!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
$dollar_func	gdb/testsuite/gdb.linespec/ls-dollar.cc	/^int $dollar_func (void) { return $dollar_var; } \/* dollar_func *\/$/;"	f
$dollar_var	gdb/testsuite/gdb.linespec/ls-dollar.cc	/^static int $dollar_var = 0;$/;"	v	file:
%exception-keys	gdb/guile/lib/gdb/init.scm	/^(define %exception-keys '(gdb:error$/;"	f
%exception-printer	gdb/guile/lib/gdb/init.scm	/^(define (%exception-printer port key args default-printer)$/;"	f
%initialize!	gdb/guile/lib/gdb/init.scm	/^(define (%initialize!)$/;"	f
%orig-error-port	gdb/guile/lib/gdb/init.scm	/^(define %orig-error-port #f)$/;"	f
%orig-input-port	gdb/guile/lib/gdb/init.scm	/^(define %orig-input-port #f)$/;"	f
%orig-output-port	gdb/guile/lib/gdb/init.scm	/^(define %orig-output-port #f)$/;"	f
%print-exception-message	gdb/guile/lib/gdb/init.scm	/^(define (%print-exception-message port frame key args)$/;"	f
%print-exception-message-worker	gdb/guile/lib/gdb/init.scm	/^(define (%print-exception-message-worker port key args)$/;"	f
%print-exception-with-stack	gdb/guile/lib/gdb/init.scm	/^(define (%print-exception-with-stack port stack key args)$/;"	f
%silence-compiler-warnings%	gdb/guile/lib/gdb/init.scm	/^(define-public (%silence-compiler-warnings%)$/;"	f
%with-stack-exception-printer	gdb/guile/lib/gdb/init.scm	/^(define (%with-stack-exception-printer port key args default-printer)$/;"	f
*exception-flag*	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define *exception-flag* #f)$/;"	f
*pp-ls-encoding*	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define *pp-ls-encoding* #f)$/;"	f
*pretty-printer*	gdb/testsuite/gdb.guile/scm-frame-args.scm	/^(define *pretty-printer*$/;"	f
*pretty-printer*	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define *pretty-printer*$/;"	f
*pretty-printer*	gdb/testsuite/gdb.guile/scm-section-script.scm	/^(define *pretty-printer*$/;"	f
100	gdb/testsuite/gdb.fortran/array-element.f	/^100     continue$/;"	l	subroutine:sub	file:
A	bfd/elf32-arc.c	1179;"	d	file:
A	bfd/elf32-arc.c	1372;"	d	file:
A	gdb/ia64-tdep.c	/^  A,			\/* Integer ALU ;    I-unit or M-unit *\/$/;"	e	enum:instruction_type	file:
A	gdb/testsuite/gdb.cp/abstract-origin.cc	/^A::A(int i)$/;"	f	class:A
A	gdb/testsuite/gdb.cp/abstract-origin.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/annota2.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/annota3.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/anon-ns2.cc	/^  namespace A$/;"	n	namespace:__anon1899	file:
A	gdb/testsuite/gdb.cp/baseenum.cc	/^  class A$/;"	c	namespace:N	file:
A	gdb/testsuite/gdb.cp/baseenum.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/casts.cc	/^  A (int aa): a (aa) {}$/;"	f	struct:A
A	gdb/testsuite/gdb.cp/casts.cc	/^struct A$/;"	s	file:
A	gdb/testsuite/gdb.cp/chained-calls.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/class2.cc	/^struct A$/;"	s	file:
A	gdb/testsuite/gdb.cp/classes.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/converts.cc	/^  A() : member_ (0) {};$/;"	f	class:A
A	gdb/testsuite/gdb.cp/converts.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/cpsizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
A	gdb/testsuite/gdb.cp/derivation.cc	/^    A()$/;"	f	class:A
A	gdb/testsuite/gdb.cp/derivation.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/expand-sals.cc	/^  A ()$/;"	f	class:A
A	gdb/testsuite/gdb.cp/expand-sals.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/hang.H	/^struct A$/;"	s
A	gdb/testsuite/gdb.cp/impl-this.cc	/^  A () : i (1), z (10) {}$/;"	f	class:A
A	gdb/testsuite/gdb.cp/impl-this.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/koenig.cc	/^  class A{$/;"	c	namespace:J	file:
A	gdb/testsuite/gdb.cp/koenig.cc	/^  class A{$/;"	c	namespace:M	file:
A	gdb/testsuite/gdb.cp/koenig.cc	/^  class A{};$/;"	c	namespace:O	file:
A	gdb/testsuite/gdb.cp/koenig.cc	/^  namespace A{$/;"	n	namespace:L	file:
A	gdb/testsuite/gdb.cp/koenig.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/member-ptr.cc	/^A::A()$/;"	f	class:A
A	gdb/testsuite/gdb.cp/member-ptr.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/method.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/method2.cc	/^struct A$/;"	s	file:
A	gdb/testsuite/gdb.cp/misc.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/namelessclass.cc	/^  A () : a_ (0xbeef) {}$/;"	f	class:A
A	gdb/testsuite/gdb.cp/namelessclass.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum A { A_A };$/;"	g	file:
A	gdb/testsuite/gdb.cp/namespace-nested-import.cc	/^namespace A{$/;"	n	file:
A	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  A () {}$/;"	f	class:A
A	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^A::A(A &obj)$/;"	f	class:A
A	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/nsdecl.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsimport.cc	/^namespace A {$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsnested.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsnoimports.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace A{ int x; }$/;"	n	file:
A	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/operator.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/oranking.cc	/^class A{};$/;"	c	file:
A	gdb/testsuite/gdb.cp/overload.cc	/^class A {};$/;"	c	file:
A	gdb/testsuite/gdb.cp/ovsrch.h	/^namespace A$/;"	n
A	gdb/testsuite/gdb.cp/ovsrch1.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/pr-1210.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/pr-574.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/pr12028.cc	/^class A{};$/;"	c	file:
A	gdb/testsuite/gdb.cp/pr17132.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/pr17494.cc	/^  A () { a = 12345; f = &func; }$/;"	f	class:A
A	gdb/testsuite/gdb.cp/pr17494.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.cp/pr9067.cc	/^struct A {$/;"	s	file:
A	gdb/testsuite/gdb.cp/pr9167.cc	/^class A : public ATB<DATA>$/;"	c	file:
A	gdb/testsuite/gdb.cp/printmethod.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^  A (int aa): a (aa) {}$/;"	f	struct:A
A	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct A$/;"	s	file:
A	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
A	gdb/testsuite/gdb.cp/shadow.cc	/^namespace A$/;"	n	file:
A	gdb/testsuite/gdb.cp/smartp.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/static-method.cc	/^    class A$/;"	c	namespace:xxx::__anon1891	file:
A	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.cp/typedef-base.cc	/^} A;$/;"	t	typeref:struct:__anon1907	file:
A	gdb/testsuite/gdb.cp/virtbase.cc	/^struct A {};$/;"	s	file:
A	gdb/testsuite/gdb.cp/virtfunc.cc	/^class A : virtual public V$/;"	c	file:
A	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct A { int i; int j; };$/;"	s	file:
A	gdb/testsuite/gdb.guile/scm-value-cc.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.guile/types-module.cc	/^enum enum_type { A, B, C };$/;"	e	enum:enum_type	file:
A	gdb/testsuite/gdb.mi/gdb792.cc	/^		A()$/;"	f	class:A
A	gdb/testsuite/gdb.mi/gdb792.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int A;$/;"	m	struct:Base	file:
A	gdb/testsuite/gdb.python/lib-types.cc	/^enum enum1 { A, B, C };$/;"	e	enum:enum1	file:
A	gdb/testsuite/gdb.python/lib-types.cc	/^struct A$/;"	s	file:
A	gdb/testsuite/gdb.python/py-explore.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^class A$/;"	c	file:
A	gdb/testsuite/gdb.python/py-value-cc.cc	/^class A {$/;"	c	file:
A	gdb/testsuite/gdb.python/py-xmethods.cc	/^class A$/;"	c	namespace:dop	file:
A	gdb/unittests/basic_string_view/capacity/1.cc	/^  struct A { };$/;"	s	namespace:capacity_1	file:
A	include/md5.h	/^  md5_uint32 A;$/;"	m	struct:md5_ctx
A	include/opcode/convex.h	45;"	d
A	include/sha1.h	/^  sha1_uint32 A;$/;"	m	struct:sha1_ctx
A	opcodes/epiphany-desc.c	1933;"	d	file:
A	opcodes/epiphany-desc.c	314;"	d	file:
A	opcodes/epiphany-desc.c	388;"	d	file:
A	opcodes/epiphany-desc.c	393;"	d	file:
A	opcodes/epiphany-desc.c	462;"	d	file:
A	opcodes/epiphany-desc.c	531;"	d	file:
A	opcodes/epiphany-desc.c	906;"	d	file:
A	opcodes/epiphany-desc.c	912;"	d	file:
A	opcodes/epiphany-opc.c	1435;"	d	file:
A	opcodes/epiphany-opc.c	208;"	d	file:
A	opcodes/epiphany-opc.c	2099;"	d	file:
A	opcodes/epiphany-opc.c	3909;"	d	file:
A	opcodes/fr30-desc.c	1410;"	d	file:
A	opcodes/fr30-desc.c	255;"	d	file:
A	opcodes/fr30-desc.c	287;"	d	file:
A	opcodes/fr30-desc.c	292;"	d	file:
A	opcodes/fr30-desc.c	341;"	d	file:
A	opcodes/fr30-desc.c	361;"	d	file:
A	opcodes/fr30-desc.c	568;"	d	file:
A	opcodes/fr30-desc.c	574;"	d	file:
A	opcodes/fr30-opc.c	1172;"	d	file:
A	opcodes/fr30-opc.c	1196;"	d	file:
A	opcodes/fr30-opc.c	1246;"	d	file:
A	opcodes/fr30-opc.c	167;"	d	file:
A	opcodes/frv-desc.c	1843;"	d	file:
A	opcodes/frv-desc.c	1900;"	d	file:
A	opcodes/frv-desc.c	1905;"	d	file:
A	opcodes/frv-desc.c	2017;"	d	file:
A	opcodes/frv-desc.c	2051;"	d	file:
A	opcodes/frv-desc.c	2418;"	d	file:
A	opcodes/frv-desc.c	2424;"	d	file:
A	opcodes/frv-desc.c	6150;"	d	file:
A	opcodes/frv-opc.c	1505;"	d	file:
A	opcodes/frv-opc.c	5978;"	d	file:
A	opcodes/frv-opc.c	6018;"	d	file:
A	opcodes/frv-opc.c	6112;"	d	file:
A	opcodes/ia64-opc-a.c	24;"	d	file:
A	opcodes/ia64-opc-a.c	378;"	d	file:
A	opcodes/ip2k-desc.c	267;"	d	file:
A	opcodes/ip2k-desc.c	287;"	d	file:
A	opcodes/ip2k-desc.c	292;"	d	file:
A	opcodes/ip2k-desc.c	316;"	d	file:
A	opcodes/ip2k-desc.c	329;"	d	file:
A	opcodes/ip2k-desc.c	392;"	d	file:
A	opcodes/ip2k-desc.c	398;"	d	file:
A	opcodes/ip2k-desc.c	839;"	d	file:
A	opcodes/ip2k-opc.c	127;"	d	file:
A	opcodes/ip2k-opc.c	658;"	d	file:
A	opcodes/ip2k-opc.c	694;"	d	file:
A	opcodes/ip2k-opc.c	777;"	d	file:
A	opcodes/iq2000-desc.c	1844;"	d	file:
A	opcodes/iq2000-desc.c	216;"	d	file:
A	opcodes/iq2000-desc.c	230;"	d	file:
A	opcodes/iq2000-desc.c	235;"	d	file:
A	opcodes/iq2000-desc.c	279;"	d	file:
A	opcodes/iq2000-desc.c	313;"	d	file:
A	opcodes/iq2000-desc.c	452;"	d	file:
A	opcodes/iq2000-desc.c	458;"	d	file:
A	opcodes/iq2000-opc.c	1892;"	d	file:
A	opcodes/iq2000-opc.c	227;"	d	file:
A	opcodes/iq2000-opc.c	2280;"	d	file:
A	opcodes/iq2000-opc.c	3331;"	d	file:
A	opcodes/lm32-desc.c	216;"	d	file:
A	opcodes/lm32-desc.c	231;"	d	file:
A	opcodes/lm32-desc.c	236;"	d	file:
A	opcodes/lm32-desc.c	258;"	d	file:
A	opcodes/lm32-desc.c	271;"	d	file:
A	opcodes/lm32-desc.c	354;"	d	file:
A	opcodes/lm32-desc.c	360;"	d	file:
A	opcodes/lm32-desc.c	826;"	d	file:
A	opcodes/lm32-opc.c	139;"	d	file:
A	opcodes/lm32-opc.c	700;"	d	file:
A	opcodes/lm32-opc.c	712;"	d	file:
A	opcodes/lm32-opc.c	729;"	d	file:
A	opcodes/m32c-desc.c	1160;"	d	file:
A	opcodes/m32c-desc.c	2700;"	d	file:
A	opcodes/m32c-desc.c	2706;"	d	file:
A	opcodes/m32c-desc.c	62857;"	d	file:
A	opcodes/m32c-desc.c	701;"	d	file:
A	opcodes/m32c-desc.c	783;"	d	file:
A	opcodes/m32c-desc.c	788;"	d	file:
A	opcodes/m32c-desc.c	954;"	d	file:
A	opcodes/m32c-opc.c	7871;"	d	file:
A	opcodes/m32c-opc.c	80054;"	d	file:
A	opcodes/m32c-opc.c	80070;"	d	file:
A	opcodes/m32c-opc.c	80098;"	d	file:
A	opcodes/m32r-desc.c	1189;"	d	file:
A	opcodes/m32r-desc.c	230;"	d	file:
A	opcodes/m32r-desc.c	255;"	d	file:
A	opcodes/m32r-desc.c	260;"	d	file:
A	opcodes/m32r-desc.c	296;"	d	file:
A	opcodes/m32r-desc.c	309;"	d	file:
A	opcodes/m32r-desc.c	432;"	d	file:
A	opcodes/m32r-desc.c	438;"	d	file:
A	opcodes/m32r-opc.c	1113;"	d	file:
A	opcodes/m32r-opc.c	1269;"	d	file:
A	opcodes/m32r-opc.c	1682;"	d	file:
A	opcodes/m32r-opc.c	210;"	d	file:
A	opcodes/mep-desc.c	1468;"	d	file:
A	opcodes/mep-desc.c	1474;"	d	file:
A	opcodes/mep-desc.c	560;"	d	file:
A	opcodes/mep-desc.c	582;"	d	file:
A	opcodes/mep-desc.c	587;"	d	file:
A	opcodes/mep-desc.c	6050;"	d	file:
A	opcodes/mep-desc.c	750;"	d	file:
A	opcodes/mep-desc.c	877;"	d	file:
A	opcodes/mep-opc.c	586;"	d	file:
A	opcodes/mep-opc.c	6079;"	d	file:
A	opcodes/mep-opc.c	6143;"	d	file:
A	opcodes/mep-opc.c	6303;"	d	file:
A	opcodes/mt-desc.c	190;"	d	file:
A	opcodes/mt-desc.c	204;"	d	file:
A	opcodes/mt-desc.c	209;"	d	file:
A	opcodes/mt-desc.c	294;"	d	file:
A	opcodes/mt-desc.c	307;"	d	file:
A	opcodes/mt-desc.c	538;"	d	file:
A	opcodes/mt-desc.c	544;"	d	file:
A	opcodes/mt-desc.c	970;"	d	file:
A	opcodes/mt-opc.c	258;"	d	file:
A	opcodes/mt-opc.c	771;"	d	file:
A	opcodes/mt-opc.c	783;"	d	file:
A	opcodes/mt-opc.c	800;"	d	file:
A	opcodes/or1k-desc.c	1005;"	d	file:
A	opcodes/or1k-desc.c	1140;"	d	file:
A	opcodes/or1k-desc.c	1146;"	d	file:
A	opcodes/or1k-desc.c	1772;"	d	file:
A	opcodes/or1k-desc.c	278;"	d	file:
A	opcodes/or1k-desc.c	928;"	d	file:
A	opcodes/or1k-desc.c	933;"	d	file:
A	opcodes/or1k-desc.c	978;"	d	file:
A	opcodes/or1k-opc.c	173;"	d	file:
A	opcodes/or1k-opc.c	926;"	d	file:
A	opcodes/or1k-opc.c	938;"	d	file:
A	opcodes/or1k-opc.c	955;"	d	file:
A	opcodes/ppc-opc.c	2669;"	d	file:
A	opcodes/xc16x-desc.c	1006;"	d	file:
A	opcodes/xc16x-desc.c	1012;"	d	file:
A	opcodes/xc16x-desc.c	3173;"	d	file:
A	opcodes/xc16x-desc.c	626;"	d	file:
A	opcodes/xc16x-desc.c	657;"	d	file:
A	opcodes/xc16x-desc.c	662;"	d	file:
A	opcodes/xc16x-desc.c	722;"	d	file:
A	opcodes/xc16x-desc.c	735;"	d	file:
A	opcodes/xc16x-opc.c	2897;"	d	file:
A	opcodes/xc16x-opc.c	2909;"	d	file:
A	opcodes/xc16x-opc.c	2926;"	d	file:
A	opcodes/xc16x-opc.c	302;"	d	file:
A	opcodes/xstormy16-desc.c	1141;"	d	file:
A	opcodes/xstormy16-desc.c	222;"	d	file:
A	opcodes/xstormy16-desc.c	248;"	d	file:
A	opcodes/xstormy16-desc.c	253;"	d	file:
A	opcodes/xstormy16-desc.c	297;"	d	file:
A	opcodes/xstormy16-desc.c	317;"	d	file:
A	opcodes/xstormy16-desc.c	484;"	d	file:
A	opcodes/xstormy16-desc.c	490;"	d	file:
A	opcodes/xstormy16-opc.c	1050;"	d	file:
A	opcodes/xstormy16-opc.c	163;"	d	file:
A	opcodes/xstormy16-opc.c	946;"	d	file:
A	opcodes/xstormy16-opc.c	978;"	d	file:
A	sim/cris/cris-desc.c	1017;"	d	file:
A	sim/cris/cris-desc.c	1023;"	d	file:
A	sim/cris/cris-desc.c	2444;"	d	file:
A	sim/cris/cris-desc.c	702;"	d	file:
A	sim/cris/cris-desc.c	769;"	d	file:
A	sim/cris/cris-desc.c	774;"	d	file:
A	sim/cris/cris-desc.c	807;"	d	file:
A	sim/cris/cris-desc.c	834;"	d	file:
A	sim/sh64/sh-desc.c	1196;"	d	file:
A	sim/sh64/sh-desc.c	1202;"	d	file:
A	sim/sh64/sh-desc.c	3223;"	d	file:
A	sim/sh64/sh-desc.c	729;"	d	file:
A	sim/sh64/sh-desc.c	774;"	d	file:
A	sim/sh64/sh-desc.c	779;"	d	file:
A	sim/sh64/sh-desc.c	842;"	d	file:
A	sim/sh64/sh-desc.c	869;"	d	file:
A0	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A0	sim/mips/sim-main.h	413;"	d
A0	sim/sh/interp.c	439;"	d	file:
A0	sim/testsuite/sim/bfin/PN_generator.s	/^	A0 = BXORSHIFT( A0 , A1, CC );$/;"	d
A0	sim/testsuite/sim/bfin/a0shift.S	/^	A0 = A0 >> 2;$/;"	d
A0	sim/testsuite/sim/bfin/a22.s	/^	A0 = - A0;$/;"	d
A0	sim/testsuite/sim/bfin/a23.s	/^	A0 = ABS A0;$/;"	d
A0	sim/testsuite/sim/bfin/abs_acc.s	/^	A0 = A1;$/;"	d
A0	sim/testsuite/sim/bfin/abs_acc.s	/^	A0 = abs A1;$/;"	d
A0	sim/testsuite/sim/bfin/addsub_flags.S	/^	A0 = A1 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/ashift_flags.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/ashift_flags.s	/^	A0 = ASHIFT A0 BY R6.L;$/;"	d
A0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	A0 = A1 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	A0 = R4;$/;"	d
A0	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A0 = R3;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A0 += A1 (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A0 += A1;$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A0 -= A1 (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A0 -= A1;$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = A0 (S);$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = R2;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = R3;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = R4;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A0 = R6;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A0 = ABS A0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A0 = ABS A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A0 = - A0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A0 = - A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^A0 += A1;$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^A0 -= A1;$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^A0 = A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	A0 = A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A0 = A1 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A0 = R6;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 += R0.L * R4.L (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 += R1.L * R5.H (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 += R2.H * R6.L (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 += R3.H * R7.H (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 -= R0.L * R4.L (IS);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 -= R1.L * R5.H (FU);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 -= R2.H * R6.L (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 -= R3.H * R7.H (W32);$/;"	l
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 = R0.L * R4.L (W32);$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 = R1.L * R5.H (W32);$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 = R2.H * R6.L (W32);$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A0 = R3.H * R7.H (W32);$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A0 = R2.L * R3.L;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A0 = R6.H * R7.L;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	A0 = R2;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R0.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R1.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R2.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R3.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R4.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R5.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R6.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ASHIFT A0 BY R7.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R0.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R1.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R2.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R3.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R4.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R5.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R6.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = LSHIFT A0 BY R7.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R0.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R1.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R2.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R3.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R4.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R5.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R6.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	A0 = ROT A0 BY R7.L;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^A0 = ASHIFT A0 BY R1.L; \/* a0 = 0x00080008 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^A0 = BXORSHIFT( A0 , A1, CC );$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^A0 = R1;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^A0 = LSHIFT A0 BY R1.L; \/* a0 = 0x00080008 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	A0 = ROT A0 BY R1.L;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^A0 = R2;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^A0 = R3;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 << 0;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 << 15;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 << 1;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 << 31;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 << 3;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >> 16;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >> 1;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >> 31;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >>> 16;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >>> 1;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = A0 >>> 31;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY -16;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY -1;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY -31;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY -32;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY 0;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY 15;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY 1;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	A0 = ROT A0 BY 31;	\/* a0 = 0x00000000 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^A0 = A0 << 3; \/* a0 = 0x00080008 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^A0 = A0 << 3; \/* a0 = 0x00080008 *\/$/;"	d
A0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_mode_user.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	A0 = A1;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A0 = R1;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A0 = R2;$/;"	d
A0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A0 = R6;$/;"	d
A0	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	A0 = A0 << 16;$/;"	d
A0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	A0 = A0 >>> 16;$/;"	d
A0	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue103.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue112.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue113.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue117.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue118.s	/^	A0 = - A0;$/;"	d
A0	sim/testsuite/sim/bfin/issue125.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue146.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue146.S	/^	A0 = R0;$/;"	d
A0	sim/testsuite/sim/bfin/issue89.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/issue89.s	/^	A0 = ROT A0 BY R2.L;$/;"	d
A0	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	A0 = 0 || NOP || R0 = [ I1 ];	\/\/ test access with DAG1$/;"	d
A0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	A0 = 0 || NOP || [ I1 ] = R1;	\/\/ test access with DAG1$/;"	d
A0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/math.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	A0 = - A0;$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A0 = A0 (S);$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A0 = r0;$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	A0 = r0;$/;"	d
A0	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	A0 = - A0;$/;"	d
A0	sim/testsuite/sim/bfin/mult.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/random_0008.S	/^	A0 = -A0;$/;"	d
A0	sim/testsuite/sim/bfin/random_0008.S	/^	A0 = -A1;$/;"	d
A0	sim/testsuite/sim/bfin/random_0009.S	/^	A0 = R5.H * R5.H (W32);$/;"	d
A0	sim/testsuite/sim/bfin/random_0011.S	/^	A0 = A0 << 0x1f;$/;"	d
A0	sim/testsuite/sim/bfin/random_0011.S	/^	A0 = A0 << 0x2;$/;"	d
A0	sim/testsuite/sim/bfin/random_0011.S	/^	A0 = A0 >> 0x25;$/;"	d
A0	sim/testsuite/sim/bfin/random_0011.S	/^	A0 = A0 >> 0x32;$/;"	d
A0	sim/testsuite/sim/bfin/random_0014.S	/^	A0 = ASHIFT A0 BY R5.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0014.S	/^	A0 = LSHIFT A0 BY R2.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0016.S	/^	A0 = LSHIFT A0 BY R2.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0017.S	/^	A0 = A0 >>> 0x1b;$/;"	d
A0	sim/testsuite/sim/bfin/random_0018.S	/^	A0 = A0 >>> 0x6;$/;"	d
A0	sim/testsuite/sim/bfin/random_0019.S	/^	A0 = R3.H * R4.L (W32);$/;"	d
A0	sim/testsuite/sim/bfin/random_0019.S	/^	A0 = R6.L * R4.H (W32);$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = A0 >> 0x1f;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = A0 >>> 0xc;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = ASHIFT A0 BY R1.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = ASHIFT A0 BY R2.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = ASHIFT A0 BY R3.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = ASHIFT A0 BY R4.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = ASHIFT A0 BY R7.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = LSHIFT A0 BY R0.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = LSHIFT A0 BY R2.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = LSHIFT A0 BY R3.L;$/;"	d
A0	sim/testsuite/sim/bfin/random_0025.S	/^	A0 = LSHIFT A0 BY R6.L;$/;"	d
A0	sim/testsuite/sim/bfin/s11.s	/^	A0 = BXORSHIFT( A0 , A1, CC );$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = A1 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY -1;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY -28;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY -2;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY -4;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY -9;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 1;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 28;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 2;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 31;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 3;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY 4;$/;"	d
A0	sim/testsuite/sim/bfin/s21.s	/^	A0 = ROT A0 BY R5.L;$/;"	d
A0	sim/testsuite/sim/bfin/s3.s	/^	A0 = ASHIFT A0 BY R0.L;$/;"	d
A0	sim/testsuite/sim/bfin/s3.s	/^	A0 = ASHIFT A0 BY R1.L;$/;"	d
A0	sim/testsuite/sim/bfin/s3.s	/^	A0 = ASHIFT A0 BY R3.L;$/;"	d
A0	sim/testsuite/sim/bfin/s30.s	/^	A0 = ASHIFT A0 BY R5.L;$/;"	d
A0	sim/testsuite/sim/bfin/s6.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/s7.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/s8.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/saatest.s	/^	A0 = A1 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/saatest.s	/^	A0 = R5;$/;"	d
A0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    A0 = BXORSHIFT( A0 , A1, CC );$/;"	d
A0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    A0 = R1;$/;"	d
A0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    A0 = 0;         \/\/ reset accumulators$/;"	d
A0	sim/testsuite/sim/bfin/sri.s	/^	A0 = A0 >> 8;$/;"	d
A0	sim/testsuite/sim/bfin/vit_max.s	/^	A0 = 0;$/;"	d
A0	sim/testsuite/sim/bfin/viterbi2.s	/^	A0 = 0;$/;"	d
A0G	sim/sh/interp.c	447;"	d	file:
A0G_REGNUM	gdb/sh-tdep.h	/^    A0G_REGNUM = 25,$/;"	e	enum:__anon1841
A0_REGNUM	gdb/sh-tdep.h	/^    A0_REGNUM = 26,$/;"	e	enum:__anon1841
A1	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A1	gdb/testsuite/gdb.cp/ambiguous.cc	/^class A1 {$/;"	c	file:
A1	gdb/testsuite/gdb.cp/userdef.cc	/^  A1(int a, int b)$/;"	f	class:A1
A1	gdb/testsuite/gdb.cp/userdef.cc	/^class A1 {$/;"	c	file:
A1	sim/mips/sim-main.h	414;"	d
A1	sim/sh/interp.c	438;"	d	file:
A1	sim/testsuite/sim/bfin/PN_generator.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/a0shift.S	/^	A1 = R7.L * R2.L (M), A0 -= R7.L * R2.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/a12.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/a22.s	/^	A1 = - A1, A0 = - A0;$/;"	d
A1	sim/testsuite/sim/bfin/a23.s	/^	A1 = ABS A0;$/;"	d
A1	sim/testsuite/sim/bfin/a23.s	/^	A1 = ABS A1, A0 = ABS A0;$/;"	d
A1	sim/testsuite/sim/bfin/a25.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/a26.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/abs_acc.s	/^	A1 = abs A0;$/;"	d
A1	sim/testsuite/sim/bfin/add_sub_acc.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/add_sub_acc.s	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/ashift_flags.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/ashift_flags.s	/^	A1 = ASHIFT A1 BY R6.L;$/;"	d
A1	sim/testsuite/sim/bfin/ashift_flags.s	/^	A1 = r1;$/;"	d
A1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^	A1 = R1.L * R0.H, R5.L = ( A0 = R1.H * R0.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^	A1 = R1.L * R0.H, R5.L = ( A0 = R1.H * R0.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	A1 = R2.L * R3.L, A0 += R2.L * R3.H;	\/\/ dsp32mac$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	A1 = R2.L * R3.L, A0 += R2.L * R3.H;		\/\/ dsp32mac$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	A1 = R2.L * R3.L, A0 += R2.L * R3.H;	\/\/ dsp32mac$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	A1 = R2.L * R3.L, A0 += R2.L * R3.H;	\/\/ dsp32mac$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	A1 = R6;$/;"	d
A1	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A1 = R0;$/;"	d
A1	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A1 = R2;$/;"	d
A1	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A1 = R3;$/;"	d
A1	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	A1 = R4;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^A1 = R2;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = A1 (S);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = R3;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = R5;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^A1 = R7;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A1 = ABS A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^A1 = ABS A1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A1 = - A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A1 = - A1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^A1 = ABS A1, A0 = ABS A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^A1 = - A1, A0 = - A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A1 = A1 (S), A0 = A0 (S);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	A1 = R7;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R0.H * R1.H, A0 -= R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R0.H * R1.H, A0 = R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R0.H * R1.L, A0 += R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R0.H * R1.L, A0 -= R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R0.L * R1.H, A0 -= R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R2.H * R3.H, A0 = R2.L * R3.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R4.H * R5.H, A0 = R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R4.L * R5.L, A0 = R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R6.H * R7.H, A0 -= R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R6.H * R7.H, A0 = R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R6.H * R7.L, A0 -= R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R6.L * R7.H, A0 -= R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 += R6.L * R7.L, A0 += R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R0.L * R1.L, A0 = R0.L * R1.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R2.H * R3.H, A0 -= R2.L * R3.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R2.H * R3.L, A0 += R2.L * R3.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R2.L * R3.H, A0 += R2.L * R3.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R4.H * R5.H, A0 += R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R4.H * R5.L, A0 -= R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R4.L * R5.H, A0 -= R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R4.L * R5.L, A0 -= R4.H * R5.L;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 -= R6.L * R7.L, A0 += R6.H * R7.H;$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R0.L * R1.H, A0 += R0.L * R1.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R0.L * R1.L, A0 = R0.L * R1.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R2.H * R3.L, A0 += R2.L * R3.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R2.L * R3.H, A0 += R2.L * R3.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R2.L * R3.L, A0 += R2.L * R3.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R2.L * R3.L, A0 -= R2.L * R3.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R4.H * R5.L, A0 += R4.H * R5.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R4.L * R5.H, A0 += R4.H * R5.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R6.H * R7.L, A0 += R6.H * R7.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^A1 = R6.L * R7.H, A0 += R6.H * R7.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.H * R1.H, A0 = R0.L * R1.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.H * R4.H, A0 = R0.L * R4.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.H * R4.L, A0 = R0.L * R4.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R4.H, A0 = R0.L * R4.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R4.L (M,W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R4.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R5.H (M), A0 = R0.H * R5.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R5.H, A0 = R0.H * R5.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R0.L * R7.L (M), A0 = R0.L * R7.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R1.L * R3.L (M), A0 = R1.L * R3.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R1.L * R5.H, A0 = R1.L * R5.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R1.L * R5.L (M), A0 = R1.L * R5.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.H (M), A0 += R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.H (M), A0 -= R2.L * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.H, A0 = R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.L (M), A0 = R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.L (M,W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R6.L, A0 = R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.H * R7.H (M), A0 = R2.H * R7.H (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.L * R3.L, A0 = R2.H * R3.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.L * R6.H, A0 = R2.H * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R2.L * R7.H (M), A0 = R2.L * R7.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R3.H * R4.H (M), A0 += R3.H * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R3.H * R4.L, A0 += R3.H * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R3.L * R4.H, A0 = R3.H * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R3.L * R4.L (M), A0 = R3.H * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R4.H * R0.L, A0 = R4.L * R0.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R4.H * R3.H (M), A0 = R4.H * R3.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R4.L * R3.H, A0 = R4.H * R3.H (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R4.L * R5.H, A0 = R4.H * R5.L (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R4.L * R6.L, A0 = R4.H * R6.L (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R5.H * R4.H (M), A0 = R5.L * R4.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R5.L * R4.L (M), A0 += R5.H * R4.H (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R5.L * R4.L, A0 += R5.H * R4.H (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R5.L * R7.L (M), A0 = R5.H * R7.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R5.L * R7.L, A0 += R5.H * R7.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R6.H * R7.H (M), A0 = R6.L * R7.L (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 += R7.H * R5.L, A0 += R7.H * R5.H (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R0.H * R4.L (M), A0 += R0.H * R4.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R0.H * R4.L (M), A0 = R0.H * R4.L (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R0.L * R4.L (M,IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R1.H * R5.L (M), A0 -= R1.H * R5.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R1.H * R5.L (M), A0 = R1.H * R5.H (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R1.L * R5.H (M,FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R2.H * R6.H (M), A0 = R2.L * R6.L (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R2.H * R6.L (M,W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R3.H * R4.H (M), A0 -= R3.L * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R3.H * R4.H (M), A0 = R3.L * R4.H (W32);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 -= R3.H * R7.H (M,FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R1.H (M), A0 += R0.H * R1.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R1.H (M), A0 = R0.L * R1.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R1.H, A0 = R0.H * R1.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R4.L (M), A0 = R0.H * R4.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R4.L, A0 = R0.H * R4.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R7.H (M), A0 = R0.L * R7.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.H * R7.L (M), A0 = R0.L * R7.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R1.H (M), A0 = R0.L * R1.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R1.H, A0 = R0.L * R1.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R2.L (M), A0 = R0.L * R2.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R2.L, A0 = R0.L * R2.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R4.L, A0 += R0.L * R4.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R7.H (M), A0 = R0.L * R7.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R7.L (M), A0 = R0.L * R7.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R0.L * R7.L, A0 = R0.L * R7.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R0.L (M), A0 += R1.H * R0.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R0.L, A0 = R1.H * R0.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.H (M), A0 = R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.H, A0 = R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.L (M), A0 = R1.H * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.L (M), A0 = R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.L, A0 += R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.H * R5.L, A0 = R1.H * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.L * R3.L, A0 += R1.L * R3.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.L * R5.H (M), A0 += R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.L * R5.H (M,W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R1.L * R5.L, A0 += R1.L * R5.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R3.H (M), A0 += R2.H * R3.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R3.H, A0 = R2.H * R3.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R6.H (M), A0 = R2.L * R6.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R6.H, A0 = R2.L * R6.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R6.L (M), A0 = R2.H * R6.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R6.L, A0 = R2.H * R6.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.H * R7.H, A0 = R2.H * R7.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R3.H (M), A0 = R2.L * R3.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R3.H, A0 = R2.L * R3.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R3.L (M), A0 = R2.H * R3.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R6.H (M), A0 = R2.H * R6.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R6.L (M), A0 = R2.H * R6.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R6.L, A0 += R2.H * R6.L (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R2.L * R7.H, A0 += R2.L * R7.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R1.L (M), A0 = R3.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R1.L, A0 += R3.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R2.L (M), A0 = R3.L * R2.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R2.L, A0 = R3.L * R2.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R4.H (M), A0 = R3.L * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R4.H, A0 = R3.H * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R4.H, A0 = R3.L * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R4.L (M), A0 = R3.H * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R7.H (M,W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.H * R7.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.L * R4.H (M), A0 += R3.H * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R3.L * R4.L, A0 += R3.H * R4.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R4.H * R0.L (M), A0 = R4.L * R0.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R4.H * R3.H, A0 += R4.H * R3.L (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R4.L * R3.H (M), A0 += R4.H * R3.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R4.L * R5.H (M), A0 = R4.H * R5.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R4.L * R6.L (M), A0 = R4.H * R6.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R5.H * R4.H, A0 = R5.L * R4.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R5.H * R4.L (M), A0 += R5.L * R4.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R5.H * R4.L, A0 = R5.L * R4.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R5.H * R6.H (M), A0 = R5.L * R6.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R5.H * R6.H, A0 = R5.L * R6.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R6.H * R7.H, A0 = R6.L * R7.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R6.L * R1.H (M), A0 = R6.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R6.L * R1.H, A0 += R6.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R6.L * R1.L (M), A0 += R6.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R6.L * R1.L, A0 += R6.L * R1.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R7.H * R5.L (M), A0 = R7.H * R5.H (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R7.H * R6.L (M), A0 = R7.H * R6.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R7.H * R6.L, A0 = R7.H * R6.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R7.L * R6.H (M), A0 = R7.H * R6.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^A1 = R7.L * R6.H, A0 += R7.H * R6.H (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R0.H * R1.H (M), A0 = R0.L * R1.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R0.H * R1.L (M), A0 = R0.L * R1.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R0.L * R1.L (M);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R2.L * R3.L (M), A0 += R2.L * R3.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R4.H * R5.H (M), A0 = R4.H * R5.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R4.H * R5.L (M), A0 = R4.H * R5.L;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R4.L * R5.H (M);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R6.H * R7.H (M), A0 = R6.H * R7.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	A1 = R6.L * R7.L (M), A0 = R6.H * R7.H;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 += R1.H * R0.L, R0.L = ( A0 -= R1.L * R0.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 += R2.H * R3.H, R2.L = ( A0 += R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 += R6.H * R7.L, R6.L = ( A0 = R6.L * R7.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 -= R2.L * R3.H, R2.L = ( A0 -= R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 -= R2.L * R3.L, R2.L = ( A0 = R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 -= R4.H * R5.L, R4.L = ( A0 -= R4.H * R5.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 -= R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R1.H * R0.H, R0.L = ( A0 = R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R1.L * R0.H, R0.L = ( A0 = R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R2.H * R3.H, R2.L = ( A0 -= R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R4.H * R5.H, R4.L = ( A0 += R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R4.H * R5.H, R4.L = ( A0 = R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R4.L * R5.L, R4.L = ( A0 += R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R6.H * R7.H, R6.L = ( A0 -= R6.L * R7.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^A1 = R6.L * R7.L, R6.L = ( A0 = R6.L * R7.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 -= R2.H * R3.L ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 = R4.H * R5.H ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 += R6.H * R7.H, R6.L = ( A0 -= R6.L * R7.H ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 -= R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 -= R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 -= R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (IS);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 = R2.H * R3.L ) (IH);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 -= R4.H * R5.H ) (IH);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R1.L * R0.L, R0.L = ( A0 -= R1.L * R0.L ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^A1 = R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (IH);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 = R2.H * R3.L ) (ISS2);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 -= R4.H * R5.H ) (ISS2);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 -= R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (ISS2);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = R2.L * R3.H, R2.L = ( A0 -= R2.H * R3.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 -= R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 = R4.H * R5.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 -= R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 -= R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 = R4.H * R5.L, R4.L = ( A0 -= R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 -= R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 -= R2.L * R3.H (M), R2.L = ( A0 += R2.H * R3.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 -= R6.H * R7.H (M), R0.L = ( A0 = R6.L * R7.H );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = R1.L * R0.L (M), R6.L = ( A0 -= R1.L * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = R2.L * R3.H, R2.L = ( A0 -= R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = R4.H * R5.L (M), R4.L = ( A0 = R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^A1 = R6.H * R7.H, R6.L = ( A0 = R6.L * R7.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 = R2.H * R3.L ) (S2RND);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 -= R4.H * R5.H ) (S2RND);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^A1 = R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 += R2.L * R3.H (M), R2.L = ( A0 -= R2.H * R3.L ) (T);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 = R4.H * R5.H ) (T);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 -= R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L ) (T);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 -= R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (T);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 -= R6.H * R7.H (M), R6.L = ( A0 += R6.L * R7.H ) (T);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 = R1.L * R0.L (M), R0.L = ( A0 += R1.L * R0.L ) (T);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (T);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^A1 = R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (T);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 -= R2.H * R3.L ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 = R4.H * R5.H ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 += R4.H * R5.L, R4.L = ( A0 -= R4.H * R5.H ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 += R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 -= R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 -= R2.L * R3.H, R2.L = ( A0 -= R2.H * R3.L ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 -= R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (TFU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (TFU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 += R2.L * R3.H (M), R6.L = ( A0 = R2.H * R3.L ) (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 += R4.H * R5.L (M), R4.L = ( A0 -= R4.H * R5.H ) (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 -= R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (FU);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = R1.L * R0.L, R0.L = ( A0 = R1.L * R0.L ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = R2.L * R3.H, R2.L = ( A0 -= R2.H * R3.L ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^A1 = R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^A1 = R1.L * R0.H (M), R6 = ( A0 -= R1.H * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^A1 = R1.L * R0.H, R2 = ( A0 = R1.H * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^A1 = R1.L * R0.H, R5.L = ( A0 = R1.H * R0.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	A1 = R2.H * R3.L, R6 = ( A0 = R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	A1 = R2.L * R3.H, R0 = ( A0 = R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	A1 = R2.L * R3.L, R0 = ( A0 = R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	A1 = R7.H * R0.H, R4 = ( A0 += R7.H * R0.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R2.H * R1.H, R2 = ( A0 -= R2.H * R1.L ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R2.L * R3.L, R0 = ( A0 = R2.H * R3.L ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R4.H * R5.L (M), R0 = ( A0 += R4.H * R5.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R4.H * R5.L, R0 = ( A0 += R4.H * R5.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R7.H * R0.H (M), R4 = ( A0 += R7.H * R0.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R7.H * R0.H, R4 = ( A0 += R7.H * R0.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R7.L * R4.L (M), R2 = ( A0 += R7.H * R4.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	A1 = R7.L * R4.L, R2 = ( A0 += R7.H * R4.H ) (IS);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R2.H * R1.H (M), R2 = ( A0 = R2.H * R1.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R2.H * R3.L, R6 = ( A0 = R2.H * R3.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R2.L * R3.L (M), R0 = ( A0 = R2.H * R3.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R2.L * R3.L, R0 = ( A0 = R2.H * R3.L ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R4.H * R5.L (M), R0 = ( A0 += R4.H * R5.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R7.H * R0.H (M), R4 = ( A0 -= R7.H * R0.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	A1 = R7.H * R0.H, R4 = ( A0 += R7.H * R0.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	A1 = R2.H * R1.H (M), R2 = ( A0 = R2.H * R1.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	A1 = R2.L * R3.L (M), R0 = ( A0 = R2.H * R3.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	A1 = R4.H * R5.L (M), R0 = ( A0 += R4.H * R5.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	A1 = R7.H * R0.H (M), R4 = ( A0 -= R7.H * R0.H );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R2.H * R1.H (M), R2 = ( A0 = R2.H * R1.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R2.H * R3.L, R6 = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R2.L * R3.H, R0 = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R2.L * R3.L, R0 = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R4.H * R5.L (M), R0 = ( A0 += R4.H * R5.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R4.H * R5.L, R0 = ( A0 -= R4.H * R5.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R7.H * R0.H (M), R4 = ( A0 -= R7.H * R0.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R7.H * R0.H, R4 = ( A0 += R7.H * R0.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R7.L * R4.L (M), R2 = ( A0 += R7.H * R4.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	A1 = R7.L * R4.L, R2 = ( A0 += R7.H * R4.H ) (S2RND);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R2.H * R1.H, R2 = ( A0 = R2.H * R1.L ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R2.L * R3.L (M), R0 = ( A0 -= R2.H * R3.L ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R4.H * R5.L (M), R0 = ( A0 += R4.H * R5.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R4.H * R5.L, R0 = ( A0 += R4.H * R5.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R4.L * R5.H, R2 = ( A0 += R4.H * R5.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R7.H * R0.H (M), R4 = ( A0 -= R7.H * R0.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R7.L * R4.L (M), R2 = ( A0 += R7.H * R4.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	A1 = R7.L * R4.L, R2 = ( A0 += R7.H * R4.H ) (FU);$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	A1 = R3;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^A1 += R7.L * R5.H, R2 = ( A0 = R7.H * R5.L );$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^A1 -= R1.H * R2.L (M), R6 = ( A0 += R1.L * R2.H ) (S2RND);$/;"	l
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^A1 = R1.L * R0.H (M), R6 = ( A0 -= R1.H * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^A1 = R1.L * R0.H, R2 = ( A0 += R1.H * R0.L );$/;"	d
A1	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^A1 = R3;$/;"	d
A1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_mode_user.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_mode_user.S	/^A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_mode_user.S	/^A1 = A1 (S), A0 = A0 (S);                               \/\/ dsp32alu_sat_aa$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R0 = [ I0 ++ ] || R1 = [ I1 ++ ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R4 = [ P1 ++ ] || R6 = [ I0 ++ ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	A1 = R4.H * R5.L, A0 += R4.H * R5.L || R3 = [ P2 -- ] || R5 = [ I0 -- ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R0 = [ I0 ++ ] || R1 = [ I1 ++ ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R4 = [ P1 ++ ] || [ I0 ++ ] = R6;$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	A1 = R4.H * R5.L, A0 += R4.H * R5.L || R3 = [ P2 -- ] || R6 = [ I0 -- ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R2 = B [ P1 ++ ] (X) || R3 = [ I1 ++ ];$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L || R4 = B [ P1 ++ ] (X) || [ I0 ++ ] = R6;$/;"	d
A1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	A1 = R4.H * R5.L, A0 += R4.H * R5.L || R3 = B [ P2 ++ ] (X) || R1 = [ I0 -- ];$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	A1 = A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	A1 = R0;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = A0;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = R0;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = R2;$/;"	d
A1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	A1 = R7;$/;"	d
A1	sim/testsuite/sim/bfin/cc5.S	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/dotproduct.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/dotproduct2.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/double_prec_mult.s	/^	A1 = R0.H * R1.L (M), A0 = R0.L * R1.L (FU);$/;"	d
A1	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	A1 = R0.H * R1.H (M), R0.L = ( A0 -= R0.H * R1.H ) (ISS2);$/;"	d
A1	sim/testsuite/sim/bfin/fir.s	/^	A1 = A0 = 0 || R0.H = W [ I0 ++ ] || R1 = [ I1 ++ ];$/;"	d
A1	sim/testsuite/sim/bfin/iir.s	/^	A1 = R1.L * R3.L, A0 += R1.H * R3.L || R1 = [ I1 ++ ] || NOP;$/;"	d
A1	sim/testsuite/sim/bfin/issue103.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/issue112.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/issue117.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/issue125.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/issue146.S	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/issue146.S	/^	A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/load.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m1.S	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m10.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m11.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m12.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m13.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m14.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m15.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m16.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m17.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m2.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m2.s	/^	A1 = R0.L * R1.L, A0 = R0.L * R1.L;$/;"	d
A1	sim/testsuite/sim/bfin/m3.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m4.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m5.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m6.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m7.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m8.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/m9.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/math.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	A1 = - A1;$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A1 = A1 (S);$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	A1 = r0;$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	A1 = A1(S), A0 = A0 (S);$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	A1 = A1(S), A0 = A0(S);$/;"	d
A1	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	A1 = - A1;$/;"	d
A1	sim/testsuite/sim/bfin/mult.s	/^	A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/random_0008.S	/^	A1 = -A0;$/;"	d
A1	sim/testsuite/sim/bfin/random_0008.S	/^	A1 = -A1;$/;"	d
A1	sim/testsuite/sim/bfin/random_0011.S	/^	A1 = A1 >> 0x16;$/;"	d
A1	sim/testsuite/sim/bfin/random_0011.S	/^	A1 = A1 >> 0x21;$/;"	d
A1	sim/testsuite/sim/bfin/random_0011.S	/^	A1 = A1 >> 0x25;$/;"	d
A1	sim/testsuite/sim/bfin/random_0011.S	/^	A1 = A1 >> 0x29;$/;"	d
A1	sim/testsuite/sim/bfin/random_0011.S	/^	A1 = A1 >> 0x2e;$/;"	d
A1	sim/testsuite/sim/bfin/random_0014.S	/^	A1 = ASHIFT A1 BY R4.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0014.S	/^	A1 = LSHIFT A1 BY R3.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0015.S	/^	A1 = ASHIFT A1 BY R3.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0017.S	/^	A1 = A1 >>> 0x11;$/;"	d
A1	sim/testsuite/sim/bfin/random_0019.S	/^	A1 = R4.L * R7.H (M, W32);$/;"	d
A1	sim/testsuite/sim/bfin/random_0019.S	/^	A1 = R6.L * R0.H (W32);$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = A1 << 0x5;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = A1 >> 0x14;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = A1 >> 0x1f;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = A1 >> 0x3b;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = A1 >>> 0x1e;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = ASHIFT A1 BY R2.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = ASHIFT A1 BY R3.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = ASHIFT A1 BY R4.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = ASHIFT A1 BY R5.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = ASHIFT A1 BY R7.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R0.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R2.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R3.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R4.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R6.L;$/;"	d
A1	sim/testsuite/sim/bfin/random_0025.S	/^	A1 = LSHIFT A1 BY R7.L;$/;"	d
A1	sim/testsuite/sim/bfin/s21.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/s30.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/saatest.s	/^	A1 = A0 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/saatest.s	/^	A1 = R5;$/;"	d
A1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    A1 = R1;$/;"	d
A1	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    A1 = 0;$/;"	d
A1	sim/testsuite/sim/bfin/up0.s	/^	A1 = R0.L * R1.L, A0 = R0.H * R1.H;$/;"	d
A10	gdb/testsuite/gdb.cp/nested-types.cc	/^  enum E10 {A10, B10, C10};$/;"	e	enum:S10::E10	file:
A11	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E11 {A11, B11, C11};$/;"	e	enum:S10::S11::E11	file:
A12	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E12 {A12, B12, C12};$/;"	e	enum:S10::S11::S12::E12	file:
A13	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E13 {A13, B13, C13};$/;"	e	enum:S10::S11::S12::S13::E13	file:
A14	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E14 {A14, B14, C14};$/;"	e	enum:S10::S11::S12::S13::S14::E14	file:
A15	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E15 {A15, B15, C15};$/;"	e	enum:S10::S11::S12::S13::S14::S15::E15	file:
A16	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E16 {A16, B16, C16};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::E16	file:
A16	sim/m32c/cpu.h	40;"	d
A16LIST	include/opcode/h8300.h	305;"	d
A17	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E17 {A17, B17, C17};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::E17	file:
A18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E18 {A18, B18, C18};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::E18	file:
A19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E19 {A19, B19, C19};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19::E19	file:
A1G	sim/sh/interp.c	445;"	d	file:
A1G_REGNUM	gdb/sh-tdep.h	/^    A1G_REGNUM = 27,$/;"	e	enum:__anon1841
A1_16	sim/common/sim-endian.h	294;"	d
A1_2	sim/common/sim-endian.h	285;"	d
A1_4	sim/common/sim-endian.h	287;"	d
A1_8	sim/common/sim-endian.h	290;"	d
A1_REGNUM	gdb/sh-tdep.h	/^    A1_REGNUM = 28,$/;"	e	enum:__anon1841
A2	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A2	gdb/testsuite/gdb.cp/ambiguous.cc	/^class A2 {$/;"	c	file:
A2	gdb/testsuite/gdb.cp/derivation2.cc	/^    A2()$/;"	f	class:A2
A2	gdb/testsuite/gdb.cp/derivation2.cc	/^class A2 {$/;"	c	file:
A2	gdb/testsuite/gdb.cp/userdef.cc	/^class A2 {$/;"	c	file:
A2	opcodes/ia64-opc-a.c	25;"	d	file:
A2	opcodes/ia64-opc-a.c	379;"	d	file:
A2	sim/mips/sim-main.h	415;"	d
A21	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E21 {A21, B21, C21};$/;"	e	enum:S10::S21::E21	file:
A22	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E22 {A22, B22, C22};$/;"	e	enum:S10::S21::S22::E22	file:
A23	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E23 {A23, B23, C23};$/;"	e	enum:S10::S21::S22::S23::E23	file:
A24	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E24 {A24, B24, C24};$/;"	e	enum:S10::S21::S22::S23::S24::E24	file:
A24	sim/m32c/cpu.h	41;"	d
A24LIST	include/opcode/h8300.h	306;"	d
A25	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E25 {A25, B25, C25};$/;"	e	enum:S10::S21::S22::S23::S24::S25::E25	file:
A26	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E26 {A26, B26, C26};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::E26	file:
A27	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E27 {A27, B27, C27};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::E27	file:
A28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E28 {A28, B28, C28};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::E28	file:
A29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E29 {A29, B29, C29};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29::E29	file:
A2_16	sim/common/sim-endian.h	295;"	d
A2_4	sim/common/sim-endian.h	288;"	d
A2_8	sim/common/sim-endian.h	291;"	d
A2_CLASS_INSN	include/opcode/tic4x.h	357;"	d
A3	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A3	gdb/testsuite/gdb.cp/ambiguous.cc	/^class A3 {$/;"	c	file:
A3	sim/mips/sim-main.h	416;"	d
A31	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E31 {A31, B31, C31};$/;"	e	enum:S10::S31::E31	file:
A32	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E32 {A32, B32, C32};$/;"	e	enum:S10::S31::S32::E32	file:
A32LIST	include/opcode/h8300.h	307;"	d
A33	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E33 {A33, B33, C33};$/;"	e	enum:S10::S31::S32::S33::E33	file:
A34	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E34 {A34, B34, C34};$/;"	e	enum:S10::S31::S32::S33::S34::E34	file:
A35	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E35 {A35, B35, C35};$/;"	e	enum:S10::S31::S32::S33::S34::S35::E35	file:
A36	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E36 {A36, B36, C36};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::E36	file:
A37	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E37 {A37, B37, C37};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::E37	file:
A38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E38 {A38, B38, C38};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::E38	file:
A39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E39 {A39, B39, C39};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39::E39	file:
A3_CLASS_INSN	include/opcode/tic4x.h	367;"	d
A4	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A41	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E41 {A41, B41, C41};$/;"	e	enum:S10::S41::E41	file:
A42	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E42 {A42, B42, C42};$/;"	e	enum:S10::S41::S42::E42	file:
A43	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E43 {A43, B43, C43};$/;"	e	enum:S10::S41::S42::S43::E43	file:
A44	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E44 {A44, B44, C44};$/;"	e	enum:S10::S41::S42::S43::S44::E44	file:
A45	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E45 {A45, B45, C45};$/;"	e	enum:S10::S41::S42::S43::S44::S45::E45	file:
A46	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E46 {A46, B46, C46};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::E46	file:
A47	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E47 {A47, B47, C47};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::E47	file:
A48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E48 {A48, B48, C48};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::E48	file:
A49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E49 {A49, B49, C49};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49::E49	file:
A4_16	sim/common/sim-endian.h	296;"	d
A4_8	sim/common/sim-endian.h	292;"	d
A5	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A51	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E51 {A51, B51, C51};$/;"	e	enum:S10::S51::E51	file:
A52	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E52 {A52, B52, C52};$/;"	e	enum:S10::S51::S52::E52	file:
A53	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E53 {A53, B53, C53};$/;"	e	enum:S10::S51::S52::S53::E53	file:
A54	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E54 {A54, B54, C54};$/;"	e	enum:S10::S51::S52::S53::S54::E54	file:
A55	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E55 {A55, B55, C55};$/;"	e	enum:S10::S51::S52::S53::S54::S55::E55	file:
A56	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E56 {A56, B56, C56};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::E56	file:
A57	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E57 {A57, B57, C57};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::E57	file:
A58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E58 {A58, B58, C58};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::E58	file:
A59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E59 {A59, B59, C59};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59::E59	file:
A6	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A6_CLASS_INSN	include/opcode/tic4x.h	379;"	d
A7	gdb/stubs/m68k-stub.c	/^               A0,A1,A2,A3,A4,A5,A6,A7, $/;"	e	enum:regnames	file:
A7_CLASS_INSN	include/opcode/tic4x.h	389;"	d
A8_16	sim/common/sim-endian.h	297;"	d
AAA	gdb/testsuite/gdb.cp/namespace.cc	/^namespace AAA {$/;"	n	file:
AARCH64_ADRP_OP	bfd/elfxx-aarch64.h	30;"	d
AARCH64_ADRP_OP_MASK	bfd/elfxx-aarch64.h	31;"	d
AARCH64_ADR_OP	bfd/elfxx-aarch64.h	29;"	d
AARCH64_ANY	include/opcode/aarch64.h	90;"	d
AARCH64_ARCH_NONE	include/opcode/aarch64.h	89;"	d
AARCH64_ARCH_V8	include/opcode/aarch64.h	67;"	d
AARCH64_ARCH_V8_1	include/opcode/aarch64.h	70;"	d
AARCH64_ARCH_V8_2	include/opcode/aarch64.h	77;"	d
AARCH64_ARCH_V8_3	include/opcode/aarch64.h	80;"	d
AARCH64_ARCH_V8_4	include/opcode/aarch64.h	84;"	d
AARCH64_B0_REGNUM	gdb/aarch64-tdep.c	71;"	d	file:
AARCH64_BIT	bfd/elfnn-aarch64.c	3486;"	d	file:
AARCH64_BITS	bfd/elfnn-aarch64.c	3476;"	d	file:
AARCH64_CLEAR_FEATURE	include/opcode/aarch64.h	111;"	d
AARCH64_CPSR_REGNO	sim/aarch64/sim-main.h	/^  AARCH64_CPSR_REGNO = 65,$/;"	e	enum:__anon593
AARCH64_CPSR_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_CPSR_REGNUM,		\/* Current Program Status Register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_CPU_HAS_ALL_FEATURES	include/opcode/aarch64.h	95;"	d
AARCH64_CPU_HAS_ANY_FEATURES	include/opcode/aarch64.h	98;"	d
AARCH64_CPU_HAS_FEATURE	include/opcode/aarch64.h	101;"	d
AARCH64_D0_REGNUM	gdb/aarch64-tdep.c	68;"	d	file:
AARCH64_DEBUG_ARCH	gdb/nat/aarch64-linux-hw-point.h	69;"	d
AARCH64_DEBUG_ARCH_V8	gdb/nat/aarch64-linux-hw-point.h	72;"	d
AARCH64_DEBUG_ARCH_V8_1	gdb/nat/aarch64-linux-hw-point.h	73;"	d
AARCH64_DEBUG_ARCH_V8_2	gdb/nat/aarch64-linux-hw-point.h	74;"	d
AARCH64_DEBUG_NUM_SLOTS	gdb/nat/aarch64-linux-hw-point.h	68;"	d
AARCH64_DECL_OPD_EXTRACTOR	opcodes/aarch64-dis.h	126;"	d
AARCH64_DECL_OPD_EXTRACTOR	opcodes/aarch64-dis.h	60;"	d
AARCH64_DECL_OPD_INSERTER	opcodes/aarch64-asm.h	103;"	d
AARCH64_DECL_OPD_INSERTER	opcodes/aarch64-asm.h	40;"	d
AARCH64_DWARF_SP	gdb/aarch64-tdep.h	33;"	d
AARCH64_DWARF_SVE_FFR	gdb/aarch64-tdep.h	36;"	d
AARCH64_DWARF_SVE_P0	gdb/aarch64-tdep.h	37;"	d
AARCH64_DWARF_SVE_VG	gdb/aarch64-tdep.h	35;"	d
AARCH64_DWARF_SVE_Z0	gdb/aarch64-tdep.h	38;"	d
AARCH64_DWARF_V0	gdb/aarch64-tdep.h	34;"	d
AARCH64_DWARF_X0	gdb/aarch64-tdep.h	32;"	d
AARCH64_D_REGISTER_COUNT	gdb/aarch64-tdep.h	52;"	d
AARCH64_ELF_ABI_VERSION	bfd/elfnn-aarch64.c	338;"	d	file:
AARCH64_ELF_DATA	bfd/elf-bfd.h	/^  AARCH64_ELF_DATA = 1,$/;"	e	enum:elf_target_id
AARCH64_FBSD_SIZEOF_FPREGSET	gdb/aarch64-fbsd-tdep.h	30;"	d
AARCH64_FBSD_SIZEOF_GREGSET	gdb/aarch64-fbsd-tdep.h	25;"	d
AARCH64_FEATURE	include/opcode/aarch64.h	118;"	d
AARCH64_FEATURE_AES	include/opcode/aarch64.h	41;"	d
AARCH64_FEATURE_COMPNUM	include/opcode/aarch64.h	62;"	d
AARCH64_FEATURE_CRC	include/opcode/aarch64.h	51;"	d
AARCH64_FEATURE_CRYPTO	include/opcode/aarch64.h	48;"	d
AARCH64_FEATURE_DOTPROD	include/opcode/aarch64.h	63;"	d
AARCH64_FEATURE_F16	include/opcode/aarch64.h	57;"	d
AARCH64_FEATURE_F16_FML	include/opcode/aarch64.h	64;"	d
AARCH64_FEATURE_FP	include/opcode/aarch64.h	49;"	d
AARCH64_FEATURE_LOR	include/opcode/aarch64.h	54;"	d
AARCH64_FEATURE_LSE	include/opcode/aarch64.h	52;"	d
AARCH64_FEATURE_PAN	include/opcode/aarch64.h	53;"	d
AARCH64_FEATURE_PROFILE	include/opcode/aarch64.h	59;"	d
AARCH64_FEATURE_RAS	include/opcode/aarch64.h	58;"	d
AARCH64_FEATURE_RCPC	include/opcode/aarch64.h	61;"	d
AARCH64_FEATURE_RDMA	include/opcode/aarch64.h	55;"	d
AARCH64_FEATURE_SHA2	include/opcode/aarch64.h	40;"	d
AARCH64_FEATURE_SHA3	include/opcode/aarch64.h	44;"	d
AARCH64_FEATURE_SIMD	include/opcode/aarch64.h	50;"	d
AARCH64_FEATURE_SM4	include/opcode/aarch64.h	43;"	d
AARCH64_FEATURE_SVE	include/opcode/aarch64.h	60;"	d
AARCH64_FEATURE_V8	include/opcode/aarch64.h	45;"	d
AARCH64_FEATURE_V8_1	include/opcode/aarch64.h	56;"	d
AARCH64_FEATURE_V8_2	include/opcode/aarch64.h	46;"	d
AARCH64_FEATURE_V8_3	include/opcode/aarch64.h	47;"	d
AARCH64_FEATURE_V8_4	include/opcode/aarch64.h	42;"	d
AARCH64_FPCR_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_FPCR_REGNUM,		\/* Floating Point Control Register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_FPSR_REGNO	sim/aarch64/sim-main.h	/^  AARCH64_FPSR_REGNO = 66,$/;"	e	enum:__anon593
AARCH64_FPSR_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_FPSR_REGNUM,		\/* Floating Point Status Register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_FP_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_FP_REGNUM = AARCH64_X0_REGNUM + 29,	\/* Frame register, if used.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_H0_REGNUM	gdb/aarch64-tdep.c	70;"	d	file:
AARCH64_HBP_ALIGNMENT	gdb/nat/aarch64-linux-hw-point.h	51;"	d
AARCH64_HBP_MAX_NUM	gdb/nat/aarch64-linux-hw-point.h	36;"	d
AARCH64_HWP_ALIGNMENT	gdb/nat/aarch64-linux-hw-point.h	52;"	d
AARCH64_HWP_MAX_LEN_PER_REG	gdb/nat/aarch64-linux-hw-point.h	57;"	d
AARCH64_HWP_MAX_NUM	gdb/nat/aarch64-linux-hw-point.h	37;"	d
AARCH64_INSN_H	gdb/arch/aarch64-insn.h	20;"	d
AARCH64_LAST_V_ARG_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_LAST_V_ARG_REGNUM = AARCH64_V0_REGNUM + 7$/;"	e	enum:aarch64_regnum
AARCH64_LAST_X_ARG_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_LAST_X_ARG_REGNUM = AARCH64_X0_REGNUM + 7,$/;"	e	enum:aarch64_regnum
AARCH64_LD	bfd/elfnn-aarch64.c	3493;"	d	file:
AARCH64_LDST	bfd/elfnn-aarch64.c	3494;"	d	file:
AARCH64_LDSTP_O	bfd/elfnn-aarch64.c	3499;"	d	file:
AARCH64_LDSTP_PI	bfd/elfnn-aarch64.c	3498;"	d	file:
AARCH64_LDSTP_PRE	bfd/elfnn-aarch64.c	3500;"	d	file:
AARCH64_LDST_EX	bfd/elfnn-aarch64.c	3495;"	d	file:
AARCH64_LDST_NAP	bfd/elfnn-aarch64.c	3497;"	d	file:
AARCH64_LDST_PCREL	bfd/elfnn-aarch64.c	3496;"	d	file:
AARCH64_LDST_PIIMM	bfd/elfnn-aarch64.c	3502;"	d	file:
AARCH64_LDST_PREIMM	bfd/elfnn-aarch64.c	3504;"	d	file:
AARCH64_LDST_RO	bfd/elfnn-aarch64.c	3505;"	d	file:
AARCH64_LDST_SIMD_M	bfd/elfnn-aarch64.c	3507;"	d	file:
AARCH64_LDST_SIMD_M_PI	bfd/elfnn-aarch64.c	3508;"	d	file:
AARCH64_LDST_SIMD_S	bfd/elfnn-aarch64.c	3509;"	d	file:
AARCH64_LDST_SIMD_S_PI	bfd/elfnn-aarch64.c	3510;"	d	file:
AARCH64_LDST_U	bfd/elfnn-aarch64.c	3503;"	d	file:
AARCH64_LDST_UI	bfd/elfnn-aarch64.c	3501;"	d	file:
AARCH64_LDST_UIMM	bfd/elfnn-aarch64.c	3506;"	d	file:
AARCH64_LINUX_H	gdb/nat/aarch64-linux.h	20;"	d
AARCH64_LINUX_HW_POINT_H	gdb/nat/aarch64-linux-hw-point.h	20;"	d
AARCH64_LINUX_SIZEOF_FPREGSET	gdb/aarch64-linux-tdep.h	31;"	d
AARCH64_LINUX_SIZEOF_GREGSET	gdb/aarch64-linux-tdep.h	26;"	d
AARCH64_LR_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_LR_REGNUM = AARCH64_X0_REGNUM + 30,	\/* Return address.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_MAC	bfd/elfnn-aarch64.c	3485;"	d	file:
AARCH64_MAP_DATA	bfd/elfnn-aarch64.c	/^  AARCH64_MAP_DATA$/;"	e	enum:map_symbol_type	file:
AARCH64_MAP_INSN	bfd/elfnn-aarch64.c	/^  AARCH64_MAP_INSN,$/;"	e	enum:map_symbol_type	file:
AARCH64_MAX_ADRP_IMM	bfd/elfnn-aarch64.c	2277;"	d	file:
AARCH64_MAX_BWD_BRANCH_OFFSET	bfd/elfnn-aarch64.c	2274;"	d	file:
AARCH64_MAX_FR	sim/aarch64/sim-main.h	/^  AARCH64_MAX_FR     = 63,$/;"	e	enum:__anon593
AARCH64_MAX_FWD_BRANCH_OFFSET	bfd/elfnn-aarch64.c	2272;"	d	file:
AARCH64_MAX_GR	sim/aarch64/sim-main.h	/^  AARCH64_MAX_GR     = 31,$/;"	e	enum:__anon593
AARCH64_MAX_OPND_NUM	include/opcode/aarch64.h	645;"	d
AARCH64_MAX_QLF_SEQ_NUM	include/opcode/aarch64.h	647;"	d
AARCH64_MAX_REGNO	sim/aarch64/sim-main.h	/^  AARCH64_MAX_REGNO  = 67$/;"	e	enum:__anon593
AARCH64_MAX_SVE_VQ	gdb/arch/aarch64.h	90;"	d
AARCH64_MCONTEXT_FLAGS_OFFSET	gdb/aarch64-fbsd-tdep.c	57;"	d	file:
AARCH64_MCONTEXT_FLAG_FP_VALID	gdb/aarch64-fbsd-tdep.c	58;"	d	file:
AARCH64_MCONTEXT_FPREGS_OFFSET	gdb/aarch64-fbsd-tdep.c	56;"	d	file:
AARCH64_MCONTEXT_FPREG_SIZE	gdb/aarch64-fbsd-tdep.c	53;"	d	file:
AARCH64_MCONTEXT_REG_SIZE	gdb/aarch64-fbsd-tdep.c	52;"	d	file:
AARCH64_MERGE_FEATURE_SETS	include/opcode/aarch64.h	104;"	d
AARCH64_MIN_ADRP_IMM	bfd/elfnn-aarch64.c	2278;"	d	file:
AARCH64_MIN_FR	sim/aarch64/sim-main.h	/^  AARCH64_MIN_FR     = 32,$/;"	e	enum:__anon593
AARCH64_MIN_GR	sim/aarch64/sim-main.h	/^  AARCH64_MIN_GR     = 0,$/;"	e	enum:__anon593
AARCH64_MOD_ASR	include/opcode/aarch64.h	/^  AARCH64_MOD_ASR,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_LSL	include/opcode/aarch64.h	/^  AARCH64_MOD_LSL,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_LSR	include/opcode/aarch64.h	/^  AARCH64_MOD_LSR,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_MSL	include/opcode/aarch64.h	/^  AARCH64_MOD_MSL,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_MUL	include/opcode/aarch64.h	/^  AARCH64_MOD_MUL,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_MUL_VL	include/opcode/aarch64.h	/^  AARCH64_MOD_MUL_VL,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_NONE	include/opcode/aarch64.h	/^  AARCH64_MOD_NONE,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_ROR	include/opcode/aarch64.h	/^  AARCH64_MOD_ROR,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_SXTB	include/opcode/aarch64.h	/^  AARCH64_MOD_SXTB,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_SXTH	include/opcode/aarch64.h	/^  AARCH64_MOD_SXTH,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_SXTW	include/opcode/aarch64.h	/^  AARCH64_MOD_SXTW,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_SXTX	include/opcode/aarch64.h	/^  AARCH64_MOD_SXTX,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_UXTB	include/opcode/aarch64.h	/^  AARCH64_MOD_UXTB,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_UXTH	include/opcode/aarch64.h	/^  AARCH64_MOD_UXTH,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_UXTW	include/opcode/aarch64.h	/^  AARCH64_MOD_UXTW,$/;"	e	enum:aarch64_modifier_kind
AARCH64_MOD_UXTX	include/opcode/aarch64.h	/^  AARCH64_MOD_UXTX,$/;"	e	enum:aarch64_modifier_kind
AARCH64_NUM_FT_COLLECT_GREGS	gdb/gdbserver/linux-aarch64-ipa.c	121;"	d	file:
AARCH64_NUM_REGS	gdb/arch/aarch64.h	64;"	d
AARCH64_OP31	bfd/elfnn-aarch64.c	3487;"	d	file:
AARCH64_OPDE_FATAL_SYNTAX_ERROR	include/opcode/aarch64.h	/^  AARCH64_OPDE_FATAL_SYNTAX_ERROR,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_INVALID_VARIANT	include/opcode/aarch64.h	/^  AARCH64_OPDE_INVALID_VARIANT,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_NIL	include/opcode/aarch64.h	/^  AARCH64_OPDE_NIL,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_OTHER_ERROR	include/opcode/aarch64.h	/^  AARCH64_OPDE_OTHER_ERROR$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_OUT_OF_RANGE	include/opcode/aarch64.h	/^  AARCH64_OPDE_OUT_OF_RANGE,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_RECOVERABLE	include/opcode/aarch64.h	/^  AARCH64_OPDE_RECOVERABLE,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_REG_LIST	include/opcode/aarch64.h	/^  AARCH64_OPDE_REG_LIST,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_SYNTAX_ERROR	include/opcode/aarch64.h	/^  AARCH64_OPDE_SYNTAX_ERROR,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_UNALIGNED	include/opcode/aarch64.h	/^  AARCH64_OPDE_UNALIGNED,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPDE_UNTIED_OPERAND	include/opcode/aarch64.h	/^  AARCH64_OPDE_UNTIED_OPERAND,$/;"	e	enum:aarch64_operand_error_kind
AARCH64_OPERANDS	opcodes/aarch64-tbl.h	4398;"	d
AARCH64_OPERANDS	opcodes/aarch64-tbl.h	4414;"	d
AARCH64_OPND_ADDR_ADRP	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_ADRP,	\/* Memory address for ADRP *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_OFFSET	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_OFFSET,     \/* Address with an optional 9-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_PCREL14	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_PCREL14,	\/* 14-bit PC-relative address for e.g. TBZ.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_PCREL19	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_PCREL19,	\/* 19-bit PC-relative address for e.g. LDR.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_PCREL21	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_PCREL21,	\/* 21-bit PC-relative address for e.g. ADR.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_PCREL26	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_PCREL26,	\/* 26-bit PC-relative address for e.g. BL.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_REGOFF	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_REGOFF,	\/* Address of register offset.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_SIMM10	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_SIMM10,	\/* Address of signed 10-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_SIMM7	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_SIMM7,	\/* Address of signed 7-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_SIMM9	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_SIMM9,	\/* Address of signed 9-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_SIMM9_2	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_SIMM9_2,	\/* Same as the above, but the immediate is$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_SIMPLE	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_SIMPLE,	\/* Address of ld\/st exclusive.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_ADDR_UIMM12	include/opcode/aarch64.h	/^  AARCH64_OPND_ADDR_UIMM12,	\/* Address of unsigned 12-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_AIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_AIMM,	\/* Arithmetic immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_BARRIER	include/opcode/aarch64.h	/^  AARCH64_OPND_BARRIER,		\/* Barrier operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_BARRIER_ISB	include/opcode/aarch64.h	/^  AARCH64_OPND_BARRIER_ISB,	\/* Barrier operand for ISB.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_BARRIER_PSB	include/opcode/aarch64.h	/^  AARCH64_OPND_BARRIER_PSB,	\/* Barrier operand for PSB.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_BIT_NUM	include/opcode/aarch64.h	/^  AARCH64_OPND_BIT_NUM,	\/* Immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_CCMP_IMM	include/opcode/aarch64.h	/^  AARCH64_OPND_CCMP_IMM,\/* Immediate in conditional compare instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_CLASS_ADDRESS	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_ADDRESS,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_COND	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_COND,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_FP_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_FP_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_IMMEDIATE	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_IMMEDIATE,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_INT_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_INT_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_MODIFIED_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_MODIFIED_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_NIL	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_NIL,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_PRED_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_PRED_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SIMD_ELEMENT	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SIMD_ELEMENT,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SIMD_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SIMD_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SIMD_REGLIST	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SIMD_REGLIST,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SISD_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SISD_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SVE_REG	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SVE_REG,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_CLASS_SYSTEM	include/opcode/aarch64.h	/^  AARCH64_OPND_CLASS_SYSTEM,$/;"	e	enum:aarch64_operand_class
AARCH64_OPND_COND	include/opcode/aarch64.h	/^  AARCH64_OPND_COND,	\/* Standard condition as the last operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_COND1	include/opcode/aarch64.h	/^  AARCH64_OPND_COND1,	\/* Same as the above, but excluding AL and NV.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_CRm	include/opcode/aarch64.h	/^  AARCH64_OPND_CRm,	\/* Co-processor register in CRm field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_CRn	include/opcode/aarch64.h	/^  AARCH64_OPND_CRn,	\/* Co-processor register in CRn field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_EXCEPTION	include/opcode/aarch64.h	/^  AARCH64_OPND_EXCEPTION,\/* imm16 operand in exception instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Ed	include/opcode/aarch64.h	/^  AARCH64_OPND_Ed,	\/* AdvSIMD Vector Element Vd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Em	include/opcode/aarch64.h	/^  AARCH64_OPND_Em,	\/* AdvSIMD Vector Element Vm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Em16	include/opcode/aarch64.h	/^  AARCH64_OPND_Em16,	\/* AdvSIMD Vector Element Vm restricted to V0 - V15 when$/;"	e	enum:aarch64_opnd
AARCH64_OPND_En	include/opcode/aarch64.h	/^  AARCH64_OPND_En,	\/* AdvSIMD Vector Element Vn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_FBITS	include/opcode/aarch64.h	/^  AARCH64_OPND_FBITS,	\/* FP #<fbits> operand in e.g. SCVTF *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_FPIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_FPIMM,	\/* Floating-point Immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_FPIMM0	include/opcode/aarch64.h	/^  AARCH64_OPND_FPIMM0,	\/* Immediate for #0.0.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Fa	include/opcode/aarch64.h	/^  AARCH64_OPND_Fa,	\/* Floating-point Fa.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Fd	include/opcode/aarch64.h	/^  AARCH64_OPND_Fd,	\/* Floating-point Fd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Fm	include/opcode/aarch64.h	/^  AARCH64_OPND_Fm,	\/* Floating-point Fm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Fn	include/opcode/aarch64.h	/^  AARCH64_OPND_Fn,	\/* Floating-point Fn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Ft	include/opcode/aarch64.h	/^  AARCH64_OPND_Ft,	\/* Floating-point Ft.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Ft2	include/opcode/aarch64.h	/^  AARCH64_OPND_Ft2,	\/* Floating-point Ft2.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_HALF	include/opcode/aarch64.h	/^  AARCH64_OPND_HALF,	\/* #<imm16>{, LSL #<shift>} operand in move wide.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IDX	include/opcode/aarch64.h	/^  AARCH64_OPND_IDX,	\/* AdvSIMD EXT index operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM,	\/* Immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM0	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM0,	\/* Immediate for #0.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMMR	include/opcode/aarch64.h	/^  AARCH64_OPND_IMMR,	\/* Immediate #<immr> in e.g. BFM.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMMS	include/opcode/aarch64.h	/^  AARCH64_OPND_IMMS,	\/* Immediate #<imms> in e.g. BFM.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_2	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_2,	\/* Immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_MOV	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_MOV,	\/* Immediate operand for the MOV alias.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_ROT1	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_ROT1,	\/* Immediate rotate operand for FCMLA.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_ROT2	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_ROT2,	\/* Immediate rotate operand for indexed FCMLA.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_ROT3	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_ROT3,	\/* Immediate rotate operand for FCADD.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_VLSL	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_VLSL,\/* Immediate for shifting vector registers left.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_IMM_VLSR	include/opcode/aarch64.h	/^  AARCH64_OPND_IMM_VLSR,\/* Immediate for shifting vector registers right.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_LEt	include/opcode/aarch64.h	/^  AARCH64_OPND_LEt,	\/* AdvSIMD Vector Element list.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_LIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_LIMM,	\/* Logical Immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_LVn	include/opcode/aarch64.h	/^  AARCH64_OPND_LVn,	\/* AdvSIMD Vector register list used in e.g. TBL.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_LVt	include/opcode/aarch64.h	/^  AARCH64_OPND_LVt,	\/* AdvSIMD Vector register list used in ld\/st.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_LVt_AL	include/opcode/aarch64.h	/^  AARCH64_OPND_LVt_AL,	\/* AdvSIMD Vector register list for loading single$/;"	e	enum:aarch64_opnd
AARCH64_OPND_MASK	include/opcode/aarch64.h	/^  AARCH64_OPND_MASK,	\/* AdvSIMD EXT index operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_NIL	include/opcode/aarch64.h	/^  AARCH64_OPND_NIL,	\/* no operand---MUST BE FIRST!*\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_NZCV	include/opcode/aarch64.h	/^  AARCH64_OPND_NZCV,	\/* Flag bit specifier giving an alternative value for$/;"	e	enum:aarch64_opnd
AARCH64_OPND_PAIRREG	include/opcode/aarch64.h	/^  AARCH64_OPND_PAIRREG,	\/* Paired register operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_PRFOP	include/opcode/aarch64.h	/^  AARCH64_OPND_PRFOP,		\/* Prefetch operation.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_PSTATEFIELD	include/opcode/aarch64.h	/^  AARCH64_OPND_PSTATEFIELD,	\/* PSTATE field name operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_QLF_CR	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_CR,		\/* CRn, CRm. *\/$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_LSL	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_LSL,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_MSL	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_MSL,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_NIL	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_NIL,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_P_M	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_P_M,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_P_Z	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_P_Z,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_RETRIEVE	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_RETRIEVE,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_SP	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_SP,	\/* SP.  *\/$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_4B	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_4B,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_B	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_B,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_D	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_D,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_H	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_H,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_Q	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_Q,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_S_S	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_S_S,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_16B	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_16B,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_1D	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_1D,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_1Q	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_1Q,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_2D	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_2D,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_2H	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_2H,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_2S	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_2S,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_4B	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_4B,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_4H	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_4H,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_4S	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_4S,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_8B	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_8B,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_V_8H	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_V_8H,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_W	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_W,	\/* Wn, WZR or WSP.  *\/$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_WSP	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_WSP,	\/* WSP.  *\/$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_X	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_X,	\/* Xn, XZR or XSP.  *\/$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_0_15	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_0_15,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_0_31	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_0_31,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_0_63	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_0_63,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_0_7	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_0_7,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_1_32	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_1_32,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_QLF_imm_1_64	include/opcode/aarch64.h	/^  AARCH64_OPND_QLF_imm_1_64,$/;"	e	enum:aarch64_opnd_qualifier
AARCH64_OPND_Ra	include/opcode/aarch64.h	/^  AARCH64_OPND_Ra,	\/* Integer register used in ddp_3src instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rd	include/opcode/aarch64.h	/^  AARCH64_OPND_Rd,	\/* Integer register as destination.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rd_SP	include/opcode/aarch64.h	/^  AARCH64_OPND_Rd_SP,	\/* Integer Rd or SP.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rm	include/opcode/aarch64.h	/^  AARCH64_OPND_Rm,	\/* Integer register as source.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rm_EXT	include/opcode/aarch64.h	/^  AARCH64_OPND_Rm_EXT,	\/* Integer Rm extended.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rm_SFT	include/opcode/aarch64.h	/^  AARCH64_OPND_Rm_SFT,	\/* Integer Rm shifted.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rm_SP	include/opcode/aarch64.h	/^  AARCH64_OPND_Rm_SP,	\/* Integer Rm or SP.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rn	include/opcode/aarch64.h	/^  AARCH64_OPND_Rn,	\/* Integer register as source.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rn_SP	include/opcode/aarch64.h	/^  AARCH64_OPND_Rn_SP,	\/* Integer Rn or SP.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rs	include/opcode/aarch64.h	/^  AARCH64_OPND_Rs,	\/* Integer register used in ld\/st exclusive.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rt	include/opcode/aarch64.h	/^  AARCH64_OPND_Rt,	\/* Integer register used in ld\/st instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rt2	include/opcode/aarch64.h	/^  AARCH64_OPND_Rt2,	\/* Integer register used in ld\/st pair instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Rt_SYS	include/opcode/aarch64.h	/^  AARCH64_OPND_Rt_SYS,	\/* Integer register used in system instructions.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SHLL_IMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SHLL_IMM,\/* Immediate shift for AdvSIMD SHLL instruction$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMD_ADDR_POST	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMD_ADDR_POST,	\/* Address of ld\/st multiple post-indexed.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMD_ADDR_SIMPLE	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMD_ADDR_SIMPLE,\/* Address of ld\/st multiple structures.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMD_FPIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMD_FPIMM,\/* AdvSIMD 8-bit fp immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMD_IMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMD_IMM,\/* AdvSIMD modified immediate without shift.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMD_IMM_SFT	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMD_IMM_SFT,	\/* AdvSIMD modified immediate with shift.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SIMM5	include/opcode/aarch64.h	/^  AARCH64_OPND_SIMM5,	\/* 5-bit signed immediate in the imm5 field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SM3_IMM2	include/opcode/aarch64.h	/^  AARCH64_OPND_SM3_IMM2,	\/* SM3 encodes lane in bits [13, 14].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_R	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_R,	    \/* SVE [<Xn|SP>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S4x16	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S4x16,   \/* SVE [<Xn|SP>, #<simm4>*16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S4x2xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S4x2xVL, \/* SVE [<Xn|SP>, #<simm4>*2, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S4x3xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S4x3xVL, \/* SVE [<Xn|SP>, #<simm4>*3, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S4x4xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S4x4xVL, \/* SVE [<Xn|SP>, #<simm4>*4, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S4xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S4xVL,   \/* SVE [<Xn|SP>, #<simm4>, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S6xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S6xVL,   \/* SVE [<Xn|SP>, #<simm6>, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_S9xVL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_S9xVL,   \/* SVE [<Xn|SP>, #<simm9>, MUL VL].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_U6	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_U6,	    \/* SVE [<Xn|SP>, #<uimm6>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_U6x2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_U6x2,    \/* SVE [<Xn|SP>, #<uimm6>*2].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_U6x4	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_U6x4,    \/* SVE [<Xn|SP>, #<uimm6>*4].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RI_U6x8	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RI_U6x8,    \/* SVE [<Xn|SP>, #<uimm6>*8].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RR	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RR,	    \/* SVE [<Xn|SP>, <Xm|XZR>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RR_LSL1	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RR_LSL1,    \/* SVE [<Xn|SP>, <Xm|XZR>, LSL #1].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RR_LSL2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RR_LSL2,    \/* SVE [<Xn|SP>, <Xm|XZR>, LSL #2].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RR_LSL3	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RR_LSL3,    \/* SVE [<Xn|SP>, <Xm|XZR>, LSL #3].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RX	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RX,	    \/* SVE [<Xn|SP>, <Xm>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RX_LSL1	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RX_LSL1,    \/* SVE [<Xn|SP>, <Xm>, LSL #1].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RX_LSL2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RX_LSL2,    \/* SVE [<Xn|SP>, <Xm>, LSL #2].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RX_LSL3	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RX_LSL3,    \/* SVE [<Xn|SP>, <Xm>, LSL #3].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ,	    \/* SVE [<Xn|SP>, Zm.D].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_LSL1	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_LSL1,    \/* SVE [<Xn|SP>, Zm.D, LSL #1].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_LSL2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_LSL2,    \/* SVE [<Xn|SP>, Zm.D, LSL #2].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_LSL3	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_LSL3,    \/* SVE [<Xn|SP>, Zm.D, LSL #3].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW1_14	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW1_14, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #1].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW1_22	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW1_22, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #1].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW2_14	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW2_14, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #2].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW2_22	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW2_22, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #2].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW3_14	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW3_14, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #3].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW3_22	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW3_22, \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW #3].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW_14	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW_14,  \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_RZ_XTW_22	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_RZ_XTW_22,  \/* SVE [<Xn|SP>, Zm.<T>, (S|U)XTW].$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZI_U5	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZI_U5,	    \/* SVE [Zn.<T>, #<uimm5>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZI_U5x2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZI_U5x2,    \/* SVE [Zn.<T>, #<uimm5>*2].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZI_U5x4	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZI_U5x4,    \/* SVE [Zn.<T>, #<uimm5>*4].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZI_U5x8	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZI_U5x8,    \/* SVE [Zn.<T>, #<uimm5>*8].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZZ_LSL	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZZ_LSL,     \/* SVE [Zn.<T>, Zm,<T>, LSL #<msz>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZZ_SXTW	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZZ_SXTW,    \/* SVE [Zn.<T>, Zm,<T>, SXTW #<msz>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ADDR_ZZ_UXTW	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ADDR_ZZ_UXTW,    \/* SVE [Zn.<T>, Zm,<T>, UXTW #<msz>].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_AIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_AIMM,	\/* SVE unsigned arithmetic immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ASIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ASIMM,	\/* SVE signed arithmetic immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_FPIMM8	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_FPIMM8,	\/* SVE 8-bit floating-point immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_I1_HALF_ONE	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_I1_HALF_ONE,	\/* SVE choice between 0.5 and 1.0.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_I1_HALF_TWO	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_I1_HALF_TWO,	\/* SVE choice between 0.5 and 2.0.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_I1_ZERO_ONE	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_I1_ZERO_ONE,	\/* SVE choice between 0.0 and 1.0.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_IMM_ROT1	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_IMM_ROT1,	\/* SVE 1-bit rotate operand (90 or 270).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_IMM_ROT2	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_IMM_ROT2,	\/* SVE 2-bit rotate operand (N*90).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_INV_LIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_INV_LIMM,	\/* SVE inverted logical immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_LIMM	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_LIMM,	\/* SVE logical immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_LIMM_MOV	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_LIMM_MOV,	\/* SVE logical immediate for MOV.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_PATTERN	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_PATTERN,	\/* SVE vector pattern enumeration.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_PATTERN_SCALED	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_PATTERN_SCALED, \/* Likewise, with additional MUL factor.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_PRFOP	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_PRFOP,	\/* SVE prefetch operation.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pd	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pd,		\/* SVE p0-p15 in Pd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pg3	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pg3,		\/* SVE p0-p7 in Pg.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pg4_10	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pg4_10,	\/* SVE p0-p15 in Pg, bits [13,10].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pg4_16	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pg4_16,	\/* SVE p0-p15 in Pg, bits [19,16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pg4_5	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pg4_5,	\/* SVE p0-p15 in Pg, bits [8,5].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pm	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pm,		\/* SVE p0-p15 in Pm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pn	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pn,		\/* SVE p0-p15 in Pn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Pt	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Pt,		\/* SVE p0-p15 in Pt.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Rm	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Rm,		\/* Integer Rm or ZR, alt. SVE position.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Rn_SP	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Rn_SP,	\/* Integer Rn or SP, alt. SVE position.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SHLIMM_PRED	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SHLIMM_PRED,	  \/* SVE shift left amount (predicated).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SHLIMM_UNPRED	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SHLIMM_UNPRED, \/* SVE shift left amount (unpredicated).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SHRIMM_PRED	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SHRIMM_PRED,	  \/* SVE shift right amount (predicated).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SHRIMM_UNPRED	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SHRIMM_UNPRED, \/* SVE shift right amount (unpredicated).  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SIMM5	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SIMM5,	\/* SVE signed 5-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SIMM5B	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SIMM5B,	\/* SVE secondary signed 5-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SIMM6	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SIMM6,	\/* SVE signed 6-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_SIMM8	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_SIMM8,	\/* SVE signed 8-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_UIMM3	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_UIMM3,	\/* SVE unsigned 3-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_UIMM7	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_UIMM7,	\/* SVE unsigned 7-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_UIMM8	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_UIMM8,	\/* SVE unsigned 8-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_UIMM8_53	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_UIMM8_53,	\/* SVE split unsigned 8-bit immediate.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_VZn	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_VZn,		\/* Scalar SIMD&FP register in Zn field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Vd	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Vd,		\/* Scalar SIMD&FP register in Vd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Vm	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Vm,		\/* Scalar SIMD&FP register in Vm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Vn	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Vn,		\/* Scalar SIMD&FP register in Vn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Za_16	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Za_16,	\/* SVE vector register in Za, bits [20,16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Za_5	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Za_5,	\/* SVE vector register in Za, bits [9,5].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zd	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zd,		\/* SVE vector register in Zd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zm3_22_INDEX	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zm3_22_INDEX, \/* z0-z7[0-7] in Zm3_INDEX plus bit 22.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zm3_INDEX	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zm3_INDEX,	\/* z0-z7[0-3] in Zm, bits [20,16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zm4_INDEX	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zm4_INDEX,	\/* z0-z15[0-1] in Zm, bits [20,16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zm_16	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zm_16,	\/* SVE vector register in Zm, bits [20,16].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zm_5	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zm_5,	\/* SVE vector register in Zm, bits [9,5].  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zn	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zn,		\/* SVE vector register in Zn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zn_INDEX	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zn_INDEX,	\/* Indexed SVE vector register, for DUP.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ZnxN	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ZnxN,	\/* SVE vector register list in Zn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_Zt	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_Zt,		\/* SVE vector register in Zt.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SVE_ZtxN	include/opcode/aarch64.h	/^  AARCH64_OPND_SVE_ZtxN,	\/* SVE vector register list in Zt.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SYSREG	include/opcode/aarch64.h	/^  AARCH64_OPND_SYSREG,		\/* System register operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SYSREG_AT	include/opcode/aarch64.h	/^  AARCH64_OPND_SYSREG_AT,	\/* System register <at_op> operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SYSREG_DC	include/opcode/aarch64.h	/^  AARCH64_OPND_SYSREG_DC,	\/* System register <dc_op> operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SYSREG_IC	include/opcode/aarch64.h	/^  AARCH64_OPND_SYSREG_IC,	\/* System register <ic_op> operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_SYSREG_TLBI	include/opcode/aarch64.h	/^  AARCH64_OPND_SYSREG_TLBI,	\/* System register <tlbi_op> operand.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Sd	include/opcode/aarch64.h	/^  AARCH64_OPND_Sd,	\/* AdvSIMD Scalar Sd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Sm	include/opcode/aarch64.h	/^  AARCH64_OPND_Sm,	\/* AdvSIMD Scalar Sm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Sn	include/opcode/aarch64.h	/^  AARCH64_OPND_Sn,	\/* AdvSIMD Scalar Sn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_UIMM3_OP1	include/opcode/aarch64.h	/^  AARCH64_OPND_UIMM3_OP1,\/* Unsigned 3-bit immediate in the op1 field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_UIMM3_OP2	include/opcode/aarch64.h	/^  AARCH64_OPND_UIMM3_OP2,\/* Unsigned 3-bit immediate in the op2 field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_UIMM4	include/opcode/aarch64.h	/^  AARCH64_OPND_UIMM4,	\/* Unsigned 4-bit immediate in the CRm field.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_UIMM7	include/opcode/aarch64.h	/^  AARCH64_OPND_UIMM7,	\/* Unsigned 7-bit immediate in the CRm:op2 fields.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Va	include/opcode/aarch64.h	/^  AARCH64_OPND_Va,	\/* AdvSIMD Vector Va.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Vd	include/opcode/aarch64.h	/^  AARCH64_OPND_Vd,	\/* AdvSIMD Vector Vd.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_VdD1	include/opcode/aarch64.h	/^  AARCH64_OPND_VdD1,	\/* AdvSIMD <Vd>.D[1]; for FMOV only.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Vm	include/opcode/aarch64.h	/^  AARCH64_OPND_Vm,	\/* AdvSIMD Vector Vm.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_Vn	include/opcode/aarch64.h	/^  AARCH64_OPND_Vn,	\/* AdvSIMD Vector Vn.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_VnD1	include/opcode/aarch64.h	/^  AARCH64_OPND_VnD1,	\/* AdvSIMD <Vn>.D[1]; for FMOV only.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_OPND_WIDTH	include/opcode/aarch64.h	/^  AARCH64_OPND_WIDTH,	\/* Immediate #<width> in e.g. BFI.  *\/$/;"	e	enum:aarch64_opnd
AARCH64_PCREL_OFFSET	include/opcode/aarch64.h	35;"	d
AARCH64_PC_REGNO	sim/aarch64/sim-main.h	/^  AARCH64_PC_REGNO   = 64,$/;"	e	enum:__anon593
AARCH64_PC_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_PC_REGNUM,		\/* Program counter.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_Q0_REGNUM	gdb/aarch64-tdep.c	67;"	d	file:
AARCH64_R	bfd/elfnn-aarch64.c	152;"	d	file:
AARCH64_R	bfd/elfnn-aarch64.c	161;"	d	file:
AARCH64_RA	bfd/elfnn-aarch64.c	3480;"	d	file:
AARCH64_RD	bfd/elfnn-aarch64.c	3481;"	d	file:
AARCH64_RECORD_SUCCESS	gdb/aarch64-tdep.c	/^  AARCH64_RECORD_SUCCESS,$/;"	e	enum:aarch64_record_result	file:
AARCH64_RECORD_UNKNOWN	gdb/aarch64-tdep.c	/^  AARCH64_RECORD_UNKNOWN$/;"	e	enum:aarch64_record_result	file:
AARCH64_RECORD_UNSUPPORTED	gdb/aarch64-tdep.c	/^  AARCH64_RECORD_UNSUPPORTED,$/;"	e	enum:aarch64_record_result	file:
AARCH64_RM	bfd/elfnn-aarch64.c	3483;"	d	file:
AARCH64_RN	bfd/elfnn-aarch64.c	3482;"	d	file:
AARCH64_RT	bfd/elfnn-aarch64.c	3478;"	d	file:
AARCH64_RT2	bfd/elfnn-aarch64.c	3479;"	d	file:
AARCH64_RT_SIGFRAME_UCONTEXT_OFFSET	gdb/aarch64-linux-tdep.c	136;"	d	file:
AARCH64_R_STR	bfd/elfnn-aarch64.c	153;"	d	file:
AARCH64_R_STR	bfd/elfnn-aarch64.c	162;"	d	file:
AARCH64_S0_REGNUM	gdb/aarch64-tdep.c	69;"	d	file:
AARCH64_SIGCONTEXT_REG_SIZE	gdb/aarch64-linux-tdep.c	135;"	d	file:
AARCH64_SIGCONTEXT_XO_OFFSET	gdb/aarch64-linux-tdep.c	138;"	d	file:
AARCH64_SIGFRAME_UCONTEXT_OFFSET	gdb/aarch64-fbsd-tdep.c	54;"	d	file:
AARCH64_SP_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SP_REGNUM,		\/* Stack pointer.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_STRUCT_RETURN_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_STRUCT_RETURN_REGNUM = AARCH64_X0_REGNUM + 8,$/;"	e	enum:aarch64_regnum
AARCH64_SVE_FFR_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_FFR_REGNUM,	\/* SVE First Fault Register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_SVE_LINUX_PTRACE_H	gdb/nat/aarch64-sve-linux-ptrace.h	21;"	d
AARCH64_SVE_LINUX_SIGCONTEXT_H	gdb/nat/aarch64-sve-linux-sigcontext.h	20;"	d
AARCH64_SVE_NUM_REGS	gdb/arch/aarch64.h	65;"	d
AARCH64_SVE_P0_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_P0_REGNUM,	\/* First SVE predicate register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_SVE_P15_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_P15_REGNUM = AARCH64_SVE_P0_REGNUM + 15,	\/* Last SVE predicate$/;"	e	enum:aarch64_regnum
AARCH64_SVE_P_REGS_NUM	gdb/arch/aarch64.h	63;"	d
AARCH64_SVE_V0_REGNUM	gdb/aarch64-tdep.c	72;"	d	file:
AARCH64_SVE_VG_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_VG_REGNUM,	\/* SVE Vector Gradient.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_SVE_Z0_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_Z0_REGNUM = AARCH64_V0_REGNUM,	\/* First SVE Z register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_SVE_Z31_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_SVE_Z31_REGNUM = AARCH64_V31_REGNUM,  \/* Last SVE Z register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_SVE_Z_REGS_NUM	gdb/arch/aarch64.h	62;"	d
AARCH64_TDEP_H	gdb/aarch64-tdep.h	23;"	d
AARCH64_UCONTEXT_MCONTEXT_OFFSET	gdb/aarch64-fbsd-tdep.c	55;"	d	file:
AARCH64_UCONTEXT_SIGCONTEXT_OFFSET	gdb/aarch64-linux-tdep.c	137;"	d	file:
AARCH64_V0_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_V0_REGNUM,		\/* First fp\/vec register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_V31_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_V31_REGNUM = AARCH64_V0_REGNUM + 31,	\/* Last fp\/vec register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_V_REGS_NUM	gdb/arch/aarch64.h	61;"	d
AARCH64_X0_REGNUM	gdb/arch/aarch64.h	/^  AARCH64_X0_REGNUM,		\/* First integer register.  *\/$/;"	e	enum:aarch64_regnum
AARCH64_X_REGISTER_COUNT	gdb/aarch64-tdep.h	50;"	d
AARCH64_X_REGS_NUM	gdb/arch/aarch64.h	60;"	d
AARCH64_ZR	bfd/elfnn-aarch64.c	3488;"	d	file:
ABBREV_HASH_SIZE	bfd/dwarf2.c	384;"	d	file:
ABBREV_HASH_SIZE	gdb/dwarf2read.c	1200;"	d	file:
ABI1	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	18;"	d	file:
ABI2	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	19;"	d	file:
ABI3	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	20;"	d	file:
ABI_64_P	bfd/elfxx-mips.c	793;"	d	file:
ABI_64_P	bfd/elfxx-sparc.c	40;"	d	file:
ABI_64_P	bfd/elfxx-tilegx.c	30;"	d	file:
ABI_64_P	bfd/elfxx-x86.h	34;"	d
ABI_LINUX_S390	gdb/s390-tdep.h	/^  ABI_LINUX_S390,$/;"	e	enum:s390_abi_kind
ABI_LINUX_ZSERIES	gdb/s390-tdep.h	/^  ABI_LINUX_ZSERIES$/;"	e	enum:s390_abi_kind
ABI_N32_P	bfd/elf32-mips.c	87;"	d	file:
ABI_N32_P	bfd/elfn32-mips.c	92;"	d	file:
ABI_N32_P	bfd/elfxx-mips.c	789;"	d	file:
ABI_NONE	gdb/s390-tdep.h	/^  ABI_NONE,$/;"	e	enum:s390_abi_kind
ABI_O32_P	bfd/elfxx-mips.c	785;"	d	file:
ABORT	gdb/testsuite/gdb.base/auxv.c	32;"	d	file:
ABORT	gdb/testsuite/gdb.base/auxv.c	34;"	d	file:
ABORT32MODE	sim/arm/armdefs.h	225;"	d
ABORTBANK	sim/arm/armdefs.h	240;"	d
ABORTS	sim/arm/armvirt.c	31;"	d	file:
ABORT_CHAR	readline/chardefs.h	145;"	d
ABORT_CHAR	readline/chardefs.h	147;"	d
ABORT_PORT	sim/avr/interp.c	53;"	d	file:
ABPT_VECTOR_START	sim/cr16/cr16_sim.h	415;"	d
ABS	bfd/cpu-ia64-opc.c	469;"	d	file:
ABS	include/opcode/h8300.h	/^  ABS =		0x0200,$/;"	e	enum:h8_flags
ABS	sim/aarch64/simulator.c	3476;"	d	file:
ABS16	sim/v850/sim-main.h	716;"	d
ABS16DST	include/opcode/h8300.h	/^  ABS16DST = 	DST | ABS | L_16U,$/;"	e	enum:h8_flags
ABS16LIST	include/opcode/h8300.h	287;"	d
ABS16OP3	include/opcode/h8300.h	/^  ABS16OP3 = 	OP3 | ABS | L_16U,$/;"	e	enum:h8_flags
ABS16SRC	include/opcode/h8300.h	/^  ABS16SRC = 	SRC | ABS | L_16U,$/;"	e	enum:h8_flags
ABS24DST	include/opcode/h8300.h	/^  ABS24DST = 	DST | ABS | L_24,$/;"	e	enum:h8_flags
ABS24LIST	include/opcode/h8300.h	288;"	d
ABS24OP3	include/opcode/h8300.h	/^  ABS24OP3 = 	OP3 | ABS | L_24,$/;"	e	enum:h8_flags
ABS24SRC	include/opcode/h8300.h	/^  ABS24SRC = 	SRC | ABS | L_24,$/;"	e	enum:h8_flags
ABS32	sim/v850/sim-main.h	733;"	d
ABS32DST	include/opcode/h8300.h	/^  ABS32DST = 	DST | ABS | L_32,$/;"	e	enum:h8_flags
ABS32LIST	include/opcode/h8300.h	289;"	d
ABS32OP3	include/opcode/h8300.h	/^  ABS32OP3 = 	OP3 | ABS | L_32,$/;"	e	enum:h8_flags
ABS32SRC	include/opcode/h8300.h	/^  ABS32SRC = 	SRC | ABS | L_32,$/;"	e	enum:h8_flags
ABS8DST	include/opcode/h8300.h	/^  ABS8DST  =	DST | ABS | L_8,$/;"	e	enum:h8_flags
ABS8LIST	include/opcode/h8300.h	286;"	d
ABS8OP3	include/opcode/h8300.h	/^  ABS8OP3  =	OP3 | ABS | L_8,$/;"	e	enum:h8_flags
ABS8SRC	include/opcode/h8300.h	/^  ABS8SRC  = 	SRC | ABS | L_8,$/;"	e	enum:h8_flags
ABSDI	include/cgen/basic-ops.h	194;"	d
ABSDI	sim/common/cgen-ops.h	200;"	d
ABSHI	include/cgen/basic-ops.h	104;"	d
ABSHI	sim/common/cgen-ops.h	110;"	d
ABSJMP	include/opcode/h8300.h	/^  ABSJMP =	0x400000,$/;"	e	enum:h8_flags
ABSQI	include/cgen/basic-ops.h	74;"	d
ABSQI	sim/common/cgen-ops.h	80;"	d
ABSSI	include/cgen/basic-ops.h	134;"	d
ABSSI	sim/common/cgen-ops.h	140;"	d
ABW	opcodes/msp430-decode.c	98;"	d	file:
AB_CLASS_INSN	include/opcode/tic4x.h	322;"	d
AC0	sim/testsuite/sim/bfin/b0.S	/^	AC0 = CC;$/;"	d
AC0	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	AC0 = CC;	\/\/$/;"	d
AC0HIIDX	sim/mips/sim-main.h	353;"	d
AC0LOIDX	sim/mips/sim-main.h	352;"	d
AC0_BIT	sim/bfin/bfin-sim.h	231;"	d
AC0_COPY_BIT	sim/bfin/bfin-sim.h	226;"	d
AC1HIIDX	sim/mips/sim-main.h	355;"	d
AC1LOIDX	sim/mips/sim-main.h	354;"	d
AC1_BIT	sim/bfin/bfin-sim.h	232;"	d
AC2HIIDX	sim/mips/sim-main.h	357;"	d
AC2LOIDX	sim/mips/sim-main.h	356;"	d
AC3HIIDX	sim/mips/sim-main.h	359;"	d
AC3LOIDX	sim/mips/sim-main.h	358;"	d
ACC	sim/d10v/d10v_sim.h	251;"	d
ACC	sim/mips/sim-main.h	450;"	d
ACC	sim/ppc/e500_registers.h	75;"	d
ACC1H_REGNUM	sim/m32r/m32r-sim.h	33;"	d
ACC1L_REGNUM	sim/m32r/m32r-sim.h	32;"	d
ACCESS	gdb/testsuite/gdb.base/watchpoint-unaligned.c	72;"	d	file:
ACCESS	gdb/testsuite/gdb.base/watchpoint-unaligned.c	88;"	d	file:
ACCESS_WP	gdb/mi/mi-cmd-break.c	/^  ACCESS_WP$/;"	e	enum:wp_type	file:
ACCG_NAMES	opcodes/frv-desc.h	/^} ACCG_NAMES;$/;"	t	typeref:enum:accg_names
ACCH	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
ACCH_REGNUM	sim/m32r/m32r-sim.h	31;"	d
ACCL	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
ACCL_REGNUM	sim/m32r/m32r-sim.h	30;"	d
ACCURATE_12BIT_S1	bfd/elf32-nds32.c	131;"	d	file:
ACCURATE_14BIT_S1	bfd/elf32-nds32.c	132;"	d	file:
ACCURATE_19BIT	bfd/elf32-nds32.c	133;"	d	file:
ACCURATE_8BIT_S1	bfd/elf32-nds32.c	129;"	d	file:
ACCURATE_U9BIT_S1	bfd/elf32-nds32.c	130;"	d	file:
ACC_NAMES	opcodes/frv-desc.h	/^} ACC_NAMES;$/;"	t	typeref:enum:acc_names
ACF_PART_MASK	include/opcode/metag.h	2073;"	d
ACK_PORT	sim/mn10300/dv-mn103cpu.c	/^  ACK_PORT,$/;"	e	enum:__anon802	file:
ACK_PORT	sim/mn10300/dv-mn103int.c	/^  ACK_PORT,$/;"	e	enum:__anon793	file:
ACL	include/opcode/arc.h	/^  ACL,$/;"	e	enum:__anon1255
ACONCAT	include/libiberty.h	183;"	d
ACR_REGNUM	gdb/cris-tdep.c	/^  ACR_REGNUM  = 15,$/;"	e	enum:cris_regnums	file:
ACS_HLINE	gdb/tui/tui-win.c	101;"	d	file:
ACS_LLCORNER	gdb/tui/tui-win.c	92;"	d	file:
ACS_LRCORNER	gdb/tui/tui-win.c	89;"	d	file:
ACS_ULCORNER	gdb/tui/tui-win.c	95;"	d	file:
ACS_URCORNER	gdb/tui/tui-win.c	98;"	d	file:
ACS_VLINE	gdb/tui/tui-win.c	104;"	d	file:
ACT	sim/rx/main.c	52;"	d	file:
ACTIVE_HIGH	sim/mn10300/dv-mn103int.c	/^  ACTIVE_HIGH,$/;"	e	enum:mn103int_trigger	file:
ACTIVE_LOW	sim/mn10300/dv-mn103int.c	/^  ACTIVE_LOW,$/;"	e	enum:mn103int_trigger	file:
ACTS	sim/bfin/dv-bfin_uart.h	59;"	d
ACX	sim/mips/sim-main.h	350;"	d
AD	gdb/testsuite/gdb.cp/virtfunc.cc	/^class AD$/;"	c	file:
AD	opcodes/msp430-decode.c	85;"	d	file:
ADA_EXCEPTION_RENAMING	gdb/ada-lang.h	/^    ADA_EXCEPTION_RENAMING,$/;"	e	enum:ada_renaming_category
ADA_KNOWN_AUXILIARY_FUNCTION_NAME_PATTERNS	gdb/ada-lang.h	53;"	d
ADA_KNOWN_RUNTIME_FILE_NAME_PATTERNS	gdb/ada-lang.h	38;"	d
ADA_KNOWN_RUNTIME_FILE_NAME_PATTERNS	gdb/ada-lang.h	45;"	d
ADA_LANG_H	gdb/ada-lang.h	21;"	d
ADA_MAIN_PROGRAM_SYMBOL_NAME	gdb/ada-lang.c	/^static const char ADA_MAIN_PROGRAM_SYMBOL_NAME[]$/;"	v	file:
ADA_NOT_RENAMING	gdb/ada-lang.h	/^    ADA_NOT_RENAMING,$/;"	e	enum:ada_renaming_category
ADA_OBJECT_RENAMING	gdb/ada-lang.h	/^    ADA_OBJECT_RENAMING,$/;"	e	enum:ada_renaming_category
ADA_OPERATORS	gdb/ada-lang.c	13696;"	d	file:
ADA_PACKAGE_RENAMING	gdb/ada-lang.h	/^    ADA_PACKAGE_RENAMING,$/;"	e	enum:ada_renaming_category
ADA_SUBPROGRAM_RENAMING	gdb/ada-lang.h	/^    ADA_SUBPROGRAM_RENAMING$/;"	e	enum:ada_renaming_category
ADA_TASKS_ARRAY	gdb/ada-tasks.c	/^  ADA_TASKS_ARRAY,$/;"	e	enum:ada_known_tasks_kind	file:
ADA_TASKS_LIST	gdb/ada-tasks.c	/^  ADA_TASKS_LIST,$/;"	e	enum:ada_known_tasks_kind	file:
ADA_TASKS_NOT_FOUND	gdb/ada-tasks.c	/^  ADA_TASKS_NOT_FOUND,$/;"	e	enum:ada_known_tasks_kind	file:
ADA_TASKS_UNKNOWN	gdb/ada-tasks.c	/^  ADA_TASKS_UNKNOWN = 0,$/;"	e	enum:ada_known_tasks_kind	file:
ADBG_VECTOR_START	sim/cr16/cr16_sim.h	413;"	d
ADD	bfd/ecofflink.c	1391;"	d	file:
ADD	bfd/ecofflink.c	1406;"	d	file:
ADD	gdb/arch/aarch64-insn.h	/^  ADD             = 0x01000000,$/;"	e	enum:aarch64_opcodes
ADD	sim/erc32/exec.c	125;"	d	file:
ADD3_16_OFFSET	gdb/mep-tdep.c	1541;"	d	file:
ADD3_16_REG_SRC1	gdb/mep-tdep.c	1529;"	d	file:
ADD3_16_REG_SRC2	gdb/mep-tdep.c	1530;"	d	file:
ADD3_16_TARGET	gdb/mep-tdep.c	1540;"	d	file:
ADD3_32_OFFSET	gdb/mep-tdep.c	1536;"	d	file:
ADD3_32_SOURCE	gdb/mep-tdep.c	1535;"	d	file:
ADD3_32_TARGET	gdb/mep-tdep.c	1534;"	d	file:
ADDB_LIKE	opcodes/arc-nps400-tbl.h	180;"	d
ADDCC	sim/erc32/exec.c	126;"	d	file:
ADDCFHI	sim/common/cgen-ops.h	/^ADDCFHI (HI a, HI b, BI c)$/;"	f
ADDCFQI	sim/common/cgen-ops.h	/^ADDCFQI (QI a, QI b, BI c)$/;"	f
ADDCFSI	sim/common/cgen-ops.h	/^ADDCFSI (SI a, SI b, BI c)$/;"	f
ADDCHI	sim/common/cgen-ops.h	/^ADDCHI (HI a, HI b, BI c)$/;"	f
ADDCOEFFTHOU	libdecnumber/decNumberLocal.h	675;"	d
ADDCOEFFTHOU	libdecnumber/decNumberLocal.h	684;"	d
ADDCOEFFTHOU	libdecnumber/decNumberLocal.h	701;"	d
ADDCQI	sim/common/cgen-ops.h	/^ADDCQI (QI a, QI b, BI c)$/;"	f
ADDCSI	sim/common/cgen-ops.h	/^ADDCSI (SI a, SI b, BI c)$/;"	f
ADDDI	include/cgen/basic-ops.h	176;"	d
ADDDI	sim/common/cgen-ops.h	182;"	d
ADDDI	sim/common/cgen-utils.c	/^ADDDI (a, b)$/;"	f
ADDF	include/opcode/dlx.h	39;"	d
ADDHI	include/cgen/basic-ops.h	86;"	d
ADDHI	sim/common/cgen-ops.h	92;"	d
ADDIL_DP	bfd/elf32-hppa.c	657;"	d	file:
ADDIL_R1	bfd/elf32-hppa.c	654;"	d	file:
ADDIL_R1	bfd/elf32-hppa.c	876;"	d	file:
ADDIL_R19	bfd/elf32-hppa.c	662;"	d	file:
ADDIL_R19	bfd/elf32-hppa.c	881;"	d	file:
ADDIOP	include/opcode/dlx.h	86;"	d
ADDIS_11_11	bfd/elf32-ppc.c	147;"	d	file:
ADDIS_11_30	bfd/elf32-ppc.c	148;"	d	file:
ADDIS_12_12	bfd/elf32-ppc.c	149;"	d	file:
ADDIS_R11_R2	bfd/elf64-ppc.c	159;"	d	file:
ADDIS_R12_R12	bfd/elf64-ppc.c	189;"	d	file:
ADDIS_R12_R2	bfd/elf64-ppc.c	188;"	d	file:
ADDIS_R2_R12	bfd/elf64-ppc.c	187;"	d	file:
ADDIS_R2_R2	bfd/elf64-ppc.c	167;"	d	file:
ADDIUPC_REG_FIELD	bfd/elfxx-mips.c	13258;"	d	file:
ADDIU_IMMEDIATE	gdb/iq2000-tdep.c	149;"	d	file:
ADDIU_REG_SRC	gdb/iq2000-tdep.c	147;"	d	file:
ADDIU_REG_TGT	gdb/iq2000-tdep.c	148;"	d	file:
ADDI_11_11	bfd/elf32-ppc.c	150;"	d	file:
ADDI_R0_R12	bfd/elf64-ppc.c	213;"	d	file:
ADDI_R11_R11	bfd/elf64-ppc.c	166;"	d	file:
ADDI_R2_R2	bfd/elf64-ppc.c	168;"	d	file:
ADDL_LIKE	opcodes/arc-nps400-tbl.h	232;"	d
ADDOFHI	sim/common/cgen-ops.h	/^ADDOFHI (HI a, HI b, BI c)$/;"	f
ADDOFQI	sim/common/cgen-ops.h	/^ADDOFQI (QI a, QI b, BI c)$/;"	f
ADDOFSI	sim/common/cgen-ops.h	/^ADDOFSI (SI a, SI b, BI c)$/;"	f
ADDOP2	intl/plural.c	15;"	d	file:
ADDQI	include/cgen/basic-ops.h	56;"	d
ADDQI	sim/common/cgen-ops.h	62;"	d
ADDR	sim/common/cgen-types.h	/^typedef unsigned_address ADDR;  \/* FIXME: wip*\/$/;"	t
ADDRCMDLINE	sim/arm/armos.h	22;"	d
ADDRESS_FUNCTION	gdb/gnulib/import/alloca.c	70;"	d	file:
ADDRESS_FUNCTION	libiberty/alloca.c	75;"	d	file:
ADDRESS_FUNCTION	libiberty/alloca.c	77;"	d	file:
ADDRESS_LOCATION	gdb/location.h	/^  ADDRESS_LOCATION,$/;"	e	enum:event_location_type
ADDREXCEPT	sim/arm/armemu.h	218;"	d
ADDRMAP_H	gdb/addrmap.h	21;"	d
ADDRSOFHANDLERS	sim/arm/armos.h	23;"	d
ADDRSOFTVECTORS	sim/arm/armos.h	21;"	d
ADDRSUPERSTACK	sim/arm/armos.h	19;"	d
ADDRUSERSTACK	sim/arm/armos.h	20;"	d
ADDR_MASK	include/coff/tic54x.h	54;"	d
ADDR_NO_RANDOMIZE	gdb/gdbserver/linux-low.c	70;"	d	file:
ADDR_NO_RANDOMIZE	gdb/nat/linux-personality.c	26;"	d	file:
ADDR_PREFIX_OPCODE	include/opcode/i386.h	60;"	d
ADDR_RANGE	sim/common/sim-arange.h	/^} ADDR_RANGE;$/;"	t	typeref:struct:_addr_range
ADDR_RANGE_HIT_P	sim/common/sim-arange.h	78;"	d
ADDR_RANGE_RANGES	sim/common/sim-arange.h	48;"	d
ADDR_RANGE_TREE	sim/common/sim-arange.h	/^} ADDR_RANGE_TREE;$/;"	t	typeref:struct:_addr_range_tree
ADDR_RANGE_TREE	sim/common/sim-arange.h	50;"	d
ADDR_SUBRANGE	sim/common/sim-arange.h	/^} ADDR_SUBRANGE;$/;"	t	typeref:struct:_addr_subrange
ADDR_WIDTH	opcodes/metag-dis.c	35;"	d	file:
ADDSI	include/cgen/basic-ops.h	116;"	d
ADDSI	sim/common/cgen-ops.h	122;"	d
ADDT_A0_3_CPC	bfd/elf32-metag.c	3456;"	d	file:
ADDUF	include/opcode/dlx.h	40;"	d
ADDUIOP	include/opcode/dlx.h	87;"	d
ADDX	sim/erc32/exec.c	127;"	d	file:
ADDXCC	sim/erc32/exec.c	128;"	d	file:
ADD_0_11_11	bfd/elf32-ppc.c	151;"	d	file:
ADD_11_0_11	bfd/elf32-ppc.c	153;"	d	file:
ADD_3_12_2	bfd/elf32-ppc.c	152;"	d	file:
ADD_A0_3_A0_3	bfd/elf32-metag.c	3457;"	d	file:
ADD_A1LBP	bfd/elf32-metag.c	3454;"	d	file:
ADD_BLOCK	intl/dcigettext.c	328;"	d	file:
ADD_BLOCK	intl/dcigettext.c	336;"	d	file:
ADD_CHAR	readline/histexpand.c	915;"	d	file:
ADD_DUMMY_STUBS_FOR_DEBUGGING	bfd/elf32-avr.c	3592;"	d	file:
ADD_DYNAMIC_SYMBOL	bfd/elf32-arc.c	2670;"	d	file:
ADD_I	bfd/elf32-v850.c	3432;"	d	file:
ADD_I5	bfd/elf32-v850.c	3434;"	d	file:
ADD_I_MASK	bfd/elf32-v850.c	3433;"	d	file:
ADD_OFFSET	gdb/mep-tdep.c	1546;"	d	file:
ADD_R11_R11_R2	bfd/elf64-ppc.c	171;"	d	file:
ADD_R11_R2_R11	bfd/elf64-ppc.c	204;"	d	file:
ADD_R2	bfd/elf32-v850.c	3435;"	d	file:
ADD_R2_R2_R11	bfd/elf64-ppc.c	173;"	d	file:
ADD_R2_R2_R12	bfd/elf64-ppc.c	184;"	d	file:
ADD_R3_R12_R13	bfd/elf64-ppc.c	11034;"	d	file:
ADD_RELA	bfd/elf32-arc.c	52;"	d	file:
ADD_STRING	readline/histexpand.c	900;"	d	file:
ADD_SYMBOL_REF_SEC_AND_RELOC	bfd/arc-got.h	199;"	d
ADD_SYMBOL_REF_SEC_AND_RELOC	bfd/arc-got.h	540;"	d
ADD_TARGET	gdb/mep-tdep.c	1545;"	d	file:
ADDx	sim/arm/iwmmxt.c	1288;"	d	file:
ADDx	sim/arm/iwmmxt.c	1454;"	d	file:
ADJUST_VAL	bfd/coff-stgo32.c	129;"	d	file:
ADP_Stopped_ApplicationExit	sim/arm/armos.h	81;"	d
ADP_Stopped_RunTimeError	sim/arm/armos.h	82;"	d
ADST	opcodes/d10v-opc.c	114;"	d	file:
ADST0	opcodes/d10v-opc.c	146;"	d	file:
ADVANCE	gdb/c-lang.c	459;"	d	file:
ADX	opcodes/msp430-decode.c	86;"	d	file:
AEABI_FP_number_model_ieee754_all	include/elf/arm.h	/^  AEABI_FP_number_model_ieee754_all = 3$/;"	e	enum:__anon1435
AEABI_FP_number_model_ieee754_number	include/elf/arm.h	/^  AEABI_FP_number_model_ieee754_number = 1,$/;"	e	enum:__anon1435
AEABI_FP_number_model_none	include/elf/arm.h	/^  AEABI_FP_number_model_none = 0,$/;"	e	enum:__anon1435
AEABI_FP_number_model_rtabi	include/elf/arm.h	/^  AEABI_FP_number_model_rtabi = 2,$/;"	e	enum:__anon1435
AEABI_PCS_RW_data_PCrel	bfd/elf32-arm.c	/^  AEABI_PCS_RW_data_PCrel,$/;"	e	enum:__anon1143	file:
AEABI_PCS_RW_data_SBrel	bfd/elf32-arm.c	/^  AEABI_PCS_RW_data_SBrel,$/;"	e	enum:__anon1143	file:
AEABI_PCS_RW_data_absolute	bfd/elf32-arm.c	/^  AEABI_PCS_RW_data_absolute,$/;"	e	enum:__anon1143	file:
AEABI_PCS_RW_data_unused	bfd/elf32-arm.c	/^  AEABI_PCS_RW_data_unused$/;"	e	enum:__anon1143	file:
AEABI_R9_SB	bfd/elf32-arm.c	/^  AEABI_R9_SB,$/;"	e	enum:__anon1142	file:
AEABI_R9_TLS	bfd/elf32-arm.c	/^  AEABI_R9_TLS,$/;"	e	enum:__anon1142	file:
AEABI_R9_V6	bfd/elf32-arm.c	/^  AEABI_R9_V6,$/;"	e	enum:__anon1142	file:
AEABI_R9_unused	bfd/elf32-arm.c	/^  AEABI_R9_unused$/;"	e	enum:__anon1142	file:
AEABI_VFP_args_base	include/elf/arm.h	/^  AEABI_VFP_args_base = 0,$/;"	e	enum:__anon1436
AEABI_VFP_args_compatible	include/elf/arm.h	/^  AEABI_VFP_args_compatible = 3$/;"	e	enum:__anon1436
AEABI_VFP_args_toolchain	include/elf/arm.h	/^  AEABI_VFP_args_toolchain = 2,$/;"	e	enum:__anon1436
AEABI_VFP_args_vfp	include/elf/arm.h	/^  AEABI_VFP_args_vfp = 1,$/;"	e	enum:__anon1436
AEABI_enum_forced_wide	bfd/elf32-arm.c	/^  AEABI_enum_forced_wide$/;"	e	enum:__anon1144	file:
AEABI_enum_short	bfd/elf32-arm.c	/^  AEABI_enum_short,$/;"	e	enum:__anon1144	file:
AEABI_enum_unused	bfd/elf32-arm.c	/^  AEABI_enum_unused,$/;"	e	enum:__anon1144	file:
AEABI_enum_wide	bfd/elf32-arm.c	/^  AEABI_enum_wide,$/;"	e	enum:__anon1144	file:
AES	opcodes/aarch64-tbl.h	2182;"	d
AES_INSN	opcodes/aarch64-tbl.h	2223;"	d
AE_VECTOR_START	sim/cr16/cr16_sim.h	405;"	d
AE_VECTOR_START	sim/d10v/d10v_sim.h	476;"	d
AFLAG	opcodes/i386-dis.c	489;"	d	file:
AFL_ASE_CRC	include/elf/mips.h	1238;"	d
AFL_ASE_DSP	include/elf/mips.h	1223;"	d
AFL_ASE_DSPR2	include/elf/mips.h	1224;"	d
AFL_ASE_DSPR3	include/elf/mips.h	1236;"	d
AFL_ASE_EVA	include/elf/mips.h	1225;"	d
AFL_ASE_GINV	include/elf/mips.h	1240;"	d
AFL_ASE_MASK	include/elf/mips.h	1241;"	d
AFL_ASE_MCU	include/elf/mips.h	1226;"	d
AFL_ASE_MDMX	include/elf/mips.h	1227;"	d
AFL_ASE_MICROMIPS	include/elf/mips.h	1234;"	d
AFL_ASE_MIPS16	include/elf/mips.h	1233;"	d
AFL_ASE_MIPS16E2	include/elf/mips.h	1237;"	d
AFL_ASE_MIPS3D	include/elf/mips.h	1228;"	d
AFL_ASE_MSA	include/elf/mips.h	1232;"	d
AFL_ASE_MT	include/elf/mips.h	1229;"	d
AFL_ASE_RESERVED1	include/elf/mips.h	1239;"	d
AFL_ASE_SMARTMIPS	include/elf/mips.h	1230;"	d
AFL_ASE_VIRT	include/elf/mips.h	1231;"	d
AFL_ASE_XPA	include/elf/mips.h	1235;"	d
AFL_EXT_10000	include/elf/mips.h	1255;"	d
AFL_EXT_3900	include/elf/mips.h	1254;"	d
AFL_EXT_4010	include/elf/mips.h	1252;"	d
AFL_EXT_4100	include/elf/mips.h	1253;"	d
AFL_EXT_4111	include/elf/mips.h	1257;"	d
AFL_EXT_4120	include/elf/mips.h	1258;"	d
AFL_EXT_4650	include/elf/mips.h	1251;"	d
AFL_EXT_5400	include/elf/mips.h	1259;"	d
AFL_EXT_5500	include/elf/mips.h	1260;"	d
AFL_EXT_5900	include/elf/mips.h	1250;"	d
AFL_EXT_INTERAPTIV_MR2	include/elf/mips.h	1264;"	d
AFL_EXT_LOONGSON_2E	include/elf/mips.h	1261;"	d
AFL_EXT_LOONGSON_2F	include/elf/mips.h	1262;"	d
AFL_EXT_LOONGSON_3A	include/elf/mips.h	1248;"	d
AFL_EXT_OCTEON	include/elf/mips.h	1249;"	d
AFL_EXT_OCTEON2	include/elf/mips.h	1246;"	d
AFL_EXT_OCTEON3	include/elf/mips.h	1263;"	d
AFL_EXT_OCTEONP	include/elf/mips.h	1247;"	d
AFL_EXT_SB1	include/elf/mips.h	1256;"	d
AFL_EXT_XLR	include/elf/mips.h	1245;"	d
AFL_FLAGS1_ODDSPREG	include/elf/mips.h	1267;"	d
AFL_REG_128	include/elf/mips.h	1219;"	d
AFL_REG_32	include/elf/mips.h	1217;"	d
AFL_REG_64	include/elf/mips.h	1218;"	d
AFL_REG_NONE	include/elf/mips.h	1216;"	d
AFRAFRC_MASK	opcodes/ppc-opc.c	2682;"	d	file:
AFRALFRC_MASK	opcodes/ppc-opc.c	2685;"	d	file:
AFRB_MASK	opcodes/ppc-opc.c	2676;"	d	file:
AFRC_MASK	opcodes/ppc-opc.c	2679;"	d	file:
AFTER_INSTRUCTION	opcodes/pdp11-dis.c	25;"	d	file:
AFTER_JMP	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define AFTER_JMP .intel_syntax noprefix$/;"	d
AFTER_RTN	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^AFTER_RTN:$/;"	l
AFTER_RTX	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^AFTER_RTX:$/;"	l
AFTER_WATCHFLAG	gdb/procfs.c	/^       AFTER_WATCHFLAG = WA_TRAPAFTER$/;"	e	enum:__anon1748	file:
AF_CLASS_INSN	include/opcode/tic4x.h	346;"	d
AGENTEXPR_H	gdb/ax.h	20;"	d
AGENT_CAPA_FAST_TRACE	gdb/common/agent.h	/^  AGENT_CAPA_FAST_TRACE = 0x1,$/;"	e	enum:agent_capa
AGENT_CAPA_STATIC_TRACE	gdb/common/agent.h	/^  AGENT_CAPA_STATIC_TRACE = (0x1 << 1),$/;"	e	enum:agent_capa
AH	opcodes/i386-dis.c	344;"	d	file:
AH1_2	sim/common/sim-endian.h	263;"	d
AH2_4	sim/common/sim-endian.h	266;"	d
AH4_8	sim/common/sim-endian.h	269;"	d
AH8_16	sim/common/sim-endian.h	272;"	d
AHOW	bfd/elf32-epiphany.c	102;"	d	file:
AHOW	bfd/elf32-epiphany.c	50;"	d	file:
AH_word	sim/common/sim-endian.h	276;"	d
AH_word	sim/common/sim-endian.h	280;"	d
AI	sim/or1k/arch.h	32;"	d
AIX_TEXT_SEGMENT_BASE	gdb/rs6000-tdep.h	19;"	d
AL	opcodes/i386-dis.c	340;"	d	file:
AL	opcodes/mips16-opc.c	161;"	d	file:
AL	sim/aarch64/decode.h	/^  AL = 0xe, \/* meaning ANY *\/$/;"	e	enum:CondCode
AL	sim/arm/armemu.h	38;"	d
AL1_2	sim/common/sim-endian.h	264;"	d
AL2_4	sim/common/sim-endian.h	267;"	d
AL4_8	sim/common/sim-endian.h	270;"	d
AL8_16	sim/common/sim-endian.h	273;"	d
ALIGN	bfd/elf32-rx.c	677;"	d	file:
ALIGN	bfd/hosts/mipsbsd.h	22;"	d
ALIGN	bfd/hosts/vaxbsd.h	22;"	d
ALIGN	sim/bfin/sim-main.h	56;"	d
ALIGN	sim/bfin/sim-main.h	58;"	d
ALIGN_16	sim/common/sim-bits.h	532;"	d
ALIGN_16	sim/ppc/bits.h	243;"	d
ALIGN_8	sim/common/sim-bits.h	531;"	d
ALIGN_8	sim/ppc/bits.h	242;"	d
ALIGN_PAGE	sim/common/sim-bits.h	534;"	d
ALIGN_PAGE	sim/ppc/bits.h	245;"	d
ALIGN_SECTIONS_IN_FILE	bfd/coffcode.h	2874;"	d
ALIGN_SECTIONS_IN_FILE	bfd/coffcode.h	2876;"	d
ALIGN_SET	bfd/coffcode.h	1920;"	d
ALIGN_SIZE	gdb/gnulib/import/alloca.c	117;"	d	file:
ALIGN_SIZE	libiberty/alloca.c	137;"	d	file:
ALL	opcodes/xgate-opc.c	97;"	d	file:
ALLOC	zlib/contrib/minizip/unzip.c	112;"	d	file:
ALLOC	zlib/contrib/minizip/zip.c	62;"	d	file:
ALLOCATE_CPLUS_STRUCT_TYPE	gdb/gdbtypes.h	1254;"	d
ALLOCATE_GNAT_AUX_TYPE	gdb/gdbtypes.h	1267;"	d
ALLOCA_LIMIT	gdb/gnulib/import/fnmatch.c	276;"	d	file:
ALLOC_SIZE	bfd/ecofflink.c	238;"	d	file:
ALLOW8_SPRG	opcodes/ppc-opc.c	1191;"	d	file:
ALL_BLOCK_SYMBOLS	gdb/block.h	310;"	d
ALL_BLOCK_SYMBOLS_WITH_NAME	gdb/block.h	320;"	d
ALL_BOOKMARKS	gdb/reverse.c	105;"	d	file:
ALL_BOOKMARKS_SAFE	gdb/reverse.c	107;"	d	file:
ALL_BP_LOCATIONS	gdb/breakpoint.c	507;"	d	file:
ALL_BP_LOCATIONS_AT_ADDR	gdb/breakpoint.c	518;"	d	file:
ALL_BREAKPOINTS	gdb/breakpoint.c	496;"	d	file:
ALL_BREAKPOINTS_SAFE	gdb/breakpoint.c	498;"	d	file:
ALL_COMPUNITS	gdb/objfiles.h	614;"	d
ALL_COMPUNIT_FILETABS	gdb/symtab.h	1492;"	d
ALL_C_INLINE	sim/common/sim-inline.h	270;"	d
ALL_DEBUG_ADDRESS_REGISTERS	gdb/nat/x86-dregs.h	92;"	d
ALL_DICT_SYMBOLS	gdb/dictionary.h	162;"	d
ALL_DISPLAYS	gdb/printcmd.c	153;"	d	file:
ALL_DISPLAYS_SAFE	gdb/printcmd.c	156;"	d	file:
ALL_DOMAIN	gdb/symtab.h	/^  ALL_DOMAIN = 3$/;"	e	enum:search_domain
ALL_ENABLED_EXTENSION_LANGUAGES	gdb/extension.c	48;"	d	file:
ALL_ENVIRONMENT	sim/common/sim-config.h	/^  ALL_ENVIRONMENT,$/;"	e	enum:sim_environment
ALL_EXTENSION_LANGUAGES	gdb/extension.c	40;"	d	file:
ALL_FILETABS	gdb/objfiles.h	608;"	d
ALL_H_INLINE	sim/common/sim-inline.h	269;"	d
ALL_INFERIORS	gdb/inferior.h	548;"	d
ALL_INLINE	sim/ppc/std-config.h	421;"	d
ALL_LWPS	gdb/linux-nat.h	284;"	d
ALL_MSYMBOLS	gdb/objfiles.h	621;"	d
ALL_NON_EXITED_INFERIORS	gdb/inferior.h	553;"	d
ALL_NON_EXITED_THREADS	gdb/gdbthread.h	482;"	d
ALL_OBJFILES	gdb/objfiles.h	577;"	d
ALL_OBJFILES_SAFE	gdb/objfiles.h	582;"	d
ALL_OBJFILE_COMPUNITS	gdb/objfiles.h	595;"	d
ALL_OBJFILE_FILETABS	gdb/objfiles.h	589;"	d
ALL_OBJFILE_MSYMBOLS	gdb/objfiles.h	600;"	d
ALL_OBJFILE_OSECTIONS	gdb/objfiles.h	625;"	d
ALL_OBJFILE_PSYMTABS	gdb/psympriv.h	264;"	d
ALL_OBJFILE_PSYMTABS	gdb/psymtab.c	123;"	d	file:
ALL_OBJFILE_PSYMTABS_REQUIRED	gdb/psymtab.c	116;"	d	file:
ALL_OBJSECTIONS	gdb/objfiles.h	658;"	d
ALL_ONES	bfd/elfnn-aarch64.c	341;"	d	file:
ALL_PSPACES	gdb/progspace.h	247;"	d
ALL_PSPACE_OBJFILES	gdb/objfiles.h	574;"	d
ALL_PSYMTABS	gdb/psymtab.c	127;"	d	file:
ALL_SO_LIBS	gdb/solist.h	27;"	d
ALL_THREADS	gdb/gdbthread.h	470;"	d
ALL_THREADS_BY_INFERIOR	gdb/gdbthread.h	474;"	d
ALL_THREADS_SAFE	gdb/gdbthread.h	488;"	d
ALL_TRACEPOINTS	gdb/breakpoint.c	528;"	d	file:
ALL_UIS	gdb/top.h	210;"	d
ALONE	include/opcode/d10v.h	86;"	d
ALPHA	gdb/testsuite/gdb.cp/namespace.cc	/^    ALPHA,$/;"	e	enum:AAA::SomeEnum	file:
ALPHABETIC	readline/chardefs.h	103;"	d
ALPHAECOFF	bfd/coff-alpha.c	77;"	d	file:
ALPHAECOFF	bfd/elf64-alpha.c	33;"	d	file:
ALPHANBSD_SIZEOF_FPREGS	gdb/alpha-nbsd-tdep.c	42;"	d	file:
ALPHANBSD_SIZEOF_GREGS	gdb/alpha-nbsd-tdep.c	39;"	d	file:
ALPHA_A0_REGNUM	gdb/alpha-tdep.h	40;"	d
ALPHA_BSD_TDEP_H	gdb/alpha-bsd-tdep.h	21;"	d
ALPHA_ECOFF_BADMAG	include/coff/alpha.h	35;"	d
ALPHA_ECOFF_COMPRESSEDMAG	include/coff/alpha.h	38;"	d
ALPHA_ELF_DATA	bfd/elf-bfd.h	/^  ALPHA_ELF_DATA,$/;"	e	enum:elf_target_id
ALPHA_ELF_LINK_HASH_LU_ADDR	bfd/elf64-alpha.c	167;"	d	file:
ALPHA_ELF_LINK_HASH_LU_BYTE	bfd/elf64-alpha.c	169;"	d	file:
ALPHA_ELF_LINK_HASH_LU_JSR	bfd/elf64-alpha.c	170;"	d	file:
ALPHA_ELF_LINK_HASH_LU_JSRDIRECT	bfd/elf64-alpha.c	173;"	d	file:
ALPHA_ELF_LINK_HASH_LU_MEM	bfd/elf64-alpha.c	168;"	d	file:
ALPHA_ELF_LINK_HASH_LU_PLT	bfd/elf64-alpha.c	174;"	d	file:
ALPHA_ELF_LINK_HASH_LU_TLSGD	bfd/elf64-alpha.c	171;"	d	file:
ALPHA_ELF_LINK_HASH_LU_TLSLDM	bfd/elf64-alpha.c	172;"	d	file:
ALPHA_ELF_LINK_HASH_TLS_IE	bfd/elf64-alpha.c	175;"	d	file:
ALPHA_FP0_REGNUM	gdb/alpha-tdep.h	47;"	d
ALPHA_FPA0_REGNUM	gdb/alpha-tdep.h	48;"	d
ALPHA_FPCR_REGNUM	gdb/alpha-tdep.h	49;"	d
ALPHA_GCC_FP_REGNUM	gdb/alpha-tdep.h	39;"	d
ALPHA_GP_REGNUM	gdb/alpha-tdep.h	44;"	d
ALPHA_INSN_SIZE	gdb/alpha-tdep.h	54;"	d
ALPHA_LINUX_SIGABRT	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGABRT = 6,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGBUS	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGBUS = 10,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGCHLD	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGCHLD = 20,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGCONT	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGCONT = 19,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGEMT	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGEMT = 7,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGINFO	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGINFO = 29,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGIO	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGIO = 23,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGIOT	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGIOT = ALPHA_LINUX_SIGABRT,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGPOLL	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGPOLL = ALPHA_LINUX_SIGIO,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGPWR	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGPWR = ALPHA_LINUX_SIGINFO,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGSTOP	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGSTOP = 17,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGSYS	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGSYS = 12,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGTSTP	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGTSTP = 18,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGURG	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGURG = 16,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGUSR1	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGUSR1 = 30,$/;"	e	enum:__anon1759	file:
ALPHA_LINUX_SIGUSR2	gdb/alpha-linux-tdep.c	/^    ALPHA_LINUX_SIGUSR2 = 31,$/;"	e	enum:__anon1759	file:
ALPHA_MAGIC	include/coff/ecoff.h	43;"	d
ALPHA_MAGIC_BSD	include/coff/ecoff.h	44;"	d
ALPHA_MAGIC_COMPRESSED	include/coff/ecoff.h	46;"	d
ALPHA_NUM_ARG_REGS	gdb/alpha-tdep.h	68;"	d
ALPHA_NUM_REGS	gdb/alpha-tdep.h	30;"	d
ALPHA_PC_REGNUM	gdb/alpha-tdep.h	50;"	d
ALPHA_RA_REGNUM	gdb/alpha-tdep.h	42;"	d
ALPHA_REGISTER_SIZE	gdb/alpha-tdep.h	27;"	d
ALPHA_R_BOH	bfd/vms-alpha.c	93;"	d	file:
ALPHA_R_BRADDR	bfd/vms-alpha.c	78;"	d	file:
ALPHA_R_BRADDR	include/coff/alpha.h	136;"	d
ALPHA_R_BSR	bfd/vms-alpha.c	91;"	d	file:
ALPHA_R_CODEADDR	bfd/vms-alpha.c	89;"	d	file:
ALPHA_R_GPDISP	include/coff/alpha.h	135;"	d
ALPHA_R_GPREL32	include/coff/alpha.h	132;"	d
ALPHA_R_GPRELHIGH	include/coff/alpha.h	146;"	d
ALPHA_R_GPRELLOW	include/coff/alpha.h	147;"	d
ALPHA_R_GPVALUE	include/coff/alpha.h	145;"	d
ALPHA_R_HINT	bfd/vms-alpha.c	79;"	d	file:
ALPHA_R_HINT	include/coff/alpha.h	137;"	d
ALPHA_R_IGNORE	bfd/vms-alpha.c	76;"	d	file:
ALPHA_R_IGNORE	include/coff/alpha.h	129;"	d
ALPHA_R_IMMED	include/coff/alpha.h	148;"	d
ALPHA_R_IMMED_BR_HI32	include/coff/alpha.h	162;"	d
ALPHA_R_IMMED_GP_16	include/coff/alpha.h	159;"	d
ALPHA_R_IMMED_GP_HI32	include/coff/alpha.h	160;"	d
ALPHA_R_IMMED_LO32	include/coff/alpha.h	163;"	d
ALPHA_R_IMMED_SCN_HI32	include/coff/alpha.h	161;"	d
ALPHA_R_LDA	bfd/vms-alpha.c	92;"	d	file:
ALPHA_R_LINKAGE	bfd/vms-alpha.c	87;"	d	file:
ALPHA_R_LITERAL	include/coff/alpha.h	133;"	d
ALPHA_R_LITERALSLEAZY	include/coff/alpha.h	151;"	d
ALPHA_R_LITUSE	include/coff/alpha.h	134;"	d
ALPHA_R_LU_BASE	include/coff/alpha.h	154;"	d
ALPHA_R_LU_BYTOFF	include/coff/alpha.h	155;"	d
ALPHA_R_LU_JSR	include/coff/alpha.h	156;"	d
ALPHA_R_NOP	bfd/vms-alpha.c	90;"	d	file:
ALPHA_R_OP_PRSHIFT	bfd/vms-alpha.c	86;"	d	file:
ALPHA_R_OP_PRSHIFT	include/coff/alpha.h	144;"	d
ALPHA_R_OP_PSUB	bfd/vms-alpha.c	85;"	d	file:
ALPHA_R_OP_PSUB	include/coff/alpha.h	143;"	d
ALPHA_R_OP_PUSH	bfd/vms-alpha.c	83;"	d	file:
ALPHA_R_OP_PUSH	include/coff/alpha.h	141;"	d
ALPHA_R_OP_STORE	bfd/vms-alpha.c	84;"	d	file:
ALPHA_R_OP_STORE	include/coff/alpha.h	142;"	d
ALPHA_R_REFLONG	bfd/vms-alpha.c	88;"	d	file:
ALPHA_R_REFLONG	include/coff/alpha.h	130;"	d
ALPHA_R_REFQUAD	bfd/vms-alpha.c	77;"	d	file:
ALPHA_R_REFQUAD	include/coff/alpha.h	131;"	d
ALPHA_R_SREL16	bfd/vms-alpha.c	80;"	d	file:
ALPHA_R_SREL16	include/coff/alpha.h	138;"	d
ALPHA_R_SREL32	bfd/vms-alpha.c	81;"	d	file:
ALPHA_R_SREL32	include/coff/alpha.h	139;"	d
ALPHA_R_SREL64	bfd/vms-alpha.c	82;"	d	file:
ALPHA_R_SREL64	include/coff/alpha.h	140;"	d
ALPHA_S0_REGNUM	gdb/alpha-tdep.h	38;"	d
ALPHA_SP_REGNUM	gdb/alpha-tdep.h	45;"	d
ALPHA_T12_REGNUM	gdb/alpha-tdep.h	43;"	d
ALPHA_T7_REGNUM	gdb/alpha-tdep.h	37;"	d
ALPHA_T9_REGNUM	gdb/alpha-tdep.h	41;"	d
ALPHA_TDEP_H	gdb/alpha-tdep.h	20;"	d
ALPHA_UNIQUE_PTRACE_ADDR	gdb/alpha-linux-nat.c	33;"	d	file:
ALPHA_UNIQUE_REGNUM	gdb/alpha-tdep.h	51;"	d
ALPHA_V0_REGNUM	gdb/alpha-tdep.h	36;"	d
ALPHA_ZERO_REGNUM	gdb/alpha-tdep.h	46;"	d
ALPMAX	libiberty/testsuite/demangler-fuzzer.c	28;"	d	file:
ALPMIN	libiberty/testsuite/demangler-fuzzer.c	27;"	d	file:
ALTIVEC_SET_CR6	sim/ppc/altivec_expression.h	25;"	d
ALTIVEC_SET_SAT	sim/ppc/altivec_expression.h	44;"	d
ALT_COMMAND	readline/examples/rlfe/rlfe.c	98;"	d	file:
ALT_COMMAND_ARGS	readline/examples/rlfe/rlfe.c	101;"	d	file:
ALU1	opcodes/nds32-asm.h	278;"	d
ALU16_ADD	sim/common/sim-alu.h	567;"	d
ALU16_ADDC	sim/common/sim-alu.h	598;"	d
ALU16_ADDC_C	sim/common/sim-alu.h	637;"	d
ALU16_AND	sim/common/sim-alu.h	1002;"	d
ALU16_BEGIN	sim/common/sim-alu.h	465;"	d
ALU16_CARRY_BORROW_RESULT	sim/common/sim-alu.h	485;"	d
ALU16_HAD_CARRY_BORROW	sim/common/sim-alu.h	481;"	d
ALU16_HAD_OVERFLOW	sim/common/sim-alu.h	482;"	d
ALU16_NEG	sim/common/sim-alu.h	852;"	d
ALU16_NEGB	sim/common/sim-alu.h	922;"	d
ALU16_NEGC	sim/common/sim-alu.h	887;"	d
ALU16_NOT	sim/common/sim-alu.h	1026;"	d
ALU16_OR	sim/common/sim-alu.h	955;"	d
ALU16_OVERFLOW_RESULT	sim/common/sim-alu.h	486;"	d
ALU16_RESULT	sim/common/sim-alu.h	484;"	d
ALU16_SET	sim/common/sim-alu.h	469;"	d
ALU16_SET_CARRY_BORROW	sim/common/sim-alu.h	473;"	d
ALU16_SUB	sim/common/sim-alu.h	679;"	d
ALU16_SUBB	sim/common/sim-alu.h	774;"	d
ALU16_SUBB_B	sim/common/sim-alu.h	814;"	d
ALU16_SUBC	sim/common/sim-alu.h	709;"	d
ALU16_SUBC_X	sim/common/sim-alu.h	740;"	d
ALU16_XOR	sim/common/sim-alu.h	978;"	d
ALU2	opcodes/nds32-asm.h	279;"	d
ALU2op	include/opcode/bfin.h	/^} ALU2op;$/;"	t	typeref:struct:__anon1348
ALU2op_code_bits	include/opcode/bfin.h	785;"	d
ALU2op_code_mask	include/opcode/bfin.h	786;"	d
ALU2op_dst_bits	include/opcode/bfin.h	779;"	d
ALU2op_dst_mask	include/opcode/bfin.h	780;"	d
ALU2op_opc_bits	include/opcode/bfin.h	783;"	d
ALU2op_opc_mask	include/opcode/bfin.h	784;"	d
ALU2op_opcode	include/opcode/bfin.h	778;"	d
ALU2op_src_bits	include/opcode/bfin.h	781;"	d
ALU2op_src_mask	include/opcode/bfin.h	782;"	d
ALU32_ADD	sim/common/sim-alu.h	573;"	d
ALU32_ADDC	sim/common/sim-alu.h	605;"	d
ALU32_ADDC_C	sim/common/sim-alu.h	645;"	d
ALU32_AND	sim/common/sim-alu.h	1007;"	d
ALU32_BEGIN	sim/common/sim-alu.h	497;"	d
ALU32_CARRY_BORROW_RESULT	sim/common/sim-alu.h	513;"	d
ALU32_END	sim/mips/sim-main.h	135;"	d
ALU32_HAD_CARRY_BORROW	sim/common/sim-alu.h	509;"	d
ALU32_HAD_OVERFLOW	sim/common/sim-alu.h	510;"	d
ALU32_NEG	sim/common/sim-alu.h	859;"	d
ALU32_NEGB	sim/common/sim-alu.h	929;"	d
ALU32_NEGC	sim/common/sim-alu.h	894;"	d
ALU32_NOT	sim/common/sim-alu.h	1031;"	d
ALU32_OR	sim/common/sim-alu.h	960;"	d
ALU32_OVERFLOW_RESULT	sim/common/sim-alu.h	514;"	d
ALU32_RESULT	sim/common/sim-alu.h	512;"	d
ALU32_SET	sim/common/sim-alu.h	502;"	d
ALU32_SET_CARRY_BORROW	sim/common/sim-alu.h	507;"	d
ALU32_SUB	sim/common/sim-alu.h	685;"	d
ALU32_SUBB	sim/common/sim-alu.h	781;"	d
ALU32_SUBB_B	sim/common/sim-alu.h	823;"	d
ALU32_SUBC	sim/common/sim-alu.h	715;"	d
ALU32_SUBC_X	sim/common/sim-alu.h	747;"	d
ALU32_XOR	sim/common/sim-alu.h	983;"	d
ALU64_ADD	sim/common/sim-alu.h	579;"	d
ALU64_ADDC	sim/common/sim-alu.h	614;"	d
ALU64_ADDC_C	sim/common/sim-alu.h	656;"	d
ALU64_AND	sim/common/sim-alu.h	1014;"	d
ALU64_BEGIN	sim/common/sim-alu.h	523;"	d
ALU64_CARRY_BORROW_RESULT	sim/common/sim-alu.h	539;"	d
ALU64_END	sim/mips/sim-main.h	141;"	d
ALU64_HAD_CARRY_BORROW	sim/common/sim-alu.h	535;"	d
ALU64_HAD_OVERFLOW	sim/common/sim-alu.h	536;"	d
ALU64_NEG	sim/common/sim-alu.h	866;"	d
ALU64_NEGB	sim/common/sim-alu.h	936;"	d
ALU64_NEGC	sim/common/sim-alu.h	901;"	d
ALU64_NOT	sim/common/sim-alu.h	1038;"	d
ALU64_OR	sim/common/sim-alu.h	967;"	d
ALU64_OVERFLOW_RESULT	sim/common/sim-alu.h	540;"	d
ALU64_RESULT	sim/common/sim-alu.h	538;"	d
ALU64_SET	sim/common/sim-alu.h	528;"	d
ALU64_SET_CARRY_BORROW	sim/common/sim-alu.h	533;"	d
ALU64_SUB	sim/common/sim-alu.h	691;"	d
ALU64_SUBB	sim/common/sim-alu.h	790;"	d
ALU64_SUBB_B	sim/common/sim-alu.h	831;"	d
ALU64_SUBC	sim/common/sim-alu.h	721;"	d
ALU64_SUBC_X	sim/common/sim-alu.h	754;"	d
ALU64_XOR	sim/common/sim-alu.h	990;"	d
ALU8_ADD	sim/common/sim-alu.h	561;"	d
ALU8_ADDC	sim/common/sim-alu.h	591;"	d
ALU8_ADDC_C	sim/common/sim-alu.h	629;"	d
ALU8_BEGIN	sim/common/sim-alu.h	433;"	d
ALU8_CARRY_BORROW_RESULT	sim/common/sim-alu.h	453;"	d
ALU8_HAD_CARRY_BORROW	sim/common/sim-alu.h	449;"	d
ALU8_HAD_OVERFLOW	sim/common/sim-alu.h	450;"	d
ALU8_NEG	sim/common/sim-alu.h	845;"	d
ALU8_NEGB	sim/common/sim-alu.h	915;"	d
ALU8_NEGC	sim/common/sim-alu.h	880;"	d
ALU8_OR	sim/common/sim-alu.h	950;"	d
ALU8_OVERFLOW_RESULT	sim/common/sim-alu.h	454;"	d
ALU8_RESULT	sim/common/sim-alu.h	452;"	d
ALU8_SET	sim/common/sim-alu.h	437;"	d
ALU8_SET_CARRY_BORROW	sim/common/sim-alu.h	441;"	d
ALU8_SUB	sim/common/sim-alu.h	673;"	d
ALU8_SUBB	sim/common/sim-alu.h	767;"	d
ALU8_SUBB_B	sim/common/sim-alu.h	805;"	d
ALU8_SUBC	sim/common/sim-alu.h	703;"	d
ALU8_SUBC_X	sim/common/sim-alu.h	733;"	d
ALUOP	include/opcode/dlx.h	24;"	d
ALU_ADD	sim/common/sim-alu.h	585;"	d
ALU_ADD	sim/ppc/idecode_expression.h	133;"	d
ALU_ADD	sim/ppc/idecode_expression.h	148;"	d
ALU_ADDC	sim/common/sim-alu.h	623;"	d
ALU_ADDC_C	sim/common/sim-alu.h	667;"	d
ALU_ADD_CA	sim/ppc/idecode_expression.h	158;"	d
ALU_ADD_CA	sim/ppc/idecode_expression.h	165;"	d
ALU_AND	sim/common/sim-alu.h	1021;"	d
ALU_AND	sim/ppc/idecode_expression.h	227;"	d
ALU_BEGIN	sim/common/sim-alu.h	546;"	d
ALU_BEGIN	sim/ppc/idecode_expression.h	64;"	d
ALU_CARRY_RESULT	sim/common/sim-alu.h	555;"	d
ALU_END	sim/ppc/idecode_expression.h	74;"	d
ALU_HAD_CARRY	sim/common/sim-alu.h	551;"	d
ALU_HAD_OVERFLOW	sim/common/sim-alu.h	550;"	d
ALU_NEG	sim/common/sim-alu.h	873;"	d
ALU_NEGB	sim/common/sim-alu.h	943;"	d
ALU_NEGC	sim/common/sim-alu.h	908;"	d
ALU_NOT	sim/common/sim-alu.h	1045;"	d
ALU_NOT	sim/ppc/idecode_expression.h	237;"	d
ALU_NOT	sim/ppc/idecode_expression.h	244;"	d
ALU_OR	sim/common/sim-alu.h	974;"	d
ALU_OR	sim/ppc/idecode_expression.h	189;"	d
ALU_OVERFLOW_RESULT	sim/common/sim-alu.h	554;"	d
ALU_RESULT	sim/common/sim-alu.h	553;"	d
ALU_SET	sim/common/sim-alu.h	547;"	d
ALU_SET	sim/ppc/idecode_expression.h	116;"	d
ALU_SET	sim/ppc/idecode_expression.h	124;"	d
ALU_SET_CARRY	sim/common/sim-alu.h	548;"	d
ALU_SUB	sim/common/sim-alu.h	697;"	d
ALU_SUBB	sim/common/sim-alu.h	799;"	d
ALU_SUBB_B	sim/common/sim-alu.h	839;"	d
ALU_SUBC	sim/common/sim-alu.h	727;"	d
ALU_SUBC_X	sim/common/sim-alu.h	761;"	d
ALU_WRITE_PC	gdb/arm-tdep.h	/^  ALU_WRITE_PC,$/;"	e	enum:pc_write_style
ALU_XOR	sim/common/sim-alu.h	997;"	d
ALU_XOR	sim/ppc/idecode_expression.h	201;"	d
ALWAYS_EMIT_R2SAVE	bfd/elf64-ppc.c	10780;"	d	file:
ALWAYS_EXCLUSION	opcodes/loongarch-opc.c	/^const int ALWAYS_EXCLUSION = 1;$/;"	v
ALWAYS_USE_FAKE_DEP	bfd/elf64-ppc.c	10779;"	d	file:
AL_word	sim/common/sim-endian.h	277;"	d
AL_word	sim/common/sim-endian.h	281;"	d
ALr	opcodes/i386-dis.c	470;"	d	file:
AM0	opcodes/m10200-opc.c	54;"	d	file:
AM0	opcodes/m10300-opc.c	68;"	d	file:
AM1	opcodes/m10200-opc.c	58;"	d	file:
AM1	opcodes/m10300-opc.c	72;"	d	file:
AM2	opcodes/m10300-opc.c	76;"	d	file:
AM30	include/opcode/mn10300.h	165;"	d
AM33	include/opcode/mn10300.h	167;"	d
AM33_2	include/opcode/mn10300.h	168;"	d
AM33_MODE	gdb/mn10300-tdep.h	79;"	d
AM33_SIGCONTEXT_A0	gdb/mn10300-linux-tdep.c	582;"	d	file:
AM33_SIGCONTEXT_A1	gdb/mn10300-linux-tdep.c	583;"	d	file:
AM33_SIGCONTEXT_A2	gdb/mn10300-linux-tdep.c	584;"	d	file:
AM33_SIGCONTEXT_A3	gdb/mn10300-linux-tdep.c	585;"	d	file:
AM33_SIGCONTEXT_D0	gdb/mn10300-linux-tdep.c	578;"	d	file:
AM33_SIGCONTEXT_D1	gdb/mn10300-linux-tdep.c	579;"	d	file:
AM33_SIGCONTEXT_D2	gdb/mn10300-linux-tdep.c	580;"	d	file:
AM33_SIGCONTEXT_D3	gdb/mn10300-linux-tdep.c	581;"	d	file:
AM33_SIGCONTEXT_E0	gdb/mn10300-linux-tdep.c	586;"	d	file:
AM33_SIGCONTEXT_E1	gdb/mn10300-linux-tdep.c	587;"	d	file:
AM33_SIGCONTEXT_E2	gdb/mn10300-linux-tdep.c	588;"	d	file:
AM33_SIGCONTEXT_E3	gdb/mn10300-linux-tdep.c	589;"	d	file:
AM33_SIGCONTEXT_E4	gdb/mn10300-linux-tdep.c	590;"	d	file:
AM33_SIGCONTEXT_E5	gdb/mn10300-linux-tdep.c	591;"	d	file:
AM33_SIGCONTEXT_E6	gdb/mn10300-linux-tdep.c	592;"	d	file:
AM33_SIGCONTEXT_E7	gdb/mn10300-linux-tdep.c	593;"	d	file:
AM33_SIGCONTEXT_EPSW	gdb/mn10300-linux-tdep.c	602;"	d	file:
AM33_SIGCONTEXT_FPUCONTEXT	gdb/mn10300-linux-tdep.c	604;"	d	file:
AM33_SIGCONTEXT_LAR	gdb/mn10300-linux-tdep.c	594;"	d	file:
AM33_SIGCONTEXT_LIR	gdb/mn10300-linux-tdep.c	595;"	d	file:
AM33_SIGCONTEXT_MCRH	gdb/mn10300-linux-tdep.c	599;"	d	file:
AM33_SIGCONTEXT_MCRL	gdb/mn10300-linux-tdep.c	598;"	d	file:
AM33_SIGCONTEXT_MCVF	gdb/mn10300-linux-tdep.c	597;"	d	file:
AM33_SIGCONTEXT_MDR	gdb/mn10300-linux-tdep.c	596;"	d	file:
AM33_SIGCONTEXT_MDRQ	gdb/mn10300-linux-tdep.c	600;"	d	file:
AM33_SIGCONTEXT_PC	gdb/mn10300-linux-tdep.c	603;"	d	file:
AM33_SIGCONTEXT_SP	gdb/mn10300-linux-tdep.c	601;"	d	file:
AMBIGUOUS_MESS1	gdb/utils.c	2947;"	d	file:
AMBIGUOUS_MESS2	gdb/utils.c	2948;"	d	file:
AMD64	bfd/coff-x86_64.c	464;"	d	file:
AMD64	opcodes/i386-opc.h	/^  AMD64,$/;"	e	enum:__anon67
AMD64BADMAG	include/coff/x86_64.h	32;"	d
AMD64MAGIC	include/coff/x86_64.h	30;"	d
AMD64OBSD_UTHREAD_RSP_OFFSET	gdb/amd64-obsd-tdep.c	218;"	d	file:
AMD64_BND0R_REGNUM	gdb/amd64-tdep.h	/^  AMD64_BND0R_REGNUM = AMD64_YMM15H_REGNUM + 1,$/;"	e	enum:amd64_regnum
AMD64_BND3R_REGNUM	gdb/amd64-tdep.h	/^  AMD64_BND3R_REGNUM = AMD64_BND0R_REGNUM + 3,$/;"	e	enum:amd64_regnum
AMD64_BNDCFGU_REGNUM	gdb/amd64-tdep.h	/^  AMD64_BNDCFGU_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_BNDSTATUS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_BNDSTATUS_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_BSD_NAT_H	gdb/amd64-bsd-nat.h	21;"	d
AMD64_COMPLEX_X87	gdb/amd64-tdep.c	/^  AMD64_COMPLEX_X87,$/;"	e	enum:amd64_reg_class	file:
AMD64_CS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_CS_REGNUM,		\/* %cs *\/$/;"	e	enum:amd64_regnum
AMD64_DS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_DS_REGNUM,		\/* %ds *\/$/;"	e	enum:amd64_regnum
AMD64_EFLAGS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_EFLAGS_REGNUM,		\/* %eflags *\/$/;"	e	enum:amd64_regnum
AMD64_ES_REGNUM	gdb/amd64-tdep.h	/^  AMD64_ES_REGNUM,		\/* %es *\/$/;"	e	enum:amd64_regnum
AMD64_FCTRL_REGNUM	gdb/amd64-tdep.h	/^  AMD64_FCTRL_REGNUM = AMD64_ST0_REGNUM + 8,$/;"	e	enum:amd64_regnum
AMD64_FSBASE_REGNUM	gdb/amd64-tdep.h	/^  AMD64_FSBASE_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_FSTAT_REGNUM	gdb/amd64-tdep.h	/^  AMD64_FSTAT_REGNUM = AMD64_ST0_REGNUM + 9,$/;"	e	enum:amd64_regnum
AMD64_FS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_FS_REGNUM,		\/* %fs *\/$/;"	e	enum:amd64_regnum
AMD64_FTAG_REGNUM	gdb/amd64-tdep.h	/^  AMD64_FTAG_REGNUM = AMD64_ST0_REGNUM + 10,$/;"	e	enum:amd64_regnum
AMD64_GSBASE_REGNUM	gdb/amd64-tdep.h	/^  AMD64_GSBASE_REGNUM$/;"	e	enum:amd64_regnum
AMD64_GS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_GS_REGNUM,		\/* %gs *\/$/;"	e	enum:amd64_regnum
AMD64_INTEGER	gdb/amd64-tdep.c	/^  AMD64_INTEGER,$/;"	e	enum:amd64_reg_class	file:
AMD64_K0_REGNUM	gdb/amd64-tdep.h	/^  AMD64_K0_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_K7_REGNUM	gdb/amd64-tdep.h	/^  AMD64_K7_REGNUM = AMD64_K0_REGNUM + 7,$/;"	e	enum:amd64_regnum
AMD64_LINUX_NUM_REGS	gdb/amd64-linux-tdep.h	32;"	d
AMD64_LINUX_ORIG_RAX_REGNUM	gdb/amd64-linux-tdep.h	29;"	d
AMD64_LINUX_SIGINFO_H	gdb/nat/amd64-linux-siginfo.h	21;"	d
AMD64_LINUX_TDEP_H	gdb/amd64-linux-tdep.h	21;"	d
AMD64_LINUX_UCONTEXT_SIGCONTEXT_OFFSET	gdb/amd64-linux-tdep.c	197;"	d	file:
AMD64_LINUX_USER64_CS	gdb/x86-linux-nat.c	95;"	d	file:
AMD64_LINUX_X32_DS	gdb/x86-linux-nat.c	100;"	d	file:
AMD64_LINUX_frame_size	gdb/amd64-linux-tdep.c	1537;"	d	file:
AMD64_LINUX_redzone	gdb/amd64-linux-tdep.c	1535;"	d	file:
AMD64_LINUX_xstate	gdb/amd64-linux-tdep.c	1536;"	d	file:
AMD64_MEMORY	gdb/amd64-tdep.c	/^  AMD64_MEMORY$/;"	e	enum:amd64_reg_class	file:
AMD64_MXCSR_REGNUM	gdb/amd64-tdep.h	/^  AMD64_MXCSR_REGNUM = AMD64_XMM0_REGNUM + 16,$/;"	e	enum:amd64_regnum
AMD64_NAT_H	gdb/amd64-nat.h	21;"	d
AMD64_NO_CLASS	gdb/amd64-tdep.c	/^  AMD64_NO_CLASS,$/;"	e	enum:amd64_reg_class	file:
AMD64_NUM_GREGS	gdb/amd64-tdep.h	86;"	d
AMD64_NUM_LOWER_BYTE_REGS	gdb/amd64-tdep.c	309;"	d	file:
AMD64_NUM_REGS	gdb/amd64-tdep.h	88;"	d
AMD64_NUM_SAVED_REGS	gdb/amd64-tdep.c	1902;"	d	file:
AMD64_PKRU_REGNUM	gdb/amd64-tdep.h	/^  AMD64_PKRU_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_R10_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R10_REGNUM,		\/* %r10 *\/$/;"	e	enum:amd64_regnum
AMD64_R11_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R11_REGNUM,		\/* %r11 *\/$/;"	e	enum:amd64_regnum
AMD64_R12_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R12_REGNUM,		\/* %r12 *\/$/;"	e	enum:amd64_regnum
AMD64_R13_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R13_REGNUM,		\/* %r13 *\/$/;"	e	enum:amd64_regnum
AMD64_R14_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R14_REGNUM,		\/* %r14 *\/$/;"	e	enum:amd64_regnum
AMD64_R15_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R15_REGNUM,		\/* %r15 *\/$/;"	e	enum:amd64_regnum
AMD64_R8_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R8_REGNUM,		\/* %r8 *\/$/;"	e	enum:amd64_regnum
AMD64_R9_REGNUM	gdb/amd64-tdep.h	/^  AMD64_R9_REGNUM,		\/* %r9 *\/$/;"	e	enum:amd64_regnum
AMD64_RA	gdb/testsuite/gdb.base/jitreader.c	/^  AMD64_RA = 16,$/;"	e	enum:register_mapping	file:
AMD64_RAX_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RAX_REGNUM,		\/* %rax *\/$/;"	e	enum:amd64_regnum
AMD64_RBP	gdb/testsuite/gdb.base/jitreader.c	/^  AMD64_RBP = 6,$/;"	e	enum:register_mapping	file:
AMD64_RBP	gdb/testsuite/gdb.python/py-unwind.py	/^    AMD64_RBP = 6$/;"	v	class:TestUnwinder
AMD64_RBP_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RBP_REGNUM,		\/* %rbp *\/$/;"	e	enum:amd64_regnum
AMD64_RBX_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RBX_REGNUM,		\/* %rbx *\/$/;"	e	enum:amd64_regnum
AMD64_RCX_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RCX_REGNUM,		\/* %rcx *\/$/;"	e	enum:amd64_regnum
AMD64_RDI_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RDI_REGNUM,		\/* %rdi *\/$/;"	e	enum:amd64_regnum
AMD64_RDX_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RDX_REGNUM,		\/* %rdx *\/$/;"	e	enum:amd64_regnum
AMD64_RIP	gdb/testsuite/gdb.python/py-unwind.py	/^    AMD64_RIP = 16$/;"	v	class:TestUnwinder
AMD64_RIP_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RIP_REGNUM,		\/* %rip *\/$/;"	e	enum:amd64_regnum
AMD64_RIP_REGNUM	gdb/gdbserver/linux-amd64-ipa.c	130;"	d	file:
AMD64_RSI_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RSI_REGNUM,		\/* %rsi *\/$/;"	e	enum:amd64_regnum
AMD64_RSP	gdb/testsuite/gdb.base/jitreader.c	/^  AMD64_RSP = 7,$/;"	e	enum:register_mapping	file:
AMD64_RSP	gdb/testsuite/gdb.python/py-unwind.py	/^    AMD64_RSP = 7$/;"	v	class:TestUnwinder
AMD64_RSP_REGNUM	gdb/amd64-tdep.h	/^  AMD64_RSP_REGNUM,		\/* %rsp *\/$/;"	e	enum:amd64_regnum
AMD64_SSE	gdb/amd64-tdep.c	/^  AMD64_SSE,$/;"	e	enum:amd64_reg_class	file:
AMD64_SSEUP	gdb/amd64-tdep.c	/^  AMD64_SSEUP,$/;"	e	enum:amd64_reg_class	file:
AMD64_SS_REGNUM	gdb/amd64-tdep.h	/^  AMD64_SS_REGNUM,		\/* %ss *\/$/;"	e	enum:amd64_regnum
AMD64_ST0_REGNUM	gdb/amd64-tdep.h	/^  AMD64_ST0_REGNUM = 24,	\/* %st0 *\/$/;"	e	enum:amd64_regnum
AMD64_ST1_REGNUM	gdb/amd64-tdep.h	/^  AMD64_ST1_REGNUM,		\/* %st1 *\/$/;"	e	enum:amd64_regnum
AMD64_TDEP_H	gdb/amd64-tdep.h	22;"	d
AMD64_X87	gdb/amd64-tdep.c	/^  AMD64_X87,$/;"	e	enum:amd64_reg_class	file:
AMD64_X87UP	gdb/amd64-tdep.c	/^  AMD64_X87UP,$/;"	e	enum:amd64_reg_class	file:
AMD64_XMM0_REGNUM	gdb/amd64-tdep.h	/^  AMD64_XMM0_REGNUM = 40,	\/* %xmm0 *\/$/;"	e	enum:amd64_regnum
AMD64_XMM16_REGNUM	gdb/amd64-tdep.h	/^  AMD64_XMM16_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_XMM1_REGNUM	gdb/amd64-tdep.h	/^  AMD64_XMM1_REGNUM,		\/* %xmm1 *\/$/;"	e	enum:amd64_regnum
AMD64_XMM31_REGNUM	gdb/amd64-tdep.h	/^  AMD64_XMM31_REGNUM = AMD64_XMM16_REGNUM + 15,$/;"	e	enum:amd64_regnum
AMD64_YMM0H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_YMM0H_REGNUM,		\/* %ymm0h *\/$/;"	e	enum:amd64_regnum
AMD64_YMM15H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_YMM15H_REGNUM = AMD64_YMM0H_REGNUM + 15,$/;"	e	enum:amd64_regnum
AMD64_YMM16H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_YMM16H_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_YMM31H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_YMM31H_REGNUM = AMD64_YMM16H_REGNUM + 15,$/;"	e	enum:amd64_regnum
AMD64_ZMM0H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_ZMM0H_REGNUM,$/;"	e	enum:amd64_regnum
AMD64_ZMM31H_REGNUM	gdb/amd64-tdep.h	/^  AMD64_ZMM31H_REGNUM = AMD64_ZMM0H_REGNUM + 31,$/;"	e	enum:amd64_regnum
AM_DIRECT	opcodes/tic30-dis.c	52;"	d	file:
AM_IMM	opcodes/tic30-dis.c	54;"	d	file:
AM_INDIRECT	opcodes/tic30-dis.c	53;"	d	file:
AM_REGISTER	opcodes/tic30-dis.c	51;"	d	file:
AN	sim/testsuite/sim/bfin/b0.S	/^	AN = CC;$/;"	d
AN	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^AN &= CC;	\/\/$/;"	l
AN	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^AN = CC;	\/\/$/;"	d
AN	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^AN ^= CC;	\/\/$/;"	l
AN	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^AN |= CC;	\/\/$/;"	l
AN0	opcodes/m10200-opc.c	46;"	d	file:
AN0	opcodes/m10300-opc.c	56;"	d	file:
AN01	opcodes/m10200-opc.c	140;"	d	file:
AN01	opcodes/m10300-opc.c	194;"	d	file:
AN1	opcodes/m10200-opc.c	50;"	d	file:
AN1	opcodes/m10300-opc.c	60;"	d	file:
AN2	opcodes/m10300-opc.c	64;"	d	file:
ANAK	sim/bfin/dv-bfin_twi.h	27;"	d
ANCHORED_SEARCH	readline/histlib.h	72;"	d
AND	gdb/arch/aarch64-insn.h	/^  AND             = 0x0a000000,$/;"	e	enum:aarch64_opcodes
ANDBI	include/cgen/basic-ops.h	39;"	d
ANDBI	sim/common/cgen-ops.h	45;"	d
ANDB_LIKE	opcodes/arc-nps400-tbl.h	188;"	d
ANDDI	include/cgen/basic-ops.h	188;"	d
ANDDI	sim/common/cgen-ops.h	194;"	d
ANDDI	sim/common/cgen-utils.c	/^ANDDI (a, b)$/;"	f
ANDF	include/opcode/dlx.h	43;"	d
ANDHI	include/cgen/basic-ops.h	98;"	d
ANDHI	sim/common/cgen-ops.h	104;"	d
ANDIF	include/cgen/basic-ops.h	35;"	d
ANDIF	sim/common/cgen-ops.h	41;"	d
ANDIOP	include/opcode/dlx.h	90;"	d
ANDQI	include/cgen/basic-ops.h	68;"	d
ANDQI	sim/common/cgen-ops.h	74;"	d
ANDSI	include/cgen/basic-ops.h	128;"	d
ANDSI	sim/common/cgen-ops.h	134;"	d
ANNUL	include/opcode/sparc.h	318;"	d
ANOFFSET	gdb/symtab.h	1294;"	d
ANONYMOUS_NAMESPACE_PREFIX	libiberty/cp-demangle.c	217;"	d	file:
ANONYMOUS_NAMESPACE_PREFIX_LEN	libiberty/cp-demangle.c	218;"	d	file:
ANONYMOUS_STRUCT_NAME	gdb/c-varobj.c	27;"	d	file:
ANONYMOUS_UNION_NAME	gdb/c-varobj.c	28;"	d	file:
ANUM16	opcodes/d10v-opc.c	134;"	d	file:
ANUM8	opcodes/d10v-opc.c	136;"	d	file:
ANY	include/opcode/pyr.h	92;"	d
ANYOTHERKEY	readline/keymaps.h	53;"	d
ANYP	readline/rltty.c	264;"	d	file:
ANY_SYSCALL	gdb/gdbserver/server.h	122;"	d
AN_BIT	sim/bfin/bfin-sim.h	225;"	d
AOUTHDR	bfd/rs6000-core.c	52;"	d	file:
AOUTHDR	bfd/rs6000-core.c	54;"	d	file:
AOUTHDR	include/coff/alpha.h	/^} AOUTHDR;$/;"	t	typeref:struct:external_aouthdr
AOUTHDR	include/coff/external.h	/^AOUTHDR;$/;"	t	typeref:struct:external_aouthdr
AOUTHDR	include/coff/ia64.h	/^AOUTHDR;$/;"	t	typeref:struct:__anon1532
AOUTHDR	include/coff/mips.h	/^} AOUTHDR;$/;"	t	typeref:struct:external_aouthdr
AOUTHDR	include/coff/rs6000.h	/^AOUTHDR;$/;"	t	typeref:struct:__anon1506
AOUTHDR	include/coff/rs6k64.h	/^AOUTHDR;$/;"	t	typeref:struct:__anon1587
AOUTHDR	include/coff/ti.h	/^AOUTHDR;$/;"	t	typeref:struct:__anon1573
AOUTHDR64	include/coff/external.h	/^AOUTHDR64;$/;"	t	typeref:struct:external_aouthdr64
AOUTHDRSZ	include/coff/alpha.h	73;"	d
AOUTHDRSZ	include/coff/external.h	57;"	d
AOUTHDRSZ	include/coff/ia64.h	64;"	d
AOUTHDRSZ	include/coff/mips.h	56;"	d
AOUTHDRSZ	include/coff/rs6000.h	78;"	d
AOUTHDRSZ	include/coff/rs6k64.h	73;"	d
AOUTHDRSZ	include/coff/ti.h	160;"	d
AOUTHDRSZ64	include/coff/external.h	71;"	d
AOUTSZ	bfd/coff-ia64.c	44;"	d	file:
AOUTSZ	bfd/coff-ia64.c	45;"	d	file:
AOUTSZ	bfd/coff-x86_64.c	44;"	d	file:
AOUTSZ	bfd/coff-x86_64.c	45;"	d	file:
AOUTSZ	bfd/peXXigen.c	93;"	d	file:
AOUTSZ	bfd/peXXigen.c	94;"	d	file:
AOUTSZ	bfd/pei-x86_64.c	75;"	d	file:
AOUTSZ	bfd/pei-x86_64.c	76;"	d	file:
AOUTSZ	include/coff/alpha.h	72;"	d
AOUTSZ	include/coff/external.h	58;"	d
AOUTSZ	include/coff/ia64.h	63;"	d
AOUTSZ	include/coff/mips.h	55;"	d
AOUTSZ	include/coff/pe.h	274;"	d
AOUTSZ	include/coff/pe.h	275;"	d
AOUTSZ	include/coff/rs6000.h	76;"	d
AOUTSZ	include/coff/rs6k64.h	71;"	d
AOUTSZ	include/coff/ti.h	161;"	d
APCS_26_FLAG	bfd/coff-arm.c	36;"	d	file:
APCS_FLOAT_FLAG	bfd/coff-arm.c	39;"	d	file:
APCS_SET	bfd/coff-arm.c	45;"	d	file:
APMFrom	sim/testsuite/sim/bfin/viterbi2.s	/^APMFrom:$/;"	l
APMTo	sim/testsuite/sim/bfin/viterbi2.s	/^APMTo:$/;"	l
APPEND_BLANK	libiberty/cplus-dem.c	336;"	d	file:
APPEND_OP	zlib/examples/gzlog.c	273;"	d	file:
APPEND_STATUS_ADDINZIP	zlib/contrib/minizip/zip.h	114;"	d
APPEND_STATUS_CREATE	zlib/contrib/minizip/zip.h	112;"	d
APPEND_STATUS_CREATEAFTER	zlib/contrib/minizip/zip.h	113;"	d
APPEND_TO_LIST	gdb/gdbserver/mem-break.c	34;"	d	file:
APPLICATION_NAME	readline/examples/rlfe/rlfe.c	114;"	d	file:
APU	opcodes/ppc-opc.c	3388;"	d	file:
APUINFO_LABEL	include/elf/ppc.h	216;"	d
APUINFO_SECTION_NAME	include/elf/ppc.h	215;"	d
APUOP	include/opcode/spu.h	72;"	d
APUOP	include/opcode/spu.h	77;"	d
APUOP	opcodes/spu-opc.c	35;"	d	file:
APUOP	opcodes/spu-opc.c	40;"	d	file:
APUOPFB	include/opcode/spu.h	74;"	d
APUOPFB	include/opcode/spu.h	78;"	d
APUOPFB	opcodes/spu-opc.c	37;"	d	file:
APUOPFB	opcodes/spu-opc.c	41;"	d	file:
APU_MASK	opcodes/ppc-opc.c	3394;"	d	file:
APU_RA_MASK	opcodes/ppc-opc.c	3396;"	d	file:
APU_RT_MASK	opcodes/ppc-opc.c	3395;"	d	file:
AQ	sim/testsuite/sim/bfin/b0.S	/^	AQ = CC;$/;"	d
AQ	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^AQ &= CC;	\/\/$/;"	l
AQ	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^AQ = CC;	\/\/$/;"	d
AQ	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^AQ ^= CC;	\/\/$/;"	l
AQ	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^AQ |= CC;	\/\/$/;"	l
AQ_BIT	sim/bfin/bfin-sim.h	229;"	d
AR	zlib/contrib/delphi/zlibd32.mak	/^AR = tlib$/;"	m
AR	zlib/contrib/pascal/zlibd32.mak	/^AR = tlib$/;"	m
AR3	opcodes/ia64-opc.h	59;"	d
ARC	bfd/cpu-arc.c	29;"	d	file:
ARCDIS_H	opcodes/arc-dis.h	23;"	d
ARCH	zlib/nintendods/Makefile	/^ARCH	:=	-mthumb -mthumb-interwork$/;"	m
ARCH3264	gdb/rs6000-nat.c	66;"	d	file:
ARCH64	gdb/rs6000-nat.c	72;"	d	file:
ARCH64	gdb/rs6000-nat.c	74;"	d	file:
ARCHPY_REQUIRE_VALID	gdb/python/py-arch.c	35;"	d	file:
ARCH_AARCH64_H	gdb/arch/aarch64.h	21;"	d
ARCH_CRC_ARMV8	include/opcode/arm.h	236;"	d
ARCH_FRAME	gdb/frame.h	/^  ARCH_FRAME,$/;"	e	enum:frame_type
ARCH_GET_FS	gdb/gdbserver/linux-x86-low.c	92;"	d	file:
ARCH_GET_GS	gdb/gdbserver/linux-x86-low.c	93;"	d	file:
ARCH_LOONGARCH_INSN_H	gdb/arch/loongarch-insn.h	2;"	d
ARCH_PPC_LINUX_COMMON_H	gdb/arch/ppc-linux-common.h	21;"	d
ARCH_PPC_LINUX_TDESC_H	gdb/arch/ppc-linux-tdesc.h	21;"	d
ARCH_SET_FS	gdb/gdbserver/linux-x86-low.c	91;"	d	file:
ARCH_SET_GS	gdb/gdbserver/linux-x86-low.c	90;"	d	file:
ARCH_SIZE	bfd/aout-tic30.c	28;"	d	file:
ARCH_SIZE	bfd/aout32.c	22;"	d	file:
ARCH_SIZE	bfd/aout64.c	22;"	d	file:
ARCH_SIZE	bfd/elf-ifunc.c	25;"	d	file:
ARCH_SIZE	bfd/elf.c	41;"	d	file:
ARCH_SIZE	bfd/elf32-hppa.c	36;"	d	file:
ARCH_SIZE	bfd/elf32.c	21;"	d	file:
ARCH_SIZE	bfd/elf64-hppa.c	31;"	d	file:
ARCH_SIZE	bfd/elf64.c	21;"	d	file:
ARCH_SIZE	bfd/elflink.c	26;"	d	file:
ARCH_SIZE	bfd/elfnn-aarch64.c	149;"	d	file:
ARCH_SIZE	bfd/elfnn-ia64.c	33;"	d	file:
ARCH_SIZE	bfd/elfnn-loongarch.c	4;"	d	file:
ARCH_SIZE	bfd/elfnn-riscv.c	38;"	d	file:
ARCH_SIZE	bfd/host-aout.c	26;"	d	file:
ARCH_SIZE	bfd/pdp11.c	37;"	d	file:
ARCH_SIZE	bfd/stab-syms.c	25;"	d	file:
ARCH_TDESC_H	gdb/common/tdesc.h	19;"	d
ARCH_aarch64	opcodes/disassemble.c	27;"	d	file:
ARCH_alpha	opcodes/disassemble.c	28;"	d	file:
ARCH_arc	opcodes/disassemble.c	29;"	d	file:
ARCH_arm	opcodes/disassemble.c	30;"	d	file:
ARCH_avr	opcodes/disassemble.c	31;"	d	file:
ARCH_bfin	opcodes/disassemble.c	32;"	d	file:
ARCH_cr16	opcodes/disassemble.c	33;"	d	file:
ARCH_cris	opcodes/disassemble.c	34;"	d	file:
ARCH_crx	opcodes/disassemble.c	35;"	d	file:
ARCH_d10v	opcodes/disassemble.c	36;"	d	file:
ARCH_d30v	opcodes/disassemble.c	37;"	d	file:
ARCH_dlx	opcodes/disassemble.c	38;"	d	file:
ARCH_epiphany	opcodes/disassemble.c	39;"	d	file:
ARCH_fr30	opcodes/disassemble.c	40;"	d	file:
ARCH_frv	opcodes/disassemble.c	41;"	d	file:
ARCH_ft32	opcodes/disassemble.c	42;"	d	file:
ARCH_h8300	opcodes/disassemble.c	43;"	d	file:
ARCH_hppa	opcodes/disassemble.c	44;"	d	file:
ARCH_i386	opcodes/disassemble.c	45;"	d	file:
ARCH_ia64	opcodes/disassemble.c	46;"	d	file:
ARCH_ip2k	opcodes/disassemble.c	47;"	d	file:
ARCH_iq2000	opcodes/disassemble.c	48;"	d	file:
ARCH_lm32	opcodes/disassemble.c	49;"	d	file:
ARCH_loongarch	opcodes/disassemble.c	50;"	d	file:
ARCH_m32c	opcodes/disassemble.c	51;"	d	file:
ARCH_m32r	opcodes/disassemble.c	52;"	d	file:
ARCH_m68hc11	opcodes/disassemble.c	53;"	d	file:
ARCH_m68hc12	opcodes/disassemble.c	54;"	d	file:
ARCH_m68k	opcodes/disassemble.c	55;"	d	file:
ARCH_mcore	opcodes/disassemble.c	56;"	d	file:
ARCH_mep	opcodes/disassemble.c	57;"	d	file:
ARCH_metag	opcodes/disassemble.c	58;"	d	file:
ARCH_microblaze	opcodes/disassemble.c	59;"	d	file:
ARCH_mips	opcodes/disassemble.c	60;"	d	file:
ARCH_mmix	opcodes/disassemble.c	61;"	d	file:
ARCH_mn10200	opcodes/disassemble.c	62;"	d	file:
ARCH_mn10300	opcodes/disassemble.c	63;"	d	file:
ARCH_moxie	opcodes/disassemble.c	64;"	d	file:
ARCH_msp430	opcodes/disassemble.c	66;"	d	file:
ARCH_mt	opcodes/disassemble.c	65;"	d	file:
ARCH_nds32	opcodes/disassemble.c	67;"	d	file:
ARCH_nfp	opcodes/disassemble.c	68;"	d	file:
ARCH_nios2	opcodes/disassemble.c	69;"	d	file:
ARCH_ns32k	opcodes/disassemble.c	70;"	d	file:
ARCH_or1k	opcodes/disassemble.c	71;"	d	file:
ARCH_pdp11	opcodes/disassemble.c	72;"	d	file:
ARCH_pj	opcodes/disassemble.c	73;"	d	file:
ARCH_powerpc	opcodes/disassemble.c	74;"	d	file:
ARCH_pru	opcodes/disassemble.c	75;"	d	file:
ARCH_riscv	opcodes/disassemble.c	76;"	d	file:
ARCH_rl78	opcodes/disassemble.c	78;"	d	file:
ARCH_rs6000	opcodes/disassemble.c	77;"	d	file:
ARCH_rx	opcodes/disassemble.c	79;"	d	file:
ARCH_s390	opcodes/disassemble.c	80;"	d	file:
ARCH_score	opcodes/disassemble.c	81;"	d	file:
ARCH_sh	opcodes/disassemble.c	82;"	d	file:
ARCH_sparc	opcodes/disassemble.c	83;"	d	file:
ARCH_spu	opcodes/disassemble.c	84;"	d	file:
ARCH_tic30	opcodes/disassemble.c	85;"	d	file:
ARCH_tic4x	opcodes/disassemble.c	86;"	d	file:
ARCH_tic54x	opcodes/disassemble.c	87;"	d	file:
ARCH_tic6x	opcodes/disassemble.c	88;"	d	file:
ARCH_tic80	opcodes/disassemble.c	89;"	d	file:
ARCH_tilegx	opcodes/disassemble.c	90;"	d	file:
ARCH_tilepro	opcodes/disassemble.c	91;"	d	file:
ARCH_v850	opcodes/disassemble.c	92;"	d	file:
ARCH_vax	opcodes/disassemble.c	93;"	d	file:
ARCH_visium	opcodes/disassemble.c	94;"	d	file:
ARCH_wasm32	opcodes/disassemble.c	95;"	d	file:
ARCH_xc16x	opcodes/disassemble.c	97;"	d	file:
ARCH_xgate	opcodes/disassemble.c	98;"	d	file:
ARCH_xstormy16	opcodes/disassemble.c	96;"	d	file:
ARCH_xtensa	opcodes/disassemble.c	99;"	d	file:
ARCH_z80	opcodes/disassemble.c	100;"	d	file:
ARCH_z8k	opcodes/disassemble.c	101;"	d	file:
ARC_BLINK_REGNUM	gdb/arc-tdep.h	/^    ARC_BLINK_REGNUM,$/;"	e	enum:arc_regnum
ARC_CC_AL	opcodes/arc-dis.h	/^  ARC_CC_AL = 0x0,$/;"	e	enum:arc_condition_code
ARC_CC_C	opcodes/arc-dis.h	/^  ARC_CC_C = ARC_CC_CS,$/;"	e	enum:arc_condition_code
ARC_CC_CC	opcodes/arc-dis.h	/^  ARC_CC_CC = 0x6,$/;"	e	enum:arc_condition_code
ARC_CC_CS	opcodes/arc-dis.h	/^  ARC_CC_CS = 0x5,$/;"	e	enum:arc_condition_code
ARC_CC_EQ	opcodes/arc-dis.h	/^  ARC_CC_EQ = 0x1,$/;"	e	enum:arc_condition_code
ARC_CC_GE	opcodes/arc-dis.h	/^  ARC_CC_GE = 0xA,$/;"	e	enum:arc_condition_code
ARC_CC_GT	opcodes/arc-dis.h	/^  ARC_CC_GT = 0x9,$/;"	e	enum:arc_condition_code
ARC_CC_HI	opcodes/arc-dis.h	/^  ARC_CC_HI = 0xD,$/;"	e	enum:arc_condition_code
ARC_CC_HS	opcodes/arc-dis.h	/^  ARC_CC_HS = ARC_CC_CC,$/;"	e	enum:arc_condition_code
ARC_CC_LE	opcodes/arc-dis.h	/^  ARC_CC_LE = 0xC,$/;"	e	enum:arc_condition_code
ARC_CC_LO	opcodes/arc-dis.h	/^  ARC_CC_LO = ARC_CC_CS,$/;"	e	enum:arc_condition_code
ARC_CC_LS	opcodes/arc-dis.h	/^  ARC_CC_LS = 0xE,$/;"	e	enum:arc_condition_code
ARC_CC_LT	opcodes/arc-dis.h	/^  ARC_CC_LT = 0xB,$/;"	e	enum:arc_condition_code
ARC_CC_MI	opcodes/arc-dis.h	/^  ARC_CC_MI = 0x4,$/;"	e	enum:arc_condition_code
ARC_CC_N	opcodes/arc-dis.h	/^  ARC_CC_N = ARC_CC_MI,$/;"	e	enum:arc_condition_code
ARC_CC_NC	opcodes/arc-dis.h	/^  ARC_CC_NC = ARC_CC_CC,$/;"	e	enum:arc_condition_code
ARC_CC_NE	opcodes/arc-dis.h	/^  ARC_CC_NE = 0x2,$/;"	e	enum:arc_condition_code
ARC_CC_NV	opcodes/arc-dis.h	/^  ARC_CC_NV = ARC_CC_VC,$/;"	e	enum:arc_condition_code
ARC_CC_NZ	opcodes/arc-dis.h	/^  ARC_CC_NZ = ARC_CC_NE,$/;"	e	enum:arc_condition_code
ARC_CC_P	opcodes/arc-dis.h	/^  ARC_CC_P = ARC_CC_PL,$/;"	e	enum:arc_condition_code
ARC_CC_PL	opcodes/arc-dis.h	/^  ARC_CC_PL = 0x3,$/;"	e	enum:arc_condition_code
ARC_CC_PNZ	opcodes/arc-dis.h	/^  ARC_CC_PNZ = 0xF,$/;"	e	enum:arc_condition_code
ARC_CC_RA	opcodes/arc-dis.h	/^  ARC_CC_RA = ARC_CC_AL,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF0	opcodes/arc-dis.h	/^  ARC_CC_UNDEF0 = 0x10,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF1	opcodes/arc-dis.h	/^  ARC_CC_UNDEF1 = 0x11,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF2	opcodes/arc-dis.h	/^  ARC_CC_UNDEF2 = 0x12,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF3	opcodes/arc-dis.h	/^  ARC_CC_UNDEF3 = 0x13,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF4	opcodes/arc-dis.h	/^  ARC_CC_UNDEF4 = 0x14,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF5	opcodes/arc-dis.h	/^  ARC_CC_UNDEF5 = 0x15,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF6	opcodes/arc-dis.h	/^  ARC_CC_UNDEF6 = 0x16,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF7	opcodes/arc-dis.h	/^  ARC_CC_UNDEF7 = 0x17,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF8	opcodes/arc-dis.h	/^  ARC_CC_UNDEF8 = 0x18,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEF9	opcodes/arc-dis.h	/^  ARC_CC_UNDEF9 = 0x19,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFA	opcodes/arc-dis.h	/^  ARC_CC_UNDEFA = 0x1A,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFB	opcodes/arc-dis.h	/^  ARC_CC_UNDEFB = 0x1B,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFC	opcodes/arc-dis.h	/^  ARC_CC_UNDEFC = 0x1C,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFD	opcodes/arc-dis.h	/^  ARC_CC_UNDEFD = 0x1D,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFE	opcodes/arc-dis.h	/^  ARC_CC_UNDEFE = 0x1E,$/;"	e	enum:arc_condition_code
ARC_CC_UNDEFF	opcodes/arc-dis.h	/^  ARC_CC_UNDEFF = 0x1F$/;"	e	enum:arc_condition_code
ARC_CC_V	opcodes/arc-dis.h	/^  ARC_CC_V = ARC_CC_VS,$/;"	e	enum:arc_condition_code
ARC_CC_VC	opcodes/arc-dis.h	/^  ARC_CC_VC = 0x8,$/;"	e	enum:arc_condition_code
ARC_CC_VS	opcodes/arc-dis.h	/^  ARC_CC_VS = 0x7,$/;"	e	enum:arc_condition_code
ARC_CC_Z	opcodes/arc-dis.h	/^  ARC_CC_Z = ARC_CC_EQ,$/;"	e	enum:arc_condition_code
ARC_CPU_TYPE_A6xx	opcodes/arc-dis.c	785;"	d	file:
ARC_CPU_TYPE_A7xx	opcodes/arc-dis.c	787;"	d	file:
ARC_CPU_TYPE_AV2EM	opcodes/arc-dis.c	789;"	d	file:
ARC_CPU_TYPE_AV2HS	opcodes/arc-dis.c	791;"	d	file:
ARC_CPU_TYPE_NONE	opcodes/arc-dis.c	793;"	d	file:
ARC_DEBUG	bfd/elf32-arc.c	46;"	d	file:
ARC_DEBUG	bfd/elf32-arc.c	48;"	d	file:
ARC_ELF_DATA	bfd/elf-bfd.h	/^  ARC_ELF_DATA,$/;"	e	enum:elf_target_id
ARC_EXTENSIONS_H	opcodes/arc-ext.h	40;"	d
ARC_FIRST_ARG_REGNUM	gdb/arc-tdep.h	/^    ARC_FIRST_ARG_REGNUM = ARC_R0_REGNUM,$/;"	e	enum:arc_regnum
ARC_FIRST_AUX_REGNUM	gdb/arc-tdep.h	/^    ARC_FIRST_AUX_REGNUM = ARC_PC_REGNUM,$/;"	e	enum:arc_regnum
ARC_FIRST_CALLEE_SAVED_REGNUM	gdb/arc-tdep.h	/^    ARC_FIRST_CALLEE_SAVED_REGNUM = ARC_R13_REGNUM,$/;"	e	enum:arc_regnum
ARC_FIRST_CORE_REGNUM	gdb/arc-tdep.h	/^    ARC_FIRST_CORE_REGNUM = ARC_R0_REGNUM,$/;"	e	enum:arc_regnum
ARC_FP_REGNUM	gdb/arc-tdep.h	/^    ARC_FP_REGNUM,$/;"	e	enum:arc_regnum
ARC_GOT_H	bfd/arc-got.h	23;"	d
ARC_GP_REGNUM	gdb/arc-tdep.h	/^    ARC_GP_REGNUM,$/;"	e	enum:arc_regnum
ARC_ILINK_REGNUM	gdb/arc-tdep.h	/^    ARC_ILINK_REGNUM,$/;"	e	enum:arc_regnum
ARC_LAST_ARG_REGNUM	gdb/arc-tdep.h	/^    ARC_LAST_ARG_REGNUM = ARC_R7_REGNUM,$/;"	e	enum:arc_regnum
ARC_LAST_AUX_REGNUM	gdb/arc-tdep.h	/^    ARC_LAST_AUX_REGNUM = ARC_STATUS32_REGNUM,$/;"	e	enum:arc_regnum
ARC_LAST_CALLEE_SAVED_REGNUM	gdb/arc-tdep.h	/^    ARC_LAST_CALLEE_SAVED_REGNUM = ARC_R25_REGNUM,$/;"	e	enum:arc_regnum
ARC_LAST_CORE_REGNUM	gdb/arc-tdep.h	/^    ARC_LAST_CORE_REGNUM = ARC_PCL_REGNUM,$/;"	e	enum:arc_regnum
ARC_LAST_REGNUM	gdb/arc-tdep.h	/^    ARC_LAST_REGNUM = ARC_STATUS32_REGNUM,$/;"	e	enum:arc_regnum
ARC_LIMM_REGNUM	gdb/arc-tdep.h	/^    ARC_LIMM_REGNUM,$/;"	e	enum:arc_regnum
ARC_LP_COUNT_REGNUM	gdb/arc-tdep.h	/^    ARC_LP_COUNT_REGNUM = 60,$/;"	e	enum:arc_regnum
ARC_NPS400_ADDRTYPE_BD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_BD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CBD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CBD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CJID	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CJID,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CLBD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CLBD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CM	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CM,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CSD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CSD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CXA	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CXA,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_CXD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_CXD$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_JID	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_JID,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_LBD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_LBD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_MBD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_MBD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_SD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_SD,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_SM	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_SM,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_XA	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_XA,$/;"	e	enum:__anon1258
ARC_NPS400_ADDRTYPE_XD	include/opcode/arc.h	/^  ARC_NPS400_ADDRTYPE_XD,$/;"	e	enum:__anon1258
ARC_NUM_ADDRTYPES	include/opcode/arc.h	664;"	d
ARC_OP1_IMM_IMPLIED	include/opcode/arc.h	552;"	d
ARC_OP1_MUST_BE_IMM	include/opcode/arc.h	551;"	d
ARC_OPCODE_ARC600	include/opcode/arc.h	194;"	d
ARC_OPCODE_ARC700	include/opcode/arc.h	195;"	d
ARC_OPCODE_ARCALL	include/opcode/arc.h	200;"	d
ARC_OPCODE_ARCFPX	include/opcode/arc.h	202;"	d
ARC_OPCODE_ARCMPY6E	include/opcode/arc.h	204;"	d
ARC_OPCODE_ARCV2	include/opcode/arc.h	203;"	d
ARC_OPCODE_ARCv2EM	include/opcode/arc.h	196;"	d
ARC_OPCODE_ARCv2HS	include/opcode/arc.h	197;"	d
ARC_OPCODE_NONE	include/opcode/arc.h	193;"	d
ARC_OPERAND_ADDRTYPE	include/opcode/arc.h	319;"	d
ARC_OPERAND_ALIGNED16	include/opcode/arc.h	303;"	d
ARC_OPERAND_ALIGNED32	include/opcode/arc.h	306;"	d
ARC_OPERAND_BRAKET	include/opcode/arc.h	316;"	d
ARC_OPERAND_COLON	include/opcode/arc.h	322;"	d
ARC_OPERAND_DUPLICATE	include/opcode/arc.h	293;"	d
ARC_OPERAND_FAKE	include/opcode/arc.h	277;"	d
ARC_OPERAND_IGNORE	include/opcode/arc.h	310;"	d
ARC_OPERAND_IR	include/opcode/arc.h	280;"	d
ARC_OPERAND_IS_FAKE	include/opcode/arc.h	332;"	d
ARC_OPERAND_KIND_LIMM	opcodes/arc-dis.h	/^  ARC_OPERAND_KIND_LIMM$/;"	e	enum:arc_operand_kind
ARC_OPERAND_KIND_REG	opcodes/arc-dis.h	/^  ARC_OPERAND_KIND_REG,$/;"	e	enum:arc_operand_kind
ARC_OPERAND_KIND_SHIMM	opcodes/arc-dis.h	/^  ARC_OPERAND_KIND_SHIMM,$/;"	e	enum:arc_operand_kind
ARC_OPERAND_KIND_UNKNOWN	opcodes/arc-dis.h	/^  ARC_OPERAND_KIND_UNKNOWN = 0,$/;"	e	enum:arc_operand_kind
ARC_OPERAND_LIMM	include/opcode/arc.h	290;"	d
ARC_OPERAND_NCHK	include/opcode/arc.h	313;"	d
ARC_OPERAND_PCREL	include/opcode/arc.h	296;"	d
ARC_OPERAND_SIGNED	include/opcode/arc.h	283;"	d
ARC_OPERAND_TRUNCATE	include/opcode/arc.h	300;"	d
ARC_OPERAND_TYPECHECK_MASK	include/opcode/arc.h	325;"	d
ARC_OPERAND_UNSIGNED	include/opcode/arc.h	287;"	d
ARC_PCL_REGNUM	gdb/arc-tdep.h	/^    ARC_PCL_REGNUM,$/;"	e	enum:arc_regnum
ARC_PC_REGNUM	gdb/arc-tdep.h	/^    ARC_PC_REGNUM,$/;"	e	enum:arc_regnum
ARC_PLT_H	bfd/arc-plt.h	23;"	d
ARC_R0_REGNUM	gdb/arc-tdep.h	/^    ARC_R0_REGNUM = 0,$/;"	e	enum:arc_regnum
ARC_R13_REGNUM	gdb/arc-tdep.h	/^    ARC_R13_REGNUM = 13,$/;"	e	enum:arc_regnum
ARC_R16_REGNUM	gdb/arc-tdep.h	/^    ARC_R16_REGNUM = 16,$/;"	e	enum:arc_regnum
ARC_R1_REGNUM	gdb/arc-tdep.h	/^    ARC_R1_REGNUM = 1,$/;"	e	enum:arc_regnum
ARC_R25_REGNUM	gdb/arc-tdep.h	/^    ARC_R25_REGNUM = 25,$/;"	e	enum:arc_regnum
ARC_R30_REGNUM	gdb/arc-tdep.h	/^    ARC_R30_REGNUM,$/;"	e	enum:arc_regnum
ARC_R4_REGNUM	gdb/arc-tdep.h	/^    ARC_R4_REGNUM = 4,$/;"	e	enum:arc_regnum
ARC_R7_REGNUM	gdb/arc-tdep.h	/^    ARC_R7_REGNUM = 7,$/;"	e	enum:arc_regnum
ARC_R9_REGNUM	gdb/arc-tdep.h	/^    ARC_R9_REGNUM = 9,$/;"	e	enum:arc_regnum
ARC_REGISTER_NOSHORT_CUT	include/opcode/arc.h	560;"	d
ARC_REGISTER_READONLY	include/opcode/arc.h	558;"	d
ARC_REGISTER_SIZE	gdb/arc-tdep.h	90;"	d
ARC_REGISTER_WRITEONLY	include/opcode/arc.h	559;"	d
ARC_RELOC_HOWTO	bfd/elf32-arc.c	102;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	1262;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	1385;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	213;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	222;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	224;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	249;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	254;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	267;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	270;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	278;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	363;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	377;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	381;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	401;"	d	file:
ARC_RELOC_HOWTO	bfd/elf32-arc.c	84;"	d	file:
ARC_RELOC_HOWTO	include/elf/arc.h	31;"	d
ARC_RELOC_HOWTO	include/elf/arc.h	38;"	d
ARC_RESERVED_REGNUM	gdb/arc-tdep.h	/^    ARC_RESERVED_REGNUM,$/;"	e	enum:arc_regnum
ARC_SCALING_B	opcodes/arc-dis.h	/^  ARC_SCALING_B = 1,$/;"	e	enum:arc_ldst_data_size
ARC_SCALING_D	opcodes/arc-dis.h	/^  ARC_SCALING_D = 8,$/;"	e	enum:arc_ldst_data_size
ARC_SCALING_H	opcodes/arc-dis.h	/^  ARC_SCALING_H = 2,$/;"	e	enum:arc_ldst_data_size
ARC_SCALING_NONE	opcodes/arc-dis.h	/^  ARC_SCALING_NONE = 4,$/;"	e	enum:arc_ldst_data_size
ARC_SP_REGNUM	gdb/arc-tdep.h	/^    ARC_SP_REGNUM,$/;"	e	enum:arc_regnum
ARC_STATUS32_REGNUM	gdb/arc-tdep.h	/^    ARC_STATUS32_REGNUM,$/;"	e	enum:arc_regnum
ARC_SUFFIX_COND	include/opcode/arc.h	555;"	d
ARC_SUFFIX_FLAG	include/opcode/arc.h	556;"	d
ARC_SUFFIX_NONE	include/opcode/arc.h	554;"	d
ARC_SYNTAX_1OP	include/opcode/arc.h	547;"	d
ARC_SYNTAX_2OP	include/opcode/arc.h	546;"	d
ARC_SYNTAX_3OP	include/opcode/arc.h	545;"	d
ARC_SYNTAX_MASK	include/opcode/arc.h	549;"	d
ARC_SYNTAX_NOP	include/opcode/arc.h	548;"	d
ARC_TDEP_H	gdb/arc-tdep.h	22;"	d
ARC_WRITEBACK_A	opcodes/arc-dis.h	/^  ARC_WRITEBACK_A = ARC_WRITEBACK_AW,$/;"	e	enum:arc_ldst_writeback_mode
ARC_WRITEBACK_AB	opcodes/arc-dis.h	/^  ARC_WRITEBACK_AB = 2,$/;"	e	enum:arc_ldst_writeback_mode
ARC_WRITEBACK_AS	opcodes/arc-dis.h	/^  ARC_WRITEBACK_AS = 3,$/;"	e	enum:arc_ldst_writeback_mode
ARC_WRITEBACK_AW	opcodes/arc-dis.h	/^  ARC_WRITEBACK_AW = 1,$/;"	e	enum:arc_ldst_writeback_mode
ARC_WRITEBACK_NO	opcodes/arc-dis.h	/^  ARC_WRITEBACK_NO = 0,$/;"	e	enum:arc_ldst_writeback_mode
AREGTYPE	zlib/contrib/untgz/untgz.c	43;"	d	file:
ARF	include/opcode/tic54x.h	98;"	d
ARFMAG	include/aout/ar.h	33;"	d
ARFZMAG	bfd/coff-alpha.c	2005;"	d	file:
ARG0_REGNUM	gdb/sh-tdep.h	/^    ARG0_REGNUM = 4,$/;"	e	enum:__anon1841
ARG1_REGNUM	gdb/cris-tdep.c	/^  ARG1_REGNUM = 10,$/;"	e	enum:cris_regnums	file:
ARG1_REGNUM	gdb/m32r-tdep.h	/^  ARG1_REGNUM = R0_REGNUM,$/;"	e	enum:m32r_regnum
ARG1_REGNUM	gdb/moxie-tdep.h	/^  ARG1_REGNUM = R0_REGNUM,$/;"	e	enum:moxie_regnum
ARG2_REGNUM	gdb/cris-tdep.c	/^  ARG2_REGNUM = 11,$/;"	e	enum:cris_regnums	file:
ARG3_REGNUM	gdb/cris-tdep.c	/^  ARG3_REGNUM = 12,$/;"	e	enum:cris_regnums	file:
ARG4_REGNUM	gdb/cris-tdep.c	/^  ARG4_REGNUM = 13,$/;"	e	enum:cris_regnums	file:
ARGBUF	sim/common/cgen-defs.h	/^typedef struct argbuf ARGBUF;$/;"	t	typeref:struct:argbuf
ARGBUF_ADDR	sim/common/cgen-defs.h	35;"	d
ARGBUF_IDESC	sim/common/cgen-defs.h	36;"	d
ARGBUF_PROFILE_P	sim/common/cgen-defs.h	38;"	d
ARGBUF_TRACE_P	sim/common/cgen-defs.h	37;"	d
ARGLAST_REGNUM	gdb/sh-tdep.h	/^    ARGLAST_REGNUM = 7,$/;"	e	enum:__anon1841
ARGN_REGNUM	gdb/m32r-tdep.h	/^  ARGN_REGNUM = R3_REGNUM,$/;"	e	enum:m32r_regnum
ARGN_REGNUM	gdb/moxie-tdep.h	/^  ARGN_REGNUM = R1_REGNUM,$/;"	e	enum:moxie_regnum
ARGS_NUM_REGS	gdb/xtensa-tdep.c	82;"	d	file:
ARGV0	libiberty/testsuite/test-expandargv.c	73;"	d	file:
ARG_1ST	gdb/xtensa-tdep.c	101;"	d	file:
ARG_32BIT_RALIMMLIMM	opcodes/arc-ext-tbl.h	47;"	d
ARG_32BIT_RALIMMRC	opcodes/arc-ext-tbl.h	37;"	d
ARG_32BIT_RALIMMU6	opcodes/arc-ext-tbl.h	43;"	d
ARG_32BIT_RARBLIMM	opcodes/arc-ext-tbl.h	38;"	d
ARG_32BIT_RARBRC	opcodes/arc-ext-tbl.h	30;"	d
ARG_32BIT_RARBU6	opcodes/arc-ext-tbl.h	33;"	d
ARG_32BIT_RBLIMM	opcodes/arc-ext-tbl.h	54;"	d
ARG_32BIT_RBRBLIMM	opcodes/arc-ext-tbl.h	42;"	d
ARG_32BIT_RBRBRC	opcodes/arc-ext-tbl.h	32;"	d
ARG_32BIT_RBRBS12	opcodes/arc-ext-tbl.h	36;"	d
ARG_32BIT_RBRBU6	opcodes/arc-ext-tbl.h	35;"	d
ARG_32BIT_RBRC	opcodes/arc-ext-tbl.h	50;"	d
ARG_32BIT_RBU6	opcodes/arc-ext-tbl.h	52;"	d
ARG_32BIT_ZALIMM	opcodes/arc-ext-tbl.h	55;"	d
ARG_32BIT_ZALIMMLIMM	opcodes/arc-ext-tbl.h	48;"	d
ARG_32BIT_ZALIMMRC	opcodes/arc-ext-tbl.h	39;"	d
ARG_32BIT_ZALIMMS12	opcodes/arc-ext-tbl.h	46;"	d
ARG_32BIT_ZALIMMU6	opcodes/arc-ext-tbl.h	44;"	d
ARG_32BIT_ZARBLIMM	opcodes/arc-ext-tbl.h	40;"	d
ARG_32BIT_ZARBRC	opcodes/arc-ext-tbl.h	31;"	d
ARG_32BIT_ZARBU6	opcodes/arc-ext-tbl.h	34;"	d
ARG_32BIT_ZARC	opcodes/arc-ext-tbl.h	51;"	d
ARG_32BIT_ZAU6	opcodes/arc-ext-tbl.h	53;"	d
ARG_BRA	opcodes/alpha-opc.c	409;"	d	file:
ARG_DISP12	opcodes/z8k-opc.h	44;"	d
ARG_DISP16	opcodes/z8k-opc.h	40;"	d
ARG_DISP8	opcodes/z8k-opc.h	46;"	d
ARG_DST	opcodes/z8k-opc.h	25;"	d
ARG_EV4HWMEM	opcodes/alpha-opc.c	420;"	d	file:
ARG_EV4HWMPR	opcodes/alpha-opc.c	421;"	d	file:
ARG_EV5HWMEM	opcodes/alpha-opc.c	422;"	d	file:
ARG_EV6HWMEM	opcodes/alpha-opc.c	423;"	d	file:
ARG_FBRA	opcodes/alpha-opc.c	410;"	d	file:
ARG_FMEM	opcodes/alpha-opc.c	414;"	d	file:
ARG_FP	opcodes/alpha-opc.c	411;"	d	file:
ARG_FPZ1	opcodes/alpha-opc.c	412;"	d	file:
ARG_HASH	sim/common/sim-options.c	426;"	d	file:
ARG_HASH_SIZE	sim/common/sim-options.c	425;"	d	file:
ARG_IMM16	opcodes/z8k-opc.h	34;"	d
ARG_IMM1OR2	opcodes/z8k-opc.h	43;"	d
ARG_IMM2	opcodes/z8k-opc.h	42;"	d
ARG_IMM32	opcodes/z8k-opc.h	35;"	d
ARG_IMM4	opcodes/z8k-opc.h	32;"	d
ARG_IMM4M1	opcodes/z8k-opc.h	47;"	d
ARG_IMM8	opcodes/z8k-opc.h	33;"	d
ARG_IMMN	opcodes/z8k-opc.h	36;"	d
ARG_IMMNMINUS1	opcodes/z8k-opc.h	37;"	d
ARG_IMM_1	opcodes/z8k-opc.h	38;"	d
ARG_IMM_2	opcodes/z8k-opc.h	39;"	d
ARG_LEN	include/opcode/ns32k.h	486;"	d
ARG_MACRO	gdb/testsuite/gdb.compile/compile.c	19;"	d	file:
ARG_MASK	opcodes/z8k-opc.h	23;"	d
ARG_MEM	opcodes/alpha-opc.c	413;"	d	file:
ARG_NIM4	opcodes/z8k-opc.h	45;"	d
ARG_NIM8	opcodes/z8k-opc.h	41;"	d
ARG_NOF	gdb/xtensa-tdep.c	98;"	d	file:
ARG_NONE	opcodes/alpha-opc.c	408;"	d	file:
ARG_NONE	opcodes/arc-ext-tbl.h	29;"	d
ARG_OPR	opcodes/alpha-opc.c	415;"	d	file:
ARG_OPRL	opcodes/alpha-opc.c	416;"	d	file:
ARG_OPRLZ1	opcodes/alpha-opc.c	418;"	d	file:
ARG_OPRZ1	opcodes/alpha-opc.c	417;"	d	file:
ARG_PCD	opcodes/alpha-opc.c	419;"	d	file:
ARG_PREFIX	libiberty/regex.c	615;"	d	file:
ARG_PREFIX	libiberty/regex.c	625;"	d	file:
ARG_PREFIX	libiberty/regex.c	8202;"	d	file:
ARG_RA	opcodes/z8k-opc.h	28;"	d
ARG_RB	opcodes/z8k-opc.h	29;"	d
ARG_RD	opcodes/z8k-opc.h	27;"	d
ARG_RR	opcodes/z8k-opc.h	30;"	d
ARG_RS	opcodes/z8k-opc.h	26;"	d
ARG_RX	opcodes/z8k-opc.h	31;"	d
ARG_SRC	opcodes/z8k-opc.h	24;"	d
ARG_UNUSED	include/ansidecl.h	157;"	d
ARG_UNUSED	include/ansidecl.h	159;"	d
ARITH	include/opcode/arc.h	/^  ARITH,$/;"	e	enum:__anon1255
ARITH1_BYTE_INST	opcodes/cr16-opc.c	38;"	d	file:
ARITH_BYTE_INS	include/opcode/cr16.h	163;"	d
ARITH_BYTE_INS	include/opcode/crx.h	159;"	d
ARITH_BYTE_INST	opcodes/cr16-opc.c	29;"	d	file:
ARITH_BYTE_INST	opcodes/crx-opc.c	31;"	d	file:
ARITH_BYTE_INST1	opcodes/cr16-opc.c	79;"	d	file:
ARITH_BYTE_INST2	opcodes/cr16-opc.c	87;"	d	file:
ARITH_INS	include/opcode/cr16.h	160;"	d
ARITH_INS	include/opcode/crx.h	156;"	d
ARITH_INST	opcodes/crx-opc.c	64;"	d	file:
ARITH_INST20	opcodes/cr16-opc.c	106;"	d	file:
ARITH_INST32	opcodes/cr16-opc.c	111;"	d	file:
ARITH_INST32RP	opcodes/cr16-opc.c	116;"	d	file:
ARITH_INST_D	opcodes/cr16-opc.c	97;"	d	file:
ARM	bfd/coff-arm.c	882;"	d	file:
ARM26BITMODE	sim/arm/armdefs.h	230;"	d
ARM2THUMB_GLUE_ENTRY_NAME	bfd/coff-arm.c	88;"	d	file:
ARM2THUMB_GLUE_ENTRY_NAME	bfd/elf32-arm.c	2246;"	d	file:
ARM2THUMB_GLUE_SECTION_NAME	bfd/coff-arm.c	87;"	d	file:
ARM2THUMB_GLUE_SECTION_NAME	bfd/elf32-arm.c	2245;"	d	file:
ARM2THUMB_GLUE_SIZE	bfd/coff-arm.c	1085;"	d	file:
ARM2THUMB_PIC_GLUE_SIZE	bfd/elf32-arm.c	7121;"	d	file:
ARM2THUMB_STATIC_GLUE_SIZE	bfd/elf32-arm.c	7112;"	d	file:
ARM2THUMB_V5_STATIC_GLUE_SIZE	bfd/elf32-arm.c	7117;"	d	file:
ARM32BITMODE	sim/arm/armdefs.h	229;"	d
ARMAG	include/aout/ar.h	30;"	d
ARMAGT	include/aout/ar.h	31;"	d
ARMAP_BIG_ENDIAN	bfd/ecoff.c	2826;"	d	file:
ARMAP_END	bfd/ecoff.c	2835;"	d	file:
ARMAP_END_INDEX	bfd/ecoff.c	2834;"	d	file:
ARMAP_HASH_MAGIC	bfd/ecoff.c	2838;"	d	file:
ARMAP_HEADER_ENDIAN_INDEX	bfd/ecoff.c	2831;"	d	file:
ARMAP_HEADER_MARKER_INDEX	bfd/ecoff.c	2830;"	d	file:
ARMAP_LITTLE_ENDIAN	bfd/ecoff.c	2827;"	d	file:
ARMAP_MARKER	bfd/ecoff.c	2828;"	d	file:
ARMAP_OBJECT_ENDIAN_INDEX	bfd/ecoff.c	2833;"	d	file:
ARMAP_OBJECT_MARKER_INDEX	bfd/ecoff.c	2832;"	d	file:
ARMAP_START_LENGTH	bfd/ecoff.c	2829;"	d	file:
ARMAP_TIME_OFFSET	include/aout/ar.h	41;"	d
ARMAddrExceptnV	sim/arm/armdefs.h	199;"	d
ARMBADMAG	include/coff/arm.h	80;"	d
ARMBADMAG	include/coff/arm.h	86;"	d
ARMBADMAG	include/coff/arm.h	87;"	d
ARMBSD_SIZEOF_FPREGS	gdb/arm-bsd-tdep.c	33;"	d	file:
ARMBSD_SIZEOF_GREGS	gdb/arm-bsd-tdep.c	30;"	d	file:
ARMDataAbortV	sim/arm/armdefs.h	198;"	d
ARMErrorV	sim/arm/armdefs.h	202;"	d
ARMFIQV	sim/arm/armdefs.h	201;"	d
ARMIRQV	sim/arm/armdefs.h	200;"	d
ARMMAGIC	include/coff/arm.h	78;"	d
ARMMODE	sim/arm/armdefs.h	231;"	d
ARMPEMAGIC	include/coff/arm.h	82;"	d
ARMPrefetchAbortV	sim/arm/armdefs.h	197;"	d
ARMResetV	sim/arm/armdefs.h	194;"	d
ARMSWIV	sim/arm/armdefs.h	196;"	d
ARMUndefinedInstrV	sim/arm/armdefs.h	195;"	d
ARMV7PEMAGIC	include/coff/arm.h	84;"	d
ARMV8_2	opcodes/aarch64-tbl.h	2175;"	d
ARMV8_3	opcodes/aarch64-tbl.h	2177;"	d
ARMV8_4	opcodes/aarch64-tbl.h	2183;"	d
ARM_16	bfd/coff-arm.c	184;"	d	file:
ARM_26	bfd/coff-arm.c	176;"	d	file:
ARM_26	bfd/coff-arm.c	186;"	d	file:
ARM_26D	bfd/coff-arm.c	173;"	d	file:
ARM_26D	bfd/coff-arm.c	190;"	d	file:
ARM_32	bfd/coff-arm.c	174;"	d	file:
ARM_32	bfd/coff-arm.c	185;"	d	file:
ARM_8	bfd/coff-arm.c	183;"	d	file:
ARM_A1_REGNUM	gdb/arch/arm.h	/^  ARM_A1_REGNUM = 0,		\/* first integer-like argument *\/$/;"	e	enum:gdb_regnum
ARM_A4_REGNUM	gdb/arch/arm.h	/^  ARM_A4_REGNUM = 3,		\/* last integer-like argument *\/$/;"	e	enum:gdb_regnum
ARM_ABI_AAPCS	gdb/arm-tdep.h	/^  ARM_ABI_AAPCS,$/;"	e	enum:arm_abi_kind
ARM_ABI_APCS	gdb/arm-tdep.h	/^  ARM_ABI_APCS,$/;"	e	enum:arm_abi_kind
ARM_ABI_AUTO	gdb/arm-tdep.h	/^  ARM_ABI_AUTO,$/;"	e	enum:arm_abi_kind
ARM_ABI_LAST	gdb/arm-tdep.h	/^  ARM_ABI_LAST$/;"	e	enum:arm_abi_kind
ARM_AEXT2_V8A	include/opcode/arm.h	157;"	d
ARM_AEXT2_V8AR	include/opcode/arm.h	156;"	d
ARM_AEXT2_V8M	include/opcode/arm.h	165;"	d
ARM_AEXT2_V8M_MAIN	include/opcode/arm.h	166;"	d
ARM_AEXT2_V8M_MAIN_DSP	include/opcode/arm.h	167;"	d
ARM_AEXT2_V8R	include/opcode/arm.h	169;"	d
ARM_AEXT2_V8_1A	include/opcode/arm.h	158;"	d
ARM_AEXT2_V8_2A	include/opcode/arm.h	159;"	d
ARM_AEXT2_V8_3A	include/opcode/arm.h	160;"	d
ARM_AEXT2_V8_4A	include/opcode/arm.h	161;"	d
ARM_AEXT_NOTM	include/opcode/arm.h	139;"	d
ARM_AEXT_V1	include/opcode/arm.h	106;"	d
ARM_AEXT_V2	include/opcode/arm.h	107;"	d
ARM_AEXT_V2S	include/opcode/arm.h	108;"	d
ARM_AEXT_V3	include/opcode/arm.h	109;"	d
ARM_AEXT_V3M	include/opcode/arm.h	110;"	d
ARM_AEXT_V4	include/opcode/arm.h	112;"	d
ARM_AEXT_V4T	include/opcode/arm.h	114;"	d
ARM_AEXT_V4TxM	include/opcode/arm.h	113;"	d
ARM_AEXT_V4xM	include/opcode/arm.h	111;"	d
ARM_AEXT_V5	include/opcode/arm.h	116;"	d
ARM_AEXT_V5T	include/opcode/arm.h	119;"	d
ARM_AEXT_V5TE	include/opcode/arm.h	122;"	d
ARM_AEXT_V5TEJ	include/opcode/arm.h	123;"	d
ARM_AEXT_V5TExP	include/opcode/arm.h	121;"	d
ARM_AEXT_V5TxM	include/opcode/arm.h	117;"	d
ARM_AEXT_V5xM	include/opcode/arm.h	115;"	d
ARM_AEXT_V6	include/opcode/arm.h	124;"	d
ARM_AEXT_V6K	include/opcode/arm.h	125;"	d
ARM_AEXT_V6KT2	include/opcode/arm.h	131;"	d
ARM_AEXT_V6KZ	include/opcode/arm.h	127;"	d
ARM_AEXT_V6KZT2	include/opcode/arm.h	133;"	d
ARM_AEXT_V6M	include/opcode/arm.h	144;"	d
ARM_AEXT_V6M_ONLY	include/opcode/arm.h	142;"	d
ARM_AEXT_V6SM	include/opcode/arm.h	146;"	d
ARM_AEXT_V6T2	include/opcode/arm.h	128;"	d
ARM_AEXT_V6Z	include/opcode/arm.h	126;"	d
ARM_AEXT_V6ZT2	include/opcode/arm.h	132;"	d
ARM_AEXT_V7	include/opcode/arm.h	150;"	d
ARM_AEXT_V7A	include/opcode/arm.h	135;"	d
ARM_AEXT_V7EM	include/opcode/arm.h	151;"	d
ARM_AEXT_V7M	include/opcode/arm.h	147;"	d
ARM_AEXT_V7R	include/opcode/arm.h	138;"	d
ARM_AEXT_V7VE	include/opcode/arm.h	136;"	d
ARM_AEXT_V7_ARM	include/opcode/arm.h	134;"	d
ARM_AEXT_V8A	include/opcode/arm.h	153;"	d
ARM_AEXT_V8M_BASE	include/opcode/arm.h	162;"	d
ARM_AEXT_V8M_MAIN	include/opcode/arm.h	163;"	d
ARM_AEXT_V8M_MAIN_DSP	include/opcode/arm.h	164;"	d
ARM_AEXT_V8R	include/opcode/arm.h	168;"	d
ARM_ANY	include/opcode/arm.h	306;"	d
ARM_AP_REGNUM	gdb/arch/arm.h	/^  ARM_AP_REGNUM = 11,$/;"	e	enum:gdb_regnum
ARM_ARCH_IWMMXT	include/opcode/arm.h	173;"	d
ARM_ARCH_IWMMXT2	include/opcode/arm.h	175;"	d
ARM_ARCH_NONE	include/opcode/arm.h	304;"	d
ARM_ARCH_THUMB2	include/opcode/arm.h	312;"	d
ARM_ARCH_V1	include/opcode/arm.h	252;"	d
ARM_ARCH_V2	include/opcode/arm.h	253;"	d
ARM_ARCH_V2S	include/opcode/arm.h	254;"	d
ARM_ARCH_V3	include/opcode/arm.h	255;"	d
ARM_ARCH_V3M	include/opcode/arm.h	256;"	d
ARM_ARCH_V4	include/opcode/arm.h	258;"	d
ARM_ARCH_V4T	include/opcode/arm.h	260;"	d
ARM_ARCH_V4TxM	include/opcode/arm.h	259;"	d
ARM_ARCH_V4xM	include/opcode/arm.h	257;"	d
ARM_ARCH_V5	include/opcode/arm.h	262;"	d
ARM_ARCH_V5T	include/opcode/arm.h	264;"	d
ARM_ARCH_V5TE	include/opcode/arm.h	266;"	d
ARM_ARCH_V5TEJ	include/opcode/arm.h	267;"	d
ARM_ARCH_V5TExP	include/opcode/arm.h	265;"	d
ARM_ARCH_V5TxM	include/opcode/arm.h	263;"	d
ARM_ARCH_V5xM	include/opcode/arm.h	261;"	d
ARM_ARCH_V6	include/opcode/arm.h	268;"	d
ARM_ARCH_V6K	include/opcode/arm.h	269;"	d
ARM_ARCH_V6KT2	include/opcode/arm.h	273;"	d
ARM_ARCH_V6KZ	include/opcode/arm.h	271;"	d
ARM_ARCH_V6KZT2	include/opcode/arm.h	275;"	d
ARM_ARCH_V6M	include/opcode/arm.h	276;"	d
ARM_ARCH_V6M_ONLY	include/opcode/arm.h	325;"	d
ARM_ARCH_V6SM	include/opcode/arm.h	277;"	d
ARM_ARCH_V6T2	include/opcode/arm.h	272;"	d
ARM_ARCH_V6Z	include/opcode/arm.h	270;"	d
ARM_ARCH_V6ZT2	include/opcode/arm.h	274;"	d
ARM_ARCH_V7	include/opcode/arm.h	278;"	d
ARM_ARCH_V7A	include/opcode/arm.h	279;"	d
ARM_ARCH_V7A_MP_SEC	include/opcode/arm.h	319;"	d
ARM_ARCH_V7A_SEC	include/opcode/arm.h	316;"	d
ARM_ARCH_V7EM	include/opcode/arm.h	283;"	d
ARM_ARCH_V7M	include/opcode/arm.h	282;"	d
ARM_ARCH_V7R	include/opcode/arm.h	281;"	d
ARM_ARCH_V7R_IDIV	include/opcode/arm.h	322;"	d
ARM_ARCH_V7VE	include/opcode/arm.h	280;"	d
ARM_ARCH_V8A	include/opcode/arm.h	284;"	d
ARM_ARCH_V8A_CRC	include/opcode/arm.h	285;"	d
ARM_ARCH_V8A_CRYPTOV1	include/opcode/arm.h	333;"	d
ARM_ARCH_V8A_FP	include/opcode/arm.h	327;"	d
ARM_ARCH_V8A_SIMD	include/opcode/arm.h	330;"	d
ARM_ARCH_V8M_BASE	include/opcode/arm.h	296;"	d
ARM_ARCH_V8M_MAIN	include/opcode/arm.h	297;"	d
ARM_ARCH_V8M_MAIN_DSP	include/opcode/arm.h	299;"	d
ARM_ARCH_V8R	include/opcode/arm.h	301;"	d
ARM_ARCH_V8_1A	include/opcode/arm.h	287;"	d
ARM_ARCH_V8_1A_CRYPTOV1	include/opcode/arm.h	343;"	d
ARM_ARCH_V8_1A_FP	include/opcode/arm.h	337;"	d
ARM_ARCH_V8_1A_SIMD	include/opcode/arm.h	340;"	d
ARM_ARCH_V8_2A	include/opcode/arm.h	289;"	d
ARM_ARCH_V8_3A	include/opcode/arm.h	291;"	d
ARM_ARCH_V8_4A	include/opcode/arm.h	293;"	d
ARM_ARCH_XSCALE	include/opcode/arm.h	172;"	d
ARM_BE_BREAKPOINT	gdb/arm-tdep.c	7762;"	d	file:
ARM_BP_KIND_ARM	gdb/arch/arm.h	/^   ARM_BP_KIND_ARM = 4,$/;"	e	enum:arm_breakpoint_kinds
ARM_BP_KIND_THUMB	gdb/arch/arm.h	/^   ARM_BP_KIND_THUMB = 2,$/;"	e	enum:arm_breakpoint_kinds
ARM_BP_KIND_THUMB2	gdb/arch/arm.h	/^   ARM_BP_KIND_THUMB2 = 3,$/;"	e	enum:arm_breakpoint_kinds
ARM_BX_GLUE_ENTRY_NAME	bfd/elf32-arm.c	2255;"	d	file:
ARM_BX_GLUE_SECTION_NAME	bfd/elf32-arm.c	2254;"	d	file:
ARM_BX_VENEER_SIZE	bfd/elf32-arm.c	7151;"	d	file:
ARM_CEXT_IWMMXT	include/opcode/arm.h	75;"	d
ARM_CEXT_IWMMXT2	include/opcode/arm.h	76;"	d
ARM_CEXT_MAVERICK	include/opcode/arm.h	74;"	d
ARM_CEXT_XSCALE	include/opcode/arm.h	73;"	d
ARM_CLEAR_FEATURE	include/opcode/arm.h	383;"	d
ARM_CPSR_GREGNUM	gdb/arch/arm-linux.h	24;"	d
ARM_CPU_HAS_FEATURE	include/opcode/arm.h	359;"	d
ARM_CPU_IS_ANY	include/opcode/arm.h	370;"	d
ARM_D0_REGNUM	gdb/arch/arm.h	/^  ARM_D0_REGNUM,		\/* VFP double-precision registers.  *\/$/;"	e	enum:gdb_regnum
ARM_D31_REGNUM	gdb/arch/arm.h	/^  ARM_D31_REGNUM = ARM_D0_REGNUM + 31,$/;"	e	enum:gdb_regnum
ARM_DEMANGLING	include/demangle.h	117;"	d
ARM_DEMANGLING_STYLE_STRING	include/demangle.h	102;"	d
ARM_DISP16	bfd/coff-arm.c	188;"	d	file:
ARM_DISP32	bfd/coff-arm.c	189;"	d	file:
ARM_DISP8	bfd/coff-arm.c	187;"	d	file:
ARM_Debug_Prop	sim/arm/armdefs.h	171;"	d
ARM_EABI_SYSCALL	gdb/arm-linux-tdep.c	246;"	d	file:
ARM_ELF_ABI_VERSION	bfd/elf32-arm.c	62;"	d	file:
ARM_ELF_DATA	bfd/elf-bfd.h	/^  ARM_ELF_DATA,$/;"	e	enum:elf_target_id
ARM_ELF_OS_ABI_VERSION	bfd/elf32-arm.c	63;"	d	file:
ARM_EXT2_ATOMICS	include/opcode/arm.h	62;"	d
ARM_EXT2_FP16_FML	include/opcode/arm.h	70;"	d
ARM_EXT2_FP16_INST	include/opcode/arm.h	64;"	d
ARM_EXT2_PAN	include/opcode/arm.h	59;"	d
ARM_EXT2_RAS	include/opcode/arm.h	66;"	d
ARM_EXT2_V6T2_V8M	include/opcode/arm.h	63;"	d
ARM_EXT2_V8A	include/opcode/arm.h	68;"	d
ARM_EXT2_V8M	include/opcode/arm.h	61;"	d
ARM_EXT2_V8M_MAIN	include/opcode/arm.h	65;"	d
ARM_EXT2_V8_2A	include/opcode/arm.h	60;"	d
ARM_EXT2_V8_3A	include/opcode/arm.h	67;"	d
ARM_EXT2_V8_4A	include/opcode/arm.h	69;"	d
ARM_EXT_ADIV	include/opcode/arm.h	55;"	d
ARM_EXT_BARRIER	include/opcode/arm.h	48;"	d
ARM_EXT_DIV	include/opcode/arm.h	38;"	d
ARM_EXT_MP	include/opcode/arm.h	52;"	d
ARM_EXT_OS	include/opcode/arm.h	54;"	d
ARM_EXT_SEC	include/opcode/arm.h	53;"	d
ARM_EXT_THUMB_MSR	include/opcode/arm.h	49;"	d
ARM_EXT_V1	include/opcode/arm.h	22;"	d
ARM_EXT_V2	include/opcode/arm.h	23;"	d
ARM_EXT_V2S	include/opcode/arm.h	24;"	d
ARM_EXT_V3	include/opcode/arm.h	25;"	d
ARM_EXT_V3M	include/opcode/arm.h	26;"	d
ARM_EXT_V4	include/opcode/arm.h	27;"	d
ARM_EXT_V4T	include/opcode/arm.h	28;"	d
ARM_EXT_V5	include/opcode/arm.h	29;"	d
ARM_EXT_V5E	include/opcode/arm.h	32;"	d
ARM_EXT_V5E_NOTM	include/opcode/arm.h	41;"	d
ARM_EXT_V5ExP	include/opcode/arm.h	31;"	d
ARM_EXT_V5J	include/opcode/arm.h	33;"	d
ARM_EXT_V5T	include/opcode/arm.h	30;"	d
ARM_EXT_V6	include/opcode/arm.h	34;"	d
ARM_EXT_V6K	include/opcode/arm.h	35;"	d
ARM_EXT_V6M	include/opcode/arm.h	47;"	d
ARM_EXT_V6T2	include/opcode/arm.h	37;"	d
ARM_EXT_V6_DSP	include/opcode/arm.h	50;"	d
ARM_EXT_V6_NOTM	include/opcode/arm.h	42;"	d
ARM_EXT_V7	include/opcode/arm.h	43;"	d
ARM_EXT_V7A	include/opcode/arm.h	44;"	d
ARM_EXT_V7M	include/opcode/arm.h	46;"	d
ARM_EXT_V7R	include/opcode/arm.h	45;"	d
ARM_EXT_V8	include/opcode/arm.h	36;"	d
ARM_EXT_VIRT	include/opcode/arm.h	57;"	d
ARM_F0_REGNUM	gdb/arch/arm.h	/^  ARM_F0_REGNUM = 16,		\/* first floating point register *\/$/;"	e	enum:gdb_regnum
ARM_F3_REGNUM	gdb/arch/arm.h	/^  ARM_F3_REGNUM = 19,		\/* last floating point argument register *\/$/;"	e	enum:gdb_regnum
ARM_F7_REGNUM	gdb/arch/arm.h	/^  ARM_F7_REGNUM = 23, 		\/* last floating point register *\/$/;"	e	enum:gdb_regnum
ARM_FBSD_SIZEOF_GREGSET	gdb/arm-fbsd-tdep.h	24;"	d
ARM_FBSD_SIZEOF_VFPREGSET	gdb/arm-fbsd-tdep.h	28;"	d
ARM_FEATURE	include/opcode/arm.h	408;"	d
ARM_FEATURE_ALL	include/opcode/arm.h	308;"	d
ARM_FEATURE_COPROC	include/opcode/arm.h	407;"	d
ARM_FEATURE_CORE	include/opcode/arm.h	404;"	d
ARM_FEATURE_CORE_EQUAL	include/opcode/arm.h	400;"	d
ARM_FEATURE_CORE_HIGH	include/opcode/arm.h	406;"	d
ARM_FEATURE_CORE_LOW	include/opcode/arm.h	405;"	d
ARM_FEATURE_EQUAL	include/opcode/arm.h	392;"	d
ARM_FEATURE_LOW	include/opcode/arm.h	403;"	d
ARM_FEATURE_ZERO	include/opcode/arm.h	397;"	d
ARM_FLOAT_AUTO	gdb/arm-tdep.h	/^  ARM_FLOAT_AUTO,	\/* Automatic detection.  Do not set in tdep.  *\/$/;"	e	enum:arm_float_model
ARM_FLOAT_FPA	gdb/arm-tdep.h	/^  ARM_FLOAT_FPA,	\/* FPA co-processor.  GCC calling convention.  *\/$/;"	e	enum:arm_float_model
ARM_FLOAT_LAST	gdb/arm-tdep.h	/^  ARM_FLOAT_LAST	\/* Keep at end.  *\/$/;"	e	enum:arm_float_model
ARM_FLOAT_SOFT_FPA	gdb/arm-tdep.h	/^  ARM_FLOAT_SOFT_FPA,	\/* Traditional soft-float (mixed-endian on LE ARM).  *\/$/;"	e	enum:arm_float_model
ARM_FLOAT_SOFT_VFP	gdb/arm-tdep.h	/^  ARM_FLOAT_SOFT_VFP,	\/* Soft-float with pure-endian doubles.  *\/$/;"	e	enum:arm_float_model
ARM_FLOAT_VFP	gdb/arm-tdep.h	/^  ARM_FLOAT_VFP,	\/* Full VFP calling convention.  *\/$/;"	e	enum:arm_float_model
ARM_FPSCR_REGNUM	gdb/arch/arm.h	/^  ARM_FPSCR_REGNUM,$/;"	e	enum:gdb_regnum
ARM_FPS_REGNUM	gdb/arch/arm.h	/^  ARM_FPS_REGNUM = 24,		\/* floating point status register *\/$/;"	e	enum:gdb_regnum
ARM_FP_REGNUM	gdb/arch/arm.h	/^  ARM_FP_REGNUM = 11,		\/* Frame register in ARM code, if used.  *\/$/;"	e	enum:gdb_regnum
ARM_FSET_CPU_SUBSET	include/opcode/arm.h	365;"	d
ARM_Fix26_Prop	sim/arm/armdefs.h	169;"	d
ARM_GET_NEXT_PCS_H	gdb/arch/arm-get-next-pcs.h	21;"	d
ARM_GET_SYM_BRANCH_TYPE	include/elf/arm.h	378;"	d
ARM_GET_SYM_CMSE_SPCL	include/elf/arm.h	397;"	d
ARM_GLUE_SECTION_FLAGS	bfd/elf32-arm.c	7620;"	d	file:
ARM_H	gdb/arch/arm.h	20;"	d
ARM_INSN	bfd/elf32-arm.c	2521;"	d	file:
ARM_INSN_SIZE_BYTES	gdb/arm-tdep.c	9673;"	d	file:
ARM_IP_REGNUM	gdb/arch/arm.h	/^  ARM_IP_REGNUM = 12,$/;"	e	enum:gdb_regnum
ARM_Isync_Prop	sim/arm/armdefs.h	172;"	d
ARM_LAST_ARG_REGNUM	gdb/arch/arm.h	/^  ARM_LAST_ARG_REGNUM = ARM_A4_REGNUM,$/;"	e	enum:gdb_regnum
ARM_LAST_FP_ARG_REGNUM	gdb/arch/arm.h	/^  ARM_LAST_FP_ARG_REGNUM = ARM_F3_REGNUM$/;"	e	enum:gdb_regnum
ARM_LDR_PC_SP_12	gdb/arm-linux-tdep.c	258;"	d	file:
ARM_LDR_PC_SP_4	gdb/arm-linux-tdep.c	259;"	d	file:
ARM_LE_BREAKPOINT	gdb/arm-tdep.c	7761;"	d	file:
ARM_LINUX_H	gdb/arch/arm-linux.h	21;"	d
ARM_LINUX_JB_ELEMENT_SIZE	gdb/arm-linux-tdep.c	106;"	d	file:
ARM_LINUX_JB_PC_EABI	gdb/arm-linux-tdep.c	108;"	d	file:
ARM_LINUX_JB_PC_FPA	gdb/arm-linux-tdep.c	107;"	d	file:
ARM_LINUX_RT_SIGRETURN_INSTR	gdb/arm-linux-tdep.c	238;"	d	file:
ARM_LINUX_SIGRETURN_INSTR	gdb/arm-linux-tdep.c	237;"	d	file:
ARM_LINUX_SIZEOF_GREGSET	gdb/arm-linux-tdep.c	474;"	d	file:
ARM_LINUX_SIZEOF_NWFPE	gdb/arm-linux-tdep.h	23;"	d
ARM_LINUX_SIZEOF_VFP	gdb/arm-linux-tdep.c	656;"	d	file:
ARM_LR_REGNUM	gdb/arch/arm.h	/^  ARM_LR_REGNUM = 14,		\/* address to return to from a function call *\/$/;"	e	enum:gdb_regnum
ARM_Lock_Prop	sim/arm/armdefs.h	173;"	d
ARM_MAP_ARM	bfd/elf32-arm.c	/^  ARM_MAP_ARM,$/;"	e	enum:map_symbol_type	file:
ARM_MAP_DATA	bfd/elf32-arm.c	/^  ARM_MAP_DATA$/;"	e	enum:map_symbol_type	file:
ARM_MAP_THUMB	bfd/elf32-arm.c	/^  ARM_MAP_THUMB,$/;"	e	enum:map_symbol_type	file:
ARM_MAX_BWD_BRANCH_OFFSET	bfd/elf32-arm.c	2497;"	d	file:
ARM_MAX_FWD_BRANCH_OFFSET	bfd/elf32-arm.c	2496;"	d	file:
ARM_MCONTEXT_REG_SIZE	gdb/arm-fbsd-tdep.c	70;"	d	file:
ARM_MCONTEXT_VFP_PTR_OFFSET	gdb/arm-fbsd-tdep.c	74;"	d	file:
ARM_MCONTEXT_VFP_REG_SIZE	gdb/arm-fbsd-tdep.c	71;"	d	file:
ARM_MERGE_FEATURE_SETS	include/opcode/arm.h	374;"	d
ARM_NACL_PLT_TAIL_OFFSET	bfd/elf32-arm.c	2485;"	d	file:
ARM_NBSD_JB_ELEMENT_SIZE	gdb/arm-nbsd-tdep.c	29;"	d	file:
ARM_NBSD_JB_PC	gdb/arm-nbsd-tdep.c	28;"	d	file:
ARM_NEG16	bfd/coff-arm.c	192;"	d	file:
ARM_NEG32	bfd/coff-arm.c	193;"	d	file:
ARM_NEW_RT_SIGFRAME_UCONTEXT	gdb/arch/arm-linux.h	67;"	d
ARM_NEW_SIGFRAME_MAGIC	gdb/arch/arm-linux.h	69;"	d
ARM_NOP	gdb/arm-tdep.c	4399;"	d	file:
ARM_NOTE_SECTION	include/coff/arm.h	129;"	d
ARM_NOTE_SECTION	include/elf/arm.h	358;"	d
ARM_NUM_ARG_REGS	gdb/arch/arm.h	/^  ARM_NUM_ARG_REGS = 4, $/;"	e	enum:gdb_regnum
ARM_NUM_FP_ARG_REGS	gdb/arch/arm.h	/^  ARM_NUM_FP_ARG_REGS = 4,$/;"	e	enum:gdb_regnum
ARM_NUM_REGS	gdb/arch/arm.h	/^  ARM_NUM_REGS,$/;"	e	enum:gdb_regnum
ARM_Nexec_Prop	sim/arm/armdefs.h	170;"	d
ARM_OABI_SYSCALL_RESTART_SYSCALL	gdb/arm-linux-tdep.c	257;"	d	file:
ARM_OLD_RT_SIGFRAME_SIGINFO	gdb/arch/arm-linux.h	64;"	d
ARM_OLD_RT_SIGFRAME_UCONTEXT	gdb/arch/arm-linux.h	65;"	d
ARM_PC_REGNUM	gdb/arch/arm.h	/^  ARM_PC_REGNUM = 15,		\/* Contains program counter *\/$/;"	e	enum:gdb_regnum
ARM_PS_REGNUM	gdb/arch/arm.h	/^  ARM_PS_REGNUM = 25,		\/* Contains processor status *\/$/;"	e	enum:gdb_regnum
ARM_RECORD	gdb/arm-tdep.c	/^  ARM_RECORD=1,$/;"	e	enum:__anon1730	file:
ARM_RECORD_FAILURE	gdb/arm-tdep.c	/^  ARM_RECORD_FAILURE = 1$/;"	e	enum:arm_record_result	file:
ARM_RECORD_STRD	gdb/arm-tdep.c	/^  ARM_RECORD_STRD$/;"	e	enum:__anon1729	file:
ARM_RECORD_STRH	gdb/arm-tdep.c	/^  ARM_RECORD_STRH=1,$/;"	e	enum:__anon1729	file:
ARM_RECORD_SUCCESS	gdb/arm-tdep.c	/^  ARM_RECORD_SUCCESS = 0,$/;"	e	enum:arm_record_result	file:
ARM_REL_INSN	bfd/elf32-arm.c	2522;"	d	file:
ARM_RT_SIGRETURN	gdb/arm-linux-tdep.c	264;"	d	file:
ARM_RVA32	bfd/coff-arm.c	175;"	d	file:
ARM_RVA32	bfd/coff-arm.c	194;"	d	file:
ARM_SECREL	bfd/coff-arm.c	179;"	d	file:
ARM_SECTION	bfd/coff-arm.c	178;"	d	file:
ARM_SET_FEATURES	opcodes/arm-dis.c	6408;"	d	file:
ARM_SET_FEATURES	opcodes/arm-dis.c	6409;"	d	file:
ARM_SET_FEATURES	opcodes/arm-dis.c	6441;"	d	file:
ARM_SET_R7_RT_SIGRETURN	gdb/arm-linux-tdep.c	245;"	d	file:
ARM_SET_R7_SIGRETURN	gdb/arm-linux-tdep.c	244;"	d	file:
ARM_SET_SYM_BRANCH_TYPE	include/elf/arm.h	381;"	d
ARM_SET_SYM_BRANCH_TYPE	include/elf/arm.h	390;"	d
ARM_SET_SYM_CMSE_SPCL	include/elf/arm.h	399;"	d
ARM_SIGCONTEXT_R0	gdb/arch/arm-linux.h	54;"	d
ARM_SIGFRAME_UCONTEXT_OFFSET	gdb/arm-fbsd-tdep.c	72;"	d	file:
ARM_SIGRETURN	gdb/arm-linux-tdep.c	262;"	d	file:
ARM_SP_REGNUM	gdb/arch/arm.h	/^  ARM_SP_REGNUM = 13,		\/* Contains address of top of stack *\/$/;"	e	enum:gdb_regnum
ARM_TDEP_H	gdb/arm-tdep.h	20;"	d
ARM_THUMB12	bfd/coff-arm.c	177;"	d	file:
ARM_THUMB12	bfd/coff-arm.c	196;"	d	file:
ARM_THUMB23	bfd/coff-arm.c	197;"	d	file:
ARM_THUMB9	bfd/coff-arm.c	195;"	d	file:
ARM_TYPE	bfd/elf32-arm.c	/^  ARM_TYPE,$/;"	e	enum:stub_insn_type	file:
ARM_UCONTEXT_MCONTEXT_OFFSET	gdb/arm-fbsd-tdep.c	73;"	d	file:
ARM_UCONTEXT_SIGCONTEXT	gdb/arch/arm-linux.h	58;"	d
ARM_VFP_reg	sim/arm/armdefs.h	/^} ARM_VFP_reg;$/;"	t	typeref:union:__anon788
ARM_VTABLE_STRING	libiberty/cplus-dem.c	344;"	d	file:
ARM_VTABLE_STRLEN	libiberty/cplus-dem.c	345;"	d	file:
ARM_WC0_REGNUM	gdb/arch/arm.h	/^  ARM_WC0_REGNUM,		\/* WMMX control registers.  *\/$/;"	e	enum:gdb_regnum
ARM_WC7_REGNUM	gdb/arch/arm.h	/^  ARM_WC7_REGNUM = ARM_WC0_REGNUM + 7,$/;"	e	enum:gdb_regnum
ARM_WCASF_REGNUM	gdb/arch/arm.h	/^  ARM_WCASF_REGNUM = ARM_WC0_REGNUM + 3,$/;"	e	enum:gdb_regnum
ARM_WCGR0_REGNUM	gdb/arch/arm.h	/^  ARM_WCGR0_REGNUM,		\/* WMMX general purpose registers.  *\/$/;"	e	enum:gdb_regnum
ARM_WCGR3_REGNUM	gdb/arch/arm.h	/^  ARM_WCGR3_REGNUM = ARM_WCGR0_REGNUM + 3,$/;"	e	enum:gdb_regnum
ARM_WCGR7_REGNUM	gdb/arch/arm.h	/^  ARM_WCGR7_REGNUM = ARM_WCGR0_REGNUM + 7,$/;"	e	enum:gdb_regnum
ARM_WCSSF_REGNUM	gdb/arch/arm.h	/^  ARM_WCSSF_REGNUM = ARM_WC0_REGNUM + 2,$/;"	e	enum:gdb_regnum
ARM_WINCE_JB_ELEMENT_SIZE	gdb/arm-wince-tdep.c	35;"	d	file:
ARM_WINCE_JB_PC	gdb/arm-wince-tdep.c	36;"	d	file:
ARM_WR0_REGNUM	gdb/arch/arm.h	/^  ARM_WR0_REGNUM,		\/* WMMX data registers.  *\/$/;"	e	enum:gdb_regnum
ARM_WR15_REGNUM	gdb/arch/arm.h	/^  ARM_WR15_REGNUM = ARM_WR0_REGNUM + 15,$/;"	e	enum:gdb_regnum
ARM_XScale_Prop	sim/arm/armdefs.h	177;"	d
ARM_ep9312_Prop	sim/arm/armdefs.h	178;"	d
ARM_iWMMXt_Prop	sim/arm/armdefs.h	179;"	d
ARM_v4_Prop	sim/arm/armdefs.h	174;"	d
ARM_v5_Prop	sim/arm/armdefs.h	175;"	d
ARM_v5e_Prop	sim/arm/armdefs.h	176;"	d
ARM_v6_Prop	sim/arm/armdefs.h	180;"	d
ARMdval	sim/arm/armdefs.h	/^typedef double ARMdval;	\/* FIXME: Must be a 64-bit floating point type.  *\/$/;"	t
ARMdword	sim/arm/armdefs.h	/^typedef uint64_t ARMdword;$/;"	t
ARMfval	sim/arm/armdefs.h	/^typedef float  ARMfval;	\/* FIXME: Must be a 32-bit floating point type.  *\/$/;"	t
ARMsdword	sim/arm/armdefs.h	/^typedef int64_t ARMsdword;$/;"	t
ARMsword	sim/arm/armdefs.h	/^typedef int32_t ARMsword;$/;"	t
ARMul_ABORTWORD	sim/arm/armdefs.h	291;"	d
ARMul_Abort	sim/arm/arminit.c	/^ARMul_Abort (ARMul_State * state, ARMword vector)$/;"	f
ARMul_AddCarry	sim/arm/armsupp.c	/^ARMul_AddCarry (ARMul_State * state, ARMword a, ARMword b, ARMword result)$/;"	f
ARMul_AddOverflow	sim/arm/armsupp.c	/^ARMul_AddOverflow (ARMul_State * state, ARMword a, ARMword b, ARMword result)$/;"	f
ARMul_AddrExceptnV	sim/arm/armdefs.h	209;"	d
ARMul_Align	sim/arm/armsupp.c	/^ARMul_Align (ARMul_State *state ATTRIBUTE_UNUSED, ARMword address, ARMword data)$/;"	f
ARMul_BUSY	sim/arm/armdefs.h	357;"	d
ARMul_BitList	sim/arm/arminit.c	/^char ARMul_BitList[256];	\/* number of bits in a byte table *\/$/;"	v
ARMul_CANT	sim/arm/armdefs.h	361;"	d
ARMul_CDP	sim/arm/armsupp.c	/^ARMul_CDP (ARMul_State * state, ARMword instr)$/;"	f
ARMul_CDPs	sim/arm/armdefs.h	/^typedef unsigned ARMul_CDPs (ARMul_State * state, unsigned type,$/;"	t
ARMul_CLEARABORT	sim/arm/armdefs.h	296;"	d
ARMul_CP13_R0_FIQ	sim/arm/armdefs.h	364;"	d
ARMul_CP13_R0_IRQ	sim/arm/armdefs.h	365;"	d
ARMul_CP13_R8_PMUS	sim/arm/armdefs.h	366;"	d
ARMul_CP14_R0_CCD	sim/arm/armdefs.h	370;"	d
ARMul_CP14_R0_CLKRST	sim/arm/armdefs.h	369;"	d
ARMul_CP14_R0_ENABLE	sim/arm/armdefs.h	368;"	d
ARMul_CP14_R0_FLAG0	sim/arm/armdefs.h	374;"	d
ARMul_CP14_R0_FLAG1	sim/arm/armdefs.h	375;"	d
ARMul_CP14_R0_FLAG2	sim/arm/armdefs.h	376;"	d
ARMul_CP14_R0_INTEN0	sim/arm/armdefs.h	371;"	d
ARMul_CP14_R0_INTEN1	sim/arm/armdefs.h	372;"	d
ARMul_CP14_R0_INTEN2	sim/arm/armdefs.h	373;"	d
ARMul_CP14_R10_MOE_BT	sim/arm/armdefs.h	379;"	d
ARMul_CP14_R10_MOE_DB	sim/arm/armdefs.h	378;"	d
ARMul_CP14_R10_MOE_IB	sim/arm/armdefs.h	377;"	d
ARMul_CP15_DBCON_E0	sim/arm/armdefs.h	388;"	d
ARMul_CP15_DBCON_E1	sim/arm/armdefs.h	387;"	d
ARMul_CP15_DBCON_M	sim/arm/armdefs.h	386;"	d
ARMul_CP15_R1_ALIGN	sim/arm/armdefs.h	381;"	d
ARMul_CP15_R1_ENDIAN	sim/arm/armdefs.h	380;"	d
ARMul_CP15_R5_IMPRE	sim/arm/armdefs.h	384;"	d
ARMul_CP15_R5_MMU_EXCPT	sim/arm/armdefs.h	385;"	d
ARMul_CP15_R5_ST_ALIGN	sim/arm/armdefs.h	383;"	d
ARMul_CP15_R5_X	sim/arm/armdefs.h	382;"	d
ARMul_CPExits	sim/arm/armdefs.h	/^typedef unsigned ARMul_CPExits (ARMul_State * state);$/;"	t
ARMul_CPInits	sim/arm/armdefs.h	/^typedef unsigned ARMul_CPInits (ARMul_State * state);$/;"	t
ARMul_CPReads	sim/arm/armdefs.h	/^typedef unsigned ARMul_CPReads (ARMul_State * state, unsigned reg,$/;"	t
ARMul_CPSRAltered	sim/arm/armsupp.c	/^ARMul_CPSRAltered (ARMul_State * state)$/;"	f
ARMul_CPWrites	sim/arm/armdefs.h	/^typedef unsigned ARMul_CPWrites (ARMul_State * state, unsigned reg,$/;"	t
ARMul_Ccycles	sim/arm/armvirt.c	/^ARMul_Ccycles (ARMul_State * state, unsigned number, ARMword address ATTRIBUTE_UNUSED)$/;"	f
ARMul_CoProAttach	sim/arm/armcopro.c	/^ARMul_CoProAttach (ARMul_State *    state,$/;"	f
ARMul_CoProDetach	sim/arm/armcopro.c	/^ARMul_CoProDetach (ARMul_State * state, unsigned number)$/;"	f
ARMul_CoProExit	sim/arm/armcopro.c	/^ARMul_CoProExit (ARMul_State * state)$/;"	f
ARMul_CoProInit	sim/arm/armcopro.c	/^ARMul_CoProInit (ARMul_State * state)$/;"	f
ARMul_ConsolePrint	sim/arm/wrapper.c	/^ARMul_ConsolePrint (ARMul_State * state,$/;"	f
ARMul_DATA	sim/arm/armdefs.h	358;"	d
ARMul_DATAABORT	sim/arm/armdefs.h	294;"	d
ARMul_DONE	sim/arm/armdefs.h	360;"	d
ARMul_DataAbortV	sim/arm/armdefs.h	208;"	d
ARMul_DoInstr	sim/arm/arminit.c	/^ARMul_DoInstr (ARMul_State * state)$/;"	f
ARMul_DoProg	sim/arm/arminit.c	/^ARMul_DoProg (ARMul_State * state)$/;"	f
ARMul_Emulate32	sim/arm/armemu.c	/^ARMul_Emulate32 (ARMul_State * state)$/;"	f
ARMul_EmulateInit	sim/arm/arminit.c	/^ARMul_EmulateInit (void)$/;"	f
ARMul_EnvokeEvent	sim/arm/armsupp.c	/^ARMul_EnvokeEvent (ARMul_State * state)$/;"	f
ARMul_FIQV	sim/arm/armdefs.h	211;"	d
ARMul_FIRST	sim/arm/armdefs.h	355;"	d
ARMul_FixCPSR	sim/arm/armsupp.c	/^ARMul_FixCPSR (ARMul_State * state, ARMword instr, ARMword rhs)$/;"	f
ARMul_FixSPSR	sim/arm/armsupp.c	/^ARMul_FixSPSR (ARMul_State * state, ARMword instr, ARMword rhs)$/;"	f
ARMul_GetCPSR	sim/arm/armsupp.c	/^ARMul_GetCPSR (ARMul_State * state)$/;"	f
ARMul_GetNextPC	sim/arm/armsupp.c	/^ARMul_GetNextPC (ARMul_State * state)$/;"	f
ARMul_GetPC	sim/arm/armsupp.c	/^ARMul_GetPC (ARMul_State * state)$/;"	f
ARMul_GetR15	sim/arm/armsupp.c	/^ARMul_GetR15 (ARMul_State * state)$/;"	f
ARMul_GetReg	sim/arm/armsupp.c	/^ARMul_GetReg (ARMul_State * state, unsigned mode, unsigned reg)$/;"	f
ARMul_GetSPSR	sim/arm/armsupp.c	/^ARMul_GetSPSR (ARMul_State * state, ARMword mode)$/;"	f
ARMul_HandleIwmmxt	sim/arm/iwmmxt.c	/^ARMul_HandleIwmmxt (ARMul_State * state, ARMword instr)$/;"	f
ARMul_INC	sim/arm/armdefs.h	362;"	d
ARMul_INTERRUPT	sim/arm/armdefs.h	359;"	d
ARMul_IRQV	sim/arm/armdefs.h	210;"	d
ARMul_Icycles	sim/arm/armvirt.c	/^ARMul_Icycles (ARMul_State * state, unsigned number, ARMword address ATTRIBUTE_UNUSED)$/;"	f
ARMul_ImmedTable	sim/arm/arminit.c	/^ARMword ARMul_ImmedTable[4096];	\/* immediate DP LHS values *\/$/;"	v
ARMul_LDC	sim/arm/armsupp.c	/^ARMul_LDC (ARMul_State * state, ARMword instr, ARMword address)$/;"	f
ARMul_LDCs	sim/arm/armdefs.h	/^typedef unsigned ARMul_LDCs (ARMul_State * state, unsigned type,$/;"	t
ARMul_LoadByte	sim/arm/armvirt.c	/^ARMword ARMul_LoadByte (ARMul_State * state, ARMword address)$/;"	f
ARMul_LoadHalfWord	sim/arm/armvirt.c	/^ARMword ARMul_LoadHalfWord (ARMul_State * state, ARMword address)$/;"	f
ARMul_LoadInstrN	sim/arm/armvirt.c	/^ARMword ARMul_LoadInstrN (ARMul_State * state, ARMword address, ARMword isize)$/;"	f
ARMul_LoadInstrS	sim/arm/armvirt.c	/^ARMword ARMul_LoadInstrS (ARMul_State * state, ARMword address, ARMword isize)$/;"	f
ARMul_LoadWordN	sim/arm/armvirt.c	/^ARMword ARMul_LoadWordN (ARMul_State * state, ARMword address)$/;"	f
ARMul_LoadWordS	sim/arm/armvirt.c	/^ARMword ARMul_LoadWordS (ARMul_State * state, ARMword address)$/;"	f
ARMul_MCR	sim/arm/armsupp.c	/^ARMul_MCR (ARMul_State * state, ARMword instr, ARMword source)$/;"	f
ARMul_MCRs	sim/arm/armdefs.h	/^typedef unsigned ARMul_MCRs (ARMul_State * state, unsigned type,$/;"	t
ARMul_MODE26BIT	sim/arm/armdefs.h	234;"	d
ARMul_MODE32BIT	sim/arm/armdefs.h	233;"	d
ARMul_MODEBITS	sim/arm/armdefs.h	232;"	d
ARMul_MRC	sim/arm/armsupp.c	/^ARMul_MRC (ARMul_State * state, ARMword instr)$/;"	f
ARMul_MRCs	sim/arm/armdefs.h	/^typedef unsigned ARMul_MRCs (ARMul_State * state, unsigned type,$/;"	t
ARMul_MemoryExit	sim/arm/armvirt.c	/^ARMul_MemoryExit (ARMul_State * state)$/;"	f
ARMul_MemoryInit	sim/arm/armvirt.c	/^ARMul_MemoryInit (ARMul_State * state, unsigned long initmemsize)$/;"	f
ARMul_MultTable	sim/arm/arminit.c	/^unsigned ARMul_MultTable[32] =$/;"	v
ARMul_NegZero	sim/arm/armsupp.c	/^ARMul_NegZero (ARMul_State * state, ARMword result)$/;"	f
ARMul_NewState	sim/arm/arminit.c	/^ARMul_NewState (void)$/;"	f
ARMul_NthReg	sim/arm/armsupp.c	/^ARMul_NthReg (ARMword instr, unsigned number)$/;"	f
ARMul_OSHandleSWI	sim/arm/armos.c	/^ARMul_OSHandleSWI (ARMul_State * state, ARMword number)$/;"	f
ARMul_OSInit	sim/arm/armos.c	/^ARMul_OSInit (ARMul_State * state)$/;"	f
ARMul_PREFETCHABORT	sim/arm/armdefs.h	292;"	d
ARMul_PrefetchAbortV	sim/arm/armdefs.h	207;"	d
ARMul_R15Altered	sim/arm/armsupp.c	/^ARMul_R15Altered (ARMul_State * state)$/;"	f
ARMul_ReLoadInstr	sim/arm/armvirt.c	/^ARMul_ReLoadInstr (ARMul_State * state, ARMword address, ARMword isize)$/;"	f
ARMul_ReadByte	sim/arm/armvirt.c	/^ARMword ARMul_ReadByte (ARMul_State * state, ARMword address)$/;"	f
ARMul_ReadWord	sim/arm/armvirt.c	/^ARMword ARMul_ReadWord (ARMul_State * state, ARMword address)$/;"	f
ARMul_Reset	sim/arm/arminit.c	/^ARMul_Reset (ARMul_State * state)$/;"	f
ARMul_ResetV	sim/arm/armdefs.h	204;"	d
ARMul_STC	sim/arm/armsupp.c	/^ARMul_STC (ARMul_State * state, ARMword instr, ARMword address)$/;"	f
ARMul_STCs	sim/arm/armdefs.h	/^typedef unsigned ARMul_STCs (ARMul_State * state, unsigned type,$/;"	t
ARMul_SWIV	sim/arm/armdefs.h	206;"	d
ARMul_SafeReadByte	sim/arm/armvirt.c	/^ARMul_SafeReadByte (ARMul_State * state, ARMword address)$/;"	f
ARMul_SafeWriteByte	sim/arm/armvirt.c	/^ARMul_SafeWriteByte (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_ScheduleEvent	sim/arm/armsupp.c	/^ARMul_ScheduleEvent (ARMul_State * state, unsigned long delay,$/;"	f
ARMul_SelectProcessor	sim/arm/arminit.c	/^ARMul_SelectProcessor (ARMul_State * state, unsigned properties)$/;"	f
ARMul_SetCPSR	sim/arm/armsupp.c	/^ARMul_SetCPSR (ARMul_State * state, ARMword value)$/;"	f
ARMul_SetPC	sim/arm/armsupp.c	/^ARMul_SetPC (ARMul_State * state, ARMword value)$/;"	f
ARMul_SetR15	sim/arm/armsupp.c	/^ARMul_SetR15 (ARMul_State * state, ARMword value)$/;"	f
ARMul_SetReg	sim/arm/armsupp.c	/^ARMul_SetReg (ARMul_State * state, unsigned mode, unsigned reg, ARMword value)$/;"	f
ARMul_SetSPSR	sim/arm/armsupp.c	/^ARMul_SetSPSR (ARMul_State * state, ARMword mode, ARMword value)$/;"	f
ARMul_State	sim/arm/armdefs.h	/^struct ARMul_State$/;"	s
ARMul_State	sim/arm/armdefs.h	/^typedef struct ARMul_State ARMul_State;$/;"	t	typeref:struct:ARMul_State
ARMul_StoreByte	sim/arm/armvirt.c	/^ARMul_StoreByte (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_StoreHalfWord	sim/arm/armvirt.c	/^ARMul_StoreHalfWord (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_StoreWordN	sim/arm/armvirt.c	/^ARMul_StoreWordN (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_StoreWordS	sim/arm/armvirt.c	/^ARMul_StoreWordS (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_SubCarry	sim/arm/armsupp.c	/^ARMul_SubCarry (ARMul_State * state, ARMword a, ARMword b, ARMword result)$/;"	f
ARMul_SubOverflow	sim/arm/armsupp.c	/^ARMul_SubOverflow (ARMul_State * state, ARMword a, ARMword b, ARMword result)$/;"	f
ARMul_SwapByte	sim/arm/armvirt.c	/^ARMword ARMul_SwapByte (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_SwapWord	sim/arm/armvirt.c	/^ARMword ARMul_SwapWord (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_SwitchMode	sim/arm/armsupp.c	/^ARMul_SwitchMode (ARMul_State * state, ARMword oldmode, ARMword newmode)$/;"	f
ARMul_TRANSFER	sim/arm/armdefs.h	356;"	d
ARMul_ThumbDecode	sim/arm/thumbemu.c	/^ARMul_ThumbDecode (ARMul_State * state,$/;"	f
ARMul_Time	sim/arm/armsupp.c	/^ARMul_Time (ARMul_State * state)$/;"	f
ARMul_UndefInstr	sim/arm/armsupp.c	/^ARMul_UndefInstr (ARMul_State * state, ARMword instr ATTRIBUTE_UNUSED)$/;"	f
ARMul_UndefinedInstrV	sim/arm/armdefs.h	205;"	d
ARMul_WriteByte	sim/arm/armvirt.c	/^ARMul_WriteByte (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMul_WriteWord	sim/arm/armvirt.c	/^ARMul_WriteWord (ARMul_State * state, ARMword address, ARMword data)$/;"	f
ARMword	sim/arm/armdefs.h	/^typedef uint32_t ARMword;$/;"	t
ARRANGE_ENDIAN	opcodes/arc-dis.c	136;"	d	file:
ARRAY_LENGTH	gdb/testsuite/gdb.arch/i386-mpx-call.c	23;"	d	file:
ARRAY_SIZE	bfd/elf32-ppc.c	7210;"	d	file:
ARRAY_SIZE	bfd/elf64-ppc.c	254;"	d	file:
ARRAY_SIZE	gdb/testsuite/gdb.base/solib-search-lib1.c	21;"	d	file:
ARRAY_SIZE	gdb/testsuite/gdb.base/solib-search-lib2.c	21;"	d	file:
ARRAY_SIZE	gdb/testsuite/gdb.python/py-explore.c	18;"	d	file:
ARRAY_SIZE	include/libiberty.h	711;"	d
ARRAY_SIZE	sim/testsuite/sim/bfin/test.h	8;"	d
ARRSIZE	gdb/testsuite/gdb.base/dump.c	3;"	d	file:
ARTS	sim/bfin/dv-bfin_uart.h	58;"	d
ARX	include/opcode/tic54x.h	105;"	d
ARX	opcodes/ppc-opc.c	2221;"	d	file:
ARY	opcodes/ppc-opc.c	2230;"	d	file:
AR_CCV	opcodes/ia64-opc.h	45;"	d
AR_CSD	opcodes/ia64-opc.h	47;"	d
AR_PAD_CHAR	bfd/aout-target.h	636;"	d
AR_PAD_CHAR	bfd/aout-tic30.c	1080;"	d	file:
AR_PFS	opcodes/ia64-opc.h	46;"	d
ARn	include/opcode/tic30.h	191;"	d
AS	opcodes/msp430-decode.c	93;"	d	file:
AS2FS	sim/mn10300/mn10300_sim.h	132;"	d
ASAN_OPTIONS	config/bootstrap-asan.mk	/^export ASAN_OPTIONS=detect_leaks=0:use_odr_indicator=1$/;"	m
ASE_CRC	include/opcode/mips.h	1301;"	d
ASE_CRC64	include/opcode/mips.h	1302;"	d
ASE_DSP	include/opcode/mips.h	1267;"	d
ASE_DSP64	include/opcode/mips.h	1268;"	d
ASE_DSPR2	include/opcode/mips.h	1270;"	d
ASE_DSPR3	include/opcode/mips.h	1292;"	d
ASE_EVA	include/opcode/mips.h	1272;"	d
ASE_GINV	include/opcode/mips.h	1304;"	d
ASE_MCU	include/opcode/mips.h	1274;"	d
ASE_MDMX	include/opcode/mips.h	1276;"	d
ASE_MIPS16E2	include/opcode/mips.h	1294;"	d
ASE_MIPS16E2_MT	include/opcode/mips.h	1296;"	d
ASE_MIPS3D	include/opcode/mips.h	1278;"	d
ASE_MSA	include/opcode/mips.h	1287;"	d
ASE_MSA64	include/opcode/mips.h	1288;"	d
ASE_MT	include/opcode/mips.h	1280;"	d
ASE_SMARTMIPS	include/opcode/mips.h	1282;"	d
ASE_VIRT	include/opcode/mips.h	1284;"	d
ASE_VIRT64	include/opcode/mips.h	1285;"	d
ASE_XPA	include/opcode/mips.h	1290;"	d
ASE_XPA_VIRT	include/opcode/mips.h	1299;"	d
ASFLAGS	zlib/nintendods/Makefile	/^ASFLAGS	:=	$(ARCH) -march=armv5te -mtune=arm946e-s$/;"	m
ASI	include/opcode/sparc.h	307;"	d
ASIZE	include/opcode/pj.h	34;"	d
ASI_RS2	include/opcode/sparc.h	314;"	d
ASR	sim/aarch64/decode.h	/^  ASR = 2,$/;"	e	enum:Shift
ASR	sim/arm/armemu.h	44;"	d
ASRC	opcodes/d10v-opc.c	110;"	d	file:
ASRC0	opcodes/d10v-opc.c	144;"	d	file:
ASRC0ONLY	opcodes/d10v-opc.c	112;"	d	file:
ASRC2	opcodes/d10v-opc.c	138;"	d	file:
ASRI_LIKE	opcodes/arc-nps400-tbl.h	950;"	d
ASRV	gdb/arch/aarch64-insn.h	/^  ASRV             = 0x00000800 | LSLV,$/;"	e	enum:aarch64_opcodes
ASSERT	sim/common/sim-assert.h	55;"	d
ASSERT	sim/common/sim-assert.h	70;"	d
ASSERT	sim/igen/misc.h	101;"	d
ASSERT	sim/ppc/debug.h	154;"	d
ASSERT	sim/ppc/misc.h	51;"	d
ASSERT	sim/testsuite/common/alu-tst.c	6;"	d	file:
ASSERT	sim/testsuite/common/fpu-tst.c	1;"	d	file:
ASSERT_TOS_0	gdb/testsuite/gdb.dwarf2/pr10770.c	185;"	d	file:
ASSERT_TOS_NON0	gdb/testsuite/gdb.dwarf2/pr10770.c	184;"	d	file:
ASSIGNC	sim/arm/armemu.h	93;"	d
ASSIGNINT	sim/arm/armemu.h	108;"	d
ASSIGNN	sim/arm/armemu.h	83;"	d
ASSIGNR15INT	sim/arm/armemu.h	109;"	d
ASSIGNS	sim/arm/armemu.h	103;"	d
ASSIGNT	sim/arm/armemu.h	74;"	d
ASSIGNV	sim/arm/armemu.h	98;"	d
ASSIGNZ	sim/arm/armemu.h	88;"	d
ASTAT	sim/bfin/bfin-sim.h	249;"	d
ASTAT	sim/testsuite/sim/bfin/PN_generator.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a10.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a11.S	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a20.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a20.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a26.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a5.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a5.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/a6.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/add_imm7.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/add_shift.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/add_shift.S	/^	ASTAT = r7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/addsub_flags.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/ashift_flags.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/b0.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/b2.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	ASTAT = R0;		\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	ASTAT = R0;	\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	ASTAT = R0;	\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	ASTAT = R0;	\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^ASTAT = R0;			\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^ASTAT = R0;			\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^ASTAT = R0;			\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^ASTAT = R0;			\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^ASTAT = R0;			\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^	ASTAT = R0;		\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^	ASTAT = R0;		\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^	ASTAT = R0;		\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^	ASTAT = R0;		\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^	ASTAT = R0;		\/\/ clear cc$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	ASTAT = R0;		\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	ASTAT = R2;			\/\/ REGMV Dr-to-sys killed$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	ASTAT = R0;		\/\/ clear CC$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	ASTAT = R2;			\/\/ REGMV Dr-to-sys killed$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2dreg.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	ASTAT = R7;	\/\/ cc = 0, AC0 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	ASTAT = R7;	\/\/ cc = 0, AC0 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	ASTAT = R7;	\/\/ cc = 1, AC0 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	ASTAT = R7;	\/\/ cc = 1, AC0 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^ASTAT = R7;	\/\/ cc = 0, AN = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^ASTAT = R7;	\/\/ cc = 0, AN = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^ASTAT = R7;	\/\/ cc = 1, AN = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^ASTAT = R7;	\/\/ cc = 1, AN = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^ASTAT = R7;	\/\/ cc = 0, AQ = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^ASTAT = R7;	\/\/ cc = 0, AQ = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^ASTAT = R7;	\/\/ cc = 1, AQ = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^ASTAT = R7;	\/\/ cc = 1, AQ = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	ASTAT = R7;	\/\/ cc = 0, AV0 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	ASTAT = R7;	\/\/ cc = 0, AV0 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	ASTAT = R7;	\/\/ cc = 1, AV0 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	ASTAT = R7;	\/\/ cc = 1, AV0 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	ASTAT = R7;	\/\/ cc = 0, AV1 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	ASTAT = R7;	\/\/ cc = 0, AV1 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	ASTAT = R7;	\/\/ cc = 1, AV1 = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	ASTAT = R7;	\/\/ cc = 1, AV1 = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^ASTAT = R7;	\/\/ cc = 0, AZ = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^ASTAT = R7;	\/\/ cc = 0, AZ = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^ASTAT = R7;	\/\/ cc = 1, AZ = 0$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^ASTAT = R7;	\/\/ cc = 1, AZ = 1$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	ASTAT = R0;			\/\/ cc=1 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	ASTAT = R1;			\/\/ cc=0 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	ASTAT = R0;				\/\/ cc=1 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	ASTAT = R1;				\/\/ cc=0 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^ASTAT = R0;	\/\/ cc=1 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^ASTAT = R1;	\/\/ cc=0 REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	ASTAT = R0;	\/\/ cc=1  REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	ASTAT = R1;	\/\/ cc=0  REGMV$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^ASTAT = P3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R0;	\/\/ initialize astat$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R2;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R4;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R5;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R6;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R0;	\/\/ initialize astat$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R2;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R4;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R5;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R6;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	ASTAT = r1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_except_user_mode.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_interr_nested.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_interr_nmi.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_loop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mmr_timer.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mode_user.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mode_user.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_call_pr.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_progctrl_rts.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	ASTAT = R3;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/c_ujump.s	/^ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/cc-astat-bits.s	/^	ASTAT = R1;$/;"	d
ASTAT	sim/testsuite/sim/bfin/cc5.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/cc5.S	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/cmpdreg.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/d1.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^ASTAT = [ SP ++ ];$/;"	d
ASTAT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^ASTAT = [ SP ++ ];$/;"	d
ASTAT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^ASTAT = [ SP ++ ];$/;"	d
ASTAT	sim/testsuite/sim/bfin/dsp_a4.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/dsp_a7.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/dsp_a8.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/dsp_neg.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/dsp_s1.s	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	ASTAT = R0;	\/\/ clear all flags$/;"	d
ASTAT	sim/testsuite/sim/bfin/i0.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue121.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue126.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue139.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue140.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue146.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue175.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue272.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/issue89.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/loop_strncpy.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/m1.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/m2.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/m5.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/mac2halfreg.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/max_min_flags.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/mc_s2.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	ASTAT = r0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s11.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s13.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s14.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s17.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s18.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s19.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s21.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s3.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s4.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s4.s	/^	ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/s9.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/saatest.s	/^	ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_bug_ui.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_bug_ui2.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_bug_ui3.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_cc_kill.S	/^ASTAT = R0;$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_illegalcombination.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_illegalcombination.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_kills2.S	/^ASTAT = r0;     \/\/ reset sequencer registers$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_popkill.S	/^ASTAT = R7;$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_popkill.S	/^ASTAT = [ SP ++ ];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^ASTAT = USP;$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_rets_hazard.s	/^	ASTAT = r0;	\/\/ reset sequencer registers$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^ASTAT = [sp++];$/;"	d
ASTAT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^ASTAT = r0;     \/\/ reset other internal regs$/;"	d
ASTATREG	sim/bfin/bfin-sim.h	247;"	d
ASTAT_CC	gdb/bfin-tdep.c	125;"	d	file:
ASTAT_CC_POS	gdb/bfin-tdep.c	124;"	d	file:
ASTAT_DEFINED_BITS	sim/bfin/bfin-sim.h	239;"	d
ASTAT_DEPOSIT	sim/bfin/bfin-sim.h	248;"	d
ASTAT_EXTRACT	sim/bfin/bfin-sim.h	267;"	d
ASTD	bfd/coff-arm.c	820;"	d	file:
ASTP	sim/bfin/dv-bfin_emac.h	26;"	d
ASTRDUP	include/libiberty.h	724;"	d
ASTRDUP	include/libiberty.h	738;"	d
AST_Server_Sleep	gdb/ada-tasks.c	/^  AST_Server_Sleep,$/;"	e	enum:task_states	file:
ASX	opcodes/msp430-decode.c	94;"	d	file:
AS_DEC_N	opcodes/sh-opc.h	/^    AS_DEC_N,$/;"	e	enum:__anon62
AS_INC_N	opcodes/sh-opc.h	/^    AS_INC_N,$/;"	e	enum:__anon62
AS_IND_N	opcodes/sh-opc.h	/^    AS_IND_N,$/;"	e	enum:__anon62
AS_PMOD_N	opcodes/sh-opc.h	/^    AS_PMOD_N,$/;"	e	enum:__anon62
AS_PROC_NAME_FMT	gdb/procfs.c	231;"	d	file:
AT1_MASK	opcodes/ppc-opc.c	2757;"	d	file:
AT2_MASK	opcodes/ppc-opc.c	2758;"	d	file:
ATB	gdb/testsuite/gdb.cp/pr9167.cc	/^    ATB() : data(0) {}$/;"	f	struct:ATB
ATB	gdb/testsuite/gdb.cp/pr9167.cc	/^struct ATB$/;"	s	file:
ATMINUS	opcodes/d10v-opc.c	162;"	d	file:
ATMINUS	opcodes/d30v-opc.c	404;"	d	file:
ATPAR	opcodes/d10v-opc.c	156;"	d	file:
ATPAR	opcodes/d30v-opc.c	398;"	d	file:
ATRC_VECTOR_START	sim/cr16/cr16_sim.h	414;"	d
ATSIGN	opcodes/d10v-opc.c	154;"	d	file:
ATSIGN	opcodes/d30v-opc.c	396;"	d	file:
ATTACH	gdb/testsuite/gdb.base/jit-main.c	122;"	d	file:
ATTACH_POST_WAIT_NOTHING	gdb/infcmd.c	/^  ATTACH_POST_WAIT_NOTHING,$/;"	e	enum:attach_post_wait_mode	file:
ATTACH_POST_WAIT_RESUME	gdb/infcmd.c	/^  ATTACH_POST_WAIT_RESUME,$/;"	e	enum:attach_post_wait_mode	file:
ATTACH_POST_WAIT_STOP	gdb/infcmd.c	/^  ATTACH_POST_WAIT_STOP,$/;"	e	enum:attach_post_wait_mode	file:
ATTEMPTS_MIN	gdb/gnulib/import/tempname.c	198;"	d	file:
ATTMnemonic	opcodes/i386-opc.h	/^  ATTMnemonic,$/;"	e	enum:__anon67
ATTR	gdb/testsuite/gdb.opt/inline-break.c	22;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-break.c	24;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-bt.c	20;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-bt.c	22;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-cmds.c	20;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-cmds.c	22;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-locals.c	20;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-locals.c	22;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-markers.c	17;"	d	file:
ATTR	gdb/testsuite/gdb.opt/inline-markers.c	19;"	d	file:
ATTR	opcodes/nds32-asm.h	166;"	d
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc.c	2;"	d	file:
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc.c	4;"	d	file:
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc1.c	2;"	d	file:
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc1.c	4;"	d	file:
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc2.c	2;"	d	file:
ATTRIBUTES	gdb/testsuite/gdb.base/shreloc2.c	4;"	d	file:
ATTRIBUTE_ALIGNED_ALIGNOF	include/ansidecl.h	249;"	d
ATTRIBUTE_ALIGNED_ALIGNOF	include/ansidecl.h	251;"	d
ATTRIBUTE_COLD	include/ansidecl.h	264;"	d
ATTRIBUTE_COLD	include/ansidecl.h	266;"	d
ATTRIBUTE_FPTR_PRINTF	include/ansidecl.h	211;"	d
ATTRIBUTE_FPTR_PRINTF	include/ansidecl.h	213;"	d
ATTRIBUTE_FPTR_PRINTF_1	include/ansidecl.h	215;"	d
ATTRIBUTE_FPTR_PRINTF_2	include/ansidecl.h	216;"	d
ATTRIBUTE_FPTR_PRINTF_2	include/dis-asm.h	/^  typedef int (*fprintf_ftype) (void *, const char*, ...) ATTRIBUTE_FPTR_PRINTF_2;$/;"	t
ATTRIBUTE_FPTR_PRINTF_3	include/ansidecl.h	217;"	d
ATTRIBUTE_FPTR_PRINTF_4	include/ansidecl.h	218;"	d
ATTRIBUTE_FPTR_PRINTF_5	include/ansidecl.h	219;"	d
ATTRIBUTE_HIDDEN	bfd/libbfd-in.h	/^  (const char *, int, const char *) ATTRIBUTE_NORETURN ATTRIBUTE_HIDDEN;$/;"	v
ATTRIBUTE_HIDDEN	bfd/libbfd-in.h	30;"	d
ATTRIBUTE_HIDDEN	bfd/libbfd-in.h	32;"	d
ATTRIBUTE_HIDDEN	bfd/libbfd.h	/^  (const char *, int, const char *) ATTRIBUTE_NORETURN ATTRIBUTE_HIDDEN;$/;"	v
ATTRIBUTE_HIDDEN	bfd/libbfd.h	35;"	d
ATTRIBUTE_HIDDEN	bfd/libbfd.h	37;"	d
ATTRIBUTE_HOT	include/ansidecl.h	271;"	d
ATTRIBUTE_HOT	include/ansidecl.h	273;"	d
ATTRIBUTE_MALLOC	include/ansidecl.h	119;"	d
ATTRIBUTE_MALLOC	include/ansidecl.h	121;"	d
ATTRIBUTE_NONNULL	include/ansidecl.h	169;"	d
ATTRIBUTE_NONNULL	include/ansidecl.h	171;"	d
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_fname[16] ATTRIBUTE_NONSTRING;  \/* Filename of executable.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_fname[16] ATTRIBUTE_NONSTRING;  \/* Filename of executable.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_fname[16] ATTRIBUTE_NONSTRING;  \/* Filename of executable.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_fname[16] ATTRIBUTE_NONSTRING;  \/* Filename of executable.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_psargs[80] ATTRIBUTE_NONSTRING; \/* Initial part of arg list.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_psargs[80] ATTRIBUTE_NONSTRING; \/* Initial part of arg list.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_psargs[80] ATTRIBUTE_NONSTRING; \/* Initial part of arg list.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
ATTRIBUTE_NONSTRING	bfd/elf-linux-core.h	/^    char pr_psargs[80] ATTRIBUTE_NONSTRING; \/* Initial part of arg list.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
ATTRIBUTE_NONSTRING	include/ansidecl.h	289;"	d
ATTRIBUTE_NONSTRING	include/ansidecl.h	291;"	d
ATTRIBUTE_NONSTRING	include/coff/internal.h	/^    char _n_name[SYMNMLEN] ATTRIBUTE_NONSTRING;	\/* old COFF version	*\/$/;"	m	union:internal_syment::__anon1534
ATTRIBUTE_NONSTRING	include/coff/internal.h	/^  char s_name[SCNNMLEN] ATTRIBUTE_NONSTRING;	\/* section name	*\/$/;"	m	struct:internal_scnhdr
ATTRIBUTE_NORETURN	include/ansidecl.h	163;"	d
ATTRIBUTE_NO_SANITIZE_UNDEFINED	include/ansidecl.h	280;"	d
ATTRIBUTE_NO_SANITIZE_UNDEFINED	include/ansidecl.h	282;"	d
ATTRIBUTE_NULL_PRINTF	include/ansidecl.h	226;"	d
ATTRIBUTE_NULL_PRINTF	include/ansidecl.h	228;"	d
ATTRIBUTE_NULL_PRINTF_1	include/ansidecl.h	230;"	d
ATTRIBUTE_NULL_PRINTF_2	include/ansidecl.h	231;"	d
ATTRIBUTE_NULL_PRINTF_3	include/ansidecl.h	232;"	d
ATTRIBUTE_NULL_PRINTF_4	include/ansidecl.h	233;"	d
ATTRIBUTE_NULL_PRINTF_5	include/ansidecl.h	234;"	d
ATTRIBUTE_PACKED	include/ansidecl.h	258;"	d
ATTRIBUTE_PACKED	include/coff/external.h	/^} ATTRIBUTE_PACKED ;$/;"	v	typeref:struct:external_syment
ATTRIBUTE_PACKED	include/coff/external.h	/^} ATTRIBUTE_PACKED ;$/;"	v	typeref:union:external_auxent
ATTRIBUTE_PACKED	include/coff/pe.h	/^} ATTRIBUTE_PACKED ;$/;"	v	typeref:struct:external_SYMBOL_EX
ATTRIBUTE_PACKED	include/coff/pe.h	/^} ATTRIBUTE_PACKED;$/;"	v	typeref:union:external_AUX_SYMBOL_EX
ATTRIBUTE_PRINTF	gdb/common/common-defs.h	80;"	d
ATTRIBUTE_PRINTF	gdb/common/common-defs.h	81;"	d
ATTRIBUTE_PRINTF	include/ansidecl.h	198;"	d
ATTRIBUTE_PRINTF_1	include/ansidecl.h	199;"	d
ATTRIBUTE_PRINTF_1	include/libiberty.h	/^extern char *xasprintf (const char *, ...) ATTRIBUTE_MALLOC ATTRIBUTE_PRINTF_1;$/;"	v
ATTRIBUTE_PRINTF_2	include/ansidecl.h	200;"	d
ATTRIBUTE_PRINTF_3	include/ansidecl.h	201;"	d
ATTRIBUTE_PRINTF_4	include/ansidecl.h	202;"	d
ATTRIBUTE_PRINTF_5	include/ansidecl.h	203;"	d
ATTRIBUTE_PURE	include/ansidecl.h	187;"	d
ATTRIBUTE_PURE	include/ansidecl.h	189;"	d
ATTRIBUTE_RETURNS_NONNULL	include/ansidecl.h	178;"	d
ATTRIBUTE_RETURNS_NONNULL	include/ansidecl.h	180;"	d
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern char *choose_temp_base (void) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern char *xstrdup (const char *) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern char *xstrndup (const char *, size_t) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern void *xcalloc (size_t, size_t) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern void *xmalloc (size_t) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_RETURNS_NONNULL	include/libiberty.h	/^extern void *xmemdup (const void *, size_t, size_t) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL;$/;"	v
ATTRIBUTE_SENTINEL	include/ansidecl.h	240;"	d
ATTRIBUTE_SENTINEL	include/ansidecl.h	242;"	d
ATTRIBUTE_SENTINEL	include/libiberty.h	/^extern char *concat (const char *, ...) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL ATTRIBUTE_SENTINEL;$/;"	v
ATTRIBUTE_SENTINEL	include/libiberty.h	/^extern char *concat_copy2 (const char *, ...) ATTRIBUTE_RETURNS_NONNULL ATTRIBUTE_SENTINEL;$/;"	v
ATTRIBUTE_SENTINEL	include/libiberty.h	/^extern char *reconcat (char *, const char *, ...) ATTRIBUTE_MALLOC ATTRIBUTE_RETURNS_NONNULL ATTRIBUTE_SENTINEL;$/;"	v
ATTRIBUTE_UNUSED	bfd/coffcode.h	/^static bfd_coff_backend_data bfd_coff_std_swap_table ATTRIBUTE_UNUSED =$/;"	v
ATTRIBUTE_UNUSED	include/ansidecl.h	148;"	d
ATTRIBUTE_UNUSED	include/ansidecl.h	150;"	d
ATTRIBUTE_UNUSED	include/opcode/metag.h	/^static const split_condition metag_scondtab[] ATTRIBUTE_UNUSED =$/;"	v
ATTRIBUTE_UNUSED	include/opcode/nds32.h	/^static const int nds32_r45map[] ATTRIBUTE_UNUSED =$/;"	v
ATTRIBUTE_UNUSED	include/opcode/nds32.h	/^static const int nds32_r54map[] ATTRIBUTE_UNUSED =$/;"	v
ATTRIBUTE_UNUSED	include/opcode/visium.h	/^opcode_table[] ATTRIBUTE_UNUSED =$/;"	v	typeref:struct:opcode_entry
ATTRIBUTE_UNUSED	include/opcode/visium.h	/^static const struct reg_entry fp_reg_table[] ATTRIBUTE_UNUSED =$/;"	v	typeref:struct:fp_reg_table
ATTRIBUTE_UNUSED	include/opcode/visium.h	/^static const struct reg_entry gen_reg_table[] ATTRIBUTE_UNUSED =$/;"	v	typeref:struct:gen_reg_table
ATTRIBUTE_UNUSED	include/opcode/visium.h	/^} cc_table [] ATTRIBUTE_UNUSED =$/;"	v	typeref:struct:cc_entry
ATTRIBUTE_UNUSED	opcodes/epiphany-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_add16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_add_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_addi16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_addi32m ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_addi32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_addir ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_and_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_asr_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_asri32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_b16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_b32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bbeq16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bbeq32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bblt16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bblt32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bblte16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bblte32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bbne16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bbne32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_beq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_beq16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_beq16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_beq32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgt16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgt32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgte16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgte32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgteu16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgteu32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgtu16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bgtu32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bitr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bitr16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bitrl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bl16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blt16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blt32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blte16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blte32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blteu16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_blteu32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bltu16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bltu32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bne16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_bne32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov16EQ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmovEQ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lB ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lBEQ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lBLT ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lBLTE ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lBNE ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lEQ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lGT ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lGTE ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lGTEU ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lGTU ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lLT ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lLTE ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lLTEU ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lLTU ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_cmov_lNE ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_eor_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_absf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_absf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_absf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_addf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_ixf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_loatf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_loatf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_maddf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_msubf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_mulf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_recipf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_recipf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_sqrtf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_f_subf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_fdep_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_fext ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_fext_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_gien ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_addf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_addf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_addf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_maddf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_maddf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_maddf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_msubf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_msubf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_msubf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_mulf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_mulf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_mulf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_subf16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_subf32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_i_subf32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_jr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_jr16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbd16_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbd_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbdpm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbp_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbx ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbx16_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrbx_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrddl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrddl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrddpm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdpm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrdx ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhdpm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrhx ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_ldrx ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lfsr_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsl_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsli32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsr_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsri16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsri32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_lsri32_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_mov16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_mov16r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_mov8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_mov8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movfs_l6 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movfs_ldma ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movfs_lmem ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movfs_lmesh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movtl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts6 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts_l6 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts_ldma ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts_lmem ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movts_lmesh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movtsdma ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movtsmem ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_movtsmesh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_orr_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_rts ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbd_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbdpm_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbp_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strbx_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strd_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdd_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strddl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strddl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strddpm_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdp_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdpm_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strdx_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhd_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhdl0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhdl0_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhdpm_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhds0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhp_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strhx_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strp_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_strx_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_sub_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_subi32m ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_subi32r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_subir ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_swi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_swi_num ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_testsetbt_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_testsetht_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_testsett_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_trap16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/epiphany-opc.c	/^static const CGEN_IFMT ifmt_unimpl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_add2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_addsp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_brad ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_call ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_copld ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_copop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_copst ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_div0s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_div3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_dmovr13 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_dmovr13b ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_dmovr13h ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_enter ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_int ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi20 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi20m ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi32m ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldi8m ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldm0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldm1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldr14 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldr14ub ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldr14uh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldr15 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_ldr15dr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_movdr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_stm0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/fr30-opc.c	/^static const CGEN_IFMT ifmt_stm1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY FR400_MAJOR_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY FR450_MAJOR_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY FR500_MAJOR_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY FR550_MAJOR_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY UNIT_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_addcc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_addicc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_andcr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bar ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bceqlr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bcralr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bctrlr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_beq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_beqlr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bno ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bnolr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_bralr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_break ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cadd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_call ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_callil ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_calll ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ccalll ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cckeq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cckra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ccmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfadds ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfckne ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfckra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfcmps ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfitos ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfmovs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cfstoi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cjmpl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ckeq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ckra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cldbf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_clddf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_clrfr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_clrgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmand ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmbtoh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmbtohe ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmexpdhd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmexpdhw ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmhtob ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmmachu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmmulhs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmnot ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmov ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmovgf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmpb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmpi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmqaddhss ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmqmachu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cmqmulhs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cnot ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_cop1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_csmul ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_faddd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fadds ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbeqlr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbne ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbno ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbnolr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fbralr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fcbeqlr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fcbralr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fckra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fcmpd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fcmps ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fdtoi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fitod ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fitos ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fmovd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fmovs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fnop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_fstoi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftine ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftino ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftira ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftne ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftno ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ftra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_icei ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_icpl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_icul ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_jmpil ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_jmpl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ldbf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ldbfi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ldc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ldd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_lddc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_lddf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_lddfi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_lddi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ldsbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_lrai ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mabshs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_maddaccs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mand ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mbtoh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mclracc_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mcmpsh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mcut ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mcuti ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mdcutssi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mdrotli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mdunpackh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mexpdhd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhdseth ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhdsets ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhsethih ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhsethis ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhsetloh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhsetlos ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mhtob ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mmachu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mmulhs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mnop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mnot ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mov ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_movgf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_movgs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mqmachu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mqmulhs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mqsaths ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mqsllhi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mrdacc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mrdaccg ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mrotli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_munpackh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mwtacc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_mwtaccg ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_not ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_notcr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_rei ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_ret ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_rett ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_scutss ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_sethi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_setlo ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_setlos ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_slass ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_smu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_smul ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_smulcc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_smuli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_smulicc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_teq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tieq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tino ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tira ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tlbpr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tno ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/frv-opc.c	/^static const CGEN_IFMT ifmt_tra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_addcfr_w ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_ireadi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_jmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_loadh_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_loadl_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_page ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_reti ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_sb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_sc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_skip ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_skipb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_snc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_snz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_speed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_sz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/ip2k-opc.c	/^static const CGEN_IFMT ifmt_xorw_l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_add2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_addi2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_andoui ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_andoui2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_avail ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_bbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_bbv ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_bc0f ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_bgez ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_break ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cam36 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cfc0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_chkhdr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cm128ria3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cm128ria4 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cm32and ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_cm32rd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_ctc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_j ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_jalq10 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_jalr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_jq10 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_jr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lb_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lbu_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_ldw_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lh_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_li ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lui ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lulck ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_lw_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m2_dbd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_addu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_and ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_avail ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cam144 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cam288 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cam36 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cam72 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128ria2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128ria3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128ria4 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128sia2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128sia3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm128sia4 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32and ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32andn ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32mlog ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32or ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32ra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32rd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32read ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32ri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32rs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32sa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32sd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32si ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32ss ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm32xor ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64clr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64ra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64rd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64read ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64ri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64ria2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64rs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64sa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64sd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64si ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64sia2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cm64ss ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_cmphdr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_dbd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_dpwt ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_free ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_j ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_lock ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_or ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrla ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrlac ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrlah ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrlau ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrlic ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrlih ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_pkrliu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rba ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rbal ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rbar ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rbil ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_rbir ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_sll ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_slt ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_sltu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_sra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_srl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_sub ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_subu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_swwr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_swwru ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_tstod ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_unlk ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wba ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wbac ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wbau ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wbic ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_wbiu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_m_xor ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_move ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_mrgb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_mrgb2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_mrgbq10 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_mrgbq102 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_not ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_pkrlr1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_ram ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_rbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_rfe ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sb_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sdw_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sh_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sll ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sllv2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_slmv ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_slmv2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_slti ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_slti2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sra2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_subi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_sw_base_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/iq2000-opc.c	/^static const CGEN_IFMT ifmt_syscall ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_addgotoff ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_andhii ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_andi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_b ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_be ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_bi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_break ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_bret ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_lwgotrel ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_mva ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_mvhi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_mvi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_mvui ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_orhigotoffi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_ori ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_rcsr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_sextb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_user ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opc.c	/^static const CGEN_IFMT ifmt_wcsr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_add_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_addgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_addi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_andhii_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_andi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_b_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_be_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_bi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_break_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_bret_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_call_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_calli_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_divu_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_empty_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lbgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lbgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lh_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lhgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lhgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lw_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lwgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lwgotrel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_lwgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_mva_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_mvhi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_mvi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_mvui_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_nop_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_orhigotoffi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_ori_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_rcsr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sbgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sbgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sextb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sh_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_shgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_shgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_sw_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_swgotoff_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_swgprel_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_user_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/lm32-opinst.c	/^static const CGEN_OPINST sfmt_wcsr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-desc.c	/^static const CGEN_ATTR_ENTRY RL_TYPE_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add16_bQ_sp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add16_b_G_sp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add16_wQ_sp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add16_w_G_sp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm16_G ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm3_Q ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm4_Q_16_Unprefixed_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_imm8_S ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_s_imm1_S_an_dst32_1_S_A0_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_add32_l_s_imm1_S_an_dst32_1_S_A1_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_8_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_8_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_16_8_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_basic_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_basic_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_b_imm4_basic_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_8_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_8_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_16_8_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_basic_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_basic_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz16_w_imm4_basic_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_basic_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_basic_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_b_imm4_basic_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_basic_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_basic_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_adjnz32_w_imm4_basic_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_16_cond16_32_bit16_16_16_An_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_16_cond16_32_bit16_16_16_SB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_16_cond16_32_bit16_16_16_absolute ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_8_cond16_24_bit16_16_8_An_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_8_cond16_24_bit16_16_8_FB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_8_cond16_24_bit16_16_8_SB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_8_cond16_24_bit16_An_direct ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_8_cond16_24_bit16_Rn_direct ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_bit16_16_basic_cond16_16_bit16_An_indirect ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm16_c ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_16_Unprefixed_cond32_32_bit32_16_19_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_16_Unprefixed_cond32_32_bit32_16_19_FB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_16_Unprefixed_cond32_32_bit32_16_19_SB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_16_Unprefixed_cond32_32_bit32_16_19_absolute_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_24_Unprefixed_cond32_40_bit32_16_27_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_24_Unprefixed_cond32_40_bit32_16_27_absolute_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_8_Unprefixed_cond32_24_bit32_16_11_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_8_Unprefixed_cond32_24_bit32_16_11_FB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_16_8_Unprefixed_cond32_24_bit32_16_11_SB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_basic_Unprefixed_cond32_16_bit32_An_direct_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_basic_Unprefixed_cond32_16_bit32_An_indirect_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_bit32_basic_Unprefixed_cond32_16_bit32_Rn_direct_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bm32_c ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_brk16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btst16_S_bit16_11_S_bit16_11_SB_relative_S ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btst_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_11_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_11_FB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_11_SB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_19_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_19_FB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_19_SB_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_19_absolute_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_27_An_relative_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_16_27_absolute_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_An_direct_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_An_indirect_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_btsts32_X_bit32_16_Unprefixed_bit32_Rn_direct_Unprefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_16_An_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_16_SB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_16_absolute ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_8_An_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_8_FB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_16_8_SB_relative ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_An_direct ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_An_indirect ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor16_X_bit16_16_bit16_Rn_direct ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_11_An_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_11_FB_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_11_SB_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_19_An_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_19_FB_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_19_SB_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_19_absolute_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_27_An_relative_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_24_27_absolute_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_An_direct_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_An_indirect_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_bxor32_X_bit32_24_Prefixed_bit32_Rn_direct_Prefixed ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_24_QI_Imm_32_QI_basic_Prefixed_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_24_QI_Imm_32_QI_basic_Prefixed_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_24_QI_Imm_32_QI_basic_Prefixed_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_32_QI_Imm_40_QI_24_8_Prefixed_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_32_QI_Imm_40_QI_24_8_Prefixed_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_32_QI_Imm_40_QI_24_8_Prefixed_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_40_QI_Imm_48_QI_24_16_Prefixed_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_40_QI_Imm_48_QI_24_16_Prefixed_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_40_QI_Imm_48_QI_24_16_Prefixed_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_40_QI_Imm_48_QI_24_16_Prefixed_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_48_QI_Imm_56_QI_24_24_Prefixed_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_b_Imm_48_QI_Imm_56_QI_24_24_Prefixed_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_24_HI_Imm_40_HI_basic_Prefixed_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_24_HI_Imm_40_HI_basic_Prefixed_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_24_HI_Imm_40_HI_basic_Prefixed_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_32_HI_Imm_48_HI_24_8_Prefixed_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_32_HI_Imm_48_HI_24_8_Prefixed_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_32_HI_Imm_48_HI_24_8_Prefixed_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_40_HI_Imm_56_HI_24_16_Prefixed_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_40_HI_Imm_56_HI_24_16_Prefixed_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_40_HI_Imm_56_HI_24_16_Prefixed_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_40_HI_Imm_56_HI_24_16_Prefixed_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_48_HI_Imm_64_HI_24_24_Prefixed_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_clip32_w_Imm_48_HI_Imm_64_HI_24_24_Prefixed_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_b_S_src2_r0_QI_src32_2_S_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_b_S_src2_r0_QI_src32_2_S_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_b_S_src2_r0_QI_src32_2_S_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_w_S_src2_r0_HI_src32_2_S_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_w_S_src2_r0_HI_src32_2_S_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_cmp32_w_S_src2_r0_HI_src32_2_S_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_dadc16_b_r0h_r0l ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_dec16_w ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_div32_b_Imm_16_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_div32_w_Imm_16_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_enter16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_enter32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_16_An_relative_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_16_SB_relative_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_16_absolute_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_8_An_relative_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_8_FB_relative_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_16_8_SB_relative_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_An_indirect_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts16_b_16_Ext_dst16_Rn_direct_Ext_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_16_An_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_16_FB_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_16_SB_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_16_absolute_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_24_An_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_24_absolute_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_8_An_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_8_FB_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_16_8_SB_relative_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_An_indirect_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_b_16_ExtUnprefixed_dst32_Rn_direct_ExtUnprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_16_An_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_16_FB_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_16_SB_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_16_absolute_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_24_An_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_24_absolute_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_8_An_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_8_FB_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_16_8_SB_relative_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_An_indirect_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_exts32_w_16_ExtUnprefixed_dst32_Rn_direct_ExtUnprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_extz32_basic_ExtPrefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_fclr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_fclr16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_int16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_int32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jcnd16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jcnd16_5 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jcnd32 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmp16_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmp16_b ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmp16_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmp16_w ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmp32_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmpi16_a_16_dst16_16_16_An_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jmps16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_16sa_SI_dst16_16_16_SB_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_16sa_SI_dst16_16_16_absolute_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_20ar_SI_dst16_16_20_An_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_8_SI_dst16_16_8_An_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_8_SI_dst16_16_8_FB_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_16_8_SI_dst16_16_8_SB_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_basic_SI_dst16_An_direct_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_basic_SI_dst16_An_indirect_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16a_dst16_basic_SI_dst16_Rn_direct_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_jsri16w_dst16_16_20ar_HI_dst16_16_20_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldc16_imm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldc32_imm16_cr1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldc32_imm16_cr2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldc32_imm16_cr3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldctx16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ldipl16_imm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_S_An_src16_2_S_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_S_An_src16_2_S_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_S_An_src16_2_S_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_8_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_8_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_16_8_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_basic_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_basic_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_dst_dspsp_basic_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_b_imm4_Q_16_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_S_imm_a0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_8_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_8_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_16_8_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_basic_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_basic_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_dst_dspsp_basic_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov16_w_imm4_Q_16_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst32_2_S_basic_r1l_dst32_2_S_R0l_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_basic_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_basic_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_dst_dspsp_basic_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_imm4_Q_16_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_r0l_dst32_2_S_16_dst32_2_S_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_r0l_dst32_2_S_8_dst32_2_S_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_b_r0l_dst32_2_S_8_dst32_2_S_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_40_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_40_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_a0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_SI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_basic_Unprefixed_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_basic_Unprefixed_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_l_imm_G_basic_Unprefixed_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_sz_dst32_2_S_16_a1_dst32_2_S_16_absolute_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_sz_dst32_2_S_8_a1_dst32_2_S_8_FB_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_sz_dst32_2_S_8_a1_dst32_2_S_8_SB_relative_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst32_2_S_basic_r1_dst32_2_S_R0_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_basic_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_basic_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_dst_dspsp_basic_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_imm4_Q_16_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_r0_dst32_2_S_16_dst32_2_S_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_r0_dst32_2_S_8_dst32_2_S_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mov32_w_r0_dst32_2_S_8_dst32_2_S_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_16_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_16_FB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_16_SB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_16_absolute_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_24_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_24_absolute_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_8_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_8_FB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_16_8_SB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mova32_src_a1_dst32_An_indirect_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_movhh32_src_r0l_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulex_dst32_R3_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_16_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_16_FB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_16_SB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_16_absolute_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_24_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_24_absolute_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_8_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_8_FB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_24_8_SB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_An_direct_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_An_indirect_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_mulu_l_dst32_Rn_direct_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_not16_b_s_dst16_3_S_8_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_not16_b_s_dst16_3_S_8_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_not16_b_s_dst16_3_S_8_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_not16_b_s_dst16_3_S_R0h_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_not16_b_s_dst16_3_S_R0l_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_or16_b_S_r0l_r0h_srcdst16_r0l_r0h_S_derived ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_or16_b_S_src2_src16_2_S_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_or16_b_S_src2_src16_2_S_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_or16_b_S_src2_src16_2_S_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_popc16_imm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_popc32_imm16_cr1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_popc32_imm16_cr2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_popm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_push16_b_s_an_An16_push_S_derived ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_push16_b_s_rn_Rn16_push_S_derived ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_push32_l_imm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_16_An_relative_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_16_SB_relative_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_16_absolute_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_8_An_relative_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_8_FB_relative_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_16_8_SB_relative_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha16_16_Mova_dst16_An_indirect_Mova_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_16_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_16_FB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_16_SB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_16_absolute_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_24_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_24_absolute_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_8_An_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_8_FB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_16_8_SB_relative_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pusha32_16_Unprefixed_Mova_dst32_An_indirect_Unprefixed_Mova_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_pushm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_b_16_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_rorc16_w_16_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_16_Prefixed_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_16_Prefixed_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_16_Prefixed_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_16_Prefixed_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_24_Prefixed_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_24_Prefixed_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_8_Prefixed_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_8_Prefixed_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_24_8_Prefixed_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_basic_Prefixed_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_basic_Prefixed_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_b_imm_G_basic_Prefixed_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_16_Prefixed_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_16_Prefixed_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_16_Prefixed_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_16_Prefixed_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_24_Prefixed_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_24_Prefixed_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_8_Prefixed_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_8_Prefixed_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_24_8_Prefixed_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_basic_Prefixed_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_basic_Prefixed_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbb32_w_imm_G_basic_Prefixed_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_8_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_8_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_16_8_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_basic_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_basic_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_b_imm4_basic_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_8_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_8_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_16_8_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_basic_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_basic_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz16_w_imm4_basic_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_basic_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_basic_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_b_imm4_basic_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_basic_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_basic_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sbjnz32_w_imm4_basic_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sccnd_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_sha16_L_imm_r2r0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_dst_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_b_imm4_Q_16_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_dst_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl16_w_imm4_Q_16_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_dst_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_b_imm4_Q_16_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_l_dst_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_dst_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_shl32_w_imm4_Q_16_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc16_src_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr1_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr2_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_16_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_16_FB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_16_SB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_16_absolute_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_24_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_24_absolute_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_8_An_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_8_FB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_24_8_SB_relative_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_An_direct_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_An_indirect_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stc32_src_cr3_dst32_Rn_direct_Prefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_16_u20a0_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_16_u20a0_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_16_u20a0_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_8_u20a0_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_8_u20a0_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_16_8_u20a0_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_basic_u20a0_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_basic_u20a0_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_b_basic_u20a0_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_16_u20a0_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_16_u20a0_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_16_u20a0_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_8_u20a0_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_8_u20a0_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_16_8_u20a0_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_basic_u20a0_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_basic_u20a0_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_ste_w_basic_u20a0_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stz16_b_S_imm8_dst3_dst16_3_S_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stz16_b_S_imm8_dst3_dst16_3_S_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stz16_b_S_imm8_dst3_dst16_3_S_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stz16_b_S_imm8_dst3_dst16_3_S_R0h_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stz16_b_S_imm8_dst3_dst16_3_S_R0l_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx16_imm8_imm8_abs16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx16_imm8_imm8_dsp8fb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx16_imm8_imm8_dsp8sb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx16_imm8_imm8_r0h ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_16_QI_Imm_24_QI_basic_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_16_QI_Imm_24_QI_basic_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_16_QI_Imm_24_QI_basic_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_24_QI_Imm_32_QI_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_24_QI_Imm_32_QI_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_24_QI_Imm_32_QI_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_32_QI_Imm_40_QI_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_32_QI_Imm_40_QI_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_32_QI_Imm_40_QI_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_32_QI_Imm_40_QI_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_40_QI_Imm_48_QI_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_b_Imm_40_QI_Imm_48_QI_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_16_HI_Imm_32_HI_basic_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_16_HI_Imm_32_HI_basic_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_16_HI_Imm_32_HI_basic_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_24_HI_Imm_40_HI_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_24_HI_Imm_40_HI_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_24_HI_Imm_40_HI_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_32_HI_Imm_48_HI_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_32_HI_Imm_48_HI_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_32_HI_Imm_48_HI_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_32_HI_Imm_48_HI_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_40_HI_Imm_56_HI_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_stzx32_w_Imm_40_HI_Imm_56_HI_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_basic_Unprefixed_dst32_An_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_basic_Unprefixed_dst32_An_indirect_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_subx32_imm_G_basic_Unprefixed_dst32_Rn_direct_Unprefixed_SI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_40_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_48_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_48_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_32_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_16_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_24_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_24_absolute_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_An_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_FB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_24_8_SB_relative_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_An_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_An_indirect_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_QI_dst32_Rn_direct_Prefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_imm_S_2_S_16_dst32_2_S_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_imm_S_2_S_8_dst32_2_S_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_imm_S_2_S_8_dst32_2_S_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_b_imm_S_2_S_basic_dst32_2_S_R0l_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_An_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_FB_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_SB_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_40_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_16_Prefixed_40_Prefixed_src32_24_16_absolute_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_48_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_An_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_48_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_24_Prefixed_48_Prefixed_src32_24_24_absolute_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_An_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_FB_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_32_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_24_8_Prefixed_32_Prefixed_src32_24_8_SB_relative_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_direct_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_An_indirect_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_16_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_16_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_16_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_16_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_24_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_24_absolute_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_8_An_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_8_FB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_24_8_SB_relative_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_An_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_An_indirect_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_basic_Prefixed_24_Prefixed_src32_Rn_direct_Prefixed_HI_dst32_Rn_direct_Prefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_imm_S_2_S_16_dst32_2_S_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_imm_S_2_S_8_dst32_2_S_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_imm_S_2_S_8_dst32_2_S_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_tst32_w_imm_S_2_S_basic_dst32_2_S_R0_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16b_r1h_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg16w_r3_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32b_r1h_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xchg32w_r3_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_32_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_An_relative_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_32_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_SB_relative_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_32_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_16_32_src16_16_16_absolute_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_24_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_An_relative_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_24_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_FB_relative_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_24_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_16_8_24_src16_16_8_SB_relative_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_direct_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_An_indirect_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_basic_16_src16_Rn_direct_QI_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_16_dst16_16_16_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_16_dst16_16_16_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_16_dst16_16_16_absolute_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_8_dst16_16_8_An_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_8_dst16_16_8_FB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_16_8_dst16_16_8_SB_relative_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_basic_dst16_An_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_basic_dst16_An_indirect_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_b_imm_G_basic_dst16_Rn_direct_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_32_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_An_relative_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_32_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_SB_relative_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_32_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_16_32_src16_16_16_absolute_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_24_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_An_relative_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_24_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_FB_relative_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_24_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_16_8_24_src16_16_8_SB_relative_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_direct_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_An_indirect_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_basic_16_src16_Rn_direct_HI_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_16_dst16_16_16_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_16_dst16_16_16_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_16_dst16_16_16_absolute_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_8_dst16_16_8_An_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_8_dst16_16_8_FB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_16_8_dst16_16_8_SB_relative_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_basic_dst16_An_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_basic_dst16_An_indirect_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor16_w_imm_G_basic_dst16_Rn_direct_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_32_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_40_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_40_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_24_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_QI_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_basic_Unprefixed_dst32_An_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_basic_Unprefixed_dst32_An_indirect_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_b_imm_G_basic_Unprefixed_dst32_Rn_direct_Unprefixed_QI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_32_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_An_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_32_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_FB_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_32_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_SB_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_32_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_16_Unprefixed_32_Unprefixed_src32_16_16_absolute_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_40_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_An_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_40_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_24_Unprefixed_40_Unprefixed_src32_16_24_absolute_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_24_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_An_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_24_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_FB_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_24_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_16_8_Unprefixed_24_Unprefixed_src32_16_8_SB_relative_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_direct_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_An_indirect_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_basic_Unprefixed_16_Unprefixed_src32_Rn_direct_Unprefixed_HI_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_16_Unprefixed_dst32_16_16_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_16_Unprefixed_dst32_16_16_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_16_Unprefixed_dst32_16_16_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_16_Unprefixed_dst32_16_16_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_24_Unprefixed_dst32_16_24_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_24_Unprefixed_dst32_16_24_absolute_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_8_Unprefixed_dst32_16_8_An_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_8_Unprefixed_dst32_16_8_FB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_16_8_Unprefixed_dst32_16_8_SB_relative_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_basic_Unprefixed_dst32_An_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_basic_Unprefixed_dst32_An_indirect_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32c-opc.c	/^static const CGEN_IFMT ifmt_xor32_w_imm_G_basic_Unprefixed_dst32_Rn_direct_Unprefixed_HI ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-desc.c	/^static const CGEN_ATTR_ENTRY PIPE_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_add3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_addv3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_and3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bc24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bc24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bc8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bc8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bcl24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bcl8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_beq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_beqz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bl24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bl8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bnc24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bnc8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bncl24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bncl8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bra24r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bra8r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_bset ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_btst ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_clrpsw ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_cmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_cmpi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_cmpz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_div ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_jc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ld24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ld_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ld_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldb_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldb_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldh_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldh_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldi16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldi16a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldi8a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldub_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_ldub_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_lduh_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_lduh_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_machi_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvfachi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvfachi_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvfc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvtachi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvtachi_a ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_mvtc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_or3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_pop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_push ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_rac_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_rac_ds ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_rac_dsi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_rach_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_rach_ds ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_satb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_seth ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_slli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_st_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_st_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_st_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_stb_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_stb_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_sth_2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_sth_d2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opc.c	/^static const CGEN_IFMT ifmt_trap ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_add3_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_add_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_addi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_addv3_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_addv_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_addx_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_and3_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bc24_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bc8_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bcl24_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bcl8_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_beq_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_beqz_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bl24_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bl8_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bra24_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bra8_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_bset_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_btst_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_clrpsw_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_cmp_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_cmpi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_cmpz_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_div_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_empty_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_jc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_jl_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_jmp_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ld24_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ld_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ld_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ld_plus_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldb_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldh_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldh_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldi16_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_ldi8_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_lock_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_machi_a_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_machi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_macwu1_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mulhi_a_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mulhi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mulwu1_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mv_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvfachi_a_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvfachi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvfc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvtachi_a_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvtachi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_mvtc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_nop_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_or3_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_rac_dsi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_rac_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_rte_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sadd_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sat_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_satb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_seth_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_setpsw_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sll3_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_slli_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_st_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_st_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_st_plus_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_stb_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_stb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_stb_plus_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sth_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sth_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_sth_plus_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_trap_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/m32r-opinst.c	/^static const CGEN_OPINST sfmt_unlock_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY ALIGN_attr [] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY CDATA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY CONFIG_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY CPTYPE_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY CRET_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY LATENCY_attr [] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY SLOTS_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_add3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_add3i ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_bcpeq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_beq ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_beqi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_beqz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_bra ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_bsetm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_bsr24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_c0nop_P0_P0S ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_casb3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cdsrli3_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cdsrli3_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_clip ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cmov_crn_rm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cmov_crn_rm_p0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cmovc_ccrn_rm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cmovc_ccrn_rm_p0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpadd3_b_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpadd3_b_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpccadd_b_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpcmpeqz_b_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpcmpeqz_b_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpfmulia1s0u_b_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpfmulia1u_b_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpfsftbi_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpfsftbi_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmov_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmov_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovfrcsar0_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovfrcsar0_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovi_b_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovi_b_P0S_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovi_h_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmoviu_h_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmoviu_w_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpmovtocsar0_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_b_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_b_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_h_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_h_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_w_C3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrli3_w_P0_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrlia0_P0S ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_cpsrlia1_P1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_dsp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_dsp0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_dsp1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_erepeat ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_extb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_jmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_jmp24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lb16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lbu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lbu16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lbu16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lbu_tp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lbucpa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lh16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lhu ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lhu16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lhu16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lhu_tp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lhucpa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lmcp16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lw16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_lwcp16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_madd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_mov ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_movi16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_movi8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_movu16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_movu24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_pref ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_prefd ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_repeat ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_ret ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sb16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sb16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sb_tp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sbcp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sh16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sh16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sh_tp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sim_syscall ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_slt3i ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_smcp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_smcp16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_smcp16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_smcpa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_ssarb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_stc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_stc_lp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_stcb_r ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw24 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw_sp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_sw_tp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_swcp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_swcp16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_swcp16_0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_swcpa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_swi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mep-opc.c	/^static const CGEN_IFMT ifmt_uci ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_add ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_addi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_addui ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_brlt ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_cbcast ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_dbnz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_dfbc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_dfbr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_dupcbcast ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_dwfb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_ei ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcbdr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcbinc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcbincrs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcbincs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_fbcci ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_interleaver ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_jal ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_jmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_ldctxt ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_ldfb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_ldui ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_loop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_loopi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mfbcb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mfbcbincrs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mfbcbincs ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mfbcci ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mrcfbcb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mwfbinc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_mwfbincr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_nop ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_rcfbcb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_rcrisc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_rcxmode ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_reti ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_si ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_stw ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_wfb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_wfbi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_wfbinc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/mt-opc.c	/^static const CGEN_IFMT ifmt_wfbincr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_and ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_cmov ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_exths ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_j ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_jr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_lwz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_mac ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_maci ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_macrc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_mfspr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_movhi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_msync ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_mtspr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_nop_imm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_rfe ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_sfgts ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_sfgtsi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_sll ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_slli ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_sw ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_swa ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_l_trap ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_add_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_add_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_cust1_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_cust1_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_eq_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_ftoi_d ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_ftoi_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opc.c	/^static const CGEN_IFMT ifmt_lf_itof_s ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_empty_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_add_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_addc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_addi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_addic_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_and_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_bnf_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_cmov_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_div_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_exths_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_ff1_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_j_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_jal_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_jalr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_jr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lbs_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lbz_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lhs_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lhz_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lwa_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lws_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_lwz_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_mac_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_maci_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_macrc_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_mfspr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_movhi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_msync_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_mtspr_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_nop_imm_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sb_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sfgts_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sfgtsi_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sh_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sll_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_slli_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_sw_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_swa_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_trap_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_l_xori_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_add_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_add_s_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_eq_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_eq_s_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_ftoi_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_ftoi_s_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_itof_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_itof_s_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_madd_d_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/or1k-opinst.c	/^static const CGEN_OPINST sfmt_lf_madd_s_ops[] ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-desc.c	/^static const CGEN_ATTR_ENTRY PIPE_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_add2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addb2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbrhpag3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbrm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbrm2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbrpag ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addbrpof ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrbhpof ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrhpof ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrhpof3 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrm2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrpag ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_addrpof ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_atomic ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_bclr0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_bclr18 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_bfldh ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_bfldl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_bmov ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_calla0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_calla_ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_callr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_callseg ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_cmpd1ri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_cmpri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_cpl ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_cplb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_div ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_extp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_extp1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_extpg1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_exts1 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jb ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmpa0 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmpa_ ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmpi ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmpr_nenz ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmps ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_jmpseg ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_mov9i ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movb9i ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movbr2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movbri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movbspofmr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movbsrpofm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movehm10 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movehm5 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movehm6 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movehm7 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movehm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_movri11 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_muls ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_pcall ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_ret ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_reti ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_retp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_srstm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xc16x-opc.c	/^static const CGEN_IFMT ifmt_trap ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_addgrimm4 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bcc ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bccgrgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bccgrimm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bccimm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bngrgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bngrimm4 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bnhmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_bnlmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_br ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_decgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_empty ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_incgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_incgrimm2 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_iret ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_jmp ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_jmpf ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movfgrgrii ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movgrgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movgrgri ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movgrgrii ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movgrimm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movgrimm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movhgrmem ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movhmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movimm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movlgrmem ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movlmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movlowgr ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movwgrimm16 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movwgrimm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_movwimm8 ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_set1hmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	opcodes/xstormy16-opc.c	/^static const CGEN_IFMT ifmt_set1lmemimm ATTRIBUTE_UNUSED = {$/;"	v	file:
ATTRIBUTE_UNUSED	sim/cris/cris-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	sim/cris/cris-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	sim/sh64/sh-desc.c	/^static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	sim/sh64/sh-desc.c	/^static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	sim/sh64/sh-desc.c	/^static const CGEN_ATTR_ENTRY SH4A_GROUP_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED	sim/sh64/sh-desc.c	/^static const CGEN_ATTR_ENTRY SH4_GROUP_attr[] ATTRIBUTE_UNUSED =$/;"	v	file:
ATTRIBUTE_UNUSED_LABEL	include/ansidecl.h	130;"	d
ATTRIBUTE_UNUSED_LABEL	include/ansidecl.h	132;"	d
ATTRIBUTE_UNUSED_LABEL	include/ansidecl.h	136;"	d
ATTRIBUTE_UNUSED_LABEL	include/ansidecl.h	138;"	d
ATTRIBUTE_USED	gdb/testsuite/gdb.cp/cpexprs.cc	320;"	d	file:
ATTRIBUTE_USED	gdb/testsuite/gdb.cp/cpexprs.cc	322;"	d	file:
ATTRS_ARC_H	include/opcode/arc-attrs.h	24;"	d
ATTR_ALL	opcodes/nds32-asm.h	170;"	d
ATTR_ALLOC_CHUNK	bfd/dwarf2.c	387;"	d	file:
ATTR_ALLOC_CHUNK	gdb/dwarf2read.c	1326;"	d	file:
ATTR_NOINLINE	gdb/gdbserver/tracepoint.h	30;"	d
ATTR_NOINLINE	gdb/gdbserver/tracepoint.h	33;"	d
ATTR_NONE	opcodes/nds32-asm.h	167;"	d
ATTR_PACKED	gdb/gdbserver/tracepoint.c	/^} ATTR_PACKED;$/;"	v	typeref:struct:traceframe
ATTR_PACKED	gdb/gdbserver/tracepoint.c	941;"	d	file:
ATTR_PACKED	gdb/gdbserver/tracepoint.c	943;"	d	file:
ATTR_PCREL	opcodes/nds32-asm.h	168;"	d
ATTR_TYPE_FLAG_ERROR	bfd/elf-bfd.h	1711;"	d
ATTR_TYPE_FLAG_INT_VAL	bfd/elf-bfd.h	1708;"	d
ATTR_TYPE_FLAG_NO_DEFAULT	bfd/elf-bfd.h	1710;"	d
ATTR_TYPE_FLAG_STR_VAL	bfd/elf-bfd.h	1709;"	d
ATTR_TYPE_HAS_ERROR	bfd/elf-bfd.h	1716;"	d
ATTR_TYPE_HAS_INT_VAL	bfd/elf-bfd.h	1713;"	d
ATTR_TYPE_HAS_NO_DEFAULT	bfd/elf-bfd.h	1715;"	d
ATTR_TYPE_HAS_STR_VAL	bfd/elf-bfd.h	1714;"	d
ATTR_USED	gdb/gdbserver/tracepoint.h	29;"	d
ATTR_USED	gdb/gdbserver/tracepoint.h	32;"	d
ATTR_V2UP	opcodes/nds32-asm.h	171;"	d
ATTR_V3	opcodes/nds32-asm.h	173;"	d
ATTR_V3MEX_V1	opcodes/nds32-asm.h	174;"	d
ATTR_V3MEX_V2	opcodes/nds32-asm.h	175;"	d
ATTR_V3MUP	opcodes/nds32-asm.h	172;"	d
ATTSyntax	opcodes/i386-opc.h	/^  ATTSyntax,$/;"	e	enum:__anon67
AT_ADI_BLKSZ	gdb/sparc64-tdep.c	76;"	d	file:
AT_ADI_NBITS	gdb/sparc64-tdep.c	79;"	d	file:
AT_ADI_UEONADI	gdb/sparc64-tdep.c	82;"	d	file:
AT_BASE	include/elf/common.h	1115;"	d
AT_BASE_PLATFORM	include/elf/common.h	1133;"	d
AT_CLKTCK	include/elf/common.h	1123;"	d
AT_DCACHEBSIZE	include/elf/common.h	1128;"	d
AT_EGID	include/elf/common.h	1122;"	d
AT_ENTRY	include/elf/common.h	1117;"	d
AT_ENTRY_POINT	gdb/inferior.h	275;"	d
AT_EUID	include/elf/common.h	1120;"	d
AT_EXECFD	include/elf/common.h	1110;"	d
AT_EXECFN	include/elf/common.h	1137;"	d
AT_FLAGS	include/elf/common.h	1116;"	d
AT_FPUCW	include/elf/common.h	1127;"	d
AT_FREEBSD_CANARY	include/elf/common.h	1156;"	d
AT_FREEBSD_CANARYLEN	include/elf/common.h	1157;"	d
AT_FREEBSD_EHDRFLAGS	include/elf/common.h	1164;"	d
AT_FREEBSD_EXECPATH	include/elf/common.h	1155;"	d
AT_FREEBSD_HWCAP	include/elf/common.h	1165;"	d
AT_FREEBSD_NCPUS	include/elf/common.h	1159;"	d
AT_FREEBSD_OSRELDATE	include/elf/common.h	1158;"	d
AT_FREEBSD_PAGESIZES	include/elf/common.h	1160;"	d
AT_FREEBSD_PAGESIZESLEN	include/elf/common.h	1161;"	d
AT_FREEBSD_STACKPROT	include/elf/common.h	1163;"	d
AT_FREEBSD_TIMEKEEP	include/elf/common.h	1162;"	d
AT_FUNC_F1	gdb/gnulib/import/fstatat.c	122;"	d	file:
AT_FUNC_F1	gdb/gnulib/import/fstatat.c	129;"	d	file:
AT_FUNC_F2	gdb/gnulib/import/fstatat.c	123;"	d	file:
AT_FUNC_F2	gdb/gnulib/import/fstatat.c	130;"	d	file:
AT_FUNC_NAME	gdb/gnulib/import/at-func.c	/^AT_FUNC_NAME (int fd, char const *file AT_FUNC_POST_FILE_PARAM_DECLS)$/;"	f
AT_FUNC_NAME	gdb/gnulib/import/fstatat.c	121;"	d	file:
AT_FUNC_NAME	gdb/gnulib/import/fstatat.c	128;"	d	file:
AT_FUNC_POST_FILE_ARGS	gdb/gnulib/import/fstatat.c	126;"	d	file:
AT_FUNC_POST_FILE_ARGS	gdb/gnulib/import/fstatat.c	133;"	d	file:
AT_FUNC_POST_FILE_PARAM_DECLS	gdb/gnulib/import/fstatat.c	125;"	d	file:
AT_FUNC_POST_FILE_PARAM_DECLS	gdb/gnulib/import/fstatat.c	132;"	d	file:
AT_FUNC_USE_F1_COND	gdb/gnulib/import/fstatat.c	124;"	d	file:
AT_FUNC_USE_F1_COND	gdb/gnulib/import/fstatat.c	131;"	d	file:
AT_GID	include/elf/common.h	1121;"	d
AT_HWCAP	include/elf/common.h	1125;"	d
AT_HWCAP2	include/elf/common.h	1136;"	d
AT_ICACHEBSIZE	include/elf/common.h	1129;"	d
AT_IGNORE	include/elf/common.h	1109;"	d
AT_IGNOREPPC	include/elf/common.h	1131;"	d
AT_L1D_CACHESHAPE	include/elf/common.h	1151;"	d
AT_L1I_CACHESHAPE	include/elf/common.h	1150;"	d
AT_L2_CACHESHAPE	include/elf/common.h	1152;"	d
AT_L3_CACHESHAPE	include/elf/common.h	1153;"	d
AT_NOTELF	include/elf/common.h	1118;"	d
AT_NULL	include/elf/common.h	1108;"	d
AT_PAGESZ	include/elf/common.h	1114;"	d
AT_PHDR	include/elf/common.h	1111;"	d
AT_PHENT	include/elf/common.h	1112;"	d
AT_PHNUM	include/elf/common.h	1113;"	d
AT_PLATFORM	include/elf/common.h	1124;"	d
AT_PUSH	sim/bfin/interp.c	1080;"	d	file:
AT_PUSH	sim/bfin/interp.c	1106;"	d	file:
AT_RANDOM	include/elf/common.h	1135;"	d
AT_SECURE	include/elf/common.h	1132;"	d
AT_STRINGS_BEG	libiberty/regex.c	5292;"	d	file:
AT_STRINGS_BEG	libiberty/regex.c	8188;"	d	file:
AT_STRINGS_END	libiberty/regex.c	5293;"	d	file:
AT_STRINGS_END	libiberty/regex.c	8189;"	d	file:
AT_SUN_AUXFLAGS	include/elf/common.h	1186;"	d
AT_SUN_CPU	include/elf/common.h	1180;"	d
AT_SUN_EMUL_ENTRY	include/elf/common.h	1181;"	d
AT_SUN_EMUL_EXECFD	include/elf/common.h	1182;"	d
AT_SUN_EXECNAME	include/elf/common.h	1183;"	d
AT_SUN_GID	include/elf/common.h	1169;"	d
AT_SUN_HWCAP	include/elf/common.h	1176;"	d
AT_SUN_HWCAP	include/elf/common.h	1177;"	d
AT_SUN_IFLUSH	include/elf/common.h	1179;"	d
AT_SUN_LDDATA	include/elf/common.h	1185;"	d
AT_SUN_LDELF	include/elf/common.h	1171;"	d
AT_SUN_LDNAME	include/elf/common.h	1173;"	d
AT_SUN_LDSHDR	include/elf/common.h	1172;"	d
AT_SUN_LPAGESZ	include/elf/common.h	1174;"	d
AT_SUN_MMU	include/elf/common.h	1184;"	d
AT_SUN_PLATFORM	include/elf/common.h	1175;"	d
AT_SUN_RGID	include/elf/common.h	1170;"	d
AT_SUN_RUID	include/elf/common.h	1168;"	d
AT_SUN_UID	include/elf/common.h	1167;"	d
AT_SYSINFO	include/elf/common.h	1140;"	d
AT_SYSINFO_EHDR	include/elf/common.h	1141;"	d
AT_UCACHEBSIZE	include/elf/common.h	1130;"	d
AT_UID	include/elf/common.h	1119;"	d
AT_abstract_origin	include/elf/dwarf.h	/^    AT_abstract_origin		= (0x02b0|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_bit_offset	include/elf/dwarf.h	/^    AT_bit_offset		= (0x00c0|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_bit_size	include/elf/dwarf.h	/^    AT_bit_size			= (0x00d0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_body_begin	include/elf/dwarf.h	/^    AT_body_begin		= (0x8040|FORM_ADDR),$/;"	e	enum:dwarf_attribute
AT_body_end	include/elf/dwarf.h	/^    AT_body_end			= (0x8050|FORM_ADDR)$/;"	e	enum:dwarf_attribute
AT_byte_size	include/elf/dwarf.h	/^    AT_byte_size		= (0x00b0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_common_reference	include/elf/dwarf.h	/^    AT_common_reference		= (0x01a0|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_comp_dir	include/elf/dwarf.h	/^    AT_comp_dir			= (0x01b0|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_const_value_block2	include/elf/dwarf.h	/^        AT_const_value_block2	= (0x01c0|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_const_value_block4	include/elf/dwarf.h	/^        AT_const_value_block4	= (0x01c0|FORM_BLOCK4),$/;"	e	enum:dwarf_attribute
AT_const_value_data2	include/elf/dwarf.h	/^        AT_const_value_data2	= (0x01c0|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_const_value_data4	include/elf/dwarf.h	/^        AT_const_value_data4	= (0x01c0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_const_value_data8	include/elf/dwarf.h	/^        AT_const_value_data8	= (0x01c0|FORM_DATA8),$/;"	e	enum:dwarf_attribute
AT_const_value_string	include/elf/dwarf.h	/^        AT_const_value_string	= (0x01c0|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_containing_type	include/elf/dwarf.h	/^    AT_containing_type		= (0x01d0|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_default_value_addr	include/elf/dwarf.h	/^        AT_default_value_addr	= (0x01e0|FORM_ADDR),$/;"	e	enum:dwarf_attribute
AT_default_value_data2	include/elf/dwarf.h	/^        AT_default_value_data2	= (0x01e0|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_default_value_data4	include/elf/dwarf.h	/^        AT_default_value_data4	= (0x01e0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_default_value_data8	include/elf/dwarf.h	/^        AT_default_value_data8	= (0x01e0|FORM_DATA8),$/;"	e	enum:dwarf_attribute
AT_default_value_string	include/elf/dwarf.h	/^        AT_default_value_string	= (0x01e0|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_discr	include/elf/dwarf.h	/^    AT_discr			= (0x0150|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_discr_value	include/elf/dwarf.h	/^    AT_discr_value		= (0x0160|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_element_list	include/elf/dwarf.h	/^    AT_element_list		= (0x00f0|FORM_BLOCK4),$/;"	e	enum:dwarf_attribute
AT_friends	include/elf/dwarf.h	/^    AT_friends			= (0x01f0|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_fund_type	include/elf/dwarf.h	/^    AT_fund_type		= (0x0050|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_hi_user	include/elf/dwarf.h	174;"	d
AT_high_pc	include/elf/dwarf.h	/^    AT_high_pc			= (0x0120|FORM_ADDR),$/;"	e	enum:dwarf_attribute
AT_inline	include/elf/dwarf.h	/^    AT_inline			= (0x0200|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_is_optional	include/elf/dwarf.h	/^    AT_is_optional		= (0x0210|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_language	include/elf/dwarf.h	/^    AT_language			= (0x0130|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_lo_user	include/elf/dwarf.h	173;"	d
AT_location	include/elf/dwarf.h	/^    AT_location			= (0x0020|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_low_pc	include/elf/dwarf.h	/^    AT_low_pc			= (0x0110|FORM_ADDR),$/;"	e	enum:dwarf_attribute
AT_lower_bound_data2	include/elf/dwarf.h	/^        AT_lower_bound_data2	= (0x0220|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_lower_bound_data4	include/elf/dwarf.h	/^        AT_lower_bound_data4	= (0x0220|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_lower_bound_data8	include/elf/dwarf.h	/^        AT_lower_bound_data8	= (0x0220|FORM_DATA8),$/;"	e	enum:dwarf_attribute
AT_lower_bound_ref	include/elf/dwarf.h	/^        AT_lower_bound_ref	= (0x0220|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_mac_info	include/elf/dwarf.h	/^    AT_mac_info			= (0x8020|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_member	include/elf/dwarf.h	/^    AT_member			= (0x0140|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_mod_fund_type	include/elf/dwarf.h	/^    AT_mod_fund_type		= (0x0060|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_mod_u_d_type	include/elf/dwarf.h	/^    AT_mod_u_d_type		= (0x0080|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_name	include/elf/dwarf.h	/^    AT_name			= (0x0030|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_ordering	include/elf/dwarf.h	/^    AT_ordering			= (0x0090|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_private	include/elf/dwarf.h	/^    AT_private			= (0x0240|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_producer	include/elf/dwarf.h	/^    AT_producer			= (0x0250|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_program	include/elf/dwarf.h	/^    AT_program			= (0x0230|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_protected	include/elf/dwarf.h	/^    AT_protected		= (0x0260|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_prototyped	include/elf/dwarf.h	/^    AT_prototyped		= (0x0270|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_public	include/elf/dwarf.h	/^    AT_public			= (0x0280|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_pure_virtual	include/elf/dwarf.h	/^    AT_pure_virtual		= (0x0290|FORM_STRING),$/;"	e	enum:dwarf_attribute
AT_return_addr	include/elf/dwarf.h	/^    AT_return_addr		= (0x02a0|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_sf_names	include/elf/dwarf.h	/^    AT_sf_names			= (0x8000|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_sibling	include/elf/dwarf.h	/^    AT_sibling			= (0x0010|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_src_coords	include/elf/dwarf.h	/^    AT_src_coords		= (0x8030|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_src_info	include/elf/dwarf.h	/^    AT_src_info			= (0x8010|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_start_scope	include/elf/dwarf.h	/^    AT_start_scope		= (0x02c0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_stmt_list	include/elf/dwarf.h	/^    AT_stmt_list		= (0x0100|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_stride_size	include/elf/dwarf.h	/^    AT_stride_size		= (0x02e0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_string_length	include/elf/dwarf.h	/^    AT_string_length		= (0x0190|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_subscr_data	include/elf/dwarf.h	/^    AT_subscr_data		= (0x00a0|FORM_BLOCK2),$/;"	e	enum:dwarf_attribute
AT_upper_bound_data2	include/elf/dwarf.h	/^        AT_upper_bound_data2	= (0x02f0|FORM_DATA2),$/;"	e	enum:dwarf_attribute
AT_upper_bound_data4	include/elf/dwarf.h	/^        AT_upper_bound_data4	= (0x02f0|FORM_DATA4),$/;"	e	enum:dwarf_attribute
AT_upper_bound_data8	include/elf/dwarf.h	/^        AT_upper_bound_data8	= (0x02f0|FORM_DATA8),$/;"	e	enum:dwarf_attribute
AT_upper_bound_ref	include/elf/dwarf.h	/^        AT_upper_bound_ref	= (0x02f0|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_user_def_type	include/elf/dwarf.h	/^    AT_user_def_type		= (0x0070|FORM_REF),$/;"	e	enum:dwarf_attribute
AT_virtual	include/elf/dwarf.h	/^    AT_virtual			= (0x0300|FORM_STRING),$/;"	e	enum:dwarf_attribute
AU	opcodes/msp430-decode.c	45;"	d	file:
AU	opcodes/rl78-decode.c	55;"	d	file:
AU	opcodes/rx-decode.c	145;"	d	file:
AUDIBLE_BELL	readline/rldefs.h	124;"	d
AUDIO	opcodes/nds32-asm.h	299;"	d
AUTOINCR_BIT	include/opcode/cris.h	124;"	d
AUTOINC_MODE	gdb/cris-tdep.c	/^  AUTOINC_MODE  = 3$/;"	e	enum:cris_addressing_modes	file:
AUTO_BOOLEAN_AUTO	gdb/defs.h	/^  AUTO_BOOLEAN_AUTO$/;"	e	enum:auto_boolean
AUTO_BOOLEAN_FALSE	gdb/defs.h	/^  AUTO_BOOLEAN_FALSE,$/;"	e	enum:auto_boolean
AUTO_BOOLEAN_TRUE	gdb/defs.h	/^  AUTO_BOOLEAN_TRUE,$/;"	e	enum:auto_boolean
AUTO_DEMANGLING	include/demangle.h	114;"	d
AUTO_DEMANGLING_STYLE_STRING	include/demangle.h	99;"	d
AUTO_LOAD_H	gdb/auto-load.h	21;"	d
AUTO_OVERLAY	bfd/elf32-spu.h	34;"	d
AUTO_RELINK	bfd/elf32-spu.h	35;"	d
AUTO_SECTION_NAME	gdb/auto-load.c	51;"	d	file:
AUXENT	include/coff/external.h	262;"	d
AUXENT	include/coff/rs6000.h	208;"	d
AUXENT	include/coff/rs6k64.h	193;"	d
AUXENT	include/coff/ti.h	469;"	d
AUXENT_BIGOBJ	include/coff/pe.h	414;"	d
AUXESZ	include/coff/external.h	263;"	d
AUXESZ	include/coff/rs6000.h	209;"	d
AUXESZ	include/coff/rs6k64.h	194;"	d
AUXESZ	include/coff/ti.h	470;"	d
AUXESZ_BIGOBJ	include/coff/pe.h	415;"	d
AUXREG	include/opcode/arc.h	/^  AUXREG,$/;"	e	enum:__anon1255
AUXU	include/coff/sym.h	/^	} AUXU, *pAUXU;$/;"	t	typeref:union:__anon1571
AUXV_FORMAT_DEC	gdb/auxv.h	/^enum auxv_format { AUXV_FORMAT_DEC, AUXV_FORMAT_HEX, AUXV_FORMAT_STR };$/;"	e	enum:auxv_format
AUXV_FORMAT_HEX	gdb/auxv.h	/^enum auxv_format { AUXV_FORMAT_DEC, AUXV_FORMAT_HEX, AUXV_FORMAT_STR };$/;"	e	enum:auxv_format
AUXV_FORMAT_STR	gdb/auxv.h	/^enum auxv_format { AUXV_FORMAT_DEC, AUXV_FORMAT_HEX, AUXV_FORMAT_STR };$/;"	e	enum:auxv_format
AUXV_H	gdb/auxv.h	21;"	d
AUX_ENT	sim/cris/sim-if.c	637;"	d	file:
AUX_ENTF	sim/cris/sim-if.c	638;"	d	file:
AUX_GET_ANY	include/coff/ecoff.h	249;"	d
AUX_GET_COUNT	include/coff/ecoff.h	257;"	d
AUX_GET_DNHIGH	include/coff/ecoff.h	253;"	d
AUX_GET_DNLOW	include/coff/ecoff.h	252;"	d
AUX_GET_ISS	include/coff/ecoff.h	255;"	d
AUX_GET_ISYM	include/coff/ecoff.h	254;"	d
AUX_GET_WIDTH	include/coff/ecoff.h	256;"	d
AUX_HDR_SIZE	include/som/aout.h	122;"	d
AUX_PUT_ANY	include/coff/ecoff.h	259;"	d
AUX_PUT_COUNT	include/coff/ecoff.h	274;"	d
AUX_PUT_DNHIGH	include/coff/ecoff.h	266;"	d
AUX_PUT_DNLOW	include/coff/ecoff.h	264;"	d
AUX_PUT_ISS	include/coff/ecoff.h	270;"	d
AUX_PUT_ISYM	include/coff/ecoff.h	268;"	d
AUX_PUT_WIDTH	include/coff/ecoff.h	272;"	d
AU_CLASS_INSN	include/opcode/tic4x.h	334;"	d
AV0	sim/testsuite/sim/bfin/b0.S	/^	AV0 = CC;$/;"	d
AV0	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	AV0 = CC;	\/\/$/;"	d
AV0S_BIT	sim/bfin/bfin-sim.h	234;"	d
AV0_BIT	sim/bfin/bfin-sim.h	233;"	d
AV1	sim/testsuite/sim/bfin/b0.S	/^	AV1 = CC;$/;"	d
AV1	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	AV1 = CC;	\/\/$/;"	d
AV1S_BIT	sim/bfin/bfin-sim.h	236;"	d
AV1_BIT	sim/bfin/bfin-sim.h	235;"	d
AVAILABLE	gdb/gnulib/import/memmem.c	32;"	d	file:
AVAILABLE	gdb/gnulib/import/str-two-way.h	448;"	d
AVAILABLE	gdb/gnulib/import/strstr.c	34;"	d	file:
AVG2x	sim/arm/iwmmxt.c	1571;"	d	file:
AVR_ARG1_REGNUM	gdb/avr-tdep.c	/^  AVR_ARG1_REGNUM = 24,         \/* Single byte argument *\/$/;"	e	enum:__anon1734	file:
AVR_ARGN_REGNUM	gdb/avr-tdep.c	/^  AVR_ARGN_REGNUM = 25,         \/* Multi byte argments *\/$/;"	e	enum:__anon1734	file:
AVR_DISP0_P	include/opcode/avr.h	100;"	d
AVR_ELF_DATA	bfd/elf-bfd.h	/^  AVR_ELF_DATA,$/;"	e	enum:elf_target_id
AVR_FP_REGNUM	gdb/avr-tdep.c	/^  AVR_FP_REGNUM = 28,$/;"	e	enum:__anon1734	file:
AVR_IMEM_START	gdb/avr-tdep.c	/^  AVR_IMEM_START = 0x00000000,	\/* INSN memory *\/$/;"	e	enum:__anon1734	file:
AVR_INSN	opcodes/avr-dis.c	40;"	d	file:
AVR_ISA_1200	include/opcode/avr.h	21;"	d
AVR_ISA_2xxe	include/opcode/avr.h	43;"	d
AVR_ISA_2xxx	include/opcode/avr.h	40;"	d
AVR_ISA_2xxxa	include/opcode/avr.h	41;"	d
AVR_ISA_94K	include/opcode/avr.h	54;"	d
AVR_ISA_AVR1	include/opcode/avr.h	61;"	d
AVR_ISA_AVR2	include/opcode/avr.h	62;"	d
AVR_ISA_AVR25	include/opcode/avr.h	63;"	d
AVR_ISA_AVR3	include/opcode/avr.h	64;"	d
AVR_ISA_AVR31	include/opcode/avr.h	65;"	d
AVR_ISA_AVR35	include/opcode/avr.h	66;"	d
AVR_ISA_AVR3_ALL	include/opcode/avr.h	68;"	d
AVR_ISA_AVR4	include/opcode/avr.h	69;"	d
AVR_ISA_AVR5	include/opcode/avr.h	70;"	d
AVR_ISA_AVR51	include/opcode/avr.h	71;"	d
AVR_ISA_AVR6	include/opcode/avr.h	72;"	d
AVR_ISA_AVRTINY	include/opcode/avr.h	77;"	d
AVR_ISA_BRK	include/opcode/avr.h	32;"	d
AVR_ISA_DES	include/opcode/avr.h	36;"	d
AVR_ISA_EIND	include/opcode/avr.h	33;"	d
AVR_ISA_ELPM	include/opcode/avr.h	29;"	d
AVR_ISA_ELPMX	include/opcode/avr.h	30;"	d
AVR_ISA_LPM	include/opcode/avr.h	22;"	d
AVR_ISA_LPMX	include/opcode/avr.h	23;"	d
AVR_ISA_M103	include/opcode/avr.h	48;"	d
AVR_ISA_M128	include/opcode/avr.h	56;"	d
AVR_ISA_M161	include/opcode/avr.h	52;"	d
AVR_ISA_M256	include/opcode/avr.h	57;"	d
AVR_ISA_M323	include/opcode/avr.h	55;"	d
AVR_ISA_M603	include/opcode/avr.h	47;"	d
AVR_ISA_M8	include/opcode/avr.h	49;"	d
AVR_ISA_MEGA	include/opcode/avr.h	26;"	d
AVR_ISA_MOVW	include/opcode/avr.h	34;"	d
AVR_ISA_MUL	include/opcode/avr.h	28;"	d
AVR_ISA_PWMx	include/opcode/avr.h	51;"	d
AVR_ISA_RF401	include/opcode/avr.h	44;"	d
AVR_ISA_RMW	include/opcode/avr.h	37;"	d
AVR_ISA_SPM	include/opcode/avr.h	31;"	d
AVR_ISA_SPMX	include/opcode/avr.h	35;"	d
AVR_ISA_SRAM	include/opcode/avr.h	24;"	d
AVR_ISA_TINY	include/opcode/avr.h	25;"	d
AVR_ISA_TINY1	include/opcode/avr.h	39;"	d
AVR_ISA_TINY2	include/opcode/avr.h	45;"	d
AVR_ISA_XMEGA	include/opcode/avr.h	58;"	d
AVR_ISA_XMEGAU	include/opcode/avr.h	59;"	d
AVR_LAST_ARG_REGNUM	gdb/avr-tdep.c	/^  AVR_LAST_ARG_REGNUM = 8,      \/* Last argument register *\/$/;"	e	enum:__anon1734	file:
AVR_LAST_PUSHED_REGNUM	gdb/avr-tdep.c	/^  AVR_LAST_PUSHED_REGNUM = 17,$/;"	e	enum:__anon1734	file:
AVR_MAX_PROLOGUE_SIZE	gdb/avr-tdep.c	/^  AVR_MAX_PROLOGUE_SIZE = 64,	\/* bytes *\/$/;"	e	enum:__anon1734	file:
AVR_MAX_PUSHES	gdb/avr-tdep.c	/^  AVR_MAX_PUSHES = 18,$/;"	e	enum:__anon1734	file:
AVR_MEM_MASK	gdb/avr-tdep.c	/^  AVR_MEM_MASK = 0x00f00000,	\/* mask to determine memory space *\/$/;"	e	enum:__anon1734	file:
AVR_NUM_PSEUDO_REGS	gdb/avr-tdep.c	/^  AVR_NUM_PSEUDO_REGS = 1,$/;"	e	enum:__anon1734	file:
AVR_NUM_REGS	gdb/avr-tdep.c	/^  AVR_NUM_REGS = 32 + 1 \/*SREG*\/ + 1 \/*SP*\/ + 1 \/*PC*\/,$/;"	e	enum:__anon1734	file:
AVR_NUM_REG_BYTES	gdb/avr-tdep.c	/^  AVR_NUM_REG_BYTES = 32 + 1 \/*SREG*\/ + 2 \/*SP*\/ + 4 \/*PC*\/,$/;"	e	enum:__anon1734	file:
AVR_PC_REGNUM	gdb/avr-tdep.c	/^  AVR_PC_REGNUM = 34,$/;"	e	enum:__anon1734	file:
AVR_PC_REGNUM	sim/avr/interp.c	58;"	d	file:
AVR_PC_REG_INDEX	gdb/avr-tdep.c	/^  AVR_PC_REG_INDEX = 35,	\/* index into array of registers *\/$/;"	e	enum:__anon1734	file:
AVR_PROLOGUE_CALL	gdb/avr-tdep.c	/^    AVR_PROLOGUE_CALL,              \/* -mcall-prologues *\/$/;"	e	enum:__anon1735	file:
AVR_PROLOGUE_INTR	gdb/avr-tdep.c	/^    AVR_PROLOGUE_INTR,              \/* interrupt handler *\/$/;"	e	enum:__anon1735	file:
AVR_PROLOGUE_MAIN	gdb/avr-tdep.c	/^    AVR_PROLOGUE_MAIN,$/;"	e	enum:__anon1735	file:
AVR_PROLOGUE_NONE	gdb/avr-tdep.c	/^    AVR_PROLOGUE_NONE,              \/* No prologue *\/$/;"	e	enum:__anon1735	file:
AVR_PROLOGUE_NORMAL	gdb/avr-tdep.c	/^    AVR_PROLOGUE_NORMAL,$/;"	e	enum:__anon1735	file:
AVR_PROLOGUE_SIG	gdb/avr-tdep.c	/^    AVR_PROLOGUE_SIG,               \/* signal handler *\/$/;"	e	enum:__anon1735	file:
AVR_PROPERTY_RECORDS_VERSION	bfd/elf32-avr.h	44;"	d
AVR_PROPERTY_RECORD_SECTION_NAME	bfd/elf32-avr.h	41;"	d
AVR_PROPERTY_SECTION_HEADER_SIZE	bfd/elf32-avr.h	48;"	d
AVR_PSEUDO_PC_REGNUM	gdb/avr-tdep.c	/^  AVR_PSEUDO_PC_REGNUM = 35,$/;"	e	enum:__anon1734	file:
AVR_REG_W	gdb/avr-tdep.c	/^  AVR_REG_W = 24,$/;"	e	enum:__anon1734	file:
AVR_REG_X	gdb/avr-tdep.c	/^  AVR_REG_X = 26,$/;"	e	enum:__anon1734	file:
AVR_REG_Y	gdb/avr-tdep.c	/^  AVR_REG_Y = 28,$/;"	e	enum:__anon1734	file:
AVR_REG_Z	gdb/avr-tdep.c	/^  AVR_REG_Z = 30,$/;"	e	enum:__anon1734	file:
AVR_RET1_REGNUM	gdb/avr-tdep.c	/^  AVR_RET1_REGNUM = 24,         \/* Single byte return value *\/$/;"	e	enum:__anon1734	file:
AVR_RETN_REGNUM	gdb/avr-tdep.c	/^  AVR_RETN_REGNUM = 25,         \/* Multi byte return value *\/$/;"	e	enum:__anon1734	file:
AVR_SKIP_P	include/opcode/avr.h	95;"	d
AVR_SMEM_START	gdb/avr-tdep.c	/^  AVR_SMEM_START = 0x00800000,	\/* SRAM memory *\/$/;"	e	enum:__anon1734	file:
AVR_SP_REGNUM	gdb/avr-tdep.c	/^  AVR_SP_REGNUM = 33,$/;"	e	enum:__anon1734	file:
AVR_SP_REGNUM	sim/avr/interp.c	57;"	d	file:
AVR_SREG_REGNUM	gdb/avr-tdep.c	/^  AVR_SREG_REGNUM = 32,$/;"	e	enum:__anon1734	file:
AVR_SREG_REGNUM	sim/avr/interp.c	56;"	d	file:
AVR_TYPE_ADDRESS_CLASS_FLASH	gdb/avr-tdep.c	79;"	d	file:
AVR_TYPE_INSTANCE_FLAG_ADDRESS_CLASS_FLASH	gdb/avr-tdep.c	80;"	d	file:
AVR_UNDEF_P	include/opcode/avr.h	89;"	d
AV_BINDEX	sim/ppc/altivec_registers.h	53;"	d
AV_BINDEX	sim/ppc/altivec_registers.h	59;"	d
AV_H8	include/opcode/h8300.h	/^  AV_H8,$/;"	e	enum:h8_model
AV_H8H	include/opcode/h8300.h	/^  AV_H8H,$/;"	e	enum:h8_model
AV_H8S	include/opcode/h8300.h	/^  AV_H8S,$/;"	e	enum:h8_model
AV_H8SX	include/opcode/h8300.h	/^  AV_H8SX$/;"	e	enum:h8_model
AV_HINDEX	sim/ppc/altivec_registers.h	54;"	d
AV_HINDEX	sim/ppc/altivec_registers.h	60;"	d
AWREG	opcodes/bfin-dis.c	670;"	d	file:
AWREG	sim/bfin/bfin-sim.h	119;"	d
AX	opcodes/i386-dis.c	348;"	d	file:
AXP_NOPS	include/opcode/alpha.h	77;"	d
AXP_OP	include/opcode/alpha.h	74;"	d
AXP_OPCODE_BASE	include/opcode/alpha.h	63;"	d
AXP_OPCODE_BWX	include/opcode/alpha.h	67;"	d
AXP_OPCODE_CIX	include/opcode/alpha.h	68;"	d
AXP_OPCODE_EV4	include/opcode/alpha.h	64;"	d
AXP_OPCODE_EV5	include/opcode/alpha.h	65;"	d
AXP_OPCODE_EV6	include/opcode/alpha.h	66;"	d
AXP_OPCODE_MAX	include/opcode/alpha.h	69;"	d
AXP_OPCODE_NOPAL	include/opcode/alpha.h	71;"	d
AXP_OPERAND_COMMA	include/opcode/alpha.h	163;"	d
AXP_OPERAND_DEFAULT_FIRST	include/opcode/alpha.h	195;"	d
AXP_OPERAND_DEFAULT_SECOND	include/opcode/alpha.h	199;"	d
AXP_OPERAND_DEFAULT_ZERO	include/opcode/alpha.h	189;"	d
AXP_OPERAND_FAKE	include/opcode/alpha.h	154;"	d
AXP_OPERAND_FPR	include/opcode/alpha.h	169;"	d
AXP_OPERAND_IR	include/opcode/alpha.h	166;"	d
AXP_OPERAND_NOOVERFLOW	include/opcode/alpha.h	183;"	d
AXP_OPERAND_OPTIONAL_MASK	include/opcode/alpha.h	186;"	d
AXP_OPERAND_PARENS	include/opcode/alpha.h	159;"	d
AXP_OPERAND_RELATIVE	include/opcode/alpha.h	173;"	d
AXP_OPERAND_SIGNED	include/opcode/alpha.h	176;"	d
AXP_OPERAND_TYPECHECK_MASK	include/opcode/alpha.h	143;"	d
AXP_OPERAND_UNSIGNED	include/opcode/alpha.h	180;"	d
AXP_REG_A0	include/opcode/alpha.h	220;"	d
AXP_REG_A1	include/opcode/alpha.h	221;"	d
AXP_REG_A2	include/opcode/alpha.h	222;"	d
AXP_REG_A3	include/opcode/alpha.h	223;"	d
AXP_REG_A4	include/opcode/alpha.h	224;"	d
AXP_REG_A5	include/opcode/alpha.h	225;"	d
AXP_REG_AT	include/opcode/alpha.h	233;"	d
AXP_REG_FP	include/opcode/alpha.h	219;"	d
AXP_REG_GP	include/opcode/alpha.h	234;"	d
AXP_REG_PV	include/opcode/alpha.h	231;"	d
AXP_REG_RA	include/opcode/alpha.h	230;"	d
AXP_REG_S0	include/opcode/alpha.h	213;"	d
AXP_REG_S1	include/opcode/alpha.h	214;"	d
AXP_REG_S2	include/opcode/alpha.h	215;"	d
AXP_REG_S3	include/opcode/alpha.h	216;"	d
AXP_REG_S4	include/opcode/alpha.h	217;"	d
AXP_REG_S5	include/opcode/alpha.h	218;"	d
AXP_REG_SP	include/opcode/alpha.h	235;"	d
AXP_REG_T0	include/opcode/alpha.h	205;"	d
AXP_REG_T1	include/opcode/alpha.h	206;"	d
AXP_REG_T10	include/opcode/alpha.h	228;"	d
AXP_REG_T11	include/opcode/alpha.h	229;"	d
AXP_REG_T12	include/opcode/alpha.h	232;"	d
AXP_REG_T2	include/opcode/alpha.h	207;"	d
AXP_REG_T3	include/opcode/alpha.h	208;"	d
AXP_REG_T4	include/opcode/alpha.h	209;"	d
AXP_REG_T5	include/opcode/alpha.h	210;"	d
AXP_REG_T6	include/opcode/alpha.h	211;"	d
AXP_REG_T7	include/opcode/alpha.h	212;"	d
AXP_REG_T8	include/opcode/alpha.h	226;"	d
AXP_REG_T9	include/opcode/alpha.h	227;"	d
AXP_REG_V0	include/opcode/alpha.h	204;"	d
AXP_REG_ZERO	include/opcode/alpha.h	236;"	d
AXREG	opcodes/bfin-dis.c	669;"	d	file:
AXREG	sim/bfin/bfin-sim.h	118;"	d
AXY_INC_N	opcodes/sh-opc.h	/^    AXY_INC_N,$/;"	e	enum:__anon62
AXY_IND_N	opcodes/sh-opc.h	/^    AXY_IND_N,$/;"	e	enum:__anon62
AXY_PMOD_N	opcodes/sh-opc.h	/^    AXY_PMOD_N,$/;"	e	enum:__anon62
AX_GDB_H	gdb/ax-gdb.h	20;"	d
AX_H	gdb/gdbserver/ax.h	20;"	d
AX_INC_N	opcodes/sh-opc.h	/^    AX_INC_N,$/;"	e	enum:__anon62
AX_IND_N	opcodes/sh-opc.h	/^    AX_IND_N,$/;"	e	enum:__anon62
AX_PMOD_N	opcodes/sh-opc.h	/^    AX_PMOD_N,$/;"	e	enum:__anon62
AYX_INC_N	opcodes/sh-opc.h	/^    AYX_INC_N,$/;"	e	enum:__anon62
AYX_IND_N	opcodes/sh-opc.h	/^    AYX_IND_N,$/;"	e	enum:__anon62
AYX_PMOD_N	opcodes/sh-opc.h	/^    AYX_PMOD_N,$/;"	e	enum:__anon62
AY_CLASS_INSN	include/opcode/tic4x.h	400;"	d
AY_INC_N	opcodes/sh-opc.h	/^    AY_INC_N,$/;"	e	enum:__anon62
AY_IND_N	opcodes/sh-opc.h	/^    AY_IND_N,$/;"	e	enum:__anon62
AY_PMOD_N	opcodes/sh-opc.h	/^    AY_PMOD_N,$/;"	e	enum:__anon62
AZ	sim/testsuite/sim/bfin/b0.S	/^	AZ = CC;$/;"	d
AZ	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^AZ &= CC;	\/\/$/;"	l
AZ	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^AZ = CC;	\/\/$/;"	d
AZ	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^AZ ^= CC;	\/\/$/;"	l
AZ	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^AZ |= CC;	\/\/$/;"	l
AZ_BIT	sim/bfin/bfin-sim.h	224;"	d
A_12	opcodes/s390-opc.c	129;"	d	file:
A_24	opcodes/s390-opc.c	131;"	d	file:
A_28	opcodes/s390-opc.c	133;"	d	file:
A_8	opcodes/s390-opc.c	127;"	d	file:
A_A	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum A { A_A };$/;"	e	enum:A	file:
A_A	include/opcode/spu.h	/^  A_A,  \/* register at pos 7 *\/$/;"	e	enum:__anon1275
A_A0	opcodes/sh-opc.h	/^    A_A0,$/;"	e	enum:__anon62
A_A0G_NUM	opcodes/sh-opc.h	/^    A_M0_NUM, A_A1G_NUM, A_M1_NUM, A_A0G_NUM$/;"	e	enum:__anon63
A_A0_NUM	opcodes/sh-opc.h	/^    A_A0_NUM =   7,$/;"	e	enum:__anon63
A_A1G_NUM	opcodes/sh-opc.h	/^    A_M0_NUM, A_A1G_NUM, A_M1_NUM, A_A0G_NUM$/;"	e	enum:__anon63
A_A1_NUM	opcodes/sh-opc.h	/^    A_A1_NUM =   5,$/;"	e	enum:__anon63
A_B	include/opcode/spu.h	/^  A_B,  \/* register at pos 14 *\/$/;"	e	enum:__anon1275
A_BDISP12	opcodes/sh-opc.h	/^    A_BDISP12,$/;"	e	enum:__anon62
A_BDISP8	opcodes/sh-opc.h	/^    A_BDISP8,$/;"	e	enum:__anon62
A_C	include/opcode/spu.h	/^  A_C,  \/* register at pos 21 *\/$/;"	e	enum:__anon1275
A_CLASS_INSN	include/opcode/tic4x.h	309;"	d
A_DBR	opcodes/sh-opc.h	/^    A_DBR,$/;"	e	enum:__anon62
A_DEC_M	opcodes/sh-opc.h	/^    A_DEC_M,$/;"	e	enum:__anon62
A_DEC_N	opcodes/sh-opc.h	/^    A_DEC_N,$/;"	e	enum:__anon62
A_DEC_R15	opcodes/sh-opc.h	/^    A_DEC_R15,$/;"	e	enum:__anon62
A_DISP2_TBR	opcodes/sh-opc.h	/^    A_DISP2_TBR,$/;"	e	enum:__anon62
A_DISP_GBR	opcodes/sh-opc.h	/^    A_DISP_GBR,$/;"	e	enum:__anon62
A_DISP_PC	opcodes/sh-opc.h	/^    A_DISP_PC,$/;"	e	enum:__anon62
A_DISP_PC_ABS	opcodes/sh-opc.h	/^    A_DISP_PC_ABS,$/;"	e	enum:__anon62
A_DISP_REG_M	opcodes/sh-opc.h	/^    A_DISP_REG_M,$/;"	e	enum:__anon62
A_DISP_REG_N	opcodes/sh-opc.h	/^    A_DISP_REG_N,$/;"	e	enum:__anon62
A_DISP_TBR	opcodes/sh-opc.h	/^    A_DISP_TBR,$/;"	e	enum:__anon62
A_DSR	opcodes/sh-opc.h	/^    A_DSR,$/;"	e	enum:__anon62
A_END	opcodes/sh-opc.h	/^    A_END,$/;"	e	enum:__anon62
A_FLAG_RELOC_STRIPPED	bfd/pdp11.c	99;"	d	file:
A_GBR	opcodes/sh-opc.h	/^    A_GBR,$/;"	e	enum:__anon62
A_H	include/opcode/spu.h	/^  A_H,  \/* channel register at pos 7 *\/$/;"	e	enum:__anon1275
A_IMM	opcodes/sh-opc.h	/^    A_IMM,$/;"	e	enum:__anon62
A_INC_M	opcodes/sh-opc.h	/^    A_INC_M,$/;"	e	enum:__anon62
A_INC_N	opcodes/sh-opc.h	/^    A_INC_N,$/;"	e	enum:__anon62
A_INC_R15	opcodes/sh-opc.h	/^    A_INC_R15,$/;"	e	enum:__anon62
A_IND_M	opcodes/sh-opc.h	/^    A_IND_M,$/;"	e	enum:__anon62
A_IND_N	opcodes/sh-opc.h	/^    A_IND_N,$/;"	e	enum:__anon62
A_IND_R0_REG_M	opcodes/sh-opc.h	/^    A_IND_R0_REG_M,$/;"	e	enum:__anon62
A_IND_R0_REG_N	opcodes/sh-opc.h	/^    A_IND_R0_REG_N,$/;"	e	enum:__anon62
A_L	opcodes/ppc-opc.c	2473;"	d	file:
A_M0_NUM	opcodes/sh-opc.h	/^    A_M0_NUM, A_A1G_NUM, A_M1_NUM, A_A0G_NUM$/;"	e	enum:__anon63
A_M1_NUM	opcodes/sh-opc.h	/^    A_M0_NUM, A_A1G_NUM, A_M1_NUM, A_A0G_NUM$/;"	e	enum:__anon63
A_MACH	opcodes/sh-opc.h	/^    A_MACH,$/;"	e	enum:__anon62
A_MACL	opcodes/sh-opc.h	/^    A_MACL,$/;"	e	enum:__anon62
A_MAGIC1	bfd/pdp11.c	87;"	d	file:
A_MAGIC2	bfd/pdp11.c	89;"	d	file:
A_MAGIC3	bfd/pdp11.c	92;"	d	file:
A_MAGIC4	bfd/pdp11.c	93;"	d	file:
A_MAGIC5	bfd/pdp11.c	94;"	d	file:
A_MAGIC6	bfd/pdp11.c	95;"	d	file:
A_MASK	opcodes/ppc-opc.c	2673;"	d	file:
A_MAX	include/opcode/spu.h	/^  A_MAX$/;"	e	enum:__anon1275
A_MOD	opcodes/sh-opc.h	/^    A_MOD,$/;"	e	enum:__anon62
A_P	include/opcode/spu.h	/^  A_P,  \/* parenthesis, this has to separate regs from immediates *\/$/;"	e	enum:__anon1275
A_PC	opcodes/sh-opc.h	/^    A_PC,$/;"	e	enum:__anon62
A_PR	opcodes/sh-opc.h	/^    A_PR,$/;"	e	enum:__anon62
A_R0	opcodes/sh-opc.h	/^    A_R0,$/;"	e	enum:__anon62
A_R0_GBR	opcodes/sh-opc.h	/^    A_R0_GBR,$/;"	e	enum:__anon62
A_R18	include/opcode/spu.h	/^  A_R18,$/;"	e	enum:__anon1275
A_RE	opcodes/sh-opc.h	/^    A_RE,$/;"	e	enum:__anon62
A_REGNUM	sim/m68hc11/sim-main.h	71;"	d
A_REG_B	opcodes/sh-opc.h	/^    A_REG_B,$/;"	e	enum:__anon62
A_REG_M	opcodes/sh-opc.h	/^    A_REG_M,$/;"	e	enum:__anon62
A_REG_N	opcodes/sh-opc.h	/^    A_REG_N,$/;"	e	enum:__anon62
A_RS	opcodes/sh-opc.h	/^    A_RS,$/;"	e	enum:__anon62
A_S	include/opcode/spu.h	/^  A_S,  \/* special purpose register at pos 7 *\/$/;"	e	enum:__anon1275
A_S10	include/opcode/spu.h	/^  A_S10,$/;"	e	enum:__anon1275
A_S10B	include/opcode/spu.h	/^  A_S10B,$/;"	e	enum:__anon1275
A_S11	include/opcode/spu.h	/^  A_S11,$/;"	e	enum:__anon1275
A_S11I	include/opcode/spu.h	/^  A_S11I,$/;"	e	enum:__anon1275
A_S14	include/opcode/spu.h	/^  A_S14,$/;"	e	enum:__anon1275
A_S16	include/opcode/spu.h	/^  A_S16,$/;"	e	enum:__anon1275
A_S18	include/opcode/spu.h	/^  A_S18,$/;"	e	enum:__anon1275
A_S3	include/opcode/spu.h	/^  A_S3,$/;"	e	enum:__anon1275
A_S6	include/opcode/spu.h	/^  A_S6,$/;"	e	enum:__anon1275
A_S7	include/opcode/spu.h	/^  A_S7,$/;"	e	enum:__anon1275
A_S7N	include/opcode/spu.h	/^  A_S7N,$/;"	e	enum:__anon1275
A_SGR	opcodes/sh-opc.h	/^    A_SGR,$/;"	e	enum:__anon62
A_SPC	opcodes/sh-opc.h	/^    A_SPC,$/;"	e	enum:__anon62
A_SR	opcodes/sh-opc.h	/^    A_SR,$/;"	e	enum:__anon62
A_SRAM_BASE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define A_SRAM_BASE 		SR_BASE$/;"	d
A_SRAM_SIZE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define A_SRAM_SIZE 		0x4000$/;"	d
A_SSR	opcodes/sh-opc.h	/^    A_SSR,$/;"	e	enum:__anon62
A_STAGE	sim/frv/cache.h	/^  A_STAGE = FIRST_STAGE, \/* Addressing stage *\/$/;"	e	enum:__anon237
A_T	include/opcode/spu.h	/^  A_T,  \/* register at pos 0 *\/$/;"	e	enum:__anon1275
A_TBR	opcodes/sh-opc.h	/^    A_TBR,$/;"	e	enum:__anon62
A_U14	include/opcode/spu.h	/^  A_U14,$/;"	e	enum:__anon1275
A_U18	include/opcode/spu.h	/^  A_U18,$/;"	e	enum:__anon1275
A_U3	include/opcode/spu.h	/^  A_U3,$/;"	e	enum:__anon1275
A_U5	include/opcode/spu.h	/^  A_U5,$/;"	e	enum:__anon1275
A_U6	include/opcode/spu.h	/^  A_U6,$/;"	e	enum:__anon1275
A_U7	include/opcode/spu.h	/^  A_U7,$/;"	e	enum:__anon1275
A_U7A	include/opcode/spu.h	/^  A_U7A,$/;"	e	enum:__anon1275
A_U7B	include/opcode/spu.h	/^  A_U7B,$/;"	e	enum:__anon1275
A_VBR	opcodes/sh-opc.h	/^    A_VBR,$/;"	e	enum:__anon62
A_X0	opcodes/sh-opc.h	/^    A_X0,$/;"	e	enum:__anon62
A_X0_NUM	opcodes/sh-opc.h	/^    A_X0_NUM, A_X1_NUM, A_Y0_NUM, A_Y1_NUM,$/;"	e	enum:__anon63
A_X1	opcodes/sh-opc.h	/^    A_X1,$/;"	e	enum:__anon62
A_X16	include/opcode/spu.h	/^  A_X16,$/;"	e	enum:__anon1275
A_X1_NUM	opcodes/sh-opc.h	/^    A_X0_NUM, A_X1_NUM, A_Y0_NUM, A_Y1_NUM,$/;"	e	enum:__anon63
A_Y0	opcodes/sh-opc.h	/^    A_Y0,$/;"	e	enum:__anon62
A_Y0_NUM	opcodes/sh-opc.h	/^    A_X0_NUM, A_X1_NUM, A_Y0_NUM, A_Y1_NUM,$/;"	e	enum:__anon63
A_Y1	opcodes/sh-opc.h	/^    A_Y1,$/;"	e	enum:__anon62
A_Y1_NUM	opcodes/sh-opc.h	/^    A_X0_NUM, A_X1_NUM, A_Y0_NUM, A_Y1_NUM,$/;"	e	enum:__anon63
A_geta	gdb/testsuite/gdb.python/py-xmethods.py	/^def A_geta(obj):$/;"	f
A_getarrayind	gdb/testsuite/gdb.python/py-xmethods.py	/^def A_getarrayind(obj, index):$/;"	f
A_indexoper	gdb/testsuite/gdb.python/py-xmethods.py	/^def A_indexoper(obj, index):$/;"	f
A_plus_A	gdb/testsuite/gdb.python/py-xmethods.py	/^def A_plus_A(obj, opr):$/;"	f
A_xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^int AAA::A_xyzq (int x)$/;"	f	class:AAA
Aa	opcodes/d30v-opc.c	360;"	d	file:
Ab	opcodes/d30v-opc.c	362;"	d	file:
AbortAddr	sim/arm/armdefs.h	/^  ARMword AbortAddr;		\/* to keep track of Prefetch aborts *\/$/;"	m	struct:ARMul_State
Aborted	sim/arm/armdefs.h	/^  ARMword Aborted;		\/* sticky flag for aborts *\/$/;"	m	struct:ARMul_State
Abs24	include/opcode/tic30.h	200;"	d
AbsDiffOB	sim/mips/mdmx.c	/^AbsDiffOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
AbsoluteValue	sim/mips/sim-main.h	746;"	d
Acc	opcodes/i386-opc.h	/^  Acc,$/;"	e	enum:__anon68
AccAbsDiffOB	sim/mips/mdmx.c	/^AccAbsDiffOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccAddAOB	sim/mips/mdmx.c	/^AccAddAOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccAddAQH	sim/mips/mdmx.c	/^AccAddAQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
AccAddLOB	sim/mips/mdmx.c	/^AccAddLOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccAddLQH	sim/mips/mdmx.c	/^AccAddLQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
AccMulAOB	sim/mips/mdmx.c	/^AccMulAOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccMulAQH	sim/mips/mdmx.c	/^AccMulAQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
AccMulLOB	sim/mips/mdmx.c	/^AccMulLOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccMulLQH	sim/mips/mdmx.c	/^AccMulLQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
AccSubAOB	sim/mips/mdmx.c	/^AccSubAOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccSubAQH	sim/mips/mdmx.c	/^AccSubAQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
AccSubLOB	sim/mips/mdmx.c	/^AccSubLOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
AccSubLQH	sim/mips/mdmx.c	/^AccSubLQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
Acceptor_Delay_Sleep	gdb/ada-tasks.c	/^  Acceptor_Delay_Sleep$/;"	e	enum:task_states	file:
Acceptor_Sleep	gdb/ada-tasks.c	/^  Acceptor_Sleep,$/;"	e	enum:task_states	file:
AccessLength_BYTE	sim/mips/sim-main.h	923;"	d
AccessLength_DOUBLEWORD	sim/mips/sim-main.h	930;"	d
AccessLength_HALFWORD	sim/mips/sim-main.h	924;"	d
AccessLength_QUADWORD	sim/mips/sim-main.h	931;"	d
AccessLength_QUINTIBYTE	sim/mips/sim-main.h	927;"	d
AccessLength_SEPTIBYTE	sim/mips/sim-main.h	929;"	d
AccessLength_SEXTIBYTE	sim/mips/sim-main.h	928;"	d
AccessLength_TRIPLEBYTE	sim/mips/sim-main.h	925;"	d
AccessLength_WORD	sim/mips/sim-main.h	926;"	d
Accumulator	sim/arm/armdefs.h	/^  ARMdword Accumulator;$/;"	m	struct:ARMul_State
Activating	gdb/ada-tasks.c	/^  Activating,$/;"	e	enum:task_states	file:
Activator_Sleep	gdb/ada-tasks.c	/^  Activator_Sleep,$/;"	e	enum:task_states	file:
Add	sim/mips/sim-main.h	750;"	d
Add	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public abstract void Add(byte[] data, int offset, int count);$/;"	m	class:DotZLib.CodecBase
Add	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public void Add(byte[] data)$/;"	m	class:DotZLib.CodecBase
Add	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        public override void Add(byte[] data, int offset, int count)$/;"	m	class:DotZLib.Deflater
Add	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Add(byte[] data);$/;"	m	interface:DotZLib.Codec
Add	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Add(byte[] data, int offset, int count);$/;"	m	interface:DotZLib.Codec
Add	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        public override void Add(byte[] data, int offset, int count)$/;"	m	class:DotZLib.Inflater
Add32	sim/arm/armemu.c	/^Add32 (ARMword a1, ARMword a2, int *carry)$/;"	f	file:
Add32	sim/arm/iwmmxt.c	/^Add32 (ARMword a1,$/;"	f	file:
Add32	sim/v850/simops.c	/^Add32 (unsigned long a1, unsigned long a2, int * carry)$/;"	f
AddExpression	gdb/d-exp.y	/^AddExpression:$/;"	l
AddOB	sim/mips/mdmx.c	/^AddOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
AddOverflow	sim/arm/armsupp.c	/^AddOverflow (ARMword a, ARMword b, ARMword result)$/;"	f
AddQH	sim/mips/mdmx.c	/^AddQH(signed16 ts, signed16 tt)$/;"	f	file:
AddR	sim/mips/sim-main.h	786;"	d
AddS16	sim/arm/iwmmxt.c	/^AddS16 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddS32	sim/arm/iwmmxt.c	/^AddS32 (ARMdword a1, ARMdword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddS8	sim/arm/iwmmxt.c	/^AddS8 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddU16	sim/arm/iwmmxt.c	/^AddU16 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddU32	sim/arm/iwmmxt.c	/^AddU32 (ARMdword a1, ARMdword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddU8	sim/arm/iwmmxt.c	/^AddU8 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
AddrPrefixOpReg	opcodes/i386-opc.h	/^  AddrPrefixOpReg,$/;"	e	enum:__anon67
AddressLoad	sim/mips/sim-main.h	/^  AddressLoad             = 4,$/;"	e	enum:ExceptionCause
AddressMode	include/opcode/tic30.h	227;"	d
AddressOfEntryPoint	include/coff/internal.h	/^  bfd_vma AddressOfEntryPoint;$/;"	m	struct:internal_extra_pe_aouthdr
AddressOfRawData	include/coff/internal.h	/^  unsigned long  AddressOfRawData;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
AddressOfRawData	include/coff/pe.h	/^  char AddressOfRawData[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
AddressStore	sim/mips/sim-main.h	/^  AddressStore            = 5,$/;"	e	enum:ExceptionCause
AdjustTokenPrivileges	gdb/windows-nat.c	/^static AdjustTokenPrivileges_ftype *AdjustTokenPrivileges;$/;"	v	file:
AdjustTokenPrivileges	gdb/windows-nat.c	72;"	d	file:
AdjustTokenPrivileges_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (AdjustTokenPrivileges_ftype) (HANDLE, BOOL,$/;"	t	file:
AdlerChecksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public AdlerChecksum() : base() {}$/;"	m	class:DotZLib.AdlerChecksum
AdlerChecksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public AdlerChecksum(uint initialValue) : base(initialValue) {}$/;"	m	class:DotZLib.AdlerChecksum
AdlerChecksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^    public sealed class AdlerChecksum : ChecksumGeneratorBase$/;"	c	namespace:DotZLib
Adler_Data	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Adler_Data()$/;"	m	class:DotZLibTests.ChecksumTests
Adler_Null	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Adler_Null()$/;"	m	class:DotZLibTests.ChecksumTests
Adrmod_index_byte	opcodes/ns32k-dis.c	351;"	d	file:
Adrmod_index_doubleword	opcodes/ns32k-dis.c	353;"	d	file:
Adrmod_index_quadword	opcodes/ns32k-dis.c	354;"	d	file:
Adrmod_index_word	opcodes/ns32k-dis.c	352;"	d	file:
Adrmod_is_index	opcodes/ns32k-dis.c	357;"	d	file:
Age	include/coff/internal.h	/^  unsigned long Age;$/;"	m	struct:_CODEVIEW_INFO
Age	include/coff/pe.h	/^  char Age[4];$/;"	m	struct:_CV_INFO_PDB20
Age	include/coff/pe.h	/^  char Age[4];$/;"	m	struct:_CV_INFO_PDB70
AllReg	include/opcode/tic30.h	214;"	d
Alpha	gdb/testsuite/gdb.cp/casts.cc	/^struct Alpha$/;"	s	file:
Alpha	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct Alpha$/;"	s	file:
Ambig	gdb/testsuite/gdb.cp/impl-this.cc	/^  Ambig () : i (1000) {}$/;"	f	class:Ambig
Ambig	gdb/testsuite/gdb.cp/impl-this.cc	/^class Ambig : public BB, public CC$/;"	c	file:
And	gdb/common/gdb_optional.h	/^    noexcept (And<std::is_nothrow_move_constructible<T>,$/;"	f	class:gdb::optional
And	gdb/common/traits.h	/^struct And<> : public std::true_type$/;"	s	namespace:gdb
And	gdb/common/traits.h	/^struct And<B1, B2, B3, Bn...>$/;"	s	namespace:gdb
And	gdb/common/traits.h	/^struct And<B1, B2>$/;"	s	namespace:gdb
And	gdb/common/traits.h	/^struct And<B1> : public B1$/;"	s	namespace:gdb
AndAndExpression	gdb/d-exp.y	/^AndAndExpression:$/;"	l
AndExpression	gdb/d-exp.y	/^AndExpression:$/;"	l
AndOB	sim/mips/mdmx.c	/^AndOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
AndQH	sim/mips/mdmx.c	/^AndQH(signed16 ts, signed16 tt)$/;"	f	file:
AngelSVC_Reason_Clock	sim/aarch64/simulator.c	13748;"	d	file:
AngelSVC_Reason_Close	sim/aarch64/simulator.c	13740;"	d	file:
AngelSVC_Reason_Elapsed	sim/aarch64/simulator.c	13755;"	d	file:
AngelSVC_Reason_Errno	sim/aarch64/simulator.c	13751;"	d	file:
AngelSVC_Reason_FLen	sim/aarch64/simulator.c	13745;"	d	file:
AngelSVC_Reason_GetCmdLine	sim/aarch64/simulator.c	13752;"	d	file:
AngelSVC_Reason_HeapInfo	sim/aarch64/simulator.c	13753;"	d	file:
AngelSVC_Reason_IsTTY	sim/aarch64/simulator.c	13743;"	d	file:
AngelSVC_Reason_Open	sim/aarch64/simulator.c	13739;"	d	file:
AngelSVC_Reason_Read	sim/aarch64/simulator.c	13742;"	d	file:
AngelSVC_Reason_Remove	sim/aarch64/simulator.c	13746;"	d	file:
AngelSVC_Reason_Rename	sim/aarch64/simulator.c	13747;"	d	file:
AngelSVC_Reason_ReportException	sim/aarch64/simulator.c	13754;"	d	file:
AngelSVC_Reason_Seek	sim/aarch64/simulator.c	13744;"	d	file:
AngelSVC_Reason_System	sim/aarch64/simulator.c	13750;"	d	file:
AngelSVC_Reason_Time	sim/aarch64/simulator.c	13749;"	d	file:
AngelSVC_Reason_Write	sim/aarch64/simulator.c	13741;"	d	file:
AngelSWI_ARM	sim/arm/armos.h	56;"	d
AngelSWI_Reason_Clock	sim/arm/armos.h	73;"	d
AngelSWI_Reason_Close	sim/arm/armos.h	61;"	d
AngelSWI_Reason_EnterSVC	sim/arm/armos.h	79;"	d
AngelSWI_Reason_Errno	sim/arm/armos.h	76;"	d
AngelSWI_Reason_FLen	sim/arm/armos.h	69;"	d
AngelSWI_Reason_GetCmdLine	sim/arm/armos.h	77;"	d
AngelSWI_Reason_HeapInfo	sim/arm/armos.h	78;"	d
AngelSWI_Reason_IsTTY	sim/arm/armos.h	67;"	d
AngelSWI_Reason_Open	sim/arm/armos.h	60;"	d
AngelSWI_Reason_Read	sim/arm/armos.h	65;"	d
AngelSWI_Reason_ReadC	sim/arm/armos.h	66;"	d
AngelSWI_Reason_Remove	sim/arm/armos.h	71;"	d
AngelSWI_Reason_Rename	sim/arm/armos.h	72;"	d
AngelSWI_Reason_ReportException	sim/arm/armos.h	80;"	d
AngelSWI_Reason_Seek	sim/arm/armos.h	68;"	d
AngelSWI_Reason_System	sim/arm/armos.h	75;"	d
AngelSWI_Reason_Time	sim/arm/armos.h	74;"	d
AngelSWI_Reason_TmpNam	sim/arm/armos.h	70;"	d
AngelSWI_Reason_Write	sim/arm/armos.h	64;"	d
AngelSWI_Reason_Write0	sim/arm/armos.h	63;"	d
AngelSWI_Reason_WriteC	sim/arm/armos.h	62;"	d
AngelSWI_Thumb	sim/arm/armos.h	57;"	d
Anonymous	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^class Anonymous$/;"	c	file:
AnyCallerIs	gdb/python/lib/gdb/function/caller_is.py	/^class AnyCallerIs(gdb.Function):$/;"	c
AnyCallerMatches	gdb/python/lib/gdb/function/caller_is.py	/^class AnyCallerMatches(gdb.Function):$/;"	c
Anysize	opcodes/i386-opc.h	/^  Anysize,$/;"	e	enum:__anon68
Ap	opcodes/i386-dis.c	355;"	d	file:
Aptr_a	gdb/testsuite/gdb.cp/classes.cc	/^  int Aptr_a (A *a) { return a->a; }$/;"	f	class:ClassParam
Aptr_a	gdb/testsuite/gdb.cp/misc.cc	/^  int Aptr_a (A *a) { return a->a; }$/;"	f	class:ClassParam
Aptr_x	gdb/testsuite/gdb.cp/classes.cc	/^  int Aptr_x (A *a) { return a->x; }$/;"	f	class:ClassParam
Aptr_x	gdb/testsuite/gdb.cp/misc.cc	/^  int Aptr_x (A *a) { return a->x; }$/;"	f	class:ClassParam
Aref_a	gdb/testsuite/gdb.cp/classes.cc	/^  int Aref_a (A &a) { return a.a; }$/;"	f	class:ClassParam
Aref_a	gdb/testsuite/gdb.cp/misc.cc	/^  int Aref_a (A &a) { return a.a; }$/;"	f	class:ClassParam
Aref_x	gdb/testsuite/gdb.cp/classes.cc	/^  int Aref_x (A &a) { return a.x; }$/;"	f	class:ClassParam
Aref_x	gdb/testsuite/gdb.cp/misc.cc	/^  int Aref_x (A &a) { return a.x; }$/;"	f	class:ClassParam
Args_stored	gdb/hppa-tdep.h	/^    unsigned int Args_stored:1;	\/* 16 *\/$/;"	m	struct:unwind_table_entry
ArgumentList	gdb/d-exp.y	/^ArgumentList:$/;"	l
ArgumentList_opt	gdb/d-exp.y	/^ArgumentList_opt:$/;"	l
ArrayChar	gdb/testsuite/gdb.base/printcmds.c	/^typedef char ArrayChar [5];$/;"	t	file:
ArrayExplorer	gdb/python/lib/gdb/command/explore.py	/^class ArrayExplorer(object):$/;"	c
ArrayInt	gdb/testsuite/gdb.base/printcmds.c	/^typedef int ArrayInt [10];$/;"	t	file:
ArrayLiteral	gdb/d-exp.y	/^ArrayLiteral:$/;"	l
ArrayPrinter	gdb/testsuite/gdb.python/py-prettyprint.py	/^class ArrayPrinter (object):$/;"	c
Assert	zlib/zutil.h	241;"	d
Assert	zlib/zutil.h	248;"	d
AssignExpression	gdb/d-exp.y	/^AssignExpression:$/;"	l
Async_Select_Sleep	gdb/ada-tasks.c	/^  Async_Select_Sleep,$/;"	e	enum:task_states	file:
Asynchronous_Hold	gdb/ada-tasks.c	/^  Asynchronous_Hold,$/;"	e	enum:task_states	file:
Aval_a	gdb/testsuite/gdb.cp/classes.cc	/^  int Aval_a (A a) { return a.a; }$/;"	f	class:ClassParam
Aval_a	gdb/testsuite/gdb.cp/misc.cc	/^  int Aval_a (A a) { return a.a; }$/;"	f	class:ClassParam
Aval_x	gdb/testsuite/gdb.cp/classes.cc	/^  int Aval_x (A a) { return a.x; }$/;"	f	class:ClassParam
Aval_x	gdb/testsuite/gdb.cp/misc.cc	/^  int Aval_x (A a) { return a.x; }$/;"	f	class:ClassParam
AvgOB	sim/mips/mdmx.c	/^AvgOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
B	bfd/elf32-arc.c	1180;"	d	file:
B	bfd/elf32-arc.c	1373;"	d	file:
B	bfd/elf32-ppc.c	154;"	d	file:
B	gdb/arch/aarch64-insn.h	/^  B               = 0x14000000,$/;"	e	enum:aarch64_opcodes
B	gdb/ia64-tdep.c	/^  B,			\/* Branch ;         B-unit *\/$/;"	e	enum:instruction_type	file:
B	gdb/testsuite/gdb.cp/casts.cc	/^  B (int aa, int bb): A (aa), b(bb) {}$/;"	f	struct:B
B	gdb/testsuite/gdb.cp/casts.cc	/^struct B: public A$/;"	s	file:
B	gdb/testsuite/gdb.cp/chained-calls.cc	/^class B$/;"	c	file:
B	gdb/testsuite/gdb.cp/class2.cc	/^struct B : public A$/;"	s	file:
B	gdb/testsuite/gdb.cp/classes.cc	/^class B : public A {$/;"	c	file:
B	gdb/testsuite/gdb.cp/converts.cc	/^class B : public A {};$/;"	c	file:
B	gdb/testsuite/gdb.cp/cpsizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
B	gdb/testsuite/gdb.cp/derivation.cc	/^    B()$/;"	f	class:B
B	gdb/testsuite/gdb.cp/derivation.cc	/^class B {$/;"	c	file:
B	gdb/testsuite/gdb.cp/expand-sals.cc	/^class B : public A$/;"	c	file:
B	gdb/testsuite/gdb.cp/gdb2384-base.h	/^namespace B{$/;"	n
B	gdb/testsuite/gdb.cp/hang.H	/^  struct B$/;"	s	struct:C
B	gdb/testsuite/gdb.cp/hang2.cc	/^struct B$/;"	s	file:
B	gdb/testsuite/gdb.cp/impl-this.cc	/^  B () : i (2), common (200) {}$/;"	f	class:B
B	gdb/testsuite/gdb.cp/impl-this.cc	/^class B : public virtual A<T>$/;"	c	file:
B	gdb/testsuite/gdb.cp/koenig.cc	/^    class B{};$/;"	c	class:J::A	file:
B	gdb/testsuite/gdb.cp/koenig.cc	/^    namespace B{$/;"	n	namespace:L::A	file:
B	gdb/testsuite/gdb.cp/koenig.cc	/^struct B$/;"	s	file:
B	gdb/testsuite/gdb.cp/member-name.cc	/^struct B$/;"	s	file:
B	gdb/testsuite/gdb.cp/member-ptr.cc	/^class B {$/;"	c	file:
B	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^namespace B$/;"	n	file:
B	gdb/testsuite/gdb.cp/misc.cc	/^class B : public A {$/;"	c	file:
B	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum B { B_B };$/;"	g	namespace:foo	file:
B	gdb/testsuite/gdb.cp/namespace-nested-import.cc	/^  namespace B{$/;"	n	namespace:A	file:
B	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  B () {}$/;"	f	class:B
B	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^B::B(const B &obj)$/;"	f	class:B
B	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class B$/;"	c	file:
B	gdb/testsuite/gdb.cp/nsnested.cc	/^  namespace B$/;"	n	namespace:A	file:
B	gdb/testsuite/gdb.cp/nsnoimports.cc	/^  namespace B{$/;"	n	namespace:A	file:
B	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace B$/;"	n	file:
B	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace B{ int x; }$/;"	n	file:
B	gdb/testsuite/gdb.cp/operator.cc	/^namespace B$/;"	n	file:
B	gdb/testsuite/gdb.cp/oranking.cc	/^class B: public A {public: operator int (){ return 1;}};$/;"	c	file:
B	gdb/testsuite/gdb.cp/overload.cc	/^class B: public A {};$/;"	c	file:
B	gdb/testsuite/gdb.cp/ovsrch.h	/^  namespace B$/;"	n	namespace:A
B	gdb/testsuite/gdb.cp/ovsrch1.cc	/^  namespace B$/;"	n	namespace:A	file:
B	gdb/testsuite/gdb.cp/pr-1210.cc	/^class B : virtual public A$/;"	c	file:
B	gdb/testsuite/gdb.cp/pr-574.cc	/^class B : public A {$/;"	c	file:
B	gdb/testsuite/gdb.cp/pr12028.cc	/^class B{};$/;"	c	file:
B	gdb/testsuite/gdb.cp/pr9067.cc	/^struct B {$/;"	s	file:
B	gdb/testsuite/gdb.cp/pr9167.cc	/^class B : public A<int, B>$/;"	c	file:
B	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^  B (int aa, int bb): A (aa), b (bb) {}$/;"	f	struct:B
B	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct B: public A$/;"	s	file:
B	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
B	gdb/testsuite/gdb.cp/shadow.cc	/^class B$/;"	c	file:
B	gdb/testsuite/gdb.cp/smartp.cc	/^class B {$/;"	c	file:
B	gdb/testsuite/gdb.cp/virtbase.cc	/^struct B : virtual A {};$/;"	s	file:
B	gdb/testsuite/gdb.cp/virtfunc.cc	/^class B : public A$/;"	c	file:
B	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct B { int i : 12; int j : 12; int : 4; };$/;"	s	file:
B	gdb/testsuite/gdb.guile/types-module.cc	/^enum enum_type { A, B, C };$/;"	e	enum:enum_type	file:
B	gdb/testsuite/gdb.mi/gdb792.cc	/^class B$/;"	c	file:
B	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int B;$/;"	m	struct:Derived	file:
B	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int B;$/;"	m	struct:MultipleDerived	file:
B	gdb/testsuite/gdb.python/lib-types.cc	/^enum enum1 { A, B, C };$/;"	e	enum:enum1	file:
B	gdb/testsuite/gdb.python/py-explore.cc	/^class B : public A {$/;"	c	file:
B	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^class B : public A$/;"	c	file:
B	gdb/testsuite/gdb.python/py-value-cc.cc	/^class B : public A {$/;"	c	file:
B	gdb/testsuite/gdb.python/py-xmethods.cc	/^class B : public A$/;"	c	namespace:dop	file:
B	gdb/unittests/basic_string_view/capacity/1.cc	/^struct B { };$/;"	s	namespace:capacity_1	file:
B	include/md5.h	/^  md5_uint32 B;$/;"	m	struct:md5_ctx
B	include/sha1.h	/^  sha1_uint32 B;$/;"	m	struct:sha1_ctx
B	opcodes/aarch64-opc.c	476;"	d	file:
B	opcodes/aarch64-opc.c	512;"	d	file:
B	opcodes/ia64-opc-b.c	25;"	d	file:
B	opcodes/ia64-opc-b.c	483;"	d	file:
B	opcodes/mmix-opc.c	79;"	d	file:
B	opcodes/msp430-decode.c	47;"	d	file:
B	opcodes/ppc-opc.c	2688;"	d	file:
B	opcodes/rl78-decode.c	59;"	d	file:
B	opcodes/rx-decode.c	163;"	d	file:
B	sim/aarch64/cpustate.h	/^  int8_t       B[16];$/;"	m	union:FRegisterValue
B0	opcodes/ia64-opc-b.c	24;"	d	file:
B0	opcodes/ia64-opc-b.c	482;"	d	file:
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B0 = 0x0110 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B0 = 0x3001 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B0 = 0xf880 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B0 = 0x0110 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B0 = 0x3001 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B0 = 0xf880 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B0 = -4567 (X);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B0 = 0x0567 (X);$/;"	d
B0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B0 = 0x7e67 (X);$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B0 = 0x99aa (Z);$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B0 = R4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	B0 = R4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R5;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R6;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B0 = R7;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = B1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = I0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = L0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = M0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = M3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B0 = P4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B0 = M0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B0 = R4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B0 = R5;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = B0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = B1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = B2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = B3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = I0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = I1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = I2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = I3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = L0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = L1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = L2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = L3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = M0;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = M1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = M2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B0 = M3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B0 = P1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B0 = P4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B0 = FP;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B0 = P5;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = FP;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = P1;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = P2;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = P3;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = P4;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = P5;$/;"	d
B0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B0 = SP;$/;"	d
B0	sim/testsuite/sim/bfin/cir.s	/^	B0 = 0 (X);$/;"	d
B0	sim/testsuite/sim/bfin/d1.s	/^	B0 = 0 (X);$/;"	d
B0	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	B0 = R0;$/;"	d
B0	sim/testsuite/sim/bfin/issue205.s	/^	B0 = 0 (X);	B1 = 0 (X); B2 = 0 (X); B3 = 0 (X);$/;"	d
B0	sim/testsuite/sim/bfin/m0boundary.s	/^	B0 = 0x3fb9 (Z);$/;"	d
B0	sim/testsuite/sim/bfin/saatest.s	/^	B0 = I0;$/;"	d
B00	include/opcode/h8300.h	/^  B00 =         0x800000, 		\/* Bit 0 must be low.   *\/$/;"	e	enum:h8_flags
B01	include/opcode/h8300.h	/^  B01 =         0x1000000, 		\/* Bit 0 must be high.  *\/$/;"	e	enum:h8_flags
B1	gdb/testsuite/gdb.cp/baseenum.cc	/^  class B1 {};$/;"	c	namespace:N	file:
B1	gdb/testsuite/gdb.cp/baseenum.cc	/^class B1 : public A$/;"	c	file:
B1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  B1 () {}$/;"	f	class:B1
B1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^B1::B1 (const B1 &obj)$/;"	f	class:B1
B1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^B1::B1 (int i) : b1 (i) { }$/;"	f	class:B1
B1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class B1$/;"	c	file:
B1	opcodes/ia64-opc.h	60;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B1 = 0x1110 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B1 = 0x3003 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B1 = 0xfaa0 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B1 = 0x1110 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B1 = 0x3003 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B1 = 0xfaa0 (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B1 = -5678 (X);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B1 = 0x1678 (X);$/;"	d
B1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B1 = 0x7f78 (X);$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B1 = 0xbbcc (Z);$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B1 = R5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	B1 = R5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R0;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R4;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R6;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B1 = R7;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = B2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = I1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = L1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = M1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = M2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B1 = P5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B1 = M1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B1 = R5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B1 = R6;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = B0;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = B1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = B2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = B3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = I0;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = I1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = I2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = I3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = L0;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = L1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = L2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = L3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = M0;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = M1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = M2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B1 = M3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B1 = P3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B1 = P5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B1 = SP;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = FP;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = P1;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = P2;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = P3;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = P4;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = P5;$/;"	d
B1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B1 = SP;$/;"	d
B1	sim/testsuite/sim/bfin/d0.s	/^	B1 = 0x0 (X);$/;"	d
B1	sim/testsuite/sim/bfin/d0.s	/^	B1 = 0x100 (X);$/;"	d
B1	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	B1 = R1;$/;"	d
B1	sim/testsuite/sim/bfin/saatest.s	/^	B1 = I1;$/;"	d
B10	gdb/testsuite/gdb.cp/nested-types.cc	/^  enum E10 {A10, B10, C10};$/;"	e	enum:S10::E10	file:
B10	include/opcode/h8300.h	/^  B10 = 	0x2000000, 		\/* Bit 1 must be low.   *\/$/;"	e	enum:h8_flags
B11	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E11 {A11, B11, C11};$/;"	e	enum:S10::S11::E11	file:
B11	include/opcode/h8300.h	/^  B11 = 	0x4000000, 		\/* Bit 1 must be high.  *\/$/;"	e	enum:h8_flags
B12	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E12 {A12, B12, C12};$/;"	e	enum:S10::S11::S12::E12	file:
B13	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E13 {A13, B13, C13};$/;"	e	enum:S10::S11::S12::S13::E13	file:
B14	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E14 {A14, B14, C14};$/;"	e	enum:S10::S11::S12::S13::S14::E14	file:
B15	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E15 {A15, B15, C15};$/;"	e	enum:S10::S11::S12::S13::S14::S15::E15	file:
B15	opcodes/ppc-opc.c	1888;"	d	file:
B16	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E16 {A16, B16, C16};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::E16	file:
B17	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E17 {A17, B17, C17};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::E17	file:
B18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E18 {A18, B18, C18};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::E18	file:
B19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E19 {A19, B19, C19};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19::E19	file:
B19200	gdb/ser-unix.c	226;"	d	file:
B2	gdb/testsuite/gdb.cp/baseenum.cc	/^  class B2 : public A {};$/;"	c	namespace:N	file:
B2	gdb/testsuite/gdb.cp/baseenum.cc	/^class B2 : public A$/;"	c	file:
B2	opcodes/ia64-opc.h	61;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B2 = 0x2220 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B2 = 0x3005 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B2 = 0xfbb0 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B2 = 0x2220 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B2 = 0x3005 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B2 = 0xfbb0 (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B2 = -6678 (X);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B2 = 0x2789 (X);$/;"	d
B2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B2 = 0x7ff9 (X);$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B2 = 0xddee (Z);$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B2 = R6;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	B2 = R6;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R0;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R4;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R5;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R6;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B2 = R7;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = B3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = I3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = L2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = M1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = M2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B2 = SP;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B2 = M2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B2 = R6;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B2 = R7;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = B0;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = B1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = B2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = B3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = I0;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = I1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = I2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = I3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = L0;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = L1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = L2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = L3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = M0;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = M1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = M2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B2 = M3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B2 = P5;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B2 = SP;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B2 = FP;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B2 = P5;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = FP;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = P1;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = P2;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = P3;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = P4;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = P5;$/;"	d
B2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B2 = SP;$/;"	d
B2	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	B2 = R2;$/;"	d
B20	include/opcode/h8300.h	/^  B20 = 	0x8000000, 		\/* Bit 2 must be low.   *\/$/;"	e	enum:h8_flags
B21	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E21 {A21, B21, C21};$/;"	e	enum:S10::S21::E21	file:
B21	include/opcode/h8300.h	/^  B21 = 	0x10000000, 		\/* Bit 2 must be high.  *\/$/;"	e	enum:h8_flags
B22	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E22 {A22, B22, C22};$/;"	e	enum:S10::S21::S22::E22	file:
B23	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E23 {A23, B23, C23};$/;"	e	enum:S10::S21::S22::S23::E23	file:
B24	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E24 {A24, B24, C24};$/;"	e	enum:S10::S21::S22::S23::S24::E24	file:
B24	opcodes/ppc-opc.c	1893;"	d	file:
B25	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E25 {A25, B25, C25};$/;"	e	enum:S10::S21::S22::S23::S24::S25::E25	file:
B26	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E26 {A26, B26, C26};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::E26	file:
B27	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E27 {A27, B27, C27};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::E27	file:
B28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E28 {A28, B28, C28};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::E28	file:
B29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E29 {A29, B29, C29};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29::E29	file:
B3	opcodes/v850-opc.c	1100;"	d	file:
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B3 = 0x3007 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B3 = 0x3330 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^B3 = 0xfcc0 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B3 = 0x3007 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B3 = 0x3330 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^B3 = 0xfcc0 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B3 = -7012 (X);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B3 = 0x389a (X);$/;"	d
B3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	B3 = 0x7fff (X);$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B3 = 0xff01 (Z);$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^B3 = R7;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	B3 = R7;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R4;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R5;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R6;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^B3 = R7;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = B0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = FP;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = I2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = L3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = M0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	B3 = M3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B3 = M3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B3 = R0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	B3 = R7;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = B0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = B1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = B2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = B3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = I0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = I1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = I2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = I3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = L0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = L1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = L2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = L3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = M0;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = M1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = M2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	B3 = M3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	B3 = FP;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	B3 = SP;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = FP;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = P1;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = P2;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = P3;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = P4;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = P5;$/;"	d
B3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^B3 = SP;$/;"	d
B3	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	B3 = R3;$/;"	d
B3	sim/testsuite/sim/bfin/f221.s	/^	B3 = 0x4552 (Z);$/;"	d
B30	include/opcode/h8300.h	/^  B30 =		0x20000000, 		\/* Bit 3 must be low.   *\/$/;"	e	enum:h8_flags
B31	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E31 {A31, B31, C31};$/;"	e	enum:S10::S31::E31	file:
B31	include/opcode/h8300.h	/^  B31 =		0x40000000,		\/* Bit 3 must be high.  *\/$/;"	e	enum:h8_flags
B32	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E32 {A32, B32, C32};$/;"	e	enum:S10::S31::S32::E32	file:
B33	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E33 {A33, B33, C33};$/;"	e	enum:S10::S31::S32::S33::E33	file:
B34	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E34 {A34, B34, C34};$/;"	e	enum:S10::S31::S32::S33::S34::E34	file:
B35	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E35 {A35, B35, C35};$/;"	e	enum:S10::S31::S32::S33::S34::S35::E35	file:
B36	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E36 {A36, B36, C36};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::E36	file:
B37	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E37 {A37, B37, C37};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::E37	file:
B38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E38 {A38, B38, C38};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::E38	file:
B38400	gdb/ser-unix.c	230;"	d	file:
B39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E39 {A39, B39, C39};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39::E39	file:
B41	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E41 {A41, B41, C41};$/;"	e	enum:S10::S41::E41	file:
B42	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E42 {A42, B42, C42};$/;"	e	enum:S10::S41::S42::E42	file:
B43	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E43 {A43, B43, C43};$/;"	e	enum:S10::S41::S42::S43::E43	file:
B44	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E44 {A44, B44, C44};$/;"	e	enum:S10::S41::S42::S43::S44::E44	file:
B45	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E45 {A45, B45, C45};$/;"	e	enum:S10::S41::S42::S43::S44::S45::E45	file:
B46	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E46 {A46, B46, C46};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::E46	file:
B47	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E47 {A47, B47, C47};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::E47	file:
B48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E48 {A48, B48, C48};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::E48	file:
B49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E49 {A49, B49, C49};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49::E49	file:
B51	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E51 {A51, B51, C51};$/;"	e	enum:S10::S51::E51	file:
B52	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E52 {A52, B52, C52};$/;"	e	enum:S10::S51::S52::E52	file:
B53	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E53 {A53, B53, C53};$/;"	e	enum:S10::S51::S52::S53::E53	file:
B54	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E54 {A54, B54, C54};$/;"	e	enum:S10::S51::S52::S53::S54::E54	file:
B55	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E55 {A55, B55, C55};$/;"	e	enum:S10::S51::S52::S53::S54::S55::E55	file:
B56	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E56 {A56, B56, C56};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::E56	file:
B57	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E57 {A57, B57, C57};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::E57	file:
B58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E58 {A58, B58, C58};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::E58	file:
B59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E59 {A59, B59, C59};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59::E59	file:
B6_CLASS_INSN	include/opcode/tic4x.h	462;"	d
B7_CLASS_INSN	include/opcode/tic4x.h	472;"	d
B8	opcodes/ppc-opc.c	1883;"	d	file:
BA	bfd/elf32-ppc.c	155;"	d	file:
BA	opcodes/ppc-opc.c	1761;"	d	file:
BAB	opcodes/ppc-opc.c	1779;"	d	file:
BACKL_REG	include/elf/s390.h	30;"	d
BACKWARD_SCROLL	gdb/tui/tui-data.h	/^  BACKWARD_SCROLL,$/;"	e	enum:tui_scroll_direction
BACK_FROM_ARM	bfd/coff-arm.c	1937;"	d	file:
BAD	zlib/contrib/infback9/inflate9.h	/^    BAD         \/* got a data error -- remain here until reset *\/$/;"	e	enum:__anon986
BAD	zlib/inflate.h	/^    BAD,        \/* got a data error -- remain here until reset *\/$/;"	e	enum:__anon979
BAD1	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^BAD1:$/;"	l
BAD1	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^BAD1:$/;"	l
BAD1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^BAD1:$/;"	l
BAD1	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^BAD1:$/;"	l
BAD1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^BAD1:$/;"	l
BAD1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^BAD1:$/;"	l
BADINT	libdecnumber/decNumber.c	205;"	d	file:
BADMAG	bfd/coff-arm.c	881;"	d	file:
BADMAG	bfd/coff-i386.c	353;"	d	file:
BADMAG	bfd/coff-ia64.c	40;"	d	file:
BADMAG	bfd/coff-mcore.c	30;"	d	file:
BADMAG	bfd/coff-mcore.c	32;"	d	file:
BADMAG	bfd/coff-ppc.c	44;"	d	file:
BADMAG	bfd/coff-ppc.c	47;"	d	file:
BADMAG	bfd/coff-sh.c	370;"	d	file:
BADMAG	bfd/coff-tic30.c	106;"	d	file:
BADMAG	bfd/coff-tic4x.c	62;"	d	file:
BADMAG	bfd/coff-tic54x.c	330;"	d	file:
BADMAG	bfd/coff-tic80.c	471;"	d	file:
BADMAG	bfd/coff-x86_64.c	41;"	d	file:
BADMAG	bfd/coff-z80.c	63;"	d	file:
BADMAG	bfd/coff-z8k.c	69;"	d	file:
BADMAG	include/coff/rs6000.h	38;"	d
BADMAG	include/coff/rs6k64.h	35;"	d
BADVADDR	gdb/mips-linux-tdep.h	34;"	d
BAD_CASE	bfd/elf64-mmix.c	47;"	d	file:
BAD_CASE	bfd/mmo.c	255;"	d	file:
BAD_CASE	opcodes/mmix-dis.c	30;"	d	file:
BAD_MODIFIER	readline/histlib.h	68;"	d
BAD_RANGE_ONE_END	gdb/stubs/m32r-stub.c	709;"	d	file:
BAD_RANGE_ONE_START	gdb/stubs/m32r-stub.c	708;"	d	file:
BAD_RANGE_TWO_END	gdb/stubs/m32r-stub.c	711;"	d	file:
BAD_RANGE_TWO_START	gdb/stubs/m32r-stub.c	710;"	d	file:
BAD_WORD_SPEC	readline/histlib.h	66;"	d
BAIL	zlib/examples/gzlog.c	251;"	d	file:
BAIL	zlib/examples/gzlog.c	254;"	d	file:
BANK	opcodes/aarch64-opc.c	2746;"	d	file:
BANK	opcodes/aarch64-opc.c	2774;"	d	file:
BANKN	sim/sh/interp.c	144;"	d	file:
BANK_CAN_ACCESS_SPSR	sim/arm/armdefs.h	245;"	d
BANK_REGNUM	gdb/sh-tdep.h	/^    BANK_REGNUM = 63,$/;"	e	enum:__anon1841
BAR	gdb/testsuite/gdb.base/vla-datatypes.c	/^} BAR;$/;"	t	typeref:struct:bar	file:
BAR	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    typedef c::d::bar BAR;$/;"	t	namespace:a::b	file:
BARS	sim/frv/cache.h	/^  FRV_CACHE_ARS BARS;         \/* BARS register.  *\/$/;"	m	struct:__anon244
BAR_1	gdb/testsuite/gdb.python/py-pp-maint.c	/^    BAR_1    = 0x10,$/;"	e	enum:flag_enum	file:
BAR_2	gdb/testsuite/gdb.python/py-pp-maint.c	/^    BAR_2    = 0x20,$/;"	e	enum:flag_enum	file:
BAR_3	gdb/testsuite/gdb.python/py-pp-maint.c	/^    BAR_3    = 0x40,$/;"	e	enum:flag_enum	file:
BAR_MASK	gdb/testsuite/gdb.python/py-pp-maint.c	/^    BAR_MASK = 0x70,$/;"	e	enum:flag_enum	file:
BAR_REGNUM	gdb/cris-tdep.c	/^  BAR_REGNUM  = 28,$/;"	e	enum:cris_regnums	file:
BAS	gdb/stubs/sh-stub.c	1118;"	d	file:
BASE	gdb/testsuite/gdb.arch/mips-octeon-bbit.c	4;"	d	file:
BASE	opcodes/alpha-opc.c	399;"	d	file:
BASE	zlib/adler32.c	12;"	d	file:
BASEADDR	bfd/elf32-epiphany.c	173;"	d	file:
BASEADDR	bfd/elf32-ip2k.c	267;"	d	file:
BASENUM	sim/cris/crisv10f.c	24;"	d	file:
BASENUM	sim/cris/crisv32f.c	30;"	d	file:
BASETYPE_VIA_PUBLIC	gdb/gdbtypes.h	1410;"	d
BASETYPE_VIA_VIRTUAL	gdb/gdbtypes.h	1414;"	d
BASE_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank BASE_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
BASE_PTR_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank BASE_PTR_CONVERSION_BADNESS = {1,0};$/;"	v	typeref:struct:rank
BASE_REG	include/elf/s390.h	31;"	d
BA_CLASS_INSN	include/opcode/tic4x.h	425;"	d
BA_DWORD_OPCODE	include/opcode/cris.h	211;"	d
BA_PC_INCR_OPCODE	include/opcode/cris.h	187;"	d
BA_QUICK_HIGH	include/opcode/cris.h	181;"	d
BA_QUICK_OPCODE	include/opcode/cris.h	182;"	d
BB	gdb/testsuite/gdb.cp/impl-this.cc	/^  BB () : i (20) {}$/;"	f	class:BB
BB	gdb/testsuite/gdb.cp/impl-this.cc	/^class BB : public A<int>$/;"	c	file:
BB	opcodes/ppc-opc.c	1773;"	d	file:
BBB	gdb/testsuite/gdb.cp/namespace.cc	/^namespace BBB {$/;"	n	file:
BBB	opcodes/ppc-opc.c	2623;"	d	file:
BBIT0	include/opcode/arc.h	/^  BBIT0,$/;"	e	enum:__anon1255
BBIT1	include/opcode/arc.h	/^  BBIT1,$/;"	e	enum:__anon1255
BBO	opcodes/ppc-opc.c	2748;"	d	file:
BBOAT2CB_MASK	opcodes/ppc-opc.c	2771;"	d	file:
BBOATBI_MASK	opcodes/ppc-opc.c	2775;"	d	file:
BBOATCB_MASK	opcodes/ppc-opc.c	2770;"	d	file:
BBOAT_MASK	opcodes/ppc-opc.c	2760;"	d	file:
BBOCB	opcodes/ppc-opc.c	2764;"	d	file:
BBOCB_MASK	opcodes/ppc-opc.c	2766;"	d	file:
BBOYBI_MASK	opcodes/ppc-opc.c	2774;"	d	file:
BBOYCB_MASK	opcodes/ppc-opc.c	2769;"	d	file:
BBOY_MASK	opcodes/ppc-opc.c	2759;"	d	file:
BBO_MASK	opcodes/ppc-opc.c	2751;"	d	file:
BBPC_REGNUM	sim/m32r/m32r-sim.h	35;"	d
BBPSW_OFFSET	gdb/m32r-linux-tdep.c	343;"	d	file:
BBPSW_REGMAP	gdb/m32r-linux-nat.c	60;"	d	file:
BBPSW_REGNUM	sim/m32r/m32r-sim.h	34;"	d
BB_CLASS_INSN	include/opcode/tic4x.h	438;"	d
BB_MASK	opcodes/ppc-opc.c	1774;"	d	file:
BB_MODE	opcodes/s12z-dis.c	/^enum BB_MODE$/;"	g	file:
BB_OPR_REG_IMM	opcodes/s12z-dis.c	/^    BB_OPR_REG_IMM$/;"	e	enum:BB_MODE	file:
BB_OPR_REG_REG	opcodes/s12z-dis.c	/^    BB_OPR_REG_REG,$/;"	e	enum:BB_MODE	file:
BB_REG_OPR_IMM	opcodes/s12z-dis.c	/^    BB_REG_OPR_IMM,$/;"	e	enum:BB_MODE	file:
BB_REG_OPR_REG	opcodes/s12z-dis.c	/^    BB_REG_OPR_REG,$/;"	e	enum:BB_MODE	file:
BB_REG_REG_IMM	opcodes/s12z-dis.c	/^    BB_REG_REG_IMM,$/;"	e	enum:BB_MODE	file:
BB_REG_REG_REG	opcodes/s12z-dis.c	/^    BB_REG_REG_REG,$/;"	e	enum:BB_MODE	file:
BC	gdb/stub-termcap.c	/^char *BC __attribute__((weak));$/;"	v
BCACHE_H	gdb/bcache.h	23;"	d
BCD2DPD	libdecnumber/decDPD.h	/^const uint16_t BCD2DPD[2458]={	  0,	1,    2,    3,	  4,	5,    6,    7,$/;"	v
BCD2DPD	libdecnumber/decDPDSymbols.h	5;"	d
BCL_20_31	bfd/elf32-ppc.c	156;"	d	file:
BCL_20_31	bfd/elf64-ppc.c	199;"	d	file:
BCOND	gdb/arch/aarch64-insn.h	/^  BCOND           = 0x40000000 | B,$/;"	e	enum:aarch64_opcodes
BCR	gdb/stubs/sh-stub.c	1117;"	d	file:
BCTR	bfd/elf32-ppc.c	157;"	d	file:
BCTR	bfd/elf64-ppc.c	164;"	d	file:
BCTRL	bfd/elf64-ppc.c	11038;"	d	file:
BC_INSN	gdb/rs6000-tdep.c	799;"	d	file:
BD	gdb/testsuite/gdb.cp/operator.cc	/^  namespace BD$/;"	n	namespace:B	file:
BD	opcodes/ppc-opc.c	1794;"	d	file:
BD15	opcodes/ppc-opc.c	2715;"	d	file:
BD15_MASK	opcodes/ppc-opc.c	2719;"	d	file:
BD16	opcodes/micromips-opc.c	207;"	d	file:
BD24	opcodes/ppc-opc.c	2741;"	d	file:
BD24_MASK	opcodes/ppc-opc.c	2745;"	d	file:
BD32	opcodes/micromips-opc.c	208;"	d	file:
BD8	opcodes/ppc-opc.c	2695;"	d	file:
BD8IO	opcodes/ppc-opc.c	2702;"	d	file:
BD8IO_MASK	opcodes/ppc-opc.c	2703;"	d	file:
BD8_MASK	opcodes/ppc-opc.c	2699;"	d	file:
BDA	opcodes/ppc-opc.c	1799;"	d	file:
BDAP_INCR_HIGH	include/opcode/cris.h	144;"	d
BDAP_INDIR_HIGH	include/opcode/cris.h	138;"	d
BDAP_INDIR_HIGH_Z	include/opcode/cris.h	139;"	d
BDAP_INDIR_LOW	include/opcode/cris.h	136;"	d
BDAP_INDIR_LOW_Z	include/opcode/cris.h	137;"	d
BDAP_INDIR_OPCODE	include/opcode/cris.h	141;"	d
BDAP_INDIR_Z_BITS	include/opcode/cris.h	142;"	d
BDAP_PC_LOW	include/opcode/cris.h	143;"	d
BDAP_QUICK_OPCODE	include/opcode/cris.h	127;"	d
BDAP_QUICK_Z_BITS	include/opcode/cris.h	128;"	d
BDE_BTS_INSN_SIZE	gdb/btrace.h	/^  BDE_BTS_INSN_SIZE$/;"	e	enum:btrace_bts_error
BDE_BTS_OVERFLOW	gdb/btrace.h	/^  BDE_BTS_OVERFLOW = 1,$/;"	e	enum:btrace_bts_error
BDE_PT_DISABLED	gdb/btrace.h	/^  BDE_PT_DISABLED,$/;"	e	enum:btrace_pt_error
BDE_PT_OVERFLOW	gdb/btrace.h	/^  BDE_PT_OVERFLOW$/;"	e	enum:btrace_pt_error
BDE_PT_USER_QUIT	gdb/btrace.h	/^  BDE_PT_USER_QUIT = 1,$/;"	e	enum:btrace_pt_error
BDISP	opcodes/alpha-opc.c	276;"	d	file:
BDM	opcodes/ppc-opc.c	1804;"	d	file:
BDMA	opcodes/ppc-opc.c	1810;"	d	file:
BDP	opcodes/ppc-opc.c	1816;"	d	file:
BDPA	opcodes/ppc-opc.c	1822;"	d	file:
BDS_CR	sim/cr16/cr16_sim.h	/^  BDS_CR  = 1,$/;"	e	enum:__anon515
BE2H	sim/common/sim-endian.h	182;"	d
BE2H	sim/ppc/sim-endian.h	327;"	d
BE2H_1	sim/common/sim-endian.h	97;"	d
BE2H_1	sim/ppc/sim-endian.h	252;"	d
BE2H_16	sim/common/sim-endian.h	101;"	d
BE2H_2	sim/common/sim-endian.h	98;"	d
BE2H_2	sim/ppc/sim-endian.h	253;"	d
BE2H_4	sim/common/sim-endian.h	99;"	d
BE2H_4	sim/ppc/sim-endian.h	254;"	d
BE2H_8	sim/common/sim-endian.h	100;"	d
BE2H_8	sim/ppc/sim-endian.h	255;"	d
BE2H_cell	sim/common/sim-endian.h	249;"	d
BE2H_cell	sim/ppc/sim-endian.h	390;"	d
BE2H_word	sim/common/sim-endian.h	225;"	d
BE2H_word	sim/common/sim-endian.h	234;"	d
BE2H_word	sim/ppc/sim-endian.h	367;"	d
BE2H_word	sim/ppc/sim-endian.h	376;"	d
BEFORE_JMP	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define BEFORE_JMP .att_syntax$/;"	d
BEFORE_MACSCP1_1	gdb/testsuite/gdb.base/macscp1.c	53;"	d	file:
BEFORE_MACSCP1_2	gdb/testsuite/gdb.base/macscp1.c	65;"	d	file:
BEFORE_MACSCP1_3	gdb/testsuite/gdb.base/macscp1.c	77;"	d	file:
BEFORE_MACSCP2_1	gdb/testsuite/gdb.base/macscp2.h	5;"	d
BEFORE_MACSCP2_2	gdb/testsuite/gdb.base/macscp2.h	17;"	d
BEFORE_MACSCP3_1	gdb/testsuite/gdb.base/macscp3.h	5;"	d
BEFORE_MACSCP3_2	gdb/testsuite/gdb.base/macscp3.h	17;"	d
BEFORE_MACSCP4_1_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp4.h	13;"	d
BEFORE_MACSCP4_1_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp4.h	18;"	d
BEFORE_MACSCP4_2_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp4.h	30;"	d
BEFORE_MACSCP4_2_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp4.h	35;"	d
BEGIN	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_except_user_mode.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_interr_excpt.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_interr_nested.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_interr_nmi.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_loop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mmr_timer.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mode_user.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_bug_ui.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_bug_ui2.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_bug_ui3.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_illegalcombination.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^BEGIN:$/;"	l
BEGIN	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^BEGIN:$/;"	l
BEGIN_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	103;"	d
BEGIN_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	85;"	d
BEGIN_ROUNDING	gdb/gnulib/import/frexp.c	44;"	d	file:
BEGIN_ROUNDING	gdb/gnulib/import/frexp.c	52;"	d	file:
BEOS_DLL_IMAGE_BASE	include/coff/internal.h	179;"	d
BEOS_EXE_IMAGE_BASE	include/coff/internal.h	178;"	d
BEQLR	bfd/elf32-ppc.c	158;"	d	file:
BEQLR	bfd/elf64-ppc.c	11035;"	d	file:
BEQOP	include/opcode/dlx.h	83;"	d
BETA	gdb/testsuite/gdb.cp/namespace.cc	/^    BETA,$/;"	e	enum:AAA::SomeEnum	file:
BE_SR0_R21	bfd/elf32-hppa.c	667;"	d	file:
BE_SR0_R21	bfd/elf32-hppa.c	885;"	d	file:
BE_SR0_RP	bfd/elf32-hppa.c	675;"	d	file:
BE_SR0_RP	bfd/elf32-hppa.c	892;"	d	file:
BE_SR4_R1	bfd/elf32-hppa.c	651;"	d	file:
BE_SR4_R1	bfd/elf32-hppa.c	874;"	d	file:
BF	opcodes/ppc-opc.c	1827;"	d	file:
BF50X_MMR_EBIU_AMC_SIZE	sim/bfin/machs.h	57;"	d
BF54X_MMR_EBIU_AMC_SIZE	sim/bfin/machs.h	58;"	d
BFA	opcodes/ppc-opc.c	1844;"	d	file:
BFCI_FREE	bfd/aoutx.h	2911;"	d
BFCI_FREE	bfd/aoutx.h	2924;"	d
BFCI_FREE	bfd/pdp11.c	2387;"	d	file:
BFCI_FREE	bfd/pdp11.c	2401;"	d	file:
BFD64	bfd/bfd-in.h	114;"	d
BFD64	bfd/bfd-in2.h	121;"	d
BFDLINK_H	include/bfdlink.h	23;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_ANY	bfd/bfd-in.h	1010;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_ANY	bfd/bfd-in2.h	1017;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_MAP	bfd/bfd-in.h	1007;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_MAP	bfd/bfd-in2.h	1014;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_OTHER	bfd/bfd-in.h	1009;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_OTHER	bfd/bfd-in2.h	1016;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_TAG	bfd/bfd-in.h	1008;"	d
BFD_AARCH64_SPECIAL_SYM_TYPE_TAG	bfd/bfd-in2.h	1015;"	d
BFD_ABS_SECTION_NAME	bfd/bfd-in2.h	1705;"	d
BFD_ALIGN	bfd/bfd-in.h	302;"	d
BFD_ALIGN	bfd/bfd-in2.h	309;"	d
BFD_ARCH_SIZE	bfd/bfd-in.h	81;"	d
BFD_ARCH_SIZE	bfd/bfd-in2.h	88;"	d
BFD_ARELOC_BFIN_ADD	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_ADDR	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_ADDR,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_AND	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_AND,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_COMP	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_COMP,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_CONST	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_CONST,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_DIV	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_DIV,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_HWPAGE	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_HWPAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_LAND	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_LAND,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_LEN	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_LEN,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_LOR	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_LOR,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_LSHIFT	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_LSHIFT,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_MOD	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_MOD,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_MULT	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_MULT,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_NEG	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_OR	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_OR,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_PAGE	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_PAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_PUSH	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_PUSH,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_RSHIFT	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_RSHIFT,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_SUB	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_SUB,$/;"	e	enum:bfd_reloc_code_real
BFD_ARELOC_BFIN_XOR	bfd/bfd-in2.h	/^  BFD_ARELOC_BFIN_XOR,$/;"	e	enum:bfd_reloc_code_real
BFD_ARM_SPECIAL_SYM_TYPE_ANY	bfd/bfd-in.h	953;"	d
BFD_ARM_SPECIAL_SYM_TYPE_ANY	bfd/bfd-in2.h	960;"	d
BFD_ARM_SPECIAL_SYM_TYPE_MAP	bfd/bfd-in.h	950;"	d
BFD_ARM_SPECIAL_SYM_TYPE_MAP	bfd/bfd-in2.h	957;"	d
BFD_ARM_SPECIAL_SYM_TYPE_OTHER	bfd/bfd-in.h	952;"	d
BFD_ARM_SPECIAL_SYM_TYPE_OTHER	bfd/bfd-in2.h	959;"	d
BFD_ARM_SPECIAL_SYM_TYPE_TAG	bfd/bfd-in.h	951;"	d
BFD_ARM_SPECIAL_SYM_TYPE_TAG	bfd/bfd-in2.h	958;"	d
BFD_ARM_STM32L4XX_FIX_ALL	bfd/bfd-in.h	/^  BFD_ARM_STM32L4XX_FIX_ALL$/;"	e	enum:__anon1026
BFD_ARM_STM32L4XX_FIX_ALL	bfd/bfd-in2.h	/^  BFD_ARM_STM32L4XX_FIX_ALL$/;"	e	enum:__anon1149
BFD_ARM_STM32L4XX_FIX_DEFAULT	bfd/bfd-in.h	/^  BFD_ARM_STM32L4XX_FIX_DEFAULT,$/;"	e	enum:__anon1026
BFD_ARM_STM32L4XX_FIX_DEFAULT	bfd/bfd-in2.h	/^  BFD_ARM_STM32L4XX_FIX_DEFAULT,$/;"	e	enum:__anon1149
BFD_ARM_STM32L4XX_FIX_NONE	bfd/bfd-in.h	/^  BFD_ARM_STM32L4XX_FIX_NONE,$/;"	e	enum:__anon1026
BFD_ARM_STM32L4XX_FIX_NONE	bfd/bfd-in2.h	/^  BFD_ARM_STM32L4XX_FIX_NONE,$/;"	e	enum:__anon1149
BFD_ARM_VFP11_FIX_DEFAULT	bfd/bfd-in.h	/^  BFD_ARM_VFP11_FIX_DEFAULT,$/;"	e	enum:__anon1025
BFD_ARM_VFP11_FIX_DEFAULT	bfd/bfd-in2.h	/^  BFD_ARM_VFP11_FIX_DEFAULT,$/;"	e	enum:__anon1148
BFD_ARM_VFP11_FIX_NONE	bfd/bfd-in.h	/^  BFD_ARM_VFP11_FIX_NONE,$/;"	e	enum:__anon1025
BFD_ARM_VFP11_FIX_NONE	bfd/bfd-in2.h	/^  BFD_ARM_VFP11_FIX_NONE,$/;"	e	enum:__anon1148
BFD_ARM_VFP11_FIX_SCALAR	bfd/bfd-in.h	/^  BFD_ARM_VFP11_FIX_SCALAR,$/;"	e	enum:__anon1025
BFD_ARM_VFP11_FIX_SCALAR	bfd/bfd-in2.h	/^  BFD_ARM_VFP11_FIX_SCALAR,$/;"	e	enum:__anon1148
BFD_ARM_VFP11_FIX_VECTOR	bfd/bfd-in.h	/^  BFD_ARM_VFP11_FIX_VECTOR$/;"	e	enum:__anon1025
BFD_ARM_VFP11_FIX_VECTOR	bfd/bfd-in2.h	/^  BFD_ARM_VFP11_FIX_VECTOR$/;"	e	enum:__anon1148
BFD_ASSERT	bfd/libbfd-in.h	797;"	d
BFD_ASSERT	bfd/libbfd.h	802;"	d
BFD_COMPRESS	bfd/bfd-in2.h	6930;"	d
BFD_COMPRESS_GABI	bfd/bfd-in2.h	6939;"	d
BFD_COM_SECTION_NAME	bfd/bfd-in2.h	1707;"	d
BFD_CONVERT_ELF_COMMON	bfd/bfd-in2.h	6943;"	d
BFD_DECOMPRESS	bfd/bfd-in2.h	6933;"	d
BFD_DEFAULT_TARGET_SIZE	bfd/bfd-in.h	84;"	d
BFD_DEFAULT_TARGET_SIZE	bfd/bfd-in2.h	91;"	d
BFD_DETERMINISTIC_OUTPUT	bfd/bfd-in2.h	6927;"	d
BFD_ELF_VERSION_CXX_TYPE	include/bfdlink.h	886;"	d
BFD_ELF_VERSION_C_TYPE	include/bfdlink.h	885;"	d
BFD_ELF_VERSION_JAVA_TYPE	include/bfdlink.h	887;"	d
BFD_ENDIAN_BIG	bfd/bfd-in2.h	/^enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };$/;"	e	enum:bfd_endian
BFD_ENDIAN_LITTLE	bfd/bfd-in2.h	/^enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };$/;"	e	enum:bfd_endian
BFD_ENDIAN_UNKNOWN	bfd/bfd-in2.h	/^enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };$/;"	e	enum:bfd_endian
BFD_FAIL	bfd/libbfd-in.h	800;"	d
BFD_FAIL	bfd/libbfd.h	805;"	d
BFD_FAKE_SECTION	bfd/bfd-in2.h	1819;"	d
BFD_FLAGS_FOR_BFD_USE_MASK	bfd/bfd-in2.h	6955;"	d
BFD_FLAGS_SAVED	bfd/bfd-in2.h	6949;"	d
BFD_HOSTPTR_T	bfd/bfd-in.h	126;"	d
BFD_HOSTPTR_T	bfd/bfd-in2.h	133;"	d
BFD_HOST_64BIT_LONG	bfd/bfd-in.h	86;"	d
BFD_HOST_64BIT_LONG	bfd/bfd-in2.h	93;"	d
BFD_HOST_64BIT_LONG_LONG	bfd/bfd-in.h	87;"	d
BFD_HOST_64BIT_LONG_LONG	bfd/bfd-in2.h	94;"	d
BFD_HOST_64_BIT	bfd/bfd-in.h	89;"	d
BFD_HOST_64_BIT	bfd/bfd-in2.h	96;"	d
BFD_HOST_U_64_BIT	bfd/bfd-in.h	90;"	d
BFD_HOST_U_64_BIT	bfd/bfd-in2.h	97;"	d
BFD_IND_SECTION_NAME	bfd/bfd-in2.h	1708;"	d
BFD_IN_MEMORY	bfd/bfd-in2.h	6918;"	d
BFD_IO_FUNCS	bfd/pef.c	34;"	d	file:
BFD_IS_R2	bfd/elf32-nios2.c	1572;"	d	file:
BFD_IS_RELAXABLE	bfd/bfd-in2.h	6907;"	d
BFD_JUMP_TABLE_ARCHIVE	bfd/bfd-in2.h	7570;"	d
BFD_JUMP_TABLE_COPY	bfd/bfd-in2.h	7516;"	d
BFD_JUMP_TABLE_CORE	bfd/bfd-in2.h	7558;"	d
BFD_JUMP_TABLE_DYNAMIC	bfd/bfd-in2.h	7783;"	d
BFD_JUMP_TABLE_GENERIC	bfd/bfd-in2.h	7495;"	d
BFD_JUMP_TABLE_LINK	bfd/bfd-in2.h	7688;"	d
BFD_JUMP_TABLE_RELOCS	bfd/bfd-in2.h	7660;"	d
BFD_JUMP_TABLE_SYMBOLS	bfd/bfd-in2.h	7601;"	d
BFD_JUMP_TABLE_WRITE	bfd/bfd-in2.h	7678;"	d
BFD_LINKER_CREATED	bfd/bfd-in2.h	6922;"	d
BFD_M68HC11_BANK_SIZE_NAME	bfd/elf32-m68hc1x.h	32;"	d
BFD_M68HC11_BANK_START_NAME	bfd/elf32-m68hc1x.h	31;"	d
BFD_M68HC11_BANK_VIRTUAL_NAME	bfd/elf32-m68hc1x.h	33;"	d
BFD_MACH_O_ARM64_RELOC_ADDEND	include/mach-o/arm64.h	48;"	d
BFD_MACH_O_ARM64_RELOC_BRANCH26	include/mach-o/arm64.h	31;"	d
BFD_MACH_O_ARM64_RELOC_GOT_LOAD_PAGE21	include/mach-o/arm64.h	38;"	d
BFD_MACH_O_ARM64_RELOC_GOT_LOAD_PAGEOFF12	include/mach-o/arm64.h	39;"	d
BFD_MACH_O_ARM64_RELOC_PAGE21	include/mach-o/arm64.h	34;"	d
BFD_MACH_O_ARM64_RELOC_PAGEOFF12	include/mach-o/arm64.h	35;"	d
BFD_MACH_O_ARM64_RELOC_POINTER_TO_GOT	include/mach-o/arm64.h	42;"	d
BFD_MACH_O_ARM64_RELOC_SUBTRACTOR	include/mach-o/arm64.h	28;"	d
BFD_MACH_O_ARM64_RELOC_TLVP_LOAD_PAGE21	include/mach-o/arm64.h	45;"	d
BFD_MACH_O_ARM64_RELOC_TLVP_LOAD_PAGEOFF12	include/mach-o/arm64.h	46;"	d
BFD_MACH_O_ARM64_RELOC_UNSIGNED	include/mach-o/arm64.h	27;"	d
BFD_MACH_O_ARM_RELOC_BR24	include/mach-o/arm.h	30;"	d
BFD_MACH_O_ARM_RELOC_HALF	include/mach-o/arm.h	33;"	d
BFD_MACH_O_ARM_RELOC_HALF_SECTDIFF	include/mach-o/arm.h	34;"	d
BFD_MACH_O_ARM_RELOC_LOCAL_SECTDIFF	include/mach-o/arm.h	28;"	d
BFD_MACH_O_ARM_RELOC_PAIR	include/mach-o/arm.h	26;"	d
BFD_MACH_O_ARM_RELOC_PB_LA_PTR	include/mach-o/arm.h	29;"	d
BFD_MACH_O_ARM_RELOC_SECTDIFF	include/mach-o/arm.h	27;"	d
BFD_MACH_O_ARM_RELOC_VANILLA	include/mach-o/arm.h	25;"	d
BFD_MACH_O_BE_EXTERN	include/mach-o/external.h	137;"	d
BFD_MACH_O_BE_LENGTH_SHIFT	include/mach-o/external.h	136;"	d
BFD_MACH_O_BE_PCREL	include/mach-o/external.h	135;"	d
BFD_MACH_O_BE_TYPE_SHIFT	include/mach-o/external.h	138;"	d
BFD_MACH_O_BIND_IMMEDIATE_MASK	include/mach-o/loader.h	376;"	d
BFD_MACH_O_BIND_OPCODE_ADD_ADDR_ULEB	include/mach-o/loader.h	387;"	d
BFD_MACH_O_BIND_OPCODE_DONE	include/mach-o/loader.h	379;"	d
BFD_MACH_O_BIND_OPCODE_DO_BIND	include/mach-o/loader.h	388;"	d
BFD_MACH_O_BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED	include/mach-o/loader.h	390;"	d
BFD_MACH_O_BIND_OPCODE_DO_BIND_ADD_ADDR_ULEB	include/mach-o/loader.h	389;"	d
BFD_MACH_O_BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB	include/mach-o/loader.h	391;"	d
BFD_MACH_O_BIND_OPCODE_MASK	include/mach-o/loader.h	375;"	d
BFD_MACH_O_BIND_OPCODE_SET_ADDEND_SLEB	include/mach-o/loader.h	385;"	d
BFD_MACH_O_BIND_OPCODE_SET_DYLIB_ORDINAL_IMM	include/mach-o/loader.h	380;"	d
BFD_MACH_O_BIND_OPCODE_SET_DYLIB_ORDINAL_ULEB	include/mach-o/loader.h	381;"	d
BFD_MACH_O_BIND_OPCODE_SET_DYLIB_SPECIAL_IMM	include/mach-o/loader.h	382;"	d
BFD_MACH_O_BIND_OPCODE_SET_SEGMENT_AND_OFFSET_ULEB	include/mach-o/loader.h	386;"	d
BFD_MACH_O_BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM	include/mach-o/loader.h	383;"	d
BFD_MACH_O_BIND_OPCODE_SET_TYPE_IMM	include/mach-o/loader.h	384;"	d
BFD_MACH_O_BIND_SPECIAL_DYLIB_FLAT_LOOKUP	include/mach-o/loader.h	401;"	d
BFD_MACH_O_BIND_SPECIAL_DYLIB_MAIN_EXECUTABLE	include/mach-o/loader.h	400;"	d
BFD_MACH_O_BIND_SPECIAL_DYLIB_SELF	include/mach-o/loader.h	399;"	d
BFD_MACH_O_BIND_TYPE_POINTER	include/mach-o/loader.h	394;"	d
BFD_MACH_O_BIND_TYPE_TEXT_ABSOLUTE32	include/mach-o/loader.h	395;"	d
BFD_MACH_O_BIND_TYPE_TEXT_PCREL32	include/mach-o/loader.h	396;"	d
BFD_MACH_O_CPU_ARCH_ABI64	include/mach-o/loader.h	37;"	d
BFD_MACH_O_CPU_ARCH_MASK	include/mach-o/loader.h	36;"	d
BFD_MACH_O_CPU_IS64BIT	include/mach-o/loader.h	38;"	d
BFD_MACH_O_CPU_SUBTYPE_ARM64_ALL	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM64_ALL = 0,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM64_V8	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM64_V8 = 1$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_ALL	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_ALL = 0,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_V4T	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_V4T = 5,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_V5TEJ	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_V5TEJ = 7,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_V6	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_V6 = 6,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_V7	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_V7 = 9,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_ARM_XSCALE	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_ARM_XSCALE = 8,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_SUBTYPE_LIB64	include/mach-o/loader.h	65;"	d
BFD_MACH_O_CPU_SUBTYPE_MASK	include/mach-o/loader.h	64;"	d
BFD_MACH_O_CPU_SUBTYPE_X86_ALL	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_SUBTYPE_X86_ALL = 3,$/;"	e	enum:bfd_mach_o_cpu_subtype
BFD_MACH_O_CPU_TYPE_ALPHA	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_ALPHA = 16,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_ARM	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_ARM = 12,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_ARM64	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_ARM64 =$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_HPPA	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_HPPA = 11,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_I386	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_I386 = 7,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_I860	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_I860 = 15,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_MC680x0	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_MC680x0 = 6,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_MC88000	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_MC88000 = 13,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_MC98000	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_MC98000 = 10,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_MIPS	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_MIPS = 8,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_POWERPC	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_POWERPC = 18,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_POWERPC_64	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_POWERPC_64 =$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_SPARC	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_SPARC = 14,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_VAX	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_VAX = 1,$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CPU_TYPE_X86_64	include/mach-o/loader.h	/^  BFD_MACH_O_CPU_TYPE_X86_64 =$/;"	e	enum:bfd_mach_o_cpu_type
BFD_MACH_O_CS_HASH_PRESTANDARD_SKEIN_160x256	include/mach-o/codesign.h	81;"	d
BFD_MACH_O_CS_HASH_PRESTANDARD_SKEIN_256x512	include/mach-o/codesign.h	82;"	d
BFD_MACH_O_CS_HASH_SHA1	include/mach-o/codesign.h	79;"	d
BFD_MACH_O_CS_HASH_SHA256	include/mach-o/codesign.h	80;"	d
BFD_MACH_O_CS_MAGIC_BLOB_WRAPPER	include/mach-o/codesign.h	42;"	d
BFD_MACH_O_CS_MAGIC_CODEDIRECTORY	include/mach-o/codesign.h	36;"	d
BFD_MACH_O_CS_MAGIC_EMBEDDED_ENTITLEMENTS	include/mach-o/codesign.h	39;"	d
BFD_MACH_O_CS_MAGIC_EMBEDDED_SIGNATURE	include/mach-o/codesign.h	27;"	d
BFD_MACH_O_CS_MAGIC_REQUIREMENT	include/mach-o/codesign.h	30;"	d
BFD_MACH_O_CS_MAGIC_REQUIREMENTS	include/mach-o/codesign.h	33;"	d
BFD_MACH_O_CS_NO_HASH	include/mach-o/codesign.h	78;"	d
BFD_MACH_O_DICE_ABS_JUMP_TABLES32	include/mach-o/loader.h	/^  BFD_MACH_O_DICE_ABS_JUMP_TABLES32 = 0x0005  \/* Absolute jump table.  *\/$/;"	e	enum:bfd_mach_o_data_in_code_entry_kind
BFD_MACH_O_DICE_JUMP_TABLES16	include/mach-o/loader.h	/^  BFD_MACH_O_DICE_JUMP_TABLES16     = 0x0003, \/* 2 bytes.  *\/$/;"	e	enum:bfd_mach_o_data_in_code_entry_kind
BFD_MACH_O_DICE_JUMP_TABLES32	include/mach-o/loader.h	/^  BFD_MACH_O_DICE_JUMP_TABLES32     = 0x0004, \/* 4 bytes.  *\/$/;"	e	enum:bfd_mach_o_data_in_code_entry_kind
BFD_MACH_O_DICE_JUMP_TABLES8	include/mach-o/loader.h	/^  BFD_MACH_O_DICE_JUMP_TABLES8      = 0x0002, \/* 1 byte jump tables.  *\/$/;"	e	enum:bfd_mach_o_data_in_code_entry_kind
BFD_MACH_O_DICE_KIND_DATA	include/mach-o/loader.h	/^  BFD_MACH_O_DICE_KIND_DATA         = 0x0001, \/* Data *\/$/;"	e	enum:bfd_mach_o_data_in_code_entry_kind
BFD_MACH_O_DYLIB_MODULE_64_SIZE	include/mach-o/external.h	261;"	d
BFD_MACH_O_DYLIB_MODULE_SIZE	include/mach-o/external.h	243;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_KIND_MASK	include/mach-o/loader.h	404;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_KIND_REGULAR	include/mach-o/loader.h	405;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_KIND_THREAD_LOCAL	include/mach-o/loader.h	406;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_REEXPORT	include/mach-o/loader.h	408;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_STUB_AND_RESOLVER	include/mach-o/loader.h	409;"	d
BFD_MACH_O_EXPORT_SYMBOL_FLAGS_WEAK_DEFINITION	include/mach-o/loader.h	407;"	d
BFD_MACH_O_GENERIC_RELOC_LOCAL_SECTDIFF	include/mach-o/reloc.h	29;"	d
BFD_MACH_O_GENERIC_RELOC_PAIR	include/mach-o/reloc.h	26;"	d
BFD_MACH_O_GENERIC_RELOC_PB_LA_PTR	include/mach-o/reloc.h	28;"	d
BFD_MACH_O_GENERIC_RELOC_SECTDIFF	include/mach-o/reloc.h	27;"	d
BFD_MACH_O_GENERIC_RELOC_TLV	include/mach-o/reloc.h	30;"	d
BFD_MACH_O_GENERIC_RELOC_VANILLA	include/mach-o/reloc.h	25;"	d
BFD_MACH_O_GET_SR_ADDRESS	include/mach-o/external.h	152;"	d
BFD_MACH_O_GET_SR_LENGTH	include/mach-o/external.h	150;"	d
BFD_MACH_O_GET_SR_TYPE	include/mach-o/external.h	151;"	d
BFD_MACH_O_HEADER_64_SIZE	include/mach-o/external.h	37;"	d
BFD_MACH_O_HEADER_SIZE	include/mach-o/external.h	36;"	d
BFD_MACH_O_INDIRECT_SYMBOL_ABS	bfd/mach-o.h	380;"	d
BFD_MACH_O_INDIRECT_SYMBOL_LOCAL	bfd/mach-o.h	379;"	d
BFD_MACH_O_INDIRECT_SYMBOL_SIZE	bfd/mach-o.h	381;"	d
BFD_MACH_O_INDIRECT_SYM_ABS	include/mach-o/loader.h	352;"	d
BFD_MACH_O_INDIRECT_SYM_LOCAL	include/mach-o/loader.h	351;"	d
BFD_MACH_O_LC_CODE_SIGNATURE	include/mach-o/loader.h	/^  BFD_MACH_O_LC_CODE_SIGNATURE = 0x1d,	\/* Local of code signature.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_DATA_IN_CODE	include/mach-o/loader.h	/^  BFD_MACH_O_LC_DATA_IN_CODE = 0x29,     \/* Table of non-instructions.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_DYLD_ENVIRONMENT	include/mach-o/loader.h	/^  BFD_MACH_O_LC_DYLD_ENVIRONMENT = 0x27, \/* Env variable string for dyld.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_DYLD_INFO	include/mach-o/loader.h	/^  BFD_MACH_O_LC_DYLD_INFO = 0x22,	\/* Compressed dyld information.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_DYLIB_CODE_SIGN_DRS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_DYLIB_CODE_SIGN_DRS = 0x2b, \/* DRs from dylibs.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_DYSYMTAB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_DYSYMTAB = 0xb,		\/* Dynamic link-edit symbol table info.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_ENCRYPTION_INFO	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ENCRYPTION_INFO = 0x21, \/* Encrypted segment info.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_ENCRYPTION_INFO_64	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ENCRYPTION_INFO_64 = 0x2c, \/* Encrypted 64 bit seg info.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_FUNCTION_STARTS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_FUNCTION_STARTS = 0x26,  \/* Compressed table of func start.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_FVMFILE	include/mach-o/loader.h	/^  BFD_MACH_O_LC_FVMFILE = 0x9,		\/* Fixed VM file inclusion.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_IDENT	include/mach-o/loader.h	/^  BFD_MACH_O_LC_IDENT = 0x8,		\/* Object identification information (obsolete).  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_IDFVMLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_IDFVMLIB = 0x7,		\/* Fixed VM shared library id.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_ID_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ID_DYLIB = 0xd,		\/* Dynamically linked shared lib identification.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_ID_DYLINKER	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ID_DYLINKER = 0xf,	\/* Dynamic linker identification.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LAZY_LOAD_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LAZY_LOAD_DYLIB = 0x20, \/* Delay load of lib until use.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LINKER_OPTIMIZATION_HINT	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LINKER_OPTIMIZATION_HINT = 0x2e, \/* Optimization hints.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LINKER_OPTIONS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LINKER_OPTIONS = 0x2d,	\/* Linker options.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LOADFVMLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LOADFVMLIB = 0x6,	\/* Load a fixed VM shared library.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LOAD_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LOAD_DYLIB = 0xc,	\/* Load a dynamically linked shared library.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LOAD_DYLINKER	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LOAD_DYLINKER = 0xe,	\/* Load a dynamic linker.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LOAD_UPWARD_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LOAD_UPWARD_DYLIB = 0x23, \/* Load upward dylib.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_LOAD_WEAK_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_LOAD_WEAK_DYLIB = 0x18,$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_MAIN	include/mach-o/loader.h	/^  BFD_MACH_O_LC_MAIN = 0x28,             \/* Entry point.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_PREBIND_CKSUM	include/mach-o/loader.h	/^  BFD_MACH_O_LC_PREBIND_CKSUM = 0x17, 	\/* Prebind checksum.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_PREBOUND_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_PREBOUND_DYLIB = 0x10,	\/* Modules prebound for a dynamically.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_PREPAGE	include/mach-o/loader.h	/^  BFD_MACH_O_LC_PREPAGE = 0xa,		\/* Prepage command (internal use).  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_REEXPORT_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_REEXPORT_DYLIB = 0x1f,  \/* Load and re-export lib.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_REQ_DYLD	include/mach-o/loader.h	134;"	d
BFD_MACH_O_LC_ROUTINES	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ROUTINES = 0x11,	\/* Image routines.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_ROUTINES_64	include/mach-o/loader.h	/^  BFD_MACH_O_LC_ROUTINES_64 = 0x1a,     \/* Address of the dyld init routine$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_RPATH	include/mach-o/loader.h	/^  BFD_MACH_O_LC_RPATH = 0x1c,		\/* Run path addiions.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SEGMENT	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SEGMENT = 0x1,		\/* File segment to be mapped.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SEGMENT_64	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SEGMENT_64 = 0x19,	\/* 64-bit segment of this file to be$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SEGMENT_64_SIZE	include/mach-o/external.h	109;"	d
BFD_MACH_O_LC_SEGMENT_SIZE	include/mach-o/external.h	95;"	d
BFD_MACH_O_LC_SEGMENT_SPLIT_INFO	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SEGMENT_SPLIT_INFO = 0x1e, \/* Local of info to split seg.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SIZE	include/mach-o/external.h	81;"	d
BFD_MACH_O_LC_SOURCE_VERSION	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SOURCE_VERSION = 0x2a,   \/* Source version.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SUB_CLIENT	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SUB_CLIENT = 0x14,	\/* Sub client.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SUB_FRAMEWORK	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SUB_FRAMEWORK = 0x12,	\/* Sub framework.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SUB_LIBRARY	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SUB_LIBRARY = 0x15,   	\/* Sub library.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SUB_UMBRELLA	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SUB_UMBRELLA = 0x13,	\/* Sub umbrella.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SYMSEG	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SYMSEG = 0x3,		\/* Link-edit gdb symbol table info.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_SYMTAB	include/mach-o/loader.h	/^  BFD_MACH_O_LC_SYMTAB = 0x2,		\/* Link-edit stab symbol table info (obsolete).  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_THREAD	include/mach-o/loader.h	/^  BFD_MACH_O_LC_THREAD = 0x4,		\/* Thread.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_TWOLEVEL_HINTS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_TWOLEVEL_HINTS = 0x16,	\/* Two-level namespace lookup hints.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_UNIXTHREAD	include/mach-o/loader.h	/^  BFD_MACH_O_LC_UNIXTHREAD = 0x5,	\/* UNIX thread (includes a stack).  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_UUID	include/mach-o/loader.h	/^  BFD_MACH_O_LC_UUID = 0x1b,            \/* 128-bit UUID of the executable.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_VERSION_MIN_IPHONEOS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_VERSION_MIN_IPHONEOS = 0x25, \/* Minimal IOS version.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_VERSION_MIN_MACOSX	include/mach-o/loader.h	/^  BFD_MACH_O_LC_VERSION_MIN_MACOSX = 0x24,   \/* Minimal MacOSX version.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LC_VERSION_MIN_WATCHOS	include/mach-o/loader.h	/^  BFD_MACH_O_LC_VERSION_MIN_WATCHOS = 0x30 \/* Minimal WatchOS version.  *\/$/;"	e	enum:bfd_mach_o_load_command_type
BFD_MACH_O_LENGTH_MASK	include/mach-o/external.h	141;"	d
BFD_MACH_O_LE_EXTERN	include/mach-o/external.h	132;"	d
BFD_MACH_O_LE_LENGTH_SHIFT	include/mach-o/external.h	131;"	d
BFD_MACH_O_LE_PCREL	include/mach-o/external.h	130;"	d
BFD_MACH_O_LE_TYPE_SHIFT	include/mach-o/external.h	133;"	d
BFD_MACH_O_MH_ALLMODSBOUND	include/mach-o/loader.h	/^  BFD_MACH_O_MH_ALLMODSBOUND		= 0x0001000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_ALLOW_STACK_EXECUTION	include/mach-o/loader.h	/^  BFD_MACH_O_MH_ALLOW_STACK_EXECUTION	= 0x0020000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_APP_EXTENSION_SAFE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_APP_EXTENSION_SAFE      = 0x2000000$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_BINDATLOAD	include/mach-o/loader.h	/^  BFD_MACH_O_MH_BINDATLOAD		= 0x0000008,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_BINDS_TO_WEAK	include/mach-o/loader.h	/^  BFD_MACH_O_MH_BINDS_TO_WEAK		= 0x0010000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_BUNDLE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_BUNDLE      = 0x08,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_CANONICAL	include/mach-o/loader.h	/^  BFD_MACH_O_MH_CANONICAL		= 0x0004000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_CIGAM	include/mach-o/loader.h	/^  BFD_MACH_O_MH_CIGAM    = 0xcefaedfe,$/;"	e	enum:bfd_mach_o_mach_header_magic
BFD_MACH_O_MH_CIGAM_64	include/mach-o/loader.h	/^  BFD_MACH_O_MH_CIGAM_64 = 0xcffaedfe$/;"	e	enum:bfd_mach_o_mach_header_magic
BFD_MACH_O_MH_CORE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_CORE        = 0x04,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_DEAD_STRIPPABLE_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DEAD_STRIPPABLE_DYLIB   = 0x0400000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_DSYM	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DSYM        = 0x0a,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_DYLDLINK	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DYLDLINK		= 0x0000004,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_DYLIB	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DYLIB       = 0x06,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_DYLIB_STUB	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DYLIB_STUB  = 0x09,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_DYLINKER	include/mach-o/loader.h	/^  BFD_MACH_O_MH_DYLINKER    = 0x07,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_EXECUTE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_EXECUTE     = 0x02,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_FORCE_FLAT	include/mach-o/loader.h	/^  BFD_MACH_O_MH_FORCE_FLAT		= 0x0000100,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_FVMLIB	include/mach-o/loader.h	/^  BFD_MACH_O_MH_FVMLIB      = 0x03,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_HAS_TLV_DESCRIPTORS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_HAS_TLV_DESCRIPTORS     = 0x0800000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_INCRLINK	include/mach-o/loader.h	/^  BFD_MACH_O_MH_INCRLINK		= 0x0000002,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_KEXT_BUNDLE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_KEXT_BUNDLE = 0x0b$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_LAZY_INIT	include/mach-o/loader.h	/^  BFD_MACH_O_MH_LAZY_INIT		= 0x0000040,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_MAGIC	include/mach-o/loader.h	/^  BFD_MACH_O_MH_MAGIC    = 0xfeedface,$/;"	e	enum:bfd_mach_o_mach_header_magic
BFD_MACH_O_MH_MAGIC_64	include/mach-o/loader.h	/^  BFD_MACH_O_MH_MAGIC_64 = 0xfeedfacf,$/;"	e	enum:bfd_mach_o_mach_header_magic
BFD_MACH_O_MH_NOFIXPREBINDING	include/mach-o/loader.h	/^  BFD_MACH_O_MH_NOFIXPREBINDING		= 0x0000400,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_NOMULTIDEFS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_NOMULTIDEFS		= 0x0000200,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_NOUNDEFS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_NOUNDEFS		= 0x0000001,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_NO_HEAP_EXECUTION	include/mach-o/loader.h	/^  BFD_MACH_O_MH_NO_HEAP_EXECUTION       = 0x1000000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_NO_REEXPORTED_DYLIBS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_NO_REEXPORTED_DYLIBS	= 0x0100000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_OBJECT	include/mach-o/loader.h	/^  BFD_MACH_O_MH_OBJECT      = 0x01,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_PIE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_PIE			= 0x0200000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_PREBINDABLE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_PREBINDABLE		= 0x0000800,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_PREBOUND	include/mach-o/loader.h	/^  BFD_MACH_O_MH_PREBOUND		= 0x0000010,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_PRELOAD	include/mach-o/loader.h	/^  BFD_MACH_O_MH_PRELOAD     = 0x05,$/;"	e	enum:bfd_mach_o_filetype
BFD_MACH_O_MH_ROOT_SAFE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_ROOT_SAFE		= 0x0040000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_SETUID_SAFE	include/mach-o/loader.h	/^  BFD_MACH_O_MH_SETUID_SAFE		= 0x0080000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_SPLIT_SEGS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_SPLIT_SEGS		= 0x0000020,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_SUBSECTIONS_VIA_SYMBOLS	include/mach-o/loader.h	/^  BFD_MACH_O_MH_SUBSECTIONS_VIA_SYMBOLS = 0x0002000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_TWOLEVEL	include/mach-o/loader.h	/^  BFD_MACH_O_MH_TWOLEVEL		= 0x0000080,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_MH_WEAK_DEFINES	include/mach-o/loader.h	/^  BFD_MACH_O_MH_WEAK_DEFINES		= 0x0008000,$/;"	e	enum:bfd_mach_o_header_flags
BFD_MACH_O_NLIST_64_SIZE	include/mach-o/external.h	183;"	d
BFD_MACH_O_NLIST_SIZE	include/mach-o/external.h	173;"	d
BFD_MACH_O_NO_SECT	include/mach-o/loader.h	330;"	d
BFD_MACH_O_N_ABS	include/mach-o/loader.h	325;"	d
BFD_MACH_O_N_ARM_THUMB_DEF	include/mach-o/loader.h	348;"	d
BFD_MACH_O_N_DESC_DISCARDED	include/mach-o/loader.h	342;"	d
BFD_MACH_O_N_EXT	include/mach-o/loader.h	323;"	d
BFD_MACH_O_N_INDR	include/mach-o/loader.h	326;"	d
BFD_MACH_O_N_NO_DEAD_STRIP	include/mach-o/loader.h	343;"	d
BFD_MACH_O_N_PBUD	include/mach-o/loader.h	327;"	d
BFD_MACH_O_N_PEXT	include/mach-o/loader.h	321;"	d
BFD_MACH_O_N_REF_TO_WEAK	include/mach-o/loader.h	346;"	d
BFD_MACH_O_N_SECT	include/mach-o/loader.h	328;"	d
BFD_MACH_O_N_STAB	include/mach-o/loader.h	320;"	d
BFD_MACH_O_N_SYMBOL_RESOLVER	include/mach-o/loader.h	349;"	d
BFD_MACH_O_N_TYPE	include/mach-o/loader.h	322;"	d
BFD_MACH_O_N_UNDF	include/mach-o/loader.h	324;"	d
BFD_MACH_O_N_WEAK_DEF	include/mach-o/loader.h	345;"	d
BFD_MACH_O_N_WEAK_REF	include/mach-o/loader.h	344;"	d
BFD_MACH_O_PPC_EXCEPTION_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_EXCEPTION_STATE   = 3,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_EXCEPTION_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_EXCEPTION_STATE64 = 6,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_FLOAT_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_FLOAT_STATE       = 2,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_THREAD_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_THREAD_STATE      = 1,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_THREAD_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_THREAD_STATE64    = 5,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_THREAD_STATE_NONE	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_THREAD_STATE_NONE = 7$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PPC_VECTOR_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_PPC_VECTOR_STATE      = 4,$/;"	e	enum:bfd_mach_o_ppc_thread_flavour
BFD_MACH_O_PROT_EXECUTE	bfd/mach-o.h	114;"	d
BFD_MACH_O_PROT_READ	bfd/mach-o.h	112;"	d
BFD_MACH_O_PROT_WRITE	bfd/mach-o.h	113;"	d
BFD_MACH_O_REBASE_IMMEDIATE_MASK	include/mach-o/loader.h	356;"	d
BFD_MACH_O_REBASE_OPCODE_ADD_ADDR_IMM_SCALED	include/mach-o/loader.h	363;"	d
BFD_MACH_O_REBASE_OPCODE_ADD_ADDR_ULEB	include/mach-o/loader.h	362;"	d
BFD_MACH_O_REBASE_OPCODE_DONE	include/mach-o/loader.h	359;"	d
BFD_MACH_O_REBASE_OPCODE_DO_REBASE_ADD_ADDR_ULEB	include/mach-o/loader.h	366;"	d
BFD_MACH_O_REBASE_OPCODE_DO_REBASE_IMM_TIMES	include/mach-o/loader.h	364;"	d
BFD_MACH_O_REBASE_OPCODE_DO_REBASE_ULEB_TIMES	include/mach-o/loader.h	365;"	d
BFD_MACH_O_REBASE_OPCODE_DO_REBASE_ULEB_TIMES_SKIPPING_ULEB	include/mach-o/loader.h	367;"	d
BFD_MACH_O_REBASE_OPCODE_MASK	include/mach-o/loader.h	355;"	d
BFD_MACH_O_REBASE_OPCODE_SET_SEGMENT_AND_OFFSET_ULEB	include/mach-o/loader.h	361;"	d
BFD_MACH_O_REBASE_OPCODE_SET_TYPE_IMM	include/mach-o/loader.h	360;"	d
BFD_MACH_O_REBASE_TYPE_POINTER	include/mach-o/loader.h	370;"	d
BFD_MACH_O_REBASE_TYPE_TEXT_ABSOLUTE32	include/mach-o/loader.h	371;"	d
BFD_MACH_O_REBASE_TYPE_TEXT_PCREL32	include/mach-o/loader.h	372;"	d
BFD_MACH_O_REFERENCED_DYNAMICALLY	include/mach-o/loader.h	341;"	d
BFD_MACH_O_REFERENCE_FLAG_DEFINED	include/mach-o/loader.h	336;"	d
BFD_MACH_O_REFERENCE_FLAG_PRIVATE_DEFINED	include/mach-o/loader.h	337;"	d
BFD_MACH_O_REFERENCE_FLAG_PRIVATE_UNDEFINED_LAZY	include/mach-o/loader.h	339;"	d
BFD_MACH_O_REFERENCE_FLAG_PRIVATE_UNDEFINED_NON_LAZY	include/mach-o/loader.h	338;"	d
BFD_MACH_O_REFERENCE_FLAG_UNDEFINED_LAZY	include/mach-o/loader.h	335;"	d
BFD_MACH_O_REFERENCE_FLAG_UNDEFINED_NON_LAZY	include/mach-o/loader.h	334;"	d
BFD_MACH_O_REFERENCE_MASK	include/mach-o/loader.h	333;"	d
BFD_MACH_O_REFERENCE_SIZE	bfd/mach-o.h	263;"	d
BFD_MACH_O_RELENT_SIZE	include/mach-o/external.h	116;"	d
BFD_MACH_O_SECTION_64_SIZE	include/mach-o/external.h	74;"	d
BFD_MACH_O_SECTION_ATTRIBUTES_MASK	include/mach-o/loader.h	273;"	d
BFD_MACH_O_SECTION_ATTRIBUTES_SYS	include/mach-o/loader.h	275;"	d
BFD_MACH_O_SECTION_ATTRIBUTES_USR	include/mach-o/loader.h	277;"	d
BFD_MACH_O_SECTION_SIZE	include/mach-o/external.h	55;"	d
BFD_MACH_O_SECTION_TYPE_MASK	include/mach-o/loader.h	269;"	d
BFD_MACH_O_SECTNAME_SIZE	bfd/mach-o.h	61;"	d
BFD_MACH_O_SEGNAME_SIZE	bfd/mach-o.h	60;"	d
BFD_MACH_O_SET_SR_ADDRESS	include/mach-o/external.h	155;"	d
BFD_MACH_O_SET_SR_LENGTH	include/mach-o/external.h	153;"	d
BFD_MACH_O_SET_SR_TYPE	include/mach-o/external.h	154;"	d
BFD_MACH_O_SR_PCREL	include/mach-o/external.h	149;"	d
BFD_MACH_O_SR_SCATTERED	include/mach-o/external.h	123;"	d
BFD_MACH_O_S_16BYTE_LITERALS	include/mach-o/loader.h	/^  BFD_MACH_O_S_16BYTE_LITERALS = 0xe,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_4BYTE_LITERALS	include/mach-o/loader.h	/^  BFD_MACH_O_S_4BYTE_LITERALS = 0x3,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_8BYTE_LITERALS	include/mach-o/loader.h	/^  BFD_MACH_O_S_8BYTE_LITERALS = 0x4,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_ATTR_DEBUG	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_DEBUG             = 0x02000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_EXT_RELOC	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_EXT_RELOC         = 0x00000200,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_LIVE_SUPPORT	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_LIVE_SUPPORT      = 0x08000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_LOC_RELOC	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_LOC_RELOC         = 0x00000100,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_NONE	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_NONE              = 0,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_NO_DEAD_STRIP	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_NO_DEAD_STRIP     = 0x10000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_NO_TOC	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_NO_TOC            = 0x40000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_PURE_INSTRUCTIONS	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_PURE_INSTRUCTIONS = 0x80000000$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_SOME_INSTRUCTIONS	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_SOME_INSTRUCTIONS = 0x00000400,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_ATTR_STRIP_STATIC_SYMS	include/mach-o/loader.h	/^  BFD_MACH_O_S_ATTR_STRIP_STATIC_SYMS = 0x20000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_COALESCED	include/mach-o/loader.h	/^  BFD_MACH_O_S_COALESCED = 0xb,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_CSTRING_LITERALS	include/mach-o/loader.h	/^  BFD_MACH_O_S_CSTRING_LITERALS = 0x2,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_DTRACE_DOF	include/mach-o/loader.h	/^  BFD_MACH_O_S_DTRACE_DOF = 0xf,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_GB_ZEROFILL	include/mach-o/loader.h	/^  BFD_MACH_O_S_GB_ZEROFILL = 0xc,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_INTERPOSING	include/mach-o/loader.h	/^  BFD_MACH_O_S_INTERPOSING = 0xd,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_LAZY_DYLIB_SYMBOL_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_LAZY_DYLIB_SYMBOL_POINTERS = 0x10$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_LAZY_SYMBOL_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_LAZY_SYMBOL_POINTERS = 0x7,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_LITERAL_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_LITERAL_POINTERS = 0x5,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_MOD_FINI_FUNC_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_MOD_FINI_FUNC_POINTERS = 0xa,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_MOD_INIT_FUNC_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_MOD_INIT_FUNC_POINTERS = 0x9,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_NON_LAZY_SYMBOL_POINTERS	include/mach-o/loader.h	/^  BFD_MACH_O_S_NON_LAZY_SYMBOL_POINTERS = 0x6,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_REGULAR	include/mach-o/loader.h	/^  BFD_MACH_O_S_REGULAR = 0x0,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_SELF_MODIFYING_CODE	include/mach-o/loader.h	/^  BFD_MACH_O_S_SELF_MODIFYING_CODE    = 0x04000000,$/;"	e	enum:bfd_mach_o_section_attribute
BFD_MACH_O_S_SYMBOL_STUBS	include/mach-o/loader.h	/^  BFD_MACH_O_S_SYMBOL_STUBS = 0x8,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_S_ZEROFILL	include/mach-o/loader.h	/^  BFD_MACH_O_S_ZEROFILL = 0x1,$/;"	e	enum:bfd_mach_o_section_type
BFD_MACH_O_TABLE_OF_CONTENT_SIZE	include/mach-o/external.h	268;"	d
BFD_MACH_O_THUMB_32BIT_BRANCH	include/mach-o/arm.h	32;"	d
BFD_MACH_O_THUMB_RELOC_BR22	include/mach-o/arm.h	31;"	d
BFD_MACH_O_TYPE_MASK	include/mach-o/external.h	142;"	d
BFD_MACH_O_X86_64_RELOC_BRANCH	include/mach-o/x86-64.h	27;"	d
BFD_MACH_O_X86_64_RELOC_GOT	include/mach-o/x86-64.h	29;"	d
BFD_MACH_O_X86_64_RELOC_GOT_LOAD	include/mach-o/x86-64.h	28;"	d
BFD_MACH_O_X86_64_RELOC_SIGNED	include/mach-o/x86-64.h	26;"	d
BFD_MACH_O_X86_64_RELOC_SIGNED_1	include/mach-o/x86-64.h	31;"	d
BFD_MACH_O_X86_64_RELOC_SIGNED_2	include/mach-o/x86-64.h	32;"	d
BFD_MACH_O_X86_64_RELOC_SIGNED_4	include/mach-o/x86-64.h	33;"	d
BFD_MACH_O_X86_64_RELOC_SUBTRACTOR	include/mach-o/x86-64.h	30;"	d
BFD_MACH_O_X86_64_RELOC_TLV	include/mach-o/x86-64.h	34;"	d
BFD_MACH_O_X86_64_RELOC_UNSIGNED	include/mach-o/x86-64.h	25;"	d
BFD_MACH_O_x86_DEBUG_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_x86_DEBUG_STATE       = 12,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_DEBUG_STATE32	include/mach-o/loader.h	/^  BFD_MACH_O_x86_DEBUG_STATE32     = 10,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_DEBUG_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_x86_DEBUG_STATE64     = 11,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_EXCEPTION_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_x86_EXCEPTION_STATE   = 9,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_EXCEPTION_STATE32	include/mach-o/loader.h	/^  BFD_MACH_O_x86_EXCEPTION_STATE32 = 3,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_EXCEPTION_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_x86_EXCEPTION_STATE64 = 6,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_FLOAT_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_x86_FLOAT_STATE       = 8,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_FLOAT_STATE32	include/mach-o/loader.h	/^  BFD_MACH_O_x86_FLOAT_STATE32     = 2,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_FLOAT_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_x86_FLOAT_STATE64     = 5,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_THREAD_STATE	include/mach-o/loader.h	/^  BFD_MACH_O_x86_THREAD_STATE      = 7,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_THREAD_STATE32	include/mach-o/loader.h	/^  BFD_MACH_O_x86_THREAD_STATE32    = 1,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_THREAD_STATE64	include/mach-o/loader.h	/^  BFD_MACH_O_x86_THREAD_STATE64    = 4,$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_MACH_O_x86_THREAD_STATE_NONE	include/mach-o/loader.h	/^  BFD_MACH_O_x86_THREAD_STATE_NONE = 13$/;"	e	enum:bfd_mach_o_i386_thread_flavour
BFD_NO_FLAGS	bfd/bfd-in2.h	6870;"	d
BFD_NO_MORE_SYMBOLS	bfd/bfd-in.h	240;"	d
BFD_NO_MORE_SYMBOLS	bfd/bfd-in2.h	247;"	d
BFD_PEF_BLIB_TAG2	bfd/pef.h	144;"	d
BFD_PEF_CODE_SYMBOL	bfd/pef.h	/^    BFD_PEF_CODE_SYMBOL = 0x00,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_DATA_SYMBOL	bfd/pef.h	/^    BFD_PEF_DATA_SYMBOL = 0x01,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_GLUE_SYMBOL	bfd/pef.h	/^    BFD_PEF_GLUE_SYMBOL = 0x04,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_INIT_LIB_BEFORE	bfd/pef.h	/^    BFD_PEF_INIT_LIB_BEFORE = 0x80$/;"	e	enum:bfd_pef_imported_library_options
BFD_PEF_SECTION_CODE	bfd/pef.h	120;"	d
BFD_PEF_SECTION_CONSTANT	bfd/pef.h	123;"	d
BFD_PEF_SECTION_DEBUG	bfd/pef.h	125;"	d
BFD_PEF_SECTION_EXCEPTION	bfd/pef.h	127;"	d
BFD_PEF_SECTION_EXEC_DATA	bfd/pef.h	126;"	d
BFD_PEF_SECTION_LOADER	bfd/pef.h	124;"	d
BFD_PEF_SECTION_PACKED_DATA	bfd/pef.h	122;"	d
BFD_PEF_SECTION_TRACEBACK	bfd/pef.h	128;"	d
BFD_PEF_SECTION_UNPACKED_DATA	bfd/pef.h	121;"	d
BFD_PEF_SHARE_GLOBAL	bfd/pef.h	131;"	d
BFD_PEF_SHARE_PROCESS	bfd/pef.h	130;"	d
BFD_PEF_SHARE_PROTECTED	bfd/pef.h	132;"	d
BFD_PEF_TAG1	bfd/pef.h	98;"	d
BFD_PEF_TAG2	bfd/pef.h	99;"	d
BFD_PEF_TOC_SYMBOL	bfd/pef.h	/^    BFD_PEF_TOC_SYMBOL = 0x03,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_TVECTOR_SYMBOL	bfd/pef.h	/^    BFD_PEF_TVECTOR_SYMBOL = 0x02,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_UNDEFINED_SYMBOL	bfd/pef.h	/^    BFD_PEF_UNDEFINED_SYMBOL = 0x0F,$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_VERSION	bfd/pef.h	101;"	d
BFD_PEF_VLIB_TAG2	bfd/pef.h	143;"	d
BFD_PEF_WEAK_IMPORT_LIB	bfd/pef.h	/^    BFD_PEF_WEAK_IMPORT_LIB = 0x40,$/;"	e	enum:bfd_pef_imported_library_options
BFD_PEF_WEAK_IMPORT_SYMBOL_MASK	bfd/pef.h	/^    BFD_PEF_WEAK_IMPORT_SYMBOL_MASK = 0x80$/;"	e	enum:bfd_pef_imported_symbol_class
BFD_PEF_XLIB_TAG1	bfd/pef.h	142;"	d
BFD_PEF_XLIB_VERSION	bfd/pef.h	146;"	d
BFD_PLUGIN	bfd/bfd-in2.h	6936;"	d
BFD_PRI64	bfd/bfd-in.h	101;"	d
BFD_PRI64	bfd/bfd-in.h	103;"	d
BFD_PRI64	bfd/bfd-in.h	99;"	d
BFD_PRI64	bfd/bfd-in2.h	106;"	d
BFD_PRI64	bfd/bfd-in2.h	108;"	d
BFD_PRI64	bfd/bfd-in2.h	110;"	d
BFD_QNT_CORE_FPREG	bfd/elf.c	10451;"	d	file:
BFD_QNT_CORE_GREG	bfd/elf.c	10450;"	d	file:
BFD_QNT_CORE_INFO	bfd/elf.c	10448;"	d	file:
BFD_QNT_CORE_STATUS	bfd/elf.c	10449;"	d	file:
BFD_RELOC	opcodes/tilegx-opc.c	23;"	d	file:
BFD_RELOC	opcodes/tilepro-opc.c	23;"	d	file:
BFD_RELOC_12_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_12_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_14	bfd/bfd-in2.h	/^  BFD_RELOC_14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16	bfd/bfd-in2.h	/^  BFD_RELOC_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_ABS20	bfd/bfd-in2.h	/^  BFD_RELOC_16C_ABS20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_ABS20_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_ABS20_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_ABS24	bfd/bfd-in2.h	/^  BFD_RELOC_16C_ABS24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_ABS24_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_ABS24_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP04	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP04,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP04_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP04_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP08	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP08,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP08_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP08_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP16	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP16_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP16_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP24	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP24_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP24_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP24a	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP24a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_DISP24a_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_DISP24a_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM04	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM04,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM04_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM04_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM16	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM16_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM16_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM20	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM20_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM20_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM24	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM24_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM24_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM32	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_IMM32_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_IMM32_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM08	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM08,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM08_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM08_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM16	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM16_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM16_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM32	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_NUM32_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_NUM32_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG04	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG04,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG04_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG04_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG04a	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG04a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG04a_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG04a_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG14	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG14_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG14_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG16	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG16_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG16_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG20	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16C_REG20_C	bfd/bfd-in2.h	/^  BFD_RELOC_16C_REG20_C,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_16_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_GOT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_16_GOT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_16_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_16_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_16_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_16_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_23_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_23_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_24	bfd/bfd-in2.h	/^  BFD_RELOC_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_24_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_24_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_24_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_24_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_26	bfd/bfd-in2.h	/^  BFD_RELOC_26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32	bfd/bfd-in2.h	/^  BFD_RELOC_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_32_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_32_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_GOT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_32_GOT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_32_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_32_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_32_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_32_SECREL	bfd/bfd-in2.h	/^  BFD_RELOC_32_SECREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_386_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_386_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_GOT32	bfd/bfd-in2.h	/^  BFD_RELOC_386_GOT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_GOT32X	bfd/bfd-in2.h	/^  BFD_RELOC_386_GOT32X,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_386_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_386_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_386_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_386_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_386_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_386_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_DESC	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_DESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_DESC_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_DESC_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_GOTDESC	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_GOTDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_GOTIE	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_GOTIE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_IE_32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_IE_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_LDM	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_LDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_LDO_32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_LDO_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_LE_32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_LE_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_386_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_386_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_12	bfd/bfd-in2.h	/^  BFD_RELOC_390_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_20	bfd/bfd-in2.h	/^  BFD_RELOC_390_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_390_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_390_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOT12	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOT12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOT20	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOT20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOT64	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTENT	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTENT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPCDBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPCDBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLT12	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLT12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLT16	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLT20	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLT20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLT32	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLT64	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_GOTPLTENT	bfd/bfd-in2.h	/^  BFD_RELOC_390_GOTPLTENT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_390_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_390_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PC12DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PC12DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PC16DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PC16DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PC24DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PC24DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PC32DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PC32DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT12DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT12DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT16DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT16DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT24DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT24DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT32DBL	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT32DBL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLT64	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLTOFF16	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLTOFF16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLTOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLTOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_PLTOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_390_PLTOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_390_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GD32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GD64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GDCALL	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GDCALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GOTIE12	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GOTIE12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GOTIE20	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GOTIE20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GOTIE32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GOTIE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_GOTIE64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_GOTIE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_IE32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_IE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_IE64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_IE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_IEENT	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_IEENT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LDCALL	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LDCALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LDM32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LDM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LDM64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LDM64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LDO32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LDO32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LDO64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LDO64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LE32	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LE64	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_LOAD	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_LOAD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_390_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_390_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_64	bfd/bfd-in2.h	/^  BFD_RELOC_64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_64_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_64_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_64_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_64_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_64_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_64_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_68K_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_68K_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_68K_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_GD16	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_GD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_GD32	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_GD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_GD8	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_GD8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_IE16	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_IE16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_IE32	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_IE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_IE8	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_IE8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDM16	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDM32	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDM8	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDO16	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDO32	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDO32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LDO8	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LDO8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LE16	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LE16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LE32	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_68K_TLS_LE8	bfd/bfd-in2.h	/^  BFD_RELOC_68K_TLS_LE8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8	bfd/bfd-in2.h	/^  BFD_RELOC_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_8_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_FFnn	bfd/bfd-in2.h	/^  BFD_RELOC_8_FFnn,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_8_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_GOT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_8_GOT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_8_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_8_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_8_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_8_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_16	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_32	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_64	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_64_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_64_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_ADD_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_ADD_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_ADR_GOT_PAGE	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_ADR_GOT_PAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_ADR_HI21_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_ADR_HI21_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_ADR_LO21_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_ADR_LO21_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_BRANCH19	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_BRANCH19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_CALL26	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_CALL26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_GAS_INTERNAL_FIXUP	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_GAS_INTERNAL_FIXUP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_GOT_LD_PREL19	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_GOT_LD_PREL19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_JUMP26	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_JUMP26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD32_GOT_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD32_GOT_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD64_GOTOFF_LO15	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD64_GOTOFF_LO15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD64_GOT_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD64_GOT_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST128_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST128_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST16_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST16_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST32_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST32_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST64_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST64_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST8_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST8_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LDST_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LDST_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD_GOT_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD_GOT_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_LD_LO19_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_LD_LO19_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G0	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G0_S	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G0_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G1_S	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G1_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G2	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G2_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G2_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G2_S	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G2_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_G3	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_G3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_GOTOFF_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_GOTOFF_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G0	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G2	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G2_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G2_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_MOVW_PREL_G3	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_MOVW_PREL_G3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_NONE	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_NONE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_NULL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_NULL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_RELOC_END	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_RELOC_END,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_RELOC_START	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_RELOC_START,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_ADD_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_ADD_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_LD32_LO12	bfd/elfnn-aarch64.c	166;"	d	file:
BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_LD64_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_LD64_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_LD64_LO12_NC	bfd/elfnn-aarch64.c	157;"	d	file:
BFD_RELOC_AARCH64_TLSDESC_LDR	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_LDR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_LD_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_LD_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_LD_PREL19	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_LD_PREL19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_OFF_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_OFF_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSDESC_OFF_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSDESC_OFF_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSGD_ADR_PREL21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSGD_ADR_PREL21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSGD_MOVW_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSGD_MOVW_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_HI12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_HI12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_ADR_PREL21	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_ADR_PREL21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G2	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLS_DTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLS_DTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TLS_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TLS_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AARCH64_TSTBR14	bfd/bfd-in2.h	/^  BFD_RELOC_AARCH64_TSTBR14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_S9	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_S9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_S9_1	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_S9_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_S9_2	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_S9_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_U8	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_U8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_U8_1	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_U8_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AC_SECTOFF_U8_2	bfd/bfd-in2.h	/^  BFD_RELOC_AC_SECTOFF_U8_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_BOH	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_BOH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_BRSGP	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_BRSGP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_BSR	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_BSR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_CODEADDR	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_CODEADDR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_DTPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_DTPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_DTPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_DTPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_DTPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_DTPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_DTPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_DTPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_ELF_LITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_ELF_LITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GOTDTPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GOTDTPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GOTTPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GOTTPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GPDISP	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GPDISP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GPDISP_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GPDISP_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GPDISP_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GPDISP_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_GPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_GPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_HINT	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_HINT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_LDA	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_LDA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_LINKAGE	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_LINKAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_LITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_LITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_LITUSE	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_LITUSE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_NOP	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_NOP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TLSGD	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TLSGD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TLSLDM	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TLSLDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ALPHA_TPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_ALPHA_TPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_16	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_24	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_32_ME	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_32_ME,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_32_ME_S	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_32_ME_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_8	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_GOT32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_GOT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_GOTPC32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_GOTPC32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_JLI_SECTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_JLI_SECTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_N16	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_N16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_N24	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_N24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_N32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_N32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_N32_ME	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_N32_ME,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_N8	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_N8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_NONE	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_NONE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_NPS_CMEM16	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_NPS_CMEM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_PC32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_PC32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S13_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S13_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S21H_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S21H_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S21H_PCREL_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S21H_PCREL_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S21W_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S21W_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S21W_PCREL_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S21W_PCREL_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S25H_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S25H_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S25H_PCREL_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S25H_PCREL_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S25W_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S25W_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_S25W_PCREL_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_S25W_PCREL_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA16_LD	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA16_LD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA16_LD1	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA16_LD1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA16_LD2	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA16_LD2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA16_ST2	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA16_ST2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA32_ME	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA32_ME,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA_12	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA_LDST	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA_LDST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA_LDST1	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA_LDST1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SDA_LDST2	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SDA_LDST2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF_1	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF_2	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF_ME	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF_ME,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF_ME_1	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF_ME_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_SECTOFF_ME_2	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_SECTOFF_ME_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_DTPOFF_S9	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_DTPOFF_S9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_GD_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_GD_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_GD_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_GD_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_GD_LD	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_GD_LD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_IE_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_IE_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_LE_32	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_LE_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_LE_S9	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_LE_S9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_W	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARC_W_ME	bfd/bfd-in2.h	/^  BFD_RELOC_ARC_W_ME,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ADRL_IMMEDIATE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ADRL_IMMEDIATE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ADR_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ADR_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_PC_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_PC_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_PC_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_PC_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_PC_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_PC_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_PC_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_PC_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_PC_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_PC_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_SB_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_SB_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_SB_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_SB_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_SB_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_SB_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_SB_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_SB_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ALU_SB_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ALU_SB_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_CP_OFF_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_CP_OFF_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_CP_OFF_IMM_S2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_CP_OFF_IMM_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_FUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_FUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_FUNCDESC_VALUE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_FUNCDESC_VALUE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOT32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOTFUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOTFUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOTOFFFUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOTOFFFUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_GOT_PREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_GOT_PREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_HVC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_HVC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_HWLITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_HWLITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_IMMEDIATE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_IMMEDIATE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_IN_POOL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_IN_POOL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_PC_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_PC_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_PC_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_PC_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_PC_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_PC_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_SB_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_SB_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_SB_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_SB_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDC_SB_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDC_SB_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_PC_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_PC_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_PC_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_PC_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_PC_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_PC_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_SB_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_SB_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_SB_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_SB_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDRS_SB_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDRS_SB_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_PC_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_PC_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_PC_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_PC_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_PC_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_PC_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_SB_G0	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_SB_G0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_SB_G1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_SB_G1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LDR_SB_G2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LDR_SB_G2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_LITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_LITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_MOVT	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_MOVT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_MOVT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_MOVT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_MOVW	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_MOVW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_MOVW_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_MOVW_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_MULTI	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_MULTI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_OFFSET_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_OFFSET_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_OFFSET_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_OFFSET_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PCREL_BLX	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PCREL_BLX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PCREL_BRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PCREL_BRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PCREL_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PCREL_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PCREL_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PCREL_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_PREL31	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_PREL31,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_ROSEGREL32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_ROSEGREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_SBREL32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_SBREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_SHIFT_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_SHIFT_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_SMC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_SMC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_SWI	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_SWI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_ADD_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_ADD_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_ADD_PC12	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_ADD_PC12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_CP_OFF_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_CP_OFF_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_CP_OFF_IMM_S2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_CP_OFF_IMM_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_IMM12	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_IMM12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_IMMEDIATE	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_IMMEDIATE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_OFFSET_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_OFFSET_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_T32_OFFSET_U8	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_T32_OFFSET_U8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TARGET1	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TARGET1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TARGET2	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TARGET2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THM_TLS_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THM_TLS_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THM_TLS_DESCSEQ	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THM_TLS_DESCSEQ,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_ALU_ABS_G0_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_ALU_ABS_G0_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_ALU_ABS_G1_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_ALU_ABS_G1_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_ALU_ABS_G2_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_ALU_ABS_G2_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_ALU_ABS_G3_NC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_ALU_ABS_G3_NC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_MOVT	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_MOVT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_MOVT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_MOVT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_MOVW	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_MOVW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_MOVW_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_MOVW_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_THUMB_SHIFT	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_THUMB_SHIFT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_DESC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_DESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_DESCSEQ	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_DESCSEQ,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_GD32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_GD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_GD32_FDPIC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_GD32_FDPIC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_GOTDESC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_GOTDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_IE32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_IE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_IE32_FDPIC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_IE32_FDPIC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_LDM32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_LDM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_LDM32_FDPIC	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_LDM32_FDPIC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_LDO32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_LDO32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_LE32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_LE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_ARM_V4BX	bfd/bfd-in2.h	/^  BFD_RELOC_ARM_V4BX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_13_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_13_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_16_PM	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_16_PM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_6	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_6_ADIW	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_6_ADIW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_7_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_7_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_8_HI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_8_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_8_HLO	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_8_HLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_8_LO	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_8_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_DIFF16	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_DIFF16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_DIFF32	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_DIFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_DIFF8	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_DIFF8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HH8_LDI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HH8_LDI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HH8_LDI_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HH8_LDI_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HH8_LDI_PM	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HH8_LDI_PM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HH8_LDI_PM_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HH8_LDI_PM_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HI8_LDI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HI8_LDI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HI8_LDI_GS	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HI8_LDI_GS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HI8_LDI_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HI8_LDI_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HI8_LDI_PM	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HI8_LDI_PM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_HI8_LDI_PM_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_HI8_LDI_PM_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LDI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LDI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LDS_STS_16	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LDS_STS_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LO8_LDI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LO8_LDI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LO8_LDI_GS	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LO8_LDI_GS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LO8_LDI_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LO8_LDI_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LO8_LDI_PM	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LO8_LDI_PM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_LO8_LDI_PM_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_LO8_LDI_PM_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_MS8_LDI	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_MS8_LDI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_MS8_LDI_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_MS8_LDI_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_PORT5	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_PORT5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_AVR_PORT6	bfd/bfd-in2.h	/^  BFD_RELOC_AVR_PORT6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_11_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_11_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_12_PCREL_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_12_PCREL_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_12_PCREL_JUMP_S	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_12_PCREL_JUMP_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_16_HIGH	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_16_HIGH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_16_IMM	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_16_IMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_16_LOW	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_16_LOW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_24_PCREL_CALL_X	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_24_PCREL_CALL_X,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_24_PCREL_JUMP_L	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_24_PCREL_JUMP_L,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_4_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_4_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_5_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_5_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOT17M4	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOT17M4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOTHI	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOTHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOTLO	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOTLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOTOFF17M4	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOTOFF17M4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOTOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOTOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_GOTOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_GOTOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_FUNCDESC_VALUE	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_FUNCDESC_VALUE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOT17M4	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOT17M4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOTHI	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOTHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOTLO	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOTLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOTOFF17M4	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOTOFF17M4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOTOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOTOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_GOTOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_GOTOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_BFIN_PLTPC	bfd/bfd-in2.h	/^  BFD_RELOC_BFIN_PLTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_ABS_H16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_ABS_H16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_ABS_L16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_ABS_L16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_ABS_S16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_ABS_S16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_DSBT_INDEX	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_DSBT_INDEX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_EHTYPE	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_EHTYPE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_FPHEAD	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_FPHEAD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_NOCMP	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_NOCMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_H16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_H16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_L16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_L16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_S10	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_S10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_S12	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_S12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_S21	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_S21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PCR_S7	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PCR_S7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_PREL31	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_PREL31,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_GOT_H16_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_GOT_H16_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_GOT_L16_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_GOT_L16_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_GOT_U15_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_GOT_U15_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_H16_B	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_H16_B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_H16_H	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_H16_H,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_H16_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_H16_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_L16_B	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_L16_B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_L16_H	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_L16_H,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_L16_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_L16_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_S16	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_S16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_U15_B	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_U15_B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_U15_H	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_U15_H,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_C6000_SBR_U15_W	bfd/bfd-in2.h	/^  BFD_RELOC_C6000_SBR_U15_W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_ABS20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_ABS20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_ABS24	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_ABS24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP16	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP24	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP24a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP24a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP4	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_DISP8	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_DISP8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_GOTC_REGREL20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_GOTC_REGREL20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_GOT_REGREL20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_GOT_REGREL20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM16	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM24	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM32	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM32a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM32a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM4	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_NUM16	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_NUM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_NUM32	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_NUM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_NUM32a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_NUM32a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_NUM8	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_NUM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL0	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL14	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL14a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL14a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL16	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL20	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL20a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL20a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL4	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_REGREL4a	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_REGREL4a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_SWITCH16	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_SWITCH16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_SWITCH32	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_SWITCH32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CR16_SWITCH8	bfd/bfd-in2.h	/^  BFD_RELOC_CR16_SWITCH8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_DTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_DTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_GOTPLT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_GOTPLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_GOT_GD	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_GOT_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_GOT_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_GOT_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_16_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_16_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_DTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_DTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GD	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GOTPLT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GOTPLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GOTREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GOTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GOT_GD	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GOT_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_GOT_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_GOT_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_IE	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_PLT_GOTREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_PLT_GOTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_32_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_32_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_BDISP8	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_BDISP8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_DTP	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_DTP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_LAPCQ_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_LAPCQ_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_SIGNED_16	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_SIGNED_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_SIGNED_6	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_SIGNED_6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_SIGNED_8	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_SIGNED_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_UNSIGNED_16	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_UNSIGNED_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_UNSIGNED_4	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_UNSIGNED_4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_UNSIGNED_5	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_UNSIGNED_5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_UNSIGNED_6	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_UNSIGNED_6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRIS_UNSIGNED_8	bfd/bfd-in2.h	/^  BFD_RELOC_CRIS_UNSIGNED_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_ABS16	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_ABS16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_ABS32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_ABS32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_IMM16	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_IMM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_IMM32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_IMM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_NUM16	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_NUM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_NUM32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_NUM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_NUM8	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_NUM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REGREL12	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REGREL12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REGREL22	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REGREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REGREL28	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REGREL28,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REGREL32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REGREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL16	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL24	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL4	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL8	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_REL8_CMP	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_REL8_CMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_SWITCH16	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_SWITCH16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_SWITCH32	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_SWITCH32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CRX_SWITCH8	bfd/bfd-in2.h	/^  BFD_RELOC_CRX_SWITCH8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_CTOR	bfd/bfd-in2.h	/^  BFD_RELOC_CTOR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D10V_10_PCREL_L	bfd/bfd-in2.h	/^  BFD_RELOC_D10V_10_PCREL_L,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D10V_10_PCREL_R	bfd/bfd-in2.h	/^  BFD_RELOC_D10V_10_PCREL_R,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D10V_18	bfd/bfd-in2.h	/^  BFD_RELOC_D10V_18,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D10V_18_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_D10V_18_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_15	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_15_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_15_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_15_PCREL_R	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_15_PCREL_R,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_21	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_21_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_21_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_21_PCREL_R	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_21_PCREL_R,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_32	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_6	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_D30V_9_PCREL_R	bfd/bfd-in2.h	/^  BFD_RELOC_D30V_9_PCREL_R,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_DLX_HI16_S	bfd/bfd-in2.h	/^  BFD_RELOC_DLX_HI16_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_DLX_JMP26	bfd/bfd-in2.h	/^  BFD_RELOC_DLX_JMP26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_DLX_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_DLX_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_HIGH	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_HIGH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_IMM11	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_IMM11,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_LOW	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_LOW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_SIMM11	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_SIMM11,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_SIMM24	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_SIMM24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_EPIPHANY_SIMM8	bfd/bfd-in2.h	/^  BFD_RELOC_EPIPHANY_SIMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_10_IN_8	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_10_IN_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_12_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_12_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_20	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_48	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_48,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_6_IN_4	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_6_IN_4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_8_IN_8	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_8_IN_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_9_IN_8	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_9_IN_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FR30_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_FR30_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOT12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOT12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOTHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOTHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOTLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOTLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOTOFF12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOTOFF12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOTOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOTOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_GOTOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_GOTOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_FUNCDESC_VALUE	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_FUNCDESC_VALUE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GETTLSOFF	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GETTLSOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GETTLSOFF_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GETTLSOFF_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOT12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOT12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTOFF12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTOFF12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSDESC12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSDESC12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSDESCHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSDESCHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSDESCLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSDESCLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSOFF12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSOFF12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GOTTLSOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GOTTLSOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GPREL12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GPREL12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GPRELHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GPRELHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GPRELLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GPRELLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_GPRELU12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_GPRELU12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_LABEL16	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_LABEL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_LABEL24	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_LABEL24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSDESC_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSDESC_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSDESC_VALUE	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSDESC_VALUE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSMOFF	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSMOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSMOFF12	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSMOFF12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSMOFFHI	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSMOFFHI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSMOFFLO	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSMOFFLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSOFF	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FRV_TLSOFF_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_FRV_TLSOFF_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_10	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_15	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_17	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_17,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_18	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_18,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_20	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_DIFF32	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_DIFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_SC0	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_SC0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_FT32_SC1	bfd/bfd-in2.h	/^  BFD_RELOC_FT32_SC1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_GPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_GPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_GPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_GPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DIR16A8	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DIR16A8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DIR16R8	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DIR16R8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DIR24A8	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DIR24A8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DIR24R8	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DIR24R8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DIR32A16	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DIR32A16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_H8_DISP32A16	bfd/bfd-in2.h	/^  BFD_RELOC_H8_DISP32A16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_S	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_S_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_S_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_S_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_S_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_S_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_S_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI16_S_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_HI16_S_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_HI22	bfd/bfd-in2.h	/^  BFD_RELOC_HI22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_I370_D12	bfd/bfd-in2.h	/^  BFD_RELOC_I370_D12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DIR32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DIR32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DIR32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DIR32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DIR64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DIR64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DIR64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DIR64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPMOD64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPMOD64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPMOD64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPMOD64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL14	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_DTPREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_DTPREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_FPTR32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_FPTR32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_FPTR32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_FPTR32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_FPTR64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_FPTR64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_FPTR64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_FPTR64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_FPTR64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_FPTR64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_GPREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_GPREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_IMM14	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_IMM14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_IMM22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_IMM22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_IMM64	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_IMM64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_IPLTLSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_IPLTLSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_IPLTMSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_IPLTMSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LDXMOV	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LDXMOV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF22X	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF22X,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_DTPMOD22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_DTPMOD22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_DTPREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_DTPREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_FPTR64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_FPTR64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTOFF_TPREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTOFF_TPREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTV32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTV32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTV32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTV32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTV64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTV64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_LTV64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_LTV64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL21B	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL21B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL21BI	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL21BI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL21F	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL21F,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL21M	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL21M,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL60B	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL60B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PCREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PCREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PLTOFF22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PLTOFF22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PLTOFF64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PLTOFF64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PLTOFF64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PLTOFF64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_PLTOFF64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_PLTOFF64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_REL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_REL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_REL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_REL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_REL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_REL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_REL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_REL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SECREL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SECREL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SECREL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SECREL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SECREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SECREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SECREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SECREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SEGREL32LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SEGREL32LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SEGREL32MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SEGREL32MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SEGREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SEGREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_SEGREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_SEGREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_TPREL14	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_TPREL14,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_TPREL22	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_TPREL22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_TPREL64I	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_TPREL64I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_TPREL64LSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_TPREL64LSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IA64_TPREL64MSB	bfd/bfd-in2.h	/^  BFD_RELOC_IA64_TPREL64MSB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_ADDR16CJP	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_ADDR16CJP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_BANK	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_BANK,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_EX8DATA	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_EX8DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_FR9	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_FR9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_FR_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_FR_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_HI8DATA	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_HI8DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_HI8INSN	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_HI8INSN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_LO8DATA	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_LO8DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_LO8INSN	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_LO8INSN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_PAGE3	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_PAGE3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_PC_SKIP	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_PC_SKIP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IP2K_TEXT	bfd/bfd-in2.h	/^  BFD_RELOC_IP2K_TEXT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IQ2000_OFFSET_16	bfd/bfd-in2.h	/^  BFD_RELOC_IQ2000_OFFSET_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IQ2000_OFFSET_21	bfd/bfd-in2.h	/^  BFD_RELOC_IQ2000_OFFSET_21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_IQ2000_UHI16	bfd/bfd-in2.h	/^  BFD_RELOC_IQ2000_UHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_ADD16	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_ADD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_ADD24	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_ADD24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_ADD32	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_ADD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_ADD64	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_ADD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_ADD8	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_ADD8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_MARK_LA	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_MARK_LA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_MARK_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_MARK_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_AND	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_AND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_ASSERT	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_ASSERT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_IF_ELSE	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_IF_ELSE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_NOT	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_NOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_0_10_10_16_S2	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_0_10_10_16_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_0_5_10_16_S2	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_0_5_10_16_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_10_12	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_10_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_10_16	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_10_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_10_16_S2	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_10_16_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_10_5	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_10_5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_S_5_20	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_S_5_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_U	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_POP_32_U_10_12	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_POP_32_U_10_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_ABSOLUTE	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_ABSOLUTE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_DUP	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_DUP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_GPREL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_GPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_TLS_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_TLS_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_PUSH_TLS_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_PUSH_TLS_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_SL	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_SL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_SR	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_SR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SOP_SUB	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SOP_SUB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SUB16	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SUB16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SUB24	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SUB24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SUB32	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SUB32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SUB64	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SUB64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_SUB8	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_SUB8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_DTPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_DTPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_DTPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_DTPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_TPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_TPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LARCH_TLS_TPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_LARCH_TLS_TPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_16_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_16_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_BRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_BRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_GOTOFF_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_GOTOFF_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_GOTOFF_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_GOTOFF_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LM32_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_LM32_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO10	bfd/bfd-in2.h	/^  BFD_RELOC_LO10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO16_BASEREL	bfd/bfd-in2.h	/^  BFD_RELOC_LO16_BASEREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_LO16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_LO16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_LO16_PLTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_LO16_PLTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32C_HI8	bfd/bfd-in2.h	/^  BFD_RELOC_M32C_HI8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32C_RL_1ADDR	bfd/bfd-in2.h	/^  BFD_RELOC_M32C_RL_1ADDR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32C_RL_2ADDR	bfd/bfd-in2.h	/^  BFD_RELOC_M32C_RL_2ADDR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32C_RL_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_M32C_RL_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_18_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_18_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_24	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_26_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_26_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_26_PLTREL	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_26_PLTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOT16_HI_SLO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOT16_HI_SLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOT16_HI_ULO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOT16_HI_ULO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOT16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOT16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOT24	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOT24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTOFF_HI_SLO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTOFF_HI_SLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTOFF_HI_ULO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTOFF_HI_ULO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTOFF_LO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTOFF_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTPC24	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTPC24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTPC_HI_SLO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTPC_HI_SLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTPC_HI_ULO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTPC_HI_ULO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_GOTPC_LO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_GOTPC_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_HI16_SLO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_HI16_SLO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_HI16_ULO	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_HI16_ULO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M32R_SDA16	bfd/bfd-in2.h	/^  BFD_RELOC_M32R_SDA16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_24	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_3B	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_3B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_HI8	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_HI8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_LO8	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_LO8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_PAGE	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_PAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_RL_GROUP	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_RL_GROUP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC11_RL_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC11_RL_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_16B	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_16B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_5B	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_5B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_9B	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_9B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_HI8XG	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_HI8XG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_M68HC12_LO8XG	bfd/bfd-in2.h	/^  BFD_RELOC_M68HC12_LO8XG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_ARM64_ADDEND	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_ARM64_ADDEND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGE21	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGE21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGEOFF12	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGEOFF12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_ARM64_POINTER_TO_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_ARM64_POINTER_TO_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_LOCAL_SECTDIFF	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_LOCAL_SECTDIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_PAIR	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_PAIR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_SECTDIFF	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_SECTDIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_SUBTRACTOR32	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_SUBTRACTOR32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_SUBTRACTOR64	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_SUBTRACTOR64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_BRANCH32	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_BRANCH32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_BRANCH8	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_BRANCH8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_GOT_LOAD	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_GOT_LOAD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_PCREL32_1	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_PCREL32_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_PCREL32_2	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_PCREL32_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_PCREL32_4	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_PCREL32_4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MACH_O_X86_64_TLV	bfd/bfd-in2.h	/^  BFD_RELOC_MACH_O_X86_64_TLV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_PCREL_32	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_PCREL_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_PCREL_IMM11BY2	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_PCREL_IMM11BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_PCREL_IMM4BY2	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_PCREL_IMM4BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_PCREL_IMM8BY4	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_PCREL_IMM8BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_PCREL_JSR_IMM11BY2	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_PCREL_JSR_IMM11BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MCORE_RVA	bfd/bfd-in2.h	/^  BFD_RELOC_MCORE_RVA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_16	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_32	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_8	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_ADDR24A4	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_ADDR24A4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_GNU_VTENTRY	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_GNU_VTENTRY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_GNU_VTINHERIT	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_GNU_VTINHERIT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_GPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_GPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_HI16S	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_HI16S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_HI16U	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_HI16U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_NONE	bfd/elf32-mep.c	77;"	d	file:
BFD_RELOC_MEP_PCABS24A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_PCABS24A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_PCREL12A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_PCREL12A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_PCREL17A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_PCREL17A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_PCREL24A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_PCREL24A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_PCREL8A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_PCREL8A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_TPREL7	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_TPREL7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_TPREL7A2	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_TPREL7A2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_TPREL7A4	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_TPREL7A4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MEP_UIMM24	bfd/bfd-in2.h	/^  BFD_RELOC_MEP_UIMM24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_GETSETOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_GETSETOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_GETSET_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_GETSET_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_GETSET_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_GETSET_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_HI16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_HI16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_HI16_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_HI16_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_HI16_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_HI16_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_HIADDR16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_HIADDR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_HIOG	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_HIOG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_LO16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_LO16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_LO16_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_LO16_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_LO16_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_LO16_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_LOADDR16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_LOADDR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_LOOG	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_LOOG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_REL16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_REL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_REL8	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_REL8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_RELBRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_RELBRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_RELBRANCH_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_RELBRANCH_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_IENONPIC	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_IENONPIC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_IENONPIC_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_IENONPIC_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_IENONPIC_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_IENONPIC_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LDM	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LDO	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LDO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LDO_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LDO_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LDO_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LDO_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LE_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LE_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_LE_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_LE_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_METAG_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_METAG_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_LO	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_LO_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_LO_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_ROSDA	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_ROSDA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_RWSDA	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_RWSDA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_SYM_OP_SYM	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_SYM_OP_SYM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_TLSDTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_TLSDTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_32_TLSDTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_32_TLSDTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_NONE	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_NONE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TEXTPCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TEXTPCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TEXTREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TEXTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLS	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLSDTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLSDTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLSGD	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLSGD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLSGOTTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLSGOTTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLSLD	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLSLD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_64_TLSTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_64_TLSTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROBLAZE_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_MICROBLAZE_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_10_PCREL_S1	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_10_PCREL_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_16_PCREL_S1	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_16_PCREL_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_7_PCREL_S1	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_7_PCREL_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_CALL16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_CALL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_CALL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_CALL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_CALL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_CALL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT_DISP	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT_DISP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT_OFST	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT_OFST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GOT_PAGE	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GOT_PAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_GPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_GPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_HI16_S	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_HI16_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_HIGHER	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_HIGHER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_HIGHEST	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_HIGHEST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_JALR	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_JALR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_LITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_LITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_SCN_DISP	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_SCN_DISP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_SUB	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_SUB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_DTPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_DTPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_DTPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_DTPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_GOTTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_GOTTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_LDM	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_LDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_TPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_TPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MICROMIPS_TLS_TPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MICROMIPS_TLS_TPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_16_PCREL_S1	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_16_PCREL_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_CALL16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_CALL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_GPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_GPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_HI16_S	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_HI16_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_DTPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_DTPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_DTPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_DTPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_GOTTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_GOTTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_LDM	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_LDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_TPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_TPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS16_TLS_TPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS16_TLS_TPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_18_PCREL_S3	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_18_PCREL_S3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_19_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_19_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_21_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_21_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_26_PCREL_S2	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_26_PCREL_S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_CALL16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_CALL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_CALL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_CALL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_CALL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_CALL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_DELETE	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_DELETE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_EH	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_EH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT_DISP	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT_DISP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT_OFST	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT_OFST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_GOT_PAGE	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_GOT_PAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_HIGHER	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_HIGHER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_HIGHEST	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_HIGHEST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_INSERT_A	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_INSERT_A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_INSERT_B	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_INSERT_B,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_JALR	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_JALR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_LITERAL	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_LITERAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_REL16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_REL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_RELGOT	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_RELGOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_SCN_DISP	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_SCN_DISP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_SHIFT5	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_SHIFT5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_SHIFT6	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_SHIFT6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_SUB	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_SUB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_DTPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_DTPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_GOTTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_GOTTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_LDM	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_LDM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_TPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_TPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_TPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_TPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_TPREL_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_TPREL_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MIPS_TLS_TPREL_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MIPS_TLS_TPREL_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_ADDR19	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_ADDR19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_ADDR27	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_ADDR27,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_BASE_PLUS_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_BASE_PLUS_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_CBRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_CBRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_CBRANCH_1	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_CBRANCH_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_CBRANCH_2	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_CBRANCH_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_CBRANCH_3	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_CBRANCH_3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_CBRANCH_J	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_CBRANCH_J,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_GETA	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_GETA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_GETA_1	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_GETA_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_GETA_2	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_GETA_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_GETA_3	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_GETA_3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_JMP_1	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_JMP_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_JMP_2	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_JMP_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_JMP_3	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_JMP_3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_LOCAL	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_LOCAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_PUSHJ	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_PUSHJ,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_PUSHJ_1	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_PUSHJ_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_PUSHJ_2	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_PUSHJ_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_PUSHJ_3	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_PUSHJ_3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_PUSHJ_STUBBABLE	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_PUSHJ_STUBBABLE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_REG	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_REG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MMIX_REG_OR_BYTE	bfd/bfd-in2.h	/^  BFD_RELOC_MMIX_REG_OR_BYTE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_GOT24	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_GOT24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_GOT32	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_GOT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_GOTOFF24	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_GOTOFF24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_SYM_DIFF	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_SYM_DIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_GOTIE	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_GOTIE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_LD	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_LD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_LDO	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_LDO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MN10300_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_MN10300_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MOXIE_10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MOXIE_10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS16	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS20_ADR_DST	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS20_ADR_DST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS20_ADR_SRC	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS20_ADR_SRC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS20_EXT_DST	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS20_EXT_DST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS20_EXT_ODST	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS20_EXT_ODST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_ABS20_EXT_SRC	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_ABS20_EXT_SRC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_PCR16	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_PCR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_PCR20_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_PCR20_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_PCR20_EXT_DST	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_PCR20_EXT_DST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_PCR20_EXT_ODST	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_PCR20_EXT_ODST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430X_PCR20_EXT_SRC	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430X_PCR20_EXT_SRC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_16	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_16_BYTE	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_16_BYTE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_16_PCREL_BYTE	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_16_PCREL_BYTE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_2X_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_2X_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_ABS8	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_ABS8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_ABS_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_ABS_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_PREL31	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_PREL31,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_RL_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_RL_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MSP430_SYM_DIFF	bfd/bfd-in2.h	/^  BFD_RELOC_MSP430_SYM_DIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_GNU_VTENTRY	bfd/bfd-in2.h	/^  BFD_RELOC_MT_GNU_VTENTRY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_GNU_VTINHERIT	bfd/bfd-in2.h	/^  BFD_RELOC_MT_GNU_VTINHERIT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_MT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_MT_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_PC16	bfd/bfd-in2.h	/^  BFD_RELOC_MT_PC16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_MT_PCINSN8	bfd/bfd-in2.h	/^  BFD_RELOC_MT_PCINSN8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_10IFCU_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_10IFCU_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_10_UPCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_10_UPCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_15_FIXED	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_15_FIXED,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_15_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_15_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_17IFC_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_17IFC_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_17_FIXED	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_17_FIXED,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_17_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_17_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_25_ABS	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_25_ABS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_25_FIXED	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_25_FIXED,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_25_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_25_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_25_PLTREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_25_PLTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_5	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_9_FIXED	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_9_FIXED,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_9_PLTREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_9_PLTREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DATA	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DIFF16	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DIFF16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DIFF32	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DIFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DIFF8	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DIFF8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DIFF_ULEB128	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DIFF_ULEB128,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DWARF2_LEB	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DWARF2_LEB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DWARF2_OP1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DWARF2_OP1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_DWARF2_OP2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_DWARF2_OP2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_EMPTY	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_EMPTY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT15S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT15S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT17S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT17S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF_LO15	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF_LO15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF_LO19	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF_LO19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTOFF_SUFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTOFF_SUFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTPC20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTPC20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTPC_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTPC_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTPC_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTPC_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOTTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOTTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT_LO15	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT_LO15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT_LO19	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT_LO19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_GOT_SUFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_GOT_SUFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_INSN16	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_INSN16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LABEL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LABEL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S0	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S0_ORI	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S0_ORI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S2_DP	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S2_DP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S2_SP	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S2_SP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LO12S3	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LO12S3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LOADSTORE	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LOADSTORE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL3	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL4	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL5	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGCALL6	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGCALL6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP3	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP4	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP5	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP6	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_LONGJUMP7	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_LONGJUMP7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_MINUEND	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_MINUEND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_MULCALL_SUFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_MULCALL_SUFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLTBLOCK	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLTBLOCK,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLTREL_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLTREL_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLTREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLTREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOTREL_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOTREL_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOTREL_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOTREL_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOTREL_LO15	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOTREL_LO15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOTREL_LO19	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOTREL_LO19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOTREL_LO20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOTREL_LO20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PLT_GOT_SUFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PLT_GOT_SUFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PTR	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PTR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PTR_COUNT	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PTR_COUNT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_PTR_RESOLVED	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_PTR_RESOLVED,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_RELAX_ENTRY	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_RELAX_ENTRY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_RELAX_REGION_BEGIN	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_RELAX_REGION_BEGIN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_RELAX_REGION_END	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_RELAX_REGION_END,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA12S2_DP	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA12S2_DP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA12S2_SP	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA12S2_SP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA15S0	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA15S0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA15S1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA15S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA15S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA15S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA15S3	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA15S3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA16S3	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA16S3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA17S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA17S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA18S1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA18S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA19S0	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA19S0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SDA_FP7U2_RELA	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SDA_FP7U2_RELA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_SUBTRAHEND	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_SUBTRAHEND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_IE_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_IE_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_IE_LO12S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_IE_LO12S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_15S0	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_15S0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_15S1	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_15S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_15S2	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_15S2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_LO12	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_LO12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_LE_LS	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_LE_LS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_TRAN	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_TRAN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_UPDATE_TA	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_UPDATE_TA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NDS32_WORD_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NDS32_WORD_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CACHE_OPX	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CACHE_OPX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALL16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALL26	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALL26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALL26_NOAT	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALL26_NOAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALLR	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALLR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALL_HA	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALL_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CALL_LO	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CALL_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_CJMP	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_CJMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOTOFF_HA	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOTOFF_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOTOFF_LO	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOTOFF_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOT_HA	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOT_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GOT_LO	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GOT_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_GPREL	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_GPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_HIADJ16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_HIADJ16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_IMM5	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_IMM5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_IMM6	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_IMM6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_PCREL_HA	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_PCREL_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_PCREL_LO	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_PCREL_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_F1I5_2	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_F1I5_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_I10_1_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_I10_1_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_L5I4X1	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_L5I4X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_S12	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_S12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T1I7_1_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T1I7_1_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T1I7_2	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T1I7_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T1X1I6	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T1X1I6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T1X1I6_2	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T1X1I6_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T2I4	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T2I4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T2I4_1	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T2I4_1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_T2I4_2	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_T2I4_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_X1I7_2	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_X1I7_2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_R2_X2L5	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_R2_X2L5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_S16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_S16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_DTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_DTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_GD16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_GD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_IE16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_IE16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_LDM16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_LDM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_LDO16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_LDO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_LE16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_LE16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_TLS_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_TLS_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_U16	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_U16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NIOS2_UJMP	bfd/bfd-in2.h	/^  BFD_RELOC_NIOS2_UJMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NONE	bfd/bfd-in2.h	/^  BFD_RELOC_NONE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_16	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_32	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_8	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_DISP_8_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_DISP_8_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_16	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_32	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_8	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_NS32K_IMM_8_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_NS32K_IMM_8_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GOT16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GOTOFF_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GOTOFF_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GOTOFF_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GOTOFF_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GOTPC_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GOTPC_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_GOTPC_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_GOTPC_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_PLT26	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_PLT26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_REL_26	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_REL_26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_GD_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_GD_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_GD_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_GD_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_IE_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_IE_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_IE_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_IE_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LDM_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LDM_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LDM_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LDM_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LDO_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LDO_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LDO_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LDO_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LE_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LE_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_LE_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_LE_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_OR1K_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_OR1K_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PDP11_DISP_6_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_PDP11_DISP_6_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PDP11_DISP_8_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_PDP11_DISP_8_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_DIR16	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_DIR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_DIR32	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_DIR32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_REL16	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_REL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PJ_CODE_REL32	bfd/bfd-in2.h	/^  BFD_RELOC_PJ_CODE_REL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ADDR16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ADDR16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ADDR16_HIGH	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ADDR16_HIGH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ADDR16_HIGHA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ADDR16_HIGHA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ADDR16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ADDR16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ADDR64_LOCAL	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ADDR64_LOCAL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGH	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGHA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGHA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGHER	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGHER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGHERA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGHERA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGHEST	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGHEST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_HIGHESTA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_HIGHESTA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_DTPREL16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_DTPREL16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_ENTRY	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_ENTRY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_GOT16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_GOT16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_GOT16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_GOT16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_HIGHER	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_HIGHER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_HIGHER_S	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_HIGHER_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_HIGHEST	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_HIGHEST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_HIGHEST_S	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_HIGHEST_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLT16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLT16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_PLTGOT16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_PLTGOT16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_SECTOFF_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_SECTOFF_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_SECTOFF_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_SECTOFF_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TOC16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TOC16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGH	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGHA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGHA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGHER	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGHER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGHERA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGHERA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGHEST	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGHEST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_HIGHESTA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_HIGHESTA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC64_TPREL16_LO_DS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC64_TPREL16_LO_DS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_16DX_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_16DX_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_B16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_B16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_B16_BRNTAKEN	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_B16_BRNTAKEN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_B16_BRTAKEN	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_B16_BRTAKEN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_B26	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_B26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_BA16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_BA16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_BA16_BRNTAKEN	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_BA16_BRNTAKEN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_BA16_BRTAKEN	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_BA16_BRTAKEN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_BA26	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_BA26,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPMOD	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPMOD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPREL	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPREL16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPREL16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPREL16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPREL16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_DTPREL16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_DTPREL16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_BIT_FLD	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_BIT_FLD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_MRKREF	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_MRKREF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_NADDR16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_NADDR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_NADDR16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_NADDR16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_NADDR16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_NADDR16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_NADDR16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_NADDR16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_NADDR32	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_NADDR32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_RELSDA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_RELSDA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_RELSEC16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_RELSEC16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_RELST_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_RELST_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_RELST_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_RELST_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_RELST_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_RELST_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_SDA21	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_SDA21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_SDA2I16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_SDA2I16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_SDA2REL	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_SDA2REL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_EMB_SDAI16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_EMB_SDAI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_DTPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_DTPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_DTPREL16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_DTPREL16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_DTPREL16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_DTPREL16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_DTPREL16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_DTPREL16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSGD16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSGD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSGD16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSGD16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSGD16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSGD16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSGD16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSGD16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSLD16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSLD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSLD16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSLD16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSLD16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSLD16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TLSLD16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TLSLD16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TPREL16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TPREL16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TPREL16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TPREL16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_GOT_TPREL16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_GOT_TPREL16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_LOCAL24PC	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_LOCAL24PC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_REL16DX_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_REL16DX_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TLS	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TLS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TLSGD	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TLSGD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TLSLD	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TLSLD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TOC16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TOC16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TPREL	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TPREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TPREL16	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TPREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TPREL16_HA	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TPREL16_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TPREL16_HI	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TPREL16_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_TPREL16_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_TPREL16_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_HA16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_HA16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_HA16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_HA16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_HI16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_HI16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_HI16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_HI16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_LO16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_LO16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_LO16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_LO16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_REL15	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_REL15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_REL24	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_REL24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_REL8	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_REL8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDA21	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDA21,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDA21_LO	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDA21_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_HA16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_HA16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_HA16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_HA16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_HI16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_HI16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_HI16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_HI16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_LO16A	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_LO16A,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PPC_VLE_SDAREL_LO16D	bfd/bfd-in2.h	/^  BFD_RELOC_PPC_VLE_SDAREL_LO16D,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_16_PMEM	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_16_PMEM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_32_PMEM	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_32_PMEM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_GNU_DIFF16	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_GNU_DIFF16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_GNU_DIFF16_PMEM	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_GNU_DIFF16_PMEM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_GNU_DIFF32	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_GNU_DIFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_GNU_DIFF32_PMEM	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_GNU_DIFF32_PMEM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_GNU_DIFF8	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_GNU_DIFF8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_LDI32	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_LDI32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_S10_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_S10_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_U16	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_U16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_U16_PMEMIMM	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_U16_PMEMIMM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_PRU_U8_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_PRU_U8_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RELC	bfd/bfd-in2.h	/^  BFD_RELOC_RELC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_ADD16	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_ADD16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_ADD32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_ADD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_ADD64	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_ADD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_ADD8	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_ADD8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_CALL_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_CALL_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_CFA	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_CFA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_GOT_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_GOT_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_GPREL12_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_GPREL12_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_GPREL12_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_GPREL12_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_GPREL_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_GPREL_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_GPREL_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_GPREL_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_LO12_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_LO12_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_LO12_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_LO12_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_PCREL_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_PCREL_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_PCREL_LO12_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_PCREL_LO12_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_PCREL_LO12_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_PCREL_LO12_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_RVC_BRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_RVC_BRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_RVC_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_RVC_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_RVC_LUI	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_RVC_LUI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SET16	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SET16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SET32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SET32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SET6	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SET6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SET8	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SET8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SUB16	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SUB16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SUB32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SUB32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SUB6	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SUB6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SUB64	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SUB64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_SUB8	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_SUB8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_DTPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_DTPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_DTPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_DTPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_GD_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_GD_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_GOT_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_GOT_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_TPREL32	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_TPREL32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TLS_TPREL64	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TLS_TPREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_HI20	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_HI20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_LO12_I	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_LO12_I,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_LO12_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_LO12_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RISCV_TPREL_S	bfd/bfd-in2.h	/^  BFD_RELOC_RISCV_TPREL_S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_16U	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_16U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_16_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_16_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_24U	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_24U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_24_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_24_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_32_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_32_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_8U	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_8U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS16	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS16U	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS16U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS16UL	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS16UL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS16UW	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS16UW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS16_REV	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS16_REV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS32	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS32_REV	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS32_REV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_ABS8	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_ABS8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_DIFF	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_DIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_DIR3U_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_DIR3U_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_GPRELB	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_GPRELB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_GPRELL	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_GPRELL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_GPRELW	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_GPRELW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_HI8	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_HI8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_NEG16	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_NEG16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_NEG24	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_NEG24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_NEG32	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_NEG32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_NEG8	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_NEG8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_OP_AND	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_OP_AND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_OP_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_OP_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_OP_SHRA	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_OP_SHRA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_OP_SUBTRACT	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_OP_SUBTRACT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_SADDR	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_SADDR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RL78_SYM	bfd/bfd-in2.h	/^  BFD_RELOC_RL78_SYM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RVA	bfd/bfd-in2.h	/^  BFD_RELOC_RVA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_16U	bfd/bfd-in2.h	/^  BFD_RELOC_RX_16U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_16_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RX_16_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_24U	bfd/bfd-in2.h	/^  BFD_RELOC_RX_24U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_24_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RX_24_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_32_OP	bfd/bfd-in2.h	/^  BFD_RELOC_RX_32_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_8U	bfd/bfd-in2.h	/^  BFD_RELOC_RX_8U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS16	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS16U	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS16U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS16UL	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS16UL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS16UW	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS16UW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS16_REV	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS16_REV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS32	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS32_REV	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS32_REV,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_ABS8	bfd/bfd-in2.h	/^  BFD_RELOC_RX_ABS8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_DIFF	bfd/bfd-in2.h	/^  BFD_RELOC_RX_DIFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_DIR3U_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_RX_DIR3U_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_GPRELB	bfd/bfd-in2.h	/^  BFD_RELOC_RX_GPRELB,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_GPRELL	bfd/bfd-in2.h	/^  BFD_RELOC_RX_GPRELL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_GPRELW	bfd/bfd-in2.h	/^  BFD_RELOC_RX_GPRELW,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_NEG16	bfd/bfd-in2.h	/^  BFD_RELOC_RX_NEG16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_NEG24	bfd/bfd-in2.h	/^  BFD_RELOC_RX_NEG24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_NEG32	bfd/bfd-in2.h	/^  BFD_RELOC_RX_NEG32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_NEG8	bfd/bfd-in2.h	/^  BFD_RELOC_RX_NEG8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_OP_NEG	bfd/bfd-in2.h	/^  BFD_RELOC_RX_OP_NEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_OP_SUBTRACT	bfd/bfd-in2.h	/^  BFD_RELOC_RX_OP_SUBTRACT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_RELAX	bfd/bfd-in2.h	/^  BFD_RELOC_RX_RELAX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_RX_SYM	bfd/bfd-in2.h	/^  BFD_RELOC_RX_SYM,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_S12Z_15_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_S12Z_15_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE16_BRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE16_BRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE16_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE16_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_BCMP	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_BCMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_BRANCH	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_BRANCH,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_CALL15	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_CALL15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_DUMMY2	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_DUMMY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_DUMMY_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_DUMMY_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_GOT15	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_GOT15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_GOT_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_GOT_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_GPREL15	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_GPREL15,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_IMM30	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_IMM30,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_IMM32	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_IMM32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SCORE_JMP	bfd/bfd-in2.h	/^  BFD_RELOC_SCORE_JMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_SH_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_SH_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_SH_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_COPY64	bfd/bfd-in2.h	/^  BFD_RELOC_SH_COPY64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_COUNT	bfd/bfd-in2.h	/^  BFD_RELOC_SH_COUNT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DATA	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP12	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP12BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP12BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP12BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP12BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP12BY8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP12BY8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP20	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_DISP20BY8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_DISP20BY8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_FUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_SH_FUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GLOB_DAT64	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GLOB_DAT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT10BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT10BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT10BY8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT10BY8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT20	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTFUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTFUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTFUNCDESC20	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTFUNCDESC20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFF20	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFF20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFFFUNCDESC	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFFFUNCDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFFFUNCDESC20	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFFFUNCDESC20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFF_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFF_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFF_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFF_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFF_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFF_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTOFF_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTOFF_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPC	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPC_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPC_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPC_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPC_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPC_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPC_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPC_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPC_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT10BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT10BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT10BY8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT10BY8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOTPLT_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOTPLT_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_GOT_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_GOT_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM3	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM3U	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM3U,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM4BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM4BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM4BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM4BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM8BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM8BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM8BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM8BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS10	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS10BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS10BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS10BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS10BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS10BY8	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS10BY8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS6	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMS6BY32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMS6BY32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMU16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMU16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMU5	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMU5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMMU6	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMMU6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_HI16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_HI16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_LOW16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_LOW16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_MEDHI16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_MEDHI16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_IMM_MEDLOW16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_SH_IMM_MEDLOW16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_SH_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_JMP_SLOT64	bfd/bfd-in2.h	/^  BFD_RELOC_SH_JMP_SLOT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_LABEL	bfd/bfd-in2.h	/^  BFD_RELOC_SH_LABEL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_LOOP_END	bfd/bfd-in2.h	/^  BFD_RELOC_SH_LOOP_END,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_LOOP_START	bfd/bfd-in2.h	/^  BFD_RELOC_SH_LOOP_START,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PCDISP12BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PCDISP12BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PCDISP8BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PCDISP8BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PCRELIMM8BY2	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PCRELIMM8BY2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PCRELIMM8BY4	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PCRELIMM8BY4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PLT_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PLT_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PLT_LOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PLT_LOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PLT_MEDHI16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PLT_MEDHI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PLT_MEDLOW16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PLT_MEDLOW16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_PT_16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_PT_16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_SH_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_RELATIVE64	bfd/bfd-in2.h	/^  BFD_RELOC_SH_RELATIVE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_SHMEDIA_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_SH_SHMEDIA_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_SWITCH16	bfd/bfd-in2.h	/^  BFD_RELOC_SH_SWITCH16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_SWITCH32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_SWITCH32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_GD_32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_GD_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_IE_32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_IE_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_LDO_32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_LDO_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_LD_32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_LD_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_LE_32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_LE_32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_SH_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SH_USES	bfd/bfd-in2.h	/^  BFD_RELOC_SH_USES,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SIZE32	bfd/bfd-in2.h	/^  BFD_RELOC_SIZE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SIZE64	bfd/bfd-in2.h	/^  BFD_RELOC_SIZE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC13	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC13,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_11	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_11,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_5	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_6	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_6,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_64	bfd/bfd-in2.h	2817;"	d
BFD_RELOC_SPARC_7	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_BASE13	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_BASE13,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_BASE22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_BASE22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_DISP64	bfd/bfd-in2.h	2832;"	d
BFD_RELOC_SPARC_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOT10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOT10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOT13	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOT13,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOT22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOT22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOTDATA_HIX22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOTDATA_HIX22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOTDATA_LOX10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOTDATA_LOX10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOTDATA_OP	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOTDATA_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOTDATA_OP_HIX22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOTDATA_OP_HIX22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_GOTDATA_OP_LOX10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_GOTDATA_OP_LOX10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_H34	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_H34,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_H44	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_H44,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_HH22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_HH22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_HIX22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_HIX22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_HM10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_HM10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_JMP_IREL	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_JMP_IREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_L44	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_L44,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_LM22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_LM22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_LOX10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_LOX10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_M44	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_M44,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_OLO10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_OLO10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PC10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PC10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PC22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PC22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PC_HH22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PC_HH22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PC_HM10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PC_HM10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PC_LM22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PC_LM22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_PLT64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_PLT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_REGISTER	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_REGISTER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_REV32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_REV32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_SIZE32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_SIZE32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_SIZE64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_SIZE64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_DTPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_DTPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_GD_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_GD_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_GD_HI22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_GD_HI22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_GD_LO10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_GD_LO10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_IE_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_IE_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_IE_HI22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_IE_HI22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_IE_LD	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_IE_LD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_IE_LDX	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_IE_LDX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_IE_LO10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_IE_LO10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDM_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDM_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDM_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDM_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDM_HI22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDM_HI22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDM_LO10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDM_LO10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDO_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDO_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDO_HIX22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDO_HIX22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LDO_LOX10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LDO_LOX10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LE_HIX22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LE_HIX22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_LE_LOX10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_LE_LOX10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_TLS_TPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_TLS_TPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_UA16	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_UA16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_UA32	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_UA32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_UA64	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_UA64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_WDISP10	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_WDISP10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_WDISP16	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_WDISP16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_WDISP19	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_WDISP19,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_WDISP22	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_WDISP22,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPARC_WPLT30	bfd/bfd-in2.h	/^  BFD_RELOC_SPARC_WPLT30,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_ADD_PIC	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_ADD_PIC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM10	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM10W	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM10W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM16	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM16W	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM16W,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM18	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM18,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM7	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_IMM8	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_IMM8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_PCREL16	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_PCREL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_PCREL9a	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_PCREL9a,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_PCREL9b	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_PCREL9b,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_PPU32	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_PPU32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_SPU_PPU64	bfd/bfd-in2.h	/^  BFD_RELOC_SPU_PPU64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BLX	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BLX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH12	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH20	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH20,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH23	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH23,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH25	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH25,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH7	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_THUMB_PCREL_BRANCH9	bfd/bfd-in2.h	/^  BFD_RELOC_THUMB_PCREL_BRANCH9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC30_LDP	bfd/bfd-in2.h	/^  BFD_RELOC_TIC30_LDP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC54X_16_OF_23	bfd/bfd-in2.h	/^  BFD_RELOC_TIC54X_16_OF_23,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC54X_23	bfd/bfd-in2.h	/^  BFD_RELOC_TIC54X_23,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC54X_MS7_OF_23	bfd/bfd-in2.h	/^  BFD_RELOC_TIC54X_MS7_OF_23,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC54X_PARTLS7	bfd/bfd-in2.h	/^  BFD_RELOC_TIC54X_PARTLS7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TIC54X_PARTMS9	bfd/bfd-in2.h	/^  BFD_RELOC_TIC54X_PARTMS9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_BROFF_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_BROFF_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_DEST_IMM8_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_DEST_IMM8_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW0_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW0_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW1_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW1_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW2	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW2_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW2_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_HW3	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_HW3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW1_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW1_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW2_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW2_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW3	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW3_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW3_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X0_HW3_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X0_HW3_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW1_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW1_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW2_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW2_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW3	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW3_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW3_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM16_X1_HW3_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM16_X1_HW3_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X0_TLS_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X0_TLS_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X0_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X0_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X1_TLS_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X1_TLS_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_X1_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_X1_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y0_TLS_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y0_TLS_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y0_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y0_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y1_TLS_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y1_TLS_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_IMM8_Y1_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_IMM8_Y1_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_JUMPOFF_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_JUMPOFF_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_JUMPOFF_X1_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_JUMPOFF_X1_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_MF_IMM14_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_MF_IMM14_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_MMEND_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_MMEND_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_MMSTART_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_MMSTART_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_MT_IMM14_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_MT_IMM14_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_SHAMT_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_SHAMT_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_SHAMT_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_SHAMT_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_SHAMT_Y0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_SHAMT_Y0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_SHAMT_Y1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_SHAMT_Y1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_DTPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_DTPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_GD_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_GD_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_IE_LOAD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_IE_LOAD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEGX_TLS_TPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_TILEGX_TLS_TPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_BROFF_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_BROFF_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_DEST_IMM8_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_DEST_IMM8_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_GOT_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_GOT_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_GOT_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_GOT_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_GOT_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_GOT_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_HA_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_HA_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_HI_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_HI_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_LO_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_LO_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_GOT_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_GOT_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_GOT_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_GOT_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_GOT_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_GOT_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_HA_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_HA_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_HI_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_HI_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_LO_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_LO_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HA	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HI	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_LO	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_X0_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_X0_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_X1_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_X1_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_Y0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_Y0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_Y0_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_Y0_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_Y1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_Y1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_IMM8_Y1_TLS_GD_ADD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_IMM8_Y1_TLS_GD_ADD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_JOFFLONG_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_JOFFLONG_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_JOFFLONG_X1_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_JOFFLONG_X1_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MF_IMM15_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MF_IMM15_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MMEND_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MMEND_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MMEND_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MMEND_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MMSTART_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MMSTART_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MMSTART_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MMSTART_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_MT_IMM15_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_MT_IMM15_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_SHAMT_X0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_SHAMT_X0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_SHAMT_X1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_SHAMT_X1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_SHAMT_Y0	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_SHAMT_Y0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_SHAMT_Y1	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_SHAMT_Y1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_TLS_DTPMOD32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_TLS_DTPMOD32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_TLS_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_TLS_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_TLS_GD_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_TLS_GD_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_TLS_IE_LOAD	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_TLS_IE_LOAD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_TILEPRO_TLS_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_TILEPRO_TLS_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_UNUSED	bfd/bfd-in2.h	/^  BFD_RELOC_UNUSED };$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_16_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_V850_16_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_16_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_V850_16_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_16_S1	bfd/bfd-in2.h	/^  BFD_RELOC_V850_16_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_16_SPLIT_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_16_SPLIT_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_17_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_17_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_22_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_22_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_22_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_22_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_23	bfd/bfd-in2.h	/^  BFD_RELOC_V850_23,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_ABS	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_ABS,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_GOTOFF	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_GOTOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_GOTPCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_GOTPCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_32_PLT_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_32_PLT_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_9_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_9_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_ALIGN	bfd/bfd-in2.h	/^  BFD_RELOC_V850_ALIGN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_CALLT_15_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_CALLT_15_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_CALLT_16_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_CALLT_16_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_CALLT_6_7_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_CALLT_6_7_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_V850_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_V850_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_DATA	bfd/bfd-in2.h	/^  BFD_RELOC_V850_DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_V850_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_V850_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_LO16_S1	bfd/bfd-in2.h	/^  BFD_RELOC_V850_LO16_S1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_LO16_SPLIT_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_LO16_SPLIT_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_LONGCALL	bfd/bfd-in2.h	/^  BFD_RELOC_V850_LONGCALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_LONGJUMP	bfd/bfd-in2.h	/^  BFD_RELOC_V850_LONGJUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_V850_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_SDA_15_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_SDA_15_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_SDA_16_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_SDA_16_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_16_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_16_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_4_4_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_4_4_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_4_5_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_4_5_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_6_8_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_6_8_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_7_7_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_7_7_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_TDA_7_8_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_TDA_7_8_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_ZDA_15_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_ZDA_15_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_ZDA_16_16_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_ZDA_16_16_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET	bfd/bfd-in2.h	/^  BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VAX_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_VAX_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VAX_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_VAX_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VAX_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_VAX_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_HI16	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_HI16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_HI16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_HI16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_IM16	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_IM16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_IM16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_IM16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_LO16_PCREL	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_LO16_PCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VISIUM_REL16	bfd/bfd-in2.h	/^  BFD_RELOC_VISIUM_REL16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VPE4KMATH_DATA	bfd/bfd-in2.h	/^  BFD_RELOC_VPE4KMATH_DATA,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VPE4KMATH_INSN	bfd/bfd-in2.h	/^  BFD_RELOC_VPE4KMATH_INSN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VTABLE_ENTRY	bfd/bfd-in2.h	/^  BFD_RELOC_VTABLE_ENTRY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_VTABLE_INHERIT	bfd/bfd-in2.h	/^  BFD_RELOC_VTABLE_INHERIT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_ABS32_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_ABS32_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_CODE_POINTER	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_CODE_POINTER,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_INDEX	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_INDEX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_LEB128	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_LEB128,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_LEB128_GOT	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_LEB128_GOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_LEB128_GOT_CODE	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_LEB128_GOT_CODE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_LEB128_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_LEB128_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_PLT_INDEX	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_PLT_INDEX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_WASM32_PLT_SIG	bfd/bfd-in2.h	/^  BFD_RELOC_WASM32_PLT_SIG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_32S	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_32S,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_COPY	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_COPY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_DTPMOD64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_DTPMOD64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_DTPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_DTPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_DTPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_DTPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOT32	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOT64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPC32	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPC32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPC32_TLSDESC	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPC32_TLSDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPC64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPC64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPCREL	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPCREL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPCREL64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPCREL64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPCRELX	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPCRELX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTPLT64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTPLT64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_GOTTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_GOTTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_IRELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_IRELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_JUMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_JUMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_PC32_BND	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_PC32_BND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_PLT32	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_PLT32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_PLT32_BND	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_PLT32_BND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_PLTOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_PLTOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_REX_GOTPCRELX	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_REX_GOTPCRELX,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TLSDESC	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TLSDESC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TLSDESC_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TLSDESC_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TLSGD	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TLSGD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TLSLD	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TLSLD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TPOFF32	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TPOFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_X86_64_TPOFF64	bfd/bfd-in2.h	/^  BFD_RELOC_X86_64_TPOFF64,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XC16X_PAG	bfd/bfd-in2.h	/^  BFD_RELOC_XC16X_PAG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XC16X_POF	bfd/bfd-in2.h	/^  BFD_RELOC_XC16X_POF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XC16X_SEG	bfd/bfd-in2.h	/^  BFD_RELOC_XC16X_SEG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XC16X_SOF	bfd/bfd-in2.h	/^  BFD_RELOC_XC16X_SOF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_24	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_GPAGE	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_GPAGE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_IMM3	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_IMM3,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_IMM4	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_IMM4,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_IMM5	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_IMM5,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_IMM8_HI	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_IMM8_HI,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_IMM8_LO	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_IMM8_LO,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_LO16	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_LO16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_PCREL_10	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_PCREL_10,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_PCREL_9	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_PCREL_9,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_RL_GROUP	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_RL_GROUP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XGATE_RL_JUMP	bfd/bfd-in2.h	/^  BFD_RELOC_XGATE_RL_JUMP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XSTORMY16_12	bfd/bfd-in2.h	/^  BFD_RELOC_XSTORMY16_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XSTORMY16_24	bfd/bfd-in2.h	/^  BFD_RELOC_XSTORMY16_24,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XSTORMY16_FPTR16	bfd/bfd-in2.h	/^  BFD_RELOC_XSTORMY16_FPTR16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XSTORMY16_REL_12	bfd/bfd-in2.h	/^  BFD_RELOC_XSTORMY16_REL_12,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_ASM_EXPAND	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_ASM_EXPAND,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_ASM_SIMPLIFY	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_ASM_SIMPLIFY,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_DIFF16	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_DIFF16,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_DIFF32	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_DIFF32,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_DIFF8	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_DIFF8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_GLOB_DAT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_GLOB_DAT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_JMP_SLOT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_JMP_SLOT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_OP0	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_OP0,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_OP1	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_OP1,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_OP2	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_OP2,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_PLT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_PLT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_RELATIVE	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_RELATIVE,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_RTLD	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_RTLD,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT0_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT0_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT0_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT0_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT10_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT10_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT10_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT10_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT11_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT11_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT11_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT11_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT12_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT12_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT12_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT12_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT13_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT13_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT13_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT13_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT14_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT14_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT14_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT14_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT1_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT1_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT1_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT1_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT2_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT2_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT2_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT2_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT3_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT3_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT3_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT3_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT4_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT4_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT4_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT4_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT5_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT5_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT5_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT5_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT6_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT6_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT6_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT6_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT7_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT7_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT7_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT7_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT8_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT8_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT8_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT8_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT9_ALT	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT9_ALT,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_SLOT9_OP	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_SLOT9_OP,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLSDESC_ARG	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLSDESC_ARG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLSDESC_FN	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLSDESC_FN,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLS_ARG	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLS_ARG,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLS_CALL	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLS_CALL,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLS_DTPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLS_DTPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLS_FUNC	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLS_FUNC,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_XTENSA_TLS_TPOFF	bfd/bfd-in2.h	/^  BFD_RELOC_XTENSA_TLS_TPOFF,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_Z80_DISP8	bfd/bfd-in2.h	/^  BFD_RELOC_Z80_DISP8,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_Z8K_CALLR	bfd/bfd-in2.h	/^  BFD_RELOC_Z8K_CALLR,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_Z8K_DISP7	bfd/bfd-in2.h	/^  BFD_RELOC_Z8K_DISP7,$/;"	e	enum:bfd_reloc_code_real
BFD_RELOC_Z8K_IMM4L	bfd/bfd-in2.h	/^  BFD_RELOC_Z8K_IMM4L,$/;"	e	enum:bfd_reloc_code_real
BFD_SEND	bfd/bfd-in2.h	7364;"	d
BFD_SEND	bfd/bfd-in2.h	7368;"	d
BFD_SEND	bfd/bfd-in2.h	7369;"	d
BFD_SEND_FMT	bfd/bfd-in2.h	7374;"	d
BFD_SEND_FMT	bfd/bfd-in2.h	7378;"	d
BFD_SEND_FMT	bfd/bfd-in2.h	7379;"	d
BFD_SUPPORTS_PLUGINS	bfd/bfd-in.h	76;"	d
BFD_SUPPORTS_PLUGINS	bfd/bfd-in2.h	83;"	d
BFD_SYM_CVTE_BIG_LA	bfd/xsym.h	265;"	d
BFD_SYM_CVTE_LA_MAX_SIZE	bfd/xsym.h	264;"	d
BFD_SYM_CVTE_SCA	bfd/xsym.h	263;"	d
BFD_SYM_END_OF_LIST	bfd/xsym.h	35;"	d
BFD_SYM_END_OF_LIST_3_2	bfd/xsym.h	33;"	d
BFD_SYM_END_OF_LIST_3_4	bfd/xsym.h	34;"	d
BFD_SYM_FILE_NAME_INDEX	bfd/xsym.h	38;"	d
BFD_SYM_FILE_NAME_INDEX_3_2	bfd/xsym.h	36;"	d
BFD_SYM_FILE_NAME_INDEX_3_4	bfd/xsym.h	37;"	d
BFD_SYM_MAXIMUM_LEGAL_INDEX	bfd/xsym.h	44;"	d
BFD_SYM_MAXIMUM_LEGAL_INDEX_3_2	bfd/xsym.h	42;"	d
BFD_SYM_MAXIMUM_LEGAL_INDEX_3_4	bfd/xsym.h	43;"	d
BFD_SYM_MODULE_KIND_BLOCK	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_BLOCK = 6$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_DATA	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_DATA = 5,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_FUNCTION	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_FUNCTION = 4,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_NONE	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_NONE = 0,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_PROCEDURE	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_PROCEDURE = 3,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_PROGRAM	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_PROGRAM = 1,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_MODULE_KIND_UNIT	bfd/xsym.h	/^  BFD_SYM_MODULE_KIND_UNIT = 2,$/;"	e	enum:bfd_sym_module_kind
BFD_SYM_SOURCE_FILE_CHANGE	bfd/xsym.h	41;"	d
BFD_SYM_SOURCE_FILE_CHANGE_3_2	bfd/xsym.h	39;"	d
BFD_SYM_SOURCE_FILE_CHANGE_3_4	bfd/xsym.h	40;"	d
BFD_SYM_STORAGE_CLASS_ABSOLUTE	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_ABSOLUTE = 4,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_BIGCONSTANT	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_BIGCONSTANT = 6,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_CONSTANT	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_CONSTANT = 5,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_FRAME_RELATIVE	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_FRAME_RELATIVE = 2,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_GLOBAL	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_GLOBAL = 1,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_REGISTER	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_REGISTER = 0,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_RESOURCE	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_RESOURCE = 99$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_CLASS_STACK_RELATIVE	bfd/xsym.h	/^  BFD_SYM_STORAGE_CLASS_STACK_RELATIVE = 3,$/;"	e	enum:bfd_sym_storage_class
BFD_SYM_STORAGE_KIND_LOCAL	bfd/xsym.h	/^  BFD_SYM_STORAGE_KIND_LOCAL = 0,$/;"	e	enum:bfd_sym_storage_kind
BFD_SYM_STORAGE_KIND_REFERENCE	bfd/xsym.h	/^  BFD_SYM_STORAGE_KIND_REFERENCE = 2,$/;"	e	enum:bfd_sym_storage_kind
BFD_SYM_STORAGE_KIND_VALUE	bfd/xsym.h	/^  BFD_SYM_STORAGE_KIND_VALUE = 1,$/;"	e	enum:bfd_sym_storage_kind
BFD_SYM_STORAGE_KIND_WITH	bfd/xsym.h	/^  BFD_SYM_STORAGE_KIND_WITH = 3$/;"	e	enum:bfd_sym_storage_kind
BFD_SYM_SYMBOL_SCOPE_GLOBAL	bfd/xsym.h	/^  BFD_SYM_SYMBOL_SCOPE_GLOBAL = 1  \/* Object has global scope.  *\/$/;"	e	enum:bfd_sym_symbol_scope
BFD_SYM_SYMBOL_SCOPE_LOCAL	bfd/xsym.h	/^  BFD_SYM_SYMBOL_SCOPE_LOCAL = 0,  \/* Object is seen only inside current scope.  *\/$/;"	e	enum:bfd_sym_symbol_scope
BFD_SYM_VERSION_3_1	bfd/xsym.h	/^  BFD_SYM_VERSION_3_1,$/;"	e	enum:bfd_sym_version
BFD_SYM_VERSION_3_2	bfd/xsym.h	/^  BFD_SYM_VERSION_3_2,$/;"	e	enum:bfd_sym_version
BFD_SYM_VERSION_3_3	bfd/xsym.h	/^  BFD_SYM_VERSION_3_3,$/;"	e	enum:bfd_sym_version
BFD_SYM_VERSION_3_4	bfd/xsym.h	/^  BFD_SYM_VERSION_3_4,$/;"	e	enum:bfd_sym_version
BFD_SYM_VERSION_3_5	bfd/xsym.h	/^  BFD_SYM_VERSION_3_5$/;"	e	enum:bfd_sym_version
BFD_SYM_VERSION_STR_3_1	bfd/xsym.h	28;"	d
BFD_SYM_VERSION_STR_3_2	bfd/xsym.h	29;"	d
BFD_SYM_VERSION_STR_3_3	bfd/xsym.h	30;"	d
BFD_SYM_VERSION_STR_3_4	bfd/xsym.h	31;"	d
BFD_SYM_VERSION_STR_3_5	bfd/xsym.h	32;"	d
BFD_SYSDEP_H	bfd/sysdep.h	23;"	d
BFD_TARGET_H	gdb/bfd-target.h	21;"	d
BFD_TARGET_PAGESIZE	bfd/elflink.c	6016;"	d	file:
BFD_TRADITIONAL_FORMAT	bfd/bfd-in2.h	6913;"	d
BFD_UND_SECTION_NAME	bfd/bfd-in2.h	1706;"	d
BFD_USE_ELF_STT_COMMON	bfd/bfd-in2.h	6946;"	d
BFD_VERSION	bfd/version.h	20;"	d
BFD_VERSION_DATE	bfd/version.h	19;"	d
BFD_VERSION_STRING	bfd/version.h	21;"	d
BFD_VMA_FMT	bfd/bfd-in.h	159;"	d
BFD_VMA_FMT	bfd/bfd-in.h	161;"	d
BFD_VMA_FMT	bfd/bfd-in.h	163;"	d
BFD_VMA_FMT	bfd/bfd-in.h	188;"	d
BFD_VMA_FMT	bfd/bfd-in2.h	166;"	d
BFD_VMA_FMT	bfd/bfd-in2.h	168;"	d
BFD_VMA_FMT	bfd/bfd-in2.h	170;"	d
BFD_VMA_FMT	bfd/bfd-in2.h	195;"	d
BFF	opcodes/ppc-opc.c	1835;"	d	file:
BFIND	readline/rldefs.h	132;"	d
BFINFDPIC_FUNCDESC_LOCAL	bfd/elf32-bfin.c	1756;"	d	file:
BFINFDPIC_LZPLT_BLOCK_SIZE	bfd/elf32-bfin.c	1970;"	d	file:
BFINFDPIC_LZPLT_RESOLV_LOC	bfd/elf32-bfin.c	1971;"	d	file:
BFINFDPIC_SYM_LOCAL	bfd/elf32-bfin.c	1753;"	d	file:
BFIN_A0_DOT_W_REGNUM	gdb/bfin-tdep.h	/^  BFIN_A0_DOT_W_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_A0_DOT_X_REGNUM	gdb/bfin-tdep.h	/^  BFIN_A0_DOT_X_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_A1_DOT_W_REGNUM	gdb/bfin-tdep.h	/^  BFIN_A1_DOT_W_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_A1_DOT_X_REGNUM	gdb/bfin-tdep.h	/^  BFIN_A1_DOT_X_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_ABI_FLAT	gdb/bfin-tdep.h	/^  BFIN_ABI_FLAT$/;"	e	enum:bfin_abi
BFIN_ARCH_H	sim/bfin/arch.h	22;"	d
BFIN_ARELOC_MAX	bfd/elf32-bfin.c	419;"	d	file:
BFIN_ARELOC_MIN	bfd/elf32-bfin.c	418;"	d	file:
BFIN_ASTAT_REGNUM	gdb/bfin-tdep.h	/^  BFIN_ASTAT_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_ASYNC_BASE	sim/bfin/bfin-sim.h	353;"	d
BFIN_B0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_B0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_B1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_B1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_B2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_B2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_B3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_B3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_CC_REGNUM	gdb/bfin-tdep.h	/^  BFIN_CC_REGNUM$/;"	e	enum:gdb_regnum
BFIN_COREMMR_CEC_BASE	sim/bfin/machs.h	36;"	d
BFIN_COREMMR_CEC_SIZE	sim/bfin/machs.h	37;"	d
BFIN_COREMMR_CTIMER_BASE	sim/bfin/machs.h	38;"	d
BFIN_COREMMR_CTIMER_SIZE	sim/bfin/machs.h	39;"	d
BFIN_COREMMR_EVT_BASE	sim/bfin/machs.h	40;"	d
BFIN_COREMMR_EVT_OVERRIDE	sim/bfin/dv-bfin_cec.h	27;"	d
BFIN_COREMMR_EVT_SIZE	sim/bfin/machs.h	41;"	d
BFIN_COREMMR_ILAT	sim/bfin/dv-bfin_cec.h	30;"	d
BFIN_COREMMR_IMASK	sim/bfin/dv-bfin_cec.h	28;"	d
BFIN_COREMMR_IPEND	sim/bfin/dv-bfin_cec.h	29;"	d
BFIN_COREMMR_IPRIO	sim/bfin/dv-bfin_cec.h	31;"	d
BFIN_COREMMR_JTAG_BASE	sim/bfin/machs.h	42;"	d
BFIN_COREMMR_JTAG_SIZE	sim/bfin/machs.h	43;"	d
BFIN_COREMMR_MMU_BASE	sim/bfin/machs.h	44;"	d
BFIN_COREMMR_MMU_SIZE	sim/bfin/machs.h	45;"	d
BFIN_COREMMR_PFMON_BASE	sim/bfin/machs.h	46;"	d
BFIN_COREMMR_PFMON_SIZE	sim/bfin/machs.h	47;"	d
BFIN_COREMMR_TRACE_BASE	sim/bfin/machs.h	48;"	d
BFIN_COREMMR_TRACE_SIZE	sim/bfin/machs.h	49;"	d
BFIN_COREMMR_WP_BASE	sim/bfin/machs.h	50;"	d
BFIN_COREMMR_WP_SIZE	sim/bfin/machs.h	51;"	d
BFIN_CORE_MMR_BASE	sim/bfin/bfin-sim.h	355;"	d
BFIN_CPU_STATE	sim/bfin/sim-main.h	38;"	d
BFIN_CYCLES2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_CYCLES2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_CYCLES_REGNUM	gdb/bfin-tdep.h	/^  BFIN_CYCLES_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_DEFAULT_MEM_SIZE	sim/bfin/sim-main.h	77;"	d
BFIN_DMAC_MDMA_BASE	sim/bfin/dv-bfin_dmac.h	24;"	d
BFIN_EBIU_AMC_BASE	sim/bfin/dv-bfin_ebiu_amc.h	25;"	d
BFIN_ELF_DATA	bfd/elf-bfd.h	/^  BFIN_ELF_DATA,$/;"	e	enum:elf_target_id
BFIN_FP_REGNUM	gdb/bfin-tdep.h	/^  BFIN_FP_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_GNUEXT_RELOC_MAX	bfd/elf32-bfin.c	417;"	d	file:
BFIN_GNUEXT_RELOC_MIN	bfd/elf32-bfin.c	416;"	d	file:
BFIN_GUI_H	sim/bfin/gui.h	22;"	d
BFIN_I0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_I0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_I1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_I1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_I2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_I2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_I3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_I3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_INSN_MAX	sim/bfin/arch.h	/^  BFIN_INSN_MAX$/;"	e	enum:__anon820
BFIN_L0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_L0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_L1_CACHE_BYTES	sim/bfin/bfin-sim.h	360;"	d
BFIN_L1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_L1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_L1_SRAM_SCRATCH	sim/bfin/bfin-sim.h	356;"	d
BFIN_L1_SRAM_SCRATCH_END	sim/bfin/bfin-sim.h	358;"	d
BFIN_L1_SRAM_SCRATCH_SIZE	sim/bfin/bfin-sim.h	357;"	d
BFIN_L2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_L2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_L3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_L3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LB0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LB0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LB1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LB1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LC0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LC0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LC1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LC1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LT0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LT0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_LT1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_LT1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_M0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_M0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_M1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_M1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_M2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_M2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_M3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_M3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_MAX_REGISTER_SIZE	gdb/bfin-tdep.c	245;"	d	file:
BFIN_MMR_16	sim/bfin/devices.h	36;"	d
BFIN_MMR_16	sim/testsuite/sim/bfin/test.h	9;"	d
BFIN_MMR_DMAC0_BASE	sim/bfin/machs.h	54;"	d
BFIN_MMR_DMAC1_BASE	sim/bfin/machs.h	55;"	d
BFIN_MMR_DMA_SIZE	sim/bfin/machs.h	53;"	d
BFIN_MMR_EBIU_AMC_SIZE	sim/bfin/machs.h	56;"	d
BFIN_MMR_EBIU_DDRC_SIZE	sim/bfin/machs.h	59;"	d
BFIN_MMR_EBIU_SDC_SIZE	sim/bfin/machs.h	60;"	d
BFIN_MMR_EMAC_BASE	sim/bfin/machs.h	61;"	d
BFIN_MMR_EMAC_SIZE	sim/bfin/machs.h	62;"	d
BFIN_MMR_EPPI_SIZE	sim/bfin/machs.h	63;"	d
BFIN_MMR_GPIO2_SIZE	sim/bfin/machs.h	65;"	d
BFIN_MMR_GPIO_SIZE	sim/bfin/machs.h	64;"	d
BFIN_MMR_GPTIMER_SIZE	sim/bfin/machs.h	66;"	d
BFIN_MMR_NFC_SIZE	sim/bfin/machs.h	67;"	d
BFIN_MMR_OTP_SIZE	sim/bfin/machs.h	71;"	d
BFIN_MMR_PINT_SIZE	sim/bfin/machs.h	72;"	d
BFIN_MMR_PLL_BASE	sim/bfin/machs.h	73;"	d
BFIN_MMR_PLL_SIZE	sim/bfin/machs.h	74;"	d
BFIN_MMR_PPI_SIZE	sim/bfin/machs.h	75;"	d
BFIN_MMR_RTC_SIZE	sim/bfin/machs.h	76;"	d
BFIN_MMR_SIC_BASE	sim/bfin/machs.h	77;"	d
BFIN_MMR_SIC_SIZE	sim/bfin/machs.h	78;"	d
BFIN_MMR_SPI_SIZE	sim/bfin/machs.h	79;"	d
BFIN_MMR_TWI_SIZE	sim/bfin/machs.h	80;"	d
BFIN_MMR_UART2_SIZE	sim/bfin/machs.h	83;"	d
BFIN_MMR_UART_SIZE	sim/bfin/machs.h	82;"	d
BFIN_MMR_WDOG_SIZE	sim/bfin/machs.h	81;"	d
BFIN_NUM_PSEUDO_REGS	gdb/bfin-tdep.h	85;"	d
BFIN_NUM_REGS	gdb/bfin-tdep.h	84;"	d
BFIN_P0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P0_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_P1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_P2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_P3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_P4_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P4_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_P5_REGNUM	gdb/bfin-tdep.h	/^  BFIN_P5_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_PARALLEL_GROUP0	sim/bfin/bfin-sim.h	/^  BFIN_PARALLEL_GROUP0,	\/* 32bit slot.  *\/$/;"	e	enum:bfin_parallel_group
BFIN_PARALLEL_GROUP1	sim/bfin/bfin-sim.h	/^  BFIN_PARALLEL_GROUP1,	\/* 16bit group1.  *\/$/;"	e	enum:bfin_parallel_group
BFIN_PARALLEL_GROUP2	sim/bfin/bfin-sim.h	/^  BFIN_PARALLEL_GROUP2,	\/* 16bit group2.  *\/$/;"	e	enum:bfin_parallel_group
BFIN_PARALLEL_NONE	sim/bfin/bfin-sim.h	/^  BFIN_PARALLEL_NONE,$/;"	e	enum:bfin_parallel_group
BFIN_PC_REGNUM	gdb/bfin-tdep.h	/^  BFIN_PC_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R0_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R0_REGNUM = 0,$/;"	e	enum:gdb_regnum
BFIN_R1_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R1_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R2_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R2_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R3_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R3_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R4_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R4_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R5_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R5_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R6_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R6_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_R7_REGNUM	gdb/bfin-tdep.h	/^  BFIN_R7_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_RELOC_MAX	bfd/elf32-bfin.c	415;"	d	file:
BFIN_RELOC_MIN	bfd/elf32-bfin.c	414;"	d	file:
BFIN_RETE_REGNUM	gdb/bfin-tdep.h	/^  BFIN_RETE_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_RETI_REGNUM	gdb/bfin-tdep.h	/^  BFIN_RETI_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_RETN_REGNUM	gdb/bfin-tdep.h	/^  BFIN_RETN_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_RETS_REGNUM	gdb/bfin-tdep.h	/^  BFIN_RETS_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_RETX_REGNUM	gdb/bfin-tdep.h	/^  BFIN_RETX_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_SEQSTAT_REGNUM	gdb/bfin-tdep.h	/^  BFIN_SEQSTAT_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_SIC_TO_CEC_PORTS	sim/bfin/dv-bfin_sic.c	596;"	d	file:
BFIN_SP_REGNUM	gdb/bfin-tdep.h	/^  BFIN_SP_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_SYSCFG_REGNUM	gdb/bfin-tdep.h	/^  BFIN_SYSCFG_REGNUM,$/;"	e	enum:gdb_regnum
BFIN_SYSTEM_MMR_BASE	sim/bfin/bfin-sim.h	354;"	d
BFIN_TRACE_BRANCH	sim/bfin/sim-main.h	69;"	d
BFIN_TRACE_CORE	sim/bfin/sim-main.h	61;"	d
BFIN_USP_REGNUM	gdb/bfin-tdep.h	/^  BFIN_USP_REGNUM,$/;"	e	enum:gdb_regnum
BFLD	include/opcode/tic6x-insn-formats.h	27;"	d
BFLD	include/opcode/tic6x-insn-formats.h	603;"	d
BFLD1	include/opcode/tic6x-insn-formats.h	28;"	d
BFLD1	include/opcode/tic6x-insn-formats.h	604;"	d
BFLD2	include/opcode/tic6x-insn-formats.h	29;"	d
BFLD2	include/opcode/tic6x-insn-formats.h	605;"	d
BFLD3	include/opcode/tic6x-insn-formats.h	30;"	d
BFLD3	include/opcode/tic6x-insn-formats.h	606;"	d
BFLD4	include/opcode/tic6x-insn-formats.h	31;"	d
BFLD4	include/opcode/tic6x-insn-formats.h	607;"	d
BFROM	sim/bfin/machs.c	1564;"	d	file:
BFROMA	sim/bfin/machs.c	1561;"	d	file:
BFROM_STUB	sim/bfin/machs.c	1565;"	d	file:
BFUN_UP_LINKS_TO_RET	gdb/btrace.h	/^  BFUN_UP_LINKS_TO_RET = (1 << 0),$/;"	e	enum:btrace_function_flag
BFUN_UP_LINKS_TO_TAILCALL	gdb/btrace.h	/^  BFUN_UP_LINKS_TO_TAILCALL = (1 << 1)$/;"	e	enum:btrace_function_flag
BF_INSTR	gdb/stubs/sh-stub.c	163;"	d	file:
BH	opcodes/i386-dis.c	347;"	d	file:
BH	opcodes/ppc-opc.c	1863;"	d	file:
BHRBE	opcodes/ppc-opc.c	1962;"	d	file:
BI	include/opcode/arc.h	/^  BI,$/;"	e	enum:__anon1255
BI	opcodes/ppc-opc.c	1763;"	d	file:
BI	sim/bfin/dv-bfin_uart.h	40;"	d
BI	sim/common/cgen-types.h	/^typedef unsigned char BI;$/;"	t
BI16	opcodes/ppc-opc.c	1871;"	d	file:
BI32	opcodes/ppc-opc.c	1875;"	d	file:
BIAP_OPCODE	include/opcode/cris.h	130;"	d
BIAP_Z_BITS	include/opcode/cris.h	131;"	d
BIAS	gdb/gdbserver/linux-sparc-low.c	29;"	d	file:
BIAS	gdb/gdbserver/linux-sparc-low.c	30;"	d	file:
BIAS	gdb/sparc-tdep.c	71;"	d	file:
BIAS	gdb/sparc-tdep.c	72;"	d	file:
BIAS	gdb/sparc64-tdep.h	34;"	d
BIAS	gdb/sparc64-tdep.h	35;"	d
BICC	sim/erc32/exec.c	163;"	d	file:
BICC_BA	sim/erc32/exec.c	113;"	d	file:
BICC_BCC	sim/erc32/exec.c	118;"	d	file:
BICC_BCS	sim/erc32/exec.c	110;"	d	file:
BICC_BE	sim/erc32/exec.c	106;"	d	file:
BICC_BG	sim/erc32/exec.c	115;"	d	file:
BICC_BGE	sim/erc32/exec.c	116;"	d	file:
BICC_BGU	sim/erc32/exec.c	117;"	d	file:
BICC_BL	sim/erc32/exec.c	108;"	d	file:
BICC_BLE	sim/erc32/exec.c	107;"	d	file:
BICC_BLEU	sim/erc32/exec.c	109;"	d	file:
BICC_BN	sim/erc32/exec.c	105;"	d	file:
BICC_BNE	sim/erc32/exec.c	114;"	d	file:
BICC_BVC	sim/erc32/exec.c	120;"	d	file:
BICC_BVS	sim/erc32/exec.c	112;"	d	file:
BICC_NEG	sim/erc32/exec.c	111;"	d	file:
BICC_POS	sim/erc32/exec.c	119;"	d	file:
BIG	bfd/linker.c	/^  BIG,		\/* Mark symbol common using largest size.  *\/$/;"	e	enum:link_action	file:
BIGBUFSIZE	zlib/contrib/iostream3/zfstream.cc	15;"	d	file:
BIGE	bfd/elf32-rx.c	270;"	d	file:
BIGEVEN	libdecnumber/decNumber.c	207;"	d	file:
BIGODD	libdecnumber/decNumber.c	208;"	d	file:
BIG_BREAKPOINT	gdb/xtensa-tdep.c	1964;"	d	file:
BIG_ENDIAN	sim/ppc/sim-endian.h	100;"	d
BIG_ENDIAN	sim/ppc/sim-endian.h	124;"	d
BIG_RANDOM_DATA	gdb/testsuite/gdb.base/remote.c	37;"	d	file:
BIG_REQUEST	libiberty/objalloc.c	81;"	d	file:
BIH	include/opcode/arc.h	/^  BIH,$/;"	e	enum:__anon1255
BILLION	libdecnumber/decNumberLocal.h	170;"	d
BIN	include/opcode/cr16.h	411;"	d
BIN	include/opcode/crx.h	397;"	d
BIN2BCD8	libdecnumber/decDPD.h	/^const uint8_t BIN2BCD8[4000]={$/;"	v
BIN2BCD8	libdecnumber/decDPDSymbols.h	6;"	d
BIN2CHAR	libdecnumber/decDPD.h	/^const uint8_t BIN2CHAR[4001]={$/;"	v
BIN2CHAR	libdecnumber/decDPDSymbols.h	7;"	d
BIN2DPD	libdecnumber/decDPD.h	/^const uint16_t BIN2DPD[1000]={	  0,	1,    2,    3,	  4,	5,    6,    7,$/;"	v
BIN2DPD	libdecnumber/decDPDSymbols.h	8;"	d
BIN2DPD	libdecnumber/dpd/decimal128Symbols.h	22;"	d
BIN2DPD	libdecnumber/dpd/decimal128Symbols.h	23;"	d
BIN2DPD	libdecnumber/dpd/decimal32Symbols.h	22;"	d
BIN2DPD	libdecnumber/dpd/decimal32Symbols.h	23;"	d
BIN2DPD	libdecnumber/dpd/decimal64Symbols.h	22;"	d
BIN2DPD	libdecnumber/dpd/decimal64Symbols.h	23;"	d
BINARY	gdb/compile/compile-loc2c.c	1001;"	d	file:
BINARY	gdb/compile/compile-loc2c.c	1024;"	d	file:
BINARY_OP	bfd/elflink.c	8461;"	d	file:
BINARY_OP	bfd/elflink.c	8505;"	d	file:
BINDTEXTDOMAIN	intl/bindtextdom.c	/^BINDTEXTDOMAIN (domainname, dirname)$/;"	f
BINDTEXTDOMAIN	intl/bindtextdom.c	79;"	d	file:
BIND_TEXTDOMAIN_CODESET	intl/bindtextdom.c	/^BIND_TEXTDOMAIN_CODESET (domainname, codeset)$/;"	f
BIND_TEXTDOMAIN_CODESET	intl/bindtextdom.c	80;"	d	file:
BINFILES	zlib/nintendods/Makefile	/^BINFILES	:=	$(foreach dir,$(DATA),$(notdir $(wildcard $(dir)\/*.*)))$/;"	m
BINWORD	gdb/h8300-tdep.c	91;"	d	file:
BIN_SYMS	bfd/binary.c	42;"	d	file:
BIP_MASK	sim/microblaze/microblaze.h	79;"	d
BIT	opcodes/aarch64-opc.c	4487;"	d	file:
BIT	opcodes/mips-formats.h	41;"	d
BIT	sim/arm/armdefs.h	186;"	d
BIT	sim/arm/sim-main.h	26;"	d
BIT	sim/common/sim-bits.h	263;"	d
BIT	sim/common/sim-bits.h	269;"	d
BIT	sim/ppc/bits.h	103;"	d
BIT	sim/ppc/bits.h	105;"	d
BIT	sim/testsuite/sim/ft32/basic.s	/^#define BIT(N,M)  ((((N) & 15) << 5) | (M))$/;"	d
BIT10	sim/common/sim-bits.h	256;"	d
BIT10	sim/ppc/bits.h	98;"	d
BIT15_SET	bfd/elf32-v850.c	440;"	d	file:
BIT15_SET	bfd/elf32-v850.c	468;"	d	file:
BIT16	sim/common/sim-bits.h	260;"	d
BIT16	sim/common/sim-bits.h	266;"	d
BIT32	sim/common/sim-bits.h	261;"	d
BIT32	sim/common/sim-bits.h	267;"	d
BIT32	sim/ppc/bits.h	99;"	d
BIT4	sim/common/sim-bits.h	254;"	d
BIT4	sim/ppc/bits.h	95;"	d
BIT5	opcodes/sparc-opc.c	1925;"	d	file:
BIT5	opcodes/sparc-opc.c	1933;"	d	file:
BIT5	sim/common/sim-bits.h	255;"	d
BIT5	sim/ppc/bits.h	96;"	d
BIT64	sim/common/sim-bits.h	262;"	d
BIT64	sim/common/sim-bits.h	268;"	d
BIT64	sim/ppc/bits.h	100;"	d
BIT8	sim/common/sim-bits.h	259;"	d
BIT8	sim/common/sim-bits.h	265;"	d
BIT8	sim/ppc/bits.h	97;"	d
BITFIELD	opcodes/i386-gen.c	484;"	d	file:
BITFIELD	opcodes/tilegx-opc.c	6418;"	d	file:
BITFIELD	opcodes/tilegx-opc.c	7352;"	d	file:
BITFIELD	opcodes/tilepro-opc.c	7578;"	d	file:
BITFIELD	opcodes/tilepro-opc.c	8667;"	d	file:
BITIDX16	sim/arm/iwmmxt.c	104;"	d	file:
BITIDX32	sim/arm/iwmmxt.c	105;"	d	file:
BITIDX8	sim/arm/iwmmxt.c	103;"	d	file:
BITNUM	opcodes/tic80-opc.c	448;"	d	file:
BITOP	include/opcode/arc.h	/^  BITOP,$/;"	e	enum:__anon1255
BITOP	include/opcode/h8300.h	893;"	d
BITOP_B	include/opcode/h8300.h	900;"	d
BITS	opcodes/aarch64-opc.c	4488;"	d	file:
BITS	opcodes/arc-dis.c	140;"	d	file:
BITS	sim/arm/armdefs.h	187;"	d
BITS	zlib/contrib/infback9/infback9.c	157;"	d	file:
BITS	zlib/infback.c	190;"	d	file:
BITS	zlib/inflate.c	523;"	d	file:
BITS4	sim/common/cgen-utils.c	214;"	d	file:
BITSTREAM	include/opcode/arc.h	/^  BITSTREAM,$/;"	e	enum:__anon1255
BITS_INLINE	sim/ppc/std-config.h	459;"	d
BITS_IN_OCTAL	gdb/valprint.c	1467;"	d	file:
BIT_CHANGE_OP	sim/v850/simops.c	2008;"	d	file:
BIT_MULTI_INS	include/opcode/bfin.h	25;"	d
BI_CLASS_INSN	include/opcode/tic4x.h	450;"	d
BI_MASK	opcodes/ppc-opc.c	1764;"	d	file:
BL	gdb/arch/aarch64-insn.h	/^  BL              = 0x80000000 | B,$/;"	e	enum:aarch64_opcodes
BL	opcodes/i386-dis.c	343;"	d	file:
BL	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
BL22_RP	bfd/elf32-hppa.c	670;"	d	file:
BLACK	gdb/testsuite/gdb.base/call-ar-st.c	/^	      BLACK,$/;"	e	enum:__anon1973	file:
BLANKOR1TOODD	bfd/coffcode.h	372;"	d
BLINK	opcodes/arc-opc.c	1881;"	d	file:
BLINK_EL	opcodes/arc-opc.c	1914;"	d	file:
BLINK_S	opcodes/arc-opc.c	1882;"	d	file:
BLIT32	sim/common/sim-bits.h	539;"	d
BLIT32	sim/ppc/bits.h	250;"	d
BLKTYPE	zlib/contrib/untgz/untgz.c	47;"	d	file:
BLOCKSIZE	libiberty/md5.c	138;"	d	file:
BLOCKSIZE	libiberty/sha1.c	43;"	d	file:
BLOCKSIZE	zlib/contrib/untgz/untgz.c	65;"	d	file:
BLOCKVECTOR_BLOCK	gdb/block.h	125;"	d
BLOCKVECTOR_MAP	gdb/block.h	126;"	d
BLOCKVECTOR_NBLOCKS	gdb/block.h	124;"	d
BLOCK_DICT	gdb/block.h	109;"	d
BLOCK_END	gdb/block.h	106;"	d
BLOCK_FUNCTION	gdb/block.h	107;"	d
BLOCK_H	gdb/block.h	21;"	d
BLOCK_NAMESPACE	gdb/block.h	110;"	d
BLOCK_START	gdb/block.h	105;"	d
BLOCK_SUPERBLOCK	gdb/block.h	108;"	d
BLOCK_TYPE_F32	opcodes/wasm32-dis.c	36;"	d	file:
BLOCK_TYPE_F64	opcodes/wasm32-dis.c	37;"	d	file:
BLOCK_TYPE_I32	opcodes/wasm32-dis.c	34;"	d	file:
BLOCK_TYPE_I64	opcodes/wasm32-dis.c	35;"	d	file:
BLOCK_TYPE_NONE	opcodes/wasm32-dis.c	33;"	d	file:
BLPY_ITER_REQUIRE_VALID	gdb/python/py-block.c	71;"	d	file:
BLPY_REQUIRE_VALID	gdb/python/py-block.c	58;"	d	file:
BLR	bfd/elf64-ppc.c	243;"	d	file:
BLR	gdb/arch/aarch64-insn.h	/^  BLR             = 0xd63f0000,$/;"	e	enum:aarch64_opcodes
BLUE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      BLUE,$/;"	e	enum:__anon1973	file:
BL_CODES	zlib/deflate.h	42;"	d
BL_DISPLACEMENT_MASK	gdb/rs6000-tdep.c	1221;"	d	file:
BL_INSTRUCTION	gdb/rs6000-tdep.c	1220;"	d	file:
BL_MASK	gdb/rs6000-tdep.c	1219;"	d	file:
BL_R1	bfd/elf32-hppa.c	653;"	d	file:
BL_R1	bfd/elf32-hppa.c	875;"	d	file:
BL_RP	bfd/elf32-hppa.c	671;"	d	file:
BL_RP	bfd/elf32-hppa.c	888;"	d	file:
BMAGIC	bfd/aout64.c	26;"	d	file:
BMAGIC	bfd/pdp11.c	97;"	d	file:
BMAGIC	include/aout/aout64.h	60;"	d
BMAGIC	include/bout.h	53;"	d
BMD	include/opcode/visium.h	95;"	d
BMI	include/opcode/visium.h	96;"	d
BMSYMBOL_VALUE_ADDRESS	gdb/symtab.h	709;"	d
BMU	include/opcode/arc.h	/^  BMU,$/;"	e	enum:__anon1255
BM_MODE	opcodes/s12z-dis.c	/^enum BM_MODE {$/;"	g	file:
BM_OPR_B	opcodes/s12z-dis.c	/^  BM_OPR_B,$/;"	e	enum:BM_MODE	file:
BM_OPR_L	opcodes/s12z-dis.c	/^  BM_OPR_L,$/;"	e	enum:BM_MODE	file:
BM_OPR_REG	opcodes/s12z-dis.c	/^  BM_OPR_REG,$/;"	e	enum:BM_MODE	file:
BM_OPR_W	opcodes/s12z-dis.c	/^  BM_OPR_W,$/;"	e	enum:BM_MODE	file:
BM_REG_IMM	opcodes/s12z-dis.c	/^  BM_REG_IMM,$/;"	e	enum:BM_MODE	file:
BM_RESERVED0	opcodes/s12z-dis.c	/^  BM_RESERVED0,$/;"	e	enum:BM_MODE	file:
BM_RESERVED1	opcodes/s12z-dis.c	/^  BM_RESERVED1$/;"	e	enum:BM_MODE	file:
BND	opcodes/i386-dis.c	481;"	d	file:
BNDPrefixOk	opcodes/i386-opc.h	/^  BNDPrefixOk,$/;"	e	enum:__anon67
BND_Fixup	opcodes/i386-dis.c	/^BND_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
BND_PREFIX	opcodes/i386-dis.c	12412;"	d	file:
BND_PREFIX_OPCODE	include/opcode/i386.h	73;"	d
BNECTR	bfd/elf64-ppc.c	175;"	d	file:
BNECTR_P4	bfd/elf64-ppc.c	176;"	d	file:
BNEOP	include/opcode/dlx.h	84;"	d
BNEXT	libdecnumber/decBasic.c	1497;"	d	file:
BNEXTY	libdecnumber/decBasic.c	1511;"	d	file:
BO	opcodes/ppc-opc.c	1849;"	d	file:
BO	sim/sh/interp.c	184;"	d	file:
BO16	opcodes/ppc-opc.c	2456;"	d	file:
BO16F	opcodes/ppc-opc.c	3429;"	d	file:
BO16T	opcodes/ppc-opc.c	3430;"	d	file:
BO32	opcodes/ppc-opc.c	1879;"	d	file:
BO32DNZ	opcodes/ppc-opc.c	3435;"	d	file:
BO32DZ	opcodes/ppc-opc.c	3436;"	d	file:
BO32F	opcodes/ppc-opc.c	3433;"	d	file:
BO32T	opcodes/ppc-opc.c	3434;"	d	file:
BOARD_AM32	sim/mn10300/interp.c	65;"	d	file:
BOARD_BSP	sim/mips/interp.c	280;"	d	file:
BOARD_JMR3904	sim/mips/interp.c	274;"	d	file:
BOARD_JMR3904_DEBUG	sim/mips/interp.c	278;"	d	file:
BOARD_JMR3904_PAL	sim/mips/interp.c	276;"	d	file:
BODNZ	opcodes/ppc-opc.c	3417;"	d	file:
BODNZF	opcodes/ppc-opc.c	3399;"	d	file:
BODNZFP	opcodes/ppc-opc.c	3400;"	d	file:
BODNZM4	opcodes/ppc-opc.c	3421;"	d	file:
BODNZP	opcodes/ppc-opc.c	3418;"	d	file:
BODNZP4	opcodes/ppc-opc.c	3422;"	d	file:
BODNZT	opcodes/ppc-opc.c	3403;"	d	file:
BODNZTP	opcodes/ppc-opc.c	3404;"	d	file:
BODY	zlib/examples/gzlog.c	337;"	d	file:
BODZ	opcodes/ppc-opc.c	3419;"	d	file:
BODZF	opcodes/ppc-opc.c	3401;"	d	file:
BODZFP	opcodes/ppc-opc.c	3402;"	d	file:
BODZM4	opcodes/ppc-opc.c	3423;"	d	file:
BODZP	opcodes/ppc-opc.c	3420;"	d	file:
BODZP4	opcodes/ppc-opc.c	3424;"	d	file:
BODZT	opcodes/ppc-opc.c	3405;"	d	file:
BODZTP	opcodes/ppc-opc.c	3406;"	d	file:
BOE	opcodes/ppc-opc.c	1855;"	d	file:
BOF	opcodes/ppc-opc.c	3408;"	d	file:
BOFM4	opcodes/ppc-opc.c	3410;"	d	file:
BOFP	opcodes/ppc-opc.c	3409;"	d	file:
BOFP4	opcodes/ppc-opc.c	3411;"	d	file:
BOOKE	opcodes/ppc-opc.c	3503;"	d	file:
BOOL_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank BOOL_CONVERSION_BADNESS = {3,0};$/;"	v	typeref:struct:rank
BOOT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_except_user_mode.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_interr_nested.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_interr_nmi.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mmr_loop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mmr_timer.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mode_user.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_bug_ui.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_bug_ui2.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_bug_ui3.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_illegalcombination.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_kills2.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_rets_hazard.s	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^BOOT:$/;"	l
BOOT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^BOOT:$/;"	l
BOOT_CFLAGS	config/bootstrap-O1.mk	/^BOOT_CFLAGS := -O1 $(filter-out -O%, $(BOOT_CFLAGS))$/;"	m
BOOT_CFLAGS	config/bootstrap-O3.mk	/^BOOT_CFLAGS := -O3 $(filter-out -O%, $(BOOT_CFLAGS))$/;"	m
BOP	opcodes/v850-opc.c	32;"	d	file:
BOP7	opcodes/v850-opc.c	36;"	d	file:
BOP7_MASK	opcodes/v850-opc.c	37;"	d	file:
BOP_MASK	opcodes/v850-opc.c	33;"	d	file:
BOT	opcodes/ppc-opc.c	3412;"	d	file:
BOTH	gdb/value.h	/^enum oload_search_type { NON_METHOD, METHOD, BOTH };$/;"	e	enum:oload_search_type
BOTH	include/opcode/d10v.h	70;"	d
BOTH_BOUND_DEFAULT	gdb/expression.h	/^  BOTH_BOUND_DEFAULT,$/;"	e	enum:range_type
BOTH_MASKING	opcodes/i386-opc.h	561;"	d
BOTM4	opcodes/ppc-opc.c	3414;"	d	file:
BOTP	opcodes/ppc-opc.c	3413;"	d	file:
BOTP4	opcodes/ppc-opc.c	3415;"	d	file:
BOU	opcodes/ppc-opc.c	3426;"	d	file:
BOX_WINDOW	gdb/tui/tui-data.h	69;"	d
BO_0_	sim/ppc/idecode_fields.h	97;"	d
BO_1_	sim/ppc/idecode_fields.h	98;"	d
BO_2_	sim/ppc/idecode_fields.h	99;"	d
BO_3_	sim/ppc/idecode_fields.h	100;"	d
BO_4_	sim/ppc/idecode_fields.h	101;"	d
BO_MASK	opcodes/ppc-opc.c	1850;"	d	file:
BPC	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
BPC	sim/cr16/cr16_sim.h	333;"	d
BPC	sim/d10v/d10v_sim.h	361;"	d
BPC_CR	sim/d10v/d10v_sim.h	/^  BPC_CR = 3,$/;"	e	enum:__anon499
BPC_REGNUM	sim/m32r/m32r-sim.h	28;"	d
BPPY_REQUIRE_VALID	gdb/python/python-internal.h	406;"	d
BPPY_SET_REQUIRE_VALID	gdb/python/python-internal.h	416;"	d
BPRED	include/opcode/sparc.h	319;"	d
BPS	gdb/stubs/sh-stub.c	1487;"	d	file:
BPS	gdb/stubs/sh-stub.c	1489;"	d	file:
BPSR	sim/cr16/cr16_sim.h	330;"	d
BPSTAT_WHAT_CLEAR_LONGJMP_RESUME	gdb/breakpoint.h	/^    BPSTAT_WHAT_CLEAR_LONGJMP_RESUME,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_HP_STEP_RESUME	gdb/breakpoint.h	/^    BPSTAT_WHAT_HP_STEP_RESUME,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_KEEP_CHECKING	gdb/breakpoint.h	/^    BPSTAT_WHAT_KEEP_CHECKING,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_SET_LONGJMP_RESUME	gdb/breakpoint.h	/^    BPSTAT_WHAT_SET_LONGJMP_RESUME,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_SINGLE	gdb/breakpoint.h	/^    BPSTAT_WHAT_SINGLE,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_STEP_RESUME	gdb/breakpoint.h	/^    BPSTAT_WHAT_STEP_RESUME,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_STOP_NOISY	gdb/breakpoint.h	/^    BPSTAT_WHAT_STOP_NOISY,$/;"	e	enum:bpstat_what_main_action
BPSTAT_WHAT_STOP_SILENT	gdb/breakpoint.h	/^    BPSTAT_WHAT_STOP_SILENT,$/;"	e	enum:bpstat_what_main_action
BPSW	sim/d10v/d10v_sim.h	358;"	d
BPSW_CR	sim/d10v/d10v_sim.h	/^  BPSW_CR = 1,$/;"	e	enum:__anon499
BPT_HIT	sim/erc32/sis.h	154;"	d
BPT_MAX	sim/erc32/sis.h	40;"	d
BPT_VECTOR	gdb/m68k-tdep.c	59;"	d	file:
BP_HARDWAREFLAG	gdb/breakpoint.c	4827;"	d	file:
BP_INSN	gdb/rs6000-tdep.c	801;"	d	file:
BP_MANIPULATION	gdb/arch-utils.h	69;"	d
BP_MANIPULATION_ENDIAN	gdb/arch-utils.h	72;"	d
BP_MASK	gdb/rs6000-tdep.c	797;"	d	file:
BP_SYM	gdb/gnulib/import/memchr.c	45;"	d	file:
BP_TEMPFLAG	gdb/breakpoint.c	4826;"	d	file:
BR	bfd/elf32-spu.c	847;"	d	file:
BR	include/opcode/tic6x-insn-formats.h	24;"	d
BR	include/opcode/tic6x-insn-formats.h	615;"	d
BR	opcodes/ia64-opc-b.c	189;"	d	file:
BR	opcodes/ia64-opc-b.c	245;"	d	file:
BR	opcodes/ia64-opc-b.c	253;"	d	file:
BR	opcodes/ia64-opc-b.c	255;"	d	file:
BR	opcodes/ia64-opc-b.c	307;"	d	file:
BR	opcodes/ia64-opc-b.c	310;"	d	file:
BR	opcodes/ia64-opc-b.c	361;"	d	file:
BR	opcodes/ia64-opc-b.c	362;"	d	file:
BR	opcodes/ia64-opc-b.c	438;"	d	file:
BR	opcodes/ia64-opc-b.c	80;"	d	file:
BR	opcodes/ia64-opc-b.c	88;"	d	file:
BR	opcodes/ia64-opc-b.c	90;"	d	file:
BR	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
BR2	opcodes/nds32-asm.c	308;"	d	file:
BR2	opcodes/nds32-asm.h	276;"	d
BRA	bfd/elf32-spu.c	845;"	d	file:
BRA	include/opcode/d30v.h	52;"	d
BRA	opcodes/alpha-opc.c	341;"	d	file:
BRAKET	opcodes/arc-opc.c	1922;"	d	file:
BRAKETdup	opcodes/arc-opc.c	1923;"	d	file:
BRANCH	bfd/coff-sh.c	1562;"	d	file:
BRANCH	include/opcode/arc.h	/^  BRANCH,$/;"	e	enum:__anon1255
BRANCH	include/opcode/d10v.h	85;"	d
BRANCH	include/opcode/h8300.h	917;"	d
BRANCH	opcodes/mips-formats.h	132;"	d
BRANCH	sim/microblaze/microblaze.h	85;"	d
BRANCH	sim/ppc/idecode_branch.h	47;"	d
BRANCHES	opcodes/tic30-dis.c	41;"	d	file:
BRANCH_12	opcodes/sh-opc.h	/^    BRANCH_12,$/;"	e	enum:__anon61
BRANCH_8	opcodes/sh-opc.h	/^    BRANCH_8,$/;"	e	enum:__anon61
BRANCH_BITS	bfd/elf32-metag.c	681;"	d	file:
BRANCH_INCR_HIGH	include/opcode/cris.h	186;"	d
BRANCH_INS	include/opcode/cr16.h	162;"	d
BRANCH_INS	include/opcode/crx.h	158;"	d
BRANCH_INST	opcodes/cr16-opc.c	161;"	d	file:
BRANCH_INST	opcodes/crx-opc.c	108;"	d	file:
BRANCH_LINK	include/opcode/d10v.h	79;"	d
BRANCH_MASK	gdb/rs6000-tdep.c	796;"	d	file:
BRANCH_NEQ_INS	include/opcode/cr16.h	165;"	d
BRANCH_NEQ_INS	include/opcode/crx.h	162;"	d
BRANCH_NEQ_INST	opcodes/cr16-opc.c	172;"	d	file:
BRANCH_NEQ_INST	opcodes/crx-opc.c	133;"	d	file:
BRANCH_PC_LOW	include/opcode/cris.h	185;"	d
BRANCH_PREDICTED	sim/frv/profile-fr400.c	348;"	d	file:
BRANCH_PREDICT_BIT	bfd/elf32-ppc.c	55;"	d	file:
BRANCH_QUICK_HIGH	include/opcode/cris.h	176;"	d
BRANCH_QUICK_LOW	include/opcode/cris.h	175;"	d
BRANCH_QUICK_OPCODE	include/opcode/cris.h	177;"	d
BRANCH_QUICK_Z_BITS	include/opcode/cris.h	178;"	d
BRANCH_SIGNED_SHORT_OFFSET_MASK	gdb/cris-tdep.c	/^  BRANCH_SIGNED_SHORT_OFFSET_MASK = 0x1,$/;"	e	enum:cris_opcode_masks	file:
BRANCH_WRITE_PC	gdb/arm-tdep.h	/^  BRANCH_WRITE_PC,$/;"	e	enum:pc_write_style
BRASL	bfd/elf32-spu.c	846;"	d	file:
BRA_	opcodes/alpha-opc.c	339;"	d	file:
BRA_DISP	gdb/mep-tdep.c	1567;"	d	file:
BRA_INSTR	gdb/stubs/sh-stub.c	165;"	d	file:
BRA_MASK	opcodes/alpha-opc.c	340;"	d	file:
BRA_STUBS	bfd/elf32-spu.c	843;"	d	file:
BRCC	include/opcode/arc.h	/^  BRCC,$/;"	e	enum:__anon1255
BRCC	include/opcode/bfin.h	/^} BRCC;$/;"	t	typeref:struct:__anon1349
BRCC_B_bits	include/opcode/bfin.h	820;"	d
BRCC_B_mask	include/opcode/bfin.h	821;"	d
BRCC_T_bits	include/opcode/bfin.h	822;"	d
BRCC_T_mask	include/opcode/bfin.h	823;"	d
BRCC_code_bits	include/opcode/bfin.h	824;"	d
BRCC_code_mask	include/opcode/bfin.h	825;"	d
BRCC_offset_bits	include/opcode/bfin.h	818;"	d
BRCC_offset_mask	include/opcode/bfin.h	819;"	d
BRCC_opcode	include/opcode/bfin.h	817;"	d
BREAK	sim/common/cgen-defs.h	130;"	d
BREAK	sim/common/cgen-defs.h	136;"	d
BREAKOP	include/opcode/dlx.h	98;"	d
BREAKPOINT	gdb/stubs/i386-stub.c	171;"	d	file:
BREAKPOINT	gdb/stubs/m32r-stub.c	1627;"	d	file:
BREAKPOINT	gdb/stubs/m68k-stub.c	272;"	d	file:
BREAKPOINT	gdb/stubs/sh-stub.c	297;"	d	file:
BREAKPOINT_H	gdb/breakpoint.h	20;"	d
BREAKPOINT_INSTRUCTION	sim/mips/sim-main.h	661;"	d
BREAKPOINT_INSTRUCTION2	sim/mips/sim-main.h	662;"	d
BREAKPOINT_MAX	gdb/breakpoint.h	62;"	d
BREAK_0	libiberty/random.c	129;"	d	file:
BREAK_1	libiberty/random.c	135;"	d	file:
BREAK_2	libiberty/random.c	141;"	d	file:
BREAK_3	libiberty/random.c	147;"	d	file:
BREAK_4	libiberty/random.c	153;"	d	file:
BREAK_ARGS_HELP	gdb/breakpoint.c	15219;"	d	file:
BREAK_COMMON_H	gdb/common/break-common.h	20;"	d
BREAK_EXC	sim/erc32/erc32.c	106;"	d	file:
BREG	opcodes/bfin-dis.c	667;"	d	file:
BREG	sim/bfin/bfin-sim.h	116;"	d
BRL	opcodes/ia64-opc-x.c	130;"	d	file:
BRL	opcodes/ia64-opc-x.c	132;"	d	file:
BRL	opcodes/ia64-opc-x.c	158;"	d	file:
BRL	opcodes/ia64-opc-x.c	69;"	d	file:
BRL	opcodes/ia64-opc-x.c	77;"	d	file:
BRL	opcodes/ia64-opc-x.c	78;"	d	file:
BRLP	opcodes/ia64-opc-x.c	131;"	d	file:
BRLP	opcodes/ia64-opc-x.c	133;"	d	file:
BRLP	opcodes/ia64-opc-x.c	159;"	d	file:
BRLP	opcodes/ia64-opc-x.c	80;"	d	file:
BROWN	gdb/testsuite/gdb.base/call-ar-st.c	/^	      BROWN,$/;"	e	enum:__anon1973	file:
BRP	opcodes/ia64-opc-b.c	190;"	d	file:
BRP	opcodes/ia64-opc-b.c	230;"	d	file:
BRP	opcodes/ia64-opc-b.c	240;"	d	file:
BRP	opcodes/ia64-opc-b.c	257;"	d	file:
BRP	opcodes/ia64-opc-b.c	308;"	d	file:
BRP	opcodes/ia64-opc-b.c	467;"	d	file:
BRP	opcodes/ia64-opc-b.c	477;"	d	file:
BRP	opcodes/ia64-opc-b.c	91;"	d	file:
BRP_REGNUM	gdb/cris-tdep.c	/^  BRP_REGNUM  = 30,$/;"	e	enum:cris_regnums	file:
BRR0	gdb/stubs/sh-stub.c	1347;"	d	file:
BRR1	gdb/stubs/sh-stub.c	1354;"	d	file:
BRR1	sim/sh/interp.c	735;"	d	file:
BRSL	bfd/elf32-spu.c	848;"	d	file:
BRT	opcodes/ia64-opc-b.c	191;"	d	file:
BRT	opcodes/ia64-opc-b.c	364;"	d	file:
BRT	opcodes/ia64-opc-b.c	439;"	d	file:
BRT	opcodes/ia64-opc-b.c	92;"	d	file:
BR_COND_IDEN	opcodes/tic30-dis.c	48;"	d	file:
BR_IMMCMP_001	sim/aarch64/decode.h	/^  BR_IMMCMP_001,  \/* Compare & branch (immediate) AND$/;"	e	enum:DispatchBr
BR_IMMCMP_101	sim/aarch64/decode.h	/^  BR_IMMCMP_101,  \/* Compare & branch (immediate) AND$/;"	e	enum:DispatchBr
BR_IMMCOND_010	sim/aarch64/decode.h	/^  BR_IMMCOND_010, \/* Conditional branch (immediate) AND Unallocated.  *\/$/;"	e	enum:DispatchBr
BR_IMM_000	sim/aarch64/decode.h	/^  BR_IMM_000,     \/* Unconditional branch (immediate).  *\/$/;"	e	enum:DispatchBr
BR_IMM_100	sim/aarch64/decode.h	/^  BR_IMM_100,     \/* Unconditional branch (immediate).  *\/$/;"	e	enum:DispatchBr
BR_IMM_IDEN	opcodes/tic30-dis.c	47;"	d	file:
BR_INST	opcodes/cr16-opc.c	242;"	d	file:
BR_INST	opcodes/crx-opc.c	492;"	d	file:
BR_INST_RP	opcodes/cr16-opc.c	246;"	d	file:
BR_RA	gdb/alpha-tdep.c	63;"	d	file:
BR_REG_110	sim/aarch64/decode.h	/^  BR_REG_110,     \/* Unconditional branch (register) AND System AND$/;"	e	enum:DispatchBr
BR_UNALLOC_011	sim/aarch64/decode.h	/^  BR_UNALLOC_011, \/* Unallocated.  *\/$/;"	e	enum:DispatchBr
BR_UNALLOC_111	sim/aarch64/decode.h	/^  BR_UNALLOC_111  \/* Unallocated.  *\/$/;"	e	enum:DispatchBr
BSD_KVM_H	gdb/bsd-kvm.h	21;"	d
BSD_STRING_COUNT_SIZE	bfd/archive.c	931;"	d	file:
BSD_SYMDEF_COUNT_SIZE	bfd/archive.c	928;"	d	file:
BSD_SYMDEF_OFFSET_SIZE	bfd/archive.c	925;"	d	file:
BSD_SYMDEF_SIZE	bfd/archive.c	922;"	d	file:
BSD_UTHREAD_H	gdb/bsd-uthread.h	21;"	d
BSD_UTHREAD_PS_DEAD	gdb/bsd-uthread.c	140;"	d	file:
BSD_UTHREAD_PS_RUNNING	gdb/bsd-uthread.c	139;"	d	file:
BSD_UTHREAD_PTHREAD_MAGIC	gdb/bsd-uthread.c	124;"	d	file:
BSEL	sim/v850/sim-main.h	145;"	d
BSF_CONSTRUCTOR	bfd/bfd-in2.h	6690;"	d
BSF_DEBUGGING	bfd/bfd-in2.h	6658;"	d
BSF_DEBUGGING_RELOC	bfd/bfd-in2.h	6716;"	d
BSF_DYNAMIC	bfd/bfd-in2.h	6707;"	d
BSF_ELF_COMMON	bfd/bfd-in2.h	6668;"	d
BSF_EXPORT	bfd/bfd-in2.h	6651;"	d
BSF_FILE	bfd/bfd-in2.h	6704;"	d
BSF_FUNCTION	bfd/bfd-in2.h	6662;"	d
BSF_GLOBAL	bfd/bfd-in2.h	6647;"	d
BSF_GNU_INDIRECT_FUNCTION	bfd/bfd-in2.h	6736;"	d
BSF_GNU_UNIQUE	bfd/bfd-in2.h	6740;"	d
BSF_INDIRECT	bfd/bfd-in2.h	6700;"	d
BSF_KEEP	bfd/bfd-in2.h	6665;"	d
BSF_LOCAL	bfd/bfd-in2.h	6643;"	d
BSF_NOT_AT_END	bfd/bfd-in2.h	6687;"	d
BSF_NO_FLAGS	bfd/bfd-in2.h	6639;"	d
BSF_OBJECT	bfd/bfd-in2.h	6711;"	d
BSF_OLD_COMMON	bfd/bfd-in2.h	6680;"	d
BSF_RELC	bfd/bfd-in2.h	6723;"	d
BSF_SECTION_SYM	bfd/bfd-in2.h	6676;"	d
BSF_SRELC	bfd/bfd-in2.h	6727;"	d
BSF_SYNTHETIC	bfd/bfd-in2.h	6730;"	d
BSF_THREAD_LOCAL	bfd/bfd-in2.h	6719;"	d
BSF_WARNING	bfd/bfd-in2.h	6696;"	d
BSF_WEAK	bfd/bfd-in2.h	6672;"	d
BSIZE	gdb/testsuite/gdb.arch/spu-info.c	133;"	d	file:
BSIZE	opcodes/rx-decode.c	45;"	d	file:
BSR_CR	sim/cr16/cr16_sim.h	/^  BSR_CR  = 2,$/;"	e	enum:__anon515
BSR_INSTR	gdb/stubs/sh-stub.c	166;"	d	file:
BSS_NOLOAD_IS_SHARED_LIBRARY	bfd/coff-i386.c	365;"	d	file:
BSS_NOLOAD_IS_SHARED_LIBRARY	bfd/coff-x86_64.c	475;"	d	file:
BSTRING_SIZE	gdb/bcache.c	200;"	d	file:
BSWAPF	include/opcode/dlx.h	57;"	d
BT	opcodes/ppc-opc.c	1867;"	d	file:
BTAB	opcodes/ppc-opc.c	1769;"	d	file:
BTHR_CONT	gdb/btrace.h	/^  BTHR_CONT = (1 << 2),$/;"	e	enum:btrace_thread_flag
BTHR_MOVE	gdb/btrace.h	/^  BTHR_MOVE = (BTHR_STEP | BTHR_RSTEP | BTHR_CONT | BTHR_RCONT),$/;"	e	enum:btrace_thread_flag
BTHR_RCONT	gdb/btrace.h	/^  BTHR_RCONT = (1 << 3),$/;"	e	enum:btrace_thread_flag
BTHR_RSTEP	gdb/btrace.h	/^  BTHR_RSTEP = (1 << 1),$/;"	e	enum:btrace_thread_flag
BTHR_STEP	gdb/btrace.h	/^  BTHR_STEP = (1 << 0),$/;"	e	enum:btrace_thread_flag
BTHR_STOP	gdb/btrace.h	/^  BTHR_STOP = (1 << 4)$/;"	e	enum:btrace_thread_flag
BTO	readline/rldefs.h	130;"	d
BTOWC	gdb/gnulib/import/fnmatch.c	156;"	d	file:
BTOWC	gdb/gnulib/import/fnmatch.c	158;"	d	file:
BTOWC	gdb/gnulib/import/fnmatch.c	184;"	d	file:
BTOWC	gdb/gnulib/import/fnmatch_loop.c	1219;"	d	file:
BTPY_PYSLICE	gdb/python/py-record-btrace.c	32;"	d	file:
BTPY_PYSLICE	gdb/python/py-record-btrace.c	36;"	d	file:
BTRACE_COMMON_H	gdb/common/btrace-common.h	23;"	d
BTRACE_ERR_NONE	gdb/common/btrace-common.h	/^  BTRACE_ERR_NONE,$/;"	e	enum:btrace_error
BTRACE_ERR_NOT_SUPPORTED	gdb/common/btrace-common.h	/^  BTRACE_ERR_NOT_SUPPORTED,$/;"	e	enum:btrace_error
BTRACE_ERR_OVERFLOW	gdb/common/btrace-common.h	/^  BTRACE_ERR_OVERFLOW$/;"	e	enum:btrace_error
BTRACE_ERR_UNKNOWN	gdb/common/btrace-common.h	/^  BTRACE_ERR_UNKNOWN,$/;"	e	enum:btrace_error
BTRACE_FORMAT_BTS	gdb/common/btrace-common.h	/^  BTRACE_FORMAT_BTS,$/;"	e	enum:btrace_format
BTRACE_FORMAT_NONE	gdb/common/btrace-common.h	/^  BTRACE_FORMAT_NONE,$/;"	e	enum:btrace_format
BTRACE_FORMAT_PT	gdb/common/btrace-common.h	/^  BTRACE_FORMAT_PT$/;"	e	enum:btrace_format
BTRACE_H	gdb/btrace.h	23;"	d
BTRACE_INSN_CALL	gdb/btrace.h	/^  BTRACE_INSN_CALL,$/;"	e	enum:btrace_insn_class
BTRACE_INSN_FLAG_SPECULATIVE	gdb/btrace.h	/^  BTRACE_INSN_FLAG_SPECULATIVE = (1 << 0)$/;"	e	enum:btrace_insn_flag
BTRACE_INSN_JUMP	gdb/btrace.h	/^  BTRACE_INSN_JUMP$/;"	e	enum:btrace_insn_class
BTRACE_INSN_OTHER	gdb/btrace.h	/^  BTRACE_INSN_OTHER,$/;"	e	enum:btrace_insn_class
BTRACE_INSN_RETURN	gdb/btrace.h	/^  BTRACE_INSN_RETURN,$/;"	e	enum:btrace_insn_class
BTRACE_READ_ALL	gdb/common/btrace-common.h	/^  BTRACE_READ_ALL,$/;"	e	enum:btrace_read_type
BTRACE_READ_DELTA	gdb/common/btrace-common.h	/^  BTRACE_READ_DELTA$/;"	e	enum:btrace_read_type
BTRACE_READ_NEW	gdb/common/btrace-common.h	/^  BTRACE_READ_NEW,$/;"	e	enum:btrace_read_type
BTSCN	include/opcode/arc.h	/^  BTSCN    = (1U << 2),$/;"	e	enum:__anon1256
BTYPE	include/coff/internal.h	525;"	d
BTYPE_BITS	bfd/elfxx-ia64.c	365;"	d	file:
BTYPE_SHIFT	bfd/elfxx-ia64.c	349;"	d	file:
BT_INSTR	gdb/stubs/sh-stub.c	164;"	d	file:
BT_NBIPUI	gdb/nat/glibc_thread_db.h	111;"	d
BT_UIMASK	gdb/nat/glibc_thread_db.h	112;"	d
BT_UISHIFT	gdb/nat/glibc_thread_db.h	110;"	d
BUFFER_H	gdb/common/buffer.h	21;"	d
BUFLEN	zlib/minigzip.c	131;"	d	file:
BUFLEN	zlib/test/minigzip.c	135;"	d	file:
BUFMAX	gdb/stubs/i386-stub.c	107;"	d	file:
BUFMAX	gdb/stubs/m32r-stub.c	107;"	d	file:
BUFMAX	gdb/stubs/m68k-stub.c	134;"	d	file:
BUFMAX	gdb/stubs/sh-stub.c	182;"	d	file:
BUFMAX	gdb/stubs/sparc-stub.c	98;"	d	file:
BUFOFF	libdecnumber/decBasic.c	2948;"	d	file:
BUFRDERR	sim/bfin/dv-bfin_twi.h	29;"	d
BUFREADCOMMENT	zlib/contrib/minizip/unzip.c	405;"	d	file:
BUFREADCOMMENT	zlib/contrib/minizip/zip.c	472;"	d	file:
BUFSIZE	gdb/testsuite/gdb.base/stale-infcall.c	22;"	d	file:
BUFWRERR	sim/bfin/dv-bfin_twi.h	30;"	d
BUF_PUSH	libiberty/regex.c	1947;"	d	file:
BUF_PUSH	libiberty/regex.c	8174;"	d	file:
BUF_PUSH_2	libiberty/regex.c	1955;"	d	file:
BUF_PUSH_2	libiberty/regex.c	8175;"	d	file:
BUF_PUSH_3	libiberty/regex.c	1964;"	d	file:
BUF_PUSH_3	libiberty/regex.c	8176;"	d	file:
BUF_SIZE	gdb/remote.c	12815;"	d	file:
BUF_SIZE	gdb/testsuite/gdb.base/find.c	35;"	d	file:
BUF_SIZE	gdb/testsuite/gdb.python/py-inferior.c	8;"	d	file:
BUF_THREAD_ID_SIZE	gdb/remote.c	2877;"	d	file:
BUGAPI_END_ADDRESS	sim/ppc/emul_bugapi.c	173;"	d	file:
BUG_FILE_MARK	sim/ppc/emul_bugapi.c	404;"	d	file:
BUILD	zlib/nintendods/Makefile	/^BUILD		:=	build$/;"	m
BUILDFIXED	zlib/inflate.c	90;"	d	file:
BUILDSR	sim/h8300/compile.c	454;"	d	file:
BUILDSYM_H	gdb/buildsym.h	20;"	d
BUILD_ID_H	gdb/build-id.h	21;"	d
BUILD_OCL_VTYPES	gdb/opencl-lang.c	1104;"	d	file:
BUNCH_SIZE	gdb/minsyms.c	98;"	d	file:
BUNDLE_LEN	gdb/ia64-tdep.c	108;"	d	file:
BUSBUSY	sim/bfin/dv-bfin_twi.h	33;"	d
BUSERROR	sim/sh/interp.c	324;"	d	file:
BUSLOCK_MASK	sim/microblaze/microblaze.h	82;"	d
BUSTOBYTE	sim/arm/armemu.h	424;"	d
BUSUSEDINCPCN	sim/arm/armemu.h	280;"	d
BUSUSEDINCPCS	sim/arm/armemu.h	268;"	d
BUSUSEDN	sim/arm/armemu.h	267;"	d
BUSY_STATE	zlib/deflate.h	62;"	d
BV_R0_R21	bfd/elf32-hppa.c	659;"	d	file:
BV_R0_R21	bfd/elf32-hppa.c	887;"	d	file:
BW	opcodes/msp430-decode.c	96;"	d	file:
BWL	opcodes/rx-decode.c	138;"	d	file:
BWX	opcodes/alpha-opc.c	403;"	d	file:
BXL_INSN	gdb/rs6000-tdep.c	800;"	d	file:
BX_WRITE_PC	gdb/arm-tdep.h	/^  BX_WRITE_PC,$/;"	e	enum:pc_write_style
BYFOUR	zlib/crc32.c	35;"	d	file:
BYTE	libiberty/regex.c	637;"	d	file:
BYTE	libiberty/regex.c	8204;"	d	file:
BYTEBITS	zlib/contrib/infback9/infback9.c	168;"	d	file:
BYTEBITS	zlib/infback.c	201;"	d	file:
BYTEBITS	zlib/inflate.c	534;"	d	file:
BYTEOP16M	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEOP16M(n) \\$/;"	d
BYTEOP16P	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEOP16P(n) \\$/;"	d
BYTEOP1P	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEOP1P(n) \\$/;"	d
BYTEOP2P	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEOP2P(n) \\$/;"	d
BYTEOP3P	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEOP3P(n) \\$/;"	d
BYTEPACK	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEPACK(n) \\$/;"	d
BYTES_IN_LONG	bfd/pdp11.c	36;"	d	file:
BYTES_IN_WORD	bfd/i386bsd.c	25;"	d	file:
BYTES_IN_WORD	bfd/libaout.h	65;"	d
BYTES_IN_WORD	bfd/libaout.h	77;"	d
BYTES_IN_WORD	bfd/libaout.h	88;"	d
BYTES_IN_WORD	bfd/libhppa.h	27;"	d
BYTES_IN_WORD	bfd/ns32knetbsd.c	21;"	d	file:
BYTES_IN_WORD	bfd/pdp11.c	35;"	d	file:
BYTES_IN_WORD	bfd/vax1knetbsd.c	21;"	d	file:
BYTES_IN_WORD	bfd/vaxnetbsd.c	21;"	d	file:
BYTES_IN_WORD	include/aout/aout64.h	24;"	d
BYTES_TO_EXP_ELEM	gdb/expression.h	94;"	d
BYTETOBUS	sim/arm/armemu.h	419;"	d
BYTEUNPACK	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define BYTEUNPACK(n) \\$/;"	d
BYTEWIDTH	libiberty/regex.c	396;"	d	file:
BYTE_INFO_LEN	opcodes/z8kgen.c	26;"	d	file:
BYTE_OPERATION	include/opcode/msp430.h	40;"	d
BYTE_ORDER	sim/ppc/sim-endian.h	103;"	d
BY_HAND	gdb/copyright.py	/^BY_HAND = ($/;"	v
BZ16_REG	bfd/elfxx-mips.c	13173;"	d	file:
BZ16_REG_FIELD	bfd/elfxx-mips.c	13174;"	d	file:
BZC32_REG_FIELD	bfd/elfxx-mips.c	13145;"	d	file:
BZ_REGNUM	gdb/cris-tdep.c	/^  BZ_REGNUM   = 16,$/;"	e	enum:cris_regnums	file:
B_16	opcodes/s390-opc.c	145;"	d	file:
B_32	opcodes/s390-opc.c	147;"	d	file:
B_B	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum B { B_B };$/;"	e	enum:foo::B	file:
B_BACC	include/opcode/tic54x.h	132;"	d
B_BAND	sim/sh/interp.c	/^  B_BAND = 4,$/;"	e	enum:__anon485	file:
B_BANDNOT	sim/sh/interp.c	/^  B_BANDNOT = 12,$/;"	e	enum:__anon485	file:
B_BCLR	sim/sh/interp.c	/^  B_BCLR = 0,$/;"	e	enum:__anon485	file:
B_BLD	sim/sh/interp.c	/^  B_BLD  = 3,$/;"	e	enum:__anon485	file:
B_BLDNOT	sim/sh/interp.c	/^  B_BLDNOT = 11,$/;"	e	enum:__anon485	file:
B_BOR	sim/sh/interp.c	/^  B_BOR  = 5,$/;"	e	enum:__anon485	file:
B_BORNOT	sim/sh/interp.c	/^  B_BORNOT = 13,$/;"	e	enum:__anon485	file:
B_BRANCH	include/opcode/tic54x.h	130;"	d
B_BSET	sim/sh/interp.c	/^  B_BSET = 1,$/;"	e	enum:__anon485	file:
B_BST	sim/sh/interp.c	/^  B_BST  = 2,$/;"	e	enum:__anon485	file:
B_BXOR	sim/sh/interp.c	/^  B_BXOR = 6,$/;"	e	enum:__anon485	file:
B_BYTES	gdb/gdbtypes.h	82;"	d
B_CLASS_INSN	include/opcode/tic4x.h	413;"	d
B_CLR	gdb/gdbtypes.h	79;"	d
B_CLRALL	gdb/gdbtypes.h	83;"	d
B_DOT	bfd/elf64-ppc.c	225;"	d	file:
B_INSN	gdb/rs6000-tdep.c	798;"	d	file:
B_MASK	opcodes/ppc-opc.c	2692;"	d	file:
B_NEXT	include/opcode/tic54x.h	129;"	d
B_REGISTER_SIZE	gdb/aarch64-tdep.h	42;"	d
B_REGNUM	sim/m68hc11/sim-main.h	72;"	d
B_REPEAT	include/opcode/tic54x.h	133;"	d
B_RET	include/opcode/tic54x.h	131;"	d
B_SET	gdb/gdbtypes.h	78;"	d
B_SRAM_BASE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define B_SRAM_BASE  		 SR_BASE + 0x100000$/;"	d
B_SRAM_SIZE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define B_SRAM_SIZE 		0x4000$/;"	d
B_TST	gdb/gdbtypes.h	80;"	d
B_TYPE	gdb/gdbtypes.h	81;"	d
B_indexoper	gdb/testsuite/gdb.python/py-xmethods.py	/^def B_indexoper(obj, index):$/;"	f
B_xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^int BBB::B_xyzq (int x)$/;"	f	class:BBB
BackTrace	gdb/testsuite/gdb.perf/backtrace.py	/^class BackTrace (perftest.TestCaseWithBasicMeasurements):$/;"	c
Bad	bfd/bfd.c	/^    Bad,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
BadChildrenContainerPrinter1	gdb/testsuite/gdb.python/py-bad-printers.py	/^class BadChildrenContainerPrinter1(object):$/;"	c
BadChildrenContainerPrinter2	gdb/testsuite/gdb.python/py-bad-printers.py	/^class BadChildrenContainerPrinter2(object):$/;"	c
BadOp	opcodes/i386-dis.c	/^BadOp (void)$/;"	f	file:
Bad_Opcode	opcodes/i386-dis.c	246;"	d	file:
Bank	sim/arm/armdefs.h	/^  ARMword Bank;			\/* the current register bank *\/$/;"	m	struct:ARMul_State
Bar	gdb/testsuite/gdb.cp/anon-union.cc	/^union Bar {$/;"	u	file:
Bar	gdb/testsuite/gdb.cp/classes.cc	/^  Bar (int i, int j, int k) : Base1 (10*k), Foo (i, j) { z = k; }$/;"	f	class:Bar
Bar	gdb/testsuite/gdb.cp/classes.cc	/^class Bar : public Base1, public Foo {$/;"	c	file:
Bar	gdb/testsuite/gdb.cp/misc.cc	/^  Bar (int i, int j, int k) : Base1 (10*k), Foo (i, j) { z = k; }$/;"	f	class:Bar
Bar	gdb/testsuite/gdb.cp/misc.cc	/^class Bar : public Base1, public Foo {$/;"	c	file:
Bar	gdb/testsuite/gdb.cp/templates.cc	/^class Bar {$/;"	c	file:
Bar	gdb/testsuite/gdb.go/methods.go	/^func (t *T) Bar () {$/;"	f
Barrier	gdb/testsuite/gdb.base/examine-backward.c	/^const char Barrier[] = {$/;"	v
Base	gdb/testsuite/gdb.cp/derivation.cc	/^  struct Base { typedef int value_type; };$/;"	s	namespace:N	file:
Base	gdb/testsuite/gdb.cp/destrprint.cc	/^  Base() : x(0), y(1)$/;"	f	class:Base
Base	gdb/testsuite/gdb.cp/destrprint.cc	/^class Base$/;"	c	file:
Base	gdb/testsuite/gdb.cp/mb-ctor.cc	/^Base::Base(int k)$/;"	f	class:Base
Base	gdb/testsuite/gdb.cp/mb-ctor.cc	/^class Base $/;"	c	file:
Base	gdb/testsuite/gdb.cp/member-ptr.cc	/^class Base$/;"	c	file:
Base	gdb/testsuite/gdb.cp/pr9594.cc	/^class Base$/;"	c	file:
Base	gdb/testsuite/gdb.cp/ptype-flags.cc	/^class Base$/;"	c	file:
Base	gdb/testsuite/gdb.cp/temargs.cc	/^struct Base$/;"	s	file:
Base	gdb/testsuite/gdb.cp/typeid.cc	/^struct Base$/;"	s	file:
Base	gdb/testsuite/gdb.cp/virtbase.cc	/^    Base(void) { x = 2; };$/;"	f	class:mc::Base
Base	gdb/testsuite/gdb.cp/virtbase.cc	/^  class Base {$/;"	c	namespace:mc	file:
Base	gdb/testsuite/gdb.guile/scm-value.c	/^struct Base {$/;"	s	file:
Base	gdb/testsuite/gdb.guile/scm-value.c	/^struct Derived : public Base {$/;"	s	file:
Base	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    Base() : A(1) {}$/;"	f	struct:Base
Base	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^struct Base {$/;"	s	file:
Base	gdb/testsuite/gdb.python/py-value.c	/^struct Base {$/;"	s	file:
Base	gdb/testsuite/gdb.python/py-value.c	/^struct Derived : public Base {$/;"	s	file:
Base	gdb/testsuite/gdb.trace/unavailable.cc	/^  Base(void) { x = 2; };$/;"	f	class:Base
Base	gdb/testsuite/gdb.trace/unavailable.cc	/^class Base$/;"	c	file:
Base	sim/arm/armdefs.h	/^  ARMword Base;			\/* extra hand for base writeback *\/$/;"	m	struct:ARMul_State
Base1	gdb/testsuite/gdb.cp/classes.cc	/^  Base1(int i) { x = i; }$/;"	f	class:Base1
Base1	gdb/testsuite/gdb.cp/classes.cc	/^class Base1 {$/;"	c	file:
Base1	gdb/testsuite/gdb.cp/misc.cc	/^  Base1(int i) { x = i; }$/;"	f	class:Base1
Base1	gdb/testsuite/gdb.cp/misc.cc	/^class Base1 {$/;"	c	file:
Base1	gdb/testsuite/gdb.cp/rtti1.cc	/^  class Base1 {$/;"	c	namespace:n1	file:
Base1	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct Base1$/;"	s	file:
Base2	gdb/testsuite/gdb.cp/rtti.h	/^  class Base2 {$/;"	c	namespace:n2
Base2	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct Base2$/;"	s	file:
BaseIndex	opcodes/i386-opc.h	/^  BaseIndex,$/;"	e	enum:__anon68
BaseOfCode	include/coff/internal.h	/^  bfd_vma BaseOfCode;$/;"	m	struct:internal_extra_pe_aouthdr
BaseOfData	include/coff/internal.h	/^  bfd_vma BaseOfData;$/;"	m	struct:internal_extra_pe_aouthdr
BasicType	gdb/d-exp.y	/^BasicType:$/;"	l
BasicType2	gdb/d-exp.y	/^BasicType2:$/;"	l
Baz	gdb/testsuite/gdb.cp/templates.cc	/^class Baz {$/;"	c	file:
BeginCountPerfCounter	zlib/contrib/testzlib/testzlib.c	/^void BeginCountPerfCounter(LARGE_INTEGER * pbeginTime64,BOOL fComputeTimeQueryPerf)$/;"	f
BeginCountRdtsc	zlib/contrib/testzlib/testzlib.c	/^void BeginCountRdtsc(LARGE_INTEGER * pbeginTime64)$/;"	f
BeginUserCode	sim/testsuite/sim/bfin/c_except_illopcode.S	/^BeginUserCode:$/;"	l
BeginUserCode	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^BeginUserCode:$/;"	l
Best	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        Best = 9,$/;"	e	enum:DotZLib.CompressLevel	file:
BigEndianCPU	sim/mips/sim-main.h	609;"	d
BigEndianMem	sim/mips/sim-main.h	595;"	d
Bint	gdb/testsuite/gdb.cp/impl-this.cc	/^typedef B<int> Bint;$/;"	t	file:
Block	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
BlockPutGet	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void BlockPutGet()$/;"	m	class:DotZLibTests.CircBufferTests
Bqual	sim/arm/iwmmxt.c	124;"	d	file:
BranchDest	gdb/arch/arm.h	111;"	d
BranchStorage	sim/testsuite/sim/bfin/viterbi2.s	/^BranchStorage:$/;"	l
BreakPoint	sim/mips/sim-main.h	/^  BreakPoint              = 9,$/;"	e	enum:ExceptionCause
Broadcast	opcodes/i386-opc.h	/^  Broadcast,$/;"	e	enum:__anon67
Bt	gdb/testsuite/gdb.python/py-xmethods.cc	/^typedef B Bt;$/;"	t	namespace:dop	file:
Btd	gdb/testsuite/gdb.python/py-value-cc.cc	/^typedef B Btd;$/;"	t	file:
Btt	gdb/testsuite/gdb.python/py-xmethods.cc	/^typedef Bt Btt;$/;"	t	namespace:dop	file:
Buf_size	zlib/deflate.h	51;"	d
ByAnyOtherName	gdb/testsuite/gdb.cp/classes.cc	/^typedef Foo ByAnyOtherName;$/;"	t	file:
Byte	libdecnumber/decNumberLocal.h	87;"	d
Byte	opcodes/i386-opc.h	/^  Byte,$/;"	e	enum:__anon68
Byte	zlib/zconf.h	/^typedef unsigned char  Byte;  \/* 8 bits *\/$/;"	t
Byte	zlib/zconf.h	141;"	d
Bytef	zlib/zconf.h	/^   typedef Byte  FAR Bytef;$/;"	t
Bytef	zlib/zconf.h	142;"	d
Bytef	zlib/zconf.h	398;"	d
C	gdb/testsuite/gdb.cp/anon-struct.cc	/^  C() {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/anon-struct.cc	/^class C {$/;"	c	file:
C	gdb/testsuite/gdb.cp/baseenum.cc	/^  class C : public B1, public B2$/;"	c	namespace:N	file:
C	gdb/testsuite/gdb.cp/baseenum.cc	/^class C : public B1, public B2$/;"	c	file:
C	gdb/testsuite/gdb.cp/chained-calls.cc	/^C::C ()$/;"	f	class:C
C	gdb/testsuite/gdb.cp/chained-calls.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/class2.cc	/^struct C : public B$/;"	s	file:
C	gdb/testsuite/gdb.cp/classes.cc	/^class C : public A {$/;"	c	file:
C	gdb/testsuite/gdb.cp/cpsizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
C	gdb/testsuite/gdb.cp/derivation.cc	/^    C()$/;"	f	class:C
C	gdb/testsuite/gdb.cp/derivation.cc	/^class C {$/;"	c	file:
C	gdb/testsuite/gdb.cp/filename.cc	/^  C() {$/;"	f	class:C
C	gdb/testsuite/gdb.cp/filename.cc	/^class C {$/;"	c	file:
C	gdb/testsuite/gdb.cp/hang.H	/^struct C$/;"	s
C	gdb/testsuite/gdb.cp/impl-this.cc	/^  C () : i (3), c (30), common (300) {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/impl-this.cc	/^class C : public virtual A<int>$/;"	c	file:
C	gdb/testsuite/gdb.cp/koenig.cc	/^  class C$/;"	c	namespace:A	file:
C	gdb/testsuite/gdb.cp/koenig.cc	/^  class C{};$/;"	c	namespace:J	file:
C	gdb/testsuite/gdb.cp/m-data.cc	/^  C (int x) : shadow (x) {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/m-data.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/member-name.cc	/^  C ()$/;"	f	struct:C
C	gdb/testsuite/gdb.cp/member-name.cc	/^struct C : public B$/;"	s	file:
C	gdb/testsuite/gdb.cp/minsym-fallback.h	/^class C$/;"	c
C	gdb/testsuite/gdb.cp/misc.cc	/^class C : public A {$/;"	c	file:
C	gdb/testsuite/gdb.cp/namespace-nested-import.cc	/^    namespace C{$/;"	n	namespace:A::B	file:
C	gdb/testsuite/gdb.cp/namespace.cc	/^  namespace C$/;"	n	namespace:C	file:
C	gdb/testsuite/gdb.cp/namespace.cc	/^namespace C$/;"	n	file:
C	gdb/testsuite/gdb.cp/namespace1.cc	/^namespace C$/;"	n	file:
C	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/noparam.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/nsnested.cc	/^namespace C$/;"	n	file:
C	gdb/testsuite/gdb.cp/nsnoimports.cc	/^    namespace C{$/;"	n	namespace:A::B	file:
C	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace C$/;"	n	file:
C	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace C{ int x; }$/;"	n	file:
C	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace C$/;"	n	file:
C	gdb/testsuite/gdb.cp/operator.cc	/^  class C$/;"	c	namespace:B	file:
C	gdb/testsuite/gdb.cp/oranking.cc	/^class C: public B {};$/;"	c	file:
C	gdb/testsuite/gdb.cp/overload.cc	/^class C: public B {};$/;"	c	file:
C	gdb/testsuite/gdb.cp/paren-type.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/parse-lang.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/pr-1210.cc	/^class C : public A$/;"	c	file:
C	gdb/testsuite/gdb.cp/pr12028.cc	/^class C: public B {};$/;"	c	file:
C	gdb/testsuite/gdb.cp/re-set-overloaded.cc	/^    C() {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/re-set-overloaded.cc	/^    C(int x) {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/re-set-overloaded.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
C	gdb/testsuite/gdb.cp/smartp.cc	/^class C {$/;"	c	file:
C	gdb/testsuite/gdb.cp/static-print-quit.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/typedef-base.cc	/^struct C : A {$/;"	s	file:
C	gdb/testsuite/gdb.cp/typedef-operator.cc	/^class C$/;"	c	file:
C	gdb/testsuite/gdb.cp/var-tag.cc	/^  C () : E1 (b1) {}$/;"	f	class:C
C	gdb/testsuite/gdb.cp/var-tag.cc	/^class C {$/;"	c	file:
C	gdb/testsuite/gdb.cp/var-tag.cc	/^} C;$/;"	v	typeref:class:C
C	gdb/testsuite/gdb.cp/virtbase.cc	/^struct C {int v; C() {v=11;};};$/;"	f	struct:C
C	gdb/testsuite/gdb.cp/virtbase.cc	/^struct C {int v; C() {v=11;};};$/;"	s	file:
C	gdb/testsuite/gdb.cp/virtfunc.cc	/^class C : public virtual V$/;"	c	file:
C	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct C { int i; int j; int q; };$/;"	s	file:
C	gdb/testsuite/gdb.guile/scm-type.c	/^struct C$/;"	s	file:
C	gdb/testsuite/gdb.guile/scm-type.c	/^struct D : C$/;"	s	file:
C	gdb/testsuite/gdb.guile/types-module.cc	/^enum enum_type { A, B, C };$/;"	e	enum:enum_type	file:
C	gdb/testsuite/gdb.mi/gdb792.cc	/^		C()$/;"	f	class:C
C	gdb/testsuite/gdb.mi/gdb792.cc	/^class C : public A$/;"	c	file:
C	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^		C()$/;"	f	class:C
C	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^class C : public A$/;"	c	file:
C	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int C;$/;"	m	struct:Derived	file:
C	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int C;$/;"	m	struct:MultipleDerived	file:
C	gdb/testsuite/gdb.python/lib-types.cc	/^enum enum1 { A, B, C };$/;"	e	enum:enum1	file:
C	gdb/testsuite/gdb.python/py-type.c	/^struct C$/;"	s	file:
C	gdb/testsuite/gdb.python/py-type.c	/^struct D : C$/;"	s	file:
C	include/md5.h	/^  md5_uint32 C;$/;"	m	struct:md5_ctx
C	include/sha1.h	/^  sha1_uint32 C;$/;"	m	struct:sha1_ctx
C	libiberty/safe-ctype.c	148;"	d	file:
C	opcodes/mmix-opc.c	80;"	d	file:
C	opcodes/ppc-opc.c	2780;"	d	file:
C	sim/aarch64/cpustate.h	/^  C = 1 << C_IDX,$/;"	e	enum:FlagMask
C	sim/h8300/compile.c	445;"	d	file:
C0	opcodes/aarch64-opc.c	3653;"	d	file:
C0	opcodes/aarch64-opc.c	4470;"	d	file:
C0_ARGS	gdb/xtensa-tdep.c	939;"	d	file:
C0_CLESV	gdb/xtensa-tdep.c	935;"	d	file:
C0_CONFIG	sim/mips/sim-main.h	408;"	d
C0_CONST	gdb/xtensa-tdep.c	949;"	d	file:
C0_FP	gdb/xtensa-tdep.c	937;"	d	file:
C0_INEXP	gdb/xtensa-tdep.c	950;"	d	file:
C0_MAXOPDS	gdb/xtensa-tdep.c	933;"	d	file:
C0_NARGS	gdb/xtensa-tdep.c	940;"	d	file:
C0_NOSTK	gdb/xtensa-tdep.c	951;"	d	file:
C0_NREGS	gdb/arch/xtensa.h	46;"	d
C0_RA	gdb/xtensa-tdep.c	938;"	d	file:
C0_SP	gdb/xtensa-tdep.c	936;"	d	file:
C1	gdb/testsuite/gdb.cp/breakpoint.cc	/^  C1(int i) : i_(i) {}$/;"	f	class:C1
C1	gdb/testsuite/gdb.cp/breakpoint.cc	/^class C1 {$/;"	c	file:
C1	gdb/testsuite/gdb.cp/rtti1.cc	/^  class C1: public Base1 {$/;"	c	namespace:n1	file:
C1	gdb/testsuite/gdb.cp/var-tag.cc	/^  struct C1 {} C1;$/;"	m	class:C	typeref:struct:C::C1	file:
C1	gdb/testsuite/gdb.cp/var-tag.cc	/^  struct C1 {} C1;$/;"	s	class:C	file:
C1	opcodes/aarch64-opc.c	3654;"	d	file:
C1	opcodes/aarch64-opc.c	4471;"	d	file:
C1	opcodes/ia64-opc.h	48;"	d
C10	gdb/testsuite/gdb.cp/nested-types.cc	/^  enum E10 {A10, B10, C10};$/;"	e	enum:S10::E10	file:
C10	opcodes/aarch64-opc.c	3663;"	d	file:
C10	opcodes/aarch64-opc.c	4480;"	d	file:
C11	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E11 {A11, B11, C11};$/;"	e	enum:S10::S11::E11	file:
C11	opcodes/aarch64-opc.c	3664;"	d	file:
C11	opcodes/aarch64-opc.c	4481;"	d	file:
C12	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E12 {A12, B12, C12};$/;"	e	enum:S10::S11::S12::E12	file:
C12	opcodes/aarch64-opc.c	3665;"	d	file:
C12	opcodes/aarch64-opc.c	4482;"	d	file:
C13	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E13 {A13, B13, C13};$/;"	e	enum:S10::S11::S12::S13::E13	file:
C13	opcodes/aarch64-opc.c	3666;"	d	file:
C13	opcodes/aarch64-opc.c	4483;"	d	file:
C14	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E14 {A14, B14, C14};$/;"	e	enum:S10::S11::S12::S13::S14::E14	file:
C14	opcodes/aarch64-opc.c	3667;"	d	file:
C14	opcodes/aarch64-opc.c	4484;"	d	file:
C15	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E15 {A15, B15, C15};$/;"	e	enum:S10::S11::S12::S13::S14::S15::E15	file:
C15	opcodes/aarch64-opc.c	3668;"	d	file:
C15	opcodes/aarch64-opc.c	4485;"	d	file:
C16	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E16 {A16, B16, C16};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::E16	file:
C16	opcodes/ia64-opc.h	50;"	d
C17	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E17 {A17, B17, C17};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::E17	file:
C18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E18 {A18, B18, C18};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::E18	file:
C19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E19 {A19, B19, C19};$/;"	e	enum:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19::E19	file:
C2	gdb/testsuite/gdb.cp/anon-struct.cc	/^    C2() {}$/;"	f	class:X::C2
C2	gdb/testsuite/gdb.cp/anon-struct.cc	/^  class C2 {$/;"	c	namespace:X	file:
C2	gdb/testsuite/gdb.cp/rtti.h	/^  class C2: public Base2 {$/;"	c	namespace:n2
C2	gdb/testsuite/gdb.cp/smartp.cc	/^class C2 {$/;"	c	file:
C2	opcodes/aarch64-opc.c	3655;"	d	file:
C2	opcodes/aarch64-opc.c	4472;"	d	file:
C21	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E21 {A21, B21, C21};$/;"	e	enum:S10::S21::E21	file:
C22	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E22 {A22, B22, C22};$/;"	e	enum:S10::S21::S22::E22	file:
C23	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E23 {A23, B23, C23};$/;"	e	enum:S10::S21::S22::S23::E23	file:
C24	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E24 {A24, B24, C24};$/;"	e	enum:S10::S21::S22::S23::S24::E24	file:
C25	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E25 {A25, B25, C25};$/;"	e	enum:S10::S21::S22::S23::S24::S25::E25	file:
C26	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E26 {A26, B26, C26};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::E26	file:
C27	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E27 {A27, B27, C27};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::E27	file:
C28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E28 {A28, B28, C28};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::E28	file:
C29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E29 {A29, B29, C29};$/;"	e	enum:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29::E29	file:
C3	gdb/testsuite/gdb.cp/anon-struct.cc	/^class C3 {$/;"	c	file:
C3	gdb/testsuite/gdb.cp/rtti.h	/^    class C3 : public C2 {$/;"	c	namespace:n2::n3
C3	opcodes/aarch64-opc.c	3656;"	d	file:
C3	opcodes/aarch64-opc.c	4473;"	d	file:
C31	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E31 {A31, B31, C31};$/;"	e	enum:S10::S31::E31	file:
C32	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E32 {A32, B32, C32};$/;"	e	enum:S10::S31::S32::E32	file:
C33	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E33 {A33, B33, C33};$/;"	e	enum:S10::S31::S32::S33::E33	file:
C34	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E34 {A34, B34, C34};$/;"	e	enum:S10::S31::S32::S33::S34::E34	file:
C35	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E35 {A35, B35, C35};$/;"	e	enum:S10::S31::S32::S33::S34::S35::E35	file:
C36	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E36 {A36, B36, C36};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::E36	file:
C37	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E37 {A37, B37, C37};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::E37	file:
C38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E38 {A38, B38, C38};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::E38	file:
C39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E39 {A39, B39, C39};$/;"	e	enum:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39::E39	file:
C4	opcodes/aarch64-opc.c	3657;"	d	file:
C4	opcodes/aarch64-opc.c	4474;"	d	file:
C41	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E41 {A41, B41, C41};$/;"	e	enum:S10::S41::E41	file:
C42	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E42 {A42, B42, C42};$/;"	e	enum:S10::S41::S42::E42	file:
C43	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E43 {A43, B43, C43};$/;"	e	enum:S10::S41::S42::S43::E43	file:
C44	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E44 {A44, B44, C44};$/;"	e	enum:S10::S41::S42::S43::S44::E44	file:
C45	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E45 {A45, B45, C45};$/;"	e	enum:S10::S41::S42::S43::S44::S45::E45	file:
C46	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E46 {A46, B46, C46};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::E46	file:
C47	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E47 {A47, B47, C47};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::E47	file:
C48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E48 {A48, B48, C48};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::E48	file:
C49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E49 {A49, B49, C49};$/;"	e	enum:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49::E49	file:
C5	opcodes/aarch64-opc.c	3658;"	d	file:
C5	opcodes/aarch64-opc.c	4475;"	d	file:
C51	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E51 {A51, B51, C51};$/;"	e	enum:S10::S51::E51	file:
C52	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E52 {A52, B52, C52};$/;"	e	enum:S10::S51::S52::E52	file:
C53	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E53 {A53, B53, C53};$/;"	e	enum:S10::S51::S52::S53::E53	file:
C54	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E54 {A54, B54, C54};$/;"	e	enum:S10::S51::S52::S53::S54::E54	file:
C55	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E55 {A55, B55, C55};$/;"	e	enum:S10::S51::S52::S53::S54::S55::E55	file:
C56	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E56 {A56, B56, C56};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::E56	file:
C57	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E57 {A57, B57, C57};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::E57	file:
C58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E58 {A58, B58, C58};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::E58	file:
C59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E59 {A59, B59, C59};$/;"	e	enum:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59::E59	file:
C6	opcodes/aarch64-opc.c	3659;"	d	file:
C6	opcodes/aarch64-opc.c	4476;"	d	file:
C6XABI_Tag_ISA_C62X	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C62X = 1,$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_C64X	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C64X = 6,$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_C64XP	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C64XP = 7,$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_C674X	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C674X = 8$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_C67X	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C67X = 3,$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_C67XP	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_C67XP = 4,$/;"	e	enum:__anon1491
C6XABI_Tag_ISA_none	include/elf/tic6x.h	/^    C6XABI_Tag_ISA_none = 0,$/;"	e	enum:__anon1491
C6X_C6XP	gdb/arch/tic6x.h	/^  C6X_C6XP,$/;"	e	enum:c6x_feature
C6X_CORE	gdb/arch/tic6x.h	/^  C6X_CORE,$/;"	e	enum:c6x_feature
C6X_GP	gdb/arch/tic6x.h	/^  C6X_GP,$/;"	e	enum:c6x_feature
C6X_LAST	gdb/arch/tic6x.h	/^  C6X_LAST,$/;"	e	enum:c6x_feature
C7	opcodes/aarch64-opc.c	3660;"	d	file:
C7	opcodes/aarch64-opc.c	4477;"	d	file:
C8	opcodes/aarch64-opc.c	3661;"	d	file:
C8	opcodes/aarch64-opc.c	4478;"	d	file:
C8	opcodes/ia64-opc.h	49;"	d
C9	opcodes/aarch64-opc.c	3662;"	d	file:
C9	opcodes/aarch64-opc.c	4479;"	d	file:
CACHEOP	opcodes/v850-opc.c	1282;"	d	file:
CACHE_ADDRESS_TAG	sim/frv/cache.h	188;"	d
CACHE_H	sim/frv/cache.h	21;"	d
CACHE_INITIALIZED	sim/frv/cache.h	215;"	d
CACHE_NORMAL	bfd/cache.c	/^  CACHE_NORMAL = 0,$/;"	e	enum:cache_flag	file:
CACHE_NO_OPEN	bfd/cache.c	/^  CACHE_NO_OPEN = 1,$/;"	e	enum:cache_flag	file:
CACHE_NO_SEEK	bfd/cache.c	/^  CACHE_NO_SEEK = 2,$/;"	e	enum:cache_flag	file:
CACHE_NO_SEEK_ERROR	bfd/cache.c	/^  CACHE_NO_SEEK_ERROR = 4$/;"	e	enum:cache_flag	file:
CACHE_QUEUE_ELEMENT	sim/frv/profile.c	/^} CACHE_QUEUE_ELEMENT;$/;"	t	typeref:struct:__anon245	file:
CACHE_QUEUE_SIZE	sim/frv/profile.c	148;"	d	file:
CACHE_RETURN_DATA	sim/frv/cache.h	202;"	d
CACHE_RETURN_DATA_ADDRESS	sim/frv/cache.h	206;"	d
CACHE_TAG	sim/frv/cache.h	183;"	d
CACHE_TAG_SET_NUMBER	sim/frv/cache.h	198;"	d
CACHE_TAG_SET_START	sim/frv/cache.h	193;"	d
CALC_ADDEND	bfd/coff-i386.c	380;"	d	file:
CALC_ADDEND	bfd/coff-sh.c	534;"	d	file:
CALC_ADDEND	bfd/coff-tic30.c	148;"	d	file:
CALC_ADDEND	bfd/coff-x86_64.c	490;"	d	file:
CALC_ADDEND	bfd/coff-z80.c	148;"	d	file:
CALC_ADDEND	bfd/coff-z8k.c	164;"	d	file:
CALC_ADDEND	bfd/coffcode.h	4938;"	d
CALL	gdb/linux-thread-db.c	616;"	d	file:
CALL	gdb/linux-thread-db.c	706;"	d	file:
CALL	sim/testsuite/sim/bfin/c_calla_subr.s	/^CALL SUBR;$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^CALL (p1);$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^CALL SUBR2;$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^CALL SUBR3;$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^CALL (p1);$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^CALL SUBR2;$/;"	l
CALL	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^CALL SUBR3;$/;"	l
CALL26_SEGMENT	bfd/elf32-nios2.c	2320;"	d	file:
CALLBACK_H	include/gdb/callback.h	46;"	d
CALLINC	gdb/xtensa-tdep.c	89;"	d	file:
CALLN_SOURCE_OPERAND	bfd/elf32-xtensa.c	4685;"	d	file:
CALLR_REG_MASK	include/opcode/metag.h	2070;"	d
CALL_FP_STUB	bfd/elfxx-mips.c	1014;"	d	file:
CALL_FP_STUB_P	bfd/elfxx-mips.c	1018;"	d	file:
CALL_FUNC	gdb/gnulib/import/at-func.c	144;"	d	file:
CALL_FUNC	gdb/gnulib/import/at-func.c	33;"	d	file:
CALL_FUNC	gdb/gnulib/import/at-func.c	44;"	d	file:
CALL_HOOK	gdb/stubs/i386-stub.c	249;"	d	file:
CALL_LINE	gdb/testsuite/gdb.base/infcall-nested-structs.c	128;"	d	file:
CALL_SEGMENT_BITS	bfd/elf32-xtensa.c	1809;"	d	file:
CALL_SEGMENT_SIZE	bfd/elf32-xtensa.c	1810;"	d	file:
CALL_SITE_PARAMETER_DWARF_REG	gdb/gdbtypes.h	/^  CALL_SITE_PARAMETER_DWARF_REG,$/;"	e	enum:call_site_parameter_kind
CALL_SITE_PARAMETER_FB_OFFSET	gdb/gdbtypes.h	/^  CALL_SITE_PARAMETER_FB_OFFSET,$/;"	e	enum:call_site_parameter_kind
CALL_SITE_PARAMETER_PARAM_OFFSET	gdb/gdbtypes.h	/^  CALL_SITE_PARAMETER_PARAM_OFFSET$/;"	e	enum:call_site_parameter_kind
CALL_STUB	bfd/elfxx-mips.c	1013;"	d	file:
CALL_STUB_P	bfd/elfxx-mips.c	1017;"	d	file:
CALL_UNCHECKED	gdb/linux-thread-db.c	601;"	d	file:
CALL_UNCHECKED	gdb/linux-thread-db.c	704;"	d	file:
CALL_USED	bfd/elf32-nios2.c	1758;"	d	file:
CALLa	include/opcode/bfin.h	/^} CALLa;$/;"	t	typeref:struct:__anon1352
CALLa_S_bits	include/opcode/bfin.h	921;"	d
CALLa_S_mask	include/opcode/bfin.h	922;"	d
CALLa_addr_bits	include/opcode/bfin.h	919;"	d
CALLa_addr_mask	include/opcode/bfin.h	920;"	d
CALLa_code_bits	include/opcode/bfin.h	923;"	d
CALLa_code_mask	include/opcode/bfin.h	924;"	d
CALLa_opcode	include/opcode/bfin.h	918;"	d
CANCELDELAYSLOT	sim/mips/interp.c	113;"	d	file:
CANNOT_WRITE_PC	gdb/arm-tdep.h	/^  CANNOT_WRITE_PC$/;"	e	enum:pc_write_style
CANONDPD	libdecnumber/decNumberLocal.h	423;"	d
CANONDPDOFF	libdecnumber/decNumberLocal.h	425;"	d
CANONDPDTWO	libdecnumber/decNumberLocal.h	429;"	d
CANON_ELEMENT	gdb/gnulib/import/str-two-way.h	449;"	d
CANON_ELEMENT	gdb/gnulib/import/str-two-way.h	75;"	d
CANT_FORK	gdb/common/host-defs.h	44;"	d
CAPTURE	sim/m68hc11/dv-m68hc11.c	/^  CAPTURE$/;"	e	enum:__anon524	file:
CAPTURE	sim/m68hc11/dv-m68hc11tim.c	/^  CAPTURE$/;"	e	enum:__anon522	file:
CAR0_CR	sim/cr16/cr16_sim.h	/^  CAR0_CR = 5,$/;"	e	enum:__anon515
CAR1_CR	sim/cr16/cr16_sim.h	/^  CAR1_CR = 7,$/;"	e	enum:__anon515
CARRY	sim/microblaze/microblaze.h	71;"	d
CARRYPAT	libdecnumber/decBasic.c	1137;"	d	file:
CARRY_BORROW_RESULT	sim/testsuite/common/alu-n-tst.h	252;"	d
CARRY_BORROW_RESULT	sim/testsuite/common/alu-n-tst.h	25;"	d
CARRY_LEFT	gdb/valprint.c	1651;"	d	file:
CARRY_MASK	sim/microblaze/microblaze.h	80;"	d
CARRY_ONE	gdb/valprint.c	1476;"	d	file:
CARRY_OUT	gdb/valprint.c	1650;"	d	file:
CARRY_ZERO	gdb/valprint.c	1470;"	d	file:
CASE	gdb/gdbserver/lynx-low.c	113;"	d	file:
CASE	gdb/gdbserver/lynx-low.c	184;"	d	file:
CASE	gdb/target.c	850;"	d	file:
CASE	gdb/target.c	858;"	d	file:
CASE	sim/common/cgen-defs.h	129;"	d
CASE	sim/common/cgen-defs.h	135;"	d
CASESENSITIVITY	zlib/contrib/minizip/miniunz.c	60;"	d	file:
CASESENSITIVITYDEFAULTVALUE	zlib/contrib/minizip/unzip.c	372;"	d	file:
CASESENSITIVITYDEFAULTVALUE	zlib/contrib/minizip/unzip.c	374;"	d	file:
CASESENSITIVITYDEFAULT_NO	zlib/contrib/minizip/unzip.c	98;"	d	file:
CAST_IS_CONVERSION	gdb/language.h	522;"	d
CATCH	gdb/common/common-exceptions.h	205;"	d
CATCH	gdb/common/common-exceptions.h	254;"	d
CATCH	gdb/common/common-exceptions.h	269;"	d
CATCHER_ABORTING	gdb/common/common-exceptions.c	/^  CATCHER_ABORTING$/;"	e	enum:catcher_state	file:
CATCHER_CREATED	gdb/common/common-exceptions.c	/^  CATCHER_CREATED,$/;"	e	enum:catcher_state	file:
CATCHER_RUNNING	gdb/common/common-exceptions.c	/^  CATCHER_RUNNING,$/;"	e	enum:catcher_state	file:
CATCHER_RUNNING_1	gdb/common/common-exceptions.c	/^  CATCHER_RUNNING_1,$/;"	e	enum:catcher_state	file:
CATCH_ITER	gdb/common/common-exceptions.c	/^  CATCH_ITER,$/;"	e	enum:catcher_action	file:
CATCH_ITER_1	gdb/common/common-exceptions.c	/^  CATCH_ITER_1,$/;"	e	enum:catcher_action	file:
CATCH_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	131;"	d
CATCH_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	185;"	d
CATCH_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	214;"	d
CATCH_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	85;"	d
CATCH_PERMANENT	gdb/breakpoint.h	1314;"	d
CATCH_SJLJ	gdb/common/common-exceptions.h	191;"	d
CATCH_TEMPORARY	gdb/breakpoint.h	1315;"	d
CATCH_THROWING	gdb/common/common-exceptions.c	/^  CATCH_THROWING$/;"	e	enum:catcher_action	file:
CAUSE	gdb/mips-linux-tdep.h	33;"	d
CAUSE	sim/mips/sim-main.h	339;"	d
CAUSE_BREAKPOINT	include/opcode/riscv-opc.h	821;"	d
CAUSE_FAULT_FETCH	include/opcode/riscv-opc.h	819;"	d
CAUSE_FAULT_LOAD	include/opcode/riscv-opc.h	823;"	d
CAUSE_FAULT_STORE	include/opcode/riscv-opc.h	825;"	d
CAUSE_HYPERVISOR_ECALL	include/opcode/riscv-opc.h	828;"	d
CAUSE_ILLEGAL_INSTRUCTION	include/opcode/riscv-opc.h	820;"	d
CAUSE_MACHINE_ECALL	include/opcode/riscv-opc.h	829;"	d
CAUSE_MISALIGNED_FETCH	include/opcode/riscv-opc.h	818;"	d
CAUSE_MISALIGNED_LOAD	include/opcode/riscv-opc.h	822;"	d
CAUSE_MISALIGNED_STORE	include/opcode/riscv-opc.h	824;"	d
CAUSE_SUPERVISOR_ECALL	include/opcode/riscv-opc.h	827;"	d
CAUSE_USER_ECALL	include/opcode/riscv-opc.h	826;"	d
CB	gdb/m32c-tdep.c	771;"	d	file:
CBCOND	opcodes/sparc-opc.c	187;"	d	file:
CBCOND_XCC	opcodes/sparc-opc.c	239;"	d	file:
CBD	opcodes/micromips-opc.c	200;"	d	file:
CBD	opcodes/mips-opc.c	222;"	d	file:
CBEQ	opcodes/ppc-opc.c	3442;"	d	file:
CBGT	opcodes/ppc-opc.c	3441;"	d	file:
CBIT	sim/arm/armemu.h	50;"	d
CBL	opcodes/mips-opc.c	225;"	d	file:
CBLT	opcodes/ppc-opc.c	3440;"	d	file:
CBNZ	gdb/arch/aarch64-insn.h	/^  CBNZ            = 0x21000000 | B,$/;"	e	enum:aarch64_opcodes
CBR	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
CBR	opcodes/micromips-opc.c	221;"	d	file:
CBR	opcodes/mips16-opc.c	196;"	d	file:
CBR	opcodes/sparc-opc.c	1625;"	d	file:
CBR	opcodes/sparc-opc.c	1703;"	d	file:
CBR_REGNUM	gdb/m32r-tdep.h	/^  CBR_REGNUM = 17,$/;"	e	enum:m32r_regnum
CBR_REGNUM	sim/m32r/m32r-sim.h	25;"	d
CBSIZE	gdb/ser-go32.c	136;"	d	file:
CBSO	opcodes/ppc-opc.c	3443;"	d	file:
CBZ	gdb/arch/aarch64-insn.h	/^  CBZ             = 0x20000000 | B,$/;"	e	enum:aarch64_opcodes
CB_RC	include/gdb/callback.h	/^} CB_RC;$/;"	t	typeref:enum:__anon1629
CB_RC_ACCESS	include/gdb/callback.h	/^  CB_RC_ACCESS,$/;"	e	enum:__anon1629
CB_RC_ERR	include/gdb/callback.h	/^  CB_RC_ERR,$/;"	e	enum:__anon1629
CB_RC_NO_MEM	include/gdb/callback.h	/^  CB_RC_NO_MEM$/;"	e	enum:__anon1629
CB_RC_OK	include/gdb/callback.h	/^  CB_RC_OK = 0,$/;"	e	enum:__anon1629
CB_SYSCALL	include/gdb/callback.h	/^} CB_SYSCALL;$/;"	t	typeref:struct:cb_syscall
CB_SYSCALL_INIT	include/gdb/callback.h	285;"	d
CB_SYSCALL_MAGIC	include/gdb/callback.h	281;"	d
CB_SYS__llseek	sim/bfin/interp.c	56;"	d	file:
CB_SYS_access	sim/bfin/interp.c	63;"	d	file:
CB_SYS_argc	include/gdb/callback.h	237;"	d
CB_SYS_argn	include/gdb/callback.h	239;"	d
CB_SYS_argnlen	include/gdb/callback.h	238;"	d
CB_SYS_argv	include/gdb/callback.h	220;"	d
CB_SYS_argvlen	include/gdb/callback.h	219;"	d
CB_SYS_chdir	include/gdb/callback.h	223;"	d
CB_SYS_chmod	include/gdb/callback.h	225;"	d
CB_SYS_close	include/gdb/callback.h	208;"	d
CB_SYS_dup2	sim/bfin/interp.c	46;"	d	file:
CB_SYS_exit	include/gdb/callback.h	206;"	d
CB_SYS_fstat	include/gdb/callback.h	215;"	d
CB_SYS_fstat64	sim/bfin/interp.c	60;"	d	file:
CB_SYS_ftruncate	include/gdb/callback.h	233;"	d
CB_SYS_ftruncate64	sim/bfin/interp.c	61;"	d	file:
CB_SYS_getcwd	sim/bfin/interp.c	57;"	d	file:
CB_SYS_getgid	sim/bfin/interp.c	49;"	d	file:
CB_SYS_getgid32	sim/bfin/interp.c	50;"	d	file:
CB_SYS_getpid	include/gdb/callback.h	213;"	d
CB_SYS_gettimeofday	sim/bfin/interp.c	62;"	d	file:
CB_SYS_getuid	sim/bfin/interp.c	47;"	d	file:
CB_SYS_getuid32	sim/bfin/interp.c	48;"	d	file:
CB_SYS_ioctl	sim/bfin/interp.c	43;"	d	file:
CB_SYS_kill	include/gdb/callback.h	214;"	d
CB_SYS_lseek	include/gdb/callback.h	211;"	d
CB_SYS_lstat	include/gdb/callback.h	230;"	d
CB_SYS_lstat64	sim/bfin/interp.c	59;"	d	file:
CB_SYS_mmap2	sim/bfin/interp.c	44;"	d	file:
CB_SYS_munmap	sim/bfin/interp.c	45;"	d	file:
CB_SYS_open	include/gdb/callback.h	207;"	d
CB_SYS_pipe	include/gdb/callback.h	234;"	d
CB_SYS_pread	sim/bfin/interp.c	55;"	d	file:
CB_SYS_read	include/gdb/callback.h	209;"	d
CB_SYS_rename	include/gdb/callback.h	231;"	d
CB_SYS_setgid	sim/bfin/interp.c	53;"	d	file:
CB_SYS_setgid32	sim/bfin/interp.c	54;"	d	file:
CB_SYS_setuid	sim/bfin/interp.c	51;"	d	file:
CB_SYS_setuid32	sim/bfin/interp.c	52;"	d	file:
CB_SYS_stat	include/gdb/callback.h	224;"	d
CB_SYS_stat64	sim/bfin/interp.c	58;"	d	file:
CB_SYS_time	include/gdb/callback.h	227;"	d
CB_SYS_truncate	include/gdb/callback.h	232;"	d
CB_SYS_unlink	include/gdb/callback.h	212;"	d
CB_SYS_utime	include/gdb/callback.h	226;"	d
CB_SYS_write	include/gdb/callback.h	210;"	d
CB_TARGET_DEFS_MAP	include/gdb/callback.h	/^} CB_TARGET_DEFS_MAP;$/;"	t	typeref:struct:__anon1628
CC	gdb/testsuite/gdb.cp/impl-this.cc	/^  CC () : i (30) {}$/;"	f	class:CC
CC	gdb/testsuite/gdb.cp/impl-this.cc	/^class CC : public A<int>$/;"	c	file:
CC	gdb/testsuite/gdb.cp/var-tag.cc	/^class CC {} cc;$/;"	c	file:
CC	opcodes/d30v-opc.c	410;"	d	file:
CC	opcodes/tic80-opc.c	453;"	d	file:
CC	sim/aarch64/decode.h	/^  CC = LO,$/;"	e	enum:CondCode
CC	sim/arm/armemu.h	27;"	d
CC	sim/bfin/linux-fixed-code.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/10436.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/10799.s	/^	CC = R2 <=  0;$/;"	d
CC	sim/testsuite/sim/bfin/11080.s	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  AZ;	R6 = CC; DBGA ( R6.L, 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  VS;	R6 = CC; DBGA ( R6.L, 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  VS;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC =  VS;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a10.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a26.s	/^	CC = R0 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/a26.s	/^	CC = R1 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/a4.s	/^	CC = R0 == R1$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a5.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC =  V;	R5 = CC; DBGA ( R5.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AC0;	R5 = CC; DBGA ( R5.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AN;	R5 = CC; DBGA ( R5.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AZ;	R5 = CC; DBGA ( R5.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a6.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a7.s	/^	CC = ! BITTST( R1 , 1 );$/;"	d
CC	sim/testsuite/sim/bfin/a7.s	/^	CC = BITTST ( R1 , 1 );$/;"	d
CC	sim/testsuite/sim/bfin/a7.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC =  VS;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AV0S;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AV1S;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AZ;	R6 = CC; DBGA (R6.L, 0x1);$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/a9.s	/^	CC = VS;	R6 = CC; DBGA (R6.L, 0x1);$/;"	d
CC	sim/testsuite/sim/bfin/abs-2.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/abs-2.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/abs-2.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/abs-2.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/abs-3.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/abs-3.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/abs-3.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/abs-3.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/abs-4.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/abs-4.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/abs-4.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/abs-4.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/abs.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/abs.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/abs.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/abs.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/acc-rot.s	/^	CC = R2;$/;"	d
CC	sim/testsuite/sim/bfin/acp5_4.s	/^	CC = AZ;	R7 = CC;$/;"	d
CC	sim/testsuite/sim/bfin/b0.S	/^	CC = R0 < R0;$/;"	d
CC	sim/testsuite/sim/bfin/b0.S	/^	CC = R0 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/b1.s	/^	CC = R0 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/b2.S	/^	CC = ! BITTST( R0 , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/b2.S	/^	CC = ! BITTST( R0 , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/b2.S	/^	CC = BITTST ( R0 , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/b2.S	/^	CC = BITTST ( R0 , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/b2.S	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/brcc.s	/^	CC = R5;$/;"	d
CC	sim/testsuite/sim/bfin/brcc.s	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/brevadd.s	/^	CC = R2 == R0$/;"	d
CC	sim/testsuite/sim/bfin/byteop16m.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/byteop16m.s	/^	CC = R5 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/byteop16p.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/byteop16p.s	/^	CC = R5 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/byteop1p.s	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/byteop2p.s	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/byteop3p.s	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/byteunpack.s	/^	CC = R5 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/byteunpack.s	/^	CC = R6 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	CC = R4 < R5;		\/\/ CC FLAG   killed$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	CC = R4 < R5;	\/\/ CC FLAG   killed$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	CC = R4 < R5;	\/\/ CC FLAG   killed$/;"	d
CC	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^	CC = R4 < R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^	CC = ! CC;		\/\/ set cc=1$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	CC = R4 < R5;		\/\/ CC FLAG   killed$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	CC = R4 < R5;		\/\/ CC FLAG   killed$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = R2;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CC = R6;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	CC = AC0;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CC &= AN;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CC = AN;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CC ^= AN;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CC |= AN;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CC &= AQ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CC = AQ;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CC ^= AQ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CC |= AQ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	CC = AV0;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	CC = AV1;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CC &= AZ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CC = AZ;	\/\/$/;"	d
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CC ^= AZ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CC |= AZ;	\/\/$/;"	l
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = ! CC;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = A0 < A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = A0 <= A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = A0 == A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = P5 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = R2 == R3;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = R5 < R1;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = R7 < R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	CC = R7;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = ! CC;			\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = ! CC;		\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R0 < R1;			\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R0 < R1;		\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R0;			\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R0;		\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R1;			\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R1;		\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	CC = R2 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = ! CC;					\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = ! CC;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R0 < R1;					\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R0 < R1;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R0;					\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R0;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R1;					\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R1;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R2 == R3;					\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	CC = R2 == R3;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	CC = ! CC;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	CC = R0 < R1;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	CC = R0;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	CC = R1;	\/\/ cc2dreg$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	CC = R2 == R3;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	CC = ! BITTST( R0 , 4 );	\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	CC = BITTST ( R0 , 4 );		\/\/ cc = 1$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	CC = BITTST ( R1 , 4 );		\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	CC = R0 < R1;			\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	CC = ! BITTST( R0 , 4 );		\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	CC = BITTST ( R0 , 4 );			\/\/ cc = 1$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	CC = BITTST ( R1 , 4 );			\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CC = ! BITTST( R0 , 4 );	\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CC = BITTST ( R1 , 4 );	\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CC = R0 < R1;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	CC = ! BITTST( R0 , 4 );	\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	CC = BITTST ( R0 , 4 );	\/\/ cc = 1$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	CC = BITTST ( R1 , 4 );	\/\/ cc = 0$/;"	d
CC	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	CC = R0 < R1;	\/\/ ccflag$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	CC = A0 < A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	CC = A0 <= A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	CC = A0 == A1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R0 < R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R0 <= R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R0 <= R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R1 < R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R1 <= R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R1 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R2 < R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R2 <= R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R2 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 < R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 < R2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 < R2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 <= R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 <= R2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 <= R2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R3 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R4 < R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R4 <= R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R5 < R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R5 <= R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R5 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R6 < R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R6 <= R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 < R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 < R6;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 <= R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 <= R6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 <= R6;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CC = R7 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R0 < R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R0 <= R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R1 < R3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R1 <= R3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R1 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R2 < R3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R2 <= R3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R2 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 < R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 < R2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 <= R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 <= R2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R3 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R4 < R5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R4 <= R5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R5 < R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R5 <= R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R5 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R6 < R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R6 <= R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 < R5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 < R6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 <= R5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 <= R6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CC = R7 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R0 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R1 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R1 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R1 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 < -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 <= -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R2 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R3 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R3 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R3 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R4 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R5 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R5 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R5 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 < -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 <= -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R6 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R7 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R7 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CC = R7 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 < 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 <= 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R0 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R1 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R1 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R1 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R2 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R3 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R3 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R3 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R4 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R5 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R5 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R5 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 < 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 <= 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R6 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R7 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R7 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CC = R7 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP < -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP <= -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP == -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = FP == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 < -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 < 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 <= -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 <= 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P1 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P2 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 < -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 <= -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 == -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P3 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 < -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 < 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 <= -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 <= 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 == -4;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P4 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == -1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = P5 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP < -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP < -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP < 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP < 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP <= -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP <= -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP <= 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP == -2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP == -3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CC = SP == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = FP < 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = FP < 7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = FP <= 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = FP <= 7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = FP == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 < 0 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 < 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 <= 0 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 <= 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P1 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 < 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 < 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 < 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 <= 1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 <= 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 <= 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P2 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 < 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 < 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 <= 2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 <= 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P3 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 < 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 < 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 <= 3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 <= 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P4 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 < 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 < 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 <= 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 <= 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 <= 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = P5 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP < 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP < 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP < 7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP <= 5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP <= 6 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP <= 7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CC = SP == 3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = FP < SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = FP <= SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = FP == SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P1 < P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P1 <= P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P1 == P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 < P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 < P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 <= P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 <= P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 == P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P2 == P3;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 < P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 < P2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 <= P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 <= P2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 == P1;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P3 == P2;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P4 < P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P4 <= P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P4 == P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P5 < SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P5 <= SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = P5 == SP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = R6 < R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = R6 <= R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP < FP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP < P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP <= FP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP <= P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP == FP;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CC = SP == P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = FP < SP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = FP <= SP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P1 < P3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P1 <= P3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P2 < P1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P2 < P3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P2 <= P1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P2 <= P3 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P3 < P1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P3 < P2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P3 <= P1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P3 <= P2 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P4 < P5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P4 < P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P4 <= P5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P4 <= P5;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P5 < SP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = P5 <= SP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = R6 < R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = R6 <= R7 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = SP < FP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = SP < P5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = SP <= FP (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CC = SP <= P5 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s	/^	CC = ! CC;$/;"	d
CC	sim/testsuite/sim/bfin/c_except_illopcode.S	/^CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^CC = r1 == r2;$/;"	d
CC	sim/testsuite/sim/bfin/c_interr_timer.S	/^CC = R7 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^CC = R7 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^CC = R1 < R7;$/;"	d
CC	sim/testsuite/sim/bfin/c_linkage.s	/^	CC = SP == P0;$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 0 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 0 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 16 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 16 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 24 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 24 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 8 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R0 , 8 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 1 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 1 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 17 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 17 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 25 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 25 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 9 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R1 , 9 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 10 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 10 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 18 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 18 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 2 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 2 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 26 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R2 , 26 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 11 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 11 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 19 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 19 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 27 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 27 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 3 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R3 , 3 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 12 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 12 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 20 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 20 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 28 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 28 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 4 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R4 , 4 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 13 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 13 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 21 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 21 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 29 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 29 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 5 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R5 , 5 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 14 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 14 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 22 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 22 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 30 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 30 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 6 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R6 , 6 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 15 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 15 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 23 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 23 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 31 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 31 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 7 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CC = BITTST ( R7 , 7 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 0 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 0 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 16 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 16 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 24 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 24 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 8 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R0 , 8 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 1 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 1 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 17 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 17 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 25 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 25 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 9 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R1 , 9 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 10 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 10 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 18 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 18 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 2 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 2 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 26 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R2 , 26 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 11 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 11 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 19 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 19 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 27 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 27 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 3 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R3 , 3 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 12 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 12 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 20 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 20 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 28 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 28 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 4 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R4 , 4 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 13 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 13 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 21 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 21 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 29 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 29 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 5 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R5 , 5 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 14 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 14 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 22 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 22 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 30 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 30 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 6 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R6 , 6 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 15 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 15 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 23 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 23 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 31 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 31 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 7 ); \/* cc = 0 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CC = ! BITTST( R7 , 7 ); \/* cc = 1 *\/$/;"	d
CC	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/cc-alu.S	/^	CC = R5 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/cc-astat-bits.s	/^	CC = R3 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/cc0.s	/^	CC =  V;    \/\/ check to see if av0 and ac get set$/;"	d
CC	sim/testsuite/sim/bfin/cc0.s	/^	CC = AZ;$/;"	d
CC	sim/testsuite/sim/bfin/cc0.s	/^	CC = R1 == R0$/;"	d
CC	sim/testsuite/sim/bfin/cc1.s	/^	CC = BITTST ( R0 , 1 );$/;"	d
CC	sim/testsuite/sim/bfin/cc1.s	/^	CC = BITTST ( R0 , 12 );$/;"	d
CC	sim/testsuite/sim/bfin/cc1.s	/^	CC = BITTST ( R0 , 2 );$/;"	d
CC	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	CC = P1 == P0;$/;"	d
CC	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/cec-ifetch.S	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = BITTST (R0, 0);$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = BITTST (R1, 11);$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = BITTST (R1, 13);$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = R5 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = R7 < R6;$/;"	d
CC	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	CC = R7 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = ! BITTST (R0, 0);$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = BITTST (R1, 11);$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = BITTST (R1, 13);$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = R7 < R5;$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = R7 < R6;$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = R7 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	CC = R7 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	CC = R1;$/;"	d
CC	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	CC = R5 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	CC = R6 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/cec-system-call.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/cir.s	/^	CC = R1 == R0$/;"	d
CC	sim/testsuite/sim/bfin/cli-sti.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/cli-sti.s	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/compare.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	CC = P4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/cycles.s	/^	CC = R2 <= 3;$/;"	d
CC	sim/testsuite/sim/bfin/cycles.s	/^	CC = R2 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/cycles.s	/^	CC = R2 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/cycles.s	/^	CC = R3 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/d2.s	/^	CC = P0 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/d2.s	/^	CC = R0 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^CC = P1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^CC = R7 == R6;      \/\/ Set CC$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^CC = P1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^CC = R7 == R6;      \/\/ Set CC$/;"	d
CC	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^CC = P1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^	  CC = R7 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/divq.s	/^	CC = r0 == r1$/;"	d
CC	sim/testsuite/sim/bfin/dotproduct.s	/^	CC = R0 == R1$/;"	d
CC	sim/testsuite/sim/bfin/dotproduct.s	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a4.s	/^	CC = VS;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC =  V;	R5 = CC; DBGA ( R5.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AC0;	R5 = CC; DBGA ( R5.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AN;	R5 = CC; DBGA ( R5.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AZ;	R5 = CC; DBGA ( R5.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a7.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a8.s	/^	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a8.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a8.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a8.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/dsp_a8.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/e0.s	/^	CC = R0 < R2;$/;"	d
CC	sim/testsuite/sim/bfin/events.s	/^	CC = R0 < R1;$/;"	d
CC	sim/testsuite/sim/bfin/events.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/fact.s	/^	CC = R0 < 2;$/;"	d
CC	sim/testsuite/sim/bfin/fact.s	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = BITTST ( R1 , 3 );$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 <= 1;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 <= R5;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/fsm.s	/^	CC = R0 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-bits.S	/^	CC = R0 == \\lb;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-bits.S	/^	CC = R0 == \\lc;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-bits.S	/^	CC = R0 == \\lt;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	CC = R4 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	CC = R4 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	CC = R4 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	CC = R4 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	CC = R0 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-nested.s	/^	CC = R0 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-nested.s	/^	CC = R1 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-nested.s	/^	CC = R3 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/hwloop-nested.s	/^	CC = R3 == 2;$/;"	d
CC	sim/testsuite/sim/bfin/link-2.s	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/link.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/link.s	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/link.s	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/link.s	/^	CC = R1 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/link.s	/^	CC = R1 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/load.s	/^	CC = R0 == R3$/;"	d
CC	sim/testsuite/sim/bfin/load.s	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/load.s	/^	CC = \\dreg == R0;$/;"	d
CC	sim/testsuite/sim/bfin/load.s	/^	CC = \\reg0 == \\reg1$/;"	d
CC	sim/testsuite/sim/bfin/loop_strncpy.s	/^	CC = R1 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/loop_strncpy.s	/^	CC = R1 == R2$/;"	d
CC	sim/testsuite/sim/bfin/loop_strncpy.s	/^	CC = R2 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/loop_strncpy.s	/^	CC = R2$/;"	d
CC	sim/testsuite/sim/bfin/lp1.s	/^	CC = R1 == 3;$/;"	d
CC	sim/testsuite/sim/bfin/lsetup.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/lsetup.s	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/lsetup.s	/^	CC = R1 == R3$/;"	d
CC	sim/testsuite/sim/bfin/lsetup.s	/^	CC = R7 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/lsetup.s	/^	CC = R7 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/m1.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/m2.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/math.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/math.s	/^	CC = r1 == r0;$/;"	d
CC	sim/testsuite/sim/bfin/math.s	/^	CC = r5 == r0;$/;"	d
CC	sim/testsuite/sim/bfin/math.s	/^	CC = r6 == r0;$/;"	d
CC	sim/testsuite/sim/bfin/mem3.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/mem3.s	/^	CC = R2 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/mmr-exception.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/move.s	/^	CC = \\reg0 == \\clobber;$/;"	d
CC	sim/testsuite/sim/bfin/mult.s	/^	CC = R3 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/neg-2.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/neg-2.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/neg-2.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/neg-2.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/neg-3.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/neg-3.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/neg-3.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/neg-3.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/neg.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/neg.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/neg.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/neg.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/pr.s	/^	CC = R0 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/pr.s	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/pr.s	/^	CC = R1 == R4$/;"	d
CC	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	CC = P0 == P1;$/;"	d
CC	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/push-pop.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/s11.s	/^	CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s13.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s14.s	/^	CC = R7;$/;"	d
CC	sim/testsuite/sim/bfin/s15.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s15.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s15.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s15.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s16.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s16.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s16.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s16.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s17.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s17.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s17.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s17.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s17.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s18.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s19.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s2.s	/^	CC = P4 < 4 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/s21.s	/^	CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/s21.s	/^	CC = R7;$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s3.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s4.s	/^	CC = R7;$/;"	d
CC	sim/testsuite/sim/bfin/s5.s	/^	CC = R7;$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AV0;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );$/;"	d
CC	sim/testsuite/sim/bfin/s9.s	/^	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );$/;"	d
CC	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = BITTST (R0, 11);$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = R0 < R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = R1 < R0 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	CC = R0 < R1 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	CC = R1 < R0 (IU);$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg1opcodes.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_all64bitg2opcodes.S	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_allopcodes.h	/^	CC = R7 == 0;$/;"	v
CC	sim/testsuite/sim/bfin/se_bug_ui.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_bug_ui2.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_bug_ui3.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^CC = AV0;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^CC = P0 < P1;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^CC = R0 < R2;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AC0;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AN;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AQ;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AV0;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AV1;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = AZ;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = R2 < R3;$/;"	d
CC	sim/testsuite/sim/bfin/se_cc_kill.S	/^CC = R2 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_illegalcombination.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^CC = R0 == 1;$/;"	d
CC	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    CC = r4 == r7;$/;"	d
CC	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^CC = r7 == r6;$/;"	d
CC	sim/testsuite/sim/bfin/seqstat.s	/^	CC = R7 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/sign.s	/^	CC = R1 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/stk.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/stk2.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/stk3.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/stk4.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/syscfg.s	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/testset.s	/^	CC = R2 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/testset2.s	/^	CC = R0;$/;"	d
CC	sim/testsuite/sim/bfin/unlink.S	/^	CC = R0 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/unlink.S	/^	CC = R0 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/usp.S	/^	CC = R1 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/usp.S	/^	CC = R1 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/usp.S	/^	CC = R1 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-2.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-2.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-2.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-2.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-3.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-3.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-3.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs-3.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-abs.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-2.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-2.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-2.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-2.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-3.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-3.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-3.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg-3.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg.S	/^	CC = R1 == R2;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg.S	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg.S	/^	CC = R4 == 0;$/;"	d
CC	sim/testsuite/sim/bfin/vec-neg.S	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vecadd.s	/^	CC = R0 < R3;$/;"	d
CC	sim/testsuite/sim/bfin/vecadd.s	/^	CC = R2 < R3;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R2 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R3 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R4 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R4 == R7;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R5 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R6 == R4;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max.s	/^	CC = R7 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max2.s	/^	CC = R4 == R0;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max2.s	/^	CC = R4 == R1;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max2.s	/^	CC = R4 == R5;$/;"	d
CC	sim/testsuite/sim/bfin/vit_max2.s	/^	CC = R4 == R6;$/;"	d
CC	sim/testsuite/sim/bfin/wtf.s	/^	CC = R0 == R3;$/;"	d
CC	sim/testsuite/sim/bfin/wtf.s	/^	CC = R2 == R3$/;"	d
CC	zlib/contrib/delphi/zlibd32.mak	/^CC = bcc32$/;"	m
CC	zlib/contrib/minizip/Makefile	/^CC=cc$/;"	m
CC	zlib/contrib/pascal/zlibd32.mak	/^CC = bcc32$/;"	m
CC	zlib/contrib/untgz/Makefile	/^CC=cc$/;"	m
CC	zlib/watcom/watcom_f.mak	/^CC       = wcc386$/;"	m
CC	zlib/watcom/watcom_l.mak	/^CC       = wcc$/;"	m
CC1	opcodes/tic54x-opc.c	117;"	d	file:
CC2dreg	include/opcode/bfin.h	/^} CC2dreg;$/;"	t	typeref:struct:__anon1362
CC2dreg_code_bits	include/opcode/bfin.h	1339;"	d
CC2dreg_code_mask	include/opcode/bfin.h	1340;"	d
CC2dreg_op_bits	include/opcode/bfin.h	1337;"	d
CC2dreg_op_mask	include/opcode/bfin.h	1338;"	d
CC2dreg_opcode	include/opcode/bfin.h	1334;"	d
CC2dreg_reg_bits	include/opcode/bfin.h	1335;"	d
CC2dreg_reg_mask	include/opcode/bfin.h	1336;"	d
CC2stat	include/opcode/bfin.h	/^} CC2stat;$/;"	t	typeref:struct:__anon1367
CC2stat_D_bits	include/opcode/bfin.h	1555;"	d
CC2stat_D_mask	include/opcode/bfin.h	1556;"	d
CC2stat_cbit_bits	include/opcode/bfin.h	1551;"	d
CC2stat_cbit_mask	include/opcode/bfin.h	1552;"	d
CC2stat_code_bits	include/opcode/bfin.h	1557;"	d
CC2stat_code_mask	include/opcode/bfin.h	1558;"	d
CC2stat_op_bits	include/opcode/bfin.h	1553;"	d
CC2stat_op_mask	include/opcode/bfin.h	1554;"	d
CC2stat_opcode	include/opcode/bfin.h	1550;"	d
CC3	include/opcode/tic54x.h	110;"	d
CCAT	gdb/m32c-tdep.c	787;"	d	file:
CCB	opcodes/tic54x-opc.c	118;"	d	file:
CCBIO	opcodes/tic54x-opc.c	127;"	d	file:
CCBITS	sim/arm/armemu.h	117;"	d
CCBITS	sim/arm/armemu.h	119;"	d
CCC	gdb/testsuite/gdb.cp/namespace.cc	/^  namespace CCC {$/;"	n	namespace:BBB	file:
CCC	opcodes/tic54x-opc.c	131;"	d	file:
CCCC	opcodes/v850-opc.c	1064;"	d	file:
CCCC_NOTSA	opcodes/v850-opc.c	1068;"	d	file:
CCCR_NAMES	opcodes/frv-desc.h	/^} CCCR_NAMES;$/;"	t	typeref:enum:cccr_names
CCDR_REG	sim/mips/dv-tx3904tmr.c	/^  CCDR_REG = 8,$/;"	e	enum:__anon849	file:
CCEQ	opcodes/tic54x-opc.c	119;"	d	file:
CCGEQ	opcodes/tic54x-opc.c	124;"	d	file:
CCGT	opcodes/tic54x-opc.c	123;"	d	file:
CCLEQ	opcodes/tic54x-opc.c	122;"	d	file:
CCLT	opcodes/tic54x-opc.c	121;"	d	file:
CCNBIO	opcodes/tic54x-opc.c	128;"	d	file:
CCNC	opcodes/tic54x-opc.c	132;"	d	file:
CCNEQ	opcodes/tic54x-opc.c	120;"	d	file:
CCNOV	opcodes/tic54x-opc.c	126;"	d	file:
CCNT5	opcodes/ia64-opc.h	88;"	d
CCNTC	opcodes/tic54x-opc.c	130;"	d	file:
CCOV	opcodes/tic54x-opc.c	125;"	d	file:
CCR	include/opcode/h8300.h	/^  CCR =		0x4000,$/;"	e	enum:h8_flags
CCREG	sim/bfin/bfin-sim.h	120;"	d
CCR_EXR	include/opcode/h8300.h	/^  CCR_EXR = 	0x4900,$/;"	e	enum:h8_flags
CCR_REGNUM	gdb/cris-tdep.c	/^  CCR_REGNUM  = 21,$/;"	e	enum:cris_regnums	file:
CCR_REGNUM	sim/h8300/sim-main.h	/^  CCR_REGNUM = 8,		\/* Contains processor status *\/$/;"	e	enum:h8_regnum
CCS_REGNUM	gdb/cris-tdep.c	/^  CCS_REGNUM  = 29,$/;"	e	enum:cris_regnums	file:
CCTC	opcodes/tic54x-opc.c	129;"	d	file:
CCYCLE	sim/arm/armemu.h	311;"	d
CC_A	include/opcode/cris.h	167;"	d
CC_BIT	sim/bfin/bfin-sim.h	228;"	d
CC_C	opcodes/fr30-desc.h	/^ , CC_C, CC_NC, CC_N, CC_P$/;"	e	enum:insn_cc
CC_CC	include/opcode/cris.h	151;"	d
CC_CS	include/opcode/cris.h	153;"	d
CC_EQ	include/opcode/cris.h	156;"	d
CC_EQ	opcodes/fr30-desc.h	/^  CC_RA, CC_NO, CC_EQ, CC_NE$/;"	e	enum:insn_cc
CC_EQ	sim/moxie/interp.c	122;"	d	file:
CC_EXT	include/opcode/cris.h	168;"	d
CC_EX_VB_SB	include/opcode/h8300.h	/^  CC_EX_VB_SB =	0x4B00,$/;"	e	enum:h8_flags
CC_GE	include/opcode/cris.h	163;"	d
CC_GE	opcodes/fr30-desc.h	/^ , CC_V, CC_NV, CC_LT, CC_GE$/;"	e	enum:insn_cc
CC_GT	include/opcode/cris.h	165;"	d
CC_GT	opcodes/fr30-desc.h	/^ , CC_LE, CC_GT, CC_LS, CC_HI$/;"	e	enum:insn_cc
CC_GT	sim/moxie/interp.c	120;"	d	file:
CC_GTU	sim/moxie/interp.c	123;"	d	file:
CC_HI	include/opcode/cris.h	162;"	d
CC_HI	opcodes/fr30-desc.h	/^ , CC_LE, CC_GT, CC_LS, CC_HI$/;"	e	enum:insn_cc
CC_HS	include/opcode/cris.h	152;"	d
CC_LE	include/opcode/cris.h	166;"	d
CC_LE	opcodes/fr30-desc.h	/^ , CC_LE, CC_GT, CC_LS, CC_HI$/;"	e	enum:insn_cc
CC_LO	include/opcode/cris.h	154;"	d
CC_LS	include/opcode/cris.h	161;"	d
CC_LS	opcodes/fr30-desc.h	/^ , CC_LE, CC_GT, CC_LS, CC_HI$/;"	e	enum:insn_cc
CC_LT	include/opcode/cris.h	164;"	d
CC_LT	opcodes/fr30-desc.h	/^ , CC_V, CC_NV, CC_LT, CC_GE$/;"	e	enum:insn_cc
CC_LT	sim/moxie/interp.c	121;"	d	file:
CC_LTU	sim/moxie/interp.c	124;"	d	file:
CC_MASK	include/opcode/metag.h	2044;"	d
CC_MASK	include/opcode/visium.h	50;"	d
CC_MI	include/opcode/cris.h	160;"	d
CC_N	opcodes/fr30-desc.h	/^ , CC_C, CC_NC, CC_N, CC_P$/;"	e	enum:insn_cc
CC_NC	opcodes/fr30-desc.h	/^ , CC_C, CC_NC, CC_N, CC_P$/;"	e	enum:insn_cc
CC_NE	include/opcode/cris.h	155;"	d
CC_NE	opcodes/fr30-desc.h	/^  CC_RA, CC_NO, CC_EQ, CC_NE$/;"	e	enum:insn_cc
CC_NO	opcodes/fr30-desc.h	/^  CC_RA, CC_NO, CC_EQ, CC_NE$/;"	e	enum:insn_cc
CC_NOT_SAVED	gdb/frame.c	/^  CC_NOT_SAVED,$/;"	e	enum:cached_copy_status	file:
CC_NV	opcodes/fr30-desc.h	/^ , CC_V, CC_NV, CC_LT, CC_GE$/;"	e	enum:insn_cc
CC_P	opcodes/fr30-desc.h	/^ , CC_C, CC_NC, CC_N, CC_P$/;"	e	enum:insn_cc
CC_PL	include/opcode/cris.h	159;"	d
CC_RA	opcodes/fr30-desc.h	/^  CC_RA, CC_NO, CC_EQ, CC_NE$/;"	e	enum:insn_cc
CC_UNAVAILABLE	gdb/frame.c	/^  CC_UNAVAILABLE$/;"	e	enum:cached_copy_status	file:
CC_UNKNOWN	gdb/frame.c	/^  CC_UNKNOWN,$/;"	e	enum:cached_copy_status	file:
CC_V	opcodes/fr30-desc.h	/^ , CC_V, CC_NV, CC_LT, CC_GE$/;"	e	enum:insn_cc
CC_VALUE	gdb/frame.c	/^  CC_VALUE,$/;"	e	enum:cached_copy_status	file:
CC_VC	include/opcode/cris.h	157;"	d
CC_VS	include/opcode/cris.h	158;"	d
CCflag	include/opcode/bfin.h	/^} CCflag;$/;"	t	typeref:struct:__anon1366
CCflag_G_bits	include/opcode/bfin.h	1510;"	d
CCflag_G_mask	include/opcode/bfin.h	1511;"	d
CCflag_I_bits	include/opcode/bfin.h	1514;"	d
CCflag_I_mask	include/opcode/bfin.h	1515;"	d
CCflag_code_bits	include/opcode/bfin.h	1516;"	d
CCflag_code_mask	include/opcode/bfin.h	1517;"	d
CCflag_opc_bits	include/opcode/bfin.h	1512;"	d
CCflag_opc_mask	include/opcode/bfin.h	1513;"	d
CCflag_opcode	include/opcode/bfin.h	1505;"	d
CCflag_x_bits	include/opcode/bfin.h	1506;"	d
CCflag_x_mask	include/opcode/bfin.h	1507;"	d
CCflag_y_bits	include/opcode/bfin.h	1508;"	d
CCflag_y_mask	include/opcode/bfin.h	1509;"	d
CCheck	zlib/contrib/delphi/ZLib.pas	/^function CCheck(code: Integer): Integer;$/;"	f
CClass	gdb/testsuite/gdb.cp/namespace.cc	/^  class CClass {$/;"	c	namespace:C	file:
CCmv	include/opcode/bfin.h	/^} CCmv;$/;"	t	typeref:struct:__anon1365
CCmv_T_bits	include/opcode/bfin.h	1465;"	d
CCmv_T_mask	include/opcode/bfin.h	1466;"	d
CCmv_code_bits	include/opcode/bfin.h	1467;"	d
CCmv_code_mask	include/opcode/bfin.h	1468;"	d
CCmv_d_bits	include/opcode/bfin.h	1463;"	d
CCmv_d_mask	include/opcode/bfin.h	1464;"	d
CCmv_dst_bits	include/opcode/bfin.h	1459;"	d
CCmv_dst_mask	include/opcode/bfin.h	1460;"	d
CCmv_opcode	include/opcode/bfin.h	1456;"	d
CCmv_s_bits	include/opcode/bfin.h	1461;"	d
CCmv_s_mask	include/opcode/bfin.h	1462;"	d
CCmv_src_bits	include/opcode/bfin.h	1457;"	d
CCmv_src_mask	include/opcode/bfin.h	1458;"	d
CD	include/opcode/arc.h	/^  CD       = (1U << 3),$/;"	e	enum:__anon1256
CD1	include/opcode/arc.h	/^  CD1      = CD,$/;"	e	enum:__anon1256
CD2	include/opcode/arc.h	/^  CD2      = CD,$/;"	e	enum:__anon1256
CDATA_ATTR	opcodes/mep-desc.h	/^} CDATA_ATTR;$/;"	t	typeref:enum:cdata_attr
CDATA_CHAR	opcodes/mep-desc.h	/^ , CDATA_USHORT, CDATA_CHAR, CDATA_UCHAR, CDATA_CP_DATA_BUS_INT$/;"	e	enum:cdata_attr
CDATA_CP_DATA_BUS_INT	opcodes/mep-desc.h	/^ , CDATA_USHORT, CDATA_CHAR, CDATA_UCHAR, CDATA_CP_DATA_BUS_INT$/;"	e	enum:cdata_attr
CDATA_FMAX_FLOAT	opcodes/mep-desc.h	/^  CDATA_LABEL, CDATA_REGNUM, CDATA_FMAX_FLOAT, CDATA_FMAX_INT$/;"	e	enum:cdata_attr
CDATA_FMAX_INT	opcodes/mep-desc.h	/^  CDATA_LABEL, CDATA_REGNUM, CDATA_FMAX_FLOAT, CDATA_FMAX_INT$/;"	e	enum:cdata_attr
CDATA_LABEL	opcodes/mep-desc.h	/^  CDATA_LABEL, CDATA_REGNUM, CDATA_FMAX_FLOAT, CDATA_FMAX_INT$/;"	e	enum:cdata_attr
CDATA_LONG	opcodes/mep-desc.h	/^ , CDATA_POINTER, CDATA_LONG, CDATA_ULONG, CDATA_SHORT$/;"	e	enum:cdata_attr
CDATA_POINTER	opcodes/mep-desc.h	/^ , CDATA_POINTER, CDATA_LONG, CDATA_ULONG, CDATA_SHORT$/;"	e	enum:cdata_attr
CDATA_REGNUM	opcodes/mep-desc.h	/^  CDATA_LABEL, CDATA_REGNUM, CDATA_FMAX_FLOAT, CDATA_FMAX_INT$/;"	e	enum:cdata_attr
CDATA_SHORT	opcodes/mep-desc.h	/^ , CDATA_POINTER, CDATA_LONG, CDATA_ULONG, CDATA_SHORT$/;"	e	enum:cdata_attr
CDATA_UCHAR	opcodes/mep-desc.h	/^ , CDATA_USHORT, CDATA_CHAR, CDATA_UCHAR, CDATA_CP_DATA_BUS_INT$/;"	e	enum:cdata_attr
CDATA_ULONG	opcodes/mep-desc.h	/^ , CDATA_POINTER, CDATA_LONG, CDATA_ULONG, CDATA_SHORT$/;"	e	enum:cdata_attr
CDATA_USHORT	opcodes/mep-desc.h	/^ , CDATA_USHORT, CDATA_CHAR, CDATA_UCHAR, CDATA_CP_DATA_BUS_INT$/;"	e	enum:cdata_attr
CDEF	bfd/linker.c	/^  CDEF,		\/* Define existing common symbol.  *\/$/;"	e	enum:link_action	file:
CDEF	sim/sh/interp.c	356;"	d	file:
CDEF	sim/sh/interp.c	360;"	d	file:
CDP	sim/arm/armdefs.h	/^  ARMul_CDPs *CDP[16];		\/* CDP instruction *\/$/;"	m	struct:ARMul_State
CDST	opcodes/d10v-opc.c	166;"	d	file:
CDX_BREAKPOINT	gdb/gdbserver/linux-nios2-low.c	103;"	d	file:
CDataAvail	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void CDataAvail(byte[] data, int startIndex, int count)$/;"	m	class:DotZLibTests.DeflateInflateTests
CEC_STATE	sim/bfin/dv-bfin_cec.c	260;"	d	file:
CELL	opcodes/ppc-opc.c	3473;"	d	file:
CELLSIZE	sim/mips/interp.c	2349;"	d	file:
CENTRALHEADERMAGIC	zlib/contrib/minizip/zip.c	104;"	d	file:
CEN_AUDIENCE	intl/loadinfo.h	69;"	d
CEN_REVISION	intl/loadinfo.h	63;"	d
CEN_SPECIAL	intl/loadinfo.h	65;"	d
CEN_SPECIFIC	intl/loadinfo.h	72;"	d
CEN_SPONSOR	intl/loadinfo.h	64;"	d
CFA_EXP	gdb/dwarf2-frame.h	/^  CFA_EXP$/;"	e	enum:cfa_how_kind
CFA_REG_OFFSET	gdb/dwarf2-frame.h	/^  CFA_REG_OFFSET,$/;"	e	enum:cfa_how_kind
CFA_UNSET	gdb/dwarf2-frame.h	/^  CFA_UNSET,$/;"	e	enum:cfa_how_kind
CFCR_5BITS	gdb/ser-go32.c	96;"	d	file:
CFCR_6BITS	gdb/ser-go32.c	95;"	d	file:
CFCR_7BITS	gdb/ser-go32.c	94;"	d	file:
CFCR_8BITS	gdb/ser-go32.c	93;"	d	file:
CFCR_DLAB	gdb/ser-go32.c	85;"	d	file:
CFCR_PENAB	gdb/ser-go32.c	91;"	d	file:
CFCR_PEVEN	gdb/ser-go32.c	89;"	d	file:
CFCR_PODD	gdb/ser-go32.c	90;"	d	file:
CFCR_PONE	gdb/ser-go32.c	88;"	d	file:
CFCR_PZERO	gdb/ser-go32.c	87;"	d	file:
CFCR_SBREAK	gdb/ser-go32.c	86;"	d	file:
CFCR_STOPB	gdb/ser-go32.c	92;"	d	file:
CFG_CR	sim/cr16/cr16_sim.h	/^  CFG_CR  = 9,$/;"	e	enum:__anon515
CFILES	zlib/nintendods/Makefile	/^CFILES		:=	$(foreach dir,$(SOURCES),$(notdir $(wildcard $(dir)\/*.c)))$/;"	m
CFI_ADDR_CFI_QUERY_RESULT	sim/common/dv-cfi.h	27;"	d
CFI_ADDR_CFI_QUERY_START	sim/common/dv-cfi.h	26;"	d
CFI_ARCH_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	261;"	d	file:
CFI_ARCH_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	265;"	d	file:
CFI_ARCH_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	266;"	d	file:
CFI_ARCH_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	276;"	d	file:
CFI_ARCH_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	277;"	d	file:
CFI_CMDSET_INTEL	sim/common/dv-cfi.h	34;"	d
CFI_CMD_CFI_QUERY	sim/common/dv-cfi.h	25;"	d
CFI_CMD_READ	sim/common/dv-cfi.h	29;"	d
CFI_CMD_READ_ID	sim/common/dv-cfi.h	31;"	d
CFI_CMD_RESET	sim/common/dv-cfi.h	30;"	d
CFI_ESCAPE	gdb/testsuite/gdb.dwarf2/pr10770.c	260;"	d	file:
CFI_ESCAPE	gdb/testsuite/gdb.dwarf2/pr10770.c	264;"	d	file:
CFI_ESCAPE	gdb/testsuite/gdb.dwarf2/pr10770.c	270;"	d	file:
CFI_ESCAPE	gdb/testsuite/gdb.dwarf2/pr10770.c	275;"	d	file:
CFI_ESCAPE	gdb/testsuite/gdb.dwarf2/pr10770.c	281;"	d	file:
CFI_ESCAPE_VAL	gdb/testsuite/gdb.dwarf2/pr10770.c	259;"	d	file:
CFI_ESCAPE_VAL_1	gdb/testsuite/gdb.dwarf2/pr10770.c	258;"	d	file:
CFI_ESCAPE_VAL_2	gdb/testsuite/gdb.dwarf2/pr10770.c	257;"	d	file:
CFI_PROGRAM	gdb/testsuite/gdb.dwarf2/pr10770.c	189;"	d	file:
CFI_STATE_CFI_QUERY	sim/common/dv-cfi.c	/^  CFI_STATE_CFI_QUERY,$/;"	e	enum:cfi_state	file:
CFI_STATE_ERASE	sim/common/dv-cfi.c	/^  CFI_STATE_ERASE,$/;"	e	enum:cfi_state	file:
CFI_STATE_PROTECT	sim/common/dv-cfi.c	/^  CFI_STATE_PROTECT,$/;"	e	enum:cfi_state	file:
CFI_STATE_READ	sim/common/dv-cfi.c	/^  CFI_STATE_READ,$/;"	e	enum:cfi_state	file:
CFI_STATE_READ_ID	sim/common/dv-cfi.c	/^  CFI_STATE_READ_ID,$/;"	e	enum:cfi_state	file:
CFI_STATE_STATUS	sim/common/dv-cfi.c	/^  CFI_STATE_STATUS,$/;"	e	enum:cfi_state	file:
CFI_STATE_WRITE	sim/common/dv-cfi.c	/^  CFI_STATE_WRITE,$/;"	e	enum:cfi_state	file:
CFI_STATE_WRITE_BUFFER	sim/common/dv-cfi.c	/^  CFI_STATE_WRITE_BUFFER,$/;"	e	enum:cfi_state	file:
CFI_STATE_WRITE_BUFFER_CONFIRM	sim/common/dv-cfi.c	/^  CFI_STATE_WRITE_BUFFER_CONFIRM,$/;"	e	enum:cfi_state	file:
CFLAG	sim/arm/armemu.h	90;"	d
CFLAGS	zlib/contrib/delphi/zlibd32.mak	/^CFLAGS = -a -d -k- -O2 $(LOC)$/;"	m
CFLAGS	zlib/contrib/minizip/Makefile	/^CFLAGS=-O -I..\/..$/;"	m
CFLAGS	zlib/contrib/pascal/zlibd32.mak	/^CFLAGS = -a -d -k- -O2 $(LOC)$/;"	m
CFLAGS	zlib/contrib/puff/Makefile	/^CFLAGS=-O$/;"	m
CFLAGS	zlib/contrib/untgz/Makefile	/^CFLAGS=-g$/;"	m
CFLAGS	zlib/nintendods/Makefile	/^CFLAGS	:=	-Wall -O2\\$/;"	m
CFLAGS	zlib/watcom/watcom_f.mak	/^CFLAGS   = -zq -mf -3r -fp3 -s -bt=dos -oilrtfm -fr=nul -wx$/;"	m
CFLAGS	zlib/watcom/watcom_l.mak	/^CFLAGS   = -zq -ml -s -bt=dos -oilrtfm -fr=nul -wx$/;"	m
CFLDS	include/opcode/tic6x-insn-formats.h	35;"	d
CFLDS	include/opcode/tic6x-insn-formats.h	580;"	d
CFLDS2	include/opcode/tic6x-insn-formats.h	36;"	d
CFLDS2	include/opcode/tic6x-insn-formats.h	581;"	d
CFLDS3	include/opcode/tic6x-insn-formats.h	37;"	d
CFLDS3	include/opcode/tic6x-insn-formats.h	582;"	d
CFLDS4	include/opcode/tic6x-insn-formats.h	38;"	d
CFLDS4	include/opcode/tic6x-insn-formats.h	583;"	d
CFLDS5	include/opcode/tic6x-insn-formats.h	39;"	d
CFLDS5	include/opcode/tic6x-insn-formats.h	584;"	d
CFLDS6	include/opcode/tic6x-insn-formats.h	40;"	d
CFLDS6	include/opcode/tic6x-insn-formats.h	585;"	d
CFLDS7	include/opcode/tic6x-insn-formats.h	41;"	d
CFLDS7	include/opcode/tic6x-insn-formats.h	586;"	d
CFLDS8	include/opcode/tic6x-insn-formats.h	42;"	d
CFLDS8	include/opcode/tic6x-insn-formats.h	587;"	d
CFSRC	opcodes/d10v-opc.c	150;"	d	file:
CFlag	sim/arm/armdefs.h	/^  ARMword NFlag, ZFlag, CFlag, VFlag, IFFlags;	\/* dummy flags for speed *\/$/;"	m	struct:ARMul_State
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/epiphany-desc.h	62;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/fr30-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/frv-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/ip2k-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/iq2000-desc.h	62;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/lm32-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/m32c-desc.h	62;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/m32r-desc.h	63;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/mep-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/mt-desc.h	63;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/or1k-desc.h	62;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/xc16x-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	opcodes/xstormy16-desc.h	61;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	sim/cris/cris-desc.h	59;"	d
CGEN_ACTUAL_MAX_IFMT_OPERANDS	sim/sh64/sh-desc.h	55;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/epiphany-desc.h	54;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/fr30-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/frv-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/ip2k-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/iq2000-desc.h	54;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/lm32-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/m32c-desc.h	54;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/m32r-desc.h	55;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/mep-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/mt-desc.h	55;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/or1k-desc.h	54;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/xc16x-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	opcodes/xstormy16-desc.h	53;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	sim/cris/cris-desc.h	51;"	d
CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS	sim/sh64/sh-desc.h	47;"	d
CGEN_ARCH	opcodes/epiphany-desc.h	33;"	d
CGEN_ARCH	opcodes/fr30-desc.h	33;"	d
CGEN_ARCH	opcodes/frv-desc.h	33;"	d
CGEN_ARCH	opcodes/ip2k-desc.h	33;"	d
CGEN_ARCH	opcodes/iq2000-desc.h	33;"	d
CGEN_ARCH	opcodes/lm32-desc.h	33;"	d
CGEN_ARCH	opcodes/m32c-desc.h	33;"	d
CGEN_ARCH	opcodes/m32r-desc.h	33;"	d
CGEN_ARCH	opcodes/mep-desc.h	33;"	d
CGEN_ARCH	opcodes/mt-desc.h	33;"	d
CGEN_ARCH	opcodes/or1k-desc.h	33;"	d
CGEN_ARCH	opcodes/xc16x-desc.h	33;"	d
CGEN_ARCH	opcodes/xstormy16-desc.h	33;"	d
CGEN_ARCH	sim/cris/cris-desc.h	27;"	d
CGEN_ARCH	sim/sh64/sh-desc.h	27;"	d
CGEN_ASM_HASH	opcodes/epiphany-opc.c	3944;"	d	file:
CGEN_ASM_HASH	opcodes/epiphany-opc.c	3946;"	d	file:
CGEN_ASM_HASH	opcodes/fr30-opc.c	1281;"	d	file:
CGEN_ASM_HASH	opcodes/fr30-opc.c	1283;"	d	file:
CGEN_ASM_HASH	opcodes/frv-opc.c	6147;"	d	file:
CGEN_ASM_HASH	opcodes/frv-opc.c	6149;"	d	file:
CGEN_ASM_HASH	opcodes/ip2k-opc.c	812;"	d	file:
CGEN_ASM_HASH	opcodes/ip2k-opc.c	814;"	d	file:
CGEN_ASM_HASH	opcodes/ip2k-opc.h	48;"	d
CGEN_ASM_HASH	opcodes/iq2000-opc.c	3366;"	d	file:
CGEN_ASM_HASH	opcodes/iq2000-opc.c	3368;"	d	file:
CGEN_ASM_HASH	opcodes/lm32-opc.c	764;"	d	file:
CGEN_ASM_HASH	opcodes/lm32-opc.c	766;"	d	file:
CGEN_ASM_HASH	opcodes/m32c-opc.c	80133;"	d	file:
CGEN_ASM_HASH	opcodes/m32c-opc.c	80135;"	d	file:
CGEN_ASM_HASH	opcodes/m32c-opc.h	49;"	d
CGEN_ASM_HASH	opcodes/m32r-opc.c	1717;"	d	file:
CGEN_ASM_HASH	opcodes/m32r-opc.c	1719;"	d	file:
CGEN_ASM_HASH	opcodes/mep-opc.c	6338;"	d	file:
CGEN_ASM_HASH	opcodes/mep-opc.c	6340;"	d	file:
CGEN_ASM_HASH	opcodes/mt-opc.c	835;"	d	file:
CGEN_ASM_HASH	opcodes/mt-opc.c	837;"	d	file:
CGEN_ASM_HASH	opcodes/mt-opc.h	47;"	d
CGEN_ASM_HASH	opcodes/or1k-opc.c	990;"	d	file:
CGEN_ASM_HASH	opcodes/or1k-opc.c	992;"	d	file:
CGEN_ASM_HASH	opcodes/xc16x-opc.c	2961;"	d	file:
CGEN_ASM_HASH	opcodes/xc16x-opc.c	2963;"	d	file:
CGEN_ASM_HASH	opcodes/xstormy16-opc.c	1085;"	d	file:
CGEN_ASM_HASH	opcodes/xstormy16-opc.c	1087;"	d	file:
CGEN_ASM_HASH_P	opcodes/epiphany-opc.c	3915;"	d	file:
CGEN_ASM_HASH_P	opcodes/fr30-opc.c	1252;"	d	file:
CGEN_ASM_HASH_P	opcodes/frv-opc.c	6118;"	d	file:
CGEN_ASM_HASH_P	opcodes/ip2k-opc.c	783;"	d	file:
CGEN_ASM_HASH_P	opcodes/iq2000-opc.c	3337;"	d	file:
CGEN_ASM_HASH_P	opcodes/lm32-opc.c	735;"	d	file:
CGEN_ASM_HASH_P	opcodes/m32c-opc.c	80104;"	d	file:
CGEN_ASM_HASH_P	opcodes/m32r-opc.c	1688;"	d	file:
CGEN_ASM_HASH_P	opcodes/mep-opc.c	6309;"	d	file:
CGEN_ASM_HASH_P	opcodes/mt-opc.c	806;"	d	file:
CGEN_ASM_HASH_P	opcodes/or1k-opc.c	961;"	d	file:
CGEN_ASM_HASH_P	opcodes/xc16x-opc.c	2932;"	d	file:
CGEN_ASM_HASH_P	opcodes/xstormy16-opc.c	1056;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/epiphany-opc.c	3942;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/fr30-opc.c	1279;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/frv-opc.c	6145;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/ip2k-opc.c	810;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/ip2k-opc.h	47;"	d
CGEN_ASM_HASH_SIZE	opcodes/iq2000-opc.c	3364;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/lm32-opc.c	762;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/m32c-opc.c	80131;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/m32c-opc.h	48;"	d
CGEN_ASM_HASH_SIZE	opcodes/m32r-opc.c	1715;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/mep-opc.c	6336;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/mt-opc.c	833;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/mt-opc.h	46;"	d
CGEN_ASM_HASH_SIZE	opcodes/or1k-opc.c	988;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/xc16x-opc.c	2959;"	d	file:
CGEN_ASM_HASH_SIZE	opcodes/xstormy16-opc.c	1083;"	d	file:
CGEN_ASM_INIT_HOOK	opcodes/mep-asm.c	820;"	d	file:
CGEN_ASM_KEYWORD	include/opcode/cgen.h	/^  CGEN_ASM_NONE, CGEN_ASM_KEYWORD, CGEN_ASM_MAX$/;"	e	enum:cgen_asm_type
CGEN_ASM_LOOKUP_INSN	include/opcode/cgen.h	1183;"	d
CGEN_ASM_MAX	include/opcode/cgen.h	/^  CGEN_ASM_NONE, CGEN_ASM_KEYWORD, CGEN_ASM_MAX$/;"	e	enum:cgen_asm_type
CGEN_ASM_NEXT_INSN	include/opcode/cgen.h	1184;"	d
CGEN_ASM_NONE	include/opcode/cgen.h	/^  CGEN_ASM_NONE, CGEN_ASM_KEYWORD, CGEN_ASM_MAX$/;"	e	enum:cgen_asm_type
CGEN_ATTR	include/opcode/cgen.h	/^} CGEN_ATTR;$/;"	t	typeref:struct:__anon1381
CGEN_ATTR_BOOLS	include/opcode/cgen.h	151;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/epiphany-desc.h	268;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/fr30-desc.h	200;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/frv-desc.h	684;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/ip2k-desc.h	198;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/iq2000-desc.h	243;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/lm32-desc.h	148;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/m32c-desc.h	173;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/m32r-desc.h	177;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/mep-desc.h	206;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/mt-desc.h	186;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/or1k-desc.h	424;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/xc16x-desc.h	316;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	opcodes/xstormy16-desc.h	227;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	sim/cris/cris-desc.h	267;"	d
CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE	sim/sh64/sh-desc.h	173;"	d
CGEN_ATTR_CGEN_HW_ISA_VALUE	opcodes/m32c-desc.h	170;"	d
CGEN_ATTR_CGEN_HW_ISA_VALUE	opcodes/mep-desc.h	204;"	d
CGEN_ATTR_CGEN_HW_ISA_VALUE	sim/sh64/sh-desc.h	171;"	d
CGEN_ATTR_CGEN_HW_IS_FLOAT_VALUE	opcodes/mep-desc.h	209;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/epiphany-desc.h	266;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/fr30-desc.h	198;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/frv-desc.h	682;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/ip2k-desc.h	196;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/iq2000-desc.h	241;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/lm32-desc.h	146;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/m32c-desc.h	169;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/m32r-desc.h	175;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/mep-desc.h	203;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/mt-desc.h	184;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/or1k-desc.h	422;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/xc16x-desc.h	314;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	opcodes/xstormy16-desc.h	225;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	sim/cris/cris-desc.h	265;"	d
CGEN_ATTR_CGEN_HW_MACH_VALUE	sim/sh64/sh-desc.h	170;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/epiphany-desc.h	269;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/fr30-desc.h	201;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/frv-desc.h	685;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/ip2k-desc.h	199;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/iq2000-desc.h	244;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/lm32-desc.h	149;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/m32c-desc.h	174;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/m32r-desc.h	178;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/mep-desc.h	207;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/mt-desc.h	187;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/or1k-desc.h	425;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/xc16x-desc.h	317;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	opcodes/xstormy16-desc.h	228;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	sim/cris/cris-desc.h	268;"	d
CGEN_ATTR_CGEN_HW_PC_VALUE	sim/sh64/sh-desc.h	174;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/epiphany-desc.h	270;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/fr30-desc.h	202;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/frv-desc.h	686;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/ip2k-desc.h	200;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/iq2000-desc.h	245;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/lm32-desc.h	150;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/m32c-desc.h	175;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/m32r-desc.h	179;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/mep-desc.h	208;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/mt-desc.h	188;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/or1k-desc.h	426;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/xc16x-desc.h	318;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	opcodes/xstormy16-desc.h	229;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	sim/cris/cris-desc.h	269;"	d
CGEN_ATTR_CGEN_HW_PROFILE_VALUE	sim/sh64/sh-desc.h	175;"	d
CGEN_ATTR_CGEN_HW_RL_TYPE_VALUE	opcodes/m32c-desc.h	171;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/epiphany-desc.h	267;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/fr30-desc.h	199;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/frv-desc.h	683;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/ip2k-desc.h	197;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/iq2000-desc.h	242;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/lm32-desc.h	147;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/m32c-desc.h	172;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/m32r-desc.h	176;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/mep-desc.h	205;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/mt-desc.h	185;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/or1k-desc.h	423;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/xc16x-desc.h	315;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	opcodes/xstormy16-desc.h	226;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	sim/cris/cris-desc.h	266;"	d
CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE	sim/sh64/sh-desc.h	172;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/epiphany-desc.h	226;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/fr30-desc.h	164;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/frv-desc.h	632;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/ip2k-desc.h	168;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/iq2000-desc.h	208;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/lm32-desc.h	119;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/m32c-desc.h	105;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/m32r-desc.h	143;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/mep-desc.h	139;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/mt-desc.h	141;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/or1k-desc.h	389;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/xc16x-desc.h	276;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	opcodes/xstormy16-desc.h	192;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	sim/cris/cris-desc.h	235;"	d
CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE	sim/sh64/sh-desc.h	131;"	d
CGEN_ATTR_CGEN_IFLD_ISA_VALUE	opcodes/m32c-desc.h	101;"	d
CGEN_ATTR_CGEN_IFLD_ISA_VALUE	opcodes/mep-desc.h	136;"	d
CGEN_ATTR_CGEN_IFLD_ISA_VALUE	sim/sh64/sh-desc.h	128;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/epiphany-desc.h	223;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/fr30-desc.h	161;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/frv-desc.h	629;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/ip2k-desc.h	165;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/iq2000-desc.h	205;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/lm32-desc.h	116;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/m32c-desc.h	100;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/m32r-desc.h	140;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/mep-desc.h	135;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/mt-desc.h	138;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/or1k-desc.h	386;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/xc16x-desc.h	273;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	opcodes/xstormy16-desc.h	189;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	sim/cris/cris-desc.h	232;"	d
CGEN_ATTR_CGEN_IFLD_MACH_VALUE	sim/sh64/sh-desc.h	127;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/epiphany-desc.h	225;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/fr30-desc.h	163;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/frv-desc.h	631;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/ip2k-desc.h	167;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/iq2000-desc.h	207;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/lm32-desc.h	118;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/m32c-desc.h	104;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/m32r-desc.h	142;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/mep-desc.h	138;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/mt-desc.h	140;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/or1k-desc.h	388;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/xc16x-desc.h	275;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	opcodes/xstormy16-desc.h	191;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	sim/cris/cris-desc.h	234;"	d
CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE	sim/sh64/sh-desc.h	130;"	d
CGEN_ATTR_CGEN_IFLD_RELOC_VALUE	opcodes/epiphany-desc.h	230;"	d
CGEN_ATTR_CGEN_IFLD_RELOC_VALUE	opcodes/m32r-desc.h	147;"	d
CGEN_ATTR_CGEN_IFLD_RELOC_VALUE	opcodes/xc16x-desc.h	280;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/epiphany-desc.h	227;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/fr30-desc.h	165;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/frv-desc.h	633;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/ip2k-desc.h	169;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/iq2000-desc.h	209;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/lm32-desc.h	120;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/m32c-desc.h	106;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/m32r-desc.h	144;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/mep-desc.h	140;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/mt-desc.h	142;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/or1k-desc.h	390;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/xc16x-desc.h	277;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	opcodes/xstormy16-desc.h	193;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	sim/cris/cris-desc.h	236;"	d
CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE	sim/sh64/sh-desc.h	132;"	d
CGEN_ATTR_CGEN_IFLD_RL_TYPE_VALUE	opcodes/m32c-desc.h	102;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/epiphany-desc.h	229;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/fr30-desc.h	167;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/frv-desc.h	635;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/ip2k-desc.h	171;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/iq2000-desc.h	211;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/lm32-desc.h	122;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/m32c-desc.h	108;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/m32r-desc.h	146;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/mep-desc.h	142;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/mt-desc.h	144;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/or1k-desc.h	392;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/xc16x-desc.h	279;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	opcodes/xstormy16-desc.h	195;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	sim/cris/cris-desc.h	238;"	d
CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE	sim/sh64/sh-desc.h	134;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/epiphany-desc.h	228;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/fr30-desc.h	166;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/frv-desc.h	634;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/ip2k-desc.h	170;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/iq2000-desc.h	210;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/lm32-desc.h	121;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/m32c-desc.h	107;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/m32r-desc.h	145;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/mep-desc.h	141;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/mt-desc.h	143;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/or1k-desc.h	391;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/xc16x-desc.h	278;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	opcodes/xstormy16-desc.h	194;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	sim/cris/cris-desc.h	237;"	d
CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE	sim/sh64/sh-desc.h	133;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/epiphany-desc.h	224;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/fr30-desc.h	162;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/frv-desc.h	630;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/ip2k-desc.h	166;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/iq2000-desc.h	206;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/lm32-desc.h	117;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/m32c-desc.h	103;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/m32r-desc.h	141;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/mep-desc.h	137;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/mt-desc.h	139;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/or1k-desc.h	387;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/xc16x-desc.h	274;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	opcodes/xstormy16-desc.h	190;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	sim/cris/cris-desc.h	233;"	d
CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE	sim/sh64/sh-desc.h	129;"	d
CGEN_ATTR_CGEN_INSN_32_BIT_INSN_VALUE	sim/sh64/sh-desc.h	279;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	include/opcode/cgen.h	988;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/epiphany-desc.h	369;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/fr30-desc.h	280;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/frv-desc.h	788;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/ip2k-desc.h	264;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/iq2000-desc.h	314;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/lm32-desc.h	214;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/m32c-desc.h	481;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/m32r-desc.h	252;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/mep-desc.h	324;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/mt-desc.h	263;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/or1k-desc.h	652;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/xc16x-desc.h	408;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	opcodes/xstormy16-desc.h	300;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	sim/cris/cris-desc.h	348;"	d
CGEN_ATTR_CGEN_INSN_ALIAS_VALUE	sim/sh64/sh-desc.h	267;"	d
CGEN_ATTR_CGEN_INSN_AL_INSN_VALUE	opcodes/mt-desc.h	275;"	d
CGEN_ATTR_CGEN_INSN_AUDIO_VALUE	opcodes/frv-desc.h	803;"	d
CGEN_ATTR_CGEN_INSN_BR_INSN_VALUE	opcodes/mt-desc.h	277;"	d
CGEN_ATTR_CGEN_INSN_CONDITIONAL_VALUE	opcodes/frv-desc.h	800;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/epiphany-desc.h	372;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/fr30-desc.h	283;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/frv-desc.h	791;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/ip2k-desc.h	267;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/iq2000-desc.h	317;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/lm32-desc.h	217;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/m32c-desc.h	484;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/m32r-desc.h	255;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/mep-desc.h	327;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/mt-desc.h	266;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/or1k-desc.h	655;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/xc16x-desc.h	411;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	opcodes/xstormy16-desc.h	303;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	sim/cris/cris-desc.h	351;"	d
CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE	sim/sh64/sh-desc.h	270;"	d
CGEN_ATTR_CGEN_INSN_CONFIG_VALUE	opcodes/mep-desc.h	322;"	d
CGEN_ATTR_CGEN_INSN_CPTYPE_VALUE	opcodes/mep-desc.h	319;"	d
CGEN_ATTR_CGEN_INSN_CRET_VALUE	opcodes/mep-desc.h	320;"	d
CGEN_ATTR_CGEN_INSN_DELAYED_CTI_VALUE	opcodes/or1k-desc.h	662;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/epiphany-desc.h	374;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/fr30-desc.h	285;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/frv-desc.h	793;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/ip2k-desc.h	269;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/iq2000-desc.h	319;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/lm32-desc.h	219;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/m32c-desc.h	486;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/m32r-desc.h	257;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/mep-desc.h	329;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/mt-desc.h	268;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/or1k-desc.h	657;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/xc16x-desc.h	413;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	opcodes/xstormy16-desc.h	305;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	sim/cris/cris-desc.h	353;"	d
CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE	sim/sh64/sh-desc.h	272;"	d
CGEN_ATTR_CGEN_INSN_EVEN_REG_NUM_VALUE	opcodes/iq2000-desc.h	326;"	d
CGEN_ATTR_CGEN_INSN_EXT_SKIP_INSN_VALUE	opcodes/ip2k-desc.h	274;"	d
CGEN_ATTR_CGEN_INSN_FILL_SLOT_VALUE	opcodes/m32r-desc.h	262;"	d
CGEN_ATTR_CGEN_INSN_FORCED_CTI_VALUE	opcodes/or1k-desc.h	664;"	d
CGEN_ATTR_CGEN_INSN_FP_INSN_VALUE	sim/sh64/sh-desc.h	278;"	d
CGEN_ATTR_CGEN_INSN_FR400_MAJOR_VALUE	opcodes/frv-desc.h	784;"	d
CGEN_ATTR_CGEN_INSN_FR450_MAJOR_VALUE	opcodes/frv-desc.h	785;"	d
CGEN_ATTR_CGEN_INSN_FR500_MAJOR_VALUE	opcodes/frv-desc.h	786;"	d
CGEN_ATTR_CGEN_INSN_FR550_MAJOR_VALUE	opcodes/frv-desc.h	787;"	d
CGEN_ATTR_CGEN_INSN_FR_ACCESS_VALUE	opcodes/frv-desc.h	801;"	d
CGEN_ATTR_CGEN_INSN_ILLSLOT_VALUE	sim/sh64/sh-desc.h	277;"	d
CGEN_ATTR_CGEN_INSN_IMM3_VALUE	opcodes/epiphany-desc.h	380;"	d
CGEN_ATTR_CGEN_INSN_IMM8_VALUE	opcodes/epiphany-desc.h	381;"	d
CGEN_ATTR_CGEN_INSN_IO_INSN_VALUE	opcodes/mt-desc.h	276;"	d
CGEN_ATTR_CGEN_INSN_ISA_VALUE	opcodes/m32c-desc.h	479;"	d
CGEN_ATTR_CGEN_INSN_ISA_VALUE	opcodes/mep-desc.h	318;"	d
CGEN_ATTR_CGEN_INSN_ISA_VALUE	sim/sh64/sh-desc.h	264;"	d
CGEN_ATTR_CGEN_INSN_JAL_HAZARD_VALUE	opcodes/mt-desc.h	278;"	d
CGEN_ATTR_CGEN_INSN_LATENCY_VALUE	opcodes/mep-desc.h	321;"	d
CGEN_ATTR_CGEN_INSN_LOAD_DELAY_VALUE	opcodes/iq2000-desc.h	325;"	d
CGEN_ATTR_CGEN_INSN_LOAD_DELAY_VALUE	opcodes/mt-desc.h	273;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/epiphany-desc.h	368;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/fr30-desc.h	279;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/frv-desc.h	782;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/ip2k-desc.h	263;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/iq2000-desc.h	313;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/lm32-desc.h	213;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/m32c-desc.h	478;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/m32r-desc.h	250;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/mep-desc.h	317;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/mt-desc.h	262;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/or1k-desc.h	651;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/xc16x-desc.h	406;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	opcodes/xstormy16-desc.h	299;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	sim/cris/cris-desc.h	347;"	d
CGEN_ATTR_CGEN_INSN_MACH_VALUE	sim/sh64/sh-desc.h	263;"	d
CGEN_ATTR_CGEN_INSN_MAY_TRAP_VALUE	opcodes/mep-desc.h	349;"	d
CGEN_ATTR_CGEN_INSN_MEMORY_ACCESS_VALUE	opcodes/mt-desc.h	274;"	d
CGEN_ATTR_CGEN_INSN_NON_EXCEPTING_VALUE	opcodes/frv-desc.h	799;"	d
CGEN_ATTR_CGEN_INSN_NOT_IN_DELAY_SLOT_VALUE	opcodes/fr30-desc.h	290;"	d
CGEN_ATTR_CGEN_INSN_NOT_IN_DELAY_SLOT_VALUE	opcodes/or1k-desc.h	663;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/epiphany-desc.h	377;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/fr30-desc.h	288;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/frv-desc.h	796;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/ip2k-desc.h	272;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/iq2000-desc.h	322;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/lm32-desc.h	222;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/m32c-desc.h	489;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/m32r-desc.h	260;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/mep-desc.h	332;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/mt-desc.h	271;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/or1k-desc.h	660;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/xc16x-desc.h	416;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	opcodes/xstormy16-desc.h	308;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	sim/cris/cris-desc.h	356;"	d
CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE	sim/sh64/sh-desc.h	275;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_ABS_INSN_VALUE	opcodes/mep-desc.h	339;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_AVE_INSN_VALUE	opcodes/mep-desc.h	340;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_BIT_INSN_VALUE	opcodes/mep-desc.h	334;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_CLIP_INSN_VALUE	opcodes/mep-desc.h	342;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_CP64_INSN_VALUE	opcodes/mep-desc.h	347;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_CP_INSN_VALUE	opcodes/mep-desc.h	346;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_DEBUG_INSN_VALUE	opcodes/mep-desc.h	337;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_DIV_INSN_VALUE	opcodes/mep-desc.h	336;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_DSP_INSN_VALUE	opcodes/mep-desc.h	345;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_LDZ_INSN_VALUE	opcodes/mep-desc.h	338;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_MINMAX_INSN_VALUE	opcodes/mep-desc.h	341;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_MUL_INSN_VALUE	opcodes/mep-desc.h	335;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_SAT_INSN_VALUE	opcodes/mep-desc.h	343;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_UCI_INSN_VALUE	opcodes/mep-desc.h	344;"	d
CGEN_ATTR_CGEN_INSN_OPTIONAL_VLIW64_VALUE	opcodes/mep-desc.h	348;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/epiphany-desc.h	378;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/fr30-desc.h	289;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/frv-desc.h	797;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/ip2k-desc.h	273;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/iq2000-desc.h	323;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/lm32-desc.h	223;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/m32c-desc.h	490;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/m32r-desc.h	261;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/mep-desc.h	333;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/mt-desc.h	272;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/or1k-desc.h	661;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/xc16x-desc.h	417;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	opcodes/xstormy16-desc.h	309;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	sim/cris/cris-desc.h	357;"	d
CGEN_ATTR_CGEN_INSN_PBB_VALUE	sim/sh64/sh-desc.h	276;"	d
CGEN_ATTR_CGEN_INSN_PIPE_VALUE	opcodes/m32r-desc.h	251;"	d
CGEN_ATTR_CGEN_INSN_PIPE_VALUE	opcodes/xc16x-desc.h	407;"	d
CGEN_ATTR_CGEN_INSN_PRESERVE_OVF_VALUE	opcodes/frv-desc.h	802;"	d
CGEN_ATTR_CGEN_INSN_PRIVILEGED_VALUE	opcodes/frv-desc.h	798;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/epiphany-desc.h	375;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/fr30-desc.h	286;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/frv-desc.h	794;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/ip2k-desc.h	270;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/iq2000-desc.h	320;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/lm32-desc.h	220;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/m32c-desc.h	487;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/m32r-desc.h	258;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/mep-desc.h	330;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/mt-desc.h	269;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/or1k-desc.h	658;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/xc16x-desc.h	414;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	opcodes/xstormy16-desc.h	306;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	sim/cris/cris-desc.h	354;"	d
CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE	sim/sh64/sh-desc.h	273;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/epiphany-desc.h	376;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/fr30-desc.h	287;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/frv-desc.h	795;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/ip2k-desc.h	271;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/iq2000-desc.h	321;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/lm32-desc.h	221;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/m32c-desc.h	488;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/m32r-desc.h	259;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/mep-desc.h	331;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/mt-desc.h	270;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/or1k-desc.h	659;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/xc16x-desc.h	415;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	opcodes/xstormy16-desc.h	307;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	sim/cris/cris-desc.h	355;"	d
CGEN_ATTR_CGEN_INSN_RELAXED_VALUE	sim/sh64/sh-desc.h	274;"	d
CGEN_ATTR_CGEN_INSN_RL_TYPE_VALUE	opcodes/m32c-desc.h	480;"	d
CGEN_ATTR_CGEN_INSN_SH4A_GROUP_VALUE	sim/sh64/sh-desc.h	266;"	d
CGEN_ATTR_CGEN_INSN_SH4_GROUP_VALUE	sim/sh64/sh-desc.h	265;"	d
CGEN_ATTR_CGEN_INSN_SHORT_INSN_VALUE	opcodes/epiphany-desc.h	379;"	d
CGEN_ATTR_CGEN_INSN_SKIPA_VALUE	opcodes/ip2k-desc.h	275;"	d
CGEN_ATTR_CGEN_INSN_SKIPA_VALUE	opcodes/mt-desc.h	283;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/epiphany-desc.h	373;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/fr30-desc.h	284;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/frv-desc.h	792;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/ip2k-desc.h	268;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/iq2000-desc.h	318;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/lm32-desc.h	218;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/m32c-desc.h	485;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/m32r-desc.h	256;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/mep-desc.h	328;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/mt-desc.h	267;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/or1k-desc.h	656;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/xc16x-desc.h	412;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	opcodes/xstormy16-desc.h	304;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	sim/cris/cris-desc.h	352;"	d
CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE	sim/sh64/sh-desc.h	271;"	d
CGEN_ATTR_CGEN_INSN_SLOTS_VALUE	opcodes/mep-desc.h	323;"	d
CGEN_ATTR_CGEN_INSN_SPECIAL_FLOAT_VALUE	opcodes/m32r-desc.h	265;"	d
CGEN_ATTR_CGEN_INSN_SPECIAL_M32R_VALUE	opcodes/m32r-desc.h	264;"	d
CGEN_ATTR_CGEN_INSN_SPECIAL_VALUE	opcodes/m32r-desc.h	263;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/epiphany-desc.h	371;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/fr30-desc.h	282;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/frv-desc.h	790;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/ip2k-desc.h	266;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/iq2000-desc.h	316;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/lm32-desc.h	216;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/m32c-desc.h	483;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/m32r-desc.h	254;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/mep-desc.h	326;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/mt-desc.h	265;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/or1k-desc.h	654;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/xc16x-desc.h	410;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	opcodes/xstormy16-desc.h	302;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	sim/cris/cris-desc.h	350;"	d
CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE	sim/sh64/sh-desc.h	269;"	d
CGEN_ATTR_CGEN_INSN_UNIT_VALUE	opcodes/frv-desc.h	783;"	d
CGEN_ATTR_CGEN_INSN_UNSUPPORTED_VALUE	opcodes/iq2000-desc.h	327;"	d
CGEN_ATTR_CGEN_INSN_USES_FRDRRR_VALUE	opcodes/mt-desc.h	280;"	d
CGEN_ATTR_CGEN_INSN_USES_FRDR_VALUE	opcodes/mt-desc.h	279;"	d
CGEN_ATTR_CGEN_INSN_USES_FRSR1_VALUE	opcodes/mt-desc.h	281;"	d
CGEN_ATTR_CGEN_INSN_USES_FRSR2_VALUE	opcodes/mt-desc.h	282;"	d
CGEN_ATTR_CGEN_INSN_USES_R31_VALUE	opcodes/iq2000-desc.h	331;"	d
CGEN_ATTR_CGEN_INSN_USES_RD_VALUE	opcodes/iq2000-desc.h	328;"	d
CGEN_ATTR_CGEN_INSN_USES_RS_VALUE	opcodes/iq2000-desc.h	329;"	d
CGEN_ATTR_CGEN_INSN_USES_RT_VALUE	opcodes/iq2000-desc.h	330;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/epiphany-desc.h	370;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/fr30-desc.h	281;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/frv-desc.h	789;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/ip2k-desc.h	265;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/iq2000-desc.h	315;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/lm32-desc.h	215;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/m32c-desc.h	482;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/m32r-desc.h	253;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/mep-desc.h	325;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/mt-desc.h	264;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/or1k-desc.h	653;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/xc16x-desc.h	409;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	opcodes/xstormy16-desc.h	301;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	sim/cris/cris-desc.h	349;"	d
CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE	sim/sh64/sh-desc.h	268;"	d
CGEN_ATTR_CGEN_INSN_VLIW32_NO_MATCHING_NOP_VALUE	opcodes/mep-desc.h	354;"	d
CGEN_ATTR_CGEN_INSN_VLIW64_NO_MATCHING_NOP_VALUE	opcodes/mep-desc.h	353;"	d
CGEN_ATTR_CGEN_INSN_VLIW_ALONE_VALUE	opcodes/mep-desc.h	350;"	d
CGEN_ATTR_CGEN_INSN_VLIW_NO_COP_NOP_VALUE	opcodes/mep-desc.h	352;"	d
CGEN_ATTR_CGEN_INSN_VLIW_NO_CORE_NOP_VALUE	opcodes/mep-desc.h	351;"	d
CGEN_ATTR_CGEN_INSN_VOLATILE_VALUE	opcodes/mep-desc.h	355;"	d
CGEN_ATTR_CGEN_INSN_YIELD_INSN_VALUE	opcodes/iq2000-desc.h	324;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/epiphany-desc.h	312;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/fr30-desc.h	234;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/frv-desc.h	724;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/ip2k-desc.h	228;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/iq2000-desc.h	271;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/lm32-desc.h	177;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/m32c-desc.h	221;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/m32r-desc.h	209;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/mep-desc.h	241;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/mt-desc.h	214;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/or1k-desc.h	611;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/xc16x-desc.h	351;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	opcodes/xstormy16-desc.h	258;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	sim/cris/cris-desc.h	305;"	d
CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE	sim/sh64/sh-desc.h	211;"	d
CGEN_ATTR_CGEN_OPERAND_ALIGN_VALUE	opcodes/mep-desc.h	238;"	d
CGEN_ATTR_CGEN_OPERAND_CDATA_VALUE	opcodes/mep-desc.h	237;"	d
CGEN_ATTR_CGEN_OPERAND_DOT_PREFIX_VALUE	opcodes/xc16x-desc.h	359;"	d
CGEN_ATTR_CGEN_OPERAND_HASH_PREFIX_VALUE	opcodes/fr30-desc.h	240;"	d
CGEN_ATTR_CGEN_OPERAND_HASH_PREFIX_VALUE	opcodes/frv-desc.h	730;"	d
CGEN_ATTR_CGEN_OPERAND_HASH_PREFIX_VALUE	opcodes/xc16x-desc.h	358;"	d
CGEN_ATTR_CGEN_OPERAND_ISA_VALUE	opcodes/m32c-desc.h	217;"	d
CGEN_ATTR_CGEN_OPERAND_ISA_VALUE	opcodes/mep-desc.h	236;"	d
CGEN_ATTR_CGEN_OPERAND_ISA_VALUE	sim/sh64/sh-desc.h	208;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/epiphany-desc.h	309;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/fr30-desc.h	231;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/frv-desc.h	721;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/ip2k-desc.h	225;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/iq2000-desc.h	268;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/lm32-desc.h	174;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/m32c-desc.h	216;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/m32r-desc.h	206;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/mep-desc.h	235;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/mt-desc.h	211;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/or1k-desc.h	608;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/xc16x-desc.h	348;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	opcodes/xstormy16-desc.h	255;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	sim/cris/cris-desc.h	302;"	d
CGEN_ATTR_CGEN_OPERAND_MACH_VALUE	sim/sh64/sh-desc.h	207;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/epiphany-desc.h	315;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/fr30-desc.h	237;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/frv-desc.h	727;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/ip2k-desc.h	231;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/iq2000-desc.h	274;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/lm32-desc.h	180;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/m32c-desc.h	224;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/m32r-desc.h	212;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/mep-desc.h	244;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/mt-desc.h	217;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/or1k-desc.h	614;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/xc16x-desc.h	354;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	opcodes/xstormy16-desc.h	261;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	sim/cris/cris-desc.h	308;"	d
CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE	sim/sh64/sh-desc.h	214;"	d
CGEN_ATTR_CGEN_OPERAND_PAG_PREFIX_VALUE	opcodes/xc16x-desc.h	361;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/epiphany-desc.h	311;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/fr30-desc.h	233;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/frv-desc.h	723;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/ip2k-desc.h	227;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/iq2000-desc.h	270;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/lm32-desc.h	176;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/m32c-desc.h	220;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/m32r-desc.h	208;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/mep-desc.h	240;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/mt-desc.h	213;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/or1k-desc.h	610;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/xc16x-desc.h	350;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	opcodes/xstormy16-desc.h	257;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	sim/cris/cris-desc.h	304;"	d
CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE	sim/sh64/sh-desc.h	210;"	d
CGEN_ATTR_CGEN_OPERAND_POF_PREFIX_VALUE	opcodes/xc16x-desc.h	360;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/epiphany-desc.h	316;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/fr30-desc.h	238;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/frv-desc.h	728;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/ip2k-desc.h	232;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/iq2000-desc.h	275;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/lm32-desc.h	181;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/m32c-desc.h	225;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/m32r-desc.h	213;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/mep-desc.h	245;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/mt-desc.h	218;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/or1k-desc.h	615;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/xc16x-desc.h	355;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	opcodes/xstormy16-desc.h	262;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	sim/cris/cris-desc.h	309;"	d
CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE	sim/sh64/sh-desc.h	215;"	d
CGEN_ATTR_CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW_VALUE	opcodes/mep-desc.h	247;"	d
CGEN_ATTR_CGEN_OPERAND_RELOC_VALUE	opcodes/epiphany-desc.h	318;"	d
CGEN_ATTR_CGEN_OPERAND_RELOC_VALUE	opcodes/m32r-desc.h	215;"	d
CGEN_ATTR_CGEN_OPERAND_RELOC_VALUE	opcodes/xc16x-desc.h	357;"	d
CGEN_ATTR_CGEN_OPERAND_RL_TYPE_VALUE	opcodes/m32c-desc.h	218;"	d
CGEN_ATTR_CGEN_OPERAND_SEG_PREFIX_VALUE	opcodes/xc16x-desc.h	363;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/epiphany-desc.h	317;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/fr30-desc.h	239;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/frv-desc.h	729;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/ip2k-desc.h	233;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/iq2000-desc.h	276;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/lm32-desc.h	182;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/m32c-desc.h	226;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/m32r-desc.h	214;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/mep-desc.h	246;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/mt-desc.h	219;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/or1k-desc.h	616;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/xc16x-desc.h	356;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	opcodes/xstormy16-desc.h	263;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	sim/cris/cris-desc.h	310;"	d
CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE	sim/sh64/sh-desc.h	216;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/epiphany-desc.h	314;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/fr30-desc.h	236;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/frv-desc.h	726;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/ip2k-desc.h	230;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/iq2000-desc.h	273;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/lm32-desc.h	179;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/m32c-desc.h	223;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/m32r-desc.h	211;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/mep-desc.h	243;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/mt-desc.h	216;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/or1k-desc.h	613;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/xc16x-desc.h	353;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	opcodes/xstormy16-desc.h	260;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	sim/cris/cris-desc.h	307;"	d
CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE	sim/sh64/sh-desc.h	213;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/epiphany-desc.h	313;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/fr30-desc.h	235;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/frv-desc.h	725;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/ip2k-desc.h	229;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/iq2000-desc.h	272;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/lm32-desc.h	178;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/m32c-desc.h	222;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/m32r-desc.h	210;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/mep-desc.h	242;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/mt-desc.h	215;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/or1k-desc.h	612;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/xc16x-desc.h	352;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	opcodes/xstormy16-desc.h	259;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	sim/cris/cris-desc.h	306;"	d
CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE	sim/sh64/sh-desc.h	212;"	d
CGEN_ATTR_CGEN_OPERAND_SOF_PREFIX_VALUE	opcodes/xc16x-desc.h	362;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/epiphany-desc.h	310;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/fr30-desc.h	232;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/frv-desc.h	722;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/ip2k-desc.h	226;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/iq2000-desc.h	269;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/lm32-desc.h	175;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/m32c-desc.h	219;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/m32r-desc.h	207;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/mep-desc.h	239;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/mt-desc.h	212;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/or1k-desc.h	609;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/xc16x-desc.h	349;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	opcodes/xstormy16-desc.h	256;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	sim/cris/cris-desc.h	303;"	d
CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE	sim/sh64/sh-desc.h	209;"	d
CGEN_ATTR_ENTRY	include/opcode/cgen.h	/^} CGEN_ATTR_ENTRY;$/;"	t	typeref:struct:__anon1382
CGEN_ATTR_MASK	include/opcode/cgen.h	159;"	d
CGEN_ATTR_NBOOL_OFFSET	include/opcode/cgen.h	155;"	d
CGEN_ATTR_TABLE	include/opcode/cgen.h	/^} CGEN_ATTR_TABLE;$/;"	t	typeref:struct:__anon1383
CGEN_ATTR_TYPE	include/opcode/cgen.h	145;"	d
CGEN_ATTR_VALUE	include/opcode/cgen.h	171;"	d
CGEN_ATTR_VALUE_BITSET_TYPE	include/opcode/cgen.h	/^typedef CGEN_BITSET     CGEN_ATTR_VALUE_BITSET_TYPE;$/;"	t
CGEN_ATTR_VALUE_ENUM_TYPE	include/opcode/cgen.h	/^typedef int             CGEN_ATTR_VALUE_ENUM_TYPE;$/;"	t
CGEN_ATTR_VALUE_TYPE	include/opcode/cgen.h	/^} CGEN_ATTR_VALUE_TYPE;$/;"	t	typeref:union:__anon1380
CGEN_BASIC_MODES_H	include/cgen/basic-modes.h	23;"	d
CGEN_BASIC_OPS_H	include/cgen/basic-ops.h	23;"	d
CGEN_BFD_ARCH	opcodes/epiphany-dis.c	607;"	d	file:
CGEN_BFD_ARCH	opcodes/fr30-dis.c	628;"	d	file:
CGEN_BFD_ARCH	opcodes/frv-dis.c	725;"	d	file:
CGEN_BFD_ARCH	opcodes/ip2k-dis.c	617;"	d	file:
CGEN_BFD_ARCH	opcodes/iq2000-dis.c	518;"	d	file:
CGEN_BFD_ARCH	opcodes/lm32-dis.c	476;"	d	file:
CGEN_BFD_ARCH	opcodes/m32c-dis.c	1220;"	d	file:
CGEN_BFD_ARCH	opcodes/m32r-dis.c	608;"	d	file:
CGEN_BFD_ARCH	opcodes/mep-dis.c	1516;"	d	file:
CGEN_BFD_ARCH	opcodes/mt-dis.c	619;"	d	file:
CGEN_BFD_ARCH	opcodes/or1k-dis.c	470;"	d	file:
CGEN_BFD_ARCH	opcodes/xc16x-dis.c	749;"	d	file:
CGEN_BFD_ARCH	opcodes/xstormy16-dis.c	497;"	d	file:
CGEN_BITSET	include/cgen/bitset.h	/^} CGEN_BITSET;$/;"	t	typeref:struct:cgen_bitset
CGEN_BITSET_ATTR_VALUE	include/opcode/cgen.h	175;"	d
CGEN_BITSET_H	include/cgen/bitset.h	22;"	d
CGEN_BI_WRITE	sim/common/cgen-par.h	/^  CGEN_BI_WRITE, CGEN_QI_WRITE, CGEN_SI_WRITE, CGEN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_BOOL_ATTR	include/opcode/cgen.h	163;"	d
CGEN_CPU	sim/common/cgen-cpu.h	/^} CGEN_CPU;$/;"	t	typeref:struct:__anon627
CGEN_CPU_DESC	include/opcode/cgen.h	/^typedef struct cgen_cpu_desc *CGEN_CPU_DESC;$/;"	t	typeref:struct:cgen_cpu_desc
CGEN_CPU_ENDIAN	include/opcode/cgen.h	1211;"	d
CGEN_CPU_EXTRACT_OPERAND	include/opcode/cgen.h	1298;"	d
CGEN_CPU_FPU	sim/common/cgen-cpu.h	86;"	d
CGEN_CPU_GET_INT_OPERAND	include/opcode/cgen.h	1323;"	d
CGEN_CPU_GET_VMA_OPERAND	include/opcode/cgen.h	1325;"	d
CGEN_CPU_H	sim/common/cgen-cpu.h	21;"	d
CGEN_CPU_INSERT_OPERAND	include/opcode/cgen.h	1297;"	d
CGEN_CPU_INSN_ENDIAN	include/opcode/cgen.h	1215;"	d
CGEN_CPU_INSN_TABLE	include/opcode/cgen.h	1263;"	d
CGEN_CPU_ISAS	include/opcode/cgen.h	1207;"	d
CGEN_CPU_OPEN_BFDMACH	include/opcode/cgen.h	/^  CGEN_CPU_OPEN_BFDMACH,$/;"	e	enum:cgen_cpu_open_arg
CGEN_CPU_OPEN_END	include/opcode/cgen.h	/^  CGEN_CPU_OPEN_END,$/;"	e	enum:cgen_cpu_open_arg
CGEN_CPU_OPEN_ENDIAN	include/opcode/cgen.h	/^  CGEN_CPU_OPEN_ENDIAN$/;"	e	enum:cgen_cpu_open_arg
CGEN_CPU_OPEN_ISAS	include/opcode/cgen.h	/^  CGEN_CPU_OPEN_ISAS,$/;"	e	enum:cgen_cpu_open_arg
CGEN_CPU_OPEN_MACHS	include/opcode/cgen.h	/^  CGEN_CPU_OPEN_MACHS,$/;"	e	enum:cgen_cpu_open_arg
CGEN_CPU_PARSE_OPERAND	include/opcode/cgen.h	1296;"	d
CGEN_CPU_PRINT_OPERAND	include/opcode/cgen.h	1299;"	d
CGEN_CPU_SET_FIELDS_BITSIZE	include/opcode/cgen.h	1307;"	d
CGEN_CPU_SET_INT_OPERAND	include/opcode/cgen.h	1324;"	d
CGEN_CPU_SET_VMA_OPERAND	include/opcode/cgen.h	1326;"	d
CGEN_CPU_SIZEOF_FIELDS	include/opcode/cgen.h	1303;"	d
CGEN_CPU_TABLE	include/opcode/cgen.h	/^} CGEN_CPU_TABLE;$/;"	t	typeref:struct:cgen_cpu_desc
CGEN_DEFS_H	sim/common/cgen-defs.h	21;"	d
CGEN_DISASSEMBLER	sim/common/cgen-cpu.h	/^typedef void (CGEN_DISASSEMBLER) (SIM_CPU *, const CGEN_INSN *,$/;"	t
CGEN_DIS_HASH	opcodes/epiphany-opc.c	3957;"	d	file:
CGEN_DIS_HASH	opcodes/epiphany-opc.h	65;"	d
CGEN_DIS_HASH	opcodes/epiphany-opc.h	68;"	d
CGEN_DIS_HASH	opcodes/fr30-opc.c	1294;"	d	file:
CGEN_DIS_HASH	opcodes/fr30-opc.h	38;"	d
CGEN_DIS_HASH	opcodes/fr30-opc.h	39;"	d
CGEN_DIS_HASH	opcodes/frv-opc.c	6160;"	d	file:
CGEN_DIS_HASH	opcodes/frv-opc.h	37;"	d
CGEN_DIS_HASH	opcodes/frv-opc.h	38;"	d
CGEN_DIS_HASH	opcodes/ip2k-opc.c	825;"	d	file:
CGEN_DIS_HASH	opcodes/ip2k-opc.h	44;"	d
CGEN_DIS_HASH	opcodes/iq2000-opc.c	3379;"	d	file:
CGEN_DIS_HASH	opcodes/iq2000-opc.h	41;"	d
CGEN_DIS_HASH	opcodes/lm32-opc.c	777;"	d	file:
CGEN_DIS_HASH	opcodes/lm32-opc.h	39;"	d
CGEN_DIS_HASH	opcodes/m32c-opc.c	80146;"	d	file:
CGEN_DIS_HASH	opcodes/m32c-opc.h	42;"	d
CGEN_DIS_HASH	opcodes/m32r-opc.c	1730;"	d	file:
CGEN_DIS_HASH	opcodes/m32r-opc.h	37;"	d
CGEN_DIS_HASH	opcodes/m32r-opc.h	47;"	d
CGEN_DIS_HASH	opcodes/mep-opc.c	6351;"	d	file:
CGEN_DIS_HASH	opcodes/mep-opc.h	38;"	d
CGEN_DIS_HASH	opcodes/mep-opc.h	39;"	d
CGEN_DIS_HASH	opcodes/mt-opc.c	848;"	d	file:
CGEN_DIS_HASH	opcodes/mt-opc.h	44;"	d
CGEN_DIS_HASH	opcodes/or1k-opc.c	1003;"	d	file:
CGEN_DIS_HASH	opcodes/or1k-opc.h	37;"	d
CGEN_DIS_HASH	opcodes/or1k-opc.h	38;"	d
CGEN_DIS_HASH	opcodes/xc16x-opc.c	2974;"	d	file:
CGEN_DIS_HASH	opcodes/xc16x-opc.h	36;"	d
CGEN_DIS_HASH	opcodes/xstormy16-opc.c	1098;"	d	file:
CGEN_DIS_HASH	opcodes/xstormy16-opc.h	41;"	d
CGEN_DIS_HASH_P	opcodes/epiphany-opc.c	3919;"	d	file:
CGEN_DIS_HASH_P	opcodes/fr30-opc.c	1256;"	d	file:
CGEN_DIS_HASH_P	opcodes/frv-opc.c	6122;"	d	file:
CGEN_DIS_HASH_P	opcodes/ip2k-opc.c	787;"	d	file:
CGEN_DIS_HASH_P	opcodes/iq2000-opc.c	3341;"	d	file:
CGEN_DIS_HASH_P	opcodes/lm32-opc.c	739;"	d	file:
CGEN_DIS_HASH_P	opcodes/m32c-opc.c	80108;"	d	file:
CGEN_DIS_HASH_P	opcodes/m32r-opc.c	1692;"	d	file:
CGEN_DIS_HASH_P	opcodes/mep-opc.c	6313;"	d	file:
CGEN_DIS_HASH_P	opcodes/mt-opc.c	810;"	d	file:
CGEN_DIS_HASH_P	opcodes/or1k-opc.c	965;"	d	file:
CGEN_DIS_HASH_P	opcodes/xc16x-opc.c	2936;"	d	file:
CGEN_DIS_HASH_P	opcodes/xstormy16-opc.c	1060;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/epiphany-opc.c	3956;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/epiphany-opc.h	59;"	d
CGEN_DIS_HASH_SIZE	opcodes/epiphany-opc.h	63;"	d
CGEN_DIS_HASH_SIZE	opcodes/epiphany-opc.h	67;"	d
CGEN_DIS_HASH_SIZE	opcodes/fr30-opc.c	1293;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/fr30-opc.h	36;"	d
CGEN_DIS_HASH_SIZE	opcodes/fr30-opc.h	37;"	d
CGEN_DIS_HASH_SIZE	opcodes/frv-opc.c	6159;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/frv-opc.h	35;"	d
CGEN_DIS_HASH_SIZE	opcodes/frv-opc.h	36;"	d
CGEN_DIS_HASH_SIZE	opcodes/ip2k-opc.c	824;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/ip2k-opc.h	43;"	d
CGEN_DIS_HASH_SIZE	opcodes/iq2000-opc.c	3378;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/iq2000-opc.h	40;"	d
CGEN_DIS_HASH_SIZE	opcodes/lm32-opc.c	776;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/lm32-opc.h	38;"	d
CGEN_DIS_HASH_SIZE	opcodes/m32c-opc.c	80145;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/m32c-opc.h	41;"	d
CGEN_DIS_HASH_SIZE	opcodes/m32r-opc.c	1729;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/m32r-opc.h	35;"	d
CGEN_DIS_HASH_SIZE	opcodes/m32r-opc.h	36;"	d
CGEN_DIS_HASH_SIZE	opcodes/mep-opc.c	6350;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/mep-opc.h	35;"	d
CGEN_DIS_HASH_SIZE	opcodes/mep-opc.h	36;"	d
CGEN_DIS_HASH_SIZE	opcodes/mt-opc.c	847;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/mt-opc.h	43;"	d
CGEN_DIS_HASH_SIZE	opcodes/or1k-opc.c	1002;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/or1k-opc.h	35;"	d
CGEN_DIS_HASH_SIZE	opcodes/or1k-opc.h	36;"	d
CGEN_DIS_HASH_SIZE	opcodes/xc16x-opc.c	2973;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/xc16x-opc.h	35;"	d
CGEN_DIS_HASH_SIZE	opcodes/xstormy16-opc.c	1097;"	d	file:
CGEN_DIS_HASH_SIZE	opcodes/xstormy16-opc.h	40;"	d
CGEN_DIS_LOOKUP_INSN	include/opcode/cgen.h	1192;"	d
CGEN_DIS_NEXT_INSN	include/opcode/cgen.h	1193;"	d
CGEN_ENDIAN_BIG	include/opcode/cgen.h	/^  CGEN_ENDIAN_BIG$/;"	e	enum:cgen_endian
CGEN_ENDIAN_LITTLE	include/opcode/cgen.h	/^  CGEN_ENDIAN_LITTLE,$/;"	e	enum:cgen_endian
CGEN_ENDIAN_UNKNOWN	include/opcode/cgen.h	/^  CGEN_ENDIAN_UNKNOWN,$/;"	e	enum:cgen_endian
CGEN_ENGINE_H	sim/common/cgen-engine.h	50;"	d
CGEN_EXTRACT_FN	include/opcode/cgen.h	1336;"	d
CGEN_EXTRACT_INFO	include/opcode/cgen.h	/^} CGEN_EXTRACT_INFO;$/;"	t	typeref:struct:__anon1386
CGEN_FIELDS	include/opcode/cgen.h	/^typedef struct cgen_fields CGEN_FIELDS;$/;"	t	typeref:struct:cgen_fields
CGEN_FIELDS_BITSIZE	include/opcode/cgen.h	251;"	d
CGEN_FN_DF_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_DI_WRITE, CGEN_FN_DF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_DI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_DI_WRITE, CGEN_FN_DF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_HI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_HI_WRITE, CGEN_FN_SI_WRITE, CGEN_FN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_DF_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_DI_WRITE, CGEN_FN_MEM_DF_WRITE, CGEN_FN_MEM_XI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_DI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_DI_WRITE, CGEN_FN_MEM_DF_WRITE, CGEN_FN_MEM_XI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_HI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_QI_WRITE, CGEN_FN_MEM_HI_WRITE, CGEN_FN_MEM_SI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_QI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_QI_WRITE, CGEN_FN_MEM_HI_WRITE, CGEN_FN_MEM_SI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_SI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_QI_WRITE, CGEN_FN_MEM_HI_WRITE, CGEN_FN_MEM_SI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_MEM_XI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_MEM_DI_WRITE, CGEN_FN_MEM_DF_WRITE, CGEN_FN_MEM_XI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_PC_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_XI_WRITE, CGEN_FN_PC_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_SF_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_HI_WRITE, CGEN_FN_SI_WRITE, CGEN_FN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_SI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_HI_WRITE, CGEN_FN_SI_WRITE, CGEN_FN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FN_XI_WRITE	sim/common/cgen-par.h	/^  CGEN_FN_XI_WRITE, CGEN_FN_PC_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_FPCONV_KIND	sim/common/cgen-fpu.h	/^} CGEN_FPCONV_KIND;$/;"	t	typeref:enum:__anon616
CGEN_FPU	sim/common/cgen-fpu.h	/^} CGEN_FPU;$/;"	t	typeref:struct:__anon617
CGEN_FPU_ERROR_FN	sim/common/cgen-fpu.h	/^typedef void (CGEN_FPU_ERROR_FN) (CGEN_FPU*, int);$/;"	t
CGEN_FPU_H	sim/common/cgen-fpu.h	6;"	d
CGEN_FP_CMP	sim/common/cgen-fpu.h	/^} CGEN_FP_CMP;$/;"	t	typeref:enum:__anon618
CGEN_FP_OPS	sim/common/cgen-fpu.h	/^typedef struct cgen_fp_ops CGEN_FP_OPS;$/;"	t	typeref:struct:cgen_fp_ops
CGEN_HW_ATTR	opcodes/epiphany-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/fr30-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/frv-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/ip2k-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/iq2000-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/lm32-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/m32c-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/m32r-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/mep-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/mt-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/or1k-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/xc16x-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	opcodes/xstormy16-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	sim/cris/cris-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTR	sim/sh64/sh-desc.h	/^} CGEN_HW_ATTR;$/;"	t	typeref:enum:cgen_hw_attr
CGEN_HW_ATTRS	include/opcode/cgen.h	451;"	d
CGEN_HW_ATTR_VALUE	include/opcode/cgen.h	456;"	d
CGEN_HW_CACHE_ADDR	opcodes/epiphany-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/fr30-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/frv-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/ip2k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/iq2000-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/lm32-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/m32c-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/m32r-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/mep-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/mt-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/or1k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/xc16x-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	opcodes/xstormy16-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	sim/cris/cris-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_CACHE_ADDR	sim/sh64/sh-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/epiphany-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/fr30-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/frv-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/ip2k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/iq2000-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/lm32-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/m32c-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/m32r-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/mep-desc.h	/^ , CGEN_HW_IS_FLOAT, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/mt-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/or1k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/xc16x-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	sim/cris/cris-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_BOOLS	sim/sh64/sh-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_HW_RL_TYPE, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_HW_ISA, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_END_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_ENTRY	include/opcode/cgen.h	/^} CGEN_HW_ENTRY;$/;"	t	typeref:struct:__anon1387
CGEN_HW_ISA	opcodes/m32c-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_ISA	opcodes/mep-desc.h	/^ , CGEN_HW_ISA, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_ISA	sim/sh64/sh-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_IS_FLOAT	opcodes/mep-desc.h	/^ , CGEN_HW_IS_FLOAT, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/epiphany-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/fr30-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/frv-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/ip2k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/iq2000-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/lm32-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/m32c-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/m32r-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/mep-desc.h	/^ , CGEN_HW_IS_FLOAT, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/mt-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/or1k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/xc16x-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	opcodes/xstormy16-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	sim/cris/cris-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_MACH	sim/sh64/sh-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_MAX	include/opcode/cgen.h	/^enum cgen_hw_type { CGEN_HW_MAX };$/;"	e	enum:cgen_hw_type
CGEN_HW_NBOOL_ATTRS	include/opcode/cgen.h	448;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/epiphany-desc.h	263;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/fr30-desc.h	195;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/frv-desc.h	679;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/ip2k-desc.h	193;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/iq2000-desc.h	238;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/lm32-desc.h	143;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/m32c-desc.h	166;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/m32r-desc.h	172;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/mep-desc.h	200;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/mt-desc.h	181;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/or1k-desc.h	419;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/xc16x-desc.h	311;"	d
CGEN_HW_NBOOL_ATTRS	opcodes/xstormy16-desc.h	222;"	d
CGEN_HW_NBOOL_ATTRS	sim/cris/cris-desc.h	262;"	d
CGEN_HW_NBOOL_ATTRS	sim/sh64/sh-desc.h	167;"	d
CGEN_HW_PC	opcodes/epiphany-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/fr30-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/frv-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/ip2k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/iq2000-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/lm32-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/m32c-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/m32r-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/mep-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/mt-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/or1k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/xc16x-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	opcodes/xstormy16-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	sim/cris/cris-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PC	sim/sh64/sh-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/epiphany-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/fr30-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/frv-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/ip2k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/iq2000-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/lm32-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/m32c-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/m32r-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/mep-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/mt-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/or1k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/xc16x-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	opcodes/xstormy16-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	sim/cris/cris-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_PROFILE	sim/sh64/sh-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_RL_TYPE	opcodes/m32c-desc.h	/^ , CGEN_HW_RL_TYPE, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_HW_IS_FLOAT, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS$/;"	e	enum:cgen_hw_attr
CGEN_HW_START_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_ISA$/;"	e	enum:cgen_hw_attr
CGEN_HW_TABLE	include/opcode/cgen.h	/^} CGEN_HW_TABLE;$/;"	t	typeref:struct:__anon1388
CGEN_HW_TYPE	opcodes/epiphany-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/fr30-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/frv-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/ip2k-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/iq2000-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/lm32-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/m32c-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/m32r-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/mep-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/mt-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/or1k-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/xc16x-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	opcodes/xstormy16-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	sim/cris/cris-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_TYPE	sim/sh64/sh-desc.h	/^} CGEN_HW_TYPE;$/;"	t	typeref:enum:cgen_hw_type
CGEN_HW_VIRTUAL	opcodes/epiphany-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/fr30-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/frv-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/ip2k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/iq2000-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/lm32-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/m32c-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/m32r-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/mep-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/mt-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/or1k-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/xc16x-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	opcodes/xstormy16-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	sim/cris/cris-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_HW_VIRTUAL	sim/sh64/sh-desc.h	/^  CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE$/;"	e	enum:cgen_hw_attr
CGEN_IBASE	include/opcode/cgen.h	/^} CGEN_IBASE;$/;"	t	typeref:struct:__anon1399
CGEN_IFLD	include/opcode/cgen.h	/^} CGEN_IFLD;$/;"	t	typeref:struct:cgen_ifld
CGEN_IFLD_ABS_ADDR	opcodes/epiphany-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/fr30-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/frv-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/ip2k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/iq2000-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/lm32-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/m32c-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/m32r-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/mep-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/mt-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/or1k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/xc16x-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	opcodes/xstormy16-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	sim/cris/cris-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ABS_ADDR	sim/sh64/sh-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/epiphany-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/fr30-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/frv-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/ip2k-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/iq2000-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/lm32-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/m32c-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/m32r-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/mep-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/mt-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/or1k-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/xc16x-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	opcodes/xstormy16-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	sim/cris/cris-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTR	sim/sh64/sh-desc.h	/^} CGEN_IFLD_ATTR;$/;"	t	typeref:enum:cgen_ifld_attr
CGEN_IFLD_ATTRS	include/opcode/cgen.h	859;"	d
CGEN_IFLD_ATTR_VALUE	include/opcode/cgen.h	863;"	d
CGEN_IFLD_END_BOOLS	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/fr30-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/frv-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/lm32-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/m32c-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/m32r-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/mep-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/mt-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/or1k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	sim/cris/cris-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_BOOLS	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_RL_TYPE, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_END_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ISA	opcodes/m32c-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_RL_TYPE, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ISA	opcodes/mep-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_ISA	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_LENGTH	include/opcode/cgen.h	853;"	d
CGEN_IFLD_MACH	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/fr30-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/frv-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/lm32-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/m32c-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_RL_TYPE, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/m32r-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/mep-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/mt-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/or1k-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	sim/cris/cris-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_MACH	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_NAME	include/opcode/cgen.h	835;"	d
CGEN_IFLD_NBOOL_ATTRS	include/opcode/cgen.h	856;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/epiphany-desc.h	220;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/fr30-desc.h	158;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/frv-desc.h	626;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/ip2k-desc.h	162;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/iq2000-desc.h	202;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/lm32-desc.h	113;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/m32c-desc.h	97;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/m32r-desc.h	137;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/mep-desc.h	132;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/mt-desc.h	135;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/or1k-desc.h	383;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/xc16x-desc.h	270;"	d
CGEN_IFLD_NBOOL_ATTRS	opcodes/xstormy16-desc.h	186;"	d
CGEN_IFLD_NBOOL_ATTRS	sim/cris/cris-desc.h	229;"	d
CGEN_IFLD_NBOOL_ATTRS	sim/sh64/sh-desc.h	124;"	d
CGEN_IFLD_NUM	include/opcode/cgen.h	831;"	d
CGEN_IFLD_PCREL_ADDR	opcodes/epiphany-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/fr30-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/frv-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/ip2k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/iq2000-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/lm32-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/m32c-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/m32r-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/mep-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/mt-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/or1k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/xc16x-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	opcodes/xstormy16-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	sim/cris/cris-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_PCREL_ADDR	sim/sh64/sh-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RELOC	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RELOC	opcodes/m32r-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RELOC	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/epiphany-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/fr30-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/frv-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/ip2k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/iq2000-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/lm32-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/m32c-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/m32r-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/mep-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/mt-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/or1k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/xc16x-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	opcodes/xstormy16-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	sim/cris/cris-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RESERVED	sim/sh64/sh-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_RL_TYPE	opcodes/m32c-desc.h	/^ , CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_RL_TYPE, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/fr30-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/frv-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/lm32-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/m32c-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/m32r-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/mep-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/mt-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/or1k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	sim/cris/cris-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGNED	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/fr30-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/frv-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/lm32-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/m32c-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/m32r-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/mep-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/mt-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/or1k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_RELOC, CGEN_IFLD_END_BOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	sim/cris/cris-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_SIGN_OPT	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START	include/opcode/cgen.h	849;"	d
CGEN_IFLD_START_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_IFLD_START_NBOOLS = 31, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_START_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/epiphany-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/fr30-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/frv-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/ip2k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/iq2000-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/lm32-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/m32c-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/m32r-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/mep-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/mt-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/or1k-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/xc16x-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	opcodes/xstormy16-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	sim/cris/cris-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_VIRTUAL	sim/sh64/sh-desc.h	/^  CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED$/;"	e	enum:cgen_ifld_attr
CGEN_IFLD_WORD_OFFSET	include/opcode/cgen.h	840;"	d
CGEN_IFLD_WORD_SIZE	include/opcode/cgen.h	844;"	d
CGEN_IFMT	include/opcode/cgen.h	/^} CGEN_IFMT;$/;"	t	typeref:struct:__anon1396
CGEN_IFMT_IFLD	include/opcode/cgen.h	/^} CGEN_IFMT_IFLD;$/;"	t	typeref:struct:__anon1395
CGEN_IFMT_IFLDS	include/opcode/cgen.h	924;"	d
CGEN_IFMT_IFLD_IFLD	include/opcode/cgen.h	885;"	d
CGEN_IFMT_LENGTH	include/opcode/cgen.h	912;"	d
CGEN_IFMT_MASK	include/opcode/cgen.h	919;"	d
CGEN_IFMT_MASK_LENGTH	include/opcode/cgen.h	908;"	d
CGEN_INIT_EXTRACT	opcodes/epiphany-opc.h	223;"	d
CGEN_INIT_EXTRACT	opcodes/fr30-opc.h	148;"	d
CGEN_INIT_EXTRACT	opcodes/frv-opc.h	384;"	d
CGEN_INIT_EXTRACT	opcodes/ip2k-opc.h	115;"	d
CGEN_INIT_EXTRACT	opcodes/iq2000-opc.h	178;"	d
CGEN_INIT_EXTRACT	opcodes/lm32-opc.h	102;"	d
CGEN_INIT_EXTRACT	opcodes/m32c-opc.h	3241;"	d
CGEN_INIT_EXTRACT	opcodes/m32r-opc.h	141;"	d
CGEN_INIT_EXTRACT	opcodes/mep-opc.h	514;"	d
CGEN_INIT_EXTRACT	opcodes/mt-opc.h	176;"	d
CGEN_INIT_EXTRACT	opcodes/or1k-opc.h	132;"	d
CGEN_INIT_EXTRACT	opcodes/xc16x-opc.h	222;"	d
CGEN_INIT_EXTRACT	opcodes/xstormy16-opc.h	135;"	d
CGEN_INIT_EXTRACT	sim/cris/cris-opc.h	146;"	d
CGEN_INIT_EXTRACT	sim/sh64/sh-opc.h	206;"	d
CGEN_INIT_INSERT	opcodes/epiphany-opc.h	220;"	d
CGEN_INIT_INSERT	opcodes/fr30-opc.h	145;"	d
CGEN_INIT_INSERT	opcodes/frv-opc.h	381;"	d
CGEN_INIT_INSERT	opcodes/ip2k-opc.h	112;"	d
CGEN_INIT_INSERT	opcodes/iq2000-opc.h	175;"	d
CGEN_INIT_INSERT	opcodes/lm32-opc.h	99;"	d
CGEN_INIT_INSERT	opcodes/m32c-opc.h	3238;"	d
CGEN_INIT_INSERT	opcodes/m32r-opc.h	138;"	d
CGEN_INIT_INSERT	opcodes/mep-opc.h	511;"	d
CGEN_INIT_INSERT	opcodes/mt-opc.h	173;"	d
CGEN_INIT_INSERT	opcodes/or1k-opc.h	129;"	d
CGEN_INIT_INSERT	opcodes/xc16x-opc.h	219;"	d
CGEN_INIT_INSERT	opcodes/xstormy16-opc.h	132;"	d
CGEN_INIT_INSERT	sim/cris/cris-opc.h	143;"	d
CGEN_INIT_INSERT	sim/sh64/sh-opc.h	203;"	d
CGEN_INIT_PARSE	opcodes/epiphany-opc.h	217;"	d
CGEN_INIT_PARSE	opcodes/fr30-opc.h	142;"	d
CGEN_INIT_PARSE	opcodes/frv-opc.h	378;"	d
CGEN_INIT_PARSE	opcodes/ip2k-opc.h	109;"	d
CGEN_INIT_PARSE	opcodes/iq2000-opc.h	172;"	d
CGEN_INIT_PARSE	opcodes/lm32-opc.h	96;"	d
CGEN_INIT_PARSE	opcodes/m32c-opc.h	3235;"	d
CGEN_INIT_PARSE	opcodes/m32r-opc.h	135;"	d
CGEN_INIT_PARSE	opcodes/mep-opc.h	508;"	d
CGEN_INIT_PARSE	opcodes/mt-opc.h	170;"	d
CGEN_INIT_PARSE	opcodes/or1k-opc.h	126;"	d
CGEN_INIT_PARSE	opcodes/xc16x-opc.h	216;"	d
CGEN_INIT_PARSE	opcodes/xstormy16-opc.h	129;"	d
CGEN_INIT_PARSE	sim/cris/cris-opc.h	140;"	d
CGEN_INIT_PARSE	sim/sh64/sh-opc.h	200;"	d
CGEN_INIT_PRINT	opcodes/epiphany-opc.h	226;"	d
CGEN_INIT_PRINT	opcodes/fr30-opc.h	151;"	d
CGEN_INIT_PRINT	opcodes/frv-opc.h	387;"	d
CGEN_INIT_PRINT	opcodes/ip2k-opc.h	118;"	d
CGEN_INIT_PRINT	opcodes/iq2000-opc.h	181;"	d
CGEN_INIT_PRINT	opcodes/lm32-opc.h	105;"	d
CGEN_INIT_PRINT	opcodes/m32c-opc.h	3244;"	d
CGEN_INIT_PRINT	opcodes/m32r-opc.h	144;"	d
CGEN_INIT_PRINT	opcodes/mep-opc.h	517;"	d
CGEN_INIT_PRINT	opcodes/mt-opc.h	179;"	d
CGEN_INIT_PRINT	opcodes/or1k-opc.h	135;"	d
CGEN_INIT_PRINT	opcodes/xc16x-opc.h	225;"	d
CGEN_INIT_PRINT	opcodes/xstormy16-opc.h	138;"	d
CGEN_INIT_PRINT	sim/cris/cris-opc.h	149;"	d
CGEN_INIT_PRINT	sim/sh64/sh-opc.h	209;"	d
CGEN_INLINE	include/opcode/cgen.h	87;"	d
CGEN_INLINE	include/opcode/cgen.h	89;"	d
CGEN_INSERT_FN	include/opcode/cgen.h	1335;"	d
CGEN_INSN	include/opcode/cgen.h	/^typedef struct cgen_insn CGEN_INSN;$/;"	t	typeref:struct:cgen_insn
CGEN_INSN_32_BIT_INSN	sim/sh64/sh-desc.h	/^ , CGEN_INSN_32_BIT_INSN, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	include/opcode/cgen.h	/^  CGEN_INSN_ALIAS = 0$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/epiphany-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/fr30-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/frv-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/ip2k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/iq2000-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/lm32-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/m32c-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/m32r-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/mep-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/mt-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/or1k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/xc16x-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	opcodes/xstormy16-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	sim/cris/cris-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ALIAS	sim/sh64/sh-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_AL_INSN	opcodes/mt-desc.h	/^ , CGEN_INSN_AL_INSN, CGEN_INSN_IO_INSN, CGEN_INSN_BR_INSN, CGEN_INSN_JAL_HAZARD$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ATTR	include/opcode/cgen.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/epiphany-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/fr30-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/frv-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/ip2k-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/iq2000-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/lm32-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/m32c-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/m32r-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/mep-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/mt-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/or1k-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/xc16x-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	opcodes/xstormy16-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	sim/cris/cris-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTR	sim/sh64/sh-desc.h	/^} CGEN_INSN_ATTR;$/;"	t	typeref:enum:cgen_insn_attr
CGEN_INSN_ATTRS	include/opcode/cgen.h	1036;"	d
CGEN_INSN_ATTR_TYPE	include/opcode/cgen.h	/^typedef CGEN_ATTR_TYPE (CGEN_INSN_NBOOL_ATTRS) CGEN_INSN_ATTR_TYPE;$/;"	t
CGEN_INSN_ATTR_VALUE	include/opcode/cgen.h	1038;"	d
CGEN_INSN_AUDIO	opcodes/frv-desc.h	/^ , CGEN_INSN_CONDITIONAL, CGEN_INSN_FR_ACCESS, CGEN_INSN_PRESERVE_OVF, CGEN_INSN_AUDIO$/;"	e	enum:cgen_insn_attr
CGEN_INSN_BASE_MASK	include/opcode/cgen.h	1111;"	d
CGEN_INSN_BASE_VALUE	include/opcode/cgen.h	1115;"	d
CGEN_INSN_BITSET_ATTR_VALUE	include/opcode/cgen.h	1040;"	d
CGEN_INSN_BITSIZE	include/opcode/cgen.h	1015;"	d
CGEN_INSN_BR_INSN	opcodes/mt-desc.h	/^ , CGEN_INSN_AL_INSN, CGEN_INSN_IO_INSN, CGEN_INSN_BR_INSN, CGEN_INSN_JAL_HAZARD$/;"	e	enum:cgen_insn_attr
CGEN_INSN_BYTES	include/opcode/cgen.h	/^typedef CGEN_INSN_INT CGEN_INSN_BYTES;$/;"	t
CGEN_INSN_BYTES	include/opcode/cgen.h	/^typedef unsigned char *CGEN_INSN_BYTES;$/;"	t
CGEN_INSN_BYTES_PTR	include/opcode/cgen.h	/^typedef CGEN_INSN_INT *CGEN_INSN_BYTES_PTR;$/;"	t
CGEN_INSN_BYTES_PTR	include/opcode/cgen.h	/^typedef unsigned char *CGEN_INSN_BYTES_PTR;$/;"	t
CGEN_INSN_CONDITIONAL	opcodes/frv-desc.h	/^ , CGEN_INSN_CONDITIONAL, CGEN_INSN_FR_ACCESS, CGEN_INSN_PRESERVE_OVF, CGEN_INSN_AUDIO$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/epiphany-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/fr30-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/frv-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/ip2k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/iq2000-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/lm32-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/m32c-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/m32r-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/mep-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/mt-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/or1k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/xc16x-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	opcodes/xstormy16-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	sim/cris/cris-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_COND_CTI	sim/sh64/sh-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_CONFIG	opcodes/mep-desc.h	/^ , CGEN_INSN_CPTYPE, CGEN_INSN_CRET, CGEN_INSN_LATENCY, CGEN_INSN_CONFIG$/;"	e	enum:cgen_insn_attr
CGEN_INSN_CPTYPE	opcodes/mep-desc.h	/^ , CGEN_INSN_CPTYPE, CGEN_INSN_CRET, CGEN_INSN_LATENCY, CGEN_INSN_CONFIG$/;"	e	enum:cgen_insn_attr
CGEN_INSN_CRET	opcodes/mep-desc.h	/^ , CGEN_INSN_CPTYPE, CGEN_INSN_CRET, CGEN_INSN_LATENCY, CGEN_INSN_CONFIG$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAYED_CTI	opcodes/or1k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_DELAYED_CTI, CGEN_INSN_NOT_IN_DELAY_SLOT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/epiphany-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/fr30-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/frv-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/ip2k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/iq2000-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/lm32-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/m32c-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/m32r-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/mep-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/or1k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/xc16x-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	sim/cris/cris-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_DELAY_SLOT	sim/sh64/sh-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/epiphany-desc.h	/^ , CGEN_INSN_IMM8, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/fr30-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_NOT_IN_DELAY_SLOT, CGEN_INSN_END_BOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/frv-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_UNIT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/ip2k-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/iq2000-desc.h	/^ , CGEN_INSN_USES_RT, CGEN_INSN_USES_R31, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/lm32-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/m32c-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/m32r-desc.h	/^ , CGEN_INSN_SPECIAL_M32R, CGEN_INSN_SPECIAL_FLOAT, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/mep-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_ISA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIPA, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/or1k-desc.h	/^ , CGEN_INSN_FORCED_CTI, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/xc16x-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	sim/cris/cris-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_BOOLS	sim/sh64/sh-desc.h	/^ , CGEN_INSN_32_BIT_INSN, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_ISA, CGEN_INSN_RL_TYPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_INSN_SLOTS, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_END_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_INSN_ISA, CGEN_INSN_SH4_GROUP, CGEN_INSN_SH4A_GROUP, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_EVEN_REG_NUM	opcodes/iq2000-desc.h	/^ , CGEN_INSN_EVEN_REG_NUM, CGEN_INSN_UNSUPPORTED, CGEN_INSN_USES_RD, CGEN_INSN_USES_RS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_EXT_SKIP_INSN	opcodes/ip2k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_EXT_SKIP_INSN, CGEN_INSN_SKIPA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FILL_SLOT	opcodes/m32r-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_FILL_SLOT, CGEN_INSN_SPECIAL$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FORCED_CTI	opcodes/or1k-desc.h	/^ , CGEN_INSN_FORCED_CTI, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FP_INSN	sim/sh64/sh-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_ILLSLOT, CGEN_INSN_FP_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FR400_MAJOR	opcodes/frv-desc.h	/^ , CGEN_INSN_FR400_MAJOR, CGEN_INSN_FR450_MAJOR, CGEN_INSN_FR500_MAJOR, CGEN_INSN_FR550_MAJOR$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FR450_MAJOR	opcodes/frv-desc.h	/^ , CGEN_INSN_FR400_MAJOR, CGEN_INSN_FR450_MAJOR, CGEN_INSN_FR500_MAJOR, CGEN_INSN_FR550_MAJOR$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FR500_MAJOR	opcodes/frv-desc.h	/^ , CGEN_INSN_FR400_MAJOR, CGEN_INSN_FR450_MAJOR, CGEN_INSN_FR500_MAJOR, CGEN_INSN_FR550_MAJOR$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FR550_MAJOR	opcodes/frv-desc.h	/^ , CGEN_INSN_FR400_MAJOR, CGEN_INSN_FR450_MAJOR, CGEN_INSN_FR500_MAJOR, CGEN_INSN_FR550_MAJOR$/;"	e	enum:cgen_insn_attr
CGEN_INSN_FR_ACCESS	opcodes/frv-desc.h	/^ , CGEN_INSN_CONDITIONAL, CGEN_INSN_FR_ACCESS, CGEN_INSN_PRESERVE_OVF, CGEN_INSN_AUDIO$/;"	e	enum:cgen_insn_attr
CGEN_INSN_HANDLERS	include/opcode/cgen.h	1101;"	d
CGEN_INSN_ILLSLOT	sim/sh64/sh-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_ILLSLOT, CGEN_INSN_FP_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_IMM3	opcodes/epiphany-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_SHORT_INSN, CGEN_INSN_IMM3$/;"	e	enum:cgen_insn_attr
CGEN_INSN_IMM8	opcodes/epiphany-desc.h	/^ , CGEN_INSN_IMM8, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_INT	include/opcode/cgen.h	/^typedef unsigned int CGEN_INSN_INT;$/;"	t
CGEN_INSN_INVALID	opcodes/epiphany-opc.h	144;"	d
CGEN_INSN_INVALID	opcodes/fr30-opc.h	89;"	d
CGEN_INSN_INVALID	opcodes/frv-opc.h	262;"	d
CGEN_INSN_INVALID	opcodes/ip2k-opc.h	81;"	d
CGEN_INSN_INVALID	opcodes/iq2000-opc.h	124;"	d
CGEN_INSN_INVALID	opcodes/lm32-opc.h	70;"	d
CGEN_INSN_INVALID	opcodes/m32c-opc.h	3065;"	d
CGEN_INSN_INVALID	opcodes/m32r-opc.h	95;"	d
CGEN_INSN_INVALID	opcodes/mep-opc.h	341;"	d
CGEN_INSN_INVALID	opcodes/mt-opc.h	81;"	d
CGEN_INSN_INVALID	opcodes/or1k-opc.h	77;"	d
CGEN_INSN_INVALID	opcodes/xc16x-opc.h	152;"	d
CGEN_INSN_INVALID	opcodes/xstormy16-opc.h	81;"	d
CGEN_INSN_INVALID	sim/cris/cris-opc.h	103;"	d
CGEN_INSN_INVALID	sim/sh64/sh-opc.h	133;"	d
CGEN_INSN_INVALID_P	include/opcode/cgen.h	1046;"	d
CGEN_INSN_IO_INSN	opcodes/mt-desc.h	/^ , CGEN_INSN_AL_INSN, CGEN_INSN_IO_INSN, CGEN_INSN_BR_INSN, CGEN_INSN_JAL_HAZARD$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ISA	opcodes/m32c-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_ISA, CGEN_INSN_RL_TYPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ISA	opcodes/mep-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_ISA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_ISA	sim/sh64/sh-desc.h	/^ , CGEN_INSN_ISA, CGEN_INSN_SH4_GROUP, CGEN_INSN_SH4A_GROUP, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_JAL_HAZARD	opcodes/mt-desc.h	/^ , CGEN_INSN_AL_INSN, CGEN_INSN_IO_INSN, CGEN_INSN_BR_INSN, CGEN_INSN_JAL_HAZARD$/;"	e	enum:cgen_insn_attr
CGEN_INSN_LATENCY	opcodes/mep-desc.h	/^ , CGEN_INSN_CPTYPE, CGEN_INSN_CRET, CGEN_INSN_LATENCY, CGEN_INSN_CONFIG$/;"	e	enum:cgen_insn_attr
CGEN_INSN_LGSINT	include/opcode/cgen.h	/^typedef int64_t CGEN_INSN_LGSINT; \/* large\/long SINT *\/$/;"	t
CGEN_INSN_LGUINT	include/opcode/cgen.h	/^typedef uint64_t CGEN_INSN_LGUINT; \/* large\/long UINT *\/$/;"	t
CGEN_INSN_LIST	include/opcode/cgen.h	/^} CGEN_INSN_LIST;$/;"	t	typeref:struct:cgen_insn_list
CGEN_INSN_LOAD_DELAY	opcodes/iq2000-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_YIELD_INSN, CGEN_INSN_LOAD_DELAY$/;"	e	enum:cgen_insn_attr
CGEN_INSN_LOAD_DELAY	opcodes/mt-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_LOAD_DELAY, CGEN_INSN_MEMORY_ACCESS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_LSB0_P	opcodes/epiphany-desc.h	43;"	d
CGEN_INSN_LSB0_P	opcodes/fr30-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/frv-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/ip2k-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/iq2000-desc.h	43;"	d
CGEN_INSN_LSB0_P	opcodes/lm32-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/m32c-desc.h	43;"	d
CGEN_INSN_LSB0_P	opcodes/m32r-desc.h	44;"	d
CGEN_INSN_LSB0_P	opcodes/mep-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/mt-desc.h	44;"	d
CGEN_INSN_LSB0_P	opcodes/or1k-desc.h	43;"	d
CGEN_INSN_LSB0_P	opcodes/xc16x-desc.h	42;"	d
CGEN_INSN_LSB0_P	opcodes/xstormy16-desc.h	42;"	d
CGEN_INSN_LSB0_P	sim/cris/cris-desc.h	40;"	d
CGEN_INSN_LSB0_P	sim/sh64/sh-desc.h	36;"	d
CGEN_INSN_MACH	opcodes/epiphany-desc.h	/^ , CGEN_INSN_IMM8, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/fr30-desc.h	/^ , CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/frv-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_UNIT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/ip2k-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/iq2000-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/lm32-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/m32c-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_ISA, CGEN_INSN_RL_TYPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/m32r-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/mep-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_ISA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIPA, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/or1k-desc.h	/^ , CGEN_INSN_FORCED_CTI, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/xc16x-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	sim/cris/cris-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH	sim/sh64/sh-desc.h	/^ , CGEN_INSN_32_BIT_INSN, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MACH_HAS_P	include/opcode/cgen.h	1121;"	d
CGEN_INSN_MASK_BITSIZE	include/opcode/cgen.h	1107;"	d
CGEN_INSN_MAY_TRAP	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_VLIW64, CGEN_INSN_MAY_TRAP, CGEN_INSN_VLIW_ALONE, CGEN_INSN_VLIW_NO_CORE_NOP$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MEMORY_ACCESS	opcodes/mt-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_LOAD_DELAY, CGEN_INSN_MEMORY_ACCESS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_MNEMONIC	include/opcode/cgen.h	1011;"	d
CGEN_INSN_NAME	include/opcode/cgen.h	1003;"	d
CGEN_INSN_NBOOL_ATTRS	include/opcode/cgen.h	977;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/epiphany-desc.h	365;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/fr30-desc.h	276;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/frv-desc.h	779;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/ip2k-desc.h	260;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/iq2000-desc.h	310;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/lm32-desc.h	210;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/m32c-desc.h	475;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/m32r-desc.h	247;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/mep-desc.h	314;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/mt-desc.h	259;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/or1k-desc.h	648;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/xc16x-desc.h	403;"	d
CGEN_INSN_NBOOL_ATTRS	opcodes/xstormy16-desc.h	296;"	d
CGEN_INSN_NBOOL_ATTRS	sim/cris/cris-desc.h	344;"	d
CGEN_INSN_NBOOL_ATTRS	sim/sh64/sh-desc.h	260;"	d
CGEN_INSN_NON_EXCEPTING	opcodes/frv-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_PRIVILEGED, CGEN_INSN_NON_EXCEPTING$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NOT_IN_DELAY_SLOT	opcodes/fr30-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_NOT_IN_DELAY_SLOT, CGEN_INSN_END_BOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NOT_IN_DELAY_SLOT	opcodes/or1k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_DELAYED_CTI, CGEN_INSN_NOT_IN_DELAY_SLOT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/epiphany-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_SHORT_INSN, CGEN_INSN_IMM3$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/fr30-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_NOT_IN_DELAY_SLOT, CGEN_INSN_END_BOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/frv-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_PRIVILEGED, CGEN_INSN_NON_EXCEPTING$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/ip2k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_EXT_SKIP_INSN, CGEN_INSN_SKIPA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/iq2000-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_YIELD_INSN, CGEN_INSN_LOAD_DELAY$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/lm32-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/m32c-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/m32r-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_FILL_SLOT, CGEN_INSN_SPECIAL$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/mep-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_OPTIONAL_BIT_INSN, CGEN_INSN_OPTIONAL_MUL_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/mt-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_LOAD_DELAY, CGEN_INSN_MEMORY_ACCESS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/or1k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_DELAYED_CTI, CGEN_INSN_NOT_IN_DELAY_SLOT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/xc16x-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	sim/cris/cris-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NO_DIS	sim/sh64/sh-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_ILLSLOT, CGEN_INSN_FP_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_NUM	include/opcode/cgen.h	998;"	d
CGEN_INSN_OPCODE	include/opcode/cgen.h	1098;"	d
CGEN_INSN_OPERANDS	include/opcode/cgen.h	1095;"	d
CGEN_INSN_OPTIONAL_ABS_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_DIV_INSN, CGEN_INSN_OPTIONAL_DEBUG_INSN, CGEN_INSN_OPTIONAL_LDZ_INSN, CGEN_INSN_OPTIONAL_ABS_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_AVE_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_AVE_INSN, CGEN_INSN_OPTIONAL_MINMAX_INSN, CGEN_INSN_OPTIONAL_CLIP_INSN, CGEN_INSN_OPTIONAL_SAT_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_BIT_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_OPTIONAL_BIT_INSN, CGEN_INSN_OPTIONAL_MUL_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_CLIP_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_AVE_INSN, CGEN_INSN_OPTIONAL_MINMAX_INSN, CGEN_INSN_OPTIONAL_CLIP_INSN, CGEN_INSN_OPTIONAL_SAT_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_CP64_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_UCI_INSN, CGEN_INSN_OPTIONAL_DSP_INSN, CGEN_INSN_OPTIONAL_CP_INSN, CGEN_INSN_OPTIONAL_CP64_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_CP_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_UCI_INSN, CGEN_INSN_OPTIONAL_DSP_INSN, CGEN_INSN_OPTIONAL_CP_INSN, CGEN_INSN_OPTIONAL_CP64_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_DEBUG_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_DIV_INSN, CGEN_INSN_OPTIONAL_DEBUG_INSN, CGEN_INSN_OPTIONAL_LDZ_INSN, CGEN_INSN_OPTIONAL_ABS_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_DIV_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_DIV_INSN, CGEN_INSN_OPTIONAL_DEBUG_INSN, CGEN_INSN_OPTIONAL_LDZ_INSN, CGEN_INSN_OPTIONAL_ABS_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_DSP_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_UCI_INSN, CGEN_INSN_OPTIONAL_DSP_INSN, CGEN_INSN_OPTIONAL_CP_INSN, CGEN_INSN_OPTIONAL_CP64_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_LDZ_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_DIV_INSN, CGEN_INSN_OPTIONAL_DEBUG_INSN, CGEN_INSN_OPTIONAL_LDZ_INSN, CGEN_INSN_OPTIONAL_ABS_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_MINMAX_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_AVE_INSN, CGEN_INSN_OPTIONAL_MINMAX_INSN, CGEN_INSN_OPTIONAL_CLIP_INSN, CGEN_INSN_OPTIONAL_SAT_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_MUL_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_OPTIONAL_BIT_INSN, CGEN_INSN_OPTIONAL_MUL_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_SAT_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_AVE_INSN, CGEN_INSN_OPTIONAL_MINMAX_INSN, CGEN_INSN_OPTIONAL_CLIP_INSN, CGEN_INSN_OPTIONAL_SAT_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_UCI_INSN	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_UCI_INSN, CGEN_INSN_OPTIONAL_DSP_INSN, CGEN_INSN_OPTIONAL_CP_INSN, CGEN_INSN_OPTIONAL_CP64_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_OPTIONAL_VLIW64	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_VLIW64, CGEN_INSN_MAY_TRAP, CGEN_INSN_VLIW_ALONE, CGEN_INSN_VLIW_NO_CORE_NOP$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/epiphany-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_SHORT_INSN, CGEN_INSN_IMM3$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/fr30-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_NOT_IN_DELAY_SLOT, CGEN_INSN_END_BOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/frv-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_PRIVILEGED, CGEN_INSN_NON_EXCEPTING$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/ip2k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_EXT_SKIP_INSN, CGEN_INSN_SKIPA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/iq2000-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_YIELD_INSN, CGEN_INSN_LOAD_DELAY$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/lm32-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/m32c-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/m32r-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_FILL_SLOT, CGEN_INSN_SPECIAL$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/mep-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_OPTIONAL_BIT_INSN, CGEN_INSN_OPTIONAL_MUL_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/mt-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_LOAD_DELAY, CGEN_INSN_MEMORY_ACCESS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/or1k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_DELAYED_CTI, CGEN_INSN_NOT_IN_DELAY_SLOT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/xc16x-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	sim/cris/cris-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PBB	sim/sh64/sh-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_ILLSLOT, CGEN_INSN_FP_INSN$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PIPE	opcodes/m32r-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PIPE	opcodes/xc16x-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_PIPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PRESERVE_OVF	opcodes/frv-desc.h	/^ , CGEN_INSN_CONDITIONAL, CGEN_INSN_FR_ACCESS, CGEN_INSN_PRESERVE_OVF, CGEN_INSN_AUDIO$/;"	e	enum:cgen_insn_attr
CGEN_INSN_PRIVILEGED	opcodes/frv-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_PRIVILEGED, CGEN_INSN_NON_EXCEPTING$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/epiphany-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/fr30-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/frv-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/ip2k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/iq2000-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/lm32-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/m32c-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/m32r-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/mep-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/or1k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/xc16x-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	sim/cris/cris-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXABLE	sim/sh64/sh-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/epiphany-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/fr30-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/frv-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/ip2k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/iq2000-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/lm32-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/m32c-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/m32r-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/mep-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/or1k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/xc16x-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	sim/cris/cris-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RELAXED	sim/sh64/sh-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RL_TYPE	opcodes/m32c-desc.h	/^ , CGEN_INSN_MACH, CGEN_INSN_ISA, CGEN_INSN_RL_TYPE, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_RX	include/opcode/cgen.h	1063;"	d
CGEN_INSN_SH4A_GROUP	sim/sh64/sh-desc.h	/^ , CGEN_INSN_ISA, CGEN_INSN_SH4_GROUP, CGEN_INSN_SH4A_GROUP, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SH4_GROUP	sim/sh64/sh-desc.h	/^ , CGEN_INSN_ISA, CGEN_INSN_SH4_GROUP, CGEN_INSN_SH4A_GROUP, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SHORT_INSN	opcodes/epiphany-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_SHORT_INSN, CGEN_INSN_IMM3$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIPA	opcodes/ip2k-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_EXT_SKIP_INSN, CGEN_INSN_SKIPA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIPA	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIPA, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/epiphany-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/fr30-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/frv-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/ip2k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/iq2000-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/lm32-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/m32c-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/m32r-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/mep-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/or1k-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/xc16x-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	sim/cris/cris-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SKIP_CTI	sim/sh64/sh-desc.h	/^ , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SLOTS	opcodes/mep-desc.h	/^ , CGEN_INSN_SLOTS, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SPECIAL	opcodes/m32r-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_FILL_SLOT, CGEN_INSN_SPECIAL$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SPECIAL_FLOAT	opcodes/m32r-desc.h	/^ , CGEN_INSN_SPECIAL_M32R, CGEN_INSN_SPECIAL_FLOAT, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SPECIAL_M32R	opcodes/m32r-desc.h	/^ , CGEN_INSN_SPECIAL_M32R, CGEN_INSN_SPECIAL_FLOAT, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_INSN_IMM8, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_UNIT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_INSN_USES_RT, CGEN_INSN_USES_R31, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_INSN_SPECIAL_M32R, CGEN_INSN_SPECIAL_FLOAT, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_ISA$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_INSN_SKIPA, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_INSN_FORCED_CTI, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_START_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_INSN_32_BIT_INSN, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH$/;"	e	enum:cgen_insn_attr
CGEN_INSN_SYNTAX	include/opcode/cgen.h	1104;"	d
CGEN_INSN_TABLE	include/opcode/cgen.h	/^} CGEN_INSN_TABLE;$/;"	t	typeref:struct:__anon1400
CGEN_INSN_TYPE	opcodes/epiphany-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/fr30-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/frv-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/ip2k-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/iq2000-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/lm32-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/m32c-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/m32r-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/mep-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/mt-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/or1k-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/xc16x-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	opcodes/xstormy16-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	sim/cris/cris-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_TYPE	sim/sh64/sh-opc.h	/^} CGEN_INSN_TYPE;$/;"	t	typeref:enum:cgen_insn_type
CGEN_INSN_UNCOND_CTI	opcodes/epiphany-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/fr30-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/frv-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/ip2k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/iq2000-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/lm32-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/m32c-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/m32r-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/mep-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/mt-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/or1k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/xc16x-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	opcodes/xstormy16-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	sim/cris/cris-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNCOND_CTI	sim/sh64/sh-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNIT	opcodes/frv-desc.h	/^ , CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_UNIT$/;"	e	enum:cgen_insn_attr
CGEN_INSN_UNSUPPORTED	opcodes/iq2000-desc.h	/^ , CGEN_INSN_EVEN_REG_NUM, CGEN_INSN_UNSUPPORTED, CGEN_INSN_USES_RD, CGEN_INSN_USES_RS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_FRDR	opcodes/mt-desc.h	/^ , CGEN_INSN_USES_FRDR, CGEN_INSN_USES_FRDRRR, CGEN_INSN_USES_FRSR1, CGEN_INSN_USES_FRSR2$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_FRDRRR	opcodes/mt-desc.h	/^ , CGEN_INSN_USES_FRDR, CGEN_INSN_USES_FRDRRR, CGEN_INSN_USES_FRSR1, CGEN_INSN_USES_FRSR2$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_FRSR1	opcodes/mt-desc.h	/^ , CGEN_INSN_USES_FRDR, CGEN_INSN_USES_FRDRRR, CGEN_INSN_USES_FRSR1, CGEN_INSN_USES_FRSR2$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_FRSR2	opcodes/mt-desc.h	/^ , CGEN_INSN_USES_FRDR, CGEN_INSN_USES_FRDRRR, CGEN_INSN_USES_FRSR1, CGEN_INSN_USES_FRSR2$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_R31	opcodes/iq2000-desc.h	/^ , CGEN_INSN_USES_RT, CGEN_INSN_USES_R31, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_RD	opcodes/iq2000-desc.h	/^ , CGEN_INSN_EVEN_REG_NUM, CGEN_INSN_UNSUPPORTED, CGEN_INSN_USES_RD, CGEN_INSN_USES_RS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_RS	opcodes/iq2000-desc.h	/^ , CGEN_INSN_EVEN_REG_NUM, CGEN_INSN_UNSUPPORTED, CGEN_INSN_USES_RD, CGEN_INSN_USES_RS$/;"	e	enum:cgen_insn_attr
CGEN_INSN_USES_RT	opcodes/iq2000-desc.h	/^ , CGEN_INSN_USES_RT, CGEN_INSN_USES_R31, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/epiphany-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/fr30-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/frv-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/ip2k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/iq2000-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/lm32-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/m32c-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/m32r-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/mep-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/mt-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/or1k-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/xc16x-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	opcodes/xstormy16-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	sim/cris/cris-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL	sim/sh64/sh-desc.h	/^  CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VIRTUAL_P	sim/common/cgen-defs.h	118;"	d
CGEN_INSN_VIRTUAL_TYPE	sim/common/cgen-defs.h	/^} CGEN_INSN_VIRTUAL_TYPE;$/;"	t	typeref:enum:__anon652
CGEN_INSN_VLIW32_NO_MATCHING_NOP	opcodes/mep-desc.h	/^ , CGEN_INSN_VLIW_NO_COP_NOP, CGEN_INSN_VLIW64_NO_MATCHING_NOP, CGEN_INSN_VLIW32_NO_MATCHING_NOP, CGEN_INSN_VOLATILE$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VLIW64_NO_MATCHING_NOP	opcodes/mep-desc.h	/^ , CGEN_INSN_VLIW_NO_COP_NOP, CGEN_INSN_VLIW64_NO_MATCHING_NOP, CGEN_INSN_VLIW32_NO_MATCHING_NOP, CGEN_INSN_VOLATILE$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VLIW_ALONE	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_VLIW64, CGEN_INSN_MAY_TRAP, CGEN_INSN_VLIW_ALONE, CGEN_INSN_VLIW_NO_CORE_NOP$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VLIW_NO_COP_NOP	opcodes/mep-desc.h	/^ , CGEN_INSN_VLIW_NO_COP_NOP, CGEN_INSN_VLIW64_NO_MATCHING_NOP, CGEN_INSN_VLIW32_NO_MATCHING_NOP, CGEN_INSN_VOLATILE$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VLIW_NO_CORE_NOP	opcodes/mep-desc.h	/^ , CGEN_INSN_OPTIONAL_VLIW64, CGEN_INSN_MAY_TRAP, CGEN_INSN_VLIW_ALONE, CGEN_INSN_VLIW_NO_CORE_NOP$/;"	e	enum:cgen_insn_attr
CGEN_INSN_VOLATILE	opcodes/mep-desc.h	/^ , CGEN_INSN_VLIW_NO_COP_NOP, CGEN_INSN_VLIW64_NO_MATCHING_NOP, CGEN_INSN_VLIW32_NO_MATCHING_NOP, CGEN_INSN_VOLATILE$/;"	e	enum:cgen_insn_attr
CGEN_INSN_WORD	sim/cris/cpuv10.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/cris/cpuv32.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/frv/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/iq2000/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/lm32/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/m32r/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/m32r/cpu2.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/m32r/cpux.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/or1k/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD	sim/sh64/cpu.h	/^typedef CGEN_INSN_INT CGEN_INSN_WORD;$/;"	t
CGEN_INSN_WORD_ENDIAN	include/opcode/cgen.h	1375;"	d
CGEN_INSN_YIELD_INSN	opcodes/iq2000-desc.h	/^ , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_YIELD_INSN, CGEN_INSN_LOAD_DELAY$/;"	e	enum:cgen_insn_attr
CGEN_INT_INSN_P	opcodes/epiphany-desc.h	51;"	d
CGEN_INT_INSN_P	opcodes/fr30-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/frv-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/ip2k-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/iq2000-desc.h	51;"	d
CGEN_INT_INSN_P	opcodes/lm32-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/m32c-desc.h	51;"	d
CGEN_INT_INSN_P	opcodes/m32r-desc.h	52;"	d
CGEN_INT_INSN_P	opcodes/mep-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/mt-desc.h	52;"	d
CGEN_INT_INSN_P	opcodes/or1k-desc.h	51;"	d
CGEN_INT_INSN_P	opcodes/xc16x-desc.h	50;"	d
CGEN_INT_INSN_P	opcodes/xstormy16-desc.h	50;"	d
CGEN_INT_INSN_P	sim/cris/cris-desc.h	48;"	d
CGEN_INT_INSN_P	sim/sh64/sh-desc.h	44;"	d
CGEN_ISA	include/opcode/cgen.h	/^} CGEN_ISA;$/;"	t	typeref:struct:__anon1384
CGEN_IVALUE	include/opcode/cgen.h	/^} CGEN_IVALUE;$/;"	t	typeref:struct:__anon1397
CGEN_KEYWORD	include/opcode/cgen.h	/^} CGEN_KEYWORD;$/;"	t	typeref:struct:cgen_keyword
CGEN_KEYWORD_ENTRY	include/opcode/cgen.h	/^} CGEN_KEYWORD_ENTRY;$/;"	t	typeref:struct:cgen_keyword_entry
CGEN_KEYWORD_NBOOL_ATTRS	include/opcode/cgen.h	504;"	d
CGEN_KEYWORD_SEARCH	include/opcode/cgen.h	/^} CGEN_KEYWORD_SEARCH;$/;"	t	typeref:struct:__anon1389
CGEN_MACH	include/opcode/cgen.h	/^} CGEN_MACH;$/;"	t	typeref:struct:__anon1385
CGEN_MAX_IFMT_OPERANDS	include/opcode/cgen.h	889;"	d
CGEN_MAX_INSN_SIZE	opcodes/epiphany-desc.h	49;"	d
CGEN_MAX_INSN_SIZE	opcodes/fr30-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/frv-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/ip2k-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/iq2000-desc.h	49;"	d
CGEN_MAX_INSN_SIZE	opcodes/lm32-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/m32c-desc.h	49;"	d
CGEN_MAX_INSN_SIZE	opcodes/m32r-desc.h	50;"	d
CGEN_MAX_INSN_SIZE	opcodes/mep-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/mt-desc.h	50;"	d
CGEN_MAX_INSN_SIZE	opcodes/or1k-desc.h	49;"	d
CGEN_MAX_INSN_SIZE	opcodes/xc16x-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	opcodes/xstormy16-desc.h	48;"	d
CGEN_MAX_INSN_SIZE	sim/cris/cris-desc.h	46;"	d
CGEN_MAX_INSN_SIZE	sim/sh64/sh-desc.h	42;"	d
CGEN_MAX_RX_ELEMENTS	include/opcode/cgen.h	1064;"	d
CGEN_MAX_SYNTAX_ELEMENTS	include/opcode/cgen.h	791;"	d
CGEN_MAYBE_MULTI_IFLD	include/opcode/cgen.h	/^CGEN_MAYBE_MULTI_IFLD;$/;"	t	typeref:struct:cgen_maybe_multi_ifield
CGEN_MEM_DF_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_DF_WRITE, CGEN_MEM_XI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MEM_DI_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_QI_WRITE, CGEN_MEM_HI_WRITE, CGEN_MEM_SI_WRITE, CGEN_MEM_DI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MEM_H	sim/common/cgen-mem.h	21;"	d
CGEN_MEM_HI_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_QI_WRITE, CGEN_MEM_HI_WRITE, CGEN_MEM_SI_WRITE, CGEN_MEM_DI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MEM_QI_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_QI_WRITE, CGEN_MEM_HI_WRITE, CGEN_MEM_SI_WRITE, CGEN_MEM_DI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MEM_SI_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_QI_WRITE, CGEN_MEM_HI_WRITE, CGEN_MEM_SI_WRITE, CGEN_MEM_DI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MEM_XI_WRITE	sim/common/cgen-par.h	/^  CGEN_MEM_DF_WRITE, CGEN_MEM_XI_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_MIEXPN_FN	include/opcode/cgen.h	1157;"	d
CGEN_MIEXPN_STR	include/opcode/cgen.h	1165;"	d
CGEN_MINSN_EXPANSION	include/opcode/cgen.h	/^} CGEN_MINSN_EXPANSION;$/;"	t	typeref:struct:cgen_minsn_expansion
CGEN_MIN_INSN_SIZE	opcodes/epiphany-desc.h	46;"	d
CGEN_MIN_INSN_SIZE	opcodes/fr30-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/frv-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/ip2k-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/iq2000-desc.h	46;"	d
CGEN_MIN_INSN_SIZE	opcodes/lm32-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/m32c-desc.h	46;"	d
CGEN_MIN_INSN_SIZE	opcodes/m32r-desc.h	47;"	d
CGEN_MIN_INSN_SIZE	opcodes/mep-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/mt-desc.h	47;"	d
CGEN_MIN_INSN_SIZE	opcodes/or1k-desc.h	46;"	d
CGEN_MIN_INSN_SIZE	opcodes/xc16x-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	opcodes/xstormy16-desc.h	45;"	d
CGEN_MIN_INSN_SIZE	sim/cris/cris-desc.h	43;"	d
CGEN_MIN_INSN_SIZE	sim/sh64/sh-desc.h	39;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/epiphany-desc.h	59;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/fr30-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/frv-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/ip2k-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/iq2000-desc.h	59;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/lm32-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/m32c-desc.h	59;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/m32r-desc.h	60;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/mep-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/mt-desc.h	60;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/or1k-desc.h	59;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/xc16x-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	opcodes/xstormy16-desc.h	58;"	d
CGEN_MNEMONIC_OPERANDS	sim/cris/cris-desc.h	56;"	d
CGEN_MNEMONIC_OPERANDS	sim/sh64/sh-desc.h	52;"	d
CGEN_MODE_BI	include/opcode/cgen.h	/^  CGEN_MODE_BI, CGEN_MODE_QI, CGEN_MODE_HI, CGEN_MODE_SI, CGEN_MODE_DI,$/;"	e	enum:cgen_mode
CGEN_MODE_DF	include/opcode/cgen.h	/^  CGEN_MODE_SF, CGEN_MODE_DF, CGEN_MODE_XF, CGEN_MODE_TF,$/;"	e	enum:cgen_mode
CGEN_MODE_DI	include/opcode/cgen.h	/^  CGEN_MODE_BI, CGEN_MODE_QI, CGEN_MODE_HI, CGEN_MODE_SI, CGEN_MODE_DI,$/;"	e	enum:cgen_mode
CGEN_MODE_HI	include/opcode/cgen.h	/^  CGEN_MODE_BI, CGEN_MODE_QI, CGEN_MODE_HI, CGEN_MODE_SI, CGEN_MODE_DI,$/;"	e	enum:cgen_mode
CGEN_MODE_INT	include/opcode/cgen.h	/^  CGEN_MODE_INT, CGEN_MODE_UINT,$/;"	e	enum:cgen_mode
CGEN_MODE_MAX	include/opcode/cgen.h	/^  CGEN_MODE_MAX$/;"	e	enum:cgen_mode
CGEN_MODE_QI	include/opcode/cgen.h	/^  CGEN_MODE_BI, CGEN_MODE_QI, CGEN_MODE_HI, CGEN_MODE_SI, CGEN_MODE_DI,$/;"	e	enum:cgen_mode
CGEN_MODE_SF	include/opcode/cgen.h	/^  CGEN_MODE_SF, CGEN_MODE_DF, CGEN_MODE_XF, CGEN_MODE_TF,$/;"	e	enum:cgen_mode
CGEN_MODE_SI	include/opcode/cgen.h	/^  CGEN_MODE_BI, CGEN_MODE_QI, CGEN_MODE_HI, CGEN_MODE_SI, CGEN_MODE_DI,$/;"	e	enum:cgen_mode
CGEN_MODE_TARGET_MAX	include/opcode/cgen.h	/^  CGEN_MODE_TARGET_MAX,$/;"	e	enum:cgen_mode
CGEN_MODE_TF	include/opcode/cgen.h	/^  CGEN_MODE_SF, CGEN_MODE_DF, CGEN_MODE_XF, CGEN_MODE_TF,$/;"	e	enum:cgen_mode
CGEN_MODE_UBI	include/opcode/cgen.h	/^  CGEN_MODE_UBI, CGEN_MODE_UQI, CGEN_MODE_UHI, CGEN_MODE_USI, CGEN_MODE_UDI,$/;"	e	enum:cgen_mode
CGEN_MODE_UDI	include/opcode/cgen.h	/^  CGEN_MODE_UBI, CGEN_MODE_UQI, CGEN_MODE_UHI, CGEN_MODE_USI, CGEN_MODE_UDI,$/;"	e	enum:cgen_mode
CGEN_MODE_UHI	include/opcode/cgen.h	/^  CGEN_MODE_UBI, CGEN_MODE_UQI, CGEN_MODE_UHI, CGEN_MODE_USI, CGEN_MODE_UDI,$/;"	e	enum:cgen_mode
CGEN_MODE_UINT	include/opcode/cgen.h	/^  CGEN_MODE_INT, CGEN_MODE_UINT,$/;"	e	enum:cgen_mode
CGEN_MODE_UQI	include/opcode/cgen.h	/^  CGEN_MODE_UBI, CGEN_MODE_UQI, CGEN_MODE_UHI, CGEN_MODE_USI, CGEN_MODE_UDI,$/;"	e	enum:cgen_mode
CGEN_MODE_USI	include/opcode/cgen.h	/^  CGEN_MODE_UBI, CGEN_MODE_UQI, CGEN_MODE_UHI, CGEN_MODE_USI, CGEN_MODE_UDI,$/;"	e	enum:cgen_mode
CGEN_MODE_VM	include/opcode/cgen.h	623;"	d
CGEN_MODE_VOID	include/opcode/cgen.h	/^  CGEN_MODE_VOID, \/* ??? rename simulator's VM to VOID? *\/$/;"	e	enum:cgen_mode
CGEN_MODE_XF	include/opcode/cgen.h	/^  CGEN_MODE_SF, CGEN_MODE_DF, CGEN_MODE_XF, CGEN_MODE_TF,$/;"	e	enum:cgen_mode
CGEN_NUM_WRITE_KINDS	sim/common/cgen-par.h	/^  CGEN_NUM_WRITE_KINDS$/;"	e	enum:cgen_write_queue_kind
CGEN_OPCODE	include/opcode/cgen.h	/^} CGEN_OPCODE;$/;"	t	typeref:struct:__anon1398
CGEN_OPCODE_BASE_MASK	include/opcode/cgen.h	969;"	d
CGEN_OPCODE_BASE_VALUE	include/opcode/cgen.h	968;"	d
CGEN_OPCODE_BITSIZE	include/opcode/cgen.h	962;"	d
CGEN_OPCODE_FORMAT	include/opcode/cgen.h	960;"	d
CGEN_OPCODE_HANDLERS	include/opcode/cgen.h	952;"	d
CGEN_OPCODE_IFLDS	include/opcode/cgen.h	963;"	d
CGEN_OPCODE_MASK_BITSIZE	include/opcode/cgen.h	961;"	d
CGEN_OPCODE_SYNTAX	include/opcode/cgen.h	956;"	d
CGEN_OPCODE_VALUE	include/opcode/cgen.h	967;"	d
CGEN_OPERAND	include/opcode/cgen.h	/^} CGEN_OPERAND;$/;"	t	typeref:struct:__anon1391
CGEN_OPERAND_ABS_ADDR	opcodes/epiphany-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/fr30-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/frv-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/ip2k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/iq2000-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/lm32-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/m32c-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/m32r-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/mep-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/mt-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/or1k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/xc16x-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	opcodes/xstormy16-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	sim/cris/cris-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ABS_ADDR	sim/sh64/sh-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ALIGN	opcodes/mep-desc.h	/^ , CGEN_OPERAND_ISA, CGEN_OPERAND_CDATA, CGEN_OPERAND_ALIGN, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/epiphany-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/fr30-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/frv-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/ip2k-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/iq2000-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/lm32-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/m32c-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/m32r-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/mep-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/mt-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/or1k-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/xc16x-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	opcodes/xstormy16-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	sim/cris/cris-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTR	sim/sh64/sh-desc.h	/^} CGEN_OPERAND_ATTR;$/;"	t	typeref:enum:cgen_operand_attr
CGEN_OPERAND_ATTRS	include/opcode/cgen.h	702;"	d
CGEN_OPERAND_ATTR_VALUE	include/opcode/cgen.h	707;"	d
CGEN_OPERAND_CDATA	opcodes/mep-desc.h	/^ , CGEN_OPERAND_ISA, CGEN_OPERAND_CDATA, CGEN_OPERAND_ALIGN, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_DOT_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_DOT_PREFIX, CGEN_OPERAND_POF_PREFIX$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/frv-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/mep-desc.h	/^ , CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/mt-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_PAG_PREFIX, CGEN_OPERAND_SOF_PREFIX, CGEN_OPERAND_SEG_PREFIX, CGEN_OPERAND_END_BOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_BOOLS	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_RL_TYPE, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_OPERAND_ISA, CGEN_OPERAND_CDATA, CGEN_OPERAND_ALIGN, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_END_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_HASH_PREFIX	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_HASH_PREFIX	opcodes/frv-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_HASH_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_DOT_PREFIX, CGEN_OPERAND_POF_PREFIX$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ISA	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ISA	opcodes/mep-desc.h	/^ , CGEN_OPERAND_ISA, CGEN_OPERAND_CDATA, CGEN_OPERAND_ALIGN, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_ISA	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/frv-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/mep-desc.h	/^ , CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/mt-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MACH	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_MAX	include/opcode/cgen.h	/^enum cgen_operand_type { CGEN_OPERAND_MAX };$/;"	e	enum:cgen_operand_type
CGEN_OPERAND_NBOOL_ATTRS	include/opcode/cgen.h	699;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/epiphany-desc.h	306;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/fr30-desc.h	228;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/frv-desc.h	718;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/ip2k-desc.h	222;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/iq2000-desc.h	265;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/lm32-desc.h	171;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/m32c-desc.h	213;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/m32r-desc.h	203;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/mep-desc.h	232;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/mt-desc.h	208;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/or1k-desc.h	605;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/xc16x-desc.h	345;"	d
CGEN_OPERAND_NBOOL_ATTRS	opcodes/xstormy16-desc.h	252;"	d
CGEN_OPERAND_NBOOL_ATTRS	sim/cris/cris-desc.h	299;"	d
CGEN_OPERAND_NBOOL_ATTRS	sim/sh64/sh-desc.h	204;"	d
CGEN_OPERAND_NEGATIVE	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/frv-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/mep-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/mt-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NEGATIVE	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_NIL	include/opcode/cgen.h	632;"	d
CGEN_OPERAND_PAG_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_PAG_PREFIX, CGEN_OPERAND_SOF_PREFIX, CGEN_OPERAND_SEG_PREFIX, CGEN_OPERAND_END_BOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/epiphany-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/fr30-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/frv-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/ip2k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/iq2000-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/lm32-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/m32c-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/m32r-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/mep-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/mt-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/or1k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/xc16x-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	opcodes/xstormy16-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	sim/cris/cris-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_PCREL_ADDR	sim/sh64/sh-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_POF_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_DOT_PREFIX, CGEN_OPERAND_POF_PREFIX$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/frv-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/mep-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/mt-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELAX	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELOC	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELOC	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELOC	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_DOT_PREFIX, CGEN_OPERAND_POF_PREFIX$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW	opcodes/mep-desc.h	/^ , CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_RL_TYPE	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_RL_TYPE, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEG_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_PAG_PREFIX, CGEN_OPERAND_SOF_PREFIX, CGEN_OPERAND_SEG_PREFIX, CGEN_OPERAND_END_BOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/frv-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/mep-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/mt-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SEM_ONLY	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/frv-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/mep-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/mt-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGNED	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/epiphany-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/fr30-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/frv-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/ip2k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/iq2000-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/lm32-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/m32c-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/m32r-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/mep-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/mt-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/or1k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/xc16x-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	opcodes/xstormy16-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	sim/cris/cris-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SIGN_OPT	sim/sh64/sh-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_SOF_PREFIX	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_PAG_PREFIX, CGEN_OPERAND_SOF_PREFIX, CGEN_OPERAND_SEG_PREFIX, CGEN_OPERAND_END_BOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/epiphany-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/fr30-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/frv-desc.h	/^ , CGEN_OPERAND_HASH_PREFIX, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/ip2k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/iq2000-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/lm32-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/m32c-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/m32r-desc.h	/^ , CGEN_OPERAND_RELOC, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/mep-desc.h	/^ , CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/mt-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/or1k-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/xc16x-desc.h	/^ , CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	opcodes/xstormy16-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	sim/cris/cris-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_START_NBOOLS	sim/sh64/sh-desc.h	/^ , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_ISA$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_TABLE	include/opcode/cgen.h	/^} CGEN_OPERAND_TABLE;$/;"	t	typeref:struct:__anon1392
CGEN_OPERAND_TYPE	opcodes/epiphany-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/fr30-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/frv-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/ip2k-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/iq2000-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/lm32-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/m32c-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/m32r-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/mep-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/mt-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/or1k-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/xc16x-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	opcodes/xstormy16-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	sim/cris/cris-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_TYPE	sim/sh64/sh-desc.h	/^} CGEN_OPERAND_TYPE;$/;"	t	typeref:enum:cgen_operand_type
CGEN_OPERAND_VIRTUAL	opcodes/epiphany-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/fr30-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/frv-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/ip2k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/iq2000-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/lm32-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/m32c-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/m32r-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/mep-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/mt-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/or1k-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/xc16x-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	opcodes/xstormy16-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	sim/cris/cris-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPERAND_VIRTUAL	sim/sh64/sh-desc.h	/^  CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT$/;"	e	enum:cgen_operand_attr
CGEN_OPINST	include/opcode/cgen.h	/^} CGEN_OPINST;$/;"	t	typeref:struct:__anon1393
CGEN_OPINST_ATTR	include/opcode/cgen.h	775;"	d
CGEN_OPINST_ATTRS	include/opcode/cgen.h	773;"	d
CGEN_OPINST_COND_REF	include/opcode/cgen.h	778;"	d
CGEN_OPINST_END	include/opcode/cgen.h	/^  CGEN_OPINST_END = 0,$/;"	e	enum:cgen_opinst_type
CGEN_OPINST_INPUT	include/opcode/cgen.h	/^  CGEN_OPINST_INPUT, CGEN_OPINST_OUTPUT$/;"	e	enum:cgen_opinst_type
CGEN_OPINST_OUTPUT	include/opcode/cgen.h	/^  CGEN_OPINST_INPUT, CGEN_OPINST_OUTPUT$/;"	e	enum:cgen_opinst_type
CGEN_PARSE_FN	include/opcode/cgen.h	1334;"	d
CGEN_PARSE_OPERAND_ADDRESS	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_ADDRESS,$/;"	e	enum:cgen_parse_operand_type
CGEN_PARSE_OPERAND_INIT	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_INIT,$/;"	e	enum:cgen_parse_operand_type
CGEN_PARSE_OPERAND_INTEGER	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_INTEGER,$/;"	e	enum:cgen_parse_operand_type
CGEN_PARSE_OPERAND_RESULT_ERROR	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_RESULT_ERROR$/;"	e	enum:cgen_parse_operand_result
CGEN_PARSE_OPERAND_RESULT_NUMBER	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_RESULT_NUMBER,$/;"	e	enum:cgen_parse_operand_result
CGEN_PARSE_OPERAND_RESULT_QUEUED	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_RESULT_QUEUED,$/;"	e	enum:cgen_parse_operand_result
CGEN_PARSE_OPERAND_RESULT_REGISTER	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_RESULT_REGISTER,$/;"	e	enum:cgen_parse_operand_result
CGEN_PARSE_OPERAND_SYMBOLIC	include/opcode/cgen.h	/^  CGEN_PARSE_OPERAND_SYMBOLIC$/;"	e	enum:cgen_parse_operand_type
CGEN_PAR_H	sim/common/cgen-par.h	21;"	d
CGEN_PC_WRITE	sim/common/cgen-par.h	/^  CGEN_PC_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_PRINT_FN	include/opcode/cgen.h	1337;"	d
CGEN_PRINT_INSN	opcodes/epiphany-dis.c	545;"	d	file:
CGEN_PRINT_INSN	opcodes/epiphany-dis.c	63;"	d	file:
CGEN_PRINT_INSN	opcodes/fr30-dis.c	566;"	d	file:
CGEN_PRINT_INSN	opcodes/frv-dis.c	663;"	d	file:
CGEN_PRINT_INSN	opcodes/ip2k-dis.c	555;"	d	file:
CGEN_PRINT_INSN	opcodes/iq2000-dis.c	456;"	d	file:
CGEN_PRINT_INSN	opcodes/lm32-dis.c	414;"	d	file:
CGEN_PRINT_INSN	opcodes/m32c-dis.c	1158;"	d	file:
CGEN_PRINT_INSN	opcodes/m32r-dis.c	110;"	d	file:
CGEN_PRINT_INSN	opcodes/m32r-dis.c	111;"	d	file:
CGEN_PRINT_INSN	opcodes/m32r-dis.c	546;"	d	file:
CGEN_PRINT_INSN	opcodes/mep-dis.c	128;"	d	file:
CGEN_PRINT_INSN	opcodes/mep-dis.c	129;"	d	file:
CGEN_PRINT_INSN	opcodes/mep-dis.c	1454;"	d	file:
CGEN_PRINT_INSN	opcodes/mt-dis.c	557;"	d	file:
CGEN_PRINT_INSN	opcodes/or1k-dis.c	408;"	d	file:
CGEN_PRINT_INSN	opcodes/xc16x-dis.c	687;"	d	file:
CGEN_PRINT_INSN	opcodes/xstormy16-dis.c	435;"	d	file:
CGEN_QI_WRITE	sim/common/cgen-par.h	/^  CGEN_BI_WRITE, CGEN_QI_WRITE, CGEN_SI_WRITE, CGEN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_SCACHE_H	sim/common/cgen-scache.h	21;"	d
CGEN_SEM_OPS_H	sim/common/cgen-ops.h	23;"	d
CGEN_SF_WRITE	sim/common/cgen-par.h	/^  CGEN_BI_WRITE, CGEN_QI_WRITE, CGEN_SI_WRITE, CGEN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_SIM_H	sim/common/cgen-sim.h	23;"	d
CGEN_SIZE_UNKNOWN	include/opcode/cgen.h	1231;"	d
CGEN_SI_WRITE	sim/common/cgen-par.h	/^  CGEN_BI_WRITE, CGEN_QI_WRITE, CGEN_SI_WRITE, CGEN_SF_WRITE,$/;"	e	enum:cgen_write_queue_kind
CGEN_STATE	sim/common/cgen-defs.h	/^} CGEN_STATE;$/;"	t	typeref:struct:cgen_state
CGEN_SYM	include/opcode/cgen.h	54;"	d
CGEN_SYM	opcodes/epiphany-desc.h	36;"	d
CGEN_SYM	opcodes/fr30-desc.h	36;"	d
CGEN_SYM	opcodes/frv-desc.h	36;"	d
CGEN_SYM	opcodes/ip2k-desc.h	36;"	d
CGEN_SYM	opcodes/iq2000-desc.h	36;"	d
CGEN_SYM	opcodes/lm32-desc.h	36;"	d
CGEN_SYM	opcodes/m32c-desc.h	36;"	d
CGEN_SYM	opcodes/m32r-desc.h	36;"	d
CGEN_SYM	opcodes/mep-desc.h	36;"	d
CGEN_SYM	opcodes/mt-desc.h	36;"	d
CGEN_SYM	opcodes/or1k-desc.h	36;"	d
CGEN_SYM	opcodes/xc16x-desc.h	36;"	d
CGEN_SYM	opcodes/xstormy16-desc.h	36;"	d
CGEN_SYM	sim/cris/cris-desc.h	30;"	d
CGEN_SYM	sim/sh64/sh-desc.h	30;"	d
CGEN_SYNTAX	include/opcode/cgen.h	/^} CGEN_SYNTAX;$/;"	t	typeref:struct:__anon1394
CGEN_SYNTAX_CHAR	include/opcode/cgen.h	810;"	d
CGEN_SYNTAX_CHAR_P	include/opcode/cgen.h	809;"	d
CGEN_SYNTAX_CHAR_TYPE	include/opcode/cgen.h	/^typedef unsigned short CGEN_SYNTAX_CHAR_TYPE;$/;"	t
CGEN_SYNTAX_FIELD	include/opcode/cgen.h	811;"	d
CGEN_SYNTAX_MAKE_FIELD	include/opcode/cgen.h	812;"	d
CGEN_SYNTAX_MNEMONIC	include/opcode/cgen.h	820;"	d
CGEN_SYNTAX_MNEMONIC_P	include/opcode/cgen.h	821;"	d
CGEN_SYNTAX_STRING	include/opcode/cgen.h	808;"	d
CGEN_TRACE_EXTRACT	sim/common/cgen-trace.h	55;"	d
CGEN_TRACE_H	sim/common/cgen-trace.h	21;"	d
CGEN_TRACE_INSN	sim/common/cgen-trace.h	50;"	d
CGEN_TRACE_INSN_FINI	sim/common/cgen-trace.h	40;"	d
CGEN_TRACE_INSN_INIT	sim/common/cgen-trace.h	35;"	d
CGEN_TRACE_PRINTF	sim/common/cgen-trace.h	45;"	d
CGEN_TRACE_RESULT	sim/common/cgen-trace.h	60;"	d
CGEN_TRACE_RESULT	sim/cris/semcrisv10f-switch.c	268;"	d	file:
CGEN_TRACE_RESULT	sim/cris/semcrisv10f-switch.c	269;"	d	file:
CGEN_TRACE_RESULT	sim/cris/semcrisv32f-switch.c	272;"	d	file:
CGEN_TRACE_RESULT	sim/cris/semcrisv32f-switch.c	273;"	d	file:
CGEN_TRACE_RESULT	sim/frv/sem.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/frv/sem.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/iq2000/sem-switch.c	209;"	d	file:
CGEN_TRACE_RESULT	sim/iq2000/sem-switch.c	210;"	d	file:
CGEN_TRACE_RESULT	sim/iq2000/sem.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/iq2000/sem.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/lm32/sem-switch.c	127;"	d	file:
CGEN_TRACE_RESULT	sim/lm32/sem-switch.c	128;"	d	file:
CGEN_TRACE_RESULT	sim/lm32/sem.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/lm32/sem.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem-switch.c	169;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem-switch.c	170;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem2-switch.c	360;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/sem2-switch.c	361;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/semx-switch.c	353;"	d	file:
CGEN_TRACE_RESULT	sim/m32r/semx-switch.c	354;"	d	file:
CGEN_TRACE_RESULT	sim/or1k/sem-switch.c	173;"	d	file:
CGEN_TRACE_RESULT	sim/or1k/sem-switch.c	174;"	d	file:
CGEN_TRACE_RESULT	sim/or1k/sem.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/or1k/sem.c	41;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-compact-switch.c	259;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-compact-switch.c	260;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-compact.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-compact.c	40;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-media-switch.c	273;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-media-switch.c	274;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-media.c	39;"	d	file:
CGEN_TRACE_RESULT	sim/sh64/sem-media.c	40;"	d	file:
CGEN_TRACE_RESULT_P	sim/common/cgen-trace.h	32;"	d
CGEN_TYPES_H	sim/common/cgen-types.h	24;"	d
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/ip2k-opc.h	36;"	d
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/iq2000-opc.h	45;"	d
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/m32c-opc.h	44;"	d
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/mep-asm.c	56;"	d	file:
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/mep-dis.c	66;"	d	file:
CGEN_VALIDATE_INSN_SUPPORTED	opcodes/mt-opc.h	36;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/epiphany-opc.h	84;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/frv-opc.h	41;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/ip2k-opc.h	39;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/iq2000-opc.h	36;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/lm32-opc.h	36;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/m32c-opc.h	43;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/mep-opc.h	41;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/mt-opc.h	39;"	d
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/or1k-asm.c	56;"	d	file:
CGEN_VERBOSE_ASSEMBLER_ERRORS	opcodes/xstormy16-opc.h	36;"	d
CGEN_WORD_ENDIAN	include/opcode/cgen.h	1372;"	d
CGEN_WRITE_QUEUE	sim/common/cgen-par.h	/^} CGEN_WRITE_QUEUE;$/;"	t	typeref:struct:__anon686
CGEN_WRITE_QUEUE_CLEAR	sim/common/cgen-par.h	172;"	d
CGEN_WRITE_QUEUE_ELEMENT	sim/common/cgen-par.h	/^} CGEN_WRITE_QUEUE_ELEMENT;$/;"	t	typeref:struct:__anon660
CGEN_WRITE_QUEUE_ELEMENT	sim/common/cgen-par.h	174;"	d
CGEN_WRITE_QUEUE_ELEMENT_FLAGS	sim/common/cgen-par.h	156;"	d
CGEN_WRITE_QUEUE_ELEMENT_IADDR	sim/common/cgen-par.h	155;"	d
CGEN_WRITE_QUEUE_ELEMENT_KIND	sim/common/cgen-par.h	154;"	d
CGEN_WRITE_QUEUE_ELEMENT_PIPE	sim/frv/frv-sim.h	742;"	d
CGEN_WRITE_QUEUE_ELEMENT_WORD1	sim/common/cgen-par.h	157;"	d
CGEN_WRITE_QUEUE_INDEX	sim/common/cgen-par.h	173;"	d
CGEN_WRITE_QUEUE_NEXT	sim/common/cgen-par.h	176;"	d
CGEN_WRITE_QUEUE_SIZE	sim/common/cgen-par.h	165;"	d
CH	opcodes/i386-dis.c	345;"	d	file:
CHAIN_LENGTH_THRESHOLD	gdb/bcache.c	124;"	d	file:
CHANGEMODE	sim/arm/armemu.h	445;"	d
CHANGE_TO_ARM	bfd/coff-arm.c	1936;"	d	file:
CHAR	gdb/gnulib/import/fnmatch.c	148;"	d	file:
CHAR	gdb/gnulib/import/fnmatch.c	177;"	d	file:
CHAR	gdb/gnulib/import/fnmatch_loop.c	1208;"	d	file:
CHAR	gdb/testsuite/gdb.cp/chained-calls.cc	/^  CHAR$/;"	e	enum:type	file:
CHARBUFFERPROC_NAME	gdb/python/py-inferior.c	1035;"	d	file:
CHARBUFFERPROC_NAME	gdb/python/py-inferior.c	1037;"	d	file:
CHARMASK	libdecnumber/decNumberLocal.h	172;"	d
CHARSET_H	gdb/charset.h	20;"	d
CHAR_BIT	libiberty/hashtab.c	66;"	d	file:
CHAR_BIT	opcodes/i386-opc.h	27;"	d
CHAR_BIT	readline/shell.c	73;"	d	file:
CHAR_CLASS_MAX_LENGTH	gdb/gnulib/import/fnmatch.c	102;"	d	file:
CHAR_CLASS_MAX_LENGTH	gdb/gnulib/import/fnmatch.c	123;"	d	file:
CHAR_CLASS_MAX_LENGTH	gdb/gnulib/import/fnmatch.c	98;"	d	file:
CHAR_CLASS_MAX_LENGTH	libiberty/regex.c	2175;"	d	file:
CHAR_CLASS_MAX_LENGTH	libiberty/regex.c	2179;"	d	file:
CHAR_CLASS_MAX_LENGTH	libiberty/regex.c	2188;"	d	file:
CHAR_CLASS_SIZE	libiberty/regex.c	623;"	d	file:
CHAR_CLASS_SIZE	libiberty/regex.c	8200;"	d	file:
CHAR_SET_SIZE	libiberty/regex.c	265;"	d	file:
CHAR_T	libiberty/regex.c	610;"	d	file:
CHAR_T	libiberty/regex.c	619;"	d	file:
CHAR_T	libiberty/regex.c	8196;"	d	file:
CHAR_WIDTH	gdb/gnulib/import/limits.in.h	49;"	d
CHECK	gdb/cp-support.c	2043;"	d	file:
CHECK	gdb/cp-support.c	2111;"	d	file:
CHECK	gdb/linux-thread-db.c	598;"	d	file:
CHECK	gdb/linux-thread-db.c	703;"	d	file:
CHECK	gdb/unittests/lookup_name_info-selftests.c	100;"	d	file:
CHECK	gdb/unittests/lookup_name_info-selftests.c	68;"	d	file:
CHECK	gdb/windows-nat.c	198;"	d	file:
CHECK	zlib/inflate.h	/^    CHECK,      \/* i: waiting for 32-bit check value *\/$/;"	e	enum:__anon979
CHECKMEM32	sim/testsuite/sim/bfin/test.h	56;"	d
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG P0, (_VS|_V|_V_COPY);$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x2c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x3c5ba7c4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x50260000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x57ed0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0x83e38000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0xa8130000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0xafda0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0xe39b1afc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0xffeec062;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/a0shift.S	/^CHECKREG R0, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r0, 0x00000051;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r1, 0x00000012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r1, 0x00002468;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r1, 0x12340001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r1, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0x0000468A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0x23456789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0xFFFFFFB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r2, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r3, 0x00000034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r3, 0x000068AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r3, 0x3456789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r3, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r4, 0x856789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r4, 0xFFFFFF95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r5, 0x96789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r5, 0xFFFF2CF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r5, 0xFFFFFF86;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r6, 0xA789ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r6, 0xFFFF4F13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r7, 0x00000078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r7, 0xB89ABCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r7, 0xFFFF7135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^CHECKREG r7, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r0, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r1, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r2, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r3, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r4, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r5, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r6, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x00000089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x0000009A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x000000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^CHECKREG r7, 0x000000CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r0, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r1, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r2, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r3, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r4, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r5, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r6, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x00009ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x00009FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x0000A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x0000AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^CHECKREG r7, 0x0000BC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0xFFFF9877;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r0, 0xFFFFFFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0x00005678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0xFFFFA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r1, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0x00000078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0xFFFF9876;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r2, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0x39876544;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0xFFFFA987;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r3, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r4, 0x000000AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r4, 0x00003450;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r4, 0x00005678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r4, 0xFFFFFFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x00005678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r5, 0x69876544;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0x00005678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0x58765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r6, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r7, 0x00000078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r7, 0x00003450;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r7, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^CHECKREG r7, 0xFFFFBCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0x56AD8766;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0x6CEA9877;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0x79985655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0xFF876544;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r0, 0xFFC8B9A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x56AD8766;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x6CEA9877;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0x79985655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r1, 0xFFC8B9A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x56AD8766;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x6CEA9877;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0x79985655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r2, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x56AD8766;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x79985655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r3, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x79985655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r4, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x39876044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r5, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x58765133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x589ABC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r6, 0xC6789FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0xA7654378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0xA789AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^CHECKREG r7, 0xC6789FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0x56AD8765;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0x6CEA9876;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0x79985654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0xFF876543;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r0, 0xFFC8B9A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x56AD8765;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x6CEA9876;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0x79985654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r1, 0xFFC8B9A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x56AD8765;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x6CEA9876;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0x79985654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r2, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x56AD8765;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x79985654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r3, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x79985654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r4, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x39876043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r5, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x58765132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x589ABC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r6, 0xC6789FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0x00374659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0x00789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0x8667A9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0x93156789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0xA7654377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0xA789AECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0xA952789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^CHECKREG r7, 0xC6789FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r0, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r1, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r2, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r3, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r4, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r5, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r6, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0x00000059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^CHECKREG r7, 0xFFFFFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r0, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r1, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r2, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r3, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r4, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r5, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r6, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0x00004659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0xFFFF9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0xFFFF9FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0xFFFFA9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0xFFFFAECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^CHECKREG r7, 0xFFFFBC88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0x02080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0x02160004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0x02440004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0x02640004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0xA2760005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0xA2840005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0xFFE20002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r0, 0xFFFE0002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x0003FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x042AACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x0438ACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x242AACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x2438ACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x2466ACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0x2486ACF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r1, 0xFFE20001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x2688CF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x26A8CF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x26BACF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x26C8CF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x466CCF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x4688CF13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0x621ACF20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r2, 0xFFC2003E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x003FFFC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x48AEF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x48CAF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x48DCF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x686EF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x688EF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x68AAF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r3, 0x68DCF135;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x001E001F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x159C26AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x2A911356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x2A9F1356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x6AD11357;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x6AED1357;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x6AFF1357;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r4, 0x6B0D1357;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x001FFFE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x0D213578;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x0D2F3578;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x2CF33578;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x2D0F3578;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x8CF33579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x8D213579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r5, 0x8D2F3579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0x4F15579A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0x4F31579A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xAF15579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xAF31579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xAF43579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xAF51579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xCF51579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r6, 0xFFD00030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0x0031FFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0x713779BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0x715379BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0xD13779BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0xD15379BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0xD17379BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0xF0F779BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^CHECKREG r7, 0xF16579BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r0, 0x02460005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r0, 0xA2460004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r1, 0x0001FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r1, 0x0468ACF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r1, 0x2468ACF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r2, 0x0000003E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r2, 0x268ACF12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r2, 0x468ACF12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r2, 0x624ACF21;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r3, 0x0001FFC3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r3, 0x48ACF134;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r3, 0x68ACF134;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r4, 0x0000001E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r4, 0x159E26AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r4, 0x2ACF1357;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r4, 0x6ACF1356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r5, 0x0001FFE3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r5, 0x0CF13579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r5, 0x2CF13579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r5, 0x8CF13578;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r6, 0x00000030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r6, 0x4F13579B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r6, 0xAF13579A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r6, 0xCF13579A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r7, 0x0001FFD1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r7, 0x713579BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r7, 0xD13579BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^CHECKREG r7, 0xF13579BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x0D05E640;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x11460676;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x2AF38A10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x337C0A98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x4D15C0D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x559E48DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x7137E454;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r0, 0x71C06CDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x2AE5A010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x2F25C046;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x48D149E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x5159CA68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x6AF37AE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x737C02EA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x91159E24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r1, 0x919E26AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x4D05C232;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x5145E268;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x6AF36A02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x737BEA8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x8D159CE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0x959E24EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0xB137C046;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r2, 0xB1C048CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0x6F25E454;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0x7366048A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0x8D158A24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0x959E0AAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0xAF37BEE6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0xB7C046EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0xD159E268;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r3, 0xD1E26AF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x11460676;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x158626AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x2F37AA46;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x37C02ACE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x5159E0E8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x59E268F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x717C048A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r4, 0x72048D12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x33662898;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x37A648CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x5159CA68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x59E24AF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x737C02EA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x7C048AF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x919E26AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r5, 0x9226AF34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x55864ABA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x59C66AF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x737BEA8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x7C046B12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x959E24EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0x9E26ACF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0xB1C048CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r6, 0xB248D156;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0x77A66CDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0x7BE68D12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0x959E0AAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0x9E268B34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0xB7C046EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0xC048CEF6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0xD1E26AF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^CHECKREG r7, 0xD26AF378;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0x1A0BCC80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0x228C0CEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0x55E71420;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0x66F81530;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0x9A2B81A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0xAB3C91B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0xE26FC8A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r0, 0xE380D9B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0x222B3C48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0x233C4D58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0x55CB4020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0x5E4B808C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0x91A293C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0xA2B394D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0xD5E6F5C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r1, 0xE6F805D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0x1A2B39C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0x2B3C49D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0x626F808C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0x6380919C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0x9A0B8464;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0xA28BC4D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0xD5E6D404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r2, 0xE6F7D514;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0x1A2B1448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0x2B3C1558;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0x5E6F7DCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0x6F808DDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0xA2B3C4D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0xA3C4D5E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0xDE4BC8A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r3, 0xE6CC0914;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0x228C0CEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0x2B0C4D58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0x5E6F548C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0x6F80559C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0xA2B3C1D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0xB3C4D1E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0xE2F80914;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r4, 0xE4091A24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0x233C4D58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0x244D5E68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0x66CC5130;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0x6F4C919C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0xA2B394D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0xB3C495E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0xE6F805D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r5, 0xF80915E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0x2B3C49D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0x3C4D59E8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0x6380919C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0x6491A2AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0xAB0C9574;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0xB38CD5E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0xE6F7D514;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r6, 0xF808D624;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0x2B3C1558;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0x3C4D1668;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0x6F808DDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0x80919DEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0xA3C4D5E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0xA4D5E6F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0xEF4CD9B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^CHECKREG r7, 0xF7CD1A24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r4, 0x00000444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r5, 0x00000555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r4, 0x00004444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_ljump.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_calla_subr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2dreg.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r2, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r3, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r6, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^CHECKREG r7, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r2, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r3, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r5, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r6, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^CHECKREG r7, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r2, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r3, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r6, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^CHECKREG r7, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r0, 0x408D2711;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r0, 0xA08D2311;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r1, 0x07300007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r1, 0x15124040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r2, 0x62B61557;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r2, 0xC4CC2AAF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r3, 0x07300007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r3, 0x6811A4E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r4, 0x01F49088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r4, 0x609950AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r5, 0x609950AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r5, 0x6E2959AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r6, 0x20BB06CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r6, 0x3E921100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r7, 0x596950A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^CHECKREG r7, 0xFA484402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r0, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r1, 0x07300007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r2, 0x62B61557;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r2, 0xC4CC2AAF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r3, 0x07300007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r3, 0x0E76000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r4, 0x01F49088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r4, 0x609950AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r5, 0x609950AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r5, 0x6E2959AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r6, 0x3E921110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r6, 0x62B61577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r7, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^CHECKREG r7, 0xFA484440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r0, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r0, 0x026B943C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r1, 0x00025592;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r1, 0x0398000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r2, 0x62B61577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r2, 0xC4CC2AAF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r3, 0x07372AEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r3, 0x0E76000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r4, 0x0020B354;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r4, 0x62B61577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r5, 0x35480105;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r5, 0x62B61577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r6, 0x04166A90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r6, 0xFC680013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r7, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^CHECKREG r7, 0xC4CC2ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r0, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r0, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r1, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r1, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r1, 0x00001006;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r1, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r2, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r2, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r2, 0x00001026;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r2, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r3, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r3, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r3, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r4, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r4, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00001006;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r5, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00001026;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r6, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r7, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r7, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r7, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^CHECKREG r7, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r0, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r0, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r1, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r1, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r1, 0x00001006;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r2, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r2, 0x00001004;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r2, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r3, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r3, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r4, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r4, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00001006;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r5, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r6, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r6, 0x00001004;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r6, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r6, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r7, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r7, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^CHECKREG r7, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00001004;  \/\/ carry$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r1, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r2, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r2, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r2, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r2, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r3, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r3, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r3, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00001004;  \/\/ carry$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r5, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r6, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r6, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r6, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r6, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r7, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r7, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r7, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^CHECKREG r7, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r1, 0x00001004;  \/\/ carry$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r1, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r1, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r1, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r2, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r2, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r2, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r3, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r3, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r3, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00001004;  \/\/ carry$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r5, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r6, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r6, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r6, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r7, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r7, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^CHECKREG r7, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r0, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r1, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r3, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r4, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r5, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r0, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r1, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r3, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r4, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r5, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r1, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r1, 0x00001025;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r2, 0x00001005;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r3, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r5, 0x00000000;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r6, 0x00000020;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r0, 0x00000000;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r1, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r2, 0x00001005;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r3, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r3, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r4, 0x00000000;  \/\/ overflow and carry but not negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r6, 0x00000000;  \/\/ cc overflow, carry and negative$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r6, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r0, 0x2A0CD60D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r0, 0x708D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r0, 0xA08D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r0, 0xC08D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r1, 0x300B900B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r1, 0xD0021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r1, 0xD8021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r1, 0xDB021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r2, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r2, 0x3005900B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r2, 0xD0487F09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r3, 0x60B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r3, 0x60F61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r3, 0x64B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r3, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r4, 0x2A0C660D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r4, 0x50487609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r4, 0x59487609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r4, 0xD0487F09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r5, 0x3005900B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r5, 0x300B900B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r5, 0x30F5900B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r5, 0xD0021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r6, 0x2A0CD60D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r6, 0x2ABC660D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r6, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r6, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r7, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r7, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^CHECKREG r7, 0xD90E189F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r0, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r0, 0x308D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r0, 0x808D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r0, 0xDB021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r1, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r1, 0x60261507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r1, 0x65B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r1, 0xD4023053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r2, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r2, 0xDB021053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r2, 0xDFE5500B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r3, 0x308D2301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r3, 0x64B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r3, 0x65B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r3, 0xDFE5500B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r4, 0x50447609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r4, 0x60F61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r4, 0x64B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r4, 0x65B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r5, 0x65B61507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r5, 0x895E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r5, 0xD90E189F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r5, 0xDFE5500B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r6, 0x2A0C660D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r6, 0x2A4C660D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r6, 0xD4023053;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r6, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r7, 0x2F041405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r7, 0x50447609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r7, 0x895E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^CHECKREG r7, 0xD90E108F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x00200023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x00200024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x00200068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x00205460;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x00264422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x002818AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x01231567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x01234567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x02410228;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x05010145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x40444010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x41014001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r0, 0x48400200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x00000024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x00205468;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x0028882C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x01234567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x05810145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x08201024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x08704030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x12000208;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x41014889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x42054018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x50310224;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x88264422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x88A00023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r1, 0x89AB1DEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x00200024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x00210024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x002818AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x02300238;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x02304233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x10731020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x10761030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x12305238;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x40444010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x42400898;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x55100204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x56701233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r2, 0x56789A2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x00048018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x00200024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x01010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x10301020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x12305230;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x42054018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x42400010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x48400200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x55900204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x56701224;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x88A01024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0x98761030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r3, 0xDEF01233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x00010145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x00410020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x00464010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x01011889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x01014001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x02045018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x02400013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x02400828;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x08201020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x08400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x10000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x25012001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x40444010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r4, 0x43456899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x00000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x00010145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x00201020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x00224402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x08811145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x10105240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x10300400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x10310020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x18160000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x40012001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x40044010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x50100224;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x58900203;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r5, 0x75912345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x00201024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x00204461;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x00224422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x10345430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x10701020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x10731020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x12348678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x15100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x40444010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x48400200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x88221422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x98701033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r6, 0x98765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x00200068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x00201468;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x00204460;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x01234567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x08201024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x08400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x10301020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x12301228;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x12301233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x15100240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x15140240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x40044010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^CHECKREG r7, 0x42044018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x02222332;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x1110E111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x28CCFCCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x2950E111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x55555505;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x706DDDDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x70888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x7676F277;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x79C10246;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x88880888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x97500ECB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0x9F9E3333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0xCCD1C8FD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0xDDCCCCD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r0, 0xF510EB99;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x0ECF8643;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x21BD8909;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x2A080FEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x4453F414;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x49841201;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x55444450;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x76543211;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0x8888D889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xB474F445;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xCCCCCCFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xE14AAE14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xE5901234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xEEEFEDDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xEFE55556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r1, 0xF9999AAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x20188889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x41FFB976;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x41FFB9F7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x48D459E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x6E6889AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x6ECD2454;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x7CC3EBC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0x88777780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xA1CB8300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xA9876544;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xA987E544;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xB471ECA9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xBBBBDBBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xC3440440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r2, 0xFCCCCDDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x16110221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x210FEDCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x210FEDDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x3343E444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x3EDBC964;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x9BAA8546;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0x9FA11111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xB05E05B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xB2BC9011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xB98041FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xC41C2F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xD0347C31;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xDA609EDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r3, 0xF4555665;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x080898BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x17E7B17E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x4E861A67;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x504BBAAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x664CF1CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x6F237323;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x752FEB99;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0x8AD20F06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xC945A61F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xDCBA9767;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xDCBA976D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xDCBA97D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xDCBAE767;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xE4011DED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r4, 0xEEEEDDDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x1FE030ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x27EDCB8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x4D246ADF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x53AF82DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x5DBF21E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x7F715D4C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x8643EE0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x876EDCBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x876EDCBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x876EDCDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x876EECBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0x99A2E333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0xB76EDCBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0xDFBDCF12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r5, 0xE8E36562;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x6789ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x6789ABCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x6789ABDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x6789EBCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x6A89ABCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x74580888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0x79BDE246;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0xA1ABCDE9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0xB789ABCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r6, 0xE6FB091A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0x64426BFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0x8E34C23A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0x94C2D445;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xAC507D26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xBDCBA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEACBA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEDC9A988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEDCBA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEDCBA98D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEDCBA9D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xEDCBE988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^CHECKREG r7, 0xFE9E5078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x00060008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x02468ACE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x1357CBDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x579BDF53;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x7AB468AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x8468AE00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x8ACE3356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0x999C9999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r0, 0xE0135796;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x0ECF8643;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x55444450;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x789ABCDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0x8888D889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0xCCCCCCFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0xEFE55556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r1, 0xF9999AAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x02408A8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x10761030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x12305238;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x42400898;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x55100204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x56701233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r2, 0x56789A2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0x000A000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0x4FF57ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF01233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF01234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF4767C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF65636;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF69AFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xDEF89A2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r3, 0xF5F13375;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x000C000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x00464010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x02045018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x02400013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x02400828;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x02440888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x25012001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r4, 0x43456899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x00000244;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x18160000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x40012001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x50100224;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x665EEEF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x75912345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r5, 0x99A2E333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x4B777CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x98761432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x98765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x9A76767A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0x9A76DEFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0xDE7EDE2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0xDEF65633;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r6, 0xF5F77777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x02040248;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x10365430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x12301228;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x12301233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x15100240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^CHECKREG r7, 0x42044018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x01234567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x1337777F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x43676DFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x577BDF2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x5B577CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x75B36767;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x7777FB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x7BFB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x7EF16377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x89AB1DEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x91ABCDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x99765577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0x9ABFFEFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r0, 0xDFF35773;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x4BEFEDFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x53757EF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x56BCFEFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x7E73BB3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x89AB1DEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x89ABCDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x99F6DDFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0x9BBF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xD7BBDFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xDEF45637;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xDFFBDF2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xDFFBDFF3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xF5BBEFEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r1, 0xFFAB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x477DFABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x56789A2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x567C7EFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x577BDFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x5B577CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x5EF44673;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x75F9BBFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0x9EFCF678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xDE73DE2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xDE76DEBE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xDEF89AB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xDFFB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xDFFBDFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r2, 0xFFEB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x3A758EF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x4FF57ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x53757EF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x7EF16377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xB3EFDDFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDE77FE2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDEF01233;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDEF4767C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDEF65636;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDEF89A2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDFF35777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xDFFB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xF5F13375;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r3, 0xFFBB3FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x23676DFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x33757EF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x43456899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x5B577CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x75D56BDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x777DFA2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x7AB5FE7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xABEF1DFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xBB767CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xF9BBEDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xFEF57777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xFF77FF2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xFFF57AB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r4, 0xFFFF1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x4BD56BDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x5B777EFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x75912345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x79B36767;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x7AB5777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x7EF56777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x7EF9BB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x99FFDDFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0x9A7CF6FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0xF8F67777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0xF9BB1FEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0xFE73FF3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0xFEF13373;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r5, 0xFFBF1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x12348678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x4B777CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x5B577CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x7EF16377;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x93BFDFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x98765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x99775577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x99FF1DFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x9A76767A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0xDE73DE2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0xDE7EDE2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0xDEF65633;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0xF5F77777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r6, 0xFFFB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x1337577F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x43757EF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x567CDE2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x5B777EFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x75B5777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x75B6777D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x91ABCDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x9A76567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x9A77567A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x9ABFFEFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0x9BBF1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0xDE77FE2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0xDEF45673;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0xFEF57777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^CHECKREG r7, 0xFFAB1FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x02468ACE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x0B0C8777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x1357CBDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x579BDF53;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x7335A6C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x7AB468AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x7C2338AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x8468AE00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x8ACE3356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x92CF1356;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x9563CC50;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x98D68BDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x999C9999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0x9ADFFF67;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0xAAADAAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r0, 0xE0135796;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x07CB3023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x13563BDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x221D2221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x4323FEDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x689BE016;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x68BD0104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x79B8FD55;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x8ACA79BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x8BF258BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x8CF13688;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x9B9BBCCB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0x9BDFD467;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0xC7316577;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0xE024675B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0xE8E7AE12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r1, 0xFB3CF134;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x2B0D48BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x3568ACE6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x58BF258A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x68ACD134;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x69CE569A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x71C0258A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x80A2AABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x89BE0355;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0x957ABF11;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xA12CF8B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xACF13458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xCB09BE01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xCEA4BD61;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xDB9A530E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xE7649667;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r2, 0xEEECEEEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x00609D02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x3A7A0F11;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x4B813579;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x612488A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x67181184;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x7410A740;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x776C6666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x805C5368;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x8BE1467C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0x92357ACD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xB6142BEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xBDE02466;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xE1369D02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xEC1BF477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xF124C8AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r3, 0xF2464E12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x0B60349B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x0C86FB72;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x258BF367;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x3579CF11;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x369B5477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x868AD132;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x8AB5FEBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0x9AD68BDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xA0414255;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xBBBCBCCB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xD0369C81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xD45A2F6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xE0D8F389;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xE1258CF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xEEE12564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r4, 0xF638CE01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x110C7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x19FF464B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x2582577D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x2855EE1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x2B456768;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x367147A9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x640889B1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x75F6C047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x7AD7AE13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x845BE475;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x8AC5C9BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0x8BE74F23;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0xA4FD4FA4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0xAAACFAFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0xCF1BF477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r5, 0xEB22468A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x24690CF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x30ECA864;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x3D73A3D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x4567887A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x485DBAB6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x48891F0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x56567899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x6C2F8E48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x80989ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x83EE68CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0x9ABCDF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0xA50369C7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0xAAAACAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0xABCC5010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0xCF012564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r6, 0xDAFD19DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x00569D02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x0F966046;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x147AE146;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x2468ACF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x258A5256;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x259E26AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x4322FEDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x7AE747AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0x9D497AC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xAD1485DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xBF258A80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xC249114C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xC8BF27AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xD0147AD9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xDDC24AC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^CHECKREG r7, 0xEBED808E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x02662DFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x1317231F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x1B133CAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x36B16177;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x575BDF0B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x60A2753D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x70B26622;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x7536F905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x7BD30753;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x88880888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x8A41024A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x90888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x99501155;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0x9A9FFE97;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r0, 0xDFD35750;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x0AEEA576;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x11703EE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x11D099DD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x12375678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x15345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x2E42B919;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x44BCFCF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x575BDFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x89ABCDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0x9B9F2B97;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0xC6901234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0xD6841607;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0xDFD35703;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0xF03AEEAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r1, 0xF78B0FDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x053DF225;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x20E9B9F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x444C2CC4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x48565432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x4E799ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x56781ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x56789ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x5CC40440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x60A2753D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x88888880;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x8A41024A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0x9CCCF440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0xCE00CE0F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0xCE00CE8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r2, 0xD4C91742;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x0DB57AAD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x12375678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x15345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x3A710EE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x42355678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x46804606;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x78412344;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0x8F1A2C9E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xA0613171;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xB3CD9011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xCCC4244C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xDC34F827;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xDEF01224;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r3, 0xDEF01234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x1B133CAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x23451899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x23456829;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x23456893;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x23456899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x31712EE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x50D44BDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x60A2753D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x6AB5FE3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x6FFD1DE9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0x8A41024A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0xAEC53543;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0xBB303CAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0xBB36370A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r4, 0xE819A9CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x08FEDC9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x12375678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x15345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x24852704;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x48912345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x59266AD3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x6AA5253D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x78911345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x78912325;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x78912343;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x78912345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0x8A4CF2FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0xE0427716;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0xE0E07777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r5, 0xE5BF19F3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x48765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x82BCDEF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x8A41024A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x8A42224A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x8C580888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x95765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x98761432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x98765422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x98765432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r6, 0x98765433;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12341678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12343628;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12345628;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12345673;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x12365678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x15345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x42345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x42355678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0x88AB78EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^CHECKREG r7, 0xD6841607;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFEE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFF20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFF58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFFB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFFE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r0, 0xFFFFFFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFED8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFF18;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFF51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFF82;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFFCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFFE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFFF6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r1, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFED0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFF10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFF4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFF7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFFA6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFFC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFFE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFFF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r2, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFEC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFF08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFF43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFF76;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFFA1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFFC4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFFDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFFF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r3, 0xFFFFFFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFEC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFF3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFF70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFF9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFFC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFFDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r4, 0xFFFFFFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFEB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFEF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFF35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFF6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFF97;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFFBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFFD9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFFEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r5, 0xFFFFFFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFEB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFEF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFF2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFF64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFF92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFFB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFFD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFFEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r6, 0xFFFFFFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFEA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFEE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFF27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFF5E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFF8D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFFB4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFFD3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFFEA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^CHECKREG r7, 0xFFFFFFF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x00000078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x000000A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r0, 0x000000E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x0000000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x0000001B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x00000034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x00000055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x000000AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r1, 0x000000E8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x0000001E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x00000038;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x0000005A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x00000084;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x000000B6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r2, 0x000000F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x0000000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x0000005F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x0000008A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x000000BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r3, 0x000000F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000064;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x000000C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r4, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000069;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000096;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x000000CB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r5, 0x00000108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x0000002A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x00000048;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x0000006E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x0000009C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x000000D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r6, 0x00000110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x00000016;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x0000002D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x0000004C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x00000073;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x000000A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x000000D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^CHECKREG r7, 0x00000118;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -16;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -32;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r0, -8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -17;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -25;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -33;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -49;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -57;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r1, -9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -18;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -42;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -50;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r2, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -11;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -19;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -59;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r3, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -36;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -52;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r4, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -21;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -37;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -45;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -53;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -61;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r5, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -46;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -62;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r6, -6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -23;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -31;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -47;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -55;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^CHECKREG r7, -7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 16;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 32;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r0, 8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 17;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 25;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 33;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 49;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 57;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r1, 9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 18;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 42;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 50;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r2, 58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 11;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 19;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r3, 59;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 36;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 52;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r4, 60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 21;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 37;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 45;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 53;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r5, 61;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 46;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 62;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r6, 6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 23;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 31;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 47;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 55;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^CHECKREG r7, 7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r0, 0x00000FFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r0, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r0, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r0, 0x00001002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r1, 0x000010F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r1, 0x000010FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r1, 0x00001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r1, 0x00001102;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r1, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x0000100B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x0000100C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x0000100F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x00001010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x00001012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r2, 0x00001014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r3, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r3, 0x00001003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r3, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00000FF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00000FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00001002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x00001008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r4, 0x0000100D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x000010F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x000010FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x00001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x00001108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r5, 0x0000110E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x00000FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x0000100A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x0000100C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x0000100E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x00001010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x00001014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x00001018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r6, 0x0000101F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r7, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r7, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r7, 0x00001009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^CHECKREG r7, 0x00001011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x00001002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x00001011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x00001013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x00001015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x000010A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x000010A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r0, 0x000010A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x00001102;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x00001112;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x00001114;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x00001116;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x000011B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x000011B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r1, 0x000011B6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x00001012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x00001023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x00001025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x00001027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x000010D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x000010D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r2, 0x000010D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x00001003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x00001015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x00001017;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x00001019;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x000010D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x000010D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r3, 0x000010D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x00001011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x00001019;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x0000101A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x00001099;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x000010A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r4, 0x000010A9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x00001112;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x0000111A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x0000111C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x000011AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x000011B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r5, 0x000011BA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x00001014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x0000101B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x00001023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x0000102B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x000010CB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x000010D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r6, 0x000010DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x00001009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x0000100D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x00001015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x000010CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^CHECKREG r7, 0x000010D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r0, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r0, 0x00001002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r0, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r1, 0x00001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r1, 0x00001102;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r1, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r2, 0x00001200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r2, 0x00001202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r2, 0x00001204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r3, 0x00001300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r3, 0x00001302;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r3, 0x00001304;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r4, 0x00000FF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r4, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r4, 0x00001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r4, 0x00001008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r5, 0x000010F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r5, 0x00001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r5, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r5, 0x00001108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r6, 0x000011F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r6, 0x00001200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r6, 0x00001204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r6, 0x00001208;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r7, 0x000012F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r7, 0x00001300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r7, 0x00001304;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^CHECKREG r7, 0x00001308;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r0, 0x00000FEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r0, 0x00001012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r0, 0x00001014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r1, 0x000010E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r1, 0x00001114;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r2, 0x0000101B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r2, 0x00001024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r3, 0x00000FE7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r3, 0x00001010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r3, 0x00001015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r4, 0x00000FFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r4, 0x00001029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r5, 0x000010F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r5, 0x000010FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r5, 0x00001129;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r6, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r6, 0x0000100E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r6, 0x00001039;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r7, 0x00000FF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r7, 0x00000FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^CHECKREG r7, 0x00001026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r0, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r0, 0x000010A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r0, 0x00001145;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r1, 0x00001104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r1, 0x000011B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r1, 0x000011B7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r2, 0x00001013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r2, 0x000010D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r2, 0x00001196;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r3, 0x00001003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r3, 0x000010D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r3, 0x000011A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r4, 0x00001009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r4, 0x00001146;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r5, 0x00001107;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r5, 0x000011B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r5, 0x000011B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r6, 0x00001015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r6, 0x00001190;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r6, 0x00001192;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r7, 0x00001008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r7, 0x000011A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^CHECKREG r7, 0x000011A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r0, 0x10000FF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r0, 0x10001004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r0, 0x10001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r1, 0x020010F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r1, 0x02001105;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r1, 0x02001106;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r2, 0x00301011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r2, 0x00301017;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r2, 0x0030101A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r3, 0x00041005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r3, 0x00041008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r3, 0x00041009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r4, 0x10000FF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r4, 0x10000FFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r4, 0x1000100B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r5, 0x020010F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r5, 0x020010FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r5, 0x0200110D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r6, 0x00301014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r6, 0x0030101F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r7, 0x00041000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r7, 0x00041003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^CHECKREG r7, 0x0004100E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^CHECKREG r5, 0x260E35C5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^CHECKREG r6, 0x25BCE0F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r0, 0xE567891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r1, 0x6789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r2, 0xB4445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r2, 0xF6667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r3, 0xF6667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r3, 0xF666AEB7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r4, 0xD4445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r4, 0xE567891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r5, 0x6789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r5, 0xF6667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r6, 0x15678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r6, 0xB4445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r7, 0xA789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^CHECKREG r7, 0xF666AEB7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^CHECKREG r0, 0xA5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^CHECKREG r1, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^CHECKREG r2, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^CHECKREG r0, 0xA5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^CHECKREG r1, 0xA5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^CHECKREG r2, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^CHECKREG r2, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^CHECKREG r3, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^CHECKREG r4, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^CHECKREG r5, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^CHECKREG r2, 0x5A9876EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^CHECKREG r3, 0xD87654E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^CHECKREG r4, 0xA5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^CHECKREG r5, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r0, 0x0EEEFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r0, 0x15678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r1, 0x033322D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r1, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r2, 0x155544D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r2, 0x34445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r3, 0x277766D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r3, 0x46667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r4, 0x277766D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r4, 0x5567891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r5, 0x155544D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r5, 0x6789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r6, 0x033322D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r6, 0x74445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r7, 0x0EEEFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^CHECKREG r7, 0x79998889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r0, 0x0EEE0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r0, 0x156776EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r1, 0x033422D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r1, 0x278954E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r2, 0x155644D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r2, 0x34445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r3, 0x277866D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r3, 0x46667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r4, 0x277866D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r4, 0x556776E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r5, 0x155644D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r5, 0x678954E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r6, 0x033422D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r6, 0x74445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r7, 0x0EEE0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^CHECKREG r7, 0x799A7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r0, 0x15678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r1, 0x15678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r3, 0x15678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r3, 0xFFFF9E78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r5, 0x67890015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r5, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r6, 0x74447FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^CHECKREG r7, 0x7FFF7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r4, 0x67116711;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r4, 0x67AB4455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r4, 0x8829892D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r4, 0x88996477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r5, 0x891D6711;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r5, 0x89CD4455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r5, 0xAA2B892D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r5, 0xAABB6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r6, 0x44156711;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r6, 0x44554455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r6, 0xCC2D892D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r6, 0xCC4D6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r7, 0x66176711;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r7, 0x66774455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r7, 0xEEF46477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^CHECKREG r7, 0xEEFF892D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x43445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x5537891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x556B89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x576789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x67694BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x6779ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0x85678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r0, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x6289ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x6759AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x67694BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x6779ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x69764BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0x9789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r1, 0xD779ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x23456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x43445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x67694BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x74555535;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0x79736564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0xA4445B15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0xB4445525;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r2, 0xE3456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x46667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x56789007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x64667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r3, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0x12345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0x42345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0x456789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0xD567F91B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r4, 0xD8889929;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0x45678B6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0x6689ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0x6779ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0x6789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0xAA8ABB5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r5, 0xEAAABB2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0x12345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0x47445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0x74445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0xCC9CDD85;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0xCCCC1DDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0xF9AB1D7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r6, 0xFCCCDD2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x0EEEFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x12345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x12346FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x68667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0x86667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^CHECKREG r7, 0xEEAEFF9F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x043239AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x45379565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x67695699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0x67790BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r0, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x2567AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x659B4BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x6759AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x67694BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x67696777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x67791D7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0x67792FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r1, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x04326755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x2345D755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x34445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x44555535;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0x67696777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0xB4445525;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0xD3456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r2, 0xD9736564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x25677717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x56782FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x61270BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x66665747;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r3, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x12345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x5A67891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x63447727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x789A2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x789AB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0xB8876439;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r4, 0xD888AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x45678B6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x456790D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x63447727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x67790BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0x67B9AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0xAA8ABB5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r5, 0xEAAABB2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x45675699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x63445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x63447727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x744D5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0x789A2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0xCC9CDD85;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0xCCCC1DDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r6, 0xFCCCDD2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x0EEEFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x12345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x12346FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x2567C777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x68667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0x789A2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^CHECKREG r7, 0xEEAEFF9F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0x35678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0x9567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0xA56B89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r0, 0xE56739AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x8289ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0x89AB1D7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r1, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0x03456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0x35678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xB43290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xB4445525;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r2, 0xF3456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r3, 0xF6667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0x35678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0x98876439;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r4, 0xD2345699;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0x35678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0x45678B6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r5, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x35678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x89AB1D7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r6, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0x86667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0x88789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0x93445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^CHECKREG r7, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x123439AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x416789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x9567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x976789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0x9878891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0xAAAA89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r0, 0xAAAAABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x123439AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x23898911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x4344ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x89ABABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r1, 0xABCDABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x034590D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x43445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x8345A755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0xB3456755;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r2, 0xB4445525;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0x86669565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xA466A777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xAAAA8394;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xABCDB007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r3, 0xC6667727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0x43448DAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0x98870BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0xA7899929;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0xABCDB799;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0xC6668DAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r4, 0xD5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0x04328B6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0x45678B6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0xAAAAABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0xC666ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r5, 0xF689ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x123439AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x25678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x43445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x89AB1D7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x89AB89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r6, 0xC6665555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0x043290D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0x1234567F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0x43445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0x86668911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0x98789565;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0xA76789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0xA789AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0xAAAA0BBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0xABCD2FF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^CHECKREG r7, 0xC6665555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^CHECKREG r2, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r0, 0x0BF30940;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r0, 0x168D343E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r1, 0x11590EA6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r1, 0x17B2DF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r2, 0x16BE140C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r2, 0x18D88A98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r3, 0x19FE35C5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r3, 0x1C241971;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r4, 0x1B23E0F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r4, 0x218A1ED7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r5, 0x1C498C1F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r5, 0x26F0243D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r6, 0x1D6F374C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r6, 0x2C5529A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r7, 0x1E94E279;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^CHECKREG r7, 0x31BB2F08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r0, 0x5A9976EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r0, 0xA567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r0, 0xB5678941;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r1, 0x2789AB5D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r1, 0x5A9976D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r1, 0xD87754E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r2, 0x4A9976BF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r2, 0xA567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r2, 0xC4BC4AEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r3, 0x5A9976D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r3, 0xB99A88E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r3, 0xD87754A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r4, 0xA567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r4, 0xAA9976E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r4, 0xB5678941;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r5, 0x2789AB5D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r5, 0x5A9976D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r5, 0x987754E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r6, 0x4A9976BF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r6, 0x8BBCAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r6, 0xA567892B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r7, 0x5A9976D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r7, 0x799A8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^CHECKREG r7, 0xD87754A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0x0000891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0x4202891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0x6FF6191B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0x8000891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0xAAF5891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0xC202E91B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0xCBFA891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0xEDFC891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r4, 0xF55C891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x0F8EBB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x16E9AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x2188A11D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x2192AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x4394AF1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x6394CB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x8000FB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0x986DAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0xED8CAA1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r5, 0xED8CAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x077F5C15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x1F2F5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x2D9F55F5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x5DFE5F15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x80005515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0x84CE5AA5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0xA151E515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0xA4EB5B15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r6, 0xAAEB5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x00007E77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x590D77A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x799A7771;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x799A7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x799A77B7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x7FFF7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0x98C97777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0xDD2E77C7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0xE60777F7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^CHECKREG r7, 0xFD2E777F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x0032891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x0092891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x122C891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x1236891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x3438891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x7E30891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0x7FFFE91B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0xA438F91B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0xD515891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r4, 0xDE30891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0x12A6AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0x5CA4AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xBCEEAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xDB7BAF1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xDEA0BB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xDF00AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xE789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xF0A4AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r5, 0xF79AAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x67375515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x674B5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x6959F515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x7FFF55F5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x80009515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0x8EBBB515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0xB7BBA515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0xDB7B5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0xDE6E5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r6, 0xE2C15515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x0CCC7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x14127B77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x600C7A77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x7FFF77B7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x86660FBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x988EC777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x989C7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0x990C7B77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0xDB7B7977;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^CHECKREG r7, 0xEFBF7F77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x00008911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x00EE8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x08228911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x08818911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x09178911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x094E8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0x0CEE8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0xF7108911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r0, 0xFA988911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x0000AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x00FCAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x035FAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x0390AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x049CAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x06D3AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0x08F5AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0xF5EEAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0xFD57AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r1, 0xFEEFAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x00005515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x00995515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x032B5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x03FA5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x04BC5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x06AF5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x073C5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0x08935515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0xF5225515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r2, 0xFCB65515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0x00007717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0x02127717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0x02DA7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0x07117717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0x08717717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0xF4007717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0xFB967717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r3, 0xFB9A7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0x0000891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0x005A891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0x0111891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0x01DA891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0xF2FF891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0xFA49891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0xFA98891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r4, 0xFC9D891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0x0000DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0x00CCAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF1EEAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF982AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF984AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF987AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF987DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xF996DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r5, 0xFA22AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0x0000A515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF1225515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF7F9D515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF8BB5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF8BC5A15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF8BC5D15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF8BCA515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF8BCB515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r6, 0xF956E515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x00007777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x072F7E77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x079A77A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x079A77D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x079A7A77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x079A7B77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x079ADD77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^CHECKREG r7, 0x08057D77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0x00068911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0x019B8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0x032E8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0x04CF8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0x05338911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0xF4AD8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0xF9BD8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0xFCCF8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0xFDFB8911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r0, 0xFFC48911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x01F3AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x04F1AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x064DAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x0780AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x0850AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x0961AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x09EDAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0x0BE1AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0xFADFAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r1, 0xFFE6AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x02955515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x031C5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x06BA5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x07495515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x08425515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x09C65515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0x0A8F5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0xF7D15515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0xFB935515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r2, 0xFBAB5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x033E7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x03B57717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x03BE7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x04B67717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x04DF7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x08DB7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x0ADF7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0x0BAF7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0xFCAD7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r3, 0xFCCD7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x00F1891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x0410891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x04B2891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x05DC891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x05F5891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x0607891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x0BAF891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x0BE0891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0x0CAF891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r4, 0xFDCE891B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x05C4AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x0679DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x06CBAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x06EDAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x0707DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x0739AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x0CF1DB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0x0DBDAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0xF6ABAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r5, 0xFEDFAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x0333E515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x068FA515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x0793B515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x07B95A15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x07D25D15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x08005515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x08135D15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0x0E89A515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0xF8DED515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r6, 0xFFAB5515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF0CD7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF7B17A77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF89A7E77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF8B67B77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF8D27D77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF8DB77A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF8F477D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF921DD77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF93677D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^CHECKREG r7, 0xF94F7A77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x56780000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x56781694;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x567876E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x5678B345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x5678CE9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x5678F158;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x5678FA79;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x567D5202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r4, 0x568ACBFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x6789102E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67891C0B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67897394;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67897826;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67898000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67899877;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x6789B5DE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r5, 0x67A9ED6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x74440052;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x74440093;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x74440A74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x74442B51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x74448000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x7444CB74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x7444DDFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x7444DFAF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x7444F151;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r6, 0x744A1F35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x86660000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666655F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666A123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666AE5E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666CF01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666D012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666E123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666EDE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^CHECKREG r7, 0x8666FCCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x56781236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x56781274;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x56785E30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x5678709A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x56787FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x56789B3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x567ADEC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x567B15E7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r4, 0x567C5438;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x678932A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x678979AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x678979BF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x67897CF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x6789BD2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x6789DF08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x6789F0E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x6789F455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x678D3CA2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r5, 0x678DDB7B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444049E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x74444959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x74446E7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x74447FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x74448959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444AB8D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444ADEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444BC9E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444DC5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r6, 0x7444FB7B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x86660CCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x866630EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x86667FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x86669FCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666B182;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666BAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666CCCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666DCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666EDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^CHECKREG r7, 0x8666FAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0x15670411;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0x1567FB34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0x356703EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0x75670000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0x95670D22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0xA5670A14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0xA567FE10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0xABD7FF77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0xDD6705FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r0, 0xE5670422;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x245904FF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x27890000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x2789015C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x278902DE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x278902EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x2789F5EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x2789FEF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x2A8901C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0x87890E00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r1, 0xA7890CDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x34440111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x34440126;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x34440223;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x34460400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x3474040F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x3A44F4C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x3D440000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x3E44FE94;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0x7444FF35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r2, 0xD4440E12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x46660101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x46660411;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4666FE12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4666FF6E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x46A60000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4A6601D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4B6702A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4C66F3A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0x4E660000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r3, 0xE66608DE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56780000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56780122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x567801EF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x567AFF03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56B8010D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56B8F2FB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56D8FE67;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56E8FD0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x56F8FB34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r4, 0x5D78016D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x6789FADE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x6789FDF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x6789FEEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x678AFB22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x678D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x678DF1EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x678DFD5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x678EFC00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0x67B900C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r5, 0xC7890ADE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x74440012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444F122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444F5EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444F85E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444FB34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444FC90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444FD26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444FE23;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x7444FF35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r6, 0x744A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660ADE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660B6E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660D01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660E12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660EDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86660EF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^CHECKREG r7, 0x86E60A0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0x156706BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0x156709BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0x35670A9B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0x75670EAD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0x9567FFCF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0xA567F2BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0xA567FEC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0xABD70A56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0xDD6701AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r0, 0xE56700CF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x2459098A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x278904F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x2789064D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x278907E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x27890BAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x27890BE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x2789FADF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x2A890713;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0x8789FEF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r1, 0xA78901CF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x344407AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x344408AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x34440BE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x34460A89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x34740A9E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x3A44FC0B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x3D4407A9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x3E44065D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0x74440DBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r2, 0xD444FEDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x466606BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x466606DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x4666083B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x466609CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x46A608D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x4A660B1F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x4B670C0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x4C66FD2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0x4E66F57B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r3, 0xE66605AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x567807AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56780ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56780CBE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x567A09D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56B80BE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56B8FDD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56D80942;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56E807E7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x56F809BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r4, 0x5D780D1C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678907CF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x67890AE3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x67890BE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678AF5AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678D0A4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678D0CF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678DFEDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x678E08F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0x67B90DC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r5, 0xC78903CF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x7444022B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x744409BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x74440B19;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x74440BAF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x74440CAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x74440DBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x74440E9B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x7444FADF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x7444FFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r6, 0x744A0E89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666F0CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FBAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FC3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FCD1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FDCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FEDF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x8666FFBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^CHECKREG r7, 0x86E6FAE7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r0, 0x4455675A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r1, 0x88796666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r2, 0xCC9DAA8B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r3, 0xF75AE538;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r4, 0xAA8B4EF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r5, 0x9EAF8C9D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r5, 0xEA8BC879;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r6, 0x675A5538;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^CHECKREG r7, 0x666B8EF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x19DCD604;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x30FCEE06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x4000000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x59E4CC04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x60FEEE66;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0xA522220C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0xD5678911;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r0, 0xD922220C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x0C7AB3F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x0C82A9F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x23DACBFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x2DDDDDFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x62DCCC5A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x7C45E719;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0xDC7654E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r1, 0xE7000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0x12302202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0x21233406;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0x4C212262;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0xAB5BAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0xCBCBAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0xFA455608;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r2, 0xFFF70A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0x0F011204;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0x38233406;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0x3F901060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0xB99588E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0xB99938E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0xB99C88E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0xD921E202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r3, 0xEDDDA7FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0x30FAEE5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0x39222202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0xAA9856E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0xAA9876E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0xAA98A6E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0xAA98C6E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r4, 0xDEDCD5FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x0CBA83F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x1EDCAC5A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x987654E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x987659E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0x98765CE3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r5, 0xAA9836E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x12222262;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x26DE1DFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8B1BAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8BB2AAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8BBBA5EB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8BBBAA4B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8BBBAA5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r6, 0x8BBBAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79918889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79994889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79998809;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79998859;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79998885;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x79998889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^CHECKREG r7, 0xE1237806;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x01DDCBAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x078B2BCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x12222202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x2202123C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x30FFEDFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x43410C4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x6466A64C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0x653F8210;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r0, 0xBECB572B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x0E507DE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x1EDDCBFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x211FEA38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x4134BFEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x4454842A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x553B4464;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0x9CC94509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0xD87754E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r1, 0xE0BBA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x00ED2981;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x12222202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x44234030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x4BBCAADB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x51FF1897;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x6137A657;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0x8888C8A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r2, 0xCBBCAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x22123E1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x31332DEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x399A88D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x49838827;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x55559FF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x9B9A8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0x9DCC295F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r3, 0xB99A88E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x1223A782;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x277866D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x3333785E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x456789AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0x7655B899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0xAA9976E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0xBA997655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r4, 0xF1FE3A3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x0123243C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x155644D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x557644A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x5FEE8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x6689ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x987754E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0x99775433;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r5, 0xBECB056B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x033422D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x2222127A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x3334E223;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x3364227B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x45673991;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x47445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0x8BBCAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0xA2E387A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r6, 0xB8BCAAAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x02097A9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x11520061;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x56651234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x68667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x799A8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0x979A8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0xEDCC9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0xEDCCA981;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^CHECKREG r7, 0xF1120001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x00001222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x01DDDF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x12223458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x22027FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x43411E80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x6466B9A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x653F9566;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r0, 0xBECBCA81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x0000565A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x211F4092;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x41345788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x4454DBC4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x9CC9DCA3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0x9D7D7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0xD877BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0xE0BB0122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r1, 0xE7764464;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x0000AAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x00EDF82B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x4423EA9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x4BBCAB7F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x6137711F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0x8888974C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0xCBBC6737;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r2, 0xE99990E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x2212ECAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x31338000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x399ACD81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x49838F4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x5555BFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x9B9A2221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0x9DCCF84D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r3, 0xB99A8939;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x00002ACA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x12236FF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x2778EF83;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x3333E790;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x3799B899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0x456722A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0xAA999B3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0xBA993455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r4, 0xF1FEE76F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x00001776;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x01233BB2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x15561185;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x16D60000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x5576E625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x668944C5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x9877BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0x99775677;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0xB7888000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r5, 0xBECB1C41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x000021AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x03343387;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x22224D74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x33343553;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x3364084F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x45677FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x4744EE4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x7FFFD9B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0x8BBC6737;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r6, 0xB8BCFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x00005FEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x11522A69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x6866106F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x799A8999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x7FFF1234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0x979A2221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0xAFF77A9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0xEDCC782B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0xEDCC8775;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^CHECKREG r7, 0xF1125659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x11ABDE26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x43D6122C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x4ACF1222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x5BCE0028;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x73AC7E26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x73CE00D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x7CF1342E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r0, 0xD391342E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x4F93563A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x5BCE0032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x6DF02234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x7558BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x7CF83438;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x8F13563A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0x9BCEA032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0xAE4022E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r1, 0xFAAACC8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x6888AA2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x7AAACC2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x7F736737;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x83DFAB4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x8A52DE30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0x9BCE0032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0xA9394A2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r2, 0xBAB3CCDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x7CF13438;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x8CCCEE2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x91398939;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x95FA1D51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0x9BD50032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0xADF02234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0xAF5F2141;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0xBAAB6C2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r3, 0xCCCCEEDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0x6F7F21A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0x7CF1342E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xA0369B3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xA4FB1F55;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xAADD1236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xBCF13438;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xBDF03345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xC9B47E30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xDBCE40E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r4, 0xE2347749;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0x1266FD53;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xB258BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xB71D0157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xCF13563A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xD0165547;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xDBCEA032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xEDF022E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r5, 0xF456994B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0x01114343;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0x1F21674B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0x4357AB4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0x7AAACC8B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0xBF136C37;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0xC3D7B24F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0xDCCD7F3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0xE889EA2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r6, 0xFAAAD3DC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x0CCCEF8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x133365A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x314390AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x5579CDB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x6EF069A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0xD13589C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0xD5F9CE01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^CHECKREG r7, 0xEEEF27A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x3CF02202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x4999572B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x60CD1DFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x6334364C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x7FFF123C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x7FFF95A9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0x84ABCBAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0xCACE0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0xCDAF0C4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r0, 0xF0158210;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x1346142A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x1420BFEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x4F120000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x553BE665;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x6B9B4509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0x6E0FFBFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0xA5CDA988;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0xD82C09AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0xEFD1EA38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r1, 0xF25754E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x0356AADB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x07772981;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x1ECBE769;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x568A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x7AB05202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0x86880000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0xCCCD4030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0xD71258A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0xF41DA657;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r2, 0xFF52AAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x02452FF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x0BD18827;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x113788E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x157888D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x30212DEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x66666777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x6A98295F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0x8CCC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0xEAEE8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r3, 0xEEDE3E1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x10F00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x16663A3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x2035E6E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x2468001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x2487085E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x279A66D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x4331A782;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x58BB89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0x7655A8DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r4, 0xCBEF7655;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x00008ACE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x32575CE3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x39BC44D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x4999056B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x55540000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x5677B43C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x5FEE1624;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0x79DDABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0xBB7A44A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r5, 0xED115433;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x08640000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x2220E223;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x3578A27A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x3F12AABB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x4BDE22D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x5A985555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0x69CF3991;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0xCDCCAAAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0xDD8C227B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r6, 0xE18F87B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x1A98A981;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x51348887;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x5665369C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x579A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x5E000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x67889001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0x7BBA7777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0xEEEE8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0xFE09DBEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^CHECKREG r7, 0xFF9E0061;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x1F01BDF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x2ACE1222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x3CF03458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x4334B9A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x5BCD5058;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0x84ABDF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0xAEA2CA81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0xCDEE1E80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r0, 0xF0159566;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x14205788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x1546DBC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x4F12565A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x5257BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x6C18DCA3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0x6DEF245A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0xA5CD0122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0xDB6DA8AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0xE776E668;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r1, 0xEFF04092;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x0356AB7F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x0780F82B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x468A7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x5F126737;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x7AAACD02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0x8688AAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0xB6677F66;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0xCCECEA9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0xCF62974E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r2, 0xF41D711F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x0246C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x0BD18F4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x1578CD81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x66686777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x6FA14C4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x71348939;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0x8CCCEE5A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0xEAEE2221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r3, 0xEEEDECAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x10EE2ACA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x166FE76F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x2467C792;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x246C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x279AEF83;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x3799F899;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x43316FF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x58BB22AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0x80359B3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r4, 0xCBEF3455;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x10D68ACE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x39BC1185;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x49F21C41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x55541776;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x567739B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x79DD44D1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0x9257BD3F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0xB7881223;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0xBB68E625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r5, 0xED115677;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x087621AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x22203553;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x35784D96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x49498000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x4BDE3387;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x5A98EE59;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0x9F126737;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0xA9D37FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0xCDCCFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r6, 0xDD85084F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x1B2ADD2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x579A5FF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x5E005659;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x67888775;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x7BBA107B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0x7FFF36A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0xAFF72BCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0xB1348999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0xEEEE2221;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^CHECKREG r7, 0xFF9CAA69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r2, 0xFFFFAB56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r3, 0xFFFFAE78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r4, 0xFFFFAB56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r5, 0xFFFFAE78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r6, 0xFFFFAB56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^CHECKREG r7, 0xFFFFAE78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x052876A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x64DDDDDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x726E88BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x86C99D0C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x89F13458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0x94ABDF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0xAACF5236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0xB021065E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r0, 0xBBA1E062;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x2BEBBF0E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x6789AA1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x6B0640B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x80C40274;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x87B0AABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0x8913565A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0xA4E4D39A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0xAFCE0122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r1, 0xE759AB2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x4B445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x4E555535;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x54445525;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x5B0FAC7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x718ECE2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x744455A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x945354B5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x9640C966;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r2, 0x9688AAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x16E65747;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x2CD4AE8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x66645727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x666D7727;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x6C647777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x8666777A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r3, 0x9B222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x059F5AE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x2A21D989;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x2CD4AE8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x3BCE0122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x4CDBAE2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x5C0893C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0x86888D7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0xABC2558D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0xC0ACDDDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r4, 0xCF382CF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x04E158BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x056407A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x249995D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x4B41FBAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x6C0CD20C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0x9688AAAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0xBDE2578F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0xE15A4EC7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0xF9777284;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r5, 0xFE99B0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x1206B19F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x12BE2466;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x78175BA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x7D435432;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x8913565A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x8B953FDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0x96865100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0xAC2DE50A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0xD8E55AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r6, 0xEE14FA4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x2748D3A1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x5150070C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x72EEEB08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x7CEB9BA2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x816016DC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x8835785C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x98657654;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0x9E077CBA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0xA0037ADE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^CHECKREG r7, 0xAACF5236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r0, 0x3222221C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r1, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r1, 0xCDDDDDE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r2, 0xBC913448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r2, 0xCDDDDDE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r3, 0x3222221C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r3, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r4, 0x1CF1343E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r4, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r5, 0x1CF1343E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r6, 0x1CF1343E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r6, 0xBC913448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r7, 0x1CF1343E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^CHECKREG r7, 0xBC913448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x00008DEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x122924F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x17760000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x26364225;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x5567982D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0x7FFFEFB7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0xAACE1236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0xBCF0F1E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0xC9AB885A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r0, 0xDBEDF280;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x0000C84E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x244B46F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x66F87445;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x67889B1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x6789BA2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0x678B3909;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0xCF1257DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0xDBCDAA5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0xEDEE1482;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r1, 0xFFFFE33B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x0000E1DC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x0000FAB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x74441D63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x74444301;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x7444551E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x74445915;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x74446427;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0xE888AA2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r2, 0xFAAAEE7A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x00000D12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x0CCCF0EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x7FFF1B43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86660963;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86663FC5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86667797;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86667953;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r3, 0x86E67777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x0CCC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x0CCC0F12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x173E8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x45208489;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x4AAA8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x534BFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0x7FFF07E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0xCF368869;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0xDBB06889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r4, 0xEA4A8889;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x1EEEF362;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x29E0AAE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x57424AEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x62160000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0x7FFFE4BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0xA5549BD9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0xE158A6EB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0xE88855D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r5, 0xFC6CAAEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0x2BAACD5A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0x63FB54E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0x70B00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0x7FFF0300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0x9FE1B90A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0xB20F45D1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0xCF12A826;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0xEE1464E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0xF543A9F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r6, 0xFFFF07E3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0x0000FAB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0x0765CBFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0x3DABEF5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xAACEEDCA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xB203DB0C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xBB2ABDDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xC43167D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xCB860000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^CHECKREG r7, 0xE134BDD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x032D5328;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x2ACE3222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x90003F60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0x987224BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0xB76BAA04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0xB880342E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0xEA1BE430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r0, 0xEDF12BEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x198EAC10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x2789AB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x2F8AAB1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x4E32563A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x603D06D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x6E8F9234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0x8FFF7371;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0xD516B4F5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r1, 0xF09446CA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x34945515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x34A45515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x34DDD515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x3A415515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x6968B62A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x7B121C2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0x7FFFC0D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r2, 0xF7DFF0C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x0FFF3F92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x466BB717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x46967717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x46A67717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x46D67717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x4A6F7717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r3, 0x8D8C8E2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x0BB38FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x0F06ED2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x15EA34F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x20E22408;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x45F888D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x55BE355D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x8C65B53D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0x8D8C8E2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0xD78F26B5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r4, 0xF3CE8A33;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x0FFF3F92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x21080F2F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x49E5574E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x57F12ADB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x5C90AC10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x6223575F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0x6968B62A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0xA0060030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r5, 0xED5A48B7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x29330EA9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x2E13B927;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x4E32563A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x51300146;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x72936582;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x8CCEFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0x9F92AC10;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0xAC898A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r6, 0xF274F2AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x01B5AE1C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x17EBC934;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x21FE9DCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x2ACE3222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x2BABD3F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0x80003F2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0xA9522352;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0xE3E47846;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^CHECKREG r7, 0xE8B58824;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r0, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r1, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r1, 0x6689ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r1, 0xA689ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r2, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r2, 0x47445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r2, 0xB7445555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r3, 0x46667717;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r3, 0x68667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r3, 0xC86DEF77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r4, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r5, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r6, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r6, 0x74445515;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r7, 0x11234556;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^CHECKREG r7, 0x86667777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r0, 0x27212721;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r1, 0xFA65FA65;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r2, 0xA419A419;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r3, 0xE1E2E1E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r4, 0xCF12CF12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r5, 0x12561256;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r6, 0x9C999C99;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^CHECKREG r7, 0xDFDDDFDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x00617C70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x3B5C5702;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x459F2510;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x45F11C70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x581B1792;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0x6F261922;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0xB7A22130;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r0, 0xBAA77AA6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0x0121BB7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0x08799FAE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0x17A372F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0x45F11C70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0x7D725110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0xCC671F1A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0xE43416B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r1, 0xE5CED234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0x0015C084;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0x40FC8A8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0x7C3EF2EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0x9725B05E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0xAE30B1EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0xB327F8F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0xB48EEC5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r2, 0xBD9CAE92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0x009C09A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0x00EAC446;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0x40E29BEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0x8FF1C9A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0xD0804218;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0xE228FDB4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0xEBC49B4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r3, 0xFE2C8792;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0x0C2925C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0x886A092E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0x8C46709E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0xBA68D1AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0xBCB99352;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0xC8E5FEB4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0xEEB780C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r4, 0xFFFDA7C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0x00970770;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0x02A5517C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0x0C381FC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0x444EE736;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0x802DABE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0xA699C216;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0xAD71905A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r5, 0xD749BDF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0x29B65052;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0x87D0704C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0x9D8AE062;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0xB700DEC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0xBCB3A640;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0xE8EBF200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0xF6043652;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r6, 0xFFFF9B56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0x005CA88E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0x03CC91C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0x6E053788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0xA5CF0AC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0xCCC89B8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0xD8CCAEAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0xDE11924A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^CHECKREG r7, 0xE93788B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x015D7C5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x07E204D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x0AA862D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x0AD16D98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x0BE9FCE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x0C943B5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x175B7218;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x1AE2E2AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x1C87E840;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x1E1EC404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x22F88E38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x26EF3658;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x273C7436;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x27EFB0EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x28BC4430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x2AB4BAD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x442B4F30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x6FCF3826;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xDF210CC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xE43D2FC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xE707016A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xF03416AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xF81A0B57;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xF8933E90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xF94E87B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xF966BA90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r0, 0xFAC1F490;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x02ED2644;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x098F3EF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x0BE9FCE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x0C9A9B6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x0EF3FBED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x126EB2C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x13410376;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1BAA0C1F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1BDDC43F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1C112D96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1DE7F7DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1E1EC404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x1F02EE22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x26EF3658;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x273C7436;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x44CD71C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x46F1D663;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xD02D10D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xE305067A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xE707016A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xE88C48A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xE9B67EC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xE9DD7EA2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xEC391262;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xF2D9C404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r1, 0xF41B1732;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x045CE89E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x0E29B1DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x19B82D34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x1A72D57C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x1A7F69FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x1C05B40C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x1C391ACC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x1C9AA1FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x20B207F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x260C8B2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x273C7436;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x28BC4430;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x2B5D8F9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x2CF930AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x4092E4D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x430479EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x8727492F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0x8D2896E8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0xBFCA8D34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0xD2393FFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0xE707016A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0xE7B2F96C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r2, 0xF3263C9F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x0965C3AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x0E4EA750;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x17712248;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x22ABFE0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x273C7436;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x28A61612;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x29CFB5BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x310059F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x33802490;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x376F98A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x405E6F94;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x53474FE6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x589C7303;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x602BDCD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0x9181B214;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xB93E6989;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xC9B44442;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xCEC513E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xCF7A9C90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xD45FF07E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xD8C785D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xE41233D3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xE707016A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xEA874D74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xEB7D462C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xEF2679DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r3, 0xF6A29C3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x02CD9C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x06260060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x091C5540;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x09D37060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x0A51F11C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x1756FD8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x17712248;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x1E15CC70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x220C8AE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x29470B66;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x29CFB5BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x4AA74E80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x57D77E13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x5DCEA034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x83E35BE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0x970BD9DE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xAF5F10F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xD50FA66C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xDA8DCA68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xDC3712BF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xE1CF7E79;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xE32CFAD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xEDB77A95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xF607D9AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xF76F51D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xFA7D3CE7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r4, 0xFAEFCD34;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x024B0C3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x02820404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x02CD9C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x034EED84;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x05040808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x069DDB08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x09AD7526;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x0AAB87A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x0D4694CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x0D66D0BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x0FB34644;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x127DED46;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x15337B8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x1A8D299A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x257CE238;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x2B2BE65D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x34560713;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x4E1C70BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x658D9303;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0x711FE0BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xCCE07116;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xDFFCE0BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xEAC9F6A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xEDB77A95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xF4DB3F61;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xF76F51D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xF941311C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xFA3D881C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xFB83C34C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xFBD48BC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r5, 0xFBE7D1A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x02CD9C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x098F3EF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x0E29B1DA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x119C3E82;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x12E7767D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x1A558415;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x1D05CEF6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x20E26A9B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x210EAE22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x23387D04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x2359BA60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x2D73FA23;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x2FB1629A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x34ECCE8F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x3A0B9DEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x412B50BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x49B9A152;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x51C51CB7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x79916AC9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0x7FB76B29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xA8B3CE66;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xCACBDA4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xD281B49A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xD9715C44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xD9A250BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xEDB77A95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xF424CD68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xF643F446;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r6, 0xF76F51D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x02CD9C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x061DA08B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x0DE7ABB9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x0F241B99;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x10C9A94A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x175B7218;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x205A60CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x208D4701;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x2BAF4415;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x345C2415;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x57C9F96F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x79916AC9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0x8017AFA2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xA5A3E58E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xA7638EDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xC12D4567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xC22D4167;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xC3264667;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xC32D4347;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xC32D4367;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xE262970E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xE69370BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xEDB77A95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xEEF52415;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xF3263C9F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xF4BD2295;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xF64A8EF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xF76F51D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xF96E3732;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^CHECKREG r7, 0xFC499F48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r0, 0xB354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r0, 0xC354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r0, 0xD354FE5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r0, 0xE354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r1, 0xFE5AB48C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r2, 0xA1B4FFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r2, 0xA1C4FF27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r2, 0xA1D4FE60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r2, 0xA1E4FF1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r3, 0xFE5FDAF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r3, 0xFF1CF84E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r3, 0xFF27451E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r3, 0xFFFAD7D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r4, 0xEFBC00B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r4, 0xEFBCFCD7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r4, 0xEFBCFDAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r4, 0xEFBCFDB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r5, 0x00B0271C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r5, 0xFCD6F8F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r5, 0xFDAA8BB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r5, 0xFDAFB3D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r6, 0x000C0099;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r6, 0x000C00B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r6, 0x000CFCF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r6, 0x000CFD7D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r7, 0x0098E7AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r7, 0x00B2CB2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r7, 0xFCEFF6EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^CHECKREG r7, 0xFD7CD262;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r0, 0x68547FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r0, 0x7B547FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r0, 0xA3548000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r0, 0xE3547FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r1, 0x08FD0EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r1, 0x16BD9728;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r1, 0x2E5AD9ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r2, 0x71E47FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r2, 0x7B7B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r2, 0xA1288000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r2, 0xC9247FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r3, 0x15B8A0F8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r3, 0x17FEBFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r3, 0xD2F3DE8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r3, 0xFBB9CDFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r4, 0x9FBB7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r4, 0xAFBC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r4, 0xCFBC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r4, 0xEFB97FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r5, 0x0BF6CB14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r5, 0x0E5B99EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r5, 0x1B398649;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r5, 0x234567B7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r6, 0xB00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r6, 0xC00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r6, 0xE00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r7, 0x1627920D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r7, 0x174CF613;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r7, 0x18E3B06C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^CHECKREG r7, 0x3FFFCC18;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r0, 0x1A54EEED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r0, 0x4B54E207;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r0, 0xC554008F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r0, 0xF354006F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r1, 0x006EF115;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r1, 0x008F5EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r1, 0xE2075EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r1, 0xEEED15DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r2, 0xA4BBC803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r2, 0xA9B5E5BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r2, 0xC53F1302;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r2, 0xC7FF187F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r3, 0x13020C09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r3, 0x187EE7F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r3, 0xC80330CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r3, 0xE5BDEA2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r4, 0x9F4B236F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r4, 0xAFC7EEE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r4, 0xCFB912FB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r4, 0xEFB71BBA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r5, 0x12FAA97C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r5, 0x1BBA13DC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r5, 0x236ED13C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r5, 0xEEE57293;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r6, 0xB00C1371;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r6, 0xC00CFD3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r6, 0xE00C1FB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r6, 0xE50C1DDD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r7, 0x1370FD1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r7, 0x1DDCBB14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r7, 0x1FAF9D32;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^CHECKREG r7, 0xFD3CE337;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r0, 0x1A548000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r0, 0x4B548000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r0, 0xC5548000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r0, 0xF3548000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r1, 0xE2075EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r1, 0xEDB37D40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r1, 0xF0477293;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r2, 0xA4BB8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r2, 0xA9B58000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r2, 0xC53F7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r2, 0xC7FF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r3, 0x13020C09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r3, 0xC80330CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r3, 0xD2E20883;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r3, 0xE71226F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r4, 0x9F4B7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r4, 0xAFC78000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r4, 0xCFB97FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r4, 0xEFB78000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r5, 0x12FAA97C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r5, 0x236ED13C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r5, 0xEA4D52D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r5, 0xEEE57293;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r6, 0xB00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r6, 0xC00C8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r6, 0xE00C8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r6, 0xE50C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r7, 0x1370FD1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r7, 0x1DDCBB14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r7, 0xEE42DC2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^CHECKREG r7, 0xFD3CE337;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r0, 0x1A544DFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r0, 0x4B54D842;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r0, 0x8354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r0, 0xC554011F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r1, 0x011EBDD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r1, 0x4DFA5880;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r1, 0xD841BEFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r2, 0xA1B5CB1B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r2, 0xA4BB3906;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r2, 0xC13F2602;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r2, 0xC794315B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r3, 0x26025482;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r3, 0x315B6A18;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r3, 0x3906223A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r3, 0xCB1A8C3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r4, 0x9F4B46DE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r4, 0xAFCC1CAD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r4, 0xCFBCB741;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r4, 0xEFB72AE5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r5, 0x1CAD17A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r5, 0x2AE51252;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r5, 0x46DDA278;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r5, 0xB741151C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r6, 0xB00C26E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r6, 0xC00C4F71;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r6, 0xE00C32D9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r6, 0xE50CEA3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r7, 0x26E036AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r7, 0x32D896FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r7, 0x4F70B886;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^CHECKREG r7, 0xEA3BDCD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r0, 0x1354000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r0, 0x1354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r1, 0x000A83F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r1, 0x000A85F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r2, 0xA1240006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r2, 0xA124FDB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r2, 0xA124FF1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r2, 0xA124FF27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r3, 0x00067846;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r3, 0xFDAFD834;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r3, 0xFF1CEDCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r3, 0xFF274DDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r4, 0xEFBC0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r4, 0xEFBCFCCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r4, 0xEFBCFCD7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r4, 0xEFBCFDB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r5, 0x0005126E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r5, 0xFCCCA1A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r5, 0xFCD701B6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r5, 0xFDAFB3D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r6, 0x000C0002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r6, 0x000C000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r6, 0x000CFCD7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r6, 0x000CFDB5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r7, 0x00018290;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r7, 0x000A846C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r7, 0xFCD72612;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^CHECKREG r7, 0xFDB5083C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r0, 0x7B5423F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r0, 0x8354FE44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r0, 0xC854023D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r0, 0xFA54CF65;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r1, 0x011EBDD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r1, 0x11FA1DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r1, 0xE7B2ACD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r2, 0xA1BC9635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r2, 0xABBBBAA7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r2, 0xC1EF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r2, 0xC9945F37;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r3, 0x2F9B8618;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r3, 0x6C45F786;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r3, 0xCB1A8C3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r3, 0xDD53999C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r4, 0x9FAB7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r4, 0xAFCCCEDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r4, 0xCFBC8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r4, 0xEFB96C22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r5, 0x361112B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r5, 0x4692C57C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r5, 0xB7532E9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r5, 0xE76F2094;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r6, 0xB00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r6, 0xC00C0838;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r6, 0xE00C7BBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r6, 0xE50CD478;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r7, 0x041C3834;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r7, 0x3DDFA49E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r7, 0x6D23D9B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^CHECKREG r7, 0xEA3BDCD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r0, 0x3354066D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r0, 0x5354D42C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r0, 0x6354011E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r0, 0xA354FF22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r1, 0x011EBDD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r1, 0x066D3E62;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r1, 0xD42C177A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r2, 0x71240667;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r2, 0x71246305;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r2, 0xA124CB17;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r2, 0xC12436FD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r3, 0x06670E6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r3, 0x36FD0FF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r3, 0x6305AFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r3, 0xCB172B82;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r4, 0x9FBC1C7B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r4, 0xAFBC1CB7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r4, 0xCFBCB2F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r4, 0xEFBC3D71;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r5, 0x1C7B9C20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r5, 0x1CB733D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r5, 0x3D716BD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r5, 0xB2F9515A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r6, 0xB00C074B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r6, 0xC00CCF17;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r6, 0xE00C45E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r6, 0xE00CE626;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r7, 0x074B208C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r7, 0x45E2903C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r7, 0xCF173844;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^CHECKREG r7, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r0, 0x1A5498EA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r0, 0x4B540000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r0, 0xC5548A13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r0, 0xF3545A4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r1, 0x5A4E0EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r1, 0x8A135EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r1, 0x98EA3745;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r2, 0xA4BB75C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r2, 0xA9B5C5BA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r2, 0xC53FA3AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r2, 0xC7FF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r3, 0x75C62E1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r3, 0xA3AF97AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r3, 0xC5BAEA2E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r4, 0x9F4B10D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r4, 0xAFC7905A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r4, 0xCFB97E0F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r4, 0xEFB70000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r5, 0x10D85CE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r5, 0x7E0FA97C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r5, 0x905A70A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r6, 0xB00C4961;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r6, 0xC00C2ED1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r6, 0xE00C8380;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r6, 0xE50C2193;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r7, 0x2193BB14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r7, 0x2ED15DDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r7, 0x496188C3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^CHECKREG r7, 0x83808956;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r0, 0x7B54A281;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r0, 0xA3545A4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r0, 0xB8548A13;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r0, 0xEA540484;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r1, 0x04840000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r1, 0x5A4E0EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r1, 0x8A135EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r1, 0xA2810EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r2, 0xA1B8C58A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r2, 0xAB7B2C98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r2, 0xC1EAFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r2, 0xC9A40000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r3, 0x2C97CE8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r3, 0x45282CE3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r3, 0xC58A461E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r4, 0x9FAB652E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r4, 0xAFCC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r4, 0xCFBC205F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r4, 0xEFB9C029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r5, 0x205F670A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r5, 0x652E62BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r5, 0xC028C64D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r6, 0xB00CEADA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r6, 0xC00C2200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r6, 0xE00C5AA1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r6, 0xE00CFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r7, 0x22002A7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r7, 0x454B0F43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r7, 0x5AA11AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^CHECKREG r7, 0xEADA1DF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0x00015ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0x06392ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0x1B505ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0xF9745ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0xFB5C5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0xFF225ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r0, 0xFFF75ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0x0000ACF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0x063908F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0x1B4FC2A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0xF9741604;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0xFB5B887A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r1, 0xFFF72A60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0x00055679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0x056A0679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0x20875679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0xBE625679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0xF9D05679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0xFC225679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0xFFF95679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r2, 0xFFFB5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0x0004BA9E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0x05698E54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0x2086A6C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0xBE62358E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0xF9D00540;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0xFC223F02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0xFFF8F98C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r3, 0xFFFAD538;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0x00064569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0x0247C569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0xF75F2569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0xFB5C1569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0xFDB0C569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0xFEFA8569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r4, 0xFFD71569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0x0005F706;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0x02477688;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0xF75EF74E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0xFB5C356C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0xFDAFB3D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0xFEFA5A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r5, 0xFFD6B524;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0x0006000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0x0010001D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0x20EC00CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0x42C800CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0xBE5D008D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0xC234008D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0xFB64200D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r6, 0xFC3A001D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0x0005F88C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0x00106FB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0x20EBD964;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0x42C78608;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0xBE5D0AC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0xC233C550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0xFB6458D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^CHECKREG r7, 0xFC39B52E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x0000BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x7FFF5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x7FFF8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x80000ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x80005ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r0, 0x8000BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x008F5EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x316906B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x457EF719;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x88923959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0x89012A6E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0xA220502F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0xE5B26993;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x0000E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x7FFF5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x7FFF8679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x80002679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x80005679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x80008679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r2, 0x8000E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x000317FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x0977EFC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x16C676D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x3C070751;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x88923959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0x98812959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0xE58B95C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r3, 0xE933D6D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r4, 0x00004569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r4, 0x7FFF4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r4, 0x7FFF8569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r4, 0x80004569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r4, 0x80008569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x030D72D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x0885038C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x18220000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x2B3160AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x3CF9F38D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x88923959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0x90922959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0xD045A9C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r5, 0xFAEA0D14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x0000300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x0000800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x7FFF800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x7FFF908D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x8000300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x8000800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x8000908D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r6, 0x8000A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0x010DDAA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0x0BFFDDEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0x30FA159E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0x88923959;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0xA36ACF1A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0xCAD78046;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^CHECKREG r7, 0xE78B9C22;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r0, 0x007E8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r0, 0xE6215ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r0, 0xFACEBABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r0, 0xFF915ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r1, 0x007E7BBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r1, 0xE6215AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r1, 0xFACDF209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r2, 0x137E8679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r2, 0x32945679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r2, 0xD2129679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r2, 0xE5865679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r2, 0xFACEE679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r3, 0x137E5BC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r3, 0x329474C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r3, 0xD2126089;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r3, 0xE58581B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r3, 0xFACDF209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r4, 0x18A84569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r4, 0xD2A94569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r4, 0xEDE14569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r4, 0xFACE4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r4, 0xFC769669;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r5, 0x18A8516D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r5, 0xD2A949A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r5, 0xEDE10CB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r5, 0xFACDF209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r5, 0xFC760000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r6, 0x010E900D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r6, 0xE621400D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r6, 0xFA22609D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r6, 0xFACE100D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r6, 0xFACEA70D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r7, 0x010DDAA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r7, 0xE6215AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r7, 0xFA223404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^CHECKREG r7, 0xFACDF209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r0, 0x7FFF5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r0, 0x7FFF8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r0, 0x80005ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r0, 0x8000BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r1, 0x008F5EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r1, 0x43823355;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r1, 0xEDAD6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r2, 0x7FFF5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r2, 0x7FFF9679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r2, 0x80005679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r2, 0x80008679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r2, 0x8000E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r3, 0x303725C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r3, 0x57912D74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r3, 0xE8CA9815;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r3, 0xECCF6C33;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r3, 0xEDAD6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r4, 0x7FFF4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r4, 0x7FFF9669;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r4, 0x80004569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r5, 0x5B1B2D74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r5, 0x5D60D8AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r5, 0xE0C07F1F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r5, 0xE3B4A529;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r5, 0xEDAD6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r6, 0x7FFFA00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r6, 0x8000300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r6, 0x8000609D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r6, 0x8000800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r6, 0x8000A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r7, 0x43823355;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r7, 0xE4C27FD1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r7, 0xEDAD6477;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^CHECKREG r7, 0xFDAC3404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r0, 0x80005ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r0, 0xFFFF5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r0, 0xFFFF8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r0, 0xFFFFBABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r1, 0x24CC474B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r1, 0x3E4DBBEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r1, 0xAA761CF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r1, 0xB8CAA44C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r2, 0x80005679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r2, 0x80009679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r2, 0xFFFF5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r2, 0xFFFF8679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r2, 0xFFFFE679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r3, 0x24CC474B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r3, 0x6ECDE4C3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r3, 0xA4B99A8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r3, 0xAE338FC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r3, 0xCC8DA915;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r4, 0x80004569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r4, 0x8000E669;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r4, 0xFFFF4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r4, 0xFFFFA569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r4, 0xFFFFD569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r5, 0x24CC474B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r5, 0x7F6D61F3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r5, 0xAA239A8A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r5, 0xD2A949A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r5, 0xF90A98B5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r6, 0x8000400D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r6, 0x800060ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r6, 0xFFFF10AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r6, 0xFFFF500D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r6, 0xFFFFA90D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r7, 0x2062BE0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r7, 0x24CC474B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r7, 0xAC776686;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^CHECKREG r7, 0xB8CAA44C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0x00005ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0x000A5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0x08855ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0xF7EA5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0xFF225ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0xFF2A5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r0, 0xFFB35ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0x00002136;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0x0009B550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0x0885038C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0xF7EA0EBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0xFF2A6D4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r1, 0xFFB294B9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r2, 0x00005679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r2, 0x00045679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r2, 0x000A5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r2, 0x09785679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r2, 0xF6F75679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0x00002136;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0x00040DAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0x0009B550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0x0977EFC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r3, 0xF6F72283;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0x00000569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0x00034569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0x000A4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0xF7EA8569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0xFF918569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0xFF9B4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r4, 0xFFFF4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0x00002136;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0x0002A7D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0x0009B550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0xF7E9DE9E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0xFF913021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0xFF9AC43B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r5, 0xFFFE9A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0x0000020D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0x0002000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0x0008000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0x000A000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0x006F008D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r6, 0xFF91008D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0x00002136;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0x000206D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0x00084F78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0x0009B550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0x006F124B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^CHECKREG r7, 0xFF910EEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r0, 0x01BC5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r0, 0xCC4CBABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r0, 0xDC8D5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r0, 0xEF928ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r0, 0xFF225ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r1, 0x00DDE22A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r1, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r1, 0xEE46BE3D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r1, 0xF7C93D4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r2, 0x5AB45679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r2, 0x5CCE8679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r2, 0x614C5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r2, 0xCC4CE679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r2, 0xFA3CE679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r3, 0x2D59E942;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r3, 0x2E67039E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r3, 0x30A616D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r3, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r3, 0xFD1E19A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r4, 0x06764D69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r4, 0x7FFF4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r4, 0xC37E85E9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r4, 0xCC4C4C69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r4, 0xE91EA569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r5, 0x033B2CAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r5, 0x4B80E354;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r5, 0xE1BF22EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r5, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r5, 0xF48ECA28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r6, 0x80009E8D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r6, 0xCC4CAB0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r6, 0xCC4CC00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r6, 0xDD6BA00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r6, 0xED5580AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r7, 0xB0C50D4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r7, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r7, 0xEEB5AF52;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^CHECKREG r7, 0xF6AA7F78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0x011E8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0x31D75ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0x38DC8ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0x709FBABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0x710E5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0xE5B25ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0xE626BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0xF9CE5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0xFF225ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r0, 0xFF915ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0x011EBDD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0x31D7F7C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0x38DC0552;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0x709F882E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0x710E7943;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0xE5B26993;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0xF9CEFB3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0xFF221DD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x09775679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x2D8C8679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x2D928679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x30375679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x40685679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x6EE35679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0x709FE679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0xCB175679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0xE626E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r2, 0xF0575679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x00062FF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x0977EFC8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x1ED0EB56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x2D8CEDAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x2D92A000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x6EE397A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0x709F882E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0xCB172B82;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r3, 0xF0570B76;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x030D4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x08858569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x133E4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x181D4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x37DF0569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x56C54569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0x709F4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0xE6264569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0xF1498569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r4, 0xF5D44569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x030D72D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x0885038C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x133EAF81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x181DDA28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x37DF0DD8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x56C5BD7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0x709F882E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0xF149F7B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r5, 0xF5D41A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0x021B800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0x30FA908D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0x39FA802D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0x709F300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0x709FA00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0xC04F908D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0xE621A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0xE626300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0xE626A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r6, 0xF960A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0x021BB550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0x30FA159E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0x39FAC328;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0x4FB9B312;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0x709F882E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0xC04FE214;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0xCF173844;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^CHECKREG r7, 0xE6263550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r0, 0x43825ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r0, 0x5A4E5ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r0, 0x5AA1BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r0, 0x8A138ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r0, 0xFF915ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r1, 0x43823355;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r1, 0x5A4E0EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r1, 0x5AA11AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r1, 0x8A135EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r2, 0x00008679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r2, 0x30375679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r2, 0x57919679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r2, 0x5AA1E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r2, 0xCCCC5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r3, 0x303725C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r3, 0x57912D74;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r3, 0x5AA11AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r3, 0xCCCC6C33;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r4, 0x30F64569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r4, 0x4AF54569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r4, 0x5AA14569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r4, 0x5D604569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r4, 0xFC769669;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r5, 0x30F67F1F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r5, 0x4AF50D14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r5, 0x5AA11AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r5, 0x5D60D8AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r5, 0xFC760000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r6, 0x4382A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r6, 0x5AA1300D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r6, 0x5AA1A00D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r6, 0xFEC9609D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r6, 0xFFFF800D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r7, 0x239CE7BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r7, 0x43823355;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r7, 0x5AA11AA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^CHECKREG r7, 0xFEC9CBFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0x3594BABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0x48665ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0x82645ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0x8A138ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0xFF915ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r0, 0xFF965ABD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0x3593BCCA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0x486656C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0x82640BA6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0x8A135EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0xFF910EEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r1, 0xFF96460F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x00055679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x090B5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x3594E679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x4BAE5679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x52B88679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r2, 0x86E08679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x0004CE24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x090B0589;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x3593BCCA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x4BADEDAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x52B7FA82;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r3, 0x86E04E24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0x0763E569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0x3594C569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0x6FD0A569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0x8473B569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0xB651A569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r4, 0xE33AD569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0x0762E14D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0x3593BCCA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0x6FD0386A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0x8472EE1B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0xB650D9C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r5, 0xE33997C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0x2D6780AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0x30FA90ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0x359430CD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0x3594ABBD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0x4A9DA0DD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r6, 0xCACA80AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r7, 0x2D66815A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r7, 0x30FA159E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r7, 0x3593BCCA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r7, 0x4A9CB6F5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^CHECKREG r7, 0xCACA6268;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r0, 0x066DF95C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r1, 0x0E0AF17F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r2, 0x000B0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r2, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r2, 0xA1245679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r2, 0xC5AEB798;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r2, 0xFFD15679;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r3, 0x0001000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r3, 0x0002CBB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r3, 0xFFD00007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r3, 0xFFD0BC98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r4, 0x00074569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r4, 0xEFBC4569;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r5, 0x12358000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r5, 0x133C3D94;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r5, 0xFFD0BC98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r6, 0x00040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r6, 0x000C000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r7, 0xFFB91AE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^CHECKREG r7, 0xFFE8E2D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r0, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r1, 0x34567897;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r2, 0x00000410;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r2, 0x00000820;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r2, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r2, 0x34F8E428;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r3, 0x000000d8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r3, 0x000001B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r3, 0x456ACB07;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r4, 0x00000410;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r4, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r4, 0x421DBC09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r5, 0x000000D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r5, 0x000000d8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r5, 0x89ACBD0B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r6, 0x00000208;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r6, 0x000C000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r6, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r7, 0x0000006c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^CHECKREG r7, 0x9ABC230F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0x0005FFA9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0x33491B2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0x39FA39FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0x7FE82A4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0xF19A4F2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0xF3ECFE08;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0xF99C0A92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r0, 0xFF31FF31;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0x00040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0x00B500B5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0x0E7AF852;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0x24C2CEF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0xEDBCF57F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0xFD80E154;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0xFFBE0044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r1, 0xFFFBFFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0x005F0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0x028DEDD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0xE9C910A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0xEDBCF57F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0xF51DF51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0xF852F852;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r2, 0xFB31E621;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0x0005FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0x029C029C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0x09860986;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0x12CA0A8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0xFC0E4707;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0xFDD5022C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r3, 0xFFF9FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0x00060005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0x12400609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0x33491B2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0x39FA39FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0xF234FD56;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0xF51DF51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r4, 0xFFF9FFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x00B70940;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x0255FF8F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x029B029B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x369EB722;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0x3FAEEF41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0xF955038A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r5, 0xFCA1FCA1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0x000C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0x369EB722;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0x7FE82A4A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0xF8DB1B2D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r6, 0xFE96FE96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x0182FF16;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x0819001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x0B4EFDF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x1243060A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x29CE29CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0x33735B96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0xFFD10059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^CHECKREG r7, 0xFFFF0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r0, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r0, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r0, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r0, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r1, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r1, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r1, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r1, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r2, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r2, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r2, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r3, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r3, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r4, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r4, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r5, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r5, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r5, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r5, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r6, 0x0A140048;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r6, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r6, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r6, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r6, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r7, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r7, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^CHECKREG r7, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0x0161FA04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0x19A50D95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0x1CFD1CFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0x3FF203E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0xF9F10675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0xFF71FCD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r0, 0xFFF4FFF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0x073DFC29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0x0930F44E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0xEBBA0004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0xF6DEFDBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0xF94D00A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0xFFCB0033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r1, 0xFFFE0423;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0x00550004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xF6DEFDBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xFA8FFA8F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xFC29FC29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xFD85FD85;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xFDBB06D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r2, 0xFEAD010A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0x00890054;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0x01150116;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0x014E014E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0x02300230;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0xFC8EEADF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0xFFA314DD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0xFFFD0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r3, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x0000FFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x00280013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x01240012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x19A50D95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0x1CFD1CFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0xF920FECB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r4, 0xFA8FFA8F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0x00150015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0x0038FEA0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0x1B4FDD40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0x1D48F84D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0xFE55FF1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0xFFD7FFD7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r5, 0xFFDA0029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0x1B4FDD40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0x3FF203E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0xFFF00004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0xFFF4FFE9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0x0076FF91;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0x04910047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0x19BA29A9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0xFF660004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0xFF930019;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0xFFEAFFEA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^CHECKREG r7, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r0, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r0, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r0, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r0, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r1, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r1, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r1, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r1, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r2, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r2, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r2, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r3, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r3, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r3, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r4, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r4, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r5, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r5, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r5, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r5, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r6, 0x14287FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r6, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r6, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r6, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r6, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r7, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r7, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r7, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^CHECKREG r7, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r0, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r0, 0x00C4FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r0, 0x0992FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r0, 0xFFFF4F92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r0, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r1, 0x03D4FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r1, 0x08B8FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r1, 0xC0100008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r1, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r2, 0x0020FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r2, 0x03D4FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r2, 0x1830FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r2, 0xFFFF4D7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r2, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0x0040FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0x13241324;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0x2049E874;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0xFFFF0AE6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0xFFFF7390;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0xFFFF8EF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r3, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r5, 0x2B3E00D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r5, 0x60080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r6, 0x00C4FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r6, 0x60080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r6, 0x68A0FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r6, 0xFFFF07BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r7, 0x014A014A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r7, 0x3598FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r7, 0xFFFF0004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^CHECKREG r7, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0x1B231B2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0x342339FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0x45965675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0x5B23F51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0xAB230A92;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0xBB233178;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0xF3E35A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r0, 0xFD4B5675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0x005D5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0x6FBAEF41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0x9F7AD448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0xC4BAF854;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0xCFBAFFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0xEFBAF4A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0xFFFB5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r1, 0xFFFD5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x00006705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x006A6705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x0DAE6905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x1324E621;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x1324F4A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x1324FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0x4324F854;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r2, 0xA328D448;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0x000648CA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0x0006FFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0x00090007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0x0506022B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0x9006FFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0xD07F0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0xF006029C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r3, 0xFFFB0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0x80ABF51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0x906B1B2A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0x90AB3178;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0x90ABFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0xB0AB39FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0xF234ED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0xFFA49D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r4, 0xFFFACD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x0000EEDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x0838E9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x10A70389;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x10ACBF0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x10ACF4A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0x10ACFCA1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0xB0ACEF41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r5, 0xFDA2E9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0x000000ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0x00000D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0x000C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0x800CF4A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0xA00CFFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0xB00C0389;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0xC00CBF0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r6, 0xFFF7009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x07327009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x0CEA700F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x12460182;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x1246022B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x1246029C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0x1246FFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0xD24648CA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^CHECKREG r7, 0xFFF2700E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x0BD1A635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x7FFF5625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x80005675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x8000A675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0x9B238000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0xCB237FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r0, 0xDD237FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0x7FFF5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0x80005127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0x80005137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0x80005166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0x9FBA7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0xCFBA7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r1, 0xCFBA8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x13247FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x13248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x17247FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x1C248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x63248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0x80006905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r2, 0xA3FF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x00067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x08068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x09068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x7FFF0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x7FFFF027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0x80000037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r3, 0xF0067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x7FFF9D69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x7FFFC509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x80EB0BD1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x907B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x908B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x909B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0x9EAB8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r4, 0xB0AB8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x10A77FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x10A87FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x10AC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x10AD8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x10EC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x7FFFE9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x7FFFEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r5, 0x7FFFEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0x000C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0x000C8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0x7FFFC06D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0x7FFFD05D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0x8000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0xA00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r6, 0xC0FC8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r7, 0x12467FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r7, 0x12468000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r7, 0x7FFF708F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^CHECKREG r7, 0xD24F7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0x80005675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0x9B23495C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xCB2390A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xDBF3A635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xDD23FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xFFFF5625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xFFFFA675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r0, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0x6FBA7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0x876F5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0x9FBA1B4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0xC1CE5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0xCFBA31C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0xCFBA7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0xCFBA8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r1, 0xF84C5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0x1324FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0x17243FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0x1C248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0x5FEF6905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0x63248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0xA3FFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r2, 0xFA9CB7E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x00060115;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x00280007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x02E9F027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x0806E7B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x09060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x7FFF0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0x9E067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r3, 0xF0063C7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x7FFFC509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x7FFFCD39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x907B6085;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x908BFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x909B0518;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x90CB720D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0x9EABFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r4, 0xB0AB5482;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x10A70491;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x10A87FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x10AC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x10AD0CD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x10EC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0x57A2E9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0xB0AE1B99;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r5, 0xFFFFEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0x000C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0x000C7F6F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0x000C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0x800C90A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0xA00C7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0xC0FC4F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0xFFF9000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r6, 0xFFFFD05D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0x124622B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0x12467FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0x1246C9DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0x1246FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0x17A27E03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0xD24F19B9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^CHECKREG r7, 0xFFFF708F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0x00310266;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0x73F45625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0x80005675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0x9B238000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0xCB233F27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0xDACEA635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0xDD236666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r0, 0xE66FA675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0x1CE85157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0x6FBA1108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0x80005166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0x9FBA6D3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0xCFBA204A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0xCFBA8288;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0xCFBAFFF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r1, 0xFD915127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0x1324CC42;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0x1324F997;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0x17240068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0x1C248465;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0x6324F0A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0xA3FF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0xDBAA6905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r2, 0xEA6FB7E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x00060454;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x009F0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x0806FE15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x0906FFF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x30A10007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x7FFFF027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0x9E062104;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r3, 0xF0067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x513DCD39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x6666C509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x907BE603;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x908BFBD3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x909BF04B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x90CB7929;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0x9EABD947;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r4, 0xB0ABF974;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x0C93E9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x10A7001E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x10A87FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x10AC7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x10ADF0A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x10EC0510;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0x6D3BEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r5, 0xB0AE6E63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x000C00CF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x000C0218;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x000C4AA2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x1AAED05D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0x800C3F27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0xA00C6E63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r6, 0xC0FCF9D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x00007E03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x0015708F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x12460458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x12460CC3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x1246541E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x12467AC9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0x12468000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^CHECKREG r7, 0xD24F66E7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0x0F7D5675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0x39F95625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0x4C06F399;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0x9B23A09B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0xCB231F93;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0xDD233333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0xF337A675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r0, 0xFB59A635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0x051A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0x0E735157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0x6FBA0088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0x839C5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0x9FBA369D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0xCFBABE0F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0xCFBAC144;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r1, 0xCFBAFFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0x13240000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0x1324E620;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0x1724F696;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0x1C24C232;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0x6324F851;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0xA3FFBF35;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0xEDD46905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r2, 0xF537B7E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x0006022A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x004F0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x08069DFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x0906FFF9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x174DF027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x18500007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0x9E060841;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r3, 0xF00678F7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x289ECD39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x3333C509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x907BFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x908B0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x909BF825;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x90CB0792;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0x9EABF651;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r4, 0xB0ABFCBA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x0324E9DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x10A7FE4C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x10A80000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x10AC075B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x10ADF851;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x10EC0287;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0x369DEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r5, 0xB0AE3731;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0x000C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0x000C2551;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0x000C9E60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0x06ABD05D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0x800C1F93;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0xA00C3731;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0xC0FCFCEA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r6, 0xFFFF000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x0000708F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x00007E03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x1246022C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x12460330;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x12461EB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x12462A0E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0x1246A5C7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^CHECKREG r7, 0xD24F3373;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x00EB0677;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x0647A635;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x0BE2A675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x1CFD5625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x43325675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0x9B23495D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0xBD236F7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r0, 0xCB2390A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x0B7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x3E3D5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x6BBA004C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x6C475157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x7FBA31C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0x9FBA1B4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0xC8BA000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r1, 0xCFBA3EF5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x0E27B7E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x132402B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x13845A15;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x1724000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x1C245D88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x5FEE6905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0x6B240CD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r2, 0xA3FF35C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x00280007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x00B68F09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x02EAF027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x08060E54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x09773F48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x8ADB8807;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0x9E0B08BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r3, 0xF0063C7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x6F7EC509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x8419BD39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x907B6086;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x908B001F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x909B0559;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x90CB27B9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0x9EAB6F36;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r4, 0xB0AB5482;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x10A70001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x10A8080D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x10AC134F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x10AD0CD6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x10EC014A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x1B4FEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0x57A0E9D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r5, 0xB0AE7187;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x0000008D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x000C0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x000C0034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x000C4E5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x0743DB5D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0x800C90A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0xA00C7187;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r6, 0xC0FC4F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x00007EB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x0093708F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x12460116;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x12460A66;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x124622B1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x1246464E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0x1246753C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^CHECKREG r7, 0xD24F19BA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0x7E810D5A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0x8B235625;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0xBB235666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r0, 0xC56FEFB2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0x85FC72D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0x9FBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0xEDC10CDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x1324B735;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x1B4E1B4E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x1B791B79;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x36893689;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r2, 0x8ADD1CAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x00068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x0D5A7E81;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x49663640;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r3, 0xEFB28ADE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0x4D7C0C98;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0xDCE8DCE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r4, 0xDF89CD19;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x00EE0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x36352001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r5, 0xF2440DBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0x042800AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0x1FD71FD7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0xB00C005D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0xDF893689;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r6, 0xF9A3F9A3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0x04280428;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0x1246700F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0x1246705F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0xC56F3A91;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0xDAF4DAF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^CHECKREG r7, 0xDFBB2001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0x0016FFE6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0x0584E80E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0x66933653;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0x73F473F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0x7FFF0F94;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0xE7C519D4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0xF416F416;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r0, 0xF718CD46;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0x132C132C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0x1CF4F0A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0x94D30A65;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0xAEE9000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0xDB78F6FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0xF2CC0CCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r1, 0xFFF7108C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0x01560010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0x80007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0xDB78F6FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0xEA3BEA3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0xF0A4F0A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0xF613F613;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r2, 0xF6EB1B5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0x04540458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0x05380538;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0x23072307;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0xF238AB7A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0xFE8C5374;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0xFF56FFE2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r3, 0xFFFAFFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0x02870128;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0x491708E5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0x66933653;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0x73F473F4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0xE480FB2C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0xEA3BEA3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r4, 0xFFFFFDAD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0x037AE9FB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0x14DF14DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0x6D3B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0x7520E134;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0xE553F1DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0xFD6AFD6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r5, 0xFDA20293;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0x0000FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0x6D3B8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0x7FFF0F94;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0xF402E95B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0xFFC10010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r6, 0xFFF1FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0x05E40B1E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0x0760F915;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0x248C0473;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0x66E77FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0xD97200FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0xF92A0193;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0xFA8000FF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^CHECKREG r7, 0xFFA8FFA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x0005FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x00FD0261;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x0B0B01F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x33491B29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x39F939F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0x7FE407C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0xFF41FF41;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r0, 0xFFEB0015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0x00990099;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0x01F8FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0x0E7AF851;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0x24C1D139;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0xD0FE9933;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0xE5340299;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0xEDBBFB7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r1, 0xFFFF0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0x0001FDBF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0x0001FFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0x00AA0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0xEAD010A5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0xEDBBFB7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0xF51DF51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r2, 0xF851F851;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0x00030012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0x022A022B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0x029B029B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0x08C208C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0x11180A8D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0xF91BD5BD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0xFF0DFF0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r3, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0x123E011C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0x33491B29;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0x39F939F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0xF3E20CE9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0xF51DF51D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r4, 0xFFFFFFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0x00DEFA7E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0x029A029A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0x369DBA7F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0x3A8FF099;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0xF23FFD95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0xF954FC77;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r5, 0xFFFB0846;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0x0001FFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0x369DBA7F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0x7FE407C9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0xFF3FFE95;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0xFFE00008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0x002F0059;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0x1242011C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0x33735352;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0xFB2D001F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0xFFD3FFD3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0xFFEB048A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^CHECKREG r7, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x00700070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x08442F1A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x0C370674;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x1B68CBC7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x1CFC1CFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x400EC4BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r0, 0x6F5897A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x00090423;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x001D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x00420042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x02EB02EB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x03102C21;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x09231005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x0930114A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r1, 0x87430CD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x00550004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x01F5010A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x09231005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x0CD40CD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x0DB20DB2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0x0E6606D6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r2, 0xA3E40C49;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x00060025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x00270027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x0078758E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x012A0054;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x014D014D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0x082F082F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r3, 0xDFCB0115;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x00030030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x00430060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x01240383;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x0DB20DB2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x1CFC1CFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x662411EE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r4, 0x6F5897A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x00050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x00140014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x00F00D60;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x1B4E3364;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x3CE10003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x681A8DC9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r5, 0x6D820B70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x00270004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x1B4E3364;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x400EC4BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r6, 0x53FD3DAA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x00200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x007500DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x04920E0B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x119B119B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x19B95B1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^CHECKREG r7, 0x39A82A55;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x00010050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x00700070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x08B12F7B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x0C370675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x1CFD1CFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x400E517B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0x6F5997A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r0, 0xA4430AEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x000A0423;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x00430043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x03172C7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x09240A4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x0930114B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x1CDA0C0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x3FBC0004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r1, 0x87430CD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x00560004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x01F5010A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x09240A4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x0C580C58;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x0CD50CD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x0DB30DB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r2, 0x0E6706D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x00280007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x0079758F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x012B0054;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x014E014E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x08300830;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x0ED75B03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0x735B735B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r3, 0xDFCB0116;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x00040055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x00440061;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x01250174;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x0DB30DB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x1CFD1CFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x5C645C64;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x662512B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r4, 0x6F5997A7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x00150015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x00CE00CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x00F00D62;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x0DE805ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x1B4F3365;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x681C8DCB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r5, 0x6D830B71;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x0000000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x00270004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x1B4F3365;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x400E517B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r6, 0x53FF3DAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x00210021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x00250000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x007600DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x00C80BBA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x049205D1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x11C0003A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x19BA5B1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^CHECKREG r7, 0x39AA2A57;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x00010BF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x074CED14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x2517D740;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x2A4A54D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r0, 0xFE55DCD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x0002D123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x074CED14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x0C7E7B9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x2A4A54D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r1, 0xFFFDAAA0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0x00002FE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0x00125D78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0x01C5EAF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0x0D6B0EB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0x3FAE367C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0xE43C0244;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0xF57F179C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r2, 0xF851E418;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0x07AAE266;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0x1B2CD8C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0xBF566026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0xF2338E8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0xFDA5149E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0xFFFDD488;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r3, 0xFFFFA246;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0x0B90E2A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0x12C555A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xE43C0244;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xF57F179C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xF6576CDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xF851E418;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xF8B964EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r4, 0xFF2DF2EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0x07AAE266;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0x435F68B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0x4BD1CA6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0xBF566026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0xEF4D87D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0xF8B964EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r5, 0xFFE6726E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x000C2874;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x001F3108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x007579C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x018C7FDA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x029BD648;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x05C49F20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0x1A41A862;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r6, 0xFFFF42CA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x00051FFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x018C7FDA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x06D88148;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x0C057248;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x32CCEF68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0x62DEBE02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^CHECKREG r7, 0xFF412420;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x000085FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x03A6768A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x04A2FAE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x0D94DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x14B2D0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x15252A69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r0, 0xFF9549FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x0002D123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x00043554;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x03A6768A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x0D94DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x14B2D0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x15252A69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r1, 0xB8ADBDCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0x00092EBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0x00E2F57C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0x06B5875C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0x1FD71B3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0xFABF8BCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0xFC28F20C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0xFC878F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r2, 0xFFFF0BF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0x03AB90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0x03D57133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0x0D966C63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0xDFAB3013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0xF919C747;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0xFED28A4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r3, 0xFFFEEA44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0x01721C54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0x04B15568;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0x1B929715;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0xFABF8BCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0xFC28F20C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0xFC5CB276;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0xFC878F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r4, 0xFFCB7CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0x03AB90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0x03D57133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0x0B88B0FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0x4A43345C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0xD7646535;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0xDFAB3013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0xFC5CB276;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r5, 0xFFF99C25;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x00030A1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x000EAF39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x0062E7F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x00B893E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x014DEB24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0x03481810;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0xFFE7756E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r6, 0xFFFFD0AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x0062E7F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x01C71242;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x03AB90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x196677B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x2DE3AE49;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x316F5F01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0x320E1029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^CHECKREG r7, 0xFFFC0FFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x00010BF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x074CED14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x2A4A54D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0x4A306970;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r0, 0xFE55DCD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x0005A246;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x074CED14;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x18FCF734;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x2A4A54D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r1, 0xFFFB5540;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0x000077B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0x00125D78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0x01C5EAF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0x0D6B0EB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0x3FAE367C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0xE43C0244;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0xF57F179C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r2, 0xF851E418;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0x07AAE266;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0x1B2CD8C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0xBF566026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0xF2338E8E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0xFDA5149E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0xFFFDD488;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r3, 0xFFFF448C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0x0B90E2A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0x12C555A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xE43C0244;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xECAED9B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xF57F179C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xF851E418;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xF8B964EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r4, 0xFF2DF2EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0x07AAE266;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0xBF566026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0xEF4D87D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0xF53529A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0xF8B964EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r5, 0xFFE6726E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x000C2874;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x001F3108;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x007579C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x018C7FDA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x029BD648;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x05C49F20;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0x1A41A862;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r6, 0xFFFF42CA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x000A3FF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x018C7FDA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x06D88148;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x0C057248;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x62DEBE02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0x6599DED0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^CHECKREG r7, 0xFF412420;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x0B26E1B6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x31781CD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0x9B235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r0, 0xEB235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0x03175676;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0x6FBA5137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0x9F7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0xC4BA5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0xF3E28324;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r1, 0xFFF6B8D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x00079BA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x13246905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x13946705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x13E46705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x2E3AADA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0x3FAE367C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0xF4A3CF9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r2, 0xF85431BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0x00004A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0x00069027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0x05060055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0xF0060066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0xFFFE7166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r3, 0xFFFEDD30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x022A99E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x029BD648;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x48C98C48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x90AB9D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0x90ABED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0xC84ABC28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r4, 0xFFFAC804;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x00011CA0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x0DADBEB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x10A7EF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x10ACEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x10ACEF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0x4596549C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r5, 0xB0ACEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x000C009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x000C00ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x00176948;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x0D4762AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0xBA1A5E86;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r6, 0xFFFCF038;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0x0000CBDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0x12467003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0x1246706F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0x1246795F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0x1246F00F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0xA66540AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0xD246712F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^CHECKREG r7, 0xFFFE7870;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x059370DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x0D94DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x14B2D0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x18BC0E69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0x9B235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r0, 0xEB235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0x018BAB3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0x6FBA5137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0x9F7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0xC4BA5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0xF9F14192;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r1, 0xFFFB5C6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x0003CDD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x0B8EAB6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x13246905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x13946705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x13E46705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0x1FD71B3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0xFA51E7CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r2, 0xFC2A18DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0x00001284;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0x00069027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0x05060055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0xF0060066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0xFFFF38B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r3, 0xFFFFB74C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x01154CF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x014DEB24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x2464C624;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x90AB9D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0x90ABED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0xF212AF0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r4, 0xFFFD6402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0x06D6DF5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0x10A7EF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0x10ACEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0x10ACEF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0xB0ACEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0xDDE31527;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r5, 0xFFFFA394;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x0002BC0E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x0005DA52;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x000C009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x000C00ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0x03AB90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0xDD0D2F43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r6, 0xFAFF58AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0x000032F7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0x12467003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0x1246706F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0x1246795F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0x1246F00F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0xD246712F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0xD332A057;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^CHECKREG r7, 0xFFFF9E1C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x0B26E1B6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x1B29B4A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x2965A1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x31781CD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x39F9C2B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0x9B235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r0, 0xEB235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0x03175676;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0x6FBA5137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0x9F7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0xC4BA5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0xF3E28324;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r1, 0xFFF6B8D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x00079BA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x13246905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x13946705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x13E46705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x2E3AADA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0x3FAE367C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0xF4A3CF9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r2, 0xF85431BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0x00004A28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0x00069027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0x05060055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0xF0060066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0xFFFE7166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r3, 0xFFFEDD30;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x022A99E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x029BD648;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x48C98C48;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x90AB9D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0x90ABED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0xC84ABC28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r4, 0xFFFAC804;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x00011CA0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x0DADBEB8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x10A7EF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x10ACEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x10ACEF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0x4596549C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r5, 0xB0ACEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x000C009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x000C00ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x00176948;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x0D4762AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0x1D5C8788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0xBA1A5E86;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r6, 0xFFFCF038;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0x0000CBDC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0x12467003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0x1246706F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0x1246795F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0x1246F00F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0xA66540AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0xD246712F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^CHECKREG r7, 0xFFFE7870;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x164DC36C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x36536944;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x52CB43E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x62F039A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x73F38564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0x9B235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r0, 0xEB235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0x062EACEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0x6FBA5137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0x9F7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0xC4BA5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0xE7C50648;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r1, 0xFFED71B0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x000F3750;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x13246905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x13946705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x13E46705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x7F5C6CF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0xE9479F38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r2, 0xF0A8637C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0x000128A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0x00069027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0x05060055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0xF0060066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0xFFFB74F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r3, 0xFFFCE2CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x045533C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x0537AC90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x90AB9D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0x90ABED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r4, 0xFFF59008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x10A7EF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x10ACEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x10ACEF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x1B5B7D70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0xB0ACEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r5, 0xFFF8E500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x000C009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x000C00ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x005DA520;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0xF2898AB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r6, 0xFFF3C0E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x0003FB4C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x12467003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x1246706F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x1246795F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x1246F00F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0xD246712F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^CHECKREG r7, 0xFFFA3010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x79960E69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x831CD0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x97A6DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x9B235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0x9C1770DB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0xAB235A75;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r0, 0xEB235675;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0x00075C6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0x0C374192;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0x6FBA5137;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0x9F7A5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0xC4BA5157;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0xCFBA5127;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0xD9B7AB3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r1, 0xEFBA5166;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x0003CDD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x0C97E7CE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x0CD118DF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x13246905;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x13946705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x13E46705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x67121B3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r2, 0x8C61AB6A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x00009294;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x00069027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x000838B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x000A3494;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x05060055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0x90060037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r3, 0xF0060066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x00036402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x01154CF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x014DEB24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x39FC8A6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x6358C624;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x90AB9D09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x90ABCD09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r4, 0x90ABED09;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x0002E360;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x06D6DF5C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x10A7EF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x10ACDFDB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x10ACEF2B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x10ACEF6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0x44E81527;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r5, 0xB0ACEF3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x0002BC0E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x0005DA52;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x000C009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x000C00ED;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x000C0D0D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x47F058AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0x4D7C2F43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r6, 0xC65D90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x0000890C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x12467003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x1246706F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x1246795F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x1246F00F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0x3A37A057;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^CHECKREG r7, 0xD246712F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x000217F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x0E99DA28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x36536944;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x510340C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x52CB43E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x5494A9A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0x73F38564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r0, 0xF9577348;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x0005A246;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x0E99DA28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x31F9EE68;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x36536944;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x52CB43E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x5494A9A4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0x73F38564;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r1, 0xFFDAAA00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x0001DEC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x0024BAF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x038BD5F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x1AD61D70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x7F5C6CF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0xEAFE2F38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r2, 0xF0A3C830;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0x0F55C4CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0x3659B18C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0xE4671D1C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0xFB4A293C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0xFFFBA910;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r3, 0xFFFD1230;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0x006BCBB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0x4B155680;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0x5C88C8E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0xB2B9DB04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0xEAFE2F38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0xF0A3C830;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r4, 0xF172C9D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0x0F55C4CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0x6B2FA2E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0xEA6A5350;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0xF172C9D8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r5, 0xFF99CD6C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x0030A1D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x03AC48E4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x0537AC90;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x0633BF8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x2E26ABC4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0xFFC0BAE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r6, 0xFFFD0B28;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0x0633BF8C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0x36C40A40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0x602B9240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0xB4EDBDA0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0xF41170C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^CHECKREG r7, 0xFFFA7FF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x000085FC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x0464B4BB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x04A2FAE8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x81FF2A69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x831CD0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0x97A6DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r0, 0xBF69768A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x0002D123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x00043554;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x1CFCE159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x81FF2A69;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x831CD0F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0x97A6DA51;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0xB8ADBDCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r1, 0xBF69768A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x00010BF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x00092EBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x00E2F57C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x06B5875C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x0CD4F20C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x0D058BCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x19838F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r2, 0x67121B3E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x000AEA44;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x0C6F8A4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x502A3013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x601EC747;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0x95026C63;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0xB8397133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r3, 0xC65D90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x00B87CBB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x0CD4F20C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x0D058BCE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x0EA2B276;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x0FDB4C7C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x19838F9C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0x71489715;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r4, 0xB7AF5568;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0x0058FBC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0x0B88B0FA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0x0EA2B276;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0x4A43345C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0x502A3013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0xB8397133;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0xC65D90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r5, 0xD7646535;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x0000BE3A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x00030A1D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x00553330;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x0062E7F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x014DEB24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x03481810;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x56BB5404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r6, 0x8491FCB1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x0062E7F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x196677B4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x2DE3AE49;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x316F5F01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x320E1029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0x5D42ADB3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0xC65D90F1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^CHECKREG r7, 0xFFFC0FFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x0000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x40020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0x90012002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0xa002d001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r0, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x0000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r1, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x0000a004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x0000f002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0x90022004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0xa002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0xa004d002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0xb002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r2, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x40060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x8000e003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0x90032006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0xa0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0xa006d003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0xb0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r3, 0xc0030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x0000c004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x0000e004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x0000e008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x0000f004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x40080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0x90042008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0xa0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0xa008d004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0xb0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r4, 0xc0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x0000800a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x0000c005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x0000f005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x400a0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x8000e005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0x9005200a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0xa0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0xa00ad005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0xb0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r5, 0xc0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x0000a00c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x0000e006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x0000f006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x400c0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0x9006200c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0xa0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0xa00cd006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0xb0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r6, 0xc0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x0000c007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x0000c00e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x0000f007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x400e0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x8000e007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0x9007200e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0xa0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0xa00ed007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0xb0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^CHECKREG r7, 0xc0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x8000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0x90018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0xa002d001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r0, 0xc0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0x8000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r1, 0xc0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x0000a004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x8000f002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0x90028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0xa004d002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r2, 0xc0028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x80000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x8000e003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0x90038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0xa0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0xa006d003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0xb0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r3, 0xc0030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x0000c004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x0000e008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x8000e004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x8000f004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0x90048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0xa0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0xa008d004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0xb0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r4, 0xc0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x0000800a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x0000c005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x8000e005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x8000f005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0x90058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0xa0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0xa00ad005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0xb0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r5, 0xc0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x0000a00c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x8000e006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x8000f006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0x90068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0xa0068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0xa00cd006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0xb0068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r6, 0xc0068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x0000c007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x0000c00e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x8000e007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x8000f007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0x90078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0xa0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0xa00ed007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0xb0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^CHECKREG r7, 0xc0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r0, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r1, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x0002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r2, 0x00040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x00060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r3, 0x80000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r4, 0x00080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x0000000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x0005000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x00058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x000a0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x000a0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r5, 0x80000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x0000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x0006000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x000c0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r6, 0x000c0006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x0000000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x0007000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x00078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x000e0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x000e0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^CHECKREG r7, 0x80000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00017fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r0, 0x7fff0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00017fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r1, 0x7fff0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x0002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00027fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x00040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r2, 0x7fff0002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00037fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x00060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x7fff0003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r3, 0x7fff0010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00047fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x00080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r4, 0x7fff0004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x0000000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x0005000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x00057fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x000a0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x000a0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r5, 0x7fff0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x0000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x0006000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x00067fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x000c0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x000c0006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r6, 0x7fff0006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x0000000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x0007000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x00077fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x000e0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x000e0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^CHECKREG r7, 0x7fff0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0x0000c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0x8001c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xa001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xb001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xc0008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xd001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xffff9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r0, 0xffffa001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0x0000c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0x80018001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xa001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xb001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xc0008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xd001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xffff9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r1, 0xffffa001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0x80028002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0x8002c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xb002ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xc0018002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xd002ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xffff9002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r2, 0xffffa002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0x80038003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0x8003c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xa003ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xc0018003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xd003ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xffff9003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r3, 0xffffa003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0x80048004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0x8004c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xa004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xb004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xc0028004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xd004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xffff9004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r4, 0xffffa004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0x80058005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0x8005c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xa005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xb005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xd005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xffff9005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r5, 0xffffa005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0x80068006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0x8006c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xa006ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xb006ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xc0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xc0038006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r6, 0xffffa006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0x80078007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0x8007c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xa007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xb007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xc0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xc0038007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xd007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^CHECKREG r7, 0xffff9007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0x0000c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0x8001c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xa001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xb001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xc0008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xd001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xffff9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r0, 0xffffa001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0x0000c000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0x80018001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xa001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xb001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xc0008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xd001ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xffff9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r1, 0xffffa001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0x80028002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0x8002c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xb002ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xc0018002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xd002ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xffff9002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r2, 0xffffa002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0x80038003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0x8003c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xa003ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xc0018003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xd003ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xffff9003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r3, 0xffffa003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0x80048004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0x8004c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xa004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xb004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xc0028004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xd004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xffff9004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r4, 0xffffa004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0x80058005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0x8005c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xa005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xb005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xd005ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xffff9005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r5, 0xffffa005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0x80068006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0x8006c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xa006ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xb006ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xc0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xc0038006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xffff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r6, 0xffffa006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0x80078007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0x8007c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xa007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xb007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xc0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xc0038007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xd007ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^CHECKREG r7, 0xffff9007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r0, 0x10010800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x00002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r2, 0x20021001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00001801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r3, 0x30031801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r4, 0x40042002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00002802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00005005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r5, 0x50052802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00006006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r6, 0x60063003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00003803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00007007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00030007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x38030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^CHECKREG r7, 0x70073803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r0, 0x10010800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x00002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r2, 0x20021001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00001801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r3, 0x30031801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r4, 0x40042002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00002802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00005005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r5, 0x50052802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00006006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r6, 0x60063003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00003803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00007007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00030007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x38030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^CHECKREG r7, 0x70073803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x008D019E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x00910001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x01230004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x48C00080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x0009002B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x00230067;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x00D101E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x091A2B3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x12340006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r1, 0x23406780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x00110033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x00340078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x0115FE26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x11A233C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x2345000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x24600040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0x34507890;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r2, 0xD140E240;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x001A003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x0045FF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x0159FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x15802680;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x1A2B3C4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x34560010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x456089A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x468000A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x22B3FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x4567FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x56709AB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x59C06AC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r4, 0x8C000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x00010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x002BFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x01230000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x2B3CCD5E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x5678FFF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x6780ABC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0x9E00AF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r5, 0xD0001400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x0033FFD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x33C4D5E6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x6789FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x7890BCD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r6, 0xE240F340;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x003CFFDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x00480159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x0067FFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x26803780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x3C4DDE6F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^CHECKREG r7, 0x89A0CDE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x008D019E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x00910001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x01230004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x48C00080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r0, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x0009002B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x00230067;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x00D101E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x091A2B3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x12340006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r1, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x00110033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x00340078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x0115FE26;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x11A233C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x2345000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x24600040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r2, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x001A003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x0045FF89;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x0159FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x1A2B3C4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x34560010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x7FFF00A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r3, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x22B3FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x4567FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x7FFF0800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r4, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x00010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x002BFFCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x01230000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x2B3CCD5E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x5678FFF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x7FFF1400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r5, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x0033FFD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x33C4D5E6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x6789FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r6, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x0001FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x003CFFDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x00480159;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x0067FFAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x3C4DDE6F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^CHECKREG r7, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0x0000BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0x00C00C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0xD0010900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0xE0010A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r0, 0xF0010B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x0000BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x00020900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x00C00C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x00D1A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x00E0D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0x08010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0xE0010A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r1, 0xF0010B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x00020900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x000F0A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x000FBC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x00C00C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0x08020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r2, 0xF0020B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x0000BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x00030900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x00100A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x00100B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x00C00C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0x08030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r3, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x0000BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x00040900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x48040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x60040B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0x800C0C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r4, 0xE0040A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x0000BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x0007A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x05050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x09C00C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x30050900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0x60050A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r5, 0xF7050B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0x00000C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0x0009BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0x04060900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0x08660000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0xE7060A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r6, 0xF0860B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0x00000009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0x00570900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0x00CA0C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0x00D0A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0x08070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0xD008D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0xE0870A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^CHECKREG r7, 0xF0090B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x0000C00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x00D00109;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x00E0010A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x00F0010B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x010000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0x0100D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r0, 0xD0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x00000209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x00080100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x00E0010A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x00F0010B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x0100C00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x0100D1A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x310000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r1, 0x3100E0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x00000F0A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x00E0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x0200D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x20080200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x40000209;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x40F0020B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x42000FBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r2, 0x6200C00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x030000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x0300D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x03080300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x0500100B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x0700C00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x10000309;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0x4000100A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r3, 0xE0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x00480400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x0060040B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x02000409;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x040000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x0400D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x04800C0C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0x05E0040A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r4, 0xD0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x00050500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x00300509;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x0060050A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x00F7050B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x050000BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x050007A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0x0509C00C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r5, 0xD0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x00040609;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x00086600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x00E7060A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x00F0860B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x0600000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x060009BC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0x0600D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r6, 0xD0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x00005709;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x00080700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x00E0870A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x00F0090B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x0700CA0C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0x0700D0A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0xD0D0D0D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^CHECKREG r7, 0xE7000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x0000D008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x00BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x01090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x010A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0x010B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0xC00C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r0, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0x00BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0x010A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0x010B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0x02090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0xC00C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0xD1A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r1, 0xE0D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x02000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x02090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x020B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x0F0A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0x0FBC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0xC00C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r2, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x00BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x03090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x100A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0x100B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0xC00C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r3, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x00BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x04000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x04090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x040A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x040B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0x0C0C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r4, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x00BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x05000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x05090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x050A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x050B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0x07A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r5, 0xC00C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x000C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x06090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x060A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x09BC0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x66000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0x860B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r6, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x0009BC06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x00D00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x07000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x090B0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x57090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0x870A0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0xCA0C0480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^CHECKREG r7, 0xD0A00500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r4, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r4, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r4, 0x801e8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r4, 0xc078c078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0x60000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0x803c803c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0xc000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r5, 0xe03ce03c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x00080008; \/* r7 = 0x00100010 *\/$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x02000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0x80fe00f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0xc078c078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r6, 0xf01e101e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x00200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x01000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0x81fc01e0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0xe03ce03c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^CHECKREG r7, 0xf80f080f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r0, 0x12340001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r0, 0x4A500001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r0, 0xA1000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r0, 0xA2000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r1, 0x1B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r1, 0x1B340000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r1, 0x22330001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r1, 0x6B340000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r2, 0x11C00001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r2, 0x66770000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r2, 0x71C00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r3, 0x110D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r3, 0x810D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r3, 0xAABB0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r4, 0x11000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r4, 0x16000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r4, 0x34560000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r4, 0x56000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r5, 0x11000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r5, 0x41000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r5, 0x47000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r5, 0xA2D30000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r6, 0x11000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r6, 0x31000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r6, 0x456B0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r6, 0x91000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r7, 0x11000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r7, 0x21000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r7, 0x56780001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^CHECKREG r7, 0xA1000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0x90010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0xA0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0xB0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0xC0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0xD0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r0, 0xE0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0x00010009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0x80010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0xA0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0xB0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0xC0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0xD0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r1, 0xE0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0x80020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0x90020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0xA0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0xB0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0xC0020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0xD0020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r2, 0xE0020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0x80030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0x90030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0xA0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0xB0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0xC0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0xD0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r3, 0xE0030002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0x80040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0x90040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0xA0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0xB0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0xC0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0xD0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r4, 0xE0040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0x80050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0x90050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0xA0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0xB0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0xC0050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0xD0050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r5, 0xE0050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0x80060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0x90060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0xA0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0xB0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0xC0060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0xD0060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r6, 0xE0060002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0x80070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0x90070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0xA0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0xB0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0xC0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0xD0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^CHECKREG r7, 0xE0070002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x20000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x60000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r0, 0x70000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x20000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x60000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r1, 0x70000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x2000000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x60000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r2, 0x70000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x20000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x60000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r3, 0x70000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x20000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x4000C004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x60000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r4, 0x70000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x20000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x51001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x60000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r5, 0x70000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x20000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x6000F006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r6, 0x70000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x11001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x20000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x30000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x51000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x60000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^CHECKREG r7, 0x7000F007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0x0C0000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0xA0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0xB0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r0, 0xD00100E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x0001000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0x0C0100C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0xB0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r1, 0xD00100E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0x0A00000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0x0C0200C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0xA0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0xB0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r2, 0xD00200E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0x0C0300C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0xA0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0xB0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r3, 0xD00300E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0x0C0400C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0xA0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0xB0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r4, 0xD00400E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0x0C0500C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0xA0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0xB0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r5, 0xD00500E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0x0C0600C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0xA0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0xB0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r6, 0xD00600E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0x0B000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0x0C0700C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0xA0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0xB0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^CHECKREG r7, 0xD00700E0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0x0C0000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0xA00100D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0xB0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r0, 0xD0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x000100D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0x0C0100C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0xB0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r1, 0xD0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0x0A000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0x0C0200C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0xA00200D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0xB0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r2, 0xD0020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0x0C0300C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0xA00300D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0xB0030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r3, 0xD0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0x0C0400C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0xA00400D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0xB0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r4, 0xD0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0x0C0500C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0xA00500D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0xB0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r5, 0xD0050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0x0C0600C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0xA00600D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0xB0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r6, 0xD0060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0x0800D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0x09000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0x0A000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0x0B000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0x0C0700C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0xA00700D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0xB0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^CHECKREG r7, 0xD0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x0900D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x0C000C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x23010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0x4B009F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r0, 0xA00300C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x01000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x09000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x0C010C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x23010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0x5B009F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r1, 0xD0010008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x08200802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x09000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x0A000A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x0C020C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0x2302000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0xD0010008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r2, 0xFFFF9F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x08030802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x09100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x0A000A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x0C030C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x23030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0x9F009F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0xA00200C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r3, 0xD0010008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x09020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x0C040C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x23040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0x8B009F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0xA0010081;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r4, 0xD0010008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x08000504;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x09009F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0x23050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0xA0010085;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r5, 0xFFFFFC04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x08000866;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x09000404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x0C060C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0x23237809;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r6, 0xFFFF9F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x0A008A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x0B0A9F00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x0C070C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0x23070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^CHECKREG r7, 0xA00200C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x00006001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r0, 0x0000F001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x00006001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0x0000F001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r1, 0xFFFFFFD1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r2, 0xFFFFF002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r3, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r4, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r4, 0x00006004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r4, 0x0000F004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r4, 0xFFFFFFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x00006005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r5, 0x0000F005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x00000009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0x00006006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r6, 0xFFFFF006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0x00006007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0x0000F007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^CHECKREG r7, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00000128;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x0000025E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x000004B8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x0000246E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00007123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00091EAB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00494000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x00934667;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x23A00020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x34267890;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x4682CF12;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0x80010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r0, 0xE26AC000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x0000468E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x000048F9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x00008234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x00008238;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x0000C47E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x0011A6B3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x00A45678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x048D559E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x12A00020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x23956780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x48800080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0x56780000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0xAB3C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0xE2680000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r1, 0xE6AF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x000068AE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x00008D39;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x00009345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x00009348;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x0000E69E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x001A2EBC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x00B56689;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x08D159E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x23200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x26AC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x34967890;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x34A67890;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x67890000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0x80078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r2, 0xEAF34000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x00008ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x0000A456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x0000A458;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x0000D179;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x000108BE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x00100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x002B3ECD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x00C676FF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x04880008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x22B2FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x459789A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x45A789A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x6AF00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0x789ABCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0xBC4D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r3, 0xC0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x00000126;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x0000ACEF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x0000B567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x0000B568;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x000115BA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x00012ADF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x11597FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x456DFFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x48C80008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x56989AB0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0x89AB0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0xB3C00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0xC4D58000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r4, 0xD169E268;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x00008236;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x0000C678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x0000CF0F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x00014CFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x0033C6D5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x11A2B3C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x2B3C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x567EFFF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x6799ABC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x8D099E24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x8D299E24;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0x9ABC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r5, 0xCD5E0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x0000004B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x0000D788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x00012600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x00019E3A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x091AAB3C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x12200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x2462ACF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x33C48000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x48E80008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0x789ABCD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0xABCD0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0xC78FFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r6, 0xD5E68000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x0000024E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x00009680;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x0000E898;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x0001B13F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x0001E27A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x00078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x00823656;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x00928001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x02420002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x04A80008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x23200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0x899BCDE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0xBCDE0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^CHECKREG r7, 0xDE6F0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x0000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x40020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0x90012002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0xa002d001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r0, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x0000c001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x0000f001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0x8000e001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0xa0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0xb0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r1, 0xc0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x0000a004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x0000c002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x0000f002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0x90022004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0xa002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0xa004d002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0xb002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r2, 0xc0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x0000c003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x40060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x8000e003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0x90032006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0xa0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0xa006d003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0xb0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r3, 0xc0030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x0000c004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x0000e004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x0000e008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x0000f004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x40080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0x90042008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0xa0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0xa008d004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0xb0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r4, 0xc0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x0000800a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x0000c005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x0000f005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x400a0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x8000e005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0x9005200a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0xa0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0xa00ad005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0xb0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r5, 0xc0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x0000a00c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x0000c006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x0000e006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x0000f006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x400c0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0x9006200c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0xa0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0xa00cd006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0xb0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r6, 0xc0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x0000c007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x0000c00e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x0000f007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x400e0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x8000e007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0x9007200e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0xa0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0xa00ed007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0xb0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^CHECKREG r7, 0xc0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r0, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r1, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x0002000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r2, 0x00040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x00060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r3, 0x80000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r4, 0x00080004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x0000000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x0005000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x00058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x000a0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x000a0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r5, 0x80000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x0000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x0006000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x000c0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r6, 0x000c0006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x0000000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x0007000e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x00078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x000e0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x000e0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^CHECKREG r7, 0x80000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x00004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x0000a001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x00019001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x40008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0x80014000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0xa0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0xb0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r0, 0xd0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x00004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x0000a001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x00019001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x40008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0x80018001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0xa0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0xb0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r1, 0xd0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x00004001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x0000a002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x00019002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x40010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x40018002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x80024001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0x80028002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0xb0020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r2, 0xd0020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x00004001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x0000a003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x00019003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x40010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x40018003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x80034001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0x80038003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0xa0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r3, 0xd0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x00004002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x0000a004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x00019004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x40020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x40028004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x80044002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0x80048004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0xa0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0xb0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r4, 0xd0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x00004002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x0000a005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x00019005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x40020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x80054002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0x80058005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0xa0050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0xb0050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r5, 0xd0050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x00004003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x0000a006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x40030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x40038006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x80064003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0x80068006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0xa0060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r6, 0xb0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x00004003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x00019007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x40030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x40038007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x80074003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0x80078007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0xa0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0xb0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^CHECKREG r7, 0xd0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r0, 0x10010800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x00002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r2, 0x20021001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00001801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r3, 0x30031801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r4, 0x40042002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00002802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00005005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r5, 0x50052802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00006006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r6, 0x60063003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00003803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00007007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00030007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x38030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^CHECKREG r7, 0x70073803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r4, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r4, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r4, 0x40784078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r4, 0x801e001e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r5, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r5, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r5, 0x203c203c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r5, 0x803c803c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x00080008; \/* r7 = 0x00100010 *\/$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x02000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x101e101e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x40784078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x60000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r6, 0x80fe00f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x00200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x01000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x080f080f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x203c203c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0x81fc01e0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^CHECKREG r7, 0xc000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0x88880004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0x99990001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0xA001000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0xAAAA000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0xB001000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r0, 0xD0010010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0x00010008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0x34560004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0xA001000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0xB001000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r1, 0xD0010010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0x00020008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0xA002000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0xAAAA000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0xB002000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r2, 0xD0020010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0x00030008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0xA003000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0xB003000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0xBBBB000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r3, 0xD0030010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0xA004000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0xB004000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0xCCCC0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r4, 0xD0040010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0x00050008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0xADDD000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0xB005000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r5, 0xD0050010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0x00060008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0xA006000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0xD0060010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r6, 0xEEEE000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0x00070008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0xA007000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0xB007000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^CHECKREG r7, 0xFFFF0010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x00000123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000489AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x0007BCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x00095678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000A6789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000B789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000C89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000D9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000EABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x000FBCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x53459ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x56785678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x56786789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x67892245;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r0, 0x789A789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x00026789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x12341234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x31563156;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x54565678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x56780008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x56784567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x56789234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678A345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678B456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678C567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678D678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678E789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x5678F89A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r1, 0x6345ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x00000123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x00015678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x22452245;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x3145789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x434589AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x64566789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x7345BCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x83450008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x89AB9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0x93459234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xA3456789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xB345789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xC34589AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xD3459ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xE345ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r2, 0xF345BCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x00026789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x31563156;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x44564567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x56781234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x7456789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x84560008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x89ABABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x94565678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0x9ABC5678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xA456A345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xB456B456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xC456C567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xD456D678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xE456E789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r3, 0xF456F89A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x00000123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x00015678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x0003789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x00059ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x56782245;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89AB0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89AB6789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89AB89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89AB9234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89AB9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89ABABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89ABB456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x89ABBCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r4, 0x9ABC6789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x01230000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x22456789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x56781234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x56783156;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x56785678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x6789ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABC0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABC5678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABC789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABC89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABCA345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABCB456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABCD678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABCE789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r5, 0x9ABCF89A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x00000123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x00022245;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x00059ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x00066789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x3145789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x478989AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x56785678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x7789BCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x87890008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0x97899234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xA7896789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xB789B456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xC78989AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xD789D678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xE789ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r6, 0xF789BCDE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x0006ABCD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x12341234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x22456789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x31563156;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x489A89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x56785678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x789A789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x889A0008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0x989A5678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xA89AA345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xB89AB456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xC89A89AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xD89A9ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xE89AE789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^CHECKREG r7, 0xF89AF89A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0x0AAA0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0x88880000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0x9999001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0xA0010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0xB0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r0, 0xD001000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0x0A000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0x34560000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0xB0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r1, 0xD001000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0xA0020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0xAAAA0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0xB0020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r2, 0xD002000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0x00030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0x0A000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0xA0030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0xB0030002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0xBBBB0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r3, 0xD003000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0x00A00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0xA0040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0xB0040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0xCCCC0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r4, 0xD004000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0x00050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0x00A00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0xB0050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0xD005000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r5, 0xDDDD0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0x00060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0x0A000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0xA0060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0xD006000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r6, 0xEEEE0002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0x00070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0x00B00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0x0B000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0xA0070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0xB0070002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^CHECKREG r7, 0xFFFF000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0x04000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0xA5010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0xB6010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0xD1000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0xD7010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r0, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0x04010004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0xA5010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0xB6010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0xD2000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0xD7010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r1, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0x04020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xA5020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xB6020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xD3000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xD7020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r2, 0xF0000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0x04030004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0xA5030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0xB6030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0xD4000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0xD7030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r3, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0x04040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0xA5540000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0xB6040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0xD5000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0xD7040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r4, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0x04050004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0xA5550000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0xB6050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0xD6000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0xD7050001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r5, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0x04060004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0xA5060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0xB6060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0xD7000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0xD7060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r6, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0x01000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0x04070004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0xA5070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0xB6670000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0xD7070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0xD8000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^CHECKREG r7, 0xE2000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x90010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0x90010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r0, 0xC0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0xA0010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r1, 0xC0010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0x90020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0xA0020005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r2, 0xC0020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0x90030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0xA0030005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r3, 0xC0030002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0x90040003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0xA0040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r4, 0xC0040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x00050003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0x90080003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0xA0050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r5, 0xC0050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x00060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0x90060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0xA0000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r6, 0xC0060002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x00070003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0x90070003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0xA0070005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^CHECKREG r7, 0xC0070002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r0, 0x10004030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r0, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r0, 0x20002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r0, 0xA1001B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r1, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r1, 0x1B001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r1, 0x42004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r1, 0x4300C001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r2, 0x11C01B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r2, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r2, 0x40301000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r2, 0x4040C002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r3, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r3, 0x110D1B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r3, 0x4004C001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r3, 0x40056003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r4, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r4, 0x11001B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r4, 0x40004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r4, 0x40004030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r5, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r5, 0x11001B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r5, 0x40004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r5, 0x4000C001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r6, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r6, 0x11001B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r6, 0x40004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r6, 0x40004030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r7, 0x11001100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r7, 0x11001B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r7, 0x40004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^CHECKREG r7, 0x4000C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r0, 0x1001910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r0, 0x20011604;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r0, 0x20018100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r0, 0xE5041001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r1, 0x10014300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r1, 0x12002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r1, 0x20011001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r1, 0x7F654B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r2, 0x13022001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r2, 0x14301604;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r2, 0x81C02001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r2, 0xAF008FC0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r3, 0x1801910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r3, 0x43002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r3, 0x4300D100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r3, 0x910D81C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r4, 0x1001E504;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r4, 0x16041705;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r4, 0x16044300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r4, 0x2100910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r5, 0x17056707;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r5, 0x71004300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r5, 0x7F657F65;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r5, 0x7F65910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r6, 0x7006910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r6, 0x81007100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r6, 0xAF00AF00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r6, 0xD1002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r7, 0x1801910D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r7, 0x19008100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r7, 0x67074300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^CHECKREG r7, 0x910D1801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r0, 0x00478ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r0, 0xA1230001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r1, 0x0034D678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r1, 0xD9A2B3C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r2, 0xE2B3C480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r2, 0xFFFF0B4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r3, 0xD6789A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r3, 0xFFFFFF96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r4, 0xC4D58000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r5, 0x00000036;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r5, 0xBC000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r6, 0xD0918000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r7, 0x03668ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^CHECKREG r7, 0xCDE00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r0, 0x0047EACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r0, 0x81230001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r1, 0x0034DB78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r1, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r2, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r2, 0xFFFF0B4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r3, 0x7FFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r3, 0xFFFFFF96;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r5, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r6, 0xD0918000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r7, 0x03C68ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x0000F001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x10008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x1000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x8000D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x80180000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0x90013000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0xA0011000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r0, 0xC0012000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x00010400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x00028001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x10000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x10008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x1000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x8000F001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x80200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0x90013800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0xA0011000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r1, 0xC0012000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x00020800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x00088002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x00400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x0100D002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x10008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x18000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x4000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0x90020800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0xA000F002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0xA0022000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0xC0024000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r2, 0xF000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x00030C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x00188003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x00400010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x0200D003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x10008006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x3000E003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x50000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0x90030800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0xA0033000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0xC0000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r3, 0xC0036000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x00041000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x00408004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x00800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x0800D004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x10008008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x28000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x30003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x4000E004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0x90041000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0xA0044000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0xC0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r4, 0xE000F004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x00051400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x00A08005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x04000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x1000800A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x1800D005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x2000F005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x3000F000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x40002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x5000E005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x80080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0x90051800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0xA0055000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r5, 0xC005A000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x00061800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x01808006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x1000800C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x2000F006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x30001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x40002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x4000D006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x6000E006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x80080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0x90062000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0xA0066000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r6, 0xC006C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x00071C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x03808007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x0C000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x1000800E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x30001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x40004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x4000F007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x7000E007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x80100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0x90072800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0xA000D007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0xA0077000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^CHECKREG r7, 0xC007E000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x10008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x40007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x7FFFF001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x80008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x8000D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x8000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0x90018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0xA0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r0, 0xC0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x00010400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x10008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x80008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x8000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x8000F001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0x90018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0xA0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r1, 0xC0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x00020800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x10008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x30007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x7FFF000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x8000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x80008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x8000D002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x8000F002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0x90028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0xA0028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r2, 0xC0028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x00030C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x0200D003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x10008006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x80000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x80008003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x8000E003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0x90038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0xA0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r3, 0xC0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x00041000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x10008008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x80008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x8000D004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x8000E004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x8000F004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0x90048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0xA0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r4, 0xC0048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x00051400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x1000800A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x30007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x80008005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x8000D005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x8000E005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x8000F005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0x90058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0xA0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r5, 0xC0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x00061800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x1000800C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x80008006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x8000D006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x8000E006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x8000F006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0x90068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0xA0068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r6, 0xC0068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x00071C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x1000800E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x40008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x80008007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x8000D007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x8000E007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x8000F007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0x90078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0xA0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^CHECKREG r7, 0xC0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x0001000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00090000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00170000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x00180001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x01010100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x0101A000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x0A016000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x40280801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r0, 0x80400070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00000500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00010400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x00180000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x001C0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x01020202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x0201C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x0B017000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x40000401;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x40300801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r1, 0xC0400070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x0000006F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00020800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x0004000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00110000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00190000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x00800070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x01030408;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x0302E000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x0C021000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x40380802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x80000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r2, 0x80000402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00030004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00030C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00040003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00120000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x00208000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x01040818;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x04032000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x0D031000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x18000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x40080810;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0x40C00070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r3, 0xC0000403;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00000404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00040006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00041000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00131800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x00218000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x003C0004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x01051040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x05042000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x0C000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x0E042000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x10000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x10000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x40080804;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x80000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r4, 0x90080070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00050008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00051400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x000C0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00140800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x00228000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x010620A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x06054000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x08000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x08000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x0F053000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x10000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x18080070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x40000405;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r5, 0x40100805;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x00002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x0006000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x00061800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x00100006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x00150200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x00238000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x01064000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x01074180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x04000D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x07066000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x08000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x20000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x40800806;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x80000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0x80000406;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r6, 0xA0100070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00000A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x0007000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00071C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00140007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00160100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x00248000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x01088380;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x02075000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x08078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x28180070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x30000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0x40200807;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^CHECKREG r7, 0xC0000407;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x00101402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x00A00001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x00B10162;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x03001800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x05000780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x05017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x05180800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x60017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x70017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x7FFF0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x7FFF0501;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r0, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x00102808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x00B102C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x01000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x01800001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x03003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x05007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x05017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x0A400800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x60017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x70017FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x7FFF0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x7FFF0501;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r1, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x00080002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x00105018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x00201800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x00B20598;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x02000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x03006000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x0380000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x05007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x05027FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x14000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x60027FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x70027FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x7FFF0502;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r2, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x00107FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x00180003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x00203200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x00B30B40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x05002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x05037FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x08000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x50800800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x60037FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x77037FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x7FFF0510;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r3, 0x7FFF0710;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x00107FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x00400004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x00B416A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x03003100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x05004002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x05047FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x18000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x60047FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x70047FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x7FFF0504;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r4, 0x7FFF0800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x00107FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x003C0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x00A00005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x00A00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x00B52D80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x03000300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x03006200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x0500003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x05057FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x40000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x60057FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x70057FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x7FFF0505;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r5, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x00107FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x00180006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x00B65B80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x01420800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x01800006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x03000600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x05007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x05067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x60067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x70067FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x7FFF0006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x7FFF0506;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r6, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x00100A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x00207FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x00400007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x00B700B1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x02880800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x03000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x03007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x03800007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x05007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x05077FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x60076001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x70077FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x7FFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x7FFF0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x7FFF0507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^CHECKREG r7, 0x7FFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x05000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0x8061FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xA001FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xB801FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xDE01FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFC008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFCF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFE6C9B01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFF41A0C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFFFE9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r0, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x8501FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0x8501FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xA001FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xB801FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xDE01FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFC008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFD780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFE6C9B01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFF41A0C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFFFE9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r1, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x0200FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x8062FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x8062FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0x8502FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xB802FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xDE02FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFC008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFDF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFE6C9B02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFF41A0C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFFFE9002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r2, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x0030FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x8063FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0x8503FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xA003FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xA003FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xDE03FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFC008003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFE6C9B03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFE780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFF41A0C3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFFFE9003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r3, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x8064FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0x8504FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xA004FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xB804FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xDE04FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFC008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFE6C9B04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFEF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFF41A0C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFFFE9000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x8065FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0x8505FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xA005FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xB805FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xDE05FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFE6C9B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFF41A0C5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFF780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFFFE9005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x8066FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0x8506FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xA006FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xB806FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFC008006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFF41A0C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFFE9006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFFFFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x8067FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0x8507FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xA007FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xB807FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xD007FFF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFC008007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFE409007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFE80FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFFFE9007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^CHECKREG r7, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x05000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0x8061FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xA001FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xB801FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xDE01FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFC008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFCF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFE6C9B01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFF41A0C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFFFE9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r0, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x8501FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0x8501FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xA001FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xB801FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xDE01FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFC008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFD780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFE6C9B01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFF41A0C1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFFFE9001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r1, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x0200FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x8062FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x8062FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0x8502FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xB802FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xDE02FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFC008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFDF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFE6C9B02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFF41A0C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFFFE9002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r2, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x0030FFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x8063FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0x8503FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xA003FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xA003FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xDE03FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFC008003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFE6C9B03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFE780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFF41A0C3;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFFFE9003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r3, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x8064FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0x8504FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xA004FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xB804FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xDE04FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFC008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFE6C9B04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFEF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFF41A0C4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFFFE9000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r4, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x8065FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0x8505FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xA005FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xB805FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xDE05FFF7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFE6C9B05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFF41A0C5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFF780C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFFFE9005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x8066FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0x8506FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xA006FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xB806FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFC008006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFF41A0C6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFF80C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFFE9006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFFFFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r6, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x0000F080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x0000FFE0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x0030FFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x0200FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x8067FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0x8507FFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xA007FFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xB807FFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xD007FFF4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFC008007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFE409007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFE80FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFFFE0D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFFFE9007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFFFF0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^CHECKREG r7, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00000091;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00000A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x0020FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00381C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00401001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x00FC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x0300FFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x10010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x4000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r0, 0x50000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00000091;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00000B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00010100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00582C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00802002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x013C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x03000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x40000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x5001000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r1, 0x50010014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00000092;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00200180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00201001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00582C02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x20020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x28020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r2, 0x50020014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00000093;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00200200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00783C03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00820000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00C03003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x03001401;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x30030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x30030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r3, 0x50030014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00000D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x0009FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00200280;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x00984C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x01004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x03000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x40040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x48040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r4, 0x50040014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00000095;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00200300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00220E00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00B85C05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00BC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x01405005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x03000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x5005000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x50050014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0x58050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00000096;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00200004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x002200F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x007CFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x00D86C06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x03000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x50060014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x6006000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0x68060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r6, 0xFFFFFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x00000097;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x000DD000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x00200080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x0062FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x007C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x01C07007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x03000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x50070014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x7007000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0x78070003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^CHECKREG r7, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00000091;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00000A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x0020FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00381C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00401001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x00FC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x0300FFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x10010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x4000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r0, 0x50000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00000091;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00000B00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00010100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00582C01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00802002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x013C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x03000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x18010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x40000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x5001000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r1, 0x50010014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00000092;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00200180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00201001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00582C02;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x20020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x28020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r2, 0x50020014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00000093;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00200200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00783C03;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00820000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00C03003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x03001401;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x30030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x30030006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r3, 0x50030014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00000D00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x0009FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00200280;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x00984C04;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x01004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x03000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x40040008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x48040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r4, 0x50040014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00000095;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00200300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00220E00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00B85C05;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00BC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x01405005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x03000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x5005000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x50050014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0x58050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r5, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00000096;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00200004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x002200F0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x007CFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00D0D000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x00D86C06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x03000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x50060014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x6006000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0x68060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r6, 0xFFFFFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x00000097;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x000DD000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x00200080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x0062FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x007C0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x01C07007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x03000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x50070014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x7007000E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0x78070003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^CHECKREG r7, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r0, 0x00120056;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r0, 0x01230ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r1, 0x91A0B3C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r2, 0x68A0F120;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r3, 0x0008FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r3, 0x56009A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r4, 0x0567F9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r4, 0xCE005600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r5, 0x0033FFD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r6, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r6, 0xC480E680;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r7, 0x00910000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^CHECKREG r7, 0x4000C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r0, 0x00120056;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r0, 0x01230ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r1, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r2, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r3, 0x0008FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r3, 0x7FFF7FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r4, 0x0567F9AB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r4, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r5, 0x0033FFD5;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r5, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r6, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r6, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r7, 0x00910000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^CHECKREG r7, 0x7FFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r4, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r4, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r4, 0x801e8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r4, 0xc078c078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r5, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r5, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r5, 0x60000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r5, 0x803c803c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r5, 0xe03ce03c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x00080008; \/* r7 = 0x00100010 *\/$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x02000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0x80fe00f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0xc000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0xc078c078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r6, 0xf01e101e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x00200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x01000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0x81fc01e0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0xe03ce03c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^CHECKREG r7, 0xf80f080f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r0, 0x00478ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r0, 0xA1230001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r1, 0x0034D678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r1, 0xD9A2B3C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r2, 0x00010B4F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r2, 0xE2B3C480;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r3, 0x00000096;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r3, 0xD6789A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r4, 0xC4D58000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r5, 0x00000036;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r5, 0xBC000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r6, 0x50918000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r7, 0x03668ACF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^CHECKREG r7, 0xCDE00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x0000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x0700D001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0x90010700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0xA0010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r0, 0xC0014000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x0000C001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x00010002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x00012002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x10000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x40020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x8000E001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0x80080001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0xA0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r1, 0xC0018000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x0000C002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x00020008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x0010D002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x20000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x40000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x8000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x80040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0x90020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0xA0028000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r2, 0xC002C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x0000C003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x00030018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x0040D003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x20001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x30001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x50000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x8000E003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0x90038010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0xA0038000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0xC0000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r3, 0xC0034000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x0000C004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00040040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x00C0D004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x30002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x8000E004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0x90040030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0xA0040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r4, 0xC0044000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x0000C005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x00050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x000500A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x0200D005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x22000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x30008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x40000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x8000E005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0x90050080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0xA0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r5, 0xC0058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x0000C006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x0000E006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x00060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x00060180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x00400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x03000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x0500D006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0x90060140;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0xA0060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r6, 0xC006C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x0000C007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x00070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x00070380;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x00800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x07000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x0C00D007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x30000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x8000E007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0x90070300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0xA0078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^CHECKREG r7, 0xC0070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x00101402;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x00A00001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x00B10162;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x01000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x03001800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x05000780;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x05010800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x05180800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x40000501;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x6001C002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x70010100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r0, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x00102808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x00B102C8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x01000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x01800001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x02000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x03003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x05000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x05011800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x0A400800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x18000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x60018008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0x70010200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r1, 0xA0000501;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x00080002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x00105018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x00201800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x00B20598;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x02000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x03006000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x0380000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x05001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x05024000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x08000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x14000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x60020018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x70020800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r2, 0x80000502;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x00010003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x0010A040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x00180003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x00203200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x00B30B40;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x0300C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x05002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x0503A000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x08000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x18000710;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x50800800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x60030040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x77031800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0x80000510;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r3, 0xA0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x00020004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x001040A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x00400004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x00B416A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x01000504;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x03003100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x03008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x05004002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x05048000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x18000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x40000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x44000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x600400A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r4, 0x70044000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00108180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x003C0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00A00005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00A00800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x00B52D80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x02000505;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x03000300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x03006200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x0500003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x05058000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x40000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x60050180;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0x7005A000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r5, 0xA0000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x00100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x00180006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x00B65B80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x01420800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x01800006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x03000600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x0300C800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x05000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x05060100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x08000506;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x60060380;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x70068000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0x80000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r6, 0xA0000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x00100A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x00400007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x00B700B1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x02000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x02880800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x03000C00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x03008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x03800007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x05000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x05070200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x60076001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x70078000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x80000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x80000507;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^CHECKREG r7, 0x80000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x0001A001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00029001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x000D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x04008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x30000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0x80010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0xA0012801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r0, 0xB0010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x0000003F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x0001A001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x00039001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x04008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x30000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x80010020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0x80014000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0xA0012801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r1, 0xB0010005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x0000007F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x0001A002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00029002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x04008002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x80020010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x80022800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0x80024001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r2, 0xB0020005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x0001A003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00029003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x00030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x03400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x04008003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x30000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x30000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x80030008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0x80034001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0xA0030005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r3, 0xA0032800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x00000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x0001A004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x00029004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x01C00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x03400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x04008004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x30000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x80040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0x80044002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0xA0042000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r4, 0xB0040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x00000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x0001A005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x00029005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x01C00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x03400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x0400FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x30001FFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x80050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0x80054002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0xA0052800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r5, 0xB0050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x0001A006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x0002FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x000DFFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x01C00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x07FF8006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x30002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x80060001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0x80064003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0xA0062801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r6, 0xB0060005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x0001FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x00029007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x000D0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x01C0FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x04008007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x30004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x80070001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0x80074003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0xA0072801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^CHECKREG r7, 0xB0070005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x0000FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x00201001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x00800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x01002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x10010040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x10010800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0x28000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0xb0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r0, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00402001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x00800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x01002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x10010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x10010040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x28000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0x90007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0xb0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r1, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x00001002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x00002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x00402002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x01002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x20020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x20020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x20020080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x20021001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x28010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0xA0000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0xA0001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r2, 0xC0000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x000000C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x00001003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x00030003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x00603003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x01002003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x01800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x28010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x30030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x30030001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x300300C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x30031801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0xA0001801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0xB0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r3, 0xB0000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x00004004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x00040004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x0040FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x00804004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x01002004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x02000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x40040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x40040002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x40040100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x40042002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0xA0002002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0xC0000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r4, 0xb0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x00001005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x00005005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x00050005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x00A05005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x0140FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x07FFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x28020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x50050000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x50050002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x50050140;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x50052802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0xA0002802;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0xC0000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r5, 0xb0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x00001006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x0001FFF1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x00060006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x00C06006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x03000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x0300000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x28030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x60060000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x60060003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x60063003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0xA0003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0xC0000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r6, 0xb0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x00001007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x00007007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x0000FFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x00070007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x01FFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x03800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x28030000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x70070000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x70070003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x700701C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x70073803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0x90000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0xA0003803;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0xB0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^CHECKREG r7, 0xC0000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r0, 0x00120056;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r0, 0x01230ABC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r1, 0x91A0B3C0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r2, 0x68A0F120;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r3, 0x00110022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r3, 0x56009A00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r4, 0x159E26AF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r4, 0xCE005600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r5, 0x00330055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r6, 0xC480E680;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^CHECKREG r7, 0x4000C000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r4, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r4, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r4, 0x40784078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r4, 0x801e001e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r5, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r5, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r5, 0x203c203c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r5, 0x60000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r5, 0x803c803c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x00020002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x00080008; \/* r7 = 0x00100010 *\/$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x02000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x08000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x101e101e;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x40784078;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0x80fe00f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r6, 0xc000000c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x00080008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x00200020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x01000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x04000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x080f080f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x203c203c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^CHECKREG r7, 0x81fc01e0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r0, 0x00000123;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r0, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r0, 0xFFFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r1, 0x00001234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r1, 0x00007ffe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r1, 0xFFFFFBA9;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r2, 0x00002345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r2, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r2, 0xFFFFF752;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r3, 0x00003456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r3, 0x00007ffe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r3, 0xFFFFF2FB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r4, 0x00004567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r4, 0xFFFF8000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r4, 0xFFFFEEA4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r5, 0x00005678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r5, 0xFFFF8001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r5, 0xFFFFEA4D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r6, 0x00006789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r6, 0xFFFFE5F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r7, 0x0000789A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^CHECKREG r7, 0xFFFFE19F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r0, 0x0001FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r0, 0x0020FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r0, 0x0100FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r0, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r1, 0x0003FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r1, 0x0040FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r1, 0x0200FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r1, 0x7ffe0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r2, 0x0005FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r2, 0x0060FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r2, 0x0300FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r2, 0x7fff0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r3, 0x0007FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r3, 0x0080FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r3, 0x0400FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r3, 0x7ffe0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r4, 0x0009FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r4, 0x00a0FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r4, 0x0500FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r4, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r5, 0x000bFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r5, 0x00b0FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r5, 0x0600FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r5, 0x80010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r6, 0x000dFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r6, 0x00c0FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r6, 0x0700FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r7, 0x000fFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r7, 0x00d0FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^CHECKREG r7, 0x0800FFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r0, 0x00007fff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r0, 0xFFFF0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r0, 0xFFFF0020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r0, 0xFFFF0100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r1, 0x00007ffe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r1, 0xFFFF0003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r1, 0xFFFF0040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r1, 0xFFFF0200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r2, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r2, 0xFFFF0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r2, 0xFFFF0060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r2, 0xFFFF0300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r3, 0x00008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r3, 0xFFFF0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r3, 0xFFFF0080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r3, 0xFFFF0400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r4, 0x00007FFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r4, 0xFFFF0009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r4, 0xFFFF00a0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r4, 0xFFFF0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r5, 0x00007FFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r5, 0xFFFF000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r5, 0xFFFF00b0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r5, 0xFFFF0600;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r6, 0x00007FFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r6, 0xFFFF000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r6, 0xFFFF00c0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r6, 0xFFFF0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r7, 0x00007FFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r7, 0xFFFF000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r7, 0xFFFF00d0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^CHECKREG r7, 0xFFFF0800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r0, 0x0000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r1, 0x0002ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r1, 0x0020ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r1, 0x0200ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r1, 0x2000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r2, 0x0004ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r2, 0x0040ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r2, 0x0400ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r2, 0x4000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r3, 0x0006ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r3, 0x0060ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r3, 0x0600ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r3, 0x6000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r4, 0x0008ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r4, 0x0080ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r4, 0x0800ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r4, 0x8000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r5, 0x000affff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r5, 0x00a0ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r5, 0x0a00ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r5, 0xa000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r6, 0x000cffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r6, 0x00c0ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r6, 0x0c00ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r6, 0xc000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r7, 0x000effff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r7, 0x00e0ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r7, 0x0e00ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^CHECKREG r7, 0xe000ffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r0, 0xffff0001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r0, 0xffff0010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r0, 0xffff0100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r0, 0xffff1000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r1, 0xffff0003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r1, 0xffff0030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r1, 0xffff0300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r1, 0xffff3000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r2, 0xffff0005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r2, 0xffff0050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r2, 0xffff0500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r2, 0xffff5000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r3, 0xffff0007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r3, 0xffff0070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r3, 0xffff0700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r3, 0xffff7000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r4, 0xffff0009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r4, 0xffff0090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r4, 0xffff0900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r4, 0xffff9000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r5, 0xffff000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r5, 0xffff00b0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r5, 0xffff0b00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r5, 0xffffb000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r6, 0xffff000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r6, 0xffff00d0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r6, 0xffff0d00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r6, 0xffffd000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r7, 0xffff000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r7, 0xffff00f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r7, 0xffff0f00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^CHECKREG r7, 0xfffff000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r0, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r0, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r0, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r1, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r1, 0x00000030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r1, 0x00000300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r1, 0x00003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r2, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r2, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r2, 0x00000500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r2, 0x00005000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r3, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r3, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r3, 0x00000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r3, 0x00007000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r4, 0x00000009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r4, 0x00000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r4, 0x00000900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r4, 0x00009000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r5, 0x0000000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r5, 0x000000b0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r5, 0x00000b00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r5, 0x0000b000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r6, 0x0000000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r6, 0x000000d0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r6, 0x00000d00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r6, 0x0000d000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r7, 0x0000000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r7, 0x000000f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r7, 0x00000f00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^CHECKREG r7, 0x0000f000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x00000110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x00000111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x00002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x00003001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x00008888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r0, 0x0000f880;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x00001110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x00002003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x00003003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x00009aaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r1, 0x0000faa0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x00002005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x00002220;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x00002222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x00003005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x0000abbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r2, 0x0000fbb0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x00002007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x00003007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x00003330;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x00003333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x0000bccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r3, 0x0000fcc0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x00002009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x00003009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x00004440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x00004444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x0000cddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r4, 0x0000fdd0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x0000200b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x0000300B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x00005550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x00005555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x0000deee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r5, 0x0000fee0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x0000200d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x0000300d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x00006660;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x00006666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x0000efff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r6, 0x0000fff0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x0000200f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x0000300f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x00007770;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x00007777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x0000f110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^CHECKREG r7, 0x0000f111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r0, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r0, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r0, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r1, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r1, 0x00200030;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r1, 0x02000300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r1, 0x20003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r2, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r2, 0x00400050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r2, 0x04000500;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r2, 0x40005000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r3, 0x00600070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r3, 0x06000700;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r3, 0x60007000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r4, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r4, 0x00800090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r4, 0x08000900;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r4, 0x80009000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r5, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r5, 0x00a000b0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r5, 0x0a000b00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r5, 0xa000b000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r6, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r6, 0x00c000d0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r6, 0x0c000d00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r6, 0xc000d000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r7, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r7, 0x00e000f0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r7, 0x0e000f00;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^CHECKREG r7, 0xe000f000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x10000110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x10000111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x20002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x30003001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x80008888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r0, 0x8000f880;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0x10001110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0x10001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0x20022003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0x30023003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0x90009aaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r1, 0xa000faa0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0x20002220;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0x20002222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0x20042005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0x30043005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0xa000abbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r2, 0xb000fbb0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0x20062007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0x30003330;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0x30003333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0x30063007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0xb000bccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r3, 0xc000fcc0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0x20082009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0x30083009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0x40004440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0x40004444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0xc000cddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r4, 0xd000fdd0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0x200a200b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0x300A300B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0x50005550;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0x50005555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0xd000deee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r5, 0xe000fee0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0x200c200d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0x300c300d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0x60006660;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0x60006666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0xe000efff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r6, 0xf000fff0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0x1000f110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0x200e200f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0x300e300f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0x70007770;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0x70007777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^CHECKREG r7, 0xf000f111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r0, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r0, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r0, 0xc0000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r1, 0x00888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r1, 0x02222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r1, 0x40888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r1, 0xc0888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r2, 0x08888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r2, 0x28888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r2, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r2, 0xe8888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r3, 0x00333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r3, 0x00b33333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r3, 0x33333300;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r3, 0xffb33333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r4, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r4, 0x62222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r4, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r4, 0xe2222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r5, 0x0000000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r5, 0x0000001a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r5, 0xa8000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r5, 0xfffffffa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r6, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r6, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r6, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^CHECKREG r7, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0x00000044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0x00004333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0x00422222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0x41111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0x81111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0xFF822222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0xFFFF8333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r0, 0xFFFFFF84;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0x00002199;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0x00211111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0x20888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0xC0888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0xFFC11111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0xFFFFC199;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r1, 0xFFFFFFC2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0x000010CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0x00108888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0x10444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0xE0444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0xFFE08888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0xFFFFE0CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r2, 0xFFFFFFE1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0x00000866;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0x00084444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0x08222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0xF0222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0xFFF04444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0xFFFFF066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r3, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0x00000433;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0x00042222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0x04111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0xF8111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0xFFF82222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0xFFFFF833;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r4, 0xFFFFFFF8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0x00000219;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0x00021111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0x02088888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0xFC088888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0xFFFC1111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0xFFFFFC19;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r5, 0xFFFFFFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0x0000010C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0x00010888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0x01044444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0xFE044444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0xFFFE0888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0xFFFFFE0C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r6, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0x00000086;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0x00008444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0x00822222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0xFF022222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0xFFFF0444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0xFFFFFF06;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^CHECKREG r7, 0xFFFFFFFF;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r0, 0xfefefefe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r0, 0xfffefefe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r0, 0xfffffefe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r0, 0xfffffffe;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r1, 0xfdfdfdfd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r1, 0xfffdfdfd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r1, 0xfffffdfd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r1, 0xfffffffd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r2, 0xfbfbfbfb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r2, 0xfffbfbfb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r2, 0xfffffbfb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r2, 0xfffffffb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r3, 0xf7f7f7f7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r3, 0xfff7f7f7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r3, 0xfffff7f7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r3, 0xfffffff7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r4, 0xefefefef;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r4, 0xffefefef;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r4, 0xffffefef;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r4, 0xffffffef;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r5, 0xdfdfdfdf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r5, 0xffdfdfdf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r5, 0xffffdfdf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r5, 0xffffffdf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r6, 0xbfbfbfbf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r6, 0xffbfbfbf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r6, 0xffffbfbf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r6, 0xffffffbf;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r7, 0x7f7f7f7f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r7, 0xff7f7f7f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r7, 0xffff7f7f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^CHECKREG r7, 0xffffff7f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r0, 0x00000101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r0, 0x00010101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r0, 0x01010101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r1, 0x00000202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r1, 0x00020202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r1, 0x02020202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r2, 0x00000404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r2, 0x00040404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r2, 0x04040404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r3, 0x00000808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r3, 0x00080808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r3, 0x08080808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r4, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r4, 0x00001010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r4, 0x00101010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r4, 0x10101010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r5, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r5, 0x00002020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r5, 0x00202020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r5, 0x20202020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r6, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r6, 0x00004040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r6, 0x00404040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r6, 0x40404040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r7, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r7, 0x00008080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r7, 0x00808080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^CHECKREG r7, 0x80808080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x00000101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x00010101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x01010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x01010100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r0, 0x01010101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x00000202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x00020202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x02000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x02020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x02020200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r1, 0x02020202;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x00000404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x00040404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x04000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x04040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x04040400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r2, 0x04040404;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x00000808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x00080808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x08080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x08080800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r3, 0x08080808;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x00001010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x00101010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x10100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x10101000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r4, 0x10101010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x00002020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x00202020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x20200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x20202000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r5, 0x20202020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x00004040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x00404040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x40400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x40404000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r6, 0x40404040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x00008080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x00808080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x80800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x80808000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^CHECKREG r7, 0x80808080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r0, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r0, 0x00010000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r0, 0x01000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x00000200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x00020000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r1, 0x02000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x00000400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x00040000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r2, 0x04000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x00000800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x00080000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r3, 0x08000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x00001000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x00100000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r4, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x00002000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x00200000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r5, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x00004000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x00400000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r6, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x00800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^CHECKREG r7, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r0, 0x22222200;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r0, 0x33330000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r0, 0x41111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r0, 0x44000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r0, 0x81111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r1, 0x02222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r1, 0x44444400;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r1, 0x66660000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r1, 0x82222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r1, 0x88000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r2, 0x04444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r2, 0x10000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r2, 0x88888800;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r2, 0xCCCC0000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r3, 0x08888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r3, 0x11111000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r3, 0x20000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r3, 0x99980000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r4, 0x11111110;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r4, 0x22222000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r4, 0x33300000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r4, 0x40000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r5, 0x22222220;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r5, 0x44444000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r5, 0x66600000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r5, 0x80000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r6, 0x44444440;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r6, 0x88888000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r6, 0xCCC00000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r7, 0x11110000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r7, 0x88888880;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^CHECKREG r7, 0x99800000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00000044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00000084;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00004333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00008333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00422222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x00822222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x41111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r0, 0x81111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00000022;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00000042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00002199;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00004199;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00211111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x00411111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x20888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r1, 0x40888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x000010CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x000020CC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x00108888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x00208888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x10444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r2, 0x20444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00000866;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00001066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00084444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x00104444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x08222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r3, 0x10222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00000433;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00000833;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00042222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x00082222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x04111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r4, 0x08111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00000219;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00000419;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00021111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x00041111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x02088888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r5, 0x04088888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x0000010C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x0000020C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x00010888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x00020888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x01044444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r6, 0x02044444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00000086;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00000106;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00008444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00010444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x00822222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^CHECKREG r7, 0x01022222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r0, 0x00000101;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r0, 0x00010001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r0, 0x01000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x00000003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x00000201;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x00020001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r1, 0x02000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x00000401;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x00040001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r2, 0x04000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x00000009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x00000801;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x00080001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r3, 0x08000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x00001001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x00100001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r4, 0x10000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x00002001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x00200001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r5, 0x20000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x00000041;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x00004001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x00400001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r6, 0x40000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x00000081;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x00008001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x00800001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^CHECKREG r7, 0x80000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r0, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r0, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r0, 0x00000017;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r1, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r1, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r1, 0xFFFFFFEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r1, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r2, 0x0000002C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r2, 0x00000032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r2, 0x00000056;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r3, 0x0000004C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r3, 0x0000004E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r3, 0x00000055;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r3, 0x0000005D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r3, 0x00000063;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r4, 0x00000047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r4, 0x0000006B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r4, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r4, 0x00000118;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r4, 0x00000210;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r5, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r5, 0x00000015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r5, 0x00000042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r5, 0xFFFFFE80;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r5, 0xFFFFFF78;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r6, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r6, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r6, 0x000000D0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r6, 0x000001EC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r7, 0x0000004D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r7, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r7, 0xFFFFFEE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^CHECKREG r7, 0xFFFFFFE4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r0, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r0, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r0, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r0, 0x00000013;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r1, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r1, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r1, 0xFFFFFFFA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r1, 0xFFFFFFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r2, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r2, 0x00000041;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r2, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r3, 0x00000031;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r3, 0x0000005D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r3, 0x0000009D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r3, 0x00000183;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r3, 0x00000189;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r4, 0x0000002A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r4, 0x0000005A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r4, 0x00000062;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r4, 0x00000066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r4, 0x00000084;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r5, 0x00000028;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r5, 0xFFFFFF54;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r5, 0xFFFFFF9A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r5, 0xFFFFFFB4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r5, 0xFFFFFFD2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r6, 0x00000017;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r6, 0x0000008C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r6, 0x000000F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r6, 0x00000114;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r7, 0x00000027;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r7, 0x00000033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r7, 0xFFFFFEEA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^CHECKREG r7, 0xFFFFFF86;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r0, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r0, 0x00000009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r0, 0x0000000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r0, 0x00000037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r1, 0x0000000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r1, 0x0000000C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r1, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r1, 0xFFFFFFAC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r2, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r2, 0x00000018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r2, 0x00000026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r2, 0x000000A8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r3, 0x0000002A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r3, 0x0000003D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r3, 0x0000003F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r3, 0x00000045;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r3, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r4, 0x00000048;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r4, 0x0000004C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r4, 0x00000058;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r4, 0x00000068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r4, 0x000000D7;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r5, 0x00000038;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r5, 0x0000003B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r5, 0x00000040;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r5, 0xFFFFFF43;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r5, 0xFFFFFFB2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r6, 0x00000021;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r6, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r6, 0x000000A6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r6, 0x000000AC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r7, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r7, 0x00000024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r7, 0xFFFFFF70;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^CHECKREG r7, 0xFFFFFFFB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r0, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r0, 0x00000012;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r0, 0x00000018;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r0, 0x0000001A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r1, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r1, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r1, 0xFFFFFFF6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r1, 0xFFFFFFFD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r2, 0x00000016;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r2, 0x00000024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r2, 0x00000047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r3, 0x0000002D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r3, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r3, 0x0000004C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r3, 0x0000005D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r3, 0x00000063;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r4, 0x0000004A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r4, 0x0000005D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r4, 0x0000006E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r4, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r4, 0x0000009E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r5, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r5, 0x00000015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r5, 0x00000033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r5, 0x00000042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r5, 0xFFFFFF88;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r6, 0x0000002C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r6, 0x0000006A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r6, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r6, 0x0000009C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r7, 0x00000002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r7, 0x0000003E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r7, 0x0000004D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^CHECKREG r7, 0x0000006A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r0, 0x00000005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r0, 0x0000000D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r0, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r0, 0x0000012B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r1, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r1, 0x00000010;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r1, 0xFFFFFF76;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r1, 0xFFFFFFFC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r2, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r2, 0x0000003E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r2, 0x00000130;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r2, 0x000001BA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r3, 0x00000044;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r3, 0x0000004B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r3, 0x00000051;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r3, 0x000000AD;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r3, 0x000000DC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r4, 0x00000047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r4, 0x0000006B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r4, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r4, 0x00000281;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r4, 0x00000309;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r5, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r5, 0x0000001B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r5, 0x00000039;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r5, 0x00000048;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r5, 0xFFFFFE27;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r6, 0x0000006C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r6, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r6, 0x00000088;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r6, 0x00000A38;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r7, 0x0000003E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r7, 0x0000005B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r7, 0x00000066;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^CHECKREG r7, 0xFFFFF4A0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r0, 0x00000014;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r0, 0x00000023;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r1, 0xFFFFFFD4;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r1, 0xFFFFFFF2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r2, 0x0000004D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r2, 0x0000007A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r3, 0x00000036;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r3, 0x0000003D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r3, 0x00000043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r4, 0x0000004A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r4, 0x00000090;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r4, 0x000000FE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r5, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r5, 0xFFFFFF5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r5, 0xFFFFFFEC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r6, 0x000000F6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r6, 0x00000100;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r7, 0xFFFFFFA8;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^CHECKREG r7, 0xFFFFFFC1;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r0, 0x0000000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r0, 0x0000000F;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r1, 0x00000007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r1, 0x0000000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r2, 0x00000026;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r2, 0x00000029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r3, 0x00000033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r3, 0x00000034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r4, 0x00000047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r4, 0x0000004A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r4, 0x00000056;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r5, 0x0000003A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r5, 0x00000046;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r5, 0x00000049;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r6, 0x00000068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r6, 0x0000006B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r7, 0x00000065;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^CHECKREG r7, 0x00000068;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r0, 0x00000008;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r0, 0x0000000B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r1, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r1, 0x0000000A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r2, 0x00000029;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r2, 0x00000032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r3, 0x00000036;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r3, 0x0000003D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r3, 0x00000043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r4, 0x00000047;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r4, 0x00000050;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r4, 0x0000006B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r5, 0x00000015;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r5, 0x0000003C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r5, 0x00000042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r6, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r6, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r7, 0x00000048;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^CHECKREG r7, 0x0000004D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r0, 0x00000011;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r0, 0x00000017;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r1, 0x00000004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r1, 0xFFFFFFFE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r2, 0x0000002C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r2, 0x00000032;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r3, 0x00000033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r3, 0x00000034;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r4, 0x0000004E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r4, 0x00000054;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r4, 0x0000006c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r5, 0x00000024;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r5, 0x0000003c;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r5, 0x00000042;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r6, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r6, 0x00000076;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r7, 0x0000005A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^CHECKREG r7, 0x00000060;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r0, 0x0000000a;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r0, 0x00000025;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r0, 0x0000002A;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r1, 0x00000006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r1, 0xFFFFFFD0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r1, 0xFFFFFFEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r2, 0x0000002f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r2, 0x00000045;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r2, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r3, 0x00000033;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r3, 0x00000036;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r3, 0x0000003D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r3, 0x00000043;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r4, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r4, 0x00000072;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r4, 0x00000074;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r4, 0x00000080;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r5, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r5, 0x0000001E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r5, 0xFFFFFFEB;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r5, 0xFFFFFFF0;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r6, 0x00000037;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r6, 0x00000070;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r6, 0x0000007E;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r7, 0x00000020;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r7, 0x0000004D;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^CHECKREG r7, 0x0000005C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r0, 0x000001ff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r0, 0x99996789;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r1, 0x00000fff;	\/* XXX: original had 0xfe0 ??  *\/$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r1, 0xaaaa1234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r2, 0x00008000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r2, 0xBBBBABC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r2, 0xE1DE5D1C;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r3, 0x00003000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r3, 0x9CC20332;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r3, 0xCCCCABC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r4, 0x55552345;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r4, 0xDDDDABC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r5, 0x66663456;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r5, 0xEEEEABC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r6, 0x77774567;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r6, 0xFFFFABC6;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^CHECKREG r7, 0x88885678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r2, 0x00002222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r3, 0x00003333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r4, 0x00004444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r5, 0x00005555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r0, 0x00001122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r1, 0x00003344;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r2, 0x00005566;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r3, 0x00007788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r4, 0x000099AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r5, 0x0000BBCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r6, 0x0000DDEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^CHECKREG r7, 0x00001234;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r0, 0x00001122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r0, 0x0000A1A2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r1, 0x00003344;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r1, 0x00003A3B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r1, 0x0000B1B2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r2, 0x00004A4B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r2, 0x00005566;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r2, 0x0000C1C2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r3, 0x00005A5B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r3, 0x00007788;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r3, 0x0000D1D2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r4, 0x00006A6B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r4, 0x000099AA;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r4, 0x0000E1E2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r5, 0x00007A7B;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r5, 0x0000BBCC;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r5, 0x0000F1F2;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r6, 0x00001112;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r6, 0x0000DDEE;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r7, 0x00002122;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^CHECKREG r7, 0x0000FF01;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r0, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r1, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r2, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r3, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r4, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r5, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r6, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^CHECKREG r7, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r0, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r1, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r2, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r3, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r4, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r5, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r6, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x00000001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^CHECKREG r7, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r0, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r1, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r2, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r3, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r4, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r5, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r6, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x11111111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x12345678;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x22222222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x33333333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x44444444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x55555555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x66666666;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x77777777;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x88888888;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0x99999999;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xaaaaaaaa;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xbbbbbbbb;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xcccccccc;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xdddddddd;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xeeeeeeee;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^CHECKREG r7, 0xffffffff;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r0, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r0, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r0, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r1, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r2, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r3, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r4, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r5, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r6, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x10082001;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x10092002;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x100a2003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x100b2004;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x100c2005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x100d2006;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^CHECKREG r7, 0x100e2007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r0, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r1, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r2, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r3, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r4, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r5, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r6, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x00020003;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x00040005;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x00060007;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x00080009;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x000a000b;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x000c000d;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^CHECKREG r7, 0x000e000f;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r0, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r1, 0x00001111;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r2, 0x00002222;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r3, 0x00003333;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r4, 0x00004444;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r5, 0x00005555;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r6, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/c_ujump.s	/^CHECKREG r7, 0x00000000;$/;"	l
CHECKREG	sim/testsuite/sim/bfin/m1.S	/^CHECKREG R3, (_AV1S|_AV1|_AV0S|_AV0|_AC0|_AC0_COPY|_CC|_AZ);$/;"	l
CHECKREG	sim/testsuite/sim/bfin/test.h	61;"	d
CHECKREG_SYM	sim/testsuite/sim/bfin/test.h	67;"	d
CHECKREG_SYM_JUMPLESS	sim/testsuite/sim/bfin/test.h	62;"	d
CHECK_1	gdb/linux-thread-db.c	587;"	d	file:
CHECK_1	gdb/linux-thread-db.c	702;"	d	file:
CHECK_1	gdb/unittests/lookup_name_info-selftests.c	55;"	d	file:
CHECK_ALIGNMENT	sim/rl78/mem.c	300;"	d	file:
CHECK_ALLOC	bfd/xtensa-isa.c	45;"	d	file:
CHECK_ALLOC_FOR_INIT	bfd/xtensa-isa.c	55;"	d	file:
CHECK_ARGS	gdb/darwin-nat-info.c	50;"	d	file:
CHECK_ASTAT	sim/testsuite/sim/bfin/cc-alu.S	/^#define CHECK_ASTAT(op, exp) ASTAT = R2; CC = A0 op A1; check_astat exp$/;"	d
CHECK_CALL	gdb/linux-thread-db.c	610;"	d	file:
CHECK_CALL	gdb/linux-thread-db.c	705;"	d	file:
CHECK_ERR	zlib/contrib/pascal/example.pas	/^procedure CHECK_ERR(err: Integer; msg: String);$/;"	p
CHECK_ERR	zlib/example.c	22;"	d	file:
CHECK_ERR	zlib/test/example.c	22;"	d	file:
CHECK_EXCEPTIONS	sim/rx/fpu.c	456;"	d	file:
CHECK_FAULT	gdb/stubs/i386-stub.c	215;"	d	file:
CHECK_FILE_OFFSET	bfd/aix5ppc-core.c	48;"	d	file:
CHECK_FLAG	sim/moxie/interp.c	209;"	d	file:
CHECK_FORMAT	bfd/xtensa-isa.c	499;"	d	file:
CHECK_FUNCUNIT	bfd/xtensa-isa.c	1734;"	d	file:
CHECK_HIGH2_CLEAR	sim/testsuite/sim/or1k/ext.S	/^#define CHECK_HIGH2_CLEAR(insn, val) CHECK_EXT insn, val, 0x0000ffff, 0$/;"	d
CHECK_HIGH2_SET	sim/testsuite/sim/or1k/ext.S	/^#define CHECK_HIGH2_SET(val) CHECK_EXT l.exths, val, 0x0000ffff, 0xffff0000$/;"	d
CHECK_HIGH3_CLEAR	sim/testsuite/sim/or1k/ext.S	/^#define CHECK_HIGH3_CLEAR(insn, val) CHECK_EXT insn, val, 0x000000ff, 0$/;"	d
CHECK_HIGH3_SET	sim/testsuite/sim/or1k/ext.S	/^#define CHECK_HIGH3_SET(val) CHECK_EXT l.extbs, val, 0x000000ff, 0xffffff00$/;"	d
CHECK_INCOMPL	gdb/cp-support.c	2054;"	d	file:
CHECK_INCOMPL	gdb/cp-support.c	2112;"	d	file:
CHECK_INCOMPL	gdb/unittests/lookup_name_info-selftests.c	101;"	d	file:
CHECK_INCOMPL	gdb/unittests/lookup_name_info-selftests.c	74;"	d	file:
CHECK_INIT	sim/testsuite/sim/bfin/test.h	55;"	d
CHECK_INIT_DEF	sim/testsuite/sim/bfin/test.h	54;"	d
CHECK_INSN_FIELD	include/opcode/pru.h	149;"	d
CHECK_INSN_PTR	sim/sh/interp.c	694;"	d	file:
CHECK_INTERFACE	bfd/xtensa-isa.c	1640;"	d	file:
CHECK_INTERFACE_OPERAND	bfd/xtensa-isa.c	1307;"	d	file:
CHECK_INV_LBREAKS	readline/display.c	612;"	d	file:
CHECK_LINE	libiberty/testsuite/test-pexecute.c	173;"	d	file:
CHECK_LPOS	readline/display.c	622;"	d	file:
CHECK_MATCH	gdb/cp-support.c	1811;"	d	file:
CHECK_MATCH	gdb/dwarf2read.c	4781;"	d	file:
CHECK_MATCH	gdb/dwarf2read.c	4966;"	d	file:
CHECK_MATCH_C	gdb/cp-support.c	1825;"	d	file:
CHECK_MMX	zlib/contrib/inflate86/inffast.S	/^#define CHECK_MMX    1$/;"	d
CHECK_NOT_MATCH	gdb/cp-support.c	1817;"	d	file:
CHECK_NOT_MATCH_C	gdb/cp-support.c	1837;"	d	file:
CHECK_OPCODE	bfd/xtensa-isa.c	649;"	d	file:
CHECK_OPERAND	bfd/xtensa-isa.c	861;"	d	file:
CHECK_REGFILE	bfd/xtensa-isa.c	1341;"	d	file:
CHECK_SLOT	bfd/xtensa-isa.c	510;"	d	file:
CHECK_SPR_FIELD	sim/or1k/or1k.c	144;"	d	file:
CHECK_SPR_FIELD	sim/or1k/or1k.c	181;"	d	file:
CHECK_STATE	bfd/xtensa-isa.c	1458;"	d	file:
CHECK_STATE_OPERAND	bfd/xtensa-isa.c	1260;"	d	file:
CHECK_SYSREG	bfd/xtensa-isa.c	1544;"	d	file:
CHECK_TRAIT	gdb/unittests/array-view-selftests.c	29;"	d	file:
CHECK_TRAIT	gdb/unittests/array-view-selftests.c	41;"	d	file:
CHECK_TYPE	gdb/guile/scm-utils.c	182;"	d	file:
CHECK_TYPE	gdb/guile/scm-utils.c	289;"	d	file:
CHECK_VALID	gdb/unittests/offset-type-selftests.c	41;"	d	file:
CHECK_VALID_EXPR_1	gdb/common/valid-expr.h	87;"	d
CHECK_VALID_EXPR_2	gdb/common/valid-expr.h	92;"	d
CHECK_VALID_EXPR_3	gdb/common/valid-expr.h	97;"	d
CHECK_VALID_EXPR_4	gdb/common/valid-expr.h	102;"	d
CHECK_VALID_EXPR_INT	gdb/common/valid-expr.h	58;"	d
CHG_ALL	opcodes/m68hc11-opc.c	51;"	d	file:
CHG_ALL	opcodes/xgate-opc.c	52;"	d	file:
CHG_ALL	sim/m68hc11/gencode.c	51;"	d	file:
CHG_C	opcodes/m68hc11-opc.c	45;"	d	file:
CHG_C	opcodes/xgate-opc.c	46;"	d	file:
CHG_C	sim/m68hc11/gencode.c	45;"	d	file:
CHG_HNZVC	opcodes/m68hc11-opc.c	50;"	d	file:
CHG_HNZVC	opcodes/xgate-opc.c	51;"	d	file:
CHG_HNZVC	sim/m68hc11/gencode.c	50;"	d	file:
CHG_NONE	opcodes/m68hc11-opc.c	43;"	d	file:
CHG_NONE	opcodes/xgate-opc.c	44;"	d	file:
CHG_NONE	sim/m68hc11/gencode.c	43;"	d	file:
CHG_NZC	opcodes/m68hc11-opc.c	47;"	d	file:
CHG_NZC	opcodes/xgate-opc.c	48;"	d	file:
CHG_NZC	sim/m68hc11/gencode.c	47;"	d	file:
CHG_NZV	opcodes/m68hc11-opc.c	48;"	d	file:
CHG_NZV	opcodes/xgate-opc.c	49;"	d	file:
CHG_NZV	sim/m68hc11/gencode.c	48;"	d	file:
CHG_NZVC	opcodes/m68hc11-opc.c	49;"	d	file:
CHG_NZVC	opcodes/xgate-opc.c	50;"	d	file:
CHG_NZVC	sim/m68hc11/gencode.c	49;"	d	file:
CHG_Z	opcodes/m68hc11-opc.c	44;"	d	file:
CHG_Z	opcodes/xgate-opc.c	45;"	d	file:
CHG_Z	sim/m68hc11/gencode.c	44;"	d	file:
CHG_ZVC	opcodes/m68hc11-opc.c	46;"	d	file:
CHG_ZVC	opcodes/xgate-opc.c	47;"	d	file:
CHG_ZVC	sim/m68hc11/gencode.c	46;"	d	file:
CHILD	opcodes/tilegx-opc.c	6419;"	d	file:
CHILD	opcodes/tilegx-opc.c	7353;"	d	file:
CHILD	opcodes/tilepro-opc.c	7579;"	d	file:
CHILD	opcodes/tilepro-opc.c	8668;"	d	file:
CHIRP_LOAD_BASE	sim/ppc/emul_chirp.c	1469;"	d	file:
CHIRP_START_ADDRESS	sim/ppc/emul_chirp.c	1466;"	d	file:
CHK	gdb/gdbserver/thread-db.c	536;"	d	file:
CHK	gdb/gdbserver/thread-db.c	578;"	d	file:
CHK	gdb/linux-thread-db.c	810;"	d	file:
CHK	gdb/linux-thread-db.c	881;"	d	file:
CHK	gdb/testsuite/lib/cl_util.h	41;"	d
CHK_ERR	gdb/testsuite/lib/cl_util.h	54;"	d
CHK_GOTO_OUT	gdb/gnu-nat.c	2334;"	d	file:
CHL	gdb/m32c-tdep.c	779;"	d	file:
CHOP	zlib/adler32.c	27;"	d	file:
CHOP_BITS	gdb/nds32-tdep.c	49;"	d	file:
CHRTYPE	zlib/contrib/untgz/untgz.c	46;"	d	file:
CHUNK	bfd/ihex.c	130;"	d	file:
CHUNK	bfd/tekhex.c	233;"	d	file:
CHUNK	zlib/contrib/blast/blast.c	430;"	d	file:
CHUNK	zlib/examples/gzappend.c	89;"	d	file:
CHUNK	zlib/examples/gzjoin.c	75;"	d	file:
CHUNK	zlib/examples/zpipe.c	28;"	d	file:
CHUNK	zlib/examples/zran.c	64;"	d	file:
CHUNK_HEADER_SIZE	libiberty/objalloc.c	70;"	d	file:
CHUNK_MASK	bfd/tekhex.c	248;"	d	file:
CHUNK_SIZE	gdb/testsuite/gdb.base/find-unmapped.c	24;"	d	file:
CHUNK_SIZE	gdb/testsuite/gdb.base/find.c	34;"	d	file:
CHUNK_SIZE	gdb/testsuite/gdb.python/py-inferior.c	7;"	d	file:
CHUNK_SIZE	libiberty/objalloc.c	77;"	d	file:
CHUNK_SPAN	bfd/tekhex.c	249;"	d	file:
CIA	sim/common/cgen-defs.h	/^typedef IADDR CIA;$/;"	t
CIA	sim/ppc/idecode_fields.h	36;"	d
CIA_ADDR	sim/common/sim-base.h	68;"	d
CIA_ADDR	sim/sh64/sim-main.h	24;"	d
CIND	bfd/linker.c	/^  CIND,		\/* Make indirect symbol from existing common symbol.  *\/$/;"	e	enum:link_action	file:
CIO_CLOSE	sim/msp430/msp430-sim.c	752;"	d	file:
CIO_GETCLK	sim/msp430/msp430-sim.c	760;"	d	file:
CIO_GETENV	sim/msp430/msp430-sim.c	757;"	d	file:
CIO_GETTIME	sim/msp430/msp430-sim.c	759;"	d	file:
CIO_I	sim/msp430/msp430-sim.c	763;"	d	file:
CIO_L	sim/msp430/msp430-sim.c	764;"	d	file:
CIO_LSEEK	sim/msp430/msp430-sim.c	755;"	d	file:
CIO_OPEN	sim/msp430/msp430-sim.c	751;"	d	file:
CIO_READ	sim/msp430/msp430-sim.c	753;"	d	file:
CIO_RENAME	sim/msp430/msp430-sim.c	758;"	d	file:
CIO_SYNC	sim/msp430/msp430-sim.c	761;"	d	file:
CIO_UNLINK	sim/msp430/msp430-sim.c	756;"	d	file:
CIO_WRITE	sim/msp430/msp430-sim.c	754;"	d	file:
CIR	include/opcode/convex.h	58;"	d
CIX	opcodes/alpha-opc.c	404;"	d	file:
CL	opcodes/i386-dis.c	341;"	d	file:
CLAMP	sim/bfin/sim-main.h	55;"	d
CLAMP	sim/bfin/sim-main.h	57;"	d
CLASS0_UNUSED_MASK	include/opcode/visium.h	54;"	d
CLASS1_INDEX_MASK	include/opcode/visium.h	63;"	d
CLASS1_UNUSED_MASK	include/opcode/visium.h	57;"	d
CLASS3_DEST_MASK	include/opcode/visium.h	67;"	d
CLASS3_INT	include/opcode/visium.h	88;"	d
CLASS3_SOURCEB_IMMED	include/opcode/visium.h	93;"	d
CLASS_00II	opcodes/z8k-opc.h	63;"	d
CLASS_01II	opcodes/z8k-opc.h	62;"	d
CLASS_0CCC	opcodes/z8k-opc.h	58;"	d
CLASS_0DISP7	opcodes/z8k-opc.h	60;"	d
CLASS_1CCC	opcodes/z8k-opc.h	59;"	d
CLASS_1DISP7	opcodes/z8k-opc.h	61;"	d
CLASS_ADDRESS	opcodes/z8k-opc.h	57;"	d
CLASS_BA	opcodes/z8k-opc.h	49;"	d
CLASS_BIT	opcodes/z8k-opc.h	64;"	d
CLASS_BIT_1OR2	opcodes/z8k-opc.h	69;"	d
CLASS_BX	opcodes/z8k-opc.h	51;"	d
CLASS_CC	opcodes/z8k-opc.h	54;"	d
CLASS_CTRL	opcodes/z8k-opc.h	55;"	d
CLASS_DA	opcodes/z8k-opc.h	50;"	d
CLASS_DISP	opcodes/z8k-opc.h	52;"	d
CLASS_DISP8	opcodes/z8k-opc.h	68;"	d
CLASS_FLAGS	opcodes/z8k-opc.h	65;"	d
CLASS_IGNORE	opcodes/z8k-opc.h	56;"	d
CLASS_IMM	opcodes/z8k-opc.h	53;"	d
CLASS_INFINITY	sim/ppc/dp-bit.c	/^  CLASS_INFINITY$/;"	e	enum:__anon936	file:
CLASS_IR	opcodes/z8k-opc.h	66;"	d
CLASS_IRO	opcodes/z8k-opc.h	67;"	d
CLASS_MASK	opcodes/z8k-opc.h	77;"	d
CLASS_NUMBER	sim/ppc/dp-bit.c	/^  CLASS_NUMBER,$/;"	e	enum:__anon936	file:
CLASS_PR	opcodes/z8k-opc.h	76;"	d
CLASS_QNAN	sim/ppc/dp-bit.c	/^  CLASS_QNAN,$/;"	e	enum:__anon936	file:
CLASS_REG	opcodes/z8k-opc.h	70;"	d
CLASS_REGN0	opcodes/z8k-opc.h	75;"	d
CLASS_REG_BYTE	opcodes/z8k-opc.h	71;"	d
CLASS_REG_LONG	opcodes/z8k-opc.h	74;"	d
CLASS_REG_QUAD	opcodes/z8k-opc.h	73;"	d
CLASS_REG_WORD	opcodes/z8k-opc.h	72;"	d
CLASS_SNAN	sim/ppc/dp-bit.c	/^  CLASS_SNAN,$/;"	e	enum:__anon936	file:
CLASS_X	opcodes/z8k-opc.h	48;"	d
CLASS_ZERO	sim/ppc/dp-bit.c	/^  CLASS_ZERO,$/;"	e	enum:__anon936	file:
CLD	opcodes/mips-opc.c	224;"	d	file:
CLEANUPS_H	gdb/common/cleanups.h	20;"	d
CLEAR	libiberty/vsnprintf.c	90;"	d	file:
CLEARC	sim/arm/armemu.h	92;"	d
CLEARN	sim/arm/armemu.h	82;"	d
CLEARS	sim/arm/armemu.h	102;"	d
CLEART	sim/arm/armemu.h	73;"	d
CLEARV	sim/arm/armemu.h	97;"	d
CLEARZ	sim/arm/armemu.h	87;"	d
CLEAR_ESR_EAV	sim/frv/frv-sim.h	462;"	d
CLEAR_ESR_EDV	sim/frv/frv-sim.h	466;"	d
CLEAR_ESR_VALID	sim/frv/frv-sim.h	443;"	d
CLEAR_FPCC	sim/v850/sim-main.h	228;"	d
CLEAR_HASH	zlib/deflate.c	192;"	d	file:
CLEAR_HSR0_DCE	sim/frv/frv-sim.h	139;"	d
CLEAR_HSR0_ICE	sim/frv/frv-sim.h	135;"	d
CLEAR_MSR_OVF	sim/frv/frv-sim.h	607;"	d
CLEAR_MSR_SIE	sim/frv/frv-sim.h	614;"	d
CLEAR_NESR_FR	sim/frv/frv-sim.h	778;"	d
CLEAR_NE_FLAG	sim/frv/frv-sim.h	839;"	d
CLEAR_RSTR_H	sim/frv/frv-sim.h	48;"	d
CLEAR_RSTR_HR	sim/frv/frv-sim.h	50;"	d
CLEAR_RSTR_P	sim/frv/frv-sim.h	47;"	d
CLEAR_RSTR_S	sim/frv/frv-sim.h	49;"	d
CLEAR_RSTR_SR	sim/frv/frv-sim.h	51;"	d
CLI	sim/testsuite/sim/bfin/c_interr_disable.S	/^CLI R1;                                           \/\/ stop interrupt$/;"	l
CLI	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^CLI R1;                                           \/\/ stop interrupt$/;"	l
CLI	sim/testsuite/sim/bfin/c_interr_pending.S	/^CLI R1;                                           \/\/ stop interrupt$/;"	l
CLI	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^CLI R0;$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_loop.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_loop.S	/^CLI R1;    \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^CLI R1;    \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^CLI R1;    \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^CLI R1;    \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_timer.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/c_mmr_timer.S	/^CLI R1;    \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^CLI R1;                                           \/\/ stop interrupt$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui2.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui2.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui3.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_bug_ui3.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^CLI R1;$/;"	l
CLI	sim/testsuite/sim/bfin/se_cc_kill.S	/^CLI R1;$/;"	l
CLI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_illegalcombination.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_illegalcombination.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^CLI R0;           \/\/ hold off nonmaskables while writing EVTs$/;"	l
CLI	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^CLI R1;$/;"	l
CLI	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^CLI R0;$/;"	l
CLI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^CLI R1;           \/\/ inhibit events during MMR writes$/;"	l
CLI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^CLI R1;   \/\/ inhibit events during write to MMR$/;"	l
CLI_ALL_VALUES	gdb/extension.h	/^    CLI_ALL_VALUES$/;"	e	enum:ext_lang_frame_args
CLI_CMDS_H	gdb/cli/cli-cmds.h	18;"	d
CLI_COMMAND	gdb/mi/mi-parse.h	/^    MI_COMMAND, CLI_COMMAND$/;"	e	enum:mi_command_type
CLI_DECODE_H	gdb/cli/cli-decode.h	19;"	d
CLI_INTERP_H	gdb/cli/cli-interp.h	19;"	d
CLI_OUT_H	gdb/cli-out.h	21;"	d
CLI_SCALAR_VALUES	gdb/extension.h	/^    CLI_SCALAR_VALUES,$/;"	e	enum:ext_lang_frame_args
CLI_SCRIPT_H	gdb/cli/cli-script.h	18;"	d
CLI_SETSHOW_H	gdb/cli/cli-setshow.h	18;"	d
CLI_UTILS_H	gdb/cli/cli-utils.h	21;"	d
CLOCKS	sim/rl78/rl78.c	/^CLOCKS (int n)$/;"	f	file:
CLOCKS_PER_SEC	libiberty/getruntime.c	65;"	d	file:
CLONE_FLAGS	gdb/testsuite/gdb.threads/clone-attach-detach.c	51;"	d	file:
CLR_C	opcodes/m68hc11-opc.c	55;"	d	file:
CLR_C	opcodes/xgate-opc.c	56;"	d	file:
CLR_C	sim/m68hc11/gencode.c	55;"	d	file:
CLR_C	sim/mcore/interp.c	118;"	d	file:
CLR_I	opcodes/m68hc11-opc.c	54;"	d	file:
CLR_I	opcodes/xgate-opc.c	55;"	d	file:
CLR_I	sim/m68hc11/gencode.c	54;"	d	file:
CLR_N_CHG_ZVC	opcodes/m68hc11-opc.c	60;"	d	file:
CLR_N_CHG_ZVC	opcodes/xgate-opc.c	61;"	d	file:
CLR_N_CHG_ZVC	sim/m68hc11/gencode.c	60;"	d	file:
CLR_V	opcodes/m68hc11-opc.c	56;"	d	file:
CLR_V	opcodes/xgate-opc.c	57;"	d	file:
CLR_V	sim/m68hc11/gencode.c	56;"	d	file:
CLR_VC_CHG_NZ	opcodes/m68hc11-opc.c	61;"	d	file:
CLR_VC_CHG_NZ	opcodes/xgate-opc.c	62;"	d	file:
CLR_VC_CHG_NZ	sim/m68hc11/gencode.c	61;"	d	file:
CLR_V_CHG_NZ	opcodes/m68hc11-opc.c	58;"	d	file:
CLR_V_CHG_NZ	opcodes/xgate-opc.c	59;"	d	file:
CLR_V_CHG_NZ	sim/m68hc11/gencode.c	58;"	d	file:
CLR_V_CHG_ZC	opcodes/m68hc11-opc.c	57;"	d	file:
CLR_V_CHG_ZC	opcodes/xgate-opc.c	58;"	d	file:
CLR_V_CHG_ZC	sim/m68hc11/gencode.c	57;"	d	file:
CLR_V_CHG_ZVC	opcodes/m68hc11-opc.c	59;"	d	file:
CLR_V_CHG_ZVC	opcodes/xgate-opc.c	60;"	d	file:
CLR_V_CHG_ZVC	sim/m68hc11/gencode.c	59;"	d	file:
CLSIZE	libiberty/getpagesize.c	50;"	d	file:
CL_UTIL_H	gdb/testsuite/lib/cl_util.h	23;"	d
CM	opcodes/micromips-opc.c	205;"	d	file:
CM	opcodes/mips-opc.c	223;"	d	file:
CMA$_FACILITY	gdb/stubs/ia64vms-stub.c	92;"	d	file:
CMDARG_COMMAND	gdb/main.c	/^  CMDARG_COMMAND,$/;"	e	enum:cmdarg_kind	file:
CMDARG_FILE	gdb/main.c	/^  CMDARG_FILE,$/;"	e	enum:cmdarg_kind	file:
CMDARG_INIT_COMMAND	gdb/main.c	/^  CMDARG_INIT_COMMAND$/;"	e	enum:cmdarg_kind	file:
CMDARG_INIT_FILE	gdb/main.c	/^  CMDARG_INIT_FILE,$/;"	e	enum:cmdarg_kind	file:
CMD_LIST_AMBIGUOUS	gdb/command.h	228;"	d
CMD_NAME	gdb/tui/tui-data.h	64;"	d
CMD_WIN	gdb/tui/tui.h	/^  CMD_WIN,$/;"	e	enum:tui_win_type
CMP	libiberty/strverscmp.c	81;"	d	file:
CMP	opcodes/i386-dis.c	416;"	d	file:
CMP8XCHG16	opcodes/ia64-opc-m.c	1088;"	d	file:
CMPBR_INS	include/opcode/crx.h	160;"	d
CMPBR_INST	opcodes/crx-opc.c	157;"	d	file:
CMPDI_R11_0	bfd/elf64-ppc.c	11033;"	d	file:
CMPFCC	opcodes/sparc-opc.c	1824;"	d	file:
CMPLDI_R2_0	bfd/elf64-ppc.c	174;"	d	file:
CMPOP2	intl/plural.c	14;"	d	file:
CMPWI_11_0	bfd/elf32-ppc.c	159;"	d	file:
CMPXCHG	opcodes/ia64-opc-m.c	1071;"	d	file:
CMPXCHG	opcodes/ia64-opc-m.c	1102;"	d	file:
CMPXCHG16	opcodes/ia64-opc-m.c	1073;"	d	file:
CMPXCHG16	opcodes/ia64-opc-m.c	1104;"	d	file:
CMPXCHG16	opcodes/ia64-opc-m.c	1113;"	d	file:
CMPXCHG16_P	opcodes/ia64-opc-m.c	1074;"	d	file:
CMPXCHG16_P	opcodes/ia64-opc-m.c	1105;"	d	file:
CMPXCHG8B_Fixup	opcodes/i386-dis.c	/^CMPXCHG8B_Fixup (int bytemode, int sizeflag)$/;"	f	file:
CMPXCHG_1	opcodes/ia64-opc-m.c	1077;"	d	file:
CMPXCHG_1	opcodes/ia64-opc-m.c	1108;"	d	file:
CMPXCHG_2	opcodes/ia64-opc-m.c	1078;"	d	file:
CMPXCHG_2	opcodes/ia64-opc-m.c	1109;"	d	file:
CMPXCHG_4	opcodes/ia64-opc-m.c	1079;"	d	file:
CMPXCHG_4	opcodes/ia64-opc-m.c	1110;"	d	file:
CMPXCHG_8	opcodes/ia64-opc-m.c	1080;"	d	file:
CMPXCHG_8	opcodes/ia64-opc-m.c	1111;"	d	file:
CMPXCHG_ALL	opcodes/ia64-opc-m.c	1095;"	d	file:
CMPXCHG_ALL	opcodes/ia64-opc-m.c	1114;"	d	file:
CMPXCHG_P	opcodes/ia64-opc-m.c	1072;"	d	file:
CMPXCHG_P	opcodes/ia64-opc-m.c	1103;"	d	file:
CMPXCHG_acq	opcodes/ia64-opc-m.c	1075;"	d	file:
CMPXCHG_acq	opcodes/ia64-opc-m.c	1106;"	d	file:
CMPXCHG_rel	opcodes/ia64-opc-m.c	1076;"	d	file:
CMPXCHG_rel	opcodes/ia64-opc-m.c	1107;"	d	file:
CMPXCHGn	opcodes/ia64-opc-m.c	1081;"	d	file:
CMPXCHGn	opcodes/ia64-opc-m.c	1112;"	d	file:
CMP_FUNC	gdb/gnulib/import/str-two-way.h	450;"	d
CMP_FUNC	gdb/gnulib/import/str-two-way.h	78;"	d
CMP_Fixup	opcodes/i386-dis.c	/^CMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
CMPtype	sim/ppc/dp-bit.c	74;"	d	file:
CMSE_PREFIX	bfd/elf32-arm.c	2259;"	d	file:
CNEW_COMM	bfd/rs6000-core.c	214;"	d	file:
CNEW_COMM	bfd/rs6000-core.c	216;"	d	file:
CNEW_CONTEXT64	bfd/rs6000-core.c	230;"	d	file:
CNEW_CONTEXT64	bfd/rs6000-core.c	232;"	d	file:
CNEW_DATAORG	bfd/rs6000-core.c	190;"	d	file:
CNEW_DATAORG	bfd/rs6000-core.c	192;"	d	file:
CNEW_DATASIZE	bfd/rs6000-core.c	198;"	d	file:
CNEW_DATASIZE	bfd/rs6000-core.c	200;"	d	file:
CNEW_IMPL	bfd/rs6000-core.c	206;"	d	file:
CNEW_IMPL	bfd/rs6000-core.c	208;"	d	file:
CNEW_IS_CORE_DUMPXX	bfd/rs6000-core.c	154;"	d	file:
CNEW_IS_CORE_DUMPXX	bfd/rs6000-core.c	156;"	d	file:
CNEW_LOADER	bfd/rs6000-core.c	170;"	d	file:
CNEW_LOADER	bfd/rs6000-core.c	172;"	d	file:
CNEW_LSIZE	bfd/rs6000-core.c	182;"	d	file:
CNEW_LSIZE	bfd/rs6000-core.c	184;"	d	file:
CNEW_MSTSAVE	bfd/rs6000-core.c	238;"	d	file:
CNEW_MSTSAVE	bfd/rs6000-core.c	240;"	d	file:
CNEW_PROC64	bfd/rs6000-core.c	254;"	d	file:
CNEW_PROC64	bfd/rs6000-core.c	256;"	d	file:
CNEW_STACKORG	bfd/rs6000-core.c	162;"	d	file:
CNEW_STACKORG	bfd/rs6000-core.c	164;"	d	file:
CNT2a	opcodes/ia64-opc.h	89;"	d
CNT2b	opcodes/ia64-opc.h	90;"	d
CNT2c	opcodes/ia64-opc.h	91;"	d
CNT5	opcodes/ia64-opc.h	92;"	d
CNT6	opcodes/ia64-opc.h	93;"	d
CNT6a	opcodes/ia64-opc.h	135;"	d
CNT_ORUN	gdb/ser-go32.c	144;"	d	file:
CNT_RX	gdb/ser-go32.c	141;"	d	file:
CNT_STRAY	gdb/ser-go32.c	143;"	d	file:
CNT_TX	gdb/ser-go32.c	142;"	d	file:
CNUM_INSN	opcodes/aarch64-tbl.h	2217;"	d
CODELENS	zlib/inflate.h	/^        CODELENS,   \/* i: waiting for length\/lit and distance code lengths *\/$/;"	e	enum:__anon979
CODES	zlib/contrib/infback9/inftree9.h	/^    CODES,$/;"	e	enum:__anon988
CODES	zlib/inftrees.h	/^    CODES,$/;"	e	enum:__anon984
CODESET	gdb/config/djgpp/langinfo.h	/^  CODESET,$/;"	e	enum:__anon1772
CODESET	gdb/config/djgpp/langinfo.h	31;"	d
CODEVIEW_INFO	include/coff/internal.h	/^} CODEVIEW_INFO;$/;"	t	typeref:struct:_CODEVIEW_INFO
CODE_MASK	include/coff/ecoff.h	140;"	d
COERCE16	bfd/libbfd.c	567;"	d	file:
COERCE16	opcodes/m68k-dis.c	86;"	d	file:
COERCE16	opcodes/vax-dis.c	58;"	d	file:
COERCE32	bfd/coff-tic54x.c	77;"	d	file:
COERCE32	bfd/libbfd.c	568;"	d	file:
COERCE32	bfd/pdp11.c	4461;"	d	file:
COERCE32	opcodes/m68k-dis.c	99;"	d	file:
COERCE32	opcodes/vax-dis.c	64;"	d	file:
COERCE64	bfd/libbfd.c	569;"	d	file:
COERCE_SIGNED_CHAR	opcodes/m68k-dis.c	55;"	d	file:
COERCE_SIGNED_CHAR	opcodes/m68k-dis.c	57;"	d	file:
COERCE_SIGNED_CHAR	opcodes/vax-dis.c	50;"	d	file:
COEXTRA	libdecnumber/decCommon.c	255;"	d	file:
COFF	libdecnumber/decBasic.c	1295;"	d	file:
COFF0_BADMAG	include/coff/ti.h	98;"	d
COFF0_P	include/coff/ti.h	95;"	d
COFF1_BADMAG	include/coff/ti.h	99;"	d
COFF2_BADMAG	include/coff/ti.h	100;"	d
COFF2_P	include/coff/ti.h	96;"	d
COFFARM	include/coff/arm.h	20;"	d
COFFLONGSECTIONCATHELPER	bfd/coffcode.h	369;"	d
COFF_ADJUST_AUX_IN_POST	bfd/coff-stgo32.c	92;"	d	file:
COFF_ADJUST_AUX_OUT_POST	bfd/coff-stgo32.c	94;"	d	file:
COFF_ADJUST_AUX_OUT_PRE	bfd/coff-stgo32.c	93;"	d	file:
COFF_ADJUST_FILEHDR_IN_POST	bfd/coff-stgo32.c	84;"	d	file:
COFF_ADJUST_FILEHDR_IN_POST	include/coff/ti.h	104;"	d
COFF_ADJUST_FILEHDR_OUT_POST	bfd/coff-stgo32.c	86;"	d	file:
COFF_ADJUST_FILEHDR_OUT_POST	include/coff/ti.h	115;"	d
COFF_ADJUST_FILEHDR_OUT_PRE	bfd/coff-stgo32.c	85;"	d	file:
COFF_ADJUST_SCNHDR_IN_POST	bfd/coff-stgo32.c	88;"	d	file:
COFF_ADJUST_SCNHDR_IN_POST	include/coff/ti.h	320;"	d
COFF_ADJUST_SCNHDR_OUT_POST	bfd/coff-stgo32.c	90;"	d	file:
COFF_ADJUST_SCNHDR_OUT_POST	bfd/coff64-rs6000.c	72;"	d	file:
COFF_ADJUST_SCNHDR_OUT_POST	include/coff/ti.h	342;"	d
COFF_ADJUST_SCNHDR_OUT_PRE	bfd/coff-stgo32.c	89;"	d	file:
COFF_ADJUST_SCNHDR_OUT_PRE	include/coff/ti.h	330;"	d
COFF_ADJUST_SYM_IN_POST	include/coff/ti.h	493;"	d
COFF_ADJUST_SYM_OUT_POST	include/coff/ti.h	506;"	d
COFF_ALIGNMENT_FIELD_EMPTY	bfd/libcoff-in.h	537;"	d
COFF_ALIGNMENT_FIELD_EMPTY	bfd/libcoff.h	541;"	d
COFF_ALIGN_IN_SECTION_HEADER	bfd/coff-tic80.c	43;"	d	file:
COFF_ALIGN_IN_SECTION_HEADER	include/coff/ti.h	88;"	d
COFF_ALIGN_IN_SECTION_HEADER	include/coff/z80.h	34;"	d
COFF_ALIGN_IN_SFLAGS	bfd/coff-tic80.c	44;"	d	file:
COFF_ALIGN_IN_S_FLAGS	include/coff/ti.h	89;"	d
COFF_ALIGN_IN_S_FLAGS	include/coff/z80.h	35;"	d
COFF_CHECK_FORMAT	bfd/coff-stgo32.c	98;"	d	file:
COFF_DEBUG_STRING_WIDE_PREFIX	bfd/coff64-rs6000.c	69;"	d	file:
COFF_DECODE_ALIGNMENT	bfd/coff-tic80.c	46;"	d	file:
COFF_DECODE_ALIGNMENT	include/coff/pe.h	111;"	d
COFF_DECODE_ALIGNMENT	include/coff/ti.h	93;"	d
COFF_DECODE_ALIGNMENT	include/coff/z80.h	40;"	d
COFF_DEFAULT_LONG_SECTION_NAMES	bfd/coffcode.h	389;"	d
COFF_DEFAULT_LONG_SECTION_NAMES	bfd/coffcode.h	391;"	d
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-arm.c	876;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-i386.c	51;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-ia64.c	30;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-mcore.c	53;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-ppc.c	209;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-rs6000.c	73;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-sh.c	60;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-sh.c	63;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-tic30.c	30;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-tic80.c	42;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-x86_64.c	49;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-z80.c	30;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff-z8k.c	31;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	bfd/coff64-rs6000.c	231;"	d	file:
COFF_DEFAULT_SECTION_ALIGNMENT_POWER	include/coff/ti.h	84;"	d
COFF_ENABLE_LONG_SECTION_NAMES	bfd/coffcode.h	375;"	d
COFF_ENCODE_ALIGNMENT	bfd/coff-tic80.c	45;"	d	file:
COFF_ENCODE_ALIGNMENT	include/coff/pe.h	108;"	d
COFF_ENCODE_ALIGNMENT	include/coff/ti.h	91;"	d
COFF_ENCODE_ALIGNMENT	include/coff/z80.h	38;"	d
COFF_EXTERNAL_H	include/coff/external.h	21;"	d
COFF_FORCE_SYMBOLS_IN_STRINGS	bfd/coff64-rs6000.c	68;"	d	file:
COFF_GO32_EXE	bfd/coff-stgo32.c	41;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-arm.c	31;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-i386.c	26;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-ia64.c	30;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-mcore.c	31;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-ppc.c	35;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-sh.c	27;"	d	file:
COFF_IMAGE_WITH_PE	bfd/pei-x86_64.c	28;"	d	file:
COFF_LINK_HASH_PE_SECTION_SYMBOL	bfd/libcoff-in.h	259;"	d
COFF_LINK_HASH_PE_SECTION_SYMBOL	bfd/libcoff.h	263;"	d
COFF_LONG_FILENAMES	bfd/cf-i386lynx.c	30;"	d	file:
COFF_LONG_FILENAMES	bfd/coff-go32.c	27;"	d	file:
COFF_LONG_FILENAMES	bfd/coff-rs6000.c	74;"	d	file:
COFF_LONG_FILENAMES	bfd/coff-sh.c	72;"	d	file:
COFF_LONG_FILENAMES	bfd/coff-stgo32.c	44;"	d	file:
COFF_LONG_FILENAMES	bfd/coff64-rs6000.c	232;"	d	file:
COFF_LONG_FILENAMES	bfd/pe-i386.c	31;"	d	file:
COFF_LONG_FILENAMES	bfd/pe-x86_64.c	39;"	d	file:
COFF_LONG_FILENAMES	bfd/pei-i386.c	33;"	d	file:
COFF_LONG_FILENAMES	bfd/pei-x86_64.c	40;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/coff-go32.c	25;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/coff-stgo32.c	42;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-arm.c	45;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-i386.c	29;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-mcore.c	33;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-ppc.c	36;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-sh.c	29;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pe-x86_64.c	37;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-arm.c	35;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-i386.c	31;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-ia64.c	36;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-mcore.c	35;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-ppc.c	39;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-sh.c	32;"	d	file:
COFF_LONG_SECTION_NAMES	bfd/pei-x86_64.c	38;"	d	file:
COFF_LONG_SECTION_NAMES_SETTER	bfd/coffcode.h	379;"	d
COFF_LONG_SECTION_NAMES_SETTER	bfd/coffcode.h	383;"	d
COFF_MAGIC_I386	include/aout/encap.h	87;"	d
COFF_MAGIC_M68K	include/aout/encap.h	88;"	d
COFF_PAGE_SIZE	bfd/coff-arm.c	877;"	d	file:
COFF_PAGE_SIZE	bfd/coff-i386.c	54;"	d	file:
COFF_PAGE_SIZE	bfd/coff-ia64.c	33;"	d	file:
COFF_PAGE_SIZE	bfd/coff-mcore.c	549;"	d	file:
COFF_PAGE_SIZE	bfd/coff-ppc.c	1910;"	d	file:
COFF_PAGE_SIZE	bfd/coff-sh.c	68;"	d	file:
COFF_PAGE_SIZE	bfd/coff-x86_64.c	53;"	d	file:
COFF_PAGE_SIZE	include/coff/i386.h	24;"	d
COFF_PAGE_SIZE	include/coff/x86_64.h	28;"	d
COFF_PE_READ_H	gdb/coff-pe-read.h	23;"	d
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/coff-go32.c	29;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/coff-ppc.c	1917;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/coff-stgo32.c	46;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pe-arm.c	47;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pe-i386.c	33;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pe-x86_64.c	41;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pei-arm.c	37;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pei-i386.c	35;"	d	file:
COFF_SECTION_ALIGNMENT_ENTRIES	bfd/pei-x86_64.c	43;"	d	file:
COFF_SECTION_NAME_EXACT_MATCH	bfd/libcoff-in.h	524;"	d
COFF_SECTION_NAME_EXACT_MATCH	bfd/libcoff.h	528;"	d
COFF_SECTION_NAME_PARTIAL_MATCH	bfd/libcoff-in.h	525;"	d
COFF_SECTION_NAME_PARTIAL_MATCH	bfd/libcoff.h	529;"	d
COFF_STABS_SYMBOL_SIZE	gdb/dbxread.c	3012;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/coff-go32.c	26;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/coff-stgo32.c	43;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/pe-i386.c	30;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/pe-x86_64.c	38;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/pei-i386.c	32;"	d	file:
COFF_SUPPORT_GNU_LINKONCE	bfd/pei-x86_64.c	39;"	d	file:
COFF_SWAP_TABLE	bfd/bfd-in.h	491;"	d
COFF_SWAP_TABLE	bfd/bfd-in2.h	498;"	d
COFF_SYMBOL_COMMON	bfd/libcoff.h	/^  COFF_SYMBOL_COMMON,$/;"	e	enum:coff_symbol_classification
COFF_SYMBOL_GLOBAL	bfd/libcoff.h	/^  COFF_SYMBOL_GLOBAL,$/;"	e	enum:coff_symbol_classification
COFF_SYMBOL_LOCAL	bfd/libcoff.h	/^  COFF_SYMBOL_LOCAL,$/;"	e	enum:coff_symbol_classification
COFF_SYMBOL_PE_SECTION	bfd/libcoff.h	/^  COFF_SYMBOL_PE_SECTION$/;"	e	enum:coff_symbol_classification
COFF_SYMBOL_UNDEFINED	bfd/libcoff.h	/^  COFF_SYMBOL_UNDEFINED,$/;"	e	enum:coff_symbol_classification
COFF_TIC4X_H	include/coff/tic4x.h	22;"	d
COFF_TIC54X_H	include/coff/tic54x.h	22;"	d
COFF_TI_H	include/coff/ti.h	23;"	d
COFF_WITH_PE	bfd/pe-arm.c	43;"	d	file:
COFF_WITH_PE	bfd/pe-i386.c	26;"	d	file:
COFF_WITH_PE	bfd/pe-mcore.c	31;"	d	file:
COFF_WITH_PE	bfd/pe-ppc.c	34;"	d	file:
COFF_WITH_PE	bfd/pe-sh.c	26;"	d	file:
COFF_WITH_PE	bfd/pe-x86_64.c	28;"	d	file:
COFF_WITH_PE	bfd/pei-arm.c	32;"	d	file:
COFF_WITH_PE	bfd/pei-i386.c	27;"	d	file:
COFF_WITH_PE	bfd/pei-ia64.c	31;"	d	file:
COFF_WITH_PE	bfd/pei-mcore.c	32;"	d	file:
COFF_WITH_PE	bfd/pei-ppc.c	36;"	d	file:
COFF_WITH_PE	bfd/pei-sh.c	28;"	d	file:
COFF_WITH_PE	bfd/pei-x86_64.c	29;"	d	file:
COFF_WITH_PE_BIGOBJ	bfd/pe-x86_64.c	30;"	d	file:
COFF_WITH_XX	bfd/peXXigen.c	58;"	d	file:
COFF_WITH_pep	bfd/pei-ia64.c	32;"	d	file:
COFF_WITH_pex64	bfd/coff-x86_64.c	24;"	d	file:
COFF_WITH_pex64	bfd/pe-x86_64.c	29;"	d	file:
COFF_WITH_pex64	bfd/pei-x86_64.c	30;"	d	file:
COLD_COMM	bfd/rs6000-core.c	222;"	d	file:
COLD_COMM	bfd/rs6000-core.c	224;"	d	file:
COLD_LOADER	bfd/rs6000-core.c	177;"	d	file:
COLD_MSTSAVE	bfd/rs6000-core.c	246;"	d	file:
COLD_MSTSAVE	bfd/rs6000-core.c	248;"	d	file:
COLD_STACKEND	bfd/rs6000-core.c	263;"	d	file:
COLD_STACKEND	bfd/rs6000-core.c	265;"	d	file:
COLON	opcodes/arc-opc.c	2399;"	d	file:
COM	bfd/linker.c	/^  COM,		\/* Mark symbol common.  *\/$/;"	e	enum:link_action	file:
COM	opcodes/ppc-opc.c	3497;"	d	file:
COM1ADDR	gdb/ser-go32.c	31;"	d	file:
COM2ADDR	gdb/ser-go32.c	32;"	d	file:
COM3ADDR	gdb/ser-go32.c	33;"	d	file:
COM4ADDR	gdb/ser-go32.c	34;"	d	file:
COMBEXP	libdecnumber/dpd/decimal128Symbols.h	14;"	d
COMBEXP	libdecnumber/dpd/decimal32Symbols.h	14;"	d
COMBEXP	libdecnumber/dpd/decimal64.c	/^const uInt COMBEXP[32]={0, 0, 0, 0, 0, 0, 0, 0,$/;"	v
COMBEXP	libdecnumber/dpd/decimal64Symbols.h	14;"	d
COMBMSD	libdecnumber/dpd/decimal128Symbols.h	15;"	d
COMBMSD	libdecnumber/dpd/decimal32Symbols.h	15;"	d
COMBMSD	libdecnumber/dpd/decimal64.c	/^const uInt COMBMSD[32]={0, 1, 2, 3, 4, 5, 6, 7,$/;"	v
COMBMSD	libdecnumber/dpd/decimal64Symbols.h	15;"	d
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    good_match:DWORD$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    match_start:DWORD$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    max_chain_length:DWORD$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    nice_match:DWORD$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    prev:WORD:08000H$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    prev_length:DWORD ; PrevLen$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    strstart:DWORD$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    window:BYTE:010040H$/;"	l
COMM	zlib/contrib/masmx64/gvmat64.asm	/^COMM    window_size:DWORD$/;"	l
COMMAND	readline/examples/fileman.c	/^} COMMAND;$/;"	t	typeref:struct:__anon2106	file:
COMMAND	readline/examples/rlfe/rlfe.c	91;"	d	file:
COMMAND_ARGS	readline/examples/rlfe/rlfe.c	94;"	d	file:
COMMAND_H	gdb/command.h	19;"	d
COMMAS	sim/common/sim-profile.c	48;"	d	file:
COMMAS	sim/frv/profile.c	1946;"	d	file:
COMMENT	zlib/inflate.h	/^    COMMENT,    \/* i: waiting for end of comment (gzip) *\/$/;"	e	enum:__anon979
COMMENT_STATE	zlib/deflate.h	60;"	d
COMMON_AGENT_H	gdb/common/agent.h	21;"	d
COMMON_ARRAY_VIEW_H	gdb/common/array-view.h	19;"	d
COMMON_BLOCK_DOMAIN	gdb/symtab.h	/^  COMMON_BLOCK_DOMAIN,$/;"	e	enum:domain_enum_tag
COMMON_BYTE_VECTOR_H	gdb/common/byte-vector.h	19;"	d
COMMON_CELLS_H	gdb/common/print-utils.h	21;"	d
COMMON_DEBUG_H	gdb/common/common-debug.h	21;"	d
COMMON_DEFAULT_INIT_ALLOC_H	gdb/common/default-init-alloc.h	19;"	d
COMMON_DEFS_H	gdb/common/common-defs.h	21;"	d
COMMON_DEF_VECTOR_H	gdb/common/def-vector.h	19;"	d
COMMON_ENUM_FLAGS_H	gdb/common/enum-flags.h	19;"	d
COMMON_ERRORS_H	gdb/common/errors.h	21;"	d
COMMON_EXCEPTIONS_H	gdb/common/common-exceptions.h	21;"	d
COMMON_FORMAT_H	gdb/common/format.h	21;"	d
COMMON_FUNCTION_VIEW_H	gdb/common/function-view.h	19;"	d
COMMON_GDBTHREAD_H	gdb/common/common-gdbthread.h	20;"	d
COMMON_GDB_SIGNALS_H	gdb/common/gdb_signals.h	21;"	d
COMMON_HASH_ENUM_H	gdb/common/hash_enum.h	21;"	d
COMMON_INFERIOR_H	gdb/common/common-inferior.h	22;"	d
COMMON_LINUX_OSDATA_H	gdb/nat/linux-osdata.h	21;"	d
COMMON_LINUX_PROCFS_H	gdb/nat/linux-procfs.h	20;"	d
COMMON_LINUX_PTRACE_H	gdb/nat/linux-ptrace.h	19;"	d
COMMON_OFFSET_TYPE_H	gdb/common/offset-type.h	49;"	d
COMMON_POISON_H	gdb/common/poison.h	21;"	d
COMMON_PREPROC_H	gdb/common/preprocessor.h	19;"	d
COMMON_REGCACHE_H	gdb/common/common-regcache.h	21;"	d
COMMON_ROW	bfd/linker.c	/^  COMMON_ROW,		\/* Common.  *\/$/;"	e	enum:link_row	file:
COMMON_RSP_LOW_H	gdb/common/rsp-low.h	21;"	d
COMMON_SIGNALS_STATE_SAVE_RESTORE_H	gdb/common/signals-state-save-restore.h	19;"	d
COMMON_SYMBOL_H	gdb/common/symbol.h	21;"	d
COMMON_TRAITS_H	gdb/common/traits.h	19;"	d
COMMON_TYPES_H	gdb/common/common-types.h	21;"	d
COMMON_UNDERLYING_H	gdb/common/underlying.h	19;"	d
COMMON_UTILS_H	gdb/common/common-utils.h	21;"	d
COMMON_VALID_EXPR_H	gdb/common/valid-expr.h	27;"	d
COMMUTEOP	opcodes/sparc-opc.c	252;"	d	file:
COMP3op	include/opcode/bfin.h	/^} COMP3op;$/;"	t	typeref:struct:__anon1364
COMP3op_code_bits	include/opcode/bfin.h	1420;"	d
COMP3op_code_mask	include/opcode/bfin.h	1421;"	d
COMP3op_dst_bits	include/opcode/bfin.h	1416;"	d
COMP3op_dst_mask	include/opcode/bfin.h	1417;"	d
COMP3op_opc_bits	include/opcode/bfin.h	1418;"	d
COMP3op_opc_mask	include/opcode/bfin.h	1419;"	d
COMP3op_opcode	include/opcode/bfin.h	1411;"	d
COMP3op_src0_bits	include/opcode/bfin.h	1412;"	d
COMP3op_src0_mask	include/opcode/bfin.h	1413;"	d
COMP3op_src1_bits	include/opcode/bfin.h	1414;"	d
COMP3op_src1_mask	include/opcode/bfin.h	1415;"	d
COMPACT_EH_CANT_UNWIND_OPCODE	bfd/elf-bfd.h	445;"	d
COMPACT_EH_HDR	bfd/elf-bfd.h	442;"	d
COMPARE	gdb/compile/compile-loc2c.c	1026;"	d	file:
COMPARE	gdb/compile/compile-loc2c.c	1045;"	d	file:
COMPARE	libdecnumber/decNumber.c	195;"	d	file:
COMPARE_EVENT	sim/m68hc11/dv-m68hc11tim.c	/^  COMPARE_EVENT$/;"	e	enum:event_type	file:
COMPAT_1	sim/v850/sim-main.h	93;"	d
COMPAT_2	sim/v850/sim-main.h	105;"	d
COMPFLD	include/opcode/tic6x-insn-formats.h	32;"	d
COMPFLD	include/opcode/tic6x-insn-formats.h	613;"	d
COMPI2opD	include/opcode/bfin.h	/^} COMPI2opD;$/;"	t	typeref:struct:__anon1369
COMPI2opD_code_bits	include/opcode/bfin.h	1640;"	d
COMPI2opD_code_mask	include/opcode/bfin.h	1641;"	d
COMPI2opD_dst_bits	include/opcode/bfin.h	1634;"	d
COMPI2opD_dst_mask	include/opcode/bfin.h	1635;"	d
COMPI2opD_op_bits	include/opcode/bfin.h	1638;"	d
COMPI2opD_op_mask	include/opcode/bfin.h	1639;"	d
COMPI2opD_opcode	include/opcode/bfin.h	1633;"	d
COMPI2opD_src_bits	include/opcode/bfin.h	1636;"	d
COMPI2opD_src_mask	include/opcode/bfin.h	1637;"	d
COMPI2opP	include/opcode/bfin.h	/^typedef COMPI2opD COMPI2opP;$/;"	t
COMPI2opP_code_bits	include/opcode/bfin.h	1667;"	d
COMPI2opP_code_mask	include/opcode/bfin.h	1668;"	d
COMPI2opP_dst_bits	include/opcode/bfin.h	1661;"	d
COMPI2opP_dst_mask	include/opcode/bfin.h	1662;"	d
COMPI2opP_op_bits	include/opcode/bfin.h	1665;"	d
COMPI2opP_op_mask	include/opcode/bfin.h	1666;"	d
COMPI2opP_opcode	include/opcode/bfin.h	1660;"	d
COMPI2opP_src_bits	include/opcode/bfin.h	1663;"	d
COMPI2opP_src_mask	include/opcode/bfin.h	1664;"	d
COMPILE	gdb/dwarf2read.c	/^enum class rcuh_kind { COMPILE, TYPE };$/;"	e	enum:rcuh_kind	file:
COMPILED_BUFFER_VAR	libiberty/regex.c	612;"	d	file:
COMPILED_BUFFER_VAR	libiberty/regex.c	621;"	d	file:
COMPILED_BUFFER_VAR	libiberty/regex.c	8198;"	d	file:
COMPILE_GLOB64	gdb/gnulib/import/glob.c	88;"	d	file:
COMPILE_I_EXPR_PTR_TYPE	gdb/compile/compile-internal.h	94;"	d
COMPILE_I_EXPR_VAL	gdb/compile/compile-internal.h	93;"	d
COMPILE_I_INVALID_SCOPE	gdb/defs.h	/^    COMPILE_I_INVALID_SCOPE,$/;"	e	enum:compile_i_scope_types
COMPILE_I_PRINT_ADDRESS_SCOPE	gdb/defs.h	/^    COMPILE_I_PRINT_ADDRESS_SCOPE,$/;"	e	enum:compile_i_scope_types
COMPILE_I_PRINT_OUT_ARG	gdb/compile/compile-internal.h	92;"	d
COMPILE_I_PRINT_OUT_ARG_TYPE	gdb/compile/compile-internal.h	91;"	d
COMPILE_I_PRINT_VALUE_SCOPE	gdb/defs.h	/^    COMPILE_I_PRINT_VALUE_SCOPE,$/;"	e	enum:compile_i_scope_types
COMPILE_I_RAW_SCOPE	gdb/defs.h	/^    COMPILE_I_RAW_SCOPE,$/;"	e	enum:compile_i_scope_types
COMPILE_I_SIMPLE_REGISTER_ARG_NAME	gdb/compile/compile-internal.h	89;"	d
COMPILE_I_SIMPLE_REGISTER_DUMMY	gdb/compile/compile-internal.h	90;"	d
COMPILE_I_SIMPLE_REGISTER_STRUCT_TAG	gdb/compile/compile-internal.h	88;"	d
COMPILE_I_SIMPLE_SCOPE	gdb/defs.h	/^    COMPILE_I_SIMPLE_SCOPE,$/;"	e	enum:compile_i_scope_types
COMPILE_STACK_EMPTY	libiberty/regex.c	2138;"	d	file:
COMPILE_STACK_FULL	libiberty/regex.c	2139;"	d	file:
COMPILE_STACK_TOP	libiberty/regex.c	2142;"	d	file:
COMPLAIN	bfd/elf-bfd.h	/^    COMPLAIN = 1,$/;"	e	enum:action_discarded
COMPLAINTS_H	gdb/complaints.h	22;"	d
COMPLETER_H	gdb/completer.h	18;"	d
COMPMAX	libdecnumber/decNumber.c	196;"	d	file:
COMPMAXMAG	libdecnumber/decNumber.c	201;"	d	file:
COMPMIN	libdecnumber/decNumber.c	197;"	d	file:
COMPMINMAG	libdecnumber/decNumber.c	202;"	d	file:
COMPNAN	libdecnumber/decNumber.c	199;"	d	file:
COMPNUM	opcodes/aarch64-tbl.h	2179;"	d
COMPRESS_DEBUG	bfd/bfd-in.h	/^  COMPRESS_DEBUG = 1 << 0,$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG	bfd/bfd-in2.h	/^  COMPRESS_DEBUG = 1 << 0,$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_GABI_ZLIB	bfd/bfd-in.h	/^  COMPRESS_DEBUG_GABI_ZLIB = COMPRESS_DEBUG | 1 << 2$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_GABI_ZLIB	bfd/bfd-in2.h	/^  COMPRESS_DEBUG_GABI_ZLIB = COMPRESS_DEBUG | 1 << 2$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_GNU_ZLIB	bfd/bfd-in.h	/^  COMPRESS_DEBUG_GNU_ZLIB = COMPRESS_DEBUG | 1 << 1,$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_GNU_ZLIB	bfd/bfd-in2.h	/^  COMPRESS_DEBUG_GNU_ZLIB = COMPRESS_DEBUG | 1 << 1,$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_NONE	bfd/bfd-in.h	/^  COMPRESS_DEBUG_NONE = 0,$/;"	e	enum:compressed_debug_section_type
COMPRESS_DEBUG_NONE	bfd/bfd-in2.h	/^  COMPRESS_DEBUG_NONE = 0,$/;"	e	enum:compressed_debug_section_type
COMPRESS_OP	zlib/examples/gzlog.c	274;"	d	file:
COMPRESS_SECTION_DONE	bfd/bfd-in2.h	1501;"	d
COMPRESS_SECTION_NONE	bfd/bfd-in2.h	1500;"	d
COMPSIG	libdecnumber/decNumber.c	200;"	d	file:
COMPTOTAL	libdecnumber/decNumber.c	198;"	d	file:
COMPUNIT_BLOCKVECTOR	gdb/symtab.h	1483;"	d
COMPUNIT_BLOCK_LINE_SECTION	gdb/symtab.h	1484;"	d
COMPUNIT_CALL_SITE_HTAB	gdb/symtab.h	1487;"	d
COMPUNIT_DEBUGFORMAT	gdb/symtab.h	1480;"	d
COMPUNIT_DIRNAME	gdb/symtab.h	1482;"	d
COMPUNIT_EPILOGUE_UNWIND_VALID	gdb/symtab.h	1486;"	d
COMPUNIT_FILETABS	gdb/symtab.h	1479;"	d
COMPUNIT_LOCATIONS_VALID	gdb/symtab.h	1485;"	d
COMPUNIT_MACRO_TABLE	gdb/symtab.h	1488;"	d
COMPUNIT_OBJFILE	gdb/symtab.h	1478;"	d
COMPUNIT_PRODUCER	gdb/symtab.h	1481;"	d
COMTICK	gdb/ser-go32.c	54;"	d	file:
CONCAT	gdb/common/preprocessor.h	25;"	d
CONCAT	gdb/gnulib/import/fnmatch.c	60;"	d	file:
CONCAT1	gdb/testsuite/gdb.arch/i386-float.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.arch/i386-permbkpt.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/dw2-canonicalize-type.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/dw2-compdir-oldgcc.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/dw2-minsym-in-cu.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	20;"	d	file:
CONCAT1	gdb/testsuite/gdb.dwarf2/dw2-unresolved.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/fission-reread.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT1	gdb/testsuite/gdb.dwarf2/pr13961.S	/^#define CONCAT1(a, b) CONCAT2(a, b)$/;"	d
CONCAT2	gdb/testsuite/gdb.arch/i386-float.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.arch/i386-permbkpt.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/dw2-canonicalize-type.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/dw2-compdir-oldgcc.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/dw2-minsym-in-cu.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	21;"	d	file:
CONCAT2	gdb/testsuite/gdb.dwarf2/dw2-unresolved.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/fission-reread.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.dwarf2/pr13961.S	/^#define CONCAT2(a, b) a ## b$/;"	d
CONCAT2	gdb/testsuite/gdb.perf/gm-utils.h	20;"	d
CONCAT2	include/symcat.h	23;"	d
CONCAT2	include/symcat.h	34;"	d
CONCAT2	sim/ppc/basics.h	28;"	d
CONCAT2	sim/ppc/basics.h	32;"	d
CONCAT3	include/symcat.h	24;"	d
CONCAT3	include/symcat.h	35;"	d
CONCAT3	sim/ppc/basics.h	29;"	d
CONCAT3	sim/ppc/basics.h	33;"	d
CONCAT4	bfd/bfd-in.h	48;"	d
CONCAT4	bfd/bfd-in.h	49;"	d
CONCAT4	bfd/bfd-in2.h	55;"	d
CONCAT4	bfd/bfd-in2.h	56;"	d
CONCAT4	include/symcat.h	25;"	d
CONCAT4	include/symcat.h	36;"	d
CONCAT4	sim/ppc/basics.h	30;"	d
CONCAT4	sim/ppc/basics.h	34;"	d
CONCAT5	include/symcat.h	26;"	d
CONCAT5	include/symcat.h	37;"	d
CONCAT6	include/symcat.h	27;"	d
CONCAT6	include/symcat.h	38;"	d
CONCAT_1	gdb/common/preprocessor.h	24;"	d
COND	bfd/elfxx-sparc.c	4061;"	d	file:
COND	include/opcode/arc.h	/^  COND     = (1U << 4),$/;"	e	enum:__anon1256
COND	opcodes/rl78-decode.c	135;"	d	file:
COND	opcodes/sparc-opc.c	184;"	d	file:
CONDA	bfd/elfxx-sparc.c	4062;"	d	file:
CONDA	opcodes/sparc-opc.c	195;"	d	file:
CONDCC	opcodes/sparc-opc.c	196;"	d	file:
CONDCS	opcodes/sparc-opc.c	197;"	d	file:
CONDE	opcodes/sparc-opc.c	198;"	d	file:
CONDF	opcodes/sparc-opc.c	1676;"	d	file:
CONDF	opcodes/sparc-opc.c	1702;"	d	file:
CONDFC	opcodes/sparc-opc.c	1666;"	d	file:
CONDFC	opcodes/sparc-opc.c	1700;"	d	file:
CONDFCL	opcodes/sparc-opc.c	1671;"	d	file:
CONDFCL	opcodes/sparc-opc.c	1701;"	d	file:
CONDG	opcodes/sparc-opc.c	199;"	d	file:
CONDGE	opcodes/sparc-opc.c	200;"	d	file:
CONDGEU	opcodes/sparc-opc.c	214;"	d	file:
CONDGU	opcodes/sparc-opc.c	201;"	d	file:
CONDITIONCODE_NAMES	opcodes/xc16x-desc.h	/^} CONDITIONCODE_NAMES;$/;"	t	typeref:enum:conditioncode_names
CONDL	opcodes/sparc-opc.c	202;"	d	file:
CONDLE	opcodes/sparc-opc.c	203;"	d	file:
CONDLEU	opcodes/sparc-opc.c	204;"	d	file:
CONDLU	opcodes/sparc-opc.c	215;"	d	file:
CONDN	opcodes/sparc-opc.c	205;"	d	file:
CONDNE	opcodes/sparc-opc.c	206;"	d	file:
CONDNEG	opcodes/sparc-opc.c	207;"	d	file:
CONDNZ	opcodes/sparc-opc.c	212;"	d	file:
CONDPOS	opcodes/sparc-opc.c	208;"	d	file:
CONDVC	opcodes/sparc-opc.c	209;"	d	file:
CONDVS	opcodes/sparc-opc.c	210;"	d	file:
CONDZ	opcodes/sparc-opc.c	213;"	d	file:
COND_A	include/opcode/metag.h	/^  COND_A,$/;"	e	enum:cond_code
COND_BR_MASK	gdb/stubs/sh-stub.c	152;"	d	file:
COND_C	opcodes/xc16x-desc.h	/^ , COND_C = 8, COND_NC = 9, COND_SGT = 10, COND_SLE = 11$/;"	e	enum:insn_rcond
COND_CC	include/opcode/metag.h	/^  COND_CC,$/;"	e	enum:cond_code
COND_CS	include/opcode/metag.h	/^  COND_CS,$/;"	e	enum:cond_code
COND_DISP	gdb/stubs/sh-stub.c	157;"	d	file:
COND_EQ	include/opcode/metag.h	/^  COND_EQ,$/;"	e	enum:cond_code
COND_EQ	opcodes/xc16x-desc.h	/^ , COND_EQ = 2, COND_NE = 3, COND_ULT = 8, COND_UGE = 9$/;"	e	enum:insn_rcond
COND_GE	include/opcode/metag.h	/^  COND_GE,$/;"	e	enum:cond_code
COND_GT	include/opcode/metag.h	/^  COND_GT,$/;"	e	enum:cond_code
COND_HI	include/opcode/metag.h	/^  COND_HI,$/;"	e	enum:cond_code
COND_INSN	include/opcode/metag.h	805;"	d
COND_INV_BIT	include/opcode/mmix.h	173;"	d
COND_LE	include/opcode/metag.h	/^  COND_LE,$/;"	e	enum:cond_code
COND_LS	include/opcode/metag.h	/^  COND_LS,$/;"	e	enum:cond_code
COND_LT	include/opcode/metag.h	/^  COND_LT,$/;"	e	enum:cond_code
COND_MI	include/opcode/metag.h	/^  COND_MI,$/;"	e	enum:cond_code
COND_N	opcodes/xc16x-desc.h	/^ , COND_V = 4, COND_NV = 5, COND_N = 6, COND_NN = 7$/;"	e	enum:insn_rcond
COND_NC	opcodes/xc16x-desc.h	/^ , COND_C = 8, COND_NC = 9, COND_SGT = 10, COND_SLE = 11$/;"	e	enum:insn_rcond
COND_NE	include/opcode/metag.h	/^  COND_NE,$/;"	e	enum:cond_code
COND_NE	opcodes/xc16x-desc.h	/^ , COND_EQ = 2, COND_NE = 3, COND_ULT = 8, COND_UGE = 9$/;"	e	enum:insn_rcond
COND_NET	opcodes/xc16x-desc.h	/^  COND_UC = 0, COND_NET = 1, COND_Z = 2, COND_NE_NZ = 3$/;"	e	enum:insn_rcond
COND_NE_NZ	opcodes/xc16x-desc.h	/^  COND_UC = 0, COND_NET = 1, COND_Z = 2, COND_NE_NZ = 3$/;"	e	enum:insn_rcond
COND_NN	opcodes/xc16x-desc.h	/^ , COND_V = 4, COND_NV = 5, COND_N = 6, COND_NN = 7$/;"	e	enum:insn_rcond
COND_NV	include/opcode/metag.h	/^  COND_NV,$/;"	e	enum:cond_code
COND_NV	opcodes/xc16x-desc.h	/^ , COND_V = 4, COND_NV = 5, COND_N = 6, COND_NN = 7$/;"	e	enum:insn_rcond
COND_PL	include/opcode/metag.h	/^  COND_PL,$/;"	e	enum:cond_code
COND_REF	opcodes/lm32-opinst.c	367;"	d	file:
COND_REF	opcodes/lm32-opinst.c	39;"	d	file:
COND_REF	opcodes/m32r-opinst.c	39;"	d	file:
COND_REF	opcodes/m32r-opinst.c	596;"	d	file:
COND_REF	opcodes/or1k-opinst.c	39;"	d	file:
COND_REF	opcodes/or1k-opinst.c	449;"	d	file:
COND_SGE	opcodes/xc16x-desc.h	/^ , COND_SLT = 12, COND_SGE = 13, COND_UGT = 14, COND_ULE = 15$/;"	e	enum:insn_rcond
COND_SGT	opcodes/xc16x-desc.h	/^ , COND_C = 8, COND_NC = 9, COND_SGT = 10, COND_SLE = 11$/;"	e	enum:insn_rcond
COND_SLE	opcodes/xc16x-desc.h	/^ , COND_C = 8, COND_NC = 9, COND_SGT = 10, COND_SLE = 11$/;"	e	enum:insn_rcond
COND_SLT	opcodes/xc16x-desc.h	/^ , COND_SLT = 12, COND_SGE = 13, COND_UGT = 14, COND_ULE = 15$/;"	e	enum:insn_rcond
COND_UC	opcodes/xc16x-desc.h	/^  COND_UC = 0, COND_NET = 1, COND_Z = 2, COND_NE_NZ = 3$/;"	e	enum:insn_rcond
COND_UGE	opcodes/xc16x-desc.h	/^ , COND_EQ = 2, COND_NE = 3, COND_ULT = 8, COND_UGE = 9$/;"	e	enum:insn_rcond
COND_UGT	opcodes/xc16x-desc.h	/^ , COND_SLT = 12, COND_SGE = 13, COND_UGT = 14, COND_ULE = 15$/;"	e	enum:insn_rcond
COND_ULE	opcodes/xc16x-desc.h	/^ , COND_SLT = 12, COND_SGE = 13, COND_UGT = 14, COND_ULE = 15$/;"	e	enum:insn_rcond
COND_ULT	opcodes/xc16x-desc.h	/^ , COND_EQ = 2, COND_NE = 3, COND_ULT = 8, COND_UGE = 9$/;"	e	enum:insn_rcond
COND_UNCOND	opcodes/arm-dis.c	3289;"	d	file:
COND_V	opcodes/xc16x-desc.h	/^ , COND_V = 4, COND_NV = 5, COND_N = 6, COND_NN = 7$/;"	e	enum:insn_rcond
COND_VC	include/opcode/metag.h	/^  COND_VC,$/;"	e	enum:cond_code
COND_VS	include/opcode/metag.h	/^  COND_VS,$/;"	e	enum:cond_code
COND_Z	opcodes/xc16x-desc.h	/^  COND_UC = 0, COND_NET = 1, COND_Z = 2, COND_NE_NZ = 3$/;"	e	enum:insn_rcond
CONFIG_ATTR	opcodes/mep-desc.h	/^} CONFIG_ATTR;$/;"	t	typeref:enum:config_attr
CONFIG_DEFAULT	opcodes/mep-desc.h	/^  CONFIG_NONE, CONFIG_DEFAULT$/;"	e	enum:config_attr
CONFIG_NONE	opcodes/mep-desc.h	/^  CONFIG_NONE, CONFIG_DEFAULT$/;"	e	enum:config_attr
CONFLICT_LIST	bfd/elf32-arc.c	33;"	d	file:
CONFLICT_LIST	include/opcode/arc-attrs.h	/^unsigned CONFLICT_LIST [] = {$/;"	v
CONFLICT_LIST	include/opcode/arc-attrs.h	57;"	d
CONSERVATIVE_14BIT_S1	bfd/elf32-nds32.c	137;"	d	file:
CONSERVATIVE_15BIT	bfd/elf32-nds32.c	142;"	d	file:
CONSERVATIVE_15BIT_S1	bfd/elf32-nds32.c	143;"	d	file:
CONSERVATIVE_15BIT_S2	bfd/elf32-nds32.c	144;"	d	file:
CONSERVATIVE_16BIT_S1	bfd/elf32-nds32.c	138;"	d	file:
CONSERVATIVE_19BIT	bfd/elf32-nds32.c	145;"	d	file:
CONSERVATIVE_20BIT	bfd/elf32-nds32.c	146;"	d	file:
CONSERVATIVE_24BIT_S1	bfd/elf32-nds32.c	139;"	d	file:
CONSERVATIVE_8BIT_S1	bfd/elf32-nds32.c	136;"	d	file:
CONST16_TARGET_REG_OPERAND	bfd/elf32-xtensa.c	4684;"	d	file:
CONSTEXPR	include/ansidecl.h	326;"	d
CONSTEXPR	include/ansidecl.h	328;"	d
CONST_16	include/opcode/h8300.h	/^  CONST_16 =    0x1100,$/;"	e	enum:h8_flags
CONST_2	include/opcode/h8300.h	/^  CONST_2 =     0x0E00,$/;"	e	enum:h8_flags
CONST_4	include/opcode/h8300.h	/^  CONST_4 =     0x0F00,$/;"	e	enum:h8_flags
CONST_8	include/opcode/h8300.h	/^  CONST_8 =     0x1000,$/;"	e	enum:h8_flags
CONST_ATTRIBUTE	sim/ppc/cpu.h	40;"	d
CONST_STRNEQ	bfd/bfd-in.h	67;"	d
CONST_STRNEQ	bfd/bfd-in2.h	74;"	d
CONST_TBL_ai4c_0	bfd/xtensa-modules.c	/^static const unsigned CONST_TBL_ai4c_0[] = {$/;"	v	file:
CONST_TBL_b4c_0	bfd/xtensa-modules.c	/^static const unsigned CONST_TBL_b4c_0[] = {$/;"	v	file:
CONST_TBL_b4cu_0	bfd/xtensa-modules.c	/^static const unsigned CONST_TBL_b4cu_0[] = {$/;"	v	file:
CONS_PREFIX	bfd/linker.c	1521;"	d	file:
CONS_PREFIX_LEN	bfd/linker.c	1522;"	d	file:
CONTEXT_DEBUGGER_DR	gdb/windows-nat.c	168;"	d	file:
CONTEXT_EXTENDED_REGISTERS	gdb/gdbserver/win32-i386-low.c	30;"	d	file:
CONTEXT_EXTENDED_REGISTERS	gdb/windows-nat.c	165;"	d	file:
CONTEXT_FLOATING_POINT	gdb/gdbserver/win32-arm-low.c	22;"	d	file:
CONTINUATIONS_H	gdb/continuations.h	21;"	d
CONTROL	gdb/go32-nat.c	801;"	d	file:
CONTROL	include/opcode/arc.h	/^  CONTROL,$/;"	e	enum:__anon1255
CONTTYPE	zlib/contrib/untgz/untgz.c	50;"	d	file:
CONVDISI	sim/common/cgen-utils.c	/^CONVDISI (val)$/;"	f
CONVERT	include/opcode/pyr.h	94;"	d
CONVERT_CONDITION_CALL	bfd/elf32-nds32.c	8870;"	d	file:
CONVHIDI	sim/common/cgen-utils.c	/^CONVHIDI (val)$/;"	f
CONVSIDI	sim/common/cgen-utils.c	/^CONVSIDI (val)$/;"	f
COP0_BADVADDR	sim/mips/sim-main.h	431;"	d
COP0_GPR	sim/mips/sim-main.h	430;"	d
COP2_FUNCTIONS	opcodes/iq2000-desc.h	/^} COP2_FUNCTIONS;$/;"	t	typeref:enum:cop2_functions
COP3_CAM_FUNCTIONS	opcodes/iq2000-desc.h	/^} COP3_CAM_FUNCTIONS;$/;"	t	typeref:enum:cop3_cam_functions
COPMEM_INST	opcodes/crx-opc.c	534;"	d	file:
COPS_ARG	opcodes/crx-dis.c	/^    COPS_ARG$/;"	e	enum:REG_ARG_TYPE	file:
COPS_REG_INS	include/opcode/crx.h	168;"	d
COPY	zlib/gzguts.h	166;"	d
COPY	zlib/inflate.h	/^        COPY,       \/* i\/o: waiting for input or output to copy stored block *\/$/;"	e	enum:__anon979
COPYRIGHT_AUX_ID	include/som/aout.h	86;"	d
COPY_	zlib/inflate.h	/^        COPY_,      \/* i\/o: same as COPY below, but only first time in *\/$/;"	e	enum:__anon979
COPY_FIELD_TO_BUF	gdb/gdbserver/tracepoint.c	465;"	d	file:
COPY_INPUT_RELOC_P	bfd/elfxx-x86.h	147;"	d
COPY_REG	gdb/ia64-linux-nat.c	451;"	d	file:
COPY_SF_PTR	gdb/symfile-debug.c	609;"	d	file:
COPY_SF_PTR	gdb/symfile-debug.c	630;"	d	file:
COPY_VA_INT	libiberty/_doprnt.c	42;"	d	file:
COP_ARG	opcodes/crx-dis.c	/^    COP_ARG,$/;"	e	enum:REG_ARG_TYPE	file:
COP_BRANCH_INS	include/opcode/crx.h	166;"	d
COP_CM128_3FUNCTIONS	opcodes/iq2000-desc.h	/^} COP_CM128_3FUNCTIONS;$/;"	t	typeref:enum:cop_cm128_3functions
COP_CM128_4FUNCTIONS	opcodes/iq2000-desc.h	/^} COP_CM128_4FUNCTIONS;$/;"	t	typeref:enum:cop_cm128_4functions
COP_EVENT	sim/m68hc11/dv-m68hc11tim.c	/^  COP_EVENT,$/;"	e	enum:event_type	file:
COP_FUNCTIONS	opcodes/iq2000-desc.h	/^} COP_FUNCTIONS;$/;"	t	typeref:enum:cop_functions
COP_INST	opcodes/crx-opc.c	516;"	d	file:
COP_LD	sim/mips/sim-main.h	702;"	d
COP_LW	sim/mips/sim-main.h	700;"	d
COP_REG_INS	include/opcode/crx.h	167;"	d
COP_SD	sim/mips/sim-main.h	706;"	d
COP_SW	sim/mips/sim-main.h	704;"	d
COP_Usable	sim/mips/sim-main.h	693;"	d
CORE	opcodes/aarch64-tbl.h	2163;"	d
COREFILTER_ANON_PRIVATE	gdb/linux-tdep.c	/^    COREFILTER_ANON_PRIVATE = 1 << 0,$/;"	e	enum:filter_flag	file:
COREFILTER_ANON_SHARED	gdb/linux-tdep.c	/^    COREFILTER_ANON_SHARED = 1 << 1,$/;"	e	enum:filter_flag	file:
COREFILTER_ELF_HEADERS	gdb/linux-tdep.c	/^    COREFILTER_ELF_HEADERS = 1 << 4,$/;"	e	enum:filter_flag	file:
COREFILTER_HUGETLB_PRIVATE	gdb/linux-tdep.c	/^    COREFILTER_HUGETLB_PRIVATE = 1 << 5,$/;"	e	enum:filter_flag	file:
COREFILTER_HUGETLB_SHARED	gdb/linux-tdep.c	/^    COREFILTER_HUGETLB_SHARED = 1 << 6,$/;"	e	enum:filter_flag	file:
COREFILTER_MAPPED_PRIVATE	gdb/linux-tdep.c	/^    COREFILTER_MAPPED_PRIVATE = 1 << 2,$/;"	e	enum:filter_flag	file:
COREFILTER_MAPPED_SHARED	gdb/linux-tdep.c	/^    COREFILTER_MAPPED_SHARED = 1 << 3,$/;"	e	enum:filter_flag	file:
CORELOW_PID	gdb/corelow.c	166;"	d	file:
CORE_ADDR	gdb/common/common-types.h	/^typedef bfd_vma CORE_ADDR;$/;"	t
CORE_ADDR	gdb/common/common-types.h	/^typedef unsigned long long CORE_ADDR;$/;"	t
CORE_ADDR	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef unsigned long CORE_ADDR;$/;"	t	file:
CORE_ADDR	opcodes/hppa-dis.c	/^typedef unsigned int CORE_ADDR;$/;"	t	file:
CORE_ADDR_MAX	gdb/common/common-types.h	59;"	d
CORE_ANON_SHMEM	bfd/hpux-core.c	83;"	d	file:
CORE_COMMONSZ	bfd/rs6000-core.c	271;"	d	file:
CORE_COMMONSZ	bfd/rs6000-core.c	274;"	d	file:
CORE_DEVICE	sim/bfin/machs.c	1404;"	d	file:
CORE_DUMPXX_VERSION	bfd/rs6000-core.c	153;"	d	file:
CORE_DUMPXX_VERSION	include/coff/rs6000.h	342;"	d
CORE_DUMPX_VERSION	include/coff/rs6000.h	341;"	d
CORE_FILE_P	bfd/coff-rs6000.c	85;"	d	file:
CORE_FILE_P	bfd/coff-rs6000.c	95;"	d	file:
CORE_FILE_P	bfd/coff64-rs6000.c	249;"	d	file:
CORE_FILE_P	bfd/coff64-rs6000.c	259;"	d	file:
CORE_INLINE	sim/ppc/std-config.h	480;"	d
CORE_INSN	opcodes/aarch64-tbl.h	2190;"	d
CORE_NEW	bfd/rs6000-core.c	138;"	d	file:
CORE_NEW	bfd/rs6000-core.c	140;"	d	file:
CORE_NEW	bfd/rs6000-core.c	143;"	d	file:
CORE_VERSION_1	bfd/rs6000-core.c	82;"	d	file:
COR_MAGIC	bfd/aix386-core.c	46;"	d	file:
COUNT	gdb/ser-go32.c	160;"	d	file:
COUNT	gdb/ser-go32.c	162;"	d	file:
COUNT	sim/m32c/mem.c	71;"	d	file:
COUNT	sim/rx/mem.c	55;"	d	file:
COUNTDOWN_PORT	sim/common/dv-pal.c	/^  COUNTDOWN_PORT,$/;"	e	enum:__anon657	file:
COUNTOF	gdb/gdbserver/gdbreplay.c	63;"	d	file:
COUNTOF	gdb/gdbserver/win32-low.c	59;"	d	file:
COUNT_INSNS_IN_SLOT	sim/frv/frv-sim.h	858;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	130;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	136;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	1570;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	165;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	1755;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	223;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	287;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	295;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	301;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	307;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	316;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	746;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	775;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	857;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	907;"	d
COUNT_LEADING_ZEROS_0	include/longlong.h	968;"	d
COUNT_TIME	gdb/testsuite/gdb.threads/tid-reuse.c	120;"	d	file:
CP	opcodes/micromips-opc.c	238;"	d	file:
CP	opcodes/mips-opc.c	253;"	d	file:
CP0_operation	sim/mips/sim-main.h	/^} CP0_operation;$/;"	t	typeref:enum:__anon846
CP14R0_CCD	sim/arm/armdefs.h	/^  ARMword CP14R0_CCD;		\/* used to count 64 clock cycles with CP14 R0 bit$/;"	m	struct:ARMul_State
CP1_H	sim/mips/cp1.h	24;"	d
CPC_REG_MASK	include/opcode/metag.h	2071;"	d
CPData	sim/arm/armdefs.h	/^  unsigned char *CPData[16];	\/* Coprocessor data *\/$/;"	m	struct:ARMul_State
CPENC	opcodes/aarch64-opc.c	3646;"	d	file:
CPENS	opcodes/aarch64-opc.c	3651;"	d	file:
CPEN_	opcodes/aarch64-opc.c	3649;"	d	file:
CPExit	sim/arm/armdefs.h	/^  ARMul_CPExits *CPExit[16];	\/* coprocessor finalisers *\/$/;"	m	struct:ARMul_State
CPFunction	readline/rltypedefs.h	/^typedef char *CPFunction ();$/;"	t
CPHA	sim/bfin/dv-bfin_spi.h	36;"	d
CPInit	sim/arm/armdefs.h	/^  ARMul_CPInits *CPInit[16];	\/* coprocessor initialisers *\/$/;"	m	struct:ARMul_State
CPLB_DA0ACC	sim/bfin/dv-bfin_mmu.h	47;"	d
CPLB_DA0ACC	sim/testsuite/sim/bfin/test.h	110;"	d
CPLB_DIRTY	sim/bfin/dv-bfin_mmu.h	48;"	d
CPLB_L1SRAM	sim/bfin/dv-bfin_mmu.h	46;"	d
CPLB_L1SRAM	sim/testsuite/sim/bfin/test.h	109;"	d
CPLB_L1_CACHABLE	sim/testsuite/sim/bfin/test.h	87;"	d
CPLB_L1_CHBL	sim/bfin/dv-bfin_mmu.h	49;"	d
CPLB_SUPV_WR	sim/bfin/dv-bfin_mmu.h	45;"	d
CPLB_USER_RD	sim/bfin/dv-bfin_mmu.h	42;"	d
CPLB_USER_RO	sim/testsuite/sim/bfin/test.h	88;"	d
CPLB_USER_RW	sim/bfin/dv-bfin_mmu.h	44;"	d
CPLB_USER_RW	sim/testsuite/sim/bfin/test.h	103;"	d
CPLB_USER_WR	sim/bfin/dv-bfin_mmu.h	43;"	d
CPLB_VALID	sim/bfin/dv-bfin_mmu.h	41;"	d
CPLB_WT	sim/bfin/dv-bfin_mmu.h	50;"	d
CPLUS_FAKE_CHILD	gdb/varobj.h	171;"	d
CPLUS_MARKER	libiberty/cplus-dem.c	96;"	d	file:
CPNum	sim/arm/armemu.h	373;"	d
CPOL	sim/bfin/dv-bfin_spi.h	37;"	d
CPOS6a	opcodes/ia64-opc.h	94;"	d
CPOS6b	opcodes/ia64-opc.h	95;"	d
CPOS6c	opcodes/ia64-opc.h	96;"	d
CPPFILES	zlib/nintendods/Makefile	/^CPPFILES	:=	$(foreach dir,$(SOURCES),$(notdir $(wildcard $(dir)\/*.cpp)))$/;"	m
CPPFunction	readline/rltypedefs.h	/^typedef char **CPPFunction ();$/;"	t
CPRA_REG	sim/mips/dv-tx3904tmr.c	/^  CPRA_REG = 2,$/;"	e	enum:__anon849	file:
CPRB	opcodes/alpha-opc.c	234;"	d	file:
CPRB_REG	sim/mips/dv-tx3904tmr.c	/^  CPRB_REG = 3,$/;"	e	enum:__anon849	file:
CPR_NAMES	opcodes/frv-desc.h	/^} CPR_NAMES;$/;"	t	typeref:enum:cpr_names
CPRead	sim/arm/armdefs.h	/^  ARMul_CPReads *CPRead[16];	\/* Read CP register *\/$/;"	m	struct:ARMul_State
CPRegWords	sim/arm/armdefs.h	/^  unsigned char const *CPRegWords[16];	\/* map of coprocessor register sizes *\/$/;"	m	struct:ARMul_State
CPS00	sim/bfin/dv-bfin_otp.h	37;"	d
CPS01	sim/bfin/dv-bfin_otp.h	38;"	d
CPS02	sim/bfin/dv-bfin_otp.h	39;"	d
CPS03	sim/bfin/dv-bfin_otp.h	40;"	d
CPS04	sim/bfin/dv-bfin_otp.h	41;"	d
CPS05	sim/bfin/dv-bfin_otp.h	42;"	d
CPS06	sim/bfin/dv-bfin_otp.h	43;"	d
CPS07	sim/bfin/dv-bfin_otp.h	44;"	d
CPSR	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
CPSR	sim/aarch64/sim-main.h	/^  uint32_t     CPSR;$/;"	m	struct:_sim_cpu
CPSR	sim/arm/armemu.h	166;"	d
CPSR	sim/arm/armemu.h	168;"	d
CPSR_ALL_FLAGS	sim/aarch64/cpustate.h	220;"	d
CPSR_T	gdb/arch/arm.h	92;"	d
CPTAKEABORT	sim/arm/armemu.h	245;"	d
CPTYPE_ATTR	opcodes/mep-desc.h	/^} CPTYPE_ATTR;$/;"	t	typeref:enum:cptype_attr
CPTYPE_CP_DATA_BUS_INT	opcodes/mep-desc.h	/^  CPTYPE_CP_DATA_BUS_INT, CPTYPE_VECT, CPTYPE_V2SI, CPTYPE_V4HI$/;"	e	enum:cptype_attr
CPTYPE_V2SI	opcodes/mep-desc.h	/^  CPTYPE_CP_DATA_BUS_INT, CPTYPE_VECT, CPTYPE_V2SI, CPTYPE_V4HI$/;"	e	enum:cptype_attr
CPTYPE_V2USI	opcodes/mep-desc.h	/^ , CPTYPE_V8QI, CPTYPE_V2USI, CPTYPE_V4UHI, CPTYPE_V8UQI$/;"	e	enum:cptype_attr
CPTYPE_V4HI	opcodes/mep-desc.h	/^  CPTYPE_CP_DATA_BUS_INT, CPTYPE_VECT, CPTYPE_V2SI, CPTYPE_V4HI$/;"	e	enum:cptype_attr
CPTYPE_V4UHI	opcodes/mep-desc.h	/^ , CPTYPE_V8QI, CPTYPE_V2USI, CPTYPE_V4UHI, CPTYPE_V8UQI$/;"	e	enum:cptype_attr
CPTYPE_V8QI	opcodes/mep-desc.h	/^ , CPTYPE_V8QI, CPTYPE_V2USI, CPTYPE_V4UHI, CPTYPE_V8UQI$/;"	e	enum:cptype_attr
CPTYPE_V8UQI	opcodes/mep-desc.h	/^ , CPTYPE_V8QI, CPTYPE_V2USI, CPTYPE_V4UHI, CPTYPE_V8UQI$/;"	e	enum:cptype_attr
CPTYPE_VECT	opcodes/mep-desc.h	/^  CPTYPE_CP_DATA_BUS_INT, CPTYPE_VECT, CPTYPE_V2SI, CPTYPE_V4HI$/;"	e	enum:cptype_attr
CPU	sim/common/cgen-cpu.h	103;"	d
CPU	sim/microblaze/microblaze.h	27;"	d
CPU	sim/mips/cp1.c	46;"	d	file:
CPU	sim/mips/dv-tx3904cpu.c	146;"	d	file:
CPU	sim/mips/dv-tx3904cpu.c	193;"	d	file:
CPU	sim/mips/interp.c	67;"	d	file:
CPU	sim/mips/m16run.c	27;"	d	file:
CPU	sim/mips/mdmx.c	26;"	d	file:
CPU	sim/mips/micromipsrun.c	38;"	d	file:
CPU2DATA	sim/iq2000/sim-main.h	69;"	d
CPU2INSN	sim/iq2000/sim-main.h	71;"	d
CPU32_PLT_ENTRY_SIZE	bfd/elf32-m68k.c	590;"	d	file:
CPUID	include/opcode/convex.h	64;"	d
CPUID_R3	opcodes/ia64-opc.h	75;"	d
CPUM_REG	sim/mn10300/dv-mn103cpu.c	/^  CPUM_REG,$/;"	e	enum:mn103cpu_regs	file:
CPUREG_FETCH_FN	sim/common/sim-cpu.h	/^typedef int (CPUREG_FETCH_FN) (sim_cpu *, int, unsigned char *, int);$/;"	t
CPUREG_STORE_FN	sim/common/sim-cpu.h	/^typedef int (CPUREG_STORE_FN) (sim_cpu *, int, unsigned char *, int);$/;"	t
CPUTYPE_ARM	gdb/nto-tdep.h	/^  CPUTYPE_ARM,$/;"	e	enum:__anon1804
CPUTYPE_MIPS	gdb/nto-tdep.h	/^  CPUTYPE_MIPS,$/;"	e	enum:__anon1804
CPUTYPE_PPC	gdb/nto-tdep.h	/^  CPUTYPE_PPC,$/;"	e	enum:__anon1804
CPUTYPE_SH	gdb/nto-tdep.h	/^  CPUTYPE_SH,$/;"	e	enum:__anon1804
CPUTYPE_SPARE	gdb/nto-tdep.h	/^  CPUTYPE_SPARE,$/;"	e	enum:__anon1804
CPUTYPE_UNKNOWN	gdb/nto-tdep.h	/^  CPUTYPE_UNKNOWN$/;"	e	enum:__anon1804
CPUTYPE_X86	gdb/nto-tdep.h	/^  CPUTYPE_X86,$/;"	e	enum:__anon1804
CPU_287_FLAGS	opcodes/i386-init.h	277;"	d
CPU_387_FLAGS	opcodes/i386-init.h	285;"	d
CPU_3DNOWA_FLAGS	opcodes/i386-init.h	589;"	d
CPU_3DNOW_FLAGS	opcodes/i386-init.h	581;"	d
CPU_687_FLAGS	opcodes/i386-init.h	293;"	d
CPU_8087_FLAGS	opcodes/i386-init.h	269;"	d
CPU_ABM_FLAGS	opcodes/i386-init.h	621;"	d
CPU_ADX_FLAGS	opcodes/i386-init.h	789;"	d
CPU_AES_FLAGS	opcodes/i386-init.h	413;"	d
CPU_AMDFAM10_FLAGS	opcodes/i386-init.h	197;"	d
CPU_ANY_287_FLAGS	opcodes/i386-init.h	1021;"	d
CPU_ANY_387_FLAGS	opcodes/i386-init.h	1029;"	d
CPU_ANY_687_FLAGS	opcodes/i386-init.h	1037;"	d
CPU_ANY_AVX2_FLAGS	opcodes/i386-init.h	1109;"	d
CPU_ANY_AVX512BW_FLAGS	opcodes/i386-init.h	1157;"	d
CPU_ANY_AVX512CD_FLAGS	opcodes/i386-init.h	1125;"	d
CPU_ANY_AVX512DQ_FLAGS	opcodes/i386-init.h	1149;"	d
CPU_ANY_AVX512ER_FLAGS	opcodes/i386-init.h	1133;"	d
CPU_ANY_AVX512F_FLAGS	opcodes/i386-init.h	1117;"	d
CPU_ANY_AVX512IFMA_FLAGS	opcodes/i386-init.h	1173;"	d
CPU_ANY_AVX512PF_FLAGS	opcodes/i386-init.h	1141;"	d
CPU_ANY_AVX512VBMI_FLAGS	opcodes/i386-init.h	1181;"	d
CPU_ANY_AVX512VL_FLAGS	opcodes/i386-init.h	1165;"	d
CPU_ANY_AVX512_4FMAPS_FLAGS	opcodes/i386-init.h	1189;"	d
CPU_ANY_AVX512_4VNNIW_FLAGS	opcodes/i386-init.h	1197;"	d
CPU_ANY_AVX512_BITALG_FLAGS	opcodes/i386-init.h	1245;"	d
CPU_ANY_AVX512_VBMI2_FLAGS	opcodes/i386-init.h	1229;"	d
CPU_ANY_AVX512_VNNI_FLAGS	opcodes/i386-init.h	1237;"	d
CPU_ANY_AVX512_VPOPCNTDQ_FLAGS	opcodes/i386-init.h	1205;"	d
CPU_ANY_AVX_FLAGS	opcodes/i386-init.h	1101;"	d
CPU_ANY_IBT_FLAGS	opcodes/i386-init.h	1213;"	d
CPU_ANY_MMX_FLAGS	opcodes/i386-init.h	1045;"	d
CPU_ANY_MOVDIR64B_FLAGS	opcodes/i386-init.h	1261;"	d
CPU_ANY_MOVDIRI_FLAGS	opcodes/i386-init.h	1253;"	d
CPU_ANY_SHSTK_FLAGS	opcodes/i386-init.h	1221;"	d
CPU_ANY_SSE2_FLAGS	opcodes/i386-init.h	1061;"	d
CPU_ANY_SSE3_FLAGS	opcodes/i386-init.h	1069;"	d
CPU_ANY_SSE4_1_FLAGS	opcodes/i386-init.h	1085;"	d
CPU_ANY_SSE4_2_FLAGS	opcodes/i386-init.h	1093;"	d
CPU_ANY_SSE_FLAGS	opcodes/i386-init.h	1053;"	d
CPU_ANY_SSSE3_FLAGS	opcodes/i386-init.h	1077;"	d
CPU_ANY_X87_FLAGS	opcodes/i386-init.h	1013;"	d
CPU_ATHLON_FLAGS	opcodes/i386-init.h	181;"	d
CPU_AVX2_FLAGS	opcodes/i386-init.h	637;"	d
CPU_AVX512BW_FLAGS	opcodes/i386-init.h	685;"	d
CPU_AVX512CD_FLAGS	opcodes/i386-init.h	653;"	d
CPU_AVX512DQ_FLAGS	opcodes/i386-init.h	677;"	d
CPU_AVX512ER_FLAGS	opcodes/i386-init.h	661;"	d
CPU_AVX512F_FLAGS	opcodes/i386-init.h	645;"	d
CPU_AVX512IFMA_FLAGS	opcodes/i386-init.h	701;"	d
CPU_AVX512PF_FLAGS	opcodes/i386-init.h	669;"	d
CPU_AVX512VBMI_FLAGS	opcodes/i386-init.h	709;"	d
CPU_AVX512VL_FLAGS	opcodes/i386-init.h	693;"	d
CPU_AVX512_4FMAPS_FLAGS	opcodes/i386-init.h	717;"	d
CPU_AVX512_4VNNIW_FLAGS	opcodes/i386-init.h	725;"	d
CPU_AVX512_BITALG_FLAGS	opcodes/i386-init.h	757;"	d
CPU_AVX512_VBMI2_FLAGS	opcodes/i386-init.h	741;"	d
CPU_AVX512_VNNI_FLAGS	opcodes/i386-init.h	749;"	d
CPU_AVX512_VPOPCNTDQ_FLAGS	opcodes/i386-init.h	733;"	d
CPU_AVX_FLAGS	opcodes/i386-init.h	629;"	d
CPU_BDVER1_FLAGS	opcodes/i386-init.h	205;"	d
CPU_BDVER2_FLAGS	opcodes/i386-init.h	213;"	d
CPU_BDVER3_FLAGS	opcodes/i386-init.h	221;"	d
CPU_BDVER4_FLAGS	opcodes/i386-init.h	229;"	d
CPU_BMI2_FLAGS	opcodes/i386-init.h	533;"	d
CPU_BMI_FLAGS	opcodes/i386-init.h	461;"	d
CPU_BTVER1_FLAGS	opcodes/i386-init.h	253;"	d
CPU_BTVER2_FLAGS	opcodes/i386-init.h	261;"	d
CPU_BUS_ERROR_VEC	gdb/stubs/sh-stub.c	239;"	d	file:
CPU_CGEN_HW	sim/cris/cpuv10.h	122;"	d
CPU_CGEN_HW	sim/cris/cpuv32.h	229;"	d
CPU_CGEN_HW	sim/frv/cpu.h	161;"	d
CPU_CGEN_HW	sim/iq2000/cpu.h	64;"	d
CPU_CGEN_HW	sim/lm32/cpu.h	57;"	d
CPU_CGEN_HW	sim/m32r/cpu.h	90;"	d
CPU_CGEN_HW	sim/m32r/cpu2.h	97;"	d
CPU_CGEN_HW	sim/m32r/cpux.h	97;"	d
CPU_CGEN_HW	sim/or1k/cpu.h	71;"	d
CPU_CGEN_HW	sim/sh64/cpu.h	126;"	d
CPU_CLDEMOTE_FLAGS	opcodes/i386-init.h	989;"	d
CPU_CLFLUSHOPT_FLAGS	opcodes/i386-init.h	837;"	d
CPU_CLFLUSH_FLAGS	opcodes/i386-init.h	301;"	d
CPU_CLWB_FLAGS	opcodes/i386-init.h	877;"	d
CPU_CLZERO_FLAGS	opcodes/i386-init.h	885;"	d
CPU_CORE	sim/common/sim-cpu.h	65;"	d
CPU_CORE2_FLAGS	opcodes/i386-init.h	149;"	d
CPU_COREI7_FLAGS	opcodes/i386-init.h	157;"	d
CPU_CORE_FLAGS	opcodes/i386-init.h	141;"	d
CPU_CPU_DESC	sim/common/cgen-cpu.h	78;"	d
CPU_CRISV10F_H	sim/cris/cpuv10.h	25;"	d
CPU_CRISV32F_H	sim/cris/cpuv32.h	25;"	d
CPU_CRIS_DELIVER_INTERRUPT	sim/cris/sim-main.h	123;"	d
CPU_CRIS_MISC_PROFILE	sim/cris/sim-main.h	114;"	d
CPU_CRIS_PREV_MISC_PROFILE	sim/cris/sim-main.h	119;"	d
CPU_CX16_FLAGS	opcodes/i386-init.h	485;"	d
CPU_DATA_CACHE	sim/frv/sim-main.h	85;"	d
CPU_DEBUG_FILE	sim/common/sim-cpu.h	97;"	d
CPU_DEBUG_FLAGS	sim/common/sim-cpu.h	89;"	d
CPU_DEBUG_STATE	sim/frv/sim-main.h	91;"	d
CPU_DISASSEMBLER	sim/common/cgen-cpu.h	90;"	d
CPU_ELF_FLAGS	sim/frv/sim-main.h	107;"	d
CPU_EPT_FLAGS	opcodes/i386-init.h	501;"	d
CPU_F16C_FLAGS	opcodes/i386-init.h	525;"	d
CPU_FAST_ENGINE_FN	sim/common/cgen-cpu.h	45;"	d
CPU_FMA4_FLAGS	opcodes/i386-init.h	437;"	d
CPU_FMA_FLAGS	opcodes/i386-init.h	429;"	d
CPU_FRVBF_H	sim/frv/cpu.h	25;"	d
CPU_FSGSBASE_FLAGS	opcodes/i386-init.h	509;"	d
CPU_FULL_ENGINE_FN	sim/common/cgen-cpu.h	47;"	d
CPU_GENERIC32_FLAGS	opcodes/i386-init.h	29;"	d
CPU_GENERIC64_FLAGS	opcodes/i386-init.h	37;"	d
CPU_GET_IDATA	sim/common/cgen-cpu.h	82;"	d
CPU_GFNI_FLAGS	opcodes/i386-init.h	941;"	d
CPU_HLE_FLAGS	opcodes/i386-init.h	549;"	d
CPU_I186_FLAGS	opcodes/i386-init.h	53;"	d
CPU_I286_FLAGS	opcodes/i386-init.h	61;"	d
CPU_I386_FLAGS	opcodes/i386-init.h	69;"	d
CPU_I486_FLAGS	opcodes/i386-init.h	77;"	d
CPU_I586_FLAGS	opcodes/i386-init.h	85;"	d
CPU_I686_FLAGS	opcodes/i386-init.h	93;"	d
CPU_IAMCU_FLAGS	opcodes/i386-init.h	781;"	d
CPU_IBT_FLAGS	opcodes/i386-init.h	925;"	d
CPU_IDESC	sim/common/cgen-cpu.h	63;"	d
CPU_IDESC_READ_INIT_P	sim/common/cgen-cpu.h	68;"	d
CPU_IDESC_SEM_INIT_P	sim/common/cgen-cpu.h	72;"	d
CPU_IDESC_WRITE_INIT_P	sim/common/cgen-cpu.h	70;"	d
CPU_INDEX	sim/common/sim-cpu.h	53;"	d
CPU_INLINE	sim/ppc/std-config.h	466;"	d
CPU_INSN_CACHE	sim/frv/sim-main.h	82;"	d
CPU_INSN_COUNT	sim/common/cgen-cpu.h	41;"	d
CPU_INSN_NAME	sim/common/sim-cpu.h	73;"	d
CPU_INSN_NAME_FN	sim/common/sim-cpu.h	/^typedef const char * (CPU_INSN_NAME_FN) (sim_cpu *, int);$/;"	t
CPU_INTERAPTIV_MR2	include/opcode/mips.h	1375;"	d
CPU_INVPCID_FLAGS	opcodes/i386-init.h	565;"	d
CPU_IQ2000BF_H	sim/iq2000/cpu.h	25;"	d
CPU_K1OM_FLAGS	opcodes/i386-init.h	773;"	d
CPU_K6_2_FLAGS	opcodes/i386-init.h	173;"	d
CPU_K6_FLAGS	opcodes/i386-init.h	165;"	d
CPU_K8_FLAGS	opcodes/i386-init.h	189;"	d
CPU_L1OM_FLAGS	opcodes/i386-init.h	765;"	d
CPU_LM32BF_H	sim/lm32/cpu.h	25;"	d
CPU_LOAD_ADDRESS	sim/frv/sim-main.h	94;"	d
CPU_LOAD_LENGTH	sim/frv/sim-main.h	97;"	d
CPU_LOAD_LOCK	sim/frv/sim-main.h	101;"	d
CPU_LOAD_SIGNED	sim/frv/sim-main.h	100;"	d
CPU_LOONGSON_2E	include/opcode/mips.h	1367;"	d
CPU_LOONGSON_2F	include/opcode/mips.h	1368;"	d
CPU_LOONGSON_3A	include/opcode/mips.h	1369;"	d
CPU_LWP_FLAGS	opcodes/i386-init.h	453;"	d
CPU_LZCNT_FLAGS	opcodes/i386-init.h	541;"	d
CPU_M16C	sim/m32c/cpu.h	34;"	d
CPU_M32C	sim/m32c/cpu.h	36;"	d
CPU_M32CM	sim/m32c/cpu.h	35;"	d
CPU_M32R2F_H	sim/m32r/cpu2.h	25;"	d
CPU_M32RBF_H	sim/m32r/cpu.h	25;"	d
CPU_M32RXF_H	sim/m32r/cpux.h	25;"	d
CPU_M32R_MISC_PROFILE	sim/m32r/sim-main.h	32;"	d
CPU_M6811	sim/m68hc11/sim-main.h	/^  CPU_M6811,$/;"	e	enum:cpu_type
CPU_M6812	sim/m68hc11/sim-main.h	/^  CPU_M6812$/;"	e	enum:cpu_type
CPU_MACH	sim/common/sim-cpu.h	105;"	d
CPU_MAX_INSNS	sim/common/sim-cpu.h	69;"	d
CPU_MAX_SLICE_INSNS	sim/common/cgen-cpu.h	53;"	d
CPU_MIPS16	include/opcode/mips.h	1354;"	d
CPU_MIPS32	include/opcode/mips.h	1355;"	d
CPU_MIPS32R2	include/opcode/mips.h	1356;"	d
CPU_MIPS32R3	include/opcode/mips.h	1357;"	d
CPU_MIPS32R5	include/opcode/mips.h	1358;"	d
CPU_MIPS32R6	include/opcode/mips.h	1359;"	d
CPU_MIPS5	include/opcode/mips.h	1360;"	d
CPU_MIPS64	include/opcode/mips.h	1361;"	d
CPU_MIPS64R2	include/opcode/mips.h	1362;"	d
CPU_MIPS64R3	include/opcode/mips.h	1363;"	d
CPU_MIPS64R5	include/opcode/mips.h	1364;"	d
CPU_MIPS64R6	include/opcode/mips.h	1365;"	d
CPU_MMX_FLAGS	opcodes/i386-init.h	325;"	d
CPU_MODEL	sim/common/sim-cpu.h	108;"	d
CPU_MODEL_DATA	sim/common/sim-cpu.h	111;"	d
CPU_MODEL_NUM	sim/bfin/machs.h	24;"	d
CPU_MOVBE_FLAGS	opcodes/i386-init.h	477;"	d
CPU_MOVDIR64B_FLAGS	opcodes/i386-init.h	1005;"	d
CPU_MOVDIRI_FLAGS	opcodes/i386-init.h	997;"	d
CPU_MPX_FLAGS	opcodes/i386-init.h	821;"	d
CPU_MWAITX_FLAGS	opcodes/i386-init.h	893;"	d
CPU_NAME	sim/common/sim-cpu.h	57;"	d
CPU_NOCONA_FLAGS	opcodes/i386-init.h	133;"	d
CPU_NONE_FLAGS	opcodes/i386-init.h	45;"	d
CPU_NOP_FLAGS	opcodes/i386-init.h	309;"	d
CPU_OCTEON	include/opcode/mips.h	1370;"	d
CPU_OCTEON2	include/opcode/mips.h	1372;"	d
CPU_OCTEON3	include/opcode/mips.h	1373;"	d
CPU_OCTEONP	include/opcode/mips.h	1371;"	d
CPU_OPTIONS	sim/common/sim-cpu.h	61;"	d
CPU_OR1K32BF_H	sim/or1k/cpu.h	26;"	d
CPU_OR1K_MISC_PROFILE	sim/or1k/sim-main.h	48;"	d
CPU_OSPKE_FLAGS	opcodes/i386-init.h	901;"	d
CPU_P2_FLAGS	opcodes/i386-init.h	109;"	d
CPU_P3_FLAGS	opcodes/i386-init.h	117;"	d
CPU_P4_FLAGS	opcodes/i386-init.h	125;"	d
CPU_PADLOCK_FLAGS	opcodes/i386-init.h	597;"	d
CPU_PA_RISC1_0	bfd/som.c	47;"	d	file:
CPU_PA_RISC1_1	bfd/som.c	51;"	d	file:
CPU_PA_RISC2_0	bfd/som.c	55;"	d	file:
CPU_PBB_BR_NPC	sim/common/cgen-scache.h	77;"	d
CPU_PBB_BR_TYPE	sim/common/cgen-scache.h	74;"	d
CPU_PCLMUL_FLAGS	opcodes/i386-init.h	421;"	d
CPU_PCONFIG_FLAGS	opcodes/i386-init.h	973;"	d
CPU_PC_FETCH	sim/common/sim-cpu.h	119;"	d
CPU_PC_GET	sim/common/sim-cpu.h	143;"	d
CPU_PC_SET	sim/common/sim-cpu.h	144;"	d
CPU_PC_STORE	sim/common/sim-cpu.h	121;"	d
CPU_PENTIUMPRO_FLAGS	opcodes/i386-init.h	101;"	d
CPU_PREFETCHWT1_FLAGS	opcodes/i386-init.h	861;"	d
CPU_PRFCHW_FLAGS	opcodes/i386-init.h	805;"	d
CPU_PROFILE_DATA	sim/common/sim-cpu.h	101;"	d
CPU_PROFILE_FLAGS	sim/common/sim-profile.h	232;"	d
CPU_PROFILE_STATE	sim/frv/sim-main.h	88;"	d
CPU_PTWRITE_FLAGS	opcodes/i386-init.h	917;"	d
CPU_R10000	include/opcode/mips.h	1350;"	d
CPU_R12000	include/opcode/mips.h	1351;"	d
CPU_R14000	include/opcode/mips.h	1352;"	d
CPU_R16000	include/opcode/mips.h	1353;"	d
CPU_R3000	include/opcode/mips.h	1331;"	d
CPU_R3900	include/opcode/mips.h	1332;"	d
CPU_R4000	include/opcode/mips.h	1333;"	d
CPU_R4010	include/opcode/mips.h	1334;"	d
CPU_R4111	include/opcode/mips.h	1336;"	d
CPU_R4300	include/opcode/mips.h	1338;"	d
CPU_R4400	include/opcode/mips.h	1339;"	d
CPU_R4600	include/opcode/mips.h	1340;"	d
CPU_R4650	include/opcode/mips.h	1341;"	d
CPU_R5000	include/opcode/mips.h	1342;"	d
CPU_R5900	include/opcode/mips.h	1345;"	d
CPU_R6000	include/opcode/mips.h	1346;"	d
CPU_R8000	include/opcode/mips.h	1348;"	d
CPU_R8C	sim/m32c/cpu.h	33;"	d
CPU_RDPID_FLAGS	opcodes/i386-init.h	909;"	d
CPU_RDRND_FLAGS	opcodes/i386-init.h	517;"	d
CPU_RDSEED_FLAGS	opcodes/i386-init.h	797;"	d
CPU_RDTSCP_FLAGS	opcodes/i386-init.h	493;"	d
CPU_REGISTER_CONTROL	sim/frv/sim-main.h	76;"	d
CPU_REG_FETCH	sim/common/sim-cpu.h	115;"	d
CPU_REG_STORE	sim/common/sim-cpu.h	117;"	d
CPU_RESET_PORT	sim/m68hc11/dv-m68hc11.c	/^  CPU_RESET_PORT,$/;"	e	enum:__anon524	file:
CPU_RM7000	include/opcode/mips.h	1347;"	d
CPU_RM9000	include/opcode/mips.h	1349;"	d
CPU_RSTR_INVALIDATE	sim/frv/sim-main.h	104;"	d
CPU_RTM_FLAGS	opcodes/i386-init.h	557;"	d
CPU_RUNNING_P	sim/common/cgen-cpu.h	36;"	d
CPU_SB1	include/opcode/mips.h	1366;"	d
CPU_SCACHE	sim/common/cgen-scache.h	/^} CPU_SCACHE;$/;"	t	typeref:struct:cpu_scache
CPU_SCACHE_CACHE	sim/common/cgen-scache.h	42;"	d
CPU_SCACHE_CHAIN_LENGTHS	sim/common/cgen-scache.h	91;"	d
CPU_SCACHE_FULL_FLUSHES	sim/common/cgen-scache.h	94;"	d
CPU_SCACHE_HASH_MASK	sim/common/cgen-scache.h	102;"	d
CPU_SCACHE_HASH_TABLE	sim/common/cgen-scache.h	66;"	d
CPU_SCACHE_HITS	sim/common/cgen-scache.h	83;"	d
CPU_SCACHE_MAX_CHAIN_LENGTH	sim/common/cgen-scache.h	60;"	d
CPU_SCACHE_MISSES	sim/common/cgen-scache.h	84;"	d
CPU_SCACHE_NEXT_FREE	sim/common/cgen-scache.h	69;"	d
CPU_SCACHE_NUM_HASH_CHAINS	sim/common/cgen-scache.h	47;"	d
CPU_SCACHE_NUM_HASH_CHAIN_ENTRIES	sim/common/cgen-scache.h	53;"	d
CPU_SCACHE_PBB_BEGIN	sim/common/cgen-scache.h	63;"	d
CPU_SCACHE_SIZE	sim/common/cgen-scache.h	39;"	d
CPU_SE1_FLAGS	opcodes/i386-init.h	869;"	d
CPU_SH64_H	sim/sh64/cpu.h	25;"	d
CPU_SHA_FLAGS	opcodes/i386-init.h	829;"	d
CPU_SHSTK_FLAGS	opcodes/i386-init.h	933;"	d
CPU_SMAP_FLAGS	opcodes/i386-init.h	813;"	d
CPU_SMX_FLAGS	opcodes/i386-init.h	389;"	d
CPU_SSE2_FLAGS	opcodes/i386-init.h	341;"	d
CPU_SSE3_FLAGS	opcodes/i386-init.h	349;"	d
CPU_SSE4A_FLAGS	opcodes/i386-init.h	613;"	d
CPU_SSE4_1_FLAGS	opcodes/i386-init.h	365;"	d
CPU_SSE4_2_FLAGS	opcodes/i386-init.h	373;"	d
CPU_SSE_FLAGS	opcodes/i386-init.h	333;"	d
CPU_SSSE3_FLAGS	opcodes/i386-init.h	357;"	d
CPU_STATE	sim/common/sim-cpu.h	49;"	d
CPU_SVME_FLAGS	opcodes/i386-init.h	605;"	d
CPU_SYSCALL_FLAGS	opcodes/i386-init.h	317;"	d
CPU_TBM_FLAGS	opcodes/i386-init.h	469;"	d
CPU_TRACE_DATA	sim/common/sim-cpu.h	77;"	d
CPU_TRACE_FLAGS	sim/common/sim-trace.h	271;"	d
CPU_UNKNOWN	include/opcode/mips.h	1330;"	d
CPU_UNKNOWN_FLAGS	opcodes/i386-init.h	21;"	d
CPU_VAES_FLAGS	opcodes/i386-init.h	949;"	d
CPU_VLIW	sim/frv/sim-main.h	79;"	d
CPU_VMFUNC_FLAGS	opcodes/i386-init.h	573;"	d
CPU_VMX_FLAGS	opcodes/i386-init.h	381;"	d
CPU_VPCLMULQDQ_FLAGS	opcodes/i386-init.h	957;"	d
CPU_VR4100	include/opcode/mips.h	1335;"	d
CPU_VR4120	include/opcode/mips.h	1337;"	d
CPU_VR5400	include/opcode/mips.h	1343;"	d
CPU_VR5500	include/opcode/mips.h	1344;"	d
CPU_WAITPKG_FLAGS	opcodes/i386-init.h	981;"	d
CPU_WBNOINVD_FLAGS	opcodes/i386-init.h	965;"	d
CPU_WRITE_PORT	sim/m68hc11/dv-m68hc11.c	/^  CPU_WRITE_PORT,$/;"	e	enum:__anon524	file:
CPU_WRITE_QUEUE	sim/common/cgen-cpu.h	94;"	d
CPU_XLR	include/opcode/mips.h	1374;"	d
CPU_XOP_FLAGS	opcodes/i386-init.h	445;"	d
CPU_XSAVEC_FLAGS	opcodes/i386-init.h	853;"	d
CPU_XSAVEOPT_FLAGS	opcodes/i386-init.h	405;"	d
CPU_XSAVES_FLAGS	opcodes/i386-init.h	845;"	d
CPU_XSAVE_FLAGS	opcodes/i386-init.h	397;"	d
CPU_ZNVER1_FLAGS	opcodes/i386-init.h	237;"	d
CPU_ZNVER2_FLAGS	opcodes/i386-init.h	245;"	d
CPWrite	sim/arm/armdefs.h	/^  ARMul_CPWrites *CPWrite[16];	\/* Write CP register *\/$/;"	m	struct:ARMul_State
CPYCHECKER_NEGATIVE_RESULT_SETS_EXCEPTION	gdb/python/python-internal.h	60;"	d
CPYCHECKER_NEGATIVE_RESULT_SETS_EXCEPTION	gdb/python/python-internal.h	63;"	d
CPYCHECKER_RETURNS_BORROWED_REF	gdb/python/python-internal.h	33;"	d
CPYCHECKER_RETURNS_BORROWED_REF	gdb/python/python-internal.h	36;"	d
CPYCHECKER_SETS_EXCEPTION	gdb/python/python-internal.h	54;"	d
CPYCHECKER_SETS_EXCEPTION	gdb/python/python-internal.h	56;"	d
CPYCHECKER_STEALS_REFERENCE_TO_ARG	gdb/python/python-internal.h	47;"	d
CPYCHECKER_STEALS_REFERENCE_TO_ARG	gdb/python/python-internal.h	50;"	d
CPYCHECKER_TYPE_OBJECT_FOR_TYPEDEF	gdb/python/python-internal.h	40;"	d
CPYCHECKER_TYPE_OBJECT_FOR_TYPEDEF	gdb/python/python-internal.h	43;"	d
CP_ABI_H_	gdb/cp-abi.h	24;"	d
CP_ABI_MAX	gdb/cp-abi.c	31;"	d	file:
CP_ACCESS_ALLOWED	sim/arm/armemu.h	377;"	d
CP_ANONYMOUS_NAMESPACE_LEN	gdb/cp-support.h	47;"	d
CP_ANONYMOUS_NAMESPACE_STR	gdb/cp-support.h	43;"	d
CP_DYNAMIC_ARRAYS	libiberty/cp-demangle.c	191;"	d	file:
CP_DYNAMIC_ARRAYS	libiberty/cp-demangle.c	196;"	d	file:
CP_OPERATOR_LEN	gdb/cp-support.h	55;"	d
CP_OPERATOR_STR	gdb/cp-support.h	51;"	d
CP_STATIC_IF_GLIBCPP_V3	libiberty/cp-demangle.c	148;"	d	file:
CP_STATIC_IF_GLIBCPP_V3	libiberty/cp-demangle.c	185;"	d	file:
CP_STATIC_IF_GLIBCPP_V3	libiberty/cp-demangle.h	167;"	d
CP_STATIC_IF_GLIBCPP_V3	libiberty/cp-demangle.h	169;"	d
CP_STATIC_IF_GLIBCPP_V3	libiberty/cp-demangle.h	194;"	d
CP_SUPPORT_H	gdb/cp-support.h	23;"	d
CR	opcodes/ppc-opc.c	1900;"	d	file:
CR	sim/ppc/registers.h	339;"	d
CR0_COMPARE	sim/ppc/idecode_expression.h	287;"	d
CR16_DELETED_PROLOGUE_BYTES	bfd/elf32-cr16.c	63;"	d	file:
CR16_INS_MASK	include/opcode/cr16.h	173;"	d
CR16_INS_MAX	include/opcode/cr16.h	171;"	d
CR16_INS_TYPE	include/opcode/cr16.h	175;"	d
CR16_P_REGTYPE	include/opcode/cr16.h	/^  CR16_P_REGTYPE     \/* Processor register  *\/$/;"	e	enum:__anon1326
CR16_RP_REGTYPE	include/opcode/cr16.h	/^  CR16_RP_REGTYPE,   \/* reg pair  *\/$/;"	e	enum:__anon1326
CR16_R_REGTYPE	include/opcode/cr16.h	/^  CR16_R_REGTYPE,    \/* r<N>      *\/$/;"	e	enum:__anon1326
CR1_UPDATE	sim/ppc/idecode_expression.h	254;"	d
CR3	opcodes/ia64-opc.h	62;"	d
CRASH_GDB	gdb/testsuite/gdb.base/huge.c	11;"	d	file:
CRASH_MAGIC	bfd/cisco-core.c	49;"	d	file:
CRASH_REASON_CORRUPT	bfd/cisco-core.c	/^  CRASH_REASON_CORRUPT = 2,$/;"	e	enum:__anon1028	file:
CRASH_REASON_EXCEPTION	bfd/cisco-core.c	/^  CRASH_REASON_EXCEPTION = 1,$/;"	e	enum:__anon1028	file:
CRASH_REASON_NOTCRASHED	bfd/cisco-core.c	/^  CRASH_REASON_NOTCRASHED = 0,$/;"	e	enum:__anon1028	file:
CRAY_STACK	gdb/gnulib/import/alloca.c	216;"	d	file:
CRAY_STACK	libiberty/alloca.c	224;"	d	file:
CRAZY_MAX_THREADS	gdb/remote.c	3570;"	d	file:
CRB	opcodes/ppc-opc.c	1904;"	d	file:
CRC	opcodes/aarch64-tbl.h	2167;"	d
CRC	opcodes/mips-opc.c	409;"	d	file:
CRC2	zlib/inflate.c	458;"	d	file:
CRC32	zlib/contrib/minizip/crypt.h	30;"	d
CRC32Checksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public CRC32Checksum() : base() {}$/;"	m	class:DotZLib.CRC32Checksum
CRC32Checksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public CRC32Checksum(uint initialValue) : base(initialValue) {}$/;"	m	class:DotZLib.CRC32Checksum
CRC32Checksum	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^    public sealed class CRC32Checksum : ChecksumGeneratorBase$/;"	c	namespace:DotZLib
CRC32_Data	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void CRC32_Data()$/;"	m	class:DotZLibTests.ChecksumTests
CRC32_Fixup	opcodes/i386-dis.c	/^CRC32_Fixup (int bytemode, int sizeflag)$/;"	f	file:
CRC32_Null	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void CRC32_Null()$/;"	m	class:DotZLibTests.ChecksumTests
CRC4	zlib/inflate.c	465;"	d	file:
CRC64	opcodes/mips-opc.c	410;"	d	file:
CRCCON	include/os9k.h	40;"	d
CRC_EXT_ARMV8	include/opcode/arm.h	96;"	d
CRC_LOCALHEADER_OFFSET	zlib/contrib/minizip/zip.c	110;"	d	file:
CRD	opcodes/ppc-opc.c	1831;"	d	file:
CRD32	opcodes/ppc-opc.c	1911;"	d	file:
CRDMA_NAMES	opcodes/epiphany-desc.h	/^} CRDMA_NAMES;$/;"	t	typeref:enum:crdma_names
CREATE_BIGHDR_COFF_TARGET_VEC	bfd/coffcode.h	5824;"	d
CREATE_BIG_COFF_TARGET_VEC	bfd/coffcode.h	5763;"	d
CREATE_BREAKPOINT_FLAGS_INSERTED	gdb/breakpoint.h	/^    CREATE_BREAKPOINT_FLAGS_INSERTED = 1 << 0$/;"	e	enum:breakpoint_create_flags
CREATE_LITTLE_COFF_TARGET_VEC	bfd/coffcode.h	5885;"	d
CREF	bfd/linker.c	/^  CREF,		\/* Possibly warn about common reference to defined symbol.  *\/$/;"	e	enum:link_action	file:
CREF	sim/sh/interp.c	355;"	d	file:
CREF	sim/sh/interp.c	359;"	d	file:
CREG	sim/cr16/cr16_sim.h	222;"	d
CREG	sim/d10v/d10v_sim.h	242;"	d
CREG	sim/sh/interp.c	137;"	d	file:
CRET_ATTR	opcodes/mep-desc.h	/^} CRET_ATTR;$/;"	t	typeref:enum:cret_attr
CRET_FIRST	opcodes/mep-desc.h	/^  CRET_VOID, CRET_FIRST, CRET_FIRSTCOPY$/;"	e	enum:cret_attr
CRET_FIRSTCOPY	opcodes/mep-desc.h	/^  CRET_VOID, CRET_FIRST, CRET_FIRSTCOPY$/;"	e	enum:cret_attr
CRET_VOID	opcodes/mep-desc.h	/^  CRET_VOID, CRET_FIRST, CRET_FIRSTCOPY$/;"	e	enum:cret_attr
CRFD	opcodes/ppc-opc.c	1829;"	d	file:
CRFS	opcodes/ppc-opc.c	1915;"	d	file:
CRF_MIPS_LONG	bfd/elfxx-mips.c	699;"	d	file:
CRF_MIPS_SHORT	bfd/elfxx-mips.c	700;"	d	file:
CRINFO_CTYPE	bfd/elfxx-mips.c	687;"	d	file:
CRINFO_CTYPE_SH	bfd/elfxx-mips.c	688;"	d	file:
CRINFO_DIST2TO	bfd/elfxx-mips.c	691;"	d	file:
CRINFO_DIST2TO_SH	bfd/elfxx-mips.c	692;"	d	file:
CRINFO_RELVADDR	bfd/elfxx-mips.c	693;"	d	file:
CRINFO_RELVADDR_SH	bfd/elfxx-mips.c	694;"	d	file:
CRINFO_RTYPE	bfd/elfxx-mips.c	689;"	d	file:
CRINFO_RTYPE_SH	bfd/elfxx-mips.c	690;"	d	file:
CRISV10F_CPU_DATA	sim/cris/cpuv10.h	/^} CRISV10F_CPU_DATA;$/;"	t	typeref:struct:__anon740
CRISV10F_DECODE_H	sim/cris/decodev10.h	25;"	d
CRISV10F_INSN_ABS	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ABS, CRISV10F_INSN_AND_B_R, CRISV10F_INSN_AND_W_R, CRISV10F_INSN_AND_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_M_W_M, CRISV10F_INSN_ADD_M_D_M, CRISV10F_INSN_ADDCBR, CRISV10F_INSN_ADDCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDCDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDCDR, CRISV10F_INSN_ADDCPC, CRISV10F_INSN_ADDS_B_R, CRISV10F_INSN_ADDS_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDCPC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDCDR, CRISV10F_INSN_ADDCPC, CRISV10F_INSN_ADDS_B_R, CRISV10F_INSN_ADDS_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_M_W_M, CRISV10F_INSN_ADD_M_D_M, CRISV10F_INSN_ADDCBR, CRISV10F_INSN_ADDCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_ACR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_CD, CRISV10F_INSN_DIP_M, CRISV10F_INSN_DIP_C, CRISV10F_INSN_ADDI_ACR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_ACR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_ACR_W_R, CRISV10F_INSN_ADDI_ACR_D_R, CRISV10F_INSN_BIAP_PC_B_R, CRISV10F_INSN_BIAP_PC_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_ACR_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_ACR_W_R, CRISV10F_INSN_ADDI_ACR_D_R, CRISV10F_INSN_BIAP_PC_B_R, CRISV10F_INSN_BIAP_PC_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_B_R, CRISV10F_INSN_ADDI_W_R, CRISV10F_INSN_ADDI_D_R, CRISV10F_INSN_NEG_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_B_R, CRISV10F_INSN_ADDI_W_R, CRISV10F_INSN_ADDI_D_R, CRISV10F_INSN_NEG_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDI_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_B_R, CRISV10F_INSN_ADDI_W_R, CRISV10F_INSN_ADDI_D_R, CRISV10F_INSN_NEG_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDOQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SCC, CRISV10F_INSN_LZ, CRISV10F_INSN_ADDOQ, CRISV10F_INSN_BDAPQPC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_CB	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_M_W_M, CRISV10F_INSN_ADDO_M_D_M, CRISV10F_INSN_ADDO_CB, CRISV10F_INSN_ADDO_CW$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_CD	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_CD, CRISV10F_INSN_DIP_M, CRISV10F_INSN_DIP_C, CRISV10F_INSN_ADDI_ACR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_CW	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_M_W_M, CRISV10F_INSN_ADDO_M_D_M, CRISV10F_INSN_ADDO_CB, CRISV10F_INSN_ADDO_CW$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BDAP_32_PC, CRISV10F_INSN_MOVE_M_PCPLUS_P0, CRISV10F_INSN_MOVE_M_SPPLUS_P8, CRISV10F_INSN_ADDO_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_M_W_M, CRISV10F_INSN_ADDO_M_D_M, CRISV10F_INSN_ADDO_CB, CRISV10F_INSN_ADDO_CW$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDO_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_M_W_M, CRISV10F_INSN_ADDO_M_D_M, CRISV10F_INSN_ADDO_CB, CRISV10F_INSN_ADDO_CW$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVSCWR, CRISV10F_INSN_MOVUCBR, CRISV10F_INSN_MOVUCWR, CRISV10F_INSN_ADDQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDSCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDS_M_B_M, CRISV10F_INSN_ADDS_M_W_M, CRISV10F_INSN_ADDSCBR, CRISV10F_INSN_ADDSCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDSCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDS_M_B_M, CRISV10F_INSN_ADDS_M_W_M, CRISV10F_INSN_ADDSCBR, CRISV10F_INSN_ADDSCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDSPCPC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDSPCPC, CRISV10F_INSN_ADDU_B_R, CRISV10F_INSN_ADDU_W_R, CRISV10F_INSN_ADDU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDS_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDCDR, CRISV10F_INSN_ADDCPC, CRISV10F_INSN_ADDS_B_R, CRISV10F_INSN_ADDS_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDS_M_B_M, CRISV10F_INSN_ADDS_M_W_M, CRISV10F_INSN_ADDSCBR, CRISV10F_INSN_ADDSCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDS_M_B_M, CRISV10F_INSN_ADDS_M_W_M, CRISV10F_INSN_ADDSCBR, CRISV10F_INSN_ADDSCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDS_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDCDR, CRISV10F_INSN_ADDCPC, CRISV10F_INSN_ADDS_B_R, CRISV10F_INSN_ADDS_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDUCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDU_M_W_M, CRISV10F_INSN_ADDUCBR, CRISV10F_INSN_ADDUCWR, CRISV10F_INSN_SUB_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDUCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDU_M_W_M, CRISV10F_INSN_ADDUCBR, CRISV10F_INSN_ADDUCWR, CRISV10F_INSN_SUB_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDU_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDSPCPC, CRISV10F_INSN_ADDU_B_R, CRISV10F_INSN_ADDU_W_R, CRISV10F_INSN_ADDU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDU_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDSPCPC, CRISV10F_INSN_ADDU_B_R, CRISV10F_INSN_ADDU_W_R, CRISV10F_INSN_ADDU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDU_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDU_M_W_M, CRISV10F_INSN_ADDUCBR, CRISV10F_INSN_ADDUCWR, CRISV10F_INSN_SUB_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADDU_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDSPCPC, CRISV10F_INSN_ADDU_B_R, CRISV10F_INSN_ADDU_W_R, CRISV10F_INSN_ADDU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_B_R, CRISV10F_INSN_ADD_W_R, CRISV10F_INSN_ADD_D_R, CRISV10F_INSN_ADD_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_B_R, CRISV10F_INSN_ADD_W_R, CRISV10F_INSN_ADD_D_R, CRISV10F_INSN_ADD_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_B_R, CRISV10F_INSN_ADD_W_R, CRISV10F_INSN_ADD_D_R, CRISV10F_INSN_ADD_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_M_W_M, CRISV10F_INSN_ADD_M_D_M, CRISV10F_INSN_ADDCBR, CRISV10F_INSN_ADDCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_M_W_M, CRISV10F_INSN_ADD_M_D_M, CRISV10F_INSN_ADDCBR, CRISV10F_INSN_ADDCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ADD_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADD_B_R, CRISV10F_INSN_ADD_W_R, CRISV10F_INSN_ADD_D_R, CRISV10F_INSN_ADD_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ANDCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_AND_M_B_M, CRISV10F_INSN_AND_M_W_M, CRISV10F_INSN_AND_M_D_M, CRISV10F_INSN_ANDCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ANDCDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ANDCWR, CRISV10F_INSN_ANDCDR, CRISV10F_INSN_ANDQ, CRISV10F_INSN_ORR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ANDCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ANDCWR, CRISV10F_INSN_ANDCDR, CRISV10F_INSN_ANDQ, CRISV10F_INSN_ORR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ANDQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ANDCWR, CRISV10F_INSN_ANDCDR, CRISV10F_INSN_ANDQ, CRISV10F_INSN_ORR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ABS, CRISV10F_INSN_AND_B_R, CRISV10F_INSN_AND_W_R, CRISV10F_INSN_AND_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ABS, CRISV10F_INSN_AND_B_R, CRISV10F_INSN_AND_W_R, CRISV10F_INSN_AND_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_AND_M_B_M, CRISV10F_INSN_AND_M_W_M, CRISV10F_INSN_AND_M_D_M, CRISV10F_INSN_ANDCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_AND_M_B_M, CRISV10F_INSN_AND_M_W_M, CRISV10F_INSN_AND_M_D_M, CRISV10F_INSN_ANDCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_AND_M_B_M, CRISV10F_INSN_AND_M_W_M, CRISV10F_INSN_AND_M_D_M, CRISV10F_INSN_ANDCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_AND_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ABS, CRISV10F_INSN_AND_B_R, CRISV10F_INSN_AND_W_R, CRISV10F_INSN_AND_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ASRQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ASRR_W_R, CRISV10F_INSN_ASRR_D_R, CRISV10F_INSN_ASRQ, CRISV10F_INSN_LSRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ASRR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORQ, CRISV10F_INSN_XOR, CRISV10F_INSN_SWAP, CRISV10F_INSN_ASRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ASRR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ASRR_W_R, CRISV10F_INSN_ASRR_D_R, CRISV10F_INSN_ASRQ, CRISV10F_INSN_LSRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ASRR_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ASRR_W_R, CRISV10F_INSN_ASRR_D_R, CRISV10F_INSN_ASRQ, CRISV10F_INSN_LSRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BA_B	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BA_B, CRISV10F_INSN_BCC_W, CRISV10F_INSN_BA_W, CRISV10F_INSN_JUMP_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BA_W	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BA_B, CRISV10F_INSN_BCC_W, CRISV10F_INSN_BA_W, CRISV10F_INSN_JUMP_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BCC_B	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BTSTQ, CRISV10F_INSN_SETF, CRISV10F_INSN_CLEARF, CRISV10F_INSN_BCC_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BCC_W	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BA_B, CRISV10F_INSN_BCC_W, CRISV10F_INSN_BA_W, CRISV10F_INSN_JUMP_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BDAPQPC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SCC, CRISV10F_INSN_LZ, CRISV10F_INSN_ADDOQ, CRISV10F_INSN_BDAPQPC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BDAP_32_PC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BDAP_32_PC, CRISV10F_INSN_MOVE_M_PCPLUS_P0, CRISV10F_INSN_MOVE_M_SPPLUS_P8, CRISV10F_INSN_ADDO_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BIAP_PC_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_ACR_W_R, CRISV10F_INSN_ADDI_ACR_D_R, CRISV10F_INSN_BIAP_PC_B_R, CRISV10F_INSN_BIAP_PC_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BIAP_PC_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BIAP_PC_D_R, CRISV10F_INSN__MAX$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BIAP_PC_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_ACR_W_R, CRISV10F_INSN_ADDI_ACR_D_R, CRISV10F_INSN_BIAP_PC_B_R, CRISV10F_INSN_BIAP_PC_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_CB	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_M_D_M, CRISV10F_INSN_BOUND_CB, CRISV10F_INSN_BOUND_CW, CRISV10F_INSN_BOUND_CD$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_CD	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_M_D_M, CRISV10F_INSN_BOUND_CB, CRISV10F_INSN_BOUND_CW, CRISV10F_INSN_BOUND_CD$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_CW	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_M_D_M, CRISV10F_INSN_BOUND_CB, CRISV10F_INSN_BOUND_CW, CRISV10F_INSN_BOUND_CD$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_R_W_R, CRISV10F_INSN_BOUND_R_D_R, CRISV10F_INSN_BOUND_M_B_M, CRISV10F_INSN_BOUND_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_M_D_M, CRISV10F_INSN_BOUND_CB, CRISV10F_INSN_BOUND_CW, CRISV10F_INSN_BOUND_CD$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_R_W_R, CRISV10F_INSN_BOUND_R_D_R, CRISV10F_INSN_BOUND_M_B_M, CRISV10F_INSN_BOUND_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_R_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_JUMP_M, CRISV10F_INSN_JUMP_C, CRISV10F_INSN_BREAK, CRISV10F_INSN_BOUND_R_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_R_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_R_W_R, CRISV10F_INSN_BOUND_R_D_R, CRISV10F_INSN_BOUND_M_B_M, CRISV10F_INSN_BOUND_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BOUND_R_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BOUND_R_W_R, CRISV10F_INSN_BOUND_R_D_R, CRISV10F_INSN_BOUND_M_B_M, CRISV10F_INSN_BOUND_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BREAK	sim/cris/decodev10.h	/^ , CRISV10F_INSN_JUMP_M, CRISV10F_INSN_JUMP_C, CRISV10F_INSN_BREAK, CRISV10F_INSN_BOUND_R_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BTST	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSLR_W_R, CRISV10F_INSN_LSLR_D_R, CRISV10F_INSN_LSLQ, CRISV10F_INSN_BTST$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_BTSTQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BTSTQ, CRISV10F_INSN_SETF, CRISV10F_INSN_CLEARF, CRISV10F_INSN_BCC_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CLEARF	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BTSTQ, CRISV10F_INSN_SETF, CRISV10F_INSN_CLEARF, CRISV10F_INSN_BCC_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMP_M_B_M, CRISV10F_INSN_CMP_M_W_M, CRISV10F_INSN_CMP_M_D_M, CRISV10F_INSN_CMPCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPCDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPCWR, CRISV10F_INSN_CMPCDR, CRISV10F_INSN_CMPQ, CRISV10F_INSN_CMPS_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPCWR, CRISV10F_INSN_CMPCDR, CRISV10F_INSN_CMPQ, CRISV10F_INSN_CMPS_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPCWR, CRISV10F_INSN_CMPCDR, CRISV10F_INSN_CMPQ, CRISV10F_INSN_CMPS_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPSCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPS_M_W_M, CRISV10F_INSN_CMPSCBR, CRISV10F_INSN_CMPSCWR, CRISV10F_INSN_CMPU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPSCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPS_M_W_M, CRISV10F_INSN_CMPSCBR, CRISV10F_INSN_CMPSCWR, CRISV10F_INSN_CMPU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPCWR, CRISV10F_INSN_CMPCDR, CRISV10F_INSN_CMPQ, CRISV10F_INSN_CMPS_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPS_M_W_M, CRISV10F_INSN_CMPSCBR, CRISV10F_INSN_CMPSCWR, CRISV10F_INSN_CMPU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPUCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPU_M_W_M, CRISV10F_INSN_CMPUCBR, CRISV10F_INSN_CMPUCWR, CRISV10F_INSN_MOVE_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPUCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPU_M_W_M, CRISV10F_INSN_CMPUCBR, CRISV10F_INSN_CMPUCWR, CRISV10F_INSN_MOVE_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPU_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPS_M_W_M, CRISV10F_INSN_CMPSCBR, CRISV10F_INSN_CMPSCWR, CRISV10F_INSN_CMPU_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMPU_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPU_M_W_M, CRISV10F_INSN_CMPUCBR, CRISV10F_INSN_CMPUCWR, CRISV10F_INSN_MOVE_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMP_M_B_M, CRISV10F_INSN_CMP_M_W_M, CRISV10F_INSN_CMP_M_D_M, CRISV10F_INSN_CMPCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMP_M_B_M, CRISV10F_INSN_CMP_M_W_M, CRISV10F_INSN_CMP_M_D_M, CRISV10F_INSN_CMPCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMP_M_B_M, CRISV10F_INSN_CMP_M_W_M, CRISV10F_INSN_CMP_M_D_M, CRISV10F_INSN_CMPCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_R_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBQ, CRISV10F_INSN_CMP_R_B_R, CRISV10F_INSN_CMP_R_W_R, CRISV10F_INSN_CMP_R_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_R_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBQ, CRISV10F_INSN_CMP_R_B_R, CRISV10F_INSN_CMP_R_W_R, CRISV10F_INSN_CMP_R_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_CMP_R_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBQ, CRISV10F_INSN_CMP_R_B_R, CRISV10F_INSN_CMP_R_W_R, CRISV10F_INSN_CMP_R_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_DIP_C	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_CD, CRISV10F_INSN_DIP_M, CRISV10F_INSN_DIP_C, CRISV10F_INSN_ADDI_ACR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_DIP_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDO_CD, CRISV10F_INSN_DIP_M, CRISV10F_INSN_DIP_C, CRISV10F_INSN_ADDI_ACR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_DSTEP	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULU_W, CRISV10F_INSN_MULU_D, CRISV10F_INSN_MSTEP, CRISV10F_INSN_DSTEP$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_JUMP_C	sim/cris/decodev10.h	/^ , CRISV10F_INSN_JUMP_M, CRISV10F_INSN_JUMP_C, CRISV10F_INSN_BREAK, CRISV10F_INSN_BOUND_R_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_JUMP_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_JUMP_M, CRISV10F_INSN_JUMP_C, CRISV10F_INSN_BREAK, CRISV10F_INSN_BOUND_R_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_JUMP_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BA_B, CRISV10F_INSN_BCC_W, CRISV10F_INSN_BA_W, CRISV10F_INSN_JUMP_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSLQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSLR_W_R, CRISV10F_INSN_LSLR_D_R, CRISV10F_INSN_LSLQ, CRISV10F_INSN_BTST$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSLR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSRR_W_R, CRISV10F_INSN_LSRR_D_R, CRISV10F_INSN_LSRQ, CRISV10F_INSN_LSLR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSLR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSLR_W_R, CRISV10F_INSN_LSLR_D_R, CRISV10F_INSN_LSLQ, CRISV10F_INSN_BTST$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSLR_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSLR_W_R, CRISV10F_INSN_LSLR_D_R, CRISV10F_INSN_LSLQ, CRISV10F_INSN_BTST$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSRQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSRR_W_R, CRISV10F_INSN_LSRR_D_R, CRISV10F_INSN_LSRQ, CRISV10F_INSN_LSLR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSRR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ASRR_W_R, CRISV10F_INSN_ASRR_D_R, CRISV10F_INSN_ASRQ, CRISV10F_INSN_LSRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSRR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSRR_W_R, CRISV10F_INSN_LSRR_D_R, CRISV10F_INSN_LSRQ, CRISV10F_INSN_LSLR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LSRR_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_LSRR_W_R, CRISV10F_INSN_LSRR_D_R, CRISV10F_INSN_LSRQ, CRISV10F_INSN_LSLR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_LZ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SCC, CRISV10F_INSN_LZ, CRISV10F_INSN_ADDOQ, CRISV10F_INSN_BDAPQPC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVECBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVECBR, CRISV10F_INSN_MOVECWR, CRISV10F_INSN_MOVECDR, CRISV10F_INSN_MOVSCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVECDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVECBR, CRISV10F_INSN_MOVECWR, CRISV10F_INSN_MOVECDR, CRISV10F_INSN_MOVSCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVECWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVECBR, CRISV10F_INSN_MOVECWR, CRISV10F_INSN_MOVECDR, CRISV10F_INSN_MOVSCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVEM_M_PC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SBFS, CRISV10F_INSN_MOVEM_R_M, CRISV10F_INSN_MOVEM_M_R, CRISV10F_INSN_MOVEM_M_PC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVEM_M_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SBFS, CRISV10F_INSN_MOVEM_R_M, CRISV10F_INSN_MOVEM_M_R, CRISV10F_INSN_MOVEM_M_PC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVEM_R_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SBFS, CRISV10F_INSN_MOVEM_R_M, CRISV10F_INSN_MOVEM_M_R, CRISV10F_INSN_MOVEM_M_PC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVEPCR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_W_R, CRISV10F_INSN_MOVE_D_R, CRISV10F_INSN_MOVEPCR, CRISV10F_INSN_MOVEQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVEQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_W_R, CRISV10F_INSN_MOVE_D_R, CRISV10F_INSN_MOVEPCR, CRISV10F_INSN_MOVEQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_X_CHAIN, CRISV10F_INSN_X_BEGIN, CRISV10F_INSN_NOP, CRISV10F_INSN_MOVE_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P10	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P10, CRISV10F_INSN_MOVE_C_SPRV10_P11, CRISV10F_INSN_MOVE_C_SPRV10_P12, CRISV10F_INSN_MOVE_C_SPRV10_P13$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P11	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P10, CRISV10F_INSN_MOVE_C_SPRV10_P11, CRISV10F_INSN_MOVE_C_SPRV10_P12, CRISV10F_INSN_MOVE_C_SPRV10_P13$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P12	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P10, CRISV10F_INSN_MOVE_C_SPRV10_P11, CRISV10F_INSN_MOVE_C_SPRV10_P12, CRISV10F_INSN_MOVE_C_SPRV10_P13$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P13	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P10, CRISV10F_INSN_MOVE_C_SPRV10_P11, CRISV10F_INSN_MOVE_C_SPRV10_P12, CRISV10F_INSN_MOVE_C_SPRV10_P13$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P14	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P7, CRISV10F_INSN_MOVE_C_SPRV10_P14, CRISV10F_INSN_MOVE_C_SPRV10_P15, CRISV10F_INSN_MOVE_SPR_MV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P15	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P7, CRISV10F_INSN_MOVE_C_SPRV10_P14, CRISV10F_INSN_MOVE_C_SPRV10_P15, CRISV10F_INSN_MOVE_SPR_MV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P5	sim/cris/decodev10.h	/^ , CRISV10F_INSN_RET_TYPE, CRISV10F_INSN_MOVE_M_SPRV10, CRISV10F_INSN_MOVE_C_SPRV10_P5, CRISV10F_INSN_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P7	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P7, CRISV10F_INSN_MOVE_C_SPRV10_P14, CRISV10F_INSN_MOVE_C_SPRV10_P15, CRISV10F_INSN_MOVE_SPR_MV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_C_SPRV10_P9	sim/cris/decodev10.h	/^ , CRISV10F_INSN_RET_TYPE, CRISV10F_INSN_MOVE_M_SPRV10, CRISV10F_INSN_MOVE_C_SPRV10_P5, CRISV10F_INSN_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_W_R, CRISV10F_INSN_MOVE_D_R, CRISV10F_INSN_MOVEPCR, CRISV10F_INSN_MOVEQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_CMPU_M_W_M, CRISV10F_INSN_CMPUCBR, CRISV10F_INSN_CMPUCWR, CRISV10F_INSN_MOVE_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_M_W_M, CRISV10F_INSN_MOVE_M_D_M, CRISV10F_INSN_MOVS_M_B_M, CRISV10F_INSN_MOVS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_PCPLUS_P0	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BDAP_32_PC, CRISV10F_INSN_MOVE_M_PCPLUS_P0, CRISV10F_INSN_MOVE_M_SPPLUS_P8, CRISV10F_INSN_ADDO_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_SPPLUS_P8	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BDAP_32_PC, CRISV10F_INSN_MOVE_M_PCPLUS_P0, CRISV10F_INSN_MOVE_M_SPPLUS_P8, CRISV10F_INSN_ADDO_M_B_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_SPRV10	sim/cris/decodev10.h	/^ , CRISV10F_INSN_RET_TYPE, CRISV10F_INSN_MOVE_M_SPRV10, CRISV10F_INSN_MOVE_C_SPRV10_P5, CRISV10F_INSN_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_M_W_M, CRISV10F_INSN_MOVE_M_D_M, CRISV10F_INSN_MOVS_M_B_M, CRISV10F_INSN_MOVS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_R_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_TEST_M_D_M, CRISV10F_INSN_MOVE_R_M_B_M, CRISV10F_INSN_MOVE_R_M_W_M, CRISV10F_INSN_MOVE_R_M_D_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_R_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_TEST_M_D_M, CRISV10F_INSN_MOVE_R_M_B_M, CRISV10F_INSN_MOVE_R_M_W_M, CRISV10F_INSN_MOVE_R_M_D_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_R_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_TEST_M_D_M, CRISV10F_INSN_MOVE_R_M_B_M, CRISV10F_INSN_MOVE_R_M_W_M, CRISV10F_INSN_MOVE_R_M_D_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_R_SPRV10	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVU_M_B_M, CRISV10F_INSN_MOVU_M_W_M, CRISV10F_INSN_MOVE_R_SPRV10, CRISV10F_INSN_MOVE_SPR_RV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_SPR_MV10	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_C_SPRV10_P7, CRISV10F_INSN_MOVE_C_SPRV10_P14, CRISV10F_INSN_MOVE_C_SPRV10_P15, CRISV10F_INSN_MOVE_SPR_MV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_SPR_RV10	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVU_M_B_M, CRISV10F_INSN_MOVU_M_W_M, CRISV10F_INSN_MOVE_R_SPRV10, CRISV10F_INSN_MOVE_SPR_RV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVE_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_W_R, CRISV10F_INSN_MOVE_D_R, CRISV10F_INSN_MOVEPCR, CRISV10F_INSN_MOVEQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVSCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVECBR, CRISV10F_INSN_MOVECWR, CRISV10F_INSN_MOVECDR, CRISV10F_INSN_MOVSCBR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVSCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVSCWR, CRISV10F_INSN_MOVUCBR, CRISV10F_INSN_MOVUCWR, CRISV10F_INSN_ADDQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVS_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVS_B_R, CRISV10F_INSN_MOVS_W_R, CRISV10F_INSN_MOVU_B_R, CRISV10F_INSN_MOVU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_M_W_M, CRISV10F_INSN_MOVE_M_D_M, CRISV10F_INSN_MOVS_M_B_M, CRISV10F_INSN_MOVS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVE_M_W_M, CRISV10F_INSN_MOVE_M_D_M, CRISV10F_INSN_MOVS_M_B_M, CRISV10F_INSN_MOVS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVS_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVS_B_R, CRISV10F_INSN_MOVS_W_R, CRISV10F_INSN_MOVU_B_R, CRISV10F_INSN_MOVU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVUCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVSCWR, CRISV10F_INSN_MOVUCBR, CRISV10F_INSN_MOVUCWR, CRISV10F_INSN_ADDQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVUCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVSCWR, CRISV10F_INSN_MOVUCBR, CRISV10F_INSN_MOVUCWR, CRISV10F_INSN_ADDQ$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVU_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVS_B_R, CRISV10F_INSN_MOVS_W_R, CRISV10F_INSN_MOVU_B_R, CRISV10F_INSN_MOVU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVU_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVU_M_B_M, CRISV10F_INSN_MOVU_M_W_M, CRISV10F_INSN_MOVE_R_SPRV10, CRISV10F_INSN_MOVE_SPR_RV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVU_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVU_M_B_M, CRISV10F_INSN_MOVU_M_W_M, CRISV10F_INSN_MOVE_R_SPRV10, CRISV10F_INSN_MOVE_SPR_RV10$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MOVU_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MOVS_B_R, CRISV10F_INSN_MOVS_W_R, CRISV10F_INSN_MOVU_B_R, CRISV10F_INSN_MOVU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MSTEP	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULU_W, CRISV10F_INSN_MULU_D, CRISV10F_INSN_MSTEP, CRISV10F_INSN_DSTEP$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULS_B	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULS_B, CRISV10F_INSN_MULS_W, CRISV10F_INSN_MULS_D, CRISV10F_INSN_MULU_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULS_D	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULS_B, CRISV10F_INSN_MULS_W, CRISV10F_INSN_MULS_D, CRISV10F_INSN_MULU_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULS_W	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULS_B, CRISV10F_INSN_MULS_W, CRISV10F_INSN_MULS_D, CRISV10F_INSN_MULU_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULU_B	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULS_B, CRISV10F_INSN_MULS_W, CRISV10F_INSN_MULS_D, CRISV10F_INSN_MULU_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULU_D	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULU_W, CRISV10F_INSN_MULU_D, CRISV10F_INSN_MSTEP, CRISV10F_INSN_DSTEP$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_MULU_W	sim/cris/decodev10.h	/^ , CRISV10F_INSN_MULU_W, CRISV10F_INSN_MULU_D, CRISV10F_INSN_MSTEP, CRISV10F_INSN_DSTEP$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_NEG_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDI_B_R, CRISV10F_INSN_ADDI_W_R, CRISV10F_INSN_ADDI_D_R, CRISV10F_INSN_NEG_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_NEG_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_NEG_W_R, CRISV10F_INSN_NEG_D_R, CRISV10F_INSN_TEST_M_B_M, CRISV10F_INSN_TEST_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_NEG_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_NEG_W_R, CRISV10F_INSN_NEG_D_R, CRISV10F_INSN_TEST_M_B_M, CRISV10F_INSN_TEST_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_NOP	sim/cris/decodev10.h	/^ , CRISV10F_INSN_X_CHAIN, CRISV10F_INSN_X_BEGIN, CRISV10F_INSN_NOP, CRISV10F_INSN_MOVE_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_OR_M_D_M, CRISV10F_INSN_ORCBR, CRISV10F_INSN_ORCWR, CRISV10F_INSN_ORCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORCDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_OR_M_D_M, CRISV10F_INSN_ORCBR, CRISV10F_INSN_ORCWR, CRISV10F_INSN_ORCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_OR_M_D_M, CRISV10F_INSN_ORCBR, CRISV10F_INSN_ORCWR, CRISV10F_INSN_ORCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORQ, CRISV10F_INSN_XOR, CRISV10F_INSN_SWAP, CRISV10F_INSN_ASRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ANDCWR, CRISV10F_INSN_ANDCDR, CRISV10F_INSN_ANDQ, CRISV10F_INSN_ORR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORR_W_R, CRISV10F_INSN_ORR_D_R, CRISV10F_INSN_OR_M_B_M, CRISV10F_INSN_OR_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_ORR_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORR_W_R, CRISV10F_INSN_ORR_D_R, CRISV10F_INSN_OR_M_B_M, CRISV10F_INSN_OR_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_OR_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORR_W_R, CRISV10F_INSN_ORR_D_R, CRISV10F_INSN_OR_M_B_M, CRISV10F_INSN_OR_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_OR_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_OR_M_D_M, CRISV10F_INSN_ORCBR, CRISV10F_INSN_ORCWR, CRISV10F_INSN_ORCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_OR_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORR_W_R, CRISV10F_INSN_ORR_D_R, CRISV10F_INSN_OR_M_B_M, CRISV10F_INSN_OR_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_RET_TYPE	sim/cris/decodev10.h	/^ , CRISV10F_INSN_RET_TYPE, CRISV10F_INSN_MOVE_M_SPRV10, CRISV10F_INSN_MOVE_C_SPRV10_P5, CRISV10F_INSN_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SBFS	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SBFS, CRISV10F_INSN_MOVEM_R_M, CRISV10F_INSN_MOVEM_M_R, CRISV10F_INSN_MOVEM_M_PC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SCC	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SCC, CRISV10F_INSN_LZ, CRISV10F_INSN_ADDOQ, CRISV10F_INSN_BDAPQPC$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SETF	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BTSTQ, CRISV10F_INSN_SETF, CRISV10F_INSN_CLEARF, CRISV10F_INSN_BCC_B$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_M_D_M, CRISV10F_INSN_SUBCBR, CRISV10F_INSN_SUBCWR, CRISV10F_INSN_SUBCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBCDR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_M_D_M, CRISV10F_INSN_SUBCBR, CRISV10F_INSN_SUBCWR, CRISV10F_INSN_SUBCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_M_D_M, CRISV10F_INSN_SUBCBR, CRISV10F_INSN_SUBCWR, CRISV10F_INSN_SUBCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBQ	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBQ, CRISV10F_INSN_CMP_R_B_R, CRISV10F_INSN_CMP_R_W_R, CRISV10F_INSN_CMP_R_D_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBSCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBSCBR, CRISV10F_INSN_SUBSCWR, CRISV10F_INSN_SUBU_B_R, CRISV10F_INSN_SUBU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBSCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBSCBR, CRISV10F_INSN_SUBSCWR, CRISV10F_INSN_SUBU_B_R, CRISV10F_INSN_SUBU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBS_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBS_B_R, CRISV10F_INSN_SUBS_W_R, CRISV10F_INSN_SUBS_M_B_M, CRISV10F_INSN_SUBS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBS_B_R, CRISV10F_INSN_SUBS_W_R, CRISV10F_INSN_SUBS_M_B_M, CRISV10F_INSN_SUBS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBS_B_R, CRISV10F_INSN_SUBS_W_R, CRISV10F_INSN_SUBS_M_B_M, CRISV10F_INSN_SUBS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBS_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBS_B_R, CRISV10F_INSN_SUBS_W_R, CRISV10F_INSN_SUBS_M_B_M, CRISV10F_INSN_SUBS_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBUCBR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBU_M_B_M, CRISV10F_INSN_SUBU_M_W_M, CRISV10F_INSN_SUBUCBR, CRISV10F_INSN_SUBUCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBUCWR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBU_M_B_M, CRISV10F_INSN_SUBU_M_W_M, CRISV10F_INSN_SUBUCBR, CRISV10F_INSN_SUBUCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBU_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBSCBR, CRISV10F_INSN_SUBSCWR, CRISV10F_INSN_SUBU_B_R, CRISV10F_INSN_SUBU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBU_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBU_M_B_M, CRISV10F_INSN_SUBU_M_W_M, CRISV10F_INSN_SUBUCBR, CRISV10F_INSN_SUBUCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBU_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBU_M_B_M, CRISV10F_INSN_SUBU_M_W_M, CRISV10F_INSN_SUBUCBR, CRISV10F_INSN_SUBUCWR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUBU_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUBSCBR, CRISV10F_INSN_SUBSCWR, CRISV10F_INSN_SUBU_B_R, CRISV10F_INSN_SUBU_W_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_B_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ADDU_M_W_M, CRISV10F_INSN_ADDUCBR, CRISV10F_INSN_ADDUCWR, CRISV10F_INSN_SUB_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_D_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_W_R, CRISV10F_INSN_SUB_D_R, CRISV10F_INSN_SUB_M_B_M, CRISV10F_INSN_SUB_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_W_R, CRISV10F_INSN_SUB_D_R, CRISV10F_INSN_SUB_M_B_M, CRISV10F_INSN_SUB_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_M_D_M, CRISV10F_INSN_SUBCBR, CRISV10F_INSN_SUBCWR, CRISV10F_INSN_SUBCDR$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_W_R, CRISV10F_INSN_SUB_D_R, CRISV10F_INSN_SUB_M_B_M, CRISV10F_INSN_SUB_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SUB_W_R	sim/cris/decodev10.h	/^ , CRISV10F_INSN_SUB_W_R, CRISV10F_INSN_SUB_D_R, CRISV10F_INSN_SUB_M_B_M, CRISV10F_INSN_SUB_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_SWAP	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORQ, CRISV10F_INSN_XOR, CRISV10F_INSN_SWAP, CRISV10F_INSN_ASRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_TEST_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_NEG_W_R, CRISV10F_INSN_NEG_D_R, CRISV10F_INSN_TEST_M_B_M, CRISV10F_INSN_TEST_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_TEST_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_TEST_M_D_M, CRISV10F_INSN_MOVE_R_M_B_M, CRISV10F_INSN_MOVE_R_M_W_M, CRISV10F_INSN_MOVE_R_M_D_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_TEST_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_INSN_NEG_W_R, CRISV10F_INSN_NEG_D_R, CRISV10F_INSN_TEST_M_B_M, CRISV10F_INSN_TEST_M_W_M$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_TYPE	sim/cris/decodev10.h	/^} CRISV10F_INSN_TYPE;$/;"	t	typeref:enum:crisv10f_insn_type
CRISV10F_INSN_XOR	sim/cris/decodev10.h	/^ , CRISV10F_INSN_ORQ, CRISV10F_INSN_XOR, CRISV10F_INSN_SWAP, CRISV10F_INSN_ASRR_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_AFTER	sim/cris/decodev10.h	/^  CRISV10F_INSN_X_INVALID, CRISV10F_INSN_X_AFTER, CRISV10F_INSN_X_BEFORE, CRISV10F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_BEFORE	sim/cris/decodev10.h	/^  CRISV10F_INSN_X_INVALID, CRISV10F_INSN_X_AFTER, CRISV10F_INSN_X_BEFORE, CRISV10F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_BEGIN	sim/cris/decodev10.h	/^ , CRISV10F_INSN_X_CHAIN, CRISV10F_INSN_X_BEGIN, CRISV10F_INSN_NOP, CRISV10F_INSN_MOVE_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_CHAIN	sim/cris/decodev10.h	/^ , CRISV10F_INSN_X_CHAIN, CRISV10F_INSN_X_BEGIN, CRISV10F_INSN_NOP, CRISV10F_INSN_MOVE_B_R$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_CTI_CHAIN	sim/cris/decodev10.h	/^  CRISV10F_INSN_X_INVALID, CRISV10F_INSN_X_AFTER, CRISV10F_INSN_X_BEFORE, CRISV10F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN_X_INVALID	sim/cris/decodev10.h	/^  CRISV10F_INSN_X_INVALID, CRISV10F_INSN_X_AFTER, CRISV10F_INSN_X_BEFORE, CRISV10F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv10f_insn_type
CRISV10F_INSN__MAX	sim/cris/decodev10.h	/^ , CRISV10F_INSN_BIAP_PC_D_R, CRISV10F_INSN__MAX$/;"	e	enum:crisv10f_insn_type
CRISV10F_SFMT_ADDCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADD_M_W_M, CRISV10F_SFMT_ADD_M_D_M, CRISV10F_SFMT_ADDCBR, CRISV10F_SFMT_ADDCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDCDR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDCDR, CRISV10F_SFMT_ADDCPC, CRISV10F_SFMT_ADDS_M_B_M, CRISV10F_SFMT_ADDS_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDCPC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDCDR, CRISV10F_SFMT_ADDCPC, CRISV10F_SFMT_ADDS_M_B_M, CRISV10F_SFMT_ADDS_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADD_M_W_M, CRISV10F_SFMT_ADD_M_D_M, CRISV10F_SFMT_ADDCBR, CRISV10F_SFMT_ADDCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDI_ACR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_CD, CRISV10F_SFMT_DIP_M, CRISV10F_SFMT_DIP_C, CRISV10F_SFMT_ADDI_ACR_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDI_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDSCBR, CRISV10F_SFMT_ADDSCWR, CRISV10F_SFMT_ADDSPCPC, CRISV10F_SFMT_ADDI_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDOQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_CD, CRISV10F_SFMT_SCC, CRISV10F_SFMT_ADDOQ, CRISV10F_SFMT_BDAPQPC$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_CB	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_M_W_M, CRISV10F_SFMT_ADDO_M_D_M, CRISV10F_SFMT_ADDO_CB, CRISV10F_SFMT_ADDO_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_CD	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_CD, CRISV10F_SFMT_DIP_M, CRISV10F_SFMT_DIP_C, CRISV10F_SFMT_ADDI_ACR_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_CW	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_M_W_M, CRISV10F_SFMT_ADDO_M_D_M, CRISV10F_SFMT_ADDO_CB, CRISV10F_SFMT_ADDO_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BDAP_32_PC, CRISV10F_SFMT_MOVE_M_PCPLUS_P0, CRISV10F_SFMT_MOVE_M_SPPLUS_P8, CRISV10F_SFMT_ADDO_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_M_W_M, CRISV10F_SFMT_ADDO_M_D_M, CRISV10F_SFMT_ADDO_CB, CRISV10F_SFMT_ADDO_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDO_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_M_W_M, CRISV10F_SFMT_ADDO_M_D_M, CRISV10F_SFMT_ADDO_CB, CRISV10F_SFMT_ADDO_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVUCBR, CRISV10F_SFMT_MOVUCWR, CRISV10F_SFMT_ADDQ, CRISV10F_SFMT_CMP_R_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDSCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDSCBR, CRISV10F_SFMT_ADDSCWR, CRISV10F_SFMT_ADDSPCPC, CRISV10F_SFMT_ADDI_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDSCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDSCBR, CRISV10F_SFMT_ADDSCWR, CRISV10F_SFMT_ADDSPCPC, CRISV10F_SFMT_ADDI_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDSPCPC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDSCBR, CRISV10F_SFMT_ADDSCWR, CRISV10F_SFMT_ADDSPCPC, CRISV10F_SFMT_ADDI_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDCDR, CRISV10F_SFMT_ADDCPC, CRISV10F_SFMT_ADDS_M_B_M, CRISV10F_SFMT_ADDS_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADDS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDCDR, CRISV10F_SFMT_ADDCPC, CRISV10F_SFMT_ADDS_M_B_M, CRISV10F_SFMT_ADDS_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADD_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEM_M_PC, CRISV10F_SFMT_ADD_B_R, CRISV10F_SFMT_ADD_D_R, CRISV10F_SFMT_ADD_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADD_D_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEM_M_PC, CRISV10F_SFMT_ADD_B_R, CRISV10F_SFMT_ADD_D_R, CRISV10F_SFMT_ADD_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADD_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEM_M_PC, CRISV10F_SFMT_ADD_B_R, CRISV10F_SFMT_ADD_D_R, CRISV10F_SFMT_ADD_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADD_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADD_M_W_M, CRISV10F_SFMT_ADD_M_D_M, CRISV10F_SFMT_ADDCBR, CRISV10F_SFMT_ADDCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ADD_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADD_M_W_M, CRISV10F_SFMT_ADD_M_D_M, CRISV10F_SFMT_ADDCBR, CRISV10F_SFMT_ADDCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ANDCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ANDCBR, CRISV10F_SFMT_ANDCWR, CRISV10F_SFMT_ANDCDR, CRISV10F_SFMT_ANDQ$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ANDCDR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ANDCBR, CRISV10F_SFMT_ANDCWR, CRISV10F_SFMT_ANDCDR, CRISV10F_SFMT_ANDQ$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ANDCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ANDCBR, CRISV10F_SFMT_ANDCWR, CRISV10F_SFMT_ANDCDR, CRISV10F_SFMT_ANDQ$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ANDQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ANDCBR, CRISV10F_SFMT_ANDCWR, CRISV10F_SFMT_ANDCDR, CRISV10F_SFMT_ANDQ$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_AND_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MULS_B, CRISV10F_SFMT_MSTEP, CRISV10F_SFMT_DSTEP, CRISV10F_SFMT_AND_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_AND_D_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_AND_D_R, CRISV10F_SFMT_AND_M_B_M, CRISV10F_SFMT_AND_M_W_M, CRISV10F_SFMT_AND_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_AND_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_AND_D_R, CRISV10F_SFMT_AND_M_B_M, CRISV10F_SFMT_AND_M_W_M, CRISV10F_SFMT_AND_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_AND_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_AND_D_R, CRISV10F_SFMT_AND_M_B_M, CRISV10F_SFMT_AND_M_W_M, CRISV10F_SFMT_AND_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_AND_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_AND_D_R, CRISV10F_SFMT_AND_M_B_M, CRISV10F_SFMT_AND_M_W_M, CRISV10F_SFMT_AND_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_ASRQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_SWAP, CRISV10F_SFMT_ASRQ, CRISV10F_SFMT_LSRR_B_R, CRISV10F_SFMT_LSRR_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BA_B	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BA_B, CRISV10F_SFMT_BCC_W, CRISV10F_SFMT_BA_W, CRISV10F_SFMT_JUMP_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BA_W	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BA_B, CRISV10F_SFMT_BCC_W, CRISV10F_SFMT_BA_W, CRISV10F_SFMT_JUMP_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BCC_B	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BTST, CRISV10F_SFMT_BTSTQ, CRISV10F_SFMT_SETF, CRISV10F_SFMT_BCC_B$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BCC_W	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BA_B, CRISV10F_SFMT_BCC_W, CRISV10F_SFMT_BA_W, CRISV10F_SFMT_JUMP_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BDAPQPC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_CD, CRISV10F_SFMT_SCC, CRISV10F_SFMT_ADDOQ, CRISV10F_SFMT_BDAPQPC$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BDAP_32_PC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BDAP_32_PC, CRISV10F_SFMT_MOVE_M_PCPLUS_P0, CRISV10F_SFMT_MOVE_M_SPPLUS_P8, CRISV10F_SFMT_ADDO_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BIAP_PC_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BIAP_PC_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_CB	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_M_W_M, CRISV10F_SFMT_BOUND_M_D_M, CRISV10F_SFMT_BOUND_CB, CRISV10F_SFMT_BOUND_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_CD	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_CD, CRISV10F_SFMT_SCC, CRISV10F_SFMT_ADDOQ, CRISV10F_SFMT_BDAPQPC$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_CW	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_M_W_M, CRISV10F_SFMT_BOUND_M_D_M, CRISV10F_SFMT_BOUND_CB, CRISV10F_SFMT_BOUND_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_JUMP_M, CRISV10F_SFMT_JUMP_C, CRISV10F_SFMT_BREAK, CRISV10F_SFMT_BOUND_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_M_W_M, CRISV10F_SFMT_BOUND_M_D_M, CRISV10F_SFMT_BOUND_CB, CRISV10F_SFMT_BOUND_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BOUND_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_M_W_M, CRISV10F_SFMT_BOUND_M_D_M, CRISV10F_SFMT_BOUND_CB, CRISV10F_SFMT_BOUND_CW$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BREAK	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_JUMP_M, CRISV10F_SFMT_JUMP_C, CRISV10F_SFMT_BREAK, CRISV10F_SFMT_BOUND_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BTST	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BTST, CRISV10F_SFMT_BTSTQ, CRISV10F_SFMT_SETF, CRISV10F_SFMT_BCC_B$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_BTSTQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BTST, CRISV10F_SFMT_BTSTQ, CRISV10F_SFMT_SETF, CRISV10F_SFMT_BCC_B$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMP_M_B_M, CRISV10F_SFMT_CMP_M_W_M, CRISV10F_SFMT_CMP_M_D_M, CRISV10F_SFMT_CMPCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPCDR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPCWR, CRISV10F_SFMT_CMPCDR, CRISV10F_SFMT_CMPQ, CRISV10F_SFMT_CMPUCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPCWR, CRISV10F_SFMT_CMPCDR, CRISV10F_SFMT_CMPQ, CRISV10F_SFMT_CMPUCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPCWR, CRISV10F_SFMT_CMPCDR, CRISV10F_SFMT_CMPQ, CRISV10F_SFMT_CMPUCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPUCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPCWR, CRISV10F_SFMT_CMPCDR, CRISV10F_SFMT_CMPQ, CRISV10F_SFMT_CMPUCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMPUCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPUCWR, CRISV10F_SFMT_MOVE_M_B_M, CRISV10F_SFMT_MOVE_M_W_M, CRISV10F_SFMT_MOVE_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMP_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMP_M_B_M, CRISV10F_SFMT_CMP_M_W_M, CRISV10F_SFMT_CMP_M_D_M, CRISV10F_SFMT_CMPCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMP_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMP_M_B_M, CRISV10F_SFMT_CMP_M_W_M, CRISV10F_SFMT_CMP_M_D_M, CRISV10F_SFMT_CMPCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMP_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMP_M_B_M, CRISV10F_SFMT_CMP_M_W_M, CRISV10F_SFMT_CMP_M_D_M, CRISV10F_SFMT_CMPCBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_CMP_R_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVUCBR, CRISV10F_SFMT_MOVUCWR, CRISV10F_SFMT_ADDQ, CRISV10F_SFMT_CMP_R_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_DIP_C	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_CD, CRISV10F_SFMT_DIP_M, CRISV10F_SFMT_DIP_C, CRISV10F_SFMT_ADDI_ACR_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_DIP_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_ADDO_CD, CRISV10F_SFMT_DIP_M, CRISV10F_SFMT_DIP_C, CRISV10F_SFMT_ADDI_ACR_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_DSTEP	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MULS_B, CRISV10F_SFMT_MSTEP, CRISV10F_SFMT_DSTEP, CRISV10F_SFMT_AND_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_EMPTY	sim/cris/decodev10.h	/^  CRISV10F_SFMT_EMPTY, CRISV10F_SFMT_NOP, CRISV10F_SFMT_MOVE_B_R, CRISV10F_SFMT_MOVE_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_JUMP_C	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_JUMP_M, CRISV10F_SFMT_JUMP_C, CRISV10F_SFMT_BREAK, CRISV10F_SFMT_BOUND_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_JUMP_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_JUMP_M, CRISV10F_SFMT_JUMP_C, CRISV10F_SFMT_BREAK, CRISV10F_SFMT_BOUND_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_JUMP_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BA_B, CRISV10F_SFMT_BCC_W, CRISV10F_SFMT_BA_W, CRISV10F_SFMT_JUMP_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_LSRR_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_SWAP, CRISV10F_SFMT_ASRQ, CRISV10F_SFMT_LSRR_B_R, CRISV10F_SFMT_LSRR_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_LSRR_D_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_SWAP, CRISV10F_SFMT_ASRQ, CRISV10F_SFMT_LSRR_B_R, CRISV10F_SFMT_LSRR_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVECBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEPCR, CRISV10F_SFMT_MOVEQ, CRISV10F_SFMT_MOVS_B_R, CRISV10F_SFMT_MOVECBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVECDR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVECWR, CRISV10F_SFMT_MOVECDR, CRISV10F_SFMT_MOVSCBR, CRISV10F_SFMT_MOVSCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVECWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVECWR, CRISV10F_SFMT_MOVECDR, CRISV10F_SFMT_MOVSCBR, CRISV10F_SFMT_MOVSCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVEM_M_PC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEM_M_PC, CRISV10F_SFMT_ADD_B_R, CRISV10F_SFMT_ADD_D_R, CRISV10F_SFMT_ADD_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVEM_M_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVE_SPR_MV10, CRISV10F_SFMT_SBFS, CRISV10F_SFMT_MOVEM_R_M, CRISV10F_SFMT_MOVEM_M_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVEM_R_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVE_SPR_MV10, CRISV10F_SFMT_SBFS, CRISV10F_SFMT_MOVEM_R_M, CRISV10F_SFMT_MOVEM_M_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVEPCR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEPCR, CRISV10F_SFMT_MOVEQ, CRISV10F_SFMT_MOVS_B_R, CRISV10F_SFMT_MOVECBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVEQ	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEPCR, CRISV10F_SFMT_MOVEQ, CRISV10F_SFMT_MOVS_B_R, CRISV10F_SFMT_MOVECBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_B_R	sim/cris/decodev10.h	/^  CRISV10F_SFMT_EMPTY, CRISV10F_SFMT_NOP, CRISV10F_SFMT_MOVE_B_R, CRISV10F_SFMT_MOVE_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_C_SPRV10_P5	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_RET_TYPE, CRISV10F_SFMT_MOVE_M_SPRV10, CRISV10F_SFMT_MOVE_C_SPRV10_P5, CRISV10F_SFMT_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_C_SPRV10_P9	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_RET_TYPE, CRISV10F_SFMT_MOVE_M_SPRV10, CRISV10F_SFMT_MOVE_C_SPRV10_P5, CRISV10F_SFMT_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_D_R	sim/cris/decodev10.h	/^  CRISV10F_SFMT_EMPTY, CRISV10F_SFMT_NOP, CRISV10F_SFMT_MOVE_B_R, CRISV10F_SFMT_MOVE_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPUCWR, CRISV10F_SFMT_MOVE_M_B_M, CRISV10F_SFMT_MOVE_M_W_M, CRISV10F_SFMT_MOVE_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPUCWR, CRISV10F_SFMT_MOVE_M_B_M, CRISV10F_SFMT_MOVE_M_W_M, CRISV10F_SFMT_MOVE_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_PCPLUS_P0	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BDAP_32_PC, CRISV10F_SFMT_MOVE_M_PCPLUS_P0, CRISV10F_SFMT_MOVE_M_SPPLUS_P8, CRISV10F_SFMT_ADDO_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_SPPLUS_P8	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BDAP_32_PC, CRISV10F_SFMT_MOVE_M_PCPLUS_P0, CRISV10F_SFMT_MOVE_M_SPPLUS_P8, CRISV10F_SFMT_ADDO_M_B_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_SPRV10	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_RET_TYPE, CRISV10F_SFMT_MOVE_M_SPRV10, CRISV10F_SFMT_MOVE_C_SPRV10_P5, CRISV10F_SFMT_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_CMPUCWR, CRISV10F_SFMT_MOVE_M_B_M, CRISV10F_SFMT_MOVE_M_W_M, CRISV10F_SFMT_MOVE_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_R_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_TEST_M_D_M, CRISV10F_SFMT_MOVE_R_M_B_M, CRISV10F_SFMT_MOVE_R_M_W_M, CRISV10F_SFMT_MOVE_R_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_R_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_TEST_M_D_M, CRISV10F_SFMT_MOVE_R_M_B_M, CRISV10F_SFMT_MOVE_R_M_W_M, CRISV10F_SFMT_MOVE_R_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_R_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_TEST_M_D_M, CRISV10F_SFMT_MOVE_R_M_B_M, CRISV10F_SFMT_MOVE_R_M_W_M, CRISV10F_SFMT_MOVE_R_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_R_SPRV10	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVS_M_B_M, CRISV10F_SFMT_MOVS_M_W_M, CRISV10F_SFMT_MOVE_R_SPRV10, CRISV10F_SFMT_MOVE_SPR_RV10$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_SPR_MV10	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVE_SPR_MV10, CRISV10F_SFMT_SBFS, CRISV10F_SFMT_MOVEM_R_M, CRISV10F_SFMT_MOVEM_M_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVE_SPR_RV10	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVS_M_B_M, CRISV10F_SFMT_MOVS_M_W_M, CRISV10F_SFMT_MOVE_R_SPRV10, CRISV10F_SFMT_MOVE_SPR_RV10$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVSCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVECWR, CRISV10F_SFMT_MOVECDR, CRISV10F_SFMT_MOVSCBR, CRISV10F_SFMT_MOVSCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVSCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVECWR, CRISV10F_SFMT_MOVECDR, CRISV10F_SFMT_MOVSCBR, CRISV10F_SFMT_MOVSCWR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVS_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVEPCR, CRISV10F_SFMT_MOVEQ, CRISV10F_SFMT_MOVS_B_R, CRISV10F_SFMT_MOVECBR$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVS_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVS_M_B_M, CRISV10F_SFMT_MOVS_M_W_M, CRISV10F_SFMT_MOVE_R_SPRV10, CRISV10F_SFMT_MOVE_SPR_RV10$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVS_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVS_M_B_M, CRISV10F_SFMT_MOVS_M_W_M, CRISV10F_SFMT_MOVE_R_SPRV10, CRISV10F_SFMT_MOVE_SPR_RV10$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVUCBR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVUCBR, CRISV10F_SFMT_MOVUCWR, CRISV10F_SFMT_ADDQ, CRISV10F_SFMT_CMP_R_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MOVUCWR	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVUCBR, CRISV10F_SFMT_MOVUCWR, CRISV10F_SFMT_ADDQ, CRISV10F_SFMT_CMP_R_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MSTEP	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MULS_B, CRISV10F_SFMT_MSTEP, CRISV10F_SFMT_DSTEP, CRISV10F_SFMT_AND_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_MULS_B	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MULS_B, CRISV10F_SFMT_MSTEP, CRISV10F_SFMT_DSTEP, CRISV10F_SFMT_AND_B_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_NEG_B_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_NEG_B_R, CRISV10F_SFMT_NEG_D_R, CRISV10F_SFMT_TEST_M_B_M, CRISV10F_SFMT_TEST_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_NEG_D_R	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_NEG_B_R, CRISV10F_SFMT_NEG_D_R, CRISV10F_SFMT_TEST_M_B_M, CRISV10F_SFMT_TEST_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_NOP	sim/cris/decodev10.h	/^  CRISV10F_SFMT_EMPTY, CRISV10F_SFMT_NOP, CRISV10F_SFMT_MOVE_B_R, CRISV10F_SFMT_MOVE_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_RET_TYPE	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_RET_TYPE, CRISV10F_SFMT_MOVE_M_SPRV10, CRISV10F_SFMT_MOVE_C_SPRV10_P5, CRISV10F_SFMT_MOVE_C_SPRV10_P9$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_SBFS	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_MOVE_SPR_MV10, CRISV10F_SFMT_SBFS, CRISV10F_SFMT_MOVEM_R_M, CRISV10F_SFMT_MOVEM_M_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_SCC	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BOUND_CD, CRISV10F_SFMT_SCC, CRISV10F_SFMT_ADDOQ, CRISV10F_SFMT_BDAPQPC$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_SETF	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_BTST, CRISV10F_SFMT_BTSTQ, CRISV10F_SFMT_SETF, CRISV10F_SFMT_BCC_B$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_SWAP	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_SWAP, CRISV10F_SFMT_ASRQ, CRISV10F_SFMT_LSRR_B_R, CRISV10F_SFMT_LSRR_D_R$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_TEST_M_B_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_NEG_B_R, CRISV10F_SFMT_NEG_D_R, CRISV10F_SFMT_TEST_M_B_M, CRISV10F_SFMT_TEST_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_TEST_M_D_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_TEST_M_D_M, CRISV10F_SFMT_MOVE_R_M_B_M, CRISV10F_SFMT_MOVE_R_M_W_M, CRISV10F_SFMT_MOVE_R_M_D_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_TEST_M_W_M	sim/cris/decodev10.h	/^ , CRISV10F_SFMT_NEG_B_R, CRISV10F_SFMT_NEG_D_R, CRISV10F_SFMT_TEST_M_B_M, CRISV10F_SFMT_TEST_M_W_M$/;"	e	enum:crisv10f_sfmt_type
CRISV10F_SFMT_TYPE	sim/cris/decodev10.h	/^} CRISV10F_SFMT_TYPE;$/;"	t	typeref:enum:crisv10f_sfmt_type
CRISV10_ELF_NGREG	gdb/cris-tdep.c	3792;"	d	file:
CRISV32F_CPU_DATA	sim/cris/cpuv32.h	/^} CRISV32F_CPU_DATA;$/;"	t	typeref:struct:__anon696
CRISV32F_DECODE_H	sim/cris/decodev32.h	25;"	d
CRISV32F_INSN_ABS	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULU_D, CRISV32F_INSN_MCP, CRISV32F_INSN_DSTEP, CRISV32F_INSN_ABS$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_M_W_M, CRISV32F_INSN_ADD_M_D_M, CRISV32F_INSN_ADDCBR, CRISV32F_INSN_ADDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDCDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDCDR, CRISV32F_INSN_ADDS_B_R, CRISV32F_INSN_ADDS_W_R, CRISV32F_INSN_ADDS_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_M_W_M, CRISV32F_INSN_ADD_M_D_M, CRISV32F_INSN_ADDCBR, CRISV32F_INSN_ADDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDC_C	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDC_C, CRISV32F_INSN_LAPC_D, CRISV32F_INSN_LAPCQ, CRISV32F_INSN_ADDI_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDC_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBUCBR, CRISV32F_INSN_SUBUCWR, CRISV32F_INSN_ADDC_R, CRISV32F_INSN_ADDC_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDC_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBUCBR, CRISV32F_INSN_SUBUCWR, CRISV32F_INSN_ADDC_R, CRISV32F_INSN_ADDC_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_ACR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_CW, CRISV32F_INSN_ADDO_CD, CRISV32F_INSN_ADDI_ACR_B_R, CRISV32F_INSN_ADDI_ACR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_ACR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_ACR_D_R, CRISV32F_INSN_FIDXI, CRISV32F_INSN_FTAGI, CRISV32F_INSN_FIDXD$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_ACR_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_CW, CRISV32F_INSN_ADDO_CD, CRISV32F_INSN_ADDI_ACR_B_R, CRISV32F_INSN_ADDI_ACR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDC_C, CRISV32F_INSN_LAPC_D, CRISV32F_INSN_LAPCQ, CRISV32F_INSN_ADDI_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_W_R, CRISV32F_INSN_ADDI_D_R, CRISV32F_INSN_NEG_B_R, CRISV32F_INSN_NEG_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDI_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_W_R, CRISV32F_INSN_ADDI_D_R, CRISV32F_INSN_NEG_B_R, CRISV32F_INSN_NEG_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDOQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_CD, CRISV32F_INSN_SCC, CRISV32F_INSN_LZ, CRISV32F_INSN_ADDOQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_CB	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_M_B_M, CRISV32F_INSN_ADDO_M_W_M, CRISV32F_INSN_ADDO_M_D_M, CRISV32F_INSN_ADDO_CB$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_CD	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_CW, CRISV32F_INSN_ADDO_CD, CRISV32F_INSN_ADDI_ACR_B_R, CRISV32F_INSN_ADDI_ACR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_CW	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_CW, CRISV32F_INSN_ADDO_CD, CRISV32F_INSN_ADDI_ACR_B_R, CRISV32F_INSN_ADDI_ACR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_M_B_M, CRISV32F_INSN_ADDO_M_W_M, CRISV32F_INSN_ADDO_M_D_M, CRISV32F_INSN_ADDO_CB$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_M_B_M, CRISV32F_INSN_ADDO_M_W_M, CRISV32F_INSN_ADDO_M_D_M, CRISV32F_INSN_ADDO_CB$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDO_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDO_M_B_M, CRISV32F_INSN_ADDO_M_W_M, CRISV32F_INSN_ADDO_M_D_M, CRISV32F_INSN_ADDO_CB$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVUCWR, CRISV32F_INSN_ADDQ, CRISV32F_INSN_SUBQ, CRISV32F_INSN_CMP_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDSCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDS_M_W_M, CRISV32F_INSN_ADDSCBR, CRISV32F_INSN_ADDSCWR, CRISV32F_INSN_ADDU_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDSCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDS_M_W_M, CRISV32F_INSN_ADDSCBR, CRISV32F_INSN_ADDSCWR, CRISV32F_INSN_ADDU_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDS_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDCDR, CRISV32F_INSN_ADDS_B_R, CRISV32F_INSN_ADDS_W_R, CRISV32F_INSN_ADDS_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDCDR, CRISV32F_INSN_ADDS_B_R, CRISV32F_INSN_ADDS_W_R, CRISV32F_INSN_ADDS_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDS_M_W_M, CRISV32F_INSN_ADDSCBR, CRISV32F_INSN_ADDSCWR, CRISV32F_INSN_ADDU_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDS_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDCDR, CRISV32F_INSN_ADDS_B_R, CRISV32F_INSN_ADDS_W_R, CRISV32F_INSN_ADDS_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDUCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDU_W_R, CRISV32F_INSN_ADDU_M_B_M, CRISV32F_INSN_ADDU_M_W_M, CRISV32F_INSN_ADDUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDUCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDUCWR, CRISV32F_INSN_SUB_B_R, CRISV32F_INSN_SUB_W_R, CRISV32F_INSN_SUB_D_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDU_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDS_M_W_M, CRISV32F_INSN_ADDSCBR, CRISV32F_INSN_ADDSCWR, CRISV32F_INSN_ADDU_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDU_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDU_W_R, CRISV32F_INSN_ADDU_M_B_M, CRISV32F_INSN_ADDU_M_W_M, CRISV32F_INSN_ADDUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDU_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDU_W_R, CRISV32F_INSN_ADDU_M_B_M, CRISV32F_INSN_ADDU_M_W_M, CRISV32F_INSN_ADDUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADDU_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDU_W_R, CRISV32F_INSN_ADDU_M_B_M, CRISV32F_INSN_ADDU_M_W_M, CRISV32F_INSN_ADDUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_B_R, CRISV32F_INSN_ADD_W_R, CRISV32F_INSN_ADD_D_R, CRISV32F_INSN_ADD_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_B_R, CRISV32F_INSN_ADD_W_R, CRISV32F_INSN_ADD_D_R, CRISV32F_INSN_ADD_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_B_R, CRISV32F_INSN_ADD_W_R, CRISV32F_INSN_ADD_D_R, CRISV32F_INSN_ADD_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_M_W_M, CRISV32F_INSN_ADD_M_D_M, CRISV32F_INSN_ADDCBR, CRISV32F_INSN_ADDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_M_W_M, CRISV32F_INSN_ADD_M_D_M, CRISV32F_INSN_ADDCBR, CRISV32F_INSN_ADDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ADD_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADD_B_R, CRISV32F_INSN_ADD_W_R, CRISV32F_INSN_ADD_D_R, CRISV32F_INSN_ADD_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ANDCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_M_W_M, CRISV32F_INSN_AND_M_D_M, CRISV32F_INSN_ANDCBR, CRISV32F_INSN_ANDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ANDCDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ANDCDR, CRISV32F_INSN_ANDQ, CRISV32F_INSN_ORR_B_R, CRISV32F_INSN_ORR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ANDCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_M_W_M, CRISV32F_INSN_AND_M_D_M, CRISV32F_INSN_ANDCBR, CRISV32F_INSN_ANDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ANDQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ANDCDR, CRISV32F_INSN_ANDQ, CRISV32F_INSN_ORR_B_R, CRISV32F_INSN_ORR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_B_R, CRISV32F_INSN_AND_W_R, CRISV32F_INSN_AND_D_R, CRISV32F_INSN_AND_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_B_R, CRISV32F_INSN_AND_W_R, CRISV32F_INSN_AND_D_R, CRISV32F_INSN_AND_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_B_R, CRISV32F_INSN_AND_W_R, CRISV32F_INSN_AND_D_R, CRISV32F_INSN_AND_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_M_W_M, CRISV32F_INSN_AND_M_D_M, CRISV32F_INSN_ANDCBR, CRISV32F_INSN_ANDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_M_W_M, CRISV32F_INSN_AND_M_D_M, CRISV32F_INSN_ANDCBR, CRISV32F_INSN_ANDCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_AND_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_AND_B_R, CRISV32F_INSN_AND_W_R, CRISV32F_INSN_AND_D_R, CRISV32F_INSN_AND_M_B_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ASRQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ASRR_D_R, CRISV32F_INSN_ASRQ, CRISV32F_INSN_LSRR_B_R, CRISV32F_INSN_LSRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ASRR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_XOR, CRISV32F_INSN_SWAP, CRISV32F_INSN_ASRR_B_R, CRISV32F_INSN_ASRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ASRR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ASRR_D_R, CRISV32F_INSN_ASRQ, CRISV32F_INSN_LSRR_B_R, CRISV32F_INSN_LSRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ASRR_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_XOR, CRISV32F_INSN_SWAP, CRISV32F_INSN_ASRR_B_R, CRISV32F_INSN_ASRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BASC_C	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JASC_C, CRISV32F_INSN_BASC_C, CRISV32F_INSN_BREAK, CRISV32F_INSN_BOUND_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BAS_C	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JAS_C, CRISV32F_INSN_JUMP_P, CRISV32F_INSN_BAS_C, CRISV32F_INSN_JASC_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BA_B	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BA_B, CRISV32F_INSN_BCC_W, CRISV32F_INSN_BA_W, CRISV32F_INSN_JAS_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BA_W	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BA_B, CRISV32F_INSN_BCC_W, CRISV32F_INSN_BA_W, CRISV32F_INSN_JAS_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BCC_B	sim/cris/decodev32.h	/^ , CRISV32F_INSN_RFG, CRISV32F_INSN_RFN, CRISV32F_INSN_HALT, CRISV32F_INSN_BCC_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BCC_W	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BA_B, CRISV32F_INSN_BCC_W, CRISV32F_INSN_BA_W, CRISV32F_INSN_JAS_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_CB	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_R_W_R, CRISV32F_INSN_BOUND_R_D_R, CRISV32F_INSN_BOUND_CB, CRISV32F_INSN_BOUND_CW$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_CD	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_CD, CRISV32F_INSN_SCC, CRISV32F_INSN_LZ, CRISV32F_INSN_ADDOQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_CW	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_R_W_R, CRISV32F_INSN_BOUND_R_D_R, CRISV32F_INSN_BOUND_CB, CRISV32F_INSN_BOUND_CW$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_R_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JASC_C, CRISV32F_INSN_BASC_C, CRISV32F_INSN_BREAK, CRISV32F_INSN_BOUND_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_R_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_R_W_R, CRISV32F_INSN_BOUND_R_D_R, CRISV32F_INSN_BOUND_CB, CRISV32F_INSN_BOUND_CW$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BOUND_R_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_R_W_R, CRISV32F_INSN_BOUND_R_D_R, CRISV32F_INSN_BOUND_CB, CRISV32F_INSN_BOUND_CW$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BREAK	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JASC_C, CRISV32F_INSN_BASC_C, CRISV32F_INSN_BREAK, CRISV32F_INSN_BOUND_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BTST	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSLR_D_R, CRISV32F_INSN_LSLQ, CRISV32F_INSN_BTST, CRISV32F_INSN_BTSTQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_BTSTQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSLR_D_R, CRISV32F_INSN_LSLQ, CRISV32F_INSN_BTST, CRISV32F_INSN_BTSTQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CLEARF	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SETF, CRISV32F_INSN_CLEARF, CRISV32F_INSN_RFE, CRISV32F_INSN_SFE$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_M_D_M, CRISV32F_INSN_CMPCBR, CRISV32F_INSN_CMPCWR, CRISV32F_INSN_CMPCDR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPCDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_M_D_M, CRISV32F_INSN_CMPCBR, CRISV32F_INSN_CMPCWR, CRISV32F_INSN_CMPCDR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_M_D_M, CRISV32F_INSN_CMPCBR, CRISV32F_INSN_CMPCWR, CRISV32F_INSN_CMPCDR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPQ, CRISV32F_INSN_CMPS_M_B_M, CRISV32F_INSN_CMPS_M_W_M, CRISV32F_INSN_CMPSCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPSCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPQ, CRISV32F_INSN_CMPS_M_B_M, CRISV32F_INSN_CMPS_M_W_M, CRISV32F_INSN_CMPSCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPSCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPSCWR, CRISV32F_INSN_CMPU_M_B_M, CRISV32F_INSN_CMPU_M_W_M, CRISV32F_INSN_CMPUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPQ, CRISV32F_INSN_CMPS_M_B_M, CRISV32F_INSN_CMPS_M_W_M, CRISV32F_INSN_CMPSCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPQ, CRISV32F_INSN_CMPS_M_B_M, CRISV32F_INSN_CMPS_M_W_M, CRISV32F_INSN_CMPSCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPUCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPSCWR, CRISV32F_INSN_CMPU_M_B_M, CRISV32F_INSN_CMPU_M_W_M, CRISV32F_INSN_CMPUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPUCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPUCWR, CRISV32F_INSN_MOVE_M_B_M, CRISV32F_INSN_MOVE_M_W_M, CRISV32F_INSN_MOVE_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPU_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPSCWR, CRISV32F_INSN_CMPU_M_B_M, CRISV32F_INSN_CMPU_M_W_M, CRISV32F_INSN_CMPUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMPU_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPSCWR, CRISV32F_INSN_CMPU_M_B_M, CRISV32F_INSN_CMPU_M_W_M, CRISV32F_INSN_CMPUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_R_W_R, CRISV32F_INSN_CMP_R_D_R, CRISV32F_INSN_CMP_M_B_M, CRISV32F_INSN_CMP_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_M_D_M, CRISV32F_INSN_CMPCBR, CRISV32F_INSN_CMPCWR, CRISV32F_INSN_CMPCDR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_R_W_R, CRISV32F_INSN_CMP_R_D_R, CRISV32F_INSN_CMP_M_B_M, CRISV32F_INSN_CMP_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_R_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVUCWR, CRISV32F_INSN_ADDQ, CRISV32F_INSN_SUBQ, CRISV32F_INSN_CMP_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_R_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_R_W_R, CRISV32F_INSN_CMP_R_D_R, CRISV32F_INSN_CMP_M_B_M, CRISV32F_INSN_CMP_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_CMP_R_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMP_R_W_R, CRISV32F_INSN_CMP_R_D_R, CRISV32F_INSN_CMP_M_B_M, CRISV32F_INSN_CMP_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_DSTEP	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULU_D, CRISV32F_INSN_MCP, CRISV32F_INSN_DSTEP, CRISV32F_INSN_ABS$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_FIDXD	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_ACR_D_R, CRISV32F_INSN_FIDXI, CRISV32F_INSN_FTAGI, CRISV32F_INSN_FIDXD$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_FIDXI	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_ACR_D_R, CRISV32F_INSN_FIDXI, CRISV32F_INSN_FTAGI, CRISV32F_INSN_FIDXD$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_FTAGD	sim/cris/decodev32.h	/^ , CRISV32F_INSN_FTAGD, CRISV32F_INSN__MAX$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_FTAGI	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_ACR_D_R, CRISV32F_INSN_FIDXI, CRISV32F_INSN_FTAGI, CRISV32F_INSN_FIDXD$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_HALT	sim/cris/decodev32.h	/^ , CRISV32F_INSN_RFG, CRISV32F_INSN_RFN, CRISV32F_INSN_HALT, CRISV32F_INSN_BCC_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_JASC_C	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JASC_C, CRISV32F_INSN_BASC_C, CRISV32F_INSN_BREAK, CRISV32F_INSN_BOUND_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_JASC_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JAS_C, CRISV32F_INSN_JUMP_P, CRISV32F_INSN_BAS_C, CRISV32F_INSN_JASC_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_JAS_C	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JAS_C, CRISV32F_INSN_JUMP_P, CRISV32F_INSN_BAS_C, CRISV32F_INSN_JASC_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_JAS_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BA_B, CRISV32F_INSN_BCC_W, CRISV32F_INSN_BA_W, CRISV32F_INSN_JAS_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_JUMP_P	sim/cris/decodev32.h	/^ , CRISV32F_INSN_JAS_C, CRISV32F_INSN_JUMP_P, CRISV32F_INSN_BAS_C, CRISV32F_INSN_JASC_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LAPCQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDC_C, CRISV32F_INSN_LAPC_D, CRISV32F_INSN_LAPCQ, CRISV32F_INSN_ADDI_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LAPC_D	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDC_C, CRISV32F_INSN_LAPC_D, CRISV32F_INSN_LAPCQ, CRISV32F_INSN_ADDI_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSLQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSLR_D_R, CRISV32F_INSN_LSLQ, CRISV32F_INSN_BTST, CRISV32F_INSN_BTSTQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSLR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSRR_D_R, CRISV32F_INSN_LSRQ, CRISV32F_INSN_LSLR_B_R, CRISV32F_INSN_LSLR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSLR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSLR_D_R, CRISV32F_INSN_LSLQ, CRISV32F_INSN_BTST, CRISV32F_INSN_BTSTQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSLR_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSRR_D_R, CRISV32F_INSN_LSRQ, CRISV32F_INSN_LSLR_B_R, CRISV32F_INSN_LSLR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSRQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSRR_D_R, CRISV32F_INSN_LSRQ, CRISV32F_INSN_LSLR_B_R, CRISV32F_INSN_LSLR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSRR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ASRR_D_R, CRISV32F_INSN_ASRQ, CRISV32F_INSN_LSRR_B_R, CRISV32F_INSN_LSRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSRR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_LSRR_D_R, CRISV32F_INSN_LSRQ, CRISV32F_INSN_LSLR_B_R, CRISV32F_INSN_LSLR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LSRR_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ASRR_D_R, CRISV32F_INSN_ASRQ, CRISV32F_INSN_LSRR_B_R, CRISV32F_INSN_LSRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_LZ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_CD, CRISV32F_INSN_SCC, CRISV32F_INSN_LZ, CRISV32F_INSN_ADDOQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MCP	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULU_D, CRISV32F_INSN_MCP, CRISV32F_INSN_DSTEP, CRISV32F_INSN_ABS$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVECBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVU_B_R, CRISV32F_INSN_MOVU_W_R, CRISV32F_INSN_MOVECBR, CRISV32F_INSN_MOVECWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVECDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVECDR, CRISV32F_INSN_MOVSCBR, CRISV32F_INSN_MOVSCWR, CRISV32F_INSN_MOVUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVECWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVU_B_R, CRISV32F_INSN_MOVU_W_R, CRISV32F_INSN_MOVECBR, CRISV32F_INSN_MOVECWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVEM_M_R_V32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_SS_R, CRISV32F_INSN_MOVE_R_SS, CRISV32F_INSN_MOVEM_R_M_V32, CRISV32F_INSN_MOVEM_M_R_V32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVEM_R_M_V32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_SS_R, CRISV32F_INSN_MOVE_R_SS, CRISV32F_INSN_MOVEM_R_M_V32, CRISV32F_INSN_MOVEM_M_R_V32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVEQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_D_R, CRISV32F_INSN_MOVEQ, CRISV32F_INSN_MOVS_B_R, CRISV32F_INSN_MOVS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_X_CHAIN, CRISV32F_INSN_X_BEGIN, CRISV32F_INSN_MOVE_B_R, CRISV32F_INSN_MOVE_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P10	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P9, CRISV32F_INSN_MOVE_C_SPRV32_P10, CRISV32F_INSN_MOVE_C_SPRV32_P11, CRISV32F_INSN_MOVE_C_SPRV32_P12$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P11	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P9, CRISV32F_INSN_MOVE_C_SPRV32_P10, CRISV32F_INSN_MOVE_C_SPRV32_P11, CRISV32F_INSN_MOVE_C_SPRV32_P12$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P12	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P9, CRISV32F_INSN_MOVE_C_SPRV32_P10, CRISV32F_INSN_MOVE_C_SPRV32_P11, CRISV32F_INSN_MOVE_C_SPRV32_P12$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P13	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P13, CRISV32F_INSN_MOVE_C_SPRV32_P14, CRISV32F_INSN_MOVE_C_SPRV32_P15, CRISV32F_INSN_MOVE_SPR_MV32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P14	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P13, CRISV32F_INSN_MOVE_C_SPRV32_P14, CRISV32F_INSN_MOVE_C_SPRV32_P15, CRISV32F_INSN_MOVE_SPR_MV32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P15	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P13, CRISV32F_INSN_MOVE_C_SPRV32_P14, CRISV32F_INSN_MOVE_C_SPRV32_P15, CRISV32F_INSN_MOVE_SPR_MV32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P2	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_SPRV32, CRISV32F_INSN_MOVE_SPR_RV32, CRISV32F_INSN_MOVE_M_SPRV32, CRISV32F_INSN_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P3	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P3, CRISV32F_INSN_MOVE_C_SPRV32_P5, CRISV32F_INSN_MOVE_C_SPRV32_P6, CRISV32F_INSN_MOVE_C_SPRV32_P7$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P5	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P3, CRISV32F_INSN_MOVE_C_SPRV32_P5, CRISV32F_INSN_MOVE_C_SPRV32_P6, CRISV32F_INSN_MOVE_C_SPRV32_P7$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P6	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P3, CRISV32F_INSN_MOVE_C_SPRV32_P5, CRISV32F_INSN_MOVE_C_SPRV32_P6, CRISV32F_INSN_MOVE_C_SPRV32_P7$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P7	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P3, CRISV32F_INSN_MOVE_C_SPRV32_P5, CRISV32F_INSN_MOVE_C_SPRV32_P6, CRISV32F_INSN_MOVE_C_SPRV32_P7$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_C_SPRV32_P9	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P9, CRISV32F_INSN_MOVE_C_SPRV32_P10, CRISV32F_INSN_MOVE_C_SPRV32_P11, CRISV32F_INSN_MOVE_C_SPRV32_P12$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_D_R, CRISV32F_INSN_MOVEQ, CRISV32F_INSN_MOVS_B_R, CRISV32F_INSN_MOVS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPUCWR, CRISV32F_INSN_MOVE_M_B_M, CRISV32F_INSN_MOVE_M_W_M, CRISV32F_INSN_MOVE_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPUCWR, CRISV32F_INSN_MOVE_M_B_M, CRISV32F_INSN_MOVE_M_W_M, CRISV32F_INSN_MOVE_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_M_SPRV32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_SPRV32, CRISV32F_INSN_MOVE_SPR_RV32, CRISV32F_INSN_MOVE_M_SPRV32, CRISV32F_INSN_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_CMPUCWR, CRISV32F_INSN_MOVE_M_B_M, CRISV32F_INSN_MOVE_M_W_M, CRISV32F_INSN_MOVE_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_R_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_M_B_M, CRISV32F_INSN_MOVE_R_M_W_M, CRISV32F_INSN_MOVE_R_M_D_M, CRISV32F_INSN_MULS_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_R_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_M_B_M, CRISV32F_INSN_MOVE_R_M_W_M, CRISV32F_INSN_MOVE_R_M_D_M, CRISV32F_INSN_MULS_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_R_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_M_B_M, CRISV32F_INSN_MOVE_R_M_W_M, CRISV32F_INSN_MOVE_R_M_D_M, CRISV32F_INSN_MULS_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_R_SPRV32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_SPRV32, CRISV32F_INSN_MOVE_SPR_RV32, CRISV32F_INSN_MOVE_M_SPRV32, CRISV32F_INSN_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_R_SS	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_SS_R, CRISV32F_INSN_MOVE_R_SS, CRISV32F_INSN_MOVEM_R_M_V32, CRISV32F_INSN_MOVEM_M_R_V32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_SPR_MV32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_C_SPRV32_P13, CRISV32F_INSN_MOVE_C_SPRV32_P14, CRISV32F_INSN_MOVE_C_SPRV32_P15, CRISV32F_INSN_MOVE_SPR_MV32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_SPR_RV32	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_SPRV32, CRISV32F_INSN_MOVE_SPR_RV32, CRISV32F_INSN_MOVE_M_SPRV32, CRISV32F_INSN_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_SS_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_SS_R, CRISV32F_INSN_MOVE_R_SS, CRISV32F_INSN_MOVEM_R_M_V32, CRISV32F_INSN_MOVEM_M_R_V32$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVE_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_X_CHAIN, CRISV32F_INSN_X_BEGIN, CRISV32F_INSN_MOVE_B_R, CRISV32F_INSN_MOVE_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVSCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVECDR, CRISV32F_INSN_MOVSCBR, CRISV32F_INSN_MOVSCWR, CRISV32F_INSN_MOVUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVSCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVECDR, CRISV32F_INSN_MOVSCBR, CRISV32F_INSN_MOVSCWR, CRISV32F_INSN_MOVUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVS_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_D_R, CRISV32F_INSN_MOVEQ, CRISV32F_INSN_MOVS_B_R, CRISV32F_INSN_MOVS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVS_M_B_M, CRISV32F_INSN_MOVS_M_W_M, CRISV32F_INSN_MOVU_M_B_M, CRISV32F_INSN_MOVU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVS_M_B_M, CRISV32F_INSN_MOVS_M_W_M, CRISV32F_INSN_MOVU_M_B_M, CRISV32F_INSN_MOVU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVS_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_D_R, CRISV32F_INSN_MOVEQ, CRISV32F_INSN_MOVS_B_R, CRISV32F_INSN_MOVS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVUCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVECDR, CRISV32F_INSN_MOVSCBR, CRISV32F_INSN_MOVSCWR, CRISV32F_INSN_MOVUCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVUCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVUCWR, CRISV32F_INSN_ADDQ, CRISV32F_INSN_SUBQ, CRISV32F_INSN_CMP_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVU_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVU_B_R, CRISV32F_INSN_MOVU_W_R, CRISV32F_INSN_MOVECBR, CRISV32F_INSN_MOVECWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVU_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVS_M_B_M, CRISV32F_INSN_MOVS_M_W_M, CRISV32F_INSN_MOVU_M_B_M, CRISV32F_INSN_MOVU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVU_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVS_M_B_M, CRISV32F_INSN_MOVS_M_W_M, CRISV32F_INSN_MOVU_M_B_M, CRISV32F_INSN_MOVU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MOVU_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVU_B_R, CRISV32F_INSN_MOVU_W_R, CRISV32F_INSN_MOVECBR, CRISV32F_INSN_MOVECWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULS_B	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVE_R_M_B_M, CRISV32F_INSN_MOVE_R_M_W_M, CRISV32F_INSN_MOVE_R_M_D_M, CRISV32F_INSN_MULS_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULS_D	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULS_W, CRISV32F_INSN_MULS_D, CRISV32F_INSN_MULU_B, CRISV32F_INSN_MULU_W$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULS_W	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULS_W, CRISV32F_INSN_MULS_D, CRISV32F_INSN_MULU_B, CRISV32F_INSN_MULU_W$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULU_B	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULS_W, CRISV32F_INSN_MULS_D, CRISV32F_INSN_MULU_B, CRISV32F_INSN_MULU_W$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULU_D	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULU_D, CRISV32F_INSN_MCP, CRISV32F_INSN_DSTEP, CRISV32F_INSN_ABS$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_MULU_W	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MULS_W, CRISV32F_INSN_MULS_D, CRISV32F_INSN_MULU_B, CRISV32F_INSN_MULU_W$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_NEG_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_W_R, CRISV32F_INSN_ADDI_D_R, CRISV32F_INSN_NEG_B_R, CRISV32F_INSN_NEG_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_NEG_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_NEG_D_R, CRISV32F_INSN_TEST_M_B_M, CRISV32F_INSN_TEST_M_W_M, CRISV32F_INSN_TEST_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_NEG_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDI_W_R, CRISV32F_INSN_ADDI_D_R, CRISV32F_INSN_NEG_B_R, CRISV32F_INSN_NEG_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORCBR, CRISV32F_INSN_ORCWR, CRISV32F_INSN_ORCDR, CRISV32F_INSN_ORQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORCDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORCBR, CRISV32F_INSN_ORCWR, CRISV32F_INSN_ORCDR, CRISV32F_INSN_ORQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORCBR, CRISV32F_INSN_ORCWR, CRISV32F_INSN_ORCDR, CRISV32F_INSN_ORQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORCBR, CRISV32F_INSN_ORCWR, CRISV32F_INSN_ORCDR, CRISV32F_INSN_ORQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ANDCDR, CRISV32F_INSN_ANDQ, CRISV32F_INSN_ORR_B_R, CRISV32F_INSN_ORR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORR_D_R, CRISV32F_INSN_OR_M_B_M, CRISV32F_INSN_OR_M_W_M, CRISV32F_INSN_OR_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_ORR_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ANDCDR, CRISV32F_INSN_ANDQ, CRISV32F_INSN_ORR_B_R, CRISV32F_INSN_ORR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_OR_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORR_D_R, CRISV32F_INSN_OR_M_B_M, CRISV32F_INSN_OR_M_W_M, CRISV32F_INSN_OR_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_OR_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORR_D_R, CRISV32F_INSN_OR_M_B_M, CRISV32F_INSN_OR_M_W_M, CRISV32F_INSN_OR_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_OR_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ORR_D_R, CRISV32F_INSN_OR_M_B_M, CRISV32F_INSN_OR_M_W_M, CRISV32F_INSN_OR_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_RFE	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SETF, CRISV32F_INSN_CLEARF, CRISV32F_INSN_RFE, CRISV32F_INSN_SFE$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_RFG	sim/cris/decodev32.h	/^ , CRISV32F_INSN_RFG, CRISV32F_INSN_RFN, CRISV32F_INSN_HALT, CRISV32F_INSN_BCC_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_RFN	sim/cris/decodev32.h	/^ , CRISV32F_INSN_RFG, CRISV32F_INSN_RFN, CRISV32F_INSN_HALT, CRISV32F_INSN_BCC_B$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SCC	sim/cris/decodev32.h	/^ , CRISV32F_INSN_BOUND_CD, CRISV32F_INSN_SCC, CRISV32F_INSN_LZ, CRISV32F_INSN_ADDOQ$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SETF	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SETF, CRISV32F_INSN_CLEARF, CRISV32F_INSN_RFE, CRISV32F_INSN_SFE$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SFE	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SETF, CRISV32F_INSN_CLEARF, CRISV32F_INSN_RFE, CRISV32F_INSN_SFE$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUB_M_B_M, CRISV32F_INSN_SUB_M_W_M, CRISV32F_INSN_SUB_M_D_M, CRISV32F_INSN_SUBCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBCDR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBCWR, CRISV32F_INSN_SUBCDR, CRISV32F_INSN_SUBS_B_R, CRISV32F_INSN_SUBS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBCWR, CRISV32F_INSN_SUBCDR, CRISV32F_INSN_SUBS_B_R, CRISV32F_INSN_SUBS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBQ	sim/cris/decodev32.h	/^ , CRISV32F_INSN_MOVUCWR, CRISV32F_INSN_ADDQ, CRISV32F_INSN_SUBQ, CRISV32F_INSN_CMP_R_B_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBSCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBS_M_B_M, CRISV32F_INSN_SUBS_M_W_M, CRISV32F_INSN_SUBSCBR, CRISV32F_INSN_SUBSCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBSCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBS_M_B_M, CRISV32F_INSN_SUBS_M_W_M, CRISV32F_INSN_SUBSCBR, CRISV32F_INSN_SUBSCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBS_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBCWR, CRISV32F_INSN_SUBCDR, CRISV32F_INSN_SUBS_B_R, CRISV32F_INSN_SUBS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBS_M_B_M, CRISV32F_INSN_SUBS_M_W_M, CRISV32F_INSN_SUBSCBR, CRISV32F_INSN_SUBSCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBS_M_B_M, CRISV32F_INSN_SUBS_M_W_M, CRISV32F_INSN_SUBSCBR, CRISV32F_INSN_SUBSCWR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBS_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBCWR, CRISV32F_INSN_SUBCDR, CRISV32F_INSN_SUBS_B_R, CRISV32F_INSN_SUBS_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBUCBR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBUCBR, CRISV32F_INSN_SUBUCWR, CRISV32F_INSN_ADDC_R, CRISV32F_INSN_ADDC_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBUCWR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBUCBR, CRISV32F_INSN_SUBUCWR, CRISV32F_INSN_ADDC_R, CRISV32F_INSN_ADDC_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBU_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBU_B_R, CRISV32F_INSN_SUBU_W_R, CRISV32F_INSN_SUBU_M_B_M, CRISV32F_INSN_SUBU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBU_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBU_B_R, CRISV32F_INSN_SUBU_W_R, CRISV32F_INSN_SUBU_M_B_M, CRISV32F_INSN_SUBU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBU_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBU_B_R, CRISV32F_INSN_SUBU_W_R, CRISV32F_INSN_SUBU_M_B_M, CRISV32F_INSN_SUBU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUBU_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUBU_B_R, CRISV32F_INSN_SUBU_W_R, CRISV32F_INSN_SUBU_M_B_M, CRISV32F_INSN_SUBU_M_W_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_B_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDUCWR, CRISV32F_INSN_SUB_B_R, CRISV32F_INSN_SUB_W_R, CRISV32F_INSN_SUB_D_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_D_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDUCWR, CRISV32F_INSN_SUB_B_R, CRISV32F_INSN_SUB_W_R, CRISV32F_INSN_SUB_D_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUB_M_B_M, CRISV32F_INSN_SUB_M_W_M, CRISV32F_INSN_SUB_M_D_M, CRISV32F_INSN_SUBCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUB_M_B_M, CRISV32F_INSN_SUB_M_W_M, CRISV32F_INSN_SUB_M_D_M, CRISV32F_INSN_SUBCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_SUB_M_B_M, CRISV32F_INSN_SUB_M_W_M, CRISV32F_INSN_SUB_M_D_M, CRISV32F_INSN_SUBCBR$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SUB_W_R	sim/cris/decodev32.h	/^ , CRISV32F_INSN_ADDUCWR, CRISV32F_INSN_SUB_B_R, CRISV32F_INSN_SUB_W_R, CRISV32F_INSN_SUB_D_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_SWAP	sim/cris/decodev32.h	/^ , CRISV32F_INSN_XOR, CRISV32F_INSN_SWAP, CRISV32F_INSN_ASRR_B_R, CRISV32F_INSN_ASRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_TEST_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_NEG_D_R, CRISV32F_INSN_TEST_M_B_M, CRISV32F_INSN_TEST_M_W_M, CRISV32F_INSN_TEST_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_TEST_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_NEG_D_R, CRISV32F_INSN_TEST_M_B_M, CRISV32F_INSN_TEST_M_W_M, CRISV32F_INSN_TEST_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_TEST_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_INSN_NEG_D_R, CRISV32F_INSN_TEST_M_B_M, CRISV32F_INSN_TEST_M_W_M, CRISV32F_INSN_TEST_M_D_M$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_TYPE	sim/cris/decodev32.h	/^} CRISV32F_INSN_TYPE;$/;"	t	typeref:enum:crisv32f_insn_type
CRISV32F_INSN_XOR	sim/cris/decodev32.h	/^ , CRISV32F_INSN_XOR, CRISV32F_INSN_SWAP, CRISV32F_INSN_ASRR_B_R, CRISV32F_INSN_ASRR_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_AFTER	sim/cris/decodev32.h	/^  CRISV32F_INSN_X_INVALID, CRISV32F_INSN_X_AFTER, CRISV32F_INSN_X_BEFORE, CRISV32F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_BEFORE	sim/cris/decodev32.h	/^  CRISV32F_INSN_X_INVALID, CRISV32F_INSN_X_AFTER, CRISV32F_INSN_X_BEFORE, CRISV32F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_BEGIN	sim/cris/decodev32.h	/^ , CRISV32F_INSN_X_CHAIN, CRISV32F_INSN_X_BEGIN, CRISV32F_INSN_MOVE_B_R, CRISV32F_INSN_MOVE_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_CHAIN	sim/cris/decodev32.h	/^ , CRISV32F_INSN_X_CHAIN, CRISV32F_INSN_X_BEGIN, CRISV32F_INSN_MOVE_B_R, CRISV32F_INSN_MOVE_W_R$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_CTI_CHAIN	sim/cris/decodev32.h	/^  CRISV32F_INSN_X_INVALID, CRISV32F_INSN_X_AFTER, CRISV32F_INSN_X_BEFORE, CRISV32F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN_X_INVALID	sim/cris/decodev32.h	/^  CRISV32F_INSN_X_INVALID, CRISV32F_INSN_X_AFTER, CRISV32F_INSN_X_BEFORE, CRISV32F_INSN_X_CTI_CHAIN$/;"	e	enum:crisv32f_insn_type
CRISV32F_INSN__MAX	sim/cris/decodev32.h	/^ , CRISV32F_INSN_FTAGD, CRISV32F_INSN__MAX$/;"	e	enum:crisv32f_insn_type
CRISV32F_SFMT_ADDCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADD_M_W_M, CRISV32F_SFMT_ADD_M_D_M, CRISV32F_SFMT_ADDCBR, CRISV32F_SFMT_ADDCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDCDR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDCDR, CRISV32F_SFMT_ADDS_M_B_M, CRISV32F_SFMT_ADDS_M_W_M, CRISV32F_SFMT_ADDSCBR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADD_M_W_M, CRISV32F_SFMT_ADD_M_D_M, CRISV32F_SFMT_ADDCBR, CRISV32F_SFMT_ADDCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDC_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDSCWR, CRISV32F_SFMT_ADDC_M, CRISV32F_SFMT_LAPC_D, CRISV32F_SFMT_LAPCQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDI_ACR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_CW, CRISV32F_SFMT_ADDO_CD, CRISV32F_SFMT_ADDI_ACR_B_R, CRISV32F_SFMT_FIDXI$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDI_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDI_B_R, CRISV32F_SFMT_NEG_B_R, CRISV32F_SFMT_NEG_D_R, CRISV32F_SFMT_TEST_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDOQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BOUND_CW, CRISV32F_SFMT_BOUND_CD, CRISV32F_SFMT_SCC, CRISV32F_SFMT_ADDOQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_CB	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_M_B_M, CRISV32F_SFMT_ADDO_M_W_M, CRISV32F_SFMT_ADDO_M_D_M, CRISV32F_SFMT_ADDO_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_CD	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_CW, CRISV32F_SFMT_ADDO_CD, CRISV32F_SFMT_ADDI_ACR_B_R, CRISV32F_SFMT_FIDXI$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_CW	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_CW, CRISV32F_SFMT_ADDO_CD, CRISV32F_SFMT_ADDI_ACR_B_R, CRISV32F_SFMT_FIDXI$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_M_B_M, CRISV32F_SFMT_ADDO_M_W_M, CRISV32F_SFMT_ADDO_M_D_M, CRISV32F_SFMT_ADDO_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_M_B_M, CRISV32F_SFMT_ADDO_M_W_M, CRISV32F_SFMT_ADDO_M_D_M, CRISV32F_SFMT_ADDO_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDO_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_M_B_M, CRISV32F_SFMT_ADDO_M_W_M, CRISV32F_SFMT_ADDO_M_D_M, CRISV32F_SFMT_ADDO_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDQ, CRISV32F_SFMT_CMP_R_B_R, CRISV32F_SFMT_CMP_M_B_M, CRISV32F_SFMT_CMP_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDSCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDCDR, CRISV32F_SFMT_ADDS_M_B_M, CRISV32F_SFMT_ADDS_M_W_M, CRISV32F_SFMT_ADDSCBR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDSCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDSCWR, CRISV32F_SFMT_ADDC_M, CRISV32F_SFMT_LAPC_D, CRISV32F_SFMT_LAPCQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDCDR, CRISV32F_SFMT_ADDS_M_B_M, CRISV32F_SFMT_ADDS_M_W_M, CRISV32F_SFMT_ADDSCBR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADDS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDCDR, CRISV32F_SFMT_ADDS_M_B_M, CRISV32F_SFMT_ADDS_M_W_M, CRISV32F_SFMT_ADDSCBR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADD_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVEM_M_R_V32, CRISV32F_SFMT_ADD_B_R, CRISV32F_SFMT_ADD_D_R, CRISV32F_SFMT_ADD_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADD_D_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVEM_M_R_V32, CRISV32F_SFMT_ADD_B_R, CRISV32F_SFMT_ADD_D_R, CRISV32F_SFMT_ADD_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADD_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVEM_M_R_V32, CRISV32F_SFMT_ADD_B_R, CRISV32F_SFMT_ADD_D_R, CRISV32F_SFMT_ADD_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADD_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADD_M_W_M, CRISV32F_SFMT_ADD_M_D_M, CRISV32F_SFMT_ADDCBR, CRISV32F_SFMT_ADDCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ADD_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADD_M_W_M, CRISV32F_SFMT_ADD_M_D_M, CRISV32F_SFMT_ADDCBR, CRISV32F_SFMT_ADDCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ANDCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_M_D_M, CRISV32F_SFMT_ANDCBR, CRISV32F_SFMT_ANDCWR, CRISV32F_SFMT_ANDCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ANDCDR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_M_D_M, CRISV32F_SFMT_ANDCBR, CRISV32F_SFMT_ANDCWR, CRISV32F_SFMT_ANDCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ANDCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_M_D_M, CRISV32F_SFMT_ANDCBR, CRISV32F_SFMT_ANDCWR, CRISV32F_SFMT_ANDCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ANDQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ANDQ, CRISV32F_SFMT_SWAP, CRISV32F_SFMT_ASRQ, CRISV32F_SFMT_LSRR_B_R$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_AND_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_B_R, CRISV32F_SFMT_AND_D_R, CRISV32F_SFMT_AND_M_B_M, CRISV32F_SFMT_AND_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_AND_D_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_B_R, CRISV32F_SFMT_AND_D_R, CRISV32F_SFMT_AND_M_B_M, CRISV32F_SFMT_AND_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_AND_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_B_R, CRISV32F_SFMT_AND_D_R, CRISV32F_SFMT_AND_M_B_M, CRISV32F_SFMT_AND_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_AND_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_M_D_M, CRISV32F_SFMT_ANDCBR, CRISV32F_SFMT_ANDCWR, CRISV32F_SFMT_ANDCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_AND_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_AND_B_R, CRISV32F_SFMT_AND_D_R, CRISV32F_SFMT_AND_M_B_M, CRISV32F_SFMT_AND_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_ASRQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ANDQ, CRISV32F_SFMT_SWAP, CRISV32F_SFMT_ASRQ, CRISV32F_SFMT_LSRR_B_R$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BAS_C	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BAS_C, CRISV32F_SFMT_JASC_R, CRISV32F_SFMT_BREAK, CRISV32F_SFMT_BOUND_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BA_B	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_HALT, CRISV32F_SFMT_BCC_B, CRISV32F_SFMT_BA_B, CRISV32F_SFMT_BCC_W$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BA_W	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BA_W, CRISV32F_SFMT_JAS_R, CRISV32F_SFMT_JAS_C, CRISV32F_SFMT_JUMP_P$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BCC_B	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_HALT, CRISV32F_SFMT_BCC_B, CRISV32F_SFMT_BA_B, CRISV32F_SFMT_BCC_W$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BCC_W	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_HALT, CRISV32F_SFMT_BCC_B, CRISV32F_SFMT_BA_B, CRISV32F_SFMT_BCC_W$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BOUND_CB	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BAS_C, CRISV32F_SFMT_JASC_R, CRISV32F_SFMT_BREAK, CRISV32F_SFMT_BOUND_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BOUND_CD	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BOUND_CW, CRISV32F_SFMT_BOUND_CD, CRISV32F_SFMT_SCC, CRISV32F_SFMT_ADDOQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BOUND_CW	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BOUND_CW, CRISV32F_SFMT_BOUND_CD, CRISV32F_SFMT_SCC, CRISV32F_SFMT_ADDOQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BREAK	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BAS_C, CRISV32F_SFMT_JASC_R, CRISV32F_SFMT_BREAK, CRISV32F_SFMT_BOUND_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BTST	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_LSRR_D_R, CRISV32F_SFMT_BTST, CRISV32F_SFMT_BTSTQ, CRISV32F_SFMT_SETF$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_BTSTQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_LSRR_D_R, CRISV32F_SFMT_BTST, CRISV32F_SFMT_BTSTQ, CRISV32F_SFMT_SETF$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMP_M_D_M, CRISV32F_SFMT_CMPCBR, CRISV32F_SFMT_CMPCWR, CRISV32F_SFMT_CMPCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPCDR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMP_M_D_M, CRISV32F_SFMT_CMPCBR, CRISV32F_SFMT_CMPCWR, CRISV32F_SFMT_CMPCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMP_M_D_M, CRISV32F_SFMT_CMPCBR, CRISV32F_SFMT_CMPCWR, CRISV32F_SFMT_CMPCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMPQ, CRISV32F_SFMT_CMPUCBR, CRISV32F_SFMT_CMPUCWR, CRISV32F_SFMT_MOVE_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPUCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMPQ, CRISV32F_SFMT_CMPUCBR, CRISV32F_SFMT_CMPUCWR, CRISV32F_SFMT_MOVE_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMPUCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMPQ, CRISV32F_SFMT_CMPUCBR, CRISV32F_SFMT_CMPUCWR, CRISV32F_SFMT_MOVE_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMP_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDQ, CRISV32F_SFMT_CMP_R_B_R, CRISV32F_SFMT_CMP_M_B_M, CRISV32F_SFMT_CMP_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMP_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMP_M_D_M, CRISV32F_SFMT_CMPCBR, CRISV32F_SFMT_CMPCWR, CRISV32F_SFMT_CMPCDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMP_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDQ, CRISV32F_SFMT_CMP_R_B_R, CRISV32F_SFMT_CMP_M_B_M, CRISV32F_SFMT_CMP_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_CMP_R_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDQ, CRISV32F_SFMT_CMP_R_B_R, CRISV32F_SFMT_CMP_M_B_M, CRISV32F_SFMT_CMP_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_DSTEP	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_M_D_M, CRISV32F_SFMT_MULS_B, CRISV32F_SFMT_MCP, CRISV32F_SFMT_DSTEP$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_EMPTY	sim/cris/decodev32.h	/^  CRISV32F_SFMT_EMPTY, CRISV32F_SFMT_MOVE_B_R, CRISV32F_SFMT_MOVE_D_R, CRISV32F_SFMT_MOVEQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_FIDXI	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDO_CW, CRISV32F_SFMT_ADDO_CD, CRISV32F_SFMT_ADDI_ACR_B_R, CRISV32F_SFMT_FIDXI$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_HALT	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_HALT, CRISV32F_SFMT_BCC_B, CRISV32F_SFMT_BA_B, CRISV32F_SFMT_BCC_W$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_JASC_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BAS_C, CRISV32F_SFMT_JASC_R, CRISV32F_SFMT_BREAK, CRISV32F_SFMT_BOUND_CB$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_JAS_C	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BA_W, CRISV32F_SFMT_JAS_R, CRISV32F_SFMT_JAS_C, CRISV32F_SFMT_JUMP_P$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_JAS_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BA_W, CRISV32F_SFMT_JAS_R, CRISV32F_SFMT_JAS_C, CRISV32F_SFMT_JUMP_P$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_JUMP_P	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BA_W, CRISV32F_SFMT_JAS_R, CRISV32F_SFMT_JAS_C, CRISV32F_SFMT_JUMP_P$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_LAPCQ	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDSCWR, CRISV32F_SFMT_ADDC_M, CRISV32F_SFMT_LAPC_D, CRISV32F_SFMT_LAPCQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_LAPC_D	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDSCWR, CRISV32F_SFMT_ADDC_M, CRISV32F_SFMT_LAPC_D, CRISV32F_SFMT_LAPCQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_LSRR_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ANDQ, CRISV32F_SFMT_SWAP, CRISV32F_SFMT_ASRQ, CRISV32F_SFMT_LSRR_B_R$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_LSRR_D_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_LSRR_D_R, CRISV32F_SFMT_BTST, CRISV32F_SFMT_BTSTQ, CRISV32F_SFMT_SETF$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MCP	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_M_D_M, CRISV32F_SFMT_MULS_B, CRISV32F_SFMT_MCP, CRISV32F_SFMT_DSTEP$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVECBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVS_B_R, CRISV32F_SFMT_MOVECBR, CRISV32F_SFMT_MOVECWR, CRISV32F_SFMT_MOVECDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVECDR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVS_B_R, CRISV32F_SFMT_MOVECBR, CRISV32F_SFMT_MOVECWR, CRISV32F_SFMT_MOVECDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVECWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVS_B_R, CRISV32F_SFMT_MOVECBR, CRISV32F_SFMT_MOVECWR, CRISV32F_SFMT_MOVECDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVEM_M_R_V32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVEM_M_R_V32, CRISV32F_SFMT_ADD_B_R, CRISV32F_SFMT_ADD_D_R, CRISV32F_SFMT_ADD_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVEM_R_M_V32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_SPR_MV32, CRISV32F_SFMT_MOVE_SS_R, CRISV32F_SFMT_MOVE_R_SS, CRISV32F_SFMT_MOVEM_R_M_V32$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVEQ	sim/cris/decodev32.h	/^  CRISV32F_SFMT_EMPTY, CRISV32F_SFMT_MOVE_B_R, CRISV32F_SFMT_MOVE_D_R, CRISV32F_SFMT_MOVEQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_B_R	sim/cris/decodev32.h	/^  CRISV32F_SFMT_EMPTY, CRISV32F_SFMT_MOVE_B_R, CRISV32F_SFMT_MOVE_D_R, CRISV32F_SFMT_MOVEQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_C_SPRV32_P2	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_SPRV32, CRISV32F_SFMT_MOVE_SPR_RV32, CRISV32F_SFMT_MOVE_M_SPRV32, CRISV32F_SFMT_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_D_R	sim/cris/decodev32.h	/^  CRISV32F_SFMT_EMPTY, CRISV32F_SFMT_MOVE_B_R, CRISV32F_SFMT_MOVE_D_R, CRISV32F_SFMT_MOVEQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_CMPQ, CRISV32F_SFMT_CMPUCBR, CRISV32F_SFMT_CMPUCWR, CRISV32F_SFMT_MOVE_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_M_W_M, CRISV32F_SFMT_MOVE_M_D_M, CRISV32F_SFMT_MOVS_M_B_M, CRISV32F_SFMT_MOVS_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_M_SPRV32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_SPRV32, CRISV32F_SFMT_MOVE_SPR_RV32, CRISV32F_SFMT_MOVE_M_SPRV32, CRISV32F_SFMT_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_M_W_M, CRISV32F_SFMT_MOVE_M_D_M, CRISV32F_SFMT_MOVS_M_B_M, CRISV32F_SFMT_MOVS_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_R_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_TEST_M_W_M, CRISV32F_SFMT_TEST_M_D_M, CRISV32F_SFMT_MOVE_R_M_B_M, CRISV32F_SFMT_MOVE_R_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_R_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_M_D_M, CRISV32F_SFMT_MULS_B, CRISV32F_SFMT_MCP, CRISV32F_SFMT_DSTEP$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_R_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_TEST_M_W_M, CRISV32F_SFMT_TEST_M_D_M, CRISV32F_SFMT_MOVE_R_M_B_M, CRISV32F_SFMT_MOVE_R_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_R_SPRV32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_SPRV32, CRISV32F_SFMT_MOVE_SPR_RV32, CRISV32F_SFMT_MOVE_M_SPRV32, CRISV32F_SFMT_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_R_SS	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_SPR_MV32, CRISV32F_SFMT_MOVE_SS_R, CRISV32F_SFMT_MOVE_R_SS, CRISV32F_SFMT_MOVEM_R_M_V32$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_SPR_MV32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_SPR_MV32, CRISV32F_SFMT_MOVE_SS_R, CRISV32F_SFMT_MOVE_R_SS, CRISV32F_SFMT_MOVEM_R_M_V32$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_SPR_RV32	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_SPRV32, CRISV32F_SFMT_MOVE_SPR_RV32, CRISV32F_SFMT_MOVE_M_SPRV32, CRISV32F_SFMT_MOVE_C_SPRV32_P2$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVE_SS_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_SPR_MV32, CRISV32F_SFMT_MOVE_SS_R, CRISV32F_SFMT_MOVE_R_SS, CRISV32F_SFMT_MOVEM_R_M_V32$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVSCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVSCBR, CRISV32F_SFMT_MOVSCWR, CRISV32F_SFMT_MOVUCBR, CRISV32F_SFMT_MOVUCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVSCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVSCBR, CRISV32F_SFMT_MOVSCWR, CRISV32F_SFMT_MOVUCBR, CRISV32F_SFMT_MOVUCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVS_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVS_B_R, CRISV32F_SFMT_MOVECBR, CRISV32F_SFMT_MOVECWR, CRISV32F_SFMT_MOVECDR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVS_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_M_W_M, CRISV32F_SFMT_MOVE_M_D_M, CRISV32F_SFMT_MOVS_M_B_M, CRISV32F_SFMT_MOVS_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVS_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_M_W_M, CRISV32F_SFMT_MOVE_M_D_M, CRISV32F_SFMT_MOVS_M_B_M, CRISV32F_SFMT_MOVS_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVUCBR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVSCBR, CRISV32F_SFMT_MOVSCWR, CRISV32F_SFMT_MOVUCBR, CRISV32F_SFMT_MOVUCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MOVUCWR	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVSCBR, CRISV32F_SFMT_MOVSCWR, CRISV32F_SFMT_MOVUCBR, CRISV32F_SFMT_MOVUCWR$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_MULS_B	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_MOVE_R_M_D_M, CRISV32F_SFMT_MULS_B, CRISV32F_SFMT_MCP, CRISV32F_SFMT_DSTEP$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_NEG_B_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDI_B_R, CRISV32F_SFMT_NEG_B_R, CRISV32F_SFMT_NEG_D_R, CRISV32F_SFMT_TEST_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_NEG_D_R	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDI_B_R, CRISV32F_SFMT_NEG_B_R, CRISV32F_SFMT_NEG_D_R, CRISV32F_SFMT_TEST_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_RFE	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_RFE, CRISV32F_SFMT_SFE, CRISV32F_SFMT_RFG, CRISV32F_SFMT_RFN$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_RFG	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_RFE, CRISV32F_SFMT_SFE, CRISV32F_SFMT_RFG, CRISV32F_SFMT_RFN$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_RFN	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_RFE, CRISV32F_SFMT_SFE, CRISV32F_SFMT_RFG, CRISV32F_SFMT_RFN$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_SCC	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_BOUND_CW, CRISV32F_SFMT_BOUND_CD, CRISV32F_SFMT_SCC, CRISV32F_SFMT_ADDOQ$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_SETF	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_LSRR_D_R, CRISV32F_SFMT_BTST, CRISV32F_SFMT_BTSTQ, CRISV32F_SFMT_SETF$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_SFE	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_RFE, CRISV32F_SFMT_SFE, CRISV32F_SFMT_RFG, CRISV32F_SFMT_RFN$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_SWAP	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ANDQ, CRISV32F_SFMT_SWAP, CRISV32F_SFMT_ASRQ, CRISV32F_SFMT_LSRR_B_R$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_TEST_M_B_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_ADDI_B_R, CRISV32F_SFMT_NEG_B_R, CRISV32F_SFMT_NEG_D_R, CRISV32F_SFMT_TEST_M_B_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_TEST_M_D_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_TEST_M_W_M, CRISV32F_SFMT_TEST_M_D_M, CRISV32F_SFMT_MOVE_R_M_B_M, CRISV32F_SFMT_MOVE_R_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_TEST_M_W_M	sim/cris/decodev32.h	/^ , CRISV32F_SFMT_TEST_M_W_M, CRISV32F_SFMT_TEST_M_D_M, CRISV32F_SFMT_MOVE_R_M_B_M, CRISV32F_SFMT_MOVE_R_M_W_M$/;"	e	enum:crisv32f_sfmt_type
CRISV32F_SFMT_TYPE	sim/cris/decodev32.h	/^} CRISV32F_SFMT_TYPE;$/;"	t	typeref:enum:crisv32f_sfmt_type
CRISV32PC_REGNUM	gdb/cris-tdep.c	/^  CRISV32PC_REGNUM   = 32, \/* Shares name but not number with CRISv10.  *\/$/;"	e	enum:cris_regnums	file:
CRISV32USP_REGNUM	gdb/cris-tdep.c	/^  CRISV32USP_REGNUM  = 30, \/* Shares name but not number with CRISv10.  *\/$/;"	e	enum:cris_regnums	file:
CRISV32_ELF_NGREG	gdb/cris-tdep.c	3795;"	d	file:
CRIS_ALWAYS_CONDITION	sim/cris/crisv32f.c	44;"	d	file:
CRIS_ARCH_H	sim/cris/arch.h	25;"	d
CRIS_BZ_REGNO	sim/cris/crisv32f.c	38;"	d	file:
CRIS_CPUALL_H	sim/cris/cpuall.h	25;"	d
CRIS_CPU_H	sim/cris/cris-desc.h	25;"	d
CRIS_DEFAULT_MEM_SIZE	sim/cris/sim-main.h	227;"	d
CRIS_DIS_FLAG_MEMREF	include/opcode/cris.h	331;"	d
CRIS_DIS_FLAG_MEM_TARGET2_IS_REG	include/opcode/cris.h	337;"	d
CRIS_DIS_FLAG_MEM_TARGET2_MEM	include/opcode/cris.h	350;"	d
CRIS_DIS_FLAG_MEM_TARGET2_MEM_BYTE	include/opcode/cris.h	354;"	d
CRIS_DIS_FLAG_MEM_TARGET2_MEM_WORD	include/opcode/cris.h	358;"	d
CRIS_DIS_FLAG_MEM_TARGET2_MULT2	include/opcode/cris.h	341;"	d
CRIS_DIS_FLAG_MEM_TARGET2_MULT4	include/opcode/cris.h	345;"	d
CRIS_DIS_FLAG_MEM_TARGET_IS_REG	include/opcode/cris.h	334;"	d
CRIS_ELF_DATA	bfd/elf-bfd.h	/^  CRIS_ELF_DATA,$/;"	e	enum:elf_target_id
CRIS_FP_REGNUM	gdb/cris-tdep.c	/^  CRIS_FP_REGNUM = 8,$/;"	e	enum:cris_regnums	file:
CRIS_F_ANYOF	sim/cris/cris-desc.h	/^  CRIS_F_NIL, CRIS_F_ANYOF, CRIS_F_OPERAND1, CRIS_F_SIZE$/;"	e	enum:ifield_type
CRIS_F_B5	sim/cris/cris-desc.h	/^ , CRIS_F_MEMBIT, CRIS_F_B5, CRIS_F_OPCODE_HI, CRIS_F_DSTSRC$/;"	e	enum:ifield_type
CRIS_F_DISP9	sim/cris/cris-desc.h	/^ , CRIS_F_S8, CRIS_F_DISP9_HI, CRIS_F_DISP9_LO, CRIS_F_DISP9$/;"	e	enum:ifield_type
CRIS_F_DISP9_HI	sim/cris/cris-desc.h	/^ , CRIS_F_S8, CRIS_F_DISP9_HI, CRIS_F_DISP9_LO, CRIS_F_DISP9$/;"	e	enum:ifield_type
CRIS_F_DISP9_LO	sim/cris/cris-desc.h	/^ , CRIS_F_S8, CRIS_F_DISP9_HI, CRIS_F_DISP9_LO, CRIS_F_DISP9$/;"	e	enum:ifield_type
CRIS_F_DISP9_MULTI_IFIELD	sim/cris/cris-desc.c	/^const CGEN_MAYBE_MULTI_IFLD CRIS_F_DISP9_MULTI_IFIELD [] =$/;"	v
CRIS_F_DISP9_MULTI_IFIELD	sim/cris/cris-desc.c	/^const CGEN_MAYBE_MULTI_IFLD CRIS_F_DISP9_MULTI_IFIELD [];$/;"	v
CRIS_F_DSTSRC	sim/cris/cris-desc.h	/^ , CRIS_F_MEMBIT, CRIS_F_B5, CRIS_F_OPCODE_HI, CRIS_F_DSTSRC$/;"	e	enum:ifield_type
CRIS_F_DSTSRC_MULTI_IFIELD	sim/cris/cris-desc.c	/^const CGEN_MAYBE_MULTI_IFLD CRIS_F_DSTSRC_MULTI_IFIELD [] =$/;"	v
CRIS_F_DSTSRC_MULTI_IFIELD	sim/cris/cris-desc.c	/^const CGEN_MAYBE_MULTI_IFLD CRIS_F_DSTSRC_MULTI_IFIELD [];$/;"	v
CRIS_F_INDIR_PC__BYTE	sim/cris/cris-desc.h	/^ , CRIS_F_QO, CRIS_F_INDIR_PC__BYTE, CRIS_F_INDIR_PC__WORD, CRIS_F_INDIR_PC__WORD_PCREL$/;"	e	enum:ifield_type
CRIS_F_INDIR_PC__DWORD	sim/cris/cris-desc.h	/^ , CRIS_F_INDIR_PC__DWORD, CRIS_F_INDIR_PC__DWORD_PCREL, CRIS_F_MAX$/;"	e	enum:ifield_type
CRIS_F_INDIR_PC__DWORD_PCREL	sim/cris/cris-desc.h	/^ , CRIS_F_INDIR_PC__DWORD, CRIS_F_INDIR_PC__DWORD_PCREL, CRIS_F_MAX$/;"	e	enum:ifield_type
CRIS_F_INDIR_PC__WORD	sim/cris/cris-desc.h	/^ , CRIS_F_QO, CRIS_F_INDIR_PC__BYTE, CRIS_F_INDIR_PC__WORD, CRIS_F_INDIR_PC__WORD_PCREL$/;"	e	enum:ifield_type
CRIS_F_INDIR_PC__WORD_PCREL	sim/cris/cris-desc.h	/^ , CRIS_F_QO, CRIS_F_INDIR_PC__BYTE, CRIS_F_INDIR_PC__WORD, CRIS_F_INDIR_PC__WORD_PCREL$/;"	e	enum:ifield_type
CRIS_F_MAX	sim/cris/cris-desc.h	/^ , CRIS_F_INDIR_PC__DWORD, CRIS_F_INDIR_PC__DWORD_PCREL, CRIS_F_MAX$/;"	e	enum:ifield_type
CRIS_F_MEMBIT	sim/cris/cris-desc.h	/^ , CRIS_F_MEMBIT, CRIS_F_B5, CRIS_F_OPCODE_HI, CRIS_F_DSTSRC$/;"	e	enum:ifield_type
CRIS_F_MEMMODE	sim/cris/cris-desc.h	/^ , CRIS_F_OPCODE, CRIS_F_MODE, CRIS_F_OPERAND2, CRIS_F_MEMMODE$/;"	e	enum:ifield_type
CRIS_F_MODE	sim/cris/cris-desc.h	/^ , CRIS_F_OPCODE, CRIS_F_MODE, CRIS_F_OPERAND2, CRIS_F_MEMMODE$/;"	e	enum:ifield_type
CRIS_F_NIL	sim/cris/cris-desc.h	/^  CRIS_F_NIL, CRIS_F_ANYOF, CRIS_F_OPERAND1, CRIS_F_SIZE$/;"	e	enum:ifield_type
CRIS_F_OPCODE	sim/cris/cris-desc.h	/^ , CRIS_F_OPCODE, CRIS_F_MODE, CRIS_F_OPERAND2, CRIS_F_MEMMODE$/;"	e	enum:ifield_type
CRIS_F_OPCODE_HI	sim/cris/cris-desc.h	/^ , CRIS_F_MEMBIT, CRIS_F_B5, CRIS_F_OPCODE_HI, CRIS_F_DSTSRC$/;"	e	enum:ifield_type
CRIS_F_OPERAND1	sim/cris/cris-desc.h	/^  CRIS_F_NIL, CRIS_F_ANYOF, CRIS_F_OPERAND1, CRIS_F_SIZE$/;"	e	enum:ifield_type
CRIS_F_OPERAND2	sim/cris/cris-desc.h	/^ , CRIS_F_OPCODE, CRIS_F_MODE, CRIS_F_OPERAND2, CRIS_F_MEMMODE$/;"	e	enum:ifield_type
CRIS_F_QO	sim/cris/cris-desc.h	/^ , CRIS_F_QO, CRIS_F_INDIR_PC__BYTE, CRIS_F_INDIR_PC__WORD, CRIS_F_INDIR_PC__WORD_PCREL$/;"	e	enum:ifield_type
CRIS_F_S6	sim/cris/cris-desc.h	/^ , CRIS_F_U6, CRIS_F_S6, CRIS_F_U5, CRIS_F_U4$/;"	e	enum:ifield_type
CRIS_F_S8	sim/cris/cris-desc.h	/^ , CRIS_F_S8, CRIS_F_DISP9_HI, CRIS_F_DISP9_LO, CRIS_F_DISP9$/;"	e	enum:ifield_type
CRIS_F_SIZE	sim/cris/cris-desc.h	/^  CRIS_F_NIL, CRIS_F_ANYOF, CRIS_F_OPERAND1, CRIS_F_SIZE$/;"	e	enum:ifield_type
CRIS_F_U4	sim/cris/cris-desc.h	/^ , CRIS_F_U6, CRIS_F_S6, CRIS_F_U5, CRIS_F_U4$/;"	e	enum:ifield_type
CRIS_F_U5	sim/cris/cris-desc.h	/^ , CRIS_F_U6, CRIS_F_S6, CRIS_F_U5, CRIS_F_U4$/;"	e	enum:ifield_type
CRIS_F_U6	sim/cris/cris-desc.h	/^ , CRIS_F_U6, CRIS_F_S6, CRIS_F_U5, CRIS_F_U4$/;"	e	enum:ifield_type
CRIS_INSN_ABS	sim/cris/cris-opc.h	/^ , CRIS_INSN_DSTEP, CRIS_INSN_ABS, CRIS_INSN_AND_B_R, CRIS_INSN_AND_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_M_D_M, CRIS_INSN_ADDCBR, CRIS_INSN_ADDCWR, CRIS_INSN_ADDCDR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDCDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_M_D_M, CRIS_INSN_ADDCBR, CRIS_INSN_ADDCWR, CRIS_INSN_ADDCDR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDCPC	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDCPC, CRIS_INSN_ADDS_B_R, CRIS_INSN_ADDS_W_R, CRIS_INSN_ADDS_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_M_D_M, CRIS_INSN_ADDCBR, CRIS_INSN_ADDCWR, CRIS_INSN_ADDCDR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDC_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDC_M, CRIS_INSN_ADDC_C, CRIS_INSN_LAPC_D, CRIS_INSN_LAPCQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDC_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDC_M, CRIS_INSN_ADDC_C, CRIS_INSN_LAPC_D, CRIS_INSN_LAPCQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDC_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBU_M_W_M, CRIS_INSN_SUBUCBR, CRIS_INSN_SUBUCWR, CRIS_INSN_ADDC_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_ACR_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_DIP_C, CRIS_INSN_ADDI_ACR_B_R, CRIS_INSN_ADDI_ACR_W_R, CRIS_INSN_ADDI_ACR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_ACR_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_DIP_C, CRIS_INSN_ADDI_ACR_B_R, CRIS_INSN_ADDI_ACR_W_R, CRIS_INSN_ADDI_ACR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_ACR_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_DIP_C, CRIS_INSN_ADDI_ACR_B_R, CRIS_INSN_ADDI_ACR_W_R, CRIS_INSN_ADDI_ACR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDI_B_R, CRIS_INSN_ADDI_W_R, CRIS_INSN_ADDI_D_R, CRIS_INSN_NEG_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDI_B_R, CRIS_INSN_ADDI_W_R, CRIS_INSN_ADDI_D_R, CRIS_INSN_NEG_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDI_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDI_B_R, CRIS_INSN_ADDI_W_R, CRIS_INSN_ADDI_D_R, CRIS_INSN_NEG_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDOQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDOQ, CRIS_INSN_BDAPQPC, CRIS_INSN_BDAP_32_PC, CRIS_INSN_MOVE_M_PCPLUS_P0$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_CB	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDO_CB, CRIS_INSN_ADDO_CW, CRIS_INSN_ADDO_CD, CRIS_INSN_DIP_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_CD	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDO_CB, CRIS_INSN_ADDO_CW, CRIS_INSN_ADDO_CD, CRIS_INSN_DIP_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_CW	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDO_CB, CRIS_INSN_ADDO_CW, CRIS_INSN_ADDO_CD, CRIS_INSN_DIP_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPPLUS_P8, CRIS_INSN_ADDO_M_B_M, CRIS_INSN_ADDO_M_W_M, CRIS_INSN_ADDO_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPPLUS_P8, CRIS_INSN_ADDO_M_B_M, CRIS_INSN_ADDO_M_W_M, CRIS_INSN_ADDO_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDO_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPPLUS_P8, CRIS_INSN_ADDO_M_B_M, CRIS_INSN_ADDO_M_W_M, CRIS_INSN_ADDO_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVUCBR, CRIS_INSN_MOVUCWR, CRIS_INSN_ADDQ, CRIS_INSN_SUBQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDSCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDS_M_W_M, CRIS_INSN_ADDSCBR, CRIS_INSN_ADDSCWR, CRIS_INSN_ADDSPCPC$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDSCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDS_M_W_M, CRIS_INSN_ADDSCBR, CRIS_INSN_ADDSCWR, CRIS_INSN_ADDSPCPC$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDSPCPC	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDS_M_W_M, CRIS_INSN_ADDSCBR, CRIS_INSN_ADDSCWR, CRIS_INSN_ADDSPCPC$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDS_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDCPC, CRIS_INSN_ADDS_B_R, CRIS_INSN_ADDS_W_R, CRIS_INSN_ADDS_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDS_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDCPC, CRIS_INSN_ADDS_B_R, CRIS_INSN_ADDS_W_R, CRIS_INSN_ADDS_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDS_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDS_M_W_M, CRIS_INSN_ADDSCBR, CRIS_INSN_ADDSCWR, CRIS_INSN_ADDSPCPC$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDS_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDCPC, CRIS_INSN_ADDS_B_R, CRIS_INSN_ADDS_W_R, CRIS_INSN_ADDS_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDUCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDUCBR, CRIS_INSN_ADDUCWR, CRIS_INSN_SUB_B_R, CRIS_INSN_SUB_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDUCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDUCBR, CRIS_INSN_ADDUCWR, CRIS_INSN_SUB_B_R, CRIS_INSN_SUB_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDU_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDU_B_R, CRIS_INSN_ADDU_W_R, CRIS_INSN_ADDU_M_B_M, CRIS_INSN_ADDU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDU_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDU_B_R, CRIS_INSN_ADDU_W_R, CRIS_INSN_ADDU_M_B_M, CRIS_INSN_ADDU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDU_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDU_B_R, CRIS_INSN_ADDU_W_R, CRIS_INSN_ADDU_M_B_M, CRIS_INSN_ADDU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADDU_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDU_B_R, CRIS_INSN_ADDU_W_R, CRIS_INSN_ADDU_M_B_M, CRIS_INSN_ADDU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVEM_M_R, CRIS_INSN_MOVEM_M_PC, CRIS_INSN_MOVEM_M_R_V32, CRIS_INSN_ADD_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_W_R, CRIS_INSN_ADD_D_R, CRIS_INSN_ADD_M_B_M, CRIS_INSN_ADD_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_W_R, CRIS_INSN_ADD_D_R, CRIS_INSN_ADD_M_B_M, CRIS_INSN_ADD_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_M_D_M, CRIS_INSN_ADDCBR, CRIS_INSN_ADDCWR, CRIS_INSN_ADDCDR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_W_R, CRIS_INSN_ADD_D_R, CRIS_INSN_ADD_M_B_M, CRIS_INSN_ADD_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ADD_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADD_W_R, CRIS_INSN_ADD_D_R, CRIS_INSN_ADD_M_B_M, CRIS_INSN_ADD_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ANDCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ANDCBR, CRIS_INSN_ANDCWR, CRIS_INSN_ANDCDR, CRIS_INSN_ANDQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ANDCDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ANDCBR, CRIS_INSN_ANDCWR, CRIS_INSN_ANDCDR, CRIS_INSN_ANDQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ANDCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ANDCBR, CRIS_INSN_ANDCWR, CRIS_INSN_ANDCDR, CRIS_INSN_ANDQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_ANDQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_ANDCBR, CRIS_INSN_ANDCWR, CRIS_INSN_ANDCDR, CRIS_INSN_ANDQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_DSTEP, CRIS_INSN_ABS, CRIS_INSN_AND_B_R, CRIS_INSN_AND_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_AND_D_R, CRIS_INSN_AND_M_B_M, CRIS_INSN_AND_M_W_M, CRIS_INSN_AND_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_AND_D_R, CRIS_INSN_AND_M_B_M, CRIS_INSN_AND_M_W_M, CRIS_INSN_AND_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_AND_D_R, CRIS_INSN_AND_M_B_M, CRIS_INSN_AND_M_W_M, CRIS_INSN_AND_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_AND_D_R, CRIS_INSN_AND_M_B_M, CRIS_INSN_AND_M_W_M, CRIS_INSN_AND_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_AND_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_DSTEP, CRIS_INSN_ABS, CRIS_INSN_AND_B_R, CRIS_INSN_AND_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ASRQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_ASRQ, CRIS_INSN_LSRR_B_R, CRIS_INSN_LSRR_W_R, CRIS_INSN_LSRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ASRR_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SWAP, CRIS_INSN_ASRR_B_R, CRIS_INSN_ASRR_W_R, CRIS_INSN_ASRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ASRR_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SWAP, CRIS_INSN_ASRR_B_R, CRIS_INSN_ASRR_W_R, CRIS_INSN_ASRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_ASRR_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SWAP, CRIS_INSN_ASRR_B_R, CRIS_INSN_ASRR_W_R, CRIS_INSN_ASRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BASC_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_BAS_C, CRIS_INSN_JASC_R, CRIS_INSN_JASC_C, CRIS_INSN_BASC_C$/;"	e	enum:cgen_insn_type
CRIS_INSN_BAS_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_BAS_C, CRIS_INSN_JASC_R, CRIS_INSN_JASC_C, CRIS_INSN_BASC_C$/;"	e	enum:cgen_insn_type
CRIS_INSN_BA_B	sim/cris/cris-opc.h	/^ , CRIS_INSN_RFN, CRIS_INSN_HALT, CRIS_INSN_BCC_B, CRIS_INSN_BA_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_BA_W	sim/cris/cris-opc.h	/^ , CRIS_INSN_BCC_W, CRIS_INSN_BA_W, CRIS_INSN_JAS_R, CRIS_INSN_JUMP_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BCC_B	sim/cris/cris-opc.h	/^ , CRIS_INSN_RFN, CRIS_INSN_HALT, CRIS_INSN_BCC_B, CRIS_INSN_BA_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_BCC_W	sim/cris/cris-opc.h	/^ , CRIS_INSN_BCC_W, CRIS_INSN_BA_W, CRIS_INSN_JAS_R, CRIS_INSN_JUMP_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BDAPQPC	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDOQ, CRIS_INSN_BDAPQPC, CRIS_INSN_BDAP_32_PC, CRIS_INSN_MOVE_M_PCPLUS_P0$/;"	e	enum:cgen_insn_type
CRIS_INSN_BDAP_32_PC	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDOQ, CRIS_INSN_BDAPQPC, CRIS_INSN_BDAP_32_PC, CRIS_INSN_MOVE_M_PCPLUS_P0$/;"	e	enum:cgen_insn_type
CRIS_INSN_BIAP_PC_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BIAP_PC_B_R, CRIS_INSN_BIAP_PC_W_R, CRIS_INSN_BIAP_PC_D_R, CRIS_INSN_FIDXI$/;"	e	enum:cgen_insn_type
CRIS_INSN_BIAP_PC_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BIAP_PC_B_R, CRIS_INSN_BIAP_PC_W_R, CRIS_INSN_BIAP_PC_D_R, CRIS_INSN_FIDXI$/;"	e	enum:cgen_insn_type
CRIS_INSN_BIAP_PC_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BIAP_PC_B_R, CRIS_INSN_BIAP_PC_W_R, CRIS_INSN_BIAP_PC_D_R, CRIS_INSN_FIDXI$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_CB	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_M_B_M, CRIS_INSN_BOUND_M_W_M, CRIS_INSN_BOUND_M_D_M, CRIS_INSN_BOUND_CB$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_CD	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_CW, CRIS_INSN_BOUND_CD, CRIS_INSN_SCC, CRIS_INSN_LZ$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_CW	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_CW, CRIS_INSN_BOUND_CD, CRIS_INSN_SCC, CRIS_INSN_LZ$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_M_B_M, CRIS_INSN_BOUND_M_W_M, CRIS_INSN_BOUND_M_D_M, CRIS_INSN_BOUND_CB$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_M_B_M, CRIS_INSN_BOUND_M_W_M, CRIS_INSN_BOUND_M_D_M, CRIS_INSN_BOUND_CB$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_M_B_M, CRIS_INSN_BOUND_M_W_M, CRIS_INSN_BOUND_M_D_M, CRIS_INSN_BOUND_CB$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_R_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BREAK, CRIS_INSN_BOUND_R_B_R, CRIS_INSN_BOUND_R_W_R, CRIS_INSN_BOUND_R_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_R_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BREAK, CRIS_INSN_BOUND_R_B_R, CRIS_INSN_BOUND_R_W_R, CRIS_INSN_BOUND_R_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BOUND_R_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BREAK, CRIS_INSN_BOUND_R_B_R, CRIS_INSN_BOUND_R_W_R, CRIS_INSN_BOUND_R_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BREAK	sim/cris/cris-opc.h	/^ , CRIS_INSN_BREAK, CRIS_INSN_BOUND_R_B_R, CRIS_INSN_BOUND_R_W_R, CRIS_INSN_BOUND_R_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_BTST	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSLQ, CRIS_INSN_BTST, CRIS_INSN_BTSTQ, CRIS_INSN_SETF$/;"	e	enum:cgen_insn_type
CRIS_INSN_BTSTQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSLQ, CRIS_INSN_BTST, CRIS_INSN_BTSTQ, CRIS_INSN_SETF$/;"	e	enum:cgen_insn_type
CRIS_INSN_CLEARF	sim/cris/cris-opc.h	/^ , CRIS_INSN_CLEARF, CRIS_INSN_RFE, CRIS_INSN_SFE, CRIS_INSN_RFG$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_M_W_M, CRIS_INSN_CMP_M_D_M, CRIS_INSN_CMPCBR, CRIS_INSN_CMPCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPCDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPCDR, CRIS_INSN_CMPQ, CRIS_INSN_CMPS_M_B_M, CRIS_INSN_CMPS_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_M_W_M, CRIS_INSN_CMP_M_D_M, CRIS_INSN_CMPCBR, CRIS_INSN_CMPCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPCDR, CRIS_INSN_CMPQ, CRIS_INSN_CMPS_M_B_M, CRIS_INSN_CMPS_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPSCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPSCBR, CRIS_INSN_CMPSCWR, CRIS_INSN_CMPU_M_B_M, CRIS_INSN_CMPU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPSCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPSCBR, CRIS_INSN_CMPSCWR, CRIS_INSN_CMPU_M_B_M, CRIS_INSN_CMPU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPS_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPCDR, CRIS_INSN_CMPQ, CRIS_INSN_CMPS_M_B_M, CRIS_INSN_CMPS_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPS_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPCDR, CRIS_INSN_CMPQ, CRIS_INSN_CMPS_M_B_M, CRIS_INSN_CMPS_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPUCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPUCBR, CRIS_INSN_CMPUCWR, CRIS_INSN_MOVE_M_B_M, CRIS_INSN_MOVE_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPUCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPUCBR, CRIS_INSN_CMPUCWR, CRIS_INSN_MOVE_M_B_M, CRIS_INSN_MOVE_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPU_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPSCBR, CRIS_INSN_CMPSCWR, CRIS_INSN_CMPU_M_B_M, CRIS_INSN_CMPU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMPU_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPSCBR, CRIS_INSN_CMPSCWR, CRIS_INSN_CMPU_M_B_M, CRIS_INSN_CMPU_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_R_B_R, CRIS_INSN_CMP_R_W_R, CRIS_INSN_CMP_R_D_R, CRIS_INSN_CMP_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_M_W_M, CRIS_INSN_CMP_M_D_M, CRIS_INSN_CMPCBR, CRIS_INSN_CMPCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_M_W_M, CRIS_INSN_CMP_M_D_M, CRIS_INSN_CMPCBR, CRIS_INSN_CMPCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_R_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_R_B_R, CRIS_INSN_CMP_R_W_R, CRIS_INSN_CMP_R_D_R, CRIS_INSN_CMP_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_R_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_R_B_R, CRIS_INSN_CMP_R_W_R, CRIS_INSN_CMP_R_D_R, CRIS_INSN_CMP_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_CMP_R_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMP_R_B_R, CRIS_INSN_CMP_R_W_R, CRIS_INSN_CMP_R_D_R, CRIS_INSN_CMP_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_DIP_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_DIP_C, CRIS_INSN_ADDI_ACR_B_R, CRIS_INSN_ADDI_ACR_W_R, CRIS_INSN_ADDI_ACR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_DIP_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDO_CB, CRIS_INSN_ADDO_CW, CRIS_INSN_ADDO_CD, CRIS_INSN_DIP_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_DSTEP	sim/cris/cris-opc.h	/^ , CRIS_INSN_DSTEP, CRIS_INSN_ABS, CRIS_INSN_AND_B_R, CRIS_INSN_AND_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_FIDXD	sim/cris/cris-opc.h	/^ , CRIS_INSN_FTAGI, CRIS_INSN_FIDXD, CRIS_INSN_FTAGD$/;"	e	enum:cgen_insn_type
CRIS_INSN_FIDXI	sim/cris/cris-opc.h	/^ , CRIS_INSN_BIAP_PC_B_R, CRIS_INSN_BIAP_PC_W_R, CRIS_INSN_BIAP_PC_D_R, CRIS_INSN_FIDXI$/;"	e	enum:cgen_insn_type
CRIS_INSN_FTAGD	sim/cris/cris-opc.h	/^ , CRIS_INSN_FTAGI, CRIS_INSN_FIDXD, CRIS_INSN_FTAGD$/;"	e	enum:cgen_insn_type
CRIS_INSN_FTAGI	sim/cris/cris-opc.h	/^ , CRIS_INSN_FTAGI, CRIS_INSN_FIDXD, CRIS_INSN_FTAGD$/;"	e	enum:cgen_insn_type
CRIS_INSN_HALT	sim/cris/cris-opc.h	/^ , CRIS_INSN_RFN, CRIS_INSN_HALT, CRIS_INSN_BCC_B, CRIS_INSN_BA_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_INVALID	sim/cris/cris-opc.h	/^  CRIS_INSN_INVALID, CRIS_INSN_NOP, CRIS_INSN_MOVE_B_R, CRIS_INSN_MOVE_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_JASC_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_BAS_C, CRIS_INSN_JASC_R, CRIS_INSN_JASC_C, CRIS_INSN_BASC_C$/;"	e	enum:cgen_insn_type
CRIS_INSN_JASC_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BAS_C, CRIS_INSN_JASC_R, CRIS_INSN_JASC_C, CRIS_INSN_BASC_C$/;"	e	enum:cgen_insn_type
CRIS_INSN_JAS_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_JAS_C, CRIS_INSN_JUMP_M, CRIS_INSN_JUMP_C, CRIS_INSN_JUMP_P$/;"	e	enum:cgen_insn_type
CRIS_INSN_JAS_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BCC_W, CRIS_INSN_BA_W, CRIS_INSN_JAS_R, CRIS_INSN_JUMP_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_JUMP_C	sim/cris/cris-opc.h	/^ , CRIS_INSN_JAS_C, CRIS_INSN_JUMP_M, CRIS_INSN_JUMP_C, CRIS_INSN_JUMP_P$/;"	e	enum:cgen_insn_type
CRIS_INSN_JUMP_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_JAS_C, CRIS_INSN_JUMP_M, CRIS_INSN_JUMP_C, CRIS_INSN_JUMP_P$/;"	e	enum:cgen_insn_type
CRIS_INSN_JUMP_P	sim/cris/cris-opc.h	/^ , CRIS_INSN_JAS_C, CRIS_INSN_JUMP_M, CRIS_INSN_JUMP_C, CRIS_INSN_JUMP_P$/;"	e	enum:cgen_insn_type
CRIS_INSN_JUMP_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_BCC_W, CRIS_INSN_BA_W, CRIS_INSN_JAS_R, CRIS_INSN_JUMP_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LAPCQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDC_M, CRIS_INSN_ADDC_C, CRIS_INSN_LAPC_D, CRIS_INSN_LAPCQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_LAPC_D	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDC_M, CRIS_INSN_ADDC_C, CRIS_INSN_LAPC_D, CRIS_INSN_LAPCQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSLQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSLQ, CRIS_INSN_BTST, CRIS_INSN_BTSTQ, CRIS_INSN_SETF$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSLR_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSRQ, CRIS_INSN_LSLR_B_R, CRIS_INSN_LSLR_W_R, CRIS_INSN_LSLR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSLR_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSRQ, CRIS_INSN_LSLR_B_R, CRIS_INSN_LSLR_W_R, CRIS_INSN_LSLR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSLR_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSRQ, CRIS_INSN_LSLR_B_R, CRIS_INSN_LSLR_W_R, CRIS_INSN_LSLR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSRQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSRQ, CRIS_INSN_LSLR_B_R, CRIS_INSN_LSLR_W_R, CRIS_INSN_LSLR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSRR_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ASRQ, CRIS_INSN_LSRR_B_R, CRIS_INSN_LSRR_W_R, CRIS_INSN_LSRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSRR_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ASRQ, CRIS_INSN_LSRR_B_R, CRIS_INSN_LSRR_W_R, CRIS_INSN_LSRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LSRR_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ASRQ, CRIS_INSN_LSRR_B_R, CRIS_INSN_LSRR_W_R, CRIS_INSN_LSRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_LZ	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_CW, CRIS_INSN_BOUND_CD, CRIS_INSN_SCC, CRIS_INSN_LZ$/;"	e	enum:cgen_insn_type
CRIS_INSN_MCP	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULU_W, CRIS_INSN_MULU_D, CRIS_INSN_MCP, CRIS_INSN_MSTEP$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVECBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVS_W_R, CRIS_INSN_MOVU_B_R, CRIS_INSN_MOVU_W_R, CRIS_INSN_MOVECBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVECDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVECWR, CRIS_INSN_MOVECDR, CRIS_INSN_MOVSCBR, CRIS_INSN_MOVSCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVECWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVECWR, CRIS_INSN_MOVECDR, CRIS_INSN_MOVSCBR, CRIS_INSN_MOVSCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEM_M_PC	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVEM_M_R, CRIS_INSN_MOVEM_M_PC, CRIS_INSN_MOVEM_M_R_V32, CRIS_INSN_ADD_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEM_M_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVEM_M_R, CRIS_INSN_MOVEM_M_PC, CRIS_INSN_MOVEM_M_R_V32, CRIS_INSN_ADD_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEM_M_R_V32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVEM_M_R, CRIS_INSN_MOVEM_M_PC, CRIS_INSN_MOVEM_M_R_V32, CRIS_INSN_ADD_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEM_R_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SS_R, CRIS_INSN_MOVE_R_SS, CRIS_INSN_MOVEM_R_M, CRIS_INSN_MOVEM_R_M_V32$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEM_R_M_V32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SS_R, CRIS_INSN_MOVE_R_SS, CRIS_INSN_MOVEM_R_M, CRIS_INSN_MOVEM_R_M_V32$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEPCR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_D_R, CRIS_INSN_MOVEPCR, CRIS_INSN_MOVEQ, CRIS_INSN_MOVS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVEQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_D_R, CRIS_INSN_MOVEPCR, CRIS_INSN_MOVEQ, CRIS_INSN_MOVS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_B_R	sim/cris/cris-opc.h	/^  CRIS_INSN_INVALID, CRIS_INSN_NOP, CRIS_INSN_MOVE_B_R, CRIS_INSN_MOVE_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV32, CRIS_INSN_MOVE_C_SPRV0_P5, CRIS_INSN_MOVE_C_SPRV0_P9, CRIS_INSN_MOVE_C_SPRV0_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P11	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P11, CRIS_INSN_MOVE_C_SPRV0_P12, CRIS_INSN_MOVE_C_SPRV0_P13, CRIS_INSN_MOVE_C_SPRV0_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P12	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P11, CRIS_INSN_MOVE_C_SPRV0_P12, CRIS_INSN_MOVE_C_SPRV0_P13, CRIS_INSN_MOVE_C_SPRV0_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P13	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P11, CRIS_INSN_MOVE_C_SPRV0_P12, CRIS_INSN_MOVE_C_SPRV0_P13, CRIS_INSN_MOVE_C_SPRV0_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P5	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV32, CRIS_INSN_MOVE_C_SPRV0_P5, CRIS_INSN_MOVE_C_SPRV0_P9, CRIS_INSN_MOVE_C_SPRV0_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P6	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P11, CRIS_INSN_MOVE_C_SPRV0_P12, CRIS_INSN_MOVE_C_SPRV0_P13, CRIS_INSN_MOVE_C_SPRV0_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P7	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P7, CRIS_INSN_MOVE_C_SPRV3_P5, CRIS_INSN_MOVE_C_SPRV3_P9, CRIS_INSN_MOVE_C_SPRV3_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV0_P9	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV32, CRIS_INSN_MOVE_C_SPRV0_P5, CRIS_INSN_MOVE_C_SPRV0_P9, CRIS_INSN_MOVE_C_SPRV0_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P14, CRIS_INSN_MOVE_C_SPRV10_P5, CRIS_INSN_MOVE_C_SPRV10_P9, CRIS_INSN_MOVE_C_SPRV10_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P11	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P11, CRIS_INSN_MOVE_C_SPRV10_P12, CRIS_INSN_MOVE_C_SPRV10_P13, CRIS_INSN_MOVE_C_SPRV10_P7$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P12	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P11, CRIS_INSN_MOVE_C_SPRV10_P12, CRIS_INSN_MOVE_C_SPRV10_P13, CRIS_INSN_MOVE_C_SPRV10_P7$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P13	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P11, CRIS_INSN_MOVE_C_SPRV10_P12, CRIS_INSN_MOVE_C_SPRV10_P13, CRIS_INSN_MOVE_C_SPRV10_P7$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P14	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P14, CRIS_INSN_MOVE_C_SPRV10_P15, CRIS_INSN_MOVE_C_SPRV32_P2, CRIS_INSN_MOVE_C_SPRV32_P3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P15	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P14, CRIS_INSN_MOVE_C_SPRV10_P15, CRIS_INSN_MOVE_C_SPRV32_P2, CRIS_INSN_MOVE_C_SPRV32_P3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P5	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P14, CRIS_INSN_MOVE_C_SPRV10_P5, CRIS_INSN_MOVE_C_SPRV10_P9, CRIS_INSN_MOVE_C_SPRV10_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P7	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P11, CRIS_INSN_MOVE_C_SPRV10_P12, CRIS_INSN_MOVE_C_SPRV10_P13, CRIS_INSN_MOVE_C_SPRV10_P7$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV10_P9	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P14, CRIS_INSN_MOVE_C_SPRV10_P5, CRIS_INSN_MOVE_C_SPRV10_P9, CRIS_INSN_MOVE_C_SPRV10_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P10, CRIS_INSN_MOVE_C_SPRV32_P11, CRIS_INSN_MOVE_C_SPRV32_P12, CRIS_INSN_MOVE_C_SPRV32_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P11	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P10, CRIS_INSN_MOVE_C_SPRV32_P11, CRIS_INSN_MOVE_C_SPRV32_P12, CRIS_INSN_MOVE_C_SPRV32_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P12	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P10, CRIS_INSN_MOVE_C_SPRV32_P11, CRIS_INSN_MOVE_C_SPRV32_P12, CRIS_INSN_MOVE_C_SPRV32_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P13	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P10, CRIS_INSN_MOVE_C_SPRV32_P11, CRIS_INSN_MOVE_C_SPRV32_P12, CRIS_INSN_MOVE_C_SPRV32_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P14	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P14, CRIS_INSN_MOVE_C_SPRV32_P15, CRIS_INSN_MOVE_SPR_MV0, CRIS_INSN_MOVE_SPR_MV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P15	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P14, CRIS_INSN_MOVE_C_SPRV32_P15, CRIS_INSN_MOVE_SPR_MV0, CRIS_INSN_MOVE_SPR_MV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P2	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P14, CRIS_INSN_MOVE_C_SPRV10_P15, CRIS_INSN_MOVE_C_SPRV32_P2, CRIS_INSN_MOVE_C_SPRV32_P3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P3	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV10_P14, CRIS_INSN_MOVE_C_SPRV10_P15, CRIS_INSN_MOVE_C_SPRV32_P2, CRIS_INSN_MOVE_C_SPRV32_P3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P5	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P5, CRIS_INSN_MOVE_C_SPRV32_P6, CRIS_INSN_MOVE_C_SPRV32_P7, CRIS_INSN_MOVE_C_SPRV32_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P6	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P5, CRIS_INSN_MOVE_C_SPRV32_P6, CRIS_INSN_MOVE_C_SPRV32_P7, CRIS_INSN_MOVE_C_SPRV32_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P7	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P5, CRIS_INSN_MOVE_C_SPRV32_P6, CRIS_INSN_MOVE_C_SPRV32_P7, CRIS_INSN_MOVE_C_SPRV32_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV32_P9	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P5, CRIS_INSN_MOVE_C_SPRV32_P6, CRIS_INSN_MOVE_C_SPRV32_P7, CRIS_INSN_MOVE_C_SPRV32_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P7, CRIS_INSN_MOVE_C_SPRV3_P5, CRIS_INSN_MOVE_C_SPRV3_P9, CRIS_INSN_MOVE_C_SPRV3_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P11	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P11, CRIS_INSN_MOVE_C_SPRV3_P12, CRIS_INSN_MOVE_C_SPRV3_P13, CRIS_INSN_MOVE_C_SPRV3_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P12	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P11, CRIS_INSN_MOVE_C_SPRV3_P12, CRIS_INSN_MOVE_C_SPRV3_P13, CRIS_INSN_MOVE_C_SPRV3_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P13	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P11, CRIS_INSN_MOVE_C_SPRV3_P12, CRIS_INSN_MOVE_C_SPRV3_P13, CRIS_INSN_MOVE_C_SPRV3_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P14	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P7, CRIS_INSN_MOVE_C_SPRV3_P14, CRIS_INSN_MOVE_C_SPRV8_P5, CRIS_INSN_MOVE_C_SPRV8_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P5	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P7, CRIS_INSN_MOVE_C_SPRV3_P5, CRIS_INSN_MOVE_C_SPRV3_P9, CRIS_INSN_MOVE_C_SPRV3_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P6	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P11, CRIS_INSN_MOVE_C_SPRV3_P12, CRIS_INSN_MOVE_C_SPRV3_P13, CRIS_INSN_MOVE_C_SPRV3_P6$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P7	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P7, CRIS_INSN_MOVE_C_SPRV3_P14, CRIS_INSN_MOVE_C_SPRV8_P5, CRIS_INSN_MOVE_C_SPRV8_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV3_P9	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV0_P7, CRIS_INSN_MOVE_C_SPRV3_P5, CRIS_INSN_MOVE_C_SPRV3_P9, CRIS_INSN_MOVE_C_SPRV3_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P10, CRIS_INSN_MOVE_C_SPRV8_P11, CRIS_INSN_MOVE_C_SPRV8_P12, CRIS_INSN_MOVE_C_SPRV8_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P11	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P10, CRIS_INSN_MOVE_C_SPRV8_P11, CRIS_INSN_MOVE_C_SPRV8_P12, CRIS_INSN_MOVE_C_SPRV8_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P12	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P10, CRIS_INSN_MOVE_C_SPRV8_P11, CRIS_INSN_MOVE_C_SPRV8_P12, CRIS_INSN_MOVE_C_SPRV8_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P13	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P10, CRIS_INSN_MOVE_C_SPRV8_P11, CRIS_INSN_MOVE_C_SPRV8_P12, CRIS_INSN_MOVE_C_SPRV8_P13$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P14	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV8_P14, CRIS_INSN_MOVE_C_SPRV10_P5, CRIS_INSN_MOVE_C_SPRV10_P9, CRIS_INSN_MOVE_C_SPRV10_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P5	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P7, CRIS_INSN_MOVE_C_SPRV3_P14, CRIS_INSN_MOVE_C_SPRV8_P5, CRIS_INSN_MOVE_C_SPRV8_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_C_SPRV8_P9	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV3_P7, CRIS_INSN_MOVE_C_SPRV3_P14, CRIS_INSN_MOVE_C_SPRV8_P5, CRIS_INSN_MOVE_C_SPRV8_P9$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_D_R, CRIS_INSN_MOVEPCR, CRIS_INSN_MOVEQ, CRIS_INSN_MOVS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPUCBR, CRIS_INSN_CMPUCWR, CRIS_INSN_MOVE_M_B_M, CRIS_INSN_MOVE_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_D_M, CRIS_INSN_MOVS_M_B_M, CRIS_INSN_MOVS_M_W_M, CRIS_INSN_MOVU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_PCPLUS_P0	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDOQ, CRIS_INSN_BDAPQPC, CRIS_INSN_BDAP_32_PC, CRIS_INSN_MOVE_M_PCPLUS_P0$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPPLUS_P8	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPPLUS_P8, CRIS_INSN_ADDO_M_B_M, CRIS_INSN_ADDO_M_W_M, CRIS_INSN_ADDO_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPRV0	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV0, CRIS_INSN_MOVE_M_SPRV3, CRIS_INSN_MOVE_M_SPRV8, CRIS_INSN_MOVE_M_SPRV10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPRV10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV0, CRIS_INSN_MOVE_M_SPRV3, CRIS_INSN_MOVE_M_SPRV8, CRIS_INSN_MOVE_M_SPRV10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPRV3	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV0, CRIS_INSN_MOVE_M_SPRV3, CRIS_INSN_MOVE_M_SPRV8, CRIS_INSN_MOVE_M_SPRV10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPRV32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV32, CRIS_INSN_MOVE_C_SPRV0_P5, CRIS_INSN_MOVE_C_SPRV0_P9, CRIS_INSN_MOVE_C_SPRV0_P10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_SPRV8	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_SPRV0, CRIS_INSN_MOVE_M_SPRV3, CRIS_INSN_MOVE_M_SPRV8, CRIS_INSN_MOVE_M_SPRV10$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_CMPUCBR, CRIS_INSN_CMPUCWR, CRIS_INSN_MOVE_M_B_M, CRIS_INSN_MOVE_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_TEST_M_D_M, CRIS_INSN_MOVE_R_M_B_M, CRIS_INSN_MOVE_R_M_W_M, CRIS_INSN_MOVE_R_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_TEST_M_D_M, CRIS_INSN_MOVE_R_M_B_M, CRIS_INSN_MOVE_R_M_W_M, CRIS_INSN_MOVE_R_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_TEST_M_D_M, CRIS_INSN_MOVE_R_M_B_M, CRIS_INSN_MOVE_R_M_W_M, CRIS_INSN_MOVE_R_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SPRV0	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVU_M_W_M, CRIS_INSN_MOVE_R_SPRV0, CRIS_INSN_MOVE_R_SPRV3, CRIS_INSN_MOVE_R_SPRV8$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SPRV10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_R_SPRV10, CRIS_INSN_MOVE_R_SPRV32, CRIS_INSN_MOVE_SPR_RV0, CRIS_INSN_MOVE_SPR_RV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SPRV3	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVU_M_W_M, CRIS_INSN_MOVE_R_SPRV0, CRIS_INSN_MOVE_R_SPRV3, CRIS_INSN_MOVE_R_SPRV8$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SPRV32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_R_SPRV10, CRIS_INSN_MOVE_R_SPRV32, CRIS_INSN_MOVE_SPR_RV0, CRIS_INSN_MOVE_SPR_RV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SPRV8	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVU_M_W_M, CRIS_INSN_MOVE_R_SPRV0, CRIS_INSN_MOVE_R_SPRV3, CRIS_INSN_MOVE_R_SPRV8$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_R_SS	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SS_R, CRIS_INSN_MOVE_R_SS, CRIS_INSN_MOVEM_R_M, CRIS_INSN_MOVEM_R_M_V32$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_MV0	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P14, CRIS_INSN_MOVE_C_SPRV32_P15, CRIS_INSN_MOVE_SPR_MV0, CRIS_INSN_MOVE_SPR_MV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_MV10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_MV8, CRIS_INSN_MOVE_SPR_MV10, CRIS_INSN_MOVE_SPR_MV32, CRIS_INSN_SBFS$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_MV3	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_C_SPRV32_P14, CRIS_INSN_MOVE_C_SPRV32_P15, CRIS_INSN_MOVE_SPR_MV0, CRIS_INSN_MOVE_SPR_MV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_MV32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_MV8, CRIS_INSN_MOVE_SPR_MV10, CRIS_INSN_MOVE_SPR_MV32, CRIS_INSN_SBFS$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_MV8	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_MV8, CRIS_INSN_MOVE_SPR_MV10, CRIS_INSN_MOVE_SPR_MV32, CRIS_INSN_SBFS$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_RV0	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_R_SPRV10, CRIS_INSN_MOVE_R_SPRV32, CRIS_INSN_MOVE_SPR_RV0, CRIS_INSN_MOVE_SPR_RV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_RV10	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_RV8, CRIS_INSN_MOVE_SPR_RV10, CRIS_INSN_MOVE_SPR_RV32, CRIS_INSN_RET_TYPE$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_RV3	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_R_SPRV10, CRIS_INSN_MOVE_R_SPRV32, CRIS_INSN_MOVE_SPR_RV0, CRIS_INSN_MOVE_SPR_RV3$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_RV32	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_RV8, CRIS_INSN_MOVE_SPR_RV10, CRIS_INSN_MOVE_SPR_RV32, CRIS_INSN_RET_TYPE$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SPR_RV8	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_RV8, CRIS_INSN_MOVE_SPR_RV10, CRIS_INSN_MOVE_SPR_RV32, CRIS_INSN_RET_TYPE$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_SS_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SS_R, CRIS_INSN_MOVE_R_SS, CRIS_INSN_MOVEM_R_M, CRIS_INSN_MOVEM_R_M_V32$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVE_W_R	sim/cris/cris-opc.h	/^  CRIS_INSN_INVALID, CRIS_INSN_NOP, CRIS_INSN_MOVE_B_R, CRIS_INSN_MOVE_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVSCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVECWR, CRIS_INSN_MOVECDR, CRIS_INSN_MOVSCBR, CRIS_INSN_MOVSCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVSCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVECWR, CRIS_INSN_MOVECDR, CRIS_INSN_MOVSCBR, CRIS_INSN_MOVSCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVS_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_D_R, CRIS_INSN_MOVEPCR, CRIS_INSN_MOVEQ, CRIS_INSN_MOVS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVS_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_D_M, CRIS_INSN_MOVS_M_B_M, CRIS_INSN_MOVS_M_W_M, CRIS_INSN_MOVU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVS_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_D_M, CRIS_INSN_MOVS_M_B_M, CRIS_INSN_MOVS_M_W_M, CRIS_INSN_MOVU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVS_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVS_W_R, CRIS_INSN_MOVU_B_R, CRIS_INSN_MOVU_W_R, CRIS_INSN_MOVECBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVUCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVUCBR, CRIS_INSN_MOVUCWR, CRIS_INSN_ADDQ, CRIS_INSN_SUBQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVUCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVUCBR, CRIS_INSN_MOVUCWR, CRIS_INSN_ADDQ, CRIS_INSN_SUBQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVU_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVS_W_R, CRIS_INSN_MOVU_B_R, CRIS_INSN_MOVU_W_R, CRIS_INSN_MOVECBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVU_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_M_D_M, CRIS_INSN_MOVS_M_B_M, CRIS_INSN_MOVS_M_W_M, CRIS_INSN_MOVU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVU_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVU_M_W_M, CRIS_INSN_MOVE_R_SPRV0, CRIS_INSN_MOVE_R_SPRV3, CRIS_INSN_MOVE_R_SPRV8$/;"	e	enum:cgen_insn_type
CRIS_INSN_MOVU_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVS_W_R, CRIS_INSN_MOVU_B_R, CRIS_INSN_MOVU_W_R, CRIS_INSN_MOVECBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_MSTEP	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULU_W, CRIS_INSN_MULU_D, CRIS_INSN_MCP, CRIS_INSN_MSTEP$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULS_B	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULS_B, CRIS_INSN_MULS_W, CRIS_INSN_MULS_D, CRIS_INSN_MULU_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULS_D	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULS_B, CRIS_INSN_MULS_W, CRIS_INSN_MULS_D, CRIS_INSN_MULU_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULS_W	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULS_B, CRIS_INSN_MULS_W, CRIS_INSN_MULS_D, CRIS_INSN_MULU_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULU_B	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULS_B, CRIS_INSN_MULS_W, CRIS_INSN_MULS_D, CRIS_INSN_MULU_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULU_D	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULU_W, CRIS_INSN_MULU_D, CRIS_INSN_MCP, CRIS_INSN_MSTEP$/;"	e	enum:cgen_insn_type
CRIS_INSN_MULU_W	sim/cris/cris-opc.h	/^ , CRIS_INSN_MULU_W, CRIS_INSN_MULU_D, CRIS_INSN_MCP, CRIS_INSN_MSTEP$/;"	e	enum:cgen_insn_type
CRIS_INSN_NEG_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDI_B_R, CRIS_INSN_ADDI_W_R, CRIS_INSN_ADDI_D_R, CRIS_INSN_NEG_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_NEG_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_NEG_W_R, CRIS_INSN_NEG_D_R, CRIS_INSN_TEST_M_B_M, CRIS_INSN_TEST_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_NEG_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_NEG_W_R, CRIS_INSN_NEG_D_R, CRIS_INSN_TEST_M_B_M, CRIS_INSN_TEST_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_NOP	sim/cris/cris-opc.h	/^  CRIS_INSN_INVALID, CRIS_INSN_NOP, CRIS_INSN_MOVE_B_R, CRIS_INSN_MOVE_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_NOT	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORCDR, CRIS_INSN_ORQ, CRIS_INSN_XOR, CRIS_INSN_NOT$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_OR_M_W_M, CRIS_INSN_OR_M_D_M, CRIS_INSN_ORCBR, CRIS_INSN_ORCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORCDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORCDR, CRIS_INSN_ORQ, CRIS_INSN_XOR, CRIS_INSN_NOT$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_OR_M_W_M, CRIS_INSN_OR_M_D_M, CRIS_INSN_ORCBR, CRIS_INSN_ORCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORCDR, CRIS_INSN_ORQ, CRIS_INSN_XOR, CRIS_INSN_NOT$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORR_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORR_B_R, CRIS_INSN_ORR_W_R, CRIS_INSN_ORR_D_R, CRIS_INSN_OR_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORR_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORR_B_R, CRIS_INSN_ORR_W_R, CRIS_INSN_ORR_D_R, CRIS_INSN_OR_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_ORR_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORR_B_R, CRIS_INSN_ORR_W_R, CRIS_INSN_ORR_D_R, CRIS_INSN_OR_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_OR_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORR_B_R, CRIS_INSN_ORR_W_R, CRIS_INSN_ORR_D_R, CRIS_INSN_OR_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_OR_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_OR_M_W_M, CRIS_INSN_OR_M_D_M, CRIS_INSN_ORCBR, CRIS_INSN_ORCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_OR_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_OR_M_W_M, CRIS_INSN_OR_M_D_M, CRIS_INSN_ORCBR, CRIS_INSN_ORCWR$/;"	e	enum:cgen_insn_type
CRIS_INSN_RET_TYPE	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_RV8, CRIS_INSN_MOVE_SPR_RV10, CRIS_INSN_MOVE_SPR_RV32, CRIS_INSN_RET_TYPE$/;"	e	enum:cgen_insn_type
CRIS_INSN_RFE	sim/cris/cris-opc.h	/^ , CRIS_INSN_CLEARF, CRIS_INSN_RFE, CRIS_INSN_SFE, CRIS_INSN_RFG$/;"	e	enum:cgen_insn_type
CRIS_INSN_RFG	sim/cris/cris-opc.h	/^ , CRIS_INSN_CLEARF, CRIS_INSN_RFE, CRIS_INSN_SFE, CRIS_INSN_RFG$/;"	e	enum:cgen_insn_type
CRIS_INSN_RFN	sim/cris/cris-opc.h	/^ , CRIS_INSN_RFN, CRIS_INSN_HALT, CRIS_INSN_BCC_B, CRIS_INSN_BA_B$/;"	e	enum:cgen_insn_type
CRIS_INSN_SBFS	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVE_SPR_MV8, CRIS_INSN_MOVE_SPR_MV10, CRIS_INSN_MOVE_SPR_MV32, CRIS_INSN_SBFS$/;"	e	enum:cgen_insn_type
CRIS_INSN_SCC	sim/cris/cris-opc.h	/^ , CRIS_INSN_BOUND_CW, CRIS_INSN_BOUND_CD, CRIS_INSN_SCC, CRIS_INSN_LZ$/;"	e	enum:cgen_insn_type
CRIS_INSN_SETF	sim/cris/cris-opc.h	/^ , CRIS_INSN_LSLQ, CRIS_INSN_BTST, CRIS_INSN_BTSTQ, CRIS_INSN_SETF$/;"	e	enum:cgen_insn_type
CRIS_INSN_SFE	sim/cris/cris-opc.h	/^ , CRIS_INSN_CLEARF, CRIS_INSN_RFE, CRIS_INSN_SFE, CRIS_INSN_RFG$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBCBR, CRIS_INSN_SUBCWR, CRIS_INSN_SUBCDR, CRIS_INSN_SUBS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBCDR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBCBR, CRIS_INSN_SUBCWR, CRIS_INSN_SUBCDR, CRIS_INSN_SUBS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBCBR, CRIS_INSN_SUBCWR, CRIS_INSN_SUBCDR, CRIS_INSN_SUBS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBQ	sim/cris/cris-opc.h	/^ , CRIS_INSN_MOVUCBR, CRIS_INSN_MOVUCWR, CRIS_INSN_ADDQ, CRIS_INSN_SUBQ$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBSCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBS_W_R, CRIS_INSN_SUBS_M_B_M, CRIS_INSN_SUBS_M_W_M, CRIS_INSN_SUBSCBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBSCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBSCWR, CRIS_INSN_SUBU_B_R, CRIS_INSN_SUBU_W_R, CRIS_INSN_SUBU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBS_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBCBR, CRIS_INSN_SUBCWR, CRIS_INSN_SUBCDR, CRIS_INSN_SUBS_B_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBS_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBS_W_R, CRIS_INSN_SUBS_M_B_M, CRIS_INSN_SUBS_M_W_M, CRIS_INSN_SUBSCBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBS_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBS_W_R, CRIS_INSN_SUBS_M_B_M, CRIS_INSN_SUBS_M_W_M, CRIS_INSN_SUBSCBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBS_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBS_W_R, CRIS_INSN_SUBS_M_B_M, CRIS_INSN_SUBS_M_W_M, CRIS_INSN_SUBSCBR$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBUCBR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBU_M_W_M, CRIS_INSN_SUBUCBR, CRIS_INSN_SUBUCWR, CRIS_INSN_ADDC_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBUCWR	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBU_M_W_M, CRIS_INSN_SUBUCBR, CRIS_INSN_SUBUCWR, CRIS_INSN_ADDC_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBU_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBSCWR, CRIS_INSN_SUBU_B_R, CRIS_INSN_SUBU_W_R, CRIS_INSN_SUBU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBU_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBSCWR, CRIS_INSN_SUBU_B_R, CRIS_INSN_SUBU_W_R, CRIS_INSN_SUBU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBU_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBU_M_W_M, CRIS_INSN_SUBUCBR, CRIS_INSN_SUBUCWR, CRIS_INSN_ADDC_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUBU_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUBSCWR, CRIS_INSN_SUBU_B_R, CRIS_INSN_SUBU_W_R, CRIS_INSN_SUBU_M_B_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_B_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDUCBR, CRIS_INSN_ADDUCWR, CRIS_INSN_SUB_B_R, CRIS_INSN_SUB_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_D_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUB_D_R, CRIS_INSN_SUB_M_B_M, CRIS_INSN_SUB_M_W_M, CRIS_INSN_SUB_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUB_D_R, CRIS_INSN_SUB_M_B_M, CRIS_INSN_SUB_M_W_M, CRIS_INSN_SUB_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUB_D_R, CRIS_INSN_SUB_M_B_M, CRIS_INSN_SUB_M_W_M, CRIS_INSN_SUB_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_SUB_D_R, CRIS_INSN_SUB_M_B_M, CRIS_INSN_SUB_M_W_M, CRIS_INSN_SUB_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_SUB_W_R	sim/cris/cris-opc.h	/^ , CRIS_INSN_ADDUCBR, CRIS_INSN_ADDUCWR, CRIS_INSN_SUB_B_R, CRIS_INSN_SUB_W_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_SWAP	sim/cris/cris-opc.h	/^ , CRIS_INSN_SWAP, CRIS_INSN_ASRR_B_R, CRIS_INSN_ASRR_W_R, CRIS_INSN_ASRR_D_R$/;"	e	enum:cgen_insn_type
CRIS_INSN_TEST_M_B_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_NEG_W_R, CRIS_INSN_NEG_D_R, CRIS_INSN_TEST_M_B_M, CRIS_INSN_TEST_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_TEST_M_D_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_TEST_M_D_M, CRIS_INSN_MOVE_R_M_B_M, CRIS_INSN_MOVE_R_M_W_M, CRIS_INSN_MOVE_R_M_D_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_TEST_M_W_M	sim/cris/cris-opc.h	/^ , CRIS_INSN_NEG_W_R, CRIS_INSN_NEG_D_R, CRIS_INSN_TEST_M_B_M, CRIS_INSN_TEST_M_W_M$/;"	e	enum:cgen_insn_type
CRIS_INSN_XOR	sim/cris/cris-opc.h	/^ , CRIS_INSN_ORCDR, CRIS_INSN_ORQ, CRIS_INSN_XOR, CRIS_INSN_NOT$/;"	e	enum:cgen_insn_type
CRIS_INT_INT	sim/cris/cris-sim.h	/^enum cris_interrupt_type { CRIS_INT_NMI, CRIS_INT_RESET, CRIS_INT_INT };$/;"	e	enum:cris_interrupt_type
CRIS_INT_NMI	sim/cris/cris-sim.h	/^enum cris_interrupt_type { CRIS_INT_NMI, CRIS_INT_RESET, CRIS_INT_INT };$/;"	e	enum:cris_interrupt_type
CRIS_INT_RESET	sim/cris/cris-sim.h	/^enum cris_interrupt_type { CRIS_INT_NMI, CRIS_INT_RESET, CRIS_INT_INT };$/;"	e	enum:cris_interrupt_type
CRIS_MISC_PROFILE	sim/cris/cris-sim.h	/^} CRIS_MISC_PROFILE;$/;"	t	typeref:struct:__anon737
CRIS_MODEL_MASK_PC_STALL	sim/cris/cris-tmpl.c	354;"	d	file:
CRIS_MODF_JUMP_MASK	sim/cris/crisv32f.c	39;"	d	file:
CRIS_MODF_MEM_WRITE_MASK	sim/cris/crisv32f.c	42;"	d	file:
CRIS_MOF_REGNO	sim/cris/crisv32f.c	43;"	d	file:
CRIS_OPC_H	sim/cris/cris-opc.h	25;"	d
CRIS_OPERAND_C	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_I, CRIS_OPERAND_J, CRIS_OPERAND_C, CRIS_OPERAND_QO$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_CBIT	sim/cris/cris-desc.h	/^  CRIS_OPERAND_PC, CRIS_OPERAND_CBIT, CRIS_OPERAND_CBIT_MOVE, CRIS_OPERAND_VBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_CBIT_MOVE	sim/cris/cris-desc.h	/^  CRIS_OPERAND_PC, CRIS_OPERAND_CBIT, CRIS_OPERAND_CBIT_MOVE, CRIS_OPERAND_VBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_CC	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_O, CRIS_OPERAND_O_PCREL, CRIS_OPERAND_O_WORD_PCREL, CRIS_OPERAND_CC$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_CONST32	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_UCONST16, CRIS_OPERAND_CONST32, CRIS_OPERAND_CONST32_PCREL, CRIS_OPERAND_PD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_CONST32_PCREL	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_UCONST16, CRIS_OPERAND_CONST32, CRIS_OPERAND_CONST32_PCREL, CRIS_OPERAND_PD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_I	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_I, CRIS_OPERAND_J, CRIS_OPERAND_C, CRIS_OPERAND_QO$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_IBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_NBIT_MOVE, CRIS_OPERAND_XBIT, CRIS_OPERAND_IBIT, CRIS_OPERAND_UBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_INC	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_INC, CRIS_OPERAND_PS, CRIS_OPERAND_SS, CRIS_OPERAND_SD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_J	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_I, CRIS_OPERAND_J, CRIS_OPERAND_C, CRIS_OPERAND_QO$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_LIST_OF_FLAGS	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_N, CRIS_OPERAND_SWAPOPTION, CRIS_OPERAND_LIST_OF_FLAGS, CRIS_OPERAND_MAX$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_MAX	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_N, CRIS_OPERAND_SWAPOPTION, CRIS_OPERAND_LIST_OF_FLAGS, CRIS_OPERAND_MAX$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_MBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_PBIT, CRIS_OPERAND_RBIT, CRIS_OPERAND_SBIT, CRIS_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_N	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_N, CRIS_OPERAND_SWAPOPTION, CRIS_OPERAND_LIST_OF_FLAGS, CRIS_OPERAND_MAX$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_NBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_VBIT_MOVE, CRIS_OPERAND_ZBIT, CRIS_OPERAND_ZBIT_MOVE, CRIS_OPERAND_NBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_NBIT_MOVE	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_NBIT_MOVE, CRIS_OPERAND_XBIT, CRIS_OPERAND_IBIT, CRIS_OPERAND_UBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_O	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_O, CRIS_OPERAND_O_PCREL, CRIS_OPERAND_O_WORD_PCREL, CRIS_OPERAND_CC$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_O_PCREL	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_O, CRIS_OPERAND_O_PCREL, CRIS_OPERAND_O_WORD_PCREL, CRIS_OPERAND_CC$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_O_WORD_PCREL	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_O, CRIS_OPERAND_O_PCREL, CRIS_OPERAND_O_WORD_PCREL, CRIS_OPERAND_CC$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_PBIT, CRIS_OPERAND_RBIT, CRIS_OPERAND_SBIT, CRIS_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PC	sim/cris/cris-desc.h	/^  CRIS_OPERAND_PC, CRIS_OPERAND_CBIT, CRIS_OPERAND_CBIT_MOVE, CRIS_OPERAND_VBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PD	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_UCONST16, CRIS_OPERAND_CONST32, CRIS_OPERAND_CONST32_PCREL, CRIS_OPERAND_PD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PREFIXREG	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_QBIT, CRIS_OPERAND_PREFIX_SET, CRIS_OPERAND_PREFIXREG, CRIS_OPERAND_RS$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PREFIX_SET	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_QBIT, CRIS_OPERAND_PREFIX_SET, CRIS_OPERAND_PREFIXREG, CRIS_OPERAND_RS$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_PS	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_INC, CRIS_OPERAND_PS, CRIS_OPERAND_SS, CRIS_OPERAND_SD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_QBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_QBIT, CRIS_OPERAND_PREFIX_SET, CRIS_OPERAND_PREFIXREG, CRIS_OPERAND_RS$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_QO	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_I, CRIS_OPERAND_J, CRIS_OPERAND_C, CRIS_OPERAND_QO$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_RBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_PBIT, CRIS_OPERAND_RBIT, CRIS_OPERAND_SBIT, CRIS_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_RD	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_RD, CRIS_OPERAND_SCONST8, CRIS_OPERAND_UCONST8, CRIS_OPERAND_SCONST16$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_RS	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_QBIT, CRIS_OPERAND_PREFIX_SET, CRIS_OPERAND_PREFIXREG, CRIS_OPERAND_RS$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_PBIT, CRIS_OPERAND_RBIT, CRIS_OPERAND_SBIT, CRIS_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SCONST16	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_RD, CRIS_OPERAND_SCONST8, CRIS_OPERAND_UCONST8, CRIS_OPERAND_SCONST16$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SCONST8	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_RD, CRIS_OPERAND_SCONST8, CRIS_OPERAND_UCONST8, CRIS_OPERAND_SCONST16$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SD	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_INC, CRIS_OPERAND_PS, CRIS_OPERAND_SS, CRIS_OPERAND_SD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SS	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_INC, CRIS_OPERAND_PS, CRIS_OPERAND_SS, CRIS_OPERAND_SD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_SWAPOPTION	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_N, CRIS_OPERAND_SWAPOPTION, CRIS_OPERAND_LIST_OF_FLAGS, CRIS_OPERAND_MAX$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_UBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_NBIT_MOVE, CRIS_OPERAND_XBIT, CRIS_OPERAND_IBIT, CRIS_OPERAND_UBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_UCONST16	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_UCONST16, CRIS_OPERAND_CONST32, CRIS_OPERAND_CONST32_PCREL, CRIS_OPERAND_PD$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_UCONST8	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_RD, CRIS_OPERAND_SCONST8, CRIS_OPERAND_UCONST8, CRIS_OPERAND_SCONST16$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_VBIT	sim/cris/cris-desc.h	/^  CRIS_OPERAND_PC, CRIS_OPERAND_CBIT, CRIS_OPERAND_CBIT_MOVE, CRIS_OPERAND_VBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_VBIT_MOVE	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_VBIT_MOVE, CRIS_OPERAND_ZBIT, CRIS_OPERAND_ZBIT_MOVE, CRIS_OPERAND_NBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_XBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_NBIT_MOVE, CRIS_OPERAND_XBIT, CRIS_OPERAND_IBIT, CRIS_OPERAND_UBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_ZBIT	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_VBIT_MOVE, CRIS_OPERAND_ZBIT, CRIS_OPERAND_ZBIT_MOVE, CRIS_OPERAND_NBIT$/;"	e	enum:cgen_operand_type
CRIS_OPERAND_ZBIT_MOVE	sim/cris/cris-desc.h	/^ , CRIS_OPERAND_VBIT_MOVE, CRIS_OPERAND_ZBIT, CRIS_OPERAND_ZBIT_MOVE, CRIS_OPERAND_NBIT$/;"	e	enum:cgen_operand_type
CRIS_OPTIONS	sim/cris/sim-if.c	/^} CRIS_OPTIONS;$/;"	t	typeref:enum:__anon736	file:
CRIS_SIM_H	sim/cris/cris-sim.h	25;"	d
CRIS_TDEP_H	gdb/cris-tdep.h	24;"	d
CRIS_TLS_REGISTER	sim/cris/crisv10f.c	25;"	d	file:
CRIS_TLS_REGISTER	sim/cris/crisv32f.c	31;"	d	file:
CRIS_USYSC_MSG_ENOSYS	sim/cris/cris-sim.h	/^  { CRIS_USYSC_MSG_STOP, CRIS_USYSC_MSG_ENOSYS, CRIS_USYSC_QUIET_ENOSYS };$/;"	e	enum:cris_unknown_syscall_action_type
CRIS_USYSC_MSG_STOP	sim/cris/cris-sim.h	/^  { CRIS_USYSC_MSG_STOP, CRIS_USYSC_MSG_ENOSYS, CRIS_USYSC_QUIET_ENOSYS };$/;"	e	enum:cris_unknown_syscall_action_type
CRIS_USYSC_QUIET_ENOSYS	sim/cris/cris-sim.h	/^  { CRIS_USYSC_MSG_STOP, CRIS_USYSC_MSG_ENOSYS, CRIS_USYSC_QUIET_ENOSYS };$/;"	e	enum:cris_unknown_syscall_action_type
CRIS_WZ_REGNO	sim/cris/crisv32f.c	41;"	d	file:
CRMEM_NAMES	opcodes/epiphany-desc.h	/^} CRMEM_NAMES;$/;"	t	typeref:enum:crmem_names
CRMESH_NAMES	opcodes/epiphany-desc.h	/^} CRMESH_NAMES;$/;"	t	typeref:enum:crmesh_names
CROR_151515	bfd/elf64-ppc.c	220;"	d	file:
CROR_313131	bfd/elf64-ppc.c	221;"	d	file:
CRS	opcodes/ppc-opc.c	1918;"	d	file:
CRT_MIPS_GPHI_LO	bfd/elfxx-mips.c	714;"	d	file:
CRT_MIPS_JMPAD	bfd/elfxx-mips.c	715;"	d	file:
CRT_MIPS_REL32	bfd/elfxx-mips.c	712;"	d	file:
CRT_MIPS_WORD	bfd/elfxx-mips.c	713;"	d	file:
CRX_CFG_REGTYPE	include/opcode/crx.h	/^    CRX_CFG_REGTYPE   \/*  configuration register   *\/$/;"	e	enum:__anon1262
CRX_CS_REGTYPE	include/opcode/crx.h	/^    CRX_CS_REGTYPE,   \/*  cs<N>	  *\/$/;"	e	enum:__anon1262
CRX_C_REGTYPE	include/opcode/crx.h	/^    CRX_C_REGTYPE,    \/*  c<N>	  *\/$/;"	e	enum:__anon1262
CRX_INS_MASK	include/opcode/crx.h	174;"	d
CRX_INS_MAX	include/opcode/crx.h	172;"	d
CRX_INS_TYPE	include/opcode/crx.h	176;"	d
CRX_R_REGTYPE	include/opcode/crx.h	/^    CRX_R_REGTYPE,    \/*  r<N>	  *\/$/;"	e	enum:__anon1262
CRX_U_REGTYPE	include/opcode/crx.h	/^    CRX_U_REGTYPE,    \/*  u<N>	  *\/$/;"	e	enum:__anon1262
CRYPTO	opcodes/aarch64-tbl.h	2166;"	d
CRYPTO_V8_2	opcodes/aarch64-tbl.h	2186;"	d
CRYPTO_V8_2_INSN	opcodes/aarch64-tbl.h	2227;"	d
CRYP_INSN	opcodes/aarch64-tbl.h	2196;"	d
CR_BA_	sim/ppc/idecode_fields.h	85;"	d
CR_BB_	sim/ppc/idecode_fields.h	86;"	d
CR_BI_	sim/ppc/idecode_fields.h	84;"	d
CR_B_DCT0	sim/m32c/cpu.h	151;"	d
CR_B_DMA0	sim/m32c/cpu.h	153;"	d
CR_B_INTB	sim/m32c/cpu.h	152;"	d
CR_COMPARE	sim/ppc/idecode_expression.h	279;"	d
CR_FASTER	readline/display.c	109;"	d	file:
CR_FIELD	sim/ppc/idecode_expression.h	270;"	d
CR_LI	opcodes/tic80-opc.c	463;"	d	file:
CR_NAMES	opcodes/epiphany-desc.h	/^} CR_NAMES;$/;"	t	typeref:enum:cr_names
CR_NAMES	opcodes/fr30-desc.h	/^} CR_NAMES;$/;"	t	typeref:enum:cr_names
CR_NAMES	opcodes/m32r-desc.h	/^} CR_NAMES;$/;"	t	typeref:enum:cr_names
CR_REGNUM	gdb/gdbserver/lynx-ppc-low.c	61;"	d	file:
CR_SET	sim/ppc/idecode_expression.h	269;"	d
CR_SET_XER_SO	sim/ppc/idecode_expression.h	271;"	d
CR_SI	opcodes/tic80-opc.c	458;"	d	file:
CS	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
CS	sim/aarch64/decode.h	/^  CS = HS,$/;"	e	enum:CondCode
CS	sim/arm/armemu.h	26;"	d
CS	sim/sh/interp.c	185;"	d	file:
CSECT	gdb/xcoffread.c	1151;"	d	file:
CSECT_ALIGN	gdb/xcoffread.c	1153;"	d	file:
CSECT_LEN	gdb/xcoffread.c	1152;"	d	file:
CSECT_SCLAS	gdb/xcoffread.c	1155;"	d	file:
CSECT_SMTYP	gdb/xcoffread.c	1154;"	d	file:
CSECT_SYM_P	include/coff/internal.h	387;"	d
CSINC	gdb/arch/aarch64-insn.h	/^  CSINC           = 0x9a800400,$/;"	e	enum:aarch64_opcodes
CSIZE	sim/h8300/sim-main.h	34;"	d
CSR	gdb/mep-tdep.c	663;"	d	file:
CSRC	opcodes/d10v-opc.c	164;"	d	file:
CSR_CYCLE	include/opcode/riscv-opc.h	587;"	d
CSR_CYCLEH	include/opcode/riscv-opc.h	619;"	d
CSR_DCSR	include/opcode/riscv-opc.h	794;"	d
CSR_DPC	include/opcode/riscv-opc.h	795;"	d
CSR_DSCRATCH	include/opcode/riscv-opc.h	796;"	d
CSR_FCSR	include/opcode/riscv-opc.h	586;"	d
CSR_FFLAGS	include/opcode/riscv-opc.h	584;"	d
CSR_FRM	include/opcode/riscv-opc.h	585;"	d
CSR_HBADADDR	include/opcode/riscv-opc.h	806;"	d
CSR_HCAUSE	include/opcode/riscv-opc.h	805;"	d
CSR_HEDELEG	include/opcode/riscv-opc.h	799;"	d
CSR_HEPC	include/opcode/riscv-opc.h	804;"	d
CSR_HIDELEG	include/opcode/riscv-opc.h	800;"	d
CSR_HIE	include/opcode/riscv-opc.h	801;"	d
CSR_HIP	include/opcode/riscv-opc.h	807;"	d
CSR_HPMCOUNTER10	include/opcode/riscv-opc.h	597;"	d
CSR_HPMCOUNTER10H	include/opcode/riscv-opc.h	629;"	d
CSR_HPMCOUNTER11	include/opcode/riscv-opc.h	598;"	d
CSR_HPMCOUNTER11H	include/opcode/riscv-opc.h	630;"	d
CSR_HPMCOUNTER12	include/opcode/riscv-opc.h	599;"	d
CSR_HPMCOUNTER12H	include/opcode/riscv-opc.h	631;"	d
CSR_HPMCOUNTER13	include/opcode/riscv-opc.h	600;"	d
CSR_HPMCOUNTER13H	include/opcode/riscv-opc.h	632;"	d
CSR_HPMCOUNTER14	include/opcode/riscv-opc.h	601;"	d
CSR_HPMCOUNTER14H	include/opcode/riscv-opc.h	633;"	d
CSR_HPMCOUNTER15	include/opcode/riscv-opc.h	602;"	d
CSR_HPMCOUNTER15H	include/opcode/riscv-opc.h	634;"	d
CSR_HPMCOUNTER16	include/opcode/riscv-opc.h	603;"	d
CSR_HPMCOUNTER16H	include/opcode/riscv-opc.h	635;"	d
CSR_HPMCOUNTER17	include/opcode/riscv-opc.h	604;"	d
CSR_HPMCOUNTER17H	include/opcode/riscv-opc.h	636;"	d
CSR_HPMCOUNTER18	include/opcode/riscv-opc.h	605;"	d
CSR_HPMCOUNTER18H	include/opcode/riscv-opc.h	637;"	d
CSR_HPMCOUNTER19	include/opcode/riscv-opc.h	606;"	d
CSR_HPMCOUNTER19H	include/opcode/riscv-opc.h	638;"	d
CSR_HPMCOUNTER20	include/opcode/riscv-opc.h	607;"	d
CSR_HPMCOUNTER20H	include/opcode/riscv-opc.h	639;"	d
CSR_HPMCOUNTER21	include/opcode/riscv-opc.h	608;"	d
CSR_HPMCOUNTER21H	include/opcode/riscv-opc.h	640;"	d
CSR_HPMCOUNTER22	include/opcode/riscv-opc.h	609;"	d
CSR_HPMCOUNTER22H	include/opcode/riscv-opc.h	641;"	d
CSR_HPMCOUNTER23	include/opcode/riscv-opc.h	610;"	d
CSR_HPMCOUNTER23H	include/opcode/riscv-opc.h	642;"	d
CSR_HPMCOUNTER24	include/opcode/riscv-opc.h	611;"	d
CSR_HPMCOUNTER24H	include/opcode/riscv-opc.h	643;"	d
CSR_HPMCOUNTER25	include/opcode/riscv-opc.h	612;"	d
CSR_HPMCOUNTER25H	include/opcode/riscv-opc.h	644;"	d
CSR_HPMCOUNTER26	include/opcode/riscv-opc.h	613;"	d
CSR_HPMCOUNTER26H	include/opcode/riscv-opc.h	645;"	d
CSR_HPMCOUNTER27	include/opcode/riscv-opc.h	614;"	d
CSR_HPMCOUNTER27H	include/opcode/riscv-opc.h	646;"	d
CSR_HPMCOUNTER28	include/opcode/riscv-opc.h	615;"	d
CSR_HPMCOUNTER28H	include/opcode/riscv-opc.h	647;"	d
CSR_HPMCOUNTER29	include/opcode/riscv-opc.h	616;"	d
CSR_HPMCOUNTER29H	include/opcode/riscv-opc.h	648;"	d
CSR_HPMCOUNTER3	include/opcode/riscv-opc.h	590;"	d
CSR_HPMCOUNTER30	include/opcode/riscv-opc.h	617;"	d
CSR_HPMCOUNTER30H	include/opcode/riscv-opc.h	649;"	d
CSR_HPMCOUNTER31	include/opcode/riscv-opc.h	618;"	d
CSR_HPMCOUNTER31H	include/opcode/riscv-opc.h	650;"	d
CSR_HPMCOUNTER3H	include/opcode/riscv-opc.h	622;"	d
CSR_HPMCOUNTER4	include/opcode/riscv-opc.h	591;"	d
CSR_HPMCOUNTER4H	include/opcode/riscv-opc.h	623;"	d
CSR_HPMCOUNTER5	include/opcode/riscv-opc.h	592;"	d
CSR_HPMCOUNTER5H	include/opcode/riscv-opc.h	624;"	d
CSR_HPMCOUNTER6	include/opcode/riscv-opc.h	593;"	d
CSR_HPMCOUNTER6H	include/opcode/riscv-opc.h	625;"	d
CSR_HPMCOUNTER7	include/opcode/riscv-opc.h	594;"	d
CSR_HPMCOUNTER7H	include/opcode/riscv-opc.h	626;"	d
CSR_HPMCOUNTER8	include/opcode/riscv-opc.h	595;"	d
CSR_HPMCOUNTER8H	include/opcode/riscv-opc.h	627;"	d
CSR_HPMCOUNTER9	include/opcode/riscv-opc.h	596;"	d
CSR_HPMCOUNTER9H	include/opcode/riscv-opc.h	628;"	d
CSR_HSCRATCH	include/opcode/riscv-opc.h	803;"	d
CSR_HSTATUS	include/opcode/riscv-opc.h	798;"	d
CSR_HTVEC	include/opcode/riscv-opc.h	802;"	d
CSR_INSTRET	include/opcode/riscv-opc.h	589;"	d
CSR_INSTRETH	include/opcode/riscv-opc.h	621;"	d
CSR_MARCHID	include/opcode/riscv-opc.h	664;"	d
CSR_MBASE	include/opcode/riscv-opc.h	809;"	d
CSR_MBOUND	include/opcode/riscv-opc.h	810;"	d
CSR_MCAUSE	include/opcode/riscv-opc.h	676;"	d
CSR_MCOUNTEREN	include/opcode/riscv-opc.h	673;"	d
CSR_MCYCLE	include/opcode/riscv-opc.h	699;"	d
CSR_MCYCLEH	include/opcode/riscv-opc.h	730;"	d
CSR_MDBASE	include/opcode/riscv-opc.h	813;"	d
CSR_MDBOUND	include/opcode/riscv-opc.h	814;"	d
CSR_MEDELEG	include/opcode/riscv-opc.h	669;"	d
CSR_MEPC	include/opcode/riscv-opc.h	675;"	d
CSR_MHARTID	include/opcode/riscv-opc.h	666;"	d
CSR_MHCOUNTEREN	include/opcode/riscv-opc.h	817;"	d
CSR_MHPMCOUNTER10	include/opcode/riscv-opc.h	708;"	d
CSR_MHPMCOUNTER10H	include/opcode/riscv-opc.h	739;"	d
CSR_MHPMCOUNTER11	include/opcode/riscv-opc.h	709;"	d
CSR_MHPMCOUNTER11H	include/opcode/riscv-opc.h	740;"	d
CSR_MHPMCOUNTER12	include/opcode/riscv-opc.h	710;"	d
CSR_MHPMCOUNTER12H	include/opcode/riscv-opc.h	741;"	d
CSR_MHPMCOUNTER13	include/opcode/riscv-opc.h	711;"	d
CSR_MHPMCOUNTER13H	include/opcode/riscv-opc.h	742;"	d
CSR_MHPMCOUNTER14	include/opcode/riscv-opc.h	712;"	d
CSR_MHPMCOUNTER14H	include/opcode/riscv-opc.h	743;"	d
CSR_MHPMCOUNTER15	include/opcode/riscv-opc.h	713;"	d
CSR_MHPMCOUNTER15H	include/opcode/riscv-opc.h	744;"	d
CSR_MHPMCOUNTER16	include/opcode/riscv-opc.h	714;"	d
CSR_MHPMCOUNTER16H	include/opcode/riscv-opc.h	745;"	d
CSR_MHPMCOUNTER17	include/opcode/riscv-opc.h	715;"	d
CSR_MHPMCOUNTER17H	include/opcode/riscv-opc.h	746;"	d
CSR_MHPMCOUNTER18	include/opcode/riscv-opc.h	716;"	d
CSR_MHPMCOUNTER18H	include/opcode/riscv-opc.h	747;"	d
CSR_MHPMCOUNTER19	include/opcode/riscv-opc.h	717;"	d
CSR_MHPMCOUNTER19H	include/opcode/riscv-opc.h	748;"	d
CSR_MHPMCOUNTER20	include/opcode/riscv-opc.h	718;"	d
CSR_MHPMCOUNTER20H	include/opcode/riscv-opc.h	749;"	d
CSR_MHPMCOUNTER21	include/opcode/riscv-opc.h	719;"	d
CSR_MHPMCOUNTER21H	include/opcode/riscv-opc.h	750;"	d
CSR_MHPMCOUNTER22	include/opcode/riscv-opc.h	720;"	d
CSR_MHPMCOUNTER22H	include/opcode/riscv-opc.h	751;"	d
CSR_MHPMCOUNTER23	include/opcode/riscv-opc.h	721;"	d
CSR_MHPMCOUNTER23H	include/opcode/riscv-opc.h	752;"	d
CSR_MHPMCOUNTER24	include/opcode/riscv-opc.h	722;"	d
CSR_MHPMCOUNTER24H	include/opcode/riscv-opc.h	753;"	d
CSR_MHPMCOUNTER25	include/opcode/riscv-opc.h	723;"	d
CSR_MHPMCOUNTER25H	include/opcode/riscv-opc.h	754;"	d
CSR_MHPMCOUNTER26	include/opcode/riscv-opc.h	724;"	d
CSR_MHPMCOUNTER26H	include/opcode/riscv-opc.h	755;"	d
CSR_MHPMCOUNTER27	include/opcode/riscv-opc.h	725;"	d
CSR_MHPMCOUNTER27H	include/opcode/riscv-opc.h	756;"	d
CSR_MHPMCOUNTER28	include/opcode/riscv-opc.h	726;"	d
CSR_MHPMCOUNTER28H	include/opcode/riscv-opc.h	757;"	d
CSR_MHPMCOUNTER29	include/opcode/riscv-opc.h	727;"	d
CSR_MHPMCOUNTER29H	include/opcode/riscv-opc.h	758;"	d
CSR_MHPMCOUNTER3	include/opcode/riscv-opc.h	701;"	d
CSR_MHPMCOUNTER30	include/opcode/riscv-opc.h	728;"	d
CSR_MHPMCOUNTER30H	include/opcode/riscv-opc.h	759;"	d
CSR_MHPMCOUNTER31	include/opcode/riscv-opc.h	729;"	d
CSR_MHPMCOUNTER31H	include/opcode/riscv-opc.h	760;"	d
CSR_MHPMCOUNTER3H	include/opcode/riscv-opc.h	732;"	d
CSR_MHPMCOUNTER4	include/opcode/riscv-opc.h	702;"	d
CSR_MHPMCOUNTER4H	include/opcode/riscv-opc.h	733;"	d
CSR_MHPMCOUNTER5	include/opcode/riscv-opc.h	703;"	d
CSR_MHPMCOUNTER5H	include/opcode/riscv-opc.h	734;"	d
CSR_MHPMCOUNTER6	include/opcode/riscv-opc.h	704;"	d
CSR_MHPMCOUNTER6H	include/opcode/riscv-opc.h	735;"	d
CSR_MHPMCOUNTER7	include/opcode/riscv-opc.h	705;"	d
CSR_MHPMCOUNTER7H	include/opcode/riscv-opc.h	736;"	d
CSR_MHPMCOUNTER8	include/opcode/riscv-opc.h	706;"	d
CSR_MHPMCOUNTER8H	include/opcode/riscv-opc.h	737;"	d
CSR_MHPMCOUNTER9	include/opcode/riscv-opc.h	707;"	d
CSR_MHPMCOUNTER9H	include/opcode/riscv-opc.h	738;"	d
CSR_MHPMEVENT10	include/opcode/riscv-opc.h	768;"	d
CSR_MHPMEVENT11	include/opcode/riscv-opc.h	769;"	d
CSR_MHPMEVENT12	include/opcode/riscv-opc.h	770;"	d
CSR_MHPMEVENT13	include/opcode/riscv-opc.h	771;"	d
CSR_MHPMEVENT14	include/opcode/riscv-opc.h	772;"	d
CSR_MHPMEVENT15	include/opcode/riscv-opc.h	773;"	d
CSR_MHPMEVENT16	include/opcode/riscv-opc.h	774;"	d
CSR_MHPMEVENT17	include/opcode/riscv-opc.h	775;"	d
CSR_MHPMEVENT18	include/opcode/riscv-opc.h	776;"	d
CSR_MHPMEVENT19	include/opcode/riscv-opc.h	777;"	d
CSR_MHPMEVENT20	include/opcode/riscv-opc.h	778;"	d
CSR_MHPMEVENT21	include/opcode/riscv-opc.h	779;"	d
CSR_MHPMEVENT22	include/opcode/riscv-opc.h	780;"	d
CSR_MHPMEVENT23	include/opcode/riscv-opc.h	781;"	d
CSR_MHPMEVENT24	include/opcode/riscv-opc.h	782;"	d
CSR_MHPMEVENT25	include/opcode/riscv-opc.h	783;"	d
CSR_MHPMEVENT26	include/opcode/riscv-opc.h	784;"	d
CSR_MHPMEVENT27	include/opcode/riscv-opc.h	785;"	d
CSR_MHPMEVENT28	include/opcode/riscv-opc.h	786;"	d
CSR_MHPMEVENT29	include/opcode/riscv-opc.h	787;"	d
CSR_MHPMEVENT3	include/opcode/riscv-opc.h	761;"	d
CSR_MHPMEVENT30	include/opcode/riscv-opc.h	788;"	d
CSR_MHPMEVENT31	include/opcode/riscv-opc.h	789;"	d
CSR_MHPMEVENT4	include/opcode/riscv-opc.h	762;"	d
CSR_MHPMEVENT5	include/opcode/riscv-opc.h	763;"	d
CSR_MHPMEVENT6	include/opcode/riscv-opc.h	764;"	d
CSR_MHPMEVENT7	include/opcode/riscv-opc.h	765;"	d
CSR_MHPMEVENT8	include/opcode/riscv-opc.h	766;"	d
CSR_MHPMEVENT9	include/opcode/riscv-opc.h	767;"	d
CSR_MIBASE	include/opcode/riscv-opc.h	811;"	d
CSR_MIBOUND	include/opcode/riscv-opc.h	812;"	d
CSR_MIDELEG	include/opcode/riscv-opc.h	670;"	d
CSR_MIE	include/opcode/riscv-opc.h	671;"	d
CSR_MIMPID	include/opcode/riscv-opc.h	665;"	d
CSR_MINSTRET	include/opcode/riscv-opc.h	700;"	d
CSR_MINSTRETH	include/opcode/riscv-opc.h	731;"	d
CSR_MIP	include/opcode/riscv-opc.h	678;"	d
CSR_MISA	include/opcode/riscv-opc.h	668;"	d
CSR_MSCOUNTEREN	include/opcode/riscv-opc.h	816;"	d
CSR_MSCRATCH	include/opcode/riscv-opc.h	674;"	d
CSR_MSTATUS	include/opcode/riscv-opc.h	667;"	d
CSR_MTVAL	include/opcode/riscv-opc.h	677;"	d
CSR_MTVEC	include/opcode/riscv-opc.h	672;"	d
CSR_MUCOUNTEREN	include/opcode/riscv-opc.h	815;"	d
CSR_MVENDORID	include/opcode/riscv-opc.h	663;"	d
CSR_PMPADDR0	include/opcode/riscv-opc.h	683;"	d
CSR_PMPADDR1	include/opcode/riscv-opc.h	684;"	d
CSR_PMPADDR10	include/opcode/riscv-opc.h	693;"	d
CSR_PMPADDR11	include/opcode/riscv-opc.h	694;"	d
CSR_PMPADDR12	include/opcode/riscv-opc.h	695;"	d
CSR_PMPADDR13	include/opcode/riscv-opc.h	696;"	d
CSR_PMPADDR14	include/opcode/riscv-opc.h	697;"	d
CSR_PMPADDR15	include/opcode/riscv-opc.h	698;"	d
CSR_PMPADDR2	include/opcode/riscv-opc.h	685;"	d
CSR_PMPADDR3	include/opcode/riscv-opc.h	686;"	d
CSR_PMPADDR4	include/opcode/riscv-opc.h	687;"	d
CSR_PMPADDR5	include/opcode/riscv-opc.h	688;"	d
CSR_PMPADDR6	include/opcode/riscv-opc.h	689;"	d
CSR_PMPADDR7	include/opcode/riscv-opc.h	690;"	d
CSR_PMPADDR8	include/opcode/riscv-opc.h	691;"	d
CSR_PMPADDR9	include/opcode/riscv-opc.h	692;"	d
CSR_PMPCFG0	include/opcode/riscv-opc.h	679;"	d
CSR_PMPCFG1	include/opcode/riscv-opc.h	680;"	d
CSR_PMPCFG2	include/opcode/riscv-opc.h	681;"	d
CSR_PMPCFG3	include/opcode/riscv-opc.h	682;"	d
CSR_SATP	include/opcode/riscv-opc.h	662;"	d
CSR_SCAUSE	include/opcode/riscv-opc.h	659;"	d
CSR_SCOUNTEREN	include/opcode/riscv-opc.h	656;"	d
CSR_SEDELEG	include/opcode/riscv-opc.h	652;"	d
CSR_SEPC	include/opcode/riscv-opc.h	658;"	d
CSR_SIDELEG	include/opcode/riscv-opc.h	653;"	d
CSR_SIE	include/opcode/riscv-opc.h	654;"	d
CSR_SIP	include/opcode/riscv-opc.h	661;"	d
CSR_SSCRATCH	include/opcode/riscv-opc.h	657;"	d
CSR_SSTATUS	include/opcode/riscv-opc.h	651;"	d
CSR_STVAL	include/opcode/riscv-opc.h	660;"	d
CSR_STVEC	include/opcode/riscv-opc.h	655;"	d
CSR_TDATA1	include/opcode/riscv-opc.h	791;"	d
CSR_TDATA2	include/opcode/riscv-opc.h	792;"	d
CSR_TDATA3	include/opcode/riscv-opc.h	793;"	d
CSR_TIME	include/opcode/riscv-opc.h	588;"	d
CSR_TIMEH	include/opcode/riscv-opc.h	620;"	d
CSR_TSELECT	include/opcode/riscv-opc.h	790;"	d
CSR_UCAUSE	include/opcode/riscv-opc.h	581;"	d
CSR_UEPC	include/opcode/riscv-opc.h	580;"	d
CSR_UIE	include/opcode/riscv-opc.h	577;"	d
CSR_UIP	include/opcode/riscv-opc.h	583;"	d
CSR_USCRATCH	include/opcode/riscv-opc.h	579;"	d
CSR_USTATUS	include/opcode/riscv-opc.h	576;"	d
CSR_UTVAL	include/opcode/riscv-opc.h	582;"	d
CSR_UTVEC	include/opcode/riscv-opc.h	578;"	d
CST	bfd/cpu-ia64-opc.c	466;"	d	file:
CST4MAP	include/opcode/crx.h	206;"	d
CSTBIT_INS	include/opcode/cr16.h	168;"	d
CSTBIT_INS	include/opcode/crx.h	165;"	d
CSTBIT_INST	opcodes/crx-opc.c	428;"	d	file:
CSTBIT_INST_B	opcodes/cr16-opc.c	294;"	d	file:
CSTBIT_INST_W	opcodes/cr16-opc.c	319;"	d	file:
CS_AUTO	gdb/record-btrace.c	/^  CS_AUTO,$/;"	e	enum:record_btrace_cpu_state_kind	file:
CS_CPU	gdb/record-btrace.c	/^  CS_CPU$/;"	e	enum:record_btrace_cpu_state_kind	file:
CS_NONE	gdb/record-btrace.c	/^  CS_NONE,$/;"	e	enum:record_btrace_cpu_state_kind	file:
CS_PREFIX_OPCODE	include/opcode/i386.h	63;"	d
CT	opcodes/ppc-opc.c	1922;"	d	file:
CTBP	sim/v850/sim-main.h	140;"	d
CTF_DATASTREAM_NAME	gdb/ctf.c	100;"	d	file:
CTF_EVENT_ID_FRAME	gdb/ctf.c	107;"	d	file:
CTF_EVENT_ID_MEMORY	gdb/ctf.c	106;"	d	file:
CTF_EVENT_ID_REGISTER	gdb/ctf.c	104;"	d	file:
CTF_EVENT_ID_STATUS	gdb/ctf.c	108;"	d	file:
CTF_EVENT_ID_TP_DEF	gdb/ctf.c	110;"	d	file:
CTF_EVENT_ID_TSV	gdb/ctf.c	105;"	d	file:
CTF_EVENT_ID_TSV_DEF	gdb/ctf.c	109;"	d	file:
CTF_H	gdb/ctf.h	21;"	d
CTF_MAGIC	gdb/ctf.c	95;"	d	file:
CTF_METADATA_NAME	gdb/ctf.c	99;"	d	file:
CTF_PID	gdb/ctf.c	112;"	d	file:
CTF_SAVE_MAJOR	gdb/ctf.c	96;"	d	file:
CTF_SAVE_MINOR	gdb/ctf.c	97;"	d	file:
CTL_PROC_NAME_FMT	gdb/procfs.c	230;"	d	file:
CTOR_TABLE_RELOC_HOWTO	bfd/aout-ns32k.c	136;"	d	file:
CTOR_TABLE_RELOC_HOWTO	bfd/aoutx.h	144;"	d
CTOR_TABLE_RELOC_IDX	bfd/aoutx.h	143;"	d
CTPC	sim/v850/sim-main.h	136;"	d
CTPSW	sim/v850/sim-main.h	137;"	d
CTR	sim/ppc/registers.h	326;"	d
CTRL	include/opcode/h8300.h	/^  CTRL = 	0x4000,$/;"	e	enum:h8_flags
CTRL	include/opcode/tic6x.h	602;"	d
CTRL	include/opcode/tic6x.h	605;"	d
CTRL	opcodes/tic6x-dis.c	40;"	d	file:
CTRL	opcodes/tic6x-dis.c	49;"	d	file:
CTRL	readline/chardefs.h	46;"	d
CTRL	readline/chardefs.h	63;"	d
CTRL_BLOCK	sim/mn10300/dv-mn103iop.c	/^  CTRL_BLOCK,$/;"	e	enum:__anon803	file:
CTRL_C	sim/erc32/sis.h	156;"	d
CTRL_CHAR	gdb/tui/tui-io.c	68;"	d	file:
CTRL_CHAR	gdb/tui/tui-io.c	69;"	d	file:
CTRL_CHAR	readline/chardefs.h	60;"	d
CTR_0b00	sim/ppc/idecode_fields.h	82;"	d
CTR_REGNUM	gdb/gdbserver/lynx-ppc-low.c	63;"	d	file:
CTX	opcodes/ppc-opc.c	2784;"	d	file:
CTXTNIL	include/hp-symtab.h	200;"	d
CTX_MASK	opcodes/ppc-opc.c	2785;"	d	file:
CTYPE	sim/bfin/dv-bfin_dma.h	61;"	d
CURRENT_ALIGNMENT	sim/common/sim-config.h	230;"	d
CURRENT_ALIGNMENT	sim/ppc/std-config.h	197;"	d
CURRENT_DEMANGLING_STYLE	include/demangle.h	113;"	d
CURRENT_DEMANGLING_STYLE	libiberty/cplus-dem.c	66;"	d	file:
CURRENT_DEMANGLING_STYLE	libiberty/cplus-dem.c	67;"	d	file:
CURRENT_ENVIRONMENT	sim/ppc/std-config.h	115;"	d
CURRENT_FLOATING_POINT	sim/common/sim-config.h	248;"	d
CURRENT_FLOATING_POINT	sim/ppc/std-config.h	213;"	d
CURRENT_HOST_BYTE_ORDER	sim/ppc/std-config.h	42;"	d
CURRENT_MODEL	sim/common/sim-config.h	275;"	d
CURRENT_MODEL	sim/ppc/std-config.h	242;"	d
CURRENT_MODEL_ISSUE	sim/common/sim-config.h	287;"	d
CURRENT_MODEL_ISSUE	sim/ppc/std-config.h	258;"	d
CURRENT_STDIO	sim/common/sim-config.h	300;"	d
CURRENT_STDIO	sim/ppc/std-config.h	269;"	d
CURRENT_TARGET_BYTE_ORDER	sim/common/sim-config.h	62;"	d
CURRENT_TARGET_BYTE_ORDER	sim/ppc/std-config.h	46;"	d
CUR_BFD	gdb/mdebugread.c	105;"	d	file:
CUSTOM_INPUT_FUNC	readline/terminal.c	85;"	d	file:
CUSTOM_REDISPLAY_FUNC	readline/terminal.c	84;"	d	file:
CV	gdb/testsuite/gdb.cp/cpexprs.cc	/^class CV { public:$/;"	c	file:
CVINFO_CV41_CVSIGNATURE	include/coff/pe.h	584;"	d
CVINFO_CV50_CVSIGNATURE	include/coff/pe.h	583;"	d
CVINFO_PDB20_CVSIGNATURE	include/coff/pe.h	582;"	d
CVINFO_PDB70_CVSIGNATURE	include/coff/pe.h	581;"	d
CVSignature	include/coff/internal.h	/^  unsigned long CVSignature;$/;"	m	struct:_CODEVIEW_INFO
CVT	include/opcode/arc.h	/^  CVT      = (1U << 1),$/;"	e	enum:__anon1256
CV_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank CV_CONVERSION_BADNESS = {1, 0};$/;"	v	typeref:struct:rank
CV_CONVERSION_CONST	gdb/gdbtypes.h	2023;"	d
CV_CONVERSION_VOLATILE	gdb/gdbtypes.h	2024;"	d
CV_INFO_PDB20	include/coff/pe.h	/^} CV_INFO_PDB20;$/;"	t	typeref:struct:_CV_INFO_PDB20
CV_INFO_PDB70	include/coff/pe.h	/^} CV_INFO_PDB70;$/;"	t	typeref:struct:_CV_INFO_PDB70
CV_INFO_SIGNATURE_LENGTH	include/coff/internal.h	162;"	d
CV_INTEL	gdb/common/btrace-common.h	/^  CV_INTEL$/;"	e	enum:btrace_cpu_vendor
CV_UNKNOWN	gdb/common/btrace-common.h	/^  CV_UNKNOWN,$/;"	e	enum:btrace_cpu_vendor
CV_f	gdb/testsuite/gdb.cp/cpexprs.cc	/^int CV_f (int x)$/;"	f
CXXFLAGS	zlib/nintendods/Makefile	/^CXXFLAGS	:= $(CFLAGS) -fno-rtti -fno-exceptions$/;"	m
CY	opcodes/ppc-opc.c	2480;"	d	file:
CYCLE	bfd/linker.c	/^  CYCLE,	\/* Repeat with symbol pointed to.  *\/$/;"	e	enum:link_action	file:
CYCLES	gdb/stubs/sh-stub.c	/^    TICKS, STALLS, CYCLES, INSTS, PLR$/;"	e	enum:regnames	file:
CYCLES	sim/testsuite/sim/bfin/cycles.s	/^	CYCLES = R0;$/;"	d
CYCLES	sim/testsuite/sim/bfin/se_popkill.S	/^CYCLES = R7;$/;"	d
CYCLES	sim/testsuite/sim/bfin/se_popkill.S	/^CYCLES = [ SP ++ ];$/;"	d
CYCLES	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^CYCLES = USP;$/;"	d
CYCLES2	sim/testsuite/sim/bfin/cycles.s	/^	CYCLES2 = R1;$/;"	d
CYCLES2	sim/testsuite/sim/bfin/se_popkill.S	/^CYCLES2 = R7;$/;"	d
CYCLES2	sim/testsuite/sim/bfin/se_popkill.S	/^CYCLES2 = [ SP ++ ];$/;"	d
CYCLES2	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^CYCLES2 = USP;$/;"	d
CYCLES2REG	sim/bfin/bfin-sim.h	125;"	d
CYCLES2SHDREG	sim/bfin/bfin-sim.h	126;"	d
CYCLESREG	sim/bfin/bfin-sim.h	124;"	d
CYCLES_MAX	sim/m68hc11/interrupts.c	94;"	d	file:
CYCLE_DELAY	sim/bfin/bfin-sim.h	141;"	d
CYCLE_REGNUM	sim/h8300/sim-main.h	/^  CYCLE_REGNUM = 10,$/;"	e	enum:h8_regnum
CYCLIC	libiberty/md5.c	327;"	d	file:
C_12	opcodes/s390-opc.c	140;"	d	file:
C_8	opcodes/s390-opc.c	138;"	d	file:
C_AA21	opcodes/arc-opc.c	1641;"	d	file:
C_AA27	opcodes/arc-opc.c	1638;"	d	file:
C_AA8	opcodes/arc-opc.c	1644;"	d	file:
C_AA_AB	opcodes/arc-opc.c	1613;"	d	file:
C_AA_ADDR22	opcodes/arc-opc.c	1643;"	d	file:
C_AA_ADDR3	opcodes/arc-opc.c	1637;"	d	file:
C_AA_ADDR9	opcodes/arc-opc.c	1640;"	d	file:
C_AA_AW	opcodes/arc-opc.c	1616;"	d	file:
C_AIX_WEAKEXT	include/coff/internal.h	351;"	d
C_ALIAS	include/coff/internal.h	320;"	d
C_ALLOCA	include/libiberty.h	723;"	d
C_ALLOCA	include/libiberty.h	733;"	d
C_ALLOCA	include/libiberty.h	734;"	d
C_ALLOCA	libiberty/regex.c	1396;"	d	file:
C_ARG	include/coff/internal.h	303;"	d
C_AS	opcodes/arc-opc.c	1686;"	d	file:
C_AUTO	include/coff/internal.h	295;"	d
C_AUTOARG	bfd/coff-tic80.c	702;"	d	file:
C_AUTOARG	include/coff/internal.h	313;"	d
C_BCOMM	include/coff/internal.h	368;"	d
C_BINCL	include/coff/internal.h	349;"	d
C_BLOCK	include/coff/internal.h	315;"	d
C_BSTAT	include/coff/internal.h	374;"	d
C_CC	opcodes/arc-opc.c	1628;"	d	file:
C_CCR	include/opcode/h8300.h	/^  C_CCR  = 0, $/;"	e	enum:ctrlreg
C_CC_EQ	opcodes/arc-opc.c	1583;"	d	file:
C_CC_GE	opcodes/arc-opc.c	1586;"	d	file:
C_CC_GT	opcodes/arc-opc.c	1589;"	d	file:
C_CC_HI	opcodes/arc-opc.c	1592;"	d	file:
C_CC_HS	opcodes/arc-opc.c	1595;"	d	file:
C_CC_LE	opcodes/arc-opc.c	1598;"	d	file:
C_CC_LO	opcodes/arc-opc.c	1601;"	d	file:
C_CC_LS	opcodes/arc-opc.c	1604;"	d	file:
C_CC_LT	opcodes/arc-opc.c	1607;"	d	file:
C_CC_NE	opcodes/arc-opc.c	1610;"	d	file:
C_CHAR	gdb/c-lang.h	/^    C_CHAR = 4,$/;"	e	enum:c_string_type_values
C_CHAR_16	gdb/c-lang.h	/^    C_CHAR_16 = 6,$/;"	e	enum:c_string_type_values
C_CHAR_32	gdb/c-lang.h	/^    C_CHAR_32 = 7$/;"	e	enum:c_string_type_values
C_CTX	gdb/compile/compile-internal.h	81;"	d
C_D	opcodes/arc-opc.c	1654;"	d	file:
C_DECL	include/coff/internal.h	371;"	d
C_DEFINE	include/coff/internal.h	343;"	d
C_DHARD	opcodes/arc-opc.c	1659;"	d	file:
C_DI14	opcodes/arc-opc.c	1664;"	d	file:
C_DI16	opcodes/arc-opc.c	1666;"	d	file:
C_DI20	opcodes/arc-opc.c	1662;"	d	file:
C_DI26	opcodes/arc-opc.c	1668;"	d	file:
C_DNZ_D	opcodes/arc-opc.c	1656;"	d	file:
C_DWARF	include/coff/xcoff.h	138;"	d
C_ECOML	include/coff/internal.h	369;"	d
C_ECOMM	include/coff/internal.h	370;"	d
C_EFCN	include/coff/internal.h	293;"	d
C_EINCL	include/coff/internal.h	350;"	d
C_EMPTY	opcodes/arc-opc.c	1580;"	d	file:
C_ENTAG	include/coff/internal.h	309;"	d
C_ENTRY	include/coff/internal.h	372;"	d
C_EOS	include/coff/internal.h	317;"	d
C_ESTAT	include/coff/internal.h	375;"	d
C_EXR	include/opcode/h8300.h	/^  C_EXR  = 1, $/;"	e	enum:ctrlreg
C_EXT	include/coff/internal.h	296;"	d
C_EXT	libiberty/simple-object-xcoff.c	258;"	d	file:
C_EXTDEF	include/coff/internal.h	299;"	d
C_EXTLAB	include/coff/internal.h	327;"	d
C_F	opcodes/arc-opc.c	1647;"	d	file:
C_FCN	include/coff/internal.h	316;"	d
C_FHARD	opcodes/arc-opc.c	1649;"	d	file:
C_FIELD	include/coff/internal.h	312;"	d
C_FILE	include/coff/internal.h	318;"	d
C_FILE	libiberty/simple-object-xcoff.c	260;"	d	file:
C_FUN	include/coff/internal.h	373;"	d
C_GSYM	include/coff/internal.h	361;"	d
C_GTLS	include/coff/internal.h	376;"	d
C_HIDDEN	include/coff/internal.h	321;"	d
C_HIDEXT	include/coff/internal.h	348;"	d
C_HIDEXT	libiberty/simple-object-xcoff.c	261;"	d	file:
C_IDX	sim/aarch64/cpustate.h	/^  C_IDX = 1,$/;"	e	enum:FlagIdx
C_INFO	include/coff/xcoff.h	135;"	d
C_LABEL	include/coff/internal.h	300;"	d
C_LANG_H	gdb/c-lang.h	22;"	d
C_LASTENT	bfd/coff-tic80.c	703;"	d	file:
C_LASTENT	include/coff/internal.h	314;"	d
C_LEAFEXT	include/coff/internal.h	340;"	d
C_LEAFPROC	include/coff/internal.h	337;"	d
C_LEAFSTAT	include/coff/internal.h	341;"	d
C_LINE	include/coff/internal.h	319;"	d
C_LK	opcodes/ppc-opc.c	2778;"	d	file:
C_LK_MASK	opcodes/ppc-opc.c	2779;"	d	file:
C_LSYM	include/coff/internal.h	362;"	d
C_MACH	include/opcode/h8300.h	/^  C_MACH = 2, $/;"	e	enum:ctrlreg
C_MACL	include/opcode/h8300.h	/^  C_MACL = 3, $/;"	e	enum:ctrlreg
C_MASK	opcodes/ppc-opc.c	2781;"	d	file:
C_MOE	include/coff/internal.h	310;"	d
C_MOS	include/coff/internal.h	302;"	d
C_MOU	include/coff/internal.h	305;"	d
C_NE	opcodes/arc-opc.c	1689;"	d	file:
C_NPS_ALL	opcodes/arc-opc.c	1774;"	d	file:
C_NPS_AR_AL	opcodes/arc-opc.c	1732;"	d	file:
C_NPS_CL	opcodes/arc-opc.c	1693;"	d	file:
C_NPS_CLSR	opcodes/arc-opc.c	1771;"	d	file:
C_NPS_CORE	opcodes/arc-opc.c	1768;"	d	file:
C_NPS_F	opcodes/arc-opc.c	1705;"	d	file:
C_NPS_GIC	opcodes/arc-opc.c	1777;"	d	file:
C_NPS_HWS_OFF	opcodes/arc-opc.c	1723;"	d	file:
C_NPS_HWS_RESTORE	opcodes/arc-opc.c	1726;"	d	file:
C_NPS_LDBIT_CL1	opcodes/arc-opc.c	1756;"	d	file:
C_NPS_LDBIT_CL2	opcodes/arc-opc.c	1759;"	d	file:
C_NPS_LDBIT_DI	opcodes/arc-opc.c	1753;"	d	file:
C_NPS_LDBIT_X_1	opcodes/arc-opc.c	1762;"	d	file:
C_NPS_LDBIT_X_2	opcodes/arc-opc.c	1765;"	d	file:
C_NPS_M	opcodes/arc-opc.c	1702;"	d	file:
C_NPS_NA	opcodes/arc-opc.c	1696;"	d	file:
C_NPS_P0	opcodes/arc-opc.c	1741;"	d	file:
C_NPS_P1	opcodes/arc-opc.c	1744;"	d	file:
C_NPS_P2	opcodes/arc-opc.c	1747;"	d	file:
C_NPS_P3	opcodes/arc-opc.c	1750;"	d	file:
C_NPS_R	opcodes/arc-opc.c	1708;"	d	file:
C_NPS_RSPI_GIC	opcodes/arc-opc.c	1780;"	d	file:
C_NPS_S	opcodes/arc-opc.c	1735;"	d	file:
C_NPS_SCHD_IE	opcodes/arc-opc.c	1717;"	d	file:
C_NPS_SCHD_RW	opcodes/arc-opc.c	1711;"	d	file:
C_NPS_SCHD_TRIG	opcodes/arc-opc.c	1714;"	d	file:
C_NPS_SR	opcodes/arc-opc.c	1699;"	d	file:
C_NPS_SX	opcodes/arc-opc.c	1729;"	d	file:
C_NPS_SYNC	opcodes/arc-opc.c	1720;"	d	file:
C_NPS_ZNCV	opcodes/arc-opc.c	1738;"	d	file:
C_NT_WEAK	include/coff/internal.h	332;"	d
C_NULL	include/coff/internal.h	294;"	d
C_NULL_VALUE	include/coff/internal.h	353;"	d
C_OFF	sim/mcore/interp.c	116;"	d	file:
C_ON	sim/mcore/interp.c	114;"	d	file:
C_OPTVAR	include/coff/internal.h	342;"	d
C_PRAGMA	include/coff/internal.h	344;"	d
C_PSYM	include/coff/internal.h	363;"	d
C_REG	include/coff/internal.h	298;"	d
C_REGPARM	include/coff/internal.h	311;"	d
C_REVEALS_MODULE	sim/common/sim-inline.h	265;"	d
C_REVEALS_MODULE_P	sim/common/sim-inline.h	281;"	d
C_RPSYM	include/coff/internal.h	365;"	d
C_RSYM	include/coff/internal.h	364;"	d
C_SBR	include/opcode/h8300.h	/^  C_SBR  = 7$/;"	e	enum:ctrlreg
C_SCALL	include/coff/internal.h	339;"	d
C_SECTION	include/coff/internal.h	331;"	d
C_SEGMENT	include/coff/internal.h	345;"	d
C_SOURCE	zlib/watcom/watcom_f.mak	/^C_SOURCE =  adler32.c  compress.c crc32.c   deflate.c    &$/;"	m
C_SOURCE	zlib/watcom/watcom_l.mak	/^C_SOURCE =  adler32.c  compress.c crc32.c   deflate.c    &$/;"	m
C_STAT	include/coff/internal.h	297;"	d
C_STAT	libiberty/simple-object-xcoff.c	259;"	d	file:
C_STATLAB	include/coff/internal.h	326;"	d
C_STRING	gdb/c-lang.h	/^    C_STRING = 0,$/;"	e	enum:c_string_type_values
C_STRING_16	gdb/c-lang.h	/^    C_STRING_16 = 2,$/;"	e	enum:c_string_type_values
C_STRING_32	gdb/c-lang.h	/^    C_STRING_32 = 3,$/;"	e	enum:c_string_type_values
C_STRTAG	include/coff/internal.h	304;"	d
C_STSYM	include/coff/internal.h	366;"	d
C_STTLS	include/coff/internal.h	377;"	d
C_SUPPORT_H	gdb/c-support.h	20;"	d
C_SYSTEM	include/coff/internal.h	328;"	d
C_T	opcodes/arc-opc.c	1652;"	d	file:
C_TCSYM	include/coff/internal.h	367;"	d
C_THUMBEXT	include/coff/internal.h	380;"	d
C_THUMBEXTFUNC	include/coff/internal.h	383;"	d
C_THUMBLABEL	include/coff/internal.h	382;"	d
C_THUMBSTAT	include/coff/internal.h	381;"	d
C_THUMBSTATFUNC	include/coff/internal.h	384;"	d
C_TPDEF	include/coff/internal.h	307;"	d
C_UEXT	include/coff/internal.h	325;"	d
C_ULABEL	include/coff/internal.h	301;"	d
C_UNTAG	include/coff/internal.h	306;"	d
C_USTATIC	include/coff/internal.h	308;"	d
C_VALUE	sim/mcore/interp.c	115;"	d	file:
C_VBR	include/opcode/h8300.h	/^  C_VBR  = 6, $/;"	e	enum:ctrlreg
C_WEAKEXT	include/coff/internal.h	322;"	d
C_WEAKEXT	include/coff/internal.h	356;"	d
C_WEAKEXT	include/coff/internal.h	357;"	d
C_WIDE_CHAR	gdb/c-lang.h	/^    C_WIDE_CHAR = 5,$/;"	e	enum:c_string_type_values
C_WIDE_STRING	gdb/c-lang.h	/^    C_WIDE_STRING = 1,$/;"	e	enum:c_string_type_values
C_X	opcodes/arc-opc.c	1676;"	d	file:
C_X15	opcodes/arc-opc.c	1673;"	d	file:
C_X25	opcodes/arc-opc.c	1671;"	d	file:
C_XHARD	opcodes/arc-opc.c	1675;"	d	file:
C_ZZ13	opcodes/arc-opc.c	1679;"	d	file:
C_ZZ23	opcodes/arc-opc.c	1681;"	d	file:
C_ZZ29	opcodes/arc-opc.c	1683;"	d	file:
C_ZZ_B	opcodes/arc-opc.c	1625;"	d	file:
C_ZZ_D	opcodes/arc-opc.c	1619;"	d	file:
C_ZZ_H	opcodes/arc-opc.c	1622;"	d	file:
C_alloca	libiberty/alloca.c	/^C_alloca (size_t size)$/;"	f
C_calc	sim/microblaze/microblaze.h	75;"	d
C_rd	sim/microblaze/microblaze.h	72;"	d
C_wr	sim/microblaze/microblaze.h	73;"	d
Ca	opcodes/d30v-opc.c	406;"	d	file:
CaCTRL	include/opcode/bfin.h	/^} CaCTRL;$/;"	t	typeref:struct:__anon1356
CaCTRL_a_bits	include/opcode/bfin.h	1074;"	d
CaCTRL_a_mask	include/opcode/bfin.h	1075;"	d
CaCTRL_code_bits	include/opcode/bfin.h	1076;"	d
CaCTRL_code_mask	include/opcode/bfin.h	1077;"	d
CaCTRL_op_bits	include/opcode/bfin.h	1072;"	d
CaCTRL_op_mask	include/opcode/bfin.h	1073;"	d
CaCTRL_opcode	include/opcode/bfin.h	1069;"	d
CaCTRL_reg_bits	include/opcode/bfin.h	1070;"	d
CaCTRL_reg_mask	include/opcode/bfin.h	1071;"	d
CacheErr	sim/mips/sim-main.h	/^  CacheErr                = 30,$/;"	e	enum:ExceptionCause
CacheOp	sim/mips/sim-main.h	948;"	d
CallAbiCall0Only	gdb/xtensa-tdep.h	/^  CallAbiCall0Only,		\/* Only 'call0' instructions; flat stack.  *\/$/;"	e	enum:__anon1714
CallAbiDefault	gdb/xtensa-tdep.h	/^  CallAbiDefault = 0,		\/* Any 'callX' instructions; default stack.  *\/$/;"	e	enum:__anon1714
CallDebug	sim/arm/armdefs.h	/^  unsigned CallDebug;		\/* set to call the debugger *\/$/;"	m	struct:ARMul_State
CallExpression	gdb/d-exp.y	/^CallExpression:$/;"	l
CallerIs	gdb/python/lib/gdb/function/caller_is.py	/^class CallerIs(gdb.Function):$/;"	c
CallerMatches	gdb/python/lib/gdb/function/caller_is.py	/^class CallerMatches(gdb.Function):$/;"	c
CanRead	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override bool CanRead$/;"	p	class:DotZLib.GZipStream
CanSeek	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override bool CanSeek$/;"	p	class:DotZLib.GZipStream
CanWatch	sim/arm/armdefs.h	/^  unsigned CanWatch;		\/* set by memory interface if its willing to suffer the$/;"	m	struct:ARMul_State
CanWrite	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override bool CanWrite$/;"	p	class:DotZLib.GZipStream
CancelIo	gdb/ser-mingw.c	/^static CancelIo_ftype *CancelIo;$/;"	v	file:
CancelIo	gdb/ser-mingw.c	44;"	d	file:
CancelIo_ftype	gdb/ser-mingw.c	/^typedef BOOL WINAPI (CancelIo_ftype) (HANDLE);$/;"	t	file:
Cannot_unwind	gdb/hppa-tdep.h	/^    unsigned int Cannot_unwind:1;	\/* 0 *\/$/;"	m	struct:unwind_table_entry
CapCase	readline/text.c	1251;"	d	file:
CastExpression	gdb/d-exp.y	/^CastExpression:$/;"	l
Cb	opcodes/d30v-opc.c	408;"	d	file:
Characteristics	include/coff/internal.h	/^  unsigned long  Characteristics;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
Characteristics	include/coff/pe.h	/^  char Characteristics[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
Check16	zlib/contrib/amd64/amd64-match.S	/^Check16:        testw   $0xFFFF, %ax$/;"	l
CheckRegSize	opcodes/i386-opc.h	/^  CheckRegSize,$/;"	e	enum:__anon67
CheckSets	gdb/contrib/test_pubnames_and_indexes.py	/^def CheckSets(list0, list1, name0, name1):$/;"	f
CheckSum	include/coff/internal.h	/^  long    CheckSum;		\/* Set to 0.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
CheckSum	include/coff/pe.h	/^  char  CheckSum[4];$/;"	m	struct:__anon1525
CheckSum	include/coff/pe.h	/^  char  CheckSum[4];$/;"	m	struct:__anon1526
CheckerPass	gdb/contrib/cleanup_check.py	/^class CheckerPass(gcc.GimplePass):$/;"	c
Checksum	include/coff/pe.h	/^    char Checksum[4];		\/* Section COMDAT checksum.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
Checksum	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public uint Checksum { get { return _checksum; } }$/;"	p	class:DotZLib.CodecBase
Checksum	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint Checksum { get; }$/;"	p	interface:DotZLib.Codec
ChecksumGenerator	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public interface ChecksumGenerator$/;"	i	namespace:DotZLib
ChecksumGeneratorBase	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public ChecksumGeneratorBase()$/;"	m	class:DotZLib.ChecksumGeneratorBase
ChecksumGeneratorBase	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public ChecksumGeneratorBase(uint initialValue)$/;"	m	class:DotZLib.ChecksumGeneratorBase
ChecksumGeneratorBase	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^    public abstract class ChecksumGeneratorBase : ChecksumGenerator$/;"	c	namespace:DotZLib
ChecksumTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    public class ChecksumTests$/;"	c	namespace:DotZLibTests
Child	gdb/testsuite/gdb.cp/ref-params.cc	/^  Child (int id0) : Parent(id0) { }$/;"	f	struct:Child
Child	gdb/testsuite/gdb.cp/ref-params.cc	/^struct Child : public Parent {$/;"	s	file:
Child	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  Child (int id0) : Parent (id0) { }$/;"	f	struct:Child
Child	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^struct Child : public Parent$/;"	s	file:
CircBufferTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    public class CircBufferTests$/;"	c	namespace:DotZLibTests
CircularBuffer	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^	internal class CircularBuffer$/;"	c	namespace:DotZLib
CircularBuffer	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public CircularBuffer(int capacity)$/;"	m	class:DotZLib.CircularBuffer
Class	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  Class () : a (1), b ('2'), c (3) { }$/;"	f	struct:Class
Class	gdb/testsuite/gdb.cp/cpsizeof.cc	/^struct Class$/;"	s	file:
Class	gdb/testsuite/gdb.cp/namespace.cc	/^  class Class {$/;"	c	namespace:BBB	file:
Class	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  Class () : a (1), b ('2'), c (3) { }$/;"	f	struct:Class
Class	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^struct Class$/;"	s	file:
ClassID	include/coff/pe.h	/^  char ClassID[16];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
ClassName	gdb/testsuite/gdb.python/py-error.py	/^class ClassName(gdb.Command):$/;"	c
ClassParam	gdb/testsuite/gdb.cp/classes.cc	/^class ClassParam {$/;"	c	file:
ClassParam	gdb/testsuite/gdb.cp/misc.cc	/^class ClassParam {$/;"	c	file:
ClassWithEnum	gdb/testsuite/gdb.cp/classes.cc	/^class ClassWithEnum {$/;"	c	file:
ClassWithEnum	gdb/testsuite/gdb.cp/misc.cc	/^class ClassWithEnum {$/;"	c	file:
CleanUp	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private void CleanUp(bool isDisposing)$/;"	m	class:DotZLib.CodecBase	file:
CleanUp	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected abstract void CleanUp();$/;"	m	class:DotZLib.CodecBase
CleanUp	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        protected override void CleanUp() { deflateEnd(ref _ztream); }$/;"	m	class:DotZLib.Deflater
CleanUp	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        protected override void CleanUp() { inflateEnd(ref _ztream); }$/;"	m	class:DotZLib.Inflater
Cleanup	gdb/contrib/cleanup_check.py	/^class Cleanup(object):$/;"	c
CleanupChecker	gdb/contrib/cleanup_check.py	/^class CleanupChecker:$/;"	c
Cleanup_defined	gdb/hppa-tdep.h	/^    unsigned int Cleanup_defined:1;	\/* 31 *\/$/;"	m	struct:unwind_table_entry
Cm	opcodes/i386-dis.c	300;"	d	file:
CmpExpression	gdb/d-exp.y	/^CmpExpression:$/;"	l
CoProcPresent	sim/mips/interp.c	/^CoProcPresent(unsigned int coproc_number)$/;"	f	file:
CoProcessorUnusable	sim/mips/sim-main.h	/^  CoProcessorUnusable     = 11,$/;"	e	enum:ExceptionCause
Code	zlib/deflate.h	80;"	d
Codec	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public interface Codec$/;"	i	namespace:DotZLib
CodecBase	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^		public CodecBase()$/;"	m	class:DotZLib.CodecBase
CodecBase	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^	public abstract class CodecBase : Codec, IDisposable$/;"	c	namespace:DotZLib
Coeff	sim/testsuite/sim/bfin/iir.s	/^Coeff:$/;"	l
ColdReset	sim/mips/interp.c	/^ColdReset (SIM_DESC sd)$/;"	f	file:
CommaExpression	gdb/d-exp.y	/^CommaExpression:$/;"	l
CommandLine	sim/arm/armdefs.h	/^  char *CommandLine;		\/* Command Line from ARMsd *\/$/;"	m	struct:ARMul_State
Compare	sim/mips/sim-main.h	744;"	d
CompareAbs	sim/mips/sim-main.h	783;"	d
CompleteFileCommandCond	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteFileCommandCond(gdb.Command):$/;"	c
CompleteFileInit	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteFileInit(gdb.Command):$/;"	c
CompleteFileMethod	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteFileMethod(gdb.Command):$/;"	c
CompleteLimit1	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit1(gdb.Command):$/;"	c
CompleteLimit2	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit2(gdb.Command):$/;"	c
CompleteLimit3	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit3(gdb.Command):$/;"	c
CompleteLimit4	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit4(gdb.Command):$/;"	c
CompleteLimit5	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit5(gdb.Command):$/;"	c
CompleteLimit6	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit6(gdb.Command):$/;"	c
CompleteLimit7	gdb/testsuite/gdb.python/py-completion.py	/^class CompleteLimit7(gdb.Command):$/;"	c
ComplexStruct	gdb/testsuite/gdb.python/py-explore.c	/^struct ComplexStruct$/;"	s	file:
ComplexUnion	gdb/testsuite/gdb.python/py-explore.c	/^union ComplexUnion$/;"	u	file:
CompoundExplorer	gdb/python/lib/gdb/command/explore.py	/^class CompoundExplorer(object):$/;"	c
CompressBuf	zlib/contrib/delphi/ZLib.pas	/^procedure CompressBuf(const InBuf: Pointer; InBytes: Integer;$/;"	p
CompressLevel	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public enum CompressLevel : int$/;"	g	namespace:DotZLib
Compute_Iwmmxt_Address	sim/arm/iwmmxt.c	/^Compute_Iwmmxt_Address (ARMul_State * state, ARMword instr, int * pFailed)$/;"	f	file:
CondCode	sim/aarch64/decode.h	/^typedef enum CondCode$/;"	g
CondCode	sim/aarch64/decode.h	/^} CondCode;$/;"	t	typeref:enum:CondCode
CondCompare	sim/aarch64/simulator.c	/^CondCompare (sim_cpu *cpu) \/* aka: ccmp and ccmn  *\/$/;"	f	file:
ConditionalExpression	gdb/d-exp.y	/^ConditionalExpression:$/;"	l
Container	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^struct Container$/;"	s	file:
Container	gdb/testsuite/gdb.cp/userdef.cc	/^class Container$/;"	c	file:
ContainerPrinter	gdb/testsuite/gdb.python/py-prettyprint.py	/^class ContainerPrinter (object):$/;"	c
Contains_nested_static_instance	gdb/testsuite/gdb.cp/classes.cc	/^  Contains_nested_static_instance(int i, int j) : x(i), y(j) {}$/;"	f	class:Contains_nested_static_instance
Contains_nested_static_instance	gdb/testsuite/gdb.cp/classes.cc	/^class Contains_nested_static_instance$/;"	c	file:
Contains_nested_static_instance	gdb/testsuite/gdb.cp/misc.cc	/^  Contains_nested_static_instance(int i, int j) : x(i), y(j) {}$/;"	f	class:Contains_nested_static_instance
Contains_nested_static_instance	gdb/testsuite/gdb.cp/misc.cc	/^class Contains_nested_static_instance$/;"	c	file:
Contains_static_instance	gdb/testsuite/gdb.cp/classes.cc	/^  Contains_static_instance (int i, int j) { x = i; y = j; }$/;"	f	class:Contains_static_instance
Contains_static_instance	gdb/testsuite/gdb.cp/classes.cc	/^class Contains_static_instance$/;"	c	file:
Contains_static_instance	gdb/testsuite/gdb.cp/misc.cc	/^  Contains_static_instance (int i, int j) { x = i; y = j; }$/;"	f	class:Contains_static_instance
Contains_static_instance	gdb/testsuite/gdb.cp/misc.cc	/^class Contains_static_instance$/;"	c	file:
Control	opcodes/i386-opc.h	/^  Control,$/;"	e	enum:__anon68
Convert	sim/mips/sim-main.h	776;"	d
ConvertPS	sim/mips/sim-main.h	779;"	d
CoreHdr	bfd/rs6000-core.c	/^} CoreHdr;$/;"	t	typeref:union:__anon1177	file:
CoreMeta11	include/opcode/metag.h	576;"	d
CoreMeta12	include/opcode/metag.h	577;"	d
CoreMeta21	include/opcode/metag.h	578;"	d
Count	include/coff/pe.h	/^  bfd_byte Count[4];$/;"	m	struct:pex64_scope
Count	include/coff/pe.h	/^  bfd_vma Count;$/;"	m	struct:external_pex64_scope
CountOfCodes	include/coff/pe.h	/^  bfd_byte CountOfCodes;$/;"	m	struct:external_pex64_unwind_info
CountOfCodes	include/coff/pe.h	/^  bfd_vma CountOfCodes; \/* Amount of pex64_unwind_code elements.  *\/$/;"	m	struct:pex64_unwind_info
Cpsr	sim/arm/armdefs.h	/^  ARMword Cpsr;			\/* the current psr *\/$/;"	m	struct:ARMul_State
Cpu186	opcodes/i386-opc.h	/^  Cpu186 = 0,$/;"	e	enum:__anon65
Cpu286	opcodes/i386-opc.h	/^  Cpu286,$/;"	e	enum:__anon65
Cpu287	opcodes/i386-opc.h	/^  Cpu287,$/;"	e	enum:__anon65
Cpu386	opcodes/i386-opc.h	/^  Cpu386,$/;"	e	enum:__anon65
Cpu387	opcodes/i386-opc.h	/^  Cpu387,$/;"	e	enum:__anon65
Cpu3dnow	opcodes/i386-opc.h	/^  Cpu3dnow,$/;"	e	enum:__anon65
Cpu3dnowA	opcodes/i386-opc.h	/^  Cpu3dnowA,$/;"	e	enum:__anon65
Cpu486	opcodes/i386-opc.h	/^  Cpu486,$/;"	e	enum:__anon65
Cpu586	opcodes/i386-opc.h	/^  Cpu586,$/;"	e	enum:__anon65
Cpu64	opcodes/i386-opc.h	/^  Cpu64,$/;"	e	enum:__anon65
Cpu686	opcodes/i386-opc.h	/^  Cpu686,$/;"	e	enum:__anon65
Cpu687	opcodes/i386-opc.h	/^  Cpu687,$/;"	e	enum:__anon65
Cpu8087	opcodes/i386-opc.h	/^  Cpu8087,$/;"	e	enum:__anon65
CpuABM	opcodes/i386-opc.h	/^  CpuABM,$/;"	e	enum:__anon65
CpuADX	opcodes/i386-opc.h	/^  CpuADX,$/;"	e	enum:__anon65
CpuAES	opcodes/i386-opc.h	/^  CpuAES,$/;"	e	enum:__anon65
CpuAVX	opcodes/i386-opc.h	/^  CpuAVX,$/;"	e	enum:__anon65
CpuAVX2	opcodes/i386-opc.h	/^  CpuAVX2,$/;"	e	enum:__anon65
CpuAVX512BW	opcodes/i386-opc.h	/^  CpuAVX512BW,$/;"	e	enum:__anon65
CpuAVX512CD	opcodes/i386-opc.h	/^  CpuAVX512CD,$/;"	e	enum:__anon65
CpuAVX512DQ	opcodes/i386-opc.h	/^  CpuAVX512DQ,$/;"	e	enum:__anon65
CpuAVX512ER	opcodes/i386-opc.h	/^  CpuAVX512ER,$/;"	e	enum:__anon65
CpuAVX512F	opcodes/i386-opc.h	/^  CpuAVX512F,$/;"	e	enum:__anon65
CpuAVX512IFMA	opcodes/i386-opc.h	/^  CpuAVX512IFMA,$/;"	e	enum:__anon65
CpuAVX512PF	opcodes/i386-opc.h	/^  CpuAVX512PF,$/;"	e	enum:__anon65
CpuAVX512VBMI	opcodes/i386-opc.h	/^  CpuAVX512VBMI,$/;"	e	enum:__anon65
CpuAVX512VL	opcodes/i386-opc.h	/^  CpuAVX512VL,$/;"	e	enum:__anon65
CpuAVX512_4FMAPS	opcodes/i386-opc.h	/^  CpuAVX512_4FMAPS,$/;"	e	enum:__anon65
CpuAVX512_4VNNIW	opcodes/i386-opc.h	/^  CpuAVX512_4VNNIW,$/;"	e	enum:__anon65
CpuAVX512_BITALG	opcodes/i386-opc.h	/^  CpuAVX512_BITALG,$/;"	e	enum:__anon65
CpuAVX512_VBMI2	opcodes/i386-opc.h	/^  CpuAVX512_VBMI2,$/;"	e	enum:__anon65
CpuAVX512_VNNI	opcodes/i386-opc.h	/^  CpuAVX512_VNNI,$/;"	e	enum:__anon65
CpuAVX512_VPOPCNTDQ	opcodes/i386-opc.h	/^  CpuAVX512_VPOPCNTDQ,$/;"	e	enum:__anon65
CpuBMI	opcodes/i386-opc.h	/^  CpuBMI,$/;"	e	enum:__anon65
CpuBMI2	opcodes/i386-opc.h	/^  CpuBMI2,$/;"	e	enum:__anon65
CpuCLDEMOTE	opcodes/i386-opc.h	/^  CpuCLDEMOTE,$/;"	e	enum:__anon65
CpuCLWB	opcodes/i386-opc.h	/^  CpuCLWB,$/;"	e	enum:__anon65
CpuCLZERO	opcodes/i386-opc.h	/^  CpuCLZERO,$/;"	e	enum:__anon65
CpuCX16	opcodes/i386-opc.h	/^  CpuCX16,$/;"	e	enum:__anon65
CpuClflush	opcodes/i386-opc.h	/^  CpuClflush,$/;"	e	enum:__anon65
CpuClflushOpt	opcodes/i386-opc.h	/^  CpuClflushOpt,$/;"	e	enum:__anon65
CpuEPT	opcodes/i386-opc.h	/^  CpuEPT,$/;"	e	enum:__anon65
CpuF16C	opcodes/i386-opc.h	/^  CpuF16C,$/;"	e	enum:__anon65
CpuFISTTP	opcodes/i386-opc.h	/^  CpuFISTTP,$/;"	e	enum:__anon65
CpuFMA	opcodes/i386-opc.h	/^  CpuFMA,$/;"	e	enum:__anon65
CpuFMA4	opcodes/i386-opc.h	/^  CpuFMA4,$/;"	e	enum:__anon65
CpuFSGSBase	opcodes/i386-opc.h	/^  CpuFSGSBase,$/;"	e	enum:__anon65
CpuGFNI	opcodes/i386-opc.h	/^  CpuGFNI,$/;"	e	enum:__anon65
CpuHLE	opcodes/i386-opc.h	/^  CpuHLE,$/;"	e	enum:__anon65
CpuIAMCU	opcodes/i386-opc.h	/^  CpuIAMCU,$/;"	e	enum:__anon65
CpuIBT	opcodes/i386-opc.h	/^  CpuIBT,$/;"	e	enum:__anon65
CpuINVPCID	opcodes/i386-opc.h	/^  CpuINVPCID,$/;"	e	enum:__anon65
CpuK1OM	opcodes/i386-opc.h	/^  CpuK1OM,$/;"	e	enum:__anon65
CpuL1OM	opcodes/i386-opc.h	/^  CpuL1OM,$/;"	e	enum:__anon65
CpuLM	opcodes/i386-opc.h	/^  CpuLM,$/;"	e	enum:__anon65
CpuLWP	opcodes/i386-opc.h	/^  CpuLWP,$/;"	e	enum:__anon65
CpuLZCNT	opcodes/i386-opc.h	/^  CpuLZCNT,$/;"	e	enum:__anon65
CpuMMX	opcodes/i386-opc.h	/^  CpuMMX,$/;"	e	enum:__anon65
CpuMOVDIR64B	opcodes/i386-opc.h	/^  CpuMOVDIR64B,$/;"	e	enum:__anon65
CpuMOVDIRI	opcodes/i386-opc.h	/^  CpuMOVDIRI,$/;"	e	enum:__anon65
CpuMPX	opcodes/i386-opc.h	/^  CpuMPX,$/;"	e	enum:__anon65
CpuMWAITX	opcodes/i386-opc.h	/^  CpuMWAITX,$/;"	e	enum:__anon65
CpuMax	opcodes/i386-opc.h	/^  CpuMax = CpuNo64$/;"	e	enum:__anon65
CpuMovbe	opcodes/i386-opc.h	/^  CpuMovbe,$/;"	e	enum:__anon65
CpuNo64	opcodes/i386-opc.h	/^  CpuNo64,$/;"	e	enum:__anon65
CpuNop	opcodes/i386-opc.h	/^  CpuNop,$/;"	e	enum:__anon65
CpuNumOfBits	opcodes/i386-opc.h	248;"	d
CpuNumOfUints	opcodes/i386-opc.h	246;"	d
CpuOSPKE	opcodes/i386-opc.h	/^  CpuOSPKE,$/;"	e	enum:__anon65
CpuPCLMUL	opcodes/i386-opc.h	/^  CpuPCLMUL,$/;"	e	enum:__anon65
CpuPCONFIG	opcodes/i386-opc.h	/^  CpuPCONFIG,$/;"	e	enum:__anon65
CpuPREFETCHWT1	opcodes/i386-opc.h	/^  CpuPREFETCHWT1,$/;"	e	enum:__anon65
CpuPRFCHW	opcodes/i386-opc.h	/^  CpuPRFCHW,$/;"	e	enum:__anon65
CpuPTWRITE	opcodes/i386-opc.h	/^  CpuPTWRITE,$/;"	e	enum:__anon65
CpuPadLock	opcodes/i386-opc.h	/^  CpuPadLock,$/;"	e	enum:__anon65
CpuRDPID	opcodes/i386-opc.h	/^  CpuRDPID,$/;"	e	enum:__anon65
CpuRDSEED	opcodes/i386-opc.h	/^  CpuRDSEED,$/;"	e	enum:__anon65
CpuRTM	opcodes/i386-opc.h	/^  CpuRTM,$/;"	e	enum:__anon65
CpuRdRnd	opcodes/i386-opc.h	/^  CpuRdRnd,$/;"	e	enum:__anon65
CpuRdtscp	opcodes/i386-opc.h	/^  CpuRdtscp,$/;"	e	enum:__anon65
CpuSE1	opcodes/i386-opc.h	/^  CpuSE1,$/;"	e	enum:__anon65
CpuSHA	opcodes/i386-opc.h	/^  CpuSHA,$/;"	e	enum:__anon65
CpuSHSTK	opcodes/i386-opc.h	/^  CpuSHSTK,$/;"	e	enum:__anon65
CpuSMAP	opcodes/i386-opc.h	/^  CpuSMAP,$/;"	e	enum:__anon65
CpuSMX	opcodes/i386-opc.h	/^  CpuSMX,$/;"	e	enum:__anon65
CpuSSE	opcodes/i386-opc.h	/^  CpuSSE,$/;"	e	enum:__anon65
CpuSSE2	opcodes/i386-opc.h	/^  CpuSSE2,$/;"	e	enum:__anon65
CpuSSE3	opcodes/i386-opc.h	/^  CpuSSE3,$/;"	e	enum:__anon65
CpuSSE4_1	opcodes/i386-opc.h	/^  CpuSSE4_1,$/;"	e	enum:__anon65
CpuSSE4_2	opcodes/i386-opc.h	/^  CpuSSE4_2,$/;"	e	enum:__anon65
CpuSSE4a	opcodes/i386-opc.h	/^  CpuSSE4a,$/;"	e	enum:__anon65
CpuSSSE3	opcodes/i386-opc.h	/^  CpuSSSE3,$/;"	e	enum:__anon65
CpuSVME	opcodes/i386-opc.h	/^  CpuSVME,$/;"	e	enum:__anon65
CpuSYSCALL	opcodes/i386-opc.h	/^  CpuSYSCALL,$/;"	e	enum:__anon65
CpuTBM	opcodes/i386-opc.h	/^  CpuTBM,$/;"	e	enum:__anon65
CpuUnused	opcodes/i386-opc.h	253;"	d
CpuVAES	opcodes/i386-opc.h	/^  CpuVAES,$/;"	e	enum:__anon65
CpuVMFUNC	opcodes/i386-opc.h	/^  CpuVMFUNC,$/;"	e	enum:__anon65
CpuVMX	opcodes/i386-opc.h	/^  CpuVMX,$/;"	e	enum:__anon65
CpuVPCLMULQDQ	opcodes/i386-opc.h	/^  CpuVPCLMULQDQ,$/;"	e	enum:__anon65
CpuVREX	opcodes/i386-opc.h	/^  CpuVREX,$/;"	e	enum:__anon65
CpuWAITPKG	opcodes/i386-opc.h	/^  CpuWAITPKG,$/;"	e	enum:__anon65
CpuWBNOINVD	opcodes/i386-opc.h	/^  CpuWBNOINVD,$/;"	e	enum:__anon65
CpuXOP	opcodes/i386-opc.h	/^  CpuXOP,$/;"	e	enum:__anon65
CpuXSAVEC	opcodes/i386-opc.h	/^  CpuXSAVEC,$/;"	e	enum:__anon65
CpuXSAVES	opcodes/i386-opc.h	/^  CpuXSAVES,$/;"	e	enum:__anon65
CpuXsave	opcodes/i386-opc.h	/^  CpuXsave,$/;"	e	enum:__anon65
CpuXsaveopt	opcodes/i386-opc.h	/^  CpuXsaveopt,$/;"	e	enum:__anon65
Create	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^  constructor Create;$/;"	p
Create	zlib/contrib/delphi/ZLib.pas	/^    constructor Create(CompressionLevel: TCompressionLevel; Dest: TStream);$/;"	p
Create	zlib/contrib/delphi/ZLib.pas	/^    constructor Create(Source: TStream);$/;"	p
Create	zlib/contrib/delphi/ZLib.pas	/^    constructor Create(Strm: TStream);$/;"	p
CreateProcess	gdb/windows-nat.c	120;"	d	file:
CreateProcess	gdb/windows-nat.c	128;"	d	file:
CreateProcess	gdb/windows-nat.c	142;"	d	file:
CreateProcess	ltmain.sh	/^   CreateProcess().  We must quote the arguments since Win32 CreateProcess()$/;"	f
CvHeader	include/coff/pe.h	/^  char CvHeader[4];$/;"	m	struct:_CV_INFO_PDB20
CvSignature	include/coff/pe.h	/^  char CvSignature[4];$/;"	m	struct:_CV_INFO_PDB70
D	bfd/som.c	/^  int D;$/;"	m	struct:fixup_format	file:
D	gdb/testsuite/gdb.cp/class2.cc	/^class D : public Dbase$/;"	c	file:
D	gdb/testsuite/gdb.cp/classes.cc	/^class D : public B, public C {$/;"	c	file:
D	gdb/testsuite/gdb.cp/cpsizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
D	gdb/testsuite/gdb.cp/derivation.cc	/^    D()$/;"	f	class:D
D	gdb/testsuite/gdb.cp/derivation.cc	/^class D : private A, public B, protected C {$/;"	c	file:
D	gdb/testsuite/gdb.cp/filename.cc	/^class D {$/;"	c	file:
D	gdb/testsuite/gdb.cp/impl-this.cc	/^  D () : i (4), x (40) {}$/;"	f	class:D
D	gdb/testsuite/gdb.cp/impl-this.cc	/^class D : public Bint, public C$/;"	c	file:
D	gdb/testsuite/gdb.cp/misc.cc	/^class D : public B, public C {$/;"	c	file:
D	gdb/testsuite/gdb.cp/namespace.cc	/^  namespace D$/;"	n	namespace:C	file:
D	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class D$/;"	c	file:
D	gdb/testsuite/gdb.cp/nsnested.cc	/^  namespace D$/;"	n	namespace:C	file:
D	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace D$/;"	n	file:
D	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace D{ int x; }$/;"	n	file:
D	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace D$/;"	n	file:
D	gdb/testsuite/gdb.cp/operator.cc	/^class D$/;"	c	file:
D	gdb/testsuite/gdb.cp/oranking.cc	/^class D {public: operator short(){ return 0;}};$/;"	c	file:
D	gdb/testsuite/gdb.cp/overload.cc	/^class D: C {};$/;"	c	file:
D	gdb/testsuite/gdb.cp/pr12028.cc	/^namespace D{$/;"	n	file:
D	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^enum Enum { A, B, C, D };$/;"	e	enum:Enum	file:
D	gdb/testsuite/gdb.cp/static-print-quit.cc	/^class D$/;"	c	file:
D	gdb/testsuite/gdb.cp/typedef-operator.cc	/^typedef C D;$/;"	t	file:
D	gdb/testsuite/gdb.cp/virtbase.cc	/^struct D:virtual C{};$/;"	s	file:
D	gdb/testsuite/gdb.cp/virtfunc.cc	/^class D : public AD, virtual public V$/;"	c	file:
D	gdb/testsuite/gdb.guile/scm-type.c	/^Temargs<D, 23, &C::c> temvar;$/;"	v
D	gdb/testsuite/gdb.python/py-type.c	/^Temargs<D, 23, &C::c> temvar;$/;"	v
D	include/md5.h	/^  md5_uint32 D;$/;"	m	struct:md5_ctx
D	include/sha1.h	/^  sha1_uint32 D;$/;"	m	struct:sha1_ctx
D	libiberty/safe-ctype.c	144;"	d	file:
D	opcodes/i386-opc.h	/^  D = 0,$/;"	e	enum:__anon67
D	opcodes/ppc-opc.c	1930;"	d	file:
D	opcodes/tic80-opc.c	546;"	d	file:
D	sim/aarch64/cpustate.h	/^  double       D[2];$/;"	m	union:FRegisterValue
D0	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D1	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D1	gdb/testsuite/gdb.cp/rtti1.cc	/^  D1::D1(C1 *expr_1, C1 *expr_2)$/;"	f	class:n1::D1
D1	gdb/testsuite/gdb.cp/rtti1.cc	/^  class D1 : public C1{$/;"	c	namespace:n1	file:
D10VTranslate	gdb/testsuite/gdb.base/d10vovly.c	/^D10VTranslate (unsigned long logical,$/;"	f	file:
D10VTranslate	gdb/testsuite/gdb.base/m32rovly.c	/^D10VTranslate (unsigned long logical,$/;"	f	file:
D10VTranslate	gdb/testsuite/gdb.base/ovlymgr.c	/^D10VTranslate (unsigned long logical,$/;"	f	file:
D10V_H	include/opcode/d10v.h	23;"	d
D16	opcodes/v850-opc.c	1202;"	d	file:
D16_15	opcodes/v850-opc.c	1210;"	d	file:
D16_16	opcodes/v850-opc.c	1206;"	d	file:
D16_LOOP	opcodes/v850-opc.c	1214;"	d	file:
D16_SHIFT	opcodes/m10300-opc.c	199;"	d	file:
D17_16	opcodes/v850-opc.c	1218;"	d	file:
D2	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D2	gdb/testsuite/gdb.cp/derivation2.cc	/^    D2()$/;"	f	class:D2
D2	gdb/testsuite/gdb.cp/derivation2.cc	/^class D2 : public A2 {$/;"	c	file:
D2	gdb/testsuite/gdb.cp/rtti.h	/^  class D2 : public C2{$/;"	c	namespace:n2
D2	gdb/testsuite/gdb.cp/rtti2.cc	/^  D2::D2(C2 *expr_1, C2 *expr_2)$/;"	f	class:n2::D2
D20_20	opcodes/s390-opc.c	162;"	d	file:
D22	opcodes/v850-opc.c	1224;"	d	file:
D23	opcodes/v850-opc.c	1227;"	d	file:
D23_ALIGN1	opcodes/v850-opc.c	1230;"	d	file:
D2N	libdecnumber/decNumberLocal.h	277;"	d
D2U	libdecnumber/decNumberLocal.h	259;"	d
D2U	libdecnumber/decNumberLocal.h	261;"	d
D2U	libdecnumber/decNumberLocal.h	263;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	198;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	204;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	209;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	214;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	219;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	224;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	229;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	234;"	d
D2UTABLE	libdecnumber/decNumberLocal.h	239;"	d
D3	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D30V_H	include/opcode/d30v.h	23;"	d
D32	opcodes/micromips-opc.c	263;"	d	file:
D32	opcodes/mips-opc.c	383;"	d	file:
D32_31	opcodes/v850-opc.c	1237;"	d	file:
D32_31_PCREL	opcodes/v850-opc.c	1240;"	d	file:
D33	opcodes/micromips-opc.c	264;"	d	file:
D33	opcodes/mips-opc.c	384;"	d	file:
D34	opcodes/mips-opc.c	385;"	d	file:
D4	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D4U	opcodes/v850-opc.c	1120;"	d	file:
D5	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D5_4U	opcodes/v850-opc.c	1146;"	d	file:
D6	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D64	opcodes/mips-opc.c	386;"	d	file:
D7	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	e	enum:regnames	file:
D7U	opcodes/v850-opc.c	1154;"	d	file:
D8	opcodes/ppc-opc.c	1936;"	d	file:
D8_6U	opcodes/v850-opc.c	1162;"	d	file:
D8_7U	opcodes/v850-opc.c	1158;"	d	file:
D9	opcodes/v850-opc.c	1178;"	d	file:
D9_RELAX	opcodes/v850-opc.c	1182;"	d	file:
DA	opcodes/msp430-decode.c	84;"	d	file:
DAGPROTVIOL	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^DAGPROTVIOL:$/;"	l
DAHR	opcodes/ia64-opc.h	73;"	d
DAHR_R3	opcodes/ia64-opc.h	85;"	d
DAR	sim/ppc/registers.h	329;"	d
DARWIN7	gdb/gnulib/import/localcharset.c	32;"	d	file:
DARWIN_MESSAGE	gdb/darwin-nat.h	/^  DARWIN_MESSAGE$/;"	e	enum:darwin_msg_state
DARWIN_RUNNING	gdb/darwin-nat.h	/^  DARWIN_RUNNING,$/;"	e	enum:darwin_msg_state
DARWIN_STOPPED	gdb/darwin-nat.h	/^  DARWIN_STOPPED,$/;"	e	enum:darwin_msg_state
DASM_SECTION	opcodes/msp430-dis.c	33;"	d	file:
DASM_SECTION	opcodes/msp430-dis.c	35;"	d	file:
DATA	include/opcode/h8300.h	/^  DATA   =      0x2000,$/;"	e	enum:h8_flags
DATA	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_except_user_mode.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_interr_excpt.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_interr_nested.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_interr_nmi.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_linkage.s	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_mmr_timer.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_mode_user.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_bug_ui.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_bug_ui2.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_bug_ui3.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_cc_kill.S	/^    DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_illegalcombination.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_kills2.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^DATA:$/;"	l
DATA	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^DATA:$/;"	l
DATA	zlib/nintendods/Makefile	/^DATA		:=	data$/;"	m
DATA0	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^DATA0:$/;"	l
DATA0	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^DATA0:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^DATA1:$/;"	l
DATA1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^DATA1:$/;"	l
DATA2	include/opcode/h8300.h	271;"	d
DATA2	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA2:$/;"	l
DATA2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA2:$/;"	l
DATA2CPU	sim/iq2000/sim-main.h	70;"	d
DATA3	include/opcode/h8300.h	272;"	d
DATA3	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA3:$/;"	l
DATA3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA3:$/;"	l
DATA4	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA4:$/;"	l
DATA4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA4:$/;"	l
DATA5	include/opcode/h8300.h	273;"	d
DATA5	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA5:$/;"	l
DATA5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA5:$/;"	l
DATA6	sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s	/^DATA6:$/;"	l
DATA6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^DATA6:$/;"	l
DATA7	include/opcode/h8300.h	274;"	d
DATADUMMY	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^DATADUMMY:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/c_linkage.s	/^DATA_ADDR_1:$/;"	l
DATA_ADDR_1	sim/testsuite/sim/bfin/test.h	90;"	d
DATA_ADDR_2	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_2:$/;"	l
DATA_ADDR_2	sim/testsuite/sim/bfin/test.h	91;"	d
DATA_ADDR_3	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_3:$/;"	l
DATA_ADDR_3	sim/testsuite/sim/bfin/test.h	92;"	d
DATA_ADDR_4	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_4	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_4:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_5	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_5:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_6	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_6:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_7	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^DATA_ADDR_7:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^DATA_ADDR_8:$/;"	l
DATA_ADDR_8	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^DATA_ADDR_8:$/;"	l
DATA_CROSSES_CACHE_LINE	sim/frv/cache.h	211;"	d
DATA_ITEM_WIN	gdb/tui/tui.h	/^  DATA_ITEM_WIN,$/;"	e	enum:tui_win_type
DATA_NAME	gdb/tui/tui-data.h	65;"	d
DATA_PREFIX_OPCODE	include/opcode/i386.h	61;"	d
DATA_TYPE	bfd/elf32-arm.c	/^  DATA_TYPE$/;"	e	enum:stub_insn_type	file:
DATA_WIN	gdb/tui/tui.h	/^  DATA_WIN,$/;"	e	enum:tui_win_type
DATA_WORD	bfd/elf32-arm.c	2523;"	d	file:
DATA__DATA	include/vms/lbr.h	259;"	d
DATA__LENGTH	include/vms/lbr.h	258;"	d
DB	opcodes/rl78-decode.c	122;"	d	file:
DBGEXT$K_GET_REGS	gdb/stubs/ia64vms-stub.c	90;"	d	file:
DBGEXT$K_NEXT_TASK	gdb/stubs/ia64vms-stub.c	88;"	d	file:
DBGEXT$K_STOP_ALL_OTHER_TASKS	gdb/stubs/ia64vms-stub.c	89;"	d	file:
DBG_FAIL	sim/testsuite/sim/bfin/test.h	42;"	d
DBG_PASS	sim/testsuite/sim/bfin/test.h	41;"	d
DBG_S_C_DMT_HEADER_SIZE	bfd/vms-alpha.c	124;"	d	file:
DBG_S_C_DMT_PSECT_SIZE	bfd/vms-alpha.c	128;"	d	file:
DBG_S_L_DMT_MODBEG	bfd/vms-alpha.c	121;"	d	file:
DBG_S_L_DMT_PSECT_LENGTH	bfd/vms-alpha.c	127;"	d	file:
DBG_S_L_DMT_PSECT_START	bfd/vms-alpha.c	126;"	d	file:
DBG_S_L_DST_SIZE	bfd/vms-alpha.c	122;"	d	file:
DBG_S_W_DMT_PSECT_COUNT	bfd/vms-alpha.c	123;"	d	file:
DBIC	sim/v850/sim-main.h	135;"	d
DBIT	include/opcode/h8300.h	/^  DBIT =	0x0D00,$/;"	e	enum:h8_flags
DBL_EXP_BIT	gdb/gnulib/import/float+.h	73;"	d
DBL_EXP_MASK	gdb/gnulib/import/float+.h	42;"	d
DBL_MANT_BIT	gdb/gnulib/import/float+.h	28;"	d
DBL_MANT_BIT	gdb/gnulib/import/float+.h	32;"	d
DBL_MANT_BIT	gdb/gnulib/import/float+.h	36;"	d
DBL_TOTAL_BIT	gdb/gnulib/import/float+.h	130;"	d
DBPC	sim/v850/sim-main.h	138;"	d
DBPSW	sim/v850/sim-main.h	139;"	d
DBR	sim/sh/interp.c	140;"	d	file:
DBREG_DRX	gdb/x86-bsd-nat.c	49;"	d	file:
DBREG_DRX	gdb/x86-bsd-nat.c	51;"	d	file:
DBR_R3	opcodes/ia64-opc.h	76;"	d
DBT_VECTOR_START	sim/cr16/cr16_sim.h	407;"	d
DBT_VECTOR_START	sim/d10v/d10v_sim.h	478;"	d
DBWR	sim/v850/sim-main.h	144;"	d
DBXMASK	include/coff/rs6000.h	210;"	d
DBXMASK	include/coff/rs6k64.h	195;"	d
DBX_BSS_SECTION	gdb/gdb-stabs.h	73;"	d
DBX_DATA_SECTION	gdb/gdb-stabs.h	72;"	d
DBX_STAB_SECTION	gdb/gdb-stabs.h	74;"	d
DBX_STRINGTAB	gdb/gdb-stabs.h	67;"	d
DBX_STRINGTAB_SIZE	gdb/gdb-stabs.h	68;"	d
DBX_STRINGTAB_SIZE_SIZE	gdb/dbxread.c	581;"	d	file:
DBX_SYMBOL_SIZE	gdb/gdb-stabs.h	70;"	d
DBX_SYMCOUNT	gdb/gdb-stabs.h	66;"	d
DBX_SYMFILE_INFO	gdb/gdb-stabs.h	62;"	d
DBX_SYMTAB_OFFSET	gdb/gdb-stabs.h	69;"	d
DBX_TEXT_ADDR	gdb/gdb-stabs.h	64;"	d
DBX_TEXT_SECTION	gdb/gdb-stabs.h	71;"	d
DBX_TEXT_SIZE	gdb/gdb-stabs.h	65;"	d
DC	opcodes/msp430-decode.c	81;"	d	file:
DC	opcodes/rl78-decode.c	115;"	d	file:
DC	opcodes/rx-decode.c	112;"	d	file:
DCACHE	gdb/dcache.h	/^typedef struct dcache_struct DCACHE;$/;"	t	typeref:struct:dcache_struct
DCACHE_DEFAULT_LINE_SIZE	gdb/dcache.c	82;"	d	file:
DCACHE_DEFAULT_SIZE	gdb/dcache.c	76;"	d	file:
DCACHE_H	gdb/dcache.h	22;"	d
DCBT_EO	opcodes/ppc-opc.c	3528;"	d	file:
DCC	sim/v850/sim-main.h	272;"	d
DCCR_REGNUM	gdb/cris-tdep.c	/^  DCCR_REGNUM = 29,$/;"	e	enum:cris_regnums	file:
DCC_DCE0	sim/v850/sim-main.h	352;"	d
DCC_DCE1	sim/v850/sim-main.h	353;"	d
DCGETTEXT	intl/dcgettext.c	/^DCGETTEXT (domainname, msgid, category)$/;"	f
DCGETTEXT	intl/dcgettext.c	37;"	d	file:
DCGETTEXT	intl/dcgettext.c	40;"	d	file:
DCGETTEXT	intl/dgettext.c	41;"	d	file:
DCGETTEXT	intl/dgettext.c	44;"	d	file:
DCGETTEXT	intl/gettext.c	45;"	d	file:
DCGETTEXT	intl/gettext.c	48;"	d	file:
DCIGETTEXT	intl/dcgettext.c	38;"	d	file:
DCIGETTEXT	intl/dcgettext.c	41;"	d	file:
DCIGETTEXT	intl/dcigettext.c	/^DCIGETTEXT (domainname, msgid1, msgid2, plural, n, category)$/;"	f
DCIGETTEXT	intl/dcigettext.c	380;"	d	file:
DCIGETTEXT	intl/dcigettext.c	382;"	d	file:
DCIGETTEXT	intl/dcngettext.c	38;"	d	file:
DCIGETTEXT	intl/dcngettext.c	41;"	d	file:
DCM	opcodes/ppc-opc.c	2507;"	d	file:
DCMX	opcodes/ppc-opc.c	1940;"	d	file:
DCMXS	opcodes/ppc-opc.c	1944;"	d	file:
DCNGETTEXT	intl/dcngettext.c	/^DCNGETTEXT (domainname, msgid1, msgid2, n, category)$/;"	f
DCNGETTEXT	intl/dcngettext.c	37;"	d	file:
DCNGETTEXT	intl/dcngettext.c	40;"	d	file:
DCNGETTEXT	intl/dngettext.c	41;"	d	file:
DCNGETTEXT	intl/dngettext.c	44;"	d	file:
DCNGETTEXT	intl/ngettext.c	47;"	d	file:
DCNGETTEXT	intl/ngettext.c	50;"	d	file:
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_event_quad.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_popkill.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_ADDR0	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define DCPLB_ADDR0      0xFFE00100$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_event_quad.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_popkill.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCPLB_DATA0	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define DCPLB_DATA0      0xFFE00200$/;"	d
DCR_BRANCH_INS	include/opcode/crx.h	169;"	d
DCR_CR	sim/cr16/cr16_sim.h	/^  DCR_CR  = 3,$/;"	e	enum:__anon515
DCTL	opcodes/ppc-opc.c	2394;"	d	file:
DCV0	sim/v850/sim-main.h	273;"	d
DCV1	sim/v850/sim-main.h	274;"	d
DCY	opcodes/rl78-decode.c	123;"	d	file:
DCheck	zlib/contrib/delphi/ZLib.pas	/^function DCheck(code: Integer): Integer;$/;"	f
DD	opcodes/ppc-opc.c	1860;"	d	file:
DD	opcodes/rx-decode.c	116;"	d	file:
DDD	opcodes/ppc-opc.c	2626;"	d	file:
DDataAvail	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        private void DDataAvail(byte[] data, int startIndex, int count)$/;"	m	class:DotZLibTests.DeflateInflateTests	file:
DE	opcodes/rl78-decode.c	121;"	d	file:
DEBUG	gdb/btrace.c	60;"	d	file:
DEBUG	gdb/record-btrace.c	209;"	d	file:
DEBUG	gdb/record.c	56;"	d	file:
DEBUG	opcodes/frv-opc.c	40;"	d	file:
DEBUG	sim/cr16/cr16_sim.h	39;"	d
DEBUG	sim/d10v/d10v_sim.h	19;"	d
DEBUG	sim/h8300/sim-main.h	9;"	d
DEBUGINFO	gdb/xtensa-tdep.c	63;"	d	file:
DEBUGTRACE	gdb/xtensa-tdep.c	67;"	d	file:
DEBUGVERB	gdb/xtensa-tdep.c	71;"	d	file:
DEBUGWARN	gdb/xtensa-tdep.c	59;"	d	file:
DEBUG_AGENT	gdb/common/agent.c	43;"	d	file:
DEBUG_ARC_RELOC	bfd/elf32-arc.c	1052;"	d	file:
DEBUG_ARC_RELOC	bfd/elf32-arc.c	1103;"	d	file:
DEBUG_ENTRY	gdb/stubs/ia64vms-stub.c	1001;"	d	file:
DEBUG_EVENTS	gdb/windows-nat.c	200;"	d	file:
DEBUG_EXCEPT	gdb/windows-nat.c	202;"	d	file:
DEBUG_EXCEPTION_SIMPLE	gdb/windows-nat.c	1105;"	d	file:
DEBUG_EXEC	gdb/windows-nat.c	199;"	d	file:
DEBUG_FLAG_ENTRY	gdb/stubs/ia64vms-stub.c	134;"	d	file:
DEBUG_FTRACE	gdb/btrace.c	69;"	d	file:
DEBUG_H	gdb/gdbserver/debug.h	20;"	d
DEBUG_INFO	gdb/mdebugread.c	107;"	d	file:
DEBUG_INSN_IDX	sim/common/sim-cpu.h	91;"	d
DEBUG_INSN_P	sim/common/sim-trace.h	672;"	d
DEBUG_INSTRUCTION	sim/cr16/cr16_sim.h	34;"	d
DEBUG_INSTRUCTION	sim/d10v/d10v_sim.h	14;"	d
DEBUG_LINE_NUMBER	sim/cr16/cr16_sim.h	32;"	d
DEBUG_LINE_NUMBER	sim/d10v/d10v_sim.h	12;"	d
DEBUG_LOC_BASE_ADDRESS	gdb/dwarf2loc.c	/^  DEBUG_LOC_BASE_ADDRESS = 1,$/;"	e	enum:debug_loc_kind	file:
DEBUG_LOC_BUFFER_OVERFLOW	gdb/dwarf2loc.c	/^  DEBUG_LOC_BUFFER_OVERFLOW = -1,$/;"	e	enum:debug_loc_kind	file:
DEBUG_LOC_END_OF_LIST	gdb/dwarf2loc.c	/^  DEBUG_LOC_END_OF_LIST = 0,$/;"	e	enum:debug_loc_kind	file:
DEBUG_LOC_INVALID_ENTRY	gdb/dwarf2loc.c	/^  DEBUG_LOC_INVALID_ENTRY = -2$/;"	e	enum:debug_loc_kind	file:
DEBUG_LOC_START_END	gdb/dwarf2loc.c	/^  DEBUG_LOC_START_END = 2,$/;"	e	enum:debug_loc_kind	file:
DEBUG_LOC_START_LENGTH	gdb/dwarf2loc.c	/^  DEBUG_LOC_START_LENGTH = 3,$/;"	e	enum:debug_loc_kind	file:
DEBUG_MEM	gdb/windows-nat.c	201;"	d	file:
DEBUG_MEMORY	sim/cr16/cr16_sim.h	36;"	d
DEBUG_MEMORY	sim/d10v/d10v_sim.h	16;"	d
DEBUG_MEMSIZE	sim/cr16/cr16_sim.h	33;"	d
DEBUG_MEMSIZE	sim/d10v/d10v_sim.h	13;"	d
DEBUG_NAMES	gdb/symfile.h	/^  DEBUG_NAMES,$/;"	m	class:dw_index_kind
DEBUG_NEXT_IDX	sim/common/sim-cpu.h	92;"	d
DEBUG_P	sim/common/sim-trace.h	667;"	d
DEBUG_POP	libiberty/regex.c	1575;"	d	file:
DEBUG_POP	libiberty/regex.c	1578;"	d	file:
DEBUG_POP	libiberty/regex.c	8160;"	d	file:
DEBUG_PRINT1	libiberty/regex.c	1220;"	d	file:
DEBUG_PRINT1	libiberty/regex.c	760;"	d	file:
DEBUG_PRINT2	libiberty/regex.c	1221;"	d	file:
DEBUG_PRINT2	libiberty/regex.c	761;"	d	file:
DEBUG_PRINT3	libiberty/regex.c	1222;"	d	file:
DEBUG_PRINT3	libiberty/regex.c	762;"	d	file:
DEBUG_PRINT4	libiberty/regex.c	1223;"	d	file:
DEBUG_PRINT4	libiberty/regex.c	763;"	d	file:
DEBUG_PRINT_COMPILED_PATTERN	libiberty/regex.c	1225;"	d	file:
DEBUG_PRINT_COMPILED_PATTERN	libiberty/regex.c	766;"	d	file:
DEBUG_PRINT_COMPILED_PATTERN	libiberty/regex.c	8146;"	d	file:
DEBUG_PRINT_DOUBLE_STRING	libiberty/regex.c	1226;"	d	file:
DEBUG_PRINT_DOUBLE_STRING	libiberty/regex.c	768;"	d	file:
DEBUG_PRINT_DOUBLE_STRING	libiberty/regex.c	8147;"	d	file:
DEBUG_PUSH	libiberty/regex.c	1574;"	d	file:
DEBUG_PUSH	libiberty/regex.c	1577;"	d	file:
DEBUG_PUSH	libiberty/regex.c	8159;"	d	file:
DEBUG_SEMANTICS	opcodes/rl78-dis.c	34;"	d	file:
DEBUG_STATEMENT	libiberty/regex.c	1219;"	d	file:
DEBUG_STATEMENT	libiberty/regex.c	759;"	d	file:
DEBUG_STR_SUFFIX	gdb/dwarf-index-write.c	45;"	d	file:
DEBUG_SUBDIRECTORY	gdb/symfile.c	1364;"	d	file:
DEBUG_SWAP	gdb/mdebugread.c	106;"	d	file:
DEBUG_TRACE	include/opcode/aarch64.h	1183;"	d
DEBUG_TRACE	include/opcode/aarch64.h	1195;"	d
DEBUG_TRACE	sim/cr16/cr16_sim.h	30;"	d
DEBUG_TRACE	sim/d10v/d10v_sim.h	10;"	d
DEBUG_TRACE_IF	include/opcode/aarch64.h	1189;"	d
DEBUG_TRACE_IF	include/opcode/aarch64.h	1196;"	d
DEBUG_TRAP	sim/cr16/cr16_sim.h	35;"	d
DEBUG_TRAP	sim/d10v/d10v_sim.h	15;"	d
DEBUG_VALUES	sim/cr16/cr16_sim.h	31;"	d
DEBUG_VALUES	sim/d10v/d10v_sim.h	11;"	d
DEC	include/opcode/h8300.h	/^  DEC =		PREDEC,$/;"	e	enum:h8_flags
DEC128AUTHOR	libdecnumber/dpd/decimal128.h	34;"	d
DEC128FULLNAME	libdecnumber/dpd/decimal128.h	33;"	d
DEC128NAME	libdecnumber/dpd/decimal128.h	32;"	d
DEC32AUTHOR	libdecnumber/dpd/decimal32.h	34;"	d
DEC32FULLNAME	libdecnumber/dpd/decimal32.h	33;"	d
DEC32NAME	libdecnumber/dpd/decimal32.h	32;"	d
DEC64AUTHOR	libdecnumber/dpd/decimal64.h	34;"	d
DEC64FULLNAME	libdecnumber/dpd/decimal64.h	33;"	d
DEC64NAME	libdecnumber/dpd/decimal64.h	32;"	d
DECALLOC	libdecnumber/decNumberLocal.h	66;"	d
DECAUTHOR	libdecnumber/decNumber.h	34;"	d
DECBCD2DPD	libdecnumber/decDPD.h	60;"	d
DECBIAS	libdecnumber/decDouble.c	43;"	d	file:
DECBIAS	libdecnumber/decQuad.c	43;"	d	file:
DECBIAS	libdecnumber/decSingle.c	41;"	d	file:
DECBIN2BCD8	libdecnumber/decDPD.h	1098;"	d
DECBIN2CHAR	libdecnumber/decDPD.h	772;"	d
DECBIN2DPD	libdecnumber/decDPD.h	344;"	d
DECBUFFER	libdecnumber/decNumberLocal.h	74;"	d
DECBYTES	libdecnumber/decDouble.c	40;"	d	file:
DECBYTES	libdecnumber/decQuad.c	40;"	d	file:
DECBYTES	libdecnumber/decSingle.c	38;"	d	file:
DECCAUTHOR	libdecnumber/decContext.h	52;"	d
DECCFULLNAME	libdecnumber/decContext.h	51;"	d
DECCHECK	libdecnumber/decNumberLocal.h	63;"	d
DECCNAME	libdecnumber/decContext.h	50;"	d
DECCOMBEXP	libdecnumber/decCommon.c	/^static const uInt DECCOMBEXP[64]={$/;"	v	file:
DECCOMBFROM	libdecnumber/decCommon.c	/^const uInt DECCOMBFROM[48]={$/;"	v
DECCOMBFROM	libdecnumber/decCommonSymbols.h	5;"	d
DECCOMBMSD	libdecnumber/decCommon.c	/^const uInt DECCOMBMSD[64]={$/;"	v
DECCOMBMSD	libdecnumber/decCommonSymbols.h	6;"	d
DECCOMBWEXP	libdecnumber/decCommon.c	/^static const uInt DECCOMBWEXP[64]={$/;"	v	file:
DECCOMMONSYMBOLS	libdecnumber/decCommonSymbols.h	2;"	d
DECCONTEXT	libdecnumber/decContext.h	49;"	d
DECCONTEXTSYMBOLS	libdecnumber/decContextSymbols.h	2;"	d
DECDOUBLE	libdecnumber/decDouble.h	31;"	d
DECDOUBLEAUTHOR	libdecnumber/decDouble.h	35;"	d
DECDOUBLENAME	libdecnumber/decDouble.h	33;"	d
DECDOUBLESYMBOLS	libdecnumber/decDoubleSymbols.h	2;"	d
DECDOUBLETITLE	libdecnumber/decDouble.h	34;"	d
DECDOUBLE_Bias	libdecnumber/decDouble.h	43;"	d
DECDOUBLE_Bytes	libdecnumber/decDouble.h	38;"	d
DECDOUBLE_Declets	libdecnumber/decDouble.h	46;"	d
DECDOUBLE_EconL	libdecnumber/decDouble.h	45;"	d
DECDOUBLE_Ehigh	libdecnumber/decDouble.h	48;"	d
DECDOUBLE_Emax	libdecnumber/decDouble.h	41;"	d
DECDOUBLE_EmaxD	libdecnumber/decDouble.h	42;"	d
DECDOUBLE_Emin	libdecnumber/decDouble.h	40;"	d
DECDOUBLE_Pmax	libdecnumber/decDouble.h	39;"	d
DECDOUBLE_String	libdecnumber/decDouble.h	44;"	d
DECDPD2BCD	libdecnumber/decDPD.h	259;"	d
DECDPD2BCD8	libdecnumber/decDPD.h	978;"	d
DECDPD2BIN	libdecnumber/decDPD.h	427;"	d
DECDPD2BINK	libdecnumber/decDPD.h	512;"	d
DECDPD2BINM	libdecnumber/decDPD.h	620;"	d
DECDPDSYMBOLS	libdecnumber/decDPDSymbols.h	2;"	d
DECDPUN	libdecnumber/decNumber.h	53;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	197;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	203;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	208;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	213;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	218;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	223;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	228;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	233;"	d
DECDPUNMAX	libdecnumber/decNumberLocal.h	238;"	d
DECECONL	libdecnumber/decDouble.c	42;"	d	file:
DECECONL	libdecnumber/decQuad.c	42;"	d	file:
DECECONL	libdecnumber/decSingle.c	40;"	d	file:
DECEMAX	libdecnumber/decDouble.c	38;"	d	file:
DECEMAX	libdecnumber/decQuad.c	38;"	d	file:
DECEMAX	libdecnumber/decSingle.c	36;"	d	file:
DECEMAXD	libdecnumber/decDouble.c	39;"	d	file:
DECEMAXD	libdecnumber/decQuad.c	39;"	d	file:
DECEMAXD	libdecnumber/decSingle.c	37;"	d	file:
DECEMIN	libdecnumber/decDouble.c	37;"	d	file:
DECEMIN	libdecnumber/decQuad.c	37;"	d	file:
DECEMIN	libdecnumber/decSingle.c	35;"	d	file:
DECEXTFLAG	libdecnumber/decContext.h	60;"	d
DECFENCE	libdecnumber/decNumber.c	296;"	d	file:
DECFLOAT_Inf	libdecnumber/decQuad.h	75;"	d
DECFLOAT_MinSp	libdecnumber/decQuad.h	76;"	d
DECFLOAT_NaN	libdecnumber/decQuad.h	72;"	d
DECFLOAT_Sign	libdecnumber/decQuad.h	71;"	d
DECFLOAT_qNaN	libdecnumber/decQuad.h	73;"	d
DECFLOAT_sNaN	libdecnumber/decQuad.h	74;"	d
DECFULLNAME	libdecnumber/decNumber.h	33;"	d
DECIMAL128	libdecnumber/dpd/decimal128.h	31;"	d
DECIMAL128SYMBOLS	libdecnumber/dpd/decimal128Symbols.h	2;"	d
DECIMAL128_Bias	libdecnumber/dpd/decimal128.h	41;"	d
DECIMAL128_Bytes	libdecnumber/dpd/decimal128.h	37;"	d
DECIMAL128_EconL	libdecnumber/dpd/decimal128.h	43;"	d
DECIMAL128_Ehigh	libdecnumber/dpd/decimal128.h	45;"	d
DECIMAL128_Emax	libdecnumber/dpd/decimal128.h	39;"	d
DECIMAL128_Emin	libdecnumber/dpd/decimal128.h	40;"	d
DECIMAL128_Pmax	libdecnumber/dpd/decimal128.h	38;"	d
DECIMAL128_String	libdecnumber/dpd/decimal128.h	42;"	d
DECIMAL32	libdecnumber/dpd/decimal32.h	31;"	d
DECIMAL32SYMBOLS	libdecnumber/dpd/decimal32Symbols.h	2;"	d
DECIMAL32_Bias	libdecnumber/dpd/decimal32.h	41;"	d
DECIMAL32_Bytes	libdecnumber/dpd/decimal32.h	37;"	d
DECIMAL32_EconL	libdecnumber/dpd/decimal32.h	43;"	d
DECIMAL32_Ehigh	libdecnumber/dpd/decimal32.h	45;"	d
DECIMAL32_Emax	libdecnumber/dpd/decimal32.h	39;"	d
DECIMAL32_Emin	libdecnumber/dpd/decimal32.h	40;"	d
DECIMAL32_Pmax	libdecnumber/dpd/decimal32.h	38;"	d
DECIMAL32_String	libdecnumber/dpd/decimal32.h	42;"	d
DECIMAL64	libdecnumber/dpd/decimal64.h	31;"	d
DECIMAL64SYMBOLS	libdecnumber/dpd/decimal64Symbols.h	2;"	d
DECIMAL64_Bias	libdecnumber/dpd/decimal64.h	42;"	d
DECIMAL64_Bytes	libdecnumber/dpd/decimal64.h	38;"	d
DECIMAL64_EconL	libdecnumber/dpd/decimal64.h	44;"	d
DECIMAL64_Ehigh	libdecnumber/dpd/decimal64.h	46;"	d
DECIMAL64_Emax	libdecnumber/dpd/decimal64.h	40;"	d
DECIMAL64_Emin	libdecnumber/dpd/decimal64.h	41;"	d
DECIMAL64_Pmax	libdecnumber/dpd/decimal64.h	39;"	d
DECIMAL64_String	libdecnumber/dpd/decimal64.h	43;"	d
DECIMAL_Inf	libdecnumber/dpd/decimal128.h	71;"	d
DECIMAL_Inf	libdecnumber/dpd/decimal32.h	71;"	d
DECIMAL_Inf	libdecnumber/dpd/decimal64.h	73;"	d
DECIMAL_NaN	libdecnumber/dpd/decimal128.h	69;"	d
DECIMAL_NaN	libdecnumber/dpd/decimal32.h	69;"	d
DECIMAL_NaN	libdecnumber/dpd/decimal64.h	71;"	d
DECIMAL_sNaN	libdecnumber/dpd/decimal128.h	70;"	d
DECIMAL_sNaN	libdecnumber/dpd/decimal32.h	70;"	d
DECIMAL_sNaN	libdecnumber/dpd/decimal64.h	72;"	d
DECINF	libdecnumber/decNumber.h	42;"	d
DECLARE_CORE_READ_N	sim/ppc/corefile.h	212;"	d
DECLARE_CORE_WRITE_N	sim/ppc/corefile.h	197;"	d
DECLARE_CSR	gdb/riscv-tdep.c	189;"	d	file:
DECLARE_CSR	gdb/riscv-tdep.c	191;"	d	file:
DECLARE_CSR	gdb/riscv-tdep.h	42;"	d
DECLARE_CSR	gdb/riscv-tdep.h	44;"	d
DECLARE_CSR	opcodes/riscv-dis.c	329;"	d	file:
DECLARE_CSR	opcodes/riscv-dis.c	331;"	d	file:
DECLARE_FORMAT1_OPCODE	opcodes/pru-opc.c	93;"	d	file:
DECLARE_GETIMEM	sim/common/cgen-mem.h	109;"	d
DECLARE_GETIMEM	sim/common/cgen-mem.h	91;"	d
DECLARE_GETMEM	sim/common/cgen-mem.h	122;"	d
DECLARE_GETMEM	sim/common/cgen-mem.h	138;"	d
DECLARE_GETMEM	sim/common/cgen-mem.h	37;"	d
DECLARE_GETMEM	sim/common/cgen-mem.h	46;"	d
DECLARE_GETMEM	sim/common/cgen-mem.h	59;"	d
DECLARE_GETT	sim/common/cgen-mem.h	164;"	d
DECLARE_GETT	sim/common/cgen-mem.h	192;"	d
DECLARE_INSN	gdb/riscv-tdep.c	68;"	d	file:
DECLARE_INSN	gdb/riscv-tdep.c	74;"	d	file:
DECLARE_OPTION_HANDLER	sim/common/sim-options.h	39;"	d
DECLARE_QUEUE_P	gdb/common/queue.h	271;"	d
DECLARE_REG	opcodes/pru-opc.c	31;"	d	file:
DECLARE_REGISTRY	gdb/registry.h	240;"	d
DECLARE_SETMEM	sim/common/cgen-mem.h	141;"	d
DECLARE_SETMEM	sim/common/cgen-mem.h	157;"	d
DECLARE_SETMEM	sim/common/cgen-mem.h	64;"	d
DECLARE_SETMEM	sim/common/cgen-mem.h	86;"	d
DECLARE_SETT	sim/common/cgen-mem.h	199;"	d
DECLARE_SETT	sim/common/cgen-mem.h	227;"	d
DECLARE_SIM_CORE_READ_N	sim/common/sim-core.h	304;"	d
DECLARE_SIM_CORE_READ_N	sim/common/sim-core.h	340;"	d
DECLARE_SIM_CORE_WRITE_N	sim/common/sim-core.h	265;"	d
DECLARE_SIM_CORE_WRITE_N	sim/common/sim-core.h	301;"	d
DECLARE_VM_DATA_MAP_READ_N	sim/ppc/vm.h	97;"	d
DECLARE_VM_DATA_MAP_WRITE_N	sim/ppc/vm.h	114;"	d
DECLETS	libdecnumber/decDouble.c	44;"	d	file:
DECLETS	libdecnumber/decQuad.c	44;"	d	file:
DECLETS	libdecnumber/decSingle.c	42;"	d	file:
DECLITEND	libdecnumber/decNumberLocal.h	47;"	d
DECLITEND	libdecnumber/decNumberLocal.h	49;"	d
DECLITEND	libdecnumber/decNumberLocal.h	53;"	d
DECL_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	102;"	d
DECL_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	83;"	d
DECL_ROUNDING	gdb/gnulib/import/frexp.c	43;"	d	file:
DECL_ROUNDING	gdb/gnulib/import/frexp.c	51;"	d	file:
DECMAX754	libdecnumber/dpd/decimal64.c	563;"	d	file:
DECMAXD2U	libdecnumber/decNumberLocal.h	248;"	d
DECMAXUNITS	libdecnumber/dpd/decimal64.c	564;"	d	file:
DECNAME	libdecnumber/decNumber.h	32;"	d
DECNAN	libdecnumber/decNumber.h	43;"	d
DECNEG	libdecnumber/decNumber.h	41;"	d
DECNLAUTHOR	libdecnumber/decNumberLocal.h	38;"	d
DECNOINT	libdecnumber/decNumberLocal.h	101;"	d
DECNUMBER	libdecnumber/decNumber.h	31;"	d
DECNUMBERLOC	libdecnumber/decNumberLocal.h	36;"	d
DECNUMBERSYMBOLS	libdecnumber/decNumberSymbols.h	2;"	d
DECNUMDIGITS	libdecnumber/decNumber.h	61;"	d
DECNUMDIGITS	libdecnumber/decPacked.h	39;"	d
DECNUMDIGITS	libdecnumber/dpd/decimal128.c	41;"	d	file:
DECNUMDIGITS	libdecnumber/dpd/decimal128.h	55;"	d
DECNUMDIGITS	libdecnumber/dpd/decimal32.c	41;"	d	file:
DECNUMDIGITS	libdecnumber/dpd/decimal32.h	55;"	d
DECNUMDIGITS	libdecnumber/dpd/decimal64.c	41;"	d	file:
DECNUMDIGITS	libdecnumber/dpd/decimal64.h	57;"	d
DECNUMMAXE	libdecnumber/decNumberLocal.h	182;"	d
DECNUMMAXP	libdecnumber/decNumberLocal.h	181;"	d
DECNUMMINE	libdecnumber/decNumberLocal.h	183;"	d
DECNUMUNITS	libdecnumber/decNumber.h	74;"	d
DECODE_G_BIT	sim/arm/iwmmxt.c	81;"	d	file:
DECODE_H	sim/sh64/decode.h	2;"	d
DECODE_INSN_I10	include/opcode/spu.h	98;"	d
DECODE_INSN_I16	include/opcode/spu.h	102;"	d
DECODE_INSN_I18	include/opcode/spu.h	109;"	d
DECODE_INSN_I7	include/opcode/spu.h	113;"	d
DECODE_INSN_I8	include/opcode/spu.h	117;"	d
DECODE_INSN_I9a	include/opcode/spu.h	121;"	d
DECODE_INSN_I9b	include/opcode/spu.h	122;"	d
DECODE_INSN_RA	include/opcode/spu.h	94;"	d
DECODE_INSN_RB	include/opcode/spu.h	95;"	d
DECODE_INSN_RC	include/opcode/spu.h	96;"	d
DECODE_INSN_RT	include/opcode/spu.h	93;"	d
DECODE_INSN_U10	include/opcode/spu.h	99;"	d
DECODE_INSN_U14	include/opcode/spu.h	106;"	d
DECODE_INSN_U16	include/opcode/spu.h	103;"	d
DECODE_INSN_U18	include/opcode/spu.h	110;"	d
DECODE_INSN_U7	include/opcode/spu.h	114;"	d
DECODE_INSN_U8	include/opcode/spu.h	118;"	d
DECODE_INSN_U9a	include/opcode/spu.h	123;"	d
DECODE_INSN_U9b	include/opcode/spu.h	124;"	d
DECODE_LINE_FUNFIRSTLINE	gdb/linespec.h	/^    DECODE_LINE_FUNFIRSTLINE = 1,$/;"	e	enum:decode_line_flags
DECODE_LINE_LIST_MODE	gdb/linespec.h	/^    DECODE_LINE_LIST_MODE = 2$/;"	e	enum:decode_line_flags
DECOMPRESS_SECTION_SIZED	bfd/bfd-in2.h	1502;"	d
DECPACKED	libdecnumber/decPacked.h	31;"	d
DECPACKEDSYMBOLS	libdecnumber/decPackedSymbols.h	2;"	d
DECPACKED_DefP	libdecnumber/decPacked.h	36;"	d
DECPAUTHOR	libdecnumber/decPacked.h	34;"	d
DECPFULLNAME	libdecnumber/decPacked.h	33;"	d
DECPMAX	libdecnumber/decDouble.c	36;"	d	file:
DECPMAX	libdecnumber/decQuad.c	36;"	d	file:
DECPMAX	libdecnumber/decSingle.c	34;"	d	file:
DECPMAX9	libdecnumber/decNumberLocal.h	361;"	d
DECPMINUS	libdecnumber/decPacked.h	48;"	d
DECPMINUS	libdecnumber/decQuad.h	83;"	d
DECPMINUSALT	libdecnumber/decPacked.h	46;"	d
DECPMINUSALT	libdecnumber/decQuad.h	81;"	d
DECPNAME	libdecnumber/decPacked.h	32;"	d
DECPOWERS	libdecnumber/decContext.c	/^const uInt DECPOWERS[10]={1, 10, 100, 1000, 10000, 100000, 1000000,$/;"	v
DECPOWERS	libdecnumber/decContextSymbols.h	20;"	d
DECPPLUS	libdecnumber/decPacked.h	47;"	d
DECPPLUS	libdecnumber/decQuad.h	82;"	d
DECPPLUSALT	libdecnumber/decPacked.h	45;"	d
DECPPLUSALT	libdecnumber/decQuad.h	80;"	d
DECPPLUSALT2	libdecnumber/decPacked.h	49;"	d
DECPPLUSALT2	libdecnumber/decQuad.h	84;"	d
DECPUNSIGNED	libdecnumber/decPacked.h	50;"	d
DECPUNSIGNED	libdecnumber/decQuad.h	85;"	d
DECQTINY	libdecnumber/decDouble.c	45;"	d	file:
DECQTINY	libdecnumber/decQuad.c	45;"	d	file:
DECQTINY	libdecnumber/decSingle.c	43;"	d	file:
DECQUAD	libdecnumber/decQuad.h	33;"	d
DECQUADAUTHOR	libdecnumber/decQuad.h	37;"	d
DECQUADNAME	libdecnumber/decQuad.h	35;"	d
DECQUADSYMBOLS	libdecnumber/decQuadSymbols.h	2;"	d
DECQUADTITLE	libdecnumber/decQuad.h	36;"	d
DECQUAD_Bias	libdecnumber/decQuad.h	45;"	d
DECQUAD_Bytes	libdecnumber/decQuad.h	40;"	d
DECQUAD_Declets	libdecnumber/decQuad.h	48;"	d
DECQUAD_EconL	libdecnumber/decQuad.h	47;"	d
DECQUAD_Ehigh	libdecnumber/decQuad.h	50;"	d
DECQUAD_Emax	libdecnumber/decQuad.h	43;"	d
DECQUAD_EmaxD	libdecnumber/decQuad.h	44;"	d
DECQUAD_Emin	libdecnumber/decQuad.h	42;"	d
DECQUAD_Pmax	libdecnumber/decQuad.h	41;"	d
DECQUAD_String	libdecnumber/decQuad.h	46;"	d
DECREF	include/coff/internal.h	536;"	d
DECSINGLE	libdecnumber/decSingle.h	31;"	d
DECSINGLEAUTHOR	libdecnumber/decSingle.h	35;"	d
DECSINGLENAME	libdecnumber/decSingle.h	33;"	d
DECSINGLESYMBOLS	libdecnumber/decSingleSymbols.h	2;"	d
DECSINGLETITLE	libdecnumber/decSingle.h	34;"	d
DECSINGLE_Bias	libdecnumber/decSingle.h	43;"	d
DECSINGLE_Bytes	libdecnumber/decSingle.h	38;"	d
DECSINGLE_Declets	libdecnumber/decSingle.h	46;"	d
DECSINGLE_EconL	libdecnumber/decSingle.h	45;"	d
DECSINGLE_Ehigh	libdecnumber/decSingle.h	48;"	d
DECSINGLE_Emax	libdecnumber/decSingle.h	41;"	d
DECSINGLE_EmaxD	libdecnumber/decSingle.h	42;"	d
DECSINGLE_Emin	libdecnumber/decSingle.h	40;"	d
DECSINGLE_Pmax	libdecnumber/decSingle.h	39;"	d
DECSINGLE_String	libdecnumber/decSingle.h	44;"	d
DECSNAN	libdecnumber/decNumber.h	44;"	d
DECSPECIAL	libdecnumber/decNumber.h	46;"	d
DECSTICKYTAB	libdecnumber/decContext.c	/^const uByte DECSTICKYTAB[10]={1,1,2,3,4,6,6,7,8,9}; \/* used if sticky *\/$/;"	v
DECSTICKYTAB	libdecnumber/decContextSymbols.h	21;"	d
DECSTRING	libdecnumber/decDouble.c	41;"	d	file:
DECSTRING	libdecnumber/decQuad.c	41;"	d	file:
DECSTRING	libdecnumber/decSingle.c	39;"	d	file:
DECSUBSET	libdecnumber/decContext.h	65;"	d
DECTESTMSD	libdecnumber/decBasic.c	/^const Int DECTESTMSD[64]={$/;"	v
DECTRACE	libdecnumber/decNumberLocal.h	69;"	d
DECUNCONT	libdecnumber/decNumber.c	319;"	d	file:
DECUNRESU	libdecnumber/decNumber.c	317;"	d	file:
DECUNUSED	libdecnumber/decNumber.c	318;"	d	file:
DECUSE64	libdecnumber/decNumberLocal.h	58;"	d
DECVERB	libdecnumber/decNumber.c	187;"	d	file:
DECVERSION	libdecnumber/decNumberLocal.h	37;"	d
DECWBIAS	libdecnumber/decDouble.c	50;"	d	file:
DECWBIAS	libdecnumber/decSingle.c	48;"	d	file:
DECWBYTES	libdecnumber/decDouble.c	47;"	d	file:
DECWBYTES	libdecnumber/decSingle.c	45;"	d	file:
DECWECONL	libdecnumber/decDouble.c	49;"	d	file:
DECWECONL	libdecnumber/decSingle.c	47;"	d	file:
DECWORDS	libdecnumber/decNumberLocal.h	327;"	d
DECWPMAX	libdecnumber/decDouble.c	48;"	d	file:
DECWPMAX	libdecnumber/decSingle.c	46;"	d	file:
DECWWORDS	libdecnumber/decNumberLocal.h	328;"	d
DEC_BCD2DPD	libdecnumber/decCommon.c	176;"	d	file:
DEC_BIN2BCD8	libdecnumber/decCommon.c	178;"	d	file:
DEC_BIN2CHAR	libdecnumber/dpd/decimal64.c	65;"	d	file:
DEC_BIN2DPD	libdecnumber/decCommon.c	177;"	d	file:
DEC_BIN2DPD	libdecnumber/dpd/decimal64.c	67;"	d	file:
DEC_CLASS_NEG_INF	libdecnumber/decContext.h	/^    DEC_CLASS_NEG_INF,$/;"	e	enum:decClass
DEC_CLASS_NEG_NORMAL	libdecnumber/decContext.h	/^    DEC_CLASS_NEG_NORMAL,$/;"	e	enum:decClass
DEC_CLASS_NEG_SUBNORMAL	libdecnumber/decContext.h	/^    DEC_CLASS_NEG_SUBNORMAL,$/;"	e	enum:decClass
DEC_CLASS_NEG_ZERO	libdecnumber/decContext.h	/^    DEC_CLASS_NEG_ZERO,$/;"	e	enum:decClass
DEC_CLASS_POS_INF	libdecnumber/decContext.h	/^    DEC_CLASS_POS_INF$/;"	e	enum:decClass
DEC_CLASS_POS_NORMAL	libdecnumber/decContext.h	/^    DEC_CLASS_POS_NORMAL,$/;"	e	enum:decClass
DEC_CLASS_POS_SUBNORMAL	libdecnumber/decContext.h	/^    DEC_CLASS_POS_SUBNORMAL,$/;"	e	enum:decClass
DEC_CLASS_POS_ZERO	libdecnumber/decContext.h	/^    DEC_CLASS_POS_ZERO,$/;"	e	enum:decClass
DEC_CLASS_QNAN	libdecnumber/decContext.h	/^    DEC_CLASS_QNAN,$/;"	e	enum:decClass
DEC_CLASS_SNAN	libdecnumber/decContext.h	/^    DEC_CLASS_SNAN,$/;"	e	enum:decClass
DEC_Clamped	libdecnumber/decContext.h	148;"	d
DEC_Clamped	libdecnumber/decContext.h	166;"	d
DEC_ClassString_NI	libdecnumber/decContext.h	122;"	d
DEC_ClassString_NN	libdecnumber/decContext.h	123;"	d
DEC_ClassString_NS	libdecnumber/decContext.h	124;"	d
DEC_ClassString_NZ	libdecnumber/decContext.h	125;"	d
DEC_ClassString_PI	libdecnumber/decContext.h	129;"	d
DEC_ClassString_PN	libdecnumber/decContext.h	128;"	d
DEC_ClassString_PS	libdecnumber/decContext.h	127;"	d
DEC_ClassString_PZ	libdecnumber/decContext.h	126;"	d
DEC_ClassString_QN	libdecnumber/decContext.h	121;"	d
DEC_ClassString_SN	libdecnumber/decContext.h	120;"	d
DEC_ClassString_UN	libdecnumber/decContext.h	130;"	d
DEC_Condition_CS	libdecnumber/decContext.h	213;"	d
DEC_Condition_DI	libdecnumber/decContext.h	215;"	d
DEC_Condition_DU	libdecnumber/decContext.h	216;"	d
DEC_Condition_DZ	libdecnumber/decContext.h	214;"	d
DEC_Condition_IC	libdecnumber/decContext.h	219;"	d
DEC_Condition_IE	libdecnumber/decContext.h	217;"	d
DEC_Condition_IO	libdecnumber/decContext.h	220;"	d
DEC_Condition_IS	libdecnumber/decContext.h	218;"	d
DEC_Condition_LD	libdecnumber/decContext.h	222;"	d
DEC_Condition_Length	libdecnumber/decContext.h	231;"	d
DEC_Condition_MU	libdecnumber/decContext.h	230;"	d
DEC_Condition_OV	libdecnumber/decContext.h	224;"	d
DEC_Condition_PA	libdecnumber/decContext.h	225;"	d
DEC_Condition_RO	libdecnumber/decContext.h	226;"	d
DEC_Condition_SU	libdecnumber/decContext.h	227;"	d
DEC_Condition_UN	libdecnumber/decContext.h	228;"	d
DEC_Condition_ZE	libdecnumber/decContext.h	229;"	d
DEC_Conversion_syntax	libdecnumber/decContext.h	136;"	d
DEC_Conversion_syntax	libdecnumber/decContext.h	154;"	d
DEC_DPD2BCD	libdecnumber/dpd/decimal64.c	554;"	d	file:
DEC_DPD2BCD8	libdecnumber/decCommon.c	179;"	d	file:
DEC_DPD2BIN	libdecnumber/decCommon.c	180;"	d	file:
DEC_DPD2BIN	libdecnumber/dpd/decimal64.c	552;"	d	file:
DEC_DPD2BIN	libdecnumber/dpd/decimal64.c	66;"	d	file:
DEC_DPD2BINK	libdecnumber/decCommon.c	181;"	d	file:
DEC_DPD2BINM	libdecnumber/decCommon.c	182;"	d	file:
DEC_Division_by_zero	libdecnumber/decContext.h	137;"	d
DEC_Division_by_zero	libdecnumber/decContext.h	155;"	d
DEC_Division_impossible	libdecnumber/decContext.h	138;"	d
DEC_Division_impossible	libdecnumber/decContext.h	156;"	d
DEC_Division_undefined	libdecnumber/decContext.h	139;"	d
DEC_Division_undefined	libdecnumber/decContext.h	157;"	d
DEC_Errors	libdecnumber/decContext.h	191;"	d
DEC_IEEE_754_Division_by_zero	libdecnumber/decContext.h	175;"	d
DEC_IEEE_754_Inexact	libdecnumber/decContext.h	177;"	d
DEC_IEEE_754_Inexact	libdecnumber/decContext.h	179;"	d
DEC_IEEE_754_Invalid_operation	libdecnumber/decContext.h	181;"	d
DEC_IEEE_754_Overflow	libdecnumber/decContext.h	187;"	d
DEC_IEEE_754_Underflow	libdecnumber/decContext.h	188;"	d
DEC_IEEE_854_Division_by_zero	libdecnumber/decContext.h	206;"	d
DEC_IEEE_854_Inexact	libdecnumber/decContext.h	207;"	d
DEC_IEEE_854_Invalid_operation	libdecnumber/decContext.h	208;"	d
DEC_IEEE_854_Overflow	libdecnumber/decContext.h	209;"	d
DEC_IEEE_854_Underflow	libdecnumber/decContext.h	210;"	d
DEC_INIT_BASE	libdecnumber/decContext.h	235;"	d
DEC_INIT_DECDOUBLE	libdecnumber/decContext.h	241;"	d
DEC_INIT_DECIMAL128	libdecnumber/decContext.h	238;"	d
DEC_INIT_DECIMAL32	libdecnumber/decContext.h	236;"	d
DEC_INIT_DECIMAL64	libdecnumber/decContext.h	237;"	d
DEC_INIT_DECQUAD	libdecnumber/decContext.h	242;"	d
DEC_INIT_DECSINGLE	libdecnumber/decContext.h	240;"	d
DEC_Inexact	libdecnumber/decContext.h	141;"	d
DEC_Inexact	libdecnumber/decContext.h	159;"	d
DEC_Information	libdecnumber/decContext.h	199;"	d
DEC_Information	libdecnumber/decContext.h	202;"	d
DEC_Insufficient_storage	libdecnumber/decContext.h	140;"	d
DEC_Insufficient_storage	libdecnumber/decContext.h	158;"	d
DEC_Invalid_context	libdecnumber/decContext.h	142;"	d
DEC_Invalid_context	libdecnumber/decContext.h	160;"	d
DEC_Invalid_operation	libdecnumber/decContext.h	143;"	d
DEC_Invalid_operation	libdecnumber/decContext.h	161;"	d
DEC_Lost_digits	libdecnumber/decContext.h	145;"	d
DEC_Lost_digits	libdecnumber/decContext.h	163;"	d
DEC_MAX_DIGITS	libdecnumber/decContext.h	96;"	d
DEC_MAX_EMAX	libdecnumber/decContext.h	98;"	d
DEC_MAX_EMIN	libdecnumber/decContext.h	100;"	d
DEC_MAX_MATH	libdecnumber/decContext.h	102;"	d
DEC_MIN_DIGITS	libdecnumber/decContext.h	97;"	d
DEC_MIN_EMAX	libdecnumber/decContext.h	99;"	d
DEC_MIN_EMIN	libdecnumber/decContext.h	101;"	d
DEC_NaNs	libdecnumber/decContext.h	195;"	d
DEC_Overflow	libdecnumber/decContext.h	147;"	d
DEC_Overflow	libdecnumber/decContext.h	165;"	d
DEC_PIN	sim/bfin/dv-bfin_sic.c	588;"	d	file:
DEC_ROUND_05UP	libdecnumber/decContext.h	/^    DEC_ROUND_05UP,		   \/* round for reround 	      *\/$/;"	e	enum:rounding
DEC_ROUND_CEILING	libdecnumber/decContext.h	/^    DEC_ROUND_CEILING,		   \/* round towards +infinity	      *\/$/;"	e	enum:rounding
DEC_ROUND_DEFAULT	libdecnumber/decContext.h	80;"	d
DEC_ROUND_DOWN	libdecnumber/decContext.h	/^    DEC_ROUND_DOWN,		   \/* round towards 0 (truncate)      *\/$/;"	e	enum:rounding
DEC_ROUND_FLOOR	libdecnumber/decContext.h	/^    DEC_ROUND_FLOOR,		   \/* round towards -infinity	      *\/$/;"	e	enum:rounding
DEC_ROUND_HALF_DOWN	libdecnumber/decContext.h	/^    DEC_ROUND_HALF_DOWN,	   \/* 0.5 rounds down		      *\/$/;"	e	enum:rounding
DEC_ROUND_HALF_EVEN	libdecnumber/decContext.h	/^    DEC_ROUND_HALF_EVEN,	   \/* 0.5 rounds to nearest even      *\/$/;"	e	enum:rounding
DEC_ROUND_HALF_UP	libdecnumber/decContext.h	/^    DEC_ROUND_HALF_UP,		   \/* 0.5 rounds up		      *\/$/;"	e	enum:rounding
DEC_ROUND_MAX	libdecnumber/decContext.h	/^    DEC_ROUND_MAX		   \/* enum must be less than this     *\/$/;"	e	enum:rounding
DEC_ROUND_UP	libdecnumber/decContext.h	/^    DEC_ROUND_UP,		   \/* round away from 0 	      *\/$/;"	e	enum:rounding
DEC_Rounded	libdecnumber/decContext.h	149;"	d
DEC_Rounded	libdecnumber/decContext.h	167;"	d
DEC_SIC	sim/bfin/dv-bfin_sic.c	589;"	d	file:
DEC_Subnormal	libdecnumber/decContext.h	150;"	d
DEC_Subnormal	libdecnumber/decContext.h	168;"	d
DEC_Underflow	libdecnumber/decContext.h	151;"	d
DEC_Underflow	libdecnumber/decContext.h	169;"	d
DEC_clear	libdecnumber/dpd/decimal128.c	62;"	d	file:
DEC_clear	libdecnumber/dpd/decimal32.c	62;"	d	file:
DEC_clear	libdecnumber/dpd/decimal64.c	62;"	d	file:
DEC_sNaN	libdecnumber/decNumber.c	204;"	d	file:
DED_CTRL_BLOCK	sim/mn10300/dv-mn103iop.c	/^  DED_CTRL_BLOCK,$/;"	e	enum:__anon803	file:
DEF	bfd/linker.c	/^  DEF,		\/* Mark symbol defined.  *\/$/;"	e	enum:link_action	file:
DEF	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	33;"	d	file:
DEF	opcodes/arc-opc.c	2780;"	d	file:
DEF	opcodes/arc-opc.c	2781;"	d	file:
DEF	opcodes/arc-opc.c	2786;"	d	file:
DEFAULT	sim/common/cgen-defs.h	131;"	d
DEFAULT	sim/common/cgen-defs.h	137;"	d
DEFAULT_ALIGNMENT	libiberty/obstack.c	77;"	d	file:
DEFAULT_ARCH	bfd/aout-cris.c	60;"	d	file:
DEFAULT_ARCH	bfd/aout-tic30.c	27;"	d	file:
DEFAULT_ARCH	bfd/i386aout.c	34;"	d	file:
DEFAULT_ARCH	bfd/i386bsd.c	36;"	d	file:
DEFAULT_ARCH	bfd/i386lynx.c	24;"	d	file:
DEFAULT_ARCH	bfd/ns32knetbsd.c	27;"	d	file:
DEFAULT_ARCH	bfd/pc532-mach.c	49;"	d	file:
DEFAULT_ARCH	bfd/pdp11.c	43;"	d	file:
DEFAULT_ARCH	bfd/vax1knetbsd.c	27;"	d	file:
DEFAULT_ARCH	bfd/vaxnetbsd.c	27;"	d	file:
DEFAULT_ARCHITECTURE	bfd/aix5ppc-core.c	43;"	d	file:
DEFAULT_BSS_SECTION_ALIGNMENT	include/coff/rs6000.h	230;"	d
DEFAULT_BSS_SECTION_ALIGNMENT	include/coff/rs6k64.h	219;"	d
DEFAULT_BUFFERSIZE	bfd/libbfd-in.h	44;"	d
DEFAULT_BUFFERSIZE	bfd/libbfd.h	49;"	d
DEFAULT_BUFFER_SIZE	readline/rldefs.h	143;"	d
DEFAULT_CHARSET_NAMES	gdb/charset-list.h	28;"	d
DEFAULT_CHARSET_NAMES	gdb/charset.c	87;"	d	file:
DEFAULT_CHARSET_NAMES	gdb/charset.c	88;"	d	file:
DEFAULT_CHUNK	bfd/srec.c	127;"	d	file:
DEFAULT_COFF_PE_TEXT_SECTION_OFFSET	gdb/coff-pe-read.c	622;"	d	file:
DEFAULT_DATA_SECTION_ALIGNMENT	include/coff/rs6000.h	229;"	d
DEFAULT_DATA_SECTION_ALIGNMENT	include/coff/rs6k64.h	218;"	d
DEFAULT_DEMANGLING_STYLE	gdb/demangle.c	43;"	d	file:
DEFAULT_HANDLING	gdb/gnulib/import/msvc-inval.h	55;"	d
DEFAULT_HISTORY_COUNT	gdb/tui/tui-data.h	68;"	d
DEFAULT_HISTORY_GROW_SIZE	readline/history.c	52;"	d	file:
DEFAULT_INLINE	sim/common/sim-inline.h	276;"	d
DEFAULT_INLINE	sim/ppc/std-config.h	443;"	d
DEFAULT_INPUTRC	readline/rlconf.h	39;"	d
DEFAULT_INSTANCE	gdb/testsuite/gdb.cp/pr9167.cc	/^    static DerivedType const DEFAULT_INSTANCE;$/;"	m	class:A	file:
DEFAULT_INSTANCE	gdb/testsuite/gdb.cp/pr9167.cc	/^const DerivedType A<DATA, DerivedType>::DEFAULT_INSTANCE;$/;"	m	class:A	file:
DEFAULT_MACHINE	bfd/aix5ppc-core.c	44;"	d	file:
DEFAULT_MAXCOUNT	libiberty/testsuite/demangler-fuzzer.c	32;"	d	file:
DEFAULT_MAX_KILLS	readline/kill.c	59;"	d	file:
DEFAULT_MAX_MEMORY_PACKET_SIZE_FIXED	gdb/remote.c	1583;"	d	file:
DEFAULT_MEMORY_SIZE	sim/mcore/interp.c	138;"	d	file:
DEFAULT_MID	bfd/ns32knetbsd.c	28;"	d	file:
DEFAULT_MID	bfd/pdp11.c	44;"	d	file:
DEFAULT_MID	bfd/vax1knetbsd.c	28;"	d	file:
DEFAULT_MID	bfd/vaxnetbsd.c	28;"	d	file:
DEFAULT_PROMPT	gdb/top.c	90;"	d	file:
DEFAULT_RECORD_FULL_INSN_MAX_NUM	gdb/record-full.c	64;"	d	file:
DEFAULT_ROUNDING	libiberty/obstack.c	80;"	d	file:
DEFAULT_SEARCH_LIMIT	gdb/m32r-tdep.c	456;"	d	file:
DEFAULT_SECTION_ALIGNMENT	include/coff/rs6000.h	233;"	d
DEFAULT_SECTION_ALIGNMENT	include/coff/rs6k64.h	222;"	d
DEFAULT_SIZE	bfd/hash.c	301;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-arm.c	2266;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-bfin.c	1700;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-frv.c	865;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-lm32.c	28;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-sh.c	56;"	d	file:
DEFAULT_STACK_SIZE	bfd/elf32-tic6x.c	35;"	d	file:
DEFAULT_SYMBOL_CACHE_SIZE	gdb/symtab.c	125;"	d	file:
DEFAULT_TAB_LEN	gdb/tui/tui-data.h	57;"	d
DEFAULT_TEXT_SECTION_ALIGNMENT	include/coff/rs6000.h	231;"	d
DEFAULT_TEXT_SECTION_ALIGNMENT	include/coff/rs6k64.h	220;"	d
DEFAULT_TIMEOUT	sim/common/dv-sockser.c	85;"	d	file:
DEFAULT_TRACE_BUFFER_SIZE	gdb/gdbserver/tracepoint.c	33;"	d	file:
DEFAULT_WITH_MON	sim/common/sim-config.h	266;"	d
DEFCONTEXT	libdecnumber/decCommon.c	55;"	d	file:
DEFCONTEXT	libdecnumber/decCommon.c	60;"	d	file:
DEFCONTEXT	libdecnumber/decCommon.c	65;"	d	file:
DEFERRED	sim/frv/interrupts.c	30;"	d	file:
DEFINED_IN_MACSCP4	gdb/testsuite/gdb.base/macscp4.h	44;"	d
DEFINED_ONCE	libiberty/regex.c	8207;"	d	file:
DEFINE_GDB_SCRIPT	gdb/testsuite/gdb.guile/scm-section-script.c	/^DEFINE_GDB_SCRIPT (SCRIPT_FILE)$/;"	f
DEFINE_GDB_SCRIPT	gdb/testsuite/gdb.guile/scm-section-script.c	27;"	d	file:
DEFINE_GDB_SCRIPT_FILE	gdb/testsuite/gdb.python/py-section-script.c	/^DEFINE_GDB_SCRIPT_FILE (SCRIPT_FILE)$/;"	f
DEFINE_GDB_SCRIPT_FILE	gdb/testsuite/gdb.python/py-section-script.c	27;"	d	file:
DEFINE_GDB_SCRIPT_TEXT	gdb/testsuite/gdb.guile/scm-section-script.c	49;"	d	file:
DEFINE_GDB_SCRIPT_TEXT	gdb/testsuite/gdb.python/py-section-script.c	49;"	d	file:
DEFINE_INLINE_P	sim/common/sim-arange.c	35;"	d	file:
DEFINE_LABELS	sim/cris/semcrisv10f-switch.c	256;"	d	file:
DEFINE_LABELS	sim/cris/semcrisv32f-switch.c	260;"	d	file:
DEFINE_LABELS	sim/iq2000/sem-switch.c	197;"	d	file:
DEFINE_LABELS	sim/lm32/sem-switch.c	115;"	d	file:
DEFINE_LABELS	sim/m32r/sem-switch.c	157;"	d	file:
DEFINE_LABELS	sim/m32r/sem2-switch.c	348;"	d	file:
DEFINE_LABELS	sim/m32r/semx-switch.c	341;"	d	file:
DEFINE_LABELS	sim/or1k/sem-switch.c	161;"	d	file:
DEFINE_LABELS	sim/sh64/mloop-compact.c	526;"	d	file:
DEFINE_LABELS	sim/sh64/mloop-compact.c	595;"	d	file:
DEFINE_LABELS	sim/sh64/mloop-media.c	513;"	d	file:
DEFINE_LABELS	sim/sh64/mloop-media.c	583;"	d	file:
DEFINE_LABELS	sim/sh64/sem-compact-switch.c	247;"	d	file:
DEFINE_LABELS	sim/sh64/sem-media-switch.c	261;"	d	file:
DEFINE_NON_INLINE_P	sim/common/sim-arange.c	36;"	d	file:
DEFINE_OBSERVABLE	gdb/observable.c	33;"	d	file:
DEFINE_OFFSET_ARITHM_OP	gdb/common/offset-type.h	95;"	d
DEFINE_OFFSET_REL_OP	gdb/common/offset-type.h	76;"	d
DEFINE_OFFSET_TYPE	gdb/common/offset-type.h	53;"	d
DEFINE_QUEUE_P	gdb/common/queue.h	98;"	d
DEFINE_REGISTRY	gdb/objfiles.c	/^DEFINE_REGISTRY (objfile, REGISTRY_ACCESS_FIELD)$/;"	f
DEFINE_REGISTRY	gdb/progspace.c	/^DEFINE_REGISTRY (program_space, REGISTRY_ACCESS_FIELD)$/;"	f
DEFINE_REGISTRY	gdb/registry.h	154;"	d
DEFINE_SWITCH	sim/cris/semcrisv10f-switch.c	14046;"	d	file:
DEFINE_SWITCH	sim/cris/semcrisv32f-switch.c	14118;"	d	file:
DEFINE_SWITCH	sim/iq2000/sem-switch.c	3259;"	d	file:
DEFINE_SWITCH	sim/lm32/sem-switch.c	1548;"	d	file:
DEFINE_SWITCH	sim/m32r/sem-switch.c	2609;"	d	file:
DEFINE_SWITCH	sim/m32r/sem2-switch.c	6816;"	d	file:
DEFINE_SWITCH	sim/m32r/semx-switch.c	6648;"	d	file:
DEFINE_SWITCH	sim/or1k/sem-switch.c	2747;"	d	file:
DEFINE_SWITCH	sim/sh64/mloop-compact.c	554;"	d	file:
DEFINE_SWITCH	sim/sh64/mloop-compact.c	623;"	d	file:
DEFINE_SWITCH	sim/sh64/mloop-media.c	541;"	d	file:
DEFINE_SWITCH	sim/sh64/mloop-media.c	611;"	d	file:
DEFINE_SWITCH	sim/sh64/sem-compact-switch.c	5209;"	d	file:
DEFINE_SWITCH	sim/sh64/sem-media-switch.c	5655;"	d	file:
DEFINE_TABLE	opcodes/ft32-dis.c	25;"	d	file:
DEFINE_TABLE	opcodes/h8300-dis.c	21;"	d	file:
DEFINE_TABLE	opcodes/mcore-dis.c	25;"	d	file:
DEFINE_TABLE	opcodes/microblaze-dis.c	25;"	d	file:
DEFINE_TABLE	opcodes/moxie-dis.c	25;"	d	file:
DEFINE_TABLE	opcodes/score-dis.c	27;"	d	file:
DEFINE_TABLE	opcodes/score7-dis.c	27;"	d	file:
DEFINE_TABLE	opcodes/sh-dis.c	25;"	d	file:
DEFINE_TABLE	opcodes/z8k-dis.c	24;"	d	file:
DEFINE_TABLE	sim/h8300/compile.c	56;"	d	file:
DEFINE_TABLE	sim/h8300/writecode.c	27;"	d	file:
DEFINE_TABLE	sim/sh/interp.c	104;"	d	file:
DEFLATE_H	zlib/deflate.h	14;"	d
DEFOP	gdb/ax-general.c	354;"	d	file:
DEFOP	gdb/ax-general.c	357;"	d	file:
DEFOP	gdb/ax.h	165;"	d
DEFOP	gdb/ax.h	168;"	d
DEFOP	gdb/gdbserver/ax.c	57;"	d	file:
DEFOP	gdb/gdbserver/ax.c	60;"	d	file:
DEFOP	gdb/gdbserver/ax.c	67;"	d	file:
DEFOP	gdb/gdbserver/ax.c	69;"	d	file:
DEFOP	gdb/gdbserver/ax.c	76;"	d	file:
DEFOP	gdb/gdbserver/ax.c	78;"	d	file:
DEFS_H	gdb/defs.h	22;"	d
DEFS_SH64_COMPACT_H	sim/sh64/defs-compact.h	25;"	d
DEFS_SH64_MEDIA_H	sim/sh64/defs-media.h	25;"	d
DEFW	bfd/linker.c	/^  DEFW,		\/* Mark symbol weak defined.  *\/$/;"	e	enum:link_action	file:
DEFW_ROW	bfd/linker.c	/^  DEFW_ROW,		\/* Weak defined.  *\/$/;"	e	enum:link_row	file:
DEF_BBIT_TAKEN	gdb/testsuite/gdb.arch/mips-octeon-bbit.c	6;"	d	file:
DEF_ENUM_FLAGS_TYPE	gdb/common/enum-flags.h	61;"	d
DEF_FUNC1	gdb/testsuite/gdb.arch/arm-neon.c	20;"	d	file:
DEF_FUNC2	gdb/testsuite/gdb.arch/arm-neon.c	90;"	d	file:
DEF_MACROS	gdb/testsuite/gdb.base/info-macros.c	39;"	d	file:
DEF_MEM_LEVEL	zlib/contrib/minizip/zip.c	93;"	d	file:
DEF_MEM_LEVEL	zlib/contrib/minizip/zip.c	95;"	d	file:
DEF_MEM_LEVEL	zlib/contrib/minizip/zip.h	81;"	d
DEF_MEM_LEVEL	zlib/contrib/minizip/zip.h	83;"	d
DEF_MEM_LEVEL	zlib/gzguts.h	149;"	d
DEF_MEM_LEVEL	zlib/gzguts.h	151;"	d
DEF_MEM_LEVEL	zlib/zutil.h	66;"	d
DEF_MEM_LEVEL	zlib/zutil.h	68;"	d
DEF_MI_CMD_CLI	gdb/mi/mi-cmds.c	36;"	d	file:
DEF_MI_CMD_CLI_1	gdb/mi/mi-cmds.c	34;"	d	file:
DEF_MI_CMD_MI	gdb/mi/mi-cmds.c	42;"	d	file:
DEF_MI_CMD_MI_1	gdb/mi/mi-cmds.c	40;"	d	file:
DEF_MODEC	include/opcode/ns32k.h	22;"	d
DEF_MODEC	include/opcode/ns32k.h	27;"	d
DEF_MODEL	include/opcode/ns32k.h	23;"	d
DEF_MODEL	include/opcode/ns32k.h	31;"	d
DEF_REG	opcodes/nds32-asm.c	214;"	d	file:
DEF_ROW	bfd/linker.c	/^  DEF_ROW,		\/* Defined.  *\/$/;"	e	enum:link_row	file:
DEF_SIZE	bfd/doc/chew.c	91;"	d	file:
DEF_STATICS	gdb/testsuite/gdb.cp/local-static.c	32;"	d	file:
DEF_STUB	bfd/elf32-arm.c	2813;"	d	file:
DEF_STUB	bfd/elf32-arm.c	2820;"	d	file:
DEF_STUB	bfd/elf32-arm.c	2831;"	d	file:
DEF_STUBS	bfd/elf32-arm.c	/^  DEF_STUBS$/;"	e	enum:elf32_arm_stub_type	file:
DEF_STUBS	bfd/elf32-arm.c	2788;"	d	file:
DEF_VEC_ALLOC_FUNC_I	gdb/common/vec.h	473;"	d
DEF_VEC_ALLOC_FUNC_O	gdb/common/vec.h	1040;"	d
DEF_VEC_ALLOC_FUNC_P	gdb/common/vec.h	768;"	d
DEF_VEC_FUNC_O	gdb/common/vec.h	868;"	d
DEF_VEC_FUNC_P	gdb/common/vec.h	583;"	d
DEF_VEC_I	gdb/common/vec.h	426;"	d
DEF_VEC_O	gdb/common/vec.h	456;"	d
DEF_VEC_P	gdb/common/vec.h	441;"	d
DEF_WBITS	zlib/zutil.h	61;"	d
DEG_0	libiberty/random.c	130;"	d	file:
DEG_1	libiberty/random.c	136;"	d	file:
DEG_2	libiberty/random.c	142;"	d	file:
DEG_3	libiberty/random.c	148;"	d	file:
DEG_4	libiberty/random.c	154;"	d	file:
DELAY	bfd/coff-sh.c	1565;"	d	file:
DELAYSLOT	sim/mips/interp.c	97;"	d	file:
DELAY_SLOT	opcodes/microblaze-opc.h	101;"	d
DELAY_SLOT	sim/microblaze/microblaze.h	84;"	d
DELAY_SLOT	sim/mips/sim-main.h	266;"	d
DELETE_EXIDX_ENTRY	bfd/elf32-arm.c	/^  DELETE_EXIDX_ENTRY,$/;"	e	enum:__anon1137	file:
DELETE_EXIDX_ENTRY	bfd/elf32-tic6x.c	/^  DELETE_EXIDX_ENTRY,$/;"	e	enum:__anon1001	file:
DELTA	gdb/testsuite/gdb.base/callfuncs.c	99;"	d	file:
DELTA	gdb/testsuite/gdb.base/dfp-test.c	21;"	d	file:
DELTA	gdb/testsuite/gdb.cp/namespace.cc	/^    DELTA$/;"	e	enum:AAA::SomeEnum	file:
DELTA_B	gdb/testsuite/gdb.base/dfp-test.c	22;"	d	file:
DEMAND_MAGIC	include/som/aout.h	74;"	d
DEMANGLE_COMPONENT_ARGLIST	include/demangle.h	/^  DEMANGLE_COMPONENT_ARGLIST,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_ARRAY_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_ARRAY_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_BINARY	include/demangle.h	/^  DEMANGLE_COMPONENT_BINARY,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_BINARY_ARGS	include/demangle.h	/^  DEMANGLE_COMPONENT_BINARY_ARGS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_BUILTIN_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_BUILTIN_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CAST	include/demangle.h	/^  DEMANGLE_COMPONENT_CAST,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CHARACTER	include/demangle.h	/^  DEMANGLE_COMPONENT_CHARACTER,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CLONE	include/demangle.h	/^  DEMANGLE_COMPONENT_CLONE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_COMPLEX	include/demangle.h	/^  DEMANGLE_COMPONENT_COMPLEX,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_COMPOUND_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_COMPOUND_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CONST	include/demangle.h	/^  DEMANGLE_COMPONENT_CONST,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CONSTRUCTION_VTABLE	include/demangle.h	/^  DEMANGLE_COMPONENT_CONSTRUCTION_VTABLE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CONST_THIS	include/demangle.h	/^  DEMANGLE_COMPONENT_CONST_THIS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CONVERSION	include/demangle.h	/^  DEMANGLE_COMPONENT_CONVERSION,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_COVARIANT_THUNK	include/demangle.h	/^  DEMANGLE_COMPONENT_COVARIANT_THUNK,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_CTOR	include/demangle.h	/^  DEMANGLE_COMPONENT_CTOR,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_DECLTYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_DECLTYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_DEFAULT_ARG	include/demangle.h	/^  DEMANGLE_COMPONENT_DEFAULT_ARG,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_DTOR	include/demangle.h	/^  DEMANGLE_COMPONENT_DTOR,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_EXTENDED_OPERATOR	include/demangle.h	/^  DEMANGLE_COMPONENT_EXTENDED_OPERATOR,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_FIXED_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_FIXED_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_FUNCTION_PARAM	include/demangle.h	/^  DEMANGLE_COMPONENT_FUNCTION_PARAM,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_FUNCTION_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_FUNCTION_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_GLOBAL_CONSTRUCTORS	include/demangle.h	/^  DEMANGLE_COMPONENT_GLOBAL_CONSTRUCTORS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_GLOBAL_DESTRUCTORS	include/demangle.h	/^  DEMANGLE_COMPONENT_GLOBAL_DESTRUCTORS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_GUARD	include/demangle.h	/^  DEMANGLE_COMPONENT_GUARD,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_HIDDEN_ALIAS	include/demangle.h	/^  DEMANGLE_COMPONENT_HIDDEN_ALIAS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_IMAGINARY	include/demangle.h	/^  DEMANGLE_COMPONENT_IMAGINARY,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_INITIALIZER_LIST	include/demangle.h	/^  DEMANGLE_COMPONENT_INITIALIZER_LIST,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_JAVA_CLASS	include/demangle.h	/^  DEMANGLE_COMPONENT_JAVA_CLASS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_JAVA_RESOURCE	include/demangle.h	/^  DEMANGLE_COMPONENT_JAVA_RESOURCE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_LAMBDA	include/demangle.h	/^  DEMANGLE_COMPONENT_LAMBDA,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_LITERAL	include/demangle.h	/^  DEMANGLE_COMPONENT_LITERAL,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_LITERAL_NEG	include/demangle.h	/^  DEMANGLE_COMPONENT_LITERAL_NEG,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_LOCAL_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_LOCAL_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_NOEXCEPT	include/demangle.h	/^  DEMANGLE_COMPONENT_NOEXCEPT,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_NONTRANSACTION_CLONE	include/demangle.h	/^  DEMANGLE_COMPONENT_NONTRANSACTION_CLONE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_NULLARY	include/demangle.h	/^  DEMANGLE_COMPONENT_NULLARY,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_NUMBER	include/demangle.h	/^  DEMANGLE_COMPONENT_NUMBER,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_OPERATOR	include/demangle.h	/^  DEMANGLE_COMPONENT_OPERATOR,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_PACK_EXPANSION	include/demangle.h	/^  DEMANGLE_COMPONENT_PACK_EXPANSION,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_POINTER	include/demangle.h	/^  DEMANGLE_COMPONENT_POINTER,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_PTRMEM_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_PTRMEM_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_QUAL_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_QUAL_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_REFERENCE	include/demangle.h	/^  DEMANGLE_COMPONENT_REFERENCE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_REFERENCE_THIS	include/demangle.h	/^  DEMANGLE_COMPONENT_REFERENCE_THIS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_REFTEMP	include/demangle.h	/^  DEMANGLE_COMPONENT_REFTEMP,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_RESTRICT	include/demangle.h	/^  DEMANGLE_COMPONENT_RESTRICT,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_RESTRICT_THIS	include/demangle.h	/^  DEMANGLE_COMPONENT_RESTRICT_THIS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_RVALUE_REFERENCE	include/demangle.h	/^  DEMANGLE_COMPONENT_RVALUE_REFERENCE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_RVALUE_REFERENCE_THIS	include/demangle.h	/^  DEMANGLE_COMPONENT_RVALUE_REFERENCE_THIS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_SUB_STD	include/demangle.h	/^  DEMANGLE_COMPONENT_SUB_STD,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TAGGED_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_TAGGED_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TEMPLATE	include/demangle.h	/^  DEMANGLE_COMPONENT_TEMPLATE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TEMPLATE_ARGLIST	include/demangle.h	/^  DEMANGLE_COMPONENT_TEMPLATE_ARGLIST,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TEMPLATE_PARAM	include/demangle.h	/^  DEMANGLE_COMPONENT_TEMPLATE_PARAM,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_THROW_SPEC	include/demangle.h	/^  DEMANGLE_COMPONENT_THROW_SPEC$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_THUNK	include/demangle.h	/^  DEMANGLE_COMPONENT_THUNK,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TLS_INIT	include/demangle.h	/^  DEMANGLE_COMPONENT_TLS_INIT,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TLS_WRAPPER	include/demangle.h	/^  DEMANGLE_COMPONENT_TLS_WRAPPER,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TRANSACTION_CLONE	include/demangle.h	/^  DEMANGLE_COMPONENT_TRANSACTION_CLONE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TRANSACTION_SAFE	include/demangle.h	/^  DEMANGLE_COMPONENT_TRANSACTION_SAFE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TRINARY	include/demangle.h	/^  DEMANGLE_COMPONENT_TRINARY,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TRINARY_ARG1	include/demangle.h	/^  DEMANGLE_COMPONENT_TRINARY_ARG1,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TRINARY_ARG2	include/demangle.h	/^  DEMANGLE_COMPONENT_TRINARY_ARG2,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TYPED_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_TYPED_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TYPEINFO	include/demangle.h	/^  DEMANGLE_COMPONENT_TYPEINFO,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TYPEINFO_FN	include/demangle.h	/^  DEMANGLE_COMPONENT_TYPEINFO_FN,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_TYPEINFO_NAME	include/demangle.h	/^  DEMANGLE_COMPONENT_TYPEINFO_NAME,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_UNARY	include/demangle.h	/^  DEMANGLE_COMPONENT_UNARY,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_UNNAMED_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_UNNAMED_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VECTOR_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_VECTOR_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VENDOR_TYPE	include/demangle.h	/^  DEMANGLE_COMPONENT_VENDOR_TYPE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VENDOR_TYPE_QUAL	include/demangle.h	/^  DEMANGLE_COMPONENT_VENDOR_TYPE_QUAL,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VIRTUAL_THUNK	include/demangle.h	/^  DEMANGLE_COMPONENT_VIRTUAL_THUNK,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VOLATILE	include/demangle.h	/^  DEMANGLE_COMPONENT_VOLATILE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VOLATILE_THIS	include/demangle.h	/^  DEMANGLE_COMPONENT_VOLATILE_THIS,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VTABLE	include/demangle.h	/^  DEMANGLE_COMPONENT_VTABLE,$/;"	e	enum:demangle_component_type
DEMANGLE_COMPONENT_VTT	include/demangle.h	/^  DEMANGLE_COMPONENT_VTT,$/;"	e	enum:demangle_component_type
DEMANGLE_H	include/demangle.h	30;"	d
DENSITY_BIG_BREAKPOINT	gdb/xtensa-tdep.c	1966;"	d	file:
DENSITY_LITTLE_BREAKPOINT	gdb/xtensa-tdep.c	1967;"	d	file:
DEP	include/opcode/ia64.h	275;"	d
DEPC	sim/mips/sim-main.h	348;"	d
DEPENDS	zlib/nintendods/Makefile	/^DEPENDS	:=	$(OFILES:.o=.d)$/;"	m
DEPI_R1	bfd/elf32-hppa.c	655;"	d	file:
DEPI_R1	bfd/elf32-hppa.c	877;"	d	file:
DEPSDIR	zlib/nintendods/Makefile	/^export DEPSDIR	:=	$(CURDIR)\/$(BUILD)$/;"	m
DESCOFF	bfd/elf32-ip2k.c	562;"	d	file:
DESCOFF	bfd/stabs.c	48;"	d	file:
DESCOFF	bfd/syms.c	965;"	d	file:
DEST	sim/arm/armemu.h	319;"	d
DEST	sim/msp430/msp430-sim.c	814;"	d	file:
DESTReg	sim/arm/armemu.h	315;"	d
DEST_REG	sim/arm/maverick.c	67;"	d	file:
DETACH_BREAKPOINT	gdb/breakpoint.h	/^  DETACH_BREAKPOINT,$/;"	e	enum:remove_bp_reason
DETERMINE_SECURE	intl/dcigettext.c	394;"	d	file:
DEVICE	sim/bfin/machs.c	68;"	d	file:
DEVICES_H	sim/bfin/devices.h	22;"	d
DEVICE_INLINE	sim/ppc/std-config.h	517;"	d
DF	opcodes/rx-decode.c	117;"	d	file:
DF	sim/common/cgen-fpu.h	/^typedef UDI DF;$/;"	t
DFBYTE	libdecnumber/decNumberLocal.h	330;"	d
DFBYTE	libdecnumber/decNumberLocal.h	334;"	d
DFC1	opcodes/alpha-opc.c	257;"	d	file:
DFC2	opcodes/alpha-opc.c	262;"	d	file:
DFETCH	sim/bfin/dv-bfin_dma.h	57;"	d
DFISCC01	libdecnumber/decNumberLocal.h	397;"	d
DFISCC01	libdecnumber/decNumberLocal.h	414;"	d
DFISCCZERO	libdecnumber/decNumberLocal.h	395;"	d
DFISCCZERO	libdecnumber/decNumberLocal.h	409;"	d
DFISINF	libdecnumber/decNumberLocal.h	342;"	d
DFISINT	libdecnumber/decNumberLocal.h	392;"	d
DFISINT	libdecnumber/decNumberLocal.h	406;"	d
DFISNAN	libdecnumber/decNumberLocal.h	343;"	d
DFISQNAN	libdecnumber/decNumberLocal.h	344;"	d
DFISSIGNED	libdecnumber/decNumberLocal.h	340;"	d
DFISSNAN	libdecnumber/decNumberLocal.h	345;"	d
DFISSPECIAL	libdecnumber/decNumberLocal.h	341;"	d
DFISUINT01	libdecnumber/decNumberLocal.h	394;"	d
DFISUINT01	libdecnumber/decNumberLocal.h	408;"	d
DFISZERO	libdecnumber/decNumberLocal.h	385;"	d
DFISZERO	libdecnumber/decNumberLocal.h	389;"	d
DFISZERO	libdecnumber/decNumberLocal.h	401;"	d
DFLAG	opcodes/i386-dis.c	490;"	d	file:
DFP_EXCEPTIONS_ENABLED	libdecnumber/decExcept.h	29;"	d
DFP_HANDLE_EXCEPTIONS	libdecnumber/decExcept.h	30;"	d
DFP_INIT_ROUNDMODE	libdecnumber/decRound.h	28;"	d
DFSETNMAX	libdecnumber/decNumberLocal.h	735;"	d
DFSETNMAX	libdecnumber/decNumberLocal.h	738;"	d
DFSETNMAX	libdecnumber/decNumberLocal.h	742;"	d
DFWORD	libdecnumber/decNumberLocal.h	331;"	d
DFWORD	libdecnumber/decNumberLocal.h	335;"	d
DFWWORD	libdecnumber/decNumberLocal.h	332;"	d
DFWWORD	libdecnumber/decNumberLocal.h	336;"	d
DF_1_CONFALT	include/elf/common.h	1008;"	d
DF_1_DIRECT	include/elf/common.h	1003;"	d
DF_1_DISPRELDNE	include/elf/common.h	1010;"	d
DF_1_DISPRELPND	include/elf/common.h	1011;"	d
DF_1_EDITED	include/elf/common.h	1016;"	d
DF_1_ENDFILTEE	include/elf/common.h	1009;"	d
DF_1_GLOBAL	include/elf/common.h	996;"	d
DF_1_GLOBAUDIT	include/elf/common.h	1019;"	d
DF_1_GROUP	include/elf/common.h	997;"	d
DF_1_IGNMULDEF	include/elf/common.h	1013;"	d
DF_1_INITFIRST	include/elf/common.h	1000;"	d
DF_1_INTERPOSE	include/elf/common.h	1005;"	d
DF_1_KMOD	include/elf/common.h	1023;"	d
DF_1_LOADFLTR	include/elf/common.h	999;"	d
DF_1_NOCOMMON	include/elf/common.h	1025;"	d
DF_1_NODEFLIB	include/elf/common.h	1006;"	d
DF_1_NODELETE	include/elf/common.h	998;"	d
DF_1_NODIRECT	include/elf/common.h	1012;"	d
DF_1_NODUMP	include/elf/common.h	1007;"	d
DF_1_NOHDR	include/elf/common.h	1015;"	d
DF_1_NOKSYMS	include/elf/common.h	1014;"	d
DF_1_NOOPEN	include/elf/common.h	1001;"	d
DF_1_NORELOC	include/elf/common.h	1017;"	d
DF_1_NOW	include/elf/common.h	995;"	d
DF_1_ORIGIN	include/elf/common.h	1002;"	d
DF_1_PIE	include/elf/common.h	1022;"	d
DF_1_SINGLETON	include/elf/common.h	1020;"	d
DF_1_STUB	include/elf/common.h	1021;"	d
DF_1_SYMINTPOSE	include/elf/common.h	1018;"	d
DF_1_TRANS	include/elf/common.h	1004;"	d
DF_1_WEAKFILTER	include/elf/common.h	1024;"	d
DF_BIND_NOW	include/elf/common.h	1031;"	d
DF_ORIGIN	include/elf/common.h	1028;"	d
DF_P1_GROUPPERM	include/elf/common.h	992;"	d
DF_P1_LAZYLOAD	include/elf/common.h	991;"	d
DF_STATIC_TLS	include/elf/common.h	1032;"	d
DF_SYMBOLIC	include/elf/common.h	1029;"	d
DF_TEXTREL	include/elf/common.h	1030;"	d
DFtype	sim/ppc/double.c	27;"	d	file:
DFtype	sim/ppc/dp-bit.c	/^typedef DFtype __attribute__ ((mode (DF)));$/;"	t	file:
DGETTEXT	intl/dgettext.c	/^DGETTEXT (domainname, msgid)$/;"	f
DGETTEXT	intl/dgettext.c	40;"	d	file:
DGETTEXT	intl/dgettext.c	43;"	d	file:
DGET_SET_IMM_BITS	include/opcode/metag.h	2051;"	d
DGET_SET_IMM_MASK	include/opcode/metag.h	2050;"	d
DGM	opcodes/ppc-opc.c	2508;"	d	file:
DGPROTVIOL	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^DGPROTVIOL:$/;"	l
DH	opcodes/i386-dis.c	346;"	d	file:
DI	include/cgen/basic-modes.h	/^typedef int64_t DI;$/;"	t
DI	opcodes/m10200-opc.c	104;"	d	file:
DI	opcodes/m10300-opc.c	154;"	d	file:
DI	opcodes/rx-decode.c	114;"	d	file:
DI	sim/common/cgen-types.h	/^typedef signed64 DI;$/;"	t
DI	sim/common/cgen-types.h	/^typedef struct { SI hi,lo; } DI;$/;"	t	typeref:struct:__anon650
DI	sim/m32c/cpu.h	/^typedef unsigned long long DI;$/;"	t
DI	sim/rx/cpu.h	/^typedef uint64_t DI;$/;"	t
DI2	opcodes/v850-opc.c	1088;"	d	file:
DI3	opcodes/v850-opc.c	1104;"	d	file:
DIAG	sim/testsuite/sim/mips/fpu64-ps-sb1.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/fpu64-ps.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/hilo-hazard-1.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/hilo-hazard-2.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/hilo-hazard-3.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/hilo-hazard-4.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/mdmx-ob-sb1.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/mdmx-ob.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/mips32-dsp.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/mips32-dsp2.s	/^DIAG:$/;"	l
DIAG	sim/testsuite/sim/mips/sanity.s	/^DIAG:$/;"	l
DIAGNOSTICS_H	include/diagnostics.h	17;"	d
DIAGNOSTIC_IGNORE	include/diagnostics.h	41;"	d
DIAGNOSTIC_IGNORE	include/diagnostics.h	46;"	d
DIAGNOSTIC_IGNORE_DEPRECATED_REGISTER	include/diagnostics.h	52;"	d
DIAGNOSTIC_IGNORE_DEPRECATED_REGISTER	include/diagnostics.h	74;"	d
DIAGNOSTIC_IGNORE_SELF_MOVE	include/diagnostics.h	51;"	d
DIAGNOSTIC_IGNORE_SELF_MOVE	include/diagnostics.h	70;"	d
DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION	include/diagnostics.h	65;"	d
DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION	include/diagnostics.h	86;"	d
DIAGNOSTIC_IGNORE_SWITCH_DIFFERENT_ENUM_TYPES	include/diagnostics.h	57;"	d
DIAGNOSTIC_IGNORE_SWITCH_DIFFERENT_ENUM_TYPES	include/diagnostics.h	82;"	d
DIAGNOSTIC_IGNORE_UNUSED_FUNCTION	include/diagnostics.h	54;"	d
DIAGNOSTIC_IGNORE_UNUSED_FUNCTION	include/diagnostics.h	62;"	d
DIAGNOSTIC_IGNORE_UNUSED_FUNCTION	include/diagnostics.h	78;"	d
DIAGNOSTIC_IGNORE_UNUSED_VEC_FUNCTION	gdb/common/vec.h	33;"	d
DIAGNOSTIC_IGNORE_UNUSED_VEC_FUNCTION	gdb/common/vec.h	36;"	d
DIAGNOSTIC_POP	include/diagnostics.h	35;"	d
DIAGNOSTIC_POP	include/diagnostics.h	45;"	d
DIAGNOSTIC_PUSH	include/diagnostics.h	34;"	d
DIAGNOSTIC_PUSH	include/diagnostics.h	44;"	d
DIAGNOSTIC_STRINGIFY	include/diagnostics.h	39;"	d
DIAGNOSTIC_STRINGIFY_1	include/diagnostics.h	38;"	d
DICOS_TDEP_H	gdb/dicos-tdep.h	21;"	d
DICT	zlib/examples/gzlog.c	269;"	d	file:
DICT	zlib/inflate.h	/^    DICT,       \/* waiting for inflateSetDictionary() call *\/$/;"	e	enum:__anon979
DICTID	zlib/inflate.h	/^    DICTID,     \/* i: waiting for dictionary check value *\/$/;"	e	enum:__anon979
DICTIONARY_H	gdb/dictionary.h	24;"	d
DICT_EXPANDABLE_INITIAL_CAPACITY	gdb/dictionary.c	203;"	d	file:
DICT_HASHED	gdb/dictionary.c	/^    DICT_HASHED,$/;"	e	enum:dict_type	file:
DICT_HASHED_BUCKET	gdb/dictionary.c	188;"	d	file:
DICT_HASHED_BUCKETS	gdb/dictionary.c	187;"	d	file:
DICT_HASHED_EXPANDABLE	gdb/dictionary.c	/^    DICT_HASHED_EXPANDABLE,$/;"	e	enum:dict_type	file:
DICT_HASHED_EXPANDABLE_NSYMS	gdb/dictionary.c	190;"	d	file:
DICT_HASHED_NBUCKETS	gdb/dictionary.c	186;"	d	file:
DICT_HASHTABLE_SIZE	gdb/dictionary.c	208;"	d	file:
DICT_ITERATOR_CURRENT	gdb/dictionary.c	221;"	d	file:
DICT_ITERATOR_DICT	gdb/dictionary.c	215;"	d	file:
DICT_ITERATOR_INDEX	gdb/dictionary.c	218;"	d	file:
DICT_LANGUAGE	gdb/dictionary.c	182;"	d	file:
DICT_LINEAR	gdb/dictionary.c	/^    DICT_LINEAR,$/;"	e	enum:dict_type	file:
DICT_LINEAR_EXPANDABLE	gdb/dictionary.c	/^    DICT_LINEAR_EXPANDABLE$/;"	e	enum:dict_type	file:
DICT_LINEAR_EXPANDABLE_CAPACITY	gdb/dictionary.c	198;"	d	file:
DICT_LINEAR_NSYMS	gdb/dictionary.c	194;"	d	file:
DICT_LINEAR_SYM	gdb/dictionary.c	196;"	d	file:
DICT_LINEAR_SYMS	gdb/dictionary.c	195;"	d	file:
DICT_VECTOR	gdb/dictionary.c	181;"	d	file:
DIE29	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE29:	.uleb128 0x2	# (DIE (0x29) DW_TAG_subprogram)$/;"	l
DIE39	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE39:	.uleb128 0x3	# (DIE (0x39) DW_TAG_formal_parameter)$/;"	l
DIE45	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE45:	.uleb128 0x4	# (DIE (0x45) DW_TAG_base_type)$/;"	l
DIE4c	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE4c:	.uleb128 0x5	# (DIE (0x4c) DW_TAG_const_type)$/;"	l
DIE51	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE51:	.uleb128 0x6	# (DIE (0x51) DW_TAG_reference_type)$/;"	l
DIE57	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE57:	.uleb128 0x7	# (DIE (0x57) DW_TAG_subprogram)$/;"	l
DIE72	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE72:	.uleb128 0x8	# (DIE (0x72) DW_TAG_formal_parameter)$/;"	l
DIE7a	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE7a:	.uleb128 0x9	# (DIE (0x7a) DW_TAG_subprogram)$/;"	l
DIE9b	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIE9b:	.uleb128 0xa	# (DIE (0x9b) DW_TAG_lexical_block)$/;"	l
DIEac	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEac:	.uleb128 0xb	# (DIE (0xac) DW_TAG_variable)$/;"	l
DIEba	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEba:	.uleb128 0xc	# (DIE (0xba) DW_TAG_GNU_call_site)$/;"	l
DIEc7	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEc7:	.uleb128 0xd	# (DIE (0xc7) DW_TAG_GNU_call_site_parameter)$/;"	l
DIEd2	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEd2:	.uleb128 0xe	# (DIE (0xd2) DW_TAG_variable)$/;"	l
DIEe6	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEe6:	.uleb128 0xf	# (DIE (0xe6) DW_TAG_volatile_type)$/;"	l
DIEeb	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEeb:	.uleb128 0xe	# (DIE (0xeb) DW_TAG_variable)$/;"	l
DIEfe	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^DIEfe:	.uleb128 0x10	# (DIE (0xfe) DW_TAG_pointer_type)$/;"	l
DIGIT_MAX	libiberty/sort.c	55;"	d	file:
DIMNUM	include/coff/internal.h	463;"	d
DIP_OPCODE	include/opcode/cris.h	133;"	d
DIP_Z_BITS	include/opcode/cris.h	134;"	d
DIR	gdb/gnulib/import/dirent.in.h	/^typedef struct gl_directory DIR;$/;"	t	typeref:struct:gl_directory
DIR	sim/v850/sim-main.h	141;"	d
DIRECTORY_SEPARATOR	gdb/gnulib/import/dirname.h	27;"	d
DIRECTORY_SEPARATOR	gdb/gnulib/import/localcharset.c	96;"	d	file:
DIRECTORY_SEPARATOR	intl/localcharset.c	82;"	d	file:
DIRNAME_H_	gdb/gnulib/import/dirname.h	20;"	d
DIRNAME_SEPARATOR	gdb/common/host-defs.h	46;"	d
DIRNAME_SEPARATOR	gdb/common/host-defs.h	50;"	d
DIRNAME_SEPARATOR	gdb/common/host-defs.h	54;"	d
DIRSEP_CHAR	gdb/gnulib/import/glob.c	1396;"	d	file:
DIRTYPE	zlib/contrib/untgz/untgz.c	48;"	d	file:
DIR_ALLOC_CHUNK	bfd/dwarf2.c	1321;"	d	file:
DIR_NOTTO_W	opcodes/ip2k-desc.h	/^  DIR_TO_W, DIR_NOTTO_W$/;"	e	enum:insn_dir
DIR_POSTDEC	opcodes/epiphany-desc.h	/^  DIR_POSTINC, DIR_POSTDEC$/;"	e	enum:post_index
DIR_POSTINC	opcodes/epiphany-desc.h	/^  DIR_POSTINC, DIR_POSTDEC$/;"	e	enum:post_index
DIR_SEPARATOR	libiberty/basename.c	23;"	d	file:
DIR_SEPARATOR	libiberty/make-relative-prefix.c	76;"	d	file:
DIR_SEPARATOR	libiberty/make-temp-file.c	54;"	d	file:
DIR_SEPARATOR_2	libiberty/basename.c	30;"	d	file:
DIR_SEPARATOR_2	libiberty/make-relative-prefix.c	85;"	d	file:
DIR_TO_W	opcodes/ip2k-desc.h	/^  DIR_TO_W, DIR_NOTTO_W$/;"	e	enum:insn_dir
DIR_UP	libiberty/make-relative-prefix.c	99;"	d	file:
DIS386	opcodes/i386-dis.c	704;"	d	file:
DIS386_PREFIX	opcodes/i386-dis.c	705;"	d	file:
DISABLE_COPY_AND_ASSIGN	include/ansidecl.h	389;"	d
DISABLE_COPY_AND_ASSIGN	include/ansidecl.h	393;"	d
DISABLE_INTERRUPTS	gdb/stubs/m68k-stub.c	271;"	d	file:
DISASM_H	gdb/disasm.h	20;"	d
DISASM_ONLY	opcodes/tilegx-opc.c	34;"	d	file:
DISASM_ONLY	opcodes/tilepro-opc.c	34;"	d	file:
DISASSEMBLER_TABLE	sim/sh/interp.c	105;"	d	file:
DISASSEMBLE_DATA	include/dis-asm.h	114;"	d
DISASSEMBLE_H	opcodes/disassemble.h	21;"	d
DISASSEMBLY_FILENAME	gdb/disasm.h	/^    DISASSEMBLY_FILENAME = (0x1 << 3),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_OMIT_FNAME	gdb/disasm.h	/^    DISASSEMBLY_OMIT_FNAME = (0x1 << 2),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_OMIT_PC	gdb/disasm.h	/^    DISASSEMBLY_OMIT_PC = (0x1 << 4),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_RAW_INSN	gdb/disasm.h	/^    DISASSEMBLY_RAW_INSN = (0x1 << 1),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_SOURCE	gdb/disasm.h	/^    DISASSEMBLY_SOURCE = (0x1 << 5),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_SOURCE_DEPRECATED	gdb/disasm.h	/^    DISASSEMBLY_SOURCE_DEPRECATED = (0x1 << 0),$/;"	e	enum:gdb_disassembly_flag
DISASSEMBLY_SPECULATIVE	gdb/disasm.h	/^    DISASSEMBLY_SPECULATIVE = (0x1 << 6),$/;"	e	enum:gdb_disassembly_flag
DISASSEM_COMMAND	gdb/tui/tui-data.h	/^  DISASSEM_COMMAND,$/;"	e	enum:tui_layout_type
DISASSEM_DATA_COMMAND	gdb/tui/tui-data.h	/^  DISASSEM_DATA_COMMAND,$/;"	e	enum:tui_layout_type
DISASSEM_NAME	gdb/tui/tui-data.h	66;"	d
DISASSEM_WIN	gdb/tui/tui.h	/^  DISASSEM_WIN,$/;"	e	enum:tui_win_type
DISP	include/opcode/h8300.h	/^  DISP =	0x0500,$/;"	e	enum:h8_flags
DISP0_12	opcodes/sh-opc.h	/^    DISP0_12,$/;"	e	enum:__anon61
DISP0_12BY2	opcodes/sh-opc.h	/^    DISP0_12BY2,$/;"	e	enum:__anon61
DISP0_12BY4	opcodes/sh-opc.h	/^    DISP0_12BY4,$/;"	e	enum:__anon61
DISP0_12BY8	opcodes/sh-opc.h	/^    DISP0_12BY8,$/;"	e	enum:__anon61
DISP16DST	include/opcode/h8300.h	/^  DISP16DST =	DISP | L_16 | DST,$/;"	e	enum:h8_flags
DISP16LIST	include/opcode/h8300.h	282;"	d
DISP16SRC	include/opcode/h8300.h	/^  DISP16SRC =	DISP | L_16 | SRC,$/;"	e	enum:h8_flags
DISP1_12	opcodes/sh-opc.h	/^    DISP1_12,$/;"	e	enum:__anon61
DISP1_12BY2	opcodes/sh-opc.h	/^    DISP1_12BY2,$/;"	e	enum:__anon61
DISP1_12BY4	opcodes/sh-opc.h	/^    DISP1_12BY4,$/;"	e	enum:__anon61
DISP1_12BY8	opcodes/sh-opc.h	/^    DISP1_12BY8$/;"	e	enum:__anon61
DISP24LIST	include/opcode/h8300.h	283;"	d
DISP2DST	include/opcode/h8300.h	/^  DISP2DST =	DISP | L_2  | DST,$/;"	e	enum:h8_flags
DISP2SRC	include/opcode/h8300.h	/^  DISP2SRC =	DISP | L_2  | SRC,$/;"	e	enum:h8_flags
DISP30	include/opcode/sparc.h	306;"	d
DISP32DST	include/opcode/h8300.h	/^  DISP32DST =	DISP | L_32 | DST,$/;"	e	enum:h8_flags
DISP32LIST	include/opcode/h8300.h	284;"	d
DISP32SRC	include/opcode/h8300.h	/^  DISP32SRC =	DISP | L_32 | SRC,$/;"	e	enum:h8_flags
DISPLACED_MODIFIED_INSNS	gdb/aarch64-tdep.h	56;"	d
DISPLACED_MODIFIED_INSNS	gdb/arm-tdep.h	155;"	d
DISPLACED_STEPPING_ARCH_VERSION	gdb/arm-tdep.c	277;"	d	file:
DISPLACED_TEMPS	gdb/arm-tdep.h	151;"	d
DISPLAY_TABS	readline/rlconf.h	45;"	d
DISPREG	include/opcode/h8300.h	/^  DISPREG =	0x100000,$/;"	e	enum:h8_flags
DISPU4MAP	include/opcode/crx.h	188;"	d
DISPUB4	include/opcode/crx.h	185;"	d
DISPUD4	include/opcode/crx.h	187;"	d
DISPUW4	include/opcode/crx.h	186;"	d
DISP_POST_MODIFY	opcodes/epiphany-desc.h	/^} DISP_POST_MODIFY;$/;"	t	typeref:enum:disp_post_modify
DISP_REQUIRED	include/opcode/tic30.h	144;"	d
DIST	zlib/inflate.h	/^            DIST,       \/* i: waiting for distance code *\/$/;"	e	enum:__anon979
DISTEXT	zlib/inflate.h	/^            DISTEXT,    \/* i: waiting for distance extra bits *\/$/;"	e	enum:__anon979
DISTS	zlib/contrib/infback9/inftree9.h	/^    DISTS$/;"	e	enum:__anon988
DISTS	zlib/inftrees.h	/^    DISTS$/;"	e	enum:__anon984
DIST_CODE_LEN	zlib/trees.c	81;"	d	file:
DIS_ALGN_EXPT	sim/bfin/bfin-sim.h	142;"	d
DIS_ASM_H	include/dis-asm.h	28;"	d
DITRACE	sim/ppc/debug.h	125;"	d
DIV	include/opcode/arc.h	/^  DIV      = (1U << 5),$/;"	e	enum:__anon1256
DIVACCLEN	libdecnumber/decBasic.c	176;"	d	file:
DIVBASE	libdecnumber/decBasic.c	174;"	d	file:
DIVCOUNT	libdecnumber/decBasic.c	173;"	d	file:
DIVDI	include/cgen/basic-ops.h	179;"	d
DIVDI	sim/common/cgen-ops.h	185;"	d
DIVF	include/opcode/dlx.h	63;"	d
DIVHI	include/cgen/basic-ops.h	89;"	d
DIVHI	libdecnumber/decBasic.c	382;"	d	file:
DIVHI	sim/common/cgen-ops.h	95;"	d
DIVIDE	libdecnumber/decBasic.c	54;"	d	file:
DIVIDE	libdecnumber/decNumber.c	191;"	d	file:
DIVIDEINT	libdecnumber/decBasic.c	56;"	d	file:
DIVIDEINT	libdecnumber/decNumber.c	193;"	d	file:
DIVLO	libdecnumber/decBasic.c	381;"	d	file:
DIVMAGIC	libdecnumber/decBasic.c	440;"	d	file:
DIVOPLEN	libdecnumber/decBasic.c	175;"	d	file:
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R0 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R1 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R2 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R3 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R4 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R5 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R6 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R0 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R1 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R4 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R5 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R6 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^DIVQ ( R7 , R7 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVQ ( R5 , R2 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVQ ( R5 , R3 );$/;"	l
DIVQ	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVQ ( R6 , R6 );$/;"	l
DIVQI	include/cgen/basic-ops.h	59;"	d
DIVQI	sim/common/cgen-ops.h	65;"	d
DIVREM	include/opcode/arc.h	/^  DIVREM,$/;"	e	enum:__anon1255
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R0 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R1 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R2 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R3 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R4 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R5 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R6 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R0 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R2 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R3 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R4 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R5 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R6 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^DIVS ( R7 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVS ( R1 , R1 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVS ( R4 , R7 );$/;"	l
DIVS	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^DIVS ( R7 , R0 );$/;"	l
DIVSHIFTA	libdecnumber/decBasic.c	441;"	d	file:
DIVSHIFTB	libdecnumber/decBasic.c	442;"	d	file:
DIVSI	include/cgen/basic-ops.h	119;"	d
DIVSI	sim/common/cgen-ops.h	125;"	d
DIVScc	sim/erc32/exec.c	138;"	d	file:
DIVUF	include/opcode/dlx.h	64;"	d
DIV_LIKE	opcodes/arc-nps400-tbl.h	205;"	d
DI_EN	sim/bfin/dv-bfin_dma.h	34;"	d
DI_FN_SUPPORT	sim/common/cgen-types.h	35;"	d
DI_FN_SUPPORT	sim/common/cgen-types.h	38;"	d
DI_SEL	sim/bfin/dv-bfin_dma.h	33;"	d
DIs	opcodes/rx-decode.c	115;"	d	file:
DItype	sim/ppc/double.c	31;"	d	file:
DItype	sim/ppc/dp-bit.c	/^typedef int DItype __attribute__ ((mode (DI)));$/;"	t	file:
DL	opcodes/i386-dis.c	342;"	d	file:
DLAB	sim/bfin/dv-bfin_uart.h	34;"	d
DLANG_DEMANGLING	include/demangle.h	123;"	d
DLANG_DEMANGLING_STYLE_STRING	include/demangle.h	108;"	d
DLL_EXPORTED	intl/intl-compat.c	53;"	d	file:
DLL_EXPORTED	intl/intl-compat.c	55;"	d	file:
DLL_H	gdb/gdbserver/dll.h	19;"	d
DLT_ENTRY_SIZE	bfd/elf64-hppa.c	34;"	d	file:
DL_MAGIC	include/som/aout.h	75;"	d
DM	opcodes/msp430-decode.c	83;"	d	file:
DM	opcodes/ppc-opc.c	2591;"	d	file:
DM	opcodes/rl78-decode.c	119;"	d	file:
DM0	opcodes/m10200-opc.c	38;"	d	file:
DM0	opcodes/m10300-opc.c	44;"	d	file:
DM1	opcodes/m10200-opc.c	42;"	d	file:
DM1	opcodes/m10300-opc.c	48;"	d	file:
DM2	opcodes/m10300-opc.c	52;"	d	file:
DM2	opcodes/rl78-decode.c	120;"	d	file:
DMA	gdb/m32c-tdep.c	794;"	d	file:
DMA	include/opcode/arc.h	/^  DMA,$/;"	e	enum:__anon1255
DMA2D	sim/bfin/dv-bfin_dma.h	31;"	d
DMAC0_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
DMAC1_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
DMAC2_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
DMAC3_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
DMAEN	sim/bfin/dv-bfin_dma.h	25;"	d
DMAFLOW	sim/bfin/dv-bfin_dma.h	47;"	d
DMAFLOW_ARRAY	sim/bfin/dv-bfin_dma.h	50;"	d
DMAFLOW_AUTO	sim/bfin/dv-bfin_dma.h	49;"	d
DMAFLOW_LARGE	sim/bfin/dv-bfin_dma.h	52;"	d
DMAFLOW_SMALL	sim/bfin/dv-bfin_dma.h	51;"	d
DMAFLOW_STOP	sim/bfin/dv-bfin_dma.h	48;"	d
DMAP	gdb/testsuite/gdb.base/d10vovly.c	89;"	d	file:
DMAP	gdb/testsuite/gdb.base/m32rovly.c	89;"	d	file:
DMAP	gdb/testsuite/gdb.base/ovlymgr.c	111;"	d	file:
DMAP0_OFFSET	sim/d10v/interp.c	/^    DMAP0_OFFSET = 0xff08,$/;"	e	enum:__anon501	file:
DMAP2_OFFSET	sim/d10v/interp.c	/^    DMAP2_OFFSET = 0xff0c$/;"	e	enum:__anon501	file:
DMAP2_SHADDOW	sim/d10v/interp.c	/^    DMAP2_SHADDOW = 0xff04,$/;"	e	enum:__anon501	file:
DMAP_BLOCK_SIZE	sim/d10v/d10v_sim.h	/^  DMAP_BLOCK_SIZE = 0x4000,$/;"	e	enum:__anon496
DMA_BUS_ERROR_VEC	gdb/stubs/sh-stub.c	240;"	d	file:
DMA_DONE	sim/bfin/dv-bfin_dma.h	55;"	d
DMA_ERR	sim/bfin/dv-bfin_dma.h	56;"	d
DMA_RUN	sim/bfin/dv-bfin_dma.h	58;"	d
DMC_AB_CACHE	sim/bfin/dv-bfin_mmu.h	37;"	d
DMC_AB_CACHE	sim/testsuite/sim/bfin/test.h	106;"	d
DMC_AB_SRAM	sim/bfin/dv-bfin_mmu.h	36;"	d
DMC_AB_SRAM	sim/testsuite/sim/bfin/test.h	105;"	d
DMC_ACACHE_BSRAM	sim/bfin/dv-bfin_mmu.h	38;"	d
DMC_ACACHE_BSRAM	sim/testsuite/sim/bfin/test.h	107;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_event_quad.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_popkill.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_CONTROL	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define DMEM_CONTROL     0xFFE00004$/;"	d
DMEM_SEGMENTS	sim/d10v/d10v_sim.h	/^  DMEM_SEGMENTS = 8, \/* 1MB *\/$/;"	e	enum:__anon497
DMEX	opcodes/ppc-opc.c	2596;"	d	file:
DMGL_ANSI	include/demangle.h	42;"	d
DMGL_ARM	include/demangle.h	58;"	d
DMGL_AUTO	include/demangle.h	55;"	d
DMGL_DLANG	include/demangle.h	65;"	d
DMGL_EDG	include/demangle.h	62;"	d
DMGL_GNAT	include/demangle.h	64;"	d
DMGL_GNU	include/demangle.h	56;"	d
DMGL_GNU_V3	include/demangle.h	63;"	d
DMGL_HP	include/demangle.h	59;"	d
DMGL_JAVA	include/demangle.h	43;"	d
DMGL_LUCID	include/demangle.h	57;"	d
DMGL_NO_OPTS	include/demangle.h	40;"	d
DMGL_PARAMS	include/demangle.h	41;"	d
DMGL_RET_DROP	include/demangle.h	50;"	d
DMGL_RET_POSTFIX	include/demangle.h	46;"	d
DMGL_RUST	include/demangle.h	66;"	d
DMGL_STYLE_MASK	include/demangle.h	69;"	d
DMGL_TYPES	include/demangle.h	45;"	d
DMGL_VERBOSE	include/demangle.h	44;"	d
DN0	opcodes/m10200-opc.c	30;"	d	file:
DN0	opcodes/m10300-opc.c	32;"	d	file:
DN01	opcodes/m10200-opc.c	136;"	d	file:
DN01	opcodes/m10300-opc.c	190;"	d	file:
DN1	opcodes/m10200-opc.c	34;"	d	file:
DN1	opcodes/m10300-opc.c	36;"	d	file:
DN2	opcodes/m10300-opc.c	40;"	d	file:
DNAK	sim/bfin/dv-bfin_twi.h	28;"	d
DNGETTEXT	intl/dngettext.c	/^DNGETTEXT (domainname, msgid1, msgid2, n)$/;"	f
DNGETTEXT	intl/dngettext.c	40;"	d	file:
DNGETTEXT	intl/dngettext.c	43;"	d	file:
DNR	include/coff/sym.h	/^	} DNR, *pDNR;$/;"	t	typeref:struct:__anon1570
DNTTNIL	include/hp-symtab.h	182;"	d
DNTT_TYPE_ALIAS	include/hp-symtab.h	/^  DNTT_TYPE_ALIAS,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_ARRAY	include/hp-symtab.h	/^  DNTT_TYPE_ARRAY,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_BEGIN	include/hp-symtab.h	/^  DNTT_TYPE_BEGIN,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_BEGIN_EXT	include/hp-symtab.h	/^  DNTT_TYPE_BEGIN_EXT,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_BLOCKDATA	include/hp-symtab.h	/^  DNTT_TYPE_BLOCKDATA,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_CLASS	include/hp-symtab.h	/^  DNTT_TYPE_CLASS,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_CLASS_SCOPE	include/hp-symtab.h	/^  DNTT_TYPE_CLASS_SCOPE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_COBSTRUCT	include/hp-symtab.h	/^  DNTT_TYPE_COBSTRUCT,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_COMMON	include/hp-symtab.h	/^  DNTT_TYPE_COMMON,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_CONST	include/hp-symtab.h	/^  DNTT_TYPE_CONST,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_DESC_SUBRANGE	include/hp-symtab.h	/^  DNTT_TYPE_DESC_SUBRANGE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_DOC_FUNCTION	include/hp-symtab.h	/^  DNTT_TYPE_DOC_FUNCTION,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_DOC_MEMFUNC	include/hp-symtab.h	/^  DNTT_TYPE_DOC_MEMFUNC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_DVAR	include/hp-symtab.h	/^  DNTT_TYPE_DVAR,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_DYN_ARRAY_DESC	include/hp-symtab.h	/^  DNTT_TYPE_DYN_ARRAY_DESC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_END	include/hp-symtab.h	/^  DNTT_TYPE_END,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_ENTRY	include/hp-symtab.h	/^  DNTT_TYPE_ENTRY,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_ENUM	include/hp-symtab.h	/^  DNTT_TYPE_ENUM,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FIELD	include/hp-symtab.h	/^  DNTT_TYPE_FIELD,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FILE	include/hp-symtab.h	/^  DNTT_TYPE_FILE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FPARAM	include/hp-symtab.h	/^  DNTT_TYPE_FPARAM,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FRIEND_CLASS	include/hp-symtab.h	/^  DNTT_TYPE_FRIEND_CLASS,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FRIEND_FUNC	include/hp-symtab.h	/^  DNTT_TYPE_FRIEND_FUNC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FUNCTION	include/hp-symtab.h	/^  DNTT_TYPE_FUNCTION,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FUNCTYPE	include/hp-symtab.h	/^  DNTT_TYPE_FUNCTYPE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_FUNC_TEMPLATE	include/hp-symtab.h	/^  DNTT_TYPE_FUNC_TEMPLATE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_GENFIELD	include/hp-symtab.h	/^  DNTT_TYPE_GENFIELD,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_HOLE1	include/hp-symtab.h	/^  DNTT_TYPE_HOLE1,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_IMPORT	include/hp-symtab.h	/^  DNTT_TYPE_IMPORT,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_INHERITANCE	include/hp-symtab.h	/^  DNTT_TYPE_INHERITANCE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_INLN	include/hp-symtab.h	/^  DNTT_TYPE_INLN,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_INLN_LIST	include/hp-symtab.h	/^  DNTT_TYPE_INLN_LIST,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_LABEL	include/hp-symtab.h	/^  DNTT_TYPE_LABEL,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_LINK	include/hp-symtab.h	/^  DNTT_TYPE_LINK,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MACRO	include/hp-symtab.h	/^  DNTT_TYPE_MACRO,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MAX	include/hp-symtab.h	/^  DNTT_TYPE_MAX$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MEMACCESS	include/hp-symtab.h	/^  DNTT_TYPE_MEMACCESS,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MEMENUM	include/hp-symtab.h	/^  DNTT_TYPE_MEMENUM,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MEMFUNC	include/hp-symtab.h	/^  DNTT_TYPE_MEMFUNC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MODIFIER	include/hp-symtab.h	/^  DNTT_TYPE_MODIFIER,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_MODULE	include/hp-symtab.h	/^  DNTT_TYPE_MODULE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_NIL	include/hp-symtab.h	/^  DNTT_TYPE_NIL = -1,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_OBJECT_ID	include/hp-symtab.h	/^  DNTT_TYPE_OBJECT_ID,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_POINTER	include/hp-symtab.h	/^  DNTT_TYPE_POINTER,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_PTRMEM	include/hp-symtab.h	/^  DNTT_TYPE_PTRMEM,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_PTRMEMFUNC	include/hp-symtab.h	/^  DNTT_TYPE_PTRMEMFUNC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_REFERENCE	include/hp-symtab.h	/^  DNTT_TYPE_REFERENCE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_SA	include/hp-symtab.h	/^  DNTT_TYPE_SA,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_SET	include/hp-symtab.h	/^  DNTT_TYPE_SET,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_SRCFILE	include/hp-symtab.h	/^  DNTT_TYPE_SRCFILE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_STRUCT	include/hp-symtab.h	/^  DNTT_TYPE_STRUCT,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_SUBRANGE	include/hp-symtab.h	/^  DNTT_TYPE_SUBRANGE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_SVAR	include/hp-symtab.h	/^  DNTT_TYPE_SVAR,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_TAGDEF	include/hp-symtab.h	/^  DNTT_TYPE_TAGDEF,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_TEMPLATE	include/hp-symtab.h	/^  DNTT_TYPE_TEMPLATE,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_TEMPLATE_ARG	include/hp-symtab.h	/^  DNTT_TYPE_TEMPLATE_ARG,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_TYPEDEF	include/hp-symtab.h	/^  DNTT_TYPE_TYPEDEF,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_UNION	include/hp-symtab.h	/^  DNTT_TYPE_UNION,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_VARIANT	include/hp-symtab.h	/^  DNTT_TYPE_VARIANT,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_VFUNC	include/hp-symtab.h	/^  DNTT_TYPE_VFUNC,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_WITH	include/hp-symtab.h	/^  DNTT_TYPE_WITH,$/;"	e	enum:dntt_entry_type
DNTT_TYPE_XREF	include/hp-symtab.h	/^  DNTT_TYPE_XREF,$/;"	e	enum:dntt_entry_type
DO1	zlib/adler32.c	16;"	d	file:
DO1	zlib/crc32.c	198;"	d	file:
DO16	zlib/adler32.c	20;"	d	file:
DO2	zlib/adler32.c	17;"	d	file:
DO21	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
DO4	zlib/adler32.c	18;"	d	file:
DO8	zlib/adler32.c	19;"	d	file:
DO8	zlib/crc32.c	199;"	d	file:
DOBIG32	zlib/crc32.c	303;"	d	file:
DOBIG4	zlib/crc32.c	300;"	d	file:
DOC_info_PXDB_header	include/hp-symtab.h	/^} DOC_info_PXDB_header;$/;"	t	typeref:struct:DOC_info_PXDB_header_struct
DOC_info_PXDB_header_struct	include/hp-symtab.h	/^typedef struct DOC_info_PXDB_header_struct$/;"	s
DOC_info_header	include/hp-symtab.h	/^} DOC_info_header;$/;"	t	typeref:struct:DOC_info_header_struct
DOC_info_header_struct	include/hp-symtab.h	/^typedef struct DOC_info_header_struct$/;"	s
DOF_UINT	gdb/dtrace-probe.c	352;"	d	file:
DOIT	bfd/coff-arm.c	108;"	d	file:
DOIT	bfd/coff-i386.c	139;"	d	file:
DOIT	bfd/coff-x86_64.c	138;"	d	file:
DOIT	bfd/cpu-ns32k.c	504;"	d	file:
DOIT	bfd/elf32-bfin.c	372;"	d	file:
DOIT	bfd/elf32-m32r.c	219;"	d	file:
DOIT	bfd/elf32-nds32.c	2596;"	d	file:
DOIT	bfd/reloc.c	1314;"	d	file:
DOIT	bfd/reloc.c	916;"	d	file:
DOLIT32	zlib/crc32.c	263;"	d	file:
DOLIT4	zlib/crc32.c	260;"	d	file:
DONE	zlib/contrib/infback9/inflate9.h	/^    DONE,       \/* finished check, done -- remain here until reset *\/$/;"	e	enum:__anon986
DONE	zlib/inflate.h	/^    DONE,       \/* finished check, done -- remain here until reset *\/$/;"	e	enum:__anon979
DONE_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	135;"	d
DONE_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	195;"	d
DONE_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	216;"	d
DONE_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	87;"	d
DONT_BOX_WINDOW	gdb/tui/tui-data.h	70;"	d
DONT_DECLARE_STRERROR	libiberty/xstrerror.c	28;"	d	file:
DONT_USE_MMX	zlib/contrib/inflate86/inffast.S	/^#define DONT_USE_MMX 3$/;"	d
DONT_USE_STDIO	sim/common/sim-config.h	296;"	d
DONT_USE_STDIO	sim/ppc/std-config.h	265;"	d
DOS_BASED_FILE_SYSTEM	gdb/solib.c	110;"	d	file:
DOS_BASED_FILE_SYSTEM	gdb/solib.c	112;"	d	file:
DOS_HDR_SIZE	include/coff/msdos.h	55;"	d
DOTPROD	opcodes/aarch64-tbl.h	2188;"	d
DOT_DEBUG	bfd/coffcode.h	361;"	d
DOT_INSN	opcodes/aarch64-tbl.h	2235;"	d
DOT_RELOC	bfd/coffcode.h	365;"	d
DOT_ZDEBUG	bfd/coffcode.h	362;"	d
DOUBLE	gdb/gnulib/import/frexp.c	41;"	d	file:
DOUBLE	gdb/gnulib/import/frexp.c	49;"	d	file:
DOUBLE	gdb/gnulib/import/isnan.c	40;"	d	file:
DOUBLE	gdb/gnulib/import/isnan.c	52;"	d	file:
DOUBLE	gdb/gnulib/import/isnan.c	64;"	d	file:
DOUBLE	libdecnumber/decCommon.c	53;"	d	file:
DOUBLE	libdecnumber/decCommon.c	58;"	d	file:
DOUBLE	libdecnumber/decCommon.c	63;"	d	file:
DOUBLEZERO	libdecnumber/decNumberLocal.h	364;"	d
DOUBLE_FAIL_STACK	libiberty/regex.c	1524;"	d	file:
DOUBLE_FAIL_STACK	libiberty/regex.c	8151;"	d	file:
DOUBLE_INT_MAX	sim/aarch64/simulator.c	/^static const double DOUBLE_INT_MAX  = (double) INT_MAX;$/;"	v	file:
DOUBLE_INT_MIN	sim/aarch64/simulator.c	/^static const double DOUBLE_INT_MIN  = (double) INT_MIN;$/;"	v	file:
DOUBLE_LONG_MAX	sim/aarch64/simulator.c	/^static const double DOUBLE_LONG_MAX = (double) LONG_MAX;$/;"	v	file:
DOUBLE_LONG_MIN	sim/aarch64/simulator.c	/^static const double DOUBLE_LONG_MIN = (double) LONG_MIN;$/;"	v	file:
DOUBLE_SLASH_IS_DISTINCT_ROOT	gdb/gnulib/import/canonicalize-lgpl.c	83;"	d	file:
DOUBLE_SLASH_IS_DISTINCT_ROOT	gdb/gnulib/import/dirname.h	31;"	d
DOUBLE_UINT_MAX	sim/aarch64/simulator.c	/^static const double DOUBLE_UINT_MAX  = (double) UINT_MAX;$/;"	v	file:
DOUBLE_UINT_MIN	sim/aarch64/simulator.c	/^static const double DOUBLE_UINT_MIN  = (double) UINT_MIN;$/;"	v	file:
DOUBLE_ULONG_MAX	sim/aarch64/simulator.c	/^static const double DOUBLE_ULONG_MAX = (double) ULONG_MAX;$/;"	v	file:
DOUBLE_ULONG_MIN	sim/aarch64/simulator.c	/^static const double DOUBLE_ULONG_MIN = (double) ULONG_MIN;$/;"	v	file:
DO_ALU	sim/msp430/msp430-sim.c	816;"	d	file:
DO_MOVA1	include/opcode/h8300.h	1565;"	d
DO_MOVA2	include/opcode/h8300.h	1580;"	d
DO_NOTHING	gdb/solib-svr4.c	/^  DO_NOTHING,$/;"	e	enum:probe_action	file:
DO_NOT_DEFINE_AOUTHDR	include/coff/ia64.h	20;"	d
DO_NOT_DEFINE_AOUTHDR	include/coff/mips.h	21;"	d
DO_NOT_DEFINE_FILHDR	include/coff/tic80.h	20;"	d
DO_NOT_DEFINE_SCNHDR	include/coff/tic80.h	21;"	d
DO_READ	sim/bfin/dv-bfin_otp.h	87;"	d
DO_RETURN	sim/rl78/mem.c	298;"	d	file:
DO_RETURN	sim/rl78/rl78.c	38;"	d	file:
DO_RETURN	sim/rx/rx.c	931;"	d	file:
DO_STDIO_READ	sim/erc32/erc32.c	956;"	d	file:
DO_TARG_OPTION	gdb/target.c	3481;"	d	file:
DO_USE_MMX	zlib/contrib/inflate86/inffast.S	/^#define DO_USE_MMX   2$/;"	d
DO_USE_STDIO	sim/common/sim-config.h	297;"	d
DO_USE_STDIO	sim/ppc/std-config.h	266;"	d
DO_VEC_WIDENING_MUL	sim/aarch64/simulator.c	3646;"	d	file:
DO_WRITE	sim/bfin/dv-bfin_otp.h	88;"	d
DP	include/opcode/arc.h	/^  DP       = (1U << 6),$/;"	e	enum:__anon1256
DPA	include/opcode/arc.h	/^  DPA      = (1U << 7),$/;"	e	enum:__anon1256
DPA0L	sim/v850/sim-main.h	285;"	d
DPA0U	sim/v850/sim-main.h	286;"	d
DPA1L	sim/v850/sim-main.h	287;"	d
DPA1U	sim/v850/sim-main.h	288;"	d
DPA2ADDR	sim/v850/sim-main.h	335;"	d
DPA2L	sim/v850/sim-main.h	289;"	d
DPA2U	sim/v850/sim-main.h	290;"	d
DPA3L	sim/v850/sim-main.h	291;"	d
DPA3U	sim/v850/sim-main.h	292;"	d
DPA_DPE	sim/v850/sim-main.h	336;"	d
DPA_DPR	sim/v850/sim-main.h	337;"	d
DPA_DPW	sim/v850/sim-main.h	338;"	d
DPC	sim/cr16/cr16_sim.h	339;"	d
DPC	sim/d10v/d10v_sim.h	367;"	d
DPC_CR	sim/d10v/d10v_sim.h	/^  DPC_CR = 5,$/;"	e	enum:__anon499
DPD2BCD	libdecnumber/decDPD.h	/^const uint16_t DPD2BCD[1024]={	  0,	1,    2,    3,	  4,	5,    6,    7,$/;"	v
DPD2BCD8	libdecnumber/decDPD.h	/^const uint8_t DPD2BCD8[4096]={$/;"	v
DPD2BCD8	libdecnumber/decDPDSymbols.h	9;"	d
DPD2BIN	libdecnumber/decDPD.h	/^const uint16_t DPD2BIN[1024]={	  0,	1,    2,    3,	  4,	5,    6,    7,$/;"	v
DPD2BIN	libdecnumber/decDPDSymbols.h	10;"	d
DPD2BIN	libdecnumber/dpd/decimal128Symbols.h	20;"	d
DPD2BIN	libdecnumber/dpd/decimal128Symbols.h	21;"	d
DPD2BIN	libdecnumber/dpd/decimal32Symbols.h	20;"	d
DPD2BIN	libdecnumber/dpd/decimal32Symbols.h	21;"	d
DPD2BIN	libdecnumber/dpd/decimal64Symbols.h	20;"	d
DPD2BIN	libdecnumber/dpd/decimal64Symbols.h	21;"	d
DPD2BIN0	libdecnumber/decNumberLocal.h	580;"	d
DPD2BINK	libdecnumber/decDPD.h	/^const uint32_t DPD2BINK[1024]={       0,   1000,   2000,   3000,   4000,   5000,$/;"	v
DPD2BINK	libdecnumber/decDPDSymbols.h	11;"	d
DPD2BINM	libdecnumber/decDPD.h	/^const uint32_t DPD2BINM[1024]={0,   1000000,   2000000,   3000000,   4000000,$/;"	v
DPD2BINM	libdecnumber/decDPDSymbols.h	12;"	d
DPE0	sim/v850/sim-main.h	339;"	d
DPE1	sim/v850/sim-main.h	340;"	d
DPE2	sim/v850/sim-main.h	341;"	d
DPE3	sim/v850/sim-main.h	342;"	d
DPFP_PARAM	bfd/pef-traceback.h	141;"	d
DPI	include/opcode/arc.h	/^  DPI,$/;"	e	enum:__anon1255
DPIMM_ADDSUB_010	sim/aarch64/decode.h	/^  DPIMM_ADDSUB_010, \/* Add\/Subtract (immediate).  *\/$/;"	e	enum:DispatchDPImm
DPIMM_ADDSUB_011	sim/aarch64/decode.h	/^  DPIMM_ADDSUB_011, \/* Ditto.  *\/$/;"	e	enum:DispatchDPImm
DPIMM_BITF_110	sim/aarch64/decode.h	/^  DPIMM_BITF_110,   \/* Bitfield.  *\/$/;"	e	enum:DispatchDPImm
DPIMM_EXTR_111	sim/aarch64/decode.h	/^  DPIMM_EXTR_111    \/* Extract.  *\/$/;"	e	enum:DispatchDPImm
DPIMM_LOG_100	sim/aarch64/decode.h	/^  DPIMM_LOG_100,    \/* Logical (immediate).  *\/$/;"	e	enum:DispatchDPImm
DPIMM_MOV_101	sim/aarch64/decode.h	/^  DPIMM_MOV_101,    \/* Move Wide (immediate).  *\/$/;"	e	enum:DispatchDPImm
DPIMM_PCADR_000	sim/aarch64/decode.h	/^  DPIMM_PCADR_000,  \/* PC-rel-addressing.  *\/$/;"	e	enum:DispatchDPImm
DPIMM_PCADR_001	sim/aarch64/decode.h	/^  DPIMM_PCADR_001,  \/* Ditto.  *\/$/;"	e	enum:DispatchDPImm
DPImmRHS	sim/arm/armemu.h	336;"	d
DPR0	sim/v850/sim-main.h	343;"	d
DPR1	sim/v850/sim-main.h	344;"	d
DPR2	sim/v850/sim-main.h	345;"	d
DPR3	sim/v850/sim-main.h	346;"	d
DPREG	opcodes/bfin-dis.c	660;"	d	file:
DPREG_3SRC_110	sim/aarch64/decode.h	/^  DPREG_3SRC_110,    \/* Data Processing (3 source).  *\/$/;"	e	enum:DispatchDPReg
DPREG_3SRC_111	sim/aarch64/decode.h	/^  DPREG_3SRC_111     \/* Data Processing (3 source).  *\/$/;"	e	enum:DispatchDPReg
DPREG_ADDCOND_100	sim/aarch64/decode.h	/^  DPREG_ADDCOND_100, \/* Add\/subtract (with carry) AND$/;"	e	enum:DispatchDPReg
DPREG_ADDEXT_011	sim/aarch64/decode.h	/^  DPREG_ADDEXT_011,  \/* Add\/subtract (extended register).  *\/$/;"	e	enum:DispatchDPReg
DPREG_ADDSHF_010	sim/aarch64/decode.h	/^  DPREG_ADDSHF_010,  \/* Add\/subtract (shifted register).  *\/$/;"	e	enum:DispatchDPReg
DPREG_LOG_000	sim/aarch64/decode.h	/^  DPREG_LOG_000,     \/* Logical (shifted register).  *\/$/;"	e	enum:DispatchDPReg
DPREG_LOG_001	sim/aarch64/decode.h	/^  DPREG_LOG_001,     \/* Ditto.  *\/$/;"	e	enum:DispatchDPReg
DPREG_UNALLOC_101	sim/aarch64/decode.h	/^  DPREG_UNALLOC_101, \/* Unallocated.  *\/$/;"	e	enum:DispatchDPReg
DPRINT0	readline/examples/rlfe/rlfe.c	142;"	d	file:
DPRINT0	readline/examples/rlfe/rlfe.c	146;"	d	file:
DPRINT1	readline/examples/rlfe/rlfe.c	143;"	d	file:
DPRINT1	readline/examples/rlfe/rlfe.c	147;"	d	file:
DPRINT2	readline/examples/rlfe/rlfe.c	144;"	d	file:
DPRINT2	readline/examples/rlfe/rlfe.c	148;"	d	file:
DPReg	include/opcode/tic30.h	192;"	d
DPRegRHS	sim/arm/armemu.h	343;"	d
DPRegRHS	sim/arm/armemu.h	348;"	d
DPSImmRHS	sim/arm/armemu.h	337;"	d
DPSR	sim/cr16/cr16_sim.h	336;"	d
DPSRegRHS	sim/arm/armemu.h	345;"	d
DPSRegRHS	sim/arm/armemu.h	350;"	d
DPSW	sim/d10v/d10v_sim.h	364;"	d
DPSW_CR	sim/d10v/d10v_sim.h	/^  DPSW_CR = 4,$/;"	e	enum:__anon499
DPUSH	opcodes/rl78-decode.c	124;"	d	file:
DPW0	sim/v850/sim-main.h	347;"	d
DPW1	sim/v850/sim-main.h	348;"	d
DPW2	sim/v850/sim-main.h	349;"	d
DPW3	sim/v850/sim-main.h	350;"	d
DPX	include/opcode/arc.h	/^  DPX      = (1U << 8),$/;"	e	enum:__anon1256
DP_UNKNOWN	opcodes/aarch64-opc.c	/^  DP_UNKNOWN,$/;"	e	enum:data_pattern	file:
DP_VECTOR_3SAME	opcodes/aarch64-opc.c	/^  DP_VECTOR_3SAME,$/;"	e	enum:data_pattern	file:
DP_VECTOR_ACROSS_LANES	opcodes/aarch64-opc.c	/^  DP_VECTOR_ACROSS_LANES,$/;"	e	enum:data_pattern	file:
DP_VECTOR_LONG	opcodes/aarch64-opc.c	/^  DP_VECTOR_LONG,$/;"	e	enum:data_pattern	file:
DP_VECTOR_WIDE	opcodes/aarch64-opc.c	/^  DP_VECTOR_WIDE,$/;"	e	enum:data_pattern	file:
DQ	opcodes/ppc-opc.c	1949;"	d	file:
DQX	opcodes/ppc-opc.c	2795;"	d	file:
DQX_MASK	opcodes/ppc-opc.c	2796;"	d	file:
DR	opcodes/msp430-decode.c	82;"	d	file:
DR	opcodes/rl78-decode.c	116;"	d	file:
DR	opcodes/rx-decode.c	113;"	d	file:
DR	sim/bfin/dv-bfin_uart.h	44;"	d
DR	sim/sh/interp.c	377;"	d	file:
DR0_REGNUM	gdb/sh-tdep.h	/^    DR0_REGNUM = 68,$/;"	e	enum:__anon1841
DR6_CLEAR_VALUE	gdb/windows-nat.c	177;"	d	file:
DRAIN_OUTPUT	readline/rltty.c	320;"	d	file:
DRAIN_OUTPUT	readline/rltty.c	329;"	d	file:
DRA_MASK	opcodes/ppc-opc.c	2792;"	d	file:
DRB	opcodes/rl78-decode.c	117;"	d	file:
DRC	sim/m32c/reg.c	645;"	d	file:
DRC1	opcodes/alpha-opc.c	247;"	d	file:
DRC2	opcodes/alpha-opc.c	252;"	d	file:
DRC_NAMES	sim/sh64/sh-desc.h	/^} DRC_NAMES;$/;"	t	typeref:enum:drc_names
DREG	opcodes/bfin-dis.c	658;"	d	file:
DREG	opcodes/bfin-dis.c	661;"	d	file:
DREG	sim/bfin/bfin-sim.h	110;"	d
DRM	opcodes/ppc-opc.c	2447;"	d	file:
DROPBITS	zlib/contrib/infback9/infback9.c	161;"	d	file:
DROPBITS	zlib/infback.c	194;"	d	file:
DROPBITS	zlib/inflate.c	527;"	d	file:
DRW	opcodes/rl78-decode.c	118;"	d	file:
DR_CLEAR_CHANGED	gdb/nat/aarch64-linux-hw-point.h	126;"	d
DR_CONTROL	gdb/nat/x86-dregs.h	73;"	d
DR_CONTROL_ENABLED	gdb/nat/aarch64-linux-hw-point.h	85;"	d
DR_CONTROL_MASK	gdb/nat/aarch64-linux-hw-point.h	86;"	d
DR_CONTROL_RESERVED	gdb/nat/x86-dregs.c	121;"	d	file:
DR_CONTROL_SHIFT	gdb/nat/x86-dregs.c	70;"	d	file:
DR_CONTROL_SIZE	gdb/nat/x86-dregs.c	72;"	d	file:
DR_ENABLE_SIZE	gdb/nat/x86-dregs.c	106;"	d	file:
DR_FIRSTADDR	gdb/nat/x86-dregs.h	69;"	d
DR_GLOBAL_ENABLE_SHIFT	gdb/nat/x86-dregs.c	105;"	d	file:
DR_GLOBAL_SLOWDOWN	gdb/nat/x86-dregs.c	114;"	d	file:
DR_HAS_CHANGED	gdb/nat/aarch64-linux-hw-point.h	132;"	d
DR_LASTADDR	gdb/nat/x86-dregs.h	70;"	d
DR_LAST_REGNUM	gdb/sh-tdep.h	/^    DR_LAST_REGNUM = 75,$/;"	e	enum:__anon1841
DR_LEN_1	gdb/nat/x86-dregs.c	88;"	d	file:
DR_LEN_2	gdb/nat/x86-dregs.c	89;"	d	file:
DR_LEN_4	gdb/nat/x86-dregs.c	90;"	d	file:
DR_LEN_8	gdb/nat/x86-dregs.c	91;"	d	file:
DR_LOCAL_ENABLE_SHIFT	gdb/nat/x86-dregs.c	104;"	d	file:
DR_LOCAL_SLOWDOWN	gdb/nat/x86-dregs.c	113;"	d	file:
DR_MARK_ALL_CHANGED	gdb/nat/aarch64-linux-hw-point.h	113;"	d
DR_MARK_N_CHANGED	gdb/nat/aarch64-linux-hw-point.h	120;"	d
DR_NADDR	gdb/nat/x86-dregs.h	71;"	d
DR_NAMES	opcodes/fr30-desc.h	/^} DR_NAMES;$/;"	t	typeref:enum:dr_names
DR_N_HAS_CHANGED	gdb/nat/aarch64-linux-hw-point.h	133;"	d
DR_RW_EXECUTE	gdb/nat/x86-dregs.c	75;"	d	file:
DR_RW_IORW	gdb/nat/x86-dregs.c	83;"	d	file:
DR_RW_READ	gdb/nat/x86-dregs.c	77;"	d	file:
DR_RW_WRITE	gdb/nat/x86-dregs.c	76;"	d	file:
DR_STATUS	gdb/nat/x86-dregs.h	72;"	d
DS	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
DS	opcodes/ppc-opc.c	1955;"	d	file:
DSBX	opcodes/i386-dis.c	363;"	d	file:
DSC__K_CLASS_A	include/vms/dsc.h	70;"	d
DSC__K_CLASS_D	include/vms/dsc.h	68;"	d
DSC__K_CLASS_J	include/vms/dsc.h	73;"	d
DSC__K_CLASS_JI	include/vms/dsc.h	74;"	d
DSC__K_CLASS_NCA	include/vms/dsc.h	76;"	d
DSC__K_CLASS_P	include/vms/dsc.h	71;"	d
DSC__K_CLASS_PI	include/vms/dsc.h	72;"	d
DSC__K_CLASS_S	include/vms/dsc.h	67;"	d
DSC__K_CLASS_SB	include/vms/dsc.h	81;"	d
DSC__K_CLASS_SD	include/vms/dsc.h	75;"	d
DSC__K_CLASS_UBA	include/vms/dsc.h	80;"	d
DSC__K_CLASS_UBS	include/vms/dsc.h	79;"	d
DSC__K_CLASS_UBSB	include/vms/dsc.h	82;"	d
DSC__K_CLASS_V	include/vms/dsc.h	69;"	d
DSC__K_CLASS_VS	include/vms/dsc.h	77;"	d
DSC__K_CLASS_VSA	include/vms/dsc.h	78;"	d
DSC__K_DTYPE_ADT	include/vms/dsc.h	62;"	d
DSC__K_DTYPE_B	include/vms/dsc.h	33;"	d
DSC__K_DTYPE_BLV	include/vms/dsc.h	60;"	d
DSC__K_DTYPE_BPV	include/vms/dsc.h	59;"	d
DSC__K_DTYPE_BU	include/vms/dsc.h	29;"	d
DSC__K_DTYPE_CIT	include/vms/dsc.h	58;"	d
DSC__K_DTYPE_D	include/vms/dsc.h	38;"	d
DSC__K_DTYPE_DC	include/vms/dsc.h	40;"	d
DSC__K_DTYPE_DSC	include/vms/dsc.h	51;"	d
DSC__K_DTYPE_F	include/vms/dsc.h	37;"	d
DSC__K_DTYPE_FC	include/vms/dsc.h	39;"	d
DSC__K_DTYPE_G	include/vms/dsc.h	54;"	d
DSC__K_DTYPE_GC	include/vms/dsc.h	56;"	d
DSC__K_DTYPE_H	include/vms/dsc.h	55;"	d
DSC__K_DTYPE_HC	include/vms/dsc.h	57;"	d
DSC__K_DTYPE_L	include/vms/dsc.h	35;"	d
DSC__K_DTYPE_LU	include/vms/dsc.h	31;"	d
DSC__K_DTYPE_NL	include/vms/dsc.h	43;"	d
DSC__K_DTYPE_NLO	include/vms/dsc.h	44;"	d
DSC__K_DTYPE_NR	include/vms/dsc.h	45;"	d
DSC__K_DTYPE_NRO	include/vms/dsc.h	46;"	d
DSC__K_DTYPE_NU	include/vms/dsc.h	42;"	d
DSC__K_DTYPE_NZ	include/vms/dsc.h	47;"	d
DSC__K_DTYPE_O	include/vms/dsc.h	53;"	d
DSC__K_DTYPE_OU	include/vms/dsc.h	52;"	d
DSC__K_DTYPE_P	include/vms/dsc.h	48;"	d
DSC__K_DTYPE_Q	include/vms/dsc.h	36;"	d
DSC__K_DTYPE_QU	include/vms/dsc.h	32;"	d
DSC__K_DTYPE_T	include/vms/dsc.h	41;"	d
DSC__K_DTYPE_T2	include/vms/dsc.h	64;"	d
DSC__K_DTYPE_V	include/vms/dsc.h	28;"	d
DSC__K_DTYPE_VT	include/vms/dsc.h	63;"	d
DSC__K_DTYPE_VT2	include/vms/dsc.h	65;"	d
DSC__K_DTYPE_VU	include/vms/dsc.h	61;"	d
DSC__K_DTYPE_W	include/vms/dsc.h	34;"	d
DSC__K_DTYPE_WU	include/vms/dsc.h	30;"	d
DSC__K_DTYPE_Z	include/vms/dsc.h	27;"	d
DSC__K_DTYPE_ZEM	include/vms/dsc.h	50;"	d
DSC__K_DTYPE_ZI	include/vms/dsc.h	49;"	d
DSI	include/opcode/visium.h	97;"	d
DSISR	sim/ppc/registers.h	330;"	d
DSIZE	zlib/examples/gzappend.c	90;"	d	file:
DSO	opcodes/ppc-opc.c	2799;"	d	file:
DSO2DSO_DSO1_H	gdb/testsuite/gdb.base/dso2dso-dso1.h	19;"	d
DSO2DSO_DSO2_H	gdb/testsuite/gdb.base/dso2dso-dso2.h	19;"	d
DSP	include/opcode/arc.h	/^  DSP,$/;"	e	enum:__anon1255
DSP32Alu	include/opcode/bfin.h	/^} DSP32Alu;$/;"	t	typeref:struct:__anon1338
DSP32Alu_HL_bits	include/opcode/bfin.h	253;"	d
DSP32Alu_HL_mask	include/opcode/bfin.h	254;"	d
DSP32Alu_M_bits	include/opcode/bfin.h	259;"	d
DSP32Alu_M_mask	include/opcode/bfin.h	260;"	d
DSP32Alu_aop_bits	include/opcode/bfin.h	249;"	d
DSP32Alu_aop_mask	include/opcode/bfin.h	250;"	d
DSP32Alu_aopcde_bits	include/opcode/bfin.h	251;"	d
DSP32Alu_aopcde_mask	include/opcode/bfin.h	252;"	d
DSP32Alu_code2_bits	include/opcode/bfin.h	257;"	d
DSP32Alu_code2_mask	include/opcode/bfin.h	258;"	d
DSP32Alu_code_bits	include/opcode/bfin.h	261;"	d
DSP32Alu_code_mask	include/opcode/bfin.h	262;"	d
DSP32Alu_dontcare_bits	include/opcode/bfin.h	255;"	d
DSP32Alu_dontcare_mask	include/opcode/bfin.h	256;"	d
DSP32Alu_dst0_bits	include/opcode/bfin.h	243;"	d
DSP32Alu_dst0_mask	include/opcode/bfin.h	244;"	d
DSP32Alu_dst1_bits	include/opcode/bfin.h	241;"	d
DSP32Alu_dst1_mask	include/opcode/bfin.h	242;"	d
DSP32Alu_opcode	include/opcode/bfin.h	236;"	d
DSP32Alu_s_bits	include/opcode/bfin.h	247;"	d
DSP32Alu_s_mask	include/opcode/bfin.h	248;"	d
DSP32Alu_src0_bits	include/opcode/bfin.h	239;"	d
DSP32Alu_src0_mask	include/opcode/bfin.h	240;"	d
DSP32Alu_src1_bits	include/opcode/bfin.h	237;"	d
DSP32Alu_src1_mask	include/opcode/bfin.h	238;"	d
DSP32Alu_x_bits	include/opcode/bfin.h	245;"	d
DSP32Alu_x_mask	include/opcode/bfin.h	246;"	d
DSP32Mac	include/opcode/bfin.h	/^} DSP32Mac;$/;"	t	typeref:struct:__anon1337
DSP32Mac_MM_bits	include/opcode/bfin.h	133;"	d
DSP32Mac_MM_mask	include/opcode/bfin.h	134;"	d
DSP32Mac_M_bits	include/opcode/bfin.h	139;"	d
DSP32Mac_M_mask	include/opcode/bfin.h	140;"	d
DSP32Mac_code2_bits	include/opcode/bfin.h	137;"	d
DSP32Mac_code2_mask	include/opcode/bfin.h	138;"	d
DSP32Mac_code_bits	include/opcode/bfin.h	141;"	d
DSP32Mac_code_mask	include/opcode/bfin.h	142;"	d
DSP32Mac_dst_bits	include/opcode/bfin.h	113;"	d
DSP32Mac_dst_mask	include/opcode/bfin.h	114;"	d
DSP32Mac_h00_bits	include/opcode/bfin.h	117;"	d
DSP32Mac_h00_mask	include/opcode/bfin.h	118;"	d
DSP32Mac_h01_bits	include/opcode/bfin.h	125;"	d
DSP32Mac_h01_mask	include/opcode/bfin.h	126;"	d
DSP32Mac_h10_bits	include/opcode/bfin.h	115;"	d
DSP32Mac_h10_mask	include/opcode/bfin.h	116;"	d
DSP32Mac_h11_bits	include/opcode/bfin.h	123;"	d
DSP32Mac_h11_mask	include/opcode/bfin.h	124;"	d
DSP32Mac_mmod_bits	include/opcode/bfin.h	135;"	d
DSP32Mac_mmod_mask	include/opcode/bfin.h	136;"	d
DSP32Mac_op0_bits	include/opcode/bfin.h	119;"	d
DSP32Mac_op0_mask	include/opcode/bfin.h	120;"	d
DSP32Mac_op1_bits	include/opcode/bfin.h	127;"	d
DSP32Mac_op1_mask	include/opcode/bfin.h	128;"	d
DSP32Mac_opcode	include/opcode/bfin.h	108;"	d
DSP32Mac_p_bits	include/opcode/bfin.h	131;"	d
DSP32Mac_p_mask	include/opcode/bfin.h	132;"	d
DSP32Mac_src0_bits	include/opcode/bfin.h	111;"	d
DSP32Mac_src0_mask	include/opcode/bfin.h	112;"	d
DSP32Mac_src1_bits	include/opcode/bfin.h	109;"	d
DSP32Mac_src1_mask	include/opcode/bfin.h	110;"	d
DSP32Mac_w0_bits	include/opcode/bfin.h	121;"	d
DSP32Mac_w0_mask	include/opcode/bfin.h	122;"	d
DSP32Mac_w1_bits	include/opcode/bfin.h	129;"	d
DSP32Mac_w1_mask	include/opcode/bfin.h	130;"	d
DSP32Mult	include/opcode/bfin.h	/^typedef DSP32Mac DSP32Mult;$/;"	t
DSP32Mult_opcode	include/opcode/bfin.h	174;"	d
DSP32Shift	include/opcode/bfin.h	/^} DSP32Shift;$/;"	t	typeref:struct:__anon1339
DSP32ShiftImm	include/opcode/bfin.h	/^} DSP32ShiftImm;$/;"	t	typeref:struct:__anon1340
DSP32ShiftImm_HLs_bits	include/opcode/bfin.h	395;"	d
DSP32ShiftImm_HLs_mask	include/opcode/bfin.h	396;"	d
DSP32ShiftImm_M_bits	include/opcode/bfin.h	405;"	d
DSP32ShiftImm_M_mask	include/opcode/bfin.h	406;"	d
DSP32ShiftImm_code2_bits	include/opcode/bfin.h	403;"	d
DSP32ShiftImm_code2_mask	include/opcode/bfin.h	404;"	d
DSP32ShiftImm_code_bits	include/opcode/bfin.h	407;"	d
DSP32ShiftImm_code_mask	include/opcode/bfin.h	408;"	d
DSP32ShiftImm_dontcare_bits	include/opcode/bfin.h	401;"	d
DSP32ShiftImm_dontcare_mask	include/opcode/bfin.h	402;"	d
DSP32ShiftImm_dst0_bits	include/opcode/bfin.h	393;"	d
DSP32ShiftImm_dst0_mask	include/opcode/bfin.h	394;"	d
DSP32ShiftImm_immag_bits	include/opcode/bfin.h	391;"	d
DSP32ShiftImm_immag_mask	include/opcode/bfin.h	392;"	d
DSP32ShiftImm_opcode	include/opcode/bfin.h	388;"	d
DSP32ShiftImm_sop_bits	include/opcode/bfin.h	397;"	d
DSP32ShiftImm_sop_mask	include/opcode/bfin.h	398;"	d
DSP32ShiftImm_sopcde_bits	include/opcode/bfin.h	399;"	d
DSP32ShiftImm_sopcde_mask	include/opcode/bfin.h	400;"	d
DSP32ShiftImm_src1_bits	include/opcode/bfin.h	389;"	d
DSP32ShiftImm_src1_mask	include/opcode/bfin.h	390;"	d
DSP32Shift_HLs_bits	include/opcode/bfin.h	325;"	d
DSP32Shift_HLs_mask	include/opcode/bfin.h	326;"	d
DSP32Shift_M_bits	include/opcode/bfin.h	335;"	d
DSP32Shift_M_mask	include/opcode/bfin.h	336;"	d
DSP32Shift_code2_bits	include/opcode/bfin.h	333;"	d
DSP32Shift_code2_mask	include/opcode/bfin.h	334;"	d
DSP32Shift_code_bits	include/opcode/bfin.h	337;"	d
DSP32Shift_code_mask	include/opcode/bfin.h	338;"	d
DSP32Shift_dontcare_bits	include/opcode/bfin.h	331;"	d
DSP32Shift_dontcare_mask	include/opcode/bfin.h	332;"	d
DSP32Shift_dst0_bits	include/opcode/bfin.h	323;"	d
DSP32Shift_dst0_mask	include/opcode/bfin.h	324;"	d
DSP32Shift_dst1_bits	include/opcode/bfin.h	321;"	d
DSP32Shift_dst1_mask	include/opcode/bfin.h	322;"	d
DSP32Shift_opcode	include/opcode/bfin.h	316;"	d
DSP32Shift_sop_bits	include/opcode/bfin.h	327;"	d
DSP32Shift_sop_mask	include/opcode/bfin.h	328;"	d
DSP32Shift_sopcde_bits	include/opcode/bfin.h	329;"	d
DSP32Shift_sopcde_mask	include/opcode/bfin.h	330;"	d
DSP32Shift_src0_bits	include/opcode/bfin.h	319;"	d
DSP32Shift_src0_mask	include/opcode/bfin.h	320;"	d
DSP32Shift_src1_bits	include/opcode/bfin.h	317;"	d
DSP32Shift_src1_mask	include/opcode/bfin.h	318;"	d
DSPC	sim/mips/sim-main.h	264;"	d
DSPCDP4	sim/arm/maverick.c	/^DSPCDP4 (ARMul_State * state,$/;"	f
DSPCDP5	sim/arm/maverick.c	/^DSPCDP5 (ARMul_State * state,$/;"	f
DSPCDP6	sim/arm/maverick.c	/^DSPCDP6 (ARMul_State * state,$/;"	f
DSPCR	sim/mips/sim-main.h	365;"	d
DSPCRIDX	sim/mips/sim-main.h	364;"	d
DSPCR_CARRY	sim/mips/sim-main.h	378;"	d
DSPCR_CARRY_MASK	sim/mips/sim-main.h	376;"	d
DSPCR_CARRY_SHIFT	sim/mips/sim-main.h	375;"	d
DSPCR_CARRY_SMASK	sim/mips/sim-main.h	377;"	d
DSPCR_CCOND_MASK	sim/mips/sim-main.h	394;"	d
DSPCR_CCOND_SHIFT	sim/mips/sim-main.h	393;"	d
DSPCR_CCOND_SMASK	sim/mips/sim-main.h	395;"	d
DSPCR_EFI	sim/mips/sim-main.h	383;"	d
DSPCR_EFI_MASK	sim/mips/sim-main.h	381;"	d
DSPCR_EFI_SHIFT	sim/mips/sim-main.h	380;"	d
DSPCR_EFI_SMASK	sim/mips/sim-main.h	382;"	d
DSPCR_OUFLAG4	sim/mips/sim-main.h	388;"	d
DSPCR_OUFLAG5	sim/mips/sim-main.h	389;"	d
DSPCR_OUFLAG6	sim/mips/sim-main.h	390;"	d
DSPCR_OUFLAG7	sim/mips/sim-main.h	391;"	d
DSPCR_OUFLAG_MASK	sim/mips/sim-main.h	386;"	d
DSPCR_OUFLAG_SHIFT	sim/mips/sim-main.h	385;"	d
DSPCR_OUFLAG_SMASK	sim/mips/sim-main.h	387;"	d
DSPCR_POS_MASK	sim/mips/sim-main.h	368;"	d
DSPCR_POS_SHIFT	sim/mips/sim-main.h	367;"	d
DSPCR_POS_SMASK	sim/mips/sim-main.h	369;"	d
DSPCR_SCOUNT_MASK	sim/mips/sim-main.h	372;"	d
DSPCR_SCOUNT_SHIFT	sim/mips/sim-main.h	371;"	d
DSPCR_SCOUNT_SMASK	sim/mips/sim-main.h	373;"	d
DSPHI	sim/mips/sim-main.h	362;"	d
DSPHI_REGNUM	sim/mips/dsp.c	/^int DSPHI_REGNUM[4] =$/;"	v
DSPLDC4	sim/arm/maverick.c	/^DSPLDC4 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPLDC5	sim/arm/maverick.c	/^DSPLDC5 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPLO	sim/mips/sim-main.h	361;"	d
DSPLO_REGNUM	sim/mips/dsp.c	/^int DSPLO_REGNUM[4] =$/;"	v
DSPMCR4	sim/arm/maverick.c	/^DSPMCR4 (ARMul_State * state,$/;"	f
DSPMCR5	sim/arm/maverick.c	/^DSPMCR5 (ARMul_State * state,$/;"	f
DSPMCR6	sim/arm/maverick.c	/^DSPMCR6 (ARMul_State * state,$/;"	f
DSPMRC4	sim/arm/maverick.c	/^DSPMRC4 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPMRC5	sim/arm/maverick.c	/^DSPMRC5 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPMRC6	sim/arm/maverick.c	/^DSPMRC6 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPSTC4	sim/arm/maverick.c	/^DSPSTC4 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSPSTC5	sim/arm/maverick.c	/^DSPSTC5 (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
DSP_ARGS_1	include/opcode/metag.h	591;"	d
DSP_ARGS_12	include/opcode/metag.h	602;"	d
DSP_ARGS_13	include/opcode/metag.h	603;"	d
DSP_ARGS_14	include/opcode/metag.h	604;"	d
DSP_ARGS_15	include/opcode/metag.h	605;"	d
DSP_ARGS_16	include/opcode/metag.h	606;"	d
DSP_ARGS_17	include/opcode/metag.h	607;"	d
DSP_ARGS_18	include/opcode/metag.h	608;"	d
DSP_ARGS_2	include/opcode/metag.h	597;"	d
DSP_ARGS_20	include/opcode/metag.h	609;"	d
DSP_ARGS_21	include/opcode/metag.h	610;"	d
DSP_ARGS_22	include/opcode/metag.h	611;"	d
DSP_ARGS_23	include/opcode/metag.h	612;"	d
DSP_ARGS_ACC2	include/opcode/metag.h	592;"	d
DSP_ARGS_DACC	include/opcode/metag.h	595;"	d
DSP_ARGS_DSP_SRC1	include/opcode/metag.h	598;"	d
DSP_ARGS_DSP_SRC2	include/opcode/metag.h	599;"	d
DSP_ARGS_IMM	include/opcode/metag.h	600;"	d
DSP_ARGS_QR	include/opcode/metag.h	593;"	d
DSP_ARGS_SPLIT8	include/opcode/metag.h	601;"	d
DSP_ARGS_SRD	include/opcode/metag.h	596;"	d
DSP_ARGS_XACC	include/opcode/metag.h	594;"	d
DSP_BASE	gdb/gdbserver/linux-mips-low.c	63;"	d	file:
DSP_BASE	gdb/mips-linux-tdep.h	39;"	d
DSP_CONTROL	gdb/gdbserver/linux-mips-low.c	64;"	d	file:
DSP_CONTROL	gdb/mips-linux-tdep.h	40;"	d
DSP_GRD	sim/sh/interp.c	436;"	d	file:
DSP_PART_MASK	include/opcode/metag.h	2075;"	d
DSP_PREFIX_WIDTH	opcodes/metag-dis.c	37;"	d	file:
DSP_R	sim/sh/interp.c	435;"	d	file:
DSP_R0_BANK_REGNUM	gdb/sh-tdep.h	/^    DSP_R0_BANK_REGNUM = 51,$/;"	e	enum:__anon1841
DSP_R7_BANK_REGNUM	gdb/sh-tdep.h	/^    DSP_R7_BANK_REGNUM = 58,$/;"	e	enum:__anon1841
DSP_REG_AX	opcodes/sh-opc.h	/^    DSP_REG_AX,$/;"	e	enum:__anon62
DSP_REG_AY	opcodes/sh-opc.h	/^    DSP_REG_AY,$/;"	e	enum:__anon62
DSP_REG_A_M	opcodes/sh-opc.h	/^    DSP_REG_A_M,$/;"	e	enum:__anon62
DSP_REG_E	opcodes/sh-opc.h	/^    DSP_REG_E,$/;"	e	enum:__anon62
DSP_REG_F	opcodes/sh-opc.h	/^    DSP_REG_F,$/;"	e	enum:__anon62
DSP_REG_G	opcodes/sh-opc.h	/^    DSP_REG_G,$/;"	e	enum:__anon62
DSP_REG_M	opcodes/sh-opc.h	/^    DSP_REG_M,$/;"	e	enum:__anon62
DSP_REG_MASK	include/opcode/metag.h	2074;"	d
DSP_REG_N	opcodes/sh-opc.h	/^    DSP_REG_N,$/;"	e	enum:__anon62
DSP_REG_X	opcodes/sh-opc.h	/^    DSP_REG_X,$/;"	e	enum:__anon62
DSP_REG_XY	opcodes/sh-opc.h	/^    DSP_REG_XY,$/;"	e	enum:__anon62
DSP_REG_Y	opcodes/sh-opc.h	/^    DSP_REG_Y,$/;"	e	enum:__anon62
DSP_REG_YX	opcodes/sh-opc.h	/^    DSP_REG_YX,$/;"	e	enum:__anon62
DSP_VOLA	opcodes/micromips-opc.c	262;"	d	file:
DSP_VOLA	opcodes/mips-opc.c	382;"	d	file:
DSPacc	sim/arm/maverick.c	/^union maverick_acc_regs DSPacc[4];$/;"	v	typeref:union:maverick_acc_regs
DSPacc	sim/arm/wrapper.c	/^union maverick_acc_regs  DSPacc[4];$/;"	v	typeref:union:maverick_acc_regs
DSPregs	sim/arm/maverick.c	/^struct maverick_regs DSPregs[16];$/;"	v	typeref:struct:maverick_regs
DSPregs	sim/arm/wrapper.c	/^struct maverick_regs     DSPregs[16];$/;"	v	typeref:struct:maverick_regs
DSPsc	sim/arm/maverick.c	/^ARMword DSPsc;$/;"	v
DSPsc	sim/arm/wrapper.c	/^ARMword DSPsc;$/;"	v
DSR	sim/sh/interp.c	266;"	d	file:
DSRC	sim/msp430/msp430-sim.c	813;"	d	file:
DSR_REGNUM	gdb/sh-tdep.h	/^    DSR_REGNUM = 24,$/;"	e	enum:__anon1841
DSSTATE	sim/mips/sim-main.h	274;"	d
DST	include/opcode/h8300.h	/^  DST =		0x20000,$/;"	e	enum:h8_flags
DST	include/opcode/tic54x.h	101;"	d
DSTABS16LIST	include/opcode/h8300.h	292;"	d
DSTABS24LIST	include/opcode/h8300.h	293;"	d
DSTABS32LIST	include/opcode/h8300.h	294;"	d
DSTABS8LIST	include/opcode/h8300.h	291;"	d
DSTDISP16LIST	include/opcode/h8300.h	301;"	d
DSTDISP24LIST	include/opcode/h8300.h	302;"	d
DSTDISP32LIST	include/opcode/h8300.h	303;"	d
DSTDISPREG	include/opcode/h8300.h	/^  DSTDISPREG =  DST | DISPREG,$/;"	e	enum:h8_flags
DST_LN_CTX_SPEC1	include/hp-symtab.h	1456;"	d
DST_LN_CTX_SPEC2	include/hp-symtab.h	1457;"	d
DST_LN_ESCAPE_FLAG1	include/hp-symtab.h	1454;"	d
DST_LN_ESCAPE_FLAG2	include/hp-symtab.h	1455;"	d
DST_S_B_MODBEG_NAME	bfd/vms-alpha.c	104;"	d	file:
DST_S_B_PCLINE_UNSBYTE	bfd/vms-alpha.c	100;"	d	file:
DST_S_B_RTNBEG_NAME	bfd/vms-alpha.c	106;"	d	file:
DST_S_B_SRC_DF_FILENAME	bfd/vms-alpha.c	114;"	d	file:
DST_S_B_SRC_DF_LENGTH	bfd/vms-alpha.c	112;"	d	file:
DST_S_B_SRC_UNSBYTE	bfd/vms-alpha.c	115;"	d	file:
DST_S_C_LINE_NUM_HEADER_SIZE	bfd/vms-alpha.c	96;"	d	file:
DST_S_C_SOURCE_HEADER_SIZE	bfd/vms-alpha.c	110;"	d	file:
DST_S_L_PCLINE_UNSLONG	bfd/vms-alpha.c	102;"	d	file:
DST_S_L_RTNBEG_ADDRESS	bfd/vms-alpha.c	105;"	d	file:
DST_S_L_RTNEND_SIZE	bfd/vms-alpha.c	107;"	d	file:
DST_S_L_SRC_UNSLONG	bfd/vms-alpha.c	117;"	d	file:
DST_S_W_PCLINE_UNSWORD	bfd/vms-alpha.c	101;"	d	file:
DST_S_W_SRC_DF_FILEID	bfd/vms-alpha.c	113;"	d	file:
DST_S_W_SRC_UNSWORD	bfd/vms-alpha.c	116;"	d	file:
DST__K_ADA	include/vms/dst.h	44;"	d
DST__K_BEG_STMT_MODE	include/vms/dst.h	89;"	d
DST__K_BLISS	include/vms/dst.h	42;"	d
DST__K_BLKBEG	include/vms/dst.h	135;"	d
DST__K_BLKEND	include/vms/dst.h	145;"	d
DST__K_C	include/vms/dst.h	43;"	d
DST__K_CXX	include/vms/dst.h	45;"	d
DST__K_DELTA_PC_L	include/vms/dst.h	99;"	d
DST__K_DELTA_PC_W	include/vms/dst.h	83;"	d
DST__K_DISP	include/vms/dst.h	252;"	d
DST__K_DIS_RANGE	include/vms/dst.h	273;"	d
DST__K_END_STMT_MODE	include/vms/dst.h	90;"	d
DST__K_ENUMBEG	include/vms/dst.h	193;"	d
DST__K_ENUMELT	include/vms/dst.h	196;"	d
DST__K_ENUMEND	include/vms/dst.h	199;"	d
DST__K_EPILOG	include/vms/dst.h	123;"	d
DST__K_INCR_LINUM	include/vms/dst.h	84;"	d
DST__K_INCR_LINUM_L	include/vms/dst.h	100;"	d
DST__K_INCR_LINUM_W	include/vms/dst.h	85;"	d
DST__K_INDIR	include/vms/dst.h	251;"	d
DST__K_LABEL	include/vms/dst.h	262;"	d
DST__K_LINE_NUM	include/vms/dst.h	75;"	d
DST__K_MACRO	include/vms/dst.h	41;"	d
DST__K_MODBEG	include/vms/dst.h	38;"	d
DST__K_MODEND	include/vms/dst.h	132;"	d
DST__K_PROLOG	include/vms/dst.h	115;"	d
DST__K_RECBEG	include/vms/dst.h	180;"	d
DST__K_RECEND	include/vms/dst.h	190;"	d
DST__K_REGNUM_MASK	include/vms/dst.h	253;"	d
DST__K_REGNUM_SHIFT	include/vms/dst.h	254;"	d
DST__K_RESET_LINUM_INCR	include/vms/dst.h	88;"	d
DST__K_RTNBEG	include/vms/dst.h	59;"	d
DST__K_RTNEND	include/vms/dst.h	106;"	d
DST__K_SEPTYP	include/vms/dst.h	202;"	d
DST__K_SET_ABS_PC	include/vms/dst.h	98;"	d
DST__K_SET_LINUM	include/vms/dst.h	91;"	d
DST__K_SET_LINUM_B	include/vms/dst.h	101;"	d
DST__K_SET_LINUM_INCR	include/vms/dst.h	86;"	d
DST__K_SET_LINUM_INCR_W	include/vms/dst.h	87;"	d
DST__K_SET_LINUM_L	include/vms/dst.h	102;"	d
DST__K_SET_PC	include/vms/dst.h	92;"	d
DST__K_SET_PC_L	include/vms/dst.h	94;"	d
DST__K_SET_PC_W	include/vms/dst.h	93;"	d
DST__K_SET_STMTNUM	include/vms/dst.h	95;"	d
DST__K_SOURCE	include/vms/dst.h	154;"	d
DST__K_SRC_DECLFILE	include/vms/dst.h	156;"	d
DST__K_SRC_DEFLINES_B	include/vms/dst.h	164;"	d
DST__K_SRC_DEFLINES_W	include/vms/dst.h	163;"	d
DST__K_SRC_FORMFEED	include/vms/dst.h	165;"	d
DST__K_SRC_INCRLNUM_B	include/vms/dst.h	162;"	d
DST__K_SRC_SETFILE	include/vms/dst.h	157;"	d
DST__K_SRC_SETLNUM_L	include/vms/dst.h	160;"	d
DST__K_SRC_SETLNUM_W	include/vms/dst.h	161;"	d
DST__K_SRC_SETREC_L	include/vms/dst.h	158;"	d
DST__K_SRC_SETREC_W	include/vms/dst.h	159;"	d
DST__K_TERM	include/vms/dst.h	96;"	d
DST__K_TERM_L	include/vms/dst.h	103;"	d
DST__K_TERM_W	include/vms/dst.h	97;"	d
DST__K_TS_ADA_ARRAY	include/vms/dst.h	225;"	d
DST__K_TS_ADA_DSC	include/vms/dst.h	216;"	d
DST__K_TS_AREA	include/vms/dst.h	218;"	d
DST__K_TS_ARRAY	include/vms/dst.h	213;"	d
DST__K_TS_ATOM	include/vms/dst.h	207;"	d
DST__K_TS_BLISS_BLOCK	include/vms/dst.h	234;"	d
DST__K_TS_CONSTRAINED	include/vms/dst.h	227;"	d
DST__K_TS_DSC	include/vms/dst.h	208;"	d
DST__K_TS_DYN_LOV_LENG	include/vms/dst.h	229;"	d
DST__K_TS_FILE	include/vms/dst.h	217;"	d
DST__K_TS_INCOMPLETE	include/vms/dst.h	233;"	d
DST__K_TS_IND	include/vms/dst.h	209;"	d
DST__K_TS_IND_TSPEC	include/vms/dst.h	221;"	d
DST__K_TS_MAYBE_CONSTR	include/vms/dst.h	228;"	d
DST__K_TS_NOV_LENG	include/vms/dst.h	220;"	d
DST__K_TS_OFFSET	include/vms/dst.h	219;"	d
DST__K_TS_PIC	include/vms/dst.h	212;"	d
DST__K_TS_PTR	include/vms/dst.h	211;"	d
DST__K_TS_PTR_64	include/vms/dst.h	236;"	d
DST__K_TS_REF	include/vms/dst.h	237;"	d
DST__K_TS_REF_64	include/vms/dst.h	238;"	d
DST__K_TS_RFA	include/vms/dst.h	223;"	d
DST__K_TS_SCAN_TREE	include/vms/dst.h	231;"	d
DST__K_TS_SCAN_TREEPTR	include/vms/dst.h	232;"	d
DST__K_TS_SELF_REL_LABEL	include/vms/dst.h	222;"	d
DST__K_TS_SET	include/vms/dst.h	214;"	d
DST__K_TS_SUBRANGE	include/vms/dst.h	215;"	d
DST__K_TS_TASK	include/vms/dst.h	224;"	d
DST__K_TS_TPTR	include/vms/dst.h	210;"	d
DST__K_TS_TPTR_64	include/vms/dst.h	235;"	d
DST__K_TS_TPTR_D	include/vms/dst.h	230;"	d
DST__K_TS_XMOD_IND	include/vms/dst.h	226;"	d
DST__K_TYPSPEC	include/vms/dst.h	205;"	d
DST__K_VALKIND_ADDR	include/vms/dst.h	257;"	d
DST__K_VALKIND_DESC	include/vms/dst.h	258;"	d
DST__K_VALKIND_LITERAL	include/vms/dst.h	256;"	d
DST__K_VALKIND_MASK	include/vms/dst.h	250;"	d
DST__K_VALKIND_REG	include/vms/dst.h	259;"	d
DST__K_VFLAGS_BITOFFS	include/vms/dst.h	247;"	d
DST__K_VFLAGS_DSC	include/vms/dst.h	244;"	d
DST__K_VFLAGS_NOTACTIVE	include/vms/dst.h	242;"	d
DST__K_VFLAGS_NOVAL	include/vms/dst.h	241;"	d
DST__K_VFLAGS_TVS	include/vms/dst.h	245;"	d
DST__K_VFLAGS_UNALLOC	include/vms/dst.h	243;"	d
DST__K_VS_FOLLOWS	include/vms/dst.h	246;"	d
DSYM_SUFFIX	gdb/machoread.c	729;"	d	file:
DSZ	include/opcode/tic6x-insn-formats.h	25;"	d
DSZ	include/opcode/tic6x-insn-formats.h	614;"	d
DSZ	sim/rx/rx.c	655;"	d	file:
DS_MASK	opcodes/ppc-opc.c	2800;"	d	file:
DS_PREFIX_OPCODE	include/opcode/i386.h	64;"	d
DTF_1_CONFEXP	include/elf/common.h	988;"	d
DTF_1_PARINIT	include/elf/common.h	981;"	d
DTP_OFFSET	bfd/elf32-m68k.c	3267;"	d	file:
DTP_OFFSET	bfd/elf32-nios2.c	77;"	d	file:
DTP_OFFSET	bfd/elf32-ppc.c	181;"	d	file:
DTP_OFFSET	bfd/elf64-ppc.c	153;"	d	file:
DTP_OFFSET	bfd/elfnn-riscv.c	1347;"	d	file:
DTP_OFFSET	bfd/elfxx-mips.c	1225;"	d	file:
DTRACE	sim/ppc/debug.h	108;"	d
DTRACE_DOF_ENCODE_LSB	gdb/dtrace-probe.c	/^  DTRACE_DOF_ENCODE_LSB = 1,$/;"	e	enum:dtrace_dof_encoding	file:
DTRACE_DOF_ENCODE_MSB	gdb/dtrace-probe.c	/^  DTRACE_DOF_ENCODE_MSB = 2$/;"	e	enum:dtrace_dof_encoding	file:
DTRACE_DOF_ID_ENCODING	gdb/dtrace-probe.c	/^  DTRACE_DOF_ID_ENCODING = 5$/;"	e	enum:dtrace_dof_ident	file:
DTRACE_DOF_ID_MAG0	gdb/dtrace-probe.c	/^  DTRACE_DOF_ID_MAG0 = 0,$/;"	e	enum:dtrace_dof_ident	file:
DTRACE_DOF_ID_MAG1	gdb/dtrace-probe.c	/^  DTRACE_DOF_ID_MAG1 = 1,$/;"	e	enum:dtrace_dof_ident	file:
DTRACE_DOF_ID_MAG2	gdb/dtrace-probe.c	/^  DTRACE_DOF_ID_MAG2 = 2,$/;"	e	enum:dtrace_dof_ident	file:
DTRACE_DOF_ID_MAG3	gdb/dtrace-probe.c	/^  DTRACE_DOF_ID_MAG3 = 3,$/;"	e	enum:dtrace_dof_ident	file:
DTRACE_DOF_PTR	gdb/dtrace-probe.c	363;"	d	file:
DTRACE_DOF_SECT	gdb/dtrace-probe.c	369;"	d	file:
DTRACE_DOF_SECT_TYPE_ECBDESC	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_ECBDESC = 3,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_NONE	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_NONE = 0,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_PRARGS	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_PRARGS = 17,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_PRENOFFS	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_PRENOFFS = 26$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_PROBES	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_PROBES = 16,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_PROFFS	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_PROFFS = 18,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_PROVIDER	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_PROVIDER = 15,$/;"	e	enum:dtrace_dof_sect_type	file:
DTRACE_DOF_SECT_TYPE_STRTAB	gdb/dtrace-probe.c	/^  DTRACE_DOF_SECT_TYPE_STRTAB = 8,$/;"	e	enum:dtrace_dof_sect_type	file:
DTR_R3	opcodes/ia64-opc.h	77;"	d
DTYPE	include/coff/internal.h	526;"	d
DT_ADDRRNGHI	include/elf/common.h	956;"	d
DT_ADDRRNGLO	include/elf/common.h	944;"	d
DT_ALPHA_PLTRO	include/elf/alpha.h	68;"	d
DT_ARY	include/coff/internal.h	523;"	d
DT_AUDIT	include/elf/common.h	952;"	d
DT_AUXILIARY	include/elf/common.h	975;"	d
DT_BIND_NOW	include/elf/common.h	901;"	d
DT_BLK	gdb/gnulib/import/dirent.in.h	48;"	d
DT_C6000_DSBT_BASE	include/elf/tic6x.h	116;"	d
DT_C6000_DSBT_INDEX	include/elf/tic6x.h	125;"	d
DT_C6000_DSBT_SIZE	include/elf/tic6x.h	119;"	d
DT_C6000_GSTR_OFFSET	include/elf/tic6x.h	113;"	d
DT_C6000_GSYM_OFFSET	include/elf/tic6x.h	110;"	d
DT_C6000_PREEMPTMAP	include/elf/tic6x.h	122;"	d
DT_CHECKSUM	include/elf/common.h	934;"	d
DT_CHR	gdb/gnulib/import/dirent.in.h	46;"	d
DT_CONFIG	include/elf/common.h	950;"	d
DT_DEBUG	include/elf/common.h	898;"	d
DT_DEPAUDIT	include/elf/common.h	951;"	d
DT_DIR	gdb/gnulib/import/dirent.in.h	47;"	d
DT_DLT	include/elf/hppa.h	578;"	d
DT_DLT_SIZE	include/elf/hppa.h	579;"	d
DT_ENCODING	include/elf/common.h	908;"	d
DT_FCN	include/coff/internal.h	522;"	d
DT_FEATURE	include/elf/common.h	938;"	d
DT_FIFO	gdb/gnulib/import/dirent.in.h	45;"	d
DT_FILTER	include/elf/common.h	977;"	d
DT_FINI	include/elf/common.h	890;"	d
DT_FINI_ARRAY	include/elf/common.h	903;"	d
DT_FINI_ARRAYSZ	include/elf/common.h	905;"	d
DT_FLAGS	include/elf/common.h	907;"	d
DT_FLAGS_1	include/elf/common.h	960;"	d
DT_GNU_CONFLICT	include/elf/common.h	948;"	d
DT_GNU_CONFLICTSZ	include/elf/common.h	932;"	d
DT_GNU_HASH	include/elf/common.h	945;"	d
DT_GNU_LIBLIST	include/elf/common.h	949;"	d
DT_GNU_LIBLISTSZ	include/elf/common.h	933;"	d
DT_GNU_PRELINKED	include/elf/common.h	931;"	d
DT_HASH	include/elf/common.h	881;"	d
DT_HIOS	include/elf/common.h	918;"	d
DT_HIPROC	include/elf/common.h	922;"	d
DT_HIPROC	include/elf/common.h	970;"	d
DT_HP_BIND_DEPTH_FIRST	include/elf/hppa.h	592;"	d
DT_HP_BIND_NONFATAL	include/elf/hppa.h	587;"	d
DT_HP_BIND_NOW	include/elf/hppa.h	586;"	d
DT_HP_BIND_NOW_COUNT	include/elf/hppa.h	575;"	d
DT_HP_BIND_RESTRICTED	include/elf/hppa.h	589;"	d
DT_HP_BIND_SYMBOLIC	include/elf/hppa.h	590;"	d
DT_HP_BIND_VERBOSE	include/elf/hppa.h	588;"	d
DT_HP_CHECKSUM	include/elf/hppa.h	565;"	d
DT_HP_COMPAT_FILTERED	include/elf/hppa.h	573;"	d
DT_HP_DEBUG_CALLBACK	include/elf/hppa.h	583;"	d
DT_HP_DEBUG_CALLBACK_BOR	include/elf/hppa.h	584;"	d
DT_HP_DEBUG_PRIVATE	include/elf/hppa.h	582;"	d
DT_HP_DLD_FLAGS	include/elf/hppa.h	557;"	d
DT_HP_DLD_HOOK	include/elf/hppa.h	558;"	d
DT_HP_EPLTREL	include/elf/hppa.h	569;"	d
DT_HP_EPLTRELSZ	include/elf/hppa.h	570;"	d
DT_HP_FILTERED	include/elf/hppa.h	571;"	d
DT_HP_FILTER_TLS	include/elf/hppa.h	572;"	d
DT_HP_GROUP	include/elf/hppa.h	597;"	d
DT_HP_GST	include/elf/hppa.h	593;"	d
DT_HP_GST_HASHVAL	include/elf/hppa.h	568;"	d
DT_HP_GST_SIZE	include/elf/hppa.h	566;"	d
DT_HP_GST_VERSION	include/elf/hppa.h	567;"	d
DT_HP_LAZYLOAD	include/elf/hppa.h	574;"	d
DT_HP_LOAD_MAP	include/elf/hppa.h	556;"	d
DT_HP_MERGE_SHLIB_SEG	include/elf/hppa.h	595;"	d
DT_HP_NEEDED	include/elf/hppa.h	563;"	d
DT_HP_NODELETE	include/elf/hppa.h	596;"	d
DT_HP_NO_ENVVAR	include/elf/hppa.h	585;"	d
DT_HP_PREINIT	include/elf/hppa.h	561;"	d
DT_HP_PREINITSZ	include/elf/hppa.h	562;"	d
DT_HP_PROTECT_LINKAGE_TABLE	include/elf/hppa.h	598;"	d
DT_HP_RPATH_FIRST	include/elf/hppa.h	591;"	d
DT_HP_SHLIB_FIXED	include/elf/hppa.h	594;"	d
DT_HP_TIME_STAMP	include/elf/hppa.h	564;"	d
DT_HP_UX10_INIT	include/elf/hppa.h	559;"	d
DT_HP_UX10_INITSZ	include/elf/hppa.h	560;"	d
DT_IA_64_PLT_RESERVE	include/elf/ia64.h	134;"	d
DT_IA_64_VMS_FIXUP_NEEDED	include/elf/ia64.h	147;"	d
DT_IA_64_VMS_FIXUP_RELA_CNT	include/elf/ia64.h	146;"	d
DT_IA_64_VMS_FIXUP_RELA_OFF	include/elf/ia64.h	164;"	d
DT_IA_64_VMS_FPMODE	include/elf/ia64.h	167;"	d
DT_IA_64_VMS_IDENT	include/elf/ia64.h	142;"	d
DT_IA_64_VMS_IMGIOCNT	include/elf/ia64.h	139;"	d
DT_IA_64_VMS_IMG_RELA_CNT	include/elf/ia64.h	144;"	d
DT_IA_64_VMS_IMG_RELA_OFF	include/elf/ia64.h	162;"	d
DT_IA_64_VMS_LINKTIME	include/elf/ia64.h	154;"	d
DT_IA_64_VMS_LNKFLAGS	include/elf/ia64.h	140;"	d
DT_IA_64_VMS_NEEDED_IDENT	include/elf/ia64.h	143;"	d
DT_IA_64_VMS_PLTGOT_OFFSET	include/elf/ia64.h	165;"	d
DT_IA_64_VMS_PLTGOT_SEG	include/elf/ia64.h	166;"	d
DT_IA_64_VMS_SEG_NO	include/elf/ia64.h	155;"	d
DT_IA_64_VMS_SEG_RELA_CNT	include/elf/ia64.h	145;"	d
DT_IA_64_VMS_SEG_RELA_OFF	include/elf/ia64.h	163;"	d
DT_IA_64_VMS_STACKSIZE	include/elf/ia64.h	150;"	d
DT_IA_64_VMS_STRTAB_OFFSET	include/elf/ia64.h	160;"	d
DT_IA_64_VMS_SUBTYPE	include/elf/ia64.h	138;"	d
DT_IA_64_VMS_SYMVEC_CNT	include/elf/ia64.h	148;"	d
DT_IA_64_VMS_SYMVEC_OFFSET	include/elf/ia64.h	156;"	d
DT_IA_64_VMS_SYMVEC_SEG	include/elf/ia64.h	157;"	d
DT_IA_64_VMS_SYSVER_OFFSET	include/elf/ia64.h	161;"	d
DT_IA_64_VMS_UNWINDSZ	include/elf/ia64.h	151;"	d
DT_IA_64_VMS_UNWIND_CODSEG	include/elf/ia64.h	152;"	d
DT_IA_64_VMS_UNWIND_INFOSEG	include/elf/ia64.h	153;"	d
DT_IA_64_VMS_UNWIND_OFFSET	include/elf/ia64.h	158;"	d
DT_IA_64_VMS_UNWIND_SEG	include/elf/ia64.h	159;"	d
DT_IA_64_VMS_VIR_MEM_BLK_SIZ	include/elf/ia64.h	141;"	d
DT_IA_64_VMS_XLATED	include/elf/ia64.h	149;"	d
DT_INIT	include/elf/common.h	889;"	d
DT_INIT_ARRAY	include/elf/common.h	902;"	d
DT_INIT_ARRAYSZ	include/elf/common.h	904;"	d
DT_JMPREL	include/elf/common.h	900;"	d
DT_LNK	gdb/gnulib/import/dirent.in.h	50;"	d
DT_LOOS	include/elf/common.h	917;"	d
DT_LOPROC	include/elf/common.h	921;"	d
DT_LOPROC	include/elf/common.h	969;"	d
DT_MIPS_AUX_DYNAMIC	include/elf/mips.h	750;"	d
DT_MIPS_BASE_ADDRESS	include/elf/mips.h	639;"	d
DT_MIPS_COMPACT_SIZE	include/elf/mips.h	744;"	d
DT_MIPS_CONFLICT	include/elf/mips.h	645;"	d
DT_MIPS_CONFLICTNO	include/elf/mips.h	654;"	d
DT_MIPS_CXX_FLAGS	include/elf/mips.h	705;"	d
DT_MIPS_DELTA_CLASS	include/elf/mips.h	675;"	d
DT_MIPS_DELTA_CLASSSYM	include/elf/mips.h	699;"	d
DT_MIPS_DELTA_CLASSSYM_NO	include/elf/mips.h	702;"	d
DT_MIPS_DELTA_CLASS_NO	include/elf/mips.h	678;"	d
DT_MIPS_DELTA_INSTANCE	include/elf/mips.h	681;"	d
DT_MIPS_DELTA_INSTANCE_NO	include/elf/mips.h	684;"	d
DT_MIPS_DELTA_RELOC	include/elf/mips.h	687;"	d
DT_MIPS_DELTA_RELOC_NO	include/elf/mips.h	690;"	d
DT_MIPS_DELTA_SYM	include/elf/mips.h	693;"	d
DT_MIPS_DELTA_SYM_NO	include/elf/mips.h	696;"	d
DT_MIPS_DYNSTR_ALIGN	include/elf/mips.h	732;"	d
DT_MIPS_FLAGS	include/elf/mips.h	636;"	d
DT_MIPS_GOTSYM	include/elf/mips.h	666;"	d
DT_MIPS_GP_VALUE	include/elf/mips.h	747;"	d
DT_MIPS_HIDDEN_GOTIDX	include/elf/mips.h	720;"	d
DT_MIPS_HIPAGENO	include/elf/mips.h	669;"	d
DT_MIPS_ICHECKSUM	include/elf/mips.h	630;"	d
DT_MIPS_INTERFACE	include/elf/mips.h	729;"	d
DT_MIPS_INTERFACE_SIZE	include/elf/mips.h	735;"	d
DT_MIPS_IVERSION	include/elf/mips.h	633;"	d
DT_MIPS_LIBLIST	include/elf/mips.h	648;"	d
DT_MIPS_LIBLISTNO	include/elf/mips.h	657;"	d
DT_MIPS_LOCALPAGE_GOTIDX	include/elf/mips.h	714;"	d
DT_MIPS_LOCAL_GOTIDX	include/elf/mips.h	717;"	d
DT_MIPS_LOCAL_GOTNO	include/elf/mips.h	651;"	d
DT_MIPS_MSYM	include/elf/mips.h	642;"	d
DT_MIPS_OPTIONS	include/elf/mips.h	726;"	d
DT_MIPS_PERF_SUFFIX	include/elf/mips.h	741;"	d
DT_MIPS_PIXIE_INIT	include/elf/mips.h	708;"	d
DT_MIPS_PLTGOT	include/elf/mips.h	753;"	d
DT_MIPS_PROTECTED_GOTIDX	include/elf/mips.h	723;"	d
DT_MIPS_RLD_MAP	include/elf/mips.h	672;"	d
DT_MIPS_RLD_MAP_REL	include/elf/mips.h	759;"	d
DT_MIPS_RLD_TEXT_RESOLVE_ADDR	include/elf/mips.h	738;"	d
DT_MIPS_RLD_VERSION	include/elf/mips.h	624;"	d
DT_MIPS_RWPLT	include/elf/mips.h	756;"	d
DT_MIPS_SYMBOL_LIB	include/elf/mips.h	711;"	d
DT_MIPS_SYMTABNO	include/elf/mips.h	660;"	d
DT_MIPS_TIME_STAMP	include/elf/mips.h	627;"	d
DT_MIPS_UNREFEXTNO	include/elf/mips.h	663;"	d
DT_MOVEENT	include/elf/common.h	936;"	d
DT_MOVESZ	include/elf/common.h	937;"	d
DT_MOVETAB	include/elf/common.h	954;"	d
DT_NEEDED	include/elf/common.h	878;"	d
DT_NIOS2_GP	include/elf/nios2.h	113;"	d
DT_NON	include/coff/internal.h	520;"	d
DT_NULL	include/elf/common.h	877;"	d
DT_PLT	include/elf/hppa.h	576;"	d
DT_PLTGOT	include/elf/common.h	880;"	d
DT_PLTPAD	include/elf/common.h	953;"	d
DT_PLTPADSZ	include/elf/common.h	935;"	d
DT_PLTREL	include/elf/common.h	897;"	d
DT_PLTRELSZ	include/elf/common.h	879;"	d
DT_PLT_SIZE	include/elf/hppa.h	577;"	d
DT_POSFLAG_1	include/elf/common.h	939;"	d
DT_PPC64_GLINK	include/elf/ppc64.h	248;"	d
DT_PPC64_OPD	include/elf/ppc64.h	251;"	d
DT_PPC64_OPDSZ	include/elf/ppc64.h	252;"	d
DT_PPC64_OPT	include/elf/ppc64.h	255;"	d
DT_PPC_GOT	include/elf/ppc.h	187;"	d
DT_PPC_OPT	include/elf/ppc.h	190;"	d
DT_PREINIT_ARRAY	include/elf/common.h	909;"	d
DT_PREINIT_ARRAYSZ	include/elf/common.h	910;"	d
DT_PTR	include/coff/internal.h	521;"	d
DT_REG	gdb/gnulib/import/dirent.in.h	49;"	d
DT_REL	include/elf/common.h	894;"	d
DT_RELA	include/elf/common.h	884;"	d
DT_RELACOUNT	include/elf/common.h	958;"	d
DT_RELAENT	include/elf/common.h	886;"	d
DT_RELASZ	include/elf/common.h	885;"	d
DT_RELCOUNT	include/elf/common.h	959;"	d
DT_RELENT	include/elf/common.h	896;"	d
DT_RELSZ	include/elf/common.h	895;"	d
DT_RPATH	include/elf/common.h	892;"	d
DT_RUNPATH	include/elf/common.h	906;"	d
DT_SCORE_BASE_ADDRESS	include/elf/score.h	89;"	d
DT_SCORE_GOTSYM	include/elf/score.h	95;"	d
DT_SCORE_HIPAGENO	include/elf/score.h	99;"	d
DT_SCORE_LOCAL_GOTNO	include/elf/score.h	91;"	d
DT_SCORE_SYMTABNO	include/elf/score.h	93;"	d
DT_SCORE_UNREFEXTNO	include/elf/score.h	97;"	d
DT_SOCK	gdb/gnulib/import/dirent.in.h	51;"	d
DT_SONAME	include/elf/common.h	891;"	d
DT_SPARC_REGISTER	include/elf/sparc.h	186;"	d
DT_STRSZ	include/elf/common.h	887;"	d
DT_STRTAB	include/elf/common.h	882;"	d
DT_SYMBOLIC	include/elf/common.h	893;"	d
DT_SYMENT	include/elf/common.h	888;"	d
DT_SYMINENT	include/elf/common.h	941;"	d
DT_SYMINFO	include/elf/common.h	955;"	d
DT_SYMINSZ	include/elf/common.h	940;"	d
DT_SYMTAB	include/elf/common.h	883;"	d
DT_SYMTAB_SHNDX	include/elf/common.h	911;"	d
DT_TEXTREL	include/elf/common.h	899;"	d
DT_TLSDESC_GOT	include/elf/common.h	947;"	d
DT_TLSDESC_PLT	include/elf/common.h	946;"	d
DT_UNKNOWN	gdb/gnulib/import/dirent.in.h	44;"	d
DT_USED	include/elf/common.h	976;"	d
DT_VALRNGHI	include/elf/common.h	942;"	d
DT_VALRNGLO	include/elf/common.h	930;"	d
DT_VERDEF	include/elf/common.h	961;"	d
DT_VERDEFNUM	include/elf/common.h	962;"	d
DT_VERNEED	include/elf/common.h	963;"	d
DT_VERNEEDNUM	include/elf/common.h	964;"	d
DT_VERSYM	include/elf/common.h	967;"	d
DT_VX_WRS_TLS_DATA_ALIGN	include/elf/vxworks.h	28;"	d
DT_VX_WRS_TLS_DATA_SIZE	include/elf/vxworks.h	27;"	d
DT_VX_WRS_TLS_DATA_START	include/elf/vxworks.h	26;"	d
DT_VX_WRS_TLS_VARS_SIZE	include/elf/vxworks.h	30;"	d
DT_VX_WRS_TLS_VARS_START	include/elf/vxworks.h	29;"	d
DT_WHT	gdb/gnulib/import/dirent.in.h	52;"	d
DT_XTENSA_GOT_LOC_OFF	include/elf/xtensa.h	110;"	d
DT_XTENSA_GOT_LOC_SZ	include/elf/xtensa.h	113;"	d
DUAL_DOUBLE	sim/frv/profile.h	92;"	d
DUAL_REG	sim/frv/profile.h	91;"	d
DUI	opcodes/ppc-opc.c	2347;"	d	file:
DUIS	opcodes/ppc-opc.c	1961;"	d	file:
DUMMY	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_except_user_mode.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_disable.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_excpt.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_nested.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_nmi.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_pending.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_interr_timer.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_loop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mmr_timer.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mode_user.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_bug_ui.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_bug_ui2.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_bug_ui3.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_illegalcombination.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^DUMMY:$/;"	l
DUMMY	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^DUMMY:$/;"	l
DUMMYBANK	sim/arm/armdefs.h	242;"	d
DUMMY_FRAME	gdb/frame.h	/^  DUMMY_FRAME,$/;"	e	enum:frame_type
DUMMY_FRAME_H	gdb/dummy-frame.h	21;"	d
DUMP_RELOC	bfd/coff-ppc.c	702;"	d	file:
DUMP_RELOC	bfd/coff-ppc.c	726;"	d	file:
DUMP_RELOC2	bfd/coff-ppc.c	716;"	d	file:
DUMP_RELOC2	bfd/coff-ppc.c	727;"	d	file:
DV_BFIN_CEC_H	sim/bfin/dv-bfin_cec.h	22;"	d
DV_BFIN_CTIMER_H	sim/bfin/dv-bfin_ctimer.h	22;"	d
DV_BFIN_DMAC_H	sim/bfin/dv-bfin_dmac.h	22;"	d
DV_BFIN_DMA_H	sim/bfin/dv-bfin_dma.h	22;"	d
DV_BFIN_EBIU_AMC_H	sim/bfin/dv-bfin_ebiu_amc.h	23;"	d
DV_BFIN_EBIU_DDRC_H	sim/bfin/dv-bfin_ebiu_ddrc.h	22;"	d
DV_BFIN_EBIU_SDC_H	sim/bfin/dv-bfin_ebiu_sdc.h	22;"	d
DV_BFIN_EMAC_H	sim/bfin/dv-bfin_emac.h	22;"	d
DV_BFIN_EPPI_H	sim/bfin/dv-bfin_eppi.h	23;"	d
DV_BFIN_EVT_H	sim/bfin/dv-bfin_evt.h	22;"	d
DV_BFIN_GPIO2_H	sim/bfin/dv-bfin_gpio2.h	23;"	d
DV_BFIN_GPIO_H	sim/bfin/dv-bfin_gpio.h	22;"	d
DV_BFIN_GPTIMER_H	sim/bfin/dv-bfin_gptimer.h	22;"	d
DV_BFIN_JTAG_H	sim/bfin/dv-bfin_jtag.h	22;"	d
DV_BFIN_MMU_H	sim/bfin/dv-bfin_mmu.h	22;"	d
DV_BFIN_NFC_H	sim/bfin/dv-bfin_nfc.h	22;"	d
DV_BFIN_OTP_H	sim/bfin/dv-bfin_otp.h	22;"	d
DV_BFIN_PFMON_H	sim/bfin/dv-bfin_pfmon.h	22;"	d
DV_BFIN_PINT_H	sim/bfin/dv-bfin_pint.h	22;"	d
DV_BFIN_PLL_H	sim/bfin/dv-bfin_pll.h	22;"	d
DV_BFIN_PPI_H	sim/bfin/dv-bfin_ppi.h	23;"	d
DV_BFIN_RTC_H	sim/bfin/dv-bfin_rtc.h	22;"	d
DV_BFIN_SIC_H	sim/bfin/dv-bfin_sic.h	22;"	d
DV_BFIN_SPI_H	sim/bfin/dv-bfin_spi.h	22;"	d
DV_BFIN_TRACE_H	sim/bfin/dv-bfin_trace.h	22;"	d
DV_BFIN_TWI_H	sim/bfin/dv-bfin_twi.h	22;"	d
DV_BFIN_UART2_H	sim/bfin/dv-bfin_uart2.h	23;"	d
DV_BFIN_UART_H	sim/bfin/dv-bfin_uart.h	23;"	d
DV_BFIN_WDOG_H	sim/bfin/dv-bfin_wdog.h	22;"	d
DV_BFIN_WP_H	sim/bfin/dv-bfin_wp.h	22;"	d
DV_CFI_H	sim/common/dv-cfi.h	22;"	d
DV_M32R_CACHE_H	sim/m32r/dv-m32r_cache.h	22;"	d
DV_M32R_UART_H	sim/m32r/dv-m32r_uart.h	22;"	d
DV_PORT_RX	sim/bfin/devices.h	40;"	d
DV_PORT_STAT	sim/bfin/devices.h	41;"	d
DV_PORT_TX	sim/bfin/devices.h	39;"	d
DV_SOCKSER_DISCONNECTED	sim/common/dv-sockser.h	27;"	d
DV_SOCKSER_H	sim/common/dv-sockser.h	20;"	d
DV_SOCKSER_INPUT_EMPTY	sim/common/dv-sockser.h	25;"	d
DV_SOCKSER_OUTPUT_EMPTY	sim/common/dv-sockser.h	26;"	d
DV_STATE	sim/bfin/devices.h	125;"	d
DV_STATE_CACHED	sim/bfin/devices.h	127;"	d
DW2_GDB_INDEX_CU_SET_VALUE	gdb/dwarf-index-write.c	63;"	d	file:
DW2_GDB_INDEX_SYMBOL_KIND_SET_VALUE	gdb/dwarf-index-write.c	55;"	d	file:
DW2_GDB_INDEX_SYMBOL_STATIC_SET_VALUE	gdb/dwarf-index-write.c	48;"	d	file:
DW64_CIE_ID	gdb/dwarf2-frame.c	1752;"	d	file:
DW64_CIE_ID	include/dwarf2.h	318;"	d
DWARF2EXPR_H	gdb/dwarf2expr.h	23;"	d
DWARF2LOC_H	gdb/dwarf2loc.h	21;"	d
DWARF2READ_H	gdb/dwarf2read.h	21;"	d
DWARF2_DEBUG_FRAME	gdb/symfile.h	/^  DWARF2_DEBUG_FRAME,$/;"	e	enum:dwarf2_section_enum
DWARF2_EH_FRAME	gdb/symfile.h	/^  DWARF2_EH_FRAME$/;"	e	enum:dwarf2_section_enum
DWARF2_EH_HDR	bfd/elf-bfd.h	441;"	d
DWARF2_FRAME_H	gdb/dwarf2-frame.h	23;"	d
DWARF2_FRAME_REG_CFA	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_CFA,		\/* Call Frame Address.  *\/$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_CFA_OFFSET	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_CFA_OFFSET	\/* Call Frame Address with offset.  *\/$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_FN	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_FN,		\/* Call a registered function.  *\/$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_RA	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_RA,		\/* Return Address.  *\/$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_RA_OFFSET	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_RA_OFFSET,	\/* Return Address with offset.  *\/$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAME_VALUE	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAME_VALUE,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAVED_EXP	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAVED_EXP,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAVED_OFFSET	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAVED_OFFSET,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAVED_REG	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAVED_REG,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAVED_VAL_EXP	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAVED_VAL_EXP,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_SAVED_VAL_OFFSET	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_SAVED_VAL_OFFSET,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_UNDEFINED	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_UNDEFINED,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_REG_UNSPECIFIED	gdb/dwarf2-frame.h	/^  DWARF2_FRAME_REG_UNSPECIFIED = 0,$/;"	e	enum:dwarf2_frame_reg_rule
DWARF2_FRAME_TAILCALL_H	gdb/dwarf2-frame-tailcall.h	21;"	d
DWARF_INDEX_COMMON_H	gdb/dwarf-index-common.h	21;"	d
DWARF_VALUE_IMPLICIT_POINTER	gdb/dwarf2expr.h	/^  DWARF_VALUE_IMPLICIT_POINTER$/;"	e	enum:dwarf_value_location
DWARF_VALUE_LITERAL	gdb/dwarf2expr.h	/^  DWARF_VALUE_LITERAL,$/;"	e	enum:dwarf_value_location
DWARF_VALUE_MEMORY	gdb/dwarf2expr.h	/^  DWARF_VALUE_MEMORY,$/;"	e	enum:dwarf_value_location
DWARF_VALUE_OPTIMIZED_OUT	gdb/dwarf2expr.h	/^  DWARF_VALUE_OPTIMIZED_OUT,$/;"	e	enum:dwarf_value_location
DWARF_VALUE_REGISTER	gdb/dwarf2expr.h	/^  DWARF_VALUE_REGISTER,$/;"	e	enum:dwarf_value_location
DWARF_VALUE_STACK	gdb/dwarf2expr.h	/^  DWARF_VALUE_STACK,$/;"	e	enum:dwarf_value_location
DW_ACCESS_private	include/dwarf2.h	/^    DW_ACCESS_private = 3$/;"	e	enum:dwarf_access_attribute
DW_ACCESS_protected	include/dwarf2.h	/^    DW_ACCESS_protected = 2,$/;"	e	enum:dwarf_access_attribute
DW_ACCESS_public	include/dwarf2.h	/^    DW_ACCESS_public = 1,$/;"	e	enum:dwarf_access_attribute
DW_ADDR	gdb/dwarf2read.c	1313;"	d	file:
DW_ADDR_none	include/dwarf2.h	326;"	d
DW_AT	include/dwarf2.h	101;"	d
DW_AT	include/dwarf2.h	48;"	d
DW_AT	libiberty/dwarfnames.c	102;"	d	file:
DW_AT	libiberty/dwarfnames.c	71;"	d	file:
DW_ATE	include/dwarf2.h	105;"	d
DW_ATE	include/dwarf2.h	52;"	d
DW_ATE	libiberty/dwarfnames.c	106;"	d	file:
DW_ATE	libiberty/dwarfnames.c	75;"	d	file:
DW_ATE_DUP	include/dwarf2.h	106;"	d
DW_ATE_DUP	include/dwarf2.h	53;"	d
DW_ATE_DUP	libiberty/dwarfnames.c	107;"	d	file:
DW_ATE_DUP	libiberty/dwarfnames.c	76;"	d	file:
DW_AT_DUP	include/dwarf2.h	102;"	d
DW_AT_DUP	include/dwarf2.h	49;"	d
DW_AT_DUP	libiberty/dwarfnames.c	103;"	d	file:
DW_AT_DUP	libiberty/dwarfnames.c	72;"	d	file:
DW_AT_stride	include/dwarf2.h	117;"	d
DW_AT_stride_size	include/dwarf2.h	116;"	d
DW_BLOCK	gdb/dwarf2read.c	1311;"	d	file:
DW_CC_GDB_IBM_OpenCL	include/dwarf2.h	/^    DW_CC_GDB_IBM_OpenCL = 0xff$/;"	e	enum:dwarf_calling_convention
DW_CC_GNU_borland_fastcall_i386	include/dwarf2.h	/^    DW_CC_GNU_borland_fastcall_i386 = 0x41,$/;"	e	enum:dwarf_calling_convention
DW_CC_GNU_renesas_sh	include/dwarf2.h	/^    DW_CC_GNU_renesas_sh = 0x40,$/;"	e	enum:dwarf_calling_convention
DW_CC_hi_user	include/dwarf2.h	/^    DW_CC_hi_user = 0xff,$/;"	e	enum:dwarf_calling_convention
DW_CC_lo_user	include/dwarf2.h	/^    DW_CC_lo_user = 0x40,$/;"	e	enum:dwarf_calling_convention
DW_CC_nocall	include/dwarf2.h	/^    DW_CC_nocall = 0x3,$/;"	e	enum:dwarf_calling_convention
DW_CC_normal	include/dwarf2.h	/^    DW_CC_normal = 0x1,$/;"	e	enum:dwarf_calling_convention
DW_CC_pass_by_reference	include/dwarf2.h	/^    DW_CC_pass_by_reference = 0x4,$/;"	e	enum:dwarf_calling_convention
DW_CC_pass_by_value	include/dwarf2.h	/^    DW_CC_pass_by_value = 0x5,$/;"	e	enum:dwarf_calling_convention
DW_CC_program	include/dwarf2.h	/^    DW_CC_program = 0x2,$/;"	e	enum:dwarf_calling_convention
DW_CFA	include/dwarf2.h	107;"	d
DW_CFA	include/dwarf2.h	54;"	d
DW_CFA	libiberty/dwarfnames.c	108;"	d	file:
DW_CFA	libiberty/dwarfnames.c	77;"	d	file:
DW_CFA_DUP	include/dwarf2.h	108;"	d
DW_CFA_DUP	include/dwarf2.h	55;"	d
DW_CFA_DUP	libiberty/dwarfnames.c	109;"	d	file:
DW_CFA_DUP	libiberty/dwarfnames.c	78;"	d	file:
DW_CFA_extended	include/dwarf2.h	321;"	d
DW_CHILDREN_no	include/dwarf2.h	323;"	d
DW_CHILDREN_yes	include/dwarf2.h	324;"	d
DW_CIE_ID	include/dwarf2.h	317;"	d
DW_CIE_VERSION	include/dwarf2.h	319;"	d
DW_DEFAULTED_in_class	include/dwarf2.h	/^    DW_DEFAULTED_in_class = 0x01,$/;"	e	enum:dwarf_defaulted_attribute
DW_DEFAULTED_no	include/dwarf2.h	/^    DW_DEFAULTED_no = 0x00,$/;"	e	enum:dwarf_defaulted_attribute
DW_DEFAULTED_out_of_class	include/dwarf2.h	/^    DW_DEFAULTED_out_of_class = 0x02$/;"	e	enum:dwarf_defaulted_attribute
DW_DSC_label	include/dwarf2.h	/^    DW_DSC_label = 0,$/;"	e	enum:dwarf_discrim_list
DW_DSC_range	include/dwarf2.h	/^    DW_DSC_range = 1$/;"	e	enum:dwarf_discrim_list
DW_DS_leading_overpunch	include/dwarf2.h	/^    DW_DS_leading_overpunch = 0x02,$/;"	e	enum:dwarf_decimal_sign_encoding
DW_DS_leading_separate	include/dwarf2.h	/^    DW_DS_leading_separate = 0x04,$/;"	e	enum:dwarf_decimal_sign_encoding
DW_DS_trailing_overpunch	include/dwarf2.h	/^    DW_DS_trailing_overpunch = 0x03,$/;"	e	enum:dwarf_decimal_sign_encoding
DW_DS_trailing_separate	include/dwarf2.h	/^    DW_DS_trailing_separate = 0x05$/;"	e	enum:dwarf_decimal_sign_encoding
DW_DS_unsigned	include/dwarf2.h	/^    DW_DS_unsigned = 0x01,$/;"	e	enum:dwarf_decimal_sign_encoding
DW_EH_PE_absptr	include/dwarf2.h	470;"	d
DW_EH_PE_aligned	include/dwarf2.h	487;"	d
DW_EH_PE_datarel	include/dwarf2.h	485;"	d
DW_EH_PE_funcrel	include/dwarf2.h	486;"	d
DW_EH_PE_indirect	include/dwarf2.h	489;"	d
DW_EH_PE_omit	include/dwarf2.h	471;"	d
DW_EH_PE_pcrel	include/dwarf2.h	483;"	d
DW_EH_PE_sdata2	include/dwarf2.h	478;"	d
DW_EH_PE_sdata4	include/dwarf2.h	479;"	d
DW_EH_PE_sdata8	include/dwarf2.h	480;"	d
DW_EH_PE_signed	include/dwarf2.h	481;"	d
DW_EH_PE_sleb128	include/dwarf2.h	477;"	d
DW_EH_PE_textrel	include/dwarf2.h	484;"	d
DW_EH_PE_udata2	include/dwarf2.h	474;"	d
DW_EH_PE_udata4	include/dwarf2.h	475;"	d
DW_EH_PE_udata8	include/dwarf2.h	476;"	d
DW_EH_PE_uleb128	include/dwarf2.h	473;"	d
DW_END_AT	include/dwarf2.h	67;"	d
DW_END_AT	include/dwarf2.h	88;"	d
DW_END_AT	libiberty/dwarfnames.c	46;"	d	file:
DW_END_AT	libiberty/dwarfnames.c	89;"	d	file:
DW_END_ATE	include/dwarf2.h	73;"	d
DW_END_ATE	include/dwarf2.h	92;"	d
DW_END_ATE	libiberty/dwarfnames.c	56;"	d	file:
DW_END_ATE	libiberty/dwarfnames.c	93;"	d	file:
DW_END_CFA	include/dwarf2.h	76;"	d
DW_END_CFA	include/dwarf2.h	94;"	d
DW_END_CFA	libiberty/dwarfnames.c	61;"	d	file:
DW_END_CFA	libiberty/dwarfnames.c	95;"	d	file:
DW_END_FORM	include/dwarf2.h	64;"	d
DW_END_FORM	include/dwarf2.h	86;"	d
DW_END_FORM	libiberty/dwarfnames.c	41;"	d	file:
DW_END_FORM	libiberty/dwarfnames.c	87;"	d	file:
DW_END_IDX	include/dwarf2.h	79;"	d
DW_END_IDX	include/dwarf2.h	96;"	d
DW_END_IDX	libiberty/dwarfnames.c	66;"	d	file:
DW_END_IDX	libiberty/dwarfnames.c	97;"	d	file:
DW_END_OP	include/dwarf2.h	70;"	d
DW_END_OP	include/dwarf2.h	90;"	d
DW_END_OP	libiberty/dwarfnames.c	51;"	d	file:
DW_END_OP	libiberty/dwarfnames.c	91;"	d	file:
DW_END_TAG	include/dwarf2.h	61;"	d
DW_END_TAG	include/dwarf2.h	84;"	d
DW_END_TAG	libiberty/dwarfnames.c	36;"	d	file:
DW_END_TAG	libiberty/dwarfnames.c	85;"	d	file:
DW_END_big	include/dwarf2.h	/^    DW_END_big = 0x01,$/;"	e	enum:dwarf_endianity_encoding
DW_END_default	include/dwarf2.h	/^    DW_END_default = 0x00,$/;"	e	enum:dwarf_endianity_encoding
DW_END_hi_user	include/dwarf2.h	/^    DW_END_hi_user = 0xff$/;"	e	enum:dwarf_endianity_encoding
DW_END_little	include/dwarf2.h	/^    DW_END_little = 0x02,$/;"	e	enum:dwarf_endianity_encoding
DW_END_lo_user	include/dwarf2.h	/^    DW_END_lo_user = 0x40,$/;"	e	enum:dwarf_endianity_encoding
DW_FIELD_ALLOC_CHUNK	gdb/dwarf2read.c	1331;"	d	file:
DW_FIRST_AT	include/dwarf2.h	65;"	d
DW_FIRST_AT	include/dwarf2.h	87;"	d
DW_FIRST_AT	libiberty/dwarfnames.c	42;"	d	file:
DW_FIRST_AT	libiberty/dwarfnames.c	88;"	d	file:
DW_FIRST_ATE	include/dwarf2.h	71;"	d
DW_FIRST_ATE	include/dwarf2.h	91;"	d
DW_FIRST_ATE	libiberty/dwarfnames.c	52;"	d	file:
DW_FIRST_ATE	libiberty/dwarfnames.c	92;"	d	file:
DW_FIRST_CFA	include/dwarf2.h	74;"	d
DW_FIRST_CFA	include/dwarf2.h	93;"	d
DW_FIRST_CFA	libiberty/dwarfnames.c	57;"	d	file:
DW_FIRST_CFA	libiberty/dwarfnames.c	94;"	d	file:
DW_FIRST_FORM	include/dwarf2.h	62;"	d
DW_FIRST_FORM	include/dwarf2.h	85;"	d
DW_FIRST_FORM	libiberty/dwarfnames.c	37;"	d	file:
DW_FIRST_FORM	libiberty/dwarfnames.c	86;"	d	file:
DW_FIRST_IDX	include/dwarf2.h	77;"	d
DW_FIRST_IDX	include/dwarf2.h	95;"	d
DW_FIRST_IDX	libiberty/dwarfnames.c	62;"	d	file:
DW_FIRST_IDX	libiberty/dwarfnames.c	96;"	d	file:
DW_FIRST_OP	include/dwarf2.h	68;"	d
DW_FIRST_OP	include/dwarf2.h	89;"	d
DW_FIRST_OP	libiberty/dwarfnames.c	47;"	d	file:
DW_FIRST_OP	libiberty/dwarfnames.c	90;"	d	file:
DW_FIRST_TAG	include/dwarf2.h	59;"	d
DW_FIRST_TAG	include/dwarf2.h	83;"	d
DW_FIRST_TAG	libiberty/dwarfnames.c	32;"	d	file:
DW_FIRST_TAG	libiberty/dwarfnames.c	84;"	d	file:
DW_FORM	include/dwarf2.h	100;"	d
DW_FORM	include/dwarf2.h	47;"	d
DW_FORM	libiberty/dwarfnames.c	101;"	d	file:
DW_FORM	libiberty/dwarfnames.c	70;"	d	file:
DW_IDX	include/dwarf2.h	109;"	d
DW_IDX	include/dwarf2.h	56;"	d
DW_IDX	libiberty/dwarfnames.c	110;"	d	file:
DW_IDX	libiberty/dwarfnames.c	79;"	d	file:
DW_IDX_DUP	include/dwarf2.h	110;"	d
DW_IDX_DUP	include/dwarf2.h	57;"	d
DW_IDX_DUP	libiberty/dwarfnames.c	111;"	d	file:
DW_IDX_DUP	libiberty/dwarfnames.c	80;"	d	file:
DW_ID_case_insensitive	include/dwarf2.h	/^    DW_ID_case_insensitive = 3$/;"	e	enum:dwarf_id_case
DW_ID_case_sensitive	include/dwarf2.h	/^    DW_ID_case_sensitive = 0,$/;"	e	enum:dwarf_id_case
DW_ID_down_case	include/dwarf2.h	/^    DW_ID_down_case = 2,$/;"	e	enum:dwarf_id_case
DW_ID_up_case	include/dwarf2.h	/^    DW_ID_up_case = 1,$/;"	e	enum:dwarf_id_case
DW_INL_declared_inlined	include/dwarf2.h	/^    DW_INL_declared_inlined = 3$/;"	e	enum:dwarf_inline_attribute
DW_INL_declared_not_inlined	include/dwarf2.h	/^    DW_INL_declared_not_inlined = 2,$/;"	e	enum:dwarf_inline_attribute
DW_INL_inlined	include/dwarf2.h	/^    DW_INL_inlined = 1,$/;"	e	enum:dwarf_inline_attribute
DW_INL_not_inlined	include/dwarf2.h	/^    DW_INL_not_inlined = 0,$/;"	e	enum:dwarf_inline_attribute
DW_LANG_Ada83	include/dwarf2.h	/^    DW_LANG_Ada83 = 0x0003,$/;"	e	enum:dwarf_source_language
DW_LANG_Ada95	include/dwarf2.h	/^    DW_LANG_Ada95 = 0x000d,$/;"	e	enum:dwarf_source_language
DW_LANG_C	include/dwarf2.h	/^    DW_LANG_C = 0x0002,$/;"	e	enum:dwarf_source_language
DW_LANG_C11	include/dwarf2.h	/^    DW_LANG_C11 = 0x001d,$/;"	e	enum:dwarf_source_language
DW_LANG_C89	include/dwarf2.h	/^    DW_LANG_C89 = 0x0001,$/;"	e	enum:dwarf_source_language
DW_LANG_C99	include/dwarf2.h	/^    DW_LANG_C99 = 0x000c,$/;"	e	enum:dwarf_source_language
DW_LANG_C_plus_plus	include/dwarf2.h	/^    DW_LANG_C_plus_plus = 0x0004,$/;"	e	enum:dwarf_source_language
DW_LANG_C_plus_plus_03	include/dwarf2.h	/^    DW_LANG_C_plus_plus_03 = 0x0019,$/;"	e	enum:dwarf_source_language
DW_LANG_C_plus_plus_11	include/dwarf2.h	/^    DW_LANG_C_plus_plus_11 = 0x001a,$/;"	e	enum:dwarf_source_language
DW_LANG_C_plus_plus_14	include/dwarf2.h	/^    DW_LANG_C_plus_plus_14 = 0x0021,$/;"	e	enum:dwarf_source_language
DW_LANG_Cobol74	include/dwarf2.h	/^    DW_LANG_Cobol74 = 0x0005,$/;"	e	enum:dwarf_source_language
DW_LANG_Cobol85	include/dwarf2.h	/^    DW_LANG_Cobol85 = 0x0006,$/;"	e	enum:dwarf_source_language
DW_LANG_D	include/dwarf2.h	/^    DW_LANG_D = 0x0013,$/;"	e	enum:dwarf_source_language
DW_LANG_Dylan	include/dwarf2.h	/^    DW_LANG_Dylan = 0x0020,$/;"	e	enum:dwarf_source_language
DW_LANG_Fortran03	include/dwarf2.h	/^    DW_LANG_Fortran03 = 0x0022,$/;"	e	enum:dwarf_source_language
DW_LANG_Fortran08	include/dwarf2.h	/^    DW_LANG_Fortran08 = 0x0023,$/;"	e	enum:dwarf_source_language
DW_LANG_Fortran77	include/dwarf2.h	/^    DW_LANG_Fortran77 = 0x0007,$/;"	e	enum:dwarf_source_language
DW_LANG_Fortran90	include/dwarf2.h	/^    DW_LANG_Fortran90 = 0x0008,$/;"	e	enum:dwarf_source_language
DW_LANG_Fortran95	include/dwarf2.h	/^    DW_LANG_Fortran95 = 0x000e,$/;"	e	enum:dwarf_source_language
DW_LANG_Go	include/dwarf2.h	/^    DW_LANG_Go = 0x0016,$/;"	e	enum:dwarf_source_language
DW_LANG_HP_Assembler	include/dwarf2.h	/^    DW_LANG_HP_Assembler = 0x8007,$/;"	e	enum:dwarf_source_language
DW_LANG_HP_Basic91	include/dwarf2.h	/^    DW_LANG_HP_Basic91   = 0x8004,$/;"	e	enum:dwarf_source_language
DW_LANG_HP_Bliss	include/dwarf2.h	/^    DW_LANG_HP_Bliss     = 0x8003,$/;"	e	enum:dwarf_source_language
DW_LANG_HP_IMacro	include/dwarf2.h	/^    DW_LANG_HP_IMacro    = 0x8006,$/;"	e	enum:dwarf_source_language
DW_LANG_HP_Pascal91	include/dwarf2.h	/^    DW_LANG_HP_Pascal91  = 0x8005,$/;"	e	enum:dwarf_source_language
DW_LANG_Haskell	include/dwarf2.h	/^    DW_LANG_Haskell = 0x0018,$/;"	e	enum:dwarf_source_language
DW_LANG_Java	include/dwarf2.h	/^    DW_LANG_Java = 0x000b,$/;"	e	enum:dwarf_source_language
DW_LANG_Julia	include/dwarf2.h	/^    DW_LANG_Julia = 0x001f,$/;"	e	enum:dwarf_source_language
DW_LANG_Mips_Assembler	include/dwarf2.h	/^    DW_LANG_Mips_Assembler = 0x8001,$/;"	e	enum:dwarf_source_language
DW_LANG_Modula2	include/dwarf2.h	/^    DW_LANG_Modula2 = 0x000a,$/;"	e	enum:dwarf_source_language
DW_LANG_Modula3	include/dwarf2.h	/^    DW_LANG_Modula3 = 0x0017,$/;"	e	enum:dwarf_source_language
DW_LANG_OCaml	include/dwarf2.h	/^    DW_LANG_OCaml = 0x001b,$/;"	e	enum:dwarf_source_language
DW_LANG_ObjC	include/dwarf2.h	/^    DW_LANG_ObjC = 0x0010,$/;"	e	enum:dwarf_source_language
DW_LANG_ObjC_plus_plus	include/dwarf2.h	/^    DW_LANG_ObjC_plus_plus = 0x0011,$/;"	e	enum:dwarf_source_language
DW_LANG_OpenCL	include/dwarf2.h	/^    DW_LANG_OpenCL = 0x0015,$/;"	e	enum:dwarf_source_language
DW_LANG_PLI	include/dwarf2.h	/^    DW_LANG_PLI = 0x000f,$/;"	e	enum:dwarf_source_language
DW_LANG_Pascal83	include/dwarf2.h	/^    DW_LANG_Pascal83 = 0x0009,$/;"	e	enum:dwarf_source_language
DW_LANG_Python	include/dwarf2.h	/^    DW_LANG_Python = 0x0014,$/;"	e	enum:dwarf_source_language
DW_LANG_RenderScript	include/dwarf2.h	/^    DW_LANG_RenderScript = 0x0024,$/;"	e	enum:dwarf_source_language
DW_LANG_Rust	include/dwarf2.h	/^    DW_LANG_Rust = 0x001c,$/;"	e	enum:dwarf_source_language
DW_LANG_Rust_old	include/dwarf2.h	/^    DW_LANG_Rust_old = 0x9000$/;"	e	enum:dwarf_source_language
DW_LANG_Swift	include/dwarf2.h	/^    DW_LANG_Swift = 0x001e,$/;"	e	enum:dwarf_source_language
DW_LANG_UPC	include/dwarf2.h	/^    DW_LANG_UPC = 0x0012,$/;"	e	enum:dwarf_source_language
DW_LANG_Upc	include/dwarf2.h	/^    DW_LANG_Upc = 0x8765,$/;"	e	enum:dwarf_source_language
DW_LANG_hi_user	include/dwarf2.h	/^    DW_LANG_hi_user = 0xffff,	\/* Implementation-defined range start.  *\/$/;"	e	enum:dwarf_source_language
DW_LANG_lo_user	include/dwarf2.h	/^    DW_LANG_lo_user = 0x8000,	\/* Implementation-defined range start.  *\/$/;"	e	enum:dwarf_source_language
DW_LLE_GNU_base_address_selection_entry	include/dwarf2.h	/^    DW_LLE_GNU_base_address_selection_entry = 0x01,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_GNU_end_of_list_entry	include/dwarf2.h	/^    DW_LLE_GNU_end_of_list_entry = 0x00,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_GNU_start_end_entry	include/dwarf2.h	/^    DW_LLE_GNU_start_end_entry = 0x02,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_GNU_start_length_entry	include/dwarf2.h	/^    DW_LLE_GNU_start_length_entry = 0x03$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_GNU_view_pair	include/dwarf2.h	/^    DW_LLE_GNU_view_pair = 0x09,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_base_address	include/dwarf2.h	/^    DW_LLE_base_address = 0x06,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_base_addressx	include/dwarf2.h	/^    DW_LLE_base_addressx = 0x01,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_default_location	include/dwarf2.h	/^    DW_LLE_default_location = 0x05,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_end_of_list	include/dwarf2.h	/^    DW_LLE_end_of_list = 0x00,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_offset_pair	include/dwarf2.h	/^    DW_LLE_offset_pair = 0x04,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_start_end	include/dwarf2.h	/^    DW_LLE_start_end = 0x07,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_start_length	include/dwarf2.h	/^    DW_LLE_start_length = 0x08,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_startx_endx	include/dwarf2.h	/^    DW_LLE_startx_endx = 0x02,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_startx_length	include/dwarf2.h	/^    DW_LLE_startx_length = 0x03,$/;"	e	enum:dwarf_location_list_entry_type
DW_LLE_view_pair	include/dwarf2.h	307;"	d
DW_LNCT_MD5	include/dwarf2.h	/^    DW_LNCT_MD5 = 0x5,$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_directory_index	include/dwarf2.h	/^    DW_LNCT_directory_index = 0x2,$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_hi_user	include/dwarf2.h	/^    DW_LNCT_hi_user = 0x3fff$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_lo_user	include/dwarf2.h	/^    DW_LNCT_lo_user = 0x2000,$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_path	include/dwarf2.h	/^    DW_LNCT_path = 0x1,$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_size	include/dwarf2.h	/^    DW_LNCT_size = 0x4,$/;"	e	enum:dwarf_line_number_content_type
DW_LNCT_timestamp	include/dwarf2.h	/^    DW_LNCT_timestamp = 0x3,$/;"	e	enum:dwarf_line_number_content_type
DW_LNE_HP_SFC_associate	include/dwarf2.h	/^    DW_LNE_HP_SFC_associate = 3$/;"	e	enum:dwarf_line_number_hp_sfc_ops
DW_LNE_HP_SFC_formfeed	include/dwarf2.h	/^    DW_LNE_HP_SFC_formfeed = 1,$/;"	e	enum:dwarf_line_number_hp_sfc_ops
DW_LNE_HP_SFC_set_listing_line	include/dwarf2.h	/^    DW_LNE_HP_SFC_set_listing_line = 2,$/;"	e	enum:dwarf_line_number_hp_sfc_ops
DW_LNE_HP_define_proc	include/dwarf2.h	/^    DW_LNE_HP_define_proc              = 0x20,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_negate_front_end_logical	include/dwarf2.h	/^    DW_LNE_HP_negate_front_end_logical = 0x19,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_negate_function_exit	include/dwarf2.h	/^    DW_LNE_HP_negate_function_exit     = 0x18,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_negate_is_UV_update	include/dwarf2.h	/^    DW_LNE_HP_negate_is_UV_update      = 0x11,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_negate_post_semantics	include/dwarf2.h	/^    DW_LNE_HP_negate_post_semantics    = 0x17,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_pop_context	include/dwarf2.h	/^    DW_LNE_HP_pop_context              = 0x13,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_push_context	include/dwarf2.h	/^    DW_LNE_HP_push_context             = 0x12,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_set_file_line_column	include/dwarf2.h	/^    DW_LNE_HP_set_file_line_column     = 0x14,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_set_routine_name	include/dwarf2.h	/^    DW_LNE_HP_set_routine_name         = 0x15,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_set_sequence	include/dwarf2.h	/^    DW_LNE_HP_set_sequence             = 0x16,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_HP_source_file_correlation	include/dwarf2.h	/^    DW_LNE_HP_source_file_correlation  = 0x80,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_define_file	include/dwarf2.h	/^    DW_LNE_define_file = 3,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_end_sequence	include/dwarf2.h	/^    DW_LNE_end_sequence = 1,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_hi_user	include/dwarf2.h	/^    DW_LNE_hi_user = 0xff$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_lo_user	include/dwarf2.h	/^    DW_LNE_lo_user = 0x80,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_set_address	include/dwarf2.h	/^    DW_LNE_set_address = 2,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNE_set_discriminator	include/dwarf2.h	/^    DW_LNE_set_discriminator = 4,$/;"	e	enum:dwarf_line_number_x_ops
DW_LNS_advance_line	include/dwarf2.h	/^    DW_LNS_advance_line = 3,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_advance_pc	include/dwarf2.h	/^    DW_LNS_advance_pc = 2,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_const_add_pc	include/dwarf2.h	/^    DW_LNS_const_add_pc = 8,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_copy	include/dwarf2.h	/^    DW_LNS_copy = 1,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_extended_op	include/dwarf2.h	/^    DW_LNS_extended_op = 0,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_fixed_advance_pc	include/dwarf2.h	/^    DW_LNS_fixed_advance_pc = 9,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_negate_stmt	include/dwarf2.h	/^    DW_LNS_negate_stmt = 6,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_basic_block	include/dwarf2.h	/^    DW_LNS_set_basic_block = 7,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_column	include/dwarf2.h	/^    DW_LNS_set_column = 5,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_epilogue_begin	include/dwarf2.h	/^    DW_LNS_set_epilogue_begin = 11,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_file	include/dwarf2.h	/^    DW_LNS_set_file = 4,$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_isa	include/dwarf2.h	/^    DW_LNS_set_isa = 12$/;"	e	enum:dwarf_line_number_ops
DW_LNS_set_prologue_end	include/dwarf2.h	/^    DW_LNS_set_prologue_end = 10,$/;"	e	enum:dwarf_line_number_ops
DW_MACINFO_define	include/dwarf2.h	/^    DW_MACINFO_define = 1,$/;"	e	enum:dwarf_macinfo_record_type
DW_MACINFO_end_file	include/dwarf2.h	/^    DW_MACINFO_end_file = 4,$/;"	e	enum:dwarf_macinfo_record_type
DW_MACINFO_start_file	include/dwarf2.h	/^    DW_MACINFO_start_file = 3,$/;"	e	enum:dwarf_macinfo_record_type
DW_MACINFO_undef	include/dwarf2.h	/^    DW_MACINFO_undef = 2,$/;"	e	enum:dwarf_macinfo_record_type
DW_MACINFO_vendor_ext	include/dwarf2.h	/^    DW_MACINFO_vendor_ext = 255$/;"	e	enum:dwarf_macinfo_record_type
DW_MACRO_GNU_define	include/dwarf2.h	/^    DW_MACRO_GNU_define = 0x01,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_define_indirect	include/dwarf2.h	/^    DW_MACRO_GNU_define_indirect = 0x05,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_define_indirect_alt	include/dwarf2.h	/^    DW_MACRO_GNU_define_indirect_alt = 0x08,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_end_file	include/dwarf2.h	/^    DW_MACRO_GNU_end_file = 0x04,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_hi_user	include/dwarf2.h	/^    DW_MACRO_GNU_hi_user = 0xff$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_lo_user	include/dwarf2.h	/^    DW_MACRO_GNU_lo_user = 0xe0,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_start_file	include/dwarf2.h	/^    DW_MACRO_GNU_start_file = 0x03,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_transparent_include	include/dwarf2.h	/^    DW_MACRO_GNU_transparent_include = 0x07,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_transparent_include_alt	include/dwarf2.h	/^    DW_MACRO_GNU_transparent_include_alt = 0x0a,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_undef	include/dwarf2.h	/^    DW_MACRO_GNU_undef = 0x02,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_undef_indirect	include/dwarf2.h	/^    DW_MACRO_GNU_undef_indirect = 0x06,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_GNU_undef_indirect_alt	include/dwarf2.h	/^    DW_MACRO_GNU_undef_indirect_alt = 0x09,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_define	include/dwarf2.h	/^    DW_MACRO_define = 0x01,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_define_strp	include/dwarf2.h	/^    DW_MACRO_define_strp = 0x05,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_define_strx	include/dwarf2.h	/^    DW_MACRO_define_strx = 0x0b,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_define_sup	include/dwarf2.h	/^    DW_MACRO_define_sup = 0x08,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_end_file	include/dwarf2.h	/^    DW_MACRO_end_file = 0x04,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_hi_user	include/dwarf2.h	/^    DW_MACRO_hi_user = 0xff,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_import	include/dwarf2.h	/^    DW_MACRO_import = 0x07,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_import_sup	include/dwarf2.h	/^    DW_MACRO_import_sup = 0x0a,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_lo_user	include/dwarf2.h	/^    DW_MACRO_lo_user = 0xe0,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_start_file	include/dwarf2.h	/^    DW_MACRO_start_file = 0x03,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_undef	include/dwarf2.h	/^    DW_MACRO_undef = 0x02,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_undef_strp	include/dwarf2.h	/^    DW_MACRO_undef_strp = 0x06,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_undef_strx	include/dwarf2.h	/^    DW_MACRO_undef_strx = 0x0c,$/;"	e	enum:dwarf_macro_record_type
DW_MACRO_undef_sup	include/dwarf2.h	/^    DW_MACRO_undef_sup = 0x09,$/;"	e	enum:dwarf_macro_record_type
DW_OP	include/dwarf2.h	103;"	d
DW_OP	include/dwarf2.h	50;"	d
DW_OP	libiberty/dwarfnames.c	104;"	d	file:
DW_OP	libiberty/dwarfnames.c	73;"	d	file:
DW_OP_DUP	include/dwarf2.h	104;"	d
DW_OP_DUP	include/dwarf2.h	51;"	d
DW_OP_DUP	libiberty/dwarfnames.c	105;"	d	file:
DW_OP_DUP	libiberty/dwarfnames.c	74;"	d	file:
DW_ORD_col_major	include/dwarf2.h	/^    DW_ORD_col_major = 1$/;"	e	enum:dwarf_array_dim_ordering
DW_ORD_row_major	include/dwarf2.h	/^    DW_ORD_row_major = 0,$/;"	e	enum:dwarf_array_dim_ordering
DW_RLE_base_address	include/dwarf2.h	/^    DW_RLE_base_address = 0x05,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_base_addressx	include/dwarf2.h	/^    DW_RLE_base_addressx = 0x01,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_end_of_list	include/dwarf2.h	/^    DW_RLE_end_of_list = 0x00,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_offset_pair	include/dwarf2.h	/^    DW_RLE_offset_pair = 0x04,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_start_end	include/dwarf2.h	/^    DW_RLE_start_end = 0x06,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_start_length	include/dwarf2.h	/^    DW_RLE_start_length = 0x07$/;"	e	enum:dwarf_range_list_entry
DW_RLE_startx_endx	include/dwarf2.h	/^    DW_RLE_startx_endx = 0x02,$/;"	e	enum:dwarf_range_list_entry
DW_RLE_startx_length	include/dwarf2.h	/^    DW_RLE_startx_length = 0x03,$/;"	e	enum:dwarf_range_list_entry
DW_SECT_ABBREV	include/dwarf2.h	/^    DW_SECT_ABBREV = 3,$/;"	e	enum:dwarf_sect
DW_SECT_INFO	include/dwarf2.h	/^    DW_SECT_INFO = 1,$/;"	e	enum:dwarf_sect
DW_SECT_LINE	include/dwarf2.h	/^    DW_SECT_LINE = 4,$/;"	e	enum:dwarf_sect
DW_SECT_LOC	include/dwarf2.h	/^    DW_SECT_LOC = 5,$/;"	e	enum:dwarf_sect
DW_SECT_MACINFO	include/dwarf2.h	/^    DW_SECT_MACINFO = 7,$/;"	e	enum:dwarf_sect
DW_SECT_MACRO	include/dwarf2.h	/^    DW_SECT_MACRO = 8,$/;"	e	enum:dwarf_sect
DW_SECT_MAX	include/dwarf2.h	/^    DW_SECT_MAX = 8$/;"	e	enum:dwarf_sect
DW_SECT_MIN	gdb/dwarf2read.c	/^  DW_SECT_MIN = 1$/;"	e	enum:dwp_v2_section_ids	file:
DW_SECT_STR_OFFSETS	include/dwarf2.h	/^    DW_SECT_STR_OFFSETS = 6,$/;"	e	enum:dwarf_sect
DW_SECT_TYPES	include/dwarf2.h	/^    DW_SECT_TYPES = 2,$/;"	e	enum:dwarf_sect
DW_SIGNATURE	gdb/dwarf2read.c	1314;"	d	file:
DW_SND	gdb/dwarf2read.c	1312;"	d	file:
DW_STRING	gdb/dwarf2read.c	1308;"	d	file:
DW_STRING_IS_CANONICAL	gdb/dwarf2read.c	1309;"	d	file:
DW_TAG	include/dwarf2.h	45;"	d
DW_TAG	include/dwarf2.h	98;"	d
DW_TAG	libiberty/dwarfnames.c	68;"	d	file:
DW_TAG	libiberty/dwarfnames.c	99;"	d	file:
DW_TAG_DUP	include/dwarf2.h	46;"	d
DW_TAG_DUP	include/dwarf2.h	99;"	d
DW_TAG_DUP	libiberty/dwarfnames.c	100;"	d	file:
DW_TAG_DUP	libiberty/dwarfnames.c	69;"	d	file:
DW_TAG_padding	gdb/dwarf2read.c	/^      : partial_die_info (sect_off, DW_TAG_padding, 0)$/;"	m	struct:allocate_on_obstack	file:
DW_UNSND	gdb/dwarf2read.c	1310;"	d	file:
DW_UT_compile	include/dwarf2.h	/^    DW_UT_compile = 0x01,$/;"	e	enum:dwarf_unit_type
DW_UT_hi_user	include/dwarf2.h	/^    DW_UT_hi_user = 0xff$/;"	e	enum:dwarf_unit_type
DW_UT_lo_user	include/dwarf2.h	/^    DW_UT_lo_user = 0x80,$/;"	e	enum:dwarf_unit_type
DW_UT_partial	include/dwarf2.h	/^    DW_UT_partial = 0x03,$/;"	e	enum:dwarf_unit_type
DW_UT_skeleton	include/dwarf2.h	/^    DW_UT_skeleton = 0x04,$/;"	e	enum:dwarf_unit_type
DW_UT_split_compile	include/dwarf2.h	/^    DW_UT_split_compile = 0x05,$/;"	e	enum:dwarf_unit_type
DW_UT_split_type	include/dwarf2.h	/^    DW_UT_split_type = 0x06,$/;"	e	enum:dwarf_unit_type
DW_UT_type	include/dwarf2.h	/^    DW_UT_type = 0x02,$/;"	e	enum:dwarf_unit_type
DW_VIRTUALITY_none	include/dwarf2.h	/^    DW_VIRTUALITY_none = 0,$/;"	e	enum:dwarf_virtuality_attribute
DW_VIRTUALITY_pure_virtual	include/dwarf2.h	/^    DW_VIRTUALITY_pure_virtual = 2$/;"	e	enum:dwarf_virtuality_attribute
DW_VIRTUALITY_virtual	include/dwarf2.h	/^    DW_VIRTUALITY_virtual = 1,$/;"	e	enum:dwarf_virtuality_attribute
DW_VIS_exported	include/dwarf2.h	/^    DW_VIS_exported = 2,$/;"	e	enum:dwarf_visibility_attribute
DW_VIS_local	include/dwarf2.h	/^    DW_VIS_local = 1,$/;"	e	enum:dwarf_visibility_attribute
DW_VIS_qualified	include/dwarf2.h	/^    DW_VIS_qualified = 3$/;"	e	enum:dwarf_visibility_attribute
DW_children_no	include/dwarf2.h	113;"	d
DW_children_yes	include/dwarf2.h	114;"	d
DX	opcodes/i386-dis.c	349;"	d	file:
DX	opcodes/ppc-opc.c	2803;"	d	file:
DXD	opcodes/ppc-opc.c	1966;"	d	file:
DX_MASK	opcodes/ppc-opc.c	2804;"	d	file:
DX_REG_M	opcodes/sh-opc.h	/^    DX_REG_M,$/;"	e	enum:__anon62
DX_REG_N	opcodes/sh-opc.h	/^    DX_REG_N,$/;"	e	enum:__anon62
DYLD_VERSION_MAX	gdb/solib-darwin.c	70;"	d	file:
DYLD_VERSION_MIN	gdb/solib-darwin.c	69;"	d	file:
DYNAMIC	bfd/bfd-in2.h	6893;"	d
DYNAMIC_CRC_TABLE	zlib/crc32.c	27;"	d	file:
DYN_AS_NEEDED	bfd/bfd-in.h	/^  DYN_AS_NEEDED = 1,$/;"	e	enum:dynamic_lib_link_class
DYN_AS_NEEDED	bfd/bfd-in2.h	/^  DYN_AS_NEEDED = 1,$/;"	e	enum:dynamic_lib_link_class
DYN_DT_NEEDED	bfd/bfd-in.h	/^  DYN_DT_NEEDED = 2,$/;"	e	enum:dynamic_lib_link_class
DYN_DT_NEEDED	bfd/bfd-in2.h	/^  DYN_DT_NEEDED = 2,$/;"	e	enum:dynamic_lib_link_class
DYN_NORMAL	bfd/bfd-in.h	/^  DYN_NORMAL = 0,$/;"	e	enum:dynamic_lib_link_class
DYN_NORMAL	bfd/bfd-in2.h	/^  DYN_NORMAL = 0,$/;"	e	enum:dynamic_lib_link_class
DYN_NO_ADD_NEEDED	bfd/bfd-in.h	/^  DYN_NO_ADD_NEEDED = 4,$/;"	e	enum:dynamic_lib_link_class
DYN_NO_ADD_NEEDED	bfd/bfd-in2.h	/^  DYN_NO_ADD_NEEDED = 4,$/;"	e	enum:dynamic_lib_link_class
DYN_NO_NEEDED	bfd/bfd-in.h	/^  DYN_NO_NEEDED = 8$/;"	e	enum:dynamic_lib_link_class
DYN_NO_NEEDED	bfd/bfd-in2.h	/^  DYN_NO_NEEDED = 8$/;"	e	enum:dynamic_lib_link_class
DYN_PROP_ALLOCATED	gdb/gdbtypes.h	/^  DYN_PROP_ALLOCATED,$/;"	e	enum:dynamic_prop_node_kind
DYN_PROP_ASSOCIATED	gdb/gdbtypes.h	/^  DYN_PROP_ASSOCIATED,$/;"	e	enum:dynamic_prop_node_kind
DYN_PROP_BYTE_STRIDE	gdb/gdbtypes.h	/^  DYN_PROP_BYTE_STRIDE,$/;"	e	enum:dynamic_prop_node_kind
DYN_PROP_DATA_LOCATION	gdb/gdbtypes.h	/^  DYN_PROP_DATA_LOCATION,$/;"	e	enum:dynamic_prop_node_kind
DYN_PROP_DISCRIMINATED	gdb/gdbtypes.h	/^  DYN_PROP_DISCRIMINATED,$/;"	e	enum:dynamic_prop_node_kind
DYN_STRING_H	include/dyn-string.h	23;"	d
DYN_TREES	zlib/zutil.h	74;"	d
DZ	sim/aarch64/cpustate.h	/^  DZ = (1 << DZ_IDX),$/;"	e	enum:FPSRMask
DZ	sim/mips/cp1.h	64;"	d
DZ_IDX	sim/aarch64/cpustate.h	/^  DZ_IDX = 1,$/;"	e	enum:FPSRIdx
DZ_REGNUM	gdb/cris-tdep.c	/^  DZ_REGNUM   = 24,$/;"	e	enum:cris_regnums	file:
D_20	opcodes/s390-opc.c	158;"	d	file:
D_36	opcodes/s390-opc.c	160;"	d	file:
D_BUILTIN_TYPE_COUNT	libiberty/cp-demangle.h	176;"	d
D_CLASS_INSN	include/opcode/tic4x.h	484;"	d
D_CODES	zlib/deflate.h	39;"	d
D_INO_TO_RESULT	gdb/gnulib/import/glob.c	159;"	d	file:
D_INO_TO_RESULT	gdb/gnulib/import/glob.c	161;"	d	file:
D_LANG_H	gdb/d-lang.h	21;"	d
D_MAIN	gdb/d-lang.c	/^static const char D_MAIN[] = "D main";$/;"	v	file:
D_NAMLEN	readline/posixdir.h	29;"	d
D_NAMLEN	readline/posixdir.h	31;"	d
D_NAMLEN	readline/posixdir.h	46;"	d
D_PAGED	bfd/bfd-in2.h	6902;"	d
D_PRINT_BOOL	libiberty/cp-demangle.h	/^  D_PRINT_BOOL,$/;"	e	enum:d_builtin_type_print
D_PRINT_BUFFER_LENGTH	libiberty/cp-demangle.c	/^enum { D_PRINT_BUFFER_LENGTH = 256 };$/;"	e	enum:__anon1188	file:
D_PRINT_DEFAULT	libiberty/cp-demangle.h	/^  D_PRINT_DEFAULT,$/;"	e	enum:d_builtin_type_print
D_PRINT_FLOAT	libiberty/cp-demangle.h	/^  D_PRINT_FLOAT,$/;"	e	enum:d_builtin_type_print
D_PRINT_INT	libiberty/cp-demangle.h	/^  D_PRINT_INT,$/;"	e	enum:d_builtin_type_print
D_PRINT_LONG	libiberty/cp-demangle.h	/^  D_PRINT_LONG,$/;"	e	enum:d_builtin_type_print
D_PRINT_LONG_LONG	libiberty/cp-demangle.h	/^  D_PRINT_LONG_LONG,$/;"	e	enum:d_builtin_type_print
D_PRINT_UNSIGNED	libiberty/cp-demangle.h	/^  D_PRINT_UNSIGNED,$/;"	e	enum:d_builtin_type_print
D_PRINT_UNSIGNED_LONG	libiberty/cp-demangle.h	/^  D_PRINT_UNSIGNED_LONG,$/;"	e	enum:d_builtin_type_print
D_PRINT_UNSIGNED_LONG_LONG	libiberty/cp-demangle.h	/^  D_PRINT_UNSIGNED_LONG_LONG,$/;"	e	enum:d_builtin_type_print
D_PRINT_VOID	libiberty/cp-demangle.h	/^  D_PRINT_VOID$/;"	e	enum:d_builtin_type_print
D_REGISTER_SIZE	gdb/aarch64-tdep.h	45;"	d
D_REGNUM	sim/m68hc11/sim-main.h	67;"	d
D_REGS	gdb/go32-nat.c	800;"	d	file:
D_REG_M	opcodes/sh-opc.h	/^    D_REG_M,$/;"	e	enum:__anon62
D_REG_N	opcodes/sh-opc.h	/^    D_REG_N,$/;"	e	enum:__anon62
D_TYPE_TO_RESULT	gdb/gnulib/import/glob.c	121;"	d	file:
D_TYPE_TO_RESULT	gdb/gnulib/import/glob.c	137;"	d	file:
D_all_insn	include/opcode/score-datadep.h	/^  D_all_insn$/;"	e	enum:insn_type_for_dependency
D_mtcr	include/opcode/score-datadep.h	/^  D_mtcr,$/;"	e	enum:insn_type_for_dependency
Dad	zlib/deflate.h	81;"	d
DagMODik	include/opcode/bfin.h	/^} DagMODik;$/;"	t	typeref:struct:__anon1371
DagMODik_code_bits	include/opcode/bfin.h	1750;"	d
DagMODik_code_mask	include/opcode/bfin.h	1751;"	d
DagMODik_i_bits	include/opcode/bfin.h	1746;"	d
DagMODik_i_mask	include/opcode/bfin.h	1747;"	d
DagMODik_op_bits	include/opcode/bfin.h	1748;"	d
DagMODik_op_mask	include/opcode/bfin.h	1749;"	d
DagMODik_opcode	include/opcode/bfin.h	1745;"	d
DagMODim	include/opcode/bfin.h	/^} DagMODim;$/;"	t	typeref:struct:__anon1370
DagMODim_br_bits	include/opcode/bfin.h	1712;"	d
DagMODim_br_mask	include/opcode/bfin.h	1713;"	d
DagMODim_code2_bits	include/opcode/bfin.h	1710;"	d
DagMODim_code2_mask	include/opcode/bfin.h	1711;"	d
DagMODim_code_bits	include/opcode/bfin.h	1714;"	d
DagMODim_code_mask	include/opcode/bfin.h	1715;"	d
DagMODim_i_bits	include/opcode/bfin.h	1704;"	d
DagMODim_i_mask	include/opcode/bfin.h	1705;"	d
DagMODim_m_bits	include/opcode/bfin.h	1706;"	d
DagMODim_m_mask	include/opcode/bfin.h	1707;"	d
DagMODim_op_bits	include/opcode/bfin.h	1708;"	d
DagMODim_op_mask	include/opcode/bfin.h	1709;"	d
DagMODim_opcode	include/opcode/bfin.h	1703;"	d
Data	gdb/testsuite/gdb.mi/var-cmd.c	/^struct Data {$/;"	s	file:
DataAvailable	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public event DataAvailableHandler DataAvailable;$/;"	E	class:DotZLib.CodecBase
DataAvailable	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        event DataAvailableHandler DataAvailable;$/;"	E	interface:DotZLib.Codec
DataAvailableHandler	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public delegate void DataAvailableHandler(byte[] data, int startIndex, int count);$/;"	m	namespace:DotZLib
DataDirectory	include/coff/internal.h	/^  IMAGE_DATA_DIRECTORY DataDirectory[IMAGE_NUMBEROF_DIRECTORY_ENTRIES];$/;"	m	struct:internal_extra_pe_aouthdr
DataDirectory	include/coff/pe.h	/^  char  DataDirectory[16][2][4]; \/* 16 entries, 2 elements\/entry, 4 chars.  *\/$/;"	m	struct:__anon1525
DataDirectory	include/coff/pe.h	/^  char  DataDirectory[16][2][4]; \/* 16 entries, 2 elements\/entry, 4 chars.  *\/$/;"	m	struct:__anon1526
DataReference	sim/mips/sim-main.h	/^  DataReference           = 7,$/;"	e	enum:ExceptionCause
Dbase	gdb/testsuite/gdb.cp/class2.cc	/^} Dbase;$/;"	t	typeref:class:__anon1912	file:
Debug	opcodes/i386-opc.h	/^  Debug,$/;"	e	enum:__anon68
Debug	sim/arm/armdefs.h	/^  unsigned Debug;		\/* show instructions as they are executed *\/$/;"	m	struct:ARMul_State
Debug	sim/mips/sim-main.h	347;"	d
DebugActiveProcessStop	gdb/windows-nat.c	/^static DebugActiveProcessStop_ftype *DebugActiveProcessStop;$/;"	v	file:
DebugActiveProcessStop	gdb/windows-nat.c	73;"	d	file:
DebugActiveProcessStop_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (DebugActiveProcessStop_ftype) (DWORD);$/;"	t	file:
DebugBreakPoint	sim/mips/sim-main.h	/^  DebugBreakPoint         = 16,    \/* Impl. dep. in MIPS32\/MIPS64.  *\/$/;"	e	enum:ExceptionCause
DebugBreakProcess	gdb/windows-nat.c	/^static DebugBreakProcess_ftype *DebugBreakProcess;$/;"	v	file:
DebugBreakProcess	gdb/windows-nat.c	74;"	d	file:
DebugBreakProcess_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (DebugBreakProcess_ftype) (HANDLE);$/;"	t	file:
DebugSetProcessKillOnExit	gdb/windows-nat.c	/^static DebugSetProcessKillOnExit_ftype *DebugSetProcessKillOnExit;$/;"	v	file:
DebugSetProcessKillOnExit	gdb/windows-nat.c	75;"	d	file:
DebugSetProcessKillOnExit_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (DebugSetProcessKillOnExit_ftype) (BOOL);$/;"	t	file:
Debug_DBD	sim/mips/interp.c	83;"	d	file:
Debug_DBp	sim/mips/interp.c	85;"	d	file:
Debug_DM	sim/mips/interp.c	84;"	d	file:
DecisionHistory	sim/testsuite/sim/bfin/viterbi2.s	/^DecisionHistory:$/;"	l
DecodeCoproc	sim/mips/sim-main.h	713;"	d
DecompressBuf	zlib/contrib/delphi/ZLib.pas	/^procedure DecompressBuf(const InBuf: Pointer; InBytes: Integer;$/;"	p
DecompressToUserBuf	zlib/contrib/delphi/ZLib.pas	/^procedure DecompressToUserBuf(const InBuf: Pointer; InBytes: Integer;$/;"	p
DeeplyDerived	gdb/testsuite/gdb.cp/mb-ctor.cc	/^  DeeplyDerived(int i) : Base(i), Derived(i) {}$/;"	f	class:DeeplyDerived
DeeplyDerived	gdb/testsuite/gdb.cp/mb-ctor.cc	/^class DeeplyDerived : public Derived$/;"	c	file:
Default	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        Default = -1,$/;"	e	enum:DotZLib.CompressLevel	file:
DefaultSize	opcodes/i386-opc.h	/^  DefaultSize,$/;"	e	enum:__anon67
DeflateInflateTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    public class DeflateInflateTests$/;"	c	namespace:DotZLibTests
Deflate_Compress	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Deflate_Compress()$/;"	m	class:DotZLibTests.DeflateInflateTests
Deflate_Init	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Deflate_Init()$/;"	m	class:DotZLibTests.DeflateInflateTests
Deflater	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^		public Deflater(CompressLevel level) : base()$/;"	m	class:DotZLib.Deflater
Deflater	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^	public sealed class Deflater : CodecBase$/;"	c	namespace:DotZLib
Delay_Sleep	gdb/ada-tasks.c	/^  Delay_Sleep,$/;"	e	enum:task_states	file:
Delay_Slot	sim/sh/interp.c	692;"	d	file:
Derived	gdb/testsuite/gdb.cp/casts.cc	/^struct Derived : public Alpha$/;"	s	file:
Derived	gdb/testsuite/gdb.cp/derivation.cc	/^  struct Derived : public Base {$/;"	s	namespace:N	file:
Derived	gdb/testsuite/gdb.cp/destrprint.cc	/^  Derived() : Base(), z(23)$/;"	f	class:Derived
Derived	gdb/testsuite/gdb.cp/destrprint.cc	/^class Derived : public Base$/;"	c	file:
Derived	gdb/testsuite/gdb.cp/mb-ctor.cc	/^Derived::Derived(int i) : Base(i)$/;"	f	class:Derived
Derived	gdb/testsuite/gdb.cp/mb-ctor.cc	/^class Derived : public virtual Base$/;"	c	file:
Derived	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^struct Derived : public Obj$/;"	s	file:
Derived	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct Derived : public Alpha$/;"	s	file:
Derived	gdb/testsuite/gdb.cp/typeid.cc	/^struct Derived : public VB1, VB2$/;"	s	file:
Derived	gdb/testsuite/gdb.cp/virtbase.cc	/^    Derived(void): Middle() { z = 4; };$/;"	f	class:ph::Derived
Derived	gdb/testsuite/gdb.cp/virtbase.cc	/^  class Derived: public virtual Middle {$/;"	c	namespace:ph	file:
Derived	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct Derived : public Base1, public Base2$/;"	s	file:
Derived	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    Derived() : B(2), C(3) {}$/;"	f	struct:Derived
Derived	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^struct Derived : public Base {$/;"	s	file:
Derived	gdb/testsuite/gdb.trace/unavailable.cc	/^  Derived(void): Middle() { z = 4; };$/;"	f	class:Derived
Derived	gdb/testsuite/gdb.trace/unavailable.cc	/^class Derived: public virtual Middle {$/;"	c	file:
Destroy	zlib/contrib/delphi/ZLib.pas	/^    destructor Destroy; override;$/;"	p
Diamond	gdb/testsuite/gdb.cp/member-ptr.cc	/^class Diamond : public Padding, public Left, public Right$/;"	c	file:
Direct	include/opcode/tic30.h	195;"	d
DisableFrameFilter	gdb/python/lib/gdb/command/frame_filters.py	/^class DisableFrameFilter(gdb.Command):$/;"	c
DisablePrettyPrinter	gdb/python/lib/gdb/command/pretty_printers.py	/^class DisablePrettyPrinter (gdb.Command):$/;"	c
DisableTypePrinter	gdb/python/lib/gdb/command/type_printers.py	/^class DisableTypePrinter(_EnableOrDisableCommand):$/;"	c
DisableUnwinder	gdb/python/lib/gdb/command/unwinders.py	/^class DisableUnwinder(gdb.Command):$/;"	c
DisableXMethod	gdb/python/lib/gdb/command/xmethods.py	/^class DisableXMethod(gdb.Command):$/;"	c
Disassemble	gdb/testsuite/gdb.perf/disassemble.py	/^class Disassemble(perftest.TestCaseWithBasicMeasurements):$/;"	c
Disp	include/opcode/tic30.h	198;"	d
Disp16	opcodes/i386-opc.h	/^  Disp16,$/;"	e	enum:__anon68
Disp32	opcodes/i386-opc.h	/^  Disp32,$/;"	e	enum:__anon68
Disp32S	opcodes/i386-opc.h	/^  Disp32S,$/;"	e	enum:__anon68
Disp64	opcodes/i386-opc.h	/^  Disp64,$/;"	e	enum:__anon68
Disp8	opcodes/i386-opc.h	/^  Disp8,$/;"	e	enum:__anon68
Disp8MemShift	opcodes/i386-opc.h	/^  Disp8MemShift,$/;"	e	enum:__anon67
DispatchBr	sim/aarch64/decode.h	/^enum DispatchBr$/;"	g
DispatchDPImm	sim/aarch64/decode.h	/^enum DispatchDPImm$/;"	g
DispatchDPReg	sim/aarch64/decode.h	/^enum DispatchDPReg$/;"	g
DispatchGroup	sim/aarch64/decode.h	/^enum DispatchGroup$/;"	g
DispatchLS	sim/aarch64/decode.h	/^enum DispatchLS$/;"	g
DispatchPseudo	sim/aarch64/decode.h	/^enum DispatchPseudo$/;"	g
Display64BitsSize	zlib/contrib/minizip/miniunz.c	/^void Display64BitsSize(ZPOS64_T n, int size_char)$/;"	f
Dispose	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public void Dispose()$/;"	m	class:DotZLib.CodecBase
Dispose	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public void Dispose()$/;"	m	class:DotZLib.GZipStream
Divide	sim/mips/sim-main.h	756;"	d
DllCharacteristics	include/coff/internal.h	/^  unsigned short DllCharacteristics; \/* flags for DLL init.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
DllCharacteristics	include/coff/pe.h	/^  char  DllCharacteristics[2];$/;"	m	struct:__anon1525
DllCharacteristics	include/coff/pe.h	/^  char  DllCharacteristics[2];$/;"	m	struct:__anon1526
DllMain	intl/relocatable.c	/^DllMain (HINSTANCE module_handle, DWORD event, LPVOID reserved)$/;"	f
Dm	opcodes/i386-dis.c	301;"	d	file:
DoAFIQ	sim/arm/armcopro.c	/^DoAFIQ (ARMul_State * state)$/;"	f	file:
DoAIRQ	sim/arm/armcopro.c	/^DoAIRQ (ARMul_State * state)$/;"	f	file:
Done	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^  destructor Done; virtual;$/;"	p
DotZLib	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^namespace DotZLib$/;"	n
DotZLib	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^namespace DotZLib$/;"	n
DotZLibTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^namespace DotZLibTests$/;"	n
Double	bfd/bfd.c	/^    Double,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
DoublyDerived	gdb/testsuite/gdb.cp/casts.cc	/^struct DoublyDerived : public VirtuallyDerived,$/;"	s	file:
DoublyDerived	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct DoublyDerived : public VirtuallyDerived,$/;"	s	file:
DownCase	readline/text.c	1250;"	d	file:
Dqual	sim/arm/iwmmxt.c	127;"	d	file:
DspLDST	include/opcode/bfin.h	/^} DspLDST;$/;"	t	typeref:struct:__anon1345
DspLDST_W_bits	include/opcode/bfin.h	654;"	d
DspLDST_W_mask	include/opcode/bfin.h	655;"	d
DspLDST_aop_bits	include/opcode/bfin.h	652;"	d
DspLDST_aop_mask	include/opcode/bfin.h	653;"	d
DspLDST_code_bits	include/opcode/bfin.h	656;"	d
DspLDST_code_mask	include/opcode/bfin.h	657;"	d
DspLDST_i_bits	include/opcode/bfin.h	648;"	d
DspLDST_i_mask	include/opcode/bfin.h	649;"	d
DspLDST_m_bits	include/opcode/bfin.h	650;"	d
DspLDST_m_mask	include/opcode/bfin.h	651;"	d
DspLDST_opcode	include/opcode/bfin.h	645;"	d
DspLDST_reg_bits	include/opcode/bfin.h	646;"	d
DspLDST_reg_mask	include/opcode/bfin.h	647;"	d
DspMeta21	include/opcode/metag.h	582;"	d
Dummy	gdb/contrib/cleanup_check.py	/^class Dummy(object):$/;"	c
Dummy	gdb/testsuite/gdb.python/py-framefilter.py	/^class Dummy (FrameDecorator):$/;"	c
Dw2Inval	opcodes/i386-opc.h	898;"	d
Dword	opcodes/i386-opc.h	/^  Dword,$/;"	e	enum:__anon68
DynamicBar	gdb/testsuite/gdb.cp/classes.cc	/^  DynamicBar (int i, int j) { x = i; y = j; }$/;"	f	class:DynamicBar
DynamicBar	gdb/testsuite/gdb.cp/classes.cc	/^class DynamicBar : public DynamicBase2$/;"	c	file:
DynamicBase2	gdb/testsuite/gdb.cp/classes.cc	/^} DynamicBase2;$/;"	t	typeref:class:__anon1904	file:
E	gdb/testsuite/gdb.cp/baseenum.cc	/^    enum E {X, Y, Z};$/;"	g	class:N::A	file:
E	gdb/testsuite/gdb.cp/baseenum.cc	/^  enum E {X,Y,Z};$/;"	g	class:A	file:
E	gdb/testsuite/gdb.cp/classes.cc	/^class E : public D {$/;"	c	file:
E	gdb/testsuite/gdb.cp/derivation.cc	/^    E()$/;"	f	class:E
E	gdb/testsuite/gdb.cp/derivation.cc	/^class E : public A, B, protected C {$/;"	c	file:
E	gdb/testsuite/gdb.cp/koenig.cc	/^  enum E{};$/;"	g	namespace:J	file:
E	gdb/testsuite/gdb.cp/koenig.cc	/^namespace E$/;"	n	file:
E	gdb/testsuite/gdb.cp/misc.cc	/^class E : public D {$/;"	c	file:
E	gdb/testsuite/gdb.cp/namespace.cc	/^    namespace E$/;"	n	namespace:C::D	file:
E	gdb/testsuite/gdb.cp/namespace.cc	/^  namespace E$/;"	n	namespace:C	file:
E	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^class E : public virtual D$/;"	c	file:
E	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace E$/;"	n	file:
E	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace E{ int x; }$/;"	n	file:
E	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace E$/;"	n	file:
E	gdb/testsuite/gdb.cp/operator.cc	/^class E$/;"	c	file:
E	gdb/testsuite/gdb.cp/oranking.cc	/^class E {$/;"	c	file:
E	gdb/testsuite/gdb.cp/var-tag.cc	/^enum E {a, b, c} E;$/;"	g	file:
E	gdb/testsuite/gdb.cp/var-tag.cc	/^enum E {a, b, c} E;$/;"	v	typeref:enum:E
E	gdb/testsuite/gdb.cp/virtbase.cc	/^class E:B,D{};$/;"	c	file:
E	gdb/testsuite/gdb.cp/virtfunc.cc	/^class E : public B, virtual public V, public D, public C$/;"	c	file:
E	gdb/testsuite/gdb.guile/scm-type.c	/^enum E$/;"	g	file:
E	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct E$/;"	s	file:
E	gdb/testsuite/gdb.python/py-type.c	/^enum E$/;"	g	file:
E	gdb/testsuite/gdb.python/py-xmethods.cc	/^class E : public A$/;"	c	namespace:dop	file:
E	include/opcode/h8300.h	/^  E =  		0x80000000,		\/* End of nibble sequence.  *\/$/;"	e	enum:h8_flags
E	include/sha1.h	/^  sha1_uint32 E;$/;"	m	struct:sha1_ctx
E	opcodes/ppc-opc.c	1979;"	d	file:
E	opcodes/tic80-opc.c	528;"	d	file:
E	sim/m32c/mem.c	204;"	d	file:
E	sim/rx/mem.c	263;"	d	file:
E	sim/rx/rx.c	250;"	d	file:
E	sim/rx/rx.c	321;"	d	file:
E1	gdb/testsuite/gdb.cp/enum-class.cc	/^enum class E1 {$/;"	c	file:
E1	gdb/testsuite/gdb.cp/var-tag.cc	/^  enum E1 {a1, b1, c1} E1;$/;"	g	class:C	file:
E1	gdb/testsuite/gdb.cp/var-tag.cc	/^  enum E1 {a1, b1, c1} E1;$/;"	m	class:C	typeref:enum:C::E1	file:
E1	sim/rx/rx.c	251;"	d	file:
E1	sim/rx/rx.c	322;"	d	file:
E10	gdb/testsuite/gdb.cp/nested-types.cc	/^  enum E10 {A10, B10, C10};$/;"	g	struct:S10	file:
E11	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E11 {A11, B11, C11};$/;"	g	struct:S10::S11	file:
E12	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E12 {A12, B12, C12};$/;"	g	struct:S10::S11::S12	file:
E13	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E13 {A13, B13, C13};$/;"	g	struct:S10::S11::S12::S13	file:
E14	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E14 {A14, B14, C14};$/;"	g	struct:S10::S11::S12::S13::S14	file:
E15	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E15 {A15, B15, C15};$/;"	g	struct:S10::S11::S12::S13::S14::S15	file:
E16	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E16 {A16, B16, C16};$/;"	g	struct:S10::S11::S12::S13::S14::S15::S16	file:
E17	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E17 {A17, B17, C17};$/;"	g	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
E18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E18 {A18, B18, C18};$/;"	g	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
E19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E19 {A19, B19, C19};$/;"	g	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19	file:
E2	gdb/testsuite/gdb.cp/enum-class.cc	/^enum class E2 {$/;"	c	file:
E2	gdb/testsuite/gdb.cp/var-tag-2.cc	/^enum E2 {a2, b2, c2} E2;$/;"	g	file:
E2	gdb/testsuite/gdb.cp/var-tag-2.cc	/^enum E2 {a2, b2, c2} E2;$/;"	v	typeref:enum:E2
E2	opcodes/mips16-opc.c	207;"	d	file:
E2	sim/rx/rx.c	252;"	d	file:
E2	sim/rx/rx.c	323;"	d	file:
E200Z4	opcodes/ppc-opc.c	3524;"	d	file:
E21	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E21 {A21, B21, C21};$/;"	g	struct:S10::S21	file:
E22	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E22 {A22, B22, C22};$/;"	g	struct:S10::S21::S22	file:
E23	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E23 {A23, B23, C23};$/;"	g	struct:S10::S21::S22::S23	file:
E24	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E24 {A24, B24, C24};$/;"	g	struct:S10::S21::S22::S23::S24	file:
E25	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E25 {A25, B25, C25};$/;"	g	struct:S10::S21::S22::S23::S24::S25	file:
E26	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E26 {A26, B26, C26};$/;"	g	struct:S10::S21::S22::S23::S24::S25::S26	file:
E27	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E27 {A27, B27, C27};$/;"	g	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
E28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E28 {A28, B28, C28};$/;"	g	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
E29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E29 {A29, B29, C29};$/;"	g	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29	file:
E2MT	opcodes/mips16-opc.c	208;"	d	file:
E31	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E31 {A31, B31, C31};$/;"	g	struct:S10::S31	file:
E32	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E32 {A32, B32, C32};$/;"	g	struct:S10::S31::S32	file:
E33	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E33 {A33, B33, C33};$/;"	g	struct:S10::S31::S32::S33	file:
E34	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E34 {A34, B34, C34};$/;"	g	struct:S10::S31::S32::S33::S34	file:
E35	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E35 {A35, B35, C35};$/;"	g	struct:S10::S31::S32::S33::S34::S35	file:
E36	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E36 {A36, B36, C36};$/;"	g	struct:S10::S31::S32::S33::S34::S35::S36	file:
E37	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E37 {A37, B37, C37};$/;"	g	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
E38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E38 {A38, B38, C38};$/;"	g	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
E39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E39 {A39, B39, C39};$/;"	g	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39	file:
E41	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E41 {A41, B41, C41};$/;"	g	struct:S10::S41	file:
E42	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E42 {A42, B42, C42};$/;"	g	struct:S10::S41::S42	file:
E43	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E43 {A43, B43, C43};$/;"	g	struct:S10::S41::S42::S43	file:
E44	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E44 {A44, B44, C44};$/;"	g	struct:S10::S41::S42::S43::S44	file:
E45	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E45 {A45, B45, C45};$/;"	g	struct:S10::S41::S42::S43::S44::S45	file:
E46	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E46 {A46, B46, C46};$/;"	g	struct:S10::S41::S42::S43::S44::S45::S46	file:
E47	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E47 {A47, B47, C47};$/;"	g	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
E48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E48 {A48, B48, C48};$/;"	g	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
E49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E49 {A49, B49, C49};$/;"	g	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49	file:
E500	opcodes/ppc-opc.c	3520;"	d	file:
E500MC	opcodes/ppc-opc.c	3516;"	d	file:
E51	gdb/testsuite/gdb.cp/nested-types.cc	/^    enum E51 {A51, B51, C51};$/;"	g	struct:S10::S51	file:
E52	gdb/testsuite/gdb.cp/nested-types.cc	/^      enum E52 {A52, B52, C52};$/;"	g	struct:S10::S51::S52	file:
E53	gdb/testsuite/gdb.cp/nested-types.cc	/^        enum E53 {A53, B53, C53};$/;"	g	struct:S10::S51::S52::S53	file:
E54	gdb/testsuite/gdb.cp/nested-types.cc	/^          enum E54 {A54, B54, C54};$/;"	g	struct:S10::S51::S52::S53::S54	file:
E55	gdb/testsuite/gdb.cp/nested-types.cc	/^            enum E55 {A55, B55, C55};$/;"	g	struct:S10::S51::S52::S53::S54::S55	file:
E56	gdb/testsuite/gdb.cp/nested-types.cc	/^              enum E56 {A56, B56, C56};$/;"	g	struct:S10::S51::S52::S53::S54::S55::S56	file:
E57	gdb/testsuite/gdb.cp/nested-types.cc	/^                enum E57 {A57, B57, C57};$/;"	g	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
E58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  enum E58 {A58, B58, C58};$/;"	g	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
E59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    enum E59 {A59, B59, C59};$/;"	g	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59	file:
E6500	opcodes/ppc-opc.c	3521;"	d	file:
EADDRINUSE	gdb/gnulib/import/errno.in.h	108;"	d
EADDRNOTAVAIL	gdb/gnulib/import/errno.in.h	109;"	d
EAFNOSUPPORT	gdb/gnulib/import/errno.in.h	107;"	d
EALREADY	gdb/gnulib/import/errno.in.h	99;"	d
EAM_SELECT_MASK	include/opcode/visium.h	71;"	d
EAX	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
EAX_REG_NUM	include/opcode/i386.h	80;"	d
EBADMSG	gdb/gnulib/import/errno.in.h	203;"	d
EBADMSG	gdb/gnulib/import/errno.in.h	58;"	d
EBB_DESIRE_TGT_ALIGN	bfd/elf32-xtensa.c	/^  EBB_DESIRE_TGT_ALIGN,$/;"	e	enum:ebb_target_enum	file:
EBB_NO_ALIGN	bfd/elf32-xtensa.c	/^  EBB_NO_ALIGN = 0,$/;"	e	enum:ebb_target_enum	file:
EBB_REQUIRE_ALIGN	bfd/elf32-xtensa.c	/^  EBB_REQUIRE_ALIGN$/;"	e	enum:ebb_target_enum	file:
EBB_REQUIRE_LOOP_ALIGN	bfd/elf32-xtensa.c	/^  EBB_REQUIRE_LOOP_ALIGN,$/;"	e	enum:ebb_target_enum	file:
EBB_REQUIRE_TGT_ALIGN	bfd/elf32-xtensa.c	/^  EBB_REQUIRE_TGT_ALIGN,$/;"	e	enum:ebb_target_enum	file:
EBCAW_10	sim/bfin/dv-bfin_ebiu_sdc.h	34;"	d
EBCAW_11	sim/bfin/dv-bfin_ebiu_sdc.h	35;"	d
EBCAW_8	sim/bfin/dv-bfin_ebiu_sdc.h	32;"	d
EBCAW_9	sim/bfin/dv-bfin_ebiu_sdc.h	33;"	d
EBD15	opcodes/ppc-opc.c	2722;"	d	file:
EBD15BI	opcodes/ppc-opc.c	2731;"	d	file:
EBD15BI_MASK	opcodes/ppc-opc.c	2738;"	d	file:
EBD15_MASK	opcodes/ppc-opc.c	2727;"	d	file:
EBD8IO	opcodes/ppc-opc.c	2706;"	d	file:
EBD8IO1_MASK	opcodes/ppc-opc.c	2708;"	d	file:
EBD8IO2_MASK	opcodes/ppc-opc.c	2710;"	d	file:
EBD8IO3_MASK	opcodes/ppc-opc.c	2712;"	d	file:
EBE	sim/bfin/dv-bfin_ebiu_sdc.h	25;"	d
EBIT	sim/rx/rx.c	253;"	d	file:
EBIT	sim/rx/rx.c	324;"	d	file:
EBITOP	include/opcode/h8300.h	906;"	d
EBITOP_B	include/opcode/h8300.h	910;"	d
EBP	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
EBP_REGNUM	gdb/cris-tdep.c	/^  EBP_REGNUM  = 25,$/;"	e	enum:cris_regnums	file:
EBP_REG_NUM	include/opcode/i386.h	85;"	d
EBSZ_128	sim/bfin/dv-bfin_ebiu_sdc.h	29;"	d
EBSZ_16	sim/bfin/dv-bfin_ebiu_sdc.h	26;"	d
EBSZ_256	sim/bfin/dv-bfin_ebiu_sdc.h	30;"	d
EBSZ_32	sim/bfin/dv-bfin_ebiu_sdc.h	27;"	d
EBSZ_512	sim/bfin/dv-bfin_ebiu_sdc.h	31;"	d
EBSZ_64	sim/bfin/dv-bfin_ebiu_sdc.h	28;"	d
EBT	sim/erc32/sis.h	25;"	d
EBT	sim/erc32/sis.h	28;"	d
EBX	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
EBX_REG_NUM	include/opcode/i386.h	83;"	d
ECANCELED	gdb/gnulib/import/errno.in.h	238;"	d
ECANCELED	gdb/gnulib/import/errno.in.h	83;"	d
ECC	sim/arm/armemu.h	160;"	d
ECC_AL	include/opcode/d30v.h	59;"	d
ECC_FX	include/opcode/d30v.h	61;"	d
ECC_MAX	include/opcode/d30v.h	67;"	d
ECC_RESERVED	include/opcode/d30v.h	66;"	d
ECC_TF	include/opcode/d30v.h	65;"	d
ECC_TT	include/opcode/d30v.h	64;"	d
ECC_TX	include/opcode/d30v.h	60;"	d
ECC_XF	include/opcode/d30v.h	63;"	d
ECC_XT	include/opcode/d30v.h	62;"	d
ECHO	gdb/contrib/ari/update-web-ari.sh	/^ECHO ()$/;"	f
ECHO_CXX	gdb/silent-rules.mk	/^ECHO_CXX =    @echo "  CXX    $@";$/;"	m
ECHO_CXXLD	gdb/silent-rules.mk	/^ECHO_CXXLD =  @echo "  CXXLD  $@";$/;"	m
ECHO_GEN	gdb/silent-rules.mk	/^ECHO_GEN =    @echo "  GEN    $@";$/;"	m
ECHO_GEN_XML_BUILTIN	gdb/silent-rules.mk	/^ECHO_GEN_XML_BUILTIN = \\$/;"	m
ECHO_GEN_XML_BUILTIN_GENERATED	gdb/silent-rules.mk	/^ECHO_GEN_XML_BUILTIN_GENERATED = \\$/;"	m
ECHO_INIT_C	gdb/silent-rules.mk	/^ECHO_INIT_C =  echo "  GEN    init.c" ||$/;"	m
ECHO_REGDAT	gdb/silent-rules.mk	/^ECHO_REGDAT = @echo "  REGDAT $@";$/;"	m
ECHO_SUPPRESS_MAX	readline/examples/rlfe/rlfe.c	133;"	d	file:
ECOFF_32	bfd/coff-mips.c	72;"	d	file:
ECOFF_64	bfd/coff-alpha.c	91;"	d	file:
ECOFF_64	bfd/elf64-alpha.c	48;"	d	file:
ECOFF_AOUT_OMAGIC	include/coff/ecoff.h	49;"	d
ECOFF_AOUT_ZMAGIC	include/coff/ecoff.h	50;"	d
ECOFF_GET_OFF	bfd/ecoffswap.h	49;"	d
ECOFF_GET_OFF	bfd/ecoffswap.h	53;"	d
ECOFF_GET_OFF	bfd/ecoffswap.h	57;"	d
ECOFF_GET_OFF	bfd/ecoffswap.h	61;"	d
ECOFF_H	include/coff/ecoff.h	23;"	d
ECOFF_IN_ELF	gdb/mdebugread.c	75;"	d	file:
ECOFF_IS_STAB	include/coff/ecoff.h	141;"	d
ECOFF_MARK_STAB	include/coff/ecoff.h	142;"	d
ECOFF_NO_LONG_SECTION_NAMES	bfd/libecoff.h	81;"	d
ECOFF_PUT_OFF	bfd/ecoffswap.h	50;"	d
ECOFF_PUT_OFF	bfd/ecoffswap.h	54;"	d
ECOFF_PUT_OFF	bfd/ecoffswap.h	58;"	d
ECOFF_PUT_OFF	bfd/ecoffswap.h	62;"	d
ECOFF_SIGNED_32	bfd/elf32-mips.c	49;"	d	file:
ECOFF_SIGNED_32	bfd/elfn32-mips.c	48;"	d	file:
ECOFF_SIGNED_64	bfd/elf64-mips.c	62;"	d	file:
ECOFF_UNMARK_STAB	include/coff/ecoff.h	143;"	d
ECONMASK	libdecnumber/decNumberLocal.h	475;"	d
ECONNABORTED	gdb/gnulib/import/errno.in.h	223;"	d
ECONNABORTED	gdb/gnulib/import/errno.in.h	78;"	d
ECONNANMASK	libdecnumber/decNumberLocal.h	477;"	d
ECONNREFUSED	gdb/gnulib/import/errno.in.h	117;"	d
ECONNRESET	gdb/gnulib/import/errno.in.h	112;"	d
ECR	sim/v850/sim-main.h	130;"	d
ECRUE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      ECRUE,$/;"	e	enum:__anon1973	file:
ECR_EICC	sim/v850/sim-main.h	161;"	d
ECR_FECC	sim/v850/sim-main.h	162;"	d
ECX	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
ECX_REG_NUM	include/opcode/i386.h	81;"	d
EC_I	sim/mn10300/mn10300_sim.h	114;"	d
EC_MASK	sim/mn10300/mn10300_sim.h	100;"	d
EC_O	sim/mn10300/mn10300_sim.h	112;"	d
EC_U	sim/mn10300/mn10300_sim.h	113;"	d
EC_V	sim/mn10300/mn10300_sim.h	110;"	d
EC_Z	sim/mn10300/mn10300_sim.h	111;"	d
EDA_REGNUM	gdb/cris-tdep.c	/^  EDA_REGNUM  = 22,$/;"	e	enum:cris_regnums	file:
EDESTADDRREQ	gdb/gnulib/import/errno.in.h	101;"	d
EDG_DEMANGLING	include/demangle.h	119;"	d
EDG_DEMANGLING_STYLE_STRING	include/demangle.h	104;"	d
EDI	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
EDI_REG_NUM	include/opcode/i386.h	87;"	d
EDQUOT	gdb/gnulib/import/errno.in.h	143;"	d
EDQUOT	gdb/gnulib/import/errno.in.h	233;"	d
EDX	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
EDX_REG_NUM	include/opcode/i386.h	82;"	d
EE	gdb/testsuite/gdb.base/enum_cond.c	/^enum EE$/;"	g	file:
EE	gdb/testsuite/gdb.cp/var-tag.cc	/^enum EE {ea, eb, ec} ee;$/;"	g	file:
EE	opcodes/mips-opc.c	318;"	d	file:
EEOM__C_ABORT	include/vms/eeom.h	30;"	d
EEOM__C_ERROR	include/vms/eeom.h	29;"	d
EEOM__C_SUCCESS	include/vms/eeom.h	27;"	d
EEOM__C_WARNING	include/vms/eeom.h	28;"	d
EEOM__M_WKTFR	include/vms/eeom.h	60;"	d
EE_I	sim/mn10300/mn10300_sim.h	120;"	d
EE_MASK	sim/mn10300/mn10300_sim.h	101;"	d
EE_O	sim/mn10300/mn10300_sim.h	118;"	d
EE_U	sim/mn10300/mn10300_sim.h	119;"	d
EE_V	sim/mn10300/mn10300_sim.h	116;"	d
EE_Z	sim/mn10300/mn10300_sim.h	117;"	d
EFA_IA_64_EAS2_3	include/elf/ia64.h	37;"	d
EFA_PARISC_1_0	include/elf/hppa.h	50;"	d
EFA_PARISC_1_1	include/elf/hppa.h	51;"	d
EFA_PARISC_2_0	include/elf/hppa.h	52;"	d
EFLAG	gdb/loongarch-tdep.h	/^    int EFLAG;$/;"	m	struct:gdbarch_tdep::__anon2058
EFPOP1_2	opcodes/sparc-opc.c	1871;"	d	file:
EFPOP1_2	opcodes/sparc-opc.c	1900;"	d	file:
EFPOP1_3	opcodes/sparc-opc.c	1872;"	d	file:
EFPOP1_3	opcodes/sparc-opc.c	1901;"	d	file:
EFPOP2_2	opcodes/sparc-opc.c	1873;"	d	file:
EFPOP2_2	opcodes/sparc-opc.c	1902;"	d	file:
EF_ALPHA_32BIT	include/elf/alpha.h	33;"	d
EF_ALPHA_CANRELAX	include/elf/alpha.h	36;"	d
EF_ARC_ALL_MSK	include/elf/arc.h	44;"	d
EF_ARC_CPU_ARCV2EM	include/elf/arc.h	51;"	d
EF_ARC_CPU_ARCV2HS	include/elf/arc.h	52;"	d
EF_ARC_MACH_MSK	include/elf/arc.h	42;"	d
EF_ARC_OSABI_MSK	include/elf/arc.h	43;"	d
EF_ARC_PIC	include/elf/arc.h	64;"	d
EF_ARM_ABI_FLOAT_HARD	include/elf/arm.h	50;"	d
EF_ARM_ABI_FLOAT_SOFT	include/elf/arm.h	49;"	d
EF_ARM_ALIGN8	include/elf/arm.h	31;"	d
EF_ARM_APCS_26	include/elf/arm.h	28;"	d
EF_ARM_APCS_FLOAT	include/elf/arm.h	29;"	d
EF_ARM_BE8	include/elf/arm.h	53;"	d
EF_ARM_DYNSYMSUSESEGIDX	include/elf/arm.h	43;"	d
EF_ARM_EABIMASK	include/elf/arm.h	45;"	d
EF_ARM_EABI_UNKNOWN	include/elf/arm.h	57;"	d
EF_ARM_EABI_VER1	include/elf/arm.h	58;"	d
EF_ARM_EABI_VER2	include/elf/arm.h	59;"	d
EF_ARM_EABI_VER3	include/elf/arm.h	60;"	d
EF_ARM_EABI_VER4	include/elf/arm.h	61;"	d
EF_ARM_EABI_VER5	include/elf/arm.h	62;"	d
EF_ARM_EABI_VERSION	include/elf/arm.h	56;"	d
EF_ARM_INTERWORK	include/elf/arm.h	27;"	d
EF_ARM_LE8	include/elf/arm.h	54;"	d
EF_ARM_MAPSYMSFIRST	include/elf/arm.h	44;"	d
EF_ARM_MAVERICK_FLOAT	include/elf/arm.h	36;"	d
EF_ARM_NEW_ABI	include/elf/arm.h	32;"	d
EF_ARM_OLD_ABI	include/elf/arm.h	33;"	d
EF_ARM_PIC	include/elf/arm.h	30;"	d
EF_ARM_RELEXEC	include/elf/arm.h	26;"	d
EF_ARM_SOFT_FLOAT	include/elf/arm.h	34;"	d
EF_ARM_SYMSARESORTED	include/elf/arm.h	42;"	d
EF_ARM_VFP_FLOAT	include/elf/arm.h	35;"	d
EF_AVR_LINKRELAX_PREPARED	include/elf/avr.h	31;"	d
EF_AVR_MACH	include/elf/avr.h	27;"	d
EF_BFIN_CODE_IN_L1	include/elf/bfin.h	91;"	d
EF_BFIN_DATA_IN_L1	include/elf/bfin.h	92;"	d
EF_BFIN_FDPIC	include/elf/bfin.h	89;"	d
EF_BFIN_PIC	include/elf/bfin.h	88;"	d
EF_BFIN_PIC_FLAGS	include/elf/bfin.h	94;"	d
EF_C6000_REL	include/elf/tic6x.h	67;"	d
EF_CP0_BADVADDR	gdb/mips-linux-tdep.h	47;"	d
EF_CP0_CAUSE	gdb/mips-linux-tdep.h	49;"	d
EF_CP0_EPC	gdb/mips-linux-tdep.h	46;"	d
EF_CP0_STATUS	gdb/mips-linux-tdep.h	48;"	d
EF_CRIS_UNDERSCORE	include/elf/cris.h	179;"	d
EF_CRIS_VARIANT_ANY_V0_V10	include/elf/cris.h	185;"	d
EF_CRIS_VARIANT_COMMON_V10_V32	include/elf/cris.h	191;"	d
EF_CRIS_VARIANT_MASK	include/elf/cris.h	182;"	d
EF_CRIS_VARIANT_V32	include/elf/cris.h	188;"	d
EF_FRV_ALL_FLAGS	include/elf/frv.h	118;"	d
EF_FRV_BIGPIC	include/elf/frv.h	96;"	d
EF_FRV_CPU_FR300	include/elf/frv.h	105;"	d
EF_FRV_CPU_FR400	include/elf/frv.h	108;"	d
EF_FRV_CPU_FR405	include/elf/frv.h	110;"	d
EF_FRV_CPU_FR450	include/elf/frv.h	111;"	d
EF_FRV_CPU_FR500	include/elf/frv.h	104;"	d
EF_FRV_CPU_FR550	include/elf/frv.h	109;"	d
EF_FRV_CPU_GENERIC	include/elf/frv.h	103;"	d
EF_FRV_CPU_MASK	include/elf/frv.h	102;"	d
EF_FRV_CPU_SIMPLE	include/elf/frv.h	106;"	d
EF_FRV_CPU_TOMCAT	include/elf/frv.h	107;"	d
EF_FRV_DOUBLE	include/elf/frv.h	89;"	d
EF_FRV_DWORD_MASK	include/elf/frv.h	85;"	d
EF_FRV_DWORD_NO	include/elf/frv.h	87;"	d
EF_FRV_DWORD_YES	include/elf/frv.h	86;"	d
EF_FRV_FDPIC	include/elf/frv.h	100;"	d
EF_FRV_FPR_32	include/elf/frv.h	80;"	d
EF_FRV_FPR_64	include/elf/frv.h	81;"	d
EF_FRV_FPR_MASK	include/elf/frv.h	79;"	d
EF_FRV_FPR_NONE	include/elf/frv.h	82;"	d
EF_FRV_G0	include/elf/frv.h	98;"	d
EF_FRV_GPR_32	include/elf/frv.h	75;"	d
EF_FRV_GPR_64	include/elf/frv.h	76;"	d
EF_FRV_GPR_MASK	include/elf/frv.h	74;"	d
EF_FRV_LIBPIC	include/elf/frv.h	97;"	d
EF_FRV_MEDIA	include/elf/frv.h	90;"	d
EF_FRV_MULADD	include/elf/frv.h	95;"	d
EF_FRV_NON_PIC_RELOCS	include/elf/frv.h	93;"	d
EF_FRV_NOPACK	include/elf/frv.h	99;"	d
EF_FRV_PIC	include/elf/frv.h	92;"	d
EF_FRV_PIC_FLAGS	include/elf/frv.h	114;"	d
EF_H8_MACH	include/elf/h8.h	91;"	d
EF_HI	gdb/mips-linux-tdep.h	45;"	d
EF_I	sim/mn10300/mn10300_sim.h	126;"	d
EF_I370_RELOCATABLE	include/elf/i370.h	37;"	d
EF_I370_RELOCATABLE_LIB	include/elf/i370.h	38;"	d
EF_IA_64_ABI64	include/elf/ia64.h	39;"	d
EF_IA_64_ABSOLUTE	include/elf/ia64.h	45;"	d
EF_IA_64_ARCH	include/elf/ia64.h	28;"	d
EF_IA_64_ARCHVER_1	include/elf/ia64.h	29;"	d
EF_IA_64_BE	include/elf/ia64.h	36;"	d
EF_IA_64_CONS_GP	include/elf/ia64.h	42;"	d
EF_IA_64_EXT	include/elf/ia64.h	35;"	d
EF_IA_64_MASKOS	include/elf/ia64.h	27;"	d
EF_IA_64_NOFUNCDESC_CONS_GP	include/elf/ia64.h	43;"	d
EF_IA_64_REDUCEDFP	include/elf/ia64.h	41;"	d
EF_IA_64_TRAPNIL	include/elf/ia64.h	34;"	d
EF_IA_64_VMS_COMCOD	include/elf/ia64.h	48;"	d
EF_IA_64_VMS_COMCOD_ABORT	include/elf/ia64.h	52;"	d
EF_IA_64_VMS_COMCOD_ERROR	include/elf/ia64.h	51;"	d
EF_IA_64_VMS_COMCOD_SUCCESS	include/elf/ia64.h	49;"	d
EF_IA_64_VMS_COMCOD_WARNING	include/elf/ia64.h	50;"	d
EF_IA_64_VMS_LINKAGES	include/elf/ia64.h	53;"	d
EF_IQ2000_ALL_FLAGS	include/elf/iq2000.h	45;"	d
EF_IQ2000_CPU_IQ10	include/elf/iq2000.h	43;"	d
EF_IQ2000_CPU_IQ2000	include/elf/iq2000.h	42;"	d
EF_IQ2000_CPU_MASK	include/elf/iq2000.h	44;"	d
EF_LARCH_ABI	include/elf/loongarch.h	89;"	d
EF_LARCH_ABI_LP32	include/elf/loongarch.h	92;"	d
EF_LARCH_ABI_LP64	include/elf/loongarch.h	90;"	d
EF_LARCH_ABI_XLP32	include/elf/loongarch.h	91;"	d
EF_LM32_MACH	include/elf/lm32.h	50;"	d
EF_LO	gdb/mips-linux-tdep.h	44;"	d
EF_M32C_ALL_FLAGS	include/elf/m32c.h	56;"	d
EF_M32C_CPU_M16C	include/elf/m32c.h	53;"	d
EF_M32C_CPU_M32C	include/elf/m32c.h	54;"	d
EF_M32C_CPU_MASK	include/elf/m32c.h	55;"	d
EF_M32R_ARCH	include/elf/m32r.h	96;"	d
EF_M32R_IGNORE	include/elf/m32r.h	120;"	d
EF_M32R_INST	include/elf/m32r.h	106;"	d
EF_M68HC11_ABI	include/elf/m68hc11.h	62;"	d
EF_M68HC11_CAN_MERGE_MACH	include/elf/m68hc11.h	87;"	d
EF_M68HC11_GENERIC	include/elf/m68hc11.h	80;"	d
EF_M68HC11_MACH	include/elf/m68hc11.h	83;"	d
EF_M68HC11_MACH_MASK	include/elf/m68hc11.h	79;"	d
EF_M68HC11_MERGE_MACH	include/elf/m68hc11.h	92;"	d
EF_M68HC12_MACH	include/elf/m68hc11.h	81;"	d
EF_M68HCS12_MACH	include/elf/m68hc11.h	82;"	d
EF_M68K_ARCH_MASK	include/elf/m68k.h	80;"	d
EF_M68K_CFV4E	include/elf/m68k.h	78;"	d
EF_M68K_CF_EMAC	include/elf/m68k.h	96;"	d
EF_M68K_CF_EMAC_B	include/elf/m68k.h	97;"	d
EF_M68K_CF_FLOAT	include/elf/m68k.h	98;"	d
EF_M68K_CF_ISA_A	include/elf/m68k.h	88;"	d
EF_M68K_CF_ISA_A_NODIV	include/elf/m68k.h	87;"	d
EF_M68K_CF_ISA_A_PLUS	include/elf/m68k.h	89;"	d
EF_M68K_CF_ISA_B	include/elf/m68k.h	91;"	d
EF_M68K_CF_ISA_B_NOUSP	include/elf/m68k.h	90;"	d
EF_M68K_CF_ISA_C	include/elf/m68k.h	92;"	d
EF_M68K_CF_ISA_C_NODIV	include/elf/m68k.h	93;"	d
EF_M68K_CF_ISA_MASK	include/elf/m68k.h	86;"	d
EF_M68K_CF_MAC	include/elf/m68k.h	95;"	d
EF_M68K_CF_MAC_MASK	include/elf/m68k.h	94;"	d
EF_M68K_CF_MASK	include/elf/m68k.h	99;"	d
EF_M68K_CPU32	include/elf/m68k.h	76;"	d
EF_M68K_FIDO	include/elf/m68k.h	79;"	d
EF_M68K_M68000	include/elf/m68k.h	77;"	d
EF_MASK	sim/mn10300/mn10300_sim.h	102;"	d
EF_MEP_ALL_FLAGS	include/elf/mep.h	88;"	d
EF_MEP_COP_AVC	include/elf/mep.h	78;"	d
EF_MEP_COP_AVC2	include/elf/mep.h	79;"	d
EF_MEP_COP_FMAX	include/elf/mep.h	80;"	d
EF_MEP_COP_IVC2	include/elf/mep.h	82;"	d
EF_MEP_COP_MASK	include/elf/mep.h	76;"	d
EF_MEP_COP_NONE	include/elf/mep.h	77;"	d
EF_MEP_CPU_C2	include/elf/mep.h	69;"	d
EF_MEP_CPU_C3	include/elf/mep.h	70;"	d
EF_MEP_CPU_C4	include/elf/mep.h	71;"	d
EF_MEP_CPU_C5	include/elf/mep.h	73;"	d
EF_MEP_CPU_H1	include/elf/mep.h	74;"	d
EF_MEP_CPU_MASK	include/elf/mep.h	67;"	d
EF_MEP_CPU_MEP	include/elf/mep.h	68;"	d
EF_MEP_INDEX_MASK	include/elf/mep.h	86;"	d
EF_MEP_LIBRARY	include/elf/mep.h	84;"	d
EF_MIPS_32BITMODE	include/elf/mips.h	202;"	d
EF_MIPS_ABI	include/elf/mips.h	259;"	d
EF_MIPS_ABI2	include/elf/mips.h	195;"	d
EF_MIPS_ARCH	include/elf/mips.h	223;"	d
EF_MIPS_ARCH_ASE	include/elf/mips.h	211;"	d
EF_MIPS_ARCH_ASE_M16	include/elf/mips.h	217;"	d
EF_MIPS_ARCH_ASE_MDMX	include/elf/mips.h	214;"	d
EF_MIPS_ARCH_ASE_MICROMIPS	include/elf/mips.h	220;"	d
EF_MIPS_CPIC	include/elf/mips.h	186;"	d
EF_MIPS_FP64	include/elf/mips.h	205;"	d
EF_MIPS_MACH	include/elf/mips.h	278;"	d
EF_MIPS_NAN2008	include/elf/mips.h	208;"	d
EF_MIPS_NOREORDER	include/elf/mips.h	179;"	d
EF_MIPS_OPTIONS_FIRST	include/elf/mips.h	198;"	d
EF_MIPS_PIC	include/elf/mips.h	182;"	d
EF_MIPS_UCODE	include/elf/mips.h	192;"	d
EF_MIPS_XGOT	include/elf/mips.h	189;"	d
EF_MN10300_MACH	include/elf/mn10300.h	71;"	d
EF_MSP430_MACH	include/elf/msp430.h	27;"	d
EF_MT_ALL_FLAGS	include/elf/mt.h	40;"	d
EF_MT_CPU_MASK	include/elf/mt.h	39;"	d
EF_MT_CPU_MRISC	include/elf/mt.h	36;"	d
EF_MT_CPU_MRISC2	include/elf/mt.h	37;"	d
EF_MT_CPU_MS2	include/elf/mt.h	38;"	d
EF_NDS32_ELF_VERSION	include/elf/nds32.h	288;"	d
EF_NDS32_ELF_VERSION_SHIFT	include/elf/nds32.h	289;"	d
EF_NDS_ABI	include/elf/nds32.h	277;"	d
EF_NDS_ABI_SHIFT	include/elf/nds32.h	278;"	d
EF_NDS_ARCH	include/elf/nds32.h	188;"	d
EF_NDS_ARCH_SHIFT	include/elf/nds32.h	189;"	d
EF_NDS_INST	include/elf/nds32.h	204;"	d
EF_NFP_MACH	include/elf/nfp.h	41;"	d
EF_NFP_SET_MACH	include/elf/nfp.h	42;"	d
EF_NIOS2_ARCH_R1	include/elf/nios2.h	117;"	d
EF_NIOS2_ARCH_R2	include/elf/nios2.h	118;"	d
EF_O	sim/mn10300/mn10300_sim.h	124;"	d
EF_OMIT_PIC_FIXDD	include/elf/score.h	41;"	d
EF_OR1K_NODELAY	include/elf/or1k.h	63;"	d
EF_PARISC_ARCH	include/elf/hppa.h	48;"	d
EF_PARISC_EXT	include/elf/hppa.h	33;"	d
EF_PARISC_LAZYSWAP	include/elf/hppa.h	45;"	d
EF_PARISC_LSB	include/elf/hppa.h	36;"	d
EF_PARISC_NO_KABP	include/elf/hppa.h	42;"	d
EF_PARISC_TRAPNIL	include/elf/hppa.h	30;"	d
EF_PARISC_WIDE	include/elf/hppa.h	39;"	d
EF_PICOJAVA_ARCH	include/elf/pj.h	40;"	d
EF_PICOJAVA_GNUCALLS	include/elf/pj.h	42;"	d
EF_PICOJAVA_NEWCALLS	include/elf/pj.h	41;"	d
EF_PPC64_ABI	gdb/gdbserver/linux-ppc-low.c	728;"	d	file:
EF_PPC64_ABI	include/elf/ppc64.h	198;"	d
EF_PPC_EMB	include/elf/ppc.h	195;"	d
EF_PPC_RELOCATABLE	include/elf/ppc.h	197;"	d
EF_PPC_RELOCATABLE_LIB	include/elf/ppc.h	198;"	d
EF_REG0	gdb/mips-linux-tdep.h	42;"	d
EF_REG31	gdb/mips-linux-tdep.h	43;"	d
EF_RH850_ABI	include/elf/v850.h	155;"	d
EF_RH850_CACHE	include/elf/v850.h	321;"	d
EF_RH850_DATA_ALIGN4	include/elf/v850.h	306;"	d
EF_RH850_DATA_ALIGN8	include/elf/v850.h	307;"	d
EF_RH850_DOUBLE32	include/elf/v850.h	310;"	d
EF_RH850_DOUBLE64	include/elf/v850.h	311;"	d
EF_RH850_EP_FIX	include/elf/v850.h	165;"	d
EF_RH850_EP_NOFIX	include/elf/v850.h	166;"	d
EF_RH850_FPU20	include/elf/v850.h	314;"	d
EF_RH850_FPU30	include/elf/v850.h	315;"	d
EF_RH850_FPU_DOUBLE	include/elf/v850.h	159;"	d
EF_RH850_FPU_SINGLE	include/elf/v850.h	160;"	d
EF_RH850_GP_FIX	include/elf/v850.h	163;"	d
EF_RH850_GP_NOFIX	include/elf/v850.h	164;"	d
EF_RH850_MMU	include/elf/v850.h	324;"	d
EF_RH850_REG2_NORESERVE	include/elf/v850.h	170;"	d
EF_RH850_REG2_RESERVE	include/elf/v850.h	169;"	d
EF_RH850_REGMODE22	include/elf/v850.h	161;"	d
EF_RH850_REGMODE32	include/elf/v850.h	162;"	d
EF_RH850_SIMD	include/elf/v850.h	318;"	d
EF_RH850_TP_FIX	include/elf/v850.h	167;"	d
EF_RH850_TP_NOFIX	include/elf/v850.h	168;"	d
EF_RISCV_FLOAT_ABI	include/elf/riscv.h	99;"	d
EF_RISCV_FLOAT_ABI_DOUBLE	include/elf/riscv.h	108;"	d
EF_RISCV_FLOAT_ABI_QUAD	include/elf/riscv.h	111;"	d
EF_RISCV_FLOAT_ABI_SINGLE	include/elf/riscv.h	105;"	d
EF_RISCV_FLOAT_ABI_SOFT	include/elf/riscv.h	102;"	d
EF_RISCV_RVC	include/elf/riscv.h	96;"	d
EF_RISCV_RVE	include/elf/riscv.h	114;"	d
EF_RL78_ALL_FLAGS	include/elf/rl78.h	104;"	d
EF_RL78_CPU_MASK	include/elf/rl78.h	103;"	d
EF_RL78_CPU_RL78	include/elf/rl78.h	102;"	d
EF_RX_ALL_FLAGS	include/elf/rx.h	115;"	d
EF_RX_CPU_MASK	include/elf/rx.h	114;"	d
EF_RX_CPU_RX	include/elf/rx.h	113;"	d
EF_S390_HIGH_GPRS	include/elf/s390.h	38;"	d
EF_SCORE_FIXDEP	include/elf/score.h	49;"	d
EF_SCORE_MACH	include/elf/score.h	40;"	d
EF_SCORE_PIC	include/elf/score.h	46;"	d
EF_SH1	include/elf/sh.h	31;"	d
EF_SH2	include/elf/sh.h	32;"	d
EF_SH2A	include/elf/sh.h	41;"	d
EF_SH2A_NOFPU	include/elf/sh.h	46;"	d
EF_SH2A_SH3E	include/elf/sh.h	52;"	d
EF_SH2A_SH3_NOFPU	include/elf/sh.h	50;"	d
EF_SH2A_SH4	include/elf/sh.h	51;"	d
EF_SH2A_SH4_NOFPU	include/elf/sh.h	49;"	d
EF_SH2E	include/elf/sh.h	39;"	d
EF_SH3	include/elf/sh.h	33;"	d
EF_SH3E	include/elf/sh.h	37;"	d
EF_SH3_DSP	include/elf/sh.h	35;"	d
EF_SH3_NOMMU	include/elf/sh.h	47;"	d
EF_SH4	include/elf/sh.h	38;"	d
EF_SH4A	include/elf/sh.h	40;"	d
EF_SH4AL_DSP	include/elf/sh.h	36;"	d
EF_SH4A_NOFPU	include/elf/sh.h	44;"	d
EF_SH4_NOFPU	include/elf/sh.h	43;"	d
EF_SH4_NOMMU_NOFPU	include/elf/sh.h	45;"	d
EF_SH5	include/elf/sh.h	55;"	d
EF_SH_BFD_TABLE	include/elf/sh.h	60;"	d
EF_SH_DSP	include/elf/sh.h	34;"	d
EF_SH_FDPIC	include/elf/sh.h	96;"	d
EF_SH_MACH_MASK	include/elf/sh.h	29;"	d
EF_SH_PIC	include/elf/sh.h	94;"	d
EF_SH_UNKNOWN	include/elf/sh.h	30;"	d
EF_SIZE	gdb/mips-linux-tdep.h	51;"	d
EF_SPARCV9_MM	include/elf/sparc.h	41;"	d
EF_SPARCV9_PSO	include/elf/sparc.h	43;"	d
EF_SPARCV9_RMO	include/elf/sparc.h	44;"	d
EF_SPARCV9_TSO	include/elf/sparc.h	42;"	d
EF_SPARC_32PLUS	include/elf/sparc.h	30;"	d
EF_SPARC_32PLUS_MASK	include/elf/sparc.h	29;"	d
EF_SPARC_EXT_MASK	include/elf/sparc.h	38;"	d
EF_SPARC_HAL_R1	include/elf/sparc.h	32;"	d
EF_SPARC_ISA_EXTENSIONS	bfd/elf64-sparc.c	684;"	d	file:
EF_SPARC_LEDATA	include/elf/sparc.h	35;"	d
EF_SPARC_SUN_US1	include/elf/sparc.h	31;"	d
EF_SPARC_SUN_US3	include/elf/sparc.h	33;"	d
EF_U	sim/mn10300/mn10300_sim.h	125;"	d
EF_V	sim/mn10300/mn10300_sim.h	122;"	d
EF_V800_850E3	include/elf/v850.h	157;"	d
EF_V850_ARCH	include/elf/v850.h	31;"	d
EF_VAX_DFLOAT	include/elf/vax.h	48;"	d
EF_VAX_GFLOAT	include/elf/vax.h	49;"	d
EF_VAX_NONPIC	include/elf/vax.h	47;"	d
EF_VISIUM_ARCH_GR6	include/elf/visium.h	29;"	d
EF_VISIUM_ARCH_MCM	include/elf/visium.h	27;"	d
EF_VISIUM_ARCH_MCM24	include/elf/visium.h	28;"	d
EF_XGATE_ABI	include/elf/xgate.h	59;"	d
EF_XGATE_MACH	include/elf/xgate.h	69;"	d
EF_XGATE_MACH_MASK	include/elf/xgate.h	67;"	d
EF_XTENSA_MACH	include/elf/xtensa.h	95;"	d
EF_XTENSA_XT_INSN	include/elf/xtensa.h	103;"	d
EF_XTENSA_XT_LIT	include/elf/xtensa.h	104;"	d
EF_Z	sim/mn10300/mn10300_sim.h	123;"	d
EGPS__V_ALLOC_64BIT	include/vms/egps.h	62;"	d
EGPS__V_COM	include/vms/egps.h	61;"	d
EGPS__V_EXE	include/vms/egps.h	56;"	d
EGPS__V_GBL	include/vms/egps.h	54;"	d
EGPS__V_LIB	include/vms/egps.h	51;"	d
EGPS__V_NOMOD	include/vms/egps.h	60;"	d
EGPS__V_OVR	include/vms/egps.h	52;"	d
EGPS__V_PIC	include/vms/egps.h	50;"	d
EGPS__V_RD	include/vms/egps.h	57;"	d
EGPS__V_REL	include/vms/egps.h	53;"	d
EGPS__V_SHR	include/vms/egps.h	55;"	d
EGPS__V_VEC	include/vms/egps.h	59;"	d
EGPS__V_WRT	include/vms/egps.h	58;"	d
EGSD__C_ENTRIES	include/vms/egsd.h	27;"	d
EGSD__C_IDC	include/vms/egsd.h	30;"	d
EGSD__C_MAXRECTYP	include/vms/egsd.h	35;"	d
EGSD__C_PSC	include/vms/egsd.h	28;"	d
EGSD__C_SPSC	include/vms/egsd.h	31;"	d
EGSD__C_SYM	include/vms/egsd.h	29;"	d
EGSD__C_SYMG	include/vms/egsd.h	34;"	d
EGSD__C_SYMM	include/vms/egsd.h	33;"	d
EGSD__C_SYMV	include/vms/egsd.h	32;"	d
EGSD__K_ENTRIES	include/vms/egsd.h	26;"	d
EGSY__V_COMM	include/vms/egsy.h	32;"	d
EGSY__V_DEF	include/vms/egsy.h	29;"	d
EGSY__V_NORM	include/vms/egsy.h	34;"	d
EGSY__V_QUAD_VAL	include/vms/egsy.h	35;"	d
EGSY__V_REL	include/vms/egsy.h	31;"	d
EGSY__V_UNI	include/vms/egsy.h	30;"	d
EGSY__V_VECEP	include/vms/egsy.h	33;"	d
EGSY__V_WEAK	include/vms/egsy.h	28;"	d
EGSY__W_FLAGS	include/vms/egsy.h	26;"	d
EH	opcodes/ppc-opc.c	2512;"	d	file:
EHANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^EHANDLE:            \/\/ Emulation Handler 0$/;"	l
EHOSTDOWN	gdb/gnulib/import/errno.in.h	140;"	d
EHOSTUNREACH	gdb/gnulib/import/errno.in.h	119;"	d
EH_CIE_OR_FDE_TYPE_ID	gdb/dwarf2-frame.c	/^  EH_CIE_OR_FDE_TYPE_ID = EH_CIE_TYPE_ID | EH_FDE_TYPE_ID$/;"	e	enum:eh_frame_type	file:
EH_CIE_TYPE_ID	gdb/dwarf2-frame.c	/^  EH_CIE_TYPE_ID = 1 << 0,$/;"	e	enum:eh_frame_type	file:
EH_FDE_TYPE_ID	gdb/dwarf2-frame.c	/^  EH_FDE_TYPE_ID = 1 << 1,$/;"	e	enum:eh_frame_type	file:
EH_FRAME_HDR_SIZE	bfd/elf-eh-frame.c	28;"	d	file:
EI	include/opcode/arc.h	/^  EI,$/;"	e	enum:__anon1255
EIDC__V_BINIDENT	include/vms/eidc.h	43;"	d
EIDC__V_ERRSEV_MASK	include/vms/eidc.h	47;"	d
EIDC__V_ERRSEV_SH	include/vms/eidc.h	46;"	d
EIDC__V_IDMATCH_MASK	include/vms/eidc.h	45;"	d
EIDC__V_IDMATCH_SH	include/vms/eidc.h	44;"	d
EIDRM	gdb/gnulib/import/errno.in.h	183;"	d
EIDRM	gdb/gnulib/import/errno.in.h	43;"	d
EIHD__C_CLI	include/vms/eihd.h	118;"	d
EIHD__C_LENGTH	include/vms/eihd.h	143;"	d
EIHD__C_NATIVE	include/vms/eihd.h	117;"	d
EIHD__K_EXE	include/vms/eihd.h	113;"	d
EIHD__K_LIM	include/vms/eihd.h	114;"	d
EIHD__K_MAJORID	include/vms/eihd.h	109;"	d
EIHD__K_MINORID	include/vms/eihd.h	110;"	d
EIHD__L_IMGTYPE	include/vms/eihd.h	141;"	d
EIHD__L_ISDOFF	include/vms/eihd.h	138;"	d
EIHD__L_SIZE	include/vms/eihd.h	137;"	d
EIHD__L_SYMDBGOFF	include/vms/eihd.h	139;"	d
EIHD__M_BIND_CODE_SEC	include/vms/eihd.h	129;"	d
EIHD__M_BIND_DATA_SEC	include/vms/eihd.h	130;"	d
EIHD__M_DBGDMT	include/vms/eihd.h	126;"	d
EIHD__M_EXT_BIND_SECT	include/vms/eihd.h	134;"	d
EIHD__M_INISHR	include/vms/eihd.h	127;"	d
EIHD__M_LNKDEBUG	include/vms/eihd.h	121;"	d
EIHD__M_LNKNOTFR	include/vms/eihd.h	122;"	d
EIHD__M_MKTHREADS	include/vms/eihd.h	131;"	d
EIHD__M_NOP0BUFS	include/vms/eihd.h	123;"	d
EIHD__M_OMV_READY	include/vms/eihd.h	133;"	d
EIHD__M_P0IMAGE	include/vms/eihd.h	125;"	d
EIHD__M_PICIMG	include/vms/eihd.h	124;"	d
EIHD__M_UPCALLS	include/vms/eihd.h	132;"	d
EIHD__M_XLATED	include/vms/eihd.h	128;"	d
EIHD__Q_SYMVVA	include/vms/eihd.h	140;"	d
EIHI__K_MAJORID	include/vms/eihi.h	26;"	d
EIHI__K_MINORID	include/vms/eihi.h	27;"	d
EIHS__K_MAJORID	include/vms/eihs.h	26;"	d
EIHS__K_MINORID	include/vms/eihs.h	27;"	d
EIHS__L_DMTBYTES	include/vms/eihs.h	60;"	d
EIHS__L_DMTVBN	include/vms/eihs.h	59;"	d
EIHS__L_DSTSIZE	include/vms/eihs.h	56;"	d
EIHS__L_DSTVBN	include/vms/eihs.h	55;"	d
EIHS__L_GSTSIZE	include/vms/eihs.h	58;"	d
EIHS__L_GSTVBN	include/vms/eihs.h	57;"	d
EIHVN__BASE_IMAGE_BIT	include/vms/eihvn.h	37;"	d
EIHVN__CLUSTERS_LOCKMGR_BIT	include/vms/eihvn.h	43;"	d
EIHVN__COUNTERS_BIT	include/vms/eihvn.h	48;"	d
EIHVN__CPU_BIT	include/vms/eihvn.h	51;"	d
EIHVN__FILES_VOLUMES_BIT	include/vms/eihvn.h	40;"	d
EIHVN__GALAXY_BIT	include/vms/eihvn.h	56;"	d
EIHVN__IMAGE_ACTIVATOR_BIT	include/vms/eihvn.h	46;"	d
EIHVN__IO_BIT	include/vms/eihvn.h	39;"	d
EIHVN__LOGICAL_NAMES_BIT	include/vms/eihvn.h	44;"	d
EIHVN__MEMORY_MANAGEMENT_BIT	include/vms/eihvn.h	38;"	d
EIHVN__MISC_BIT	include/vms/eihvn.h	50;"	d
EIHVN__MULTI_PROCESSING_BIT	include/vms/eihvn.h	55;"	d
EIHVN__NETWORKS_BIT	include/vms/eihvn.h	47;"	d
EIHVN__POSIX_BIT	include/vms/eihvn.h	54;"	d
EIHVN__PROCESS_SCHED_BIT	include/vms/eihvn.h	41;"	d
EIHVN__SECURITY_BIT	include/vms/eihvn.h	45;"	d
EIHVN__SHELL_BIT	include/vms/eihvn.h	53;"	d
EIHVN__STABLE_BIT	include/vms/eihvn.h	49;"	d
EIHVN__SYSGEN_BIT	include/vms/eihvn.h	42;"	d
EIHVN__VOLATILE_BIT	include/vms/eihvn.h	52;"	d
EIIC	sim/v850/sim-main.h	133;"	d
EILSEQ	gdb/gnulib/import/errno.in.h	274;"	d
EIND	sim/avr/interp.c	63;"	d	file:
EINPROGRESS	gdb/gnulib/import/errno.in.h	98;"	d
EINT	sim/arm/armemu.h	161;"	d
EINVAL	sim/ppc/emul_unix.c	150;"	d	file:
EIPC	sim/v850/sim-main.h	126;"	d
EIPSW	sim/v850/sim-main.h	127;"	d
EISCONN	gdb/gnulib/import/errno.in.h	114;"	d
EISD__K_GBLNAMLEN	include/vms/eisd.h	47;"	d
EISD__K_LEN	include/vms/eisd.h	43;"	d
EISD__K_LENEND	include/vms/eisd.h	44;"	d
EISD__K_MAJORID	include/vms/eisd.h	90;"	d
EISD__K_MATALL	include/vms/eisd.h	94;"	d
EISD__K_MATEQU	include/vms/eisd.h	95;"	d
EISD__K_MATLEQ	include/vms/eisd.h	96;"	d
EISD__K_MATNEV	include/vms/eisd.h	97;"	d
EISD__K_MAXLENGLBL	include/vms/eisd.h	45;"	d
EISD__K_MINORID	include/vms/eisd.h	91;"	d
EISD__K_NORMAL	include/vms/eisd.h	100;"	d
EISD__K_PRVFXD	include/vms/eisd.h	102;"	d
EISD__K_PRVPIC	include/vms/eisd.h	104;"	d
EISD__K_SHRFXD	include/vms/eisd.h	101;"	d
EISD__K_SHRPIC	include/vms/eisd.h	103;"	d
EISD__K_USRSTACK	include/vms/eisd.h	105;"	d
EISD__L_EISDSIZE	include/vms/eisd.h	109;"	d
EISD__L_FLAGS	include/vms/eisd.h	112;"	d
EISD__L_IDENT	include/vms/eisd.h	115;"	d
EISD__L_SECSIZE	include/vms/eisd.h	110;"	d
EISD__L_VBN	include/vms/eisd.h	113;"	d
EISD__M_ALLOC_64BIT	include/vms/eisd.h	41;"	d
EISD__M_BASED	include/vms/eisd.h	32;"	d
EISD__M_CRF	include/vms/eisd.h	28;"	d
EISD__M_DZRO	include/vms/eisd.h	29;"	d
EISD__M_EXE	include/vms/eisd.h	38;"	d
EISD__M_FIXUPVEC	include/vms/eisd.h	33;"	d
EISD__M_GBL	include/vms/eisd.h	27;"	d
EISD__M_INITALCODE	include/vms/eisd.h	31;"	d
EISD__M_LASTCLU	include/vms/eisd.h	37;"	d
EISD__M_NONSHRADR	include/vms/eisd.h	39;"	d
EISD__M_PROTECT	include/vms/eisd.h	36;"	d
EISD__M_QUAD_LENGTH	include/vms/eisd.h	40;"	d
EISD__M_RESIDENT	include/vms/eisd.h	34;"	d
EISD__M_VECTOR	include/vms/eisd.h	35;"	d
EISD__M_WRT	include/vms/eisd.h	30;"	d
EISD__Q_VIR_ADDR	include/vms/eisd.h	111;"	d
EISD__R_CONTROL	include/vms/eisd.h	114;"	d
EISD__T_GBLNAM	include/vms/eisd.h	116;"	d
EITHER	include/opcode/d10v.h	67;"	d
EITHER	include/opcode/d30v.h	136;"	d
EITHER_BUT_PREFER_MU	include/opcode/d30v.h	139;"	d
EIT_ADDR_EXCP_ADDR	sim/m32r/m32r-sim.h	146;"	d
EIT_EXTERN_ADDR	sim/m32r/m32r-sim.h	148;"	d
EIT_RESET_ADDR	sim/m32r/m32r-sim.h	149;"	d
EIT_RSVD_INSN_ADDR	sim/m32r/m32r-sim.h	145;"	d
EIT_SYSBREAK_ADDR	sim/m32r/m32r-sim.h	144;"	d
EIT_TRAP_BASE_ADDR	sim/m32r/m32r-sim.h	147;"	d
EIT_WAKEUP_ADDR	sim/m32r/m32r-sim.h	150;"	d
EIWR	sim/v850/sim-main.h	142;"	d
EI_ABIVERSION	include/elf/common.h	85;"	d
EI_CLASS	include/elf/common.h	47;"	d
EI_CLASS	libiberty/simple-object-elf.c	99;"	d	file:
EI_DATA	include/elf/common.h	52;"	d
EI_DATA	libiberty/simple-object-elf.c	104;"	d	file:
EI_MAG0	include/elf/common.h	35;"	d
EI_MAG0	libiberty/simple-object-elf.c	87;"	d	file:
EI_MAG1	include/elf/common.h	38;"	d
EI_MAG1	libiberty/simple-object-elf.c	90;"	d	file:
EI_MAG2	include/elf/common.h	41;"	d
EI_MAG2	libiberty/simple-object-elf.c	93;"	d	file:
EI_MAG3	include/elf/common.h	44;"	d
EI_MAG3	libiberty/simple-object-elf.c	96;"	d	file:
EI_NIDENT	include/elf/internal.h	65;"	d
EI_OSABI	include/elf/common.h	59;"	d
EI_OSABI	libiberty/simple-object-elf.c	112;"	d	file:
EI_PAD	include/elf/common.h	87;"	d
EI_VERSION	include/elf/common.h	57;"	d
EI_VERSION	libiberty/simple-object-elf.c	109;"	d	file:
ELEM_RELOC	bfd/arc-plt.h	102;"	d
ELEM_RELOC	bfd/arc-plt.h	111;"	d
ELEM_RELOC	bfd/arc-plt.h	121;"	d
ELEM_RELOC	bfd/arc-plt.h	130;"	d
ELEM_RELOC	bfd/arc-plt.h	139;"	d
ELEM_RELOC	bfd/arc-plt.h	148;"	d
ELEM_RELOC	bfd/arc-plt.h	158;"	d
ELEM_RELOC	bfd/arc-plt.h	167;"	d
ELEM_RELOC	bfd/arc-plt.h	182;"	d
ELEM_RELOC	bfd/arc-plt.h	193;"	d
ELEM_RELOC	bfd/arc-plt.h	67;"	d
ELEM_RELOC	bfd/arc-plt.h	81;"	d
ELEV	opcodes/ppc-opc.c	2282;"	d	file:
ELF32_DYNAMIC_INTERPRETER	bfd/elf32-tilepro.c	2273;"	d	file:
ELF32_DYNAMIC_INTERPRETER	bfd/elfnn-riscv.c	50;"	d	file:
ELF32_DYNAMIC_INTERPRETER	bfd/elfxx-sparc.c	1045;"	d	file:
ELF32_DYNAMIC_INTERPRETER	bfd/elfxx-tilegx.c	67;"	d	file:
ELF32_DYNAMIC_INTERPRETER	bfd/elfxx-x86.c	30;"	d	file:
ELF32_MS_FLAGS	include/elf/mips.h	1161;"	d
ELF32_MS_INFO	include/elf/mips.h	1162;"	d
ELF32_MS_REL_INDEX	include/elf/mips.h	1160;"	d
ELF32_NDS32_H	bfd/elf32-nds32.h	23;"	d
ELF32_R_INFO	include/elf/common.h	869;"	d
ELF32_R_SYM	include/elf/common.h	867;"	d
ELF32_R_TYPE	include/elf/common.h	868;"	d
ELF32_ST_BIND	include/elf/common.h	813;"	d
ELF32_ST_INFO	include/elf/common.h	815;"	d
ELF32_ST_TYPE	include/elf/common.h	814;"	d
ELF32_ST_VISIBILITY	include/elf/common.h	827;"	d
ELF64	bfd/elf32-s390.c	763;"	d	file:
ELF64	bfd/elf64-s390.c	682;"	d	file:
ELF64_DYNAMIC_INTERPRETER	bfd/elfnn-riscv.c	49;"	d	file:
ELF64_DYNAMIC_INTERPRETER	bfd/elfxx-sparc.c	1046;"	d	file:
ELF64_DYNAMIC_INTERPRETER	bfd/elfxx-tilegx.c	66;"	d	file:
ELF64_DYNAMIC_INTERPRETER	bfd/elfxx-x86.c	31;"	d	file:
ELF64_MIPS_R_SSYM	include/elf/mips.h	962;"	d
ELF64_MIPS_R_TYPE	include/elf/mips.h	965;"	d
ELF64_MIPS_R_TYPE2	include/elf/mips.h	964;"	d
ELF64_MIPS_R_TYPE3	include/elf/mips.h	963;"	d
ELF64_R_INFO	include/elf/common.h	873;"	d
ELF64_R_SYM	include/elf/common.h	871;"	d
ELF64_R_TYPE	include/elf/common.h	872;"	d
ELF64_R_TYPE_DATA	include/elf/sparc.h	177;"	d
ELF64_R_TYPE_ID	include/elf/sparc.h	179;"	d
ELF64_R_TYPE_INFO	include/elf/sparc.h	181;"	d
ELF64_ST_BIND	include/elf/common.h	816;"	d
ELF64_ST_INFO	include/elf/common.h	818;"	d
ELF64_ST_TYPE	include/elf/common.h	817;"	d
ELF64_ST_VISIBILITY	include/elf/common.h	828;"	d
ELFBUF_EHDR	gdb/testsuite/gdb.arch/s390-multiarch.c	97;"	d	file:
ELFBUF_EHDR_LEN	gdb/testsuite/gdb.arch/s390-multiarch.c	93;"	d	file:
ELFBUF_PHDR	gdb/testsuite/gdb.arch/s390-multiarch.c	106;"	d	file:
ELFBUF_PHDR_LEN	gdb/testsuite/gdb.arch/s390-multiarch.c	102;"	d	file:
ELFCLASS	bfd/elfcode.h	133;"	d
ELFCLASS	bfd/elfcode.h	141;"	d
ELFCLASS32	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  enum { ELFCLASS32 = 1,$/;"	e	enum:elfbuf::__anon1932	file:
ELFCLASS32	include/elf/common.h	49;"	d
ELFCLASS32	libiberty/simple-object-elf.c	101;"	d	file:
ELFCLASS64	gdb/testsuite/gdb.arch/s390-multiarch.c	/^	 ELFCLASS64 = 2 } ei_class;$/;"	e	enum:elfbuf::__anon1932	file:
ELFCLASS64	include/elf/common.h	50;"	d
ELFCLASS64	libiberty/simple-object-elf.c	102;"	d	file:
ELFCLASSNONE	include/elf/common.h	48;"	d
ELFCLASSNONE	libiberty/simple-object-elf.c	100;"	d	file:
ELFCOMPRESS_HIOS	include/elf/common.h	562;"	d
ELFCOMPRESS_HIPROC	include/elf/common.h	564;"	d
ELFCOMPRESS_LOOS	include/elf/common.h	561;"	d
ELFCOMPRESS_LOPROC	include/elf/common.h	563;"	d
ELFCOMPRESS_ZLIB	include/elf/common.h	560;"	d
ELFDATA2LSB	include/elf/common.h	54;"	d
ELFDATA2LSB	libiberty/simple-object-elf.c	106;"	d	file:
ELFDATA2MSB	include/elf/common.h	55;"	d
ELFDATA2MSB	libiberty/simple-object-elf.c	107;"	d	file:
ELFDATANONE	include/elf/common.h	53;"	d
ELFDATANONE	libiberty/simple-object-elf.c	105;"	d	file:
ELFIDX__GROUP	include/vms/lbr.h	216;"	d
ELFIDX__LISTRFA	include/vms/lbr.h	217;"	d
ELFIDX__SYMESC	include/vms/lbr.h	218;"	d
ELFIDX__WEAK	include/vms/lbr.h	215;"	d
ELFMAG0	include/elf/common.h	36;"	d
ELFMAG0	libiberty/simple-object-elf.c	88;"	d	file:
ELFMAG1	include/elf/common.h	39;"	d
ELFMAG1	libiberty/simple-object-elf.c	91;"	d	file:
ELFMAG2	include/elf/common.h	42;"	d
ELFMAG2	libiberty/simple-object-elf.c	94;"	d	file:
ELFMAG3	include/elf/common.h	45;"	d
ELFMAG3	libiberty/simple-object-elf.c	97;"	d	file:
ELFOSABI_AIX	include/elf/common.h	66;"	d
ELFOSABI_ARM	include/elf/common.h	82;"	d
ELFOSABI_ARM_FDPIC	include/elf/common.h	81;"	d
ELFOSABI_AROS	include/elf/common.h	74;"	d
ELFOSABI_C6000_ELFABI	include/elf/common.h	79;"	d
ELFOSABI_C6000_LINUX	include/elf/common.h	80;"	d
ELFOSABI_CLOUDABI	include/elf/common.h	76;"	d
ELFOSABI_FENIXOS	include/elf/common.h	75;"	d
ELFOSABI_FREEBSD	include/elf/common.h	68;"	d
ELFOSABI_GNU	include/elf/common.h	63;"	d
ELFOSABI_HPUX	include/elf/common.h	61;"	d
ELFOSABI_IRIX	include/elf/common.h	67;"	d
ELFOSABI_LINUX	include/elf/common.h	64;"	d
ELFOSABI_MODESTO	include/elf/common.h	70;"	d
ELFOSABI_NETBSD	include/elf/common.h	62;"	d
ELFOSABI_NONE	include/elf/common.h	60;"	d
ELFOSABI_NSK	include/elf/common.h	73;"	d
ELFOSABI_OPENBSD	include/elf/common.h	71;"	d
ELFOSABI_OPENVMS	include/elf/common.h	72;"	d
ELFOSABI_OPENVOS	include/elf/common.h	77;"	d
ELFOSABI_SOLARIS	include/elf/common.h	65;"	d
ELFOSABI_STANDALONE	include/elf/common.h	83;"	d
ELFOSABI_TRU64	include/elf/common.h	69;"	d
ELFX32_DYNAMIC_INTERPRETER	bfd/elfxx-x86.c	32;"	d	file:
ELF_ALIGN_UP	include/elf/external.h	188;"	d
ELF_ARCH	bfd/elf-m10200.c	1383;"	d	file:
ELF_ARCH	bfd/elf-m10300.c	5540;"	d	file:
ELF_ARCH	bfd/elf32-am33lin.c	30;"	d	file:
ELF_ARCH	bfd/elf32-arc.c	2976;"	d	file:
ELF_ARCH	bfd/elf32-arm.c	20165;"	d	file:
ELF_ARCH	bfd/elf32-avr.c	4235;"	d	file:
ELF_ARCH	bfd/elf32-bfin.c	5425;"	d	file:
ELF_ARCH	bfd/elf32-cr16.c	2890;"	d	file:
ELF_ARCH	bfd/elf32-cr16c.c	946;"	d	file:
ELF_ARCH	bfd/elf32-cris.c	4099;"	d	file:
ELF_ARCH	bfd/elf32-crx.c	1315;"	d	file:
ELF_ARCH	bfd/elf32-d10v.c	537;"	d	file:
ELF_ARCH	bfd/elf32-d30v.c	553;"	d	file:
ELF_ARCH	bfd/elf32-dlx.c	579;"	d	file:
ELF_ARCH	bfd/elf32-epiphany.c	598;"	d	file:
ELF_ARCH	bfd/elf32-fr30.c	701;"	d	file:
ELF_ARCH	bfd/elf32-frv.c	6779;"	d	file:
ELF_ARCH	bfd/elf32-ft32.c	1246;"	d	file:
ELF_ARCH	bfd/elf32-gen.c	96;"	d	file:
ELF_ARCH	bfd/elf32-h8300.c	1711;"	d	file:
ELF_ARCH	bfd/elf32-hppa.c	4586;"	d	file:
ELF_ARCH	bfd/elf32-i386.c	4351;"	d	file:
ELF_ARCH	bfd/elf32-i386.c	4568;"	d	file:
ELF_ARCH	bfd/elf32-i386.c	4569;"	d	file:
ELF_ARCH	bfd/elf32-i386.c	4596;"	d	file:
ELF_ARCH	bfd/elf32-i386.c	4597;"	d	file:
ELF_ARCH	bfd/elf32-ip2k.c	1513;"	d	file:
ELF_ARCH	bfd/elf32-iq2000.c	898;"	d	file:
ELF_ARCH	bfd/elf32-lm32.c	2563;"	d	file:
ELF_ARCH	bfd/elf32-m32c.c	2119;"	d	file:
ELF_ARCH	bfd/elf32-m32r.c	3848;"	d	file:
ELF_ARCH	bfd/elf32-m68hc11.c	1294;"	d	file:
ELF_ARCH	bfd/elf32-m68hc12.c	644;"	d	file:
ELF_ARCH	bfd/elf32-m68k.c	441;"	d	file:
ELF_ARCH	bfd/elf32-mcore.c	654;"	d	file:
ELF_ARCH	bfd/elf32-mep.c	738;"	d	file:
ELF_ARCH	bfd/elf32-metag.c	4122;"	d	file:
ELF_ARCH	bfd/elf32-microblaze.c	3518;"	d	file:
ELF_ARCH	bfd/elf32-mips.c	2489;"	d	file:
ELF_ARCH	bfd/elf32-moxie.c	368;"	d	file:
ELF_ARCH	bfd/elf32-msp430.c	2597;"	d	file:
ELF_ARCH	bfd/elf32-mt.c	581;"	d	file:
ELF_ARCH	bfd/elf32-nds32.c	12663;"	d	file:
ELF_ARCH	bfd/elf32-nios2.c	6071;"	d	file:
ELF_ARCH	bfd/elf32-or1k.c	2656;"	d	file:
ELF_ARCH	bfd/elf32-pj.c	350;"	d	file:
ELF_ARCH	bfd/elf32-ppc.c	11455;"	d	file:
ELF_ARCH	bfd/elf32-pru.c	1575;"	d	file:
ELF_ARCH	bfd/elf32-rl78.c	2573;"	d	file:
ELF_ARCH	bfd/elf32-rx.c	4013;"	d	file:
ELF_ARCH	bfd/elf32-s12z.c	256;"	d	file:
ELF_ARCH	bfd/elf32-s390.c	4024;"	d	file:
ELF_ARCH	bfd/elf32-score.c	4450;"	d	file:
ELF_ARCH	bfd/elf32-sh.c	6634;"	d	file:
ELF_ARCH	bfd/elf32-sparc.c	211;"	d	file:
ELF_ARCH	bfd/elf32-spu.c	5486;"	d	file:
ELF_ARCH	bfd/elf32-tic6x.c	4341;"	d	file:
ELF_ARCH	bfd/elf32-tilegx.c	84;"	d	file:
ELF_ARCH	bfd/elf32-tilepro.c	3856;"	d	file:
ELF_ARCH	bfd/elf32-v850.c	4144;"	d	file:
ELF_ARCH	bfd/elf32-v850.c	4284;"	d	file:
ELF_ARCH	bfd/elf32-v850.c	4285;"	d	file:
ELF_ARCH	bfd/elf32-vax.c	352;"	d	file:
ELF_ARCH	bfd/elf32-visium.c	853;"	d	file:
ELF_ARCH	bfd/elf32-wasm32.c	131;"	d	file:
ELF_ARCH	bfd/elf32-xc16x.c	462;"	d	file:
ELF_ARCH	bfd/elf32-xgate.c	698;"	d	file:
ELF_ARCH	bfd/elf32-xstormy16.c	1005;"	d	file:
ELF_ARCH	bfd/elf32-xtensa.c	11270;"	d	file:
ELF_ARCH	bfd/elf64-alpha.c	5445;"	d	file:
ELF_ARCH	bfd/elf64-gen.c	96;"	d	file:
ELF_ARCH	bfd/elf64-hppa.c	4026;"	d	file:
ELF_ARCH	bfd/elf64-ia64-vms.c	5459;"	d	file:
ELF_ARCH	bfd/elf64-mips.c	4393;"	d	file:
ELF_ARCH	bfd/elf64-mmix.c	2877;"	d	file:
ELF_ARCH	bfd/elf64-nfp.c	262;"	d	file:
ELF_ARCH	bfd/elf64-ppc.c	63;"	d	file:
ELF_ARCH	bfd/elf64-s390.c	3936;"	d	file:
ELF_ARCH	bfd/elf64-sparc.c	879;"	d	file:
ELF_ARCH	bfd/elf64-tilegx.c	84;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5014;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5408;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5409;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5469;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5470;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5513;"	d	file:
ELF_ARCH	bfd/elf64-x86-64.c	5514;"	d	file:
ELF_ARCH	bfd/elfn32-mips.c	3755;"	d	file:
ELF_ARCH	bfd/elfnn-aarch64.c	9656;"	d	file:
ELF_ARCH	bfd/elfnn-ia64.c	5022;"	d	file:
ELF_ARCH	bfd/elfnn-loongarch.c	3257;"	d	file:
ELF_ARCH	bfd/elfnn-riscv.c	52;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-arm.c	20174;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-arm.c	20336;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-arm.c	20350;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-arm.c	20351;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-metag.c	4127;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-mips.c	2589;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-mips.c	2600;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-mips.c	2613;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-mips.c	2658;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-mips.c	2670;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-ppc.c	11459;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-sh.c	6714;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-sh.c	6732;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-sh.c	6733;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-sh.c	6793;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-sparc.c	216;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-tilegx.c	88;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf32-tilepro.c	3860;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-alpha.c	5449;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-ia64-vms.c	5462;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-mips.c	4497;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-mips.c	4508;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-mips.c	4516;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-ppc.c	67;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-sparc.c	881;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-tilegx.c	88;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-x86-64.c	5023;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-x86-64.c	5194;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-x86-64.c	5197;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-x86-64.c	5425;"	d	file:
ELF_COMMONPAGESIZE	bfd/elf64-x86-64.c	5432;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfn32-mips.c	3855;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfn32-mips.c	3866;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfn32-mips.c	3874;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfnn-aarch64.c	9660;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfnn-ia64.c	5028;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfnn-ia64.c	5141;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfnn-riscv.c	56;"	d	file:
ELF_COMMONPAGESIZE	bfd/elfxx-target.h	371;"	d
ELF_COMMON_DEF_P	bfd/elf-bfd.h	291;"	d
ELF_DYNAMIC_INTERPRETER	bfd/elf-m10300.c	4787;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-arc.c	2087;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-arm.c	2263;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-bfin.c	1698;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-cris.c	603;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-frv.c	863;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-hppa.c	139;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-lm32.c	44;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-m32r.c	46;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-m68k.c	449;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-metag.c	30;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-nds32.c	88;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-nios2.c	1839;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-or1k.c	56;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-ppc.c	63;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-s390.c	438;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-score.c	160;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-score7.c	156;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-sh.c	53;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-tic6x.c	32;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-vax.c	360;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-wasm32.c	152;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf32-xtensa.c	508;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf64-alpha.c	103;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf64-hppa.c	37;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf64-ppc.c	129;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elf64-s390.c	467;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elfnn-aarch64.c	2270;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elfnn-ia64.c	255;"	d	file:
ELF_DYNAMIC_INTERPRETER	bfd/elfxx-mips.c	954;"	d	file:
ELF_DYNAMIC_SEC_FLAGS	bfd/elf32-arm.c	20829;"	d	file:
ELF_DYNAMIC_SEC_FLAGS	bfd/elf32-arm.c	20830;"	d	file:
ELF_DYNAMIC_SEC_FLAGS	bfd/elfxx-target.h	397;"	d
ELF_FETCH_FIELD	libiberty/simple-object-elf.c	327;"	d	file:
ELF_FETCH_SIZED_FIELD	libiberty/simple-object-elf.c	319;"	d	file:
ELF_FETCH_STRUCT_FIELD	libiberty/simple-object-elf.c	310;"	d	file:
ELF_GREGSET_T_SIZE	bfd/elfnn-loongarch.c	3130;"	d	file:
ELF_GREGSET_T_SIZE	bfd/elfnn-riscv.c	3517;"	d	file:
ELF_GREGSET_T_SIZE	bfd/elfnn-riscv.c	3527;"	d	file:
ELF_HOWTO_TABLE_SIZE	bfd/elf-hppa.h	21;"	d
ELF_LINUX_CORE_H	bfd/elf-linux-core.h	22;"	d
ELF_LOCAL_SYMBOL_HASH	bfd/elf-bfd.h	2730;"	d
ELF_M68K_R_8_16_MAX_N_SLOTS_IN_GOT	bfd/elf32-m68k.c	1467;"	d	file:
ELF_M68K_R_8_MAX_N_SLOTS_IN_GOT	bfd/elf32-m68k.c	1461;"	d	file:
ELF_MACHINE_ALT1	bfd/elf-m10200.c	1385;"	d	file:
ELF_MACHINE_ALT1	bfd/elf-m10300.c	5543;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-am33lin.c	32;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-arc.c	2979;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-avr.c	4238;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-cr16.c	2892;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-d10v.c	539;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-d30v.c	555;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-fr30.c	703;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-ip2k.c	1515;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-m32c.c	2121;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-m32r.c	3851;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-microblaze.c	3521;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-moxie.c	370;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-msp430.c	2599;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-pj.c	352;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-ppc.c	11464;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-s390.c	4027;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-score.c	4452;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-sparc.c	214;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-v850.c	4146;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-v850.c	4288;"	d	file:
ELF_MACHINE_ALT1	bfd/elf32-xtensa.c	11273;"	d	file:
ELF_MACHINE_ALT1	bfd/elf64-nfp.c	264;"	d	file:
ELF_MACHINE_ALT1	bfd/elf64-s390.c	3939;"	d	file:
ELF_MACHINE_ALT1	bfd/elf64-sparc.c	887;"	d	file:
ELF_MACHINE_ALT1	bfd/elfnn-ia64.c	5025;"	d	file:
ELF_MACHINE_ALT1	bfd/elfxx-target.h	691;"	d
ELF_MACHINE_ALT2	bfd/elf32-ppc.c	11468;"	d	file:
ELF_MACHINE_ALT2	bfd/elf64-nfp.c	265;"	d	file:
ELF_MACHINE_ALT2	bfd/elfnn-ia64.c	5026;"	d	file:
ELF_MACHINE_ALT2	bfd/elfxx-target.h	695;"	d
ELF_MACHINE_CODE	bfd/elf-m10200.c	1384;"	d	file:
ELF_MACHINE_CODE	bfd/elf-m10300.c	5542;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-am33lin.c	31;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-arc.c	2978;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-arm.c	20167;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-avr.c	4237;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-bfin.c	5427;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-cr16.c	2891;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-cr16c.c	947;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-cris.c	4101;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-crx.c	1316;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-d10v.c	538;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-d30v.c	554;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-dlx.c	580;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-epiphany.c	599;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-fr30.c	702;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-frv.c	6780;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-ft32.c	1247;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-gen.c	97;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-h8300.c	1712;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-hppa.c	4588;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-i386.c	4353;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-i386.c	4571;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-i386.c	4572;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-i386.c	4598;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-i386.c	4599;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-ip2k.c	1514;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-iq2000.c	899;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-lm32.c	2565;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-m32c.c	2120;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-m32r.c	3850;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-m68hc11.c	1296;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-m68hc12.c	646;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-m68k.c	4594;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-mcore.c	655;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-mep.c	739;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-metag.c	4124;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-microblaze.c	3520;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-mips.c	2491;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-moxie.c	369;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-msp430.c	2598;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-mt.c	582;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-nds32.c	12664;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-nios2.c	6073;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-or1k.c	2657;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-pj.c	351;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-ppc.c	11457;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-pru.c	1577;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-rl78.c	2574;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-rx.c	4014;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-s12z.c	258;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-s390.c	4026;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-score.c	4451;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-sh.c	6636;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-sparc.c	213;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-spu.c	5488;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-tic6x.c	4343;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-tilegx.c	86;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-tilepro.c	3858;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-v850.c	4145;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-v850.c	4286;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-v850.c	4287;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-vax.c	1910;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-visium.c	854;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-wasm32.c	133;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-xc16x.c	463;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-xgate.c	699;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-xstormy16.c	1006;"	d	file:
ELF_MACHINE_CODE	bfd/elf32-xtensa.c	11272;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-alpha.c	5447;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-gen.c	97;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-hppa.c	4028;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-ia64-vms.c	5460;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-mips.c	4395;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-mmix.c	2878;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-nfp.c	263;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-ppc.c	65;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-s390.c	3938;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-sparc.c	884;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-tilegx.c	86;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5016;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5411;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5412;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5472;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5473;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5516;"	d	file:
ELF_MACHINE_CODE	bfd/elf64-x86-64.c	5517;"	d	file:
ELF_MACHINE_CODE	bfd/elfn32-mips.c	3757;"	d	file:
ELF_MACHINE_CODE	bfd/elfnn-aarch64.c	9657;"	d	file:
ELF_MACHINE_CODE	bfd/elfnn-ia64.c	5024;"	d	file:
ELF_MACHINE_CODE	bfd/elfnn-loongarch.c	3259;"	d	file:
ELF_MACHINE_CODE	bfd/elfnn-riscv.c	54;"	d	file:
ELF_MAXPAGESIZE	bfd/elf-m10200.c	1386;"	d	file:
ELF_MAXPAGESIZE	bfd/elf-m10300.c	5544;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-am33lin.c	33;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arc.c	2980;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20169;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20171;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20481;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20482;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20868;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-arm.c	20869;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-avr.c	4239;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-bfin.c	5428;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-cr16.c	2893;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-cr16c.c	948;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-cris.c	4102;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-crx.c	1317;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-d10v.c	540;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-d30v.c	556;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-dlx.c	581;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-epiphany.c	601;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-fr30.c	704;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-frv.c	6781;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-frv.c	6822;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-frv.c	6823;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-ft32.c	1248;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-gen.c	98;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-h8300.c	1713;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-hppa.c	4589;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-i386.c	4354;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-i386.c	4610;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-i386.c	4611;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-i386.c	4804;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-i386.c	4805;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-ip2k.c	1516;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-iq2000.c	900;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-lm32.c	2566;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-lm32.c	2601;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-lm32.c	2602;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m32c.c	2122;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m32r.c	3852;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m32r.c	3909;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m32r.c	3910;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m68hc11.c	1297;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m68hc12.c	647;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-m68k.c	4595;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mcore.c	656;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mep.c	740;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-metag.c	4126;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-microblaze.c	3522;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mips.c	2588;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mips.c	2599;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mips.c	2612;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mips.c	2657;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mips.c	2669;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-moxie.c	371;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-msp430.c	2600;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-mt.c	583;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-nds32.c	12665;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-nds32.c	12718;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-nds32.c	12719;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-nios2.c	6077;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-or1k.c	2659;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-pj.c	353;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-ppc.c	11458;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-pru.c	1579;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-rl78.c	2575;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-rx.c	4015;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-s12z.c	259;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-s390.c	4028;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-score.c	4453;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6638;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6640;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6712;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6713;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6791;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sh.c	6792;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-sparc.c	215;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-spu.c	5490;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-tic6x.c	4344;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-tilegx.c	87;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-tilepro.c	3859;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-v850.c	4147;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-vax.c	1911;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-visium.c	855;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-wasm32.c	136;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-xc16x.c	464;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-xgate.c	702;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-xstormy16.c	1007;"	d	file:
ELF_MAXPAGESIZE	bfd/elf32-xtensa.c	11275;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-alpha.c	5448;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-gen.c	98;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-hppa.c	4031;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ia64-vms.c	5461;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ia64-vms.c	5579;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ia64-vms.c	5580;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ia64-vms.c	5632;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ia64-vms.c	5633;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-mips.c	4496;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-mips.c	4507;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-mips.c	4515;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-mmix.c	2892;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-nfp.c	266;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-ppc.c	66;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-s390.c	3940;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-sparc.c	880;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-tilegx.c	87;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5018;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5020;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5192;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5195;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5423;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5427;"	d	file:
ELF_MAXPAGESIZE	bfd/elf64-x86-64.c	5429;"	d	file:
ELF_MAXPAGESIZE	bfd/elfn32-mips.c	3854;"	d	file:
ELF_MAXPAGESIZE	bfd/elfn32-mips.c	3865;"	d	file:
ELF_MAXPAGESIZE	bfd/elfn32-mips.c	3873;"	d	file:
ELF_MAXPAGESIZE	bfd/elfnn-aarch64.c	9658;"	d	file:
ELF_MAXPAGESIZE	bfd/elfnn-ia64.c	5027;"	d	file:
ELF_MAXPAGESIZE	bfd/elfnn-loongarch.c	3260;"	d	file:
ELF_MAXPAGESIZE	bfd/elfnn-riscv.c	55;"	d	file:
ELF_MAXPAGESIZE	bfd/elfxx-target.h	367;"	d
ELF_MINPAGESIZE	bfd/elf32-arm.c	20173;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-arm.c	20335;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-arm.c	20348;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-arm.c	20349;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-metag.c	4125;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-sparc.c	336;"	d	file:
ELF_MINPAGESIZE	bfd/elf32-sparc.c	337;"	d	file:
ELF_MINPAGESIZE	bfd/elf64-x86-64.c	5022;"	d	file:
ELF_MINPAGESIZE	bfd/elf64-x86-64.c	5193;"	d	file:
ELF_MINPAGESIZE	bfd/elf64-x86-64.c	5196;"	d	file:
ELF_MINPAGESIZE	bfd/elf64-x86-64.c	5424;"	d	file:
ELF_MINPAGESIZE	bfd/elf64-x86-64.c	5431;"	d	file:
ELF_MINPAGESIZE	bfd/elfnn-aarch64.c	9659;"	d	file:
ELF_MINPAGESIZE	bfd/elfxx-target.h	379;"	d
ELF_MIPS_GP_OFFSET	bfd/elfxx-mips.c	902;"	d	file:
ELF_MIPS_IS_OPTIONAL	include/elf/mips.h	879;"	d
ELF_MMIX_H	include/elf/mmix.h	24;"	d
ELF_NFPREG	gdb/loongarch-linux-tdep.h	7;"	d
ELF_NFPREG	gdb/mips-linux-tdep.h	22;"	d
ELF_NGREG	gdb/loongarch-linux-tdep.h	6;"	d
ELF_NGREG	gdb/mips-linux-tdep.h	21;"	d
ELF_NGREG32	bfd/hosts/x86-64linux.h	115;"	d
ELF_NGREG64	bfd/hosts/x86-64linux.h	117;"	d
ELF_NOTE_DESC_OFFSET	include/elf/external.h	193;"	d
ELF_NOTE_NEXT_OFFSET	include/elf/external.h	198;"	d
ELF_OSABI	bfd/elf32-arm.c	20366;"	d	file:
ELF_OSABI	bfd/elf32-arm.c	20367;"	d	file:
ELF_OSABI	bfd/elf32-arm.c	20423;"	d	file:
ELF_OSABI	bfd/elf32-hppa.c	4590;"	d	file:
ELF_OSABI	bfd/elf32-hppa.c	4599;"	d	file:
ELF_OSABI	bfd/elf32-hppa.c	4600;"	d	file:
ELF_OSABI	bfd/elf32-hppa.c	4610;"	d	file:
ELF_OSABI	bfd/elf32-hppa.c	4611;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4403;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4404;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4452;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4577;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4614;"	d	file:
ELF_OSABI	bfd/elf32-i386.c	4803;"	d	file:
ELF_OSABI	bfd/elf32-mips.c	2634;"	d	file:
ELF_OSABI	bfd/elf32-mips.c	2635;"	d	file:
ELF_OSABI	bfd/elf32-mips.c	2664;"	d	file:
ELF_OSABI	bfd/elf32-msp430.c	2601;"	d	file:
ELF_OSABI	bfd/elf32-msp430.c	2628;"	d	file:
ELF_OSABI	bfd/elf32-msp430.c	2629;"	d	file:
ELF_OSABI	bfd/elf32-ppc.c	11529;"	d	file:
ELF_OSABI	bfd/elf32-ppc.c	11530;"	d	file:
ELF_OSABI	bfd/elf32-ppc.c	11547;"	d	file:
ELF_OSABI	bfd/elf32-tic6x.c	4415;"	d	file:
ELF_OSABI	bfd/elf32-tic6x.c	4416;"	d	file:
ELF_OSABI	bfd/elf32-tic6x.c	4431;"	d	file:
ELF_OSABI	bfd/elf32-tic6x.c	4432;"	d	file:
ELF_OSABI	bfd/elf64-alpha.c	5540;"	d	file:
ELF_OSABI	bfd/elf64-alpha.c	5541;"	d	file:
ELF_OSABI	bfd/elf64-hppa.c	4032;"	d	file:
ELF_OSABI	bfd/elf64-hppa.c	4112;"	d	file:
ELF_OSABI	bfd/elf64-hppa.c	4113;"	d	file:
ELF_OSABI	bfd/elf64-ia64-vms.c	5576;"	d	file:
ELF_OSABI	bfd/elf64-ia64-vms.c	5577;"	d	file:
ELF_OSABI	bfd/elf64-mips.c	4538;"	d	file:
ELF_OSABI	bfd/elf64-mips.c	4539;"	d	file:
ELF_OSABI	bfd/elf64-ppc.c	16389;"	d	file:
ELF_OSABI	bfd/elf64-ppc.c	16390;"	d	file:
ELF_OSABI	bfd/elf64-sparc.c	1001;"	d	file:
ELF_OSABI	bfd/elf64-sparc.c	984;"	d	file:
ELF_OSABI	bfd/elf64-sparc.c	985;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5099;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5100;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5114;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5115;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5139;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5200;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5414;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5447;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5448;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5475;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5497;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5498;"	d	file:
ELF_OSABI	bfd/elf64-x86-64.c	5519;"	d	file:
ELF_OSABI	bfd/elfn32-mips.c	3896;"	d	file:
ELF_OSABI	bfd/elfn32-mips.c	3897;"	d	file:
ELF_OSABI	bfd/elfnn-aarch64.c	9792;"	d	file:
ELF_OSABI	bfd/elfnn-aarch64.c	9793;"	d	file:
ELF_OSABI	bfd/elfnn-ia64.c	5142;"	d	file:
ELF_OSABI	bfd/elfnn-ia64.c	5143;"	d	file:
ELF_OSABI	bfd/elfxx-target.h	362;"	d
ELF_PLT_ENTRY_SIZE	bfd/elf32-sh.c	1568;"	d	file:
ELF_PR_PSARGS_SIZE	bfd/elf32-tilegx.h	34;"	d
ELF_PR_PSARGS_SIZE	bfd/elf32-tilepro.h	34;"	d
ELF_PR_PSARGS_SIZE	bfd/elf64-tilegx.h	34;"	d
ELF_RELROPAGESIZE	bfd/elf32-ppc.c	11460;"	d	file:
ELF_RELROPAGESIZE	bfd/elf64-ppc.c	68;"	d	file:
ELF_RELROPAGESIZE	bfd/elfxx-target.h	375;"	d
ELF_R_INFO	bfd/elfcode.h	130;"	d
ELF_R_INFO	bfd/elfcode.h	138;"	d
ELF_R_INFO	bfd/elfxx-mips.c	966;"	d	file:
ELF_R_INFO	bfd/elfxx-mips.c	974;"	d	file:
ELF_R_SYM	bfd/elf-hppa.h	31;"	d
ELF_R_SYM	bfd/elf-hppa.h	39;"	d
ELF_R_SYM	bfd/elfcode.h	131;"	d
ELF_R_SYM	bfd/elfcode.h	139;"	d
ELF_R_SYM	bfd/elfxx-mips.c	962;"	d	file:
ELF_R_SYM	bfd/elfxx-mips.c	970;"	d	file:
ELF_R_TYPE	bfd/elf-hppa.h	30;"	d
ELF_R_TYPE	bfd/elf-hppa.h	38;"	d
ELF_R_TYPE	bfd/elfcode.h	132;"	d
ELF_R_TYPE	bfd/elfcode.h	140;"	d
ELF_R_TYPE	bfd/elfxx-mips.c	964;"	d	file:
ELF_R_TYPE	bfd/elfxx-mips.c	972;"	d	file:
ELF_SCORE_GP_OFFSET	bfd/elf32-score.c	163;"	d	file:
ELF_SCORE_GP_OFFSET	bfd/elf32-score7.c	159;"	d	file:
ELF_SECTION_IN_SEGMENT	include/elf/internal.h	368;"	d
ELF_SECTION_IN_SEGMENT_1	include/elf/internal.h	316;"	d
ELF_SECTION_IN_SEGMENT_STRICT	include/elf/internal.h	371;"	d
ELF_SECTION_SIZE	include/elf/internal.h	307;"	d
ELF_SET_FIELD	libiberty/simple-object-elf.c	359;"	d	file:
ELF_SET_SIZED_FIELD	libiberty/simple-object-elf.c	351;"	d	file:
ELF_SET_STRUCT_FIELD	libiberty/simple-object-elf.c	342;"	d	file:
ELF_SPARC_HWCAP2_ADP	include/elf/sparc.h	241;"	d
ELF_SPARC_HWCAP2_DICTUNP	include/elf/sparc.h	256;"	d
ELF_SPARC_HWCAP2_FJAES	include/elf/sparc.h	250;"	d
ELF_SPARC_HWCAP2_FJATHHPC	include/elf/sparc.h	248;"	d
ELF_SPARC_HWCAP2_FJATHPLUS	include/elf/sparc.h	239;"	d
ELF_SPARC_HWCAP2_FJDES	include/elf/sparc.h	249;"	d
ELF_SPARC_HWCAP2_FPCMPSHL	include/elf/sparc.h	257;"	d
ELF_SPARC_HWCAP2_MWAIT	include/elf/sparc.h	243;"	d
ELF_SPARC_HWCAP2_NSEC	include/elf/sparc.h	246;"	d
ELF_SPARC_HWCAP2_ONADDSUB	include/elf/sparc.h	253;"	d
ELF_SPARC_HWCAP2_ONDIV	include/elf/sparc.h	255;"	d
ELF_SPARC_HWCAP2_ONMUL	include/elf/sparc.h	254;"	d
ELF_SPARC_HWCAP2_RLE	include/elf/sparc.h	258;"	d
ELF_SPARC_HWCAP2_SHA3	include/elf/sparc.h	259;"	d
ELF_SPARC_HWCAP2_SPARC5	include/elf/sparc.h	242;"	d
ELF_SPARC_HWCAP2_SPARC6	include/elf/sparc.h	252;"	d
ELF_SPARC_HWCAP2_VIS3B	include/elf/sparc.h	240;"	d
ELF_SPARC_HWCAP2_XMONT	include/elf/sparc.h	245;"	d
ELF_SPARC_HWCAP2_XMPMUL	include/elf/sparc.h	244;"	d
ELF_SPARC_HWCAP_AES	include/elf/sparc.h	224;"	d
ELF_SPARC_HWCAP_ASI_BLK_INIT	include/elf/sparc.h	213;"	d
ELF_SPARC_HWCAP_ASI_CACHE_SPARING	include/elf/sparc.h	222;"	d
ELF_SPARC_HWCAP_CAMELLIA	include/elf/sparc.h	227;"	d
ELF_SPARC_HWCAP_CBCOND	include/elf/sparc.h	236;"	d
ELF_SPARC_HWCAP_CRC32C	include/elf/sparc.h	237;"	d
ELF_SPARC_HWCAP_DES	include/elf/sparc.h	225;"	d
ELF_SPARC_HWCAP_DIV32	include/elf/sparc.h	207;"	d
ELF_SPARC_HWCAP_FJFMAU	include/elf/sparc.h	220;"	d
ELF_SPARC_HWCAP_FMAF	include/elf/sparc.h	215;"	d
ELF_SPARC_HWCAP_FSMULD	include/elf/sparc.h	208;"	d
ELF_SPARC_HWCAP_HPC	include/elf/sparc.h	217;"	d
ELF_SPARC_HWCAP_IMA	include/elf/sparc.h	221;"	d
ELF_SPARC_HWCAP_KASUMI	include/elf/sparc.h	226;"	d
ELF_SPARC_HWCAP_MD5	include/elf/sparc.h	229;"	d
ELF_SPARC_HWCAP_MONT	include/elf/sparc.h	234;"	d
ELF_SPARC_HWCAP_MPMUL	include/elf/sparc.h	233;"	d
ELF_SPARC_HWCAP_MUL32	include/elf/sparc.h	206;"	d
ELF_SPARC_HWCAP_PAUSE	include/elf/sparc.h	235;"	d
ELF_SPARC_HWCAP_POPC	include/elf/sparc.h	210;"	d
ELF_SPARC_HWCAP_RANDOM	include/elf/sparc.h	218;"	d
ELF_SPARC_HWCAP_SHA1	include/elf/sparc.h	230;"	d
ELF_SPARC_HWCAP_SHA256	include/elf/sparc.h	231;"	d
ELF_SPARC_HWCAP_SHA512	include/elf/sparc.h	232;"	d
ELF_SPARC_HWCAP_TRANS	include/elf/sparc.h	219;"	d
ELF_SPARC_HWCAP_V8PLUS	include/elf/sparc.h	209;"	d
ELF_SPARC_HWCAP_VIS	include/elf/sparc.h	211;"	d
ELF_SPARC_HWCAP_VIS2	include/elf/sparc.h	212;"	d
ELF_SPARC_HWCAP_VIS3	include/elf/sparc.h	216;"	d
ELF_STABS_SYMBOL_SIZE	gdb/dbxread.c	3096;"	d	file:
ELF_STRING_ARM_unwind	include/elf/arm.h	361;"	d
ELF_STRING_ARM_unwind_info	include/elf/arm.h	362;"	d
ELF_STRING_ARM_unwind_info_once	include/elf/arm.h	364;"	d
ELF_STRING_ARM_unwind_once	include/elf/arm.h	363;"	d
ELF_STRING_C6000_unwind	include/elf/tic6x.h	161;"	d
ELF_STRING_C6000_unwind_info	include/elf/tic6x.h	162;"	d
ELF_STRING_C6000_unwind_info_once	include/elf/tic6x.h	164;"	d
ELF_STRING_C6000_unwind_once	include/elf/tic6x.h	163;"	d
ELF_STRING_ia64_archext	include/elf/ia64.h	55;"	d
ELF_STRING_ia64_pltoff	include/elf/ia64.h	56;"	d
ELF_STRING_ia64_unwind	include/elf/ia64.h	57;"	d
ELF_STRING_ia64_unwind_hdr	include/elf/ia64.h	62;"	d
ELF_STRING_ia64_unwind_info	include/elf/ia64.h	58;"	d
ELF_STRING_ia64_unwind_info_once	include/elf/ia64.h	60;"	d
ELF_STRING_ia64_unwind_once	include/elf/ia64.h	59;"	d
ELF_ST_BIND	include/elf/common.h	807;"	d
ELF_ST_BIND	libiberty/simple-object-elf.c	230;"	d	file:
ELF_ST_INFO	include/elf/common.h	809;"	d
ELF_ST_INFO	libiberty/simple-object-elf.c	232;"	d	file:
ELF_ST_IS_COMPRESSED	include/elf/mips.h	871;"	d
ELF_ST_IS_MICROMIPS	include/elf/mips.h	866;"	d
ELF_ST_IS_MIPS16	include/elf/mips.h	859;"	d
ELF_ST_IS_MIPS_PIC	include/elf/mips.h	851;"	d
ELF_ST_IS_MIPS_PLT	include/elf/mips.h	838;"	d
ELF_ST_SET_MICROMIPS	include/elf/mips.h	867;"	d
ELF_ST_SET_MIPS16	include/elf/mips.h	860;"	d
ELF_ST_SET_MIPS_PIC	include/elf/mips.h	852;"	d
ELF_ST_SET_MIPS_PLT	include/elf/mips.h	842;"	d
ELF_ST_TYPE	include/elf/common.h	808;"	d
ELF_ST_TYPE	libiberty/simple-object-elf.c	231;"	d	file:
ELF_ST_VISIBILITY	include/elf/common.h	823;"	d
ELF_TARGET_ID	bfd/elf-m10300.c	5541;"	d	file:
ELF_TARGET_ID	bfd/elf32-arc.c	2977;"	d	file:
ELF_TARGET_ID	bfd/elf32-arm.c	20166;"	d	file:
ELF_TARGET_ID	bfd/elf32-avr.c	4236;"	d	file:
ELF_TARGET_ID	bfd/elf32-bfin.c	5426;"	d	file:
ELF_TARGET_ID	bfd/elf32-cris.c	4100;"	d	file:
ELF_TARGET_ID	bfd/elf32-frv.c	6820;"	d	file:
ELF_TARGET_ID	bfd/elf32-frv.c	6821;"	d	file:
ELF_TARGET_ID	bfd/elf32-hppa.c	4587;"	d	file:
ELF_TARGET_ID	bfd/elf32-i386.c	4352;"	d	file:
ELF_TARGET_ID	bfd/elf32-lm32.c	2564;"	d	file:
ELF_TARGET_ID	bfd/elf32-m32r.c	3849;"	d	file:
ELF_TARGET_ID	bfd/elf32-m68hc11.c	1295;"	d	file:
ELF_TARGET_ID	bfd/elf32-m68hc12.c	645;"	d	file:
ELF_TARGET_ID	bfd/elf32-m68k.c	442;"	d	file:
ELF_TARGET_ID	bfd/elf32-metag.c	4123;"	d	file:
ELF_TARGET_ID	bfd/elf32-microblaze.c	3519;"	d	file:
ELF_TARGET_ID	bfd/elf32-mips.c	2490;"	d	file:
ELF_TARGET_ID	bfd/elf32-nds32.c	12666;"	d	file:
ELF_TARGET_ID	bfd/elf32-nios2.c	6072;"	d	file:
ELF_TARGET_ID	bfd/elf32-or1k.c	2658;"	d	file:
ELF_TARGET_ID	bfd/elf32-ppc.c	11456;"	d	file:
ELF_TARGET_ID	bfd/elf32-pru.c	1576;"	d	file:
ELF_TARGET_ID	bfd/elf32-s12z.c	257;"	d	file:
ELF_TARGET_ID	bfd/elf32-s390.c	4025;"	d	file:
ELF_TARGET_ID	bfd/elf32-sh.c	6635;"	d	file:
ELF_TARGET_ID	bfd/elf32-sparc.c	212;"	d	file:
ELF_TARGET_ID	bfd/elf32-spu.c	5487;"	d	file:
ELF_TARGET_ID	bfd/elf32-tic6x.c	4342;"	d	file:
ELF_TARGET_ID	bfd/elf32-tilegx.c	85;"	d	file:
ELF_TARGET_ID	bfd/elf32-tilepro.c	3857;"	d	file:
ELF_TARGET_ID	bfd/elf32-wasm32.c	132;"	d	file:
ELF_TARGET_ID	bfd/elf32-xgate.c	700;"	d	file:
ELF_TARGET_ID	bfd/elf32-xtensa.c	11264;"	d	file:
ELF_TARGET_ID	bfd/elf64-alpha.c	5446;"	d	file:
ELF_TARGET_ID	bfd/elf64-hppa.c	4027;"	d	file:
ELF_TARGET_ID	bfd/elf64-mips.c	4394;"	d	file:
ELF_TARGET_ID	bfd/elf64-ppc.c	64;"	d	file:
ELF_TARGET_ID	bfd/elf64-s390.c	3937;"	d	file:
ELF_TARGET_ID	bfd/elf64-tilegx.c	85;"	d	file:
ELF_TARGET_ID	bfd/elf64-x86-64.c	5015;"	d	file:
ELF_TARGET_ID	bfd/elfn32-mips.c	3756;"	d	file:
ELF_TARGET_ID	bfd/elfnn-ia64.c	5023;"	d	file:
ELF_TARGET_ID	bfd/elfnn-loongarch.c	3258;"	d	file:
ELF_TARGET_ID	bfd/elfnn-riscv.c	53;"	d	file:
ELF_TARGET_ID	bfd/elfxx-target.h	358;"	d
ELF_TBSS_SPECIAL	include/elf/internal.h	302;"	d
ELF_VER_CHR	include/elf/common.h	1079;"	d
ELIDE_CODE	libiberty/getopt.c	59;"	d	file:
ELIDE_CODE	libiberty/getopt1.c	50;"	d	file:
ELIFALIGN_SET	bfd/coffcode.h	1921;"	d
ELIMINATE_COPY_RELOCS	bfd/elf32-hppa.c	170;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elf32-ppc.c	3238;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elf32-s390.c	444;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elf64-ppc.c	3933;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elf64-s390.c	473;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elfnn-aarch64.c	260;"	d	file:
ELIMINATE_COPY_RELOCS	bfd/elfxx-x86.h	41;"	d
ELLIPSIS_LEN	gdb/completer.c	2308;"	d	file:
ELLIPSIS_LEN	readline/complete.c	714;"	d	file:
ELOOP	gdb/gnulib/import/errno.in.h	118;"	d
ELSE	zlib/contrib/masmx64/gvmat64.asm	/^ELSE$/;"	l
ELSE	zlib/contrib/masmx86/inffas32.asm	/^ELSE$/;"	l
ELSE	zlib/contrib/masmx86/match686.asm	/^ELSE$/;"	l
ELSE_EXTEND_BUFFER_HIGH_BOUND	libiberty/regex.c	2018;"	d	file:
ELSE_EXTEND_BUFFER_HIGH_BOUND	libiberty/regex.c	2032;"	d	file:
ELSI	sim/bfin/dv-bfin_uart.h	49;"	d
EL_ADDRESS	gdb/location.c	54;"	d	file:
EL_EXPLICIT	gdb/location.c	58;"	d	file:
EL_LINESPEC	gdb/location.c	50;"	d	file:
EL_PROBE	gdb/location.c	46;"	d	file:
EL_STRING	gdb/location.c	64;"	d	file:
EL_TYPE	gdb/location.c	40;"	d	file:
EM	opcodes/i386-dis.c	378;"	d	file:
EMACS_MODE	readline/rlprivate.h	36;"	d
EMCq	opcodes/i386-dis.c	413;"	d	file:
EMH_DATE_LENGTH	bfd/vms-alpha.c	146;"	d	file:
EMH__C_CPR	include/vms/emh.h	30;"	d
EMH__C_GTX	include/vms/emh.h	32;"	d
EMH__C_LNM	include/vms/emh.h	27;"	d
EMH__C_MAXHDRTYP	include/vms/emh.h	33;"	d
EMH__C_MHD	include/vms/emh.h	26;"	d
EMH__C_MTC	include/vms/emh.h	31;"	d
EMH__C_SRC	include/vms/emh.h	28;"	d
EMH__C_TTL	include/vms/emh.h	29;"	d
EMISO	sim/bfin/dv-bfin_spi.h	33;"	d
EMIT_ASM	gdb/gdbserver/linux-ppc-low.c	1469;"	d	file:
EMIT_ASM	gdb/gdbserver/linux-x86-low.c	1503;"	d	file:
EMIT_ASM32	gdb/gdbserver/linux-x86-low.c	1516;"	d	file:
EMIT_ASM32	gdb/gdbserver/linux-x86-low.c	1531;"	d	file:
EMODE	sim/arm/armemu.h	163;"	d
EMPTY	opcodes/ia64-opc-a.c	418;"	d	file:
EMPTY	opcodes/ia64-opc-a.c	87;"	d	file:
EMPTY	opcodes/ia64-opc-b.c	511;"	d	file:
EMPTY	opcodes/ia64-opc-b.c	74;"	d	file:
EMPTY	opcodes/ia64-opc-f.c	656;"	d	file:
EMPTY	opcodes/ia64-opc-f.c	83;"	d	file:
EMPTY	opcodes/ia64-opc-i.c	107;"	d	file:
EMPTY	opcodes/ia64-opc-i.c	340;"	d	file:
EMPTY	opcodes/ia64-opc-m.c	2235;"	d	file:
EMPTY	opcodes/ia64-opc-m.c	98;"	d	file:
EMPTY_HOWTO	bfd/bfd-in2.h	2622;"	d
EMPTY_RELOC	include/elf/reloc-macros.h	111;"	d
EMPTY_RELOC	include/elf/reloc-macros.h	124;"	d
EMPTY_SOURCE_PROMPT	gdb/tui/tui-data.h	75;"	d
EMS	opcodes/i386-dis.c	379;"	d	file:
EMSGSIZE	gdb/gnulib/import/errno.in.h	102;"	d
EMUDAT_INREG	sim/bfin/bfin-sim.h	137;"	d
EMUDAT_OUTREG	sim/bfin/bfin-sim.h	138;"	d
EMULTIHOP	gdb/gnulib/import/errno.in.h	154;"	d
EMULTIHOP	gdb/gnulib/import/errno.in.h	198;"	d
EM_386	include/elf/common.h	109;"	d
EM_56800EX	include/elf/common.h	314;"	d
EM_68HC05	include/elf/common.h	181;"	d
EM_68HC08	include/elf/common.h	180;"	d
EM_68HC11	include/elf/common.h	179;"	d
EM_68HC12	include/elf/common.h	162;"	d
EM_68HC16	include/elf/common.h	178;"	d
EM_68K	include/elf/common.h	110;"	d
EM_78K0R	include/elf/common.h	313;"	d
EM_8051	include/elf/common.h	278;"	d
EM_860	include/elf/common.h	113;"	d
EM_88K	include/elf/common.h	111;"	d
EM_960	include/elf/common.h	127;"	d
EM_AARCH64	include/elf/common.h	297;"	d
EM_ADAPTEVA_EPIPHANY	include/elf/common.h	434;"	d
EM_ALPHA	include/elf/common.h	397;"	d
EM_ALTERA_NIOS2	include/elf/common.h	224;"	d
EM_AMDGPU	include/elf/common.h	338;"	d
EM_ARC	include/elf/common.h	154;"	d
EM_ARCA	include/elf/common.h	220;"	d
EM_ARC_COMPACT	include/elf/common.h	202;"	d
EM_ARC_COMPACT2	include/elf/common.h	309;"	d
EM_ARM	include/elf/common.h	149;"	d
EM_ARM184	include/elf/common.h	298;"	d
EM_AVR	include/elf/common.h	192;"	d
EM_AVR32	include/elf/common.h	299;"	d
EM_AVR_OLD	include/elf/common.h	358;"	d
EM_BA1	include/elf/common.h	315;"	d
EM_BA2	include/elf/common.h	316;"	d
EM_BLACKFIN	include/elf/common.h	217;"	d
EM_BPF	include/elf/common.h	341;"	d
EM_C166	include/elf/common.h	228;"	d
EM_CDP	include/elf/common.h	329;"	d
EM_CE	include/elf/common.h	231;"	d
EM_CLOUDSHIELD	include/elf/common.h	306;"	d
EM_COGE	include/elf/common.h	330;"	d
EM_COLDFIRE	include/elf/common.h	161;"	d
EM_COOL	include/elf/common.h	331;"	d
EM_COREA_1ST	include/elf/common.h	307;"	d
EM_COREA_2ND	include/elf/common.h	308;"	d
EM_CR	include/elf/common.h	214;"	d
EM_CR16	include/elf/common.h	291;"	d
EM_CR16_OLD	include/elf/common.h	226;"	d
EM_CRAYNV2	include/elf/common.h	286;"	d
EM_CRIS	include/elf/common.h	185;"	d
EM_CRX	include/elf/common.h	225;"	d
EM_CSR_KALIMBA	include/elf/common.h	333;"	d
EM_CUDA	include/elf/common.h	304;"	d
EM_CYGNUS_D10V	include/elf/common.h	385;"	d
EM_CYGNUS_D30V	include/elf/common.h	388;"	d
EM_CYGNUS_FR30	include/elf/common.h	367;"	d
EM_CYGNUS_FRV	include/elf/common.h	379;"	d
EM_CYGNUS_M32R	include/elf/common.h	400;"	d
EM_CYGNUS_MEP	include/elf/common.h	427;"	d
EM_CYGNUS_MN10200	include/elf/common.h	416;"	d
EM_CYGNUS_MN10300	include/elf/common.h	415;"	d
EM_CYGNUS_POWERPC	include/elf/common.h	394;"	d
EM_CYGNUS_V850	include/elf/common.h	403;"	d
EM_CYPRESS_M8C	include/elf/common.h	274;"	d
EM_D10V	include/elf/common.h	194;"	d
EM_D30V	include/elf/common.h	195;"	d
EM_DLX	include/elf/common.h	376;"	d
EM_DSP24	include/elf/common.h	249;"	d
EM_DSPIC30F	include/elf/common.h	230;"	d
EM_DXP	include/elf/common.h	223;"	d
EM_ECOG1	include/elf/common.h	281;"	d
EM_ECOG16	include/elf/common.h	290;"	d
EM_ECOG1X	include/elf/common.h	282;"	d
EM_ECOG2	include/elf/common.h	246;"	d
EM_ETPU	include/elf/common.h	292;"	d
EM_EXCESS	include/elf/common.h	222;"	d
EM_F2MC16	include/elf/common.h	215;"	d
EM_FIREPATH	include/elf/common.h	187;"	d
EM_FR20	include/elf/common.h	145;"	d
EM_FR30	include/elf/common.h	193;"	d
EM_FT32	include/elf/common.h	336;"	d
EM_FX66	include/elf/common.h	175;"	d
EM_H8S	include/elf/common.h	157;"	d
EM_H8_300	include/elf/common.h	155;"	d
EM_H8_300H	include/elf/common.h	156;"	d
EM_H8_500	include/elf/common.h	158;"	d
EM_HUANY	include/elf/common.h	190;"	d
EM_IAMCU	include/elf/common.h	112;"	d
EM_IA_64	include/elf/common.h	159;"	d
EM_INTEL182	include/elf/common.h	296;"	d
EM_INTEL205	include/elf/common.h	319;"	d
EM_INTEL206	include/elf/common.h	320;"	d
EM_INTEL207	include/elf/common.h	321;"	d
EM_INTEL208	include/elf/common.h	322;"	d
EM_INTEL209	include/elf/common.h	323;"	d
EM_IP2K	include/elf/common.h	212;"	d
EM_IP2K_OLD	include/elf/common.h	391;"	d
EM_IQ2000	include/elf/common.h	422;"	d
EM_JAVELIN	include/elf/common.h	186;"	d
EM_K1OM	include/elf/common.h	295;"	d
EM_KM32	include/elf/common.h	324;"	d
EM_KMX16	include/elf/common.h	326;"	d
EM_KMX32	include/elf/common.h	325;"	d
EM_KMX8	include/elf/common.h	327;"	d
EM_KVARC	include/elf/common.h	328;"	d
EM_L1OM	include/elf/common.h	294;"	d
EM_LANAI	include/elf/common.h	340;"	d
EM_LATTICEMICO32	include/elf/common.h	251;"	d
EM_LOONGARCH	include/elf/common.h	343;"	d
EM_M16C	include/elf/common.h	229;"	d
EM_M32	include/elf/common.h	107;"	d
EM_M32C	include/elf/common.h	232;"	d
EM_M32C_OLD	include/elf/common.h	419;"	d
EM_M32R	include/elf/common.h	197;"	d
EM_MANIK	include/elf/common.h	285;"	d
EM_MAX	include/elf/common.h	213;"	d
EM_MAXQ30	include/elf/common.h	283;"	d
EM_MCHP_PIC	include/elf/common.h	318;"	d
EM_MCORE	include/elf/common.h	147;"	d
EM_MCST_ELBRUS	include/elf/common.h	289;"	d
EM_ME16	include/elf/common.h	168;"	d
EM_METAG	include/elf/common.h	288;"	d
EM_MICROBLAZE	include/elf/common.h	303;"	d
EM_MICROBLAZE_OLD	include/elf/common.h	432;"	d
EM_MIPS	include/elf/common.h	114;"	d
EM_MIPS_RS3_LE	include/elf/common.h	116;"	d
EM_MIPS_X	include/elf/common.h	160;"	d
EM_MMA	include/elf/common.h	163;"	d
EM_MMDSP_PLUS	include/elf/common.h	273;"	d
EM_MMIX	include/elf/common.h	189;"	d
EM_MN10200	include/elf/common.h	199;"	d
EM_MN10300	include/elf/common.h	198;"	d
EM_MOXIE	include/elf/common.h	337;"	d
EM_MOXIE_OLD	include/elf/common.h	430;"	d
EM_MSP430	include/elf/common.h	216;"	d
EM_MSP430_OLD	include/elf/common.h	361;"	d
EM_MT	include/elf/common.h	364;"	d
EM_NCPU	include/elf/common.h	165;"	d
EM_NDR1	include/elf/common.h	166;"	d
EM_NDS32	include/elf/common.h	280;"	d
EM_NFP	include/elf/common.h	342;"	d
EM_NIOS32	include/elf/common.h	425;"	d
EM_NONE	include/elf/common.h	106;"	d
EM_NORC	include/elf/common.h	332;"	d
EM_NS32K	include/elf/common.h	207;"	d
EM_OLD_ALPHA	include/elf/common.h	150;"	d
EM_OLD_SPARCV9	include/elf/common.h	117;"	d
EM_OPEN8	include/elf/common.h	310;"	d
EM_OPENRISC	include/elf/common.h	437;"	d
EM_OR1K	include/elf/common.h	201;"	d
EM_PARISC	include/elf/common.h	122;"	d
EM_PCP	include/elf/common.h	164;"	d
EM_PDP10	include/elf/common.h	173;"	d
EM_PDP11	include/elf/common.h	174;"	d
EM_PDSP	include/elf/common.h	172;"	d
EM_PJ	include/elf/common.h	200;"	d
EM_PJ_OLD	include/elf/common.h	209;"	d
EM_PPC	include/elf/common.h	128;"	d
EM_PPC64	include/elf/common.h	129;"	d
EM_PPC_OLD	include/elf/common.h	124;"	d
EM_PRISM	include/elf/common.h	191;"	d
EM_QDSP6	include/elf/common.h	277;"	d
EM_R32C	include/elf/common.h	275;"	d
EM_RCE	include/elf/common.h	148;"	d
EM_RH32	include/elf/common.h	146;"	d
EM_RISCV	include/elf/common.h	339;"	d
EM_RL78	include/elf/common.h	311;"	d
EM_RS08	include/elf/common.h	244;"	d
EM_RX	include/elf/common.h	287;"	d
EM_S12Z	include/elf/common.h	373;"	d
EM_S370	include/elf/common.h	115;"	d
EM_S390	include/elf/common.h	130;"	d
EM_S390_OLD	include/elf/common.h	406;"	d
EM_SCORE	include/elf/common.h	247;"	d
EM_SCORE7	include/elf/common.h	248;"	d
EM_SCORE_OLD	include/elf/common.h	204;"	d
EM_SEP	include/elf/common.h	219;"	d
EM_SE_C17	include/elf/common.h	252;"	d
EM_SE_C33	include/elf/common.h	218;"	d
EM_SH	include/elf/common.h	151;"	d
EM_SLE9X	include/elf/common.h	293;"	d
EM_SNP1K	include/elf/common.h	210;"	d
EM_SPARC	include/elf/common.h	108;"	d
EM_SPARC	libiberty/simple-object-elf.c	120;"	d	file:
EM_SPARC32PLUS	include/elf/common.h	126;"	d
EM_SPARC32PLUS	libiberty/simple-object-elf.c	121;"	d	file:
EM_SPARCV9	include/elf/common.h	152;"	d
EM_SPU	include/elf/common.h	131;"	d
EM_ST100	include/elf/common.h	169;"	d
EM_ST19	include/elf/common.h	183;"	d
EM_ST200	include/elf/common.h	211;"	d
EM_ST7	include/elf/common.h	177;"	d
EM_ST9PLUS	include/elf/common.h	176;"	d
EM_STARCORE	include/elf/common.h	167;"	d
EM_STM8	include/elf/common.h	300;"	d
EM_STXP7X	include/elf/common.h	279;"	d
EM_SVX	include/elf/common.h	182;"	d
EM_TILE64	include/elf/common.h	301;"	d
EM_TILEGX	include/elf/common.h	305;"	d
EM_TILEPRO	include/elf/common.h	302;"	d
EM_TINYJ	include/elf/common.h	170;"	d
EM_TI_C2000	include/elf/common.h	254;"	d
EM_TI_C5500	include/elf/common.h	255;"	d
EM_TI_C6000	include/elf/common.h	253;"	d
EM_TI_PRU	include/elf/common.h	257;"	d
EM_TMM_GPP	include/elf/common.h	206;"	d
EM_TPC	include/elf/common.h	208;"	d
EM_TRICORE	include/elf/common.h	153;"	d
EM_TRIMEDIA	include/elf/common.h	276;"	d
EM_TSK3000	include/elf/common.h	243;"	d
EM_UNICORE	include/elf/common.h	221;"	d
EM_V800	include/elf/common.h	144;"	d
EM_V850	include/elf/common.h	196;"	d
EM_VAX	include/elf/common.h	184;"	d
EM_VIDEOCORE	include/elf/common.h	205;"	d
EM_VIDEOCORE3	include/elf/common.h	250;"	d
EM_VIDEOCORE5	include/elf/common.h	312;"	d
EM_VISIUM	include/elf/common.h	335;"	d
EM_VPP550	include/elf/common.h	125;"	d
EM_WEBASSEMBLY	include/elf/common.h	370;"	d
EM_X86_64	include/elf/common.h	171;"	d
EM_XC16X	include/elf/common.h	382;"	d
EM_XCORE	include/elf/common.h	317;"	d
EM_XGATE	include/elf/common.h	227;"	d
EM_XIMO16	include/elf/common.h	284;"	d
EM_XSTORMY16	include/elf/common.h	411;"	d
EM_XTENSA	include/elf/common.h	203;"	d
EM_XTENSA_OLD	include/elf/common.h	409;"	d
EM_Z80	include/elf/common.h	334;"	d
EM_ZSP	include/elf/common.h	188;"	d
EM_res011	include/elf/common.h	118;"	d
EM_res012	include/elf/common.h	119;"	d
EM_res013	include/elf/common.h	120;"	d
EM_res014	include/elf/common.h	121;"	d
EM_res016	include/elf/common.h	123;"	d
EM_res024	include/elf/common.h	132;"	d
EM_res025	include/elf/common.h	133;"	d
EM_res026	include/elf/common.h	134;"	d
EM_res027	include/elf/common.h	135;"	d
EM_res028	include/elf/common.h	136;"	d
EM_res029	include/elf/common.h	137;"	d
EM_res030	include/elf/common.h	138;"	d
EM_res031	include/elf/common.h	139;"	d
EM_res032	include/elf/common.h	140;"	d
EM_res033	include/elf/common.h	141;"	d
EM_res034	include/elf/common.h	142;"	d
EM_res035	include/elf/common.h	143;"	d
EM_res121	include/elf/common.h	233;"	d
EM_res122	include/elf/common.h	234;"	d
EM_res123	include/elf/common.h	235;"	d
EM_res124	include/elf/common.h	236;"	d
EM_res125	include/elf/common.h	237;"	d
EM_res126	include/elf/common.h	238;"	d
EM_res127	include/elf/common.h	239;"	d
EM_res128	include/elf/common.h	240;"	d
EM_res129	include/elf/common.h	241;"	d
EM_res130	include/elf/common.h	242;"	d
EM_res133	include/elf/common.h	245;"	d
EM_res143	include/elf/common.h	256;"	d
EM_res145	include/elf/common.h	258;"	d
EM_res146	include/elf/common.h	259;"	d
EM_res147	include/elf/common.h	260;"	d
EM_res148	include/elf/common.h	261;"	d
EM_res149	include/elf/common.h	262;"	d
EM_res150	include/elf/common.h	263;"	d
EM_res151	include/elf/common.h	264;"	d
EM_res152	include/elf/common.h	265;"	d
EM_res153	include/elf/common.h	266;"	d
EM_res154	include/elf/common.h	267;"	d
EM_res155	include/elf/common.h	268;"	d
EM_res156	include/elf/common.h	269;"	d
EM_res157	include/elf/common.h	270;"	d
EM_res158	include/elf/common.h	271;"	d
EM_res159	include/elf/common.h	272;"	d
EMd	opcodes/i386-dis.c	380;"	d	file:
EMx	opcodes/i386-dis.c	381;"	d	file:
ENABLE_CACHING	bfd/syms.c	861;"	d	file:
ENABLE_MULTIP	gdb/stubs/sh-stub.c	1369;"	d	file:
ENABLE_SECURE	intl/dcigettext.c	393;"	d	file:
ENAMETOOLONG	readline/examples/rlfe/os.h	41;"	d
ENAMETOOLONG	sim/common/syscall.c	56;"	d	file:
ENC	include/opcode/tic6x-opcode-table.h	118;"	d
ENC	include/opcode/tic6x-opcode-table.h	3669;"	d
ENC	sim/bfin/dv-bfin_pint.c	177;"	d	file:
ENC	sim/bfin/dv-bfin_sic.c	587;"	d	file:
ENC0	include/opcode/tic6x-opcode-table.h	123;"	d
ENC0	include/opcode/tic6x-opcode-table.h	3670;"	d
ENC1	include/opcode/tic6x-opcode-table.h	124;"	d
ENC1	include/opcode/tic6x-opcode-table.h	3671;"	d
ENC2	include/opcode/tic6x-opcode-table.h	125;"	d
ENC2	include/opcode/tic6x-opcode-table.h	3672;"	d
ENC3	include/opcode/tic6x-opcode-table.h	126;"	d
ENC3	include/opcode/tic6x-opcode-table.h	3673;"	d
ENC4	include/opcode/tic6x-opcode-table.h	127;"	d
ENC4	include/opcode/tic6x-opcode-table.h	3674;"	d
ENC5	include/opcode/tic6x-opcode-table.h	128;"	d
ENC5	include/opcode/tic6x-opcode-table.h	3675;"	d
ENC6	include/opcode/tic6x-opcode-table.h	129;"	d
ENC6	include/opcode/tic6x-opcode-table.h	3676;"	d
ENC7	include/opcode/tic6x-opcode-table.h	130;"	d
ENC7	include/opcode/tic6x-opcode-table.h	3677;"	d
ENCODE	gdb/arch/aarch64-insn.h	147;"	d
ENCODE_ITYPE_IMM	include/opcode/riscv.h	103;"	d
ENCODE_RVC_ADDI16SP_IMM	include/opcode/riscv.h	123;"	d
ENCODE_RVC_ADDI4SPN_IMM	include/opcode/riscv.h	121;"	d
ENCODE_RVC_B_IMM	include/opcode/riscv.h	137;"	d
ENCODE_RVC_IMM	include/opcode/riscv.h	113;"	d
ENCODE_RVC_J_IMM	include/opcode/riscv.h	139;"	d
ENCODE_RVC_LDSP_IMM	include/opcode/riscv.h	131;"	d
ENCODE_RVC_LD_IMM	include/opcode/riscv.h	127;"	d
ENCODE_RVC_LUI_IMM	include/opcode/riscv.h	115;"	d
ENCODE_RVC_LWSP_IMM	include/opcode/riscv.h	129;"	d
ENCODE_RVC_LW_IMM	include/opcode/riscv.h	125;"	d
ENCODE_RVC_SDSP_IMM	include/opcode/riscv.h	135;"	d
ENCODE_RVC_SIMM3	include/opcode/riscv.h	117;"	d
ENCODE_RVC_SWSP_IMM	include/opcode/riscv.h	133;"	d
ENCODE_RVC_UIMM8	include/opcode/riscv.h	119;"	d
ENCODE_SBTYPE_IMM	include/opcode/riscv.h	107;"	d
ENCODE_STYPE_IMM	include/opcode/riscv.h	105;"	d
ENCODE_UJTYPE_IMM	include/opcode/riscv.h	111;"	d
ENCODE_UTYPE_IMM	include/opcode/riscv.h	109;"	d
ENCPLB	sim/bfin/dv-bfin_mmu.h	31;"	d
ENC_ALU	include/opcode/metag.h	/^  ENC_ALU,$/;"	e	enum:insn_encoding
ENC_BITOP	include/opcode/metag.h	/^  ENC_BITOP,$/;"	e	enum:insn_encoding
ENC_BRANCH	include/opcode/metag.h	/^  ENC_BRANCH,$/;"	e	enum:insn_encoding
ENC_CACHER	include/opcode/metag.h	/^  ENC_CACHER,$/;"	e	enum:insn_encoding
ENC_CACHEW	include/opcode/metag.h	/^  ENC_CACHEW,$/;"	e	enum:insn_encoding
ENC_CALLR	include/opcode/metag.h	/^  ENC_CALLR,$/;"	e	enum:insn_encoding
ENC_CMP	include/opcode/metag.h	/^  ENC_CMP,$/;"	e	enum:insn_encoding
ENC_COND_SET	include/opcode/metag.h	/^  ENC_COND_SET,$/;"	e	enum:insn_encoding
ENC_DALU	include/opcode/metag.h	/^  ENC_DALU,$/;"	e	enum:insn_encoding
ENC_DGET_SET	include/opcode/metag.h	/^  ENC_DGET_SET,$/;"	e	enum:insn_encoding
ENC_DTEMPLATE	include/opcode/metag.h	/^  ENC_DTEMPLATE,$/;"	e	enum:insn_encoding
ENC_FBARITH	include/opcode/metag.h	/^  ENC_FBARITH,$/;"	e	enum:insn_encoding
ENC_FCMP	include/opcode/metag.h	/^  ENC_FCMP,$/;"	e	enum:insn_encoding
ENC_FCONV	include/opcode/metag.h	/^  ENC_FCONV,$/;"	e	enum:insn_encoding
ENC_FCONVX	include/opcode/metag.h	/^  ENC_FCONVX,$/;"	e	enum:insn_encoding
ENC_FEARITH	include/opcode/metag.h	/^  ENC_FEARITH,$/;"	e	enum:insn_encoding
ENC_FGET_SET_ACF	include/opcode/metag.h	/^  ENC_FGET_SET_ACF,$/;"	e	enum:insn_encoding
ENC_FMINMAX	include/opcode/metag.h	/^  ENC_FMINMAX,$/;"	e	enum:insn_encoding
ENC_FMMOV	include/opcode/metag.h	/^  ENC_FMMOV,$/;"	e	enum:insn_encoding
ENC_FMOV	include/opcode/metag.h	/^  ENC_FMOV,$/;"	e	enum:insn_encoding
ENC_FMOV_DATA	include/opcode/metag.h	/^  ENC_FMOV_DATA,$/;"	e	enum:insn_encoding
ENC_FMOV_I	include/opcode/metag.h	/^  ENC_FMOV_I,$/;"	e	enum:insn_encoding
ENC_FPACK	include/opcode/metag.h	/^  ENC_FPACK,$/;"	e	enum:insn_encoding
ENC_FREC	include/opcode/metag.h	/^  ENC_FREC,$/;"	e	enum:insn_encoding
ENC_FSIMD	include/opcode/metag.h	/^  ENC_FSIMD,$/;"	e	enum:insn_encoding
ENC_FSWAP	include/opcode/metag.h	/^  ENC_FSWAP,$/;"	e	enum:insn_encoding
ENC_GET_SET	include/opcode/metag.h	/^  ENC_GET_SET,$/;"	e	enum:insn_encoding
ENC_GET_SET_EXT	include/opcode/metag.h	/^  ENC_GET_SET_EXT,$/;"	e	enum:insn_encoding
ENC_ICACHE	include/opcode/metag.h	/^  ENC_ICACHE,$/;"	e	enum:insn_encoding
ENC_JUMP	include/opcode/metag.h	/^  ENC_JUMP,$/;"	e	enum:insn_encoding
ENC_KICK	include/opcode/metag.h	/^  ENC_KICK,$/;"	e	enum:insn_encoding
ENC_LNKGET	include/opcode/metag.h	/^  ENC_LNKGET,$/;"	e	enum:insn_encoding
ENC_MAX	include/opcode/metag.h	/^  ENC_MAX,$/;"	e	enum:insn_encoding
ENC_MDRD	include/opcode/metag.h	/^  ENC_MDRD,$/;"	e	enum:insn_encoding
ENC_MGET_MSET	include/opcode/metag.h	/^  ENC_MGET_MSET,$/;"	e	enum:insn_encoding
ENC_MIN_MAX	include/opcode/metag.h	/^  ENC_MIN_MAX,$/;"	e	enum:insn_encoding
ENC_MMOV	include/opcode/metag.h	/^  ENC_MMOV,$/;"	e	enum:insn_encoding
ENC_MOVL_TTREC	include/opcode/metag.h	/^  ENC_MOVL_TTREC,$/;"	e	enum:insn_encoding
ENC_MOV_CT	include/opcode/metag.h	/^  ENC_MOV_CT,$/;"	e	enum:insn_encoding
ENC_MOV_PORT	include/opcode/metag.h	/^  ENC_MOV_PORT,$/;"	e	enum:insn_encoding
ENC_MOV_U2U	include/opcode/metag.h	/^  ENC_MOV_U2U,$/;"	e	enum:insn_encoding
ENC_NONE	include/opcode/metag.h	/^  ENC_NONE,$/;"	e	enum:insn_encoding
ENC_SHIFT	include/opcode/metag.h	/^  ENC_SHIFT,$/;"	e	enum:insn_encoding
ENC_SWAP	include/opcode/metag.h	/^  ENC_SWAP,$/;"	e	enum:insn_encoding
ENC_SWITCH	include/opcode/metag.h	/^  ENC_SWITCH,$/;"	e	enum:insn_encoding
ENC_XFR	include/opcode/metag.h	/^  ENC_XFR,$/;"	e	enum:insn_encoding
END	gdb/gnulib/import/fnmatch.c	153;"	d	file:
END	gdb/gnulib/import/fnmatch.c	182;"	d	file:
END	gdb/gnulib/import/fnmatch_loop.c	/^END (const CHAR *pattern)$/;"	f	file:
END	gdb/gnulib/import/fnmatch_loop.c	1213;"	d	file:
END	opcodes/lm32-opinst.c	366;"	d	file:
END	opcodes/lm32-opinst.c	38;"	d	file:
END	opcodes/m32r-opinst.c	38;"	d	file:
END	opcodes/m32r-opinst.c	595;"	d	file:
END	opcodes/or1k-opinst.c	38;"	d	file:
END	opcodes/or1k-opinst.c	448;"	d	file:
ENDCPLB	sim/bfin/dv-bfin_mmu.h	35;"	d
ENDHEADERMAGIC	zlib/contrib/minizip/zip.c	105;"	d	file:
ENDIAN_INLINE	sim/d10v/d10v_sim.h	451;"	d
ENDIAN_INLINE	sim/d10v/d10v_sim.h	453;"	d
ENDIAN_INLINE	sim/d10v/endian.c	7;"	d	file:
ENDIAN_SUFFIX	gdb/charset.c	944;"	d	file:
ENDIAN_SUFFIX	gdb/charset.c	946;"	d	file:
ENDIF	zlib/contrib/masmx64/gvmat64.asm	/^ENDIF$/;"	l
ENDIF	zlib/contrib/masmx86/inffas32.asm	/^ENDIF$/;"	l
ENDIF	zlib/contrib/masmx86/match686.asm	/^ENDIF$/;"	l
ENDM	sim/bfin/dv-bfin_mmu.h	34;"	d
ENDMASK	opcodes/tic80-opc.c	494;"	d	file:
ENDSRCH_CHAR	readline/isearch.c	401;"	d	file:
ENDSWITCH	sim/common/cgen-defs.h	132;"	d
ENDSWITCH	sim/common/cgen-defs.h	138;"	d
ENDWL	sim/mcore/interp.c	/^int ENDWL=0;$/;"	v
END_BLOCK	zlib/trees.c	50;"	d	file:
END_CATCH	gdb/common/common-exceptions.h	206;"	d
END_CATCH	gdb/common/common-exceptions.h	259;"	d
END_CATCH	gdb/common/common-exceptions.h	271;"	d
END_CATCH_SJLJ	gdb/common/common-exceptions.h	196;"	d
END_FUNCTIONS	gdb/guile/guile-internal.h	103;"	d
END_INTEGER_CONSTANTS	gdb/guile/guile-internal.h	113;"	d
END_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	104;"	d
END_LONG_DOUBLE_ROUNDING	gdb/gnulib/import/fpucw.h	88;"	d
END_MESSAGE	gdb/cli/cli-script.c	1178;"	d	file:
END_OF_FILE	sim/ppc/emul_bugapi.c	406;"	d	file:
END_PROGRESS	include/progress.h	35;"	d
END_RELOC_NUMBERS	include/elf/reloc-macros.h	113;"	d
END_RELOC_NUMBERS	include/elf/reloc-macros.h	125;"	d
END_ROUNDING	gdb/gnulib/import/frexp.c	45;"	d	file:
END_ROUNDING	gdb/gnulib/import/frexp.c	53;"	d	file:
END_VARIABLES	gdb/guile/guile-internal.h	51;"	d
ENETDOWN	gdb/gnulib/import/errno.in.h	110;"	d
ENETRESET	gdb/gnulib/import/errno.in.h	218;"	d
ENETRESET	gdb/gnulib/import/errno.in.h	73;"	d
ENETUNREACH	gdb/gnulib/import/errno.in.h	111;"	d
ENGINE_FN	sim/common/cgen-cpu.h	/^typedef void (ENGINE_FN) (SIM_CPU *);$/;"	t
ENGINE_ISSUE_PREFIX_HOOK	sim/mips/sim-main.h	288;"	d
ENI	include/opcode/visium.h	98;"	d
ENM	sim/bfin/dv-bfin_mmu.h	30;"	d
ENOBUFS	gdb/gnulib/import/errno.in.h	113;"	d
ENODATA	gdb/gnulib/import/errno.in.h	126;"	d
ENOLINK	gdb/gnulib/import/errno.in.h	158;"	d
ENOLINK	gdb/gnulib/import/errno.in.h	188;"	d
ENOLINK	gdb/gnulib/import/errno.in.h	48;"	d
ENOMSG	gdb/gnulib/import/errno.in.h	178;"	d
ENOMSG	gdb/gnulib/import/errno.in.h	38;"	d
ENOPROTOOPT	gdb/gnulib/import/errno.in.h	104;"	d
ENOSR	gdb/gnulib/import/errno.in.h	127;"	d
ENOSTR	gdb/gnulib/import/errno.in.h	128;"	d
ENOSYS	sim/common/syscall.c	53;"	d	file:
ENOTCONN	gdb/gnulib/import/errno.in.h	115;"	d
ENOTEMPTY	readline/examples/rlfe/os.h	44;"	d
ENOTRECOVERABLE	gdb/gnulib/import/errno.in.h	250;"	d
ENOTRECOVERABLE	gdb/gnulib/import/errno.in.h	93;"	d
ENOTSOCK	gdb/gnulib/import/errno.in.h	100;"	d
ENOTSUP	gdb/gnulib/import/at-func.c	24;"	d	file:
ENOTSUP	gdb/gnulib/import/errno.in.h	213;"	d
ENOTSUP	gdb/gnulib/import/errno.in.h	68;"	d
ENOUGH	zlib/contrib/infback9/inftree9.h	50;"	d
ENOUGH	zlib/inftrees.h	51;"	d
ENOUGH_DISTS	zlib/contrib/infback9/inftree9.h	49;"	d
ENOUGH_DISTS	zlib/inftrees.h	50;"	d
ENOUGH_LENS	zlib/contrib/infback9/inftree9.h	48;"	d
ENOUGH_LENS	zlib/inftrees.h	49;"	d
ENSURE_NO_RELOCS	bfd/elf-eh-frame.c	670;"	d	file:
ENTER	include/opcode/arc.h	/^  ENTER,$/;"	e	enum:__anon1255
ENTRY	bfd/aout-ns32k.c	211;"	d	file:
ENTRY	bfd/aout-ns32k.c	248;"	d	file:
ENTRY	gdb/guile/scm-frame.c	1042;"	d	file:
ENTRY	gdb/guile/scm-frame.c	1052;"	d	file:
ENTRY	gdb/python/py-type.c	86;"	d	file:
ENTRY	libiberty/strerror.c	69;"	d	file:
ENTRY	libiberty/strerror.c	71;"	d	file:
ENTRY	libiberty/strsignal.c	73;"	d	file:
ENTRY	libiberty/strsignal.c	75;"	d	file:
ENTRY_CAN_BE_ZERO	bfd/aout-cris.c	28;"	d	file:
ENTRY_RELOC	bfd/arc-plt.h	101;"	d
ENTRY_RELOC	bfd/arc-plt.h	110;"	d
ENTRY_RELOC	bfd/arc-plt.h	120;"	d
ENTRY_RELOC	bfd/arc-plt.h	129;"	d
ENTRY_RELOC	bfd/arc-plt.h	138;"	d
ENTRY_RELOC	bfd/arc-plt.h	147;"	d
ENTRY_RELOC	bfd/arc-plt.h	157;"	d
ENTRY_RELOC	bfd/arc-plt.h	166;"	d
ENTRY_RELOC	bfd/arc-plt.h	181;"	d
ENTRY_RELOC	bfd/arc-plt.h	192;"	d
ENTRY_RELOC	bfd/arc-plt.h	66;"	d
ENTRY_RELOC	bfd/arc-plt.h	80;"	d
ENTRY_SIZE	bfd/som.c	2395;"	d	file:
ENUM_ARM_ST_BRANCH_TYPE_BITMASK	include/elf/arm.h	375;"	d
ENUM_BITFIELD	include/ansidecl.h	318;"	d
ENUM_BITFIELD	include/ansidecl.h	320;"	d
ENUM_BITFIELD	include/ansidecl.h	322;"	d
ENUM_VALUE_A	gdb/testsuite/gdb.python/py-as-string.c	/^  ENUM_VALUE_A,$/;"	e	enum:EnumType	file:
ENUM_VALUE_B	gdb/testsuite/gdb.python/py-as-string.c	/^  ENUM_VALUE_B,$/;"	e	enum:EnumType	file:
ENUM_VALUE_C	gdb/testsuite/gdb.python/py-as-string.c	/^  ENUM_VALUE_C,$/;"	e	enum:EnumType	file:
ENUM_VALUE_D	gdb/testsuite/gdb.python/py-as-string.c	/^  ENUM_VALUE_D,$/;"	e	enum:EnumType	file:
ENVIRON_H	gdb/common/environ.h	18;"	d
EOBJ__C_EDBG	include/vms/eobjrec.h	30;"	d
EOBJ__C_EEOM	include/vms/eobjrec.h	27;"	d
EOBJ__C_EGSD	include/vms/eobjrec.h	28;"	d
EOBJ__C_EMH	include/vms/eobjrec.h	26;"	d
EOBJ__C_ETBT	include/vms/eobjrec.h	31;"	d
EOBJ__C_ETIR	include/vms/eobjrec.h	29;"	d
EOBJ__C_MAXRECSIZ	include/vms/emh.h	65;"	d
EOBJ__C_MAXRECTYP	include/vms/eobjrec.h	32;"	d
EOBJ__C_PSCALILIM	include/vms/emh.h	70;"	d
EOBJ__C_SECSIZ	include/vms/emh.h	68;"	d
EOBJ__C_STOREPLIM	include/vms/emh.h	69;"	d
EOBJ__C_STRLVL	include/vms/emh.h	66;"	d
EOBJ__C_SYMSIZ	include/vms/emh.h	67;"	d
EOL	gdb/gdbserver/gdbreplay.c	56;"	d	file:
EOPNOTSUPP	gdb/gnulib/import/errno.in.h	106;"	d
EOR	gdb/arch/aarch64-insn.h	/^  EOR             = 0x40000000 | AND,$/;"	e	enum:aarch64_opcodes
EOS	libiberty/argv.c	51;"	d	file:
EOTHER	gdb/gnulib/import/errno.in.h	130;"	d
EOVERFLOW	gdb/gnulib/import/errno.in.h	162;"	d
EOVERFLOW	gdb/gnulib/import/errno.in.h	208;"	d
EOVERFLOW	gdb/gnulib/import/errno.in.h	63;"	d
EOWNERDEAD	gdb/gnulib/import/errno.in.h	249;"	d
EOWNERDEAD	gdb/gnulib/import/errno.in.h	88;"	d
EP	opcodes/v850-opc.c	1038;"	d	file:
EP	sim/v850/sim-main.h	124;"	d
EPC	sim/mips/sim-main.h	349;"	d
EPFNOSUPPORT	gdb/gnulib/import/errno.in.h	137;"	d
EPIPHANY_CPU_H	opcodes/epiphany-desc.h	27;"	d
EPIPHANY_F_ADDSUBX	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM_27_8, EPIPHANY_F_ADDSUBX, EPIPHANY_F_SUBD, EPIPHANY_F_PM$/;"	e	enum:ifield_type
EPIPHANY_F_ANYOF	opcodes/epiphany-desc.h	/^  EPIPHANY_F_NIL, EPIPHANY_F_ANYOF, EPIPHANY_F_OPC, EPIPHANY_F_OPC_4_1$/;"	e	enum:ifield_type
EPIPHANY_F_CONDCODE	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_6_3, EPIPHANY_F_OPC_8_5, EPIPHANY_F_OPC_19_4, EPIPHANY_F_CONDCODE$/;"	e	enum:ifield_type
EPIPHANY_F_DC_15_3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_TRAP_SWI_9_1, EPIPHANY_F_GIEN_GIDIS_9_1, EPIPHANY_F_DC_15_3, EPIPHANY_F_DC_15_7$/;"	e	enum:ifield_type
EPIPHANY_F_DC_15_6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_15_6, EPIPHANY_F_TRAP_NUM, EPIPHANY_F_DC_20_1, EPIPHANY_F_DC_21_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_15_7	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_TRAP_SWI_9_1, EPIPHANY_F_GIEN_GIDIS_9_1, EPIPHANY_F_DC_15_3, EPIPHANY_F_DC_15_7$/;"	e	enum:ifield_type
EPIPHANY_F_DC_20_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_15_6, EPIPHANY_F_TRAP_NUM, EPIPHANY_F_DC_20_1, EPIPHANY_F_DC_21_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_21_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_15_6, EPIPHANY_F_TRAP_NUM, EPIPHANY_F_DC_20_1, EPIPHANY_F_DC_21_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_21_2	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_21_2, EPIPHANY_F_DC_22_3, EPIPHANY_F_DC_22_2, EPIPHANY_F_DC_22_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_22_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_21_2, EPIPHANY_F_DC_22_3, EPIPHANY_F_DC_22_2, EPIPHANY_F_DC_22_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_22_2	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_21_2, EPIPHANY_F_DC_22_3, EPIPHANY_F_DC_22_2, EPIPHANY_F_DC_22_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_22_3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_21_2, EPIPHANY_F_DC_22_3, EPIPHANY_F_DC_22_2, EPIPHANY_F_DC_22_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_25_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_25_6, EPIPHANY_F_DC_25_4, EPIPHANY_F_DC_25_2, EPIPHANY_F_DC_25_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_25_2	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_25_6, EPIPHANY_F_DC_25_4, EPIPHANY_F_DC_25_2, EPIPHANY_F_DC_25_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_25_4	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_25_6, EPIPHANY_F_DC_25_4, EPIPHANY_F_DC_25_2, EPIPHANY_F_DC_25_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_25_6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_25_6, EPIPHANY_F_DC_25_4, EPIPHANY_F_DC_25_2, EPIPHANY_F_DC_25_1$/;"	e	enum:ifield_type
EPIPHANY_F_DC_28_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_28_1, EPIPHANY_F_DC_31_3, EPIPHANY_F_DISP11, EPIPHANY_F_SDISP11$/;"	e	enum:ifield_type
EPIPHANY_F_DC_31_3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_28_1, EPIPHANY_F_DC_31_3, EPIPHANY_F_DISP11, EPIPHANY_F_SDISP11$/;"	e	enum:ifield_type
EPIPHANY_F_DC_7_4	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD, EPIPHANY_F_SN_X, EPIPHANY_F_SD_X, EPIPHANY_F_DC_7_4$/;"	e	enum:ifield_type
EPIPHANY_F_DC_9_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RN_X, EPIPHANY_F_RD_X, EPIPHANY_F_DC_9_1, EPIPHANY_F_SN$/;"	e	enum:ifield_type
EPIPHANY_F_DISP11	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_28_1, EPIPHANY_F_DC_31_3, EPIPHANY_F_DISP11, EPIPHANY_F_SDISP11$/;"	e	enum:ifield_type
EPIPHANY_F_DISP11_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_DISP11_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_DISP11_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_DISP11_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_DISP3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SDISP3, EPIPHANY_F_DISP3, EPIPHANY_F_DISP8, EPIPHANY_F_IMM8$/;"	e	enum:ifield_type
EPIPHANY_F_DISP8	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SDISP3, EPIPHANY_F_DISP3, EPIPHANY_F_DISP8, EPIPHANY_F_IMM8$/;"	e	enum:ifield_type
EPIPHANY_F_GIEN_GIDIS_9_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_TRAP_SWI_9_1, EPIPHANY_F_GIEN_GIDIS_9_1, EPIPHANY_F_DC_15_3, EPIPHANY_F_DC_15_7$/;"	e	enum:ifield_type
EPIPHANY_F_IMM16	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM16, EPIPHANY_F_RD6, EPIPHANY_F_RN6, EPIPHANY_F_RM6$/;"	e	enum:ifield_type
EPIPHANY_F_IMM16_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_IMM16_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_IMM16_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_IMM16_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_IMM8	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SDISP3, EPIPHANY_F_DISP3, EPIPHANY_F_DISP8, EPIPHANY_F_IMM8$/;"	e	enum:ifield_type
EPIPHANY_F_IMM_27_8	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM_27_8, EPIPHANY_F_ADDSUBX, EPIPHANY_F_SUBD, EPIPHANY_F_PM$/;"	e	enum:ifield_type
EPIPHANY_F_MAX	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD6, EPIPHANY_F_SN6, EPIPHANY_F_MAX$/;"	e	enum:ifield_type
EPIPHANY_F_NIL	opcodes/epiphany-desc.h	/^  EPIPHANY_F_NIL, EPIPHANY_F_ANYOF, EPIPHANY_F_OPC, EPIPHANY_F_OPC_4_1$/;"	e	enum:ifield_type
EPIPHANY_F_OPC	opcodes/epiphany-desc.h	/^  EPIPHANY_F_NIL, EPIPHANY_F_ANYOF, EPIPHANY_F_OPC, EPIPHANY_F_OPC_4_1$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_19_4	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_6_3, EPIPHANY_F_OPC_8_5, EPIPHANY_F_OPC_19_4, EPIPHANY_F_CONDCODE$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_31_32	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_8_1, EPIPHANY_F_OPC_31_32, EPIPHANY_F_SIMM8, EPIPHANY_F_SIMM24$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_4_1	opcodes/epiphany-desc.h	/^  EPIPHANY_F_NIL, EPIPHANY_F_ANYOF, EPIPHANY_F_OPC, EPIPHANY_F_OPC_4_1$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_6_3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_6_3, EPIPHANY_F_OPC_8_5, EPIPHANY_F_OPC_19_4, EPIPHANY_F_CONDCODE$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_8_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_8_1, EPIPHANY_F_OPC_31_32, EPIPHANY_F_SIMM8, EPIPHANY_F_SIMM24$/;"	e	enum:ifield_type
EPIPHANY_F_OPC_8_5	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_6_3, EPIPHANY_F_OPC_8_5, EPIPHANY_F_OPC_19_4, EPIPHANY_F_CONDCODE$/;"	e	enum:ifield_type
EPIPHANY_F_PM	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM_27_8, EPIPHANY_F_ADDSUBX, EPIPHANY_F_SUBD, EPIPHANY_F_PM$/;"	e	enum:ifield_type
EPIPHANY_F_RD	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RM, EPIPHANY_F_RN, EPIPHANY_F_RD, EPIPHANY_F_RM_X$/;"	e	enum:ifield_type
EPIPHANY_F_RD6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM16, EPIPHANY_F_RD6, EPIPHANY_F_RN6, EPIPHANY_F_RM6$/;"	e	enum:ifield_type
EPIPHANY_F_RD6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RD6_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_RD6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RD6_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_RD_X	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RN_X, EPIPHANY_F_RD_X, EPIPHANY_F_DC_9_1, EPIPHANY_F_SN$/;"	e	enum:ifield_type
EPIPHANY_F_RM	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RM, EPIPHANY_F_RN, EPIPHANY_F_RD, EPIPHANY_F_RM_X$/;"	e	enum:ifield_type
EPIPHANY_F_RM6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM16, EPIPHANY_F_RD6, EPIPHANY_F_RN6, EPIPHANY_F_RM6$/;"	e	enum:ifield_type
EPIPHANY_F_RM6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RM6_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_RM6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RM6_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_RM_X	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RM, EPIPHANY_F_RN, EPIPHANY_F_RD, EPIPHANY_F_RM_X$/;"	e	enum:ifield_type
EPIPHANY_F_RN	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RM, EPIPHANY_F_RN, EPIPHANY_F_RD, EPIPHANY_F_RM_X$/;"	e	enum:ifield_type
EPIPHANY_F_RN6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM16, EPIPHANY_F_RD6, EPIPHANY_F_RN6, EPIPHANY_F_RM6$/;"	e	enum:ifield_type
EPIPHANY_F_RN6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RN6_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_RN6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RN6_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_RN_X	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RN_X, EPIPHANY_F_RD_X, EPIPHANY_F_DC_9_1, EPIPHANY_F_SN$/;"	e	enum:ifield_type
EPIPHANY_F_SD	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD, EPIPHANY_F_SN_X, EPIPHANY_F_SD_X, EPIPHANY_F_DC_7_4$/;"	e	enum:ifield_type
EPIPHANY_F_SD6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD6, EPIPHANY_F_SN6, EPIPHANY_F_MAX$/;"	e	enum:ifield_type
EPIPHANY_F_SD6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SD6_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_SD6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SD6_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_SDISP11	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_28_1, EPIPHANY_F_DC_31_3, EPIPHANY_F_DISP11, EPIPHANY_F_SDISP11$/;"	e	enum:ifield_type
EPIPHANY_F_SDISP11_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SDISP11_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_SDISP11_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SDISP11_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_SDISP3	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SDISP3, EPIPHANY_F_DISP3, EPIPHANY_F_DISP8, EPIPHANY_F_IMM8$/;"	e	enum:ifield_type
EPIPHANY_F_SD_X	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD, EPIPHANY_F_SN_X, EPIPHANY_F_SD_X, EPIPHANY_F_DC_7_4$/;"	e	enum:ifield_type
EPIPHANY_F_SECONDARY_CCS	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SECONDARY_CCS, EPIPHANY_F_SHIFT, EPIPHANY_F_WORDSIZE, EPIPHANY_F_STORE$/;"	e	enum:ifield_type
EPIPHANY_F_SHIFT	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SECONDARY_CCS, EPIPHANY_F_SHIFT, EPIPHANY_F_WORDSIZE, EPIPHANY_F_STORE$/;"	e	enum:ifield_type
EPIPHANY_F_SIMM24	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_8_1, EPIPHANY_F_OPC_31_32, EPIPHANY_F_SIMM8, EPIPHANY_F_SIMM24$/;"	e	enum:ifield_type
EPIPHANY_F_SIMM8	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_OPC_8_1, EPIPHANY_F_OPC_31_32, EPIPHANY_F_SIMM8, EPIPHANY_F_SIMM24$/;"	e	enum:ifield_type
EPIPHANY_F_SN	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_RN_X, EPIPHANY_F_RD_X, EPIPHANY_F_DC_9_1, EPIPHANY_F_SN$/;"	e	enum:ifield_type
EPIPHANY_F_SN6	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD6, EPIPHANY_F_SN6, EPIPHANY_F_MAX$/;"	e	enum:ifield_type
EPIPHANY_F_SN6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SN6_MULTI_IFIELD [] =$/;"	v
EPIPHANY_F_SN6_MULTI_IFIELD	opcodes/epiphany-desc.c	/^const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SN6_MULTI_IFIELD [];$/;"	v
EPIPHANY_F_SN_X	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SD, EPIPHANY_F_SN_X, EPIPHANY_F_SD_X, EPIPHANY_F_DC_7_4$/;"	e	enum:ifield_type
EPIPHANY_F_STORE	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SECONDARY_CCS, EPIPHANY_F_SHIFT, EPIPHANY_F_WORDSIZE, EPIPHANY_F_STORE$/;"	e	enum:ifield_type
EPIPHANY_F_SUBD	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_IMM_27_8, EPIPHANY_F_ADDSUBX, EPIPHANY_F_SUBD, EPIPHANY_F_PM$/;"	e	enum:ifield_type
EPIPHANY_F_TRAP_NUM	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_DC_15_6, EPIPHANY_F_TRAP_NUM, EPIPHANY_F_DC_20_1, EPIPHANY_F_DC_21_1$/;"	e	enum:ifield_type
EPIPHANY_F_TRAP_SWI_9_1	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_TRAP_SWI_9_1, EPIPHANY_F_GIEN_GIDIS_9_1, EPIPHANY_F_DC_15_3, EPIPHANY_F_DC_15_7$/;"	e	enum:ifield_type
EPIPHANY_F_WORDSIZE	opcodes/epiphany-desc.h	/^ , EPIPHANY_F_SECONDARY_CCS, EPIPHANY_F_SHIFT, EPIPHANY_F_WORDSIZE, EPIPHANY_F_STORE$/;"	e	enum:ifield_type
EPIPHANY_INSN_ADD	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ADD, EPIPHANY_INSN_SUB16, EPIPHANY_INSN_SUB, EPIPHANY_INSN_AND16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ADD16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SWI_NUM, EPIPHANY_INSN_SWI, EPIPHANY_INSN_TRAP16, EPIPHANY_INSN_ADD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ADDI	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_EOR, EPIPHANY_INSN_ADDI16, EPIPHANY_INSN_ADDI, EPIPHANY_INSN_SUBI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ADDI16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_EOR, EPIPHANY_INSN_ADDI16, EPIPHANY_INSN_ADDI, EPIPHANY_INSN_SUBI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_AND	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_AND, EPIPHANY_INSN_ORR16, EPIPHANY_INSN_ORR, EPIPHANY_INSN_EOR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_AND16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ADD, EPIPHANY_INSN_SUB16, EPIPHANY_INSN_SUB, EPIPHANY_INSN_AND16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ASR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SUBI, EPIPHANY_INSN_ASR16, EPIPHANY_INSN_ASR, EPIPHANY_INSN_LSR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ASR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SUBI, EPIPHANY_INSN_ASR16, EPIPHANY_INSN_ASR, EPIPHANY_INSN_LSR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ASRI16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSRI32, EPIPHANY_INSN_LSLI16, EPIPHANY_INSN_LSLI32, EPIPHANY_INSN_ASRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ASRI32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ASRI32, EPIPHANY_INSN_BITR16, EPIPHANY_INSN_BITR, EPIPHANY_INSN_FEXT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_B	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBLTE, EPIPHANY_INSN_B16, EPIPHANY_INSN_B, EPIPHANY_INSN_BL16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_B16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBLTE, EPIPHANY_INSN_B16, EPIPHANY_INSN_B, EPIPHANY_INSN_BL16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBEQ	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTE, EPIPHANY_INSN_BBEQ16, EPIPHANY_INSN_BBEQ, EPIPHANY_INSN_BBNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBEQ16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTE, EPIPHANY_INSN_BBEQ16, EPIPHANY_INSN_BBEQ, EPIPHANY_INSN_BBNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBLT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBNE, EPIPHANY_INSN_BBLT16, EPIPHANY_INSN_BBLT, EPIPHANY_INSN_BBLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBLT16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBNE, EPIPHANY_INSN_BBLT16, EPIPHANY_INSN_BBLT, EPIPHANY_INSN_BBLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBLTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBLTE, EPIPHANY_INSN_B16, EPIPHANY_INSN_B, EPIPHANY_INSN_BL16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBLTE16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBNE, EPIPHANY_INSN_BBLT16, EPIPHANY_INSN_BBLT, EPIPHANY_INSN_BBLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBNE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBNE, EPIPHANY_INSN_BBLT16, EPIPHANY_INSN_BBLT, EPIPHANY_INSN_BBLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BBNE16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTE, EPIPHANY_INSN_BBEQ16, EPIPHANY_INSN_BBEQ, EPIPHANY_INSN_BBNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BEQ	opcodes/epiphany-opc.h	/^  EPIPHANY_INSN_INVALID, EPIPHANY_INSN_BEQ16, EPIPHANY_INSN_BEQ, EPIPHANY_INSN_BNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BEQ16	opcodes/epiphany-opc.h	/^  EPIPHANY_INSN_INVALID, EPIPHANY_INSN_BEQ16, EPIPHANY_INSN_BEQ, EPIPHANY_INSN_BNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTU, EPIPHANY_INSN_BGT16, EPIPHANY_INSN_BGT, EPIPHANY_INSN_BGTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGT16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTU, EPIPHANY_INSN_BGT16, EPIPHANY_INSN_BGT, EPIPHANY_INSN_BGTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTE, EPIPHANY_INSN_BLT16, EPIPHANY_INSN_BLT, EPIPHANY_INSN_BLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTE16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTU, EPIPHANY_INSN_BGT16, EPIPHANY_INSN_BGT, EPIPHANY_INSN_BGTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTEU, EPIPHANY_INSN_BLTEU16, EPIPHANY_INSN_BLTEU, EPIPHANY_INSN_BLTU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTEU16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BNE, EPIPHANY_INSN_BGTU16, EPIPHANY_INSN_BGTU, EPIPHANY_INSN_BGTEU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BNE, EPIPHANY_INSN_BGTU16, EPIPHANY_INSN_BGTU, EPIPHANY_INSN_BGTEU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BGTU16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BNE, EPIPHANY_INSN_BGTU16, EPIPHANY_INSN_BGTU, EPIPHANY_INSN_BGTEU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BITR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ASRI32, EPIPHANY_INSN_BITR16, EPIPHANY_INSN_BITR, EPIPHANY_INSN_FEXT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BITR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ASRI32, EPIPHANY_INSN_BITR16, EPIPHANY_INSN_BITR, EPIPHANY_INSN_FEXT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BKPT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_IDLE, EPIPHANY_INSN_BKPT, EPIPHANY_INSN_MBKPT, EPIPHANY_INSN_RTI$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BL	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BL, EPIPHANY_INSN_JR16, EPIPHANY_INSN_RTS, EPIPHANY_INSN_JR$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BL16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BBLTE, EPIPHANY_INSN_B16, EPIPHANY_INSN_B, EPIPHANY_INSN_BL16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTE, EPIPHANY_INSN_BLT16, EPIPHANY_INSN_BLT, EPIPHANY_INSN_BLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLT16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTE, EPIPHANY_INSN_BLT16, EPIPHANY_INSN_BLT, EPIPHANY_INSN_BLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTE, EPIPHANY_INSN_BBEQ16, EPIPHANY_INSN_BBEQ, EPIPHANY_INSN_BBNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTE16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTE, EPIPHANY_INSN_BLT16, EPIPHANY_INSN_BLT, EPIPHANY_INSN_BLTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTEU, EPIPHANY_INSN_BLTEU16, EPIPHANY_INSN_BLTEU, EPIPHANY_INSN_BLTU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTEU16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTEU, EPIPHANY_INSN_BLTEU16, EPIPHANY_INSN_BLTEU, EPIPHANY_INSN_BLTU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BLTU, EPIPHANY_INSN_BGT16, EPIPHANY_INSN_BGT, EPIPHANY_INSN_BGTE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BLTU16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BGTEU, EPIPHANY_INSN_BLTEU16, EPIPHANY_INSN_BLTEU, EPIPHANY_INSN_BLTU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BNE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BNE, EPIPHANY_INSN_BGTU16, EPIPHANY_INSN_BGTU, EPIPHANY_INSN_BGTEU16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_BNE16	opcodes/epiphany-opc.h	/^  EPIPHANY_INSN_INVALID, EPIPHANY_INSN_BEQ16, EPIPHANY_INSN_BEQ, EPIPHANY_INSN_BNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16B	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTE, EPIPHANY_INSN_CMOV16B, EPIPHANY_INSN_CMOVB, EPIPHANY_INSN_CMOV16BEQ$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16BEQ	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTE, EPIPHANY_INSN_CMOV16B, EPIPHANY_INSN_CMOVB, EPIPHANY_INSN_CMOV16BEQ$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16BLT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBEQ, EPIPHANY_INSN_CMOV16BNE, EPIPHANY_INSN_CMOVBNE, EPIPHANY_INSN_CMOV16BLT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16BLTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBLT, EPIPHANY_INSN_CMOV16BLTE, EPIPHANY_INSN_CMOVBLTE, EPIPHANY_INSN_MOVTS16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16BNE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBEQ, EPIPHANY_INSN_CMOV16BNE, EPIPHANY_INSN_CMOVBNE, EPIPHANY_INSN_CMOV16BLT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16EQ	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDDPM, EPIPHANY_INSN_CMOV16EQ, EPIPHANY_INSN_CMOVEQ, EPIPHANY_INSN_CMOV16NE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16GT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTU, EPIPHANY_INSN_CMOV16GT, EPIPHANY_INSN_CMOVGT, EPIPHANY_INSN_CMOV16GTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16GTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTU, EPIPHANY_INSN_CMOV16GT, EPIPHANY_INSN_CMOVGT, EPIPHANY_INSN_CMOV16GTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16GTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVNE, EPIPHANY_INSN_CMOV16GTU, EPIPHANY_INSN_CMOVGTU, EPIPHANY_INSN_CMOV16GTEU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16GTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVNE, EPIPHANY_INSN_CMOV16GTU, EPIPHANY_INSN_CMOVGTU, EPIPHANY_INSN_CMOV16GTEU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16LT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTE, EPIPHANY_INSN_CMOV16LT, EPIPHANY_INSN_CMOVLT, EPIPHANY_INSN_CMOV16LTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16LTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTE, EPIPHANY_INSN_CMOV16LT, EPIPHANY_INSN_CMOVLT, EPIPHANY_INSN_CMOV16LTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16LTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTEU, EPIPHANY_INSN_CMOV16LTEU, EPIPHANY_INSN_CMOVLTEU, EPIPHANY_INSN_CMOV16LTU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16LTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTEU, EPIPHANY_INSN_CMOV16LTEU, EPIPHANY_INSN_CMOVLTEU, EPIPHANY_INSN_CMOV16LTU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOV16NE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDDPM, EPIPHANY_INSN_CMOV16EQ, EPIPHANY_INSN_CMOVEQ, EPIPHANY_INSN_CMOV16NE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVB	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTE, EPIPHANY_INSN_CMOV16B, EPIPHANY_INSN_CMOVB, EPIPHANY_INSN_CMOV16BEQ$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVBEQ	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBEQ, EPIPHANY_INSN_CMOV16BNE, EPIPHANY_INSN_CMOVBNE, EPIPHANY_INSN_CMOV16BLT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVBLT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBLT, EPIPHANY_INSN_CMOV16BLTE, EPIPHANY_INSN_CMOVBLTE, EPIPHANY_INSN_MOVTS16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVBLTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBLT, EPIPHANY_INSN_CMOV16BLTE, EPIPHANY_INSN_CMOVBLTE, EPIPHANY_INSN_MOVTS16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVBNE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBEQ, EPIPHANY_INSN_CMOV16BNE, EPIPHANY_INSN_CMOVBNE, EPIPHANY_INSN_CMOV16BLT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVEQ	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDDPM, EPIPHANY_INSN_CMOV16EQ, EPIPHANY_INSN_CMOVEQ, EPIPHANY_INSN_CMOV16NE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVGT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTU, EPIPHANY_INSN_CMOV16GT, EPIPHANY_INSN_CMOVGT, EPIPHANY_INSN_CMOV16GTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVGTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTE, EPIPHANY_INSN_CMOV16LT, EPIPHANY_INSN_CMOVLT, EPIPHANY_INSN_CMOV16LTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVGTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTEU, EPIPHANY_INSN_CMOV16LTEU, EPIPHANY_INSN_CMOVLTEU, EPIPHANY_INSN_CMOV16LTU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVGTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVNE, EPIPHANY_INSN_CMOV16GTU, EPIPHANY_INSN_CMOVGTU, EPIPHANY_INSN_CMOV16GTEU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVLT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTE, EPIPHANY_INSN_CMOV16LT, EPIPHANY_INSN_CMOVLT, EPIPHANY_INSN_CMOV16LTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVLTE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTE, EPIPHANY_INSN_CMOV16B, EPIPHANY_INSN_CMOVB, EPIPHANY_INSN_CMOV16BEQ$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVLTEU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVGTEU, EPIPHANY_INSN_CMOV16LTEU, EPIPHANY_INSN_CMOVLTEU, EPIPHANY_INSN_CMOV16LTU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVLTU	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVLTU, EPIPHANY_INSN_CMOV16GT, EPIPHANY_INSN_CMOVGT, EPIPHANY_INSN_CMOV16GTE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_CMOVNE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVNE, EPIPHANY_INSN_CMOV16GTU, EPIPHANY_INSN_CMOVGTU, EPIPHANY_INSN_CMOV16GTEU$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_EOR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_EOR, EPIPHANY_INSN_ADDI16, EPIPHANY_INSN_ADDI, EPIPHANY_INSN_SUBI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_EOR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_AND, EPIPHANY_INSN_ORR16, EPIPHANY_INSN_ORR, EPIPHANY_INSN_EOR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_FDEP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_FDEP, EPIPHANY_INSN_LFSR, EPIPHANY_INSN_MOV8, EPIPHANY_INSN_MOV16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_FEXT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ASRI32, EPIPHANY_INSN_BITR16, EPIPHANY_INSN_BITR, EPIPHANY_INSN_FEXT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_ABSF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_MADDF32, EPIPHANY_INSN_F_MSUBF16, EPIPHANY_INSN_F_MSUBF32, EPIPHANY_INSN_F_ABSF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_ABSF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_ABSF32, EPIPHANY_INSN_F_LOATF16, EPIPHANY_INSN_F_LOATF32, EPIPHANY_INSN_F_IXF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_ADDF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVT, EPIPHANY_INSN_F_ADDF16, EPIPHANY_INSN_F_ADDF32, EPIPHANY_INSN_F_SUBF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_ADDF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVT, EPIPHANY_INSN_F_ADDF16, EPIPHANY_INSN_F_ADDF32, EPIPHANY_INSN_F_SUBF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_IXF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_ABSF32, EPIPHANY_INSN_F_LOATF16, EPIPHANY_INSN_F_LOATF32, EPIPHANY_INSN_F_IXF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_IXF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_IXF32, EPIPHANY_INSN_F_RECIPF32, EPIPHANY_INSN_F_SQRTF32$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_LOATF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_ABSF32, EPIPHANY_INSN_F_LOATF16, EPIPHANY_INSN_F_LOATF32, EPIPHANY_INSN_F_IXF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_LOATF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_ABSF32, EPIPHANY_INSN_F_LOATF16, EPIPHANY_INSN_F_LOATF32, EPIPHANY_INSN_F_IXF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MADDF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_SUBF32, EPIPHANY_INSN_F_MULF16, EPIPHANY_INSN_F_MULF32, EPIPHANY_INSN_F_MADDF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MADDF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_MADDF32, EPIPHANY_INSN_F_MSUBF16, EPIPHANY_INSN_F_MSUBF32, EPIPHANY_INSN_F_ABSF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MSUBF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_MADDF32, EPIPHANY_INSN_F_MSUBF16, EPIPHANY_INSN_F_MSUBF32, EPIPHANY_INSN_F_ABSF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MSUBF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_MADDF32, EPIPHANY_INSN_F_MSUBF16, EPIPHANY_INSN_F_MSUBF32, EPIPHANY_INSN_F_ABSF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MULF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_SUBF32, EPIPHANY_INSN_F_MULF16, EPIPHANY_INSN_F_MULF32, EPIPHANY_INSN_F_MADDF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_MULF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_SUBF32, EPIPHANY_INSN_F_MULF16, EPIPHANY_INSN_F_MULF32, EPIPHANY_INSN_F_MADDF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_RECIPF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_IXF32, EPIPHANY_INSN_F_RECIPF32, EPIPHANY_INSN_F_SQRTF32$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_SQRTF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_IXF32, EPIPHANY_INSN_F_RECIPF32, EPIPHANY_INSN_F_SQRTF32$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_SUBF16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVT, EPIPHANY_INSN_F_ADDF16, EPIPHANY_INSN_F_ADDF32, EPIPHANY_INSN_F_SUBF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_F_SUBF32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_F_SUBF32, EPIPHANY_INSN_F_MULF16, EPIPHANY_INSN_F_MULF32, EPIPHANY_INSN_F_MADDF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_GIDIS	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_WAND, EPIPHANY_INSN_SYNC, EPIPHANY_INSN_GIEN, EPIPHANY_INSN_GIDIS$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_GIEN	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_WAND, EPIPHANY_INSN_SYNC, EPIPHANY_INSN_GIEN, EPIPHANY_INSN_GIDIS$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_IDLE	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_IDLE, EPIPHANY_INSN_BKPT, EPIPHANY_INSN_MBKPT, EPIPHANY_INSN_RTI$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_INVALID	opcodes/epiphany-opc.h	/^  EPIPHANY_INSN_INVALID, EPIPHANY_INSN_BEQ16, EPIPHANY_INSN_BEQ, EPIPHANY_INSN_BNE16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_JALR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_JALR16, EPIPHANY_INSN_JALR, EPIPHANY_INSN_LDRBX16_S, EPIPHANY_INSN_LDRBP16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_JALR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_JALR16, EPIPHANY_INSN_JALR, EPIPHANY_INSN_LDRBX16_S, EPIPHANY_INSN_LDRBP16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_JR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BL, EPIPHANY_INSN_JR16, EPIPHANY_INSN_RTS, EPIPHANY_INSN_JR$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_JR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BL, EPIPHANY_INSN_JR16, EPIPHANY_INSN_RTS, EPIPHANY_INSN_JR$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBD16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBX_L, EPIPHANY_INSN_LDRBP_L, EPIPHANY_INSN_LDRBD16_S, EPIPHANY_INSN_LDRBD_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBDPM_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBDPM_L, EPIPHANY_INSN_LDRHX16_S, EPIPHANY_INSN_LDRHP16_S, EPIPHANY_INSN_LDRHX_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBD_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBX_L, EPIPHANY_INSN_LDRBP_L, EPIPHANY_INSN_LDRBD16_S, EPIPHANY_INSN_LDRBD_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBP16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_JALR16, EPIPHANY_INSN_JALR, EPIPHANY_INSN_LDRBX16_S, EPIPHANY_INSN_LDRBP16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBP_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBX_L, EPIPHANY_INSN_LDRBP_L, EPIPHANY_INSN_LDRBD16_S, EPIPHANY_INSN_LDRBD_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBX16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_JALR16, EPIPHANY_INSN_JALR, EPIPHANY_INSN_LDRBX16_S, EPIPHANY_INSN_LDRBP16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRBX_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBX_L, EPIPHANY_INSN_LDRBP_L, EPIPHANY_INSN_LDRBD16_S, EPIPHANY_INSN_LDRBD_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRD16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRD16_S, EPIPHANY_INSN_LDRD_L, EPIPHANY_INSN_LDRDPM_L, EPIPHANY_INSN_LDRDX16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDD16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDP16_S, EPIPHANY_INSN_LDRDX_L, EPIPHANY_INSN_LDRDP_L, EPIPHANY_INSN_LDRDD16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDDPM_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDD_L, EPIPHANY_INSN_LDRDDPM_L, EPIPHANY_INSN_TESTSETBT, EPIPHANY_INSN_TESTSETHT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDD_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDD_L, EPIPHANY_INSN_LDRDDPM_L, EPIPHANY_INSN_TESTSETBT, EPIPHANY_INSN_TESTSETHT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDP16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDP16_S, EPIPHANY_INSN_LDRDX_L, EPIPHANY_INSN_LDRDP_L, EPIPHANY_INSN_LDRDD16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDPM_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRD16_S, EPIPHANY_INSN_LDRD_L, EPIPHANY_INSN_LDRDPM_L, EPIPHANY_INSN_LDRDX16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDP_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDP16_S, EPIPHANY_INSN_LDRDX_L, EPIPHANY_INSN_LDRDP_L, EPIPHANY_INSN_LDRDD16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDX16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRD16_S, EPIPHANY_INSN_LDRD_L, EPIPHANY_INSN_LDRDPM_L, EPIPHANY_INSN_LDRDX16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRDX_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDP16_S, EPIPHANY_INSN_LDRDX_L, EPIPHANY_INSN_LDRDP_L, EPIPHANY_INSN_LDRDD16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRD_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRD16_S, EPIPHANY_INSN_LDRD_L, EPIPHANY_INSN_LDRDPM_L, EPIPHANY_INSN_LDRDX16_S$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHD16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRHP_L, EPIPHANY_INSN_LDRHD16_S, EPIPHANY_INSN_LDRHD_L, EPIPHANY_INSN_LDRHDPM_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHDPM_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRHP_L, EPIPHANY_INSN_LDRHD16_S, EPIPHANY_INSN_LDRHD_L, EPIPHANY_INSN_LDRHDPM_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHD_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRHP_L, EPIPHANY_INSN_LDRHD16_S, EPIPHANY_INSN_LDRHD_L, EPIPHANY_INSN_LDRHDPM_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHP16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBDPM_L, EPIPHANY_INSN_LDRHX16_S, EPIPHANY_INSN_LDRHP16_S, EPIPHANY_INSN_LDRHX_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHP_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRHP_L, EPIPHANY_INSN_LDRHD16_S, EPIPHANY_INSN_LDRHD_L, EPIPHANY_INSN_LDRHDPM_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHX16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBDPM_L, EPIPHANY_INSN_LDRHX16_S, EPIPHANY_INSN_LDRHP16_S, EPIPHANY_INSN_LDRHX_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRHX_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRBDPM_L, EPIPHANY_INSN_LDRHX16_S, EPIPHANY_INSN_LDRHP16_S, EPIPHANY_INSN_LDRHX_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRP16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRX16_S, EPIPHANY_INSN_LDRP16_S, EPIPHANY_INSN_LDRX_L, EPIPHANY_INSN_LDRP_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRP_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRX16_S, EPIPHANY_INSN_LDRP16_S, EPIPHANY_INSN_LDRX_L, EPIPHANY_INSN_LDRP_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRX16_S	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRX16_S, EPIPHANY_INSN_LDRP16_S, EPIPHANY_INSN_LDRX_L, EPIPHANY_INSN_LDRP_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LDRX_L	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRX16_S, EPIPHANY_INSN_LDRP16_S, EPIPHANY_INSN_LDRX_L, EPIPHANY_INSN_LDRP_L$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LFSR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_FDEP, EPIPHANY_INSN_LFSR, EPIPHANY_INSN_MOV8, EPIPHANY_INSN_MOV16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSL	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSR, EPIPHANY_INSN_LSL16, EPIPHANY_INSN_LSL, EPIPHANY_INSN_LSRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSL16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSR, EPIPHANY_INSN_LSL16, EPIPHANY_INSN_LSL, EPIPHANY_INSN_LSRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSLI16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSRI32, EPIPHANY_INSN_LSLI16, EPIPHANY_INSN_LSLI32, EPIPHANY_INSN_ASRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSLI32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSRI32, EPIPHANY_INSN_LSLI16, EPIPHANY_INSN_LSLI32, EPIPHANY_INSN_ASRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSR, EPIPHANY_INSN_LSL16, EPIPHANY_INSN_LSL, EPIPHANY_INSN_LSRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SUBI, EPIPHANY_INSN_ASR16, EPIPHANY_INSN_ASR, EPIPHANY_INSN_LSR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSRI16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSR, EPIPHANY_INSN_LSL16, EPIPHANY_INSN_LSL, EPIPHANY_INSN_LSRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_LSRI32	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LSRI32, EPIPHANY_INSN_LSLI16, EPIPHANY_INSN_LSLI32, EPIPHANY_INSN_ASRI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MBKPT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_IDLE, EPIPHANY_INSN_BKPT, EPIPHANY_INSN_MBKPT, EPIPHANY_INSN_RTI$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOV16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_FDEP, EPIPHANY_INSN_LFSR, EPIPHANY_INSN_MOV8, EPIPHANY_INSN_MOV16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOV8	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_FDEP, EPIPHANY_INSN_LFSR, EPIPHANY_INSN_MOV8, EPIPHANY_INSN_MOV16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVFS16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFS16, EPIPHANY_INSN_MOVFS6, EPIPHANY_INSN_MOVFSDMA, EPIPHANY_INSN_MOVFSMEM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVFS6	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFS16, EPIPHANY_INSN_MOVFS6, EPIPHANY_INSN_MOVFSDMA, EPIPHANY_INSN_MOVFSMEM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVFSDMA	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFS16, EPIPHANY_INSN_MOVFS6, EPIPHANY_INSN_MOVFSDMA, EPIPHANY_INSN_MOVFSMEM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVFSMEM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFS16, EPIPHANY_INSN_MOVFS6, EPIPHANY_INSN_MOVFSDMA, EPIPHANY_INSN_MOVFSMEM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVFSMESH	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFSMESH, EPIPHANY_INSN_NOP, EPIPHANY_INSN_SNOP, EPIPHANY_INSN_UNIMPL$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVT, EPIPHANY_INSN_F_ADDF16, EPIPHANY_INSN_F_ADDF32, EPIPHANY_INSN_F_SUBF16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVTS16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_CMOVBLT, EPIPHANY_INSN_CMOV16BLTE, EPIPHANY_INSN_CMOVBLTE, EPIPHANY_INSN_MOVTS16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVTS6	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVTS6, EPIPHANY_INSN_MOVTSDMA, EPIPHANY_INSN_MOVTSMEM, EPIPHANY_INSN_MOVTSMESH$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVTSDMA	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVTS6, EPIPHANY_INSN_MOVTSDMA, EPIPHANY_INSN_MOVTSMEM, EPIPHANY_INSN_MOVTSMESH$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVTSMEM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVTS6, EPIPHANY_INSN_MOVTSDMA, EPIPHANY_INSN_MOVTSMEM, EPIPHANY_INSN_MOVTSMESH$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_MOVTSMESH	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVTS6, EPIPHANY_INSN_MOVTSDMA, EPIPHANY_INSN_MOVTSMEM, EPIPHANY_INSN_MOVTSMESH$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_NOP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFSMESH, EPIPHANY_INSN_NOP, EPIPHANY_INSN_SNOP, EPIPHANY_INSN_UNIMPL$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ORR	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_AND, EPIPHANY_INSN_ORR16, EPIPHANY_INSN_ORR, EPIPHANY_INSN_EOR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_ORR16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_AND, EPIPHANY_INSN_ORR16, EPIPHANY_INSN_ORR, EPIPHANY_INSN_EOR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_RTI	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_IDLE, EPIPHANY_INSN_BKPT, EPIPHANY_INSN_MBKPT, EPIPHANY_INSN_RTI$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_RTS	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_BL, EPIPHANY_INSN_JR16, EPIPHANY_INSN_RTS, EPIPHANY_INSN_JR$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SNOP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFSMESH, EPIPHANY_INSN_NOP, EPIPHANY_INSN_SNOP, EPIPHANY_INSN_UNIMPL$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBD	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRBP, EPIPHANY_INSN_STRBD16, EPIPHANY_INSN_STRBD, EPIPHANY_INSN_STRBDPM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBD16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRBP, EPIPHANY_INSN_STRBD16, EPIPHANY_INSN_STRBD, EPIPHANY_INSN_STRBDPM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBDPM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRBP, EPIPHANY_INSN_STRBD16, EPIPHANY_INSN_STRBD, EPIPHANY_INSN_STRBDPM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRBP, EPIPHANY_INSN_STRBD16, EPIPHANY_INSN_STRBD, EPIPHANY_INSN_STRBDPM$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBP16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_TESTSETT, EPIPHANY_INSN_STRBX16, EPIPHANY_INSN_STRBX, EPIPHANY_INSN_STRBP16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBX	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_TESTSETT, EPIPHANY_INSN_STRBX16, EPIPHANY_INSN_STRBX, EPIPHANY_INSN_STRBP16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRBX16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_TESTSETT, EPIPHANY_INSN_STRBX16, EPIPHANY_INSN_STRBX, EPIPHANY_INSN_STRBP16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRD	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRD, EPIPHANY_INSN_STRDPM, EPIPHANY_INSN_STRDX16, EPIPHANY_INSN_STRDX$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRD16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRX, EPIPHANY_INSN_STRP16, EPIPHANY_INSN_STRP, EPIPHANY_INSN_STRD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDD	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDP16, EPIPHANY_INSN_STRDP, EPIPHANY_INSN_STRDD16, EPIPHANY_INSN_STRDD$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDD16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDP16, EPIPHANY_INSN_STRDP, EPIPHANY_INSN_STRDD16, EPIPHANY_INSN_STRDD$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDDPM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDDPM, EPIPHANY_INSN_CMOV16EQ, EPIPHANY_INSN_CMOVEQ, EPIPHANY_INSN_CMOV16NE$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDP16, EPIPHANY_INSN_STRDP, EPIPHANY_INSN_STRDD16, EPIPHANY_INSN_STRDD$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDP16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRDP16, EPIPHANY_INSN_STRDP, EPIPHANY_INSN_STRDD16, EPIPHANY_INSN_STRDD$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDPM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRD, EPIPHANY_INSN_STRDPM, EPIPHANY_INSN_STRDX16, EPIPHANY_INSN_STRDX$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDX	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRD, EPIPHANY_INSN_STRDPM, EPIPHANY_INSN_STRDX16, EPIPHANY_INSN_STRDX$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRDX16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRD, EPIPHANY_INSN_STRDPM, EPIPHANY_INSN_STRDX16, EPIPHANY_INSN_STRDX$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHD	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHD16, EPIPHANY_INSN_STRHD, EPIPHANY_INSN_STRHDPM, EPIPHANY_INSN_STRX16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHD16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHD16, EPIPHANY_INSN_STRHD, EPIPHANY_INSN_STRHDPM, EPIPHANY_INSN_STRX16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHDPM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHD16, EPIPHANY_INSN_STRHD, EPIPHANY_INSN_STRHDPM, EPIPHANY_INSN_STRX16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHX16, EPIPHANY_INSN_STRHX, EPIPHANY_INSN_STRHP16, EPIPHANY_INSN_STRHP$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHP16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHX16, EPIPHANY_INSN_STRHX, EPIPHANY_INSN_STRHP16, EPIPHANY_INSN_STRHP$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHX	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHX16, EPIPHANY_INSN_STRHX, EPIPHANY_INSN_STRHP16, EPIPHANY_INSN_STRHP$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRHX16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHX16, EPIPHANY_INSN_STRHX, EPIPHANY_INSN_STRHP16, EPIPHANY_INSN_STRHP$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRP	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRX, EPIPHANY_INSN_STRP16, EPIPHANY_INSN_STRP, EPIPHANY_INSN_STRD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRP16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRX, EPIPHANY_INSN_STRP16, EPIPHANY_INSN_STRP, EPIPHANY_INSN_STRD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRX	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRX, EPIPHANY_INSN_STRP16, EPIPHANY_INSN_STRP, EPIPHANY_INSN_STRD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_STRX16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_STRHD16, EPIPHANY_INSN_STRHD, EPIPHANY_INSN_STRHDPM, EPIPHANY_INSN_STRX16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SUB	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ADD, EPIPHANY_INSN_SUB16, EPIPHANY_INSN_SUB, EPIPHANY_INSN_AND16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SUB16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_ADD, EPIPHANY_INSN_SUB16, EPIPHANY_INSN_SUB, EPIPHANY_INSN_AND16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SUBI	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SUBI, EPIPHANY_INSN_ASR16, EPIPHANY_INSN_ASR, EPIPHANY_INSN_LSR16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SUBI16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_EOR, EPIPHANY_INSN_ADDI16, EPIPHANY_INSN_ADDI, EPIPHANY_INSN_SUBI16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SWI	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SWI_NUM, EPIPHANY_INSN_SWI, EPIPHANY_INSN_TRAP16, EPIPHANY_INSN_ADD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SWI_NUM	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SWI_NUM, EPIPHANY_INSN_SWI, EPIPHANY_INSN_TRAP16, EPIPHANY_INSN_ADD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_SYNC	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_WAND, EPIPHANY_INSN_SYNC, EPIPHANY_INSN_GIEN, EPIPHANY_INSN_GIDIS$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_TESTSETBT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDD_L, EPIPHANY_INSN_LDRDDPM_L, EPIPHANY_INSN_TESTSETBT, EPIPHANY_INSN_TESTSETHT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_TESTSETHT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_LDRDD_L, EPIPHANY_INSN_LDRDDPM_L, EPIPHANY_INSN_TESTSETBT, EPIPHANY_INSN_TESTSETHT$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_TESTSETT	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_TESTSETT, EPIPHANY_INSN_STRBX16, EPIPHANY_INSN_STRBX, EPIPHANY_INSN_STRBP16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_TRAP16	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_SWI_NUM, EPIPHANY_INSN_SWI, EPIPHANY_INSN_TRAP16, EPIPHANY_INSN_ADD16$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_UNIMPL	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_MOVFSMESH, EPIPHANY_INSN_NOP, EPIPHANY_INSN_SNOP, EPIPHANY_INSN_UNIMPL$/;"	e	enum:cgen_insn_type
EPIPHANY_INSN_WAND	opcodes/epiphany-opc.h	/^ , EPIPHANY_INSN_WAND, EPIPHANY_INSN_SYNC, EPIPHANY_INSN_GIEN, EPIPHANY_INSN_GIDIS$/;"	e	enum:cgen_insn_type
EPIPHANY_OPC_H	opcodes/epiphany-opc.h	27;"	d
EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CLOCKGATEENBIT, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CLOCKGATEENBIT, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CLOCKGATEENBIT, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BCBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BCBIT, EPIPHANY_OPERAND_BUBIT, EPIPHANY_OPERAND_BIBIT, EPIPHANY_OPERAND_VSBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BIBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BCBIT, EPIPHANY_OPERAND_BUBIT, EPIPHANY_OPERAND_BIBIT, EPIPHANY_OPERAND_VSBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BISBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BVSBIT, EPIPHANY_OPERAND_BISBIT, EPIPHANY_OPERAND_BUSBIT, EPIPHANY_OPERAND_EXPCAUSE0BIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BNBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_VBIT, EPIPHANY_OPERAND_BZBIT, EPIPHANY_OPERAND_BNBIT, EPIPHANY_OPERAND_BVBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BUBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BCBIT, EPIPHANY_OPERAND_BUBIT, EPIPHANY_OPERAND_BIBIT, EPIPHANY_OPERAND_VSBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BUSBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BVSBIT, EPIPHANY_OPERAND_BISBIT, EPIPHANY_OPERAND_BUSBIT, EPIPHANY_OPERAND_EXPCAUSE0BIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BVBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_VBIT, EPIPHANY_OPERAND_BZBIT, EPIPHANY_OPERAND_BNBIT, EPIPHANY_OPERAND_BVBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BVSBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BVSBIT, EPIPHANY_OPERAND_BISBIT, EPIPHANY_OPERAND_BUSBIT, EPIPHANY_OPERAND_EXPCAUSE0BIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_BZBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_VBIT, EPIPHANY_OPERAND_BZBIT, EPIPHANY_OPERAND_BNBIT, EPIPHANY_OPERAND_BVBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CAIBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_KMBIT, EPIPHANY_OPERAND_CAIBIT, EPIPHANY_OPERAND_SFLAGBIT, EPIPHANY_OPERAND_MEMADDR$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CBIT	opcodes/epiphany-desc.h	/^  EPIPHANY_OPERAND_PC, EPIPHANY_OPERAND_ZBIT, EPIPHANY_OPERAND_NBIT, EPIPHANY_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CLOCKGATEENBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CLOCKGATEENBIT, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1, EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT12	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT12, EPIPHANY_OPERAND_CORECFGRESBIT13, EPIPHANY_OPERAND_CORECFGRESBIT14, EPIPHANY_OPERAND_CORECFGRESBIT15$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT13	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT12, EPIPHANY_OPERAND_CORECFGRESBIT13, EPIPHANY_OPERAND_CORECFGRESBIT14, EPIPHANY_OPERAND_CORECFGRESBIT15$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT14	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT12, EPIPHANY_OPERAND_CORECFGRESBIT13, EPIPHANY_OPERAND_CORECFGRESBIT14, EPIPHANY_OPERAND_CORECFGRESBIT15$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT15	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT12, EPIPHANY_OPERAND_CORECFGRESBIT13, EPIPHANY_OPERAND_CORECFGRESBIT14, EPIPHANY_OPERAND_CORECFGRESBIT15$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT16	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT16, EPIPHANY_OPERAND_CORECFGRESBIT20, EPIPHANY_OPERAND_CORECFGRESBIT21, EPIPHANY_OPERAND_CORECFGRESBIT24$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT20	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT16, EPIPHANY_OPERAND_CORECFGRESBIT20, EPIPHANY_OPERAND_CORECFGRESBIT21, EPIPHANY_OPERAND_CORECFGRESBIT24$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT21	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT16, EPIPHANY_OPERAND_CORECFGRESBIT20, EPIPHANY_OPERAND_CORECFGRESBIT21, EPIPHANY_OPERAND_CORECFGRESBIT24$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT24	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT16, EPIPHANY_OPERAND_CORECFGRESBIT20, EPIPHANY_OPERAND_CORECFGRESBIT21, EPIPHANY_OPERAND_CORECFGRESBIT24$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT25	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT25, EPIPHANY_OPERAND_CORECFGRESBIT26, EPIPHANY_OPERAND_CORECFGRESBIT27, EPIPHANY_OPERAND_CORECFGRESBIT28$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT26	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT25, EPIPHANY_OPERAND_CORECFGRESBIT26, EPIPHANY_OPERAND_CORECFGRESBIT27, EPIPHANY_OPERAND_CORECFGRESBIT28$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT27	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT25, EPIPHANY_OPERAND_CORECFGRESBIT26, EPIPHANY_OPERAND_CORECFGRESBIT27, EPIPHANY_OPERAND_CORECFGRESBIT28$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT28	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT25, EPIPHANY_OPERAND_CORECFGRESBIT26, EPIPHANY_OPERAND_CORECFGRESBIT27, EPIPHANY_OPERAND_CORECFGRESBIT28$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT29	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT29, EPIPHANY_OPERAND_CORECFGRESBIT30, EPIPHANY_OPERAND_CORECFGRESBIT31, EPIPHANY_OPERAND_GIDISABLEBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT30	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT29, EPIPHANY_OPERAND_CORECFGRESBIT30, EPIPHANY_OPERAND_CORECFGRESBIT31, EPIPHANY_OPERAND_GIDISABLEBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_CORECFGRESBIT31	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT29, EPIPHANY_OPERAND_CORECFGRESBIT30, EPIPHANY_OPERAND_CORECFGRESBIT31, EPIPHANY_OPERAND_GIDISABLEBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_DIRECTION	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_IMM8, EPIPHANY_OPERAND_DIRECTION, EPIPHANY_OPERAND_DPMI, EPIPHANY_OPERAND_MAX$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_DISP11	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SWI_NUM, EPIPHANY_OPERAND_DISP11, EPIPHANY_OPERAND_SHIFT, EPIPHANY_OPERAND_IMM16$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_DISP3	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM3, EPIPHANY_OPERAND_SIMM11, EPIPHANY_OPERAND_DISP3, EPIPHANY_OPERAND_TRAPNUM6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_DPMI	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_IMM8, EPIPHANY_OPERAND_DIRECTION, EPIPHANY_OPERAND_DPMI, EPIPHANY_OPERAND_MAX$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_EXPCAUSE0BIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BVSBIT, EPIPHANY_OPERAND_BISBIT, EPIPHANY_OPERAND_BUSBIT, EPIPHANY_OPERAND_EXPCAUSE0BIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_EXPCAUSE1BIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_EXPCAUSE1BIT, EPIPHANY_OPERAND_EXPCAUSE2BIT, EPIPHANY_OPERAND_EXTFSTALLBIT, EPIPHANY_OPERAND_TRMBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_EXPCAUSE2BIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_EXPCAUSE1BIT, EPIPHANY_OPERAND_EXPCAUSE2BIT, EPIPHANY_OPERAND_EXTFSTALLBIT, EPIPHANY_OPERAND_TRMBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_EXTFSTALLBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_EXPCAUSE1BIT, EPIPHANY_OPERAND_EXPCAUSE2BIT, EPIPHANY_OPERAND_EXTFSTALLBIT, EPIPHANY_OPERAND_TRMBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRD	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RM, EPIPHANY_OPERAND_FRD, EPIPHANY_OPERAND_FRN, EPIPHANY_OPERAND_FRM$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRD6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RD6, EPIPHANY_OPERAND_RN6, EPIPHANY_OPERAND_RM6, EPIPHANY_OPERAND_FRD6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRM	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RM, EPIPHANY_OPERAND_FRD, EPIPHANY_OPERAND_FRN, EPIPHANY_OPERAND_FRM$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRM6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_FRN6, EPIPHANY_OPERAND_FRM6, EPIPHANY_OPERAND_SD, EPIPHANY_OPERAND_SN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRN	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RM, EPIPHANY_OPERAND_FRD, EPIPHANY_OPERAND_FRN, EPIPHANY_OPERAND_FRM$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_FRN6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_FRN6, EPIPHANY_OPERAND_FRM6, EPIPHANY_OPERAND_SD, EPIPHANY_OPERAND_SN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_GIDISABLEBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_CORECFGRESBIT29, EPIPHANY_OPERAND_CORECFGRESBIT30, EPIPHANY_OPERAND_CORECFGRESBIT31, EPIPHANY_OPERAND_GIDISABLEBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_IMM16	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SWI_NUM, EPIPHANY_OPERAND_DISP11, EPIPHANY_OPERAND_SHIFT, EPIPHANY_OPERAND_IMM16$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_IMM8	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_IMM8, EPIPHANY_OPERAND_DIRECTION, EPIPHANY_OPERAND_DPMI, EPIPHANY_OPERAND_MAX$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_INVEXCENBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_INVEXCENBIT, EPIPHANY_OPERAND_OVFEXCENBIT, EPIPHANY_OPERAND_UNEXCENBIT, EPIPHANY_OPERAND_TIMER0BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_KMBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_KMBIT, EPIPHANY_OPERAND_CAIBIT, EPIPHANY_OPERAND_SFLAGBIT, EPIPHANY_OPERAND_MEMADDR$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_MAX	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_IMM8, EPIPHANY_OPERAND_DIRECTION, EPIPHANY_OPERAND_DPMI, EPIPHANY_OPERAND_MAX$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_MBKPTENBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER1BIT1, EPIPHANY_OPERAND_TIMER1BIT2, EPIPHANY_OPERAND_TIMER1BIT3, EPIPHANY_OPERAND_MBKPTENBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_MEMADDR	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_KMBIT, EPIPHANY_OPERAND_CAIBIT, EPIPHANY_OPERAND_SFLAGBIT, EPIPHANY_OPERAND_MEMADDR$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_NBIT	opcodes/epiphany-desc.h	/^  EPIPHANY_OPERAND_PC, EPIPHANY_OPERAND_ZBIT, EPIPHANY_OPERAND_NBIT, EPIPHANY_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_OVFEXCENBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_INVEXCENBIT, EPIPHANY_OPERAND_OVFEXCENBIT, EPIPHANY_OPERAND_UNEXCENBIT, EPIPHANY_OPERAND_TIMER0BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_PC	opcodes/epiphany-desc.h	/^  EPIPHANY_OPERAND_PC, EPIPHANY_OPERAND_ZBIT, EPIPHANY_OPERAND_NBIT, EPIPHANY_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RD	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM24, EPIPHANY_OPERAND_SIMM8, EPIPHANY_OPERAND_RD, EPIPHANY_OPERAND_RN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RD6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RD6, EPIPHANY_OPERAND_RN6, EPIPHANY_OPERAND_RM6, EPIPHANY_OPERAND_FRD6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RM	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RM, EPIPHANY_OPERAND_FRD, EPIPHANY_OPERAND_FRN, EPIPHANY_OPERAND_FRM$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RM6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RD6, EPIPHANY_OPERAND_RN6, EPIPHANY_OPERAND_RM6, EPIPHANY_OPERAND_FRD6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RN	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM24, EPIPHANY_OPERAND_SIMM8, EPIPHANY_OPERAND_RD, EPIPHANY_OPERAND_RN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_RN6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_RD6, EPIPHANY_OPERAND_RN6, EPIPHANY_OPERAND_RM6, EPIPHANY_OPERAND_FRD6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SD	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_FRN6, EPIPHANY_OPERAND_FRM6, EPIPHANY_OPERAND_SD, EPIPHANY_OPERAND_SN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SD6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SD6, EPIPHANY_OPERAND_SN6, EPIPHANY_OPERAND_SDDMA, EPIPHANY_OPERAND_SNDMA$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SDDMA	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SD6, EPIPHANY_OPERAND_SN6, EPIPHANY_OPERAND_SDDMA, EPIPHANY_OPERAND_SNDMA$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SDMEM	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SDMEM, EPIPHANY_OPERAND_SNMEM, EPIPHANY_OPERAND_SDMESH, EPIPHANY_OPERAND_SNMESH$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SDMESH	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SDMEM, EPIPHANY_OPERAND_SNMEM, EPIPHANY_OPERAND_SDMESH, EPIPHANY_OPERAND_SNMESH$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SFLAGBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_KMBIT, EPIPHANY_OPERAND_CAIBIT, EPIPHANY_OPERAND_SFLAGBIT, EPIPHANY_OPERAND_MEMADDR$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SHIFT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SWI_NUM, EPIPHANY_OPERAND_DISP11, EPIPHANY_OPERAND_SHIFT, EPIPHANY_OPERAND_IMM16$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SIMM11	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM3, EPIPHANY_OPERAND_SIMM11, EPIPHANY_OPERAND_DISP3, EPIPHANY_OPERAND_TRAPNUM6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SIMM24	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM24, EPIPHANY_OPERAND_SIMM8, EPIPHANY_OPERAND_RD, EPIPHANY_OPERAND_RN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SIMM3	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM3, EPIPHANY_OPERAND_SIMM11, EPIPHANY_OPERAND_DISP3, EPIPHANY_OPERAND_TRAPNUM6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SIMM8	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM24, EPIPHANY_OPERAND_SIMM8, EPIPHANY_OPERAND_RD, EPIPHANY_OPERAND_RN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SN	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_FRN6, EPIPHANY_OPERAND_FRM6, EPIPHANY_OPERAND_SD, EPIPHANY_OPERAND_SN$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SN6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SD6, EPIPHANY_OPERAND_SN6, EPIPHANY_OPERAND_SDDMA, EPIPHANY_OPERAND_SNDMA$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SNDMA	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SD6, EPIPHANY_OPERAND_SN6, EPIPHANY_OPERAND_SDDMA, EPIPHANY_OPERAND_SNDMA$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SNMEM	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SDMEM, EPIPHANY_OPERAND_SNMEM, EPIPHANY_OPERAND_SDMESH, EPIPHANY_OPERAND_SNMESH$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SNMESH	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SDMEM, EPIPHANY_OPERAND_SNMEM, EPIPHANY_OPERAND_SDMESH, EPIPHANY_OPERAND_SNMESH$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_SWI_NUM	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SWI_NUM, EPIPHANY_OPERAND_DISP11, EPIPHANY_OPERAND_SHIFT, EPIPHANY_OPERAND_IMM16$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER0BIT0	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_INVEXCENBIT, EPIPHANY_OPERAND_OVFEXCENBIT, EPIPHANY_OPERAND_UNEXCENBIT, EPIPHANY_OPERAND_TIMER0BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER0BIT1	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER0BIT1, EPIPHANY_OPERAND_TIMER0BIT2, EPIPHANY_OPERAND_TIMER0BIT3, EPIPHANY_OPERAND_TIMER1BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER0BIT2	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER0BIT1, EPIPHANY_OPERAND_TIMER0BIT2, EPIPHANY_OPERAND_TIMER0BIT3, EPIPHANY_OPERAND_TIMER1BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER0BIT3	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER0BIT1, EPIPHANY_OPERAND_TIMER0BIT2, EPIPHANY_OPERAND_TIMER0BIT3, EPIPHANY_OPERAND_TIMER1BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER1BIT0	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER0BIT1, EPIPHANY_OPERAND_TIMER0BIT2, EPIPHANY_OPERAND_TIMER0BIT3, EPIPHANY_OPERAND_TIMER1BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER1BIT1	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER1BIT1, EPIPHANY_OPERAND_TIMER1BIT2, EPIPHANY_OPERAND_TIMER1BIT3, EPIPHANY_OPERAND_MBKPTENBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER1BIT2	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER1BIT1, EPIPHANY_OPERAND_TIMER1BIT2, EPIPHANY_OPERAND_TIMER1BIT3, EPIPHANY_OPERAND_MBKPTENBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TIMER1BIT3	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_TIMER1BIT1, EPIPHANY_OPERAND_TIMER1BIT2, EPIPHANY_OPERAND_TIMER1BIT3, EPIPHANY_OPERAND_MBKPTENBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TRAPNUM6	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_SIMM3, EPIPHANY_OPERAND_SIMM11, EPIPHANY_OPERAND_DISP3, EPIPHANY_OPERAND_TRAPNUM6$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_TRMBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_EXPCAUSE1BIT, EPIPHANY_OPERAND_EXPCAUSE2BIT, EPIPHANY_OPERAND_EXTFSTALLBIT, EPIPHANY_OPERAND_TRMBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_UNEXCENBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_INVEXCENBIT, EPIPHANY_OPERAND_OVFEXCENBIT, EPIPHANY_OPERAND_UNEXCENBIT, EPIPHANY_OPERAND_TIMER0BIT0$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_VBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_VBIT, EPIPHANY_OPERAND_BZBIT, EPIPHANY_OPERAND_BNBIT, EPIPHANY_OPERAND_BVBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_VSBIT	opcodes/epiphany-desc.h	/^ , EPIPHANY_OPERAND_BCBIT, EPIPHANY_OPERAND_BUBIT, EPIPHANY_OPERAND_BIBIT, EPIPHANY_OPERAND_VSBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_OPERAND_ZBIT	opcodes/epiphany-desc.h	/^  EPIPHANY_OPERAND_PC, EPIPHANY_OPERAND_ZBIT, EPIPHANY_OPERAND_NBIT, EPIPHANY_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
EPIPHANY_RELAX_ARITH_SIMM11	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_ARITH_SIMM11,	\/* add\/sub -2**11-1 .. 2**10-1 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_ARITH_SIMM3	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_ARITH_SIMM3,	\/* add\/sub -7..3 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_BRANCH_LONG	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_BRANCH_LONG,	\/* b\/bl\/b<cond> +-2*16 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_BRANCH_SHORT	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_BRANCH_SHORT,	\/* Fits into +127..-128 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_LDST_IMM11	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_LDST_IMM11	\/* (ldr|str)* r,[r,disp11] *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_LDST_IMM3	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_LDST_IMM3,	\/* (ldr|str)* r,[r,disp3] *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_MOV_IMM16	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_MOV_IMM16,	\/* mov r,imm16 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_MOV_IMM8	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_MOV_IMM8,		\/* mov r,imm8 *\/$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_NEED_RELAXING	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_NEED_RELAXING,$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_NONE	opcodes/epiphany-opc.h	/^  EPIPHANY_RELAX_NONE=0,$/;"	e	enum:epiphany_relax_types
EPIPHANY_RELAX_TYPES	opcodes/epiphany-opc.h	/^} EPIPHANY_RELAX_TYPES;$/;"	t	typeref:enum:epiphany_relax_types
EPROCLIM	gdb/gnulib/import/errno.in.h	141;"	d
EPROTO	gdb/gnulib/import/errno.in.h	193;"	d
EPROTO	gdb/gnulib/import/errno.in.h	53;"	d
EPROTONOSUPPORT	gdb/gnulib/import/errno.in.h	105;"	d
EPROTOTYPE	gdb/gnulib/import/errno.in.h	103;"	d
EPSW	opcodes/m10300-opc.c	239;"	d	file:
EQ	gdb/gdbserver/linux-aarch64-low.c	/^  EQ = 0x0,$/;"	e	enum:aarch64_condition_codes	file:
EQ	sim/aarch64/decode.h	/^  EQ = 0x0, \/* meaning Z == 1 *\/$/;"	e	enum:CondCode
EQ	sim/arm/armemu.h	24;"	d
EQBI	include/cgen/basic-ops.h	45;"	d
EQBI	sim/common/cgen-ops.h	51;"	d
EQDI	include/cgen/basic-ops.h	195;"	d
EQDI	sim/common/cgen-ops.h	201;"	d
EQHI	include/cgen/basic-ops.h	105;"	d
EQHI	sim/common/cgen-ops.h	111;"	d
EQQI	include/cgen/basic-ops.h	75;"	d
EQQI	sim/common/cgen-ops.h	81;"	d
EQSI	include/cgen/basic-ops.h	135;"	d
EQSI	sim/common/cgen-ops.h	141;"	d
EQUAL	zlib/deflate.c	1442;"	d	file:
EQUOP2	intl/plural.c	13;"	d	file:
EQ_VALUE_IN_FIELD	bfd/coff-rs6000.c	1227;"	d	file:
ER15INT	sim/arm/armemu.h	162;"	d
ERAT_T	opcodes/ppc-opc.c	2607;"	d	file:
ERBFI	sim/bfin/dv-bfin_uart.h	47;"	d
EREMOTE	gdb/gnulib/import/errno.in.h	145;"	d
ERP_REGNUM	gdb/cris-tdep.c	/^  ERP_REGNUM  = 26,$/;"	e	enum:cris_regnums	file:
ERROR	libiberty/testsuite/test-pexecute.c	131;"	d	file:
ERROR	sim/erc32/sis.h	155;"	d
ERROR	sim/igen/misc.h	93;"	d
ERROR_FILE_TOO_LARGE	gdb/gnulib/import/rename.c	251;"	d	file:
ERROR_NO_INFERIOR	gdb/infcmd.c	70;"	d	file:
ERRSTR_FMT	libiberty/xstrerror.c	48;"	d	file:
ERR_MSG	zlib/zutil.h	52;"	d
ERR_NYI	opcodes/aarch64-dis.c	32;"	d	file:
ERR_OK	opcodes/aarch64-dis.c	29;"	d	file:
ERR_RETURN	zlib/zutil.h	54;"	d
ERR_UND	opcodes/aarch64-dis.c	30;"	d	file:
ERR_UNP	opcodes/aarch64-dis.c	31;"	d	file:
ES	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
ES	gdb/testsuite/gdb.base/infcall-nested-structs.c	62;"	d	file:
ESC	gdb/common/preprocessor.h	33;"	d
ESC	readline/chardefs.h	160;"	d
ESC	readline/chardefs.h	162;"	d
ESCAPE_16_BIT	opcodes/cr16-dis.c	29;"	d	file:
ESCAPE_16_BIT	opcodes/crx-dis.c	30;"	d	file:
ESCAPE_TO_TWO_BYTE_ADDRESSING	include/opcode/i386.h	90;"	d
ESDF__B_NAMLNG	include/vms/esdf.h	39;"	d
ESGPS__V_ALLOC_64BIT	include/vms/esgps.h	70;"	d
ESGPS__V_COM	include/vms/esgps.h	69;"	d
ESGPS__V_EXE	include/vms/esgps.h	64;"	d
ESGPS__V_GBL	include/vms/esgps.h	62;"	d
ESGPS__V_LIB	include/vms/esgps.h	59;"	d
ESGPS__V_NOMOD	include/vms/esgps.h	68;"	d
ESGPS__V_OVR	include/vms/esgps.h	60;"	d
ESGPS__V_PIC	include/vms/esgps.h	58;"	d
ESGPS__V_RD	include/vms/esgps.h	65;"	d
ESGPS__V_REL	include/vms/esgps.h	61;"	d
ESGPS__V_SHR	include/vms/esgps.h	63;"	d
ESGPS__V_VEC	include/vms/esgps.h	67;"	d
ESGPS__V_WRT	include/vms/esgps.h	66;"	d
ESHUTDOWN	gdb/gnulib/import/errno.in.h	138;"	d
ESI	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
ESI_REG_NUM	include/opcode/i386.h	86;"	d
ESOCKTNOSUPPORT	gdb/gnulib/import/errno.in.h	136;"	d
ESP	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	e	enum:regnames	file:
ESP_REG_NUM	include/opcode/i386.h	84;"	d
ESRF__B_NAMLNG	include/vms/esrf.h	34;"	d
ESTALE	gdb/gnulib/import/errno.in.h	144;"	d
ESTALE	gdb/gnulib/import/errno.in.h	228;"	d
ESYNC	opcodes/ppc-opc.c	2330;"	d	file:
ES_PREFIX_OPCODE	include/opcode/i386.h	65;"	d
ETBEI	sim/bfin/dv-bfin_uart.h	48;"	d
ETIME	gdb/gnulib/import/errno.in.h	129;"	d
ETIMEDOUT	gdb/gnulib/import/errno.in.h	116;"	d
ETIMEDOUT	gdb/ser-tcp.c	43;"	d	file:
ETIR__C_CTL_AUGRB	include/vms/etir.h	78;"	d
ETIR__C_CTL_DFLOC	include/vms/etir.h	79;"	d
ETIR__C_CTL_SETRB	include/vms/etir.h	77;"	d
ETIR__C_CTL_STKDL	include/vms/etir.h	81;"	d
ETIR__C_CTL_STLOC	include/vms/etir.h	80;"	d
ETIR__C_HEADER_SIZE	include/vms/etir.h	103;"	d
ETIR__C_MAXCTLCOD	include/vms/etir.h	82;"	d
ETIR__C_MAXOPRCOD	include/vms/etir.h	73;"	d
ETIR__C_MAXSTACOD	include/vms/etir.h	34;"	d
ETIR__C_MAXSTCCOD	include/vms/etir.h	101;"	d
ETIR__C_MAXSTOCOD	include/vms/etir.h	52;"	d
ETIR__C_MINCTLCOD	include/vms/etir.h	76;"	d
ETIR__C_MINOPRCOD	include/vms/etir.h	55;"	d
ETIR__C_MINSTACOD	include/vms/etir.h	26;"	d
ETIR__C_MINSTCCOD	include/vms/etir.h	85;"	d
ETIR__C_MINSTOCOD	include/vms/etir.h	36;"	d
ETIR__C_OPR_ADD	include/vms/etir.h	57;"	d
ETIR__C_OPR_AND	include/vms/etir.h	61;"	d
ETIR__C_OPR_ASH	include/vms/etir.h	67;"	d
ETIR__C_OPR_COM	include/vms/etir.h	65;"	d
ETIR__C_OPR_DFLIT	include/vms/etir.h	72;"	d
ETIR__C_OPR_DIV	include/vms/etir.h	60;"	d
ETIR__C_OPR_EOR	include/vms/etir.h	63;"	d
ETIR__C_OPR_INSV	include/vms/etir.h	66;"	d
ETIR__C_OPR_IOR	include/vms/etir.h	62;"	d
ETIR__C_OPR_MUL	include/vms/etir.h	59;"	d
ETIR__C_OPR_NEG	include/vms/etir.h	64;"	d
ETIR__C_OPR_NOP	include/vms/etir.h	56;"	d
ETIR__C_OPR_REDEF	include/vms/etir.h	71;"	d
ETIR__C_OPR_ROT	include/vms/etir.h	69;"	d
ETIR__C_OPR_SEL	include/vms/etir.h	70;"	d
ETIR__C_OPR_SUB	include/vms/etir.h	58;"	d
ETIR__C_OPR_USH	include/vms/etir.h	68;"	d
ETIR__C_STA_CKARG	include/vms/etir.h	33;"	d
ETIR__C_STA_GBL	include/vms/etir.h	27;"	d
ETIR__C_STA_LI	include/vms/etir.h	31;"	d
ETIR__C_STA_LW	include/vms/etir.h	28;"	d
ETIR__C_STA_MOD	include/vms/etir.h	32;"	d
ETIR__C_STA_PQ	include/vms/etir.h	30;"	d
ETIR__C_STA_QW	include/vms/etir.h	29;"	d
ETIR__C_STC_BOH_GBL	include/vms/etir.h	97;"	d
ETIR__C_STC_BOH_PS	include/vms/etir.h	98;"	d
ETIR__C_STC_BSR_GBL	include/vms/etir.h	93;"	d
ETIR__C_STC_BSR_PS	include/vms/etir.h	94;"	d
ETIR__C_STC_GBL	include/vms/etir.h	88;"	d
ETIR__C_STC_GCA	include/vms/etir.h	89;"	d
ETIR__C_STC_LDA_GBL	include/vms/etir.h	95;"	d
ETIR__C_STC_LDA_PS	include/vms/etir.h	96;"	d
ETIR__C_STC_LP	include/vms/etir.h	86;"	d
ETIR__C_STC_LP_PSB	include/vms/etir.h	87;"	d
ETIR__C_STC_NBH_GBL	include/vms/etir.h	99;"	d
ETIR__C_STC_NBH_PS	include/vms/etir.h	100;"	d
ETIR__C_STC_NOP_GBL	include/vms/etir.h	91;"	d
ETIR__C_STC_NOP_PS	include/vms/etir.h	92;"	d
ETIR__C_STC_PS	include/vms/etir.h	90;"	d
ETIR__C_STO_AB	include/vms/etir.h	45;"	d
ETIR__C_STO_B	include/vms/etir.h	37;"	d
ETIR__C_STO_CA	include/vms/etir.h	43;"	d
ETIR__C_STO_GBL	include/vms/etir.h	42;"	d
ETIR__C_STO_GBL_LW	include/vms/etir.h	48;"	d
ETIR__C_STO_HINT_GBL	include/vms/etir.h	50;"	d
ETIR__C_STO_HINT_PS	include/vms/etir.h	51;"	d
ETIR__C_STO_IMM	include/vms/etir.h	47;"	d
ETIR__C_STO_IMMR	include/vms/etir.h	41;"	d
ETIR__C_STO_LP_PSB	include/vms/etir.h	49;"	d
ETIR__C_STO_LW	include/vms/etir.h	39;"	d
ETIR__C_STO_OFF	include/vms/etir.h	46;"	d
ETIR__C_STO_QW	include/vms/etir.h	40;"	d
ETIR__C_STO_RB	include/vms/etir.h	44;"	d
ETIR__C_STO_W	include/vms/etir.h	38;"	d
ETOOMANYREFS	gdb/gnulib/import/errno.in.h	139;"	d
ETRACE	sim/common/sim-events.c	144;"	d	file:
ETRACE	sim/common/sim-events.c	145;"	d	file:
ETXTBSY	gdb/gnulib/import/errno.in.h	125;"	d
ET_CORE	include/elf/common.h	96;"	d
ET_DYN	include/elf/common.h	95;"	d
ET_EXEC	include/elf/common.h	94;"	d
ET_HIOS	include/elf/common.h	98;"	d
ET_HIPROC	include/elf/common.h	100;"	d
ET_LOOS	include/elf/common.h	97;"	d
ET_LOPROC	include/elf/common.h	99;"	d
ET_NFP_PARTIAL_EXEC	include/elf/nfp.h	35;"	d
ET_NFP_PARTIAL_REL	include/elf/nfp.h	34;"	d
ET_NONE	include/elf/common.h	92;"	d
ET_REL	include/elf/common.h	93;"	d
ET_REL	libiberty/simple-object-elf.c	116;"	d	file:
EUSERS	gdb/gnulib/import/errno.in.h	142;"	d
EV4	opcodes/alpha-opc.c	400;"	d	file:
EV4EXTHWINDEX	opcodes/alpha-opc.c	306;"	d	file:
EV4HWDISP	opcodes/alpha-opc.c	296;"	d	file:
EV4HWINDEX	opcodes/alpha-opc.c	301;"	d	file:
EV4HWMEM	opcodes/alpha-opc.c	384;"	d	file:
EV4HWMEM_	opcodes/alpha-opc.c	382;"	d	file:
EV4HWMEM_MASK	opcodes/alpha-opc.c	383;"	d	file:
EV5	opcodes/alpha-opc.c	401;"	d	file:
EV5HWDISP	opcodes/alpha-opc.c	310;"	d	file:
EV5HWINDEX	opcodes/alpha-opc.c	314;"	d	file:
EV5HWMEM	opcodes/alpha-opc.c	388;"	d	file:
EV5HWMEM_	opcodes/alpha-opc.c	386;"	d	file:
EV5HWMEM_MASK	opcodes/alpha-opc.c	387;"	d	file:
EV6	opcodes/alpha-opc.c	402;"	d	file:
EV6HWDISP	opcodes/alpha-opc.c	297;"	d	file:
EV6HWINDEX	opcodes/alpha-opc.c	319;"	d	file:
EV6HWJMPHINT	opcodes/alpha-opc.c	323;"	d	file:
EV6HWMBR	opcodes/alpha-opc.c	396;"	d	file:
EV6HWMBR_	opcodes/alpha-opc.c	394;"	d	file:
EV6HWMBR_MASK	opcodes/alpha-opc.c	395;"	d	file:
EV6HWMEM	opcodes/alpha-opc.c	392;"	d	file:
EV6HWMEM_	opcodes/alpha-opc.c	390;"	d	file:
EV6HWMEM_MASK	opcodes/alpha-opc.c	391;"	d	file:
EVA	opcodes/micromips-opc.c	270;"	d	file:
EVA	opcodes/mips-opc.c	395;"	d	file:
EVAL_AVOID_SIDE_EFFECTS	gdb/expression.h	/^    EVAL_AVOID_SIDE_EFFECTS	\/* Don't modify any variables or$/;"	e	enum:noside
EVAL_NORMAL	gdb/expression.h	/^    EVAL_NORMAL,$/;"	e	enum:noside
EVAL_SKIP	gdb/expression.h	/^    EVAL_SKIP,			\/* Only effect is to increment pos.  *\/$/;"	e	enum:noside
EVAX_ABS_NAME	bfd/vms-alpha.c	975;"	d	file:
EVAX_BSS_NAME	bfd/vms-alpha.c	979;"	d	file:
EVAX_CODE_NAME	bfd/vms-alpha.c	976;"	d	file:
EVAX_COMMON_NAME	bfd/vms-alpha.c	984;"	d	file:
EVAX_DATA_NAME	bfd/vms-alpha.c	978;"	d	file:
EVAX_LINK_NAME	bfd/vms-alpha.c	977;"	d	file:
EVAX_LITERALS_NAME	bfd/vms-alpha.c	983;"	d	file:
EVAX_LITERAL_NAME	bfd/vms-alpha.c	982;"	d	file:
EVAX_LOCAL_NAME	bfd/vms-alpha.c	985;"	d	file:
EVAX_READONLYADDR_NAME	bfd/vms-alpha.c	980;"	d	file:
EVAX_READONLY_NAME	bfd/vms-alpha.c	981;"	d	file:
EVB_REGNUM	sim/m32r/m32r-sim.h	36;"	d
EVENTLISTSIZE	sim/arm/armemu.h	454;"	d
EVENTS_INLINE	sim/ppc/std-config.h	487;"	d
EVENT_LOOP_H	gdb/gdbserver/event-loop.h	20;"	d
EVENT_MAX	sim/erc32/sis.h	34;"	d
EVENT_NOT_FOUND	readline/histlib.h	65;"	d
EVENT_TOP_H	gdb/event-top.h	23;"	d
EVER_MATCHED_SOMETHING	libiberty/regex.c	1814;"	d	file:
EVEX128	opcodes/i386-opc.h	548;"	d
EVEX256	opcodes/i386-opc.h	549;"	d
EVEX512	opcodes/i386-opc.h	547;"	d
EVEXDYN	opcodes/i386-opc.h	551;"	d
EVEXLIG	opcodes/i386-opc.h	550;"	d
EVEX_0F	opcodes/i386-dis.c	/^  EVEX_0F = 0,$/;"	e	enum:__anon52	file:
EVEX_0F38	opcodes/i386-dis.c	/^  EVEX_0F38,$/;"	e	enum:__anon52	file:
EVEX_0F3A	opcodes/i386-dis.c	/^  EVEX_0F3A$/;"	e	enum:__anon52	file:
EVEX_TABLE	opcodes/i386-dis.c	718;"	d	file:
EVEX_W_0F10_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F10_P_1_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_1_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F10_P_1_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_1_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F10_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F10_P_3_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_3_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F10_P_3_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F10_P_3_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_1_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_1_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_1_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_1_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_3_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_3_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F11_P_3_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F11_P_3_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F12_P_0_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F12_P_0_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F12_P_0_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F12_P_0_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F12_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F12_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F12_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F12_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F12_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F12_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F13_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F13_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F13_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F13_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F14_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F14_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F14_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F14_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F15_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F15_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F15_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F15_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F16_P_0_M_0	opcodes/i386-dis.c	/^  EVEX_W_0F16_P_0_M_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F16_P_0_M_1	opcodes/i386-dis.c	/^  EVEX_W_0F16_P_0_M_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F16_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F16_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F16_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F16_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F17_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F17_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F17_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F17_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F28_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F28_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F28_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F28_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F29_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F29_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F29_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F29_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F2A_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F2A_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F2A_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F2A_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F2B_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F2B_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F2B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F2B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F2E_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F2E_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F2E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F2E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F2F_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F2F_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F2F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F2F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F380C_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F380C_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F380D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F380D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3810_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3810_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3810_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3810_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3811_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3811_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3811_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3811_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3812_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3812_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3812_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3812_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3813_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3813_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3813_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3813_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3814_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3814_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3815_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3815_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3818_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3818_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3819_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3819_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F381A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F381A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F381B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F381B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F381E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F381E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F381F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F381F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3820_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3820_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3821_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3821_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3822_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3822_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3823_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3823_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3824_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3824_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3825_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3825_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3825_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3825_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3826_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3826_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3826_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3826_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3828_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3828_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3828_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3828_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3829_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3829_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3829_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3829_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F382A_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F382A_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F382A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F382A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F382B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F382B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3830_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3830_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3831_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3831_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3832_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3832_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3833_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3833_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3834_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3834_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3835_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3835_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3835_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3835_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3837_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3837_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3838_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3838_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3839_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F3839_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F383A_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F383A_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F3840_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3840_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3854_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3854_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3855_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3855_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3858_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3858_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3859_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3859_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F385A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F385A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F385B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F385B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3862_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3862_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3863_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3863_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3866_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3866_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3870_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3870_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3871_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3871_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3872_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3872_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3873_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3873_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3875_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3875_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3878_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3878_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3879_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3879_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F387A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F387A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F387B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F387B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F387D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F387D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3883_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3883_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F388D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F388D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3891_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3891_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3893_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3893_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38A1_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38A1_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38A3_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38A3_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38C7_R_1_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38C7_R_1_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38C7_R_2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38C7_R_2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38C7_R_5_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38C7_R_5_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F38C7_R_6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F38C7_R_6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A00_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A00_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A01_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A01_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A04_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A04_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A05_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A05_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A08_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A08_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A09_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A09_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A0A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A0A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A0B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A0B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A16_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A16_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A18_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A18_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A19_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A19_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A1A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A1A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A1B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A1B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A1D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A1D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A21_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A21_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A22_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A22_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A23_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A23_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A38_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A38_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A39_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A39_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A3A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A3A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A3B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A3B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A3E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A3E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A3F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A3F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A42_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A42_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A43_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A43_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A50_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A50_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A51_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A51_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A56_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A56_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A57_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A57_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A66_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A66_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A67_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A67_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A70_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A70_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A71_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A71_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A72_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A72_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3A73_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3A73_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3ACE_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3ACE_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F3ACF_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F3ACF_P_2$/;"	e	enum:__anon54	file:
EVEX_W_0F51_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F51_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F51_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F51_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F51_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F51_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F51_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F51_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F54_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F54_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F54_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F54_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F55_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F55_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F55_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F55_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F56_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F56_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F56_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F56_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F57_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F57_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F57_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F57_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F58_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F58_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F58_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F58_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F58_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F58_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F58_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F58_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F59_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F59_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F59_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F59_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F59_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F59_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F59_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F59_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F5A_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5A_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5A_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5A_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5A_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F5A_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F5B_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5B_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5B_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5B_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5C_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5C_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5C_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5C_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5C_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5C_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5C_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F5C_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F5D_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5D_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5D_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5D_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5D_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F5D_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F5E_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5E_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5E_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5E_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5E_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F5E_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F5F_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F5F_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F5F_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F5F_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F5F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F5F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F5F_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F5F_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F62_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F62_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F66_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F66_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6C_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6C_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6D_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6D_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6F_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F6F_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F6F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F6F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F6F_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F6F_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F70_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F70_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F72_R_2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F72_R_2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F72_R_6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F72_R_6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F73_R_2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F73_R_2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F73_R_6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F73_R_6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F76_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F76_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F78_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F78_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F78_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F78_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F79_P_0	opcodes/i386-dis.c	/^  EVEX_W_0F79_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0F79_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F79_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F7A_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F7A_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F7A_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F7A_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F7A_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F7A_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F7B_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F7B_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F7B_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F7B_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F7B_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F7B_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0F7E_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F7E_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F7E_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F7E_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F7F_P_1	opcodes/i386-dis.c	/^  EVEX_W_0F7F_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0F7F_P_2	opcodes/i386-dis.c	/^  EVEX_W_0F7F_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0F7F_P_3	opcodes/i386-dis.c	/^  EVEX_W_0F7F_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0FC2_P_0	opcodes/i386-dis.c	/^  EVEX_W_0FC2_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0FC2_P_1	opcodes/i386-dis.c	/^  EVEX_W_0FC2_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0FC2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FC2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FC2_P_3	opcodes/i386-dis.c	/^  EVEX_W_0FC2_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0FC6_P_0	opcodes/i386-dis.c	/^  EVEX_W_0FC6_P_0,$/;"	e	enum:__anon54	file:
EVEX_W_0FC6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FC6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FD2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FD2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FD3_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FD3_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FD4_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FD4_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FD6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FD6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FE6_P_1	opcodes/i386-dis.c	/^  EVEX_W_0FE6_P_1,$/;"	e	enum:__anon54	file:
EVEX_W_0FE6_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FE6_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FE6_P_3	opcodes/i386-dis.c	/^  EVEX_W_0FE6_P_3,$/;"	e	enum:__anon54	file:
EVEX_W_0FE7_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FE7_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FF2_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FF2_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FF3_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FF3_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FF4_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FF4_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FFA_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FFA_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FFB_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FFB_P_2,$/;"	e	enum:__anon54	file:
EVEX_W_0FFE_P_2	opcodes/i386-dis.c	/^  EVEX_W_0FFE_P_2,$/;"	e	enum:__anon54	file:
EVR	sim/ppc/e500_registers.h	84;"	d
EVSEL	opcodes/ppc-opc.c	2809;"	d	file:
EVSEL_MASK	opcodes/ppc-opc.c	2810;"	d	file:
EVT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_except_user_mode.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_nested.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_nmi.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_mode_user.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_event_quad.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^#define EVT  0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_popkill.S	/^#define EVT              0xFFE02000$/;"	d
EVT	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define EVT              0xFFE02000$/;"	d
EVT15	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_except_user_mode.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_excpt.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_nested.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_nmi.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_mode_user.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define EVT15            0xFFE0203c$/;"	d
EVT15	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT15	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^#define EVT15  0xFFE0203C$/;"	d
EVT3	sim/testsuite/sim/bfin/se_allopcodes.h	/^	imm32 P4, EVT3;$/;"	v
EVT_IMASK	sim/testsuite/sim/bfin/test.h	96;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_nested.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_mode_user.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_event_quad.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^#define EVT_OVERRIDE 0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_popkill.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define EVT_OVERRIDE     0xFFE02100$/;"	d
EVT_OVERRIDE	sim/testsuite/sim/bfin/test.h	95;"	d
EVT_STATE	sim/bfin/dv-bfin_evt.c	138;"	d	file:
EVUIMM	opcodes/ppc-opc.c	2259;"	d	file:
EVUIMM_1	opcodes/ppc-opc.c	2419;"	d	file:
EVUIMM_1_EX0	opcodes/ppc-opc.c	2422;"	d	file:
EVUIMM_2	opcodes/ppc-opc.c	2425;"	d	file:
EVUIMM_2_EX0	opcodes/ppc-opc.c	2428;"	d	file:
EVUIMM_4	opcodes/ppc-opc.c	2432;"	d	file:
EVUIMM_4_EX0	opcodes/ppc-opc.c	2435;"	d	file:
EVUIMM_8	opcodes/ppc-opc.c	2439;"	d	file:
EVUIMM_8_EX0	opcodes/ppc-opc.c	2442;"	d	file:
EVUIMM_LT16	opcodes/ppc-opc.c	2267;"	d	file:
EVUIMM_LT8	opcodes/ppc-opc.c	2264;"	d	file:
EV_ACCHIGH	sim/ppc/e500_expression.h	67;"	d
EV_ACCLOW	sim/ppc/e500_expression.h	66;"	d
EV_BITREVERSE16	sim/ppc/e500_expression.h	70;"	d
EV_CURRENT	include/elf/common.h	444;"	d
EV_CURRENT	libiberty/simple-object-elf.c	110;"	d	file:
EV_HIHALF	sim/ppc/e500_expression.h	60;"	d
EV_IS_INFDENORMNAN	sim/ppc/e500_expression.h	138;"	d
EV_LOHALF	sim/ppc/e500_expression.h	59;"	d
EV_MUL16_SSF	sim/ppc/e500_expression.h	89;"	d
EV_MUL32_SSF	sim/ppc/e500_expression.h	91;"	d
EV_NMAX	sim/ppc/e500_expression.h	134;"	d
EV_NMIN	sim/ppc/e500_expression.h	136;"	d
EV_NONE	include/elf/common.h	443;"	d
EV_PMAX	sim/ppc/e500_expression.h	133;"	d
EV_PMIN	sim/ppc/e500_expression.h	135;"	d
EV_SATURATE	sim/ppc/e500_expression.h	95;"	d
EV_SATURATE_ACC	sim/ppc/e500_expression.h	98;"	d
EV_SAT_P_S32	sim/ppc/e500_expression.h	92;"	d
EV_SAT_P_U32	sim/ppc/e500_expression.h	93;"	d
EV_SET_ACC	sim/ppc/e500_expression.h	63;"	d
EV_SET_REG	sim/ppc/e500_expression.h	54;"	d
EV_SET_REG1	sim/ppc/e500_expression.h	44;"	d
EV_SET_REG1_ACC	sim/ppc/e500_expression.h	48;"	d
EV_SET_REG2	sim/ppc/e500_expression.h	34;"	d
EV_SET_REG2_ACC	sim/ppc/e500_expression.h	38;"	d
EV_SET_REG4	sim/ppc/e500_expression.h	24;"	d
EV_SET_REG4_ACC	sim/ppc/e500_expression.h	28;"	d
EV_SET_SPEFSCR	sim/ppc/e500_expression.h	107;"	d
EV_SET_SPEFSCR_BITS	sim/ppc/e500_expression.h	115;"	d
EV_SET_SPEFSCR_OV	sim/ppc/e500_expression.h	118;"	d
EV_SPEFSCR_MASK	sim/ppc/e500_expression.h	104;"	d
EVex	opcodes/i386-opc.h	/^  EVex,$/;"	e	enum:__anon67
EWOULDBLOCK	gdb/gnulib/import/errno.in.h	120;"	d
EX	opcodes/ppc-opc.c	3045;"	d	file:
EXACT_MATCH_BADNESS	gdb/gdbtypes.c	/^const struct rank EXACT_MATCH_BADNESS = {0,0};$/;"	v	typeref:struct:rank
EXCAUSE	sim/bfin/bfin-sim.h	146;"	d
EXCAUSE_MASK	sim/bfin/bfin-sim.h	145;"	d
EXCAUSE_SHIFT	sim/bfin/bfin-sim.h	144;"	d
EXCEPTION	sim/cr16/simops.c	51;"	d	file:
EXCEPTION	sim/d10v/simops.c	18;"	d	file:
EXCEPTION	sim/rx/rx.c	841;"	d	file:
EXCEPTIONS_H	gdb/exceptions.h	21;"	d
EXCEPTION_STACK_SKIP_SIZE	sim/testsuite/sim/or1k/or1k-asm-test.h	85;"	d
EXCEPTSZ	include/coff/rs6000.h	293;"	d
EXCEPTSZ	include/coff/rs6k64.h	275;"	d
EXCEPT_ALIGN	opcodes/or1k-desc.h	/^ , EXCEPT_IPF, EXCEPT_TICK, EXCEPT_ALIGN, EXCEPT_ILLEGAL$/;"	e	enum:except_number
EXCEPT_BUSERR	opcodes/or1k-desc.h	/^  EXCEPT_NONE, EXCEPT_RESET, EXCEPT_BUSERR, EXCEPT_DPF$/;"	e	enum:except_number
EXCEPT_DPF	opcodes/or1k-desc.h	/^  EXCEPT_NONE, EXCEPT_RESET, EXCEPT_BUSERR, EXCEPT_DPF$/;"	e	enum:except_number
EXCEPT_DTLBMISS	opcodes/or1k-desc.h	/^ , EXCEPT_INT, EXCEPT_DTLBMISS, EXCEPT_ITLBMISS, EXCEPT_RANGE$/;"	e	enum:except_number
EXCEPT_FPE	opcodes/or1k-desc.h	/^ , EXCEPT_SYSCALL, EXCEPT_FPE, EXCEPT_TRAP$/;"	e	enum:except_number
EXCEPT_ILLEGAL	opcodes/or1k-desc.h	/^ , EXCEPT_IPF, EXCEPT_TICK, EXCEPT_ALIGN, EXCEPT_ILLEGAL$/;"	e	enum:except_number
EXCEPT_INT	opcodes/or1k-desc.h	/^ , EXCEPT_INT, EXCEPT_DTLBMISS, EXCEPT_ITLBMISS, EXCEPT_RANGE$/;"	e	enum:except_number
EXCEPT_IPF	opcodes/or1k-desc.h	/^ , EXCEPT_IPF, EXCEPT_TICK, EXCEPT_ALIGN, EXCEPT_ILLEGAL$/;"	e	enum:except_number
EXCEPT_ITLBMISS	opcodes/or1k-desc.h	/^ , EXCEPT_INT, EXCEPT_DTLBMISS, EXCEPT_ITLBMISS, EXCEPT_RANGE$/;"	e	enum:except_number
EXCEPT_NONE	opcodes/or1k-desc.h	/^  EXCEPT_NONE, EXCEPT_RESET, EXCEPT_BUSERR, EXCEPT_DPF$/;"	e	enum:except_number
EXCEPT_NUMBER	opcodes/or1k-desc.h	/^} EXCEPT_NUMBER;$/;"	t	typeref:enum:except_number
EXCEPT_RANGE	opcodes/or1k-desc.h	/^ , EXCEPT_INT, EXCEPT_DTLBMISS, EXCEPT_ITLBMISS, EXCEPT_RANGE$/;"	e	enum:except_number
EXCEPT_RESET	opcodes/or1k-desc.h	/^  EXCEPT_NONE, EXCEPT_RESET, EXCEPT_BUSERR, EXCEPT_DPF$/;"	e	enum:except_number
EXCEPT_SYSCALL	opcodes/or1k-desc.h	/^ , EXCEPT_SYSCALL, EXCEPT_FPE, EXCEPT_TRAP$/;"	e	enum:except_number
EXCEPT_TICK	opcodes/or1k-desc.h	/^ , EXCEPT_IPF, EXCEPT_TICK, EXCEPT_ALIGN, EXCEPT_ILLEGAL$/;"	e	enum:except_number
EXCEPT_TRAP	opcodes/or1k-desc.h	/^ , EXCEPT_SYSCALL, EXCEPT_FPE, EXCEPT_TRAP$/;"	e	enum:except_number
EXCESS	zlib/examples/fitblk.c	123;"	d	file:
EXCLUDE_ALL_LIST	gdb/copyright.py	/^EXCLUDE_ALL_LIST = ($/;"	v
EXCLUDE_LIST	gdb/copyright.py	/^EXCLUDE_LIST = ($/;"	v
EXCPT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^EXCPT 3;            \/\/ turn off single step via handler$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 10;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 11;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 12;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 13;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 14;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 15;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 1;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 2;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 3;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 4;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 5;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 6;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 7;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 8;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_interr_excpt.S	/^EXCPT 9;    \/\/ RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^EXCPT 2;    \/\/ RETX  RTX$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 1;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 2;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 4;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 6;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 7;    NOP;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^EXCPT 8;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 1;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 2;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 4;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 6;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 7;    NOP;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^EXCPT 8;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 1;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 2;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 4;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 6;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 7;$/;"	l
EXCPT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^EXCPT 8;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_bug_ui.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_bug_ui2.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_bug_ui3.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_cc_kill.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^EXCPT 2;    \/\/ the RAISE should not prevent the EXCPT from being taken$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^EXCPT 2;    \/\/ the RAISE should not prevent the EXCPT from being taken$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^EXCPT 15;   \/\/ single step shouldn't happen for this.$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^EXCPT 3;    \/\/ turn off single step via handler$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_illegalcombination.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^EXCPT 0x5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_kills2.S	/^EXCPT 15;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x5;      \/\/ Will kill mv2lc in EX3 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x5;      \/\/ Will kill mv2lc in EX3$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX1 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX1$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX2 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX2$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x5;      \/\/ Will kill mv2lc in EX3 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x5;      \/\/ Will kill mv2lc in EX3$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX1 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX1$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX2 when stalled$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^EXCPT 0x6;      \/\/ Will kill Lsetup in EX2$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^EXCPT 0x5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^EXCPT 0x5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^EXCPT 0x5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^EXCPT 5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 10;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 11;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 12;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 13;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 14;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 15;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 1;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 2;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 3;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 4;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 6;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 7;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 8;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_popkill.S	/^EXCPT 9;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_rts_rti.S	/^EXCPT 0x5;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^EXCPT 2;             \/\/ turn off SSSTEP$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0; EXCPT 0;$/;"	l
EXCPT15	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^EXCPT15:$/;"	l
EXCPT2	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^EXCPT2:$/;"	l
EXCPT2	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^EXCPT2:$/;"	l
EXCPT2	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^EXCPT2:             \/\/ turn off SSSTEP$/;"	l
EXCPT_PROTVIOL	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^#define EXCPT_PROTVIOL 0x23$/;"	d
EXECLIBMAGIC	include/som/aout.h	69;"	d
EXEC_ASYNC_ACCESS_WATCHPOINT_TRIGGER	gdb/mi/mi-common.h	/^  EXEC_ASYNC_ACCESS_WATCHPOINT_TRIGGER,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_BREAKPOINT_HIT	gdb/mi/mi-common.h	/^  EXEC_ASYNC_BREAKPOINT_HIT = 0,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_END_STEPPING_RANGE	gdb/mi/mi-common.h	/^  EXEC_ASYNC_END_STEPPING_RANGE,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_EXEC	gdb/mi/mi-common.h	/^  EXEC_ASYNC_EXEC,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_EXITED	gdb/mi/mi-common.h	/^  EXEC_ASYNC_EXITED,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_EXITED_NORMALLY	gdb/mi/mi-common.h	/^  EXEC_ASYNC_EXITED_NORMALLY,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_EXITED_SIGNALLED	gdb/mi/mi-common.h	/^  EXEC_ASYNC_EXITED_SIGNALLED,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_FORK	gdb/mi/mi-common.h	/^  EXEC_ASYNC_FORK,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_FUNCTION_FINISHED	gdb/mi/mi-common.h	/^  EXEC_ASYNC_FUNCTION_FINISHED,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_LAST	gdb/mi/mi-common.c	/^		   == EXEC_ASYNC_LAST + 1);$/;"	v
EXEC_ASYNC_LAST	gdb/mi/mi-common.h	/^  EXEC_ASYNC_LAST$/;"	e	enum:async_reply_reason
EXEC_ASYNC_LOCATION_REACHED	gdb/mi/mi-common.h	/^  EXEC_ASYNC_LOCATION_REACHED,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_READ_WATCHPOINT_TRIGGER	gdb/mi/mi-common.h	/^  EXEC_ASYNC_READ_WATCHPOINT_TRIGGER,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_SIGNAL_RECEIVED	gdb/mi/mi-common.h	/^  EXEC_ASYNC_SIGNAL_RECEIVED,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_SOLIB_EVENT	gdb/mi/mi-common.h	/^  EXEC_ASYNC_SOLIB_EVENT,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_SYSCALL_ENTRY	gdb/mi/mi-common.h	/^  EXEC_ASYNC_SYSCALL_ENTRY,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_SYSCALL_RETURN	gdb/mi/mi-common.h	/^  EXEC_ASYNC_SYSCALL_RETURN,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_VFORK	gdb/mi/mi-common.h	/^  EXEC_ASYNC_VFORK,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_WATCHPOINT_SCOPE	gdb/mi/mi-common.h	/^  EXEC_ASYNC_WATCHPOINT_SCOPE,$/;"	e	enum:async_reply_reason
EXEC_ASYNC_WATCHPOINT_TRIGGER	gdb/mi/mi-common.h	/^  EXEC_ASYNC_WATCHPOINT_TRIGGER,$/;"	e	enum:async_reply_reason
EXEC_AUX_ID	bfd/som.c	84;"	d	file:
EXEC_AUX_ID	bfd/som.c	88;"	d	file:
EXEC_AUX_ID	bfd/som.c	92;"	d	file:
EXEC_BYTES_SIZE	bfd/pdp11.c	85;"	d	file:
EXEC_BYTES_SIZE	include/aout/aout64.h	42;"	d
EXEC_BYTES_SIZE	include/bout.h	86;"	d
EXEC_FORWARD	gdb/infrun.h	/^    EXEC_FORWARD,$/;"	e	enum:exec_direction_kind
EXEC_H	gdb/exec.h	21;"	d
EXEC_INFO_WIN	gdb/tui/tui.h	/^  EXEC_INFO_WIN,$/;"	e	enum:tui_win_type
EXEC_MAGIC	include/som/aout.h	71;"	d
EXEC_P	bfd/bfd-in2.h	6876;"	d
EXEC_REVERSE	gdb/infrun.h	/^    EXEC_REVERSE$/;"	e	enum:exec_direction_kind
EXEC_WATCHFLAG	gdb/procfs.c	/^       EXEC_WATCHFLAG  = WA_EXEC,$/;"	e	enum:__anon1748	file:
EXE_LOAD_HIGH	bfd/i386msdos.c	32;"	d	file:
EXE_LOAD_LOW	bfd/i386msdos.c	33;"	d	file:
EXE_PAGE_SIZE	bfd/i386msdos.c	34;"	d	file:
EXEvexHalfBcstXmmq	opcodes/i386-dis.c	398;"	d	file:
EXEvexXGscat	opcodes/i386-dis.c	409;"	d	file:
EXEvexXNoBcst	opcodes/i386-dis.c	410;"	d	file:
EXIT	opcodes/bfin-dis.c	31;"	d	file:
EXIT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^EXIT:$/;"	l
EXITVAL	sim/testsuite/sim/cris/c/exitg1.c	12;"	d	file:
EXITVAL	sim/testsuite/sim/cris/c/exitg2.c	6;"	d	file:
EXIT_ERR	zlib/contrib/pascal/example.pas	/^procedure EXIT_ERR(const msg: String);$/;"	p
EXIT_FAILURE	bfd/bfd.c	379;"	d	file:
EXIT_FAILURE	libiberty/obstack.c	319;"	d	file:
EXIT_FAILURE	libiberty/testsuite/test-expandargv.c	52;"	d	file:
EXIT_FAILURE	libiberty/testsuite/test-pexecute.c	77;"	d	file:
EXIT_FAILURE	libiberty/testsuite/test-strtol.c	52;"	d	file:
EXIT_PORT	sim/avr/interp.c	52;"	d	file:
EXIT_SUCCESS	libiberty/testsuite/test-expandargv.c	48;"	d	file:
EXIT_SUCCESS	libiberty/testsuite/test-pexecute.c	73;"	d	file:
EXIT_SUCCESS	libiberty/testsuite/test-strtol.c	48;"	d	file:
EXLEN	zlib/inflate.h	/^    EXLEN,      \/* i: waiting for extra length (gzip) *\/$/;"	e	enum:__anon979
EXMPAX64	sim/common/sim-fpu.c	115;"	d	file:
EXP	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define EXP(r, n) CHECKREG (r, EXP_VAL); r = 0; I##n = B##n$/;"	d
EXPAND2_STD_ABSDISP	include/opcode/h8300.h	633;"	d
EXPAND2_STD_DST	include/opcode/h8300.h	601;"	d
EXPAND2_STD_IMM	include/opcode/h8300.h	617;"	d
EXPAND2_STD_IND	include/opcode/h8300.h	649;"	d
EXPAND2_STD_SRC	include/opcode/h8300.h	585;"	d
EXPAND3_L_SRC	include/opcode/h8300.h	681;"	d
EXPAND3_STD_SRC	include/opcode/h8300.h	666;"	d
EXPAND_FROM_ABS16_B	include/opcode/h8300.h	772;"	d
EXPAND_FROM_ABS16_W	include/opcode/h8300.h	808;"	d
EXPAND_FROM_ABS32_B	include/opcode/h8300.h	778;"	d
EXPAND_FROM_ABS32_W	include/opcode/h8300.h	814;"	d
EXPAND_FROM_IMM16_L	include/opcode/h8300.h	820;"	d
EXPAND_FROM_IMM16_W	include/opcode/h8300.h	784;"	d
EXPAND_FROM_IMM32_L	include/opcode/h8300.h	826;"	d
EXPAND_FROM_IND16	include/opcode/h8300.h	802;"	d
EXPAND_FROM_IND8	include/opcode/h8300.h	766;"	d
EXPAND_FROM_REG16	include/opcode/h8300.h	790;"	d
EXPAND_FROM_REG32	include/opcode/h8300.h	832;"	d
EXPAND_FROM_REG8	include/opcode/h8300.h	752;"	d
EXPAND_STD_MATRIX_B	include/opcode/h8300.h	734;"	d
EXPAND_STD_MATRIX_L	include/opcode/h8300.h	700;"	d
EXPAND_STD_MATRIX_W	include/opcode/h8300.h	719;"	d
EXPAND_TO_REG16	include/opcode/h8300.h	796;"	d
EXPAND_TO_REG32	include/opcode/h8300.h	838;"	d
EXPAND_TO_REG8	include/opcode/h8300.h	759;"	d
EXPAND_TWOOP_B	include/opcode/h8300.h	845;"	d
EXPAND_TWOOP_L	include/opcode/h8300.h	881;"	d
EXPAND_TWOOP_W	include/opcode/h8300.h	871;"	d
EXPAND_UNOP_EXTENDED_B	include/opcode/h8300.h	983;"	d
EXPAND_UNOP_EXTENDED_L	include/opcode/h8300.h	1022;"	d
EXPAND_UNOP_EXTENDED_W	include/opcode/h8300.h	1003;"	d
EXPAND_UNOP_STD_B	include/opcode/h8300.h	925;"	d
EXPAND_UNOP_STD_L	include/opcode/h8300.h	964;"	d
EXPAND_UNOP_STD_W	include/opcode/h8300.h	945;"	d
EXPBIAS	sim/common/sim-fpu.c	120;"	d	file:
EXPBIAS	sim/ppc/dp-bit.c	101;"	d	file:
EXPBIAS	sim/ppc/dp-bit.c	121;"	d	file:
EXPBIAS32	sim/common/sim-fpu.c	118;"	d	file:
EXPBIAS64	sim/common/sim-fpu.c	119;"	d	file:
EXPBIT0_BIT	gdb/gnulib/import/isnan.c	46;"	d	file:
EXPBIT0_BIT	gdb/gnulib/import/isnan.c	58;"	d	file:
EXPBIT0_BIT	gdb/gnulib/import/isnan.c	70;"	d	file:
EXPBIT0_WORD	gdb/gnulib/import/isnan.c	45;"	d	file:
EXPBIT0_WORD	gdb/gnulib/import/isnan.c	57;"	d	file:
EXPBIT0_WORD	gdb/gnulib/import/isnan.c	69;"	d	file:
EXPBITS	sim/ppc/dp-bit.c	100;"	d	file:
EXPBITS	sim/ppc/dp-bit.c	120;"	d	file:
EXPECT	gdb/dwarf2read.c	4777;"	d	file:
EXPECT	gdb/dwarf2read.c	4965;"	d	file:
EXPECT	gdb/testsuite/gdb.arch/mips-octeon-bbit.c	34;"	d	file:
EXPECTED_ERRNO	gdb/gnulib/import/openat-priv.h	53;"	d
EXPISINF	libdecnumber/decNumberLocal.h	319;"	d
EXPISNAN	libdecnumber/decNumberLocal.h	320;"	d
EXPISSPECIAL	libdecnumber/decNumberLocal.h	318;"	d
EXPLICIT_LOCATION	gdb/location.h	/^  EXPLICIT_LOCATION,$/;"	e	enum:event_location_type
EXPMAX	sim/common/sim-fpu.c	116;"	d	file:
EXPMAX	sim/ppc/dp-bit.c	103;"	d	file:
EXPMAX	sim/ppc/dp-bit.c	123;"	d	file:
EXPMAX32	sim/common/sim-fpu.c	114;"	d	file:
EXPORT	gdb/hppa-tdep.h	/^    EXPORT = 10,$/;"	e	enum:unwind_stub_types
EXPORTED_CONST	include/ansidecl.h	309;"	d
EXPORTED_CONST	include/ansidecl.h	311;"	d
EXPORTED_SYMBOL	gdb/gdbserver/tracepoint.h	39;"	d
EXPORTED_SYMBOL	gdb/gdbserver/tracepoint.h	42;"	d
EXPORTED_SYMBOL	gdb/gdbserver/tracepoint.h	44;"	d
EXPRESSION	gdb/linespec.c	/^  EXPRESSION,$/;"	e	enum:linespec_complete_what	file:
EXPRESSION	gdb/symtab.h	/^    EXPRESSION,$/;"	m	class:complete_symbol_mode
EXPRESSION	gdb/symtab.h	/^  EXPRESSION,$/;"	m	class:symbol_name_match_type
EXPRESSION_H	gdb/expression.h	21;"	d
EXPR_SIGNED	gdb/gnulib/import/intprops.h	49;"	d
EXP_BIAS	sim/rx/fpu.c	96;"	d	file:
EXP_ELEM_TO_BYTES	gdb/expression.h	92;"	d
EXP_INF	sim/rx/fpu.c	98;"	d	file:
EXP_MASK	gdb/gnulib/import/isnan.c	76;"	d	file:
EXP_VAL	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define EXP_VAL 0x12345678$/;"	d
EXP_ZERO	sim/rx/fpu.c	97;"	d	file:
EXR	include/opcode/h8300.h	/^  EXR =		0x4100,$/;"	e	enum:h8_flags
EXR_REGNUM	sim/h8300/sim-main.h	/^  EXR_REGNUM  = 11,$/;"	e	enum:h8_regnum
EXS_REGNUM	gdb/cris-tdep.c	/^  EXS_REGNUM  = 21,$/;"	e	enum:cris_regnums	file:
EXT	bfd/aoutx.h	263;"	d
EXT	gdb/gnulib/import/fnmatch.c	152;"	d	file:
EXT	gdb/gnulib/import/fnmatch.c	181;"	d	file:
EXT	gdb/gnulib/import/fnmatch_loop.c	/^EXT (INT opt, const CHAR *pattern, const CHAR *string, const CHAR *string_end,$/;"	f	file:
EXT	gdb/gnulib/import/fnmatch_loop.c	1212;"	d	file:
EXTBIDI	include/cgen/basic-ops.h	213;"	d
EXTBIDI	sim/common/cgen-ops.h	219;"	d
EXTBIHI	include/cgen/basic-ops.h	208;"	d
EXTBIHI	sim/common/cgen-ops.h	214;"	d
EXTBIQI	include/cgen/basic-ops.h	207;"	d
EXTBIQI	sim/common/cgen-ops.h	213;"	d
EXTBISI	include/cgen/basic-ops.h	209;"	d
EXTBISI	sim/common/cgen-ops.h	215;"	d
EXTCONDITIONCODE_NAMES	opcodes/xc16x-desc.h	/^} EXTCONDITIONCODE_NAMES;$/;"	t	typeref:enum:extconditioncode_names
EXTEND11	sim/common/sim-bits.h	506;"	d
EXTEND12	sim/common/sim-bits.h	507;"	d
EXTEND15	sim/common/sim-bits.h	508;"	d
EXTEND16	sim/arm/iwmmxt.c	109;"	d	file:
EXTEND16	sim/common/sim-bits.h	509;"	d
EXTEND24	sim/common/sim-bits.h	510;"	d
EXTEND25	sim/common/sim-bits.h	511;"	d
EXTEND32	sim/arm/iwmmxt.c	110;"	d	file:
EXTEND32	sim/common/sim-bits.h	512;"	d
EXTEND4	sim/common/sim-bits.h	502;"	d
EXTEND5	sim/common/sim-bits.h	503;"	d
EXTEND6	sim/common/sim-bits.h	504;"	d
EXTEND64	sim/common/sim-bits.h	513;"	d
EXTEND8	sim/arm/iwmmxt.c	108;"	d	file:
EXTEND8	sim/common/sim-bits.h	505;"	d
EXTENDED	sim/common/sim-bits.h	517;"	d
EXTENDED	sim/common/sim-bits.h	520;"	d
EXTENDED	sim/common/sim-bits.h	523;"	d
EXTENDED	sim/ppc/bits.h	232;"	d
EXTENDED	sim/ppc/bits.h	234;"	d
EXTENDED_REGS	gdb/gdbserver/linux-low.h	/^  EXTENDED_REGS,$/;"	e	enum:regset_type
EXTEND_BUFFER	libiberty/regex.c	2037;"	d	file:
EXTEND_BUFFER	libiberty/regex.c	2071;"	d	file:
EXTEND_BUFFER	libiberty/regex.c	8181;"	d	file:
EXTENSION_H	gdb/extension.h	21;"	d
EXTENSION_PRIV_H	gdb/extension-priv.h	22;"	d
EXTERN	gdb/buildsym.c	88;"	d	file:
EXTERN	gdb/buildsym.c	91;"	d	file:
EXTERN	gdb/buildsym.h	313;"	d
EXTERN	gdb/buildsym.h	46;"	d
EXTERN	gdb/stabsread.c	50;"	d	file:
EXTERN	gdb/stabsread.c	53;"	d	file:
EXTERN	gdb/stabsread.h	199;"	d
EXTERN	gdb/stabsread.h	31;"	d
EXTERNAL_NAME	gdb/coffread.c	67;"	d	file:
EXTERNAL_NLIST_SIZE	bfd/pdp11.c	111;"	d	file:
EXTERNAL_NLIST_SIZE	include/aout/aout64.h	263;"	d
EXTERNAL_SUN4_DYNAMIC_DEBUGGER_SIZE	include/aout/sun4.h	82;"	d
EXTERN_BITS	sim/ppc/inline.h	55;"	d
EXTERN_BITS	sim/ppc/inline.h	58;"	d
EXTERN_BITS	sim/ppc/inline.h	62;"	d
EXTERN_C	gdb/common/common-defs.h	98;"	d
EXTERN_CAP	sim/ppc/inline.h	481;"	d
EXTERN_CAP	sim/ppc/inline.h	484;"	d
EXTERN_CAP	sim/ppc/inline.h	488;"	d
EXTERN_CORE	sim/ppc/inline.h	77;"	d
EXTERN_CORE	sim/ppc/inline.h	80;"	d
EXTERN_CORE	sim/ppc/inline.h	84;"	d
EXTERN_CPU	sim/ppc/inline.h	121;"	d
EXTERN_CPU	sim/ppc/inline.h	124;"	d
EXTERN_CPU	sim/ppc/inline.h	128;"	d
EXTERN_C_POP	gdb/common/common-defs.h	100;"	d
EXTERN_C_PUSH	gdb/common/common-defs.h	99;"	d
EXTERN_DEVICE	sim/ppc/inline.h	253;"	d
EXTERN_DEVICE	sim/ppc/inline.h	256;"	d
EXTERN_DEVICE	sim/ppc/inline.h	260;"	d
EXTERN_ENGINE_P	sim/common/sim-inline.h	576;"	d
EXTERN_ENGINE_P	sim/common/sim-inline.h	579;"	d
EXTERN_ENGINE_P	sim/common/sim-inline.h	583;"	d
EXTERN_EVENTS	sim/ppc/inline.h	165;"	d
EXTERN_EVENTS	sim/ppc/inline.h	168;"	d
EXTERN_EVENTS	sim/ppc/inline.h	172;"	d
EXTERN_ICACHE	sim/ppc/inline.h	367;"	d
EXTERN_ICACHE	sim/ppc/inline.h	370;"	d
EXTERN_ICACHE	sim/ppc/inline.h	374;"	d
EXTERN_ICACHE_P	sim/common/sim-inline.h	603;"	d
EXTERN_ICACHE_P	sim/common/sim-inline.h	606;"	d
EXTERN_ICACHE_P	sim/common/sim-inline.h	610;"	d
EXTERN_IDECODE	sim/ppc/inline.h	343;"	d
EXTERN_IDECODE	sim/ppc/inline.h	346;"	d
EXTERN_IDECODE	sim/ppc/inline.h	350;"	d
EXTERN_IDECODE_P	sim/common/sim-inline.h	630;"	d
EXTERN_IDECODE_P	sim/common/sim-inline.h	633;"	d
EXTERN_IDECODE_P	sim/common/sim-inline.h	637;"	d
EXTERN_INLINE	sim/common/sim-inline.h	324;"	d
EXTERN_INTERRUPTS	sim/ppc/inline.h	231;"	d
EXTERN_INTERRUPTS	sim/ppc/inline.h	234;"	d
EXTERN_INTERRUPTS	sim/ppc/inline.h	238;"	d
EXTERN_MODEL	sim/ppc/inline.h	143;"	d
EXTERN_MODEL	sim/ppc/inline.h	146;"	d
EXTERN_MODEL	sim/ppc/inline.h	150;"	d
EXTERN_MON	sim/ppc/inline.h	187;"	d
EXTERN_MON	sim/ppc/inline.h	190;"	d
EXTERN_MON	sim/ppc/inline.h	194;"	d
EXTERN_OPTIONS	sim/ppc/inline.h	415;"	d
EXTERN_OPTIONS	sim/ppc/inline.h	418;"	d
EXTERN_OPTIONS	sim/ppc/inline.h	422;"	d
EXTERN_OS_EMUL	sim/ppc/inline.h	437;"	d
EXTERN_OS_EMUL	sim/ppc/inline.h	440;"	d
EXTERN_OS_EMUL	sim/ppc/inline.h	444;"	d
EXTERN_PSIM	sim/ppc/inline.h	459;"	d
EXTERN_PSIM	sim/ppc/inline.h	462;"	d
EXTERN_PSIM	sim/ppc/inline.h	466;"	d
EXTERN_PSIM_ENDIAN	sim/ppc/inline.h	33;"	d
EXTERN_PSIM_ENDIAN	sim/ppc/inline.h	36;"	d
EXTERN_PSIM_ENDIAN	sim/ppc/inline.h	40;"	d
EXTERN_REGISTERS	sim/ppc/inline.h	209;"	d
EXTERN_REGISTERS	sim/ppc/inline.h	212;"	d
EXTERN_REGISTERS	sim/ppc/inline.h	216;"	d
EXTERN_SEMANTICS	sim/common/sim-inline.h	668;"	d
EXTERN_SEMANTICS	sim/common/sim-inline.h	670;"	d
EXTERN_SEMANTICS_P	sim/common/sim-inline.h	657;"	d
EXTERN_SEMANTICS_P	sim/common/sim-inline.h	660;"	d
EXTERN_SEMANTICS_P	sim/common/sim-inline.h	664;"	d
EXTERN_SIM_BITS_P	sim/common/sim-inline.h	369;"	d
EXTERN_SIM_BITS_P	sim/common/sim-inline.h	372;"	d
EXTERN_SIM_BITS_P	sim/common/sim-inline.h	376;"	d
EXTERN_SIM_CORE_P	sim/common/sim-inline.h	400;"	d
EXTERN_SIM_CORE_P	sim/common/sim-inline.h	403;"	d
EXTERN_SIM_CORE_P	sim/common/sim-inline.h	407;"	d
EXTERN_SIM_ENDIAN_P	sim/common/sim-inline.h	431;"	d
EXTERN_SIM_ENDIAN_P	sim/common/sim-inline.h	434;"	d
EXTERN_SIM_ENDIAN_P	sim/common/sim-inline.h	438;"	d
EXTERN_SIM_EVENTS_P	sim/common/sim-inline.h	462;"	d
EXTERN_SIM_EVENTS_P	sim/common/sim-inline.h	465;"	d
EXTERN_SIM_EVENTS_P	sim/common/sim-inline.h	469;"	d
EXTERN_SIM_FPU_P	sim/common/sim-inline.h	493;"	d
EXTERN_SIM_FPU_P	sim/common/sim-inline.h	496;"	d
EXTERN_SIM_FPU_P	sim/common/sim-inline.h	500;"	d
EXTERN_SIM_MAIN_P	sim/common/sim-inline.h	551;"	d
EXTERN_SIM_MAIN_P	sim/common/sim-inline.h	554;"	d
EXTERN_SIM_MAIN_P	sim/common/sim-inline.h	558;"	d
EXTERN_SIM_TYPES_P	sim/common/sim-inline.h	520;"	d
EXTERN_SIM_TYPES_P	sim/common/sim-inline.h	523;"	d
EXTERN_SIM_TYPES_P	sim/common/sim-inline.h	527;"	d
EXTERN_SPREG	sim/ppc/inline.h	297;"	d
EXTERN_SPREG	sim/ppc/inline.h	300;"	d
EXTERN_SPREG	sim/ppc/inline.h	304;"	d
EXTERN_SUPPORT	sim/ppc/inline.h	391;"	d
EXTERN_SUPPORT	sim/ppc/inline.h	394;"	d
EXTERN_SUPPORT	sim/ppc/inline.h	398;"	d
EXTERN_SUPPORT_P	sim/common/sim-inline.h	694;"	d
EXTERN_SUPPORT_P	sim/common/sim-inline.h	697;"	d
EXTERN_SUPPORT_P	sim/common/sim-inline.h	701;"	d
EXTERN_SYM_P	include/coff/xcoff.h	643;"	d
EXTERN_TREE	sim/ppc/inline.h	275;"	d
EXTERN_TREE	sim/ppc/inline.h	278;"	d
EXTERN_TREE	sim/ppc/inline.h	282;"	d
EXTERN_VM	sim/ppc/inline.h	102;"	d
EXTERN_VM	sim/ppc/inline.h	106;"	d
EXTERN_VM	sim/ppc/inline.h	99;"	d
EXTHIDI	include/cgen/basic-ops.h	228;"	d
EXTHIDI	sim/common/cgen-ops.h	234;"	d
EXTHIHI	include/cgen/basic-ops.h	222;"	d
EXTHIHI	sim/common/cgen-ops.h	228;"	d
EXTHISI	include/cgen/basic-ops.h	223;"	d
EXTHISI	sim/common/cgen-ops.h	229;"	d
EXTINSN2OP	opcodes/arc-ext-tbl.h	72;"	d
EXTINSN2OPF	opcodes/arc-ext-tbl.h	58;"	d
EXTINSN3OP	opcodes/arc-ext-tbl.h	76;"	d
EXTMD_BLOCK	sim/mn10300/dv-mn103int.c	/^enum { ICR_BLOCK, IAGR_BLOCK, EXTMD_BLOCK, NR_BLOCKS };$/;"	e	enum:__anon791	file:
EXTQIDI	include/cgen/basic-ops.h	220;"	d
EXTQIDI	sim/common/cgen-ops.h	226;"	d
EXTQIHI	include/cgen/basic-ops.h	215;"	d
EXTQIHI	sim/common/cgen-ops.h	221;"	d
EXTQISI	include/cgen/basic-ops.h	216;"	d
EXTQISI	sim/common/cgen-ops.h	222;"	d
EXTR	include/coff/sym.h	/^	} EXTR, *pEXTR;$/;"	t	typeref:struct:ecoff_extr
EXTR	include/opcode/tic4x.h	26;"	d
EXTRA	zlib/examples/gzlog.c	328;"	d	file:
EXTRA	zlib/inflate.h	/^    EXTRA,      \/* i: waiting for extra bytes (gzip) *\/$/;"	e	enum:__anon979
EXTRACT	opcodes/cr16-dis.c	32;"	d	file:
EXTRACT	opcodes/crx-dis.c	33;"	d	file:
EXTRACTED	sim/common/sim-bits.h	432;"	d
EXTRACTED	sim/common/sim-bits.h	438;"	d
EXTRACTED16	sim/common/sim-bits.h	429;"	d
EXTRACTED16	sim/common/sim-bits.h	435;"	d
EXTRACTED32	sim/common/sim-bits.h	430;"	d
EXTRACTED32	sim/common/sim-bits.h	436;"	d
EXTRACTED32	sim/ppc/bits.h	184;"	d
EXTRACTED64	sim/common/sim-bits.h	431;"	d
EXTRACTED64	sim/common/sim-bits.h	437;"	d
EXTRACTED64	sim/ppc/bits.h	185;"	d
EXTRACTED8	sim/common/sim-bits.h	428;"	d
EXTRACTED8	sim/common/sim-bits.h	434;"	d
EXTRACT_BITS	include/opcode/riscv.h	277;"	d
EXTRACT_FLAGS	bfd/coff-ppc.c	294;"	d	file:
EXTRACT_FN	sim/common/cgen-engine.h	/^typedef void (EXTRACT_FN) (SIM_CPU *, IADDR, CGEN_INSN_WORD, ARGBUF *);$/;"	t
EXTRACT_G_S	opcodes/arc-opc.c	677;"	d	file:
EXTRACT_ID	sim/mn10300/dv-mn103int.c	274;"	d	file:
EXTRACT_IE	sim/mn10300/dv-mn103int.c	280;"	d	file:
EXTRACT_IFMT_ADD3_CODE	sim/m32r/cpu.h	327;"	d
EXTRACT_IFMT_ADD3_CODE	sim/m32r/cpu2.h	358;"	d
EXTRACT_IFMT_ADD3_CODE	sim/m32r/cpux.h	358;"	d
EXTRACT_IFMT_ADD3_VARS	sim/m32r/cpu.h	320;"	d
EXTRACT_IFMT_ADD3_VARS	sim/m32r/cpu2.h	351;"	d
EXTRACT_IFMT_ADD3_VARS	sim/m32r/cpux.h	351;"	d
EXTRACT_IFMT_ADDCC_CODE	sim/frv/cpu.h	1776;"	d
EXTRACT_IFMT_ADDCC_VARS	sim/frv/cpu.h	1767;"	d
EXTRACT_IFMT_ADDICC_CODE	sim/frv/cpu.h	1843;"	d
EXTRACT_IFMT_ADDICC_VARS	sim/frv/cpu.h	1835;"	d
EXTRACT_IFMT_ADDI_CODE	sim/frv/cpu.h	1812;"	d
EXTRACT_IFMT_ADDI_CODE	sim/iq2000/cpu.h	196;"	d
EXTRACT_IFMT_ADDI_CODE	sim/lm32/cpu.h	195;"	d
EXTRACT_IFMT_ADDI_CODE	sim/m32r/cpu.h	370;"	d
EXTRACT_IFMT_ADDI_CODE	sim/m32r/cpu2.h	401;"	d
EXTRACT_IFMT_ADDI_CODE	sim/m32r/cpux.h	401;"	d
EXTRACT_IFMT_ADDI_CODE	sim/sh64/defs-media.h	192;"	d
EXTRACT_IFMT_ADDI_COMPACT_CODE	sim/sh64/defs-compact.h	165;"	d
EXTRACT_IFMT_ADDI_COMPACT_VARS	sim/sh64/defs-compact.h	160;"	d
EXTRACT_IFMT_ADDI_VARS	sim/frv/cpu.h	1805;"	d
EXTRACT_IFMT_ADDI_VARS	sim/iq2000/cpu.h	190;"	d
EXTRACT_IFMT_ADDI_VARS	sim/lm32/cpu.h	189;"	d
EXTRACT_IFMT_ADDI_VARS	sim/m32r/cpu.h	365;"	d
EXTRACT_IFMT_ADDI_VARS	sim/m32r/cpu2.h	396;"	d
EXTRACT_IFMT_ADDI_VARS	sim/m32r/cpux.h	396;"	d
EXTRACT_IFMT_ADDI_VARS	sim/sh64/defs-media.h	185;"	d
EXTRACT_IFMT_ADDOQ_CODE	sim/cris/cpuv10.h	1055;"	d
EXTRACT_IFMT_ADDOQ_CODE	sim/cris/cpuv32.h	1248;"	d
EXTRACT_IFMT_ADDOQ_VARS	sim/cris/cpuv10.h	1049;"	d
EXTRACT_IFMT_ADDOQ_VARS	sim/cris/cpuv32.h	1242;"	d
EXTRACT_IFMT_ADDQ_CODE	sim/cris/cpuv10.h	706;"	d
EXTRACT_IFMT_ADDQ_CODE	sim/cris/cpuv32.h	819;"	d
EXTRACT_IFMT_ADDQ_VARS	sim/cris/cpuv10.h	700;"	d
EXTRACT_IFMT_ADDQ_VARS	sim/cris/cpuv32.h	813;"	d
EXTRACT_IFMT_ADDV3_CODE	sim/m32r/cpu.h	383;"	d
EXTRACT_IFMT_ADDV3_CODE	sim/m32r/cpu2.h	414;"	d
EXTRACT_IFMT_ADDV3_CODE	sim/m32r/cpux.h	414;"	d
EXTRACT_IFMT_ADDV3_VARS	sim/m32r/cpu.h	376;"	d
EXTRACT_IFMT_ADDV3_VARS	sim/m32r/cpu2.h	407;"	d
EXTRACT_IFMT_ADDV3_VARS	sim/m32r/cpux.h	407;"	d
EXTRACT_IFMT_ADD_CODE	sim/frv/cpu.h	1605;"	d
EXTRACT_IFMT_ADD_CODE	sim/iq2000/cpu.h	181;"	d
EXTRACT_IFMT_ADD_CODE	sim/lm32/cpu.h	181;"	d
EXTRACT_IFMT_ADD_CODE	sim/m32r/cpu.h	313;"	d
EXTRACT_IFMT_ADD_CODE	sim/m32r/cpu2.h	344;"	d
EXTRACT_IFMT_ADD_CODE	sim/m32r/cpux.h	344;"	d
EXTRACT_IFMT_ADD_CODE	sim/sh64/defs-media.h	176;"	d
EXTRACT_IFMT_ADD_COMPACT_CODE	sim/sh64/defs-compact.h	153;"	d
EXTRACT_IFMT_ADD_COMPACT_VARS	sim/sh64/defs-compact.h	147;"	d
EXTRACT_IFMT_ADD_VARS	sim/frv/cpu.h	1596;"	d
EXTRACT_IFMT_ADD_VARS	sim/iq2000/cpu.h	173;"	d
EXTRACT_IFMT_ADD_VARS	sim/lm32/cpu.h	174;"	d
EXTRACT_IFMT_ADD_VARS	sim/m32r/cpu.h	307;"	d
EXTRACT_IFMT_ADD_VARS	sim/m32r/cpu2.h	338;"	d
EXTRACT_IFMT_ADD_VARS	sim/m32r/cpux.h	338;"	d
EXTRACT_IFMT_ADD_VARS	sim/sh64/defs-media.h	168;"	d
EXTRACT_IFMT_ALLOCO_CODE	sim/sh64/defs-media.h	208;"	d
EXTRACT_IFMT_ALLOCO_VARS	sim/sh64/defs-media.h	200;"	d
EXTRACT_IFMT_AND3_CODE	sim/m32r/cpu.h	342;"	d
EXTRACT_IFMT_AND3_CODE	sim/m32r/cpu2.h	373;"	d
EXTRACT_IFMT_AND3_CODE	sim/m32r/cpux.h	373;"	d
EXTRACT_IFMT_AND3_VARS	sim/m32r/cpu.h	335;"	d
EXTRACT_IFMT_AND3_VARS	sim/m32r/cpu2.h	366;"	d
EXTRACT_IFMT_AND3_VARS	sim/m32r/cpux.h	366;"	d
EXTRACT_IFMT_ANDB_COMPACT_CODE	sim/sh64/defs-compact.h	197;"	d
EXTRACT_IFMT_ANDB_COMPACT_VARS	sim/sh64/defs-compact.h	193;"	d
EXTRACT_IFMT_ANDCR_CODE	sim/frv/cpu.h	2891;"	d
EXTRACT_IFMT_ANDCR_VARS	sim/frv/cpu.h	2880;"	d
EXTRACT_IFMT_ANDHII_CODE	sim/lm32/cpu.h	221;"	d
EXTRACT_IFMT_ANDHII_VARS	sim/lm32/cpu.h	215;"	d
EXTRACT_IFMT_ANDI_CODE	sim/lm32/cpu.h	208;"	d
EXTRACT_IFMT_ANDI_COMPACT_CODE	sim/sh64/defs-compact.h	188;"	d
EXTRACT_IFMT_ANDI_COMPACT_VARS	sim/sh64/defs-compact.h	184;"	d
EXTRACT_IFMT_ANDI_VARS	sim/lm32/cpu.h	202;"	d
EXTRACT_IFMT_ANDOUI_CODE	sim/iq2000/cpu.h	402;"	d
EXTRACT_IFMT_ANDOUI_VARS	sim/iq2000/cpu.h	396;"	d
EXTRACT_IFMT_AND_COMPACT_CODE	sim/sh64/defs-compact.h	177;"	d
EXTRACT_IFMT_AND_COMPACT_VARS	sim/sh64/defs-compact.h	171;"	d
EXTRACT_IFMT_ASRQ_CODE	sim/cris/cpuv10.h	888;"	d
EXTRACT_IFMT_ASRQ_CODE	sim/cris/cpuv32.h	1031;"	d
EXTRACT_IFMT_ASRQ_VARS	sim/cris/cpuv10.h	881;"	d
EXTRACT_IFMT_ASRQ_VARS	sim/cris/cpuv32.h	1024;"	d
EXTRACT_IFMT_BAR_CODE	sim/frv/cpu.h	3184;"	d
EXTRACT_IFMT_BAR_VARS	sim/frv/cpu.h	3176;"	d
EXTRACT_IFMT_BAS_C_CODE	sim/cris/cpuv32.h	1202;"	d
EXTRACT_IFMT_BAS_C_VARS	sim/cris/cpuv32.h	1192;"	d
EXTRACT_IFMT_BA_B_CODE	sim/cris/cpuv10.h	944;"	d
EXTRACT_IFMT_BA_B_CODE	sim/cris/cpuv32.h	1102;"	d
EXTRACT_IFMT_BA_B_VARS	sim/cris/cpuv10.h	936;"	d
EXTRACT_IFMT_BA_B_VARS	sim/cris/cpuv32.h	1094;"	d
EXTRACT_IFMT_BA_W_CODE	sim/cris/cpuv10.h	989;"	d
EXTRACT_IFMT_BA_W_CODE	sim/cris/cpuv32.h	1147;"	d
EXTRACT_IFMT_BA_W_VARS	sim/cris/cpuv10.h	979;"	d
EXTRACT_IFMT_BA_W_VARS	sim/cris/cpuv32.h	1137;"	d
EXTRACT_IFMT_BBI_CODE	sim/iq2000/cpu.h	275;"	d
EXTRACT_IFMT_BBI_VARS	sim/iq2000/cpu.h	269;"	d
EXTRACT_IFMT_BBV_CODE	sim/iq2000/cpu.h	288;"	d
EXTRACT_IFMT_BBV_VARS	sim/iq2000/cpu.h	282;"	d
EXTRACT_IFMT_BC0F_CODE	sim/iq2000/cpu.h	434;"	d
EXTRACT_IFMT_BC0F_VARS	sim/iq2000/cpu.h	428;"	d
EXTRACT_IFMT_BC24_CODE	sim/m32r/cpu.h	407;"	d
EXTRACT_IFMT_BC24_CODE	sim/m32r/cpu2.h	438;"	d
EXTRACT_IFMT_BC24_CODE	sim/m32r/cpux.h	438;"	d
EXTRACT_IFMT_BC24_VARS	sim/m32r/cpu.h	402;"	d
EXTRACT_IFMT_BC24_VARS	sim/m32r/cpu2.h	433;"	d
EXTRACT_IFMT_BC24_VARS	sim/m32r/cpux.h	433;"	d
EXTRACT_IFMT_BC8_CODE	sim/m32r/cpu.h	396;"	d
EXTRACT_IFMT_BC8_CODE	sim/m32r/cpu2.h	427;"	d
EXTRACT_IFMT_BC8_CODE	sim/m32r/cpux.h	427;"	d
EXTRACT_IFMT_BC8_VARS	sim/m32r/cpu.h	391;"	d
EXTRACT_IFMT_BC8_VARS	sim/m32r/cpu2.h	422;"	d
EXTRACT_IFMT_BC8_VARS	sim/m32r/cpux.h	422;"	d
EXTRACT_IFMT_BCC_B_CODE	sim/cris/cpuv10.h	921;"	d
EXTRACT_IFMT_BCC_B_CODE	sim/cris/cpuv32.h	1079;"	d
EXTRACT_IFMT_BCC_B_VARS	sim/cris/cpuv10.h	913;"	d
EXTRACT_IFMT_BCC_B_VARS	sim/cris/cpuv32.h	1071;"	d
EXTRACT_IFMT_BCC_W_CODE	sim/cris/cpuv10.h	969;"	d
EXTRACT_IFMT_BCC_W_CODE	sim/cris/cpuv32.h	1127;"	d
EXTRACT_IFMT_BCC_W_VARS	sim/cris/cpuv10.h	959;"	d
EXTRACT_IFMT_BCC_W_VARS	sim/cris/cpuv32.h	1117;"	d
EXTRACT_IFMT_BCEQLR_CODE	sim/frv/cpu.h	2459;"	d
EXTRACT_IFMT_BCEQLR_VARS	sim/frv/cpu.h	2449;"	d
EXTRACT_IFMT_BCRALR_CODE	sim/frv/cpu.h	2438;"	d
EXTRACT_IFMT_BCRALR_VARS	sim/frv/cpu.h	2428;"	d
EXTRACT_IFMT_BCTRLR_CODE	sim/frv/cpu.h	2291;"	d
EXTRACT_IFMT_BCTRLR_VARS	sim/frv/cpu.h	2281;"	d
EXTRACT_IFMT_BDAPQPC_CODE	sim/cris/cpuv10.h	1068;"	d
EXTRACT_IFMT_BDAPQPC_VARS	sim/cris/cpuv10.h	1062;"	d
EXTRACT_IFMT_BEQI_CODE	sim/sh64/defs-media.h	248;"	d
EXTRACT_IFMT_BEQI_VARS	sim/sh64/defs-media.h	238;"	d
EXTRACT_IFMT_BEQLR_CODE	sim/frv/cpu.h	2354;"	d
EXTRACT_IFMT_BEQLR_VARS	sim/frv/cpu.h	2344;"	d
EXTRACT_IFMT_BEQZ_CODE	sim/m32r/cpu.h	435;"	d
EXTRACT_IFMT_BEQZ_CODE	sim/m32r/cpu2.h	466;"	d
EXTRACT_IFMT_BEQZ_CODE	sim/m32r/cpux.h	466;"	d
EXTRACT_IFMT_BEQZ_VARS	sim/m32r/cpu.h	428;"	d
EXTRACT_IFMT_BEQZ_VARS	sim/m32r/cpu2.h	459;"	d
EXTRACT_IFMT_BEQZ_VARS	sim/m32r/cpux.h	459;"	d
EXTRACT_IFMT_BEQ_CODE	sim/frv/cpu.h	2221;"	d
EXTRACT_IFMT_BEQ_CODE	sim/m32r/cpu.h	420;"	d
EXTRACT_IFMT_BEQ_CODE	sim/m32r/cpu2.h	451;"	d
EXTRACT_IFMT_BEQ_CODE	sim/m32r/cpux.h	451;"	d
EXTRACT_IFMT_BEQ_CODE	sim/sh64/defs-media.h	227;"	d
EXTRACT_IFMT_BEQ_VARS	sim/frv/cpu.h	2213;"	d
EXTRACT_IFMT_BEQ_VARS	sim/m32r/cpu.h	413;"	d
EXTRACT_IFMT_BEQ_VARS	sim/m32r/cpu2.h	444;"	d
EXTRACT_IFMT_BEQ_VARS	sim/m32r/cpux.h	444;"	d
EXTRACT_IFMT_BEQ_VARS	sim/sh64/defs-media.h	217;"	d
EXTRACT_IFMT_BE_CODE	sim/lm32/cpu.h	258;"	d
EXTRACT_IFMT_BE_VARS	sim/lm32/cpu.h	252;"	d
EXTRACT_IFMT_BF_COMPACT_CODE	sim/sh64/defs-compact.h	206;"	d
EXTRACT_IFMT_BF_COMPACT_VARS	sim/sh64/defs-compact.h	202;"	d
EXTRACT_IFMT_BGEZ_CODE	sim/iq2000/cpu.h	301;"	d
EXTRACT_IFMT_BGEZ_VARS	sim/iq2000/cpu.h	295;"	d
EXTRACT_IFMT_BI_CODE	sim/lm32/cpu.h	247;"	d
EXTRACT_IFMT_BI_VARS	sim/lm32/cpu.h	243;"	d
EXTRACT_IFMT_BLINK_CODE	sim/sh64/defs-media.h	268;"	d
EXTRACT_IFMT_BLINK_VARS	sim/sh64/defs-media.h	259;"	d
EXTRACT_IFMT_BNOLR_CODE	sim/frv/cpu.h	2333;"	d
EXTRACT_IFMT_BNOLR_VARS	sim/frv/cpu.h	2323;"	d
EXTRACT_IFMT_BNO_CODE	sim/frv/cpu.h	2204;"	d
EXTRACT_IFMT_BNO_VARS	sim/frv/cpu.h	2196;"	d
EXTRACT_IFMT_BRAF_COMPACT_CODE	sim/sh64/defs-compact.h	225;"	d
EXTRACT_IFMT_BRAF_COMPACT_VARS	sim/sh64/defs-compact.h	220;"	d
EXTRACT_IFMT_BRALR_CODE	sim/frv/cpu.h	2312;"	d
EXTRACT_IFMT_BRALR_VARS	sim/frv/cpu.h	2302;"	d
EXTRACT_IFMT_BRA_CODE	sim/frv/cpu.h	2187;"	d
EXTRACT_IFMT_BRA_COMPACT_CODE	sim/sh64/defs-compact.h	215;"	d
EXTRACT_IFMT_BRA_COMPACT_VARS	sim/sh64/defs-compact.h	211;"	d
EXTRACT_IFMT_BRA_VARS	sim/frv/cpu.h	2179;"	d
EXTRACT_IFMT_BREAK_CODE	sim/cris/cpuv10.h	1026;"	d
EXTRACT_IFMT_BREAK_CODE	sim/cris/cpuv32.h	1219;"	d
EXTRACT_IFMT_BREAK_CODE	sim/frv/cpu.h	2870;"	d
EXTRACT_IFMT_BREAK_CODE	sim/iq2000/cpu.h	376;"	d
EXTRACT_IFMT_BREAK_CODE	sim/lm32/cpu.h	342;"	d
EXTRACT_IFMT_BREAK_VARS	sim/cris/cpuv10.h	1019;"	d
EXTRACT_IFMT_BREAK_VARS	sim/cris/cpuv32.h	1212;"	d
EXTRACT_IFMT_BREAK_VARS	sim/frv/cpu.h	2861;"	d
EXTRACT_IFMT_BREAK_VARS	sim/iq2000/cpu.h	368;"	d
EXTRACT_IFMT_BREAK_VARS	sim/lm32/cpu.h	338;"	d
EXTRACT_IFMT_BRK_CODE	sim/sh64/defs-media.h	286;"	d
EXTRACT_IFMT_BRK_COMPACT_CODE	sim/sh64/defs-compact.h	234;"	d
EXTRACT_IFMT_BRK_COMPACT_VARS	sim/sh64/defs-compact.h	231;"	d
EXTRACT_IFMT_BRK_VARS	sim/sh64/defs-media.h	278;"	d
EXTRACT_IFMT_BSET_CODE	sim/m32r/cpu.h	665;"	d
EXTRACT_IFMT_BSET_CODE	sim/m32r/cpu2.h	762;"	d
EXTRACT_IFMT_BSET_CODE	sim/m32r/cpux.h	762;"	d
EXTRACT_IFMT_BSET_VARS	sim/m32r/cpu.h	657;"	d
EXTRACT_IFMT_BSET_VARS	sim/m32r/cpu2.h	754;"	d
EXTRACT_IFMT_BSET_VARS	sim/m32r/cpux.h	754;"	d
EXTRACT_IFMT_BTST_CODE	sim/m32r/cpu.h	681;"	d
EXTRACT_IFMT_BTST_CODE	sim/m32r/cpu2.h	778;"	d
EXTRACT_IFMT_BTST_CODE	sim/m32r/cpux.h	778;"	d
EXTRACT_IFMT_BTST_VARS	sim/m32r/cpu.h	674;"	d
EXTRACT_IFMT_BTST_VARS	sim/m32r/cpu2.h	771;"	d
EXTRACT_IFMT_BTST_VARS	sim/m32r/cpux.h	771;"	d
EXTRACT_IFMT_BYTEREV_CODE	sim/sh64/defs-media.h	303;"	d
EXTRACT_IFMT_BYTEREV_VARS	sim/sh64/defs-media.h	295;"	d
EXTRACT_IFMT_B_CODE	sim/lm32/cpu.h	235;"	d
EXTRACT_IFMT_B_VARS	sim/lm32/cpu.h	228;"	d
EXTRACT_IFMT_CADD_CODE	sim/frv/cpu.h	1714;"	d
EXTRACT_IFMT_CADD_VARS	sim/frv/cpu.h	1704;"	d
EXTRACT_IFMT_CALLIL_CODE	sim/frv/cpu.h	2575;"	d
EXTRACT_IFMT_CALLIL_VARS	sim/frv/cpu.h	2567;"	d
EXTRACT_IFMT_CALLL_CODE	sim/frv/cpu.h	2540;"	d
EXTRACT_IFMT_CALLL_VARS	sim/frv/cpu.h	2531;"	d
EXTRACT_IFMT_CALL_CODE	sim/frv/cpu.h	2591;"	d
EXTRACT_IFMT_CALL_VARS	sim/frv/cpu.h	2584;"	d
EXTRACT_IFMT_CCALLL_CODE	sim/frv/cpu.h	3109;"	d
EXTRACT_IFMT_CCALLL_VARS	sim/frv/cpu.h	3098;"	d
EXTRACT_IFMT_CCKEQ_CODE	sim/frv/cpu.h	3012;"	d
EXTRACT_IFMT_CCKEQ_VARS	sim/frv/cpu.h	3000;"	d
EXTRACT_IFMT_CCKRA_CODE	sim/frv/cpu.h	2987;"	d
EXTRACT_IFMT_CCKRA_VARS	sim/frv/cpu.h	2975;"	d
EXTRACT_IFMT_CFADDS_CODE	sim/frv/cpu.h	3497;"	d
EXTRACT_IFMT_CFADDS_VARS	sim/frv/cpu.h	3487;"	d
EXTRACT_IFMT_CFC0_CODE	sim/iq2000/cpu.h	448;"	d
EXTRACT_IFMT_CFC0_VARS	sim/iq2000/cpu.h	441;"	d
EXTRACT_IFMT_CFCKNE_CODE	sim/frv/cpu.h	3062;"	d
EXTRACT_IFMT_CFCKNE_VARS	sim/frv/cpu.h	3050;"	d
EXTRACT_IFMT_CFCKRA_CODE	sim/frv/cpu.h	3037;"	d
EXTRACT_IFMT_CFCKRA_VARS	sim/frv/cpu.h	3025;"	d
EXTRACT_IFMT_CFCMPS_CODE	sim/frv/cpu.h	3557;"	d
EXTRACT_IFMT_CFCMPS_VARS	sim/frv/cpu.h	3546;"	d
EXTRACT_IFMT_CFITOS_CODE	sim/frv/cpu.h	3366;"	d
EXTRACT_IFMT_CFITOS_VARS	sim/frv/cpu.h	3356;"	d
EXTRACT_IFMT_CFMOVS_CODE	sim/frv/cpu.h	3442;"	d
EXTRACT_IFMT_CFMOVS_VARS	sim/frv/cpu.h	3432;"	d
EXTRACT_IFMT_CFSTOI_CODE	sim/frv/cpu.h	3387;"	d
EXTRACT_IFMT_CFSTOI_VARS	sim/frv/cpu.h	3377;"	d
EXTRACT_IFMT_CHKHDR_CODE	sim/iq2000/cpu.h	464;"	d
EXTRACT_IFMT_CHKHDR_VARS	sim/iq2000/cpu.h	456;"	d
EXTRACT_IFMT_CJMPL_CODE	sim/frv/cpu.h	3086;"	d
EXTRACT_IFMT_CJMPL_VARS	sim/frv/cpu.h	3075;"	d
EXTRACT_IFMT_CKEQ_CODE	sim/frv/cpu.h	2949;"	d
EXTRACT_IFMT_CKEQ_VARS	sim/frv/cpu.h	2941;"	d
EXTRACT_IFMT_CKRA_CODE	sim/frv/cpu.h	2932;"	d
EXTRACT_IFMT_CKRA_VARS	sim/frv/cpu.h	2924;"	d
EXTRACT_IFMT_CLDBF_CODE	sim/frv/cpu.h	2088;"	d
EXTRACT_IFMT_CLDBF_VARS	sim/frv/cpu.h	2078;"	d
EXTRACT_IFMT_CLDDF_CODE	sim/frv/cpu.h	2109;"	d
EXTRACT_IFMT_CLDDF_VARS	sim/frv/cpu.h	2099;"	d
EXTRACT_IFMT_CLRFR_CODE	sim/frv/cpu.h	3279;"	d
EXTRACT_IFMT_CLRFR_VARS	sim/frv/cpu.h	3271;"	d
EXTRACT_IFMT_CLRGR_CODE	sim/frv/cpu.h	3262;"	d
EXTRACT_IFMT_CLRGR_VARS	sim/frv/cpu.h	3254;"	d
EXTRACT_IFMT_CLRPSW_CODE	sim/m32r/cpu.h	651;"	d
EXTRACT_IFMT_CLRPSW_CODE	sim/m32r/cpu2.h	748;"	d
EXTRACT_IFMT_CLRPSW_CODE	sim/m32r/cpux.h	748;"	d
EXTRACT_IFMT_CLRPSW_VARS	sim/m32r/cpu.h	646;"	d
EXTRACT_IFMT_CLRPSW_VARS	sim/m32r/cpu2.h	743;"	d
EXTRACT_IFMT_CLRPSW_VARS	sim/m32r/cpux.h	743;"	d
EXTRACT_IFMT_CMAND_CODE	sim/frv/cpu.h	3716;"	d
EXTRACT_IFMT_CMAND_VARS	sim/frv/cpu.h	3706;"	d
EXTRACT_IFMT_CMBTOHE_CODE	sim/frv/cpu.h	4289;"	d
EXTRACT_IFMT_CMBTOHE_VARS	sim/frv/cpu.h	4279;"	d
EXTRACT_IFMT_CMBTOH_CODE	sim/frv/cpu.h	4230;"	d
EXTRACT_IFMT_CMBTOH_VARS	sim/frv/cpu.h	4220;"	d
EXTRACT_IFMT_CMEXPDHD_CODE	sim/frv/cpu.h	4158;"	d
EXTRACT_IFMT_CMEXPDHD_VARS	sim/frv/cpu.h	4148;"	d
EXTRACT_IFMT_CMEXPDHW_CODE	sim/frv/cpu.h	4120;"	d
EXTRACT_IFMT_CMEXPDHW_VARS	sim/frv/cpu.h	4110;"	d
EXTRACT_IFMT_CMHTOB_CODE	sim/frv/cpu.h	4268;"	d
EXTRACT_IFMT_CMHTOB_VARS	sim/frv/cpu.h	4258;"	d
EXTRACT_IFMT_CMMACHU_CODE	sim/frv/cpu.h	4061;"	d
EXTRACT_IFMT_CMMACHU_VARS	sim/frv/cpu.h	4051;"	d
EXTRACT_IFMT_CMMULHS_CODE	sim/frv/cpu.h	3985;"	d
EXTRACT_IFMT_CMMULHS_VARS	sim/frv/cpu.h	3975;"	d
EXTRACT_IFMT_CMNOT_CODE	sim/frv/cpu.h	3754;"	d
EXTRACT_IFMT_CMNOT_VARS	sim/frv/cpu.h	3744;"	d
EXTRACT_IFMT_CMOVGF_CODE	sim/frv/cpu.h	2147;"	d
EXTRACT_IFMT_CMOVGF_VARS	sim/frv/cpu.h	2137;"	d
EXTRACT_IFMT_CMPB_CODE	sim/frv/cpu.h	1878;"	d
EXTRACT_IFMT_CMPB_VARS	sim/frv/cpu.h	1869;"	d
EXTRACT_IFMT_CMPI_CODE	sim/m32r/cpu.h	463;"	d
EXTRACT_IFMT_CMPI_CODE	sim/m32r/cpu2.h	494;"	d
EXTRACT_IFMT_CMPI_CODE	sim/m32r/cpux.h	494;"	d
EXTRACT_IFMT_CMPI_VARS	sim/m32r/cpu.h	456;"	d
EXTRACT_IFMT_CMPI_VARS	sim/m32r/cpu2.h	487;"	d
EXTRACT_IFMT_CMPI_VARS	sim/m32r/cpux.h	487;"	d
EXTRACT_IFMT_CMPZ_CODE	sim/m32r/cpu2.h	508;"	d
EXTRACT_IFMT_CMPZ_CODE	sim/m32r/cpux.h	508;"	d
EXTRACT_IFMT_CMPZ_VARS	sim/m32r/cpu2.h	502;"	d
EXTRACT_IFMT_CMPZ_VARS	sim/m32r/cpux.h	502;"	d
EXTRACT_IFMT_CMP_CODE	sim/m32r/cpu.h	449;"	d
EXTRACT_IFMT_CMP_CODE	sim/m32r/cpu2.h	480;"	d
EXTRACT_IFMT_CMP_CODE	sim/m32r/cpux.h	480;"	d
EXTRACT_IFMT_CMP_M_B_M_CODE	sim/cris/cpuv10.h	721;"	d
EXTRACT_IFMT_CMP_M_B_M_CODE	sim/cris/cpuv32.h	834;"	d
EXTRACT_IFMT_CMP_M_B_M_VARS	sim/cris/cpuv10.h	713;"	d
EXTRACT_IFMT_CMP_M_B_M_VARS	sim/cris/cpuv32.h	826;"	d
EXTRACT_IFMT_CMP_VARS	sim/m32r/cpu.h	443;"	d
EXTRACT_IFMT_CMP_VARS	sim/m32r/cpu2.h	474;"	d
EXTRACT_IFMT_CMP_VARS	sim/m32r/cpux.h	474;"	d
EXTRACT_IFMT_CMQADDHSS_CODE	sim/frv/cpu.h	3913;"	d
EXTRACT_IFMT_CMQADDHSS_VARS	sim/frv/cpu.h	3903;"	d
EXTRACT_IFMT_CMQMACHU_CODE	sim/frv/cpu.h	4099;"	d
EXTRACT_IFMT_CMQMACHU_VARS	sim/frv/cpu.h	4089;"	d
EXTRACT_IFMT_CMQMULHS_CODE	sim/frv/cpu.h	4023;"	d
EXTRACT_IFMT_CMQMULHS_VARS	sim/frv/cpu.h	4013;"	d
EXTRACT_IFMT_CNOT_CODE	sim/frv/cpu.h	1735;"	d
EXTRACT_IFMT_CNOT_VARS	sim/frv/cpu.h	1725;"	d
EXTRACT_IFMT_COP1_CODE	sim/frv/cpu.h	3245;"	d
EXTRACT_IFMT_COP1_VARS	sim/frv/cpu.h	3237;"	d
EXTRACT_IFMT_CSMUL_CODE	sim/frv/cpu.h	1756;"	d
EXTRACT_IFMT_CSMUL_VARS	sim/frv/cpu.h	1746;"	d
EXTRACT_IFMT_DIV_CODE	sim/m32r/cpu.h	478;"	d
EXTRACT_IFMT_DIV_CODE	sim/m32r/cpu2.h	522;"	d
EXTRACT_IFMT_DIV_CODE	sim/m32r/cpux.h	522;"	d
EXTRACT_IFMT_DIV_VARS	sim/m32r/cpu.h	471;"	d
EXTRACT_IFMT_DIV_VARS	sim/m32r/cpu2.h	515;"	d
EXTRACT_IFMT_DIV_VARS	sim/m32r/cpux.h	515;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/cris/cpuv10.h	539;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/cris/cpuv32.h	682;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/frv/cpu.h	1593;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/iq2000/cpu.h	170;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/lm32/cpu.h	171;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/m32r/cpu.h	304;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/m32r/cpu2.h	335;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/m32r/cpux.h	335;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/or1k/cpu.h	4605;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/sh64/defs-compact.h	144;"	d
EXTRACT_IFMT_EMPTY_CODE	sim/sh64/defs-media.h	165;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/cris/cpuv10.h	537;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/cris/cpuv32.h	680;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/frv/cpu.h	1591;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/iq2000/cpu.h	168;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/lm32/cpu.h	169;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/m32r/cpu.h	302;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/m32r/cpu2.h	333;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/m32r/cpux.h	333;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/or1k/cpu.h	4603;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/sh64/defs-compact.h	142;"	d
EXTRACT_IFMT_EMPTY_VARS	sim/sh64/defs-media.h	163;"	d
EXTRACT_IFMT_FABSD_CODE	sim/sh64/defs-media.h	321;"	d
EXTRACT_IFMT_FABSD_VARS	sim/sh64/defs-media.h	312;"	d
EXTRACT_IFMT_FABSS_CODE	sim/sh64/defs-media.h	340;"	d
EXTRACT_IFMT_FABSS_VARS	sim/sh64/defs-media.h	331;"	d
EXTRACT_IFMT_FABS_COMPACT_CODE	sim/sh64/defs-compact.h	243;"	d
EXTRACT_IFMT_FABS_COMPACT_VARS	sim/sh64/defs-compact.h	238;"	d
EXTRACT_IFMT_FADDD_CODE	sim/frv/cpu.h	3478;"	d
EXTRACT_IFMT_FADDD_CODE	sim/sh64/defs-media.h	358;"	d
EXTRACT_IFMT_FADDD_VARS	sim/frv/cpu.h	3470;"	d
EXTRACT_IFMT_FADDD_VARS	sim/sh64/defs-media.h	350;"	d
EXTRACT_IFMT_FADDS_CODE	sim/frv/cpu.h	3461;"	d
EXTRACT_IFMT_FADDS_CODE	sim/sh64/defs-media.h	375;"	d
EXTRACT_IFMT_FADDS_VARS	sim/frv/cpu.h	3453;"	d
EXTRACT_IFMT_FADDS_VARS	sim/sh64/defs-media.h	367;"	d
EXTRACT_IFMT_FADD_COMPACT_CODE	sim/sh64/defs-compact.h	255;"	d
EXTRACT_IFMT_FADD_COMPACT_VARS	sim/sh64/defs-compact.h	249;"	d
EXTRACT_IFMT_FBEQLR_CODE	sim/frv/cpu.h	2417;"	d
EXTRACT_IFMT_FBEQLR_VARS	sim/frv/cpu.h	2407;"	d
EXTRACT_IFMT_FBNE_CODE	sim/frv/cpu.h	2272;"	d
EXTRACT_IFMT_FBNE_VARS	sim/frv/cpu.h	2264;"	d
EXTRACT_IFMT_FBNOLR_CODE	sim/frv/cpu.h	2396;"	d
EXTRACT_IFMT_FBNOLR_VARS	sim/frv/cpu.h	2386;"	d
EXTRACT_IFMT_FBNO_CODE	sim/frv/cpu.h	2255;"	d
EXTRACT_IFMT_FBNO_VARS	sim/frv/cpu.h	2247;"	d
EXTRACT_IFMT_FBRALR_CODE	sim/frv/cpu.h	2375;"	d
EXTRACT_IFMT_FBRALR_VARS	sim/frv/cpu.h	2365;"	d
EXTRACT_IFMT_FBRA_CODE	sim/frv/cpu.h	2238;"	d
EXTRACT_IFMT_FBRA_VARS	sim/frv/cpu.h	2230;"	d
EXTRACT_IFMT_FCBEQLR_CODE	sim/frv/cpu.h	2501;"	d
EXTRACT_IFMT_FCBEQLR_VARS	sim/frv/cpu.h	2491;"	d
EXTRACT_IFMT_FCBRALR_CODE	sim/frv/cpu.h	2480;"	d
EXTRACT_IFMT_FCBRALR_VARS	sim/frv/cpu.h	2470;"	d
EXTRACT_IFMT_FCKRA_CODE	sim/frv/cpu.h	2966;"	d
EXTRACT_IFMT_FCKRA_VARS	sim/frv/cpu.h	2958;"	d
EXTRACT_IFMT_FCMPD_CODE	sim/frv/cpu.h	3536;"	d
EXTRACT_IFMT_FCMPD_VARS	sim/frv/cpu.h	3527;"	d
EXTRACT_IFMT_FCMPEQD_CODE	sim/sh64/defs-media.h	392;"	d
EXTRACT_IFMT_FCMPEQD_VARS	sim/sh64/defs-media.h	384;"	d
EXTRACT_IFMT_FCMPEQS_CODE	sim/sh64/defs-media.h	409;"	d
EXTRACT_IFMT_FCMPEQS_VARS	sim/sh64/defs-media.h	401;"	d
EXTRACT_IFMT_FCMPS_CODE	sim/frv/cpu.h	3517;"	d
EXTRACT_IFMT_FCMPS_VARS	sim/frv/cpu.h	3508;"	d
EXTRACT_IFMT_FCNVDS_CODE	sim/sh64/defs-media.h	427;"	d
EXTRACT_IFMT_FCNVDS_COMPACT_CODE	sim/sh64/defs-compact.h	268;"	d
EXTRACT_IFMT_FCNVDS_COMPACT_VARS	sim/sh64/defs-compact.h	262;"	d
EXTRACT_IFMT_FCNVDS_VARS	sim/sh64/defs-media.h	418;"	d
EXTRACT_IFMT_FCNVSD_CODE	sim/sh64/defs-media.h	446;"	d
EXTRACT_IFMT_FCNVSD_VARS	sim/sh64/defs-media.h	437;"	d
EXTRACT_IFMT_FDTOI_CODE	sim/frv/cpu.h	3347;"	d
EXTRACT_IFMT_FDTOI_VARS	sim/frv/cpu.h	3339;"	d
EXTRACT_IFMT_FGETSCR_CODE	sim/sh64/defs-media.h	464;"	d
EXTRACT_IFMT_FGETSCR_VARS	sim/sh64/defs-media.h	456;"	d
EXTRACT_IFMT_FIDXI_CODE	sim/cris/cpuv32.h	1262;"	d
EXTRACT_IFMT_FIDXI_VARS	sim/cris/cpuv32.h	1255;"	d
EXTRACT_IFMT_FIPRS_CODE	sim/sh64/defs-media.h	481;"	d
EXTRACT_IFMT_FIPRS_VARS	sim/sh64/defs-media.h	473;"	d
EXTRACT_IFMT_FIPR_COMPACT_CODE	sim/sh64/defs-compact.h	281;"	d
EXTRACT_IFMT_FIPR_COMPACT_VARS	sim/sh64/defs-compact.h	275;"	d
EXTRACT_IFMT_FITOD_CODE	sim/frv/cpu.h	3330;"	d
EXTRACT_IFMT_FITOD_VARS	sim/frv/cpu.h	3322;"	d
EXTRACT_IFMT_FITOS_CODE	sim/frv/cpu.h	3296;"	d
EXTRACT_IFMT_FITOS_VARS	sim/frv/cpu.h	3288;"	d
EXTRACT_IFMT_FLDD_CODE	sim/sh64/defs-media.h	497;"	d
EXTRACT_IFMT_FLDD_VARS	sim/sh64/defs-media.h	490;"	d
EXTRACT_IFMT_FLDP_CODE	sim/sh64/defs-media.h	512;"	d
EXTRACT_IFMT_FLDP_VARS	sim/sh64/defs-media.h	505;"	d
EXTRACT_IFMT_FLDS_CODE	sim/sh64/defs-media.h	527;"	d
EXTRACT_IFMT_FLDS_COMPACT_CODE	sim/sh64/defs-compact.h	293;"	d
EXTRACT_IFMT_FLDS_COMPACT_VARS	sim/sh64/defs-compact.h	288;"	d
EXTRACT_IFMT_FLDS_VARS	sim/sh64/defs-media.h	520;"	d
EXTRACT_IFMT_FLDXD_CODE	sim/sh64/defs-media.h	543;"	d
EXTRACT_IFMT_FLDXD_VARS	sim/sh64/defs-media.h	535;"	d
EXTRACT_IFMT_FLDXP_CODE	sim/sh64/defs-media.h	560;"	d
EXTRACT_IFMT_FLDXP_VARS	sim/sh64/defs-media.h	552;"	d
EXTRACT_IFMT_FMAC_COMPACT_CODE	sim/sh64/defs-compact.h	305;"	d
EXTRACT_IFMT_FMAC_COMPACT_VARS	sim/sh64/defs-compact.h	299;"	d
EXTRACT_IFMT_FMOV1_COMPACT_CODE	sim/sh64/defs-compact.h	318;"	d
EXTRACT_IFMT_FMOV1_COMPACT_VARS	sim/sh64/defs-compact.h	312;"	d
EXTRACT_IFMT_FMOV2_COMPACT_CODE	sim/sh64/defs-compact.h	331;"	d
EXTRACT_IFMT_FMOV2_COMPACT_VARS	sim/sh64/defs-compact.h	325;"	d
EXTRACT_IFMT_FMOV5_COMPACT_CODE	sim/sh64/defs-compact.h	344;"	d
EXTRACT_IFMT_FMOV5_COMPACT_VARS	sim/sh64/defs-compact.h	338;"	d
EXTRACT_IFMT_FMOV8_COMPACT_CODE	sim/sh64/defs-compact.h	360;"	d
EXTRACT_IFMT_FMOV8_COMPACT_VARS	sim/sh64/defs-compact.h	351;"	d
EXTRACT_IFMT_FMOV9_COMPACT_CODE	sim/sh64/defs-compact.h	379;"	d
EXTRACT_IFMT_FMOV9_COMPACT_VARS	sim/sh64/defs-compact.h	370;"	d
EXTRACT_IFMT_FMOVDQ_CODE	sim/sh64/defs-media.h	578;"	d
EXTRACT_IFMT_FMOVDQ_VARS	sim/sh64/defs-media.h	569;"	d
EXTRACT_IFMT_FMOVD_CODE	sim/frv/cpu.h	3423;"	d
EXTRACT_IFMT_FMOVD_VARS	sim/frv/cpu.h	3415;"	d
EXTRACT_IFMT_FMOVLS_CODE	sim/sh64/defs-media.h	596;"	d
EXTRACT_IFMT_FMOVLS_VARS	sim/sh64/defs-media.h	588;"	d
EXTRACT_IFMT_FMOVSL_CODE	sim/sh64/defs-media.h	614;"	d
EXTRACT_IFMT_FMOVSL_VARS	sim/sh64/defs-media.h	605;"	d
EXTRACT_IFMT_FMOVS_CODE	sim/frv/cpu.h	3406;"	d
EXTRACT_IFMT_FMOVS_VARS	sim/frv/cpu.h	3398;"	d
EXTRACT_IFMT_FNOP_CODE	sim/frv/cpu.h	4414;"	d
EXTRACT_IFMT_FNOP_VARS	sim/frv/cpu.h	4406;"	d
EXTRACT_IFMT_FPUTSCR_CODE	sim/sh64/defs-media.h	633;"	d
EXTRACT_IFMT_FPUTSCR_VARS	sim/sh64/defs-media.h	624;"	d
EXTRACT_IFMT_FSTOI_CODE	sim/frv/cpu.h	3313;"	d
EXTRACT_IFMT_FSTOI_VARS	sim/frv/cpu.h	3305;"	d
EXTRACT_IFMT_FSTXD_CODE	sim/sh64/defs-media.h	651;"	d
EXTRACT_IFMT_FSTXD_VARS	sim/sh64/defs-media.h	643;"	d
EXTRACT_IFMT_FTINE_CODE	sim/frv/cpu.h	2852;"	d
EXTRACT_IFMT_FTINE_VARS	sim/frv/cpu.h	2844;"	d
EXTRACT_IFMT_FTINO_CODE	sim/frv/cpu.h	2835;"	d
EXTRACT_IFMT_FTINO_VARS	sim/frv/cpu.h	2827;"	d
EXTRACT_IFMT_FTIRA_CODE	sim/frv/cpu.h	2818;"	d
EXTRACT_IFMT_FTIRA_VARS	sim/frv/cpu.h	2810;"	d
EXTRACT_IFMT_FTNE_CODE	sim/frv/cpu.h	2748;"	d
EXTRACT_IFMT_FTNE_VARS	sim/frv/cpu.h	2738;"	d
EXTRACT_IFMT_FTNO_CODE	sim/frv/cpu.h	2727;"	d
EXTRACT_IFMT_FTNO_VARS	sim/frv/cpu.h	2717;"	d
EXTRACT_IFMT_FTRA_CODE	sim/frv/cpu.h	2706;"	d
EXTRACT_IFMT_FTRA_VARS	sim/frv/cpu.h	2696;"	d
EXTRACT_IFMT_FTRVS_CODE	sim/sh64/defs-media.h	668;"	d
EXTRACT_IFMT_FTRVS_VARS	sim/sh64/defs-media.h	660;"	d
EXTRACT_IFMT_FTRV_COMPACT_CODE	sim/sh64/defs-compact.h	394;"	d
EXTRACT_IFMT_FTRV_COMPACT_VARS	sim/sh64/defs-compact.h	389;"	d
EXTRACT_IFMT_GETCFG_CODE	sim/sh64/defs-media.h	685;"	d
EXTRACT_IFMT_GETCFG_VARS	sim/sh64/defs-media.h	677;"	d
EXTRACT_IFMT_GETCON_CODE	sim/sh64/defs-media.h	702;"	d
EXTRACT_IFMT_GETCON_VARS	sim/sh64/defs-media.h	694;"	d
EXTRACT_IFMT_ICEI_CODE	sim/frv/cpu.h	3130;"	d
EXTRACT_IFMT_ICEI_VARS	sim/frv/cpu.h	3121;"	d
EXTRACT_IFMT_ICPL_CODE	sim/frv/cpu.h	3149;"	d
EXTRACT_IFMT_ICPL_VARS	sim/frv/cpu.h	3140;"	d
EXTRACT_IFMT_ICUL_CODE	sim/frv/cpu.h	3167;"	d
EXTRACT_IFMT_ICUL_VARS	sim/frv/cpu.h	3159;"	d
EXTRACT_IFMT_JALR_CODE	sim/iq2000/cpu.h	316;"	d
EXTRACT_IFMT_JALR_VARS	sim/iq2000/cpu.h	308;"	d
EXTRACT_IFMT_JAS_C_CODE	sim/cris/cpuv32.h	1167;"	d
EXTRACT_IFMT_JAS_C_VARS	sim/cris/cpuv32.h	1157;"	d
EXTRACT_IFMT_JC_CODE	sim/m32r/cpu2.h	536;"	d
EXTRACT_IFMT_JC_CODE	sim/m32r/cpux.h	536;"	d
EXTRACT_IFMT_JC_VARS	sim/m32r/cpu2.h	530;"	d
EXTRACT_IFMT_JC_VARS	sim/m32r/cpux.h	530;"	d
EXTRACT_IFMT_JL_CODE	sim/m32r/cpu.h	492;"	d
EXTRACT_IFMT_JL_VARS	sim/m32r/cpu.h	486;"	d
EXTRACT_IFMT_JMPIL_CODE	sim/frv/cpu.h	2558;"	d
EXTRACT_IFMT_JMPIL_VARS	sim/frv/cpu.h	2550;"	d
EXTRACT_IFMT_JMPL_CODE	sim/frv/cpu.h	2521;"	d
EXTRACT_IFMT_JMPL_VARS	sim/frv/cpu.h	2512;"	d
EXTRACT_IFMT_JR_CODE	sim/iq2000/cpu.h	333;"	d
EXTRACT_IFMT_JR_VARS	sim/iq2000/cpu.h	325;"	d
EXTRACT_IFMT_JUMP_C_CODE	sim/cris/cpuv10.h	1009;"	d
EXTRACT_IFMT_JUMP_C_VARS	sim/cris/cpuv10.h	999;"	d
EXTRACT_IFMT_JUMP_P_CODE	sim/cris/cpuv32.h	1184;"	d
EXTRACT_IFMT_JUMP_P_VARS	sim/cris/cpuv32.h	1177;"	d
EXTRACT_IFMT_J_CODE	sim/iq2000/cpu.h	523;"	d
EXTRACT_IFMT_J_VARS	sim/iq2000/cpu.h	518;"	d
EXTRACT_IFMT_LAPCQ_CODE	sim/cris/cpuv32.h	984;"	d
EXTRACT_IFMT_LAPCQ_VARS	sim/cris/cpuv32.h	977;"	d
EXTRACT_IFMT_LAPC_D_CODE	sim/cris/cpuv32.h	967;"	d
EXTRACT_IFMT_LAPC_D_VARS	sim/cris/cpuv32.h	957;"	d
EXTRACT_IFMT_LB_CODE	sim/iq2000/cpu.h	348;"	d
EXTRACT_IFMT_LB_VARS	sim/iq2000/cpu.h	342;"	d
EXTRACT_IFMT_LD24_CODE	sim/m32r/cpu.h	504;"	d
EXTRACT_IFMT_LD24_CODE	sim/m32r/cpu2.h	548;"	d
EXTRACT_IFMT_LD24_CODE	sim/m32r/cpux.h	548;"	d
EXTRACT_IFMT_LD24_VARS	sim/m32r/cpu.h	499;"	d
EXTRACT_IFMT_LD24_VARS	sim/m32r/cpu2.h	543;"	d
EXTRACT_IFMT_LD24_VARS	sim/m32r/cpux.h	543;"	d
EXTRACT_IFMT_LDBFI_CODE	sim/frv/cpu.h	2040;"	d
EXTRACT_IFMT_LDBFI_VARS	sim/frv/cpu.h	2033;"	d
EXTRACT_IFMT_LDBF_CODE	sim/frv/cpu.h	1941;"	d
EXTRACT_IFMT_LDBF_VARS	sim/frv/cpu.h	1933;"	d
EXTRACT_IFMT_LDC_CODE	sim/frv/cpu.h	1958;"	d
EXTRACT_IFMT_LDC_VARS	sim/frv/cpu.h	1950;"	d
EXTRACT_IFMT_LDDC_CODE	sim/frv/cpu.h	2009;"	d
EXTRACT_IFMT_LDDC_VARS	sim/frv/cpu.h	2001;"	d
EXTRACT_IFMT_LDDFI_CODE	sim/frv/cpu.h	2070;"	d
EXTRACT_IFMT_LDDFI_VARS	sim/frv/cpu.h	2063;"	d
EXTRACT_IFMT_LDDF_CODE	sim/frv/cpu.h	1992;"	d
EXTRACT_IFMT_LDDF_VARS	sim/frv/cpu.h	1984;"	d
EXTRACT_IFMT_LDDI_CODE	sim/frv/cpu.h	2055;"	d
EXTRACT_IFMT_LDDI_VARS	sim/frv/cpu.h	2048;"	d
EXTRACT_IFMT_LDD_CODE	sim/frv/cpu.h	1975;"	d
EXTRACT_IFMT_LDD_VARS	sim/frv/cpu.h	1967;"	d
EXTRACT_IFMT_LDI16_CODE	sim/m32r/cpu.h	517;"	d
EXTRACT_IFMT_LDI16_CODE	sim/m32r/cpu2.h	561;"	d
EXTRACT_IFMT_LDI16_CODE	sim/m32r/cpux.h	561;"	d
EXTRACT_IFMT_LDI16_VARS	sim/m32r/cpu.h	510;"	d
EXTRACT_IFMT_LDI16_VARS	sim/m32r/cpu2.h	554;"	d
EXTRACT_IFMT_LDI16_VARS	sim/m32r/cpux.h	554;"	d
EXTRACT_IFMT_LDL_CODE	sim/sh64/defs-media.h	718;"	d
EXTRACT_IFMT_LDL_VARS	sim/sh64/defs-media.h	711;"	d
EXTRACT_IFMT_LDQ_CODE	sim/sh64/defs-media.h	733;"	d
EXTRACT_IFMT_LDQ_VARS	sim/sh64/defs-media.h	726;"	d
EXTRACT_IFMT_LDSBI_CODE	sim/frv/cpu.h	2025;"	d
EXTRACT_IFMT_LDSBI_VARS	sim/frv/cpu.h	2018;"	d
EXTRACT_IFMT_LF_ADD_S_CODE	sim/or1k/cpu.h	4940;"	d
EXTRACT_IFMT_LF_ADD_S_VARS	sim/or1k/cpu.h	4932;"	d
EXTRACT_IFMT_LF_CUST1_S_CODE	sim/or1k/cpu.h	5008;"	d
EXTRACT_IFMT_LF_CUST1_S_VARS	sim/or1k/cpu.h	5000;"	d
EXTRACT_IFMT_LF_EQ_S_CODE	sim/or1k/cpu.h	4991;"	d
EXTRACT_IFMT_LF_EQ_S_VARS	sim/or1k/cpu.h	4983;"	d
EXTRACT_IFMT_LF_FTOI_S_CODE	sim/or1k/cpu.h	4974;"	d
EXTRACT_IFMT_LF_FTOI_S_VARS	sim/or1k/cpu.h	4966;"	d
EXTRACT_IFMT_LF_ITOF_S_CODE	sim/or1k/cpu.h	4957;"	d
EXTRACT_IFMT_LF_ITOF_S_VARS	sim/or1k/cpu.h	4949;"	d
EXTRACT_IFMT_LRAI_CODE	sim/frv/cpu.h	3204;"	d
EXTRACT_IFMT_LRAI_VARS	sim/frv/cpu.h	3193;"	d
EXTRACT_IFMT_LUI_CODE	sim/iq2000/cpu.h	361;"	d
EXTRACT_IFMT_LUI_VARS	sim/iq2000/cpu.h	355;"	d
EXTRACT_IFMT_LULCK_CODE	sim/iq2000/cpu.h	481;"	d
EXTRACT_IFMT_LULCK_VARS	sim/iq2000/cpu.h	473;"	d
EXTRACT_IFMT_L_AND_CODE	sim/or1k/cpu.h	4825;"	d
EXTRACT_IFMT_L_AND_VARS	sim/or1k/cpu.h	4817;"	d
EXTRACT_IFMT_L_CMOV_CODE	sim/or1k/cpu.h	4863;"	d
EXTRACT_IFMT_L_CMOV_VARS	sim/or1k/cpu.h	4853;"	d
EXTRACT_IFMT_L_EXTHS_CODE	sim/or1k/cpu.h	4843;"	d
EXTRACT_IFMT_L_EXTHS_VARS	sim/or1k/cpu.h	4834;"	d
EXTRACT_IFMT_L_JR_CODE	sim/or1k/cpu.h	4623;"	d
EXTRACT_IFMT_L_JR_VARS	sim/or1k/cpu.h	4617;"	d
EXTRACT_IFMT_L_J_CODE	sim/or1k/cpu.h	4612;"	d
EXTRACT_IFMT_L_J_VARS	sim/or1k/cpu.h	4608;"	d
EXTRACT_IFMT_L_LWZ_CODE	sim/or1k/cpu.h	4742;"	d
EXTRACT_IFMT_L_LWZ_VARS	sim/or1k/cpu.h	4736;"	d
EXTRACT_IFMT_L_MACI_CODE	sim/or1k/cpu.h	4925;"	d
EXTRACT_IFMT_L_MACI_VARS	sim/or1k/cpu.h	4919;"	d
EXTRACT_IFMT_L_MACRC_CODE	sim/or1k/cpu.h	4698;"	d
EXTRACT_IFMT_L_MACRC_VARS	sim/or1k/cpu.h	4691;"	d
EXTRACT_IFMT_L_MAC_CODE	sim/or1k/cpu.h	4910;"	d
EXTRACT_IFMT_L_MAC_VARS	sim/or1k/cpu.h	4902;"	d
EXTRACT_IFMT_L_MFSPR_CODE	sim/or1k/cpu.h	4712;"	d
EXTRACT_IFMT_L_MFSPR_VARS	sim/or1k/cpu.h	4706;"	d
EXTRACT_IFMT_L_MOVHI_CODE	sim/or1k/cpu.h	4683;"	d
EXTRACT_IFMT_L_MOVHI_VARS	sim/or1k/cpu.h	4676;"	d
EXTRACT_IFMT_L_MSYNC_CODE	sim/or1k/cpu.h	4648;"	d
EXTRACT_IFMT_L_MSYNC_VARS	sim/or1k/cpu.h	4643;"	d
EXTRACT_IFMT_L_MTSPR_CODE	sim/or1k/cpu.h	4727;"	d
EXTRACT_IFMT_L_MTSPR_VARS	sim/or1k/cpu.h	4719;"	d
EXTRACT_IFMT_L_NOP_IMM_CODE	sim/or1k/cpu.h	4669;"	d
EXTRACT_IFMT_L_NOP_IMM_VARS	sim/or1k/cpu.h	4663;"	d
EXTRACT_IFMT_L_RFE_CODE	sim/or1k/cpu.h	4658;"	d
EXTRACT_IFMT_L_RFE_VARS	sim/or1k/cpu.h	4654;"	d
EXTRACT_IFMT_L_SFGTSI_CODE	sim/or1k/cpu.h	4895;"	d
EXTRACT_IFMT_L_SFGTSI_VARS	sim/or1k/cpu.h	4889;"	d
EXTRACT_IFMT_L_SFGTS_CODE	sim/or1k/cpu.h	4881;"	d
EXTRACT_IFMT_L_SFGTS_VARS	sim/or1k/cpu.h	4874;"	d
EXTRACT_IFMT_L_SLLI_CODE	sim/or1k/cpu.h	4808;"	d
EXTRACT_IFMT_L_SLLI_VARS	sim/or1k/cpu.h	4800;"	d
EXTRACT_IFMT_L_SLL_CODE	sim/or1k/cpu.h	4789;"	d
EXTRACT_IFMT_L_SLL_VARS	sim/or1k/cpu.h	4779;"	d
EXTRACT_IFMT_L_SWA_CODE	sim/or1k/cpu.h	4772;"	d
EXTRACT_IFMT_L_SWA_VARS	sim/or1k/cpu.h	4766;"	d
EXTRACT_IFMT_L_SW_CODE	sim/or1k/cpu.h	4757;"	d
EXTRACT_IFMT_L_SW_VARS	sim/or1k/cpu.h	4749;"	d
EXTRACT_IFMT_L_TRAP_CODE	sim/or1k/cpu.h	4636;"	d
EXTRACT_IFMT_L_TRAP_VARS	sim/or1k/cpu.h	4630;"	d
EXTRACT_IFMT_MABSHS_CODE	sim/frv/cpu.h	3894;"	d
EXTRACT_IFMT_MABSHS_VARS	sim/frv/cpu.h	3886;"	d
EXTRACT_IFMT_MACHI_A_CODE	sim/m32r/cpu2.h	576;"	d
EXTRACT_IFMT_MACHI_A_CODE	sim/m32r/cpux.h	576;"	d
EXTRACT_IFMT_MACHI_A_VARS	sim/m32r/cpu2.h	569;"	d
EXTRACT_IFMT_MACHI_A_VARS	sim/m32r/cpux.h	569;"	d
EXTRACT_IFMT_MADDACCS_CODE	sim/frv/cpu.h	3949;"	d
EXTRACT_IFMT_MADDACCS_VARS	sim/frv/cpu.h	3941;"	d
EXTRACT_IFMT_MAND_CODE	sim/frv/cpu.h	3697;"	d
EXTRACT_IFMT_MAND_VARS	sim/frv/cpu.h	3689;"	d
EXTRACT_IFMT_MBTOH_CODE	sim/frv/cpu.h	4211;"	d
EXTRACT_IFMT_MBTOH_VARS	sim/frv/cpu.h	4203;"	d
EXTRACT_IFMT_MCLRACC_0_CODE	sim/frv/cpu.h	4328;"	d
EXTRACT_IFMT_MCLRACC_0_VARS	sim/frv/cpu.h	4319;"	d
EXTRACT_IFMT_MCMPSH_CODE	sim/frv/cpu.h	3876;"	d
EXTRACT_IFMT_MCMPSH_VARS	sim/frv/cpu.h	3867;"	d
EXTRACT_IFMT_MCUTI_CODE	sim/frv/cpu.h	3807;"	d
EXTRACT_IFMT_MCUTI_VARS	sim/frv/cpu.h	3799;"	d
EXTRACT_IFMT_MCUT_CODE	sim/frv/cpu.h	3790;"	d
EXTRACT_IFMT_MCUT_VARS	sim/frv/cpu.h	3782;"	d
EXTRACT_IFMT_MDCUTSSI_CODE	sim/frv/cpu.h	3824;"	d
EXTRACT_IFMT_MDCUTSSI_VARS	sim/frv/cpu.h	3816;"	d
EXTRACT_IFMT_MDROTLI_CODE	sim/frv/cpu.h	3841;"	d
EXTRACT_IFMT_MDROTLI_VARS	sim/frv/cpu.h	3833;"	d
EXTRACT_IFMT_MDUNPACKH_CODE	sim/frv/cpu.h	4194;"	d
EXTRACT_IFMT_MDUNPACKH_VARS	sim/frv/cpu.h	4186;"	d
EXTRACT_IFMT_MEXPDHD_CODE	sim/frv/cpu.h	4139;"	d
EXTRACT_IFMT_MEXPDHD_VARS	sim/frv/cpu.h	4131;"	d
EXTRACT_IFMT_MHDSETH_CODE	sim/frv/cpu.h	3679;"	d
EXTRACT_IFMT_MHDSETH_VARS	sim/frv/cpu.h	3670;"	d
EXTRACT_IFMT_MHDSETS_CODE	sim/frv/cpu.h	3620;"	d
EXTRACT_IFMT_MHDSETS_VARS	sim/frv/cpu.h	3611;"	d
EXTRACT_IFMT_MHSETHIH_CODE	sim/frv/cpu.h	3660;"	d
EXTRACT_IFMT_MHSETHIH_VARS	sim/frv/cpu.h	3651;"	d
EXTRACT_IFMT_MHSETHIS_CODE	sim/frv/cpu.h	3599;"	d
EXTRACT_IFMT_MHSETHIS_VARS	sim/frv/cpu.h	3590;"	d
EXTRACT_IFMT_MHSETLOH_CODE	sim/frv/cpu.h	3641;"	d
EXTRACT_IFMT_MHSETLOH_VARS	sim/frv/cpu.h	3632;"	d
EXTRACT_IFMT_MHSETLOS_CODE	sim/frv/cpu.h	3578;"	d
EXTRACT_IFMT_MHSETLOS_VARS	sim/frv/cpu.h	3569;"	d
EXTRACT_IFMT_MHTOB_CODE	sim/frv/cpu.h	4249;"	d
EXTRACT_IFMT_MHTOB_VARS	sim/frv/cpu.h	4241;"	d
EXTRACT_IFMT_MMACHU_CODE	sim/frv/cpu.h	4042;"	d
EXTRACT_IFMT_MMACHU_VARS	sim/frv/cpu.h	4034;"	d
EXTRACT_IFMT_MMACNFX_WL_CODE	sim/sh64/defs-media.h	749;"	d
EXTRACT_IFMT_MMACNFX_WL_VARS	sim/sh64/defs-media.h	741;"	d
EXTRACT_IFMT_MMULHS_CODE	sim/frv/cpu.h	3966;"	d
EXTRACT_IFMT_MMULHS_VARS	sim/frv/cpu.h	3958;"	d
EXTRACT_IFMT_MNOP_CODE	sim/frv/cpu.h	4309;"	d
EXTRACT_IFMT_MNOP_VARS	sim/frv/cpu.h	4300;"	d
EXTRACT_IFMT_MNOT_CODE	sim/frv/cpu.h	3735;"	d
EXTRACT_IFMT_MNOT_VARS	sim/frv/cpu.h	3727;"	d
EXTRACT_IFMT_MOVB5_COMPACT_CODE	sim/sh64/defs-compact.h	422;"	d
EXTRACT_IFMT_MOVB5_COMPACT_VARS	sim/sh64/defs-compact.h	417;"	d
EXTRACT_IFMT_MOVECBR_CODE	sim/cris/cpuv10.h	610;"	d
EXTRACT_IFMT_MOVECBR_CODE	sim/cris/cpuv32.h	723;"	d
EXTRACT_IFMT_MOVECBR_VARS	sim/cris/cpuv10.h	600;"	d
EXTRACT_IFMT_MOVECBR_VARS	sim/cris/cpuv32.h	713;"	d
EXTRACT_IFMT_MOVECDR_CODE	sim/cris/cpuv10.h	650;"	d
EXTRACT_IFMT_MOVECDR_CODE	sim/cris/cpuv32.h	763;"	d
EXTRACT_IFMT_MOVECDR_VARS	sim/cris/cpuv10.h	640;"	d
EXTRACT_IFMT_MOVECDR_VARS	sim/cris/cpuv32.h	753;"	d
EXTRACT_IFMT_MOVECWR_CODE	sim/cris/cpuv10.h	630;"	d
EXTRACT_IFMT_MOVECWR_CODE	sim/cris/cpuv32.h	743;"	d
EXTRACT_IFMT_MOVECWR_VARS	sim/cris/cpuv10.h	620;"	d
EXTRACT_IFMT_MOVECWR_VARS	sim/cris/cpuv32.h	733;"	d
EXTRACT_IFMT_MOVEPCR_CODE	sim/cris/cpuv10.h	579;"	d
EXTRACT_IFMT_MOVEPCR_VARS	sim/cris/cpuv10.h	572;"	d
EXTRACT_IFMT_MOVEQ_CODE	sim/cris/cpuv10.h	593;"	d
EXTRACT_IFMT_MOVEQ_CODE	sim/cris/cpuv32.h	706;"	d
EXTRACT_IFMT_MOVEQ_VARS	sim/cris/cpuv10.h	587;"	d
EXTRACT_IFMT_MOVEQ_VARS	sim/cris/cpuv32.h	700;"	d
EXTRACT_IFMT_MOVE_B_R_CODE	sim/cris/cpuv10.h	564;"	d
EXTRACT_IFMT_MOVE_B_R_CODE	sim/cris/cpuv32.h	692;"	d
EXTRACT_IFMT_MOVE_B_R_VARS	sim/cris/cpuv10.h	557;"	d
EXTRACT_IFMT_MOVE_B_R_VARS	sim/cris/cpuv32.h	685;"	d
EXTRACT_IFMT_MOVE_C_SPRV10_P5_CODE	sim/cris/cpuv10.h	802;"	d
EXTRACT_IFMT_MOVE_C_SPRV10_P5_VARS	sim/cris/cpuv10.h	792;"	d
EXTRACT_IFMT_MOVE_C_SPRV10_P9_CODE	sim/cris/cpuv10.h	822;"	d
EXTRACT_IFMT_MOVE_C_SPRV10_P9_VARS	sim/cris/cpuv10.h	812;"	d
EXTRACT_IFMT_MOVE_C_SPRV32_P2_CODE	sim/cris/cpuv32.h	900;"	d
EXTRACT_IFMT_MOVE_C_SPRV32_P2_VARS	sim/cris/cpuv32.h	890;"	d
EXTRACT_IFMT_MOVE_M_SPRV10_CODE	sim/cris/cpuv10.h	783;"	d
EXTRACT_IFMT_MOVE_M_SPRV10_VARS	sim/cris/cpuv10.h	775;"	d
EXTRACT_IFMT_MOVE_M_SPRV32_CODE	sim/cris/cpuv32.h	881;"	d
EXTRACT_IFMT_MOVE_M_SPRV32_VARS	sim/cris/cpuv32.h	873;"	d
EXTRACT_IFMT_MOVE_R_SPRV10_CODE	sim/cris/cpuv10.h	737;"	d
EXTRACT_IFMT_MOVE_R_SPRV10_VARS	sim/cris/cpuv10.h	730;"	d
EXTRACT_IFMT_MOVE_R_SPRV32_CODE	sim/cris/cpuv32.h	850;"	d
EXTRACT_IFMT_MOVE_R_SPRV32_VARS	sim/cris/cpuv32.h	843;"	d
EXTRACT_IFMT_MOVE_R_SS_CODE	sim/cris/cpuv32.h	949;"	d
EXTRACT_IFMT_MOVE_R_SS_VARS	sim/cris/cpuv32.h	942;"	d
EXTRACT_IFMT_MOVE_SPR_MV10_CODE	sim/cris/cpuv10.h	840;"	d
EXTRACT_IFMT_MOVE_SPR_MV10_VARS	sim/cris/cpuv10.h	832;"	d
EXTRACT_IFMT_MOVE_SPR_MV32_CODE	sim/cris/cpuv32.h	918;"	d
EXTRACT_IFMT_MOVE_SPR_MV32_VARS	sim/cris/cpuv32.h	910;"	d
EXTRACT_IFMT_MOVE_SPR_RV10_CODE	sim/cris/cpuv10.h	752;"	d
EXTRACT_IFMT_MOVE_SPR_RV10_VARS	sim/cris/cpuv10.h	745;"	d
EXTRACT_IFMT_MOVE_SPR_RV32_CODE	sim/cris/cpuv32.h	865;"	d
EXTRACT_IFMT_MOVE_SPR_RV32_VARS	sim/cris/cpuv32.h	858;"	d
EXTRACT_IFMT_MOVE_SS_R_CODE	sim/cris/cpuv32.h	934;"	d
EXTRACT_IFMT_MOVE_SS_R_VARS	sim/cris/cpuv32.h	927;"	d
EXTRACT_IFMT_MOVGF_CODE	sim/frv/cpu.h	2128;"	d
EXTRACT_IFMT_MOVGF_VARS	sim/frv/cpu.h	2120;"	d
EXTRACT_IFMT_MOVGS_CODE	sim/frv/cpu.h	2167;"	d
EXTRACT_IFMT_MOVGS_VARS	sim/frv/cpu.h	2158;"	d
EXTRACT_IFMT_MOVI20_COMPACT_CODE	sim/sh64/defs-compact.h	408;"	d
EXTRACT_IFMT_MOVI20_COMPACT_VARS	sim/sh64/defs-compact.h	400;"	d
EXTRACT_IFMT_MOVI_CODE	sim/sh64/defs-media.h	764;"	d
EXTRACT_IFMT_MOVI_VARS	sim/sh64/defs-media.h	758;"	d
EXTRACT_IFMT_MOVL10_COMPACT_CODE	sim/sh64/defs-compact.h	455;"	d
EXTRACT_IFMT_MOVL10_COMPACT_VARS	sim/sh64/defs-compact.h	450;"	d
EXTRACT_IFMT_MOVL12_COMPACT_CODE	sim/sh64/defs-compact.h	469;"	d
EXTRACT_IFMT_MOVL12_COMPACT_VARS	sim/sh64/defs-compact.h	461;"	d
EXTRACT_IFMT_MOVL4_COMPACT_CODE	sim/sh64/defs-compact.h	432;"	d
EXTRACT_IFMT_MOVL4_COMPACT_VARS	sim/sh64/defs-compact.h	428;"	d
EXTRACT_IFMT_MOVL5_COMPACT_CODE	sim/sh64/defs-compact.h	443;"	d
EXTRACT_IFMT_MOVL5_COMPACT_VARS	sim/sh64/defs-compact.h	437;"	d
EXTRACT_IFMT_MOVUCBR_CODE	sim/cris/cpuv10.h	670;"	d
EXTRACT_IFMT_MOVUCBR_CODE	sim/cris/cpuv32.h	783;"	d
EXTRACT_IFMT_MOVUCBR_VARS	sim/cris/cpuv10.h	660;"	d
EXTRACT_IFMT_MOVUCBR_VARS	sim/cris/cpuv32.h	773;"	d
EXTRACT_IFMT_MOVUCWR_CODE	sim/cris/cpuv10.h	690;"	d
EXTRACT_IFMT_MOVUCWR_CODE	sim/cris/cpuv32.h	803;"	d
EXTRACT_IFMT_MOVUCWR_VARS	sim/cris/cpuv10.h	680;"	d
EXTRACT_IFMT_MOVUCWR_VARS	sim/cris/cpuv32.h	793;"	d
EXTRACT_IFMT_MOVW10_COMPACT_CODE	sim/sh64/defs-compact.h	503;"	d
EXTRACT_IFMT_MOVW10_COMPACT_VARS	sim/sh64/defs-compact.h	498;"	d
EXTRACT_IFMT_MOVW4_COMPACT_CODE	sim/sh64/defs-compact.h	482;"	d
EXTRACT_IFMT_MOVW4_COMPACT_VARS	sim/sh64/defs-compact.h	478;"	d
EXTRACT_IFMT_MOVW5_COMPACT_CODE	sim/sh64/defs-compact.h	492;"	d
EXTRACT_IFMT_MOVW5_COMPACT_VARS	sim/sh64/defs-compact.h	487;"	d
EXTRACT_IFMT_MQMACHU_CODE	sim/frv/cpu.h	4080;"	d
EXTRACT_IFMT_MQMACHU_VARS	sim/frv/cpu.h	4072;"	d
EXTRACT_IFMT_MQMULHS_CODE	sim/frv/cpu.h	4004;"	d
EXTRACT_IFMT_MQMULHS_VARS	sim/frv/cpu.h	3996;"	d
EXTRACT_IFMT_MQSATHS_CODE	sim/frv/cpu.h	3858;"	d
EXTRACT_IFMT_MQSATHS_VARS	sim/frv/cpu.h	3850;"	d
EXTRACT_IFMT_MQSLLHI_CODE	sim/frv/cpu.h	3932;"	d
EXTRACT_IFMT_MQSLLHI_VARS	sim/frv/cpu.h	3924;"	d
EXTRACT_IFMT_MRDACCG_CODE	sim/frv/cpu.h	4363;"	d
EXTRACT_IFMT_MRDACCG_VARS	sim/frv/cpu.h	4355;"	d
EXTRACT_IFMT_MRDACC_CODE	sim/frv/cpu.h	4346;"	d
EXTRACT_IFMT_MRDACC_VARS	sim/frv/cpu.h	4338;"	d
EXTRACT_IFMT_MRGB_CODE	sim/iq2000/cpu.h	418;"	d
EXTRACT_IFMT_MRGB_VARS	sim/iq2000/cpu.h	409;"	d
EXTRACT_IFMT_MROTLI_CODE	sim/frv/cpu.h	3773;"	d
EXTRACT_IFMT_MROTLI_VARS	sim/frv/cpu.h	3765;"	d
EXTRACT_IFMT_MUNPACKH_CODE	sim/frv/cpu.h	4177;"	d
EXTRACT_IFMT_MUNPACKH_VARS	sim/frv/cpu.h	4169;"	d
EXTRACT_IFMT_MVFACHI_A_CODE	sim/m32r/cpu2.h	591;"	d
EXTRACT_IFMT_MVFACHI_A_CODE	sim/m32r/cpux.h	591;"	d
EXTRACT_IFMT_MVFACHI_A_VARS	sim/m32r/cpu2.h	584;"	d
EXTRACT_IFMT_MVFACHI_A_VARS	sim/m32r/cpux.h	584;"	d
EXTRACT_IFMT_MVFACHI_CODE	sim/m32r/cpu.h	531;"	d
EXTRACT_IFMT_MVFACHI_VARS	sim/m32r/cpu.h	525;"	d
EXTRACT_IFMT_MVFC_CODE	sim/m32r/cpu.h	544;"	d
EXTRACT_IFMT_MVFC_CODE	sim/m32r/cpu2.h	605;"	d
EXTRACT_IFMT_MVFC_CODE	sim/m32r/cpux.h	605;"	d
EXTRACT_IFMT_MVFC_VARS	sim/m32r/cpu.h	538;"	d
EXTRACT_IFMT_MVFC_VARS	sim/m32r/cpu2.h	599;"	d
EXTRACT_IFMT_MVFC_VARS	sim/m32r/cpux.h	599;"	d
EXTRACT_IFMT_MVTACHI_A_CODE	sim/m32r/cpu2.h	619;"	d
EXTRACT_IFMT_MVTACHI_A_CODE	sim/m32r/cpux.h	619;"	d
EXTRACT_IFMT_MVTACHI_A_VARS	sim/m32r/cpu2.h	612;"	d
EXTRACT_IFMT_MVTACHI_A_VARS	sim/m32r/cpux.h	612;"	d
EXTRACT_IFMT_MVTACHI_CODE	sim/m32r/cpu.h	557;"	d
EXTRACT_IFMT_MVTACHI_VARS	sim/m32r/cpu.h	551;"	d
EXTRACT_IFMT_MVTC_CODE	sim/m32r/cpu.h	570;"	d
EXTRACT_IFMT_MVTC_CODE	sim/m32r/cpu2.h	633;"	d
EXTRACT_IFMT_MVTC_CODE	sim/m32r/cpux.h	633;"	d
EXTRACT_IFMT_MVTC_VARS	sim/m32r/cpu.h	564;"	d
EXTRACT_IFMT_MVTC_VARS	sim/m32r/cpu2.h	627;"	d
EXTRACT_IFMT_MVTC_VARS	sim/m32r/cpux.h	627;"	d
EXTRACT_IFMT_MWTACCG_CODE	sim/frv/cpu.h	4397;"	d
EXTRACT_IFMT_MWTACCG_VARS	sim/frv/cpu.h	4389;"	d
EXTRACT_IFMT_MWTACC_CODE	sim/frv/cpu.h	4380;"	d
EXTRACT_IFMT_MWTACC_VARS	sim/frv/cpu.h	4372;"	d
EXTRACT_IFMT_NOP_CODE	sim/cris/cpuv10.h	549;"	d
EXTRACT_IFMT_NOP_CODE	sim/m32r/cpu.h	583;"	d
EXTRACT_IFMT_NOP_CODE	sim/m32r/cpu2.h	646;"	d
EXTRACT_IFMT_NOP_CODE	sim/m32r/cpux.h	646;"	d
EXTRACT_IFMT_NOP_VARS	sim/cris/cpuv10.h	542;"	d
EXTRACT_IFMT_NOP_VARS	sim/m32r/cpu.h	577;"	d
EXTRACT_IFMT_NOP_VARS	sim/m32r/cpu2.h	640;"	d
EXTRACT_IFMT_NOP_VARS	sim/m32r/cpux.h	640;"	d
EXTRACT_IFMT_NOTCR_CODE	sim/frv/cpu.h	2913;"	d
EXTRACT_IFMT_NOTCR_VARS	sim/frv/cpu.h	2903;"	d
EXTRACT_IFMT_NOT_CODE	sim/frv/cpu.h	1624;"	d
EXTRACT_IFMT_NOT_VARS	sim/frv/cpu.h	1615;"	d
EXTRACT_IFMT_OR3_CODE	sim/m32r/cpu.h	357;"	d
EXTRACT_IFMT_OR3_CODE	sim/m32r/cpu2.h	388;"	d
EXTRACT_IFMT_OR3_CODE	sim/m32r/cpux.h	388;"	d
EXTRACT_IFMT_OR3_VARS	sim/m32r/cpu.h	350;"	d
EXTRACT_IFMT_OR3_VARS	sim/m32r/cpu2.h	381;"	d
EXTRACT_IFMT_OR3_VARS	sim/m32r/cpux.h	381;"	d
EXTRACT_IFMT_ORI_CODE	sim/lm32/cpu.h	271;"	d
EXTRACT_IFMT_ORI_CODE	sim/sh64/defs-media.h	778;"	d
EXTRACT_IFMT_ORI_VARS	sim/lm32/cpu.h	265;"	d
EXTRACT_IFMT_ORI_VARS	sim/sh64/defs-media.h	771;"	d
EXTRACT_IFMT_PKRLR1_CODE	sim/iq2000/cpu.h	497;"	d
EXTRACT_IFMT_PKRLR1_VARS	sim/iq2000/cpu.h	490;"	d
EXTRACT_IFMT_PREFI_CODE	sim/sh64/defs-media.h	794;"	d
EXTRACT_IFMT_PREFI_VARS	sim/sh64/defs-media.h	786;"	d
EXTRACT_IFMT_PTABS_CODE	sim/sh64/defs-media.h	830;"	d
EXTRACT_IFMT_PTABS_VARS	sim/sh64/defs-media.h	820;"	d
EXTRACT_IFMT_PTA_CODE	sim/sh64/defs-media.h	811;"	d
EXTRACT_IFMT_PTA_VARS	sim/sh64/defs-media.h	803;"	d
EXTRACT_IFMT_PUTCON_CODE	sim/sh64/defs-media.h	849;"	d
EXTRACT_IFMT_PUTCON_VARS	sim/sh64/defs-media.h	841;"	d
EXTRACT_IFMT_RAC_DSI_CODE	sim/m32r/cpu2.h	662;"	d
EXTRACT_IFMT_RAC_DSI_CODE	sim/m32r/cpux.h	662;"	d
EXTRACT_IFMT_RAC_DSI_VARS	sim/m32r/cpu2.h	653;"	d
EXTRACT_IFMT_RAC_DSI_VARS	sim/m32r/cpux.h	653;"	d
EXTRACT_IFMT_RAM_CODE	sim/iq2000/cpu.h	212;"	d
EXTRACT_IFMT_RAM_VARS	sim/iq2000/cpu.h	203;"	d
EXTRACT_IFMT_RCSR_CODE	sim/lm32/cpu.h	285;"	d
EXTRACT_IFMT_RCSR_VARS	sim/lm32/cpu.h	278;"	d
EXTRACT_IFMT_REI_CODE	sim/frv/cpu.h	2625;"	d
EXTRACT_IFMT_REI_VARS	sim/frv/cpu.h	2618;"	d
EXTRACT_IFMT_RETT_CODE	sim/frv/cpu.h	2609;"	d
EXTRACT_IFMT_RETT_VARS	sim/frv/cpu.h	2601;"	d
EXTRACT_IFMT_RET_TYPE_CODE	sim/cris/cpuv10.h	767;"	d
EXTRACT_IFMT_RET_TYPE_VARS	sim/cris/cpuv10.h	760;"	d
EXTRACT_IFMT_RFE_CODE	sim/cris/cpuv32.h	1063;"	d
EXTRACT_IFMT_RFE_CODE	sim/iq2000/cpu.h	511;"	d
EXTRACT_IFMT_RFE_VARS	sim/cris/cpuv32.h	1056;"	d
EXTRACT_IFMT_RFE_VARS	sim/iq2000/cpu.h	505;"	d
EXTRACT_IFMT_SATB_CODE	sim/m32r/cpu2.h	735;"	d
EXTRACT_IFMT_SATB_CODE	sim/m32r/cpux.h	735;"	d
EXTRACT_IFMT_SATB_VARS	sim/m32r/cpu2.h	728;"	d
EXTRACT_IFMT_SATB_VARS	sim/m32r/cpux.h	728;"	d
EXTRACT_IFMT_SBFS_CODE	sim/cris/cpuv10.h	857;"	d
EXTRACT_IFMT_SBFS_VARS	sim/cris/cpuv10.h	849;"	d
EXTRACT_IFMT_SCC_CODE	sim/cris/cpuv10.h	1041;"	d
EXTRACT_IFMT_SCC_CODE	sim/cris/cpuv32.h	1234;"	d
EXTRACT_IFMT_SCC_VARS	sim/cris/cpuv10.h	1034;"	d
EXTRACT_IFMT_SCC_VARS	sim/cris/cpuv32.h	1227;"	d
EXTRACT_IFMT_SCUTSS_CODE	sim/frv/cpu.h	1695;"	d
EXTRACT_IFMT_SCUTSS_VARS	sim/frv/cpu.h	1687;"	d
EXTRACT_IFMT_SETF_CODE	sim/cris/cpuv10.h	904;"	d
EXTRACT_IFMT_SETF_CODE	sim/cris/cpuv32.h	1047;"	d
EXTRACT_IFMT_SETF_VARS	sim/cris/cpuv10.h	896;"	d
EXTRACT_IFMT_SETF_VARS	sim/cris/cpuv32.h	1039;"	d
EXTRACT_IFMT_SETHI_CODE	sim/frv/cpu.h	1910;"	d
EXTRACT_IFMT_SETHI_VARS	sim/frv/cpu.h	1903;"	d
EXTRACT_IFMT_SETH_CODE	sim/m32r/cpu.h	597;"	d
EXTRACT_IFMT_SETH_CODE	sim/m32r/cpu2.h	679;"	d
EXTRACT_IFMT_SETH_CODE	sim/m32r/cpux.h	679;"	d
EXTRACT_IFMT_SETH_VARS	sim/m32r/cpu.h	590;"	d
EXTRACT_IFMT_SETH_VARS	sim/m32r/cpu2.h	672;"	d
EXTRACT_IFMT_SETH_VARS	sim/m32r/cpux.h	672;"	d
EXTRACT_IFMT_SETLOS_CODE	sim/frv/cpu.h	1925;"	d
EXTRACT_IFMT_SETLOS_VARS	sim/frv/cpu.h	1918;"	d
EXTRACT_IFMT_SETLO_CODE	sim/frv/cpu.h	1895;"	d
EXTRACT_IFMT_SETLO_VARS	sim/frv/cpu.h	1888;"	d
EXTRACT_IFMT_SEXTB_CODE	sim/lm32/cpu.h	300;"	d
EXTRACT_IFMT_SEXTB_VARS	sim/lm32/cpu.h	293;"	d
EXTRACT_IFMT_SHARI_CODE	sim/sh64/defs-media.h	866;"	d
EXTRACT_IFMT_SHARI_VARS	sim/sh64/defs-media.h	858;"	d
EXTRACT_IFMT_SHORI_CODE	sim/sh64/defs-media.h	881;"	d
EXTRACT_IFMT_SHORI_VARS	sim/sh64/defs-media.h	875;"	d
EXTRACT_IFMT_SLASS_CODE	sim/frv/cpu.h	1678;"	d
EXTRACT_IFMT_SLASS_VARS	sim/frv/cpu.h	1670;"	d
EXTRACT_IFMT_SLLI_CODE	sim/m32r/cpu.h	611;"	d
EXTRACT_IFMT_SLLI_CODE	sim/m32r/cpu2.h	693;"	d
EXTRACT_IFMT_SLLI_CODE	sim/m32r/cpux.h	693;"	d
EXTRACT_IFMT_SLLI_VARS	sim/m32r/cpu.h	605;"	d
EXTRACT_IFMT_SLLI_VARS	sim/m32r/cpu2.h	687;"	d
EXTRACT_IFMT_SLLI_VARS	sim/m32r/cpux.h	687;"	d
EXTRACT_IFMT_SLL_CODE	sim/iq2000/cpu.h	230;"	d
EXTRACT_IFMT_SLL_VARS	sim/iq2000/cpu.h	222;"	d
EXTRACT_IFMT_SLMV_CODE	sim/iq2000/cpu.h	247;"	d
EXTRACT_IFMT_SLMV_VARS	sim/iq2000/cpu.h	239;"	d
EXTRACT_IFMT_SLTI_CODE	sim/iq2000/cpu.h	262;"	d
EXTRACT_IFMT_SLTI_VARS	sim/iq2000/cpu.h	256;"	d
EXTRACT_IFMT_SMULCC_CODE	sim/frv/cpu.h	1795;"	d
EXTRACT_IFMT_SMULCC_VARS	sim/frv/cpu.h	1786;"	d
EXTRACT_IFMT_SMULICC_CODE	sim/frv/cpu.h	1860;"	d
EXTRACT_IFMT_SMULICC_VARS	sim/frv/cpu.h	1852;"	d
EXTRACT_IFMT_SMULI_CODE	sim/frv/cpu.h	1827;"	d
EXTRACT_IFMT_SMULI_VARS	sim/frv/cpu.h	1820;"	d
EXTRACT_IFMT_SMUL_CODE	sim/frv/cpu.h	1643;"	d
EXTRACT_IFMT_SMUL_VARS	sim/frv/cpu.h	1634;"	d
EXTRACT_IFMT_SMU_CODE	sim/frv/cpu.h	1661;"	d
EXTRACT_IFMT_SMU_VARS	sim/frv/cpu.h	1653;"	d
EXTRACT_IFMT_STW_CODE	sim/sh64/defs-media.h	895;"	d
EXTRACT_IFMT_STW_VARS	sim/sh64/defs-media.h	888;"	d
EXTRACT_IFMT_ST_D_CODE	sim/m32r/cpu.h	625;"	d
EXTRACT_IFMT_ST_D_CODE	sim/m32r/cpu2.h	707;"	d
EXTRACT_IFMT_ST_D_CODE	sim/m32r/cpux.h	707;"	d
EXTRACT_IFMT_ST_D_VARS	sim/m32r/cpu.h	618;"	d
EXTRACT_IFMT_ST_D_VARS	sim/m32r/cpu2.h	700;"	d
EXTRACT_IFMT_ST_D_VARS	sim/m32r/cpux.h	700;"	d
EXTRACT_IFMT_SWAP_CODE	sim/cris/cpuv10.h	873;"	d
EXTRACT_IFMT_SWAP_CODE	sim/cris/cpuv32.h	1016;"	d
EXTRACT_IFMT_SWAP_VARS	sim/cris/cpuv10.h	866;"	d
EXTRACT_IFMT_SWAP_VARS	sim/cris/cpuv32.h	1009;"	d
EXTRACT_IFMT_SYSCALL_CODE	sim/iq2000/cpu.h	390;"	d
EXTRACT_IFMT_SYSCALL_VARS	sim/iq2000/cpu.h	385;"	d
EXTRACT_IFMT_TEQ_CODE	sim/frv/cpu.h	2685;"	d
EXTRACT_IFMT_TEQ_VARS	sim/frv/cpu.h	2675;"	d
EXTRACT_IFMT_TEST_M_B_M_CODE	sim/cris/cpuv32.h	1000;"	d
EXTRACT_IFMT_TEST_M_B_M_VARS	sim/cris/cpuv32.h	992;"	d
EXTRACT_IFMT_TIEQ_CODE	sim/frv/cpu.h	2801;"	d
EXTRACT_IFMT_TIEQ_VARS	sim/frv/cpu.h	2793;"	d
EXTRACT_IFMT_TINO_CODE	sim/frv/cpu.h	2784;"	d
EXTRACT_IFMT_TINO_VARS	sim/frv/cpu.h	2776;"	d
EXTRACT_IFMT_TIRA_CODE	sim/frv/cpu.h	2767;"	d
EXTRACT_IFMT_TIRA_VARS	sim/frv/cpu.h	2759;"	d
EXTRACT_IFMT_TLBPR_CODE	sim/frv/cpu.h	3226;"	d
EXTRACT_IFMT_TLBPR_VARS	sim/frv/cpu.h	3216;"	d
EXTRACT_IFMT_TNO_CODE	sim/frv/cpu.h	2664;"	d
EXTRACT_IFMT_TNO_VARS	sim/frv/cpu.h	2654;"	d
EXTRACT_IFMT_TRAPA_CODE	sim/sh64/defs-media.h	911;"	d
EXTRACT_IFMT_TRAPA_VARS	sim/sh64/defs-media.h	903;"	d
EXTRACT_IFMT_TRAP_CODE	sim/m32r/cpu.h	639;"	d
EXTRACT_IFMT_TRAP_CODE	sim/m32r/cpu2.h	721;"	d
EXTRACT_IFMT_TRAP_CODE	sim/m32r/cpux.h	721;"	d
EXTRACT_IFMT_TRAP_VARS	sim/m32r/cpu.h	633;"	d
EXTRACT_IFMT_TRAP_VARS	sim/m32r/cpu2.h	715;"	d
EXTRACT_IFMT_TRAP_VARS	sim/m32r/cpux.h	715;"	d
EXTRACT_IFMT_TRA_CODE	sim/frv/cpu.h	2643;"	d
EXTRACT_IFMT_TRA_VARS	sim/frv/cpu.h	2633;"	d
EXTRACT_IFMT_USER_CODE	sim/lm32/cpu.h	315;"	d
EXTRACT_IFMT_USER_VARS	sim/lm32/cpu.h	308;"	d
EXTRACT_IFMT_WCSR_CODE	sim/lm32/cpu.h	330;"	d
EXTRACT_IFMT_WCSR_VARS	sim/lm32/cpu.h	323;"	d
EXTRACT_IR	sim/mn10300/dv-mn103int.c	277;"	d	file:
EXTRACT_ITYPE_IMM	include/opcode/riscv.h	64;"	d
EXTRACT_JUNK	bfd/coff-ppc.c	295;"	d	file:
EXTRACT_LEN	gdb/score-tdep.c	212;"	d	file:
EXTRACT_LEN	gdb/score-tdep.c	295;"	d	file:
EXTRACT_LIMM	opcodes/arc-fxi.h	36;"	d
EXTRACT_LIMM_S	opcodes/arc-fxi.h	165;"	d
EXTRACT_LSB0_LGSINT	sim/common/cgen-engine.h	75;"	d
EXTRACT_LSB0_LGUINT	sim/common/cgen-engine.h	78;"	d
EXTRACT_LSB0_SINT	sim/common/cgen-engine.h	61;"	d
EXTRACT_LSB0_UINT	sim/common/cgen-engine.h	64;"	d
EXTRACT_LV	sim/mn10300/dv-mn103int.c	283;"	d	file:
EXTRACT_MOVW_MOVT_IMM_A	gdb/arm-tdep.c	597;"	d	file:
EXTRACT_MOVW_MOVT_IMM_T	gdb/arm-tdep.c	589;"	d	file:
EXTRACT_MSB0_LGSINT	sim/common/cgen-engine.h	68;"	d
EXTRACT_MSB0_LGUINT	sim/common/cgen-engine.h	71;"	d
EXTRACT_MSB0_SINT	sim/common/cgen-engine.h	54;"	d
EXTRACT_MSB0_UINT	sim/common/cgen-engine.h	57;"	d
EXTRACT_NUMBER	libiberty/regex.c	679;"	d	file:
EXTRACT_NUMBER	libiberty/regex.c	684;"	d	file:
EXTRACT_NUMBER	libiberty/regex.c	706;"	d	file:
EXTRACT_NUMBER	libiberty/regex.c	707;"	d	file:
EXTRACT_NUMBER	libiberty/regex.c	8143;"	d	file:
EXTRACT_NUMBER_AND_INCR	libiberty/regex.c	715;"	d	file:
EXTRACT_NUMBER_AND_INCR	libiberty/regex.c	732;"	d	file:
EXTRACT_NUMBER_AND_INCR	libiberty/regex.c	733;"	d	file:
EXTRACT_NUMBER_AND_INCR	libiberty/regex.c	8144;"	d	file:
EXTRACT_OFFSET	sim/moxie/interp.c	49;"	d	file:
EXTRACT_OPERAND	include/opcode/riscv.h	281;"	d
EXTRACT_PLURAL_EXPRESSION	intl/plural-exp.c	/^EXTRACT_PLURAL_EXPRESSION (nullentry, pluralp, npluralsp)$/;"	f
EXTRACT_PLURAL_EXPRESSION	intl/plural-exp.h	104;"	d
EXTRACT_PLURAL_EXPRESSION	intl/plural-exp.h	109;"	d
EXTRACT_PLURAL_EXPRESSION	intl/plural-exp.h	99;"	d
EXTRACT_PSW_LM	sim/mn10300/mn10300_sim.h	74;"	d
EXTRACT_RVC_ADDI16SP_IMM	include/opcode/riscv.h	84;"	d
EXTRACT_RVC_ADDI4SPN_IMM	include/opcode/riscv.h	82;"	d
EXTRACT_RVC_B_IMM	include/opcode/riscv.h	98;"	d
EXTRACT_RVC_IMM	include/opcode/riscv.h	74;"	d
EXTRACT_RVC_J_IMM	include/opcode/riscv.h	100;"	d
EXTRACT_RVC_LDSP_IMM	include/opcode/riscv.h	92;"	d
EXTRACT_RVC_LD_IMM	include/opcode/riscv.h	88;"	d
EXTRACT_RVC_LUI_IMM	include/opcode/riscv.h	76;"	d
EXTRACT_RVC_LWSP_IMM	include/opcode/riscv.h	90;"	d
EXTRACT_RVC_LW_IMM	include/opcode/riscv.h	86;"	d
EXTRACT_RVC_SDSP_IMM	include/opcode/riscv.h	96;"	d
EXTRACT_RVC_SIMM3	include/opcode/riscv.h	78;"	d
EXTRACT_RVC_SWSP_IMM	include/opcode/riscv.h	94;"	d
EXTRACT_RVC_UIMM8	include/opcode/riscv.h	80;"	d
EXTRACT_SBTYPE_IMM	include/opcode/riscv.h	68;"	d
EXTRACT_SIMM10_A16_7_S	opcodes/arc-fxi.h	541;"	d
EXTRACT_SIMM11_A32_13_S	opcodes/arc-fxi.h	1038;"	d
EXTRACT_SIMM11_A32_7_S	opcodes/arc-fxi.h	290;"	d
EXTRACT_SIMM12_20	opcodes/arc-fxi.h	96;"	d
EXTRACT_SIMM13_A16_20	opcodes/arc-fxi.h	1209;"	d
EXTRACT_SIMM13_A32_5_S	opcodes/arc-fxi.h	695;"	d
EXTRACT_SIMM21_A16_5	opcodes/arc-fxi.h	462;"	d
EXTRACT_SIMM21_A32_5	opcodes/arc-fxi.h	616;"	d
EXTRACT_SIMM25_A16_5	opcodes/arc-fxi.h	502;"	d
EXTRACT_SIMM25_A32_5	opcodes/arc-fxi.h	656;"	d
EXTRACT_SIMM3_5_S	opcodes/arc-fxi.h	132;"	d
EXTRACT_SIMM7_A16_10_S	opcodes/arc-fxi.h	578;"	d
EXTRACT_SIMM8_A16_9_S	opcodes/arc-fxi.h	732;"	d
EXTRACT_SIMM9_7_S	opcodes/arc-fxi.h	932;"	d
EXTRACT_SIMM9_8	opcodes/arc-fxi.h	863;"	d
EXTRACT_SIMM9_A16_8	opcodes/arc-fxi.h	392;"	d
EXTRACT_STYPE_IMM	include/opcode/riscv.h	66;"	d
EXTRACT_TYPE	bfd/coff-ppc.c	293;"	d	file:
EXTRACT_UIMM10_6_S	opcodes/arc-fxi.h	798;"	d
EXTRACT_UIMM10_A32_8_S	opcodes/arc-fxi.h	901;"	d
EXTRACT_UIMM3_13_S	opcodes/arc-fxi.h	257;"	d
EXTRACT_UIMM3_23	opcodes/arc-fxi.h	767;"	d
EXTRACT_UIMM5_11_S	opcodes/arc-fxi.h	358;"	d
EXTRACT_UIMM5_A32_11_S	opcodes/arc-fxi.h	1003;"	d
EXTRACT_UIMM6_11_S	opcodes/arc-fxi.h	830;"	d
EXTRACT_UIMM6_13_S	opcodes/arc-fxi.h	326;"	d
EXTRACT_UIMM6_20	opcodes/arc-fxi.h	64;"	d
EXTRACT_UIMM6_5_S	opcodes/arc-fxi.h	1276;"	d
EXTRACT_UIMM6_8	opcodes/arc-fxi.h	428;"	d
EXTRACT_UIMM6_A16_11_S	opcodes/arc-fxi.h	969;"	d
EXTRACT_UIMM6_A16_21	opcodes/arc-fxi.h	1109;"	d
EXTRACT_UIMM6_AXX_	opcodes/arc-fxi.h	1307;"	d
EXTRACT_UIMM7_11_S	opcodes/arc-fxi.h	1141;"	d
EXTRACT_UIMM7_13_S	opcodes/arc-fxi.h	1075;"	d
EXTRACT_UIMM7_9_S	opcodes/arc-fxi.h	226;"	d
EXTRACT_UIMM7_A16_20	opcodes/arc-fxi.h	1175;"	d
EXTRACT_UIMM7_A32_11_S	opcodes/arc-fxi.h	195;"	d
EXTRACT_UIMM8_8_S	opcodes/arc-fxi.h	1245;"	d
EXTRACT_UJTYPE_IMM	include/opcode/riscv.h	72;"	d
EXTRACT_UTYPE_IMM	include/opcode/riscv.h	70;"	d
EXTRACT_W6	opcodes/arc-opc.c	646;"	d	file:
EXTRACT_WORD	sim/moxie/interp.c	43;"	d	file:
EXTRA_DEBUG_ROOT1	bfd/opncls.c	1478;"	d	file:
EXTRA_DEBUG_ROOT2	bfd/opncls.c	1481;"	d	file:
EXTRA_STATE	zlib/deflate.h	58;"	d
EXTRA_SYMBOLS	bfd/stab-syms.c	38;"	d	file:
EXTRA_S_FLAGS	bfd/coff-arm.c	2550;"	d	file:
EXTRA_S_FLAGS	bfd/coff-arm.c	2552;"	d	file:
EXTRS	include/opcode/tic4x.h	28;"	d
EXTRU	include/opcode/tic4x.h	27;"	d
EXTS	sim/ppc/idecode_fields.h	60;"	d
EXTSIDI	include/cgen/basic-ops.h	233;"	d
EXTSIDI	sim/common/cgen-ops.h	239;"	d
EXTSISI	include/cgen/basic-ops.h	224;"	d
EXTSISI	sim/common/cgen-ops.h	230;"	d
EXT_AC_INSTRUCTION	opcodes/arc-ext.h	/^  EXT_AC_INSTRUCTION	     = 4,$/;"	e	enum:ExtOperType
EXT_AUX_REGISTER	opcodes/arc-ext.h	/^  EXT_AUX_REGISTER	     = 2,$/;"	e	enum:ExtOperType
EXT_AUX_REGISTER_EXTENDED	opcodes/arc-ext.h	/^  EXT_AUX_REGISTER_EXTENDED  = 7,$/;"	e	enum:ExtOperType
EXT_BASE_REG_MASK	include/opcode/metag.h	2042;"	d
EXT_BITS1_COBOL_MAIN_BIG	include/coff/alpha.h	349;"	d
EXT_BITS1_COBOL_MAIN_BIG	include/coff/mips.h	304;"	d
EXT_BITS1_COBOL_MAIN_LITTLE	include/coff/alpha.h	350;"	d
EXT_BITS1_COBOL_MAIN_LITTLE	include/coff/mips.h	305;"	d
EXT_BITS1_JMPTBL_BIG	include/coff/alpha.h	346;"	d
EXT_BITS1_JMPTBL_BIG	include/coff/mips.h	301;"	d
EXT_BITS1_JMPTBL_LITTLE	include/coff/alpha.h	347;"	d
EXT_BITS1_JMPTBL_LITTLE	include/coff/mips.h	302;"	d
EXT_BITS1_WEAKEXT_BIG	include/coff/alpha.h	352;"	d
EXT_BITS1_WEAKEXT_BIG	include/coff/mips.h	307;"	d
EXT_BITS1_WEAKEXT_LITTLE	include/coff/alpha.h	353;"	d
EXT_BITS1_WEAKEXT_LITTLE	include/coff/mips.h	308;"	d
EXT_COND_CODE	opcodes/arc-ext.h	/^  EXT_COND_CODE		     = 3,$/;"	e	enum:ExtOperType
EXT_CORE_REGISTER	opcodes/arc-ext.h	/^  EXT_CORE_REGISTER	     = 1,$/;"	e	enum:ExtOperType
EXT_CORE_REGISTER_CLASS	opcodes/arc-ext.h	/^  EXT_CORE_REGISTER_CLASS    = 9$/;"	e	enum:ExtOperType
EXT_INSTRUCTION	opcodes/arc-ext.h	/^  EXT_INSTRUCTION	     = 0,$/;"	e	enum:ExtOperType
EXT_INSTRUCTION32	opcodes/arc-ext.h	/^  EXT_INSTRUCTION32	     = 4,$/;"	e	enum:ExtOperType
EXT_INSTRUCTION32_EXTENDED	opcodes/arc-ext.h	/^  EXT_INSTRUCTION32_EXTENDED = 8,$/;"	e	enum:ExtOperType
EXT_LANG_BP_STOP_NO	gdb/extension.h	/^    EXT_LANG_BP_STOP_NO,$/;"	e	enum:ext_lang_bp_stop
EXT_LANG_BP_STOP_UNSET	gdb/extension.h	/^    EXT_LANG_BP_STOP_UNSET,$/;"	e	enum:ext_lang_bp_stop
EXT_LANG_BP_STOP_YES	gdb/extension.h	/^    EXT_LANG_BP_STOP_YES$/;"	e	enum:ext_lang_bp_stop
EXT_LANG_BT_ERROR	gdb/extension.h	/^    EXT_LANG_BT_ERROR = -1,$/;"	e	enum:ext_lang_bt_status
EXT_LANG_BT_NO_FILTERS	gdb/extension.h	/^    EXT_LANG_BT_NO_FILTERS = 2$/;"	e	enum:ext_lang_bt_status
EXT_LANG_BT_OK	gdb/extension.h	/^    EXT_LANG_BT_OK = 1,$/;"	e	enum:ext_lang_bt_status
EXT_LANG_GDB	gdb/extension.h	/^    EXT_LANG_GDB,$/;"	e	enum:extension_language
EXT_LANG_GUILE	gdb/extension.h	/^    EXT_LANG_GUILE$/;"	e	enum:extension_language
EXT_LANG_NONE	gdb/extension.h	/^    EXT_LANG_NONE,$/;"	e	enum:extension_language
EXT_LANG_PYTHON	gdb/extension.h	/^    EXT_LANG_PYTHON,$/;"	e	enum:extension_language
EXT_LANG_RC_ERROR	gdb/extension.h	/^  EXT_LANG_RC_ERROR$/;"	e	enum:ext_lang_rc
EXT_LANG_RC_NOP	gdb/extension.h	/^  EXT_LANG_RC_NOP,$/;"	e	enum:ext_lang_rc
EXT_LANG_RC_OK	gdb/extension.h	/^  EXT_LANG_RC_OK,$/;"	e	enum:ext_lang_rc
EXT_LONG_CORE_REGISTER	opcodes/arc-ext.h	/^  EXT_LONG_CORE_REGISTER     = 6,$/;"	e	enum:ExtOperType
EXT_NAMES	opcodes/xc16x-desc.h	/^} EXT_NAMES;$/;"	t	typeref:enum:ext_names
EXT_REMOVE_CORE_REG	opcodes/arc-ext.h	/^  EXT_REMOVE_CORE_REG	     = 5,$/;"	e	enum:ExtOperType
EXTshifttype	gdb/mips-tdep.c	/^  EXTshifttype,			\/* 17  5,5,1,1,1,1,1,1,5,3,3,1,1,1,2 *\/$/;"	e	enum:mips16_inst_fmts	file:
EXVexImmW	opcodes/i386-dis.c	437;"	d	file:
EXVexW	opcodes/i386-dis.c	434;"	d	file:
EXVexWdq	opcodes/i386-dis.c	407;"	d	file:
EXVexWdqScalar	opcodes/i386-dis.c	408;"	d	file:
EX_ACCESS	sim/rx/rx.c	838;"	d	file:
EX_EVENT_CATCH	gdb/break-catch-throw.c	/^  EX_EVENT_CATCH$/;"	e	enum:exception_event_kind	file:
EX_EVENT_CATCH	gdb/breakpoint.c	/^  EX_EVENT_CATCH$/;"	e	enum:exception_event_kind	file:
EX_EVENT_RETHROW	gdb/break-catch-throw.c	/^  EX_EVENT_RETHROW,$/;"	e	enum:exception_event_kind	file:
EX_EVENT_RETHROW	gdb/breakpoint.c	/^  EX_EVENT_RETHROW,$/;"	e	enum:exception_event_kind	file:
EX_EVENT_THROW	gdb/break-catch-throw.c	/^  EX_EVENT_THROW,$/;"	e	enum:exception_event_kind	file:
EX_EVENT_THROW	gdb/breakpoint.c	/^  EX_EVENT_THROW,$/;"	e	enum:exception_event_kind	file:
EX_FLOATING	sim/rx/rx.c	840;"	d	file:
EX_MASK	opcodes/ppc-opc.c	3048;"	d	file:
EX_PRIVILEDGED	sim/rx/rx.c	837;"	d	file:
EX_UNDEFINED	sim/rx/rx.c	839;"	d	file:
EXbScalar	opcodes/i386-dis.c	382;"	d	file:
EXd	opcodes/i386-dis.c	385;"	d	file:
EXdS	opcodes/i386-dis.c	387;"	d	file:
EXdScalar	opcodes/i386-dis.c	386;"	d	file:
EXdScalarS	opcodes/i386-dis.c	388;"	d	file:
EXdVex	opcodes/i386-dis.c	428;"	d	file:
EXdVexS	opcodes/i386-dis.c	429;"	d	file:
EXdVexScalarS	opcodes/i386-dis.c	430;"	d	file:
EXdVexW	opcodes/i386-dis.c	435;"	d	file:
EXq	opcodes/i386-dis.c	389;"	d	file:
EXqS	opcodes/i386-dis.c	392;"	d	file:
EXqScalar	opcodes/i386-dis.c	390;"	d	file:
EXqScalarS	opcodes/i386-dis.c	391;"	d	file:
EXqVex	opcodes/i386-dis.c	431;"	d	file:
EXqVexS	opcodes/i386-dis.c	432;"	d	file:
EXqVexScalarS	opcodes/i386-dis.c	433;"	d	file:
EXqVexW	opcodes/i386-dis.c	436;"	d	file:
EXw	opcodes/i386-dis.c	383;"	d	file:
EXwScalar	opcodes/i386-dis.c	384;"	d	file:
EXx	opcodes/i386-dis.c	393;"	d	file:
EXxEVexR	opcodes/i386-dis.c	448;"	d	file:
EXxEVexS	opcodes/i386-dis.c	449;"	d	file:
EXxS	opcodes/i386-dis.c	394;"	d	file:
EXxmm	opcodes/i386-dis.c	395;"	d	file:
EXxmm_mb	opcodes/i386-dis.c	399;"	d	file:
EXxmm_md	opcodes/i386-dis.c	401;"	d	file:
EXxmm_mdq	opcodes/i386-dis.c	403;"	d	file:
EXxmm_mq	opcodes/i386-dis.c	402;"	d	file:
EXxmm_mw	opcodes/i386-dis.c	400;"	d	file:
EXxmmdw	opcodes/i386-dis.c	404;"	d	file:
EXxmmq	opcodes/i386-dis.c	397;"	d	file:
EXxmmqd	opcodes/i386-dis.c	405;"	d	file:
EXymm	opcodes/i386-dis.c	396;"	d	file:
EXymmq	opcodes/i386-dis.c	406;"	d	file:
EYE	bfd/coff-ppc.c	77;"	d	file:
E_1ST_ARGREG	gdb/iq2000-tdep.c	/^  E_1ST_ARGREG       = E_R4_REGNUM,  \/* 1st  function arg register.  *\/$/;"	e	enum:gdb_regnum	file:
E_1ST_ARG_REGNUM	gdb/xstormy16-tdep.c	/^  E_R2_REGNUM, E_1ST_ARG_REGNUM = E_R2_REGNUM, E_PTR_RET_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_A	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef enum {E_A, E_B, E_C} anon_enum;$/;"	e	enum:__anon1894	file:
E_A0_REGNUM	gdb/mn10300-tdep.h	/^  E_A0_REGNUM = 4,$/;"	e	enum:__anon2098
E_A1_REGNUM	gdb/mn10300-tdep.h	/^  E_A1_REGNUM = 5,$/;"	e	enum:__anon2098
E_A2_REGNUM	gdb/mn10300-tdep.h	/^  E_A2_REGNUM = 6,$/;"	e	enum:__anon2098
E_A3_REGNUM	gdb/mn10300-tdep.h	/^  E_A3_REGNUM = 7,$/;"	e	enum:__anon2098
E_ADD2IS_INSN	include/opcode/ppc.h	484;"	d
E_ADD2I_DOT_INSN	include/opcode/ppc.h	483;"	d
E_AND2IS_DOT_INSN	include/opcode/ppc.h	480;"	d
E_AND2I_DOT_INSN	include/opcode/ppc.h	477;"	d
E_ARC_MACH_ARC600	include/elf/arc.h	48;"	d
E_ARC_MACH_ARC601	include/elf/arc.h	49;"	d
E_ARC_MACH_ARC700	include/elf/arc.h	50;"	d
E_ARC_OSABI_CURRENT	include/elf/arc.h	59;"	d
E_ARC_OSABI_ORIG	include/elf/arc.h	55;"	d
E_ARC_OSABI_V2	include/elf/arc.h	56;"	d
E_ARC_OSABI_V3	include/elf/arc.h	57;"	d
E_ARC_OSABI_V4	include/elf/arc.h	58;"	d
E_ARG0_REGNUM	gdb/h8300-tdep.c	/^  E_R0_REGNUM, E_ER0_REGNUM = E_R0_REGNUM, E_ARG0_REGNUM = E_R0_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ARG0_REGNUM	gdb/v850-tdep.c	/^    E_R6_REGNUM, E_ARG0_REGNUM = E_R6_REGNUM,$/;"	e	enum:__anon1644	file:
E_ARGLAST_REGNUM	gdb/h8300-tdep.c	/^  E_R2_REGNUM, E_ER2_REGNUM = E_R2_REGNUM, E_ARGLAST_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ARGLAST_REGNUM	gdb/v850-tdep.c	/^    E_R9_REGNUM, E_ARGLAST_REGNUM = E_R9_REGNUM,$/;"	e	enum:__anon1644	file:
E_AVR_MACH_AVR1	include/elf/avr.h	33;"	d
E_AVR_MACH_AVR2	include/elf/avr.h	34;"	d
E_AVR_MACH_AVR25	include/elf/avr.h	35;"	d
E_AVR_MACH_AVR3	include/elf/avr.h	36;"	d
E_AVR_MACH_AVR31	include/elf/avr.h	37;"	d
E_AVR_MACH_AVR35	include/elf/avr.h	38;"	d
E_AVR_MACH_AVR4	include/elf/avr.h	39;"	d
E_AVR_MACH_AVR5	include/elf/avr.h	40;"	d
E_AVR_MACH_AVR51	include/elf/avr.h	41;"	d
E_AVR_MACH_AVR6	include/elf/avr.h	42;"	d
E_AVR_MACH_AVRTINY	include/elf/avr.h	43;"	d
E_AVR_MACH_XMEGA1	include/elf/avr.h	44;"	d
E_AVR_MACH_XMEGA2	include/elf/avr.h	45;"	d
E_AVR_MACH_XMEGA3	include/elf/avr.h	46;"	d
E_AVR_MACH_XMEGA4	include/elf/avr.h	47;"	d
E_AVR_MACH_XMEGA5	include/elf/avr.h	48;"	d
E_AVR_MACH_XMEGA6	include/elf/avr.h	49;"	d
E_AVR_MACH_XMEGA7	include/elf/avr.h	50;"	d
E_B	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef enum {E_A, E_B, E_C} anon_enum;$/;"	e	enum:__anon1894	file:
E_C	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef enum {E_A, E_B, E_C} anon_enum;$/;"	e	enum:__anon1894	file:
E_CCR_REGNUM	gdb/h8300-tdep.c	/^  E_CCR_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_CMP16I_INSN	include/opcode/ppc.h	485;"	d
E_CMPH16I_INSN	include/opcode/ppc.h	488;"	d
E_CMPHL16I_INSN	include/opcode/ppc.h	489;"	d
E_CMPL16I_INSN	include/opcode/ppc.h	487;"	d
E_CTBP_REGNUM	gdb/v850-tdep.c	/^    E_R52_REGNUM, E_CTBP_REGNUM = E_R52_REGNUM,$/;"	e	enum:__anon1644	file:
E_CYCLES_REGNUM	gdb/h8300-tdep.c	/^  E_CYCLES_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_D0_REGNUM	gdb/mn10300-tdep.h	/^  E_D0_REGNUM = 0,$/;"	e	enum:__anon2098
E_D1_REGNUM	gdb/mn10300-tdep.h	/^  E_D1_REGNUM = 1,$/;"	e	enum:__anon2098
E_D2_REGNUM	gdb/mn10300-tdep.h	/^  E_D2_REGNUM = 2,$/;"	e	enum:__anon2098
E_D3_REGNUM	gdb/mn10300-tdep.h	/^  E_D3_REGNUM = 3,$/;"	e	enum:__anon2098
E_DIMNUM	include/coff/external.h	148;"	d
E_DIMNUM	include/coff/mcore.h	34;"	d
E_DIMNUM	include/coff/rs6000.h	123;"	d
E_DIMNUM	include/coff/rs6k64.h	122;"	d
E_DIMNUM	include/coff/ti.h	397;"	d
E_E0_REGNUM	gdb/mn10300-tdep.h	/^  E_E0_REGNUM = 15,$/;"	e	enum:__anon2098
E_E10_REGNUM	gdb/mn10300-tdep.h	/^  E_E10_REGNUM = 25,$/;"	e	enum:__anon2098
E_E1_REGNUM	gdb/mn10300-tdep.h	/^  E_E1_REGNUM = 16,$/;"	e	enum:__anon2098
E_E2_REGNUM	gdb/mn10300-tdep.h	/^  E_E2_REGNUM = 17,$/;"	e	enum:__anon2098
E_E3_REGNUM	gdb/mn10300-tdep.h	/^  E_E3_REGNUM = 18,$/;"	e	enum:__anon2098
E_E4_REGNUM	gdb/mn10300-tdep.h	/^  E_E4_REGNUM = 19,$/;"	e	enum:__anon2098
E_E5_REGNUM	gdb/mn10300-tdep.h	/^  E_E5_REGNUM = 20,$/;"	e	enum:__anon2098
E_E6_REGNUM	gdb/mn10300-tdep.h	/^  E_E6_REGNUM = 21,$/;"	e	enum:__anon2098
E_E7_REGNUM	gdb/mn10300-tdep.h	/^  E_E7_REGNUM = 22,$/;"	e	enum:__anon2098
E_E8_REGNUM	gdb/mn10300-tdep.h	/^  E_E8_REGNUM = 23,$/;"	e	enum:__anon2098
E_E9_REGNUM	gdb/mn10300-tdep.h	/^  E_E9_REGNUM = 24,$/;"	e	enum:__anon2098
E_EP_REGNUM	gdb/v850-tdep.c	/^    E_R30_REGNUM, E_EP_REGNUM = E_R30_REGNUM,$/;"	e	enum:__anon1644	file:
E_ER0_REGNUM	gdb/h8300-tdep.c	/^  E_R0_REGNUM, E_ER0_REGNUM = E_R0_REGNUM, E_ARG0_REGNUM = E_R0_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER1_REGNUM	gdb/h8300-tdep.c	/^  E_R1_REGNUM, E_ER1_REGNUM = E_R1_REGNUM, E_RET1_REGNUM = E_R1_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER2_REGNUM	gdb/h8300-tdep.c	/^  E_R2_REGNUM, E_ER2_REGNUM = E_R2_REGNUM, E_ARGLAST_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER3_REGNUM	gdb/h8300-tdep.c	/^  E_R3_REGNUM, E_ER3_REGNUM = E_R3_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER4_REGNUM	gdb/h8300-tdep.c	/^  E_R4_REGNUM, E_ER4_REGNUM = E_R4_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER5_REGNUM	gdb/h8300-tdep.c	/^  E_R5_REGNUM, E_ER5_REGNUM = E_R5_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_ER6_REGNUM	gdb/h8300-tdep.c	/^  E_R6_REGNUM, E_ER6_REGNUM = E_R6_REGNUM, E_FP_REGNUM = E_R6_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_EXR_REGNUM	gdb/h8300-tdep.c	/^  E_TICK_REGNUM, E_EXR_REGNUM = E_TICK_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_FILENMLEN	bfd/pe-ppc.c	24;"	d	file:
E_FILNMLEN	bfd/pei-ppc.c	25;"	d	file:
E_FILNMLEN	include/coff/external.h	146;"	d
E_FILNMLEN	include/coff/pe.h	319;"	d
E_FILNMLEN	include/coff/pe.h	320;"	d
E_FILNMLEN	include/coff/rs6000.h	122;"	d
E_FILNMLEN	include/coff/rs6k64.h	121;"	d
E_FILNMLEN	include/coff/ti.h	396;"	d
E_FILNMLEN	libiberty/simple-object-coff.c	124;"	d	file:
E_FLAG_RL78_64BIT_DOUBLES	include/elf/rl78.h	107;"	d
E_FLAG_RL78_ANY_CPU	include/elf/rl78.h	110;"	d
E_FLAG_RL78_CPU_MASK	include/elf/rl78.h	109;"	d
E_FLAG_RL78_DSP	include/elf/rl78.h	108;"	d
E_FLAG_RL78_G10	include/elf/rl78.h	111;"	d
E_FLAG_RL78_G13	include/elf/rl78.h	112;"	d
E_FLAG_RL78_G14	include/elf/rl78.h	113;"	d
E_FLAG_RX_64BIT_DOUBLES	include/elf/rx.h	118;"	d
E_FLAG_RX_ABI	include/elf/rx.h	121;"	d
E_FLAG_RX_DSP	include/elf/rx.h	119;"	d
E_FLAG_RX_PID	include/elf/rx.h	120;"	d
E_FLAG_RX_SINSNS_MASK	include/elf/rx.h	125;"	d
E_FLAG_RX_SINSNS_NO	include/elf/rx.h	124;"	d
E_FLAG_RX_SINSNS_SET	include/elf/rx.h	122;"	d
E_FLAG_RX_SINSNS_YES	include/elf/rx.h	123;"	d
E_FLAG_RX_V2	include/elf/rx.h	126;"	d
E_FN_RETURN_REGNUM	gdb/iq2000-tdep.c	/^  E_FN_RETURN_REGNUM = E_R2_REGNUM,  \/* Function return value register.  *\/$/;"	e	enum:gdb_regnum	file:
E_FPCC_REGNUM	gdb/v850-tdep.c	/^    E_R131_REGNUM, E_FPCC_REGNUM = E_R131_REGNUM,$/;"	e	enum:__anon1644	file:
E_FPCFG_REGNUM	gdb/v850-tdep.c	/^    E_R132_REGNUM, E_FPCFG_REGNUM = E_R132_REGNUM,$/;"	e	enum:__anon1644	file:
E_FPCR_REGNUM	gdb/mn10300-tdep.h	/^  E_FPCR_REGNUM = 29,$/;"	e	enum:__anon2098
E_FPEPC_REGNUM	gdb/v850-tdep.c	/^    E_R129_REGNUM, E_FPEPC_REGNUM = E_R129_REGNUM,$/;"	e	enum:__anon1644	file:
E_FPSR_REGNUM	gdb/v850-tdep.c	/^    E_R128_REGNUM, E_FPSR_REGNUM = E_R128_REGNUM,$/;"	e	enum:__anon1644	file:
E_FPST_REGNUM	gdb/v850-tdep.c	/^    E_R130_REGNUM, E_FPST_REGNUM = E_R130_REGNUM,$/;"	e	enum:__anon1644	file:
E_FP_REGNUM	gdb/h8300-tdep.c	/^  E_R6_REGNUM, E_ER6_REGNUM = E_R6_REGNUM, E_FP_REGNUM = E_R6_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_FP_REGNUM	gdb/iq2000-tdep.c	/^  E_FP_REGNUM        = E_R27_REGNUM, \/* Frame pointer.  *\/$/;"	e	enum:gdb_regnum	file:
E_FP_REGNUM	gdb/v850-tdep.c	/^    E_R29_REGNUM, E_FP_REGNUM = E_R29_REGNUM,$/;"	e	enum:__anon1644	file:
E_FP_REGNUM	gdb/xstormy16-tdep.c	/^  E_R13_REGNUM, E_FP_REGNUM = E_R13_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_FS0_REGNUM	gdb/mn10300-tdep.h	/^  E_FS0_REGNUM = 32$/;"	e	enum:__anon2098
E_H8_MACH_H8300	include/elf/h8.h	93;"	d
E_H8_MACH_H8300H	include/elf/h8.h	94;"	d
E_H8_MACH_H8300HN	include/elf/h8.h	96;"	d
E_H8_MACH_H8300S	include/elf/h8.h	95;"	d
E_H8_MACH_H8300SN	include/elf/h8.h	97;"	d
E_H8_MACH_H8300SX	include/elf/h8.h	98;"	d
E_H8_MACH_H8300SXN	include/elf/h8.h	99;"	d
E_INSTS_REGNUM	gdb/h8300-tdep.c	/^  E_INSTS_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_INST_REGNUM	gdb/h8300-tdep.c	/^  E_INST_REGNUM, E_TICKS_REGNUM = E_INST_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_LAR_REGNUM	gdb/mn10300-tdep.h	/^  E_LAR_REGNUM = 13,$/;"	e	enum:__anon2098
E_LAST_ARGREG	gdb/iq2000-tdep.c	/^  E_LAST_ARGREG      = E_R11_REGNUM, \/* Last function arg register.  *\/$/;"	e	enum:gdb_regnum	file:
E_LIR_REGNUM	gdb/mn10300-tdep.h	/^  E_LIR_REGNUM = 12,$/;"	e	enum:__anon2098
E_LIS_INSN	include/opcode/ppc.h	479;"	d
E_LM32_MACH	include/elf/lm32.h	54;"	d
E_LP_REGNUM	gdb/v850-tdep.c	/^    E_R31_REGNUM, E_LP_REGNUM = E_R31_REGNUM,$/;"	e	enum:__anon1644	file:
E_LR_REGNUM	gdb/iq2000-tdep.c	/^  E_LR_REGNUM        = E_R31_REGNUM, \/* Link register.  *\/$/;"	e	enum:gdb_regnum	file:
E_LST_ARG_REGNUM	gdb/xstormy16-tdep.c	/^  E_R7_REGNUM, E_LST_ARG_REGNUM = E_R7_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_M32R2_ARCH	include/elf/m32r.h	103;"	d
E_M32RX_ARCH	include/elf/m32r.h	101;"	d
E_M32R_ARCH	include/elf/m32r.h	99;"	d
E_M32R_HAS_BIT_INST	include/elf/m32r.h	115;"	d
E_M32R_HAS_FLOAT_INST	include/elf/m32r.h	117;"	d
E_M32R_HAS_HIDDEN_INST	include/elf/m32r.h	112;"	d
E_M32R_HAS_PARALLEL	include/elf/m32r.h	108;"	d
E_M68HC11_F64	include/elf/m68hc11.h	68;"	d
E_M68HC11_I32	include/elf/m68hc11.h	65;"	d
E_M68HC11_NO_BANK_WARNING	include/elf/m68hc11.h	77;"	d
E_M68HC11_XGATE_RAMOFFSET	include/elf/m68hc11.h	74;"	d
E_M68HC12_BANKS	include/elf/m68hc11.h	71;"	d
E_M68HCS12X_GLOBAL	include/elf/xgate.h	71;"	d
E_MACH_REGNUM	gdb/h8300-tdep.c	/^  E_MACH_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_MACL_REGNUM	gdb/h8300-tdep.c	/^  E_MACL_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_MAX_RETTYPE_SIZE	gdb/xstormy16-tdep.c	90;"	d	file:
E_MAX_RETTYPE_SIZE_IN_REGS	gdb/v850-tdep.c	/^  E_MAX_RETTYPE_SIZE_IN_REGS = 2 * v850_reg_size$/;"	e	enum:__anon1646	file:
E_MAX_RETTYPE_SIZE_IN_REGS	gdb/xstormy16-tdep.c	/^  E_MAX_RETTYPE_SIZE_IN_REGS = E_MAX_RETTYPE_SIZE (E_R2_REGNUM)$/;"	e	enum:__anon1844	file:
E_MCRH_REGNUM	gdb/mn10300-tdep.h	/^  E_MCRH_REGNUM = 26,$/;"	e	enum:__anon2098
E_MCRL_REGNUM	gdb/mn10300-tdep.h	/^  E_MCRL_REGNUM = 27,$/;"	e	enum:__anon2098
E_MCVF_REGNUM	gdb/mn10300-tdep.h	/^  E_MCVF_REGNUM = 28,$/;"	e	enum:__anon2098
E_MDRQ_REGNUM	gdb/mn10300-tdep.h	/^  E_MDRQ_REGNUM = 14,$/;"	e	enum:__anon2098
E_MDR_REGNUM	gdb/mn10300-tdep.h	/^  E_MDR_REGNUM = 10,$/;"	e	enum:__anon2098
E_MIPS_ABI_EABI32	include/elf/mips.h	268;"	d
E_MIPS_ABI_EABI64	include/elf/mips.h	271;"	d
E_MIPS_ABI_O32	include/elf/mips.h	262;"	d
E_MIPS_ABI_O64	include/elf/mips.h	265;"	d
E_MIPS_ARCH_1	include/elf/mips.h	226;"	d
E_MIPS_ARCH_2	include/elf/mips.h	229;"	d
E_MIPS_ARCH_3	include/elf/mips.h	232;"	d
E_MIPS_ARCH_32	include/elf/mips.h	241;"	d
E_MIPS_ARCH_32R2	include/elf/mips.h	247;"	d
E_MIPS_ARCH_32R6	include/elf/mips.h	253;"	d
E_MIPS_ARCH_4	include/elf/mips.h	235;"	d
E_MIPS_ARCH_5	include/elf/mips.h	238;"	d
E_MIPS_ARCH_64	include/elf/mips.h	244;"	d
E_MIPS_ARCH_64R2	include/elf/mips.h	250;"	d
E_MIPS_ARCH_64R6	include/elf/mips.h	256;"	d
E_MIPS_MACH_3900	include/elf/mips.h	284;"	d
E_MIPS_MACH_4010	include/elf/mips.h	285;"	d
E_MIPS_MACH_4100	include/elf/mips.h	286;"	d
E_MIPS_MACH_4111	include/elf/mips.h	289;"	d
E_MIPS_MACH_4120	include/elf/mips.h	288;"	d
E_MIPS_MACH_4650	include/elf/mips.h	287;"	d
E_MIPS_MACH_5400	include/elf/mips.h	295;"	d
E_MIPS_MACH_5500	include/elf/mips.h	298;"	d
E_MIPS_MACH_5900	include/elf/mips.h	296;"	d
E_MIPS_MACH_9000	include/elf/mips.h	299;"	d
E_MIPS_MACH_IAMR2	include/elf/mips.h	297;"	d
E_MIPS_MACH_LS2E	include/elf/mips.h	300;"	d
E_MIPS_MACH_LS2F	include/elf/mips.h	301;"	d
E_MIPS_MACH_LS3A	include/elf/mips.h	302;"	d
E_MIPS_MACH_OCTEON	include/elf/mips.h	291;"	d
E_MIPS_MACH_OCTEON2	include/elf/mips.h	293;"	d
E_MIPS_MACH_OCTEON3	include/elf/mips.h	294;"	d
E_MIPS_MACH_SB1	include/elf/mips.h	290;"	d
E_MIPS_MACH_XLR	include/elf/mips.h	292;"	d
E_MN10300_MACH_AM33	include/elf/mn10300.h	78;"	d
E_MN10300_MACH_AM33_2	include/elf/mn10300.h	79;"	d
E_MN10300_MACH_MN10300	include/elf/mn10300.h	77;"	d
E_MSP430_MACH_MSP430X	include/elf/msp430.h	48;"	d
E_MSP430_MACH_MSP430x11	include/elf/msp430.h	29;"	d
E_MSP430_MACH_MSP430x11x1	include/elf/msp430.h	30;"	d
E_MSP430_MACH_MSP430x12	include/elf/msp430.h	31;"	d
E_MSP430_MACH_MSP430x13	include/elf/msp430.h	32;"	d
E_MSP430_MACH_MSP430x14	include/elf/msp430.h	33;"	d
E_MSP430_MACH_MSP430x15	include/elf/msp430.h	34;"	d
E_MSP430_MACH_MSP430x16	include/elf/msp430.h	35;"	d
E_MSP430_MACH_MSP430x20	include/elf/msp430.h	36;"	d
E_MSP430_MACH_MSP430x22	include/elf/msp430.h	37;"	d
E_MSP430_MACH_MSP430x23	include/elf/msp430.h	38;"	d
E_MSP430_MACH_MSP430x24	include/elf/msp430.h	39;"	d
E_MSP430_MACH_MSP430x26	include/elf/msp430.h	40;"	d
E_MSP430_MACH_MSP430x31	include/elf/msp430.h	41;"	d
E_MSP430_MACH_MSP430x32	include/elf/msp430.h	42;"	d
E_MSP430_MACH_MSP430x33	include/elf/msp430.h	43;"	d
E_MSP430_MACH_MSP430x41	include/elf/msp430.h	44;"	d
E_MSP430_MACH_MSP430x42	include/elf/msp430.h	45;"	d
E_MSP430_MACH_MSP430x43	include/elf/msp430.h	46;"	d
E_MSP430_MACH_MSP430x44	include/elf/msp430.h	47;"	d
E_MSP430_MACH_MSP430x46	include/elf/msp430.h	49;"	d
E_MSP430_MACH_MSP430x47	include/elf/msp430.h	50;"	d
E_MSP430_MACH_MSP430x54	include/elf/msp430.h	51;"	d
E_MULL2I_INSN	include/opcode/ppc.h	486;"	d
E_N1H_ARCH	include/elf/nds32.h	200;"	d
E_N1_ARCH	include/elf/nds32.h	198;"	d
E_NDS32_ELF_VER_1_2	include/elf/nds32.h	292;"	d
E_NDS32_ELF_VER_1_3	include/elf/nds32.h	294;"	d
E_NDS32_ELF_VER_1_4	include/elf/nds32.h	297;"	d
E_NDS32_FPU_REG_16SP_8DP	include/elf/nds32.h	257;"	d
E_NDS32_FPU_REG_32SP_16DP	include/elf/nds32.h	258;"	d
E_NDS32_FPU_REG_32SP_32DP	include/elf/nds32.h	259;"	d
E_NDS32_FPU_REG_8SP_4DP	include/elf/nds32.h	256;"	d
E_NDS32_FPU_REG_CONF	include/elf/nds32.h	255;"	d
E_NDS32_FPU_REG_CONF_SHIFT	include/elf/nds32.h	254;"	d
E_NDS32_HAS_16BIT_INST	include/elf/nds32.h	234;"	d
E_NDS32_HAS_AUDIO_INST	include/elf/nds32.h	228;"	d
E_NDS32_HAS_CUSTOM_SEC	include/elf/nds32.h	267;"	d
E_NDS32_HAS_DIV_DX_INST	include/elf/nds32.h	232;"	d
E_NDS32_HAS_DIV_INST	include/elf/nds32.h	230;"	d
E_NDS32_HAS_ENCRIPT_INST	include/elf/nds32.h	244;"	d
E_NDS32_HAS_EX9_INST	include/elf/nds32.h	220;"	d
E_NDS32_HAS_EXT2_INST	include/elf/nds32.h	224;"	d
E_NDS32_HAS_EXT_INST	include/elf/nds32.h	222;"	d
E_NDS32_HAS_FPU_DP_INST	include/elf/nds32.h	246;"	d
E_NDS32_HAS_FPU_INST	include/elf/nds32.h	226;"	d
E_NDS32_HAS_FPU_MAC_INST	include/elf/nds32.h	261;"	d
E_NDS32_HAS_IFC_INST	include/elf/nds32.h	235;"	d
E_NDS32_HAS_L2C_INST	include/elf/nds32.h	252;"	d
E_NDS32_HAS_MAC_DX_INST	include/elf/nds32.h	250;"	d
E_NDS32_HAS_MFUSR_PC_INST	include/elf/nds32.h	219;"	d
E_NDS32_HAS_NO_MAC_INST	include/elf/nds32.h	248;"	d
E_NDS32_HAS_PIC	include/elf/nds32.h	265;"	d
E_NDS32_HAS_REDUCED_REGS	include/elf/nds32.h	239;"	d
E_NDS32_HAS_SATURATION_INST	include/elf/nds32.h	242;"	d
E_NDS32_HAS_STRING_INST	include/elf/nds32.h	237;"	d
E_NDS32_HAS_VIDEO_INST	include/elf/nds32.h	241;"	d
E_NDS32_NULL	include/elf/nds32.h	263;"	d
E_NDS_ABI_AABI	include/elf/nds32.h	283;"	d
E_NDS_ABI_V0	include/elf/nds32.h	279;"	d
E_NDS_ABI_V1	include/elf/nds32.h	280;"	d
E_NDS_ABI_V2	include/elf/nds32.h	281;"	d
E_NDS_ABI_V2FP	include/elf/nds32.h	282;"	d
E_NDS_ABI_V2FP_PLUS	include/elf/nds32.h	284;"	d
E_NDS_ARCH_STAR_RESERVED	include/elf/nds32.h	191;"	d
E_NDS_ARCH_STAR_V0_9	include/elf/nds32.h	196;"	d
E_NDS_ARCH_STAR_V1_0	include/elf/nds32.h	192;"	d
E_NDS_ARCH_STAR_V2_0	include/elf/nds32.h	193;"	d
E_NDS_ARCH_STAR_V3_0	include/elf/nds32.h	194;"	d
E_NDS_ARCH_STAR_V3_M	include/elf/nds32.h	195;"	d
E_NFP_MACH_3200	include/elf/nfp.h	44;"	d
E_NFP_MACH_6000	include/elf/nfp.h	45;"	d
E_NUM_OF_V850E2_REGS	gdb/v850-tdep.c	/^    E_NUM_OF_V850E2_REGS,$/;"	e	enum:__anon1644	file:
E_NUM_OF_V850E3V5_REGS	gdb/v850-tdep.c	/^    E_NUM_OF_V850E3V5_REGS,$/;"	e	enum:__anon1644	file:
E_NUM_OF_V850E_REGS	gdb/v850-tdep.c	/^    E_NUM_OF_V850E_REGS = E_NUM_OF_V850_REGS,$/;"	e	enum:__anon1644	file:
E_NUM_OF_V850_REGS	gdb/v850-tdep.c	/^    E_NUM_OF_V850_REGS,$/;"	e	enum:__anon1644	file:
E_NUM_REGS	gdb/iq2000-tdep.c	/^  E_NUM_REGS         = E_PC_REGNUM + 1$/;"	e	enum:gdb_regnum	file:
E_NUM_REGS	gdb/v850-tdep.c	/^    E_NUM_REGS = E_NUM_OF_V850E3V5_REGS$/;"	e	enum:__anon1644	file:
E_NUM_REGS	gdb/xstormy16-tdep.c	/^  E_NUM_REGS$/;"	e	enum:gdb_regnum	file:
E_OR2IS_INSN	include/opcode/ppc.h	478;"	d
E_OR2I_INSN	include/opcode/ppc.h	476;"	d
E_PC_REGNUM	gdb/h8300-tdep.c	/^  E_PC_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_PC_REGNUM	gdb/iq2000-tdep.c	/^  E_PC_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_PC_REGNUM	gdb/mn10300-tdep.h	/^  E_PC_REGNUM = 9,$/;"	e	enum:__anon2098
E_PC_REGNUM	gdb/v850-tdep.c	/^    E_R64_REGNUM, E_PC_REGNUM = E_R64_REGNUM,$/;"	e	enum:__anon1644	file:
E_PC_REGNUM	gdb/xstormy16-tdep.c	/^  E_PC_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_PSEUDO_CCR_REGNUM	gdb/h8300-tdep.c	61;"	d	file:
E_PSEUDO_EXR_REGNUM	gdb/h8300-tdep.c	62;"	d	file:
E_PSW_REGNUM	gdb/mn10300-tdep.h	/^  E_PSW_REGNUM = 11,$/;"	e	enum:__anon2098
E_PSW_REGNUM	gdb/xstormy16-tdep.c	/^  E_R14_REGNUM, E_PSW_REGNUM = E_R14_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_PS_REGNUM	gdb/v850-tdep.c	/^    E_R37_REGNUM, E_PS_REGNUM = E_R37_REGNUM,$/;"	e	enum:__anon1644	file:
E_PTR_RET_REGNUM	gdb/xstormy16-tdep.c	/^  E_R2_REGNUM, E_1ST_ARG_REGNUM = E_R2_REGNUM, E_PTR_RET_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R0_REGNUM	gdb/h8300-tdep.c	/^  E_R0_REGNUM, E_ER0_REGNUM = E_R0_REGNUM, E_ARG0_REGNUM = E_R0_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R0_REGNUM	gdb/iq2000-tdep.c	/^  E_R0_REGNUM,  E_R1_REGNUM,  E_R2_REGNUM,  E_R3_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R0_REGNUM	gdb/v850-tdep.c	/^    E_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_R0_REGNUM	gdb/xstormy16-tdep.c	/^  E_R0_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R100_REGNUM	gdb/v850-tdep.c	/^    E_R100_REGNUM,$/;"	e	enum:__anon1644	file:
E_R101_REGNUM	gdb/v850-tdep.c	/^    E_R101_REGNUM,$/;"	e	enum:__anon1644	file:
E_R102_REGNUM	gdb/v850-tdep.c	/^    E_R102_REGNUM,$/;"	e	enum:__anon1644	file:
E_R103_REGNUM	gdb/v850-tdep.c	/^    E_R103_REGNUM,$/;"	e	enum:__anon1644	file:
E_R104_REGNUM	gdb/v850-tdep.c	/^    E_R104_REGNUM,$/;"	e	enum:__anon1644	file:
E_R105_REGNUM	gdb/v850-tdep.c	/^    E_R105_REGNUM,$/;"	e	enum:__anon1644	file:
E_R106_REGNUM	gdb/v850-tdep.c	/^    E_R106_REGNUM,$/;"	e	enum:__anon1644	file:
E_R107_REGNUM	gdb/v850-tdep.c	/^    E_R107_REGNUM,$/;"	e	enum:__anon1644	file:
E_R108_REGNUM	gdb/v850-tdep.c	/^    E_R108_REGNUM,$/;"	e	enum:__anon1644	file:
E_R109_REGNUM	gdb/v850-tdep.c	/^    E_R109_REGNUM,$/;"	e	enum:__anon1644	file:
E_R10_REGNUM	gdb/iq2000-tdep.c	/^  E_R8_REGNUM,  E_R9_REGNUM,  E_R10_REGNUM, E_R11_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R10_REGNUM	gdb/v850-tdep.c	/^    E_R10_REGNUM, E_V0_REGNUM = E_R10_REGNUM,$/;"	e	enum:__anon1644	file:
E_R10_REGNUM	gdb/xstormy16-tdep.c	/^  E_R10_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R110_REGNUM	gdb/v850-tdep.c	/^    E_R110_REGNUM,$/;"	e	enum:__anon1644	file:
E_R111_REGNUM	gdb/v850-tdep.c	/^    E_R111_REGNUM,$/;"	e	enum:__anon1644	file:
E_R112_REGNUM	gdb/v850-tdep.c	/^    E_R112_REGNUM,$/;"	e	enum:__anon1644	file:
E_R113_REGNUM	gdb/v850-tdep.c	/^    E_R113_REGNUM,$/;"	e	enum:__anon1644	file:
E_R114_REGNUM	gdb/v850-tdep.c	/^    E_R114_REGNUM,$/;"	e	enum:__anon1644	file:
E_R115_REGNUM	gdb/v850-tdep.c	/^    E_R115_REGNUM,$/;"	e	enum:__anon1644	file:
E_R116_REGNUM	gdb/v850-tdep.c	/^    E_R116_REGNUM,$/;"	e	enum:__anon1644	file:
E_R117_REGNUM	gdb/v850-tdep.c	/^    E_R117_REGNUM,$/;"	e	enum:__anon1644	file:
E_R118_REGNUM	gdb/v850-tdep.c	/^    E_R118_REGNUM,$/;"	e	enum:__anon1644	file:
E_R119_REGNUM	gdb/v850-tdep.c	/^    E_R119_REGNUM,$/;"	e	enum:__anon1644	file:
E_R11_REGNUM	gdb/iq2000-tdep.c	/^  E_R8_REGNUM,  E_R9_REGNUM,  E_R10_REGNUM, E_R11_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R11_REGNUM	gdb/v850-tdep.c	/^    E_R11_REGNUM, E_V1_REGNUM = E_R11_REGNUM,$/;"	e	enum:__anon1644	file:
E_R11_REGNUM	gdb/xstormy16-tdep.c	/^  E_R11_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R120_REGNUM	gdb/v850-tdep.c	/^    E_R120_REGNUM,$/;"	e	enum:__anon1644	file:
E_R121_REGNUM	gdb/v850-tdep.c	/^    E_R121_REGNUM,$/;"	e	enum:__anon1644	file:
E_R122_REGNUM	gdb/v850-tdep.c	/^    E_R122_REGNUM,$/;"	e	enum:__anon1644	file:
E_R123_REGNUM	gdb/v850-tdep.c	/^    E_R123_REGNUM,$/;"	e	enum:__anon1644	file:
E_R124_REGNUM	gdb/v850-tdep.c	/^    E_R124_REGNUM,$/;"	e	enum:__anon1644	file:
E_R125_REGNUM	gdb/v850-tdep.c	/^    E_R125_REGNUM,$/;"	e	enum:__anon1644	file:
E_R126_REGNUM	gdb/v850-tdep.c	/^    E_R126_REGNUM,$/;"	e	enum:__anon1644	file:
E_R127_REGNUM	gdb/v850-tdep.c	/^    E_R127_REGNUM,$/;"	e	enum:__anon1644	file:
E_R128_REGNUM	gdb/v850-tdep.c	/^    E_R128_REGNUM, E_FPSR_REGNUM = E_R128_REGNUM,$/;"	e	enum:__anon1644	file:
E_R129_REGNUM	gdb/v850-tdep.c	/^    E_R129_REGNUM, E_FPEPC_REGNUM = E_R129_REGNUM,$/;"	e	enum:__anon1644	file:
E_R12_REGNUM	gdb/iq2000-tdep.c	/^  E_R12_REGNUM, E_R13_REGNUM, E_R14_REGNUM, E_R15_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R12_REGNUM	gdb/v850-tdep.c	/^    E_R12_REGNUM,$/;"	e	enum:__anon1644	file:
E_R12_REGNUM	gdb/xstormy16-tdep.c	/^  E_R12_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R130_REGNUM	gdb/v850-tdep.c	/^    E_R130_REGNUM, E_FPST_REGNUM = E_R130_REGNUM,$/;"	e	enum:__anon1644	file:
E_R131_REGNUM	gdb/v850-tdep.c	/^    E_R131_REGNUM, E_FPCC_REGNUM = E_R131_REGNUM,$/;"	e	enum:__anon1644	file:
E_R132_REGNUM	gdb/v850-tdep.c	/^    E_R132_REGNUM, E_FPCFG_REGNUM = E_R132_REGNUM,$/;"	e	enum:__anon1644	file:
E_R133_REGNUM	gdb/v850-tdep.c	/^    E_R133_REGNUM,$/;"	e	enum:__anon1644	file:
E_R134_REGNUM	gdb/v850-tdep.c	/^    E_R134_REGNUM,$/;"	e	enum:__anon1644	file:
E_R135_REGNUM	gdb/v850-tdep.c	/^    E_R135_REGNUM,$/;"	e	enum:__anon1644	file:
E_R136_REGNUM	gdb/v850-tdep.c	/^    E_R136_REGNUM,$/;"	e	enum:__anon1644	file:
E_R137_REGNUM	gdb/v850-tdep.c	/^    E_R137_REGNUM,$/;"	e	enum:__anon1644	file:
E_R138_REGNUM	gdb/v850-tdep.c	/^    E_R138_REGNUM,$/;"	e	enum:__anon1644	file:
E_R139_REGNUM	gdb/v850-tdep.c	/^    E_R139_REGNUM,$/;"	e	enum:__anon1644	file:
E_R13_REGNUM	gdb/iq2000-tdep.c	/^  E_R12_REGNUM, E_R13_REGNUM, E_R14_REGNUM, E_R15_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R13_REGNUM	gdb/v850-tdep.c	/^    E_R13_REGNUM,$/;"	e	enum:__anon1644	file:
E_R13_REGNUM	gdb/xstormy16-tdep.c	/^  E_R13_REGNUM, E_FP_REGNUM = E_R13_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R140_REGNUM	gdb/v850-tdep.c	/^    E_R140_REGNUM,$/;"	e	enum:__anon1644	file:
E_R141_REGNUM	gdb/v850-tdep.c	/^    E_R141_REGNUM,$/;"	e	enum:__anon1644	file:
E_R142_REGNUM	gdb/v850-tdep.c	/^    E_R142_REGNUM,$/;"	e	enum:__anon1644	file:
E_R143_REGNUM	gdb/v850-tdep.c	/^    E_R143_REGNUM,$/;"	e	enum:__anon1644	file:
E_R144_REGNUM	gdb/v850-tdep.c	/^    E_R144_REGNUM,$/;"	e	enum:__anon1644	file:
E_R145_REGNUM	gdb/v850-tdep.c	/^    E_R145_REGNUM,$/;"	e	enum:__anon1644	file:
E_R146_REGNUM	gdb/v850-tdep.c	/^    E_R146_REGNUM,$/;"	e	enum:__anon1644	file:
E_R147_REGNUM	gdb/v850-tdep.c	/^    E_R147_REGNUM,$/;"	e	enum:__anon1644	file:
E_R148_REGNUM	gdb/v850-tdep.c	/^    E_R148_REGNUM,$/;"	e	enum:__anon1644	file:
E_R149_REGNUM	gdb/v850-tdep.c	/^    E_R149_REGNUM,$/;"	e	enum:__anon1644	file:
E_R14_REGNUM	gdb/iq2000-tdep.c	/^  E_R12_REGNUM, E_R13_REGNUM, E_R14_REGNUM, E_R15_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R14_REGNUM	gdb/v850-tdep.c	/^    E_R14_REGNUM,$/;"	e	enum:__anon1644	file:
E_R14_REGNUM	gdb/xstormy16-tdep.c	/^  E_R14_REGNUM, E_PSW_REGNUM = E_R14_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R15_REGNUM	gdb/iq2000-tdep.c	/^  E_R12_REGNUM, E_R13_REGNUM, E_R14_REGNUM, E_R15_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R15_REGNUM	gdb/v850-tdep.c	/^    E_R15_REGNUM,$/;"	e	enum:__anon1644	file:
E_R15_REGNUM	gdb/xstormy16-tdep.c	/^  E_R15_REGNUM, E_SP_REGNUM = E_R15_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R16_REGNUM	gdb/iq2000-tdep.c	/^  E_R16_REGNUM, E_R17_REGNUM, E_R18_REGNUM, E_R19_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R16_REGNUM	gdb/v850-tdep.c	/^    E_R16_REGNUM,$/;"	e	enum:__anon1644	file:
E_R17_REGNUM	gdb/iq2000-tdep.c	/^  E_R16_REGNUM, E_R17_REGNUM, E_R18_REGNUM, E_R19_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R17_REGNUM	gdb/v850-tdep.c	/^    E_R17_REGNUM,$/;"	e	enum:__anon1644	file:
E_R18_REGNUM	gdb/iq2000-tdep.c	/^  E_R16_REGNUM, E_R17_REGNUM, E_R18_REGNUM, E_R19_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R18_REGNUM	gdb/v850-tdep.c	/^    E_R18_REGNUM,$/;"	e	enum:__anon1644	file:
E_R19_REGNUM	gdb/iq2000-tdep.c	/^  E_R16_REGNUM, E_R17_REGNUM, E_R18_REGNUM, E_R19_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R19_REGNUM	gdb/v850-tdep.c	/^    E_R19_REGNUM,$/;"	e	enum:__anon1644	file:
E_R1_REGNUM	gdb/h8300-tdep.c	/^  E_R1_REGNUM, E_ER1_REGNUM = E_R1_REGNUM, E_RET1_REGNUM = E_R1_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R1_REGNUM	gdb/iq2000-tdep.c	/^  E_R0_REGNUM,  E_R1_REGNUM,  E_R2_REGNUM,  E_R3_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R1_REGNUM	gdb/v850-tdep.c	/^    E_R1_REGNUM,$/;"	e	enum:__anon1644	file:
E_R1_REGNUM	gdb/xstormy16-tdep.c	/^  E_R1_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R20_REGNUM	gdb/iq2000-tdep.c	/^  E_R20_REGNUM, E_R21_REGNUM, E_R22_REGNUM, E_R23_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R20_REGNUM	gdb/v850-tdep.c	/^    E_R20_REGNUM,$/;"	e	enum:__anon1644	file:
E_R21_REGNUM	gdb/iq2000-tdep.c	/^  E_R20_REGNUM, E_R21_REGNUM, E_R22_REGNUM, E_R23_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R21_REGNUM	gdb/v850-tdep.c	/^    E_R21_REGNUM,$/;"	e	enum:__anon1644	file:
E_R22_REGNUM	gdb/iq2000-tdep.c	/^  E_R20_REGNUM, E_R21_REGNUM, E_R22_REGNUM, E_R23_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R22_REGNUM	gdb/v850-tdep.c	/^    E_R22_REGNUM,$/;"	e	enum:__anon1644	file:
E_R23_REGNUM	gdb/iq2000-tdep.c	/^  E_R20_REGNUM, E_R21_REGNUM, E_R22_REGNUM, E_R23_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R23_REGNUM	gdb/v850-tdep.c	/^    E_R23_REGNUM,$/;"	e	enum:__anon1644	file:
E_R24_REGNUM	gdb/iq2000-tdep.c	/^  E_R24_REGNUM, E_R25_REGNUM, E_R26_REGNUM, E_R27_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R24_REGNUM	gdb/v850-tdep.c	/^    E_R24_REGNUM,$/;"	e	enum:__anon1644	file:
E_R25_REGNUM	gdb/iq2000-tdep.c	/^  E_R24_REGNUM, E_R25_REGNUM, E_R26_REGNUM, E_R27_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R25_REGNUM	gdb/v850-tdep.c	/^    E_R25_REGNUM,$/;"	e	enum:__anon1644	file:
E_R26_REGNUM	gdb/iq2000-tdep.c	/^  E_R24_REGNUM, E_R25_REGNUM, E_R26_REGNUM, E_R27_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R26_REGNUM	gdb/v850-tdep.c	/^    E_R26_REGNUM,$/;"	e	enum:__anon1644	file:
E_R27_REGNUM	gdb/iq2000-tdep.c	/^  E_R24_REGNUM, E_R25_REGNUM, E_R26_REGNUM, E_R27_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R27_REGNUM	gdb/v850-tdep.c	/^    E_R27_REGNUM,$/;"	e	enum:__anon1644	file:
E_R28_REGNUM	gdb/iq2000-tdep.c	/^  E_R28_REGNUM, E_R29_REGNUM, E_R30_REGNUM, E_R31_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R28_REGNUM	gdb/v850-tdep.c	/^    E_R28_REGNUM,$/;"	e	enum:__anon1644	file:
E_R29_REGNUM	gdb/iq2000-tdep.c	/^  E_R28_REGNUM, E_R29_REGNUM, E_R30_REGNUM, E_R31_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R29_REGNUM	gdb/v850-tdep.c	/^    E_R29_REGNUM, E_FP_REGNUM = E_R29_REGNUM,$/;"	e	enum:__anon1644	file:
E_R2_REGNUM	gdb/h8300-tdep.c	/^  E_R2_REGNUM, E_ER2_REGNUM = E_R2_REGNUM, E_ARGLAST_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R2_REGNUM	gdb/iq2000-tdep.c	/^  E_R0_REGNUM,  E_R1_REGNUM,  E_R2_REGNUM,  E_R3_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R2_REGNUM	gdb/v850-tdep.c	/^    E_R2_REGNUM,$/;"	e	enum:__anon1644	file:
E_R2_REGNUM	gdb/xstormy16-tdep.c	/^  E_R2_REGNUM, E_1ST_ARG_REGNUM = E_R2_REGNUM, E_PTR_RET_REGNUM = E_R2_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R30_REGNUM	gdb/iq2000-tdep.c	/^  E_R28_REGNUM, E_R29_REGNUM, E_R30_REGNUM, E_R31_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R30_REGNUM	gdb/v850-tdep.c	/^    E_R30_REGNUM, E_EP_REGNUM = E_R30_REGNUM,$/;"	e	enum:__anon1644	file:
E_R31_REGNUM	gdb/iq2000-tdep.c	/^  E_R28_REGNUM, E_R29_REGNUM, E_R30_REGNUM, E_R31_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R31_REGNUM	gdb/v850-tdep.c	/^    E_R31_REGNUM, E_LP_REGNUM = E_R31_REGNUM,$/;"	e	enum:__anon1644	file:
E_R32_REGNUM	gdb/v850-tdep.c	/^    E_R32_REGNUM, E_SR0_REGNUM = E_R32_REGNUM,$/;"	e	enum:__anon1644	file:
E_R33_REGNUM	gdb/v850-tdep.c	/^    E_R33_REGNUM,$/;"	e	enum:__anon1644	file:
E_R34_REGNUM	gdb/v850-tdep.c	/^    E_R34_REGNUM,$/;"	e	enum:__anon1644	file:
E_R35_REGNUM	gdb/v850-tdep.c	/^    E_R35_REGNUM,$/;"	e	enum:__anon1644	file:
E_R36_REGNUM	gdb/v850-tdep.c	/^    E_R36_REGNUM,$/;"	e	enum:__anon1644	file:
E_R37_REGNUM	gdb/v850-tdep.c	/^    E_R37_REGNUM, E_PS_REGNUM = E_R37_REGNUM,$/;"	e	enum:__anon1644	file:
E_R38_REGNUM	gdb/v850-tdep.c	/^    E_R38_REGNUM,$/;"	e	enum:__anon1644	file:
E_R39_REGNUM	gdb/v850-tdep.c	/^    E_R39_REGNUM,$/;"	e	enum:__anon1644	file:
E_R3_REGNUM	gdb/h8300-tdep.c	/^  E_R3_REGNUM, E_ER3_REGNUM = E_R3_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R3_REGNUM	gdb/iq2000-tdep.c	/^  E_R0_REGNUM,  E_R1_REGNUM,  E_R2_REGNUM,  E_R3_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R3_REGNUM	gdb/v850-tdep.c	/^    E_R3_REGNUM, E_SP_REGNUM = E_R3_REGNUM,$/;"	e	enum:__anon1644	file:
E_R3_REGNUM	gdb/xstormy16-tdep.c	/^  E_R3_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R40_REGNUM	gdb/v850-tdep.c	/^    E_R40_REGNUM,$/;"	e	enum:__anon1644	file:
E_R41_REGNUM	gdb/v850-tdep.c	/^    E_R41_REGNUM,$/;"	e	enum:__anon1644	file:
E_R42_REGNUM	gdb/v850-tdep.c	/^    E_R42_REGNUM,$/;"	e	enum:__anon1644	file:
E_R43_REGNUM	gdb/v850-tdep.c	/^    E_R43_REGNUM,$/;"	e	enum:__anon1644	file:
E_R44_REGNUM	gdb/v850-tdep.c	/^    E_R44_REGNUM,$/;"	e	enum:__anon1644	file:
E_R45_REGNUM	gdb/v850-tdep.c	/^    E_R45_REGNUM,$/;"	e	enum:__anon1644	file:
E_R46_REGNUM	gdb/v850-tdep.c	/^    E_R46_REGNUM,$/;"	e	enum:__anon1644	file:
E_R47_REGNUM	gdb/v850-tdep.c	/^    E_R47_REGNUM,$/;"	e	enum:__anon1644	file:
E_R48_REGNUM	gdb/v850-tdep.c	/^    E_R48_REGNUM,$/;"	e	enum:__anon1644	file:
E_R49_REGNUM	gdb/v850-tdep.c	/^    E_R49_REGNUM,$/;"	e	enum:__anon1644	file:
E_R4_REGNUM	gdb/h8300-tdep.c	/^  E_R4_REGNUM, E_ER4_REGNUM = E_R4_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R4_REGNUM	gdb/iq2000-tdep.c	/^  E_R4_REGNUM,  E_R5_REGNUM,  E_R6_REGNUM,  E_R7_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R4_REGNUM	gdb/v850-tdep.c	/^    E_R4_REGNUM,$/;"	e	enum:__anon1644	file:
E_R4_REGNUM	gdb/xstormy16-tdep.c	/^  E_R4_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R50_REGNUM	gdb/v850-tdep.c	/^    E_R50_REGNUM,$/;"	e	enum:__anon1644	file:
E_R51_REGNUM	gdb/v850-tdep.c	/^    E_R51_REGNUM,$/;"	e	enum:__anon1644	file:
E_R52_REGNUM	gdb/v850-tdep.c	/^    E_R52_REGNUM, E_CTBP_REGNUM = E_R52_REGNUM,$/;"	e	enum:__anon1644	file:
E_R53_REGNUM	gdb/v850-tdep.c	/^    E_R53_REGNUM,$/;"	e	enum:__anon1644	file:
E_R54_REGNUM	gdb/v850-tdep.c	/^    E_R54_REGNUM,$/;"	e	enum:__anon1644	file:
E_R55_REGNUM	gdb/v850-tdep.c	/^    E_R55_REGNUM,$/;"	e	enum:__anon1644	file:
E_R56_REGNUM	gdb/v850-tdep.c	/^    E_R56_REGNUM,$/;"	e	enum:__anon1644	file:
E_R57_REGNUM	gdb/v850-tdep.c	/^    E_R57_REGNUM,$/;"	e	enum:__anon1644	file:
E_R58_REGNUM	gdb/v850-tdep.c	/^    E_R58_REGNUM,$/;"	e	enum:__anon1644	file:
E_R59_REGNUM	gdb/v850-tdep.c	/^    E_R59_REGNUM,$/;"	e	enum:__anon1644	file:
E_R5_REGNUM	gdb/h8300-tdep.c	/^  E_R5_REGNUM, E_ER5_REGNUM = E_R5_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R5_REGNUM	gdb/iq2000-tdep.c	/^  E_R4_REGNUM,  E_R5_REGNUM,  E_R6_REGNUM,  E_R7_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R5_REGNUM	gdb/v850-tdep.c	/^    E_R5_REGNUM,$/;"	e	enum:__anon1644	file:
E_R5_REGNUM	gdb/xstormy16-tdep.c	/^  E_R5_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R60_REGNUM	gdb/v850-tdep.c	/^    E_R60_REGNUM,$/;"	e	enum:__anon1644	file:
E_R61_REGNUM	gdb/v850-tdep.c	/^    E_R61_REGNUM,$/;"	e	enum:__anon1644	file:
E_R62_REGNUM	gdb/v850-tdep.c	/^    E_R62_REGNUM,$/;"	e	enum:__anon1644	file:
E_R63_REGNUM	gdb/v850-tdep.c	/^    E_R63_REGNUM,$/;"	e	enum:__anon1644	file:
E_R64_REGNUM	gdb/v850-tdep.c	/^    E_R64_REGNUM, E_PC_REGNUM = E_R64_REGNUM,$/;"	e	enum:__anon1644	file:
E_R65_REGNUM	gdb/v850-tdep.c	/^    E_R65_REGNUM,$/;"	e	enum:__anon1644	file:
E_R66_REGNUM	gdb/v850-tdep.c	/^    E_R66_REGNUM = E_NUM_OF_V850_REGS,$/;"	e	enum:__anon1644	file:
E_R67_REGNUM	gdb/v850-tdep.c	/^    E_R67_REGNUM,$/;"	e	enum:__anon1644	file:
E_R68_REGNUM	gdb/v850-tdep.c	/^    E_R68_REGNUM,$/;"	e	enum:__anon1644	file:
E_R69_REGNUM	gdb/v850-tdep.c	/^    E_R69_REGNUM,$/;"	e	enum:__anon1644	file:
E_R6_REGNUM	gdb/h8300-tdep.c	/^  E_R6_REGNUM, E_ER6_REGNUM = E_R6_REGNUM, E_FP_REGNUM = E_R6_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R6_REGNUM	gdb/iq2000-tdep.c	/^  E_R4_REGNUM,  E_R5_REGNUM,  E_R6_REGNUM,  E_R7_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R6_REGNUM	gdb/v850-tdep.c	/^    E_R6_REGNUM, E_ARG0_REGNUM = E_R6_REGNUM,$/;"	e	enum:__anon1644	file:
E_R6_REGNUM	gdb/xstormy16-tdep.c	/^  E_R6_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R70_REGNUM	gdb/v850-tdep.c	/^    E_R70_REGNUM,$/;"	e	enum:__anon1644	file:
E_R71_REGNUM	gdb/v850-tdep.c	/^    E_R71_REGNUM,$/;"	e	enum:__anon1644	file:
E_R72_REGNUM	gdb/v850-tdep.c	/^    E_R72_REGNUM,$/;"	e	enum:__anon1644	file:
E_R73_REGNUM	gdb/v850-tdep.c	/^    E_R73_REGNUM,$/;"	e	enum:__anon1644	file:
E_R74_REGNUM	gdb/v850-tdep.c	/^    E_R74_REGNUM,$/;"	e	enum:__anon1644	file:
E_R75_REGNUM	gdb/v850-tdep.c	/^    E_R75_REGNUM,$/;"	e	enum:__anon1644	file:
E_R76_REGNUM	gdb/v850-tdep.c	/^    E_R76_REGNUM,$/;"	e	enum:__anon1644	file:
E_R77_REGNUM	gdb/v850-tdep.c	/^    E_R77_REGNUM,$/;"	e	enum:__anon1644	file:
E_R78_REGNUM	gdb/v850-tdep.c	/^    E_R78_REGNUM,$/;"	e	enum:__anon1644	file:
E_R79_REGNUM	gdb/v850-tdep.c	/^    E_R79_REGNUM,$/;"	e	enum:__anon1644	file:
E_R7_REGNUM	gdb/iq2000-tdep.c	/^  E_R4_REGNUM,  E_R5_REGNUM,  E_R6_REGNUM,  E_R7_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R7_REGNUM	gdb/v850-tdep.c	/^    E_R7_REGNUM,$/;"	e	enum:__anon1644	file:
E_R7_REGNUM	gdb/xstormy16-tdep.c	/^  E_R7_REGNUM, E_LST_ARG_REGNUM = E_R7_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R80_REGNUM	gdb/v850-tdep.c	/^    E_R80_REGNUM,$/;"	e	enum:__anon1644	file:
E_R81_REGNUM	gdb/v850-tdep.c	/^    E_R81_REGNUM,$/;"	e	enum:__anon1644	file:
E_R82_REGNUM	gdb/v850-tdep.c	/^    E_R82_REGNUM,$/;"	e	enum:__anon1644	file:
E_R83_REGNUM	gdb/v850-tdep.c	/^    E_R83_REGNUM,$/;"	e	enum:__anon1644	file:
E_R84_REGNUM	gdb/v850-tdep.c	/^    E_R84_REGNUM,$/;"	e	enum:__anon1644	file:
E_R85_REGNUM	gdb/v850-tdep.c	/^    E_R85_REGNUM,$/;"	e	enum:__anon1644	file:
E_R86_REGNUM	gdb/v850-tdep.c	/^    E_R86_REGNUM,$/;"	e	enum:__anon1644	file:
E_R87_REGNUM	gdb/v850-tdep.c	/^    E_R87_REGNUM,$/;"	e	enum:__anon1644	file:
E_R88_REGNUM	gdb/v850-tdep.c	/^    E_R88_REGNUM,$/;"	e	enum:__anon1644	file:
E_R89_REGNUM	gdb/v850-tdep.c	/^    E_R89_REGNUM,$/;"	e	enum:__anon1644	file:
E_R8_REGNUM	gdb/iq2000-tdep.c	/^  E_R8_REGNUM,  E_R9_REGNUM,  E_R10_REGNUM, E_R11_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R8_REGNUM	gdb/v850-tdep.c	/^    E_R8_REGNUM,$/;"	e	enum:__anon1644	file:
E_R8_REGNUM	gdb/xstormy16-tdep.c	/^  E_R8_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_R90_REGNUM	gdb/v850-tdep.c	/^    E_R90_REGNUM,$/;"	e	enum:__anon1644	file:
E_R91_REGNUM	gdb/v850-tdep.c	/^    E_R91_REGNUM,$/;"	e	enum:__anon1644	file:
E_R92_REGNUM	gdb/v850-tdep.c	/^    E_R92_REGNUM,$/;"	e	enum:__anon1644	file:
E_R93_REGNUM	gdb/v850-tdep.c	/^    E_R93_REGNUM,$/;"	e	enum:__anon1644	file:
E_R94_REGNUM	gdb/v850-tdep.c	/^    E_R94_REGNUM,$/;"	e	enum:__anon1644	file:
E_R95_REGNUM	gdb/v850-tdep.c	/^    E_R95_REGNUM,$/;"	e	enum:__anon1644	file:
E_R96_REGNUM	gdb/v850-tdep.c	/^    E_R96_REGNUM,$/;"	e	enum:__anon1644	file:
E_R97_REGNUM	gdb/v850-tdep.c	/^    E_R97_REGNUM,$/;"	e	enum:__anon1644	file:
E_R98_REGNUM	gdb/v850-tdep.c	/^    E_R98_REGNUM,$/;"	e	enum:__anon1644	file:
E_R99_REGNUM	gdb/v850-tdep.c	/^    E_R99_REGNUM,$/;"	e	enum:__anon1644	file:
E_R9_REGNUM	gdb/iq2000-tdep.c	/^  E_R8_REGNUM,  E_R9_REGNUM,  E_R10_REGNUM, E_R11_REGNUM, $/;"	e	enum:gdb_regnum	file:
E_R9_REGNUM	gdb/v850-tdep.c	/^    E_R9_REGNUM, E_ARGLAST_REGNUM = E_R9_REGNUM,$/;"	e	enum:__anon1644	file:
E_R9_REGNUM	gdb/xstormy16-tdep.c	/^  E_R9_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_RET0_REGNUM	gdb/h8300-tdep.c	/^  E_RET0_REGNUM = E_R0_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_RET1_REGNUM	gdb/h8300-tdep.c	/^  E_R1_REGNUM, E_ER1_REGNUM = E_R1_REGNUM, E_RET1_REGNUM = E_R1_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_SBR_REGNUM	gdb/h8300-tdep.c	/^  E_SBR_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_SCORE_MACH_SCORE3	include/elf/score.h	42;"	d
E_SCORE_MACH_SCORE7	include/elf/score.h	43;"	d
E_SELID_1_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_1_R0_REGNUM = E_NUM_OF_V850E2_REGS,$/;"	e	enum:__anon1644	file:
E_SELID_1_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_1_R31_REGNUM = E_SELID_1_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_2_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_2_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_2_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_2_R31_REGNUM = E_SELID_2_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_3_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_3_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_3_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_3_R31_REGNUM = E_SELID_3_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_4_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_4_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_4_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_4_R31_REGNUM = E_SELID_4_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_5_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_5_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_5_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_5_R31_REGNUM = E_SELID_5_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_6_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_6_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_6_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_6_R31_REGNUM = E_SELID_6_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SELID_7_R0_REGNUM	gdb/v850-tdep.c	/^    E_SELID_7_R0_REGNUM,$/;"	e	enum:__anon1644	file:
E_SELID_7_R31_REGNUM	gdb/v850-tdep.c	/^    E_SELID_7_R31_REGNUM = E_SELID_7_R0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_SP_REGNUM	gdb/h8300-tdep.c	/^  E_SP_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_SP_REGNUM	gdb/iq2000-tdep.c	/^  E_SP_REGNUM        = E_R29_REGNUM, \/* Stack pointer.  *\/$/;"	e	enum:gdb_regnum	file:
E_SP_REGNUM	gdb/mn10300-tdep.h	/^  E_SP_REGNUM = 8,$/;"	e	enum:__anon2098
E_SP_REGNUM	gdb/v850-tdep.c	/^    E_R3_REGNUM, E_SP_REGNUM = E_R3_REGNUM,$/;"	e	enum:__anon1644	file:
E_SP_REGNUM	gdb/xstormy16-tdep.c	/^  E_R15_REGNUM, E_SP_REGNUM = E_R15_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_SR0_REGNUM	gdb/v850-tdep.c	/^    E_R32_REGNUM, E_SR0_REGNUM = E_R32_REGNUM,$/;"	e	enum:__anon1644	file:
E_SYMNMLEN	include/coff/external.h	144;"	d
E_SYMNMLEN	include/coff/rs6000.h	121;"	d
E_SYMNMLEN	include/coff/rs6k64.h	120;"	d
E_SYMNMLEN	include/coff/ti.h	395;"	d
E_SYMNMLEN	libiberty/simple-object-coff.c	100;"	d	file:
E_TICKS_REGNUM	gdb/h8300-tdep.c	/^  E_INST_REGNUM, E_TICKS_REGNUM = E_INST_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_TICK_REGNUM	gdb/h8300-tdep.c	/^  E_TICK_REGNUM, E_EXR_REGNUM = E_TICK_REGNUM,$/;"	e	enum:gdb_regnum	file:
E_V0_REGNUM	gdb/v850-tdep.c	/^    E_R10_REGNUM, E_V0_REGNUM = E_R10_REGNUM,$/;"	e	enum:__anon1644	file:
E_V1_REGNUM	gdb/v850-tdep.c	/^    E_R11_REGNUM, E_V1_REGNUM = E_R11_REGNUM,$/;"	e	enum:__anon1644	file:
E_V850E1_ARCH	include/elf/v850.h	40;"	d
E_V850E2V3_ARCH	include/elf/v850.h	46;"	d
E_V850E2_ARCH	include/elf/v850.h	43;"	d
E_V850E3V5_ARCH	include/elf/v850.h	49;"	d
E_V850E_ARCH	include/elf/v850.h	37;"	d
E_V850_ARCH	include/elf/v850.h	34;"	d
E_VBR_REGNUM	gdb/h8300-tdep.c	/^  E_VBR_REGNUM$/;"	e	enum:gdb_regnum	file:
E_VR0_REGNUM	gdb/v850-tdep.c	/^    E_VR0_REGNUM,$/;"	e	enum:__anon1644	file:
E_VR31_REGNUM	gdb/v850-tdep.c	/^    E_VR31_REGNUM = E_VR0_REGNUM + 31,$/;"	e	enum:__anon1644	file:
E_XGATE_F64	include/elf/xgate.h	65;"	d
E_XGATE_I32	include/elf/xgate.h	62;"	d
E_XTENSA_MACH	include/elf/xtensa.h	98;"	d
E_method_char_worker	gdb/testsuite/gdb.python/py-xmethods.py	/^class E_method_char_worker(XMethodWorker):$/;"	c
E_method_int_worker	gdb/testsuite/gdb.python/py-xmethods.py	/^class E_method_int_worker(XMethodWorker):$/;"	c
E_method_matcher	gdb/testsuite/gdb.python/py-xmethods.py	/^class E_method_matcher(XMethodMatcher):$/;"	c
Eb	opcodes/i386-dis.c	248;"	d	file:
EbS	opcodes/i386-dis.c	250;"	d	file:
Ebh1	opcodes/i386-dis.c	474;"	d	file:
Ebh2	opcodes/i386-dis.c	476;"	d	file:
Ebh3	opcodes/i386-dis.c	478;"	d	file:
Ebnd	opcodes/i386-dis.c	249;"	d	file:
EbndS	opcodes/i386-dis.c	251;"	d	file:
Ed	opcodes/i386-dis.c	256;"	d	file:
Edb	opcodes/i386-dis.c	260;"	d	file:
Edge	gdb/contrib/exsummary.py	/^class Edge:$/;"	c
Edq	opcodes/i386-dis.c	257;"	d	file:
Edqb	opcodes/i386-dis.c	259;"	d	file:
Edqd	opcodes/i386-dis.c	262;"	d	file:
Edqw	opcodes/i386-dis.c	258;"	d	file:
Edw	opcodes/i386-dis.c	261;"	d	file:
Elem	gdb/dwarf-index-write.c	/^template<typename Elem, typename Alloc>$/;"	v
Elf32_Conflict	include/elf/mips.h	/^typedef unsigned long Elf32_Conflict;$/;"	t
Elf32_Ehdr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^} Elf32_Ehdr;$/;"	t	typeref:struct:__anon1928	file:
Elf32_External_Auxv	include/elf/external.h	/^} Elf32_External_Auxv;$/;"	t	typeref:struct:__anon1465
Elf32_External_Chdr	include/elf/external.h	/^} Elf32_External_Chdr;$/;"	t	typeref:struct:__anon1445
Elf32_External_Conflict	include/elf/mips.h	/^typedef unsigned char Elf32_External_Conflict[4];$/;"	t
Elf32_External_Dyn	include/elf/external.h	/^} Elf32_External_Dyn;$/;"	t	typeref:struct:__anon1455
Elf32_External_Ehdr	include/elf/external.h	/^} Elf32_External_Ehdr;$/;"	t	typeref:struct:__anon1439
Elf32_External_Ehdr	libiberty/simple-object-elf.c	/^} Elf32_External_Ehdr;$/;"	t	typeref:struct:__anon1196	file:
Elf32_External_Lib	include/elf/mips.h	/^} Elf32_External_Lib;$/;"	t	typeref:struct:__anon1468
Elf32_External_Msym	include/elf/mips.h	/^} Elf32_External_Msym;$/;"	t	typeref:struct:__anon1486
Elf32_External_Phdr	include/elf/external.h	/^} Elf32_External_Phdr;$/;"	t	typeref:struct:__anon1441
Elf32_External_Phdr	libiberty/simple-object-elf.c	/^} Elf32_External_Phdr;$/;"	t	typeref:struct:__anon1198	file:
Elf32_External_RegInfo	include/elf/mips.h	/^} Elf32_External_RegInfo;$/;"	t	typeref:struct:__anon1476
Elf32_External_Rel	include/elf/external.h	/^} Elf32_External_Rel;$/;"	t	typeref:struct:__anon1451
Elf32_External_Rela	include/elf/external.h	/^} Elf32_External_Rela;$/;"	t	typeref:struct:__anon1452
Elf32_External_Shdr	include/elf/external.h	/^} Elf32_External_Shdr;$/;"	t	typeref:struct:__anon1443
Elf32_External_Shdr	libiberty/simple-object-elf.c	/^} Elf32_External_Shdr;$/;"	t	typeref:struct:__anon1200	file:
Elf32_External_Sym	include/elf/external.h	/^} Elf32_External_Sym;$/;"	t	typeref:struct:__anon1447
Elf32_External_Sym	libiberty/simple-object-elf.c	/^} Elf32_External_Sym;$/;"	t	typeref:struct:__anon1202	file:
Elf32_External_compact_rel	bfd/elfxx-mips.c	/^} Elf32_External_compact_rel;$/;"	t	typeref:struct:__anon1051	file:
Elf32_External_crinfo	bfd/elfxx-mips.c	/^} Elf32_External_crinfo;$/;"	t	typeref:struct:__anon1054	file:
Elf32_External_crinfo2	bfd/elfxx-mips.c	/^} Elf32_External_crinfo2;$/;"	t	typeref:struct:__anon1055	file:
Elf32_External_gptab	include/elf/mips.h	/^} Elf32_External_gptab;$/;"	t	typeref:union:__anon1472
Elf32_Internal_Msym	include/elf/mips.h	/^} Elf32_Internal_Msym;$/;"	t	typeref:struct:__anon1487
Elf32_Lib	include/elf/mips.h	/^} Elf32_Lib;$/;"	t	typeref:struct:__anon1467
Elf32_Phdr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^} Elf32_Phdr;$/;"	t	typeref:struct:__anon1930	file:
Elf32_RegInfo	include/elf/mips.h	/^} Elf32_RegInfo;$/;"	t	typeref:struct:__anon1475
Elf32_auxv_t	gdb/gdbserver/linux-low.c	/^} Elf32_auxv_t;$/;"	t	typeref:struct:__anon1863	file:
Elf32_compact_rel	bfd/elfxx-mips.c	/^} Elf32_compact_rel;$/;"	t	typeref:struct:__anon1050	file:
Elf32_crinfo	bfd/elfxx-mips.c	/^} Elf32_crinfo;$/;"	t	typeref:struct:__anon1052	file:
Elf32_crinfo2	bfd/elfxx-mips.c	/^} Elf32_crinfo2;$/;"	t	typeref:struct:__anon1053	file:
Elf32_gptab	include/elf/mips.h	/^} Elf32_gptab;$/;"	t	typeref:union:__anon1469
Elf64_Conflict	include/elf/mips.h	/^typedef unsigned long Elf64_Conflict;$/;"	t
Elf64_Ehdr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^} Elf64_Ehdr;$/;"	t	typeref:struct:__anon1929	file:
Elf64_External_Auxv	include/elf/external.h	/^} Elf64_External_Auxv;$/;"	t	typeref:struct:__anon1466
Elf64_External_Chdr	include/elf/external.h	/^} Elf64_External_Chdr;$/;"	t	typeref:struct:__anon1446
Elf64_External_Conflict	include/elf/mips.h	/^typedef unsigned char Elf64_External_Conflict[8];$/;"	t
Elf64_External_Dyn	include/elf/external.h	/^} Elf64_External_Dyn;$/;"	t	typeref:struct:__anon1457
Elf64_External_Ehdr	include/elf/external.h	/^} Elf64_External_Ehdr;$/;"	t	typeref:struct:__anon1440
Elf64_External_Ehdr	libiberty/simple-object-elf.c	/^} Elf64_External_Ehdr;$/;"	t	typeref:struct:__anon1197	file:
Elf64_External_Phdr	include/elf/external.h	/^} Elf64_External_Phdr;$/;"	t	typeref:struct:__anon1442
Elf64_External_Phdr	libiberty/simple-object-elf.c	/^} Elf64_External_Phdr;$/;"	t	typeref:struct:__anon1199	file:
Elf64_External_RegInfo	include/elf/mips.h	/^} Elf64_External_RegInfo;$/;"	t	typeref:struct:__anon1483
Elf64_External_Rel	include/elf/external.h	/^} Elf64_External_Rel;$/;"	t	typeref:struct:__anon1453
Elf64_External_Rela	include/elf/external.h	/^} Elf64_External_Rela;$/;"	t	typeref:struct:__anon1454
Elf64_External_Shdr	include/elf/external.h	/^} Elf64_External_Shdr;$/;"	t	typeref:struct:__anon1444
Elf64_External_Shdr	libiberty/simple-object-elf.c	/^} Elf64_External_Shdr;$/;"	t	typeref:struct:__anon1201	file:
Elf64_External_Sym	include/elf/external.h	/^} Elf64_External_Sym;$/;"	t	typeref:struct:__anon1448
Elf64_External_Sym	libiberty/simple-object-elf.c	/^} Elf64_External_Sym;$/;"	t	typeref:struct:__anon1203	file:
Elf64_External_VMS_Ehdr	bfd/elf64-ia64-vms.c	/^} Elf64_External_VMS_Ehdr;$/;"	t	typeref:struct:__anon999	file:
Elf64_External_VMS_IMAGE_FIXUP	include/elf/ia64.h	/^} Elf64_External_VMS_IMAGE_FIXUP;$/;"	t	typeref:struct:__anon1426
Elf64_External_VMS_IMAGE_RELA	include/elf/ia64.h	/^} Elf64_External_VMS_IMAGE_RELA;$/;"	t	typeref:struct:__anon1427
Elf64_External_VMS_Note	include/elf/ia64.h	/^} Elf64_External_VMS_Note;$/;"	t	typeref:struct:__anon1428
Elf64_External_VMS_ORIG_DYN_Note	include/elf/ia64.h	/^} Elf64_External_VMS_ORIG_DYN_Note;$/;"	t	typeref:struct:__anon1429
Elf64_Internal_RegInfo	include/elf/mips.h	/^} Elf64_Internal_RegInfo;$/;"	t	typeref:struct:__anon1484
Elf64_Mips_External_Rel	include/elf/mips.h	/^} Elf64_Mips_External_Rel;$/;"	t	typeref:struct:__anon1477
Elf64_Mips_External_Rela	include/elf/mips.h	/^} Elf64_Mips_External_Rela;$/;"	t	typeref:struct:__anon1479
Elf64_Mips_Internal_Rel	include/elf/mips.h	/^} Elf64_Mips_Internal_Rel;$/;"	t	typeref:struct:__anon1478
Elf64_Mips_Internal_Rela	include/elf/mips.h	/^} Elf64_Mips_Internal_Rela;$/;"	t	typeref:struct:__anon1480
Elf64_Phdr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^} Elf64_Phdr;$/;"	t	typeref:struct:__anon1931	file:
Elf64_RegInfo	include/elf/alpha.h	/^} Elf64_RegInfo;$/;"	t	typeref:struct:__anon1423
Elf64_auxv_t	gdb/gdbserver/linux-low.c	/^} Elf64_auxv_t;$/;"	t	typeref:struct:__anon1865	file:
ElfNAME	bfd/elf-bfd.h	56;"	d
ElfW	gdb/testsuite/gdb.base/jit-main.c	40;"	d	file:
Elf_Addr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef uint32_t Elf_Addr;$/;"	t	file:
Elf_Addr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef uint64_t Elf_Addr;$/;"	t	file:
Elf_External_ABIFlags_v0	include/elf/mips.h	/^} Elf_External_ABIFlags_v0;$/;"	t	typeref:struct:__anon1485
Elf_External_Dyn	bfd/elfcode.h	83;"	d
Elf_External_Ehdr	bfd/elfcode.h	77;"	d
Elf_External_Ehdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf32_External_Ehdr Elf_External_Ehdr;$/;"	t	file:
Elf_External_Ehdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf64_External_Ehdr Elf_External_Ehdr;$/;"	t	file:
Elf_External_Note	include/elf/external.h	/^} Elf_External_Note;$/;"	t	typeref:struct:__anon1450
Elf_External_Options	include/elf/mips.h	/^} Elf_External_Options;$/;"	t	typeref:struct:__anon1481
Elf_External_Phdr	bfd/elfcode.h	80;"	d
Elf_External_Phdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf32_External_Phdr Elf_External_Phdr;$/;"	t	file:
Elf_External_Phdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf64_External_Phdr Elf_External_Phdr;$/;"	t	file:
Elf_External_Rel	bfd/elfcode.h	81;"	d
Elf_External_Rela	bfd/elfcode.h	82;"	d
Elf_External_Shdr	bfd/elfcode.h	79;"	d
Elf_External_Shdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf32_External_Shdr Elf_External_Shdr;$/;"	t	file:
Elf_External_Shdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf64_External_Shdr Elf_External_Shdr;$/;"	t	file:
Elf_External_Sym	bfd/elfcode.h	78;"	d
Elf_External_Sym	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf32_External_Sym Elf_External_Sym;$/;"	t	file:
Elf_External_Sym	gdb/testsuite/gdb.base/sym-file-loader.c	/^typedef Elf64_External_Sym Elf_External_Sym;$/;"	t	file:
Elf_External_Sym_Shndx	include/elf/external.h	/^} Elf_External_Sym_Shndx;$/;"	t	typeref:struct:__anon1449
Elf_External_Syminfo	include/elf/external.h	/^} Elf_External_Syminfo;$/;"	t	typeref:struct:__anon1464
Elf_External_Verdaux	include/elf/external.h	/^} Elf_External_Verdaux;$/;"	t	typeref:struct:__anon1460
Elf_External_Verdef	include/elf/external.h	/^} Elf_External_Verdef;$/;"	t	typeref:struct:__anon1459
Elf_External_Vernaux	include/elf/external.h	/^} Elf_External_Vernaux;$/;"	t	typeref:struct:__anon1462
Elf_External_Verneed	include/elf/external.h	/^} Elf_External_Verneed;$/;"	t	typeref:struct:__anon1461
Elf_External_Versym	include/elf/external.h	/^} ATTRIBUTE_PACKED  Elf_External_Versym;$/;"	t	typeref:struct:__anon1463
Elf_Internal_ABIFlags_v0	include/elf/mips.h	/^} Elf_Internal_ABIFlags_v0;$/;"	t	typeref:struct:elf_internal_abiflags_v0
Elf_Internal_Auxv	include/elf/internal.h	/^} Elf_Internal_Auxv;$/;"	t	typeref:struct:__anon1433
Elf_Internal_Chdr	include/elf/internal.h	/^} Elf_Internal_Chdr;$/;"	t	typeref:struct:elf_internal_chdr
Elf_Internal_Dyn	include/elf/internal.h	/^} Elf_Internal_Dyn;$/;"	t	typeref:struct:elf_internal_dyn
Elf_Internal_Ehdr	include/elf/internal.h	/^} Elf_Internal_Ehdr;$/;"	t	typeref:struct:elf_internal_ehdr
Elf_Internal_Group	bfd/elf.c	/^} Elf_Internal_Group;$/;"	t	typeref:union:elf_internal_group	file:
Elf_Internal_Note	include/elf/internal.h	/^} Elf_Internal_Note;$/;"	t	typeref:struct:elf_internal_note
Elf_Internal_Options	include/elf/mips.h	/^} Elf_Internal_Options;$/;"	t	typeref:struct:__anon1482
Elf_Internal_Phdr	include/elf/internal.h	/^typedef struct elf_internal_phdr Elf_Internal_Phdr;$/;"	t	typeref:struct:elf_internal_phdr
Elf_Internal_Rela	include/elf/internal.h	/^} Elf_Internal_Rela;$/;"	t	typeref:struct:elf_internal_rela
Elf_Internal_Shdr	include/elf/internal.h	/^} Elf_Internal_Shdr;$/;"	t	typeref:struct:elf_internal_shdr
Elf_Internal_Sym	include/elf/internal.h	/^typedef struct elf_internal_sym Elf_Internal_Sym;$/;"	t	typeref:struct:elf_internal_sym
Elf_Internal_Syminfo	include/elf/internal.h	/^} Elf_Internal_Syminfo;$/;"	t	typeref:struct:__anon1432
Elf_Internal_Verdaux	include/elf/internal.h	/^} Elf_Internal_Verdaux;$/;"	t	typeref:struct:elf_internal_verdaux
Elf_Internal_Verdef	include/elf/internal.h	/^} Elf_Internal_Verdef;$/;"	t	typeref:struct:elf_internal_verdef
Elf_Internal_Vernaux	include/elf/internal.h	/^} Elf_Internal_Vernaux;$/;"	t	typeref:struct:elf_internal_vernaux
Elf_Internal_Verneed	include/elf/internal.h	/^} Elf_Internal_Verneed;$/;"	t	typeref:struct:elf_internal_verneed
Elf_Internal_Versym	include/elf/internal.h	/^} Elf_Internal_Versym;$/;"	t	typeref:struct:elf_internal_versym
Elf_Nfp_InitRegEntry	include/elf/nfp.h	/^} Elf_Nfp_InitRegEntry;$/;"	t	typeref:struct:__anon1437
Elf_Nfp_MeConfig	include/elf/nfp.h	/^} Elf_Nfp_MeConfig;$/;"	t	typeref:struct:__anon1438
Elfalpha_External_Dyn	gdb/mipsread.c	/^} Elfalpha_External_Dyn;$/;"	t	typeref:struct:__anon1888	file:
Elfalpha_External_Sym	gdb/mipsread.c	/^} Elfalpha_External_Sym;$/;"	t	typeref:struct:__anon1887	file:
ElidingFrameDecorator	gdb/testsuite/gdb.python/py-framefilter.py	/^class ElidingFrameDecorator(FrameDecorator):$/;"	c
ElidingIterator	gdb/testsuite/gdb.python/py-framefilter.py	/^class ElidingIterator:$/;"	c
Em	opcodes/i386-dis.c	267;"	d	file:
Empty	gdb/testsuite/gdb.cp/templates.cc	/^template<class C> class Empty$/;"	c	file:
Emulate	sim/arm/armdefs.h	/^  ARMword Emulate;		\/* to start and stop emulation *\/$/;"	m	struct:ARMul_State
EnableFrameFilter	gdb/python/lib/gdb/command/frame_filters.py	/^class EnableFrameFilter(gdb.Command):$/;"	c
EnablePrettyPrinter	gdb/python/lib/gdb/command/pretty_printers.py	/^class EnablePrettyPrinter (gdb.Command):$/;"	c
EnableTypePrinter	gdb/python/lib/gdb/command/type_printers.py	/^class EnableTypePrinter(_EnableOrDisableCommand):$/;"	c
EnableUnwinder	gdb/python/lib/gdb/command/unwinders.py	/^class EnableUnwinder(gdb.Command):$/;"	c
EnableXMethod	gdb/python/lib/gdb/command/xmethods.py	/^class EnableXMethod(gdb.Command):$/;"	c
EncodingTable	bfd/elf32-m32c.c	/^} EncodingTable;$/;"	t	typeref:struct:__anon1179	file:
End	djunpack.bat	/^:End$/;"	l
EndCondition	sim/arm/armdefs.h	/^  unsigned EndCondition;	\/* reason for stopping *\/$/;"	m	struct:ARMul_State
EnterIndexEntry	readline/doc/texi2html	/^sub EnterIndexEntry$/;"	s
Entry_Caller_Sleep	gdb/ada-tasks.c	/^  Entry_Caller_Sleep,$/;"	e	enum:task_states	file:
Entry_FR	gdb/hppa-tdep.h	/^    unsigned int Entry_FR:4;	\/* number saved *\/\/* 7..10 *\/$/;"	m	struct:unwind_table_entry
Entry_GR	gdb/hppa-tdep.h	/^    unsigned int Entry_GR:5;	\/* number saved *\/\/* 11..15 *\/$/;"	m	struct:unwind_table_entry
Entry_SR	gdb/hppa-tdep.h	/^    unsigned int Entry_SR:1;	\/* 6 *\/$/;"	m	struct:unwind_table_entry
Enum	gdb/testsuite/gdb.cp/cpsizeof.cc	/^enum Enum { A, B, C, D };$/;"	g	file:
Enum	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^enum Enum { A, B, C, D };$/;"	g	file:
Enum1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^enum Enum1 { Val10=10, Val11, Val12 };$/;"	g	file:
EnumProcessModules	gdb/windows-nat.c	/^static EnumProcessModules_ftype *EnumProcessModules;$/;"	v	file:
EnumProcessModules	gdb/windows-nat.c	76;"	d	file:
EnumProcessModules_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (EnumProcessModules_ftype) (HANDLE, HMODULE *, DWORD,$/;"	t	file:
EnumType	gdb/testsuite/gdb.python/py-as-string.c	/^enum EnumType {$/;"	g	file:
EnvOk	djunpack.bat	/^:EnvOk$/;"	l
EnvokeList	sim/arm/armsupp.c	/^EnvokeList (ARMul_State * state, unsigned long from, unsigned long to)$/;"	f	file:
Eq	opcodes/i386-dis.c	263;"	d	file:
EqualExpression	gdb/d-exp.y	/^EqualExpression:$/;"	l
ErrorFilter	gdb/testsuite/gdb.python/py-framefilter.py	/^class ErrorFilter():$/;"	c
ErrorInName	gdb/testsuite/gdb.python/py-framefilter.py	/^class ErrorInName(FrameDecorator):$/;"	c
ErrorNo	sim/arm/armos.c	/^  ARMword ErrorNo;$/;"	m	struct:OSblock	file:
EsSeg	opcodes/i386-opc.h	/^  EsSeg,$/;"	e	enum:__anon68
Ev	opcodes/i386-dis.c	252;"	d	file:
EvS	opcodes/i386-dis.c	255;"	d	file:
Ev_bnd	opcodes/i386-dis.c	254;"	d	file:
Eva	opcodes/i386-dis.c	253;"	d	file:
EventModuleDef	gdb/python/py-evts.c	/^static struct PyModuleDef EventModuleDef =$/;"	v	typeref:struct:PyModuleDef	file:
EventNode	sim/arm/armsupp.c	/^struct EventNode$/;"	s	file:
EventPtr	sim/arm/armdefs.h	/^  struct EventNode **EventPtr;	\/* the event list *\/$/;"	m	struct:ARMul_State	typeref:struct:ARMul_State::EventNode
EventSet	sim/arm/armdefs.h	/^  unsigned EventSet;		\/* the number of events in the queue *\/$/;"	m	struct:ARMul_State
Evh1	opcodes/i386-dis.c	475;"	d	file:
Evh2	opcodes/i386-dis.c	477;"	d	file:
Evh3	opcodes/i386-dis.c	479;"	d	file:
Ew	opcodes/i386-dis.c	268;"	d	file:
Exception	sim/arm/armdefs.h	/^  unsigned Exception;		\/* enable the next four values *\/$/;"	m	struct:ARMul_State
ExceptionCause	sim/mips/sim-main.h	/^enum ExceptionCause {$/;"	g
ExceptionFinishBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint2.py	/^class ExceptionFinishBreakpoint(gdb.FinishBreakpoint):$/;"	c
ExceptionHook	gdb/stubs/m68k-stub.c	/^typedef void (*ExceptionHook)(int);   \/* pointer to function with int parm *\/$/;"	t	file:
ExploreCommand	gdb/python/lib/gdb/command/explore.py	/^class ExploreCommand(gdb.Command):$/;"	c
ExploreTypeCommand	gdb/python/lib/gdb/command/explore.py	/^class ExploreTypeCommand(gdb.Command):            $/;"	c
ExploreUtils	gdb/python/lib/gdb/command/explore.py	/^class ExploreUtils(object):$/;"	c
ExploreValueCommand	gdb/python/lib/gdb/command/explore.py	/^class ExploreValueCommand(gdb.Command):$/;"	c
Explorer	gdb/python/lib/gdb/command/explore.py	/^class Explorer(object):$/;"	c
ExprMatch	zlib/contrib/untgz/untgz.c	/^int ExprMatch (char *string,char *expr)$/;"	f
Expression	gdb/d-exp.y	/^Expression:$/;"	l
ExtAuxRegister	opcodes/arc-ext.c	/^struct ExtAuxRegister$/;"	s	file:
ExtCoreRegister	opcodes/arc-ext.c	/^struct ExtCoreRegister$/;"	s	file:
ExtInstruction	opcodes/arc-ext.h	/^typedef struct ExtInstruction$/;"	s
ExtOperType	opcodes/arc-ext.h	/^enum ExtOperType$/;"	g
ExtReadWrite	opcodes/arc-ext.h	/^enum ExtReadWrite$/;"	g
ExtReadWrite_image	opcodes/arc-ext.c	/^ExtReadWrite_image (enum ExtReadWrite val)$/;"	f	file:
Extension	sim/aarch64/decode.h	/^typedef enum Extension$/;"	g
Extension	sim/aarch64/decode.h	/^} Extension;$/;"	t	typeref:enum:Extension
F	gdb/ia64-tdep.c	/^  F,			\/* Floating-point ; F-unit *\/$/;"	e	enum:instruction_type	file:
F	gdb/testsuite/gdb.cp/derivation.cc	/^    F()$/;"	f	class:F
F	gdb/testsuite/gdb.cp/derivation.cc	/^class F : A, public B, C {$/;"	c	file:
F	gdb/testsuite/gdb.cp/koenig.cc	/^namespace F$/;"	n	file:
F	gdb/testsuite/gdb.cp/namespace.cc	/^    namespace F$/;"	n	namespace:C::__anon1910	file:
F	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace F$/;"	n	file:
F	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace F{ int x; }$/;"	n	file:
F	gdb/testsuite/gdb.cp/nsusing.cc	/^  namespace F$/;"	n	namespace:E	file:
F	gdb/testsuite/gdb.cp/operator.cc	/^namespace F$/;"	n	file:
F	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    int F;$/;"	m	struct:First	file:
F	opcodes/aarch64-gen.c	895;"	d	file:
F	opcodes/aarch64-gen.c	903;"	d	file:
F	opcodes/aarch64-gen.c	912;"	d	file:
F	opcodes/epiphany-opc.c	1442;"	d	file:
F	opcodes/epiphany-opc.c	206;"	d	file:
F	opcodes/epiphany-opc.c	2095;"	d	file:
F	opcodes/epiphany-opc.c	49;"	d	file:
F	opcodes/fr30-opc.c	1179;"	d	file:
F	opcodes/fr30-opc.c	1192;"	d	file:
F	opcodes/fr30-opc.c	165;"	d	file:
F	opcodes/fr30-opc.c	44;"	d	file:
F	opcodes/frv-opc.c	1503;"	d	file:
F	opcodes/frv-opc.c	5985;"	d	file:
F	opcodes/frv-opc.c	6014;"	d	file:
F	opcodes/frv-opc.c	894;"	d	file:
F	opcodes/ip2k-opc.c	125;"	d	file:
F	opcodes/ip2k-opc.c	665;"	d	file:
F	opcodes/ip2k-opc.c	690;"	d	file:
F	opcodes/ip2k-opc.c	80;"	d	file:
F	opcodes/iq2000-opc.c	1899;"	d	file:
F	opcodes/iq2000-opc.c	225;"	d	file:
F	opcodes/iq2000-opc.c	2276;"	d	file:
F	opcodes/iq2000-opc.c	44;"	d	file:
F	opcodes/lm32-opc.c	137;"	d	file:
F	opcodes/lm32-opc.c	44;"	d	file:
F	opcodes/lm32-opc.c	707;"	d	file:
F	opcodes/lm32-opc.c	708;"	d	file:
F	opcodes/m32c-opc.c	68;"	d	file:
F	opcodes/m32c-opc.c	7869;"	d	file:
F	opcodes/m32c-opc.c	80061;"	d	file:
F	opcodes/m32c-opc.c	80066;"	d	file:
F	opcodes/m32r-opc.c	1120;"	d	file:
F	opcodes/m32r-opc.c	1265;"	d	file:
F	opcodes/m32r-opc.c	208;"	d	file:
F	opcodes/m32r-opc.c	67;"	d	file:
F	opcodes/mep-opc.c	191;"	d	file:
F	opcodes/mep-opc.c	584;"	d	file:
F	opcodes/mep-opc.c	6086;"	d	file:
F	opcodes/mep-opc.c	6139;"	d	file:
F	opcodes/mt-opc.c	256;"	d	file:
F	opcodes/mt-opc.c	778;"	d	file:
F	opcodes/mt-opc.c	779;"	d	file:
F	opcodes/mt-opc.c	79;"	d	file:
F	opcodes/or1k-opc.c	171;"	d	file:
F	opcodes/or1k-opc.c	46;"	d	file:
F	opcodes/or1k-opc.c	933;"	d	file:
F	opcodes/or1k-opc.c	934;"	d	file:
F	opcodes/pdp11-dis.c	31;"	d	file:
F	opcodes/rx-decode.c	143;"	d	file:
F	opcodes/tic80-opc.c	525;"	d	file:
F	opcodes/xc16x-opc.c	2904;"	d	file:
F	opcodes/xc16x-opc.c	2905;"	d	file:
F	opcodes/xc16x-opc.c	300;"	d	file:
F	opcodes/xc16x-opc.c	47;"	d	file:
F	opcodes/xstormy16-opc.c	161;"	d	file:
F	opcodes/xstormy16-opc.c	44;"	d	file:
F	opcodes/xstormy16-opc.c	953;"	d	file:
F	opcodes/xstormy16-opc.c	974;"	d	file:
F0	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F0_REGNUM	gdb/gdbserver/lynx-ppc-low.c	58;"	d	file:
F1	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F1	include/opcode/sparc.h	305;"	d
F1	libiberty/sha1.c	276;"	d	file:
F1	opcodes/ia64-opc.h	63;"	d
F10	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F11	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F12	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F13	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F14	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F15	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F16	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F17	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F18	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F19	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F2	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F2	include/opcode/sparc.h	303;"	d
F2	libiberty/sha1.c	277;"	d	file:
F2	opcodes/ia64-opc.h	64;"	d
F20	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F21	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F22	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F23	gdb/stubs/sparc-stub.c	/^		 F16, F17, F18, F19, F20, F21, F22, F23,$/;"	e	enum:regnames	file:
F24	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F25	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F26	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F27	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F28	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F29	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F2_EQ_F3	opcodes/ia64-opc.h	40;"	d
F3	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F3	include/opcode/sparc.h	304;"	d
F3	libiberty/sha1.c	278;"	d	file:
F3	opcodes/ia64-opc.h	65;"	d
F30	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F31	gdb/stubs/sparc-stub.c	/^		 F24, F25, F26, F27, F28, F29, F30, F31,$/;"	e	enum:regnames	file:
F3F	include/opcode/sparc.h	300;"	d
F3F4	include/opcode/sparc.h	301;"	d
F3I	include/opcode/sparc.h	302;"	d
F4	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F4	libiberty/sha1.c	279;"	d	file:
F4	opcodes/ia64-opc.h	66;"	d
F5	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F6	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F7	gdb/stubs/sparc-stub.c	/^		 F0, F1, F2, F3, F4, F5, F6, F7,$/;"	e	enum:regnames	file:
F8	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
F9	gdb/stubs/sparc-stub.c	/^		 F8, F9, F10, F11, F12, F13, F14, F15,$/;"	e	enum:regnames	file:
FA	bfd/peXXigen.c	670;"	d	file:
FA	opcodes/alpha-opc.c	214;"	d	file:
FABSs	sim/erc32/exec.c	1648;"	d	file:
FADDd	sim/erc32/exec.c	1650;"	d	file:
FADDs	sim/erc32/exec.c	1649;"	d	file:
FAG_THRESHOLD	bfd/elf32-nds32.c	12025;"	d	file:
FAG_WINDOW	bfd/elf32-nds32.c	12028;"	d	file:
FAIL	bfd/linker.c	/^  FAIL,		\/* Abort.  *\/$/;"	e	enum:link_action	file:
FAIL	bfd/linker.c	1255;"	d	file:
FAIL	sim/testsuite/sim/bfin/test.h	40;"	d
FAIL_SEARCH	readline/histexpand.c	246;"	d	file:
FAIL_SEARCH	readline/histexpand.c	298;"	d	file:
FAIL_STACK_EMPTY	libiberty/regex.c	1484;"	d	file:
FAIL_STACK_FULL	libiberty/regex.c	1486;"	d	file:
FAIL_STACK_PTR_EMPTY	libiberty/regex.c	1485;"	d	file:
FAKE_RELOC	include/elf/reloc-macros.h	110;"	d
FAKE_RELOC	include/elf/reloc-macros.h	123;"	d
FALSE	bfd/bfd-in.h	142;"	d
FALSE	bfd/bfd-in.h	144;"	d
FALSE	bfd/bfd-in2.h	149;"	d
FALSE	bfd/bfd-in2.h	151;"	d
FALSE	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	e	enum:__anon2032	file:
FALSE	gdb/testsuite/gdb.base/cvexpr.c	233;"	d	file:
FALSE	gdb/testsuite/gdb.base/ovlymgr.h	/^typedef enum { FALSE, TRUE } bool;$/;"	e	enum:__anon1965
FALSE	gdb/testsuite/gdb.base/ptype.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	e	enum:__anon2017	file:
FALSE	gdb/testsuite/gdb.base/ptype.c	226;"	d	file:
FALSE	libiberty/regex.c	629;"	d	file:
FALSE	sim/arm/armdefs.h	22;"	d
FAR	zlib/zconf.h	315;"	d
FAR	zlib/zconf.h	317;"	d
FAR	zlib/zconf.h	324;"	d
FAR	zlib/zconf.h	326;"	d
FAR	zlib/zconf.h	350;"	d
FAR	zlib/zconf.h	387;"	d
FASTBASE	libdecnumber/decNumber.c	4851;"	d	file:
FASTDIGS	libdecnumber/decNumber.c	4852;"	d	file:
FASTLAZY	libdecnumber/decNumber.c	4853;"	d	file:
FASTMUL	libdecnumber/decNumber.c	4830;"	d	file:
FAST_P	sim/sh64/mloop-compact.c	499;"	d	file:
FAST_P	sim/sh64/mloop-compact.c	565;"	d	file:
FAST_P	sim/sh64/mloop-compact.c	568;"	d	file:
FAST_P	sim/sh64/mloop-compact.c	634;"	d	file:
FAST_P	sim/sh64/mloop-media.c	486;"	d	file:
FAST_P	sim/sh64/mloop-media.c	553;"	d	file:
FAST_P	sim/sh64/mloop-media.c	556;"	d	file:
FAST_P	sim/sh64/mloop-media.c	623;"	d	file:
FAST_TRACEPOINT_LABEL	gdb/testsuite/gdb.trace/trace-common.h	37;"	d
FAST_TRACEPOINT_LABEL	gdb/testsuite/gdb.trace/trace-common.h	45;"	d
FAST_TRACEPOINT_LABEL	gdb/testsuite/gdb.trace/trace-common.h	53;"	d
FATAL_DEBUG	bfd/elf64-mmix.c	43;"	d	file:
FATAL_DEBUG	bfd/mmo.c	251;"	d	file:
FATAL_DEBUG	opcodes/mmix-dis.c	39;"	d	file:
FATAL_ERROR	libiberty/testsuite/test-pexecute.c	118;"	d	file:
FAULT_CPLB0	sim/bfin/dv-bfin_mmu.h	58;"	d
FAULT_CPLB0	sim/testsuite/sim/bfin/test.h	112;"	d
FAULT_CPLB1	sim/bfin/dv-bfin_mmu.h	59;"	d
FAULT_CPLB1	sim/testsuite/sim/bfin/test.h	113;"	d
FAULT_CPLB10	sim/bfin/dv-bfin_mmu.h	68;"	d
FAULT_CPLB10	sim/testsuite/sim/bfin/test.h	122;"	d
FAULT_CPLB11	sim/bfin/dv-bfin_mmu.h	69;"	d
FAULT_CPLB11	sim/testsuite/sim/bfin/test.h	123;"	d
FAULT_CPLB12	sim/bfin/dv-bfin_mmu.h	70;"	d
FAULT_CPLB12	sim/testsuite/sim/bfin/test.h	124;"	d
FAULT_CPLB13	sim/bfin/dv-bfin_mmu.h	71;"	d
FAULT_CPLB13	sim/testsuite/sim/bfin/test.h	125;"	d
FAULT_CPLB14	sim/bfin/dv-bfin_mmu.h	72;"	d
FAULT_CPLB14	sim/testsuite/sim/bfin/test.h	126;"	d
FAULT_CPLB15	sim/bfin/dv-bfin_mmu.h	73;"	d
FAULT_CPLB15	sim/testsuite/sim/bfin/test.h	127;"	d
FAULT_CPLB2	sim/bfin/dv-bfin_mmu.h	60;"	d
FAULT_CPLB2	sim/testsuite/sim/bfin/test.h	114;"	d
FAULT_CPLB3	sim/bfin/dv-bfin_mmu.h	61;"	d
FAULT_CPLB3	sim/testsuite/sim/bfin/test.h	115;"	d
FAULT_CPLB4	sim/bfin/dv-bfin_mmu.h	62;"	d
FAULT_CPLB4	sim/testsuite/sim/bfin/test.h	116;"	d
FAULT_CPLB5	sim/bfin/dv-bfin_mmu.h	63;"	d
FAULT_CPLB5	sim/testsuite/sim/bfin/test.h	117;"	d
FAULT_CPLB6	sim/bfin/dv-bfin_mmu.h	64;"	d
FAULT_CPLB6	sim/testsuite/sim/bfin/test.h	118;"	d
FAULT_CPLB7	sim/bfin/dv-bfin_mmu.h	65;"	d
FAULT_CPLB7	sim/testsuite/sim/bfin/test.h	119;"	d
FAULT_CPLB8	sim/bfin/dv-bfin_mmu.h	66;"	d
FAULT_CPLB8	sim/testsuite/sim/bfin/test.h	120;"	d
FAULT_CPLB9	sim/bfin/dv-bfin_mmu.h	67;"	d
FAULT_CPLB9	sim/testsuite/sim/bfin/test.h	121;"	d
FAULT_DAG0	sim/bfin/dv-bfin_mmu.h	78;"	d
FAULT_DAG0	sim/testsuite/sim/bfin/test.h	132;"	d
FAULT_DAG1	sim/bfin/dv-bfin_mmu.h	79;"	d
FAULT_DAG1	sim/testsuite/sim/bfin/test.h	133;"	d
FAULT_ILLADDR	sim/bfin/dv-bfin_mmu.h	80;"	d
FAULT_ILLADDR	sim/testsuite/sim/bfin/test.h	134;"	d
FAULT_READ	sim/bfin/dv-bfin_mmu.h	74;"	d
FAULT_READ	sim/testsuite/sim/bfin/test.h	128;"	d
FAULT_SUPV	sim/bfin/dv-bfin_mmu.h	77;"	d
FAULT_SUPV	sim/testsuite/sim/bfin/test.h	131;"	d
FAULT_USER	sim/bfin/dv-bfin_mmu.h	76;"	d
FAULT_USER	sim/testsuite/sim/bfin/test.h	130;"	d
FAULT_WRITE	sim/bfin/dv-bfin_mmu.h	75;"	d
FAULT_WRITE	sim/testsuite/sim/bfin/test.h	129;"	d
FB	opcodes/alpha-opc.c	216;"	d	file:
FBA	sim/erc32/exec.c	46;"	d	file:
FBA	sim/erc32/exec.c	55;"	d	file:
FBE	sim/erc32/exec.c	56;"	d	file:
FBFCC	opcodes/sparc-opc.c	241;"	d	file:
FBG	sim/erc32/exec.c	53;"	d	file:
FBGE	sim/erc32/exec.c	58;"	d	file:
FBIT	sim/arm/armemu.h	58;"	d
FBL	sim/erc32/exec.c	51;"	d	file:
FBLE	sim/erc32/exec.c	60;"	d	file:
FBLG	sim/erc32/exec.c	49;"	d	file:
FBN	sim/erc32/exec.c	47;"	d	file:
FBNE	sim/erc32/exec.c	48;"	d	file:
FBO	sim/erc32/exec.c	62;"	d	file:
FBR	opcodes/sparc-opc.c	1630;"	d	file:
FBR	opcodes/sparc-opc.c	1704;"	d	file:
FBRX	opcodes/sparc-opc.c	1635;"	d	file:
FBRX	opcodes/sparc-opc.c	1705;"	d	file:
FBSD_NAT_H	gdb/fbsd-nat.h	21;"	d
FBSD_SYS_sigreturn	gdb/mips-fbsd-tdep.c	256;"	d	file:
FBSD_TDEP_H	gdb/fbsd-tdep.h	21;"	d
FBU	sim/erc32/exec.c	54;"	d	file:
FBUE	sim/erc32/exec.c	57;"	d	file:
FBUG	sim/erc32/exec.c	52;"	d	file:
FBUGE	sim/erc32/exec.c	59;"	d	file:
FBUL	sim/erc32/exec.c	50;"	d	file:
FBULE	sim/erc32/exec.c	61;"	d	file:
FC	opcodes/alpha-opc.c	218;"	d	file:
FC	opcodes/ppc-opc.c	2261;"	d	file:
FCC	opcodes/sparc-opc.c	240;"	d	file:
FCCR_NAMES	opcodes/frv-desc.h	/^} FCCR_NAMES;$/;"	t	typeref:enum:fccr_names
FCC_E	sim/erc32/exec.c	64;"	d	file:
FCC_E	sim/mn10300/mn10300_sim.h	107;"	d
FCC_EQ	opcodes/frv-desc.h	/^ , FCC_EQ, FCC_UE, FCC_GE, FCC_UGE$/;"	e	enum:flt_cc
FCC_G	sim/erc32/exec.c	66;"	d	file:
FCC_G	sim/mn10300/mn10300_sim.h	106;"	d
FCC_GE	opcodes/frv-desc.h	/^ , FCC_EQ, FCC_UE, FCC_GE, FCC_UGE$/;"	e	enum:flt_cc
FCC_GT	opcodes/frv-desc.h	/^  FCC_NEV, FCC_U, FCC_GT, FCC_UG$/;"	e	enum:flt_cc
FCC_L	sim/erc32/exec.c	65;"	d	file:
FCC_L	sim/mn10300/mn10300_sim.h	105;"	d
FCC_LE	opcodes/frv-desc.h	/^ , FCC_LE, FCC_ULE, FCC_O, FCC_RA$/;"	e	enum:flt_cc
FCC_LG	opcodes/frv-desc.h	/^ , FCC_LT, FCC_UL, FCC_LG, FCC_NE$/;"	e	enum:flt_cc
FCC_LT	opcodes/frv-desc.h	/^ , FCC_LT, FCC_UL, FCC_LG, FCC_NE$/;"	e	enum:flt_cc
FCC_MASK	sim/mn10300/mn10300_sim.h	98;"	d
FCC_NE	opcodes/frv-desc.h	/^ , FCC_LT, FCC_UL, FCC_LG, FCC_NE$/;"	e	enum:flt_cc
FCC_NEV	opcodes/frv-desc.h	/^  FCC_NEV, FCC_U, FCC_GT, FCC_UG$/;"	e	enum:flt_cc
FCC_O	opcodes/frv-desc.h	/^ , FCC_LE, FCC_ULE, FCC_O, FCC_RA$/;"	e	enum:flt_cc
FCC_RA	opcodes/frv-desc.h	/^ , FCC_LE, FCC_ULE, FCC_O, FCC_RA$/;"	e	enum:flt_cc
FCC_U	opcodes/frv-desc.h	/^  FCC_NEV, FCC_U, FCC_GT, FCC_UG$/;"	e	enum:flt_cc
FCC_U	sim/erc32/exec.c	67;"	d	file:
FCC_U	sim/mn10300/mn10300_sim.h	108;"	d
FCC_UE	opcodes/frv-desc.h	/^ , FCC_EQ, FCC_UE, FCC_GE, FCC_UGE$/;"	e	enum:flt_cc
FCC_UG	opcodes/frv-desc.h	/^  FCC_NEV, FCC_U, FCC_GT, FCC_UG$/;"	e	enum:flt_cc
FCC_UGE	opcodes/frv-desc.h	/^ , FCC_EQ, FCC_UE, FCC_GE, FCC_UGE$/;"	e	enum:flt_cc
FCC_UL	opcodes/frv-desc.h	/^ , FCC_LT, FCC_UL, FCC_LG, FCC_NE$/;"	e	enum:flt_cc
FCC_ULE	opcodes/frv-desc.h	/^ , FCC_LE, FCC_ULE, FCC_O, FCC_RA$/;"	e	enum:flt_cc
FCHMODAT_INLINE	gdb/gnulib/import/openat.h	78;"	d
FCHOWNAT_INLINE	gdb/gnulib/import/openat.h	58;"	d
FCMPEd	sim/erc32/exec.c	1654;"	d	file:
FCMPEs	sim/erc32/exec.c	1653;"	d	file:
FCMPd	sim/erc32/exec.c	1652;"	d	file:
FCMPs	sim/erc32/exec.c	1651;"	d	file:
FCONDA	opcodes/sparc-opc.c	217;"	d	file:
FCONDE	opcodes/sparc-opc.c	218;"	d	file:
FCONDG	opcodes/sparc-opc.c	219;"	d	file:
FCONDGE	opcodes/sparc-opc.c	220;"	d	file:
FCONDL	opcodes/sparc-opc.c	221;"	d	file:
FCONDLE	opcodes/sparc-opc.c	222;"	d	file:
FCONDLG	opcodes/sparc-opc.c	223;"	d	file:
FCONDN	opcodes/sparc-opc.c	224;"	d	file:
FCONDNE	opcodes/sparc-opc.c	225;"	d	file:
FCONDNZ	opcodes/sparc-opc.c	234;"	d	file:
FCONDO	opcodes/sparc-opc.c	226;"	d	file:
FCONDU	opcodes/sparc-opc.c	227;"	d	file:
FCONDUE	opcodes/sparc-opc.c	228;"	d	file:
FCONDUG	opcodes/sparc-opc.c	229;"	d	file:
FCONDUGE	opcodes/sparc-opc.c	230;"	d	file:
FCONDUL	opcodes/sparc-opc.c	231;"	d	file:
FCONDULE	opcodes/sparc-opc.c	232;"	d	file:
FCONDZ	opcodes/sparc-opc.c	235;"	d	file:
FCOND_A	include/opcode/metag.h	/^  FCOND_A,$/;"	e	enum:fcond_code
FCOND_FEQ	include/opcode/metag.h	/^  FCOND_FEQ,$/;"	e	enum:fcond_code
FCOND_FGE	include/opcode/metag.h	/^  FCOND_FGE,$/;"	e	enum:fcond_code
FCOND_FGT	include/opcode/metag.h	/^  FCOND_FGT,$/;"	e	enum:fcond_code
FCOND_FLE	include/opcode/metag.h	/^  FCOND_FLE,$/;"	e	enum:fcond_code
FCOND_FLT	include/opcode/metag.h	/^  FCOND_FLT,$/;"	e	enum:fcond_code
FCOND_FVC	include/opcode/metag.h	/^  FCOND_FVC,$/;"	e	enum:fcond_code
FCOND_INSN	include/opcode/metag.h	896;"	d
FCOND_NV	include/opcode/metag.h	/^  FCOND_NV,$/;"	e	enum:fcond_code
FCOND_UGE	include/opcode/metag.h	/^  FCOND_UGE,$/;"	e	enum:fcond_code
FCOND_UGT	include/opcode/metag.h	/^  FCOND_UGT,$/;"	e	enum:fcond_code
FCOND_ULE	include/opcode/metag.h	/^  FCOND_ULE,$/;"	e	enum:fcond_code
FCOND_ULT	include/opcode/metag.h	/^  FCOND_ULT,$/;"	e	enum:fcond_code
FCOND_UNE	include/opcode/metag.h	/^  FCOND_UNE,$/;"	e	enum:fcond_code
FCOND_UVS	include/opcode/metag.h	/^  FCOND_UVS = 7,$/;"	e	enum:fcond_code
FCPOL	sim/bfin/dv-bfin_uart.h	57;"	d
FCR0	sim/mips/sim-main.h	343;"	d
FCR0IDX	sim/mips/sim-main.h	342;"	d
FCR31	sim/mips/sim-main.h	345;"	d
FCR31IDX	sim/mips/sim-main.h	344;"	d
FCRCS_REGNUM	sim/mips/sim-main.h	318;"	d
FCRIR_REGNUM	sim/mips/sim-main.h	319;"	d
FCRT	opcodes/ppc-opc.c	2522;"	d	file:
FCRT_MASK	opcodes/ppc-opc.c	2523;"	d	file:
FCSR	sim/mips/sim-main.h	346;"	d
FCS_REGNUM	gdb/gdbserver/win32-i386-low.c	33;"	d	file:
FCT	gdb/gnulib/import/fnmatch.c	151;"	d	file:
FCT	gdb/gnulib/import/fnmatch.c	180;"	d	file:
FCT	gdb/gnulib/import/fnmatch_loop.c	/^FCT (const CHAR *pattern, const CHAR *string, const CHAR *string_end,$/;"	f	file:
FCT	gdb/gnulib/import/fnmatch_loop.c	1211;"	d	file:
FD1	opcodes/nds32-asm.h	287;"	d
FD1_F2OP	opcodes/nds32-asm.h	288;"	d
FD2	opcodes/nds32-asm.h	290;"	d
FD2FPU	sim/mn10300/mn10300_sim.h	136;"	d
FDIVd	sim/erc32/exec.c	1656;"	d	file:
FDIVs	sim/erc32/exec.c	1655;"	d	file:
FDM0	opcodes/m10300-opc.c	396;"	d	file:
FDM1	opcodes/m10300-opc.c	400;"	d	file:
FDM2	opcodes/m10300-opc.c	404;"	d	file:
FDM3	opcodes/m10300-opc.c	408;"	d	file:
FDN1	opcodes/m10300-opc.c	412;"	d	file:
FDN2	opcodes/m10300-opc.c	416;"	d	file:
FDN3	opcodes/m10300-opc.c	420;"	d	file:
FDOPEN_MODE	gdb/source.c	50;"	d	file:
FDPIC_PLT_ENTRY_SIZE	bfd/elf32-sh.c	1863;"	d	file:
FDPIC_PLT_LAZY_OFFSET	bfd/elf32-sh.c	1864;"	d	file:
FDPIC_SH2A_PLT_ENTRY_SIZE	bfd/elf32-sh.c	1934;"	d	file:
FDPIC_SH2A_PLT_LAZY_OFFSET	bfd/elf32-sh.c	1935;"	d	file:
FDR	include/coff/sym.h	/^	} FDR, *pFDR;$/;"	t	typeref:struct:fdr
FDR_BITS1_FBIGENDIAN_BIG	include/coff/alpha.h	242;"	d
FDR_BITS1_FBIGENDIAN_BIG	include/coff/mips.h	196;"	d
FDR_BITS1_FBIGENDIAN_LITTLE	include/coff/alpha.h	243;"	d
FDR_BITS1_FBIGENDIAN_LITTLE	include/coff/mips.h	197;"	d
FDR_BITS1_FMERGE_BIG	include/coff/alpha.h	236;"	d
FDR_BITS1_FMERGE_BIG	include/coff/mips.h	190;"	d
FDR_BITS1_FMERGE_LITTLE	include/coff/alpha.h	237;"	d
FDR_BITS1_FMERGE_LITTLE	include/coff/mips.h	191;"	d
FDR_BITS1_FREADIN_BIG	include/coff/alpha.h	239;"	d
FDR_BITS1_FREADIN_BIG	include/coff/mips.h	193;"	d
FDR_BITS1_FREADIN_LITTLE	include/coff/alpha.h	240;"	d
FDR_BITS1_FREADIN_LITTLE	include/coff/mips.h	194;"	d
FDR_BITS1_LANG_BIG	include/coff/alpha.h	231;"	d
FDR_BITS1_LANG_BIG	include/coff/mips.h	185;"	d
FDR_BITS1_LANG_LITTLE	include/coff/alpha.h	233;"	d
FDR_BITS1_LANG_LITTLE	include/coff/mips.h	187;"	d
FDR_BITS1_LANG_SH_BIG	include/coff/alpha.h	232;"	d
FDR_BITS1_LANG_SH_BIG	include/coff/mips.h	186;"	d
FDR_BITS1_LANG_SH_LITTLE	include/coff/alpha.h	234;"	d
FDR_BITS1_LANG_SH_LITTLE	include/coff/mips.h	188;"	d
FDR_BITS2_GLEVEL_BIG	include/coff/alpha.h	245;"	d
FDR_BITS2_GLEVEL_BIG	include/coff/mips.h	199;"	d
FDR_BITS2_GLEVEL_LITTLE	include/coff/alpha.h	247;"	d
FDR_BITS2_GLEVEL_LITTLE	include/coff/mips.h	201;"	d
FDR_BITS2_GLEVEL_SH_BIG	include/coff/alpha.h	246;"	d
FDR_BITS2_GLEVEL_SH_BIG	include/coff/mips.h	200;"	d
FDR_BITS2_GLEVEL_SH_LITTLE	include/coff/alpha.h	248;"	d
FDR_BITS2_GLEVEL_SH_LITTLE	include/coff/mips.h	202;"	d
FDR_IDX	gdb/mdebugread.c	104;"	d	file:
FDST	opcodes/d10v-opc.c	152;"	d	file:
FD_AS	gdb/procfs.c	/^enum { FD_CTL, FD_STATUS, FD_AS };$/;"	e	enum:__anon1749	file:
FD_CLOEXEC	bfd/bfdio.c	40;"	d	file:
FD_CTL	gdb/procfs.c	/^enum { FD_CTL, FD_STATUS, FD_AS };$/;"	e	enum:__anon1749	file:
FD_HOOK_H	gdb/gnulib/import/fd-hook.h	19;"	d
FD_ISSET	readline/examples/rlfe/os.h	507;"	d
FD_SCHEDULED	gdb/ser-base.c	/^  FD_SCHEDULED = -1,$/;"	e	enum:__anon1760	file:
FD_SET	readline/examples/rlfe/os.h	506;"	d
FD_SETSIZE	readline/examples/rlfe/os.h	508;"	d
FD_STATUS	gdb/procfs.c	/^enum { FD_CTL, FD_STATUS, FD_AS };$/;"	e	enum:__anon1749	file:
FD_ZERO	readline/examples/rlfe/os.h	505;"	d
FE	sim/bfin/dv-bfin_uart.h	41;"	d
FEATURE_CFILES	gdb/features/Makefile	/^FEATURE_CFILES = $(patsubst %.xml,%.c,$(FEATURE_XMLFILES))$/;"	m
FEATURE_LIST_NAME	bfd/elf32-arc.c	32;"	d	file:
FEATURE_LIST_NAME	include/opcode/arc-attrs.h	/^}  FEATURE_LIST_NAME [] =$/;"	v	typeref:struct:feature_type
FEATURE_LIST_NAME	include/opcode/arc-attrs.h	27;"	d
FEATURE_XMLFILES	gdb/features/Makefile	/^FEATURE_XMLFILES = aarch64-core.xml \\$/;"	m
FEIC	sim/v850/sim-main.h	134;"	d
FEOF	intl/localealias.c	100;"	d	file:
FEOF	intl/localealias.c	97;"	d	file:
FEPC	sim/v850/sim-main.h	128;"	d
FEPSW	sim/v850/sim-main.h	129;"	d
FETCH16	sim/mn10300/mn10300_sim.h	146;"	d
FETCH24	sim/mn10300/mn10300_sim.h	143;"	d
FETCH32	sim/mn10300/mn10300_sim.h	140;"	d
FETCH_ARG	opcodes/m68k-dis.c	630;"	d	file:
FETCH_DATA	opcodes/i386-dis.c	194;"	d	file:
FETCH_DATA	opcodes/m68k-dis.c	187;"	d	file:
FETCH_DATA	opcodes/ns32k-dis.c	67;"	d	file:
FETCH_DATA	opcodes/vax-dis.c	84;"	d	file:
FETCH_DATA	opcodes/visium-dis.c	47;"	d	file:
FETCH_DATA	opcodes/z8k-dis.c	58;"	d	file:
FETCH_FUNC32	sim/aarch64/memory.c	58;"	d	file:
FETCH_FUNC64	sim/aarch64/memory.c	43;"	d	file:
FEWR	sim/v850/sim-main.h	143;"	d
FE_12	opcodes/s390-opc.c	98;"	d	file:
FE_16	opcodes/s390-opc.c	100;"	d	file:
FE_24	opcodes/s390-opc.c	102;"	d	file:
FE_28	opcodes/s390-opc.c	104;"	d	file:
FE_32	opcodes/s390-opc.c	106;"	d	file:
FE_8	opcodes/s390-opc.c	96;"	d	file:
FE_DEC_DOWNWARD	libdecnumber/decRound.c	33;"	d	file:
FE_DEC_MAX	libdecnumber/decRound.c	38;"	d	file:
FE_DEC_TONEAREST	libdecnumber/decRound.c	34;"	d	file:
FE_DEC_TONEARESTFROMZERO	libdecnumber/decRound.c	35;"	d	file:
FE_DEC_TOWARDZERO	libdecnumber/decRound.c	36;"	d	file:
FE_DEC_UPWARD	libdecnumber/decRound.c	37;"	d	file:
FF	libiberty/md5.c	272;"	d	file:
FF16_INSN	opcodes/aarch64-tbl.h	2206;"	d
FFF	opcodes/v850-opc.c	1060;"	d	file:
FFIND	readline/rldefs.h	131;"	d
FFLAG	sim/arm/armemu.h	106;"	d
FFSRC	opcodes/d10v-opc.c	148;"	d	file:
FF_FOREIGN	bfd/vms.h	/^    FF_FOREIGN,$/;"	e	enum:file_format_enum
FF_NATIVE	bfd/vms.h	/^    FF_NATIVE$/;"	e	enum:file_format_enum
FF_PORT	sim/mips/dv-tx3904tmr.c	/^  FF_PORT$/;"	e	enum:__anon850	file:
FF_UNKNOWN	bfd/vms.h	/^    FF_UNKNOWN,$/;"	e	enum:file_format_enum
FG	libiberty/md5.c	273;"	d	file:
FGETS	intl/localealias.c	101;"	d	file:
FGETS	intl/localealias.c	98;"	d	file:
FGR	sim/mips/sim-main.h	440;"	d
FGRPd9_2	opcodes/i386-dis.c	13741;"	d	file:
FGRPd9_4	opcodes/i386-dis.c	13742;"	d	file:
FGRPd9_5	opcodes/i386-dis.c	13743;"	d	file:
FGRPd9_6	opcodes/i386-dis.c	13744;"	d	file:
FGRPd9_7	opcodes/i386-dis.c	13745;"	d	file:
FGRPda_5	opcodes/i386-dis.c	13746;"	d	file:
FGRPdb_4	opcodes/i386-dis.c	13747;"	d	file:
FGRPde_3	opcodes/i386-dis.c	13748;"	d	file:
FGRPdf_4	opcodes/i386-dis.c	13749;"	d	file:
FGR_BASE	sim/mips/sim-main.h	438;"	d
FH	libiberty/md5.c	274;"	d	file:
FI	libiberty/md5.c	275;"	d	file:
FI	sim/sh/interp.c	418;"	d	file:
FIBHEAPKEY_MIN	libiberty/fibheap.c	38;"	d	file:
FID_STACK_INVALID	gdb/frame.h	/^  FID_STACK_INVALID = 0,$/;"	e	enum:frame_id_stack_status
FID_STACK_SENTINEL	gdb/frame.h	/^  FID_STACK_SENTINEL = 2,$/;"	e	enum:frame_id_stack_status
FID_STACK_UNAVAILABLE	gdb/frame.h	/^  FID_STACK_UNAVAILABLE = -1$/;"	e	enum:frame_id_stack_status
FID_STACK_VALID	gdb/frame.h	/^  FID_STACK_VALID = 1,$/;"	e	enum:frame_id_stack_status
FIELD	gdb/mep-tdep.c	1489;"	d	file:
FIELDA	include/opcode/arc.h	472;"	d
FIELDB	include/opcode/arc.h	473;"	d
FIELDC	include/opcode/arc.h	474;"	d
FIELDF	include/opcode/arc.h	475;"	d
FIELDQ	include/opcode/arc.h	476;"	d
FIELD_ARTIFICIAL	gdb/gdbtypes.h	1443;"	d
FIELD_BITPOS	gdb/gdbtypes.h	1422;"	d
FIELD_BITPOS_LVAL	gdb/gdbtypes.h	1421;"	d
FIELD_BITSIZE	gdb/gdbtypes.h	1444;"	d
FIELD_DWARF_BLOCK	gdb/gdbtypes.h	1427;"	d
FIELD_ENUMVAL	gdb/gdbtypes.h	1424;"	d
FIELD_ENUMVAL_LVAL	gdb/gdbtypes.h	1423;"	d
FIELD_EQ	gdb/gdbtypes.c	889;"	d	file:
FIELD_EQ	gdb/gdbtypes.c	896;"	d	file:
FIELD_LOC_KIND	gdb/gdbtypes.h	1420;"	d
FIELD_LOC_KIND_BITPOS	gdb/gdbtypes.h	/^    FIELD_LOC_KIND_BITPOS,	\/**< bitpos *\/$/;"	e	enum:field_loc_kind
FIELD_LOC_KIND_DWARF_BLOCK	gdb/gdbtypes.h	/^    FIELD_LOC_KIND_DWARF_BLOCK	\/**< dwarf_block *\/$/;"	e	enum:field_loc_kind
FIELD_LOC_KIND_ENUMVAL	gdb/gdbtypes.h	/^    FIELD_LOC_KIND_ENUMVAL,	\/**< enumval *\/$/;"	e	enum:field_loc_kind
FIELD_LOC_KIND_PHYSADDR	gdb/gdbtypes.h	/^    FIELD_LOC_KIND_PHYSADDR,	\/**< physaddr *\/$/;"	e	enum:field_loc_kind
FIELD_LOC_KIND_PHYSNAME	gdb/gdbtypes.h	/^    FIELD_LOC_KIND_PHYSNAME,	\/**< physname *\/$/;"	e	enum:field_loc_kind
FIELD_NAME	gdb/gdbtypes.h	1419;"	d
FIELD_STATIC_PHYSADDR	gdb/gdbtypes.h	1426;"	d
FIELD_STATIC_PHYSNAME	gdb/gdbtypes.h	1425;"	d
FIELD_TYPE	gdb/gdbtypes.h	1418;"	d
FIFOTYPE	zlib/contrib/untgz/untgz.c	49;"	d	file:
FIFO_DMA_MODE	gdb/ser-go32.c	78;"	d	file:
FIFO_ENABLE	gdb/ser-go32.c	75;"	d	file:
FIFO_RCV_RST	gdb/ser-go32.c	76;"	d	file:
FIFO_TRIGGER	gdb/ser-go32.c	133;"	d	file:
FIFO_TRIGGER_1	gdb/ser-go32.c	79;"	d	file:
FIFO_TRIGGER_14	gdb/ser-go32.c	82;"	d	file:
FIFO_TRIGGER_4	gdb/ser-go32.c	80;"	d	file:
FIFO_TRIGGER_8	gdb/ser-go32.c	81;"	d	file:
FIFO_XMT_RST	gdb/ser-go32.c	77;"	d	file:
FIFTY_SEVEN	gdb/testsuite/gdb.base/macscp1.c	8;"	d	file:
FILEIO_EACCES	include/gdb/fileio.h	71;"	d
FILEIO_EBADF	include/gdb/fileio.h	70;"	d
FILEIO_EBUSY	include/gdb/fileio.h	73;"	d
FILEIO_EEXIST	include/gdb/fileio.h	74;"	d
FILEIO_EFAULT	include/gdb/fileio.h	72;"	d
FILEIO_EFBIG	include/gdb/fileio.h	81;"	d
FILEIO_EINTR	include/gdb/fileio.h	68;"	d
FILEIO_EINVAL	include/gdb/fileio.h	78;"	d
FILEIO_EIO	include/gdb/fileio.h	69;"	d
FILEIO_EISDIR	include/gdb/fileio.h	77;"	d
FILEIO_EMFILE	include/gdb/fileio.h	80;"	d
FILEIO_ENAMETOOLONG	include/gdb/fileio.h	86;"	d
FILEIO_ENFILE	include/gdb/fileio.h	79;"	d
FILEIO_ENODEV	include/gdb/fileio.h	75;"	d
FILEIO_ENOENT	include/gdb/fileio.h	67;"	d
FILEIO_ENOSPC	include/gdb/fileio.h	82;"	d
FILEIO_ENOSYS	include/gdb/fileio.h	85;"	d
FILEIO_ENOTDIR	include/gdb/fileio.h	76;"	d
FILEIO_EPERM	include/gdb/fileio.h	66;"	d
FILEIO_EROFS	include/gdb/fileio.h	84;"	d
FILEIO_ESPIPE	include/gdb/fileio.h	83;"	d
FILEIO_EUNKNOWN	include/gdb/fileio.h	87;"	d
FILEIO_H	gdb/common/fileio.h	21;"	d
FILEIO_INT_MAX	include/gdb/fileio.h	91;"	d
FILEIO_INT_MIN	include/gdb/fileio.h	90;"	d
FILEIO_LONG_MAX	include/gdb/fileio.h	94;"	d
FILEIO_LONG_MIN	include/gdb/fileio.h	93;"	d
FILEIO_O_APPEND	include/gdb/fileio.h	31;"	d
FILEIO_O_CREAT	include/gdb/fileio.h	32;"	d
FILEIO_O_EXCL	include/gdb/fileio.h	34;"	d
FILEIO_O_RDONLY	include/gdb/fileio.h	28;"	d
FILEIO_O_RDWR	include/gdb/fileio.h	30;"	d
FILEIO_O_SUPPORTED	include/gdb/fileio.h	35;"	d
FILEIO_O_TRUNC	include/gdb/fileio.h	33;"	d
FILEIO_O_WRONLY	include/gdb/fileio.h	29;"	d
FILEIO_SEEK_CUR	include/gdb/fileio.h	62;"	d
FILEIO_SEEK_END	include/gdb/fileio.h	63;"	d
FILEIO_SEEK_SET	include/gdb/fileio.h	61;"	d
FILEIO_S_IFCHR	include/gdb/fileio.h	43;"	d
FILEIO_S_IFDIR	include/gdb/fileio.h	42;"	d
FILEIO_S_IFREG	include/gdb/fileio.h	41;"	d
FILEIO_S_IRGRP	include/gdb/fileio.h	48;"	d
FILEIO_S_IROTH	include/gdb/fileio.h	52;"	d
FILEIO_S_IRUSR	include/gdb/fileio.h	44;"	d
FILEIO_S_IRWXG	include/gdb/fileio.h	51;"	d
FILEIO_S_IRWXO	include/gdb/fileio.h	55;"	d
FILEIO_S_IRWXU	include/gdb/fileio.h	47;"	d
FILEIO_S_IWGRP	include/gdb/fileio.h	49;"	d
FILEIO_S_IWOTH	include/gdb/fileio.h	53;"	d
FILEIO_S_IWUSR	include/gdb/fileio.h	45;"	d
FILEIO_S_IXGRP	include/gdb/fileio.h	50;"	d
FILEIO_S_IXOTH	include/gdb/fileio.h	54;"	d
FILEIO_S_IXUSR	include/gdb/fileio.h	46;"	d
FILEIO_S_SUPPORTED	include/gdb/fileio.h	56;"	d
FILEIO_UINT_MAX	include/gdb/fileio.h	92;"	d
FILEIO_ULONG_MAX	include/gdb/fileio.h	95;"	d
FILENAME	gdb/testsuite/gdb.base/fileio.c	67;"	d	file:
FILENAMES_H	include/filenames.h	27;"	d
FILENAME_CMP	include/filenames.h	84;"	d
FILENAME_PATTERN	libiberty/testsuite/test-expandargv.c	72;"	d	file:
FILENAME_SEEN_CACHE_H	gdb/filename-seen-cache.h	21;"	d
FILESTUFF_H	gdb/common/filestuff.h	20;"	d
FILESYSTEM_H	gdb/filesystem.h	20;"	d
FILESYSTEM_PREFIX_LEN	intl/relocatable.c	78;"	d	file:
FILESYSTEM_PREFIX_LEN	intl/relocatable.c	83;"	d	file:
FILE_ALIGN	bfd/elfcode.h	134;"	d
FILE_ALIGN	bfd/elfcode.h	142;"	d
FILE_ALIGN	bfd/mach-o.c	37;"	d	file:
FILE_ALLOC_CHUNK	bfd/dwarf2.c	1320;"	d	file:
FILE_STRING_OFFSET	gdb/dbxread.c	103;"	d	file:
FILE_SYSTEM_DRIVE_PREFIX_CAN_BE_RELATIVE	gdb/gnulib/import/dosname.h	33;"	d
FILE_SYSTEM_DRIVE_PREFIX_CAN_BE_RELATIVE	gdb/gnulib/import/dosname.h	42;"	d
FILE_SYSTEM_PREFIX_LEN	gdb/gnulib/import/dosname.h	30;"	d
FILE_SYSTEM_PREFIX_LEN	gdb/gnulib/import/dosname.h	37;"	d
FILE_SYSTEM_PREFIX_LEN	gdb/gnulib/import/filename.h	40;"	d
FILE_SYSTEM_PREFIX_LEN	gdb/gnulib/import/filename.h	46;"	d
FILE_XFR_SIZE	sim/common/syscall.c	65;"	d	file:
FILHDR	bfd/peicode.h	164;"	d
FILHDR	bfd/peicode.h	165;"	d
FILHDR	include/coff/alpha.h	47;"	d
FILHDR	include/coff/external.h	37;"	d
FILHDR	include/coff/go32exe.h	33;"	d
FILHDR	include/coff/go32exe.h	34;"	d
FILHDR	include/coff/pe.h	235;"	d
FILHDR	include/coff/pe.h	236;"	d
FILHDR	include/coff/rs6000.h	42;"	d
FILHDR	include/coff/rs6k64.h	37;"	d
FILHDR	include/coff/ti.h	125;"	d
FILHDR	include/coff/tic80.h	44;"	d
FILHSZ	include/coff/alpha.h	48;"	d
FILHSZ	include/coff/external.h	38;"	d
FILHSZ	include/coff/go32exe.h	35;"	d
FILHSZ	include/coff/go32exe.h	36;"	d
FILHSZ	include/coff/pe.h	237;"	d
FILHSZ	include/coff/pe.h	238;"	d
FILHSZ	include/coff/rs6000.h	43;"	d
FILHSZ	include/coff/rs6k64.h	38;"	d
FILHSZ	include/coff/ti.h	126;"	d
FILHSZ	include/coff/tic80.h	45;"	d
FILHSZ_BIGOBJ	include/coff/pe.h	359;"	d
FILHSZ_V0	include/coff/ti.h	127;"	d
FILNMLEN	include/coff/internal.h	462;"	d
FILNMLEN	include/coff/pe.h	175;"	d
FILNMLEN	include/coff/pe.h	176;"	d
FILNMLEN	libiberty/simple-object-xcoff.c	182;"	d	file:
FILNMLEN_BIGOBJ	include/coff/pe.h	384;"	d
FINAL	include/ansidecl.h	352;"	d
FINAL	include/ansidecl.h	355;"	d
FINAL	include/ansidecl.h	360;"	d
FINAL	include/ansidecl.h	364;"	d
FINAL	include/ansidecl.h	369;"	d
FINAL_SECTSTART	bfd/elf32-arc.c	1201;"	d	file:
FIND_OR_CREATE	bfd/elf32-m68k.c	/^    FIND_OR_CREATE,$/;"	e	enum:elf_m68k_get_entry_howto	file:
FINISH_STATE	zlib/deflate.h	63;"	d
FINI_SYM_STRING	bfd/elf32-arc.c	79;"	d	file:
FIO_FD_CONSOLE_IN	gdb/remote-fileio.c	46;"	d	file:
FIO_FD_CONSOLE_OUT	gdb/remote-fileio.c	47;"	d	file:
FIO_FD_INVALID	gdb/remote-fileio.c	45;"	d	file:
FIO_INT_LEN	include/gdb/fileio.h	105;"	d
FIO_LONG_LEN	include/gdb/fileio.h	109;"	d
FIO_MODE_LEN	include/gdb/fileio.h	107;"	d
FIO_TIME_LEN	include/gdb/fileio.h	108;"	d
FIO_UINT_LEN	include/gdb/fileio.h	106;"	d
FIO_ULONG_LEN	include/gdb/fileio.h	110;"	d
FIQ26MODE	sim/arm/armdefs.h	218;"	d
FIQ32MODE	sim/arm/armdefs.h	222;"	d
FIQBANK	sim/arm/armdefs.h	237;"	d
FIRST	opcodes/ia64-opc.h	33;"	d
FIRST_BASE_REG	sim/mn10300/dv-mn103tim.c	/^  FIRST_BASE_REG,$/;"	e	enum:timer_register_types	file:
FIRST_COUNTER	sim/mn10300/dv-mn103tim.c	/^  FIRST_COUNTER,$/;"	e	enum:timer_register_types	file:
FIRST_ENTRY	gdb/frame.h	526;"	d
FIRST_ENTRY	gdb/frame.h	532;"	d
FIRST_ERROR	gdb/frame.h	528;"	d
FIRST_ERROR	gdb/frame.h	534;"	d
FIRST_EXTENSION_CONDITION_CODE	opcodes/arc-ext.c	38;"	d	file:
FIRST_EXTENSION_CORE_REGISTER	opcodes/arc-ext.c	36;"	d	file:
FIRST_LEVEL_GROUP	sim/mn10300/dv-mn103int.c	/^  FIRST_LEVEL_GROUP = 2,$/;"	e	enum:__anon789	file:
FIRST_LOCAL_BLOCK	gdb/defs.h	/^  FIRST_LOCAL_BLOCK = 2$/;"	e	enum:block_enum
FIRST_MODE_REG	sim/mn10300/dv-mn103tim.c	/^  FIRST_MODE_REG = 0,$/;"	e	enum:timer_register_types	file:
FIRST_NMI_GROUP	sim/mn10300/dv-mn103int.c	/^  FIRST_NMI_GROUP = 0,$/;"	e	enum:__anon789	file:
FIRST_PSEUDO_REGNUM	gdb/ia64-tdep.c	/^enum pseudo_regs { FIRST_PSEUDO_REGNUM = NUM_IA64_RAW_REGS,$/;"	e	enum:pseudo_regs	file:
FIRST_RAM_ADDR	sim/testsuite/sim/or1k/basic.S	/^#define FIRST_RAM_ADDR 0x00000000$/;"	d
FIRST_STAGE	sim/frv/cache.h	/^  FIRST_STAGE,$/;"	e	enum:__anon237
FIRST_STRING_P	libiberty/regex.c	386;"	d	file:
FIRST_TRACEFRAME	gdb/gdbserver/tracepoint.c	1180;"	d	file:
FIT	include/coff/sym.h	/^typedef long FIT, *pFIT;$/;"	t
FIX	bfd/ecoff.c	587;"	d	file:
FIX	bfd/ecoff.c	606;"	d	file:
FIX	include/opcode/tic6x-opcode-table.h	3589;"	d
FIX	include/opcode/tic6x-opcode-table.h	35;"	d
FIX0	include/opcode/tic6x-opcode-table.h	3590;"	d
FIX0	include/opcode/tic6x-opcode-table.h	36;"	d
FIX1	include/opcode/tic6x-opcode-table.h	3591;"	d
FIX1	include/opcode/tic6x-opcode-table.h	37;"	d
FIX2	include/opcode/tic6x-opcode-table.h	3592;"	d
FIX2	include/opcode/tic6x-opcode-table.h	38;"	d
FIX3	include/opcode/tic6x-opcode-table.h	3593;"	d
FIX3	include/opcode/tic6x-opcode-table.h	39;"	d
FIX4	include/opcode/tic6x-opcode-table.h	3594;"	d
FIX4	include/opcode/tic6x-opcode-table.h	40;"	d
FIXED_PARAM	bfd/pef-traceback.h	139;"	d
FIXLCODES	zlib/contrib/puff/puff.c	95;"	d	file:
FIXME	opcodes/tic80-opc.c	504;"	d	file:
FIXUP_32	gdb/nat/amd64-linux-siginfo.h	/^  FIXUP_32 = 1,   \/* Fixup for 32bit.  *\/$/;"	e	enum:amd64_siginfo_fixup_mode
FIXUP_GET	bfd/elf32-spu.c	4783;"	d	file:
FIXUP_PUT	bfd/elf32-spu.c	4780;"	d	file:
FIXUP_RECORD_SIZE	bfd/elf32-spu.c	4778;"	d	file:
FIXUP_X32	gdb/nat/amd64-linux-siginfo.h	/^  FIXUP_X32 = 2   \/* Fixup for x32.  *\/$/;"	e	enum:amd64_siginfo_fixup_mode
FIX_FOR_SOME_ARCH	opcodes/loongarch-opc.c	/^static int FIX_FOR_SOME_ARCH = 1;$/;"	v	file:
FKT_NT	opcodes/arc-opc.c	1930;"	d	file:
FKT_T	opcodes/arc-opc.c	1927;"	d	file:
FL1	opcodes/ppc-opc.c	1985;"	d	file:
FL2	opcodes/ppc-opc.c	1991;"	d	file:
FLAG	sim/m32c/cpu.h	177;"	d
FLAG	sim/rx/cpu.h	189;"	d
FLAGBITS_IPL	sim/rx/cpu.h	124;"	d
FLAGBIT_B	gdb/m32c-tdep.c	719;"	d	file:
FLAGBIT_B	sim/m32c/cpu.h	74;"	d
FLAGBIT_C	sim/m32c/cpu.h	70;"	d
FLAGBIT_C	sim/rx/cpu.h	117;"	d
FLAGBIT_D	sim/m32c/cpu.h	71;"	d
FLAGBIT_I	sim/m32c/cpu.h	76;"	d
FLAGBIT_I	sim/rx/cpu.h	121;"	d
FLAGBIT_O	sim/m32c/cpu.h	75;"	d
FLAGBIT_O	sim/rx/cpu.h	120;"	d
FLAGBIT_PM	sim/rx/cpu.h	123;"	d
FLAGBIT_S	sim/m32c/cpu.h	73;"	d
FLAGBIT_S	sim/rx/cpu.h	119;"	d
FLAGBIT_U	gdb/m32c-tdep.c	720;"	d	file:
FLAGBIT_U	sim/m32c/cpu.h	77;"	d
FLAGBIT_U	sim/rx/cpu.h	122;"	d
FLAGBIT_Z	sim/m32c/cpu.h	72;"	d
FLAGBIT_Z	sim/rx/cpu.h	118;"	d
FLAGS	sim/msp430/msp430-sim.c	892;"	d	file:
FLAGS	sim/rl78/rl78.c	291;"	d	file:
FLAGS	zlib/inflate.h	/^    FLAGS,      \/* i: waiting for method and flags (gzip) *\/$/;"	e	enum:__anon979
FLAGSHIFT_IPL	sim/rx/cpu.h	125;"	d
FLAGSV	sim/msp430/msp430-sim.c	893;"	d	file:
FLAGS_CC	opcodes/arc-ext-tbl.h	25;"	d
FLAGS_CCF	opcodes/arc-ext-tbl.h	26;"	d
FLAGS_F	opcodes/arc-ext-tbl.h	24;"	d
FLAGS_NONE	opcodes/arc-ext-tbl.h	23;"	d
FLAG_0	include/opcode/d30v.h	145;"	d
FLAG_1	include/opcode/d30v.h	146;"	d
FLAG_2	include/opcode/d30v.h	147;"	d
FLAG_3	include/opcode/d30v.h	148;"	d
FLAG_4	include/opcode/d30v.h	149;"	d
FLAG_5	include/opcode/d30v.h	150;"	d
FLAG_6	include/opcode/d30v.h	151;"	d
FLAG_7	include/opcode/d30v.h	152;"	d
FLAG_A0	include/opcode/d30v.h	156;"	d
FLAG_A1	include/opcode/d30v.h	157;"	d
FLAG_ADDSUBppp	include/opcode/d30v.h	166;"	d
FLAG_ALL	include/opcode/d30v.h	171;"	d
FLAG_B	sim/m32c/cpu.h	182;"	d
FLAG_B	sim/rx/cpu.h	194;"	d
FLAG_C	gdb/arch/arm.h	89;"	d
FLAG_C	include/opcode/d30v.h	170;"	d
FLAG_C	sim/m32c/cpu.h	178;"	d
FLAG_C	sim/rx/cpu.h	190;"	d
FLAG_CONTROL	include/opcode/d30v.h	155;"	d
FLAG_CRIS_MISC_PROFILE_ALL	sim/cris/cris-sim.h	67;"	d
FLAG_CRIS_MISC_PROFILE_SCHEDULABLE	sim/cris/cris-sim.h	64;"	d
FLAG_CRIS_MISC_PROFILE_SIMPLE	sim/cris/cris-sim.h	58;"	d
FLAG_CRIS_MISC_PROFILE_UNALIGNED	sim/cris/cris-sim.h	61;"	d
FLAG_CRIS_MISC_PROFILE_XSIM_TRACE	sim/cris/cris-sim.h	73;"	d
FLAG_CVVA	include/opcode/d30v.h	169;"	d
FLAG_D	sim/m32c/cpu.h	179;"	d
FLAG_D	sim/rx/cpu.h	191;"	d
FLAG_DELAY	include/opcode/d30v.h	167;"	d
FLAG_I	sim/m32c/cpu.h	184;"	d
FLAG_I	sim/rx/cpu.h	196;"	d
FLAG_JMP	include/opcode/d30v.h	158;"	d
FLAG_JSR	include/opcode/d30v.h	159;"	d
FLAG_LKR	include/opcode/d30v.h	168;"	d
FLAG_LOCALHEADER_OFFSET	zlib/contrib/minizip/zip.c	109;"	d	file:
FLAG_MEM	include/opcode/d30v.h	160;"	d
FLAG_MUL16	include/opcode/d30v.h	164;"	d
FLAG_MUL32	include/opcode/d30v.h	165;"	d
FLAG_N	gdb/arch/arm.h	87;"	d
FLAG_NOT_WITH_ADDSUBppp	include/opcode/d30v.h	161;"	d
FLAG_O	sim/m32c/cpu.h	183;"	d
FLAG_O	sim/rx/cpu.h	195;"	d
FLAG_PM	sim/rx/cpu.h	198;"	d
FLAG_RESET	gdb/procfs.c	/^enum { FLAG_RESET, FLAG_SET };$/;"	e	enum:__anon1751	file:
FLAG_RP	include/opcode/d30v.h	154;"	d
FLAG_S	sim/m32c/cpu.h	181;"	d
FLAG_S	sim/rx/cpu.h	193;"	d
FLAG_SET	gdb/procfs.c	/^enum { FLAG_RESET, FLAG_SET };$/;"	e	enum:__anon1751	file:
FLAG_SM	include/opcode/d30v.h	153;"	d
FLAG_STRICT	include/opcode/hppa.h	52;"	d
FLAG_TO_PG	include/coff/tic54x.h	56;"	d
FLAG_TRACE_BIT	gdb/gdbserver/win32-i386-low.c	36;"	d	file:
FLAG_TRACE_BIT	gdb/windows-nat.c	/^    FLAG_TRACE_BIT = 0x100,$/;"	e	enum:__anon1738	file:
FLAG_U	sim/m32c/cpu.h	185;"	d
FLAG_U	sim/rx/cpu.h	197;"	d
FLAG_V	gdb/arch/arm.h	90;"	d
FLAG_Z	gdb/arch/arm.h	88;"	d
FLAG_Z	sim/m32c/cpu.h	180;"	d
FLAG_Z	sim/rx/cpu.h	192;"	d
FLD	include/opcode/tic6x-insn-formats.h	34;"	d
FLD	include/opcode/tic6x-insn-formats.h	579;"	d
FLD	opcodes/epiphany-ibld.c	46;"	d	file:
FLD	opcodes/fr30-ibld.c	46;"	d	file:
FLD	opcodes/frv-ibld.c	46;"	d	file:
FLD	opcodes/ip2k-ibld.c	46;"	d	file:
FLD	opcodes/iq2000-ibld.c	46;"	d	file:
FLD	opcodes/lm32-ibld.c	46;"	d	file:
FLD	opcodes/m32c-ibld.c	46;"	d	file:
FLD	opcodes/m32r-ibld.c	46;"	d	file:
FLD	opcodes/mep-ibld.c	46;"	d	file:
FLD	opcodes/mt-ibld.c	46;"	d	file:
FLD	opcodes/or1k-ibld.c	46;"	d	file:
FLD	opcodes/xc16x-ibld.c	46;"	d	file:
FLD	opcodes/xstormy16-ibld.c	46;"	d	file:
FLD	sim/cris/decodev10.c	2390;"	d	file:
FLD	sim/cris/decodev10.c	2396;"	d	file:
FLD	sim/cris/decodev10.c	2403;"	d	file:
FLD	sim/cris/decodev10.c	2409;"	d	file:
FLD	sim/cris/decodev10.c	2417;"	d	file:
FLD	sim/cris/decodev10.c	2437;"	d	file:
FLD	sim/cris/decodev10.c	2445;"	d	file:
FLD	sim/cris/decodev10.c	2465;"	d	file:
FLD	sim/cris/decodev10.c	2473;"	d	file:
FLD	sim/cris/decodev10.c	2489;"	d	file:
FLD	sim/cris/decodev10.c	2497;"	d	file:
FLD	sim/cris/decodev10.c	2516;"	d	file:
FLD	sim/cris/decodev10.c	2524;"	d	file:
FLD	sim/cris/decodev10.c	2544;"	d	file:
FLD	sim/cris/decodev10.c	2552;"	d	file:
FLD	sim/cris/decodev10.c	2574;"	d	file:
FLD	sim/cris/decodev10.c	2582;"	d	file:
FLD	sim/cris/decodev10.c	2604;"	d	file:
FLD	sim/cris/decodev10.c	2612;"	d	file:
FLD	sim/cris/decodev10.c	2634;"	d	file:
FLD	sim/cris/decodev10.c	2642;"	d	file:
FLD	sim/cris/decodev10.c	2664;"	d	file:
FLD	sim/cris/decodev10.c	2672;"	d	file:
FLD	sim/cris/decodev10.c	2694;"	d	file:
FLD	sim/cris/decodev10.c	2702;"	d	file:
FLD	sim/cris/decodev10.c	2724;"	d	file:
FLD	sim/cris/decodev10.c	2732;"	d	file:
FLD	sim/cris/decodev10.c	2754;"	d	file:
FLD	sim/cris/decodev10.c	2762;"	d	file:
FLD	sim/cris/decodev10.c	2782;"	d	file:
FLD	sim/cris/decodev10.c	2790;"	d	file:
FLD	sim/cris/decodev10.c	2810;"	d	file:
FLD	sim/cris/decodev10.c	2818;"	d	file:
FLD	sim/cris/decodev10.c	2842;"	d	file:
FLD	sim/cris/decodev10.c	2850;"	d	file:
FLD	sim/cris/decodev10.c	2874;"	d	file:
FLD	sim/cris/decodev10.c	2882;"	d	file:
FLD	sim/cris/decodev10.c	2906;"	d	file:
FLD	sim/cris/decodev10.c	2914;"	d	file:
FLD	sim/cris/decodev10.c	2936;"	d	file:
FLD	sim/cris/decodev10.c	2944;"	d	file:
FLD	sim/cris/decodev10.c	2966;"	d	file:
FLD	sim/cris/decodev10.c	2974;"	d	file:
FLD	sim/cris/decodev10.c	2996;"	d	file:
FLD	sim/cris/decodev10.c	3004;"	d	file:
FLD	sim/cris/decodev10.c	3023;"	d	file:
FLD	sim/cris/decodev10.c	3031;"	d	file:
FLD	sim/cris/decodev10.c	3053;"	d	file:
FLD	sim/cris/decodev10.c	3061;"	d	file:
FLD	sim/cris/decodev10.c	3083;"	d	file:
FLD	sim/cris/decodev10.c	3091;"	d	file:
FLD	sim/cris/decodev10.c	3115;"	d	file:
FLD	sim/cris/decodev10.c	3123;"	d	file:
FLD	sim/cris/decodev10.c	3147;"	d	file:
FLD	sim/cris/decodev10.c	3155;"	d	file:
FLD	sim/cris/decodev10.c	3179;"	d	file:
FLD	sim/cris/decodev10.c	3187;"	d	file:
FLD	sim/cris/decodev10.c	3211;"	d	file:
FLD	sim/cris/decodev10.c	3219;"	d	file:
FLD	sim/cris/decodev10.c	3243;"	d	file:
FLD	sim/cris/decodev10.c	3251;"	d	file:
FLD	sim/cris/decodev10.c	3271;"	d	file:
FLD	sim/cris/decodev10.c	3279;"	d	file:
FLD	sim/cris/decodev10.c	3299;"	d	file:
FLD	sim/cris/decodev10.c	3307;"	d	file:
FLD	sim/cris/decodev10.c	3323;"	d	file:
FLD	sim/cris/decodev10.c	3331;"	d	file:
FLD	sim/cris/decodev10.c	3355;"	d	file:
FLD	sim/cris/decodev10.c	3363;"	d	file:
FLD	sim/cris/decodev10.c	3385;"	d	file:
FLD	sim/cris/decodev10.c	3393;"	d	file:
FLD	sim/cris/decodev10.c	3415;"	d	file:
FLD	sim/cris/decodev10.c	3423;"	d	file:
FLD	sim/cris/decodev10.c	3447;"	d	file:
FLD	sim/cris/decodev10.c	3454;"	d	file:
FLD	sim/cris/decodev10.c	3460;"	d	file:
FLD	sim/cris/decodev10.c	3468;"	d	file:
FLD	sim/cris/decodev10.c	3508;"	d	file:
FLD	sim/cris/decodev10.c	3516;"	d	file:
FLD	sim/cris/decodev10.c	3555;"	d	file:
FLD	sim/cris/decodev10.c	3563;"	d	file:
FLD	sim/cris/decodev10.c	3598;"	d	file:
FLD	sim/cris/decodev10.c	3606;"	d	file:
FLD	sim/cris/decodev10.c	3627;"	d	file:
FLD	sim/cris/decodev10.c	3635;"	d	file:
FLD	sim/cris/decodev10.c	3656;"	d	file:
FLD	sim/cris/decodev10.c	3664;"	d	file:
FLD	sim/cris/decodev10.c	3689;"	d	file:
FLD	sim/cris/decodev10.c	3697;"	d	file:
FLD	sim/cris/decodev10.c	3722;"	d	file:
FLD	sim/cris/decodev10.c	3730;"	d	file:
FLD	sim/cris/decodev10.c	3755;"	d	file:
FLD	sim/cris/decodev10.c	3763;"	d	file:
FLD	sim/cris/decodev10.c	3786;"	d	file:
FLD	sim/cris/decodev10.c	3794;"	d	file:
FLD	sim/cris/decodev10.c	3817;"	d	file:
FLD	sim/cris/decodev10.c	3825;"	d	file:
FLD	sim/cris/decodev10.c	3848;"	d	file:
FLD	sim/cris/decodev10.c	3856;"	d	file:
FLD	sim/cris/decodev10.c	3874;"	d	file:
FLD	sim/cris/decodev10.c	3882;"	d	file:
FLD	sim/cris/decodev10.c	3907;"	d	file:
FLD	sim/cris/decodev10.c	3915;"	d	file:
FLD	sim/cris/decodev10.c	3940;"	d	file:
FLD	sim/cris/decodev10.c	3948;"	d	file:
FLD	sim/cris/decodev10.c	3971;"	d	file:
FLD	sim/cris/decodev10.c	3979;"	d	file:
FLD	sim/cris/decodev10.c	4002;"	d	file:
FLD	sim/cris/decodev10.c	4009;"	d	file:
FLD	sim/cris/decodev10.c	4021;"	d	file:
FLD	sim/cris/decodev10.c	4029;"	d	file:
FLD	sim/cris/decodev10.c	4050;"	d	file:
FLD	sim/cris/decodev10.c	4058;"	d	file:
FLD	sim/cris/decodev10.c	4078;"	d	file:
FLD	sim/cris/decodev10.c	4086;"	d	file:
FLD	sim/cris/decodev10.c	4106;"	d	file:
FLD	sim/cris/decodev10.c	4114;"	d	file:
FLD	sim/cris/decodev10.c	4134;"	d	file:
FLD	sim/cris/decodev10.c	4142;"	d	file:
FLD	sim/cris/decodev10.c	4162;"	d	file:
FLD	sim/cris/decodev10.c	4170;"	d	file:
FLD	sim/cris/decodev10.c	4190;"	d	file:
FLD	sim/cris/decodev10.c	4198;"	d	file:
FLD	sim/cris/decodev10.c	4222;"	d	file:
FLD	sim/cris/decodev10.c	4230;"	d	file:
FLD	sim/cris/decodev10.c	4254;"	d	file:
FLD	sim/cris/decodev10.c	4262;"	d	file:
FLD	sim/cris/decodev10.c	4286;"	d	file:
FLD	sim/cris/decodev10.c	4294;"	d	file:
FLD	sim/cris/decodev10.c	4316;"	d	file:
FLD	sim/cris/decodev10.c	4324;"	d	file:
FLD	sim/cris/decodev10.c	4345;"	d	file:
FLD	sim/cris/decodev10.c	4353;"	d	file:
FLD	sim/cris/decodev10.c	4374;"	d	file:
FLD	sim/cris/decodev10.c	4382;"	d	file:
FLD	sim/cris/decodev10.c	4403;"	d	file:
FLD	sim/cris/decodev10.c	4411;"	d	file:
FLD	sim/cris/decodev10.c	4432;"	d	file:
FLD	sim/cris/decodev10.c	4440;"	d	file:
FLD	sim/cris/decodev10.c	4465;"	d	file:
FLD	sim/cris/decodev10.c	4473;"	d	file:
FLD	sim/cris/decodev10.c	4498;"	d	file:
FLD	sim/cris/decodev10.c	4506;"	d	file:
FLD	sim/cris/decodev10.c	4531;"	d	file:
FLD	sim/cris/decodev10.c	4539;"	d	file:
FLD	sim/cris/decodev10.c	4562;"	d	file:
FLD	sim/cris/decodev10.c	4570;"	d	file:
FLD	sim/cris/decodev10.c	4593;"	d	file:
FLD	sim/cris/decodev10.c	4601;"	d	file:
FLD	sim/cris/decodev10.c	4624;"	d	file:
FLD	sim/cris/decodev10.c	4632;"	d	file:
FLD	sim/cris/decodev10.c	4652;"	d	file:
FLD	sim/cris/decodev10.c	4660;"	d	file:
FLD	sim/cris/decodev10.c	4680;"	d	file:
FLD	sim/cris/decodev10.c	4688;"	d	file:
FLD	sim/cris/decodev10.c	4708;"	d	file:
FLD	sim/cris/decodev10.c	4716;"	d	file:
FLD	sim/cris/decodev10.c	4737;"	d	file:
FLD	sim/cris/decodev10.c	4745;"	d	file:
FLD	sim/cris/decodev10.c	4766;"	d	file:
FLD	sim/cris/decodev10.c	4774;"	d	file:
FLD	sim/cris/decodev10.c	4794;"	d	file:
FLD	sim/cris/decodev10.c	4802;"	d	file:
FLD	sim/cris/decodev10.c	4821;"	d	file:
FLD	sim/cris/decodev10.c	4829;"	d	file:
FLD	sim/cris/decodev10.c	4842;"	d	file:
FLD	sim/cris/decodev10.c	4850;"	d	file:
FLD	sim/cris/decodev10.c	4878;"	d	file:
FLD	sim/cris/decodev10.c	4886;"	d	file:
FLD	sim/cris/decodev10.c	4911;"	d	file:
FLD	sim/cris/decodev10.c	4919;"	d	file:
FLD	sim/cris/decodev10.c	4940;"	d	file:
FLD	sim/cris/decodev10.c	4948;"	d	file:
FLD	sim/cris/decodev10.c	4966;"	d	file:
FLD	sim/cris/decodev10.c	4974;"	d	file:
FLD	sim/cris/decodev10.c	4994;"	d	file:
FLD	sim/cris/decodev10.c	5002;"	d	file:
FLD	sim/cris/decodev10.c	5026;"	d	file:
FLD	sim/cris/decodev10.c	5034;"	d	file:
FLD	sim/cris/decodev10.c	5056;"	d	file:
FLD	sim/cris/decodev10.c	5064;"	d	file:
FLD	sim/cris/decodev10.c	5079;"	d	file:
FLD	sim/cris/decodev10.c	5087;"	d	file:
FLD	sim/cris/decodev10.c	5112;"	d	file:
FLD	sim/cris/decodev10.c	5120;"	d	file:
FLD	sim/cris/decodev10.c	5145;"	d	file:
FLD	sim/cris/decodev10.c	5153;"	d	file:
FLD	sim/cris/decodev10.c	5178;"	d	file:
FLD	sim/cris/decodev10.c	5186;"	d	file:
FLD	sim/cris/decodev10.c	5209;"	d	file:
FLD	sim/cris/decodev10.c	5217;"	d	file:
FLD	sim/cris/decodev10.c	5240;"	d	file:
FLD	sim/cris/decodev10.c	5248;"	d	file:
FLD	sim/cris/decodev10.c	5271;"	d	file:
FLD	sim/cris/decodev10.c	5279;"	d	file:
FLD	sim/cris/decodev10.c	5298;"	d	file:
FLD	sim/cris/decodev10.c	5306;"	d	file:
FLD	sim/cris/decodev10.c	5325;"	d	file:
FLD	sim/cris/decodev10.c	5333;"	d	file:
FLD	sim/cris/decodev10.c	5348;"	d	file:
FLD	sim/cris/decodev10.c	5356;"	d	file:
FLD	sim/cris/decodev10.c	5374;"	d	file:
FLD	sim/cris/decodev10.c	5382;"	d	file:
FLD	sim/cris/decodev10.c	5397;"	d	file:
FLD	sim/cris/decodev10.c	5405;"	d	file:
FLD	sim/cris/decodev10.c	5422;"	d	file:
FLD	sim/cris/decodev10.c	5430;"	d	file:
FLD	sim/cris/decodev10.c	5454;"	d	file:
FLD	sim/cris/decodev10.c	5462;"	d	file:
FLD	sim/cris/decodev10.c	5486;"	d	file:
FLD	sim/cris/decodev10.c	5494;"	d	file:
FLD	sim/cris/decodev10.c	5518;"	d	file:
FLD	sim/cris/decodev10.c	5526;"	d	file:
FLD	sim/cris/decodev10.c	5548;"	d	file:
FLD	sim/cris/decodev10.c	5556;"	d	file:
FLD	sim/cris/decodev10.c	5578;"	d	file:
FLD	sim/cris/decodev10.c	5586;"	d	file:
FLD	sim/cris/decodev10.c	5608;"	d	file:
FLD	sim/cris/decodev10.c	5616;"	d	file:
FLD	sim/cris/decodev10.c	5636;"	d	file:
FLD	sim/cris/decodev10.c	5644;"	d	file:
FLD	sim/cris/decodev10.c	5656;"	d	file:
FLD	sim/cris/decodev10.c	5664;"	d	file:
FLD	sim/cris/decodev10.c	5684;"	d	file:
FLD	sim/cris/decodev10.c	5692;"	d	file:
FLD	sim/cris/decodev10.c	5708;"	d	file:
FLD	sim/cris/decodev32.c	1913;"	d	file:
FLD	sim/cris/decodev32.c	1919;"	d	file:
FLD	sim/cris/decodev32.c	1927;"	d	file:
FLD	sim/cris/decodev32.c	1947;"	d	file:
FLD	sim/cris/decodev32.c	1955;"	d	file:
FLD	sim/cris/decodev32.c	1975;"	d	file:
FLD	sim/cris/decodev32.c	1983;"	d	file:
FLD	sim/cris/decodev32.c	2002;"	d	file:
FLD	sim/cris/decodev32.c	2010;"	d	file:
FLD	sim/cris/decodev32.c	2030;"	d	file:
FLD	sim/cris/decodev32.c	2038;"	d	file:
FLD	sim/cris/decodev32.c	2060;"	d	file:
FLD	sim/cris/decodev32.c	2068;"	d	file:
FLD	sim/cris/decodev32.c	2090;"	d	file:
FLD	sim/cris/decodev32.c	2098;"	d	file:
FLD	sim/cris/decodev32.c	2120;"	d	file:
FLD	sim/cris/decodev32.c	2128;"	d	file:
FLD	sim/cris/decodev32.c	2150;"	d	file:
FLD	sim/cris/decodev32.c	2158;"	d	file:
FLD	sim/cris/decodev32.c	2180;"	d	file:
FLD	sim/cris/decodev32.c	2188;"	d	file:
FLD	sim/cris/decodev32.c	2210;"	d	file:
FLD	sim/cris/decodev32.c	2218;"	d	file:
FLD	sim/cris/decodev32.c	2240;"	d	file:
FLD	sim/cris/decodev32.c	2248;"	d	file:
FLD	sim/cris/decodev32.c	2268;"	d	file:
FLD	sim/cris/decodev32.c	2276;"	d	file:
FLD	sim/cris/decodev32.c	2296;"	d	file:
FLD	sim/cris/decodev32.c	2304;"	d	file:
FLD	sim/cris/decodev32.c	2328;"	d	file:
FLD	sim/cris/decodev32.c	2336;"	d	file:
FLD	sim/cris/decodev32.c	2360;"	d	file:
FLD	sim/cris/decodev32.c	2368;"	d	file:
FLD	sim/cris/decodev32.c	2392;"	d	file:
FLD	sim/cris/decodev32.c	2400;"	d	file:
FLD	sim/cris/decodev32.c	2422;"	d	file:
FLD	sim/cris/decodev32.c	2430;"	d	file:
FLD	sim/cris/decodev32.c	2452;"	d	file:
FLD	sim/cris/decodev32.c	2460;"	d	file:
FLD	sim/cris/decodev32.c	2482;"	d	file:
FLD	sim/cris/decodev32.c	2490;"	d	file:
FLD	sim/cris/decodev32.c	2509;"	d	file:
FLD	sim/cris/decodev32.c	2517;"	d	file:
FLD	sim/cris/decodev32.c	2539;"	d	file:
FLD	sim/cris/decodev32.c	2547;"	d	file:
FLD	sim/cris/decodev32.c	2569;"	d	file:
FLD	sim/cris/decodev32.c	2577;"	d	file:
FLD	sim/cris/decodev32.c	2601;"	d	file:
FLD	sim/cris/decodev32.c	2609;"	d	file:
FLD	sim/cris/decodev32.c	2633;"	d	file:
FLD	sim/cris/decodev32.c	2641;"	d	file:
FLD	sim/cris/decodev32.c	2665;"	d	file:
FLD	sim/cris/decodev32.c	2673;"	d	file:
FLD	sim/cris/decodev32.c	2697;"	d	file:
FLD	sim/cris/decodev32.c	2705;"	d	file:
FLD	sim/cris/decodev32.c	2729;"	d	file:
FLD	sim/cris/decodev32.c	2737;"	d	file:
FLD	sim/cris/decodev32.c	2757;"	d	file:
FLD	sim/cris/decodev32.c	2765;"	d	file:
FLD	sim/cris/decodev32.c	2785;"	d	file:
FLD	sim/cris/decodev32.c	2793;"	d	file:
FLD	sim/cris/decodev32.c	2817;"	d	file:
FLD	sim/cris/decodev32.c	2825;"	d	file:
FLD	sim/cris/decodev32.c	2847;"	d	file:
FLD	sim/cris/decodev32.c	2855;"	d	file:
FLD	sim/cris/decodev32.c	2879;"	d	file:
FLD	sim/cris/decodev32.c	2887;"	d	file:
FLD	sim/cris/decodev32.c	2906;"	d	file:
FLD	sim/cris/decodev32.c	2914;"	d	file:
FLD	sim/cris/decodev32.c	2933;"	d	file:
FLD	sim/cris/decodev32.c	2941;"	d	file:
FLD	sim/cris/decodev32.c	2981;"	d	file:
FLD	sim/cris/decodev32.c	2989;"	d	file:
FLD	sim/cris/decodev32.c	3029;"	d	file:
FLD	sim/cris/decodev32.c	3037;"	d	file:
FLD	sim/cris/decodev32.c	3058;"	d	file:
FLD	sim/cris/decodev32.c	3066;"	d	file:
FLD	sim/cris/decodev32.c	3087;"	d	file:
FLD	sim/cris/decodev32.c	3095;"	d	file:
FLD	sim/cris/decodev32.c	3120;"	d	file:
FLD	sim/cris/decodev32.c	3128;"	d	file:
FLD	sim/cris/decodev32.c	3153;"	d	file:
FLD	sim/cris/decodev32.c	3161;"	d	file:
FLD	sim/cris/decodev32.c	3186;"	d	file:
FLD	sim/cris/decodev32.c	3194;"	d	file:
FLD	sim/cris/decodev32.c	3217;"	d	file:
FLD	sim/cris/decodev32.c	3225;"	d	file:
FLD	sim/cris/decodev32.c	3248;"	d	file:
FLD	sim/cris/decodev32.c	3256;"	d	file:
FLD	sim/cris/decodev32.c	3279;"	d	file:
FLD	sim/cris/decodev32.c	3287;"	d	file:
FLD	sim/cris/decodev32.c	3312;"	d	file:
FLD	sim/cris/decodev32.c	3320;"	d	file:
FLD	sim/cris/decodev32.c	3345;"	d	file:
FLD	sim/cris/decodev32.c	3353;"	d	file:
FLD	sim/cris/decodev32.c	3376;"	d	file:
FLD	sim/cris/decodev32.c	3384;"	d	file:
FLD	sim/cris/decodev32.c	3407;"	d	file:
FLD	sim/cris/decodev32.c	3415;"	d	file:
FLD	sim/cris/decodev32.c	3440;"	d	file:
FLD	sim/cris/decodev32.c	3448;"	d	file:
FLD	sim/cris/decodev32.c	3470;"	d	file:
FLD	sim/cris/decodev32.c	3478;"	d	file:
FLD	sim/cris/decodev32.c	3497;"	d	file:
FLD	sim/cris/decodev32.c	3505;"	d	file:
FLD	sim/cris/decodev32.c	3526;"	d	file:
FLD	sim/cris/decodev32.c	3534;"	d	file:
FLD	sim/cris/decodev32.c	3554;"	d	file:
FLD	sim/cris/decodev32.c	3562;"	d	file:
FLD	sim/cris/decodev32.c	3582;"	d	file:
FLD	sim/cris/decodev32.c	3590;"	d	file:
FLD	sim/cris/decodev32.c	3610;"	d	file:
FLD	sim/cris/decodev32.c	3618;"	d	file:
FLD	sim/cris/decodev32.c	3638;"	d	file:
FLD	sim/cris/decodev32.c	3646;"	d	file:
FLD	sim/cris/decodev32.c	3666;"	d	file:
FLD	sim/cris/decodev32.c	3674;"	d	file:
FLD	sim/cris/decodev32.c	3698;"	d	file:
FLD	sim/cris/decodev32.c	3706;"	d	file:
FLD	sim/cris/decodev32.c	3730;"	d	file:
FLD	sim/cris/decodev32.c	3738;"	d	file:
FLD	sim/cris/decodev32.c	3762;"	d	file:
FLD	sim/cris/decodev32.c	3770;"	d	file:
FLD	sim/cris/decodev32.c	3792;"	d	file:
FLD	sim/cris/decodev32.c	3800;"	d	file:
FLD	sim/cris/decodev32.c	3821;"	d	file:
FLD	sim/cris/decodev32.c	3829;"	d	file:
FLD	sim/cris/decodev32.c	3850;"	d	file:
FLD	sim/cris/decodev32.c	3858;"	d	file:
FLD	sim/cris/decodev32.c	3879;"	d	file:
FLD	sim/cris/decodev32.c	3887;"	d	file:
FLD	sim/cris/decodev32.c	3908;"	d	file:
FLD	sim/cris/decodev32.c	3916;"	d	file:
FLD	sim/cris/decodev32.c	3941;"	d	file:
FLD	sim/cris/decodev32.c	3949;"	d	file:
FLD	sim/cris/decodev32.c	3974;"	d	file:
FLD	sim/cris/decodev32.c	3982;"	d	file:
FLD	sim/cris/decodev32.c	4007;"	d	file:
FLD	sim/cris/decodev32.c	4015;"	d	file:
FLD	sim/cris/decodev32.c	4038;"	d	file:
FLD	sim/cris/decodev32.c	4046;"	d	file:
FLD	sim/cris/decodev32.c	4069;"	d	file:
FLD	sim/cris/decodev32.c	4077;"	d	file:
FLD	sim/cris/decodev32.c	4100;"	d	file:
FLD	sim/cris/decodev32.c	4108;"	d	file:
FLD	sim/cris/decodev32.c	4128;"	d	file:
FLD	sim/cris/decodev32.c	4136;"	d	file:
FLD	sim/cris/decodev32.c	4156;"	d	file:
FLD	sim/cris/decodev32.c	4164;"	d	file:
FLD	sim/cris/decodev32.c	4184;"	d	file:
FLD	sim/cris/decodev32.c	4192;"	d	file:
FLD	sim/cris/decodev32.c	4213;"	d	file:
FLD	sim/cris/decodev32.c	4221;"	d	file:
FLD	sim/cris/decodev32.c	4242;"	d	file:
FLD	sim/cris/decodev32.c	4250;"	d	file:
FLD	sim/cris/decodev32.c	4270;"	d	file:
FLD	sim/cris/decodev32.c	4278;"	d	file:
FLD	sim/cris/decodev32.c	4297;"	d	file:
FLD	sim/cris/decodev32.c	4305;"	d	file:
FLD	sim/cris/decodev32.c	4318;"	d	file:
FLD	sim/cris/decodev32.c	4325;"	d	file:
FLD	sim/cris/decodev32.c	4339;"	d	file:
FLD	sim/cris/decodev32.c	4346;"	d	file:
FLD	sim/cris/decodev32.c	4360;"	d	file:
FLD	sim/cris/decodev32.c	4367;"	d	file:
FLD	sim/cris/decodev32.c	4379;"	d	file:
FLD	sim/cris/decodev32.c	4386;"	d	file:
FLD	sim/cris/decodev32.c	4400;"	d	file:
FLD	sim/cris/decodev32.c	4407;"	d	file:
FLD	sim/cris/decodev32.c	4419;"	d	file:
FLD	sim/cris/decodev32.c	4427;"	d	file:
FLD	sim/cris/decodev32.c	4455;"	d	file:
FLD	sim/cris/decodev32.c	4463;"	d	file:
FLD	sim/cris/decodev32.c	4488;"	d	file:
FLD	sim/cris/decodev32.c	4496;"	d	file:
FLD	sim/cris/decodev32.c	4517;"	d	file:
FLD	sim/cris/decodev32.c	4525;"	d	file:
FLD	sim/cris/decodev32.c	4543;"	d	file:
FLD	sim/cris/decodev32.c	4551;"	d	file:
FLD	sim/cris/decodev32.c	4571;"	d	file:
FLD	sim/cris/decodev32.c	4579;"	d	file:
FLD	sim/cris/decodev32.c	4601;"	d	file:
FLD	sim/cris/decodev32.c	4609;"	d	file:
FLD	sim/cris/decodev32.c	4625;"	d	file:
FLD	sim/cris/decodev32.c	4633;"	d	file:
FLD	sim/cris/decodev32.c	4655;"	d	file:
FLD	sim/cris/decodev32.c	4663;"	d	file:
FLD	sim/cris/decodev32.c	4683;"	d	file:
FLD	sim/cris/decodev32.c	4691;"	d	file:
FLD	sim/cris/decodev32.c	4706;"	d	file:
FLD	sim/cris/decodev32.c	4714;"	d	file:
FLD	sim/cris/decodev32.c	4737;"	d	file:
FLD	sim/cris/decodev32.c	4745;"	d	file:
FLD	sim/cris/decodev32.c	4768;"	d	file:
FLD	sim/cris/decodev32.c	4776;"	d	file:
FLD	sim/cris/decodev32.c	4799;"	d	file:
FLD	sim/cris/decodev32.c	4807;"	d	file:
FLD	sim/cris/decodev32.c	4826;"	d	file:
FLD	sim/cris/decodev32.c	4834;"	d	file:
FLD	sim/cris/decodev32.c	4853;"	d	file:
FLD	sim/cris/decodev32.c	4861;"	d	file:
FLD	sim/cris/decodev32.c	4885;"	d	file:
FLD	sim/cris/decodev32.c	4893;"	d	file:
FLD	sim/cris/decodev32.c	4917;"	d	file:
FLD	sim/cris/decodev32.c	4925;"	d	file:
FLD	sim/cris/decodev32.c	4949;"	d	file:
FLD	sim/cris/decodev32.c	4957;"	d	file:
FLD	sim/cris/decodev32.c	4979;"	d	file:
FLD	sim/cris/decodev32.c	4987;"	d	file:
FLD	sim/cris/decodev32.c	5009;"	d	file:
FLD	sim/cris/decodev32.c	5017;"	d	file:
FLD	sim/cris/decodev32.c	5039;"	d	file:
FLD	sim/cris/decodev32.c	5047;"	d	file:
FLD	sim/cris/decodev32.c	5067;"	d	file:
FLD	sim/cris/decodev32.c	5075;"	d	file:
FLD	sim/cris/decodev32.c	5091;"	d	file:
FLD	sim/cris/modelv10.c	1009;"	d	file:
FLD	sim/cris/modelv10.c	1015;"	d	file:
FLD	sim/cris/modelv10.c	1030;"	d	file:
FLD	sim/cris/modelv10.c	1036;"	d	file:
FLD	sim/cris/modelv10.c	103;"	d	file:
FLD	sim/cris/modelv10.c	1051;"	d	file:
FLD	sim/cris/modelv10.c	1057;"	d	file:
FLD	sim/cris/modelv10.c	1072;"	d	file:
FLD	sim/cris/modelv10.c	1078;"	d	file:
FLD	sim/cris/modelv10.c	1093;"	d	file:
FLD	sim/cris/modelv10.c	1099;"	d	file:
FLD	sim/cris/modelv10.c	1114;"	d	file:
FLD	sim/cris/modelv10.c	1120;"	d	file:
FLD	sim/cris/modelv10.c	1135;"	d	file:
FLD	sim/cris/modelv10.c	113;"	d	file:
FLD	sim/cris/modelv10.c	1141;"	d	file:
FLD	sim/cris/modelv10.c	1156;"	d	file:
FLD	sim/cris/modelv10.c	1162;"	d	file:
FLD	sim/cris/modelv10.c	1172;"	d	file:
FLD	sim/cris/modelv10.c	1178;"	d	file:
FLD	sim/cris/modelv10.c	1196;"	d	file:
FLD	sim/cris/modelv10.c	119;"	d	file:
FLD	sim/cris/modelv10.c	1202;"	d	file:
FLD	sim/cris/modelv10.c	1220;"	d	file:
FLD	sim/cris/modelv10.c	1226;"	d	file:
FLD	sim/cris/modelv10.c	1241;"	d	file:
FLD	sim/cris/modelv10.c	1247;"	d	file:
FLD	sim/cris/modelv10.c	1257;"	d	file:
FLD	sim/cris/modelv10.c	1263;"	d	file:
FLD	sim/cris/modelv10.c	1273;"	d	file:
FLD	sim/cris/modelv10.c	1279;"	d	file:
FLD	sim/cris/modelv10.c	1289;"	d	file:
FLD	sim/cris/modelv10.c	1295;"	d	file:
FLD	sim/cris/modelv10.c	129;"	d	file:
FLD	sim/cris/modelv10.c	1310;"	d	file:
FLD	sim/cris/modelv10.c	1316;"	d	file:
FLD	sim/cris/modelv10.c	1331;"	d	file:
FLD	sim/cris/modelv10.c	1337;"	d	file:
FLD	sim/cris/modelv10.c	1352;"	d	file:
FLD	sim/cris/modelv10.c	1358;"	d	file:
FLD	sim/cris/modelv10.c	135;"	d	file:
FLD	sim/cris/modelv10.c	1373;"	d	file:
FLD	sim/cris/modelv10.c	1379;"	d	file:
FLD	sim/cris/modelv10.c	1394;"	d	file:
FLD	sim/cris/modelv10.c	1400;"	d	file:
FLD	sim/cris/modelv10.c	1415;"	d	file:
FLD	sim/cris/modelv10.c	1421;"	d	file:
FLD	sim/cris/modelv10.c	1441;"	d	file:
FLD	sim/cris/modelv10.c	1447;"	d	file:
FLD	sim/cris/modelv10.c	1457;"	d	file:
FLD	sim/cris/modelv10.c	145;"	d	file:
FLD	sim/cris/modelv10.c	1463;"	d	file:
FLD	sim/cris/modelv10.c	1473;"	d	file:
FLD	sim/cris/modelv10.c	1479;"	d	file:
FLD	sim/cris/modelv10.c	1494;"	d	file:
FLD	sim/cris/modelv10.c	1500;"	d	file:
FLD	sim/cris/modelv10.c	1515;"	d	file:
FLD	sim/cris/modelv10.c	151;"	d	file:
FLD	sim/cris/modelv10.c	1521;"	d	file:
FLD	sim/cris/modelv10.c	1536;"	d	file:
FLD	sim/cris/modelv10.c	1542;"	d	file:
FLD	sim/cris/modelv10.c	1557;"	d	file:
FLD	sim/cris/modelv10.c	1563;"	d	file:
FLD	sim/cris/modelv10.c	1583;"	d	file:
FLD	sim/cris/modelv10.c	1589;"	d	file:
FLD	sim/cris/modelv10.c	1599;"	d	file:
FLD	sim/cris/modelv10.c	1605;"	d	file:
FLD	sim/cris/modelv10.c	1615;"	d	file:
FLD	sim/cris/modelv10.c	161;"	d	file:
FLD	sim/cris/modelv10.c	1621;"	d	file:
FLD	sim/cris/modelv10.c	1636;"	d	file:
FLD	sim/cris/modelv10.c	1642;"	d	file:
FLD	sim/cris/modelv10.c	1657;"	d	file:
FLD	sim/cris/modelv10.c	1663;"	d	file:
FLD	sim/cris/modelv10.c	1678;"	d	file:
FLD	sim/cris/modelv10.c	167;"	d	file:
FLD	sim/cris/modelv10.c	1684;"	d	file:
FLD	sim/cris/modelv10.c	1699;"	d	file:
FLD	sim/cris/modelv10.c	1705;"	d	file:
FLD	sim/cris/modelv10.c	1715;"	d	file:
FLD	sim/cris/modelv10.c	1721;"	d	file:
FLD	sim/cris/modelv10.c	1731;"	d	file:
FLD	sim/cris/modelv10.c	1737;"	d	file:
FLD	sim/cris/modelv10.c	1747;"	d	file:
FLD	sim/cris/modelv10.c	1753;"	d	file:
FLD	sim/cris/modelv10.c	1768;"	d	file:
FLD	sim/cris/modelv10.c	1774;"	d	file:
FLD	sim/cris/modelv10.c	177;"	d	file:
FLD	sim/cris/modelv10.c	1789;"	d	file:
FLD	sim/cris/modelv10.c	1795;"	d	file:
FLD	sim/cris/modelv10.c	1810;"	d	file:
FLD	sim/cris/modelv10.c	1816;"	d	file:
FLD	sim/cris/modelv10.c	1831;"	d	file:
FLD	sim/cris/modelv10.c	1837;"	d	file:
FLD	sim/cris/modelv10.c	183;"	d	file:
FLD	sim/cris/modelv10.c	1852;"	d	file:
FLD	sim/cris/modelv10.c	1858;"	d	file:
FLD	sim/cris/modelv10.c	1873;"	d	file:
FLD	sim/cris/modelv10.c	1879;"	d	file:
FLD	sim/cris/modelv10.c	1889;"	d	file:
FLD	sim/cris/modelv10.c	1895;"	d	file:
FLD	sim/cris/modelv10.c	1905;"	d	file:
FLD	sim/cris/modelv10.c	1911;"	d	file:
FLD	sim/cris/modelv10.c	1926;"	d	file:
FLD	sim/cris/modelv10.c	1932;"	d	file:
FLD	sim/cris/modelv10.c	193;"	d	file:
FLD	sim/cris/modelv10.c	1947;"	d	file:
FLD	sim/cris/modelv10.c	1953;"	d	file:
FLD	sim/cris/modelv10.c	1968;"	d	file:
FLD	sim/cris/modelv10.c	1974;"	d	file:
FLD	sim/cris/modelv10.c	1989;"	d	file:
FLD	sim/cris/modelv10.c	1995;"	d	file:
FLD	sim/cris/modelv10.c	199;"	d	file:
FLD	sim/cris/modelv10.c	2005;"	d	file:
FLD	sim/cris/modelv10.c	2011;"	d	file:
FLD	sim/cris/modelv10.c	2021;"	d	file:
FLD	sim/cris/modelv10.c	2027;"	d	file:
FLD	sim/cris/modelv10.c	2042;"	d	file:
FLD	sim/cris/modelv10.c	2048;"	d	file:
FLD	sim/cris/modelv10.c	2063;"	d	file:
FLD	sim/cris/modelv10.c	2069;"	d	file:
FLD	sim/cris/modelv10.c	2084;"	d	file:
FLD	sim/cris/modelv10.c	2090;"	d	file:
FLD	sim/cris/modelv10.c	2105;"	d	file:
FLD	sim/cris/modelv10.c	2111;"	d	file:
FLD	sim/cris/modelv10.c	2121;"	d	file:
FLD	sim/cris/modelv10.c	2127;"	d	file:
FLD	sim/cris/modelv10.c	2137;"	d	file:
FLD	sim/cris/modelv10.c	2143;"	d	file:
FLD	sim/cris/modelv10.c	214;"	d	file:
FLD	sim/cris/modelv10.c	2153;"	d	file:
FLD	sim/cris/modelv10.c	2159;"	d	file:
FLD	sim/cris/modelv10.c	2169;"	d	file:
FLD	sim/cris/modelv10.c	2175;"	d	file:
FLD	sim/cris/modelv10.c	2185;"	d	file:
FLD	sim/cris/modelv10.c	2191;"	d	file:
FLD	sim/cris/modelv10.c	2201;"	d	file:
FLD	sim/cris/modelv10.c	2207;"	d	file:
FLD	sim/cris/modelv10.c	220;"	d	file:
FLD	sim/cris/modelv10.c	2222;"	d	file:
FLD	sim/cris/modelv10.c	2228;"	d	file:
FLD	sim/cris/modelv10.c	2243;"	d	file:
FLD	sim/cris/modelv10.c	2249;"	d	file:
FLD	sim/cris/modelv10.c	2264;"	d	file:
FLD	sim/cris/modelv10.c	2270;"	d	file:
FLD	sim/cris/modelv10.c	2285;"	d	file:
FLD	sim/cris/modelv10.c	2291;"	d	file:
FLD	sim/cris/modelv10.c	2306;"	d	file:
FLD	sim/cris/modelv10.c	2312;"	d	file:
FLD	sim/cris/modelv10.c	2327;"	d	file:
FLD	sim/cris/modelv10.c	2333;"	d	file:
FLD	sim/cris/modelv10.c	2348;"	d	file:
FLD	sim/cris/modelv10.c	2354;"	d	file:
FLD	sim/cris/modelv10.c	235;"	d	file:
FLD	sim/cris/modelv10.c	2369;"	d	file:
FLD	sim/cris/modelv10.c	2375;"	d	file:
FLD	sim/cris/modelv10.c	2390;"	d	file:
FLD	sim/cris/modelv10.c	2396;"	d	file:
FLD	sim/cris/modelv10.c	2411;"	d	file:
FLD	sim/cris/modelv10.c	2417;"	d	file:
FLD	sim/cris/modelv10.c	241;"	d	file:
FLD	sim/cris/modelv10.c	2432;"	d	file:
FLD	sim/cris/modelv10.c	2438;"	d	file:
FLD	sim/cris/modelv10.c	2453;"	d	file:
FLD	sim/cris/modelv10.c	2459;"	d	file:
FLD	sim/cris/modelv10.c	2469;"	d	file:
FLD	sim/cris/modelv10.c	2475;"	d	file:
FLD	sim/cris/modelv10.c	2485;"	d	file:
FLD	sim/cris/modelv10.c	2491;"	d	file:
FLD	sim/cris/modelv10.c	2501;"	d	file:
FLD	sim/cris/modelv10.c	2507;"	d	file:
FLD	sim/cris/modelv10.c	2517;"	d	file:
FLD	sim/cris/modelv10.c	2523;"	d	file:
FLD	sim/cris/modelv10.c	2533;"	d	file:
FLD	sim/cris/modelv10.c	2539;"	d	file:
FLD	sim/cris/modelv10.c	2549;"	d	file:
FLD	sim/cris/modelv10.c	2555;"	d	file:
FLD	sim/cris/modelv10.c	256;"	d	file:
FLD	sim/cris/modelv10.c	2570;"	d	file:
FLD	sim/cris/modelv10.c	2576;"	d	file:
FLD	sim/cris/modelv10.c	2591;"	d	file:
FLD	sim/cris/modelv10.c	2597;"	d	file:
FLD	sim/cris/modelv10.c	2612;"	d	file:
FLD	sim/cris/modelv10.c	2618;"	d	file:
FLD	sim/cris/modelv10.c	262;"	d	file:
FLD	sim/cris/modelv10.c	2633;"	d	file:
FLD	sim/cris/modelv10.c	2639;"	d	file:
FLD	sim/cris/modelv10.c	2654;"	d	file:
FLD	sim/cris/modelv10.c	2660;"	d	file:
FLD	sim/cris/modelv10.c	2675;"	d	file:
FLD	sim/cris/modelv10.c	2681;"	d	file:
FLD	sim/cris/modelv10.c	2691;"	d	file:
FLD	sim/cris/modelv10.c	2697;"	d	file:
FLD	sim/cris/modelv10.c	2707;"	d	file:
FLD	sim/cris/modelv10.c	2713;"	d	file:
FLD	sim/cris/modelv10.c	2723;"	d	file:
FLD	sim/cris/modelv10.c	2729;"	d	file:
FLD	sim/cris/modelv10.c	2739;"	d	file:
FLD	sim/cris/modelv10.c	2745;"	d	file:
FLD	sim/cris/modelv10.c	2760;"	d	file:
FLD	sim/cris/modelv10.c	2766;"	d	file:
FLD	sim/cris/modelv10.c	277;"	d	file:
FLD	sim/cris/modelv10.c	2781;"	d	file:
FLD	sim/cris/modelv10.c	2787;"	d	file:
FLD	sim/cris/modelv10.c	2802;"	d	file:
FLD	sim/cris/modelv10.c	2808;"	d	file:
FLD	sim/cris/modelv10.c	2823;"	d	file:
FLD	sim/cris/modelv10.c	2829;"	d	file:
FLD	sim/cris/modelv10.c	283;"	d	file:
FLD	sim/cris/modelv10.c	2844;"	d	file:
FLD	sim/cris/modelv10.c	2850;"	d	file:
FLD	sim/cris/modelv10.c	2865;"	d	file:
FLD	sim/cris/modelv10.c	2871;"	d	file:
FLD	sim/cris/modelv10.c	2881;"	d	file:
FLD	sim/cris/modelv10.c	2887;"	d	file:
FLD	sim/cris/modelv10.c	2897;"	d	file:
FLD	sim/cris/modelv10.c	2903;"	d	file:
FLD	sim/cris/modelv10.c	2913;"	d	file:
FLD	sim/cris/modelv10.c	2919;"	d	file:
FLD	sim/cris/modelv10.c	2929;"	d	file:
FLD	sim/cris/modelv10.c	2935;"	d	file:
FLD	sim/cris/modelv10.c	2945;"	d	file:
FLD	sim/cris/modelv10.c	2951;"	d	file:
FLD	sim/cris/modelv10.c	2961;"	d	file:
FLD	sim/cris/modelv10.c	2967;"	d	file:
FLD	sim/cris/modelv10.c	2977;"	d	file:
FLD	sim/cris/modelv10.c	2983;"	d	file:
FLD	sim/cris/modelv10.c	298;"	d	file:
FLD	sim/cris/modelv10.c	2993;"	d	file:
FLD	sim/cris/modelv10.c	2999;"	d	file:
FLD	sim/cris/modelv10.c	3009;"	d	file:
FLD	sim/cris/modelv10.c	3015;"	d	file:
FLD	sim/cris/modelv10.c	3025;"	d	file:
FLD	sim/cris/modelv10.c	3031;"	d	file:
FLD	sim/cris/modelv10.c	3041;"	d	file:
FLD	sim/cris/modelv10.c	3047;"	d	file:
FLD	sim/cris/modelv10.c	304;"	d	file:
FLD	sim/cris/modelv10.c	3057;"	d	file:
FLD	sim/cris/modelv10.c	3063;"	d	file:
FLD	sim/cris/modelv10.c	3073;"	d	file:
FLD	sim/cris/modelv10.c	3079;"	d	file:
FLD	sim/cris/modelv10.c	3089;"	d	file:
FLD	sim/cris/modelv10.c	3095;"	d	file:
FLD	sim/cris/modelv10.c	3105;"	d	file:
FLD	sim/cris/modelv10.c	3111;"	d	file:
FLD	sim/cris/modelv10.c	3121;"	d	file:
FLD	sim/cris/modelv10.c	3127;"	d	file:
FLD	sim/cris/modelv10.c	3137;"	d	file:
FLD	sim/cris/modelv10.c	3143;"	d	file:
FLD	sim/cris/modelv10.c	3153;"	d	file:
FLD	sim/cris/modelv10.c	3159;"	d	file:
FLD	sim/cris/modelv10.c	3169;"	d	file:
FLD	sim/cris/modelv10.c	3175;"	d	file:
FLD	sim/cris/modelv10.c	3185;"	d	file:
FLD	sim/cris/modelv10.c	3191;"	d	file:
FLD	sim/cris/modelv10.c	319;"	d	file:
FLD	sim/cris/modelv10.c	3201;"	d	file:
FLD	sim/cris/modelv10.c	3207;"	d	file:
FLD	sim/cris/modelv10.c	3222;"	d	file:
FLD	sim/cris/modelv10.c	3228;"	d	file:
FLD	sim/cris/modelv10.c	3243;"	d	file:
FLD	sim/cris/modelv10.c	3249;"	d	file:
FLD	sim/cris/modelv10.c	3259;"	d	file:
FLD	sim/cris/modelv10.c	325;"	d	file:
FLD	sim/cris/modelv10.c	3265;"	d	file:
FLD	sim/cris/modelv10.c	3280;"	d	file:
FLD	sim/cris/modelv10.c	3286;"	d	file:
FLD	sim/cris/modelv10.c	3301;"	d	file:
FLD	sim/cris/modelv10.c	3307;"	d	file:
FLD	sim/cris/modelv10.c	3317;"	d	file:
FLD	sim/cris/modelv10.c	3323;"	d	file:
FLD	sim/cris/modelv10.c	3333;"	d	file:
FLD	sim/cris/modelv10.c	3339;"	d	file:
FLD	sim/cris/modelv10.c	3349;"	d	file:
FLD	sim/cris/modelv10.c	3355;"	d	file:
FLD	sim/cris/modelv10.c	3365;"	d	file:
FLD	sim/cris/modelv10.c	3371;"	d	file:
FLD	sim/cris/modelv10.c	3386;"	d	file:
FLD	sim/cris/modelv10.c	3392;"	d	file:
FLD	sim/cris/modelv10.c	3407;"	d	file:
FLD	sim/cris/modelv10.c	340;"	d	file:
FLD	sim/cris/modelv10.c	3413;"	d	file:
FLD	sim/cris/modelv10.c	3428;"	d	file:
FLD	sim/cris/modelv10.c	3434;"	d	file:
FLD	sim/cris/modelv10.c	3449;"	d	file:
FLD	sim/cris/modelv10.c	3455;"	d	file:
FLD	sim/cris/modelv10.c	346;"	d	file:
FLD	sim/cris/modelv10.c	3470;"	d	file:
FLD	sim/cris/modelv10.c	3476;"	d	file:
FLD	sim/cris/modelv10.c	3491;"	d	file:
FLD	sim/cris/modelv10.c	3497;"	d	file:
FLD	sim/cris/modelv10.c	3507;"	d	file:
FLD	sim/cris/modelv10.c	3513;"	d	file:
FLD	sim/cris/modelv10.c	3523;"	d	file:
FLD	sim/cris/modelv10.c	3529;"	d	file:
FLD	sim/cris/modelv10.c	3539;"	d	file:
FLD	sim/cris/modelv10.c	3545;"	d	file:
FLD	sim/cris/modelv10.c	3555;"	d	file:
FLD	sim/cris/modelv10.c	3561;"	d	file:
FLD	sim/cris/modelv10.c	356;"	d	file:
FLD	sim/cris/modelv10.c	3576;"	d	file:
FLD	sim/cris/modelv10.c	3582;"	d	file:
FLD	sim/cris/modelv10.c	3597;"	d	file:
FLD	sim/cris/modelv10.c	3603;"	d	file:
FLD	sim/cris/modelv10.c	3618;"	d	file:
FLD	sim/cris/modelv10.c	3624;"	d	file:
FLD	sim/cris/modelv10.c	362;"	d	file:
FLD	sim/cris/modelv10.c	3639;"	d	file:
FLD	sim/cris/modelv10.c	3645;"	d	file:
FLD	sim/cris/modelv10.c	3660;"	d	file:
FLD	sim/cris/modelv10.c	3666;"	d	file:
FLD	sim/cris/modelv10.c	3681;"	d	file:
FLD	sim/cris/modelv10.c	3687;"	d	file:
FLD	sim/cris/modelv10.c	3702;"	d	file:
FLD	sim/cris/modelv10.c	3708;"	d	file:
FLD	sim/cris/modelv10.c	3723;"	d	file:
FLD	sim/cris/modelv10.c	3729;"	d	file:
FLD	sim/cris/modelv10.c	372;"	d	file:
FLD	sim/cris/modelv10.c	3744;"	d	file:
FLD	sim/cris/modelv10.c	3750;"	d	file:
FLD	sim/cris/modelv10.c	3765;"	d	file:
FLD	sim/cris/modelv10.c	3771;"	d	file:
FLD	sim/cris/modelv10.c	3786;"	d	file:
FLD	sim/cris/modelv10.c	378;"	d	file:
FLD	sim/cris/modelv10.c	3792;"	d	file:
FLD	sim/cris/modelv10.c	3802;"	d	file:
FLD	sim/cris/modelv10.c	3808;"	d	file:
FLD	sim/cris/modelv10.c	3818;"	d	file:
FLD	sim/cris/modelv10.c	3824;"	d	file:
FLD	sim/cris/modelv10.c	3834;"	d	file:
FLD	sim/cris/modelv10.c	3840;"	d	file:
FLD	sim/cris/modelv10.c	3850;"	d	file:
FLD	sim/cris/modelv10.c	3856;"	d	file:
FLD	sim/cris/modelv10.c	3866;"	d	file:
FLD	sim/cris/modelv10.c	3872;"	d	file:
FLD	sim/cris/modelv10.c	3882;"	d	file:
FLD	sim/cris/modelv10.c	388;"	d	file:
FLD	sim/cris/modelv10.c	394;"	d	file:
FLD	sim/cris/modelv10.c	39;"	d	file:
FLD	sim/cris/modelv10.c	404;"	d	file:
FLD	sim/cris/modelv10.c	410;"	d	file:
FLD	sim/cris/modelv10.c	420;"	d	file:
FLD	sim/cris/modelv10.c	426;"	d	file:
FLD	sim/cris/modelv10.c	441;"	d	file:
FLD	sim/cris/modelv10.c	447;"	d	file:
FLD	sim/cris/modelv10.c	462;"	d	file:
FLD	sim/cris/modelv10.c	468;"	d	file:
FLD	sim/cris/modelv10.c	483;"	d	file:
FLD	sim/cris/modelv10.c	489;"	d	file:
FLD	sim/cris/modelv10.c	49;"	d	file:
FLD	sim/cris/modelv10.c	504;"	d	file:
FLD	sim/cris/modelv10.c	510;"	d	file:
FLD	sim/cris/modelv10.c	525;"	d	file:
FLD	sim/cris/modelv10.c	531;"	d	file:
FLD	sim/cris/modelv10.c	546;"	d	file:
FLD	sim/cris/modelv10.c	552;"	d	file:
FLD	sim/cris/modelv10.c	55;"	d	file:
FLD	sim/cris/modelv10.c	562;"	d	file:
FLD	sim/cris/modelv10.c	568;"	d	file:
FLD	sim/cris/modelv10.c	583;"	d	file:
FLD	sim/cris/modelv10.c	589;"	d	file:
FLD	sim/cris/modelv10.c	604;"	d	file:
FLD	sim/cris/modelv10.c	610;"	d	file:
FLD	sim/cris/modelv10.c	625;"	d	file:
FLD	sim/cris/modelv10.c	631;"	d	file:
FLD	sim/cris/modelv10.c	646;"	d	file:
FLD	sim/cris/modelv10.c	652;"	d	file:
FLD	sim/cris/modelv10.c	65;"	d	file:
FLD	sim/cris/modelv10.c	667;"	d	file:
FLD	sim/cris/modelv10.c	673;"	d	file:
FLD	sim/cris/modelv10.c	688;"	d	file:
FLD	sim/cris/modelv10.c	694;"	d	file:
FLD	sim/cris/modelv10.c	709;"	d	file:
FLD	sim/cris/modelv10.c	715;"	d	file:
FLD	sim/cris/modelv10.c	71;"	d	file:
FLD	sim/cris/modelv10.c	730;"	d	file:
FLD	sim/cris/modelv10.c	736;"	d	file:
FLD	sim/cris/modelv10.c	751;"	d	file:
FLD	sim/cris/modelv10.c	757;"	d	file:
FLD	sim/cris/modelv10.c	772;"	d	file:
FLD	sim/cris/modelv10.c	778;"	d	file:
FLD	sim/cris/modelv10.c	793;"	d	file:
FLD	sim/cris/modelv10.c	799;"	d	file:
FLD	sim/cris/modelv10.c	814;"	d	file:
FLD	sim/cris/modelv10.c	81;"	d	file:
FLD	sim/cris/modelv10.c	820;"	d	file:
FLD	sim/cris/modelv10.c	835;"	d	file:
FLD	sim/cris/modelv10.c	841;"	d	file:
FLD	sim/cris/modelv10.c	856;"	d	file:
FLD	sim/cris/modelv10.c	862;"	d	file:
FLD	sim/cris/modelv10.c	877;"	d	file:
FLD	sim/cris/modelv10.c	87;"	d	file:
FLD	sim/cris/modelv10.c	883;"	d	file:
FLD	sim/cris/modelv10.c	893;"	d	file:
FLD	sim/cris/modelv10.c	899;"	d	file:
FLD	sim/cris/modelv10.c	909;"	d	file:
FLD	sim/cris/modelv10.c	915;"	d	file:
FLD	sim/cris/modelv10.c	925;"	d	file:
FLD	sim/cris/modelv10.c	931;"	d	file:
FLD	sim/cris/modelv10.c	946;"	d	file:
FLD	sim/cris/modelv10.c	952;"	d	file:
FLD	sim/cris/modelv10.c	967;"	d	file:
FLD	sim/cris/modelv10.c	973;"	d	file:
FLD	sim/cris/modelv10.c	97;"	d	file:
FLD	sim/cris/modelv10.c	988;"	d	file:
FLD	sim/cris/modelv10.c	994;"	d	file:
FLD	sim/cris/modelv32.c	1021;"	d	file:
FLD	sim/cris/modelv32.c	1027;"	d	file:
FLD	sim/cris/modelv32.c	102;"	d	file:
FLD	sim/cris/modelv32.c	1055;"	d	file:
FLD	sim/cris/modelv32.c	1061;"	d	file:
FLD	sim/cris/modelv32.c	1091;"	d	file:
FLD	sim/cris/modelv32.c	1097;"	d	file:
FLD	sim/cris/modelv32.c	1127;"	d	file:
FLD	sim/cris/modelv32.c	1133;"	d	file:
FLD	sim/cris/modelv32.c	1163;"	d	file:
FLD	sim/cris/modelv32.c	1169;"	d	file:
FLD	sim/cris/modelv32.c	117;"	d	file:
FLD	sim/cris/modelv32.c	1199;"	d	file:
FLD	sim/cris/modelv32.c	1205;"	d	file:
FLD	sim/cris/modelv32.c	1221;"	d	file:
FLD	sim/cris/modelv32.c	1227;"	d	file:
FLD	sim/cris/modelv32.c	123;"	d	file:
FLD	sim/cris/modelv32.c	1240;"	d	file:
FLD	sim/cris/modelv32.c	1246;"	d	file:
FLD	sim/cris/modelv32.c	1275;"	d	file:
FLD	sim/cris/modelv32.c	1281;"	d	file:
FLD	sim/cris/modelv32.c	1300;"	d	file:
FLD	sim/cris/modelv32.c	1306;"	d	file:
FLD	sim/cris/modelv32.c	1325;"	d	file:
FLD	sim/cris/modelv32.c	1331;"	d	file:
FLD	sim/cris/modelv32.c	1350;"	d	file:
FLD	sim/cris/modelv32.c	1356;"	d	file:
FLD	sim/cris/modelv32.c	1375;"	d	file:
FLD	sim/cris/modelv32.c	1381;"	d	file:
FLD	sim/cris/modelv32.c	1400;"	d	file:
FLD	sim/cris/modelv32.c	1406;"	d	file:
FLD	sim/cris/modelv32.c	140;"	d	file:
FLD	sim/cris/modelv32.c	1425;"	d	file:
FLD	sim/cris/modelv32.c	1431;"	d	file:
FLD	sim/cris/modelv32.c	1450;"	d	file:
FLD	sim/cris/modelv32.c	1456;"	d	file:
FLD	sim/cris/modelv32.c	146;"	d	file:
FLD	sim/cris/modelv32.c	1475;"	d	file:
FLD	sim/cris/modelv32.c	1481;"	d	file:
FLD	sim/cris/modelv32.c	1500;"	d	file:
FLD	sim/cris/modelv32.c	1506;"	d	file:
FLD	sim/cris/modelv32.c	1525;"	d	file:
FLD	sim/cris/modelv32.c	1531;"	d	file:
FLD	sim/cris/modelv32.c	1550;"	d	file:
FLD	sim/cris/modelv32.c	1556;"	d	file:
FLD	sim/cris/modelv32.c	1575;"	d	file:
FLD	sim/cris/modelv32.c	1581;"	d	file:
FLD	sim/cris/modelv32.c	1609;"	d	file:
FLD	sim/cris/modelv32.c	1615;"	d	file:
FLD	sim/cris/modelv32.c	1628;"	d	file:
FLD	sim/cris/modelv32.c	1634;"	d	file:
FLD	sim/cris/modelv32.c	163;"	d	file:
FLD	sim/cris/modelv32.c	1649;"	d	file:
FLD	sim/cris/modelv32.c	1655;"	d	file:
FLD	sim/cris/modelv32.c	1693;"	d	file:
FLD	sim/cris/modelv32.c	1699;"	d	file:
FLD	sim/cris/modelv32.c	169;"	d	file:
FLD	sim/cris/modelv32.c	1737;"	d	file:
FLD	sim/cris/modelv32.c	1743;"	d	file:
FLD	sim/cris/modelv32.c	1760;"	d	file:
FLD	sim/cris/modelv32.c	1766;"	d	file:
FLD	sim/cris/modelv32.c	1783;"	d	file:
FLD	sim/cris/modelv32.c	1789;"	d	file:
FLD	sim/cris/modelv32.c	1806;"	d	file:
FLD	sim/cris/modelv32.c	1812;"	d	file:
FLD	sim/cris/modelv32.c	1842;"	d	file:
FLD	sim/cris/modelv32.c	1848;"	d	file:
FLD	sim/cris/modelv32.c	186;"	d	file:
FLD	sim/cris/modelv32.c	1878;"	d	file:
FLD	sim/cris/modelv32.c	1884;"	d	file:
FLD	sim/cris/modelv32.c	1914;"	d	file:
FLD	sim/cris/modelv32.c	1920;"	d	file:
FLD	sim/cris/modelv32.c	192;"	d	file:
FLD	sim/cris/modelv32.c	1940;"	d	file:
FLD	sim/cris/modelv32.c	1946;"	d	file:
FLD	sim/cris/modelv32.c	1966;"	d	file:
FLD	sim/cris/modelv32.c	1972;"	d	file:
FLD	sim/cris/modelv32.c	1992;"	d	file:
FLD	sim/cris/modelv32.c	1998;"	d	file:
FLD	sim/cris/modelv32.c	2015;"	d	file:
FLD	sim/cris/modelv32.c	2021;"	d	file:
FLD	sim/cris/modelv32.c	2038;"	d	file:
FLD	sim/cris/modelv32.c	2044;"	d	file:
FLD	sim/cris/modelv32.c	2074;"	d	file:
FLD	sim/cris/modelv32.c	2080;"	d	file:
FLD	sim/cris/modelv32.c	209;"	d	file:
FLD	sim/cris/modelv32.c	2110;"	d	file:
FLD	sim/cris/modelv32.c	2116;"	d	file:
FLD	sim/cris/modelv32.c	2136;"	d	file:
FLD	sim/cris/modelv32.c	2142;"	d	file:
FLD	sim/cris/modelv32.c	215;"	d	file:
FLD	sim/cris/modelv32.c	2162;"	d	file:
FLD	sim/cris/modelv32.c	2168;"	d	file:
FLD	sim/cris/modelv32.c	2185;"	d	file:
FLD	sim/cris/modelv32.c	2191;"	d	file:
FLD	sim/cris/modelv32.c	2208;"	d	file:
FLD	sim/cris/modelv32.c	2214;"	d	file:
FLD	sim/cris/modelv32.c	2244;"	d	file:
FLD	sim/cris/modelv32.c	2250;"	d	file:
FLD	sim/cris/modelv32.c	2280;"	d	file:
FLD	sim/cris/modelv32.c	2286;"	d	file:
FLD	sim/cris/modelv32.c	2306;"	d	file:
FLD	sim/cris/modelv32.c	2312;"	d	file:
FLD	sim/cris/modelv32.c	2332;"	d	file:
FLD	sim/cris/modelv32.c	2338;"	d	file:
FLD	sim/cris/modelv32.c	233;"	d	file:
FLD	sim/cris/modelv32.c	2355;"	d	file:
FLD	sim/cris/modelv32.c	2361;"	d	file:
FLD	sim/cris/modelv32.c	2378;"	d	file:
FLD	sim/cris/modelv32.c	2384;"	d	file:
FLD	sim/cris/modelv32.c	239;"	d	file:
FLD	sim/cris/modelv32.c	2401;"	d	file:
FLD	sim/cris/modelv32.c	2407;"	d	file:
FLD	sim/cris/modelv32.c	2437;"	d	file:
FLD	sim/cris/modelv32.c	2443;"	d	file:
FLD	sim/cris/modelv32.c	2473;"	d	file:
FLD	sim/cris/modelv32.c	2479;"	d	file:
FLD	sim/cris/modelv32.c	2509;"	d	file:
FLD	sim/cris/modelv32.c	2515;"	d	file:
FLD	sim/cris/modelv32.c	2535;"	d	file:
FLD	sim/cris/modelv32.c	2541;"	d	file:
FLD	sim/cris/modelv32.c	2561;"	d	file:
FLD	sim/cris/modelv32.c	2567;"	d	file:
FLD	sim/cris/modelv32.c	257;"	d	file:
FLD	sim/cris/modelv32.c	2587;"	d	file:
FLD	sim/cris/modelv32.c	2593;"	d	file:
FLD	sim/cris/modelv32.c	2610;"	d	file:
FLD	sim/cris/modelv32.c	2616;"	d	file:
FLD	sim/cris/modelv32.c	2633;"	d	file:
FLD	sim/cris/modelv32.c	2639;"	d	file:
FLD	sim/cris/modelv32.c	263;"	d	file:
FLD	sim/cris/modelv32.c	2669;"	d	file:
FLD	sim/cris/modelv32.c	2675;"	d	file:
FLD	sim/cris/modelv32.c	2705;"	d	file:
FLD	sim/cris/modelv32.c	2711;"	d	file:
FLD	sim/cris/modelv32.c	2731;"	d	file:
FLD	sim/cris/modelv32.c	2737;"	d	file:
FLD	sim/cris/modelv32.c	2757;"	d	file:
FLD	sim/cris/modelv32.c	2763;"	d	file:
FLD	sim/cris/modelv32.c	2780;"	d	file:
FLD	sim/cris/modelv32.c	2786;"	d	file:
FLD	sim/cris/modelv32.c	2803;"	d	file:
FLD	sim/cris/modelv32.c	2809;"	d	file:
FLD	sim/cris/modelv32.c	2839;"	d	file:
FLD	sim/cris/modelv32.c	283;"	d	file:
FLD	sim/cris/modelv32.c	2845;"	d	file:
FLD	sim/cris/modelv32.c	2875;"	d	file:
FLD	sim/cris/modelv32.c	2881;"	d	file:
FLD	sim/cris/modelv32.c	289;"	d	file:
FLD	sim/cris/modelv32.c	2901;"	d	file:
FLD	sim/cris/modelv32.c	2907;"	d	file:
FLD	sim/cris/modelv32.c	2927;"	d	file:
FLD	sim/cris/modelv32.c	2933;"	d	file:
FLD	sim/cris/modelv32.c	2950;"	d	file:
FLD	sim/cris/modelv32.c	2956;"	d	file:
FLD	sim/cris/modelv32.c	2986;"	d	file:
FLD	sim/cris/modelv32.c	2992;"	d	file:
FLD	sim/cris/modelv32.c	3012;"	d	file:
FLD	sim/cris/modelv32.c	3018;"	d	file:
FLD	sim/cris/modelv32.c	3038;"	d	file:
FLD	sim/cris/modelv32.c	3044;"	d	file:
FLD	sim/cris/modelv32.c	3059;"	d	file:
FLD	sim/cris/modelv32.c	3065;"	d	file:
FLD	sim/cris/modelv32.c	3082;"	d	file:
FLD	sim/cris/modelv32.c	3088;"	d	file:
FLD	sim/cris/modelv32.c	309;"	d	file:
FLD	sim/cris/modelv32.c	3105;"	d	file:
FLD	sim/cris/modelv32.c	3111;"	d	file:
FLD	sim/cris/modelv32.c	3128;"	d	file:
FLD	sim/cris/modelv32.c	3134;"	d	file:
FLD	sim/cris/modelv32.c	3149;"	d	file:
FLD	sim/cris/modelv32.c	3155;"	d	file:
FLD	sim/cris/modelv32.c	315;"	d	file:
FLD	sim/cris/modelv32.c	3170;"	d	file:
FLD	sim/cris/modelv32.c	3176;"	d	file:
FLD	sim/cris/modelv32.c	3191;"	d	file:
FLD	sim/cris/modelv32.c	3197;"	d	file:
FLD	sim/cris/modelv32.c	3225;"	d	file:
FLD	sim/cris/modelv32.c	3231;"	d	file:
FLD	sim/cris/modelv32.c	3259;"	d	file:
FLD	sim/cris/modelv32.c	3265;"	d	file:
FLD	sim/cris/modelv32.c	3293;"	d	file:
FLD	sim/cris/modelv32.c	3299;"	d	file:
FLD	sim/cris/modelv32.c	3329;"	d	file:
FLD	sim/cris/modelv32.c	3335;"	d	file:
FLD	sim/cris/modelv32.c	335;"	d	file:
FLD	sim/cris/modelv32.c	3365;"	d	file:
FLD	sim/cris/modelv32.c	3371;"	d	file:
FLD	sim/cris/modelv32.c	3401;"	d	file:
FLD	sim/cris/modelv32.c	3407;"	d	file:
FLD	sim/cris/modelv32.c	341;"	d	file:
FLD	sim/cris/modelv32.c	3437;"	d	file:
FLD	sim/cris/modelv32.c	3443;"	d	file:
FLD	sim/cris/modelv32.c	3473;"	d	file:
FLD	sim/cris/modelv32.c	3479;"	d	file:
FLD	sim/cris/modelv32.c	3509;"	d	file:
FLD	sim/cris/modelv32.c	3515;"	d	file:
FLD	sim/cris/modelv32.c	3545;"	d	file:
FLD	sim/cris/modelv32.c	3551;"	d	file:
FLD	sim/cris/modelv32.c	3581;"	d	file:
FLD	sim/cris/modelv32.c	3587;"	d	file:
FLD	sim/cris/modelv32.c	3617;"	d	file:
FLD	sim/cris/modelv32.c	361;"	d	file:
FLD	sim/cris/modelv32.c	3623;"	d	file:
FLD	sim/cris/modelv32.c	3638;"	d	file:
FLD	sim/cris/modelv32.c	3644;"	d	file:
FLD	sim/cris/modelv32.c	3663;"	d	file:
FLD	sim/cris/modelv32.c	3669;"	d	file:
FLD	sim/cris/modelv32.c	367;"	d	file:
FLD	sim/cris/modelv32.c	3686;"	d	file:
FLD	sim/cris/modelv32.c	3692;"	d	file:
FLD	sim/cris/modelv32.c	3709;"	d	file:
FLD	sim/cris/modelv32.c	3715;"	d	file:
FLD	sim/cris/modelv32.c	3732;"	d	file:
FLD	sim/cris/modelv32.c	3738;"	d	file:
FLD	sim/cris/modelv32.c	3755;"	d	file:
FLD	sim/cris/modelv32.c	3761;"	d	file:
FLD	sim/cris/modelv32.c	3791;"	d	file:
FLD	sim/cris/modelv32.c	3797;"	d	file:
FLD	sim/cris/modelv32.c	3827;"	d	file:
FLD	sim/cris/modelv32.c	3833;"	d	file:
FLD	sim/cris/modelv32.c	3863;"	d	file:
FLD	sim/cris/modelv32.c	3869;"	d	file:
FLD	sim/cris/modelv32.c	387;"	d	file:
FLD	sim/cris/modelv32.c	3889;"	d	file:
FLD	sim/cris/modelv32.c	3895;"	d	file:
FLD	sim/cris/modelv32.c	3915;"	d	file:
FLD	sim/cris/modelv32.c	3921;"	d	file:
FLD	sim/cris/modelv32.c	393;"	d	file:
FLD	sim/cris/modelv32.c	3941;"	d	file:
FLD	sim/cris/modelv32.c	3947;"	d	file:
FLD	sim/cris/modelv32.c	3962;"	d	file:
FLD	sim/cris/modelv32.c	3968;"	d	file:
FLD	sim/cris/modelv32.c	3985;"	d	file:
FLD	sim/cris/modelv32.c	3991;"	d	file:
FLD	sim/cris/modelv32.c	39;"	d	file:
FLD	sim/cris/modelv32.c	4008;"	d	file:
FLD	sim/cris/modelv32.c	4014;"	d	file:
FLD	sim/cris/modelv32.c	4031;"	d	file:
FLD	sim/cris/modelv32.c	4037;"	d	file:
FLD	sim/cris/modelv32.c	4067;"	d	file:
FLD	sim/cris/modelv32.c	4073;"	d	file:
FLD	sim/cris/modelv32.c	408;"	d	file:
FLD	sim/cris/modelv32.c	4103;"	d	file:
FLD	sim/cris/modelv32.c	4109;"	d	file:
FLD	sim/cris/modelv32.c	4139;"	d	file:
FLD	sim/cris/modelv32.c	4145;"	d	file:
FLD	sim/cris/modelv32.c	414;"	d	file:
FLD	sim/cris/modelv32.c	4165;"	d	file:
FLD	sim/cris/modelv32.c	4171;"	d	file:
FLD	sim/cris/modelv32.c	4191;"	d	file:
FLD	sim/cris/modelv32.c	4197;"	d	file:
FLD	sim/cris/modelv32.c	4217;"	d	file:
FLD	sim/cris/modelv32.c	4223;"	d	file:
FLD	sim/cris/modelv32.c	4238;"	d	file:
FLD	sim/cris/modelv32.c	4244;"	d	file:
FLD	sim/cris/modelv32.c	4263;"	d	file:
FLD	sim/cris/modelv32.c	4269;"	d	file:
FLD	sim/cris/modelv32.c	4284;"	d	file:
FLD	sim/cris/modelv32.c	4290;"	d	file:
FLD	sim/cris/modelv32.c	429;"	d	file:
FLD	sim/cris/modelv32.c	4307;"	d	file:
FLD	sim/cris/modelv32.c	4313;"	d	file:
FLD	sim/cris/modelv32.c	4330;"	d	file:
FLD	sim/cris/modelv32.c	4336;"	d	file:
FLD	sim/cris/modelv32.c	4353;"	d	file:
FLD	sim/cris/modelv32.c	4359;"	d	file:
FLD	sim/cris/modelv32.c	435;"	d	file:
FLD	sim/cris/modelv32.c	4376;"	d	file:
FLD	sim/cris/modelv32.c	4382;"	d	file:
FLD	sim/cris/modelv32.c	4399;"	d	file:
FLD	sim/cris/modelv32.c	4405;"	d	file:
FLD	sim/cris/modelv32.c	4422;"	d	file:
FLD	sim/cris/modelv32.c	4428;"	d	file:
FLD	sim/cris/modelv32.c	4445;"	d	file:
FLD	sim/cris/modelv32.c	4451;"	d	file:
FLD	sim/cris/modelv32.c	4468;"	d	file:
FLD	sim/cris/modelv32.c	4474;"	d	file:
FLD	sim/cris/modelv32.c	4491;"	d	file:
FLD	sim/cris/modelv32.c	4497;"	d	file:
FLD	sim/cris/modelv32.c	4514;"	d	file:
FLD	sim/cris/modelv32.c	4520;"	d	file:
FLD	sim/cris/modelv32.c	452;"	d	file:
FLD	sim/cris/modelv32.c	4537;"	d	file:
FLD	sim/cris/modelv32.c	4543;"	d	file:
FLD	sim/cris/modelv32.c	4560;"	d	file:
FLD	sim/cris/modelv32.c	4566;"	d	file:
FLD	sim/cris/modelv32.c	4583;"	d	file:
FLD	sim/cris/modelv32.c	4589;"	d	file:
FLD	sim/cris/modelv32.c	458;"	d	file:
FLD	sim/cris/modelv32.c	4604;"	d	file:
FLD	sim/cris/modelv32.c	4610;"	d	file:
FLD	sim/cris/modelv32.c	4623;"	d	file:
FLD	sim/cris/modelv32.c	4629;"	d	file:
FLD	sim/cris/modelv32.c	4642;"	d	file:
FLD	sim/cris/modelv32.c	4648;"	d	file:
FLD	sim/cris/modelv32.c	4661;"	d	file:
FLD	sim/cris/modelv32.c	4667;"	d	file:
FLD	sim/cris/modelv32.c	4680;"	d	file:
FLD	sim/cris/modelv32.c	4686;"	d	file:
FLD	sim/cris/modelv32.c	4699;"	d	file:
FLD	sim/cris/modelv32.c	4705;"	d	file:
FLD	sim/cris/modelv32.c	4718;"	d	file:
FLD	sim/cris/modelv32.c	4724;"	d	file:
FLD	sim/cris/modelv32.c	4737;"	d	file:
FLD	sim/cris/modelv32.c	4743;"	d	file:
FLD	sim/cris/modelv32.c	475;"	d	file:
FLD	sim/cris/modelv32.c	4761;"	d	file:
FLD	sim/cris/modelv32.c	4767;"	d	file:
FLD	sim/cris/modelv32.c	4786;"	d	file:
FLD	sim/cris/modelv32.c	4792;"	d	file:
FLD	sim/cris/modelv32.c	4815;"	d	file:
FLD	sim/cris/modelv32.c	481;"	d	file:
FLD	sim/cris/modelv32.c	4821;"	d	file:
FLD	sim/cris/modelv32.c	4845;"	d	file:
FLD	sim/cris/modelv32.c	4851;"	d	file:
FLD	sim/cris/modelv32.c	4882;"	d	file:
FLD	sim/cris/modelv32.c	4888;"	d	file:
FLD	sim/cris/modelv32.c	4914;"	d	file:
FLD	sim/cris/modelv32.c	4920;"	d	file:
FLD	sim/cris/modelv32.c	4941;"	d	file:
FLD	sim/cris/modelv32.c	4947;"	d	file:
FLD	sim/cris/modelv32.c	4973;"	d	file:
FLD	sim/cris/modelv32.c	4979;"	d	file:
FLD	sim/cris/modelv32.c	498;"	d	file:
FLD	sim/cris/modelv32.c	5015;"	d	file:
FLD	sim/cris/modelv32.c	5021;"	d	file:
FLD	sim/cris/modelv32.c	504;"	d	file:
FLD	sim/cris/modelv32.c	5052;"	d	file:
FLD	sim/cris/modelv32.c	5058;"	d	file:
FLD	sim/cris/modelv32.c	5089;"	d	file:
FLD	sim/cris/modelv32.c	5095;"	d	file:
FLD	sim/cris/modelv32.c	5108;"	d	file:
FLD	sim/cris/modelv32.c	5114;"	d	file:
FLD	sim/cris/modelv32.c	5133;"	d	file:
FLD	sim/cris/modelv32.c	5139;"	d	file:
FLD	sim/cris/modelv32.c	5158;"	d	file:
FLD	sim/cris/modelv32.c	5164;"	d	file:
FLD	sim/cris/modelv32.c	5183;"	d	file:
FLD	sim/cris/modelv32.c	5189;"	d	file:
FLD	sim/cris/modelv32.c	5211;"	d	file:
FLD	sim/cris/modelv32.c	5217;"	d	file:
FLD	sim/cris/modelv32.c	5239;"	d	file:
FLD	sim/cris/modelv32.c	5245;"	d	file:
FLD	sim/cris/modelv32.c	5267;"	d	file:
FLD	sim/cris/modelv32.c	5273;"	d	file:
FLD	sim/cris/modelv32.c	5286;"	d	file:
FLD	sim/cris/modelv32.c	5292;"	d	file:
FLD	sim/cris/modelv32.c	5309;"	d	file:
FLD	sim/cris/modelv32.c	5315;"	d	file:
FLD	sim/cris/modelv32.c	5330;"	d	file:
FLD	sim/cris/modelv32.c	5336;"	d	file:
FLD	sim/cris/modelv32.c	534;"	d	file:
FLD	sim/cris/modelv32.c	5366;"	d	file:
FLD	sim/cris/modelv32.c	5372;"	d	file:
FLD	sim/cris/modelv32.c	5402;"	d	file:
FLD	sim/cris/modelv32.c	5408;"	d	file:
FLD	sim/cris/modelv32.c	540;"	d	file:
FLD	sim/cris/modelv32.c	5438;"	d	file:
FLD	sim/cris/modelv32.c	5444;"	d	file:
FLD	sim/cris/modelv32.c	5464;"	d	file:
FLD	sim/cris/modelv32.c	5470;"	d	file:
FLD	sim/cris/modelv32.c	5490;"	d	file:
FLD	sim/cris/modelv32.c	5496;"	d	file:
FLD	sim/cris/modelv32.c	54;"	d	file:
FLD	sim/cris/modelv32.c	5516;"	d	file:
FLD	sim/cris/modelv32.c	5522;"	d	file:
FLD	sim/cris/modelv32.c	5539;"	d	file:
FLD	sim/cris/modelv32.c	5545;"	d	file:
FLD	sim/cris/modelv32.c	5562;"	d	file:
FLD	sim/cris/modelv32.c	5568;"	d	file:
FLD	sim/cris/modelv32.c	5585;"	d	file:
FLD	sim/cris/modelv32.c	5591;"	d	file:
FLD	sim/cris/modelv32.c	5606;"	d	file:
FLD	sim/cris/modelv32.c	5612;"	d	file:
FLD	sim/cris/modelv32.c	5627;"	d	file:
FLD	sim/cris/modelv32.c	5633;"	d	file:
FLD	sim/cris/modelv32.c	5648;"	d	file:
FLD	sim/cris/modelv32.c	5654;"	d	file:
FLD	sim/cris/modelv32.c	5669;"	d	file:
FLD	sim/cris/modelv32.c	570;"	d	file:
FLD	sim/cris/modelv32.c	576;"	d	file:
FLD	sim/cris/modelv32.c	606;"	d	file:
FLD	sim/cris/modelv32.c	60;"	d	file:
FLD	sim/cris/modelv32.c	612;"	d	file:
FLD	sim/cris/modelv32.c	632;"	d	file:
FLD	sim/cris/modelv32.c	638;"	d	file:
FLD	sim/cris/modelv32.c	658;"	d	file:
FLD	sim/cris/modelv32.c	664;"	d	file:
FLD	sim/cris/modelv32.c	684;"	d	file:
FLD	sim/cris/modelv32.c	690;"	d	file:
FLD	sim/cris/modelv32.c	705;"	d	file:
FLD	sim/cris/modelv32.c	711;"	d	file:
FLD	sim/cris/modelv32.c	741;"	d	file:
FLD	sim/cris/modelv32.c	747;"	d	file:
FLD	sim/cris/modelv32.c	75;"	d	file:
FLD	sim/cris/modelv32.c	777;"	d	file:
FLD	sim/cris/modelv32.c	783;"	d	file:
FLD	sim/cris/modelv32.c	803;"	d	file:
FLD	sim/cris/modelv32.c	809;"	d	file:
FLD	sim/cris/modelv32.c	81;"	d	file:
FLD	sim/cris/modelv32.c	829;"	d	file:
FLD	sim/cris/modelv32.c	835;"	d	file:
FLD	sim/cris/modelv32.c	865;"	d	file:
FLD	sim/cris/modelv32.c	871;"	d	file:
FLD	sim/cris/modelv32.c	901;"	d	file:
FLD	sim/cris/modelv32.c	907;"	d	file:
FLD	sim/cris/modelv32.c	927;"	d	file:
FLD	sim/cris/modelv32.c	933;"	d	file:
FLD	sim/cris/modelv32.c	953;"	d	file:
FLD	sim/cris/modelv32.c	959;"	d	file:
FLD	sim/cris/modelv32.c	96;"	d	file:
FLD	sim/cris/modelv32.c	987;"	d	file:
FLD	sim/cris/modelv32.c	993;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10007;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10015;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10080;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10088;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10149;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10157;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10202;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10210;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1021;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10255;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10263;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1029;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10304;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10312;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10353;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10361;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10406;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10414;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10459;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10467;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10508;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10516;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10581;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10589;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10654;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10662;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1070;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10723;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10731;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10776;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10784;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1078;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10829;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10837;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10878;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10886;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10927;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10935;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10976;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	10984;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11128;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11136;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11185;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11193;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1119;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11242;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11250;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1127;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11295;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11303;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11344;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11352;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11399;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11407;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11454;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11462;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11505;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11513;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11554;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11562;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11609;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11617;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11664;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11672;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1168;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11715;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11723;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11764;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1176;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11772;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11809;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11817;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11853;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11861;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11949;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	11957;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12045;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12053;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12140;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12148;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12177;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1217;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12185;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1225;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12272;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12280;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12309;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12317;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12349;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12357;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12409;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12417;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12449;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12457;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12484;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12492;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12537;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12545;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12590;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12598;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12643;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12651;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1266;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12726;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12734;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1274;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12809;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12817;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12892;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12900;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12945;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12953;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	12998;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13006;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13051;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13059;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13137;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13145;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1329;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1337;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13382;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13390;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13408;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13416;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13437;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13445;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13469;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13477;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13527;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13535;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13583;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13591;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13631;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13639;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13679;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13687;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13727;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13735;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13753;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13761;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13779;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13787;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13805;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13813;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13853;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13861;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13879;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13887;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13905;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13913;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1392;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13931;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13939;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13957;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13965;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13983;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	13991;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	14009;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1400;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	14017;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	14035;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1451;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1459;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1510;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1518;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1569;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1577;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1648;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1656;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1727;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1735;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1806;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1814;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1865;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1873;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1924;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1932;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1983;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	1991;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2042;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2050;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2121;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2129;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2200;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2208;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2259;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2267;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2318;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2326;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2397;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2405;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2476;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2484;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2535;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2543;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2594;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2602;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2667;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2675;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2740;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2748;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2809;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2817;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2888;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2896;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2967;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	2975;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3046;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	304;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3054;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3125;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3133;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3169;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3177;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	321;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	329;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3326;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3334;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3365;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3373;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	340;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	348;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	359;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3603;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3611;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3636;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3644;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3669;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3677;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	367;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3702;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3710;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3735;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3743;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3768;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3776;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3801;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3809;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3834;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3842;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3867;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3875;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	387;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3900;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	3908;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	395;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	409;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	417;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	438;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	446;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4623;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4631;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4638;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4646;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	464;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	472;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4893;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	4901;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5135;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5143;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	517;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	525;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5336;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5344;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5403;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5411;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5470;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5478;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5533;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5541;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5620;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5628;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5707;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	570;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5715;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	578;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5790;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5798;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5857;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5865;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5924;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5932;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5987;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	5995;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6050;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6058;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6113;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6121;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6176;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6184;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	619;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6259;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6267;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	627;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6342;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6350;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6405;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6413;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6468;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6476;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6534;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6542;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6597;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6605;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6660;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6668;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	670;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6743;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6751;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	678;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6826;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6834;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6889;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6897;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6952;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	6960;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7019;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7027;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7086;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7094;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	711;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7149;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7157;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	719;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7236;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7244;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7323;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7331;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7406;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7414;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7473;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7481;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7540;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7548;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7603;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7611;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	762;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7666;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7674;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	770;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7729;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7737;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7812;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7820;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7895;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7903;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7958;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	7966;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8021;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8029;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8084;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8092;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	813;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8147;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8155;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	821;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8230;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8238;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8313;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8321;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8376;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8384;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8439;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8447;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8472;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8480;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8505;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8513;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8538;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8546;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8605;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8613;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	864;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8672;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8680;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	872;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8735;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8743;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8818;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8826;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8901;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8909;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8984;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	8992;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9066;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9074;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9148;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9156;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	915;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9230;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9238;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	923;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9296;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9304;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9362;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9370;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9428;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9436;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9494;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9502;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9560;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9568;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9626;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9634;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9677;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9685;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	968;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9730;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9738;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	976;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9779;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9787;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9832;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9840;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9885;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9893;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9934;"	d	file:
FLD	sim/cris/semcrisv10f-switch.c	9942;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10000;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10008;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10049;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10057;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1005;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10102;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10110;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10155;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10163;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10204;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10212;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10277;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10285;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10350;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10358;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10419;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10427;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1046;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10472;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10480;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10525;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10533;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1054;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10574;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10582;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10623;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10631;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10676;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10684;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10729;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10737;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10778;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10786;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10851;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10859;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10924;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10932;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1095;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	10993;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11001;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1103;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11046;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11054;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11099;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11107;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11148;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11156;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11197;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11205;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11246;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11254;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11398;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11406;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1144;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11455;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11463;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11512;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11520;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1152;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11565;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11573;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11614;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11622;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11669;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11677;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11724;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11732;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11775;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11783;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11824;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11832;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11879;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11887;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11934;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1193;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11942;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11985;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	11993;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1201;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12034;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12042;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12079;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12087;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12123;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12131;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12219;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12227;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12315;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12323;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12346;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12354;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12371;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12379;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12386;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12394;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12424;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12432;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12445;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12453;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12540;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12548;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1256;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12577;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12585;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1264;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12672;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12680;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12709;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12717;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12756;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12764;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12800;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12808;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12837;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12845;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12881;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12889;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12925;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12933;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12969;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	12977;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13013;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13021;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13048;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13056;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13101;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13109;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13154;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13162;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1319;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13207;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13215;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13260;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13268;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1327;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13313;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13321;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13366;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13374;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13452;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13460;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13697;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13705;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13723;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13731;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13771;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13779;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1378;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13819;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13827;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13867;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1386;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13875;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13893;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13901;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13919;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13927;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13945;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13953;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13971;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13979;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	13997;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14005;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14023;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14031;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14044;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14052;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14065;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14073;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14086;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14094;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	14107;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1437;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1445;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1496;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1504;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1575;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1583;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1654;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1662;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1733;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1741;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1792;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1800;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1851;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1859;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1910;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1918;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1969;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	1977;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2048;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2056;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2127;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2135;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2186;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2194;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2245;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2253;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2324;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2332;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2403;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2411;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2462;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2470;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2521;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2529;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2594;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2602;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2667;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2675;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2736;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2744;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2815;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2823;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2894;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2902;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2973;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	2981;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3052;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3060;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	308;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3096;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3104;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	325;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3277;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3285;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	333;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	344;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	352;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3581;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3589;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3614;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3622;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	363;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3647;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3655;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3680;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3688;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3713;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	371;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3721;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3746;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3754;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3779;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3787;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3812;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3820;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3845;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3853;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3878;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3886;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3911;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3919;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	391;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3944;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3952;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3977;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	3985;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	399;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	413;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	421;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	442;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	450;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4859;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4867;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4892;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4900;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4925;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	4933;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	495;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	503;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5180;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5188;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5435;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5443;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	548;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5502;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5510;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5569;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	556;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5577;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5632;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5640;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5719;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5727;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5806;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5814;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5889;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5897;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5956;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	5964;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	597;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6023;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6031;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	605;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6086;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6094;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6149;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6157;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6212;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6220;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6295;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6303;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6378;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6386;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	638;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6441;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6449;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	646;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6504;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6512;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6567;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6575;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6630;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6638;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6713;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6721;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6796;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6804;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6859;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6867;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	689;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6922;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6930;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	697;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6989;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	6997;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7056;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7064;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7119;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7127;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7206;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7214;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7293;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7301;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7376;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7384;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	740;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7443;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7451;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	748;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7510;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7518;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7573;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7581;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7636;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7644;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7699;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7707;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7782;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7790;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7865;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7873;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	791;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7928;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7936;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7991;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	7999;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	799;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8054;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8062;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8117;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8125;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8200;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8208;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8283;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8291;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8346;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8354;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8409;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8417;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	842;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8475;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8483;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	850;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8561;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8569;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8627;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8635;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8660;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8668;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8693;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8701;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8726;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8734;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8759;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8767;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8792;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8800;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8859;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8867;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8926;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8934;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	895;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8989;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	8997;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	903;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9072;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9080;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9155;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9163;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9238;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9246;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9320;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9328;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9402;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9410;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9484;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	948;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9492;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9550;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9558;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	956;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9616;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9624;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9682;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9690;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9748;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9756;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9814;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9822;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9880;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9888;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9947;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	9955;"	d	file:
FLD	sim/cris/semcrisv32f-switch.c	997;"	d	file:
FLD	sim/frv/decode.c	10006;"	d	file:
FLD	sim/frv/decode.c	10014;"	d	file:
FLD	sim/frv/decode.c	10034;"	d	file:
FLD	sim/frv/decode.c	10042;"	d	file:
FLD	sim/frv/decode.c	10062;"	d	file:
FLD	sim/frv/decode.c	10070;"	d	file:
FLD	sim/frv/decode.c	10094;"	d	file:
FLD	sim/frv/decode.c	10102;"	d	file:
FLD	sim/frv/decode.c	10126;"	d	file:
FLD	sim/frv/decode.c	10134;"	d	file:
FLD	sim/frv/decode.c	10165;"	d	file:
FLD	sim/frv/decode.c	10173;"	d	file:
FLD	sim/frv/decode.c	10193;"	d	file:
FLD	sim/frv/decode.c	10201;"	d	file:
FLD	sim/frv/decode.c	10228;"	d	file:
FLD	sim/frv/decode.c	10236;"	d	file:
FLD	sim/frv/decode.c	10259;"	d	file:
FLD	sim/frv/decode.c	10267;"	d	file:
FLD	sim/frv/decode.c	10292;"	d	file:
FLD	sim/frv/decode.c	10300;"	d	file:
FLD	sim/frv/decode.c	10324;"	d	file:
FLD	sim/frv/decode.c	10332;"	d	file:
FLD	sim/frv/decode.c	10356;"	d	file:
FLD	sim/frv/decode.c	10364;"	d	file:
FLD	sim/frv/decode.c	10387;"	d	file:
FLD	sim/frv/decode.c	10395;"	d	file:
FLD	sim/frv/decode.c	10420;"	d	file:
FLD	sim/frv/decode.c	10428;"	d	file:
FLD	sim/frv/decode.c	10457;"	d	file:
FLD	sim/frv/decode.c	10465;"	d	file:
FLD	sim/frv/decode.c	10490;"	d	file:
FLD	sim/frv/decode.c	10498;"	d	file:
FLD	sim/frv/decode.c	10526;"	d	file:
FLD	sim/frv/decode.c	10534;"	d	file:
FLD	sim/frv/decode.c	10558;"	d	file:
FLD	sim/frv/decode.c	10566;"	d	file:
FLD	sim/frv/decode.c	10595;"	d	file:
FLD	sim/frv/decode.c	10603;"	d	file:
FLD	sim/frv/decode.c	10640;"	d	file:
FLD	sim/frv/decode.c	10648;"	d	file:
FLD	sim/frv/decode.c	10677;"	d	file:
FLD	sim/frv/decode.c	10685;"	d	file:
FLD	sim/frv/decode.c	10711;"	d	file:
FLD	sim/frv/decode.c	10719;"	d	file:
FLD	sim/frv/decode.c	10755;"	d	file:
FLD	sim/frv/decode.c	10763;"	d	file:
FLD	sim/frv/decode.c	10807;"	d	file:
FLD	sim/frv/decode.c	10815;"	d	file:
FLD	sim/frv/decode.c	10848;"	d	file:
FLD	sim/frv/decode.c	10856;"	d	file:
FLD	sim/frv/decode.c	10877;"	d	file:
FLD	sim/frv/decode.c	10885;"	d	file:
FLD	sim/frv/decode.c	10909;"	d	file:
FLD	sim/frv/decode.c	10917;"	d	file:
FLD	sim/frv/decode.c	10939;"	d	file:
FLD	sim/frv/decode.c	10947;"	d	file:
FLD	sim/frv/decode.c	10973;"	d	file:
FLD	sim/frv/decode.c	10981;"	d	file:
FLD	sim/frv/decode.c	11010;"	d	file:
FLD	sim/frv/decode.c	11018;"	d	file:
FLD	sim/frv/decode.c	11054;"	d	file:
FLD	sim/frv/decode.c	11062;"	d	file:
FLD	sim/frv/decode.c	11097;"	d	file:
FLD	sim/frv/decode.c	11105;"	d	file:
FLD	sim/frv/decode.c	11147;"	d	file:
FLD	sim/frv/decode.c	11155;"	d	file:
FLD	sim/frv/decode.c	11186;"	d	file:
FLD	sim/frv/decode.c	11194;"	d	file:
FLD	sim/frv/decode.c	11225;"	d	file:
FLD	sim/frv/decode.c	11233;"	d	file:
FLD	sim/frv/decode.c	11271;"	d	file:
FLD	sim/frv/decode.c	11279;"	d	file:
FLD	sim/frv/decode.c	11317;"	d	file:
FLD	sim/frv/decode.c	11325;"	d	file:
FLD	sim/frv/decode.c	11364;"	d	file:
FLD	sim/frv/decode.c	11372;"	d	file:
FLD	sim/frv/decode.c	11411;"	d	file:
FLD	sim/frv/decode.c	11419;"	d	file:
FLD	sim/frv/decode.c	11465;"	d	file:
FLD	sim/frv/decode.c	11473;"	d	file:
FLD	sim/frv/decode.c	11519;"	d	file:
FLD	sim/frv/decode.c	11527;"	d	file:
FLD	sim/frv/decode.c	11555;"	d	file:
FLD	sim/frv/decode.c	11563;"	d	file:
FLD	sim/frv/decode.c	11598;"	d	file:
FLD	sim/frv/decode.c	11606;"	d	file:
FLD	sim/frv/decode.c	11639;"	d	file:
FLD	sim/frv/decode.c	11647;"	d	file:
FLD	sim/frv/decode.c	11672;"	d	file:
FLD	sim/frv/decode.c	11680;"	d	file:
FLD	sim/frv/decode.c	11712;"	d	file:
FLD	sim/frv/decode.c	11720;"	d	file:
FLD	sim/frv/decode.c	11749;"	d	file:
FLD	sim/frv/decode.c	11757;"	d	file:
FLD	sim/frv/decode.c	11793;"	d	file:
FLD	sim/frv/decode.c	11801;"	d	file:
FLD	sim/frv/decode.c	11826;"	d	file:
FLD	sim/frv/decode.c	11834;"	d	file:
FLD	sim/frv/decode.c	11869;"	d	file:
FLD	sim/frv/decode.c	11877;"	d	file:
FLD	sim/frv/decode.c	11905;"	d	file:
FLD	sim/frv/decode.c	11913;"	d	file:
FLD	sim/frv/decode.c	11947;"	d	file:
FLD	sim/frv/decode.c	11955;"	d	file:
FLD	sim/frv/decode.c	11985;"	d	file:
FLD	sim/frv/decode.c	11993;"	d	file:
FLD	sim/frv/decode.c	12030;"	d	file:
FLD	sim/frv/decode.c	12038;"	d	file:
FLD	sim/frv/decode.c	12068;"	d	file:
FLD	sim/frv/decode.c	12076;"	d	file:
FLD	sim/frv/decode.c	12113;"	d	file:
FLD	sim/frv/decode.c	12121;"	d	file:
FLD	sim/frv/decode.c	12155;"	d	file:
FLD	sim/frv/decode.c	12163;"	d	file:
FLD	sim/frv/decode.c	12204;"	d	file:
FLD	sim/frv/decode.c	12212;"	d	file:
FLD	sim/frv/decode.c	12221;"	d	file:
FLD	sim/frv/decode.c	12229;"	d	file:
FLD	sim/frv/decode.c	12249;"	d	file:
FLD	sim/frv/decode.c	12257;"	d	file:
FLD	sim/frv/decode.c	12277;"	d	file:
FLD	sim/frv/decode.c	12285;"	d	file:
FLD	sim/frv/decode.c	12306;"	d	file:
FLD	sim/frv/decode.c	12314;"	d	file:
FLD	sim/frv/decode.c	12335;"	d	file:
FLD	sim/frv/decode.c	3253;"	d	file:
FLD	sim/frv/decode.c	3259;"	d	file:
FLD	sim/frv/decode.c	3267;"	d	file:
FLD	sim/frv/decode.c	3291;"	d	file:
FLD	sim/frv/decode.c	3299;"	d	file:
FLD	sim/frv/decode.c	3319;"	d	file:
FLD	sim/frv/decode.c	3327;"	d	file:
FLD	sim/frv/decode.c	3351;"	d	file:
FLD	sim/frv/decode.c	3359;"	d	file:
FLD	sim/frv/decode.c	3383;"	d	file:
FLD	sim/frv/decode.c	3391;"	d	file:
FLD	sim/frv/decode.c	3412;"	d	file:
FLD	sim/frv/decode.c	3420;"	d	file:
FLD	sim/frv/decode.c	3442;"	d	file:
FLD	sim/frv/decode.c	3450;"	d	file:
FLD	sim/frv/decode.c	3474;"	d	file:
FLD	sim/frv/decode.c	3482;"	d	file:
FLD	sim/frv/decode.c	3503;"	d	file:
FLD	sim/frv/decode.c	3511;"	d	file:
FLD	sim/frv/decode.c	3542;"	d	file:
FLD	sim/frv/decode.c	3550;"	d	file:
FLD	sim/frv/decode.c	3577;"	d	file:
FLD	sim/frv/decode.c	3585;"	d	file:
FLD	sim/frv/decode.c	3616;"	d	file:
FLD	sim/frv/decode.c	3624;"	d	file:
FLD	sim/frv/decode.c	3655;"	d	file:
FLD	sim/frv/decode.c	3663;"	d	file:
FLD	sim/frv/decode.c	3692;"	d	file:
FLD	sim/frv/decode.c	3700;"	d	file:
FLD	sim/frv/decode.c	3729;"	d	file:
FLD	sim/frv/decode.c	3737;"	d	file:
FLD	sim/frv/decode.c	3766;"	d	file:
FLD	sim/frv/decode.c	3774;"	d	file:
FLD	sim/frv/decode.c	3807;"	d	file:
FLD	sim/frv/decode.c	3815;"	d	file:
FLD	sim/frv/decode.c	3848;"	d	file:
FLD	sim/frv/decode.c	3856;"	d	file:
FLD	sim/frv/decode.c	3884;"	d	file:
FLD	sim/frv/decode.c	3892;"	d	file:
FLD	sim/frv/decode.c	3915;"	d	file:
FLD	sim/frv/decode.c	3923;"	d	file:
FLD	sim/frv/decode.c	3946;"	d	file:
FLD	sim/frv/decode.c	3954;"	d	file:
FLD	sim/frv/decode.c	3977;"	d	file:
FLD	sim/frv/decode.c	3985;"	d	file:
FLD	sim/frv/decode.c	4013;"	d	file:
FLD	sim/frv/decode.c	4021;"	d	file:
FLD	sim/frv/decode.c	4049;"	d	file:
FLD	sim/frv/decode.c	4057;"	d	file:
FLD	sim/frv/decode.c	4085;"	d	file:
FLD	sim/frv/decode.c	4093;"	d	file:
FLD	sim/frv/decode.c	4120;"	d	file:
FLD	sim/frv/decode.c	4128;"	d	file:
FLD	sim/frv/decode.c	4152;"	d	file:
FLD	sim/frv/decode.c	4160;"	d	file:
FLD	sim/frv/decode.c	4179;"	d	file:
FLD	sim/frv/decode.c	4187;"	d	file:
FLD	sim/frv/decode.c	4206;"	d	file:
FLD	sim/frv/decode.c	4214;"	d	file:
FLD	sim/frv/decode.c	4233;"	d	file:
FLD	sim/frv/decode.c	4241;"	d	file:
FLD	sim/frv/decode.c	4265;"	d	file:
FLD	sim/frv/decode.c	4273;"	d	file:
FLD	sim/frv/decode.c	4297;"	d	file:
FLD	sim/frv/decode.c	4305;"	d	file:
FLD	sim/frv/decode.c	4329;"	d	file:
FLD	sim/frv/decode.c	4337;"	d	file:
FLD	sim/frv/decode.c	4361;"	d	file:
FLD	sim/frv/decode.c	4369;"	d	file:
FLD	sim/frv/decode.c	4393;"	d	file:
FLD	sim/frv/decode.c	4401;"	d	file:
FLD	sim/frv/decode.c	4425;"	d	file:
FLD	sim/frv/decode.c	4433;"	d	file:
FLD	sim/frv/decode.c	4457;"	d	file:
FLD	sim/frv/decode.c	4465;"	d	file:
FLD	sim/frv/decode.c	4489;"	d	file:
FLD	sim/frv/decode.c	4497;"	d	file:
FLD	sim/frv/decode.c	4521;"	d	file:
FLD	sim/frv/decode.c	4529;"	d	file:
FLD	sim/frv/decode.c	4553;"	d	file:
FLD	sim/frv/decode.c	4561;"	d	file:
FLD	sim/frv/decode.c	4584;"	d	file:
FLD	sim/frv/decode.c	4592;"	d	file:
FLD	sim/frv/decode.c	4615;"	d	file:
FLD	sim/frv/decode.c	4623;"	d	file:
FLD	sim/frv/decode.c	4646;"	d	file:
FLD	sim/frv/decode.c	4654;"	d	file:
FLD	sim/frv/decode.c	4677;"	d	file:
FLD	sim/frv/decode.c	4685;"	d	file:
FLD	sim/frv/decode.c	4708;"	d	file:
FLD	sim/frv/decode.c	4716;"	d	file:
FLD	sim/frv/decode.c	4741;"	d	file:
FLD	sim/frv/decode.c	4749;"	d	file:
FLD	sim/frv/decode.c	4774;"	d	file:
FLD	sim/frv/decode.c	4782;"	d	file:
FLD	sim/frv/decode.c	4807;"	d	file:
FLD	sim/frv/decode.c	4815;"	d	file:
FLD	sim/frv/decode.c	4840;"	d	file:
FLD	sim/frv/decode.c	4848;"	d	file:
FLD	sim/frv/decode.c	4873;"	d	file:
FLD	sim/frv/decode.c	4881;"	d	file:
FLD	sim/frv/decode.c	4906;"	d	file:
FLD	sim/frv/decode.c	4914;"	d	file:
FLD	sim/frv/decode.c	4939;"	d	file:
FLD	sim/frv/decode.c	4947;"	d	file:
FLD	sim/frv/decode.c	4972;"	d	file:
FLD	sim/frv/decode.c	4980;"	d	file:
FLD	sim/frv/decode.c	5005;"	d	file:
FLD	sim/frv/decode.c	5013;"	d	file:
FLD	sim/frv/decode.c	5038;"	d	file:
FLD	sim/frv/decode.c	5046;"	d	file:
FLD	sim/frv/decode.c	5070;"	d	file:
FLD	sim/frv/decode.c	5078;"	d	file:
FLD	sim/frv/decode.c	5102;"	d	file:
FLD	sim/frv/decode.c	5110;"	d	file:
FLD	sim/frv/decode.c	5134;"	d	file:
FLD	sim/frv/decode.c	5142;"	d	file:
FLD	sim/frv/decode.c	5166;"	d	file:
FLD	sim/frv/decode.c	5174;"	d	file:
FLD	sim/frv/decode.c	5198;"	d	file:
FLD	sim/frv/decode.c	5206;"	d	file:
FLD	sim/frv/decode.c	5229;"	d	file:
FLD	sim/frv/decode.c	5237;"	d	file:
FLD	sim/frv/decode.c	5260;"	d	file:
FLD	sim/frv/decode.c	5268;"	d	file:
FLD	sim/frv/decode.c	5291;"	d	file:
FLD	sim/frv/decode.c	5299;"	d	file:
FLD	sim/frv/decode.c	5322;"	d	file:
FLD	sim/frv/decode.c	5330;"	d	file:
FLD	sim/frv/decode.c	5353;"	d	file:
FLD	sim/frv/decode.c	5361;"	d	file:
FLD	sim/frv/decode.c	5384;"	d	file:
FLD	sim/frv/decode.c	5392;"	d	file:
FLD	sim/frv/decode.c	5415;"	d	file:
FLD	sim/frv/decode.c	5423;"	d	file:
FLD	sim/frv/decode.c	5446;"	d	file:
FLD	sim/frv/decode.c	5454;"	d	file:
FLD	sim/frv/decode.c	5476;"	d	file:
FLD	sim/frv/decode.c	5484;"	d	file:
FLD	sim/frv/decode.c	5506;"	d	file:
FLD	sim/frv/decode.c	5514;"	d	file:
FLD	sim/frv/decode.c	5536;"	d	file:
FLD	sim/frv/decode.c	5544;"	d	file:
FLD	sim/frv/decode.c	5568;"	d	file:
FLD	sim/frv/decode.c	5576;"	d	file:
FLD	sim/frv/decode.c	5600;"	d	file:
FLD	sim/frv/decode.c	5608;"	d	file:
FLD	sim/frv/decode.c	5632;"	d	file:
FLD	sim/frv/decode.c	5640;"	d	file:
FLD	sim/frv/decode.c	5664;"	d	file:
FLD	sim/frv/decode.c	5672;"	d	file:
FLD	sim/frv/decode.c	5696;"	d	file:
FLD	sim/frv/decode.c	5704;"	d	file:
FLD	sim/frv/decode.c	5728;"	d	file:
FLD	sim/frv/decode.c	5736;"	d	file:
FLD	sim/frv/decode.c	5761;"	d	file:
FLD	sim/frv/decode.c	5769;"	d	file:
FLD	sim/frv/decode.c	5794;"	d	file:
FLD	sim/frv/decode.c	5802;"	d	file:
FLD	sim/frv/decode.c	5827;"	d	file:
FLD	sim/frv/decode.c	5835;"	d	file:
FLD	sim/frv/decode.c	5860;"	d	file:
FLD	sim/frv/decode.c	5868;"	d	file:
FLD	sim/frv/decode.c	5893;"	d	file:
FLD	sim/frv/decode.c	5901;"	d	file:
FLD	sim/frv/decode.c	5926;"	d	file:
FLD	sim/frv/decode.c	5934;"	d	file:
FLD	sim/frv/decode.c	5958;"	d	file:
FLD	sim/frv/decode.c	5966;"	d	file:
FLD	sim/frv/decode.c	5997;"	d	file:
FLD	sim/frv/decode.c	6005;"	d	file:
FLD	sim/frv/decode.c	6036;"	d	file:
FLD	sim/frv/decode.c	6044;"	d	file:
FLD	sim/frv/decode.c	6075;"	d	file:
FLD	sim/frv/decode.c	6083;"	d	file:
FLD	sim/frv/decode.c	6114;"	d	file:
FLD	sim/frv/decode.c	6122;"	d	file:
FLD	sim/frv/decode.c	6152;"	d	file:
FLD	sim/frv/decode.c	6160;"	d	file:
FLD	sim/frv/decode.c	6192;"	d	file:
FLD	sim/frv/decode.c	6200;"	d	file:
FLD	sim/frv/decode.c	6232;"	d	file:
FLD	sim/frv/decode.c	6240;"	d	file:
FLD	sim/frv/decode.c	6272;"	d	file:
FLD	sim/frv/decode.c	6280;"	d	file:
FLD	sim/frv/decode.c	6312;"	d	file:
FLD	sim/frv/decode.c	6320;"	d	file:
FLD	sim/frv/decode.c	6351;"	d	file:
FLD	sim/frv/decode.c	6359;"	d	file:
FLD	sim/frv/decode.c	6390;"	d	file:
FLD	sim/frv/decode.c	6398;"	d	file:
FLD	sim/frv/decode.c	6429;"	d	file:
FLD	sim/frv/decode.c	6437;"	d	file:
FLD	sim/frv/decode.c	6468;"	d	file:
FLD	sim/frv/decode.c	6476;"	d	file:
FLD	sim/frv/decode.c	6507;"	d	file:
FLD	sim/frv/decode.c	6515;"	d	file:
FLD	sim/frv/decode.c	6547;"	d	file:
FLD	sim/frv/decode.c	6555;"	d	file:
FLD	sim/frv/decode.c	6587;"	d	file:
FLD	sim/frv/decode.c	6595;"	d	file:
FLD	sim/frv/decode.c	6627;"	d	file:
FLD	sim/frv/decode.c	6635;"	d	file:
FLD	sim/frv/decode.c	6667;"	d	file:
FLD	sim/frv/decode.c	6675;"	d	file:
FLD	sim/frv/decode.c	6698;"	d	file:
FLD	sim/frv/decode.c	6706;"	d	file:
FLD	sim/frv/decode.c	6729;"	d	file:
FLD	sim/frv/decode.c	6737;"	d	file:
FLD	sim/frv/decode.c	6760;"	d	file:
FLD	sim/frv/decode.c	6768;"	d	file:
FLD	sim/frv/decode.c	6791;"	d	file:
FLD	sim/frv/decode.c	6799;"	d	file:
FLD	sim/frv/decode.c	6824;"	d	file:
FLD	sim/frv/decode.c	6832;"	d	file:
FLD	sim/frv/decode.c	6856;"	d	file:
FLD	sim/frv/decode.c	6864;"	d	file:
FLD	sim/frv/decode.c	6896;"	d	file:
FLD	sim/frv/decode.c	6904;"	d	file:
FLD	sim/frv/decode.c	6924;"	d	file:
FLD	sim/frv/decode.c	6932;"	d	file:
FLD	sim/frv/decode.c	6952;"	d	file:
FLD	sim/frv/decode.c	6960;"	d	file:
FLD	sim/frv/decode.c	6982;"	d	file:
FLD	sim/frv/decode.c	6990;"	d	file:
FLD	sim/frv/decode.c	7012;"	d	file:
FLD	sim/frv/decode.c	7020;"	d	file:
FLD	sim/frv/decode.c	7046;"	d	file:
FLD	sim/frv/decode.c	7054;"	d	file:
FLD	sim/frv/decode.c	7080;"	d	file:
FLD	sim/frv/decode.c	7088;"	d	file:
FLD	sim/frv/decode.c	7115;"	d	file:
FLD	sim/frv/decode.c	7123;"	d	file:
FLD	sim/frv/decode.c	7150;"	d	file:
FLD	sim/frv/decode.c	7158;"	d	file:
FLD	sim/frv/decode.c	7187;"	d	file:
FLD	sim/frv/decode.c	7195;"	d	file:
FLD	sim/frv/decode.c	7224;"	d	file:
FLD	sim/frv/decode.c	7232;"	d	file:
FLD	sim/frv/decode.c	7258;"	d	file:
FLD	sim/frv/decode.c	7266;"	d	file:
FLD	sim/frv/decode.c	7292;"	d	file:
FLD	sim/frv/decode.c	7300;"	d	file:
FLD	sim/frv/decode.c	7318;"	d	file:
FLD	sim/frv/decode.c	7326;"	d	file:
FLD	sim/frv/decode.c	7338;"	d	file:
FLD	sim/frv/decode.c	7346;"	d	file:
FLD	sim/frv/decode.c	7368;"	d	file:
FLD	sim/frv/decode.c	7376;"	d	file:
FLD	sim/frv/decode.c	7394;"	d	file:
FLD	sim/frv/decode.c	7402;"	d	file:
FLD	sim/frv/decode.c	7414;"	d	file:
FLD	sim/frv/decode.c	7422;"	d	file:
FLD	sim/frv/decode.c	7444;"	d	file:
FLD	sim/frv/decode.c	7452;"	d	file:
FLD	sim/frv/decode.c	7473;"	d	file:
FLD	sim/frv/decode.c	7481;"	d	file:
FLD	sim/frv/decode.c	7497;"	d	file:
FLD	sim/frv/decode.c	7505;"	d	file:
FLD	sim/frv/decode.c	7521;"	d	file:
FLD	sim/frv/decode.c	7529;"	d	file:
FLD	sim/frv/decode.c	7549;"	d	file:
FLD	sim/frv/decode.c	7557;"	d	file:
FLD	sim/frv/decode.c	7573;"	d	file:
FLD	sim/frv/decode.c	7581;"	d	file:
FLD	sim/frv/decode.c	7597;"	d	file:
FLD	sim/frv/decode.c	7605;"	d	file:
FLD	sim/frv/decode.c	7625;"	d	file:
FLD	sim/frv/decode.c	7633;"	d	file:
FLD	sim/frv/decode.c	7654;"	d	file:
FLD	sim/frv/decode.c	7662;"	d	file:
FLD	sim/frv/decode.c	7680;"	d	file:
FLD	sim/frv/decode.c	7688;"	d	file:
FLD	sim/frv/decode.c	7713;"	d	file:
FLD	sim/frv/decode.c	7721;"	d	file:
FLD	sim/frv/decode.c	7742;"	d	file:
FLD	sim/frv/decode.c	7750;"	d	file:
FLD	sim/frv/decode.c	7768;"	d	file:
FLD	sim/frv/decode.c	7776;"	d	file:
FLD	sim/frv/decode.c	7801;"	d	file:
FLD	sim/frv/decode.c	7809;"	d	file:
FLD	sim/frv/decode.c	7832;"	d	file:
FLD	sim/frv/decode.c	7840;"	d	file:
FLD	sim/frv/decode.c	7863;"	d	file:
FLD	sim/frv/decode.c	7871;"	d	file:
FLD	sim/frv/decode.c	7893;"	d	file:
FLD	sim/frv/decode.c	7901;"	d	file:
FLD	sim/frv/decode.c	7923;"	d	file:
FLD	sim/frv/decode.c	7931;"	d	file:
FLD	sim/frv/decode.c	7952;"	d	file:
FLD	sim/frv/decode.c	7960;"	d	file:
FLD	sim/frv/decode.c	7975;"	d	file:
FLD	sim/frv/decode.c	7982;"	d	file:
FLD	sim/frv/decode.c	7988;"	d	file:
FLD	sim/frv/decode.c	7996;"	d	file:
FLD	sim/frv/decode.c	8021;"	d	file:
FLD	sim/frv/decode.c	8029;"	d	file:
FLD	sim/frv/decode.c	8058;"	d	file:
FLD	sim/frv/decode.c	8066;"	d	file:
FLD	sim/frv/decode.c	8091;"	d	file:
FLD	sim/frv/decode.c	8099;"	d	file:
FLD	sim/frv/decode.c	8128;"	d	file:
FLD	sim/frv/decode.c	8136;"	d	file:
FLD	sim/frv/decode.c	8160;"	d	file:
FLD	sim/frv/decode.c	8168;"	d	file:
FLD	sim/frv/decode.c	8196;"	d	file:
FLD	sim/frv/decode.c	8204;"	d	file:
FLD	sim/frv/decode.c	8228;"	d	file:
FLD	sim/frv/decode.c	8236;"	d	file:
FLD	sim/frv/decode.c	8264;"	d	file:
FLD	sim/frv/decode.c	8271;"	d	file:
FLD	sim/frv/decode.c	8284;"	d	file:
FLD	sim/frv/decode.c	8292;"	d	file:
FLD	sim/frv/decode.c	8316;"	d	file:
FLD	sim/frv/decode.c	8324;"	d	file:
FLD	sim/frv/decode.c	8344;"	d	file:
FLD	sim/frv/decode.c	8352;"	d	file:
FLD	sim/frv/decode.c	8368;"	d	file:
FLD	sim/frv/decode.c	8376;"	d	file:
FLD	sim/frv/decode.c	8396;"	d	file:
FLD	sim/frv/decode.c	8404;"	d	file:
FLD	sim/frv/decode.c	8420;"	d	file:
FLD	sim/frv/decode.c	8428;"	d	file:
FLD	sim/frv/decode.c	8448;"	d	file:
FLD	sim/frv/decode.c	8456;"	d	file:
FLD	sim/frv/decode.c	8479;"	d	file:
FLD	sim/frv/decode.c	8487;"	d	file:
FLD	sim/frv/decode.c	8514;"	d	file:
FLD	sim/frv/decode.c	8522;"	d	file:
FLD	sim/frv/decode.c	8545;"	d	file:
FLD	sim/frv/decode.c	8553;"	d	file:
FLD	sim/frv/decode.c	8580;"	d	file:
FLD	sim/frv/decode.c	8588;"	d	file:
FLD	sim/frv/decode.c	8618;"	d	file:
FLD	sim/frv/decode.c	8626;"	d	file:
FLD	sim/frv/decode.c	8656;"	d	file:
FLD	sim/frv/decode.c	8664;"	d	file:
FLD	sim/frv/decode.c	8684;"	d	file:
FLD	sim/frv/decode.c	8692;"	d	file:
FLD	sim/frv/decode.c	8715;"	d	file:
FLD	sim/frv/decode.c	8723;"	d	file:
FLD	sim/frv/decode.c	8746;"	d	file:
FLD	sim/frv/decode.c	8754;"	d	file:
FLD	sim/frv/decode.c	8770;"	d	file:
FLD	sim/frv/decode.c	8778;"	d	file:
FLD	sim/frv/decode.c	8794;"	d	file:
FLD	sim/frv/decode.c	8802;"	d	file:
FLD	sim/frv/decode.c	8818;"	d	file:
FLD	sim/frv/decode.c	8826;"	d	file:
FLD	sim/frv/decode.c	8835;"	d	file:
FLD	sim/frv/decode.c	8843;"	d	file:
FLD	sim/frv/decode.c	8852;"	d	file:
FLD	sim/frv/decode.c	8860;"	d	file:
FLD	sim/frv/decode.c	8880;"	d	file:
FLD	sim/frv/decode.c	8888;"	d	file:
FLD	sim/frv/decode.c	8908;"	d	file:
FLD	sim/frv/decode.c	8916;"	d	file:
FLD	sim/frv/decode.c	8936;"	d	file:
FLD	sim/frv/decode.c	8944;"	d	file:
FLD	sim/frv/decode.c	8964;"	d	file:
FLD	sim/frv/decode.c	8972;"	d	file:
FLD	sim/frv/decode.c	8994;"	d	file:
FLD	sim/frv/decode.c	9002;"	d	file:
FLD	sim/frv/decode.c	9024;"	d	file:
FLD	sim/frv/decode.c	9032;"	d	file:
FLD	sim/frv/decode.c	9059;"	d	file:
FLD	sim/frv/decode.c	9067;"	d	file:
FLD	sim/frv/decode.c	9094;"	d	file:
FLD	sim/frv/decode.c	9102;"	d	file:
FLD	sim/frv/decode.c	9122;"	d	file:
FLD	sim/frv/decode.c	9130;"	d	file:
FLD	sim/frv/decode.c	9150;"	d	file:
FLD	sim/frv/decode.c	9158;"	d	file:
FLD	sim/frv/decode.c	9178;"	d	file:
FLD	sim/frv/decode.c	9186;"	d	file:
FLD	sim/frv/decode.c	9206;"	d	file:
FLD	sim/frv/decode.c	9214;"	d	file:
FLD	sim/frv/decode.c	9236;"	d	file:
FLD	sim/frv/decode.c	9244;"	d	file:
FLD	sim/frv/decode.c	9271;"	d	file:
FLD	sim/frv/decode.c	9279;"	d	file:
FLD	sim/frv/decode.c	9299;"	d	file:
FLD	sim/frv/decode.c	9307;"	d	file:
FLD	sim/frv/decode.c	9331;"	d	file:
FLD	sim/frv/decode.c	9339;"	d	file:
FLD	sim/frv/decode.c	9363;"	d	file:
FLD	sim/frv/decode.c	9371;"	d	file:
FLD	sim/frv/decode.c	9402;"	d	file:
FLD	sim/frv/decode.c	9410;"	d	file:
FLD	sim/frv/decode.c	9434;"	d	file:
FLD	sim/frv/decode.c	9442;"	d	file:
FLD	sim/frv/decode.c	9466;"	d	file:
FLD	sim/frv/decode.c	9474;"	d	file:
FLD	sim/frv/decode.c	9498;"	d	file:
FLD	sim/frv/decode.c	9506;"	d	file:
FLD	sim/frv/decode.c	9537;"	d	file:
FLD	sim/frv/decode.c	9545;"	d	file:
FLD	sim/frv/decode.c	9572;"	d	file:
FLD	sim/frv/decode.c	9580;"	d	file:
FLD	sim/frv/decode.c	9605;"	d	file:
FLD	sim/frv/decode.c	9613;"	d	file:
FLD	sim/frv/decode.c	9638;"	d	file:
FLD	sim/frv/decode.c	9646;"	d	file:
FLD	sim/frv/decode.c	9675;"	d	file:
FLD	sim/frv/decode.c	9683;"	d	file:
FLD	sim/frv/decode.c	9715;"	d	file:
FLD	sim/frv/decode.c	9723;"	d	file:
FLD	sim/frv/decode.c	9748;"	d	file:
FLD	sim/frv/decode.c	9756;"	d	file:
FLD	sim/frv/decode.c	9783;"	d	file:
FLD	sim/frv/decode.c	9791;"	d	file:
FLD	sim/frv/decode.c	9824;"	d	file:
FLD	sim/frv/decode.c	9832;"	d	file:
FLD	sim/frv/decode.c	9866;"	d	file:
FLD	sim/frv/decode.c	9874;"	d	file:
FLD	sim/frv/decode.c	9904;"	d	file:
FLD	sim/frv/decode.c	9912;"	d	file:
FLD	sim/frv/decode.c	9937;"	d	file:
FLD	sim/frv/decode.c	9945;"	d	file:
FLD	sim/frv/decode.c	9970;"	d	file:
FLD	sim/frv/decode.c	9978;"	d	file:
FLD	sim/frv/model.c	100005;"	d	file:
FLD	sim/frv/model.c	100011;"	d	file:
FLD	sim/frv/model.c	10001;"	d	file:
FLD	sim/frv/model.c	100021;"	d	file:
FLD	sim/frv/model.c	100027;"	d	file:
FLD	sim/frv/model.c	100037;"	d	file:
FLD	sim/frv/model.c	100043;"	d	file:
FLD	sim/frv/model.c	100053;"	d	file:
FLD	sim/frv/model.c	100059;"	d	file:
FLD	sim/frv/model.c	100069;"	d	file:
FLD	sim/frv/model.c	100075;"	d	file:
FLD	sim/frv/model.c	10007;"	d	file:
FLD	sim/frv/model.c	100085;"	d	file:
FLD	sim/frv/model.c	100091;"	d	file:
FLD	sim/frv/model.c	100101;"	d	file:
FLD	sim/frv/model.c	100107;"	d	file:
FLD	sim/frv/model.c	100117;"	d	file:
FLD	sim/frv/model.c	100123;"	d	file:
FLD	sim/frv/model.c	100133;"	d	file:
FLD	sim/frv/model.c	100139;"	d	file:
FLD	sim/frv/model.c	100149;"	d	file:
FLD	sim/frv/model.c	100155;"	d	file:
FLD	sim/frv/model.c	100165;"	d	file:
FLD	sim/frv/model.c	100171;"	d	file:
FLD	sim/frv/model.c	10017;"	d	file:
FLD	sim/frv/model.c	100181;"	d	file:
FLD	sim/frv/model.c	100187;"	d	file:
FLD	sim/frv/model.c	100197;"	d	file:
FLD	sim/frv/model.c	100203;"	d	file:
FLD	sim/frv/model.c	100213;"	d	file:
FLD	sim/frv/model.c	100219;"	d	file:
FLD	sim/frv/model.c	100229;"	d	file:
FLD	sim/frv/model.c	100235;"	d	file:
FLD	sim/frv/model.c	10023;"	d	file:
FLD	sim/frv/model.c	100245;"	d	file:
FLD	sim/frv/model.c	100251;"	d	file:
FLD	sim/frv/model.c	100261;"	d	file:
FLD	sim/frv/model.c	100267;"	d	file:
FLD	sim/frv/model.c	100277;"	d	file:
FLD	sim/frv/model.c	100283;"	d	file:
FLD	sim/frv/model.c	100293;"	d	file:
FLD	sim/frv/model.c	100299;"	d	file:
FLD	sim/frv/model.c	100309;"	d	file:
FLD	sim/frv/model.c	100315;"	d	file:
FLD	sim/frv/model.c	100325;"	d	file:
FLD	sim/frv/model.c	100331;"	d	file:
FLD	sim/frv/model.c	10033;"	d	file:
FLD	sim/frv/model.c	100341;"	d	file:
FLD	sim/frv/model.c	100347;"	d	file:
FLD	sim/frv/model.c	100357;"	d	file:
FLD	sim/frv/model.c	100363;"	d	file:
FLD	sim/frv/model.c	100373;"	d	file:
FLD	sim/frv/model.c	100379;"	d	file:
FLD	sim/frv/model.c	100389;"	d	file:
FLD	sim/frv/model.c	100395;"	d	file:
FLD	sim/frv/model.c	10039;"	d	file:
FLD	sim/frv/model.c	100405;"	d	file:
FLD	sim/frv/model.c	100411;"	d	file:
FLD	sim/frv/model.c	100421;"	d	file:
FLD	sim/frv/model.c	100427;"	d	file:
FLD	sim/frv/model.c	100437;"	d	file:
FLD	sim/frv/model.c	100443;"	d	file:
FLD	sim/frv/model.c	100453;"	d	file:
FLD	sim/frv/model.c	100459;"	d	file:
FLD	sim/frv/model.c	100469;"	d	file:
FLD	sim/frv/model.c	100475;"	d	file:
FLD	sim/frv/model.c	100485;"	d	file:
FLD	sim/frv/model.c	100491;"	d	file:
FLD	sim/frv/model.c	10049;"	d	file:
FLD	sim/frv/model.c	100501;"	d	file:
FLD	sim/frv/model.c	100507;"	d	file:
FLD	sim/frv/model.c	100517;"	d	file:
FLD	sim/frv/model.c	100523;"	d	file:
FLD	sim/frv/model.c	100533;"	d	file:
FLD	sim/frv/model.c	100539;"	d	file:
FLD	sim/frv/model.c	100549;"	d	file:
FLD	sim/frv/model.c	100555;"	d	file:
FLD	sim/frv/model.c	10055;"	d	file:
FLD	sim/frv/model.c	100565;"	d	file:
FLD	sim/frv/model.c	100571;"	d	file:
FLD	sim/frv/model.c	100581;"	d	file:
FLD	sim/frv/model.c	100587;"	d	file:
FLD	sim/frv/model.c	100597;"	d	file:
FLD	sim/frv/model.c	100603;"	d	file:
FLD	sim/frv/model.c	100613;"	d	file:
FLD	sim/frv/model.c	100619;"	d	file:
FLD	sim/frv/model.c	100629;"	d	file:
FLD	sim/frv/model.c	100635;"	d	file:
FLD	sim/frv/model.c	100645;"	d	file:
FLD	sim/frv/model.c	100651;"	d	file:
FLD	sim/frv/model.c	10065;"	d	file:
FLD	sim/frv/model.c	100661;"	d	file:
FLD	sim/frv/model.c	100667;"	d	file:
FLD	sim/frv/model.c	100677;"	d	file:
FLD	sim/frv/model.c	100683;"	d	file:
FLD	sim/frv/model.c	100693;"	d	file:
FLD	sim/frv/model.c	100699;"	d	file:
FLD	sim/frv/model.c	100709;"	d	file:
FLD	sim/frv/model.c	100715;"	d	file:
FLD	sim/frv/model.c	10071;"	d	file:
FLD	sim/frv/model.c	100725;"	d	file:
FLD	sim/frv/model.c	100731;"	d	file:
FLD	sim/frv/model.c	100741;"	d	file:
FLD	sim/frv/model.c	100747;"	d	file:
FLD	sim/frv/model.c	100757;"	d	file:
FLD	sim/frv/model.c	100763;"	d	file:
FLD	sim/frv/model.c	100773;"	d	file:
FLD	sim/frv/model.c	100779;"	d	file:
FLD	sim/frv/model.c	100789;"	d	file:
FLD	sim/frv/model.c	100795;"	d	file:
FLD	sim/frv/model.c	100805;"	d	file:
FLD	sim/frv/model.c	100811;"	d	file:
FLD	sim/frv/model.c	10081;"	d	file:
FLD	sim/frv/model.c	100821;"	d	file:
FLD	sim/frv/model.c	100827;"	d	file:
FLD	sim/frv/model.c	100837;"	d	file:
FLD	sim/frv/model.c	100843;"	d	file:
FLD	sim/frv/model.c	100853;"	d	file:
FLD	sim/frv/model.c	100859;"	d	file:
FLD	sim/frv/model.c	100869;"	d	file:
FLD	sim/frv/model.c	100875;"	d	file:
FLD	sim/frv/model.c	10087;"	d	file:
FLD	sim/frv/model.c	100885;"	d	file:
FLD	sim/frv/model.c	100891;"	d	file:
FLD	sim/frv/model.c	100901;"	d	file:
FLD	sim/frv/model.c	100907;"	d	file:
FLD	sim/frv/model.c	100917;"	d	file:
FLD	sim/frv/model.c	100923;"	d	file:
FLD	sim/frv/model.c	100933;"	d	file:
FLD	sim/frv/model.c	100939;"	d	file:
FLD	sim/frv/model.c	100949;"	d	file:
FLD	sim/frv/model.c	100955;"	d	file:
FLD	sim/frv/model.c	100965;"	d	file:
FLD	sim/frv/model.c	100971;"	d	file:
FLD	sim/frv/model.c	10097;"	d	file:
FLD	sim/frv/model.c	100981;"	d	file:
FLD	sim/frv/model.c	100987;"	d	file:
FLD	sim/frv/model.c	100997;"	d	file:
FLD	sim/frv/model.c	1009;"	d	file:
FLD	sim/frv/model.c	101003;"	d	file:
FLD	sim/frv/model.c	101013;"	d	file:
FLD	sim/frv/model.c	101019;"	d	file:
FLD	sim/frv/model.c	101029;"	d	file:
FLD	sim/frv/model.c	101035;"	d	file:
FLD	sim/frv/model.c	10103;"	d	file:
FLD	sim/frv/model.c	101045;"	d	file:
FLD	sim/frv/model.c	101051;"	d	file:
FLD	sim/frv/model.c	101061;"	d	file:
FLD	sim/frv/model.c	101067;"	d	file:
FLD	sim/frv/model.c	101077;"	d	file:
FLD	sim/frv/model.c	101083;"	d	file:
FLD	sim/frv/model.c	101093;"	d	file:
FLD	sim/frv/model.c	101099;"	d	file:
FLD	sim/frv/model.c	101109;"	d	file:
FLD	sim/frv/model.c	101115;"	d	file:
FLD	sim/frv/model.c	101125;"	d	file:
FLD	sim/frv/model.c	101131;"	d	file:
FLD	sim/frv/model.c	10113;"	d	file:
FLD	sim/frv/model.c	101141;"	d	file:
FLD	sim/frv/model.c	101147;"	d	file:
FLD	sim/frv/model.c	101157;"	d	file:
FLD	sim/frv/model.c	101163;"	d	file:
FLD	sim/frv/model.c	101173;"	d	file:
FLD	sim/frv/model.c	101179;"	d	file:
FLD	sim/frv/model.c	101189;"	d	file:
FLD	sim/frv/model.c	101195;"	d	file:
FLD	sim/frv/model.c	10119;"	d	file:
FLD	sim/frv/model.c	101205;"	d	file:
FLD	sim/frv/model.c	101211;"	d	file:
FLD	sim/frv/model.c	101221;"	d	file:
FLD	sim/frv/model.c	101227;"	d	file:
FLD	sim/frv/model.c	101237;"	d	file:
FLD	sim/frv/model.c	101243;"	d	file:
FLD	sim/frv/model.c	101253;"	d	file:
FLD	sim/frv/model.c	101259;"	d	file:
FLD	sim/frv/model.c	101269;"	d	file:
FLD	sim/frv/model.c	101275;"	d	file:
FLD	sim/frv/model.c	101285;"	d	file:
FLD	sim/frv/model.c	101291;"	d	file:
FLD	sim/frv/model.c	10129;"	d	file:
FLD	sim/frv/model.c	101301;"	d	file:
FLD	sim/frv/model.c	101307;"	d	file:
FLD	sim/frv/model.c	101317;"	d	file:
FLD	sim/frv/model.c	101323;"	d	file:
FLD	sim/frv/model.c	101333;"	d	file:
FLD	sim/frv/model.c	101339;"	d	file:
FLD	sim/frv/model.c	101349;"	d	file:
FLD	sim/frv/model.c	101355;"	d	file:
FLD	sim/frv/model.c	10135;"	d	file:
FLD	sim/frv/model.c	101365;"	d	file:
FLD	sim/frv/model.c	101371;"	d	file:
FLD	sim/frv/model.c	101381;"	d	file:
FLD	sim/frv/model.c	101387;"	d	file:
FLD	sim/frv/model.c	101397;"	d	file:
FLD	sim/frv/model.c	101403;"	d	file:
FLD	sim/frv/model.c	101413;"	d	file:
FLD	sim/frv/model.c	101419;"	d	file:
FLD	sim/frv/model.c	101429;"	d	file:
FLD	sim/frv/model.c	101435;"	d	file:
FLD	sim/frv/model.c	101445;"	d	file:
FLD	sim/frv/model.c	101451;"	d	file:
FLD	sim/frv/model.c	10145;"	d	file:
FLD	sim/frv/model.c	101461;"	d	file:
FLD	sim/frv/model.c	101467;"	d	file:
FLD	sim/frv/model.c	101477;"	d	file:
FLD	sim/frv/model.c	101483;"	d	file:
FLD	sim/frv/model.c	101493;"	d	file:
FLD	sim/frv/model.c	101499;"	d	file:
FLD	sim/frv/model.c	101509;"	d	file:
FLD	sim/frv/model.c	101515;"	d	file:
FLD	sim/frv/model.c	10151;"	d	file:
FLD	sim/frv/model.c	101525;"	d	file:
FLD	sim/frv/model.c	101531;"	d	file:
FLD	sim/frv/model.c	101541;"	d	file:
FLD	sim/frv/model.c	101547;"	d	file:
FLD	sim/frv/model.c	101557;"	d	file:
FLD	sim/frv/model.c	101563;"	d	file:
FLD	sim/frv/model.c	101573;"	d	file:
FLD	sim/frv/model.c	101579;"	d	file:
FLD	sim/frv/model.c	101589;"	d	file:
FLD	sim/frv/model.c	101595;"	d	file:
FLD	sim/frv/model.c	1015;"	d	file:
FLD	sim/frv/model.c	101605;"	d	file:
FLD	sim/frv/model.c	101611;"	d	file:
FLD	sim/frv/model.c	10161;"	d	file:
FLD	sim/frv/model.c	101621;"	d	file:
FLD	sim/frv/model.c	101627;"	d	file:
FLD	sim/frv/model.c	101637;"	d	file:
FLD	sim/frv/model.c	101643;"	d	file:
FLD	sim/frv/model.c	101653;"	d	file:
FLD	sim/frv/model.c	101659;"	d	file:
FLD	sim/frv/model.c	101669;"	d	file:
FLD	sim/frv/model.c	101675;"	d	file:
FLD	sim/frv/model.c	10167;"	d	file:
FLD	sim/frv/model.c	101685;"	d	file:
FLD	sim/frv/model.c	101691;"	d	file:
FLD	sim/frv/model.c	101701;"	d	file:
FLD	sim/frv/model.c	101707;"	d	file:
FLD	sim/frv/model.c	101717;"	d	file:
FLD	sim/frv/model.c	101723;"	d	file:
FLD	sim/frv/model.c	101733;"	d	file:
FLD	sim/frv/model.c	101739;"	d	file:
FLD	sim/frv/model.c	101749;"	d	file:
FLD	sim/frv/model.c	101755;"	d	file:
FLD	sim/frv/model.c	101765;"	d	file:
FLD	sim/frv/model.c	101771;"	d	file:
FLD	sim/frv/model.c	10177;"	d	file:
FLD	sim/frv/model.c	101781;"	d	file:
FLD	sim/frv/model.c	101787;"	d	file:
FLD	sim/frv/model.c	101797;"	d	file:
FLD	sim/frv/model.c	101803;"	d	file:
FLD	sim/frv/model.c	101813;"	d	file:
FLD	sim/frv/model.c	101819;"	d	file:
FLD	sim/frv/model.c	101829;"	d	file:
FLD	sim/frv/model.c	101835;"	d	file:
FLD	sim/frv/model.c	10183;"	d	file:
FLD	sim/frv/model.c	101845;"	d	file:
FLD	sim/frv/model.c	101851;"	d	file:
FLD	sim/frv/model.c	101861;"	d	file:
FLD	sim/frv/model.c	101867;"	d	file:
FLD	sim/frv/model.c	101877;"	d	file:
FLD	sim/frv/model.c	101883;"	d	file:
FLD	sim/frv/model.c	101893;"	d	file:
FLD	sim/frv/model.c	101899;"	d	file:
FLD	sim/frv/model.c	101909;"	d	file:
FLD	sim/frv/model.c	101915;"	d	file:
FLD	sim/frv/model.c	101925;"	d	file:
FLD	sim/frv/model.c	101931;"	d	file:
FLD	sim/frv/model.c	10193;"	d	file:
FLD	sim/frv/model.c	101941;"	d	file:
FLD	sim/frv/model.c	101947;"	d	file:
FLD	sim/frv/model.c	101957;"	d	file:
FLD	sim/frv/model.c	101963;"	d	file:
FLD	sim/frv/model.c	101973;"	d	file:
FLD	sim/frv/model.c	101979;"	d	file:
FLD	sim/frv/model.c	101989;"	d	file:
FLD	sim/frv/model.c	101995;"	d	file:
FLD	sim/frv/model.c	10199;"	d	file:
FLD	sim/frv/model.c	102005;"	d	file:
FLD	sim/frv/model.c	102011;"	d	file:
FLD	sim/frv/model.c	102021;"	d	file:
FLD	sim/frv/model.c	10209;"	d	file:
FLD	sim/frv/model.c	10215;"	d	file:
FLD	sim/frv/model.c	10225;"	d	file:
FLD	sim/frv/model.c	10231;"	d	file:
FLD	sim/frv/model.c	10241;"	d	file:
FLD	sim/frv/model.c	10247;"	d	file:
FLD	sim/frv/model.c	10257;"	d	file:
FLD	sim/frv/model.c	1025;"	d	file:
FLD	sim/frv/model.c	10263;"	d	file:
FLD	sim/frv/model.c	10273;"	d	file:
FLD	sim/frv/model.c	10279;"	d	file:
FLD	sim/frv/model.c	10289;"	d	file:
FLD	sim/frv/model.c	10295;"	d	file:
FLD	sim/frv/model.c	10305;"	d	file:
FLD	sim/frv/model.c	10311;"	d	file:
FLD	sim/frv/model.c	1031;"	d	file:
FLD	sim/frv/model.c	10321;"	d	file:
FLD	sim/frv/model.c	10327;"	d	file:
FLD	sim/frv/model.c	10337;"	d	file:
FLD	sim/frv/model.c	10343;"	d	file:
FLD	sim/frv/model.c	10353;"	d	file:
FLD	sim/frv/model.c	10359;"	d	file:
FLD	sim/frv/model.c	10369;"	d	file:
FLD	sim/frv/model.c	10375;"	d	file:
FLD	sim/frv/model.c	10385;"	d	file:
FLD	sim/frv/model.c	10391;"	d	file:
FLD	sim/frv/model.c	103;"	d	file:
FLD	sim/frv/model.c	10401;"	d	file:
FLD	sim/frv/model.c	10407;"	d	file:
FLD	sim/frv/model.c	10417;"	d	file:
FLD	sim/frv/model.c	1041;"	d	file:
FLD	sim/frv/model.c	10423;"	d	file:
FLD	sim/frv/model.c	10433;"	d	file:
FLD	sim/frv/model.c	10439;"	d	file:
FLD	sim/frv/model.c	10449;"	d	file:
FLD	sim/frv/model.c	10455;"	d	file:
FLD	sim/frv/model.c	10465;"	d	file:
FLD	sim/frv/model.c	10471;"	d	file:
FLD	sim/frv/model.c	1047;"	d	file:
FLD	sim/frv/model.c	10481;"	d	file:
FLD	sim/frv/model.c	10487;"	d	file:
FLD	sim/frv/model.c	10497;"	d	file:
FLD	sim/frv/model.c	10503;"	d	file:
FLD	sim/frv/model.c	10513;"	d	file:
FLD	sim/frv/model.c	10519;"	d	file:
FLD	sim/frv/model.c	10529;"	d	file:
FLD	sim/frv/model.c	10535;"	d	file:
FLD	sim/frv/model.c	10545;"	d	file:
FLD	sim/frv/model.c	10551;"	d	file:
FLD	sim/frv/model.c	10561;"	d	file:
FLD	sim/frv/model.c	10567;"	d	file:
FLD	sim/frv/model.c	10577;"	d	file:
FLD	sim/frv/model.c	1057;"	d	file:
FLD	sim/frv/model.c	10583;"	d	file:
FLD	sim/frv/model.c	10593;"	d	file:
FLD	sim/frv/model.c	10599;"	d	file:
FLD	sim/frv/model.c	10609;"	d	file:
FLD	sim/frv/model.c	10615;"	d	file:
FLD	sim/frv/model.c	10625;"	d	file:
FLD	sim/frv/model.c	10631;"	d	file:
FLD	sim/frv/model.c	1063;"	d	file:
FLD	sim/frv/model.c	10641;"	d	file:
FLD	sim/frv/model.c	10647;"	d	file:
FLD	sim/frv/model.c	10657;"	d	file:
FLD	sim/frv/model.c	10663;"	d	file:
FLD	sim/frv/model.c	10673;"	d	file:
FLD	sim/frv/model.c	10679;"	d	file:
FLD	sim/frv/model.c	10689;"	d	file:
FLD	sim/frv/model.c	10695;"	d	file:
FLD	sim/frv/model.c	10705;"	d	file:
FLD	sim/frv/model.c	10711;"	d	file:
FLD	sim/frv/model.c	10721;"	d	file:
FLD	sim/frv/model.c	10727;"	d	file:
FLD	sim/frv/model.c	10737;"	d	file:
FLD	sim/frv/model.c	1073;"	d	file:
FLD	sim/frv/model.c	10743;"	d	file:
FLD	sim/frv/model.c	10753;"	d	file:
FLD	sim/frv/model.c	10759;"	d	file:
FLD	sim/frv/model.c	10769;"	d	file:
FLD	sim/frv/model.c	10775;"	d	file:
FLD	sim/frv/model.c	10785;"	d	file:
FLD	sim/frv/model.c	10791;"	d	file:
FLD	sim/frv/model.c	1079;"	d	file:
FLD	sim/frv/model.c	10801;"	d	file:
FLD	sim/frv/model.c	10807;"	d	file:
FLD	sim/frv/model.c	10817;"	d	file:
FLD	sim/frv/model.c	10823;"	d	file:
FLD	sim/frv/model.c	10833;"	d	file:
FLD	sim/frv/model.c	10839;"	d	file:
FLD	sim/frv/model.c	10849;"	d	file:
FLD	sim/frv/model.c	10855;"	d	file:
FLD	sim/frv/model.c	10865;"	d	file:
FLD	sim/frv/model.c	10871;"	d	file:
FLD	sim/frv/model.c	10881;"	d	file:
FLD	sim/frv/model.c	10887;"	d	file:
FLD	sim/frv/model.c	10897;"	d	file:
FLD	sim/frv/model.c	1089;"	d	file:
FLD	sim/frv/model.c	10903;"	d	file:
FLD	sim/frv/model.c	10913;"	d	file:
FLD	sim/frv/model.c	10919;"	d	file:
FLD	sim/frv/model.c	10929;"	d	file:
FLD	sim/frv/model.c	10935;"	d	file:
FLD	sim/frv/model.c	10945;"	d	file:
FLD	sim/frv/model.c	10951;"	d	file:
FLD	sim/frv/model.c	1095;"	d	file:
FLD	sim/frv/model.c	10961;"	d	file:
FLD	sim/frv/model.c	10967;"	d	file:
FLD	sim/frv/model.c	10977;"	d	file:
FLD	sim/frv/model.c	10983;"	d	file:
FLD	sim/frv/model.c	10993;"	d	file:
FLD	sim/frv/model.c	10999;"	d	file:
FLD	sim/frv/model.c	11009;"	d	file:
FLD	sim/frv/model.c	11015;"	d	file:
FLD	sim/frv/model.c	11025;"	d	file:
FLD	sim/frv/model.c	11031;"	d	file:
FLD	sim/frv/model.c	11041;"	d	file:
FLD	sim/frv/model.c	11047;"	d	file:
FLD	sim/frv/model.c	11057;"	d	file:
FLD	sim/frv/model.c	1105;"	d	file:
FLD	sim/frv/model.c	11063;"	d	file:
FLD	sim/frv/model.c	11073;"	d	file:
FLD	sim/frv/model.c	11079;"	d	file:
FLD	sim/frv/model.c	11089;"	d	file:
FLD	sim/frv/model.c	11095;"	d	file:
FLD	sim/frv/model.c	11105;"	d	file:
FLD	sim/frv/model.c	11111;"	d	file:
FLD	sim/frv/model.c	1111;"	d	file:
FLD	sim/frv/model.c	11121;"	d	file:
FLD	sim/frv/model.c	11127;"	d	file:
FLD	sim/frv/model.c	11137;"	d	file:
FLD	sim/frv/model.c	11143;"	d	file:
FLD	sim/frv/model.c	11153;"	d	file:
FLD	sim/frv/model.c	11159;"	d	file:
FLD	sim/frv/model.c	11169;"	d	file:
FLD	sim/frv/model.c	11175;"	d	file:
FLD	sim/frv/model.c	11185;"	d	file:
FLD	sim/frv/model.c	11191;"	d	file:
FLD	sim/frv/model.c	11201;"	d	file:
FLD	sim/frv/model.c	11207;"	d	file:
FLD	sim/frv/model.c	11217;"	d	file:
FLD	sim/frv/model.c	1121;"	d	file:
FLD	sim/frv/model.c	11223;"	d	file:
FLD	sim/frv/model.c	11233;"	d	file:
FLD	sim/frv/model.c	11239;"	d	file:
FLD	sim/frv/model.c	11249;"	d	file:
FLD	sim/frv/model.c	11255;"	d	file:
FLD	sim/frv/model.c	11265;"	d	file:
FLD	sim/frv/model.c	11271;"	d	file:
FLD	sim/frv/model.c	1127;"	d	file:
FLD	sim/frv/model.c	11281;"	d	file:
FLD	sim/frv/model.c	11287;"	d	file:
FLD	sim/frv/model.c	11297;"	d	file:
FLD	sim/frv/model.c	11303;"	d	file:
FLD	sim/frv/model.c	11313;"	d	file:
FLD	sim/frv/model.c	11319;"	d	file:
FLD	sim/frv/model.c	11329;"	d	file:
FLD	sim/frv/model.c	11335;"	d	file:
FLD	sim/frv/model.c	11345;"	d	file:
FLD	sim/frv/model.c	11351;"	d	file:
FLD	sim/frv/model.c	11361;"	d	file:
FLD	sim/frv/model.c	11367;"	d	file:
FLD	sim/frv/model.c	11377;"	d	file:
FLD	sim/frv/model.c	1137;"	d	file:
FLD	sim/frv/model.c	11383;"	d	file:
FLD	sim/frv/model.c	11393;"	d	file:
FLD	sim/frv/model.c	11399;"	d	file:
FLD	sim/frv/model.c	113;"	d	file:
FLD	sim/frv/model.c	11409;"	d	file:
FLD	sim/frv/model.c	11415;"	d	file:
FLD	sim/frv/model.c	11425;"	d	file:
FLD	sim/frv/model.c	11431;"	d	file:
FLD	sim/frv/model.c	1143;"	d	file:
FLD	sim/frv/model.c	11441;"	d	file:
FLD	sim/frv/model.c	11447;"	d	file:
FLD	sim/frv/model.c	11457;"	d	file:
FLD	sim/frv/model.c	11463;"	d	file:
FLD	sim/frv/model.c	11473;"	d	file:
FLD	sim/frv/model.c	11479;"	d	file:
FLD	sim/frv/model.c	11489;"	d	file:
FLD	sim/frv/model.c	11495;"	d	file:
FLD	sim/frv/model.c	11505;"	d	file:
FLD	sim/frv/model.c	11511;"	d	file:
FLD	sim/frv/model.c	11521;"	d	file:
FLD	sim/frv/model.c	11527;"	d	file:
FLD	sim/frv/model.c	11537;"	d	file:
FLD	sim/frv/model.c	1153;"	d	file:
FLD	sim/frv/model.c	11543;"	d	file:
FLD	sim/frv/model.c	11553;"	d	file:
FLD	sim/frv/model.c	11559;"	d	file:
FLD	sim/frv/model.c	11569;"	d	file:
FLD	sim/frv/model.c	11575;"	d	file:
FLD	sim/frv/model.c	11585;"	d	file:
FLD	sim/frv/model.c	11591;"	d	file:
FLD	sim/frv/model.c	1159;"	d	file:
FLD	sim/frv/model.c	11601;"	d	file:
FLD	sim/frv/model.c	11607;"	d	file:
FLD	sim/frv/model.c	11617;"	d	file:
FLD	sim/frv/model.c	11623;"	d	file:
FLD	sim/frv/model.c	11633;"	d	file:
FLD	sim/frv/model.c	11639;"	d	file:
FLD	sim/frv/model.c	11649;"	d	file:
FLD	sim/frv/model.c	11655;"	d	file:
FLD	sim/frv/model.c	11665;"	d	file:
FLD	sim/frv/model.c	11671;"	d	file:
FLD	sim/frv/model.c	11681;"	d	file:
FLD	sim/frv/model.c	11687;"	d	file:
FLD	sim/frv/model.c	11697;"	d	file:
FLD	sim/frv/model.c	1169;"	d	file:
FLD	sim/frv/model.c	11703;"	d	file:
FLD	sim/frv/model.c	11713;"	d	file:
FLD	sim/frv/model.c	11719;"	d	file:
FLD	sim/frv/model.c	11729;"	d	file:
FLD	sim/frv/model.c	11735;"	d	file:
FLD	sim/frv/model.c	11745;"	d	file:
FLD	sim/frv/model.c	11751;"	d	file:
FLD	sim/frv/model.c	1175;"	d	file:
FLD	sim/frv/model.c	11761;"	d	file:
FLD	sim/frv/model.c	11767;"	d	file:
FLD	sim/frv/model.c	11777;"	d	file:
FLD	sim/frv/model.c	11783;"	d	file:
FLD	sim/frv/model.c	11793;"	d	file:
FLD	sim/frv/model.c	11799;"	d	file:
FLD	sim/frv/model.c	11809;"	d	file:
FLD	sim/frv/model.c	11815;"	d	file:
FLD	sim/frv/model.c	11825;"	d	file:
FLD	sim/frv/model.c	11831;"	d	file:
FLD	sim/frv/model.c	11841;"	d	file:
FLD	sim/frv/model.c	11847;"	d	file:
FLD	sim/frv/model.c	11857;"	d	file:
FLD	sim/frv/model.c	1185;"	d	file:
FLD	sim/frv/model.c	11863;"	d	file:
FLD	sim/frv/model.c	11873;"	d	file:
FLD	sim/frv/model.c	11879;"	d	file:
FLD	sim/frv/model.c	11889;"	d	file:
FLD	sim/frv/model.c	11895;"	d	file:
FLD	sim/frv/model.c	11905;"	d	file:
FLD	sim/frv/model.c	11911;"	d	file:
FLD	sim/frv/model.c	1191;"	d	file:
FLD	sim/frv/model.c	11921;"	d	file:
FLD	sim/frv/model.c	11927;"	d	file:
FLD	sim/frv/model.c	11947;"	d	file:
FLD	sim/frv/model.c	11953;"	d	file:
FLD	sim/frv/model.c	11973;"	d	file:
FLD	sim/frv/model.c	11979;"	d	file:
FLD	sim/frv/model.c	11999;"	d	file:
FLD	sim/frv/model.c	119;"	d	file:
FLD	sim/frv/model.c	12005;"	d	file:
FLD	sim/frv/model.c	1201;"	d	file:
FLD	sim/frv/model.c	12025;"	d	file:
FLD	sim/frv/model.c	12031;"	d	file:
FLD	sim/frv/model.c	12051;"	d	file:
FLD	sim/frv/model.c	12057;"	d	file:
FLD	sim/frv/model.c	12075;"	d	file:
FLD	sim/frv/model.c	1207;"	d	file:
FLD	sim/frv/model.c	12081;"	d	file:
FLD	sim/frv/model.c	12101;"	d	file:
FLD	sim/frv/model.c	12107;"	d	file:
FLD	sim/frv/model.c	12127;"	d	file:
FLD	sim/frv/model.c	12133;"	d	file:
FLD	sim/frv/model.c	12153;"	d	file:
FLD	sim/frv/model.c	12159;"	d	file:
FLD	sim/frv/model.c	12179;"	d	file:
FLD	sim/frv/model.c	1217;"	d	file:
FLD	sim/frv/model.c	12185;"	d	file:
FLD	sim/frv/model.c	12205;"	d	file:
FLD	sim/frv/model.c	12211;"	d	file:
FLD	sim/frv/model.c	12231;"	d	file:
FLD	sim/frv/model.c	12237;"	d	file:
FLD	sim/frv/model.c	1223;"	d	file:
FLD	sim/frv/model.c	12247;"	d	file:
FLD	sim/frv/model.c	12253;"	d	file:
FLD	sim/frv/model.c	12263;"	d	file:
FLD	sim/frv/model.c	12269;"	d	file:
FLD	sim/frv/model.c	12279;"	d	file:
FLD	sim/frv/model.c	12285;"	d	file:
FLD	sim/frv/model.c	12305;"	d	file:
FLD	sim/frv/model.c	12311;"	d	file:
FLD	sim/frv/model.c	12331;"	d	file:
FLD	sim/frv/model.c	12337;"	d	file:
FLD	sim/frv/model.c	1233;"	d	file:
FLD	sim/frv/model.c	12357;"	d	file:
FLD	sim/frv/model.c	12363;"	d	file:
FLD	sim/frv/model.c	12373;"	d	file:
FLD	sim/frv/model.c	12379;"	d	file:
FLD	sim/frv/model.c	12389;"	d	file:
FLD	sim/frv/model.c	12395;"	d	file:
FLD	sim/frv/model.c	1239;"	d	file:
FLD	sim/frv/model.c	12415;"	d	file:
FLD	sim/frv/model.c	12421;"	d	file:
FLD	sim/frv/model.c	12441;"	d	file:
FLD	sim/frv/model.c	12447;"	d	file:
FLD	sim/frv/model.c	12467;"	d	file:
FLD	sim/frv/model.c	12473;"	d	file:
FLD	sim/frv/model.c	12493;"	d	file:
FLD	sim/frv/model.c	12499;"	d	file:
FLD	sim/frv/model.c	1249;"	d	file:
FLD	sim/frv/model.c	12519;"	d	file:
FLD	sim/frv/model.c	12525;"	d	file:
FLD	sim/frv/model.c	12545;"	d	file:
FLD	sim/frv/model.c	12551;"	d	file:
FLD	sim/frv/model.c	1255;"	d	file:
FLD	sim/frv/model.c	12569;"	d	file:
FLD	sim/frv/model.c	12575;"	d	file:
FLD	sim/frv/model.c	12595;"	d	file:
FLD	sim/frv/model.c	12601;"	d	file:
FLD	sim/frv/model.c	12621;"	d	file:
FLD	sim/frv/model.c	12627;"	d	file:
FLD	sim/frv/model.c	12647;"	d	file:
FLD	sim/frv/model.c	12653;"	d	file:
FLD	sim/frv/model.c	1265;"	d	file:
FLD	sim/frv/model.c	12673;"	d	file:
FLD	sim/frv/model.c	12679;"	d	file:
FLD	sim/frv/model.c	12699;"	d	file:
FLD	sim/frv/model.c	12705;"	d	file:
FLD	sim/frv/model.c	1271;"	d	file:
FLD	sim/frv/model.c	12725;"	d	file:
FLD	sim/frv/model.c	12731;"	d	file:
FLD	sim/frv/model.c	12751;"	d	file:
FLD	sim/frv/model.c	12757;"	d	file:
FLD	sim/frv/model.c	12779;"	d	file:
FLD	sim/frv/model.c	12785;"	d	file:
FLD	sim/frv/model.c	12807;"	d	file:
FLD	sim/frv/model.c	12813;"	d	file:
FLD	sim/frv/model.c	1281;"	d	file:
FLD	sim/frv/model.c	12835;"	d	file:
FLD	sim/frv/model.c	12841;"	d	file:
FLD	sim/frv/model.c	12863;"	d	file:
FLD	sim/frv/model.c	12869;"	d	file:
FLD	sim/frv/model.c	1287;"	d	file:
FLD	sim/frv/model.c	12891;"	d	file:
FLD	sim/frv/model.c	12897;"	d	file:
FLD	sim/frv/model.c	12919;"	d	file:
FLD	sim/frv/model.c	12925;"	d	file:
FLD	sim/frv/model.c	12947;"	d	file:
FLD	sim/frv/model.c	12953;"	d	file:
FLD	sim/frv/model.c	12975;"	d	file:
FLD	sim/frv/model.c	1297;"	d	file:
FLD	sim/frv/model.c	12981;"	d	file:
FLD	sim/frv/model.c	129;"	d	file:
FLD	sim/frv/model.c	13003;"	d	file:
FLD	sim/frv/model.c	13009;"	d	file:
FLD	sim/frv/model.c	13031;"	d	file:
FLD	sim/frv/model.c	13037;"	d	file:
FLD	sim/frv/model.c	1303;"	d	file:
FLD	sim/frv/model.c	13057;"	d	file:
FLD	sim/frv/model.c	13063;"	d	file:
FLD	sim/frv/model.c	13083;"	d	file:
FLD	sim/frv/model.c	13089;"	d	file:
FLD	sim/frv/model.c	13109;"	d	file:
FLD	sim/frv/model.c	13115;"	d	file:
FLD	sim/frv/model.c	13135;"	d	file:
FLD	sim/frv/model.c	1313;"	d	file:
FLD	sim/frv/model.c	13141;"	d	file:
FLD	sim/frv/model.c	13161;"	d	file:
FLD	sim/frv/model.c	13167;"	d	file:
FLD	sim/frv/model.c	13187;"	d	file:
FLD	sim/frv/model.c	13193;"	d	file:
FLD	sim/frv/model.c	1319;"	d	file:
FLD	sim/frv/model.c	13213;"	d	file:
FLD	sim/frv/model.c	13219;"	d	file:
FLD	sim/frv/model.c	13239;"	d	file:
FLD	sim/frv/model.c	13245;"	d	file:
FLD	sim/frv/model.c	13265;"	d	file:
FLD	sim/frv/model.c	13271;"	d	file:
FLD	sim/frv/model.c	13291;"	d	file:
FLD	sim/frv/model.c	13297;"	d	file:
FLD	sim/frv/model.c	1329;"	d	file:
FLD	sim/frv/model.c	13317;"	d	file:
FLD	sim/frv/model.c	13323;"	d	file:
FLD	sim/frv/model.c	13345;"	d	file:
FLD	sim/frv/model.c	13351;"	d	file:
FLD	sim/frv/model.c	1335;"	d	file:
FLD	sim/frv/model.c	13373;"	d	file:
FLD	sim/frv/model.c	13379;"	d	file:
FLD	sim/frv/model.c	13389;"	d	file:
FLD	sim/frv/model.c	13395;"	d	file:
FLD	sim/frv/model.c	13405;"	d	file:
FLD	sim/frv/model.c	13411;"	d	file:
FLD	sim/frv/model.c	13429;"	d	file:
FLD	sim/frv/model.c	13435;"	d	file:
FLD	sim/frv/model.c	13453;"	d	file:
FLD	sim/frv/model.c	13459;"	d	file:
FLD	sim/frv/model.c	1345;"	d	file:
FLD	sim/frv/model.c	13477;"	d	file:
FLD	sim/frv/model.c	13483;"	d	file:
FLD	sim/frv/model.c	13501;"	d	file:
FLD	sim/frv/model.c	13507;"	d	file:
FLD	sim/frv/model.c	1351;"	d	file:
FLD	sim/frv/model.c	13525;"	d	file:
FLD	sim/frv/model.c	13531;"	d	file:
FLD	sim/frv/model.c	13549;"	d	file:
FLD	sim/frv/model.c	13555;"	d	file:
FLD	sim/frv/model.c	13573;"	d	file:
FLD	sim/frv/model.c	13579;"	d	file:
FLD	sim/frv/model.c	13597;"	d	file:
FLD	sim/frv/model.c	135;"	d	file:
FLD	sim/frv/model.c	13603;"	d	file:
FLD	sim/frv/model.c	1361;"	d	file:
FLD	sim/frv/model.c	13621;"	d	file:
FLD	sim/frv/model.c	13627;"	d	file:
FLD	sim/frv/model.c	13645;"	d	file:
FLD	sim/frv/model.c	13651;"	d	file:
FLD	sim/frv/model.c	13669;"	d	file:
FLD	sim/frv/model.c	13675;"	d	file:
FLD	sim/frv/model.c	1367;"	d	file:
FLD	sim/frv/model.c	13693;"	d	file:
FLD	sim/frv/model.c	13699;"	d	file:
FLD	sim/frv/model.c	13717;"	d	file:
FLD	sim/frv/model.c	13723;"	d	file:
FLD	sim/frv/model.c	13741;"	d	file:
FLD	sim/frv/model.c	13747;"	d	file:
FLD	sim/frv/model.c	13765;"	d	file:
FLD	sim/frv/model.c	13771;"	d	file:
FLD	sim/frv/model.c	1377;"	d	file:
FLD	sim/frv/model.c	13791;"	d	file:
FLD	sim/frv/model.c	13797;"	d	file:
FLD	sim/frv/model.c	13817;"	d	file:
FLD	sim/frv/model.c	13823;"	d	file:
FLD	sim/frv/model.c	1383;"	d	file:
FLD	sim/frv/model.c	13843;"	d	file:
FLD	sim/frv/model.c	13849;"	d	file:
FLD	sim/frv/model.c	13869;"	d	file:
FLD	sim/frv/model.c	13875;"	d	file:
FLD	sim/frv/model.c	13895;"	d	file:
FLD	sim/frv/model.c	13901;"	d	file:
FLD	sim/frv/model.c	13921;"	d	file:
FLD	sim/frv/model.c	13927;"	d	file:
FLD	sim/frv/model.c	1393;"	d	file:
FLD	sim/frv/model.c	13947;"	d	file:
FLD	sim/frv/model.c	13953;"	d	file:
FLD	sim/frv/model.c	13973;"	d	file:
FLD	sim/frv/model.c	13979;"	d	file:
FLD	sim/frv/model.c	13999;"	d	file:
FLD	sim/frv/model.c	1399;"	d	file:
FLD	sim/frv/model.c	14005;"	d	file:
FLD	sim/frv/model.c	14025;"	d	file:
FLD	sim/frv/model.c	14031;"	d	file:
FLD	sim/frv/model.c	14049;"	d	file:
FLD	sim/frv/model.c	14055;"	d	file:
FLD	sim/frv/model.c	14073;"	d	file:
FLD	sim/frv/model.c	14079;"	d	file:
FLD	sim/frv/model.c	14099;"	d	file:
FLD	sim/frv/model.c	1409;"	d	file:
FLD	sim/frv/model.c	14105;"	d	file:
FLD	sim/frv/model.c	14125;"	d	file:
FLD	sim/frv/model.c	14131;"	d	file:
FLD	sim/frv/model.c	14151;"	d	file:
FLD	sim/frv/model.c	14157;"	d	file:
FLD	sim/frv/model.c	1415;"	d	file:
FLD	sim/frv/model.c	14177;"	d	file:
FLD	sim/frv/model.c	14183;"	d	file:
FLD	sim/frv/model.c	14197;"	d	file:
FLD	sim/frv/model.c	14203;"	d	file:
FLD	sim/frv/model.c	14217;"	d	file:
FLD	sim/frv/model.c	14223;"	d	file:
FLD	sim/frv/model.c	14239;"	d	file:
FLD	sim/frv/model.c	14245;"	d	file:
FLD	sim/frv/model.c	1425;"	d	file:
FLD	sim/frv/model.c	14265;"	d	file:
FLD	sim/frv/model.c	14271;"	d	file:
FLD	sim/frv/model.c	14291;"	d	file:
FLD	sim/frv/model.c	14297;"	d	file:
FLD	sim/frv/model.c	14317;"	d	file:
FLD	sim/frv/model.c	1431;"	d	file:
FLD	sim/frv/model.c	14323;"	d	file:
FLD	sim/frv/model.c	14343;"	d	file:
FLD	sim/frv/model.c	14349;"	d	file:
FLD	sim/frv/model.c	14369;"	d	file:
FLD	sim/frv/model.c	14375;"	d	file:
FLD	sim/frv/model.c	14395;"	d	file:
FLD	sim/frv/model.c	14401;"	d	file:
FLD	sim/frv/model.c	1441;"	d	file:
FLD	sim/frv/model.c	14421;"	d	file:
FLD	sim/frv/model.c	14427;"	d	file:
FLD	sim/frv/model.c	14447;"	d	file:
FLD	sim/frv/model.c	14453;"	d	file:
FLD	sim/frv/model.c	14463;"	d	file:
FLD	sim/frv/model.c	14469;"	d	file:
FLD	sim/frv/model.c	1447;"	d	file:
FLD	sim/frv/model.c	14489;"	d	file:
FLD	sim/frv/model.c	14495;"	d	file:
FLD	sim/frv/model.c	14515;"	d	file:
FLD	sim/frv/model.c	14521;"	d	file:
FLD	sim/frv/model.c	14541;"	d	file:
FLD	sim/frv/model.c	14547;"	d	file:
FLD	sim/frv/model.c	14567;"	d	file:
FLD	sim/frv/model.c	14573;"	d	file:
FLD	sim/frv/model.c	1457;"	d	file:
FLD	sim/frv/model.c	14593;"	d	file:
FLD	sim/frv/model.c	14599;"	d	file:
FLD	sim/frv/model.c	145;"	d	file:
FLD	sim/frv/model.c	14619;"	d	file:
FLD	sim/frv/model.c	14625;"	d	file:
FLD	sim/frv/model.c	1463;"	d	file:
FLD	sim/frv/model.c	14645;"	d	file:
FLD	sim/frv/model.c	14651;"	d	file:
FLD	sim/frv/model.c	14671;"	d	file:
FLD	sim/frv/model.c	14677;"	d	file:
FLD	sim/frv/model.c	14697;"	d	file:
FLD	sim/frv/model.c	14703;"	d	file:
FLD	sim/frv/model.c	14723;"	d	file:
FLD	sim/frv/model.c	14729;"	d	file:
FLD	sim/frv/model.c	14739;"	d	file:
FLD	sim/frv/model.c	1473;"	d	file:
FLD	sim/frv/model.c	14745;"	d	file:
FLD	sim/frv/model.c	14765;"	d	file:
FLD	sim/frv/model.c	14771;"	d	file:
FLD	sim/frv/model.c	14791;"	d	file:
FLD	sim/frv/model.c	14797;"	d	file:
FLD	sim/frv/model.c	1479;"	d	file:
FLD	sim/frv/model.c	14807;"	d	file:
FLD	sim/frv/model.c	14813;"	d	file:
FLD	sim/frv/model.c	14823;"	d	file:
FLD	sim/frv/model.c	14829;"	d	file:
FLD	sim/frv/model.c	14839;"	d	file:
FLD	sim/frv/model.c	14845;"	d	file:
FLD	sim/frv/model.c	14855;"	d	file:
FLD	sim/frv/model.c	14861;"	d	file:
FLD	sim/frv/model.c	14871;"	d	file:
FLD	sim/frv/model.c	14877;"	d	file:
FLD	sim/frv/model.c	14897;"	d	file:
FLD	sim/frv/model.c	1489;"	d	file:
FLD	sim/frv/model.c	14903;"	d	file:
FLD	sim/frv/model.c	14923;"	d	file:
FLD	sim/frv/model.c	14929;"	d	file:
FLD	sim/frv/model.c	14949;"	d	file:
FLD	sim/frv/model.c	14955;"	d	file:
FLD	sim/frv/model.c	1495;"	d	file:
FLD	sim/frv/model.c	14975;"	d	file:
FLD	sim/frv/model.c	14981;"	d	file:
FLD	sim/frv/model.c	15001;"	d	file:
FLD	sim/frv/model.c	15007;"	d	file:
FLD	sim/frv/model.c	15027;"	d	file:
FLD	sim/frv/model.c	15033;"	d	file:
FLD	sim/frv/model.c	15053;"	d	file:
FLD	sim/frv/model.c	15059;"	d	file:
FLD	sim/frv/model.c	1505;"	d	file:
FLD	sim/frv/model.c	15079;"	d	file:
FLD	sim/frv/model.c	15085;"	d	file:
FLD	sim/frv/model.c	15105;"	d	file:
FLD	sim/frv/model.c	15111;"	d	file:
FLD	sim/frv/model.c	1511;"	d	file:
FLD	sim/frv/model.c	15131;"	d	file:
FLD	sim/frv/model.c	15137;"	d	file:
FLD	sim/frv/model.c	15157;"	d	file:
FLD	sim/frv/model.c	15163;"	d	file:
FLD	sim/frv/model.c	15183;"	d	file:
FLD	sim/frv/model.c	15189;"	d	file:
FLD	sim/frv/model.c	151;"	d	file:
FLD	sim/frv/model.c	15209;"	d	file:
FLD	sim/frv/model.c	15215;"	d	file:
FLD	sim/frv/model.c	1521;"	d	file:
FLD	sim/frv/model.c	15225;"	d	file:
FLD	sim/frv/model.c	15231;"	d	file:
FLD	sim/frv/model.c	15251;"	d	file:
FLD	sim/frv/model.c	15257;"	d	file:
FLD	sim/frv/model.c	15277;"	d	file:
FLD	sim/frv/model.c	1527;"	d	file:
FLD	sim/frv/model.c	15283;"	d	file:
FLD	sim/frv/model.c	15303;"	d	file:
FLD	sim/frv/model.c	15309;"	d	file:
FLD	sim/frv/model.c	15329;"	d	file:
FLD	sim/frv/model.c	15335;"	d	file:
FLD	sim/frv/model.c	15355;"	d	file:
FLD	sim/frv/model.c	15361;"	d	file:
FLD	sim/frv/model.c	1537;"	d	file:
FLD	sim/frv/model.c	15381;"	d	file:
FLD	sim/frv/model.c	15387;"	d	file:
FLD	sim/frv/model.c	15397;"	d	file:
FLD	sim/frv/model.c	15403;"	d	file:
FLD	sim/frv/model.c	15423;"	d	file:
FLD	sim/frv/model.c	15429;"	d	file:
FLD	sim/frv/model.c	15439;"	d	file:
FLD	sim/frv/model.c	1543;"	d	file:
FLD	sim/frv/model.c	15445;"	d	file:
FLD	sim/frv/model.c	15455;"	d	file:
FLD	sim/frv/model.c	15461;"	d	file:
FLD	sim/frv/model.c	15471;"	d	file:
FLD	sim/frv/model.c	15477;"	d	file:
FLD	sim/frv/model.c	15487;"	d	file:
FLD	sim/frv/model.c	15493;"	d	file:
FLD	sim/frv/model.c	15503;"	d	file:
FLD	sim/frv/model.c	15509;"	d	file:
FLD	sim/frv/model.c	15527;"	d	file:
FLD	sim/frv/model.c	15533;"	d	file:
FLD	sim/frv/model.c	1553;"	d	file:
FLD	sim/frv/model.c	15551;"	d	file:
FLD	sim/frv/model.c	15557;"	d	file:
FLD	sim/frv/model.c	15575;"	d	file:
FLD	sim/frv/model.c	15581;"	d	file:
FLD	sim/frv/model.c	15599;"	d	file:
FLD	sim/frv/model.c	1559;"	d	file:
FLD	sim/frv/model.c	15605;"	d	file:
FLD	sim/frv/model.c	15623;"	d	file:
FLD	sim/frv/model.c	15629;"	d	file:
FLD	sim/frv/model.c	15647;"	d	file:
FLD	sim/frv/model.c	15653;"	d	file:
FLD	sim/frv/model.c	15671;"	d	file:
FLD	sim/frv/model.c	15677;"	d	file:
FLD	sim/frv/model.c	15695;"	d	file:
FLD	sim/frv/model.c	1569;"	d	file:
FLD	sim/frv/model.c	15701;"	d	file:
FLD	sim/frv/model.c	15719;"	d	file:
FLD	sim/frv/model.c	15725;"	d	file:
FLD	sim/frv/model.c	15743;"	d	file:
FLD	sim/frv/model.c	15749;"	d	file:
FLD	sim/frv/model.c	1575;"	d	file:
FLD	sim/frv/model.c	15767;"	d	file:
FLD	sim/frv/model.c	15773;"	d	file:
FLD	sim/frv/model.c	15791;"	d	file:
FLD	sim/frv/model.c	15797;"	d	file:
FLD	sim/frv/model.c	15815;"	d	file:
FLD	sim/frv/model.c	15821;"	d	file:
FLD	sim/frv/model.c	15839;"	d	file:
FLD	sim/frv/model.c	15845;"	d	file:
FLD	sim/frv/model.c	1585;"	d	file:
FLD	sim/frv/model.c	15863;"	d	file:
FLD	sim/frv/model.c	15869;"	d	file:
FLD	sim/frv/model.c	15887;"	d	file:
FLD	sim/frv/model.c	15893;"	d	file:
FLD	sim/frv/model.c	15911;"	d	file:
FLD	sim/frv/model.c	15917;"	d	file:
FLD	sim/frv/model.c	1591;"	d	file:
FLD	sim/frv/model.c	15935;"	d	file:
FLD	sim/frv/model.c	15941;"	d	file:
FLD	sim/frv/model.c	15959;"	d	file:
FLD	sim/frv/model.c	15965;"	d	file:
FLD	sim/frv/model.c	15983;"	d	file:
FLD	sim/frv/model.c	15989;"	d	file:
FLD	sim/frv/model.c	15999;"	d	file:
FLD	sim/frv/model.c	16005;"	d	file:
FLD	sim/frv/model.c	16015;"	d	file:
FLD	sim/frv/model.c	1601;"	d	file:
FLD	sim/frv/model.c	16021;"	d	file:
FLD	sim/frv/model.c	16031;"	d	file:
FLD	sim/frv/model.c	16037;"	d	file:
FLD	sim/frv/model.c	16057;"	d	file:
FLD	sim/frv/model.c	16063;"	d	file:
FLD	sim/frv/model.c	1607;"	d	file:
FLD	sim/frv/model.c	16083;"	d	file:
FLD	sim/frv/model.c	16089;"	d	file:
FLD	sim/frv/model.c	16109;"	d	file:
FLD	sim/frv/model.c	16115;"	d	file:
FLD	sim/frv/model.c	16135;"	d	file:
FLD	sim/frv/model.c	16141;"	d	file:
FLD	sim/frv/model.c	16161;"	d	file:
FLD	sim/frv/model.c	16167;"	d	file:
FLD	sim/frv/model.c	1617;"	d	file:
FLD	sim/frv/model.c	16187;"	d	file:
FLD	sim/frv/model.c	16193;"	d	file:
FLD	sim/frv/model.c	161;"	d	file:
FLD	sim/frv/model.c	16203;"	d	file:
FLD	sim/frv/model.c	16209;"	d	file:
FLD	sim/frv/model.c	16229;"	d	file:
FLD	sim/frv/model.c	16235;"	d	file:
FLD	sim/frv/model.c	1623;"	d	file:
FLD	sim/frv/model.c	16255;"	d	file:
FLD	sim/frv/model.c	16261;"	d	file:
FLD	sim/frv/model.c	16271;"	d	file:
FLD	sim/frv/model.c	16277;"	d	file:
FLD	sim/frv/model.c	16287;"	d	file:
FLD	sim/frv/model.c	16293;"	d	file:
FLD	sim/frv/model.c	16303;"	d	file:
FLD	sim/frv/model.c	16309;"	d	file:
FLD	sim/frv/model.c	16319;"	d	file:
FLD	sim/frv/model.c	16325;"	d	file:
FLD	sim/frv/model.c	1633;"	d	file:
FLD	sim/frv/model.c	16345;"	d	file:
FLD	sim/frv/model.c	16351;"	d	file:
FLD	sim/frv/model.c	16371;"	d	file:
FLD	sim/frv/model.c	16377;"	d	file:
FLD	sim/frv/model.c	16397;"	d	file:
FLD	sim/frv/model.c	1639;"	d	file:
FLD	sim/frv/model.c	16403;"	d	file:
FLD	sim/frv/model.c	16423;"	d	file:
FLD	sim/frv/model.c	16429;"	d	file:
FLD	sim/frv/model.c	16449;"	d	file:
FLD	sim/frv/model.c	16455;"	d	file:
FLD	sim/frv/model.c	16475;"	d	file:
FLD	sim/frv/model.c	16481;"	d	file:
FLD	sim/frv/model.c	16491;"	d	file:
FLD	sim/frv/model.c	16497;"	d	file:
FLD	sim/frv/model.c	1649;"	d	file:
FLD	sim/frv/model.c	16517;"	d	file:
FLD	sim/frv/model.c	16523;"	d	file:
FLD	sim/frv/model.c	16543;"	d	file:
FLD	sim/frv/model.c	16549;"	d	file:
FLD	sim/frv/model.c	16559;"	d	file:
FLD	sim/frv/model.c	1655;"	d	file:
FLD	sim/frv/model.c	16565;"	d	file:
FLD	sim/frv/model.c	16575;"	d	file:
FLD	sim/frv/model.c	16581;"	d	file:
FLD	sim/frv/model.c	16591;"	d	file:
FLD	sim/frv/model.c	16597;"	d	file:
FLD	sim/frv/model.c	16607;"	d	file:
FLD	sim/frv/model.c	16613;"	d	file:
FLD	sim/frv/model.c	16633;"	d	file:
FLD	sim/frv/model.c	16639;"	d	file:
FLD	sim/frv/model.c	16659;"	d	file:
FLD	sim/frv/model.c	1665;"	d	file:
FLD	sim/frv/model.c	16665;"	d	file:
FLD	sim/frv/model.c	16685;"	d	file:
FLD	sim/frv/model.c	16691;"	d	file:
FLD	sim/frv/model.c	16711;"	d	file:
FLD	sim/frv/model.c	16717;"	d	file:
FLD	sim/frv/model.c	1671;"	d	file:
FLD	sim/frv/model.c	16737;"	d	file:
FLD	sim/frv/model.c	16743;"	d	file:
FLD	sim/frv/model.c	16763;"	d	file:
FLD	sim/frv/model.c	16769;"	d	file:
FLD	sim/frv/model.c	16789;"	d	file:
FLD	sim/frv/model.c	16795;"	d	file:
FLD	sim/frv/model.c	167;"	d	file:
FLD	sim/frv/model.c	16815;"	d	file:
FLD	sim/frv/model.c	1681;"	d	file:
FLD	sim/frv/model.c	16821;"	d	file:
FLD	sim/frv/model.c	16841;"	d	file:
FLD	sim/frv/model.c	16847;"	d	file:
FLD	sim/frv/model.c	16867;"	d	file:
FLD	sim/frv/model.c	16873;"	d	file:
FLD	sim/frv/model.c	1687;"	d	file:
FLD	sim/frv/model.c	16883;"	d	file:
FLD	sim/frv/model.c	16889;"	d	file:
FLD	sim/frv/model.c	16909;"	d	file:
FLD	sim/frv/model.c	16915;"	d	file:
FLD	sim/frv/model.c	16935;"	d	file:
FLD	sim/frv/model.c	16941;"	d	file:
FLD	sim/frv/model.c	16961;"	d	file:
FLD	sim/frv/model.c	16967;"	d	file:
FLD	sim/frv/model.c	1697;"	d	file:
FLD	sim/frv/model.c	16987;"	d	file:
FLD	sim/frv/model.c	16993;"	d	file:
FLD	sim/frv/model.c	17013;"	d	file:
FLD	sim/frv/model.c	17019;"	d	file:
FLD	sim/frv/model.c	17039;"	d	file:
FLD	sim/frv/model.c	1703;"	d	file:
FLD	sim/frv/model.c	17045;"	d	file:
FLD	sim/frv/model.c	17065;"	d	file:
FLD	sim/frv/model.c	17071;"	d	file:
FLD	sim/frv/model.c	17091;"	d	file:
FLD	sim/frv/model.c	17097;"	d	file:
FLD	sim/frv/model.c	17117;"	d	file:
FLD	sim/frv/model.c	17123;"	d	file:
FLD	sim/frv/model.c	1713;"	d	file:
FLD	sim/frv/model.c	17143;"	d	file:
FLD	sim/frv/model.c	17149;"	d	file:
FLD	sim/frv/model.c	17159;"	d	file:
FLD	sim/frv/model.c	17165;"	d	file:
FLD	sim/frv/model.c	17185;"	d	file:
FLD	sim/frv/model.c	17191;"	d	file:
FLD	sim/frv/model.c	1719;"	d	file:
FLD	sim/frv/model.c	17211;"	d	file:
FLD	sim/frv/model.c	17217;"	d	file:
FLD	sim/frv/model.c	17237;"	d	file:
FLD	sim/frv/model.c	17243;"	d	file:
FLD	sim/frv/model.c	17263;"	d	file:
FLD	sim/frv/model.c	17269;"	d	file:
FLD	sim/frv/model.c	17289;"	d	file:
FLD	sim/frv/model.c	17295;"	d	file:
FLD	sim/frv/model.c	1729;"	d	file:
FLD	sim/frv/model.c	17315;"	d	file:
FLD	sim/frv/model.c	17321;"	d	file:
FLD	sim/frv/model.c	17341;"	d	file:
FLD	sim/frv/model.c	17347;"	d	file:
FLD	sim/frv/model.c	1735;"	d	file:
FLD	sim/frv/model.c	17367;"	d	file:
FLD	sim/frv/model.c	17373;"	d	file:
FLD	sim/frv/model.c	17383;"	d	file:
FLD	sim/frv/model.c	17389;"	d	file:
FLD	sim/frv/model.c	17409;"	d	file:
FLD	sim/frv/model.c	17415;"	d	file:
FLD	sim/frv/model.c	17435;"	d	file:
FLD	sim/frv/model.c	17441;"	d	file:
FLD	sim/frv/model.c	1745;"	d	file:
FLD	sim/frv/model.c	17461;"	d	file:
FLD	sim/frv/model.c	17467;"	d	file:
FLD	sim/frv/model.c	17487;"	d	file:
FLD	sim/frv/model.c	17493;"	d	file:
FLD	sim/frv/model.c	17513;"	d	file:
FLD	sim/frv/model.c	17519;"	d	file:
FLD	sim/frv/model.c	1751;"	d	file:
FLD	sim/frv/model.c	17539;"	d	file:
FLD	sim/frv/model.c	17545;"	d	file:
FLD	sim/frv/model.c	17565;"	d	file:
FLD	sim/frv/model.c	17571;"	d	file:
FLD	sim/frv/model.c	17591;"	d	file:
FLD	sim/frv/model.c	17597;"	d	file:
FLD	sim/frv/model.c	17615;"	d	file:
FLD	sim/frv/model.c	1761;"	d	file:
FLD	sim/frv/model.c	17621;"	d	file:
FLD	sim/frv/model.c	17639;"	d	file:
FLD	sim/frv/model.c	17645;"	d	file:
FLD	sim/frv/model.c	17663;"	d	file:
FLD	sim/frv/model.c	17669;"	d	file:
FLD	sim/frv/model.c	1767;"	d	file:
FLD	sim/frv/model.c	17687;"	d	file:
FLD	sim/frv/model.c	17693;"	d	file:
FLD	sim/frv/model.c	17711;"	d	file:
FLD	sim/frv/model.c	17717;"	d	file:
FLD	sim/frv/model.c	17735;"	d	file:
FLD	sim/frv/model.c	17741;"	d	file:
FLD	sim/frv/model.c	17759;"	d	file:
FLD	sim/frv/model.c	17765;"	d	file:
FLD	sim/frv/model.c	1777;"	d	file:
FLD	sim/frv/model.c	17783;"	d	file:
FLD	sim/frv/model.c	17789;"	d	file:
FLD	sim/frv/model.c	17799;"	d	file:
FLD	sim/frv/model.c	177;"	d	file:
FLD	sim/frv/model.c	17805;"	d	file:
FLD	sim/frv/model.c	17815;"	d	file:
FLD	sim/frv/model.c	17821;"	d	file:
FLD	sim/frv/model.c	1783;"	d	file:
FLD	sim/frv/model.c	17840;"	d	file:
FLD	sim/frv/model.c	17846;"	d	file:
FLD	sim/frv/model.c	17863;"	d	file:
FLD	sim/frv/model.c	17869;"	d	file:
FLD	sim/frv/model.c	17888;"	d	file:
FLD	sim/frv/model.c	17894;"	d	file:
FLD	sim/frv/model.c	17910;"	d	file:
FLD	sim/frv/model.c	17916;"	d	file:
FLD	sim/frv/model.c	17932;"	d	file:
FLD	sim/frv/model.c	17938;"	d	file:
FLD	sim/frv/model.c	1793;"	d	file:
FLD	sim/frv/model.c	17954;"	d	file:
FLD	sim/frv/model.c	17960;"	d	file:
FLD	sim/frv/model.c	17976;"	d	file:
FLD	sim/frv/model.c	17982;"	d	file:
FLD	sim/frv/model.c	17992;"	d	file:
FLD	sim/frv/model.c	17998;"	d	file:
FLD	sim/frv/model.c	1799;"	d	file:
FLD	sim/frv/model.c	18008;"	d	file:
FLD	sim/frv/model.c	18014;"	d	file:
FLD	sim/frv/model.c	18030;"	d	file:
FLD	sim/frv/model.c	18036;"	d	file:
FLD	sim/frv/model.c	18052;"	d	file:
FLD	sim/frv/model.c	18058;"	d	file:
FLD	sim/frv/model.c	18074;"	d	file:
FLD	sim/frv/model.c	18080;"	d	file:
FLD	sim/frv/model.c	18096;"	d	file:
FLD	sim/frv/model.c	1809;"	d	file:
FLD	sim/frv/model.c	18102;"	d	file:
FLD	sim/frv/model.c	18118;"	d	file:
FLD	sim/frv/model.c	18124;"	d	file:
FLD	sim/frv/model.c	18140;"	d	file:
FLD	sim/frv/model.c	18146;"	d	file:
FLD	sim/frv/model.c	1815;"	d	file:
FLD	sim/frv/model.c	18161;"	d	file:
FLD	sim/frv/model.c	18167;"	d	file:
FLD	sim/frv/model.c	18181;"	d	file:
FLD	sim/frv/model.c	18187;"	d	file:
FLD	sim/frv/model.c	18204;"	d	file:
FLD	sim/frv/model.c	18210;"	d	file:
FLD	sim/frv/model.c	18227;"	d	file:
FLD	sim/frv/model.c	18233;"	d	file:
FLD	sim/frv/model.c	18250;"	d	file:
FLD	sim/frv/model.c	18256;"	d	file:
FLD	sim/frv/model.c	1825;"	d	file:
FLD	sim/frv/model.c	18273;"	d	file:
FLD	sim/frv/model.c	18279;"	d	file:
FLD	sim/frv/model.c	18296;"	d	file:
FLD	sim/frv/model.c	18302;"	d	file:
FLD	sim/frv/model.c	18319;"	d	file:
FLD	sim/frv/model.c	1831;"	d	file:
FLD	sim/frv/model.c	18325;"	d	file:
FLD	sim/frv/model.c	18342;"	d	file:
FLD	sim/frv/model.c	18348;"	d	file:
FLD	sim/frv/model.c	18365;"	d	file:
FLD	sim/frv/model.c	18371;"	d	file:
FLD	sim/frv/model.c	18388;"	d	file:
FLD	sim/frv/model.c	18394;"	d	file:
FLD	sim/frv/model.c	183;"	d	file:
FLD	sim/frv/model.c	18411;"	d	file:
FLD	sim/frv/model.c	18417;"	d	file:
FLD	sim/frv/model.c	1841;"	d	file:
FLD	sim/frv/model.c	18434;"	d	file:
FLD	sim/frv/model.c	18440;"	d	file:
FLD	sim/frv/model.c	18457;"	d	file:
FLD	sim/frv/model.c	18463;"	d	file:
FLD	sim/frv/model.c	1847;"	d	file:
FLD	sim/frv/model.c	18480;"	d	file:
FLD	sim/frv/model.c	18486;"	d	file:
FLD	sim/frv/model.c	18503;"	d	file:
FLD	sim/frv/model.c	18509;"	d	file:
FLD	sim/frv/model.c	18524;"	d	file:
FLD	sim/frv/model.c	18530;"	d	file:
FLD	sim/frv/model.c	18544;"	d	file:
FLD	sim/frv/model.c	18550;"	d	file:
FLD	sim/frv/model.c	18567;"	d	file:
FLD	sim/frv/model.c	18573;"	d	file:
FLD	sim/frv/model.c	1857;"	d	file:
FLD	sim/frv/model.c	18590;"	d	file:
FLD	sim/frv/model.c	18596;"	d	file:
FLD	sim/frv/model.c	18613;"	d	file:
FLD	sim/frv/model.c	18619;"	d	file:
FLD	sim/frv/model.c	18636;"	d	file:
FLD	sim/frv/model.c	1863;"	d	file:
FLD	sim/frv/model.c	18642;"	d	file:
FLD	sim/frv/model.c	18659;"	d	file:
FLD	sim/frv/model.c	18665;"	d	file:
FLD	sim/frv/model.c	18682;"	d	file:
FLD	sim/frv/model.c	18688;"	d	file:
FLD	sim/frv/model.c	18705;"	d	file:
FLD	sim/frv/model.c	18711;"	d	file:
FLD	sim/frv/model.c	18728;"	d	file:
FLD	sim/frv/model.c	18734;"	d	file:
FLD	sim/frv/model.c	1873;"	d	file:
FLD	sim/frv/model.c	18751;"	d	file:
FLD	sim/frv/model.c	18757;"	d	file:
FLD	sim/frv/model.c	18774;"	d	file:
FLD	sim/frv/model.c	18780;"	d	file:
FLD	sim/frv/model.c	18797;"	d	file:
FLD	sim/frv/model.c	1879;"	d	file:
FLD	sim/frv/model.c	18803;"	d	file:
FLD	sim/frv/model.c	18820;"	d	file:
FLD	sim/frv/model.c	18826;"	d	file:
FLD	sim/frv/model.c	18843;"	d	file:
FLD	sim/frv/model.c	18849;"	d	file:
FLD	sim/frv/model.c	18866;"	d	file:
FLD	sim/frv/model.c	18872;"	d	file:
FLD	sim/frv/model.c	18887;"	d	file:
FLD	sim/frv/model.c	18893;"	d	file:
FLD	sim/frv/model.c	1889;"	d	file:
FLD	sim/frv/model.c	18908;"	d	file:
FLD	sim/frv/model.c	18914;"	d	file:
FLD	sim/frv/model.c	18928;"	d	file:
FLD	sim/frv/model.c	18934;"	d	file:
FLD	sim/frv/model.c	18951;"	d	file:
FLD	sim/frv/model.c	18957;"	d	file:
FLD	sim/frv/model.c	1895;"	d	file:
FLD	sim/frv/model.c	18974;"	d	file:
FLD	sim/frv/model.c	18980;"	d	file:
FLD	sim/frv/model.c	18997;"	d	file:
FLD	sim/frv/model.c	19003;"	d	file:
FLD	sim/frv/model.c	19020;"	d	file:
FLD	sim/frv/model.c	19026;"	d	file:
FLD	sim/frv/model.c	19043;"	d	file:
FLD	sim/frv/model.c	19049;"	d	file:
FLD	sim/frv/model.c	1905;"	d	file:
FLD	sim/frv/model.c	19066;"	d	file:
FLD	sim/frv/model.c	19072;"	d	file:
FLD	sim/frv/model.c	19089;"	d	file:
FLD	sim/frv/model.c	19095;"	d	file:
FLD	sim/frv/model.c	19112;"	d	file:
FLD	sim/frv/model.c	19118;"	d	file:
FLD	sim/frv/model.c	1911;"	d	file:
FLD	sim/frv/model.c	19135;"	d	file:
FLD	sim/frv/model.c	19141;"	d	file:
FLD	sim/frv/model.c	19158;"	d	file:
FLD	sim/frv/model.c	19164;"	d	file:
FLD	sim/frv/model.c	19181;"	d	file:
FLD	sim/frv/model.c	19187;"	d	file:
FLD	sim/frv/model.c	19204;"	d	file:
FLD	sim/frv/model.c	19210;"	d	file:
FLD	sim/frv/model.c	1921;"	d	file:
FLD	sim/frv/model.c	19227;"	d	file:
FLD	sim/frv/model.c	19233;"	d	file:
FLD	sim/frv/model.c	19250;"	d	file:
FLD	sim/frv/model.c	19256;"	d	file:
FLD	sim/frv/model.c	19271;"	d	file:
FLD	sim/frv/model.c	19277;"	d	file:
FLD	sim/frv/model.c	1927;"	d	file:
FLD	sim/frv/model.c	19291;"	d	file:
FLD	sim/frv/model.c	19297;"	d	file:
FLD	sim/frv/model.c	19314;"	d	file:
FLD	sim/frv/model.c	19320;"	d	file:
FLD	sim/frv/model.c	19337;"	d	file:
FLD	sim/frv/model.c	19343;"	d	file:
FLD	sim/frv/model.c	19360;"	d	file:
FLD	sim/frv/model.c	19366;"	d	file:
FLD	sim/frv/model.c	1937;"	d	file:
FLD	sim/frv/model.c	19383;"	d	file:
FLD	sim/frv/model.c	19389;"	d	file:
FLD	sim/frv/model.c	193;"	d	file:
FLD	sim/frv/model.c	19406;"	d	file:
FLD	sim/frv/model.c	19412;"	d	file:
FLD	sim/frv/model.c	19429;"	d	file:
FLD	sim/frv/model.c	19435;"	d	file:
FLD	sim/frv/model.c	1943;"	d	file:
FLD	sim/frv/model.c	19452;"	d	file:
FLD	sim/frv/model.c	19458;"	d	file:
FLD	sim/frv/model.c	19475;"	d	file:
FLD	sim/frv/model.c	19481;"	d	file:
FLD	sim/frv/model.c	19498;"	d	file:
FLD	sim/frv/model.c	19504;"	d	file:
FLD	sim/frv/model.c	19521;"	d	file:
FLD	sim/frv/model.c	19527;"	d	file:
FLD	sim/frv/model.c	1953;"	d	file:
FLD	sim/frv/model.c	19544;"	d	file:
FLD	sim/frv/model.c	19550;"	d	file:
FLD	sim/frv/model.c	19567;"	d	file:
FLD	sim/frv/model.c	19573;"	d	file:
FLD	sim/frv/model.c	19590;"	d	file:
FLD	sim/frv/model.c	19596;"	d	file:
FLD	sim/frv/model.c	1959;"	d	file:
FLD	sim/frv/model.c	19613;"	d	file:
FLD	sim/frv/model.c	19619;"	d	file:
FLD	sim/frv/model.c	19634;"	d	file:
FLD	sim/frv/model.c	19640;"	d	file:
FLD	sim/frv/model.c	19654;"	d	file:
FLD	sim/frv/model.c	19660;"	d	file:
FLD	sim/frv/model.c	19677;"	d	file:
FLD	sim/frv/model.c	19683;"	d	file:
FLD	sim/frv/model.c	1969;"	d	file:
FLD	sim/frv/model.c	19700;"	d	file:
FLD	sim/frv/model.c	19706;"	d	file:
FLD	sim/frv/model.c	19723;"	d	file:
FLD	sim/frv/model.c	19729;"	d	file:
FLD	sim/frv/model.c	19746;"	d	file:
FLD	sim/frv/model.c	19752;"	d	file:
FLD	sim/frv/model.c	1975;"	d	file:
FLD	sim/frv/model.c	19769;"	d	file:
FLD	sim/frv/model.c	19775;"	d	file:
FLD	sim/frv/model.c	19792;"	d	file:
FLD	sim/frv/model.c	19798;"	d	file:
FLD	sim/frv/model.c	19815;"	d	file:
FLD	sim/frv/model.c	19821;"	d	file:
FLD	sim/frv/model.c	19838;"	d	file:
FLD	sim/frv/model.c	19844;"	d	file:
FLD	sim/frv/model.c	1985;"	d	file:
FLD	sim/frv/model.c	19861;"	d	file:
FLD	sim/frv/model.c	19867;"	d	file:
FLD	sim/frv/model.c	19884;"	d	file:
FLD	sim/frv/model.c	19890;"	d	file:
FLD	sim/frv/model.c	19907;"	d	file:
FLD	sim/frv/model.c	19913;"	d	file:
FLD	sim/frv/model.c	1991;"	d	file:
FLD	sim/frv/model.c	19930;"	d	file:
FLD	sim/frv/model.c	19936;"	d	file:
FLD	sim/frv/model.c	19953;"	d	file:
FLD	sim/frv/model.c	19959;"	d	file:
FLD	sim/frv/model.c	19976;"	d	file:
FLD	sim/frv/model.c	19982;"	d	file:
FLD	sim/frv/model.c	19997;"	d	file:
FLD	sim/frv/model.c	199;"	d	file:
FLD	sim/frv/model.c	20003;"	d	file:
FLD	sim/frv/model.c	20017;"	d	file:
FLD	sim/frv/model.c	2001;"	d	file:
FLD	sim/frv/model.c	20023;"	d	file:
FLD	sim/frv/model.c	20040;"	d	file:
FLD	sim/frv/model.c	20046;"	d	file:
FLD	sim/frv/model.c	20063;"	d	file:
FLD	sim/frv/model.c	20069;"	d	file:
FLD	sim/frv/model.c	2007;"	d	file:
FLD	sim/frv/model.c	20086;"	d	file:
FLD	sim/frv/model.c	20092;"	d	file:
FLD	sim/frv/model.c	20109;"	d	file:
FLD	sim/frv/model.c	20115;"	d	file:
FLD	sim/frv/model.c	20132;"	d	file:
FLD	sim/frv/model.c	20138;"	d	file:
FLD	sim/frv/model.c	20155;"	d	file:
FLD	sim/frv/model.c	20161;"	d	file:
FLD	sim/frv/model.c	20178;"	d	file:
FLD	sim/frv/model.c	2017;"	d	file:
FLD	sim/frv/model.c	20184;"	d	file:
FLD	sim/frv/model.c	20201;"	d	file:
FLD	sim/frv/model.c	20207;"	d	file:
FLD	sim/frv/model.c	20224;"	d	file:
FLD	sim/frv/model.c	20230;"	d	file:
FLD	sim/frv/model.c	2023;"	d	file:
FLD	sim/frv/model.c	20247;"	d	file:
FLD	sim/frv/model.c	20253;"	d	file:
FLD	sim/frv/model.c	20270;"	d	file:
FLD	sim/frv/model.c	20276;"	d	file:
FLD	sim/frv/model.c	20293;"	d	file:
FLD	sim/frv/model.c	20299;"	d	file:
FLD	sim/frv/model.c	20316;"	d	file:
FLD	sim/frv/model.c	20322;"	d	file:
FLD	sim/frv/model.c	20339;"	d	file:
FLD	sim/frv/model.c	2033;"	d	file:
FLD	sim/frv/model.c	20345;"	d	file:
FLD	sim/frv/model.c	20364;"	d	file:
FLD	sim/frv/model.c	20370;"	d	file:
FLD	sim/frv/model.c	20389;"	d	file:
FLD	sim/frv/model.c	20395;"	d	file:
FLD	sim/frv/model.c	2039;"	d	file:
FLD	sim/frv/model.c	20412;"	d	file:
FLD	sim/frv/model.c	20418;"	d	file:
FLD	sim/frv/model.c	20435;"	d	file:
FLD	sim/frv/model.c	20441;"	d	file:
FLD	sim/frv/model.c	20456;"	d	file:
FLD	sim/frv/model.c	20462;"	d	file:
FLD	sim/frv/model.c	20472;"	d	file:
FLD	sim/frv/model.c	20478;"	d	file:
FLD	sim/frv/model.c	20488;"	d	file:
FLD	sim/frv/model.c	20494;"	d	file:
FLD	sim/frv/model.c	2049;"	d	file:
FLD	sim/frv/model.c	20512;"	d	file:
FLD	sim/frv/model.c	20518;"	d	file:
FLD	sim/frv/model.c	20532;"	d	file:
FLD	sim/frv/model.c	20538;"	d	file:
FLD	sim/frv/model.c	20558;"	d	file:
FLD	sim/frv/model.c	2055;"	d	file:
FLD	sim/frv/model.c	20564;"	d	file:
FLD	sim/frv/model.c	20584;"	d	file:
FLD	sim/frv/model.c	20590;"	d	file:
FLD	sim/frv/model.c	20610;"	d	file:
FLD	sim/frv/model.c	20616;"	d	file:
FLD	sim/frv/model.c	20636;"	d	file:
FLD	sim/frv/model.c	20642;"	d	file:
FLD	sim/frv/model.c	2065;"	d	file:
FLD	sim/frv/model.c	20662;"	d	file:
FLD	sim/frv/model.c	20668;"	d	file:
FLD	sim/frv/model.c	20688;"	d	file:
FLD	sim/frv/model.c	20694;"	d	file:
FLD	sim/frv/model.c	20714;"	d	file:
FLD	sim/frv/model.c	2071;"	d	file:
FLD	sim/frv/model.c	20720;"	d	file:
FLD	sim/frv/model.c	20740;"	d	file:
FLD	sim/frv/model.c	20746;"	d	file:
FLD	sim/frv/model.c	20766;"	d	file:
FLD	sim/frv/model.c	20772;"	d	file:
FLD	sim/frv/model.c	20792;"	d	file:
FLD	sim/frv/model.c	20798;"	d	file:
FLD	sim/frv/model.c	20818;"	d	file:
FLD	sim/frv/model.c	2081;"	d	file:
FLD	sim/frv/model.c	20824;"	d	file:
FLD	sim/frv/model.c	20844;"	d	file:
FLD	sim/frv/model.c	20850;"	d	file:
FLD	sim/frv/model.c	20870;"	d	file:
FLD	sim/frv/model.c	20876;"	d	file:
FLD	sim/frv/model.c	2087;"	d	file:
FLD	sim/frv/model.c	20896;"	d	file:
FLD	sim/frv/model.c	20902;"	d	file:
FLD	sim/frv/model.c	20920;"	d	file:
FLD	sim/frv/model.c	20926;"	d	file:
FLD	sim/frv/model.c	20940;"	d	file:
FLD	sim/frv/model.c	20946;"	d	file:
FLD	sim/frv/model.c	20966;"	d	file:
FLD	sim/frv/model.c	20972;"	d	file:
FLD	sim/frv/model.c	2097;"	d	file:
FLD	sim/frv/model.c	20992;"	d	file:
FLD	sim/frv/model.c	20998;"	d	file:
FLD	sim/frv/model.c	209;"	d	file:
FLD	sim/frv/model.c	21018;"	d	file:
FLD	sim/frv/model.c	21024;"	d	file:
FLD	sim/frv/model.c	2103;"	d	file:
FLD	sim/frv/model.c	21044;"	d	file:
FLD	sim/frv/model.c	21050;"	d	file:
FLD	sim/frv/model.c	21070;"	d	file:
FLD	sim/frv/model.c	21076;"	d	file:
FLD	sim/frv/model.c	21096;"	d	file:
FLD	sim/frv/model.c	21102;"	d	file:
FLD	sim/frv/model.c	21122;"	d	file:
FLD	sim/frv/model.c	21128;"	d	file:
FLD	sim/frv/model.c	2113;"	d	file:
FLD	sim/frv/model.c	21148;"	d	file:
FLD	sim/frv/model.c	21154;"	d	file:
FLD	sim/frv/model.c	21174;"	d	file:
FLD	sim/frv/model.c	21180;"	d	file:
FLD	sim/frv/model.c	2119;"	d	file:
FLD	sim/frv/model.c	21200;"	d	file:
FLD	sim/frv/model.c	21206;"	d	file:
FLD	sim/frv/model.c	21226;"	d	file:
FLD	sim/frv/model.c	21232;"	d	file:
FLD	sim/frv/model.c	21252;"	d	file:
FLD	sim/frv/model.c	21258;"	d	file:
FLD	sim/frv/model.c	21278;"	d	file:
FLD	sim/frv/model.c	21284;"	d	file:
FLD	sim/frv/model.c	2129;"	d	file:
FLD	sim/frv/model.c	21304;"	d	file:
FLD	sim/frv/model.c	21310;"	d	file:
FLD	sim/frv/model.c	21326;"	d	file:
FLD	sim/frv/model.c	21332;"	d	file:
FLD	sim/frv/model.c	21346;"	d	file:
FLD	sim/frv/model.c	21352;"	d	file:
FLD	sim/frv/model.c	2135;"	d	file:
FLD	sim/frv/model.c	21370;"	d	file:
FLD	sim/frv/model.c	21376;"	d	file:
FLD	sim/frv/model.c	21394;"	d	file:
FLD	sim/frv/model.c	21400;"	d	file:
FLD	sim/frv/model.c	21418;"	d	file:
FLD	sim/frv/model.c	21424;"	d	file:
FLD	sim/frv/model.c	21442;"	d	file:
FLD	sim/frv/model.c	21448;"	d	file:
FLD	sim/frv/model.c	2145;"	d	file:
FLD	sim/frv/model.c	21466;"	d	file:
FLD	sim/frv/model.c	21472;"	d	file:
FLD	sim/frv/model.c	21490;"	d	file:
FLD	sim/frv/model.c	21496;"	d	file:
FLD	sim/frv/model.c	21514;"	d	file:
FLD	sim/frv/model.c	2151;"	d	file:
FLD	sim/frv/model.c	21520;"	d	file:
FLD	sim/frv/model.c	21538;"	d	file:
FLD	sim/frv/model.c	21544;"	d	file:
FLD	sim/frv/model.c	21562;"	d	file:
FLD	sim/frv/model.c	21568;"	d	file:
FLD	sim/frv/model.c	21586;"	d	file:
FLD	sim/frv/model.c	21592;"	d	file:
FLD	sim/frv/model.c	215;"	d	file:
FLD	sim/frv/model.c	21610;"	d	file:
FLD	sim/frv/model.c	21616;"	d	file:
FLD	sim/frv/model.c	2161;"	d	file:
FLD	sim/frv/model.c	21634;"	d	file:
FLD	sim/frv/model.c	21640;"	d	file:
FLD	sim/frv/model.c	21658;"	d	file:
FLD	sim/frv/model.c	21664;"	d	file:
FLD	sim/frv/model.c	2167;"	d	file:
FLD	sim/frv/model.c	21682;"	d	file:
FLD	sim/frv/model.c	21688;"	d	file:
FLD	sim/frv/model.c	21704;"	d	file:
FLD	sim/frv/model.c	21710;"	d	file:
FLD	sim/frv/model.c	21724;"	d	file:
FLD	sim/frv/model.c	21730;"	d	file:
FLD	sim/frv/model.c	21748;"	d	file:
FLD	sim/frv/model.c	21754;"	d	file:
FLD	sim/frv/model.c	21772;"	d	file:
FLD	sim/frv/model.c	21778;"	d	file:
FLD	sim/frv/model.c	2177;"	d	file:
FLD	sim/frv/model.c	21796;"	d	file:
FLD	sim/frv/model.c	21802;"	d	file:
FLD	sim/frv/model.c	21820;"	d	file:
FLD	sim/frv/model.c	21826;"	d	file:
FLD	sim/frv/model.c	2183;"	d	file:
FLD	sim/frv/model.c	21844;"	d	file:
FLD	sim/frv/model.c	21850;"	d	file:
FLD	sim/frv/model.c	21868;"	d	file:
FLD	sim/frv/model.c	21874;"	d	file:
FLD	sim/frv/model.c	21892;"	d	file:
FLD	sim/frv/model.c	21898;"	d	file:
FLD	sim/frv/model.c	21916;"	d	file:
FLD	sim/frv/model.c	21922;"	d	file:
FLD	sim/frv/model.c	2193;"	d	file:
FLD	sim/frv/model.c	21940;"	d	file:
FLD	sim/frv/model.c	21946;"	d	file:
FLD	sim/frv/model.c	21964;"	d	file:
FLD	sim/frv/model.c	21970;"	d	file:
FLD	sim/frv/model.c	21988;"	d	file:
FLD	sim/frv/model.c	21994;"	d	file:
FLD	sim/frv/model.c	2199;"	d	file:
FLD	sim/frv/model.c	22012;"	d	file:
FLD	sim/frv/model.c	22018;"	d	file:
FLD	sim/frv/model.c	22036;"	d	file:
FLD	sim/frv/model.c	22042;"	d	file:
FLD	sim/frv/model.c	22060;"	d	file:
FLD	sim/frv/model.c	22066;"	d	file:
FLD	sim/frv/model.c	22076;"	d	file:
FLD	sim/frv/model.c	22082;"	d	file:
FLD	sim/frv/model.c	22092;"	d	file:
FLD	sim/frv/model.c	22098;"	d	file:
FLD	sim/frv/model.c	2209;"	d	file:
FLD	sim/frv/model.c	22108;"	d	file:
FLD	sim/frv/model.c	22114;"	d	file:
FLD	sim/frv/model.c	22124;"	d	file:
FLD	sim/frv/model.c	22130;"	d	file:
FLD	sim/frv/model.c	22140;"	d	file:
FLD	sim/frv/model.c	22146;"	d	file:
FLD	sim/frv/model.c	22156;"	d	file:
FLD	sim/frv/model.c	2215;"	d	file:
FLD	sim/frv/model.c	22162;"	d	file:
FLD	sim/frv/model.c	22172;"	d	file:
FLD	sim/frv/model.c	22178;"	d	file:
FLD	sim/frv/model.c	22188;"	d	file:
FLD	sim/frv/model.c	22194;"	d	file:
FLD	sim/frv/model.c	22204;"	d	file:
FLD	sim/frv/model.c	22210;"	d	file:
FLD	sim/frv/model.c	22220;"	d	file:
FLD	sim/frv/model.c	22226;"	d	file:
FLD	sim/frv/model.c	22236;"	d	file:
FLD	sim/frv/model.c	22242;"	d	file:
FLD	sim/frv/model.c	22252;"	d	file:
FLD	sim/frv/model.c	22258;"	d	file:
FLD	sim/frv/model.c	2225;"	d	file:
FLD	sim/frv/model.c	22270;"	d	file:
FLD	sim/frv/model.c	22276;"	d	file:
FLD	sim/frv/model.c	22288;"	d	file:
FLD	sim/frv/model.c	22294;"	d	file:
FLD	sim/frv/model.c	22308;"	d	file:
FLD	sim/frv/model.c	22314;"	d	file:
FLD	sim/frv/model.c	2231;"	d	file:
FLD	sim/frv/model.c	22328;"	d	file:
FLD	sim/frv/model.c	22334;"	d	file:
FLD	sim/frv/model.c	22348;"	d	file:
FLD	sim/frv/model.c	22354;"	d	file:
FLD	sim/frv/model.c	22368;"	d	file:
FLD	sim/frv/model.c	22374;"	d	file:
FLD	sim/frv/model.c	22388;"	d	file:
FLD	sim/frv/model.c	22394;"	d	file:
FLD	sim/frv/model.c	22408;"	d	file:
FLD	sim/frv/model.c	22414;"	d	file:
FLD	sim/frv/model.c	2241;"	d	file:
FLD	sim/frv/model.c	22428;"	d	file:
FLD	sim/frv/model.c	22434;"	d	file:
FLD	sim/frv/model.c	22448;"	d	file:
FLD	sim/frv/model.c	22454;"	d	file:
FLD	sim/frv/model.c	22468;"	d	file:
FLD	sim/frv/model.c	22474;"	d	file:
FLD	sim/frv/model.c	2247;"	d	file:
FLD	sim/frv/model.c	22488;"	d	file:
FLD	sim/frv/model.c	22494;"	d	file:
FLD	sim/frv/model.c	22508;"	d	file:
FLD	sim/frv/model.c	22514;"	d	file:
FLD	sim/frv/model.c	22528;"	d	file:
FLD	sim/frv/model.c	22534;"	d	file:
FLD	sim/frv/model.c	22548;"	d	file:
FLD	sim/frv/model.c	22554;"	d	file:
FLD	sim/frv/model.c	22568;"	d	file:
FLD	sim/frv/model.c	22574;"	d	file:
FLD	sim/frv/model.c	2257;"	d	file:
FLD	sim/frv/model.c	22586;"	d	file:
FLD	sim/frv/model.c	22592;"	d	file:
FLD	sim/frv/model.c	225;"	d	file:
FLD	sim/frv/model.c	22604;"	d	file:
FLD	sim/frv/model.c	22610;"	d	file:
FLD	sim/frv/model.c	22624;"	d	file:
FLD	sim/frv/model.c	22630;"	d	file:
FLD	sim/frv/model.c	2263;"	d	file:
FLD	sim/frv/model.c	22644;"	d	file:
FLD	sim/frv/model.c	22650;"	d	file:
FLD	sim/frv/model.c	22664;"	d	file:
FLD	sim/frv/model.c	22670;"	d	file:
FLD	sim/frv/model.c	22684;"	d	file:
FLD	sim/frv/model.c	22690;"	d	file:
FLD	sim/frv/model.c	22704;"	d	file:
FLD	sim/frv/model.c	22710;"	d	file:
FLD	sim/frv/model.c	22724;"	d	file:
FLD	sim/frv/model.c	22730;"	d	file:
FLD	sim/frv/model.c	2273;"	d	file:
FLD	sim/frv/model.c	22744;"	d	file:
FLD	sim/frv/model.c	22750;"	d	file:
FLD	sim/frv/model.c	22764;"	d	file:
FLD	sim/frv/model.c	22770;"	d	file:
FLD	sim/frv/model.c	22784;"	d	file:
FLD	sim/frv/model.c	22790;"	d	file:
FLD	sim/frv/model.c	2279;"	d	file:
FLD	sim/frv/model.c	22804;"	d	file:
FLD	sim/frv/model.c	22810;"	d	file:
FLD	sim/frv/model.c	22824;"	d	file:
FLD	sim/frv/model.c	22830;"	d	file:
FLD	sim/frv/model.c	22844;"	d	file:
FLD	sim/frv/model.c	22850;"	d	file:
FLD	sim/frv/model.c	22864;"	d	file:
FLD	sim/frv/model.c	22870;"	d	file:
FLD	sim/frv/model.c	22884;"	d	file:
FLD	sim/frv/model.c	22890;"	d	file:
FLD	sim/frv/model.c	2289;"	d	file:
FLD	sim/frv/model.c	22902;"	d	file:
FLD	sim/frv/model.c	22908;"	d	file:
FLD	sim/frv/model.c	22920;"	d	file:
FLD	sim/frv/model.c	22926;"	d	file:
FLD	sim/frv/model.c	22940;"	d	file:
FLD	sim/frv/model.c	22946;"	d	file:
FLD	sim/frv/model.c	2295;"	d	file:
FLD	sim/frv/model.c	22960;"	d	file:
FLD	sim/frv/model.c	22966;"	d	file:
FLD	sim/frv/model.c	22980;"	d	file:
FLD	sim/frv/model.c	22986;"	d	file:
FLD	sim/frv/model.c	23000;"	d	file:
FLD	sim/frv/model.c	23006;"	d	file:
FLD	sim/frv/model.c	23020;"	d	file:
FLD	sim/frv/model.c	23026;"	d	file:
FLD	sim/frv/model.c	23040;"	d	file:
FLD	sim/frv/model.c	23046;"	d	file:
FLD	sim/frv/model.c	2305;"	d	file:
FLD	sim/frv/model.c	23060;"	d	file:
FLD	sim/frv/model.c	23066;"	d	file:
FLD	sim/frv/model.c	23080;"	d	file:
FLD	sim/frv/model.c	23086;"	d	file:
FLD	sim/frv/model.c	23100;"	d	file:
FLD	sim/frv/model.c	23106;"	d	file:
FLD	sim/frv/model.c	2311;"	d	file:
FLD	sim/frv/model.c	23120;"	d	file:
FLD	sim/frv/model.c	23126;"	d	file:
FLD	sim/frv/model.c	23140;"	d	file:
FLD	sim/frv/model.c	23146;"	d	file:
FLD	sim/frv/model.c	23160;"	d	file:
FLD	sim/frv/model.c	23166;"	d	file:
FLD	sim/frv/model.c	23180;"	d	file:
FLD	sim/frv/model.c	23186;"	d	file:
FLD	sim/frv/model.c	231;"	d	file:
FLD	sim/frv/model.c	23200;"	d	file:
FLD	sim/frv/model.c	23206;"	d	file:
FLD	sim/frv/model.c	23218;"	d	file:
FLD	sim/frv/model.c	2321;"	d	file:
FLD	sim/frv/model.c	23224;"	d	file:
FLD	sim/frv/model.c	23236;"	d	file:
FLD	sim/frv/model.c	23242;"	d	file:
FLD	sim/frv/model.c	23256;"	d	file:
FLD	sim/frv/model.c	23262;"	d	file:
FLD	sim/frv/model.c	23276;"	d	file:
FLD	sim/frv/model.c	2327;"	d	file:
FLD	sim/frv/model.c	23282;"	d	file:
FLD	sim/frv/model.c	23296;"	d	file:
FLD	sim/frv/model.c	23302;"	d	file:
FLD	sim/frv/model.c	23316;"	d	file:
FLD	sim/frv/model.c	23322;"	d	file:
FLD	sim/frv/model.c	23336;"	d	file:
FLD	sim/frv/model.c	23342;"	d	file:
FLD	sim/frv/model.c	23356;"	d	file:
FLD	sim/frv/model.c	23362;"	d	file:
FLD	sim/frv/model.c	23376;"	d	file:
FLD	sim/frv/model.c	2337;"	d	file:
FLD	sim/frv/model.c	23382;"	d	file:
FLD	sim/frv/model.c	23396;"	d	file:
FLD	sim/frv/model.c	23402;"	d	file:
FLD	sim/frv/model.c	23416;"	d	file:
FLD	sim/frv/model.c	23422;"	d	file:
FLD	sim/frv/model.c	23436;"	d	file:
FLD	sim/frv/model.c	2343;"	d	file:
FLD	sim/frv/model.c	23442;"	d	file:
FLD	sim/frv/model.c	23456;"	d	file:
FLD	sim/frv/model.c	23462;"	d	file:
FLD	sim/frv/model.c	23476;"	d	file:
FLD	sim/frv/model.c	23482;"	d	file:
FLD	sim/frv/model.c	23496;"	d	file:
FLD	sim/frv/model.c	23502;"	d	file:
FLD	sim/frv/model.c	23516;"	d	file:
FLD	sim/frv/model.c	23522;"	d	file:
FLD	sim/frv/model.c	2353;"	d	file:
FLD	sim/frv/model.c	23541;"	d	file:
FLD	sim/frv/model.c	23547;"	d	file:
FLD	sim/frv/model.c	23566;"	d	file:
FLD	sim/frv/model.c	23572;"	d	file:
FLD	sim/frv/model.c	23588;"	d	file:
FLD	sim/frv/model.c	23594;"	d	file:
FLD	sim/frv/model.c	2359;"	d	file:
FLD	sim/frv/model.c	23610;"	d	file:
FLD	sim/frv/model.c	23616;"	d	file:
FLD	sim/frv/model.c	23632;"	d	file:
FLD	sim/frv/model.c	23638;"	d	file:
FLD	sim/frv/model.c	23654;"	d	file:
FLD	sim/frv/model.c	23660;"	d	file:
FLD	sim/frv/model.c	23676;"	d	file:
FLD	sim/frv/model.c	23682;"	d	file:
FLD	sim/frv/model.c	23698;"	d	file:
FLD	sim/frv/model.c	2369;"	d	file:
FLD	sim/frv/model.c	23704;"	d	file:
FLD	sim/frv/model.c	23714;"	d	file:
FLD	sim/frv/model.c	23720;"	d	file:
FLD	sim/frv/model.c	23730;"	d	file:
FLD	sim/frv/model.c	23736;"	d	file:
FLD	sim/frv/model.c	23746;"	d	file:
FLD	sim/frv/model.c	23752;"	d	file:
FLD	sim/frv/model.c	2375;"	d	file:
FLD	sim/frv/model.c	23762;"	d	file:
FLD	sim/frv/model.c	23768;"	d	file:
FLD	sim/frv/model.c	23784;"	d	file:
FLD	sim/frv/model.c	23790;"	d	file:
FLD	sim/frv/model.c	23806;"	d	file:
FLD	sim/frv/model.c	23812;"	d	file:
FLD	sim/frv/model.c	23826;"	d	file:
FLD	sim/frv/model.c	23832;"	d	file:
FLD	sim/frv/model.c	23846;"	d	file:
FLD	sim/frv/model.c	23852;"	d	file:
FLD	sim/frv/model.c	2385;"	d	file:
FLD	sim/frv/model.c	23862;"	d	file:
FLD	sim/frv/model.c	23868;"	d	file:
FLD	sim/frv/model.c	23878;"	d	file:
FLD	sim/frv/model.c	23884;"	d	file:
FLD	sim/frv/model.c	23894;"	d	file:
FLD	sim/frv/model.c	23900;"	d	file:
FLD	sim/frv/model.c	23910;"	d	file:
FLD	sim/frv/model.c	23916;"	d	file:
FLD	sim/frv/model.c	2391;"	d	file:
FLD	sim/frv/model.c	23926;"	d	file:
FLD	sim/frv/model.c	23932;"	d	file:
FLD	sim/frv/model.c	23942;"	d	file:
FLD	sim/frv/model.c	23948;"	d	file:
FLD	sim/frv/model.c	23958;"	d	file:
FLD	sim/frv/model.c	23964;"	d	file:
FLD	sim/frv/model.c	23977;"	d	file:
FLD	sim/frv/model.c	23983;"	d	file:
FLD	sim/frv/model.c	23996;"	d	file:
FLD	sim/frv/model.c	24002;"	d	file:
FLD	sim/frv/model.c	24013;"	d	file:
FLD	sim/frv/model.c	24019;"	d	file:
FLD	sim/frv/model.c	2401;"	d	file:
FLD	sim/frv/model.c	24030;"	d	file:
FLD	sim/frv/model.c	24036;"	d	file:
FLD	sim/frv/model.c	24048;"	d	file:
FLD	sim/frv/model.c	24054;"	d	file:
FLD	sim/frv/model.c	24066;"	d	file:
FLD	sim/frv/model.c	24072;"	d	file:
FLD	sim/frv/model.c	2407;"	d	file:
FLD	sim/frv/model.c	24084;"	d	file:
FLD	sim/frv/model.c	24090;"	d	file:
FLD	sim/frv/model.c	24102;"	d	file:
FLD	sim/frv/model.c	24108;"	d	file:
FLD	sim/frv/model.c	24128;"	d	file:
FLD	sim/frv/model.c	24134;"	d	file:
FLD	sim/frv/model.c	24154;"	d	file:
FLD	sim/frv/model.c	24160;"	d	file:
FLD	sim/frv/model.c	2417;"	d	file:
FLD	sim/frv/model.c	24180;"	d	file:
FLD	sim/frv/model.c	24186;"	d	file:
FLD	sim/frv/model.c	241;"	d	file:
FLD	sim/frv/model.c	24206;"	d	file:
FLD	sim/frv/model.c	24212;"	d	file:
FLD	sim/frv/model.c	24222;"	d	file:
FLD	sim/frv/model.c	24228;"	d	file:
FLD	sim/frv/model.c	24238;"	d	file:
FLD	sim/frv/model.c	2423;"	d	file:
FLD	sim/frv/model.c	24244;"	d	file:
FLD	sim/frv/model.c	24254;"	d	file:
FLD	sim/frv/model.c	24260;"	d	file:
FLD	sim/frv/model.c	24270;"	d	file:
FLD	sim/frv/model.c	24276;"	d	file:
FLD	sim/frv/model.c	24296;"	d	file:
FLD	sim/frv/model.c	24302;"	d	file:
FLD	sim/frv/model.c	24322;"	d	file:
FLD	sim/frv/model.c	24328;"	d	file:
FLD	sim/frv/model.c	2433;"	d	file:
FLD	sim/frv/model.c	24348;"	d	file:
FLD	sim/frv/model.c	24354;"	d	file:
FLD	sim/frv/model.c	24374;"	d	file:
FLD	sim/frv/model.c	24380;"	d	file:
FLD	sim/frv/model.c	24390;"	d	file:
FLD	sim/frv/model.c	24396;"	d	file:
FLD	sim/frv/model.c	2439;"	d	file:
FLD	sim/frv/model.c	24408;"	d	file:
FLD	sim/frv/model.c	24414;"	d	file:
FLD	sim/frv/model.c	24424;"	d	file:
FLD	sim/frv/model.c	24430;"	d	file:
FLD	sim/frv/model.c	24444;"	d	file:
FLD	sim/frv/model.c	24450;"	d	file:
FLD	sim/frv/model.c	24470;"	d	file:
FLD	sim/frv/model.c	24476;"	d	file:
FLD	sim/frv/model.c	24496;"	d	file:
FLD	sim/frv/model.c	2449;"	d	file:
FLD	sim/frv/model.c	24502;"	d	file:
FLD	sim/frv/model.c	24512;"	d	file:
FLD	sim/frv/model.c	24518;"	d	file:
FLD	sim/frv/model.c	24538;"	d	file:
FLD	sim/frv/model.c	24544;"	d	file:
FLD	sim/frv/model.c	2455;"	d	file:
FLD	sim/frv/model.c	24564;"	d	file:
FLD	sim/frv/model.c	24570;"	d	file:
FLD	sim/frv/model.c	24590;"	d	file:
FLD	sim/frv/model.c	24596;"	d	file:
FLD	sim/frv/model.c	24606;"	d	file:
FLD	sim/frv/model.c	24612;"	d	file:
FLD	sim/frv/model.c	24632;"	d	file:
FLD	sim/frv/model.c	24638;"	d	file:
FLD	sim/frv/model.c	24656;"	d	file:
FLD	sim/frv/model.c	2465;"	d	file:
FLD	sim/frv/model.c	24662;"	d	file:
FLD	sim/frv/model.c	24672;"	d	file:
FLD	sim/frv/model.c	24678;"	d	file:
FLD	sim/frv/model.c	24688;"	d	file:
FLD	sim/frv/model.c	24694;"	d	file:
FLD	sim/frv/model.c	24704;"	d	file:
FLD	sim/frv/model.c	24710;"	d	file:
FLD	sim/frv/model.c	2471;"	d	file:
FLD	sim/frv/model.c	24728;"	d	file:
FLD	sim/frv/model.c	24734;"	d	file:
FLD	sim/frv/model.c	24752;"	d	file:
FLD	sim/frv/model.c	24758;"	d	file:
FLD	sim/frv/model.c	24780;"	d	file:
FLD	sim/frv/model.c	24786;"	d	file:
FLD	sim/frv/model.c	247;"	d	file:
FLD	sim/frv/model.c	24808;"	d	file:
FLD	sim/frv/model.c	24814;"	d	file:
FLD	sim/frv/model.c	2481;"	d	file:
FLD	sim/frv/model.c	24836;"	d	file:
FLD	sim/frv/model.c	24842;"	d	file:
FLD	sim/frv/model.c	24861;"	d	file:
FLD	sim/frv/model.c	24867;"	d	file:
FLD	sim/frv/model.c	24877;"	d	file:
FLD	sim/frv/model.c	2487;"	d	file:
FLD	sim/frv/model.c	24883;"	d	file:
FLD	sim/frv/model.c	24893;"	d	file:
FLD	sim/frv/model.c	24899;"	d	file:
FLD	sim/frv/model.c	24909;"	d	file:
FLD	sim/frv/model.c	24915;"	d	file:
FLD	sim/frv/model.c	24925;"	d	file:
FLD	sim/frv/model.c	24931;"	d	file:
FLD	sim/frv/model.c	24953;"	d	file:
FLD	sim/frv/model.c	24959;"	d	file:
FLD	sim/frv/model.c	2497;"	d	file:
FLD	sim/frv/model.c	24981;"	d	file:
FLD	sim/frv/model.c	24987;"	d	file:
FLD	sim/frv/model.c	25009;"	d	file:
FLD	sim/frv/model.c	25015;"	d	file:
FLD	sim/frv/model.c	25034;"	d	file:
FLD	sim/frv/model.c	2503;"	d	file:
FLD	sim/frv/model.c	25040;"	d	file:
FLD	sim/frv/model.c	25062;"	d	file:
FLD	sim/frv/model.c	25068;"	d	file:
FLD	sim/frv/model.c	25090;"	d	file:
FLD	sim/frv/model.c	25096;"	d	file:
FLD	sim/frv/model.c	25118;"	d	file:
FLD	sim/frv/model.c	25124;"	d	file:
FLD	sim/frv/model.c	2513;"	d	file:
FLD	sim/frv/model.c	25143;"	d	file:
FLD	sim/frv/model.c	25149;"	d	file:
FLD	sim/frv/model.c	25170;"	d	file:
FLD	sim/frv/model.c	25176;"	d	file:
FLD	sim/frv/model.c	25186;"	d	file:
FLD	sim/frv/model.c	25192;"	d	file:
FLD	sim/frv/model.c	2519;"	d	file:
FLD	sim/frv/model.c	25213;"	d	file:
FLD	sim/frv/model.c	25219;"	d	file:
FLD	sim/frv/model.c	25238;"	d	file:
FLD	sim/frv/model.c	25244;"	d	file:
FLD	sim/frv/model.c	25254;"	d	file:
FLD	sim/frv/model.c	25260;"	d	file:
FLD	sim/frv/model.c	25270;"	d	file:
FLD	sim/frv/model.c	25276;"	d	file:
FLD	sim/frv/model.c	25286;"	d	file:
FLD	sim/frv/model.c	25292;"	d	file:
FLD	sim/frv/model.c	2529;"	d	file:
FLD	sim/frv/model.c	25302;"	d	file:
FLD	sim/frv/model.c	25308;"	d	file:
FLD	sim/frv/model.c	25318;"	d	file:
FLD	sim/frv/model.c	25324;"	d	file:
FLD	sim/frv/model.c	25334;"	d	file:
FLD	sim/frv/model.c	25340;"	d	file:
FLD	sim/frv/model.c	25350;"	d	file:
FLD	sim/frv/model.c	25356;"	d	file:
FLD	sim/frv/model.c	2535;"	d	file:
FLD	sim/frv/model.c	25366;"	d	file:
FLD	sim/frv/model.c	25372;"	d	file:
FLD	sim/frv/model.c	25382;"	d	file:
FLD	sim/frv/model.c	25388;"	d	file:
FLD	sim/frv/model.c	25398;"	d	file:
FLD	sim/frv/model.c	25404;"	d	file:
FLD	sim/frv/model.c	25426;"	d	file:
FLD	sim/frv/model.c	25432;"	d	file:
FLD	sim/frv/model.c	25454;"	d	file:
FLD	sim/frv/model.c	2545;"	d	file:
FLD	sim/frv/model.c	25460;"	d	file:
FLD	sim/frv/model.c	25470;"	d	file:
FLD	sim/frv/model.c	25476;"	d	file:
FLD	sim/frv/model.c	25486;"	d	file:
FLD	sim/frv/model.c	25492;"	d	file:
FLD	sim/frv/model.c	25502;"	d	file:
FLD	sim/frv/model.c	25508;"	d	file:
FLD	sim/frv/model.c	25518;"	d	file:
FLD	sim/frv/model.c	2551;"	d	file:
FLD	sim/frv/model.c	25524;"	d	file:
FLD	sim/frv/model.c	25546;"	d	file:
FLD	sim/frv/model.c	25552;"	d	file:
FLD	sim/frv/model.c	25574;"	d	file:
FLD	sim/frv/model.c	25580;"	d	file:
FLD	sim/frv/model.c	25590;"	d	file:
FLD	sim/frv/model.c	25596;"	d	file:
FLD	sim/frv/model.c	25606;"	d	file:
FLD	sim/frv/model.c	25612;"	d	file:
FLD	sim/frv/model.c	2561;"	d	file:
FLD	sim/frv/model.c	25634;"	d	file:
FLD	sim/frv/model.c	25640;"	d	file:
FLD	sim/frv/model.c	25662;"	d	file:
FLD	sim/frv/model.c	25668;"	d	file:
FLD	sim/frv/model.c	2567;"	d	file:
FLD	sim/frv/model.c	25690;"	d	file:
FLD	sim/frv/model.c	25696;"	d	file:
FLD	sim/frv/model.c	25718;"	d	file:
FLD	sim/frv/model.c	25724;"	d	file:
FLD	sim/frv/model.c	25746;"	d	file:
FLD	sim/frv/model.c	25752;"	d	file:
FLD	sim/frv/model.c	25774;"	d	file:
FLD	sim/frv/model.c	2577;"	d	file:
FLD	sim/frv/model.c	25780;"	d	file:
FLD	sim/frv/model.c	257;"	d	file:
FLD	sim/frv/model.c	25802;"	d	file:
FLD	sim/frv/model.c	25808;"	d	file:
FLD	sim/frv/model.c	25830;"	d	file:
FLD	sim/frv/model.c	25836;"	d	file:
FLD	sim/frv/model.c	2583;"	d	file:
FLD	sim/frv/model.c	25858;"	d	file:
FLD	sim/frv/model.c	25864;"	d	file:
FLD	sim/frv/model.c	25886;"	d	file:
FLD	sim/frv/model.c	25892;"	d	file:
FLD	sim/frv/model.c	25914;"	d	file:
FLD	sim/frv/model.c	25920;"	d	file:
FLD	sim/frv/model.c	2593;"	d	file:
FLD	sim/frv/model.c	25942;"	d	file:
FLD	sim/frv/model.c	25948;"	d	file:
FLD	sim/frv/model.c	25970;"	d	file:
FLD	sim/frv/model.c	25976;"	d	file:
FLD	sim/frv/model.c	25998;"	d	file:
FLD	sim/frv/model.c	2599;"	d	file:
FLD	sim/frv/model.c	26004;"	d	file:
FLD	sim/frv/model.c	26014;"	d	file:
FLD	sim/frv/model.c	26020;"	d	file:
FLD	sim/frv/model.c	26032;"	d	file:
FLD	sim/frv/model.c	26038;"	d	file:
FLD	sim/frv/model.c	26050;"	d	file:
FLD	sim/frv/model.c	26056;"	d	file:
FLD	sim/frv/model.c	26069;"	d	file:
FLD	sim/frv/model.c	26075;"	d	file:
FLD	sim/frv/model.c	26087;"	d	file:
FLD	sim/frv/model.c	26093;"	d	file:
FLD	sim/frv/model.c	2609;"	d	file:
FLD	sim/frv/model.c	26105;"	d	file:
FLD	sim/frv/model.c	26111;"	d	file:
FLD	sim/frv/model.c	26124;"	d	file:
FLD	sim/frv/model.c	26130;"	d	file:
FLD	sim/frv/model.c	26149;"	d	file:
FLD	sim/frv/model.c	26155;"	d	file:
FLD	sim/frv/model.c	2615;"	d	file:
FLD	sim/frv/model.c	26174;"	d	file:
FLD	sim/frv/model.c	26180;"	d	file:
FLD	sim/frv/model.c	26199;"	d	file:
FLD	sim/frv/model.c	26205;"	d	file:
FLD	sim/frv/model.c	26224;"	d	file:
FLD	sim/frv/model.c	26230;"	d	file:
FLD	sim/frv/model.c	26249;"	d	file:
FLD	sim/frv/model.c	26255;"	d	file:
FLD	sim/frv/model.c	2625;"	d	file:
FLD	sim/frv/model.c	26274;"	d	file:
FLD	sim/frv/model.c	26280;"	d	file:
FLD	sim/frv/model.c	26297;"	d	file:
FLD	sim/frv/model.c	26303;"	d	file:
FLD	sim/frv/model.c	2631;"	d	file:
FLD	sim/frv/model.c	26320;"	d	file:
FLD	sim/frv/model.c	26326;"	d	file:
FLD	sim/frv/model.c	26343;"	d	file:
FLD	sim/frv/model.c	26349;"	d	file:
FLD	sim/frv/model.c	26366;"	d	file:
FLD	sim/frv/model.c	26372;"	d	file:
FLD	sim/frv/model.c	26391;"	d	file:
FLD	sim/frv/model.c	26397;"	d	file:
FLD	sim/frv/model.c	263;"	d	file:
FLD	sim/frv/model.c	26414;"	d	file:
FLD	sim/frv/model.c	2641;"	d	file:
FLD	sim/frv/model.c	26420;"	d	file:
FLD	sim/frv/model.c	26439;"	d	file:
FLD	sim/frv/model.c	26445;"	d	file:
FLD	sim/frv/model.c	26462;"	d	file:
FLD	sim/frv/model.c	26468;"	d	file:
FLD	sim/frv/model.c	2647;"	d	file:
FLD	sim/frv/model.c	26487;"	d	file:
FLD	sim/frv/model.c	26493;"	d	file:
FLD	sim/frv/model.c	26510;"	d	file:
FLD	sim/frv/model.c	26516;"	d	file:
FLD	sim/frv/model.c	26532;"	d	file:
FLD	sim/frv/model.c	26538;"	d	file:
FLD	sim/frv/model.c	26557;"	d	file:
FLD	sim/frv/model.c	26563;"	d	file:
FLD	sim/frv/model.c	2657;"	d	file:
FLD	sim/frv/model.c	26580;"	d	file:
FLD	sim/frv/model.c	26586;"	d	file:
FLD	sim/frv/model.c	26603;"	d	file:
FLD	sim/frv/model.c	26609;"	d	file:
FLD	sim/frv/model.c	26626;"	d	file:
FLD	sim/frv/model.c	26632;"	d	file:
FLD	sim/frv/model.c	2663;"	d	file:
FLD	sim/frv/model.c	26649;"	d	file:
FLD	sim/frv/model.c	26655;"	d	file:
FLD	sim/frv/model.c	26671;"	d	file:
FLD	sim/frv/model.c	26677;"	d	file:
FLD	sim/frv/model.c	26693;"	d	file:
FLD	sim/frv/model.c	26699;"	d	file:
FLD	sim/frv/model.c	26716;"	d	file:
FLD	sim/frv/model.c	26722;"	d	file:
FLD	sim/frv/model.c	2673;"	d	file:
FLD	sim/frv/model.c	26741;"	d	file:
FLD	sim/frv/model.c	26747;"	d	file:
FLD	sim/frv/model.c	26764;"	d	file:
FLD	sim/frv/model.c	26770;"	d	file:
FLD	sim/frv/model.c	26787;"	d	file:
FLD	sim/frv/model.c	26793;"	d	file:
FLD	sim/frv/model.c	2679;"	d	file:
FLD	sim/frv/model.c	26810;"	d	file:
FLD	sim/frv/model.c	26816;"	d	file:
FLD	sim/frv/model.c	26833;"	d	file:
FLD	sim/frv/model.c	26839;"	d	file:
FLD	sim/frv/model.c	26856;"	d	file:
FLD	sim/frv/model.c	26862;"	d	file:
FLD	sim/frv/model.c	26879;"	d	file:
FLD	sim/frv/model.c	26885;"	d	file:
FLD	sim/frv/model.c	2689;"	d	file:
FLD	sim/frv/model.c	26902;"	d	file:
FLD	sim/frv/model.c	26908;"	d	file:
FLD	sim/frv/model.c	26925;"	d	file:
FLD	sim/frv/model.c	26931;"	d	file:
FLD	sim/frv/model.c	26948;"	d	file:
FLD	sim/frv/model.c	26954;"	d	file:
FLD	sim/frv/model.c	2695;"	d	file:
FLD	sim/frv/model.c	26971;"	d	file:
FLD	sim/frv/model.c	26977;"	d	file:
FLD	sim/frv/model.c	26994;"	d	file:
FLD	sim/frv/model.c	27000;"	d	file:
FLD	sim/frv/model.c	27017;"	d	file:
FLD	sim/frv/model.c	27023;"	d	file:
FLD	sim/frv/model.c	27042;"	d	file:
FLD	sim/frv/model.c	27048;"	d	file:
FLD	sim/frv/model.c	2705;"	d	file:
FLD	sim/frv/model.c	27067;"	d	file:
FLD	sim/frv/model.c	27073;"	d	file:
FLD	sim/frv/model.c	27092;"	d	file:
FLD	sim/frv/model.c	27098;"	d	file:
FLD	sim/frv/model.c	27117;"	d	file:
FLD	sim/frv/model.c	2711;"	d	file:
FLD	sim/frv/model.c	27123;"	d	file:
FLD	sim/frv/model.c	27142;"	d	file:
FLD	sim/frv/model.c	27148;"	d	file:
FLD	sim/frv/model.c	27167;"	d	file:
FLD	sim/frv/model.c	27173;"	d	file:
FLD	sim/frv/model.c	27192;"	d	file:
FLD	sim/frv/model.c	27198;"	d	file:
FLD	sim/frv/model.c	27217;"	d	file:
FLD	sim/frv/model.c	2721;"	d	file:
FLD	sim/frv/model.c	27223;"	d	file:
FLD	sim/frv/model.c	27233;"	d	file:
FLD	sim/frv/model.c	27239;"	d	file:
FLD	sim/frv/model.c	27249;"	d	file:
FLD	sim/frv/model.c	27255;"	d	file:
FLD	sim/frv/model.c	27265;"	d	file:
FLD	sim/frv/model.c	27271;"	d	file:
FLD	sim/frv/model.c	2727;"	d	file:
FLD	sim/frv/model.c	27281;"	d	file:
FLD	sim/frv/model.c	27287;"	d	file:
FLD	sim/frv/model.c	27303;"	d	file:
FLD	sim/frv/model.c	27309;"	d	file:
FLD	sim/frv/model.c	27325;"	d	file:
FLD	sim/frv/model.c	27331;"	d	file:
FLD	sim/frv/model.c	27347;"	d	file:
FLD	sim/frv/model.c	27353;"	d	file:
FLD	sim/frv/model.c	27369;"	d	file:
FLD	sim/frv/model.c	27375;"	d	file:
FLD	sim/frv/model.c	2737;"	d	file:
FLD	sim/frv/model.c	27391;"	d	file:
FLD	sim/frv/model.c	27397;"	d	file:
FLD	sim/frv/model.c	273;"	d	file:
FLD	sim/frv/model.c	27413;"	d	file:
FLD	sim/frv/model.c	27419;"	d	file:
FLD	sim/frv/model.c	27439;"	d	file:
FLD	sim/frv/model.c	2743;"	d	file:
FLD	sim/frv/model.c	27445;"	d	file:
FLD	sim/frv/model.c	27465;"	d	file:
FLD	sim/frv/model.c	27471;"	d	file:
FLD	sim/frv/model.c	27491;"	d	file:
FLD	sim/frv/model.c	27497;"	d	file:
FLD	sim/frv/model.c	27517;"	d	file:
FLD	sim/frv/model.c	27523;"	d	file:
FLD	sim/frv/model.c	2753;"	d	file:
FLD	sim/frv/model.c	27543;"	d	file:
FLD	sim/frv/model.c	27549;"	d	file:
FLD	sim/frv/model.c	27569;"	d	file:
FLD	sim/frv/model.c	27575;"	d	file:
FLD	sim/frv/model.c	27595;"	d	file:
FLD	sim/frv/model.c	2759;"	d	file:
FLD	sim/frv/model.c	27601;"	d	file:
FLD	sim/frv/model.c	27621;"	d	file:
FLD	sim/frv/model.c	27627;"	d	file:
FLD	sim/frv/model.c	27647;"	d	file:
FLD	sim/frv/model.c	27653;"	d	file:
FLD	sim/frv/model.c	27673;"	d	file:
FLD	sim/frv/model.c	27679;"	d	file:
FLD	sim/frv/model.c	27699;"	d	file:
FLD	sim/frv/model.c	2769;"	d	file:
FLD	sim/frv/model.c	27705;"	d	file:
FLD	sim/frv/model.c	27725;"	d	file:
FLD	sim/frv/model.c	27731;"	d	file:
FLD	sim/frv/model.c	27751;"	d	file:
FLD	sim/frv/model.c	27757;"	d	file:
FLD	sim/frv/model.c	2775;"	d	file:
FLD	sim/frv/model.c	27777;"	d	file:
FLD	sim/frv/model.c	27783;"	d	file:
FLD	sim/frv/model.c	27803;"	d	file:
FLD	sim/frv/model.c	27809;"	d	file:
FLD	sim/frv/model.c	27829;"	d	file:
FLD	sim/frv/model.c	27835;"	d	file:
FLD	sim/frv/model.c	27855;"	d	file:
FLD	sim/frv/model.c	2785;"	d	file:
FLD	sim/frv/model.c	27861;"	d	file:
FLD	sim/frv/model.c	27881;"	d	file:
FLD	sim/frv/model.c	27887;"	d	file:
FLD	sim/frv/model.c	27907;"	d	file:
FLD	sim/frv/model.c	27913;"	d	file:
FLD	sim/frv/model.c	2791;"	d	file:
FLD	sim/frv/model.c	27933;"	d	file:
FLD	sim/frv/model.c	27939;"	d	file:
FLD	sim/frv/model.c	27959;"	d	file:
FLD	sim/frv/model.c	27965;"	d	file:
FLD	sim/frv/model.c	27985;"	d	file:
FLD	sim/frv/model.c	27991;"	d	file:
FLD	sim/frv/model.c	279;"	d	file:
FLD	sim/frv/model.c	28011;"	d	file:
FLD	sim/frv/model.c	28017;"	d	file:
FLD	sim/frv/model.c	2801;"	d	file:
FLD	sim/frv/model.c	28037;"	d	file:
FLD	sim/frv/model.c	28043;"	d	file:
FLD	sim/frv/model.c	28063;"	d	file:
FLD	sim/frv/model.c	28069;"	d	file:
FLD	sim/frv/model.c	2807;"	d	file:
FLD	sim/frv/model.c	28089;"	d	file:
FLD	sim/frv/model.c	28095;"	d	file:
FLD	sim/frv/model.c	28115;"	d	file:
FLD	sim/frv/model.c	28121;"	d	file:
FLD	sim/frv/model.c	28141;"	d	file:
FLD	sim/frv/model.c	28147;"	d	file:
FLD	sim/frv/model.c	28167;"	d	file:
FLD	sim/frv/model.c	28173;"	d	file:
FLD	sim/frv/model.c	2817;"	d	file:
FLD	sim/frv/model.c	28193;"	d	file:
FLD	sim/frv/model.c	28199;"	d	file:
FLD	sim/frv/model.c	28219;"	d	file:
FLD	sim/frv/model.c	28225;"	d	file:
FLD	sim/frv/model.c	2823;"	d	file:
FLD	sim/frv/model.c	28245;"	d	file:
FLD	sim/frv/model.c	28251;"	d	file:
FLD	sim/frv/model.c	28271;"	d	file:
FLD	sim/frv/model.c	28277;"	d	file:
FLD	sim/frv/model.c	28297;"	d	file:
FLD	sim/frv/model.c	28303;"	d	file:
FLD	sim/frv/model.c	28323;"	d	file:
FLD	sim/frv/model.c	28329;"	d	file:
FLD	sim/frv/model.c	2833;"	d	file:
FLD	sim/frv/model.c	28349;"	d	file:
FLD	sim/frv/model.c	28355;"	d	file:
FLD	sim/frv/model.c	28375;"	d	file:
FLD	sim/frv/model.c	28381;"	d	file:
FLD	sim/frv/model.c	28394;"	d	file:
FLD	sim/frv/model.c	2839;"	d	file:
FLD	sim/frv/model.c	28400;"	d	file:
FLD	sim/frv/model.c	28413;"	d	file:
FLD	sim/frv/model.c	28419;"	d	file:
FLD	sim/frv/model.c	28433;"	d	file:
FLD	sim/frv/model.c	28439;"	d	file:
FLD	sim/frv/model.c	28453;"	d	file:
FLD	sim/frv/model.c	28459;"	d	file:
FLD	sim/frv/model.c	28472;"	d	file:
FLD	sim/frv/model.c	28478;"	d	file:
FLD	sim/frv/model.c	28497;"	d	file:
FLD	sim/frv/model.c	2849;"	d	file:
FLD	sim/frv/model.c	28503;"	d	file:
FLD	sim/frv/model.c	28519;"	d	file:
FLD	sim/frv/model.c	28525;"	d	file:
FLD	sim/frv/model.c	28535;"	d	file:
FLD	sim/frv/model.c	28541;"	d	file:
FLD	sim/frv/model.c	28555;"	d	file:
FLD	sim/frv/model.c	2855;"	d	file:
FLD	sim/frv/model.c	28561;"	d	file:
FLD	sim/frv/model.c	28576;"	d	file:
FLD	sim/frv/model.c	28582;"	d	file:
FLD	sim/frv/model.c	28597;"	d	file:
FLD	sim/frv/model.c	28603;"	d	file:
FLD	sim/frv/model.c	28618;"	d	file:
FLD	sim/frv/model.c	28624;"	d	file:
FLD	sim/frv/model.c	28634;"	d	file:
FLD	sim/frv/model.c	28640;"	d	file:
FLD	sim/frv/model.c	28650;"	d	file:
FLD	sim/frv/model.c	28656;"	d	file:
FLD	sim/frv/model.c	2865;"	d	file:
FLD	sim/frv/model.c	28666;"	d	file:
FLD	sim/frv/model.c	28672;"	d	file:
FLD	sim/frv/model.c	28682;"	d	file:
FLD	sim/frv/model.c	28688;"	d	file:
FLD	sim/frv/model.c	28698;"	d	file:
FLD	sim/frv/model.c	28704;"	d	file:
FLD	sim/frv/model.c	2871;"	d	file:
FLD	sim/frv/model.c	28721;"	d	file:
FLD	sim/frv/model.c	28727;"	d	file:
FLD	sim/frv/model.c	28743;"	d	file:
FLD	sim/frv/model.c	28749;"	d	file:
FLD	sim/frv/model.c	28765;"	d	file:
FLD	sim/frv/model.c	28771;"	d	file:
FLD	sim/frv/model.c	28786;"	d	file:
FLD	sim/frv/model.c	28792;"	d	file:
FLD	sim/frv/model.c	28802;"	d	file:
FLD	sim/frv/model.c	28808;"	d	file:
FLD	sim/frv/model.c	28818;"	d	file:
FLD	sim/frv/model.c	2881;"	d	file:
FLD	sim/frv/model.c	28824;"	d	file:
FLD	sim/frv/model.c	28834;"	d	file:
FLD	sim/frv/model.c	28840;"	d	file:
FLD	sim/frv/model.c	28860;"	d	file:
FLD	sim/frv/model.c	28866;"	d	file:
FLD	sim/frv/model.c	2887;"	d	file:
FLD	sim/frv/model.c	28886;"	d	file:
FLD	sim/frv/model.c	28892;"	d	file:
FLD	sim/frv/model.c	28912;"	d	file:
FLD	sim/frv/model.c	28918;"	d	file:
FLD	sim/frv/model.c	28938;"	d	file:
FLD	sim/frv/model.c	28944;"	d	file:
FLD	sim/frv/model.c	28964;"	d	file:
FLD	sim/frv/model.c	28970;"	d	file:
FLD	sim/frv/model.c	2897;"	d	file:
FLD	sim/frv/model.c	28988;"	d	file:
FLD	sim/frv/model.c	28994;"	d	file:
FLD	sim/frv/model.c	289;"	d	file:
FLD	sim/frv/model.c	29014;"	d	file:
FLD	sim/frv/model.c	29020;"	d	file:
FLD	sim/frv/model.c	2903;"	d	file:
FLD	sim/frv/model.c	29040;"	d	file:
FLD	sim/frv/model.c	29046;"	d	file:
FLD	sim/frv/model.c	29066;"	d	file:
FLD	sim/frv/model.c	29072;"	d	file:
FLD	sim/frv/model.c	29092;"	d	file:
FLD	sim/frv/model.c	29098;"	d	file:
FLD	sim/frv/model.c	29118;"	d	file:
FLD	sim/frv/model.c	29124;"	d	file:
FLD	sim/frv/model.c	2913;"	d	file:
FLD	sim/frv/model.c	29144;"	d	file:
FLD	sim/frv/model.c	29150;"	d	file:
FLD	sim/frv/model.c	29160;"	d	file:
FLD	sim/frv/model.c	29166;"	d	file:
FLD	sim/frv/model.c	29176;"	d	file:
FLD	sim/frv/model.c	29182;"	d	file:
FLD	sim/frv/model.c	29192;"	d	file:
FLD	sim/frv/model.c	29198;"	d	file:
FLD	sim/frv/model.c	2919;"	d	file:
FLD	sim/frv/model.c	29218;"	d	file:
FLD	sim/frv/model.c	29224;"	d	file:
FLD	sim/frv/model.c	29244;"	d	file:
FLD	sim/frv/model.c	29250;"	d	file:
FLD	sim/frv/model.c	29270;"	d	file:
FLD	sim/frv/model.c	29276;"	d	file:
FLD	sim/frv/model.c	29286;"	d	file:
FLD	sim/frv/model.c	29292;"	d	file:
FLD	sim/frv/model.c	2929;"	d	file:
FLD	sim/frv/model.c	29302;"	d	file:
FLD	sim/frv/model.c	29308;"	d	file:
FLD	sim/frv/model.c	29328;"	d	file:
FLD	sim/frv/model.c	29334;"	d	file:
FLD	sim/frv/model.c	29354;"	d	file:
FLD	sim/frv/model.c	2935;"	d	file:
FLD	sim/frv/model.c	29360;"	d	file:
FLD	sim/frv/model.c	29380;"	d	file:
FLD	sim/frv/model.c	29386;"	d	file:
FLD	sim/frv/model.c	29406;"	d	file:
FLD	sim/frv/model.c	29412;"	d	file:
FLD	sim/frv/model.c	29432;"	d	file:
FLD	sim/frv/model.c	29438;"	d	file:
FLD	sim/frv/model.c	29458;"	d	file:
FLD	sim/frv/model.c	2945;"	d	file:
FLD	sim/frv/model.c	29464;"	d	file:
FLD	sim/frv/model.c	29482;"	d	file:
FLD	sim/frv/model.c	29488;"	d	file:
FLD	sim/frv/model.c	29508;"	d	file:
FLD	sim/frv/model.c	29514;"	d	file:
FLD	sim/frv/model.c	2951;"	d	file:
FLD	sim/frv/model.c	29534;"	d	file:
FLD	sim/frv/model.c	29540;"	d	file:
FLD	sim/frv/model.c	29560;"	d	file:
FLD	sim/frv/model.c	29566;"	d	file:
FLD	sim/frv/model.c	29586;"	d	file:
FLD	sim/frv/model.c	29592;"	d	file:
FLD	sim/frv/model.c	295;"	d	file:
FLD	sim/frv/model.c	29612;"	d	file:
FLD	sim/frv/model.c	29618;"	d	file:
FLD	sim/frv/model.c	2961;"	d	file:
FLD	sim/frv/model.c	29638;"	d	file:
FLD	sim/frv/model.c	29644;"	d	file:
FLD	sim/frv/model.c	29664;"	d	file:
FLD	sim/frv/model.c	29670;"	d	file:
FLD	sim/frv/model.c	2967;"	d	file:
FLD	sim/frv/model.c	29692;"	d	file:
FLD	sim/frv/model.c	29698;"	d	file:
FLD	sim/frv/model.c	29720;"	d	file:
FLD	sim/frv/model.c	29726;"	d	file:
FLD	sim/frv/model.c	29748;"	d	file:
FLD	sim/frv/model.c	29754;"	d	file:
FLD	sim/frv/model.c	29776;"	d	file:
FLD	sim/frv/model.c	2977;"	d	file:
FLD	sim/frv/model.c	29782;"	d	file:
FLD	sim/frv/model.c	29804;"	d	file:
FLD	sim/frv/model.c	29810;"	d	file:
FLD	sim/frv/model.c	29832;"	d	file:
FLD	sim/frv/model.c	29838;"	d	file:
FLD	sim/frv/model.c	2983;"	d	file:
FLD	sim/frv/model.c	29860;"	d	file:
FLD	sim/frv/model.c	29866;"	d	file:
FLD	sim/frv/model.c	29888;"	d	file:
FLD	sim/frv/model.c	29894;"	d	file:
FLD	sim/frv/model.c	29916;"	d	file:
FLD	sim/frv/model.c	29922;"	d	file:
FLD	sim/frv/model.c	2993;"	d	file:
FLD	sim/frv/model.c	29944;"	d	file:
FLD	sim/frv/model.c	29950;"	d	file:
FLD	sim/frv/model.c	29970;"	d	file:
FLD	sim/frv/model.c	29976;"	d	file:
FLD	sim/frv/model.c	29996;"	d	file:
FLD	sim/frv/model.c	2999;"	d	file:
FLD	sim/frv/model.c	30002;"	d	file:
FLD	sim/frv/model.c	30022;"	d	file:
FLD	sim/frv/model.c	30028;"	d	file:
FLD	sim/frv/model.c	30048;"	d	file:
FLD	sim/frv/model.c	30054;"	d	file:
FLD	sim/frv/model.c	30074;"	d	file:
FLD	sim/frv/model.c	30080;"	d	file:
FLD	sim/frv/model.c	3009;"	d	file:
FLD	sim/frv/model.c	30100;"	d	file:
FLD	sim/frv/model.c	30106;"	d	file:
FLD	sim/frv/model.c	30126;"	d	file:
FLD	sim/frv/model.c	30132;"	d	file:
FLD	sim/frv/model.c	30152;"	d	file:
FLD	sim/frv/model.c	30158;"	d	file:
FLD	sim/frv/model.c	3015;"	d	file:
FLD	sim/frv/model.c	30178;"	d	file:
FLD	sim/frv/model.c	30184;"	d	file:
FLD	sim/frv/model.c	30204;"	d	file:
FLD	sim/frv/model.c	30210;"	d	file:
FLD	sim/frv/model.c	30230;"	d	file:
FLD	sim/frv/model.c	30236;"	d	file:
FLD	sim/frv/model.c	30258;"	d	file:
FLD	sim/frv/model.c	3025;"	d	file:
FLD	sim/frv/model.c	30264;"	d	file:
FLD	sim/frv/model.c	30286;"	d	file:
FLD	sim/frv/model.c	30292;"	d	file:
FLD	sim/frv/model.c	30302;"	d	file:
FLD	sim/frv/model.c	30308;"	d	file:
FLD	sim/frv/model.c	30318;"	d	file:
FLD	sim/frv/model.c	3031;"	d	file:
FLD	sim/frv/model.c	30324;"	d	file:
FLD	sim/frv/model.c	30342;"	d	file:
FLD	sim/frv/model.c	30348;"	d	file:
FLD	sim/frv/model.c	30366;"	d	file:
FLD	sim/frv/model.c	30372;"	d	file:
FLD	sim/frv/model.c	30390;"	d	file:
FLD	sim/frv/model.c	30396;"	d	file:
FLD	sim/frv/model.c	30414;"	d	file:
FLD	sim/frv/model.c	3041;"	d	file:
FLD	sim/frv/model.c	30420;"	d	file:
FLD	sim/frv/model.c	30438;"	d	file:
FLD	sim/frv/model.c	30444;"	d	file:
FLD	sim/frv/model.c	30462;"	d	file:
FLD	sim/frv/model.c	30468;"	d	file:
FLD	sim/frv/model.c	3047;"	d	file:
FLD	sim/frv/model.c	30486;"	d	file:
FLD	sim/frv/model.c	30492;"	d	file:
FLD	sim/frv/model.c	30510;"	d	file:
FLD	sim/frv/model.c	30516;"	d	file:
FLD	sim/frv/model.c	30534;"	d	file:
FLD	sim/frv/model.c	30540;"	d	file:
FLD	sim/frv/model.c	30558;"	d	file:
FLD	sim/frv/model.c	30564;"	d	file:
FLD	sim/frv/model.c	3057;"	d	file:
FLD	sim/frv/model.c	30582;"	d	file:
FLD	sim/frv/model.c	30588;"	d	file:
FLD	sim/frv/model.c	305;"	d	file:
FLD	sim/frv/model.c	30606;"	d	file:
FLD	sim/frv/model.c	30612;"	d	file:
FLD	sim/frv/model.c	30630;"	d	file:
FLD	sim/frv/model.c	30636;"	d	file:
FLD	sim/frv/model.c	3063;"	d	file:
FLD	sim/frv/model.c	30654;"	d	file:
FLD	sim/frv/model.c	30660;"	d	file:
FLD	sim/frv/model.c	30678;"	d	file:
FLD	sim/frv/model.c	30684;"	d	file:
FLD	sim/frv/model.c	30704;"	d	file:
FLD	sim/frv/model.c	30710;"	d	file:
FLD	sim/frv/model.c	30730;"	d	file:
FLD	sim/frv/model.c	30736;"	d	file:
FLD	sim/frv/model.c	3073;"	d	file:
FLD	sim/frv/model.c	30756;"	d	file:
FLD	sim/frv/model.c	30762;"	d	file:
FLD	sim/frv/model.c	30782;"	d	file:
FLD	sim/frv/model.c	30788;"	d	file:
FLD	sim/frv/model.c	3079;"	d	file:
FLD	sim/frv/model.c	30808;"	d	file:
FLD	sim/frv/model.c	30814;"	d	file:
FLD	sim/frv/model.c	30834;"	d	file:
FLD	sim/frv/model.c	30840;"	d	file:
FLD	sim/frv/model.c	30860;"	d	file:
FLD	sim/frv/model.c	30866;"	d	file:
FLD	sim/frv/model.c	30886;"	d	file:
FLD	sim/frv/model.c	30892;"	d	file:
FLD	sim/frv/model.c	3089;"	d	file:
FLD	sim/frv/model.c	30912;"	d	file:
FLD	sim/frv/model.c	30918;"	d	file:
FLD	sim/frv/model.c	30938;"	d	file:
FLD	sim/frv/model.c	30944;"	d	file:
FLD	sim/frv/model.c	3095;"	d	file:
FLD	sim/frv/model.c	30962;"	d	file:
FLD	sim/frv/model.c	30968;"	d	file:
FLD	sim/frv/model.c	30986;"	d	file:
FLD	sim/frv/model.c	30992;"	d	file:
FLD	sim/frv/model.c	31012;"	d	file:
FLD	sim/frv/model.c	31018;"	d	file:
FLD	sim/frv/model.c	31038;"	d	file:
FLD	sim/frv/model.c	31044;"	d	file:
FLD	sim/frv/model.c	31054;"	d	file:
FLD	sim/frv/model.c	3105;"	d	file:
FLD	sim/frv/model.c	31060;"	d	file:
FLD	sim/frv/model.c	31070;"	d	file:
FLD	sim/frv/model.c	31076;"	d	file:
FLD	sim/frv/model.c	31090;"	d	file:
FLD	sim/frv/model.c	31096;"	d	file:
FLD	sim/frv/model.c	31110;"	d	file:
FLD	sim/frv/model.c	31116;"	d	file:
FLD	sim/frv/model.c	3111;"	d	file:
FLD	sim/frv/model.c	31132;"	d	file:
FLD	sim/frv/model.c	31138;"	d	file:
FLD	sim/frv/model.c	31158;"	d	file:
FLD	sim/frv/model.c	31164;"	d	file:
FLD	sim/frv/model.c	31184;"	d	file:
FLD	sim/frv/model.c	31190;"	d	file:
FLD	sim/frv/model.c	311;"	d	file:
FLD	sim/frv/model.c	31210;"	d	file:
FLD	sim/frv/model.c	31216;"	d	file:
FLD	sim/frv/model.c	3121;"	d	file:
FLD	sim/frv/model.c	31236;"	d	file:
FLD	sim/frv/model.c	31242;"	d	file:
FLD	sim/frv/model.c	31262;"	d	file:
FLD	sim/frv/model.c	31268;"	d	file:
FLD	sim/frv/model.c	3127;"	d	file:
FLD	sim/frv/model.c	31288;"	d	file:
FLD	sim/frv/model.c	31294;"	d	file:
FLD	sim/frv/model.c	31314;"	d	file:
FLD	sim/frv/model.c	31320;"	d	file:
FLD	sim/frv/model.c	31340;"	d	file:
FLD	sim/frv/model.c	31346;"	d	file:
FLD	sim/frv/model.c	31356;"	d	file:
FLD	sim/frv/model.c	31362;"	d	file:
FLD	sim/frv/model.c	3137;"	d	file:
FLD	sim/frv/model.c	31382;"	d	file:
FLD	sim/frv/model.c	31388;"	d	file:
FLD	sim/frv/model.c	31408;"	d	file:
FLD	sim/frv/model.c	31414;"	d	file:
FLD	sim/frv/model.c	31434;"	d	file:
FLD	sim/frv/model.c	3143;"	d	file:
FLD	sim/frv/model.c	31440;"	d	file:
FLD	sim/frv/model.c	31460;"	d	file:
FLD	sim/frv/model.c	31466;"	d	file:
FLD	sim/frv/model.c	31486;"	d	file:
FLD	sim/frv/model.c	31492;"	d	file:
FLD	sim/frv/model.c	31512;"	d	file:
FLD	sim/frv/model.c	31518;"	d	file:
FLD	sim/frv/model.c	31538;"	d	file:
FLD	sim/frv/model.c	3153;"	d	file:
FLD	sim/frv/model.c	31544;"	d	file:
FLD	sim/frv/model.c	31564;"	d	file:
FLD	sim/frv/model.c	31570;"	d	file:
FLD	sim/frv/model.c	31590;"	d	file:
FLD	sim/frv/model.c	31596;"	d	file:
FLD	sim/frv/model.c	3159;"	d	file:
FLD	sim/frv/model.c	31616;"	d	file:
FLD	sim/frv/model.c	31622;"	d	file:
FLD	sim/frv/model.c	31632;"	d	file:
FLD	sim/frv/model.c	31638;"	d	file:
FLD	sim/frv/model.c	31658;"	d	file:
FLD	sim/frv/model.c	31664;"	d	file:
FLD	sim/frv/model.c	31684;"	d	file:
FLD	sim/frv/model.c	31690;"	d	file:
FLD	sim/frv/model.c	3169;"	d	file:
FLD	sim/frv/model.c	31708;"	d	file:
FLD	sim/frv/model.c	31714;"	d	file:
FLD	sim/frv/model.c	31732;"	d	file:
FLD	sim/frv/model.c	31738;"	d	file:
FLD	sim/frv/model.c	31748;"	d	file:
FLD	sim/frv/model.c	31754;"	d	file:
FLD	sim/frv/model.c	3175;"	d	file:
FLD	sim/frv/model.c	31772;"	d	file:
FLD	sim/frv/model.c	31778;"	d	file:
FLD	sim/frv/model.c	31796;"	d	file:
FLD	sim/frv/model.c	31802;"	d	file:
FLD	sim/frv/model.c	31822;"	d	file:
FLD	sim/frv/model.c	31828;"	d	file:
FLD	sim/frv/model.c	31848;"	d	file:
FLD	sim/frv/model.c	31854;"	d	file:
FLD	sim/frv/model.c	3185;"	d	file:
FLD	sim/frv/model.c	31874;"	d	file:
FLD	sim/frv/model.c	31880;"	d	file:
FLD	sim/frv/model.c	31900;"	d	file:
FLD	sim/frv/model.c	31906;"	d	file:
FLD	sim/frv/model.c	3191;"	d	file:
FLD	sim/frv/model.c	31926;"	d	file:
FLD	sim/frv/model.c	31932;"	d	file:
FLD	sim/frv/model.c	31952;"	d	file:
FLD	sim/frv/model.c	31958;"	d	file:
FLD	sim/frv/model.c	31978;"	d	file:
FLD	sim/frv/model.c	31984;"	d	file:
FLD	sim/frv/model.c	32004;"	d	file:
FLD	sim/frv/model.c	32010;"	d	file:
FLD	sim/frv/model.c	3201;"	d	file:
FLD	sim/frv/model.c	32030;"	d	file:
FLD	sim/frv/model.c	32036;"	d	file:
FLD	sim/frv/model.c	32056;"	d	file:
FLD	sim/frv/model.c	32062;"	d	file:
FLD	sim/frv/model.c	3207;"	d	file:
FLD	sim/frv/model.c	32082;"	d	file:
FLD	sim/frv/model.c	32088;"	d	file:
FLD	sim/frv/model.c	32108;"	d	file:
FLD	sim/frv/model.c	32114;"	d	file:
FLD	sim/frv/model.c	32134;"	d	file:
FLD	sim/frv/model.c	32140;"	d	file:
FLD	sim/frv/model.c	32150;"	d	file:
FLD	sim/frv/model.c	32156;"	d	file:
FLD	sim/frv/model.c	32176;"	d	file:
FLD	sim/frv/model.c	3217;"	d	file:
FLD	sim/frv/model.c	32182;"	d	file:
FLD	sim/frv/model.c	321;"	d	file:
FLD	sim/frv/model.c	32202;"	d	file:
FLD	sim/frv/model.c	32208;"	d	file:
FLD	sim/frv/model.c	32228;"	d	file:
FLD	sim/frv/model.c	32234;"	d	file:
FLD	sim/frv/model.c	3223;"	d	file:
FLD	sim/frv/model.c	32254;"	d	file:
FLD	sim/frv/model.c	32260;"	d	file:
FLD	sim/frv/model.c	32280;"	d	file:
FLD	sim/frv/model.c	32286;"	d	file:
FLD	sim/frv/model.c	32306;"	d	file:
FLD	sim/frv/model.c	32312;"	d	file:
FLD	sim/frv/model.c	32322;"	d	file:
FLD	sim/frv/model.c	32328;"	d	file:
FLD	sim/frv/model.c	3233;"	d	file:
FLD	sim/frv/model.c	32348;"	d	file:
FLD	sim/frv/model.c	32354;"	d	file:
FLD	sim/frv/model.c	32372;"	d	file:
FLD	sim/frv/model.c	32378;"	d	file:
FLD	sim/frv/model.c	32396;"	d	file:
FLD	sim/frv/model.c	3239;"	d	file:
FLD	sim/frv/model.c	32402;"	d	file:
FLD	sim/frv/model.c	32420;"	d	file:
FLD	sim/frv/model.c	32426;"	d	file:
FLD	sim/frv/model.c	32436;"	d	file:
FLD	sim/frv/model.c	32442;"	d	file:
FLD	sim/frv/model.c	32460;"	d	file:
FLD	sim/frv/model.c	32466;"	d	file:
FLD	sim/frv/model.c	32484;"	d	file:
FLD	sim/frv/model.c	32490;"	d	file:
FLD	sim/frv/model.c	3249;"	d	file:
FLD	sim/frv/model.c	32508;"	d	file:
FLD	sim/frv/model.c	32514;"	d	file:
FLD	sim/frv/model.c	32532;"	d	file:
FLD	sim/frv/model.c	32538;"	d	file:
FLD	sim/frv/model.c	32556;"	d	file:
FLD	sim/frv/model.c	3255;"	d	file:
FLD	sim/frv/model.c	32562;"	d	file:
FLD	sim/frv/model.c	32580;"	d	file:
FLD	sim/frv/model.c	32586;"	d	file:
FLD	sim/frv/model.c	32604;"	d	file:
FLD	sim/frv/model.c	32610;"	d	file:
FLD	sim/frv/model.c	32628;"	d	file:
FLD	sim/frv/model.c	32634;"	d	file:
FLD	sim/frv/model.c	32652;"	d	file:
FLD	sim/frv/model.c	32658;"	d	file:
FLD	sim/frv/model.c	3265;"	d	file:
FLD	sim/frv/model.c	32676;"	d	file:
FLD	sim/frv/model.c	32682;"	d	file:
FLD	sim/frv/model.c	32700;"	d	file:
FLD	sim/frv/model.c	32706;"	d	file:
FLD	sim/frv/model.c	3271;"	d	file:
FLD	sim/frv/model.c	32724;"	d	file:
FLD	sim/frv/model.c	32730;"	d	file:
FLD	sim/frv/model.c	32748;"	d	file:
FLD	sim/frv/model.c	32754;"	d	file:
FLD	sim/frv/model.c	32772;"	d	file:
FLD	sim/frv/model.c	32778;"	d	file:
FLD	sim/frv/model.c	32796;"	d	file:
FLD	sim/frv/model.c	327;"	d	file:
FLD	sim/frv/model.c	32802;"	d	file:
FLD	sim/frv/model.c	3281;"	d	file:
FLD	sim/frv/model.c	32820;"	d	file:
FLD	sim/frv/model.c	32826;"	d	file:
FLD	sim/frv/model.c	32844;"	d	file:
FLD	sim/frv/model.c	32850;"	d	file:
FLD	sim/frv/model.c	32868;"	d	file:
FLD	sim/frv/model.c	32874;"	d	file:
FLD	sim/frv/model.c	3287;"	d	file:
FLD	sim/frv/model.c	32892;"	d	file:
FLD	sim/frv/model.c	32898;"	d	file:
FLD	sim/frv/model.c	32916;"	d	file:
FLD	sim/frv/model.c	32922;"	d	file:
FLD	sim/frv/model.c	32940;"	d	file:
FLD	sim/frv/model.c	32946;"	d	file:
FLD	sim/frv/model.c	32962;"	d	file:
FLD	sim/frv/model.c	32968;"	d	file:
FLD	sim/frv/model.c	3297;"	d	file:
FLD	sim/frv/model.c	32984;"	d	file:
FLD	sim/frv/model.c	32990;"	d	file:
FLD	sim/frv/model.c	33006;"	d	file:
FLD	sim/frv/model.c	33012;"	d	file:
FLD	sim/frv/model.c	33032;"	d	file:
FLD	sim/frv/model.c	33038;"	d	file:
FLD	sim/frv/model.c	3303;"	d	file:
FLD	sim/frv/model.c	33058;"	d	file:
FLD	sim/frv/model.c	33064;"	d	file:
FLD	sim/frv/model.c	33084;"	d	file:
FLD	sim/frv/model.c	33090;"	d	file:
FLD	sim/frv/model.c	33110;"	d	file:
FLD	sim/frv/model.c	33116;"	d	file:
FLD	sim/frv/model.c	33136;"	d	file:
FLD	sim/frv/model.c	3313;"	d	file:
FLD	sim/frv/model.c	33142;"	d	file:
FLD	sim/frv/model.c	33162;"	d	file:
FLD	sim/frv/model.c	33168;"	d	file:
FLD	sim/frv/model.c	33178;"	d	file:
FLD	sim/frv/model.c	33184;"	d	file:
FLD	sim/frv/model.c	3319;"	d	file:
FLD	sim/frv/model.c	33204;"	d	file:
FLD	sim/frv/model.c	33210;"	d	file:
FLD	sim/frv/model.c	33230;"	d	file:
FLD	sim/frv/model.c	33236;"	d	file:
FLD	sim/frv/model.c	33246;"	d	file:
FLD	sim/frv/model.c	33252;"	d	file:
FLD	sim/frv/model.c	33270;"	d	file:
FLD	sim/frv/model.c	33276;"	d	file:
FLD	sim/frv/model.c	33294;"	d	file:
FLD	sim/frv/model.c	3329;"	d	file:
FLD	sim/frv/model.c	33300;"	d	file:
FLD	sim/frv/model.c	33310;"	d	file:
FLD	sim/frv/model.c	33316;"	d	file:
FLD	sim/frv/model.c	33336;"	d	file:
FLD	sim/frv/model.c	33342;"	d	file:
FLD	sim/frv/model.c	3335;"	d	file:
FLD	sim/frv/model.c	33362;"	d	file:
FLD	sim/frv/model.c	33368;"	d	file:
FLD	sim/frv/model.c	33388;"	d	file:
FLD	sim/frv/model.c	33394;"	d	file:
FLD	sim/frv/model.c	33414;"	d	file:
FLD	sim/frv/model.c	33420;"	d	file:
FLD	sim/frv/model.c	33440;"	d	file:
FLD	sim/frv/model.c	33446;"	d	file:
FLD	sim/frv/model.c	3345;"	d	file:
FLD	sim/frv/model.c	33466;"	d	file:
FLD	sim/frv/model.c	33472;"	d	file:
FLD	sim/frv/model.c	33482;"	d	file:
FLD	sim/frv/model.c	33488;"	d	file:
FLD	sim/frv/model.c	33508;"	d	file:
FLD	sim/frv/model.c	33514;"	d	file:
FLD	sim/frv/model.c	3351;"	d	file:
FLD	sim/frv/model.c	33534;"	d	file:
FLD	sim/frv/model.c	33540;"	d	file:
FLD	sim/frv/model.c	33550;"	d	file:
FLD	sim/frv/model.c	33556;"	d	file:
FLD	sim/frv/model.c	33574;"	d	file:
FLD	sim/frv/model.c	33580;"	d	file:
FLD	sim/frv/model.c	33598;"	d	file:
FLD	sim/frv/model.c	33604;"	d	file:
FLD	sim/frv/model.c	33614;"	d	file:
FLD	sim/frv/model.c	3361;"	d	file:
FLD	sim/frv/model.c	33620;"	d	file:
FLD	sim/frv/model.c	33640;"	d	file:
FLD	sim/frv/model.c	33646;"	d	file:
FLD	sim/frv/model.c	33666;"	d	file:
FLD	sim/frv/model.c	33672;"	d	file:
FLD	sim/frv/model.c	3367;"	d	file:
FLD	sim/frv/model.c	33692;"	d	file:
FLD	sim/frv/model.c	33698;"	d	file:
FLD	sim/frv/model.c	33718;"	d	file:
FLD	sim/frv/model.c	33724;"	d	file:
FLD	sim/frv/model.c	33744;"	d	file:
FLD	sim/frv/model.c	33750;"	d	file:
FLD	sim/frv/model.c	33770;"	d	file:
FLD	sim/frv/model.c	33776;"	d	file:
FLD	sim/frv/model.c	3377;"	d	file:
FLD	sim/frv/model.c	33796;"	d	file:
FLD	sim/frv/model.c	337;"	d	file:
FLD	sim/frv/model.c	33802;"	d	file:
FLD	sim/frv/model.c	33822;"	d	file:
FLD	sim/frv/model.c	33828;"	d	file:
FLD	sim/frv/model.c	3383;"	d	file:
FLD	sim/frv/model.c	33848;"	d	file:
FLD	sim/frv/model.c	33854;"	d	file:
FLD	sim/frv/model.c	33872;"	d	file:
FLD	sim/frv/model.c	33878;"	d	file:
FLD	sim/frv/model.c	33896;"	d	file:
FLD	sim/frv/model.c	33902;"	d	file:
FLD	sim/frv/model.c	33922;"	d	file:
FLD	sim/frv/model.c	33928;"	d	file:
FLD	sim/frv/model.c	3393;"	d	file:
FLD	sim/frv/model.c	33948;"	d	file:
FLD	sim/frv/model.c	33954;"	d	file:
FLD	sim/frv/model.c	33974;"	d	file:
FLD	sim/frv/model.c	33980;"	d	file:
FLD	sim/frv/model.c	3399;"	d	file:
FLD	sim/frv/model.c	34000;"	d	file:
FLD	sim/frv/model.c	34006;"	d	file:
FLD	sim/frv/model.c	34026;"	d	file:
FLD	sim/frv/model.c	34032;"	d	file:
FLD	sim/frv/model.c	34052;"	d	file:
FLD	sim/frv/model.c	34058;"	d	file:
FLD	sim/frv/model.c	34078;"	d	file:
FLD	sim/frv/model.c	34084;"	d	file:
FLD	sim/frv/model.c	3409;"	d	file:
FLD	sim/frv/model.c	34104;"	d	file:
FLD	sim/frv/model.c	34110;"	d	file:
FLD	sim/frv/model.c	34130;"	d	file:
FLD	sim/frv/model.c	34136;"	d	file:
FLD	sim/frv/model.c	34156;"	d	file:
FLD	sim/frv/model.c	3415;"	d	file:
FLD	sim/frv/model.c	34162;"	d	file:
FLD	sim/frv/model.c	34180;"	d	file:
FLD	sim/frv/model.c	34186;"	d	file:
FLD	sim/frv/model.c	34206;"	d	file:
FLD	sim/frv/model.c	34212;"	d	file:
FLD	sim/frv/model.c	34232;"	d	file:
FLD	sim/frv/model.c	34238;"	d	file:
FLD	sim/frv/model.c	34258;"	d	file:
FLD	sim/frv/model.c	3425;"	d	file:
FLD	sim/frv/model.c	34264;"	d	file:
FLD	sim/frv/model.c	34284;"	d	file:
FLD	sim/frv/model.c	34290;"	d	file:
FLD	sim/frv/model.c	34310;"	d	file:
FLD	sim/frv/model.c	34316;"	d	file:
FLD	sim/frv/model.c	3431;"	d	file:
FLD	sim/frv/model.c	34336;"	d	file:
FLD	sim/frv/model.c	34342;"	d	file:
FLD	sim/frv/model.c	34362;"	d	file:
FLD	sim/frv/model.c	34368;"	d	file:
FLD	sim/frv/model.c	34388;"	d	file:
FLD	sim/frv/model.c	34394;"	d	file:
FLD	sim/frv/model.c	343;"	d	file:
FLD	sim/frv/model.c	34412;"	d	file:
FLD	sim/frv/model.c	34418;"	d	file:
FLD	sim/frv/model.c	3441;"	d	file:
FLD	sim/frv/model.c	34438;"	d	file:
FLD	sim/frv/model.c	34444;"	d	file:
FLD	sim/frv/model.c	34464;"	d	file:
FLD	sim/frv/model.c	34470;"	d	file:
FLD	sim/frv/model.c	3447;"	d	file:
FLD	sim/frv/model.c	34490;"	d	file:
FLD	sim/frv/model.c	34496;"	d	file:
FLD	sim/frv/model.c	34516;"	d	file:
FLD	sim/frv/model.c	34522;"	d	file:
FLD	sim/frv/model.c	34542;"	d	file:
FLD	sim/frv/model.c	34548;"	d	file:
FLD	sim/frv/model.c	34568;"	d	file:
FLD	sim/frv/model.c	34574;"	d	file:
FLD	sim/frv/model.c	3457;"	d	file:
FLD	sim/frv/model.c	34594;"	d	file:
FLD	sim/frv/model.c	34600;"	d	file:
FLD	sim/frv/model.c	34620;"	d	file:
FLD	sim/frv/model.c	34626;"	d	file:
FLD	sim/frv/model.c	3463;"	d	file:
FLD	sim/frv/model.c	34644;"	d	file:
FLD	sim/frv/model.c	34650;"	d	file:
FLD	sim/frv/model.c	34668;"	d	file:
FLD	sim/frv/model.c	34674;"	d	file:
FLD	sim/frv/model.c	34692;"	d	file:
FLD	sim/frv/model.c	34698;"	d	file:
FLD	sim/frv/model.c	34716;"	d	file:
FLD	sim/frv/model.c	34722;"	d	file:
FLD	sim/frv/model.c	3473;"	d	file:
FLD	sim/frv/model.c	34740;"	d	file:
FLD	sim/frv/model.c	34746;"	d	file:
FLD	sim/frv/model.c	34764;"	d	file:
FLD	sim/frv/model.c	34770;"	d	file:
FLD	sim/frv/model.c	34788;"	d	file:
FLD	sim/frv/model.c	34794;"	d	file:
FLD	sim/frv/model.c	3479;"	d	file:
FLD	sim/frv/model.c	34812;"	d	file:
FLD	sim/frv/model.c	34818;"	d	file:
FLD	sim/frv/model.c	34834;"	d	file:
FLD	sim/frv/model.c	34840;"	d	file:
FLD	sim/frv/model.c	34850;"	d	file:
FLD	sim/frv/model.c	34856;"	d	file:
FLD	sim/frv/model.c	34875;"	d	file:
FLD	sim/frv/model.c	34881;"	d	file:
FLD	sim/frv/model.c	34898;"	d	file:
FLD	sim/frv/model.c	3489;"	d	file:
FLD	sim/frv/model.c	34904;"	d	file:
FLD	sim/frv/model.c	34923;"	d	file:
FLD	sim/frv/model.c	34929;"	d	file:
FLD	sim/frv/model.c	34945;"	d	file:
FLD	sim/frv/model.c	34951;"	d	file:
FLD	sim/frv/model.c	3495;"	d	file:
FLD	sim/frv/model.c	34967;"	d	file:
FLD	sim/frv/model.c	34973;"	d	file:
FLD	sim/frv/model.c	34989;"	d	file:
FLD	sim/frv/model.c	34995;"	d	file:
FLD	sim/frv/model.c	35011;"	d	file:
FLD	sim/frv/model.c	35017;"	d	file:
FLD	sim/frv/model.c	35027;"	d	file:
FLD	sim/frv/model.c	35033;"	d	file:
FLD	sim/frv/model.c	35043;"	d	file:
FLD	sim/frv/model.c	35049;"	d	file:
FLD	sim/frv/model.c	3505;"	d	file:
FLD	sim/frv/model.c	35065;"	d	file:
FLD	sim/frv/model.c	35071;"	d	file:
FLD	sim/frv/model.c	35087;"	d	file:
FLD	sim/frv/model.c	35093;"	d	file:
FLD	sim/frv/model.c	35109;"	d	file:
FLD	sim/frv/model.c	35115;"	d	file:
FLD	sim/frv/model.c	3511;"	d	file:
FLD	sim/frv/model.c	35131;"	d	file:
FLD	sim/frv/model.c	35137;"	d	file:
FLD	sim/frv/model.c	35153;"	d	file:
FLD	sim/frv/model.c	35159;"	d	file:
FLD	sim/frv/model.c	35175;"	d	file:
FLD	sim/frv/model.c	35181;"	d	file:
FLD	sim/frv/model.c	35196;"	d	file:
FLD	sim/frv/model.c	35202;"	d	file:
FLD	sim/frv/model.c	35216;"	d	file:
FLD	sim/frv/model.c	3521;"	d	file:
FLD	sim/frv/model.c	35222;"	d	file:
FLD	sim/frv/model.c	35239;"	d	file:
FLD	sim/frv/model.c	35245;"	d	file:
FLD	sim/frv/model.c	35262;"	d	file:
FLD	sim/frv/model.c	35268;"	d	file:
FLD	sim/frv/model.c	3527;"	d	file:
FLD	sim/frv/model.c	35285;"	d	file:
FLD	sim/frv/model.c	35291;"	d	file:
FLD	sim/frv/model.c	35308;"	d	file:
FLD	sim/frv/model.c	35314;"	d	file:
FLD	sim/frv/model.c	35331;"	d	file:
FLD	sim/frv/model.c	35337;"	d	file:
FLD	sim/frv/model.c	35354;"	d	file:
FLD	sim/frv/model.c	35360;"	d	file:
FLD	sim/frv/model.c	35377;"	d	file:
FLD	sim/frv/model.c	3537;"	d	file:
FLD	sim/frv/model.c	35383;"	d	file:
FLD	sim/frv/model.c	353;"	d	file:
FLD	sim/frv/model.c	35400;"	d	file:
FLD	sim/frv/model.c	35406;"	d	file:
FLD	sim/frv/model.c	35423;"	d	file:
FLD	sim/frv/model.c	35429;"	d	file:
FLD	sim/frv/model.c	3543;"	d	file:
FLD	sim/frv/model.c	35446;"	d	file:
FLD	sim/frv/model.c	35452;"	d	file:
FLD	sim/frv/model.c	35469;"	d	file:
FLD	sim/frv/model.c	35475;"	d	file:
FLD	sim/frv/model.c	35492;"	d	file:
FLD	sim/frv/model.c	35498;"	d	file:
FLD	sim/frv/model.c	35515;"	d	file:
FLD	sim/frv/model.c	35521;"	d	file:
FLD	sim/frv/model.c	35538;"	d	file:
FLD	sim/frv/model.c	3553;"	d	file:
FLD	sim/frv/model.c	35544;"	d	file:
FLD	sim/frv/model.c	35559;"	d	file:
FLD	sim/frv/model.c	35565;"	d	file:
FLD	sim/frv/model.c	35579;"	d	file:
FLD	sim/frv/model.c	35585;"	d	file:
FLD	sim/frv/model.c	3559;"	d	file:
FLD	sim/frv/model.c	35602;"	d	file:
FLD	sim/frv/model.c	35608;"	d	file:
FLD	sim/frv/model.c	35625;"	d	file:
FLD	sim/frv/model.c	35631;"	d	file:
FLD	sim/frv/model.c	35648;"	d	file:
FLD	sim/frv/model.c	35654;"	d	file:
FLD	sim/frv/model.c	35671;"	d	file:
FLD	sim/frv/model.c	35677;"	d	file:
FLD	sim/frv/model.c	35694;"	d	file:
FLD	sim/frv/model.c	3569;"	d	file:
FLD	sim/frv/model.c	35700;"	d	file:
FLD	sim/frv/model.c	35717;"	d	file:
FLD	sim/frv/model.c	35723;"	d	file:
FLD	sim/frv/model.c	35740;"	d	file:
FLD	sim/frv/model.c	35746;"	d	file:
FLD	sim/frv/model.c	3575;"	d	file:
FLD	sim/frv/model.c	35763;"	d	file:
FLD	sim/frv/model.c	35769;"	d	file:
FLD	sim/frv/model.c	35786;"	d	file:
FLD	sim/frv/model.c	35792;"	d	file:
FLD	sim/frv/model.c	35809;"	d	file:
FLD	sim/frv/model.c	35815;"	d	file:
FLD	sim/frv/model.c	35832;"	d	file:
FLD	sim/frv/model.c	35838;"	d	file:
FLD	sim/frv/model.c	35855;"	d	file:
FLD	sim/frv/model.c	3585;"	d	file:
FLD	sim/frv/model.c	35861;"	d	file:
FLD	sim/frv/model.c	35878;"	d	file:
FLD	sim/frv/model.c	35884;"	d	file:
FLD	sim/frv/model.c	35901;"	d	file:
FLD	sim/frv/model.c	35907;"	d	file:
FLD	sim/frv/model.c	3591;"	d	file:
FLD	sim/frv/model.c	35922;"	d	file:
FLD	sim/frv/model.c	35928;"	d	file:
FLD	sim/frv/model.c	35943;"	d	file:
FLD	sim/frv/model.c	35949;"	d	file:
FLD	sim/frv/model.c	35963;"	d	file:
FLD	sim/frv/model.c	35969;"	d	file:
FLD	sim/frv/model.c	35986;"	d	file:
FLD	sim/frv/model.c	35992;"	d	file:
FLD	sim/frv/model.c	359;"	d	file:
FLD	sim/frv/model.c	36009;"	d	file:
FLD	sim/frv/model.c	36015;"	d	file:
FLD	sim/frv/model.c	3601;"	d	file:
FLD	sim/frv/model.c	36032;"	d	file:
FLD	sim/frv/model.c	36038;"	d	file:
FLD	sim/frv/model.c	36055;"	d	file:
FLD	sim/frv/model.c	36061;"	d	file:
FLD	sim/frv/model.c	36078;"	d	file:
FLD	sim/frv/model.c	3607;"	d	file:
FLD	sim/frv/model.c	36084;"	d	file:
FLD	sim/frv/model.c	36101;"	d	file:
FLD	sim/frv/model.c	36107;"	d	file:
FLD	sim/frv/model.c	36124;"	d	file:
FLD	sim/frv/model.c	36130;"	d	file:
FLD	sim/frv/model.c	36147;"	d	file:
FLD	sim/frv/model.c	36153;"	d	file:
FLD	sim/frv/model.c	36170;"	d	file:
FLD	sim/frv/model.c	36176;"	d	file:
FLD	sim/frv/model.c	3617;"	d	file:
FLD	sim/frv/model.c	36193;"	d	file:
FLD	sim/frv/model.c	36199;"	d	file:
FLD	sim/frv/model.c	36216;"	d	file:
FLD	sim/frv/model.c	36222;"	d	file:
FLD	sim/frv/model.c	36239;"	d	file:
FLD	sim/frv/model.c	3623;"	d	file:
FLD	sim/frv/model.c	36245;"	d	file:
FLD	sim/frv/model.c	36262;"	d	file:
FLD	sim/frv/model.c	36268;"	d	file:
FLD	sim/frv/model.c	36285;"	d	file:
FLD	sim/frv/model.c	36291;"	d	file:
FLD	sim/frv/model.c	36306;"	d	file:
FLD	sim/frv/model.c	36312;"	d	file:
FLD	sim/frv/model.c	36326;"	d	file:
FLD	sim/frv/model.c	36332;"	d	file:
FLD	sim/frv/model.c	3633;"	d	file:
FLD	sim/frv/model.c	36349;"	d	file:
FLD	sim/frv/model.c	36355;"	d	file:
FLD	sim/frv/model.c	36372;"	d	file:
FLD	sim/frv/model.c	36378;"	d	file:
FLD	sim/frv/model.c	36395;"	d	file:
FLD	sim/frv/model.c	3639;"	d	file:
FLD	sim/frv/model.c	36401;"	d	file:
FLD	sim/frv/model.c	36418;"	d	file:
FLD	sim/frv/model.c	36424;"	d	file:
FLD	sim/frv/model.c	36441;"	d	file:
FLD	sim/frv/model.c	36447;"	d	file:
FLD	sim/frv/model.c	36464;"	d	file:
FLD	sim/frv/model.c	36470;"	d	file:
FLD	sim/frv/model.c	36487;"	d	file:
FLD	sim/frv/model.c	36493;"	d	file:
FLD	sim/frv/model.c	3649;"	d	file:
FLD	sim/frv/model.c	36510;"	d	file:
FLD	sim/frv/model.c	36516;"	d	file:
FLD	sim/frv/model.c	36533;"	d	file:
FLD	sim/frv/model.c	36539;"	d	file:
FLD	sim/frv/model.c	36556;"	d	file:
FLD	sim/frv/model.c	3655;"	d	file:
FLD	sim/frv/model.c	36562;"	d	file:
FLD	sim/frv/model.c	36579;"	d	file:
FLD	sim/frv/model.c	36585;"	d	file:
FLD	sim/frv/model.c	36602;"	d	file:
FLD	sim/frv/model.c	36608;"	d	file:
FLD	sim/frv/model.c	36625;"	d	file:
FLD	sim/frv/model.c	36631;"	d	file:
FLD	sim/frv/model.c	36648;"	d	file:
FLD	sim/frv/model.c	36654;"	d	file:
FLD	sim/frv/model.c	3665;"	d	file:
FLD	sim/frv/model.c	36669;"	d	file:
FLD	sim/frv/model.c	36675;"	d	file:
FLD	sim/frv/model.c	36689;"	d	file:
FLD	sim/frv/model.c	36695;"	d	file:
FLD	sim/frv/model.c	36712;"	d	file:
FLD	sim/frv/model.c	36718;"	d	file:
FLD	sim/frv/model.c	3671;"	d	file:
FLD	sim/frv/model.c	36735;"	d	file:
FLD	sim/frv/model.c	36741;"	d	file:
FLD	sim/frv/model.c	36758;"	d	file:
FLD	sim/frv/model.c	36764;"	d	file:
FLD	sim/frv/model.c	36781;"	d	file:
FLD	sim/frv/model.c	36787;"	d	file:
FLD	sim/frv/model.c	36804;"	d	file:
FLD	sim/frv/model.c	36810;"	d	file:
FLD	sim/frv/model.c	3681;"	d	file:
FLD	sim/frv/model.c	36827;"	d	file:
FLD	sim/frv/model.c	36833;"	d	file:
FLD	sim/frv/model.c	36850;"	d	file:
FLD	sim/frv/model.c	36856;"	d	file:
FLD	sim/frv/model.c	36873;"	d	file:
FLD	sim/frv/model.c	36879;"	d	file:
FLD	sim/frv/model.c	3687;"	d	file:
FLD	sim/frv/model.c	36896;"	d	file:
FLD	sim/frv/model.c	36902;"	d	file:
FLD	sim/frv/model.c	36919;"	d	file:
FLD	sim/frv/model.c	36925;"	d	file:
FLD	sim/frv/model.c	36942;"	d	file:
FLD	sim/frv/model.c	36948;"	d	file:
FLD	sim/frv/model.c	36965;"	d	file:
FLD	sim/frv/model.c	36971;"	d	file:
FLD	sim/frv/model.c	3697;"	d	file:
FLD	sim/frv/model.c	36988;"	d	file:
FLD	sim/frv/model.c	36994;"	d	file:
FLD	sim/frv/model.c	369;"	d	file:
FLD	sim/frv/model.c	37011;"	d	file:
FLD	sim/frv/model.c	37017;"	d	file:
FLD	sim/frv/model.c	37032;"	d	file:
FLD	sim/frv/model.c	37038;"	d	file:
FLD	sim/frv/model.c	3703;"	d	file:
FLD	sim/frv/model.c	37052;"	d	file:
FLD	sim/frv/model.c	37058;"	d	file:
FLD	sim/frv/model.c	37075;"	d	file:
FLD	sim/frv/model.c	37081;"	d	file:
FLD	sim/frv/model.c	37098;"	d	file:
FLD	sim/frv/model.c	37104;"	d	file:
FLD	sim/frv/model.c	37121;"	d	file:
FLD	sim/frv/model.c	37127;"	d	file:
FLD	sim/frv/model.c	3713;"	d	file:
FLD	sim/frv/model.c	37144;"	d	file:
FLD	sim/frv/model.c	37150;"	d	file:
FLD	sim/frv/model.c	37167;"	d	file:
FLD	sim/frv/model.c	37173;"	d	file:
FLD	sim/frv/model.c	37190;"	d	file:
FLD	sim/frv/model.c	37196;"	d	file:
FLD	sim/frv/model.c	3719;"	d	file:
FLD	sim/frv/model.c	37213;"	d	file:
FLD	sim/frv/model.c	37219;"	d	file:
FLD	sim/frv/model.c	37236;"	d	file:
FLD	sim/frv/model.c	37242;"	d	file:
FLD	sim/frv/model.c	37259;"	d	file:
FLD	sim/frv/model.c	37265;"	d	file:
FLD	sim/frv/model.c	37282;"	d	file:
FLD	sim/frv/model.c	37288;"	d	file:
FLD	sim/frv/model.c	3729;"	d	file:
FLD	sim/frv/model.c	37305;"	d	file:
FLD	sim/frv/model.c	37311;"	d	file:
FLD	sim/frv/model.c	37328;"	d	file:
FLD	sim/frv/model.c	37334;"	d	file:
FLD	sim/frv/model.c	37351;"	d	file:
FLD	sim/frv/model.c	37357;"	d	file:
FLD	sim/frv/model.c	3735;"	d	file:
FLD	sim/frv/model.c	37374;"	d	file:
FLD	sim/frv/model.c	37380;"	d	file:
FLD	sim/frv/model.c	37399;"	d	file:
FLD	sim/frv/model.c	37405;"	d	file:
FLD	sim/frv/model.c	37424;"	d	file:
FLD	sim/frv/model.c	37430;"	d	file:
FLD	sim/frv/model.c	37447;"	d	file:
FLD	sim/frv/model.c	37453;"	d	file:
FLD	sim/frv/model.c	3745;"	d	file:
FLD	sim/frv/model.c	37470;"	d	file:
FLD	sim/frv/model.c	37476;"	d	file:
FLD	sim/frv/model.c	37491;"	d	file:
FLD	sim/frv/model.c	37497;"	d	file:
FLD	sim/frv/model.c	37507;"	d	file:
FLD	sim/frv/model.c	37513;"	d	file:
FLD	sim/frv/model.c	3751;"	d	file:
FLD	sim/frv/model.c	37523;"	d	file:
FLD	sim/frv/model.c	37529;"	d	file:
FLD	sim/frv/model.c	37547;"	d	file:
FLD	sim/frv/model.c	37553;"	d	file:
FLD	sim/frv/model.c	37567;"	d	file:
FLD	sim/frv/model.c	37573;"	d	file:
FLD	sim/frv/model.c	37593;"	d	file:
FLD	sim/frv/model.c	37599;"	d	file:
FLD	sim/frv/model.c	375;"	d	file:
FLD	sim/frv/model.c	37619;"	d	file:
FLD	sim/frv/model.c	3761;"	d	file:
FLD	sim/frv/model.c	37625;"	d	file:
FLD	sim/frv/model.c	37645;"	d	file:
FLD	sim/frv/model.c	37651;"	d	file:
FLD	sim/frv/model.c	37671;"	d	file:
FLD	sim/frv/model.c	37677;"	d	file:
FLD	sim/frv/model.c	3767;"	d	file:
FLD	sim/frv/model.c	37697;"	d	file:
FLD	sim/frv/model.c	37703;"	d	file:
FLD	sim/frv/model.c	37723;"	d	file:
FLD	sim/frv/model.c	37729;"	d	file:
FLD	sim/frv/model.c	37749;"	d	file:
FLD	sim/frv/model.c	37755;"	d	file:
FLD	sim/frv/model.c	37775;"	d	file:
FLD	sim/frv/model.c	3777;"	d	file:
FLD	sim/frv/model.c	37781;"	d	file:
FLD	sim/frv/model.c	37801;"	d	file:
FLD	sim/frv/model.c	37807;"	d	file:
FLD	sim/frv/model.c	37827;"	d	file:
FLD	sim/frv/model.c	37833;"	d	file:
FLD	sim/frv/model.c	3783;"	d	file:
FLD	sim/frv/model.c	37853;"	d	file:
FLD	sim/frv/model.c	37859;"	d	file:
FLD	sim/frv/model.c	37879;"	d	file:
FLD	sim/frv/model.c	37885;"	d	file:
FLD	sim/frv/model.c	37905;"	d	file:
FLD	sim/frv/model.c	37911;"	d	file:
FLD	sim/frv/model.c	37931;"	d	file:
FLD	sim/frv/model.c	37937;"	d	file:
FLD	sim/frv/model.c	3793;"	d	file:
FLD	sim/frv/model.c	37955;"	d	file:
FLD	sim/frv/model.c	37961;"	d	file:
FLD	sim/frv/model.c	37975;"	d	file:
FLD	sim/frv/model.c	37981;"	d	file:
FLD	sim/frv/model.c	3799;"	d	file:
FLD	sim/frv/model.c	38001;"	d	file:
FLD	sim/frv/model.c	38007;"	d	file:
FLD	sim/frv/model.c	38027;"	d	file:
FLD	sim/frv/model.c	38033;"	d	file:
FLD	sim/frv/model.c	38053;"	d	file:
FLD	sim/frv/model.c	38059;"	d	file:
FLD	sim/frv/model.c	38079;"	d	file:
FLD	sim/frv/model.c	38085;"	d	file:
FLD	sim/frv/model.c	3809;"	d	file:
FLD	sim/frv/model.c	38105;"	d	file:
FLD	sim/frv/model.c	38111;"	d	file:
FLD	sim/frv/model.c	38131;"	d	file:
FLD	sim/frv/model.c	38137;"	d	file:
FLD	sim/frv/model.c	38157;"	d	file:
FLD	sim/frv/model.c	3815;"	d	file:
FLD	sim/frv/model.c	38163;"	d	file:
FLD	sim/frv/model.c	38183;"	d	file:
FLD	sim/frv/model.c	38189;"	d	file:
FLD	sim/frv/model.c	38209;"	d	file:
FLD	sim/frv/model.c	38215;"	d	file:
FLD	sim/frv/model.c	38235;"	d	file:
FLD	sim/frv/model.c	38241;"	d	file:
FLD	sim/frv/model.c	3825;"	d	file:
FLD	sim/frv/model.c	38261;"	d	file:
FLD	sim/frv/model.c	38267;"	d	file:
FLD	sim/frv/model.c	38287;"	d	file:
FLD	sim/frv/model.c	38293;"	d	file:
FLD	sim/frv/model.c	38313;"	d	file:
FLD	sim/frv/model.c	38319;"	d	file:
FLD	sim/frv/model.c	3831;"	d	file:
FLD	sim/frv/model.c	38339;"	d	file:
FLD	sim/frv/model.c	38345;"	d	file:
FLD	sim/frv/model.c	38361;"	d	file:
FLD	sim/frv/model.c	38367;"	d	file:
FLD	sim/frv/model.c	38381;"	d	file:
FLD	sim/frv/model.c	38387;"	d	file:
FLD	sim/frv/model.c	38405;"	d	file:
FLD	sim/frv/model.c	38411;"	d	file:
FLD	sim/frv/model.c	3841;"	d	file:
FLD	sim/frv/model.c	38429;"	d	file:
FLD	sim/frv/model.c	38435;"	d	file:
FLD	sim/frv/model.c	38453;"	d	file:
FLD	sim/frv/model.c	38459;"	d	file:
FLD	sim/frv/model.c	38477;"	d	file:
FLD	sim/frv/model.c	3847;"	d	file:
FLD	sim/frv/model.c	38483;"	d	file:
FLD	sim/frv/model.c	38501;"	d	file:
FLD	sim/frv/model.c	38507;"	d	file:
FLD	sim/frv/model.c	38525;"	d	file:
FLD	sim/frv/model.c	38531;"	d	file:
FLD	sim/frv/model.c	38549;"	d	file:
FLD	sim/frv/model.c	38555;"	d	file:
FLD	sim/frv/model.c	38573;"	d	file:
FLD	sim/frv/model.c	38579;"	d	file:
FLD	sim/frv/model.c	3857;"	d	file:
FLD	sim/frv/model.c	38597;"	d	file:
FLD	sim/frv/model.c	385;"	d	file:
FLD	sim/frv/model.c	38603;"	d	file:
FLD	sim/frv/model.c	38621;"	d	file:
FLD	sim/frv/model.c	38627;"	d	file:
FLD	sim/frv/model.c	3863;"	d	file:
FLD	sim/frv/model.c	38645;"	d	file:
FLD	sim/frv/model.c	38651;"	d	file:
FLD	sim/frv/model.c	38669;"	d	file:
FLD	sim/frv/model.c	38675;"	d	file:
FLD	sim/frv/model.c	38693;"	d	file:
FLD	sim/frv/model.c	38699;"	d	file:
FLD	sim/frv/model.c	38717;"	d	file:
FLD	sim/frv/model.c	38723;"	d	file:
FLD	sim/frv/model.c	38739;"	d	file:
FLD	sim/frv/model.c	3873;"	d	file:
FLD	sim/frv/model.c	38745;"	d	file:
FLD	sim/frv/model.c	38759;"	d	file:
FLD	sim/frv/model.c	38765;"	d	file:
FLD	sim/frv/model.c	38783;"	d	file:
FLD	sim/frv/model.c	38789;"	d	file:
FLD	sim/frv/model.c	3879;"	d	file:
FLD	sim/frv/model.c	38807;"	d	file:
FLD	sim/frv/model.c	38813;"	d	file:
FLD	sim/frv/model.c	38831;"	d	file:
FLD	sim/frv/model.c	38837;"	d	file:
FLD	sim/frv/model.c	38855;"	d	file:
FLD	sim/frv/model.c	38861;"	d	file:
FLD	sim/frv/model.c	38879;"	d	file:
FLD	sim/frv/model.c	38885;"	d	file:
FLD	sim/frv/model.c	3889;"	d	file:
FLD	sim/frv/model.c	38903;"	d	file:
FLD	sim/frv/model.c	38909;"	d	file:
FLD	sim/frv/model.c	38927;"	d	file:
FLD	sim/frv/model.c	38933;"	d	file:
FLD	sim/frv/model.c	38951;"	d	file:
FLD	sim/frv/model.c	38957;"	d	file:
FLD	sim/frv/model.c	3895;"	d	file:
FLD	sim/frv/model.c	38975;"	d	file:
FLD	sim/frv/model.c	38981;"	d	file:
FLD	sim/frv/model.c	38999;"	d	file:
FLD	sim/frv/model.c	39005;"	d	file:
FLD	sim/frv/model.c	39023;"	d	file:
FLD	sim/frv/model.c	39029;"	d	file:
FLD	sim/frv/model.c	39047;"	d	file:
FLD	sim/frv/model.c	39053;"	d	file:
FLD	sim/frv/model.c	3905;"	d	file:
FLD	sim/frv/model.c	39071;"	d	file:
FLD	sim/frv/model.c	39077;"	d	file:
FLD	sim/frv/model.c	39095;"	d	file:
FLD	sim/frv/model.c	39101;"	d	file:
FLD	sim/frv/model.c	39111;"	d	file:
FLD	sim/frv/model.c	39117;"	d	file:
FLD	sim/frv/model.c	3911;"	d	file:
FLD	sim/frv/model.c	39127;"	d	file:
FLD	sim/frv/model.c	39133;"	d	file:
FLD	sim/frv/model.c	39143;"	d	file:
FLD	sim/frv/model.c	39149;"	d	file:
FLD	sim/frv/model.c	39159;"	d	file:
FLD	sim/frv/model.c	39165;"	d	file:
FLD	sim/frv/model.c	39175;"	d	file:
FLD	sim/frv/model.c	39181;"	d	file:
FLD	sim/frv/model.c	39191;"	d	file:
FLD	sim/frv/model.c	39197;"	d	file:
FLD	sim/frv/model.c	391;"	d	file:
FLD	sim/frv/model.c	39207;"	d	file:
FLD	sim/frv/model.c	39213;"	d	file:
FLD	sim/frv/model.c	3921;"	d	file:
FLD	sim/frv/model.c	39223;"	d	file:
FLD	sim/frv/model.c	39229;"	d	file:
FLD	sim/frv/model.c	39239;"	d	file:
FLD	sim/frv/model.c	39245;"	d	file:
FLD	sim/frv/model.c	39255;"	d	file:
FLD	sim/frv/model.c	39261;"	d	file:
FLD	sim/frv/model.c	39271;"	d	file:
FLD	sim/frv/model.c	39277;"	d	file:
FLD	sim/frv/model.c	3927;"	d	file:
FLD	sim/frv/model.c	39287;"	d	file:
FLD	sim/frv/model.c	39293;"	d	file:
FLD	sim/frv/model.c	39305;"	d	file:
FLD	sim/frv/model.c	39311;"	d	file:
FLD	sim/frv/model.c	39323;"	d	file:
FLD	sim/frv/model.c	39329;"	d	file:
FLD	sim/frv/model.c	39343;"	d	file:
FLD	sim/frv/model.c	39349;"	d	file:
FLD	sim/frv/model.c	39363;"	d	file:
FLD	sim/frv/model.c	39369;"	d	file:
FLD	sim/frv/model.c	3937;"	d	file:
FLD	sim/frv/model.c	39383;"	d	file:
FLD	sim/frv/model.c	39389;"	d	file:
FLD	sim/frv/model.c	39403;"	d	file:
FLD	sim/frv/model.c	39409;"	d	file:
FLD	sim/frv/model.c	39423;"	d	file:
FLD	sim/frv/model.c	39429;"	d	file:
FLD	sim/frv/model.c	3943;"	d	file:
FLD	sim/frv/model.c	39443;"	d	file:
FLD	sim/frv/model.c	39449;"	d	file:
FLD	sim/frv/model.c	39463;"	d	file:
FLD	sim/frv/model.c	39469;"	d	file:
FLD	sim/frv/model.c	39483;"	d	file:
FLD	sim/frv/model.c	39489;"	d	file:
FLD	sim/frv/model.c	39503;"	d	file:
FLD	sim/frv/model.c	39509;"	d	file:
FLD	sim/frv/model.c	39523;"	d	file:
FLD	sim/frv/model.c	39529;"	d	file:
FLD	sim/frv/model.c	3953;"	d	file:
FLD	sim/frv/model.c	39543;"	d	file:
FLD	sim/frv/model.c	39549;"	d	file:
FLD	sim/frv/model.c	39563;"	d	file:
FLD	sim/frv/model.c	39569;"	d	file:
FLD	sim/frv/model.c	39583;"	d	file:
FLD	sim/frv/model.c	39589;"	d	file:
FLD	sim/frv/model.c	3959;"	d	file:
FLD	sim/frv/model.c	39603;"	d	file:
FLD	sim/frv/model.c	39609;"	d	file:
FLD	sim/frv/model.c	39621;"	d	file:
FLD	sim/frv/model.c	39627;"	d	file:
FLD	sim/frv/model.c	39639;"	d	file:
FLD	sim/frv/model.c	39645;"	d	file:
FLD	sim/frv/model.c	39659;"	d	file:
FLD	sim/frv/model.c	39665;"	d	file:
FLD	sim/frv/model.c	39679;"	d	file:
FLD	sim/frv/model.c	39685;"	d	file:
FLD	sim/frv/model.c	39699;"	d	file:
FLD	sim/frv/model.c	3969;"	d	file:
FLD	sim/frv/model.c	39705;"	d	file:
FLD	sim/frv/model.c	39719;"	d	file:
FLD	sim/frv/model.c	39725;"	d	file:
FLD	sim/frv/model.c	39739;"	d	file:
FLD	sim/frv/model.c	39745;"	d	file:
FLD	sim/frv/model.c	39759;"	d	file:
FLD	sim/frv/model.c	3975;"	d	file:
FLD	sim/frv/model.c	39765;"	d	file:
FLD	sim/frv/model.c	39779;"	d	file:
FLD	sim/frv/model.c	39785;"	d	file:
FLD	sim/frv/model.c	39799;"	d	file:
FLD	sim/frv/model.c	39805;"	d	file:
FLD	sim/frv/model.c	39819;"	d	file:
FLD	sim/frv/model.c	39825;"	d	file:
FLD	sim/frv/model.c	39839;"	d	file:
FLD	sim/frv/model.c	39845;"	d	file:
FLD	sim/frv/model.c	39859;"	d	file:
FLD	sim/frv/model.c	3985;"	d	file:
FLD	sim/frv/model.c	39865;"	d	file:
FLD	sim/frv/model.c	39879;"	d	file:
FLD	sim/frv/model.c	39885;"	d	file:
FLD	sim/frv/model.c	39899;"	d	file:
FLD	sim/frv/model.c	39905;"	d	file:
FLD	sim/frv/model.c	39919;"	d	file:
FLD	sim/frv/model.c	3991;"	d	file:
FLD	sim/frv/model.c	39925;"	d	file:
FLD	sim/frv/model.c	39937;"	d	file:
FLD	sim/frv/model.c	39943;"	d	file:
FLD	sim/frv/model.c	39955;"	d	file:
FLD	sim/frv/model.c	39961;"	d	file:
FLD	sim/frv/model.c	39975;"	d	file:
FLD	sim/frv/model.c	39981;"	d	file:
FLD	sim/frv/model.c	39995;"	d	file:
FLD	sim/frv/model.c	39;"	d	file:
FLD	sim/frv/model.c	40001;"	d	file:
FLD	sim/frv/model.c	40015;"	d	file:
FLD	sim/frv/model.c	4001;"	d	file:
FLD	sim/frv/model.c	40021;"	d	file:
FLD	sim/frv/model.c	40035;"	d	file:
FLD	sim/frv/model.c	40041;"	d	file:
FLD	sim/frv/model.c	40055;"	d	file:
FLD	sim/frv/model.c	40061;"	d	file:
FLD	sim/frv/model.c	40075;"	d	file:
FLD	sim/frv/model.c	4007;"	d	file:
FLD	sim/frv/model.c	40081;"	d	file:
FLD	sim/frv/model.c	40095;"	d	file:
FLD	sim/frv/model.c	40101;"	d	file:
FLD	sim/frv/model.c	40115;"	d	file:
FLD	sim/frv/model.c	40121;"	d	file:
FLD	sim/frv/model.c	40135;"	d	file:
FLD	sim/frv/model.c	40141;"	d	file:
FLD	sim/frv/model.c	40155;"	d	file:
FLD	sim/frv/model.c	40161;"	d	file:
FLD	sim/frv/model.c	40175;"	d	file:
FLD	sim/frv/model.c	4017;"	d	file:
FLD	sim/frv/model.c	40181;"	d	file:
FLD	sim/frv/model.c	40195;"	d	file:
FLD	sim/frv/model.c	401;"	d	file:
FLD	sim/frv/model.c	40201;"	d	file:
FLD	sim/frv/model.c	40215;"	d	file:
FLD	sim/frv/model.c	40221;"	d	file:
FLD	sim/frv/model.c	40235;"	d	file:
FLD	sim/frv/model.c	4023;"	d	file:
FLD	sim/frv/model.c	40241;"	d	file:
FLD	sim/frv/model.c	40253;"	d	file:
FLD	sim/frv/model.c	40259;"	d	file:
FLD	sim/frv/model.c	40271;"	d	file:
FLD	sim/frv/model.c	40277;"	d	file:
FLD	sim/frv/model.c	40291;"	d	file:
FLD	sim/frv/model.c	40297;"	d	file:
FLD	sim/frv/model.c	40311;"	d	file:
FLD	sim/frv/model.c	40317;"	d	file:
FLD	sim/frv/model.c	40331;"	d	file:
FLD	sim/frv/model.c	40337;"	d	file:
FLD	sim/frv/model.c	4033;"	d	file:
FLD	sim/frv/model.c	40351;"	d	file:
FLD	sim/frv/model.c	40357;"	d	file:
FLD	sim/frv/model.c	40371;"	d	file:
FLD	sim/frv/model.c	40377;"	d	file:
FLD	sim/frv/model.c	40391;"	d	file:
FLD	sim/frv/model.c	40397;"	d	file:
FLD	sim/frv/model.c	4039;"	d	file:
FLD	sim/frv/model.c	40411;"	d	file:
FLD	sim/frv/model.c	40417;"	d	file:
FLD	sim/frv/model.c	40431;"	d	file:
FLD	sim/frv/model.c	40437;"	d	file:
FLD	sim/frv/model.c	40451;"	d	file:
FLD	sim/frv/model.c	40457;"	d	file:
FLD	sim/frv/model.c	40471;"	d	file:
FLD	sim/frv/model.c	40477;"	d	file:
FLD	sim/frv/model.c	40491;"	d	file:
FLD	sim/frv/model.c	40497;"	d	file:
FLD	sim/frv/model.c	4049;"	d	file:
FLD	sim/frv/model.c	40511;"	d	file:
FLD	sim/frv/model.c	40517;"	d	file:
FLD	sim/frv/model.c	40531;"	d	file:
FLD	sim/frv/model.c	40537;"	d	file:
FLD	sim/frv/model.c	40551;"	d	file:
FLD	sim/frv/model.c	40557;"	d	file:
FLD	sim/frv/model.c	4055;"	d	file:
FLD	sim/frv/model.c	40576;"	d	file:
FLD	sim/frv/model.c	40582;"	d	file:
FLD	sim/frv/model.c	40601;"	d	file:
FLD	sim/frv/model.c	40607;"	d	file:
FLD	sim/frv/model.c	40623;"	d	file:
FLD	sim/frv/model.c	40629;"	d	file:
FLD	sim/frv/model.c	40645;"	d	file:
FLD	sim/frv/model.c	40651;"	d	file:
FLD	sim/frv/model.c	4065;"	d	file:
FLD	sim/frv/model.c	40661;"	d	file:
FLD	sim/frv/model.c	40667;"	d	file:
FLD	sim/frv/model.c	40677;"	d	file:
FLD	sim/frv/model.c	40683;"	d	file:
FLD	sim/frv/model.c	40699;"	d	file:
FLD	sim/frv/model.c	40705;"	d	file:
FLD	sim/frv/model.c	40715;"	d	file:
FLD	sim/frv/model.c	4071;"	d	file:
FLD	sim/frv/model.c	40721;"	d	file:
FLD	sim/frv/model.c	40731;"	d	file:
FLD	sim/frv/model.c	40737;"	d	file:
FLD	sim/frv/model.c	40747;"	d	file:
FLD	sim/frv/model.c	40753;"	d	file:
FLD	sim/frv/model.c	40763;"	d	file:
FLD	sim/frv/model.c	40769;"	d	file:
FLD	sim/frv/model.c	40779;"	d	file:
FLD	sim/frv/model.c	40785;"	d	file:
FLD	sim/frv/model.c	407;"	d	file:
FLD	sim/frv/model.c	40801;"	d	file:
FLD	sim/frv/model.c	40807;"	d	file:
FLD	sim/frv/model.c	4081;"	d	file:
FLD	sim/frv/model.c	40823;"	d	file:
FLD	sim/frv/model.c	40829;"	d	file:
FLD	sim/frv/model.c	40843;"	d	file:
FLD	sim/frv/model.c	40849;"	d	file:
FLD	sim/frv/model.c	40863;"	d	file:
FLD	sim/frv/model.c	40869;"	d	file:
FLD	sim/frv/model.c	40879;"	d	file:
FLD	sim/frv/model.c	4087;"	d	file:
FLD	sim/frv/model.c	40885;"	d	file:
FLD	sim/frv/model.c	40895;"	d	file:
FLD	sim/frv/model.c	40901;"	d	file:
FLD	sim/frv/model.c	40911;"	d	file:
FLD	sim/frv/model.c	40917;"	d	file:
FLD	sim/frv/model.c	40927;"	d	file:
FLD	sim/frv/model.c	40933;"	d	file:
FLD	sim/frv/model.c	40943;"	d	file:
FLD	sim/frv/model.c	40949;"	d	file:
FLD	sim/frv/model.c	40959;"	d	file:
FLD	sim/frv/model.c	40965;"	d	file:
FLD	sim/frv/model.c	40975;"	d	file:
FLD	sim/frv/model.c	4097;"	d	file:
FLD	sim/frv/model.c	40981;"	d	file:
FLD	sim/frv/model.c	40994;"	d	file:
FLD	sim/frv/model.c	41000;"	d	file:
FLD	sim/frv/model.c	41013;"	d	file:
FLD	sim/frv/model.c	41019;"	d	file:
FLD	sim/frv/model.c	41030;"	d	file:
FLD	sim/frv/model.c	41036;"	d	file:
FLD	sim/frv/model.c	4103;"	d	file:
FLD	sim/frv/model.c	41047;"	d	file:
FLD	sim/frv/model.c	41053;"	d	file:
FLD	sim/frv/model.c	41065;"	d	file:
FLD	sim/frv/model.c	41071;"	d	file:
FLD	sim/frv/model.c	41083;"	d	file:
FLD	sim/frv/model.c	41089;"	d	file:
FLD	sim/frv/model.c	41101;"	d	file:
FLD	sim/frv/model.c	41107;"	d	file:
FLD	sim/frv/model.c	41119;"	d	file:
FLD	sim/frv/model.c	41125;"	d	file:
FLD	sim/frv/model.c	4113;"	d	file:
FLD	sim/frv/model.c	41145;"	d	file:
FLD	sim/frv/model.c	41151;"	d	file:
FLD	sim/frv/model.c	41171;"	d	file:
FLD	sim/frv/model.c	41177;"	d	file:
FLD	sim/frv/model.c	41197;"	d	file:
FLD	sim/frv/model.c	4119;"	d	file:
FLD	sim/frv/model.c	41203;"	d	file:
FLD	sim/frv/model.c	41223;"	d	file:
FLD	sim/frv/model.c	41229;"	d	file:
FLD	sim/frv/model.c	41247;"	d	file:
FLD	sim/frv/model.c	41253;"	d	file:
FLD	sim/frv/model.c	41271;"	d	file:
FLD	sim/frv/model.c	41277;"	d	file:
FLD	sim/frv/model.c	41295;"	d	file:
FLD	sim/frv/model.c	4129;"	d	file:
FLD	sim/frv/model.c	41301;"	d	file:
FLD	sim/frv/model.c	41319;"	d	file:
FLD	sim/frv/model.c	41325;"	d	file:
FLD	sim/frv/model.c	41345;"	d	file:
FLD	sim/frv/model.c	41351;"	d	file:
FLD	sim/frv/model.c	4135;"	d	file:
FLD	sim/frv/model.c	41371;"	d	file:
FLD	sim/frv/model.c	41377;"	d	file:
FLD	sim/frv/model.c	41397;"	d	file:
FLD	sim/frv/model.c	41403;"	d	file:
FLD	sim/frv/model.c	41423;"	d	file:
FLD	sim/frv/model.c	41429;"	d	file:
FLD	sim/frv/model.c	41443;"	d	file:
FLD	sim/frv/model.c	41449;"	d	file:
FLD	sim/frv/model.c	4145;"	d	file:
FLD	sim/frv/model.c	41461;"	d	file:
FLD	sim/frv/model.c	41467;"	d	file:
FLD	sim/frv/model.c	41481;"	d	file:
FLD	sim/frv/model.c	41487;"	d	file:
FLD	sim/frv/model.c	41501;"	d	file:
FLD	sim/frv/model.c	41507;"	d	file:
FLD	sim/frv/model.c	4151;"	d	file:
FLD	sim/frv/model.c	41527;"	d	file:
FLD	sim/frv/model.c	41533;"	d	file:
FLD	sim/frv/model.c	41553;"	d	file:
FLD	sim/frv/model.c	41559;"	d	file:
FLD	sim/frv/model.c	41579;"	d	file:
FLD	sim/frv/model.c	41585;"	d	file:
FLD	sim/frv/model.c	41605;"	d	file:
FLD	sim/frv/model.c	41611;"	d	file:
FLD	sim/frv/model.c	4161;"	d	file:
FLD	sim/frv/model.c	41631;"	d	file:
FLD	sim/frv/model.c	41637;"	d	file:
FLD	sim/frv/model.c	41657;"	d	file:
FLD	sim/frv/model.c	41663;"	d	file:
FLD	sim/frv/model.c	4167;"	d	file:
FLD	sim/frv/model.c	41683;"	d	file:
FLD	sim/frv/model.c	41689;"	d	file:
FLD	sim/frv/model.c	41709;"	d	file:
FLD	sim/frv/model.c	41715;"	d	file:
FLD	sim/frv/model.c	41733;"	d	file:
FLD	sim/frv/model.c	41739;"	d	file:
FLD	sim/frv/model.c	41755;"	d	file:
FLD	sim/frv/model.c	41761;"	d	file:
FLD	sim/frv/model.c	41777;"	d	file:
FLD	sim/frv/model.c	4177;"	d	file:
FLD	sim/frv/model.c	41783;"	d	file:
FLD	sim/frv/model.c	417;"	d	file:
FLD	sim/frv/model.c	41801;"	d	file:
FLD	sim/frv/model.c	41807;"	d	file:
FLD	sim/frv/model.c	41825;"	d	file:
FLD	sim/frv/model.c	41831;"	d	file:
FLD	sim/frv/model.c	4183;"	d	file:
FLD	sim/frv/model.c	41849;"	d	file:
FLD	sim/frv/model.c	41855;"	d	file:
FLD	sim/frv/model.c	41877;"	d	file:
FLD	sim/frv/model.c	41883;"	d	file:
FLD	sim/frv/model.c	41905;"	d	file:
FLD	sim/frv/model.c	41911;"	d	file:
FLD	sim/frv/model.c	41933;"	d	file:
FLD	sim/frv/model.c	41939;"	d	file:
FLD	sim/frv/model.c	4193;"	d	file:
FLD	sim/frv/model.c	41958;"	d	file:
FLD	sim/frv/model.c	41964;"	d	file:
FLD	sim/frv/model.c	41986;"	d	file:
FLD	sim/frv/model.c	41992;"	d	file:
FLD	sim/frv/model.c	4199;"	d	file:
FLD	sim/frv/model.c	42014;"	d	file:
FLD	sim/frv/model.c	42020;"	d	file:
FLD	sim/frv/model.c	42042;"	d	file:
FLD	sim/frv/model.c	42048;"	d	file:
FLD	sim/frv/model.c	42070;"	d	file:
FLD	sim/frv/model.c	42076;"	d	file:
FLD	sim/frv/model.c	42098;"	d	file:
FLD	sim/frv/model.c	4209;"	d	file:
FLD	sim/frv/model.c	42104;"	d	file:
FLD	sim/frv/model.c	42126;"	d	file:
FLD	sim/frv/model.c	42132;"	d	file:
FLD	sim/frv/model.c	42154;"	d	file:
FLD	sim/frv/model.c	4215;"	d	file:
FLD	sim/frv/model.c	42160;"	d	file:
FLD	sim/frv/model.c	42179;"	d	file:
FLD	sim/frv/model.c	42185;"	d	file:
FLD	sim/frv/model.c	42207;"	d	file:
FLD	sim/frv/model.c	42213;"	d	file:
FLD	sim/frv/model.c	42235;"	d	file:
FLD	sim/frv/model.c	42241;"	d	file:
FLD	sim/frv/model.c	4225;"	d	file:
FLD	sim/frv/model.c	42263;"	d	file:
FLD	sim/frv/model.c	42269;"	d	file:
FLD	sim/frv/model.c	42288;"	d	file:
FLD	sim/frv/model.c	42294;"	d	file:
FLD	sim/frv/model.c	42315;"	d	file:
FLD	sim/frv/model.c	4231;"	d	file:
FLD	sim/frv/model.c	42321;"	d	file:
FLD	sim/frv/model.c	42342;"	d	file:
FLD	sim/frv/model.c	42348;"	d	file:
FLD	sim/frv/model.c	42369;"	d	file:
FLD	sim/frv/model.c	42375;"	d	file:
FLD	sim/frv/model.c	42394;"	d	file:
FLD	sim/frv/model.c	423;"	d	file:
FLD	sim/frv/model.c	42400;"	d	file:
FLD	sim/frv/model.c	4241;"	d	file:
FLD	sim/frv/model.c	42422;"	d	file:
FLD	sim/frv/model.c	42428;"	d	file:
FLD	sim/frv/model.c	42450;"	d	file:
FLD	sim/frv/model.c	42456;"	d	file:
FLD	sim/frv/model.c	42478;"	d	file:
FLD	sim/frv/model.c	4247;"	d	file:
FLD	sim/frv/model.c	42484;"	d	file:
FLD	sim/frv/model.c	42506;"	d	file:
FLD	sim/frv/model.c	42512;"	d	file:
FLD	sim/frv/model.c	42534;"	d	file:
FLD	sim/frv/model.c	42540;"	d	file:
FLD	sim/frv/model.c	42562;"	d	file:
FLD	sim/frv/model.c	42568;"	d	file:
FLD	sim/frv/model.c	4257;"	d	file:
FLD	sim/frv/model.c	42590;"	d	file:
FLD	sim/frv/model.c	42596;"	d	file:
FLD	sim/frv/model.c	42618;"	d	file:
FLD	sim/frv/model.c	42624;"	d	file:
FLD	sim/frv/model.c	4263;"	d	file:
FLD	sim/frv/model.c	42646;"	d	file:
FLD	sim/frv/model.c	42652;"	d	file:
FLD	sim/frv/model.c	42674;"	d	file:
FLD	sim/frv/model.c	42680;"	d	file:
FLD	sim/frv/model.c	42702;"	d	file:
FLD	sim/frv/model.c	42708;"	d	file:
FLD	sim/frv/model.c	42730;"	d	file:
FLD	sim/frv/model.c	42736;"	d	file:
FLD	sim/frv/model.c	4273;"	d	file:
FLD	sim/frv/model.c	42746;"	d	file:
FLD	sim/frv/model.c	42752;"	d	file:
FLD	sim/frv/model.c	42762;"	d	file:
FLD	sim/frv/model.c	42768;"	d	file:
FLD	sim/frv/model.c	42778;"	d	file:
FLD	sim/frv/model.c	42784;"	d	file:
FLD	sim/frv/model.c	42794;"	d	file:
FLD	sim/frv/model.c	4279;"	d	file:
FLD	sim/frv/model.c	42800;"	d	file:
FLD	sim/frv/model.c	42822;"	d	file:
FLD	sim/frv/model.c	42828;"	d	file:
FLD	sim/frv/model.c	42850;"	d	file:
FLD	sim/frv/model.c	42856;"	d	file:
FLD	sim/frv/model.c	42866;"	d	file:
FLD	sim/frv/model.c	42872;"	d	file:
FLD	sim/frv/model.c	42882;"	d	file:
FLD	sim/frv/model.c	42888;"	d	file:
FLD	sim/frv/model.c	4289;"	d	file:
FLD	sim/frv/model.c	42910;"	d	file:
FLD	sim/frv/model.c	42916;"	d	file:
FLD	sim/frv/model.c	42938;"	d	file:
FLD	sim/frv/model.c	42944;"	d	file:
FLD	sim/frv/model.c	4295;"	d	file:
FLD	sim/frv/model.c	42966;"	d	file:
FLD	sim/frv/model.c	42972;"	d	file:
FLD	sim/frv/model.c	42994;"	d	file:
FLD	sim/frv/model.c	43000;"	d	file:
FLD	sim/frv/model.c	43022;"	d	file:
FLD	sim/frv/model.c	43028;"	d	file:
FLD	sim/frv/model.c	43050;"	d	file:
FLD	sim/frv/model.c	43056;"	d	file:
FLD	sim/frv/model.c	4305;"	d	file:
FLD	sim/frv/model.c	43078;"	d	file:
FLD	sim/frv/model.c	43084;"	d	file:
FLD	sim/frv/model.c	43106;"	d	file:
FLD	sim/frv/model.c	43112;"	d	file:
FLD	sim/frv/model.c	4311;"	d	file:
FLD	sim/frv/model.c	43134;"	d	file:
FLD	sim/frv/model.c	43140;"	d	file:
FLD	sim/frv/model.c	43162;"	d	file:
FLD	sim/frv/model.c	43168;"	d	file:
FLD	sim/frv/model.c	43190;"	d	file:
FLD	sim/frv/model.c	43196;"	d	file:
FLD	sim/frv/model.c	43218;"	d	file:
FLD	sim/frv/model.c	4321;"	d	file:
FLD	sim/frv/model.c	43224;"	d	file:
FLD	sim/frv/model.c	43246;"	d	file:
FLD	sim/frv/model.c	43252;"	d	file:
FLD	sim/frv/model.c	43274;"	d	file:
FLD	sim/frv/model.c	4327;"	d	file:
FLD	sim/frv/model.c	43280;"	d	file:
FLD	sim/frv/model.c	43299;"	d	file:
FLD	sim/frv/model.c	43305;"	d	file:
FLD	sim/frv/model.c	43315;"	d	file:
FLD	sim/frv/model.c	43321;"	d	file:
FLD	sim/frv/model.c	43331;"	d	file:
FLD	sim/frv/model.c	43337;"	d	file:
FLD	sim/frv/model.c	43347;"	d	file:
FLD	sim/frv/model.c	43353;"	d	file:
FLD	sim/frv/model.c	43363;"	d	file:
FLD	sim/frv/model.c	43369;"	d	file:
FLD	sim/frv/model.c	43379;"	d	file:
FLD	sim/frv/model.c	4337;"	d	file:
FLD	sim/frv/model.c	43385;"	d	file:
FLD	sim/frv/model.c	43395;"	d	file:
FLD	sim/frv/model.c	433;"	d	file:
FLD	sim/frv/model.c	43401;"	d	file:
FLD	sim/frv/model.c	43425;"	d	file:
FLD	sim/frv/model.c	43431;"	d	file:
FLD	sim/frv/model.c	4343;"	d	file:
FLD	sim/frv/model.c	43455;"	d	file:
FLD	sim/frv/model.c	43461;"	d	file:
FLD	sim/frv/model.c	43485;"	d	file:
FLD	sim/frv/model.c	43491;"	d	file:
FLD	sim/frv/model.c	43515;"	d	file:
FLD	sim/frv/model.c	43521;"	d	file:
FLD	sim/frv/model.c	4353;"	d	file:
FLD	sim/frv/model.c	43545;"	d	file:
FLD	sim/frv/model.c	43551;"	d	file:
FLD	sim/frv/model.c	43575;"	d	file:
FLD	sim/frv/model.c	43581;"	d	file:
FLD	sim/frv/model.c	4359;"	d	file:
FLD	sim/frv/model.c	43603;"	d	file:
FLD	sim/frv/model.c	43609;"	d	file:
FLD	sim/frv/model.c	43631;"	d	file:
FLD	sim/frv/model.c	43637;"	d	file:
FLD	sim/frv/model.c	43659;"	d	file:
FLD	sim/frv/model.c	43665;"	d	file:
FLD	sim/frv/model.c	43687;"	d	file:
FLD	sim/frv/model.c	43693;"	d	file:
FLD	sim/frv/model.c	4369;"	d	file:
FLD	sim/frv/model.c	43717;"	d	file:
FLD	sim/frv/model.c	43723;"	d	file:
FLD	sim/frv/model.c	43745;"	d	file:
FLD	sim/frv/model.c	43751;"	d	file:
FLD	sim/frv/model.c	4375;"	d	file:
FLD	sim/frv/model.c	43775;"	d	file:
FLD	sim/frv/model.c	43781;"	d	file:
FLD	sim/frv/model.c	43803;"	d	file:
FLD	sim/frv/model.c	43809;"	d	file:
FLD	sim/frv/model.c	43833;"	d	file:
FLD	sim/frv/model.c	43839;"	d	file:
FLD	sim/frv/model.c	4385;"	d	file:
FLD	sim/frv/model.c	43861;"	d	file:
FLD	sim/frv/model.c	43867;"	d	file:
FLD	sim/frv/model.c	43877;"	d	file:
FLD	sim/frv/model.c	43883;"	d	file:
FLD	sim/frv/model.c	43907;"	d	file:
FLD	sim/frv/model.c	43913;"	d	file:
FLD	sim/frv/model.c	4391;"	d	file:
FLD	sim/frv/model.c	43935;"	d	file:
FLD	sim/frv/model.c	43941;"	d	file:
FLD	sim/frv/model.c	43963;"	d	file:
FLD	sim/frv/model.c	43969;"	d	file:
FLD	sim/frv/model.c	43991;"	d	file:
FLD	sim/frv/model.c	43997;"	d	file:
FLD	sim/frv/model.c	439;"	d	file:
FLD	sim/frv/model.c	44007;"	d	file:
FLD	sim/frv/model.c	44013;"	d	file:
FLD	sim/frv/model.c	4401;"	d	file:
FLD	sim/frv/model.c	44023;"	d	file:
FLD	sim/frv/model.c	44029;"	d	file:
FLD	sim/frv/model.c	44039;"	d	file:
FLD	sim/frv/model.c	44045;"	d	file:
FLD	sim/frv/model.c	44067;"	d	file:
FLD	sim/frv/model.c	44073;"	d	file:
FLD	sim/frv/model.c	4407;"	d	file:
FLD	sim/frv/model.c	44083;"	d	file:
FLD	sim/frv/model.c	44089;"	d	file:
FLD	sim/frv/model.c	44111;"	d	file:
FLD	sim/frv/model.c	44117;"	d	file:
FLD	sim/frv/model.c	44139;"	d	file:
FLD	sim/frv/model.c	44145;"	d	file:
FLD	sim/frv/model.c	44167;"	d	file:
FLD	sim/frv/model.c	44173;"	d	file:
FLD	sim/frv/model.c	4417;"	d	file:
FLD	sim/frv/model.c	44183;"	d	file:
FLD	sim/frv/model.c	44189;"	d	file:
FLD	sim/frv/model.c	44211;"	d	file:
FLD	sim/frv/model.c	44217;"	d	file:
FLD	sim/frv/model.c	44239;"	d	file:
FLD	sim/frv/model.c	4423;"	d	file:
FLD	sim/frv/model.c	44245;"	d	file:
FLD	sim/frv/model.c	44267;"	d	file:
FLD	sim/frv/model.c	44273;"	d	file:
FLD	sim/frv/model.c	44295;"	d	file:
FLD	sim/frv/model.c	44301;"	d	file:
FLD	sim/frv/model.c	44323;"	d	file:
FLD	sim/frv/model.c	44329;"	d	file:
FLD	sim/frv/model.c	4433;"	d	file:
FLD	sim/frv/model.c	44351;"	d	file:
FLD	sim/frv/model.c	44357;"	d	file:
FLD	sim/frv/model.c	44379;"	d	file:
FLD	sim/frv/model.c	44385;"	d	file:
FLD	sim/frv/model.c	4439;"	d	file:
FLD	sim/frv/model.c	44407;"	d	file:
FLD	sim/frv/model.c	44413;"	d	file:
FLD	sim/frv/model.c	44429;"	d	file:
FLD	sim/frv/model.c	44435;"	d	file:
FLD	sim/frv/model.c	44451;"	d	file:
FLD	sim/frv/model.c	44457;"	d	file:
FLD	sim/frv/model.c	44473;"	d	file:
FLD	sim/frv/model.c	44479;"	d	file:
FLD	sim/frv/model.c	44495;"	d	file:
FLD	sim/frv/model.c	4449;"	d	file:
FLD	sim/frv/model.c	44501;"	d	file:
FLD	sim/frv/model.c	44517;"	d	file:
FLD	sim/frv/model.c	44523;"	d	file:
FLD	sim/frv/model.c	44539;"	d	file:
FLD	sim/frv/model.c	44545;"	d	file:
FLD	sim/frv/model.c	4455;"	d	file:
FLD	sim/frv/model.c	44561;"	d	file:
FLD	sim/frv/model.c	44567;"	d	file:
FLD	sim/frv/model.c	44583;"	d	file:
FLD	sim/frv/model.c	44589;"	d	file:
FLD	sim/frv/model.c	44599;"	d	file:
FLD	sim/frv/model.c	44605;"	d	file:
FLD	sim/frv/model.c	44615;"	d	file:
FLD	sim/frv/model.c	44621;"	d	file:
FLD	sim/frv/model.c	44631;"	d	file:
FLD	sim/frv/model.c	44637;"	d	file:
FLD	sim/frv/model.c	44647;"	d	file:
FLD	sim/frv/model.c	44653;"	d	file:
FLD	sim/frv/model.c	4465;"	d	file:
FLD	sim/frv/model.c	44663;"	d	file:
FLD	sim/frv/model.c	44669;"	d	file:
FLD	sim/frv/model.c	44679;"	d	file:
FLD	sim/frv/model.c	44685;"	d	file:
FLD	sim/frv/model.c	44695;"	d	file:
FLD	sim/frv/model.c	44701;"	d	file:
FLD	sim/frv/model.c	44711;"	d	file:
FLD	sim/frv/model.c	44717;"	d	file:
FLD	sim/frv/model.c	4471;"	d	file:
FLD	sim/frv/model.c	44727;"	d	file:
FLD	sim/frv/model.c	44733;"	d	file:
FLD	sim/frv/model.c	44743;"	d	file:
FLD	sim/frv/model.c	44749;"	d	file:
FLD	sim/frv/model.c	44769;"	d	file:
FLD	sim/frv/model.c	44775;"	d	file:
FLD	sim/frv/model.c	44795;"	d	file:
FLD	sim/frv/model.c	44801;"	d	file:
FLD	sim/frv/model.c	4481;"	d	file:
FLD	sim/frv/model.c	44821;"	d	file:
FLD	sim/frv/model.c	44827;"	d	file:
FLD	sim/frv/model.c	44847;"	d	file:
FLD	sim/frv/model.c	44853;"	d	file:
FLD	sim/frv/model.c	44873;"	d	file:
FLD	sim/frv/model.c	44879;"	d	file:
FLD	sim/frv/model.c	4487;"	d	file:
FLD	sim/frv/model.c	44899;"	d	file:
FLD	sim/frv/model.c	44905;"	d	file:
FLD	sim/frv/model.c	44923;"	d	file:
FLD	sim/frv/model.c	44929;"	d	file:
FLD	sim/frv/model.c	44947;"	d	file:
FLD	sim/frv/model.c	44953;"	d	file:
FLD	sim/frv/model.c	44971;"	d	file:
FLD	sim/frv/model.c	44977;"	d	file:
FLD	sim/frv/model.c	4497;"	d	file:
FLD	sim/frv/model.c	44995;"	d	file:
FLD	sim/frv/model.c	449;"	d	file:
FLD	sim/frv/model.c	45001;"	d	file:
FLD	sim/frv/model.c	45019;"	d	file:
FLD	sim/frv/model.c	45025;"	d	file:
FLD	sim/frv/model.c	4503;"	d	file:
FLD	sim/frv/model.c	45043;"	d	file:
FLD	sim/frv/model.c	45049;"	d	file:
FLD	sim/frv/model.c	45069;"	d	file:
FLD	sim/frv/model.c	45075;"	d	file:
FLD	sim/frv/model.c	45095;"	d	file:
FLD	sim/frv/model.c	45101;"	d	file:
FLD	sim/frv/model.c	45121;"	d	file:
FLD	sim/frv/model.c	45127;"	d	file:
FLD	sim/frv/model.c	4513;"	d	file:
FLD	sim/frv/model.c	45147;"	d	file:
FLD	sim/frv/model.c	45153;"	d	file:
FLD	sim/frv/model.c	45173;"	d	file:
FLD	sim/frv/model.c	45179;"	d	file:
FLD	sim/frv/model.c	45199;"	d	file:
FLD	sim/frv/model.c	4519;"	d	file:
FLD	sim/frv/model.c	45205;"	d	file:
FLD	sim/frv/model.c	45223;"	d	file:
FLD	sim/frv/model.c	45229;"	d	file:
FLD	sim/frv/model.c	45247;"	d	file:
FLD	sim/frv/model.c	45253;"	d	file:
FLD	sim/frv/model.c	45271;"	d	file:
FLD	sim/frv/model.c	45277;"	d	file:
FLD	sim/frv/model.c	45295;"	d	file:
FLD	sim/frv/model.c	4529;"	d	file:
FLD	sim/frv/model.c	45301;"	d	file:
FLD	sim/frv/model.c	45311;"	d	file:
FLD	sim/frv/model.c	45317;"	d	file:
FLD	sim/frv/model.c	45327;"	d	file:
FLD	sim/frv/model.c	45333;"	d	file:
FLD	sim/frv/model.c	45343;"	d	file:
FLD	sim/frv/model.c	45349;"	d	file:
FLD	sim/frv/model.c	4535;"	d	file:
FLD	sim/frv/model.c	45369;"	d	file:
FLD	sim/frv/model.c	45375;"	d	file:
FLD	sim/frv/model.c	45395;"	d	file:
FLD	sim/frv/model.c	45401;"	d	file:
FLD	sim/frv/model.c	45421;"	d	file:
FLD	sim/frv/model.c	45427;"	d	file:
FLD	sim/frv/model.c	45447;"	d	file:
FLD	sim/frv/model.c	45453;"	d	file:
FLD	sim/frv/model.c	4545;"	d	file:
FLD	sim/frv/model.c	45473;"	d	file:
FLD	sim/frv/model.c	45479;"	d	file:
FLD	sim/frv/model.c	45499;"	d	file:
FLD	sim/frv/model.c	45505;"	d	file:
FLD	sim/frv/model.c	4551;"	d	file:
FLD	sim/frv/model.c	45525;"	d	file:
FLD	sim/frv/model.c	45531;"	d	file:
FLD	sim/frv/model.c	45551;"	d	file:
FLD	sim/frv/model.c	45557;"	d	file:
FLD	sim/frv/model.c	45574;"	d	file:
FLD	sim/frv/model.c	45580;"	d	file:
FLD	sim/frv/model.c	45597;"	d	file:
FLD	sim/frv/model.c	455;"	d	file:
FLD	sim/frv/model.c	45603;"	d	file:
FLD	sim/frv/model.c	4561;"	d	file:
FLD	sim/frv/model.c	45620;"	d	file:
FLD	sim/frv/model.c	45626;"	d	file:
FLD	sim/frv/model.c	45643;"	d	file:
FLD	sim/frv/model.c	45649;"	d	file:
FLD	sim/frv/model.c	45667;"	d	file:
FLD	sim/frv/model.c	45673;"	d	file:
FLD	sim/frv/model.c	4567;"	d	file:
FLD	sim/frv/model.c	45691;"	d	file:
FLD	sim/frv/model.c	45697;"	d	file:
FLD	sim/frv/model.c	45710;"	d	file:
FLD	sim/frv/model.c	45716;"	d	file:
FLD	sim/frv/model.c	45729;"	d	file:
FLD	sim/frv/model.c	45735;"	d	file:
FLD	sim/frv/model.c	45753;"	d	file:
FLD	sim/frv/model.c	45759;"	d	file:
FLD	sim/frv/model.c	45775;"	d	file:
FLD	sim/frv/model.c	4577;"	d	file:
FLD	sim/frv/model.c	45781;"	d	file:
FLD	sim/frv/model.c	45796;"	d	file:
FLD	sim/frv/model.c	45802;"	d	file:
FLD	sim/frv/model.c	45817;"	d	file:
FLD	sim/frv/model.c	45823;"	d	file:
FLD	sim/frv/model.c	45838;"	d	file:
FLD	sim/frv/model.c	4583;"	d	file:
FLD	sim/frv/model.c	45844;"	d	file:
FLD	sim/frv/model.c	45859;"	d	file:
FLD	sim/frv/model.c	45865;"	d	file:
FLD	sim/frv/model.c	45880;"	d	file:
FLD	sim/frv/model.c	45886;"	d	file:
FLD	sim/frv/model.c	45901;"	d	file:
FLD	sim/frv/model.c	45907;"	d	file:
FLD	sim/frv/model.c	45923;"	d	file:
FLD	sim/frv/model.c	45929;"	d	file:
FLD	sim/frv/model.c	4593;"	d	file:
FLD	sim/frv/model.c	45945;"	d	file:
FLD	sim/frv/model.c	45951;"	d	file:
FLD	sim/frv/model.c	45961;"	d	file:
FLD	sim/frv/model.c	45967;"	d	file:
FLD	sim/frv/model.c	45985;"	d	file:
FLD	sim/frv/model.c	45991;"	d	file:
FLD	sim/frv/model.c	4599;"	d	file:
FLD	sim/frv/model.c	46009;"	d	file:
FLD	sim/frv/model.c	46015;"	d	file:
FLD	sim/frv/model.c	46037;"	d	file:
FLD	sim/frv/model.c	46043;"	d	file:
FLD	sim/frv/model.c	46065;"	d	file:
FLD	sim/frv/model.c	46071;"	d	file:
FLD	sim/frv/model.c	46093;"	d	file:
FLD	sim/frv/model.c	46099;"	d	file:
FLD	sim/frv/model.c	4609;"	d	file:
FLD	sim/frv/model.c	46121;"	d	file:
FLD	sim/frv/model.c	46127;"	d	file:
FLD	sim/frv/model.c	46137;"	d	file:
FLD	sim/frv/model.c	46143;"	d	file:
FLD	sim/frv/model.c	46153;"	d	file:
FLD	sim/frv/model.c	46159;"	d	file:
FLD	sim/frv/model.c	4615;"	d	file:
FLD	sim/frv/model.c	46169;"	d	file:
FLD	sim/frv/model.c	46175;"	d	file:
FLD	sim/frv/model.c	46185;"	d	file:
FLD	sim/frv/model.c	46191;"	d	file:
FLD	sim/frv/model.c	46201;"	d	file:
FLD	sim/frv/model.c	46207;"	d	file:
FLD	sim/frv/model.c	46217;"	d	file:
FLD	sim/frv/model.c	46223;"	d	file:
FLD	sim/frv/model.c	46233;"	d	file:
FLD	sim/frv/model.c	46239;"	d	file:
FLD	sim/frv/model.c	46249;"	d	file:
FLD	sim/frv/model.c	46255;"	d	file:
FLD	sim/frv/model.c	4625;"	d	file:
FLD	sim/frv/model.c	46265;"	d	file:
FLD	sim/frv/model.c	46271;"	d	file:
FLD	sim/frv/model.c	46281;"	d	file:
FLD	sim/frv/model.c	46287;"	d	file:
FLD	sim/frv/model.c	46297;"	d	file:
FLD	sim/frv/model.c	46303;"	d	file:
FLD	sim/frv/model.c	46313;"	d	file:
FLD	sim/frv/model.c	46319;"	d	file:
FLD	sim/frv/model.c	4631;"	d	file:
FLD	sim/frv/model.c	46329;"	d	file:
FLD	sim/frv/model.c	46335;"	d	file:
FLD	sim/frv/model.c	46345;"	d	file:
FLD	sim/frv/model.c	46351;"	d	file:
FLD	sim/frv/model.c	46361;"	d	file:
FLD	sim/frv/model.c	46367;"	d	file:
FLD	sim/frv/model.c	46377;"	d	file:
FLD	sim/frv/model.c	46383;"	d	file:
FLD	sim/frv/model.c	46393;"	d	file:
FLD	sim/frv/model.c	46399;"	d	file:
FLD	sim/frv/model.c	46409;"	d	file:
FLD	sim/frv/model.c	46415;"	d	file:
FLD	sim/frv/model.c	4641;"	d	file:
FLD	sim/frv/model.c	46425;"	d	file:
FLD	sim/frv/model.c	46431;"	d	file:
FLD	sim/frv/model.c	46441;"	d	file:
FLD	sim/frv/model.c	46447;"	d	file:
FLD	sim/frv/model.c	46457;"	d	file:
FLD	sim/frv/model.c	46463;"	d	file:
FLD	sim/frv/model.c	46473;"	d	file:
FLD	sim/frv/model.c	46479;"	d	file:
FLD	sim/frv/model.c	4647;"	d	file:
FLD	sim/frv/model.c	46489;"	d	file:
FLD	sim/frv/model.c	46495;"	d	file:
FLD	sim/frv/model.c	46505;"	d	file:
FLD	sim/frv/model.c	46511;"	d	file:
FLD	sim/frv/model.c	46521;"	d	file:
FLD	sim/frv/model.c	46527;"	d	file:
FLD	sim/frv/model.c	46537;"	d	file:
FLD	sim/frv/model.c	46543;"	d	file:
FLD	sim/frv/model.c	46553;"	d	file:
FLD	sim/frv/model.c	46559;"	d	file:
FLD	sim/frv/model.c	46569;"	d	file:
FLD	sim/frv/model.c	46575;"	d	file:
FLD	sim/frv/model.c	4657;"	d	file:
FLD	sim/frv/model.c	46585;"	d	file:
FLD	sim/frv/model.c	46591;"	d	file:
FLD	sim/frv/model.c	465;"	d	file:
FLD	sim/frv/model.c	46601;"	d	file:
FLD	sim/frv/model.c	46607;"	d	file:
FLD	sim/frv/model.c	46617;"	d	file:
FLD	sim/frv/model.c	46623;"	d	file:
FLD	sim/frv/model.c	46633;"	d	file:
FLD	sim/frv/model.c	46639;"	d	file:
FLD	sim/frv/model.c	4663;"	d	file:
FLD	sim/frv/model.c	46649;"	d	file:
FLD	sim/frv/model.c	46655;"	d	file:
FLD	sim/frv/model.c	46665;"	d	file:
FLD	sim/frv/model.c	46671;"	d	file:
FLD	sim/frv/model.c	46681;"	d	file:
FLD	sim/frv/model.c	46687;"	d	file:
FLD	sim/frv/model.c	46697;"	d	file:
FLD	sim/frv/model.c	46703;"	d	file:
FLD	sim/frv/model.c	46713;"	d	file:
FLD	sim/frv/model.c	46719;"	d	file:
FLD	sim/frv/model.c	46729;"	d	file:
FLD	sim/frv/model.c	46735;"	d	file:
FLD	sim/frv/model.c	4673;"	d	file:
FLD	sim/frv/model.c	46745;"	d	file:
FLD	sim/frv/model.c	46751;"	d	file:
FLD	sim/frv/model.c	46761;"	d	file:
FLD	sim/frv/model.c	46767;"	d	file:
FLD	sim/frv/model.c	46777;"	d	file:
FLD	sim/frv/model.c	46783;"	d	file:
FLD	sim/frv/model.c	46793;"	d	file:
FLD	sim/frv/model.c	46799;"	d	file:
FLD	sim/frv/model.c	4679;"	d	file:
FLD	sim/frv/model.c	46809;"	d	file:
FLD	sim/frv/model.c	46815;"	d	file:
FLD	sim/frv/model.c	46825;"	d	file:
FLD	sim/frv/model.c	46831;"	d	file:
FLD	sim/frv/model.c	46841;"	d	file:
FLD	sim/frv/model.c	46847;"	d	file:
FLD	sim/frv/model.c	46857;"	d	file:
FLD	sim/frv/model.c	46863;"	d	file:
FLD	sim/frv/model.c	46873;"	d	file:
FLD	sim/frv/model.c	46879;"	d	file:
FLD	sim/frv/model.c	46889;"	d	file:
FLD	sim/frv/model.c	46895;"	d	file:
FLD	sim/frv/model.c	4689;"	d	file:
FLD	sim/frv/model.c	46905;"	d	file:
FLD	sim/frv/model.c	46911;"	d	file:
FLD	sim/frv/model.c	46921;"	d	file:
FLD	sim/frv/model.c	46927;"	d	file:
FLD	sim/frv/model.c	46937;"	d	file:
FLD	sim/frv/model.c	46943;"	d	file:
FLD	sim/frv/model.c	46953;"	d	file:
FLD	sim/frv/model.c	46959;"	d	file:
FLD	sim/frv/model.c	4695;"	d	file:
FLD	sim/frv/model.c	46969;"	d	file:
FLD	sim/frv/model.c	46975;"	d	file:
FLD	sim/frv/model.c	46985;"	d	file:
FLD	sim/frv/model.c	46991;"	d	file:
FLD	sim/frv/model.c	47001;"	d	file:
FLD	sim/frv/model.c	47007;"	d	file:
FLD	sim/frv/model.c	47017;"	d	file:
FLD	sim/frv/model.c	47023;"	d	file:
FLD	sim/frv/model.c	47033;"	d	file:
FLD	sim/frv/model.c	47039;"	d	file:
FLD	sim/frv/model.c	47049;"	d	file:
FLD	sim/frv/model.c	47055;"	d	file:
FLD	sim/frv/model.c	4705;"	d	file:
FLD	sim/frv/model.c	47065;"	d	file:
FLD	sim/frv/model.c	47071;"	d	file:
FLD	sim/frv/model.c	47081;"	d	file:
FLD	sim/frv/model.c	47087;"	d	file:
FLD	sim/frv/model.c	47097;"	d	file:
FLD	sim/frv/model.c	47103;"	d	file:
FLD	sim/frv/model.c	47113;"	d	file:
FLD	sim/frv/model.c	47119;"	d	file:
FLD	sim/frv/model.c	4711;"	d	file:
FLD	sim/frv/model.c	47129;"	d	file:
FLD	sim/frv/model.c	47135;"	d	file:
FLD	sim/frv/model.c	47145;"	d	file:
FLD	sim/frv/model.c	47151;"	d	file:
FLD	sim/frv/model.c	47161;"	d	file:
FLD	sim/frv/model.c	47167;"	d	file:
FLD	sim/frv/model.c	47177;"	d	file:
FLD	sim/frv/model.c	47183;"	d	file:
FLD	sim/frv/model.c	47193;"	d	file:
FLD	sim/frv/model.c	47199;"	d	file:
FLD	sim/frv/model.c	471;"	d	file:
FLD	sim/frv/model.c	47209;"	d	file:
FLD	sim/frv/model.c	47215;"	d	file:
FLD	sim/frv/model.c	4721;"	d	file:
FLD	sim/frv/model.c	47225;"	d	file:
FLD	sim/frv/model.c	47231;"	d	file:
FLD	sim/frv/model.c	47241;"	d	file:
FLD	sim/frv/model.c	47247;"	d	file:
FLD	sim/frv/model.c	47257;"	d	file:
FLD	sim/frv/model.c	47263;"	d	file:
FLD	sim/frv/model.c	47273;"	d	file:
FLD	sim/frv/model.c	47279;"	d	file:
FLD	sim/frv/model.c	4727;"	d	file:
FLD	sim/frv/model.c	47289;"	d	file:
FLD	sim/frv/model.c	47295;"	d	file:
FLD	sim/frv/model.c	47305;"	d	file:
FLD	sim/frv/model.c	47311;"	d	file:
FLD	sim/frv/model.c	47321;"	d	file:
FLD	sim/frv/model.c	47327;"	d	file:
FLD	sim/frv/model.c	47337;"	d	file:
FLD	sim/frv/model.c	47343;"	d	file:
FLD	sim/frv/model.c	47353;"	d	file:
FLD	sim/frv/model.c	47359;"	d	file:
FLD	sim/frv/model.c	47369;"	d	file:
FLD	sim/frv/model.c	47375;"	d	file:
FLD	sim/frv/model.c	4737;"	d	file:
FLD	sim/frv/model.c	47385;"	d	file:
FLD	sim/frv/model.c	47391;"	d	file:
FLD	sim/frv/model.c	47401;"	d	file:
FLD	sim/frv/model.c	47407;"	d	file:
FLD	sim/frv/model.c	47417;"	d	file:
FLD	sim/frv/model.c	47423;"	d	file:
FLD	sim/frv/model.c	47433;"	d	file:
FLD	sim/frv/model.c	47439;"	d	file:
FLD	sim/frv/model.c	4743;"	d	file:
FLD	sim/frv/model.c	47449;"	d	file:
FLD	sim/frv/model.c	47455;"	d	file:
FLD	sim/frv/model.c	47465;"	d	file:
FLD	sim/frv/model.c	47471;"	d	file:
FLD	sim/frv/model.c	47481;"	d	file:
FLD	sim/frv/model.c	47487;"	d	file:
FLD	sim/frv/model.c	47497;"	d	file:
FLD	sim/frv/model.c	47503;"	d	file:
FLD	sim/frv/model.c	47513;"	d	file:
FLD	sim/frv/model.c	47519;"	d	file:
FLD	sim/frv/model.c	47529;"	d	file:
FLD	sim/frv/model.c	47535;"	d	file:
FLD	sim/frv/model.c	4753;"	d	file:
FLD	sim/frv/model.c	47545;"	d	file:
FLD	sim/frv/model.c	47551;"	d	file:
FLD	sim/frv/model.c	47561;"	d	file:
FLD	sim/frv/model.c	47567;"	d	file:
FLD	sim/frv/model.c	47577;"	d	file:
FLD	sim/frv/model.c	47583;"	d	file:
FLD	sim/frv/model.c	47593;"	d	file:
FLD	sim/frv/model.c	47599;"	d	file:
FLD	sim/frv/model.c	4759;"	d	file:
FLD	sim/frv/model.c	47609;"	d	file:
FLD	sim/frv/model.c	47615;"	d	file:
FLD	sim/frv/model.c	47625;"	d	file:
FLD	sim/frv/model.c	47631;"	d	file:
FLD	sim/frv/model.c	47641;"	d	file:
FLD	sim/frv/model.c	47647;"	d	file:
FLD	sim/frv/model.c	47657;"	d	file:
FLD	sim/frv/model.c	47663;"	d	file:
FLD	sim/frv/model.c	47673;"	d	file:
FLD	sim/frv/model.c	47679;"	d	file:
FLD	sim/frv/model.c	47689;"	d	file:
FLD	sim/frv/model.c	47695;"	d	file:
FLD	sim/frv/model.c	4769;"	d	file:
FLD	sim/frv/model.c	47705;"	d	file:
FLD	sim/frv/model.c	47711;"	d	file:
FLD	sim/frv/model.c	47721;"	d	file:
FLD	sim/frv/model.c	47727;"	d	file:
FLD	sim/frv/model.c	47737;"	d	file:
FLD	sim/frv/model.c	47743;"	d	file:
FLD	sim/frv/model.c	47753;"	d	file:
FLD	sim/frv/model.c	47759;"	d	file:
FLD	sim/frv/model.c	4775;"	d	file:
FLD	sim/frv/model.c	47769;"	d	file:
FLD	sim/frv/model.c	47775;"	d	file:
FLD	sim/frv/model.c	47785;"	d	file:
FLD	sim/frv/model.c	47791;"	d	file:
FLD	sim/frv/model.c	47801;"	d	file:
FLD	sim/frv/model.c	47807;"	d	file:
FLD	sim/frv/model.c	47817;"	d	file:
FLD	sim/frv/model.c	47823;"	d	file:
FLD	sim/frv/model.c	47833;"	d	file:
FLD	sim/frv/model.c	47839;"	d	file:
FLD	sim/frv/model.c	47849;"	d	file:
FLD	sim/frv/model.c	47855;"	d	file:
FLD	sim/frv/model.c	4785;"	d	file:
FLD	sim/frv/model.c	47865;"	d	file:
FLD	sim/frv/model.c	47871;"	d	file:
FLD	sim/frv/model.c	47881;"	d	file:
FLD	sim/frv/model.c	47887;"	d	file:
FLD	sim/frv/model.c	47897;"	d	file:
FLD	sim/frv/model.c	47903;"	d	file:
FLD	sim/frv/model.c	47913;"	d	file:
FLD	sim/frv/model.c	47919;"	d	file:
FLD	sim/frv/model.c	4791;"	d	file:
FLD	sim/frv/model.c	47929;"	d	file:
FLD	sim/frv/model.c	47935;"	d	file:
FLD	sim/frv/model.c	47945;"	d	file:
FLD	sim/frv/model.c	47951;"	d	file:
FLD	sim/frv/model.c	47961;"	d	file:
FLD	sim/frv/model.c	47967;"	d	file:
FLD	sim/frv/model.c	47977;"	d	file:
FLD	sim/frv/model.c	47983;"	d	file:
FLD	sim/frv/model.c	47993;"	d	file:
FLD	sim/frv/model.c	47999;"	d	file:
FLD	sim/frv/model.c	48009;"	d	file:
FLD	sim/frv/model.c	48015;"	d	file:
FLD	sim/frv/model.c	4801;"	d	file:
FLD	sim/frv/model.c	48025;"	d	file:
FLD	sim/frv/model.c	48031;"	d	file:
FLD	sim/frv/model.c	48041;"	d	file:
FLD	sim/frv/model.c	48047;"	d	file:
FLD	sim/frv/model.c	48057;"	d	file:
FLD	sim/frv/model.c	48063;"	d	file:
FLD	sim/frv/model.c	48073;"	d	file:
FLD	sim/frv/model.c	48079;"	d	file:
FLD	sim/frv/model.c	4807;"	d	file:
FLD	sim/frv/model.c	48089;"	d	file:
FLD	sim/frv/model.c	48095;"	d	file:
FLD	sim/frv/model.c	48105;"	d	file:
FLD	sim/frv/model.c	48111;"	d	file:
FLD	sim/frv/model.c	48121;"	d	file:
FLD	sim/frv/model.c	48127;"	d	file:
FLD	sim/frv/model.c	48137;"	d	file:
FLD	sim/frv/model.c	48143;"	d	file:
FLD	sim/frv/model.c	48153;"	d	file:
FLD	sim/frv/model.c	48159;"	d	file:
FLD	sim/frv/model.c	48169;"	d	file:
FLD	sim/frv/model.c	48175;"	d	file:
FLD	sim/frv/model.c	4817;"	d	file:
FLD	sim/frv/model.c	48185;"	d	file:
FLD	sim/frv/model.c	48191;"	d	file:
FLD	sim/frv/model.c	481;"	d	file:
FLD	sim/frv/model.c	48201;"	d	file:
FLD	sim/frv/model.c	48207;"	d	file:
FLD	sim/frv/model.c	48217;"	d	file:
FLD	sim/frv/model.c	48223;"	d	file:
FLD	sim/frv/model.c	48233;"	d	file:
FLD	sim/frv/model.c	48239;"	d	file:
FLD	sim/frv/model.c	4823;"	d	file:
FLD	sim/frv/model.c	48249;"	d	file:
FLD	sim/frv/model.c	48255;"	d	file:
FLD	sim/frv/model.c	48265;"	d	file:
FLD	sim/frv/model.c	48271;"	d	file:
FLD	sim/frv/model.c	48281;"	d	file:
FLD	sim/frv/model.c	48287;"	d	file:
FLD	sim/frv/model.c	48297;"	d	file:
FLD	sim/frv/model.c	48303;"	d	file:
FLD	sim/frv/model.c	48313;"	d	file:
FLD	sim/frv/model.c	48319;"	d	file:
FLD	sim/frv/model.c	48329;"	d	file:
FLD	sim/frv/model.c	48335;"	d	file:
FLD	sim/frv/model.c	4833;"	d	file:
FLD	sim/frv/model.c	48345;"	d	file:
FLD	sim/frv/model.c	48351;"	d	file:
FLD	sim/frv/model.c	48361;"	d	file:
FLD	sim/frv/model.c	48367;"	d	file:
FLD	sim/frv/model.c	48377;"	d	file:
FLD	sim/frv/model.c	48383;"	d	file:
FLD	sim/frv/model.c	48393;"	d	file:
FLD	sim/frv/model.c	48399;"	d	file:
FLD	sim/frv/model.c	4839;"	d	file:
FLD	sim/frv/model.c	48409;"	d	file:
FLD	sim/frv/model.c	48415;"	d	file:
FLD	sim/frv/model.c	48425;"	d	file:
FLD	sim/frv/model.c	48431;"	d	file:
FLD	sim/frv/model.c	48441;"	d	file:
FLD	sim/frv/model.c	48447;"	d	file:
FLD	sim/frv/model.c	48457;"	d	file:
FLD	sim/frv/model.c	48463;"	d	file:
FLD	sim/frv/model.c	48473;"	d	file:
FLD	sim/frv/model.c	48479;"	d	file:
FLD	sim/frv/model.c	48489;"	d	file:
FLD	sim/frv/model.c	48495;"	d	file:
FLD	sim/frv/model.c	4849;"	d	file:
FLD	sim/frv/model.c	48505;"	d	file:
FLD	sim/frv/model.c	48511;"	d	file:
FLD	sim/frv/model.c	48521;"	d	file:
FLD	sim/frv/model.c	48527;"	d	file:
FLD	sim/frv/model.c	48537;"	d	file:
FLD	sim/frv/model.c	48543;"	d	file:
FLD	sim/frv/model.c	48553;"	d	file:
FLD	sim/frv/model.c	48559;"	d	file:
FLD	sim/frv/model.c	4855;"	d	file:
FLD	sim/frv/model.c	48569;"	d	file:
FLD	sim/frv/model.c	48575;"	d	file:
FLD	sim/frv/model.c	48585;"	d	file:
FLD	sim/frv/model.c	48591;"	d	file:
FLD	sim/frv/model.c	48601;"	d	file:
FLD	sim/frv/model.c	48607;"	d	file:
FLD	sim/frv/model.c	48617;"	d	file:
FLD	sim/frv/model.c	48623;"	d	file:
FLD	sim/frv/model.c	48633;"	d	file:
FLD	sim/frv/model.c	48639;"	d	file:
FLD	sim/frv/model.c	48649;"	d	file:
FLD	sim/frv/model.c	48655;"	d	file:
FLD	sim/frv/model.c	4865;"	d	file:
FLD	sim/frv/model.c	48665;"	d	file:
FLD	sim/frv/model.c	48671;"	d	file:
FLD	sim/frv/model.c	48681;"	d	file:
FLD	sim/frv/model.c	48687;"	d	file:
FLD	sim/frv/model.c	48697;"	d	file:
FLD	sim/frv/model.c	48703;"	d	file:
FLD	sim/frv/model.c	48713;"	d	file:
FLD	sim/frv/model.c	48719;"	d	file:
FLD	sim/frv/model.c	4871;"	d	file:
FLD	sim/frv/model.c	48729;"	d	file:
FLD	sim/frv/model.c	48735;"	d	file:
FLD	sim/frv/model.c	48745;"	d	file:
FLD	sim/frv/model.c	48751;"	d	file:
FLD	sim/frv/model.c	48761;"	d	file:
FLD	sim/frv/model.c	48767;"	d	file:
FLD	sim/frv/model.c	48777;"	d	file:
FLD	sim/frv/model.c	48783;"	d	file:
FLD	sim/frv/model.c	48793;"	d	file:
FLD	sim/frv/model.c	48799;"	d	file:
FLD	sim/frv/model.c	487;"	d	file:
FLD	sim/frv/model.c	48809;"	d	file:
FLD	sim/frv/model.c	48815;"	d	file:
FLD	sim/frv/model.c	4881;"	d	file:
FLD	sim/frv/model.c	48825;"	d	file:
FLD	sim/frv/model.c	48831;"	d	file:
FLD	sim/frv/model.c	48841;"	d	file:
FLD	sim/frv/model.c	48847;"	d	file:
FLD	sim/frv/model.c	48857;"	d	file:
FLD	sim/frv/model.c	48863;"	d	file:
FLD	sim/frv/model.c	48873;"	d	file:
FLD	sim/frv/model.c	48879;"	d	file:
FLD	sim/frv/model.c	4887;"	d	file:
FLD	sim/frv/model.c	48889;"	d	file:
FLD	sim/frv/model.c	48895;"	d	file:
FLD	sim/frv/model.c	48905;"	d	file:
FLD	sim/frv/model.c	48911;"	d	file:
FLD	sim/frv/model.c	48921;"	d	file:
FLD	sim/frv/model.c	48927;"	d	file:
FLD	sim/frv/model.c	48937;"	d	file:
FLD	sim/frv/model.c	48943;"	d	file:
FLD	sim/frv/model.c	48953;"	d	file:
FLD	sim/frv/model.c	48959;"	d	file:
FLD	sim/frv/model.c	48969;"	d	file:
FLD	sim/frv/model.c	48975;"	d	file:
FLD	sim/frv/model.c	4897;"	d	file:
FLD	sim/frv/model.c	48985;"	d	file:
FLD	sim/frv/model.c	48991;"	d	file:
FLD	sim/frv/model.c	49001;"	d	file:
FLD	sim/frv/model.c	49007;"	d	file:
FLD	sim/frv/model.c	49017;"	d	file:
FLD	sim/frv/model.c	49023;"	d	file:
FLD	sim/frv/model.c	49033;"	d	file:
FLD	sim/frv/model.c	49039;"	d	file:
FLD	sim/frv/model.c	4903;"	d	file:
FLD	sim/frv/model.c	49049;"	d	file:
FLD	sim/frv/model.c	49055;"	d	file:
FLD	sim/frv/model.c	49065;"	d	file:
FLD	sim/frv/model.c	49071;"	d	file:
FLD	sim/frv/model.c	49081;"	d	file:
FLD	sim/frv/model.c	49087;"	d	file:
FLD	sim/frv/model.c	49097;"	d	file:
FLD	sim/frv/model.c	49103;"	d	file:
FLD	sim/frv/model.c	49113;"	d	file:
FLD	sim/frv/model.c	49119;"	d	file:
FLD	sim/frv/model.c	49129;"	d	file:
FLD	sim/frv/model.c	49135;"	d	file:
FLD	sim/frv/model.c	4913;"	d	file:
FLD	sim/frv/model.c	49145;"	d	file:
FLD	sim/frv/model.c	49151;"	d	file:
FLD	sim/frv/model.c	49161;"	d	file:
FLD	sim/frv/model.c	49167;"	d	file:
FLD	sim/frv/model.c	49177;"	d	file:
FLD	sim/frv/model.c	49183;"	d	file:
FLD	sim/frv/model.c	49193;"	d	file:
FLD	sim/frv/model.c	49199;"	d	file:
FLD	sim/frv/model.c	4919;"	d	file:
FLD	sim/frv/model.c	49209;"	d	file:
FLD	sim/frv/model.c	49215;"	d	file:
FLD	sim/frv/model.c	49225;"	d	file:
FLD	sim/frv/model.c	49231;"	d	file:
FLD	sim/frv/model.c	49241;"	d	file:
FLD	sim/frv/model.c	49247;"	d	file:
FLD	sim/frv/model.c	49257;"	d	file:
FLD	sim/frv/model.c	49263;"	d	file:
FLD	sim/frv/model.c	49273;"	d	file:
FLD	sim/frv/model.c	49279;"	d	file:
FLD	sim/frv/model.c	49289;"	d	file:
FLD	sim/frv/model.c	49295;"	d	file:
FLD	sim/frv/model.c	4929;"	d	file:
FLD	sim/frv/model.c	49305;"	d	file:
FLD	sim/frv/model.c	49311;"	d	file:
FLD	sim/frv/model.c	49321;"	d	file:
FLD	sim/frv/model.c	49327;"	d	file:
FLD	sim/frv/model.c	49337;"	d	file:
FLD	sim/frv/model.c	49343;"	d	file:
FLD	sim/frv/model.c	49353;"	d	file:
FLD	sim/frv/model.c	49359;"	d	file:
FLD	sim/frv/model.c	4935;"	d	file:
FLD	sim/frv/model.c	49369;"	d	file:
FLD	sim/frv/model.c	49375;"	d	file:
FLD	sim/frv/model.c	49385;"	d	file:
FLD	sim/frv/model.c	49391;"	d	file:
FLD	sim/frv/model.c	49401;"	d	file:
FLD	sim/frv/model.c	49407;"	d	file:
FLD	sim/frv/model.c	49417;"	d	file:
FLD	sim/frv/model.c	49423;"	d	file:
FLD	sim/frv/model.c	49433;"	d	file:
FLD	sim/frv/model.c	49439;"	d	file:
FLD	sim/frv/model.c	49449;"	d	file:
FLD	sim/frv/model.c	49455;"	d	file:
FLD	sim/frv/model.c	4945;"	d	file:
FLD	sim/frv/model.c	49465;"	d	file:
FLD	sim/frv/model.c	49471;"	d	file:
FLD	sim/frv/model.c	49481;"	d	file:
FLD	sim/frv/model.c	49487;"	d	file:
FLD	sim/frv/model.c	49497;"	d	file:
FLD	sim/frv/model.c	49503;"	d	file:
FLD	sim/frv/model.c	49513;"	d	file:
FLD	sim/frv/model.c	49519;"	d	file:
FLD	sim/frv/model.c	4951;"	d	file:
FLD	sim/frv/model.c	49529;"	d	file:
FLD	sim/frv/model.c	49535;"	d	file:
FLD	sim/frv/model.c	49545;"	d	file:
FLD	sim/frv/model.c	49551;"	d	file:
FLD	sim/frv/model.c	49561;"	d	file:
FLD	sim/frv/model.c	49567;"	d	file:
FLD	sim/frv/model.c	49577;"	d	file:
FLD	sim/frv/model.c	49583;"	d	file:
FLD	sim/frv/model.c	49593;"	d	file:
FLD	sim/frv/model.c	49599;"	d	file:
FLD	sim/frv/model.c	49609;"	d	file:
FLD	sim/frv/model.c	49615;"	d	file:
FLD	sim/frv/model.c	4961;"	d	file:
FLD	sim/frv/model.c	49625;"	d	file:
FLD	sim/frv/model.c	49631;"	d	file:
FLD	sim/frv/model.c	49641;"	d	file:
FLD	sim/frv/model.c	49647;"	d	file:
FLD	sim/frv/model.c	49657;"	d	file:
FLD	sim/frv/model.c	49663;"	d	file:
FLD	sim/frv/model.c	49673;"	d	file:
FLD	sim/frv/model.c	49679;"	d	file:
FLD	sim/frv/model.c	4967;"	d	file:
FLD	sim/frv/model.c	49689;"	d	file:
FLD	sim/frv/model.c	49695;"	d	file:
FLD	sim/frv/model.c	49705;"	d	file:
FLD	sim/frv/model.c	49711;"	d	file:
FLD	sim/frv/model.c	49721;"	d	file:
FLD	sim/frv/model.c	49727;"	d	file:
FLD	sim/frv/model.c	49737;"	d	file:
FLD	sim/frv/model.c	49743;"	d	file:
FLD	sim/frv/model.c	49753;"	d	file:
FLD	sim/frv/model.c	49759;"	d	file:
FLD	sim/frv/model.c	49769;"	d	file:
FLD	sim/frv/model.c	49775;"	d	file:
FLD	sim/frv/model.c	4977;"	d	file:
FLD	sim/frv/model.c	49785;"	d	file:
FLD	sim/frv/model.c	49791;"	d	file:
FLD	sim/frv/model.c	497;"	d	file:
FLD	sim/frv/model.c	49801;"	d	file:
FLD	sim/frv/model.c	49807;"	d	file:
FLD	sim/frv/model.c	49817;"	d	file:
FLD	sim/frv/model.c	49823;"	d	file:
FLD	sim/frv/model.c	49833;"	d	file:
FLD	sim/frv/model.c	49839;"	d	file:
FLD	sim/frv/model.c	4983;"	d	file:
FLD	sim/frv/model.c	49849;"	d	file:
FLD	sim/frv/model.c	49855;"	d	file:
FLD	sim/frv/model.c	49865;"	d	file:
FLD	sim/frv/model.c	49871;"	d	file:
FLD	sim/frv/model.c	49881;"	d	file:
FLD	sim/frv/model.c	49887;"	d	file:
FLD	sim/frv/model.c	49897;"	d	file:
FLD	sim/frv/model.c	49903;"	d	file:
FLD	sim/frv/model.c	49913;"	d	file:
FLD	sim/frv/model.c	49919;"	d	file:
FLD	sim/frv/model.c	49929;"	d	file:
FLD	sim/frv/model.c	49935;"	d	file:
FLD	sim/frv/model.c	4993;"	d	file:
FLD	sim/frv/model.c	49945;"	d	file:
FLD	sim/frv/model.c	49951;"	d	file:
FLD	sim/frv/model.c	49961;"	d	file:
FLD	sim/frv/model.c	49967;"	d	file:
FLD	sim/frv/model.c	49977;"	d	file:
FLD	sim/frv/model.c	49983;"	d	file:
FLD	sim/frv/model.c	49993;"	d	file:
FLD	sim/frv/model.c	49999;"	d	file:
FLD	sim/frv/model.c	4999;"	d	file:
FLD	sim/frv/model.c	49;"	d	file:
FLD	sim/frv/model.c	50009;"	d	file:
FLD	sim/frv/model.c	50015;"	d	file:
FLD	sim/frv/model.c	50025;"	d	file:
FLD	sim/frv/model.c	50031;"	d	file:
FLD	sim/frv/model.c	50041;"	d	file:
FLD	sim/frv/model.c	50047;"	d	file:
FLD	sim/frv/model.c	50057;"	d	file:
FLD	sim/frv/model.c	50063;"	d	file:
FLD	sim/frv/model.c	50073;"	d	file:
FLD	sim/frv/model.c	50079;"	d	file:
FLD	sim/frv/model.c	50089;"	d	file:
FLD	sim/frv/model.c	50095;"	d	file:
FLD	sim/frv/model.c	5009;"	d	file:
FLD	sim/frv/model.c	50105;"	d	file:
FLD	sim/frv/model.c	50111;"	d	file:
FLD	sim/frv/model.c	50121;"	d	file:
FLD	sim/frv/model.c	50127;"	d	file:
FLD	sim/frv/model.c	50137;"	d	file:
FLD	sim/frv/model.c	50143;"	d	file:
FLD	sim/frv/model.c	50153;"	d	file:
FLD	sim/frv/model.c	50159;"	d	file:
FLD	sim/frv/model.c	5015;"	d	file:
FLD	sim/frv/model.c	50169;"	d	file:
FLD	sim/frv/model.c	50175;"	d	file:
FLD	sim/frv/model.c	50185;"	d	file:
FLD	sim/frv/model.c	50191;"	d	file:
FLD	sim/frv/model.c	50201;"	d	file:
FLD	sim/frv/model.c	50207;"	d	file:
FLD	sim/frv/model.c	50217;"	d	file:
FLD	sim/frv/model.c	50223;"	d	file:
FLD	sim/frv/model.c	50233;"	d	file:
FLD	sim/frv/model.c	50239;"	d	file:
FLD	sim/frv/model.c	50249;"	d	file:
FLD	sim/frv/model.c	50255;"	d	file:
FLD	sim/frv/model.c	5025;"	d	file:
FLD	sim/frv/model.c	50265;"	d	file:
FLD	sim/frv/model.c	50271;"	d	file:
FLD	sim/frv/model.c	50281;"	d	file:
FLD	sim/frv/model.c	50287;"	d	file:
FLD	sim/frv/model.c	50297;"	d	file:
FLD	sim/frv/model.c	50303;"	d	file:
FLD	sim/frv/model.c	50313;"	d	file:
FLD	sim/frv/model.c	50319;"	d	file:
FLD	sim/frv/model.c	5031;"	d	file:
FLD	sim/frv/model.c	50329;"	d	file:
FLD	sim/frv/model.c	50335;"	d	file:
FLD	sim/frv/model.c	50345;"	d	file:
FLD	sim/frv/model.c	50351;"	d	file:
FLD	sim/frv/model.c	50361;"	d	file:
FLD	sim/frv/model.c	50367;"	d	file:
FLD	sim/frv/model.c	50377;"	d	file:
FLD	sim/frv/model.c	50383;"	d	file:
FLD	sim/frv/model.c	50393;"	d	file:
FLD	sim/frv/model.c	50399;"	d	file:
FLD	sim/frv/model.c	503;"	d	file:
FLD	sim/frv/model.c	50409;"	d	file:
FLD	sim/frv/model.c	50415;"	d	file:
FLD	sim/frv/model.c	5041;"	d	file:
FLD	sim/frv/model.c	50425;"	d	file:
FLD	sim/frv/model.c	50431;"	d	file:
FLD	sim/frv/model.c	50441;"	d	file:
FLD	sim/frv/model.c	50447;"	d	file:
FLD	sim/frv/model.c	50457;"	d	file:
FLD	sim/frv/model.c	50463;"	d	file:
FLD	sim/frv/model.c	50473;"	d	file:
FLD	sim/frv/model.c	50479;"	d	file:
FLD	sim/frv/model.c	5047;"	d	file:
FLD	sim/frv/model.c	50489;"	d	file:
FLD	sim/frv/model.c	50495;"	d	file:
FLD	sim/frv/model.c	50505;"	d	file:
FLD	sim/frv/model.c	50511;"	d	file:
FLD	sim/frv/model.c	50521;"	d	file:
FLD	sim/frv/model.c	50527;"	d	file:
FLD	sim/frv/model.c	50537;"	d	file:
FLD	sim/frv/model.c	50543;"	d	file:
FLD	sim/frv/model.c	50553;"	d	file:
FLD	sim/frv/model.c	50559;"	d	file:
FLD	sim/frv/model.c	50569;"	d	file:
FLD	sim/frv/model.c	50575;"	d	file:
FLD	sim/frv/model.c	5057;"	d	file:
FLD	sim/frv/model.c	50585;"	d	file:
FLD	sim/frv/model.c	50591;"	d	file:
FLD	sim/frv/model.c	50601;"	d	file:
FLD	sim/frv/model.c	50607;"	d	file:
FLD	sim/frv/model.c	50617;"	d	file:
FLD	sim/frv/model.c	50623;"	d	file:
FLD	sim/frv/model.c	50633;"	d	file:
FLD	sim/frv/model.c	50639;"	d	file:
FLD	sim/frv/model.c	5063;"	d	file:
FLD	sim/frv/model.c	50649;"	d	file:
FLD	sim/frv/model.c	50655;"	d	file:
FLD	sim/frv/model.c	50665;"	d	file:
FLD	sim/frv/model.c	50671;"	d	file:
FLD	sim/frv/model.c	50681;"	d	file:
FLD	sim/frv/model.c	50687;"	d	file:
FLD	sim/frv/model.c	50697;"	d	file:
FLD	sim/frv/model.c	50703;"	d	file:
FLD	sim/frv/model.c	50713;"	d	file:
FLD	sim/frv/model.c	50719;"	d	file:
FLD	sim/frv/model.c	50729;"	d	file:
FLD	sim/frv/model.c	50735;"	d	file:
FLD	sim/frv/model.c	5073;"	d	file:
FLD	sim/frv/model.c	50745;"	d	file:
FLD	sim/frv/model.c	50751;"	d	file:
FLD	sim/frv/model.c	50761;"	d	file:
FLD	sim/frv/model.c	50767;"	d	file:
FLD	sim/frv/model.c	50777;"	d	file:
FLD	sim/frv/model.c	50783;"	d	file:
FLD	sim/frv/model.c	50793;"	d	file:
FLD	sim/frv/model.c	50799;"	d	file:
FLD	sim/frv/model.c	5079;"	d	file:
FLD	sim/frv/model.c	50809;"	d	file:
FLD	sim/frv/model.c	50815;"	d	file:
FLD	sim/frv/model.c	50825;"	d	file:
FLD	sim/frv/model.c	50831;"	d	file:
FLD	sim/frv/model.c	50841;"	d	file:
FLD	sim/frv/model.c	50847;"	d	file:
FLD	sim/frv/model.c	50857;"	d	file:
FLD	sim/frv/model.c	50863;"	d	file:
FLD	sim/frv/model.c	50873;"	d	file:
FLD	sim/frv/model.c	50879;"	d	file:
FLD	sim/frv/model.c	50889;"	d	file:
FLD	sim/frv/model.c	50895;"	d	file:
FLD	sim/frv/model.c	5089;"	d	file:
FLD	sim/frv/model.c	50905;"	d	file:
FLD	sim/frv/model.c	50911;"	d	file:
FLD	sim/frv/model.c	50921;"	d	file:
FLD	sim/frv/model.c	50927;"	d	file:
FLD	sim/frv/model.c	50937;"	d	file:
FLD	sim/frv/model.c	50943;"	d	file:
FLD	sim/frv/model.c	50953;"	d	file:
FLD	sim/frv/model.c	50959;"	d	file:
FLD	sim/frv/model.c	5095;"	d	file:
FLD	sim/frv/model.c	50969;"	d	file:
FLD	sim/frv/model.c	50975;"	d	file:
FLD	sim/frv/model.c	50985;"	d	file:
FLD	sim/frv/model.c	50991;"	d	file:
FLD	sim/frv/model.c	51001;"	d	file:
FLD	sim/frv/model.c	51007;"	d	file:
FLD	sim/frv/model.c	51017;"	d	file:
FLD	sim/frv/model.c	51023;"	d	file:
FLD	sim/frv/model.c	51033;"	d	file:
FLD	sim/frv/model.c	51039;"	d	file:
FLD	sim/frv/model.c	51049;"	d	file:
FLD	sim/frv/model.c	51055;"	d	file:
FLD	sim/frv/model.c	5105;"	d	file:
FLD	sim/frv/model.c	51065;"	d	file:
FLD	sim/frv/model.c	51071;"	d	file:
FLD	sim/frv/model.c	51081;"	d	file:
FLD	sim/frv/model.c	51087;"	d	file:
FLD	sim/frv/model.c	51097;"	d	file:
FLD	sim/frv/model.c	51103;"	d	file:
FLD	sim/frv/model.c	51113;"	d	file:
FLD	sim/frv/model.c	51119;"	d	file:
FLD	sim/frv/model.c	5111;"	d	file:
FLD	sim/frv/model.c	51129;"	d	file:
FLD	sim/frv/model.c	51135;"	d	file:
FLD	sim/frv/model.c	51145;"	d	file:
FLD	sim/frv/model.c	51151;"	d	file:
FLD	sim/frv/model.c	51161;"	d	file:
FLD	sim/frv/model.c	51167;"	d	file:
FLD	sim/frv/model.c	51177;"	d	file:
FLD	sim/frv/model.c	51183;"	d	file:
FLD	sim/frv/model.c	51193;"	d	file:
FLD	sim/frv/model.c	51199;"	d	file:
FLD	sim/frv/model.c	51209;"	d	file:
FLD	sim/frv/model.c	51215;"	d	file:
FLD	sim/frv/model.c	5121;"	d	file:
FLD	sim/frv/model.c	51225;"	d	file:
FLD	sim/frv/model.c	51231;"	d	file:
FLD	sim/frv/model.c	51241;"	d	file:
FLD	sim/frv/model.c	51247;"	d	file:
FLD	sim/frv/model.c	51257;"	d	file:
FLD	sim/frv/model.c	51263;"	d	file:
FLD	sim/frv/model.c	51273;"	d	file:
FLD	sim/frv/model.c	51279;"	d	file:
FLD	sim/frv/model.c	5127;"	d	file:
FLD	sim/frv/model.c	51289;"	d	file:
FLD	sim/frv/model.c	51295;"	d	file:
FLD	sim/frv/model.c	51305;"	d	file:
FLD	sim/frv/model.c	51311;"	d	file:
FLD	sim/frv/model.c	51321;"	d	file:
FLD	sim/frv/model.c	51327;"	d	file:
FLD	sim/frv/model.c	51337;"	d	file:
FLD	sim/frv/model.c	51343;"	d	file:
FLD	sim/frv/model.c	51353;"	d	file:
FLD	sim/frv/model.c	51359;"	d	file:
FLD	sim/frv/model.c	51369;"	d	file:
FLD	sim/frv/model.c	51375;"	d	file:
FLD	sim/frv/model.c	5137;"	d	file:
FLD	sim/frv/model.c	51385;"	d	file:
FLD	sim/frv/model.c	51391;"	d	file:
FLD	sim/frv/model.c	513;"	d	file:
FLD	sim/frv/model.c	51401;"	d	file:
FLD	sim/frv/model.c	51407;"	d	file:
FLD	sim/frv/model.c	51417;"	d	file:
FLD	sim/frv/model.c	51423;"	d	file:
FLD	sim/frv/model.c	51433;"	d	file:
FLD	sim/frv/model.c	51439;"	d	file:
FLD	sim/frv/model.c	5143;"	d	file:
FLD	sim/frv/model.c	51449;"	d	file:
FLD	sim/frv/model.c	51455;"	d	file:
FLD	sim/frv/model.c	51465;"	d	file:
FLD	sim/frv/model.c	51471;"	d	file:
FLD	sim/frv/model.c	51481;"	d	file:
FLD	sim/frv/model.c	51487;"	d	file:
FLD	sim/frv/model.c	51497;"	d	file:
FLD	sim/frv/model.c	51503;"	d	file:
FLD	sim/frv/model.c	51513;"	d	file:
FLD	sim/frv/model.c	51519;"	d	file:
FLD	sim/frv/model.c	51529;"	d	file:
FLD	sim/frv/model.c	51535;"	d	file:
FLD	sim/frv/model.c	5153;"	d	file:
FLD	sim/frv/model.c	51545;"	d	file:
FLD	sim/frv/model.c	51551;"	d	file:
FLD	sim/frv/model.c	51561;"	d	file:
FLD	sim/frv/model.c	51567;"	d	file:
FLD	sim/frv/model.c	51577;"	d	file:
FLD	sim/frv/model.c	51583;"	d	file:
FLD	sim/frv/model.c	51593;"	d	file:
FLD	sim/frv/model.c	51599;"	d	file:
FLD	sim/frv/model.c	5159;"	d	file:
FLD	sim/frv/model.c	51609;"	d	file:
FLD	sim/frv/model.c	51615;"	d	file:
FLD	sim/frv/model.c	51625;"	d	file:
FLD	sim/frv/model.c	51631;"	d	file:
FLD	sim/frv/model.c	51641;"	d	file:
FLD	sim/frv/model.c	51647;"	d	file:
FLD	sim/frv/model.c	51657;"	d	file:
FLD	sim/frv/model.c	51663;"	d	file:
FLD	sim/frv/model.c	51673;"	d	file:
FLD	sim/frv/model.c	51679;"	d	file:
FLD	sim/frv/model.c	51689;"	d	file:
FLD	sim/frv/model.c	51695;"	d	file:
FLD	sim/frv/model.c	5169;"	d	file:
FLD	sim/frv/model.c	51705;"	d	file:
FLD	sim/frv/model.c	51711;"	d	file:
FLD	sim/frv/model.c	51721;"	d	file:
FLD	sim/frv/model.c	51727;"	d	file:
FLD	sim/frv/model.c	51737;"	d	file:
FLD	sim/frv/model.c	51743;"	d	file:
FLD	sim/frv/model.c	51753;"	d	file:
FLD	sim/frv/model.c	51759;"	d	file:
FLD	sim/frv/model.c	5175;"	d	file:
FLD	sim/frv/model.c	51769;"	d	file:
FLD	sim/frv/model.c	51775;"	d	file:
FLD	sim/frv/model.c	51785;"	d	file:
FLD	sim/frv/model.c	51791;"	d	file:
FLD	sim/frv/model.c	51801;"	d	file:
FLD	sim/frv/model.c	51807;"	d	file:
FLD	sim/frv/model.c	51817;"	d	file:
FLD	sim/frv/model.c	51823;"	d	file:
FLD	sim/frv/model.c	51833;"	d	file:
FLD	sim/frv/model.c	51839;"	d	file:
FLD	sim/frv/model.c	51849;"	d	file:
FLD	sim/frv/model.c	51855;"	d	file:
FLD	sim/frv/model.c	5185;"	d	file:
FLD	sim/frv/model.c	51865;"	d	file:
FLD	sim/frv/model.c	51871;"	d	file:
FLD	sim/frv/model.c	51881;"	d	file:
FLD	sim/frv/model.c	51887;"	d	file:
FLD	sim/frv/model.c	51897;"	d	file:
FLD	sim/frv/model.c	51903;"	d	file:
FLD	sim/frv/model.c	51913;"	d	file:
FLD	sim/frv/model.c	51919;"	d	file:
FLD	sim/frv/model.c	5191;"	d	file:
FLD	sim/frv/model.c	51929;"	d	file:
FLD	sim/frv/model.c	51935;"	d	file:
FLD	sim/frv/model.c	51945;"	d	file:
FLD	sim/frv/model.c	51951;"	d	file:
FLD	sim/frv/model.c	51961;"	d	file:
FLD	sim/frv/model.c	51967;"	d	file:
FLD	sim/frv/model.c	51977;"	d	file:
FLD	sim/frv/model.c	51983;"	d	file:
FLD	sim/frv/model.c	51993;"	d	file:
FLD	sim/frv/model.c	51999;"	d	file:
FLD	sim/frv/model.c	519;"	d	file:
FLD	sim/frv/model.c	52009;"	d	file:
FLD	sim/frv/model.c	52015;"	d	file:
FLD	sim/frv/model.c	5201;"	d	file:
FLD	sim/frv/model.c	52025;"	d	file:
FLD	sim/frv/model.c	52031;"	d	file:
FLD	sim/frv/model.c	52041;"	d	file:
FLD	sim/frv/model.c	52047;"	d	file:
FLD	sim/frv/model.c	52057;"	d	file:
FLD	sim/frv/model.c	52063;"	d	file:
FLD	sim/frv/model.c	52073;"	d	file:
FLD	sim/frv/model.c	52079;"	d	file:
FLD	sim/frv/model.c	5207;"	d	file:
FLD	sim/frv/model.c	52089;"	d	file:
FLD	sim/frv/model.c	52095;"	d	file:
FLD	sim/frv/model.c	52105;"	d	file:
FLD	sim/frv/model.c	52111;"	d	file:
FLD	sim/frv/model.c	52121;"	d	file:
FLD	sim/frv/model.c	52127;"	d	file:
FLD	sim/frv/model.c	52137;"	d	file:
FLD	sim/frv/model.c	52143;"	d	file:
FLD	sim/frv/model.c	52153;"	d	file:
FLD	sim/frv/model.c	52159;"	d	file:
FLD	sim/frv/model.c	52169;"	d	file:
FLD	sim/frv/model.c	52175;"	d	file:
FLD	sim/frv/model.c	5217;"	d	file:
FLD	sim/frv/model.c	52185;"	d	file:
FLD	sim/frv/model.c	52191;"	d	file:
FLD	sim/frv/model.c	52201;"	d	file:
FLD	sim/frv/model.c	52207;"	d	file:
FLD	sim/frv/model.c	52217;"	d	file:
FLD	sim/frv/model.c	52223;"	d	file:
FLD	sim/frv/model.c	52233;"	d	file:
FLD	sim/frv/model.c	52239;"	d	file:
FLD	sim/frv/model.c	5223;"	d	file:
FLD	sim/frv/model.c	52249;"	d	file:
FLD	sim/frv/model.c	52255;"	d	file:
FLD	sim/frv/model.c	52265;"	d	file:
FLD	sim/frv/model.c	52271;"	d	file:
FLD	sim/frv/model.c	52281;"	d	file:
FLD	sim/frv/model.c	52287;"	d	file:
FLD	sim/frv/model.c	52297;"	d	file:
FLD	sim/frv/model.c	52303;"	d	file:
FLD	sim/frv/model.c	52313;"	d	file:
FLD	sim/frv/model.c	52319;"	d	file:
FLD	sim/frv/model.c	52329;"	d	file:
FLD	sim/frv/model.c	52335;"	d	file:
FLD	sim/frv/model.c	5233;"	d	file:
FLD	sim/frv/model.c	52345;"	d	file:
FLD	sim/frv/model.c	52351;"	d	file:
FLD	sim/frv/model.c	52361;"	d	file:
FLD	sim/frv/model.c	52367;"	d	file:
FLD	sim/frv/model.c	52377;"	d	file:
FLD	sim/frv/model.c	52383;"	d	file:
FLD	sim/frv/model.c	52393;"	d	file:
FLD	sim/frv/model.c	52399;"	d	file:
FLD	sim/frv/model.c	5239;"	d	file:
FLD	sim/frv/model.c	52409;"	d	file:
FLD	sim/frv/model.c	52415;"	d	file:
FLD	sim/frv/model.c	52425;"	d	file:
FLD	sim/frv/model.c	52431;"	d	file:
FLD	sim/frv/model.c	52441;"	d	file:
FLD	sim/frv/model.c	52447;"	d	file:
FLD	sim/frv/model.c	52457;"	d	file:
FLD	sim/frv/model.c	52463;"	d	file:
FLD	sim/frv/model.c	52473;"	d	file:
FLD	sim/frv/model.c	52479;"	d	file:
FLD	sim/frv/model.c	52489;"	d	file:
FLD	sim/frv/model.c	52495;"	d	file:
FLD	sim/frv/model.c	5249;"	d	file:
FLD	sim/frv/model.c	52505;"	d	file:
FLD	sim/frv/model.c	52511;"	d	file:
FLD	sim/frv/model.c	52521;"	d	file:
FLD	sim/frv/model.c	52527;"	d	file:
FLD	sim/frv/model.c	52537;"	d	file:
FLD	sim/frv/model.c	52543;"	d	file:
FLD	sim/frv/model.c	52553;"	d	file:
FLD	sim/frv/model.c	52559;"	d	file:
FLD	sim/frv/model.c	5255;"	d	file:
FLD	sim/frv/model.c	52569;"	d	file:
FLD	sim/frv/model.c	52575;"	d	file:
FLD	sim/frv/model.c	52585;"	d	file:
FLD	sim/frv/model.c	52591;"	d	file:
FLD	sim/frv/model.c	52601;"	d	file:
FLD	sim/frv/model.c	52607;"	d	file:
FLD	sim/frv/model.c	52617;"	d	file:
FLD	sim/frv/model.c	52623;"	d	file:
FLD	sim/frv/model.c	52633;"	d	file:
FLD	sim/frv/model.c	52639;"	d	file:
FLD	sim/frv/model.c	52649;"	d	file:
FLD	sim/frv/model.c	52655;"	d	file:
FLD	sim/frv/model.c	5265;"	d	file:
FLD	sim/frv/model.c	52665;"	d	file:
FLD	sim/frv/model.c	52671;"	d	file:
FLD	sim/frv/model.c	52681;"	d	file:
FLD	sim/frv/model.c	52687;"	d	file:
FLD	sim/frv/model.c	52697;"	d	file:
FLD	sim/frv/model.c	52703;"	d	file:
FLD	sim/frv/model.c	52713;"	d	file:
FLD	sim/frv/model.c	52719;"	d	file:
FLD	sim/frv/model.c	5271;"	d	file:
FLD	sim/frv/model.c	52729;"	d	file:
FLD	sim/frv/model.c	52735;"	d	file:
FLD	sim/frv/model.c	52745;"	d	file:
FLD	sim/frv/model.c	52751;"	d	file:
FLD	sim/frv/model.c	52761;"	d	file:
FLD	sim/frv/model.c	52767;"	d	file:
FLD	sim/frv/model.c	52777;"	d	file:
FLD	sim/frv/model.c	52783;"	d	file:
FLD	sim/frv/model.c	52793;"	d	file:
FLD	sim/frv/model.c	52799;"	d	file:
FLD	sim/frv/model.c	52809;"	d	file:
FLD	sim/frv/model.c	52815;"	d	file:
FLD	sim/frv/model.c	5281;"	d	file:
FLD	sim/frv/model.c	52825;"	d	file:
FLD	sim/frv/model.c	52831;"	d	file:
FLD	sim/frv/model.c	52841;"	d	file:
FLD	sim/frv/model.c	52847;"	d	file:
FLD	sim/frv/model.c	52857;"	d	file:
FLD	sim/frv/model.c	52863;"	d	file:
FLD	sim/frv/model.c	52873;"	d	file:
FLD	sim/frv/model.c	52879;"	d	file:
FLD	sim/frv/model.c	5287;"	d	file:
FLD	sim/frv/model.c	52889;"	d	file:
FLD	sim/frv/model.c	52895;"	d	file:
FLD	sim/frv/model.c	52905;"	d	file:
FLD	sim/frv/model.c	52911;"	d	file:
FLD	sim/frv/model.c	52921;"	d	file:
FLD	sim/frv/model.c	52927;"	d	file:
FLD	sim/frv/model.c	52937;"	d	file:
FLD	sim/frv/model.c	52943;"	d	file:
FLD	sim/frv/model.c	52953;"	d	file:
FLD	sim/frv/model.c	52959;"	d	file:
FLD	sim/frv/model.c	52969;"	d	file:
FLD	sim/frv/model.c	52975;"	d	file:
FLD	sim/frv/model.c	5297;"	d	file:
FLD	sim/frv/model.c	52985;"	d	file:
FLD	sim/frv/model.c	52991;"	d	file:
FLD	sim/frv/model.c	529;"	d	file:
FLD	sim/frv/model.c	53001;"	d	file:
FLD	sim/frv/model.c	53007;"	d	file:
FLD	sim/frv/model.c	53017;"	d	file:
FLD	sim/frv/model.c	53023;"	d	file:
FLD	sim/frv/model.c	53033;"	d	file:
FLD	sim/frv/model.c	53039;"	d	file:
FLD	sim/frv/model.c	5303;"	d	file:
FLD	sim/frv/model.c	53049;"	d	file:
FLD	sim/frv/model.c	53055;"	d	file:
FLD	sim/frv/model.c	53065;"	d	file:
FLD	sim/frv/model.c	53071;"	d	file:
FLD	sim/frv/model.c	53081;"	d	file:
FLD	sim/frv/model.c	53087;"	d	file:
FLD	sim/frv/model.c	53097;"	d	file:
FLD	sim/frv/model.c	53103;"	d	file:
FLD	sim/frv/model.c	53113;"	d	file:
FLD	sim/frv/model.c	53119;"	d	file:
FLD	sim/frv/model.c	53129;"	d	file:
FLD	sim/frv/model.c	53135;"	d	file:
FLD	sim/frv/model.c	5313;"	d	file:
FLD	sim/frv/model.c	53145;"	d	file:
FLD	sim/frv/model.c	53151;"	d	file:
FLD	sim/frv/model.c	53161;"	d	file:
FLD	sim/frv/model.c	53167;"	d	file:
FLD	sim/frv/model.c	53177;"	d	file:
FLD	sim/frv/model.c	53183;"	d	file:
FLD	sim/frv/model.c	53193;"	d	file:
FLD	sim/frv/model.c	53199;"	d	file:
FLD	sim/frv/model.c	5319;"	d	file:
FLD	sim/frv/model.c	53209;"	d	file:
FLD	sim/frv/model.c	53215;"	d	file:
FLD	sim/frv/model.c	53225;"	d	file:
FLD	sim/frv/model.c	53231;"	d	file:
FLD	sim/frv/model.c	53241;"	d	file:
FLD	sim/frv/model.c	53247;"	d	file:
FLD	sim/frv/model.c	53257;"	d	file:
FLD	sim/frv/model.c	53263;"	d	file:
FLD	sim/frv/model.c	53273;"	d	file:
FLD	sim/frv/model.c	53279;"	d	file:
FLD	sim/frv/model.c	53289;"	d	file:
FLD	sim/frv/model.c	53295;"	d	file:
FLD	sim/frv/model.c	5329;"	d	file:
FLD	sim/frv/model.c	53305;"	d	file:
FLD	sim/frv/model.c	53311;"	d	file:
FLD	sim/frv/model.c	53321;"	d	file:
FLD	sim/frv/model.c	53327;"	d	file:
FLD	sim/frv/model.c	53337;"	d	file:
FLD	sim/frv/model.c	53343;"	d	file:
FLD	sim/frv/model.c	53353;"	d	file:
FLD	sim/frv/model.c	53359;"	d	file:
FLD	sim/frv/model.c	5335;"	d	file:
FLD	sim/frv/model.c	53369;"	d	file:
FLD	sim/frv/model.c	53375;"	d	file:
FLD	sim/frv/model.c	53385;"	d	file:
FLD	sim/frv/model.c	53391;"	d	file:
FLD	sim/frv/model.c	53401;"	d	file:
FLD	sim/frv/model.c	53407;"	d	file:
FLD	sim/frv/model.c	53417;"	d	file:
FLD	sim/frv/model.c	53423;"	d	file:
FLD	sim/frv/model.c	53433;"	d	file:
FLD	sim/frv/model.c	53439;"	d	file:
FLD	sim/frv/model.c	53449;"	d	file:
FLD	sim/frv/model.c	53455;"	d	file:
FLD	sim/frv/model.c	5345;"	d	file:
FLD	sim/frv/model.c	53465;"	d	file:
FLD	sim/frv/model.c	53471;"	d	file:
FLD	sim/frv/model.c	53481;"	d	file:
FLD	sim/frv/model.c	53487;"	d	file:
FLD	sim/frv/model.c	53497;"	d	file:
FLD	sim/frv/model.c	53503;"	d	file:
FLD	sim/frv/model.c	53513;"	d	file:
FLD	sim/frv/model.c	53519;"	d	file:
FLD	sim/frv/model.c	5351;"	d	file:
FLD	sim/frv/model.c	53529;"	d	file:
FLD	sim/frv/model.c	53535;"	d	file:
FLD	sim/frv/model.c	53545;"	d	file:
FLD	sim/frv/model.c	53551;"	d	file:
FLD	sim/frv/model.c	53561;"	d	file:
FLD	sim/frv/model.c	53567;"	d	file:
FLD	sim/frv/model.c	53577;"	d	file:
FLD	sim/frv/model.c	53583;"	d	file:
FLD	sim/frv/model.c	53593;"	d	file:
FLD	sim/frv/model.c	53599;"	d	file:
FLD	sim/frv/model.c	535;"	d	file:
FLD	sim/frv/model.c	53609;"	d	file:
FLD	sim/frv/model.c	53615;"	d	file:
FLD	sim/frv/model.c	5361;"	d	file:
FLD	sim/frv/model.c	53625;"	d	file:
FLD	sim/frv/model.c	53631;"	d	file:
FLD	sim/frv/model.c	53641;"	d	file:
FLD	sim/frv/model.c	53647;"	d	file:
FLD	sim/frv/model.c	53657;"	d	file:
FLD	sim/frv/model.c	53663;"	d	file:
FLD	sim/frv/model.c	53673;"	d	file:
FLD	sim/frv/model.c	53679;"	d	file:
FLD	sim/frv/model.c	5367;"	d	file:
FLD	sim/frv/model.c	53689;"	d	file:
FLD	sim/frv/model.c	53695;"	d	file:
FLD	sim/frv/model.c	53705;"	d	file:
FLD	sim/frv/model.c	53711;"	d	file:
FLD	sim/frv/model.c	53721;"	d	file:
FLD	sim/frv/model.c	53727;"	d	file:
FLD	sim/frv/model.c	53737;"	d	file:
FLD	sim/frv/model.c	53743;"	d	file:
FLD	sim/frv/model.c	53753;"	d	file:
FLD	sim/frv/model.c	53759;"	d	file:
FLD	sim/frv/model.c	53769;"	d	file:
FLD	sim/frv/model.c	53775;"	d	file:
FLD	sim/frv/model.c	5377;"	d	file:
FLD	sim/frv/model.c	53785;"	d	file:
FLD	sim/frv/model.c	53791;"	d	file:
FLD	sim/frv/model.c	53801;"	d	file:
FLD	sim/frv/model.c	53807;"	d	file:
FLD	sim/frv/model.c	53817;"	d	file:
FLD	sim/frv/model.c	53823;"	d	file:
FLD	sim/frv/model.c	53833;"	d	file:
FLD	sim/frv/model.c	53839;"	d	file:
FLD	sim/frv/model.c	5383;"	d	file:
FLD	sim/frv/model.c	53849;"	d	file:
FLD	sim/frv/model.c	53855;"	d	file:
FLD	sim/frv/model.c	53865;"	d	file:
FLD	sim/frv/model.c	53871;"	d	file:
FLD	sim/frv/model.c	53881;"	d	file:
FLD	sim/frv/model.c	53887;"	d	file:
FLD	sim/frv/model.c	53897;"	d	file:
FLD	sim/frv/model.c	53903;"	d	file:
FLD	sim/frv/model.c	53913;"	d	file:
FLD	sim/frv/model.c	53919;"	d	file:
FLD	sim/frv/model.c	53929;"	d	file:
FLD	sim/frv/model.c	53935;"	d	file:
FLD	sim/frv/model.c	5393;"	d	file:
FLD	sim/frv/model.c	53945;"	d	file:
FLD	sim/frv/model.c	53951;"	d	file:
FLD	sim/frv/model.c	53961;"	d	file:
FLD	sim/frv/model.c	53967;"	d	file:
FLD	sim/frv/model.c	53977;"	d	file:
FLD	sim/frv/model.c	53983;"	d	file:
FLD	sim/frv/model.c	53993;"	d	file:
FLD	sim/frv/model.c	53999;"	d	file:
FLD	sim/frv/model.c	5399;"	d	file:
FLD	sim/frv/model.c	54009;"	d	file:
FLD	sim/frv/model.c	54015;"	d	file:
FLD	sim/frv/model.c	54025;"	d	file:
FLD	sim/frv/model.c	54031;"	d	file:
FLD	sim/frv/model.c	54041;"	d	file:
FLD	sim/frv/model.c	54047;"	d	file:
FLD	sim/frv/model.c	54057;"	d	file:
FLD	sim/frv/model.c	54063;"	d	file:
FLD	sim/frv/model.c	54073;"	d	file:
FLD	sim/frv/model.c	54079;"	d	file:
FLD	sim/frv/model.c	54089;"	d	file:
FLD	sim/frv/model.c	54095;"	d	file:
FLD	sim/frv/model.c	5409;"	d	file:
FLD	sim/frv/model.c	54105;"	d	file:
FLD	sim/frv/model.c	54111;"	d	file:
FLD	sim/frv/model.c	54121;"	d	file:
FLD	sim/frv/model.c	54127;"	d	file:
FLD	sim/frv/model.c	54137;"	d	file:
FLD	sim/frv/model.c	54143;"	d	file:
FLD	sim/frv/model.c	54153;"	d	file:
FLD	sim/frv/model.c	54159;"	d	file:
FLD	sim/frv/model.c	5415;"	d	file:
FLD	sim/frv/model.c	54169;"	d	file:
FLD	sim/frv/model.c	54175;"	d	file:
FLD	sim/frv/model.c	54185;"	d	file:
FLD	sim/frv/model.c	54191;"	d	file:
FLD	sim/frv/model.c	54201;"	d	file:
FLD	sim/frv/model.c	54207;"	d	file:
FLD	sim/frv/model.c	54217;"	d	file:
FLD	sim/frv/model.c	54223;"	d	file:
FLD	sim/frv/model.c	54233;"	d	file:
FLD	sim/frv/model.c	54239;"	d	file:
FLD	sim/frv/model.c	54249;"	d	file:
FLD	sim/frv/model.c	54255;"	d	file:
FLD	sim/frv/model.c	5425;"	d	file:
FLD	sim/frv/model.c	54265;"	d	file:
FLD	sim/frv/model.c	54271;"	d	file:
FLD	sim/frv/model.c	54281;"	d	file:
FLD	sim/frv/model.c	54287;"	d	file:
FLD	sim/frv/model.c	54297;"	d	file:
FLD	sim/frv/model.c	54303;"	d	file:
FLD	sim/frv/model.c	54313;"	d	file:
FLD	sim/frv/model.c	54319;"	d	file:
FLD	sim/frv/model.c	5431;"	d	file:
FLD	sim/frv/model.c	54329;"	d	file:
FLD	sim/frv/model.c	54335;"	d	file:
FLD	sim/frv/model.c	54345;"	d	file:
FLD	sim/frv/model.c	54351;"	d	file:
FLD	sim/frv/model.c	54361;"	d	file:
FLD	sim/frv/model.c	54367;"	d	file:
FLD	sim/frv/model.c	54377;"	d	file:
FLD	sim/frv/model.c	54383;"	d	file:
FLD	sim/frv/model.c	54393;"	d	file:
FLD	sim/frv/model.c	54399;"	d	file:
FLD	sim/frv/model.c	54409;"	d	file:
FLD	sim/frv/model.c	54415;"	d	file:
FLD	sim/frv/model.c	5441;"	d	file:
FLD	sim/frv/model.c	54425;"	d	file:
FLD	sim/frv/model.c	54431;"	d	file:
FLD	sim/frv/model.c	54441;"	d	file:
FLD	sim/frv/model.c	54447;"	d	file:
FLD	sim/frv/model.c	54457;"	d	file:
FLD	sim/frv/model.c	54463;"	d	file:
FLD	sim/frv/model.c	54473;"	d	file:
FLD	sim/frv/model.c	54479;"	d	file:
FLD	sim/frv/model.c	5447;"	d	file:
FLD	sim/frv/model.c	54489;"	d	file:
FLD	sim/frv/model.c	54495;"	d	file:
FLD	sim/frv/model.c	54505;"	d	file:
FLD	sim/frv/model.c	54511;"	d	file:
FLD	sim/frv/model.c	54521;"	d	file:
FLD	sim/frv/model.c	54527;"	d	file:
FLD	sim/frv/model.c	54537;"	d	file:
FLD	sim/frv/model.c	54543;"	d	file:
FLD	sim/frv/model.c	54553;"	d	file:
FLD	sim/frv/model.c	54559;"	d	file:
FLD	sim/frv/model.c	54569;"	d	file:
FLD	sim/frv/model.c	54575;"	d	file:
FLD	sim/frv/model.c	5457;"	d	file:
FLD	sim/frv/model.c	54585;"	d	file:
FLD	sim/frv/model.c	54591;"	d	file:
FLD	sim/frv/model.c	545;"	d	file:
FLD	sim/frv/model.c	54601;"	d	file:
FLD	sim/frv/model.c	54607;"	d	file:
FLD	sim/frv/model.c	54617;"	d	file:
FLD	sim/frv/model.c	54623;"	d	file:
FLD	sim/frv/model.c	54633;"	d	file:
FLD	sim/frv/model.c	54639;"	d	file:
FLD	sim/frv/model.c	5463;"	d	file:
FLD	sim/frv/model.c	54649;"	d	file:
FLD	sim/frv/model.c	54655;"	d	file:
FLD	sim/frv/model.c	54665;"	d	file:
FLD	sim/frv/model.c	54671;"	d	file:
FLD	sim/frv/model.c	54681;"	d	file:
FLD	sim/frv/model.c	54687;"	d	file:
FLD	sim/frv/model.c	54697;"	d	file:
FLD	sim/frv/model.c	54703;"	d	file:
FLD	sim/frv/model.c	54713;"	d	file:
FLD	sim/frv/model.c	54719;"	d	file:
FLD	sim/frv/model.c	54729;"	d	file:
FLD	sim/frv/model.c	54735;"	d	file:
FLD	sim/frv/model.c	5473;"	d	file:
FLD	sim/frv/model.c	54745;"	d	file:
FLD	sim/frv/model.c	54751;"	d	file:
FLD	sim/frv/model.c	54761;"	d	file:
FLD	sim/frv/model.c	54767;"	d	file:
FLD	sim/frv/model.c	54777;"	d	file:
FLD	sim/frv/model.c	54783;"	d	file:
FLD	sim/frv/model.c	54793;"	d	file:
FLD	sim/frv/model.c	54799;"	d	file:
FLD	sim/frv/model.c	5479;"	d	file:
FLD	sim/frv/model.c	54809;"	d	file:
FLD	sim/frv/model.c	54815;"	d	file:
FLD	sim/frv/model.c	54825;"	d	file:
FLD	sim/frv/model.c	54831;"	d	file:
FLD	sim/frv/model.c	54841;"	d	file:
FLD	sim/frv/model.c	54847;"	d	file:
FLD	sim/frv/model.c	54857;"	d	file:
FLD	sim/frv/model.c	54863;"	d	file:
FLD	sim/frv/model.c	54873;"	d	file:
FLD	sim/frv/model.c	54879;"	d	file:
FLD	sim/frv/model.c	54889;"	d	file:
FLD	sim/frv/model.c	54895;"	d	file:
FLD	sim/frv/model.c	5489;"	d	file:
FLD	sim/frv/model.c	54905;"	d	file:
FLD	sim/frv/model.c	54911;"	d	file:
FLD	sim/frv/model.c	54921;"	d	file:
FLD	sim/frv/model.c	54927;"	d	file:
FLD	sim/frv/model.c	54937;"	d	file:
FLD	sim/frv/model.c	54943;"	d	file:
FLD	sim/frv/model.c	54953;"	d	file:
FLD	sim/frv/model.c	54959;"	d	file:
FLD	sim/frv/model.c	5495;"	d	file:
FLD	sim/frv/model.c	54969;"	d	file:
FLD	sim/frv/model.c	54975;"	d	file:
FLD	sim/frv/model.c	54985;"	d	file:
FLD	sim/frv/model.c	54991;"	d	file:
FLD	sim/frv/model.c	55001;"	d	file:
FLD	sim/frv/model.c	55007;"	d	file:
FLD	sim/frv/model.c	55017;"	d	file:
FLD	sim/frv/model.c	55023;"	d	file:
FLD	sim/frv/model.c	55033;"	d	file:
FLD	sim/frv/model.c	55039;"	d	file:
FLD	sim/frv/model.c	55049;"	d	file:
FLD	sim/frv/model.c	55055;"	d	file:
FLD	sim/frv/model.c	5505;"	d	file:
FLD	sim/frv/model.c	55065;"	d	file:
FLD	sim/frv/model.c	55071;"	d	file:
FLD	sim/frv/model.c	55081;"	d	file:
FLD	sim/frv/model.c	55087;"	d	file:
FLD	sim/frv/model.c	55097;"	d	file:
FLD	sim/frv/model.c	55103;"	d	file:
FLD	sim/frv/model.c	55113;"	d	file:
FLD	sim/frv/model.c	55119;"	d	file:
FLD	sim/frv/model.c	5511;"	d	file:
FLD	sim/frv/model.c	55129;"	d	file:
FLD	sim/frv/model.c	55135;"	d	file:
FLD	sim/frv/model.c	55145;"	d	file:
FLD	sim/frv/model.c	55151;"	d	file:
FLD	sim/frv/model.c	55161;"	d	file:
FLD	sim/frv/model.c	55167;"	d	file:
FLD	sim/frv/model.c	55177;"	d	file:
FLD	sim/frv/model.c	55183;"	d	file:
FLD	sim/frv/model.c	55193;"	d	file:
FLD	sim/frv/model.c	55199;"	d	file:
FLD	sim/frv/model.c	551;"	d	file:
FLD	sim/frv/model.c	55209;"	d	file:
FLD	sim/frv/model.c	55215;"	d	file:
FLD	sim/frv/model.c	5521;"	d	file:
FLD	sim/frv/model.c	55225;"	d	file:
FLD	sim/frv/model.c	55231;"	d	file:
FLD	sim/frv/model.c	55241;"	d	file:
FLD	sim/frv/model.c	55247;"	d	file:
FLD	sim/frv/model.c	55257;"	d	file:
FLD	sim/frv/model.c	55263;"	d	file:
FLD	sim/frv/model.c	55273;"	d	file:
FLD	sim/frv/model.c	55279;"	d	file:
FLD	sim/frv/model.c	5527;"	d	file:
FLD	sim/frv/model.c	55289;"	d	file:
FLD	sim/frv/model.c	55295;"	d	file:
FLD	sim/frv/model.c	55305;"	d	file:
FLD	sim/frv/model.c	55311;"	d	file:
FLD	sim/frv/model.c	55321;"	d	file:
FLD	sim/frv/model.c	55327;"	d	file:
FLD	sim/frv/model.c	55337;"	d	file:
FLD	sim/frv/model.c	55343;"	d	file:
FLD	sim/frv/model.c	55353;"	d	file:
FLD	sim/frv/model.c	55359;"	d	file:
FLD	sim/frv/model.c	55369;"	d	file:
FLD	sim/frv/model.c	55375;"	d	file:
FLD	sim/frv/model.c	5537;"	d	file:
FLD	sim/frv/model.c	55385;"	d	file:
FLD	sim/frv/model.c	55391;"	d	file:
FLD	sim/frv/model.c	55401;"	d	file:
FLD	sim/frv/model.c	55407;"	d	file:
FLD	sim/frv/model.c	55417;"	d	file:
FLD	sim/frv/model.c	55423;"	d	file:
FLD	sim/frv/model.c	55433;"	d	file:
FLD	sim/frv/model.c	55439;"	d	file:
FLD	sim/frv/model.c	5543;"	d	file:
FLD	sim/frv/model.c	55449;"	d	file:
FLD	sim/frv/model.c	55455;"	d	file:
FLD	sim/frv/model.c	55465;"	d	file:
FLD	sim/frv/model.c	55471;"	d	file:
FLD	sim/frv/model.c	55481;"	d	file:
FLD	sim/frv/model.c	55487;"	d	file:
FLD	sim/frv/model.c	55497;"	d	file:
FLD	sim/frv/model.c	55503;"	d	file:
FLD	sim/frv/model.c	55513;"	d	file:
FLD	sim/frv/model.c	55519;"	d	file:
FLD	sim/frv/model.c	55529;"	d	file:
FLD	sim/frv/model.c	55535;"	d	file:
FLD	sim/frv/model.c	5553;"	d	file:
FLD	sim/frv/model.c	55545;"	d	file:
FLD	sim/frv/model.c	55551;"	d	file:
FLD	sim/frv/model.c	55561;"	d	file:
FLD	sim/frv/model.c	55567;"	d	file:
FLD	sim/frv/model.c	55577;"	d	file:
FLD	sim/frv/model.c	55583;"	d	file:
FLD	sim/frv/model.c	55593;"	d	file:
FLD	sim/frv/model.c	55599;"	d	file:
FLD	sim/frv/model.c	5559;"	d	file:
FLD	sim/frv/model.c	55609;"	d	file:
FLD	sim/frv/model.c	55615;"	d	file:
FLD	sim/frv/model.c	55625;"	d	file:
FLD	sim/frv/model.c	55631;"	d	file:
FLD	sim/frv/model.c	55641;"	d	file:
FLD	sim/frv/model.c	55647;"	d	file:
FLD	sim/frv/model.c	55657;"	d	file:
FLD	sim/frv/model.c	55663;"	d	file:
FLD	sim/frv/model.c	55673;"	d	file:
FLD	sim/frv/model.c	55679;"	d	file:
FLD	sim/frv/model.c	55689;"	d	file:
FLD	sim/frv/model.c	55695;"	d	file:
FLD	sim/frv/model.c	5569;"	d	file:
FLD	sim/frv/model.c	55705;"	d	file:
FLD	sim/frv/model.c	55711;"	d	file:
FLD	sim/frv/model.c	55721;"	d	file:
FLD	sim/frv/model.c	55727;"	d	file:
FLD	sim/frv/model.c	55737;"	d	file:
FLD	sim/frv/model.c	55743;"	d	file:
FLD	sim/frv/model.c	55753;"	d	file:
FLD	sim/frv/model.c	55759;"	d	file:
FLD	sim/frv/model.c	5575;"	d	file:
FLD	sim/frv/model.c	55769;"	d	file:
FLD	sim/frv/model.c	55775;"	d	file:
FLD	sim/frv/model.c	55785;"	d	file:
FLD	sim/frv/model.c	55791;"	d	file:
FLD	sim/frv/model.c	55801;"	d	file:
FLD	sim/frv/model.c	55807;"	d	file:
FLD	sim/frv/model.c	55817;"	d	file:
FLD	sim/frv/model.c	55823;"	d	file:
FLD	sim/frv/model.c	55833;"	d	file:
FLD	sim/frv/model.c	55839;"	d	file:
FLD	sim/frv/model.c	55849;"	d	file:
FLD	sim/frv/model.c	55855;"	d	file:
FLD	sim/frv/model.c	5585;"	d	file:
FLD	sim/frv/model.c	55865;"	d	file:
FLD	sim/frv/model.c	55871;"	d	file:
FLD	sim/frv/model.c	55881;"	d	file:
FLD	sim/frv/model.c	55887;"	d	file:
FLD	sim/frv/model.c	55897;"	d	file:
FLD	sim/frv/model.c	55903;"	d	file:
FLD	sim/frv/model.c	55913;"	d	file:
FLD	sim/frv/model.c	55919;"	d	file:
FLD	sim/frv/model.c	5591;"	d	file:
FLD	sim/frv/model.c	55929;"	d	file:
FLD	sim/frv/model.c	55935;"	d	file:
FLD	sim/frv/model.c	55945;"	d	file:
FLD	sim/frv/model.c	55951;"	d	file:
FLD	sim/frv/model.c	55961;"	d	file:
FLD	sim/frv/model.c	55967;"	d	file:
FLD	sim/frv/model.c	55977;"	d	file:
FLD	sim/frv/model.c	55983;"	d	file:
FLD	sim/frv/model.c	55993;"	d	file:
FLD	sim/frv/model.c	55999;"	d	file:
FLD	sim/frv/model.c	55;"	d	file:
FLD	sim/frv/model.c	56009;"	d	file:
FLD	sim/frv/model.c	56015;"	d	file:
FLD	sim/frv/model.c	5601;"	d	file:
FLD	sim/frv/model.c	56025;"	d	file:
FLD	sim/frv/model.c	56031;"	d	file:
FLD	sim/frv/model.c	56041;"	d	file:
FLD	sim/frv/model.c	56047;"	d	file:
FLD	sim/frv/model.c	56057;"	d	file:
FLD	sim/frv/model.c	56063;"	d	file:
FLD	sim/frv/model.c	56073;"	d	file:
FLD	sim/frv/model.c	56079;"	d	file:
FLD	sim/frv/model.c	5607;"	d	file:
FLD	sim/frv/model.c	56089;"	d	file:
FLD	sim/frv/model.c	56095;"	d	file:
FLD	sim/frv/model.c	56105;"	d	file:
FLD	sim/frv/model.c	56111;"	d	file:
FLD	sim/frv/model.c	56121;"	d	file:
FLD	sim/frv/model.c	56127;"	d	file:
FLD	sim/frv/model.c	56137;"	d	file:
FLD	sim/frv/model.c	56143;"	d	file:
FLD	sim/frv/model.c	56153;"	d	file:
FLD	sim/frv/model.c	56159;"	d	file:
FLD	sim/frv/model.c	56169;"	d	file:
FLD	sim/frv/model.c	56175;"	d	file:
FLD	sim/frv/model.c	5617;"	d	file:
FLD	sim/frv/model.c	56185;"	d	file:
FLD	sim/frv/model.c	56191;"	d	file:
FLD	sim/frv/model.c	561;"	d	file:
FLD	sim/frv/model.c	56201;"	d	file:
FLD	sim/frv/model.c	56207;"	d	file:
FLD	sim/frv/model.c	56217;"	d	file:
FLD	sim/frv/model.c	56223;"	d	file:
FLD	sim/frv/model.c	56233;"	d	file:
FLD	sim/frv/model.c	56239;"	d	file:
FLD	sim/frv/model.c	5623;"	d	file:
FLD	sim/frv/model.c	56249;"	d	file:
FLD	sim/frv/model.c	56255;"	d	file:
FLD	sim/frv/model.c	56265;"	d	file:
FLD	sim/frv/model.c	56271;"	d	file:
FLD	sim/frv/model.c	56281;"	d	file:
FLD	sim/frv/model.c	56287;"	d	file:
FLD	sim/frv/model.c	56297;"	d	file:
FLD	sim/frv/model.c	56303;"	d	file:
FLD	sim/frv/model.c	56313;"	d	file:
FLD	sim/frv/model.c	56319;"	d	file:
FLD	sim/frv/model.c	56329;"	d	file:
FLD	sim/frv/model.c	56335;"	d	file:
FLD	sim/frv/model.c	5633;"	d	file:
FLD	sim/frv/model.c	56345;"	d	file:
FLD	sim/frv/model.c	56351;"	d	file:
FLD	sim/frv/model.c	56361;"	d	file:
FLD	sim/frv/model.c	56367;"	d	file:
FLD	sim/frv/model.c	56377;"	d	file:
FLD	sim/frv/model.c	56383;"	d	file:
FLD	sim/frv/model.c	56393;"	d	file:
FLD	sim/frv/model.c	56399;"	d	file:
FLD	sim/frv/model.c	5639;"	d	file:
FLD	sim/frv/model.c	56409;"	d	file:
FLD	sim/frv/model.c	56415;"	d	file:
FLD	sim/frv/model.c	56425;"	d	file:
FLD	sim/frv/model.c	56431;"	d	file:
FLD	sim/frv/model.c	56441;"	d	file:
FLD	sim/frv/model.c	56447;"	d	file:
FLD	sim/frv/model.c	56457;"	d	file:
FLD	sim/frv/model.c	56463;"	d	file:
FLD	sim/frv/model.c	56473;"	d	file:
FLD	sim/frv/model.c	56479;"	d	file:
FLD	sim/frv/model.c	56489;"	d	file:
FLD	sim/frv/model.c	56495;"	d	file:
FLD	sim/frv/model.c	5649;"	d	file:
FLD	sim/frv/model.c	56505;"	d	file:
FLD	sim/frv/model.c	56511;"	d	file:
FLD	sim/frv/model.c	56521;"	d	file:
FLD	sim/frv/model.c	56527;"	d	file:
FLD	sim/frv/model.c	56537;"	d	file:
FLD	sim/frv/model.c	56543;"	d	file:
FLD	sim/frv/model.c	56553;"	d	file:
FLD	sim/frv/model.c	56559;"	d	file:
FLD	sim/frv/model.c	5655;"	d	file:
FLD	sim/frv/model.c	56569;"	d	file:
FLD	sim/frv/model.c	56575;"	d	file:
FLD	sim/frv/model.c	56585;"	d	file:
FLD	sim/frv/model.c	56591;"	d	file:
FLD	sim/frv/model.c	56601;"	d	file:
FLD	sim/frv/model.c	56607;"	d	file:
FLD	sim/frv/model.c	56617;"	d	file:
FLD	sim/frv/model.c	56623;"	d	file:
FLD	sim/frv/model.c	56633;"	d	file:
FLD	sim/frv/model.c	56639;"	d	file:
FLD	sim/frv/model.c	56649;"	d	file:
FLD	sim/frv/model.c	56655;"	d	file:
FLD	sim/frv/model.c	5665;"	d	file:
FLD	sim/frv/model.c	56665;"	d	file:
FLD	sim/frv/model.c	56671;"	d	file:
FLD	sim/frv/model.c	56681;"	d	file:
FLD	sim/frv/model.c	56687;"	d	file:
FLD	sim/frv/model.c	56697;"	d	file:
FLD	sim/frv/model.c	56703;"	d	file:
FLD	sim/frv/model.c	56713;"	d	file:
FLD	sim/frv/model.c	56719;"	d	file:
FLD	sim/frv/model.c	5671;"	d	file:
FLD	sim/frv/model.c	56729;"	d	file:
FLD	sim/frv/model.c	56735;"	d	file:
FLD	sim/frv/model.c	56745;"	d	file:
FLD	sim/frv/model.c	56751;"	d	file:
FLD	sim/frv/model.c	56761;"	d	file:
FLD	sim/frv/model.c	56767;"	d	file:
FLD	sim/frv/model.c	56777;"	d	file:
FLD	sim/frv/model.c	56783;"	d	file:
FLD	sim/frv/model.c	56793;"	d	file:
FLD	sim/frv/model.c	56799;"	d	file:
FLD	sim/frv/model.c	567;"	d	file:
FLD	sim/frv/model.c	56809;"	d	file:
FLD	sim/frv/model.c	56815;"	d	file:
FLD	sim/frv/model.c	5681;"	d	file:
FLD	sim/frv/model.c	56825;"	d	file:
FLD	sim/frv/model.c	56831;"	d	file:
FLD	sim/frv/model.c	56841;"	d	file:
FLD	sim/frv/model.c	56847;"	d	file:
FLD	sim/frv/model.c	56857;"	d	file:
FLD	sim/frv/model.c	56863;"	d	file:
FLD	sim/frv/model.c	56873;"	d	file:
FLD	sim/frv/model.c	56879;"	d	file:
FLD	sim/frv/model.c	5687;"	d	file:
FLD	sim/frv/model.c	56889;"	d	file:
FLD	sim/frv/model.c	56895;"	d	file:
FLD	sim/frv/model.c	56905;"	d	file:
FLD	sim/frv/model.c	56911;"	d	file:
FLD	sim/frv/model.c	56921;"	d	file:
FLD	sim/frv/model.c	56927;"	d	file:
FLD	sim/frv/model.c	56937;"	d	file:
FLD	sim/frv/model.c	56943;"	d	file:
FLD	sim/frv/model.c	56953;"	d	file:
FLD	sim/frv/model.c	56959;"	d	file:
FLD	sim/frv/model.c	56969;"	d	file:
FLD	sim/frv/model.c	56975;"	d	file:
FLD	sim/frv/model.c	5697;"	d	file:
FLD	sim/frv/model.c	56985;"	d	file:
FLD	sim/frv/model.c	56991;"	d	file:
FLD	sim/frv/model.c	57001;"	d	file:
FLD	sim/frv/model.c	57007;"	d	file:
FLD	sim/frv/model.c	57017;"	d	file:
FLD	sim/frv/model.c	57023;"	d	file:
FLD	sim/frv/model.c	57033;"	d	file:
FLD	sim/frv/model.c	57039;"	d	file:
FLD	sim/frv/model.c	5703;"	d	file:
FLD	sim/frv/model.c	57049;"	d	file:
FLD	sim/frv/model.c	57055;"	d	file:
FLD	sim/frv/model.c	57065;"	d	file:
FLD	sim/frv/model.c	57071;"	d	file:
FLD	sim/frv/model.c	57081;"	d	file:
FLD	sim/frv/model.c	57087;"	d	file:
FLD	sim/frv/model.c	57097;"	d	file:
FLD	sim/frv/model.c	57103;"	d	file:
FLD	sim/frv/model.c	57113;"	d	file:
FLD	sim/frv/model.c	57119;"	d	file:
FLD	sim/frv/model.c	57129;"	d	file:
FLD	sim/frv/model.c	57135;"	d	file:
FLD	sim/frv/model.c	5713;"	d	file:
FLD	sim/frv/model.c	57145;"	d	file:
FLD	sim/frv/model.c	57151;"	d	file:
FLD	sim/frv/model.c	57161;"	d	file:
FLD	sim/frv/model.c	57167;"	d	file:
FLD	sim/frv/model.c	57177;"	d	file:
FLD	sim/frv/model.c	57183;"	d	file:
FLD	sim/frv/model.c	57193;"	d	file:
FLD	sim/frv/model.c	57199;"	d	file:
FLD	sim/frv/model.c	5719;"	d	file:
FLD	sim/frv/model.c	57209;"	d	file:
FLD	sim/frv/model.c	57215;"	d	file:
FLD	sim/frv/model.c	57225;"	d	file:
FLD	sim/frv/model.c	57231;"	d	file:
FLD	sim/frv/model.c	57241;"	d	file:
FLD	sim/frv/model.c	57247;"	d	file:
FLD	sim/frv/model.c	57257;"	d	file:
FLD	sim/frv/model.c	57263;"	d	file:
FLD	sim/frv/model.c	57273;"	d	file:
FLD	sim/frv/model.c	57279;"	d	file:
FLD	sim/frv/model.c	57289;"	d	file:
FLD	sim/frv/model.c	57295;"	d	file:
FLD	sim/frv/model.c	5729;"	d	file:
FLD	sim/frv/model.c	57305;"	d	file:
FLD	sim/frv/model.c	57311;"	d	file:
FLD	sim/frv/model.c	57321;"	d	file:
FLD	sim/frv/model.c	57327;"	d	file:
FLD	sim/frv/model.c	57337;"	d	file:
FLD	sim/frv/model.c	57343;"	d	file:
FLD	sim/frv/model.c	57353;"	d	file:
FLD	sim/frv/model.c	57359;"	d	file:
FLD	sim/frv/model.c	5735;"	d	file:
FLD	sim/frv/model.c	57369;"	d	file:
FLD	sim/frv/model.c	57375;"	d	file:
FLD	sim/frv/model.c	57385;"	d	file:
FLD	sim/frv/model.c	57391;"	d	file:
FLD	sim/frv/model.c	57401;"	d	file:
FLD	sim/frv/model.c	57407;"	d	file:
FLD	sim/frv/model.c	57417;"	d	file:
FLD	sim/frv/model.c	57423;"	d	file:
FLD	sim/frv/model.c	57433;"	d	file:
FLD	sim/frv/model.c	57439;"	d	file:
FLD	sim/frv/model.c	57449;"	d	file:
FLD	sim/frv/model.c	57455;"	d	file:
FLD	sim/frv/model.c	5745;"	d	file:
FLD	sim/frv/model.c	57465;"	d	file:
FLD	sim/frv/model.c	57471;"	d	file:
FLD	sim/frv/model.c	57481;"	d	file:
FLD	sim/frv/model.c	57487;"	d	file:
FLD	sim/frv/model.c	57497;"	d	file:
FLD	sim/frv/model.c	57503;"	d	file:
FLD	sim/frv/model.c	57513;"	d	file:
FLD	sim/frv/model.c	57519;"	d	file:
FLD	sim/frv/model.c	5751;"	d	file:
FLD	sim/frv/model.c	57529;"	d	file:
FLD	sim/frv/model.c	57535;"	d	file:
FLD	sim/frv/model.c	57545;"	d	file:
FLD	sim/frv/model.c	57551;"	d	file:
FLD	sim/frv/model.c	57561;"	d	file:
FLD	sim/frv/model.c	57567;"	d	file:
FLD	sim/frv/model.c	57577;"	d	file:
FLD	sim/frv/model.c	57583;"	d	file:
FLD	sim/frv/model.c	57593;"	d	file:
FLD	sim/frv/model.c	57599;"	d	file:
FLD	sim/frv/model.c	57609;"	d	file:
FLD	sim/frv/model.c	57615;"	d	file:
FLD	sim/frv/model.c	5761;"	d	file:
FLD	sim/frv/model.c	57625;"	d	file:
FLD	sim/frv/model.c	57631;"	d	file:
FLD	sim/frv/model.c	57641;"	d	file:
FLD	sim/frv/model.c	57647;"	d	file:
FLD	sim/frv/model.c	57657;"	d	file:
FLD	sim/frv/model.c	57663;"	d	file:
FLD	sim/frv/model.c	57673;"	d	file:
FLD	sim/frv/model.c	57679;"	d	file:
FLD	sim/frv/model.c	5767;"	d	file:
FLD	sim/frv/model.c	57689;"	d	file:
FLD	sim/frv/model.c	57695;"	d	file:
FLD	sim/frv/model.c	57705;"	d	file:
FLD	sim/frv/model.c	57711;"	d	file:
FLD	sim/frv/model.c	57721;"	d	file:
FLD	sim/frv/model.c	57727;"	d	file:
FLD	sim/frv/model.c	57737;"	d	file:
FLD	sim/frv/model.c	57743;"	d	file:
FLD	sim/frv/model.c	57753;"	d	file:
FLD	sim/frv/model.c	57759;"	d	file:
FLD	sim/frv/model.c	57769;"	d	file:
FLD	sim/frv/model.c	57775;"	d	file:
FLD	sim/frv/model.c	5777;"	d	file:
FLD	sim/frv/model.c	57785;"	d	file:
FLD	sim/frv/model.c	57791;"	d	file:
FLD	sim/frv/model.c	577;"	d	file:
FLD	sim/frv/model.c	57801;"	d	file:
FLD	sim/frv/model.c	57807;"	d	file:
FLD	sim/frv/model.c	57817;"	d	file:
FLD	sim/frv/model.c	57823;"	d	file:
FLD	sim/frv/model.c	57833;"	d	file:
FLD	sim/frv/model.c	57839;"	d	file:
FLD	sim/frv/model.c	5783;"	d	file:
FLD	sim/frv/model.c	57849;"	d	file:
FLD	sim/frv/model.c	57855;"	d	file:
FLD	sim/frv/model.c	57865;"	d	file:
FLD	sim/frv/model.c	57871;"	d	file:
FLD	sim/frv/model.c	57881;"	d	file:
FLD	sim/frv/model.c	57887;"	d	file:
FLD	sim/frv/model.c	57897;"	d	file:
FLD	sim/frv/model.c	57903;"	d	file:
FLD	sim/frv/model.c	57913;"	d	file:
FLD	sim/frv/model.c	57919;"	d	file:
FLD	sim/frv/model.c	57929;"	d	file:
FLD	sim/frv/model.c	57935;"	d	file:
FLD	sim/frv/model.c	5793;"	d	file:
FLD	sim/frv/model.c	57945;"	d	file:
FLD	sim/frv/model.c	57951;"	d	file:
FLD	sim/frv/model.c	57961;"	d	file:
FLD	sim/frv/model.c	57967;"	d	file:
FLD	sim/frv/model.c	57977;"	d	file:
FLD	sim/frv/model.c	57983;"	d	file:
FLD	sim/frv/model.c	57993;"	d	file:
FLD	sim/frv/model.c	57999;"	d	file:
FLD	sim/frv/model.c	5799;"	d	file:
FLD	sim/frv/model.c	58009;"	d	file:
FLD	sim/frv/model.c	58015;"	d	file:
FLD	sim/frv/model.c	58025;"	d	file:
FLD	sim/frv/model.c	58031;"	d	file:
FLD	sim/frv/model.c	58041;"	d	file:
FLD	sim/frv/model.c	58047;"	d	file:
FLD	sim/frv/model.c	58057;"	d	file:
FLD	sim/frv/model.c	58063;"	d	file:
FLD	sim/frv/model.c	58083;"	d	file:
FLD	sim/frv/model.c	58089;"	d	file:
FLD	sim/frv/model.c	5809;"	d	file:
FLD	sim/frv/model.c	58109;"	d	file:
FLD	sim/frv/model.c	58115;"	d	file:
FLD	sim/frv/model.c	58135;"	d	file:
FLD	sim/frv/model.c	58141;"	d	file:
FLD	sim/frv/model.c	5815;"	d	file:
FLD	sim/frv/model.c	58161;"	d	file:
FLD	sim/frv/model.c	58167;"	d	file:
FLD	sim/frv/model.c	58187;"	d	file:
FLD	sim/frv/model.c	58193;"	d	file:
FLD	sim/frv/model.c	58211;"	d	file:
FLD	sim/frv/model.c	58217;"	d	file:
FLD	sim/frv/model.c	58237;"	d	file:
FLD	sim/frv/model.c	58243;"	d	file:
FLD	sim/frv/model.c	58253;"	d	file:
FLD	sim/frv/model.c	58259;"	d	file:
FLD	sim/frv/model.c	5825;"	d	file:
FLD	sim/frv/model.c	58279;"	d	file:
FLD	sim/frv/model.c	58285;"	d	file:
FLD	sim/frv/model.c	58295;"	d	file:
FLD	sim/frv/model.c	58301;"	d	file:
FLD	sim/frv/model.c	5831;"	d	file:
FLD	sim/frv/model.c	58321;"	d	file:
FLD	sim/frv/model.c	58327;"	d	file:
FLD	sim/frv/model.c	58347;"	d	file:
FLD	sim/frv/model.c	58353;"	d	file:
FLD	sim/frv/model.c	58371;"	d	file:
FLD	sim/frv/model.c	58377;"	d	file:
FLD	sim/frv/model.c	58395;"	d	file:
FLD	sim/frv/model.c	583;"	d	file:
FLD	sim/frv/model.c	58401;"	d	file:
FLD	sim/frv/model.c	58419;"	d	file:
FLD	sim/frv/model.c	5841;"	d	file:
FLD	sim/frv/model.c	58425;"	d	file:
FLD	sim/frv/model.c	58445;"	d	file:
FLD	sim/frv/model.c	58451;"	d	file:
FLD	sim/frv/model.c	58471;"	d	file:
FLD	sim/frv/model.c	58477;"	d	file:
FLD	sim/frv/model.c	5847;"	d	file:
FLD	sim/frv/model.c	58497;"	d	file:
FLD	sim/frv/model.c	58503;"	d	file:
FLD	sim/frv/model.c	58513;"	d	file:
FLD	sim/frv/model.c	58519;"	d	file:
FLD	sim/frv/model.c	58529;"	d	file:
FLD	sim/frv/model.c	58535;"	d	file:
FLD	sim/frv/model.c	58555;"	d	file:
FLD	sim/frv/model.c	58561;"	d	file:
FLD	sim/frv/model.c	5857;"	d	file:
FLD	sim/frv/model.c	58581;"	d	file:
FLD	sim/frv/model.c	58587;"	d	file:
FLD	sim/frv/model.c	58607;"	d	file:
FLD	sim/frv/model.c	58613;"	d	file:
FLD	sim/frv/model.c	58633;"	d	file:
FLD	sim/frv/model.c	58639;"	d	file:
FLD	sim/frv/model.c	5863;"	d	file:
FLD	sim/frv/model.c	58659;"	d	file:
FLD	sim/frv/model.c	58665;"	d	file:
FLD	sim/frv/model.c	58685;"	d	file:
FLD	sim/frv/model.c	58691;"	d	file:
FLD	sim/frv/model.c	58709;"	d	file:
FLD	sim/frv/model.c	58715;"	d	file:
FLD	sim/frv/model.c	58735;"	d	file:
FLD	sim/frv/model.c	5873;"	d	file:
FLD	sim/frv/model.c	58741;"	d	file:
FLD	sim/frv/model.c	58761;"	d	file:
FLD	sim/frv/model.c	58767;"	d	file:
FLD	sim/frv/model.c	58787;"	d	file:
FLD	sim/frv/model.c	58793;"	d	file:
FLD	sim/frv/model.c	5879;"	d	file:
FLD	sim/frv/model.c	58813;"	d	file:
FLD	sim/frv/model.c	58819;"	d	file:
FLD	sim/frv/model.c	58839;"	d	file:
FLD	sim/frv/model.c	58845;"	d	file:
FLD	sim/frv/model.c	58865;"	d	file:
FLD	sim/frv/model.c	58871;"	d	file:
FLD	sim/frv/model.c	58891;"	d	file:
FLD	sim/frv/model.c	58897;"	d	file:
FLD	sim/frv/model.c	5889;"	d	file:
FLD	sim/frv/model.c	58919;"	d	file:
FLD	sim/frv/model.c	58925;"	d	file:
FLD	sim/frv/model.c	58947;"	d	file:
FLD	sim/frv/model.c	58953;"	d	file:
FLD	sim/frv/model.c	5895;"	d	file:
FLD	sim/frv/model.c	58975;"	d	file:
FLD	sim/frv/model.c	58981;"	d	file:
FLD	sim/frv/model.c	59003;"	d	file:
FLD	sim/frv/model.c	59009;"	d	file:
FLD	sim/frv/model.c	59031;"	d	file:
FLD	sim/frv/model.c	59037;"	d	file:
FLD	sim/frv/model.c	59059;"	d	file:
FLD	sim/frv/model.c	5905;"	d	file:
FLD	sim/frv/model.c	59065;"	d	file:
FLD	sim/frv/model.c	59087;"	d	file:
FLD	sim/frv/model.c	59093;"	d	file:
FLD	sim/frv/model.c	59115;"	d	file:
FLD	sim/frv/model.c	5911;"	d	file:
FLD	sim/frv/model.c	59121;"	d	file:
FLD	sim/frv/model.c	59143;"	d	file:
FLD	sim/frv/model.c	59149;"	d	file:
FLD	sim/frv/model.c	59171;"	d	file:
FLD	sim/frv/model.c	59177;"	d	file:
FLD	sim/frv/model.c	59197;"	d	file:
FLD	sim/frv/model.c	59203;"	d	file:
FLD	sim/frv/model.c	5921;"	d	file:
FLD	sim/frv/model.c	59223;"	d	file:
FLD	sim/frv/model.c	59229;"	d	file:
FLD	sim/frv/model.c	59249;"	d	file:
FLD	sim/frv/model.c	59255;"	d	file:
FLD	sim/frv/model.c	59275;"	d	file:
FLD	sim/frv/model.c	5927;"	d	file:
FLD	sim/frv/model.c	59281;"	d	file:
FLD	sim/frv/model.c	59301;"	d	file:
FLD	sim/frv/model.c	59307;"	d	file:
FLD	sim/frv/model.c	59327;"	d	file:
FLD	sim/frv/model.c	59333;"	d	file:
FLD	sim/frv/model.c	59353;"	d	file:
FLD	sim/frv/model.c	59359;"	d	file:
FLD	sim/frv/model.c	59379;"	d	file:
FLD	sim/frv/model.c	5937;"	d	file:
FLD	sim/frv/model.c	59385;"	d	file:
FLD	sim/frv/model.c	593;"	d	file:
FLD	sim/frv/model.c	59405;"	d	file:
FLD	sim/frv/model.c	59411;"	d	file:
FLD	sim/frv/model.c	59431;"	d	file:
FLD	sim/frv/model.c	59437;"	d	file:
FLD	sim/frv/model.c	5943;"	d	file:
FLD	sim/frv/model.c	59457;"	d	file:
FLD	sim/frv/model.c	59463;"	d	file:
FLD	sim/frv/model.c	59485;"	d	file:
FLD	sim/frv/model.c	59491;"	d	file:
FLD	sim/frv/model.c	59513;"	d	file:
FLD	sim/frv/model.c	59519;"	d	file:
FLD	sim/frv/model.c	59539;"	d	file:
FLD	sim/frv/model.c	5953;"	d	file:
FLD	sim/frv/model.c	59545;"	d	file:
FLD	sim/frv/model.c	59565;"	d	file:
FLD	sim/frv/model.c	59571;"	d	file:
FLD	sim/frv/model.c	59589;"	d	file:
FLD	sim/frv/model.c	59595;"	d	file:
FLD	sim/frv/model.c	5959;"	d	file:
FLD	sim/frv/model.c	59613;"	d	file:
FLD	sim/frv/model.c	59619;"	d	file:
FLD	sim/frv/model.c	59637;"	d	file:
FLD	sim/frv/model.c	59643;"	d	file:
FLD	sim/frv/model.c	59661;"	d	file:
FLD	sim/frv/model.c	59667;"	d	file:
FLD	sim/frv/model.c	59685;"	d	file:
FLD	sim/frv/model.c	59691;"	d	file:
FLD	sim/frv/model.c	5969;"	d	file:
FLD	sim/frv/model.c	59709;"	d	file:
FLD	sim/frv/model.c	59715;"	d	file:
FLD	sim/frv/model.c	59725;"	d	file:
FLD	sim/frv/model.c	59731;"	d	file:
FLD	sim/frv/model.c	59749;"	d	file:
FLD	sim/frv/model.c	59755;"	d	file:
FLD	sim/frv/model.c	5975;"	d	file:
FLD	sim/frv/model.c	59765;"	d	file:
FLD	sim/frv/model.c	59771;"	d	file:
FLD	sim/frv/model.c	59789;"	d	file:
FLD	sim/frv/model.c	59795;"	d	file:
FLD	sim/frv/model.c	59813;"	d	file:
FLD	sim/frv/model.c	59819;"	d	file:
FLD	sim/frv/model.c	59837;"	d	file:
FLD	sim/frv/model.c	59843;"	d	file:
FLD	sim/frv/model.c	5985;"	d	file:
FLD	sim/frv/model.c	59861;"	d	file:
FLD	sim/frv/model.c	59867;"	d	file:
FLD	sim/frv/model.c	59885;"	d	file:
FLD	sim/frv/model.c	59891;"	d	file:
FLD	sim/frv/model.c	59909;"	d	file:
FLD	sim/frv/model.c	59915;"	d	file:
FLD	sim/frv/model.c	5991;"	d	file:
FLD	sim/frv/model.c	59935;"	d	file:
FLD	sim/frv/model.c	59941;"	d	file:
FLD	sim/frv/model.c	59961;"	d	file:
FLD	sim/frv/model.c	59967;"	d	file:
FLD	sim/frv/model.c	59987;"	d	file:
FLD	sim/frv/model.c	59993;"	d	file:
FLD	sim/frv/model.c	599;"	d	file:
FLD	sim/frv/model.c	60013;"	d	file:
FLD	sim/frv/model.c	60019;"	d	file:
FLD	sim/frv/model.c	6001;"	d	file:
FLD	sim/frv/model.c	60039;"	d	file:
FLD	sim/frv/model.c	60045;"	d	file:
FLD	sim/frv/model.c	60065;"	d	file:
FLD	sim/frv/model.c	60071;"	d	file:
FLD	sim/frv/model.c	6007;"	d	file:
FLD	sim/frv/model.c	60091;"	d	file:
FLD	sim/frv/model.c	60097;"	d	file:
FLD	sim/frv/model.c	60117;"	d	file:
FLD	sim/frv/model.c	60123;"	d	file:
FLD	sim/frv/model.c	60143;"	d	file:
FLD	sim/frv/model.c	60149;"	d	file:
FLD	sim/frv/model.c	60169;"	d	file:
FLD	sim/frv/model.c	60175;"	d	file:
FLD	sim/frv/model.c	6017;"	d	file:
FLD	sim/frv/model.c	60193;"	d	file:
FLD	sim/frv/model.c	60199;"	d	file:
FLD	sim/frv/model.c	60217;"	d	file:
FLD	sim/frv/model.c	60223;"	d	file:
FLD	sim/frv/model.c	6023;"	d	file:
FLD	sim/frv/model.c	60243;"	d	file:
FLD	sim/frv/model.c	60249;"	d	file:
FLD	sim/frv/model.c	60269;"	d	file:
FLD	sim/frv/model.c	60275;"	d	file:
FLD	sim/frv/model.c	60295;"	d	file:
FLD	sim/frv/model.c	60301;"	d	file:
FLD	sim/frv/model.c	60321;"	d	file:
FLD	sim/frv/model.c	60327;"	d	file:
FLD	sim/frv/model.c	6033;"	d	file:
FLD	sim/frv/model.c	60341;"	d	file:
FLD	sim/frv/model.c	60347;"	d	file:
FLD	sim/frv/model.c	60361;"	d	file:
FLD	sim/frv/model.c	60367;"	d	file:
FLD	sim/frv/model.c	60383;"	d	file:
FLD	sim/frv/model.c	60389;"	d	file:
FLD	sim/frv/model.c	6039;"	d	file:
FLD	sim/frv/model.c	60409;"	d	file:
FLD	sim/frv/model.c	60415;"	d	file:
FLD	sim/frv/model.c	60435;"	d	file:
FLD	sim/frv/model.c	60441;"	d	file:
FLD	sim/frv/model.c	60461;"	d	file:
FLD	sim/frv/model.c	60467;"	d	file:
FLD	sim/frv/model.c	60487;"	d	file:
FLD	sim/frv/model.c	60493;"	d	file:
FLD	sim/frv/model.c	6049;"	d	file:
FLD	sim/frv/model.c	60513;"	d	file:
FLD	sim/frv/model.c	60519;"	d	file:
FLD	sim/frv/model.c	60539;"	d	file:
FLD	sim/frv/model.c	60545;"	d	file:
FLD	sim/frv/model.c	6055;"	d	file:
FLD	sim/frv/model.c	60565;"	d	file:
FLD	sim/frv/model.c	60571;"	d	file:
FLD	sim/frv/model.c	60591;"	d	file:
FLD	sim/frv/model.c	60597;"	d	file:
FLD	sim/frv/model.c	60607;"	d	file:
FLD	sim/frv/model.c	60613;"	d	file:
FLD	sim/frv/model.c	60623;"	d	file:
FLD	sim/frv/model.c	60629;"	d	file:
FLD	sim/frv/model.c	60639;"	d	file:
FLD	sim/frv/model.c	60645;"	d	file:
FLD	sim/frv/model.c	60655;"	d	file:
FLD	sim/frv/model.c	6065;"	d	file:
FLD	sim/frv/model.c	60661;"	d	file:
FLD	sim/frv/model.c	60671;"	d	file:
FLD	sim/frv/model.c	60677;"	d	file:
FLD	sim/frv/model.c	60687;"	d	file:
FLD	sim/frv/model.c	60693;"	d	file:
FLD	sim/frv/model.c	60703;"	d	file:
FLD	sim/frv/model.c	60709;"	d	file:
FLD	sim/frv/model.c	60719;"	d	file:
FLD	sim/frv/model.c	6071;"	d	file:
FLD	sim/frv/model.c	60725;"	d	file:
FLD	sim/frv/model.c	60735;"	d	file:
FLD	sim/frv/model.c	60741;"	d	file:
FLD	sim/frv/model.c	60761;"	d	file:
FLD	sim/frv/model.c	60767;"	d	file:
FLD	sim/frv/model.c	60787;"	d	file:
FLD	sim/frv/model.c	60793;"	d	file:
FLD	sim/frv/model.c	60803;"	d	file:
FLD	sim/frv/model.c	60809;"	d	file:
FLD	sim/frv/model.c	60819;"	d	file:
FLD	sim/frv/model.c	6081;"	d	file:
FLD	sim/frv/model.c	60825;"	d	file:
FLD	sim/frv/model.c	60835;"	d	file:
FLD	sim/frv/model.c	60841;"	d	file:
FLD	sim/frv/model.c	60851;"	d	file:
FLD	sim/frv/model.c	60857;"	d	file:
FLD	sim/frv/model.c	60867;"	d	file:
FLD	sim/frv/model.c	60873;"	d	file:
FLD	sim/frv/model.c	6087;"	d	file:
FLD	sim/frv/model.c	60883;"	d	file:
FLD	sim/frv/model.c	60889;"	d	file:
FLD	sim/frv/model.c	60899;"	d	file:
FLD	sim/frv/model.c	60905;"	d	file:
FLD	sim/frv/model.c	60915;"	d	file:
FLD	sim/frv/model.c	60921;"	d	file:
FLD	sim/frv/model.c	60941;"	d	file:
FLD	sim/frv/model.c	60947;"	d	file:
FLD	sim/frv/model.c	60967;"	d	file:
FLD	sim/frv/model.c	60973;"	d	file:
FLD	sim/frv/model.c	6097;"	d	file:
FLD	sim/frv/model.c	60993;"	d	file:
FLD	sim/frv/model.c	60999;"	d	file:
FLD	sim/frv/model.c	609;"	d	file:
FLD	sim/frv/model.c	61019;"	d	file:
FLD	sim/frv/model.c	61025;"	d	file:
FLD	sim/frv/model.c	6103;"	d	file:
FLD	sim/frv/model.c	61045;"	d	file:
FLD	sim/frv/model.c	61051;"	d	file:
FLD	sim/frv/model.c	61061;"	d	file:
FLD	sim/frv/model.c	61067;"	d	file:
FLD	sim/frv/model.c	61077;"	d	file:
FLD	sim/frv/model.c	61083;"	d	file:
FLD	sim/frv/model.c	61093;"	d	file:
FLD	sim/frv/model.c	61099;"	d	file:
FLD	sim/frv/model.c	61109;"	d	file:
FLD	sim/frv/model.c	61115;"	d	file:
FLD	sim/frv/model.c	61125;"	d	file:
FLD	sim/frv/model.c	61131;"	d	file:
FLD	sim/frv/model.c	6113;"	d	file:
FLD	sim/frv/model.c	61151;"	d	file:
FLD	sim/frv/model.c	61157;"	d	file:
FLD	sim/frv/model.c	61177;"	d	file:
FLD	sim/frv/model.c	61183;"	d	file:
FLD	sim/frv/model.c	6119;"	d	file:
FLD	sim/frv/model.c	61203;"	d	file:
FLD	sim/frv/model.c	61209;"	d	file:
FLD	sim/frv/model.c	61219;"	d	file:
FLD	sim/frv/model.c	61225;"	d	file:
FLD	sim/frv/model.c	61235;"	d	file:
FLD	sim/frv/model.c	61241;"	d	file:
FLD	sim/frv/model.c	61251;"	d	file:
FLD	sim/frv/model.c	61257;"	d	file:
FLD	sim/frv/model.c	61267;"	d	file:
FLD	sim/frv/model.c	61273;"	d	file:
FLD	sim/frv/model.c	61293;"	d	file:
FLD	sim/frv/model.c	61299;"	d	file:
FLD	sim/frv/model.c	6129;"	d	file:
FLD	sim/frv/model.c	61309;"	d	file:
FLD	sim/frv/model.c	61315;"	d	file:
FLD	sim/frv/model.c	61335;"	d	file:
FLD	sim/frv/model.c	61341;"	d	file:
FLD	sim/frv/model.c	61351;"	d	file:
FLD	sim/frv/model.c	61357;"	d	file:
FLD	sim/frv/model.c	6135;"	d	file:
FLD	sim/frv/model.c	61367;"	d	file:
FLD	sim/frv/model.c	61373;"	d	file:
FLD	sim/frv/model.c	61383;"	d	file:
FLD	sim/frv/model.c	61389;"	d	file:
FLD	sim/frv/model.c	61399;"	d	file:
FLD	sim/frv/model.c	61405;"	d	file:
FLD	sim/frv/model.c	61415;"	d	file:
FLD	sim/frv/model.c	61421;"	d	file:
FLD	sim/frv/model.c	61431;"	d	file:
FLD	sim/frv/model.c	61437;"	d	file:
FLD	sim/frv/model.c	61447;"	d	file:
FLD	sim/frv/model.c	61453;"	d	file:
FLD	sim/frv/model.c	6145;"	d	file:
FLD	sim/frv/model.c	61471;"	d	file:
FLD	sim/frv/model.c	61477;"	d	file:
FLD	sim/frv/model.c	61495;"	d	file:
FLD	sim/frv/model.c	61501;"	d	file:
FLD	sim/frv/model.c	61519;"	d	file:
FLD	sim/frv/model.c	6151;"	d	file:
FLD	sim/frv/model.c	61525;"	d	file:
FLD	sim/frv/model.c	61543;"	d	file:
FLD	sim/frv/model.c	61549;"	d	file:
FLD	sim/frv/model.c	61567;"	d	file:
FLD	sim/frv/model.c	61573;"	d	file:
FLD	sim/frv/model.c	61591;"	d	file:
FLD	sim/frv/model.c	61597;"	d	file:
FLD	sim/frv/model.c	615;"	d	file:
FLD	sim/frv/model.c	61615;"	d	file:
FLD	sim/frv/model.c	6161;"	d	file:
FLD	sim/frv/model.c	61621;"	d	file:
FLD	sim/frv/model.c	61639;"	d	file:
FLD	sim/frv/model.c	61645;"	d	file:
FLD	sim/frv/model.c	61655;"	d	file:
FLD	sim/frv/model.c	61661;"	d	file:
FLD	sim/frv/model.c	61671;"	d	file:
FLD	sim/frv/model.c	61677;"	d	file:
FLD	sim/frv/model.c	6167;"	d	file:
FLD	sim/frv/model.c	61687;"	d	file:
FLD	sim/frv/model.c	61693;"	d	file:
FLD	sim/frv/model.c	61703;"	d	file:
FLD	sim/frv/model.c	61709;"	d	file:
FLD	sim/frv/model.c	61719;"	d	file:
FLD	sim/frv/model.c	61725;"	d	file:
FLD	sim/frv/model.c	61735;"	d	file:
FLD	sim/frv/model.c	61741;"	d	file:
FLD	sim/frv/model.c	61751;"	d	file:
FLD	sim/frv/model.c	61757;"	d	file:
FLD	sim/frv/model.c	61767;"	d	file:
FLD	sim/frv/model.c	61773;"	d	file:
FLD	sim/frv/model.c	6177;"	d	file:
FLD	sim/frv/model.c	61791;"	d	file:
FLD	sim/frv/model.c	61797;"	d	file:
FLD	sim/frv/model.c	61815;"	d	file:
FLD	sim/frv/model.c	61821;"	d	file:
FLD	sim/frv/model.c	61831;"	d	file:
FLD	sim/frv/model.c	61837;"	d	file:
FLD	sim/frv/model.c	6183;"	d	file:
FLD	sim/frv/model.c	61847;"	d	file:
FLD	sim/frv/model.c	61853;"	d	file:
FLD	sim/frv/model.c	61863;"	d	file:
FLD	sim/frv/model.c	61869;"	d	file:
FLD	sim/frv/model.c	61879;"	d	file:
FLD	sim/frv/model.c	61885;"	d	file:
FLD	sim/frv/model.c	61895;"	d	file:
FLD	sim/frv/model.c	61901;"	d	file:
FLD	sim/frv/model.c	61921;"	d	file:
FLD	sim/frv/model.c	61927;"	d	file:
FLD	sim/frv/model.c	6193;"	d	file:
FLD	sim/frv/model.c	61947;"	d	file:
FLD	sim/frv/model.c	61953;"	d	file:
FLD	sim/frv/model.c	61973;"	d	file:
FLD	sim/frv/model.c	61979;"	d	file:
FLD	sim/frv/model.c	61999;"	d	file:
FLD	sim/frv/model.c	6199;"	d	file:
FLD	sim/frv/model.c	62005;"	d	file:
FLD	sim/frv/model.c	62025;"	d	file:
FLD	sim/frv/model.c	62031;"	d	file:
FLD	sim/frv/model.c	62051;"	d	file:
FLD	sim/frv/model.c	62057;"	d	file:
FLD	sim/frv/model.c	62067;"	d	file:
FLD	sim/frv/model.c	62073;"	d	file:
FLD	sim/frv/model.c	62093;"	d	file:
FLD	sim/frv/model.c	62099;"	d	file:
FLD	sim/frv/model.c	6209;"	d	file:
FLD	sim/frv/model.c	62119;"	d	file:
FLD	sim/frv/model.c	62125;"	d	file:
FLD	sim/frv/model.c	62135;"	d	file:
FLD	sim/frv/model.c	62141;"	d	file:
FLD	sim/frv/model.c	62151;"	d	file:
FLD	sim/frv/model.c	62157;"	d	file:
FLD	sim/frv/model.c	6215;"	d	file:
FLD	sim/frv/model.c	62167;"	d	file:
FLD	sim/frv/model.c	62173;"	d	file:
FLD	sim/frv/model.c	62183;"	d	file:
FLD	sim/frv/model.c	62189;"	d	file:
FLD	sim/frv/model.c	62209;"	d	file:
FLD	sim/frv/model.c	62215;"	d	file:
FLD	sim/frv/model.c	62235;"	d	file:
FLD	sim/frv/model.c	62241;"	d	file:
FLD	sim/frv/model.c	6225;"	d	file:
FLD	sim/frv/model.c	62261;"	d	file:
FLD	sim/frv/model.c	62267;"	d	file:
FLD	sim/frv/model.c	62287;"	d	file:
FLD	sim/frv/model.c	62293;"	d	file:
FLD	sim/frv/model.c	62313;"	d	file:
FLD	sim/frv/model.c	62319;"	d	file:
FLD	sim/frv/model.c	6231;"	d	file:
FLD	sim/frv/model.c	62339;"	d	file:
FLD	sim/frv/model.c	62345;"	d	file:
FLD	sim/frv/model.c	62355;"	d	file:
FLD	sim/frv/model.c	62361;"	d	file:
FLD	sim/frv/model.c	62381;"	d	file:
FLD	sim/frv/model.c	62387;"	d	file:
FLD	sim/frv/model.c	62407;"	d	file:
FLD	sim/frv/model.c	62413;"	d	file:
FLD	sim/frv/model.c	6241;"	d	file:
FLD	sim/frv/model.c	62423;"	d	file:
FLD	sim/frv/model.c	62429;"	d	file:
FLD	sim/frv/model.c	62439;"	d	file:
FLD	sim/frv/model.c	62445;"	d	file:
FLD	sim/frv/model.c	62455;"	d	file:
FLD	sim/frv/model.c	62461;"	d	file:
FLD	sim/frv/model.c	62471;"	d	file:
FLD	sim/frv/model.c	62477;"	d	file:
FLD	sim/frv/model.c	6247;"	d	file:
FLD	sim/frv/model.c	62497;"	d	file:
FLD	sim/frv/model.c	62503;"	d	file:
FLD	sim/frv/model.c	62523;"	d	file:
FLD	sim/frv/model.c	62529;"	d	file:
FLD	sim/frv/model.c	62549;"	d	file:
FLD	sim/frv/model.c	62555;"	d	file:
FLD	sim/frv/model.c	62575;"	d	file:
FLD	sim/frv/model.c	6257;"	d	file:
FLD	sim/frv/model.c	62581;"	d	file:
FLD	sim/frv/model.c	625;"	d	file:
FLD	sim/frv/model.c	62601;"	d	file:
FLD	sim/frv/model.c	62607;"	d	file:
FLD	sim/frv/model.c	62627;"	d	file:
FLD	sim/frv/model.c	62633;"	d	file:
FLD	sim/frv/model.c	6263;"	d	file:
FLD	sim/frv/model.c	62653;"	d	file:
FLD	sim/frv/model.c	62659;"	d	file:
FLD	sim/frv/model.c	62679;"	d	file:
FLD	sim/frv/model.c	62685;"	d	file:
FLD	sim/frv/model.c	62705;"	d	file:
FLD	sim/frv/model.c	62711;"	d	file:
FLD	sim/frv/model.c	62729;"	d	file:
FLD	sim/frv/model.c	62735;"	d	file:
FLD	sim/frv/model.c	6273;"	d	file:
FLD	sim/frv/model.c	62745;"	d	file:
FLD	sim/frv/model.c	62751;"	d	file:
FLD	sim/frv/model.c	62771;"	d	file:
FLD	sim/frv/model.c	62777;"	d	file:
FLD	sim/frv/model.c	62797;"	d	file:
FLD	sim/frv/model.c	6279;"	d	file:
FLD	sim/frv/model.c	62803;"	d	file:
FLD	sim/frv/model.c	62823;"	d	file:
FLD	sim/frv/model.c	62829;"	d	file:
FLD	sim/frv/model.c	62849;"	d	file:
FLD	sim/frv/model.c	62855;"	d	file:
FLD	sim/frv/model.c	62875;"	d	file:
FLD	sim/frv/model.c	62881;"	d	file:
FLD	sim/frv/model.c	6289;"	d	file:
FLD	sim/frv/model.c	62901;"	d	file:
FLD	sim/frv/model.c	62907;"	d	file:
FLD	sim/frv/model.c	62927;"	d	file:
FLD	sim/frv/model.c	62933;"	d	file:
FLD	sim/frv/model.c	62953;"	d	file:
FLD	sim/frv/model.c	62959;"	d	file:
FLD	sim/frv/model.c	6295;"	d	file:
FLD	sim/frv/model.c	62979;"	d	file:
FLD	sim/frv/model.c	62985;"	d	file:
FLD	sim/frv/model.c	63005;"	d	file:
FLD	sim/frv/model.c	63011;"	d	file:
FLD	sim/frv/model.c	63021;"	d	file:
FLD	sim/frv/model.c	63027;"	d	file:
FLD	sim/frv/model.c	63047;"	d	file:
FLD	sim/frv/model.c	63053;"	d	file:
FLD	sim/frv/model.c	6305;"	d	file:
FLD	sim/frv/model.c	63073;"	d	file:
FLD	sim/frv/model.c	63079;"	d	file:
FLD	sim/frv/model.c	63099;"	d	file:
FLD	sim/frv/model.c	63105;"	d	file:
FLD	sim/frv/model.c	6311;"	d	file:
FLD	sim/frv/model.c	63125;"	d	file:
FLD	sim/frv/model.c	63131;"	d	file:
FLD	sim/frv/model.c	63151;"	d	file:
FLD	sim/frv/model.c	63157;"	d	file:
FLD	sim/frv/model.c	63177;"	d	file:
FLD	sim/frv/model.c	63183;"	d	file:
FLD	sim/frv/model.c	631;"	d	file:
FLD	sim/frv/model.c	63203;"	d	file:
FLD	sim/frv/model.c	63209;"	d	file:
FLD	sim/frv/model.c	6321;"	d	file:
FLD	sim/frv/model.c	63229;"	d	file:
FLD	sim/frv/model.c	63235;"	d	file:
FLD	sim/frv/model.c	63245;"	d	file:
FLD	sim/frv/model.c	63251;"	d	file:
FLD	sim/frv/model.c	63271;"	d	file:
FLD	sim/frv/model.c	63277;"	d	file:
FLD	sim/frv/model.c	6327;"	d	file:
FLD	sim/frv/model.c	63297;"	d	file:
FLD	sim/frv/model.c	63303;"	d	file:
FLD	sim/frv/model.c	63323;"	d	file:
FLD	sim/frv/model.c	63329;"	d	file:
FLD	sim/frv/model.c	63349;"	d	file:
FLD	sim/frv/model.c	63355;"	d	file:
FLD	sim/frv/model.c	63375;"	d	file:
FLD	sim/frv/model.c	6337;"	d	file:
FLD	sim/frv/model.c	63381;"	d	file:
FLD	sim/frv/model.c	63401;"	d	file:
FLD	sim/frv/model.c	63407;"	d	file:
FLD	sim/frv/model.c	63427;"	d	file:
FLD	sim/frv/model.c	63433;"	d	file:
FLD	sim/frv/model.c	6343;"	d	file:
FLD	sim/frv/model.c	63453;"	d	file:
FLD	sim/frv/model.c	63459;"	d	file:
FLD	sim/frv/model.c	63477;"	d	file:
FLD	sim/frv/model.c	63483;"	d	file:
FLD	sim/frv/model.c	63501;"	d	file:
FLD	sim/frv/model.c	63507;"	d	file:
FLD	sim/frv/model.c	63525;"	d	file:
FLD	sim/frv/model.c	63531;"	d	file:
FLD	sim/frv/model.c	6353;"	d	file:
FLD	sim/frv/model.c	63549;"	d	file:
FLD	sim/frv/model.c	63555;"	d	file:
FLD	sim/frv/model.c	63573;"	d	file:
FLD	sim/frv/model.c	63579;"	d	file:
FLD	sim/frv/model.c	63597;"	d	file:
FLD	sim/frv/model.c	6359;"	d	file:
FLD	sim/frv/model.c	63603;"	d	file:
FLD	sim/frv/model.c	63621;"	d	file:
FLD	sim/frv/model.c	63627;"	d	file:
FLD	sim/frv/model.c	63645;"	d	file:
FLD	sim/frv/model.c	63651;"	d	file:
FLD	sim/frv/model.c	63661;"	d	file:
FLD	sim/frv/model.c	63667;"	d	file:
FLD	sim/frv/model.c	63677;"	d	file:
FLD	sim/frv/model.c	63683;"	d	file:
FLD	sim/frv/model.c	6369;"	d	file:
FLD	sim/frv/model.c	63702;"	d	file:
FLD	sim/frv/model.c	63708;"	d	file:
FLD	sim/frv/model.c	63725;"	d	file:
FLD	sim/frv/model.c	63731;"	d	file:
FLD	sim/frv/model.c	63750;"	d	file:
FLD	sim/frv/model.c	63756;"	d	file:
FLD	sim/frv/model.c	6375;"	d	file:
FLD	sim/frv/model.c	63772;"	d	file:
FLD	sim/frv/model.c	63778;"	d	file:
FLD	sim/frv/model.c	63794;"	d	file:
FLD	sim/frv/model.c	63800;"	d	file:
FLD	sim/frv/model.c	63816;"	d	file:
FLD	sim/frv/model.c	63822;"	d	file:
FLD	sim/frv/model.c	63838;"	d	file:
FLD	sim/frv/model.c	63844;"	d	file:
FLD	sim/frv/model.c	63854;"	d	file:
FLD	sim/frv/model.c	6385;"	d	file:
FLD	sim/frv/model.c	63860;"	d	file:
FLD	sim/frv/model.c	63870;"	d	file:
FLD	sim/frv/model.c	63876;"	d	file:
FLD	sim/frv/model.c	63892;"	d	file:
FLD	sim/frv/model.c	63898;"	d	file:
FLD	sim/frv/model.c	63914;"	d	file:
FLD	sim/frv/model.c	6391;"	d	file:
FLD	sim/frv/model.c	63920;"	d	file:
FLD	sim/frv/model.c	63936;"	d	file:
FLD	sim/frv/model.c	63942;"	d	file:
FLD	sim/frv/model.c	63958;"	d	file:
FLD	sim/frv/model.c	63964;"	d	file:
FLD	sim/frv/model.c	63980;"	d	file:
FLD	sim/frv/model.c	63986;"	d	file:
FLD	sim/frv/model.c	64002;"	d	file:
FLD	sim/frv/model.c	64008;"	d	file:
FLD	sim/frv/model.c	6401;"	d	file:
FLD	sim/frv/model.c	64023;"	d	file:
FLD	sim/frv/model.c	64029;"	d	file:
FLD	sim/frv/model.c	64043;"	d	file:
FLD	sim/frv/model.c	64049;"	d	file:
FLD	sim/frv/model.c	64066;"	d	file:
FLD	sim/frv/model.c	64072;"	d	file:
FLD	sim/frv/model.c	6407;"	d	file:
FLD	sim/frv/model.c	64089;"	d	file:
FLD	sim/frv/model.c	64095;"	d	file:
FLD	sim/frv/model.c	64112;"	d	file:
FLD	sim/frv/model.c	64118;"	d	file:
FLD	sim/frv/model.c	64135;"	d	file:
FLD	sim/frv/model.c	64141;"	d	file:
FLD	sim/frv/model.c	64158;"	d	file:
FLD	sim/frv/model.c	64164;"	d	file:
FLD	sim/frv/model.c	6417;"	d	file:
FLD	sim/frv/model.c	64181;"	d	file:
FLD	sim/frv/model.c	64187;"	d	file:
FLD	sim/frv/model.c	641;"	d	file:
FLD	sim/frv/model.c	64204;"	d	file:
FLD	sim/frv/model.c	64210;"	d	file:
FLD	sim/frv/model.c	64227;"	d	file:
FLD	sim/frv/model.c	64233;"	d	file:
FLD	sim/frv/model.c	6423;"	d	file:
FLD	sim/frv/model.c	64250;"	d	file:
FLD	sim/frv/model.c	64256;"	d	file:
FLD	sim/frv/model.c	64273;"	d	file:
FLD	sim/frv/model.c	64279;"	d	file:
FLD	sim/frv/model.c	64296;"	d	file:
FLD	sim/frv/model.c	64302;"	d	file:
FLD	sim/frv/model.c	64319;"	d	file:
FLD	sim/frv/model.c	64325;"	d	file:
FLD	sim/frv/model.c	6433;"	d	file:
FLD	sim/frv/model.c	64342;"	d	file:
FLD	sim/frv/model.c	64348;"	d	file:
FLD	sim/frv/model.c	64365;"	d	file:
FLD	sim/frv/model.c	64371;"	d	file:
FLD	sim/frv/model.c	64386;"	d	file:
FLD	sim/frv/model.c	64392;"	d	file:
FLD	sim/frv/model.c	6439;"	d	file:
FLD	sim/frv/model.c	64406;"	d	file:
FLD	sim/frv/model.c	64412;"	d	file:
FLD	sim/frv/model.c	64429;"	d	file:
FLD	sim/frv/model.c	64435;"	d	file:
FLD	sim/frv/model.c	64452;"	d	file:
FLD	sim/frv/model.c	64458;"	d	file:
FLD	sim/frv/model.c	64475;"	d	file:
FLD	sim/frv/model.c	64481;"	d	file:
FLD	sim/frv/model.c	64498;"	d	file:
FLD	sim/frv/model.c	6449;"	d	file:
FLD	sim/frv/model.c	64504;"	d	file:
FLD	sim/frv/model.c	64521;"	d	file:
FLD	sim/frv/model.c	64527;"	d	file:
FLD	sim/frv/model.c	64544;"	d	file:
FLD	sim/frv/model.c	64550;"	d	file:
FLD	sim/frv/model.c	6455;"	d	file:
FLD	sim/frv/model.c	64567;"	d	file:
FLD	sim/frv/model.c	64573;"	d	file:
FLD	sim/frv/model.c	64590;"	d	file:
FLD	sim/frv/model.c	64596;"	d	file:
FLD	sim/frv/model.c	64613;"	d	file:
FLD	sim/frv/model.c	64619;"	d	file:
FLD	sim/frv/model.c	64636;"	d	file:
FLD	sim/frv/model.c	64642;"	d	file:
FLD	sim/frv/model.c	64659;"	d	file:
FLD	sim/frv/model.c	6465;"	d	file:
FLD	sim/frv/model.c	64665;"	d	file:
FLD	sim/frv/model.c	64682;"	d	file:
FLD	sim/frv/model.c	64688;"	d	file:
FLD	sim/frv/model.c	64705;"	d	file:
FLD	sim/frv/model.c	64711;"	d	file:
FLD	sim/frv/model.c	6471;"	d	file:
FLD	sim/frv/model.c	64728;"	d	file:
FLD	sim/frv/model.c	64734;"	d	file:
FLD	sim/frv/model.c	64749;"	d	file:
FLD	sim/frv/model.c	64755;"	d	file:
FLD	sim/frv/model.c	64770;"	d	file:
FLD	sim/frv/model.c	64776;"	d	file:
FLD	sim/frv/model.c	64790;"	d	file:
FLD	sim/frv/model.c	64796;"	d	file:
FLD	sim/frv/model.c	647;"	d	file:
FLD	sim/frv/model.c	64813;"	d	file:
FLD	sim/frv/model.c	64819;"	d	file:
FLD	sim/frv/model.c	6481;"	d	file:
FLD	sim/frv/model.c	64836;"	d	file:
FLD	sim/frv/model.c	64842;"	d	file:
FLD	sim/frv/model.c	64859;"	d	file:
FLD	sim/frv/model.c	64865;"	d	file:
FLD	sim/frv/model.c	6487;"	d	file:
FLD	sim/frv/model.c	64882;"	d	file:
FLD	sim/frv/model.c	64888;"	d	file:
FLD	sim/frv/model.c	64905;"	d	file:
FLD	sim/frv/model.c	64911;"	d	file:
FLD	sim/frv/model.c	64928;"	d	file:
FLD	sim/frv/model.c	64934;"	d	file:
FLD	sim/frv/model.c	64951;"	d	file:
FLD	sim/frv/model.c	64957;"	d	file:
FLD	sim/frv/model.c	64974;"	d	file:
FLD	sim/frv/model.c	6497;"	d	file:
FLD	sim/frv/model.c	64980;"	d	file:
FLD	sim/frv/model.c	64997;"	d	file:
FLD	sim/frv/model.c	65003;"	d	file:
FLD	sim/frv/model.c	65020;"	d	file:
FLD	sim/frv/model.c	65026;"	d	file:
FLD	sim/frv/model.c	6503;"	d	file:
FLD	sim/frv/model.c	65043;"	d	file:
FLD	sim/frv/model.c	65049;"	d	file:
FLD	sim/frv/model.c	65066;"	d	file:
FLD	sim/frv/model.c	65072;"	d	file:
FLD	sim/frv/model.c	65089;"	d	file:
FLD	sim/frv/model.c	65095;"	d	file:
FLD	sim/frv/model.c	65112;"	d	file:
FLD	sim/frv/model.c	65118;"	d	file:
FLD	sim/frv/model.c	65133;"	d	file:
FLD	sim/frv/model.c	65139;"	d	file:
FLD	sim/frv/model.c	6513;"	d	file:
FLD	sim/frv/model.c	65153;"	d	file:
FLD	sim/frv/model.c	65159;"	d	file:
FLD	sim/frv/model.c	65176;"	d	file:
FLD	sim/frv/model.c	65182;"	d	file:
FLD	sim/frv/model.c	65199;"	d	file:
FLD	sim/frv/model.c	6519;"	d	file:
FLD	sim/frv/model.c	65205;"	d	file:
FLD	sim/frv/model.c	65222;"	d	file:
FLD	sim/frv/model.c	65228;"	d	file:
FLD	sim/frv/model.c	65245;"	d	file:
FLD	sim/frv/model.c	65251;"	d	file:
FLD	sim/frv/model.c	65268;"	d	file:
FLD	sim/frv/model.c	65274;"	d	file:
FLD	sim/frv/model.c	65291;"	d	file:
FLD	sim/frv/model.c	65297;"	d	file:
FLD	sim/frv/model.c	6529;"	d	file:
FLD	sim/frv/model.c	65314;"	d	file:
FLD	sim/frv/model.c	65320;"	d	file:
FLD	sim/frv/model.c	65337;"	d	file:
FLD	sim/frv/model.c	65343;"	d	file:
FLD	sim/frv/model.c	6535;"	d	file:
FLD	sim/frv/model.c	65360;"	d	file:
FLD	sim/frv/model.c	65366;"	d	file:
FLD	sim/frv/model.c	65383;"	d	file:
FLD	sim/frv/model.c	65389;"	d	file:
FLD	sim/frv/model.c	65406;"	d	file:
FLD	sim/frv/model.c	65412;"	d	file:
FLD	sim/frv/model.c	65429;"	d	file:
FLD	sim/frv/model.c	65435;"	d	file:
FLD	sim/frv/model.c	65452;"	d	file:
FLD	sim/frv/model.c	65458;"	d	file:
FLD	sim/frv/model.c	6545;"	d	file:
FLD	sim/frv/model.c	65475;"	d	file:
FLD	sim/frv/model.c	65481;"	d	file:
FLD	sim/frv/model.c	65496;"	d	file:
FLD	sim/frv/model.c	65502;"	d	file:
FLD	sim/frv/model.c	65516;"	d	file:
FLD	sim/frv/model.c	6551;"	d	file:
FLD	sim/frv/model.c	65522;"	d	file:
FLD	sim/frv/model.c	65539;"	d	file:
FLD	sim/frv/model.c	65545;"	d	file:
FLD	sim/frv/model.c	65562;"	d	file:
FLD	sim/frv/model.c	65568;"	d	file:
FLD	sim/frv/model.c	65585;"	d	file:
FLD	sim/frv/model.c	65591;"	d	file:
FLD	sim/frv/model.c	65608;"	d	file:
FLD	sim/frv/model.c	65614;"	d	file:
FLD	sim/frv/model.c	6561;"	d	file:
FLD	sim/frv/model.c	65631;"	d	file:
FLD	sim/frv/model.c	65637;"	d	file:
FLD	sim/frv/model.c	65654;"	d	file:
FLD	sim/frv/model.c	65660;"	d	file:
FLD	sim/frv/model.c	65677;"	d	file:
FLD	sim/frv/model.c	6567;"	d	file:
FLD	sim/frv/model.c	65683;"	d	file:
FLD	sim/frv/model.c	65700;"	d	file:
FLD	sim/frv/model.c	65706;"	d	file:
FLD	sim/frv/model.c	65723;"	d	file:
FLD	sim/frv/model.c	65729;"	d	file:
FLD	sim/frv/model.c	65746;"	d	file:
FLD	sim/frv/model.c	65752;"	d	file:
FLD	sim/frv/model.c	65769;"	d	file:
FLD	sim/frv/model.c	65775;"	d	file:
FLD	sim/frv/model.c	6577;"	d	file:
FLD	sim/frv/model.c	65792;"	d	file:
FLD	sim/frv/model.c	65798;"	d	file:
FLD	sim/frv/model.c	657;"	d	file:
FLD	sim/frv/model.c	65815;"	d	file:
FLD	sim/frv/model.c	65821;"	d	file:
FLD	sim/frv/model.c	65838;"	d	file:
FLD	sim/frv/model.c	6583;"	d	file:
FLD	sim/frv/model.c	65844;"	d	file:
FLD	sim/frv/model.c	65859;"	d	file:
FLD	sim/frv/model.c	65865;"	d	file:
FLD	sim/frv/model.c	65879;"	d	file:
FLD	sim/frv/model.c	65885;"	d	file:
FLD	sim/frv/model.c	65902;"	d	file:
FLD	sim/frv/model.c	65908;"	d	file:
FLD	sim/frv/model.c	65925;"	d	file:
FLD	sim/frv/model.c	65931;"	d	file:
FLD	sim/frv/model.c	6593;"	d	file:
FLD	sim/frv/model.c	65948;"	d	file:
FLD	sim/frv/model.c	65954;"	d	file:
FLD	sim/frv/model.c	65971;"	d	file:
FLD	sim/frv/model.c	65977;"	d	file:
FLD	sim/frv/model.c	65994;"	d	file:
FLD	sim/frv/model.c	6599;"	d	file:
FLD	sim/frv/model.c	65;"	d	file:
FLD	sim/frv/model.c	66000;"	d	file:
FLD	sim/frv/model.c	66017;"	d	file:
FLD	sim/frv/model.c	66023;"	d	file:
FLD	sim/frv/model.c	66040;"	d	file:
FLD	sim/frv/model.c	66046;"	d	file:
FLD	sim/frv/model.c	66063;"	d	file:
FLD	sim/frv/model.c	66069;"	d	file:
FLD	sim/frv/model.c	66086;"	d	file:
FLD	sim/frv/model.c	66092;"	d	file:
FLD	sim/frv/model.c	6609;"	d	file:
FLD	sim/frv/model.c	66109;"	d	file:
FLD	sim/frv/model.c	66115;"	d	file:
FLD	sim/frv/model.c	66132;"	d	file:
FLD	sim/frv/model.c	66138;"	d	file:
FLD	sim/frv/model.c	66155;"	d	file:
FLD	sim/frv/model.c	6615;"	d	file:
FLD	sim/frv/model.c	66161;"	d	file:
FLD	sim/frv/model.c	66178;"	d	file:
FLD	sim/frv/model.c	66184;"	d	file:
FLD	sim/frv/model.c	66201;"	d	file:
FLD	sim/frv/model.c	66207;"	d	file:
FLD	sim/frv/model.c	66226;"	d	file:
FLD	sim/frv/model.c	66232;"	d	file:
FLD	sim/frv/model.c	66251;"	d	file:
FLD	sim/frv/model.c	66257;"	d	file:
FLD	sim/frv/model.c	6625;"	d	file:
FLD	sim/frv/model.c	66274;"	d	file:
FLD	sim/frv/model.c	66280;"	d	file:
FLD	sim/frv/model.c	66297;"	d	file:
FLD	sim/frv/model.c	66303;"	d	file:
FLD	sim/frv/model.c	66318;"	d	file:
FLD	sim/frv/model.c	6631;"	d	file:
FLD	sim/frv/model.c	66324;"	d	file:
FLD	sim/frv/model.c	66334;"	d	file:
FLD	sim/frv/model.c	66340;"	d	file:
FLD	sim/frv/model.c	66350;"	d	file:
FLD	sim/frv/model.c	66356;"	d	file:
FLD	sim/frv/model.c	66374;"	d	file:
FLD	sim/frv/model.c	66380;"	d	file:
FLD	sim/frv/model.c	66394;"	d	file:
FLD	sim/frv/model.c	663;"	d	file:
FLD	sim/frv/model.c	66400;"	d	file:
FLD	sim/frv/model.c	6641;"	d	file:
FLD	sim/frv/model.c	66420;"	d	file:
FLD	sim/frv/model.c	66426;"	d	file:
FLD	sim/frv/model.c	66446;"	d	file:
FLD	sim/frv/model.c	66452;"	d	file:
FLD	sim/frv/model.c	66472;"	d	file:
FLD	sim/frv/model.c	66478;"	d	file:
FLD	sim/frv/model.c	6647;"	d	file:
FLD	sim/frv/model.c	66498;"	d	file:
FLD	sim/frv/model.c	66504;"	d	file:
FLD	sim/frv/model.c	66524;"	d	file:
FLD	sim/frv/model.c	66530;"	d	file:
FLD	sim/frv/model.c	66550;"	d	file:
FLD	sim/frv/model.c	66556;"	d	file:
FLD	sim/frv/model.c	66576;"	d	file:
FLD	sim/frv/model.c	6657;"	d	file:
FLD	sim/frv/model.c	66582;"	d	file:
FLD	sim/frv/model.c	66602;"	d	file:
FLD	sim/frv/model.c	66608;"	d	file:
FLD	sim/frv/model.c	66628;"	d	file:
FLD	sim/frv/model.c	66634;"	d	file:
FLD	sim/frv/model.c	6663;"	d	file:
FLD	sim/frv/model.c	66654;"	d	file:
FLD	sim/frv/model.c	66660;"	d	file:
FLD	sim/frv/model.c	66680;"	d	file:
FLD	sim/frv/model.c	66686;"	d	file:
FLD	sim/frv/model.c	66706;"	d	file:
FLD	sim/frv/model.c	66712;"	d	file:
FLD	sim/frv/model.c	66732;"	d	file:
FLD	sim/frv/model.c	66738;"	d	file:
FLD	sim/frv/model.c	6673;"	d	file:
FLD	sim/frv/model.c	66758;"	d	file:
FLD	sim/frv/model.c	66764;"	d	file:
FLD	sim/frv/model.c	66782;"	d	file:
FLD	sim/frv/model.c	66788;"	d	file:
FLD	sim/frv/model.c	6679;"	d	file:
FLD	sim/frv/model.c	66802;"	d	file:
FLD	sim/frv/model.c	66808;"	d	file:
FLD	sim/frv/model.c	66828;"	d	file:
FLD	sim/frv/model.c	66834;"	d	file:
FLD	sim/frv/model.c	66854;"	d	file:
FLD	sim/frv/model.c	66860;"	d	file:
FLD	sim/frv/model.c	66880;"	d	file:
FLD	sim/frv/model.c	66886;"	d	file:
FLD	sim/frv/model.c	6689;"	d	file:
FLD	sim/frv/model.c	66906;"	d	file:
FLD	sim/frv/model.c	66912;"	d	file:
FLD	sim/frv/model.c	66932;"	d	file:
FLD	sim/frv/model.c	66938;"	d	file:
FLD	sim/frv/model.c	66958;"	d	file:
FLD	sim/frv/model.c	6695;"	d	file:
FLD	sim/frv/model.c	66964;"	d	file:
FLD	sim/frv/model.c	66984;"	d	file:
FLD	sim/frv/model.c	66990;"	d	file:
FLD	sim/frv/model.c	67010;"	d	file:
FLD	sim/frv/model.c	67016;"	d	file:
FLD	sim/frv/model.c	67036;"	d	file:
FLD	sim/frv/model.c	67042;"	d	file:
FLD	sim/frv/model.c	6705;"	d	file:
FLD	sim/frv/model.c	67062;"	d	file:
FLD	sim/frv/model.c	67068;"	d	file:
FLD	sim/frv/model.c	67088;"	d	file:
FLD	sim/frv/model.c	67094;"	d	file:
FLD	sim/frv/model.c	67114;"	d	file:
FLD	sim/frv/model.c	6711;"	d	file:
FLD	sim/frv/model.c	67120;"	d	file:
FLD	sim/frv/model.c	67140;"	d	file:
FLD	sim/frv/model.c	67146;"	d	file:
FLD	sim/frv/model.c	67166;"	d	file:
FLD	sim/frv/model.c	67172;"	d	file:
FLD	sim/frv/model.c	67188;"	d	file:
FLD	sim/frv/model.c	67194;"	d	file:
FLD	sim/frv/model.c	67208;"	d	file:
FLD	sim/frv/model.c	67214;"	d	file:
FLD	sim/frv/model.c	6721;"	d	file:
FLD	sim/frv/model.c	67232;"	d	file:
FLD	sim/frv/model.c	67238;"	d	file:
FLD	sim/frv/model.c	67256;"	d	file:
FLD	sim/frv/model.c	67262;"	d	file:
FLD	sim/frv/model.c	6727;"	d	file:
FLD	sim/frv/model.c	67280;"	d	file:
FLD	sim/frv/model.c	67286;"	d	file:
FLD	sim/frv/model.c	67304;"	d	file:
FLD	sim/frv/model.c	67310;"	d	file:
FLD	sim/frv/model.c	67328;"	d	file:
FLD	sim/frv/model.c	67334;"	d	file:
FLD	sim/frv/model.c	67352;"	d	file:
FLD	sim/frv/model.c	67358;"	d	file:
FLD	sim/frv/model.c	67376;"	d	file:
FLD	sim/frv/model.c	6737;"	d	file:
FLD	sim/frv/model.c	67382;"	d	file:
FLD	sim/frv/model.c	673;"	d	file:
FLD	sim/frv/model.c	67400;"	d	file:
FLD	sim/frv/model.c	67406;"	d	file:
FLD	sim/frv/model.c	67424;"	d	file:
FLD	sim/frv/model.c	67430;"	d	file:
FLD	sim/frv/model.c	6743;"	d	file:
FLD	sim/frv/model.c	67448;"	d	file:
FLD	sim/frv/model.c	67454;"	d	file:
FLD	sim/frv/model.c	67472;"	d	file:
FLD	sim/frv/model.c	67478;"	d	file:
FLD	sim/frv/model.c	67496;"	d	file:
FLD	sim/frv/model.c	67502;"	d	file:
FLD	sim/frv/model.c	67520;"	d	file:
FLD	sim/frv/model.c	67526;"	d	file:
FLD	sim/frv/model.c	6753;"	d	file:
FLD	sim/frv/model.c	67544;"	d	file:
FLD	sim/frv/model.c	67550;"	d	file:
FLD	sim/frv/model.c	67566;"	d	file:
FLD	sim/frv/model.c	67572;"	d	file:
FLD	sim/frv/model.c	67586;"	d	file:
FLD	sim/frv/model.c	67592;"	d	file:
FLD	sim/frv/model.c	6759;"	d	file:
FLD	sim/frv/model.c	67610;"	d	file:
FLD	sim/frv/model.c	67616;"	d	file:
FLD	sim/frv/model.c	67634;"	d	file:
FLD	sim/frv/model.c	67640;"	d	file:
FLD	sim/frv/model.c	67658;"	d	file:
FLD	sim/frv/model.c	67664;"	d	file:
FLD	sim/frv/model.c	67682;"	d	file:
FLD	sim/frv/model.c	67688;"	d	file:
FLD	sim/frv/model.c	6769;"	d	file:
FLD	sim/frv/model.c	67706;"	d	file:
FLD	sim/frv/model.c	67712;"	d	file:
FLD	sim/frv/model.c	67730;"	d	file:
FLD	sim/frv/model.c	67736;"	d	file:
FLD	sim/frv/model.c	67754;"	d	file:
FLD	sim/frv/model.c	6775;"	d	file:
FLD	sim/frv/model.c	67760;"	d	file:
FLD	sim/frv/model.c	67778;"	d	file:
FLD	sim/frv/model.c	67784;"	d	file:
FLD	sim/frv/model.c	67802;"	d	file:
FLD	sim/frv/model.c	67808;"	d	file:
FLD	sim/frv/model.c	67826;"	d	file:
FLD	sim/frv/model.c	67832;"	d	file:
FLD	sim/frv/model.c	67850;"	d	file:
FLD	sim/frv/model.c	67856;"	d	file:
FLD	sim/frv/model.c	6785;"	d	file:
FLD	sim/frv/model.c	67874;"	d	file:
FLD	sim/frv/model.c	67880;"	d	file:
FLD	sim/frv/model.c	67898;"	d	file:
FLD	sim/frv/model.c	67904;"	d	file:
FLD	sim/frv/model.c	6791;"	d	file:
FLD	sim/frv/model.c	67922;"	d	file:
FLD	sim/frv/model.c	67928;"	d	file:
FLD	sim/frv/model.c	67938;"	d	file:
FLD	sim/frv/model.c	67944;"	d	file:
FLD	sim/frv/model.c	67954;"	d	file:
FLD	sim/frv/model.c	67960;"	d	file:
FLD	sim/frv/model.c	67970;"	d	file:
FLD	sim/frv/model.c	67976;"	d	file:
FLD	sim/frv/model.c	67986;"	d	file:
FLD	sim/frv/model.c	67992;"	d	file:
FLD	sim/frv/model.c	679;"	d	file:
FLD	sim/frv/model.c	68002;"	d	file:
FLD	sim/frv/model.c	68008;"	d	file:
FLD	sim/frv/model.c	68018;"	d	file:
FLD	sim/frv/model.c	6801;"	d	file:
FLD	sim/frv/model.c	68024;"	d	file:
FLD	sim/frv/model.c	68034;"	d	file:
FLD	sim/frv/model.c	68040;"	d	file:
FLD	sim/frv/model.c	68050;"	d	file:
FLD	sim/frv/model.c	68056;"	d	file:
FLD	sim/frv/model.c	68066;"	d	file:
FLD	sim/frv/model.c	68072;"	d	file:
FLD	sim/frv/model.c	6807;"	d	file:
FLD	sim/frv/model.c	68082;"	d	file:
FLD	sim/frv/model.c	68088;"	d	file:
FLD	sim/frv/model.c	68098;"	d	file:
FLD	sim/frv/model.c	68104;"	d	file:
FLD	sim/frv/model.c	68114;"	d	file:
FLD	sim/frv/model.c	68120;"	d	file:
FLD	sim/frv/model.c	68132;"	d	file:
FLD	sim/frv/model.c	68138;"	d	file:
FLD	sim/frv/model.c	68150;"	d	file:
FLD	sim/frv/model.c	68156;"	d	file:
FLD	sim/frv/model.c	68170;"	d	file:
FLD	sim/frv/model.c	68176;"	d	file:
FLD	sim/frv/model.c	6817;"	d	file:
FLD	sim/frv/model.c	68190;"	d	file:
FLD	sim/frv/model.c	68196;"	d	file:
FLD	sim/frv/model.c	68210;"	d	file:
FLD	sim/frv/model.c	68216;"	d	file:
FLD	sim/frv/model.c	68230;"	d	file:
FLD	sim/frv/model.c	68236;"	d	file:
FLD	sim/frv/model.c	6823;"	d	file:
FLD	sim/frv/model.c	68250;"	d	file:
FLD	sim/frv/model.c	68256;"	d	file:
FLD	sim/frv/model.c	68270;"	d	file:
FLD	sim/frv/model.c	68276;"	d	file:
FLD	sim/frv/model.c	68290;"	d	file:
FLD	sim/frv/model.c	68296;"	d	file:
FLD	sim/frv/model.c	68310;"	d	file:
FLD	sim/frv/model.c	68316;"	d	file:
FLD	sim/frv/model.c	68330;"	d	file:
FLD	sim/frv/model.c	68336;"	d	file:
FLD	sim/frv/model.c	6833;"	d	file:
FLD	sim/frv/model.c	68350;"	d	file:
FLD	sim/frv/model.c	68356;"	d	file:
FLD	sim/frv/model.c	68370;"	d	file:
FLD	sim/frv/model.c	68376;"	d	file:
FLD	sim/frv/model.c	68390;"	d	file:
FLD	sim/frv/model.c	68396;"	d	file:
FLD	sim/frv/model.c	6839;"	d	file:
FLD	sim/frv/model.c	68410;"	d	file:
FLD	sim/frv/model.c	68416;"	d	file:
FLD	sim/frv/model.c	68430;"	d	file:
FLD	sim/frv/model.c	68436;"	d	file:
FLD	sim/frv/model.c	68448;"	d	file:
FLD	sim/frv/model.c	68454;"	d	file:
FLD	sim/frv/model.c	68466;"	d	file:
FLD	sim/frv/model.c	68472;"	d	file:
FLD	sim/frv/model.c	68486;"	d	file:
FLD	sim/frv/model.c	68492;"	d	file:
FLD	sim/frv/model.c	6849;"	d	file:
FLD	sim/frv/model.c	68506;"	d	file:
FLD	sim/frv/model.c	68512;"	d	file:
FLD	sim/frv/model.c	68526;"	d	file:
FLD	sim/frv/model.c	68532;"	d	file:
FLD	sim/frv/model.c	68546;"	d	file:
FLD	sim/frv/model.c	68552;"	d	file:
FLD	sim/frv/model.c	6855;"	d	file:
FLD	sim/frv/model.c	68566;"	d	file:
FLD	sim/frv/model.c	68572;"	d	file:
FLD	sim/frv/model.c	68586;"	d	file:
FLD	sim/frv/model.c	68592;"	d	file:
FLD	sim/frv/model.c	68606;"	d	file:
FLD	sim/frv/model.c	68612;"	d	file:
FLD	sim/frv/model.c	68626;"	d	file:
FLD	sim/frv/model.c	68632;"	d	file:
FLD	sim/frv/model.c	68646;"	d	file:
FLD	sim/frv/model.c	68652;"	d	file:
FLD	sim/frv/model.c	6865;"	d	file:
FLD	sim/frv/model.c	68666;"	d	file:
FLD	sim/frv/model.c	68672;"	d	file:
FLD	sim/frv/model.c	68686;"	d	file:
FLD	sim/frv/model.c	68692;"	d	file:
FLD	sim/frv/model.c	68706;"	d	file:
FLD	sim/frv/model.c	68712;"	d	file:
FLD	sim/frv/model.c	6871;"	d	file:
FLD	sim/frv/model.c	68726;"	d	file:
FLD	sim/frv/model.c	68732;"	d	file:
FLD	sim/frv/model.c	68746;"	d	file:
FLD	sim/frv/model.c	68752;"	d	file:
FLD	sim/frv/model.c	68764;"	d	file:
FLD	sim/frv/model.c	68770;"	d	file:
FLD	sim/frv/model.c	68782;"	d	file:
FLD	sim/frv/model.c	68788;"	d	file:
FLD	sim/frv/model.c	68802;"	d	file:
FLD	sim/frv/model.c	68808;"	d	file:
FLD	sim/frv/model.c	6881;"	d	file:
FLD	sim/frv/model.c	68822;"	d	file:
FLD	sim/frv/model.c	68828;"	d	file:
FLD	sim/frv/model.c	68842;"	d	file:
FLD	sim/frv/model.c	68848;"	d	file:
FLD	sim/frv/model.c	68862;"	d	file:
FLD	sim/frv/model.c	68868;"	d	file:
FLD	sim/frv/model.c	6887;"	d	file:
FLD	sim/frv/model.c	68882;"	d	file:
FLD	sim/frv/model.c	68888;"	d	file:
FLD	sim/frv/model.c	68902;"	d	file:
FLD	sim/frv/model.c	68908;"	d	file:
FLD	sim/frv/model.c	68922;"	d	file:
FLD	sim/frv/model.c	68928;"	d	file:
FLD	sim/frv/model.c	68942;"	d	file:
FLD	sim/frv/model.c	68948;"	d	file:
FLD	sim/frv/model.c	68962;"	d	file:
FLD	sim/frv/model.c	68968;"	d	file:
FLD	sim/frv/model.c	6897;"	d	file:
FLD	sim/frv/model.c	68982;"	d	file:
FLD	sim/frv/model.c	68988;"	d	file:
FLD	sim/frv/model.c	689;"	d	file:
FLD	sim/frv/model.c	69002;"	d	file:
FLD	sim/frv/model.c	69008;"	d	file:
FLD	sim/frv/model.c	69022;"	d	file:
FLD	sim/frv/model.c	69028;"	d	file:
FLD	sim/frv/model.c	6903;"	d	file:
FLD	sim/frv/model.c	69042;"	d	file:
FLD	sim/frv/model.c	69048;"	d	file:
FLD	sim/frv/model.c	69062;"	d	file:
FLD	sim/frv/model.c	69068;"	d	file:
FLD	sim/frv/model.c	69080;"	d	file:
FLD	sim/frv/model.c	69086;"	d	file:
FLD	sim/frv/model.c	69098;"	d	file:
FLD	sim/frv/model.c	69104;"	d	file:
FLD	sim/frv/model.c	69118;"	d	file:
FLD	sim/frv/model.c	69124;"	d	file:
FLD	sim/frv/model.c	69138;"	d	file:
FLD	sim/frv/model.c	6913;"	d	file:
FLD	sim/frv/model.c	69144;"	d	file:
FLD	sim/frv/model.c	69158;"	d	file:
FLD	sim/frv/model.c	69164;"	d	file:
FLD	sim/frv/model.c	69178;"	d	file:
FLD	sim/frv/model.c	69184;"	d	file:
FLD	sim/frv/model.c	69198;"	d	file:
FLD	sim/frv/model.c	6919;"	d	file:
FLD	sim/frv/model.c	69204;"	d	file:
FLD	sim/frv/model.c	69218;"	d	file:
FLD	sim/frv/model.c	69224;"	d	file:
FLD	sim/frv/model.c	69238;"	d	file:
FLD	sim/frv/model.c	69244;"	d	file:
FLD	sim/frv/model.c	69258;"	d	file:
FLD	sim/frv/model.c	69264;"	d	file:
FLD	sim/frv/model.c	69278;"	d	file:
FLD	sim/frv/model.c	69284;"	d	file:
FLD	sim/frv/model.c	69298;"	d	file:
FLD	sim/frv/model.c	6929;"	d	file:
FLD	sim/frv/model.c	69304;"	d	file:
FLD	sim/frv/model.c	69318;"	d	file:
FLD	sim/frv/model.c	69324;"	d	file:
FLD	sim/frv/model.c	69338;"	d	file:
FLD	sim/frv/model.c	69344;"	d	file:
FLD	sim/frv/model.c	69358;"	d	file:
FLD	sim/frv/model.c	6935;"	d	file:
FLD	sim/frv/model.c	69364;"	d	file:
FLD	sim/frv/model.c	69378;"	d	file:
FLD	sim/frv/model.c	69384;"	d	file:
FLD	sim/frv/model.c	69403;"	d	file:
FLD	sim/frv/model.c	69409;"	d	file:
FLD	sim/frv/model.c	69428;"	d	file:
FLD	sim/frv/model.c	69434;"	d	file:
FLD	sim/frv/model.c	69450;"	d	file:
FLD	sim/frv/model.c	69456;"	d	file:
FLD	sim/frv/model.c	6945;"	d	file:
FLD	sim/frv/model.c	69472;"	d	file:
FLD	sim/frv/model.c	69478;"	d	file:
FLD	sim/frv/model.c	69494;"	d	file:
FLD	sim/frv/model.c	69500;"	d	file:
FLD	sim/frv/model.c	69516;"	d	file:
FLD	sim/frv/model.c	6951;"	d	file:
FLD	sim/frv/model.c	69522;"	d	file:
FLD	sim/frv/model.c	69538;"	d	file:
FLD	sim/frv/model.c	69544;"	d	file:
FLD	sim/frv/model.c	69560;"	d	file:
FLD	sim/frv/model.c	69566;"	d	file:
FLD	sim/frv/model.c	69576;"	d	file:
FLD	sim/frv/model.c	69582;"	d	file:
FLD	sim/frv/model.c	69592;"	d	file:
FLD	sim/frv/model.c	69598;"	d	file:
FLD	sim/frv/model.c	695;"	d	file:
FLD	sim/frv/model.c	69608;"	d	file:
FLD	sim/frv/model.c	69614;"	d	file:
FLD	sim/frv/model.c	6961;"	d	file:
FLD	sim/frv/model.c	69624;"	d	file:
FLD	sim/frv/model.c	69630;"	d	file:
FLD	sim/frv/model.c	69646;"	d	file:
FLD	sim/frv/model.c	69652;"	d	file:
FLD	sim/frv/model.c	69668;"	d	file:
FLD	sim/frv/model.c	69674;"	d	file:
FLD	sim/frv/model.c	6967;"	d	file:
FLD	sim/frv/model.c	69688;"	d	file:
FLD	sim/frv/model.c	69694;"	d	file:
FLD	sim/frv/model.c	69708;"	d	file:
FLD	sim/frv/model.c	69714;"	d	file:
FLD	sim/frv/model.c	69724;"	d	file:
FLD	sim/frv/model.c	69730;"	d	file:
FLD	sim/frv/model.c	69740;"	d	file:
FLD	sim/frv/model.c	69746;"	d	file:
FLD	sim/frv/model.c	69756;"	d	file:
FLD	sim/frv/model.c	69762;"	d	file:
FLD	sim/frv/model.c	69772;"	d	file:
FLD	sim/frv/model.c	69778;"	d	file:
FLD	sim/frv/model.c	6977;"	d	file:
FLD	sim/frv/model.c	69788;"	d	file:
FLD	sim/frv/model.c	69794;"	d	file:
FLD	sim/frv/model.c	69804;"	d	file:
FLD	sim/frv/model.c	69810;"	d	file:
FLD	sim/frv/model.c	69820;"	d	file:
FLD	sim/frv/model.c	69826;"	d	file:
FLD	sim/frv/model.c	69836;"	d	file:
FLD	sim/frv/model.c	6983;"	d	file:
FLD	sim/frv/model.c	69842;"	d	file:
FLD	sim/frv/model.c	69852;"	d	file:
FLD	sim/frv/model.c	69858;"	d	file:
FLD	sim/frv/model.c	69868;"	d	file:
FLD	sim/frv/model.c	69874;"	d	file:
FLD	sim/frv/model.c	69884;"	d	file:
FLD	sim/frv/model.c	69890;"	d	file:
FLD	sim/frv/model.c	69900;"	d	file:
FLD	sim/frv/model.c	69906;"	d	file:
FLD	sim/frv/model.c	69916;"	d	file:
FLD	sim/frv/model.c	69922;"	d	file:
FLD	sim/frv/model.c	69932;"	d	file:
FLD	sim/frv/model.c	69938;"	d	file:
FLD	sim/frv/model.c	6993;"	d	file:
FLD	sim/frv/model.c	69948;"	d	file:
FLD	sim/frv/model.c	69954;"	d	file:
FLD	sim/frv/model.c	69964;"	d	file:
FLD	sim/frv/model.c	69970;"	d	file:
FLD	sim/frv/model.c	69980;"	d	file:
FLD	sim/frv/model.c	69986;"	d	file:
FLD	sim/frv/model.c	69996;"	d	file:
FLD	sim/frv/model.c	6999;"	d	file:
FLD	sim/frv/model.c	70002;"	d	file:
FLD	sim/frv/model.c	70012;"	d	file:
FLD	sim/frv/model.c	70018;"	d	file:
FLD	sim/frv/model.c	70028;"	d	file:
FLD	sim/frv/model.c	70034;"	d	file:
FLD	sim/frv/model.c	70044;"	d	file:
FLD	sim/frv/model.c	70050;"	d	file:
FLD	sim/frv/model.c	70060;"	d	file:
FLD	sim/frv/model.c	70066;"	d	file:
FLD	sim/frv/model.c	70076;"	d	file:
FLD	sim/frv/model.c	70082;"	d	file:
FLD	sim/frv/model.c	70092;"	d	file:
FLD	sim/frv/model.c	70098;"	d	file:
FLD	sim/frv/model.c	7009;"	d	file:
FLD	sim/frv/model.c	70108;"	d	file:
FLD	sim/frv/model.c	70114;"	d	file:
FLD	sim/frv/model.c	70124;"	d	file:
FLD	sim/frv/model.c	70130;"	d	file:
FLD	sim/frv/model.c	70140;"	d	file:
FLD	sim/frv/model.c	70146;"	d	file:
FLD	sim/frv/model.c	70156;"	d	file:
FLD	sim/frv/model.c	7015;"	d	file:
FLD	sim/frv/model.c	70162;"	d	file:
FLD	sim/frv/model.c	70172;"	d	file:
FLD	sim/frv/model.c	70178;"	d	file:
FLD	sim/frv/model.c	70188;"	d	file:
FLD	sim/frv/model.c	70194;"	d	file:
FLD	sim/frv/model.c	70204;"	d	file:
FLD	sim/frv/model.c	70210;"	d	file:
FLD	sim/frv/model.c	70220;"	d	file:
FLD	sim/frv/model.c	70226;"	d	file:
FLD	sim/frv/model.c	70236;"	d	file:
FLD	sim/frv/model.c	70242;"	d	file:
FLD	sim/frv/model.c	70252;"	d	file:
FLD	sim/frv/model.c	70258;"	d	file:
FLD	sim/frv/model.c	7025;"	d	file:
FLD	sim/frv/model.c	70268;"	d	file:
FLD	sim/frv/model.c	70274;"	d	file:
FLD	sim/frv/model.c	70284;"	d	file:
FLD	sim/frv/model.c	70290;"	d	file:
FLD	sim/frv/model.c	70300;"	d	file:
FLD	sim/frv/model.c	70306;"	d	file:
FLD	sim/frv/model.c	70316;"	d	file:
FLD	sim/frv/model.c	7031;"	d	file:
FLD	sim/frv/model.c	70322;"	d	file:
FLD	sim/frv/model.c	70332;"	d	file:
FLD	sim/frv/model.c	70338;"	d	file:
FLD	sim/frv/model.c	70348;"	d	file:
FLD	sim/frv/model.c	70354;"	d	file:
FLD	sim/frv/model.c	70364;"	d	file:
FLD	sim/frv/model.c	70370;"	d	file:
FLD	sim/frv/model.c	70380;"	d	file:
FLD	sim/frv/model.c	70386;"	d	file:
FLD	sim/frv/model.c	70396;"	d	file:
FLD	sim/frv/model.c	70402;"	d	file:
FLD	sim/frv/model.c	70412;"	d	file:
FLD	sim/frv/model.c	70418;"	d	file:
FLD	sim/frv/model.c	7041;"	d	file:
FLD	sim/frv/model.c	70428;"	d	file:
FLD	sim/frv/model.c	70434;"	d	file:
FLD	sim/frv/model.c	70444;"	d	file:
FLD	sim/frv/model.c	70450;"	d	file:
FLD	sim/frv/model.c	70460;"	d	file:
FLD	sim/frv/model.c	70466;"	d	file:
FLD	sim/frv/model.c	70476;"	d	file:
FLD	sim/frv/model.c	7047;"	d	file:
FLD	sim/frv/model.c	70482;"	d	file:
FLD	sim/frv/model.c	70492;"	d	file:
FLD	sim/frv/model.c	70498;"	d	file:
FLD	sim/frv/model.c	70508;"	d	file:
FLD	sim/frv/model.c	70514;"	d	file:
FLD	sim/frv/model.c	70524;"	d	file:
FLD	sim/frv/model.c	70530;"	d	file:
FLD	sim/frv/model.c	70540;"	d	file:
FLD	sim/frv/model.c	70546;"	d	file:
FLD	sim/frv/model.c	70556;"	d	file:
FLD	sim/frv/model.c	70562;"	d	file:
FLD	sim/frv/model.c	70572;"	d	file:
FLD	sim/frv/model.c	70578;"	d	file:
FLD	sim/frv/model.c	7057;"	d	file:
FLD	sim/frv/model.c	70588;"	d	file:
FLD	sim/frv/model.c	70594;"	d	file:
FLD	sim/frv/model.c	705;"	d	file:
FLD	sim/frv/model.c	70604;"	d	file:
FLD	sim/frv/model.c	70610;"	d	file:
FLD	sim/frv/model.c	70620;"	d	file:
FLD	sim/frv/model.c	70626;"	d	file:
FLD	sim/frv/model.c	70636;"	d	file:
FLD	sim/frv/model.c	7063;"	d	file:
FLD	sim/frv/model.c	70642;"	d	file:
FLD	sim/frv/model.c	70652;"	d	file:
FLD	sim/frv/model.c	70658;"	d	file:
FLD	sim/frv/model.c	70668;"	d	file:
FLD	sim/frv/model.c	70674;"	d	file:
FLD	sim/frv/model.c	70684;"	d	file:
FLD	sim/frv/model.c	70690;"	d	file:
FLD	sim/frv/model.c	70700;"	d	file:
FLD	sim/frv/model.c	70706;"	d	file:
FLD	sim/frv/model.c	70716;"	d	file:
FLD	sim/frv/model.c	70722;"	d	file:
FLD	sim/frv/model.c	70732;"	d	file:
FLD	sim/frv/model.c	70738;"	d	file:
FLD	sim/frv/model.c	7073;"	d	file:
FLD	sim/frv/model.c	70748;"	d	file:
FLD	sim/frv/model.c	70754;"	d	file:
FLD	sim/frv/model.c	70764;"	d	file:
FLD	sim/frv/model.c	70770;"	d	file:
FLD	sim/frv/model.c	70780;"	d	file:
FLD	sim/frv/model.c	70786;"	d	file:
FLD	sim/frv/model.c	70796;"	d	file:
FLD	sim/frv/model.c	7079;"	d	file:
FLD	sim/frv/model.c	70802;"	d	file:
FLD	sim/frv/model.c	70812;"	d	file:
FLD	sim/frv/model.c	70818;"	d	file:
FLD	sim/frv/model.c	70828;"	d	file:
FLD	sim/frv/model.c	70834;"	d	file:
FLD	sim/frv/model.c	70844;"	d	file:
FLD	sim/frv/model.c	70850;"	d	file:
FLD	sim/frv/model.c	70860;"	d	file:
FLD	sim/frv/model.c	70866;"	d	file:
FLD	sim/frv/model.c	70876;"	d	file:
FLD	sim/frv/model.c	70882;"	d	file:
FLD	sim/frv/model.c	70892;"	d	file:
FLD	sim/frv/model.c	70898;"	d	file:
FLD	sim/frv/model.c	7089;"	d	file:
FLD	sim/frv/model.c	70908;"	d	file:
FLD	sim/frv/model.c	70914;"	d	file:
FLD	sim/frv/model.c	70924;"	d	file:
FLD	sim/frv/model.c	70930;"	d	file:
FLD	sim/frv/model.c	70940;"	d	file:
FLD	sim/frv/model.c	70946;"	d	file:
FLD	sim/frv/model.c	70956;"	d	file:
FLD	sim/frv/model.c	7095;"	d	file:
FLD	sim/frv/model.c	70962;"	d	file:
FLD	sim/frv/model.c	70972;"	d	file:
FLD	sim/frv/model.c	70978;"	d	file:
FLD	sim/frv/model.c	70988;"	d	file:
FLD	sim/frv/model.c	70994;"	d	file:
FLD	sim/frv/model.c	71004;"	d	file:
FLD	sim/frv/model.c	71010;"	d	file:
FLD	sim/frv/model.c	71020;"	d	file:
FLD	sim/frv/model.c	71026;"	d	file:
FLD	sim/frv/model.c	71036;"	d	file:
FLD	sim/frv/model.c	71042;"	d	file:
FLD	sim/frv/model.c	71052;"	d	file:
FLD	sim/frv/model.c	71058;"	d	file:
FLD	sim/frv/model.c	7105;"	d	file:
FLD	sim/frv/model.c	71068;"	d	file:
FLD	sim/frv/model.c	71074;"	d	file:
FLD	sim/frv/model.c	71084;"	d	file:
FLD	sim/frv/model.c	71090;"	d	file:
FLD	sim/frv/model.c	71100;"	d	file:
FLD	sim/frv/model.c	71106;"	d	file:
FLD	sim/frv/model.c	71116;"	d	file:
FLD	sim/frv/model.c	7111;"	d	file:
FLD	sim/frv/model.c	71122;"	d	file:
FLD	sim/frv/model.c	71132;"	d	file:
FLD	sim/frv/model.c	71138;"	d	file:
FLD	sim/frv/model.c	71148;"	d	file:
FLD	sim/frv/model.c	71154;"	d	file:
FLD	sim/frv/model.c	71164;"	d	file:
FLD	sim/frv/model.c	71170;"	d	file:
FLD	sim/frv/model.c	71180;"	d	file:
FLD	sim/frv/model.c	71186;"	d	file:
FLD	sim/frv/model.c	71196;"	d	file:
FLD	sim/frv/model.c	711;"	d	file:
FLD	sim/frv/model.c	71202;"	d	file:
FLD	sim/frv/model.c	71212;"	d	file:
FLD	sim/frv/model.c	71218;"	d	file:
FLD	sim/frv/model.c	7121;"	d	file:
FLD	sim/frv/model.c	71228;"	d	file:
FLD	sim/frv/model.c	71234;"	d	file:
FLD	sim/frv/model.c	71244;"	d	file:
FLD	sim/frv/model.c	71250;"	d	file:
FLD	sim/frv/model.c	71260;"	d	file:
FLD	sim/frv/model.c	71266;"	d	file:
FLD	sim/frv/model.c	71276;"	d	file:
FLD	sim/frv/model.c	7127;"	d	file:
FLD	sim/frv/model.c	71282;"	d	file:
FLD	sim/frv/model.c	71292;"	d	file:
FLD	sim/frv/model.c	71298;"	d	file:
FLD	sim/frv/model.c	71308;"	d	file:
FLD	sim/frv/model.c	71314;"	d	file:
FLD	sim/frv/model.c	71328;"	d	file:
FLD	sim/frv/model.c	71334;"	d	file:
FLD	sim/frv/model.c	71348;"	d	file:
FLD	sim/frv/model.c	71354;"	d	file:
FLD	sim/frv/model.c	71369;"	d	file:
FLD	sim/frv/model.c	71375;"	d	file:
FLD	sim/frv/model.c	7137;"	d	file:
FLD	sim/frv/model.c	71389;"	d	file:
FLD	sim/frv/model.c	71395;"	d	file:
FLD	sim/frv/model.c	71409;"	d	file:
FLD	sim/frv/model.c	71415;"	d	file:
FLD	sim/frv/model.c	71430;"	d	file:
FLD	sim/frv/model.c	71436;"	d	file:
FLD	sim/frv/model.c	7143;"	d	file:
FLD	sim/frv/model.c	71455;"	d	file:
FLD	sim/frv/model.c	71461;"	d	file:
FLD	sim/frv/model.c	71480;"	d	file:
FLD	sim/frv/model.c	71486;"	d	file:
FLD	sim/frv/model.c	71505;"	d	file:
FLD	sim/frv/model.c	71511;"	d	file:
FLD	sim/frv/model.c	71530;"	d	file:
FLD	sim/frv/model.c	71536;"	d	file:
FLD	sim/frv/model.c	7153;"	d	file:
FLD	sim/frv/model.c	71555;"	d	file:
FLD	sim/frv/model.c	71561;"	d	file:
FLD	sim/frv/model.c	71580;"	d	file:
FLD	sim/frv/model.c	71586;"	d	file:
FLD	sim/frv/model.c	7159;"	d	file:
FLD	sim/frv/model.c	71603;"	d	file:
FLD	sim/frv/model.c	71609;"	d	file:
FLD	sim/frv/model.c	71626;"	d	file:
FLD	sim/frv/model.c	71632;"	d	file:
FLD	sim/frv/model.c	71649;"	d	file:
FLD	sim/frv/model.c	71655;"	d	file:
FLD	sim/frv/model.c	71672;"	d	file:
FLD	sim/frv/model.c	71678;"	d	file:
FLD	sim/frv/model.c	71697;"	d	file:
FLD	sim/frv/model.c	7169;"	d	file:
FLD	sim/frv/model.c	71703;"	d	file:
FLD	sim/frv/model.c	71720;"	d	file:
FLD	sim/frv/model.c	71726;"	d	file:
FLD	sim/frv/model.c	71746;"	d	file:
FLD	sim/frv/model.c	71752;"	d	file:
FLD	sim/frv/model.c	7175;"	d	file:
FLD	sim/frv/model.c	71770;"	d	file:
FLD	sim/frv/model.c	71776;"	d	file:
FLD	sim/frv/model.c	71796;"	d	file:
FLD	sim/frv/model.c	71802;"	d	file:
FLD	sim/frv/model.c	71820;"	d	file:
FLD	sim/frv/model.c	71826;"	d	file:
FLD	sim/frv/model.c	71841;"	d	file:
FLD	sim/frv/model.c	71847;"	d	file:
FLD	sim/frv/model.c	7185;"	d	file:
FLD	sim/frv/model.c	71866;"	d	file:
FLD	sim/frv/model.c	71872;"	d	file:
FLD	sim/frv/model.c	71889;"	d	file:
FLD	sim/frv/model.c	71895;"	d	file:
FLD	sim/frv/model.c	71912;"	d	file:
FLD	sim/frv/model.c	71918;"	d	file:
FLD	sim/frv/model.c	7191;"	d	file:
FLD	sim/frv/model.c	71934;"	d	file:
FLD	sim/frv/model.c	71940;"	d	file:
FLD	sim/frv/model.c	71955;"	d	file:
FLD	sim/frv/model.c	71961;"	d	file:
FLD	sim/frv/model.c	71977;"	d	file:
FLD	sim/frv/model.c	71983;"	d	file:
FLD	sim/frv/model.c	71999;"	d	file:
FLD	sim/frv/model.c	71;"	d	file:
FLD	sim/frv/model.c	72005;"	d	file:
FLD	sim/frv/model.c	7201;"	d	file:
FLD	sim/frv/model.c	72022;"	d	file:
FLD	sim/frv/model.c	72028;"	d	file:
FLD	sim/frv/model.c	72044;"	d	file:
FLD	sim/frv/model.c	72050;"	d	file:
FLD	sim/frv/model.c	72067;"	d	file:
FLD	sim/frv/model.c	72073;"	d	file:
FLD	sim/frv/model.c	7207;"	d	file:
FLD	sim/frv/model.c	72092;"	d	file:
FLD	sim/frv/model.c	72098;"	d	file:
FLD	sim/frv/model.c	72117;"	d	file:
FLD	sim/frv/model.c	72123;"	d	file:
FLD	sim/frv/model.c	72140;"	d	file:
FLD	sim/frv/model.c	72146;"	d	file:
FLD	sim/frv/model.c	72163;"	d	file:
FLD	sim/frv/model.c	72169;"	d	file:
FLD	sim/frv/model.c	7217;"	d	file:
FLD	sim/frv/model.c	72186;"	d	file:
FLD	sim/frv/model.c	72192;"	d	file:
FLD	sim/frv/model.c	721;"	d	file:
FLD	sim/frv/model.c	72209;"	d	file:
FLD	sim/frv/model.c	72215;"	d	file:
FLD	sim/frv/model.c	72232;"	d	file:
FLD	sim/frv/model.c	72238;"	d	file:
FLD	sim/frv/model.c	7223;"	d	file:
FLD	sim/frv/model.c	72255;"	d	file:
FLD	sim/frv/model.c	72261;"	d	file:
FLD	sim/frv/model.c	72278;"	d	file:
FLD	sim/frv/model.c	72284;"	d	file:
FLD	sim/frv/model.c	72301;"	d	file:
FLD	sim/frv/model.c	72307;"	d	file:
FLD	sim/frv/model.c	72324;"	d	file:
FLD	sim/frv/model.c	72330;"	d	file:
FLD	sim/frv/model.c	7233;"	d	file:
FLD	sim/frv/model.c	72346;"	d	file:
FLD	sim/frv/model.c	72352;"	d	file:
FLD	sim/frv/model.c	72368;"	d	file:
FLD	sim/frv/model.c	72374;"	d	file:
FLD	sim/frv/model.c	72390;"	d	file:
FLD	sim/frv/model.c	72396;"	d	file:
FLD	sim/frv/model.c	7239;"	d	file:
FLD	sim/frv/model.c	72412;"	d	file:
FLD	sim/frv/model.c	72418;"	d	file:
FLD	sim/frv/model.c	72434;"	d	file:
FLD	sim/frv/model.c	72440;"	d	file:
FLD	sim/frv/model.c	72456;"	d	file:
FLD	sim/frv/model.c	72462;"	d	file:
FLD	sim/frv/model.c	72478;"	d	file:
FLD	sim/frv/model.c	72484;"	d	file:
FLD	sim/frv/model.c	7249;"	d	file:
FLD	sim/frv/model.c	72500;"	d	file:
FLD	sim/frv/model.c	72506;"	d	file:
FLD	sim/frv/model.c	72516;"	d	file:
FLD	sim/frv/model.c	72522;"	d	file:
FLD	sim/frv/model.c	72532;"	d	file:
FLD	sim/frv/model.c	72538;"	d	file:
FLD	sim/frv/model.c	72548;"	d	file:
FLD	sim/frv/model.c	72554;"	d	file:
FLD	sim/frv/model.c	7255;"	d	file:
FLD	sim/frv/model.c	72564;"	d	file:
FLD	sim/frv/model.c	72570;"	d	file:
FLD	sim/frv/model.c	72586;"	d	file:
FLD	sim/frv/model.c	72592;"	d	file:
FLD	sim/frv/model.c	72608;"	d	file:
FLD	sim/frv/model.c	72614;"	d	file:
FLD	sim/frv/model.c	72630;"	d	file:
FLD	sim/frv/model.c	72636;"	d	file:
FLD	sim/frv/model.c	72652;"	d	file:
FLD	sim/frv/model.c	72658;"	d	file:
FLD	sim/frv/model.c	7265;"	d	file:
FLD	sim/frv/model.c	72674;"	d	file:
FLD	sim/frv/model.c	72680;"	d	file:
FLD	sim/frv/model.c	72696;"	d	file:
FLD	sim/frv/model.c	72702;"	d	file:
FLD	sim/frv/model.c	7271;"	d	file:
FLD	sim/frv/model.c	72722;"	d	file:
FLD	sim/frv/model.c	72728;"	d	file:
FLD	sim/frv/model.c	72748;"	d	file:
FLD	sim/frv/model.c	72754;"	d	file:
FLD	sim/frv/model.c	72774;"	d	file:
FLD	sim/frv/model.c	72780;"	d	file:
FLD	sim/frv/model.c	727;"	d	file:
FLD	sim/frv/model.c	72800;"	d	file:
FLD	sim/frv/model.c	72806;"	d	file:
FLD	sim/frv/model.c	7281;"	d	file:
FLD	sim/frv/model.c	72826;"	d	file:
FLD	sim/frv/model.c	72832;"	d	file:
FLD	sim/frv/model.c	72852;"	d	file:
FLD	sim/frv/model.c	72858;"	d	file:
FLD	sim/frv/model.c	72876;"	d	file:
FLD	sim/frv/model.c	7287;"	d	file:
FLD	sim/frv/model.c	72882;"	d	file:
FLD	sim/frv/model.c	72900;"	d	file:
FLD	sim/frv/model.c	72906;"	d	file:
FLD	sim/frv/model.c	72924;"	d	file:
FLD	sim/frv/model.c	72930;"	d	file:
FLD	sim/frv/model.c	72948;"	d	file:
FLD	sim/frv/model.c	72954;"	d	file:
FLD	sim/frv/model.c	72972;"	d	file:
FLD	sim/frv/model.c	72978;"	d	file:
FLD	sim/frv/model.c	7297;"	d	file:
FLD	sim/frv/model.c	72996;"	d	file:
FLD	sim/frv/model.c	73002;"	d	file:
FLD	sim/frv/model.c	73022;"	d	file:
FLD	sim/frv/model.c	73028;"	d	file:
FLD	sim/frv/model.c	7303;"	d	file:
FLD	sim/frv/model.c	73048;"	d	file:
FLD	sim/frv/model.c	73054;"	d	file:
FLD	sim/frv/model.c	73074;"	d	file:
FLD	sim/frv/model.c	73080;"	d	file:
FLD	sim/frv/model.c	73100;"	d	file:
FLD	sim/frv/model.c	73106;"	d	file:
FLD	sim/frv/model.c	73126;"	d	file:
FLD	sim/frv/model.c	73132;"	d	file:
FLD	sim/frv/model.c	7313;"	d	file:
FLD	sim/frv/model.c	73152;"	d	file:
FLD	sim/frv/model.c	73158;"	d	file:
FLD	sim/frv/model.c	73176;"	d	file:
FLD	sim/frv/model.c	73182;"	d	file:
FLD	sim/frv/model.c	7319;"	d	file:
FLD	sim/frv/model.c	73200;"	d	file:
FLD	sim/frv/model.c	73206;"	d	file:
FLD	sim/frv/model.c	73224;"	d	file:
FLD	sim/frv/model.c	73230;"	d	file:
FLD	sim/frv/model.c	73248;"	d	file:
FLD	sim/frv/model.c	73254;"	d	file:
FLD	sim/frv/model.c	73272;"	d	file:
FLD	sim/frv/model.c	73278;"	d	file:
FLD	sim/frv/model.c	73296;"	d	file:
FLD	sim/frv/model.c	7329;"	d	file:
FLD	sim/frv/model.c	73302;"	d	file:
FLD	sim/frv/model.c	73320;"	d	file:
FLD	sim/frv/model.c	73326;"	d	file:
FLD	sim/frv/model.c	73346;"	d	file:
FLD	sim/frv/model.c	73352;"	d	file:
FLD	sim/frv/model.c	7335;"	d	file:
FLD	sim/frv/model.c	73372;"	d	file:
FLD	sim/frv/model.c	73378;"	d	file:
FLD	sim/frv/model.c	73398;"	d	file:
FLD	sim/frv/model.c	73404;"	d	file:
FLD	sim/frv/model.c	73424;"	d	file:
FLD	sim/frv/model.c	73430;"	d	file:
FLD	sim/frv/model.c	73450;"	d	file:
FLD	sim/frv/model.c	73456;"	d	file:
FLD	sim/frv/model.c	7345;"	d	file:
FLD	sim/frv/model.c	73476;"	d	file:
FLD	sim/frv/model.c	73482;"	d	file:
FLD	sim/frv/model.c	73502;"	d	file:
FLD	sim/frv/model.c	73508;"	d	file:
FLD	sim/frv/model.c	7351;"	d	file:
FLD	sim/frv/model.c	73528;"	d	file:
FLD	sim/frv/model.c	73534;"	d	file:
FLD	sim/frv/model.c	73552;"	d	file:
FLD	sim/frv/model.c	73558;"	d	file:
FLD	sim/frv/model.c	73576;"	d	file:
FLD	sim/frv/model.c	73582;"	d	file:
FLD	sim/frv/model.c	73600;"	d	file:
FLD	sim/frv/model.c	73606;"	d	file:
FLD	sim/frv/model.c	7361;"	d	file:
FLD	sim/frv/model.c	73624;"	d	file:
FLD	sim/frv/model.c	73630;"	d	file:
FLD	sim/frv/model.c	73643;"	d	file:
FLD	sim/frv/model.c	73649;"	d	file:
FLD	sim/frv/model.c	73662;"	d	file:
FLD	sim/frv/model.c	73668;"	d	file:
FLD	sim/frv/model.c	7367;"	d	file:
FLD	sim/frv/model.c	73681;"	d	file:
FLD	sim/frv/model.c	73687;"	d	file:
FLD	sim/frv/model.c	73700;"	d	file:
FLD	sim/frv/model.c	73706;"	d	file:
FLD	sim/frv/model.c	73719;"	d	file:
FLD	sim/frv/model.c	73725;"	d	file:
FLD	sim/frv/model.c	73741;"	d	file:
FLD	sim/frv/model.c	73747;"	d	file:
FLD	sim/frv/model.c	73762;"	d	file:
FLD	sim/frv/model.c	73768;"	d	file:
FLD	sim/frv/model.c	73778;"	d	file:
FLD	sim/frv/model.c	7377;"	d	file:
FLD	sim/frv/model.c	73784;"	d	file:
FLD	sim/frv/model.c	73797;"	d	file:
FLD	sim/frv/model.c	737;"	d	file:
FLD	sim/frv/model.c	73803;"	d	file:
FLD	sim/frv/model.c	73816;"	d	file:
FLD	sim/frv/model.c	73822;"	d	file:
FLD	sim/frv/model.c	73837;"	d	file:
FLD	sim/frv/model.c	7383;"	d	file:
FLD	sim/frv/model.c	73843;"	d	file:
FLD	sim/frv/model.c	73858;"	d	file:
FLD	sim/frv/model.c	73864;"	d	file:
FLD	sim/frv/model.c	73874;"	d	file:
FLD	sim/frv/model.c	73880;"	d	file:
FLD	sim/frv/model.c	73890;"	d	file:
FLD	sim/frv/model.c	73896;"	d	file:
FLD	sim/frv/model.c	73906;"	d	file:
FLD	sim/frv/model.c	73912;"	d	file:
FLD	sim/frv/model.c	73926;"	d	file:
FLD	sim/frv/model.c	73932;"	d	file:
FLD	sim/frv/model.c	7393;"	d	file:
FLD	sim/frv/model.c	73946;"	d	file:
FLD	sim/frv/model.c	73952;"	d	file:
FLD	sim/frv/model.c	73970;"	d	file:
FLD	sim/frv/model.c	73976;"	d	file:
FLD	sim/frv/model.c	73994;"	d	file:
FLD	sim/frv/model.c	7399;"	d	file:
FLD	sim/frv/model.c	74000;"	d	file:
FLD	sim/frv/model.c	74016;"	d	file:
FLD	sim/frv/model.c	74022;"	d	file:
FLD	sim/frv/model.c	74040;"	d	file:
FLD	sim/frv/model.c	74046;"	d	file:
FLD	sim/frv/model.c	74056;"	d	file:
FLD	sim/frv/model.c	74062;"	d	file:
FLD	sim/frv/model.c	74072;"	d	file:
FLD	sim/frv/model.c	74078;"	d	file:
FLD	sim/frv/model.c	74088;"	d	file:
FLD	sim/frv/model.c	74094;"	d	file:
FLD	sim/frv/model.c	7409;"	d	file:
FLD	sim/frv/model.c	74114;"	d	file:
FLD	sim/frv/model.c	74120;"	d	file:
FLD	sim/frv/model.c	74140;"	d	file:
FLD	sim/frv/model.c	74146;"	d	file:
FLD	sim/frv/model.c	7415;"	d	file:
FLD	sim/frv/model.c	74166;"	d	file:
FLD	sim/frv/model.c	74172;"	d	file:
FLD	sim/frv/model.c	74192;"	d	file:
FLD	sim/frv/model.c	74198;"	d	file:
FLD	sim/frv/model.c	74218;"	d	file:
FLD	sim/frv/model.c	74224;"	d	file:
FLD	sim/frv/model.c	74242;"	d	file:
FLD	sim/frv/model.c	74248;"	d	file:
FLD	sim/frv/model.c	7425;"	d	file:
FLD	sim/frv/model.c	74268;"	d	file:
FLD	sim/frv/model.c	74274;"	d	file:
FLD	sim/frv/model.c	74284;"	d	file:
FLD	sim/frv/model.c	74290;"	d	file:
FLD	sim/frv/model.c	74310;"	d	file:
FLD	sim/frv/model.c	74316;"	d	file:
FLD	sim/frv/model.c	7431;"	d	file:
FLD	sim/frv/model.c	74326;"	d	file:
FLD	sim/frv/model.c	74332;"	d	file:
FLD	sim/frv/model.c	74352;"	d	file:
FLD	sim/frv/model.c	74358;"	d	file:
FLD	sim/frv/model.c	74378;"	d	file:
FLD	sim/frv/model.c	74384;"	d	file:
FLD	sim/frv/model.c	743;"	d	file:
FLD	sim/frv/model.c	74402;"	d	file:
FLD	sim/frv/model.c	74408;"	d	file:
FLD	sim/frv/model.c	7441;"	d	file:
FLD	sim/frv/model.c	74426;"	d	file:
FLD	sim/frv/model.c	74432;"	d	file:
FLD	sim/frv/model.c	74450;"	d	file:
FLD	sim/frv/model.c	74456;"	d	file:
FLD	sim/frv/model.c	74476;"	d	file:
FLD	sim/frv/model.c	7447;"	d	file:
FLD	sim/frv/model.c	74482;"	d	file:
FLD	sim/frv/model.c	74502;"	d	file:
FLD	sim/frv/model.c	74508;"	d	file:
FLD	sim/frv/model.c	74528;"	d	file:
FLD	sim/frv/model.c	74534;"	d	file:
FLD	sim/frv/model.c	74544;"	d	file:
FLD	sim/frv/model.c	74550;"	d	file:
FLD	sim/frv/model.c	74560;"	d	file:
FLD	sim/frv/model.c	74566;"	d	file:
FLD	sim/frv/model.c	7457;"	d	file:
FLD	sim/frv/model.c	74586;"	d	file:
FLD	sim/frv/model.c	74592;"	d	file:
FLD	sim/frv/model.c	74612;"	d	file:
FLD	sim/frv/model.c	74618;"	d	file:
FLD	sim/frv/model.c	74638;"	d	file:
FLD	sim/frv/model.c	7463;"	d	file:
FLD	sim/frv/model.c	74644;"	d	file:
FLD	sim/frv/model.c	74664;"	d	file:
FLD	sim/frv/model.c	74670;"	d	file:
FLD	sim/frv/model.c	74690;"	d	file:
FLD	sim/frv/model.c	74696;"	d	file:
FLD	sim/frv/model.c	74716;"	d	file:
FLD	sim/frv/model.c	74722;"	d	file:
FLD	sim/frv/model.c	7473;"	d	file:
FLD	sim/frv/model.c	74740;"	d	file:
FLD	sim/frv/model.c	74746;"	d	file:
FLD	sim/frv/model.c	74766;"	d	file:
FLD	sim/frv/model.c	74772;"	d	file:
FLD	sim/frv/model.c	74792;"	d	file:
FLD	sim/frv/model.c	74798;"	d	file:
FLD	sim/frv/model.c	7479;"	d	file:
FLD	sim/frv/model.c	74818;"	d	file:
FLD	sim/frv/model.c	74824;"	d	file:
FLD	sim/frv/model.c	74844;"	d	file:
FLD	sim/frv/model.c	74850;"	d	file:
FLD	sim/frv/model.c	74870;"	d	file:
FLD	sim/frv/model.c	74876;"	d	file:
FLD	sim/frv/model.c	74896;"	d	file:
FLD	sim/frv/model.c	7489;"	d	file:
FLD	sim/frv/model.c	74902;"	d	file:
FLD	sim/frv/model.c	74922;"	d	file:
FLD	sim/frv/model.c	74928;"	d	file:
FLD	sim/frv/model.c	74950;"	d	file:
FLD	sim/frv/model.c	74956;"	d	file:
FLD	sim/frv/model.c	7495;"	d	file:
FLD	sim/frv/model.c	74978;"	d	file:
FLD	sim/frv/model.c	74984;"	d	file:
FLD	sim/frv/model.c	75006;"	d	file:
FLD	sim/frv/model.c	75012;"	d	file:
FLD	sim/frv/model.c	75034;"	d	file:
FLD	sim/frv/model.c	75040;"	d	file:
FLD	sim/frv/model.c	7505;"	d	file:
FLD	sim/frv/model.c	75062;"	d	file:
FLD	sim/frv/model.c	75068;"	d	file:
FLD	sim/frv/model.c	75090;"	d	file:
FLD	sim/frv/model.c	75096;"	d	file:
FLD	sim/frv/model.c	75118;"	d	file:
FLD	sim/frv/model.c	7511;"	d	file:
FLD	sim/frv/model.c	75124;"	d	file:
FLD	sim/frv/model.c	75146;"	d	file:
FLD	sim/frv/model.c	75152;"	d	file:
FLD	sim/frv/model.c	75174;"	d	file:
FLD	sim/frv/model.c	75180;"	d	file:
FLD	sim/frv/model.c	75202;"	d	file:
FLD	sim/frv/model.c	75208;"	d	file:
FLD	sim/frv/model.c	7521;"	d	file:
FLD	sim/frv/model.c	75228;"	d	file:
FLD	sim/frv/model.c	75234;"	d	file:
FLD	sim/frv/model.c	75254;"	d	file:
FLD	sim/frv/model.c	75260;"	d	file:
FLD	sim/frv/model.c	7527;"	d	file:
FLD	sim/frv/model.c	75280;"	d	file:
FLD	sim/frv/model.c	75286;"	d	file:
FLD	sim/frv/model.c	75306;"	d	file:
FLD	sim/frv/model.c	75312;"	d	file:
FLD	sim/frv/model.c	75332;"	d	file:
FLD	sim/frv/model.c	75338;"	d	file:
FLD	sim/frv/model.c	75358;"	d	file:
FLD	sim/frv/model.c	75364;"	d	file:
FLD	sim/frv/model.c	7537;"	d	file:
FLD	sim/frv/model.c	75384;"	d	file:
FLD	sim/frv/model.c	75390;"	d	file:
FLD	sim/frv/model.c	753;"	d	file:
FLD	sim/frv/model.c	75410;"	d	file:
FLD	sim/frv/model.c	75416;"	d	file:
FLD	sim/frv/model.c	75436;"	d	file:
FLD	sim/frv/model.c	7543;"	d	file:
FLD	sim/frv/model.c	75442;"	d	file:
FLD	sim/frv/model.c	75462;"	d	file:
FLD	sim/frv/model.c	75468;"	d	file:
FLD	sim/frv/model.c	75488;"	d	file:
FLD	sim/frv/model.c	75494;"	d	file:
FLD	sim/frv/model.c	75516;"	d	file:
FLD	sim/frv/model.c	75522;"	d	file:
FLD	sim/frv/model.c	7553;"	d	file:
FLD	sim/frv/model.c	75544;"	d	file:
FLD	sim/frv/model.c	75550;"	d	file:
FLD	sim/frv/model.c	75570;"	d	file:
FLD	sim/frv/model.c	75576;"	d	file:
FLD	sim/frv/model.c	75596;"	d	file:
FLD	sim/frv/model.c	7559;"	d	file:
FLD	sim/frv/model.c	75602;"	d	file:
FLD	sim/frv/model.c	75620;"	d	file:
FLD	sim/frv/model.c	75626;"	d	file:
FLD	sim/frv/model.c	75644;"	d	file:
FLD	sim/frv/model.c	75650;"	d	file:
FLD	sim/frv/model.c	75668;"	d	file:
FLD	sim/frv/model.c	75674;"	d	file:
FLD	sim/frv/model.c	75692;"	d	file:
FLD	sim/frv/model.c	75698;"	d	file:
FLD	sim/frv/model.c	7569;"	d	file:
FLD	sim/frv/model.c	75716;"	d	file:
FLD	sim/frv/model.c	75722;"	d	file:
FLD	sim/frv/model.c	75740;"	d	file:
FLD	sim/frv/model.c	75746;"	d	file:
FLD	sim/frv/model.c	75756;"	d	file:
FLD	sim/frv/model.c	7575;"	d	file:
FLD	sim/frv/model.c	75762;"	d	file:
FLD	sim/frv/model.c	75780;"	d	file:
FLD	sim/frv/model.c	75786;"	d	file:
FLD	sim/frv/model.c	75796;"	d	file:
FLD	sim/frv/model.c	75802;"	d	file:
FLD	sim/frv/model.c	75820;"	d	file:
FLD	sim/frv/model.c	75826;"	d	file:
FLD	sim/frv/model.c	75844;"	d	file:
FLD	sim/frv/model.c	75850;"	d	file:
FLD	sim/frv/model.c	7585;"	d	file:
FLD	sim/frv/model.c	75868;"	d	file:
FLD	sim/frv/model.c	75874;"	d	file:
FLD	sim/frv/model.c	75892;"	d	file:
FLD	sim/frv/model.c	75898;"	d	file:
FLD	sim/frv/model.c	75916;"	d	file:
FLD	sim/frv/model.c	7591;"	d	file:
FLD	sim/frv/model.c	75922;"	d	file:
FLD	sim/frv/model.c	75940;"	d	file:
FLD	sim/frv/model.c	75946;"	d	file:
FLD	sim/frv/model.c	75966;"	d	file:
FLD	sim/frv/model.c	75972;"	d	file:
FLD	sim/frv/model.c	75992;"	d	file:
FLD	sim/frv/model.c	75998;"	d	file:
FLD	sim/frv/model.c	759;"	d	file:
FLD	sim/frv/model.c	76018;"	d	file:
FLD	sim/frv/model.c	7601;"	d	file:
FLD	sim/frv/model.c	76024;"	d	file:
FLD	sim/frv/model.c	76044;"	d	file:
FLD	sim/frv/model.c	76050;"	d	file:
FLD	sim/frv/model.c	76070;"	d	file:
FLD	sim/frv/model.c	76076;"	d	file:
FLD	sim/frv/model.c	7607;"	d	file:
FLD	sim/frv/model.c	76096;"	d	file:
FLD	sim/frv/model.c	76102;"	d	file:
FLD	sim/frv/model.c	76122;"	d	file:
FLD	sim/frv/model.c	76128;"	d	file:
FLD	sim/frv/model.c	76148;"	d	file:
FLD	sim/frv/model.c	76154;"	d	file:
FLD	sim/frv/model.c	76174;"	d	file:
FLD	sim/frv/model.c	7617;"	d	file:
FLD	sim/frv/model.c	76180;"	d	file:
FLD	sim/frv/model.c	76200;"	d	file:
FLD	sim/frv/model.c	76206;"	d	file:
FLD	sim/frv/model.c	76224;"	d	file:
FLD	sim/frv/model.c	76230;"	d	file:
FLD	sim/frv/model.c	7623;"	d	file:
FLD	sim/frv/model.c	76248;"	d	file:
FLD	sim/frv/model.c	76254;"	d	file:
FLD	sim/frv/model.c	76274;"	d	file:
FLD	sim/frv/model.c	76280;"	d	file:
FLD	sim/frv/model.c	76300;"	d	file:
FLD	sim/frv/model.c	76306;"	d	file:
FLD	sim/frv/model.c	76326;"	d	file:
FLD	sim/frv/model.c	76332;"	d	file:
FLD	sim/frv/model.c	7633;"	d	file:
FLD	sim/frv/model.c	76352;"	d	file:
FLD	sim/frv/model.c	76358;"	d	file:
FLD	sim/frv/model.c	76372;"	d	file:
FLD	sim/frv/model.c	76378;"	d	file:
FLD	sim/frv/model.c	76392;"	d	file:
FLD	sim/frv/model.c	76398;"	d	file:
FLD	sim/frv/model.c	7639;"	d	file:
FLD	sim/frv/model.c	76414;"	d	file:
FLD	sim/frv/model.c	76420;"	d	file:
FLD	sim/frv/model.c	76440;"	d	file:
FLD	sim/frv/model.c	76446;"	d	file:
FLD	sim/frv/model.c	76466;"	d	file:
FLD	sim/frv/model.c	76472;"	d	file:
FLD	sim/frv/model.c	76492;"	d	file:
FLD	sim/frv/model.c	76498;"	d	file:
FLD	sim/frv/model.c	7649;"	d	file:
FLD	sim/frv/model.c	76518;"	d	file:
FLD	sim/frv/model.c	76524;"	d	file:
FLD	sim/frv/model.c	76544;"	d	file:
FLD	sim/frv/model.c	76550;"	d	file:
FLD	sim/frv/model.c	7655;"	d	file:
FLD	sim/frv/model.c	76570;"	d	file:
FLD	sim/frv/model.c	76576;"	d	file:
FLD	sim/frv/model.c	76596;"	d	file:
FLD	sim/frv/model.c	76602;"	d	file:
FLD	sim/frv/model.c	76622;"	d	file:
FLD	sim/frv/model.c	76628;"	d	file:
FLD	sim/frv/model.c	76638;"	d	file:
FLD	sim/frv/model.c	76644;"	d	file:
FLD	sim/frv/model.c	76654;"	d	file:
FLD	sim/frv/model.c	7665;"	d	file:
FLD	sim/frv/model.c	76660;"	d	file:
FLD	sim/frv/model.c	76670;"	d	file:
FLD	sim/frv/model.c	76676;"	d	file:
FLD	sim/frv/model.c	76686;"	d	file:
FLD	sim/frv/model.c	76692;"	d	file:
FLD	sim/frv/model.c	76702;"	d	file:
FLD	sim/frv/model.c	76708;"	d	file:
FLD	sim/frv/model.c	76718;"	d	file:
FLD	sim/frv/model.c	7671;"	d	file:
FLD	sim/frv/model.c	76724;"	d	file:
FLD	sim/frv/model.c	76734;"	d	file:
FLD	sim/frv/model.c	76740;"	d	file:
FLD	sim/frv/model.c	76750;"	d	file:
FLD	sim/frv/model.c	76756;"	d	file:
FLD	sim/frv/model.c	76766;"	d	file:
FLD	sim/frv/model.c	76772;"	d	file:
FLD	sim/frv/model.c	76792;"	d	file:
FLD	sim/frv/model.c	76798;"	d	file:
FLD	sim/frv/model.c	76818;"	d	file:
FLD	sim/frv/model.c	7681;"	d	file:
FLD	sim/frv/model.c	76824;"	d	file:
FLD	sim/frv/model.c	76834;"	d	file:
FLD	sim/frv/model.c	76840;"	d	file:
FLD	sim/frv/model.c	76850;"	d	file:
FLD	sim/frv/model.c	76856;"	d	file:
FLD	sim/frv/model.c	76866;"	d	file:
FLD	sim/frv/model.c	76872;"	d	file:
FLD	sim/frv/model.c	7687;"	d	file:
FLD	sim/frv/model.c	76882;"	d	file:
FLD	sim/frv/model.c	76888;"	d	file:
FLD	sim/frv/model.c	76898;"	d	file:
FLD	sim/frv/model.c	76904;"	d	file:
FLD	sim/frv/model.c	76914;"	d	file:
FLD	sim/frv/model.c	76920;"	d	file:
FLD	sim/frv/model.c	76930;"	d	file:
FLD	sim/frv/model.c	76936;"	d	file:
FLD	sim/frv/model.c	76946;"	d	file:
FLD	sim/frv/model.c	76952;"	d	file:
FLD	sim/frv/model.c	76972;"	d	file:
FLD	sim/frv/model.c	76978;"	d	file:
FLD	sim/frv/model.c	7697;"	d	file:
FLD	sim/frv/model.c	76998;"	d	file:
FLD	sim/frv/model.c	769;"	d	file:
FLD	sim/frv/model.c	77004;"	d	file:
FLD	sim/frv/model.c	77024;"	d	file:
FLD	sim/frv/model.c	77030;"	d	file:
FLD	sim/frv/model.c	7703;"	d	file:
FLD	sim/frv/model.c	77050;"	d	file:
FLD	sim/frv/model.c	77056;"	d	file:
FLD	sim/frv/model.c	77076;"	d	file:
FLD	sim/frv/model.c	77082;"	d	file:
FLD	sim/frv/model.c	77092;"	d	file:
FLD	sim/frv/model.c	77098;"	d	file:
FLD	sim/frv/model.c	77108;"	d	file:
FLD	sim/frv/model.c	77114;"	d	file:
FLD	sim/frv/model.c	77124;"	d	file:
FLD	sim/frv/model.c	77130;"	d	file:
FLD	sim/frv/model.c	7713;"	d	file:
FLD	sim/frv/model.c	77140;"	d	file:
FLD	sim/frv/model.c	77146;"	d	file:
FLD	sim/frv/model.c	77156;"	d	file:
FLD	sim/frv/model.c	77162;"	d	file:
FLD	sim/frv/model.c	77182;"	d	file:
FLD	sim/frv/model.c	77188;"	d	file:
FLD	sim/frv/model.c	7719;"	d	file:
FLD	sim/frv/model.c	77208;"	d	file:
FLD	sim/frv/model.c	77214;"	d	file:
FLD	sim/frv/model.c	77234;"	d	file:
FLD	sim/frv/model.c	77240;"	d	file:
FLD	sim/frv/model.c	77250;"	d	file:
FLD	sim/frv/model.c	77256;"	d	file:
FLD	sim/frv/model.c	77266;"	d	file:
FLD	sim/frv/model.c	77272;"	d	file:
FLD	sim/frv/model.c	77282;"	d	file:
FLD	sim/frv/model.c	77288;"	d	file:
FLD	sim/frv/model.c	77298;"	d	file:
FLD	sim/frv/model.c	7729;"	d	file:
FLD	sim/frv/model.c	77304;"	d	file:
FLD	sim/frv/model.c	77324;"	d	file:
FLD	sim/frv/model.c	77330;"	d	file:
FLD	sim/frv/model.c	77340;"	d	file:
FLD	sim/frv/model.c	77346;"	d	file:
FLD	sim/frv/model.c	7735;"	d	file:
FLD	sim/frv/model.c	77366;"	d	file:
FLD	sim/frv/model.c	77372;"	d	file:
FLD	sim/frv/model.c	77382;"	d	file:
FLD	sim/frv/model.c	77388;"	d	file:
FLD	sim/frv/model.c	77398;"	d	file:
FLD	sim/frv/model.c	77404;"	d	file:
FLD	sim/frv/model.c	77414;"	d	file:
FLD	sim/frv/model.c	77420;"	d	file:
FLD	sim/frv/model.c	77430;"	d	file:
FLD	sim/frv/model.c	77436;"	d	file:
FLD	sim/frv/model.c	77446;"	d	file:
FLD	sim/frv/model.c	77452;"	d	file:
FLD	sim/frv/model.c	7745;"	d	file:
FLD	sim/frv/model.c	77462;"	d	file:
FLD	sim/frv/model.c	77468;"	d	file:
FLD	sim/frv/model.c	77478;"	d	file:
FLD	sim/frv/model.c	77484;"	d	file:
FLD	sim/frv/model.c	77502;"	d	file:
FLD	sim/frv/model.c	77508;"	d	file:
FLD	sim/frv/model.c	7751;"	d	file:
FLD	sim/frv/model.c	77526;"	d	file:
FLD	sim/frv/model.c	77532;"	d	file:
FLD	sim/frv/model.c	77550;"	d	file:
FLD	sim/frv/model.c	77556;"	d	file:
FLD	sim/frv/model.c	77574;"	d	file:
FLD	sim/frv/model.c	77580;"	d	file:
FLD	sim/frv/model.c	77598;"	d	file:
FLD	sim/frv/model.c	775;"	d	file:
FLD	sim/frv/model.c	77604;"	d	file:
FLD	sim/frv/model.c	7761;"	d	file:
FLD	sim/frv/model.c	77622;"	d	file:
FLD	sim/frv/model.c	77628;"	d	file:
FLD	sim/frv/model.c	77646;"	d	file:
FLD	sim/frv/model.c	77652;"	d	file:
FLD	sim/frv/model.c	77670;"	d	file:
FLD	sim/frv/model.c	77676;"	d	file:
FLD	sim/frv/model.c	7767;"	d	file:
FLD	sim/frv/model.c	77686;"	d	file:
FLD	sim/frv/model.c	77692;"	d	file:
FLD	sim/frv/model.c	77702;"	d	file:
FLD	sim/frv/model.c	77708;"	d	file:
FLD	sim/frv/model.c	77718;"	d	file:
FLD	sim/frv/model.c	77724;"	d	file:
FLD	sim/frv/model.c	77734;"	d	file:
FLD	sim/frv/model.c	77740;"	d	file:
FLD	sim/frv/model.c	77750;"	d	file:
FLD	sim/frv/model.c	77756;"	d	file:
FLD	sim/frv/model.c	77766;"	d	file:
FLD	sim/frv/model.c	77772;"	d	file:
FLD	sim/frv/model.c	7777;"	d	file:
FLD	sim/frv/model.c	77782;"	d	file:
FLD	sim/frv/model.c	77788;"	d	file:
FLD	sim/frv/model.c	77798;"	d	file:
FLD	sim/frv/model.c	77804;"	d	file:
FLD	sim/frv/model.c	77822;"	d	file:
FLD	sim/frv/model.c	77828;"	d	file:
FLD	sim/frv/model.c	7783;"	d	file:
FLD	sim/frv/model.c	77846;"	d	file:
FLD	sim/frv/model.c	77852;"	d	file:
FLD	sim/frv/model.c	77862;"	d	file:
FLD	sim/frv/model.c	77868;"	d	file:
FLD	sim/frv/model.c	77878;"	d	file:
FLD	sim/frv/model.c	77884;"	d	file:
FLD	sim/frv/model.c	77894;"	d	file:
FLD	sim/frv/model.c	77900;"	d	file:
FLD	sim/frv/model.c	77910;"	d	file:
FLD	sim/frv/model.c	77916;"	d	file:
FLD	sim/frv/model.c	77926;"	d	file:
FLD	sim/frv/model.c	77932;"	d	file:
FLD	sim/frv/model.c	7793;"	d	file:
FLD	sim/frv/model.c	77952;"	d	file:
FLD	sim/frv/model.c	77958;"	d	file:
FLD	sim/frv/model.c	77978;"	d	file:
FLD	sim/frv/model.c	77984;"	d	file:
FLD	sim/frv/model.c	7799;"	d	file:
FLD	sim/frv/model.c	78004;"	d	file:
FLD	sim/frv/model.c	78010;"	d	file:
FLD	sim/frv/model.c	78030;"	d	file:
FLD	sim/frv/model.c	78036;"	d	file:
FLD	sim/frv/model.c	78056;"	d	file:
FLD	sim/frv/model.c	78062;"	d	file:
FLD	sim/frv/model.c	78082;"	d	file:
FLD	sim/frv/model.c	78088;"	d	file:
FLD	sim/frv/model.c	78098;"	d	file:
FLD	sim/frv/model.c	7809;"	d	file:
FLD	sim/frv/model.c	78104;"	d	file:
FLD	sim/frv/model.c	78124;"	d	file:
FLD	sim/frv/model.c	78130;"	d	file:
FLD	sim/frv/model.c	78150;"	d	file:
FLD	sim/frv/model.c	78156;"	d	file:
FLD	sim/frv/model.c	7815;"	d	file:
FLD	sim/frv/model.c	78166;"	d	file:
FLD	sim/frv/model.c	78172;"	d	file:
FLD	sim/frv/model.c	78182;"	d	file:
FLD	sim/frv/model.c	78188;"	d	file:
FLD	sim/frv/model.c	78198;"	d	file:
FLD	sim/frv/model.c	78204;"	d	file:
FLD	sim/frv/model.c	78214;"	d	file:
FLD	sim/frv/model.c	78220;"	d	file:
FLD	sim/frv/model.c	78240;"	d	file:
FLD	sim/frv/model.c	78246;"	d	file:
FLD	sim/frv/model.c	7825;"	d	file:
FLD	sim/frv/model.c	78266;"	d	file:
FLD	sim/frv/model.c	78272;"	d	file:
FLD	sim/frv/model.c	78292;"	d	file:
FLD	sim/frv/model.c	78298;"	d	file:
FLD	sim/frv/model.c	78318;"	d	file:
FLD	sim/frv/model.c	7831;"	d	file:
FLD	sim/frv/model.c	78324;"	d	file:
FLD	sim/frv/model.c	78344;"	d	file:
FLD	sim/frv/model.c	78350;"	d	file:
FLD	sim/frv/model.c	78370;"	d	file:
FLD	sim/frv/model.c	78376;"	d	file:
FLD	sim/frv/model.c	78386;"	d	file:
FLD	sim/frv/model.c	78392;"	d	file:
FLD	sim/frv/model.c	78412;"	d	file:
FLD	sim/frv/model.c	78418;"	d	file:
FLD	sim/frv/model.c	7841;"	d	file:
FLD	sim/frv/model.c	78438;"	d	file:
FLD	sim/frv/model.c	78444;"	d	file:
FLD	sim/frv/model.c	78454;"	d	file:
FLD	sim/frv/model.c	78460;"	d	file:
FLD	sim/frv/model.c	78470;"	d	file:
FLD	sim/frv/model.c	78476;"	d	file:
FLD	sim/frv/model.c	7847;"	d	file:
FLD	sim/frv/model.c	78486;"	d	file:
FLD	sim/frv/model.c	78492;"	d	file:
FLD	sim/frv/model.c	78502;"	d	file:
FLD	sim/frv/model.c	78508;"	d	file:
FLD	sim/frv/model.c	78528;"	d	file:
FLD	sim/frv/model.c	78534;"	d	file:
FLD	sim/frv/model.c	78554;"	d	file:
FLD	sim/frv/model.c	78560;"	d	file:
FLD	sim/frv/model.c	7857;"	d	file:
FLD	sim/frv/model.c	78580;"	d	file:
FLD	sim/frv/model.c	78586;"	d	file:
FLD	sim/frv/model.c	785;"	d	file:
FLD	sim/frv/model.c	78606;"	d	file:
FLD	sim/frv/model.c	78612;"	d	file:
FLD	sim/frv/model.c	78632;"	d	file:
FLD	sim/frv/model.c	78638;"	d	file:
FLD	sim/frv/model.c	7863;"	d	file:
FLD	sim/frv/model.c	78658;"	d	file:
FLD	sim/frv/model.c	78664;"	d	file:
FLD	sim/frv/model.c	78684;"	d	file:
FLD	sim/frv/model.c	78690;"	d	file:
FLD	sim/frv/model.c	78710;"	d	file:
FLD	sim/frv/model.c	78716;"	d	file:
FLD	sim/frv/model.c	78736;"	d	file:
FLD	sim/frv/model.c	7873;"	d	file:
FLD	sim/frv/model.c	78742;"	d	file:
FLD	sim/frv/model.c	78760;"	d	file:
FLD	sim/frv/model.c	78766;"	d	file:
FLD	sim/frv/model.c	78776;"	d	file:
FLD	sim/frv/model.c	78782;"	d	file:
FLD	sim/frv/model.c	7879;"	d	file:
FLD	sim/frv/model.c	78802;"	d	file:
FLD	sim/frv/model.c	78808;"	d	file:
FLD	sim/frv/model.c	78828;"	d	file:
FLD	sim/frv/model.c	78834;"	d	file:
FLD	sim/frv/model.c	78854;"	d	file:
FLD	sim/frv/model.c	78860;"	d	file:
FLD	sim/frv/model.c	78880;"	d	file:
FLD	sim/frv/model.c	78886;"	d	file:
FLD	sim/frv/model.c	7889;"	d	file:
FLD	sim/frv/model.c	78906;"	d	file:
FLD	sim/frv/model.c	78912;"	d	file:
FLD	sim/frv/model.c	78932;"	d	file:
FLD	sim/frv/model.c	78938;"	d	file:
FLD	sim/frv/model.c	78958;"	d	file:
FLD	sim/frv/model.c	7895;"	d	file:
FLD	sim/frv/model.c	78964;"	d	file:
FLD	sim/frv/model.c	78984;"	d	file:
FLD	sim/frv/model.c	78990;"	d	file:
FLD	sim/frv/model.c	79010;"	d	file:
FLD	sim/frv/model.c	79016;"	d	file:
FLD	sim/frv/model.c	79036;"	d	file:
FLD	sim/frv/model.c	79042;"	d	file:
FLD	sim/frv/model.c	79052;"	d	file:
FLD	sim/frv/model.c	79058;"	d	file:
FLD	sim/frv/model.c	7905;"	d	file:
FLD	sim/frv/model.c	79078;"	d	file:
FLD	sim/frv/model.c	79084;"	d	file:
FLD	sim/frv/model.c	79104;"	d	file:
FLD	sim/frv/model.c	79110;"	d	file:
FLD	sim/frv/model.c	7911;"	d	file:
FLD	sim/frv/model.c	79130;"	d	file:
FLD	sim/frv/model.c	79136;"	d	file:
FLD	sim/frv/model.c	79156;"	d	file:
FLD	sim/frv/model.c	79162;"	d	file:
FLD	sim/frv/model.c	79182;"	d	file:
FLD	sim/frv/model.c	79188;"	d	file:
FLD	sim/frv/model.c	791;"	d	file:
FLD	sim/frv/model.c	79208;"	d	file:
FLD	sim/frv/model.c	79214;"	d	file:
FLD	sim/frv/model.c	7921;"	d	file:
FLD	sim/frv/model.c	79234;"	d	file:
FLD	sim/frv/model.c	79240;"	d	file:
FLD	sim/frv/model.c	79260;"	d	file:
FLD	sim/frv/model.c	79266;"	d	file:
FLD	sim/frv/model.c	79276;"	d	file:
FLD	sim/frv/model.c	7927;"	d	file:
FLD	sim/frv/model.c	79282;"	d	file:
FLD	sim/frv/model.c	79302;"	d	file:
FLD	sim/frv/model.c	79308;"	d	file:
FLD	sim/frv/model.c	79328;"	d	file:
FLD	sim/frv/model.c	79334;"	d	file:
FLD	sim/frv/model.c	79354;"	d	file:
FLD	sim/frv/model.c	79360;"	d	file:
FLD	sim/frv/model.c	7937;"	d	file:
FLD	sim/frv/model.c	79380;"	d	file:
FLD	sim/frv/model.c	79386;"	d	file:
FLD	sim/frv/model.c	79406;"	d	file:
FLD	sim/frv/model.c	79412;"	d	file:
FLD	sim/frv/model.c	79432;"	d	file:
FLD	sim/frv/model.c	79438;"	d	file:
FLD	sim/frv/model.c	7943;"	d	file:
FLD	sim/frv/model.c	79458;"	d	file:
FLD	sim/frv/model.c	79464;"	d	file:
FLD	sim/frv/model.c	79484;"	d	file:
FLD	sim/frv/model.c	79490;"	d	file:
FLD	sim/frv/model.c	79508;"	d	file:
FLD	sim/frv/model.c	79514;"	d	file:
FLD	sim/frv/model.c	79532;"	d	file:
FLD	sim/frv/model.c	79538;"	d	file:
FLD	sim/frv/model.c	7953;"	d	file:
FLD	sim/frv/model.c	79556;"	d	file:
FLD	sim/frv/model.c	79562;"	d	file:
FLD	sim/frv/model.c	79580;"	d	file:
FLD	sim/frv/model.c	79586;"	d	file:
FLD	sim/frv/model.c	7959;"	d	file:
FLD	sim/frv/model.c	79604;"	d	file:
FLD	sim/frv/model.c	79610;"	d	file:
FLD	sim/frv/model.c	79628;"	d	file:
FLD	sim/frv/model.c	79634;"	d	file:
FLD	sim/frv/model.c	79652;"	d	file:
FLD	sim/frv/model.c	79658;"	d	file:
FLD	sim/frv/model.c	79676;"	d	file:
FLD	sim/frv/model.c	79682;"	d	file:
FLD	sim/frv/model.c	79692;"	d	file:
FLD	sim/frv/model.c	79698;"	d	file:
FLD	sim/frv/model.c	7969;"	d	file:
FLD	sim/frv/model.c	79708;"	d	file:
FLD	sim/frv/model.c	79714;"	d	file:
FLD	sim/frv/model.c	79733;"	d	file:
FLD	sim/frv/model.c	79739;"	d	file:
FLD	sim/frv/model.c	79756;"	d	file:
FLD	sim/frv/model.c	7975;"	d	file:
FLD	sim/frv/model.c	79762;"	d	file:
FLD	sim/frv/model.c	79781;"	d	file:
FLD	sim/frv/model.c	79787;"	d	file:
FLD	sim/frv/model.c	79803;"	d	file:
FLD	sim/frv/model.c	79809;"	d	file:
FLD	sim/frv/model.c	79825;"	d	file:
FLD	sim/frv/model.c	79831;"	d	file:
FLD	sim/frv/model.c	79847;"	d	file:
FLD	sim/frv/model.c	79853;"	d	file:
FLD	sim/frv/model.c	7985;"	d	file:
FLD	sim/frv/model.c	79869;"	d	file:
FLD	sim/frv/model.c	79875;"	d	file:
FLD	sim/frv/model.c	79885;"	d	file:
FLD	sim/frv/model.c	79891;"	d	file:
FLD	sim/frv/model.c	79901;"	d	file:
FLD	sim/frv/model.c	79907;"	d	file:
FLD	sim/frv/model.c	7991;"	d	file:
FLD	sim/frv/model.c	79923;"	d	file:
FLD	sim/frv/model.c	79929;"	d	file:
FLD	sim/frv/model.c	79945;"	d	file:
FLD	sim/frv/model.c	79951;"	d	file:
FLD	sim/frv/model.c	79967;"	d	file:
FLD	sim/frv/model.c	79973;"	d	file:
FLD	sim/frv/model.c	79989;"	d	file:
FLD	sim/frv/model.c	79995;"	d	file:
FLD	sim/frv/model.c	80011;"	d	file:
FLD	sim/frv/model.c	80017;"	d	file:
FLD	sim/frv/model.c	8001;"	d	file:
FLD	sim/frv/model.c	80033;"	d	file:
FLD	sim/frv/model.c	80039;"	d	file:
FLD	sim/frv/model.c	80054;"	d	file:
FLD	sim/frv/model.c	80060;"	d	file:
FLD	sim/frv/model.c	80074;"	d	file:
FLD	sim/frv/model.c	8007;"	d	file:
FLD	sim/frv/model.c	80080;"	d	file:
FLD	sim/frv/model.c	80097;"	d	file:
FLD	sim/frv/model.c	80103;"	d	file:
FLD	sim/frv/model.c	80120;"	d	file:
FLD	sim/frv/model.c	80126;"	d	file:
FLD	sim/frv/model.c	80143;"	d	file:
FLD	sim/frv/model.c	80149;"	d	file:
FLD	sim/frv/model.c	80166;"	d	file:
FLD	sim/frv/model.c	80172;"	d	file:
FLD	sim/frv/model.c	8017;"	d	file:
FLD	sim/frv/model.c	80189;"	d	file:
FLD	sim/frv/model.c	80195;"	d	file:
FLD	sim/frv/model.c	801;"	d	file:
FLD	sim/frv/model.c	80212;"	d	file:
FLD	sim/frv/model.c	80218;"	d	file:
FLD	sim/frv/model.c	80235;"	d	file:
FLD	sim/frv/model.c	8023;"	d	file:
FLD	sim/frv/model.c	80241;"	d	file:
FLD	sim/frv/model.c	80258;"	d	file:
FLD	sim/frv/model.c	80264;"	d	file:
FLD	sim/frv/model.c	80281;"	d	file:
FLD	sim/frv/model.c	80287;"	d	file:
FLD	sim/frv/model.c	80304;"	d	file:
FLD	sim/frv/model.c	80310;"	d	file:
FLD	sim/frv/model.c	80327;"	d	file:
FLD	sim/frv/model.c	80333;"	d	file:
FLD	sim/frv/model.c	8033;"	d	file:
FLD	sim/frv/model.c	80350;"	d	file:
FLD	sim/frv/model.c	80356;"	d	file:
FLD	sim/frv/model.c	80373;"	d	file:
FLD	sim/frv/model.c	80379;"	d	file:
FLD	sim/frv/model.c	80396;"	d	file:
FLD	sim/frv/model.c	8039;"	d	file:
FLD	sim/frv/model.c	80402;"	d	file:
FLD	sim/frv/model.c	80417;"	d	file:
FLD	sim/frv/model.c	80423;"	d	file:
FLD	sim/frv/model.c	80437;"	d	file:
FLD	sim/frv/model.c	80443;"	d	file:
FLD	sim/frv/model.c	80460;"	d	file:
FLD	sim/frv/model.c	80466;"	d	file:
FLD	sim/frv/model.c	80483;"	d	file:
FLD	sim/frv/model.c	80489;"	d	file:
FLD	sim/frv/model.c	8049;"	d	file:
FLD	sim/frv/model.c	80506;"	d	file:
FLD	sim/frv/model.c	80512;"	d	file:
FLD	sim/frv/model.c	80529;"	d	file:
FLD	sim/frv/model.c	80535;"	d	file:
FLD	sim/frv/model.c	80552;"	d	file:
FLD	sim/frv/model.c	80558;"	d	file:
FLD	sim/frv/model.c	8055;"	d	file:
FLD	sim/frv/model.c	80575;"	d	file:
FLD	sim/frv/model.c	80581;"	d	file:
FLD	sim/frv/model.c	80598;"	d	file:
FLD	sim/frv/model.c	80604;"	d	file:
FLD	sim/frv/model.c	80621;"	d	file:
FLD	sim/frv/model.c	80627;"	d	file:
FLD	sim/frv/model.c	80644;"	d	file:
FLD	sim/frv/model.c	80650;"	d	file:
FLD	sim/frv/model.c	8065;"	d	file:
FLD	sim/frv/model.c	80667;"	d	file:
FLD	sim/frv/model.c	80673;"	d	file:
FLD	sim/frv/model.c	80690;"	d	file:
FLD	sim/frv/model.c	80696;"	d	file:
FLD	sim/frv/model.c	80713;"	d	file:
FLD	sim/frv/model.c	80719;"	d	file:
FLD	sim/frv/model.c	8071;"	d	file:
FLD	sim/frv/model.c	80736;"	d	file:
FLD	sim/frv/model.c	80742;"	d	file:
FLD	sim/frv/model.c	80759;"	d	file:
FLD	sim/frv/model.c	80765;"	d	file:
FLD	sim/frv/model.c	80780;"	d	file:
FLD	sim/frv/model.c	80786;"	d	file:
FLD	sim/frv/model.c	807;"	d	file:
FLD	sim/frv/model.c	80801;"	d	file:
FLD	sim/frv/model.c	80807;"	d	file:
FLD	sim/frv/model.c	8081;"	d	file:
FLD	sim/frv/model.c	80821;"	d	file:
FLD	sim/frv/model.c	80827;"	d	file:
FLD	sim/frv/model.c	80844;"	d	file:
FLD	sim/frv/model.c	80850;"	d	file:
FLD	sim/frv/model.c	80867;"	d	file:
FLD	sim/frv/model.c	80873;"	d	file:
FLD	sim/frv/model.c	8087;"	d	file:
FLD	sim/frv/model.c	80890;"	d	file:
FLD	sim/frv/model.c	80896;"	d	file:
FLD	sim/frv/model.c	80913;"	d	file:
FLD	sim/frv/model.c	80919;"	d	file:
FLD	sim/frv/model.c	80936;"	d	file:
FLD	sim/frv/model.c	80942;"	d	file:
FLD	sim/frv/model.c	80959;"	d	file:
FLD	sim/frv/model.c	80965;"	d	file:
FLD	sim/frv/model.c	8097;"	d	file:
FLD	sim/frv/model.c	80982;"	d	file:
FLD	sim/frv/model.c	80988;"	d	file:
FLD	sim/frv/model.c	81005;"	d	file:
FLD	sim/frv/model.c	81011;"	d	file:
FLD	sim/frv/model.c	81028;"	d	file:
FLD	sim/frv/model.c	81034;"	d	file:
FLD	sim/frv/model.c	8103;"	d	file:
FLD	sim/frv/model.c	81051;"	d	file:
FLD	sim/frv/model.c	81057;"	d	file:
FLD	sim/frv/model.c	81074;"	d	file:
FLD	sim/frv/model.c	81080;"	d	file:
FLD	sim/frv/model.c	81097;"	d	file:
FLD	sim/frv/model.c	81103;"	d	file:
FLD	sim/frv/model.c	81120;"	d	file:
FLD	sim/frv/model.c	81126;"	d	file:
FLD	sim/frv/model.c	8113;"	d	file:
FLD	sim/frv/model.c	81143;"	d	file:
FLD	sim/frv/model.c	81149;"	d	file:
FLD	sim/frv/model.c	81164;"	d	file:
FLD	sim/frv/model.c	81170;"	d	file:
FLD	sim/frv/model.c	81184;"	d	file:
FLD	sim/frv/model.c	81190;"	d	file:
FLD	sim/frv/model.c	8119;"	d	file:
FLD	sim/frv/model.c	81207;"	d	file:
FLD	sim/frv/model.c	81213;"	d	file:
FLD	sim/frv/model.c	81230;"	d	file:
FLD	sim/frv/model.c	81236;"	d	file:
FLD	sim/frv/model.c	81253;"	d	file:
FLD	sim/frv/model.c	81259;"	d	file:
FLD	sim/frv/model.c	81276;"	d	file:
FLD	sim/frv/model.c	81282;"	d	file:
FLD	sim/frv/model.c	81299;"	d	file:
FLD	sim/frv/model.c	8129;"	d	file:
FLD	sim/frv/model.c	81305;"	d	file:
FLD	sim/frv/model.c	81322;"	d	file:
FLD	sim/frv/model.c	81328;"	d	file:
FLD	sim/frv/model.c	81345;"	d	file:
FLD	sim/frv/model.c	81351;"	d	file:
FLD	sim/frv/model.c	8135;"	d	file:
FLD	sim/frv/model.c	81368;"	d	file:
FLD	sim/frv/model.c	81374;"	d	file:
FLD	sim/frv/model.c	81391;"	d	file:
FLD	sim/frv/model.c	81397;"	d	file:
FLD	sim/frv/model.c	81414;"	d	file:
FLD	sim/frv/model.c	81420;"	d	file:
FLD	sim/frv/model.c	81437;"	d	file:
FLD	sim/frv/model.c	81443;"	d	file:
FLD	sim/frv/model.c	8145;"	d	file:
FLD	sim/frv/model.c	81460;"	d	file:
FLD	sim/frv/model.c	81466;"	d	file:
FLD	sim/frv/model.c	81483;"	d	file:
FLD	sim/frv/model.c	81489;"	d	file:
FLD	sim/frv/model.c	81506;"	d	file:
FLD	sim/frv/model.c	81512;"	d	file:
FLD	sim/frv/model.c	8151;"	d	file:
FLD	sim/frv/model.c	81527;"	d	file:
FLD	sim/frv/model.c	81533;"	d	file:
FLD	sim/frv/model.c	81547;"	d	file:
FLD	sim/frv/model.c	81553;"	d	file:
FLD	sim/frv/model.c	81570;"	d	file:
FLD	sim/frv/model.c	81576;"	d	file:
FLD	sim/frv/model.c	81593;"	d	file:
FLD	sim/frv/model.c	81599;"	d	file:
FLD	sim/frv/model.c	81616;"	d	file:
FLD	sim/frv/model.c	8161;"	d	file:
FLD	sim/frv/model.c	81622;"	d	file:
FLD	sim/frv/model.c	81639;"	d	file:
FLD	sim/frv/model.c	81645;"	d	file:
FLD	sim/frv/model.c	81662;"	d	file:
FLD	sim/frv/model.c	81668;"	d	file:
FLD	sim/frv/model.c	8167;"	d	file:
FLD	sim/frv/model.c	81685;"	d	file:
FLD	sim/frv/model.c	81691;"	d	file:
FLD	sim/frv/model.c	81708;"	d	file:
FLD	sim/frv/model.c	81714;"	d	file:
FLD	sim/frv/model.c	81731;"	d	file:
FLD	sim/frv/model.c	81737;"	d	file:
FLD	sim/frv/model.c	81754;"	d	file:
FLD	sim/frv/model.c	81760;"	d	file:
FLD	sim/frv/model.c	81777;"	d	file:
FLD	sim/frv/model.c	8177;"	d	file:
FLD	sim/frv/model.c	81783;"	d	file:
FLD	sim/frv/model.c	817;"	d	file:
FLD	sim/frv/model.c	81800;"	d	file:
FLD	sim/frv/model.c	81806;"	d	file:
FLD	sim/frv/model.c	81823;"	d	file:
FLD	sim/frv/model.c	81829;"	d	file:
FLD	sim/frv/model.c	8183;"	d	file:
FLD	sim/frv/model.c	81846;"	d	file:
FLD	sim/frv/model.c	81852;"	d	file:
FLD	sim/frv/model.c	81869;"	d	file:
FLD	sim/frv/model.c	81875;"	d	file:
FLD	sim/frv/model.c	81890;"	d	file:
FLD	sim/frv/model.c	81896;"	d	file:
FLD	sim/frv/model.c	81910;"	d	file:
FLD	sim/frv/model.c	81916;"	d	file:
FLD	sim/frv/model.c	81933;"	d	file:
FLD	sim/frv/model.c	81939;"	d	file:
FLD	sim/frv/model.c	8193;"	d	file:
FLD	sim/frv/model.c	81956;"	d	file:
FLD	sim/frv/model.c	81962;"	d	file:
FLD	sim/frv/model.c	81979;"	d	file:
FLD	sim/frv/model.c	81985;"	d	file:
FLD	sim/frv/model.c	8199;"	d	file:
FLD	sim/frv/model.c	81;"	d	file:
FLD	sim/frv/model.c	82002;"	d	file:
FLD	sim/frv/model.c	82008;"	d	file:
FLD	sim/frv/model.c	82025;"	d	file:
FLD	sim/frv/model.c	82031;"	d	file:
FLD	sim/frv/model.c	82048;"	d	file:
FLD	sim/frv/model.c	82054;"	d	file:
FLD	sim/frv/model.c	82071;"	d	file:
FLD	sim/frv/model.c	82077;"	d	file:
FLD	sim/frv/model.c	82094;"	d	file:
FLD	sim/frv/model.c	8209;"	d	file:
FLD	sim/frv/model.c	82100;"	d	file:
FLD	sim/frv/model.c	82117;"	d	file:
FLD	sim/frv/model.c	82123;"	d	file:
FLD	sim/frv/model.c	82140;"	d	file:
FLD	sim/frv/model.c	82146;"	d	file:
FLD	sim/frv/model.c	8215;"	d	file:
FLD	sim/frv/model.c	82163;"	d	file:
FLD	sim/frv/model.c	82169;"	d	file:
FLD	sim/frv/model.c	82186;"	d	file:
FLD	sim/frv/model.c	82192;"	d	file:
FLD	sim/frv/model.c	82209;"	d	file:
FLD	sim/frv/model.c	82215;"	d	file:
FLD	sim/frv/model.c	82232;"	d	file:
FLD	sim/frv/model.c	82238;"	d	file:
FLD	sim/frv/model.c	82257;"	d	file:
FLD	sim/frv/model.c	8225;"	d	file:
FLD	sim/frv/model.c	82263;"	d	file:
FLD	sim/frv/model.c	82282;"	d	file:
FLD	sim/frv/model.c	82288;"	d	file:
FLD	sim/frv/model.c	82305;"	d	file:
FLD	sim/frv/model.c	82311;"	d	file:
FLD	sim/frv/model.c	8231;"	d	file:
FLD	sim/frv/model.c	82328;"	d	file:
FLD	sim/frv/model.c	82334;"	d	file:
FLD	sim/frv/model.c	82349;"	d	file:
FLD	sim/frv/model.c	82355;"	d	file:
FLD	sim/frv/model.c	82365;"	d	file:
FLD	sim/frv/model.c	82371;"	d	file:
FLD	sim/frv/model.c	82381;"	d	file:
FLD	sim/frv/model.c	82387;"	d	file:
FLD	sim/frv/model.c	823;"	d	file:
FLD	sim/frv/model.c	82405;"	d	file:
FLD	sim/frv/model.c	82411;"	d	file:
FLD	sim/frv/model.c	8241;"	d	file:
FLD	sim/frv/model.c	82425;"	d	file:
FLD	sim/frv/model.c	82431;"	d	file:
FLD	sim/frv/model.c	82451;"	d	file:
FLD	sim/frv/model.c	82457;"	d	file:
FLD	sim/frv/model.c	82477;"	d	file:
FLD	sim/frv/model.c	8247;"	d	file:
FLD	sim/frv/model.c	82483;"	d	file:
FLD	sim/frv/model.c	82503;"	d	file:
FLD	sim/frv/model.c	82509;"	d	file:
FLD	sim/frv/model.c	82529;"	d	file:
FLD	sim/frv/model.c	82535;"	d	file:
FLD	sim/frv/model.c	82555;"	d	file:
FLD	sim/frv/model.c	82561;"	d	file:
FLD	sim/frv/model.c	8257;"	d	file:
FLD	sim/frv/model.c	82581;"	d	file:
FLD	sim/frv/model.c	82587;"	d	file:
FLD	sim/frv/model.c	82607;"	d	file:
FLD	sim/frv/model.c	82613;"	d	file:
FLD	sim/frv/model.c	82633;"	d	file:
FLD	sim/frv/model.c	82639;"	d	file:
FLD	sim/frv/model.c	8263;"	d	file:
FLD	sim/frv/model.c	82659;"	d	file:
FLD	sim/frv/model.c	82665;"	d	file:
FLD	sim/frv/model.c	82685;"	d	file:
FLD	sim/frv/model.c	82691;"	d	file:
FLD	sim/frv/model.c	82711;"	d	file:
FLD	sim/frv/model.c	82717;"	d	file:
FLD	sim/frv/model.c	82737;"	d	file:
FLD	sim/frv/model.c	8273;"	d	file:
FLD	sim/frv/model.c	82743;"	d	file:
FLD	sim/frv/model.c	82763;"	d	file:
FLD	sim/frv/model.c	82769;"	d	file:
FLD	sim/frv/model.c	82789;"	d	file:
FLD	sim/frv/model.c	82795;"	d	file:
FLD	sim/frv/model.c	8279;"	d	file:
FLD	sim/frv/model.c	82813;"	d	file:
FLD	sim/frv/model.c	82819;"	d	file:
FLD	sim/frv/model.c	82833;"	d	file:
FLD	sim/frv/model.c	82839;"	d	file:
FLD	sim/frv/model.c	82859;"	d	file:
FLD	sim/frv/model.c	82865;"	d	file:
FLD	sim/frv/model.c	82885;"	d	file:
FLD	sim/frv/model.c	82891;"	d	file:
FLD	sim/frv/model.c	8289;"	d	file:
FLD	sim/frv/model.c	82911;"	d	file:
FLD	sim/frv/model.c	82917;"	d	file:
FLD	sim/frv/model.c	82937;"	d	file:
FLD	sim/frv/model.c	82943;"	d	file:
FLD	sim/frv/model.c	8295;"	d	file:
FLD	sim/frv/model.c	82963;"	d	file:
FLD	sim/frv/model.c	82969;"	d	file:
FLD	sim/frv/model.c	82989;"	d	file:
FLD	sim/frv/model.c	82995;"	d	file:
FLD	sim/frv/model.c	83015;"	d	file:
FLD	sim/frv/model.c	83021;"	d	file:
FLD	sim/frv/model.c	83041;"	d	file:
FLD	sim/frv/model.c	83047;"	d	file:
FLD	sim/frv/model.c	8305;"	d	file:
FLD	sim/frv/model.c	83067;"	d	file:
FLD	sim/frv/model.c	83073;"	d	file:
FLD	sim/frv/model.c	83093;"	d	file:
FLD	sim/frv/model.c	83099;"	d	file:
FLD	sim/frv/model.c	83119;"	d	file:
FLD	sim/frv/model.c	8311;"	d	file:
FLD	sim/frv/model.c	83125;"	d	file:
FLD	sim/frv/model.c	83145;"	d	file:
FLD	sim/frv/model.c	83151;"	d	file:
FLD	sim/frv/model.c	83171;"	d	file:
FLD	sim/frv/model.c	83177;"	d	file:
FLD	sim/frv/model.c	83197;"	d	file:
FLD	sim/frv/model.c	83203;"	d	file:
FLD	sim/frv/model.c	83219;"	d	file:
FLD	sim/frv/model.c	8321;"	d	file:
FLD	sim/frv/model.c	83225;"	d	file:
FLD	sim/frv/model.c	83239;"	d	file:
FLD	sim/frv/model.c	83245;"	d	file:
FLD	sim/frv/model.c	83263;"	d	file:
FLD	sim/frv/model.c	83269;"	d	file:
FLD	sim/frv/model.c	8327;"	d	file:
FLD	sim/frv/model.c	83287;"	d	file:
FLD	sim/frv/model.c	83293;"	d	file:
FLD	sim/frv/model.c	83311;"	d	file:
FLD	sim/frv/model.c	83317;"	d	file:
FLD	sim/frv/model.c	83335;"	d	file:
FLD	sim/frv/model.c	83341;"	d	file:
FLD	sim/frv/model.c	83359;"	d	file:
FLD	sim/frv/model.c	83365;"	d	file:
FLD	sim/frv/model.c	8337;"	d	file:
FLD	sim/frv/model.c	83383;"	d	file:
FLD	sim/frv/model.c	83389;"	d	file:
FLD	sim/frv/model.c	833;"	d	file:
FLD	sim/frv/model.c	83407;"	d	file:
FLD	sim/frv/model.c	83413;"	d	file:
FLD	sim/frv/model.c	83431;"	d	file:
FLD	sim/frv/model.c	83437;"	d	file:
FLD	sim/frv/model.c	8343;"	d	file:
FLD	sim/frv/model.c	83455;"	d	file:
FLD	sim/frv/model.c	83461;"	d	file:
FLD	sim/frv/model.c	83479;"	d	file:
FLD	sim/frv/model.c	83485;"	d	file:
FLD	sim/frv/model.c	83503;"	d	file:
FLD	sim/frv/model.c	83509;"	d	file:
FLD	sim/frv/model.c	83527;"	d	file:
FLD	sim/frv/model.c	83533;"	d	file:
FLD	sim/frv/model.c	8353;"	d	file:
FLD	sim/frv/model.c	83551;"	d	file:
FLD	sim/frv/model.c	83557;"	d	file:
FLD	sim/frv/model.c	83575;"	d	file:
FLD	sim/frv/model.c	83581;"	d	file:
FLD	sim/frv/model.c	83591;"	d	file:
FLD	sim/frv/model.c	83597;"	d	file:
FLD	sim/frv/model.c	8359;"	d	file:
FLD	sim/frv/model.c	83611;"	d	file:
FLD	sim/frv/model.c	83617;"	d	file:
FLD	sim/frv/model.c	83635;"	d	file:
FLD	sim/frv/model.c	83641;"	d	file:
FLD	sim/frv/model.c	83659;"	d	file:
FLD	sim/frv/model.c	83665;"	d	file:
FLD	sim/frv/model.c	83683;"	d	file:
FLD	sim/frv/model.c	83689;"	d	file:
FLD	sim/frv/model.c	8369;"	d	file:
FLD	sim/frv/model.c	83707;"	d	file:
FLD	sim/frv/model.c	83713;"	d	file:
FLD	sim/frv/model.c	83731;"	d	file:
FLD	sim/frv/model.c	83737;"	d	file:
FLD	sim/frv/model.c	83755;"	d	file:
FLD	sim/frv/model.c	8375;"	d	file:
FLD	sim/frv/model.c	83761;"	d	file:
FLD	sim/frv/model.c	83779;"	d	file:
FLD	sim/frv/model.c	83785;"	d	file:
FLD	sim/frv/model.c	83803;"	d	file:
FLD	sim/frv/model.c	83809;"	d	file:
FLD	sim/frv/model.c	83827;"	d	file:
FLD	sim/frv/model.c	83833;"	d	file:
FLD	sim/frv/model.c	83851;"	d	file:
FLD	sim/frv/model.c	83857;"	d	file:
FLD	sim/frv/model.c	8385;"	d	file:
FLD	sim/frv/model.c	83875;"	d	file:
FLD	sim/frv/model.c	83881;"	d	file:
FLD	sim/frv/model.c	83899;"	d	file:
FLD	sim/frv/model.c	83905;"	d	file:
FLD	sim/frv/model.c	8391;"	d	file:
FLD	sim/frv/model.c	83923;"	d	file:
FLD	sim/frv/model.c	83929;"	d	file:
FLD	sim/frv/model.c	83947;"	d	file:
FLD	sim/frv/model.c	83953;"	d	file:
FLD	sim/frv/model.c	83963;"	d	file:
FLD	sim/frv/model.c	83969;"	d	file:
FLD	sim/frv/model.c	83979;"	d	file:
FLD	sim/frv/model.c	83985;"	d	file:
FLD	sim/frv/model.c	83995;"	d	file:
FLD	sim/frv/model.c	839;"	d	file:
FLD	sim/frv/model.c	84001;"	d	file:
FLD	sim/frv/model.c	84011;"	d	file:
FLD	sim/frv/model.c	84017;"	d	file:
FLD	sim/frv/model.c	8401;"	d	file:
FLD	sim/frv/model.c	84027;"	d	file:
FLD	sim/frv/model.c	84033;"	d	file:
FLD	sim/frv/model.c	84043;"	d	file:
FLD	sim/frv/model.c	84049;"	d	file:
FLD	sim/frv/model.c	84059;"	d	file:
FLD	sim/frv/model.c	84065;"	d	file:
FLD	sim/frv/model.c	84075;"	d	file:
FLD	sim/frv/model.c	8407;"	d	file:
FLD	sim/frv/model.c	84081;"	d	file:
FLD	sim/frv/model.c	84091;"	d	file:
FLD	sim/frv/model.c	84097;"	d	file:
FLD	sim/frv/model.c	84107;"	d	file:
FLD	sim/frv/model.c	84113;"	d	file:
FLD	sim/frv/model.c	84123;"	d	file:
FLD	sim/frv/model.c	84129;"	d	file:
FLD	sim/frv/model.c	84139;"	d	file:
FLD	sim/frv/model.c	84145;"	d	file:
FLD	sim/frv/model.c	84157;"	d	file:
FLD	sim/frv/model.c	84163;"	d	file:
FLD	sim/frv/model.c	84175;"	d	file:
FLD	sim/frv/model.c	8417;"	d	file:
FLD	sim/frv/model.c	84181;"	d	file:
FLD	sim/frv/model.c	84195;"	d	file:
FLD	sim/frv/model.c	84201;"	d	file:
FLD	sim/frv/model.c	84215;"	d	file:
FLD	sim/frv/model.c	84221;"	d	file:
FLD	sim/frv/model.c	84235;"	d	file:
FLD	sim/frv/model.c	8423;"	d	file:
FLD	sim/frv/model.c	84241;"	d	file:
FLD	sim/frv/model.c	84255;"	d	file:
FLD	sim/frv/model.c	84261;"	d	file:
FLD	sim/frv/model.c	84275;"	d	file:
FLD	sim/frv/model.c	84281;"	d	file:
FLD	sim/frv/model.c	84295;"	d	file:
FLD	sim/frv/model.c	84301;"	d	file:
FLD	sim/frv/model.c	84315;"	d	file:
FLD	sim/frv/model.c	84321;"	d	file:
FLD	sim/frv/model.c	84335;"	d	file:
FLD	sim/frv/model.c	8433;"	d	file:
FLD	sim/frv/model.c	84341;"	d	file:
FLD	sim/frv/model.c	84355;"	d	file:
FLD	sim/frv/model.c	84361;"	d	file:
FLD	sim/frv/model.c	84375;"	d	file:
FLD	sim/frv/model.c	84381;"	d	file:
FLD	sim/frv/model.c	84395;"	d	file:
FLD	sim/frv/model.c	8439;"	d	file:
FLD	sim/frv/model.c	84401;"	d	file:
FLD	sim/frv/model.c	84415;"	d	file:
FLD	sim/frv/model.c	84421;"	d	file:
FLD	sim/frv/model.c	84435;"	d	file:
FLD	sim/frv/model.c	84441;"	d	file:
FLD	sim/frv/model.c	84455;"	d	file:
FLD	sim/frv/model.c	84461;"	d	file:
FLD	sim/frv/model.c	84473;"	d	file:
FLD	sim/frv/model.c	84479;"	d	file:
FLD	sim/frv/model.c	84491;"	d	file:
FLD	sim/frv/model.c	84497;"	d	file:
FLD	sim/frv/model.c	8449;"	d	file:
FLD	sim/frv/model.c	84511;"	d	file:
FLD	sim/frv/model.c	84517;"	d	file:
FLD	sim/frv/model.c	84531;"	d	file:
FLD	sim/frv/model.c	84537;"	d	file:
FLD	sim/frv/model.c	84551;"	d	file:
FLD	sim/frv/model.c	84557;"	d	file:
FLD	sim/frv/model.c	8455;"	d	file:
FLD	sim/frv/model.c	84571;"	d	file:
FLD	sim/frv/model.c	84577;"	d	file:
FLD	sim/frv/model.c	84591;"	d	file:
FLD	sim/frv/model.c	84597;"	d	file:
FLD	sim/frv/model.c	84611;"	d	file:
FLD	sim/frv/model.c	84617;"	d	file:
FLD	sim/frv/model.c	84631;"	d	file:
FLD	sim/frv/model.c	84637;"	d	file:
FLD	sim/frv/model.c	84651;"	d	file:
FLD	sim/frv/model.c	84657;"	d	file:
FLD	sim/frv/model.c	8465;"	d	file:
FLD	sim/frv/model.c	84671;"	d	file:
FLD	sim/frv/model.c	84677;"	d	file:
FLD	sim/frv/model.c	84691;"	d	file:
FLD	sim/frv/model.c	84697;"	d	file:
FLD	sim/frv/model.c	84711;"	d	file:
FLD	sim/frv/model.c	84717;"	d	file:
FLD	sim/frv/model.c	8471;"	d	file:
FLD	sim/frv/model.c	84731;"	d	file:
FLD	sim/frv/model.c	84737;"	d	file:
FLD	sim/frv/model.c	84751;"	d	file:
FLD	sim/frv/model.c	84757;"	d	file:
FLD	sim/frv/model.c	84771;"	d	file:
FLD	sim/frv/model.c	84777;"	d	file:
FLD	sim/frv/model.c	84789;"	d	file:
FLD	sim/frv/model.c	84795;"	d	file:
FLD	sim/frv/model.c	84807;"	d	file:
FLD	sim/frv/model.c	84813;"	d	file:
FLD	sim/frv/model.c	8481;"	d	file:
FLD	sim/frv/model.c	84827;"	d	file:
FLD	sim/frv/model.c	84833;"	d	file:
FLD	sim/frv/model.c	84847;"	d	file:
FLD	sim/frv/model.c	84853;"	d	file:
FLD	sim/frv/model.c	84867;"	d	file:
FLD	sim/frv/model.c	84873;"	d	file:
FLD	sim/frv/model.c	8487;"	d	file:
FLD	sim/frv/model.c	84887;"	d	file:
FLD	sim/frv/model.c	84893;"	d	file:
FLD	sim/frv/model.c	84907;"	d	file:
FLD	sim/frv/model.c	84913;"	d	file:
FLD	sim/frv/model.c	84927;"	d	file:
FLD	sim/frv/model.c	84933;"	d	file:
FLD	sim/frv/model.c	84947;"	d	file:
FLD	sim/frv/model.c	84953;"	d	file:
FLD	sim/frv/model.c	84967;"	d	file:
FLD	sim/frv/model.c	84973;"	d	file:
FLD	sim/frv/model.c	8497;"	d	file:
FLD	sim/frv/model.c	84987;"	d	file:
FLD	sim/frv/model.c	84993;"	d	file:
FLD	sim/frv/model.c	849;"	d	file:
FLD	sim/frv/model.c	85007;"	d	file:
FLD	sim/frv/model.c	85013;"	d	file:
FLD	sim/frv/model.c	85027;"	d	file:
FLD	sim/frv/model.c	85033;"	d	file:
FLD	sim/frv/model.c	8503;"	d	file:
FLD	sim/frv/model.c	85047;"	d	file:
FLD	sim/frv/model.c	85053;"	d	file:
FLD	sim/frv/model.c	85067;"	d	file:
FLD	sim/frv/model.c	85073;"	d	file:
FLD	sim/frv/model.c	85087;"	d	file:
FLD	sim/frv/model.c	85093;"	d	file:
FLD	sim/frv/model.c	85105;"	d	file:
FLD	sim/frv/model.c	85111;"	d	file:
FLD	sim/frv/model.c	85123;"	d	file:
FLD	sim/frv/model.c	85129;"	d	file:
FLD	sim/frv/model.c	8513;"	d	file:
FLD	sim/frv/model.c	85143;"	d	file:
FLD	sim/frv/model.c	85149;"	d	file:
FLD	sim/frv/model.c	85163;"	d	file:
FLD	sim/frv/model.c	85169;"	d	file:
FLD	sim/frv/model.c	85183;"	d	file:
FLD	sim/frv/model.c	85189;"	d	file:
FLD	sim/frv/model.c	8519;"	d	file:
FLD	sim/frv/model.c	85203;"	d	file:
FLD	sim/frv/model.c	85209;"	d	file:
FLD	sim/frv/model.c	85223;"	d	file:
FLD	sim/frv/model.c	85229;"	d	file:
FLD	sim/frv/model.c	85243;"	d	file:
FLD	sim/frv/model.c	85249;"	d	file:
FLD	sim/frv/model.c	85263;"	d	file:
FLD	sim/frv/model.c	85269;"	d	file:
FLD	sim/frv/model.c	85283;"	d	file:
FLD	sim/frv/model.c	85289;"	d	file:
FLD	sim/frv/model.c	8529;"	d	file:
FLD	sim/frv/model.c	85303;"	d	file:
FLD	sim/frv/model.c	85309;"	d	file:
FLD	sim/frv/model.c	85323;"	d	file:
FLD	sim/frv/model.c	85329;"	d	file:
FLD	sim/frv/model.c	85343;"	d	file:
FLD	sim/frv/model.c	85349;"	d	file:
FLD	sim/frv/model.c	8535;"	d	file:
FLD	sim/frv/model.c	85363;"	d	file:
FLD	sim/frv/model.c	85369;"	d	file:
FLD	sim/frv/model.c	85383;"	d	file:
FLD	sim/frv/model.c	85389;"	d	file:
FLD	sim/frv/model.c	85403;"	d	file:
FLD	sim/frv/model.c	85409;"	d	file:
FLD	sim/frv/model.c	85428;"	d	file:
FLD	sim/frv/model.c	85434;"	d	file:
FLD	sim/frv/model.c	85453;"	d	file:
FLD	sim/frv/model.c	85459;"	d	file:
FLD	sim/frv/model.c	8545;"	d	file:
FLD	sim/frv/model.c	85475;"	d	file:
FLD	sim/frv/model.c	85481;"	d	file:
FLD	sim/frv/model.c	85497;"	d	file:
FLD	sim/frv/model.c	85503;"	d	file:
FLD	sim/frv/model.c	85519;"	d	file:
FLD	sim/frv/model.c	8551;"	d	file:
FLD	sim/frv/model.c	85525;"	d	file:
FLD	sim/frv/model.c	85541;"	d	file:
FLD	sim/frv/model.c	85547;"	d	file:
FLD	sim/frv/model.c	85563;"	d	file:
FLD	sim/frv/model.c	85569;"	d	file:
FLD	sim/frv/model.c	85585;"	d	file:
FLD	sim/frv/model.c	85591;"	d	file:
FLD	sim/frv/model.c	855;"	d	file:
FLD	sim/frv/model.c	85601;"	d	file:
FLD	sim/frv/model.c	85607;"	d	file:
FLD	sim/frv/model.c	85617;"	d	file:
FLD	sim/frv/model.c	8561;"	d	file:
FLD	sim/frv/model.c	85623;"	d	file:
FLD	sim/frv/model.c	85633;"	d	file:
FLD	sim/frv/model.c	85639;"	d	file:
FLD	sim/frv/model.c	85649;"	d	file:
FLD	sim/frv/model.c	85655;"	d	file:
FLD	sim/frv/model.c	85671;"	d	file:
FLD	sim/frv/model.c	85677;"	d	file:
FLD	sim/frv/model.c	8567;"	d	file:
FLD	sim/frv/model.c	85693;"	d	file:
FLD	sim/frv/model.c	85699;"	d	file:
FLD	sim/frv/model.c	85713;"	d	file:
FLD	sim/frv/model.c	85719;"	d	file:
FLD	sim/frv/model.c	85733;"	d	file:
FLD	sim/frv/model.c	85739;"	d	file:
FLD	sim/frv/model.c	85749;"	d	file:
FLD	sim/frv/model.c	85755;"	d	file:
FLD	sim/frv/model.c	85765;"	d	file:
FLD	sim/frv/model.c	85771;"	d	file:
FLD	sim/frv/model.c	8577;"	d	file:
FLD	sim/frv/model.c	85781;"	d	file:
FLD	sim/frv/model.c	85787;"	d	file:
FLD	sim/frv/model.c	85797;"	d	file:
FLD	sim/frv/model.c	85803;"	d	file:
FLD	sim/frv/model.c	85813;"	d	file:
FLD	sim/frv/model.c	85819;"	d	file:
FLD	sim/frv/model.c	85829;"	d	file:
FLD	sim/frv/model.c	85835;"	d	file:
FLD	sim/frv/model.c	8583;"	d	file:
FLD	sim/frv/model.c	85845;"	d	file:
FLD	sim/frv/model.c	85851;"	d	file:
FLD	sim/frv/model.c	85861;"	d	file:
FLD	sim/frv/model.c	85867;"	d	file:
FLD	sim/frv/model.c	85877;"	d	file:
FLD	sim/frv/model.c	85883;"	d	file:
FLD	sim/frv/model.c	85893;"	d	file:
FLD	sim/frv/model.c	85899;"	d	file:
FLD	sim/frv/model.c	85909;"	d	file:
FLD	sim/frv/model.c	85915;"	d	file:
FLD	sim/frv/model.c	85925;"	d	file:
FLD	sim/frv/model.c	85931;"	d	file:
FLD	sim/frv/model.c	8593;"	d	file:
FLD	sim/frv/model.c	85941;"	d	file:
FLD	sim/frv/model.c	85947;"	d	file:
FLD	sim/frv/model.c	85957;"	d	file:
FLD	sim/frv/model.c	85963;"	d	file:
FLD	sim/frv/model.c	85973;"	d	file:
FLD	sim/frv/model.c	85979;"	d	file:
FLD	sim/frv/model.c	85989;"	d	file:
FLD	sim/frv/model.c	85995;"	d	file:
FLD	sim/frv/model.c	8599;"	d	file:
FLD	sim/frv/model.c	86005;"	d	file:
FLD	sim/frv/model.c	86011;"	d	file:
FLD	sim/frv/model.c	86021;"	d	file:
FLD	sim/frv/model.c	86027;"	d	file:
FLD	sim/frv/model.c	86037;"	d	file:
FLD	sim/frv/model.c	86043;"	d	file:
FLD	sim/frv/model.c	86053;"	d	file:
FLD	sim/frv/model.c	86059;"	d	file:
FLD	sim/frv/model.c	86069;"	d	file:
FLD	sim/frv/model.c	86075;"	d	file:
FLD	sim/frv/model.c	86085;"	d	file:
FLD	sim/frv/model.c	86091;"	d	file:
FLD	sim/frv/model.c	8609;"	d	file:
FLD	sim/frv/model.c	86101;"	d	file:
FLD	sim/frv/model.c	86107;"	d	file:
FLD	sim/frv/model.c	86117;"	d	file:
FLD	sim/frv/model.c	86123;"	d	file:
FLD	sim/frv/model.c	86133;"	d	file:
FLD	sim/frv/model.c	86139;"	d	file:
FLD	sim/frv/model.c	86149;"	d	file:
FLD	sim/frv/model.c	86155;"	d	file:
FLD	sim/frv/model.c	8615;"	d	file:
FLD	sim/frv/model.c	86165;"	d	file:
FLD	sim/frv/model.c	86171;"	d	file:
FLD	sim/frv/model.c	86181;"	d	file:
FLD	sim/frv/model.c	86187;"	d	file:
FLD	sim/frv/model.c	86197;"	d	file:
FLD	sim/frv/model.c	86203;"	d	file:
FLD	sim/frv/model.c	86213;"	d	file:
FLD	sim/frv/model.c	86219;"	d	file:
FLD	sim/frv/model.c	86229;"	d	file:
FLD	sim/frv/model.c	86235;"	d	file:
FLD	sim/frv/model.c	86245;"	d	file:
FLD	sim/frv/model.c	86251;"	d	file:
FLD	sim/frv/model.c	8625;"	d	file:
FLD	sim/frv/model.c	86261;"	d	file:
FLD	sim/frv/model.c	86267;"	d	file:
FLD	sim/frv/model.c	86277;"	d	file:
FLD	sim/frv/model.c	86283;"	d	file:
FLD	sim/frv/model.c	86293;"	d	file:
FLD	sim/frv/model.c	86299;"	d	file:
FLD	sim/frv/model.c	86309;"	d	file:
FLD	sim/frv/model.c	86315;"	d	file:
FLD	sim/frv/model.c	8631;"	d	file:
FLD	sim/frv/model.c	86325;"	d	file:
FLD	sim/frv/model.c	86331;"	d	file:
FLD	sim/frv/model.c	86341;"	d	file:
FLD	sim/frv/model.c	86347;"	d	file:
FLD	sim/frv/model.c	86357;"	d	file:
FLD	sim/frv/model.c	86363;"	d	file:
FLD	sim/frv/model.c	86373;"	d	file:
FLD	sim/frv/model.c	86379;"	d	file:
FLD	sim/frv/model.c	86389;"	d	file:
FLD	sim/frv/model.c	86395;"	d	file:
FLD	sim/frv/model.c	86405;"	d	file:
FLD	sim/frv/model.c	86411;"	d	file:
FLD	sim/frv/model.c	8641;"	d	file:
FLD	sim/frv/model.c	86421;"	d	file:
FLD	sim/frv/model.c	86427;"	d	file:
FLD	sim/frv/model.c	86437;"	d	file:
FLD	sim/frv/model.c	86443;"	d	file:
FLD	sim/frv/model.c	86453;"	d	file:
FLD	sim/frv/model.c	86459;"	d	file:
FLD	sim/frv/model.c	86469;"	d	file:
FLD	sim/frv/model.c	86475;"	d	file:
FLD	sim/frv/model.c	8647;"	d	file:
FLD	sim/frv/model.c	86485;"	d	file:
FLD	sim/frv/model.c	86491;"	d	file:
FLD	sim/frv/model.c	86501;"	d	file:
FLD	sim/frv/model.c	86507;"	d	file:
FLD	sim/frv/model.c	86517;"	d	file:
FLD	sim/frv/model.c	86523;"	d	file:
FLD	sim/frv/model.c	86533;"	d	file:
FLD	sim/frv/model.c	86539;"	d	file:
FLD	sim/frv/model.c	86549;"	d	file:
FLD	sim/frv/model.c	86555;"	d	file:
FLD	sim/frv/model.c	86565;"	d	file:
FLD	sim/frv/model.c	86571;"	d	file:
FLD	sim/frv/model.c	8657;"	d	file:
FLD	sim/frv/model.c	86581;"	d	file:
FLD	sim/frv/model.c	86587;"	d	file:
FLD	sim/frv/model.c	86597;"	d	file:
FLD	sim/frv/model.c	865;"	d	file:
FLD	sim/frv/model.c	86603;"	d	file:
FLD	sim/frv/model.c	86613;"	d	file:
FLD	sim/frv/model.c	86619;"	d	file:
FLD	sim/frv/model.c	86629;"	d	file:
FLD	sim/frv/model.c	86635;"	d	file:
FLD	sim/frv/model.c	8663;"	d	file:
FLD	sim/frv/model.c	86645;"	d	file:
FLD	sim/frv/model.c	86651;"	d	file:
FLD	sim/frv/model.c	86661;"	d	file:
FLD	sim/frv/model.c	86667;"	d	file:
FLD	sim/frv/model.c	86677;"	d	file:
FLD	sim/frv/model.c	86683;"	d	file:
FLD	sim/frv/model.c	86693;"	d	file:
FLD	sim/frv/model.c	86699;"	d	file:
FLD	sim/frv/model.c	86709;"	d	file:
FLD	sim/frv/model.c	86715;"	d	file:
FLD	sim/frv/model.c	86725;"	d	file:
FLD	sim/frv/model.c	86731;"	d	file:
FLD	sim/frv/model.c	8673;"	d	file:
FLD	sim/frv/model.c	86741;"	d	file:
FLD	sim/frv/model.c	86747;"	d	file:
FLD	sim/frv/model.c	86757;"	d	file:
FLD	sim/frv/model.c	86763;"	d	file:
FLD	sim/frv/model.c	86773;"	d	file:
FLD	sim/frv/model.c	86779;"	d	file:
FLD	sim/frv/model.c	86789;"	d	file:
FLD	sim/frv/model.c	86795;"	d	file:
FLD	sim/frv/model.c	8679;"	d	file:
FLD	sim/frv/model.c	86805;"	d	file:
FLD	sim/frv/model.c	86811;"	d	file:
FLD	sim/frv/model.c	86821;"	d	file:
FLD	sim/frv/model.c	86827;"	d	file:
FLD	sim/frv/model.c	86837;"	d	file:
FLD	sim/frv/model.c	86843;"	d	file:
FLD	sim/frv/model.c	86853;"	d	file:
FLD	sim/frv/model.c	86859;"	d	file:
FLD	sim/frv/model.c	86869;"	d	file:
FLD	sim/frv/model.c	86875;"	d	file:
FLD	sim/frv/model.c	86885;"	d	file:
FLD	sim/frv/model.c	86891;"	d	file:
FLD	sim/frv/model.c	8689;"	d	file:
FLD	sim/frv/model.c	86901;"	d	file:
FLD	sim/frv/model.c	86907;"	d	file:
FLD	sim/frv/model.c	86917;"	d	file:
FLD	sim/frv/model.c	86923;"	d	file:
FLD	sim/frv/model.c	86933;"	d	file:
FLD	sim/frv/model.c	86939;"	d	file:
FLD	sim/frv/model.c	86949;"	d	file:
FLD	sim/frv/model.c	86955;"	d	file:
FLD	sim/frv/model.c	8695;"	d	file:
FLD	sim/frv/model.c	86965;"	d	file:
FLD	sim/frv/model.c	86971;"	d	file:
FLD	sim/frv/model.c	86981;"	d	file:
FLD	sim/frv/model.c	86987;"	d	file:
FLD	sim/frv/model.c	86997;"	d	file:
FLD	sim/frv/model.c	87003;"	d	file:
FLD	sim/frv/model.c	87013;"	d	file:
FLD	sim/frv/model.c	87019;"	d	file:
FLD	sim/frv/model.c	87029;"	d	file:
FLD	sim/frv/model.c	87035;"	d	file:
FLD	sim/frv/model.c	87045;"	d	file:
FLD	sim/frv/model.c	87051;"	d	file:
FLD	sim/frv/model.c	8705;"	d	file:
FLD	sim/frv/model.c	87061;"	d	file:
FLD	sim/frv/model.c	87067;"	d	file:
FLD	sim/frv/model.c	87077;"	d	file:
FLD	sim/frv/model.c	87083;"	d	file:
FLD	sim/frv/model.c	87093;"	d	file:
FLD	sim/frv/model.c	87099;"	d	file:
FLD	sim/frv/model.c	87109;"	d	file:
FLD	sim/frv/model.c	87115;"	d	file:
FLD	sim/frv/model.c	8711;"	d	file:
FLD	sim/frv/model.c	87125;"	d	file:
FLD	sim/frv/model.c	87131;"	d	file:
FLD	sim/frv/model.c	87141;"	d	file:
FLD	sim/frv/model.c	87147;"	d	file:
FLD	sim/frv/model.c	87157;"	d	file:
FLD	sim/frv/model.c	87163;"	d	file:
FLD	sim/frv/model.c	87173;"	d	file:
FLD	sim/frv/model.c	87179;"	d	file:
FLD	sim/frv/model.c	87189;"	d	file:
FLD	sim/frv/model.c	87195;"	d	file:
FLD	sim/frv/model.c	871;"	d	file:
FLD	sim/frv/model.c	87205;"	d	file:
FLD	sim/frv/model.c	87211;"	d	file:
FLD	sim/frv/model.c	8721;"	d	file:
FLD	sim/frv/model.c	87221;"	d	file:
FLD	sim/frv/model.c	87227;"	d	file:
FLD	sim/frv/model.c	87237;"	d	file:
FLD	sim/frv/model.c	87243;"	d	file:
FLD	sim/frv/model.c	87253;"	d	file:
FLD	sim/frv/model.c	87259;"	d	file:
FLD	sim/frv/model.c	87269;"	d	file:
FLD	sim/frv/model.c	87275;"	d	file:
FLD	sim/frv/model.c	8727;"	d	file:
FLD	sim/frv/model.c	87285;"	d	file:
FLD	sim/frv/model.c	87291;"	d	file:
FLD	sim/frv/model.c	87301;"	d	file:
FLD	sim/frv/model.c	87307;"	d	file:
FLD	sim/frv/model.c	87317;"	d	file:
FLD	sim/frv/model.c	87323;"	d	file:
FLD	sim/frv/model.c	87333;"	d	file:
FLD	sim/frv/model.c	87339;"	d	file:
FLD	sim/frv/model.c	87353;"	d	file:
FLD	sim/frv/model.c	87359;"	d	file:
FLD	sim/frv/model.c	87373;"	d	file:
FLD	sim/frv/model.c	87379;"	d	file:
FLD	sim/frv/model.c	8737;"	d	file:
FLD	sim/frv/model.c	87394;"	d	file:
FLD	sim/frv/model.c	87400;"	d	file:
FLD	sim/frv/model.c	87414;"	d	file:
FLD	sim/frv/model.c	87420;"	d	file:
FLD	sim/frv/model.c	87434;"	d	file:
FLD	sim/frv/model.c	8743;"	d	file:
FLD	sim/frv/model.c	87440;"	d	file:
FLD	sim/frv/model.c	87455;"	d	file:
FLD	sim/frv/model.c	87461;"	d	file:
FLD	sim/frv/model.c	87480;"	d	file:
FLD	sim/frv/model.c	87486;"	d	file:
FLD	sim/frv/model.c	87505;"	d	file:
FLD	sim/frv/model.c	87511;"	d	file:
FLD	sim/frv/model.c	87530;"	d	file:
FLD	sim/frv/model.c	87536;"	d	file:
FLD	sim/frv/model.c	8753;"	d	file:
FLD	sim/frv/model.c	87555;"	d	file:
FLD	sim/frv/model.c	87561;"	d	file:
FLD	sim/frv/model.c	87580;"	d	file:
FLD	sim/frv/model.c	87586;"	d	file:
FLD	sim/frv/model.c	8759;"	d	file:
FLD	sim/frv/model.c	87605;"	d	file:
FLD	sim/frv/model.c	87611;"	d	file:
FLD	sim/frv/model.c	87628;"	d	file:
FLD	sim/frv/model.c	87634;"	d	file:
FLD	sim/frv/model.c	87651;"	d	file:
FLD	sim/frv/model.c	87657;"	d	file:
FLD	sim/frv/model.c	87674;"	d	file:
FLD	sim/frv/model.c	87680;"	d	file:
FLD	sim/frv/model.c	87697;"	d	file:
FLD	sim/frv/model.c	8769;"	d	file:
FLD	sim/frv/model.c	87703;"	d	file:
FLD	sim/frv/model.c	87722;"	d	file:
FLD	sim/frv/model.c	87728;"	d	file:
FLD	sim/frv/model.c	87745;"	d	file:
FLD	sim/frv/model.c	87751;"	d	file:
FLD	sim/frv/model.c	8775;"	d	file:
FLD	sim/frv/model.c	87771;"	d	file:
FLD	sim/frv/model.c	87777;"	d	file:
FLD	sim/frv/model.c	87795;"	d	file:
FLD	sim/frv/model.c	87801;"	d	file:
FLD	sim/frv/model.c	87821;"	d	file:
FLD	sim/frv/model.c	87827;"	d	file:
FLD	sim/frv/model.c	87845;"	d	file:
FLD	sim/frv/model.c	87851;"	d	file:
FLD	sim/frv/model.c	8785;"	d	file:
FLD	sim/frv/model.c	87866;"	d	file:
FLD	sim/frv/model.c	87872;"	d	file:
FLD	sim/frv/model.c	87891;"	d	file:
FLD	sim/frv/model.c	87897;"	d	file:
FLD	sim/frv/model.c	87914;"	d	file:
FLD	sim/frv/model.c	8791;"	d	file:
FLD	sim/frv/model.c	87920;"	d	file:
FLD	sim/frv/model.c	87937;"	d	file:
FLD	sim/frv/model.c	87943;"	d	file:
FLD	sim/frv/model.c	87959;"	d	file:
FLD	sim/frv/model.c	87965;"	d	file:
FLD	sim/frv/model.c	87980;"	d	file:
FLD	sim/frv/model.c	87986;"	d	file:
FLD	sim/frv/model.c	87;"	d	file:
FLD	sim/frv/model.c	88002;"	d	file:
FLD	sim/frv/model.c	88008;"	d	file:
FLD	sim/frv/model.c	8801;"	d	file:
FLD	sim/frv/model.c	88024;"	d	file:
FLD	sim/frv/model.c	88030;"	d	file:
FLD	sim/frv/model.c	88047;"	d	file:
FLD	sim/frv/model.c	88053;"	d	file:
FLD	sim/frv/model.c	88069;"	d	file:
FLD	sim/frv/model.c	88075;"	d	file:
FLD	sim/frv/model.c	8807;"	d	file:
FLD	sim/frv/model.c	88092;"	d	file:
FLD	sim/frv/model.c	88098;"	d	file:
FLD	sim/frv/model.c	88117;"	d	file:
FLD	sim/frv/model.c	88123;"	d	file:
FLD	sim/frv/model.c	88142;"	d	file:
FLD	sim/frv/model.c	88148;"	d	file:
FLD	sim/frv/model.c	88165;"	d	file:
FLD	sim/frv/model.c	88171;"	d	file:
FLD	sim/frv/model.c	8817;"	d	file:
FLD	sim/frv/model.c	88188;"	d	file:
FLD	sim/frv/model.c	88194;"	d	file:
FLD	sim/frv/model.c	881;"	d	file:
FLD	sim/frv/model.c	88211;"	d	file:
FLD	sim/frv/model.c	88217;"	d	file:
FLD	sim/frv/model.c	88234;"	d	file:
FLD	sim/frv/model.c	8823;"	d	file:
FLD	sim/frv/model.c	88240;"	d	file:
FLD	sim/frv/model.c	88257;"	d	file:
FLD	sim/frv/model.c	88263;"	d	file:
FLD	sim/frv/model.c	88280;"	d	file:
FLD	sim/frv/model.c	88286;"	d	file:
FLD	sim/frv/model.c	88303;"	d	file:
FLD	sim/frv/model.c	88309;"	d	file:
FLD	sim/frv/model.c	88326;"	d	file:
FLD	sim/frv/model.c	88332;"	d	file:
FLD	sim/frv/model.c	8833;"	d	file:
FLD	sim/frv/model.c	88349;"	d	file:
FLD	sim/frv/model.c	88355;"	d	file:
FLD	sim/frv/model.c	88371;"	d	file:
FLD	sim/frv/model.c	88377;"	d	file:
FLD	sim/frv/model.c	88393;"	d	file:
FLD	sim/frv/model.c	88399;"	d	file:
FLD	sim/frv/model.c	8839;"	d	file:
FLD	sim/frv/model.c	88415;"	d	file:
FLD	sim/frv/model.c	88421;"	d	file:
FLD	sim/frv/model.c	88437;"	d	file:
FLD	sim/frv/model.c	88443;"	d	file:
FLD	sim/frv/model.c	88459;"	d	file:
FLD	sim/frv/model.c	88465;"	d	file:
FLD	sim/frv/model.c	88481;"	d	file:
FLD	sim/frv/model.c	88487;"	d	file:
FLD	sim/frv/model.c	8849;"	d	file:
FLD	sim/frv/model.c	88503;"	d	file:
FLD	sim/frv/model.c	88509;"	d	file:
FLD	sim/frv/model.c	88525;"	d	file:
FLD	sim/frv/model.c	88531;"	d	file:
FLD	sim/frv/model.c	88547;"	d	file:
FLD	sim/frv/model.c	88553;"	d	file:
FLD	sim/frv/model.c	8855;"	d	file:
FLD	sim/frv/model.c	88569;"	d	file:
FLD	sim/frv/model.c	88575;"	d	file:
FLD	sim/frv/model.c	88591;"	d	file:
FLD	sim/frv/model.c	88597;"	d	file:
FLD	sim/frv/model.c	88613;"	d	file:
FLD	sim/frv/model.c	88619;"	d	file:
FLD	sim/frv/model.c	88635;"	d	file:
FLD	sim/frv/model.c	88641;"	d	file:
FLD	sim/frv/model.c	88657;"	d	file:
FLD	sim/frv/model.c	8865;"	d	file:
FLD	sim/frv/model.c	88663;"	d	file:
FLD	sim/frv/model.c	88679;"	d	file:
FLD	sim/frv/model.c	88685;"	d	file:
FLD	sim/frv/model.c	88701;"	d	file:
FLD	sim/frv/model.c	88707;"	d	file:
FLD	sim/frv/model.c	8871;"	d	file:
FLD	sim/frv/model.c	88723;"	d	file:
FLD	sim/frv/model.c	88729;"	d	file:
FLD	sim/frv/model.c	88745;"	d	file:
FLD	sim/frv/model.c	88751;"	d	file:
FLD	sim/frv/model.c	88771;"	d	file:
FLD	sim/frv/model.c	88777;"	d	file:
FLD	sim/frv/model.c	88797;"	d	file:
FLD	sim/frv/model.c	887;"	d	file:
FLD	sim/frv/model.c	88803;"	d	file:
FLD	sim/frv/model.c	8881;"	d	file:
FLD	sim/frv/model.c	88823;"	d	file:
FLD	sim/frv/model.c	88829;"	d	file:
FLD	sim/frv/model.c	88849;"	d	file:
FLD	sim/frv/model.c	88855;"	d	file:
FLD	sim/frv/model.c	88875;"	d	file:
FLD	sim/frv/model.c	8887;"	d	file:
FLD	sim/frv/model.c	88881;"	d	file:
FLD	sim/frv/model.c	88901;"	d	file:
FLD	sim/frv/model.c	88907;"	d	file:
FLD	sim/frv/model.c	88925;"	d	file:
FLD	sim/frv/model.c	88931;"	d	file:
FLD	sim/frv/model.c	88949;"	d	file:
FLD	sim/frv/model.c	88955;"	d	file:
FLD	sim/frv/model.c	88973;"	d	file:
FLD	sim/frv/model.c	88979;"	d	file:
FLD	sim/frv/model.c	8897;"	d	file:
FLD	sim/frv/model.c	88997;"	d	file:
FLD	sim/frv/model.c	89003;"	d	file:
FLD	sim/frv/model.c	89021;"	d	file:
FLD	sim/frv/model.c	89027;"	d	file:
FLD	sim/frv/model.c	8903;"	d	file:
FLD	sim/frv/model.c	89045;"	d	file:
FLD	sim/frv/model.c	89051;"	d	file:
FLD	sim/frv/model.c	89071;"	d	file:
FLD	sim/frv/model.c	89077;"	d	file:
FLD	sim/frv/model.c	89097;"	d	file:
FLD	sim/frv/model.c	89103;"	d	file:
FLD	sim/frv/model.c	89123;"	d	file:
FLD	sim/frv/model.c	89129;"	d	file:
FLD	sim/frv/model.c	8913;"	d	file:
FLD	sim/frv/model.c	89149;"	d	file:
FLD	sim/frv/model.c	89155;"	d	file:
FLD	sim/frv/model.c	89175;"	d	file:
FLD	sim/frv/model.c	89181;"	d	file:
FLD	sim/frv/model.c	8919;"	d	file:
FLD	sim/frv/model.c	89201;"	d	file:
FLD	sim/frv/model.c	89207;"	d	file:
FLD	sim/frv/model.c	89225;"	d	file:
FLD	sim/frv/model.c	89231;"	d	file:
FLD	sim/frv/model.c	89249;"	d	file:
FLD	sim/frv/model.c	89255;"	d	file:
FLD	sim/frv/model.c	89273;"	d	file:
FLD	sim/frv/model.c	89279;"	d	file:
FLD	sim/frv/model.c	89297;"	d	file:
FLD	sim/frv/model.c	8929;"	d	file:
FLD	sim/frv/model.c	89303;"	d	file:
FLD	sim/frv/model.c	89321;"	d	file:
FLD	sim/frv/model.c	89327;"	d	file:
FLD	sim/frv/model.c	89345;"	d	file:
FLD	sim/frv/model.c	89351;"	d	file:
FLD	sim/frv/model.c	8935;"	d	file:
FLD	sim/frv/model.c	89369;"	d	file:
FLD	sim/frv/model.c	89375;"	d	file:
FLD	sim/frv/model.c	89395;"	d	file:
FLD	sim/frv/model.c	89401;"	d	file:
FLD	sim/frv/model.c	89421;"	d	file:
FLD	sim/frv/model.c	89427;"	d	file:
FLD	sim/frv/model.c	89447;"	d	file:
FLD	sim/frv/model.c	89453;"	d	file:
FLD	sim/frv/model.c	8945;"	d	file:
FLD	sim/frv/model.c	89473;"	d	file:
FLD	sim/frv/model.c	89479;"	d	file:
FLD	sim/frv/model.c	89499;"	d	file:
FLD	sim/frv/model.c	89505;"	d	file:
FLD	sim/frv/model.c	8951;"	d	file:
FLD	sim/frv/model.c	89525;"	d	file:
FLD	sim/frv/model.c	89531;"	d	file:
FLD	sim/frv/model.c	89551;"	d	file:
FLD	sim/frv/model.c	89557;"	d	file:
FLD	sim/frv/model.c	89577;"	d	file:
FLD	sim/frv/model.c	89583;"	d	file:
FLD	sim/frv/model.c	89601;"	d	file:
FLD	sim/frv/model.c	89607;"	d	file:
FLD	sim/frv/model.c	8961;"	d	file:
FLD	sim/frv/model.c	89625;"	d	file:
FLD	sim/frv/model.c	89631;"	d	file:
FLD	sim/frv/model.c	89649;"	d	file:
FLD	sim/frv/model.c	89655;"	d	file:
FLD	sim/frv/model.c	89673;"	d	file:
FLD	sim/frv/model.c	89679;"	d	file:
FLD	sim/frv/model.c	8967;"	d	file:
FLD	sim/frv/model.c	89692;"	d	file:
FLD	sim/frv/model.c	89698;"	d	file:
FLD	sim/frv/model.c	89711;"	d	file:
FLD	sim/frv/model.c	89717;"	d	file:
FLD	sim/frv/model.c	89730;"	d	file:
FLD	sim/frv/model.c	89736;"	d	file:
FLD	sim/frv/model.c	89749;"	d	file:
FLD	sim/frv/model.c	89755;"	d	file:
FLD	sim/frv/model.c	89768;"	d	file:
FLD	sim/frv/model.c	89774;"	d	file:
FLD	sim/frv/model.c	8977;"	d	file:
FLD	sim/frv/model.c	89790;"	d	file:
FLD	sim/frv/model.c	89796;"	d	file:
FLD	sim/frv/model.c	897;"	d	file:
FLD	sim/frv/model.c	89811;"	d	file:
FLD	sim/frv/model.c	89817;"	d	file:
FLD	sim/frv/model.c	89827;"	d	file:
FLD	sim/frv/model.c	89833;"	d	file:
FLD	sim/frv/model.c	8983;"	d	file:
FLD	sim/frv/model.c	89846;"	d	file:
FLD	sim/frv/model.c	89852;"	d	file:
FLD	sim/frv/model.c	89865;"	d	file:
FLD	sim/frv/model.c	89871;"	d	file:
FLD	sim/frv/model.c	89886;"	d	file:
FLD	sim/frv/model.c	89892;"	d	file:
FLD	sim/frv/model.c	89907;"	d	file:
FLD	sim/frv/model.c	89913;"	d	file:
FLD	sim/frv/model.c	89923;"	d	file:
FLD	sim/frv/model.c	89929;"	d	file:
FLD	sim/frv/model.c	89939;"	d	file:
FLD	sim/frv/model.c	8993;"	d	file:
FLD	sim/frv/model.c	89945;"	d	file:
FLD	sim/frv/model.c	89955;"	d	file:
FLD	sim/frv/model.c	89961;"	d	file:
FLD	sim/frv/model.c	89975;"	d	file:
FLD	sim/frv/model.c	89981;"	d	file:
FLD	sim/frv/model.c	89991;"	d	file:
FLD	sim/frv/model.c	89997;"	d	file:
FLD	sim/frv/model.c	8999;"	d	file:
FLD	sim/frv/model.c	90015;"	d	file:
FLD	sim/frv/model.c	90021;"	d	file:
FLD	sim/frv/model.c	90039;"	d	file:
FLD	sim/frv/model.c	90045;"	d	file:
FLD	sim/frv/model.c	90061;"	d	file:
FLD	sim/frv/model.c	90067;"	d	file:
FLD	sim/frv/model.c	90085;"	d	file:
FLD	sim/frv/model.c	90091;"	d	file:
FLD	sim/frv/model.c	9009;"	d	file:
FLD	sim/frv/model.c	90101;"	d	file:
FLD	sim/frv/model.c	90107;"	d	file:
FLD	sim/frv/model.c	90117;"	d	file:
FLD	sim/frv/model.c	90123;"	d	file:
FLD	sim/frv/model.c	90133;"	d	file:
FLD	sim/frv/model.c	90139;"	d	file:
FLD	sim/frv/model.c	90149;"	d	file:
FLD	sim/frv/model.c	90155;"	d	file:
FLD	sim/frv/model.c	9015;"	d	file:
FLD	sim/frv/model.c	90165;"	d	file:
FLD	sim/frv/model.c	90171;"	d	file:
FLD	sim/frv/model.c	90181;"	d	file:
FLD	sim/frv/model.c	90187;"	d	file:
FLD	sim/frv/model.c	90197;"	d	file:
FLD	sim/frv/model.c	90203;"	d	file:
FLD	sim/frv/model.c	90213;"	d	file:
FLD	sim/frv/model.c	90219;"	d	file:
FLD	sim/frv/model.c	90229;"	d	file:
FLD	sim/frv/model.c	90235;"	d	file:
FLD	sim/frv/model.c	90245;"	d	file:
FLD	sim/frv/model.c	90251;"	d	file:
FLD	sim/frv/model.c	9025;"	d	file:
FLD	sim/frv/model.c	90261;"	d	file:
FLD	sim/frv/model.c	90267;"	d	file:
FLD	sim/frv/model.c	90277;"	d	file:
FLD	sim/frv/model.c	90283;"	d	file:
FLD	sim/frv/model.c	90293;"	d	file:
FLD	sim/frv/model.c	90299;"	d	file:
FLD	sim/frv/model.c	90309;"	d	file:
FLD	sim/frv/model.c	90315;"	d	file:
FLD	sim/frv/model.c	9031;"	d	file:
FLD	sim/frv/model.c	90325;"	d	file:
FLD	sim/frv/model.c	90331;"	d	file:
FLD	sim/frv/model.c	90341;"	d	file:
FLD	sim/frv/model.c	90347;"	d	file:
FLD	sim/frv/model.c	90357;"	d	file:
FLD	sim/frv/model.c	90363;"	d	file:
FLD	sim/frv/model.c	90373;"	d	file:
FLD	sim/frv/model.c	90379;"	d	file:
FLD	sim/frv/model.c	90389;"	d	file:
FLD	sim/frv/model.c	90395;"	d	file:
FLD	sim/frv/model.c	903;"	d	file:
FLD	sim/frv/model.c	90405;"	d	file:
FLD	sim/frv/model.c	90411;"	d	file:
FLD	sim/frv/model.c	9041;"	d	file:
FLD	sim/frv/model.c	90421;"	d	file:
FLD	sim/frv/model.c	90427;"	d	file:
FLD	sim/frv/model.c	90437;"	d	file:
FLD	sim/frv/model.c	90443;"	d	file:
FLD	sim/frv/model.c	90453;"	d	file:
FLD	sim/frv/model.c	90459;"	d	file:
FLD	sim/frv/model.c	90469;"	d	file:
FLD	sim/frv/model.c	90475;"	d	file:
FLD	sim/frv/model.c	9047;"	d	file:
FLD	sim/frv/model.c	90485;"	d	file:
FLD	sim/frv/model.c	90491;"	d	file:
FLD	sim/frv/model.c	90501;"	d	file:
FLD	sim/frv/model.c	90507;"	d	file:
FLD	sim/frv/model.c	90517;"	d	file:
FLD	sim/frv/model.c	90523;"	d	file:
FLD	sim/frv/model.c	90533;"	d	file:
FLD	sim/frv/model.c	90539;"	d	file:
FLD	sim/frv/model.c	90549;"	d	file:
FLD	sim/frv/model.c	90555;"	d	file:
FLD	sim/frv/model.c	90565;"	d	file:
FLD	sim/frv/model.c	90571;"	d	file:
FLD	sim/frv/model.c	9057;"	d	file:
FLD	sim/frv/model.c	90581;"	d	file:
FLD	sim/frv/model.c	90587;"	d	file:
FLD	sim/frv/model.c	90597;"	d	file:
FLD	sim/frv/model.c	90603;"	d	file:
FLD	sim/frv/model.c	90613;"	d	file:
FLD	sim/frv/model.c	90619;"	d	file:
FLD	sim/frv/model.c	90629;"	d	file:
FLD	sim/frv/model.c	90635;"	d	file:
FLD	sim/frv/model.c	9063;"	d	file:
FLD	sim/frv/model.c	90645;"	d	file:
FLD	sim/frv/model.c	90651;"	d	file:
FLD	sim/frv/model.c	90661;"	d	file:
FLD	sim/frv/model.c	90667;"	d	file:
FLD	sim/frv/model.c	90677;"	d	file:
FLD	sim/frv/model.c	90683;"	d	file:
FLD	sim/frv/model.c	90693;"	d	file:
FLD	sim/frv/model.c	90699;"	d	file:
FLD	sim/frv/model.c	90709;"	d	file:
FLD	sim/frv/model.c	90715;"	d	file:
FLD	sim/frv/model.c	90725;"	d	file:
FLD	sim/frv/model.c	90731;"	d	file:
FLD	sim/frv/model.c	9073;"	d	file:
FLD	sim/frv/model.c	90741;"	d	file:
FLD	sim/frv/model.c	90747;"	d	file:
FLD	sim/frv/model.c	90757;"	d	file:
FLD	sim/frv/model.c	90763;"	d	file:
FLD	sim/frv/model.c	90773;"	d	file:
FLD	sim/frv/model.c	90779;"	d	file:
FLD	sim/frv/model.c	90789;"	d	file:
FLD	sim/frv/model.c	90795;"	d	file:
FLD	sim/frv/model.c	9079;"	d	file:
FLD	sim/frv/model.c	90805;"	d	file:
FLD	sim/frv/model.c	90811;"	d	file:
FLD	sim/frv/model.c	90821;"	d	file:
FLD	sim/frv/model.c	90827;"	d	file:
FLD	sim/frv/model.c	90837;"	d	file:
FLD	sim/frv/model.c	90843;"	d	file:
FLD	sim/frv/model.c	90853;"	d	file:
FLD	sim/frv/model.c	90859;"	d	file:
FLD	sim/frv/model.c	90869;"	d	file:
FLD	sim/frv/model.c	90875;"	d	file:
FLD	sim/frv/model.c	90885;"	d	file:
FLD	sim/frv/model.c	90891;"	d	file:
FLD	sim/frv/model.c	9089;"	d	file:
FLD	sim/frv/model.c	90901;"	d	file:
FLD	sim/frv/model.c	90907;"	d	file:
FLD	sim/frv/model.c	90917;"	d	file:
FLD	sim/frv/model.c	90923;"	d	file:
FLD	sim/frv/model.c	90933;"	d	file:
FLD	sim/frv/model.c	90939;"	d	file:
FLD	sim/frv/model.c	90949;"	d	file:
FLD	sim/frv/model.c	90955;"	d	file:
FLD	sim/frv/model.c	9095;"	d	file:
FLD	sim/frv/model.c	90965;"	d	file:
FLD	sim/frv/model.c	90971;"	d	file:
FLD	sim/frv/model.c	90981;"	d	file:
FLD	sim/frv/model.c	90987;"	d	file:
FLD	sim/frv/model.c	90997;"	d	file:
FLD	sim/frv/model.c	91003;"	d	file:
FLD	sim/frv/model.c	91013;"	d	file:
FLD	sim/frv/model.c	91019;"	d	file:
FLD	sim/frv/model.c	91029;"	d	file:
FLD	sim/frv/model.c	91035;"	d	file:
FLD	sim/frv/model.c	91045;"	d	file:
FLD	sim/frv/model.c	91051;"	d	file:
FLD	sim/frv/model.c	9105;"	d	file:
FLD	sim/frv/model.c	91061;"	d	file:
FLD	sim/frv/model.c	91067;"	d	file:
FLD	sim/frv/model.c	91077;"	d	file:
FLD	sim/frv/model.c	91083;"	d	file:
FLD	sim/frv/model.c	91093;"	d	file:
FLD	sim/frv/model.c	91099;"	d	file:
FLD	sim/frv/model.c	91109;"	d	file:
FLD	sim/frv/model.c	91115;"	d	file:
FLD	sim/frv/model.c	9111;"	d	file:
FLD	sim/frv/model.c	91125;"	d	file:
FLD	sim/frv/model.c	91131;"	d	file:
FLD	sim/frv/model.c	91141;"	d	file:
FLD	sim/frv/model.c	91147;"	d	file:
FLD	sim/frv/model.c	91157;"	d	file:
FLD	sim/frv/model.c	91163;"	d	file:
FLD	sim/frv/model.c	91173;"	d	file:
FLD	sim/frv/model.c	91179;"	d	file:
FLD	sim/frv/model.c	91189;"	d	file:
FLD	sim/frv/model.c	91195;"	d	file:
FLD	sim/frv/model.c	91205;"	d	file:
FLD	sim/frv/model.c	91211;"	d	file:
FLD	sim/frv/model.c	9121;"	d	file:
FLD	sim/frv/model.c	91221;"	d	file:
FLD	sim/frv/model.c	91227;"	d	file:
FLD	sim/frv/model.c	91237;"	d	file:
FLD	sim/frv/model.c	91243;"	d	file:
FLD	sim/frv/model.c	91253;"	d	file:
FLD	sim/frv/model.c	91259;"	d	file:
FLD	sim/frv/model.c	91269;"	d	file:
FLD	sim/frv/model.c	91275;"	d	file:
FLD	sim/frv/model.c	9127;"	d	file:
FLD	sim/frv/model.c	91285;"	d	file:
FLD	sim/frv/model.c	91291;"	d	file:
FLD	sim/frv/model.c	91301;"	d	file:
FLD	sim/frv/model.c	91307;"	d	file:
FLD	sim/frv/model.c	91317;"	d	file:
FLD	sim/frv/model.c	91323;"	d	file:
FLD	sim/frv/model.c	91333;"	d	file:
FLD	sim/frv/model.c	91339;"	d	file:
FLD	sim/frv/model.c	91349;"	d	file:
FLD	sim/frv/model.c	91355;"	d	file:
FLD	sim/frv/model.c	91365;"	d	file:
FLD	sim/frv/model.c	91371;"	d	file:
FLD	sim/frv/model.c	9137;"	d	file:
FLD	sim/frv/model.c	91381;"	d	file:
FLD	sim/frv/model.c	91387;"	d	file:
FLD	sim/frv/model.c	91397;"	d	file:
FLD	sim/frv/model.c	913;"	d	file:
FLD	sim/frv/model.c	91403;"	d	file:
FLD	sim/frv/model.c	91413;"	d	file:
FLD	sim/frv/model.c	91419;"	d	file:
FLD	sim/frv/model.c	91429;"	d	file:
FLD	sim/frv/model.c	91435;"	d	file:
FLD	sim/frv/model.c	9143;"	d	file:
FLD	sim/frv/model.c	91445;"	d	file:
FLD	sim/frv/model.c	91451;"	d	file:
FLD	sim/frv/model.c	91461;"	d	file:
FLD	sim/frv/model.c	91467;"	d	file:
FLD	sim/frv/model.c	91477;"	d	file:
FLD	sim/frv/model.c	91483;"	d	file:
FLD	sim/frv/model.c	91493;"	d	file:
FLD	sim/frv/model.c	91499;"	d	file:
FLD	sim/frv/model.c	91509;"	d	file:
FLD	sim/frv/model.c	91515;"	d	file:
FLD	sim/frv/model.c	91525;"	d	file:
FLD	sim/frv/model.c	91531;"	d	file:
FLD	sim/frv/model.c	9153;"	d	file:
FLD	sim/frv/model.c	91541;"	d	file:
FLD	sim/frv/model.c	91547;"	d	file:
FLD	sim/frv/model.c	91557;"	d	file:
FLD	sim/frv/model.c	91563;"	d	file:
FLD	sim/frv/model.c	91573;"	d	file:
FLD	sim/frv/model.c	91579;"	d	file:
FLD	sim/frv/model.c	91589;"	d	file:
FLD	sim/frv/model.c	91595;"	d	file:
FLD	sim/frv/model.c	9159;"	d	file:
FLD	sim/frv/model.c	91605;"	d	file:
FLD	sim/frv/model.c	91611;"	d	file:
FLD	sim/frv/model.c	91621;"	d	file:
FLD	sim/frv/model.c	91627;"	d	file:
FLD	sim/frv/model.c	91637;"	d	file:
FLD	sim/frv/model.c	91643;"	d	file:
FLD	sim/frv/model.c	91653;"	d	file:
FLD	sim/frv/model.c	91659;"	d	file:
FLD	sim/frv/model.c	91669;"	d	file:
FLD	sim/frv/model.c	91675;"	d	file:
FLD	sim/frv/model.c	91685;"	d	file:
FLD	sim/frv/model.c	91691;"	d	file:
FLD	sim/frv/model.c	9169;"	d	file:
FLD	sim/frv/model.c	91701;"	d	file:
FLD	sim/frv/model.c	91707;"	d	file:
FLD	sim/frv/model.c	91717;"	d	file:
FLD	sim/frv/model.c	91723;"	d	file:
FLD	sim/frv/model.c	91733;"	d	file:
FLD	sim/frv/model.c	91739;"	d	file:
FLD	sim/frv/model.c	91749;"	d	file:
FLD	sim/frv/model.c	91755;"	d	file:
FLD	sim/frv/model.c	9175;"	d	file:
FLD	sim/frv/model.c	91765;"	d	file:
FLD	sim/frv/model.c	91771;"	d	file:
FLD	sim/frv/model.c	91781;"	d	file:
FLD	sim/frv/model.c	91787;"	d	file:
FLD	sim/frv/model.c	91797;"	d	file:
FLD	sim/frv/model.c	91803;"	d	file:
FLD	sim/frv/model.c	91813;"	d	file:
FLD	sim/frv/model.c	91819;"	d	file:
FLD	sim/frv/model.c	91829;"	d	file:
FLD	sim/frv/model.c	91835;"	d	file:
FLD	sim/frv/model.c	91845;"	d	file:
FLD	sim/frv/model.c	91851;"	d	file:
FLD	sim/frv/model.c	9185;"	d	file:
FLD	sim/frv/model.c	91861;"	d	file:
FLD	sim/frv/model.c	91867;"	d	file:
FLD	sim/frv/model.c	91877;"	d	file:
FLD	sim/frv/model.c	91883;"	d	file:
FLD	sim/frv/model.c	91893;"	d	file:
FLD	sim/frv/model.c	91899;"	d	file:
FLD	sim/frv/model.c	91909;"	d	file:
FLD	sim/frv/model.c	91915;"	d	file:
FLD	sim/frv/model.c	9191;"	d	file:
FLD	sim/frv/model.c	91925;"	d	file:
FLD	sim/frv/model.c	91931;"	d	file:
FLD	sim/frv/model.c	91941;"	d	file:
FLD	sim/frv/model.c	91947;"	d	file:
FLD	sim/frv/model.c	91957;"	d	file:
FLD	sim/frv/model.c	91963;"	d	file:
FLD	sim/frv/model.c	91973;"	d	file:
FLD	sim/frv/model.c	91979;"	d	file:
FLD	sim/frv/model.c	91989;"	d	file:
FLD	sim/frv/model.c	91995;"	d	file:
FLD	sim/frv/model.c	919;"	d	file:
FLD	sim/frv/model.c	92005;"	d	file:
FLD	sim/frv/model.c	92011;"	d	file:
FLD	sim/frv/model.c	9201;"	d	file:
FLD	sim/frv/model.c	92021;"	d	file:
FLD	sim/frv/model.c	92027;"	d	file:
FLD	sim/frv/model.c	92037;"	d	file:
FLD	sim/frv/model.c	92043;"	d	file:
FLD	sim/frv/model.c	92053;"	d	file:
FLD	sim/frv/model.c	92059;"	d	file:
FLD	sim/frv/model.c	92069;"	d	file:
FLD	sim/frv/model.c	92075;"	d	file:
FLD	sim/frv/model.c	9207;"	d	file:
FLD	sim/frv/model.c	92085;"	d	file:
FLD	sim/frv/model.c	92091;"	d	file:
FLD	sim/frv/model.c	92101;"	d	file:
FLD	sim/frv/model.c	92107;"	d	file:
FLD	sim/frv/model.c	92117;"	d	file:
FLD	sim/frv/model.c	92123;"	d	file:
FLD	sim/frv/model.c	92133;"	d	file:
FLD	sim/frv/model.c	92139;"	d	file:
FLD	sim/frv/model.c	92149;"	d	file:
FLD	sim/frv/model.c	92155;"	d	file:
FLD	sim/frv/model.c	92165;"	d	file:
FLD	sim/frv/model.c	92171;"	d	file:
FLD	sim/frv/model.c	9217;"	d	file:
FLD	sim/frv/model.c	92181;"	d	file:
FLD	sim/frv/model.c	92187;"	d	file:
FLD	sim/frv/model.c	92197;"	d	file:
FLD	sim/frv/model.c	92203;"	d	file:
FLD	sim/frv/model.c	92213;"	d	file:
FLD	sim/frv/model.c	92219;"	d	file:
FLD	sim/frv/model.c	92229;"	d	file:
FLD	sim/frv/model.c	92235;"	d	file:
FLD	sim/frv/model.c	9223;"	d	file:
FLD	sim/frv/model.c	92245;"	d	file:
FLD	sim/frv/model.c	92251;"	d	file:
FLD	sim/frv/model.c	92261;"	d	file:
FLD	sim/frv/model.c	92267;"	d	file:
FLD	sim/frv/model.c	92277;"	d	file:
FLD	sim/frv/model.c	92283;"	d	file:
FLD	sim/frv/model.c	92293;"	d	file:
FLD	sim/frv/model.c	92299;"	d	file:
FLD	sim/frv/model.c	92309;"	d	file:
FLD	sim/frv/model.c	92315;"	d	file:
FLD	sim/frv/model.c	92325;"	d	file:
FLD	sim/frv/model.c	92331;"	d	file:
FLD	sim/frv/model.c	9233;"	d	file:
FLD	sim/frv/model.c	92341;"	d	file:
FLD	sim/frv/model.c	92347;"	d	file:
FLD	sim/frv/model.c	92357;"	d	file:
FLD	sim/frv/model.c	92363;"	d	file:
FLD	sim/frv/model.c	92373;"	d	file:
FLD	sim/frv/model.c	92379;"	d	file:
FLD	sim/frv/model.c	92389;"	d	file:
FLD	sim/frv/model.c	92395;"	d	file:
FLD	sim/frv/model.c	9239;"	d	file:
FLD	sim/frv/model.c	92405;"	d	file:
FLD	sim/frv/model.c	92411;"	d	file:
FLD	sim/frv/model.c	92421;"	d	file:
FLD	sim/frv/model.c	92427;"	d	file:
FLD	sim/frv/model.c	92437;"	d	file:
FLD	sim/frv/model.c	92443;"	d	file:
FLD	sim/frv/model.c	92453;"	d	file:
FLD	sim/frv/model.c	92459;"	d	file:
FLD	sim/frv/model.c	92469;"	d	file:
FLD	sim/frv/model.c	92475;"	d	file:
FLD	sim/frv/model.c	92485;"	d	file:
FLD	sim/frv/model.c	92491;"	d	file:
FLD	sim/frv/model.c	9249;"	d	file:
FLD	sim/frv/model.c	92501;"	d	file:
FLD	sim/frv/model.c	92507;"	d	file:
FLD	sim/frv/model.c	92517;"	d	file:
FLD	sim/frv/model.c	92523;"	d	file:
FLD	sim/frv/model.c	92533;"	d	file:
FLD	sim/frv/model.c	92539;"	d	file:
FLD	sim/frv/model.c	92549;"	d	file:
FLD	sim/frv/model.c	92555;"	d	file:
FLD	sim/frv/model.c	9255;"	d	file:
FLD	sim/frv/model.c	92565;"	d	file:
FLD	sim/frv/model.c	92571;"	d	file:
FLD	sim/frv/model.c	92581;"	d	file:
FLD	sim/frv/model.c	92587;"	d	file:
FLD	sim/frv/model.c	92597;"	d	file:
FLD	sim/frv/model.c	92603;"	d	file:
FLD	sim/frv/model.c	92613;"	d	file:
FLD	sim/frv/model.c	92619;"	d	file:
FLD	sim/frv/model.c	92629;"	d	file:
FLD	sim/frv/model.c	92635;"	d	file:
FLD	sim/frv/model.c	92645;"	d	file:
FLD	sim/frv/model.c	92651;"	d	file:
FLD	sim/frv/model.c	9265;"	d	file:
FLD	sim/frv/model.c	92661;"	d	file:
FLD	sim/frv/model.c	92667;"	d	file:
FLD	sim/frv/model.c	92677;"	d	file:
FLD	sim/frv/model.c	92683;"	d	file:
FLD	sim/frv/model.c	92693;"	d	file:
FLD	sim/frv/model.c	92699;"	d	file:
FLD	sim/frv/model.c	92709;"	d	file:
FLD	sim/frv/model.c	92715;"	d	file:
FLD	sim/frv/model.c	9271;"	d	file:
FLD	sim/frv/model.c	92725;"	d	file:
FLD	sim/frv/model.c	92731;"	d	file:
FLD	sim/frv/model.c	92741;"	d	file:
FLD	sim/frv/model.c	92747;"	d	file:
FLD	sim/frv/model.c	92757;"	d	file:
FLD	sim/frv/model.c	92763;"	d	file:
FLD	sim/frv/model.c	92773;"	d	file:
FLD	sim/frv/model.c	92779;"	d	file:
FLD	sim/frv/model.c	92789;"	d	file:
FLD	sim/frv/model.c	92795;"	d	file:
FLD	sim/frv/model.c	92805;"	d	file:
FLD	sim/frv/model.c	92811;"	d	file:
FLD	sim/frv/model.c	9281;"	d	file:
FLD	sim/frv/model.c	92821;"	d	file:
FLD	sim/frv/model.c	92827;"	d	file:
FLD	sim/frv/model.c	92837;"	d	file:
FLD	sim/frv/model.c	92843;"	d	file:
FLD	sim/frv/model.c	92853;"	d	file:
FLD	sim/frv/model.c	92859;"	d	file:
FLD	sim/frv/model.c	92869;"	d	file:
FLD	sim/frv/model.c	92875;"	d	file:
FLD	sim/frv/model.c	9287;"	d	file:
FLD	sim/frv/model.c	92885;"	d	file:
FLD	sim/frv/model.c	92891;"	d	file:
FLD	sim/frv/model.c	92901;"	d	file:
FLD	sim/frv/model.c	92907;"	d	file:
FLD	sim/frv/model.c	92917;"	d	file:
FLD	sim/frv/model.c	92923;"	d	file:
FLD	sim/frv/model.c	92933;"	d	file:
FLD	sim/frv/model.c	92939;"	d	file:
FLD	sim/frv/model.c	92949;"	d	file:
FLD	sim/frv/model.c	92955;"	d	file:
FLD	sim/frv/model.c	92965;"	d	file:
FLD	sim/frv/model.c	92971;"	d	file:
FLD	sim/frv/model.c	9297;"	d	file:
FLD	sim/frv/model.c	92981;"	d	file:
FLD	sim/frv/model.c	92987;"	d	file:
FLD	sim/frv/model.c	92997;"	d	file:
FLD	sim/frv/model.c	929;"	d	file:
FLD	sim/frv/model.c	93003;"	d	file:
FLD	sim/frv/model.c	93013;"	d	file:
FLD	sim/frv/model.c	93019;"	d	file:
FLD	sim/frv/model.c	93029;"	d	file:
FLD	sim/frv/model.c	93035;"	d	file:
FLD	sim/frv/model.c	9303;"	d	file:
FLD	sim/frv/model.c	93045;"	d	file:
FLD	sim/frv/model.c	93051;"	d	file:
FLD	sim/frv/model.c	93061;"	d	file:
FLD	sim/frv/model.c	93067;"	d	file:
FLD	sim/frv/model.c	93077;"	d	file:
FLD	sim/frv/model.c	93083;"	d	file:
FLD	sim/frv/model.c	93093;"	d	file:
FLD	sim/frv/model.c	93099;"	d	file:
FLD	sim/frv/model.c	93109;"	d	file:
FLD	sim/frv/model.c	93115;"	d	file:
FLD	sim/frv/model.c	93125;"	d	file:
FLD	sim/frv/model.c	93131;"	d	file:
FLD	sim/frv/model.c	9313;"	d	file:
FLD	sim/frv/model.c	93141;"	d	file:
FLD	sim/frv/model.c	93147;"	d	file:
FLD	sim/frv/model.c	93157;"	d	file:
FLD	sim/frv/model.c	93163;"	d	file:
FLD	sim/frv/model.c	93173;"	d	file:
FLD	sim/frv/model.c	93179;"	d	file:
FLD	sim/frv/model.c	93189;"	d	file:
FLD	sim/frv/model.c	93195;"	d	file:
FLD	sim/frv/model.c	9319;"	d	file:
FLD	sim/frv/model.c	93205;"	d	file:
FLD	sim/frv/model.c	93211;"	d	file:
FLD	sim/frv/model.c	93221;"	d	file:
FLD	sim/frv/model.c	93227;"	d	file:
FLD	sim/frv/model.c	93237;"	d	file:
FLD	sim/frv/model.c	93243;"	d	file:
FLD	sim/frv/model.c	93253;"	d	file:
FLD	sim/frv/model.c	93259;"	d	file:
FLD	sim/frv/model.c	93269;"	d	file:
FLD	sim/frv/model.c	93275;"	d	file:
FLD	sim/frv/model.c	93285;"	d	file:
FLD	sim/frv/model.c	93291;"	d	file:
FLD	sim/frv/model.c	9329;"	d	file:
FLD	sim/frv/model.c	93301;"	d	file:
FLD	sim/frv/model.c	93307;"	d	file:
FLD	sim/frv/model.c	93317;"	d	file:
FLD	sim/frv/model.c	93323;"	d	file:
FLD	sim/frv/model.c	93333;"	d	file:
FLD	sim/frv/model.c	93339;"	d	file:
FLD	sim/frv/model.c	93349;"	d	file:
FLD	sim/frv/model.c	93355;"	d	file:
FLD	sim/frv/model.c	9335;"	d	file:
FLD	sim/frv/model.c	93365;"	d	file:
FLD	sim/frv/model.c	93371;"	d	file:
FLD	sim/frv/model.c	93381;"	d	file:
FLD	sim/frv/model.c	93387;"	d	file:
FLD	sim/frv/model.c	93397;"	d	file:
FLD	sim/frv/model.c	93403;"	d	file:
FLD	sim/frv/model.c	93413;"	d	file:
FLD	sim/frv/model.c	93419;"	d	file:
FLD	sim/frv/model.c	93429;"	d	file:
FLD	sim/frv/model.c	93435;"	d	file:
FLD	sim/frv/model.c	93445;"	d	file:
FLD	sim/frv/model.c	93451;"	d	file:
FLD	sim/frv/model.c	9345;"	d	file:
FLD	sim/frv/model.c	93461;"	d	file:
FLD	sim/frv/model.c	93467;"	d	file:
FLD	sim/frv/model.c	93477;"	d	file:
FLD	sim/frv/model.c	93483;"	d	file:
FLD	sim/frv/model.c	93493;"	d	file:
FLD	sim/frv/model.c	93499;"	d	file:
FLD	sim/frv/model.c	93509;"	d	file:
FLD	sim/frv/model.c	93515;"	d	file:
FLD	sim/frv/model.c	9351;"	d	file:
FLD	sim/frv/model.c	93525;"	d	file:
FLD	sim/frv/model.c	93531;"	d	file:
FLD	sim/frv/model.c	93541;"	d	file:
FLD	sim/frv/model.c	93547;"	d	file:
FLD	sim/frv/model.c	93557;"	d	file:
FLD	sim/frv/model.c	93563;"	d	file:
FLD	sim/frv/model.c	93573;"	d	file:
FLD	sim/frv/model.c	93579;"	d	file:
FLD	sim/frv/model.c	93589;"	d	file:
FLD	sim/frv/model.c	93595;"	d	file:
FLD	sim/frv/model.c	935;"	d	file:
FLD	sim/frv/model.c	93605;"	d	file:
FLD	sim/frv/model.c	93611;"	d	file:
FLD	sim/frv/model.c	9361;"	d	file:
FLD	sim/frv/model.c	93621;"	d	file:
FLD	sim/frv/model.c	93627;"	d	file:
FLD	sim/frv/model.c	93637;"	d	file:
FLD	sim/frv/model.c	93643;"	d	file:
FLD	sim/frv/model.c	93653;"	d	file:
FLD	sim/frv/model.c	93659;"	d	file:
FLD	sim/frv/model.c	93669;"	d	file:
FLD	sim/frv/model.c	93675;"	d	file:
FLD	sim/frv/model.c	9367;"	d	file:
FLD	sim/frv/model.c	93685;"	d	file:
FLD	sim/frv/model.c	93691;"	d	file:
FLD	sim/frv/model.c	93701;"	d	file:
FLD	sim/frv/model.c	93707;"	d	file:
FLD	sim/frv/model.c	93717;"	d	file:
FLD	sim/frv/model.c	93723;"	d	file:
FLD	sim/frv/model.c	93733;"	d	file:
FLD	sim/frv/model.c	93739;"	d	file:
FLD	sim/frv/model.c	93749;"	d	file:
FLD	sim/frv/model.c	93755;"	d	file:
FLD	sim/frv/model.c	93765;"	d	file:
FLD	sim/frv/model.c	93771;"	d	file:
FLD	sim/frv/model.c	9377;"	d	file:
FLD	sim/frv/model.c	93781;"	d	file:
FLD	sim/frv/model.c	93787;"	d	file:
FLD	sim/frv/model.c	93797;"	d	file:
FLD	sim/frv/model.c	93803;"	d	file:
FLD	sim/frv/model.c	93813;"	d	file:
FLD	sim/frv/model.c	93819;"	d	file:
FLD	sim/frv/model.c	93829;"	d	file:
FLD	sim/frv/model.c	93835;"	d	file:
FLD	sim/frv/model.c	9383;"	d	file:
FLD	sim/frv/model.c	93845;"	d	file:
FLD	sim/frv/model.c	93851;"	d	file:
FLD	sim/frv/model.c	93861;"	d	file:
FLD	sim/frv/model.c	93867;"	d	file:
FLD	sim/frv/model.c	93877;"	d	file:
FLD	sim/frv/model.c	93883;"	d	file:
FLD	sim/frv/model.c	93893;"	d	file:
FLD	sim/frv/model.c	93899;"	d	file:
FLD	sim/frv/model.c	93909;"	d	file:
FLD	sim/frv/model.c	93915;"	d	file:
FLD	sim/frv/model.c	93925;"	d	file:
FLD	sim/frv/model.c	93931;"	d	file:
FLD	sim/frv/model.c	9393;"	d	file:
FLD	sim/frv/model.c	93941;"	d	file:
FLD	sim/frv/model.c	93947;"	d	file:
FLD	sim/frv/model.c	93957;"	d	file:
FLD	sim/frv/model.c	93963;"	d	file:
FLD	sim/frv/model.c	93973;"	d	file:
FLD	sim/frv/model.c	93979;"	d	file:
FLD	sim/frv/model.c	93989;"	d	file:
FLD	sim/frv/model.c	93995;"	d	file:
FLD	sim/frv/model.c	9399;"	d	file:
FLD	sim/frv/model.c	94005;"	d	file:
FLD	sim/frv/model.c	94011;"	d	file:
FLD	sim/frv/model.c	94021;"	d	file:
FLD	sim/frv/model.c	94027;"	d	file:
FLD	sim/frv/model.c	94037;"	d	file:
FLD	sim/frv/model.c	94043;"	d	file:
FLD	sim/frv/model.c	94053;"	d	file:
FLD	sim/frv/model.c	94059;"	d	file:
FLD	sim/frv/model.c	94069;"	d	file:
FLD	sim/frv/model.c	94075;"	d	file:
FLD	sim/frv/model.c	94085;"	d	file:
FLD	sim/frv/model.c	94091;"	d	file:
FLD	sim/frv/model.c	9409;"	d	file:
FLD	sim/frv/model.c	94101;"	d	file:
FLD	sim/frv/model.c	94107;"	d	file:
FLD	sim/frv/model.c	94117;"	d	file:
FLD	sim/frv/model.c	94123;"	d	file:
FLD	sim/frv/model.c	94133;"	d	file:
FLD	sim/frv/model.c	94139;"	d	file:
FLD	sim/frv/model.c	94149;"	d	file:
FLD	sim/frv/model.c	94155;"	d	file:
FLD	sim/frv/model.c	9415;"	d	file:
FLD	sim/frv/model.c	94165;"	d	file:
FLD	sim/frv/model.c	94171;"	d	file:
FLD	sim/frv/model.c	94181;"	d	file:
FLD	sim/frv/model.c	94187;"	d	file:
FLD	sim/frv/model.c	94197;"	d	file:
FLD	sim/frv/model.c	94203;"	d	file:
FLD	sim/frv/model.c	94213;"	d	file:
FLD	sim/frv/model.c	94219;"	d	file:
FLD	sim/frv/model.c	94229;"	d	file:
FLD	sim/frv/model.c	94235;"	d	file:
FLD	sim/frv/model.c	94245;"	d	file:
FLD	sim/frv/model.c	94251;"	d	file:
FLD	sim/frv/model.c	9425;"	d	file:
FLD	sim/frv/model.c	94261;"	d	file:
FLD	sim/frv/model.c	94267;"	d	file:
FLD	sim/frv/model.c	94277;"	d	file:
FLD	sim/frv/model.c	94283;"	d	file:
FLD	sim/frv/model.c	94293;"	d	file:
FLD	sim/frv/model.c	94299;"	d	file:
FLD	sim/frv/model.c	94309;"	d	file:
FLD	sim/frv/model.c	94315;"	d	file:
FLD	sim/frv/model.c	9431;"	d	file:
FLD	sim/frv/model.c	94325;"	d	file:
FLD	sim/frv/model.c	94331;"	d	file:
FLD	sim/frv/model.c	94341;"	d	file:
FLD	sim/frv/model.c	94347;"	d	file:
FLD	sim/frv/model.c	94357;"	d	file:
FLD	sim/frv/model.c	94363;"	d	file:
FLD	sim/frv/model.c	94373;"	d	file:
FLD	sim/frv/model.c	94379;"	d	file:
FLD	sim/frv/model.c	94389;"	d	file:
FLD	sim/frv/model.c	94395;"	d	file:
FLD	sim/frv/model.c	94405;"	d	file:
FLD	sim/frv/model.c	94411;"	d	file:
FLD	sim/frv/model.c	9441;"	d	file:
FLD	sim/frv/model.c	94421;"	d	file:
FLD	sim/frv/model.c	94427;"	d	file:
FLD	sim/frv/model.c	94437;"	d	file:
FLD	sim/frv/model.c	94443;"	d	file:
FLD	sim/frv/model.c	94453;"	d	file:
FLD	sim/frv/model.c	94459;"	d	file:
FLD	sim/frv/model.c	94469;"	d	file:
FLD	sim/frv/model.c	94475;"	d	file:
FLD	sim/frv/model.c	9447;"	d	file:
FLD	sim/frv/model.c	94485;"	d	file:
FLD	sim/frv/model.c	94491;"	d	file:
FLD	sim/frv/model.c	94501;"	d	file:
FLD	sim/frv/model.c	94507;"	d	file:
FLD	sim/frv/model.c	94517;"	d	file:
FLD	sim/frv/model.c	94523;"	d	file:
FLD	sim/frv/model.c	94533;"	d	file:
FLD	sim/frv/model.c	94539;"	d	file:
FLD	sim/frv/model.c	94549;"	d	file:
FLD	sim/frv/model.c	94555;"	d	file:
FLD	sim/frv/model.c	94565;"	d	file:
FLD	sim/frv/model.c	94571;"	d	file:
FLD	sim/frv/model.c	9457;"	d	file:
FLD	sim/frv/model.c	94581;"	d	file:
FLD	sim/frv/model.c	94587;"	d	file:
FLD	sim/frv/model.c	94597;"	d	file:
FLD	sim/frv/model.c	945;"	d	file:
FLD	sim/frv/model.c	94603;"	d	file:
FLD	sim/frv/model.c	94613;"	d	file:
FLD	sim/frv/model.c	94619;"	d	file:
FLD	sim/frv/model.c	94629;"	d	file:
FLD	sim/frv/model.c	94635;"	d	file:
FLD	sim/frv/model.c	9463;"	d	file:
FLD	sim/frv/model.c	94645;"	d	file:
FLD	sim/frv/model.c	94651;"	d	file:
FLD	sim/frv/model.c	94661;"	d	file:
FLD	sim/frv/model.c	94667;"	d	file:
FLD	sim/frv/model.c	94677;"	d	file:
FLD	sim/frv/model.c	94683;"	d	file:
FLD	sim/frv/model.c	94693;"	d	file:
FLD	sim/frv/model.c	94699;"	d	file:
FLD	sim/frv/model.c	94709;"	d	file:
FLD	sim/frv/model.c	94715;"	d	file:
FLD	sim/frv/model.c	94725;"	d	file:
FLD	sim/frv/model.c	94731;"	d	file:
FLD	sim/frv/model.c	9473;"	d	file:
FLD	sim/frv/model.c	94741;"	d	file:
FLD	sim/frv/model.c	94747;"	d	file:
FLD	sim/frv/model.c	94757;"	d	file:
FLD	sim/frv/model.c	94763;"	d	file:
FLD	sim/frv/model.c	94773;"	d	file:
FLD	sim/frv/model.c	94779;"	d	file:
FLD	sim/frv/model.c	94789;"	d	file:
FLD	sim/frv/model.c	94795;"	d	file:
FLD	sim/frv/model.c	9479;"	d	file:
FLD	sim/frv/model.c	94805;"	d	file:
FLD	sim/frv/model.c	94811;"	d	file:
FLD	sim/frv/model.c	94821;"	d	file:
FLD	sim/frv/model.c	94827;"	d	file:
FLD	sim/frv/model.c	94837;"	d	file:
FLD	sim/frv/model.c	94843;"	d	file:
FLD	sim/frv/model.c	94853;"	d	file:
FLD	sim/frv/model.c	94859;"	d	file:
FLD	sim/frv/model.c	94869;"	d	file:
FLD	sim/frv/model.c	94875;"	d	file:
FLD	sim/frv/model.c	94885;"	d	file:
FLD	sim/frv/model.c	94891;"	d	file:
FLD	sim/frv/model.c	9489;"	d	file:
FLD	sim/frv/model.c	94901;"	d	file:
FLD	sim/frv/model.c	94907;"	d	file:
FLD	sim/frv/model.c	94917;"	d	file:
FLD	sim/frv/model.c	94923;"	d	file:
FLD	sim/frv/model.c	94933;"	d	file:
FLD	sim/frv/model.c	94939;"	d	file:
FLD	sim/frv/model.c	94949;"	d	file:
FLD	sim/frv/model.c	94955;"	d	file:
FLD	sim/frv/model.c	9495;"	d	file:
FLD	sim/frv/model.c	94965;"	d	file:
FLD	sim/frv/model.c	94971;"	d	file:
FLD	sim/frv/model.c	94981;"	d	file:
FLD	sim/frv/model.c	94987;"	d	file:
FLD	sim/frv/model.c	94997;"	d	file:
FLD	sim/frv/model.c	95003;"	d	file:
FLD	sim/frv/model.c	95013;"	d	file:
FLD	sim/frv/model.c	95019;"	d	file:
FLD	sim/frv/model.c	95029;"	d	file:
FLD	sim/frv/model.c	95035;"	d	file:
FLD	sim/frv/model.c	95045;"	d	file:
FLD	sim/frv/model.c	95051;"	d	file:
FLD	sim/frv/model.c	9505;"	d	file:
FLD	sim/frv/model.c	95061;"	d	file:
FLD	sim/frv/model.c	95067;"	d	file:
FLD	sim/frv/model.c	95077;"	d	file:
FLD	sim/frv/model.c	95083;"	d	file:
FLD	sim/frv/model.c	95093;"	d	file:
FLD	sim/frv/model.c	95099;"	d	file:
FLD	sim/frv/model.c	95109;"	d	file:
FLD	sim/frv/model.c	95115;"	d	file:
FLD	sim/frv/model.c	9511;"	d	file:
FLD	sim/frv/model.c	95125;"	d	file:
FLD	sim/frv/model.c	95131;"	d	file:
FLD	sim/frv/model.c	95141;"	d	file:
FLD	sim/frv/model.c	95147;"	d	file:
FLD	sim/frv/model.c	95157;"	d	file:
FLD	sim/frv/model.c	95163;"	d	file:
FLD	sim/frv/model.c	95173;"	d	file:
FLD	sim/frv/model.c	95179;"	d	file:
FLD	sim/frv/model.c	95189;"	d	file:
FLD	sim/frv/model.c	95195;"	d	file:
FLD	sim/frv/model.c	951;"	d	file:
FLD	sim/frv/model.c	95205;"	d	file:
FLD	sim/frv/model.c	95211;"	d	file:
FLD	sim/frv/model.c	9521;"	d	file:
FLD	sim/frv/model.c	95221;"	d	file:
FLD	sim/frv/model.c	95227;"	d	file:
FLD	sim/frv/model.c	95237;"	d	file:
FLD	sim/frv/model.c	95243;"	d	file:
FLD	sim/frv/model.c	95253;"	d	file:
FLD	sim/frv/model.c	95259;"	d	file:
FLD	sim/frv/model.c	95269;"	d	file:
FLD	sim/frv/model.c	95275;"	d	file:
FLD	sim/frv/model.c	9527;"	d	file:
FLD	sim/frv/model.c	95285;"	d	file:
FLD	sim/frv/model.c	95291;"	d	file:
FLD	sim/frv/model.c	95301;"	d	file:
FLD	sim/frv/model.c	95307;"	d	file:
FLD	sim/frv/model.c	95317;"	d	file:
FLD	sim/frv/model.c	95323;"	d	file:
FLD	sim/frv/model.c	95333;"	d	file:
FLD	sim/frv/model.c	95339;"	d	file:
FLD	sim/frv/model.c	95349;"	d	file:
FLD	sim/frv/model.c	95355;"	d	file:
FLD	sim/frv/model.c	95365;"	d	file:
FLD	sim/frv/model.c	95371;"	d	file:
FLD	sim/frv/model.c	9537;"	d	file:
FLD	sim/frv/model.c	95381;"	d	file:
FLD	sim/frv/model.c	95387;"	d	file:
FLD	sim/frv/model.c	95397;"	d	file:
FLD	sim/frv/model.c	95403;"	d	file:
FLD	sim/frv/model.c	95413;"	d	file:
FLD	sim/frv/model.c	95419;"	d	file:
FLD	sim/frv/model.c	95429;"	d	file:
FLD	sim/frv/model.c	95435;"	d	file:
FLD	sim/frv/model.c	9543;"	d	file:
FLD	sim/frv/model.c	95445;"	d	file:
FLD	sim/frv/model.c	95451;"	d	file:
FLD	sim/frv/model.c	95461;"	d	file:
FLD	sim/frv/model.c	95467;"	d	file:
FLD	sim/frv/model.c	95477;"	d	file:
FLD	sim/frv/model.c	95483;"	d	file:
FLD	sim/frv/model.c	95493;"	d	file:
FLD	sim/frv/model.c	95499;"	d	file:
FLD	sim/frv/model.c	95509;"	d	file:
FLD	sim/frv/model.c	95515;"	d	file:
FLD	sim/frv/model.c	95525;"	d	file:
FLD	sim/frv/model.c	95531;"	d	file:
FLD	sim/frv/model.c	9553;"	d	file:
FLD	sim/frv/model.c	95541;"	d	file:
FLD	sim/frv/model.c	95547;"	d	file:
FLD	sim/frv/model.c	95557;"	d	file:
FLD	sim/frv/model.c	95563;"	d	file:
FLD	sim/frv/model.c	95573;"	d	file:
FLD	sim/frv/model.c	95579;"	d	file:
FLD	sim/frv/model.c	95589;"	d	file:
FLD	sim/frv/model.c	95595;"	d	file:
FLD	sim/frv/model.c	9559;"	d	file:
FLD	sim/frv/model.c	95605;"	d	file:
FLD	sim/frv/model.c	95611;"	d	file:
FLD	sim/frv/model.c	95621;"	d	file:
FLD	sim/frv/model.c	95627;"	d	file:
FLD	sim/frv/model.c	95637;"	d	file:
FLD	sim/frv/model.c	95643;"	d	file:
FLD	sim/frv/model.c	95653;"	d	file:
FLD	sim/frv/model.c	95659;"	d	file:
FLD	sim/frv/model.c	95669;"	d	file:
FLD	sim/frv/model.c	95675;"	d	file:
FLD	sim/frv/model.c	95685;"	d	file:
FLD	sim/frv/model.c	95691;"	d	file:
FLD	sim/frv/model.c	9569;"	d	file:
FLD	sim/frv/model.c	95701;"	d	file:
FLD	sim/frv/model.c	95707;"	d	file:
FLD	sim/frv/model.c	95717;"	d	file:
FLD	sim/frv/model.c	95723;"	d	file:
FLD	sim/frv/model.c	95733;"	d	file:
FLD	sim/frv/model.c	95739;"	d	file:
FLD	sim/frv/model.c	95749;"	d	file:
FLD	sim/frv/model.c	95755;"	d	file:
FLD	sim/frv/model.c	9575;"	d	file:
FLD	sim/frv/model.c	95765;"	d	file:
FLD	sim/frv/model.c	95771;"	d	file:
FLD	sim/frv/model.c	95781;"	d	file:
FLD	sim/frv/model.c	95787;"	d	file:
FLD	sim/frv/model.c	95797;"	d	file:
FLD	sim/frv/model.c	95803;"	d	file:
FLD	sim/frv/model.c	95813;"	d	file:
FLD	sim/frv/model.c	95819;"	d	file:
FLD	sim/frv/model.c	95829;"	d	file:
FLD	sim/frv/model.c	95835;"	d	file:
FLD	sim/frv/model.c	95845;"	d	file:
FLD	sim/frv/model.c	95851;"	d	file:
FLD	sim/frv/model.c	9585;"	d	file:
FLD	sim/frv/model.c	95861;"	d	file:
FLD	sim/frv/model.c	95867;"	d	file:
FLD	sim/frv/model.c	95877;"	d	file:
FLD	sim/frv/model.c	95883;"	d	file:
FLD	sim/frv/model.c	95893;"	d	file:
FLD	sim/frv/model.c	95899;"	d	file:
FLD	sim/frv/model.c	95909;"	d	file:
FLD	sim/frv/model.c	95915;"	d	file:
FLD	sim/frv/model.c	9591;"	d	file:
FLD	sim/frv/model.c	95925;"	d	file:
FLD	sim/frv/model.c	95931;"	d	file:
FLD	sim/frv/model.c	95941;"	d	file:
FLD	sim/frv/model.c	95947;"	d	file:
FLD	sim/frv/model.c	95957;"	d	file:
FLD	sim/frv/model.c	95963;"	d	file:
FLD	sim/frv/model.c	95973;"	d	file:
FLD	sim/frv/model.c	95979;"	d	file:
FLD	sim/frv/model.c	95989;"	d	file:
FLD	sim/frv/model.c	95995;"	d	file:
FLD	sim/frv/model.c	96005;"	d	file:
FLD	sim/frv/model.c	96011;"	d	file:
FLD	sim/frv/model.c	9601;"	d	file:
FLD	sim/frv/model.c	96021;"	d	file:
FLD	sim/frv/model.c	96027;"	d	file:
FLD	sim/frv/model.c	96037;"	d	file:
FLD	sim/frv/model.c	96043;"	d	file:
FLD	sim/frv/model.c	96053;"	d	file:
FLD	sim/frv/model.c	96059;"	d	file:
FLD	sim/frv/model.c	96069;"	d	file:
FLD	sim/frv/model.c	96075;"	d	file:
FLD	sim/frv/model.c	9607;"	d	file:
FLD	sim/frv/model.c	96085;"	d	file:
FLD	sim/frv/model.c	96091;"	d	file:
FLD	sim/frv/model.c	96101;"	d	file:
FLD	sim/frv/model.c	96107;"	d	file:
FLD	sim/frv/model.c	96117;"	d	file:
FLD	sim/frv/model.c	96123;"	d	file:
FLD	sim/frv/model.c	96133;"	d	file:
FLD	sim/frv/model.c	96139;"	d	file:
FLD	sim/frv/model.c	96149;"	d	file:
FLD	sim/frv/model.c	96155;"	d	file:
FLD	sim/frv/model.c	96165;"	d	file:
FLD	sim/frv/model.c	96171;"	d	file:
FLD	sim/frv/model.c	9617;"	d	file:
FLD	sim/frv/model.c	96181;"	d	file:
FLD	sim/frv/model.c	96187;"	d	file:
FLD	sim/frv/model.c	96197;"	d	file:
FLD	sim/frv/model.c	961;"	d	file:
FLD	sim/frv/model.c	96203;"	d	file:
FLD	sim/frv/model.c	96213;"	d	file:
FLD	sim/frv/model.c	96219;"	d	file:
FLD	sim/frv/model.c	96229;"	d	file:
FLD	sim/frv/model.c	96235;"	d	file:
FLD	sim/frv/model.c	9623;"	d	file:
FLD	sim/frv/model.c	96245;"	d	file:
FLD	sim/frv/model.c	96251;"	d	file:
FLD	sim/frv/model.c	96261;"	d	file:
FLD	sim/frv/model.c	96267;"	d	file:
FLD	sim/frv/model.c	96277;"	d	file:
FLD	sim/frv/model.c	96283;"	d	file:
FLD	sim/frv/model.c	96293;"	d	file:
FLD	sim/frv/model.c	96299;"	d	file:
FLD	sim/frv/model.c	96309;"	d	file:
FLD	sim/frv/model.c	96315;"	d	file:
FLD	sim/frv/model.c	96325;"	d	file:
FLD	sim/frv/model.c	96331;"	d	file:
FLD	sim/frv/model.c	9633;"	d	file:
FLD	sim/frv/model.c	96341;"	d	file:
FLD	sim/frv/model.c	96347;"	d	file:
FLD	sim/frv/model.c	96357;"	d	file:
FLD	sim/frv/model.c	96363;"	d	file:
FLD	sim/frv/model.c	96373;"	d	file:
FLD	sim/frv/model.c	96379;"	d	file:
FLD	sim/frv/model.c	96389;"	d	file:
FLD	sim/frv/model.c	96395;"	d	file:
FLD	sim/frv/model.c	9639;"	d	file:
FLD	sim/frv/model.c	96405;"	d	file:
FLD	sim/frv/model.c	96411;"	d	file:
FLD	sim/frv/model.c	96421;"	d	file:
FLD	sim/frv/model.c	96427;"	d	file:
FLD	sim/frv/model.c	96437;"	d	file:
FLD	sim/frv/model.c	96443;"	d	file:
FLD	sim/frv/model.c	96453;"	d	file:
FLD	sim/frv/model.c	96459;"	d	file:
FLD	sim/frv/model.c	96469;"	d	file:
FLD	sim/frv/model.c	96475;"	d	file:
FLD	sim/frv/model.c	96485;"	d	file:
FLD	sim/frv/model.c	96491;"	d	file:
FLD	sim/frv/model.c	9649;"	d	file:
FLD	sim/frv/model.c	96501;"	d	file:
FLD	sim/frv/model.c	96507;"	d	file:
FLD	sim/frv/model.c	96517;"	d	file:
FLD	sim/frv/model.c	96523;"	d	file:
FLD	sim/frv/model.c	96533;"	d	file:
FLD	sim/frv/model.c	96539;"	d	file:
FLD	sim/frv/model.c	96549;"	d	file:
FLD	sim/frv/model.c	96555;"	d	file:
FLD	sim/frv/model.c	9655;"	d	file:
FLD	sim/frv/model.c	96565;"	d	file:
FLD	sim/frv/model.c	96571;"	d	file:
FLD	sim/frv/model.c	96581;"	d	file:
FLD	sim/frv/model.c	96587;"	d	file:
FLD	sim/frv/model.c	96597;"	d	file:
FLD	sim/frv/model.c	96603;"	d	file:
FLD	sim/frv/model.c	96613;"	d	file:
FLD	sim/frv/model.c	96619;"	d	file:
FLD	sim/frv/model.c	96629;"	d	file:
FLD	sim/frv/model.c	96635;"	d	file:
FLD	sim/frv/model.c	96645;"	d	file:
FLD	sim/frv/model.c	96651;"	d	file:
FLD	sim/frv/model.c	9665;"	d	file:
FLD	sim/frv/model.c	96661;"	d	file:
FLD	sim/frv/model.c	96667;"	d	file:
FLD	sim/frv/model.c	96677;"	d	file:
FLD	sim/frv/model.c	96683;"	d	file:
FLD	sim/frv/model.c	96693;"	d	file:
FLD	sim/frv/model.c	96699;"	d	file:
FLD	sim/frv/model.c	96709;"	d	file:
FLD	sim/frv/model.c	96715;"	d	file:
FLD	sim/frv/model.c	9671;"	d	file:
FLD	sim/frv/model.c	96725;"	d	file:
FLD	sim/frv/model.c	96731;"	d	file:
FLD	sim/frv/model.c	96741;"	d	file:
FLD	sim/frv/model.c	96747;"	d	file:
FLD	sim/frv/model.c	96757;"	d	file:
FLD	sim/frv/model.c	96763;"	d	file:
FLD	sim/frv/model.c	96773;"	d	file:
FLD	sim/frv/model.c	96779;"	d	file:
FLD	sim/frv/model.c	96789;"	d	file:
FLD	sim/frv/model.c	96795;"	d	file:
FLD	sim/frv/model.c	967;"	d	file:
FLD	sim/frv/model.c	96805;"	d	file:
FLD	sim/frv/model.c	96811;"	d	file:
FLD	sim/frv/model.c	9681;"	d	file:
FLD	sim/frv/model.c	96821;"	d	file:
FLD	sim/frv/model.c	96827;"	d	file:
FLD	sim/frv/model.c	96837;"	d	file:
FLD	sim/frv/model.c	96843;"	d	file:
FLD	sim/frv/model.c	96853;"	d	file:
FLD	sim/frv/model.c	96859;"	d	file:
FLD	sim/frv/model.c	96869;"	d	file:
FLD	sim/frv/model.c	96875;"	d	file:
FLD	sim/frv/model.c	9687;"	d	file:
FLD	sim/frv/model.c	96885;"	d	file:
FLD	sim/frv/model.c	96891;"	d	file:
FLD	sim/frv/model.c	96901;"	d	file:
FLD	sim/frv/model.c	96907;"	d	file:
FLD	sim/frv/model.c	96917;"	d	file:
FLD	sim/frv/model.c	96923;"	d	file:
FLD	sim/frv/model.c	96933;"	d	file:
FLD	sim/frv/model.c	96939;"	d	file:
FLD	sim/frv/model.c	96949;"	d	file:
FLD	sim/frv/model.c	96955;"	d	file:
FLD	sim/frv/model.c	96965;"	d	file:
FLD	sim/frv/model.c	96971;"	d	file:
FLD	sim/frv/model.c	9697;"	d	file:
FLD	sim/frv/model.c	96981;"	d	file:
FLD	sim/frv/model.c	96987;"	d	file:
FLD	sim/frv/model.c	96997;"	d	file:
FLD	sim/frv/model.c	97003;"	d	file:
FLD	sim/frv/model.c	97013;"	d	file:
FLD	sim/frv/model.c	97019;"	d	file:
FLD	sim/frv/model.c	97029;"	d	file:
FLD	sim/frv/model.c	97035;"	d	file:
FLD	sim/frv/model.c	9703;"	d	file:
FLD	sim/frv/model.c	97045;"	d	file:
FLD	sim/frv/model.c	97051;"	d	file:
FLD	sim/frv/model.c	97061;"	d	file:
FLD	sim/frv/model.c	97067;"	d	file:
FLD	sim/frv/model.c	97077;"	d	file:
FLD	sim/frv/model.c	97083;"	d	file:
FLD	sim/frv/model.c	97093;"	d	file:
FLD	sim/frv/model.c	97099;"	d	file:
FLD	sim/frv/model.c	97109;"	d	file:
FLD	sim/frv/model.c	97115;"	d	file:
FLD	sim/frv/model.c	97125;"	d	file:
FLD	sim/frv/model.c	97131;"	d	file:
FLD	sim/frv/model.c	9713;"	d	file:
FLD	sim/frv/model.c	97141;"	d	file:
FLD	sim/frv/model.c	97147;"	d	file:
FLD	sim/frv/model.c	97157;"	d	file:
FLD	sim/frv/model.c	97163;"	d	file:
FLD	sim/frv/model.c	97173;"	d	file:
FLD	sim/frv/model.c	97179;"	d	file:
FLD	sim/frv/model.c	97189;"	d	file:
FLD	sim/frv/model.c	97195;"	d	file:
FLD	sim/frv/model.c	9719;"	d	file:
FLD	sim/frv/model.c	97205;"	d	file:
FLD	sim/frv/model.c	97211;"	d	file:
FLD	sim/frv/model.c	97221;"	d	file:
FLD	sim/frv/model.c	97227;"	d	file:
FLD	sim/frv/model.c	97237;"	d	file:
FLD	sim/frv/model.c	97243;"	d	file:
FLD	sim/frv/model.c	97253;"	d	file:
FLD	sim/frv/model.c	97259;"	d	file:
FLD	sim/frv/model.c	97269;"	d	file:
FLD	sim/frv/model.c	97275;"	d	file:
FLD	sim/frv/model.c	97285;"	d	file:
FLD	sim/frv/model.c	97291;"	d	file:
FLD	sim/frv/model.c	9729;"	d	file:
FLD	sim/frv/model.c	97301;"	d	file:
FLD	sim/frv/model.c	97307;"	d	file:
FLD	sim/frv/model.c	97317;"	d	file:
FLD	sim/frv/model.c	97323;"	d	file:
FLD	sim/frv/model.c	97333;"	d	file:
FLD	sim/frv/model.c	97339;"	d	file:
FLD	sim/frv/model.c	97349;"	d	file:
FLD	sim/frv/model.c	97355;"	d	file:
FLD	sim/frv/model.c	9735;"	d	file:
FLD	sim/frv/model.c	97365;"	d	file:
FLD	sim/frv/model.c	97371;"	d	file:
FLD	sim/frv/model.c	97381;"	d	file:
FLD	sim/frv/model.c	97387;"	d	file:
FLD	sim/frv/model.c	97397;"	d	file:
FLD	sim/frv/model.c	97403;"	d	file:
FLD	sim/frv/model.c	97413;"	d	file:
FLD	sim/frv/model.c	97419;"	d	file:
FLD	sim/frv/model.c	97429;"	d	file:
FLD	sim/frv/model.c	97435;"	d	file:
FLD	sim/frv/model.c	97445;"	d	file:
FLD	sim/frv/model.c	97451;"	d	file:
FLD	sim/frv/model.c	9745;"	d	file:
FLD	sim/frv/model.c	97461;"	d	file:
FLD	sim/frv/model.c	97467;"	d	file:
FLD	sim/frv/model.c	97477;"	d	file:
FLD	sim/frv/model.c	97483;"	d	file:
FLD	sim/frv/model.c	97493;"	d	file:
FLD	sim/frv/model.c	97499;"	d	file:
FLD	sim/frv/model.c	97509;"	d	file:
FLD	sim/frv/model.c	97515;"	d	file:
FLD	sim/frv/model.c	9751;"	d	file:
FLD	sim/frv/model.c	97525;"	d	file:
FLD	sim/frv/model.c	97531;"	d	file:
FLD	sim/frv/model.c	97541;"	d	file:
FLD	sim/frv/model.c	97547;"	d	file:
FLD	sim/frv/model.c	97557;"	d	file:
FLD	sim/frv/model.c	97563;"	d	file:
FLD	sim/frv/model.c	97573;"	d	file:
FLD	sim/frv/model.c	97579;"	d	file:
FLD	sim/frv/model.c	97589;"	d	file:
FLD	sim/frv/model.c	97595;"	d	file:
FLD	sim/frv/model.c	97605;"	d	file:
FLD	sim/frv/model.c	97611;"	d	file:
FLD	sim/frv/model.c	9761;"	d	file:
FLD	sim/frv/model.c	97621;"	d	file:
FLD	sim/frv/model.c	97627;"	d	file:
FLD	sim/frv/model.c	97637;"	d	file:
FLD	sim/frv/model.c	97643;"	d	file:
FLD	sim/frv/model.c	97653;"	d	file:
FLD	sim/frv/model.c	97659;"	d	file:
FLD	sim/frv/model.c	97669;"	d	file:
FLD	sim/frv/model.c	97675;"	d	file:
FLD	sim/frv/model.c	9767;"	d	file:
FLD	sim/frv/model.c	97685;"	d	file:
FLD	sim/frv/model.c	97691;"	d	file:
FLD	sim/frv/model.c	97701;"	d	file:
FLD	sim/frv/model.c	97707;"	d	file:
FLD	sim/frv/model.c	97717;"	d	file:
FLD	sim/frv/model.c	97723;"	d	file:
FLD	sim/frv/model.c	97733;"	d	file:
FLD	sim/frv/model.c	97739;"	d	file:
FLD	sim/frv/model.c	97749;"	d	file:
FLD	sim/frv/model.c	97755;"	d	file:
FLD	sim/frv/model.c	97765;"	d	file:
FLD	sim/frv/model.c	97771;"	d	file:
FLD	sim/frv/model.c	9777;"	d	file:
FLD	sim/frv/model.c	97781;"	d	file:
FLD	sim/frv/model.c	97787;"	d	file:
FLD	sim/frv/model.c	97797;"	d	file:
FLD	sim/frv/model.c	977;"	d	file:
FLD	sim/frv/model.c	97803;"	d	file:
FLD	sim/frv/model.c	97813;"	d	file:
FLD	sim/frv/model.c	97819;"	d	file:
FLD	sim/frv/model.c	97829;"	d	file:
FLD	sim/frv/model.c	97835;"	d	file:
FLD	sim/frv/model.c	9783;"	d	file:
FLD	sim/frv/model.c	97845;"	d	file:
FLD	sim/frv/model.c	97851;"	d	file:
FLD	sim/frv/model.c	97861;"	d	file:
FLD	sim/frv/model.c	97867;"	d	file:
FLD	sim/frv/model.c	97877;"	d	file:
FLD	sim/frv/model.c	97883;"	d	file:
FLD	sim/frv/model.c	97893;"	d	file:
FLD	sim/frv/model.c	97899;"	d	file:
FLD	sim/frv/model.c	97909;"	d	file:
FLD	sim/frv/model.c	97915;"	d	file:
FLD	sim/frv/model.c	97925;"	d	file:
FLD	sim/frv/model.c	97931;"	d	file:
FLD	sim/frv/model.c	9793;"	d	file:
FLD	sim/frv/model.c	97941;"	d	file:
FLD	sim/frv/model.c	97947;"	d	file:
FLD	sim/frv/model.c	97957;"	d	file:
FLD	sim/frv/model.c	97963;"	d	file:
FLD	sim/frv/model.c	97973;"	d	file:
FLD	sim/frv/model.c	97979;"	d	file:
FLD	sim/frv/model.c	97989;"	d	file:
FLD	sim/frv/model.c	97995;"	d	file:
FLD	sim/frv/model.c	9799;"	d	file:
FLD	sim/frv/model.c	97;"	d	file:
FLD	sim/frv/model.c	98005;"	d	file:
FLD	sim/frv/model.c	98011;"	d	file:
FLD	sim/frv/model.c	98021;"	d	file:
FLD	sim/frv/model.c	98027;"	d	file:
FLD	sim/frv/model.c	98037;"	d	file:
FLD	sim/frv/model.c	98043;"	d	file:
FLD	sim/frv/model.c	98053;"	d	file:
FLD	sim/frv/model.c	98059;"	d	file:
FLD	sim/frv/model.c	98069;"	d	file:
FLD	sim/frv/model.c	98075;"	d	file:
FLD	sim/frv/model.c	98085;"	d	file:
FLD	sim/frv/model.c	98091;"	d	file:
FLD	sim/frv/model.c	9809;"	d	file:
FLD	sim/frv/model.c	98101;"	d	file:
FLD	sim/frv/model.c	98107;"	d	file:
FLD	sim/frv/model.c	98117;"	d	file:
FLD	sim/frv/model.c	98123;"	d	file:
FLD	sim/frv/model.c	98133;"	d	file:
FLD	sim/frv/model.c	98139;"	d	file:
FLD	sim/frv/model.c	98149;"	d	file:
FLD	sim/frv/model.c	98155;"	d	file:
FLD	sim/frv/model.c	9815;"	d	file:
FLD	sim/frv/model.c	98165;"	d	file:
FLD	sim/frv/model.c	98171;"	d	file:
FLD	sim/frv/model.c	98181;"	d	file:
FLD	sim/frv/model.c	98187;"	d	file:
FLD	sim/frv/model.c	98197;"	d	file:
FLD	sim/frv/model.c	98203;"	d	file:
FLD	sim/frv/model.c	98213;"	d	file:
FLD	sim/frv/model.c	98219;"	d	file:
FLD	sim/frv/model.c	98229;"	d	file:
FLD	sim/frv/model.c	98235;"	d	file:
FLD	sim/frv/model.c	98245;"	d	file:
FLD	sim/frv/model.c	98251;"	d	file:
FLD	sim/frv/model.c	9825;"	d	file:
FLD	sim/frv/model.c	98261;"	d	file:
FLD	sim/frv/model.c	98267;"	d	file:
FLD	sim/frv/model.c	98277;"	d	file:
FLD	sim/frv/model.c	98283;"	d	file:
FLD	sim/frv/model.c	98293;"	d	file:
FLD	sim/frv/model.c	98299;"	d	file:
FLD	sim/frv/model.c	98309;"	d	file:
FLD	sim/frv/model.c	98315;"	d	file:
FLD	sim/frv/model.c	9831;"	d	file:
FLD	sim/frv/model.c	98325;"	d	file:
FLD	sim/frv/model.c	98331;"	d	file:
FLD	sim/frv/model.c	98341;"	d	file:
FLD	sim/frv/model.c	98347;"	d	file:
FLD	sim/frv/model.c	98357;"	d	file:
FLD	sim/frv/model.c	98363;"	d	file:
FLD	sim/frv/model.c	98373;"	d	file:
FLD	sim/frv/model.c	98379;"	d	file:
FLD	sim/frv/model.c	98389;"	d	file:
FLD	sim/frv/model.c	98395;"	d	file:
FLD	sim/frv/model.c	983;"	d	file:
FLD	sim/frv/model.c	98405;"	d	file:
FLD	sim/frv/model.c	98411;"	d	file:
FLD	sim/frv/model.c	9841;"	d	file:
FLD	sim/frv/model.c	98421;"	d	file:
FLD	sim/frv/model.c	98427;"	d	file:
FLD	sim/frv/model.c	98437;"	d	file:
FLD	sim/frv/model.c	98443;"	d	file:
FLD	sim/frv/model.c	98453;"	d	file:
FLD	sim/frv/model.c	98459;"	d	file:
FLD	sim/frv/model.c	98469;"	d	file:
FLD	sim/frv/model.c	98475;"	d	file:
FLD	sim/frv/model.c	9847;"	d	file:
FLD	sim/frv/model.c	98485;"	d	file:
FLD	sim/frv/model.c	98491;"	d	file:
FLD	sim/frv/model.c	98501;"	d	file:
FLD	sim/frv/model.c	98507;"	d	file:
FLD	sim/frv/model.c	98517;"	d	file:
FLD	sim/frv/model.c	98523;"	d	file:
FLD	sim/frv/model.c	98533;"	d	file:
FLD	sim/frv/model.c	98539;"	d	file:
FLD	sim/frv/model.c	98549;"	d	file:
FLD	sim/frv/model.c	98555;"	d	file:
FLD	sim/frv/model.c	98565;"	d	file:
FLD	sim/frv/model.c	98571;"	d	file:
FLD	sim/frv/model.c	9857;"	d	file:
FLD	sim/frv/model.c	98581;"	d	file:
FLD	sim/frv/model.c	98587;"	d	file:
FLD	sim/frv/model.c	98597;"	d	file:
FLD	sim/frv/model.c	98603;"	d	file:
FLD	sim/frv/model.c	98613;"	d	file:
FLD	sim/frv/model.c	98619;"	d	file:
FLD	sim/frv/model.c	98629;"	d	file:
FLD	sim/frv/model.c	98635;"	d	file:
FLD	sim/frv/model.c	9863;"	d	file:
FLD	sim/frv/model.c	98645;"	d	file:
FLD	sim/frv/model.c	98651;"	d	file:
FLD	sim/frv/model.c	98661;"	d	file:
FLD	sim/frv/model.c	98667;"	d	file:
FLD	sim/frv/model.c	98677;"	d	file:
FLD	sim/frv/model.c	98683;"	d	file:
FLD	sim/frv/model.c	98693;"	d	file:
FLD	sim/frv/model.c	98699;"	d	file:
FLD	sim/frv/model.c	98709;"	d	file:
FLD	sim/frv/model.c	98715;"	d	file:
FLD	sim/frv/model.c	98725;"	d	file:
FLD	sim/frv/model.c	98731;"	d	file:
FLD	sim/frv/model.c	9873;"	d	file:
FLD	sim/frv/model.c	98741;"	d	file:
FLD	sim/frv/model.c	98747;"	d	file:
FLD	sim/frv/model.c	98757;"	d	file:
FLD	sim/frv/model.c	98763;"	d	file:
FLD	sim/frv/model.c	98773;"	d	file:
FLD	sim/frv/model.c	98779;"	d	file:
FLD	sim/frv/model.c	98789;"	d	file:
FLD	sim/frv/model.c	98795;"	d	file:
FLD	sim/frv/model.c	9879;"	d	file:
FLD	sim/frv/model.c	98805;"	d	file:
FLD	sim/frv/model.c	98811;"	d	file:
FLD	sim/frv/model.c	98821;"	d	file:
FLD	sim/frv/model.c	98827;"	d	file:
FLD	sim/frv/model.c	98837;"	d	file:
FLD	sim/frv/model.c	98843;"	d	file:
FLD	sim/frv/model.c	98853;"	d	file:
FLD	sim/frv/model.c	98859;"	d	file:
FLD	sim/frv/model.c	98869;"	d	file:
FLD	sim/frv/model.c	98875;"	d	file:
FLD	sim/frv/model.c	98885;"	d	file:
FLD	sim/frv/model.c	98891;"	d	file:
FLD	sim/frv/model.c	9889;"	d	file:
FLD	sim/frv/model.c	98901;"	d	file:
FLD	sim/frv/model.c	98907;"	d	file:
FLD	sim/frv/model.c	98917;"	d	file:
FLD	sim/frv/model.c	98923;"	d	file:
FLD	sim/frv/model.c	98933;"	d	file:
FLD	sim/frv/model.c	98939;"	d	file:
FLD	sim/frv/model.c	98949;"	d	file:
FLD	sim/frv/model.c	98955;"	d	file:
FLD	sim/frv/model.c	9895;"	d	file:
FLD	sim/frv/model.c	98965;"	d	file:
FLD	sim/frv/model.c	98971;"	d	file:
FLD	sim/frv/model.c	98981;"	d	file:
FLD	sim/frv/model.c	98987;"	d	file:
FLD	sim/frv/model.c	98997;"	d	file:
FLD	sim/frv/model.c	99003;"	d	file:
FLD	sim/frv/model.c	99013;"	d	file:
FLD	sim/frv/model.c	99019;"	d	file:
FLD	sim/frv/model.c	99029;"	d	file:
FLD	sim/frv/model.c	99035;"	d	file:
FLD	sim/frv/model.c	99045;"	d	file:
FLD	sim/frv/model.c	99051;"	d	file:
FLD	sim/frv/model.c	9905;"	d	file:
FLD	sim/frv/model.c	99061;"	d	file:
FLD	sim/frv/model.c	99067;"	d	file:
FLD	sim/frv/model.c	99077;"	d	file:
FLD	sim/frv/model.c	99083;"	d	file:
FLD	sim/frv/model.c	99093;"	d	file:
FLD	sim/frv/model.c	99099;"	d	file:
FLD	sim/frv/model.c	99109;"	d	file:
FLD	sim/frv/model.c	99115;"	d	file:
FLD	sim/frv/model.c	9911;"	d	file:
FLD	sim/frv/model.c	99125;"	d	file:
FLD	sim/frv/model.c	99131;"	d	file:
FLD	sim/frv/model.c	99141;"	d	file:
FLD	sim/frv/model.c	99147;"	d	file:
FLD	sim/frv/model.c	99157;"	d	file:
FLD	sim/frv/model.c	99163;"	d	file:
FLD	sim/frv/model.c	99173;"	d	file:
FLD	sim/frv/model.c	99179;"	d	file:
FLD	sim/frv/model.c	99189;"	d	file:
FLD	sim/frv/model.c	99195;"	d	file:
FLD	sim/frv/model.c	99205;"	d	file:
FLD	sim/frv/model.c	99211;"	d	file:
FLD	sim/frv/model.c	9921;"	d	file:
FLD	sim/frv/model.c	99221;"	d	file:
FLD	sim/frv/model.c	99227;"	d	file:
FLD	sim/frv/model.c	99237;"	d	file:
FLD	sim/frv/model.c	99243;"	d	file:
FLD	sim/frv/model.c	99253;"	d	file:
FLD	sim/frv/model.c	99259;"	d	file:
FLD	sim/frv/model.c	99269;"	d	file:
FLD	sim/frv/model.c	99275;"	d	file:
FLD	sim/frv/model.c	9927;"	d	file:
FLD	sim/frv/model.c	99285;"	d	file:
FLD	sim/frv/model.c	99291;"	d	file:
FLD	sim/frv/model.c	99301;"	d	file:
FLD	sim/frv/model.c	99307;"	d	file:
FLD	sim/frv/model.c	99317;"	d	file:
FLD	sim/frv/model.c	99323;"	d	file:
FLD	sim/frv/model.c	99333;"	d	file:
FLD	sim/frv/model.c	99339;"	d	file:
FLD	sim/frv/model.c	99349;"	d	file:
FLD	sim/frv/model.c	99355;"	d	file:
FLD	sim/frv/model.c	99365;"	d	file:
FLD	sim/frv/model.c	99371;"	d	file:
FLD	sim/frv/model.c	9937;"	d	file:
FLD	sim/frv/model.c	99381;"	d	file:
FLD	sim/frv/model.c	99387;"	d	file:
FLD	sim/frv/model.c	99397;"	d	file:
FLD	sim/frv/model.c	993;"	d	file:
FLD	sim/frv/model.c	99403;"	d	file:
FLD	sim/frv/model.c	99413;"	d	file:
FLD	sim/frv/model.c	99419;"	d	file:
FLD	sim/frv/model.c	99429;"	d	file:
FLD	sim/frv/model.c	99435;"	d	file:
FLD	sim/frv/model.c	9943;"	d	file:
FLD	sim/frv/model.c	99445;"	d	file:
FLD	sim/frv/model.c	99451;"	d	file:
FLD	sim/frv/model.c	99461;"	d	file:
FLD	sim/frv/model.c	99467;"	d	file:
FLD	sim/frv/model.c	99477;"	d	file:
FLD	sim/frv/model.c	99483;"	d	file:
FLD	sim/frv/model.c	99493;"	d	file:
FLD	sim/frv/model.c	99499;"	d	file:
FLD	sim/frv/model.c	99509;"	d	file:
FLD	sim/frv/model.c	99515;"	d	file:
FLD	sim/frv/model.c	99525;"	d	file:
FLD	sim/frv/model.c	99531;"	d	file:
FLD	sim/frv/model.c	9953;"	d	file:
FLD	sim/frv/model.c	99541;"	d	file:
FLD	sim/frv/model.c	99547;"	d	file:
FLD	sim/frv/model.c	99557;"	d	file:
FLD	sim/frv/model.c	99563;"	d	file:
FLD	sim/frv/model.c	99573;"	d	file:
FLD	sim/frv/model.c	99579;"	d	file:
FLD	sim/frv/model.c	99589;"	d	file:
FLD	sim/frv/model.c	99595;"	d	file:
FLD	sim/frv/model.c	9959;"	d	file:
FLD	sim/frv/model.c	99605;"	d	file:
FLD	sim/frv/model.c	99611;"	d	file:
FLD	sim/frv/model.c	99621;"	d	file:
FLD	sim/frv/model.c	99627;"	d	file:
FLD	sim/frv/model.c	99637;"	d	file:
FLD	sim/frv/model.c	99643;"	d	file:
FLD	sim/frv/model.c	99653;"	d	file:
FLD	sim/frv/model.c	99659;"	d	file:
FLD	sim/frv/model.c	99669;"	d	file:
FLD	sim/frv/model.c	99675;"	d	file:
FLD	sim/frv/model.c	99685;"	d	file:
FLD	sim/frv/model.c	99691;"	d	file:
FLD	sim/frv/model.c	9969;"	d	file:
FLD	sim/frv/model.c	99701;"	d	file:
FLD	sim/frv/model.c	99707;"	d	file:
FLD	sim/frv/model.c	99717;"	d	file:
FLD	sim/frv/model.c	99723;"	d	file:
FLD	sim/frv/model.c	99733;"	d	file:
FLD	sim/frv/model.c	99739;"	d	file:
FLD	sim/frv/model.c	99749;"	d	file:
FLD	sim/frv/model.c	99755;"	d	file:
FLD	sim/frv/model.c	9975;"	d	file:
FLD	sim/frv/model.c	99765;"	d	file:
FLD	sim/frv/model.c	99771;"	d	file:
FLD	sim/frv/model.c	99781;"	d	file:
FLD	sim/frv/model.c	99787;"	d	file:
FLD	sim/frv/model.c	99797;"	d	file:
FLD	sim/frv/model.c	99803;"	d	file:
FLD	sim/frv/model.c	99813;"	d	file:
FLD	sim/frv/model.c	99819;"	d	file:
FLD	sim/frv/model.c	99829;"	d	file:
FLD	sim/frv/model.c	99835;"	d	file:
FLD	sim/frv/model.c	99845;"	d	file:
FLD	sim/frv/model.c	99851;"	d	file:
FLD	sim/frv/model.c	9985;"	d	file:
FLD	sim/frv/model.c	99861;"	d	file:
FLD	sim/frv/model.c	99867;"	d	file:
FLD	sim/frv/model.c	99877;"	d	file:
FLD	sim/frv/model.c	99883;"	d	file:
FLD	sim/frv/model.c	99893;"	d	file:
FLD	sim/frv/model.c	99899;"	d	file:
FLD	sim/frv/model.c	99909;"	d	file:
FLD	sim/frv/model.c	99915;"	d	file:
FLD	sim/frv/model.c	9991;"	d	file:
FLD	sim/frv/model.c	99925;"	d	file:
FLD	sim/frv/model.c	99931;"	d	file:
FLD	sim/frv/model.c	99941;"	d	file:
FLD	sim/frv/model.c	99947;"	d	file:
FLD	sim/frv/model.c	99957;"	d	file:
FLD	sim/frv/model.c	99963;"	d	file:
FLD	sim/frv/model.c	99973;"	d	file:
FLD	sim/frv/model.c	99979;"	d	file:
FLD	sim/frv/model.c	99989;"	d	file:
FLD	sim/frv/model.c	99995;"	d	file:
FLD	sim/frv/model.c	999;"	d	file:
FLD	sim/frv/sem.c	10002;"	d	file:
FLD	sim/frv/sem.c	10044;"	d	file:
FLD	sim/frv/sem.c	10052;"	d	file:
FLD	sim/frv/sem.c	10094;"	d	file:
FLD	sim/frv/sem.c	10102;"	d	file:
FLD	sim/frv/sem.c	10144;"	d	file:
FLD	sim/frv/sem.c	10152;"	d	file:
FLD	sim/frv/sem.c	10194;"	d	file:
FLD	sim/frv/sem.c	10202;"	d	file:
FLD	sim/frv/sem.c	1020;"	d	file:
FLD	sim/frv/sem.c	10244;"	d	file:
FLD	sim/frv/sem.c	10252;"	d	file:
FLD	sim/frv/sem.c	1028;"	d	file:
FLD	sim/frv/sem.c	10294;"	d	file:
FLD	sim/frv/sem.c	10302;"	d	file:
FLD	sim/frv/sem.c	10344;"	d	file:
FLD	sim/frv/sem.c	10352;"	d	file:
FLD	sim/frv/sem.c	10394;"	d	file:
FLD	sim/frv/sem.c	10402;"	d	file:
FLD	sim/frv/sem.c	10444;"	d	file:
FLD	sim/frv/sem.c	10452;"	d	file:
FLD	sim/frv/sem.c	10494;"	d	file:
FLD	sim/frv/sem.c	10502;"	d	file:
FLD	sim/frv/sem.c	10542;"	d	file:
FLD	sim/frv/sem.c	10550;"	d	file:
FLD	sim/frv/sem.c	10571;"	d	file:
FLD	sim/frv/sem.c	10579;"	d	file:
FLD	sim/frv/sem.c	10621;"	d	file:
FLD	sim/frv/sem.c	10629;"	d	file:
FLD	sim/frv/sem.c	10671;"	d	file:
FLD	sim/frv/sem.c	10679;"	d	file:
FLD	sim/frv/sem.c	10721;"	d	file:
FLD	sim/frv/sem.c	10729;"	d	file:
FLD	sim/frv/sem.c	1074;"	d	file:
FLD	sim/frv/sem.c	10771;"	d	file:
FLD	sim/frv/sem.c	10779;"	d	file:
FLD	sim/frv/sem.c	10821;"	d	file:
FLD	sim/frv/sem.c	10829;"	d	file:
FLD	sim/frv/sem.c	1082;"	d	file:
FLD	sim/frv/sem.c	10871;"	d	file:
FLD	sim/frv/sem.c	10879;"	d	file:
FLD	sim/frv/sem.c	10921;"	d	file:
FLD	sim/frv/sem.c	10929;"	d	file:
FLD	sim/frv/sem.c	10971;"	d	file:
FLD	sim/frv/sem.c	10979;"	d	file:
FLD	sim/frv/sem.c	11021;"	d	file:
FLD	sim/frv/sem.c	11029;"	d	file:
FLD	sim/frv/sem.c	11071;"	d	file:
FLD	sim/frv/sem.c	11079;"	d	file:
FLD	sim/frv/sem.c	11121;"	d	file:
FLD	sim/frv/sem.c	11129;"	d	file:
FLD	sim/frv/sem.c	11171;"	d	file:
FLD	sim/frv/sem.c	11179;"	d	file:
FLD	sim/frv/sem.c	111;"	d	file:
FLD	sim/frv/sem.c	11221;"	d	file:
FLD	sim/frv/sem.c	11229;"	d	file:
FLD	sim/frv/sem.c	1124;"	d	file:
FLD	sim/frv/sem.c	11271;"	d	file:
FLD	sim/frv/sem.c	11279;"	d	file:
FLD	sim/frv/sem.c	11298;"	d	file:
FLD	sim/frv/sem.c	11306;"	d	file:
FLD	sim/frv/sem.c	11325;"	d	file:
FLD	sim/frv/sem.c	1132;"	d	file:
FLD	sim/frv/sem.c	11333;"	d	file:
FLD	sim/frv/sem.c	11352;"	d	file:
FLD	sim/frv/sem.c	11360;"	d	file:
FLD	sim/frv/sem.c	11379;"	d	file:
FLD	sim/frv/sem.c	11387;"	d	file:
FLD	sim/frv/sem.c	11404;"	d	file:
FLD	sim/frv/sem.c	11412;"	d	file:
FLD	sim/frv/sem.c	11428;"	d	file:
FLD	sim/frv/sem.c	11436;"	d	file:
FLD	sim/frv/sem.c	11445;"	d	file:
FLD	sim/frv/sem.c	11453;"	d	file:
FLD	sim/frv/sem.c	11477;"	d	file:
FLD	sim/frv/sem.c	11485;"	d	file:
FLD	sim/frv/sem.c	11494;"	d	file:
FLD	sim/frv/sem.c	11502;"	d	file:
FLD	sim/frv/sem.c	11528;"	d	file:
FLD	sim/frv/sem.c	11536;"	d	file:
FLD	sim/frv/sem.c	11562;"	d	file:
FLD	sim/frv/sem.c	11570;"	d	file:
FLD	sim/frv/sem.c	11596;"	d	file:
FLD	sim/frv/sem.c	11604;"	d	file:
FLD	sim/frv/sem.c	11630;"	d	file:
FLD	sim/frv/sem.c	11638;"	d	file:
FLD	sim/frv/sem.c	11664;"	d	file:
FLD	sim/frv/sem.c	11672;"	d	file:
FLD	sim/frv/sem.c	11698;"	d	file:
FLD	sim/frv/sem.c	11706;"	d	file:
FLD	sim/frv/sem.c	11732;"	d	file:
FLD	sim/frv/sem.c	11740;"	d	file:
FLD	sim/frv/sem.c	1174;"	d	file:
FLD	sim/frv/sem.c	11766;"	d	file:
FLD	sim/frv/sem.c	11774;"	d	file:
FLD	sim/frv/sem.c	11800;"	d	file:
FLD	sim/frv/sem.c	11808;"	d	file:
FLD	sim/frv/sem.c	1182;"	d	file:
FLD	sim/frv/sem.c	11834;"	d	file:
FLD	sim/frv/sem.c	11842;"	d	file:
FLD	sim/frv/sem.c	11868;"	d	file:
FLD	sim/frv/sem.c	11876;"	d	file:
FLD	sim/frv/sem.c	11902;"	d	file:
FLD	sim/frv/sem.c	11910;"	d	file:
FLD	sim/frv/sem.c	11936;"	d	file:
FLD	sim/frv/sem.c	11944;"	d	file:
FLD	sim/frv/sem.c	11970;"	d	file:
FLD	sim/frv/sem.c	11978;"	d	file:
FLD	sim/frv/sem.c	119;"	d	file:
FLD	sim/frv/sem.c	12002;"	d	file:
FLD	sim/frv/sem.c	12010;"	d	file:
FLD	sim/frv/sem.c	12019;"	d	file:
FLD	sim/frv/sem.c	12027;"	d	file:
FLD	sim/frv/sem.c	12053;"	d	file:
FLD	sim/frv/sem.c	12061;"	d	file:
FLD	sim/frv/sem.c	12087;"	d	file:
FLD	sim/frv/sem.c	12095;"	d	file:
FLD	sim/frv/sem.c	12121;"	d	file:
FLD	sim/frv/sem.c	12129;"	d	file:
FLD	sim/frv/sem.c	12155;"	d	file:
FLD	sim/frv/sem.c	12163;"	d	file:
FLD	sim/frv/sem.c	12189;"	d	file:
FLD	sim/frv/sem.c	12197;"	d	file:
FLD	sim/frv/sem.c	12223;"	d	file:
FLD	sim/frv/sem.c	12231;"	d	file:
FLD	sim/frv/sem.c	1224;"	d	file:
FLD	sim/frv/sem.c	12257;"	d	file:
FLD	sim/frv/sem.c	12265;"	d	file:
FLD	sim/frv/sem.c	12291;"	d	file:
FLD	sim/frv/sem.c	12299;"	d	file:
FLD	sim/frv/sem.c	12325;"	d	file:
FLD	sim/frv/sem.c	1232;"	d	file:
FLD	sim/frv/sem.c	12333;"	d	file:
FLD	sim/frv/sem.c	12359;"	d	file:
FLD	sim/frv/sem.c	12367;"	d	file:
FLD	sim/frv/sem.c	12393;"	d	file:
FLD	sim/frv/sem.c	12401;"	d	file:
FLD	sim/frv/sem.c	12427;"	d	file:
FLD	sim/frv/sem.c	12435;"	d	file:
FLD	sim/frv/sem.c	12461;"	d	file:
FLD	sim/frv/sem.c	12469;"	d	file:
FLD	sim/frv/sem.c	12495;"	d	file:
FLD	sim/frv/sem.c	12503;"	d	file:
FLD	sim/frv/sem.c	12527;"	d	file:
FLD	sim/frv/sem.c	12535;"	d	file:
FLD	sim/frv/sem.c	12544;"	d	file:
FLD	sim/frv/sem.c	12552;"	d	file:
FLD	sim/frv/sem.c	12578;"	d	file:
FLD	sim/frv/sem.c	12586;"	d	file:
FLD	sim/frv/sem.c	12612;"	d	file:
FLD	sim/frv/sem.c	12620;"	d	file:
FLD	sim/frv/sem.c	12646;"	d	file:
FLD	sim/frv/sem.c	12654;"	d	file:
FLD	sim/frv/sem.c	1267;"	d	file:
FLD	sim/frv/sem.c	12680;"	d	file:
FLD	sim/frv/sem.c	12688;"	d	file:
FLD	sim/frv/sem.c	12714;"	d	file:
FLD	sim/frv/sem.c	12722;"	d	file:
FLD	sim/frv/sem.c	12748;"	d	file:
FLD	sim/frv/sem.c	12756;"	d	file:
FLD	sim/frv/sem.c	1275;"	d	file:
FLD	sim/frv/sem.c	12782;"	d	file:
FLD	sim/frv/sem.c	12790;"	d	file:
FLD	sim/frv/sem.c	12816;"	d	file:
FLD	sim/frv/sem.c	12824;"	d	file:
FLD	sim/frv/sem.c	12850;"	d	file:
FLD	sim/frv/sem.c	12858;"	d	file:
FLD	sim/frv/sem.c	12884;"	d	file:
FLD	sim/frv/sem.c	12892;"	d	file:
FLD	sim/frv/sem.c	12918;"	d	file:
FLD	sim/frv/sem.c	12926;"	d	file:
FLD	sim/frv/sem.c	12952;"	d	file:
FLD	sim/frv/sem.c	12960;"	d	file:
FLD	sim/frv/sem.c	12986;"	d	file:
FLD	sim/frv/sem.c	12994;"	d	file:
FLD	sim/frv/sem.c	13020;"	d	file:
FLD	sim/frv/sem.c	13028;"	d	file:
FLD	sim/frv/sem.c	13052;"	d	file:
FLD	sim/frv/sem.c	13060;"	d	file:
FLD	sim/frv/sem.c	13069;"	d	file:
FLD	sim/frv/sem.c	13077;"	d	file:
FLD	sim/frv/sem.c	13103;"	d	file:
FLD	sim/frv/sem.c	1310;"	d	file:
FLD	sim/frv/sem.c	13111;"	d	file:
FLD	sim/frv/sem.c	13137;"	d	file:
FLD	sim/frv/sem.c	13145;"	d	file:
FLD	sim/frv/sem.c	13171;"	d	file:
FLD	sim/frv/sem.c	13179;"	d	file:
FLD	sim/frv/sem.c	1318;"	d	file:
FLD	sim/frv/sem.c	13205;"	d	file:
FLD	sim/frv/sem.c	13213;"	d	file:
FLD	sim/frv/sem.c	13239;"	d	file:
FLD	sim/frv/sem.c	13247;"	d	file:
FLD	sim/frv/sem.c	13273;"	d	file:
FLD	sim/frv/sem.c	13281;"	d	file:
FLD	sim/frv/sem.c	13307;"	d	file:
FLD	sim/frv/sem.c	13315;"	d	file:
FLD	sim/frv/sem.c	13341;"	d	file:
FLD	sim/frv/sem.c	13349;"	d	file:
FLD	sim/frv/sem.c	13375;"	d	file:
FLD	sim/frv/sem.c	13383;"	d	file:
FLD	sim/frv/sem.c	13409;"	d	file:
FLD	sim/frv/sem.c	13417;"	d	file:
FLD	sim/frv/sem.c	13443;"	d	file:
FLD	sim/frv/sem.c	13451;"	d	file:
FLD	sim/frv/sem.c	13477;"	d	file:
FLD	sim/frv/sem.c	13485;"	d	file:
FLD	sim/frv/sem.c	13511;"	d	file:
FLD	sim/frv/sem.c	13519;"	d	file:
FLD	sim/frv/sem.c	1353;"	d	file:
FLD	sim/frv/sem.c	13545;"	d	file:
FLD	sim/frv/sem.c	13553;"	d	file:
FLD	sim/frv/sem.c	13570;"	d	file:
FLD	sim/frv/sem.c	13578;"	d	file:
FLD	sim/frv/sem.c	13587;"	d	file:
FLD	sim/frv/sem.c	13595;"	d	file:
FLD	sim/frv/sem.c	13608;"	d	file:
FLD	sim/frv/sem.c	13616;"	d	file:
FLD	sim/frv/sem.c	1361;"	d	file:
FLD	sim/frv/sem.c	13629;"	d	file:
FLD	sim/frv/sem.c	13637;"	d	file:
FLD	sim/frv/sem.c	13650;"	d	file:
FLD	sim/frv/sem.c	13658;"	d	file:
FLD	sim/frv/sem.c	13671;"	d	file:
FLD	sim/frv/sem.c	13679;"	d	file:
FLD	sim/frv/sem.c	13692;"	d	file:
FLD	sim/frv/sem.c	13700;"	d	file:
FLD	sim/frv/sem.c	13713;"	d	file:
FLD	sim/frv/sem.c	13721;"	d	file:
FLD	sim/frv/sem.c	13734;"	d	file:
FLD	sim/frv/sem.c	13742;"	d	file:
FLD	sim/frv/sem.c	13755;"	d	file:
FLD	sim/frv/sem.c	13763;"	d	file:
FLD	sim/frv/sem.c	13776;"	d	file:
FLD	sim/frv/sem.c	13784;"	d	file:
FLD	sim/frv/sem.c	13797;"	d	file:
FLD	sim/frv/sem.c	13805;"	d	file:
FLD	sim/frv/sem.c	13818;"	d	file:
FLD	sim/frv/sem.c	13826;"	d	file:
FLD	sim/frv/sem.c	13839;"	d	file:
FLD	sim/frv/sem.c	13847;"	d	file:
FLD	sim/frv/sem.c	13871;"	d	file:
FLD	sim/frv/sem.c	13879;"	d	file:
FLD	sim/frv/sem.c	13903;"	d	file:
FLD	sim/frv/sem.c	13911;"	d	file:
FLD	sim/frv/sem.c	13935;"	d	file:
FLD	sim/frv/sem.c	13943;"	d	file:
FLD	sim/frv/sem.c	1395;"	d	file:
FLD	sim/frv/sem.c	13967;"	d	file:
FLD	sim/frv/sem.c	13975;"	d	file:
FLD	sim/frv/sem.c	13999;"	d	file:
FLD	sim/frv/sem.c	14007;"	d	file:
FLD	sim/frv/sem.c	14031;"	d	file:
FLD	sim/frv/sem.c	14039;"	d	file:
FLD	sim/frv/sem.c	1403;"	d	file:
FLD	sim/frv/sem.c	14063;"	d	file:
FLD	sim/frv/sem.c	14071;"	d	file:
FLD	sim/frv/sem.c	14095;"	d	file:
FLD	sim/frv/sem.c	14103;"	d	file:
FLD	sim/frv/sem.c	14127;"	d	file:
FLD	sim/frv/sem.c	14135;"	d	file:
FLD	sim/frv/sem.c	14159;"	d	file:
FLD	sim/frv/sem.c	14167;"	d	file:
FLD	sim/frv/sem.c	14191;"	d	file:
FLD	sim/frv/sem.c	14199;"	d	file:
FLD	sim/frv/sem.c	141;"	d	file:
FLD	sim/frv/sem.c	14223;"	d	file:
FLD	sim/frv/sem.c	14231;"	d	file:
FLD	sim/frv/sem.c	14255;"	d	file:
FLD	sim/frv/sem.c	14263;"	d	file:
FLD	sim/frv/sem.c	14287;"	d	file:
FLD	sim/frv/sem.c	14295;"	d	file:
FLD	sim/frv/sem.c	14308;"	d	file:
FLD	sim/frv/sem.c	14316;"	d	file:
FLD	sim/frv/sem.c	14329;"	d	file:
FLD	sim/frv/sem.c	14337;"	d	file:
FLD	sim/frv/sem.c	14361;"	d	file:
FLD	sim/frv/sem.c	14369;"	d	file:
FLD	sim/frv/sem.c	1437;"	d	file:
FLD	sim/frv/sem.c	14393;"	d	file:
FLD	sim/frv/sem.c	14401;"	d	file:
FLD	sim/frv/sem.c	14425;"	d	file:
FLD	sim/frv/sem.c	14433;"	d	file:
FLD	sim/frv/sem.c	14457;"	d	file:
FLD	sim/frv/sem.c	1445;"	d	file:
FLD	sim/frv/sem.c	14465;"	d	file:
FLD	sim/frv/sem.c	14489;"	d	file:
FLD	sim/frv/sem.c	14497;"	d	file:
FLD	sim/frv/sem.c	14521;"	d	file:
FLD	sim/frv/sem.c	14529;"	d	file:
FLD	sim/frv/sem.c	14553;"	d	file:
FLD	sim/frv/sem.c	14561;"	d	file:
FLD	sim/frv/sem.c	14585;"	d	file:
FLD	sim/frv/sem.c	14593;"	d	file:
FLD	sim/frv/sem.c	14617;"	d	file:
FLD	sim/frv/sem.c	14625;"	d	file:
FLD	sim/frv/sem.c	14649;"	d	file:
FLD	sim/frv/sem.c	14657;"	d	file:
FLD	sim/frv/sem.c	14681;"	d	file:
FLD	sim/frv/sem.c	14689;"	d	file:
FLD	sim/frv/sem.c	14713;"	d	file:
FLD	sim/frv/sem.c	14721;"	d	file:
FLD	sim/frv/sem.c	14745;"	d	file:
FLD	sim/frv/sem.c	14753;"	d	file:
FLD	sim/frv/sem.c	14777;"	d	file:
FLD	sim/frv/sem.c	14785;"	d	file:
FLD	sim/frv/sem.c	14809;"	d	file:
FLD	sim/frv/sem.c	14817;"	d	file:
FLD	sim/frv/sem.c	14841;"	d	file:
FLD	sim/frv/sem.c	14849;"	d	file:
FLD	sim/frv/sem.c	14882;"	d	file:
FLD	sim/frv/sem.c	14890;"	d	file:
FLD	sim/frv/sem.c	14923;"	d	file:
FLD	sim/frv/sem.c	14931;"	d	file:
FLD	sim/frv/sem.c	14964;"	d	file:
FLD	sim/frv/sem.c	1496;"	d	file:
FLD	sim/frv/sem.c	14972;"	d	file:
FLD	sim/frv/sem.c	149;"	d	file:
FLD	sim/frv/sem.c	15005;"	d	file:
FLD	sim/frv/sem.c	15013;"	d	file:
FLD	sim/frv/sem.c	15046;"	d	file:
FLD	sim/frv/sem.c	1504;"	d	file:
FLD	sim/frv/sem.c	15054;"	d	file:
FLD	sim/frv/sem.c	15087;"	d	file:
FLD	sim/frv/sem.c	15095;"	d	file:
FLD	sim/frv/sem.c	15128;"	d	file:
FLD	sim/frv/sem.c	15136;"	d	file:
FLD	sim/frv/sem.c	15169;"	d	file:
FLD	sim/frv/sem.c	15177;"	d	file:
FLD	sim/frv/sem.c	15210;"	d	file:
FLD	sim/frv/sem.c	15218;"	d	file:
FLD	sim/frv/sem.c	15251;"	d	file:
FLD	sim/frv/sem.c	15259;"	d	file:
FLD	sim/frv/sem.c	15292;"	d	file:
FLD	sim/frv/sem.c	15300;"	d	file:
FLD	sim/frv/sem.c	15333;"	d	file:
FLD	sim/frv/sem.c	15341;"	d	file:
FLD	sim/frv/sem.c	15374;"	d	file:
FLD	sim/frv/sem.c	15382;"	d	file:
FLD	sim/frv/sem.c	15415;"	d	file:
FLD	sim/frv/sem.c	15423;"	d	file:
FLD	sim/frv/sem.c	15447;"	d	file:
FLD	sim/frv/sem.c	15455;"	d	file:
FLD	sim/frv/sem.c	15479;"	d	file:
FLD	sim/frv/sem.c	15487;"	d	file:
FLD	sim/frv/sem.c	15520;"	d	file:
FLD	sim/frv/sem.c	15528;"	d	file:
FLD	sim/frv/sem.c	1555;"	d	file:
FLD	sim/frv/sem.c	15561;"	d	file:
FLD	sim/frv/sem.c	15569;"	d	file:
FLD	sim/frv/sem.c	15602;"	d	file:
FLD	sim/frv/sem.c	15610;"	d	file:
FLD	sim/frv/sem.c	1563;"	d	file:
FLD	sim/frv/sem.c	15643;"	d	file:
FLD	sim/frv/sem.c	15651;"	d	file:
FLD	sim/frv/sem.c	15684;"	d	file:
FLD	sim/frv/sem.c	15692;"	d	file:
FLD	sim/frv/sem.c	15725;"	d	file:
FLD	sim/frv/sem.c	15733;"	d	file:
FLD	sim/frv/sem.c	15766;"	d	file:
FLD	sim/frv/sem.c	15774;"	d	file:
FLD	sim/frv/sem.c	15807;"	d	file:
FLD	sim/frv/sem.c	15815;"	d	file:
FLD	sim/frv/sem.c	15848;"	d	file:
FLD	sim/frv/sem.c	15856;"	d	file:
FLD	sim/frv/sem.c	15889;"	d	file:
FLD	sim/frv/sem.c	15897;"	d	file:
FLD	sim/frv/sem.c	15930;"	d	file:
FLD	sim/frv/sem.c	15938;"	d	file:
FLD	sim/frv/sem.c	15971;"	d	file:
FLD	sim/frv/sem.c	15979;"	d	file:
FLD	sim/frv/sem.c	16012;"	d	file:
FLD	sim/frv/sem.c	16020;"	d	file:
FLD	sim/frv/sem.c	1602;"	d	file:
FLD	sim/frv/sem.c	16053;"	d	file:
FLD	sim/frv/sem.c	16061;"	d	file:
FLD	sim/frv/sem.c	16084;"	d	file:
FLD	sim/frv/sem.c	16092;"	d	file:
FLD	sim/frv/sem.c	1610;"	d	file:
FLD	sim/frv/sem.c	16115;"	d	file:
FLD	sim/frv/sem.c	16123;"	d	file:
FLD	sim/frv/sem.c	16132;"	d	file:
FLD	sim/frv/sem.c	16140;"	d	file:
FLD	sim/frv/sem.c	16149;"	d	file:
FLD	sim/frv/sem.c	16157;"	d	file:
FLD	sim/frv/sem.c	16170;"	d	file:
FLD	sim/frv/sem.c	16178;"	d	file:
FLD	sim/frv/sem.c	16191;"	d	file:
FLD	sim/frv/sem.c	16199;"	d	file:
FLD	sim/frv/sem.c	16208;"	d	file:
FLD	sim/frv/sem.c	16216;"	d	file:
FLD	sim/frv/sem.c	16229;"	d	file:
FLD	sim/frv/sem.c	16237;"	d	file:
FLD	sim/frv/sem.c	16246;"	d	file:
FLD	sim/frv/sem.c	16254;"	d	file:
FLD	sim/frv/sem.c	16263;"	d	file:
FLD	sim/frv/sem.c	16271;"	d	file:
FLD	sim/frv/sem.c	16280;"	d	file:
FLD	sim/frv/sem.c	16288;"	d	file:
FLD	sim/frv/sem.c	16297;"	d	file:
FLD	sim/frv/sem.c	16305;"	d	file:
FLD	sim/frv/sem.c	16314;"	d	file:
FLD	sim/frv/sem.c	16322;"	d	file:
FLD	sim/frv/sem.c	16331;"	d	file:
FLD	sim/frv/sem.c	16339;"	d	file:
FLD	sim/frv/sem.c	16348;"	d	file:
FLD	sim/frv/sem.c	16356;"	d	file:
FLD	sim/frv/sem.c	16365;"	d	file:
FLD	sim/frv/sem.c	16373;"	d	file:
FLD	sim/frv/sem.c	16382;"	d	file:
FLD	sim/frv/sem.c	16390;"	d	file:
FLD	sim/frv/sem.c	16399;"	d	file:
FLD	sim/frv/sem.c	16407;"	d	file:
FLD	sim/frv/sem.c	16416;"	d	file:
FLD	sim/frv/sem.c	16424;"	d	file:
FLD	sim/frv/sem.c	16433;"	d	file:
FLD	sim/frv/sem.c	16441;"	d	file:
FLD	sim/frv/sem.c	16450;"	d	file:
FLD	sim/frv/sem.c	16458;"	d	file:
FLD	sim/frv/sem.c	16467;"	d	file:
FLD	sim/frv/sem.c	16475;"	d	file:
FLD	sim/frv/sem.c	16484;"	d	file:
FLD	sim/frv/sem.c	16492;"	d	file:
FLD	sim/frv/sem.c	16504;"	d	file:
FLD	sim/frv/sem.c	16512;"	d	file:
FLD	sim/frv/sem.c	16524;"	d	file:
FLD	sim/frv/sem.c	16532;"	d	file:
FLD	sim/frv/sem.c	16541;"	d	file:
FLD	sim/frv/sem.c	16549;"	d	file:
FLD	sim/frv/sem.c	16558;"	d	file:
FLD	sim/frv/sem.c	1655;"	d	file:
FLD	sim/frv/sem.c	16566;"	d	file:
FLD	sim/frv/sem.c	16575;"	d	file:
FLD	sim/frv/sem.c	16583;"	d	file:
FLD	sim/frv/sem.c	16592;"	d	file:
FLD	sim/frv/sem.c	165;"	d	file:
FLD	sim/frv/sem.c	16600;"	d	file:
FLD	sim/frv/sem.c	16609;"	d	file:
FLD	sim/frv/sem.c	16617;"	d	file:
FLD	sim/frv/sem.c	16626;"	d	file:
FLD	sim/frv/sem.c	16634;"	d	file:
FLD	sim/frv/sem.c	1663;"	d	file:
FLD	sim/frv/sem.c	16647;"	d	file:
FLD	sim/frv/sem.c	16655;"	d	file:
FLD	sim/frv/sem.c	16668;"	d	file:
FLD	sim/frv/sem.c	16676;"	d	file:
FLD	sim/frv/sem.c	16689;"	d	file:
FLD	sim/frv/sem.c	16697;"	d	file:
FLD	sim/frv/sem.c	16710;"	d	file:
FLD	sim/frv/sem.c	16718;"	d	file:
FLD	sim/frv/sem.c	16738;"	d	file:
FLD	sim/frv/sem.c	16746;"	d	file:
FLD	sim/frv/sem.c	16766;"	d	file:
FLD	sim/frv/sem.c	16774;"	d	file:
FLD	sim/frv/sem.c	16796;"	d	file:
FLD	sim/frv/sem.c	16804;"	d	file:
FLD	sim/frv/sem.c	16826;"	d	file:
FLD	sim/frv/sem.c	16834;"	d	file:
FLD	sim/frv/sem.c	16851;"	d	file:
FLD	sim/frv/sem.c	16859;"	d	file:
FLD	sim/frv/sem.c	16876;"	d	file:
FLD	sim/frv/sem.c	16884;"	d	file:
FLD	sim/frv/sem.c	16900;"	d	file:
FLD	sim/frv/sem.c	16908;"	d	file:
FLD	sim/frv/sem.c	16924;"	d	file:
FLD	sim/frv/sem.c	16932;"	d	file:
FLD	sim/frv/sem.c	16945;"	d	file:
FLD	sim/frv/sem.c	16953;"	d	file:
FLD	sim/frv/sem.c	16966;"	d	file:
FLD	sim/frv/sem.c	16974;"	d	file:
FLD	sim/frv/sem.c	16994;"	d	file:
FLD	sim/frv/sem.c	17002;"	d	file:
FLD	sim/frv/sem.c	17019;"	d	file:
FLD	sim/frv/sem.c	17027;"	d	file:
FLD	sim/frv/sem.c	17040;"	d	file:
FLD	sim/frv/sem.c	17048;"	d	file:
FLD	sim/frv/sem.c	17061;"	d	file:
FLD	sim/frv/sem.c	17069;"	d	file:
FLD	sim/frv/sem.c	17089;"	d	file:
FLD	sim/frv/sem.c	1708;"	d	file:
FLD	sim/frv/sem.c	17097;"	d	file:
FLD	sim/frv/sem.c	17114;"	d	file:
FLD	sim/frv/sem.c	17122;"	d	file:
FLD	sim/frv/sem.c	17135;"	d	file:
FLD	sim/frv/sem.c	17143;"	d	file:
FLD	sim/frv/sem.c	17156;"	d	file:
FLD	sim/frv/sem.c	17164;"	d	file:
FLD	sim/frv/sem.c	1716;"	d	file:
FLD	sim/frv/sem.c	17184;"	d	file:
FLD	sim/frv/sem.c	17192;"	d	file:
FLD	sim/frv/sem.c	17209;"	d	file:
FLD	sim/frv/sem.c	17217;"	d	file:
FLD	sim/frv/sem.c	17230;"	d	file:
FLD	sim/frv/sem.c	17238;"	d	file:
FLD	sim/frv/sem.c	17258;"	d	file:
FLD	sim/frv/sem.c	17266;"	d	file:
FLD	sim/frv/sem.c	17288;"	d	file:
FLD	sim/frv/sem.c	17296;"	d	file:
FLD	sim/frv/sem.c	17309;"	d	file:
FLD	sim/frv/sem.c	17317;"	d	file:
FLD	sim/frv/sem.c	17334;"	d	file:
FLD	sim/frv/sem.c	17342;"	d	file:
FLD	sim/frv/sem.c	17358;"	d	file:
FLD	sim/frv/sem.c	17366;"	d	file:
FLD	sim/frv/sem.c	17379;"	d	file:
FLD	sim/frv/sem.c	17387;"	d	file:
FLD	sim/frv/sem.c	173;"	d	file:
FLD	sim/frv/sem.c	17400;"	d	file:
FLD	sim/frv/sem.c	17408;"	d	file:
FLD	sim/frv/sem.c	17421;"	d	file:
FLD	sim/frv/sem.c	17429;"	d	file:
FLD	sim/frv/sem.c	17442;"	d	file:
FLD	sim/frv/sem.c	17450;"	d	file:
FLD	sim/frv/sem.c	17463;"	d	file:
FLD	sim/frv/sem.c	17471;"	d	file:
FLD	sim/frv/sem.c	17484;"	d	file:
FLD	sim/frv/sem.c	17492;"	d	file:
FLD	sim/frv/sem.c	17505;"	d	file:
FLD	sim/frv/sem.c	17513;"	d	file:
FLD	sim/frv/sem.c	17526;"	d	file:
FLD	sim/frv/sem.c	17534;"	d	file:
FLD	sim/frv/sem.c	17551;"	d	file:
FLD	sim/frv/sem.c	17559;"	d	file:
FLD	sim/frv/sem.c	17576;"	d	file:
FLD	sim/frv/sem.c	17584;"	d	file:
FLD	sim/frv/sem.c	17601;"	d	file:
FLD	sim/frv/sem.c	17609;"	d	file:
FLD	sim/frv/sem.c	1761;"	d	file:
FLD	sim/frv/sem.c	17626;"	d	file:
FLD	sim/frv/sem.c	17634;"	d	file:
FLD	sim/frv/sem.c	17650;"	d	file:
FLD	sim/frv/sem.c	17658;"	d	file:
FLD	sim/frv/sem.c	17674;"	d	file:
FLD	sim/frv/sem.c	17682;"	d	file:
FLD	sim/frv/sem.c	17698;"	d	file:
FLD	sim/frv/sem.c	1769;"	d	file:
FLD	sim/frv/sem.c	17706;"	d	file:
FLD	sim/frv/sem.c	17722;"	d	file:
FLD	sim/frv/sem.c	17730;"	d	file:
FLD	sim/frv/sem.c	17772;"	d	file:
FLD	sim/frv/sem.c	17780;"	d	file:
FLD	sim/frv/sem.c	17822;"	d	file:
FLD	sim/frv/sem.c	17830;"	d	file:
FLD	sim/frv/sem.c	17874;"	d	file:
FLD	sim/frv/sem.c	17882;"	d	file:
FLD	sim/frv/sem.c	17959;"	d	file:
FLD	sim/frv/sem.c	17967;"	d	file:
FLD	sim/frv/sem.c	17980;"	d	file:
FLD	sim/frv/sem.c	17988;"	d	file:
FLD	sim/frv/sem.c	18001;"	d	file:
FLD	sim/frv/sem.c	18009;"	d	file:
FLD	sim/frv/sem.c	18022;"	d	file:
FLD	sim/frv/sem.c	18030;"	d	file:
FLD	sim/frv/sem.c	18043;"	d	file:
FLD	sim/frv/sem.c	18051;"	d	file:
FLD	sim/frv/sem.c	18071;"	d	file:
FLD	sim/frv/sem.c	18079;"	d	file:
FLD	sim/frv/sem.c	1809;"	d	file:
FLD	sim/frv/sem.c	18101;"	d	file:
FLD	sim/frv/sem.c	18109;"	d	file:
FLD	sim/frv/sem.c	18126;"	d	file:
FLD	sim/frv/sem.c	18134;"	d	file:
FLD	sim/frv/sem.c	18151;"	d	file:
FLD	sim/frv/sem.c	18159;"	d	file:
FLD	sim/frv/sem.c	18175;"	d	file:
FLD	sim/frv/sem.c	1817;"	d	file:
FLD	sim/frv/sem.c	18183;"	d	file:
FLD	sim/frv/sem.c	18199;"	d	file:
FLD	sim/frv/sem.c	18207;"	d	file:
FLD	sim/frv/sem.c	18227;"	d	file:
FLD	sim/frv/sem.c	18235;"	d	file:
FLD	sim/frv/sem.c	18255;"	d	file:
FLD	sim/frv/sem.c	18263;"	d	file:
FLD	sim/frv/sem.c	18293;"	d	file:
FLD	sim/frv/sem.c	18301;"	d	file:
FLD	sim/frv/sem.c	18331;"	d	file:
FLD	sim/frv/sem.c	18339;"	d	file:
FLD	sim/frv/sem.c	18373;"	d	file:
FLD	sim/frv/sem.c	18381;"	d	file:
FLD	sim/frv/sem.c	18415;"	d	file:
FLD	sim/frv/sem.c	18423;"	d	file:
FLD	sim/frv/sem.c	18448;"	d	file:
FLD	sim/frv/sem.c	18456;"	d	file:
FLD	sim/frv/sem.c	18481;"	d	file:
FLD	sim/frv/sem.c	18489;"	d	file:
FLD	sim/frv/sem.c	18509;"	d	file:
FLD	sim/frv/sem.c	18517;"	d	file:
FLD	sim/frv/sem.c	18537;"	d	file:
FLD	sim/frv/sem.c	18545;"	d	file:
FLD	sim/frv/sem.c	18567;"	d	file:
FLD	sim/frv/sem.c	18575;"	d	file:
FLD	sim/frv/sem.c	1857;"	d	file:
FLD	sim/frv/sem.c	18597;"	d	file:
FLD	sim/frv/sem.c	18605;"	d	file:
FLD	sim/frv/sem.c	18625;"	d	file:
FLD	sim/frv/sem.c	18633;"	d	file:
FLD	sim/frv/sem.c	18653;"	d	file:
FLD	sim/frv/sem.c	1865;"	d	file:
FLD	sim/frv/sem.c	18661;"	d	file:
FLD	sim/frv/sem.c	18681;"	d	file:
FLD	sim/frv/sem.c	18689;"	d	file:
FLD	sim/frv/sem.c	18709;"	d	file:
FLD	sim/frv/sem.c	18717;"	d	file:
FLD	sim/frv/sem.c	18737;"	d	file:
FLD	sim/frv/sem.c	18745;"	d	file:
FLD	sim/frv/sem.c	18765;"	d	file:
FLD	sim/frv/sem.c	18773;"	d	file:
FLD	sim/frv/sem.c	18795;"	d	file:
FLD	sim/frv/sem.c	18803;"	d	file:
FLD	sim/frv/sem.c	18825;"	d	file:
FLD	sim/frv/sem.c	18833;"	d	file:
FLD	sim/frv/sem.c	18855;"	d	file:
FLD	sim/frv/sem.c	18863;"	d	file:
FLD	sim/frv/sem.c	18885;"	d	file:
FLD	sim/frv/sem.c	18893;"	d	file:
FLD	sim/frv/sem.c	18915;"	d	file:
FLD	sim/frv/sem.c	18923;"	d	file:
FLD	sim/frv/sem.c	18945;"	d	file:
FLD	sim/frv/sem.c	18953;"	d	file:
FLD	sim/frv/sem.c	19032;"	d	file:
FLD	sim/frv/sem.c	19040;"	d	file:
FLD	sim/frv/sem.c	19053;"	d	file:
FLD	sim/frv/sem.c	1905;"	d	file:
FLD	sim/frv/sem.c	19061;"	d	file:
FLD	sim/frv/sem.c	19074;"	d	file:
FLD	sim/frv/sem.c	19082;"	d	file:
FLD	sim/frv/sem.c	19107;"	d	file:
FLD	sim/frv/sem.c	19115;"	d	file:
FLD	sim/frv/sem.c	19134;"	d	file:
FLD	sim/frv/sem.c	1913;"	d	file:
FLD	sim/frv/sem.c	19142;"	d	file:
FLD	sim/frv/sem.c	19161;"	d	file:
FLD	sim/frv/sem.c	19169;"	d	file:
FLD	sim/frv/sem.c	19206;"	d	file:
FLD	sim/frv/sem.c	19214;"	d	file:
FLD	sim/frv/sem.c	19227;"	d	file:
FLD	sim/frv/sem.c	19235;"	d	file:
FLD	sim/frv/sem.c	19248;"	d	file:
FLD	sim/frv/sem.c	19256;"	d	file:
FLD	sim/frv/sem.c	19269;"	d	file:
FLD	sim/frv/sem.c	1926;"	d	file:
FLD	sim/frv/sem.c	19277;"	d	file:
FLD	sim/frv/sem.c	19294;"	d	file:
FLD	sim/frv/sem.c	19302;"	d	file:
FLD	sim/frv/sem.c	19319;"	d	file:
FLD	sim/frv/sem.c	19327;"	d	file:
FLD	sim/frv/sem.c	19344;"	d	file:
FLD	sim/frv/sem.c	1934;"	d	file:
FLD	sim/frv/sem.c	19352;"	d	file:
FLD	sim/frv/sem.c	19365;"	d	file:
FLD	sim/frv/sem.c	19373;"	d	file:
FLD	sim/frv/sem.c	19390;"	d	file:
FLD	sim/frv/sem.c	19398;"	d	file:
FLD	sim/frv/sem.c	19411;"	d	file:
FLD	sim/frv/sem.c	19419;"	d	file:
FLD	sim/frv/sem.c	19432;"	d	file:
FLD	sim/frv/sem.c	19440;"	d	file:
FLD	sim/frv/sem.c	19453;"	d	file:
FLD	sim/frv/sem.c	19461;"	d	file:
FLD	sim/frv/sem.c	19474;"	d	file:
FLD	sim/frv/sem.c	1947;"	d	file:
FLD	sim/frv/sem.c	19482;"	d	file:
FLD	sim/frv/sem.c	19495;"	d	file:
FLD	sim/frv/sem.c	19503;"	d	file:
FLD	sim/frv/sem.c	19516;"	d	file:
FLD	sim/frv/sem.c	19524;"	d	file:
FLD	sim/frv/sem.c	19537;"	d	file:
FLD	sim/frv/sem.c	19545;"	d	file:
FLD	sim/frv/sem.c	19558;"	d	file:
FLD	sim/frv/sem.c	1955;"	d	file:
FLD	sim/frv/sem.c	19566;"	d	file:
FLD	sim/frv/sem.c	19597;"	d	file:
FLD	sim/frv/sem.c	19605;"	d	file:
FLD	sim/frv/sem.c	19618;"	d	file:
FLD	sim/frv/sem.c	19626;"	d	file:
FLD	sim/frv/sem.c	19656;"	d	file:
FLD	sim/frv/sem.c	19664;"	d	file:
FLD	sim/frv/sem.c	19694;"	d	file:
FLD	sim/frv/sem.c	196;"	d	file:
FLD	sim/frv/sem.c	19702;"	d	file:
FLD	sim/frv/sem.c	19732;"	d	file:
FLD	sim/frv/sem.c	19740;"	d	file:
FLD	sim/frv/sem.c	19767;"	d	file:
FLD	sim/frv/sem.c	19775;"	d	file:
FLD	sim/frv/sem.c	19812;"	d	file:
FLD	sim/frv/sem.c	19820;"	d	file:
FLD	sim/frv/sem.c	19846;"	d	file:
FLD	sim/frv/sem.c	19854;"	d	file:
FLD	sim/frv/sem.c	19923;"	d	file:
FLD	sim/frv/sem.c	19931;"	d	file:
FLD	sim/frv/sem.c	1998;"	d	file:
FLD	sim/frv/sem.c	20064;"	d	file:
FLD	sim/frv/sem.c	2006;"	d	file:
FLD	sim/frv/sem.c	20072;"	d	file:
FLD	sim/frv/sem.c	20123;"	d	file:
FLD	sim/frv/sem.c	20131;"	d	file:
FLD	sim/frv/sem.c	20222;"	d	file:
FLD	sim/frv/sem.c	20230;"	d	file:
FLD	sim/frv/sem.c	20321;"	d	file:
FLD	sim/frv/sem.c	20329;"	d	file:
FLD	sim/frv/sem.c	20414;"	d	file:
FLD	sim/frv/sem.c	20422;"	d	file:
FLD	sim/frv/sem.c	2049;"	d	file:
FLD	sim/frv/sem.c	204;"	d	file:
FLD	sim/frv/sem.c	20511;"	d	file:
FLD	sim/frv/sem.c	20519;"	d	file:
FLD	sim/frv/sem.c	2057;"	d	file:
FLD	sim/frv/sem.c	20608;"	d	file:
FLD	sim/frv/sem.c	20616;"	d	file:
FLD	sim/frv/sem.c	20705;"	d	file:
FLD	sim/frv/sem.c	20713;"	d	file:
FLD	sim/frv/sem.c	2079;"	d	file:
FLD	sim/frv/sem.c	20802;"	d	file:
FLD	sim/frv/sem.c	20810;"	d	file:
FLD	sim/frv/sem.c	2087;"	d	file:
FLD	sim/frv/sem.c	20901;"	d	file:
FLD	sim/frv/sem.c	20909;"	d	file:
FLD	sim/frv/sem.c	21000;"	d	file:
FLD	sim/frv/sem.c	21008;"	d	file:
FLD	sim/frv/sem.c	21099;"	d	file:
FLD	sim/frv/sem.c	2109;"	d	file:
FLD	sim/frv/sem.c	21107;"	d	file:
FLD	sim/frv/sem.c	2117;"	d	file:
FLD	sim/frv/sem.c	21198;"	d	file:
FLD	sim/frv/sem.c	21206;"	d	file:
FLD	sim/frv/sem.c	2130;"	d	file:
FLD	sim/frv/sem.c	21379;"	d	file:
FLD	sim/frv/sem.c	21387;"	d	file:
FLD	sim/frv/sem.c	2138;"	d	file:
FLD	sim/frv/sem.c	2151;"	d	file:
FLD	sim/frv/sem.c	21560;"	d	file:
FLD	sim/frv/sem.c	21568;"	d	file:
FLD	sim/frv/sem.c	2159;"	d	file:
FLD	sim/frv/sem.c	2172;"	d	file:
FLD	sim/frv/sem.c	21741;"	d	file:
FLD	sim/frv/sem.c	21749;"	d	file:
FLD	sim/frv/sem.c	217;"	d	file:
FLD	sim/frv/sem.c	2180;"	d	file:
FLD	sim/frv/sem.c	21922;"	d	file:
FLD	sim/frv/sem.c	21930;"	d	file:
FLD	sim/frv/sem.c	2193;"	d	file:
FLD	sim/frv/sem.c	2201;"	d	file:
FLD	sim/frv/sem.c	22105;"	d	file:
FLD	sim/frv/sem.c	22113;"	d	file:
FLD	sim/frv/sem.c	2214;"	d	file:
FLD	sim/frv/sem.c	2222;"	d	file:
FLD	sim/frv/sem.c	22288;"	d	file:
FLD	sim/frv/sem.c	22296;"	d	file:
FLD	sim/frv/sem.c	2234;"	d	file:
FLD	sim/frv/sem.c	2242;"	d	file:
FLD	sim/frv/sem.c	22471;"	d	file:
FLD	sim/frv/sem.c	22479;"	d	file:
FLD	sim/frv/sem.c	2254;"	d	file:
FLD	sim/frv/sem.c	225;"	d	file:
FLD	sim/frv/sem.c	2262;"	d	file:
FLD	sim/frv/sem.c	22654;"	d	file:
FLD	sim/frv/sem.c	22662;"	d	file:
FLD	sim/frv/sem.c	22727;"	d	file:
FLD	sim/frv/sem.c	22735;"	d	file:
FLD	sim/frv/sem.c	2274;"	d	file:
FLD	sim/frv/sem.c	22800;"	d	file:
FLD	sim/frv/sem.c	22808;"	d	file:
FLD	sim/frv/sem.c	2282;"	d	file:
FLD	sim/frv/sem.c	22859;"	d	file:
FLD	sim/frv/sem.c	22867;"	d	file:
FLD	sim/frv/sem.c	22918;"	d	file:
FLD	sim/frv/sem.c	22926;"	d	file:
FLD	sim/frv/sem.c	2294;"	d	file:
FLD	sim/frv/sem.c	22977;"	d	file:
FLD	sim/frv/sem.c	22985;"	d	file:
FLD	sim/frv/sem.c	2302;"	d	file:
FLD	sim/frv/sem.c	23036;"	d	file:
FLD	sim/frv/sem.c	23044;"	d	file:
FLD	sim/frv/sem.c	23135;"	d	file:
FLD	sim/frv/sem.c	23143;"	d	file:
FLD	sim/frv/sem.c	2315;"	d	file:
FLD	sim/frv/sem.c	23234;"	d	file:
FLD	sim/frv/sem.c	2323;"	d	file:
FLD	sim/frv/sem.c	23242;"	d	file:
FLD	sim/frv/sem.c	23333;"	d	file:
FLD	sim/frv/sem.c	23341;"	d	file:
FLD	sim/frv/sem.c	2336;"	d	file:
FLD	sim/frv/sem.c	2344;"	d	file:
FLD	sim/frv/sem.c	23500;"	d	file:
FLD	sim/frv/sem.c	23508;"	d	file:
FLD	sim/frv/sem.c	23547;"	d	file:
FLD	sim/frv/sem.c	23555;"	d	file:
FLD	sim/frv/sem.c	2357;"	d	file:
FLD	sim/frv/sem.c	23594;"	d	file:
FLD	sim/frv/sem.c	23602;"	d	file:
FLD	sim/frv/sem.c	23641;"	d	file:
FLD	sim/frv/sem.c	23649;"	d	file:
FLD	sim/frv/sem.c	2365;"	d	file:
FLD	sim/frv/sem.c	23688;"	d	file:
FLD	sim/frv/sem.c	23696;"	d	file:
FLD	sim/frv/sem.c	23737;"	d	file:
FLD	sim/frv/sem.c	23745;"	d	file:
FLD	sim/frv/sem.c	23786;"	d	file:
FLD	sim/frv/sem.c	2378;"	d	file:
FLD	sim/frv/sem.c	23794;"	d	file:
FLD	sim/frv/sem.c	23855;"	d	file:
FLD	sim/frv/sem.c	23863;"	d	file:
FLD	sim/frv/sem.c	2386;"	d	file:
FLD	sim/frv/sem.c	238;"	d	file:
FLD	sim/frv/sem.c	23924;"	d	file:
FLD	sim/frv/sem.c	23932;"	d	file:
FLD	sim/frv/sem.c	23993;"	d	file:
FLD	sim/frv/sem.c	2399;"	d	file:
FLD	sim/frv/sem.c	24001;"	d	file:
FLD	sim/frv/sem.c	24062;"	d	file:
FLD	sim/frv/sem.c	24070;"	d	file:
FLD	sim/frv/sem.c	2407;"	d	file:
FLD	sim/frv/sem.c	24133;"	d	file:
FLD	sim/frv/sem.c	24141;"	d	file:
FLD	sim/frv/sem.c	24204;"	d	file:
FLD	sim/frv/sem.c	24212;"	d	file:
FLD	sim/frv/sem.c	2426;"	d	file:
FLD	sim/frv/sem.c	24307;"	d	file:
FLD	sim/frv/sem.c	24315;"	d	file:
FLD	sim/frv/sem.c	2434;"	d	file:
FLD	sim/frv/sem.c	24410;"	d	file:
FLD	sim/frv/sem.c	24418;"	d	file:
FLD	sim/frv/sem.c	24513;"	d	file:
FLD	sim/frv/sem.c	24521;"	d	file:
FLD	sim/frv/sem.c	24616;"	d	file:
FLD	sim/frv/sem.c	24624;"	d	file:
FLD	sim/frv/sem.c	246;"	d	file:
FLD	sim/frv/sem.c	24721;"	d	file:
FLD	sim/frv/sem.c	24729;"	d	file:
FLD	sim/frv/sem.c	2480;"	d	file:
FLD	sim/frv/sem.c	24826;"	d	file:
FLD	sim/frv/sem.c	24834;"	d	file:
FLD	sim/frv/sem.c	2488;"	d	file:
FLD	sim/frv/sem.c	25007;"	d	file:
FLD	sim/frv/sem.c	25015;"	d	file:
FLD	sim/frv/sem.c	25188;"	d	file:
FLD	sim/frv/sem.c	25196;"	d	file:
FLD	sim/frv/sem.c	2534;"	d	file:
FLD	sim/frv/sem.c	25371;"	d	file:
FLD	sim/frv/sem.c	25379;"	d	file:
FLD	sim/frv/sem.c	2542;"	d	file:
FLD	sim/frv/sem.c	25554;"	d	file:
FLD	sim/frv/sem.c	25562;"	d	file:
FLD	sim/frv/sem.c	25735;"	d	file:
FLD	sim/frv/sem.c	25743;"	d	file:
FLD	sim/frv/sem.c	2584;"	d	file:
FLD	sim/frv/sem.c	25916;"	d	file:
FLD	sim/frv/sem.c	25924;"	d	file:
FLD	sim/frv/sem.c	2592;"	d	file:
FLD	sim/frv/sem.c	259;"	d	file:
FLD	sim/frv/sem.c	26097;"	d	file:
FLD	sim/frv/sem.c	26105;"	d	file:
FLD	sim/frv/sem.c	26165;"	d	file:
FLD	sim/frv/sem.c	26173;"	d	file:
FLD	sim/frv/sem.c	26233;"	d	file:
FLD	sim/frv/sem.c	26241;"	d	file:
FLD	sim/frv/sem.c	26301;"	d	file:
FLD	sim/frv/sem.c	26309;"	d	file:
FLD	sim/frv/sem.c	2634;"	d	file:
FLD	sim/frv/sem.c	26369;"	d	file:
FLD	sim/frv/sem.c	26377;"	d	file:
FLD	sim/frv/sem.c	2642;"	d	file:
FLD	sim/frv/sem.c	26439;"	d	file:
FLD	sim/frv/sem.c	26447;"	d	file:
FLD	sim/frv/sem.c	26509;"	d	file:
FLD	sim/frv/sem.c	26517;"	d	file:
FLD	sim/frv/sem.c	26579;"	d	file:
FLD	sim/frv/sem.c	26587;"	d	file:
FLD	sim/frv/sem.c	26649;"	d	file:
FLD	sim/frv/sem.c	26657;"	d	file:
FLD	sim/frv/sem.c	26768;"	d	file:
FLD	sim/frv/sem.c	26776;"	d	file:
FLD	sim/frv/sem.c	267;"	d	file:
FLD	sim/frv/sem.c	2684;"	d	file:
FLD	sim/frv/sem.c	26887;"	d	file:
FLD	sim/frv/sem.c	26895;"	d	file:
FLD	sim/frv/sem.c	2692;"	d	file:
FLD	sim/frv/sem.c	27006;"	d	file:
FLD	sim/frv/sem.c	27014;"	d	file:
FLD	sim/frv/sem.c	27125;"	d	file:
FLD	sim/frv/sem.c	27133;"	d	file:
FLD	sim/frv/sem.c	27159;"	d	file:
FLD	sim/frv/sem.c	27167;"	d	file:
FLD	sim/frv/sem.c	27198;"	d	file:
FLD	sim/frv/sem.c	27206;"	d	file:
FLD	sim/frv/sem.c	27257;"	d	file:
FLD	sim/frv/sem.c	27265;"	d	file:
FLD	sim/frv/sem.c	2726;"	d	file:
FLD	sim/frv/sem.c	27318;"	d	file:
FLD	sim/frv/sem.c	27326;"	d	file:
FLD	sim/frv/sem.c	27346;"	d	file:
FLD	sim/frv/sem.c	2734;"	d	file:
FLD	sim/frv/sem.c	27354;"	d	file:
FLD	sim/frv/sem.c	27415;"	d	file:
FLD	sim/frv/sem.c	27423;"	d	file:
FLD	sim/frv/sem.c	27476;"	d	file:
FLD	sim/frv/sem.c	27484;"	d	file:
FLD	sim/frv/sem.c	27563;"	d	file:
FLD	sim/frv/sem.c	27571;"	d	file:
FLD	sim/frv/sem.c	27622;"	d	file:
FLD	sim/frv/sem.c	27630;"	d	file:
FLD	sim/frv/sem.c	27683;"	d	file:
FLD	sim/frv/sem.c	2768;"	d	file:
FLD	sim/frv/sem.c	27691;"	d	file:
FLD	sim/frv/sem.c	27742;"	d	file:
FLD	sim/frv/sem.c	27750;"	d	file:
FLD	sim/frv/sem.c	2776;"	d	file:
FLD	sim/frv/sem.c	27803;"	d	file:
FLD	sim/frv/sem.c	27811;"	d	file:
FLD	sim/frv/sem.c	27886;"	d	file:
FLD	sim/frv/sem.c	27894;"	d	file:
FLD	sim/frv/sem.c	27971;"	d	file:
FLD	sim/frv/sem.c	27979;"	d	file:
FLD	sim/frv/sem.c	27988;"	d	file:
FLD	sim/frv/sem.c	27996;"	d	file:
FLD	sim/frv/sem.c	28005;"	d	file:
FLD	sim/frv/sem.c	28013;"	d	file:
FLD	sim/frv/sem.c	28022;"	d	file:
FLD	sim/frv/sem.c	28030;"	d	file:
FLD	sim/frv/sem.c	28043;"	d	file:
FLD	sim/frv/sem.c	28051;"	d	file:
FLD	sim/frv/sem.c	28064;"	d	file:
FLD	sim/frv/sem.c	28072;"	d	file:
FLD	sim/frv/sem.c	28085;"	d	file:
FLD	sim/frv/sem.c	28093;"	d	file:
FLD	sim/frv/sem.c	280;"	d	file:
FLD	sim/frv/sem.c	28109;"	d	file:
FLD	sim/frv/sem.c	28117;"	d	file:
FLD	sim/frv/sem.c	2811;"	d	file:
FLD	sim/frv/sem.c	28126;"	d	file:
FLD	sim/frv/sem.c	28134;"	d	file:
FLD	sim/frv/sem.c	28143;"	d	file:
FLD	sim/frv/sem.c	28151;"	d	file:
FLD	sim/frv/sem.c	28160;"	d	file:
FLD	sim/frv/sem.c	2819;"	d	file:
FLD	sim/frv/sem.c	2854;"	d	file:
FLD	sim/frv/sem.c	2862;"	d	file:
FLD	sim/frv/sem.c	288;"	d	file:
FLD	sim/frv/sem.c	2897;"	d	file:
FLD	sim/frv/sem.c	2905;"	d	file:
FLD	sim/frv/sem.c	2918;"	d	file:
FLD	sim/frv/sem.c	2926;"	d	file:
FLD	sim/frv/sem.c	2939;"	d	file:
FLD	sim/frv/sem.c	2947;"	d	file:
FLD	sim/frv/sem.c	2990;"	d	file:
FLD	sim/frv/sem.c	2998;"	d	file:
FLD	sim/frv/sem.c	301;"	d	file:
FLD	sim/frv/sem.c	3041;"	d	file:
FLD	sim/frv/sem.c	3049;"	d	file:
FLD	sim/frv/sem.c	3085;"	d	file:
FLD	sim/frv/sem.c	3093;"	d	file:
FLD	sim/frv/sem.c	309;"	d	file:
FLD	sim/frv/sem.c	3115;"	d	file:
FLD	sim/frv/sem.c	3123;"	d	file:
FLD	sim/frv/sem.c	3136;"	d	file:
FLD	sim/frv/sem.c	3144;"	d	file:
FLD	sim/frv/sem.c	3157;"	d	file:
FLD	sim/frv/sem.c	3165;"	d	file:
FLD	sim/frv/sem.c	3178;"	d	file:
FLD	sim/frv/sem.c	3186;"	d	file:
FLD	sim/frv/sem.c	3199;"	d	file:
FLD	sim/frv/sem.c	3207;"	d	file:
FLD	sim/frv/sem.c	3220;"	d	file:
FLD	sim/frv/sem.c	3228;"	d	file:
FLD	sim/frv/sem.c	322;"	d	file:
FLD	sim/frv/sem.c	3241;"	d	file:
FLD	sim/frv/sem.c	3249;"	d	file:
FLD	sim/frv/sem.c	3262;"	d	file:
FLD	sim/frv/sem.c	3270;"	d	file:
FLD	sim/frv/sem.c	3283;"	d	file:
FLD	sim/frv/sem.c	3291;"	d	file:
FLD	sim/frv/sem.c	3304;"	d	file:
FLD	sim/frv/sem.c	330;"	d	file:
FLD	sim/frv/sem.c	3312;"	d	file:
FLD	sim/frv/sem.c	3325;"	d	file:
FLD	sim/frv/sem.c	3333;"	d	file:
FLD	sim/frv/sem.c	3346;"	d	file:
FLD	sim/frv/sem.c	3354;"	d	file:
FLD	sim/frv/sem.c	3367;"	d	file:
FLD	sim/frv/sem.c	3375;"	d	file:
FLD	sim/frv/sem.c	3396;"	d	file:
FLD	sim/frv/sem.c	3404;"	d	file:
FLD	sim/frv/sem.c	3425;"	d	file:
FLD	sim/frv/sem.c	342;"	d	file:
FLD	sim/frv/sem.c	3433;"	d	file:
FLD	sim/frv/sem.c	3454;"	d	file:
FLD	sim/frv/sem.c	3462;"	d	file:
FLD	sim/frv/sem.c	3483;"	d	file:
FLD	sim/frv/sem.c	3491;"	d	file:
FLD	sim/frv/sem.c	350;"	d	file:
FLD	sim/frv/sem.c	3512;"	d	file:
FLD	sim/frv/sem.c	3520;"	d	file:
FLD	sim/frv/sem.c	3541;"	d	file:
FLD	sim/frv/sem.c	3549;"	d	file:
FLD	sim/frv/sem.c	3570;"	d	file:
FLD	sim/frv/sem.c	3578;"	d	file:
FLD	sim/frv/sem.c	3599;"	d	file:
FLD	sim/frv/sem.c	3607;"	d	file:
FLD	sim/frv/sem.c	362;"	d	file:
FLD	sim/frv/sem.c	3630;"	d	file:
FLD	sim/frv/sem.c	3638;"	d	file:
FLD	sim/frv/sem.c	3657;"	d	file:
FLD	sim/frv/sem.c	3665;"	d	file:
FLD	sim/frv/sem.c	3684;"	d	file:
FLD	sim/frv/sem.c	3692;"	d	file:
FLD	sim/frv/sem.c	370;"	d	file:
FLD	sim/frv/sem.c	3721;"	d	file:
FLD	sim/frv/sem.c	3729;"	d	file:
FLD	sim/frv/sem.c	3756;"	d	file:
FLD	sim/frv/sem.c	3764;"	d	file:
FLD	sim/frv/sem.c	3779;"	d	file:
FLD	sim/frv/sem.c	3787;"	d	file:
FLD	sim/frv/sem.c	3802;"	d	file:
FLD	sim/frv/sem.c	3810;"	d	file:
FLD	sim/frv/sem.c	3825;"	d	file:
FLD	sim/frv/sem.c	382;"	d	file:
FLD	sim/frv/sem.c	3833;"	d	file:
FLD	sim/frv/sem.c	3854;"	d	file:
FLD	sim/frv/sem.c	3862;"	d	file:
FLD	sim/frv/sem.c	3883;"	d	file:
FLD	sim/frv/sem.c	3891;"	d	file:
FLD	sim/frv/sem.c	390;"	d	file:
FLD	sim/frv/sem.c	3920;"	d	file:
FLD	sim/frv/sem.c	3928;"	d	file:
FLD	sim/frv/sem.c	3957;"	d	file:
FLD	sim/frv/sem.c	3965;"	d	file:
FLD	sim/frv/sem.c	3994;"	d	file:
FLD	sim/frv/sem.c	4002;"	d	file:
FLD	sim/frv/sem.c	402;"	d	file:
FLD	sim/frv/sem.c	4031;"	d	file:
FLD	sim/frv/sem.c	4039;"	d	file:
FLD	sim/frv/sem.c	4068;"	d	file:
FLD	sim/frv/sem.c	4076;"	d	file:
FLD	sim/frv/sem.c	410;"	d	file:
FLD	sim/frv/sem.c	4112;"	d	file:
FLD	sim/frv/sem.c	4120;"	d	file:
FLD	sim/frv/sem.c	4156;"	d	file:
FLD	sim/frv/sem.c	4164;"	d	file:
FLD	sim/frv/sem.c	4200;"	d	file:
FLD	sim/frv/sem.c	4208;"	d	file:
FLD	sim/frv/sem.c	423;"	d	file:
FLD	sim/frv/sem.c	4244;"	d	file:
FLD	sim/frv/sem.c	4252;"	d	file:
FLD	sim/frv/sem.c	4288;"	d	file:
FLD	sim/frv/sem.c	4296;"	d	file:
FLD	sim/frv/sem.c	4319;"	d	file:
FLD	sim/frv/sem.c	431;"	d	file:
FLD	sim/frv/sem.c	4327;"	d	file:
FLD	sim/frv/sem.c	4350;"	d	file:
FLD	sim/frv/sem.c	4358;"	d	file:
FLD	sim/frv/sem.c	4381;"	d	file:
FLD	sim/frv/sem.c	4389;"	d	file:
FLD	sim/frv/sem.c	4412;"	d	file:
FLD	sim/frv/sem.c	4420;"	d	file:
FLD	sim/frv/sem.c	444;"	d	file:
FLD	sim/frv/sem.c	4452;"	d	file:
FLD	sim/frv/sem.c	4460;"	d	file:
FLD	sim/frv/sem.c	4492;"	d	file:
FLD	sim/frv/sem.c	4500;"	d	file:
FLD	sim/frv/sem.c	452;"	d	file:
FLD	sim/frv/sem.c	4532;"	d	file:
FLD	sim/frv/sem.c	4540;"	d	file:
FLD	sim/frv/sem.c	4574;"	d	file:
FLD	sim/frv/sem.c	4582;"	d	file:
FLD	sim/frv/sem.c	4622;"	d	file:
FLD	sim/frv/sem.c	4630;"	d	file:
FLD	sim/frv/sem.c	4655;"	d	file:
FLD	sim/frv/sem.c	465;"	d	file:
FLD	sim/frv/sem.c	4663;"	d	file:
FLD	sim/frv/sem.c	4688;"	d	file:
FLD	sim/frv/sem.c	4696;"	d	file:
FLD	sim/frv/sem.c	4730;"	d	file:
FLD	sim/frv/sem.c	4738;"	d	file:
FLD	sim/frv/sem.c	473;"	d	file:
FLD	sim/frv/sem.c	4765;"	d	file:
FLD	sim/frv/sem.c	4773;"	d	file:
FLD	sim/frv/sem.c	4806;"	d	file:
FLD	sim/frv/sem.c	4814;"	d	file:
FLD	sim/frv/sem.c	4835;"	d	file:
FLD	sim/frv/sem.c	4843;"	d	file:
FLD	sim/frv/sem.c	4864;"	d	file:
FLD	sim/frv/sem.c	486;"	d	file:
FLD	sim/frv/sem.c	4872;"	d	file:
FLD	sim/frv/sem.c	4901;"	d	file:
FLD	sim/frv/sem.c	4909;"	d	file:
FLD	sim/frv/sem.c	4922;"	d	file:
FLD	sim/frv/sem.c	4930;"	d	file:
FLD	sim/frv/sem.c	4943;"	d	file:
FLD	sim/frv/sem.c	494;"	d	file:
FLD	sim/frv/sem.c	4951;"	d	file:
FLD	sim/frv/sem.c	4964;"	d	file:
FLD	sim/frv/sem.c	4972;"	d	file:
FLD	sim/frv/sem.c	4985;"	d	file:
FLD	sim/frv/sem.c	4993;"	d	file:
FLD	sim/frv/sem.c	5006;"	d	file:
FLD	sim/frv/sem.c	5014;"	d	file:
FLD	sim/frv/sem.c	5027;"	d	file:
FLD	sim/frv/sem.c	5035;"	d	file:
FLD	sim/frv/sem.c	5048;"	d	file:
FLD	sim/frv/sem.c	5056;"	d	file:
FLD	sim/frv/sem.c	5069;"	d	file:
FLD	sim/frv/sem.c	5077;"	d	file:
FLD	sim/frv/sem.c	507;"	d	file:
FLD	sim/frv/sem.c	5098;"	d	file:
FLD	sim/frv/sem.c	50;"	d	file:
FLD	sim/frv/sem.c	5106;"	d	file:
FLD	sim/frv/sem.c	5127;"	d	file:
FLD	sim/frv/sem.c	5135;"	d	file:
FLD	sim/frv/sem.c	5156;"	d	file:
FLD	sim/frv/sem.c	515;"	d	file:
FLD	sim/frv/sem.c	5164;"	d	file:
FLD	sim/frv/sem.c	5185;"	d	file:
FLD	sim/frv/sem.c	5193;"	d	file:
FLD	sim/frv/sem.c	5214;"	d	file:
FLD	sim/frv/sem.c	5222;"	d	file:
FLD	sim/frv/sem.c	5243;"	d	file:
FLD	sim/frv/sem.c	5251;"	d	file:
FLD	sim/frv/sem.c	5272;"	d	file:
FLD	sim/frv/sem.c	5280;"	d	file:
FLD	sim/frv/sem.c	528;"	d	file:
FLD	sim/frv/sem.c	5301;"	d	file:
FLD	sim/frv/sem.c	5309;"	d	file:
FLD	sim/frv/sem.c	5332;"	d	file:
FLD	sim/frv/sem.c	5340;"	d	file:
FLD	sim/frv/sem.c	5359;"	d	file:
FLD	sim/frv/sem.c	5367;"	d	file:
FLD	sim/frv/sem.c	536;"	d	file:
FLD	sim/frv/sem.c	5396;"	d	file:
FLD	sim/frv/sem.c	5404;"	d	file:
FLD	sim/frv/sem.c	5431;"	d	file:
FLD	sim/frv/sem.c	5439;"	d	file:
FLD	sim/frv/sem.c	5454;"	d	file:
FLD	sim/frv/sem.c	5462;"	d	file:
FLD	sim/frv/sem.c	5477;"	d	file:
FLD	sim/frv/sem.c	5485;"	d	file:
FLD	sim/frv/sem.c	549;"	d	file:
FLD	sim/frv/sem.c	5506;"	d	file:
FLD	sim/frv/sem.c	5514;"	d	file:
FLD	sim/frv/sem.c	5523;"	d	file:
FLD	sim/frv/sem.c	5531;"	d	file:
FLD	sim/frv/sem.c	5540;"	d	file:
FLD	sim/frv/sem.c	5548;"	d	file:
FLD	sim/frv/sem.c	5557;"	d	file:
FLD	sim/frv/sem.c	5565;"	d	file:
FLD	sim/frv/sem.c	5574;"	d	file:
FLD	sim/frv/sem.c	557;"	d	file:
FLD	sim/frv/sem.c	5582;"	d	file:
FLD	sim/frv/sem.c	5591;"	d	file:
FLD	sim/frv/sem.c	5599;"	d	file:
FLD	sim/frv/sem.c	5608;"	d	file:
FLD	sim/frv/sem.c	5616;"	d	file:
FLD	sim/frv/sem.c	5625;"	d	file:
FLD	sim/frv/sem.c	5633;"	d	file:
FLD	sim/frv/sem.c	5648;"	d	file:
FLD	sim/frv/sem.c	5656;"	d	file:
FLD	sim/frv/sem.c	5671;"	d	file:
FLD	sim/frv/sem.c	5679;"	d	file:
FLD	sim/frv/sem.c	5694;"	d	file:
FLD	sim/frv/sem.c	5702;"	d	file:
FLD	sim/frv/sem.c	570;"	d	file:
FLD	sim/frv/sem.c	5717;"	d	file:
FLD	sim/frv/sem.c	5725;"	d	file:
FLD	sim/frv/sem.c	5740;"	d	file:
FLD	sim/frv/sem.c	5748;"	d	file:
FLD	sim/frv/sem.c	5763;"	d	file:
FLD	sim/frv/sem.c	5771;"	d	file:
FLD	sim/frv/sem.c	5789;"	d	file:
FLD	sim/frv/sem.c	578;"	d	file:
FLD	sim/frv/sem.c	5797;"	d	file:
FLD	sim/frv/sem.c	5815;"	d	file:
FLD	sim/frv/sem.c	5823;"	d	file:
FLD	sim/frv/sem.c	5841;"	d	file:
FLD	sim/frv/sem.c	5849;"	d	file:
FLD	sim/frv/sem.c	5867;"	d	file:
FLD	sim/frv/sem.c	5875;"	d	file:
FLD	sim/frv/sem.c	5893;"	d	file:
FLD	sim/frv/sem.c	5901;"	d	file:
FLD	sim/frv/sem.c	5919;"	d	file:
FLD	sim/frv/sem.c	591;"	d	file:
FLD	sim/frv/sem.c	5927;"	d	file:
FLD	sim/frv/sem.c	5945;"	d	file:
FLD	sim/frv/sem.c	5953;"	d	file:
FLD	sim/frv/sem.c	5973;"	d	file:
FLD	sim/frv/sem.c	5981;"	d	file:
FLD	sim/frv/sem.c	599;"	d	file:
FLD	sim/frv/sem.c	6001;"	d	file:
FLD	sim/frv/sem.c	6009;"	d	file:
FLD	sim/frv/sem.c	6029;"	d	file:
FLD	sim/frv/sem.c	6037;"	d	file:
FLD	sim/frv/sem.c	6057;"	d	file:
FLD	sim/frv/sem.c	6065;"	d	file:
FLD	sim/frv/sem.c	6085;"	d	file:
FLD	sim/frv/sem.c	6093;"	d	file:
FLD	sim/frv/sem.c	6113;"	d	file:
FLD	sim/frv/sem.c	6121;"	d	file:
FLD	sim/frv/sem.c	612;"	d	file:
FLD	sim/frv/sem.c	6138;"	d	file:
FLD	sim/frv/sem.c	6146;"	d	file:
FLD	sim/frv/sem.c	6163;"	d	file:
FLD	sim/frv/sem.c	6171;"	d	file:
FLD	sim/frv/sem.c	6188;"	d	file:
FLD	sim/frv/sem.c	6196;"	d	file:
FLD	sim/frv/sem.c	620;"	d	file:
FLD	sim/frv/sem.c	6213;"	d	file:
FLD	sim/frv/sem.c	6221;"	d	file:
FLD	sim/frv/sem.c	6238;"	d	file:
FLD	sim/frv/sem.c	6246;"	d	file:
FLD	sim/frv/sem.c	6263;"	d	file:
FLD	sim/frv/sem.c	6271;"	d	file:
FLD	sim/frv/sem.c	6288;"	d	file:
FLD	sim/frv/sem.c	6296;"	d	file:
FLD	sim/frv/sem.c	6313;"	d	file:
FLD	sim/frv/sem.c	6321;"	d	file:
FLD	sim/frv/sem.c	6346;"	d	file:
FLD	sim/frv/sem.c	6354;"	d	file:
FLD	sim/frv/sem.c	6377;"	d	file:
FLD	sim/frv/sem.c	6385;"	d	file:
FLD	sim/frv/sem.c	639;"	d	file:
FLD	sim/frv/sem.c	6402;"	d	file:
FLD	sim/frv/sem.c	6410;"	d	file:
FLD	sim/frv/sem.c	6439;"	d	file:
FLD	sim/frv/sem.c	6447;"	d	file:
FLD	sim/frv/sem.c	6476;"	d	file:
FLD	sim/frv/sem.c	647;"	d	file:
FLD	sim/frv/sem.c	6484;"	d	file:
FLD	sim/frv/sem.c	6513;"	d	file:
FLD	sim/frv/sem.c	6521;"	d	file:
FLD	sim/frv/sem.c	6550;"	d	file:
FLD	sim/frv/sem.c	6558;"	d	file:
FLD	sim/frv/sem.c	6587;"	d	file:
FLD	sim/frv/sem.c	6595;"	d	file:
FLD	sim/frv/sem.c	6622;"	d	file:
FLD	sim/frv/sem.c	6630;"	d	file:
FLD	sim/frv/sem.c	664;"	d	file:
FLD	sim/frv/sem.c	6657;"	d	file:
FLD	sim/frv/sem.c	6665;"	d	file:
FLD	sim/frv/sem.c	6692;"	d	file:
FLD	sim/frv/sem.c	6700;"	d	file:
FLD	sim/frv/sem.c	672;"	d	file:
FLD	sim/frv/sem.c	6733;"	d	file:
FLD	sim/frv/sem.c	6741;"	d	file:
FLD	sim/frv/sem.c	6770;"	d	file:
FLD	sim/frv/sem.c	6778;"	d	file:
FLD	sim/frv/sem.c	6804;"	d	file:
FLD	sim/frv/sem.c	6812;"	d	file:
FLD	sim/frv/sem.c	6823;"	d	file:
FLD	sim/frv/sem.c	6831;"	d	file:
FLD	sim/frv/sem.c	6842;"	d	file:
FLD	sim/frv/sem.c	6850;"	d	file:
FLD	sim/frv/sem.c	6861;"	d	file:
FLD	sim/frv/sem.c	6869;"	d	file:
FLD	sim/frv/sem.c	6880;"	d	file:
FLD	sim/frv/sem.c	6888;"	d	file:
FLD	sim/frv/sem.c	6899;"	d	file:
FLD	sim/frv/sem.c	689;"	d	file:
FLD	sim/frv/sem.c	6907;"	d	file:
FLD	sim/frv/sem.c	6918;"	d	file:
FLD	sim/frv/sem.c	6926;"	d	file:
FLD	sim/frv/sem.c	6943;"	d	file:
FLD	sim/frv/sem.c	6951;"	d	file:
FLD	sim/frv/sem.c	6968;"	d	file:
FLD	sim/frv/sem.c	6976;"	d	file:
FLD	sim/frv/sem.c	697;"	d	file:
FLD	sim/frv/sem.c	6993;"	d	file:
FLD	sim/frv/sem.c	69;"	d	file:
FLD	sim/frv/sem.c	7001;"	d	file:
FLD	sim/frv/sem.c	7023;"	d	file:
FLD	sim/frv/sem.c	7031;"	d	file:
FLD	sim/frv/sem.c	7053;"	d	file:
FLD	sim/frv/sem.c	7061;"	d	file:
FLD	sim/frv/sem.c	7083;"	d	file:
FLD	sim/frv/sem.c	7091;"	d	file:
FLD	sim/frv/sem.c	7113;"	d	file:
FLD	sim/frv/sem.c	7121;"	d	file:
FLD	sim/frv/sem.c	7143;"	d	file:
FLD	sim/frv/sem.c	714;"	d	file:
FLD	sim/frv/sem.c	7151;"	d	file:
FLD	sim/frv/sem.c	7173;"	d	file:
FLD	sim/frv/sem.c	7181;"	d	file:
FLD	sim/frv/sem.c	7205;"	d	file:
FLD	sim/frv/sem.c	7213;"	d	file:
FLD	sim/frv/sem.c	722;"	d	file:
FLD	sim/frv/sem.c	7237;"	d	file:
FLD	sim/frv/sem.c	7245;"	d	file:
FLD	sim/frv/sem.c	7254;"	d	file:
FLD	sim/frv/sem.c	7262;"	d	file:
FLD	sim/frv/sem.c	7271;"	d	file:
FLD	sim/frv/sem.c	7279;"	d	file:
FLD	sim/frv/sem.c	7288;"	d	file:
FLD	sim/frv/sem.c	7296;"	d	file:
FLD	sim/frv/sem.c	7305;"	d	file:
FLD	sim/frv/sem.c	7313;"	d	file:
FLD	sim/frv/sem.c	7322;"	d	file:
FLD	sim/frv/sem.c	7330;"	d	file:
FLD	sim/frv/sem.c	7339;"	d	file:
FLD	sim/frv/sem.c	7347;"	d	file:
FLD	sim/frv/sem.c	7362;"	d	file:
FLD	sim/frv/sem.c	7370;"	d	file:
FLD	sim/frv/sem.c	7385;"	d	file:
FLD	sim/frv/sem.c	7393;"	d	file:
FLD	sim/frv/sem.c	739;"	d	file:
FLD	sim/frv/sem.c	7408;"	d	file:
FLD	sim/frv/sem.c	7416;"	d	file:
FLD	sim/frv/sem.c	7431;"	d	file:
FLD	sim/frv/sem.c	7439;"	d	file:
FLD	sim/frv/sem.c	7460;"	d	file:
FLD	sim/frv/sem.c	7468;"	d	file:
FLD	sim/frv/sem.c	747;"	d	file:
FLD	sim/frv/sem.c	7489;"	d	file:
FLD	sim/frv/sem.c	7497;"	d	file:
FLD	sim/frv/sem.c	7522;"	d	file:
FLD	sim/frv/sem.c	7530;"	d	file:
FLD	sim/frv/sem.c	7543;"	d	file:
FLD	sim/frv/sem.c	7551;"	d	file:
FLD	sim/frv/sem.c	7564;"	d	file:
FLD	sim/frv/sem.c	7572;"	d	file:
FLD	sim/frv/sem.c	7612;"	d	file:
FLD	sim/frv/sem.c	7620;"	d	file:
FLD	sim/frv/sem.c	7645;"	d	file:
FLD	sim/frv/sem.c	764;"	d	file:
FLD	sim/frv/sem.c	7653;"	d	file:
FLD	sim/frv/sem.c	7717;"	d	file:
FLD	sim/frv/sem.c	7725;"	d	file:
FLD	sim/frv/sem.c	772;"	d	file:
FLD	sim/frv/sem.c	7762;"	d	file:
FLD	sim/frv/sem.c	7770;"	d	file:
FLD	sim/frv/sem.c	7787;"	d	file:
FLD	sim/frv/sem.c	7795;"	d	file:
FLD	sim/frv/sem.c	77;"	d	file:
FLD	sim/frv/sem.c	7812;"	d	file:
FLD	sim/frv/sem.c	7820;"	d	file:
FLD	sim/frv/sem.c	7862;"	d	file:
FLD	sim/frv/sem.c	7870;"	d	file:
FLD	sim/frv/sem.c	7895;"	d	file:
FLD	sim/frv/sem.c	789;"	d	file:
FLD	sim/frv/sem.c	7903;"	d	file:
FLD	sim/frv/sem.c	7916;"	d	file:
FLD	sim/frv/sem.c	7924;"	d	file:
FLD	sim/frv/sem.c	7937;"	d	file:
FLD	sim/frv/sem.c	7945;"	d	file:
FLD	sim/frv/sem.c	7961;"	d	file:
FLD	sim/frv/sem.c	7969;"	d	file:
FLD	sim/frv/sem.c	7978;"	d	file:
FLD	sim/frv/sem.c	797;"	d	file:
FLD	sim/frv/sem.c	7986;"	d	file:
FLD	sim/frv/sem.c	8006;"	d	file:
FLD	sim/frv/sem.c	8014;"	d	file:
FLD	sim/frv/sem.c	8034;"	d	file:
FLD	sim/frv/sem.c	8042;"	d	file:
FLD	sim/frv/sem.c	8062;"	d	file:
FLD	sim/frv/sem.c	8070;"	d	file:
FLD	sim/frv/sem.c	8090;"	d	file:
FLD	sim/frv/sem.c	8098;"	d	file:
FLD	sim/frv/sem.c	8118;"	d	file:
FLD	sim/frv/sem.c	8126;"	d	file:
FLD	sim/frv/sem.c	8146;"	d	file:
FLD	sim/frv/sem.c	814;"	d	file:
FLD	sim/frv/sem.c	8154;"	d	file:
FLD	sim/frv/sem.c	8174;"	d	file:
FLD	sim/frv/sem.c	8182;"	d	file:
FLD	sim/frv/sem.c	8202;"	d	file:
FLD	sim/frv/sem.c	8210;"	d	file:
FLD	sim/frv/sem.c	822;"	d	file:
FLD	sim/frv/sem.c	8230;"	d	file:
FLD	sim/frv/sem.c	8238;"	d	file:
FLD	sim/frv/sem.c	8258;"	d	file:
FLD	sim/frv/sem.c	8266;"	d	file:
FLD	sim/frv/sem.c	8286;"	d	file:
FLD	sim/frv/sem.c	8294;"	d	file:
FLD	sim/frv/sem.c	8314;"	d	file:
FLD	sim/frv/sem.c	8322;"	d	file:
FLD	sim/frv/sem.c	8342;"	d	file:
FLD	sim/frv/sem.c	8350;"	d	file:
FLD	sim/frv/sem.c	8370;"	d	file:
FLD	sim/frv/sem.c	8378;"	d	file:
FLD	sim/frv/sem.c	837;"	d	file:
FLD	sim/frv/sem.c	8394;"	d	file:
FLD	sim/frv/sem.c	8402;"	d	file:
FLD	sim/frv/sem.c	8411;"	d	file:
FLD	sim/frv/sem.c	8419;"	d	file:
FLD	sim/frv/sem.c	8439;"	d	file:
FLD	sim/frv/sem.c	8447;"	d	file:
FLD	sim/frv/sem.c	845;"	d	file:
FLD	sim/frv/sem.c	8467;"	d	file:
FLD	sim/frv/sem.c	8475;"	d	file:
FLD	sim/frv/sem.c	8495;"	d	file:
FLD	sim/frv/sem.c	8503;"	d	file:
FLD	sim/frv/sem.c	8523;"	d	file:
FLD	sim/frv/sem.c	8531;"	d	file:
FLD	sim/frv/sem.c	8551;"	d	file:
FLD	sim/frv/sem.c	8559;"	d	file:
FLD	sim/frv/sem.c	8579;"	d	file:
FLD	sim/frv/sem.c	8587;"	d	file:
FLD	sim/frv/sem.c	8607;"	d	file:
FLD	sim/frv/sem.c	860;"	d	file:
FLD	sim/frv/sem.c	8615;"	d	file:
FLD	sim/frv/sem.c	8635;"	d	file:
FLD	sim/frv/sem.c	8643;"	d	file:
FLD	sim/frv/sem.c	8663;"	d	file:
FLD	sim/frv/sem.c	8671;"	d	file:
FLD	sim/frv/sem.c	868;"	d	file:
FLD	sim/frv/sem.c	8691;"	d	file:
FLD	sim/frv/sem.c	8699;"	d	file:
FLD	sim/frv/sem.c	8719;"	d	file:
FLD	sim/frv/sem.c	8727;"	d	file:
FLD	sim/frv/sem.c	8747;"	d	file:
FLD	sim/frv/sem.c	8755;"	d	file:
FLD	sim/frv/sem.c	8775;"	d	file:
FLD	sim/frv/sem.c	8783;"	d	file:
FLD	sim/frv/sem.c	8803;"	d	file:
FLD	sim/frv/sem.c	8811;"	d	file:
FLD	sim/frv/sem.c	8851;"	d	file:
FLD	sim/frv/sem.c	8859;"	d	file:
FLD	sim/frv/sem.c	885;"	d	file:
FLD	sim/frv/sem.c	8875;"	d	file:
FLD	sim/frv/sem.c	8883;"	d	file:
FLD	sim/frv/sem.c	8892;"	d	file:
FLD	sim/frv/sem.c	8900;"	d	file:
FLD	sim/frv/sem.c	8920;"	d	file:
FLD	sim/frv/sem.c	8928;"	d	file:
FLD	sim/frv/sem.c	893;"	d	file:
FLD	sim/frv/sem.c	8948;"	d	file:
FLD	sim/frv/sem.c	8956;"	d	file:
FLD	sim/frv/sem.c	8976;"	d	file:
FLD	sim/frv/sem.c	8984;"	d	file:
FLD	sim/frv/sem.c	9004;"	d	file:
FLD	sim/frv/sem.c	9012;"	d	file:
FLD	sim/frv/sem.c	9032;"	d	file:
FLD	sim/frv/sem.c	9040;"	d	file:
FLD	sim/frv/sem.c	9060;"	d	file:
FLD	sim/frv/sem.c	9068;"	d	file:
FLD	sim/frv/sem.c	9088;"	d	file:
FLD	sim/frv/sem.c	9096;"	d	file:
FLD	sim/frv/sem.c	90;"	d	file:
FLD	sim/frv/sem.c	910;"	d	file:
FLD	sim/frv/sem.c	9116;"	d	file:
FLD	sim/frv/sem.c	9124;"	d	file:
FLD	sim/frv/sem.c	9144;"	d	file:
FLD	sim/frv/sem.c	9152;"	d	file:
FLD	sim/frv/sem.c	9172;"	d	file:
FLD	sim/frv/sem.c	9180;"	d	file:
FLD	sim/frv/sem.c	918;"	d	file:
FLD	sim/frv/sem.c	9200;"	d	file:
FLD	sim/frv/sem.c	9208;"	d	file:
FLD	sim/frv/sem.c	9228;"	d	file:
FLD	sim/frv/sem.c	9236;"	d	file:
FLD	sim/frv/sem.c	9256;"	d	file:
FLD	sim/frv/sem.c	9264;"	d	file:
FLD	sim/frv/sem.c	9284;"	d	file:
FLD	sim/frv/sem.c	9292;"	d	file:
FLD	sim/frv/sem.c	9308;"	d	file:
FLD	sim/frv/sem.c	9316;"	d	file:
FLD	sim/frv/sem.c	9325;"	d	file:
FLD	sim/frv/sem.c	9333;"	d	file:
FLD	sim/frv/sem.c	9353;"	d	file:
FLD	sim/frv/sem.c	935;"	d	file:
FLD	sim/frv/sem.c	9361;"	d	file:
FLD	sim/frv/sem.c	9381;"	d	file:
FLD	sim/frv/sem.c	9389;"	d	file:
FLD	sim/frv/sem.c	9409;"	d	file:
FLD	sim/frv/sem.c	9417;"	d	file:
FLD	sim/frv/sem.c	9437;"	d	file:
FLD	sim/frv/sem.c	943;"	d	file:
FLD	sim/frv/sem.c	9445;"	d	file:
FLD	sim/frv/sem.c	9465;"	d	file:
FLD	sim/frv/sem.c	9473;"	d	file:
FLD	sim/frv/sem.c	9493;"	d	file:
FLD	sim/frv/sem.c	9501;"	d	file:
FLD	sim/frv/sem.c	9521;"	d	file:
FLD	sim/frv/sem.c	9529;"	d	file:
FLD	sim/frv/sem.c	9549;"	d	file:
FLD	sim/frv/sem.c	9557;"	d	file:
FLD	sim/frv/sem.c	9577;"	d	file:
FLD	sim/frv/sem.c	9585;"	d	file:
FLD	sim/frv/sem.c	9605;"	d	file:
FLD	sim/frv/sem.c	9613;"	d	file:
FLD	sim/frv/sem.c	9633;"	d	file:
FLD	sim/frv/sem.c	9641;"	d	file:
FLD	sim/frv/sem.c	9661;"	d	file:
FLD	sim/frv/sem.c	9669;"	d	file:
FLD	sim/frv/sem.c	966;"	d	file:
FLD	sim/frv/sem.c	9689;"	d	file:
FLD	sim/frv/sem.c	9697;"	d	file:
FLD	sim/frv/sem.c	9717;"	d	file:
FLD	sim/frv/sem.c	9725;"	d	file:
FLD	sim/frv/sem.c	974;"	d	file:
FLD	sim/frv/sem.c	9765;"	d	file:
FLD	sim/frv/sem.c	9773;"	d	file:
FLD	sim/frv/sem.c	9794;"	d	file:
FLD	sim/frv/sem.c	9802;"	d	file:
FLD	sim/frv/sem.c	9844;"	d	file:
FLD	sim/frv/sem.c	9852;"	d	file:
FLD	sim/frv/sem.c	9894;"	d	file:
FLD	sim/frv/sem.c	98;"	d	file:
FLD	sim/frv/sem.c	9902;"	d	file:
FLD	sim/frv/sem.c	9944;"	d	file:
FLD	sim/frv/sem.c	9952;"	d	file:
FLD	sim/frv/sem.c	9994;"	d	file:
FLD	sim/iq2000/decode.c	1012;"	d	file:
FLD	sim/iq2000/decode.c	1020;"	d	file:
FLD	sim/iq2000/decode.c	1035;"	d	file:
FLD	sim/iq2000/decode.c	1043;"	d	file:
FLD	sim/iq2000/decode.c	1058;"	d	file:
FLD	sim/iq2000/decode.c	1066;"	d	file:
FLD	sim/iq2000/decode.c	1087;"	d	file:
FLD	sim/iq2000/decode.c	1095;"	d	file:
FLD	sim/iq2000/decode.c	1116;"	d	file:
FLD	sim/iq2000/decode.c	1124;"	d	file:
FLD	sim/iq2000/decode.c	1142;"	d	file:
FLD	sim/iq2000/decode.c	1150;"	d	file:
FLD	sim/iq2000/decode.c	1168;"	d	file:
FLD	sim/iq2000/decode.c	1176;"	d	file:
FLD	sim/iq2000/decode.c	1194;"	d	file:
FLD	sim/iq2000/decode.c	1202;"	d	file:
FLD	sim/iq2000/decode.c	1217;"	d	file:
FLD	sim/iq2000/decode.c	1225;"	d	file:
FLD	sim/iq2000/decode.c	1240;"	d	file:
FLD	sim/iq2000/decode.c	1248;"	d	file:
FLD	sim/iq2000/decode.c	1263;"	d	file:
FLD	sim/iq2000/decode.c	1271;"	d	file:
FLD	sim/iq2000/decode.c	1283;"	d	file:
FLD	sim/iq2000/decode.c	1291;"	d	file:
FLD	sim/iq2000/decode.c	1306;"	d	file:
FLD	sim/iq2000/decode.c	1314;"	d	file:
FLD	sim/iq2000/decode.c	1329;"	d	file:
FLD	sim/iq2000/decode.c	1337;"	d	file:
FLD	sim/iq2000/decode.c	1352;"	d	file:
FLD	sim/iq2000/decode.c	1360;"	d	file:
FLD	sim/iq2000/decode.c	1375;"	d	file:
FLD	sim/iq2000/decode.c	1382;"	d	file:
FLD	sim/iq2000/decode.c	1394;"	d	file:
FLD	sim/iq2000/decode.c	1401;"	d	file:
FLD	sim/iq2000/decode.c	1407;"	d	file:
FLD	sim/iq2000/decode.c	1415;"	d	file:
FLD	sim/iq2000/decode.c	1430;"	d	file:
FLD	sim/iq2000/decode.c	1438;"	d	file:
FLD	sim/iq2000/decode.c	1456;"	d	file:
FLD	sim/iq2000/decode.c	1463;"	d	file:
FLD	sim/iq2000/decode.c	1469;"	d	file:
FLD	sim/iq2000/decode.c	1477;"	d	file:
FLD	sim/iq2000/decode.c	1492;"	d	file:
FLD	sim/iq2000/decode.c	1500;"	d	file:
FLD	sim/iq2000/decode.c	1515;"	d	file:
FLD	sim/iq2000/decode.c	1523;"	d	file:
FLD	sim/iq2000/decode.c	1538;"	d	file:
FLD	sim/iq2000/decode.c	1546;"	d	file:
FLD	sim/iq2000/decode.c	1561;"	d	file:
FLD	sim/iq2000/decode.c	882;"	d	file:
FLD	sim/iq2000/decode.c	888;"	d	file:
FLD	sim/iq2000/decode.c	896;"	d	file:
FLD	sim/iq2000/decode.c	911;"	d	file:
FLD	sim/iq2000/decode.c	919;"	d	file:
FLD	sim/iq2000/decode.c	934;"	d	file:
FLD	sim/iq2000/decode.c	942;"	d	file:
FLD	sim/iq2000/decode.c	963;"	d	file:
FLD	sim/iq2000/decode.c	971;"	d	file:
FLD	sim/iq2000/decode.c	986;"	d	file:
FLD	sim/iq2000/decode.c	994;"	d	file:
FLD	sim/iq2000/model.c	1009;"	d	file:
FLD	sim/iq2000/model.c	1015;"	d	file:
FLD	sim/iq2000/model.c	1025;"	d	file:
FLD	sim/iq2000/model.c	1031;"	d	file:
FLD	sim/iq2000/model.c	103;"	d	file:
FLD	sim/iq2000/model.c	1041;"	d	file:
FLD	sim/iq2000/model.c	1047;"	d	file:
FLD	sim/iq2000/model.c	1057;"	d	file:
FLD	sim/iq2000/model.c	1063;"	d	file:
FLD	sim/iq2000/model.c	1073;"	d	file:
FLD	sim/iq2000/model.c	1079;"	d	file:
FLD	sim/iq2000/model.c	1089;"	d	file:
FLD	sim/iq2000/model.c	1095;"	d	file:
FLD	sim/iq2000/model.c	1105;"	d	file:
FLD	sim/iq2000/model.c	1111;"	d	file:
FLD	sim/iq2000/model.c	1121;"	d	file:
FLD	sim/iq2000/model.c	1127;"	d	file:
FLD	sim/iq2000/model.c	1137;"	d	file:
FLD	sim/iq2000/model.c	113;"	d	file:
FLD	sim/iq2000/model.c	1143;"	d	file:
FLD	sim/iq2000/model.c	1153;"	d	file:
FLD	sim/iq2000/model.c	1159;"	d	file:
FLD	sim/iq2000/model.c	1169;"	d	file:
FLD	sim/iq2000/model.c	1175;"	d	file:
FLD	sim/iq2000/model.c	1185;"	d	file:
FLD	sim/iq2000/model.c	1191;"	d	file:
FLD	sim/iq2000/model.c	119;"	d	file:
FLD	sim/iq2000/model.c	1201;"	d	file:
FLD	sim/iq2000/model.c	1207;"	d	file:
FLD	sim/iq2000/model.c	1217;"	d	file:
FLD	sim/iq2000/model.c	1223;"	d	file:
FLD	sim/iq2000/model.c	1233;"	d	file:
FLD	sim/iq2000/model.c	1239;"	d	file:
FLD	sim/iq2000/model.c	1249;"	d	file:
FLD	sim/iq2000/model.c	1255;"	d	file:
FLD	sim/iq2000/model.c	1265;"	d	file:
FLD	sim/iq2000/model.c	1271;"	d	file:
FLD	sim/iq2000/model.c	1281;"	d	file:
FLD	sim/iq2000/model.c	1287;"	d	file:
FLD	sim/iq2000/model.c	1297;"	d	file:
FLD	sim/iq2000/model.c	129;"	d	file:
FLD	sim/iq2000/model.c	1303;"	d	file:
FLD	sim/iq2000/model.c	1313;"	d	file:
FLD	sim/iq2000/model.c	1319;"	d	file:
FLD	sim/iq2000/model.c	1329;"	d	file:
FLD	sim/iq2000/model.c	1335;"	d	file:
FLD	sim/iq2000/model.c	1345;"	d	file:
FLD	sim/iq2000/model.c	1351;"	d	file:
FLD	sim/iq2000/model.c	135;"	d	file:
FLD	sim/iq2000/model.c	1361;"	d	file:
FLD	sim/iq2000/model.c	1367;"	d	file:
FLD	sim/iq2000/model.c	1377;"	d	file:
FLD	sim/iq2000/model.c	1383;"	d	file:
FLD	sim/iq2000/model.c	1393;"	d	file:
FLD	sim/iq2000/model.c	1399;"	d	file:
FLD	sim/iq2000/model.c	1409;"	d	file:
FLD	sim/iq2000/model.c	1415;"	d	file:
FLD	sim/iq2000/model.c	1425;"	d	file:
FLD	sim/iq2000/model.c	1431;"	d	file:
FLD	sim/iq2000/model.c	1441;"	d	file:
FLD	sim/iq2000/model.c	1447;"	d	file:
FLD	sim/iq2000/model.c	1457;"	d	file:
FLD	sim/iq2000/model.c	145;"	d	file:
FLD	sim/iq2000/model.c	1463;"	d	file:
FLD	sim/iq2000/model.c	1473;"	d	file:
FLD	sim/iq2000/model.c	1479;"	d	file:
FLD	sim/iq2000/model.c	1489;"	d	file:
FLD	sim/iq2000/model.c	1495;"	d	file:
FLD	sim/iq2000/model.c	1505;"	d	file:
FLD	sim/iq2000/model.c	1511;"	d	file:
FLD	sim/iq2000/model.c	151;"	d	file:
FLD	sim/iq2000/model.c	1521;"	d	file:
FLD	sim/iq2000/model.c	1527;"	d	file:
FLD	sim/iq2000/model.c	1537;"	d	file:
FLD	sim/iq2000/model.c	1543;"	d	file:
FLD	sim/iq2000/model.c	1553;"	d	file:
FLD	sim/iq2000/model.c	1559;"	d	file:
FLD	sim/iq2000/model.c	1569;"	d	file:
FLD	sim/iq2000/model.c	1575;"	d	file:
FLD	sim/iq2000/model.c	1585;"	d	file:
FLD	sim/iq2000/model.c	1591;"	d	file:
FLD	sim/iq2000/model.c	1601;"	d	file:
FLD	sim/iq2000/model.c	1607;"	d	file:
FLD	sim/iq2000/model.c	1617;"	d	file:
FLD	sim/iq2000/model.c	161;"	d	file:
FLD	sim/iq2000/model.c	1623;"	d	file:
FLD	sim/iq2000/model.c	1633;"	d	file:
FLD	sim/iq2000/model.c	1639;"	d	file:
FLD	sim/iq2000/model.c	1649;"	d	file:
FLD	sim/iq2000/model.c	1655;"	d	file:
FLD	sim/iq2000/model.c	1665;"	d	file:
FLD	sim/iq2000/model.c	1671;"	d	file:
FLD	sim/iq2000/model.c	167;"	d	file:
FLD	sim/iq2000/model.c	1681;"	d	file:
FLD	sim/iq2000/model.c	1687;"	d	file:
FLD	sim/iq2000/model.c	1697;"	d	file:
FLD	sim/iq2000/model.c	1703;"	d	file:
FLD	sim/iq2000/model.c	1713;"	d	file:
FLD	sim/iq2000/model.c	1719;"	d	file:
FLD	sim/iq2000/model.c	1729;"	d	file:
FLD	sim/iq2000/model.c	1735;"	d	file:
FLD	sim/iq2000/model.c	1745;"	d	file:
FLD	sim/iq2000/model.c	1751;"	d	file:
FLD	sim/iq2000/model.c	1761;"	d	file:
FLD	sim/iq2000/model.c	1767;"	d	file:
FLD	sim/iq2000/model.c	1777;"	d	file:
FLD	sim/iq2000/model.c	177;"	d	file:
FLD	sim/iq2000/model.c	1783;"	d	file:
FLD	sim/iq2000/model.c	1793;"	d	file:
FLD	sim/iq2000/model.c	1799;"	d	file:
FLD	sim/iq2000/model.c	1809;"	d	file:
FLD	sim/iq2000/model.c	1815;"	d	file:
FLD	sim/iq2000/model.c	1825;"	d	file:
FLD	sim/iq2000/model.c	1831;"	d	file:
FLD	sim/iq2000/model.c	183;"	d	file:
FLD	sim/iq2000/model.c	1841;"	d	file:
FLD	sim/iq2000/model.c	1847;"	d	file:
FLD	sim/iq2000/model.c	1857;"	d	file:
FLD	sim/iq2000/model.c	1863;"	d	file:
FLD	sim/iq2000/model.c	1873;"	d	file:
FLD	sim/iq2000/model.c	1879;"	d	file:
FLD	sim/iq2000/model.c	1889;"	d	file:
FLD	sim/iq2000/model.c	1895;"	d	file:
FLD	sim/iq2000/model.c	1905;"	d	file:
FLD	sim/iq2000/model.c	1911;"	d	file:
FLD	sim/iq2000/model.c	1921;"	d	file:
FLD	sim/iq2000/model.c	1927;"	d	file:
FLD	sim/iq2000/model.c	1937;"	d	file:
FLD	sim/iq2000/model.c	193;"	d	file:
FLD	sim/iq2000/model.c	1943;"	d	file:
FLD	sim/iq2000/model.c	1953;"	d	file:
FLD	sim/iq2000/model.c	1959;"	d	file:
FLD	sim/iq2000/model.c	1969;"	d	file:
FLD	sim/iq2000/model.c	1975;"	d	file:
FLD	sim/iq2000/model.c	1985;"	d	file:
FLD	sim/iq2000/model.c	1991;"	d	file:
FLD	sim/iq2000/model.c	199;"	d	file:
FLD	sim/iq2000/model.c	2001;"	d	file:
FLD	sim/iq2000/model.c	2007;"	d	file:
FLD	sim/iq2000/model.c	2017;"	d	file:
FLD	sim/iq2000/model.c	2023;"	d	file:
FLD	sim/iq2000/model.c	2033;"	d	file:
FLD	sim/iq2000/model.c	2039;"	d	file:
FLD	sim/iq2000/model.c	2049;"	d	file:
FLD	sim/iq2000/model.c	2055;"	d	file:
FLD	sim/iq2000/model.c	2065;"	d	file:
FLD	sim/iq2000/model.c	2071;"	d	file:
FLD	sim/iq2000/model.c	2081;"	d	file:
FLD	sim/iq2000/model.c	2087;"	d	file:
FLD	sim/iq2000/model.c	2097;"	d	file:
FLD	sim/iq2000/model.c	209;"	d	file:
FLD	sim/iq2000/model.c	2103;"	d	file:
FLD	sim/iq2000/model.c	2113;"	d	file:
FLD	sim/iq2000/model.c	2119;"	d	file:
FLD	sim/iq2000/model.c	2129;"	d	file:
FLD	sim/iq2000/model.c	2135;"	d	file:
FLD	sim/iq2000/model.c	2145;"	d	file:
FLD	sim/iq2000/model.c	2151;"	d	file:
FLD	sim/iq2000/model.c	215;"	d	file:
FLD	sim/iq2000/model.c	2161;"	d	file:
FLD	sim/iq2000/model.c	2167;"	d	file:
FLD	sim/iq2000/model.c	2177;"	d	file:
FLD	sim/iq2000/model.c	2183;"	d	file:
FLD	sim/iq2000/model.c	2193;"	d	file:
FLD	sim/iq2000/model.c	2199;"	d	file:
FLD	sim/iq2000/model.c	2209;"	d	file:
FLD	sim/iq2000/model.c	2215;"	d	file:
FLD	sim/iq2000/model.c	2225;"	d	file:
FLD	sim/iq2000/model.c	2231;"	d	file:
FLD	sim/iq2000/model.c	2241;"	d	file:
FLD	sim/iq2000/model.c	2247;"	d	file:
FLD	sim/iq2000/model.c	2257;"	d	file:
FLD	sim/iq2000/model.c	225;"	d	file:
FLD	sim/iq2000/model.c	2263;"	d	file:
FLD	sim/iq2000/model.c	2273;"	d	file:
FLD	sim/iq2000/model.c	2279;"	d	file:
FLD	sim/iq2000/model.c	2289;"	d	file:
FLD	sim/iq2000/model.c	2295;"	d	file:
FLD	sim/iq2000/model.c	2305;"	d	file:
FLD	sim/iq2000/model.c	2311;"	d	file:
FLD	sim/iq2000/model.c	231;"	d	file:
FLD	sim/iq2000/model.c	2321;"	d	file:
FLD	sim/iq2000/model.c	2327;"	d	file:
FLD	sim/iq2000/model.c	2337;"	d	file:
FLD	sim/iq2000/model.c	241;"	d	file:
FLD	sim/iq2000/model.c	247;"	d	file:
FLD	sim/iq2000/model.c	257;"	d	file:
FLD	sim/iq2000/model.c	263;"	d	file:
FLD	sim/iq2000/model.c	273;"	d	file:
FLD	sim/iq2000/model.c	279;"	d	file:
FLD	sim/iq2000/model.c	289;"	d	file:
FLD	sim/iq2000/model.c	295;"	d	file:
FLD	sim/iq2000/model.c	305;"	d	file:
FLD	sim/iq2000/model.c	311;"	d	file:
FLD	sim/iq2000/model.c	321;"	d	file:
FLD	sim/iq2000/model.c	327;"	d	file:
FLD	sim/iq2000/model.c	337;"	d	file:
FLD	sim/iq2000/model.c	343;"	d	file:
FLD	sim/iq2000/model.c	353;"	d	file:
FLD	sim/iq2000/model.c	359;"	d	file:
FLD	sim/iq2000/model.c	369;"	d	file:
FLD	sim/iq2000/model.c	375;"	d	file:
FLD	sim/iq2000/model.c	385;"	d	file:
FLD	sim/iq2000/model.c	391;"	d	file:
FLD	sim/iq2000/model.c	39;"	d	file:
FLD	sim/iq2000/model.c	401;"	d	file:
FLD	sim/iq2000/model.c	407;"	d	file:
FLD	sim/iq2000/model.c	417;"	d	file:
FLD	sim/iq2000/model.c	423;"	d	file:
FLD	sim/iq2000/model.c	433;"	d	file:
FLD	sim/iq2000/model.c	439;"	d	file:
FLD	sim/iq2000/model.c	449;"	d	file:
FLD	sim/iq2000/model.c	455;"	d	file:
FLD	sim/iq2000/model.c	465;"	d	file:
FLD	sim/iq2000/model.c	471;"	d	file:
FLD	sim/iq2000/model.c	481;"	d	file:
FLD	sim/iq2000/model.c	487;"	d	file:
FLD	sim/iq2000/model.c	497;"	d	file:
FLD	sim/iq2000/model.c	49;"	d	file:
FLD	sim/iq2000/model.c	503;"	d	file:
FLD	sim/iq2000/model.c	513;"	d	file:
FLD	sim/iq2000/model.c	519;"	d	file:
FLD	sim/iq2000/model.c	529;"	d	file:
FLD	sim/iq2000/model.c	535;"	d	file:
FLD	sim/iq2000/model.c	545;"	d	file:
FLD	sim/iq2000/model.c	551;"	d	file:
FLD	sim/iq2000/model.c	55;"	d	file:
FLD	sim/iq2000/model.c	561;"	d	file:
FLD	sim/iq2000/model.c	567;"	d	file:
FLD	sim/iq2000/model.c	577;"	d	file:
FLD	sim/iq2000/model.c	583;"	d	file:
FLD	sim/iq2000/model.c	593;"	d	file:
FLD	sim/iq2000/model.c	599;"	d	file:
FLD	sim/iq2000/model.c	609;"	d	file:
FLD	sim/iq2000/model.c	615;"	d	file:
FLD	sim/iq2000/model.c	625;"	d	file:
FLD	sim/iq2000/model.c	631;"	d	file:
FLD	sim/iq2000/model.c	641;"	d	file:
FLD	sim/iq2000/model.c	647;"	d	file:
FLD	sim/iq2000/model.c	657;"	d	file:
FLD	sim/iq2000/model.c	65;"	d	file:
FLD	sim/iq2000/model.c	663;"	d	file:
FLD	sim/iq2000/model.c	673;"	d	file:
FLD	sim/iq2000/model.c	679;"	d	file:
FLD	sim/iq2000/model.c	689;"	d	file:
FLD	sim/iq2000/model.c	695;"	d	file:
FLD	sim/iq2000/model.c	705;"	d	file:
FLD	sim/iq2000/model.c	711;"	d	file:
FLD	sim/iq2000/model.c	71;"	d	file:
FLD	sim/iq2000/model.c	721;"	d	file:
FLD	sim/iq2000/model.c	727;"	d	file:
FLD	sim/iq2000/model.c	737;"	d	file:
FLD	sim/iq2000/model.c	743;"	d	file:
FLD	sim/iq2000/model.c	753;"	d	file:
FLD	sim/iq2000/model.c	759;"	d	file:
FLD	sim/iq2000/model.c	769;"	d	file:
FLD	sim/iq2000/model.c	775;"	d	file:
FLD	sim/iq2000/model.c	785;"	d	file:
FLD	sim/iq2000/model.c	791;"	d	file:
FLD	sim/iq2000/model.c	801;"	d	file:
FLD	sim/iq2000/model.c	807;"	d	file:
FLD	sim/iq2000/model.c	817;"	d	file:
FLD	sim/iq2000/model.c	81;"	d	file:
FLD	sim/iq2000/model.c	823;"	d	file:
FLD	sim/iq2000/model.c	833;"	d	file:
FLD	sim/iq2000/model.c	839;"	d	file:
FLD	sim/iq2000/model.c	849;"	d	file:
FLD	sim/iq2000/model.c	855;"	d	file:
FLD	sim/iq2000/model.c	865;"	d	file:
FLD	sim/iq2000/model.c	871;"	d	file:
FLD	sim/iq2000/model.c	87;"	d	file:
FLD	sim/iq2000/model.c	881;"	d	file:
FLD	sim/iq2000/model.c	887;"	d	file:
FLD	sim/iq2000/model.c	897;"	d	file:
FLD	sim/iq2000/model.c	903;"	d	file:
FLD	sim/iq2000/model.c	913;"	d	file:
FLD	sim/iq2000/model.c	919;"	d	file:
FLD	sim/iq2000/model.c	929;"	d	file:
FLD	sim/iq2000/model.c	935;"	d	file:
FLD	sim/iq2000/model.c	945;"	d	file:
FLD	sim/iq2000/model.c	951;"	d	file:
FLD	sim/iq2000/model.c	961;"	d	file:
FLD	sim/iq2000/model.c	967;"	d	file:
FLD	sim/iq2000/model.c	977;"	d	file:
FLD	sim/iq2000/model.c	97;"	d	file:
FLD	sim/iq2000/model.c	983;"	d	file:
FLD	sim/iq2000/model.c	993;"	d	file:
FLD	sim/iq2000/model.c	999;"	d	file:
FLD	sim/iq2000/sem-switch.c	1000;"	d	file:
FLD	sim/iq2000/sem-switch.c	1008;"	d	file:
FLD	sim/iq2000/sem-switch.c	1027;"	d	file:
FLD	sim/iq2000/sem-switch.c	1035;"	d	file:
FLD	sim/iq2000/sem-switch.c	1054;"	d	file:
FLD	sim/iq2000/sem-switch.c	1062;"	d	file:
FLD	sim/iq2000/sem-switch.c	1081;"	d	file:
FLD	sim/iq2000/sem-switch.c	1089;"	d	file:
FLD	sim/iq2000/sem-switch.c	1108;"	d	file:
FLD	sim/iq2000/sem-switch.c	1116;"	d	file:
FLD	sim/iq2000/sem-switch.c	1138;"	d	file:
FLD	sim/iq2000/sem-switch.c	1146;"	d	file:
FLD	sim/iq2000/sem-switch.c	1165;"	d	file:
FLD	sim/iq2000/sem-switch.c	1173;"	d	file:
FLD	sim/iq2000/sem-switch.c	1200;"	d	file:
FLD	sim/iq2000/sem-switch.c	1208;"	d	file:
FLD	sim/iq2000/sem-switch.c	1238;"	d	file:
FLD	sim/iq2000/sem-switch.c	1246;"	d	file:
FLD	sim/iq2000/sem-switch.c	1268;"	d	file:
FLD	sim/iq2000/sem-switch.c	1276;"	d	file:
FLD	sim/iq2000/sem-switch.c	1295;"	d	file:
FLD	sim/iq2000/sem-switch.c	1303;"	d	file:
FLD	sim/iq2000/sem-switch.c	1325;"	d	file:
FLD	sim/iq2000/sem-switch.c	1333;"	d	file:
FLD	sim/iq2000/sem-switch.c	1360;"	d	file:
FLD	sim/iq2000/sem-switch.c	1368;"	d	file:
FLD	sim/iq2000/sem-switch.c	1398;"	d	file:
FLD	sim/iq2000/sem-switch.c	1406;"	d	file:
FLD	sim/iq2000/sem-switch.c	1425;"	d	file:
FLD	sim/iq2000/sem-switch.c	1433;"	d	file:
FLD	sim/iq2000/sem-switch.c	1452;"	d	file:
FLD	sim/iq2000/sem-switch.c	1460;"	d	file:
FLD	sim/iq2000/sem-switch.c	1479;"	d	file:
FLD	sim/iq2000/sem-switch.c	1487;"	d	file:
FLD	sim/iq2000/sem-switch.c	1506;"	d	file:
FLD	sim/iq2000/sem-switch.c	1514;"	d	file:
FLD	sim/iq2000/sem-switch.c	1533;"	d	file:
FLD	sim/iq2000/sem-switch.c	1541;"	d	file:
FLD	sim/iq2000/sem-switch.c	1563;"	d	file:
FLD	sim/iq2000/sem-switch.c	1571;"	d	file:
FLD	sim/iq2000/sem-switch.c	1593;"	d	file:
FLD	sim/iq2000/sem-switch.c	1601;"	d	file:
FLD	sim/iq2000/sem-switch.c	1616;"	d	file:
FLD	sim/iq2000/sem-switch.c	1624;"	d	file:
FLD	sim/iq2000/sem-switch.c	1635;"	d	file:
FLD	sim/iq2000/sem-switch.c	1643;"	d	file:
FLD	sim/iq2000/sem-switch.c	1654;"	d	file:
FLD	sim/iq2000/sem-switch.c	1662;"	d	file:
FLD	sim/iq2000/sem-switch.c	1673;"	d	file:
FLD	sim/iq2000/sem-switch.c	1681;"	d	file:
FLD	sim/iq2000/sem-switch.c	1692;"	d	file:
FLD	sim/iq2000/sem-switch.c	1700;"	d	file:
FLD	sim/iq2000/sem-switch.c	1711;"	d	file:
FLD	sim/iq2000/sem-switch.c	1719;"	d	file:
FLD	sim/iq2000/sem-switch.c	1730;"	d	file:
FLD	sim/iq2000/sem-switch.c	1738;"	d	file:
FLD	sim/iq2000/sem-switch.c	1749;"	d	file:
FLD	sim/iq2000/sem-switch.c	1757;"	d	file:
FLD	sim/iq2000/sem-switch.c	1768;"	d	file:
FLD	sim/iq2000/sem-switch.c	1776;"	d	file:
FLD	sim/iq2000/sem-switch.c	1787;"	d	file:
FLD	sim/iq2000/sem-switch.c	1795;"	d	file:
FLD	sim/iq2000/sem-switch.c	1802;"	d	file:
FLD	sim/iq2000/sem-switch.c	1810;"	d	file:
FLD	sim/iq2000/sem-switch.c	1817;"	d	file:
FLD	sim/iq2000/sem-switch.c	1825;"	d	file:
FLD	sim/iq2000/sem-switch.c	1836;"	d	file:
FLD	sim/iq2000/sem-switch.c	1844;"	d	file:
FLD	sim/iq2000/sem-switch.c	1855;"	d	file:
FLD	sim/iq2000/sem-switch.c	1863;"	d	file:
FLD	sim/iq2000/sem-switch.c	1882;"	d	file:
FLD	sim/iq2000/sem-switch.c	1890;"	d	file:
FLD	sim/iq2000/sem-switch.c	1912;"	d	file:
FLD	sim/iq2000/sem-switch.c	1920;"	d	file:
FLD	sim/iq2000/sem-switch.c	1939;"	d	file:
FLD	sim/iq2000/sem-switch.c	1947;"	d	file:
FLD	sim/iq2000/sem-switch.c	1969;"	d	file:
FLD	sim/iq2000/sem-switch.c	1977;"	d	file:
FLD	sim/iq2000/sem-switch.c	2011;"	d	file:
FLD	sim/iq2000/sem-switch.c	2019;"	d	file:
FLD	sim/iq2000/sem-switch.c	2028;"	d	file:
FLD	sim/iq2000/sem-switch.c	2036;"	d	file:
FLD	sim/iq2000/sem-switch.c	2045;"	d	file:
FLD	sim/iq2000/sem-switch.c	2053;"	d	file:
FLD	sim/iq2000/sem-switch.c	2062;"	d	file:
FLD	sim/iq2000/sem-switch.c	2070;"	d	file:
FLD	sim/iq2000/sem-switch.c	2079;"	d	file:
FLD	sim/iq2000/sem-switch.c	2087;"	d	file:
FLD	sim/iq2000/sem-switch.c	2096;"	d	file:
FLD	sim/iq2000/sem-switch.c	2104;"	d	file:
FLD	sim/iq2000/sem-switch.c	2113;"	d	file:
FLD	sim/iq2000/sem-switch.c	2121;"	d	file:
FLD	sim/iq2000/sem-switch.c	2130;"	d	file:
FLD	sim/iq2000/sem-switch.c	2138;"	d	file:
FLD	sim/iq2000/sem-switch.c	2147;"	d	file:
FLD	sim/iq2000/sem-switch.c	2155;"	d	file:
FLD	sim/iq2000/sem-switch.c	2164;"	d	file:
FLD	sim/iq2000/sem-switch.c	2172;"	d	file:
FLD	sim/iq2000/sem-switch.c	2179;"	d	file:
FLD	sim/iq2000/sem-switch.c	2187;"	d	file:
FLD	sim/iq2000/sem-switch.c	2194;"	d	file:
FLD	sim/iq2000/sem-switch.c	2202;"	d	file:
FLD	sim/iq2000/sem-switch.c	2209;"	d	file:
FLD	sim/iq2000/sem-switch.c	2217;"	d	file:
FLD	sim/iq2000/sem-switch.c	2224;"	d	file:
FLD	sim/iq2000/sem-switch.c	2232;"	d	file:
FLD	sim/iq2000/sem-switch.c	2239;"	d	file:
FLD	sim/iq2000/sem-switch.c	2247;"	d	file:
FLD	sim/iq2000/sem-switch.c	2254;"	d	file:
FLD	sim/iq2000/sem-switch.c	2262;"	d	file:
FLD	sim/iq2000/sem-switch.c	2269;"	d	file:
FLD	sim/iq2000/sem-switch.c	2277;"	d	file:
FLD	sim/iq2000/sem-switch.c	2284;"	d	file:
FLD	sim/iq2000/sem-switch.c	2292;"	d	file:
FLD	sim/iq2000/sem-switch.c	2299;"	d	file:
FLD	sim/iq2000/sem-switch.c	2307;"	d	file:
FLD	sim/iq2000/sem-switch.c	2316;"	d	file:
FLD	sim/iq2000/sem-switch.c	2324;"	d	file:
FLD	sim/iq2000/sem-switch.c	2331;"	d	file:
FLD	sim/iq2000/sem-switch.c	2339;"	d	file:
FLD	sim/iq2000/sem-switch.c	2346;"	d	file:
FLD	sim/iq2000/sem-switch.c	2354;"	d	file:
FLD	sim/iq2000/sem-switch.c	2361;"	d	file:
FLD	sim/iq2000/sem-switch.c	2369;"	d	file:
FLD	sim/iq2000/sem-switch.c	2376;"	d	file:
FLD	sim/iq2000/sem-switch.c	2384;"	d	file:
FLD	sim/iq2000/sem-switch.c	2391;"	d	file:
FLD	sim/iq2000/sem-switch.c	2399;"	d	file:
FLD	sim/iq2000/sem-switch.c	2406;"	d	file:
FLD	sim/iq2000/sem-switch.c	2414;"	d	file:
FLD	sim/iq2000/sem-switch.c	2421;"	d	file:
FLD	sim/iq2000/sem-switch.c	2429;"	d	file:
FLD	sim/iq2000/sem-switch.c	2436;"	d	file:
FLD	sim/iq2000/sem-switch.c	2444;"	d	file:
FLD	sim/iq2000/sem-switch.c	2451;"	d	file:
FLD	sim/iq2000/sem-switch.c	2459;"	d	file:
FLD	sim/iq2000/sem-switch.c	245;"	d	file:
FLD	sim/iq2000/sem-switch.c	2466;"	d	file:
FLD	sim/iq2000/sem-switch.c	2474;"	d	file:
FLD	sim/iq2000/sem-switch.c	2481;"	d	file:
FLD	sim/iq2000/sem-switch.c	2489;"	d	file:
FLD	sim/iq2000/sem-switch.c	2496;"	d	file:
FLD	sim/iq2000/sem-switch.c	2504;"	d	file:
FLD	sim/iq2000/sem-switch.c	2511;"	d	file:
FLD	sim/iq2000/sem-switch.c	2519;"	d	file:
FLD	sim/iq2000/sem-switch.c	2526;"	d	file:
FLD	sim/iq2000/sem-switch.c	2534;"	d	file:
FLD	sim/iq2000/sem-switch.c	2541;"	d	file:
FLD	sim/iq2000/sem-switch.c	2549;"	d	file:
FLD	sim/iq2000/sem-switch.c	2556;"	d	file:
FLD	sim/iq2000/sem-switch.c	2564;"	d	file:
FLD	sim/iq2000/sem-switch.c	2571;"	d	file:
FLD	sim/iq2000/sem-switch.c	2579;"	d	file:
FLD	sim/iq2000/sem-switch.c	2586;"	d	file:
FLD	sim/iq2000/sem-switch.c	2594;"	d	file:
FLD	sim/iq2000/sem-switch.c	2601;"	d	file:
FLD	sim/iq2000/sem-switch.c	2609;"	d	file:
FLD	sim/iq2000/sem-switch.c	2616;"	d	file:
FLD	sim/iq2000/sem-switch.c	2624;"	d	file:
FLD	sim/iq2000/sem-switch.c	262;"	d	file:
FLD	sim/iq2000/sem-switch.c	2631;"	d	file:
FLD	sim/iq2000/sem-switch.c	2639;"	d	file:
FLD	sim/iq2000/sem-switch.c	2646;"	d	file:
FLD	sim/iq2000/sem-switch.c	2654;"	d	file:
FLD	sim/iq2000/sem-switch.c	2661;"	d	file:
FLD	sim/iq2000/sem-switch.c	2669;"	d	file:
FLD	sim/iq2000/sem-switch.c	2676;"	d	file:
FLD	sim/iq2000/sem-switch.c	2684;"	d	file:
FLD	sim/iq2000/sem-switch.c	2691;"	d	file:
FLD	sim/iq2000/sem-switch.c	2699;"	d	file:
FLD	sim/iq2000/sem-switch.c	2706;"	d	file:
FLD	sim/iq2000/sem-switch.c	270;"	d	file:
FLD	sim/iq2000/sem-switch.c	2714;"	d	file:
FLD	sim/iq2000/sem-switch.c	2721;"	d	file:
FLD	sim/iq2000/sem-switch.c	2729;"	d	file:
FLD	sim/iq2000/sem-switch.c	2736;"	d	file:
FLD	sim/iq2000/sem-switch.c	2744;"	d	file:
FLD	sim/iq2000/sem-switch.c	2751;"	d	file:
FLD	sim/iq2000/sem-switch.c	2759;"	d	file:
FLD	sim/iq2000/sem-switch.c	2766;"	d	file:
FLD	sim/iq2000/sem-switch.c	2774;"	d	file:
FLD	sim/iq2000/sem-switch.c	2781;"	d	file:
FLD	sim/iq2000/sem-switch.c	2789;"	d	file:
FLD	sim/iq2000/sem-switch.c	2796;"	d	file:
FLD	sim/iq2000/sem-switch.c	2804;"	d	file:
FLD	sim/iq2000/sem-switch.c	2811;"	d	file:
FLD	sim/iq2000/sem-switch.c	2819;"	d	file:
FLD	sim/iq2000/sem-switch.c	281;"	d	file:
FLD	sim/iq2000/sem-switch.c	2826;"	d	file:
FLD	sim/iq2000/sem-switch.c	2834;"	d	file:
FLD	sim/iq2000/sem-switch.c	2841;"	d	file:
FLD	sim/iq2000/sem-switch.c	2849;"	d	file:
FLD	sim/iq2000/sem-switch.c	2856;"	d	file:
FLD	sim/iq2000/sem-switch.c	2864;"	d	file:
FLD	sim/iq2000/sem-switch.c	2871;"	d	file:
FLD	sim/iq2000/sem-switch.c	2879;"	d	file:
FLD	sim/iq2000/sem-switch.c	2886;"	d	file:
FLD	sim/iq2000/sem-switch.c	2894;"	d	file:
FLD	sim/iq2000/sem-switch.c	289;"	d	file:
FLD	sim/iq2000/sem-switch.c	2901;"	d	file:
FLD	sim/iq2000/sem-switch.c	2909;"	d	file:
FLD	sim/iq2000/sem-switch.c	2916;"	d	file:
FLD	sim/iq2000/sem-switch.c	2924;"	d	file:
FLD	sim/iq2000/sem-switch.c	2931;"	d	file:
FLD	sim/iq2000/sem-switch.c	2939;"	d	file:
FLD	sim/iq2000/sem-switch.c	2946;"	d	file:
FLD	sim/iq2000/sem-switch.c	2954;"	d	file:
FLD	sim/iq2000/sem-switch.c	2961;"	d	file:
FLD	sim/iq2000/sem-switch.c	2969;"	d	file:
FLD	sim/iq2000/sem-switch.c	2976;"	d	file:
FLD	sim/iq2000/sem-switch.c	2984;"	d	file:
FLD	sim/iq2000/sem-switch.c	2991;"	d	file:
FLD	sim/iq2000/sem-switch.c	2999;"	d	file:
FLD	sim/iq2000/sem-switch.c	3006;"	d	file:
FLD	sim/iq2000/sem-switch.c	300;"	d	file:
FLD	sim/iq2000/sem-switch.c	3014;"	d	file:
FLD	sim/iq2000/sem-switch.c	3021;"	d	file:
FLD	sim/iq2000/sem-switch.c	3029;"	d	file:
FLD	sim/iq2000/sem-switch.c	3036;"	d	file:
FLD	sim/iq2000/sem-switch.c	3044;"	d	file:
FLD	sim/iq2000/sem-switch.c	3051;"	d	file:
FLD	sim/iq2000/sem-switch.c	3059;"	d	file:
FLD	sim/iq2000/sem-switch.c	3066;"	d	file:
FLD	sim/iq2000/sem-switch.c	3074;"	d	file:
FLD	sim/iq2000/sem-switch.c	3081;"	d	file:
FLD	sim/iq2000/sem-switch.c	3089;"	d	file:
FLD	sim/iq2000/sem-switch.c	308;"	d	file:
FLD	sim/iq2000/sem-switch.c	3096;"	d	file:
FLD	sim/iq2000/sem-switch.c	3104;"	d	file:
FLD	sim/iq2000/sem-switch.c	3124;"	d	file:
FLD	sim/iq2000/sem-switch.c	3132;"	d	file:
FLD	sim/iq2000/sem-switch.c	3152;"	d	file:
FLD	sim/iq2000/sem-switch.c	3160;"	d	file:
FLD	sim/iq2000/sem-switch.c	3175;"	d	file:
FLD	sim/iq2000/sem-switch.c	3183;"	d	file:
FLD	sim/iq2000/sem-switch.c	3205;"	d	file:
FLD	sim/iq2000/sem-switch.c	3213;"	d	file:
FLD	sim/iq2000/sem-switch.c	3248;"	d	file:
FLD	sim/iq2000/sem-switch.c	328;"	d	file:
FLD	sim/iq2000/sem-switch.c	336;"	d	file:
FLD	sim/iq2000/sem-switch.c	350;"	d	file:
FLD	sim/iq2000/sem-switch.c	358;"	d	file:
FLD	sim/iq2000/sem-switch.c	379;"	d	file:
FLD	sim/iq2000/sem-switch.c	387;"	d	file:
FLD	sim/iq2000/sem-switch.c	398;"	d	file:
FLD	sim/iq2000/sem-switch.c	406;"	d	file:
FLD	sim/iq2000/sem-switch.c	417;"	d	file:
FLD	sim/iq2000/sem-switch.c	425;"	d	file:
FLD	sim/iq2000/sem-switch.c	436;"	d	file:
FLD	sim/iq2000/sem-switch.c	444;"	d	file:
FLD	sim/iq2000/sem-switch.c	455;"	d	file:
FLD	sim/iq2000/sem-switch.c	463;"	d	file:
FLD	sim/iq2000/sem-switch.c	480;"	d	file:
FLD	sim/iq2000/sem-switch.c	488;"	d	file:
FLD	sim/iq2000/sem-switch.c	499;"	d	file:
FLD	sim/iq2000/sem-switch.c	507;"	d	file:
FLD	sim/iq2000/sem-switch.c	518;"	d	file:
FLD	sim/iq2000/sem-switch.c	526;"	d	file:
FLD	sim/iq2000/sem-switch.c	537;"	d	file:
FLD	sim/iq2000/sem-switch.c	545;"	d	file:
FLD	sim/iq2000/sem-switch.c	556;"	d	file:
FLD	sim/iq2000/sem-switch.c	564;"	d	file:
FLD	sim/iq2000/sem-switch.c	575;"	d	file:
FLD	sim/iq2000/sem-switch.c	583;"	d	file:
FLD	sim/iq2000/sem-switch.c	594;"	d	file:
FLD	sim/iq2000/sem-switch.c	602;"	d	file:
FLD	sim/iq2000/sem-switch.c	625;"	d	file:
FLD	sim/iq2000/sem-switch.c	633;"	d	file:
FLD	sim/iq2000/sem-switch.c	644;"	d	file:
FLD	sim/iq2000/sem-switch.c	652;"	d	file:
FLD	sim/iq2000/sem-switch.c	663;"	d	file:
FLD	sim/iq2000/sem-switch.c	671;"	d	file:
FLD	sim/iq2000/sem-switch.c	682;"	d	file:
FLD	sim/iq2000/sem-switch.c	690;"	d	file:
FLD	sim/iq2000/sem-switch.c	712;"	d	file:
FLD	sim/iq2000/sem-switch.c	720;"	d	file:
FLD	sim/iq2000/sem-switch.c	742;"	d	file:
FLD	sim/iq2000/sem-switch.c	750;"	d	file:
FLD	sim/iq2000/sem-switch.c	772;"	d	file:
FLD	sim/iq2000/sem-switch.c	780;"	d	file:
FLD	sim/iq2000/sem-switch.c	802;"	d	file:
FLD	sim/iq2000/sem-switch.c	810;"	d	file:
FLD	sim/iq2000/sem-switch.c	821;"	d	file:
FLD	sim/iq2000/sem-switch.c	829;"	d	file:
FLD	sim/iq2000/sem-switch.c	840;"	d	file:
FLD	sim/iq2000/sem-switch.c	848;"	d	file:
FLD	sim/iq2000/sem-switch.c	859;"	d	file:
FLD	sim/iq2000/sem-switch.c	867;"	d	file:
FLD	sim/iq2000/sem-switch.c	878;"	d	file:
FLD	sim/iq2000/sem-switch.c	886;"	d	file:
FLD	sim/iq2000/sem-switch.c	897;"	d	file:
FLD	sim/iq2000/sem-switch.c	905;"	d	file:
FLD	sim/iq2000/sem-switch.c	916;"	d	file:
FLD	sim/iq2000/sem-switch.c	924;"	d	file:
FLD	sim/iq2000/sem-switch.c	935;"	d	file:
FLD	sim/iq2000/sem-switch.c	943;"	d	file:
FLD	sim/iq2000/sem-switch.c	954;"	d	file:
FLD	sim/iq2000/sem-switch.c	962;"	d	file:
FLD	sim/iq2000/sem-switch.c	973;"	d	file:
FLD	sim/iq2000/sem-switch.c	981;"	d	file:
FLD	sim/iq2000/sem.c	1023;"	d	file:
FLD	sim/iq2000/sem.c	1031;"	d	file:
FLD	sim/iq2000/sem.c	1052;"	d	file:
FLD	sim/iq2000/sem.c	1060;"	d	file:
FLD	sim/iq2000/sem.c	1089;"	d	file:
FLD	sim/iq2000/sem.c	1097;"	d	file:
FLD	sim/iq2000/sem.c	111;"	d	file:
FLD	sim/iq2000/sem.c	1129;"	d	file:
FLD	sim/iq2000/sem.c	1137;"	d	file:
FLD	sim/iq2000/sem.c	1161;"	d	file:
FLD	sim/iq2000/sem.c	1169;"	d	file:
FLD	sim/iq2000/sem.c	1190;"	d	file:
FLD	sim/iq2000/sem.c	1198;"	d	file:
FLD	sim/iq2000/sem.c	119;"	d	file:
FLD	sim/iq2000/sem.c	1222;"	d	file:
FLD	sim/iq2000/sem.c	1230;"	d	file:
FLD	sim/iq2000/sem.c	1259;"	d	file:
FLD	sim/iq2000/sem.c	1267;"	d	file:
FLD	sim/iq2000/sem.c	1299;"	d	file:
FLD	sim/iq2000/sem.c	1307;"	d	file:
FLD	sim/iq2000/sem.c	1328;"	d	file:
FLD	sim/iq2000/sem.c	1336;"	d	file:
FLD	sim/iq2000/sem.c	1357;"	d	file:
FLD	sim/iq2000/sem.c	1365;"	d	file:
FLD	sim/iq2000/sem.c	1386;"	d	file:
FLD	sim/iq2000/sem.c	1394;"	d	file:
FLD	sim/iq2000/sem.c	1415;"	d	file:
FLD	sim/iq2000/sem.c	141;"	d	file:
FLD	sim/iq2000/sem.c	1423;"	d	file:
FLD	sim/iq2000/sem.c	1444;"	d	file:
FLD	sim/iq2000/sem.c	1452;"	d	file:
FLD	sim/iq2000/sem.c	1476;"	d	file:
FLD	sim/iq2000/sem.c	1484;"	d	file:
FLD	sim/iq2000/sem.c	149;"	d	file:
FLD	sim/iq2000/sem.c	1508;"	d	file:
FLD	sim/iq2000/sem.c	1516;"	d	file:
FLD	sim/iq2000/sem.c	1533;"	d	file:
FLD	sim/iq2000/sem.c	1541;"	d	file:
FLD	sim/iq2000/sem.c	1554;"	d	file:
FLD	sim/iq2000/sem.c	1562;"	d	file:
FLD	sim/iq2000/sem.c	1575;"	d	file:
FLD	sim/iq2000/sem.c	1583;"	d	file:
FLD	sim/iq2000/sem.c	1596;"	d	file:
FLD	sim/iq2000/sem.c	1604;"	d	file:
FLD	sim/iq2000/sem.c	1617;"	d	file:
FLD	sim/iq2000/sem.c	1625;"	d	file:
FLD	sim/iq2000/sem.c	1638;"	d	file:
FLD	sim/iq2000/sem.c	1646;"	d	file:
FLD	sim/iq2000/sem.c	1659;"	d	file:
FLD	sim/iq2000/sem.c	165;"	d	file:
FLD	sim/iq2000/sem.c	1667;"	d	file:
FLD	sim/iq2000/sem.c	1680;"	d	file:
FLD	sim/iq2000/sem.c	1688;"	d	file:
FLD	sim/iq2000/sem.c	1701;"	d	file:
FLD	sim/iq2000/sem.c	1709;"	d	file:
FLD	sim/iq2000/sem.c	1722;"	d	file:
FLD	sim/iq2000/sem.c	1730;"	d	file:
FLD	sim/iq2000/sem.c	1739;"	d	file:
FLD	sim/iq2000/sem.c	173;"	d	file:
FLD	sim/iq2000/sem.c	1747;"	d	file:
FLD	sim/iq2000/sem.c	1756;"	d	file:
FLD	sim/iq2000/sem.c	1764;"	d	file:
FLD	sim/iq2000/sem.c	1777;"	d	file:
FLD	sim/iq2000/sem.c	1785;"	d	file:
FLD	sim/iq2000/sem.c	1798;"	d	file:
FLD	sim/iq2000/sem.c	1806;"	d	file:
FLD	sim/iq2000/sem.c	1827;"	d	file:
FLD	sim/iq2000/sem.c	1835;"	d	file:
FLD	sim/iq2000/sem.c	1859;"	d	file:
FLD	sim/iq2000/sem.c	1867;"	d	file:
FLD	sim/iq2000/sem.c	1888;"	d	file:
FLD	sim/iq2000/sem.c	1896;"	d	file:
FLD	sim/iq2000/sem.c	1920;"	d	file:
FLD	sim/iq2000/sem.c	1928;"	d	file:
FLD	sim/iq2000/sem.c	1964;"	d	file:
FLD	sim/iq2000/sem.c	196;"	d	file:
FLD	sim/iq2000/sem.c	1972;"	d	file:
FLD	sim/iq2000/sem.c	1983;"	d	file:
FLD	sim/iq2000/sem.c	1991;"	d	file:
FLD	sim/iq2000/sem.c	2002;"	d	file:
FLD	sim/iq2000/sem.c	2010;"	d	file:
FLD	sim/iq2000/sem.c	2021;"	d	file:
FLD	sim/iq2000/sem.c	2029;"	d	file:
FLD	sim/iq2000/sem.c	2040;"	d	file:
FLD	sim/iq2000/sem.c	2048;"	d	file:
FLD	sim/iq2000/sem.c	204;"	d	file:
FLD	sim/iq2000/sem.c	2059;"	d	file:
FLD	sim/iq2000/sem.c	2067;"	d	file:
FLD	sim/iq2000/sem.c	2078;"	d	file:
FLD	sim/iq2000/sem.c	2086;"	d	file:
FLD	sim/iq2000/sem.c	2097;"	d	file:
FLD	sim/iq2000/sem.c	2105;"	d	file:
FLD	sim/iq2000/sem.c	2116;"	d	file:
FLD	sim/iq2000/sem.c	2124;"	d	file:
FLD	sim/iq2000/sem.c	2135;"	d	file:
FLD	sim/iq2000/sem.c	2143;"	d	file:
FLD	sim/iq2000/sem.c	2152;"	d	file:
FLD	sim/iq2000/sem.c	2160;"	d	file:
FLD	sim/iq2000/sem.c	2169;"	d	file:
FLD	sim/iq2000/sem.c	2177;"	d	file:
FLD	sim/iq2000/sem.c	217;"	d	file:
FLD	sim/iq2000/sem.c	2186;"	d	file:
FLD	sim/iq2000/sem.c	2194;"	d	file:
FLD	sim/iq2000/sem.c	2203;"	d	file:
FLD	sim/iq2000/sem.c	2211;"	d	file:
FLD	sim/iq2000/sem.c	2220;"	d	file:
FLD	sim/iq2000/sem.c	2228;"	d	file:
FLD	sim/iq2000/sem.c	2237;"	d	file:
FLD	sim/iq2000/sem.c	2245;"	d	file:
FLD	sim/iq2000/sem.c	2254;"	d	file:
FLD	sim/iq2000/sem.c	225;"	d	file:
FLD	sim/iq2000/sem.c	2262;"	d	file:
FLD	sim/iq2000/sem.c	2271;"	d	file:
FLD	sim/iq2000/sem.c	2279;"	d	file:
FLD	sim/iq2000/sem.c	2288;"	d	file:
FLD	sim/iq2000/sem.c	2296;"	d	file:
FLD	sim/iq2000/sem.c	2307;"	d	file:
FLD	sim/iq2000/sem.c	2315;"	d	file:
FLD	sim/iq2000/sem.c	2324;"	d	file:
FLD	sim/iq2000/sem.c	2332;"	d	file:
FLD	sim/iq2000/sem.c	2341;"	d	file:
FLD	sim/iq2000/sem.c	2349;"	d	file:
FLD	sim/iq2000/sem.c	2358;"	d	file:
FLD	sim/iq2000/sem.c	2366;"	d	file:
FLD	sim/iq2000/sem.c	2375;"	d	file:
FLD	sim/iq2000/sem.c	2383;"	d	file:
FLD	sim/iq2000/sem.c	238;"	d	file:
FLD	sim/iq2000/sem.c	2392;"	d	file:
FLD	sim/iq2000/sem.c	2400;"	d	file:
FLD	sim/iq2000/sem.c	2409;"	d	file:
FLD	sim/iq2000/sem.c	2417;"	d	file:
FLD	sim/iq2000/sem.c	2426;"	d	file:
FLD	sim/iq2000/sem.c	2434;"	d	file:
FLD	sim/iq2000/sem.c	2443;"	d	file:
FLD	sim/iq2000/sem.c	2451;"	d	file:
FLD	sim/iq2000/sem.c	2460;"	d	file:
FLD	sim/iq2000/sem.c	2468;"	d	file:
FLD	sim/iq2000/sem.c	246;"	d	file:
FLD	sim/iq2000/sem.c	2477;"	d	file:
FLD	sim/iq2000/sem.c	2485;"	d	file:
FLD	sim/iq2000/sem.c	2494;"	d	file:
FLD	sim/iq2000/sem.c	2502;"	d	file:
FLD	sim/iq2000/sem.c	2511;"	d	file:
FLD	sim/iq2000/sem.c	2519;"	d	file:
FLD	sim/iq2000/sem.c	2528;"	d	file:
FLD	sim/iq2000/sem.c	2536;"	d	file:
FLD	sim/iq2000/sem.c	2545;"	d	file:
FLD	sim/iq2000/sem.c	2553;"	d	file:
FLD	sim/iq2000/sem.c	2562;"	d	file:
FLD	sim/iq2000/sem.c	2570;"	d	file:
FLD	sim/iq2000/sem.c	2579;"	d	file:
FLD	sim/iq2000/sem.c	2587;"	d	file:
FLD	sim/iq2000/sem.c	2596;"	d	file:
FLD	sim/iq2000/sem.c	259;"	d	file:
FLD	sim/iq2000/sem.c	2604;"	d	file:
FLD	sim/iq2000/sem.c	2613;"	d	file:
FLD	sim/iq2000/sem.c	2621;"	d	file:
FLD	sim/iq2000/sem.c	2630;"	d	file:
FLD	sim/iq2000/sem.c	2638;"	d	file:
FLD	sim/iq2000/sem.c	2647;"	d	file:
FLD	sim/iq2000/sem.c	2655;"	d	file:
FLD	sim/iq2000/sem.c	2664;"	d	file:
FLD	sim/iq2000/sem.c	2672;"	d	file:
FLD	sim/iq2000/sem.c	267;"	d	file:
FLD	sim/iq2000/sem.c	2681;"	d	file:
FLD	sim/iq2000/sem.c	2689;"	d	file:
FLD	sim/iq2000/sem.c	2698;"	d	file:
FLD	sim/iq2000/sem.c	2706;"	d	file:
FLD	sim/iq2000/sem.c	2715;"	d	file:
FLD	sim/iq2000/sem.c	2723;"	d	file:
FLD	sim/iq2000/sem.c	2732;"	d	file:
FLD	sim/iq2000/sem.c	2740;"	d	file:
FLD	sim/iq2000/sem.c	2749;"	d	file:
FLD	sim/iq2000/sem.c	2757;"	d	file:
FLD	sim/iq2000/sem.c	2766;"	d	file:
FLD	sim/iq2000/sem.c	2774;"	d	file:
FLD	sim/iq2000/sem.c	2783;"	d	file:
FLD	sim/iq2000/sem.c	2791;"	d	file:
FLD	sim/iq2000/sem.c	2800;"	d	file:
FLD	sim/iq2000/sem.c	2808;"	d	file:
FLD	sim/iq2000/sem.c	280;"	d	file:
FLD	sim/iq2000/sem.c	2817;"	d	file:
FLD	sim/iq2000/sem.c	2825;"	d	file:
FLD	sim/iq2000/sem.c	2834;"	d	file:
FLD	sim/iq2000/sem.c	2842;"	d	file:
FLD	sim/iq2000/sem.c	2851;"	d	file:
FLD	sim/iq2000/sem.c	2859;"	d	file:
FLD	sim/iq2000/sem.c	2868;"	d	file:
FLD	sim/iq2000/sem.c	2876;"	d	file:
FLD	sim/iq2000/sem.c	2885;"	d	file:
FLD	sim/iq2000/sem.c	288;"	d	file:
FLD	sim/iq2000/sem.c	2893;"	d	file:
FLD	sim/iq2000/sem.c	2902;"	d	file:
FLD	sim/iq2000/sem.c	2910;"	d	file:
FLD	sim/iq2000/sem.c	2919;"	d	file:
FLD	sim/iq2000/sem.c	2927;"	d	file:
FLD	sim/iq2000/sem.c	2936;"	d	file:
FLD	sim/iq2000/sem.c	2944;"	d	file:
FLD	sim/iq2000/sem.c	2953;"	d	file:
FLD	sim/iq2000/sem.c	2961;"	d	file:
FLD	sim/iq2000/sem.c	2970;"	d	file:
FLD	sim/iq2000/sem.c	2978;"	d	file:
FLD	sim/iq2000/sem.c	2987;"	d	file:
FLD	sim/iq2000/sem.c	2995;"	d	file:
FLD	sim/iq2000/sem.c	3004;"	d	file:
FLD	sim/iq2000/sem.c	3012;"	d	file:
FLD	sim/iq2000/sem.c	3021;"	d	file:
FLD	sim/iq2000/sem.c	3029;"	d	file:
FLD	sim/iq2000/sem.c	3038;"	d	file:
FLD	sim/iq2000/sem.c	3046;"	d	file:
FLD	sim/iq2000/sem.c	3055;"	d	file:
FLD	sim/iq2000/sem.c	3063;"	d	file:
FLD	sim/iq2000/sem.c	3072;"	d	file:
FLD	sim/iq2000/sem.c	307;"	d	file:
FLD	sim/iq2000/sem.c	3080;"	d	file:
FLD	sim/iq2000/sem.c	3089;"	d	file:
FLD	sim/iq2000/sem.c	3097;"	d	file:
FLD	sim/iq2000/sem.c	3106;"	d	file:
FLD	sim/iq2000/sem.c	3114;"	d	file:
FLD	sim/iq2000/sem.c	3123;"	d	file:
FLD	sim/iq2000/sem.c	3131;"	d	file:
FLD	sim/iq2000/sem.c	3140;"	d	file:
FLD	sim/iq2000/sem.c	3148;"	d	file:
FLD	sim/iq2000/sem.c	3157;"	d	file:
FLD	sim/iq2000/sem.c	315;"	d	file:
FLD	sim/iq2000/sem.c	3165;"	d	file:
FLD	sim/iq2000/sem.c	3174;"	d	file:
FLD	sim/iq2000/sem.c	3182;"	d	file:
FLD	sim/iq2000/sem.c	3191;"	d	file:
FLD	sim/iq2000/sem.c	3199;"	d	file:
FLD	sim/iq2000/sem.c	3221;"	d	file:
FLD	sim/iq2000/sem.c	3229;"	d	file:
FLD	sim/iq2000/sem.c	3251;"	d	file:
FLD	sim/iq2000/sem.c	3259;"	d	file:
FLD	sim/iq2000/sem.c	3276;"	d	file:
FLD	sim/iq2000/sem.c	3284;"	d	file:
FLD	sim/iq2000/sem.c	328;"	d	file:
FLD	sim/iq2000/sem.c	3308;"	d	file:
FLD	sim/iq2000/sem.c	3316;"	d	file:
FLD	sim/iq2000/sem.c	3353;"	d	file:
FLD	sim/iq2000/sem.c	336;"	d	file:
FLD	sim/iq2000/sem.c	349;"	d	file:
FLD	sim/iq2000/sem.c	357;"	d	file:
FLD	sim/iq2000/sem.c	370;"	d	file:
FLD	sim/iq2000/sem.c	378;"	d	file:
FLD	sim/iq2000/sem.c	391;"	d	file:
FLD	sim/iq2000/sem.c	399;"	d	file:
FLD	sim/iq2000/sem.c	412;"	d	file:
FLD	sim/iq2000/sem.c	420;"	d	file:
FLD	sim/iq2000/sem.c	433;"	d	file:
FLD	sim/iq2000/sem.c	441;"	d	file:
FLD	sim/iq2000/sem.c	466;"	d	file:
FLD	sim/iq2000/sem.c	474;"	d	file:
FLD	sim/iq2000/sem.c	487;"	d	file:
FLD	sim/iq2000/sem.c	495;"	d	file:
FLD	sim/iq2000/sem.c	508;"	d	file:
FLD	sim/iq2000/sem.c	50;"	d	file:
FLD	sim/iq2000/sem.c	516;"	d	file:
FLD	sim/iq2000/sem.c	529;"	d	file:
FLD	sim/iq2000/sem.c	537;"	d	file:
FLD	sim/iq2000/sem.c	561;"	d	file:
FLD	sim/iq2000/sem.c	569;"	d	file:
FLD	sim/iq2000/sem.c	593;"	d	file:
FLD	sim/iq2000/sem.c	601;"	d	file:
FLD	sim/iq2000/sem.c	625;"	d	file:
FLD	sim/iq2000/sem.c	633;"	d	file:
FLD	sim/iq2000/sem.c	657;"	d	file:
FLD	sim/iq2000/sem.c	665;"	d	file:
FLD	sim/iq2000/sem.c	678;"	d	file:
FLD	sim/iq2000/sem.c	686;"	d	file:
FLD	sim/iq2000/sem.c	699;"	d	file:
FLD	sim/iq2000/sem.c	69;"	d	file:
FLD	sim/iq2000/sem.c	707;"	d	file:
FLD	sim/iq2000/sem.c	720;"	d	file:
FLD	sim/iq2000/sem.c	728;"	d	file:
FLD	sim/iq2000/sem.c	741;"	d	file:
FLD	sim/iq2000/sem.c	749;"	d	file:
FLD	sim/iq2000/sem.c	762;"	d	file:
FLD	sim/iq2000/sem.c	770;"	d	file:
FLD	sim/iq2000/sem.c	77;"	d	file:
FLD	sim/iq2000/sem.c	783;"	d	file:
FLD	sim/iq2000/sem.c	791;"	d	file:
FLD	sim/iq2000/sem.c	804;"	d	file:
FLD	sim/iq2000/sem.c	812;"	d	file:
FLD	sim/iq2000/sem.c	825;"	d	file:
FLD	sim/iq2000/sem.c	833;"	d	file:
FLD	sim/iq2000/sem.c	846;"	d	file:
FLD	sim/iq2000/sem.c	854;"	d	file:
FLD	sim/iq2000/sem.c	875;"	d	file:
FLD	sim/iq2000/sem.c	883;"	d	file:
FLD	sim/iq2000/sem.c	904;"	d	file:
FLD	sim/iq2000/sem.c	90;"	d	file:
FLD	sim/iq2000/sem.c	912;"	d	file:
FLD	sim/iq2000/sem.c	933;"	d	file:
FLD	sim/iq2000/sem.c	941;"	d	file:
FLD	sim/iq2000/sem.c	962;"	d	file:
FLD	sim/iq2000/sem.c	970;"	d	file:
FLD	sim/iq2000/sem.c	98;"	d	file:
FLD	sim/iq2000/sem.c	991;"	d	file:
FLD	sim/iq2000/sem.c	999;"	d	file:
FLD	sim/lm32/decode.c	351;"	d	file:
FLD	sim/lm32/decode.c	357;"	d	file:
FLD	sim/lm32/decode.c	365;"	d	file:
FLD	sim/lm32/decode.c	380;"	d	file:
FLD	sim/lm32/decode.c	388;"	d	file:
FLD	sim/lm32/decode.c	403;"	d	file:
FLD	sim/lm32/decode.c	411;"	d	file:
FLD	sim/lm32/decode.c	426;"	d	file:
FLD	sim/lm32/decode.c	434;"	d	file:
FLD	sim/lm32/decode.c	449;"	d	file:
FLD	sim/lm32/decode.c	457;"	d	file:
FLD	sim/lm32/decode.c	466;"	d	file:
FLD	sim/lm32/decode.c	474;"	d	file:
FLD	sim/lm32/decode.c	483;"	d	file:
FLD	sim/lm32/decode.c	491;"	d	file:
FLD	sim/lm32/decode.c	506;"	d	file:
FLD	sim/lm32/decode.c	514;"	d	file:
FLD	sim/lm32/decode.c	523;"	d	file:
FLD	sim/lm32/decode.c	531;"	d	file:
FLD	sim/lm32/decode.c	540;"	d	file:
FLD	sim/lm32/decode.c	548;"	d	file:
FLD	sim/lm32/decode.c	563;"	d	file:
FLD	sim/lm32/decode.c	571;"	d	file:
FLD	sim/lm32/decode.c	586;"	d	file:
FLD	sim/lm32/decode.c	594;"	d	file:
FLD	sim/lm32/decode.c	609;"	d	file:
FLD	sim/lm32/decode.c	617;"	d	file:
FLD	sim/lm32/decode.c	632;"	d	file:
FLD	sim/lm32/decode.c	640;"	d	file:
FLD	sim/lm32/decode.c	655;"	d	file:
FLD	sim/lm32/decode.c	663;"	d	file:
FLD	sim/lm32/decode.c	675;"	d	file:
FLD	sim/lm32/decode.c	683;"	d	file:
FLD	sim/lm32/decode.c	698;"	d	file:
FLD	sim/lm32/decode.c	706;"	d	file:
FLD	sim/lm32/decode.c	718;"	d	file:
FLD	sim/lm32/decode.c	726;"	d	file:
FLD	sim/lm32/decode.c	741;"	d	file:
FLD	sim/lm32/decode.c	749;"	d	file:
FLD	sim/lm32/decode.c	764;"	d	file:
FLD	sim/lm32/decode.c	772;"	d	file:
FLD	sim/lm32/decode.c	790;"	d	file:
FLD	sim/lm32/decode.c	798;"	d	file:
FLD	sim/lm32/decode.c	810;"	d	file:
FLD	sim/lm32/decode.c	817;"	d	file:
FLD	sim/lm32/decode.c	823;"	d	file:
FLD	sim/lm32/model.c	1009;"	d	file:
FLD	sim/lm32/model.c	1015;"	d	file:
FLD	sim/lm32/model.c	1025;"	d	file:
FLD	sim/lm32/model.c	103;"	d	file:
FLD	sim/lm32/model.c	113;"	d	file:
FLD	sim/lm32/model.c	119;"	d	file:
FLD	sim/lm32/model.c	129;"	d	file:
FLD	sim/lm32/model.c	135;"	d	file:
FLD	sim/lm32/model.c	145;"	d	file:
FLD	sim/lm32/model.c	151;"	d	file:
FLD	sim/lm32/model.c	161;"	d	file:
FLD	sim/lm32/model.c	167;"	d	file:
FLD	sim/lm32/model.c	177;"	d	file:
FLD	sim/lm32/model.c	183;"	d	file:
FLD	sim/lm32/model.c	193;"	d	file:
FLD	sim/lm32/model.c	199;"	d	file:
FLD	sim/lm32/model.c	209;"	d	file:
FLD	sim/lm32/model.c	215;"	d	file:
FLD	sim/lm32/model.c	225;"	d	file:
FLD	sim/lm32/model.c	231;"	d	file:
FLD	sim/lm32/model.c	241;"	d	file:
FLD	sim/lm32/model.c	247;"	d	file:
FLD	sim/lm32/model.c	257;"	d	file:
FLD	sim/lm32/model.c	263;"	d	file:
FLD	sim/lm32/model.c	273;"	d	file:
FLD	sim/lm32/model.c	279;"	d	file:
FLD	sim/lm32/model.c	289;"	d	file:
FLD	sim/lm32/model.c	295;"	d	file:
FLD	sim/lm32/model.c	305;"	d	file:
FLD	sim/lm32/model.c	311;"	d	file:
FLD	sim/lm32/model.c	321;"	d	file:
FLD	sim/lm32/model.c	327;"	d	file:
FLD	sim/lm32/model.c	337;"	d	file:
FLD	sim/lm32/model.c	343;"	d	file:
FLD	sim/lm32/model.c	353;"	d	file:
FLD	sim/lm32/model.c	359;"	d	file:
FLD	sim/lm32/model.c	369;"	d	file:
FLD	sim/lm32/model.c	375;"	d	file:
FLD	sim/lm32/model.c	385;"	d	file:
FLD	sim/lm32/model.c	391;"	d	file:
FLD	sim/lm32/model.c	39;"	d	file:
FLD	sim/lm32/model.c	401;"	d	file:
FLD	sim/lm32/model.c	407;"	d	file:
FLD	sim/lm32/model.c	417;"	d	file:
FLD	sim/lm32/model.c	423;"	d	file:
FLD	sim/lm32/model.c	433;"	d	file:
FLD	sim/lm32/model.c	439;"	d	file:
FLD	sim/lm32/model.c	449;"	d	file:
FLD	sim/lm32/model.c	455;"	d	file:
FLD	sim/lm32/model.c	465;"	d	file:
FLD	sim/lm32/model.c	471;"	d	file:
FLD	sim/lm32/model.c	481;"	d	file:
FLD	sim/lm32/model.c	487;"	d	file:
FLD	sim/lm32/model.c	497;"	d	file:
FLD	sim/lm32/model.c	49;"	d	file:
FLD	sim/lm32/model.c	503;"	d	file:
FLD	sim/lm32/model.c	513;"	d	file:
FLD	sim/lm32/model.c	519;"	d	file:
FLD	sim/lm32/model.c	529;"	d	file:
FLD	sim/lm32/model.c	535;"	d	file:
FLD	sim/lm32/model.c	545;"	d	file:
FLD	sim/lm32/model.c	551;"	d	file:
FLD	sim/lm32/model.c	55;"	d	file:
FLD	sim/lm32/model.c	561;"	d	file:
FLD	sim/lm32/model.c	567;"	d	file:
FLD	sim/lm32/model.c	577;"	d	file:
FLD	sim/lm32/model.c	583;"	d	file:
FLD	sim/lm32/model.c	593;"	d	file:
FLD	sim/lm32/model.c	599;"	d	file:
FLD	sim/lm32/model.c	609;"	d	file:
FLD	sim/lm32/model.c	615;"	d	file:
FLD	sim/lm32/model.c	625;"	d	file:
FLD	sim/lm32/model.c	631;"	d	file:
FLD	sim/lm32/model.c	641;"	d	file:
FLD	sim/lm32/model.c	647;"	d	file:
FLD	sim/lm32/model.c	657;"	d	file:
FLD	sim/lm32/model.c	65;"	d	file:
FLD	sim/lm32/model.c	663;"	d	file:
FLD	sim/lm32/model.c	673;"	d	file:
FLD	sim/lm32/model.c	679;"	d	file:
FLD	sim/lm32/model.c	689;"	d	file:
FLD	sim/lm32/model.c	695;"	d	file:
FLD	sim/lm32/model.c	705;"	d	file:
FLD	sim/lm32/model.c	711;"	d	file:
FLD	sim/lm32/model.c	71;"	d	file:
FLD	sim/lm32/model.c	721;"	d	file:
FLD	sim/lm32/model.c	727;"	d	file:
FLD	sim/lm32/model.c	737;"	d	file:
FLD	sim/lm32/model.c	743;"	d	file:
FLD	sim/lm32/model.c	753;"	d	file:
FLD	sim/lm32/model.c	759;"	d	file:
FLD	sim/lm32/model.c	769;"	d	file:
FLD	sim/lm32/model.c	775;"	d	file:
FLD	sim/lm32/model.c	785;"	d	file:
FLD	sim/lm32/model.c	791;"	d	file:
FLD	sim/lm32/model.c	801;"	d	file:
FLD	sim/lm32/model.c	807;"	d	file:
FLD	sim/lm32/model.c	817;"	d	file:
FLD	sim/lm32/model.c	81;"	d	file:
FLD	sim/lm32/model.c	823;"	d	file:
FLD	sim/lm32/model.c	833;"	d	file:
FLD	sim/lm32/model.c	839;"	d	file:
FLD	sim/lm32/model.c	849;"	d	file:
FLD	sim/lm32/model.c	855;"	d	file:
FLD	sim/lm32/model.c	865;"	d	file:
FLD	sim/lm32/model.c	871;"	d	file:
FLD	sim/lm32/model.c	87;"	d	file:
FLD	sim/lm32/model.c	881;"	d	file:
FLD	sim/lm32/model.c	887;"	d	file:
FLD	sim/lm32/model.c	897;"	d	file:
FLD	sim/lm32/model.c	903;"	d	file:
FLD	sim/lm32/model.c	913;"	d	file:
FLD	sim/lm32/model.c	919;"	d	file:
FLD	sim/lm32/model.c	929;"	d	file:
FLD	sim/lm32/model.c	935;"	d	file:
FLD	sim/lm32/model.c	945;"	d	file:
FLD	sim/lm32/model.c	951;"	d	file:
FLD	sim/lm32/model.c	961;"	d	file:
FLD	sim/lm32/model.c	967;"	d	file:
FLD	sim/lm32/model.c	977;"	d	file:
FLD	sim/lm32/model.c	97;"	d	file:
FLD	sim/lm32/model.c	983;"	d	file:
FLD	sim/lm32/model.c	993;"	d	file:
FLD	sim/lm32/model.c	999;"	d	file:
FLD	sim/lm32/sem-switch.c	1005;"	d	file:
FLD	sim/lm32/sem-switch.c	1013;"	d	file:
FLD	sim/lm32/sem-switch.c	1024;"	d	file:
FLD	sim/lm32/sem-switch.c	1032;"	d	file:
FLD	sim/lm32/sem-switch.c	1043;"	d	file:
FLD	sim/lm32/sem-switch.c	1051;"	d	file:
FLD	sim/lm32/sem-switch.c	1062;"	d	file:
FLD	sim/lm32/sem-switch.c	1070;"	d	file:
FLD	sim/lm32/sem-switch.c	1081;"	d	file:
FLD	sim/lm32/sem-switch.c	1089;"	d	file:
FLD	sim/lm32/sem-switch.c	1100;"	d	file:
FLD	sim/lm32/sem-switch.c	1108;"	d	file:
FLD	sim/lm32/sem-switch.c	1119;"	d	file:
FLD	sim/lm32/sem-switch.c	1127;"	d	file:
FLD	sim/lm32/sem-switch.c	1138;"	d	file:
FLD	sim/lm32/sem-switch.c	1146;"	d	file:
FLD	sim/lm32/sem-switch.c	1157;"	d	file:
FLD	sim/lm32/sem-switch.c	1165;"	d	file:
FLD	sim/lm32/sem-switch.c	1176;"	d	file:
FLD	sim/lm32/sem-switch.c	1184;"	d	file:
FLD	sim/lm32/sem-switch.c	1195;"	d	file:
FLD	sim/lm32/sem-switch.c	1203;"	d	file:
FLD	sim/lm32/sem-switch.c	1214;"	d	file:
FLD	sim/lm32/sem-switch.c	1222;"	d	file:
FLD	sim/lm32/sem-switch.c	1233;"	d	file:
FLD	sim/lm32/sem-switch.c	1241;"	d	file:
FLD	sim/lm32/sem-switch.c	1252;"	d	file:
FLD	sim/lm32/sem-switch.c	1260;"	d	file:
FLD	sim/lm32/sem-switch.c	1271;"	d	file:
FLD	sim/lm32/sem-switch.c	1279;"	d	file:
FLD	sim/lm32/sem-switch.c	1290;"	d	file:
FLD	sim/lm32/sem-switch.c	1298;"	d	file:
FLD	sim/lm32/sem-switch.c	1309;"	d	file:
FLD	sim/lm32/sem-switch.c	1317;"	d	file:
FLD	sim/lm32/sem-switch.c	1328;"	d	file:
FLD	sim/lm32/sem-switch.c	1336;"	d	file:
FLD	sim/lm32/sem-switch.c	1347;"	d	file:
FLD	sim/lm32/sem-switch.c	1355;"	d	file:
FLD	sim/lm32/sem-switch.c	1366;"	d	file:
FLD	sim/lm32/sem-switch.c	1374;"	d	file:
FLD	sim/lm32/sem-switch.c	1385;"	d	file:
FLD	sim/lm32/sem-switch.c	1393;"	d	file:
FLD	sim/lm32/sem-switch.c	1404;"	d	file:
FLD	sim/lm32/sem-switch.c	1412;"	d	file:
FLD	sim/lm32/sem-switch.c	1419;"	d	file:
FLD	sim/lm32/sem-switch.c	1427;"	d	file:
FLD	sim/lm32/sem-switch.c	1438;"	d	file:
FLD	sim/lm32/sem-switch.c	1446;"	d	file:
FLD	sim/lm32/sem-switch.c	1457;"	d	file:
FLD	sim/lm32/sem-switch.c	1465;"	d	file:
FLD	sim/lm32/sem-switch.c	1476;"	d	file:
FLD	sim/lm32/sem-switch.c	1484;"	d	file:
FLD	sim/lm32/sem-switch.c	1495;"	d	file:
FLD	sim/lm32/sem-switch.c	1503;"	d	file:
FLD	sim/lm32/sem-switch.c	1516;"	d	file:
FLD	sim/lm32/sem-switch.c	1524;"	d	file:
FLD	sim/lm32/sem-switch.c	1537;"	d	file:
FLD	sim/lm32/sem-switch.c	163;"	d	file:
FLD	sim/lm32/sem-switch.c	180;"	d	file:
FLD	sim/lm32/sem-switch.c	188;"	d	file:
FLD	sim/lm32/sem-switch.c	199;"	d	file:
FLD	sim/lm32/sem-switch.c	207;"	d	file:
FLD	sim/lm32/sem-switch.c	218;"	d	file:
FLD	sim/lm32/sem-switch.c	226;"	d	file:
FLD	sim/lm32/sem-switch.c	246;"	d	file:
FLD	sim/lm32/sem-switch.c	254;"	d	file:
FLD	sim/lm32/sem-switch.c	268;"	d	file:
FLD	sim/lm32/sem-switch.c	276;"	d	file:
FLD	sim/lm32/sem-switch.c	297;"	d	file:
FLD	sim/lm32/sem-switch.c	305;"	d	file:
FLD	sim/lm32/sem-switch.c	316;"	d	file:
FLD	sim/lm32/sem-switch.c	324;"	d	file:
FLD	sim/lm32/sem-switch.c	335;"	d	file:
FLD	sim/lm32/sem-switch.c	343;"	d	file:
FLD	sim/lm32/sem-switch.c	354;"	d	file:
FLD	sim/lm32/sem-switch.c	362;"	d	file:
FLD	sim/lm32/sem-switch.c	373;"	d	file:
FLD	sim/lm32/sem-switch.c	381;"	d	file:
FLD	sim/lm32/sem-switch.c	392;"	d	file:
FLD	sim/lm32/sem-switch.c	400;"	d	file:
FLD	sim/lm32/sem-switch.c	413;"	d	file:
FLD	sim/lm32/sem-switch.c	421;"	d	file:
FLD	sim/lm32/sem-switch.c	434;"	d	file:
FLD	sim/lm32/sem-switch.c	442;"	d	file:
FLD	sim/lm32/sem-switch.c	459;"	d	file:
FLD	sim/lm32/sem-switch.c	467;"	d	file:
FLD	sim/lm32/sem-switch.c	484;"	d	file:
FLD	sim/lm32/sem-switch.c	492;"	d	file:
FLD	sim/lm32/sem-switch.c	509;"	d	file:
FLD	sim/lm32/sem-switch.c	517;"	d	file:
FLD	sim/lm32/sem-switch.c	534;"	d	file:
FLD	sim/lm32/sem-switch.c	542;"	d	file:
FLD	sim/lm32/sem-switch.c	559;"	d	file:
FLD	sim/lm32/sem-switch.c	567;"	d	file:
FLD	sim/lm32/sem-switch.c	584;"	d	file:
FLD	sim/lm32/sem-switch.c	592;"	d	file:
FLD	sim/lm32/sem-switch.c	612;"	d	file:
FLD	sim/lm32/sem-switch.c	620;"	d	file:
FLD	sim/lm32/sem-switch.c	640;"	d	file:
FLD	sim/lm32/sem-switch.c	648;"	d	file:
FLD	sim/lm32/sem-switch.c	659;"	d	file:
FLD	sim/lm32/sem-switch.c	667;"	d	file:
FLD	sim/lm32/sem-switch.c	678;"	d	file:
FLD	sim/lm32/sem-switch.c	686;"	d	file:
FLD	sim/lm32/sem-switch.c	697;"	d	file:
FLD	sim/lm32/sem-switch.c	705;"	d	file:
FLD	sim/lm32/sem-switch.c	716;"	d	file:
FLD	sim/lm32/sem-switch.c	724;"	d	file:
FLD	sim/lm32/sem-switch.c	735;"	d	file:
FLD	sim/lm32/sem-switch.c	743;"	d	file:
FLD	sim/lm32/sem-switch.c	754;"	d	file:
FLD	sim/lm32/sem-switch.c	762;"	d	file:
FLD	sim/lm32/sem-switch.c	773;"	d	file:
FLD	sim/lm32/sem-switch.c	781;"	d	file:
FLD	sim/lm32/sem-switch.c	792;"	d	file:
FLD	sim/lm32/sem-switch.c	800;"	d	file:
FLD	sim/lm32/sem-switch.c	811;"	d	file:
FLD	sim/lm32/sem-switch.c	819;"	d	file:
FLD	sim/lm32/sem-switch.c	830;"	d	file:
FLD	sim/lm32/sem-switch.c	838;"	d	file:
FLD	sim/lm32/sem-switch.c	849;"	d	file:
FLD	sim/lm32/sem-switch.c	857;"	d	file:
FLD	sim/lm32/sem-switch.c	868;"	d	file:
FLD	sim/lm32/sem-switch.c	876;"	d	file:
FLD	sim/lm32/sem-switch.c	889;"	d	file:
FLD	sim/lm32/sem-switch.c	897;"	d	file:
FLD	sim/lm32/sem-switch.c	908;"	d	file:
FLD	sim/lm32/sem-switch.c	916;"	d	file:
FLD	sim/lm32/sem-switch.c	927;"	d	file:
FLD	sim/lm32/sem-switch.c	935;"	d	file:
FLD	sim/lm32/sem-switch.c	946;"	d	file:
FLD	sim/lm32/sem-switch.c	954;"	d	file:
FLD	sim/lm32/sem-switch.c	965;"	d	file:
FLD	sim/lm32/sem-switch.c	973;"	d	file:
FLD	sim/lm32/sem-switch.c	984;"	d	file:
FLD	sim/lm32/sem-switch.c	992;"	d	file:
FLD	sim/lm32/sem.c	1001;"	d	file:
FLD	sim/lm32/sem.c	1014;"	d	file:
FLD	sim/lm32/sem.c	1022;"	d	file:
FLD	sim/lm32/sem.c	1035;"	d	file:
FLD	sim/lm32/sem.c	1043;"	d	file:
FLD	sim/lm32/sem.c	1056;"	d	file:
FLD	sim/lm32/sem.c	1064;"	d	file:
FLD	sim/lm32/sem.c	1077;"	d	file:
FLD	sim/lm32/sem.c	1085;"	d	file:
FLD	sim/lm32/sem.c	1098;"	d	file:
FLD	sim/lm32/sem.c	1106;"	d	file:
FLD	sim/lm32/sem.c	1119;"	d	file:
FLD	sim/lm32/sem.c	111;"	d	file:
FLD	sim/lm32/sem.c	1127;"	d	file:
FLD	sim/lm32/sem.c	1140;"	d	file:
FLD	sim/lm32/sem.c	1148;"	d	file:
FLD	sim/lm32/sem.c	1161;"	d	file:
FLD	sim/lm32/sem.c	1169;"	d	file:
FLD	sim/lm32/sem.c	1182;"	d	file:
FLD	sim/lm32/sem.c	1190;"	d	file:
FLD	sim/lm32/sem.c	119;"	d	file:
FLD	sim/lm32/sem.c	1203;"	d	file:
FLD	sim/lm32/sem.c	1211;"	d	file:
FLD	sim/lm32/sem.c	1224;"	d	file:
FLD	sim/lm32/sem.c	1232;"	d	file:
FLD	sim/lm32/sem.c	1245;"	d	file:
FLD	sim/lm32/sem.c	1253;"	d	file:
FLD	sim/lm32/sem.c	1266;"	d	file:
FLD	sim/lm32/sem.c	1274;"	d	file:
FLD	sim/lm32/sem.c	1287;"	d	file:
FLD	sim/lm32/sem.c	1295;"	d	file:
FLD	sim/lm32/sem.c	1308;"	d	file:
FLD	sim/lm32/sem.c	1316;"	d	file:
FLD	sim/lm32/sem.c	1329;"	d	file:
FLD	sim/lm32/sem.c	1337;"	d	file:
FLD	sim/lm32/sem.c	1350;"	d	file:
FLD	sim/lm32/sem.c	1358;"	d	file:
FLD	sim/lm32/sem.c	1371;"	d	file:
FLD	sim/lm32/sem.c	1379;"	d	file:
FLD	sim/lm32/sem.c	1392;"	d	file:
FLD	sim/lm32/sem.c	1400;"	d	file:
FLD	sim/lm32/sem.c	1413;"	d	file:
FLD	sim/lm32/sem.c	141;"	d	file:
FLD	sim/lm32/sem.c	1421;"	d	file:
FLD	sim/lm32/sem.c	1430;"	d	file:
FLD	sim/lm32/sem.c	1438;"	d	file:
FLD	sim/lm32/sem.c	1451;"	d	file:
FLD	sim/lm32/sem.c	1459;"	d	file:
FLD	sim/lm32/sem.c	1472;"	d	file:
FLD	sim/lm32/sem.c	1480;"	d	file:
FLD	sim/lm32/sem.c	1493;"	d	file:
FLD	sim/lm32/sem.c	149;"	d	file:
FLD	sim/lm32/sem.c	1501;"	d	file:
FLD	sim/lm32/sem.c	1514;"	d	file:
FLD	sim/lm32/sem.c	1522;"	d	file:
FLD	sim/lm32/sem.c	1537;"	d	file:
FLD	sim/lm32/sem.c	1545;"	d	file:
FLD	sim/lm32/sem.c	1560;"	d	file:
FLD	sim/lm32/sem.c	165;"	d	file:
FLD	sim/lm32/sem.c	173;"	d	file:
FLD	sim/lm32/sem.c	196;"	d	file:
FLD	sim/lm32/sem.c	204;"	d	file:
FLD	sim/lm32/sem.c	217;"	d	file:
FLD	sim/lm32/sem.c	225;"	d	file:
FLD	sim/lm32/sem.c	238;"	d	file:
FLD	sim/lm32/sem.c	246;"	d	file:
FLD	sim/lm32/sem.c	259;"	d	file:
FLD	sim/lm32/sem.c	267;"	d	file:
FLD	sim/lm32/sem.c	280;"	d	file:
FLD	sim/lm32/sem.c	288;"	d	file:
FLD	sim/lm32/sem.c	301;"	d	file:
FLD	sim/lm32/sem.c	309;"	d	file:
FLD	sim/lm32/sem.c	324;"	d	file:
FLD	sim/lm32/sem.c	332;"	d	file:
FLD	sim/lm32/sem.c	347;"	d	file:
FLD	sim/lm32/sem.c	355;"	d	file:
FLD	sim/lm32/sem.c	374;"	d	file:
FLD	sim/lm32/sem.c	382;"	d	file:
FLD	sim/lm32/sem.c	401;"	d	file:
FLD	sim/lm32/sem.c	409;"	d	file:
FLD	sim/lm32/sem.c	428;"	d	file:
FLD	sim/lm32/sem.c	436;"	d	file:
FLD	sim/lm32/sem.c	455;"	d	file:
FLD	sim/lm32/sem.c	463;"	d	file:
FLD	sim/lm32/sem.c	482;"	d	file:
FLD	sim/lm32/sem.c	490;"	d	file:
FLD	sim/lm32/sem.c	509;"	d	file:
FLD	sim/lm32/sem.c	50;"	d	file:
FLD	sim/lm32/sem.c	517;"	d	file:
FLD	sim/lm32/sem.c	539;"	d	file:
FLD	sim/lm32/sem.c	547;"	d	file:
FLD	sim/lm32/sem.c	569;"	d	file:
FLD	sim/lm32/sem.c	577;"	d	file:
FLD	sim/lm32/sem.c	590;"	d	file:
FLD	sim/lm32/sem.c	598;"	d	file:
FLD	sim/lm32/sem.c	611;"	d	file:
FLD	sim/lm32/sem.c	619;"	d	file:
FLD	sim/lm32/sem.c	632;"	d	file:
FLD	sim/lm32/sem.c	640;"	d	file:
FLD	sim/lm32/sem.c	653;"	d	file:
FLD	sim/lm32/sem.c	661;"	d	file:
FLD	sim/lm32/sem.c	674;"	d	file:
FLD	sim/lm32/sem.c	682;"	d	file:
FLD	sim/lm32/sem.c	695;"	d	file:
FLD	sim/lm32/sem.c	69;"	d	file:
FLD	sim/lm32/sem.c	703;"	d	file:
FLD	sim/lm32/sem.c	716;"	d	file:
FLD	sim/lm32/sem.c	724;"	d	file:
FLD	sim/lm32/sem.c	737;"	d	file:
FLD	sim/lm32/sem.c	745;"	d	file:
FLD	sim/lm32/sem.c	758;"	d	file:
FLD	sim/lm32/sem.c	766;"	d	file:
FLD	sim/lm32/sem.c	779;"	d	file:
FLD	sim/lm32/sem.c	77;"	d	file:
FLD	sim/lm32/sem.c	787;"	d	file:
FLD	sim/lm32/sem.c	800;"	d	file:
FLD	sim/lm32/sem.c	808;"	d	file:
FLD	sim/lm32/sem.c	821;"	d	file:
FLD	sim/lm32/sem.c	829;"	d	file:
FLD	sim/lm32/sem.c	844;"	d	file:
FLD	sim/lm32/sem.c	852;"	d	file:
FLD	sim/lm32/sem.c	865;"	d	file:
FLD	sim/lm32/sem.c	873;"	d	file:
FLD	sim/lm32/sem.c	886;"	d	file:
FLD	sim/lm32/sem.c	894;"	d	file:
FLD	sim/lm32/sem.c	907;"	d	file:
FLD	sim/lm32/sem.c	90;"	d	file:
FLD	sim/lm32/sem.c	915;"	d	file:
FLD	sim/lm32/sem.c	928;"	d	file:
FLD	sim/lm32/sem.c	936;"	d	file:
FLD	sim/lm32/sem.c	949;"	d	file:
FLD	sim/lm32/sem.c	957;"	d	file:
FLD	sim/lm32/sem.c	972;"	d	file:
FLD	sim/lm32/sem.c	980;"	d	file:
FLD	sim/lm32/sem.c	98;"	d	file:
FLD	sim/lm32/sem.c	993;"	d	file:
FLD	sim/m32r/decode.c	1014;"	d	file:
FLD	sim/m32r/decode.c	1022;"	d	file:
FLD	sim/m32r/decode.c	1037;"	d	file:
FLD	sim/m32r/decode.c	1045;"	d	file:
FLD	sim/m32r/decode.c	1067;"	d	file:
FLD	sim/m32r/decode.c	1075;"	d	file:
FLD	sim/m32r/decode.c	1095;"	d	file:
FLD	sim/m32r/decode.c	1103;"	d	file:
FLD	sim/m32r/decode.c	1126;"	d	file:
FLD	sim/m32r/decode.c	1134;"	d	file:
FLD	sim/m32r/decode.c	1152;"	d	file:
FLD	sim/m32r/decode.c	1160;"	d	file:
FLD	sim/m32r/decode.c	1177;"	d	file:
FLD	sim/m32r/decode.c	1185;"	d	file:
FLD	sim/m32r/decode.c	1207;"	d	file:
FLD	sim/m32r/decode.c	1215;"	d	file:
FLD	sim/m32r/decode.c	1240;"	d	file:
FLD	sim/m32r/decode.c	1248;"	d	file:
FLD	sim/m32r/decode.c	1270;"	d	file:
FLD	sim/m32r/decode.c	1278;"	d	file:
FLD	sim/m32r/decode.c	1303;"	d	file:
FLD	sim/m32r/decode.c	1311;"	d	file:
FLD	sim/m32r/decode.c	1333;"	d	file:
FLD	sim/m32r/decode.c	1341;"	d	file:
FLD	sim/m32r/decode.c	1366;"	d	file:
FLD	sim/m32r/decode.c	1374;"	d	file:
FLD	sim/m32r/decode.c	1397;"	d	file:
FLD	sim/m32r/decode.c	1405;"	d	file:
FLD	sim/m32r/decode.c	1425;"	d	file:
FLD	sim/m32r/decode.c	1433;"	d	file:
FLD	sim/m32r/decode.c	1453;"	d	file:
FLD	sim/m32r/decode.c	1461;"	d	file:
FLD	sim/m32r/decode.c	1481;"	d	file:
FLD	sim/m32r/decode.c	1489;"	d	file:
FLD	sim/m32r/decode.c	1511;"	d	file:
FLD	sim/m32r/decode.c	1519;"	d	file:
FLD	sim/m32r/decode.c	1541;"	d	file:
FLD	sim/m32r/decode.c	1549;"	d	file:
FLD	sim/m32r/decode.c	1571;"	d	file:
FLD	sim/m32r/decode.c	1579;"	d	file:
FLD	sim/m32r/decode.c	1601;"	d	file:
FLD	sim/m32r/decode.c	1609;"	d	file:
FLD	sim/m32r/decode.c	1626;"	d	file:
FLD	sim/m32r/decode.c	1634;"	d	file:
FLD	sim/m32r/decode.c	1654;"	d	file:
FLD	sim/m32r/decode.c	1662;"	d	file:
FLD	sim/m32r/decode.c	1679;"	d	file:
FLD	sim/m32r/decode.c	1687;"	d	file:
FLD	sim/m32r/decode.c	1707;"	d	file:
FLD	sim/m32r/decode.c	1714;"	d	file:
FLD	sim/m32r/decode.c	1720;"	d	file:
FLD	sim/m32r/decode.c	1727;"	d	file:
FLD	sim/m32r/decode.c	1733;"	d	file:
FLD	sim/m32r/decode.c	1740;"	d	file:
FLD	sim/m32r/decode.c	1752;"	d	file:
FLD	sim/m32r/decode.c	1760;"	d	file:
FLD	sim/m32r/decode.c	1780;"	d	file:
FLD	sim/m32r/decode.c	1788;"	d	file:
FLD	sim/m32r/decode.c	1813;"	d	file:
FLD	sim/m32r/decode.c	1821;"	d	file:
FLD	sim/m32r/decode.c	1842;"	d	file:
FLD	sim/m32r/decode.c	1850;"	d	file:
FLD	sim/m32r/decode.c	1872;"	d	file:
FLD	sim/m32r/decode.c	1880;"	d	file:
FLD	sim/m32r/decode.c	1905;"	d	file:
FLD	sim/m32r/decode.c	1913;"	d	file:
FLD	sim/m32r/decode.c	1935;"	d	file:
FLD	sim/m32r/decode.c	1943;"	d	file:
FLD	sim/m32r/decode.c	1968;"	d	file:
FLD	sim/m32r/decode.c	1976;"	d	file:
FLD	sim/m32r/decode.c	1998;"	d	file:
FLD	sim/m32r/decode.c	2006;"	d	file:
FLD	sim/m32r/decode.c	2031;"	d	file:
FLD	sim/m32r/decode.c	2039;"	d	file:
FLD	sim/m32r/decode.c	2062;"	d	file:
FLD	sim/m32r/decode.c	2070;"	d	file:
FLD	sim/m32r/decode.c	2085;"	d	file:
FLD	sim/m32r/decode.c	2093;"	d	file:
FLD	sim/m32r/decode.c	2115;"	d	file:
FLD	sim/m32r/decode.c	2123;"	d	file:
FLD	sim/m32r/decode.c	2132;"	d	file:
FLD	sim/m32r/decode.c	2140;"	d	file:
FLD	sim/m32r/decode.c	2149;"	d	file:
FLD	sim/m32r/decode.c	2157;"	d	file:
FLD	sim/m32r/decode.c	2180;"	d	file:
FLD	sim/m32r/decode.c	2188;"	d	file:
FLD	sim/m32r/decode.c	2208;"	d	file:
FLD	sim/m32r/decode.c	576;"	d	file:
FLD	sim/m32r/decode.c	582;"	d	file:
FLD	sim/m32r/decode.c	590;"	d	file:
FLD	sim/m32r/decode.c	613;"	d	file:
FLD	sim/m32r/decode.c	621;"	d	file:
FLD	sim/m32r/decode.c	646;"	d	file:
FLD	sim/m32r/decode.c	654;"	d	file:
FLD	sim/m32r/decode.c	679;"	d	file:
FLD	sim/m32r/decode.c	687;"	d	file:
FLD	sim/m32r/decode.c	712;"	d	file:
FLD	sim/m32r/decode.c	720;"	d	file:
FLD	sim/m32r/decode.c	741;"	d	file:
FLD	sim/m32r/decode.c	749;"	d	file:
FLD	sim/m32r/decode.c	772;"	d	file:
FLD	sim/m32r/decode.c	780;"	d	file:
FLD	sim/m32r/decode.c	805;"	d	file:
FLD	sim/m32r/decode.c	813;"	d	file:
FLD	sim/m32r/decode.c	836;"	d	file:
FLD	sim/m32r/decode.c	844;"	d	file:
FLD	sim/m32r/decode.c	859;"	d	file:
FLD	sim/m32r/decode.c	867;"	d	file:
FLD	sim/m32r/decode.c	882;"	d	file:
FLD	sim/m32r/decode.c	890;"	d	file:
FLD	sim/m32r/decode.c	915;"	d	file:
FLD	sim/m32r/decode.c	923;"	d	file:
FLD	sim/m32r/decode.c	943;"	d	file:
FLD	sim/m32r/decode.c	951;"	d	file:
FLD	sim/m32r/decode.c	967;"	d	file:
FLD	sim/m32r/decode.c	975;"	d	file:
FLD	sim/m32r/decode.c	991;"	d	file:
FLD	sim/m32r/decode.c	999;"	d	file:
FLD	sim/m32r/decode2.c	1002;"	d	file:
FLD	sim/m32r/decode2.c	1025;"	d	file:
FLD	sim/m32r/decode2.c	1033;"	d	file:
FLD	sim/m32r/decode2.c	1048;"	d	file:
FLD	sim/m32r/decode2.c	1056;"	d	file:
FLD	sim/m32r/decode2.c	1071;"	d	file:
FLD	sim/m32r/decode2.c	1079;"	d	file:
FLD	sim/m32r/decode2.c	1104;"	d	file:
FLD	sim/m32r/decode2.c	1112;"	d	file:
FLD	sim/m32r/decode2.c	1132;"	d	file:
FLD	sim/m32r/decode2.c	1140;"	d	file:
FLD	sim/m32r/decode2.c	1156;"	d	file:
FLD	sim/m32r/decode2.c	1164;"	d	file:
FLD	sim/m32r/decode2.c	1180;"	d	file:
FLD	sim/m32r/decode2.c	1188;"	d	file:
FLD	sim/m32r/decode2.c	1204;"	d	file:
FLD	sim/m32r/decode2.c	1212;"	d	file:
FLD	sim/m32r/decode2.c	1228;"	d	file:
FLD	sim/m32r/decode2.c	1236;"	d	file:
FLD	sim/m32r/decode2.c	1251;"	d	file:
FLD	sim/m32r/decode2.c	1259;"	d	file:
FLD	sim/m32r/decode2.c	1274;"	d	file:
FLD	sim/m32r/decode2.c	1282;"	d	file:
FLD	sim/m32r/decode2.c	1304;"	d	file:
FLD	sim/m32r/decode2.c	1312;"	d	file:
FLD	sim/m32r/decode2.c	1332;"	d	file:
FLD	sim/m32r/decode2.c	1340;"	d	file:
FLD	sim/m32r/decode2.c	1357;"	d	file:
FLD	sim/m32r/decode2.c	1365;"	d	file:
FLD	sim/m32r/decode2.c	1388;"	d	file:
FLD	sim/m32r/decode2.c	1396;"	d	file:
FLD	sim/m32r/decode2.c	1413;"	d	file:
FLD	sim/m32r/decode2.c	1421;"	d	file:
FLD	sim/m32r/decode2.c	1439;"	d	file:
FLD	sim/m32r/decode2.c	1447;"	d	file:
FLD	sim/m32r/decode2.c	1464;"	d	file:
FLD	sim/m32r/decode2.c	1472;"	d	file:
FLD	sim/m32r/decode2.c	1494;"	d	file:
FLD	sim/m32r/decode2.c	1502;"	d	file:
FLD	sim/m32r/decode2.c	1527;"	d	file:
FLD	sim/m32r/decode2.c	1535;"	d	file:
FLD	sim/m32r/decode2.c	1557;"	d	file:
FLD	sim/m32r/decode2.c	1565;"	d	file:
FLD	sim/m32r/decode2.c	1590;"	d	file:
FLD	sim/m32r/decode2.c	1598;"	d	file:
FLD	sim/m32r/decode2.c	1620;"	d	file:
FLD	sim/m32r/decode2.c	1628;"	d	file:
FLD	sim/m32r/decode2.c	1653;"	d	file:
FLD	sim/m32r/decode2.c	1661;"	d	file:
FLD	sim/m32r/decode2.c	1684;"	d	file:
FLD	sim/m32r/decode2.c	1692;"	d	file:
FLD	sim/m32r/decode2.c	1712;"	d	file:
FLD	sim/m32r/decode2.c	1720;"	d	file:
FLD	sim/m32r/decode2.c	1740;"	d	file:
FLD	sim/m32r/decode2.c	1748;"	d	file:
FLD	sim/m32r/decode2.c	1768;"	d	file:
FLD	sim/m32r/decode2.c	1776;"	d	file:
FLD	sim/m32r/decode2.c	1798;"	d	file:
FLD	sim/m32r/decode2.c	1806;"	d	file:
FLD	sim/m32r/decode2.c	1831;"	d	file:
FLD	sim/m32r/decode2.c	1839;"	d	file:
FLD	sim/m32r/decode2.c	1864;"	d	file:
FLD	sim/m32r/decode2.c	1872;"	d	file:
FLD	sim/m32r/decode2.c	1894;"	d	file:
FLD	sim/m32r/decode2.c	1902;"	d	file:
FLD	sim/m32r/decode2.c	1922;"	d	file:
FLD	sim/m32r/decode2.c	1930;"	d	file:
FLD	sim/m32r/decode2.c	1950;"	d	file:
FLD	sim/m32r/decode2.c	1958;"	d	file:
FLD	sim/m32r/decode2.c	1978;"	d	file:
FLD	sim/m32r/decode2.c	1986;"	d	file:
FLD	sim/m32r/decode2.c	2006;"	d	file:
FLD	sim/m32r/decode2.c	2013;"	d	file:
FLD	sim/m32r/decode2.c	2019;"	d	file:
FLD	sim/m32r/decode2.c	2027;"	d	file:
FLD	sim/m32r/decode2.c	2042;"	d	file:
FLD	sim/m32r/decode2.c	2049;"	d	file:
FLD	sim/m32r/decode2.c	2061;"	d	file:
FLD	sim/m32r/decode2.c	2069;"	d	file:
FLD	sim/m32r/decode2.c	2089;"	d	file:
FLD	sim/m32r/decode2.c	2097;"	d	file:
FLD	sim/m32r/decode2.c	2122;"	d	file:
FLD	sim/m32r/decode2.c	2130;"	d	file:
FLD	sim/m32r/decode2.c	2151;"	d	file:
FLD	sim/m32r/decode2.c	2159;"	d	file:
FLD	sim/m32r/decode2.c	2181;"	d	file:
FLD	sim/m32r/decode2.c	2189;"	d	file:
FLD	sim/m32r/decode2.c	2214;"	d	file:
FLD	sim/m32r/decode2.c	2222;"	d	file:
FLD	sim/m32r/decode2.c	2244;"	d	file:
FLD	sim/m32r/decode2.c	2252;"	d	file:
FLD	sim/m32r/decode2.c	2277;"	d	file:
FLD	sim/m32r/decode2.c	2285;"	d	file:
FLD	sim/m32r/decode2.c	2307;"	d	file:
FLD	sim/m32r/decode2.c	2315;"	d	file:
FLD	sim/m32r/decode2.c	2340;"	d	file:
FLD	sim/m32r/decode2.c	2348;"	d	file:
FLD	sim/m32r/decode2.c	2371;"	d	file:
FLD	sim/m32r/decode2.c	2379;"	d	file:
FLD	sim/m32r/decode2.c	2402;"	d	file:
FLD	sim/m32r/decode2.c	2410;"	d	file:
FLD	sim/m32r/decode2.c	2433;"	d	file:
FLD	sim/m32r/decode2.c	2441;"	d	file:
FLD	sim/m32r/decode2.c	2456;"	d	file:
FLD	sim/m32r/decode2.c	2464;"	d	file:
FLD	sim/m32r/decode2.c	2486;"	d	file:
FLD	sim/m32r/decode2.c	2494;"	d	file:
FLD	sim/m32r/decode2.c	2516;"	d	file:
FLD	sim/m32r/decode2.c	2524;"	d	file:
FLD	sim/m32r/decode2.c	2546;"	d	file:
FLD	sim/m32r/decode2.c	2553;"	d	file:
FLD	sim/m32r/decode2.c	2559;"	d	file:
FLD	sim/m32r/decode2.c	2567;"	d	file:
FLD	sim/m32r/decode2.c	2589;"	d	file:
FLD	sim/m32r/decode2.c	2597;"	d	file:
FLD	sim/m32r/decode2.c	2619;"	d	file:
FLD	sim/m32r/decode2.c	2627;"	d	file:
FLD	sim/m32r/decode2.c	2649;"	d	file:
FLD	sim/m32r/decode2.c	2656;"	d	file:
FLD	sim/m32r/decode2.c	2662;"	d	file:
FLD	sim/m32r/decode2.c	2670;"	d	file:
FLD	sim/m32r/decode2.c	2679;"	d	file:
FLD	sim/m32r/decode2.c	2687;"	d	file:
FLD	sim/m32r/decode2.c	2696;"	d	file:
FLD	sim/m32r/decode2.c	2704;"	d	file:
FLD	sim/m32r/decode2.c	2727;"	d	file:
FLD	sim/m32r/decode2.c	2735;"	d	file:
FLD	sim/m32r/decode2.c	2755;"	d	file:
FLD	sim/m32r/decode2.c	765;"	d	file:
FLD	sim/m32r/decode2.c	771;"	d	file:
FLD	sim/m32r/decode2.c	779;"	d	file:
FLD	sim/m32r/decode2.c	802;"	d	file:
FLD	sim/m32r/decode2.c	810;"	d	file:
FLD	sim/m32r/decode2.c	835;"	d	file:
FLD	sim/m32r/decode2.c	843;"	d	file:
FLD	sim/m32r/decode2.c	868;"	d	file:
FLD	sim/m32r/decode2.c	876;"	d	file:
FLD	sim/m32r/decode2.c	901;"	d	file:
FLD	sim/m32r/decode2.c	909;"	d	file:
FLD	sim/m32r/decode2.c	930;"	d	file:
FLD	sim/m32r/decode2.c	938;"	d	file:
FLD	sim/m32r/decode2.c	961;"	d	file:
FLD	sim/m32r/decode2.c	969;"	d	file:
FLD	sim/m32r/decode2.c	994;"	d	file:
FLD	sim/m32r/decodex.c	1012;"	d	file:
FLD	sim/m32r/decodex.c	1020;"	d	file:
FLD	sim/m32r/decodex.c	1045;"	d	file:
FLD	sim/m32r/decodex.c	1053;"	d	file:
FLD	sim/m32r/decodex.c	1073;"	d	file:
FLD	sim/m32r/decodex.c	1081;"	d	file:
FLD	sim/m32r/decodex.c	1097;"	d	file:
FLD	sim/m32r/decodex.c	1105;"	d	file:
FLD	sim/m32r/decodex.c	1121;"	d	file:
FLD	sim/m32r/decodex.c	1129;"	d	file:
FLD	sim/m32r/decodex.c	1145;"	d	file:
FLD	sim/m32r/decodex.c	1153;"	d	file:
FLD	sim/m32r/decodex.c	1169;"	d	file:
FLD	sim/m32r/decodex.c	1177;"	d	file:
FLD	sim/m32r/decodex.c	1192;"	d	file:
FLD	sim/m32r/decodex.c	1200;"	d	file:
FLD	sim/m32r/decodex.c	1215;"	d	file:
FLD	sim/m32r/decodex.c	1223;"	d	file:
FLD	sim/m32r/decodex.c	1245;"	d	file:
FLD	sim/m32r/decodex.c	1253;"	d	file:
FLD	sim/m32r/decodex.c	1273;"	d	file:
FLD	sim/m32r/decodex.c	1281;"	d	file:
FLD	sim/m32r/decodex.c	1298;"	d	file:
FLD	sim/m32r/decodex.c	1306;"	d	file:
FLD	sim/m32r/decodex.c	1329;"	d	file:
FLD	sim/m32r/decodex.c	1337;"	d	file:
FLD	sim/m32r/decodex.c	1354;"	d	file:
FLD	sim/m32r/decodex.c	1362;"	d	file:
FLD	sim/m32r/decodex.c	1380;"	d	file:
FLD	sim/m32r/decodex.c	1388;"	d	file:
FLD	sim/m32r/decodex.c	1405;"	d	file:
FLD	sim/m32r/decodex.c	1413;"	d	file:
FLD	sim/m32r/decodex.c	1435;"	d	file:
FLD	sim/m32r/decodex.c	1443;"	d	file:
FLD	sim/m32r/decodex.c	1468;"	d	file:
FLD	sim/m32r/decodex.c	1476;"	d	file:
FLD	sim/m32r/decodex.c	1498;"	d	file:
FLD	sim/m32r/decodex.c	1506;"	d	file:
FLD	sim/m32r/decodex.c	1531;"	d	file:
FLD	sim/m32r/decodex.c	1539;"	d	file:
FLD	sim/m32r/decodex.c	1561;"	d	file:
FLD	sim/m32r/decodex.c	1569;"	d	file:
FLD	sim/m32r/decodex.c	1594;"	d	file:
FLD	sim/m32r/decodex.c	1602;"	d	file:
FLD	sim/m32r/decodex.c	1625;"	d	file:
FLD	sim/m32r/decodex.c	1633;"	d	file:
FLD	sim/m32r/decodex.c	1653;"	d	file:
FLD	sim/m32r/decodex.c	1661;"	d	file:
FLD	sim/m32r/decodex.c	1681;"	d	file:
FLD	sim/m32r/decodex.c	1689;"	d	file:
FLD	sim/m32r/decodex.c	1709;"	d	file:
FLD	sim/m32r/decodex.c	1717;"	d	file:
FLD	sim/m32r/decodex.c	1739;"	d	file:
FLD	sim/m32r/decodex.c	1747;"	d	file:
FLD	sim/m32r/decodex.c	1772;"	d	file:
FLD	sim/m32r/decodex.c	1780;"	d	file:
FLD	sim/m32r/decodex.c	1805;"	d	file:
FLD	sim/m32r/decodex.c	1813;"	d	file:
FLD	sim/m32r/decodex.c	1835;"	d	file:
FLD	sim/m32r/decodex.c	1843;"	d	file:
FLD	sim/m32r/decodex.c	1863;"	d	file:
FLD	sim/m32r/decodex.c	1871;"	d	file:
FLD	sim/m32r/decodex.c	1891;"	d	file:
FLD	sim/m32r/decodex.c	1899;"	d	file:
FLD	sim/m32r/decodex.c	1919;"	d	file:
FLD	sim/m32r/decodex.c	1927;"	d	file:
FLD	sim/m32r/decodex.c	1947;"	d	file:
FLD	sim/m32r/decodex.c	1954;"	d	file:
FLD	sim/m32r/decodex.c	1960;"	d	file:
FLD	sim/m32r/decodex.c	1968;"	d	file:
FLD	sim/m32r/decodex.c	1983;"	d	file:
FLD	sim/m32r/decodex.c	1990;"	d	file:
FLD	sim/m32r/decodex.c	2002;"	d	file:
FLD	sim/m32r/decodex.c	2010;"	d	file:
FLD	sim/m32r/decodex.c	2030;"	d	file:
FLD	sim/m32r/decodex.c	2038;"	d	file:
FLD	sim/m32r/decodex.c	2063;"	d	file:
FLD	sim/m32r/decodex.c	2071;"	d	file:
FLD	sim/m32r/decodex.c	2092;"	d	file:
FLD	sim/m32r/decodex.c	2100;"	d	file:
FLD	sim/m32r/decodex.c	2122;"	d	file:
FLD	sim/m32r/decodex.c	2130;"	d	file:
FLD	sim/m32r/decodex.c	2155;"	d	file:
FLD	sim/m32r/decodex.c	2163;"	d	file:
FLD	sim/m32r/decodex.c	2185;"	d	file:
FLD	sim/m32r/decodex.c	2193;"	d	file:
FLD	sim/m32r/decodex.c	2218;"	d	file:
FLD	sim/m32r/decodex.c	2226;"	d	file:
FLD	sim/m32r/decodex.c	2248;"	d	file:
FLD	sim/m32r/decodex.c	2256;"	d	file:
FLD	sim/m32r/decodex.c	2281;"	d	file:
FLD	sim/m32r/decodex.c	2289;"	d	file:
FLD	sim/m32r/decodex.c	2312;"	d	file:
FLD	sim/m32r/decodex.c	2320;"	d	file:
FLD	sim/m32r/decodex.c	2343;"	d	file:
FLD	sim/m32r/decodex.c	2351;"	d	file:
FLD	sim/m32r/decodex.c	2374;"	d	file:
FLD	sim/m32r/decodex.c	2382;"	d	file:
FLD	sim/m32r/decodex.c	2397;"	d	file:
FLD	sim/m32r/decodex.c	2405;"	d	file:
FLD	sim/m32r/decodex.c	2427;"	d	file:
FLD	sim/m32r/decodex.c	2435;"	d	file:
FLD	sim/m32r/decodex.c	2457;"	d	file:
FLD	sim/m32r/decodex.c	2465;"	d	file:
FLD	sim/m32r/decodex.c	2487;"	d	file:
FLD	sim/m32r/decodex.c	2494;"	d	file:
FLD	sim/m32r/decodex.c	2500;"	d	file:
FLD	sim/m32r/decodex.c	2508;"	d	file:
FLD	sim/m32r/decodex.c	2530;"	d	file:
FLD	sim/m32r/decodex.c	2538;"	d	file:
FLD	sim/m32r/decodex.c	2560;"	d	file:
FLD	sim/m32r/decodex.c	2568;"	d	file:
FLD	sim/m32r/decodex.c	2590;"	d	file:
FLD	sim/m32r/decodex.c	2597;"	d	file:
FLD	sim/m32r/decodex.c	2603;"	d	file:
FLD	sim/m32r/decodex.c	2611;"	d	file:
FLD	sim/m32r/decodex.c	2620;"	d	file:
FLD	sim/m32r/decodex.c	2628;"	d	file:
FLD	sim/m32r/decodex.c	2637;"	d	file:
FLD	sim/m32r/decodex.c	2645;"	d	file:
FLD	sim/m32r/decodex.c	2668;"	d	file:
FLD	sim/m32r/decodex.c	2676;"	d	file:
FLD	sim/m32r/decodex.c	2696;"	d	file:
FLD	sim/m32r/decodex.c	706;"	d	file:
FLD	sim/m32r/decodex.c	712;"	d	file:
FLD	sim/m32r/decodex.c	720;"	d	file:
FLD	sim/m32r/decodex.c	743;"	d	file:
FLD	sim/m32r/decodex.c	751;"	d	file:
FLD	sim/m32r/decodex.c	776;"	d	file:
FLD	sim/m32r/decodex.c	784;"	d	file:
FLD	sim/m32r/decodex.c	809;"	d	file:
FLD	sim/m32r/decodex.c	817;"	d	file:
FLD	sim/m32r/decodex.c	842;"	d	file:
FLD	sim/m32r/decodex.c	850;"	d	file:
FLD	sim/m32r/decodex.c	871;"	d	file:
FLD	sim/m32r/decodex.c	879;"	d	file:
FLD	sim/m32r/decodex.c	902;"	d	file:
FLD	sim/m32r/decodex.c	910;"	d	file:
FLD	sim/m32r/decodex.c	935;"	d	file:
FLD	sim/m32r/decodex.c	943;"	d	file:
FLD	sim/m32r/decodex.c	966;"	d	file:
FLD	sim/m32r/decodex.c	974;"	d	file:
FLD	sim/m32r/decodex.c	989;"	d	file:
FLD	sim/m32r/decodex.c	997;"	d	file:
FLD	sim/m32r/model.c	1003;"	d	file:
FLD	sim/m32r/model.c	1019;"	d	file:
FLD	sim/m32r/model.c	1025;"	d	file:
FLD	sim/m32r/model.c	1041;"	d	file:
FLD	sim/m32r/model.c	1047;"	d	file:
FLD	sim/m32r/model.c	1063;"	d	file:
FLD	sim/m32r/model.c	1069;"	d	file:
FLD	sim/m32r/model.c	106;"	d	file:
FLD	sim/m32r/model.c	1085;"	d	file:
FLD	sim/m32r/model.c	1091;"	d	file:
FLD	sim/m32r/model.c	1107;"	d	file:
FLD	sim/m32r/model.c	1113;"	d	file:
FLD	sim/m32r/model.c	1129;"	d	file:
FLD	sim/m32r/model.c	112;"	d	file:
FLD	sim/m32r/model.c	1135;"	d	file:
FLD	sim/m32r/model.c	1163;"	d	file:
FLD	sim/m32r/model.c	1169;"	d	file:
FLD	sim/m32r/model.c	1184;"	d	file:
FLD	sim/m32r/model.c	1190;"	d	file:
FLD	sim/m32r/model.c	1205;"	d	file:
FLD	sim/m32r/model.c	1211;"	d	file:
FLD	sim/m32r/model.c	1226;"	d	file:
FLD	sim/m32r/model.c	1232;"	d	file:
FLD	sim/m32r/model.c	1248;"	d	file:
FLD	sim/m32r/model.c	1254;"	d	file:
FLD	sim/m32r/model.c	1270;"	d	file:
FLD	sim/m32r/model.c	1276;"	d	file:
FLD	sim/m32r/model.c	1292;"	d	file:
FLD	sim/m32r/model.c	1298;"	d	file:
FLD	sim/m32r/model.c	129;"	d	file:
FLD	sim/m32r/model.c	1314;"	d	file:
FLD	sim/m32r/model.c	1320;"	d	file:
FLD	sim/m32r/model.c	1336;"	d	file:
FLD	sim/m32r/model.c	1342;"	d	file:
FLD	sim/m32r/model.c	135;"	d	file:
FLD	sim/m32r/model.c	1361;"	d	file:
FLD	sim/m32r/model.c	1367;"	d	file:
FLD	sim/m32r/model.c	1383;"	d	file:
FLD	sim/m32r/model.c	1389;"	d	file:
FLD	sim/m32r/model.c	1405;"	d	file:
FLD	sim/m32r/model.c	1411;"	d	file:
FLD	sim/m32r/model.c	1427;"	d	file:
FLD	sim/m32r/model.c	1433;"	d	file:
FLD	sim/m32r/model.c	1449;"	d	file:
FLD	sim/m32r/model.c	1455;"	d	file:
FLD	sim/m32r/model.c	1472;"	d	file:
FLD	sim/m32r/model.c	1478;"	d	file:
FLD	sim/m32r/model.c	1493;"	d	file:
FLD	sim/m32r/model.c	1499;"	d	file:
FLD	sim/m32r/model.c	1514;"	d	file:
FLD	sim/m32r/model.c	1520;"	d	file:
FLD	sim/m32r/model.c	1535;"	d	file:
FLD	sim/m32r/model.c	1541;"	d	file:
FLD	sim/m32r/model.c	154;"	d	file:
FLD	sim/m32r/model.c	1556;"	d	file:
FLD	sim/m32r/model.c	1562;"	d	file:
FLD	sim/m32r/model.c	1576;"	d	file:
FLD	sim/m32r/model.c	1582;"	d	file:
FLD	sim/m32r/model.c	1596;"	d	file:
FLD	sim/m32r/model.c	1602;"	d	file:
FLD	sim/m32r/model.c	160;"	d	file:
FLD	sim/m32r/model.c	1617;"	d	file:
FLD	sim/m32r/model.c	1623;"	d	file:
FLD	sim/m32r/model.c	1640;"	d	file:
FLD	sim/m32r/model.c	1646;"	d	file:
FLD	sim/m32r/model.c	1659;"	d	file:
FLD	sim/m32r/model.c	1665;"	d	file:
FLD	sim/m32r/model.c	1682;"	d	file:
FLD	sim/m32r/model.c	1688;"	d	file:
FLD	sim/m32r/model.c	1700;"	d	file:
FLD	sim/m32r/model.c	1706;"	d	file:
FLD	sim/m32r/model.c	1718;"	d	file:
FLD	sim/m32r/model.c	1724;"	d	file:
FLD	sim/m32r/model.c	1737;"	d	file:
FLD	sim/m32r/model.c	1743;"	d	file:
FLD	sim/m32r/model.c	1758;"	d	file:
FLD	sim/m32r/model.c	1764;"	d	file:
FLD	sim/m32r/model.c	177;"	d	file:
FLD	sim/m32r/model.c	1783;"	d	file:
FLD	sim/m32r/model.c	1789;"	d	file:
FLD	sim/m32r/model.c	1806;"	d	file:
FLD	sim/m32r/model.c	1812;"	d	file:
FLD	sim/m32r/model.c	1829;"	d	file:
FLD	sim/m32r/model.c	1835;"	d	file:
FLD	sim/m32r/model.c	183;"	d	file:
FLD	sim/m32r/model.c	1854;"	d	file:
FLD	sim/m32r/model.c	1860;"	d	file:
FLD	sim/m32r/model.c	1877;"	d	file:
FLD	sim/m32r/model.c	1883;"	d	file:
FLD	sim/m32r/model.c	1900;"	d	file:
FLD	sim/m32r/model.c	1906;"	d	file:
FLD	sim/m32r/model.c	1925;"	d	file:
FLD	sim/m32r/model.c	1931;"	d	file:
FLD	sim/m32r/model.c	1948;"	d	file:
FLD	sim/m32r/model.c	1954;"	d	file:
FLD	sim/m32r/model.c	1971;"	d	file:
FLD	sim/m32r/model.c	1977;"	d	file:
FLD	sim/m32r/model.c	1993;"	d	file:
FLD	sim/m32r/model.c	1999;"	d	file:
FLD	sim/m32r/model.c	2015;"	d	file:
FLD	sim/m32r/model.c	2021;"	d	file:
FLD	sim/m32r/model.c	202;"	d	file:
FLD	sim/m32r/model.c	2037;"	d	file:
FLD	sim/m32r/model.c	2043;"	d	file:
FLD	sim/m32r/model.c	2059;"	d	file:
FLD	sim/m32r/model.c	2065;"	d	file:
FLD	sim/m32r/model.c	2081;"	d	file:
FLD	sim/m32r/model.c	2087;"	d	file:
FLD	sim/m32r/model.c	208;"	d	file:
FLD	sim/m32r/model.c	2103;"	d	file:
FLD	sim/m32r/model.c	2109;"	d	file:
FLD	sim/m32r/model.c	2135;"	d	file:
FLD	sim/m32r/model.c	2141;"	d	file:
FLD	sim/m32r/model.c	2167;"	d	file:
FLD	sim/m32r/model.c	2173;"	d	file:
FLD	sim/m32r/model.c	2192;"	d	file:
FLD	sim/m32r/model.c	2198;"	d	file:
FLD	sim/m32r/model.c	2217;"	d	file:
FLD	sim/m32r/model.c	2223;"	d	file:
FLD	sim/m32r/model.c	2242;"	d	file:
FLD	sim/m32r/model.c	2248;"	d	file:
FLD	sim/m32r/model.c	225;"	d	file:
FLD	sim/m32r/model.c	2261;"	d	file:
FLD	sim/m32r/model.c	2267;"	d	file:
FLD	sim/m32r/model.c	2279;"	d	file:
FLD	sim/m32r/model.c	2285;"	d	file:
FLD	sim/m32r/model.c	2298;"	d	file:
FLD	sim/m32r/model.c	2304;"	d	file:
FLD	sim/m32r/model.c	2317;"	d	file:
FLD	sim/m32r/model.c	231;"	d	file:
FLD	sim/m32r/model.c	2323;"	d	file:
FLD	sim/m32r/model.c	2338;"	d	file:
FLD	sim/m32r/model.c	2344;"	d	file:
FLD	sim/m32r/model.c	2359;"	d	file:
FLD	sim/m32r/model.c	2365;"	d	file:
FLD	sim/m32r/model.c	2380;"	d	file:
FLD	sim/m32r/model.c	2386;"	d	file:
FLD	sim/m32r/model.c	2396;"	d	file:
FLD	sim/m32r/model.c	2402;"	d	file:
FLD	sim/m32r/model.c	2412;"	d	file:
FLD	sim/m32r/model.c	2418;"	d	file:
FLD	sim/m32r/model.c	2428;"	d	file:
FLD	sim/m32r/model.c	2434;"	d	file:
FLD	sim/m32r/model.c	2444;"	d	file:
FLD	sim/m32r/model.c	2450;"	d	file:
FLD	sim/m32r/model.c	2460;"	d	file:
FLD	sim/m32r/model.c	2466;"	d	file:
FLD	sim/m32r/model.c	2476;"	d	file:
FLD	sim/m32r/model.c	2482;"	d	file:
FLD	sim/m32r/model.c	248;"	d	file:
FLD	sim/m32r/model.c	2492;"	d	file:
FLD	sim/m32r/model.c	2498;"	d	file:
FLD	sim/m32r/model.c	2508;"	d	file:
FLD	sim/m32r/model.c	2514;"	d	file:
FLD	sim/m32r/model.c	2524;"	d	file:
FLD	sim/m32r/model.c	2530;"	d	file:
FLD	sim/m32r/model.c	2540;"	d	file:
FLD	sim/m32r/model.c	2546;"	d	file:
FLD	sim/m32r/model.c	254;"	d	file:
FLD	sim/m32r/model.c	2556;"	d	file:
FLD	sim/m32r/model.c	2562;"	d	file:
FLD	sim/m32r/model.c	2572;"	d	file:
FLD	sim/m32r/model.c	2578;"	d	file:
FLD	sim/m32r/model.c	2588;"	d	file:
FLD	sim/m32r/model.c	2594;"	d	file:
FLD	sim/m32r/model.c	2604;"	d	file:
FLD	sim/m32r/model.c	2610;"	d	file:
FLD	sim/m32r/model.c	2620;"	d	file:
FLD	sim/m32r/model.c	2626;"	d	file:
FLD	sim/m32r/model.c	2636;"	d	file:
FLD	sim/m32r/model.c	2642;"	d	file:
FLD	sim/m32r/model.c	2652;"	d	file:
FLD	sim/m32r/model.c	2658;"	d	file:
FLD	sim/m32r/model.c	2668;"	d	file:
FLD	sim/m32r/model.c	2674;"	d	file:
FLD	sim/m32r/model.c	2684;"	d	file:
FLD	sim/m32r/model.c	2690;"	d	file:
FLD	sim/m32r/model.c	2700;"	d	file:
FLD	sim/m32r/model.c	2706;"	d	file:
FLD	sim/m32r/model.c	2716;"	d	file:
FLD	sim/m32r/model.c	2722;"	d	file:
FLD	sim/m32r/model.c	2732;"	d	file:
FLD	sim/m32r/model.c	2738;"	d	file:
FLD	sim/m32r/model.c	273;"	d	file:
FLD	sim/m32r/model.c	2748;"	d	file:
FLD	sim/m32r/model.c	2754;"	d	file:
FLD	sim/m32r/model.c	2764;"	d	file:
FLD	sim/m32r/model.c	2770;"	d	file:
FLD	sim/m32r/model.c	2780;"	d	file:
FLD	sim/m32r/model.c	2786;"	d	file:
FLD	sim/m32r/model.c	2796;"	d	file:
FLD	sim/m32r/model.c	279;"	d	file:
FLD	sim/m32r/model.c	2802;"	d	file:
FLD	sim/m32r/model.c	2812;"	d	file:
FLD	sim/m32r/model.c	2818;"	d	file:
FLD	sim/m32r/model.c	2828;"	d	file:
FLD	sim/m32r/model.c	2834;"	d	file:
FLD	sim/m32r/model.c	2844;"	d	file:
FLD	sim/m32r/model.c	2850;"	d	file:
FLD	sim/m32r/model.c	2860;"	d	file:
FLD	sim/m32r/model.c	2866;"	d	file:
FLD	sim/m32r/model.c	2876;"	d	file:
FLD	sim/m32r/model.c	2882;"	d	file:
FLD	sim/m32r/model.c	2892;"	d	file:
FLD	sim/m32r/model.c	2898;"	d	file:
FLD	sim/m32r/model.c	2908;"	d	file:
FLD	sim/m32r/model.c	2914;"	d	file:
FLD	sim/m32r/model.c	2924;"	d	file:
FLD	sim/m32r/model.c	2930;"	d	file:
FLD	sim/m32r/model.c	2940;"	d	file:
FLD	sim/m32r/model.c	2946;"	d	file:
FLD	sim/m32r/model.c	2956;"	d	file:
FLD	sim/m32r/model.c	2962;"	d	file:
FLD	sim/m32r/model.c	296;"	d	file:
FLD	sim/m32r/model.c	2972;"	d	file:
FLD	sim/m32r/model.c	2978;"	d	file:
FLD	sim/m32r/model.c	2988;"	d	file:
FLD	sim/m32r/model.c	2994;"	d	file:
FLD	sim/m32r/model.c	3004;"	d	file:
FLD	sim/m32r/model.c	3010;"	d	file:
FLD	sim/m32r/model.c	3020;"	d	file:
FLD	sim/m32r/model.c	3026;"	d	file:
FLD	sim/m32r/model.c	302;"	d	file:
FLD	sim/m32r/model.c	3036;"	d	file:
FLD	sim/m32r/model.c	3042;"	d	file:
FLD	sim/m32r/model.c	3052;"	d	file:
FLD	sim/m32r/model.c	3058;"	d	file:
FLD	sim/m32r/model.c	3068;"	d	file:
FLD	sim/m32r/model.c	3074;"	d	file:
FLD	sim/m32r/model.c	3084;"	d	file:
FLD	sim/m32r/model.c	3090;"	d	file:
FLD	sim/m32r/model.c	3100;"	d	file:
FLD	sim/m32r/model.c	3106;"	d	file:
FLD	sim/m32r/model.c	3116;"	d	file:
FLD	sim/m32r/model.c	3122;"	d	file:
FLD	sim/m32r/model.c	3132;"	d	file:
FLD	sim/m32r/model.c	3138;"	d	file:
FLD	sim/m32r/model.c	3148;"	d	file:
FLD	sim/m32r/model.c	3154;"	d	file:
FLD	sim/m32r/model.c	3164;"	d	file:
FLD	sim/m32r/model.c	3170;"	d	file:
FLD	sim/m32r/model.c	3180;"	d	file:
FLD	sim/m32r/model.c	3186;"	d	file:
FLD	sim/m32r/model.c	3196;"	d	file:
FLD	sim/m32r/model.c	3202;"	d	file:
FLD	sim/m32r/model.c	3212;"	d	file:
FLD	sim/m32r/model.c	3218;"	d	file:
FLD	sim/m32r/model.c	321;"	d	file:
FLD	sim/m32r/model.c	3228;"	d	file:
FLD	sim/m32r/model.c	3234;"	d	file:
FLD	sim/m32r/model.c	3244;"	d	file:
FLD	sim/m32r/model.c	3250;"	d	file:
FLD	sim/m32r/model.c	3260;"	d	file:
FLD	sim/m32r/model.c	3266;"	d	file:
FLD	sim/m32r/model.c	3276;"	d	file:
FLD	sim/m32r/model.c	327;"	d	file:
FLD	sim/m32r/model.c	3282;"	d	file:
FLD	sim/m32r/model.c	3292;"	d	file:
FLD	sim/m32r/model.c	3298;"	d	file:
FLD	sim/m32r/model.c	3308;"	d	file:
FLD	sim/m32r/model.c	3314;"	d	file:
FLD	sim/m32r/model.c	3324;"	d	file:
FLD	sim/m32r/model.c	3330;"	d	file:
FLD	sim/m32r/model.c	3340;"	d	file:
FLD	sim/m32r/model.c	3346;"	d	file:
FLD	sim/m32r/model.c	3356;"	d	file:
FLD	sim/m32r/model.c	3362;"	d	file:
FLD	sim/m32r/model.c	3372;"	d	file:
FLD	sim/m32r/model.c	3378;"	d	file:
FLD	sim/m32r/model.c	3388;"	d	file:
FLD	sim/m32r/model.c	3394;"	d	file:
FLD	sim/m32r/model.c	339;"	d	file:
FLD	sim/m32r/model.c	3404;"	d	file:
FLD	sim/m32r/model.c	3410;"	d	file:
FLD	sim/m32r/model.c	3420;"	d	file:
FLD	sim/m32r/model.c	3426;"	d	file:
FLD	sim/m32r/model.c	3436;"	d	file:
FLD	sim/m32r/model.c	3442;"	d	file:
FLD	sim/m32r/model.c	3452;"	d	file:
FLD	sim/m32r/model.c	3458;"	d	file:
FLD	sim/m32r/model.c	345;"	d	file:
FLD	sim/m32r/model.c	3468;"	d	file:
FLD	sim/m32r/model.c	3474;"	d	file:
FLD	sim/m32r/model.c	3484;"	d	file:
FLD	sim/m32r/model.c	3490;"	d	file:
FLD	sim/m32r/model.c	3500;"	d	file:
FLD	sim/m32r/model.c	3506;"	d	file:
FLD	sim/m32r/model.c	3516;"	d	file:
FLD	sim/m32r/model.c	3522;"	d	file:
FLD	sim/m32r/model.c	3532;"	d	file:
FLD	sim/m32r/model.c	3538;"	d	file:
FLD	sim/m32r/model.c	3548;"	d	file:
FLD	sim/m32r/model.c	3554;"	d	file:
FLD	sim/m32r/model.c	3564;"	d	file:
FLD	sim/m32r/model.c	3570;"	d	file:
FLD	sim/m32r/model.c	357;"	d	file:
FLD	sim/m32r/model.c	3580;"	d	file:
FLD	sim/m32r/model.c	3586;"	d	file:
FLD	sim/m32r/model.c	3596;"	d	file:
FLD	sim/m32r/model.c	3602;"	d	file:
FLD	sim/m32r/model.c	3612;"	d	file:
FLD	sim/m32r/model.c	3618;"	d	file:
FLD	sim/m32r/model.c	3628;"	d	file:
FLD	sim/m32r/model.c	3634;"	d	file:
FLD	sim/m32r/model.c	363;"	d	file:
FLD	sim/m32r/model.c	3644;"	d	file:
FLD	sim/m32r/model.c	3650;"	d	file:
FLD	sim/m32r/model.c	3660;"	d	file:
FLD	sim/m32r/model.c	3666;"	d	file:
FLD	sim/m32r/model.c	3676;"	d	file:
FLD	sim/m32r/model.c	3682;"	d	file:
FLD	sim/m32r/model.c	3692;"	d	file:
FLD	sim/m32r/model.c	3698;"	d	file:
FLD	sim/m32r/model.c	3708;"	d	file:
FLD	sim/m32r/model.c	3714;"	d	file:
FLD	sim/m32r/model.c	3724;"	d	file:
FLD	sim/m32r/model.c	3730;"	d	file:
FLD	sim/m32r/model.c	3740;"	d	file:
FLD	sim/m32r/model.c	3746;"	d	file:
FLD	sim/m32r/model.c	3756;"	d	file:
FLD	sim/m32r/model.c	3762;"	d	file:
FLD	sim/m32r/model.c	3772;"	d	file:
FLD	sim/m32r/model.c	3778;"	d	file:
FLD	sim/m32r/model.c	3788;"	d	file:
FLD	sim/m32r/model.c	3794;"	d	file:
FLD	sim/m32r/model.c	3804;"	d	file:
FLD	sim/m32r/model.c	3810;"	d	file:
FLD	sim/m32r/model.c	3820;"	d	file:
FLD	sim/m32r/model.c	3826;"	d	file:
FLD	sim/m32r/model.c	3836;"	d	file:
FLD	sim/m32r/model.c	3842;"	d	file:
FLD	sim/m32r/model.c	3852;"	d	file:
FLD	sim/m32r/model.c	3858;"	d	file:
FLD	sim/m32r/model.c	3868;"	d	file:
FLD	sim/m32r/model.c	386;"	d	file:
FLD	sim/m32r/model.c	3874;"	d	file:
FLD	sim/m32r/model.c	3884;"	d	file:
FLD	sim/m32r/model.c	3890;"	d	file:
FLD	sim/m32r/model.c	3900;"	d	file:
FLD	sim/m32r/model.c	3906;"	d	file:
FLD	sim/m32r/model.c	3916;"	d	file:
FLD	sim/m32r/model.c	3922;"	d	file:
FLD	sim/m32r/model.c	392;"	d	file:
FLD	sim/m32r/model.c	3932;"	d	file:
FLD	sim/m32r/model.c	3938;"	d	file:
FLD	sim/m32r/model.c	3948;"	d	file:
FLD	sim/m32r/model.c	3954;"	d	file:
FLD	sim/m32r/model.c	3964;"	d	file:
FLD	sim/m32r/model.c	3970;"	d	file:
FLD	sim/m32r/model.c	3980;"	d	file:
FLD	sim/m32r/model.c	3986;"	d	file:
FLD	sim/m32r/model.c	3996;"	d	file:
FLD	sim/m32r/model.c	39;"	d	file:
FLD	sim/m32r/model.c	4002;"	d	file:
FLD	sim/m32r/model.c	4012;"	d	file:
FLD	sim/m32r/model.c	4018;"	d	file:
FLD	sim/m32r/model.c	4028;"	d	file:
FLD	sim/m32r/model.c	4034;"	d	file:
FLD	sim/m32r/model.c	4044;"	d	file:
FLD	sim/m32r/model.c	413;"	d	file:
FLD	sim/m32r/model.c	419;"	d	file:
FLD	sim/m32r/model.c	440;"	d	file:
FLD	sim/m32r/model.c	446;"	d	file:
FLD	sim/m32r/model.c	467;"	d	file:
FLD	sim/m32r/model.c	473;"	d	file:
FLD	sim/m32r/model.c	494;"	d	file:
FLD	sim/m32r/model.c	500;"	d	file:
FLD	sim/m32r/model.c	521;"	d	file:
FLD	sim/m32r/model.c	527;"	d	file:
FLD	sim/m32r/model.c	548;"	d	file:
FLD	sim/m32r/model.c	554;"	d	file:
FLD	sim/m32r/model.c	566;"	d	file:
FLD	sim/m32r/model.c	572;"	d	file:
FLD	sim/m32r/model.c	584;"	d	file:
FLD	sim/m32r/model.c	58;"	d	file:
FLD	sim/m32r/model.c	590;"	d	file:
FLD	sim/m32r/model.c	602;"	d	file:
FLD	sim/m32r/model.c	608;"	d	file:
FLD	sim/m32r/model.c	620;"	d	file:
FLD	sim/m32r/model.c	626;"	d	file:
FLD	sim/m32r/model.c	649;"	d	file:
FLD	sim/m32r/model.c	64;"	d	file:
FLD	sim/m32r/model.c	655;"	d	file:
FLD	sim/m32r/model.c	667;"	d	file:
FLD	sim/m32r/model.c	673;"	d	file:
FLD	sim/m32r/model.c	685;"	d	file:
FLD	sim/m32r/model.c	691;"	d	file:
FLD	sim/m32r/model.c	707;"	d	file:
FLD	sim/m32r/model.c	713;"	d	file:
FLD	sim/m32r/model.c	727;"	d	file:
FLD	sim/m32r/model.c	733;"	d	file:
FLD	sim/m32r/model.c	749;"	d	file:
FLD	sim/m32r/model.c	755;"	d	file:
FLD	sim/m32r/model.c	769;"	d	file:
FLD	sim/m32r/model.c	775;"	d	file:
FLD	sim/m32r/model.c	794;"	d	file:
FLD	sim/m32r/model.c	800;"	d	file:
FLD	sim/m32r/model.c	819;"	d	file:
FLD	sim/m32r/model.c	81;"	d	file:
FLD	sim/m32r/model.c	825;"	d	file:
FLD	sim/m32r/model.c	844;"	d	file:
FLD	sim/m32r/model.c	850;"	d	file:
FLD	sim/m32r/model.c	869;"	d	file:
FLD	sim/m32r/model.c	875;"	d	file:
FLD	sim/m32r/model.c	87;"	d	file:
FLD	sim/m32r/model.c	889;"	d	file:
FLD	sim/m32r/model.c	895;"	d	file:
FLD	sim/m32r/model.c	909;"	d	file:
FLD	sim/m32r/model.c	915;"	d	file:
FLD	sim/m32r/model.c	931;"	d	file:
FLD	sim/m32r/model.c	937;"	d	file:
FLD	sim/m32r/model.c	953;"	d	file:
FLD	sim/m32r/model.c	959;"	d	file:
FLD	sim/m32r/model.c	975;"	d	file:
FLD	sim/m32r/model.c	981;"	d	file:
FLD	sim/m32r/model.c	997;"	d	file:
FLD	sim/m32r/model2.c	1008;"	d	file:
FLD	sim/m32r/model2.c	1014;"	d	file:
FLD	sim/m32r/model2.c	1033;"	d	file:
FLD	sim/m32r/model2.c	1039;"	d	file:
FLD	sim/m32r/model2.c	1058;"	d	file:
FLD	sim/m32r/model2.c	1064;"	d	file:
FLD	sim/m32r/model2.c	106;"	d	file:
FLD	sim/m32r/model2.c	1083;"	d	file:
FLD	sim/m32r/model2.c	1089;"	d	file:
FLD	sim/m32r/model2.c	1108;"	d	file:
FLD	sim/m32r/model2.c	1114;"	d	file:
FLD	sim/m32r/model2.c	112;"	d	file:
FLD	sim/m32r/model2.c	1133;"	d	file:
FLD	sim/m32r/model2.c	1139;"	d	file:
FLD	sim/m32r/model2.c	1158;"	d	file:
FLD	sim/m32r/model2.c	1164;"	d	file:
FLD	sim/m32r/model2.c	1183;"	d	file:
FLD	sim/m32r/model2.c	1189;"	d	file:
FLD	sim/m32r/model2.c	1203;"	d	file:
FLD	sim/m32r/model2.c	1209;"	d	file:
FLD	sim/m32r/model2.c	1223;"	d	file:
FLD	sim/m32r/model2.c	1229;"	d	file:
FLD	sim/m32r/model2.c	1243;"	d	file:
FLD	sim/m32r/model2.c	1249;"	d	file:
FLD	sim/m32r/model2.c	1263;"	d	file:
FLD	sim/m32r/model2.c	1269;"	d	file:
FLD	sim/m32r/model2.c	1285;"	d	file:
FLD	sim/m32r/model2.c	1291;"	d	file:
FLD	sim/m32r/model2.c	129;"	d	file:
FLD	sim/m32r/model2.c	1307;"	d	file:
FLD	sim/m32r/model2.c	1313;"	d	file:
FLD	sim/m32r/model2.c	1329;"	d	file:
FLD	sim/m32r/model2.c	1335;"	d	file:
FLD	sim/m32r/model2.c	1351;"	d	file:
FLD	sim/m32r/model2.c	1357;"	d	file:
FLD	sim/m32r/model2.c	135;"	d	file:
FLD	sim/m32r/model2.c	1373;"	d	file:
FLD	sim/m32r/model2.c	1379;"	d	file:
FLD	sim/m32r/model2.c	1395;"	d	file:
FLD	sim/m32r/model2.c	1401;"	d	file:
FLD	sim/m32r/model2.c	1417;"	d	file:
FLD	sim/m32r/model2.c	1423;"	d	file:
FLD	sim/m32r/model2.c	1439;"	d	file:
FLD	sim/m32r/model2.c	1445;"	d	file:
FLD	sim/m32r/model2.c	1461;"	d	file:
FLD	sim/m32r/model2.c	1467;"	d	file:
FLD	sim/m32r/model2.c	1483;"	d	file:
FLD	sim/m32r/model2.c	1489;"	d	file:
FLD	sim/m32r/model2.c	1517;"	d	file:
FLD	sim/m32r/model2.c	1523;"	d	file:
FLD	sim/m32r/model2.c	1538;"	d	file:
FLD	sim/m32r/model2.c	1544;"	d	file:
FLD	sim/m32r/model2.c	154;"	d	file:
FLD	sim/m32r/model2.c	1559;"	d	file:
FLD	sim/m32r/model2.c	1565;"	d	file:
FLD	sim/m32r/model2.c	1580;"	d	file:
FLD	sim/m32r/model2.c	1586;"	d	file:
FLD	sim/m32r/model2.c	1602;"	d	file:
FLD	sim/m32r/model2.c	1608;"	d	file:
FLD	sim/m32r/model2.c	160;"	d	file:
FLD	sim/m32r/model2.c	1624;"	d	file:
FLD	sim/m32r/model2.c	1630;"	d	file:
FLD	sim/m32r/model2.c	1646;"	d	file:
FLD	sim/m32r/model2.c	1652;"	d	file:
FLD	sim/m32r/model2.c	1668;"	d	file:
FLD	sim/m32r/model2.c	1674;"	d	file:
FLD	sim/m32r/model2.c	1690;"	d	file:
FLD	sim/m32r/model2.c	1696;"	d	file:
FLD	sim/m32r/model2.c	1715;"	d	file:
FLD	sim/m32r/model2.c	1721;"	d	file:
FLD	sim/m32r/model2.c	1737;"	d	file:
FLD	sim/m32r/model2.c	1743;"	d	file:
FLD	sim/m32r/model2.c	1759;"	d	file:
FLD	sim/m32r/model2.c	1765;"	d	file:
FLD	sim/m32r/model2.c	177;"	d	file:
FLD	sim/m32r/model2.c	1781;"	d	file:
FLD	sim/m32r/model2.c	1787;"	d	file:
FLD	sim/m32r/model2.c	1803;"	d	file:
FLD	sim/m32r/model2.c	1809;"	d	file:
FLD	sim/m32r/model2.c	1826;"	d	file:
FLD	sim/m32r/model2.c	1832;"	d	file:
FLD	sim/m32r/model2.c	183;"	d	file:
FLD	sim/m32r/model2.c	1847;"	d	file:
FLD	sim/m32r/model2.c	1853;"	d	file:
FLD	sim/m32r/model2.c	1868;"	d	file:
FLD	sim/m32r/model2.c	1874;"	d	file:
FLD	sim/m32r/model2.c	1889;"	d	file:
FLD	sim/m32r/model2.c	1895;"	d	file:
FLD	sim/m32r/model2.c	1910;"	d	file:
FLD	sim/m32r/model2.c	1916;"	d	file:
FLD	sim/m32r/model2.c	1930;"	d	file:
FLD	sim/m32r/model2.c	1936;"	d	file:
FLD	sim/m32r/model2.c	1950;"	d	file:
FLD	sim/m32r/model2.c	1956;"	d	file:
FLD	sim/m32r/model2.c	1971;"	d	file:
FLD	sim/m32r/model2.c	1977;"	d	file:
FLD	sim/m32r/model2.c	1994;"	d	file:
FLD	sim/m32r/model2.c	2000;"	d	file:
FLD	sim/m32r/model2.c	2013;"	d	file:
FLD	sim/m32r/model2.c	2019;"	d	file:
FLD	sim/m32r/model2.c	202;"	d	file:
FLD	sim/m32r/model2.c	2036;"	d	file:
FLD	sim/m32r/model2.c	2042;"	d	file:
FLD	sim/m32r/model2.c	2054;"	d	file:
FLD	sim/m32r/model2.c	2060;"	d	file:
FLD	sim/m32r/model2.c	2072;"	d	file:
FLD	sim/m32r/model2.c	2078;"	d	file:
FLD	sim/m32r/model2.c	208;"	d	file:
FLD	sim/m32r/model2.c	2091;"	d	file:
FLD	sim/m32r/model2.c	2097;"	d	file:
FLD	sim/m32r/model2.c	2112;"	d	file:
FLD	sim/m32r/model2.c	2118;"	d	file:
FLD	sim/m32r/model2.c	2137;"	d	file:
FLD	sim/m32r/model2.c	2143;"	d	file:
FLD	sim/m32r/model2.c	2160;"	d	file:
FLD	sim/m32r/model2.c	2166;"	d	file:
FLD	sim/m32r/model2.c	2183;"	d	file:
FLD	sim/m32r/model2.c	2189;"	d	file:
FLD	sim/m32r/model2.c	2208;"	d	file:
FLD	sim/m32r/model2.c	2214;"	d	file:
FLD	sim/m32r/model2.c	2231;"	d	file:
FLD	sim/m32r/model2.c	2237;"	d	file:
FLD	sim/m32r/model2.c	2254;"	d	file:
FLD	sim/m32r/model2.c	225;"	d	file:
FLD	sim/m32r/model2.c	2260;"	d	file:
FLD	sim/m32r/model2.c	2279;"	d	file:
FLD	sim/m32r/model2.c	2285;"	d	file:
FLD	sim/m32r/model2.c	2302;"	d	file:
FLD	sim/m32r/model2.c	2308;"	d	file:
FLD	sim/m32r/model2.c	231;"	d	file:
FLD	sim/m32r/model2.c	2325;"	d	file:
FLD	sim/m32r/model2.c	2331;"	d	file:
FLD	sim/m32r/model2.c	2347;"	d	file:
FLD	sim/m32r/model2.c	2353;"	d	file:
FLD	sim/m32r/model2.c	2369;"	d	file:
FLD	sim/m32r/model2.c	2375;"	d	file:
FLD	sim/m32r/model2.c	2391;"	d	file:
FLD	sim/m32r/model2.c	2397;"	d	file:
FLD	sim/m32r/model2.c	2413;"	d	file:
FLD	sim/m32r/model2.c	2419;"	d	file:
FLD	sim/m32r/model2.c	2435;"	d	file:
FLD	sim/m32r/model2.c	2441;"	d	file:
FLD	sim/m32r/model2.c	2457;"	d	file:
FLD	sim/m32r/model2.c	2463;"	d	file:
FLD	sim/m32r/model2.c	2489;"	d	file:
FLD	sim/m32r/model2.c	248;"	d	file:
FLD	sim/m32r/model2.c	2495;"	d	file:
FLD	sim/m32r/model2.c	2521;"	d	file:
FLD	sim/m32r/model2.c	2527;"	d	file:
FLD	sim/m32r/model2.c	254;"	d	file:
FLD	sim/m32r/model2.c	2553;"	d	file:
FLD	sim/m32r/model2.c	2559;"	d	file:
FLD	sim/m32r/model2.c	2585;"	d	file:
FLD	sim/m32r/model2.c	2591;"	d	file:
FLD	sim/m32r/model2.c	2610;"	d	file:
FLD	sim/m32r/model2.c	2616;"	d	file:
FLD	sim/m32r/model2.c	2635;"	d	file:
FLD	sim/m32r/model2.c	2641;"	d	file:
FLD	sim/m32r/model2.c	2660;"	d	file:
FLD	sim/m32r/model2.c	2666;"	d	file:
FLD	sim/m32r/model2.c	2679;"	d	file:
FLD	sim/m32r/model2.c	2685;"	d	file:
FLD	sim/m32r/model2.c	2697;"	d	file:
FLD	sim/m32r/model2.c	2703;"	d	file:
FLD	sim/m32r/model2.c	2720;"	d	file:
FLD	sim/m32r/model2.c	2726;"	d	file:
FLD	sim/m32r/model2.c	273;"	d	file:
FLD	sim/m32r/model2.c	2743;"	d	file:
FLD	sim/m32r/model2.c	2749;"	d	file:
FLD	sim/m32r/model2.c	2766;"	d	file:
FLD	sim/m32r/model2.c	2772;"	d	file:
FLD	sim/m32r/model2.c	2786;"	d	file:
FLD	sim/m32r/model2.c	2792;"	d	file:
FLD	sim/m32r/model2.c	279;"	d	file:
FLD	sim/m32r/model2.c	2804;"	d	file:
FLD	sim/m32r/model2.c	2810;"	d	file:
FLD	sim/m32r/model2.c	2826;"	d	file:
FLD	sim/m32r/model2.c	2832;"	d	file:
FLD	sim/m32r/model2.c	2848;"	d	file:
FLD	sim/m32r/model2.c	2854;"	d	file:
FLD	sim/m32r/model2.c	2870;"	d	file:
FLD	sim/m32r/model2.c	2876;"	d	file:
FLD	sim/m32r/model2.c	2892;"	d	file:
FLD	sim/m32r/model2.c	2898;"	d	file:
FLD	sim/m32r/model2.c	2911;"	d	file:
FLD	sim/m32r/model2.c	2917;"	d	file:
FLD	sim/m32r/model2.c	2930;"	d	file:
FLD	sim/m32r/model2.c	2936;"	d	file:
FLD	sim/m32r/model2.c	2949;"	d	file:
FLD	sim/m32r/model2.c	2955;"	d	file:
FLD	sim/m32r/model2.c	2968;"	d	file:
FLD	sim/m32r/model2.c	296;"	d	file:
FLD	sim/m32r/model2.c	2974;"	d	file:
FLD	sim/m32r/model2.c	2989;"	d	file:
FLD	sim/m32r/model2.c	2995;"	d	file:
FLD	sim/m32r/model2.c	3010;"	d	file:
FLD	sim/m32r/model2.c	3016;"	d	file:
FLD	sim/m32r/model2.c	302;"	d	file:
FLD	sim/m32r/model2.c	3031;"	d	file:
FLD	sim/m32r/model2.c	321;"	d	file:
FLD	sim/m32r/model2.c	327;"	d	file:
FLD	sim/m32r/model2.c	339;"	d	file:
FLD	sim/m32r/model2.c	345;"	d	file:
FLD	sim/m32r/model2.c	357;"	d	file:
FLD	sim/m32r/model2.c	363;"	d	file:
FLD	sim/m32r/model2.c	386;"	d	file:
FLD	sim/m32r/model2.c	392;"	d	file:
FLD	sim/m32r/model2.c	39;"	d	file:
FLD	sim/m32r/model2.c	413;"	d	file:
FLD	sim/m32r/model2.c	419;"	d	file:
FLD	sim/m32r/model2.c	440;"	d	file:
FLD	sim/m32r/model2.c	446;"	d	file:
FLD	sim/m32r/model2.c	467;"	d	file:
FLD	sim/m32r/model2.c	473;"	d	file:
FLD	sim/m32r/model2.c	494;"	d	file:
FLD	sim/m32r/model2.c	500;"	d	file:
FLD	sim/m32r/model2.c	521;"	d	file:
FLD	sim/m32r/model2.c	527;"	d	file:
FLD	sim/m32r/model2.c	548;"	d	file:
FLD	sim/m32r/model2.c	554;"	d	file:
FLD	sim/m32r/model2.c	566;"	d	file:
FLD	sim/m32r/model2.c	572;"	d	file:
FLD	sim/m32r/model2.c	584;"	d	file:
FLD	sim/m32r/model2.c	58;"	d	file:
FLD	sim/m32r/model2.c	590;"	d	file:
FLD	sim/m32r/model2.c	602;"	d	file:
FLD	sim/m32r/model2.c	608;"	d	file:
FLD	sim/m32r/model2.c	620;"	d	file:
FLD	sim/m32r/model2.c	626;"	d	file:
FLD	sim/m32r/model2.c	638;"	d	file:
FLD	sim/m32r/model2.c	644;"	d	file:
FLD	sim/m32r/model2.c	64;"	d	file:
FLD	sim/m32r/model2.c	656;"	d	file:
FLD	sim/m32r/model2.c	662;"	d	file:
FLD	sim/m32r/model2.c	685;"	d	file:
FLD	sim/m32r/model2.c	691;"	d	file:
FLD	sim/m32r/model2.c	703;"	d	file:
FLD	sim/m32r/model2.c	709;"	d	file:
FLD	sim/m32r/model2.c	721;"	d	file:
FLD	sim/m32r/model2.c	727;"	d	file:
FLD	sim/m32r/model2.c	739;"	d	file:
FLD	sim/m32r/model2.c	745;"	d	file:
FLD	sim/m32r/model2.c	757;"	d	file:
FLD	sim/m32r/model2.c	763;"	d	file:
FLD	sim/m32r/model2.c	779;"	d	file:
FLD	sim/m32r/model2.c	785;"	d	file:
FLD	sim/m32r/model2.c	799;"	d	file:
FLD	sim/m32r/model2.c	805;"	d	file:
FLD	sim/m32r/model2.c	81;"	d	file:
FLD	sim/m32r/model2.c	821;"	d	file:
FLD	sim/m32r/model2.c	827;"	d	file:
FLD	sim/m32r/model2.c	841;"	d	file:
FLD	sim/m32r/model2.c	847;"	d	file:
FLD	sim/m32r/model2.c	863;"	d	file:
FLD	sim/m32r/model2.c	869;"	d	file:
FLD	sim/m32r/model2.c	87;"	d	file:
FLD	sim/m32r/model2.c	883;"	d	file:
FLD	sim/m32r/model2.c	889;"	d	file:
FLD	sim/m32r/model2.c	908;"	d	file:
FLD	sim/m32r/model2.c	914;"	d	file:
FLD	sim/m32r/model2.c	933;"	d	file:
FLD	sim/m32r/model2.c	939;"	d	file:
FLD	sim/m32r/model2.c	958;"	d	file:
FLD	sim/m32r/model2.c	964;"	d	file:
FLD	sim/m32r/model2.c	983;"	d	file:
FLD	sim/m32r/model2.c	989;"	d	file:
FLD	sim/m32r/modelx.c	1008;"	d	file:
FLD	sim/m32r/modelx.c	1014;"	d	file:
FLD	sim/m32r/modelx.c	1028;"	d	file:
FLD	sim/m32r/modelx.c	1034;"	d	file:
FLD	sim/m32r/modelx.c	1048;"	d	file:
FLD	sim/m32r/modelx.c	1054;"	d	file:
FLD	sim/m32r/modelx.c	1068;"	d	file:
FLD	sim/m32r/modelx.c	106;"	d	file:
FLD	sim/m32r/modelx.c	1074;"	d	file:
FLD	sim/m32r/modelx.c	1088;"	d	file:
FLD	sim/m32r/modelx.c	1094;"	d	file:
FLD	sim/m32r/modelx.c	1110;"	d	file:
FLD	sim/m32r/modelx.c	1116;"	d	file:
FLD	sim/m32r/modelx.c	112;"	d	file:
FLD	sim/m32r/modelx.c	1132;"	d	file:
FLD	sim/m32r/modelx.c	1138;"	d	file:
FLD	sim/m32r/modelx.c	1154;"	d	file:
FLD	sim/m32r/modelx.c	1160;"	d	file:
FLD	sim/m32r/modelx.c	1176;"	d	file:
FLD	sim/m32r/modelx.c	1182;"	d	file:
FLD	sim/m32r/modelx.c	1198;"	d	file:
FLD	sim/m32r/modelx.c	1204;"	d	file:
FLD	sim/m32r/modelx.c	1220;"	d	file:
FLD	sim/m32r/modelx.c	1226;"	d	file:
FLD	sim/m32r/modelx.c	1242;"	d	file:
FLD	sim/m32r/modelx.c	1248;"	d	file:
FLD	sim/m32r/modelx.c	1264;"	d	file:
FLD	sim/m32r/modelx.c	1270;"	d	file:
FLD	sim/m32r/modelx.c	1286;"	d	file:
FLD	sim/m32r/modelx.c	1292;"	d	file:
FLD	sim/m32r/modelx.c	129;"	d	file:
FLD	sim/m32r/modelx.c	1308;"	d	file:
FLD	sim/m32r/modelx.c	1314;"	d	file:
FLD	sim/m32r/modelx.c	1342;"	d	file:
FLD	sim/m32r/modelx.c	1348;"	d	file:
FLD	sim/m32r/modelx.c	135;"	d	file:
FLD	sim/m32r/modelx.c	1363;"	d	file:
FLD	sim/m32r/modelx.c	1369;"	d	file:
FLD	sim/m32r/modelx.c	1384;"	d	file:
FLD	sim/m32r/modelx.c	1390;"	d	file:
FLD	sim/m32r/modelx.c	1405;"	d	file:
FLD	sim/m32r/modelx.c	1411;"	d	file:
FLD	sim/m32r/modelx.c	1427;"	d	file:
FLD	sim/m32r/modelx.c	1433;"	d	file:
FLD	sim/m32r/modelx.c	1449;"	d	file:
FLD	sim/m32r/modelx.c	1455;"	d	file:
FLD	sim/m32r/modelx.c	1471;"	d	file:
FLD	sim/m32r/modelx.c	1477;"	d	file:
FLD	sim/m32r/modelx.c	1493;"	d	file:
FLD	sim/m32r/modelx.c	1499;"	d	file:
FLD	sim/m32r/modelx.c	1515;"	d	file:
FLD	sim/m32r/modelx.c	1521;"	d	file:
FLD	sim/m32r/modelx.c	1540;"	d	file:
FLD	sim/m32r/modelx.c	1546;"	d	file:
FLD	sim/m32r/modelx.c	154;"	d	file:
FLD	sim/m32r/modelx.c	1562;"	d	file:
FLD	sim/m32r/modelx.c	1568;"	d	file:
FLD	sim/m32r/modelx.c	1584;"	d	file:
FLD	sim/m32r/modelx.c	1590;"	d	file:
FLD	sim/m32r/modelx.c	1606;"	d	file:
FLD	sim/m32r/modelx.c	160;"	d	file:
FLD	sim/m32r/modelx.c	1612;"	d	file:
FLD	sim/m32r/modelx.c	1628;"	d	file:
FLD	sim/m32r/modelx.c	1634;"	d	file:
FLD	sim/m32r/modelx.c	1651;"	d	file:
FLD	sim/m32r/modelx.c	1657;"	d	file:
FLD	sim/m32r/modelx.c	1672;"	d	file:
FLD	sim/m32r/modelx.c	1678;"	d	file:
FLD	sim/m32r/modelx.c	1693;"	d	file:
FLD	sim/m32r/modelx.c	1699;"	d	file:
FLD	sim/m32r/modelx.c	1714;"	d	file:
FLD	sim/m32r/modelx.c	1720;"	d	file:
FLD	sim/m32r/modelx.c	1735;"	d	file:
FLD	sim/m32r/modelx.c	1741;"	d	file:
FLD	sim/m32r/modelx.c	1755;"	d	file:
FLD	sim/m32r/modelx.c	1761;"	d	file:
FLD	sim/m32r/modelx.c	1775;"	d	file:
FLD	sim/m32r/modelx.c	177;"	d	file:
FLD	sim/m32r/modelx.c	1781;"	d	file:
FLD	sim/m32r/modelx.c	1796;"	d	file:
FLD	sim/m32r/modelx.c	1802;"	d	file:
FLD	sim/m32r/modelx.c	1819;"	d	file:
FLD	sim/m32r/modelx.c	1825;"	d	file:
FLD	sim/m32r/modelx.c	1838;"	d	file:
FLD	sim/m32r/modelx.c	183;"	d	file:
FLD	sim/m32r/modelx.c	1844;"	d	file:
FLD	sim/m32r/modelx.c	1861;"	d	file:
FLD	sim/m32r/modelx.c	1867;"	d	file:
FLD	sim/m32r/modelx.c	1879;"	d	file:
FLD	sim/m32r/modelx.c	1885;"	d	file:
FLD	sim/m32r/modelx.c	1897;"	d	file:
FLD	sim/m32r/modelx.c	1903;"	d	file:
FLD	sim/m32r/modelx.c	1916;"	d	file:
FLD	sim/m32r/modelx.c	1922;"	d	file:
FLD	sim/m32r/modelx.c	1937;"	d	file:
FLD	sim/m32r/modelx.c	1943;"	d	file:
FLD	sim/m32r/modelx.c	1962;"	d	file:
FLD	sim/m32r/modelx.c	1968;"	d	file:
FLD	sim/m32r/modelx.c	1985;"	d	file:
FLD	sim/m32r/modelx.c	1991;"	d	file:
FLD	sim/m32r/modelx.c	2008;"	d	file:
FLD	sim/m32r/modelx.c	2014;"	d	file:
FLD	sim/m32r/modelx.c	202;"	d	file:
FLD	sim/m32r/modelx.c	2033;"	d	file:
FLD	sim/m32r/modelx.c	2039;"	d	file:
FLD	sim/m32r/modelx.c	2056;"	d	file:
FLD	sim/m32r/modelx.c	2062;"	d	file:
FLD	sim/m32r/modelx.c	2079;"	d	file:
FLD	sim/m32r/modelx.c	2085;"	d	file:
FLD	sim/m32r/modelx.c	208;"	d	file:
FLD	sim/m32r/modelx.c	2104;"	d	file:
FLD	sim/m32r/modelx.c	2110;"	d	file:
FLD	sim/m32r/modelx.c	2127;"	d	file:
FLD	sim/m32r/modelx.c	2133;"	d	file:
FLD	sim/m32r/modelx.c	2150;"	d	file:
FLD	sim/m32r/modelx.c	2156;"	d	file:
FLD	sim/m32r/modelx.c	2172;"	d	file:
FLD	sim/m32r/modelx.c	2178;"	d	file:
FLD	sim/m32r/modelx.c	2194;"	d	file:
FLD	sim/m32r/modelx.c	2200;"	d	file:
FLD	sim/m32r/modelx.c	2216;"	d	file:
FLD	sim/m32r/modelx.c	2222;"	d	file:
FLD	sim/m32r/modelx.c	2238;"	d	file:
FLD	sim/m32r/modelx.c	2244;"	d	file:
FLD	sim/m32r/modelx.c	225;"	d	file:
FLD	sim/m32r/modelx.c	2260;"	d	file:
FLD	sim/m32r/modelx.c	2266;"	d	file:
FLD	sim/m32r/modelx.c	2282;"	d	file:
FLD	sim/m32r/modelx.c	2288;"	d	file:
FLD	sim/m32r/modelx.c	2314;"	d	file:
FLD	sim/m32r/modelx.c	231;"	d	file:
FLD	sim/m32r/modelx.c	2320;"	d	file:
FLD	sim/m32r/modelx.c	2346;"	d	file:
FLD	sim/m32r/modelx.c	2352;"	d	file:
FLD	sim/m32r/modelx.c	2378;"	d	file:
FLD	sim/m32r/modelx.c	2384;"	d	file:
FLD	sim/m32r/modelx.c	2410;"	d	file:
FLD	sim/m32r/modelx.c	2416;"	d	file:
FLD	sim/m32r/modelx.c	2435;"	d	file:
FLD	sim/m32r/modelx.c	2441;"	d	file:
FLD	sim/m32r/modelx.c	2460;"	d	file:
FLD	sim/m32r/modelx.c	2466;"	d	file:
FLD	sim/m32r/modelx.c	2485;"	d	file:
FLD	sim/m32r/modelx.c	248;"	d	file:
FLD	sim/m32r/modelx.c	2491;"	d	file:
FLD	sim/m32r/modelx.c	2504;"	d	file:
FLD	sim/m32r/modelx.c	2510;"	d	file:
FLD	sim/m32r/modelx.c	2522;"	d	file:
FLD	sim/m32r/modelx.c	2528;"	d	file:
FLD	sim/m32r/modelx.c	2545;"	d	file:
FLD	sim/m32r/modelx.c	254;"	d	file:
FLD	sim/m32r/modelx.c	2551;"	d	file:
FLD	sim/m32r/modelx.c	2568;"	d	file:
FLD	sim/m32r/modelx.c	2574;"	d	file:
FLD	sim/m32r/modelx.c	2591;"	d	file:
FLD	sim/m32r/modelx.c	2597;"	d	file:
FLD	sim/m32r/modelx.c	2611;"	d	file:
FLD	sim/m32r/modelx.c	2617;"	d	file:
FLD	sim/m32r/modelx.c	2629;"	d	file:
FLD	sim/m32r/modelx.c	2635;"	d	file:
FLD	sim/m32r/modelx.c	2651;"	d	file:
FLD	sim/m32r/modelx.c	2657;"	d	file:
FLD	sim/m32r/modelx.c	2673;"	d	file:
FLD	sim/m32r/modelx.c	2679;"	d	file:
FLD	sim/m32r/modelx.c	2695;"	d	file:
FLD	sim/m32r/modelx.c	2701;"	d	file:
FLD	sim/m32r/modelx.c	2717;"	d	file:
FLD	sim/m32r/modelx.c	2723;"	d	file:
FLD	sim/m32r/modelx.c	2736;"	d	file:
FLD	sim/m32r/modelx.c	273;"	d	file:
FLD	sim/m32r/modelx.c	2742;"	d	file:
FLD	sim/m32r/modelx.c	2755;"	d	file:
FLD	sim/m32r/modelx.c	2761;"	d	file:
FLD	sim/m32r/modelx.c	2774;"	d	file:
FLD	sim/m32r/modelx.c	2780;"	d	file:
FLD	sim/m32r/modelx.c	2793;"	d	file:
FLD	sim/m32r/modelx.c	2799;"	d	file:
FLD	sim/m32r/modelx.c	279;"	d	file:
FLD	sim/m32r/modelx.c	2814;"	d	file:
FLD	sim/m32r/modelx.c	2820;"	d	file:
FLD	sim/m32r/modelx.c	2835;"	d	file:
FLD	sim/m32r/modelx.c	2841;"	d	file:
FLD	sim/m32r/modelx.c	2856;"	d	file:
FLD	sim/m32r/modelx.c	296;"	d	file:
FLD	sim/m32r/modelx.c	302;"	d	file:
FLD	sim/m32r/modelx.c	321;"	d	file:
FLD	sim/m32r/modelx.c	327;"	d	file:
FLD	sim/m32r/modelx.c	339;"	d	file:
FLD	sim/m32r/modelx.c	345;"	d	file:
FLD	sim/m32r/modelx.c	357;"	d	file:
FLD	sim/m32r/modelx.c	363;"	d	file:
FLD	sim/m32r/modelx.c	386;"	d	file:
FLD	sim/m32r/modelx.c	392;"	d	file:
FLD	sim/m32r/modelx.c	39;"	d	file:
FLD	sim/m32r/modelx.c	413;"	d	file:
FLD	sim/m32r/modelx.c	419;"	d	file:
FLD	sim/m32r/modelx.c	440;"	d	file:
FLD	sim/m32r/modelx.c	446;"	d	file:
FLD	sim/m32r/modelx.c	467;"	d	file:
FLD	sim/m32r/modelx.c	473;"	d	file:
FLD	sim/m32r/modelx.c	494;"	d	file:
FLD	sim/m32r/modelx.c	500;"	d	file:
FLD	sim/m32r/modelx.c	521;"	d	file:
FLD	sim/m32r/modelx.c	527;"	d	file:
FLD	sim/m32r/modelx.c	548;"	d	file:
FLD	sim/m32r/modelx.c	554;"	d	file:
FLD	sim/m32r/modelx.c	566;"	d	file:
FLD	sim/m32r/modelx.c	572;"	d	file:
FLD	sim/m32r/modelx.c	584;"	d	file:
FLD	sim/m32r/modelx.c	58;"	d	file:
FLD	sim/m32r/modelx.c	590;"	d	file:
FLD	sim/m32r/modelx.c	602;"	d	file:
FLD	sim/m32r/modelx.c	608;"	d	file:
FLD	sim/m32r/modelx.c	620;"	d	file:
FLD	sim/m32r/modelx.c	626;"	d	file:
FLD	sim/m32r/modelx.c	638;"	d	file:
FLD	sim/m32r/modelx.c	644;"	d	file:
FLD	sim/m32r/modelx.c	64;"	d	file:
FLD	sim/m32r/modelx.c	656;"	d	file:
FLD	sim/m32r/modelx.c	662;"	d	file:
FLD	sim/m32r/modelx.c	685;"	d	file:
FLD	sim/m32r/modelx.c	691;"	d	file:
FLD	sim/m32r/modelx.c	703;"	d	file:
FLD	sim/m32r/modelx.c	709;"	d	file:
FLD	sim/m32r/modelx.c	721;"	d	file:
FLD	sim/m32r/modelx.c	727;"	d	file:
FLD	sim/m32r/modelx.c	739;"	d	file:
FLD	sim/m32r/modelx.c	745;"	d	file:
FLD	sim/m32r/modelx.c	757;"	d	file:
FLD	sim/m32r/modelx.c	763;"	d	file:
FLD	sim/m32r/modelx.c	779;"	d	file:
FLD	sim/m32r/modelx.c	785;"	d	file:
FLD	sim/m32r/modelx.c	799;"	d	file:
FLD	sim/m32r/modelx.c	805;"	d	file:
FLD	sim/m32r/modelx.c	81;"	d	file:
FLD	sim/m32r/modelx.c	821;"	d	file:
FLD	sim/m32r/modelx.c	827;"	d	file:
FLD	sim/m32r/modelx.c	841;"	d	file:
FLD	sim/m32r/modelx.c	847;"	d	file:
FLD	sim/m32r/modelx.c	863;"	d	file:
FLD	sim/m32r/modelx.c	869;"	d	file:
FLD	sim/m32r/modelx.c	87;"	d	file:
FLD	sim/m32r/modelx.c	883;"	d	file:
FLD	sim/m32r/modelx.c	889;"	d	file:
FLD	sim/m32r/modelx.c	908;"	d	file:
FLD	sim/m32r/modelx.c	914;"	d	file:
FLD	sim/m32r/modelx.c	933;"	d	file:
FLD	sim/m32r/modelx.c	939;"	d	file:
FLD	sim/m32r/modelx.c	958;"	d	file:
FLD	sim/m32r/modelx.c	964;"	d	file:
FLD	sim/m32r/modelx.c	983;"	d	file:
FLD	sim/m32r/modelx.c	989;"	d	file:
FLD	sim/m32r/sem-switch.c	1003;"	d	file:
FLD	sim/m32r/sem-switch.c	1014;"	d	file:
FLD	sim/m32r/sem-switch.c	1022;"	d	file:
FLD	sim/m32r/sem-switch.c	1033;"	d	file:
FLD	sim/m32r/sem-switch.c	1041;"	d	file:
FLD	sim/m32r/sem-switch.c	1052;"	d	file:
FLD	sim/m32r/sem-switch.c	1060;"	d	file:
FLD	sim/m32r/sem-switch.c	1071;"	d	file:
FLD	sim/m32r/sem-switch.c	1079;"	d	file:
FLD	sim/m32r/sem-switch.c	1094;"	d	file:
FLD	sim/m32r/sem-switch.c	1102;"	d	file:
FLD	sim/m32r/sem-switch.c	1117;"	d	file:
FLD	sim/m32r/sem-switch.c	1125;"	d	file:
FLD	sim/m32r/sem-switch.c	1140;"	d	file:
FLD	sim/m32r/sem-switch.c	1148;"	d	file:
FLD	sim/m32r/sem-switch.c	1163;"	d	file:
FLD	sim/m32r/sem-switch.c	1171;"	d	file:
FLD	sim/m32r/sem-switch.c	1194;"	d	file:
FLD	sim/m32r/sem-switch.c	1202;"	d	file:
FLD	sim/m32r/sem-switch.c	1215;"	d	file:
FLD	sim/m32r/sem-switch.c	1223;"	d	file:
FLD	sim/m32r/sem-switch.c	1234;"	d	file:
FLD	sim/m32r/sem-switch.c	1242;"	d	file:
FLD	sim/m32r/sem-switch.c	1253;"	d	file:
FLD	sim/m32r/sem-switch.c	1261;"	d	file:
FLD	sim/m32r/sem-switch.c	1272;"	d	file:
FLD	sim/m32r/sem-switch.c	1280;"	d	file:
FLD	sim/m32r/sem-switch.c	1291;"	d	file:
FLD	sim/m32r/sem-switch.c	1299;"	d	file:
FLD	sim/m32r/sem-switch.c	1310;"	d	file:
FLD	sim/m32r/sem-switch.c	1318;"	d	file:
FLD	sim/m32r/sem-switch.c	1329;"	d	file:
FLD	sim/m32r/sem-switch.c	1337;"	d	file:
FLD	sim/m32r/sem-switch.c	1348;"	d	file:
FLD	sim/m32r/sem-switch.c	1356;"	d	file:
FLD	sim/m32r/sem-switch.c	1367;"	d	file:
FLD	sim/m32r/sem-switch.c	1375;"	d	file:
FLD	sim/m32r/sem-switch.c	1386;"	d	file:
FLD	sim/m32r/sem-switch.c	1394;"	d	file:
FLD	sim/m32r/sem-switch.c	1405;"	d	file:
FLD	sim/m32r/sem-switch.c	1413;"	d	file:
FLD	sim/m32r/sem-switch.c	1434;"	d	file:
FLD	sim/m32r/sem-switch.c	1442;"	d	file:
FLD	sim/m32r/sem-switch.c	1453;"	d	file:
FLD	sim/m32r/sem-switch.c	1461;"	d	file:
FLD	sim/m32r/sem-switch.c	1472;"	d	file:
FLD	sim/m32r/sem-switch.c	1480;"	d	file:
FLD	sim/m32r/sem-switch.c	1491;"	d	file:
FLD	sim/m32r/sem-switch.c	1499;"	d	file:
FLD	sim/m32r/sem-switch.c	1517;"	d	file:
FLD	sim/m32r/sem-switch.c	1525;"	d	file:
FLD	sim/m32r/sem-switch.c	1536;"	d	file:
FLD	sim/m32r/sem-switch.c	1544;"	d	file:
FLD	sim/m32r/sem-switch.c	1555;"	d	file:
FLD	sim/m32r/sem-switch.c	1563;"	d	file:
FLD	sim/m32r/sem-switch.c	1574;"	d	file:
FLD	sim/m32r/sem-switch.c	1582;"	d	file:
FLD	sim/m32r/sem-switch.c	1593;"	d	file:
FLD	sim/m32r/sem-switch.c	1601;"	d	file:
FLD	sim/m32r/sem-switch.c	1612;"	d	file:
FLD	sim/m32r/sem-switch.c	1620;"	d	file:
FLD	sim/m32r/sem-switch.c	1631;"	d	file:
FLD	sim/m32r/sem-switch.c	1639;"	d	file:
FLD	sim/m32r/sem-switch.c	1650;"	d	file:
FLD	sim/m32r/sem-switch.c	1658;"	d	file:
FLD	sim/m32r/sem-switch.c	1669;"	d	file:
FLD	sim/m32r/sem-switch.c	1677;"	d	file:
FLD	sim/m32r/sem-switch.c	1688;"	d	file:
FLD	sim/m32r/sem-switch.c	1696;"	d	file:
FLD	sim/m32r/sem-switch.c	1707;"	d	file:
FLD	sim/m32r/sem-switch.c	1715;"	d	file:
FLD	sim/m32r/sem-switch.c	1726;"	d	file:
FLD	sim/m32r/sem-switch.c	1734;"	d	file:
FLD	sim/m32r/sem-switch.c	1745;"	d	file:
FLD	sim/m32r/sem-switch.c	1753;"	d	file:
FLD	sim/m32r/sem-switch.c	1764;"	d	file:
FLD	sim/m32r/sem-switch.c	1772;"	d	file:
FLD	sim/m32r/sem-switch.c	1783;"	d	file:
FLD	sim/m32r/sem-switch.c	1791;"	d	file:
FLD	sim/m32r/sem-switch.c	1802;"	d	file:
FLD	sim/m32r/sem-switch.c	1810;"	d	file:
FLD	sim/m32r/sem-switch.c	1821;"	d	file:
FLD	sim/m32r/sem-switch.c	1829;"	d	file:
FLD	sim/m32r/sem-switch.c	1840;"	d	file:
FLD	sim/m32r/sem-switch.c	1848;"	d	file:
FLD	sim/m32r/sem-switch.c	1859;"	d	file:
FLD	sim/m32r/sem-switch.c	1867;"	d	file:
FLD	sim/m32r/sem-switch.c	1874;"	d	file:
FLD	sim/m32r/sem-switch.c	1882;"	d	file:
FLD	sim/m32r/sem-switch.c	1893;"	d	file:
FLD	sim/m32r/sem-switch.c	1901;"	d	file:
FLD	sim/m32r/sem-switch.c	1917;"	d	file:
FLD	sim/m32r/sem-switch.c	1925;"	d	file:
FLD	sim/m32r/sem-switch.c	1950;"	d	file:
FLD	sim/m32r/sem-switch.c	1958;"	d	file:
FLD	sim/m32r/sem-switch.c	1988;"	d	file:
FLD	sim/m32r/sem-switch.c	1996;"	d	file:
FLD	sim/m32r/sem-switch.c	2007;"	d	file:
FLD	sim/m32r/sem-switch.c	2015;"	d	file:
FLD	sim/m32r/sem-switch.c	2026;"	d	file:
FLD	sim/m32r/sem-switch.c	2034;"	d	file:
FLD	sim/m32r/sem-switch.c	2045;"	d	file:
FLD	sim/m32r/sem-switch.c	2053;"	d	file:
FLD	sim/m32r/sem-switch.c	205;"	d	file:
FLD	sim/m32r/sem-switch.c	2064;"	d	file:
FLD	sim/m32r/sem-switch.c	2072;"	d	file:
FLD	sim/m32r/sem-switch.c	2083;"	d	file:
FLD	sim/m32r/sem-switch.c	2091;"	d	file:
FLD	sim/m32r/sem-switch.c	2102;"	d	file:
FLD	sim/m32r/sem-switch.c	2110;"	d	file:
FLD	sim/m32r/sem-switch.c	2121;"	d	file:
FLD	sim/m32r/sem-switch.c	2129;"	d	file:
FLD	sim/m32r/sem-switch.c	2140;"	d	file:
FLD	sim/m32r/sem-switch.c	2148;"	d	file:
FLD	sim/m32r/sem-switch.c	2159;"	d	file:
FLD	sim/m32r/sem-switch.c	2167;"	d	file:
FLD	sim/m32r/sem-switch.c	2178;"	d	file:
FLD	sim/m32r/sem-switch.c	2186;"	d	file:
FLD	sim/m32r/sem-switch.c	2197;"	d	file:
FLD	sim/m32r/sem-switch.c	2205;"	d	file:
FLD	sim/m32r/sem-switch.c	2216;"	d	file:
FLD	sim/m32r/sem-switch.c	2224;"	d	file:
FLD	sim/m32r/sem-switch.c	222;"	d	file:
FLD	sim/m32r/sem-switch.c	2235;"	d	file:
FLD	sim/m32r/sem-switch.c	2243;"	d	file:
FLD	sim/m32r/sem-switch.c	2254;"	d	file:
FLD	sim/m32r/sem-switch.c	2262;"	d	file:
FLD	sim/m32r/sem-switch.c	2273;"	d	file:
FLD	sim/m32r/sem-switch.c	2281;"	d	file:
FLD	sim/m32r/sem-switch.c	2292;"	d	file:
FLD	sim/m32r/sem-switch.c	2300;"	d	file:
FLD	sim/m32r/sem-switch.c	230;"	d	file:
FLD	sim/m32r/sem-switch.c	2320;"	d	file:
FLD	sim/m32r/sem-switch.c	2328;"	d	file:
FLD	sim/m32r/sem-switch.c	2348;"	d	file:
FLD	sim/m32r/sem-switch.c	2356;"	d	file:
FLD	sim/m32r/sem-switch.c	2367;"	d	file:
FLD	sim/m32r/sem-switch.c	2375;"	d	file:
FLD	sim/m32r/sem-switch.c	2396;"	d	file:
FLD	sim/m32r/sem-switch.c	2404;"	d	file:
FLD	sim/m32r/sem-switch.c	241;"	d	file:
FLD	sim/m32r/sem-switch.c	2425;"	d	file:
FLD	sim/m32r/sem-switch.c	2433;"	d	file:
FLD	sim/m32r/sem-switch.c	2473;"	d	file:
FLD	sim/m32r/sem-switch.c	2481;"	d	file:
FLD	sim/m32r/sem-switch.c	249;"	d	file:
FLD	sim/m32r/sem-switch.c	2503;"	d	file:
FLD	sim/m32r/sem-switch.c	2511;"	d	file:
FLD	sim/m32r/sem-switch.c	2522;"	d	file:
FLD	sim/m32r/sem-switch.c	2530;"	d	file:
FLD	sim/m32r/sem-switch.c	2541;"	d	file:
FLD	sim/m32r/sem-switch.c	2549;"	d	file:
FLD	sim/m32r/sem-switch.c	2560;"	d	file:
FLD	sim/m32r/sem-switch.c	2568;"	d	file:
FLD	sim/m32r/sem-switch.c	2579;"	d	file:
FLD	sim/m32r/sem-switch.c	2587;"	d	file:
FLD	sim/m32r/sem-switch.c	2598;"	d	file:
FLD	sim/m32r/sem-switch.c	260;"	d	file:
FLD	sim/m32r/sem-switch.c	268;"	d	file:
FLD	sim/m32r/sem-switch.c	288;"	d	file:
FLD	sim/m32r/sem-switch.c	296;"	d	file:
FLD	sim/m32r/sem-switch.c	310;"	d	file:
FLD	sim/m32r/sem-switch.c	318;"	d	file:
FLD	sim/m32r/sem-switch.c	339;"	d	file:
FLD	sim/m32r/sem-switch.c	347;"	d	file:
FLD	sim/m32r/sem-switch.c	358;"	d	file:
FLD	sim/m32r/sem-switch.c	366;"	d	file:
FLD	sim/m32r/sem-switch.c	377;"	d	file:
FLD	sim/m32r/sem-switch.c	385;"	d	file:
FLD	sim/m32r/sem-switch.c	396;"	d	file:
FLD	sim/m32r/sem-switch.c	404;"	d	file:
FLD	sim/m32r/sem-switch.c	415;"	d	file:
FLD	sim/m32r/sem-switch.c	423;"	d	file:
FLD	sim/m32r/sem-switch.c	434;"	d	file:
FLD	sim/m32r/sem-switch.c	442;"	d	file:
FLD	sim/m32r/sem-switch.c	453;"	d	file:
FLD	sim/m32r/sem-switch.c	461;"	d	file:
FLD	sim/m32r/sem-switch.c	472;"	d	file:
FLD	sim/m32r/sem-switch.c	480;"	d	file:
FLD	sim/m32r/sem-switch.c	491;"	d	file:
FLD	sim/m32r/sem-switch.c	499;"	d	file:
FLD	sim/m32r/sem-switch.c	510;"	d	file:
FLD	sim/m32r/sem-switch.c	518;"	d	file:
FLD	sim/m32r/sem-switch.c	539;"	d	file:
FLD	sim/m32r/sem-switch.c	547;"	d	file:
FLD	sim/m32r/sem-switch.c	568;"	d	file:
FLD	sim/m32r/sem-switch.c	576;"	d	file:
FLD	sim/m32r/sem-switch.c	597;"	d	file:
FLD	sim/m32r/sem-switch.c	605;"	d	file:
FLD	sim/m32r/sem-switch.c	622;"	d	file:
FLD	sim/m32r/sem-switch.c	630;"	d	file:
FLD	sim/m32r/sem-switch.c	647;"	d	file:
FLD	sim/m32r/sem-switch.c	655;"	d	file:
FLD	sim/m32r/sem-switch.c	672;"	d	file:
FLD	sim/m32r/sem-switch.c	680;"	d	file:
FLD	sim/m32r/sem-switch.c	697;"	d	file:
FLD	sim/m32r/sem-switch.c	705;"	d	file:
FLD	sim/m32r/sem-switch.c	722;"	d	file:
FLD	sim/m32r/sem-switch.c	730;"	d	file:
FLD	sim/m32r/sem-switch.c	747;"	d	file:
FLD	sim/m32r/sem-switch.c	755;"	d	file:
FLD	sim/m32r/sem-switch.c	772;"	d	file:
FLD	sim/m32r/sem-switch.c	780;"	d	file:
FLD	sim/m32r/sem-switch.c	797;"	d	file:
FLD	sim/m32r/sem-switch.c	805;"	d	file:
FLD	sim/m32r/sem-switch.c	822;"	d	file:
FLD	sim/m32r/sem-switch.c	830;"	d	file:
FLD	sim/m32r/sem-switch.c	850;"	d	file:
FLD	sim/m32r/sem-switch.c	858;"	d	file:
FLD	sim/m32r/sem-switch.c	878;"	d	file:
FLD	sim/m32r/sem-switch.c	886;"	d	file:
FLD	sim/m32r/sem-switch.c	903;"	d	file:
FLD	sim/m32r/sem-switch.c	911;"	d	file:
FLD	sim/m32r/sem-switch.c	928;"	d	file:
FLD	sim/m32r/sem-switch.c	936;"	d	file:
FLD	sim/m32r/sem-switch.c	953;"	d	file:
FLD	sim/m32r/sem-switch.c	961;"	d	file:
FLD	sim/m32r/sem-switch.c	974;"	d	file:
FLD	sim/m32r/sem-switch.c	982;"	d	file:
FLD	sim/m32r/sem-switch.c	995;"	d	file:
FLD	sim/m32r/sem.c	1000;"	d	file:
FLD	sim/m32r/sem.c	1017;"	d	file:
FLD	sim/m32r/sem.c	1025;"	d	file:
FLD	sim/m32r/sem.c	1042;"	d	file:
FLD	sim/m32r/sem.c	1050;"	d	file:
FLD	sim/m32r/sem.c	1067;"	d	file:
FLD	sim/m32r/sem.c	1075;"	d	file:
FLD	sim/m32r/sem.c	1092;"	d	file:
FLD	sim/m32r/sem.c	1100;"	d	file:
FLD	sim/m32r/sem.c	111;"	d	file:
FLD	sim/m32r/sem.c	1125;"	d	file:
FLD	sim/m32r/sem.c	1133;"	d	file:
FLD	sim/m32r/sem.c	1148;"	d	file:
FLD	sim/m32r/sem.c	1156;"	d	file:
FLD	sim/m32r/sem.c	1169;"	d	file:
FLD	sim/m32r/sem.c	1177;"	d	file:
FLD	sim/m32r/sem.c	1190;"	d	file:
FLD	sim/m32r/sem.c	1198;"	d	file:
FLD	sim/m32r/sem.c	119;"	d	file:
FLD	sim/m32r/sem.c	1211;"	d	file:
FLD	sim/m32r/sem.c	1219;"	d	file:
FLD	sim/m32r/sem.c	1232;"	d	file:
FLD	sim/m32r/sem.c	1240;"	d	file:
FLD	sim/m32r/sem.c	1253;"	d	file:
FLD	sim/m32r/sem.c	1261;"	d	file:
FLD	sim/m32r/sem.c	1274;"	d	file:
FLD	sim/m32r/sem.c	1282;"	d	file:
FLD	sim/m32r/sem.c	1295;"	d	file:
FLD	sim/m32r/sem.c	1303;"	d	file:
FLD	sim/m32r/sem.c	1316;"	d	file:
FLD	sim/m32r/sem.c	1324;"	d	file:
FLD	sim/m32r/sem.c	1337;"	d	file:
FLD	sim/m32r/sem.c	1345;"	d	file:
FLD	sim/m32r/sem.c	1358;"	d	file:
FLD	sim/m32r/sem.c	1366;"	d	file:
FLD	sim/m32r/sem.c	1389;"	d	file:
FLD	sim/m32r/sem.c	1397;"	d	file:
FLD	sim/m32r/sem.c	1410;"	d	file:
FLD	sim/m32r/sem.c	1418;"	d	file:
FLD	sim/m32r/sem.c	141;"	d	file:
FLD	sim/m32r/sem.c	1431;"	d	file:
FLD	sim/m32r/sem.c	1439;"	d	file:
FLD	sim/m32r/sem.c	1452;"	d	file:
FLD	sim/m32r/sem.c	1460;"	d	file:
FLD	sim/m32r/sem.c	1480;"	d	file:
FLD	sim/m32r/sem.c	1488;"	d	file:
FLD	sim/m32r/sem.c	149;"	d	file:
FLD	sim/m32r/sem.c	1501;"	d	file:
FLD	sim/m32r/sem.c	1509;"	d	file:
FLD	sim/m32r/sem.c	1522;"	d	file:
FLD	sim/m32r/sem.c	1530;"	d	file:
FLD	sim/m32r/sem.c	1543;"	d	file:
FLD	sim/m32r/sem.c	1551;"	d	file:
FLD	sim/m32r/sem.c	1564;"	d	file:
FLD	sim/m32r/sem.c	1572;"	d	file:
FLD	sim/m32r/sem.c	1585;"	d	file:
FLD	sim/m32r/sem.c	1593;"	d	file:
FLD	sim/m32r/sem.c	1606;"	d	file:
FLD	sim/m32r/sem.c	1614;"	d	file:
FLD	sim/m32r/sem.c	1627;"	d	file:
FLD	sim/m32r/sem.c	1635;"	d	file:
FLD	sim/m32r/sem.c	1648;"	d	file:
FLD	sim/m32r/sem.c	1656;"	d	file:
FLD	sim/m32r/sem.c	165;"	d	file:
FLD	sim/m32r/sem.c	1669;"	d	file:
FLD	sim/m32r/sem.c	1677;"	d	file:
FLD	sim/m32r/sem.c	1690;"	d	file:
FLD	sim/m32r/sem.c	1698;"	d	file:
FLD	sim/m32r/sem.c	1711;"	d	file:
FLD	sim/m32r/sem.c	1719;"	d	file:
FLD	sim/m32r/sem.c	1732;"	d	file:
FLD	sim/m32r/sem.c	173;"	d	file:
FLD	sim/m32r/sem.c	1740;"	d	file:
FLD	sim/m32r/sem.c	1753;"	d	file:
FLD	sim/m32r/sem.c	1761;"	d	file:
FLD	sim/m32r/sem.c	1774;"	d	file:
FLD	sim/m32r/sem.c	1782;"	d	file:
FLD	sim/m32r/sem.c	1795;"	d	file:
FLD	sim/m32r/sem.c	1803;"	d	file:
FLD	sim/m32r/sem.c	1816;"	d	file:
FLD	sim/m32r/sem.c	1824;"	d	file:
FLD	sim/m32r/sem.c	1837;"	d	file:
FLD	sim/m32r/sem.c	1845;"	d	file:
FLD	sim/m32r/sem.c	1858;"	d	file:
FLD	sim/m32r/sem.c	1866;"	d	file:
FLD	sim/m32r/sem.c	1875;"	d	file:
FLD	sim/m32r/sem.c	1883;"	d	file:
FLD	sim/m32r/sem.c	1896;"	d	file:
FLD	sim/m32r/sem.c	1904;"	d	file:
FLD	sim/m32r/sem.c	1922;"	d	file:
FLD	sim/m32r/sem.c	1930;"	d	file:
FLD	sim/m32r/sem.c	1957;"	d	file:
FLD	sim/m32r/sem.c	1965;"	d	file:
FLD	sim/m32r/sem.c	196;"	d	file:
FLD	sim/m32r/sem.c	1997;"	d	file:
FLD	sim/m32r/sem.c	2005;"	d	file:
FLD	sim/m32r/sem.c	2018;"	d	file:
FLD	sim/m32r/sem.c	2026;"	d	file:
FLD	sim/m32r/sem.c	2039;"	d	file:
FLD	sim/m32r/sem.c	2047;"	d	file:
FLD	sim/m32r/sem.c	204;"	d	file:
FLD	sim/m32r/sem.c	2060;"	d	file:
FLD	sim/m32r/sem.c	2068;"	d	file:
FLD	sim/m32r/sem.c	2081;"	d	file:
FLD	sim/m32r/sem.c	2089;"	d	file:
FLD	sim/m32r/sem.c	2102;"	d	file:
FLD	sim/m32r/sem.c	2110;"	d	file:
FLD	sim/m32r/sem.c	2123;"	d	file:
FLD	sim/m32r/sem.c	2131;"	d	file:
FLD	sim/m32r/sem.c	2144;"	d	file:
FLD	sim/m32r/sem.c	2152;"	d	file:
FLD	sim/m32r/sem.c	2165;"	d	file:
FLD	sim/m32r/sem.c	2173;"	d	file:
FLD	sim/m32r/sem.c	217;"	d	file:
FLD	sim/m32r/sem.c	2186;"	d	file:
FLD	sim/m32r/sem.c	2194;"	d	file:
FLD	sim/m32r/sem.c	2207;"	d	file:
FLD	sim/m32r/sem.c	2215;"	d	file:
FLD	sim/m32r/sem.c	2228;"	d	file:
FLD	sim/m32r/sem.c	2236;"	d	file:
FLD	sim/m32r/sem.c	2249;"	d	file:
FLD	sim/m32r/sem.c	2257;"	d	file:
FLD	sim/m32r/sem.c	225;"	d	file:
FLD	sim/m32r/sem.c	2270;"	d	file:
FLD	sim/m32r/sem.c	2278;"	d	file:
FLD	sim/m32r/sem.c	2291;"	d	file:
FLD	sim/m32r/sem.c	2299;"	d	file:
FLD	sim/m32r/sem.c	2312;"	d	file:
FLD	sim/m32r/sem.c	2320;"	d	file:
FLD	sim/m32r/sem.c	2333;"	d	file:
FLD	sim/m32r/sem.c	2341;"	d	file:
FLD	sim/m32r/sem.c	2363;"	d	file:
FLD	sim/m32r/sem.c	2371;"	d	file:
FLD	sim/m32r/sem.c	238;"	d	file:
FLD	sim/m32r/sem.c	2393;"	d	file:
FLD	sim/m32r/sem.c	2401;"	d	file:
FLD	sim/m32r/sem.c	2414;"	d	file:
FLD	sim/m32r/sem.c	2422;"	d	file:
FLD	sim/m32r/sem.c	2445;"	d	file:
FLD	sim/m32r/sem.c	2453;"	d	file:
FLD	sim/m32r/sem.c	246;"	d	file:
FLD	sim/m32r/sem.c	2476;"	d	file:
FLD	sim/m32r/sem.c	2484;"	d	file:
FLD	sim/m32r/sem.c	2526;"	d	file:
FLD	sim/m32r/sem.c	2534;"	d	file:
FLD	sim/m32r/sem.c	2558;"	d	file:
FLD	sim/m32r/sem.c	2566;"	d	file:
FLD	sim/m32r/sem.c	2579;"	d	file:
FLD	sim/m32r/sem.c	2587;"	d	file:
FLD	sim/m32r/sem.c	259;"	d	file:
FLD	sim/m32r/sem.c	2600;"	d	file:
FLD	sim/m32r/sem.c	2608;"	d	file:
FLD	sim/m32r/sem.c	2621;"	d	file:
FLD	sim/m32r/sem.c	2629;"	d	file:
FLD	sim/m32r/sem.c	2642;"	d	file:
FLD	sim/m32r/sem.c	2650;"	d	file:
FLD	sim/m32r/sem.c	2663;"	d	file:
FLD	sim/m32r/sem.c	267;"	d	file:
FLD	sim/m32r/sem.c	280;"	d	file:
FLD	sim/m32r/sem.c	288;"	d	file:
FLD	sim/m32r/sem.c	301;"	d	file:
FLD	sim/m32r/sem.c	309;"	d	file:
FLD	sim/m32r/sem.c	322;"	d	file:
FLD	sim/m32r/sem.c	330;"	d	file:
FLD	sim/m32r/sem.c	343;"	d	file:
FLD	sim/m32r/sem.c	351;"	d	file:
FLD	sim/m32r/sem.c	364;"	d	file:
FLD	sim/m32r/sem.c	372;"	d	file:
FLD	sim/m32r/sem.c	385;"	d	file:
FLD	sim/m32r/sem.c	393;"	d	file:
FLD	sim/m32r/sem.c	416;"	d	file:
FLD	sim/m32r/sem.c	424;"	d	file:
FLD	sim/m32r/sem.c	447;"	d	file:
FLD	sim/m32r/sem.c	455;"	d	file:
FLD	sim/m32r/sem.c	478;"	d	file:
FLD	sim/m32r/sem.c	486;"	d	file:
FLD	sim/m32r/sem.c	505;"	d	file:
FLD	sim/m32r/sem.c	50;"	d	file:
FLD	sim/m32r/sem.c	513;"	d	file:
FLD	sim/m32r/sem.c	532;"	d	file:
FLD	sim/m32r/sem.c	540;"	d	file:
FLD	sim/m32r/sem.c	559;"	d	file:
FLD	sim/m32r/sem.c	567;"	d	file:
FLD	sim/m32r/sem.c	586;"	d	file:
FLD	sim/m32r/sem.c	594;"	d	file:
FLD	sim/m32r/sem.c	613;"	d	file:
FLD	sim/m32r/sem.c	621;"	d	file:
FLD	sim/m32r/sem.c	640;"	d	file:
FLD	sim/m32r/sem.c	648;"	d	file:
FLD	sim/m32r/sem.c	667;"	d	file:
FLD	sim/m32r/sem.c	675;"	d	file:
FLD	sim/m32r/sem.c	694;"	d	file:
FLD	sim/m32r/sem.c	69;"	d	file:
FLD	sim/m32r/sem.c	702;"	d	file:
FLD	sim/m32r/sem.c	721;"	d	file:
FLD	sim/m32r/sem.c	729;"	d	file:
FLD	sim/m32r/sem.c	751;"	d	file:
FLD	sim/m32r/sem.c	759;"	d	file:
FLD	sim/m32r/sem.c	77;"	d	file:
FLD	sim/m32r/sem.c	781;"	d	file:
FLD	sim/m32r/sem.c	789;"	d	file:
FLD	sim/m32r/sem.c	808;"	d	file:
FLD	sim/m32r/sem.c	816;"	d	file:
FLD	sim/m32r/sem.c	835;"	d	file:
FLD	sim/m32r/sem.c	843;"	d	file:
FLD	sim/m32r/sem.c	862;"	d	file:
FLD	sim/m32r/sem.c	870;"	d	file:
FLD	sim/m32r/sem.c	885;"	d	file:
FLD	sim/m32r/sem.c	893;"	d	file:
FLD	sim/m32r/sem.c	908;"	d	file:
FLD	sim/m32r/sem.c	90;"	d	file:
FLD	sim/m32r/sem.c	916;"	d	file:
FLD	sim/m32r/sem.c	929;"	d	file:
FLD	sim/m32r/sem.c	937;"	d	file:
FLD	sim/m32r/sem.c	950;"	d	file:
FLD	sim/m32r/sem.c	958;"	d	file:
FLD	sim/m32r/sem.c	971;"	d	file:
FLD	sim/m32r/sem.c	979;"	d	file:
FLD	sim/m32r/sem.c	98;"	d	file:
FLD	sim/m32r/sem.c	992;"	d	file:
FLD	sim/m32r/sem2-switch.c	1013;"	d	file:
FLD	sim/m32r/sem2-switch.c	1021;"	d	file:
FLD	sim/m32r/sem2-switch.c	1041;"	d	file:
FLD	sim/m32r/sem2-switch.c	1049;"	d	file:
FLD	sim/m32r/sem2-switch.c	1069;"	d	file:
FLD	sim/m32r/sem2-switch.c	1077;"	d	file:
FLD	sim/m32r/sem2-switch.c	1102;"	d	file:
FLD	sim/m32r/sem2-switch.c	1110;"	d	file:
FLD	sim/m32r/sem2-switch.c	1135;"	d	file:
FLD	sim/m32r/sem2-switch.c	1143;"	d	file:
FLD	sim/m32r/sem2-switch.c	1160;"	d	file:
FLD	sim/m32r/sem2-switch.c	1168;"	d	file:
FLD	sim/m32r/sem2-switch.c	1185;"	d	file:
FLD	sim/m32r/sem2-switch.c	1193;"	d	file:
FLD	sim/m32r/sem2-switch.c	1210;"	d	file:
FLD	sim/m32r/sem2-switch.c	1218;"	d	file:
FLD	sim/m32r/sem2-switch.c	1231;"	d	file:
FLD	sim/m32r/sem2-switch.c	1239;"	d	file:
FLD	sim/m32r/sem2-switch.c	1252;"	d	file:
FLD	sim/m32r/sem2-switch.c	1260;"	d	file:
FLD	sim/m32r/sem2-switch.c	1285;"	d	file:
FLD	sim/m32r/sem2-switch.c	1293;"	d	file:
FLD	sim/m32r/sem2-switch.c	1318;"	d	file:
FLD	sim/m32r/sem2-switch.c	1326;"	d	file:
FLD	sim/m32r/sem2-switch.c	1337;"	d	file:
FLD	sim/m32r/sem2-switch.c	1345;"	d	file:
FLD	sim/m32r/sem2-switch.c	1356;"	d	file:
FLD	sim/m32r/sem2-switch.c	1364;"	d	file:
FLD	sim/m32r/sem2-switch.c	1375;"	d	file:
FLD	sim/m32r/sem2-switch.c	1383;"	d	file:
FLD	sim/m32r/sem2-switch.c	1394;"	d	file:
FLD	sim/m32r/sem2-switch.c	1402;"	d	file:
FLD	sim/m32r/sem2-switch.c	1413;"	d	file:
FLD	sim/m32r/sem2-switch.c	1421;"	d	file:
FLD	sim/m32r/sem2-switch.c	1432;"	d	file:
FLD	sim/m32r/sem2-switch.c	1440;"	d	file:
FLD	sim/m32r/sem2-switch.c	1455;"	d	file:
FLD	sim/m32r/sem2-switch.c	1463;"	d	file:
FLD	sim/m32r/sem2-switch.c	1478;"	d	file:
FLD	sim/m32r/sem2-switch.c	1486;"	d	file:
FLD	sim/m32r/sem2-switch.c	1501;"	d	file:
FLD	sim/m32r/sem2-switch.c	1509;"	d	file:
FLD	sim/m32r/sem2-switch.c	1524;"	d	file:
FLD	sim/m32r/sem2-switch.c	1532;"	d	file:
FLD	sim/m32r/sem2-switch.c	1547;"	d	file:
FLD	sim/m32r/sem2-switch.c	1555;"	d	file:
FLD	sim/m32r/sem2-switch.c	1570;"	d	file:
FLD	sim/m32r/sem2-switch.c	1578;"	d	file:
FLD	sim/m32r/sem2-switch.c	1593;"	d	file:
FLD	sim/m32r/sem2-switch.c	1601;"	d	file:
FLD	sim/m32r/sem2-switch.c	1616;"	d	file:
FLD	sim/m32r/sem2-switch.c	1624;"	d	file:
FLD	sim/m32r/sem2-switch.c	1639;"	d	file:
FLD	sim/m32r/sem2-switch.c	1647;"	d	file:
FLD	sim/m32r/sem2-switch.c	1662;"	d	file:
FLD	sim/m32r/sem2-switch.c	1670;"	d	file:
FLD	sim/m32r/sem2-switch.c	1685;"	d	file:
FLD	sim/m32r/sem2-switch.c	1693;"	d	file:
FLD	sim/m32r/sem2-switch.c	1708;"	d	file:
FLD	sim/m32r/sem2-switch.c	1716;"	d	file:
FLD	sim/m32r/sem2-switch.c	1733;"	d	file:
FLD	sim/m32r/sem2-switch.c	1741;"	d	file:
FLD	sim/m32r/sem2-switch.c	1758;"	d	file:
FLD	sim/m32r/sem2-switch.c	1766;"	d	file:
FLD	sim/m32r/sem2-switch.c	1789;"	d	file:
FLD	sim/m32r/sem2-switch.c	1797;"	d	file:
FLD	sim/m32r/sem2-switch.c	1810;"	d	file:
FLD	sim/m32r/sem2-switch.c	1818;"	d	file:
FLD	sim/m32r/sem2-switch.c	1829;"	d	file:
FLD	sim/m32r/sem2-switch.c	1837;"	d	file:
FLD	sim/m32r/sem2-switch.c	1848;"	d	file:
FLD	sim/m32r/sem2-switch.c	1856;"	d	file:
FLD	sim/m32r/sem2-switch.c	1867;"	d	file:
FLD	sim/m32r/sem2-switch.c	1875;"	d	file:
FLD	sim/m32r/sem2-switch.c	1886;"	d	file:
FLD	sim/m32r/sem2-switch.c	1894;"	d	file:
FLD	sim/m32r/sem2-switch.c	1905;"	d	file:
FLD	sim/m32r/sem2-switch.c	1913;"	d	file:
FLD	sim/m32r/sem2-switch.c	1924;"	d	file:
FLD	sim/m32r/sem2-switch.c	1932;"	d	file:
FLD	sim/m32r/sem2-switch.c	1943;"	d	file:
FLD	sim/m32r/sem2-switch.c	1951;"	d	file:
FLD	sim/m32r/sem2-switch.c	1962;"	d	file:
FLD	sim/m32r/sem2-switch.c	1970;"	d	file:
FLD	sim/m32r/sem2-switch.c	1981;"	d	file:
FLD	sim/m32r/sem2-switch.c	1989;"	d	file:
FLD	sim/m32r/sem2-switch.c	2000;"	d	file:
FLD	sim/m32r/sem2-switch.c	2008;"	d	file:
FLD	sim/m32r/sem2-switch.c	2029;"	d	file:
FLD	sim/m32r/sem2-switch.c	2037;"	d	file:
FLD	sim/m32r/sem2-switch.c	2048;"	d	file:
FLD	sim/m32r/sem2-switch.c	2056;"	d	file:
FLD	sim/m32r/sem2-switch.c	2067;"	d	file:
FLD	sim/m32r/sem2-switch.c	2075;"	d	file:
FLD	sim/m32r/sem2-switch.c	2086;"	d	file:
FLD	sim/m32r/sem2-switch.c	2094;"	d	file:
FLD	sim/m32r/sem2-switch.c	2112;"	d	file:
FLD	sim/m32r/sem2-switch.c	2120;"	d	file:
FLD	sim/m32r/sem2-switch.c	2131;"	d	file:
FLD	sim/m32r/sem2-switch.c	2139;"	d	file:
FLD	sim/m32r/sem2-switch.c	2150;"	d	file:
FLD	sim/m32r/sem2-switch.c	2158;"	d	file:
FLD	sim/m32r/sem2-switch.c	2169;"	d	file:
FLD	sim/m32r/sem2-switch.c	2177;"	d	file:
FLD	sim/m32r/sem2-switch.c	2188;"	d	file:
FLD	sim/m32r/sem2-switch.c	2196;"	d	file:
FLD	sim/m32r/sem2-switch.c	2207;"	d	file:
FLD	sim/m32r/sem2-switch.c	2215;"	d	file:
FLD	sim/m32r/sem2-switch.c	2226;"	d	file:
FLD	sim/m32r/sem2-switch.c	2234;"	d	file:
FLD	sim/m32r/sem2-switch.c	2245;"	d	file:
FLD	sim/m32r/sem2-switch.c	2253;"	d	file:
FLD	sim/m32r/sem2-switch.c	2264;"	d	file:
FLD	sim/m32r/sem2-switch.c	2272;"	d	file:
FLD	sim/m32r/sem2-switch.c	2283;"	d	file:
FLD	sim/m32r/sem2-switch.c	2291;"	d	file:
FLD	sim/m32r/sem2-switch.c	2302;"	d	file:
FLD	sim/m32r/sem2-switch.c	2310;"	d	file:
FLD	sim/m32r/sem2-switch.c	2321;"	d	file:
FLD	sim/m32r/sem2-switch.c	2329;"	d	file:
FLD	sim/m32r/sem2-switch.c	2340;"	d	file:
FLD	sim/m32r/sem2-switch.c	2348;"	d	file:
FLD	sim/m32r/sem2-switch.c	2359;"	d	file:
FLD	sim/m32r/sem2-switch.c	2367;"	d	file:
FLD	sim/m32r/sem2-switch.c	2378;"	d	file:
FLD	sim/m32r/sem2-switch.c	2386;"	d	file:
FLD	sim/m32r/sem2-switch.c	2397;"	d	file:
FLD	sim/m32r/sem2-switch.c	2405;"	d	file:
FLD	sim/m32r/sem2-switch.c	2416;"	d	file:
FLD	sim/m32r/sem2-switch.c	2424;"	d	file:
FLD	sim/m32r/sem2-switch.c	2435;"	d	file:
FLD	sim/m32r/sem2-switch.c	2443;"	d	file:
FLD	sim/m32r/sem2-switch.c	2454;"	d	file:
FLD	sim/m32r/sem2-switch.c	2462;"	d	file:
FLD	sim/m32r/sem2-switch.c	2469;"	d	file:
FLD	sim/m32r/sem2-switch.c	2477;"	d	file:
FLD	sim/m32r/sem2-switch.c	2488;"	d	file:
FLD	sim/m32r/sem2-switch.c	2496;"	d	file:
FLD	sim/m32r/sem2-switch.c	2512;"	d	file:
FLD	sim/m32r/sem2-switch.c	2520;"	d	file:
FLD	sim/m32r/sem2-switch.c	2536;"	d	file:
FLD	sim/m32r/sem2-switch.c	2544;"	d	file:
FLD	sim/m32r/sem2-switch.c	2574;"	d	file:
FLD	sim/m32r/sem2-switch.c	2582;"	d	file:
FLD	sim/m32r/sem2-switch.c	2593;"	d	file:
FLD	sim/m32r/sem2-switch.c	2601;"	d	file:
FLD	sim/m32r/sem2-switch.c	2612;"	d	file:
FLD	sim/m32r/sem2-switch.c	2620;"	d	file:
FLD	sim/m32r/sem2-switch.c	2631;"	d	file:
FLD	sim/m32r/sem2-switch.c	2639;"	d	file:
FLD	sim/m32r/sem2-switch.c	2650;"	d	file:
FLD	sim/m32r/sem2-switch.c	2658;"	d	file:
FLD	sim/m32r/sem2-switch.c	2669;"	d	file:
FLD	sim/m32r/sem2-switch.c	2677;"	d	file:
FLD	sim/m32r/sem2-switch.c	2688;"	d	file:
FLD	sim/m32r/sem2-switch.c	2696;"	d	file:
FLD	sim/m32r/sem2-switch.c	2707;"	d	file:
FLD	sim/m32r/sem2-switch.c	2715;"	d	file:
FLD	sim/m32r/sem2-switch.c	2726;"	d	file:
FLD	sim/m32r/sem2-switch.c	2734;"	d	file:
FLD	sim/m32r/sem2-switch.c	2745;"	d	file:
FLD	sim/m32r/sem2-switch.c	2753;"	d	file:
FLD	sim/m32r/sem2-switch.c	2764;"	d	file:
FLD	sim/m32r/sem2-switch.c	2772;"	d	file:
FLD	sim/m32r/sem2-switch.c	2783;"	d	file:
FLD	sim/m32r/sem2-switch.c	2791;"	d	file:
FLD	sim/m32r/sem2-switch.c	2802;"	d	file:
FLD	sim/m32r/sem2-switch.c	2810;"	d	file:
FLD	sim/m32r/sem2-switch.c	2821;"	d	file:
FLD	sim/m32r/sem2-switch.c	2829;"	d	file:
FLD	sim/m32r/sem2-switch.c	2840;"	d	file:
FLD	sim/m32r/sem2-switch.c	2848;"	d	file:
FLD	sim/m32r/sem2-switch.c	2859;"	d	file:
FLD	sim/m32r/sem2-switch.c	2867;"	d	file:
FLD	sim/m32r/sem2-switch.c	2878;"	d	file:
FLD	sim/m32r/sem2-switch.c	2886;"	d	file:
FLD	sim/m32r/sem2-switch.c	2906;"	d	file:
FLD	sim/m32r/sem2-switch.c	2914;"	d	file:
FLD	sim/m32r/sem2-switch.c	2934;"	d	file:
FLD	sim/m32r/sem2-switch.c	2942;"	d	file:
FLD	sim/m32r/sem2-switch.c	2962;"	d	file:
FLD	sim/m32r/sem2-switch.c	2970;"	d	file:
FLD	sim/m32r/sem2-switch.c	2990;"	d	file:
FLD	sim/m32r/sem2-switch.c	2998;"	d	file:
FLD	sim/m32r/sem2-switch.c	3009;"	d	file:
FLD	sim/m32r/sem2-switch.c	3017;"	d	file:
FLD	sim/m32r/sem2-switch.c	3038;"	d	file:
FLD	sim/m32r/sem2-switch.c	3046;"	d	file:
FLD	sim/m32r/sem2-switch.c	3067;"	d	file:
FLD	sim/m32r/sem2-switch.c	3075;"	d	file:
FLD	sim/m32r/sem2-switch.c	3115;"	d	file:
FLD	sim/m32r/sem2-switch.c	3123;"	d	file:
FLD	sim/m32r/sem2-switch.c	3145;"	d	file:
FLD	sim/m32r/sem2-switch.c	3153;"	d	file:
FLD	sim/m32r/sem2-switch.c	3164;"	d	file:
FLD	sim/m32r/sem2-switch.c	3172;"	d	file:
FLD	sim/m32r/sem2-switch.c	3183;"	d	file:
FLD	sim/m32r/sem2-switch.c	3191;"	d	file:
FLD	sim/m32r/sem2-switch.c	3202;"	d	file:
FLD	sim/m32r/sem2-switch.c	3210;"	d	file:
FLD	sim/m32r/sem2-switch.c	3221;"	d	file:
FLD	sim/m32r/sem2-switch.c	3229;"	d	file:
FLD	sim/m32r/sem2-switch.c	3240;"	d	file:
FLD	sim/m32r/sem2-switch.c	3248;"	d	file:
FLD	sim/m32r/sem2-switch.c	3259;"	d	file:
FLD	sim/m32r/sem2-switch.c	3267;"	d	file:
FLD	sim/m32r/sem2-switch.c	3278;"	d	file:
FLD	sim/m32r/sem2-switch.c	3286;"	d	file:
FLD	sim/m32r/sem2-switch.c	3297;"	d	file:
FLD	sim/m32r/sem2-switch.c	3305;"	d	file:
FLD	sim/m32r/sem2-switch.c	3316;"	d	file:
FLD	sim/m32r/sem2-switch.c	3324;"	d	file:
FLD	sim/m32r/sem2-switch.c	3332;"	d	file:
FLD	sim/m32r/sem2-switch.c	3340;"	d	file:
FLD	sim/m32r/sem2-switch.c	3348;"	d	file:
FLD	sim/m32r/sem2-switch.c	3356;"	d	file:
FLD	sim/m32r/sem2-switch.c	3367;"	d	file:
FLD	sim/m32r/sem2-switch.c	3375;"	d	file:
FLD	sim/m32r/sem2-switch.c	3386;"	d	file:
FLD	sim/m32r/sem2-switch.c	3394;"	d	file:
FLD	sim/m32r/sem2-switch.c	3405;"	d	file:
FLD	sim/m32r/sem2-switch.c	3413;"	d	file:
FLD	sim/m32r/sem2-switch.c	3424;"	d	file:
FLD	sim/m32r/sem2-switch.c	3432;"	d	file:
FLD	sim/m32r/sem2-switch.c	3443;"	d	file:
FLD	sim/m32r/sem2-switch.c	3451;"	d	file:
FLD	sim/m32r/sem2-switch.c	3464;"	d	file:
FLD	sim/m32r/sem2-switch.c	3472;"	d	file:
FLD	sim/m32r/sem2-switch.c	3481;"	d	file:
FLD	sim/m32r/sem2-switch.c	3489;"	d	file:
FLD	sim/m32r/sem2-switch.c	3502;"	d	file:
FLD	sim/m32r/sem2-switch.c	3510;"	d	file:
FLD	sim/m32r/sem2-switch.c	3519;"	d	file:
FLD	sim/m32r/sem2-switch.c	3527;"	d	file:
FLD	sim/m32r/sem2-switch.c	3540;"	d	file:
FLD	sim/m32r/sem2-switch.c	3548;"	d	file:
FLD	sim/m32r/sem2-switch.c	3557;"	d	file:
FLD	sim/m32r/sem2-switch.c	3565;"	d	file:
FLD	sim/m32r/sem2-switch.c	3578;"	d	file:
FLD	sim/m32r/sem2-switch.c	3586;"	d	file:
FLD	sim/m32r/sem2-switch.c	3595;"	d	file:
FLD	sim/m32r/sem2-switch.c	3603;"	d	file:
FLD	sim/m32r/sem2-switch.c	3616;"	d	file:
FLD	sim/m32r/sem2-switch.c	3624;"	d	file:
FLD	sim/m32r/sem2-switch.c	3633;"	d	file:
FLD	sim/m32r/sem2-switch.c	3641;"	d	file:
FLD	sim/m32r/sem2-switch.c	3664;"	d	file:
FLD	sim/m32r/sem2-switch.c	3672;"	d	file:
FLD	sim/m32r/sem2-switch.c	3682;"	d	file:
FLD	sim/m32r/sem2-switch.c	3690;"	d	file:
FLD	sim/m32r/sem2-switch.c	3713;"	d	file:
FLD	sim/m32r/sem2-switch.c	3721;"	d	file:
FLD	sim/m32r/sem2-switch.c	3731;"	d	file:
FLD	sim/m32r/sem2-switch.c	3739;"	d	file:
FLD	sim/m32r/sem2-switch.c	3756;"	d	file:
FLD	sim/m32r/sem2-switch.c	3764;"	d	file:
FLD	sim/m32r/sem2-switch.c	3778;"	d	file:
FLD	sim/m32r/sem2-switch.c	3786;"	d	file:
FLD	sim/m32r/sem2-switch.c	3806;"	d	file:
FLD	sim/m32r/sem2-switch.c	3814;"	d	file:
FLD	sim/m32r/sem2-switch.c	3826;"	d	file:
FLD	sim/m32r/sem2-switch.c	3834;"	d	file:
FLD	sim/m32r/sem2-switch.c	3859;"	d	file:
FLD	sim/m32r/sem2-switch.c	3867;"	d	file:
FLD	sim/m32r/sem2-switch.c	3885;"	d	file:
FLD	sim/m32r/sem2-switch.c	3893;"	d	file:
FLD	sim/m32r/sem2-switch.c	3910;"	d	file:
FLD	sim/m32r/sem2-switch.c	3918;"	d	file:
FLD	sim/m32r/sem2-switch.c	3932;"	d	file:
FLD	sim/m32r/sem2-switch.c	3940;"	d	file:
FLD	sim/m32r/sem2-switch.c	3953;"	d	file:
FLD	sim/m32r/sem2-switch.c	3961;"	d	file:
FLD	sim/m32r/sem2-switch.c	396;"	d	file:
FLD	sim/m32r/sem2-switch.c	3972;"	d	file:
FLD	sim/m32r/sem2-switch.c	3980;"	d	file:
FLD	sim/m32r/sem2-switch.c	4005;"	d	file:
FLD	sim/m32r/sem2-switch.c	4013;"	d	file:
FLD	sim/m32r/sem2-switch.c	4031;"	d	file:
FLD	sim/m32r/sem2-switch.c	4039;"	d	file:
FLD	sim/m32r/sem2-switch.c	4052;"	d	file:
FLD	sim/m32r/sem2-switch.c	4060;"	d	file:
FLD	sim/m32r/sem2-switch.c	4069;"	d	file:
FLD	sim/m32r/sem2-switch.c	4077;"	d	file:
FLD	sim/m32r/sem2-switch.c	4090;"	d	file:
FLD	sim/m32r/sem2-switch.c	4098;"	d	file:
FLD	sim/m32r/sem2-switch.c	4107;"	d	file:
FLD	sim/m32r/sem2-switch.c	4115;"	d	file:
FLD	sim/m32r/sem2-switch.c	4128;"	d	file:
FLD	sim/m32r/sem2-switch.c	4136;"	d	file:
FLD	sim/m32r/sem2-switch.c	413;"	d	file:
FLD	sim/m32r/sem2-switch.c	4145;"	d	file:
FLD	sim/m32r/sem2-switch.c	4153;"	d	file:
FLD	sim/m32r/sem2-switch.c	4166;"	d	file:
FLD	sim/m32r/sem2-switch.c	4174;"	d	file:
FLD	sim/m32r/sem2-switch.c	4183;"	d	file:
FLD	sim/m32r/sem2-switch.c	4191;"	d	file:
FLD	sim/m32r/sem2-switch.c	4208;"	d	file:
FLD	sim/m32r/sem2-switch.c	4216;"	d	file:
FLD	sim/m32r/sem2-switch.c	421;"	d	file:
FLD	sim/m32r/sem2-switch.c	4230;"	d	file:
FLD	sim/m32r/sem2-switch.c	4238;"	d	file:
FLD	sim/m32r/sem2-switch.c	4255;"	d	file:
FLD	sim/m32r/sem2-switch.c	4263;"	d	file:
FLD	sim/m32r/sem2-switch.c	4277;"	d	file:
FLD	sim/m32r/sem2-switch.c	4285;"	d	file:
FLD	sim/m32r/sem2-switch.c	4308;"	d	file:
FLD	sim/m32r/sem2-switch.c	4316;"	d	file:
FLD	sim/m32r/sem2-switch.c	4328;"	d	file:
FLD	sim/m32r/sem2-switch.c	432;"	d	file:
FLD	sim/m32r/sem2-switch.c	4336;"	d	file:
FLD	sim/m32r/sem2-switch.c	4349;"	d	file:
FLD	sim/m32r/sem2-switch.c	4357;"	d	file:
FLD	sim/m32r/sem2-switch.c	4368;"	d	file:
FLD	sim/m32r/sem2-switch.c	4376;"	d	file:
FLD	sim/m32r/sem2-switch.c	4389;"	d	file:
FLD	sim/m32r/sem2-switch.c	4397;"	d	file:
FLD	sim/m32r/sem2-switch.c	4406;"	d	file:
FLD	sim/m32r/sem2-switch.c	440;"	d	file:
FLD	sim/m32r/sem2-switch.c	4414;"	d	file:
FLD	sim/m32r/sem2-switch.c	4427;"	d	file:
FLD	sim/m32r/sem2-switch.c	4435;"	d	file:
FLD	sim/m32r/sem2-switch.c	4444;"	d	file:
FLD	sim/m32r/sem2-switch.c	4452;"	d	file:
FLD	sim/m32r/sem2-switch.c	4465;"	d	file:
FLD	sim/m32r/sem2-switch.c	4473;"	d	file:
FLD	sim/m32r/sem2-switch.c	4482;"	d	file:
FLD	sim/m32r/sem2-switch.c	4490;"	d	file:
FLD	sim/m32r/sem2-switch.c	4503;"	d	file:
FLD	sim/m32r/sem2-switch.c	4511;"	d	file:
FLD	sim/m32r/sem2-switch.c	451;"	d	file:
FLD	sim/m32r/sem2-switch.c	4520;"	d	file:
FLD	sim/m32r/sem2-switch.c	4528;"	d	file:
FLD	sim/m32r/sem2-switch.c	4541;"	d	file:
FLD	sim/m32r/sem2-switch.c	4549;"	d	file:
FLD	sim/m32r/sem2-switch.c	4558;"	d	file:
FLD	sim/m32r/sem2-switch.c	4566;"	d	file:
FLD	sim/m32r/sem2-switch.c	4589;"	d	file:
FLD	sim/m32r/sem2-switch.c	4597;"	d	file:
FLD	sim/m32r/sem2-switch.c	459;"	d	file:
FLD	sim/m32r/sem2-switch.c	4607;"	d	file:
FLD	sim/m32r/sem2-switch.c	4615;"	d	file:
FLD	sim/m32r/sem2-switch.c	4628;"	d	file:
FLD	sim/m32r/sem2-switch.c	4636;"	d	file:
FLD	sim/m32r/sem2-switch.c	4645;"	d	file:
FLD	sim/m32r/sem2-switch.c	4653;"	d	file:
FLD	sim/m32r/sem2-switch.c	4673;"	d	file:
FLD	sim/m32r/sem2-switch.c	4681;"	d	file:
FLD	sim/m32r/sem2-switch.c	4691;"	d	file:
FLD	sim/m32r/sem2-switch.c	4699;"	d	file:
FLD	sim/m32r/sem2-switch.c	4712;"	d	file:
FLD	sim/m32r/sem2-switch.c	4720;"	d	file:
FLD	sim/m32r/sem2-switch.c	4729;"	d	file:
FLD	sim/m32r/sem2-switch.c	4737;"	d	file:
FLD	sim/m32r/sem2-switch.c	4750;"	d	file:
FLD	sim/m32r/sem2-switch.c	4758;"	d	file:
FLD	sim/m32r/sem2-switch.c	4767;"	d	file:
FLD	sim/m32r/sem2-switch.c	4775;"	d	file:
FLD	sim/m32r/sem2-switch.c	4788;"	d	file:
FLD	sim/m32r/sem2-switch.c	4796;"	d	file:
FLD	sim/m32r/sem2-switch.c	479;"	d	file:
FLD	sim/m32r/sem2-switch.c	4805;"	d	file:
FLD	sim/m32r/sem2-switch.c	4813;"	d	file:
FLD	sim/m32r/sem2-switch.c	4826;"	d	file:
FLD	sim/m32r/sem2-switch.c	4834;"	d	file:
FLD	sim/m32r/sem2-switch.c	4843;"	d	file:
FLD	sim/m32r/sem2-switch.c	4851;"	d	file:
FLD	sim/m32r/sem2-switch.c	4864;"	d	file:
FLD	sim/m32r/sem2-switch.c	4872;"	d	file:
FLD	sim/m32r/sem2-switch.c	487;"	d	file:
FLD	sim/m32r/sem2-switch.c	4881;"	d	file:
FLD	sim/m32r/sem2-switch.c	4889;"	d	file:
FLD	sim/m32r/sem2-switch.c	4902;"	d	file:
FLD	sim/m32r/sem2-switch.c	4910;"	d	file:
FLD	sim/m32r/sem2-switch.c	4919;"	d	file:
FLD	sim/m32r/sem2-switch.c	4927;"	d	file:
FLD	sim/m32r/sem2-switch.c	4940;"	d	file:
FLD	sim/m32r/sem2-switch.c	4948;"	d	file:
FLD	sim/m32r/sem2-switch.c	4957;"	d	file:
FLD	sim/m32r/sem2-switch.c	4965;"	d	file:
FLD	sim/m32r/sem2-switch.c	4978;"	d	file:
FLD	sim/m32r/sem2-switch.c	4986;"	d	file:
FLD	sim/m32r/sem2-switch.c	4995;"	d	file:
FLD	sim/m32r/sem2-switch.c	5003;"	d	file:
FLD	sim/m32r/sem2-switch.c	5016;"	d	file:
FLD	sim/m32r/sem2-switch.c	501;"	d	file:
FLD	sim/m32r/sem2-switch.c	5024;"	d	file:
FLD	sim/m32r/sem2-switch.c	5033;"	d	file:
FLD	sim/m32r/sem2-switch.c	5041;"	d	file:
FLD	sim/m32r/sem2-switch.c	5054;"	d	file:
FLD	sim/m32r/sem2-switch.c	5062;"	d	file:
FLD	sim/m32r/sem2-switch.c	5071;"	d	file:
FLD	sim/m32r/sem2-switch.c	5079;"	d	file:
FLD	sim/m32r/sem2-switch.c	5092;"	d	file:
FLD	sim/m32r/sem2-switch.c	509;"	d	file:
FLD	sim/m32r/sem2-switch.c	5100;"	d	file:
FLD	sim/m32r/sem2-switch.c	5109;"	d	file:
FLD	sim/m32r/sem2-switch.c	5117;"	d	file:
FLD	sim/m32r/sem2-switch.c	5130;"	d	file:
FLD	sim/m32r/sem2-switch.c	5138;"	d	file:
FLD	sim/m32r/sem2-switch.c	5147;"	d	file:
FLD	sim/m32r/sem2-switch.c	5155;"	d	file:
FLD	sim/m32r/sem2-switch.c	5168;"	d	file:
FLD	sim/m32r/sem2-switch.c	5176;"	d	file:
FLD	sim/m32r/sem2-switch.c	5185;"	d	file:
FLD	sim/m32r/sem2-switch.c	5193;"	d	file:
FLD	sim/m32r/sem2-switch.c	5206;"	d	file:
FLD	sim/m32r/sem2-switch.c	5214;"	d	file:
FLD	sim/m32r/sem2-switch.c	5223;"	d	file:
FLD	sim/m32r/sem2-switch.c	5231;"	d	file:
FLD	sim/m32r/sem2-switch.c	5244;"	d	file:
FLD	sim/m32r/sem2-switch.c	5252;"	d	file:
FLD	sim/m32r/sem2-switch.c	5261;"	d	file:
FLD	sim/m32r/sem2-switch.c	5269;"	d	file:
FLD	sim/m32r/sem2-switch.c	5282;"	d	file:
FLD	sim/m32r/sem2-switch.c	5290;"	d	file:
FLD	sim/m32r/sem2-switch.c	5299;"	d	file:
FLD	sim/m32r/sem2-switch.c	5307;"	d	file:
FLD	sim/m32r/sem2-switch.c	530;"	d	file:
FLD	sim/m32r/sem2-switch.c	5320;"	d	file:
FLD	sim/m32r/sem2-switch.c	5328;"	d	file:
FLD	sim/m32r/sem2-switch.c	5337;"	d	file:
FLD	sim/m32r/sem2-switch.c	5345;"	d	file:
FLD	sim/m32r/sem2-switch.c	5358;"	d	file:
FLD	sim/m32r/sem2-switch.c	5366;"	d	file:
FLD	sim/m32r/sem2-switch.c	5375;"	d	file:
FLD	sim/m32r/sem2-switch.c	5383;"	d	file:
FLD	sim/m32r/sem2-switch.c	538;"	d	file:
FLD	sim/m32r/sem2-switch.c	5392;"	d	file:
FLD	sim/m32r/sem2-switch.c	5400;"	d	file:
FLD	sim/m32r/sem2-switch.c	5408;"	d	file:
FLD	sim/m32r/sem2-switch.c	5416;"	d	file:
FLD	sim/m32r/sem2-switch.c	5429;"	d	file:
FLD	sim/m32r/sem2-switch.c	5437;"	d	file:
FLD	sim/m32r/sem2-switch.c	5446;"	d	file:
FLD	sim/m32r/sem2-switch.c	5454;"	d	file:
FLD	sim/m32r/sem2-switch.c	5472;"	d	file:
FLD	sim/m32r/sem2-switch.c	5480;"	d	file:
FLD	sim/m32r/sem2-switch.c	5489;"	d	file:
FLD	sim/m32r/sem2-switch.c	5497;"	d	file:
FLD	sim/m32r/sem2-switch.c	549;"	d	file:
FLD	sim/m32r/sem2-switch.c	5515;"	d	file:
FLD	sim/m32r/sem2-switch.c	5523;"	d	file:
FLD	sim/m32r/sem2-switch.c	5532;"	d	file:
FLD	sim/m32r/sem2-switch.c	5540;"	d	file:
FLD	sim/m32r/sem2-switch.c	5570;"	d	file:
FLD	sim/m32r/sem2-switch.c	5578;"	d	file:
FLD	sim/m32r/sem2-switch.c	557;"	d	file:
FLD	sim/m32r/sem2-switch.c	5592;"	d	file:
FLD	sim/m32r/sem2-switch.c	5600;"	d	file:
FLD	sim/m32r/sem2-switch.c	5613;"	d	file:
FLD	sim/m32r/sem2-switch.c	5621;"	d	file:
FLD	sim/m32r/sem2-switch.c	5630;"	d	file:
FLD	sim/m32r/sem2-switch.c	5638;"	d	file:
FLD	sim/m32r/sem2-switch.c	5651;"	d	file:
FLD	sim/m32r/sem2-switch.c	5659;"	d	file:
FLD	sim/m32r/sem2-switch.c	5668;"	d	file:
FLD	sim/m32r/sem2-switch.c	5676;"	d	file:
FLD	sim/m32r/sem2-switch.c	5689;"	d	file:
FLD	sim/m32r/sem2-switch.c	568;"	d	file:
FLD	sim/m32r/sem2-switch.c	5697;"	d	file:
FLD	sim/m32r/sem2-switch.c	5706;"	d	file:
FLD	sim/m32r/sem2-switch.c	5714;"	d	file:
FLD	sim/m32r/sem2-switch.c	5727;"	d	file:
FLD	sim/m32r/sem2-switch.c	5735;"	d	file:
FLD	sim/m32r/sem2-switch.c	5744;"	d	file:
FLD	sim/m32r/sem2-switch.c	5752;"	d	file:
FLD	sim/m32r/sem2-switch.c	5765;"	d	file:
FLD	sim/m32r/sem2-switch.c	576;"	d	file:
FLD	sim/m32r/sem2-switch.c	5773;"	d	file:
FLD	sim/m32r/sem2-switch.c	5782;"	d	file:
FLD	sim/m32r/sem2-switch.c	5790;"	d	file:
FLD	sim/m32r/sem2-switch.c	5803;"	d	file:
FLD	sim/m32r/sem2-switch.c	5811;"	d	file:
FLD	sim/m32r/sem2-switch.c	5820;"	d	file:
FLD	sim/m32r/sem2-switch.c	5828;"	d	file:
FLD	sim/m32r/sem2-switch.c	5842;"	d	file:
FLD	sim/m32r/sem2-switch.c	5850;"	d	file:
FLD	sim/m32r/sem2-switch.c	5859;"	d	file:
FLD	sim/m32r/sem2-switch.c	5867;"	d	file:
FLD	sim/m32r/sem2-switch.c	587;"	d	file:
FLD	sim/m32r/sem2-switch.c	5881;"	d	file:
FLD	sim/m32r/sem2-switch.c	5889;"	d	file:
FLD	sim/m32r/sem2-switch.c	5898;"	d	file:
FLD	sim/m32r/sem2-switch.c	5906;"	d	file:
FLD	sim/m32r/sem2-switch.c	5920;"	d	file:
FLD	sim/m32r/sem2-switch.c	5928;"	d	file:
FLD	sim/m32r/sem2-switch.c	5937;"	d	file:
FLD	sim/m32r/sem2-switch.c	5945;"	d	file:
FLD	sim/m32r/sem2-switch.c	595;"	d	file:
FLD	sim/m32r/sem2-switch.c	5968;"	d	file:
FLD	sim/m32r/sem2-switch.c	5976;"	d	file:
FLD	sim/m32r/sem2-switch.c	5986;"	d	file:
FLD	sim/m32r/sem2-switch.c	5994;"	d	file:
FLD	sim/m32r/sem2-switch.c	6017;"	d	file:
FLD	sim/m32r/sem2-switch.c	6025;"	d	file:
FLD	sim/m32r/sem2-switch.c	6035;"	d	file:
FLD	sim/m32r/sem2-switch.c	6043;"	d	file:
FLD	sim/m32r/sem2-switch.c	6066;"	d	file:
FLD	sim/m32r/sem2-switch.c	606;"	d	file:
FLD	sim/m32r/sem2-switch.c	6074;"	d	file:
FLD	sim/m32r/sem2-switch.c	6084;"	d	file:
FLD	sim/m32r/sem2-switch.c	6092;"	d	file:
FLD	sim/m32r/sem2-switch.c	6115;"	d	file:
FLD	sim/m32r/sem2-switch.c	6123;"	d	file:
FLD	sim/m32r/sem2-switch.c	6133;"	d	file:
FLD	sim/m32r/sem2-switch.c	6141;"	d	file:
FLD	sim/m32r/sem2-switch.c	614;"	d	file:
FLD	sim/m32r/sem2-switch.c	6154;"	d	file:
FLD	sim/m32r/sem2-switch.c	6162;"	d	file:
FLD	sim/m32r/sem2-switch.c	6171;"	d	file:
FLD	sim/m32r/sem2-switch.c	6179;"	d	file:
FLD	sim/m32r/sem2-switch.c	6202;"	d	file:
FLD	sim/m32r/sem2-switch.c	6210;"	d	file:
FLD	sim/m32r/sem2-switch.c	6220;"	d	file:
FLD	sim/m32r/sem2-switch.c	6228;"	d	file:
FLD	sim/m32r/sem2-switch.c	6251;"	d	file:
FLD	sim/m32r/sem2-switch.c	6259;"	d	file:
FLD	sim/m32r/sem2-switch.c	625;"	d	file:
FLD	sim/m32r/sem2-switch.c	6269;"	d	file:
FLD	sim/m32r/sem2-switch.c	6277;"	d	file:
FLD	sim/m32r/sem2-switch.c	6317;"	d	file:
FLD	sim/m32r/sem2-switch.c	6325;"	d	file:
FLD	sim/m32r/sem2-switch.c	633;"	d	file:
FLD	sim/m32r/sem2-switch.c	6341;"	d	file:
FLD	sim/m32r/sem2-switch.c	6349;"	d	file:
FLD	sim/m32r/sem2-switch.c	6374;"	d	file:
FLD	sim/m32r/sem2-switch.c	6382;"	d	file:
FLD	sim/m32r/sem2-switch.c	6395;"	d	file:
FLD	sim/m32r/sem2-switch.c	6403;"	d	file:
FLD	sim/m32r/sem2-switch.c	6416;"	d	file:
FLD	sim/m32r/sem2-switch.c	6424;"	d	file:
FLD	sim/m32r/sem2-switch.c	6433;"	d	file:
FLD	sim/m32r/sem2-switch.c	6441;"	d	file:
FLD	sim/m32r/sem2-switch.c	644;"	d	file:
FLD	sim/m32r/sem2-switch.c	6454;"	d	file:
FLD	sim/m32r/sem2-switch.c	6462;"	d	file:
FLD	sim/m32r/sem2-switch.c	6471;"	d	file:
FLD	sim/m32r/sem2-switch.c	6479;"	d	file:
FLD	sim/m32r/sem2-switch.c	6492;"	d	file:
FLD	sim/m32r/sem2-switch.c	6500;"	d	file:
FLD	sim/m32r/sem2-switch.c	6509;"	d	file:
FLD	sim/m32r/sem2-switch.c	6517;"	d	file:
FLD	sim/m32r/sem2-switch.c	652;"	d	file:
FLD	sim/m32r/sem2-switch.c	6530;"	d	file:
FLD	sim/m32r/sem2-switch.c	6538;"	d	file:
FLD	sim/m32r/sem2-switch.c	6547;"	d	file:
FLD	sim/m32r/sem2-switch.c	6555;"	d	file:
FLD	sim/m32r/sem2-switch.c	6568;"	d	file:
FLD	sim/m32r/sem2-switch.c	6576;"	d	file:
FLD	sim/m32r/sem2-switch.c	6585;"	d	file:
FLD	sim/m32r/sem2-switch.c	6593;"	d	file:
FLD	sim/m32r/sem2-switch.c	6606;"	d	file:
FLD	sim/m32r/sem2-switch.c	6614;"	d	file:
FLD	sim/m32r/sem2-switch.c	6623;"	d	file:
FLD	sim/m32r/sem2-switch.c	6631;"	d	file:
FLD	sim/m32r/sem2-switch.c	663;"	d	file:
FLD	sim/m32r/sem2-switch.c	6641;"	d	file:
FLD	sim/m32r/sem2-switch.c	6649;"	d	file:
FLD	sim/m32r/sem2-switch.c	6657;"	d	file:
FLD	sim/m32r/sem2-switch.c	6665;"	d	file:
FLD	sim/m32r/sem2-switch.c	6675;"	d	file:
FLD	sim/m32r/sem2-switch.c	6683;"	d	file:
FLD	sim/m32r/sem2-switch.c	6691;"	d	file:
FLD	sim/m32r/sem2-switch.c	6699;"	d	file:
FLD	sim/m32r/sem2-switch.c	6712;"	d	file:
FLD	sim/m32r/sem2-switch.c	671;"	d	file:
FLD	sim/m32r/sem2-switch.c	6720;"	d	file:
FLD	sim/m32r/sem2-switch.c	6729;"	d	file:
FLD	sim/m32r/sem2-switch.c	6737;"	d	file:
FLD	sim/m32r/sem2-switch.c	6750;"	d	file:
FLD	sim/m32r/sem2-switch.c	6758;"	d	file:
FLD	sim/m32r/sem2-switch.c	6767;"	d	file:
FLD	sim/m32r/sem2-switch.c	6775;"	d	file:
FLD	sim/m32r/sem2-switch.c	6788;"	d	file:
FLD	sim/m32r/sem2-switch.c	6796;"	d	file:
FLD	sim/m32r/sem2-switch.c	6805;"	d	file:
FLD	sim/m32r/sem2-switch.c	682;"	d	file:
FLD	sim/m32r/sem2-switch.c	690;"	d	file:
FLD	sim/m32r/sem2-switch.c	701;"	d	file:
FLD	sim/m32r/sem2-switch.c	709;"	d	file:
FLD	sim/m32r/sem2-switch.c	730;"	d	file:
FLD	sim/m32r/sem2-switch.c	738;"	d	file:
FLD	sim/m32r/sem2-switch.c	759;"	d	file:
FLD	sim/m32r/sem2-switch.c	767;"	d	file:
FLD	sim/m32r/sem2-switch.c	788;"	d	file:
FLD	sim/m32r/sem2-switch.c	796;"	d	file:
FLD	sim/m32r/sem2-switch.c	813;"	d	file:
FLD	sim/m32r/sem2-switch.c	821;"	d	file:
FLD	sim/m32r/sem2-switch.c	838;"	d	file:
FLD	sim/m32r/sem2-switch.c	846;"	d	file:
FLD	sim/m32r/sem2-switch.c	863;"	d	file:
FLD	sim/m32r/sem2-switch.c	871;"	d	file:
FLD	sim/m32r/sem2-switch.c	888;"	d	file:
FLD	sim/m32r/sem2-switch.c	896;"	d	file:
FLD	sim/m32r/sem2-switch.c	913;"	d	file:
FLD	sim/m32r/sem2-switch.c	921;"	d	file:
FLD	sim/m32r/sem2-switch.c	938;"	d	file:
FLD	sim/m32r/sem2-switch.c	946;"	d	file:
FLD	sim/m32r/sem2-switch.c	963;"	d	file:
FLD	sim/m32r/sem2-switch.c	971;"	d	file:
FLD	sim/m32r/sem2-switch.c	988;"	d	file:
FLD	sim/m32r/sem2-switch.c	996;"	d	file:
FLD	sim/m32r/semx-switch.c	1006;"	d	file:
FLD	sim/m32r/semx-switch.c	1014;"	d	file:
FLD	sim/m32r/semx-switch.c	1034;"	d	file:
FLD	sim/m32r/semx-switch.c	1042;"	d	file:
FLD	sim/m32r/semx-switch.c	1062;"	d	file:
FLD	sim/m32r/semx-switch.c	1070;"	d	file:
FLD	sim/m32r/semx-switch.c	1095;"	d	file:
FLD	sim/m32r/semx-switch.c	1103;"	d	file:
FLD	sim/m32r/semx-switch.c	1128;"	d	file:
FLD	sim/m32r/semx-switch.c	1136;"	d	file:
FLD	sim/m32r/semx-switch.c	1153;"	d	file:
FLD	sim/m32r/semx-switch.c	1161;"	d	file:
FLD	sim/m32r/semx-switch.c	1178;"	d	file:
FLD	sim/m32r/semx-switch.c	1186;"	d	file:
FLD	sim/m32r/semx-switch.c	1203;"	d	file:
FLD	sim/m32r/semx-switch.c	1211;"	d	file:
FLD	sim/m32r/semx-switch.c	1224;"	d	file:
FLD	sim/m32r/semx-switch.c	1232;"	d	file:
FLD	sim/m32r/semx-switch.c	1245;"	d	file:
FLD	sim/m32r/semx-switch.c	1253;"	d	file:
FLD	sim/m32r/semx-switch.c	1278;"	d	file:
FLD	sim/m32r/semx-switch.c	1286;"	d	file:
FLD	sim/m32r/semx-switch.c	1311;"	d	file:
FLD	sim/m32r/semx-switch.c	1319;"	d	file:
FLD	sim/m32r/semx-switch.c	1330;"	d	file:
FLD	sim/m32r/semx-switch.c	1338;"	d	file:
FLD	sim/m32r/semx-switch.c	1349;"	d	file:
FLD	sim/m32r/semx-switch.c	1357;"	d	file:
FLD	sim/m32r/semx-switch.c	1368;"	d	file:
FLD	sim/m32r/semx-switch.c	1376;"	d	file:
FLD	sim/m32r/semx-switch.c	1387;"	d	file:
FLD	sim/m32r/semx-switch.c	1395;"	d	file:
FLD	sim/m32r/semx-switch.c	1406;"	d	file:
FLD	sim/m32r/semx-switch.c	1414;"	d	file:
FLD	sim/m32r/semx-switch.c	1425;"	d	file:
FLD	sim/m32r/semx-switch.c	1433;"	d	file:
FLD	sim/m32r/semx-switch.c	1448;"	d	file:
FLD	sim/m32r/semx-switch.c	1456;"	d	file:
FLD	sim/m32r/semx-switch.c	1471;"	d	file:
FLD	sim/m32r/semx-switch.c	1479;"	d	file:
FLD	sim/m32r/semx-switch.c	1494;"	d	file:
FLD	sim/m32r/semx-switch.c	1502;"	d	file:
FLD	sim/m32r/semx-switch.c	1517;"	d	file:
FLD	sim/m32r/semx-switch.c	1525;"	d	file:
FLD	sim/m32r/semx-switch.c	1540;"	d	file:
FLD	sim/m32r/semx-switch.c	1548;"	d	file:
FLD	sim/m32r/semx-switch.c	1565;"	d	file:
FLD	sim/m32r/semx-switch.c	1573;"	d	file:
FLD	sim/m32r/semx-switch.c	1590;"	d	file:
FLD	sim/m32r/semx-switch.c	1598;"	d	file:
FLD	sim/m32r/semx-switch.c	1621;"	d	file:
FLD	sim/m32r/semx-switch.c	1629;"	d	file:
FLD	sim/m32r/semx-switch.c	1642;"	d	file:
FLD	sim/m32r/semx-switch.c	1650;"	d	file:
FLD	sim/m32r/semx-switch.c	1661;"	d	file:
FLD	sim/m32r/semx-switch.c	1669;"	d	file:
FLD	sim/m32r/semx-switch.c	1680;"	d	file:
FLD	sim/m32r/semx-switch.c	1688;"	d	file:
FLD	sim/m32r/semx-switch.c	1699;"	d	file:
FLD	sim/m32r/semx-switch.c	1707;"	d	file:
FLD	sim/m32r/semx-switch.c	1718;"	d	file:
FLD	sim/m32r/semx-switch.c	1726;"	d	file:
FLD	sim/m32r/semx-switch.c	1737;"	d	file:
FLD	sim/m32r/semx-switch.c	1745;"	d	file:
FLD	sim/m32r/semx-switch.c	1756;"	d	file:
FLD	sim/m32r/semx-switch.c	1764;"	d	file:
FLD	sim/m32r/semx-switch.c	1775;"	d	file:
FLD	sim/m32r/semx-switch.c	1783;"	d	file:
FLD	sim/m32r/semx-switch.c	1794;"	d	file:
FLD	sim/m32r/semx-switch.c	1802;"	d	file:
FLD	sim/m32r/semx-switch.c	1813;"	d	file:
FLD	sim/m32r/semx-switch.c	1821;"	d	file:
FLD	sim/m32r/semx-switch.c	1832;"	d	file:
FLD	sim/m32r/semx-switch.c	1840;"	d	file:
FLD	sim/m32r/semx-switch.c	1861;"	d	file:
FLD	sim/m32r/semx-switch.c	1869;"	d	file:
FLD	sim/m32r/semx-switch.c	1880;"	d	file:
FLD	sim/m32r/semx-switch.c	1888;"	d	file:
FLD	sim/m32r/semx-switch.c	1899;"	d	file:
FLD	sim/m32r/semx-switch.c	1907;"	d	file:
FLD	sim/m32r/semx-switch.c	1918;"	d	file:
FLD	sim/m32r/semx-switch.c	1926;"	d	file:
FLD	sim/m32r/semx-switch.c	1944;"	d	file:
FLD	sim/m32r/semx-switch.c	1952;"	d	file:
FLD	sim/m32r/semx-switch.c	1963;"	d	file:
FLD	sim/m32r/semx-switch.c	1971;"	d	file:
FLD	sim/m32r/semx-switch.c	1982;"	d	file:
FLD	sim/m32r/semx-switch.c	1990;"	d	file:
FLD	sim/m32r/semx-switch.c	2001;"	d	file:
FLD	sim/m32r/semx-switch.c	2009;"	d	file:
FLD	sim/m32r/semx-switch.c	2020;"	d	file:
FLD	sim/m32r/semx-switch.c	2028;"	d	file:
FLD	sim/m32r/semx-switch.c	2039;"	d	file:
FLD	sim/m32r/semx-switch.c	2047;"	d	file:
FLD	sim/m32r/semx-switch.c	2058;"	d	file:
FLD	sim/m32r/semx-switch.c	2066;"	d	file:
FLD	sim/m32r/semx-switch.c	2077;"	d	file:
FLD	sim/m32r/semx-switch.c	2085;"	d	file:
FLD	sim/m32r/semx-switch.c	2096;"	d	file:
FLD	sim/m32r/semx-switch.c	2104;"	d	file:
FLD	sim/m32r/semx-switch.c	2115;"	d	file:
FLD	sim/m32r/semx-switch.c	2123;"	d	file:
FLD	sim/m32r/semx-switch.c	2134;"	d	file:
FLD	sim/m32r/semx-switch.c	2142;"	d	file:
FLD	sim/m32r/semx-switch.c	2153;"	d	file:
FLD	sim/m32r/semx-switch.c	2161;"	d	file:
FLD	sim/m32r/semx-switch.c	2172;"	d	file:
FLD	sim/m32r/semx-switch.c	2180;"	d	file:
FLD	sim/m32r/semx-switch.c	2191;"	d	file:
FLD	sim/m32r/semx-switch.c	2199;"	d	file:
FLD	sim/m32r/semx-switch.c	2210;"	d	file:
FLD	sim/m32r/semx-switch.c	2218;"	d	file:
FLD	sim/m32r/semx-switch.c	2229;"	d	file:
FLD	sim/m32r/semx-switch.c	2237;"	d	file:
FLD	sim/m32r/semx-switch.c	2248;"	d	file:
FLD	sim/m32r/semx-switch.c	2256;"	d	file:
FLD	sim/m32r/semx-switch.c	2267;"	d	file:
FLD	sim/m32r/semx-switch.c	2275;"	d	file:
FLD	sim/m32r/semx-switch.c	2286;"	d	file:
FLD	sim/m32r/semx-switch.c	2294;"	d	file:
FLD	sim/m32r/semx-switch.c	2301;"	d	file:
FLD	sim/m32r/semx-switch.c	2309;"	d	file:
FLD	sim/m32r/semx-switch.c	2320;"	d	file:
FLD	sim/m32r/semx-switch.c	2328;"	d	file:
FLD	sim/m32r/semx-switch.c	2344;"	d	file:
FLD	sim/m32r/semx-switch.c	2352;"	d	file:
FLD	sim/m32r/semx-switch.c	2368;"	d	file:
FLD	sim/m32r/semx-switch.c	2376;"	d	file:
FLD	sim/m32r/semx-switch.c	2406;"	d	file:
FLD	sim/m32r/semx-switch.c	2414;"	d	file:
FLD	sim/m32r/semx-switch.c	2425;"	d	file:
FLD	sim/m32r/semx-switch.c	2433;"	d	file:
FLD	sim/m32r/semx-switch.c	2444;"	d	file:
FLD	sim/m32r/semx-switch.c	2452;"	d	file:
FLD	sim/m32r/semx-switch.c	2463;"	d	file:
FLD	sim/m32r/semx-switch.c	2471;"	d	file:
FLD	sim/m32r/semx-switch.c	2482;"	d	file:
FLD	sim/m32r/semx-switch.c	2490;"	d	file:
FLD	sim/m32r/semx-switch.c	2501;"	d	file:
FLD	sim/m32r/semx-switch.c	2509;"	d	file:
FLD	sim/m32r/semx-switch.c	2520;"	d	file:
FLD	sim/m32r/semx-switch.c	2528;"	d	file:
FLD	sim/m32r/semx-switch.c	2539;"	d	file:
FLD	sim/m32r/semx-switch.c	2547;"	d	file:
FLD	sim/m32r/semx-switch.c	2558;"	d	file:
FLD	sim/m32r/semx-switch.c	2566;"	d	file:
FLD	sim/m32r/semx-switch.c	2577;"	d	file:
FLD	sim/m32r/semx-switch.c	2585;"	d	file:
FLD	sim/m32r/semx-switch.c	2596;"	d	file:
FLD	sim/m32r/semx-switch.c	2604;"	d	file:
FLD	sim/m32r/semx-switch.c	2615;"	d	file:
FLD	sim/m32r/semx-switch.c	2623;"	d	file:
FLD	sim/m32r/semx-switch.c	2634;"	d	file:
FLD	sim/m32r/semx-switch.c	2642;"	d	file:
FLD	sim/m32r/semx-switch.c	2653;"	d	file:
FLD	sim/m32r/semx-switch.c	2661;"	d	file:
FLD	sim/m32r/semx-switch.c	2672;"	d	file:
FLD	sim/m32r/semx-switch.c	2680;"	d	file:
FLD	sim/m32r/semx-switch.c	2691;"	d	file:
FLD	sim/m32r/semx-switch.c	2699;"	d	file:
FLD	sim/m32r/semx-switch.c	2710;"	d	file:
FLD	sim/m32r/semx-switch.c	2718;"	d	file:
FLD	sim/m32r/semx-switch.c	2738;"	d	file:
FLD	sim/m32r/semx-switch.c	2746;"	d	file:
FLD	sim/m32r/semx-switch.c	2766;"	d	file:
FLD	sim/m32r/semx-switch.c	2774;"	d	file:
FLD	sim/m32r/semx-switch.c	2794;"	d	file:
FLD	sim/m32r/semx-switch.c	2802;"	d	file:
FLD	sim/m32r/semx-switch.c	2822;"	d	file:
FLD	sim/m32r/semx-switch.c	2830;"	d	file:
FLD	sim/m32r/semx-switch.c	2841;"	d	file:
FLD	sim/m32r/semx-switch.c	2849;"	d	file:
FLD	sim/m32r/semx-switch.c	2870;"	d	file:
FLD	sim/m32r/semx-switch.c	2878;"	d	file:
FLD	sim/m32r/semx-switch.c	2899;"	d	file:
FLD	sim/m32r/semx-switch.c	2907;"	d	file:
FLD	sim/m32r/semx-switch.c	2947;"	d	file:
FLD	sim/m32r/semx-switch.c	2955;"	d	file:
FLD	sim/m32r/semx-switch.c	2977;"	d	file:
FLD	sim/m32r/semx-switch.c	2985;"	d	file:
FLD	sim/m32r/semx-switch.c	2996;"	d	file:
FLD	sim/m32r/semx-switch.c	3004;"	d	file:
FLD	sim/m32r/semx-switch.c	3015;"	d	file:
FLD	sim/m32r/semx-switch.c	3023;"	d	file:
FLD	sim/m32r/semx-switch.c	3034;"	d	file:
FLD	sim/m32r/semx-switch.c	3042;"	d	file:
FLD	sim/m32r/semx-switch.c	3053;"	d	file:
FLD	sim/m32r/semx-switch.c	3061;"	d	file:
FLD	sim/m32r/semx-switch.c	3072;"	d	file:
FLD	sim/m32r/semx-switch.c	3080;"	d	file:
FLD	sim/m32r/semx-switch.c	3091;"	d	file:
FLD	sim/m32r/semx-switch.c	3099;"	d	file:
FLD	sim/m32r/semx-switch.c	3110;"	d	file:
FLD	sim/m32r/semx-switch.c	3118;"	d	file:
FLD	sim/m32r/semx-switch.c	3129;"	d	file:
FLD	sim/m32r/semx-switch.c	3137;"	d	file:
FLD	sim/m32r/semx-switch.c	3148;"	d	file:
FLD	sim/m32r/semx-switch.c	3156;"	d	file:
FLD	sim/m32r/semx-switch.c	3164;"	d	file:
FLD	sim/m32r/semx-switch.c	3172;"	d	file:
FLD	sim/m32r/semx-switch.c	3180;"	d	file:
FLD	sim/m32r/semx-switch.c	3188;"	d	file:
FLD	sim/m32r/semx-switch.c	3199;"	d	file:
FLD	sim/m32r/semx-switch.c	3207;"	d	file:
FLD	sim/m32r/semx-switch.c	3218;"	d	file:
FLD	sim/m32r/semx-switch.c	3226;"	d	file:
FLD	sim/m32r/semx-switch.c	3237;"	d	file:
FLD	sim/m32r/semx-switch.c	3245;"	d	file:
FLD	sim/m32r/semx-switch.c	3256;"	d	file:
FLD	sim/m32r/semx-switch.c	3264;"	d	file:
FLD	sim/m32r/semx-switch.c	3275;"	d	file:
FLD	sim/m32r/semx-switch.c	3283;"	d	file:
FLD	sim/m32r/semx-switch.c	3296;"	d	file:
FLD	sim/m32r/semx-switch.c	3304;"	d	file:
FLD	sim/m32r/semx-switch.c	3313;"	d	file:
FLD	sim/m32r/semx-switch.c	3321;"	d	file:
FLD	sim/m32r/semx-switch.c	3334;"	d	file:
FLD	sim/m32r/semx-switch.c	3342;"	d	file:
FLD	sim/m32r/semx-switch.c	3351;"	d	file:
FLD	sim/m32r/semx-switch.c	3359;"	d	file:
FLD	sim/m32r/semx-switch.c	3372;"	d	file:
FLD	sim/m32r/semx-switch.c	3380;"	d	file:
FLD	sim/m32r/semx-switch.c	3389;"	d	file:
FLD	sim/m32r/semx-switch.c	3397;"	d	file:
FLD	sim/m32r/semx-switch.c	3410;"	d	file:
FLD	sim/m32r/semx-switch.c	3418;"	d	file:
FLD	sim/m32r/semx-switch.c	3427;"	d	file:
FLD	sim/m32r/semx-switch.c	3435;"	d	file:
FLD	sim/m32r/semx-switch.c	3448;"	d	file:
FLD	sim/m32r/semx-switch.c	3456;"	d	file:
FLD	sim/m32r/semx-switch.c	3465;"	d	file:
FLD	sim/m32r/semx-switch.c	3473;"	d	file:
FLD	sim/m32r/semx-switch.c	3496;"	d	file:
FLD	sim/m32r/semx-switch.c	3504;"	d	file:
FLD	sim/m32r/semx-switch.c	3514;"	d	file:
FLD	sim/m32r/semx-switch.c	3522;"	d	file:
FLD	sim/m32r/semx-switch.c	3545;"	d	file:
FLD	sim/m32r/semx-switch.c	3553;"	d	file:
FLD	sim/m32r/semx-switch.c	3563;"	d	file:
FLD	sim/m32r/semx-switch.c	3571;"	d	file:
FLD	sim/m32r/semx-switch.c	3588;"	d	file:
FLD	sim/m32r/semx-switch.c	3596;"	d	file:
FLD	sim/m32r/semx-switch.c	3610;"	d	file:
FLD	sim/m32r/semx-switch.c	3618;"	d	file:
FLD	sim/m32r/semx-switch.c	3638;"	d	file:
FLD	sim/m32r/semx-switch.c	3646;"	d	file:
FLD	sim/m32r/semx-switch.c	3658;"	d	file:
FLD	sim/m32r/semx-switch.c	3666;"	d	file:
FLD	sim/m32r/semx-switch.c	3691;"	d	file:
FLD	sim/m32r/semx-switch.c	3699;"	d	file:
FLD	sim/m32r/semx-switch.c	3717;"	d	file:
FLD	sim/m32r/semx-switch.c	3725;"	d	file:
FLD	sim/m32r/semx-switch.c	3742;"	d	file:
FLD	sim/m32r/semx-switch.c	3750;"	d	file:
FLD	sim/m32r/semx-switch.c	3764;"	d	file:
FLD	sim/m32r/semx-switch.c	3772;"	d	file:
FLD	sim/m32r/semx-switch.c	3785;"	d	file:
FLD	sim/m32r/semx-switch.c	3793;"	d	file:
FLD	sim/m32r/semx-switch.c	3804;"	d	file:
FLD	sim/m32r/semx-switch.c	3812;"	d	file:
FLD	sim/m32r/semx-switch.c	3837;"	d	file:
FLD	sim/m32r/semx-switch.c	3845;"	d	file:
FLD	sim/m32r/semx-switch.c	3863;"	d	file:
FLD	sim/m32r/semx-switch.c	3871;"	d	file:
FLD	sim/m32r/semx-switch.c	3884;"	d	file:
FLD	sim/m32r/semx-switch.c	3892;"	d	file:
FLD	sim/m32r/semx-switch.c	389;"	d	file:
FLD	sim/m32r/semx-switch.c	3901;"	d	file:
FLD	sim/m32r/semx-switch.c	3909;"	d	file:
FLD	sim/m32r/semx-switch.c	3922;"	d	file:
FLD	sim/m32r/semx-switch.c	3930;"	d	file:
FLD	sim/m32r/semx-switch.c	3939;"	d	file:
FLD	sim/m32r/semx-switch.c	3947;"	d	file:
FLD	sim/m32r/semx-switch.c	3960;"	d	file:
FLD	sim/m32r/semx-switch.c	3968;"	d	file:
FLD	sim/m32r/semx-switch.c	3977;"	d	file:
FLD	sim/m32r/semx-switch.c	3985;"	d	file:
FLD	sim/m32r/semx-switch.c	3998;"	d	file:
FLD	sim/m32r/semx-switch.c	4006;"	d	file:
FLD	sim/m32r/semx-switch.c	4015;"	d	file:
FLD	sim/m32r/semx-switch.c	4023;"	d	file:
FLD	sim/m32r/semx-switch.c	4040;"	d	file:
FLD	sim/m32r/semx-switch.c	4048;"	d	file:
FLD	sim/m32r/semx-switch.c	4062;"	d	file:
FLD	sim/m32r/semx-switch.c	406;"	d	file:
FLD	sim/m32r/semx-switch.c	4070;"	d	file:
FLD	sim/m32r/semx-switch.c	4087;"	d	file:
FLD	sim/m32r/semx-switch.c	4095;"	d	file:
FLD	sim/m32r/semx-switch.c	4109;"	d	file:
FLD	sim/m32r/semx-switch.c	4117;"	d	file:
FLD	sim/m32r/semx-switch.c	4140;"	d	file:
FLD	sim/m32r/semx-switch.c	4148;"	d	file:
FLD	sim/m32r/semx-switch.c	414;"	d	file:
FLD	sim/m32r/semx-switch.c	4160;"	d	file:
FLD	sim/m32r/semx-switch.c	4168;"	d	file:
FLD	sim/m32r/semx-switch.c	4181;"	d	file:
FLD	sim/m32r/semx-switch.c	4189;"	d	file:
FLD	sim/m32r/semx-switch.c	4200;"	d	file:
FLD	sim/m32r/semx-switch.c	4208;"	d	file:
FLD	sim/m32r/semx-switch.c	4221;"	d	file:
FLD	sim/m32r/semx-switch.c	4229;"	d	file:
FLD	sim/m32r/semx-switch.c	4238;"	d	file:
FLD	sim/m32r/semx-switch.c	4246;"	d	file:
FLD	sim/m32r/semx-switch.c	4259;"	d	file:
FLD	sim/m32r/semx-switch.c	425;"	d	file:
FLD	sim/m32r/semx-switch.c	4267;"	d	file:
FLD	sim/m32r/semx-switch.c	4276;"	d	file:
FLD	sim/m32r/semx-switch.c	4284;"	d	file:
FLD	sim/m32r/semx-switch.c	4297;"	d	file:
FLD	sim/m32r/semx-switch.c	4305;"	d	file:
FLD	sim/m32r/semx-switch.c	4314;"	d	file:
FLD	sim/m32r/semx-switch.c	4322;"	d	file:
FLD	sim/m32r/semx-switch.c	4335;"	d	file:
FLD	sim/m32r/semx-switch.c	433;"	d	file:
FLD	sim/m32r/semx-switch.c	4343;"	d	file:
FLD	sim/m32r/semx-switch.c	4352;"	d	file:
FLD	sim/m32r/semx-switch.c	4360;"	d	file:
FLD	sim/m32r/semx-switch.c	4373;"	d	file:
FLD	sim/m32r/semx-switch.c	4381;"	d	file:
FLD	sim/m32r/semx-switch.c	4390;"	d	file:
FLD	sim/m32r/semx-switch.c	4398;"	d	file:
FLD	sim/m32r/semx-switch.c	4421;"	d	file:
FLD	sim/m32r/semx-switch.c	4429;"	d	file:
FLD	sim/m32r/semx-switch.c	4439;"	d	file:
FLD	sim/m32r/semx-switch.c	4447;"	d	file:
FLD	sim/m32r/semx-switch.c	444;"	d	file:
FLD	sim/m32r/semx-switch.c	4460;"	d	file:
FLD	sim/m32r/semx-switch.c	4468;"	d	file:
FLD	sim/m32r/semx-switch.c	4477;"	d	file:
FLD	sim/m32r/semx-switch.c	4485;"	d	file:
FLD	sim/m32r/semx-switch.c	4505;"	d	file:
FLD	sim/m32r/semx-switch.c	4513;"	d	file:
FLD	sim/m32r/semx-switch.c	4523;"	d	file:
FLD	sim/m32r/semx-switch.c	452;"	d	file:
FLD	sim/m32r/semx-switch.c	4531;"	d	file:
FLD	sim/m32r/semx-switch.c	4544;"	d	file:
FLD	sim/m32r/semx-switch.c	4552;"	d	file:
FLD	sim/m32r/semx-switch.c	4561;"	d	file:
FLD	sim/m32r/semx-switch.c	4569;"	d	file:
FLD	sim/m32r/semx-switch.c	4582;"	d	file:
FLD	sim/m32r/semx-switch.c	4590;"	d	file:
FLD	sim/m32r/semx-switch.c	4599;"	d	file:
FLD	sim/m32r/semx-switch.c	4607;"	d	file:
FLD	sim/m32r/semx-switch.c	4620;"	d	file:
FLD	sim/m32r/semx-switch.c	4628;"	d	file:
FLD	sim/m32r/semx-switch.c	4637;"	d	file:
FLD	sim/m32r/semx-switch.c	4645;"	d	file:
FLD	sim/m32r/semx-switch.c	4658;"	d	file:
FLD	sim/m32r/semx-switch.c	4666;"	d	file:
FLD	sim/m32r/semx-switch.c	4675;"	d	file:
FLD	sim/m32r/semx-switch.c	4683;"	d	file:
FLD	sim/m32r/semx-switch.c	4696;"	d	file:
FLD	sim/m32r/semx-switch.c	4704;"	d	file:
FLD	sim/m32r/semx-switch.c	4713;"	d	file:
FLD	sim/m32r/semx-switch.c	4721;"	d	file:
FLD	sim/m32r/semx-switch.c	472;"	d	file:
FLD	sim/m32r/semx-switch.c	4734;"	d	file:
FLD	sim/m32r/semx-switch.c	4742;"	d	file:
FLD	sim/m32r/semx-switch.c	4751;"	d	file:
FLD	sim/m32r/semx-switch.c	4759;"	d	file:
FLD	sim/m32r/semx-switch.c	4772;"	d	file:
FLD	sim/m32r/semx-switch.c	4780;"	d	file:
FLD	sim/m32r/semx-switch.c	4789;"	d	file:
FLD	sim/m32r/semx-switch.c	4797;"	d	file:
FLD	sim/m32r/semx-switch.c	480;"	d	file:
FLD	sim/m32r/semx-switch.c	4810;"	d	file:
FLD	sim/m32r/semx-switch.c	4818;"	d	file:
FLD	sim/m32r/semx-switch.c	4827;"	d	file:
FLD	sim/m32r/semx-switch.c	4835;"	d	file:
FLD	sim/m32r/semx-switch.c	4848;"	d	file:
FLD	sim/m32r/semx-switch.c	4856;"	d	file:
FLD	sim/m32r/semx-switch.c	4865;"	d	file:
FLD	sim/m32r/semx-switch.c	4873;"	d	file:
FLD	sim/m32r/semx-switch.c	4886;"	d	file:
FLD	sim/m32r/semx-switch.c	4894;"	d	file:
FLD	sim/m32r/semx-switch.c	4903;"	d	file:
FLD	sim/m32r/semx-switch.c	4911;"	d	file:
FLD	sim/m32r/semx-switch.c	4924;"	d	file:
FLD	sim/m32r/semx-switch.c	4932;"	d	file:
FLD	sim/m32r/semx-switch.c	4941;"	d	file:
FLD	sim/m32r/semx-switch.c	4949;"	d	file:
FLD	sim/m32r/semx-switch.c	494;"	d	file:
FLD	sim/m32r/semx-switch.c	4962;"	d	file:
FLD	sim/m32r/semx-switch.c	4970;"	d	file:
FLD	sim/m32r/semx-switch.c	4979;"	d	file:
FLD	sim/m32r/semx-switch.c	4987;"	d	file:
FLD	sim/m32r/semx-switch.c	5000;"	d	file:
FLD	sim/m32r/semx-switch.c	5008;"	d	file:
FLD	sim/m32r/semx-switch.c	5017;"	d	file:
FLD	sim/m32r/semx-switch.c	5025;"	d	file:
FLD	sim/m32r/semx-switch.c	502;"	d	file:
FLD	sim/m32r/semx-switch.c	5038;"	d	file:
FLD	sim/m32r/semx-switch.c	5046;"	d	file:
FLD	sim/m32r/semx-switch.c	5055;"	d	file:
FLD	sim/m32r/semx-switch.c	5063;"	d	file:
FLD	sim/m32r/semx-switch.c	5076;"	d	file:
FLD	sim/m32r/semx-switch.c	5084;"	d	file:
FLD	sim/m32r/semx-switch.c	5093;"	d	file:
FLD	sim/m32r/semx-switch.c	5101;"	d	file:
FLD	sim/m32r/semx-switch.c	5114;"	d	file:
FLD	sim/m32r/semx-switch.c	5122;"	d	file:
FLD	sim/m32r/semx-switch.c	5131;"	d	file:
FLD	sim/m32r/semx-switch.c	5139;"	d	file:
FLD	sim/m32r/semx-switch.c	5152;"	d	file:
FLD	sim/m32r/semx-switch.c	5160;"	d	file:
FLD	sim/m32r/semx-switch.c	5169;"	d	file:
FLD	sim/m32r/semx-switch.c	5177;"	d	file:
FLD	sim/m32r/semx-switch.c	5190;"	d	file:
FLD	sim/m32r/semx-switch.c	5198;"	d	file:
FLD	sim/m32r/semx-switch.c	5207;"	d	file:
FLD	sim/m32r/semx-switch.c	5215;"	d	file:
FLD	sim/m32r/semx-switch.c	5224;"	d	file:
FLD	sim/m32r/semx-switch.c	5232;"	d	file:
FLD	sim/m32r/semx-switch.c	523;"	d	file:
FLD	sim/m32r/semx-switch.c	5240;"	d	file:
FLD	sim/m32r/semx-switch.c	5248;"	d	file:
FLD	sim/m32r/semx-switch.c	5261;"	d	file:
FLD	sim/m32r/semx-switch.c	5269;"	d	file:
FLD	sim/m32r/semx-switch.c	5278;"	d	file:
FLD	sim/m32r/semx-switch.c	5286;"	d	file:
FLD	sim/m32r/semx-switch.c	5304;"	d	file:
FLD	sim/m32r/semx-switch.c	5312;"	d	file:
FLD	sim/m32r/semx-switch.c	531;"	d	file:
FLD	sim/m32r/semx-switch.c	5321;"	d	file:
FLD	sim/m32r/semx-switch.c	5329;"	d	file:
FLD	sim/m32r/semx-switch.c	5347;"	d	file:
FLD	sim/m32r/semx-switch.c	5355;"	d	file:
FLD	sim/m32r/semx-switch.c	5364;"	d	file:
FLD	sim/m32r/semx-switch.c	5372;"	d	file:
FLD	sim/m32r/semx-switch.c	5402;"	d	file:
FLD	sim/m32r/semx-switch.c	5410;"	d	file:
FLD	sim/m32r/semx-switch.c	5424;"	d	file:
FLD	sim/m32r/semx-switch.c	542;"	d	file:
FLD	sim/m32r/semx-switch.c	5432;"	d	file:
FLD	sim/m32r/semx-switch.c	5445;"	d	file:
FLD	sim/m32r/semx-switch.c	5453;"	d	file:
FLD	sim/m32r/semx-switch.c	5462;"	d	file:
FLD	sim/m32r/semx-switch.c	5470;"	d	file:
FLD	sim/m32r/semx-switch.c	5483;"	d	file:
FLD	sim/m32r/semx-switch.c	5491;"	d	file:
FLD	sim/m32r/semx-switch.c	5500;"	d	file:
FLD	sim/m32r/semx-switch.c	5508;"	d	file:
FLD	sim/m32r/semx-switch.c	550;"	d	file:
FLD	sim/m32r/semx-switch.c	5521;"	d	file:
FLD	sim/m32r/semx-switch.c	5529;"	d	file:
FLD	sim/m32r/semx-switch.c	5538;"	d	file:
FLD	sim/m32r/semx-switch.c	5546;"	d	file:
FLD	sim/m32r/semx-switch.c	5559;"	d	file:
FLD	sim/m32r/semx-switch.c	5567;"	d	file:
FLD	sim/m32r/semx-switch.c	5576;"	d	file:
FLD	sim/m32r/semx-switch.c	5584;"	d	file:
FLD	sim/m32r/semx-switch.c	5597;"	d	file:
FLD	sim/m32r/semx-switch.c	5605;"	d	file:
FLD	sim/m32r/semx-switch.c	5614;"	d	file:
FLD	sim/m32r/semx-switch.c	561;"	d	file:
FLD	sim/m32r/semx-switch.c	5622;"	d	file:
FLD	sim/m32r/semx-switch.c	5635;"	d	file:
FLD	sim/m32r/semx-switch.c	5643;"	d	file:
FLD	sim/m32r/semx-switch.c	5652;"	d	file:
FLD	sim/m32r/semx-switch.c	5660;"	d	file:
FLD	sim/m32r/semx-switch.c	5674;"	d	file:
FLD	sim/m32r/semx-switch.c	5682;"	d	file:
FLD	sim/m32r/semx-switch.c	5691;"	d	file:
FLD	sim/m32r/semx-switch.c	5699;"	d	file:
FLD	sim/m32r/semx-switch.c	569;"	d	file:
FLD	sim/m32r/semx-switch.c	5713;"	d	file:
FLD	sim/m32r/semx-switch.c	5721;"	d	file:
FLD	sim/m32r/semx-switch.c	5730;"	d	file:
FLD	sim/m32r/semx-switch.c	5738;"	d	file:
FLD	sim/m32r/semx-switch.c	5752;"	d	file:
FLD	sim/m32r/semx-switch.c	5760;"	d	file:
FLD	sim/m32r/semx-switch.c	5769;"	d	file:
FLD	sim/m32r/semx-switch.c	5777;"	d	file:
FLD	sim/m32r/semx-switch.c	5800;"	d	file:
FLD	sim/m32r/semx-switch.c	5808;"	d	file:
FLD	sim/m32r/semx-switch.c	580;"	d	file:
FLD	sim/m32r/semx-switch.c	5818;"	d	file:
FLD	sim/m32r/semx-switch.c	5826;"	d	file:
FLD	sim/m32r/semx-switch.c	5849;"	d	file:
FLD	sim/m32r/semx-switch.c	5857;"	d	file:
FLD	sim/m32r/semx-switch.c	5867;"	d	file:
FLD	sim/m32r/semx-switch.c	5875;"	d	file:
FLD	sim/m32r/semx-switch.c	588;"	d	file:
FLD	sim/m32r/semx-switch.c	5898;"	d	file:
FLD	sim/m32r/semx-switch.c	5906;"	d	file:
FLD	sim/m32r/semx-switch.c	5916;"	d	file:
FLD	sim/m32r/semx-switch.c	5924;"	d	file:
FLD	sim/m32r/semx-switch.c	5947;"	d	file:
FLD	sim/m32r/semx-switch.c	5955;"	d	file:
FLD	sim/m32r/semx-switch.c	5965;"	d	file:
FLD	sim/m32r/semx-switch.c	5973;"	d	file:
FLD	sim/m32r/semx-switch.c	5986;"	d	file:
FLD	sim/m32r/semx-switch.c	5994;"	d	file:
FLD	sim/m32r/semx-switch.c	599;"	d	file:
FLD	sim/m32r/semx-switch.c	6003;"	d	file:
FLD	sim/m32r/semx-switch.c	6011;"	d	file:
FLD	sim/m32r/semx-switch.c	6034;"	d	file:
FLD	sim/m32r/semx-switch.c	6042;"	d	file:
FLD	sim/m32r/semx-switch.c	6052;"	d	file:
FLD	sim/m32r/semx-switch.c	6060;"	d	file:
FLD	sim/m32r/semx-switch.c	607;"	d	file:
FLD	sim/m32r/semx-switch.c	6083;"	d	file:
FLD	sim/m32r/semx-switch.c	6091;"	d	file:
FLD	sim/m32r/semx-switch.c	6101;"	d	file:
FLD	sim/m32r/semx-switch.c	6109;"	d	file:
FLD	sim/m32r/semx-switch.c	6149;"	d	file:
FLD	sim/m32r/semx-switch.c	6157;"	d	file:
FLD	sim/m32r/semx-switch.c	6173;"	d	file:
FLD	sim/m32r/semx-switch.c	6181;"	d	file:
FLD	sim/m32r/semx-switch.c	618;"	d	file:
FLD	sim/m32r/semx-switch.c	6206;"	d	file:
FLD	sim/m32r/semx-switch.c	6214;"	d	file:
FLD	sim/m32r/semx-switch.c	6227;"	d	file:
FLD	sim/m32r/semx-switch.c	6235;"	d	file:
FLD	sim/m32r/semx-switch.c	6248;"	d	file:
FLD	sim/m32r/semx-switch.c	6256;"	d	file:
FLD	sim/m32r/semx-switch.c	6265;"	d	file:
FLD	sim/m32r/semx-switch.c	626;"	d	file:
FLD	sim/m32r/semx-switch.c	6273;"	d	file:
FLD	sim/m32r/semx-switch.c	6286;"	d	file:
FLD	sim/m32r/semx-switch.c	6294;"	d	file:
FLD	sim/m32r/semx-switch.c	6303;"	d	file:
FLD	sim/m32r/semx-switch.c	6311;"	d	file:
FLD	sim/m32r/semx-switch.c	6324;"	d	file:
FLD	sim/m32r/semx-switch.c	6332;"	d	file:
FLD	sim/m32r/semx-switch.c	6341;"	d	file:
FLD	sim/m32r/semx-switch.c	6349;"	d	file:
FLD	sim/m32r/semx-switch.c	6362;"	d	file:
FLD	sim/m32r/semx-switch.c	6370;"	d	file:
FLD	sim/m32r/semx-switch.c	6379;"	d	file:
FLD	sim/m32r/semx-switch.c	637;"	d	file:
FLD	sim/m32r/semx-switch.c	6387;"	d	file:
FLD	sim/m32r/semx-switch.c	6400;"	d	file:
FLD	sim/m32r/semx-switch.c	6408;"	d	file:
FLD	sim/m32r/semx-switch.c	6417;"	d	file:
FLD	sim/m32r/semx-switch.c	6425;"	d	file:
FLD	sim/m32r/semx-switch.c	6438;"	d	file:
FLD	sim/m32r/semx-switch.c	6446;"	d	file:
FLD	sim/m32r/semx-switch.c	6455;"	d	file:
FLD	sim/m32r/semx-switch.c	645;"	d	file:
FLD	sim/m32r/semx-switch.c	6463;"	d	file:
FLD	sim/m32r/semx-switch.c	6473;"	d	file:
FLD	sim/m32r/semx-switch.c	6481;"	d	file:
FLD	sim/m32r/semx-switch.c	6489;"	d	file:
FLD	sim/m32r/semx-switch.c	6497;"	d	file:
FLD	sim/m32r/semx-switch.c	6507;"	d	file:
FLD	sim/m32r/semx-switch.c	6515;"	d	file:
FLD	sim/m32r/semx-switch.c	6523;"	d	file:
FLD	sim/m32r/semx-switch.c	6531;"	d	file:
FLD	sim/m32r/semx-switch.c	6544;"	d	file:
FLD	sim/m32r/semx-switch.c	6552;"	d	file:
FLD	sim/m32r/semx-switch.c	6561;"	d	file:
FLD	sim/m32r/semx-switch.c	6569;"	d	file:
FLD	sim/m32r/semx-switch.c	656;"	d	file:
FLD	sim/m32r/semx-switch.c	6582;"	d	file:
FLD	sim/m32r/semx-switch.c	6590;"	d	file:
FLD	sim/m32r/semx-switch.c	6599;"	d	file:
FLD	sim/m32r/semx-switch.c	6607;"	d	file:
FLD	sim/m32r/semx-switch.c	6620;"	d	file:
FLD	sim/m32r/semx-switch.c	6628;"	d	file:
FLD	sim/m32r/semx-switch.c	6637;"	d	file:
FLD	sim/m32r/semx-switch.c	664;"	d	file:
FLD	sim/m32r/semx-switch.c	675;"	d	file:
FLD	sim/m32r/semx-switch.c	683;"	d	file:
FLD	sim/m32r/semx-switch.c	694;"	d	file:
FLD	sim/m32r/semx-switch.c	702;"	d	file:
FLD	sim/m32r/semx-switch.c	723;"	d	file:
FLD	sim/m32r/semx-switch.c	731;"	d	file:
FLD	sim/m32r/semx-switch.c	752;"	d	file:
FLD	sim/m32r/semx-switch.c	760;"	d	file:
FLD	sim/m32r/semx-switch.c	781;"	d	file:
FLD	sim/m32r/semx-switch.c	789;"	d	file:
FLD	sim/m32r/semx-switch.c	806;"	d	file:
FLD	sim/m32r/semx-switch.c	814;"	d	file:
FLD	sim/m32r/semx-switch.c	831;"	d	file:
FLD	sim/m32r/semx-switch.c	839;"	d	file:
FLD	sim/m32r/semx-switch.c	856;"	d	file:
FLD	sim/m32r/semx-switch.c	864;"	d	file:
FLD	sim/m32r/semx-switch.c	881;"	d	file:
FLD	sim/m32r/semx-switch.c	889;"	d	file:
FLD	sim/m32r/semx-switch.c	906;"	d	file:
FLD	sim/m32r/semx-switch.c	914;"	d	file:
FLD	sim/m32r/semx-switch.c	931;"	d	file:
FLD	sim/m32r/semx-switch.c	939;"	d	file:
FLD	sim/m32r/semx-switch.c	956;"	d	file:
FLD	sim/m32r/semx-switch.c	964;"	d	file:
FLD	sim/m32r/semx-switch.c	981;"	d	file:
FLD	sim/m32r/semx-switch.c	989;"	d	file:
FLD	sim/or1k/decode.c	1609;"	d	file:
FLD	sim/or1k/decode.c	1615;"	d	file:
FLD	sim/or1k/decode.c	1623;"	d	file:
FLD	sim/or1k/decode.c	1632;"	d	file:
FLD	sim/or1k/decode.c	1640;"	d	file:
FLD	sim/or1k/decode.c	1649;"	d	file:
FLD	sim/or1k/decode.c	1657;"	d	file:
FLD	sim/or1k/decode.c	1666;"	d	file:
FLD	sim/or1k/decode.c	1674;"	d	file:
FLD	sim/or1k/decode.c	1683;"	d	file:
FLD	sim/or1k/decode.c	1691;"	d	file:
FLD	sim/or1k/decode.c	1700;"	d	file:
FLD	sim/or1k/decode.c	1707;"	d	file:
FLD	sim/or1k/decode.c	1713;"	d	file:
FLD	sim/or1k/decode.c	1720;"	d	file:
FLD	sim/or1k/decode.c	1726;"	d	file:
FLD	sim/or1k/decode.c	1734;"	d	file:
FLD	sim/or1k/decode.c	1743;"	d	file:
FLD	sim/or1k/decode.c	1751;"	d	file:
FLD	sim/or1k/decode.c	1763;"	d	file:
FLD	sim/or1k/decode.c	1771;"	d	file:
FLD	sim/or1k/decode.c	1780;"	d	file:
FLD	sim/or1k/decode.c	1788;"	d	file:
FLD	sim/or1k/decode.c	1803;"	d	file:
FLD	sim/or1k/decode.c	1811;"	d	file:
FLD	sim/or1k/decode.c	1830;"	d	file:
FLD	sim/or1k/decode.c	1838;"	d	file:
FLD	sim/or1k/decode.c	1853;"	d	file:
FLD	sim/or1k/decode.c	1861;"	d	file:
FLD	sim/or1k/decode.c	1876;"	d	file:
FLD	sim/or1k/decode.c	1884;"	d	file:
FLD	sim/or1k/decode.c	1899;"	d	file:
FLD	sim/or1k/decode.c	1907;"	d	file:
FLD	sim/or1k/decode.c	1922;"	d	file:
FLD	sim/or1k/decode.c	1930;"	d	file:
FLD	sim/or1k/decode.c	1945;"	d	file:
FLD	sim/or1k/decode.c	1953;"	d	file:
FLD	sim/or1k/decode.c	1968;"	d	file:
FLD	sim/or1k/decode.c	1976;"	d	file:
FLD	sim/or1k/decode.c	1991;"	d	file:
FLD	sim/or1k/decode.c	1999;"	d	file:
FLD	sim/or1k/decode.c	2018;"	d	file:
FLD	sim/or1k/decode.c	2026;"	d	file:
FLD	sim/or1k/decode.c	2045;"	d	file:
FLD	sim/or1k/decode.c	2053;"	d	file:
FLD	sim/or1k/decode.c	2072;"	d	file:
FLD	sim/or1k/decode.c	2080;"	d	file:
FLD	sim/or1k/decode.c	2099;"	d	file:
FLD	sim/or1k/decode.c	2107;"	d	file:
FLD	sim/or1k/decode.c	2122;"	d	file:
FLD	sim/or1k/decode.c	2130;"	d	file:
FLD	sim/or1k/decode.c	2145;"	d	file:
FLD	sim/or1k/decode.c	2153;"	d	file:
FLD	sim/or1k/decode.c	2168;"	d	file:
FLD	sim/or1k/decode.c	2176;"	d	file:
FLD	sim/or1k/decode.c	2191;"	d	file:
FLD	sim/or1k/decode.c	2199;"	d	file:
FLD	sim/or1k/decode.c	2214;"	d	file:
FLD	sim/or1k/decode.c	2222;"	d	file:
FLD	sim/or1k/decode.c	2237;"	d	file:
FLD	sim/or1k/decode.c	2245;"	d	file:
FLD	sim/or1k/decode.c	2257;"	d	file:
FLD	sim/or1k/decode.c	2265;"	d	file:
FLD	sim/or1k/decode.c	2280;"	d	file:
FLD	sim/or1k/decode.c	2288;"	d	file:
FLD	sim/or1k/decode.c	2303;"	d	file:
FLD	sim/or1k/decode.c	2311;"	d	file:
FLD	sim/or1k/decode.c	2326;"	d	file:
FLD	sim/or1k/decode.c	2334;"	d	file:
FLD	sim/or1k/decode.c	2346;"	d	file:
FLD	sim/or1k/decode.c	2354;"	d	file:
FLD	sim/or1k/decode.c	2369;"	d	file:
FLD	sim/or1k/decode.c	2377;"	d	file:
FLD	sim/or1k/decode.c	2389;"	d	file:
FLD	sim/or1k/decode.c	2397;"	d	file:
FLD	sim/or1k/decode.c	2409;"	d	file:
FLD	sim/or1k/decode.c	2417;"	d	file:
FLD	sim/or1k/decode.c	2429;"	d	file:
FLD	sim/or1k/decode.c	2437;"	d	file:
FLD	sim/or1k/decode.c	2449;"	d	file:
FLD	sim/or1k/decode.c	2457;"	d	file:
FLD	sim/or1k/decode.c	2472;"	d	file:
FLD	sim/or1k/decode.c	2480;"	d	file:
FLD	sim/or1k/decode.c	2492;"	d	file:
FLD	sim/or1k/decode.c	2500;"	d	file:
FLD	sim/or1k/decode.c	2512;"	d	file:
FLD	sim/or1k/decode.c	2520;"	d	file:
FLD	sim/or1k/decode.c	2532;"	d	file:
FLD	sim/or1k/decode.c	2540;"	d	file:
FLD	sim/or1k/decode.c	2555;"	d	file:
FLD	sim/or1k/model.c	1000;"	d	file:
FLD	sim/or1k/model.c	1010;"	d	file:
FLD	sim/or1k/model.c	1016;"	d	file:
FLD	sim/or1k/model.c	1026;"	d	file:
FLD	sim/or1k/model.c	1032;"	d	file:
FLD	sim/or1k/model.c	1042;"	d	file:
FLD	sim/or1k/model.c	1048;"	d	file:
FLD	sim/or1k/model.c	104;"	d	file:
FLD	sim/or1k/model.c	1058;"	d	file:
FLD	sim/or1k/model.c	1064;"	d	file:
FLD	sim/or1k/model.c	1074;"	d	file:
FLD	sim/or1k/model.c	1080;"	d	file:
FLD	sim/or1k/model.c	1090;"	d	file:
FLD	sim/or1k/model.c	1096;"	d	file:
FLD	sim/or1k/model.c	1106;"	d	file:
FLD	sim/or1k/model.c	1112;"	d	file:
FLD	sim/or1k/model.c	1122;"	d	file:
FLD	sim/or1k/model.c	1128;"	d	file:
FLD	sim/or1k/model.c	1138;"	d	file:
FLD	sim/or1k/model.c	1144;"	d	file:
FLD	sim/or1k/model.c	114;"	d	file:
FLD	sim/or1k/model.c	1154;"	d	file:
FLD	sim/or1k/model.c	1160;"	d	file:
FLD	sim/or1k/model.c	1170;"	d	file:
FLD	sim/or1k/model.c	1176;"	d	file:
FLD	sim/or1k/model.c	1186;"	d	file:
FLD	sim/or1k/model.c	1192;"	d	file:
FLD	sim/or1k/model.c	1202;"	d	file:
FLD	sim/or1k/model.c	1208;"	d	file:
FLD	sim/or1k/model.c	120;"	d	file:
FLD	sim/or1k/model.c	1218;"	d	file:
FLD	sim/or1k/model.c	1224;"	d	file:
FLD	sim/or1k/model.c	1234;"	d	file:
FLD	sim/or1k/model.c	1240;"	d	file:
FLD	sim/or1k/model.c	1250;"	d	file:
FLD	sim/or1k/model.c	1256;"	d	file:
FLD	sim/or1k/model.c	1266;"	d	file:
FLD	sim/or1k/model.c	1272;"	d	file:
FLD	sim/or1k/model.c	1282;"	d	file:
FLD	sim/or1k/model.c	1288;"	d	file:
FLD	sim/or1k/model.c	1298;"	d	file:
FLD	sim/or1k/model.c	1304;"	d	file:
FLD	sim/or1k/model.c	130;"	d	file:
FLD	sim/or1k/model.c	1314;"	d	file:
FLD	sim/or1k/model.c	1320;"	d	file:
FLD	sim/or1k/model.c	1330;"	d	file:
FLD	sim/or1k/model.c	1336;"	d	file:
FLD	sim/or1k/model.c	1346;"	d	file:
FLD	sim/or1k/model.c	1352;"	d	file:
FLD	sim/or1k/model.c	1362;"	d	file:
FLD	sim/or1k/model.c	1368;"	d	file:
FLD	sim/or1k/model.c	136;"	d	file:
FLD	sim/or1k/model.c	1378;"	d	file:
FLD	sim/or1k/model.c	1384;"	d	file:
FLD	sim/or1k/model.c	1394;"	d	file:
FLD	sim/or1k/model.c	1400;"	d	file:
FLD	sim/or1k/model.c	1410;"	d	file:
FLD	sim/or1k/model.c	1416;"	d	file:
FLD	sim/or1k/model.c	1426;"	d	file:
FLD	sim/or1k/model.c	1432;"	d	file:
FLD	sim/or1k/model.c	1442;"	d	file:
FLD	sim/or1k/model.c	1448;"	d	file:
FLD	sim/or1k/model.c	1458;"	d	file:
FLD	sim/or1k/model.c	1464;"	d	file:
FLD	sim/or1k/model.c	146;"	d	file:
FLD	sim/or1k/model.c	1474;"	d	file:
FLD	sim/or1k/model.c	1480;"	d	file:
FLD	sim/or1k/model.c	1490;"	d	file:
FLD	sim/or1k/model.c	1496;"	d	file:
FLD	sim/or1k/model.c	1506;"	d	file:
FLD	sim/or1k/model.c	1512;"	d	file:
FLD	sim/or1k/model.c	1522;"	d	file:
FLD	sim/or1k/model.c	1528;"	d	file:
FLD	sim/or1k/model.c	152;"	d	file:
FLD	sim/or1k/model.c	1538;"	d	file:
FLD	sim/or1k/model.c	1544;"	d	file:
FLD	sim/or1k/model.c	1554;"	d	file:
FLD	sim/or1k/model.c	1560;"	d	file:
FLD	sim/or1k/model.c	1570;"	d	file:
FLD	sim/or1k/model.c	1576;"	d	file:
FLD	sim/or1k/model.c	1586;"	d	file:
FLD	sim/or1k/model.c	1592;"	d	file:
FLD	sim/or1k/model.c	1602;"	d	file:
FLD	sim/or1k/model.c	1608;"	d	file:
FLD	sim/or1k/model.c	1618;"	d	file:
FLD	sim/or1k/model.c	1624;"	d	file:
FLD	sim/or1k/model.c	162;"	d	file:
FLD	sim/or1k/model.c	1634;"	d	file:
FLD	sim/or1k/model.c	1640;"	d	file:
FLD	sim/or1k/model.c	1650;"	d	file:
FLD	sim/or1k/model.c	1656;"	d	file:
FLD	sim/or1k/model.c	1666;"	d	file:
FLD	sim/or1k/model.c	1672;"	d	file:
FLD	sim/or1k/model.c	1682;"	d	file:
FLD	sim/or1k/model.c	1688;"	d	file:
FLD	sim/or1k/model.c	168;"	d	file:
FLD	sim/or1k/model.c	1698;"	d	file:
FLD	sim/or1k/model.c	1704;"	d	file:
FLD	sim/or1k/model.c	1714;"	d	file:
FLD	sim/or1k/model.c	1720;"	d	file:
FLD	sim/or1k/model.c	1730;"	d	file:
FLD	sim/or1k/model.c	1736;"	d	file:
FLD	sim/or1k/model.c	1746;"	d	file:
FLD	sim/or1k/model.c	1752;"	d	file:
FLD	sim/or1k/model.c	1762;"	d	file:
FLD	sim/or1k/model.c	1768;"	d	file:
FLD	sim/or1k/model.c	1778;"	d	file:
FLD	sim/or1k/model.c	1784;"	d	file:
FLD	sim/or1k/model.c	178;"	d	file:
FLD	sim/or1k/model.c	1794;"	d	file:
FLD	sim/or1k/model.c	1800;"	d	file:
FLD	sim/or1k/model.c	1810;"	d	file:
FLD	sim/or1k/model.c	1816;"	d	file:
FLD	sim/or1k/model.c	1826;"	d	file:
FLD	sim/or1k/model.c	1832;"	d	file:
FLD	sim/or1k/model.c	1842;"	d	file:
FLD	sim/or1k/model.c	1848;"	d	file:
FLD	sim/or1k/model.c	184;"	d	file:
FLD	sim/or1k/model.c	1858;"	d	file:
FLD	sim/or1k/model.c	1864;"	d	file:
FLD	sim/or1k/model.c	1874;"	d	file:
FLD	sim/or1k/model.c	1880;"	d	file:
FLD	sim/or1k/model.c	1890;"	d	file:
FLD	sim/or1k/model.c	1896;"	d	file:
FLD	sim/or1k/model.c	1906;"	d	file:
FLD	sim/or1k/model.c	1912;"	d	file:
FLD	sim/or1k/model.c	1922;"	d	file:
FLD	sim/or1k/model.c	1928;"	d	file:
FLD	sim/or1k/model.c	1938;"	d	file:
FLD	sim/or1k/model.c	1944;"	d	file:
FLD	sim/or1k/model.c	194;"	d	file:
FLD	sim/or1k/model.c	1954;"	d	file:
FLD	sim/or1k/model.c	1960;"	d	file:
FLD	sim/or1k/model.c	1970;"	d	file:
FLD	sim/or1k/model.c	1976;"	d	file:
FLD	sim/or1k/model.c	1986;"	d	file:
FLD	sim/or1k/model.c	1992;"	d	file:
FLD	sim/or1k/model.c	2002;"	d	file:
FLD	sim/or1k/model.c	2008;"	d	file:
FLD	sim/or1k/model.c	200;"	d	file:
FLD	sim/or1k/model.c	2018;"	d	file:
FLD	sim/or1k/model.c	2024;"	d	file:
FLD	sim/or1k/model.c	2034;"	d	file:
FLD	sim/or1k/model.c	2040;"	d	file:
FLD	sim/or1k/model.c	2050;"	d	file:
FLD	sim/or1k/model.c	2056;"	d	file:
FLD	sim/or1k/model.c	2066;"	d	file:
FLD	sim/or1k/model.c	2072;"	d	file:
FLD	sim/or1k/model.c	2082;"	d	file:
FLD	sim/or1k/model.c	2088;"	d	file:
FLD	sim/or1k/model.c	2098;"	d	file:
FLD	sim/or1k/model.c	2104;"	d	file:
FLD	sim/or1k/model.c	210;"	d	file:
FLD	sim/or1k/model.c	2114;"	d	file:
FLD	sim/or1k/model.c	2120;"	d	file:
FLD	sim/or1k/model.c	2130;"	d	file:
FLD	sim/or1k/model.c	2136;"	d	file:
FLD	sim/or1k/model.c	2146;"	d	file:
FLD	sim/or1k/model.c	2152;"	d	file:
FLD	sim/or1k/model.c	2162;"	d	file:
FLD	sim/or1k/model.c	2168;"	d	file:
FLD	sim/or1k/model.c	216;"	d	file:
FLD	sim/or1k/model.c	2178;"	d	file:
FLD	sim/or1k/model.c	2184;"	d	file:
FLD	sim/or1k/model.c	2194;"	d	file:
FLD	sim/or1k/model.c	2200;"	d	file:
FLD	sim/or1k/model.c	2210;"	d	file:
FLD	sim/or1k/model.c	2216;"	d	file:
FLD	sim/or1k/model.c	2226;"	d	file:
FLD	sim/or1k/model.c	2232;"	d	file:
FLD	sim/or1k/model.c	2242;"	d	file:
FLD	sim/or1k/model.c	2248;"	d	file:
FLD	sim/or1k/model.c	2258;"	d	file:
FLD	sim/or1k/model.c	2264;"	d	file:
FLD	sim/or1k/model.c	226;"	d	file:
FLD	sim/or1k/model.c	2274;"	d	file:
FLD	sim/or1k/model.c	2280;"	d	file:
FLD	sim/or1k/model.c	2290;"	d	file:
FLD	sim/or1k/model.c	2296;"	d	file:
FLD	sim/or1k/model.c	2306;"	d	file:
FLD	sim/or1k/model.c	2312;"	d	file:
FLD	sim/or1k/model.c	2322;"	d	file:
FLD	sim/or1k/model.c	2328;"	d	file:
FLD	sim/or1k/model.c	232;"	d	file:
FLD	sim/or1k/model.c	2338;"	d	file:
FLD	sim/or1k/model.c	2344;"	d	file:
FLD	sim/or1k/model.c	2354;"	d	file:
FLD	sim/or1k/model.c	2360;"	d	file:
FLD	sim/or1k/model.c	2370;"	d	file:
FLD	sim/or1k/model.c	2376;"	d	file:
FLD	sim/or1k/model.c	2386;"	d	file:
FLD	sim/or1k/model.c	2392;"	d	file:
FLD	sim/or1k/model.c	2402;"	d	file:
FLD	sim/or1k/model.c	2408;"	d	file:
FLD	sim/or1k/model.c	2418;"	d	file:
FLD	sim/or1k/model.c	2424;"	d	file:
FLD	sim/or1k/model.c	242;"	d	file:
FLD	sim/or1k/model.c	2434;"	d	file:
FLD	sim/or1k/model.c	2440;"	d	file:
FLD	sim/or1k/model.c	2450;"	d	file:
FLD	sim/or1k/model.c	2456;"	d	file:
FLD	sim/or1k/model.c	2466;"	d	file:
FLD	sim/or1k/model.c	2472;"	d	file:
FLD	sim/or1k/model.c	2482;"	d	file:
FLD	sim/or1k/model.c	2488;"	d	file:
FLD	sim/or1k/model.c	248;"	d	file:
FLD	sim/or1k/model.c	2498;"	d	file:
FLD	sim/or1k/model.c	2504;"	d	file:
FLD	sim/or1k/model.c	2514;"	d	file:
FLD	sim/or1k/model.c	2520;"	d	file:
FLD	sim/or1k/model.c	2530;"	d	file:
FLD	sim/or1k/model.c	2536;"	d	file:
FLD	sim/or1k/model.c	2546;"	d	file:
FLD	sim/or1k/model.c	2552;"	d	file:
FLD	sim/or1k/model.c	2562;"	d	file:
FLD	sim/or1k/model.c	2568;"	d	file:
FLD	sim/or1k/model.c	2578;"	d	file:
FLD	sim/or1k/model.c	2584;"	d	file:
FLD	sim/or1k/model.c	258;"	d	file:
FLD	sim/or1k/model.c	2594;"	d	file:
FLD	sim/or1k/model.c	2600;"	d	file:
FLD	sim/or1k/model.c	2610;"	d	file:
FLD	sim/or1k/model.c	2616;"	d	file:
FLD	sim/or1k/model.c	2626;"	d	file:
FLD	sim/or1k/model.c	2632;"	d	file:
FLD	sim/or1k/model.c	2642;"	d	file:
FLD	sim/or1k/model.c	2648;"	d	file:
FLD	sim/or1k/model.c	264;"	d	file:
FLD	sim/or1k/model.c	2658;"	d	file:
FLD	sim/or1k/model.c	2664;"	d	file:
FLD	sim/or1k/model.c	2674;"	d	file:
FLD	sim/or1k/model.c	2680;"	d	file:
FLD	sim/or1k/model.c	2690;"	d	file:
FLD	sim/or1k/model.c	2696;"	d	file:
FLD	sim/or1k/model.c	2706;"	d	file:
FLD	sim/or1k/model.c	2712;"	d	file:
FLD	sim/or1k/model.c	2722;"	d	file:
FLD	sim/or1k/model.c	2728;"	d	file:
FLD	sim/or1k/model.c	2738;"	d	file:
FLD	sim/or1k/model.c	2744;"	d	file:
FLD	sim/or1k/model.c	274;"	d	file:
FLD	sim/or1k/model.c	2754;"	d	file:
FLD	sim/or1k/model.c	2760;"	d	file:
FLD	sim/or1k/model.c	2770;"	d	file:
FLD	sim/or1k/model.c	2776;"	d	file:
FLD	sim/or1k/model.c	2786;"	d	file:
FLD	sim/or1k/model.c	2792;"	d	file:
FLD	sim/or1k/model.c	2802;"	d	file:
FLD	sim/or1k/model.c	2808;"	d	file:
FLD	sim/or1k/model.c	280;"	d	file:
FLD	sim/or1k/model.c	2818;"	d	file:
FLD	sim/or1k/model.c	2824;"	d	file:
FLD	sim/or1k/model.c	2834;"	d	file:
FLD	sim/or1k/model.c	2840;"	d	file:
FLD	sim/or1k/model.c	2850;"	d	file:
FLD	sim/or1k/model.c	2856;"	d	file:
FLD	sim/or1k/model.c	2866;"	d	file:
FLD	sim/or1k/model.c	2872;"	d	file:
FLD	sim/or1k/model.c	2882;"	d	file:
FLD	sim/or1k/model.c	2888;"	d	file:
FLD	sim/or1k/model.c	2898;"	d	file:
FLD	sim/or1k/model.c	2904;"	d	file:
FLD	sim/or1k/model.c	290;"	d	file:
FLD	sim/or1k/model.c	2914;"	d	file:
FLD	sim/or1k/model.c	2920;"	d	file:
FLD	sim/or1k/model.c	2930;"	d	file:
FLD	sim/or1k/model.c	2936;"	d	file:
FLD	sim/or1k/model.c	2946;"	d	file:
FLD	sim/or1k/model.c	2952;"	d	file:
FLD	sim/or1k/model.c	2962;"	d	file:
FLD	sim/or1k/model.c	2968;"	d	file:
FLD	sim/or1k/model.c	296;"	d	file:
FLD	sim/or1k/model.c	2978;"	d	file:
FLD	sim/or1k/model.c	2984;"	d	file:
FLD	sim/or1k/model.c	2994;"	d	file:
FLD	sim/or1k/model.c	3000;"	d	file:
FLD	sim/or1k/model.c	3010;"	d	file:
FLD	sim/or1k/model.c	3016;"	d	file:
FLD	sim/or1k/model.c	3026;"	d	file:
FLD	sim/or1k/model.c	3032;"	d	file:
FLD	sim/or1k/model.c	3042;"	d	file:
FLD	sim/or1k/model.c	3048;"	d	file:
FLD	sim/or1k/model.c	3058;"	d	file:
FLD	sim/or1k/model.c	3064;"	d	file:
FLD	sim/or1k/model.c	306;"	d	file:
FLD	sim/or1k/model.c	3074;"	d	file:
FLD	sim/or1k/model.c	3080;"	d	file:
FLD	sim/or1k/model.c	3090;"	d	file:
FLD	sim/or1k/model.c	3096;"	d	file:
FLD	sim/or1k/model.c	3106;"	d	file:
FLD	sim/or1k/model.c	3112;"	d	file:
FLD	sim/or1k/model.c	3122;"	d	file:
FLD	sim/or1k/model.c	3128;"	d	file:
FLD	sim/or1k/model.c	312;"	d	file:
FLD	sim/or1k/model.c	3138;"	d	file:
FLD	sim/or1k/model.c	3144;"	d	file:
FLD	sim/or1k/model.c	3154;"	d	file:
FLD	sim/or1k/model.c	3160;"	d	file:
FLD	sim/or1k/model.c	3170;"	d	file:
FLD	sim/or1k/model.c	3176;"	d	file:
FLD	sim/or1k/model.c	3186;"	d	file:
FLD	sim/or1k/model.c	3192;"	d	file:
FLD	sim/or1k/model.c	3202;"	d	file:
FLD	sim/or1k/model.c	3208;"	d	file:
FLD	sim/or1k/model.c	3218;"	d	file:
FLD	sim/or1k/model.c	3224;"	d	file:
FLD	sim/or1k/model.c	322;"	d	file:
FLD	sim/or1k/model.c	3234;"	d	file:
FLD	sim/or1k/model.c	3240;"	d	file:
FLD	sim/or1k/model.c	3250;"	d	file:
FLD	sim/or1k/model.c	3256;"	d	file:
FLD	sim/or1k/model.c	3266;"	d	file:
FLD	sim/or1k/model.c	3272;"	d	file:
FLD	sim/or1k/model.c	3282;"	d	file:
FLD	sim/or1k/model.c	3288;"	d	file:
FLD	sim/or1k/model.c	328;"	d	file:
FLD	sim/or1k/model.c	3298;"	d	file:
FLD	sim/or1k/model.c	3304;"	d	file:
FLD	sim/or1k/model.c	3314;"	d	file:
FLD	sim/or1k/model.c	3320;"	d	file:
FLD	sim/or1k/model.c	3330;"	d	file:
FLD	sim/or1k/model.c	3336;"	d	file:
FLD	sim/or1k/model.c	3346;"	d	file:
FLD	sim/or1k/model.c	3352;"	d	file:
FLD	sim/or1k/model.c	3362;"	d	file:
FLD	sim/or1k/model.c	3368;"	d	file:
FLD	sim/or1k/model.c	3378;"	d	file:
FLD	sim/or1k/model.c	3384;"	d	file:
FLD	sim/or1k/model.c	338;"	d	file:
FLD	sim/or1k/model.c	3394;"	d	file:
FLD	sim/or1k/model.c	3400;"	d	file:
FLD	sim/or1k/model.c	3410;"	d	file:
FLD	sim/or1k/model.c	3416;"	d	file:
FLD	sim/or1k/model.c	3426;"	d	file:
FLD	sim/or1k/model.c	3432;"	d	file:
FLD	sim/or1k/model.c	3442;"	d	file:
FLD	sim/or1k/model.c	3448;"	d	file:
FLD	sim/or1k/model.c	344;"	d	file:
FLD	sim/or1k/model.c	3458;"	d	file:
FLD	sim/or1k/model.c	354;"	d	file:
FLD	sim/or1k/model.c	360;"	d	file:
FLD	sim/or1k/model.c	370;"	d	file:
FLD	sim/or1k/model.c	376;"	d	file:
FLD	sim/or1k/model.c	386;"	d	file:
FLD	sim/or1k/model.c	392;"	d	file:
FLD	sim/or1k/model.c	402;"	d	file:
FLD	sim/or1k/model.c	408;"	d	file:
FLD	sim/or1k/model.c	40;"	d	file:
FLD	sim/or1k/model.c	418;"	d	file:
FLD	sim/or1k/model.c	424;"	d	file:
FLD	sim/or1k/model.c	434;"	d	file:
FLD	sim/or1k/model.c	440;"	d	file:
FLD	sim/or1k/model.c	450;"	d	file:
FLD	sim/or1k/model.c	456;"	d	file:
FLD	sim/or1k/model.c	466;"	d	file:
FLD	sim/or1k/model.c	472;"	d	file:
FLD	sim/or1k/model.c	482;"	d	file:
FLD	sim/or1k/model.c	488;"	d	file:
FLD	sim/or1k/model.c	498;"	d	file:
FLD	sim/or1k/model.c	504;"	d	file:
FLD	sim/or1k/model.c	50;"	d	file:
FLD	sim/or1k/model.c	514;"	d	file:
FLD	sim/or1k/model.c	520;"	d	file:
FLD	sim/or1k/model.c	530;"	d	file:
FLD	sim/or1k/model.c	536;"	d	file:
FLD	sim/or1k/model.c	546;"	d	file:
FLD	sim/or1k/model.c	552;"	d	file:
FLD	sim/or1k/model.c	562;"	d	file:
FLD	sim/or1k/model.c	568;"	d	file:
FLD	sim/or1k/model.c	56;"	d	file:
FLD	sim/or1k/model.c	578;"	d	file:
FLD	sim/or1k/model.c	584;"	d	file:
FLD	sim/or1k/model.c	594;"	d	file:
FLD	sim/or1k/model.c	600;"	d	file:
FLD	sim/or1k/model.c	610;"	d	file:
FLD	sim/or1k/model.c	616;"	d	file:
FLD	sim/or1k/model.c	626;"	d	file:
FLD	sim/or1k/model.c	632;"	d	file:
FLD	sim/or1k/model.c	642;"	d	file:
FLD	sim/or1k/model.c	648;"	d	file:
FLD	sim/or1k/model.c	658;"	d	file:
FLD	sim/or1k/model.c	664;"	d	file:
FLD	sim/or1k/model.c	66;"	d	file:
FLD	sim/or1k/model.c	674;"	d	file:
FLD	sim/or1k/model.c	680;"	d	file:
FLD	sim/or1k/model.c	690;"	d	file:
FLD	sim/or1k/model.c	696;"	d	file:
FLD	sim/or1k/model.c	706;"	d	file:
FLD	sim/or1k/model.c	712;"	d	file:
FLD	sim/or1k/model.c	722;"	d	file:
FLD	sim/or1k/model.c	728;"	d	file:
FLD	sim/or1k/model.c	72;"	d	file:
FLD	sim/or1k/model.c	738;"	d	file:
FLD	sim/or1k/model.c	744;"	d	file:
FLD	sim/or1k/model.c	754;"	d	file:
FLD	sim/or1k/model.c	760;"	d	file:
FLD	sim/or1k/model.c	770;"	d	file:
FLD	sim/or1k/model.c	776;"	d	file:
FLD	sim/or1k/model.c	786;"	d	file:
FLD	sim/or1k/model.c	792;"	d	file:
FLD	sim/or1k/model.c	802;"	d	file:
FLD	sim/or1k/model.c	808;"	d	file:
FLD	sim/or1k/model.c	818;"	d	file:
FLD	sim/or1k/model.c	824;"	d	file:
FLD	sim/or1k/model.c	82;"	d	file:
FLD	sim/or1k/model.c	834;"	d	file:
FLD	sim/or1k/model.c	840;"	d	file:
FLD	sim/or1k/model.c	850;"	d	file:
FLD	sim/or1k/model.c	856;"	d	file:
FLD	sim/or1k/model.c	866;"	d	file:
FLD	sim/or1k/model.c	872;"	d	file:
FLD	sim/or1k/model.c	882;"	d	file:
FLD	sim/or1k/model.c	888;"	d	file:
FLD	sim/or1k/model.c	88;"	d	file:
FLD	sim/or1k/model.c	898;"	d	file:
FLD	sim/or1k/model.c	904;"	d	file:
FLD	sim/or1k/model.c	914;"	d	file:
FLD	sim/or1k/model.c	920;"	d	file:
FLD	sim/or1k/model.c	930;"	d	file:
FLD	sim/or1k/model.c	936;"	d	file:
FLD	sim/or1k/model.c	946;"	d	file:
FLD	sim/or1k/model.c	952;"	d	file:
FLD	sim/or1k/model.c	962;"	d	file:
FLD	sim/or1k/model.c	968;"	d	file:
FLD	sim/or1k/model.c	978;"	d	file:
FLD	sim/or1k/model.c	984;"	d	file:
FLD	sim/or1k/model.c	98;"	d	file:
FLD	sim/or1k/model.c	994;"	d	file:
FLD	sim/or1k/sem-switch.c	1029;"	d	file:
FLD	sim/or1k/sem-switch.c	1037;"	d	file:
FLD	sim/or1k/sem-switch.c	1048;"	d	file:
FLD	sim/or1k/sem-switch.c	1056;"	d	file:
FLD	sim/or1k/sem-switch.c	1067;"	d	file:
FLD	sim/or1k/sem-switch.c	1075;"	d	file:
FLD	sim/or1k/sem-switch.c	1086;"	d	file:
FLD	sim/or1k/sem-switch.c	1094;"	d	file:
FLD	sim/or1k/sem-switch.c	1105;"	d	file:
FLD	sim/or1k/sem-switch.c	1113;"	d	file:
FLD	sim/or1k/sem-switch.c	1124;"	d	file:
FLD	sim/or1k/sem-switch.c	1132;"	d	file:
FLD	sim/or1k/sem-switch.c	1143;"	d	file:
FLD	sim/or1k/sem-switch.c	1151;"	d	file:
FLD	sim/or1k/sem-switch.c	1162;"	d	file:
FLD	sim/or1k/sem-switch.c	1170;"	d	file:
FLD	sim/or1k/sem-switch.c	1181;"	d	file:
FLD	sim/or1k/sem-switch.c	1189;"	d	file:
FLD	sim/or1k/sem-switch.c	1200;"	d	file:
FLD	sim/or1k/sem-switch.c	1208;"	d	file:
FLD	sim/or1k/sem-switch.c	1219;"	d	file:
FLD	sim/or1k/sem-switch.c	1227;"	d	file:
FLD	sim/or1k/sem-switch.c	1238;"	d	file:
FLD	sim/or1k/sem-switch.c	1246;"	d	file:
FLD	sim/or1k/sem-switch.c	1274;"	d	file:
FLD	sim/or1k/sem-switch.c	1282;"	d	file:
FLD	sim/or1k/sem-switch.c	1310;"	d	file:
FLD	sim/or1k/sem-switch.c	1318;"	d	file:
FLD	sim/or1k/sem-switch.c	1348;"	d	file:
FLD	sim/or1k/sem-switch.c	1356;"	d	file:
FLD	sim/or1k/sem-switch.c	1384;"	d	file:
FLD	sim/or1k/sem-switch.c	1392;"	d	file:
FLD	sim/or1k/sem-switch.c	1420;"	d	file:
FLD	sim/or1k/sem-switch.c	1428;"	d	file:
FLD	sim/or1k/sem-switch.c	1468;"	d	file:
FLD	sim/or1k/sem-switch.c	1476;"	d	file:
FLD	sim/or1k/sem-switch.c	1516;"	d	file:
FLD	sim/or1k/sem-switch.c	1524;"	d	file:
FLD	sim/or1k/sem-switch.c	1535;"	d	file:
FLD	sim/or1k/sem-switch.c	1543;"	d	file:
FLD	sim/or1k/sem-switch.c	1554;"	d	file:
FLD	sim/or1k/sem-switch.c	1562;"	d	file:
FLD	sim/or1k/sem-switch.c	1573;"	d	file:
FLD	sim/or1k/sem-switch.c	1581;"	d	file:
FLD	sim/or1k/sem-switch.c	1592;"	d	file:
FLD	sim/or1k/sem-switch.c	1600;"	d	file:
FLD	sim/or1k/sem-switch.c	1611;"	d	file:
FLD	sim/or1k/sem-switch.c	1619;"	d	file:
FLD	sim/or1k/sem-switch.c	1647;"	d	file:
FLD	sim/or1k/sem-switch.c	1655;"	d	file:
FLD	sim/or1k/sem-switch.c	1685;"	d	file:
FLD	sim/or1k/sem-switch.c	1693;"	d	file:
FLD	sim/or1k/sem-switch.c	1721;"	d	file:
FLD	sim/or1k/sem-switch.c	1729;"	d	file:
FLD	sim/or1k/sem-switch.c	1740;"	d	file:
FLD	sim/or1k/sem-switch.c	1748;"	d	file:
FLD	sim/or1k/sem-switch.c	1759;"	d	file:
FLD	sim/or1k/sem-switch.c	1767;"	d	file:
FLD	sim/or1k/sem-switch.c	1778;"	d	file:
FLD	sim/or1k/sem-switch.c	1786;"	d	file:
FLD	sim/or1k/sem-switch.c	1797;"	d	file:
FLD	sim/or1k/sem-switch.c	1805;"	d	file:
FLD	sim/or1k/sem-switch.c	1816;"	d	file:
FLD	sim/or1k/sem-switch.c	1824;"	d	file:
FLD	sim/or1k/sem-switch.c	1835;"	d	file:
FLD	sim/or1k/sem-switch.c	1843;"	d	file:
FLD	sim/or1k/sem-switch.c	1865;"	d	file:
FLD	sim/or1k/sem-switch.c	1873;"	d	file:
FLD	sim/or1k/sem-switch.c	1884;"	d	file:
FLD	sim/or1k/sem-switch.c	1892;"	d	file:
FLD	sim/or1k/sem-switch.c	1903;"	d	file:
FLD	sim/or1k/sem-switch.c	1911;"	d	file:
FLD	sim/or1k/sem-switch.c	1922;"	d	file:
FLD	sim/or1k/sem-switch.c	1930;"	d	file:
FLD	sim/or1k/sem-switch.c	1941;"	d	file:
FLD	sim/or1k/sem-switch.c	1949;"	d	file:
FLD	sim/or1k/sem-switch.c	1960;"	d	file:
FLD	sim/or1k/sem-switch.c	1968;"	d	file:
FLD	sim/or1k/sem-switch.c	1979;"	d	file:
FLD	sim/or1k/sem-switch.c	1987;"	d	file:
FLD	sim/or1k/sem-switch.c	1998;"	d	file:
FLD	sim/or1k/sem-switch.c	2006;"	d	file:
FLD	sim/or1k/sem-switch.c	2017;"	d	file:
FLD	sim/or1k/sem-switch.c	2025;"	d	file:
FLD	sim/or1k/sem-switch.c	2036;"	d	file:
FLD	sim/or1k/sem-switch.c	2044;"	d	file:
FLD	sim/or1k/sem-switch.c	2055;"	d	file:
FLD	sim/or1k/sem-switch.c	2063;"	d	file:
FLD	sim/or1k/sem-switch.c	2074;"	d	file:
FLD	sim/or1k/sem-switch.c	2082;"	d	file:
FLD	sim/or1k/sem-switch.c	2093;"	d	file:
FLD	sim/or1k/sem-switch.c	209;"	d	file:
FLD	sim/or1k/sem-switch.c	2101;"	d	file:
FLD	sim/or1k/sem-switch.c	2112;"	d	file:
FLD	sim/or1k/sem-switch.c	2120;"	d	file:
FLD	sim/or1k/sem-switch.c	2131;"	d	file:
FLD	sim/or1k/sem-switch.c	2139;"	d	file:
FLD	sim/or1k/sem-switch.c	2150;"	d	file:
FLD	sim/or1k/sem-switch.c	2158;"	d	file:
FLD	sim/or1k/sem-switch.c	2169;"	d	file:
FLD	sim/or1k/sem-switch.c	2177;"	d	file:
FLD	sim/or1k/sem-switch.c	2188;"	d	file:
FLD	sim/or1k/sem-switch.c	2196;"	d	file:
FLD	sim/or1k/sem-switch.c	2207;"	d	file:
FLD	sim/or1k/sem-switch.c	2215;"	d	file:
FLD	sim/or1k/sem-switch.c	2226;"	d	file:
FLD	sim/or1k/sem-switch.c	2234;"	d	file:
FLD	sim/or1k/sem-switch.c	2245;"	d	file:
FLD	sim/or1k/sem-switch.c	2253;"	d	file:
FLD	sim/or1k/sem-switch.c	226;"	d	file:
FLD	sim/or1k/sem-switch.c	2275;"	d	file:
FLD	sim/or1k/sem-switch.c	2283;"	d	file:
FLD	sim/or1k/sem-switch.c	2305;"	d	file:
FLD	sim/or1k/sem-switch.c	2313;"	d	file:
FLD	sim/or1k/sem-switch.c	2335;"	d	file:
FLD	sim/or1k/sem-switch.c	2343;"	d	file:
FLD	sim/or1k/sem-switch.c	234;"	d	file:
FLD	sim/or1k/sem-switch.c	2350;"	d	file:
FLD	sim/or1k/sem-switch.c	2358;"	d	file:
FLD	sim/or1k/sem-switch.c	2365;"	d	file:
FLD	sim/or1k/sem-switch.c	2373;"	d	file:
FLD	sim/or1k/sem-switch.c	2380;"	d	file:
FLD	sim/or1k/sem-switch.c	2388;"	d	file:
FLD	sim/or1k/sem-switch.c	2395;"	d	file:
FLD	sim/or1k/sem-switch.c	2403;"	d	file:
FLD	sim/or1k/sem-switch.c	2410;"	d	file:
FLD	sim/or1k/sem-switch.c	2418;"	d	file:
FLD	sim/or1k/sem-switch.c	2425;"	d	file:
FLD	sim/or1k/sem-switch.c	2433;"	d	file:
FLD	sim/or1k/sem-switch.c	2440;"	d	file:
FLD	sim/or1k/sem-switch.c	2448;"	d	file:
FLD	sim/or1k/sem-switch.c	2455;"	d	file:
FLD	sim/or1k/sem-switch.c	245;"	d	file:
FLD	sim/or1k/sem-switch.c	2463;"	d	file:
FLD	sim/or1k/sem-switch.c	2474;"	d	file:
FLD	sim/or1k/sem-switch.c	2482;"	d	file:
FLD	sim/or1k/sem-switch.c	2493;"	d	file:
FLD	sim/or1k/sem-switch.c	2501;"	d	file:
FLD	sim/or1k/sem-switch.c	2512;"	d	file:
FLD	sim/or1k/sem-switch.c	2520;"	d	file:
FLD	sim/or1k/sem-switch.c	2531;"	d	file:
FLD	sim/or1k/sem-switch.c	2539;"	d	file:
FLD	sim/or1k/sem-switch.c	253;"	d	file:
FLD	sim/or1k/sem-switch.c	2550;"	d	file:
FLD	sim/or1k/sem-switch.c	2558;"	d	file:
FLD	sim/or1k/sem-switch.c	2569;"	d	file:
FLD	sim/or1k/sem-switch.c	2577;"	d	file:
FLD	sim/or1k/sem-switch.c	2588;"	d	file:
FLD	sim/or1k/sem-switch.c	2596;"	d	file:
FLD	sim/or1k/sem-switch.c	2607;"	d	file:
FLD	sim/or1k/sem-switch.c	2615;"	d	file:
FLD	sim/or1k/sem-switch.c	2626;"	d	file:
FLD	sim/or1k/sem-switch.c	2634;"	d	file:
FLD	sim/or1k/sem-switch.c	2645;"	d	file:
FLD	sim/or1k/sem-switch.c	264;"	d	file:
FLD	sim/or1k/sem-switch.c	2653;"	d	file:
FLD	sim/or1k/sem-switch.c	2664;"	d	file:
FLD	sim/or1k/sem-switch.c	2672;"	d	file:
FLD	sim/or1k/sem-switch.c	2683;"	d	file:
FLD	sim/or1k/sem-switch.c	2691;"	d	file:
FLD	sim/or1k/sem-switch.c	2702;"	d	file:
FLD	sim/or1k/sem-switch.c	2710;"	d	file:
FLD	sim/or1k/sem-switch.c	2721;"	d	file:
FLD	sim/or1k/sem-switch.c	2729;"	d	file:
FLD	sim/or1k/sem-switch.c	272;"	d	file:
FLD	sim/or1k/sem-switch.c	2736;"	d	file:
FLD	sim/or1k/sem-switch.c	292;"	d	file:
FLD	sim/or1k/sem-switch.c	300;"	d	file:
FLD	sim/or1k/sem-switch.c	314;"	d	file:
FLD	sim/or1k/sem-switch.c	322;"	d	file:
FLD	sim/or1k/sem-switch.c	343;"	d	file:
FLD	sim/or1k/sem-switch.c	351;"	d	file:
FLD	sim/or1k/sem-switch.c	372;"	d	file:
FLD	sim/or1k/sem-switch.c	380;"	d	file:
FLD	sim/or1k/sem-switch.c	408;"	d	file:
FLD	sim/or1k/sem-switch.c	416;"	d	file:
FLD	sim/or1k/sem-switch.c	437;"	d	file:
FLD	sim/or1k/sem-switch.c	445;"	d	file:
FLD	sim/or1k/sem-switch.c	473;"	d	file:
FLD	sim/or1k/sem-switch.c	481;"	d	file:
FLD	sim/or1k/sem-switch.c	517;"	d	file:
FLD	sim/or1k/sem-switch.c	525;"	d	file:
FLD	sim/or1k/sem-switch.c	561;"	d	file:
FLD	sim/or1k/sem-switch.c	569;"	d	file:
FLD	sim/or1k/sem-switch.c	576;"	d	file:
FLD	sim/or1k/sem-switch.c	584;"	d	file:
FLD	sim/or1k/sem-switch.c	591;"	d	file:
FLD	sim/or1k/sem-switch.c	599;"	d	file:
FLD	sim/or1k/sem-switch.c	606;"	d	file:
FLD	sim/or1k/sem-switch.c	614;"	d	file:
FLD	sim/or1k/sem-switch.c	621;"	d	file:
FLD	sim/or1k/sem-switch.c	629;"	d	file:
FLD	sim/or1k/sem-switch.c	636;"	d	file:
FLD	sim/or1k/sem-switch.c	644;"	d	file:
FLD	sim/or1k/sem-switch.c	651;"	d	file:
FLD	sim/or1k/sem-switch.c	659;"	d	file:
FLD	sim/or1k/sem-switch.c	666;"	d	file:
FLD	sim/or1k/sem-switch.c	674;"	d	file:
FLD	sim/or1k/sem-switch.c	685;"	d	file:
FLD	sim/or1k/sem-switch.c	693;"	d	file:
FLD	sim/or1k/sem-switch.c	716;"	d	file:
FLD	sim/or1k/sem-switch.c	724;"	d	file:
FLD	sim/or1k/sem-switch.c	735;"	d	file:
FLD	sim/or1k/sem-switch.c	743;"	d	file:
FLD	sim/or1k/sem-switch.c	750;"	d	file:
FLD	sim/or1k/sem-switch.c	758;"	d	file:
FLD	sim/or1k/sem-switch.c	769;"	d	file:
FLD	sim/or1k/sem-switch.c	777;"	d	file:
FLD	sim/or1k/sem-switch.c	788;"	d	file:
FLD	sim/or1k/sem-switch.c	796;"	d	file:
FLD	sim/or1k/sem-switch.c	819;"	d	file:
FLD	sim/or1k/sem-switch.c	827;"	d	file:
FLD	sim/or1k/sem-switch.c	838;"	d	file:
FLD	sim/or1k/sem-switch.c	846;"	d	file:
FLD	sim/or1k/sem-switch.c	857;"	d	file:
FLD	sim/or1k/sem-switch.c	865;"	d	file:
FLD	sim/or1k/sem-switch.c	876;"	d	file:
FLD	sim/or1k/sem-switch.c	884;"	d	file:
FLD	sim/or1k/sem-switch.c	895;"	d	file:
FLD	sim/or1k/sem-switch.c	903;"	d	file:
FLD	sim/or1k/sem-switch.c	927;"	d	file:
FLD	sim/or1k/sem-switch.c	935;"	d	file:
FLD	sim/or1k/sem-switch.c	959;"	d	file:
FLD	sim/or1k/sem-switch.c	967;"	d	file:
FLD	sim/or1k/sem-switch.c	991;"	d	file:
FLD	sim/or1k/sem-switch.c	999;"	d	file:
FLD	sim/or1k/sem.c	1002;"	d	file:
FLD	sim/or1k/sem.c	1010;"	d	file:
FLD	sim/or1k/sem.c	1023;"	d	file:
FLD	sim/or1k/sem.c	1031;"	d	file:
FLD	sim/or1k/sem.c	1044;"	d	file:
FLD	sim/or1k/sem.c	1052;"	d	file:
FLD	sim/or1k/sem.c	1065;"	d	file:
FLD	sim/or1k/sem.c	1073;"	d	file:
FLD	sim/or1k/sem.c	1086;"	d	file:
FLD	sim/or1k/sem.c	1094;"	d	file:
FLD	sim/or1k/sem.c	1107;"	d	file:
FLD	sim/or1k/sem.c	1115;"	d	file:
FLD	sim/or1k/sem.c	1128;"	d	file:
FLD	sim/or1k/sem.c	112;"	d	file:
FLD	sim/or1k/sem.c	1136;"	d	file:
FLD	sim/or1k/sem.c	1149;"	d	file:
FLD	sim/or1k/sem.c	1157;"	d	file:
FLD	sim/or1k/sem.c	1170;"	d	file:
FLD	sim/or1k/sem.c	1178;"	d	file:
FLD	sim/or1k/sem.c	1208;"	d	file:
FLD	sim/or1k/sem.c	120;"	d	file:
FLD	sim/or1k/sem.c	1216;"	d	file:
FLD	sim/or1k/sem.c	1246;"	d	file:
FLD	sim/or1k/sem.c	1254;"	d	file:
FLD	sim/or1k/sem.c	1286;"	d	file:
FLD	sim/or1k/sem.c	1294;"	d	file:
FLD	sim/or1k/sem.c	1324;"	d	file:
FLD	sim/or1k/sem.c	1332;"	d	file:
FLD	sim/or1k/sem.c	1362;"	d	file:
FLD	sim/or1k/sem.c	1370;"	d	file:
FLD	sim/or1k/sem.c	1412;"	d	file:
FLD	sim/or1k/sem.c	1420;"	d	file:
FLD	sim/or1k/sem.c	142;"	d	file:
FLD	sim/or1k/sem.c	1462;"	d	file:
FLD	sim/or1k/sem.c	1470;"	d	file:
FLD	sim/or1k/sem.c	1483;"	d	file:
FLD	sim/or1k/sem.c	1491;"	d	file:
FLD	sim/or1k/sem.c	1504;"	d	file:
FLD	sim/or1k/sem.c	150;"	d	file:
FLD	sim/or1k/sem.c	1512;"	d	file:
FLD	sim/or1k/sem.c	1525;"	d	file:
FLD	sim/or1k/sem.c	1533;"	d	file:
FLD	sim/or1k/sem.c	1546;"	d	file:
FLD	sim/or1k/sem.c	1554;"	d	file:
FLD	sim/or1k/sem.c	1567;"	d	file:
FLD	sim/or1k/sem.c	1575;"	d	file:
FLD	sim/or1k/sem.c	1605;"	d	file:
FLD	sim/or1k/sem.c	1613;"	d	file:
FLD	sim/or1k/sem.c	1645;"	d	file:
FLD	sim/or1k/sem.c	1653;"	d	file:
FLD	sim/or1k/sem.c	166;"	d	file:
FLD	sim/or1k/sem.c	1683;"	d	file:
FLD	sim/or1k/sem.c	1691;"	d	file:
FLD	sim/or1k/sem.c	1704;"	d	file:
FLD	sim/or1k/sem.c	1712;"	d	file:
FLD	sim/or1k/sem.c	1725;"	d	file:
FLD	sim/or1k/sem.c	1733;"	d	file:
FLD	sim/or1k/sem.c	1746;"	d	file:
FLD	sim/or1k/sem.c	174;"	d	file:
FLD	sim/or1k/sem.c	1754;"	d	file:
FLD	sim/or1k/sem.c	1767;"	d	file:
FLD	sim/or1k/sem.c	1775;"	d	file:
FLD	sim/or1k/sem.c	1788;"	d	file:
FLD	sim/or1k/sem.c	1796;"	d	file:
FLD	sim/or1k/sem.c	1809;"	d	file:
FLD	sim/or1k/sem.c	1817;"	d	file:
FLD	sim/or1k/sem.c	1841;"	d	file:
FLD	sim/or1k/sem.c	1849;"	d	file:
FLD	sim/or1k/sem.c	1862;"	d	file:
FLD	sim/or1k/sem.c	1870;"	d	file:
FLD	sim/or1k/sem.c	1883;"	d	file:
FLD	sim/or1k/sem.c	1891;"	d	file:
FLD	sim/or1k/sem.c	1904;"	d	file:
FLD	sim/or1k/sem.c	1912;"	d	file:
FLD	sim/or1k/sem.c	1925;"	d	file:
FLD	sim/or1k/sem.c	1933;"	d	file:
FLD	sim/or1k/sem.c	1946;"	d	file:
FLD	sim/or1k/sem.c	1954;"	d	file:
FLD	sim/or1k/sem.c	1967;"	d	file:
FLD	sim/or1k/sem.c	1975;"	d	file:
FLD	sim/or1k/sem.c	197;"	d	file:
FLD	sim/or1k/sem.c	1988;"	d	file:
FLD	sim/or1k/sem.c	1996;"	d	file:
FLD	sim/or1k/sem.c	2009;"	d	file:
FLD	sim/or1k/sem.c	2017;"	d	file:
FLD	sim/or1k/sem.c	2030;"	d	file:
FLD	sim/or1k/sem.c	2038;"	d	file:
FLD	sim/or1k/sem.c	2051;"	d	file:
FLD	sim/or1k/sem.c	2059;"	d	file:
FLD	sim/or1k/sem.c	205;"	d	file:
FLD	sim/or1k/sem.c	2072;"	d	file:
FLD	sim/or1k/sem.c	2080;"	d	file:
FLD	sim/or1k/sem.c	2093;"	d	file:
FLD	sim/or1k/sem.c	2101;"	d	file:
FLD	sim/or1k/sem.c	2114;"	d	file:
FLD	sim/or1k/sem.c	2122;"	d	file:
FLD	sim/or1k/sem.c	2135;"	d	file:
FLD	sim/or1k/sem.c	2143;"	d	file:
FLD	sim/or1k/sem.c	2156;"	d	file:
FLD	sim/or1k/sem.c	2164;"	d	file:
FLD	sim/or1k/sem.c	2177;"	d	file:
FLD	sim/or1k/sem.c	2185;"	d	file:
FLD	sim/or1k/sem.c	2198;"	d	file:
FLD	sim/or1k/sem.c	2206;"	d	file:
FLD	sim/or1k/sem.c	2219;"	d	file:
FLD	sim/or1k/sem.c	2227;"	d	file:
FLD	sim/or1k/sem.c	2240;"	d	file:
FLD	sim/or1k/sem.c	2248;"	d	file:
FLD	sim/or1k/sem.c	2261;"	d	file:
FLD	sim/or1k/sem.c	2269;"	d	file:
FLD	sim/or1k/sem.c	228;"	d	file:
FLD	sim/or1k/sem.c	2293;"	d	file:
FLD	sim/or1k/sem.c	2301;"	d	file:
FLD	sim/or1k/sem.c	2325;"	d	file:
FLD	sim/or1k/sem.c	2333;"	d	file:
FLD	sim/or1k/sem.c	2357;"	d	file:
FLD	sim/or1k/sem.c	2365;"	d	file:
FLD	sim/or1k/sem.c	236;"	d	file:
FLD	sim/or1k/sem.c	2374;"	d	file:
FLD	sim/or1k/sem.c	2382;"	d	file:
FLD	sim/or1k/sem.c	2391;"	d	file:
FLD	sim/or1k/sem.c	2399;"	d	file:
FLD	sim/or1k/sem.c	2408;"	d	file:
FLD	sim/or1k/sem.c	2416;"	d	file:
FLD	sim/or1k/sem.c	2425;"	d	file:
FLD	sim/or1k/sem.c	2433;"	d	file:
FLD	sim/or1k/sem.c	2442;"	d	file:
FLD	sim/or1k/sem.c	2450;"	d	file:
FLD	sim/or1k/sem.c	2459;"	d	file:
FLD	sim/or1k/sem.c	2467;"	d	file:
FLD	sim/or1k/sem.c	2476;"	d	file:
FLD	sim/or1k/sem.c	2484;"	d	file:
FLD	sim/or1k/sem.c	2493;"	d	file:
FLD	sim/or1k/sem.c	2501;"	d	file:
FLD	sim/or1k/sem.c	2514;"	d	file:
FLD	sim/or1k/sem.c	2522;"	d	file:
FLD	sim/or1k/sem.c	2535;"	d	file:
FLD	sim/or1k/sem.c	2543;"	d	file:
FLD	sim/or1k/sem.c	2556;"	d	file:
FLD	sim/or1k/sem.c	2564;"	d	file:
FLD	sim/or1k/sem.c	2577;"	d	file:
FLD	sim/or1k/sem.c	2585;"	d	file:
FLD	sim/or1k/sem.c	2598;"	d	file:
FLD	sim/or1k/sem.c	2606;"	d	file:
FLD	sim/or1k/sem.c	2619;"	d	file:
FLD	sim/or1k/sem.c	2627;"	d	file:
FLD	sim/or1k/sem.c	2640;"	d	file:
FLD	sim/or1k/sem.c	2648;"	d	file:
FLD	sim/or1k/sem.c	2661;"	d	file:
FLD	sim/or1k/sem.c	2669;"	d	file:
FLD	sim/or1k/sem.c	266;"	d	file:
FLD	sim/or1k/sem.c	2682;"	d	file:
FLD	sim/or1k/sem.c	2690;"	d	file:
FLD	sim/or1k/sem.c	2703;"	d	file:
FLD	sim/or1k/sem.c	2711;"	d	file:
FLD	sim/or1k/sem.c	2724;"	d	file:
FLD	sim/or1k/sem.c	2732;"	d	file:
FLD	sim/or1k/sem.c	2745;"	d	file:
FLD	sim/or1k/sem.c	274;"	d	file:
FLD	sim/or1k/sem.c	2753;"	d	file:
FLD	sim/or1k/sem.c	2766;"	d	file:
FLD	sim/or1k/sem.c	2774;"	d	file:
FLD	sim/or1k/sem.c	2787;"	d	file:
FLD	sim/or1k/sem.c	2795;"	d	file:
FLD	sim/or1k/sem.c	2804;"	d	file:
FLD	sim/or1k/sem.c	297;"	d	file:
FLD	sim/or1k/sem.c	305;"	d	file:
FLD	sim/or1k/sem.c	335;"	d	file:
FLD	sim/or1k/sem.c	343;"	d	file:
FLD	sim/or1k/sem.c	381;"	d	file:
FLD	sim/or1k/sem.c	389;"	d	file:
FLD	sim/or1k/sem.c	427;"	d	file:
FLD	sim/or1k/sem.c	435;"	d	file:
FLD	sim/or1k/sem.c	444;"	d	file:
FLD	sim/or1k/sem.c	452;"	d	file:
FLD	sim/or1k/sem.c	461;"	d	file:
FLD	sim/or1k/sem.c	469;"	d	file:
FLD	sim/or1k/sem.c	478;"	d	file:
FLD	sim/or1k/sem.c	486;"	d	file:
FLD	sim/or1k/sem.c	495;"	d	file:
FLD	sim/or1k/sem.c	503;"	d	file:
FLD	sim/or1k/sem.c	512;"	d	file:
FLD	sim/or1k/sem.c	51;"	d	file:
FLD	sim/or1k/sem.c	520;"	d	file:
FLD	sim/or1k/sem.c	529;"	d	file:
FLD	sim/or1k/sem.c	537;"	d	file:
FLD	sim/or1k/sem.c	546;"	d	file:
FLD	sim/or1k/sem.c	554;"	d	file:
FLD	sim/or1k/sem.c	567;"	d	file:
FLD	sim/or1k/sem.c	575;"	d	file:
FLD	sim/or1k/sem.c	600;"	d	file:
FLD	sim/or1k/sem.c	608;"	d	file:
FLD	sim/or1k/sem.c	621;"	d	file:
FLD	sim/or1k/sem.c	629;"	d	file:
FLD	sim/or1k/sem.c	638;"	d	file:
FLD	sim/or1k/sem.c	646;"	d	file:
FLD	sim/or1k/sem.c	659;"	d	file:
FLD	sim/or1k/sem.c	667;"	d	file:
FLD	sim/or1k/sem.c	680;"	d	file:
FLD	sim/or1k/sem.c	688;"	d	file:
FLD	sim/or1k/sem.c	70;"	d	file:
FLD	sim/or1k/sem.c	713;"	d	file:
FLD	sim/or1k/sem.c	721;"	d	file:
FLD	sim/or1k/sem.c	734;"	d	file:
FLD	sim/or1k/sem.c	742;"	d	file:
FLD	sim/or1k/sem.c	755;"	d	file:
FLD	sim/or1k/sem.c	763;"	d	file:
FLD	sim/or1k/sem.c	776;"	d	file:
FLD	sim/or1k/sem.c	784;"	d	file:
FLD	sim/or1k/sem.c	78;"	d	file:
FLD	sim/or1k/sem.c	797;"	d	file:
FLD	sim/or1k/sem.c	805;"	d	file:
FLD	sim/or1k/sem.c	831;"	d	file:
FLD	sim/or1k/sem.c	839;"	d	file:
FLD	sim/or1k/sem.c	865;"	d	file:
FLD	sim/or1k/sem.c	873;"	d	file:
FLD	sim/or1k/sem.c	899;"	d	file:
FLD	sim/or1k/sem.c	907;"	d	file:
FLD	sim/or1k/sem.c	91;"	d	file:
FLD	sim/or1k/sem.c	939;"	d	file:
FLD	sim/or1k/sem.c	947;"	d	file:
FLD	sim/or1k/sem.c	960;"	d	file:
FLD	sim/or1k/sem.c	968;"	d	file:
FLD	sim/or1k/sem.c	981;"	d	file:
FLD	sim/or1k/sem.c	989;"	d	file:
FLD	sim/or1k/sem.c	99;"	d	file:
FLD	sim/sh64/decode-compact.c	2648;"	d	file:
FLD	sim/sh64/decode-compact.c	2654;"	d	file:
FLD	sim/sh64/decode-compact.c	2662;"	d	file:
FLD	sim/sh64/decode-compact.c	2683;"	d	file:
FLD	sim/sh64/decode-compact.c	2691;"	d	file:
FLD	sim/sh64/decode-compact.c	2711;"	d	file:
FLD	sim/sh64/decode-compact.c	2719;"	d	file:
FLD	sim/sh64/decode-compact.c	2740;"	d	file:
FLD	sim/sh64/decode-compact.c	2748;"	d	file:
FLD	sim/sh64/decode-compact.c	2769;"	d	file:
FLD	sim/sh64/decode-compact.c	2777;"	d	file:
FLD	sim/sh64/decode-compact.c	2798;"	d	file:
FLD	sim/sh64/decode-compact.c	2806;"	d	file:
FLD	sim/sh64/decode-compact.c	2823;"	d	file:
FLD	sim/sh64/decode-compact.c	2831;"	d	file:
FLD	sim/sh64/decode-compact.c	2847;"	d	file:
FLD	sim/sh64/decode-compact.c	2855;"	d	file:
FLD	sim/sh64/decode-compact.c	2870;"	d	file:
FLD	sim/sh64/decode-compact.c	2878;"	d	file:
FLD	sim/sh64/decode-compact.c	2893;"	d	file:
FLD	sim/sh64/decode-compact.c	2901;"	d	file:
FLD	sim/sh64/decode-compact.c	2916;"	d	file:
FLD	sim/sh64/decode-compact.c	2924;"	d	file:
FLD	sim/sh64/decode-compact.c	2940;"	d	file:
FLD	sim/sh64/decode-compact.c	2947;"	d	file:
FLD	sim/sh64/decode-compact.c	2959;"	d	file:
FLD	sim/sh64/decode-compact.c	2967;"	d	file:
FLD	sim/sh64/decode-compact.c	2982;"	d	file:
FLD	sim/sh64/decode-compact.c	2990;"	d	file:
FLD	sim/sh64/decode-compact.c	3006;"	d	file:
FLD	sim/sh64/decode-compact.c	3013;"	d	file:
FLD	sim/sh64/decode-compact.c	3019;"	d	file:
FLD	sim/sh64/decode-compact.c	3026;"	d	file:
FLD	sim/sh64/decode-compact.c	3032;"	d	file:
FLD	sim/sh64/decode-compact.c	3039;"	d	file:
FLD	sim/sh64/decode-compact.c	3045;"	d	file:
FLD	sim/sh64/decode-compact.c	3053;"	d	file:
FLD	sim/sh64/decode-compact.c	3073;"	d	file:
FLD	sim/sh64/decode-compact.c	3081;"	d	file:
FLD	sim/sh64/decode-compact.c	3097;"	d	file:
FLD	sim/sh64/decode-compact.c	3105;"	d	file:
FLD	sim/sh64/decode-compact.c	3121;"	d	file:
FLD	sim/sh64/decode-compact.c	3129;"	d	file:
FLD	sim/sh64/decode-compact.c	3149;"	d	file:
FLD	sim/sh64/decode-compact.c	3156;"	d	file:
FLD	sim/sh64/decode-compact.c	3162;"	d	file:
FLD	sim/sh64/decode-compact.c	3170;"	d	file:
FLD	sim/sh64/decode-compact.c	3191;"	d	file:
FLD	sim/sh64/decode-compact.c	3199;"	d	file:
FLD	sim/sh64/decode-compact.c	3217;"	d	file:
FLD	sim/sh64/decode-compact.c	3225;"	d	file:
FLD	sim/sh64/decode-compact.c	3245;"	d	file:
FLD	sim/sh64/decode-compact.c	3253;"	d	file:
FLD	sim/sh64/decode-compact.c	3270;"	d	file:
FLD	sim/sh64/decode-compact.c	3278;"	d	file:
FLD	sim/sh64/decode-compact.c	3298;"	d	file:
FLD	sim/sh64/decode-compact.c	3306;"	d	file:
FLD	sim/sh64/decode-compact.c	3323;"	d	file:
FLD	sim/sh64/decode-compact.c	3331;"	d	file:
FLD	sim/sh64/decode-compact.c	3352;"	d	file:
FLD	sim/sh64/decode-compact.c	3360;"	d	file:
FLD	sim/sh64/decode-compact.c	3380;"	d	file:
FLD	sim/sh64/decode-compact.c	3388;"	d	file:
FLD	sim/sh64/decode-compact.c	3405;"	d	file:
FLD	sim/sh64/decode-compact.c	3413;"	d	file:
FLD	sim/sh64/decode-compact.c	3430;"	d	file:
FLD	sim/sh64/decode-compact.c	3438;"	d	file:
FLD	sim/sh64/decode-compact.c	3450;"	d	file:
FLD	sim/sh64/decode-compact.c	3458;"	d	file:
FLD	sim/sh64/decode-compact.c	3475;"	d	file:
FLD	sim/sh64/decode-compact.c	3483;"	d	file:
FLD	sim/sh64/decode-compact.c	3499;"	d	file:
FLD	sim/sh64/decode-compact.c	3507;"	d	file:
FLD	sim/sh64/decode-compact.c	3524;"	d	file:
FLD	sim/sh64/decode-compact.c	3532;"	d	file:
FLD	sim/sh64/decode-compact.c	3554;"	d	file:
FLD	sim/sh64/decode-compact.c	3562;"	d	file:
FLD	sim/sh64/decode-compact.c	3582;"	d	file:
FLD	sim/sh64/decode-compact.c	3590;"	d	file:
FLD	sim/sh64/decode-compact.c	3610;"	d	file:
FLD	sim/sh64/decode-compact.c	3618;"	d	file:
FLD	sim/sh64/decode-compact.c	3639;"	d	file:
FLD	sim/sh64/decode-compact.c	3647;"	d	file:
FLD	sim/sh64/decode-compact.c	3668;"	d	file:
FLD	sim/sh64/decode-compact.c	3676;"	d	file:
FLD	sim/sh64/decode-compact.c	3696;"	d	file:
FLD	sim/sh64/decode-compact.c	3704;"	d	file:
FLD	sim/sh64/decode-compact.c	3725;"	d	file:
FLD	sim/sh64/decode-compact.c	3733;"	d	file:
FLD	sim/sh64/decode-compact.c	3754;"	d	file:
FLD	sim/sh64/decode-compact.c	3762;"	d	file:
FLD	sim/sh64/decode-compact.c	3785;"	d	file:
FLD	sim/sh64/decode-compact.c	3793;"	d	file:
FLD	sim/sh64/decode-compact.c	3816;"	d	file:
FLD	sim/sh64/decode-compact.c	3823;"	d	file:
FLD	sim/sh64/decode-compact.c	3829;"	d	file:
FLD	sim/sh64/decode-compact.c	3836;"	d	file:
FLD	sim/sh64/decode-compact.c	3842;"	d	file:
FLD	sim/sh64/decode-compact.c	3850;"	d	file:
FLD	sim/sh64/decode-compact.c	3867;"	d	file:
FLD	sim/sh64/decode-compact.c	3875;"	d	file:
FLD	sim/sh64/decode-compact.c	3892;"	d	file:
FLD	sim/sh64/decode-compact.c	3900;"	d	file:
FLD	sim/sh64/decode-compact.c	3909;"	d	file:
FLD	sim/sh64/decode-compact.c	3917;"	d	file:
FLD	sim/sh64/decode-compact.c	3933;"	d	file:
FLD	sim/sh64/decode-compact.c	3941;"	d	file:
FLD	sim/sh64/decode-compact.c	3957;"	d	file:
FLD	sim/sh64/decode-compact.c	3965;"	d	file:
FLD	sim/sh64/decode-compact.c	3981;"	d	file:
FLD	sim/sh64/decode-compact.c	3989;"	d	file:
FLD	sim/sh64/decode-compact.c	4006;"	d	file:
FLD	sim/sh64/decode-compact.c	4014;"	d	file:
FLD	sim/sh64/decode-compact.c	4031;"	d	file:
FLD	sim/sh64/decode-compact.c	4039;"	d	file:
FLD	sim/sh64/decode-compact.c	4055;"	d	file:
FLD	sim/sh64/decode-compact.c	4063;"	d	file:
FLD	sim/sh64/decode-compact.c	4080;"	d	file:
FLD	sim/sh64/decode-compact.c	4088;"	d	file:
FLD	sim/sh64/decode-compact.c	4105;"	d	file:
FLD	sim/sh64/decode-compact.c	4113;"	d	file:
FLD	sim/sh64/decode-compact.c	4131;"	d	file:
FLD	sim/sh64/decode-compact.c	4139;"	d	file:
FLD	sim/sh64/decode-compact.c	4155;"	d	file:
FLD	sim/sh64/decode-compact.c	4163;"	d	file:
FLD	sim/sh64/decode-compact.c	4180;"	d	file:
FLD	sim/sh64/decode-compact.c	4188;"	d	file:
FLD	sim/sh64/decode-compact.c	4204;"	d	file:
FLD	sim/sh64/decode-compact.c	4212;"	d	file:
FLD	sim/sh64/decode-compact.c	4229;"	d	file:
FLD	sim/sh64/decode-compact.c	4237;"	d	file:
FLD	sim/sh64/decode-compact.c	4253;"	d	file:
FLD	sim/sh64/decode-compact.c	4261;"	d	file:
FLD	sim/sh64/decode-compact.c	4278;"	d	file:
FLD	sim/sh64/decode-compact.c	4286;"	d	file:
FLD	sim/sh64/decode-compact.c	4308;"	d	file:
FLD	sim/sh64/decode-compact.c	4316;"	d	file:
FLD	sim/sh64/decode-compact.c	4338;"	d	file:
FLD	sim/sh64/decode-compact.c	4346;"	d	file:
FLD	sim/sh64/decode-compact.c	4366;"	d	file:
FLD	sim/sh64/decode-compact.c	4374;"	d	file:
FLD	sim/sh64/decode-compact.c	4393;"	d	file:
FLD	sim/sh64/decode-compact.c	4401;"	d	file:
FLD	sim/sh64/decode-compact.c	4424;"	d	file:
FLD	sim/sh64/decode-compact.c	4432;"	d	file:
FLD	sim/sh64/decode-compact.c	4452;"	d	file:
FLD	sim/sh64/decode-compact.c	4460;"	d	file:
FLD	sim/sh64/decode-compact.c	4481;"	d	file:
FLD	sim/sh64/decode-compact.c	4489;"	d	file:
FLD	sim/sh64/decode-compact.c	4510;"	d	file:
FLD	sim/sh64/decode-compact.c	4518;"	d	file:
FLD	sim/sh64/decode-compact.c	4534;"	d	file:
FLD	sim/sh64/decode-compact.c	4542;"	d	file:
FLD	sim/sh64/decode-compact.c	4562;"	d	file:
FLD	sim/sh64/decode-compact.c	4570;"	d	file:
FLD	sim/sh64/decode-compact.c	4590;"	d	file:
FLD	sim/sh64/decode-compact.c	4598;"	d	file:
FLD	sim/sh64/decode-compact.c	4619;"	d	file:
FLD	sim/sh64/decode-compact.c	4627;"	d	file:
FLD	sim/sh64/decode-compact.c	4648;"	d	file:
FLD	sim/sh64/decode-compact.c	4656;"	d	file:
FLD	sim/sh64/decode-compact.c	4672;"	d	file:
FLD	sim/sh64/decode-compact.c	4680;"	d	file:
FLD	sim/sh64/decode-compact.c	4700;"	d	file:
FLD	sim/sh64/decode-compact.c	4708;"	d	file:
FLD	sim/sh64/decode-compact.c	4728;"	d	file:
FLD	sim/sh64/decode-compact.c	4736;"	d	file:
FLD	sim/sh64/decode-compact.c	4757;"	d	file:
FLD	sim/sh64/decode-compact.c	4765;"	d	file:
FLD	sim/sh64/decode-compact.c	4786;"	d	file:
FLD	sim/sh64/decode-compact.c	4794;"	d	file:
FLD	sim/sh64/decode-compact.c	4810;"	d	file:
FLD	sim/sh64/decode-compact.c	4818;"	d	file:
FLD	sim/sh64/decode-compact.c	4841;"	d	file:
FLD	sim/sh64/decode-compact.c	4849;"	d	file:
FLD	sim/sh64/decode-compact.c	4869;"	d	file:
FLD	sim/sh64/decode-compact.c	4877;"	d	file:
FLD	sim/sh64/decode-compact.c	4899;"	d	file:
FLD	sim/sh64/decode-compact.c	4907;"	d	file:
FLD	sim/sh64/decode-compact.c	4928;"	d	file:
FLD	sim/sh64/decode-compact.c	4936;"	d	file:
FLD	sim/sh64/decode-compact.c	4952;"	d	file:
FLD	sim/sh64/decode-compact.c	4960;"	d	file:
FLD	sim/sh64/decode-compact.c	4979;"	d	file:
FLD	sim/sh64/decode-compact.c	4987;"	d	file:
FLD	sim/sh64/decode-compact.c	5010;"	d	file:
FLD	sim/sh64/decode-compact.c	5018;"	d	file:
FLD	sim/sh64/decode-compact.c	5041;"	d	file:
FLD	sim/sh64/decode-compact.c	5049;"	d	file:
FLD	sim/sh64/decode-compact.c	5072;"	d	file:
FLD	sim/sh64/decode-compact.c	5080;"	d	file:
FLD	sim/sh64/decode-compact.c	5100;"	d	file:
FLD	sim/sh64/decode-compact.c	5108;"	d	file:
FLD	sim/sh64/decode-compact.c	5129;"	d	file:
FLD	sim/sh64/decode-compact.c	5137;"	d	file:
FLD	sim/sh64/decode-compact.c	5158;"	d	file:
FLD	sim/sh64/decode-compact.c	5166;"	d	file:
FLD	sim/sh64/decode-compact.c	5182;"	d	file:
FLD	sim/sh64/decode-compact.c	5190;"	d	file:
FLD	sim/sh64/decode-compact.c	5210;"	d	file:
FLD	sim/sh64/decode-compact.c	5218;"	d	file:
FLD	sim/sh64/decode-compact.c	5238;"	d	file:
FLD	sim/sh64/decode-compact.c	5246;"	d	file:
FLD	sim/sh64/decode-compact.c	5267;"	d	file:
FLD	sim/sh64/decode-compact.c	5275;"	d	file:
FLD	sim/sh64/decode-compact.c	5296;"	d	file:
FLD	sim/sh64/decode-compact.c	5304;"	d	file:
FLD	sim/sh64/decode-compact.c	5320;"	d	file:
FLD	sim/sh64/decode-compact.c	5328;"	d	file:
FLD	sim/sh64/decode-compact.c	5347;"	d	file:
FLD	sim/sh64/decode-compact.c	5355;"	d	file:
FLD	sim/sh64/decode-compact.c	5375;"	d	file:
FLD	sim/sh64/decode-compact.c	5383;"	d	file:
FLD	sim/sh64/decode-compact.c	5399;"	d	file:
FLD	sim/sh64/decode-compact.c	5407;"	d	file:
FLD	sim/sh64/decode-compact.c	5424;"	d	file:
FLD	sim/sh64/decode-compact.c	5432;"	d	file:
FLD	sim/sh64/decode-compact.c	5449;"	d	file:
FLD	sim/sh64/decode-compact.c	5457;"	d	file:
FLD	sim/sh64/decode-compact.c	5473;"	d	file:
FLD	sim/sh64/decode-compact.c	5481;"	d	file:
FLD	sim/sh64/decode-compact.c	5498;"	d	file:
FLD	sim/sh64/decode-compact.c	5506;"	d	file:
FLD	sim/sh64/decode-compact.c	5524;"	d	file:
FLD	sim/sh64/decode-compact.c	5532;"	d	file:
FLD	sim/sh64/decode-compact.c	5552;"	d	file:
FLD	sim/sh64/decode-compact.c	5560;"	d	file:
FLD	sim/sh64/decode-compact.c	5580;"	d	file:
FLD	sim/sh64/decode-compact.c	5587;"	d	file:
FLD	sim/sh64/decode-compact.c	5593;"	d	file:
FLD	sim/sh64/decode-compact.c	5601;"	d	file:
FLD	sim/sh64/decode-compact.c	5617;"	d	file:
FLD	sim/sh64/decode-compact.c	5625;"	d	file:
FLD	sim/sh64/decode-compact.c	5642;"	d	file:
FLD	sim/sh64/decode-compact.c	5649;"	d	file:
FLD	sim/sh64/decode-compact.c	5661;"	d	file:
FLD	sim/sh64/decode-compact.c	5669;"	d	file:
FLD	sim/sh64/decode-compact.c	5690;"	d	file:
FLD	sim/sh64/decode-compact.c	5698;"	d	file:
FLD	sim/sh64/decode-compact.c	5714;"	d	file:
FLD	sim/sh64/decode-compact.c	5722;"	d	file:
FLD	sim/sh64/decode-compact.c	5738;"	d	file:
FLD	sim/sh64/decode-compact.c	5746;"	d	file:
FLD	sim/sh64/decode-compact.c	5763;"	d	file:
FLD	sim/sh64/decode-compact.c	5771;"	d	file:
FLD	sim/sh64/decode-compact.c	5788;"	d	file:
FLD	sim/sh64/decode-compact.c	5796;"	d	file:
FLD	sim/sh64/decode-compact.c	5812;"	d	file:
FLD	sim/sh64/decode-compact.c	5820;"	d	file:
FLD	sim/sh64/decode-compact.c	5837;"	d	file:
FLD	sim/sh64/decode-compact.c	5845;"	d	file:
FLD	sim/sh64/decode-compact.c	5862;"	d	file:
FLD	sim/sh64/decode-compact.c	5870;"	d	file:
FLD	sim/sh64/decode-compact.c	5888;"	d	file:
FLD	sim/sh64/decode-compact.c	5896;"	d	file:
FLD	sim/sh64/decode-compact.c	5912;"	d	file:
FLD	sim/sh64/decode-compact.c	5920;"	d	file:
FLD	sim/sh64/decode-compact.c	5937;"	d	file:
FLD	sim/sh64/decode-compact.c	5945;"	d	file:
FLD	sim/sh64/decode-compact.c	5961;"	d	file:
FLD	sim/sh64/decode-compact.c	5969;"	d	file:
FLD	sim/sh64/decode-compact.c	5986;"	d	file:
FLD	sim/sh64/decode-compact.c	5994;"	d	file:
FLD	sim/sh64/decode-compact.c	6010;"	d	file:
FLD	sim/sh64/decode-compact.c	6018;"	d	file:
FLD	sim/sh64/decode-compact.c	6035;"	d	file:
FLD	sim/sh64/decode-compact.c	6043;"	d	file:
FLD	sim/sh64/decode-compact.c	6059;"	d	file:
FLD	sim/sh64/decode-compact.c	6067;"	d	file:
FLD	sim/sh64/decode-compact.c	6082;"	d	file:
FLD	sim/sh64/decode-compact.c	6090;"	d	file:
FLD	sim/sh64/decode-compact.c	6106;"	d	file:
FLD	sim/sh64/decode-compact.c	6114;"	d	file:
FLD	sim/sh64/decode-compact.c	6130;"	d	file:
FLD	sim/sh64/decode-media.c	1538;"	d	file:
FLD	sim/sh64/decode-media.c	1544;"	d	file:
FLD	sim/sh64/decode-media.c	1552;"	d	file:
FLD	sim/sh64/decode-media.c	1576;"	d	file:
FLD	sim/sh64/decode-media.c	1584;"	d	file:
FLD	sim/sh64/decode-media.c	1607;"	d	file:
FLD	sim/sh64/decode-media.c	1615;"	d	file:
FLD	sim/sh64/decode-media.c	1632;"	d	file:
FLD	sim/sh64/decode-media.c	1640;"	d	file:
FLD	sim/sh64/decode-media.c	1664;"	d	file:
FLD	sim/sh64/decode-media.c	1672;"	d	file:
FLD	sim/sh64/decode-media.c	1695;"	d	file:
FLD	sim/sh64/decode-media.c	1703;"	d	file:
FLD	sim/sh64/decode-media.c	1723;"	d	file:
FLD	sim/sh64/decode-media.c	1731;"	d	file:
FLD	sim/sh64/decode-media.c	1754;"	d	file:
FLD	sim/sh64/decode-media.c	1761;"	d	file:
FLD	sim/sh64/decode-media.c	1773;"	d	file:
FLD	sim/sh64/decode-media.c	1781;"	d	file:
FLD	sim/sh64/decode-media.c	1801;"	d	file:
FLD	sim/sh64/decode-media.c	1809;"	d	file:
FLD	sim/sh64/decode-media.c	1833;"	d	file:
FLD	sim/sh64/decode-media.c	1841;"	d	file:
FLD	sim/sh64/decode-media.c	1865;"	d	file:
FLD	sim/sh64/decode-media.c	1873;"	d	file:
FLD	sim/sh64/decode-media.c	1897;"	d	file:
FLD	sim/sh64/decode-media.c	1905;"	d	file:
FLD	sim/sh64/decode-media.c	1929;"	d	file:
FLD	sim/sh64/decode-media.c	1937;"	d	file:
FLD	sim/sh64/decode-media.c	1961;"	d	file:
FLD	sim/sh64/decode-media.c	1969;"	d	file:
FLD	sim/sh64/decode-media.c	1993;"	d	file:
FLD	sim/sh64/decode-media.c	2001;"	d	file:
FLD	sim/sh64/decode-media.c	2025;"	d	file:
FLD	sim/sh64/decode-media.c	2033;"	d	file:
FLD	sim/sh64/decode-media.c	2057;"	d	file:
FLD	sim/sh64/decode-media.c	2065;"	d	file:
FLD	sim/sh64/decode-media.c	2089;"	d	file:
FLD	sim/sh64/decode-media.c	2097;"	d	file:
FLD	sim/sh64/decode-media.c	2113;"	d	file:
FLD	sim/sh64/decode-media.c	2121;"	d	file:
FLD	sim/sh64/decode-media.c	2147;"	d	file:
FLD	sim/sh64/decode-media.c	2155;"	d	file:
FLD	sim/sh64/decode-media.c	2178;"	d	file:
FLD	sim/sh64/decode-media.c	2186;"	d	file:
FLD	sim/sh64/decode-media.c	2210;"	d	file:
FLD	sim/sh64/decode-media.c	2218;"	d	file:
FLD	sim/sh64/decode-media.c	2241;"	d	file:
FLD	sim/sh64/decode-media.c	2249;"	d	file:
FLD	sim/sh64/decode-media.c	2273;"	d	file:
FLD	sim/sh64/decode-media.c	2281;"	d	file:
FLD	sim/sh64/decode-media.c	2306;"	d	file:
FLD	sim/sh64/decode-media.c	2314;"	d	file:
FLD	sim/sh64/decode-media.c	2338;"	d	file:
FLD	sim/sh64/decode-media.c	2346;"	d	file:
FLD	sim/sh64/decode-media.c	2371;"	d	file:
FLD	sim/sh64/decode-media.c	2379;"	d	file:
FLD	sim/sh64/decode-media.c	2403;"	d	file:
FLD	sim/sh64/decode-media.c	2411;"	d	file:
FLD	sim/sh64/decode-media.c	2431;"	d	file:
FLD	sim/sh64/decode-media.c	2439;"	d	file:
FLD	sim/sh64/decode-media.c	2459;"	d	file:
FLD	sim/sh64/decode-media.c	2467;"	d	file:
FLD	sim/sh64/decode-media.c	2491;"	d	file:
FLD	sim/sh64/decode-media.c	2499;"	d	file:
FLD	sim/sh64/decode-media.c	2519;"	d	file:
FLD	sim/sh64/decode-media.c	2527;"	d	file:
FLD	sim/sh64/decode-media.c	2550;"	d	file:
FLD	sim/sh64/decode-media.c	2558;"	d	file:
FLD	sim/sh64/decode-media.c	2581;"	d	file:
FLD	sim/sh64/decode-media.c	2589;"	d	file:
FLD	sim/sh64/decode-media.c	2613;"	d	file:
FLD	sim/sh64/decode-media.c	2621;"	d	file:
FLD	sim/sh64/decode-media.c	2645;"	d	file:
FLD	sim/sh64/decode-media.c	2653;"	d	file:
FLD	sim/sh64/decode-media.c	2677;"	d	file:
FLD	sim/sh64/decode-media.c	2685;"	d	file:
FLD	sim/sh64/decode-media.c	2709;"	d	file:
FLD	sim/sh64/decode-media.c	2717;"	d	file:
FLD	sim/sh64/decode-media.c	2744;"	d	file:
FLD	sim/sh64/decode-media.c	2752;"	d	file:
FLD	sim/sh64/decode-media.c	2775;"	d	file:
FLD	sim/sh64/decode-media.c	2783;"	d	file:
FLD	sim/sh64/decode-media.c	2802;"	d	file:
FLD	sim/sh64/decode-media.c	2810;"	d	file:
FLD	sim/sh64/decode-media.c	2830;"	d	file:
FLD	sim/sh64/decode-media.c	2838;"	d	file:
FLD	sim/sh64/decode-media.c	2861;"	d	file:
FLD	sim/sh64/decode-media.c	2869;"	d	file:
FLD	sim/sh64/decode-media.c	2892;"	d	file:
FLD	sim/sh64/decode-media.c	2900;"	d	file:
FLD	sim/sh64/decode-media.c	2923;"	d	file:
FLD	sim/sh64/decode-media.c	2931;"	d	file:
FLD	sim/sh64/decode-media.c	2954;"	d	file:
FLD	sim/sh64/decode-media.c	2962;"	d	file:
FLD	sim/sh64/decode-media.c	2985;"	d	file:
FLD	sim/sh64/decode-media.c	2993;"	d	file:
FLD	sim/sh64/decode-media.c	3016;"	d	file:
FLD	sim/sh64/decode-media.c	3024;"	d	file:
FLD	sim/sh64/decode-media.c	3047;"	d	file:
FLD	sim/sh64/decode-media.c	3055;"	d	file:
FLD	sim/sh64/decode-media.c	3078;"	d	file:
FLD	sim/sh64/decode-media.c	3086;"	d	file:
FLD	sim/sh64/decode-media.c	3110;"	d	file:
FLD	sim/sh64/decode-media.c	3118;"	d	file:
FLD	sim/sh64/decode-media.c	3142;"	d	file:
FLD	sim/sh64/decode-media.c	3150;"	d	file:
FLD	sim/sh64/decode-media.c	3174;"	d	file:
FLD	sim/sh64/decode-media.c	3182;"	d	file:
FLD	sim/sh64/decode-media.c	3206;"	d	file:
FLD	sim/sh64/decode-media.c	3214;"	d	file:
FLD	sim/sh64/decode-media.c	3238;"	d	file:
FLD	sim/sh64/decode-media.c	3246;"	d	file:
FLD	sim/sh64/decode-media.c	3270;"	d	file:
FLD	sim/sh64/decode-media.c	3278;"	d	file:
FLD	sim/sh64/decode-media.c	3303;"	d	file:
FLD	sim/sh64/decode-media.c	3311;"	d	file:
FLD	sim/sh64/decode-media.c	3336;"	d	file:
FLD	sim/sh64/decode-media.c	3344;"	d	file:
FLD	sim/sh64/decode-media.c	3363;"	d	file:
FLD	sim/sh64/decode-media.c	3370;"	d	file:
FLD	sim/sh64/decode-media.c	3376;"	d	file:
FLD	sim/sh64/decode-media.c	3384;"	d	file:
FLD	sim/sh64/decode-media.c	3407;"	d	file:
FLD	sim/sh64/decode-media.c	3415;"	d	file:
FLD	sim/sh64/decode-media.c	3432;"	d	file:
FLD	sim/sh64/decode-media.c	3440;"	d	file:
FLD	sim/sh64/decode-media.c	3459;"	d	file:
FLD	sim/sh64/decode-media.c	3467;"	d	file:
FLD	sim/sh64/decode-media.c	3487;"	d	file:
FLD	sim/sh64/decode-media.c	3495;"	d	file:
FLD	sim/sh64/decode-media.c	3515;"	d	file:
FLD	sim/sh64/decode-media.c	3523;"	d	file:
FLD	sim/sh64/decode-media.c	3546;"	d	file:
FLD	sim/sh64/decode-media.c	3554;"	d	file:
FLD	sim/sh64/decode-media.c	3573;"	d	file:
FLD	sim/sh64/decode-media.c	3581;"	d	file:
FLD	sim/sh64/decode-media.c	3604;"	d	file:
FLD	sim/sh64/decode-media.c	3612;"	d	file:
FLD	sim/sh64/decode-media.c	3632;"	d	file:
FLD	sim/sh64/decode-media.c	3640;"	d	file:
FLD	sim/sh64/decode-media.c	3663;"	d	file:
FLD	sim/sh64/decode-media.c	3671;"	d	file:
FLD	sim/sh64/decode-media.c	3694;"	d	file:
FLD	sim/sh64/decode-media.c	3702;"	d	file:
FLD	sim/sh64/decode-media.c	3725;"	d	file:
FLD	sim/sh64/decode-media.c	3733;"	d	file:
FLD	sim/sh64/decode-media.c	3756;"	d	file:
FLD	sim/sh64/decode-media.c	3764;"	d	file:
FLD	sim/sh64/decode-media.c	3787;"	d	file:
FLD	sim/sh64/decode-media.c	3795;"	d	file:
FLD	sim/sh64/decode-media.c	3818;"	d	file:
FLD	sim/sh64/decode-media.c	3826;"	d	file:
FLD	sim/sh64/decode-media.c	3849;"	d	file:
FLD	sim/sh64/decode-media.c	3857;"	d	file:
FLD	sim/sh64/decode-media.c	3880;"	d	file:
FLD	sim/sh64/decode-media.c	3888;"	d	file:
FLD	sim/sh64/decode-media.c	3912;"	d	file:
FLD	sim/sh64/decode-media.c	3920;"	d	file:
FLD	sim/sh64/decode-media.c	3944;"	d	file:
FLD	sim/sh64/decode-media.c	3952;"	d	file:
FLD	sim/sh64/decode-media.c	3976;"	d	file:
FLD	sim/sh64/decode-media.c	3984;"	d	file:
FLD	sim/sh64/decode-media.c	4008;"	d	file:
FLD	sim/sh64/decode-media.c	4016;"	d	file:
FLD	sim/sh64/decode-media.c	4041;"	d	file:
FLD	sim/sh64/decode-media.c	4049;"	d	file:
FLD	sim/sh64/decode-media.c	4065;"	d	file:
FLD	sim/sh64/decode-media.c	4073;"	d	file:
FLD	sim/sh64/decode-media.c	4096;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1001;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1009;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1020;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1028;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1039;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1047;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1058;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1066;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1077;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1085;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1105;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1113;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1136;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1144;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1167;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1175;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1299;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1307;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1318;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1326;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1337;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1345;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1365;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1373;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1393;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1401;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1419;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1427;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1438;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1446;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1457;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1465;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1476;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1484;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1495;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1503;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1525;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1533;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1555;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1563;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1585;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1593;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1615;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1623;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1634;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1642;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1653;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1661;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1683;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1691;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1698;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1706;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1717;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1725;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1736;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1744;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1755;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1763;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1785;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1793;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1804;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1812;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1823;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1831;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1853;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1861;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1899;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1907;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1929;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1937;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1959;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	1967;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2005;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2013;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2035;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2043;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2054;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2062;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2073;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2081;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2103;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2111;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2133;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2141;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2152;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2160;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2171;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2179;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2201;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2209;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2220;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2228;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2250;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2258;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2269;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2277;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2284;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2292;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2316;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2324;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2355;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2363;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2374;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2382;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2393;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2401;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2412;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2420;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2438;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2446;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2464;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2472;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2483;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2491;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2509;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2517;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2528;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2536;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2554;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2562;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2573;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2581;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2599;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2607;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2618;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2626;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2644;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2652;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2663;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2671;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2689;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2697;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2769;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2777;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2855;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2863;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2874;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2882;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2893;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2901;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2912;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2920;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2931;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2939;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2959;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	295;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2967;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2978;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	2986;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3001;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3009;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3024;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3032;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3043;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3051;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3082;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3090;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3101;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3109;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3120;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3128;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	312;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3139;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3147;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3158;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3166;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3186;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3194;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3205;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	320;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3213;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3224;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3232;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3243;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3251;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3262;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3270;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3299;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3307;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3318;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	331;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3326;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3337;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3345;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3356;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3364;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3375;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3383;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3394;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	339;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3402;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3413;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3421;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3432;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3440;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3460;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3468;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3479;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3487;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3498;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3506;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	350;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3517;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3525;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3536;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3544;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3575;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3583;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	358;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3594;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3602;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3613;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3621;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3632;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3640;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3651;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3659;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3670;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3678;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3689;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3697;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3708;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3716;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3727;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3735;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3746;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3754;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3772;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3780;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	378;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3791;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3799;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3810;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3818;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3829;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3837;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3848;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3856;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	386;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3876;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3884;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3891;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3899;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3910;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3918;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3932;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3940;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3954;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3962;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3976;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3984;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	3995;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4003;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	400;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4014;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4022;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4039;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4047;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4054;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4062;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4082;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	408;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4090;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4112;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4120;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4140;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4148;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4170;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4178;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4202;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4210;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4221;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4229;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4240;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4248;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4292;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	429;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4300;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4320;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4328;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4348;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4356;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	437;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4391;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4399;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4419;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4427;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4438;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4446;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4457;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4465;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4476;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4484;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	448;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4504;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4512;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4523;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4531;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4542;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4550;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4561;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4569;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	456;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4580;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4588;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4599;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4607;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4627;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4635;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4655;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4663;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4674;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	467;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4682;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4702;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4710;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4721;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4729;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4749;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4757;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	475;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4768;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4776;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4796;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4804;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4815;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4823;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4843;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4851;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4862;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4870;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4890;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4898;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4909;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4917;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4937;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4945;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	495;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4965;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4973;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	4992;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5000;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5011;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5019;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	503;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5040;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5048;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5055;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5063;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5074;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5082;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5093;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5101;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5116;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5124;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5135;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5143;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5154;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5162;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5179;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5187;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	5198;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	523;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	531;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	542;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	550;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	561;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	569;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	586;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	594;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	611;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	619;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	647;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	655;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	678;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	686;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	709;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	717;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	724;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	732;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	762;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	770;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	800;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	808;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	825;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	833;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	861;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	869;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	887;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	895;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	906;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	914;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	925;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	933;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	944;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	952;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	963;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	971;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	982;"	d	file:
FLD	sim/sh64/sem-compact-switch.c	990;"	d	file:
FLD	sim/sh64/sem-compact.c	1002;"	d	file:
FLD	sim/sh64/sem-compact.c	111;"	d	file:
FLD	sim/sh64/sem-compact.c	1128;"	d	file:
FLD	sim/sh64/sem-compact.c	1136;"	d	file:
FLD	sim/sh64/sem-compact.c	1149;"	d	file:
FLD	sim/sh64/sem-compact.c	1157;"	d	file:
FLD	sim/sh64/sem-compact.c	1170;"	d	file:
FLD	sim/sh64/sem-compact.c	1178;"	d	file:
FLD	sim/sh64/sem-compact.c	119;"	d	file:
FLD	sim/sh64/sem-compact.c	1200;"	d	file:
FLD	sim/sh64/sem-compact.c	1208;"	d	file:
FLD	sim/sh64/sem-compact.c	1230;"	d	file:
FLD	sim/sh64/sem-compact.c	1238;"	d	file:
FLD	sim/sh64/sem-compact.c	1258;"	d	file:
FLD	sim/sh64/sem-compact.c	1266;"	d	file:
FLD	sim/sh64/sem-compact.c	1279;"	d	file:
FLD	sim/sh64/sem-compact.c	1287;"	d	file:
FLD	sim/sh64/sem-compact.c	1300;"	d	file:
FLD	sim/sh64/sem-compact.c	1308;"	d	file:
FLD	sim/sh64/sem-compact.c	1321;"	d	file:
FLD	sim/sh64/sem-compact.c	1329;"	d	file:
FLD	sim/sh64/sem-compact.c	1342;"	d	file:
FLD	sim/sh64/sem-compact.c	1350;"	d	file:
FLD	sim/sh64/sem-compact.c	1374;"	d	file:
FLD	sim/sh64/sem-compact.c	1382;"	d	file:
FLD	sim/sh64/sem-compact.c	1406;"	d	file:
FLD	sim/sh64/sem-compact.c	1414;"	d	file:
FLD	sim/sh64/sem-compact.c	141;"	d	file:
FLD	sim/sh64/sem-compact.c	1438;"	d	file:
FLD	sim/sh64/sem-compact.c	1446;"	d	file:
FLD	sim/sh64/sem-compact.c	1470;"	d	file:
FLD	sim/sh64/sem-compact.c	1478;"	d	file:
FLD	sim/sh64/sem-compact.c	1491;"	d	file:
FLD	sim/sh64/sem-compact.c	1499;"	d	file:
FLD	sim/sh64/sem-compact.c	149;"	d	file:
FLD	sim/sh64/sem-compact.c	1512;"	d	file:
FLD	sim/sh64/sem-compact.c	1520;"	d	file:
FLD	sim/sh64/sem-compact.c	1544;"	d	file:
FLD	sim/sh64/sem-compact.c	1552;"	d	file:
FLD	sim/sh64/sem-compact.c	1561;"	d	file:
FLD	sim/sh64/sem-compact.c	1569;"	d	file:
FLD	sim/sh64/sem-compact.c	1582;"	d	file:
FLD	sim/sh64/sem-compact.c	1590;"	d	file:
FLD	sim/sh64/sem-compact.c	1603;"	d	file:
FLD	sim/sh64/sem-compact.c	1611;"	d	file:
FLD	sim/sh64/sem-compact.c	1624;"	d	file:
FLD	sim/sh64/sem-compact.c	1632;"	d	file:
FLD	sim/sh64/sem-compact.c	1656;"	d	file:
FLD	sim/sh64/sem-compact.c	165;"	d	file:
FLD	sim/sh64/sem-compact.c	1664;"	d	file:
FLD	sim/sh64/sem-compact.c	1677;"	d	file:
FLD	sim/sh64/sem-compact.c	1685;"	d	file:
FLD	sim/sh64/sem-compact.c	1698;"	d	file:
FLD	sim/sh64/sem-compact.c	1706;"	d	file:
FLD	sim/sh64/sem-compact.c	1730;"	d	file:
FLD	sim/sh64/sem-compact.c	1738;"	d	file:
FLD	sim/sh64/sem-compact.c	173;"	d	file:
FLD	sim/sh64/sem-compact.c	1778;"	d	file:
FLD	sim/sh64/sem-compact.c	1786;"	d	file:
FLD	sim/sh64/sem-compact.c	1810;"	d	file:
FLD	sim/sh64/sem-compact.c	1818;"	d	file:
FLD	sim/sh64/sem-compact.c	1842;"	d	file:
FLD	sim/sh64/sem-compact.c	1850;"	d	file:
FLD	sim/sh64/sem-compact.c	1890;"	d	file:
FLD	sim/sh64/sem-compact.c	1898;"	d	file:
FLD	sim/sh64/sem-compact.c	1922;"	d	file:
FLD	sim/sh64/sem-compact.c	1930;"	d	file:
FLD	sim/sh64/sem-compact.c	1943;"	d	file:
FLD	sim/sh64/sem-compact.c	1951;"	d	file:
FLD	sim/sh64/sem-compact.c	1964;"	d	file:
FLD	sim/sh64/sem-compact.c	196;"	d	file:
FLD	sim/sh64/sem-compact.c	1972;"	d	file:
FLD	sim/sh64/sem-compact.c	1996;"	d	file:
FLD	sim/sh64/sem-compact.c	2004;"	d	file:
FLD	sim/sh64/sem-compact.c	2028;"	d	file:
FLD	sim/sh64/sem-compact.c	2036;"	d	file:
FLD	sim/sh64/sem-compact.c	2049;"	d	file:
FLD	sim/sh64/sem-compact.c	204;"	d	file:
FLD	sim/sh64/sem-compact.c	2057;"	d	file:
FLD	sim/sh64/sem-compact.c	2070;"	d	file:
FLD	sim/sh64/sem-compact.c	2078;"	d	file:
FLD	sim/sh64/sem-compact.c	2102;"	d	file:
FLD	sim/sh64/sem-compact.c	2110;"	d	file:
FLD	sim/sh64/sem-compact.c	2123;"	d	file:
FLD	sim/sh64/sem-compact.c	2131;"	d	file:
FLD	sim/sh64/sem-compact.c	2155;"	d	file:
FLD	sim/sh64/sem-compact.c	2163;"	d	file:
FLD	sim/sh64/sem-compact.c	2176;"	d	file:
FLD	sim/sh64/sem-compact.c	217;"	d	file:
FLD	sim/sh64/sem-compact.c	2184;"	d	file:
FLD	sim/sh64/sem-compact.c	2193;"	d	file:
FLD	sim/sh64/sem-compact.c	2201;"	d	file:
FLD	sim/sh64/sem-compact.c	2227;"	d	file:
FLD	sim/sh64/sem-compact.c	2235;"	d	file:
FLD	sim/sh64/sem-compact.c	225;"	d	file:
FLD	sim/sh64/sem-compact.c	2268;"	d	file:
FLD	sim/sh64/sem-compact.c	2276;"	d	file:
FLD	sim/sh64/sem-compact.c	2289;"	d	file:
FLD	sim/sh64/sem-compact.c	2297;"	d	file:
FLD	sim/sh64/sem-compact.c	2310;"	d	file:
FLD	sim/sh64/sem-compact.c	2318;"	d	file:
FLD	sim/sh64/sem-compact.c	2331;"	d	file:
FLD	sim/sh64/sem-compact.c	2339;"	d	file:
FLD	sim/sh64/sem-compact.c	2359;"	d	file:
FLD	sim/sh64/sem-compact.c	2367;"	d	file:
FLD	sim/sh64/sem-compact.c	2387;"	d	file:
FLD	sim/sh64/sem-compact.c	238;"	d	file:
FLD	sim/sh64/sem-compact.c	2395;"	d	file:
FLD	sim/sh64/sem-compact.c	2408;"	d	file:
FLD	sim/sh64/sem-compact.c	2416;"	d	file:
FLD	sim/sh64/sem-compact.c	2436;"	d	file:
FLD	sim/sh64/sem-compact.c	2444;"	d	file:
FLD	sim/sh64/sem-compact.c	2457;"	d	file:
FLD	sim/sh64/sem-compact.c	2465;"	d	file:
FLD	sim/sh64/sem-compact.c	246;"	d	file:
FLD	sim/sh64/sem-compact.c	2485;"	d	file:
FLD	sim/sh64/sem-compact.c	2493;"	d	file:
FLD	sim/sh64/sem-compact.c	2506;"	d	file:
FLD	sim/sh64/sem-compact.c	2514;"	d	file:
FLD	sim/sh64/sem-compact.c	2534;"	d	file:
FLD	sim/sh64/sem-compact.c	2542;"	d	file:
FLD	sim/sh64/sem-compact.c	2555;"	d	file:
FLD	sim/sh64/sem-compact.c	2563;"	d	file:
FLD	sim/sh64/sem-compact.c	2583;"	d	file:
FLD	sim/sh64/sem-compact.c	2591;"	d	file:
FLD	sim/sh64/sem-compact.c	2604;"	d	file:
FLD	sim/sh64/sem-compact.c	2612;"	d	file:
FLD	sim/sh64/sem-compact.c	2632;"	d	file:
FLD	sim/sh64/sem-compact.c	2640;"	d	file:
FLD	sim/sh64/sem-compact.c	268;"	d	file:
FLD	sim/sh64/sem-compact.c	2714;"	d	file:
FLD	sim/sh64/sem-compact.c	2722;"	d	file:
FLD	sim/sh64/sem-compact.c	276;"	d	file:
FLD	sim/sh64/sem-compact.c	2802;"	d	file:
FLD	sim/sh64/sem-compact.c	2810;"	d	file:
FLD	sim/sh64/sem-compact.c	2823;"	d	file:
FLD	sim/sh64/sem-compact.c	2831;"	d	file:
FLD	sim/sh64/sem-compact.c	2844;"	d	file:
FLD	sim/sh64/sem-compact.c	2852;"	d	file:
FLD	sim/sh64/sem-compact.c	2865;"	d	file:
FLD	sim/sh64/sem-compact.c	2873;"	d	file:
FLD	sim/sh64/sem-compact.c	2886;"	d	file:
FLD	sim/sh64/sem-compact.c	2894;"	d	file:
FLD	sim/sh64/sem-compact.c	2916;"	d	file:
FLD	sim/sh64/sem-compact.c	2924;"	d	file:
FLD	sim/sh64/sem-compact.c	2937;"	d	file:
FLD	sim/sh64/sem-compact.c	2945;"	d	file:
FLD	sim/sh64/sem-compact.c	2962;"	d	file:
FLD	sim/sh64/sem-compact.c	2970;"	d	file:
FLD	sim/sh64/sem-compact.c	2987;"	d	file:
FLD	sim/sh64/sem-compact.c	298;"	d	file:
FLD	sim/sh64/sem-compact.c	2995;"	d	file:
FLD	sim/sh64/sem-compact.c	3008;"	d	file:
FLD	sim/sh64/sem-compact.c	3016;"	d	file:
FLD	sim/sh64/sem-compact.c	3049;"	d	file:
FLD	sim/sh64/sem-compact.c	3057;"	d	file:
FLD	sim/sh64/sem-compact.c	306;"	d	file:
FLD	sim/sh64/sem-compact.c	3070;"	d	file:
FLD	sim/sh64/sem-compact.c	3078;"	d	file:
FLD	sim/sh64/sem-compact.c	3091;"	d	file:
FLD	sim/sh64/sem-compact.c	3099;"	d	file:
FLD	sim/sh64/sem-compact.c	3112;"	d	file:
FLD	sim/sh64/sem-compact.c	3120;"	d	file:
FLD	sim/sh64/sem-compact.c	3133;"	d	file:
FLD	sim/sh64/sem-compact.c	3141;"	d	file:
FLD	sim/sh64/sem-compact.c	3163;"	d	file:
FLD	sim/sh64/sem-compact.c	3171;"	d	file:
FLD	sim/sh64/sem-compact.c	3184;"	d	file:
FLD	sim/sh64/sem-compact.c	3192;"	d	file:
FLD	sim/sh64/sem-compact.c	319;"	d	file:
FLD	sim/sh64/sem-compact.c	3205;"	d	file:
FLD	sim/sh64/sem-compact.c	3213;"	d	file:
FLD	sim/sh64/sem-compact.c	3226;"	d	file:
FLD	sim/sh64/sem-compact.c	3234;"	d	file:
FLD	sim/sh64/sem-compact.c	3247;"	d	file:
FLD	sim/sh64/sem-compact.c	3255;"	d	file:
FLD	sim/sh64/sem-compact.c	327;"	d	file:
FLD	sim/sh64/sem-compact.c	3286;"	d	file:
FLD	sim/sh64/sem-compact.c	3294;"	d	file:
FLD	sim/sh64/sem-compact.c	3307;"	d	file:
FLD	sim/sh64/sem-compact.c	3315;"	d	file:
FLD	sim/sh64/sem-compact.c	3328;"	d	file:
FLD	sim/sh64/sem-compact.c	3336;"	d	file:
FLD	sim/sh64/sem-compact.c	3349;"	d	file:
FLD	sim/sh64/sem-compact.c	3357;"	d	file:
FLD	sim/sh64/sem-compact.c	3370;"	d	file:
FLD	sim/sh64/sem-compact.c	3378;"	d	file:
FLD	sim/sh64/sem-compact.c	3391;"	d	file:
FLD	sim/sh64/sem-compact.c	3399;"	d	file:
FLD	sim/sh64/sem-compact.c	340;"	d	file:
FLD	sim/sh64/sem-compact.c	3412;"	d	file:
FLD	sim/sh64/sem-compact.c	3420;"	d	file:
FLD	sim/sh64/sem-compact.c	3433;"	d	file:
FLD	sim/sh64/sem-compact.c	3441;"	d	file:
FLD	sim/sh64/sem-compact.c	3463;"	d	file:
FLD	sim/sh64/sem-compact.c	3471;"	d	file:
FLD	sim/sh64/sem-compact.c	3484;"	d	file:
FLD	sim/sh64/sem-compact.c	348;"	d	file:
FLD	sim/sh64/sem-compact.c	3492;"	d	file:
FLD	sim/sh64/sem-compact.c	3505;"	d	file:
FLD	sim/sh64/sem-compact.c	3513;"	d	file:
FLD	sim/sh64/sem-compact.c	3526;"	d	file:
FLD	sim/sh64/sem-compact.c	3534;"	d	file:
FLD	sim/sh64/sem-compact.c	3547;"	d	file:
FLD	sim/sh64/sem-compact.c	3555;"	d	file:
FLD	sim/sh64/sem-compact.c	3588;"	d	file:
FLD	sim/sh64/sem-compact.c	3596;"	d	file:
FLD	sim/sh64/sem-compact.c	3609;"	d	file:
FLD	sim/sh64/sem-compact.c	3617;"	d	file:
FLD	sim/sh64/sem-compact.c	3630;"	d	file:
FLD	sim/sh64/sem-compact.c	3638;"	d	file:
FLD	sim/sh64/sem-compact.c	3651;"	d	file:
FLD	sim/sh64/sem-compact.c	3659;"	d	file:
FLD	sim/sh64/sem-compact.c	3672;"	d	file:
FLD	sim/sh64/sem-compact.c	367;"	d	file:
FLD	sim/sh64/sem-compact.c	3680;"	d	file:
FLD	sim/sh64/sem-compact.c	3693;"	d	file:
FLD	sim/sh64/sem-compact.c	3701;"	d	file:
FLD	sim/sh64/sem-compact.c	3714;"	d	file:
FLD	sim/sh64/sem-compact.c	3722;"	d	file:
FLD	sim/sh64/sem-compact.c	3735;"	d	file:
FLD	sim/sh64/sem-compact.c	3743;"	d	file:
FLD	sim/sh64/sem-compact.c	3756;"	d	file:
FLD	sim/sh64/sem-compact.c	375;"	d	file:
FLD	sim/sh64/sem-compact.c	3764;"	d	file:
FLD	sim/sh64/sem-compact.c	3777;"	d	file:
FLD	sim/sh64/sem-compact.c	3785;"	d	file:
FLD	sim/sh64/sem-compact.c	3805;"	d	file:
FLD	sim/sh64/sem-compact.c	3813;"	d	file:
FLD	sim/sh64/sem-compact.c	3826;"	d	file:
FLD	sim/sh64/sem-compact.c	3834;"	d	file:
FLD	sim/sh64/sem-compact.c	3847;"	d	file:
FLD	sim/sh64/sem-compact.c	3855;"	d	file:
FLD	sim/sh64/sem-compact.c	3868;"	d	file:
FLD	sim/sh64/sem-compact.c	3876;"	d	file:
FLD	sim/sh64/sem-compact.c	3889;"	d	file:
FLD	sim/sh64/sem-compact.c	3897;"	d	file:
FLD	sim/sh64/sem-compact.c	3919;"	d	file:
FLD	sim/sh64/sem-compact.c	3927;"	d	file:
FLD	sim/sh64/sem-compact.c	3936;"	d	file:
FLD	sim/sh64/sem-compact.c	3944;"	d	file:
FLD	sim/sh64/sem-compact.c	394;"	d	file:
FLD	sim/sh64/sem-compact.c	3957;"	d	file:
FLD	sim/sh64/sem-compact.c	3965;"	d	file:
FLD	sim/sh64/sem-compact.c	3981;"	d	file:
FLD	sim/sh64/sem-compact.c	3989;"	d	file:
FLD	sim/sh64/sem-compact.c	4005;"	d	file:
FLD	sim/sh64/sem-compact.c	4013;"	d	file:
FLD	sim/sh64/sem-compact.c	4029;"	d	file:
FLD	sim/sh64/sem-compact.c	402;"	d	file:
FLD	sim/sh64/sem-compact.c	4037;"	d	file:
FLD	sim/sh64/sem-compact.c	4050;"	d	file:
FLD	sim/sh64/sem-compact.c	4058;"	d	file:
FLD	sim/sh64/sem-compact.c	4071;"	d	file:
FLD	sim/sh64/sem-compact.c	4079;"	d	file:
FLD	sim/sh64/sem-compact.c	4098;"	d	file:
FLD	sim/sh64/sem-compact.c	4106;"	d	file:
FLD	sim/sh64/sem-compact.c	4115;"	d	file:
FLD	sim/sh64/sem-compact.c	4123;"	d	file:
FLD	sim/sh64/sem-compact.c	4145;"	d	file:
FLD	sim/sh64/sem-compact.c	4153;"	d	file:
FLD	sim/sh64/sem-compact.c	4177;"	d	file:
FLD	sim/sh64/sem-compact.c	4185;"	d	file:
FLD	sim/sh64/sem-compact.c	4207;"	d	file:
FLD	sim/sh64/sem-compact.c	4215;"	d	file:
FLD	sim/sh64/sem-compact.c	4239;"	d	file:
FLD	sim/sh64/sem-compact.c	4247;"	d	file:
FLD	sim/sh64/sem-compact.c	4273;"	d	file:
FLD	sim/sh64/sem-compact.c	4281;"	d	file:
FLD	sim/sh64/sem-compact.c	4294;"	d	file:
FLD	sim/sh64/sem-compact.c	4302;"	d	file:
FLD	sim/sh64/sem-compact.c	4315;"	d	file:
FLD	sim/sh64/sem-compact.c	4323;"	d	file:
FLD	sim/sh64/sem-compact.c	432;"	d	file:
FLD	sim/sh64/sem-compact.c	4369;"	d	file:
FLD	sim/sh64/sem-compact.c	4377;"	d	file:
FLD	sim/sh64/sem-compact.c	4399;"	d	file:
FLD	sim/sh64/sem-compact.c	4407;"	d	file:
FLD	sim/sh64/sem-compact.c	440;"	d	file:
FLD	sim/sh64/sem-compact.c	4429;"	d	file:
FLD	sim/sh64/sem-compact.c	4437;"	d	file:
FLD	sim/sh64/sem-compact.c	4474;"	d	file:
FLD	sim/sh64/sem-compact.c	4482;"	d	file:
FLD	sim/sh64/sem-compact.c	4504;"	d	file:
FLD	sim/sh64/sem-compact.c	4512;"	d	file:
FLD	sim/sh64/sem-compact.c	4525;"	d	file:
FLD	sim/sh64/sem-compact.c	4533;"	d	file:
FLD	sim/sh64/sem-compact.c	4546;"	d	file:
FLD	sim/sh64/sem-compact.c	4554;"	d	file:
FLD	sim/sh64/sem-compact.c	4567;"	d	file:
FLD	sim/sh64/sem-compact.c	4575;"	d	file:
FLD	sim/sh64/sem-compact.c	4597;"	d	file:
FLD	sim/sh64/sem-compact.c	4605;"	d	file:
FLD	sim/sh64/sem-compact.c	4618;"	d	file:
FLD	sim/sh64/sem-compact.c	4626;"	d	file:
FLD	sim/sh64/sem-compact.c	4639;"	d	file:
FLD	sim/sh64/sem-compact.c	4647;"	d	file:
FLD	sim/sh64/sem-compact.c	465;"	d	file:
FLD	sim/sh64/sem-compact.c	4660;"	d	file:
FLD	sim/sh64/sem-compact.c	4668;"	d	file:
FLD	sim/sh64/sem-compact.c	4681;"	d	file:
FLD	sim/sh64/sem-compact.c	4689;"	d	file:
FLD	sim/sh64/sem-compact.c	4702;"	d	file:
FLD	sim/sh64/sem-compact.c	4710;"	d	file:
FLD	sim/sh64/sem-compact.c	4732;"	d	file:
FLD	sim/sh64/sem-compact.c	473;"	d	file:
FLD	sim/sh64/sem-compact.c	4740;"	d	file:
FLD	sim/sh64/sem-compact.c	4762;"	d	file:
FLD	sim/sh64/sem-compact.c	4770;"	d	file:
FLD	sim/sh64/sem-compact.c	4783;"	d	file:
FLD	sim/sh64/sem-compact.c	4791;"	d	file:
FLD	sim/sh64/sem-compact.c	4813;"	d	file:
FLD	sim/sh64/sem-compact.c	4821;"	d	file:
FLD	sim/sh64/sem-compact.c	4834;"	d	file:
FLD	sim/sh64/sem-compact.c	4842;"	d	file:
FLD	sim/sh64/sem-compact.c	4864;"	d	file:
FLD	sim/sh64/sem-compact.c	4872;"	d	file:
FLD	sim/sh64/sem-compact.c	4885;"	d	file:
FLD	sim/sh64/sem-compact.c	4893;"	d	file:
FLD	sim/sh64/sem-compact.c	4915;"	d	file:
FLD	sim/sh64/sem-compact.c	4923;"	d	file:
FLD	sim/sh64/sem-compact.c	4936;"	d	file:
FLD	sim/sh64/sem-compact.c	4944;"	d	file:
FLD	sim/sh64/sem-compact.c	4966;"	d	file:
FLD	sim/sh64/sem-compact.c	4974;"	d	file:
FLD	sim/sh64/sem-compact.c	4987;"	d	file:
FLD	sim/sh64/sem-compact.c	498;"	d	file:
FLD	sim/sh64/sem-compact.c	4995;"	d	file:
FLD	sim/sh64/sem-compact.c	5017;"	d	file:
FLD	sim/sh64/sem-compact.c	5025;"	d	file:
FLD	sim/sh64/sem-compact.c	5038;"	d	file:
FLD	sim/sh64/sem-compact.c	5046;"	d	file:
FLD	sim/sh64/sem-compact.c	5068;"	d	file:
FLD	sim/sh64/sem-compact.c	506;"	d	file:
FLD	sim/sh64/sem-compact.c	5076;"	d	file:
FLD	sim/sh64/sem-compact.c	5098;"	d	file:
FLD	sim/sh64/sem-compact.c	50;"	d	file:
FLD	sim/sh64/sem-compact.c	5106;"	d	file:
FLD	sim/sh64/sem-compact.c	5127;"	d	file:
FLD	sim/sh64/sem-compact.c	5135;"	d	file:
FLD	sim/sh64/sem-compact.c	5148;"	d	file:
FLD	sim/sh64/sem-compact.c	5156;"	d	file:
FLD	sim/sh64/sem-compact.c	515;"	d	file:
FLD	sim/sh64/sem-compact.c	5179;"	d	file:
FLD	sim/sh64/sem-compact.c	5187;"	d	file:
FLD	sim/sh64/sem-compact.c	5196;"	d	file:
FLD	sim/sh64/sem-compact.c	5204;"	d	file:
FLD	sim/sh64/sem-compact.c	5217;"	d	file:
FLD	sim/sh64/sem-compact.c	5225;"	d	file:
FLD	sim/sh64/sem-compact.c	5238;"	d	file:
FLD	sim/sh64/sem-compact.c	523;"	d	file:
FLD	sim/sh64/sem-compact.c	5246;"	d	file:
FLD	sim/sh64/sem-compact.c	5263;"	d	file:
FLD	sim/sh64/sem-compact.c	5271;"	d	file:
FLD	sim/sh64/sem-compact.c	5284;"	d	file:
FLD	sim/sh64/sem-compact.c	5292;"	d	file:
FLD	sim/sh64/sem-compact.c	5305;"	d	file:
FLD	sim/sh64/sem-compact.c	5313;"	d	file:
FLD	sim/sh64/sem-compact.c	5332;"	d	file:
FLD	sim/sh64/sem-compact.c	5340;"	d	file:
FLD	sim/sh64/sem-compact.c	5353;"	d	file:
FLD	sim/sh64/sem-compact.c	555;"	d	file:
FLD	sim/sh64/sem-compact.c	563;"	d	file:
FLD	sim/sh64/sem-compact.c	595;"	d	file:
FLD	sim/sh64/sem-compact.c	603;"	d	file:
FLD	sim/sh64/sem-compact.c	622;"	d	file:
FLD	sim/sh64/sem-compact.c	630;"	d	file:
FLD	sim/sh64/sem-compact.c	660;"	d	file:
FLD	sim/sh64/sem-compact.c	668;"	d	file:
FLD	sim/sh64/sem-compact.c	688;"	d	file:
FLD	sim/sh64/sem-compact.c	696;"	d	file:
FLD	sim/sh64/sem-compact.c	69;"	d	file:
FLD	sim/sh64/sem-compact.c	709;"	d	file:
FLD	sim/sh64/sem-compact.c	717;"	d	file:
FLD	sim/sh64/sem-compact.c	730;"	d	file:
FLD	sim/sh64/sem-compact.c	738;"	d	file:
FLD	sim/sh64/sem-compact.c	751;"	d	file:
FLD	sim/sh64/sem-compact.c	759;"	d	file:
FLD	sim/sh64/sem-compact.c	772;"	d	file:
FLD	sim/sh64/sem-compact.c	77;"	d	file:
FLD	sim/sh64/sem-compact.c	780;"	d	file:
FLD	sim/sh64/sem-compact.c	793;"	d	file:
FLD	sim/sh64/sem-compact.c	801;"	d	file:
FLD	sim/sh64/sem-compact.c	814;"	d	file:
FLD	sim/sh64/sem-compact.c	822;"	d	file:
FLD	sim/sh64/sem-compact.c	835;"	d	file:
FLD	sim/sh64/sem-compact.c	843;"	d	file:
FLD	sim/sh64/sem-compact.c	856;"	d	file:
FLD	sim/sh64/sem-compact.c	864;"	d	file:
FLD	sim/sh64/sem-compact.c	877;"	d	file:
FLD	sim/sh64/sem-compact.c	885;"	d	file:
FLD	sim/sh64/sem-compact.c	898;"	d	file:
FLD	sim/sh64/sem-compact.c	906;"	d	file:
FLD	sim/sh64/sem-compact.c	90;"	d	file:
FLD	sim/sh64/sem-compact.c	928;"	d	file:
FLD	sim/sh64/sem-compact.c	936;"	d	file:
FLD	sim/sh64/sem-compact.c	961;"	d	file:
FLD	sim/sh64/sem-compact.c	969;"	d	file:
FLD	sim/sh64/sem-compact.c	98;"	d	file:
FLD	sim/sh64/sem-compact.c	994;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1003;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1011;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1026;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1034;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1049;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1057;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1068;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1076;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1087;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1095;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1106;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1114;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1125;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1133;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1144;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1152;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1163;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1171;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1182;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1190;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1201;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1209;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1220;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1228;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1239;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1247;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1258;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1266;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1277;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1285;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1296;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1304;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1315;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1323;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1334;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1342;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1353;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1361;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1372;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1380;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1403;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1411;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1422;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1430;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1444;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1452;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1463;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1471;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1482;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1490;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1504;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1512;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1523;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1531;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1542;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1550;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1561;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1569;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1580;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1588;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1599;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1607;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1618;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1626;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1637;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1645;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1656;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1664;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1675;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1683;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1694;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1702;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1713;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1721;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1732;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1740;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1751;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1759;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1770;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1778;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1789;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1797;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1808;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1816;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1827;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1835;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1846;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1854;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1865;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1873;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1884;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1892;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1906;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1914;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1925;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1933;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1944;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1952;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1966;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1974;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1985;"	d	file:
FLD	sim/sh64/sem-media-switch.c	1993;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2004;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2012;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2023;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2031;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2042;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2050;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2061;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2069;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2080;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2088;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2099;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2107;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2131;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2139;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2155;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2163;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2174;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2182;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2193;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2201;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2215;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2223;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2234;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2242;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2253;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2261;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2272;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2280;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2291;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2299;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2310;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2318;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2329;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2337;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2392;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2400;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2461;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2469;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2524;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2532;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2593;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2601;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2612;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2620;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2631;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2639;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2650;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2658;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2669;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2677;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2688;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2696;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2707;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2715;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2732;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2740;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2761;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2769;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2786;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2794;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2815;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2823;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2840;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2848;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2877;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2885;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2906;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2914;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2943;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2951;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2968;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2976;"	d	file:
FLD	sim/sh64/sem-media-switch.c	2997;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3005;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3022;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3030;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3059;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3067;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3088;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3096;"	d	file:
FLD	sim/sh64/sem-media-switch.c	309;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3107;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3115;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3136;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3144;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3173;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3181;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3210;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3218;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3239;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3247;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3268;"	d	file:
FLD	sim/sh64/sem-media-switch.c	326;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3276;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3297;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3305;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3326;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3334;"	d	file:
FLD	sim/sh64/sem-media-switch.c	334;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3355;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3363;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3384;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3392;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3413;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3421;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3445;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3453;"	d	file:
FLD	sim/sh64/sem-media-switch.c	345;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3477;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3485;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3502;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3510;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3531;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3539;"	d	file:
FLD	sim/sh64/sem-media-switch.c	353;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3559;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3567;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3593;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3601;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3629;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3637;"	d	file:
FLD	sim/sh64/sem-media-switch.c	364;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3654;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3662;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3679;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3687;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3705;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3713;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3724;"	d	file:
FLD	sim/sh64/sem-media-switch.c	372;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3732;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3755;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3763;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3785;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3793;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3810;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3818;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3839;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3847;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3864;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3872;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3893;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3901;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3912;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3920;"	d	file:
FLD	sim/sh64/sem-media-switch.c	392;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3949;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3957;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3974;"	d	file:
FLD	sim/sh64/sem-media-switch.c	3982;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4003;"	d	file:
FLD	sim/sh64/sem-media-switch.c	400;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4011;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4040;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4048;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4065;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4073;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4094;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4102;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4119;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4127;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4148;"	d	file:
FLD	sim/sh64/sem-media-switch.c	414;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4156;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4173;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4181;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4202;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4210;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4227;"	d	file:
FLD	sim/sh64/sem-media-switch.c	422;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4235;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4256;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4264;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4281;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4289;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4318;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4326;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4355;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4363;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4374;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4382;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4393;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4401;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4408;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4416;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4427;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4435;"	d	file:
FLD	sim/sh64/sem-media-switch.c	443;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4449;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4457;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4471;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4479;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4493;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4501;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4512;"	d	file:
FLD	sim/sh64/sem-media-switch.c	451;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4520;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4531;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4539;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4553;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4561;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4575;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4583;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4597;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4605;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4619;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4627;"	d	file:
FLD	sim/sh64/sem-media-switch.c	462;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4641;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4649;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4665;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4673;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4684;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4692;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4699;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4707;"	d	file:
FLD	sim/sh64/sem-media-switch.c	470;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4718;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4726;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4737;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4745;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4756;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4764;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4775;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4783;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4794;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4802;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4813;"	d	file:
FLD	sim/sh64/sem-media-switch.c	481;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4821;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4832;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4840;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4851;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4859;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4870;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4878;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4889;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4897;"	d	file:
FLD	sim/sh64/sem-media-switch.c	489;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4908;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4916;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4927;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4935;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4946;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4954;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4961;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4969;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4980;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4988;"	d	file:
FLD	sim/sh64/sem-media-switch.c	4999;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5007;"	d	file:
FLD	sim/sh64/sem-media-switch.c	500;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5018;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5026;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5037;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5045;"	d	file:
FLD	sim/sh64/sem-media-switch.c	508;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5121;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5129;"	d	file:
FLD	sim/sh64/sem-media-switch.c	519;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5227;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5235;"	d	file:
FLD	sim/sh64/sem-media-switch.c	527;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5311;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5319;"	d	file:
FLD	sim/sh64/sem-media-switch.c	538;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5417;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5425;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5436;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5444;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5455;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5463;"	d	file:
FLD	sim/sh64/sem-media-switch.c	546;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5474;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5482;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5493;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5501;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5512;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5520;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5531;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5539;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5561;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5569;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5576;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5584;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5591;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5599;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5606;"	d	file:
FLD	sim/sh64/sem-media-switch.c	560;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5614;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5625;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5633;"	d	file:
FLD	sim/sh64/sem-media-switch.c	5644;"	d	file:
FLD	sim/sh64/sem-media-switch.c	568;"	d	file:
FLD	sim/sh64/sem-media-switch.c	579;"	d	file:
FLD	sim/sh64/sem-media-switch.c	587;"	d	file:
FLD	sim/sh64/sem-media-switch.c	598;"	d	file:
FLD	sim/sh64/sem-media-switch.c	606;"	d	file:
FLD	sim/sh64/sem-media-switch.c	617;"	d	file:
FLD	sim/sh64/sem-media-switch.c	625;"	d	file:
FLD	sim/sh64/sem-media-switch.c	645;"	d	file:
FLD	sim/sh64/sem-media-switch.c	653;"	d	file:
FLD	sim/sh64/sem-media-switch.c	673;"	d	file:
FLD	sim/sh64/sem-media-switch.c	681;"	d	file:
FLD	sim/sh64/sem-media-switch.c	701;"	d	file:
FLD	sim/sh64/sem-media-switch.c	709;"	d	file:
FLD	sim/sh64/sem-media-switch.c	729;"	d	file:
FLD	sim/sh64/sem-media-switch.c	737;"	d	file:
FLD	sim/sh64/sem-media-switch.c	757;"	d	file:
FLD	sim/sh64/sem-media-switch.c	765;"	d	file:
FLD	sim/sh64/sem-media-switch.c	785;"	d	file:
FLD	sim/sh64/sem-media-switch.c	793;"	d	file:
FLD	sim/sh64/sem-media-switch.c	818;"	d	file:
FLD	sim/sh64/sem-media-switch.c	826;"	d	file:
FLD	sim/sh64/sem-media-switch.c	846;"	d	file:
FLD	sim/sh64/sem-media-switch.c	854;"	d	file:
FLD	sim/sh64/sem-media-switch.c	874;"	d	file:
FLD	sim/sh64/sem-media-switch.c	882;"	d	file:
FLD	sim/sh64/sem-media-switch.c	889;"	d	file:
FLD	sim/sh64/sem-media-switch.c	897;"	d	file:
FLD	sim/sh64/sem-media-switch.c	946;"	d	file:
FLD	sim/sh64/sem-media-switch.c	954;"	d	file:
FLD	sim/sh64/sem-media-switch.c	965;"	d	file:
FLD	sim/sh64/sem-media-switch.c	973;"	d	file:
FLD	sim/sh64/sem-media-switch.c	984;"	d	file:
FLD	sim/sh64/sem-media-switch.c	992;"	d	file:
FLD	sim/sh64/sem-media.c	1007;"	d	file:
FLD	sim/sh64/sem-media.c	1020;"	d	file:
FLD	sim/sh64/sem-media.c	1028;"	d	file:
FLD	sim/sh64/sem-media.c	1041;"	d	file:
FLD	sim/sh64/sem-media.c	1049;"	d	file:
FLD	sim/sh64/sem-media.c	1062;"	d	file:
FLD	sim/sh64/sem-media.c	1070;"	d	file:
FLD	sim/sh64/sem-media.c	1083;"	d	file:
FLD	sim/sh64/sem-media.c	1091;"	d	file:
FLD	sim/sh64/sem-media.c	1104;"	d	file:
FLD	sim/sh64/sem-media.c	1112;"	d	file:
FLD	sim/sh64/sem-media.c	111;"	d	file:
FLD	sim/sh64/sem-media.c	1125;"	d	file:
FLD	sim/sh64/sem-media.c	1133;"	d	file:
FLD	sim/sh64/sem-media.c	1146;"	d	file:
FLD	sim/sh64/sem-media.c	1154;"	d	file:
FLD	sim/sh64/sem-media.c	1167;"	d	file:
FLD	sim/sh64/sem-media.c	1175;"	d	file:
FLD	sim/sh64/sem-media.c	1188;"	d	file:
FLD	sim/sh64/sem-media.c	1196;"	d	file:
FLD	sim/sh64/sem-media.c	119;"	d	file:
FLD	sim/sh64/sem-media.c	1209;"	d	file:
FLD	sim/sh64/sem-media.c	1217;"	d	file:
FLD	sim/sh64/sem-media.c	1242;"	d	file:
FLD	sim/sh64/sem-media.c	1250;"	d	file:
FLD	sim/sh64/sem-media.c	1263;"	d	file:
FLD	sim/sh64/sem-media.c	1271;"	d	file:
FLD	sim/sh64/sem-media.c	1287;"	d	file:
FLD	sim/sh64/sem-media.c	1295;"	d	file:
FLD	sim/sh64/sem-media.c	1308;"	d	file:
FLD	sim/sh64/sem-media.c	1316;"	d	file:
FLD	sim/sh64/sem-media.c	1329;"	d	file:
FLD	sim/sh64/sem-media.c	1337;"	d	file:
FLD	sim/sh64/sem-media.c	1353;"	d	file:
FLD	sim/sh64/sem-media.c	1361;"	d	file:
FLD	sim/sh64/sem-media.c	1374;"	d	file:
FLD	sim/sh64/sem-media.c	1382;"	d	file:
FLD	sim/sh64/sem-media.c	1395;"	d	file:
FLD	sim/sh64/sem-media.c	1403;"	d	file:
FLD	sim/sh64/sem-media.c	1416;"	d	file:
FLD	sim/sh64/sem-media.c	141;"	d	file:
FLD	sim/sh64/sem-media.c	1424;"	d	file:
FLD	sim/sh64/sem-media.c	1437;"	d	file:
FLD	sim/sh64/sem-media.c	1445;"	d	file:
FLD	sim/sh64/sem-media.c	1458;"	d	file:
FLD	sim/sh64/sem-media.c	1466;"	d	file:
FLD	sim/sh64/sem-media.c	1479;"	d	file:
FLD	sim/sh64/sem-media.c	1487;"	d	file:
FLD	sim/sh64/sem-media.c	149;"	d	file:
FLD	sim/sh64/sem-media.c	1500;"	d	file:
FLD	sim/sh64/sem-media.c	1508;"	d	file:
FLD	sim/sh64/sem-media.c	1521;"	d	file:
FLD	sim/sh64/sem-media.c	1529;"	d	file:
FLD	sim/sh64/sem-media.c	1542;"	d	file:
FLD	sim/sh64/sem-media.c	1550;"	d	file:
FLD	sim/sh64/sem-media.c	1563;"	d	file:
FLD	sim/sh64/sem-media.c	1571;"	d	file:
FLD	sim/sh64/sem-media.c	1584;"	d	file:
FLD	sim/sh64/sem-media.c	1592;"	d	file:
FLD	sim/sh64/sem-media.c	1605;"	d	file:
FLD	sim/sh64/sem-media.c	1613;"	d	file:
FLD	sim/sh64/sem-media.c	1626;"	d	file:
FLD	sim/sh64/sem-media.c	1634;"	d	file:
FLD	sim/sh64/sem-media.c	1647;"	d	file:
FLD	sim/sh64/sem-media.c	1655;"	d	file:
FLD	sim/sh64/sem-media.c	165;"	d	file:
FLD	sim/sh64/sem-media.c	1668;"	d	file:
FLD	sim/sh64/sem-media.c	1676;"	d	file:
FLD	sim/sh64/sem-media.c	1689;"	d	file:
FLD	sim/sh64/sem-media.c	1697;"	d	file:
FLD	sim/sh64/sem-media.c	1710;"	d	file:
FLD	sim/sh64/sem-media.c	1718;"	d	file:
FLD	sim/sh64/sem-media.c	1731;"	d	file:
FLD	sim/sh64/sem-media.c	1739;"	d	file:
FLD	sim/sh64/sem-media.c	173;"	d	file:
FLD	sim/sh64/sem-media.c	1752;"	d	file:
FLD	sim/sh64/sem-media.c	1760;"	d	file:
FLD	sim/sh64/sem-media.c	1773;"	d	file:
FLD	sim/sh64/sem-media.c	1781;"	d	file:
FLD	sim/sh64/sem-media.c	1797;"	d	file:
FLD	sim/sh64/sem-media.c	1805;"	d	file:
FLD	sim/sh64/sem-media.c	1818;"	d	file:
FLD	sim/sh64/sem-media.c	1826;"	d	file:
FLD	sim/sh64/sem-media.c	1839;"	d	file:
FLD	sim/sh64/sem-media.c	1847;"	d	file:
FLD	sim/sh64/sem-media.c	1863;"	d	file:
FLD	sim/sh64/sem-media.c	1871;"	d	file:
FLD	sim/sh64/sem-media.c	1884;"	d	file:
FLD	sim/sh64/sem-media.c	1892;"	d	file:
FLD	sim/sh64/sem-media.c	1905;"	d	file:
FLD	sim/sh64/sem-media.c	1913;"	d	file:
FLD	sim/sh64/sem-media.c	1926;"	d	file:
FLD	sim/sh64/sem-media.c	1934;"	d	file:
FLD	sim/sh64/sem-media.c	1947;"	d	file:
FLD	sim/sh64/sem-media.c	1955;"	d	file:
FLD	sim/sh64/sem-media.c	1968;"	d	file:
FLD	sim/sh64/sem-media.c	196;"	d	file:
FLD	sim/sh64/sem-media.c	1976;"	d	file:
FLD	sim/sh64/sem-media.c	1989;"	d	file:
FLD	sim/sh64/sem-media.c	1997;"	d	file:
FLD	sim/sh64/sem-media.c	2010;"	d	file:
FLD	sim/sh64/sem-media.c	2018;"	d	file:
FLD	sim/sh64/sem-media.c	2044;"	d	file:
FLD	sim/sh64/sem-media.c	204;"	d	file:
FLD	sim/sh64/sem-media.c	2052;"	d	file:
FLD	sim/sh64/sem-media.c	2070;"	d	file:
FLD	sim/sh64/sem-media.c	2078;"	d	file:
FLD	sim/sh64/sem-media.c	2091;"	d	file:
FLD	sim/sh64/sem-media.c	2099;"	d	file:
FLD	sim/sh64/sem-media.c	2112;"	d	file:
FLD	sim/sh64/sem-media.c	2120;"	d	file:
FLD	sim/sh64/sem-media.c	2136;"	d	file:
FLD	sim/sh64/sem-media.c	2144;"	d	file:
FLD	sim/sh64/sem-media.c	2157;"	d	file:
FLD	sim/sh64/sem-media.c	2165;"	d	file:
FLD	sim/sh64/sem-media.c	2178;"	d	file:
FLD	sim/sh64/sem-media.c	217;"	d	file:
FLD	sim/sh64/sem-media.c	2186;"	d	file:
FLD	sim/sh64/sem-media.c	2199;"	d	file:
FLD	sim/sh64/sem-media.c	2207;"	d	file:
FLD	sim/sh64/sem-media.c	2220;"	d	file:
FLD	sim/sh64/sem-media.c	2228;"	d	file:
FLD	sim/sh64/sem-media.c	2241;"	d	file:
FLD	sim/sh64/sem-media.c	2249;"	d	file:
FLD	sim/sh64/sem-media.c	225;"	d	file:
FLD	sim/sh64/sem-media.c	2262;"	d	file:
FLD	sim/sh64/sem-media.c	2270;"	d	file:
FLD	sim/sh64/sem-media.c	2327;"	d	file:
FLD	sim/sh64/sem-media.c	2335;"	d	file:
FLD	sim/sh64/sem-media.c	238;"	d	file:
FLD	sim/sh64/sem-media.c	2398;"	d	file:
FLD	sim/sh64/sem-media.c	2406;"	d	file:
FLD	sim/sh64/sem-media.c	2463;"	d	file:
FLD	sim/sh64/sem-media.c	246;"	d	file:
FLD	sim/sh64/sem-media.c	2471;"	d	file:
FLD	sim/sh64/sem-media.c	2534;"	d	file:
FLD	sim/sh64/sem-media.c	2542;"	d	file:
FLD	sim/sh64/sem-media.c	2555;"	d	file:
FLD	sim/sh64/sem-media.c	2563;"	d	file:
FLD	sim/sh64/sem-media.c	2576;"	d	file:
FLD	sim/sh64/sem-media.c	2584;"	d	file:
FLD	sim/sh64/sem-media.c	2597;"	d	file:
FLD	sim/sh64/sem-media.c	259;"	d	file:
FLD	sim/sh64/sem-media.c	2605;"	d	file:
FLD	sim/sh64/sem-media.c	2618;"	d	file:
FLD	sim/sh64/sem-media.c	2626;"	d	file:
FLD	sim/sh64/sem-media.c	2639;"	d	file:
FLD	sim/sh64/sem-media.c	2647;"	d	file:
FLD	sim/sh64/sem-media.c	2660;"	d	file:
FLD	sim/sh64/sem-media.c	2668;"	d	file:
FLD	sim/sh64/sem-media.c	267;"	d	file:
FLD	sim/sh64/sem-media.c	2687;"	d	file:
FLD	sim/sh64/sem-media.c	2695;"	d	file:
FLD	sim/sh64/sem-media.c	2718;"	d	file:
FLD	sim/sh64/sem-media.c	2726;"	d	file:
FLD	sim/sh64/sem-media.c	2745;"	d	file:
FLD	sim/sh64/sem-media.c	2753;"	d	file:
FLD	sim/sh64/sem-media.c	2776;"	d	file:
FLD	sim/sh64/sem-media.c	2784;"	d	file:
FLD	sim/sh64/sem-media.c	2803;"	d	file:
FLD	sim/sh64/sem-media.c	280;"	d	file:
FLD	sim/sh64/sem-media.c	2811;"	d	file:
FLD	sim/sh64/sem-media.c	2842;"	d	file:
FLD	sim/sh64/sem-media.c	2850;"	d	file:
FLD	sim/sh64/sem-media.c	2873;"	d	file:
FLD	sim/sh64/sem-media.c	2881;"	d	file:
FLD	sim/sh64/sem-media.c	288;"	d	file:
FLD	sim/sh64/sem-media.c	2912;"	d	file:
FLD	sim/sh64/sem-media.c	2920;"	d	file:
FLD	sim/sh64/sem-media.c	2939;"	d	file:
FLD	sim/sh64/sem-media.c	2947;"	d	file:
FLD	sim/sh64/sem-media.c	2970;"	d	file:
FLD	sim/sh64/sem-media.c	2978;"	d	file:
FLD	sim/sh64/sem-media.c	2997;"	d	file:
FLD	sim/sh64/sem-media.c	3005;"	d	file:
FLD	sim/sh64/sem-media.c	301;"	d	file:
FLD	sim/sh64/sem-media.c	3036;"	d	file:
FLD	sim/sh64/sem-media.c	3044;"	d	file:
FLD	sim/sh64/sem-media.c	3067;"	d	file:
FLD	sim/sh64/sem-media.c	3075;"	d	file:
FLD	sim/sh64/sem-media.c	3088;"	d	file:
FLD	sim/sh64/sem-media.c	3096;"	d	file:
FLD	sim/sh64/sem-media.c	309;"	d	file:
FLD	sim/sh64/sem-media.c	3119;"	d	file:
FLD	sim/sh64/sem-media.c	3127;"	d	file:
FLD	sim/sh64/sem-media.c	3158;"	d	file:
FLD	sim/sh64/sem-media.c	3166;"	d	file:
FLD	sim/sh64/sem-media.c	3197;"	d	file:
FLD	sim/sh64/sem-media.c	3205;"	d	file:
FLD	sim/sh64/sem-media.c	3228;"	d	file:
FLD	sim/sh64/sem-media.c	3236;"	d	file:
FLD	sim/sh64/sem-media.c	3259;"	d	file:
FLD	sim/sh64/sem-media.c	325;"	d	file:
FLD	sim/sh64/sem-media.c	3267;"	d	file:
FLD	sim/sh64/sem-media.c	3290;"	d	file:
FLD	sim/sh64/sem-media.c	3298;"	d	file:
FLD	sim/sh64/sem-media.c	3321;"	d	file:
FLD	sim/sh64/sem-media.c	3329;"	d	file:
FLD	sim/sh64/sem-media.c	333;"	d	file:
FLD	sim/sh64/sem-media.c	3352;"	d	file:
FLD	sim/sh64/sem-media.c	3360;"	d	file:
FLD	sim/sh64/sem-media.c	3383;"	d	file:
FLD	sim/sh64/sem-media.c	3391;"	d	file:
FLD	sim/sh64/sem-media.c	3414;"	d	file:
FLD	sim/sh64/sem-media.c	3422;"	d	file:
FLD	sim/sh64/sem-media.c	3448;"	d	file:
FLD	sim/sh64/sem-media.c	3456;"	d	file:
FLD	sim/sh64/sem-media.c	346;"	d	file:
FLD	sim/sh64/sem-media.c	3482;"	d	file:
FLD	sim/sh64/sem-media.c	3490;"	d	file:
FLD	sim/sh64/sem-media.c	3509;"	d	file:
FLD	sim/sh64/sem-media.c	3517;"	d	file:
FLD	sim/sh64/sem-media.c	3540;"	d	file:
FLD	sim/sh64/sem-media.c	3548;"	d	file:
FLD	sim/sh64/sem-media.c	354;"	d	file:
FLD	sim/sh64/sem-media.c	3570;"	d	file:
FLD	sim/sh64/sem-media.c	3578;"	d	file:
FLD	sim/sh64/sem-media.c	3606;"	d	file:
FLD	sim/sh64/sem-media.c	3614;"	d	file:
FLD	sim/sh64/sem-media.c	3644;"	d	file:
FLD	sim/sh64/sem-media.c	3652;"	d	file:
FLD	sim/sh64/sem-media.c	3671;"	d	file:
FLD	sim/sh64/sem-media.c	3679;"	d	file:
FLD	sim/sh64/sem-media.c	367;"	d	file:
FLD	sim/sh64/sem-media.c	3698;"	d	file:
FLD	sim/sh64/sem-media.c	3706;"	d	file:
FLD	sim/sh64/sem-media.c	3726;"	d	file:
FLD	sim/sh64/sem-media.c	3734;"	d	file:
FLD	sim/sh64/sem-media.c	3747;"	d	file:
FLD	sim/sh64/sem-media.c	3755;"	d	file:
FLD	sim/sh64/sem-media.c	375;"	d	file:
FLD	sim/sh64/sem-media.c	3780;"	d	file:
FLD	sim/sh64/sem-media.c	3788;"	d	file:
FLD	sim/sh64/sem-media.c	3812;"	d	file:
FLD	sim/sh64/sem-media.c	3820;"	d	file:
FLD	sim/sh64/sem-media.c	3839;"	d	file:
FLD	sim/sh64/sem-media.c	3847;"	d	file:
FLD	sim/sh64/sem-media.c	3870;"	d	file:
FLD	sim/sh64/sem-media.c	3878;"	d	file:
FLD	sim/sh64/sem-media.c	388;"	d	file:
FLD	sim/sh64/sem-media.c	3897;"	d	file:
FLD	sim/sh64/sem-media.c	3905;"	d	file:
FLD	sim/sh64/sem-media.c	3928;"	d	file:
FLD	sim/sh64/sem-media.c	3936;"	d	file:
FLD	sim/sh64/sem-media.c	3949;"	d	file:
FLD	sim/sh64/sem-media.c	3957;"	d	file:
FLD	sim/sh64/sem-media.c	396;"	d	file:
FLD	sim/sh64/sem-media.c	3988;"	d	file:
FLD	sim/sh64/sem-media.c	3996;"	d	file:
FLD	sim/sh64/sem-media.c	4015;"	d	file:
FLD	sim/sh64/sem-media.c	4023;"	d	file:
FLD	sim/sh64/sem-media.c	4046;"	d	file:
FLD	sim/sh64/sem-media.c	4054;"	d	file:
FLD	sim/sh64/sem-media.c	4085;"	d	file:
FLD	sim/sh64/sem-media.c	4093;"	d	file:
FLD	sim/sh64/sem-media.c	4112;"	d	file:
FLD	sim/sh64/sem-media.c	4120;"	d	file:
FLD	sim/sh64/sem-media.c	4143;"	d	file:
FLD	sim/sh64/sem-media.c	4151;"	d	file:
FLD	sim/sh64/sem-media.c	4170;"	d	file:
FLD	sim/sh64/sem-media.c	4178;"	d	file:
FLD	sim/sh64/sem-media.c	418;"	d	file:
FLD	sim/sh64/sem-media.c	4201;"	d	file:
FLD	sim/sh64/sem-media.c	4209;"	d	file:
FLD	sim/sh64/sem-media.c	4228;"	d	file:
FLD	sim/sh64/sem-media.c	4236;"	d	file:
FLD	sim/sh64/sem-media.c	4259;"	d	file:
FLD	sim/sh64/sem-media.c	4267;"	d	file:
FLD	sim/sh64/sem-media.c	426;"	d	file:
FLD	sim/sh64/sem-media.c	4286;"	d	file:
FLD	sim/sh64/sem-media.c	4294;"	d	file:
FLD	sim/sh64/sem-media.c	4317;"	d	file:
FLD	sim/sh64/sem-media.c	4325;"	d	file:
FLD	sim/sh64/sem-media.c	4344;"	d	file:
FLD	sim/sh64/sem-media.c	4352;"	d	file:
FLD	sim/sh64/sem-media.c	4383;"	d	file:
FLD	sim/sh64/sem-media.c	4391;"	d	file:
FLD	sim/sh64/sem-media.c	4422;"	d	file:
FLD	sim/sh64/sem-media.c	4430;"	d	file:
FLD	sim/sh64/sem-media.c	4443;"	d	file:
FLD	sim/sh64/sem-media.c	4451;"	d	file:
FLD	sim/sh64/sem-media.c	4464;"	d	file:
FLD	sim/sh64/sem-media.c	4472;"	d	file:
FLD	sim/sh64/sem-media.c	4481;"	d	file:
FLD	sim/sh64/sem-media.c	4489;"	d	file:
FLD	sim/sh64/sem-media.c	448;"	d	file:
FLD	sim/sh64/sem-media.c	4502;"	d	file:
FLD	sim/sh64/sem-media.c	4510;"	d	file:
FLD	sim/sh64/sem-media.c	4526;"	d	file:
FLD	sim/sh64/sem-media.c	4534;"	d	file:
FLD	sim/sh64/sem-media.c	4550;"	d	file:
FLD	sim/sh64/sem-media.c	4558;"	d	file:
FLD	sim/sh64/sem-media.c	456;"	d	file:
FLD	sim/sh64/sem-media.c	4574;"	d	file:
FLD	sim/sh64/sem-media.c	4582;"	d	file:
FLD	sim/sh64/sem-media.c	4595;"	d	file:
FLD	sim/sh64/sem-media.c	4603;"	d	file:
FLD	sim/sh64/sem-media.c	4616;"	d	file:
FLD	sim/sh64/sem-media.c	4624;"	d	file:
FLD	sim/sh64/sem-media.c	4640;"	d	file:
FLD	sim/sh64/sem-media.c	4648;"	d	file:
FLD	sim/sh64/sem-media.c	4664;"	d	file:
FLD	sim/sh64/sem-media.c	4672;"	d	file:
FLD	sim/sh64/sem-media.c	4688;"	d	file:
FLD	sim/sh64/sem-media.c	4696;"	d	file:
FLD	sim/sh64/sem-media.c	4712;"	d	file:
FLD	sim/sh64/sem-media.c	4720;"	d	file:
FLD	sim/sh64/sem-media.c	4736;"	d	file:
FLD	sim/sh64/sem-media.c	4744;"	d	file:
FLD	sim/sh64/sem-media.c	4762;"	d	file:
FLD	sim/sh64/sem-media.c	4770;"	d	file:
FLD	sim/sh64/sem-media.c	4783;"	d	file:
FLD	sim/sh64/sem-media.c	478;"	d	file:
FLD	sim/sh64/sem-media.c	4791;"	d	file:
FLD	sim/sh64/sem-media.c	4800;"	d	file:
FLD	sim/sh64/sem-media.c	4808;"	d	file:
FLD	sim/sh64/sem-media.c	4821;"	d	file:
FLD	sim/sh64/sem-media.c	4829;"	d	file:
FLD	sim/sh64/sem-media.c	4842;"	d	file:
FLD	sim/sh64/sem-media.c	4850;"	d	file:
FLD	sim/sh64/sem-media.c	4863;"	d	file:
FLD	sim/sh64/sem-media.c	486;"	d	file:
FLD	sim/sh64/sem-media.c	4871;"	d	file:
FLD	sim/sh64/sem-media.c	4884;"	d	file:
FLD	sim/sh64/sem-media.c	4892;"	d	file:
FLD	sim/sh64/sem-media.c	4905;"	d	file:
FLD	sim/sh64/sem-media.c	4913;"	d	file:
FLD	sim/sh64/sem-media.c	4926;"	d	file:
FLD	sim/sh64/sem-media.c	4934;"	d	file:
FLD	sim/sh64/sem-media.c	4947;"	d	file:
FLD	sim/sh64/sem-media.c	4955;"	d	file:
FLD	sim/sh64/sem-media.c	4968;"	d	file:
FLD	sim/sh64/sem-media.c	4976;"	d	file:
FLD	sim/sh64/sem-media.c	4989;"	d	file:
FLD	sim/sh64/sem-media.c	4997;"	d	file:
FLD	sim/sh64/sem-media.c	5010;"	d	file:
FLD	sim/sh64/sem-media.c	5018;"	d	file:
FLD	sim/sh64/sem-media.c	5031;"	d	file:
FLD	sim/sh64/sem-media.c	5039;"	d	file:
FLD	sim/sh64/sem-media.c	5052;"	d	file:
FLD	sim/sh64/sem-media.c	5060;"	d	file:
FLD	sim/sh64/sem-media.c	5073;"	d	file:
FLD	sim/sh64/sem-media.c	5081;"	d	file:
FLD	sim/sh64/sem-media.c	508;"	d	file:
FLD	sim/sh64/sem-media.c	5090;"	d	file:
FLD	sim/sh64/sem-media.c	5098;"	d	file:
FLD	sim/sh64/sem-media.c	50;"	d	file:
FLD	sim/sh64/sem-media.c	5111;"	d	file:
FLD	sim/sh64/sem-media.c	5119;"	d	file:
FLD	sim/sh64/sem-media.c	5132;"	d	file:
FLD	sim/sh64/sem-media.c	5140;"	d	file:
FLD	sim/sh64/sem-media.c	5153;"	d	file:
FLD	sim/sh64/sem-media.c	5161;"	d	file:
FLD	sim/sh64/sem-media.c	516;"	d	file:
FLD	sim/sh64/sem-media.c	5174;"	d	file:
FLD	sim/sh64/sem-media.c	5182;"	d	file:
FLD	sim/sh64/sem-media.c	5260;"	d	file:
FLD	sim/sh64/sem-media.c	5268;"	d	file:
FLD	sim/sh64/sem-media.c	5368;"	d	file:
FLD	sim/sh64/sem-media.c	5376;"	d	file:
FLD	sim/sh64/sem-media.c	538;"	d	file:
FLD	sim/sh64/sem-media.c	5454;"	d	file:
FLD	sim/sh64/sem-media.c	5462;"	d	file:
FLD	sim/sh64/sem-media.c	546;"	d	file:
FLD	sim/sh64/sem-media.c	5562;"	d	file:
FLD	sim/sh64/sem-media.c	5570;"	d	file:
FLD	sim/sh64/sem-media.c	5583;"	d	file:
FLD	sim/sh64/sem-media.c	5591;"	d	file:
FLD	sim/sh64/sem-media.c	5604;"	d	file:
FLD	sim/sh64/sem-media.c	5612;"	d	file:
FLD	sim/sh64/sem-media.c	5625;"	d	file:
FLD	sim/sh64/sem-media.c	5633;"	d	file:
FLD	sim/sh64/sem-media.c	5646;"	d	file:
FLD	sim/sh64/sem-media.c	5654;"	d	file:
FLD	sim/sh64/sem-media.c	5667;"	d	file:
FLD	sim/sh64/sem-media.c	5675;"	d	file:
FLD	sim/sh64/sem-media.c	5688;"	d	file:
FLD	sim/sh64/sem-media.c	568;"	d	file:
FLD	sim/sh64/sem-media.c	5696;"	d	file:
FLD	sim/sh64/sem-media.c	5720;"	d	file:
FLD	sim/sh64/sem-media.c	5728;"	d	file:
FLD	sim/sh64/sem-media.c	5737;"	d	file:
FLD	sim/sh64/sem-media.c	5745;"	d	file:
FLD	sim/sh64/sem-media.c	5754;"	d	file:
FLD	sim/sh64/sem-media.c	5762;"	d	file:
FLD	sim/sh64/sem-media.c	576;"	d	file:
FLD	sim/sh64/sem-media.c	5771;"	d	file:
FLD	sim/sh64/sem-media.c	5779;"	d	file:
FLD	sim/sh64/sem-media.c	5792;"	d	file:
FLD	sim/sh64/sem-media.c	5800;"	d	file:
FLD	sim/sh64/sem-media.c	5813;"	d	file:
FLD	sim/sh64/sem-media.c	603;"	d	file:
FLD	sim/sh64/sem-media.c	611;"	d	file:
FLD	sim/sh64/sem-media.c	633;"	d	file:
FLD	sim/sh64/sem-media.c	641;"	d	file:
FLD	sim/sh64/sem-media.c	663;"	d	file:
FLD	sim/sh64/sem-media.c	671;"	d	file:
FLD	sim/sh64/sem-media.c	680;"	d	file:
FLD	sim/sh64/sem-media.c	688;"	d	file:
FLD	sim/sh64/sem-media.c	69;"	d	file:
FLD	sim/sh64/sem-media.c	739;"	d	file:
FLD	sim/sh64/sem-media.c	747;"	d	file:
FLD	sim/sh64/sem-media.c	760;"	d	file:
FLD	sim/sh64/sem-media.c	768;"	d	file:
FLD	sim/sh64/sem-media.c	77;"	d	file:
FLD	sim/sh64/sem-media.c	781;"	d	file:
FLD	sim/sh64/sem-media.c	789;"	d	file:
FLD	sim/sh64/sem-media.c	802;"	d	file:
FLD	sim/sh64/sem-media.c	810;"	d	file:
FLD	sim/sh64/sem-media.c	827;"	d	file:
FLD	sim/sh64/sem-media.c	835;"	d	file:
FLD	sim/sh64/sem-media.c	852;"	d	file:
FLD	sim/sh64/sem-media.c	860;"	d	file:
FLD	sim/sh64/sem-media.c	873;"	d	file:
FLD	sim/sh64/sem-media.c	881;"	d	file:
FLD	sim/sh64/sem-media.c	894;"	d	file:
FLD	sim/sh64/sem-media.c	902;"	d	file:
FLD	sim/sh64/sem-media.c	90;"	d	file:
FLD	sim/sh64/sem-media.c	915;"	d	file:
FLD	sim/sh64/sem-media.c	923;"	d	file:
FLD	sim/sh64/sem-media.c	936;"	d	file:
FLD	sim/sh64/sem-media.c	944;"	d	file:
FLD	sim/sh64/sem-media.c	957;"	d	file:
FLD	sim/sh64/sem-media.c	965;"	d	file:
FLD	sim/sh64/sem-media.c	978;"	d	file:
FLD	sim/sh64/sem-media.c	986;"	d	file:
FLD	sim/sh64/sem-media.c	98;"	d	file:
FLD	sim/sh64/sem-media.c	999;"	d	file:
FLDINCIMMED	opcodes/ia64-opc-m.c	2043;"	d	file:
FLDINCIMMED	opcodes/ia64-opc-m.c	2119;"	d	file:
FLDINCREG	opcodes/ia64-opc-m.c	1642;"	d	file:
FLDINCREG	opcodes/ia64-opc-m.c	1718;"	d	file:
FLDS1	include/opcode/tic6x-insn-formats.h	51;"	d
FLDS1	include/opcode/tic6x-insn-formats.h	608;"	d
FLDS2	include/opcode/tic6x-insn-formats.h	52;"	d
FLDS2	include/opcode/tic6x-insn-formats.h	609;"	d
FLDS3	include/opcode/tic6x-insn-formats.h	53;"	d
FLDS3	include/opcode/tic6x-insn-formats.h	610;"	d
FLDS4	include/opcode/tic6x-insn-formats.h	54;"	d
FLDS4	include/opcode/tic6x-insn-formats.h	611;"	d
FLDS5	include/opcode/tic6x-insn-formats.h	55;"	d
FLDS5	include/opcode/tic6x-insn-formats.h	612;"	d
FLD_CRm	opcodes/aarch64-opc.h	/^  FLD_CRm,$/;"	e	enum:aarch64_field_kind
FLD_CRn	opcodes/aarch64-opc.h	/^  FLD_CRn,$/;"	e	enum:aarch64_field_kind
FLD_H	opcodes/aarch64-opc.h	/^  FLD_H,$/;"	e	enum:aarch64_field_kind
FLD_L	opcodes/aarch64-opc.h	/^  FLD_L,$/;"	e	enum:aarch64_field_kind
FLD_M	opcodes/aarch64-opc.h	/^  FLD_M,$/;"	e	enum:aarch64_field_kind
FLD_N	opcodes/aarch64-opc.h	/^  FLD_N,$/;"	e	enum:aarch64_field_kind
FLD_NIL	opcodes/aarch64-opc.h	/^  FLD_NIL,$/;"	e	enum:aarch64_field_kind
FLD_Q	opcodes/aarch64-opc.h	/^  FLD_Q,$/;"	e	enum:aarch64_field_kind
FLD_Ra	opcodes/aarch64-opc.h	/^  FLD_Ra,$/;"	e	enum:aarch64_field_kind
FLD_Rd	opcodes/aarch64-opc.h	/^  FLD_Rd,$/;"	e	enum:aarch64_field_kind
FLD_Rm	opcodes/aarch64-opc.h	/^  FLD_Rm,$/;"	e	enum:aarch64_field_kind
FLD_Rn	opcodes/aarch64-opc.h	/^  FLD_Rn,$/;"	e	enum:aarch64_field_kind
FLD_Rs	opcodes/aarch64-opc.h	/^  FLD_Rs,$/;"	e	enum:aarch64_field_kind
FLD_Rt	opcodes/aarch64-opc.h	/^  FLD_Rt,$/;"	e	enum:aarch64_field_kind
FLD_Rt2	opcodes/aarch64-opc.h	/^  FLD_Rt2,$/;"	e	enum:aarch64_field_kind
FLD_S	opcodes/aarch64-opc.h	/^  FLD_S,$/;"	e	enum:aarch64_field_kind
FLD_SM3_imm2	opcodes/aarch64-opc.h	/^  FLD_SM3_imm2$/;"	e	enum:aarch64_field_kind
FLD_SVE_M_14	opcodes/aarch64-opc.h	/^  FLD_SVE_M_14,$/;"	e	enum:aarch64_field_kind
FLD_SVE_M_16	opcodes/aarch64-opc.h	/^  FLD_SVE_M_16,$/;"	e	enum:aarch64_field_kind
FLD_SVE_M_4	opcodes/aarch64-opc.h	/^  FLD_SVE_M_4,$/;"	e	enum:aarch64_field_kind
FLD_SVE_N	opcodes/aarch64-opc.h	/^  FLD_SVE_N,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pd	opcodes/aarch64-opc.h	/^  FLD_SVE_Pd,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pg3	opcodes/aarch64-opc.h	/^  FLD_SVE_Pg3,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pg4_10	opcodes/aarch64-opc.h	/^  FLD_SVE_Pg4_10,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pg4_16	opcodes/aarch64-opc.h	/^  FLD_SVE_Pg4_16,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pg4_5	opcodes/aarch64-opc.h	/^  FLD_SVE_Pg4_5,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pm	opcodes/aarch64-opc.h	/^  FLD_SVE_Pm,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pn	opcodes/aarch64-opc.h	/^  FLD_SVE_Pn,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Pt	opcodes/aarch64-opc.h	/^  FLD_SVE_Pt,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Rm	opcodes/aarch64-opc.h	/^  FLD_SVE_Rm,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Rn	opcodes/aarch64-opc.h	/^  FLD_SVE_Rn,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Vd	opcodes/aarch64-opc.h	/^  FLD_SVE_Vd,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Vm	opcodes/aarch64-opc.h	/^  FLD_SVE_Vm,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Vn	opcodes/aarch64-opc.h	/^  FLD_SVE_Vn,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Za_16	opcodes/aarch64-opc.h	/^  FLD_SVE_Za_16,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Za_5	opcodes/aarch64-opc.h	/^  FLD_SVE_Za_5,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Zd	opcodes/aarch64-opc.h	/^  FLD_SVE_Zd,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Zm_16	opcodes/aarch64-opc.h	/^  FLD_SVE_Zm_16,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Zm_5	opcodes/aarch64-opc.h	/^  FLD_SVE_Zm_5,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Zn	opcodes/aarch64-opc.h	/^  FLD_SVE_Zn,$/;"	e	enum:aarch64_field_kind
FLD_SVE_Zt	opcodes/aarch64-opc.h	/^  FLD_SVE_Zt,$/;"	e	enum:aarch64_field_kind
FLD_SVE_i1	opcodes/aarch64-opc.h	/^  FLD_SVE_i1,$/;"	e	enum:aarch64_field_kind
FLD_SVE_i3h	opcodes/aarch64-opc.h	/^  FLD_SVE_i3h,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm3	opcodes/aarch64-opc.h	/^  FLD_SVE_imm3,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm4	opcodes/aarch64-opc.h	/^  FLD_SVE_imm4,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm5	opcodes/aarch64-opc.h	/^  FLD_SVE_imm5,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm5b	opcodes/aarch64-opc.h	/^  FLD_SVE_imm5b,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm6	opcodes/aarch64-opc.h	/^  FLD_SVE_imm6,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm7	opcodes/aarch64-opc.h	/^  FLD_SVE_imm7,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm8	opcodes/aarch64-opc.h	/^  FLD_SVE_imm8,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imm9	opcodes/aarch64-opc.h	/^  FLD_SVE_imm9,$/;"	e	enum:aarch64_field_kind
FLD_SVE_immr	opcodes/aarch64-opc.h	/^  FLD_SVE_immr,$/;"	e	enum:aarch64_field_kind
FLD_SVE_imms	opcodes/aarch64-opc.h	/^  FLD_SVE_imms,$/;"	e	enum:aarch64_field_kind
FLD_SVE_msz	opcodes/aarch64-opc.h	/^  FLD_SVE_msz,$/;"	e	enum:aarch64_field_kind
FLD_SVE_pattern	opcodes/aarch64-opc.h	/^  FLD_SVE_pattern,$/;"	e	enum:aarch64_field_kind
FLD_SVE_prfop	opcodes/aarch64-opc.h	/^  FLD_SVE_prfop,$/;"	e	enum:aarch64_field_kind
FLD_SVE_rot1	opcodes/aarch64-opc.h	/^  FLD_SVE_rot1,$/;"	e	enum:aarch64_field_kind
FLD_SVE_rot2	opcodes/aarch64-opc.h	/^  FLD_SVE_rot2,$/;"	e	enum:aarch64_field_kind
FLD_SVE_sz	opcodes/aarch64-opc.h	/^  FLD_SVE_sz,$/;"	e	enum:aarch64_field_kind
FLD_SVE_tsz	opcodes/aarch64-opc.h	/^  FLD_SVE_tsz,$/;"	e	enum:aarch64_field_kind
FLD_SVE_tszh	opcodes/aarch64-opc.h	/^  FLD_SVE_tszh,$/;"	e	enum:aarch64_field_kind
FLD_SVE_tszl_19	opcodes/aarch64-opc.h	/^  FLD_SVE_tszl_19,$/;"	e	enum:aarch64_field_kind
FLD_SVE_tszl_8	opcodes/aarch64-opc.h	/^  FLD_SVE_tszl_8,$/;"	e	enum:aarch64_field_kind
FLD_SVE_xs_14	opcodes/aarch64-opc.h	/^  FLD_SVE_xs_14,$/;"	e	enum:aarch64_field_kind
FLD_SVE_xs_22	opcodes/aarch64-opc.h	/^  FLD_SVE_xs_22,$/;"	e	enum:aarch64_field_kind
FLD_S_imm10	opcodes/aarch64-opc.h	/^  FLD_S_imm10,$/;"	e	enum:aarch64_field_kind
FLD_abc	opcodes/aarch64-opc.h	/^  FLD_abc,$/;"	e	enum:aarch64_field_kind
FLD_asisdlso_opcode	opcodes/aarch64-opc.h	/^  FLD_asisdlso_opcode,$/;"	e	enum:aarch64_field_kind
FLD_b40	opcodes/aarch64-opc.h	/^  FLD_b40,$/;"	e	enum:aarch64_field_kind
FLD_b5	opcodes/aarch64-opc.h	/^  FLD_b5,$/;"	e	enum:aarch64_field_kind
FLD_cmode	opcodes/aarch64-opc.h	/^  FLD_cmode,$/;"	e	enum:aarch64_field_kind
FLD_cond	opcodes/aarch64-opc.h	/^  FLD_cond,$/;"	e	enum:aarch64_field_kind
FLD_cond2	opcodes/aarch64-opc.h	/^  FLD_cond2,$/;"	e	enum:aarch64_field_kind
FLD_defgh	opcodes/aarch64-opc.h	/^  FLD_defgh,$/;"	e	enum:aarch64_field_kind
FLD_hw	opcodes/aarch64-opc.h	/^  FLD_hw,$/;"	e	enum:aarch64_field_kind
FLD_imm12	opcodes/aarch64-opc.h	/^  FLD_imm12,$/;"	e	enum:aarch64_field_kind
FLD_imm14	opcodes/aarch64-opc.h	/^  FLD_imm14,$/;"	e	enum:aarch64_field_kind
FLD_imm16	opcodes/aarch64-opc.h	/^  FLD_imm16,$/;"	e	enum:aarch64_field_kind
FLD_imm19	opcodes/aarch64-opc.h	/^  FLD_imm19,$/;"	e	enum:aarch64_field_kind
FLD_imm26	opcodes/aarch64-opc.h	/^  FLD_imm26,$/;"	e	enum:aarch64_field_kind
FLD_imm3	opcodes/aarch64-opc.h	/^  FLD_imm3,$/;"	e	enum:aarch64_field_kind
FLD_imm4	opcodes/aarch64-opc.h	/^  FLD_imm4,$/;"	e	enum:aarch64_field_kind
FLD_imm4_2	opcodes/aarch64-opc.h	/^  FLD_imm4_2,$/;"	e	enum:aarch64_field_kind
FLD_imm5	opcodes/aarch64-opc.h	/^  FLD_imm5,$/;"	e	enum:aarch64_field_kind
FLD_imm6	opcodes/aarch64-opc.h	/^  FLD_imm6,$/;"	e	enum:aarch64_field_kind
FLD_imm6_2	opcodes/aarch64-opc.h	/^  FLD_imm6_2,$/;"	e	enum:aarch64_field_kind
FLD_imm7	opcodes/aarch64-opc.h	/^  FLD_imm7,$/;"	e	enum:aarch64_field_kind
FLD_imm8	opcodes/aarch64-opc.h	/^  FLD_imm8,$/;"	e	enum:aarch64_field_kind
FLD_imm9	opcodes/aarch64-opc.h	/^  FLD_imm9,$/;"	e	enum:aarch64_field_kind
FLD_immb	opcodes/aarch64-opc.h	/^  FLD_immb,$/;"	e	enum:aarch64_field_kind
FLD_immh	opcodes/aarch64-opc.h	/^  FLD_immh,$/;"	e	enum:aarch64_field_kind
FLD_immhi	opcodes/aarch64-opc.h	/^  FLD_immhi,$/;"	e	enum:aarch64_field_kind
FLD_immlo	opcodes/aarch64-opc.h	/^  FLD_immlo,$/;"	e	enum:aarch64_field_kind
FLD_immr	opcodes/aarch64-opc.h	/^  FLD_immr,$/;"	e	enum:aarch64_field_kind
FLD_imms	opcodes/aarch64-opc.h	/^  FLD_imms,$/;"	e	enum:aarch64_field_kind
FLD_index	opcodes/aarch64-opc.h	/^  FLD_index,$/;"	e	enum:aarch64_field_kind
FLD_index2	opcodes/aarch64-opc.h	/^  FLD_index2,$/;"	e	enum:aarch64_field_kind
FLD_ldst_size	opcodes/aarch64-opc.h	/^  FLD_ldst_size,$/;"	e	enum:aarch64_field_kind
FLD_len	opcodes/aarch64-opc.h	/^  FLD_len,$/;"	e	enum:aarch64_field_kind
FLD_lse_sz	opcodes/aarch64-opc.h	/^  FLD_lse_sz,$/;"	e	enum:aarch64_field_kind
FLD_nzcv	opcodes/aarch64-opc.h	/^  FLD_nzcv,$/;"	e	enum:aarch64_field_kind
FLD_op	opcodes/aarch64-opc.h	/^  FLD_op,$/;"	e	enum:aarch64_field_kind
FLD_op0	opcodes/aarch64-opc.h	/^  FLD_op0,$/;"	e	enum:aarch64_field_kind
FLD_op1	opcodes/aarch64-opc.h	/^  FLD_op1,$/;"	e	enum:aarch64_field_kind
FLD_op2	opcodes/aarch64-opc.h	/^  FLD_op2,$/;"	e	enum:aarch64_field_kind
FLD_opc	opcodes/aarch64-opc.h	/^  FLD_opc,$/;"	e	enum:aarch64_field_kind
FLD_opc1	opcodes/aarch64-opc.h	/^  FLD_opc1,$/;"	e	enum:aarch64_field_kind
FLD_opcode	opcodes/aarch64-opc.h	/^  FLD_opcode,$/;"	e	enum:aarch64_field_kind
FLD_option	opcodes/aarch64-opc.h	/^  FLD_option,$/;"	e	enum:aarch64_field_kind
FLD_rotate1	opcodes/aarch64-opc.h	/^  FLD_rotate1,$/;"	e	enum:aarch64_field_kind
FLD_rotate2	opcodes/aarch64-opc.h	/^  FLD_rotate2,$/;"	e	enum:aarch64_field_kind
FLD_rotate3	opcodes/aarch64-opc.h	/^  FLD_rotate3,$/;"	e	enum:aarch64_field_kind
FLD_scale	opcodes/aarch64-opc.h	/^  FLD_scale,$/;"	e	enum:aarch64_field_kind
FLD_sf	opcodes/aarch64-opc.h	/^  FLD_sf,$/;"	e	enum:aarch64_field_kind
FLD_shift	opcodes/aarch64-opc.h	/^  FLD_shift,$/;"	e	enum:aarch64_field_kind
FLD_size	opcodes/aarch64-opc.h	/^  FLD_size,$/;"	e	enum:aarch64_field_kind
FLD_type	opcodes/aarch64-opc.h	/^  FLD_type,$/;"	e	enum:aarch64_field_kind
FLD_vldst_size	opcodes/aarch64-opc.h	/^  FLD_vldst_size,$/;"	e	enum:aarch64_field_kind
FLEXALIGNOF	gdb/gnulib/import/flexmember.h	28;"	d
FLEXALIGNOF	gdb/gnulib/import/flexmember.h	30;"	d
FLEXSIZEOF	gdb/gnulib/import/flexmember.h	40;"	d
FLM	opcodes/ppc-opc.c	1995;"	d	file:
FLOAT	include/opcode/arc.h	/^  FLOAT,$/;"	e	enum:__anon1255
FLOAT	opcodes/i386-dis.c	702;"	d	file:
FLOATCODE	opcodes/i386-dis.c	/^  FLOATCODE = 1,$/;"	e	enum:__anon43	file:
FLOATFORMAT_CHAR_BIT	gdb/target-float.c	83;"	d	file:
FLOATFORMAT_CHAR_BIT	libiberty/floatformat.c	79;"	d	file:
FLOATFORMAT_H	include/floatformat.h	21;"	d
FLOATFORMAT_LARGEST_BYTES	gdb/target-float.c	87;"	d	file:
FLOAT_ARG0_REGNUM	gdb/sh-tdep.h	/^    FLOAT_ARG0_REGNUM = 29,$/;"	e	enum:__anon1841
FLOAT_ARGLAST_REGNUM	gdb/sh-tdep.h	/^    FLOAT_ARGLAST_REGNUM = 36,$/;"	e	enum:__anon1841
FLOAT_CCCC	opcodes/v850-opc.c	1076;"	d	file:
FLOAT_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank FLOAT_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
FLOAT_INT_MAX	sim/aarch64/simulator.c	/^static const float  FLOAT_INT_MAX   = (float)  INT_MAX;$/;"	v	file:
FLOAT_INT_MIN	sim/aarch64/simulator.c	/^static const float  FLOAT_INT_MIN   = (float)  INT_MIN;$/;"	v	file:
FLOAT_LONG_MAX	sim/aarch64/simulator.c	/^static const float  FLOAT_LONG_MAX  = (float)  LONG_MAX;$/;"	v	file:
FLOAT_LONG_MIN	sim/aarch64/simulator.c	/^static const float  FLOAT_LONG_MIN  = (float)  LONG_MIN;$/;"	v	file:
FLOAT_OP	sim/rx/rx.c	805;"	d	file:
FLOAT_PROMOTION_BADNESS	gdb/gdbtypes.c	/^const struct rank FLOAT_PROMOTION_BADNESS = {1,0};$/;"	v	typeref:struct:rank
FLOAT_UINT_MAX	sim/aarch64/simulator.c	/^static const float  FLOAT_UINT_MAX   = (float)  UINT_MAX;$/;"	v	file:
FLOAT_UINT_MIN	sim/aarch64/simulator.c	/^static const float  FLOAT_UINT_MIN   = (float)  UINT_MIN;$/;"	v	file:
FLOAT_ULONG_MAX	sim/aarch64/simulator.c	/^static const float  FLOAT_ULONG_MAX  = (float)  ULONG_MAX;$/;"	v	file:
FLOAT_ULONG_MIN	sim/aarch64/simulator.c	/^static const float  FLOAT_ULONG_MIN  = (float)  ULONG_MIN;$/;"	v	file:
FLOOR_PAGE	sim/common/sim-bits.h	535;"	d
FLOOR_PAGE	sim/ppc/bits.h	246;"	d
FLOP_ABS	sim/mips/sim-main.h	/^    FLOP_MSUB,   FLOP_MAX=10, FLOP_MIN,    FLOP_ABS,$/;"	e	enum:float_operation
FLOP_ADD	sim/mips/sim-main.h	/^    FLOP_ADD,    FLOP_SUB,    FLOP_MUL,    FLOP_MADD,$/;"	e	enum:float_operation
FLOP_FTOI0	sim/mips/sim-main.h	/^    FLOP_ITOF0=14, FLOP_FTOI0=18, FLOP_NEG=23$/;"	e	enum:float_operation
FLOP_ITOF0	sim/mips/sim-main.h	/^    FLOP_ITOF0=14, FLOP_FTOI0=18, FLOP_NEG=23$/;"	e	enum:float_operation
FLOP_MADD	sim/mips/sim-main.h	/^    FLOP_ADD,    FLOP_SUB,    FLOP_MUL,    FLOP_MADD,$/;"	e	enum:float_operation
FLOP_MAX	sim/mips/sim-main.h	/^    FLOP_MSUB,   FLOP_MAX=10, FLOP_MIN,    FLOP_ABS,$/;"	e	enum:float_operation
FLOP_MIN	sim/mips/sim-main.h	/^    FLOP_MSUB,   FLOP_MAX=10, FLOP_MIN,    FLOP_ABS,$/;"	e	enum:float_operation
FLOP_MSUB	sim/mips/sim-main.h	/^    FLOP_MSUB,   FLOP_MAX=10, FLOP_MIN,    FLOP_ABS,$/;"	e	enum:float_operation
FLOP_MUL	sim/mips/sim-main.h	/^    FLOP_ADD,    FLOP_SUB,    FLOP_MUL,    FLOP_MADD,$/;"	e	enum:float_operation
FLOP_NEG	sim/mips/sim-main.h	/^    FLOP_ITOF0=14, FLOP_FTOI0=18, FLOP_NEG=23$/;"	e	enum:float_operation
FLOP_SUB	sim/mips/sim-main.h	/^    FLOP_ADD,    FLOP_SUB,    FLOP_MUL,    FLOP_MADD,$/;"	e	enum:float_operation
FLO_type	sim/ppc/dp-bit.c	/^	typedef DFtype FLO_type;$/;"	t	file:
FLO_type	sim/ppc/dp-bit.c	/^	typedef SFtype FLO_type;$/;"	t	file:
FLO_union_type	sim/ppc/dp-bit.c	/^FLO_union_type;$/;"	t	typeref:union:__anon939	file:
FLSTHOLD	sim/erc32/exec.c	28;"	d	file:
FLT_CC	opcodes/frv-desc.h	/^} FLT_CC;$/;"	t	typeref:enum:flt_cc
FLT_EXP_BIT	gdb/gnulib/import/float+.h	47;"	d
FLT_EXP_MASK	gdb/gnulib/import/float+.h	41;"	d
FLT_MANT_BIT	gdb/gnulib/import/float+.h	27;"	d
FLT_MANT_BIT	gdb/gnulib/import/float+.h	31;"	d
FLT_MANT_BIT	gdb/gnulib/import/float+.h	35;"	d
FLT_TOTAL_BIT	gdb/gnulib/import/float+.h	129;"	d
FLUSH	sim/erc32/exec.c	210;"	d	file:
FLUSHCODE	zlib/examples/gun.c	171;"	d	file:
FLUSHPIPE	sim/arm/armemu.h	303;"	d
FLUSH_BLOCK	zlib/deflate.c	1617;"	d	file:
FLUSH_BLOCK_ONLY	zlib/deflate.c	1605;"	d	file:
FL_BMASK	include/opcode/tic54x.h	134;"	d
FL_DELAY	include/opcode/tic54x.h	136;"	d
FL_EXT	include/opcode/tic54x.h	137;"	d
FL_FAR	include/opcode/tic54x.h	138;"	d
FL_LP	include/opcode/tic54x.h	139;"	d
FL_NR	include/opcode/tic54x.h	140;"	d
FL_PAR	include/opcode/tic54x.h	143;"	d
FL_SMR	include/opcode/tic54x.h	141;"	d
FM00	include/opcode/d10v.h	30;"	d
FM00	include/opcode/d30v.h	46;"	d
FM01	include/opcode/d10v.h	31;"	d
FM01	include/opcode/d30v.h	47;"	d
FM10	include/opcode/d10v.h	32;"	d
FM10	include/opcode/d30v.h	48;"	d
FM11	include/opcode/d10v.h	33;"	d
FM11	include/opcode/d30v.h	49;"	d
FMALEN	libdecnumber/decBasic.c	2013;"	d	file:
FMASK	sim/bfin/gui.c	218;"	d	file:
FMOV_MR	sim/sh/interp.c	/^  FMOV_MR = 0x7000,$/;"	e	enum:__anon485	file:
FMOV_RM	sim/sh/interp.c	/^  FMOV_RM = 0x3000,$/;"	e	enum:__anon485	file:
FMOVs	sim/erc32/exec.c	1657;"	d	file:
FMT	include/opcode/tic6x.h	117;"	d
FMT	include/opcode/tic6x.h	120;"	d
FMT	opcodes/tic6x-dis.c	31;"	d	file:
FMT	opcodes/tic6x-dis.c	34;"	d	file:
FMT12	bfd/coff-rs6000.c	1751;"	d	file:
FMT12_OCTAL	bfd/coff-rs6000.c	1752;"	d	file:
FMT20	bfd/coff-rs6000.c	1745;"	d	file:
FMT20	bfd/coff-rs6000.c	1747;"	d	file:
FMT20	bfd/coff-rs6000.c	1749;"	d	file:
FMT4	bfd/coff-rs6000.c	1753;"	d	file:
FMT_1	include/opcode/cr16.h	185;"	d
FMT_1	include/opcode/crx.h	191;"	d
FMT_1	include/opcode/mn10200.h	104;"	d
FMT_2	include/opcode/cr16.h	186;"	d
FMT_2	include/opcode/crx.h	192;"	d
FMT_2	include/opcode/mn10200.h	105;"	d
FMT_3	include/opcode/cr16.h	187;"	d
FMT_3	include/opcode/crx.h	193;"	d
FMT_3	include/opcode/mn10200.h	106;"	d
FMT_4	include/opcode/cr16.h	188;"	d
FMT_4	include/opcode/crx.h	194;"	d
FMT_4	include/opcode/mn10200.h	107;"	d
FMT_5	include/opcode/cr16.h	189;"	d
FMT_5	include/opcode/crx.h	195;"	d
FMT_5	include/opcode/mn10200.h	108;"	d
FMT_6	include/opcode/mn10200.h	109;"	d
FMT_7	include/opcode/mn10200.h	110;"	d
FMT_CODE	include/elf/dwarf.h	290;"	d
FMT_CR16	include/opcode/cr16.h	190;"	d
FMT_CRX	include/opcode/crx.h	196;"	d
FMT_D0	include/opcode/mn10300.h	151;"	d
FMT_D1	include/opcode/mn10300.h	152;"	d
FMT_D10	include/opcode/mn10300.h	160;"	d
FMT_D2	include/opcode/mn10300.h	153;"	d
FMT_D3	include/opcode/mn10300.h	161;"	d
FMT_D4	include/opcode/mn10300.h	154;"	d
FMT_D5	include/opcode/mn10300.h	155;"	d
FMT_D6	include/opcode/mn10300.h	156;"	d
FMT_D7	include/opcode/mn10300.h	157;"	d
FMT_D8	include/opcode/mn10300.h	158;"	d
FMT_D9	include/opcode/mn10300.h	159;"	d
FMT_ET	include/elf/dwarf.h	/^    FMT_ET	= 0x8$/;"	e	enum:dwarf_subscr_data_formats
FMT_FT_C_C	include/elf/dwarf.h	/^    FMT_FT_C_C	= 0x0,$/;"	e	enum:dwarf_subscr_data_formats
FMT_FT_C_X	include/elf/dwarf.h	/^    FMT_FT_C_X	= 0x1,$/;"	e	enum:dwarf_subscr_data_formats
FMT_FT_X_C	include/elf/dwarf.h	/^    FMT_FT_X_C	= 0x2,$/;"	e	enum:dwarf_subscr_data_formats
FMT_FT_X_X	include/elf/dwarf.h	/^    FMT_FT_X_X	= 0x3,$/;"	e	enum:dwarf_subscr_data_formats
FMT_S0	include/opcode/mn10300.h	146;"	d
FMT_S1	include/opcode/mn10300.h	147;"	d
FMT_S2	include/opcode/mn10300.h	148;"	d
FMT_S4	include/opcode/mn10300.h	149;"	d
FMT_S6	include/opcode/mn10300.h	150;"	d
FMT_UT_C_C	include/elf/dwarf.h	/^    FMT_UT_C_C	= 0x4,$/;"	e	enum:dwarf_subscr_data_formats
FMT_UT_C_X	include/elf/dwarf.h	/^    FMT_UT_C_X	= 0x5,$/;"	e	enum:dwarf_subscr_data_formats
FMT_UT_X_C	include/elf/dwarf.h	/^    FMT_UT_X_C	= 0x6,$/;"	e	enum:dwarf_subscr_data_formats
FMT_UT_X_X	include/elf/dwarf.h	/^    FMT_UT_X_X	= 0x7,$/;"	e	enum:dwarf_subscr_data_formats
FMULd	sim/erc32/exec.c	1659;"	d	file:
FMULs	sim/erc32/exec.c	1658;"	d	file:
FM_DF	opcodes/sparc-opc.c	1548;"	d	file:
FM_DF	opcodes/sparc-opc.c	1620;"	d	file:
FM_QF	opcodes/sparc-opc.c	1549;"	d	file:
FM_QF	opcodes/sparc-opc.c	1621;"	d	file:
FM_SF	opcodes/sparc-opc.c	1547;"	d	file:
FM_SF	opcodes/sparc-opc.c	1622;"	d	file:
FNBLOCK	readline/examples/rlfe/os.h	380;"	d
FNBLOCK	readline/examples/rlfe/os.h	383;"	d
FNBLOCK	readline/examples/rlfe/os.h	386;"	d
FNEGs	sim/erc32/exec.c	1660;"	d	file:
FNER_FOR_FR	sim/frv/profile.h	102;"	d
FNM_CASEFOLD	gdb/gnulib/import/fnmatch.in.h	42;"	d
FNM_CASEFOLD	include/fnmatch.h	55;"	d
FNM_EXTMATCH	gdb/gnulib/import/fnmatch.in.h	43;"	d
FNM_FILE_NAME	gdb/gnulib/import/fnmatch.in.h	40;"	d
FNM_FILE_NAME	include/fnmatch.h	53;"	d
FNM_LEADING_DIR	gdb/gnulib/import/fnmatch.in.h	41;"	d
FNM_LEADING_DIR	include/fnmatch.h	54;"	d
FNM_NOESCAPE	gdb/gnulib/import/fnmatch.in.h	31;"	d
FNM_NOESCAPE	gdb/gnulib/import/fnmatch.in.h	36;"	d
FNM_NOESCAPE	include/fnmatch.h	44;"	d
FNM_NOESCAPE	include/fnmatch.h	49;"	d
FNM_NOMATCH	gdb/gnulib/import/fnmatch.in.h	47;"	d
FNM_NOMATCH	include/fnmatch.h	59;"	d
FNM_NOSYS	gdb/gnulib/import/fnmatch.in.h	54;"	d
FNM_PATHNAME	gdb/gnulib/import/fnmatch.in.h	30;"	d
FNM_PATHNAME	gdb/gnulib/import/fnmatch.in.h	35;"	d
FNM_PATHNAME	include/fnmatch.h	43;"	d
FNM_PATHNAME	include/fnmatch.h	48;"	d
FNM_PERIOD	gdb/gnulib/import/fnmatch.in.h	32;"	d
FNM_PERIOD	gdb/gnulib/import/fnmatch.in.h	37;"	d
FNM_PERIOD	include/fnmatch.h	45;"	d
FNM_PERIOD	include/fnmatch.h	50;"	d
FNQUAL_COMPONENT_CASE	libiberty/cp-demangle.c	571;"	d	file:
FN_STUB	bfd/elfxx-mips.c	1012;"	d	file:
FN_STUB_P	bfd/elfxx-mips.c	1016;"	d	file:
FOCUS_USAGE	gdb/tui/tui-win.c	82;"	d	file:
FOLD	gdb/gnulib/import/fnmatch.c	147;"	d	file:
FOLD	gdb/gnulib/import/fnmatch.c	176;"	d	file:
FOLD	gdb/gnulib/import/fnmatch_loop.c	1207;"	d	file:
FOLD	libiberty/fnmatch.c	73;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	15;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	17;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	22;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	24;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	29;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	31;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	5;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	7;"	d	file:
FOO	gdb/testsuite/gdb.base/info-macros.c	9;"	d	file:
FOO	gdb/testsuite/gdb.base/lineinc1.h	1;"	d
FOO	gdb/testsuite/gdb.base/lineinc2.h	1;"	d
FOO	gdb/testsuite/gdb.base/lineinc2.h	2;"	d
FOO	gdb/testsuite/gdb.base/lineinc3.h	1;"	d
FOO	gdb/testsuite/gdb.base/lineinc3.h	2;"	d
FOO	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  typedef foo FOO;$/;"	t	namespace:A	file:
FOO_1	gdb/testsuite/gdb.python/py-pp-maint.c	/^    FOO_1    = 0x01,$/;"	e	enum:flag_enum	file:
FOO_2	gdb/testsuite/gdb.python/py-pp-maint.c	/^    FOO_2    = 0x02,$/;"	e	enum:flag_enum	file:
FOO_3	gdb/testsuite/gdb.python/py-pp-maint.c	/^    FOO_3    = 0x04,$/;"	e	enum:flag_enum	file:
FOO_MASK	gdb/testsuite/gdb.python/py-pp-maint.c	/^    FOO_MASK = 0x07,$/;"	e	enum:flag_enum	file:
FOPEN_AB	include/fopen-bin.h	34;"	d
FOPEN_AB	include/fopen-same.h	34;"	d
FOPEN_AB	include/fopen-vms.h	32;"	d
FOPEN_AT	include/fopen-bin.h	41;"	d
FOPEN_AT	include/fopen-same.h	41;"	d
FOPEN_AT	include/fopen-vms.h	39;"	d
FOPEN_AUB	include/fopen-bin.h	37;"	d
FOPEN_AUB	include/fopen-same.h	37;"	d
FOPEN_AUB	include/fopen-vms.h	35;"	d
FOPEN_AUT	include/fopen-bin.h	44;"	d
FOPEN_AUT	include/fopen-same.h	44;"	d
FOPEN_AUT	include/fopen-vms.h	42;"	d
FOPEN_FUNC	zlib/contrib/minizip/ioapi.c	19;"	d	file:
FOPEN_FUNC	zlib/contrib/minizip/ioapi.c	23;"	d	file:
FOPEN_FUNC	zlib/contrib/minizip/miniunz.c	32;"	d	file:
FOPEN_FUNC	zlib/contrib/minizip/miniunz.c	36;"	d	file:
FOPEN_FUNC	zlib/contrib/minizip/minizip.c	33;"	d	file:
FOPEN_FUNC	zlib/contrib/minizip/minizip.c	37;"	d	file:
FOPEN_MAX	sim/arm/armos.c	64;"	d	file:
FOPEN_RB	include/fopen-bin.h	32;"	d
FOPEN_RB	include/fopen-same.h	32;"	d
FOPEN_RB	include/fopen-vms.h	30;"	d
FOPEN_RT	include/fopen-bin.h	39;"	d
FOPEN_RT	include/fopen-same.h	39;"	d
FOPEN_RT	include/fopen-vms.h	37;"	d
FOPEN_RUB	include/fopen-bin.h	35;"	d
FOPEN_RUB	include/fopen-same.h	35;"	d
FOPEN_RUB	include/fopen-vms.h	33;"	d
FOPEN_RUT	include/fopen-bin.h	42;"	d
FOPEN_RUT	include/fopen-same.h	42;"	d
FOPEN_RUT	include/fopen-vms.h	40;"	d
FOPEN_WB	include/fopen-bin.h	33;"	d
FOPEN_WB	include/fopen-same.h	33;"	d
FOPEN_WB	include/fopen-vms.h	31;"	d
FOPEN_WT	include/fopen-bin.h	40;"	d
FOPEN_WT	include/fopen-same.h	40;"	d
FOPEN_WT	include/fopen-vms.h	38;"	d
FOPEN_WUB	include/fopen-bin.h	36;"	d
FOPEN_WUB	include/fopen-same.h	36;"	d
FOPEN_WUB	include/fopen-vms.h	34;"	d
FOPEN_WUT	include/fopen-bin.h	43;"	d
FOPEN_WUT	include/fopen-same.h	43;"	d
FOPEN_WUT	include/fopen-vms.h	41;"	d
FOP_REGNUM	gdb/gdbserver/win32-i386-low.c	34;"	d	file:
FORCED_ALIGNMENT	sim/common/sim-config.h	/^  FORCED_ALIGNMENT,$/;"	e	enum:sim_alignments
FORCE_COMPARE_DEBUG	config/bootstrap-debug-ckovw.mk	/^FORCE_COMPARE_DEBUG = \\$/;"	m
FORCE_SYMNAMES_IN_STRINGS	bfd/coffcode.h	2357;"	d
FORCE_TO_LONG	gdb/testsuite/gdb.compile/compile.c	/^  FORCE_TO_LONG = 1L << ((8 * sizeof (long)) - 2)$/;"	e	enum:longer_enum_type	file:
FORK	gdb/testsuite/gdb.base/catch-fork-kill.c	34;"	d	file:
FORK_INFERIOR_H	gdb/nat/fork-inferior.h	21;"	d
FORMAT	sim/bfin/gui.c	222;"	d	file:
FORMAT_BINARY	gdb/varobj.h	/^    FORMAT_BINARY,		\/* Binary display                    *\/$/;"	e	enum:varobj_display_formats
FORMAT_DECIMAL	gdb/varobj.h	/^    FORMAT_DECIMAL,		\/* Decimal display                   *\/$/;"	e	enum:varobj_display_formats
FORMAT_HEXADECIMAL	gdb/varobj.h	/^    FORMAT_HEXADECIMAL,		\/* Hex display                       *\/$/;"	e	enum:varobj_display_formats
FORMAT_NATURAL	gdb/varobj.h	/^    FORMAT_NATURAL,		\/* What gdb actually calls 'natural' *\/$/;"	e	enum:varobj_display_formats
FORMAT_OCTAL	gdb/varobj.h	/^    FORMAT_OCTAL,		\/* Octal display                     *\/$/;"	e	enum:varobj_display_formats
FORMAT_ZHEXADECIMAL	gdb/varobj.h	/^    FORMAT_ZHEXADECIMAL		\/* Zero padded hexadecimal	     *\/$/;"	e	enum:varobj_display_formats
FORM_ADDR	include/elf/dwarf.h	/^    FORM_ADDR	= 0x1,$/;"	e	enum:dwarf_form
FORM_BLOCK2	include/elf/dwarf.h	/^    FORM_BLOCK2	= 0x3,$/;"	e	enum:dwarf_form
FORM_BLOCK4	include/elf/dwarf.h	/^    FORM_BLOCK4	= 0x4,$/;"	e	enum:dwarf_form
FORM_DATA2	include/elf/dwarf.h	/^    FORM_DATA2	= 0x5,$/;"	e	enum:dwarf_form
FORM_DATA4	include/elf/dwarf.h	/^    FORM_DATA4	= 0x6,$/;"	e	enum:dwarf_form
FORM_DATA8	include/elf/dwarf.h	/^    FORM_DATA8	= 0x7,$/;"	e	enum:dwarf_form
FORM_FROM_ATTR	bfd/dwarf1.c	135;"	d	file:
FORM_REF	include/elf/dwarf.h	/^    FORM_REF	= 0x2,$/;"	e	enum:dwarf_form
FORM_STRING	include/elf/dwarf.h	/^    FORM_STRING	= 0x8$/;"	e	enum:dwarf_form
FORTY_EIGHT	gdb/testsuite/gdb.base/macscp1.c	10;"	d	file:
FORTY_EIGHT	gdb/testsuite/gdb.base/macscp1.c	11;"	d	file:
FORWARD_SCROLL	gdb/tui/tui-data.h	/^  FORWARD_SCROLL,$/;"	e	enum:tui_scroll_direction
FOR_EACH_DISASSEMBLER_OPTION	include/dis-asm.h	306;"	d
FOUR	gdb/testsuite/gdb.base/info-macros.c	64;"	d	file:
FP	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
FP	opcodes/aarch64-tbl.h	2164;"	d
FP	opcodes/alpha-opc.c	346;"	d	file:
FP	sim/aarch64/cpustate.h	/^  FP = R29,$/;"	e	enum:GReg
FP	sim/testsuite/sim/bfin/a2.s	/^	FP = P0;$/;"	d
FP	sim/testsuite/sim/bfin/a3.s	/^	FP = P1;$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = FP + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P1 + ( P1 << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P1 + FP;$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P2 + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P2 + ( P2 << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P3 + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P3 + ( P3 << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P4 + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P4 + ( P4 << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P5 + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = P5 + ( P5 << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = SP + ( FP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	FP = SP + ( SP << 1 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = FP + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P1 + ( P1 << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P1 + FP;$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P2 + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P2 + ( P2 << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P3 + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P3 + ( P3 << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P4 + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P4 + ( P4 << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P5 + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = P5 + ( P5 << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = SP + ( FP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	FP = SP + ( SP << 2 );$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -15;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -23;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -31;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -39;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -47;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -55;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -63;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -64;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	FP = -7;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 15;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 23;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 31;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 39;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 47;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 55;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 63;$/;"	d
FP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	FP = 7;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	FP = A0.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	FP = A1.w;$/;"	d
FP	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_except_user_mode.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_except_user_mode.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_excpt.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_excpt.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_nested.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_nested.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_nmi.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_nmi.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	FP = 0x000d (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	FP = 0x00d0 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	FP = 0x0d00 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	FP = 0xd000 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	FP = 0x000d (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	FP = 0x00d0 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	FP = 0x0d00 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	FP = 0xd000 (Z);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	FP = -6666 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	FP = 0x6789 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	FP = 0x7fff (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	FP = [ P1 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	FP = [ P2 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	FP = [ P4 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	FP = [ P5 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ P1 -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ P2 -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ P3 -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ P4 -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ P5 -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	FP = [ SP -- ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	FP = [ P1 ++ ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	FP = [ P2 ++ ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	FP = [ P4 ++ ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	FP = [ P5 ++ ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ FP + 64 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ P1 + 120 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ P2 + 52 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ P3 + -48 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ P4 + 108 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ P5 + 28 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	FP = [ SP + 32 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	FP = 0x2ac5 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	FP = 0x5bcd (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	FP = 0x6def (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ FP + 64 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ P1 + 20 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ P2 + 52 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ P3 + 48 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ P4 + 20 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ P5 + 8 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	FP = [ SP + 32 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	FP = 0x2ac5 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	FP = 0x5bcd (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	FP = 0x6def (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	FP = [ FP + -108 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	FP = [ FP + -24 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	FP = [ FP + -52 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	FP = [ FP + -8 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	FP = [ FP + -80 ];$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	FP = 0x0004;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	FP = 0x0008;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	FP = 0x000c;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	FP = 0x0002;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	FP = 0x0004;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	FP = 0x0006;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	FP = 0x1002 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	FP = 0x0002;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	FP = 0x0004;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	FP = 0x0008;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	FP = 0x1004 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	FP = 0x0002;$/;"	d
FP	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	FP = 0x0006;$/;"	d
FP	sim/testsuite/sim/bfin/c_linkage.s	/^	FP = 0x0064 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^FP = 24;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^FP = 14;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^FP = 18;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^FP = 16;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^FP = 8;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^FP = 20;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^FP = 20;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^FP = 90 (X);$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^FP = 24;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^FP = 24;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	FP = 3;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^FP = 24;$/;"	d
FP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^FP = 9;$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mmr_timer.S	/^FP = SP;                  \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_user.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_user.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_call_pr.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = FP << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = P1 >> 1;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = P2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = P3 << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = P4 << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = P5 << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	FP = SP >> 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + FP ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + P1 ) << 1;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + P2 ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + P3 ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + P4 ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + P5 ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	FP = ( FP + SP ) << 2;$/;"	d
FP	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	FP = R7;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R0;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R4;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R5;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R6;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	FP = R7;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	FP = I3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	FP = I3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	FP = L2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	FP = M2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = B0;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = B1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = B2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = B3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = I0;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = I1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = I2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = I3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = L0;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = L1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = L2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = L3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = M0;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = M1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = M2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	FP = M3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	FP = B3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	FP = M2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	FP = M3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	FP = R1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	FP = R2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	FP = R3;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	FP = R6;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	FP = R7;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	FP = FP;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	FP = P1;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	FP = P2;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	FP = P4;$/;"	d
FP	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	FP = P5;$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/link.s	/^	FP = R6;$/;"	d
FP	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_bug_ui.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_bug_ui2.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_bug_ui3.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_cc_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_cof.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_event_quad.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_illegalcombination.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_kills2.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_disable.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_lr.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^FP = SP;            \/\/ set frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_mv2lp.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_popkill.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_rets_hazard.s	/^	FP = SP;	\/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_rts_rti.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_stall_if2.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^FP = SP;        \/\/ and frame pointer$/;"	d
FP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/stk.s	/^	FP = P0;$/;"	d
FP	sim/testsuite/sim/bfin/stk2.s	/^	FP = P0;$/;"	d
FP	sim/testsuite/sim/bfin/stk3.s	/^	FP = P0;$/;"	d
FP	sim/testsuite/sim/bfin/stk4.s	/^	FP = P0;$/;"	d
FP	sim/testsuite/sim/bfin/stk5.s	/^	FP = SP;$/;"	d
FP	sim/testsuite/sim/bfin/viterbi2.s	/^	FP = P4;	\/\/ swap pointers From <--> To$/;"	d
FP	sim/testsuite/sim/bfin/zcall.s	/^	FP = SP;$/;"	d
FP0	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP0_REGNUM	sim/mips/sim-main.h	317;"	d
FP1	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP16_V8_2_INSN	opcodes/aarch64-tbl.h	2233;"	d
FP2	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP3	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP4	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP5	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP6	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FP7	gdb/stubs/m68k-stub.c	/^               FP0,FP1,FP2,FP3,FP4,FP5,FP6,FP7,$/;"	e	enum:regnames	file:
FPBCC	sim/erc32/exec.c	164;"	d	file:
FPCC	sim/v850/sim-main.h	171;"	d
FPCFG	sim/v850/sim-main.h	172;"	d
FPCFG_REGNO	sim/v850/sim-main.h	173;"	d
FPCFG_RM	sim/v850/sim-main.h	218;"	d
FPCFG_XEI	sim/v850/sim-main.h	223;"	d
FPCFG_XEO	sim/v850/sim-main.h	221;"	d
FPCFG_XEU	sim/v850/sim-main.h	222;"	d
FPCFG_XEV	sim/v850/sim-main.h	219;"	d
FPCFG_XEZ	sim/v850/sim-main.h	220;"	d
FPCHECK	sim/rx/rx.c	801;"	d	file:
FPCLEAR	sim/rx/rx.c	800;"	d	file:
FPCONTROL	gdb/stubs/m68k-stub.c	/^               FPCONTROL,FPSTATUS,FPIADDR$/;"	e	enum:regnames	file:
FPCONV_DEFAULT	sim/common/cgen-fpu.h	/^  FPCONV_DEFAULT = 0,$/;"	e	enum:__anon616
FPCONV_TIES_TO_AWAY	sim/common/cgen-fpu.h	/^  FPCONV_TIES_TO_AWAY = 2,$/;"	e	enum:__anon616
FPCONV_TIES_TO_EVEN	sim/common/cgen-fpu.h	/^  FPCONV_TIES_TO_EVEN = 1,$/;"	e	enum:__anon616
FPCONV_TOWARD_NEGATIVE	sim/common/cgen-fpu.h	/^  FPCONV_TOWARD_NEGATIVE = 5$/;"	e	enum:__anon616
FPCONV_TOWARD_POSITIVE	sim/common/cgen-fpu.h	/^  FPCONV_TOWARD_POSITIVE = 4,$/;"	e	enum:__anon616
FPCONV_TOWARD_ZERO	sim/common/cgen-fpu.h	/^  FPCONV_TOWARD_ZERO = 3,$/;"	e	enum:__anon616
FPCR	gdb/gdbserver/linux-aarch64-low.c	/^  FPCR =      (0x1 << 14) | (0x3 << 11) | (0x4 << 7) | (0x4 << 3) | 0x0,$/;"	e	enum:aarch64_system_control_registers	file:
FPCR	opcodes/m10300-opc.c	344;"	d	file:
FPCR	sim/aarch64/sim-main.h	/^  uint32_t     FPCR; \/* Floating point Control register.  *\/$/;"	m	struct:_sim_cpu
FPCR	sim/mn10300/mn10300_sim.h	96;"	d
FPCR_MASK	sim/mn10300/mn10300_sim.h	103;"	d
FPC_CSR	gdb/mips-linux-tdep.h	37;"	d
FPC_EIR	gdb/mips-linux-tdep.h	38;"	d
FPE	sim/mips/sim-main.h	/^  FPE                     = 15,$/;"	e	enum:ExceptionCause
FPEEND	sim/arm/armos.h	86;"	d
FPENEWVECT	sim/arm/armos.h	88;"	d
FPEOLDVECT	sim/arm/armos.h	87;"	d
FPEPC	sim/v850/sim-main.h	168;"	d
FPESTART	sim/arm/armos.h	85;"	d
FPIADDR	gdb/stubs/m68k-stub.c	/^               FPCONTROL,FPSTATUS,FPIADDR$/;"	e	enum:regnames	file:
FPPENDING	sim/rx/rx.c	799;"	d	file:
FPQNaN_DOUBLE	sim/mips/cp1.c	94;"	d	file:
FPQNaN_LONG	sim/mips/cp1.c	95;"	d	file:
FPQNaN_PS	sim/mips/cp1.c	96;"	d	file:
FPQNaN_SINGLE	sim/mips/cp1.c	92;"	d	file:
FPQNaN_WORD	sim/mips/cp1.c	93;"	d	file:
FPREG	opcodes/bfin-dis.c	664;"	d	file:
FPREG	sim/bfin/bfin-sim.h	113;"	d
FPREG_ADDR	gdb/m68k-linux-nat.c	306;"	d	file:
FPRINTF	opcodes/pdp11-dis.c	30;"	d	file:
FPRM_NEAREST	sim/rx/cpu.h	153;"	d
FPRM_NINF	sim/rx/cpu.h	156;"	d
FPRM_PINF	sim/rx/cpu.h	155;"	d
FPRM_ZERO	sim/rx/cpu.h	154;"	d
FPRS_FEF	gdb/sparc64-fbsd-tdep.c	145;"	d	file:
FPR_BASE	gdb/mips-linux-tdep.h	31;"	d
FPR_STATE	sim/mips/sim-main.h	444;"	d
FPS00	sim/bfin/dv-bfin_otp.h	25;"	d
FPS01	sim/bfin/dv-bfin_otp.h	26;"	d
FPS02	sim/bfin/dv-bfin_otp.h	27;"	d
FPS03	sim/bfin/dv-bfin_otp.h	28;"	d
FPS03_BF512	sim/bfin/dv-bfin_otp.h	56;"	d
FPS03_BF512F	sim/bfin/dv-bfin_otp.h	57;"	d
FPS03_BF514	sim/bfin/dv-bfin_otp.h	58;"	d
FPS03_BF514F	sim/bfin/dv-bfin_otp.h	59;"	d
FPS03_BF516	sim/bfin/dv-bfin_otp.h	60;"	d
FPS03_BF516F	sim/bfin/dv-bfin_otp.h	61;"	d
FPS03_BF518	sim/bfin/dv-bfin_otp.h	62;"	d
FPS03_BF518F	sim/bfin/dv-bfin_otp.h	63;"	d
FPS03_BF51XF	sim/bfin/dv-bfin_otp.h	55;"	d
FPS03_BF522	sim/bfin/dv-bfin_otp.h	66;"	d
FPS03_BF522_C1	sim/bfin/dv-bfin_otp.h	67;"	d
FPS03_BF522_C2	sim/bfin/dv-bfin_otp.h	68;"	d
FPS03_BF523	sim/bfin/dv-bfin_otp.h	69;"	d
FPS03_BF523_C1	sim/bfin/dv-bfin_otp.h	70;"	d
FPS03_BF523_C2	sim/bfin/dv-bfin_otp.h	71;"	d
FPS03_BF524	sim/bfin/dv-bfin_otp.h	72;"	d
FPS03_BF524_C1	sim/bfin/dv-bfin_otp.h	73;"	d
FPS03_BF524_C2	sim/bfin/dv-bfin_otp.h	74;"	d
FPS03_BF525	sim/bfin/dv-bfin_otp.h	75;"	d
FPS03_BF525_C1	sim/bfin/dv-bfin_otp.h	76;"	d
FPS03_BF525_C2	sim/bfin/dv-bfin_otp.h	77;"	d
FPS03_BF526	sim/bfin/dv-bfin_otp.h	78;"	d
FPS03_BF526_C1	sim/bfin/dv-bfin_otp.h	79;"	d
FPS03_BF526_C2	sim/bfin/dv-bfin_otp.h	80;"	d
FPS03_BF527	sim/bfin/dv-bfin_otp.h	81;"	d
FPS03_BF527_C1	sim/bfin/dv-bfin_otp.h	82;"	d
FPS03_BF527_C2	sim/bfin/dv-bfin_otp.h	83;"	d
FPS03_BF52X_C1	sim/bfin/dv-bfin_otp.h	64;"	d
FPS03_BF52X_C2	sim/bfin/dv-bfin_otp.h	65;"	d
FPS04	sim/bfin/dv-bfin_otp.h	29;"	d
FPS05	sim/bfin/dv-bfin_otp.h	30;"	d
FPS06	sim/bfin/dv-bfin_otp.h	31;"	d
FPS07	sim/bfin/dv-bfin_otp.h	32;"	d
FPS08	sim/bfin/dv-bfin_otp.h	33;"	d
FPS09	sim/bfin/dv-bfin_otp.h	34;"	d
FPS10	sim/bfin/dv-bfin_otp.h	35;"	d
FPS11	sim/bfin/dv-bfin_otp.h	36;"	d
FPSCR	sim/arm/armdefs.h	/^  ARMword      FPSCR;		\/* Floating Point Status Register.  *\/$/;"	m	struct:ARMul_State
FPSCR	sim/ppc/registers.h	345;"	d
FPSCR_BEGIN	sim/ppc/idecode_expression.h	315;"	d
FPSCR_END	sim/ppc/idecode_expression.h	319;"	d
FPSCR_FIELD	sim/ppc/idecode_expression.h	344;"	d
FPSCR_FR	sim/sh/interp.c	239;"	d	file:
FPSCR_M	opcodes/sh-opc.h	/^    FPSCR_M$/;"	e	enum:__anon62
FPSCR_MASK_FR	sim/sh/interp.c	235;"	d	file:
FPSCR_MASK_PR	sim/sh/interp.c	237;"	d	file:
FPSCR_MASK_SZ	sim/sh/interp.c	236;"	d	file:
FPSCR_N	opcodes/sh-opc.h	/^    FPSCR_N,$/;"	e	enum:__anon62
FPSCR_OR_VX	sim/ppc/idecode_expression.h	350;"	d
FPSCR_PR	sim/sh/interp.c	241;"	d	file:
FPSCR_REGNUM	gdb/gdbserver/lynx-ppc-low.c	65;"	d	file:
FPSCR_REGNUM	gdb/sh-tdep.h	/^    FPSCR_REGNUM = 24,$/;"	e	enum:__anon1841
FPSCR_SET	sim/ppc/idecode_expression.h	343;"	d
FPSCR_SET_FI	sim/ppc/idecode_expression.h	404;"	d
FPSCR_SET_FPCC	sim/ppc/idecode_expression.h	346;"	d
FPSCR_SET_FPRF	sim/ppc/idecode_expression.h	413;"	d
FPSCR_SET_FR	sim/ppc/idecode_expression.h	397;"	d
FPSCR_SET_OX	sim/ppc/idecode_expression.h	357;"	d
FPSCR_SET_UX	sim/ppc/idecode_expression.h	367;"	d
FPSCR_SET_XX	sim/ppc/idecode_expression.h	387;"	d
FPSCR_SET_ZX	sim/ppc/idecode_expression.h	377;"	d
FPSCR_SZ	gdb/sh-tdep.c	530;"	d	file:
FPSCR_SZ	sim/sh/interp.c	240;"	d	file:
FPSR	gdb/gdbserver/linux-aarch64-low.c	/^  FPSR =      (0x1 << 14) | (0x3 << 11) | (0x4 << 7) | (0x4 << 3) | 0x1,$/;"	e	enum:aarch64_system_control_registers	file:
FPSR	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
FPSR	sim/aarch64/sim-main.h	/^  uint32_t     FPSR; \/* Floating point Status register.  *\/$/;"	m	struct:_sim_cpu
FPSR	sim/v850/sim-main.h	166;"	d
FPSRIdx	sim/aarch64/cpustate.h	/^typedef enum FPSRIdx$/;"	g
FPSRIdx	sim/aarch64/cpustate.h	/^} FPSRIdx;$/;"	t	typeref:enum:FPSRIdx
FPSRMask	sim/aarch64/cpustate.h	/^typedef enum FPSRMask$/;"	g
FPSRMask	sim/aarch64/cpustate.h	/^} FPSRMask;$/;"	t	typeref:enum:FPSRMask
FPSR_ALL_FPSRS	sim/aarch64/cpustate.h	268;"	d
FPSR_DEM	sim/v850/sim-main.h	175;"	d
FPSR_FS	sim/v850/sim-main.h	179;"	d
FPSR_GET_ROUND	sim/v850/sim-main.h	237;"	d
FPSR_PR	sim/v850/sim-main.h	180;"	d
FPSR_REGNO	sim/v850/sim-main.h	167;"	d
FPSR_RM	sim/v850/sim-main.h	177;"	d
FPSR_RN	sim/v850/sim-main.h	178;"	d
FPSR_SEM	sim/v850/sim-main.h	176;"	d
FPSR_XC	sim/v850/sim-main.h	182;"	d
FPSR_XCE	sim/v850/sim-main.h	183;"	d
FPSR_XCI	sim/v850/sim-main.h	188;"	d
FPSR_XCO	sim/v850/sim-main.h	186;"	d
FPSR_XCU	sim/v850/sim-main.h	187;"	d
FPSR_XCV	sim/v850/sim-main.h	184;"	d
FPSR_XCZ	sim/v850/sim-main.h	185;"	d
FPSR_XE	sim/v850/sim-main.h	190;"	d
FPSR_XEI	sim/v850/sim-main.h	195;"	d
FPSR_XEO	sim/v850/sim-main.h	193;"	d
FPSR_XEU	sim/v850/sim-main.h	194;"	d
FPSR_XEV	sim/v850/sim-main.h	191;"	d
FPSR_XEZ	sim/v850/sim-main.h	192;"	d
FPSR_XP	sim/v850/sim-main.h	197;"	d
FPSR_XPI	sim/v850/sim-main.h	202;"	d
FPSR_XPO	sim/v850/sim-main.h	200;"	d
FPSR_XPU	sim/v850/sim-main.h	201;"	d
FPSR_XPV	sim/v850/sim-main.h	198;"	d
FPSR_XPZ	sim/v850/sim-main.h	199;"	d
FPST	sim/v850/sim-main.h	169;"	d
FPSTATUS	gdb/stubs/m68k-stub.c	/^               FPCONTROL,FPSTATUS,FPIADDR$/;"	e	enum:regnames	file:
FPST_PR	sim/v850/sim-main.h	204;"	d
FPST_REGNO	sim/v850/sim-main.h	170;"	d
FPST_XCE	sim/v850/sim-main.h	205;"	d
FPST_XCI	sim/v850/sim-main.h	210;"	d
FPST_XCO	sim/v850/sim-main.h	208;"	d
FPST_XCU	sim/v850/sim-main.h	209;"	d
FPST_XCV	sim/v850/sim-main.h	206;"	d
FPST_XCZ	sim/v850/sim-main.h	207;"	d
FPST_XPI	sim/v850/sim-main.h	216;"	d
FPST_XPO	sim/v850/sim-main.h	214;"	d
FPST_XPU	sim/v850/sim-main.h	215;"	d
FPST_XPV	sim/v850/sim-main.h	212;"	d
FPST_XPZ	sim/v850/sim-main.h	213;"	d
FPSWBITS_CE	sim/rx/cpu.h	133;"	d
FPSWBITS_CLEAR	sim/rx/cpu.h	151;"	d
FPSWBITS_CMASK	sim/rx/cpu.h	134;"	d
FPSWBITS_CO	sim/rx/cpu.h	129;"	d
FPSWBITS_CU	sim/rx/cpu.h	131;"	d
FPSWBITS_CV	sim/rx/cpu.h	128;"	d
FPSWBITS_CX	sim/rx/cpu.h	132;"	d
FPSWBITS_CZ	sim/rx/cpu.h	130;"	d
FPSWBITS_DN	sim/rx/cpu.h	135;"	d
FPSWBITS_EO	sim/rx/cpu.h	138;"	d
FPSWBITS_EU	sim/rx/cpu.h	140;"	d
FPSWBITS_EV	sim/rx/cpu.h	137;"	d
FPSWBITS_EX	sim/rx/cpu.h	141;"	d
FPSWBITS_EZ	sim/rx/cpu.h	139;"	d
FPSWBITS_FMASK	sim/rx/cpu.h	150;"	d
FPSWBITS_FO	sim/rx/cpu.h	145;"	d
FPSWBITS_FSUM	sim/rx/cpu.h	149;"	d
FPSWBITS_FU	sim/rx/cpu.h	147;"	d
FPSWBITS_FV	sim/rx/cpu.h	144;"	d
FPSWBITS_FX	sim/rx/cpu.h	148;"	d
FPSWBITS_FZ	sim/rx/cpu.h	146;"	d
FPSWBITS_RM	sim/rx/cpu.h	127;"	d
FPSW_CESH	sim/rx/cpu.h	136;"	d
FPSW_CFSH	sim/rx/cpu.h	143;"	d
FPSW_EFSH	sim/rx/cpu.h	142;"	d
FPU2FD	sim/mn10300/mn10300_sim.h	138;"	d
FPU2FS	sim/mn10300/mn10300_sim.h	137;"	d
FPUL	sim/sh/interp.c	153;"	d	file:
FPUL_M	opcodes/sh-opc.h	/^    FPUL_M,$/;"	e	enum:__anon62
FPUL_N	opcodes/sh-opc.h	/^    FPUL_N,$/;"	e	enum:__anon62
FPUL_REGNUM	gdb/sh-tdep.h	/^    FPUL_REGNUM = 23,$/;"	e	enum:__anon1841
FPUQN	sim/erc32/sis.h	37;"	d
FPU_ANY	include/opcode/arm.h	307;"	d
FPU_ANY_HARD	include/opcode/arm.h	309;"	d
FPU_ARCH_CRYPTO_NEON_VFP_ARMV8	include/opcode/arm.h	231;"	d
FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1	include/opcode/arm.h	241;"	d
FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_DOTPROD	include/opcode/arm.h	233;"	d
FPU_ARCH_DOTPROD_NEON_VFP_ARMV8	include/opcode/arm.h	244;"	d
FPU_ARCH_ENDIAN_PURE	include/opcode/arm.h	248;"	d
FPU_ARCH_FPA	include/opcode/arm.h	202;"	d
FPU_ARCH_FPE	include/opcode/arm.h	201;"	d
FPU_ARCH_MAVERICK	include/opcode/arm.h	250;"	d
FPU_ARCH_NEON_FP16	include/opcode/arm.h	218;"	d
FPU_ARCH_NEON_V1	include/opcode/arm.h	215;"	d
FPU_ARCH_NEON_VFP_ARMV8	include/opcode/arm.h	229;"	d
FPU_ARCH_NEON_VFP_ARMV8_1	include/opcode/arm.h	237;"	d
FPU_ARCH_NEON_VFP_V4	include/opcode/arm.h	226;"	d
FPU_ARCH_VFP	include/opcode/arm.h	199;"	d
FPU_ARCH_VFP_ARMV8	include/opcode/arm.h	228;"	d
FPU_ARCH_VFP_HARD	include/opcode/arm.h	220;"	d
FPU_ARCH_VFP_V1	include/opcode/arm.h	205;"	d
FPU_ARCH_VFP_V1xD	include/opcode/arm.h	204;"	d
FPU_ARCH_VFP_V2	include/opcode/arm.h	206;"	d
FPU_ARCH_VFP_V3	include/opcode/arm.h	210;"	d
FPU_ARCH_VFP_V3D16	include/opcode/arm.h	207;"	d
FPU_ARCH_VFP_V3D16_FP16	include/opcode/arm.h	208;"	d
FPU_ARCH_VFP_V3_FP16	include/opcode/arm.h	211;"	d
FPU_ARCH_VFP_V3_PLUS_NEON_V1	include/opcode/arm.h	216;"	d
FPU_ARCH_VFP_V3xD	include/opcode/arm.h	212;"	d
FPU_ARCH_VFP_V3xD_FP16	include/opcode/arm.h	213;"	d
FPU_ARCH_VFP_V4	include/opcode/arm.h	221;"	d
FPU_ARCH_VFP_V4D16	include/opcode/arm.h	222;"	d
FPU_ARCH_VFP_V4_SP_D16	include/opcode/arm.h	223;"	d
FPU_ARCH_VFP_V5D16	include/opcode/arm.h	224;"	d
FPU_ARCH_VFP_V5_SP_D16	include/opcode/arm.h	225;"	d
FPU_CMP_EQ	sim/v850/sim-main.h	/^  FPU_CMP_EQ,$/;"	e	enum:FPU_COMPARE
FPU_CMP_F	sim/v850/sim-main.h	/^  FPU_CMP_F = 0,$/;"	e	enum:FPU_COMPARE
FPU_CMP_LE	sim/v850/sim-main.h	/^  FPU_CMP_LE,$/;"	e	enum:FPU_COMPARE
FPU_CMP_LT	sim/v850/sim-main.h	/^  FPU_CMP_LT,$/;"	e	enum:FPU_COMPARE
FPU_CMP_NGE	sim/v850/sim-main.h	/^  FPU_CMP_NGE,$/;"	e	enum:FPU_COMPARE
FPU_CMP_NGL	sim/v850/sim-main.h	/^  FPU_CMP_NGL,$/;"	e	enum:FPU_COMPARE
FPU_CMP_NGLE	sim/v850/sim-main.h	/^  FPU_CMP_NGLE,$/;"	e	enum:FPU_COMPARE
FPU_CMP_NGT	sim/v850/sim-main.h	/^  FPU_CMP_NGT$/;"	e	enum:FPU_COMPARE
FPU_CMP_OLE	sim/v850/sim-main.h	/^  FPU_CMP_OLE,$/;"	e	enum:FPU_COMPARE
FPU_CMP_OLT	sim/v850/sim-main.h	/^  FPU_CMP_OLT,$/;"	e	enum:FPU_COMPARE
FPU_CMP_SEQ	sim/v850/sim-main.h	/^  FPU_CMP_SEQ,$/;"	e	enum:FPU_COMPARE
FPU_CMP_SF	sim/v850/sim-main.h	/^  FPU_CMP_SF,$/;"	e	enum:FPU_COMPARE
FPU_CMP_UEQ	sim/v850/sim-main.h	/^  FPU_CMP_UEQ,$/;"	e	enum:FPU_COMPARE
FPU_CMP_ULE	sim/v850/sim-main.h	/^  FPU_CMP_ULE,$/;"	e	enum:FPU_COMPARE
FPU_CMP_ULT	sim/v850/sim-main.h	/^  FPU_CMP_ULT,$/;"	e	enum:FPU_COMPARE
FPU_CMP_UN	sim/v850/sim-main.h	/^  FPU_CMP_UN,$/;"	e	enum:FPU_COMPARE
FPU_COMPARE	sim/v850/sim-main.h	/^enum FPU_COMPARE {$/;"	g
FPU_CRYPTO_ARMV8	include/opcode/arm.h	192;"	d
FPU_CRYPTO_EXT_ARMV8	include/opcode/arm.h	95;"	d
FPU_DISABLED	sim/mn10300/mn10300_sim.h	129;"	d
FPU_ENDIAN_BIG	include/opcode/arm.h	79;"	d
FPU_ENDIAN_PURE	include/opcode/arm.h	78;"	d
FPU_FPA	include/opcode/arm.h	196;"	d
FPU_FPA_EXT_V1	include/opcode/arm.h	80;"	d
FPU_FPA_EXT_V2	include/opcode/arm.h	81;"	d
FPU_MAVERICK	include/opcode/arm.h	82;"	d
FPU_MEM	opcodes/nds32-asm.h	297;"	d
FPU_MEMBI	opcodes/nds32-asm.h	298;"	d
FPU_NEON_ARMV8	include/opcode/arm.h	191;"	d
FPU_NEON_EXT_ARMV8	include/opcode/arm.h	94;"	d
FPU_NEON_EXT_DOTPROD	include/opcode/arm.h	99;"	d
FPU_NEON_EXT_FMA	include/opcode/arm.h	91;"	d
FPU_NEON_EXT_RDMA	include/opcode/arm.h	98;"	d
FPU_NEON_EXT_V1	include/opcode/arm.h	88;"	d
FPU_NONE	include/opcode/arm.h	305;"	d
FPU_PC_DOUBLE	gdb/gnulib/import/fpucw.h	70;"	d
FPU_PC_DOUBLE	gdb/gnulib/import/fpucw.h	96;"	d
FPU_PC_EXTENDED	gdb/gnulib/import/fpucw.h	71;"	d
FPU_PC_EXTENDED	gdb/gnulib/import/fpucw.h	97;"	d
FPU_PC_MASK	gdb/gnulib/import/fpucw.h	69;"	d
FPU_PC_MASK	gdb/gnulib/import/fpucw.h	95;"	d
FPU_RA_IMMBI	opcodes/nds32-asm.h	282;"	d
FPU_SR	sim/v850/sim-main.h	117;"	d
FPU_VFP_ARMV8	include/opcode/arm.h	190;"	d
FPU_VFP_EXT_ARMV8	include/opcode/arm.h	93;"	d
FPU_VFP_EXT_ARMV8xD	include/opcode/arm.h	97;"	d
FPU_VFP_EXT_D32	include/opcode/arm.h	89;"	d
FPU_VFP_EXT_FMA	include/opcode/arm.h	92;"	d
FPU_VFP_EXT_FP16	include/opcode/arm.h	90;"	d
FPU_VFP_EXT_V1	include/opcode/arm.h	84;"	d
FPU_VFP_EXT_V1xD	include/opcode/arm.h	83;"	d
FPU_VFP_EXT_V2	include/opcode/arm.h	85;"	d
FPU_VFP_EXT_V3	include/opcode/arm.h	87;"	d
FPU_VFP_EXT_V3xD	include/opcode/arm.h	86;"	d
FPU_VFP_HARD	include/opcode/arm.h	193;"	d
FPU_VFP_V1	include/opcode/arm.h	180;"	d
FPU_VFP_V1xD	include/opcode/arm.h	179;"	d
FPU_VFP_V2	include/opcode/arm.h	181;"	d
FPU_VFP_V3	include/opcode/arm.h	183;"	d
FPU_VFP_V3D16	include/opcode/arm.h	182;"	d
FPU_VFP_V3xD	include/opcode/arm.h	184;"	d
FPU_VFP_V4	include/opcode/arm.h	186;"	d
FPU_VFP_V4D16	include/opcode/arm.h	185;"	d
FPU_VFP_V4_SP_D16	include/opcode/arm.h	187;"	d
FPU_VFP_V5D16	include/opcode/arm.h	188;"	d
FPU_VFP_V5_SP_D16	include/opcode/arm.h	189;"	d
FP_	opcodes/alpha-opc.c	344;"	d	file:
FP_BASE_NAME	bfd/elf32-nds32.c	197;"	d	file:
FP_CAUSE	sim/mips/cp1.h	70;"	d
FP_CMP	sim/sh/interp.c	478;"	d	file:
FP_CMP_EQ	sim/common/cgen-fpu.h	/^  FP_CMP_EQ, FP_CMP_LT, FP_CMP_GT, FP_CMP_NAN$/;"	e	enum:__anon618
FP_CMP_GT	sim/common/cgen-fpu.h	/^  FP_CMP_EQ, FP_CMP_LT, FP_CMP_GT, FP_CMP_NAN$/;"	e	enum:__anon618
FP_CMP_LT	sim/common/cgen-fpu.h	/^  FP_CMP_EQ, FP_CMP_LT, FP_CMP_GT, FP_CMP_NAN$/;"	e	enum:__anon618
FP_CMP_NAN	sim/common/cgen-fpu.h	/^  FP_CMP_EQ, FP_CMP_LT, FP_CMP_GT, FP_CMP_NAN$/;"	e	enum:__anon618
FP_D	include/opcode/mips.h	1074;"	d
FP_DENORMAL	sim/rx/fpu.c	/^  FP_DENORMAL,$/;"	e	enum:__anon504	file:
FP_DOUBLE	sim/mn10300/mn10300_sim.h	221;"	d
FP_EL	opcodes/arc-opc.c	1911;"	d	file:
FP_ENABLE	sim/mips/cp1.h	69;"	d
FP_EXC_MODE	sim/erc32/exec.c	44;"	d	file:
FP_EXC_PE	sim/erc32/exec.c	43;"	d	file:
FP_EXE_MODE	sim/erc32/exec.c	42;"	d	file:
FP_ExceptionCases	sim/rx/fpu.c	/^} FP_ExceptionCases;$/;"	t	typeref:enum:__anon507	file:
FP_F16	opcodes/aarch64-tbl.h	2171;"	d
FP_F16_V8_2	opcodes/aarch64-tbl.h	2187;"	d
FP_FLAGS	sim/mips/cp1.h	68;"	d
FP_IEEE	sim/erc32/exec.c	101;"	d	file:
FP_ILOGB0	gdb/gnulib/import/math.in.h	196;"	d
FP_ILOGB0	gdb/gnulib/import/math.in.h	200;"	d
FP_ILOGB0	gdb/gnulib/import/math.in.h	204;"	d
FP_ILOGB0	gdb/gnulib/import/math.in.h	208;"	d
FP_ILOGBNAN	gdb/gnulib/import/math.in.h	197;"	d
FP_ILOGBNAN	gdb/gnulib/import/math.in.h	201;"	d
FP_ILOGBNAN	gdb/gnulib/import/math.in.h	205;"	d
FP_ILOGBNAN	gdb/gnulib/import/math.in.h	209;"	d
FP_LAST_REGNUM	gdb/sh-tdep.h	/^    FP_LAST_REGNUM = 40,$/;"	e	enum:__anon1841
FP_MASK	opcodes/alpha-opc.c	345;"	d	file:
FP_NINFINITY	sim/rx/fpu.c	/^  FP_NINFINITY,$/;"	e	enum:__anon504	file:
FP_NORMAL	sim/rx/fpu.c	/^  FP_NORMAL,$/;"	e	enum:__anon504	file:
FP_NZERO	sim/rx/fpu.c	/^  FP_NZERO,$/;"	e	enum:__anon504	file:
FP_OP	sim/sh/interp.c	452;"	d	file:
FP_PINFINITY	sim/rx/fpu.c	/^  FP_PINFINITY,$/;"	e	enum:__anon504	file:
FP_PRES	sim/erc32/exec.c	86;"	d	file:
FP_PS_cat	sim/mips/cp1.c	88;"	d	file:
FP_PS_lower	sim/mips/cp1.c	87;"	d	file:
FP_PS_upper	sim/mips/cp1.c	86;"	d	file:
FP_PZERO	sim/rx/fpu.c	/^  FP_PZERO,$/;"	e	enum:__anon504	file:
FP_Parts	sim/rx/fpu.c	/^} FP_Parts;$/;"	t	typeref:struct:__anon505	file:
FP_QNAN	sim/rx/fpu.c	/^  FP_QNAN,$/;"	e	enum:__anon504	file:
FP_RAISE	sim/rx/fpu.c	61;"	d	file:
FP_REGISTER_SIZE	gdb/arm-tdep.h	38;"	d
FP_REGNUM	gdb/sh-tdep.h	/^    FP_REGNUM = 14,$/;"	e	enum:__anon1841
FP_REGNUM	sim/h8300/sim-main.h	/^  FP_REGNUM = R6_REGNUM,	\/* Contains address of executing$/;"	e	enum:h8_regnum
FP_REGS	gdb/gdbserver/linux-low.h	/^  FP_REGS,$/;"	e	enum:regset_type
FP_RM_NEAREST	sim/mips/cp1.h	74;"	d
FP_RM_TOMINF	sim/mips/cp1.h	77;"	d
FP_RM_TOPINF	sim/mips/cp1.h	76;"	d
FP_RM_TOZERO	sim/mips/cp1.h	75;"	d
FP_S	include/opcode/mips.h	1072;"	d
FP_SELECT_MASK	include/opcode/visium.h	75;"	d
FP_SEQ_ERR	sim/erc32/exec.c	103;"	d	file:
FP_SINGLE	sim/mn10300/mn10300_sim.h	220;"	d
FP_SNAN	sim/rx/fpu.c	/^  FP_SNAN$/;"	e	enum:__anon504	file:
FP_Type	sim/rx/fpu.c	/^} FP_Type;$/;"	t	typeref:enum:__anon504	file:
FP_UNARY	sim/sh/interp.c	465;"	d	file:
FP_UNIMP	sim/erc32/exec.c	102;"	d	file:
FP_V8_3	opcodes/aarch64-tbl.h	2178;"	d
FP_formats	sim/mips/sim-main.h	/^} FP_formats;$/;"	t	typeref:enum:__anon847
FR	sim/sh/interp.c	420;"	d	file:
FR0_REGNUM	gdb/sh-tdep.h	/^    FR0_REGNUM = 25,$/;"	e	enum:__anon1841
FR30_CPU_H	opcodes/fr30-desc.h	27;"	d
FR30_F_ANYOF	opcodes/fr30-desc.h	/^  FR30_F_NIL, FR30_F_ANYOF, FR30_F_OP1, FR30_F_OP2$/;"	e	enum:ifield_type
FR30_F_CC	opcodes/fr30-desc.h	/^ , FR30_F_OP3, FR30_F_OP4, FR30_F_OP5, FR30_F_CC$/;"	e	enum:ifield_type
FR30_F_CCC	opcodes/fr30-desc.h	/^ , FR30_F_CCC, FR30_F_RJ, FR30_F_RI, FR30_F_RS1$/;"	e	enum:ifield_type
FR30_F_CRI	opcodes/fr30-desc.h	/^ , FR30_F_CRI, FR30_F_U4, FR30_F_U4C, FR30_F_I4$/;"	e	enum:ifield_type
FR30_F_CRJ	opcodes/fr30-desc.h	/^ , FR30_F_RS2, FR30_F_RJC, FR30_F_RIC, FR30_F_CRJ$/;"	e	enum:ifield_type
FR30_F_DIR10	opcodes/fr30-desc.h	/^ , FR30_F_DIR10, FR30_F_REL12, FR30_F_REGLIST_HI_ST, FR30_F_REGLIST_LOW_ST$/;"	e	enum:ifield_type
FR30_F_DIR8	opcodes/fr30-desc.h	/^ , FR30_F_U10, FR30_F_REL9, FR30_F_DIR8, FR30_F_DIR9$/;"	e	enum:ifield_type
FR30_F_DIR9	opcodes/fr30-desc.h	/^ , FR30_F_U10, FR30_F_REL9, FR30_F_DIR8, FR30_F_DIR9$/;"	e	enum:ifield_type
FR30_F_DISP10	opcodes/fr30-desc.h	/^ , FR30_F_DISP8, FR30_F_DISP9, FR30_F_DISP10, FR30_F_S10$/;"	e	enum:ifield_type
FR30_F_DISP8	opcodes/fr30-desc.h	/^ , FR30_F_DISP8, FR30_F_DISP9, FR30_F_DISP10, FR30_F_S10$/;"	e	enum:ifield_type
FR30_F_DISP9	opcodes/fr30-desc.h	/^ , FR30_F_DISP8, FR30_F_DISP9, FR30_F_DISP10, FR30_F_S10$/;"	e	enum:ifield_type
FR30_F_I20	opcodes/fr30-desc.h	/^ , FR30_F_I20_16, FR30_F_I20, FR30_F_I32, FR30_F_UDISP6$/;"	e	enum:ifield_type
FR30_F_I20_16	opcodes/fr30-desc.h	/^ , FR30_F_I20_16, FR30_F_I20, FR30_F_I32, FR30_F_UDISP6$/;"	e	enum:ifield_type
FR30_F_I20_4	opcodes/fr30-desc.h	/^ , FR30_F_M4, FR30_F_U8, FR30_F_I8, FR30_F_I20_4$/;"	e	enum:ifield_type
FR30_F_I20_MULTI_IFIELD	opcodes/fr30-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FR30_F_I20_MULTI_IFIELD [] =$/;"	v
FR30_F_I20_MULTI_IFIELD	opcodes/fr30-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FR30_F_I20_MULTI_IFIELD [];$/;"	v
FR30_F_I32	opcodes/fr30-desc.h	/^ , FR30_F_I20_16, FR30_F_I20, FR30_F_I32, FR30_F_UDISP6$/;"	e	enum:ifield_type
FR30_F_I4	opcodes/fr30-desc.h	/^ , FR30_F_CRI, FR30_F_U4, FR30_F_U4C, FR30_F_I4$/;"	e	enum:ifield_type
FR30_F_I8	opcodes/fr30-desc.h	/^ , FR30_F_M4, FR30_F_U8, FR30_F_I8, FR30_F_I20_4$/;"	e	enum:ifield_type
FR30_F_M4	opcodes/fr30-desc.h	/^ , FR30_F_M4, FR30_F_U8, FR30_F_I8, FR30_F_I20_4$/;"	e	enum:ifield_type
FR30_F_MAX	opcodes/fr30-desc.h	/^ , FR30_F_REGLIST_HI_LD, FR30_F_REGLIST_LOW_LD, FR30_F_MAX$/;"	e	enum:ifield_type
FR30_F_NIL	opcodes/fr30-desc.h	/^  FR30_F_NIL, FR30_F_ANYOF, FR30_F_OP1, FR30_F_OP2$/;"	e	enum:ifield_type
FR30_F_OP1	opcodes/fr30-desc.h	/^  FR30_F_NIL, FR30_F_ANYOF, FR30_F_OP1, FR30_F_OP2$/;"	e	enum:ifield_type
FR30_F_OP2	opcodes/fr30-desc.h	/^  FR30_F_NIL, FR30_F_ANYOF, FR30_F_OP1, FR30_F_OP2$/;"	e	enum:ifield_type
FR30_F_OP3	opcodes/fr30-desc.h	/^ , FR30_F_OP3, FR30_F_OP4, FR30_F_OP5, FR30_F_CC$/;"	e	enum:ifield_type
FR30_F_OP4	opcodes/fr30-desc.h	/^ , FR30_F_OP3, FR30_F_OP4, FR30_F_OP5, FR30_F_CC$/;"	e	enum:ifield_type
FR30_F_OP5	opcodes/fr30-desc.h	/^ , FR30_F_OP3, FR30_F_OP4, FR30_F_OP5, FR30_F_CC$/;"	e	enum:ifield_type
FR30_F_REGLIST_HI_LD	opcodes/fr30-desc.h	/^ , FR30_F_REGLIST_HI_LD, FR30_F_REGLIST_LOW_LD, FR30_F_MAX$/;"	e	enum:ifield_type
FR30_F_REGLIST_HI_ST	opcodes/fr30-desc.h	/^ , FR30_F_DIR10, FR30_F_REL12, FR30_F_REGLIST_HI_ST, FR30_F_REGLIST_LOW_ST$/;"	e	enum:ifield_type
FR30_F_REGLIST_LOW_LD	opcodes/fr30-desc.h	/^ , FR30_F_REGLIST_HI_LD, FR30_F_REGLIST_LOW_LD, FR30_F_MAX$/;"	e	enum:ifield_type
FR30_F_REGLIST_LOW_ST	opcodes/fr30-desc.h	/^ , FR30_F_DIR10, FR30_F_REL12, FR30_F_REGLIST_HI_ST, FR30_F_REGLIST_LOW_ST$/;"	e	enum:ifield_type
FR30_F_REL12	opcodes/fr30-desc.h	/^ , FR30_F_DIR10, FR30_F_REL12, FR30_F_REGLIST_HI_ST, FR30_F_REGLIST_LOW_ST$/;"	e	enum:ifield_type
FR30_F_REL9	opcodes/fr30-desc.h	/^ , FR30_F_U10, FR30_F_REL9, FR30_F_DIR8, FR30_F_DIR9$/;"	e	enum:ifield_type
FR30_F_RI	opcodes/fr30-desc.h	/^ , FR30_F_CCC, FR30_F_RJ, FR30_F_RI, FR30_F_RS1$/;"	e	enum:ifield_type
FR30_F_RIC	opcodes/fr30-desc.h	/^ , FR30_F_RS2, FR30_F_RJC, FR30_F_RIC, FR30_F_CRJ$/;"	e	enum:ifield_type
FR30_F_RJ	opcodes/fr30-desc.h	/^ , FR30_F_CCC, FR30_F_RJ, FR30_F_RI, FR30_F_RS1$/;"	e	enum:ifield_type
FR30_F_RJC	opcodes/fr30-desc.h	/^ , FR30_F_RS2, FR30_F_RJC, FR30_F_RIC, FR30_F_CRJ$/;"	e	enum:ifield_type
FR30_F_RS1	opcodes/fr30-desc.h	/^ , FR30_F_CCC, FR30_F_RJ, FR30_F_RI, FR30_F_RS1$/;"	e	enum:ifield_type
FR30_F_RS2	opcodes/fr30-desc.h	/^ , FR30_F_RS2, FR30_F_RJC, FR30_F_RIC, FR30_F_CRJ$/;"	e	enum:ifield_type
FR30_F_S10	opcodes/fr30-desc.h	/^ , FR30_F_DISP8, FR30_F_DISP9, FR30_F_DISP10, FR30_F_S10$/;"	e	enum:ifield_type
FR30_F_U10	opcodes/fr30-desc.h	/^ , FR30_F_U10, FR30_F_REL9, FR30_F_DIR8, FR30_F_DIR9$/;"	e	enum:ifield_type
FR30_F_U4	opcodes/fr30-desc.h	/^ , FR30_F_CRI, FR30_F_U4, FR30_F_U4C, FR30_F_I4$/;"	e	enum:ifield_type
FR30_F_U4C	opcodes/fr30-desc.h	/^ , FR30_F_CRI, FR30_F_U4, FR30_F_U4C, FR30_F_I4$/;"	e	enum:ifield_type
FR30_F_U8	opcodes/fr30-desc.h	/^ , FR30_F_M4, FR30_F_U8, FR30_F_I8, FR30_F_I20_4$/;"	e	enum:ifield_type
FR30_F_UDISP6	opcodes/fr30-desc.h	/^ , FR30_F_I20_16, FR30_F_I20, FR30_F_I32, FR30_F_UDISP6$/;"	e	enum:ifield_type
FR30_INSN_ADD	opcodes/fr30-opc.h	/^  FR30_INSN_INVALID, FR30_INSN_ADD, FR30_INSN_ADDI, FR30_INSN_ADD2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADD2	opcodes/fr30-opc.h	/^  FR30_INSN_INVALID, FR30_INSN_ADD, FR30_INSN_ADDI, FR30_INSN_ADD2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDC	opcodes/fr30-opc.h	/^ , FR30_INSN_ADDC, FR30_INSN_ADDN, FR30_INSN_ADDNI, FR30_INSN_ADDN2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDI	opcodes/fr30-opc.h	/^  FR30_INSN_INVALID, FR30_INSN_ADD, FR30_INSN_ADDI, FR30_INSN_ADD2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDN	opcodes/fr30-opc.h	/^ , FR30_INSN_ADDC, FR30_INSN_ADDN, FR30_INSN_ADDNI, FR30_INSN_ADDN2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDN2	opcodes/fr30-opc.h	/^ , FR30_INSN_ADDC, FR30_INSN_ADDN, FR30_INSN_ADDNI, FR30_INSN_ADDN2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDNI	opcodes/fr30-opc.h	/^ , FR30_INSN_ADDC, FR30_INSN_ADDN, FR30_INSN_ADDNI, FR30_INSN_ADDN2$/;"	e	enum:cgen_insn_type
FR30_INSN_ADDSP	opcodes/fr30-opc.h	/^ , FR30_INSN_ORCCR, FR30_INSN_STILM, FR30_INSN_ADDSP, FR30_INSN_EXTSB$/;"	e	enum:cgen_insn_type
FR30_INSN_AND	opcodes/fr30-opc.h	/^ , FR30_INSN_CMPI, FR30_INSN_CMP2, FR30_INSN_AND, FR30_INSN_OR$/;"	e	enum:cgen_insn_type
FR30_INSN_ANDB	opcodes/fr30-opc.h	/^ , FR30_INSN_EOR, FR30_INSN_ANDM, FR30_INSN_ANDH, FR30_INSN_ANDB$/;"	e	enum:cgen_insn_type
FR30_INSN_ANDCCR	opcodes/fr30-opc.h	/^ , FR30_INSN_COPST, FR30_INSN_COPSV, FR30_INSN_NOP, FR30_INSN_ANDCCR$/;"	e	enum:cgen_insn_type
FR30_INSN_ANDH	opcodes/fr30-opc.h	/^ , FR30_INSN_EOR, FR30_INSN_ANDM, FR30_INSN_ANDH, FR30_INSN_ANDB$/;"	e	enum:cgen_insn_type
FR30_INSN_ANDM	opcodes/fr30-opc.h	/^ , FR30_INSN_EOR, FR30_INSN_ANDM, FR30_INSN_ANDH, FR30_INSN_ANDB$/;"	e	enum:cgen_insn_type
FR30_INSN_ASR	opcodes/fr30-opc.h	/^ , FR30_INSN_LSRI, FR30_INSN_LSR2, FR30_INSN_ASR, FR30_INSN_ASRI$/;"	e	enum:cgen_insn_type
FR30_INSN_ASR2	opcodes/fr30-opc.h	/^ , FR30_INSN_ASR2, FR30_INSN_LDI8, FR30_INSN_LDI20, FR30_INSN_LDI32$/;"	e	enum:cgen_insn_type
FR30_INSN_ASRI	opcodes/fr30-opc.h	/^ , FR30_INSN_LSRI, FR30_INSN_LSR2, FR30_INSN_ASR, FR30_INSN_ASRI$/;"	e	enum:cgen_insn_type
FR30_INSN_BANDH	opcodes/fr30-opc.h	/^ , FR30_INSN_BEORL, FR30_INSN_BANDH, FR30_INSN_BORH, FR30_INSN_BEORH$/;"	e	enum:cgen_insn_type
FR30_INSN_BANDL	opcodes/fr30-opc.h	/^ , FR30_INSN_EORH, FR30_INSN_EORB, FR30_INSN_BANDL, FR30_INSN_BORL$/;"	e	enum:cgen_insn_type
FR30_INSN_BC	opcodes/fr30-opc.h	/^ , FR30_INSN_BNED, FR30_INSN_BNE, FR30_INSN_BCD, FR30_INSN_BC$/;"	e	enum:cgen_insn_type
FR30_INSN_BCD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNED, FR30_INSN_BNE, FR30_INSN_BCD, FR30_INSN_BC$/;"	e	enum:cgen_insn_type
FR30_INSN_BEORH	opcodes/fr30-opc.h	/^ , FR30_INSN_BEORL, FR30_INSN_BANDH, FR30_INSN_BORH, FR30_INSN_BEORH$/;"	e	enum:cgen_insn_type
FR30_INSN_BEORL	opcodes/fr30-opc.h	/^ , FR30_INSN_BEORL, FR30_INSN_BANDH, FR30_INSN_BORH, FR30_INSN_BEORH$/;"	e	enum:cgen_insn_type
FR30_INSN_BEQ	opcodes/fr30-opc.h	/^ , FR30_INSN_BNOD, FR30_INSN_BNO, FR30_INSN_BEQD, FR30_INSN_BEQ$/;"	e	enum:cgen_insn_type
FR30_INSN_BEQD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNOD, FR30_INSN_BNO, FR30_INSN_BEQD, FR30_INSN_BEQ$/;"	e	enum:cgen_insn_type
FR30_INSN_BGE	opcodes/fr30-opc.h	/^ , FR30_INSN_BGED, FR30_INSN_BGE, FR30_INSN_BLED, FR30_INSN_BLE$/;"	e	enum:cgen_insn_type
FR30_INSN_BGED	opcodes/fr30-opc.h	/^ , FR30_INSN_BGED, FR30_INSN_BGE, FR30_INSN_BLED, FR30_INSN_BLE$/;"	e	enum:cgen_insn_type
FR30_INSN_BGT	opcodes/fr30-opc.h	/^ , FR30_INSN_BGTD, FR30_INSN_BGT, FR30_INSN_BLSD, FR30_INSN_BLS$/;"	e	enum:cgen_insn_type
FR30_INSN_BGTD	opcodes/fr30-opc.h	/^ , FR30_INSN_BGTD, FR30_INSN_BGT, FR30_INSN_BLSD, FR30_INSN_BLS$/;"	e	enum:cgen_insn_type
FR30_INSN_BHI	opcodes/fr30-opc.h	/^ , FR30_INSN_BHID, FR30_INSN_BHI, FR30_INSN_DMOVR13, FR30_INSN_DMOVR13H$/;"	e	enum:cgen_insn_type
FR30_INSN_BHID	opcodes/fr30-opc.h	/^ , FR30_INSN_BHID, FR30_INSN_BHI, FR30_INSN_DMOVR13, FR30_INSN_DMOVR13H$/;"	e	enum:cgen_insn_type
FR30_INSN_BLE	opcodes/fr30-opc.h	/^ , FR30_INSN_BGED, FR30_INSN_BGE, FR30_INSN_BLED, FR30_INSN_BLE$/;"	e	enum:cgen_insn_type
FR30_INSN_BLED	opcodes/fr30-opc.h	/^ , FR30_INSN_BGED, FR30_INSN_BGE, FR30_INSN_BLED, FR30_INSN_BLE$/;"	e	enum:cgen_insn_type
FR30_INSN_BLS	opcodes/fr30-opc.h	/^ , FR30_INSN_BGTD, FR30_INSN_BGT, FR30_INSN_BLSD, FR30_INSN_BLS$/;"	e	enum:cgen_insn_type
FR30_INSN_BLSD	opcodes/fr30-opc.h	/^ , FR30_INSN_BGTD, FR30_INSN_BGT, FR30_INSN_BLSD, FR30_INSN_BLS$/;"	e	enum:cgen_insn_type
FR30_INSN_BLT	opcodes/fr30-opc.h	/^ , FR30_INSN_BNVD, FR30_INSN_BNV, FR30_INSN_BLTD, FR30_INSN_BLT$/;"	e	enum:cgen_insn_type
FR30_INSN_BLTD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNVD, FR30_INSN_BNV, FR30_INSN_BLTD, FR30_INSN_BLT$/;"	e	enum:cgen_insn_type
FR30_INSN_BN	opcodes/fr30-opc.h	/^ , FR30_INSN_BNCD, FR30_INSN_BNC, FR30_INSN_BND, FR30_INSN_BN$/;"	e	enum:cgen_insn_type
FR30_INSN_BNC	opcodes/fr30-opc.h	/^ , FR30_INSN_BNCD, FR30_INSN_BNC, FR30_INSN_BND, FR30_INSN_BN$/;"	e	enum:cgen_insn_type
FR30_INSN_BNCD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNCD, FR30_INSN_BNC, FR30_INSN_BND, FR30_INSN_BN$/;"	e	enum:cgen_insn_type
FR30_INSN_BND	opcodes/fr30-opc.h	/^ , FR30_INSN_BNCD, FR30_INSN_BNC, FR30_INSN_BND, FR30_INSN_BN$/;"	e	enum:cgen_insn_type
FR30_INSN_BNE	opcodes/fr30-opc.h	/^ , FR30_INSN_BNED, FR30_INSN_BNE, FR30_INSN_BCD, FR30_INSN_BC$/;"	e	enum:cgen_insn_type
FR30_INSN_BNED	opcodes/fr30-opc.h	/^ , FR30_INSN_BNED, FR30_INSN_BNE, FR30_INSN_BCD, FR30_INSN_BC$/;"	e	enum:cgen_insn_type
FR30_INSN_BNO	opcodes/fr30-opc.h	/^ , FR30_INSN_BNOD, FR30_INSN_BNO, FR30_INSN_BEQD, FR30_INSN_BEQ$/;"	e	enum:cgen_insn_type
FR30_INSN_BNOD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNOD, FR30_INSN_BNO, FR30_INSN_BEQD, FR30_INSN_BEQ$/;"	e	enum:cgen_insn_type
FR30_INSN_BNV	opcodes/fr30-opc.h	/^ , FR30_INSN_BNVD, FR30_INSN_BNV, FR30_INSN_BLTD, FR30_INSN_BLT$/;"	e	enum:cgen_insn_type
FR30_INSN_BNVD	opcodes/fr30-opc.h	/^ , FR30_INSN_BNVD, FR30_INSN_BNV, FR30_INSN_BLTD, FR30_INSN_BLT$/;"	e	enum:cgen_insn_type
FR30_INSN_BORH	opcodes/fr30-opc.h	/^ , FR30_INSN_BEORL, FR30_INSN_BANDH, FR30_INSN_BORH, FR30_INSN_BEORH$/;"	e	enum:cgen_insn_type
FR30_INSN_BORL	opcodes/fr30-opc.h	/^ , FR30_INSN_EORH, FR30_INSN_EORB, FR30_INSN_BANDL, FR30_INSN_BORL$/;"	e	enum:cgen_insn_type
FR30_INSN_BP	opcodes/fr30-opc.h	/^ , FR30_INSN_BPD, FR30_INSN_BP, FR30_INSN_BVD, FR30_INSN_BV$/;"	e	enum:cgen_insn_type
FR30_INSN_BPD	opcodes/fr30-opc.h	/^ , FR30_INSN_BPD, FR30_INSN_BP, FR30_INSN_BVD, FR30_INSN_BV$/;"	e	enum:cgen_insn_type
FR30_INSN_BRA	opcodes/fr30-opc.h	/^ , FR30_INSN_INTE, FR30_INSN_RETI, FR30_INSN_BRAD, FR30_INSN_BRA$/;"	e	enum:cgen_insn_type
FR30_INSN_BRAD	opcodes/fr30-opc.h	/^ , FR30_INSN_INTE, FR30_INSN_RETI, FR30_INSN_BRAD, FR30_INSN_BRA$/;"	e	enum:cgen_insn_type
FR30_INSN_BTSTH	opcodes/fr30-opc.h	/^ , FR30_INSN_BTSTL, FR30_INSN_BTSTH, FR30_INSN_MUL, FR30_INSN_MULU$/;"	e	enum:cgen_insn_type
FR30_INSN_BTSTL	opcodes/fr30-opc.h	/^ , FR30_INSN_BTSTL, FR30_INSN_BTSTH, FR30_INSN_MUL, FR30_INSN_MULU$/;"	e	enum:cgen_insn_type
FR30_INSN_BV	opcodes/fr30-opc.h	/^ , FR30_INSN_BPD, FR30_INSN_BP, FR30_INSN_BVD, FR30_INSN_BV$/;"	e	enum:cgen_insn_type
FR30_INSN_BVD	opcodes/fr30-opc.h	/^ , FR30_INSN_BPD, FR30_INSN_BP, FR30_INSN_BVD, FR30_INSN_BV$/;"	e	enum:cgen_insn_type
FR30_INSN_CALL	opcodes/fr30-opc.h	/^ , FR30_INSN_JMPD, FR30_INSN_CALLR, FR30_INSN_CALLRD, FR30_INSN_CALL$/;"	e	enum:cgen_insn_type
FR30_INSN_CALLD	opcodes/fr30-opc.h	/^ , FR30_INSN_CALLD, FR30_INSN_RET, FR30_INSN_RET_D, FR30_INSN_INT$/;"	e	enum:cgen_insn_type
FR30_INSN_CALLR	opcodes/fr30-opc.h	/^ , FR30_INSN_JMPD, FR30_INSN_CALLR, FR30_INSN_CALLRD, FR30_INSN_CALL$/;"	e	enum:cgen_insn_type
FR30_INSN_CALLRD	opcodes/fr30-opc.h	/^ , FR30_INSN_JMPD, FR30_INSN_CALLR, FR30_INSN_CALLRD, FR30_INSN_CALL$/;"	e	enum:cgen_insn_type
FR30_INSN_CMP	opcodes/fr30-opc.h	/^ , FR30_INSN_SUB, FR30_INSN_SUBC, FR30_INSN_SUBN, FR30_INSN_CMP$/;"	e	enum:cgen_insn_type
FR30_INSN_CMP2	opcodes/fr30-opc.h	/^ , FR30_INSN_CMPI, FR30_INSN_CMP2, FR30_INSN_AND, FR30_INSN_OR$/;"	e	enum:cgen_insn_type
FR30_INSN_CMPI	opcodes/fr30-opc.h	/^ , FR30_INSN_CMPI, FR30_INSN_CMP2, FR30_INSN_AND, FR30_INSN_OR$/;"	e	enum:cgen_insn_type
FR30_INSN_COPLD	opcodes/fr30-opc.h	/^ , FR30_INSN_LDRES, FR30_INSN_STRES, FR30_INSN_COPOP, FR30_INSN_COPLD$/;"	e	enum:cgen_insn_type
FR30_INSN_COPOP	opcodes/fr30-opc.h	/^ , FR30_INSN_LDRES, FR30_INSN_STRES, FR30_INSN_COPOP, FR30_INSN_COPLD$/;"	e	enum:cgen_insn_type
FR30_INSN_COPST	opcodes/fr30-opc.h	/^ , FR30_INSN_COPST, FR30_INSN_COPSV, FR30_INSN_NOP, FR30_INSN_ANDCCR$/;"	e	enum:cgen_insn_type
FR30_INSN_COPSV	opcodes/fr30-opc.h	/^ , FR30_INSN_COPST, FR30_INSN_COPSV, FR30_INSN_NOP, FR30_INSN_ANDCCR$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV0S	opcodes/fr30-opc.h	/^ , FR30_INSN_MULH, FR30_INSN_MULUH, FR30_INSN_DIV0S, FR30_INSN_DIV0U$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV0U	opcodes/fr30-opc.h	/^ , FR30_INSN_MULH, FR30_INSN_MULUH, FR30_INSN_DIV0S, FR30_INSN_DIV0U$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV1	opcodes/fr30-opc.h	/^ , FR30_INSN_DIV1, FR30_INSN_DIV2, FR30_INSN_DIV3, FR30_INSN_DIV4S$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV2	opcodes/fr30-opc.h	/^ , FR30_INSN_DIV1, FR30_INSN_DIV2, FR30_INSN_DIV3, FR30_INSN_DIV4S$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV3	opcodes/fr30-opc.h	/^ , FR30_INSN_DIV1, FR30_INSN_DIV2, FR30_INSN_DIV3, FR30_INSN_DIV4S$/;"	e	enum:cgen_insn_type
FR30_INSN_DIV4S	opcodes/fr30-opc.h	/^ , FR30_INSN_DIV1, FR30_INSN_DIV2, FR30_INSN_DIV3, FR30_INSN_DIV4S$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR15PI, FR30_INSN_DMOV2R13, FR30_INSN_DMOV2R13H, FR30_INSN_DMOV2R13B$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13B	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR15PI, FR30_INSN_DMOV2R13, FR30_INSN_DMOV2R13H, FR30_INSN_DMOV2R13B$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13H	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR15PI, FR30_INSN_DMOV2R13, FR30_INSN_DMOV2R13H, FR30_INSN_DMOV2R13B$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13PI	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOV2R13PI, FR30_INSN_DMOV2R13PIH, FR30_INSN_DMOV2R13PIB, FR30_INSN_DMOV2R15PD$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13PIB	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOV2R13PI, FR30_INSN_DMOV2R13PIH, FR30_INSN_DMOV2R13PIB, FR30_INSN_DMOV2R15PD$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R13PIH	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOV2R13PI, FR30_INSN_DMOV2R13PIH, FR30_INSN_DMOV2R13PIB, FR30_INSN_DMOV2R15PD$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOV2R15PD	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOV2R13PI, FR30_INSN_DMOV2R13PIH, FR30_INSN_DMOV2R13PIB, FR30_INSN_DMOV2R15PD$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13	opcodes/fr30-opc.h	/^ , FR30_INSN_BHID, FR30_INSN_BHI, FR30_INSN_DMOVR13, FR30_INSN_DMOVR13H$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13B	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR13B, FR30_INSN_DMOVR13PI, FR30_INSN_DMOVR13PIH, FR30_INSN_DMOVR13PIB$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13H	opcodes/fr30-opc.h	/^ , FR30_INSN_BHID, FR30_INSN_BHI, FR30_INSN_DMOVR13, FR30_INSN_DMOVR13H$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13PI	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR13B, FR30_INSN_DMOVR13PI, FR30_INSN_DMOVR13PIH, FR30_INSN_DMOVR13PIB$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13PIB	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR13B, FR30_INSN_DMOVR13PI, FR30_INSN_DMOVR13PIH, FR30_INSN_DMOVR13PIB$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR13PIH	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR13B, FR30_INSN_DMOVR13PI, FR30_INSN_DMOVR13PIH, FR30_INSN_DMOVR13PIB$/;"	e	enum:cgen_insn_type
FR30_INSN_DMOVR15PI	opcodes/fr30-opc.h	/^ , FR30_INSN_DMOVR15PI, FR30_INSN_DMOV2R13, FR30_INSN_DMOV2R13H, FR30_INSN_DMOV2R13B$/;"	e	enum:cgen_insn_type
FR30_INSN_ENTER	opcodes/fr30-opc.h	/^ , FR30_INSN_LDM1, FR30_INSN_STM0, FR30_INSN_STM1, FR30_INSN_ENTER$/;"	e	enum:cgen_insn_type
FR30_INSN_EOR	opcodes/fr30-opc.h	/^ , FR30_INSN_EOR, FR30_INSN_ANDM, FR30_INSN_ANDH, FR30_INSN_ANDB$/;"	e	enum:cgen_insn_type
FR30_INSN_EORB	opcodes/fr30-opc.h	/^ , FR30_INSN_EORH, FR30_INSN_EORB, FR30_INSN_BANDL, FR30_INSN_BORL$/;"	e	enum:cgen_insn_type
FR30_INSN_EORH	opcodes/fr30-opc.h	/^ , FR30_INSN_EORH, FR30_INSN_EORB, FR30_INSN_BANDL, FR30_INSN_BORL$/;"	e	enum:cgen_insn_type
FR30_INSN_EORM	opcodes/fr30-opc.h	/^ , FR30_INSN_ORM, FR30_INSN_ORH, FR30_INSN_ORB, FR30_INSN_EORM$/;"	e	enum:cgen_insn_type
FR30_INSN_EXTSB	opcodes/fr30-opc.h	/^ , FR30_INSN_ORCCR, FR30_INSN_STILM, FR30_INSN_ADDSP, FR30_INSN_EXTSB$/;"	e	enum:cgen_insn_type
FR30_INSN_EXTSH	opcodes/fr30-opc.h	/^ , FR30_INSN_EXTUB, FR30_INSN_EXTSH, FR30_INSN_EXTUH, FR30_INSN_LDM0$/;"	e	enum:cgen_insn_type
FR30_INSN_EXTUB	opcodes/fr30-opc.h	/^ , FR30_INSN_EXTUB, FR30_INSN_EXTSH, FR30_INSN_EXTUH, FR30_INSN_LDM0$/;"	e	enum:cgen_insn_type
FR30_INSN_EXTUH	opcodes/fr30-opc.h	/^ , FR30_INSN_EXTUB, FR30_INSN_EXTSH, FR30_INSN_EXTUH, FR30_INSN_LDM0$/;"	e	enum:cgen_insn_type
FR30_INSN_INT	opcodes/fr30-opc.h	/^ , FR30_INSN_CALLD, FR30_INSN_RET, FR30_INSN_RET_D, FR30_INSN_INT$/;"	e	enum:cgen_insn_type
FR30_INSN_INTE	opcodes/fr30-opc.h	/^ , FR30_INSN_INTE, FR30_INSN_RETI, FR30_INSN_BRAD, FR30_INSN_BRA$/;"	e	enum:cgen_insn_type
FR30_INSN_INVALID	opcodes/fr30-opc.h	/^  FR30_INSN_INVALID, FR30_INSN_ADD, FR30_INSN_ADDI, FR30_INSN_ADD2$/;"	e	enum:cgen_insn_type
FR30_INSN_JMP	opcodes/fr30-opc.h	/^ , FR30_INSN_MOVPS, FR30_INSN_MOV2DR, FR30_INSN_MOV2PS, FR30_INSN_JMP$/;"	e	enum:cgen_insn_type
FR30_INSN_JMPD	opcodes/fr30-opc.h	/^ , FR30_INSN_JMPD, FR30_INSN_CALLR, FR30_INSN_CALLRD, FR30_INSN_CALL$/;"	e	enum:cgen_insn_type
FR30_INSN_LD	opcodes/fr30-opc.h	/^ , FR30_INSN_LD, FR30_INSN_LDUH, FR30_INSN_LDUB, FR30_INSN_LDR13$/;"	e	enum:cgen_insn_type
FR30_INSN_LDI20	opcodes/fr30-opc.h	/^ , FR30_INSN_ASR2, FR30_INSN_LDI8, FR30_INSN_LDI20, FR30_INSN_LDI32$/;"	e	enum:cgen_insn_type
FR30_INSN_LDI32	opcodes/fr30-opc.h	/^ , FR30_INSN_ASR2, FR30_INSN_LDI8, FR30_INSN_LDI20, FR30_INSN_LDI32$/;"	e	enum:cgen_insn_type
FR30_INSN_LDI8	opcodes/fr30-opc.h	/^ , FR30_INSN_ASR2, FR30_INSN_LDI8, FR30_INSN_LDI20, FR30_INSN_LDI32$/;"	e	enum:cgen_insn_type
FR30_INSN_LDM0	opcodes/fr30-opc.h	/^ , FR30_INSN_EXTUB, FR30_INSN_EXTSH, FR30_INSN_EXTUH, FR30_INSN_LDM0$/;"	e	enum:cgen_insn_type
FR30_INSN_LDM1	opcodes/fr30-opc.h	/^ , FR30_INSN_LDM1, FR30_INSN_STM0, FR30_INSN_STM1, FR30_INSN_ENTER$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR13	opcodes/fr30-opc.h	/^ , FR30_INSN_LD, FR30_INSN_LDUH, FR30_INSN_LDUB, FR30_INSN_LDR13$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR13UB	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR13UH, FR30_INSN_LDR13UB, FR30_INSN_LDR14, FR30_INSN_LDR14UH$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR13UH	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR13UH, FR30_INSN_LDR13UB, FR30_INSN_LDR14, FR30_INSN_LDR14UH$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR14	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR13UH, FR30_INSN_LDR13UB, FR30_INSN_LDR14, FR30_INSN_LDR14UH$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR14UB	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR14UB, FR30_INSN_LDR15, FR30_INSN_LDR15GR, FR30_INSN_LDR15DR$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR14UH	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR13UH, FR30_INSN_LDR13UB, FR30_INSN_LDR14, FR30_INSN_LDR14UH$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR15	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR14UB, FR30_INSN_LDR15, FR30_INSN_LDR15GR, FR30_INSN_LDR15DR$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR15DR	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR14UB, FR30_INSN_LDR15, FR30_INSN_LDR15GR, FR30_INSN_LDR15DR$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR15GR	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR14UB, FR30_INSN_LDR15, FR30_INSN_LDR15GR, FR30_INSN_LDR15DR$/;"	e	enum:cgen_insn_type
FR30_INSN_LDR15PS	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR15PS, FR30_INSN_ST, FR30_INSN_STH, FR30_INSN_STB$/;"	e	enum:cgen_insn_type
FR30_INSN_LDRES	opcodes/fr30-opc.h	/^ , FR30_INSN_LDRES, FR30_INSN_STRES, FR30_INSN_COPOP, FR30_INSN_COPLD$/;"	e	enum:cgen_insn_type
FR30_INSN_LDUB	opcodes/fr30-opc.h	/^ , FR30_INSN_LD, FR30_INSN_LDUH, FR30_INSN_LDUB, FR30_INSN_LDR13$/;"	e	enum:cgen_insn_type
FR30_INSN_LDUH	opcodes/fr30-opc.h	/^ , FR30_INSN_LD, FR30_INSN_LDUH, FR30_INSN_LDUB, FR30_INSN_LDR13$/;"	e	enum:cgen_insn_type
FR30_INSN_LEAVE	opcodes/fr30-opc.h	/^ , FR30_INSN_LEAVE, FR30_INSN_XCHB$/;"	e	enum:cgen_insn_type
FR30_INSN_LSL	opcodes/fr30-opc.h	/^ , FR30_INSN_LSL, FR30_INSN_LSLI, FR30_INSN_LSL2, FR30_INSN_LSR$/;"	e	enum:cgen_insn_type
FR30_INSN_LSL2	opcodes/fr30-opc.h	/^ , FR30_INSN_LSL, FR30_INSN_LSLI, FR30_INSN_LSL2, FR30_INSN_LSR$/;"	e	enum:cgen_insn_type
FR30_INSN_LSLI	opcodes/fr30-opc.h	/^ , FR30_INSN_LSL, FR30_INSN_LSLI, FR30_INSN_LSL2, FR30_INSN_LSR$/;"	e	enum:cgen_insn_type
FR30_INSN_LSR	opcodes/fr30-opc.h	/^ , FR30_INSN_LSL, FR30_INSN_LSLI, FR30_INSN_LSL2, FR30_INSN_LSR$/;"	e	enum:cgen_insn_type
FR30_INSN_LSR2	opcodes/fr30-opc.h	/^ , FR30_INSN_LSRI, FR30_INSN_LSR2, FR30_INSN_ASR, FR30_INSN_ASRI$/;"	e	enum:cgen_insn_type
FR30_INSN_LSRI	opcodes/fr30-opc.h	/^ , FR30_INSN_LSRI, FR30_INSN_LSR2, FR30_INSN_ASR, FR30_INSN_ASRI$/;"	e	enum:cgen_insn_type
FR30_INSN_MOV	opcodes/fr30-opc.h	/^ , FR30_INSN_STR15DR, FR30_INSN_STR15PS, FR30_INSN_MOV, FR30_INSN_MOVDR$/;"	e	enum:cgen_insn_type
FR30_INSN_MOV2DR	opcodes/fr30-opc.h	/^ , FR30_INSN_MOVPS, FR30_INSN_MOV2DR, FR30_INSN_MOV2PS, FR30_INSN_JMP$/;"	e	enum:cgen_insn_type
FR30_INSN_MOV2PS	opcodes/fr30-opc.h	/^ , FR30_INSN_MOVPS, FR30_INSN_MOV2DR, FR30_INSN_MOV2PS, FR30_INSN_JMP$/;"	e	enum:cgen_insn_type
FR30_INSN_MOVDR	opcodes/fr30-opc.h	/^ , FR30_INSN_STR15DR, FR30_INSN_STR15PS, FR30_INSN_MOV, FR30_INSN_MOVDR$/;"	e	enum:cgen_insn_type
FR30_INSN_MOVPS	opcodes/fr30-opc.h	/^ , FR30_INSN_MOVPS, FR30_INSN_MOV2DR, FR30_INSN_MOV2PS, FR30_INSN_JMP$/;"	e	enum:cgen_insn_type
FR30_INSN_MUL	opcodes/fr30-opc.h	/^ , FR30_INSN_BTSTL, FR30_INSN_BTSTH, FR30_INSN_MUL, FR30_INSN_MULU$/;"	e	enum:cgen_insn_type
FR30_INSN_MULH	opcodes/fr30-opc.h	/^ , FR30_INSN_MULH, FR30_INSN_MULUH, FR30_INSN_DIV0S, FR30_INSN_DIV0U$/;"	e	enum:cgen_insn_type
FR30_INSN_MULU	opcodes/fr30-opc.h	/^ , FR30_INSN_BTSTL, FR30_INSN_BTSTH, FR30_INSN_MUL, FR30_INSN_MULU$/;"	e	enum:cgen_insn_type
FR30_INSN_MULUH	opcodes/fr30-opc.h	/^ , FR30_INSN_MULH, FR30_INSN_MULUH, FR30_INSN_DIV0S, FR30_INSN_DIV0U$/;"	e	enum:cgen_insn_type
FR30_INSN_NOP	opcodes/fr30-opc.h	/^ , FR30_INSN_COPST, FR30_INSN_COPSV, FR30_INSN_NOP, FR30_INSN_ANDCCR$/;"	e	enum:cgen_insn_type
FR30_INSN_OR	opcodes/fr30-opc.h	/^ , FR30_INSN_CMPI, FR30_INSN_CMP2, FR30_INSN_AND, FR30_INSN_OR$/;"	e	enum:cgen_insn_type
FR30_INSN_ORB	opcodes/fr30-opc.h	/^ , FR30_INSN_ORM, FR30_INSN_ORH, FR30_INSN_ORB, FR30_INSN_EORM$/;"	e	enum:cgen_insn_type
FR30_INSN_ORCCR	opcodes/fr30-opc.h	/^ , FR30_INSN_ORCCR, FR30_INSN_STILM, FR30_INSN_ADDSP, FR30_INSN_EXTSB$/;"	e	enum:cgen_insn_type
FR30_INSN_ORH	opcodes/fr30-opc.h	/^ , FR30_INSN_ORM, FR30_INSN_ORH, FR30_INSN_ORB, FR30_INSN_EORM$/;"	e	enum:cgen_insn_type
FR30_INSN_ORM	opcodes/fr30-opc.h	/^ , FR30_INSN_ORM, FR30_INSN_ORH, FR30_INSN_ORB, FR30_INSN_EORM$/;"	e	enum:cgen_insn_type
FR30_INSN_RET	opcodes/fr30-opc.h	/^ , FR30_INSN_CALLD, FR30_INSN_RET, FR30_INSN_RET_D, FR30_INSN_INT$/;"	e	enum:cgen_insn_type
FR30_INSN_RETI	opcodes/fr30-opc.h	/^ , FR30_INSN_INTE, FR30_INSN_RETI, FR30_INSN_BRAD, FR30_INSN_BRA$/;"	e	enum:cgen_insn_type
FR30_INSN_RET_D	opcodes/fr30-opc.h	/^ , FR30_INSN_CALLD, FR30_INSN_RET, FR30_INSN_RET_D, FR30_INSN_INT$/;"	e	enum:cgen_insn_type
FR30_INSN_ST	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR15PS, FR30_INSN_ST, FR30_INSN_STH, FR30_INSN_STB$/;"	e	enum:cgen_insn_type
FR30_INSN_STB	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR15PS, FR30_INSN_ST, FR30_INSN_STH, FR30_INSN_STB$/;"	e	enum:cgen_insn_type
FR30_INSN_STH	opcodes/fr30-opc.h	/^ , FR30_INSN_LDR15PS, FR30_INSN_ST, FR30_INSN_STH, FR30_INSN_STB$/;"	e	enum:cgen_insn_type
FR30_INSN_STILM	opcodes/fr30-opc.h	/^ , FR30_INSN_ORCCR, FR30_INSN_STILM, FR30_INSN_ADDSP, FR30_INSN_EXTSB$/;"	e	enum:cgen_insn_type
FR30_INSN_STM0	opcodes/fr30-opc.h	/^ , FR30_INSN_LDM1, FR30_INSN_STM0, FR30_INSN_STM1, FR30_INSN_ENTER$/;"	e	enum:cgen_insn_type
FR30_INSN_STM1	opcodes/fr30-opc.h	/^ , FR30_INSN_LDM1, FR30_INSN_STM0, FR30_INSN_STM1, FR30_INSN_ENTER$/;"	e	enum:cgen_insn_type
FR30_INSN_STR13	opcodes/fr30-opc.h	/^ , FR30_INSN_STR13, FR30_INSN_STR13H, FR30_INSN_STR13B, FR30_INSN_STR14$/;"	e	enum:cgen_insn_type
FR30_INSN_STR13B	opcodes/fr30-opc.h	/^ , FR30_INSN_STR13, FR30_INSN_STR13H, FR30_INSN_STR13B, FR30_INSN_STR14$/;"	e	enum:cgen_insn_type
FR30_INSN_STR13H	opcodes/fr30-opc.h	/^ , FR30_INSN_STR13, FR30_INSN_STR13H, FR30_INSN_STR13B, FR30_INSN_STR14$/;"	e	enum:cgen_insn_type
FR30_INSN_STR14	opcodes/fr30-opc.h	/^ , FR30_INSN_STR13, FR30_INSN_STR13H, FR30_INSN_STR13B, FR30_INSN_STR14$/;"	e	enum:cgen_insn_type
FR30_INSN_STR14B	opcodes/fr30-opc.h	/^ , FR30_INSN_STR14H, FR30_INSN_STR14B, FR30_INSN_STR15, FR30_INSN_STR15GR$/;"	e	enum:cgen_insn_type
FR30_INSN_STR14H	opcodes/fr30-opc.h	/^ , FR30_INSN_STR14H, FR30_INSN_STR14B, FR30_INSN_STR15, FR30_INSN_STR15GR$/;"	e	enum:cgen_insn_type
FR30_INSN_STR15	opcodes/fr30-opc.h	/^ , FR30_INSN_STR14H, FR30_INSN_STR14B, FR30_INSN_STR15, FR30_INSN_STR15GR$/;"	e	enum:cgen_insn_type
FR30_INSN_STR15DR	opcodes/fr30-opc.h	/^ , FR30_INSN_STR15DR, FR30_INSN_STR15PS, FR30_INSN_MOV, FR30_INSN_MOVDR$/;"	e	enum:cgen_insn_type
FR30_INSN_STR15GR	opcodes/fr30-opc.h	/^ , FR30_INSN_STR14H, FR30_INSN_STR14B, FR30_INSN_STR15, FR30_INSN_STR15GR$/;"	e	enum:cgen_insn_type
FR30_INSN_STR15PS	opcodes/fr30-opc.h	/^ , FR30_INSN_STR15DR, FR30_INSN_STR15PS, FR30_INSN_MOV, FR30_INSN_MOVDR$/;"	e	enum:cgen_insn_type
FR30_INSN_STRES	opcodes/fr30-opc.h	/^ , FR30_INSN_LDRES, FR30_INSN_STRES, FR30_INSN_COPOP, FR30_INSN_COPLD$/;"	e	enum:cgen_insn_type
FR30_INSN_SUB	opcodes/fr30-opc.h	/^ , FR30_INSN_SUB, FR30_INSN_SUBC, FR30_INSN_SUBN, FR30_INSN_CMP$/;"	e	enum:cgen_insn_type
FR30_INSN_SUBC	opcodes/fr30-opc.h	/^ , FR30_INSN_SUB, FR30_INSN_SUBC, FR30_INSN_SUBN, FR30_INSN_CMP$/;"	e	enum:cgen_insn_type
FR30_INSN_SUBN	opcodes/fr30-opc.h	/^ , FR30_INSN_SUB, FR30_INSN_SUBC, FR30_INSN_SUBN, FR30_INSN_CMP$/;"	e	enum:cgen_insn_type
FR30_INSN_XCHB	opcodes/fr30-opc.h	/^ , FR30_INSN_LEAVE, FR30_INSN_XCHB$/;"	e	enum:cgen_insn_type
FR30_OPC_H	opcodes/fr30-opc.h	27;"	d
FR30_OPERAND_CBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CBIT, FR30_OPERAND_IBIT, FR30_OPERAND_SBIT, FR30_OPERAND_TBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_CC	opcodes/fr30-desc.h	/^ , FR30_OPERAND_REGLIST_HI_LD, FR30_OPERAND_REGLIST_LOW_ST, FR30_OPERAND_REGLIST_HI_ST, FR30_OPERAND_CC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_CCC	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CCC, FR30_OPERAND_NBIT, FR30_OPERAND_VBIT, FR30_OPERAND_ZBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_CCR	opcodes/fr30-desc.h	/^ , FR30_OPERAND_D0BIT, FR30_OPERAND_D1BIT, FR30_OPERAND_CCR, FR30_OPERAND_SCR$/;"	e	enum:cgen_operand_type
FR30_OPERAND_CRI	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RJC, FR30_OPERAND_CRI, FR30_OPERAND_CRJ, FR30_OPERAND_RS1$/;"	e	enum:cgen_operand_type
FR30_OPERAND_CRJ	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RJC, FR30_OPERAND_CRI, FR30_OPERAND_CRJ, FR30_OPERAND_RS1$/;"	e	enum:cgen_operand_type
FR30_OPERAND_D0BIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_D0BIT, FR30_OPERAND_D1BIT, FR30_OPERAND_CCR, FR30_OPERAND_SCR$/;"	e	enum:cgen_operand_type
FR30_OPERAND_D1BIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_D0BIT, FR30_OPERAND_D1BIT, FR30_OPERAND_CCR, FR30_OPERAND_SCR$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DIR10	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DIR10, FR30_OPERAND_LABEL9, FR30_OPERAND_LABEL12, FR30_OPERAND_REGLIST_LOW_LD$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DIR8	opcodes/fr30-desc.h	/^ , FR30_OPERAND_M4, FR30_OPERAND_I20, FR30_OPERAND_DIR8, FR30_OPERAND_DIR9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DIR9	opcodes/fr30-desc.h	/^ , FR30_OPERAND_M4, FR30_OPERAND_I20, FR30_OPERAND_DIR8, FR30_OPERAND_DIR9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DISP10	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DISP10, FR30_OPERAND_S10, FR30_OPERAND_U10, FR30_OPERAND_I32$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DISP8	opcodes/fr30-desc.h	/^ , FR30_OPERAND_I8, FR30_OPERAND_UDISP6, FR30_OPERAND_DISP8, FR30_OPERAND_DISP9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_DISP9	opcodes/fr30-desc.h	/^ , FR30_OPERAND_I8, FR30_OPERAND_UDISP6, FR30_OPERAND_DISP8, FR30_OPERAND_DISP9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_I20	opcodes/fr30-desc.h	/^ , FR30_OPERAND_M4, FR30_OPERAND_I20, FR30_OPERAND_DIR8, FR30_OPERAND_DIR9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_I32	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DISP10, FR30_OPERAND_S10, FR30_OPERAND_U10, FR30_OPERAND_I32$/;"	e	enum:cgen_operand_type
FR30_OPERAND_I8	opcodes/fr30-desc.h	/^ , FR30_OPERAND_I8, FR30_OPERAND_UDISP6, FR30_OPERAND_DISP8, FR30_OPERAND_DISP9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_IBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CBIT, FR30_OPERAND_IBIT, FR30_OPERAND_SBIT, FR30_OPERAND_TBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_ILM	opcodes/fr30-desc.h	/^ , FR30_OPERAND_ILM, FR30_OPERAND_MAX$/;"	e	enum:cgen_operand_type
FR30_OPERAND_LABEL12	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DIR10, FR30_OPERAND_LABEL9, FR30_OPERAND_LABEL12, FR30_OPERAND_REGLIST_LOW_LD$/;"	e	enum:cgen_operand_type
FR30_OPERAND_LABEL9	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DIR10, FR30_OPERAND_LABEL9, FR30_OPERAND_LABEL12, FR30_OPERAND_REGLIST_LOW_LD$/;"	e	enum:cgen_operand_type
FR30_OPERAND_M4	opcodes/fr30-desc.h	/^ , FR30_OPERAND_M4, FR30_OPERAND_I20, FR30_OPERAND_DIR8, FR30_OPERAND_DIR9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_MAX	opcodes/fr30-desc.h	/^ , FR30_OPERAND_ILM, FR30_OPERAND_MAX$/;"	e	enum:cgen_operand_type
FR30_OPERAND_NBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CCC, FR30_OPERAND_NBIT, FR30_OPERAND_VBIT, FR30_OPERAND_ZBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_PC	opcodes/fr30-desc.h	/^  FR30_OPERAND_PC, FR30_OPERAND_RI, FR30_OPERAND_RJ, FR30_OPERAND_RIC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_PS	opcodes/fr30-desc.h	/^ , FR30_OPERAND_PS, FR30_OPERAND_U4, FR30_OPERAND_U4C, FR30_OPERAND_U8$/;"	e	enum:cgen_operand_type
FR30_OPERAND_R13	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RS2, FR30_OPERAND_R13, FR30_OPERAND_R14, FR30_OPERAND_R15$/;"	e	enum:cgen_operand_type
FR30_OPERAND_R14	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RS2, FR30_OPERAND_R13, FR30_OPERAND_R14, FR30_OPERAND_R15$/;"	e	enum:cgen_operand_type
FR30_OPERAND_R15	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RS2, FR30_OPERAND_R13, FR30_OPERAND_R14, FR30_OPERAND_R15$/;"	e	enum:cgen_operand_type
FR30_OPERAND_REGLIST_HI_LD	opcodes/fr30-desc.h	/^ , FR30_OPERAND_REGLIST_HI_LD, FR30_OPERAND_REGLIST_LOW_ST, FR30_OPERAND_REGLIST_HI_ST, FR30_OPERAND_CC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_REGLIST_HI_ST	opcodes/fr30-desc.h	/^ , FR30_OPERAND_REGLIST_HI_LD, FR30_OPERAND_REGLIST_LOW_ST, FR30_OPERAND_REGLIST_HI_ST, FR30_OPERAND_CC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_REGLIST_LOW_LD	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DIR10, FR30_OPERAND_LABEL9, FR30_OPERAND_LABEL12, FR30_OPERAND_REGLIST_LOW_LD$/;"	e	enum:cgen_operand_type
FR30_OPERAND_REGLIST_LOW_ST	opcodes/fr30-desc.h	/^ , FR30_OPERAND_REGLIST_HI_LD, FR30_OPERAND_REGLIST_LOW_ST, FR30_OPERAND_REGLIST_HI_ST, FR30_OPERAND_CC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RI	opcodes/fr30-desc.h	/^  FR30_OPERAND_PC, FR30_OPERAND_RI, FR30_OPERAND_RJ, FR30_OPERAND_RIC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RIC	opcodes/fr30-desc.h	/^  FR30_OPERAND_PC, FR30_OPERAND_RI, FR30_OPERAND_RJ, FR30_OPERAND_RIC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RJ	opcodes/fr30-desc.h	/^  FR30_OPERAND_PC, FR30_OPERAND_RI, FR30_OPERAND_RJ, FR30_OPERAND_RIC$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RJC	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RJC, FR30_OPERAND_CRI, FR30_OPERAND_CRJ, FR30_OPERAND_RS1$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RS1	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RJC, FR30_OPERAND_CRI, FR30_OPERAND_CRJ, FR30_OPERAND_RS1$/;"	e	enum:cgen_operand_type
FR30_OPERAND_RS2	opcodes/fr30-desc.h	/^ , FR30_OPERAND_RS2, FR30_OPERAND_R13, FR30_OPERAND_R14, FR30_OPERAND_R15$/;"	e	enum:cgen_operand_type
FR30_OPERAND_S10	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DISP10, FR30_OPERAND_S10, FR30_OPERAND_U10, FR30_OPERAND_I32$/;"	e	enum:cgen_operand_type
FR30_OPERAND_SBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CBIT, FR30_OPERAND_IBIT, FR30_OPERAND_SBIT, FR30_OPERAND_TBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_SCR	opcodes/fr30-desc.h	/^ , FR30_OPERAND_D0BIT, FR30_OPERAND_D1BIT, FR30_OPERAND_CCR, FR30_OPERAND_SCR$/;"	e	enum:cgen_operand_type
FR30_OPERAND_TBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CBIT, FR30_OPERAND_IBIT, FR30_OPERAND_SBIT, FR30_OPERAND_TBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_U10	opcodes/fr30-desc.h	/^ , FR30_OPERAND_DISP10, FR30_OPERAND_S10, FR30_OPERAND_U10, FR30_OPERAND_I32$/;"	e	enum:cgen_operand_type
FR30_OPERAND_U4	opcodes/fr30-desc.h	/^ , FR30_OPERAND_PS, FR30_OPERAND_U4, FR30_OPERAND_U4C, FR30_OPERAND_U8$/;"	e	enum:cgen_operand_type
FR30_OPERAND_U4C	opcodes/fr30-desc.h	/^ , FR30_OPERAND_PS, FR30_OPERAND_U4, FR30_OPERAND_U4C, FR30_OPERAND_U8$/;"	e	enum:cgen_operand_type
FR30_OPERAND_U8	opcodes/fr30-desc.h	/^ , FR30_OPERAND_PS, FR30_OPERAND_U4, FR30_OPERAND_U4C, FR30_OPERAND_U8$/;"	e	enum:cgen_operand_type
FR30_OPERAND_UDISP6	opcodes/fr30-desc.h	/^ , FR30_OPERAND_I8, FR30_OPERAND_UDISP6, FR30_OPERAND_DISP8, FR30_OPERAND_DISP9$/;"	e	enum:cgen_operand_type
FR30_OPERAND_VBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CCC, FR30_OPERAND_NBIT, FR30_OPERAND_VBIT, FR30_OPERAND_ZBIT$/;"	e	enum:cgen_operand_type
FR30_OPERAND_ZBIT	opcodes/fr30-desc.h	/^ , FR30_OPERAND_CCC, FR30_OPERAND_NBIT, FR30_OPERAND_VBIT, FR30_OPERAND_ZBIT$/;"	e	enum:cgen_operand_type
FR400_MAJOR_ATTR	opcodes/frv-desc.h	/^} FR400_MAJOR_ATTR;$/;"	t	typeref:enum:fr400_major_attr
FR400_MAJOR_B_1	opcodes/frv-desc.h	/^ , FR400_MAJOR_I_4, FR400_MAJOR_I_5, FR400_MAJOR_B_1, FR400_MAJOR_B_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_B_2	opcodes/frv-desc.h	/^ , FR400_MAJOR_I_4, FR400_MAJOR_I_5, FR400_MAJOR_B_1, FR400_MAJOR_B_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_B_3	opcodes/frv-desc.h	/^ , FR400_MAJOR_B_3, FR400_MAJOR_B_4, FR400_MAJOR_B_5, FR400_MAJOR_B_6$/;"	e	enum:fr400_major_attr
FR400_MAJOR_B_4	opcodes/frv-desc.h	/^ , FR400_MAJOR_B_3, FR400_MAJOR_B_4, FR400_MAJOR_B_5, FR400_MAJOR_B_6$/;"	e	enum:fr400_major_attr
FR400_MAJOR_B_5	opcodes/frv-desc.h	/^ , FR400_MAJOR_B_3, FR400_MAJOR_B_4, FR400_MAJOR_B_5, FR400_MAJOR_B_6$/;"	e	enum:fr400_major_attr
FR400_MAJOR_B_6	opcodes/frv-desc.h	/^ , FR400_MAJOR_B_3, FR400_MAJOR_B_4, FR400_MAJOR_B_5, FR400_MAJOR_B_6$/;"	e	enum:fr400_major_attr
FR400_MAJOR_C_1	opcodes/frv-desc.h	/^ , FR400_MAJOR_C_1, FR400_MAJOR_C_2, FR400_MAJOR_M_1, FR400_MAJOR_M_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_C_2	opcodes/frv-desc.h	/^ , FR400_MAJOR_C_1, FR400_MAJOR_C_2, FR400_MAJOR_M_1, FR400_MAJOR_M_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_I_1	opcodes/frv-desc.h	/^  FR400_MAJOR_NONE, FR400_MAJOR_I_1, FR400_MAJOR_I_2, FR400_MAJOR_I_3$/;"	e	enum:fr400_major_attr
FR400_MAJOR_I_2	opcodes/frv-desc.h	/^  FR400_MAJOR_NONE, FR400_MAJOR_I_1, FR400_MAJOR_I_2, FR400_MAJOR_I_3$/;"	e	enum:fr400_major_attr
FR400_MAJOR_I_3	opcodes/frv-desc.h	/^  FR400_MAJOR_NONE, FR400_MAJOR_I_1, FR400_MAJOR_I_2, FR400_MAJOR_I_3$/;"	e	enum:fr400_major_attr
FR400_MAJOR_I_4	opcodes/frv-desc.h	/^ , FR400_MAJOR_I_4, FR400_MAJOR_I_5, FR400_MAJOR_B_1, FR400_MAJOR_B_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_I_5	opcodes/frv-desc.h	/^ , FR400_MAJOR_I_4, FR400_MAJOR_I_5, FR400_MAJOR_B_1, FR400_MAJOR_B_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_M_1	opcodes/frv-desc.h	/^ , FR400_MAJOR_C_1, FR400_MAJOR_C_2, FR400_MAJOR_M_1, FR400_MAJOR_M_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_M_2	opcodes/frv-desc.h	/^ , FR400_MAJOR_C_1, FR400_MAJOR_C_2, FR400_MAJOR_M_1, FR400_MAJOR_M_2$/;"	e	enum:fr400_major_attr
FR400_MAJOR_NONE	opcodes/frv-desc.h	/^  FR400_MAJOR_NONE, FR400_MAJOR_I_1, FR400_MAJOR_I_2, FR400_MAJOR_I_3$/;"	e	enum:fr400_major_attr
FR450_MAJOR_ATTR	opcodes/frv-desc.h	/^} FR450_MAJOR_ATTR;$/;"	t	typeref:enum:fr450_major_attr
FR450_MAJOR_B_1	opcodes/frv-desc.h	/^ , FR450_MAJOR_I_4, FR450_MAJOR_I_5, FR450_MAJOR_B_1, FR450_MAJOR_B_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_B_2	opcodes/frv-desc.h	/^ , FR450_MAJOR_I_4, FR450_MAJOR_I_5, FR450_MAJOR_B_1, FR450_MAJOR_B_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_B_3	opcodes/frv-desc.h	/^ , FR450_MAJOR_B_3, FR450_MAJOR_B_4, FR450_MAJOR_B_5, FR450_MAJOR_B_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_B_4	opcodes/frv-desc.h	/^ , FR450_MAJOR_B_3, FR450_MAJOR_B_4, FR450_MAJOR_B_5, FR450_MAJOR_B_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_B_5	opcodes/frv-desc.h	/^ , FR450_MAJOR_B_3, FR450_MAJOR_B_4, FR450_MAJOR_B_5, FR450_MAJOR_B_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_B_6	opcodes/frv-desc.h	/^ , FR450_MAJOR_B_3, FR450_MAJOR_B_4, FR450_MAJOR_B_5, FR450_MAJOR_B_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_C_1	opcodes/frv-desc.h	/^ , FR450_MAJOR_C_1, FR450_MAJOR_C_2, FR450_MAJOR_M_1, FR450_MAJOR_M_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_C_2	opcodes/frv-desc.h	/^ , FR450_MAJOR_C_1, FR450_MAJOR_C_2, FR450_MAJOR_M_1, FR450_MAJOR_M_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_I_1	opcodes/frv-desc.h	/^  FR450_MAJOR_NONE, FR450_MAJOR_I_1, FR450_MAJOR_I_2, FR450_MAJOR_I_3$/;"	e	enum:fr450_major_attr
FR450_MAJOR_I_2	opcodes/frv-desc.h	/^  FR450_MAJOR_NONE, FR450_MAJOR_I_1, FR450_MAJOR_I_2, FR450_MAJOR_I_3$/;"	e	enum:fr450_major_attr
FR450_MAJOR_I_3	opcodes/frv-desc.h	/^  FR450_MAJOR_NONE, FR450_MAJOR_I_1, FR450_MAJOR_I_2, FR450_MAJOR_I_3$/;"	e	enum:fr450_major_attr
FR450_MAJOR_I_4	opcodes/frv-desc.h	/^ , FR450_MAJOR_I_4, FR450_MAJOR_I_5, FR450_MAJOR_B_1, FR450_MAJOR_B_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_I_5	opcodes/frv-desc.h	/^ , FR450_MAJOR_I_4, FR450_MAJOR_I_5, FR450_MAJOR_B_1, FR450_MAJOR_B_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_1	opcodes/frv-desc.h	/^ , FR450_MAJOR_C_1, FR450_MAJOR_C_2, FR450_MAJOR_M_1, FR450_MAJOR_M_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_2	opcodes/frv-desc.h	/^ , FR450_MAJOR_C_1, FR450_MAJOR_C_2, FR450_MAJOR_M_1, FR450_MAJOR_M_2$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_3	opcodes/frv-desc.h	/^ , FR450_MAJOR_M_3, FR450_MAJOR_M_4, FR450_MAJOR_M_5, FR450_MAJOR_M_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_4	opcodes/frv-desc.h	/^ , FR450_MAJOR_M_3, FR450_MAJOR_M_4, FR450_MAJOR_M_5, FR450_MAJOR_M_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_5	opcodes/frv-desc.h	/^ , FR450_MAJOR_M_3, FR450_MAJOR_M_4, FR450_MAJOR_M_5, FR450_MAJOR_M_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_M_6	opcodes/frv-desc.h	/^ , FR450_MAJOR_M_3, FR450_MAJOR_M_4, FR450_MAJOR_M_5, FR450_MAJOR_M_6$/;"	e	enum:fr450_major_attr
FR450_MAJOR_NONE	opcodes/frv-desc.h	/^  FR450_MAJOR_NONE, FR450_MAJOR_I_1, FR450_MAJOR_I_2, FR450_MAJOR_I_3$/;"	e	enum:fr450_major_attr
FR500_MAJOR_ATTR	opcodes/frv-desc.h	/^} FR500_MAJOR_ATTR;$/;"	t	typeref:enum:fr500_major_attr
FR500_MAJOR_B_1	opcodes/frv-desc.h	/^ , FR500_MAJOR_I_4, FR500_MAJOR_I_5, FR500_MAJOR_I_6, FR500_MAJOR_B_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_B_2	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_2, FR500_MAJOR_B_3, FR500_MAJOR_B_4, FR500_MAJOR_B_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_B_3	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_2, FR500_MAJOR_B_3, FR500_MAJOR_B_4, FR500_MAJOR_B_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_B_4	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_2, FR500_MAJOR_B_3, FR500_MAJOR_B_4, FR500_MAJOR_B_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_B_5	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_2, FR500_MAJOR_B_3, FR500_MAJOR_B_4, FR500_MAJOR_B_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_B_6	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_6, FR500_MAJOR_C_1, FR500_MAJOR_C_2, FR500_MAJOR_F_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_C_1	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_6, FR500_MAJOR_C_1, FR500_MAJOR_C_2, FR500_MAJOR_F_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_C_2	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_6, FR500_MAJOR_C_1, FR500_MAJOR_C_2, FR500_MAJOR_F_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_1	opcodes/frv-desc.h	/^ , FR500_MAJOR_B_6, FR500_MAJOR_C_1, FR500_MAJOR_C_2, FR500_MAJOR_F_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_2	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_2, FR500_MAJOR_F_3, FR500_MAJOR_F_4, FR500_MAJOR_F_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_3	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_2, FR500_MAJOR_F_3, FR500_MAJOR_F_4, FR500_MAJOR_F_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_4	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_2, FR500_MAJOR_F_3, FR500_MAJOR_F_4, FR500_MAJOR_F_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_5	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_2, FR500_MAJOR_F_3, FR500_MAJOR_F_4, FR500_MAJOR_F_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_6	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_6, FR500_MAJOR_F_7, FR500_MAJOR_F_8, FR500_MAJOR_M_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_7	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_6, FR500_MAJOR_F_7, FR500_MAJOR_F_8, FR500_MAJOR_M_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_F_8	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_6, FR500_MAJOR_F_7, FR500_MAJOR_F_8, FR500_MAJOR_M_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_1	opcodes/frv-desc.h	/^  FR500_MAJOR_NONE, FR500_MAJOR_I_1, FR500_MAJOR_I_2, FR500_MAJOR_I_3$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_2	opcodes/frv-desc.h	/^  FR500_MAJOR_NONE, FR500_MAJOR_I_1, FR500_MAJOR_I_2, FR500_MAJOR_I_3$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_3	opcodes/frv-desc.h	/^  FR500_MAJOR_NONE, FR500_MAJOR_I_1, FR500_MAJOR_I_2, FR500_MAJOR_I_3$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_4	opcodes/frv-desc.h	/^ , FR500_MAJOR_I_4, FR500_MAJOR_I_5, FR500_MAJOR_I_6, FR500_MAJOR_B_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_5	opcodes/frv-desc.h	/^ , FR500_MAJOR_I_4, FR500_MAJOR_I_5, FR500_MAJOR_I_6, FR500_MAJOR_B_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_I_6	opcodes/frv-desc.h	/^ , FR500_MAJOR_I_4, FR500_MAJOR_I_5, FR500_MAJOR_I_6, FR500_MAJOR_B_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_1	opcodes/frv-desc.h	/^ , FR500_MAJOR_F_6, FR500_MAJOR_F_7, FR500_MAJOR_F_8, FR500_MAJOR_M_1$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_2	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_2, FR500_MAJOR_M_3, FR500_MAJOR_M_4, FR500_MAJOR_M_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_3	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_2, FR500_MAJOR_M_3, FR500_MAJOR_M_4, FR500_MAJOR_M_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_4	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_2, FR500_MAJOR_M_3, FR500_MAJOR_M_4, FR500_MAJOR_M_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_5	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_2, FR500_MAJOR_M_3, FR500_MAJOR_M_4, FR500_MAJOR_M_5$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_6	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_6, FR500_MAJOR_M_7, FR500_MAJOR_M_8$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_7	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_6, FR500_MAJOR_M_7, FR500_MAJOR_M_8$/;"	e	enum:fr500_major_attr
FR500_MAJOR_M_8	opcodes/frv-desc.h	/^ , FR500_MAJOR_M_6, FR500_MAJOR_M_7, FR500_MAJOR_M_8$/;"	e	enum:fr500_major_attr
FR500_MAJOR_NONE	opcodes/frv-desc.h	/^  FR500_MAJOR_NONE, FR500_MAJOR_I_1, FR500_MAJOR_I_2, FR500_MAJOR_I_3$/;"	e	enum:fr500_major_attr
FR550_MAJOR_ATTR	opcodes/frv-desc.h	/^} FR550_MAJOR_ATTR;$/;"	t	typeref:enum:fr550_major_attr
FR550_MAJOR_B_1	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_8, FR550_MAJOR_B_1, FR550_MAJOR_B_2, FR550_MAJOR_B_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_B_2	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_8, FR550_MAJOR_B_1, FR550_MAJOR_B_2, FR550_MAJOR_B_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_B_3	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_8, FR550_MAJOR_B_1, FR550_MAJOR_B_2, FR550_MAJOR_B_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_B_4	opcodes/frv-desc.h	/^ , FR550_MAJOR_B_4, FR550_MAJOR_B_5, FR550_MAJOR_B_6, FR550_MAJOR_C_1$/;"	e	enum:fr550_major_attr
FR550_MAJOR_B_5	opcodes/frv-desc.h	/^ , FR550_MAJOR_B_4, FR550_MAJOR_B_5, FR550_MAJOR_B_6, FR550_MAJOR_C_1$/;"	e	enum:fr550_major_attr
FR550_MAJOR_B_6	opcodes/frv-desc.h	/^ , FR550_MAJOR_B_4, FR550_MAJOR_B_5, FR550_MAJOR_B_6, FR550_MAJOR_C_1$/;"	e	enum:fr550_major_attr
FR550_MAJOR_C_1	opcodes/frv-desc.h	/^ , FR550_MAJOR_B_4, FR550_MAJOR_B_5, FR550_MAJOR_B_6, FR550_MAJOR_C_1$/;"	e	enum:fr550_major_attr
FR550_MAJOR_C_2	opcodes/frv-desc.h	/^ , FR550_MAJOR_C_2, FR550_MAJOR_F_1, FR550_MAJOR_F_2, FR550_MAJOR_F_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_F_1	opcodes/frv-desc.h	/^ , FR550_MAJOR_C_2, FR550_MAJOR_F_1, FR550_MAJOR_F_2, FR550_MAJOR_F_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_F_2	opcodes/frv-desc.h	/^ , FR550_MAJOR_C_2, FR550_MAJOR_F_1, FR550_MAJOR_F_2, FR550_MAJOR_F_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_F_3	opcodes/frv-desc.h	/^ , FR550_MAJOR_C_2, FR550_MAJOR_F_1, FR550_MAJOR_F_2, FR550_MAJOR_F_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_F_4	opcodes/frv-desc.h	/^ , FR550_MAJOR_F_4, FR550_MAJOR_M_1, FR550_MAJOR_M_2, FR550_MAJOR_M_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_1	opcodes/frv-desc.h	/^  FR550_MAJOR_NONE, FR550_MAJOR_I_1, FR550_MAJOR_I_2, FR550_MAJOR_I_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_2	opcodes/frv-desc.h	/^  FR550_MAJOR_NONE, FR550_MAJOR_I_1, FR550_MAJOR_I_2, FR550_MAJOR_I_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_3	opcodes/frv-desc.h	/^  FR550_MAJOR_NONE, FR550_MAJOR_I_1, FR550_MAJOR_I_2, FR550_MAJOR_I_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_4	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_4, FR550_MAJOR_I_5, FR550_MAJOR_I_6, FR550_MAJOR_I_7$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_5	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_4, FR550_MAJOR_I_5, FR550_MAJOR_I_6, FR550_MAJOR_I_7$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_6	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_4, FR550_MAJOR_I_5, FR550_MAJOR_I_6, FR550_MAJOR_I_7$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_7	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_4, FR550_MAJOR_I_5, FR550_MAJOR_I_6, FR550_MAJOR_I_7$/;"	e	enum:fr550_major_attr
FR550_MAJOR_I_8	opcodes/frv-desc.h	/^ , FR550_MAJOR_I_8, FR550_MAJOR_B_1, FR550_MAJOR_B_2, FR550_MAJOR_B_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_M_1	opcodes/frv-desc.h	/^ , FR550_MAJOR_F_4, FR550_MAJOR_M_1, FR550_MAJOR_M_2, FR550_MAJOR_M_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_M_2	opcodes/frv-desc.h	/^ , FR550_MAJOR_F_4, FR550_MAJOR_M_1, FR550_MAJOR_M_2, FR550_MAJOR_M_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_M_3	opcodes/frv-desc.h	/^ , FR550_MAJOR_F_4, FR550_MAJOR_M_1, FR550_MAJOR_M_2, FR550_MAJOR_M_3$/;"	e	enum:fr550_major_attr
FR550_MAJOR_M_4	opcodes/frv-desc.h	/^ , FR550_MAJOR_M_4, FR550_MAJOR_M_5$/;"	e	enum:fr550_major_attr
FR550_MAJOR_M_5	opcodes/frv-desc.h	/^ , FR550_MAJOR_M_4, FR550_MAJOR_M_5$/;"	e	enum:fr550_major_attr
FR550_MAJOR_NONE	opcodes/frv-desc.h	/^  FR550_MAJOR_NONE, FR550_MAJOR_I_1, FR550_MAJOR_I_2, FR550_MAJOR_I_3$/;"	e	enum:fr550_major_attr
FRA	opcodes/ppc-opc.c	1999;"	d	file:
FRAC32MASK	sim/common/sim-fpu.c	154;"	d	file:
FRACBITS	sim/ppc/dp-bit.c	102;"	d	file:
FRACBITS	sim/ppc/dp-bit.c	122;"	d	file:
FRACHIGH	sim/ppc/dp-bit.c	106;"	d	file:
FRACHIGH	sim/ppc/dp-bit.c	126;"	d	file:
FRACHIGH2	sim/ppc/dp-bit.c	107;"	d	file:
FRACHIGH2	sim/ppc/dp-bit.c	127;"	d	file:
FRAC_NBITS	sim/ppc/dp-bit.c	105;"	d	file:
FRAC_NBITS	sim/ppc/dp-bit.c	125;"	d	file:
FRAMESIZE	gdb/stubs/m68k-stub.c	175;"	d	file:
FRAME_BASE_H	gdb/frame-base.h	21;"	d
FRAME_H	gdb/frame.h	21;"	d
FRAME_OBSTACK_CALLOC	gdb/frame.h	699;"	d
FRAME_OBSTACK_ZALLOC	gdb/frame.h	697;"	d
FRAME_POINTER_R2	sim/testsuite/sim/or1k/or1k-asm-test.h	31;"	d
FRAME_UNWIND_H	gdb/frame-unwind.h	21;"	d
FRAPY_REQUIRE_VALID	gdb/python/py-frame.c	51;"	d	file:
FRA_MASK	opcodes/ppc-opc.c	2000;"	d	file:
FRAp	opcodes/ppc-opc.c	2004;"	d	file:
FRB	opcodes/ppc-opc.c	2008;"	d	file:
FRB_MASK	opcodes/ppc-opc.c	2009;"	d	file:
FRBp	opcodes/ppc-opc.c	2013;"	d	file:
FRC	opcodes/ppc-opc.c	2017;"	d	file:
FRC_MASK	opcodes/ppc-opc.c	2018;"	d	file:
FRC_NAMES	sim/sh64/sh-desc.h	/^} FRC_NAMES;$/;"	t	typeref:enum:frc_names
FREE	bfd/som.c	6703;"	d	file:
FREE	bfd/som.c	6714;"	d	file:
FREE	readline/histlib.h	61;"	d
FREE	readline/rldefs.h	152;"	d
FREE_BLOCKS	intl/dcigettext.c	329;"	d	file:
FREE_BLOCKS	intl/dcigettext.c	347;"	d	file:
FREE_CHAIN_SIZE	sim/frv/cache.c	715;"	d	file:
FREE_EXPRESSION	intl/plural-exp.h	101;"	d
FREE_EXPRESSION	intl/plural-exp.h	106;"	d
FREE_EXPRESSION	intl/plural-exp.h	96;"	d
FREE_EXPRESSION	intl/plural.c	/^FREE_EXPRESSION (exp)$/;"	f
FREE_STACK_RETURN	libiberty/regex.c	2275;"	d	file:
FREE_STACK_RETURN	libiberty/regex.c	2278;"	d	file:
FREE_STACK_RETURN	libiberty/regex.c	8183;"	d	file:
FREE_VAR	libiberty/regex.c	4973;"	d	file:
FREE_VAR	libiberty/regex.c	8191;"	d	file:
FREE_VARIABLES	libiberty/regex.c	5326;"	d	file:
FREE_VARIABLES	libiberty/regex.c	5347;"	d	file:
FREE_VARIABLES	libiberty/regex.c	5363;"	d	file:
FREE_VARIABLES	libiberty/regex.c	5374;"	d	file:
FREE_VARIABLES	libiberty/regex.c	8192;"	d	file:
FREE_WCS_BUFFERS	libiberty/regex.c	4981;"	d	file:
FROM_ABS16	include/opcode/h8300.h	403;"	d
FROM_ABS32	include/opcode/h8300.h	404;"	d
FROM_DISP16	include/opcode/h8300.h	395;"	d
FROM_DISP16B	include/opcode/h8300.h	397;"	d
FROM_DISP16L	include/opcode/h8300.h	399;"	d
FROM_DISP16W	include/opcode/h8300.h	398;"	d
FROM_DISP2	include/opcode/h8300.h	394;"	d
FROM_DISP32	include/opcode/h8300.h	396;"	d
FROM_DISP32B	include/opcode/h8300.h	400;"	d
FROM_DISP32L	include/opcode/h8300.h	402;"	d
FROM_DISP32W	include/opcode/h8300.h	401;"	d
FROM_IND	include/opcode/h8300.h	389;"	d
FROM_POSTDEC	include/opcode/h8300.h	391;"	d
FROM_POSTINC	include/opcode/h8300.h	390;"	d
FROM_PREDEC	include/opcode/h8300.h	393;"	d
FROM_PREINC	include/opcode/h8300.h	392;"	d
FROM_TTY	gdb/mi/mi-cmd-break.c	/^    FROM_TTY = 0$/;"	e	enum:__anon2095	file:
FROM_TTY	gdb/mi/mi-main.c	/^    FROM_TTY = 0$/;"	e	enum:__anon2094	file:
FRS	opcodes/ppc-opc.c	2023;"	d	file:
FRSp	opcodes/ppc-opc.c	2029;"	d	file:
FRT	opcodes/ppc-opc.c	2024;"	d	file:
FRTp	opcodes/ppc-opc.c	2030;"	d	file:
FRVBF_CPU_DATA	sim/frv/cpu.h	/^} FRVBF_CPU_DATA;$/;"	t	typeref:struct:__anon107
FRVBF_DECODE_H	sim/frv/decode.h	25;"	d
FRVBF_INSN_ADD	sim/frv/decode.h	/^ , FRVBF_INSN_X_CHAIN, FRVBF_INSN_X_BEGIN, FRVBF_INSN_ADD, FRVBF_INSN_SUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDCC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDCC, FRVBF_INSN_SUBCC, FRVBF_INSN_ANDCC, FRVBF_INSN_ORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDI	sim/frv/decode.h	/^ , FRVBF_INSN_SUBSS, FRVBF_INSN_ADDI, FRVBF_INSN_SUBI, FRVBF_INSN_ANDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDICC, FRVBF_INSN_SUBICC, FRVBF_INSN_ANDICC, FRVBF_INSN_ORICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDSS	sim/frv/decode.h	/^ , FRVBF_INSN_SUBX, FRVBF_INSN_ADDXCC, FRVBF_INSN_SUBXCC, FRVBF_INSN_ADDSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDX	sim/frv/decode.h	/^ , FRVBF_INSN_CSLLCC, FRVBF_INSN_CSRLCC, FRVBF_INSN_CSRACC, FRVBF_INSN_ADDX$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDXCC	sim/frv/decode.h	/^ , FRVBF_INSN_SUBX, FRVBF_INSN_ADDXCC, FRVBF_INSN_SUBXCC, FRVBF_INSN_ADDSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDXI	sim/frv/decode.h	/^ , FRVBF_INSN_SRLICC, FRVBF_INSN_SRAICC, FRVBF_INSN_ADDXI, FRVBF_INSN_SUBXI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ADDXICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDXICC, FRVBF_INSN_SUBXICC, FRVBF_INSN_CMPB, FRVBF_INSN_CMPBA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_AND	sim/frv/decode.h	/^ , FRVBF_INSN_AND, FRVBF_INSN_OR, FRVBF_INSN_XOR, FRVBF_INSN_NOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ANDCC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDCC, FRVBF_INSN_SUBCC, FRVBF_INSN_ANDCC, FRVBF_INSN_ORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ANDCR	sim/frv/decode.h	/^ , FRVBF_INSN_ANDCR, FRVBF_INSN_ORCR, FRVBF_INSN_XORCR, FRVBF_INSN_NANDCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ANDI	sim/frv/decode.h	/^ , FRVBF_INSN_SUBSS, FRVBF_INSN_ADDI, FRVBF_INSN_SUBI, FRVBF_INSN_ANDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ANDICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDICC, FRVBF_INSN_SUBICC, FRVBF_INSN_ANDICC, FRVBF_INSN_ORICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ANDNCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORCR, FRVBF_INSN_ANDNCR, FRVBF_INSN_ORNCR, FRVBF_INSN_NANDNCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BAR	sim/frv/decode.h	/^ , FRVBF_INSN_ICUL, FRVBF_INSN_DCUL, FRVBF_INSN_BAR, FRVBF_INSN_MEMBAR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BC	sim/frv/decode.h	/^ , FRVBF_INSN_BC, FRVBF_INSN_BNC, FRVBF_INSN_BN, FRVBF_INSN_BP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCCLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCHILR, FRVBF_INSN_BCCLR, FRVBF_INSN_BCNCLR, FRVBF_INSN_BCNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCEQLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCNOLR, FRVBF_INSN_BCEQLR, FRVBF_INSN_BCNELR, FRVBF_INSN_BCLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCGELR	sim/frv/decode.h	/^ , FRVBF_INSN_BCGTLR, FRVBF_INSN_BCLTLR, FRVBF_INSN_BCGELR, FRVBF_INSN_BCLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCGTLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCGTLR, FRVBF_INSN_BCLTLR, FRVBF_INSN_BCGELR, FRVBF_INSN_BCLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCHILR	sim/frv/decode.h	/^ , FRVBF_INSN_BCHILR, FRVBF_INSN_BCCLR, FRVBF_INSN_BCNCLR, FRVBF_INSN_BCNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCLELR	sim/frv/decode.h	/^ , FRVBF_INSN_BCNOLR, FRVBF_INSN_BCEQLR, FRVBF_INSN_BCNELR, FRVBF_INSN_BCLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCLR	sim/frv/decode.h	/^ , FRVBF_INSN_BHILR, FRVBF_INSN_BCLR, FRVBF_INSN_BNCLR, FRVBF_INSN_BNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCLSLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCGTLR, FRVBF_INSN_BCLTLR, FRVBF_INSN_BCGELR, FRVBF_INSN_BCLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCLTLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCGTLR, FRVBF_INSN_BCLTLR, FRVBF_INSN_BCGELR, FRVBF_INSN_BCLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCNCLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCHILR, FRVBF_INSN_BCCLR, FRVBF_INSN_BCNCLR, FRVBF_INSN_BCNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCNELR	sim/frv/decode.h	/^ , FRVBF_INSN_BCNOLR, FRVBF_INSN_BCEQLR, FRVBF_INSN_BCNELR, FRVBF_INSN_BCLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCNLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCHILR, FRVBF_INSN_BCCLR, FRVBF_INSN_BCNCLR, FRVBF_INSN_BCNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCNOLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCNOLR, FRVBF_INSN_BCEQLR, FRVBF_INSN_BCNELR, FRVBF_INSN_BCLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCNVLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCPLR, FRVBF_INSN_BCVLR, FRVBF_INSN_BCNVLR, FRVBF_INSN_FCBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCPLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCPLR, FRVBF_INSN_BCVLR, FRVBF_INSN_BCNVLR, FRVBF_INSN_FCBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCRALR	sim/frv/decode.h	/^ , FRVBF_INSN_FBULELR, FRVBF_INSN_FBULR, FRVBF_INSN_FBOLR, FRVBF_INSN_BCRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCTRLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBU, FRVBF_INSN_FBO, FRVBF_INSN_BCTRLR, FRVBF_INSN_BRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BCVLR	sim/frv/decode.h	/^ , FRVBF_INSN_BCPLR, FRVBF_INSN_BCVLR, FRVBF_INSN_BCNVLR, FRVBF_INSN_FCBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BEQ	sim/frv/decode.h	/^ , FRVBF_INSN_BEQ, FRVBF_INSN_BNE, FRVBF_INSN_BLE, FRVBF_INSN_BGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BEQLR	sim/frv/decode.h	/^ , FRVBF_INSN_BNOLR, FRVBF_INSN_BEQLR, FRVBF_INSN_BNELR, FRVBF_INSN_BLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BGE	sim/frv/decode.h	/^ , FRVBF_INSN_BLT, FRVBF_INSN_BGE, FRVBF_INSN_BLS, FRVBF_INSN_BHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BGELR	sim/frv/decode.h	/^ , FRVBF_INSN_BGTLR, FRVBF_INSN_BLTLR, FRVBF_INSN_BGELR, FRVBF_INSN_BLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BGT	sim/frv/decode.h	/^ , FRVBF_INSN_BEQ, FRVBF_INSN_BNE, FRVBF_INSN_BLE, FRVBF_INSN_BGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BGTLR	sim/frv/decode.h	/^ , FRVBF_INSN_BGTLR, FRVBF_INSN_BLTLR, FRVBF_INSN_BGELR, FRVBF_INSN_BLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BHI	sim/frv/decode.h	/^ , FRVBF_INSN_BLT, FRVBF_INSN_BGE, FRVBF_INSN_BLS, FRVBF_INSN_BHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BHILR	sim/frv/decode.h	/^ , FRVBF_INSN_BHILR, FRVBF_INSN_BCLR, FRVBF_INSN_BNCLR, FRVBF_INSN_BNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLE	sim/frv/decode.h	/^ , FRVBF_INSN_BEQ, FRVBF_INSN_BNE, FRVBF_INSN_BLE, FRVBF_INSN_BGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLELR	sim/frv/decode.h	/^ , FRVBF_INSN_BNOLR, FRVBF_INSN_BEQLR, FRVBF_INSN_BNELR, FRVBF_INSN_BLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLS	sim/frv/decode.h	/^ , FRVBF_INSN_BLT, FRVBF_INSN_BGE, FRVBF_INSN_BLS, FRVBF_INSN_BHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLSLR	sim/frv/decode.h	/^ , FRVBF_INSN_BGTLR, FRVBF_INSN_BLTLR, FRVBF_INSN_BGELR, FRVBF_INSN_BLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLT	sim/frv/decode.h	/^ , FRVBF_INSN_BLT, FRVBF_INSN_BGE, FRVBF_INSN_BLS, FRVBF_INSN_BHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BLTLR	sim/frv/decode.h	/^ , FRVBF_INSN_BGTLR, FRVBF_INSN_BLTLR, FRVBF_INSN_BGELR, FRVBF_INSN_BLSLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BN	sim/frv/decode.h	/^ , FRVBF_INSN_BC, FRVBF_INSN_BNC, FRVBF_INSN_BN, FRVBF_INSN_BP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNC	sim/frv/decode.h	/^ , FRVBF_INSN_BC, FRVBF_INSN_BNC, FRVBF_INSN_BN, FRVBF_INSN_BP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNCLR	sim/frv/decode.h	/^ , FRVBF_INSN_BHILR, FRVBF_INSN_BCLR, FRVBF_INSN_BNCLR, FRVBF_INSN_BNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNE	sim/frv/decode.h	/^ , FRVBF_INSN_BEQ, FRVBF_INSN_BNE, FRVBF_INSN_BLE, FRVBF_INSN_BGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNELR	sim/frv/decode.h	/^ , FRVBF_INSN_BNOLR, FRVBF_INSN_BEQLR, FRVBF_INSN_BNELR, FRVBF_INSN_BLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNLR	sim/frv/decode.h	/^ , FRVBF_INSN_BHILR, FRVBF_INSN_BCLR, FRVBF_INSN_BNCLR, FRVBF_INSN_BNLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNO	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGS, FRVBF_INSN_MOVSG, FRVBF_INSN_BRA, FRVBF_INSN_BNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNOLR	sim/frv/decode.h	/^ , FRVBF_INSN_BNOLR, FRVBF_INSN_BEQLR, FRVBF_INSN_BNELR, FRVBF_INSN_BLELR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNV	sim/frv/decode.h	/^ , FRVBF_INSN_BV, FRVBF_INSN_BNV, FRVBF_INSN_FBRA, FRVBF_INSN_FBNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BNVLR	sim/frv/decode.h	/^ , FRVBF_INSN_BPLR, FRVBF_INSN_BVLR, FRVBF_INSN_BNVLR, FRVBF_INSN_FBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BP	sim/frv/decode.h	/^ , FRVBF_INSN_BC, FRVBF_INSN_BNC, FRVBF_INSN_BN, FRVBF_INSN_BP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BPLR	sim/frv/decode.h	/^ , FRVBF_INSN_BPLR, FRVBF_INSN_BVLR, FRVBF_INSN_BNVLR, FRVBF_INSN_FBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BRA	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGS, FRVBF_INSN_MOVSG, FRVBF_INSN_BRA, FRVBF_INSN_BNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BRALR	sim/frv/decode.h	/^ , FRVBF_INSN_FBU, FRVBF_INSN_FBO, FRVBF_INSN_BCTRLR, FRVBF_INSN_BRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BREAK	sim/frv/decode.h	/^ , FRVBF_INSN_FTIU, FRVBF_INSN_FTIO, FRVBF_INSN_BREAK, FRVBF_INSN_MTRAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BV	sim/frv/decode.h	/^ , FRVBF_INSN_BV, FRVBF_INSN_BNV, FRVBF_INSN_FBRA, FRVBF_INSN_FBNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_BVLR	sim/frv/decode.h	/^ , FRVBF_INSN_BPLR, FRVBF_INSN_BVLR, FRVBF_INSN_BNVLR, FRVBF_INSN_FBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CADD	sim/frv/decode.h	/^ , FRVBF_INSN_SLASS, FRVBF_INSN_SCUTSS, FRVBF_INSN_SCAN, FRVBF_INSN_CADD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CADDCC	sim/frv/decode.h	/^ , FRVBF_INSN_SMULCC, FRVBF_INSN_UMULCC, FRVBF_INSN_CADDCC, FRVBF_INSN_CSUBCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CALL	sim/frv/decode.h	/^ , FRVBF_INSN_CALLL, FRVBF_INSN_JMPIL, FRVBF_INSN_CALLIL, FRVBF_INSN_CALL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CALLIL	sim/frv/decode.h	/^ , FRVBF_INSN_CALLL, FRVBF_INSN_JMPIL, FRVBF_INSN_CALLIL, FRVBF_INSN_CALL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CALLL	sim/frv/decode.h	/^ , FRVBF_INSN_CALLL, FRVBF_INSN_JMPIL, FRVBF_INSN_CALLIL, FRVBF_INSN_CALL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CAND	sim/frv/decode.h	/^ , FRVBF_INSN_CSUB, FRVBF_INSN_CAND, FRVBF_INSN_COR, FRVBF_INSN_CXOR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CANDCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSMULCC, FRVBF_INSN_CANDCC, FRVBF_INSN_CORCC, FRVBF_INSN_CXORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCALLL	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKU, FRVBF_INSN_CFCKO, FRVBF_INSN_CJMPL, FRVBF_INSN_CCALLL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKC	sim/frv/decode.h	/^ , FRVBF_INSN_CCKC, FRVBF_INSN_CCKNC, FRVBF_INSN_CCKN, FRVBF_INSN_CCKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKEQ	sim/frv/decode.h	/^ , FRVBF_INSN_CCKEQ, FRVBF_INSN_CCKNE, FRVBF_INSN_CCKLE, FRVBF_INSN_CCKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKGE	sim/frv/decode.h	/^ , FRVBF_INSN_CCKLT, FRVBF_INSN_CCKGE, FRVBF_INSN_CCKLS, FRVBF_INSN_CCKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKGT	sim/frv/decode.h	/^ , FRVBF_INSN_CCKEQ, FRVBF_INSN_CCKNE, FRVBF_INSN_CCKLE, FRVBF_INSN_CCKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKHI	sim/frv/decode.h	/^ , FRVBF_INSN_CCKLT, FRVBF_INSN_CCKGE, FRVBF_INSN_CCKLS, FRVBF_INSN_CCKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKLE	sim/frv/decode.h	/^ , FRVBF_INSN_CCKEQ, FRVBF_INSN_CCKNE, FRVBF_INSN_CCKLE, FRVBF_INSN_CCKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKLS	sim/frv/decode.h	/^ , FRVBF_INSN_CCKLT, FRVBF_INSN_CCKGE, FRVBF_INSN_CCKLS, FRVBF_INSN_CCKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKLT	sim/frv/decode.h	/^ , FRVBF_INSN_CCKLT, FRVBF_INSN_CCKGE, FRVBF_INSN_CCKLS, FRVBF_INSN_CCKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKN	sim/frv/decode.h	/^ , FRVBF_INSN_CCKC, FRVBF_INSN_CCKNC, FRVBF_INSN_CCKN, FRVBF_INSN_CCKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKNC	sim/frv/decode.h	/^ , FRVBF_INSN_CCKC, FRVBF_INSN_CCKNC, FRVBF_INSN_CCKN, FRVBF_INSN_CCKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKNE	sim/frv/decode.h	/^ , FRVBF_INSN_CCKEQ, FRVBF_INSN_CCKNE, FRVBF_INSN_CCKLE, FRVBF_INSN_CCKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKNO	sim/frv/decode.h	/^ , FRVBF_INSN_FCKU, FRVBF_INSN_FCKO, FRVBF_INSN_CCKRA, FRVBF_INSN_CCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKNV	sim/frv/decode.h	/^ , FRVBF_INSN_CCKV, FRVBF_INSN_CCKNV, FRVBF_INSN_CFCKRA, FRVBF_INSN_CFCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKP	sim/frv/decode.h	/^ , FRVBF_INSN_CCKC, FRVBF_INSN_CCKNC, FRVBF_INSN_CCKN, FRVBF_INSN_CCKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKRA	sim/frv/decode.h	/^ , FRVBF_INSN_FCKU, FRVBF_INSN_FCKO, FRVBF_INSN_CCKRA, FRVBF_INSN_CCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CCKV	sim/frv/decode.h	/^ , FRVBF_INSN_CCKV, FRVBF_INSN_CCKNV, FRVBF_INSN_CFCKRA, FRVBF_INSN_CFCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFABSS	sim/frv/decode.h	/^ , FRVBF_INSN_CFABSS, FRVBF_INSN_FSQRTS, FRVBF_INSN_FDSQRTS, FRVBF_INSN_NFDSQRTS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFADDS	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBD, FRVBF_INSN_FMULD, FRVBF_INSN_FDIVD, FRVBF_INSN_CFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKEQ	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKNE, FRVBF_INSN_CFCKEQ, FRVBF_INSN_CFCKLG, FRVBF_INSN_CFCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKGE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUL, FRVBF_INSN_CFCKGE, FRVBF_INSN_CFCKLT, FRVBF_INSN_CFCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKGT	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUG, FRVBF_INSN_CFCKLE, FRVBF_INSN_CFCKGT, FRVBF_INSN_CFCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKLE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUG, FRVBF_INSN_CFCKLE, FRVBF_INSN_CFCKGT, FRVBF_INSN_CFCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKLG	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKNE, FRVBF_INSN_CFCKEQ, FRVBF_INSN_CFCKLG, FRVBF_INSN_CFCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKLT	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUL, FRVBF_INSN_CFCKGE, FRVBF_INSN_CFCKLT, FRVBF_INSN_CFCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKNE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKNE, FRVBF_INSN_CFCKEQ, FRVBF_INSN_CFCKLG, FRVBF_INSN_CFCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKNO	sim/frv/decode.h	/^ , FRVBF_INSN_CCKV, FRVBF_INSN_CCKNV, FRVBF_INSN_CFCKRA, FRVBF_INSN_CFCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKO	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKU, FRVBF_INSN_CFCKO, FRVBF_INSN_CJMPL, FRVBF_INSN_CCALLL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKRA	sim/frv/decode.h	/^ , FRVBF_INSN_CCKV, FRVBF_INSN_CCKNV, FRVBF_INSN_CFCKRA, FRVBF_INSN_CFCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKU	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKU, FRVBF_INSN_CFCKO, FRVBF_INSN_CJMPL, FRVBF_INSN_CCALLL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKUE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKNE, FRVBF_INSN_CFCKEQ, FRVBF_INSN_CFCKLG, FRVBF_INSN_CFCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKUG	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUG, FRVBF_INSN_CFCKLE, FRVBF_INSN_CFCKGT, FRVBF_INSN_CFCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKUGE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUL, FRVBF_INSN_CFCKGE, FRVBF_INSN_CFCKLT, FRVBF_INSN_CFCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKUL	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUL, FRVBF_INSN_CFCKGE, FRVBF_INSN_CFCKLT, FRVBF_INSN_CFCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCKULE	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKUG, FRVBF_INSN_CFCKLE, FRVBF_INSN_CFCKGT, FRVBF_INSN_CFCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFCMPS	sim/frv/decode.h	/^ , FRVBF_INSN_FCMPD, FRVBF_INSN_CFCMPS, FRVBF_INSN_FDCMPS, FRVBF_INSN_FMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFDIVS	sim/frv/decode.h	/^ , FRVBF_INSN_CFSUBS, FRVBF_INSN_CFMULS, FRVBF_INSN_CFDIVS, FRVBF_INSN_NFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFITOS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSTOI, FRVBF_INSN_CFITOS, FRVBF_INSN_CFSTOI, FRVBF_INSN_NFITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMADDS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDMADDS, FRVBF_INSN_CFMADDS, FRVBF_INSN_CFMSUBS, FRVBF_INSN_NFMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMAS	sim/frv/decode.h	/^ , FRVBF_INSN_FDMSS, FRVBF_INSN_NFDMAS, FRVBF_INSN_NFDMSS, FRVBF_INSN_CFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMOVS	sim/frv/decode.h	/^ , FRVBF_INSN_CFMOVS, FRVBF_INSN_FNEGS, FRVBF_INSN_FNEGD, FRVBF_INSN_FDNEGS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMSS	sim/frv/decode.h	/^ , FRVBF_INSN_CFMSS, FRVBF_INSN_FMAD, FRVBF_INSN_FMSD, FRVBF_INSN_NFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDMADDS, FRVBF_INSN_CFMADDS, FRVBF_INSN_CFMSUBS, FRVBF_INSN_NFMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFMULS	sim/frv/decode.h	/^ , FRVBF_INSN_CFSUBS, FRVBF_INSN_CFMULS, FRVBF_INSN_CFDIVS, FRVBF_INSN_NFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFNEGS	sim/frv/decode.h	/^ , FRVBF_INSN_CFNEGS, FRVBF_INSN_FABSS, FRVBF_INSN_FABSD, FRVBF_INSN_FDABSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFSQRTS	sim/frv/decode.h	/^ , FRVBF_INSN_FSQRTD, FRVBF_INSN_CFSQRTS, FRVBF_INSN_NFSQRTS, FRVBF_INSN_FADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFSTOI	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSTOI, FRVBF_INSN_CFITOS, FRVBF_INSN_CFSTOI, FRVBF_INSN_NFITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CFSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_CFSUBS, FRVBF_INSN_CFMULS, FRVBF_INSN_CFDIVS, FRVBF_INSN_NFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CJMPL	sim/frv/decode.h	/^ , FRVBF_INSN_CFCKU, FRVBF_INSN_CFCKO, FRVBF_INSN_CJMPL, FRVBF_INSN_CCALLL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKC	sim/frv/decode.h	/^ , FRVBF_INSN_CKC, FRVBF_INSN_CKNC, FRVBF_INSN_CKN, FRVBF_INSN_CKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKEQ	sim/frv/decode.h	/^ , FRVBF_INSN_CKEQ, FRVBF_INSN_CKNE, FRVBF_INSN_CKLE, FRVBF_INSN_CKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKGE	sim/frv/decode.h	/^ , FRVBF_INSN_CKLT, FRVBF_INSN_CKGE, FRVBF_INSN_CKLS, FRVBF_INSN_CKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKGT	sim/frv/decode.h	/^ , FRVBF_INSN_CKEQ, FRVBF_INSN_CKNE, FRVBF_INSN_CKLE, FRVBF_INSN_CKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKHI	sim/frv/decode.h	/^ , FRVBF_INSN_CKLT, FRVBF_INSN_CKGE, FRVBF_INSN_CKLS, FRVBF_INSN_CKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKLE	sim/frv/decode.h	/^ , FRVBF_INSN_CKEQ, FRVBF_INSN_CKNE, FRVBF_INSN_CKLE, FRVBF_INSN_CKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKLS	sim/frv/decode.h	/^ , FRVBF_INSN_CKLT, FRVBF_INSN_CKGE, FRVBF_INSN_CKLS, FRVBF_INSN_CKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKLT	sim/frv/decode.h	/^ , FRVBF_INSN_CKLT, FRVBF_INSN_CKGE, FRVBF_INSN_CKLS, FRVBF_INSN_CKHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKN	sim/frv/decode.h	/^ , FRVBF_INSN_CKC, FRVBF_INSN_CKNC, FRVBF_INSN_CKN, FRVBF_INSN_CKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKNC	sim/frv/decode.h	/^ , FRVBF_INSN_CKC, FRVBF_INSN_CKNC, FRVBF_INSN_CKN, FRVBF_INSN_CKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKNE	sim/frv/decode.h	/^ , FRVBF_INSN_CKEQ, FRVBF_INSN_CKNE, FRVBF_INSN_CKLE, FRVBF_INSN_CKGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKNO	sim/frv/decode.h	/^ , FRVBF_INSN_NORNCR, FRVBF_INSN_NOTCR, FRVBF_INSN_CKRA, FRVBF_INSN_CKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKNV	sim/frv/decode.h	/^ , FRVBF_INSN_CKV, FRVBF_INSN_CKNV, FRVBF_INSN_FCKRA, FRVBF_INSN_FCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKP	sim/frv/decode.h	/^ , FRVBF_INSN_CKC, FRVBF_INSN_CKNC, FRVBF_INSN_CKN, FRVBF_INSN_CKP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKRA	sim/frv/decode.h	/^ , FRVBF_INSN_NORNCR, FRVBF_INSN_NOTCR, FRVBF_INSN_CKRA, FRVBF_INSN_CKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CKV	sim/frv/decode.h	/^ , FRVBF_INSN_CKV, FRVBF_INSN_CKNV, FRVBF_INSN_FCKRA, FRVBF_INSN_FCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLD	sim/frv/decode.h	/^ , FRVBF_INSN_CLDSH, FRVBF_INSN_CLDUH, FRVBF_INSN_CLD, FRVBF_INSN_CLDBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDBF	sim/frv/decode.h	/^ , FRVBF_INSN_CLDSH, FRVBF_INSN_CLDUH, FRVBF_INSN_CLD, FRVBF_INSN_CLDBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDBFU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDUHU, FRVBF_INSN_CLDU, FRVBF_INSN_CLDBFU, FRVBF_INSN_CLDHFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDD	sim/frv/decode.h	/^ , FRVBF_INSN_CLDHF, FRVBF_INSN_CLDF, FRVBF_INSN_CLDD, FRVBF_INSN_CLDDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDDF	sim/frv/decode.h	/^ , FRVBF_INSN_CLDHF, FRVBF_INSN_CLDF, FRVBF_INSN_CLDD, FRVBF_INSN_CLDDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDDFU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDFU, FRVBF_INSN_CLDDU, FRVBF_INSN_CLDDFU, FRVBF_INSN_CLDQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDDU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDFU, FRVBF_INSN_CLDDU, FRVBF_INSN_CLDDFU, FRVBF_INSN_CLDQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDF	sim/frv/decode.h	/^ , FRVBF_INSN_CLDHF, FRVBF_INSN_CLDF, FRVBF_INSN_CLDD, FRVBF_INSN_CLDDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDFU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDFU, FRVBF_INSN_CLDDU, FRVBF_INSN_CLDDFU, FRVBF_INSN_CLDQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDHF	sim/frv/decode.h	/^ , FRVBF_INSN_CLDHF, FRVBF_INSN_CLDF, FRVBF_INSN_CLDD, FRVBF_INSN_CLDDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDHFU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDUHU, FRVBF_INSN_CLDU, FRVBF_INSN_CLDBFU, FRVBF_INSN_CLDHFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDQ	sim/frv/decode.h	/^ , FRVBF_INSN_CLDQ, FRVBF_INSN_CLDSBU, FRVBF_INSN_CLDUBU, FRVBF_INSN_CLDSHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDQU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDFU, FRVBF_INSN_CLDDU, FRVBF_INSN_CLDDFU, FRVBF_INSN_CLDQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDSB	sim/frv/decode.h	/^ , FRVBF_INSN_STQFU, FRVBF_INSN_STQCU, FRVBF_INSN_CLDSB, FRVBF_INSN_CLDUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDSBU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDQ, FRVBF_INSN_CLDSBU, FRVBF_INSN_CLDUBU, FRVBF_INSN_CLDSHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDSH	sim/frv/decode.h	/^ , FRVBF_INSN_CLDSH, FRVBF_INSN_CLDUH, FRVBF_INSN_CLD, FRVBF_INSN_CLDBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDSHU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDQ, FRVBF_INSN_CLDSBU, FRVBF_INSN_CLDUBU, FRVBF_INSN_CLDSHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDUHU, FRVBF_INSN_CLDU, FRVBF_INSN_CLDBFU, FRVBF_INSN_CLDHFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDUB	sim/frv/decode.h	/^ , FRVBF_INSN_STQFU, FRVBF_INSN_STQCU, FRVBF_INSN_CLDSB, FRVBF_INSN_CLDUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDUBU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDQ, FRVBF_INSN_CLDSBU, FRVBF_INSN_CLDUBU, FRVBF_INSN_CLDSHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDUH	sim/frv/decode.h	/^ , FRVBF_INSN_CLDSH, FRVBF_INSN_CLDUH, FRVBF_INSN_CLD, FRVBF_INSN_CLDBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLDUHU	sim/frv/decode.h	/^ , FRVBF_INSN_CLDUHU, FRVBF_INSN_CLDU, FRVBF_INSN_CLDBFU, FRVBF_INSN_CLDHFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLRFA	sim/frv/decode.h	/^ , FRVBF_INSN_CLRFA, FRVBF_INSN_COMMITGR, FRVBF_INSN_COMMITFR, FRVBF_INSN_COMMITGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLRFR	sim/frv/decode.h	/^ , FRVBF_INSN_COP2, FRVBF_INSN_CLRGR, FRVBF_INSN_CLRFR, FRVBF_INSN_CLRGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLRGA	sim/frv/decode.h	/^ , FRVBF_INSN_COP2, FRVBF_INSN_CLRGR, FRVBF_INSN_CLRFR, FRVBF_INSN_CLRGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CLRGR	sim/frv/decode.h	/^ , FRVBF_INSN_COP2, FRVBF_INSN_CLRGR, FRVBF_INSN_CLRFR, FRVBF_INSN_CLRGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMADDHSS	sim/frv/decode.h	/^ , FRVBF_INSN_MSUBHSS, FRVBF_INSN_MSUBHUS, FRVBF_INSN_CMADDHSS, FRVBF_INSN_CMADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMADDHUS	sim/frv/decode.h	/^ , FRVBF_INSN_MSUBHSS, FRVBF_INSN_MSUBHUS, FRVBF_INSN_CMADDHSS, FRVBF_INSN_CMADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMAND	sim/frv/decode.h	/^ , FRVBF_INSN_MAND, FRVBF_INSN_MOR, FRVBF_INSN_MXOR, FRVBF_INSN_CMAND$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMBTOH	sim/frv/decode.h	/^ , FRVBF_INSN_MDUNPACKH, FRVBF_INSN_MBTOH, FRVBF_INSN_CMBTOH, FRVBF_INSN_MHTOB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMBTOHE	sim/frv/decode.h	/^ , FRVBF_INSN_CMHTOB, FRVBF_INSN_MBTOHE, FRVBF_INSN_CMBTOHE, FRVBF_INSN_MNOP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMCPXIS	sim/frv/decode.h	/^ , FRVBF_INSN_MCPXIU, FRVBF_INSN_CMCPXRS, FRVBF_INSN_CMCPXRU, FRVBF_INSN_CMCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMCPXIU	sim/frv/decode.h	/^ , FRVBF_INSN_CMCPXIU, FRVBF_INSN_MQCPXRS, FRVBF_INSN_MQCPXRU, FRVBF_INSN_MQCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMCPXRS	sim/frv/decode.h	/^ , FRVBF_INSN_MCPXIU, FRVBF_INSN_CMCPXRS, FRVBF_INSN_CMCPXRU, FRVBF_INSN_CMCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMCPXRU	sim/frv/decode.h	/^ , FRVBF_INSN_MCPXIU, FRVBF_INSN_CMCPXRS, FRVBF_INSN_CMCPXRU, FRVBF_INSN_CMCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMEXPDHD	sim/frv/decode.h	/^ , FRVBF_INSN_CMEXPDHD, FRVBF_INSN_MPACKH, FRVBF_INSN_MDPACKH, FRVBF_INSN_MUNPACKH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMEXPDHW	sim/frv/decode.h	/^ , FRVBF_INSN_MQCPXIU, FRVBF_INSN_MEXPDHW, FRVBF_INSN_CMEXPDHW, FRVBF_INSN_MEXPDHD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMHTOB	sim/frv/decode.h	/^ , FRVBF_INSN_CMHTOB, FRVBF_INSN_MBTOHE, FRVBF_INSN_CMBTOHE, FRVBF_INSN_MNOP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMMACHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMMACHS, FRVBF_INSN_CMMACHU, FRVBF_INSN_MQMACHS, FRVBF_INSN_MQMACHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMMACHU	sim/frv/decode.h	/^ , FRVBF_INSN_CMMACHS, FRVBF_INSN_CMMACHU, FRVBF_INSN_MQMACHS, FRVBF_INSN_MQMACHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMMULHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMMULHS, FRVBF_INSN_CMMULHU, FRVBF_INSN_MQMULHS, FRVBF_INSN_MQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMMULHU	sim/frv/decode.h	/^ , FRVBF_INSN_CMMULHS, FRVBF_INSN_CMMULHU, FRVBF_INSN_MQMULHS, FRVBF_INSN_MQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMNOT	sim/frv/decode.h	/^ , FRVBF_INSN_CMOR, FRVBF_INSN_CMXOR, FRVBF_INSN_MNOT, FRVBF_INSN_CMNOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMOR	sim/frv/decode.h	/^ , FRVBF_INSN_CMOR, FRVBF_INSN_CMXOR, FRVBF_INSN_MNOT, FRVBF_INSN_CMNOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMOVFG	sim/frv/decode.h	/^ , FRVBF_INSN_CMOVGF, FRVBF_INSN_CMOVFG, FRVBF_INSN_CMOVGFD, FRVBF_INSN_CMOVFGD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMOVFGD	sim/frv/decode.h	/^ , FRVBF_INSN_CMOVGF, FRVBF_INSN_CMOVFG, FRVBF_INSN_CMOVGFD, FRVBF_INSN_CMOVFGD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMOVGF	sim/frv/decode.h	/^ , FRVBF_INSN_CMOVGF, FRVBF_INSN_CMOVFG, FRVBF_INSN_CMOVGFD, FRVBF_INSN_CMOVFGD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMOVGFD	sim/frv/decode.h	/^ , FRVBF_INSN_CMOVGF, FRVBF_INSN_CMOVFG, FRVBF_INSN_CMOVGFD, FRVBF_INSN_CMOVFGD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMPB	sim/frv/decode.h	/^ , FRVBF_INSN_ADDXICC, FRVBF_INSN_SUBXICC, FRVBF_INSN_CMPB, FRVBF_INSN_CMPBA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMPBA	sim/frv/decode.h	/^ , FRVBF_INSN_ADDXICC, FRVBF_INSN_SUBXICC, FRVBF_INSN_CMPB, FRVBF_INSN_CMPBA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQADDHSS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSUBHSS, FRVBF_INSN_MQSUBHUS, FRVBF_INSN_CMQADDHSS, FRVBF_INSN_CMQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQADDHUS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSUBHSS, FRVBF_INSN_MQSUBHUS, FRVBF_INSN_CMQADDHSS, FRVBF_INSN_CMQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQMACHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQMACHS, FRVBF_INSN_CMQMACHU, FRVBF_INSN_MQXMACHS, FRVBF_INSN_MQXMACXHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQMACHU	sim/frv/decode.h	/^ , FRVBF_INSN_CMQMACHS, FRVBF_INSN_CMQMACHU, FRVBF_INSN_MQXMACHS, FRVBF_INSN_MQXMACXHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQMULHS	sim/frv/decode.h	/^ , FRVBF_INSN_MQMULXHS, FRVBF_INSN_MQMULXHU, FRVBF_INSN_CMQMULHS, FRVBF_INSN_CMQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQMULHU	sim/frv/decode.h	/^ , FRVBF_INSN_MQMULXHS, FRVBF_INSN_MQMULXHU, FRVBF_INSN_CMQMULHS, FRVBF_INSN_CMQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQSUBHSS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQSUBHSS, FRVBF_INSN_CMQSUBHUS, FRVBF_INSN_MQLCLRHS, FRVBF_INSN_MQLMTHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMQSUBHUS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQSUBHSS, FRVBF_INSN_CMQSUBHUS, FRVBF_INSN_MQLCLRHS, FRVBF_INSN_MQLMTHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMSUBHSS	sim/frv/decode.h	/^ , FRVBF_INSN_CMSUBHSS, FRVBF_INSN_CMSUBHUS, FRVBF_INSN_MQADDHSS, FRVBF_INSN_MQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMSUBHUS	sim/frv/decode.h	/^ , FRVBF_INSN_CMSUBHSS, FRVBF_INSN_CMSUBHUS, FRVBF_INSN_MQADDHSS, FRVBF_INSN_MQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CMXOR	sim/frv/decode.h	/^ , FRVBF_INSN_CMOR, FRVBF_INSN_CMXOR, FRVBF_INSN_MNOT, FRVBF_INSN_CMNOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CNOT	sim/frv/decode.h	/^ , FRVBF_INSN_CNOT, FRVBF_INSN_CSMUL, FRVBF_INSN_CSDIV, FRVBF_INSN_CUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COMMITFA	sim/frv/decode.h	/^ , FRVBF_INSN_COMMITFA, FRVBF_INSN_FITOS, FRVBF_INSN_FSTOI, FRVBF_INSN_FITOD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COMMITFR	sim/frv/decode.h	/^ , FRVBF_INSN_CLRFA, FRVBF_INSN_COMMITGR, FRVBF_INSN_COMMITFR, FRVBF_INSN_COMMITGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COMMITGA	sim/frv/decode.h	/^ , FRVBF_INSN_CLRFA, FRVBF_INSN_COMMITGR, FRVBF_INSN_COMMITFR, FRVBF_INSN_COMMITGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COMMITGR	sim/frv/decode.h	/^ , FRVBF_INSN_CLRFA, FRVBF_INSN_COMMITGR, FRVBF_INSN_COMMITFR, FRVBF_INSN_COMMITGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COP1	sim/frv/decode.h	/^ , FRVBF_INSN_LRAI, FRVBF_INSN_LRAD, FRVBF_INSN_TLBPR, FRVBF_INSN_COP1$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COP2	sim/frv/decode.h	/^ , FRVBF_INSN_COP2, FRVBF_INSN_CLRGR, FRVBF_INSN_CLRFR, FRVBF_INSN_CLRGA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_COR	sim/frv/decode.h	/^ , FRVBF_INSN_CSUB, FRVBF_INSN_CAND, FRVBF_INSN_COR, FRVBF_INSN_CXOR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CORCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSMULCC, FRVBF_INSN_CANDCC, FRVBF_INSN_CORCC, FRVBF_INSN_CXORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSCAN	sim/frv/decode.h	/^ , FRVBF_INSN_CSLL, FRVBF_INSN_CSRL, FRVBF_INSN_CSRA, FRVBF_INSN_CSCAN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSDIV	sim/frv/decode.h	/^ , FRVBF_INSN_CNOT, FRVBF_INSN_CSMUL, FRVBF_INSN_CSDIV, FRVBF_INSN_CUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSLL	sim/frv/decode.h	/^ , FRVBF_INSN_CSLL, FRVBF_INSN_CSRL, FRVBF_INSN_CSRA, FRVBF_INSN_CSCAN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSLLCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSLLCC, FRVBF_INSN_CSRLCC, FRVBF_INSN_CSRACC, FRVBF_INSN_ADDX$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSMUL	sim/frv/decode.h	/^ , FRVBF_INSN_CNOT, FRVBF_INSN_CSMUL, FRVBF_INSN_CSDIV, FRVBF_INSN_CUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSMULCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSMULCC, FRVBF_INSN_CANDCC, FRVBF_INSN_CORCC, FRVBF_INSN_CXORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSRA	sim/frv/decode.h	/^ , FRVBF_INSN_CSLL, FRVBF_INSN_CSRL, FRVBF_INSN_CSRA, FRVBF_INSN_CSCAN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSRACC	sim/frv/decode.h	/^ , FRVBF_INSN_CSLLCC, FRVBF_INSN_CSRLCC, FRVBF_INSN_CSRACC, FRVBF_INSN_ADDX$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSRL	sim/frv/decode.h	/^ , FRVBF_INSN_CSLL, FRVBF_INSN_CSRL, FRVBF_INSN_CSRA, FRVBF_INSN_CSCAN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSRLCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSLLCC, FRVBF_INSN_CSRLCC, FRVBF_INSN_CSRACC, FRVBF_INSN_ADDX$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CST	sim/frv/decode.h	/^ , FRVBF_INSN_CSTB, FRVBF_INSN_CSTH, FRVBF_INSN_CST, FRVBF_INSN_CSTBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTB	sim/frv/decode.h	/^ , FRVBF_INSN_CSTB, FRVBF_INSN_CSTH, FRVBF_INSN_CST, FRVBF_INSN_CSTBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTBF	sim/frv/decode.h	/^ , FRVBF_INSN_CSTB, FRVBF_INSN_CSTH, FRVBF_INSN_CST, FRVBF_INSN_CSTBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTBFU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTBFU, FRVBF_INSN_CSTHFU, FRVBF_INSN_CSTFU, FRVBF_INSN_CSTDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTBU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTQ, FRVBF_INSN_CSTBU, FRVBF_INSN_CSTHU, FRVBF_INSN_CSTU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTD	sim/frv/decode.h	/^ , FRVBF_INSN_CSTHF, FRVBF_INSN_CSTF, FRVBF_INSN_CSTD, FRVBF_INSN_CSTDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTDF	sim/frv/decode.h	/^ , FRVBF_INSN_CSTHF, FRVBF_INSN_CSTF, FRVBF_INSN_CSTD, FRVBF_INSN_CSTDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTDFU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTDFU, FRVBF_INSN_STBI, FRVBF_INSN_STHI, FRVBF_INSN_STI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTDU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTBFU, FRVBF_INSN_CSTHFU, FRVBF_INSN_CSTFU, FRVBF_INSN_CSTDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTF	sim/frv/decode.h	/^ , FRVBF_INSN_CSTHF, FRVBF_INSN_CSTF, FRVBF_INSN_CSTD, FRVBF_INSN_CSTDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTFU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTBFU, FRVBF_INSN_CSTHFU, FRVBF_INSN_CSTFU, FRVBF_INSN_CSTDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTH	sim/frv/decode.h	/^ , FRVBF_INSN_CSTB, FRVBF_INSN_CSTH, FRVBF_INSN_CST, FRVBF_INSN_CSTBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTHF	sim/frv/decode.h	/^ , FRVBF_INSN_CSTHF, FRVBF_INSN_CSTF, FRVBF_INSN_CSTD, FRVBF_INSN_CSTDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTHFU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTBFU, FRVBF_INSN_CSTHFU, FRVBF_INSN_CSTFU, FRVBF_INSN_CSTDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTHU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTQ, FRVBF_INSN_CSTBU, FRVBF_INSN_CSTHU, FRVBF_INSN_CSTU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTQ	sim/frv/decode.h	/^ , FRVBF_INSN_CSTQ, FRVBF_INSN_CSTBU, FRVBF_INSN_CSTHU, FRVBF_INSN_CSTU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSTU	sim/frv/decode.h	/^ , FRVBF_INSN_CSTQ, FRVBF_INSN_CSTBU, FRVBF_INSN_CSTHU, FRVBF_INSN_CSTU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSUB	sim/frv/decode.h	/^ , FRVBF_INSN_CSUB, FRVBF_INSN_CAND, FRVBF_INSN_COR, FRVBF_INSN_CXOR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSUBCC	sim/frv/decode.h	/^ , FRVBF_INSN_SMULCC, FRVBF_INSN_UMULCC, FRVBF_INSN_CADDCC, FRVBF_INSN_CSUBCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CSWAP	sim/frv/decode.h	/^ , FRVBF_INSN_SWAPI, FRVBF_INSN_CSWAP, FRVBF_INSN_MOVGF, FRVBF_INSN_MOVFG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CUDIV	sim/frv/decode.h	/^ , FRVBF_INSN_CNOT, FRVBF_INSN_CSMUL, FRVBF_INSN_CSDIV, FRVBF_INSN_CUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CXOR	sim/frv/decode.h	/^ , FRVBF_INSN_CSUB, FRVBF_INSN_CAND, FRVBF_INSN_COR, FRVBF_INSN_CXOR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_CXORCC	sim/frv/decode.h	/^ , FRVBF_INSN_CSMULCC, FRVBF_INSN_CANDCC, FRVBF_INSN_CORCC, FRVBF_INSN_CXORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCEF	sim/frv/decode.h	/^ , FRVBF_INSN_DCF, FRVBF_INSN_DCEF, FRVBF_INSN_WITLB, FRVBF_INSN_WDTLB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCEI	sim/frv/decode.h	/^ , FRVBF_INSN_ICI, FRVBF_INSN_DCI, FRVBF_INSN_ICEI, FRVBF_INSN_DCEI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCF	sim/frv/decode.h	/^ , FRVBF_INSN_DCF, FRVBF_INSN_DCEF, FRVBF_INSN_WITLB, FRVBF_INSN_WDTLB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCI	sim/frv/decode.h	/^ , FRVBF_INSN_ICI, FRVBF_INSN_DCI, FRVBF_INSN_ICEI, FRVBF_INSN_DCEI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCPL	sim/frv/decode.h	/^ , FRVBF_INSN_ITLBI, FRVBF_INSN_DTLBI, FRVBF_INSN_ICPL, FRVBF_INSN_DCPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DCUL	sim/frv/decode.h	/^ , FRVBF_INSN_ICUL, FRVBF_INSN_DCUL, FRVBF_INSN_BAR, FRVBF_INSN_MEMBAR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_DTLBI	sim/frv/decode.h	/^ , FRVBF_INSN_ITLBI, FRVBF_INSN_DTLBI, FRVBF_INSN_ICPL, FRVBF_INSN_DCPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FABSD	sim/frv/decode.h	/^ , FRVBF_INSN_CFNEGS, FRVBF_INSN_FABSS, FRVBF_INSN_FABSD, FRVBF_INSN_FDABSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FABSS	sim/frv/decode.h	/^ , FRVBF_INSN_CFNEGS, FRVBF_INSN_FABSS, FRVBF_INSN_FABSD, FRVBF_INSN_FDABSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FADDD	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBS, FRVBF_INSN_FMULS, FRVBF_INSN_FDIVS, FRVBF_INSN_FADDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FADDS	sim/frv/decode.h	/^ , FRVBF_INSN_FSQRTD, FRVBF_INSN_CFSQRTS, FRVBF_INSN_NFSQRTS, FRVBF_INSN_FADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBEQ	sim/frv/decode.h	/^ , FRVBF_INSN_FBNE, FRVBF_INSN_FBEQ, FRVBF_INSN_FBLG, FRVBF_INSN_FBUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBEQLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBNOLR, FRVBF_INSN_FBEQLR, FRVBF_INSN_FBNELR, FRVBF_INSN_FBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBGE	sim/frv/decode.h	/^ , FRVBF_INSN_FBUL, FRVBF_INSN_FBGE, FRVBF_INSN_FBLT, FRVBF_INSN_FBUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBGELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUELR, FRVBF_INSN_FBULLR, FRVBF_INSN_FBGELR, FRVBF_INSN_FBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBGT	sim/frv/decode.h	/^ , FRVBF_INSN_FBUG, FRVBF_INSN_FBLE, FRVBF_INSN_FBGT, FRVBF_INSN_FBULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBGTLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUGELR, FRVBF_INSN_FBUGLR, FRVBF_INSN_FBLELR, FRVBF_INSN_FBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLE	sim/frv/decode.h	/^ , FRVBF_INSN_FBUG, FRVBF_INSN_FBLE, FRVBF_INSN_FBGT, FRVBF_INSN_FBULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUGELR, FRVBF_INSN_FBUGLR, FRVBF_INSN_FBLELR, FRVBF_INSN_FBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLG	sim/frv/decode.h	/^ , FRVBF_INSN_FBNE, FRVBF_INSN_FBEQ, FRVBF_INSN_FBLG, FRVBF_INSN_FBUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLGLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBNOLR, FRVBF_INSN_FBEQLR, FRVBF_INSN_FBNELR, FRVBF_INSN_FBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLT	sim/frv/decode.h	/^ , FRVBF_INSN_FBUL, FRVBF_INSN_FBGE, FRVBF_INSN_FBLT, FRVBF_INSN_FBUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBLTLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUELR, FRVBF_INSN_FBULLR, FRVBF_INSN_FBGELR, FRVBF_INSN_FBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBNE	sim/frv/decode.h	/^ , FRVBF_INSN_FBNE, FRVBF_INSN_FBEQ, FRVBF_INSN_FBLG, FRVBF_INSN_FBUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBNELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBNOLR, FRVBF_INSN_FBEQLR, FRVBF_INSN_FBNELR, FRVBF_INSN_FBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBNO	sim/frv/decode.h	/^ , FRVBF_INSN_BV, FRVBF_INSN_BNV, FRVBF_INSN_FBRA, FRVBF_INSN_FBNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBNOLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBNOLR, FRVBF_INSN_FBEQLR, FRVBF_INSN_FBNELR, FRVBF_INSN_FBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBO	sim/frv/decode.h	/^ , FRVBF_INSN_FBU, FRVBF_INSN_FBO, FRVBF_INSN_BCTRLR, FRVBF_INSN_BRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBOLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBULELR, FRVBF_INSN_FBULR, FRVBF_INSN_FBOLR, FRVBF_INSN_BCRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBRA	sim/frv/decode.h	/^ , FRVBF_INSN_BV, FRVBF_INSN_BNV, FRVBF_INSN_FBRA, FRVBF_INSN_FBNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBRALR	sim/frv/decode.h	/^ , FRVBF_INSN_BPLR, FRVBF_INSN_BVLR, FRVBF_INSN_BNVLR, FRVBF_INSN_FBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBU	sim/frv/decode.h	/^ , FRVBF_INSN_FBU, FRVBF_INSN_FBO, FRVBF_INSN_BCTRLR, FRVBF_INSN_BRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUE	sim/frv/decode.h	/^ , FRVBF_INSN_FBNE, FRVBF_INSN_FBEQ, FRVBF_INSN_FBLG, FRVBF_INSN_FBUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUELR, FRVBF_INSN_FBULLR, FRVBF_INSN_FBGELR, FRVBF_INSN_FBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUG	sim/frv/decode.h	/^ , FRVBF_INSN_FBUG, FRVBF_INSN_FBLE, FRVBF_INSN_FBGT, FRVBF_INSN_FBULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUGE	sim/frv/decode.h	/^ , FRVBF_INSN_FBUL, FRVBF_INSN_FBGE, FRVBF_INSN_FBLT, FRVBF_INSN_FBUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUGELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUGELR, FRVBF_INSN_FBUGLR, FRVBF_INSN_FBLELR, FRVBF_INSN_FBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUGLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUGELR, FRVBF_INSN_FBUGLR, FRVBF_INSN_FBLELR, FRVBF_INSN_FBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBUL	sim/frv/decode.h	/^ , FRVBF_INSN_FBUL, FRVBF_INSN_FBGE, FRVBF_INSN_FBLT, FRVBF_INSN_FBUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBULE	sim/frv/decode.h	/^ , FRVBF_INSN_FBUG, FRVBF_INSN_FBLE, FRVBF_INSN_FBGT, FRVBF_INSN_FBULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBULELR	sim/frv/decode.h	/^ , FRVBF_INSN_FBULELR, FRVBF_INSN_FBULR, FRVBF_INSN_FBOLR, FRVBF_INSN_BCRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBULLR	sim/frv/decode.h	/^ , FRVBF_INSN_FBUELR, FRVBF_INSN_FBULLR, FRVBF_INSN_FBGELR, FRVBF_INSN_FBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FBULR	sim/frv/decode.h	/^ , FRVBF_INSN_FBULELR, FRVBF_INSN_FBULR, FRVBF_INSN_FBOLR, FRVBF_INSN_BCRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBEQLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBNOLR, FRVBF_INSN_FCBEQLR, FRVBF_INSN_FCBNELR, FRVBF_INSN_FCBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBGELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUELR, FRVBF_INSN_FCBULLR, FRVBF_INSN_FCBGELR, FRVBF_INSN_FCBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBGTLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUGELR, FRVBF_INSN_FCBUGLR, FRVBF_INSN_FCBLELR, FRVBF_INSN_FCBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBLELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUGELR, FRVBF_INSN_FCBUGLR, FRVBF_INSN_FCBLELR, FRVBF_INSN_FCBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBLGLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBNOLR, FRVBF_INSN_FCBEQLR, FRVBF_INSN_FCBNELR, FRVBF_INSN_FCBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBLTLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUELR, FRVBF_INSN_FCBULLR, FRVBF_INSN_FCBGELR, FRVBF_INSN_FCBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBNELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBNOLR, FRVBF_INSN_FCBEQLR, FRVBF_INSN_FCBNELR, FRVBF_INSN_FCBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBNOLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBNOLR, FRVBF_INSN_FCBEQLR, FRVBF_INSN_FCBNELR, FRVBF_INSN_FCBLGLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBOLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBULELR, FRVBF_INSN_FCBULR, FRVBF_INSN_FCBOLR, FRVBF_INSN_JMPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBRALR	sim/frv/decode.h	/^ , FRVBF_INSN_BCPLR, FRVBF_INSN_BCVLR, FRVBF_INSN_BCNVLR, FRVBF_INSN_FCBRALR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBUELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUELR, FRVBF_INSN_FCBULLR, FRVBF_INSN_FCBGELR, FRVBF_INSN_FCBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBUGELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUGELR, FRVBF_INSN_FCBUGLR, FRVBF_INSN_FCBLELR, FRVBF_INSN_FCBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBUGLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUGELR, FRVBF_INSN_FCBUGLR, FRVBF_INSN_FCBLELR, FRVBF_INSN_FCBGTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBULELR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBULELR, FRVBF_INSN_FCBULR, FRVBF_INSN_FCBOLR, FRVBF_INSN_JMPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBULLR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBUELR, FRVBF_INSN_FCBULLR, FRVBF_INSN_FCBGELR, FRVBF_INSN_FCBLTLR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCBULR	sim/frv/decode.h	/^ , FRVBF_INSN_FCBULELR, FRVBF_INSN_FCBULR, FRVBF_INSN_FCBOLR, FRVBF_INSN_JMPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKEQ	sim/frv/decode.h	/^ , FRVBF_INSN_FCKNE, FRVBF_INSN_FCKEQ, FRVBF_INSN_FCKLG, FRVBF_INSN_FCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKGE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUL, FRVBF_INSN_FCKGE, FRVBF_INSN_FCKLT, FRVBF_INSN_FCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKGT	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUG, FRVBF_INSN_FCKLE, FRVBF_INSN_FCKGT, FRVBF_INSN_FCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKLE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUG, FRVBF_INSN_FCKLE, FRVBF_INSN_FCKGT, FRVBF_INSN_FCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKLG	sim/frv/decode.h	/^ , FRVBF_INSN_FCKNE, FRVBF_INSN_FCKEQ, FRVBF_INSN_FCKLG, FRVBF_INSN_FCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKLT	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUL, FRVBF_INSN_FCKGE, FRVBF_INSN_FCKLT, FRVBF_INSN_FCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKNE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKNE, FRVBF_INSN_FCKEQ, FRVBF_INSN_FCKLG, FRVBF_INSN_FCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKNO	sim/frv/decode.h	/^ , FRVBF_INSN_CKV, FRVBF_INSN_CKNV, FRVBF_INSN_FCKRA, FRVBF_INSN_FCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKO	sim/frv/decode.h	/^ , FRVBF_INSN_FCKU, FRVBF_INSN_FCKO, FRVBF_INSN_CCKRA, FRVBF_INSN_CCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKRA	sim/frv/decode.h	/^ , FRVBF_INSN_CKV, FRVBF_INSN_CKNV, FRVBF_INSN_FCKRA, FRVBF_INSN_FCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKU	sim/frv/decode.h	/^ , FRVBF_INSN_FCKU, FRVBF_INSN_FCKO, FRVBF_INSN_CCKRA, FRVBF_INSN_CCKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKUE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKNE, FRVBF_INSN_FCKEQ, FRVBF_INSN_FCKLG, FRVBF_INSN_FCKUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKUG	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUG, FRVBF_INSN_FCKLE, FRVBF_INSN_FCKGT, FRVBF_INSN_FCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKUGE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUL, FRVBF_INSN_FCKGE, FRVBF_INSN_FCKLT, FRVBF_INSN_FCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKUL	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUL, FRVBF_INSN_FCKGE, FRVBF_INSN_FCKLT, FRVBF_INSN_FCKUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCKULE	sim/frv/decode.h	/^ , FRVBF_INSN_FCKUG, FRVBF_INSN_FCKLE, FRVBF_INSN_FCKGT, FRVBF_INSN_FCKULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCMPD	sim/frv/decode.h	/^ , FRVBF_INSN_FCMPD, FRVBF_INSN_CFCMPS, FRVBF_INSN_FDCMPS, FRVBF_INSN_FMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FCMPS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSUBS, FRVBF_INSN_NFMULS, FRVBF_INSN_NFDIVS, FRVBF_INSN_FCMPS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDABSS	sim/frv/decode.h	/^ , FRVBF_INSN_CFNEGS, FRVBF_INSN_FABSS, FRVBF_INSN_FABSD, FRVBF_INSN_FDABSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDADDS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSS, FRVBF_INSN_FDADDS, FRVBF_INSN_FDSUBS, FRVBF_INSN_FDMULS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDCMPS	sim/frv/decode.h	/^ , FRVBF_INSN_FCMPD, FRVBF_INSN_CFCMPS, FRVBF_INSN_FDCMPS, FRVBF_INSN_FMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDDIVS	sim/frv/decode.h	/^ , FRVBF_INSN_FDDIVS, FRVBF_INSN_FDSADS, FRVBF_INSN_FDMULCS, FRVBF_INSN_NFDMULCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDITOS	sim/frv/decode.h	/^ , FRVBF_INSN_FDTOI, FRVBF_INSN_FDITOS, FRVBF_INSN_FDSTOI, FRVBF_INSN_NFDITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDIVD	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBD, FRVBF_INSN_FMULD, FRVBF_INSN_FDIVD, FRVBF_INSN_CFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDIVS	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBS, FRVBF_INSN_FMULS, FRVBF_INSN_FDIVS, FRVBF_INSN_FADDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMADDS	sim/frv/decode.h	/^ , FRVBF_INSN_FMSUBS, FRVBF_INSN_FMADDD, FRVBF_INSN_FMSUBD, FRVBF_INSN_FDMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMAS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSUBS, FRVBF_INSN_FMAS, FRVBF_INSN_FMSS, FRVBF_INSN_FDMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMOVS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSTOI, FRVBF_INSN_FMOVS, FRVBF_INSN_FMOVD, FRVBF_INSN_FDMOVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMSS	sim/frv/decode.h	/^ , FRVBF_INSN_FDMSS, FRVBF_INSN_NFDMAS, FRVBF_INSN_NFDMSS, FRVBF_INSN_CFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMULCS	sim/frv/decode.h	/^ , FRVBF_INSN_FDDIVS, FRVBF_INSN_FDSADS, FRVBF_INSN_FDMULCS, FRVBF_INSN_NFDMULCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDMULS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSS, FRVBF_INSN_FDADDS, FRVBF_INSN_FDSUBS, FRVBF_INSN_FDMULS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDNEGS	sim/frv/decode.h	/^ , FRVBF_INSN_CFMOVS, FRVBF_INSN_FNEGS, FRVBF_INSN_FNEGD, FRVBF_INSN_FDNEGS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDSADS	sim/frv/decode.h	/^ , FRVBF_INSN_FDDIVS, FRVBF_INSN_FDSADS, FRVBF_INSN_FDMULCS, FRVBF_INSN_NFDMULCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDSQRTS	sim/frv/decode.h	/^ , FRVBF_INSN_CFABSS, FRVBF_INSN_FSQRTS, FRVBF_INSN_FDSQRTS, FRVBF_INSN_NFDSQRTS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDSTOI	sim/frv/decode.h	/^ , FRVBF_INSN_FDTOI, FRVBF_INSN_FDITOS, FRVBF_INSN_FDSTOI, FRVBF_INSN_NFDITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSS, FRVBF_INSN_FDADDS, FRVBF_INSN_FDSUBS, FRVBF_INSN_FDMULS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FDTOI	sim/frv/decode.h	/^ , FRVBF_INSN_FDTOI, FRVBF_INSN_FDITOS, FRVBF_INSN_FDSTOI, FRVBF_INSN_NFDITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FITOD	sim/frv/decode.h	/^ , FRVBF_INSN_COMMITFA, FRVBF_INSN_FITOS, FRVBF_INSN_FSTOI, FRVBF_INSN_FITOD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FITOS	sim/frv/decode.h	/^ , FRVBF_INSN_COMMITFA, FRVBF_INSN_FITOS, FRVBF_INSN_FSTOI, FRVBF_INSN_FITOD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMAD	sim/frv/decode.h	/^ , FRVBF_INSN_CFMSS, FRVBF_INSN_FMAD, FRVBF_INSN_FMSD, FRVBF_INSN_NFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMADDD	sim/frv/decode.h	/^ , FRVBF_INSN_FMSUBS, FRVBF_INSN_FMADDD, FRVBF_INSN_FMSUBD, FRVBF_INSN_FDMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMADDS	sim/frv/decode.h	/^ , FRVBF_INSN_FCMPD, FRVBF_INSN_CFCMPS, FRVBF_INSN_FDCMPS, FRVBF_INSN_FMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMAS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSUBS, FRVBF_INSN_FMAS, FRVBF_INSN_FMSS, FRVBF_INSN_FDMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMOVD	sim/frv/decode.h	/^ , FRVBF_INSN_NFSTOI, FRVBF_INSN_FMOVS, FRVBF_INSN_FMOVD, FRVBF_INSN_FDMOVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMOVS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSTOI, FRVBF_INSN_FMOVS, FRVBF_INSN_FMOVD, FRVBF_INSN_FDMOVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMSD	sim/frv/decode.h	/^ , FRVBF_INSN_CFMSS, FRVBF_INSN_FMAD, FRVBF_INSN_FMSD, FRVBF_INSN_NFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMSS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSUBS, FRVBF_INSN_FMAS, FRVBF_INSN_FMSS, FRVBF_INSN_FDMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMSUBD	sim/frv/decode.h	/^ , FRVBF_INSN_FMSUBS, FRVBF_INSN_FMADDD, FRVBF_INSN_FMSUBD, FRVBF_INSN_FDMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_FMSUBS, FRVBF_INSN_FMADDD, FRVBF_INSN_FMSUBD, FRVBF_INSN_FDMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMULD	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBD, FRVBF_INSN_FMULD, FRVBF_INSN_FDIVD, FRVBF_INSN_CFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FMULS	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBS, FRVBF_INSN_FMULS, FRVBF_INSN_FDIVS, FRVBF_INSN_FADDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FNEGD	sim/frv/decode.h	/^ , FRVBF_INSN_CFMOVS, FRVBF_INSN_FNEGS, FRVBF_INSN_FNEGD, FRVBF_INSN_FDNEGS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FNEGS	sim/frv/decode.h	/^ , FRVBF_INSN_CFMOVS, FRVBF_INSN_FNEGS, FRVBF_INSN_FNEGD, FRVBF_INSN_FDNEGS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FNOP	sim/frv/decode.h	/^ , FRVBF_INSN_FNOP, FRVBF_INSN__MAX$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FSQRTD	sim/frv/decode.h	/^ , FRVBF_INSN_FSQRTD, FRVBF_INSN_CFSQRTS, FRVBF_INSN_NFSQRTS, FRVBF_INSN_FADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FSQRTS	sim/frv/decode.h	/^ , FRVBF_INSN_CFABSS, FRVBF_INSN_FSQRTS, FRVBF_INSN_FDSQRTS, FRVBF_INSN_NFDSQRTS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FSTOI	sim/frv/decode.h	/^ , FRVBF_INSN_COMMITFA, FRVBF_INSN_FITOS, FRVBF_INSN_FSTOI, FRVBF_INSN_FITOD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FSUBD	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBD, FRVBF_INSN_FMULD, FRVBF_INSN_FDIVD, FRVBF_INSN_CFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_FSUBS, FRVBF_INSN_FMULS, FRVBF_INSN_FDIVS, FRVBF_INSN_FADDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTEQ	sim/frv/decode.h	/^ , FRVBF_INSN_FTNE, FRVBF_INSN_FTEQ, FRVBF_INSN_FTLG, FRVBF_INSN_FTUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTGE	sim/frv/decode.h	/^ , FRVBF_INSN_FTUL, FRVBF_INSN_FTGE, FRVBF_INSN_FTLT, FRVBF_INSN_FTUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTGT	sim/frv/decode.h	/^ , FRVBF_INSN_FTUG, FRVBF_INSN_FTLE, FRVBF_INSN_FTGT, FRVBF_INSN_FTULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIEQ	sim/frv/decode.h	/^ , FRVBF_INSN_FTINE, FRVBF_INSN_FTIEQ, FRVBF_INSN_FTILG, FRVBF_INSN_FTIUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIGE	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUL, FRVBF_INSN_FTIGE, FRVBF_INSN_FTILT, FRVBF_INSN_FTIUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIGT	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUG, FRVBF_INSN_FTILE, FRVBF_INSN_FTIGT, FRVBF_INSN_FTIULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTILE	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUG, FRVBF_INSN_FTILE, FRVBF_INSN_FTIGT, FRVBF_INSN_FTIULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTILG	sim/frv/decode.h	/^ , FRVBF_INSN_FTINE, FRVBF_INSN_FTIEQ, FRVBF_INSN_FTILG, FRVBF_INSN_FTIUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTILT	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUL, FRVBF_INSN_FTIGE, FRVBF_INSN_FTILT, FRVBF_INSN_FTIUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTINE	sim/frv/decode.h	/^ , FRVBF_INSN_FTINE, FRVBF_INSN_FTIEQ, FRVBF_INSN_FTILG, FRVBF_INSN_FTIUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTINO	sim/frv/decode.h	/^ , FRVBF_INSN_TIV, FRVBF_INSN_TINV, FRVBF_INSN_FTIRA, FRVBF_INSN_FTINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIO	sim/frv/decode.h	/^ , FRVBF_INSN_FTIU, FRVBF_INSN_FTIO, FRVBF_INSN_BREAK, FRVBF_INSN_MTRAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIRA	sim/frv/decode.h	/^ , FRVBF_INSN_TIV, FRVBF_INSN_TINV, FRVBF_INSN_FTIRA, FRVBF_INSN_FTINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIU	sim/frv/decode.h	/^ , FRVBF_INSN_FTIU, FRVBF_INSN_FTIO, FRVBF_INSN_BREAK, FRVBF_INSN_MTRAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIUE	sim/frv/decode.h	/^ , FRVBF_INSN_FTINE, FRVBF_INSN_FTIEQ, FRVBF_INSN_FTILG, FRVBF_INSN_FTIUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIUG	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUG, FRVBF_INSN_FTILE, FRVBF_INSN_FTIGT, FRVBF_INSN_FTIULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIUGE	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUL, FRVBF_INSN_FTIGE, FRVBF_INSN_FTILT, FRVBF_INSN_FTIUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIUL	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUL, FRVBF_INSN_FTIGE, FRVBF_INSN_FTILT, FRVBF_INSN_FTIUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTIULE	sim/frv/decode.h	/^ , FRVBF_INSN_FTIUG, FRVBF_INSN_FTILE, FRVBF_INSN_FTIGT, FRVBF_INSN_FTIULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTLE	sim/frv/decode.h	/^ , FRVBF_INSN_FTUG, FRVBF_INSN_FTLE, FRVBF_INSN_FTGT, FRVBF_INSN_FTULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTLG	sim/frv/decode.h	/^ , FRVBF_INSN_FTNE, FRVBF_INSN_FTEQ, FRVBF_INSN_FTLG, FRVBF_INSN_FTUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTLT	sim/frv/decode.h	/^ , FRVBF_INSN_FTUL, FRVBF_INSN_FTGE, FRVBF_INSN_FTLT, FRVBF_INSN_FTUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTNE	sim/frv/decode.h	/^ , FRVBF_INSN_FTNE, FRVBF_INSN_FTEQ, FRVBF_INSN_FTLG, FRVBF_INSN_FTUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTNO	sim/frv/decode.h	/^ , FRVBF_INSN_TV, FRVBF_INSN_TNV, FRVBF_INSN_FTRA, FRVBF_INSN_FTNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTO	sim/frv/decode.h	/^ , FRVBF_INSN_FTU, FRVBF_INSN_FTO, FRVBF_INSN_TIRA, FRVBF_INSN_TINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTRA	sim/frv/decode.h	/^ , FRVBF_INSN_TV, FRVBF_INSN_TNV, FRVBF_INSN_FTRA, FRVBF_INSN_FTNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTU	sim/frv/decode.h	/^ , FRVBF_INSN_FTU, FRVBF_INSN_FTO, FRVBF_INSN_TIRA, FRVBF_INSN_TINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTUE	sim/frv/decode.h	/^ , FRVBF_INSN_FTNE, FRVBF_INSN_FTEQ, FRVBF_INSN_FTLG, FRVBF_INSN_FTUE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTUG	sim/frv/decode.h	/^ , FRVBF_INSN_FTUG, FRVBF_INSN_FTLE, FRVBF_INSN_FTGT, FRVBF_INSN_FTULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTUGE	sim/frv/decode.h	/^ , FRVBF_INSN_FTUL, FRVBF_INSN_FTGE, FRVBF_INSN_FTLT, FRVBF_INSN_FTUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTUL	sim/frv/decode.h	/^ , FRVBF_INSN_FTUL, FRVBF_INSN_FTGE, FRVBF_INSN_FTLT, FRVBF_INSN_FTUGE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_FTULE	sim/frv/decode.h	/^ , FRVBF_INSN_FTUG, FRVBF_INSN_FTLE, FRVBF_INSN_FTGT, FRVBF_INSN_FTULE$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ICEI	sim/frv/decode.h	/^ , FRVBF_INSN_ICI, FRVBF_INSN_DCI, FRVBF_INSN_ICEI, FRVBF_INSN_DCEI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ICI	sim/frv/decode.h	/^ , FRVBF_INSN_ICI, FRVBF_INSN_DCI, FRVBF_INSN_ICEI, FRVBF_INSN_DCEI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ICPL	sim/frv/decode.h	/^ , FRVBF_INSN_ITLBI, FRVBF_INSN_DTLBI, FRVBF_INSN_ICPL, FRVBF_INSN_DCPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ICUL	sim/frv/decode.h	/^ , FRVBF_INSN_ICUL, FRVBF_INSN_DCUL, FRVBF_INSN_BAR, FRVBF_INSN_MEMBAR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ITLBI	sim/frv/decode.h	/^ , FRVBF_INSN_ITLBI, FRVBF_INSN_DTLBI, FRVBF_INSN_ICPL, FRVBF_INSN_DCPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_JMPIL	sim/frv/decode.h	/^ , FRVBF_INSN_CALLL, FRVBF_INSN_JMPIL, FRVBF_INSN_CALLIL, FRVBF_INSN_CALL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_JMPL	sim/frv/decode.h	/^ , FRVBF_INSN_FCBULELR, FRVBF_INSN_FCBULR, FRVBF_INSN_FCBOLR, FRVBF_INSN_JMPL$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LD	sim/frv/decode.h	/^ , FRVBF_INSN_LDUB, FRVBF_INSN_LDSH, FRVBF_INSN_LDUH, FRVBF_INSN_LD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDBF	sim/frv/decode.h	/^ , FRVBF_INSN_LDBF, FRVBF_INSN_LDHF, FRVBF_INSN_LDF, FRVBF_INSN_LDC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDBFI	sim/frv/decode.h	/^ , FRVBF_INSN_LDUBI, FRVBF_INSN_LDUHI, FRVBF_INSN_LDBFI, FRVBF_INSN_LDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDBFU	sim/frv/decode.h	/^ , FRVBF_INSN_LDBFU, FRVBF_INSN_LDHFU, FRVBF_INSN_LDFU, FRVBF_INSN_LDCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDC	sim/frv/decode.h	/^ , FRVBF_INSN_LDBF, FRVBF_INSN_LDHF, FRVBF_INSN_LDF, FRVBF_INSN_LDC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDCU	sim/frv/decode.h	/^ , FRVBF_INSN_LDBFU, FRVBF_INSN_LDHFU, FRVBF_INSN_LDFU, FRVBF_INSN_LDCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDD	sim/frv/decode.h	/^ , FRVBF_INSN_LDD, FRVBF_INSN_LDDF, FRVBF_INSN_LDDC, FRVBF_INSN_NLDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDC	sim/frv/decode.h	/^ , FRVBF_INSN_LDD, FRVBF_INSN_LDDF, FRVBF_INSN_LDDC, FRVBF_INSN_NLDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDCU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDU, FRVBF_INSN_LDDFU, FRVBF_INSN_LDDCU, FRVBF_INSN_NLDDFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDF	sim/frv/decode.h	/^ , FRVBF_INSN_LDD, FRVBF_INSN_LDDF, FRVBF_INSN_LDDC, FRVBF_INSN_NLDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDFI, FRVBF_INSN_LDDI, FRVBF_INSN_LDDFI, FRVBF_INSN_NLDDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDU, FRVBF_INSN_LDDFU, FRVBF_INSN_LDDCU, FRVBF_INSN_NLDDFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDFI, FRVBF_INSN_LDDI, FRVBF_INSN_LDDFI, FRVBF_INSN_NLDDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDDU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDBFU, FRVBF_INSN_NLDHFU, FRVBF_INSN_NLDFU, FRVBF_INSN_LDDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDF	sim/frv/decode.h	/^ , FRVBF_INSN_LDBF, FRVBF_INSN_LDHF, FRVBF_INSN_LDF, FRVBF_INSN_LDC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDFI	sim/frv/decode.h	/^ , FRVBF_INSN_LDFI, FRVBF_INSN_NLDSBI, FRVBF_INSN_NLDUBI, FRVBF_INSN_NLDSHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDFU	sim/frv/decode.h	/^ , FRVBF_INSN_LDBFU, FRVBF_INSN_LDHFU, FRVBF_INSN_LDFU, FRVBF_INSN_LDCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDHF	sim/frv/decode.h	/^ , FRVBF_INSN_LDBF, FRVBF_INSN_LDHF, FRVBF_INSN_LDF, FRVBF_INSN_LDC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDHFI	sim/frv/decode.h	/^ , FRVBF_INSN_LDUBI, FRVBF_INSN_LDUHI, FRVBF_INSN_LDBFI, FRVBF_INSN_LDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDHFU	sim/frv/decode.h	/^ , FRVBF_INSN_LDBFU, FRVBF_INSN_LDHFU, FRVBF_INSN_LDFU, FRVBF_INSN_LDCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQFU, FRVBF_INSN_LDSBI, FRVBF_INSN_LDSHI, FRVBF_INSN_LDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQ	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDF, FRVBF_INSN_LDQ, FRVBF_INSN_LDQF, FRVBF_INSN_LDQC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQC	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDF, FRVBF_INSN_LDQ, FRVBF_INSN_LDQF, FRVBF_INSN_LDQC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQCU	sim/frv/decode.h	/^ , FRVBF_INSN_LDQU, FRVBF_INSN_NLDQU, FRVBF_INSN_LDQFU, FRVBF_INSN_LDQCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQF	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDF, FRVBF_INSN_LDQ, FRVBF_INSN_LDQF, FRVBF_INSN_LDQC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDFI, FRVBF_INSN_LDQI, FRVBF_INSN_LDQFI, FRVBF_INSN_NLDQFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQFU	sim/frv/decode.h	/^ , FRVBF_INSN_LDQU, FRVBF_INSN_NLDQU, FRVBF_INSN_LDQFU, FRVBF_INSN_LDQCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDFI, FRVBF_INSN_LDQI, FRVBF_INSN_LDQFI, FRVBF_INSN_NLDQFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDQU	sim/frv/decode.h	/^ , FRVBF_INSN_LDQU, FRVBF_INSN_NLDQU, FRVBF_INSN_LDQFU, FRVBF_INSN_LDQCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSB	sim/frv/decode.h	/^ , FRVBF_INSN_SETLO, FRVBF_INSN_SETHI, FRVBF_INSN_SETLOS, FRVBF_INSN_LDSB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSBI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQFU, FRVBF_INSN_LDSBI, FRVBF_INSN_LDSHI, FRVBF_INSN_LDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSBU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQ, FRVBF_INSN_NLDQF, FRVBF_INSN_LDSBU, FRVBF_INSN_LDUBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSH	sim/frv/decode.h	/^ , FRVBF_INSN_LDUB, FRVBF_INSN_LDSH, FRVBF_INSN_LDUH, FRVBF_INSN_LD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSHI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQFU, FRVBF_INSN_LDSBI, FRVBF_INSN_LDSHI, FRVBF_INSN_LDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDSHU	sim/frv/decode.h	/^ , FRVBF_INSN_LDSHU, FRVBF_INSN_LDUHU, FRVBF_INSN_LDU, FRVBF_INSN_NLDSBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDU	sim/frv/decode.h	/^ , FRVBF_INSN_LDSHU, FRVBF_INSN_LDUHU, FRVBF_INSN_LDU, FRVBF_INSN_NLDSBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUB	sim/frv/decode.h	/^ , FRVBF_INSN_LDUB, FRVBF_INSN_LDSH, FRVBF_INSN_LDUH, FRVBF_INSN_LD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUBI	sim/frv/decode.h	/^ , FRVBF_INSN_LDUBI, FRVBF_INSN_LDUHI, FRVBF_INSN_LDBFI, FRVBF_INSN_LDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUBU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQ, FRVBF_INSN_NLDQF, FRVBF_INSN_LDSBU, FRVBF_INSN_LDUBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUH	sim/frv/decode.h	/^ , FRVBF_INSN_LDUB, FRVBF_INSN_LDSH, FRVBF_INSN_LDUH, FRVBF_INSN_LD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUHI	sim/frv/decode.h	/^ , FRVBF_INSN_LDUBI, FRVBF_INSN_LDUHI, FRVBF_INSN_LDBFI, FRVBF_INSN_LDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LDUHU	sim/frv/decode.h	/^ , FRVBF_INSN_LDSHU, FRVBF_INSN_LDUHU, FRVBF_INSN_LDU, FRVBF_INSN_NLDSBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LRAD	sim/frv/decode.h	/^ , FRVBF_INSN_LRAI, FRVBF_INSN_LRAD, FRVBF_INSN_TLBPR, FRVBF_INSN_COP1$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_LRAI	sim/frv/decode.h	/^ , FRVBF_INSN_LRAI, FRVBF_INSN_LRAD, FRVBF_INSN_TLBPR, FRVBF_INSN_COP1$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MABSHS	sim/frv/decode.h	/^ , FRVBF_INSN_MCMPUH, FRVBF_INSN_MABSHS, FRVBF_INSN_MADDHSS, FRVBF_INSN_MADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MADDACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSLLHI, FRVBF_INSN_MQSRAHI, FRVBF_INSN_MADDACCS, FRVBF_INSN_MSUBACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MADDHSS	sim/frv/decode.h	/^ , FRVBF_INSN_MCMPUH, FRVBF_INSN_MABSHS, FRVBF_INSN_MADDHSS, FRVBF_INSN_MADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MADDHUS	sim/frv/decode.h	/^ , FRVBF_INSN_MCMPUH, FRVBF_INSN_MABSHS, FRVBF_INSN_MADDHSS, FRVBF_INSN_MADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MAND	sim/frv/decode.h	/^ , FRVBF_INSN_MAND, FRVBF_INSN_MOR, FRVBF_INSN_MXOR, FRVBF_INSN_CMAND$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MASACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MDADDACCS, FRVBF_INSN_MDSUBACCS, FRVBF_INSN_MASACCS, FRVBF_INSN_MDASACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MAVEH	sim/frv/decode.h	/^ , FRVBF_INSN_MDCUTSSI, FRVBF_INSN_MAVEH, FRVBF_INSN_MSLLHI, FRVBF_INSN_MSRLHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MBTOH	sim/frv/decode.h	/^ , FRVBF_INSN_MDUNPACKH, FRVBF_INSN_MBTOH, FRVBF_INSN_CMBTOH, FRVBF_INSN_MHTOB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MBTOHE	sim/frv/decode.h	/^ , FRVBF_INSN_CMHTOB, FRVBF_INSN_MBTOHE, FRVBF_INSN_CMBTOHE, FRVBF_INSN_MNOP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCLRACC_0	sim/frv/decode.h	/^ , FRVBF_INSN_MCLRACC_0, FRVBF_INSN_MCLRACC_1, FRVBF_INSN_MRDACC, FRVBF_INSN_MRDACCG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCLRACC_1	sim/frv/decode.h	/^ , FRVBF_INSN_MCLRACC_0, FRVBF_INSN_MCLRACC_1, FRVBF_INSN_MRDACC, FRVBF_INSN_MRDACCG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCMPSH	sim/frv/decode.h	/^ , FRVBF_INSN_MSATHS, FRVBF_INSN_MQSATHS, FRVBF_INSN_MSATHU, FRVBF_INSN_MCMPSH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCMPUH	sim/frv/decode.h	/^ , FRVBF_INSN_MCMPUH, FRVBF_INSN_MABSHS, FRVBF_INSN_MADDHSS, FRVBF_INSN_MADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCOP1	sim/frv/decode.h	/^ , FRVBF_INSN_MWTACC, FRVBF_INSN_MWTACCG, FRVBF_INSN_MCOP1, FRVBF_INSN_MCOP2$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCOP2	sim/frv/decode.h	/^ , FRVBF_INSN_MWTACC, FRVBF_INSN_MWTACCG, FRVBF_INSN_MCOP1, FRVBF_INSN_MCOP2$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPLHI	sim/frv/decode.h	/^ , FRVBF_INSN_MSRAHI, FRVBF_INSN_MDROTLI, FRVBF_INSN_MCPLHI, FRVBF_INSN_MCPLI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPLI	sim/frv/decode.h	/^ , FRVBF_INSN_MSRAHI, FRVBF_INSN_MDROTLI, FRVBF_INSN_MCPLHI, FRVBF_INSN_MCPLI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPXIS	sim/frv/decode.h	/^ , FRVBF_INSN_MQMACXHS, FRVBF_INSN_MCPXRS, FRVBF_INSN_MCPXRU, FRVBF_INSN_MCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPXIU	sim/frv/decode.h	/^ , FRVBF_INSN_MCPXIU, FRVBF_INSN_CMCPXRS, FRVBF_INSN_CMCPXRU, FRVBF_INSN_CMCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPXRS	sim/frv/decode.h	/^ , FRVBF_INSN_MQMACXHS, FRVBF_INSN_MCPXRS, FRVBF_INSN_MCPXRU, FRVBF_INSN_MCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCPXRU	sim/frv/decode.h	/^ , FRVBF_INSN_MQMACXHS, FRVBF_INSN_MCPXRS, FRVBF_INSN_MCPXRU, FRVBF_INSN_MCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCUT	sim/frv/decode.h	/^ , FRVBF_INSN_MCUT, FRVBF_INSN_MCUTI, FRVBF_INSN_MCUTSS, FRVBF_INSN_MCUTSSI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCUTI	sim/frv/decode.h	/^ , FRVBF_INSN_MCUT, FRVBF_INSN_MCUTI, FRVBF_INSN_MCUTSS, FRVBF_INSN_MCUTSSI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCUTSS	sim/frv/decode.h	/^ , FRVBF_INSN_MCUT, FRVBF_INSN_MCUTI, FRVBF_INSN_MCUTSS, FRVBF_INSN_MCUTSSI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MCUTSSI	sim/frv/decode.h	/^ , FRVBF_INSN_MCUT, FRVBF_INSN_MCUTI, FRVBF_INSN_MCUTSS, FRVBF_INSN_MCUTSSI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDADDACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MDADDACCS, FRVBF_INSN_MDSUBACCS, FRVBF_INSN_MASACCS, FRVBF_INSN_MDASACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDASACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MDADDACCS, FRVBF_INSN_MDSUBACCS, FRVBF_INSN_MASACCS, FRVBF_INSN_MDASACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDCUTSSI	sim/frv/decode.h	/^ , FRVBF_INSN_MDCUTSSI, FRVBF_INSN_MAVEH, FRVBF_INSN_MSLLHI, FRVBF_INSN_MSRLHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDPACKH	sim/frv/decode.h	/^ , FRVBF_INSN_CMEXPDHD, FRVBF_INSN_MPACKH, FRVBF_INSN_MDPACKH, FRVBF_INSN_MUNPACKH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDROTLI	sim/frv/decode.h	/^ , FRVBF_INSN_MSRAHI, FRVBF_INSN_MDROTLI, FRVBF_INSN_MCPLHI, FRVBF_INSN_MCPLI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDSUBACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MDADDACCS, FRVBF_INSN_MDSUBACCS, FRVBF_INSN_MASACCS, FRVBF_INSN_MDASACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MDUNPACKH	sim/frv/decode.h	/^ , FRVBF_INSN_MDUNPACKH, FRVBF_INSN_MBTOH, FRVBF_INSN_CMBTOH, FRVBF_INSN_MHTOB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MEMBAR	sim/frv/decode.h	/^ , FRVBF_INSN_ICUL, FRVBF_INSN_DCUL, FRVBF_INSN_BAR, FRVBF_INSN_MEMBAR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MEXPDHD	sim/frv/decode.h	/^ , FRVBF_INSN_MQCPXIU, FRVBF_INSN_MEXPDHW, FRVBF_INSN_CMEXPDHW, FRVBF_INSN_MEXPDHD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MEXPDHW	sim/frv/decode.h	/^ , FRVBF_INSN_MQCPXIU, FRVBF_INSN_MEXPDHW, FRVBF_INSN_CMEXPDHW, FRVBF_INSN_MEXPDHD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHDSETH	sim/frv/decode.h	/^ , FRVBF_INSN_MHDSETS, FRVBF_INSN_MHSETLOH, FRVBF_INSN_MHSETHIH, FRVBF_INSN_MHDSETH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHDSETS	sim/frv/decode.h	/^ , FRVBF_INSN_MHDSETS, FRVBF_INSN_MHSETLOH, FRVBF_INSN_MHSETHIH, FRVBF_INSN_MHDSETH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHSETHIH	sim/frv/decode.h	/^ , FRVBF_INSN_MHDSETS, FRVBF_INSN_MHSETLOH, FRVBF_INSN_MHSETHIH, FRVBF_INSN_MHDSETH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHSETHIS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSADS, FRVBF_INSN_NFDCMPS, FRVBF_INSN_MHSETLOS, FRVBF_INSN_MHSETHIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHSETLOH	sim/frv/decode.h	/^ , FRVBF_INSN_MHDSETS, FRVBF_INSN_MHSETLOH, FRVBF_INSN_MHSETHIH, FRVBF_INSN_MHDSETH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHSETLOS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSADS, FRVBF_INSN_NFDCMPS, FRVBF_INSN_MHSETLOS, FRVBF_INSN_MHSETHIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MHTOB	sim/frv/decode.h	/^ , FRVBF_INSN_MDUNPACKH, FRVBF_INSN_MBTOH, FRVBF_INSN_CMBTOH, FRVBF_INSN_MHTOB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMACHS	sim/frv/decode.h	/^ , FRVBF_INSN_MMACHS, FRVBF_INSN_MMACHU, FRVBF_INSN_MMRDHS, FRVBF_INSN_MMRDHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMACHU	sim/frv/decode.h	/^ , FRVBF_INSN_MMACHS, FRVBF_INSN_MMACHU, FRVBF_INSN_MMRDHS, FRVBF_INSN_MMRDHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMRDHS	sim/frv/decode.h	/^ , FRVBF_INSN_MMACHS, FRVBF_INSN_MMACHU, FRVBF_INSN_MMRDHS, FRVBF_INSN_MMRDHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMRDHU	sim/frv/decode.h	/^ , FRVBF_INSN_MMACHS, FRVBF_INSN_MMACHU, FRVBF_INSN_MMRDHS, FRVBF_INSN_MMRDHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMULHS	sim/frv/decode.h	/^ , FRVBF_INSN_MMULHS, FRVBF_INSN_MMULHU, FRVBF_INSN_MMULXHS, FRVBF_INSN_MMULXHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMULHU	sim/frv/decode.h	/^ , FRVBF_INSN_MMULHS, FRVBF_INSN_MMULHU, FRVBF_INSN_MMULXHS, FRVBF_INSN_MMULXHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMULXHS	sim/frv/decode.h	/^ , FRVBF_INSN_MMULHS, FRVBF_INSN_MMULHU, FRVBF_INSN_MMULXHS, FRVBF_INSN_MMULXHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MMULXHU	sim/frv/decode.h	/^ , FRVBF_INSN_MMULHS, FRVBF_INSN_MMULHU, FRVBF_INSN_MMULXHS, FRVBF_INSN_MMULXHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MNOP	sim/frv/decode.h	/^ , FRVBF_INSN_CMHTOB, FRVBF_INSN_MBTOHE, FRVBF_INSN_CMBTOHE, FRVBF_INSN_MNOP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MNOT	sim/frv/decode.h	/^ , FRVBF_INSN_CMOR, FRVBF_INSN_CMXOR, FRVBF_INSN_MNOT, FRVBF_INSN_CMNOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOR	sim/frv/decode.h	/^ , FRVBF_INSN_MAND, FRVBF_INSN_MOR, FRVBF_INSN_MXOR, FRVBF_INSN_CMAND$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVFG	sim/frv/decode.h	/^ , FRVBF_INSN_SWAPI, FRVBF_INSN_CSWAP, FRVBF_INSN_MOVGF, FRVBF_INSN_MOVFG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVFGD	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGFD, FRVBF_INSN_MOVFGD, FRVBF_INSN_MOVGFQ, FRVBF_INSN_MOVFGQ$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVFGQ	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGFD, FRVBF_INSN_MOVFGD, FRVBF_INSN_MOVGFQ, FRVBF_INSN_MOVFGQ$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVGF	sim/frv/decode.h	/^ , FRVBF_INSN_SWAPI, FRVBF_INSN_CSWAP, FRVBF_INSN_MOVGF, FRVBF_INSN_MOVFG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVGFD	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGFD, FRVBF_INSN_MOVFGD, FRVBF_INSN_MOVGFQ, FRVBF_INSN_MOVFGQ$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVGFQ	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGFD, FRVBF_INSN_MOVFGD, FRVBF_INSN_MOVGFQ, FRVBF_INSN_MOVFGQ$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVGS	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGS, FRVBF_INSN_MOVSG, FRVBF_INSN_BRA, FRVBF_INSN_BNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MOVSG	sim/frv/decode.h	/^ , FRVBF_INSN_MOVGS, FRVBF_INSN_MOVSG, FRVBF_INSN_BRA, FRVBF_INSN_BNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MPACKH	sim/frv/decode.h	/^ , FRVBF_INSN_CMEXPDHD, FRVBF_INSN_MPACKH, FRVBF_INSN_MDPACKH, FRVBF_INSN_MUNPACKH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQADDHSS	sim/frv/decode.h	/^ , FRVBF_INSN_CMSUBHSS, FRVBF_INSN_CMSUBHUS, FRVBF_INSN_MQADDHSS, FRVBF_INSN_MQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQADDHUS	sim/frv/decode.h	/^ , FRVBF_INSN_CMSUBHSS, FRVBF_INSN_CMSUBHUS, FRVBF_INSN_MQADDHSS, FRVBF_INSN_MQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQCPXIS	sim/frv/decode.h	/^ , FRVBF_INSN_CMCPXIU, FRVBF_INSN_MQCPXRS, FRVBF_INSN_MQCPXRU, FRVBF_INSN_MQCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQCPXIU	sim/frv/decode.h	/^ , FRVBF_INSN_MQCPXIU, FRVBF_INSN_MEXPDHW, FRVBF_INSN_CMEXPDHW, FRVBF_INSN_MEXPDHD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQCPXRS	sim/frv/decode.h	/^ , FRVBF_INSN_CMCPXIU, FRVBF_INSN_MQCPXRS, FRVBF_INSN_MQCPXRU, FRVBF_INSN_MQCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQCPXRU	sim/frv/decode.h	/^ , FRVBF_INSN_CMCPXIU, FRVBF_INSN_MQCPXRS, FRVBF_INSN_MQCPXRU, FRVBF_INSN_MQCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQLCLRHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQSUBHSS, FRVBF_INSN_CMQSUBHUS, FRVBF_INSN_MQLCLRHS, FRVBF_INSN_MQLMTHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQLMTHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQSUBHSS, FRVBF_INSN_CMQSUBHUS, FRVBF_INSN_MQLCLRHS, FRVBF_INSN_MQLMTHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMACHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMMACHS, FRVBF_INSN_CMMACHU, FRVBF_INSN_MQMACHS, FRVBF_INSN_MQMACHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMACHU	sim/frv/decode.h	/^ , FRVBF_INSN_CMMACHS, FRVBF_INSN_CMMACHU, FRVBF_INSN_MQMACHS, FRVBF_INSN_MQMACHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMACXHS	sim/frv/decode.h	/^ , FRVBF_INSN_MQMACXHS, FRVBF_INSN_MCPXRS, FRVBF_INSN_MCPXRU, FRVBF_INSN_MCPXIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMULHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMMULHS, FRVBF_INSN_CMMULHU, FRVBF_INSN_MQMULHS, FRVBF_INSN_MQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMULHU	sim/frv/decode.h	/^ , FRVBF_INSN_CMMULHS, FRVBF_INSN_CMMULHU, FRVBF_INSN_MQMULHS, FRVBF_INSN_MQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMULXHS	sim/frv/decode.h	/^ , FRVBF_INSN_MQMULXHS, FRVBF_INSN_MQMULXHU, FRVBF_INSN_CMQMULHS, FRVBF_INSN_CMQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQMULXHU	sim/frv/decode.h	/^ , FRVBF_INSN_MQMULXHS, FRVBF_INSN_MQMULXHU, FRVBF_INSN_CMQMULHS, FRVBF_INSN_CMQMULHU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQSATHS	sim/frv/decode.h	/^ , FRVBF_INSN_MSATHS, FRVBF_INSN_MQSATHS, FRVBF_INSN_MSATHU, FRVBF_INSN_MCMPSH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQSLLHI	sim/frv/decode.h	/^ , FRVBF_INSN_MQSLLHI, FRVBF_INSN_MQSRAHI, FRVBF_INSN_MADDACCS, FRVBF_INSN_MSUBACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQSRAHI	sim/frv/decode.h	/^ , FRVBF_INSN_MQSLLHI, FRVBF_INSN_MQSRAHI, FRVBF_INSN_MADDACCS, FRVBF_INSN_MSUBACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQSUBHSS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSUBHSS, FRVBF_INSN_MQSUBHUS, FRVBF_INSN_CMQADDHSS, FRVBF_INSN_CMQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQSUBHUS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSUBHSS, FRVBF_INSN_MQSUBHUS, FRVBF_INSN_CMQADDHSS, FRVBF_INSN_CMQADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQXMACHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQMACHS, FRVBF_INSN_CMQMACHU, FRVBF_INSN_MQXMACHS, FRVBF_INSN_MQXMACXHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MQXMACXHS	sim/frv/decode.h	/^ , FRVBF_INSN_CMQMACHS, FRVBF_INSN_CMQMACHU, FRVBF_INSN_MQXMACHS, FRVBF_INSN_MQXMACXHS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MRDACC	sim/frv/decode.h	/^ , FRVBF_INSN_MCLRACC_0, FRVBF_INSN_MCLRACC_1, FRVBF_INSN_MRDACC, FRVBF_INSN_MRDACCG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MRDACCG	sim/frv/decode.h	/^ , FRVBF_INSN_MCLRACC_0, FRVBF_INSN_MCLRACC_1, FRVBF_INSN_MRDACC, FRVBF_INSN_MRDACCG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MROTLI	sim/frv/decode.h	/^ , FRVBF_INSN_MROTLI, FRVBF_INSN_MROTRI, FRVBF_INSN_MWCUT, FRVBF_INSN_MWCUTI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MROTRI	sim/frv/decode.h	/^ , FRVBF_INSN_MROTLI, FRVBF_INSN_MROTRI, FRVBF_INSN_MWCUT, FRVBF_INSN_MWCUTI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSATHS	sim/frv/decode.h	/^ , FRVBF_INSN_MSATHS, FRVBF_INSN_MQSATHS, FRVBF_INSN_MSATHU, FRVBF_INSN_MCMPSH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSATHU	sim/frv/decode.h	/^ , FRVBF_INSN_MSATHS, FRVBF_INSN_MQSATHS, FRVBF_INSN_MSATHU, FRVBF_INSN_MCMPSH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSLLHI	sim/frv/decode.h	/^ , FRVBF_INSN_MDCUTSSI, FRVBF_INSN_MAVEH, FRVBF_INSN_MSLLHI, FRVBF_INSN_MSRLHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSRAHI	sim/frv/decode.h	/^ , FRVBF_INSN_MSRAHI, FRVBF_INSN_MDROTLI, FRVBF_INSN_MCPLHI, FRVBF_INSN_MCPLI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSRLHI	sim/frv/decode.h	/^ , FRVBF_INSN_MDCUTSSI, FRVBF_INSN_MAVEH, FRVBF_INSN_MSLLHI, FRVBF_INSN_MSRLHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSUBACCS	sim/frv/decode.h	/^ , FRVBF_INSN_MQSLLHI, FRVBF_INSN_MQSRAHI, FRVBF_INSN_MADDACCS, FRVBF_INSN_MSUBACCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSUBHSS	sim/frv/decode.h	/^ , FRVBF_INSN_MSUBHSS, FRVBF_INSN_MSUBHUS, FRVBF_INSN_CMADDHSS, FRVBF_INSN_CMADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MSUBHUS	sim/frv/decode.h	/^ , FRVBF_INSN_MSUBHSS, FRVBF_INSN_MSUBHUS, FRVBF_INSN_CMADDHSS, FRVBF_INSN_CMADDHUS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MTRAP	sim/frv/decode.h	/^ , FRVBF_INSN_FTIU, FRVBF_INSN_FTIO, FRVBF_INSN_BREAK, FRVBF_INSN_MTRAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MUNPACKH	sim/frv/decode.h	/^ , FRVBF_INSN_CMEXPDHD, FRVBF_INSN_MPACKH, FRVBF_INSN_MDPACKH, FRVBF_INSN_MUNPACKH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MWCUT	sim/frv/decode.h	/^ , FRVBF_INSN_MROTLI, FRVBF_INSN_MROTRI, FRVBF_INSN_MWCUT, FRVBF_INSN_MWCUTI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MWCUTI	sim/frv/decode.h	/^ , FRVBF_INSN_MROTLI, FRVBF_INSN_MROTRI, FRVBF_INSN_MWCUT, FRVBF_INSN_MWCUTI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MWTACC	sim/frv/decode.h	/^ , FRVBF_INSN_MWTACC, FRVBF_INSN_MWTACCG, FRVBF_INSN_MCOP1, FRVBF_INSN_MCOP2$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MWTACCG	sim/frv/decode.h	/^ , FRVBF_INSN_MWTACC, FRVBF_INSN_MWTACCG, FRVBF_INSN_MCOP1, FRVBF_INSN_MCOP2$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_MXOR	sim/frv/decode.h	/^ , FRVBF_INSN_MAND, FRVBF_INSN_MOR, FRVBF_INSN_MXOR, FRVBF_INSN_CMAND$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NANDCR	sim/frv/decode.h	/^ , FRVBF_INSN_ANDCR, FRVBF_INSN_ORCR, FRVBF_INSN_XORCR, FRVBF_INSN_NANDCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NANDNCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORCR, FRVBF_INSN_ANDNCR, FRVBF_INSN_ORNCR, FRVBF_INSN_NANDNCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFADDS	sim/frv/decode.h	/^ , FRVBF_INSN_CFSUBS, FRVBF_INSN_CFMULS, FRVBF_INSN_CFDIVS, FRVBF_INSN_NFADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDADDS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDADDS, FRVBF_INSN_NFDSUBS, FRVBF_INSN_NFDMULS, FRVBF_INSN_NFDDIVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDCMPS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSADS, FRVBF_INSN_NFDCMPS, FRVBF_INSN_MHSETLOS, FRVBF_INSN_MHSETHIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDDIVS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDADDS, FRVBF_INSN_NFDSUBS, FRVBF_INSN_NFDMULS, FRVBF_INSN_NFDDIVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDITOS	sim/frv/decode.h	/^ , FRVBF_INSN_FDTOI, FRVBF_INSN_FDITOS, FRVBF_INSN_FDSTOI, FRVBF_INSN_NFDITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDIVS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSUBS, FRVBF_INSN_NFMULS, FRVBF_INSN_NFDIVS, FRVBF_INSN_FCMPS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDMADDS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDMADDS, FRVBF_INSN_CFMADDS, FRVBF_INSN_CFMSUBS, FRVBF_INSN_NFMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDMAS	sim/frv/decode.h	/^ , FRVBF_INSN_FDMSS, FRVBF_INSN_NFDMAS, FRVBF_INSN_NFDMSS, FRVBF_INSN_CFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDMSS	sim/frv/decode.h	/^ , FRVBF_INSN_FDMSS, FRVBF_INSN_NFDMAS, FRVBF_INSN_NFDMSS, FRVBF_INSN_CFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDMULCS	sim/frv/decode.h	/^ , FRVBF_INSN_FDDIVS, FRVBF_INSN_FDSADS, FRVBF_INSN_FDMULCS, FRVBF_INSN_NFDMULCS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDMULS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDADDS, FRVBF_INSN_NFDSUBS, FRVBF_INSN_NFDMULS, FRVBF_INSN_NFDDIVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDSADS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSADS, FRVBF_INSN_NFDCMPS, FRVBF_INSN_MHSETLOS, FRVBF_INSN_MHSETHIS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDSQRTS	sim/frv/decode.h	/^ , FRVBF_INSN_CFABSS, FRVBF_INSN_FSQRTS, FRVBF_INSN_FDSQRTS, FRVBF_INSN_NFDSQRTS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDSTOI	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSTOI, FRVBF_INSN_CFITOS, FRVBF_INSN_CFSTOI, FRVBF_INSN_NFITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFDSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDADDS, FRVBF_INSN_NFDSUBS, FRVBF_INSN_NFDMULS, FRVBF_INSN_NFDDIVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFITOS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDSTOI, FRVBF_INSN_CFITOS, FRVBF_INSN_CFSTOI, FRVBF_INSN_NFITOS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFMADDS	sim/frv/decode.h	/^ , FRVBF_INSN_NFDMADDS, FRVBF_INSN_CFMADDS, FRVBF_INSN_CFMSUBS, FRVBF_INSN_NFMADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFMAS	sim/frv/decode.h	/^ , FRVBF_INSN_CFMSS, FRVBF_INSN_FMAD, FRVBF_INSN_FMSD, FRVBF_INSN_NFMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFMSS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSS, FRVBF_INSN_FDADDS, FRVBF_INSN_FDSUBS, FRVBF_INSN_FDMULS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFMSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_NFMSUBS, FRVBF_INSN_FMAS, FRVBF_INSN_FMSS, FRVBF_INSN_FDMAS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFMULS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSUBS, FRVBF_INSN_NFMULS, FRVBF_INSN_NFDIVS, FRVBF_INSN_FCMPS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFSQRTS	sim/frv/decode.h	/^ , FRVBF_INSN_FSQRTD, FRVBF_INSN_CFSQRTS, FRVBF_INSN_NFSQRTS, FRVBF_INSN_FADDS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFSTOI	sim/frv/decode.h	/^ , FRVBF_INSN_NFSTOI, FRVBF_INSN_FMOVS, FRVBF_INSN_FMOVD, FRVBF_INSN_FDMOVS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NFSUBS	sim/frv/decode.h	/^ , FRVBF_INSN_NFSUBS, FRVBF_INSN_NFMULS, FRVBF_INSN_NFDIVS, FRVBF_INSN_FCMPS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLD	sim/frv/decode.h	/^ , FRVBF_INSN_NLD, FRVBF_INSN_NLDBF, FRVBF_INSN_NLDHF, FRVBF_INSN_NLDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDBF	sim/frv/decode.h	/^ , FRVBF_INSN_NLD, FRVBF_INSN_NLDBF, FRVBF_INSN_NLDHF, FRVBF_INSN_NLDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDBFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUHI, FRVBF_INSN_NLDI, FRVBF_INSN_NLDBFI, FRVBF_INSN_NLDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDBFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDBFU, FRVBF_INSN_NLDHFU, FRVBF_INSN_NLDFU, FRVBF_INSN_LDDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDD	sim/frv/decode.h	/^ , FRVBF_INSN_LDD, FRVBF_INSN_LDDF, FRVBF_INSN_LDDC, FRVBF_INSN_NLDD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDDF	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDF, FRVBF_INSN_LDQ, FRVBF_INSN_LDQF, FRVBF_INSN_LDQC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDDFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDFI, FRVBF_INSN_LDQI, FRVBF_INSN_LDQFI, FRVBF_INSN_NLDQFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDDFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDU, FRVBF_INSN_LDDFU, FRVBF_INSN_LDDCU, FRVBF_INSN_NLDDFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDDI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDFI, FRVBF_INSN_LDDI, FRVBF_INSN_LDDFI, FRVBF_INSN_NLDDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDDU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDU, FRVBF_INSN_LDDFU, FRVBF_INSN_LDDCU, FRVBF_INSN_NLDDFU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDF	sim/frv/decode.h	/^ , FRVBF_INSN_NLD, FRVBF_INSN_NLDBF, FRVBF_INSN_NLDHF, FRVBF_INSN_NLDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDFI, FRVBF_INSN_LDDI, FRVBF_INSN_LDDFI, FRVBF_INSN_NLDDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDBFU, FRVBF_INSN_NLDHFU, FRVBF_INSN_NLDFU, FRVBF_INSN_LDDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDHF	sim/frv/decode.h	/^ , FRVBF_INSN_NLD, FRVBF_INSN_NLDBF, FRVBF_INSN_NLDHF, FRVBF_INSN_NLDF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDHFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUHI, FRVBF_INSN_NLDI, FRVBF_INSN_NLDBFI, FRVBF_INSN_NLDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDHFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDBFU, FRVBF_INSN_NLDHFU, FRVBF_INSN_NLDFU, FRVBF_INSN_LDDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUHI, FRVBF_INSN_NLDI, FRVBF_INSN_NLDBFI, FRVBF_INSN_NLDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDQ	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQ, FRVBF_INSN_NLDQF, FRVBF_INSN_LDSBU, FRVBF_INSN_LDUBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDQF	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQ, FRVBF_INSN_NLDQF, FRVBF_INSN_LDSBU, FRVBF_INSN_LDUBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDQFI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDDFI, FRVBF_INSN_LDQI, FRVBF_INSN_LDQFI, FRVBF_INSN_NLDQFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDQFU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDQFU, FRVBF_INSN_LDSBI, FRVBF_INSN_LDSHI, FRVBF_INSN_LDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDQU	sim/frv/decode.h	/^ , FRVBF_INSN_LDQU, FRVBF_INSN_NLDQU, FRVBF_INSN_LDQFU, FRVBF_INSN_LDQCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSB	sim/frv/decode.h	/^ , FRVBF_INSN_NLDSB, FRVBF_INSN_NLDUB, FRVBF_INSN_NLDSH, FRVBF_INSN_NLDUH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSBI	sim/frv/decode.h	/^ , FRVBF_INSN_LDFI, FRVBF_INSN_NLDSBI, FRVBF_INSN_NLDUBI, FRVBF_INSN_NLDSHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSBU	sim/frv/decode.h	/^ , FRVBF_INSN_LDSHU, FRVBF_INSN_LDUHU, FRVBF_INSN_LDU, FRVBF_INSN_NLDSBU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSH	sim/frv/decode.h	/^ , FRVBF_INSN_NLDSB, FRVBF_INSN_NLDUB, FRVBF_INSN_NLDSH, FRVBF_INSN_NLDUH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSHI	sim/frv/decode.h	/^ , FRVBF_INSN_LDFI, FRVBF_INSN_NLDSBI, FRVBF_INSN_NLDUBI, FRVBF_INSN_NLDSHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDSHU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUBU, FRVBF_INSN_NLDSHU, FRVBF_INSN_NLDUHU, FRVBF_INSN_NLDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUBU, FRVBF_INSN_NLDSHU, FRVBF_INSN_NLDUHU, FRVBF_INSN_NLDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUB	sim/frv/decode.h	/^ , FRVBF_INSN_NLDSB, FRVBF_INSN_NLDUB, FRVBF_INSN_NLDSH, FRVBF_INSN_NLDUH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUBI	sim/frv/decode.h	/^ , FRVBF_INSN_LDFI, FRVBF_INSN_NLDSBI, FRVBF_INSN_NLDUBI, FRVBF_INSN_NLDSHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUBU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUBU, FRVBF_INSN_NLDSHU, FRVBF_INSN_NLDUHU, FRVBF_INSN_NLDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUH	sim/frv/decode.h	/^ , FRVBF_INSN_NLDSB, FRVBF_INSN_NLDUB, FRVBF_INSN_NLDSH, FRVBF_INSN_NLDUH$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUHI	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUHI, FRVBF_INSN_NLDI, FRVBF_INSN_NLDBFI, FRVBF_INSN_NLDHFI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NLDUHU	sim/frv/decode.h	/^ , FRVBF_INSN_NLDUBU, FRVBF_INSN_NLDSHU, FRVBF_INSN_NLDUHU, FRVBF_INSN_NLDU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NORCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORCR, FRVBF_INSN_ANDNCR, FRVBF_INSN_ORNCR, FRVBF_INSN_NANDNCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NORNCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORNCR, FRVBF_INSN_NOTCR, FRVBF_INSN_CKRA, FRVBF_INSN_CKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NOT	sim/frv/decode.h	/^ , FRVBF_INSN_AND, FRVBF_INSN_OR, FRVBF_INSN_XOR, FRVBF_INSN_NOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NOTCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORNCR, FRVBF_INSN_NOTCR, FRVBF_INSN_CKRA, FRVBF_INSN_CKNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NSDIV	sim/frv/decode.h	/^ , FRVBF_INSN_SDIV, FRVBF_INSN_NSDIV, FRVBF_INSN_UDIV, FRVBF_INSN_NUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NSDIVI	sim/frv/decode.h	/^ , FRVBF_INSN_ORI, FRVBF_INSN_XORI, FRVBF_INSN_SDIVI, FRVBF_INSN_NSDIVI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NUDIV	sim/frv/decode.h	/^ , FRVBF_INSN_SDIV, FRVBF_INSN_NSDIV, FRVBF_INSN_UDIV, FRVBF_INSN_NUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_NUDIVI	sim/frv/decode.h	/^ , FRVBF_INSN_UDIVI, FRVBF_INSN_NUDIVI, FRVBF_INSN_SMULI, FRVBF_INSN_UMULI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_OR	sim/frv/decode.h	/^ , FRVBF_INSN_AND, FRVBF_INSN_OR, FRVBF_INSN_XOR, FRVBF_INSN_NOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ORCC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDCC, FRVBF_INSN_SUBCC, FRVBF_INSN_ANDCC, FRVBF_INSN_ORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ORCR	sim/frv/decode.h	/^ , FRVBF_INSN_ANDCR, FRVBF_INSN_ORCR, FRVBF_INSN_XORCR, FRVBF_INSN_NANDCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ORI	sim/frv/decode.h	/^ , FRVBF_INSN_ORI, FRVBF_INSN_XORI, FRVBF_INSN_SDIVI, FRVBF_INSN_NSDIVI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ORICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDICC, FRVBF_INSN_SUBICC, FRVBF_INSN_ANDICC, FRVBF_INSN_ORICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ORNCR	sim/frv/decode.h	/^ , FRVBF_INSN_NORCR, FRVBF_INSN_ANDNCR, FRVBF_INSN_ORNCR, FRVBF_INSN_NANDNCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_REI	sim/frv/decode.h	/^ , FRVBF_INSN_RETT, FRVBF_INSN_REI, FRVBF_INSN_TRA, FRVBF_INSN_TNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_RETT	sim/frv/decode.h	/^ , FRVBF_INSN_RETT, FRVBF_INSN_REI, FRVBF_INSN_TRA, FRVBF_INSN_TNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SCAN	sim/frv/decode.h	/^ , FRVBF_INSN_SLASS, FRVBF_INSN_SCUTSS, FRVBF_INSN_SCAN, FRVBF_INSN_CADD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SCANI	sim/frv/decode.h	/^ , FRVBF_INSN_SLLI, FRVBF_INSN_SRLI, FRVBF_INSN_SRAI, FRVBF_INSN_SCANI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SCUTSS	sim/frv/decode.h	/^ , FRVBF_INSN_SLASS, FRVBF_INSN_SCUTSS, FRVBF_INSN_SCAN, FRVBF_INSN_CADD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SDIV	sim/frv/decode.h	/^ , FRVBF_INSN_SDIV, FRVBF_INSN_NSDIV, FRVBF_INSN_UDIV, FRVBF_INSN_NUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SDIVI	sim/frv/decode.h	/^ , FRVBF_INSN_ORI, FRVBF_INSN_XORI, FRVBF_INSN_SDIVI, FRVBF_INSN_NSDIVI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SETHI	sim/frv/decode.h	/^ , FRVBF_INSN_SETLO, FRVBF_INSN_SETHI, FRVBF_INSN_SETLOS, FRVBF_INSN_LDSB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SETLO	sim/frv/decode.h	/^ , FRVBF_INSN_SETLO, FRVBF_INSN_SETHI, FRVBF_INSN_SETLOS, FRVBF_INSN_LDSB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SETLOS	sim/frv/decode.h	/^ , FRVBF_INSN_SETLO, FRVBF_INSN_SETHI, FRVBF_INSN_SETLOS, FRVBF_INSN_LDSB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SLASS	sim/frv/decode.h	/^ , FRVBF_INSN_SLASS, FRVBF_INSN_SCUTSS, FRVBF_INSN_SCAN, FRVBF_INSN_CADD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SLL	sim/frv/decode.h	/^ , FRVBF_INSN_SMSSS, FRVBF_INSN_SLL, FRVBF_INSN_SRL, FRVBF_INSN_SRA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SLLCC	sim/frv/decode.h	/^ , FRVBF_INSN_XORCC, FRVBF_INSN_SLLCC, FRVBF_INSN_SRLCC, FRVBF_INSN_SRACC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SLLI	sim/frv/decode.h	/^ , FRVBF_INSN_SLLI, FRVBF_INSN_SRLI, FRVBF_INSN_SRAI, FRVBF_INSN_SCANI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SLLICC	sim/frv/decode.h	/^ , FRVBF_INSN_XORICC, FRVBF_INSN_SMULICC, FRVBF_INSN_UMULICC, FRVBF_INSN_SLLICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMASS	sim/frv/decode.h	/^ , FRVBF_INSN_SMUL, FRVBF_INSN_UMUL, FRVBF_INSN_SMU, FRVBF_INSN_SMASS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMSSS	sim/frv/decode.h	/^ , FRVBF_INSN_SMSSS, FRVBF_INSN_SLL, FRVBF_INSN_SRL, FRVBF_INSN_SRA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMU	sim/frv/decode.h	/^ , FRVBF_INSN_SMUL, FRVBF_INSN_UMUL, FRVBF_INSN_SMU, FRVBF_INSN_SMASS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMUL	sim/frv/decode.h	/^ , FRVBF_INSN_SMUL, FRVBF_INSN_UMUL, FRVBF_INSN_SMU, FRVBF_INSN_SMASS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMULCC	sim/frv/decode.h	/^ , FRVBF_INSN_SMULCC, FRVBF_INSN_UMULCC, FRVBF_INSN_CADDCC, FRVBF_INSN_CSUBCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMULI	sim/frv/decode.h	/^ , FRVBF_INSN_UDIVI, FRVBF_INSN_NUDIVI, FRVBF_INSN_SMULI, FRVBF_INSN_UMULI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SMULICC	sim/frv/decode.h	/^ , FRVBF_INSN_XORICC, FRVBF_INSN_SMULICC, FRVBF_INSN_UMULICC, FRVBF_INSN_SLLICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRA	sim/frv/decode.h	/^ , FRVBF_INSN_SMSSS, FRVBF_INSN_SLL, FRVBF_INSN_SRL, FRVBF_INSN_SRA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRACC	sim/frv/decode.h	/^ , FRVBF_INSN_XORCC, FRVBF_INSN_SLLCC, FRVBF_INSN_SRLCC, FRVBF_INSN_SRACC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRAI	sim/frv/decode.h	/^ , FRVBF_INSN_SLLI, FRVBF_INSN_SRLI, FRVBF_INSN_SRAI, FRVBF_INSN_SCANI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRAICC	sim/frv/decode.h	/^ , FRVBF_INSN_SRLICC, FRVBF_INSN_SRAICC, FRVBF_INSN_ADDXI, FRVBF_INSN_SUBXI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRL	sim/frv/decode.h	/^ , FRVBF_INSN_SMSSS, FRVBF_INSN_SLL, FRVBF_INSN_SRL, FRVBF_INSN_SRA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRLCC	sim/frv/decode.h	/^ , FRVBF_INSN_XORCC, FRVBF_INSN_SLLCC, FRVBF_INSN_SRLCC, FRVBF_INSN_SRACC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRLI	sim/frv/decode.h	/^ , FRVBF_INSN_SLLI, FRVBF_INSN_SRLI, FRVBF_INSN_SRAI, FRVBF_INSN_SCANI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SRLICC	sim/frv/decode.h	/^ , FRVBF_INSN_SRLICC, FRVBF_INSN_SRAICC, FRVBF_INSN_ADDXI, FRVBF_INSN_SUBXI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_ST	sim/frv/decode.h	/^ , FRVBF_INSN_STB, FRVBF_INSN_STH, FRVBF_INSN_ST, FRVBF_INSN_STBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STB	sim/frv/decode.h	/^ , FRVBF_INSN_STB, FRVBF_INSN_STH, FRVBF_INSN_ST, FRVBF_INSN_STBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STBF	sim/frv/decode.h	/^ , FRVBF_INSN_STB, FRVBF_INSN_STH, FRVBF_INSN_ST, FRVBF_INSN_STBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STBFI	sim/frv/decode.h	/^ , FRVBF_INSN_STBFI, FRVBF_INSN_STHFI, FRVBF_INSN_STFI, FRVBF_INSN_STDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STBFU	sim/frv/decode.h	/^ , FRVBF_INSN_STBFU, FRVBF_INSN_STHFU, FRVBF_INSN_STFU, FRVBF_INSN_STCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STBI	sim/frv/decode.h	/^ , FRVBF_INSN_CSTDFU, FRVBF_INSN_STBI, FRVBF_INSN_STHI, FRVBF_INSN_STI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STBU	sim/frv/decode.h	/^ , FRVBF_INSN_STQC, FRVBF_INSN_STBU, FRVBF_INSN_STHU, FRVBF_INSN_STU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STC	sim/frv/decode.h	/^ , FRVBF_INSN_STHF, FRVBF_INSN_STF, FRVBF_INSN_STC, FRVBF_INSN_STD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STCU	sim/frv/decode.h	/^ , FRVBF_INSN_STBFU, FRVBF_INSN_STHFU, FRVBF_INSN_STFU, FRVBF_INSN_STCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STD	sim/frv/decode.h	/^ , FRVBF_INSN_STHF, FRVBF_INSN_STF, FRVBF_INSN_STC, FRVBF_INSN_STD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDC	sim/frv/decode.h	/^ , FRVBF_INSN_STDF, FRVBF_INSN_STDC, FRVBF_INSN_STQ, FRVBF_INSN_STQF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDCU	sim/frv/decode.h	/^ , FRVBF_INSN_STDU, FRVBF_INSN_STDFU, FRVBF_INSN_STDCU, FRVBF_INSN_STQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDF	sim/frv/decode.h	/^ , FRVBF_INSN_STDF, FRVBF_INSN_STDC, FRVBF_INSN_STQ, FRVBF_INSN_STQF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDFI	sim/frv/decode.h	/^ , FRVBF_INSN_STDFI, FRVBF_INSN_STQI, FRVBF_INSN_STQFI, FRVBF_INSN_SWAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDFU	sim/frv/decode.h	/^ , FRVBF_INSN_STDU, FRVBF_INSN_STDFU, FRVBF_INSN_STDCU, FRVBF_INSN_STQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDI	sim/frv/decode.h	/^ , FRVBF_INSN_STBFI, FRVBF_INSN_STHFI, FRVBF_INSN_STFI, FRVBF_INSN_STDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STDU	sim/frv/decode.h	/^ , FRVBF_INSN_STDU, FRVBF_INSN_STDFU, FRVBF_INSN_STDCU, FRVBF_INSN_STQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STF	sim/frv/decode.h	/^ , FRVBF_INSN_STHF, FRVBF_INSN_STF, FRVBF_INSN_STC, FRVBF_INSN_STD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STFI	sim/frv/decode.h	/^ , FRVBF_INSN_STBFI, FRVBF_INSN_STHFI, FRVBF_INSN_STFI, FRVBF_INSN_STDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STFU	sim/frv/decode.h	/^ , FRVBF_INSN_STBFU, FRVBF_INSN_STHFU, FRVBF_INSN_STFU, FRVBF_INSN_STCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STH	sim/frv/decode.h	/^ , FRVBF_INSN_STB, FRVBF_INSN_STH, FRVBF_INSN_ST, FRVBF_INSN_STBF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STHF	sim/frv/decode.h	/^ , FRVBF_INSN_STHF, FRVBF_INSN_STF, FRVBF_INSN_STC, FRVBF_INSN_STD$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STHFI	sim/frv/decode.h	/^ , FRVBF_INSN_STBFI, FRVBF_INSN_STHFI, FRVBF_INSN_STFI, FRVBF_INSN_STDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STHFU	sim/frv/decode.h	/^ , FRVBF_INSN_STBFU, FRVBF_INSN_STHFU, FRVBF_INSN_STFU, FRVBF_INSN_STCU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STHI	sim/frv/decode.h	/^ , FRVBF_INSN_CSTDFU, FRVBF_INSN_STBI, FRVBF_INSN_STHI, FRVBF_INSN_STI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STHU	sim/frv/decode.h	/^ , FRVBF_INSN_STQC, FRVBF_INSN_STBU, FRVBF_INSN_STHU, FRVBF_INSN_STU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STI	sim/frv/decode.h	/^ , FRVBF_INSN_CSTDFU, FRVBF_INSN_STBI, FRVBF_INSN_STHI, FRVBF_INSN_STI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQ	sim/frv/decode.h	/^ , FRVBF_INSN_STDF, FRVBF_INSN_STDC, FRVBF_INSN_STQ, FRVBF_INSN_STQF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQC	sim/frv/decode.h	/^ , FRVBF_INSN_STQC, FRVBF_INSN_STBU, FRVBF_INSN_STHU, FRVBF_INSN_STU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQCU	sim/frv/decode.h	/^ , FRVBF_INSN_STQFU, FRVBF_INSN_STQCU, FRVBF_INSN_CLDSB, FRVBF_INSN_CLDUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQF	sim/frv/decode.h	/^ , FRVBF_INSN_STDF, FRVBF_INSN_STDC, FRVBF_INSN_STQ, FRVBF_INSN_STQF$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQFI	sim/frv/decode.h	/^ , FRVBF_INSN_STDFI, FRVBF_INSN_STQI, FRVBF_INSN_STQFI, FRVBF_INSN_SWAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQFU	sim/frv/decode.h	/^ , FRVBF_INSN_STQFU, FRVBF_INSN_STQCU, FRVBF_INSN_CLDSB, FRVBF_INSN_CLDUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQI	sim/frv/decode.h	/^ , FRVBF_INSN_STDFI, FRVBF_INSN_STQI, FRVBF_INSN_STQFI, FRVBF_INSN_SWAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STQU	sim/frv/decode.h	/^ , FRVBF_INSN_STDU, FRVBF_INSN_STDFU, FRVBF_INSN_STDCU, FRVBF_INSN_STQU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_STU	sim/frv/decode.h	/^ , FRVBF_INSN_STQC, FRVBF_INSN_STBU, FRVBF_INSN_STHU, FRVBF_INSN_STU$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUB	sim/frv/decode.h	/^ , FRVBF_INSN_X_CHAIN, FRVBF_INSN_X_BEGIN, FRVBF_INSN_ADD, FRVBF_INSN_SUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBCC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDCC, FRVBF_INSN_SUBCC, FRVBF_INSN_ANDCC, FRVBF_INSN_ORCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBI	sim/frv/decode.h	/^ , FRVBF_INSN_SUBSS, FRVBF_INSN_ADDI, FRVBF_INSN_SUBI, FRVBF_INSN_ANDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDICC, FRVBF_INSN_SUBICC, FRVBF_INSN_ANDICC, FRVBF_INSN_ORICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBSS	sim/frv/decode.h	/^ , FRVBF_INSN_SUBSS, FRVBF_INSN_ADDI, FRVBF_INSN_SUBI, FRVBF_INSN_ANDI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBX	sim/frv/decode.h	/^ , FRVBF_INSN_SUBX, FRVBF_INSN_ADDXCC, FRVBF_INSN_SUBXCC, FRVBF_INSN_ADDSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBXCC	sim/frv/decode.h	/^ , FRVBF_INSN_SUBX, FRVBF_INSN_ADDXCC, FRVBF_INSN_SUBXCC, FRVBF_INSN_ADDSS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBXI	sim/frv/decode.h	/^ , FRVBF_INSN_SRLICC, FRVBF_INSN_SRAICC, FRVBF_INSN_ADDXI, FRVBF_INSN_SUBXI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SUBXICC	sim/frv/decode.h	/^ , FRVBF_INSN_ADDXICC, FRVBF_INSN_SUBXICC, FRVBF_INSN_CMPB, FRVBF_INSN_CMPBA$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SWAP	sim/frv/decode.h	/^ , FRVBF_INSN_STDFI, FRVBF_INSN_STQI, FRVBF_INSN_STQFI, FRVBF_INSN_SWAP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_SWAPI	sim/frv/decode.h	/^ , FRVBF_INSN_SWAPI, FRVBF_INSN_CSWAP, FRVBF_INSN_MOVGF, FRVBF_INSN_MOVFG$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TC	sim/frv/decode.h	/^ , FRVBF_INSN_TC, FRVBF_INSN_TNC, FRVBF_INSN_TN, FRVBF_INSN_TP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TEQ	sim/frv/decode.h	/^ , FRVBF_INSN_TEQ, FRVBF_INSN_TNE, FRVBF_INSN_TLE, FRVBF_INSN_TGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TGE	sim/frv/decode.h	/^ , FRVBF_INSN_TLT, FRVBF_INSN_TGE, FRVBF_INSN_TLS, FRVBF_INSN_THI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TGT	sim/frv/decode.h	/^ , FRVBF_INSN_TEQ, FRVBF_INSN_TNE, FRVBF_INSN_TLE, FRVBF_INSN_TGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_THI	sim/frv/decode.h	/^ , FRVBF_INSN_TLT, FRVBF_INSN_TGE, FRVBF_INSN_TLS, FRVBF_INSN_THI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIC	sim/frv/decode.h	/^ , FRVBF_INSN_TIC, FRVBF_INSN_TINC, FRVBF_INSN_TIN, FRVBF_INSN_TIP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIEQ	sim/frv/decode.h	/^ , FRVBF_INSN_TIEQ, FRVBF_INSN_TINE, FRVBF_INSN_TILE, FRVBF_INSN_TIGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIGE	sim/frv/decode.h	/^ , FRVBF_INSN_TILT, FRVBF_INSN_TIGE, FRVBF_INSN_TILS, FRVBF_INSN_TIHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIGT	sim/frv/decode.h	/^ , FRVBF_INSN_TIEQ, FRVBF_INSN_TINE, FRVBF_INSN_TILE, FRVBF_INSN_TIGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIHI	sim/frv/decode.h	/^ , FRVBF_INSN_TILT, FRVBF_INSN_TIGE, FRVBF_INSN_TILS, FRVBF_INSN_TIHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TILE	sim/frv/decode.h	/^ , FRVBF_INSN_TIEQ, FRVBF_INSN_TINE, FRVBF_INSN_TILE, FRVBF_INSN_TIGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TILS	sim/frv/decode.h	/^ , FRVBF_INSN_TILT, FRVBF_INSN_TIGE, FRVBF_INSN_TILS, FRVBF_INSN_TIHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TILT	sim/frv/decode.h	/^ , FRVBF_INSN_TILT, FRVBF_INSN_TIGE, FRVBF_INSN_TILS, FRVBF_INSN_TIHI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIN	sim/frv/decode.h	/^ , FRVBF_INSN_TIC, FRVBF_INSN_TINC, FRVBF_INSN_TIN, FRVBF_INSN_TIP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TINC	sim/frv/decode.h	/^ , FRVBF_INSN_TIC, FRVBF_INSN_TINC, FRVBF_INSN_TIN, FRVBF_INSN_TIP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TINE	sim/frv/decode.h	/^ , FRVBF_INSN_TIEQ, FRVBF_INSN_TINE, FRVBF_INSN_TILE, FRVBF_INSN_TIGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TINO	sim/frv/decode.h	/^ , FRVBF_INSN_FTU, FRVBF_INSN_FTO, FRVBF_INSN_TIRA, FRVBF_INSN_TINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TINV	sim/frv/decode.h	/^ , FRVBF_INSN_TIV, FRVBF_INSN_TINV, FRVBF_INSN_FTIRA, FRVBF_INSN_FTINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIP	sim/frv/decode.h	/^ , FRVBF_INSN_TIC, FRVBF_INSN_TINC, FRVBF_INSN_TIN, FRVBF_INSN_TIP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIRA	sim/frv/decode.h	/^ , FRVBF_INSN_FTU, FRVBF_INSN_FTO, FRVBF_INSN_TIRA, FRVBF_INSN_TINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TIV	sim/frv/decode.h	/^ , FRVBF_INSN_TIV, FRVBF_INSN_TINV, FRVBF_INSN_FTIRA, FRVBF_INSN_FTINO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TLBPR	sim/frv/decode.h	/^ , FRVBF_INSN_LRAI, FRVBF_INSN_LRAD, FRVBF_INSN_TLBPR, FRVBF_INSN_COP1$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TLE	sim/frv/decode.h	/^ , FRVBF_INSN_TEQ, FRVBF_INSN_TNE, FRVBF_INSN_TLE, FRVBF_INSN_TGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TLS	sim/frv/decode.h	/^ , FRVBF_INSN_TLT, FRVBF_INSN_TGE, FRVBF_INSN_TLS, FRVBF_INSN_THI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TLT	sim/frv/decode.h	/^ , FRVBF_INSN_TLT, FRVBF_INSN_TGE, FRVBF_INSN_TLS, FRVBF_INSN_THI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TN	sim/frv/decode.h	/^ , FRVBF_INSN_TC, FRVBF_INSN_TNC, FRVBF_INSN_TN, FRVBF_INSN_TP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TNC	sim/frv/decode.h	/^ , FRVBF_INSN_TC, FRVBF_INSN_TNC, FRVBF_INSN_TN, FRVBF_INSN_TP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TNE	sim/frv/decode.h	/^ , FRVBF_INSN_TEQ, FRVBF_INSN_TNE, FRVBF_INSN_TLE, FRVBF_INSN_TGT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TNO	sim/frv/decode.h	/^ , FRVBF_INSN_RETT, FRVBF_INSN_REI, FRVBF_INSN_TRA, FRVBF_INSN_TNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TNV	sim/frv/decode.h	/^ , FRVBF_INSN_TV, FRVBF_INSN_TNV, FRVBF_INSN_FTRA, FRVBF_INSN_FTNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TP	sim/frv/decode.h	/^ , FRVBF_INSN_TC, FRVBF_INSN_TNC, FRVBF_INSN_TN, FRVBF_INSN_TP$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TRA	sim/frv/decode.h	/^ , FRVBF_INSN_RETT, FRVBF_INSN_REI, FRVBF_INSN_TRA, FRVBF_INSN_TNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TV	sim/frv/decode.h	/^ , FRVBF_INSN_TV, FRVBF_INSN_TNV, FRVBF_INSN_FTRA, FRVBF_INSN_FTNO$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_TYPE	sim/frv/decode.h	/^} FRVBF_INSN_TYPE;$/;"	t	typeref:enum:frvbf_insn_type
FRVBF_INSN_UDIV	sim/frv/decode.h	/^ , FRVBF_INSN_SDIV, FRVBF_INSN_NSDIV, FRVBF_INSN_UDIV, FRVBF_INSN_NUDIV$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_UDIVI	sim/frv/decode.h	/^ , FRVBF_INSN_UDIVI, FRVBF_INSN_NUDIVI, FRVBF_INSN_SMULI, FRVBF_INSN_UMULI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_UMUL	sim/frv/decode.h	/^ , FRVBF_INSN_SMUL, FRVBF_INSN_UMUL, FRVBF_INSN_SMU, FRVBF_INSN_SMASS$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_UMULCC	sim/frv/decode.h	/^ , FRVBF_INSN_SMULCC, FRVBF_INSN_UMULCC, FRVBF_INSN_CADDCC, FRVBF_INSN_CSUBCC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_UMULI	sim/frv/decode.h	/^ , FRVBF_INSN_UDIVI, FRVBF_INSN_NUDIVI, FRVBF_INSN_SMULI, FRVBF_INSN_UMULI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_UMULICC	sim/frv/decode.h	/^ , FRVBF_INSN_XORICC, FRVBF_INSN_SMULICC, FRVBF_INSN_UMULICC, FRVBF_INSN_SLLICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_WDTLB	sim/frv/decode.h	/^ , FRVBF_INSN_DCF, FRVBF_INSN_DCEF, FRVBF_INSN_WITLB, FRVBF_INSN_WDTLB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_WITLB	sim/frv/decode.h	/^ , FRVBF_INSN_DCF, FRVBF_INSN_DCEF, FRVBF_INSN_WITLB, FRVBF_INSN_WDTLB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_XOR	sim/frv/decode.h	/^ , FRVBF_INSN_AND, FRVBF_INSN_OR, FRVBF_INSN_XOR, FRVBF_INSN_NOT$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_XORCC	sim/frv/decode.h	/^ , FRVBF_INSN_XORCC, FRVBF_INSN_SLLCC, FRVBF_INSN_SRLCC, FRVBF_INSN_SRACC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_XORCR	sim/frv/decode.h	/^ , FRVBF_INSN_ANDCR, FRVBF_INSN_ORCR, FRVBF_INSN_XORCR, FRVBF_INSN_NANDCR$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_XORI	sim/frv/decode.h	/^ , FRVBF_INSN_ORI, FRVBF_INSN_XORI, FRVBF_INSN_SDIVI, FRVBF_INSN_NSDIVI$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_XORICC	sim/frv/decode.h	/^ , FRVBF_INSN_XORICC, FRVBF_INSN_SMULICC, FRVBF_INSN_UMULICC, FRVBF_INSN_SLLICC$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_AFTER	sim/frv/decode.h	/^  FRVBF_INSN_X_INVALID, FRVBF_INSN_X_AFTER, FRVBF_INSN_X_BEFORE, FRVBF_INSN_X_CTI_CHAIN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_BEFORE	sim/frv/decode.h	/^  FRVBF_INSN_X_INVALID, FRVBF_INSN_X_AFTER, FRVBF_INSN_X_BEFORE, FRVBF_INSN_X_CTI_CHAIN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_BEGIN	sim/frv/decode.h	/^ , FRVBF_INSN_X_CHAIN, FRVBF_INSN_X_BEGIN, FRVBF_INSN_ADD, FRVBF_INSN_SUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_CHAIN	sim/frv/decode.h	/^ , FRVBF_INSN_X_CHAIN, FRVBF_INSN_X_BEGIN, FRVBF_INSN_ADD, FRVBF_INSN_SUB$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_CTI_CHAIN	sim/frv/decode.h	/^  FRVBF_INSN_X_INVALID, FRVBF_INSN_X_AFTER, FRVBF_INSN_X_BEFORE, FRVBF_INSN_X_CTI_CHAIN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN_X_INVALID	sim/frv/decode.h	/^  FRVBF_INSN_X_INVALID, FRVBF_INSN_X_AFTER, FRVBF_INSN_X_BEFORE, FRVBF_INSN_X_CTI_CHAIN$/;"	e	enum:frvbf_insn_type
FRVBF_INSN__MAX	sim/frv/decode.h	/^ , FRVBF_INSN_FNOP, FRVBF_INSN__MAX$/;"	e	enum:frvbf_insn_type
FRVBF_SFMT_ADD	sim/frv/decode.h	/^  FRVBF_SFMT_EMPTY, FRVBF_SFMT_ADD, FRVBF_SFMT_NOT, FRVBF_SFMT_SDIV$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ADDCC	sim/frv/decode.h	/^ , FRVBF_SFMT_CSDIV, FRVBF_SFMT_ADDCC, FRVBF_SFMT_ANDCC, FRVBF_SFMT_SMULCC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ADDI	sim/frv/decode.h	/^ , FRVBF_SFMT_CADDCC, FRVBF_SFMT_CSMULCC, FRVBF_SFMT_ADDX, FRVBF_SFMT_ADDI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ADDICC	sim/frv/decode.h	/^ , FRVBF_SFMT_SDIVI, FRVBF_SFMT_SMULI, FRVBF_SFMT_ADDICC, FRVBF_SFMT_ANDICC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ADDX	sim/frv/decode.h	/^ , FRVBF_SFMT_CADDCC, FRVBF_SFMT_CSMULCC, FRVBF_SFMT_ADDX, FRVBF_SFMT_ADDI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ADDXI	sim/frv/decode.h	/^ , FRVBF_SFMT_SMULICC, FRVBF_SFMT_ADDXI, FRVBF_SFMT_CMPB, FRVBF_SFMT_SETLO$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ANDCC	sim/frv/decode.h	/^ , FRVBF_SFMT_CSDIV, FRVBF_SFMT_ADDCC, FRVBF_SFMT_ANDCC, FRVBF_SFMT_SMULCC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ANDCR	sim/frv/decode.h	/^ , FRVBF_SFMT_ANDCR, FRVBF_SFMT_NOTCR, FRVBF_SFMT_CKRA, FRVBF_SFMT_CKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ANDICC	sim/frv/decode.h	/^ , FRVBF_SFMT_SDIVI, FRVBF_SFMT_SMULI, FRVBF_SFMT_ADDICC, FRVBF_SFMT_ANDICC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BCEQLR	sim/frv/decode.h	/^ , FRVBF_SFMT_BCEQLR, FRVBF_SFMT_FCBRALR, FRVBF_SFMT_FCBNOLR, FRVBF_SFMT_FCBEQLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BCNOLR	sim/frv/decode.h	/^ , FRVBF_SFMT_FBNOLR, FRVBF_SFMT_FBEQLR, FRVBF_SFMT_BCRALR, FRVBF_SFMT_BCNOLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BCRALR	sim/frv/decode.h	/^ , FRVBF_SFMT_FBNOLR, FRVBF_SFMT_FBEQLR, FRVBF_SFMT_BCRALR, FRVBF_SFMT_BCNOLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BCTRLR	sim/frv/decode.h	/^ , FRVBF_SFMT_FBRA, FRVBF_SFMT_FBNO, FRVBF_SFMT_FBNE, FRVBF_SFMT_BCTRLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BEQ	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVSG, FRVBF_SFMT_BRA, FRVBF_SFMT_BNO, FRVBF_SFMT_BEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BEQLR	sim/frv/decode.h	/^ , FRVBF_SFMT_BRALR, FRVBF_SFMT_BNOLR, FRVBF_SFMT_BEQLR, FRVBF_SFMT_FBRALR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BNO	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVSG, FRVBF_SFMT_BRA, FRVBF_SFMT_BNO, FRVBF_SFMT_BEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BNOLR	sim/frv/decode.h	/^ , FRVBF_SFMT_BRALR, FRVBF_SFMT_BNOLR, FRVBF_SFMT_BEQLR, FRVBF_SFMT_FBRALR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BRA	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVSG, FRVBF_SFMT_BRA, FRVBF_SFMT_BNO, FRVBF_SFMT_BEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BRALR	sim/frv/decode.h	/^ , FRVBF_SFMT_BRALR, FRVBF_SFMT_BNOLR, FRVBF_SFMT_BEQLR, FRVBF_SFMT_FBRALR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_BREAK	sim/frv/decode.h	/^ , FRVBF_SFMT_TIEQ, FRVBF_SFMT_FTIRA, FRVBF_SFMT_FTINE, FRVBF_SFMT_BREAK$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CADD	sim/frv/decode.h	/^ , FRVBF_SFMT_SCUTSS, FRVBF_SFMT_CADD, FRVBF_SFMT_CNOT, FRVBF_SFMT_CSMUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CADDCC	sim/frv/decode.h	/^ , FRVBF_SFMT_CADDCC, FRVBF_SFMT_CSMULCC, FRVBF_SFMT_ADDX, FRVBF_SFMT_ADDI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CALL	sim/frv/decode.h	/^ , FRVBF_SFMT_CALL, FRVBF_SFMT_RETT, FRVBF_SFMT_REI, FRVBF_SFMT_TRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CALLIL	sim/frv/decode.h	/^ , FRVBF_SFMT_JMPL, FRVBF_SFMT_CALLL, FRVBF_SFMT_JMPIL, FRVBF_SFMT_CALLIL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CALLL	sim/frv/decode.h	/^ , FRVBF_SFMT_JMPL, FRVBF_SFMT_CALLL, FRVBF_SFMT_JMPIL, FRVBF_SFMT_CALLIL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CCALLL	sim/frv/decode.h	/^ , FRVBF_SFMT_CFCKRA, FRVBF_SFMT_CFCKNE, FRVBF_SFMT_CJMPL, FRVBF_SFMT_CCALLL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CCKEQ	sim/frv/decode.h	/^ , FRVBF_SFMT_FCKRA, FRVBF_SFMT_FCKNE, FRVBF_SFMT_CCKRA, FRVBF_SFMT_CCKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CCKRA	sim/frv/decode.h	/^ , FRVBF_SFMT_FCKRA, FRVBF_SFMT_FCKNE, FRVBF_SFMT_CCKRA, FRVBF_SFMT_CCKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FADDD, FRVBF_SFMT_CFADDS, FRVBF_SFMT_NFADDS, FRVBF_SFMT_FCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFCKNE	sim/frv/decode.h	/^ , FRVBF_SFMT_CFCKRA, FRVBF_SFMT_CFCKNE, FRVBF_SFMT_CJMPL, FRVBF_SFMT_CCALLL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFCKRA	sim/frv/decode.h	/^ , FRVBF_SFMT_CFCKRA, FRVBF_SFMT_CFCKNE, FRVBF_SFMT_CJMPL, FRVBF_SFMT_CCALLL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFCMPS	sim/frv/decode.h	/^ , FRVBF_SFMT_FCMPD, FRVBF_SFMT_CFCMPS, FRVBF_SFMT_FDCMPS, FRVBF_SFMT_FMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFITOS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDITOS, FRVBF_SFMT_FDSTOI, FRVBF_SFMT_CFITOS, FRVBF_SFMT_CFSTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFMADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMADDD, FRVBF_SFMT_FDMADDS, FRVBF_SFMT_CFMADDS, FRVBF_SFMT_NFMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFMAS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMAS, FRVBF_SFMT_FDMAS, FRVBF_SFMT_CFMAS, FRVBF_SFMT_NFDCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFMOVS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDMOVS, FRVBF_SFMT_CFMOVS, FRVBF_SFMT_NFSQRTS, FRVBF_SFMT_FADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CFSTOI	sim/frv/decode.h	/^ , FRVBF_SFMT_FDITOS, FRVBF_SFMT_FDSTOI, FRVBF_SFMT_CFITOS, FRVBF_SFMT_CFSTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CJMPL	sim/frv/decode.h	/^ , FRVBF_SFMT_CFCKRA, FRVBF_SFMT_CFCKNE, FRVBF_SFMT_CJMPL, FRVBF_SFMT_CCALLL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CKEQ	sim/frv/decode.h	/^ , FRVBF_SFMT_ANDCR, FRVBF_SFMT_NOTCR, FRVBF_SFMT_CKRA, FRVBF_SFMT_CKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CKRA	sim/frv/decode.h	/^ , FRVBF_SFMT_ANDCR, FRVBF_SFMT_NOTCR, FRVBF_SFMT_CKRA, FRVBF_SFMT_CKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDBF	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDSB, FRVBF_SFMT_CLDBF, FRVBF_SFMT_CLDD, FRVBF_SFMT_CLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDBFU	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDQ, FRVBF_SFMT_CLDSBU, FRVBF_SFMT_CLDBFU, FRVBF_SFMT_CLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDD	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDSB, FRVBF_SFMT_CLDBF, FRVBF_SFMT_CLDD, FRVBF_SFMT_CLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDDF	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDSB, FRVBF_SFMT_CLDBF, FRVBF_SFMT_CLDD, FRVBF_SFMT_CLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDDFU	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDDFU, FRVBF_SFMT_CLDQU, FRVBF_SFMT_CSTB, FRVBF_SFMT_CSTBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDDU	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDQ, FRVBF_SFMT_CLDSBU, FRVBF_SFMT_CLDBFU, FRVBF_SFMT_CLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDQ	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDQ, FRVBF_SFMT_CLDSBU, FRVBF_SFMT_CLDBFU, FRVBF_SFMT_CLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDQU	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDDFU, FRVBF_SFMT_CLDQU, FRVBF_SFMT_CSTB, FRVBF_SFMT_CSTBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDSB	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDSB, FRVBF_SFMT_CLDBF, FRVBF_SFMT_CLDD, FRVBF_SFMT_CLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLDSBU	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDQ, FRVBF_SFMT_CLDSBU, FRVBF_SFMT_CLDBFU, FRVBF_SFMT_CLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLRFR	sim/frv/decode.h	/^ , FRVBF_SFMT_CLRGR, FRVBF_SFMT_CLRFR, FRVBF_SFMT_COMMITGR, FRVBF_SFMT_COMMITFR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CLRGR	sim/frv/decode.h	/^ , FRVBF_SFMT_CLRGR, FRVBF_SFMT_CLRFR, FRVBF_SFMT_COMMITGR, FRVBF_SFMT_COMMITFR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMADDHSS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMADDHSS, FRVBF_SFMT_CMQADDHSS, FRVBF_SFMT_MQSLLHI, FRVBF_SFMT_MADDACCS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMAND	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETHIH, FRVBF_SFMT_MHDSETH, FRVBF_SFMT_MAND, FRVBF_SFMT_CMAND$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMBTOH	sim/frv/decode.h	/^ , FRVBF_SFMT_MUNPACKH, FRVBF_SFMT_MDUNPACKH, FRVBF_SFMT_MBTOH, FRVBF_SFMT_CMBTOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMBTOHE	sim/frv/decode.h	/^ , FRVBF_SFMT_MHTOB, FRVBF_SFMT_CMHTOB, FRVBF_SFMT_MBTOHE, FRVBF_SFMT_CMBTOHE$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMCPXRS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMCPXRS, FRVBF_SFMT_MQCPXRS, FRVBF_SFMT_MEXPDHW, FRVBF_SFMT_CMEXPDHW$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMEXPDHD	sim/frv/decode.h	/^ , FRVBF_SFMT_MEXPDHD, FRVBF_SFMT_CMEXPDHD, FRVBF_SFMT_MPACKH, FRVBF_SFMT_MDPACKH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMEXPDHW	sim/frv/decode.h	/^ , FRVBF_SFMT_CMCPXRS, FRVBF_SFMT_MQCPXRS, FRVBF_SFMT_MEXPDHW, FRVBF_SFMT_CMEXPDHW$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMHTOB	sim/frv/decode.h	/^ , FRVBF_SFMT_MHTOB, FRVBF_SFMT_CMHTOB, FRVBF_SFMT_MBTOHE, FRVBF_SFMT_CMBTOHE$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMMACHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MMACHU, FRVBF_SFMT_CMMACHS, FRVBF_SFMT_CMMACHU, FRVBF_SFMT_MQMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMMACHU	sim/frv/decode.h	/^ , FRVBF_SFMT_MMACHU, FRVBF_SFMT_CMMACHS, FRVBF_SFMT_CMMACHU, FRVBF_SFMT_MQMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMMULHS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMMULHS, FRVBF_SFMT_MQMULHS, FRVBF_SFMT_CMQMULHS, FRVBF_SFMT_MMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMNOT	sim/frv/decode.h	/^ , FRVBF_SFMT_MNOT, FRVBF_SFMT_CMNOT, FRVBF_SFMT_MROTLI, FRVBF_SFMT_MWCUT$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMOVFG	sim/frv/decode.h	/^ , FRVBF_SFMT_CMOVFG, FRVBF_SFMT_CMOVGFD, FRVBF_SFMT_CMOVFGD, FRVBF_SFMT_MOVGS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMOVFGD	sim/frv/decode.h	/^ , FRVBF_SFMT_CMOVFG, FRVBF_SFMT_CMOVGFD, FRVBF_SFMT_CMOVFGD, FRVBF_SFMT_MOVGS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMOVGF	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVFGD, FRVBF_SFMT_MOVGFQ, FRVBF_SFMT_MOVFGQ, FRVBF_SFMT_CMOVGF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMOVGFD	sim/frv/decode.h	/^ , FRVBF_SFMT_CMOVFG, FRVBF_SFMT_CMOVGFD, FRVBF_SFMT_CMOVFGD, FRVBF_SFMT_MOVGS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMPB	sim/frv/decode.h	/^ , FRVBF_SFMT_SMULICC, FRVBF_SFMT_ADDXI, FRVBF_SFMT_CMPB, FRVBF_SFMT_SETLO$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMQADDHSS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMADDHSS, FRVBF_SFMT_CMQADDHSS, FRVBF_SFMT_MQSLLHI, FRVBF_SFMT_MADDACCS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMQMACHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MQMACHU, FRVBF_SFMT_CMQMACHS, FRVBF_SFMT_CMQMACHU, FRVBF_SFMT_MCPXRS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMQMACHU	sim/frv/decode.h	/^ , FRVBF_SFMT_MQMACHU, FRVBF_SFMT_CMQMACHS, FRVBF_SFMT_CMQMACHU, FRVBF_SFMT_MCPXRS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CMQMULHS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMMULHS, FRVBF_SFMT_MQMULHS, FRVBF_SFMT_CMQMULHS, FRVBF_SFMT_MMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CNOT	sim/frv/decode.h	/^ , FRVBF_SFMT_SCUTSS, FRVBF_SFMT_CADD, FRVBF_SFMT_CNOT, FRVBF_SFMT_CSMUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_COMMITFR	sim/frv/decode.h	/^ , FRVBF_SFMT_CLRGR, FRVBF_SFMT_CLRFR, FRVBF_SFMT_COMMITGR, FRVBF_SFMT_COMMITFR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_COMMITGR	sim/frv/decode.h	/^ , FRVBF_SFMT_CLRGR, FRVBF_SFMT_CLRFR, FRVBF_SFMT_COMMITGR, FRVBF_SFMT_COMMITFR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSDIV	sim/frv/decode.h	/^ , FRVBF_SFMT_CSDIV, FRVBF_SFMT_ADDCC, FRVBF_SFMT_ANDCC, FRVBF_SFMT_SMULCC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSMUL	sim/frv/decode.h	/^ , FRVBF_SFMT_SCUTSS, FRVBF_SFMT_CADD, FRVBF_SFMT_CNOT, FRVBF_SFMT_CSMUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSMULCC	sim/frv/decode.h	/^ , FRVBF_SFMT_CADDCC, FRVBF_SFMT_CSMULCC, FRVBF_SFMT_ADDX, FRVBF_SFMT_ADDI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTB	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDDFU, FRVBF_SFMT_CLDQU, FRVBF_SFMT_CSTB, FRVBF_SFMT_CSTBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTBF	sim/frv/decode.h	/^ , FRVBF_SFMT_CLDDFU, FRVBF_SFMT_CLDQU, FRVBF_SFMT_CSTB, FRVBF_SFMT_CSTBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTBFU	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTD, FRVBF_SFMT_CSTDF, FRVBF_SFMT_CSTBU, FRVBF_SFMT_CSTBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTBU	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTD, FRVBF_SFMT_CSTDF, FRVBF_SFMT_CSTBU, FRVBF_SFMT_CSTBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTD	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTD, FRVBF_SFMT_CSTDF, FRVBF_SFMT_CSTBU, FRVBF_SFMT_CSTBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTDF	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTD, FRVBF_SFMT_CSTDF, FRVBF_SFMT_CSTBU, FRVBF_SFMT_CSTBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTDFU	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTDU, FRVBF_SFMT_CSTDFU, FRVBF_SFMT_STBI, FRVBF_SFMT_STBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSTDU	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTDU, FRVBF_SFMT_CSTDFU, FRVBF_SFMT_STBI, FRVBF_SFMT_STBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_CSWAP	sim/frv/decode.h	/^ , FRVBF_SFMT_CSWAP, FRVBF_SFMT_MOVGF, FRVBF_SFMT_MOVFG, FRVBF_SFMT_MOVGFD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_EMPTY	sim/frv/decode.h	/^  FRVBF_SFMT_EMPTY, FRVBF_SFMT_ADD, FRVBF_SFMT_NOT, FRVBF_SFMT_SDIV$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FADDD	sim/frv/decode.h	/^ , FRVBF_SFMT_FADDD, FRVBF_SFMT_CFADDS, FRVBF_SFMT_NFADDS, FRVBF_SFMT_FCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDMOVS, FRVBF_SFMT_CFMOVS, FRVBF_SFMT_NFSQRTS, FRVBF_SFMT_FADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBEQLR	sim/frv/decode.h	/^ , FRVBF_SFMT_FBNOLR, FRVBF_SFMT_FBEQLR, FRVBF_SFMT_BCRALR, FRVBF_SFMT_BCNOLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBNE	sim/frv/decode.h	/^ , FRVBF_SFMT_FBRA, FRVBF_SFMT_FBNO, FRVBF_SFMT_FBNE, FRVBF_SFMT_BCTRLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBNO	sim/frv/decode.h	/^ , FRVBF_SFMT_FBRA, FRVBF_SFMT_FBNO, FRVBF_SFMT_FBNE, FRVBF_SFMT_BCTRLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBNOLR	sim/frv/decode.h	/^ , FRVBF_SFMT_FBNOLR, FRVBF_SFMT_FBEQLR, FRVBF_SFMT_BCRALR, FRVBF_SFMT_BCNOLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBRA	sim/frv/decode.h	/^ , FRVBF_SFMT_FBRA, FRVBF_SFMT_FBNO, FRVBF_SFMT_FBNE, FRVBF_SFMT_BCTRLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FBRALR	sim/frv/decode.h	/^ , FRVBF_SFMT_BRALR, FRVBF_SFMT_BNOLR, FRVBF_SFMT_BEQLR, FRVBF_SFMT_FBRALR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCBEQLR	sim/frv/decode.h	/^ , FRVBF_SFMT_BCEQLR, FRVBF_SFMT_FCBRALR, FRVBF_SFMT_FCBNOLR, FRVBF_SFMT_FCBEQLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCBNOLR	sim/frv/decode.h	/^ , FRVBF_SFMT_BCEQLR, FRVBF_SFMT_FCBRALR, FRVBF_SFMT_FCBNOLR, FRVBF_SFMT_FCBEQLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCBRALR	sim/frv/decode.h	/^ , FRVBF_SFMT_BCEQLR, FRVBF_SFMT_FCBRALR, FRVBF_SFMT_FCBNOLR, FRVBF_SFMT_FCBEQLR$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCKNE	sim/frv/decode.h	/^ , FRVBF_SFMT_FCKRA, FRVBF_SFMT_FCKNE, FRVBF_SFMT_CCKRA, FRVBF_SFMT_CCKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCKRA	sim/frv/decode.h	/^ , FRVBF_SFMT_FCKRA, FRVBF_SFMT_FCKNE, FRVBF_SFMT_CCKRA, FRVBF_SFMT_CCKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCMPD	sim/frv/decode.h	/^ , FRVBF_SFMT_FCMPD, FRVBF_SFMT_CFCMPS, FRVBF_SFMT_FDCMPS, FRVBF_SFMT_FMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FCMPS	sim/frv/decode.h	/^ , FRVBF_SFMT_FADDD, FRVBF_SFMT_CFADDS, FRVBF_SFMT_NFADDS, FRVBF_SFMT_FCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDCMPS	sim/frv/decode.h	/^ , FRVBF_SFMT_FCMPD, FRVBF_SFMT_CFCMPS, FRVBF_SFMT_FDCMPS, FRVBF_SFMT_FMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDITOS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDITOS, FRVBF_SFMT_FDSTOI, FRVBF_SFMT_CFITOS, FRVBF_SFMT_CFSTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDMADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMADDD, FRVBF_SFMT_FDMADDS, FRVBF_SFMT_CFMADDS, FRVBF_SFMT_NFMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDMAS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMAS, FRVBF_SFMT_FDMAS, FRVBF_SFMT_CFMAS, FRVBF_SFMT_NFDCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDMOVS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDMOVS, FRVBF_SFMT_CFMOVS, FRVBF_SFMT_NFSQRTS, FRVBF_SFMT_FADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDSTOI	sim/frv/decode.h	/^ , FRVBF_SFMT_FDITOS, FRVBF_SFMT_FDSTOI, FRVBF_SFMT_CFITOS, FRVBF_SFMT_CFSTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FDTOI	sim/frv/decode.h	/^ , FRVBF_SFMT_FITOS, FRVBF_SFMT_FSTOI, FRVBF_SFMT_FITOD, FRVBF_SFMT_FDTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FITOD	sim/frv/decode.h	/^ , FRVBF_SFMT_FITOS, FRVBF_SFMT_FSTOI, FRVBF_SFMT_FITOD, FRVBF_SFMT_FDTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FITOS	sim/frv/decode.h	/^ , FRVBF_SFMT_FITOS, FRVBF_SFMT_FSTOI, FRVBF_SFMT_FITOD, FRVBF_SFMT_FDTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FMADDD	sim/frv/decode.h	/^ , FRVBF_SFMT_FMADDD, FRVBF_SFMT_FDMADDS, FRVBF_SFMT_CFMADDS, FRVBF_SFMT_NFMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FMADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FCMPD, FRVBF_SFMT_CFCMPS, FRVBF_SFMT_FDCMPS, FRVBF_SFMT_FMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FMAS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMAS, FRVBF_SFMT_FDMAS, FRVBF_SFMT_CFMAS, FRVBF_SFMT_NFDCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FMOVD	sim/frv/decode.h	/^ , FRVBF_SFMT_NFITOS, FRVBF_SFMT_NFSTOI, FRVBF_SFMT_FMOVS, FRVBF_SFMT_FMOVD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FMOVS	sim/frv/decode.h	/^ , FRVBF_SFMT_NFITOS, FRVBF_SFMT_NFSTOI, FRVBF_SFMT_FMOVS, FRVBF_SFMT_FMOVD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FSTOI	sim/frv/decode.h	/^ , FRVBF_SFMT_FITOS, FRVBF_SFMT_FSTOI, FRVBF_SFMT_FITOD, FRVBF_SFMT_FDTOI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FTINE	sim/frv/decode.h	/^ , FRVBF_SFMT_TIEQ, FRVBF_SFMT_FTIRA, FRVBF_SFMT_FTINE, FRVBF_SFMT_BREAK$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FTIRA	sim/frv/decode.h	/^ , FRVBF_SFMT_TIEQ, FRVBF_SFMT_FTIRA, FRVBF_SFMT_FTINE, FRVBF_SFMT_BREAK$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FTNE	sim/frv/decode.h	/^ , FRVBF_SFMT_TEQ, FRVBF_SFMT_FTRA, FRVBF_SFMT_FTNE, FRVBF_SFMT_TIRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_FTRA	sim/frv/decode.h	/^ , FRVBF_SFMT_TEQ, FRVBF_SFMT_FTRA, FRVBF_SFMT_FTNE, FRVBF_SFMT_TIRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ICEI	sim/frv/decode.h	/^ , FRVBF_SFMT_ICI, FRVBF_SFMT_ICEI, FRVBF_SFMT_ICPL, FRVBF_SFMT_ICUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ICI	sim/frv/decode.h	/^ , FRVBF_SFMT_ICI, FRVBF_SFMT_ICEI, FRVBF_SFMT_ICPL, FRVBF_SFMT_ICUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ICPL	sim/frv/decode.h	/^ , FRVBF_SFMT_ICI, FRVBF_SFMT_ICEI, FRVBF_SFMT_ICPL, FRVBF_SFMT_ICUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_ICUL	sim/frv/decode.h	/^ , FRVBF_SFMT_ICI, FRVBF_SFMT_ICEI, FRVBF_SFMT_ICPL, FRVBF_SFMT_ICUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_JMPIL	sim/frv/decode.h	/^ , FRVBF_SFMT_JMPL, FRVBF_SFMT_CALLL, FRVBF_SFMT_JMPIL, FRVBF_SFMT_CALLIL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_JMPL	sim/frv/decode.h	/^ , FRVBF_SFMT_JMPL, FRVBF_SFMT_CALLL, FRVBF_SFMT_JMPIL, FRVBF_SFMT_CALLIL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDBF	sim/frv/decode.h	/^ , FRVBF_SFMT_SETHI, FRVBF_SFMT_SETLOS, FRVBF_SFMT_LDSB, FRVBF_SFMT_LDBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDBFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDSBI, FRVBF_SFMT_LDBFI, FRVBF_SFMT_NLDSBI, FRVBF_SFMT_NLDBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDBFU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQF, FRVBF_SFMT_LDSBU, FRVBF_SFMT_NLDSBU, FRVBF_SFMT_LDBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDC	sim/frv/decode.h	/^ , FRVBF_SFMT_LDC, FRVBF_SFMT_NLDSB, FRVBF_SFMT_NLDBF, FRVBF_SFMT_LDD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDCU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDCU, FRVBF_SFMT_NLDBFU, FRVBF_SFMT_LDDU, FRVBF_SFMT_NLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDD	sim/frv/decode.h	/^ , FRVBF_SFMT_LDC, FRVBF_SFMT_NLDSB, FRVBF_SFMT_NLDBF, FRVBF_SFMT_LDD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDC	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDF, FRVBF_SFMT_LDDC, FRVBF_SFMT_NLDD, FRVBF_SFMT_NLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDCU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDFU, FRVBF_SFMT_LDDCU, FRVBF_SFMT_NLDDFU, FRVBF_SFMT_LDQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDF	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDF, FRVBF_SFMT_LDDC, FRVBF_SFMT_NLDD, FRVBF_SFMT_NLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDI, FRVBF_SFMT_LDDFI, FRVBF_SFMT_NLDDI, FRVBF_SFMT_NLDDFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDFU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDFU, FRVBF_SFMT_LDDCU, FRVBF_SFMT_NLDDFU, FRVBF_SFMT_LDQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDI, FRVBF_SFMT_LDDFI, FRVBF_SFMT_NLDDI, FRVBF_SFMT_NLDDFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDDU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDCU, FRVBF_SFMT_NLDBFU, FRVBF_SFMT_LDDU, FRVBF_SFMT_NLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQ	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQ, FRVBF_SFMT_LDQF, FRVBF_SFMT_LDQC, FRVBF_SFMT_NLDQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQC	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQ, FRVBF_SFMT_LDQF, FRVBF_SFMT_LDQC, FRVBF_SFMT_NLDQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQCU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQU, FRVBF_SFMT_LDQFU, FRVBF_SFMT_LDQCU, FRVBF_SFMT_NLDQFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQF	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQ, FRVBF_SFMT_LDQF, FRVBF_SFMT_LDQC, FRVBF_SFMT_NLDQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQI, FRVBF_SFMT_LDQFI, FRVBF_SFMT_NLDQFI, FRVBF_SFMT_STB$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQFU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQU, FRVBF_SFMT_LDQFU, FRVBF_SFMT_LDQCU, FRVBF_SFMT_NLDQFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQI, FRVBF_SFMT_LDQFI, FRVBF_SFMT_NLDQFI, FRVBF_SFMT_STB$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDQU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDFU, FRVBF_SFMT_LDDCU, FRVBF_SFMT_NLDDFU, FRVBF_SFMT_LDQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDSB	sim/frv/decode.h	/^ , FRVBF_SFMT_SETHI, FRVBF_SFMT_SETLOS, FRVBF_SFMT_LDSB, FRVBF_SFMT_LDBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDSBI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDSBI, FRVBF_SFMT_LDBFI, FRVBF_SFMT_NLDSBI, FRVBF_SFMT_NLDBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_LDSBU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQF, FRVBF_SFMT_LDSBU, FRVBF_SFMT_NLDSBU, FRVBF_SFMT_LDBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MABSHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MSATHS, FRVBF_SFMT_MQSATHS, FRVBF_SFMT_MCMPSH, FRVBF_SFMT_MABSHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MADDACCS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMADDHSS, FRVBF_SFMT_CMQADDHSS, FRVBF_SFMT_MQSLLHI, FRVBF_SFMT_MADDACCS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MAND	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETHIH, FRVBF_SFMT_MHDSETH, FRVBF_SFMT_MAND, FRVBF_SFMT_CMAND$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MASACCS	sim/frv/decode.h	/^ , FRVBF_SFMT_MDADDACCS, FRVBF_SFMT_MASACCS, FRVBF_SFMT_MDASACCS, FRVBF_SFMT_MMULHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MBTOH	sim/frv/decode.h	/^ , FRVBF_SFMT_MUNPACKH, FRVBF_SFMT_MDUNPACKH, FRVBF_SFMT_MBTOH, FRVBF_SFMT_CMBTOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MBTOHE	sim/frv/decode.h	/^ , FRVBF_SFMT_MHTOB, FRVBF_SFMT_CMHTOB, FRVBF_SFMT_MBTOHE, FRVBF_SFMT_CMBTOHE$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCLRACC_0	sim/frv/decode.h	/^ , FRVBF_SFMT_MCLRACC_0, FRVBF_SFMT_MRDACC, FRVBF_SFMT_MRDACCG, FRVBF_SFMT_MWTACC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCMPSH	sim/frv/decode.h	/^ , FRVBF_SFMT_MSATHS, FRVBF_SFMT_MQSATHS, FRVBF_SFMT_MCMPSH, FRVBF_SFMT_MABSHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCPLHI	sim/frv/decode.h	/^ , FRVBF_SFMT_MSLLHI, FRVBF_SFMT_MDROTLI, FRVBF_SFMT_MCPLHI, FRVBF_SFMT_MCPLI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCPLI	sim/frv/decode.h	/^ , FRVBF_SFMT_MSLLHI, FRVBF_SFMT_MDROTLI, FRVBF_SFMT_MCPLHI, FRVBF_SFMT_MCPLI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCPXRS	sim/frv/decode.h	/^ , FRVBF_SFMT_MQMACHU, FRVBF_SFMT_CMQMACHS, FRVBF_SFMT_CMQMACHU, FRVBF_SFMT_MCPXRS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCUT	sim/frv/decode.h	/^ , FRVBF_SFMT_MWCUTI, FRVBF_SFMT_MCUT, FRVBF_SFMT_MCUTI, FRVBF_SFMT_MDCUTSSI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MCUTI	sim/frv/decode.h	/^ , FRVBF_SFMT_MWCUTI, FRVBF_SFMT_MCUT, FRVBF_SFMT_MCUTI, FRVBF_SFMT_MDCUTSSI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDADDACCS	sim/frv/decode.h	/^ , FRVBF_SFMT_MDADDACCS, FRVBF_SFMT_MASACCS, FRVBF_SFMT_MDASACCS, FRVBF_SFMT_MMULHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDASACCS	sim/frv/decode.h	/^ , FRVBF_SFMT_MDADDACCS, FRVBF_SFMT_MASACCS, FRVBF_SFMT_MDASACCS, FRVBF_SFMT_MMULHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDCUTSSI	sim/frv/decode.h	/^ , FRVBF_SFMT_MWCUTI, FRVBF_SFMT_MCUT, FRVBF_SFMT_MCUTI, FRVBF_SFMT_MDCUTSSI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDPACKH	sim/frv/decode.h	/^ , FRVBF_SFMT_MEXPDHD, FRVBF_SFMT_CMEXPDHD, FRVBF_SFMT_MPACKH, FRVBF_SFMT_MDPACKH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDROTLI	sim/frv/decode.h	/^ , FRVBF_SFMT_MSLLHI, FRVBF_SFMT_MDROTLI, FRVBF_SFMT_MCPLHI, FRVBF_SFMT_MCPLI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MDUNPACKH	sim/frv/decode.h	/^ , FRVBF_SFMT_MUNPACKH, FRVBF_SFMT_MDUNPACKH, FRVBF_SFMT_MBTOH, FRVBF_SFMT_CMBTOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MEXPDHD	sim/frv/decode.h	/^ , FRVBF_SFMT_MEXPDHD, FRVBF_SFMT_CMEXPDHD, FRVBF_SFMT_MPACKH, FRVBF_SFMT_MDPACKH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MEXPDHW	sim/frv/decode.h	/^ , FRVBF_SFMT_CMCPXRS, FRVBF_SFMT_MQCPXRS, FRVBF_SFMT_MEXPDHW, FRVBF_SFMT_CMEXPDHW$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHDSETH	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETHIH, FRVBF_SFMT_MHDSETH, FRVBF_SFMT_MAND, FRVBF_SFMT_CMAND$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHDSETS	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETLOS, FRVBF_SFMT_MHSETHIS, FRVBF_SFMT_MHDSETS, FRVBF_SFMT_MHSETLOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHSETHIH	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETHIH, FRVBF_SFMT_MHDSETH, FRVBF_SFMT_MAND, FRVBF_SFMT_CMAND$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHSETHIS	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETLOS, FRVBF_SFMT_MHSETHIS, FRVBF_SFMT_MHDSETS, FRVBF_SFMT_MHSETLOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHSETLOH	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETLOS, FRVBF_SFMT_MHSETHIS, FRVBF_SFMT_MHDSETS, FRVBF_SFMT_MHSETLOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHSETLOS	sim/frv/decode.h	/^ , FRVBF_SFMT_MHSETLOS, FRVBF_SFMT_MHSETHIS, FRVBF_SFMT_MHDSETS, FRVBF_SFMT_MHSETLOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MHTOB	sim/frv/decode.h	/^ , FRVBF_SFMT_MHTOB, FRVBF_SFMT_CMHTOB, FRVBF_SFMT_MBTOHE, FRVBF_SFMT_CMBTOHE$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MMACHS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMMULHS, FRVBF_SFMT_MQMULHS, FRVBF_SFMT_CMQMULHS, FRVBF_SFMT_MMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MMACHU	sim/frv/decode.h	/^ , FRVBF_SFMT_MMACHU, FRVBF_SFMT_CMMACHS, FRVBF_SFMT_CMMACHU, FRVBF_SFMT_MQMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MMULHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MDADDACCS, FRVBF_SFMT_MASACCS, FRVBF_SFMT_MDASACCS, FRVBF_SFMT_MMULHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MNOT	sim/frv/decode.h	/^ , FRVBF_SFMT_MNOT, FRVBF_SFMT_CMNOT, FRVBF_SFMT_MROTLI, FRVBF_SFMT_MWCUT$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVFG	sim/frv/decode.h	/^ , FRVBF_SFMT_CSWAP, FRVBF_SFMT_MOVGF, FRVBF_SFMT_MOVFG, FRVBF_SFMT_MOVGFD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVFGD	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVFGD, FRVBF_SFMT_MOVGFQ, FRVBF_SFMT_MOVFGQ, FRVBF_SFMT_CMOVGF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVFGQ	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVFGD, FRVBF_SFMT_MOVGFQ, FRVBF_SFMT_MOVFGQ, FRVBF_SFMT_CMOVGF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVGF	sim/frv/decode.h	/^ , FRVBF_SFMT_CSWAP, FRVBF_SFMT_MOVGF, FRVBF_SFMT_MOVFG, FRVBF_SFMT_MOVGFD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVGFD	sim/frv/decode.h	/^ , FRVBF_SFMT_CSWAP, FRVBF_SFMT_MOVGF, FRVBF_SFMT_MOVFG, FRVBF_SFMT_MOVGFD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVGFQ	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVFGD, FRVBF_SFMT_MOVGFQ, FRVBF_SFMT_MOVFGQ, FRVBF_SFMT_CMOVGF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVGS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMOVFG, FRVBF_SFMT_CMOVGFD, FRVBF_SFMT_CMOVFGD, FRVBF_SFMT_MOVGS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MOVSG	sim/frv/decode.h	/^ , FRVBF_SFMT_MOVSG, FRVBF_SFMT_BRA, FRVBF_SFMT_BNO, FRVBF_SFMT_BEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MPACKH	sim/frv/decode.h	/^ , FRVBF_SFMT_MEXPDHD, FRVBF_SFMT_CMEXPDHD, FRVBF_SFMT_MPACKH, FRVBF_SFMT_MDPACKH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQCPXRS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMCPXRS, FRVBF_SFMT_MQCPXRS, FRVBF_SFMT_MEXPDHW, FRVBF_SFMT_CMEXPDHW$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQMACHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MMACHU, FRVBF_SFMT_CMMACHS, FRVBF_SFMT_CMMACHU, FRVBF_SFMT_MQMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQMACHU	sim/frv/decode.h	/^ , FRVBF_SFMT_MQMACHU, FRVBF_SFMT_CMQMACHS, FRVBF_SFMT_CMQMACHU, FRVBF_SFMT_MCPXRS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQMULHS	sim/frv/decode.h	/^ , FRVBF_SFMT_CMMULHS, FRVBF_SFMT_MQMULHS, FRVBF_SFMT_CMQMULHS, FRVBF_SFMT_MMACHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQSATHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MSATHS, FRVBF_SFMT_MQSATHS, FRVBF_SFMT_MCMPSH, FRVBF_SFMT_MABSHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MQSLLHI	sim/frv/decode.h	/^ , FRVBF_SFMT_CMADDHSS, FRVBF_SFMT_CMQADDHSS, FRVBF_SFMT_MQSLLHI, FRVBF_SFMT_MADDACCS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MRDACC	sim/frv/decode.h	/^ , FRVBF_SFMT_MCLRACC_0, FRVBF_SFMT_MRDACC, FRVBF_SFMT_MRDACCG, FRVBF_SFMT_MWTACC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MRDACCG	sim/frv/decode.h	/^ , FRVBF_SFMT_MCLRACC_0, FRVBF_SFMT_MRDACC, FRVBF_SFMT_MRDACCG, FRVBF_SFMT_MWTACC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MROTLI	sim/frv/decode.h	/^ , FRVBF_SFMT_MNOT, FRVBF_SFMT_CMNOT, FRVBF_SFMT_MROTLI, FRVBF_SFMT_MWCUT$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MSATHS	sim/frv/decode.h	/^ , FRVBF_SFMT_MSATHS, FRVBF_SFMT_MQSATHS, FRVBF_SFMT_MCMPSH, FRVBF_SFMT_MABSHS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MSLLHI	sim/frv/decode.h	/^ , FRVBF_SFMT_MSLLHI, FRVBF_SFMT_MDROTLI, FRVBF_SFMT_MCPLHI, FRVBF_SFMT_MCPLI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MUNPACKH	sim/frv/decode.h	/^ , FRVBF_SFMT_MUNPACKH, FRVBF_SFMT_MDUNPACKH, FRVBF_SFMT_MBTOH, FRVBF_SFMT_CMBTOH$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MWCUT	sim/frv/decode.h	/^ , FRVBF_SFMT_MNOT, FRVBF_SFMT_CMNOT, FRVBF_SFMT_MROTLI, FRVBF_SFMT_MWCUT$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MWCUTI	sim/frv/decode.h	/^ , FRVBF_SFMT_MWCUTI, FRVBF_SFMT_MCUT, FRVBF_SFMT_MCUTI, FRVBF_SFMT_MDCUTSSI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MWTACC	sim/frv/decode.h	/^ , FRVBF_SFMT_MCLRACC_0, FRVBF_SFMT_MRDACC, FRVBF_SFMT_MRDACCG, FRVBF_SFMT_MWTACC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_MWTACCG	sim/frv/decode.h	/^ , FRVBF_SFMT_MWTACCG$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FADDD, FRVBF_SFMT_CFADDS, FRVBF_SFMT_NFADDS, FRVBF_SFMT_FCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFDCMPS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMAS, FRVBF_SFMT_FDMAS, FRVBF_SFMT_CFMAS, FRVBF_SFMT_NFDCMPS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFITOS	sim/frv/decode.h	/^ , FRVBF_SFMT_NFITOS, FRVBF_SFMT_NFSTOI, FRVBF_SFMT_FMOVS, FRVBF_SFMT_FMOVD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFMADDS	sim/frv/decode.h	/^ , FRVBF_SFMT_FMADDD, FRVBF_SFMT_FDMADDS, FRVBF_SFMT_CFMADDS, FRVBF_SFMT_NFMADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFSQRTS	sim/frv/decode.h	/^ , FRVBF_SFMT_FDMOVS, FRVBF_SFMT_CFMOVS, FRVBF_SFMT_NFSQRTS, FRVBF_SFMT_FADDS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NFSTOI	sim/frv/decode.h	/^ , FRVBF_SFMT_NFITOS, FRVBF_SFMT_NFSTOI, FRVBF_SFMT_FMOVS, FRVBF_SFMT_FMOVD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDBF	sim/frv/decode.h	/^ , FRVBF_SFMT_LDC, FRVBF_SFMT_NLDSB, FRVBF_SFMT_NLDBF, FRVBF_SFMT_LDD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDBFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDSBI, FRVBF_SFMT_LDBFI, FRVBF_SFMT_NLDSBI, FRVBF_SFMT_NLDBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDBFU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDCU, FRVBF_SFMT_NLDBFU, FRVBF_SFMT_LDDU, FRVBF_SFMT_NLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDD	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDF, FRVBF_SFMT_LDDC, FRVBF_SFMT_NLDD, FRVBF_SFMT_NLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDDF	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDF, FRVBF_SFMT_LDDC, FRVBF_SFMT_NLDD, FRVBF_SFMT_NLDDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDDFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDI, FRVBF_SFMT_LDDFI, FRVBF_SFMT_NLDDI, FRVBF_SFMT_NLDDFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDDFU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDFU, FRVBF_SFMT_LDDCU, FRVBF_SFMT_NLDDFU, FRVBF_SFMT_LDQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDDI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDDI, FRVBF_SFMT_LDDFI, FRVBF_SFMT_NLDDI, FRVBF_SFMT_NLDDFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDDU	sim/frv/decode.h	/^ , FRVBF_SFMT_LDCU, FRVBF_SFMT_NLDBFU, FRVBF_SFMT_LDDU, FRVBF_SFMT_NLDDU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDQ	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQ, FRVBF_SFMT_LDQF, FRVBF_SFMT_LDQC, FRVBF_SFMT_NLDQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDQF	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQF, FRVBF_SFMT_LDSBU, FRVBF_SFMT_NLDSBU, FRVBF_SFMT_LDBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDQFI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQI, FRVBF_SFMT_LDQFI, FRVBF_SFMT_NLDQFI, FRVBF_SFMT_STB$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDQFU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQU, FRVBF_SFMT_LDQFU, FRVBF_SFMT_LDQCU, FRVBF_SFMT_NLDQFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDQU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQU, FRVBF_SFMT_LDQFU, FRVBF_SFMT_LDQCU, FRVBF_SFMT_NLDQFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDSB	sim/frv/decode.h	/^ , FRVBF_SFMT_LDC, FRVBF_SFMT_NLDSB, FRVBF_SFMT_NLDBF, FRVBF_SFMT_LDD$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDSBI	sim/frv/decode.h	/^ , FRVBF_SFMT_LDSBI, FRVBF_SFMT_LDBFI, FRVBF_SFMT_NLDSBI, FRVBF_SFMT_NLDBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NLDSBU	sim/frv/decode.h	/^ , FRVBF_SFMT_NLDQF, FRVBF_SFMT_LDSBU, FRVBF_SFMT_NLDSBU, FRVBF_SFMT_LDBFU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NOT	sim/frv/decode.h	/^  FRVBF_SFMT_EMPTY, FRVBF_SFMT_ADD, FRVBF_SFMT_NOT, FRVBF_SFMT_SDIV$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_NOTCR	sim/frv/decode.h	/^ , FRVBF_SFMT_ANDCR, FRVBF_SFMT_NOTCR, FRVBF_SFMT_CKRA, FRVBF_SFMT_CKEQ$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_REI	sim/frv/decode.h	/^ , FRVBF_SFMT_CALL, FRVBF_SFMT_RETT, FRVBF_SFMT_REI, FRVBF_SFMT_TRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_RETT	sim/frv/decode.h	/^ , FRVBF_SFMT_CALL, FRVBF_SFMT_RETT, FRVBF_SFMT_REI, FRVBF_SFMT_TRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SCUTSS	sim/frv/decode.h	/^ , FRVBF_SFMT_SCUTSS, FRVBF_SFMT_CADD, FRVBF_SFMT_CNOT, FRVBF_SFMT_CSMUL$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SDIV	sim/frv/decode.h	/^  FRVBF_SFMT_EMPTY, FRVBF_SFMT_ADD, FRVBF_SFMT_NOT, FRVBF_SFMT_SDIV$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SDIVI	sim/frv/decode.h	/^ , FRVBF_SFMT_SDIVI, FRVBF_SFMT_SMULI, FRVBF_SFMT_ADDICC, FRVBF_SFMT_ANDICC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SETHI	sim/frv/decode.h	/^ , FRVBF_SFMT_SETHI, FRVBF_SFMT_SETLOS, FRVBF_SFMT_LDSB, FRVBF_SFMT_LDBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SETLO	sim/frv/decode.h	/^ , FRVBF_SFMT_SMULICC, FRVBF_SFMT_ADDXI, FRVBF_SFMT_CMPB, FRVBF_SFMT_SETLO$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SETLOS	sim/frv/decode.h	/^ , FRVBF_SFMT_SETHI, FRVBF_SFMT_SETLOS, FRVBF_SFMT_LDSB, FRVBF_SFMT_LDBF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SLASS	sim/frv/decode.h	/^ , FRVBF_SFMT_SMUL, FRVBF_SFMT_SMU, FRVBF_SFMT_SMASS, FRVBF_SFMT_SLASS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMASS	sim/frv/decode.h	/^ , FRVBF_SFMT_SMUL, FRVBF_SFMT_SMU, FRVBF_SFMT_SMASS, FRVBF_SFMT_SLASS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMU	sim/frv/decode.h	/^ , FRVBF_SFMT_SMUL, FRVBF_SFMT_SMU, FRVBF_SFMT_SMASS, FRVBF_SFMT_SLASS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMUL	sim/frv/decode.h	/^ , FRVBF_SFMT_SMUL, FRVBF_SFMT_SMU, FRVBF_SFMT_SMASS, FRVBF_SFMT_SLASS$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMULCC	sim/frv/decode.h	/^ , FRVBF_SFMT_CSDIV, FRVBF_SFMT_ADDCC, FRVBF_SFMT_ANDCC, FRVBF_SFMT_SMULCC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMULI	sim/frv/decode.h	/^ , FRVBF_SFMT_SDIVI, FRVBF_SFMT_SMULI, FRVBF_SFMT_ADDICC, FRVBF_SFMT_ANDICC$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SMULICC	sim/frv/decode.h	/^ , FRVBF_SFMT_SMULICC, FRVBF_SFMT_ADDXI, FRVBF_SFMT_CMPB, FRVBF_SFMT_SETLO$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STB	sim/frv/decode.h	/^ , FRVBF_SFMT_LDQI, FRVBF_SFMT_LDQFI, FRVBF_SFMT_NLDQFI, FRVBF_SFMT_STB$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STBF	sim/frv/decode.h	/^ , FRVBF_SFMT_STBF, FRVBF_SFMT_STC, FRVBF_SFMT_STD, FRVBF_SFMT_STDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STBFI	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTDU, FRVBF_SFMT_CSTDFU, FRVBF_SFMT_STBI, FRVBF_SFMT_STBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STBFU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDC, FRVBF_SFMT_STBU, FRVBF_SFMT_STBFU, FRVBF_SFMT_STCU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STBI	sim/frv/decode.h	/^ , FRVBF_SFMT_CSTDU, FRVBF_SFMT_CSTDFU, FRVBF_SFMT_STBI, FRVBF_SFMT_STBFI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STBU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDC, FRVBF_SFMT_STBU, FRVBF_SFMT_STBFU, FRVBF_SFMT_STCU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STC	sim/frv/decode.h	/^ , FRVBF_SFMT_STBF, FRVBF_SFMT_STC, FRVBF_SFMT_STD, FRVBF_SFMT_STDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STCU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDC, FRVBF_SFMT_STBU, FRVBF_SFMT_STBFU, FRVBF_SFMT_STCU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STD	sim/frv/decode.h	/^ , FRVBF_SFMT_STBF, FRVBF_SFMT_STC, FRVBF_SFMT_STD, FRVBF_SFMT_STDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDC	sim/frv/decode.h	/^ , FRVBF_SFMT_STDC, FRVBF_SFMT_STBU, FRVBF_SFMT_STBFU, FRVBF_SFMT_STCU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDCU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDU, FRVBF_SFMT_STDFU, FRVBF_SFMT_STDCU, FRVBF_SFMT_STQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDF	sim/frv/decode.h	/^ , FRVBF_SFMT_STBF, FRVBF_SFMT_STC, FRVBF_SFMT_STD, FRVBF_SFMT_STDF$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDFI	sim/frv/decode.h	/^ , FRVBF_SFMT_STDI, FRVBF_SFMT_STDFI, FRVBF_SFMT_SWAP, FRVBF_SFMT_SWAPI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDFU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDU, FRVBF_SFMT_STDFU, FRVBF_SFMT_STDCU, FRVBF_SFMT_STQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDI	sim/frv/decode.h	/^ , FRVBF_SFMT_STDI, FRVBF_SFMT_STDFI, FRVBF_SFMT_SWAP, FRVBF_SFMT_SWAPI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STDU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDU, FRVBF_SFMT_STDFU, FRVBF_SFMT_STDCU, FRVBF_SFMT_STQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_STQU	sim/frv/decode.h	/^ , FRVBF_SFMT_STDU, FRVBF_SFMT_STDFU, FRVBF_SFMT_STDCU, FRVBF_SFMT_STQU$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SWAP	sim/frv/decode.h	/^ , FRVBF_SFMT_STDI, FRVBF_SFMT_STDFI, FRVBF_SFMT_SWAP, FRVBF_SFMT_SWAPI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_SWAPI	sim/frv/decode.h	/^ , FRVBF_SFMT_STDI, FRVBF_SFMT_STDFI, FRVBF_SFMT_SWAP, FRVBF_SFMT_SWAPI$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_TEQ	sim/frv/decode.h	/^ , FRVBF_SFMT_TEQ, FRVBF_SFMT_FTRA, FRVBF_SFMT_FTNE, FRVBF_SFMT_TIRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_TIEQ	sim/frv/decode.h	/^ , FRVBF_SFMT_TIEQ, FRVBF_SFMT_FTIRA, FRVBF_SFMT_FTINE, FRVBF_SFMT_BREAK$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_TIRA	sim/frv/decode.h	/^ , FRVBF_SFMT_TEQ, FRVBF_SFMT_FTRA, FRVBF_SFMT_FTNE, FRVBF_SFMT_TIRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_TRA	sim/frv/decode.h	/^ , FRVBF_SFMT_CALL, FRVBF_SFMT_RETT, FRVBF_SFMT_REI, FRVBF_SFMT_TRA$/;"	e	enum:frvbf_sfmt_type
FRVBF_SFMT_TYPE	sim/frv/decode.h	/^} FRVBF_SFMT_TYPE;$/;"	t	typeref:enum:frvbf_sfmt_type
FRVFDPIC_FUNCDESC_LOCAL	bfd/elf32-frv.c	969;"	d	file:
FRVFDPIC_LZPLT_BLOCK_SIZE	bfd/elf32-frv.c	1214;"	d	file:
FRVFDPIC_LZPLT_RESOLV_LOC	bfd/elf32-frv.c	1215;"	d	file:
FRVFDPIC_SYM_LOCAL	bfd/elf32-frv.c	966;"	d	file:
FRVFDPIC_TLS_BIAS	bfd/elf32-frv.c	1302;"	d	file:
FRV_ABI_EABI	gdb/frv-tdep.h	/^    FRV_ABI_EABI,$/;"	e	enum:frv_abi
FRV_ABI_FDPIC	gdb/frv-tdep.h	/^    FRV_ABI_FDPIC$/;"	e	enum:frv_abi
FRV_ARCH	bfd/cpu-frv.c	25;"	d	file:
FRV_ARCH_H	sim/frv/arch.h	25;"	d
FRV_BREAK_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_BREAK_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_BREAK_INTERRUPT	sim/frv/frv-sim.h	/^  FRV_BREAK_INTERRUPT,$/;"	e	enum:frv_interrupt_class
FRV_CACHE	sim/frv/cache.h	/^} FRV_CACHE;$/;"	t	typeref:struct:__anon244
FRV_CACHE_ARS	sim/frv/cache.h	/^} FRV_CACHE_ARS;$/;"	t	typeref:struct:__anon241
FRV_CACHE_FLUSH_STATUS	sim/frv/cache.h	/^} FRV_CACHE_FLUSH_STATUS;$/;"	t	typeref:struct:__anon234
FRV_CACHE_INVALIDATE_REQUEST	sim/frv/cache.h	/^} FRV_CACHE_INVALIDATE_REQUEST;$/;"	t	typeref:struct:__anon230
FRV_CACHE_PIPELINE	sim/frv/cache.h	/^} FRV_CACHE_PIPELINE;$/;"	t	typeref:struct:__anon239
FRV_CACHE_PIPELINES	sim/frv/cache.h	/^enum {LS, LD, FRV_CACHE_PIPELINES};$/;"	e	enum:__anon240
FRV_CACHE_PRELOAD_REQUEST	sim/frv/cache.h	/^} FRV_CACHE_PRELOAD_REQUEST;$/;"	t	typeref:struct:__anon231
FRV_CACHE_REQUEST	sim/frv/cache.h	/^} FRV_CACHE_REQUEST;$/;"	t	typeref:struct:frv_cache_request
FRV_CACHE_REQUEST_KIND	sim/frv/cache.h	/^} FRV_CACHE_REQUEST_KIND;$/;"	t	typeref:enum:__anon227
FRV_CACHE_RETURN_BUFFER	sim/frv/cache.h	/^} FRV_CACHE_RETURN_BUFFER;$/;"	t	typeref:struct:__anon233
FRV_CACHE_STAGE	sim/frv/cache.h	/^} FRV_CACHE_STAGE;$/;"	t	typeref:struct:__anon236
FRV_CACHE_STAGES	sim/frv/cache.h	/^  FRV_CACHE_STAGES$/;"	e	enum:__anon237
FRV_CACHE_STATISTICS	sim/frv/cache.h	/^} FRV_CACHE_STATISTICS;$/;"	t	typeref:struct:__anon243
FRV_CACHE_STATUS	sim/frv/cache.h	/^} FRV_CACHE_STATUS;$/;"	t	typeref:struct:__anon235
FRV_CACHE_STORE_REQUEST	sim/frv/cache.h	/^} FRV_CACHE_STORE_REQUEST;$/;"	t	typeref:struct:__anon229
FRV_CACHE_TAG	sim/frv/cache.h	/^} FRV_CACHE_TAG;$/;"	t	typeref:struct:__anon242
FRV_CACHE_WAR	sim/frv/cache.h	/^} FRV_CACHE_WAR;$/;"	t	typeref:struct:__anon238
FRV_CACHE_WAR_REQUEST	sim/frv/cache.h	/^} FRV_CACHE_WAR_REQUEST;$/;"	t	typeref:struct:__anon228
FRV_COMMIT_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_COMMIT_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_COMPOUND_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_COMPOUND_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_COUNT_CYCLES	sim/frv/profile.h	205;"	d
FRV_CPUALL_H	sim/frv/cpuall.h	25;"	d
FRV_CPU_H	opcodes/frv-desc.h	27;"	d
FRV_DAEC_PROTECT_VIOLATION	sim/frv/frv-sim.h	/^  FRV_DAEC_PROTECT_VIOLATION = 1$/;"	e	enum:frv_daec
FRV_DATA_ACCESS_ERROR	sim/frv/frv-sim.h	/^  FRV_DATA_ACCESS_ERROR,$/;"	e	enum:frv_interrupt_kind
FRV_DATA_ACCESS_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_DATA_ACCESS_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_DATA_ACCESS_MMU_MISS	sim/frv/frv-sim.h	/^  FRV_DATA_ACCESS_MMU_MISS,$/;"	e	enum:frv_interrupt_kind
FRV_DATA_STORE_ERROR	sim/frv/frv-sim.h	/^  FRV_DATA_STORE_ERROR,$/;"	e	enum:frv_interrupt_kind
FRV_DEFAULT_MEM_SIZE	sim/frv/sim-main.h	130;"	d
FRV_DIVISION_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_DIVISION_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_DTT_BOTH	sim/frv/frv-sim.h	/^  FRV_DTT_BOTH             = 3$/;"	e	enum:frv_dtt
FRV_DTT_DIVISION_BY_ZERO	sim/frv/frv-sim.h	/^  FRV_DTT_DIVISION_BY_ZERO = 1,$/;"	e	enum:frv_dtt
FRV_DTT_NO_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_DTT_NO_EXCEPTION     = 0,$/;"	e	enum:frv_dtt
FRV_DTT_OVERFLOW	sim/frv/frv-sim.h	/^  FRV_DTT_OVERFLOW         = 2,$/;"	e	enum:frv_dtt
FRV_EC_BREAK_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_BREAK_EXCEPTION              = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_COMMIT_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_COMMIT_EXCEPTION             = 0x14,$/;"	e	enum:frv_ec
FRV_EC_COMPOUND_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_COMPOUND_EXCEPTION           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_DATA_ACCESS_ERROR	sim/frv/frv-sim.h	/^  FRV_EC_DATA_ACCESS_ERROR            = 0x10,$/;"	e	enum:frv_ec
FRV_EC_DATA_ACCESS_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_DATA_ACCESS_EXCEPTION        = 0x12,$/;"	e	enum:frv_ec
FRV_EC_DATA_ACCESS_MMU_MISS	sim/frv/frv-sim.h	/^  FRV_EC_DATA_ACCESS_MMU_MISS         = 0x11,$/;"	e	enum:frv_ec
FRV_EC_DATA_STORE_ERROR	sim/frv/frv-sim.h	/^  FRV_EC_DATA_STORE_ERROR             = 0x00,$/;"	e	enum:frv_ec
FRV_EC_DIVISION_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_DIVISION_EXCEPTION           = 0x13,$/;"	e	enum:frv_ec
FRV_EC_FP_DISABLED	sim/frv/frv-sim.h	/^  FRV_EC_FP_DISABLED                  = 0x06,$/;"	e	enum:frv_ec
FRV_EC_FP_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_FP_EXCEPTION                 = 0x0d,$/;"	e	enum:frv_ec
FRV_EC_ILLEGAL_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_EC_ILLEGAL_INSTRUCTION          = 0x05,$/;"	e	enum:frv_ec
FRV_EC_INSTRUCTION_ACCESS_ERROR	sim/frv/frv-sim.h	/^  FRV_EC_INSTRUCTION_ACCESS_ERROR     = 0x02,$/;"	e	enum:frv_ec
FRV_EC_INSTRUCTION_ACCESS_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_INSTRUCTION_ACCESS_EXCEPTION = 0x03,$/;"	e	enum:frv_ec
FRV_EC_INSTRUCTION_ACCESS_MMU_MISS	sim/frv/frv-sim.h	/^  FRV_EC_INSTRUCTION_ACCESS_MMU_MISS  = 0x01,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_1	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_1            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_10	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_10           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_11	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_11           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_12	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_12           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_13	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_13           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_14	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_14           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_15	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_15           = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_2	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_2            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_3	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_3            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_4	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_4            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_5	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_5            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_6	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_6            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_7	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_7            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_8	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_8            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_INTERRUPT_LEVEL_9	sim/frv/frv-sim.h	/^  FRV_EC_INTERRUPT_LEVEL_9            = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_EC_MEM_ADDRESS_NOT_ALIGNED	sim/frv/frv-sim.h	/^  FRV_EC_MEM_ADDRESS_NOT_ALIGNED      = 0x0b,$/;"	e	enum:frv_ec
FRV_EC_MP_DISABLED	sim/frv/frv-sim.h	/^  FRV_EC_MP_DISABLED                  = 0x07,$/;"	e	enum:frv_ec
FRV_EC_MP_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_MP_EXCEPTION                 = 0x0e,$/;"	e	enum:frv_ec
FRV_EC_NOT_EXECUTED	sim/frv/frv-sim.h	/^  FRV_EC_NOT_EXECUTED                 = 0x1f,$/;"	e	enum:frv_ec
FRV_EC_PRIVILEGED_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_EC_PRIVILEGED_INSTRUCTION       = 0x04,$/;"	e	enum:frv_ec
FRV_EC_REGISTER_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_EC_REGISTER_EXCEPTION           = 0x0c,$/;"	e	enum:frv_ec
FRV_EC_RESET	sim/frv/frv-sim.h	/^  FRV_EC_RESET                        = FRV_EC_NOT_EXECUTED$/;"	e	enum:frv_ec
FRV_EC_TRAP_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_EC_TRAP_INSTRUCTION             = FRV_EC_NOT_EXECUTED,$/;"	e	enum:frv_ec
FRV_ELF_DATA	bfd/elf-bfd.h	/^  FRV_ELF_DATA,$/;"	e	enum:elf_target_id
FRV_ELF_NGREG	gdb/frv-linux-tdep.c	346;"	d	file:
FRV_EXTERNAL_INTERRUPT	sim/frv/frv-sim.h	/^  FRV_EXTERNAL_INTERRUPT,$/;"	e	enum:frv_interrupt_class
FRV_FP_DISABLED	sim/frv/frv-sim.h	/^  FRV_FP_DISABLED,$/;"	e	enum:frv_interrupt_kind
FRV_FP_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_FP_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_F_A	opcodes/frv-desc.h	/^ , FRV_F_DEBUG, FRV_F_A, FRV_F_AE, FRV_F_SPR_H$/;"	e	enum:ifield_type
FRV_F_ACC40SI	opcodes/frv-desc.h	/^ , FRV_F_CPRK, FRV_F_ACCGI, FRV_F_ACCGK, FRV_F_ACC40SI$/;"	e	enum:ifield_type
FRV_F_ACC40SK	opcodes/frv-desc.h	/^ , FRV_F_ACC40UI, FRV_F_ACC40SK, FRV_F_ACC40UK, FRV_F_CRI$/;"	e	enum:ifield_type
FRV_F_ACC40UI	opcodes/frv-desc.h	/^ , FRV_F_ACC40UI, FRV_F_ACC40SK, FRV_F_ACC40UK, FRV_F_CRI$/;"	e	enum:ifield_type
FRV_F_ACC40UK	opcodes/frv-desc.h	/^ , FRV_F_ACC40UI, FRV_F_ACC40SK, FRV_F_ACC40UK, FRV_F_CRI$/;"	e	enum:ifield_type
FRV_F_ACCGI	opcodes/frv-desc.h	/^ , FRV_F_CPRK, FRV_F_ACCGI, FRV_F_ACCGK, FRV_F_ACC40SI$/;"	e	enum:ifield_type
FRV_F_ACCGK	opcodes/frv-desc.h	/^ , FRV_F_CPRK, FRV_F_ACCGI, FRV_F_ACCGK, FRV_F_ACC40SI$/;"	e	enum:ifield_type
FRV_F_ACCJ_NULL	opcodes/frv-desc.h	/^ , FRV_F_GRK_NULL, FRV_F_FRI_NULL, FRV_F_FRJ_NULL, FRV_F_ACCJ_NULL$/;"	e	enum:ifield_type
FRV_F_AE	opcodes/frv-desc.h	/^ , FRV_F_DEBUG, FRV_F_A, FRV_F_AE, FRV_F_SPR_H$/;"	e	enum:ifield_type
FRV_F_ANYOF	opcodes/frv-desc.h	/^  FRV_F_NIL, FRV_F_ANYOF, FRV_F_PACK, FRV_F_OP$/;"	e	enum:ifield_type
FRV_F_CCI	opcodes/frv-desc.h	/^ , FRV_F_CRJ, FRV_F_CRK, FRV_F_CCI, FRV_F_CRJ_INT$/;"	e	enum:ifield_type
FRV_F_CCOND	opcodes/frv-desc.h	/^ , FRV_F_CCOND, FRV_F_HINT, FRV_F_LI, FRV_F_LOCK$/;"	e	enum:ifield_type
FRV_F_CCOND_NULL	opcodes/frv-desc.h	/^ , FRV_F_RD_NULL, FRV_F_COND_NULL, FRV_F_CCOND_NULL, FRV_F_S12_NULL$/;"	e	enum:ifield_type
FRV_F_COND	opcodes/frv-desc.h	/^ , FRV_F_U12, FRV_F_INT_CC, FRV_F_FLT_CC, FRV_F_COND$/;"	e	enum:ifield_type
FRV_F_COND_NULL	opcodes/frv-desc.h	/^ , FRV_F_RD_NULL, FRV_F_COND_NULL, FRV_F_CCOND_NULL, FRV_F_S12_NULL$/;"	e	enum:ifield_type
FRV_F_CPRI	opcodes/frv-desc.h	/^ , FRV_F_FRJ, FRV_F_FRK, FRV_F_CPRI, FRV_F_CPRJ$/;"	e	enum:ifield_type
FRV_F_CPRJ	opcodes/frv-desc.h	/^ , FRV_F_FRJ, FRV_F_FRK, FRV_F_CPRI, FRV_F_CPRJ$/;"	e	enum:ifield_type
FRV_F_CPRK	opcodes/frv-desc.h	/^ , FRV_F_CPRK, FRV_F_ACCGI, FRV_F_ACCGK, FRV_F_ACC40SI$/;"	e	enum:ifield_type
FRV_F_CRI	opcodes/frv-desc.h	/^ , FRV_F_ACC40UI, FRV_F_ACC40SK, FRV_F_ACC40UK, FRV_F_CRI$/;"	e	enum:ifield_type
FRV_F_CRJ	opcodes/frv-desc.h	/^ , FRV_F_CRJ, FRV_F_CRK, FRV_F_CCI, FRV_F_CRJ_INT$/;"	e	enum:ifield_type
FRV_F_CRJ_FLOAT	opcodes/frv-desc.h	/^ , FRV_F_CRJ_FLOAT, FRV_F_ICCI_1, FRV_F_ICCI_2, FRV_F_ICCI_3$/;"	e	enum:ifield_type
FRV_F_CRJ_INT	opcodes/frv-desc.h	/^ , FRV_F_CRJ, FRV_F_CRK, FRV_F_CCI, FRV_F_CRJ_INT$/;"	e	enum:ifield_type
FRV_F_CRK	opcodes/frv-desc.h	/^ , FRV_F_CRJ, FRV_F_CRK, FRV_F_CCI, FRV_F_CRJ_INT$/;"	e	enum:ifield_type
FRV_F_D12	opcodes/frv-desc.h	/^ , FRV_F_EIR, FRV_F_S10, FRV_F_S12, FRV_F_D12$/;"	e	enum:ifield_type
FRV_F_DEBUG	opcodes/frv-desc.h	/^ , FRV_F_DEBUG, FRV_F_A, FRV_F_AE, FRV_F_SPR_H$/;"	e	enum:ifield_type
FRV_F_EIR	opcodes/frv-desc.h	/^ , FRV_F_EIR, FRV_F_S10, FRV_F_S12, FRV_F_D12$/;"	e	enum:ifield_type
FRV_F_FCCI_1	opcodes/frv-desc.h	/^ , FRV_F_FCCI_1, FRV_F_FCCI_2, FRV_F_FCCI_3, FRV_F_FCCK$/;"	e	enum:ifield_type
FRV_F_FCCI_1_NULL	opcodes/frv-desc.h	/^ , FRV_F_ICCI_2_NULL, FRV_F_ICCI_3_NULL, FRV_F_FCCI_1_NULL, FRV_F_FCCI_2_NULL$/;"	e	enum:ifield_type
FRV_F_FCCI_2	opcodes/frv-desc.h	/^ , FRV_F_FCCI_1, FRV_F_FCCI_2, FRV_F_FCCI_3, FRV_F_FCCK$/;"	e	enum:ifield_type
FRV_F_FCCI_2_NULL	opcodes/frv-desc.h	/^ , FRV_F_ICCI_2_NULL, FRV_F_ICCI_3_NULL, FRV_F_FCCI_1_NULL, FRV_F_FCCI_2_NULL$/;"	e	enum:ifield_type
FRV_F_FCCI_3	opcodes/frv-desc.h	/^ , FRV_F_FCCI_1, FRV_F_FCCI_2, FRV_F_FCCI_3, FRV_F_FCCK$/;"	e	enum:ifield_type
FRV_F_FCCI_3_NULL	opcodes/frv-desc.h	/^ , FRV_F_FCCI_3_NULL, FRV_F_RS_NULL, FRV_F_GRI_NULL, FRV_F_GRJ_NULL$/;"	e	enum:ifield_type
FRV_F_FCCK	opcodes/frv-desc.h	/^ , FRV_F_FCCI_1, FRV_F_FCCI_2, FRV_F_FCCI_3, FRV_F_FCCK$/;"	e	enum:ifield_type
FRV_F_FLT_CC	opcodes/frv-desc.h	/^ , FRV_F_U12, FRV_F_INT_CC, FRV_F_FLT_CC, FRV_F_COND$/;"	e	enum:ifield_type
FRV_F_FRI	opcodes/frv-desc.h	/^ , FRV_F_GRI, FRV_F_GRJ, FRV_F_GRK, FRV_F_FRI$/;"	e	enum:ifield_type
FRV_F_FRI_NULL	opcodes/frv-desc.h	/^ , FRV_F_GRK_NULL, FRV_F_FRI_NULL, FRV_F_FRJ_NULL, FRV_F_ACCJ_NULL$/;"	e	enum:ifield_type
FRV_F_FRJ	opcodes/frv-desc.h	/^ , FRV_F_FRJ, FRV_F_FRK, FRV_F_CPRI, FRV_F_CPRJ$/;"	e	enum:ifield_type
FRV_F_FRJ_NULL	opcodes/frv-desc.h	/^ , FRV_F_GRK_NULL, FRV_F_FRI_NULL, FRV_F_FRJ_NULL, FRV_F_ACCJ_NULL$/;"	e	enum:ifield_type
FRV_F_FRK	opcodes/frv-desc.h	/^ , FRV_F_FRJ, FRV_F_FRK, FRV_F_CPRI, FRV_F_CPRJ$/;"	e	enum:ifield_type
FRV_F_GRI	opcodes/frv-desc.h	/^ , FRV_F_GRI, FRV_F_GRJ, FRV_F_GRK, FRV_F_FRI$/;"	e	enum:ifield_type
FRV_F_GRI_NULL	opcodes/frv-desc.h	/^ , FRV_F_FCCI_3_NULL, FRV_F_RS_NULL, FRV_F_GRI_NULL, FRV_F_GRJ_NULL$/;"	e	enum:ifield_type
FRV_F_GRJ	opcodes/frv-desc.h	/^ , FRV_F_GRI, FRV_F_GRJ, FRV_F_GRK, FRV_F_FRI$/;"	e	enum:ifield_type
FRV_F_GRJ_NULL	opcodes/frv-desc.h	/^ , FRV_F_FCCI_3_NULL, FRV_F_RS_NULL, FRV_F_GRI_NULL, FRV_F_GRJ_NULL$/;"	e	enum:ifield_type
FRV_F_GRK	opcodes/frv-desc.h	/^ , FRV_F_GRI, FRV_F_GRJ, FRV_F_GRK, FRV_F_FRI$/;"	e	enum:ifield_type
FRV_F_GRK_NULL	opcodes/frv-desc.h	/^ , FRV_F_GRK_NULL, FRV_F_FRI_NULL, FRV_F_FRJ_NULL, FRV_F_ACCJ_NULL$/;"	e	enum:ifield_type
FRV_F_HINT	opcodes/frv-desc.h	/^ , FRV_F_CCOND, FRV_F_HINT, FRV_F_LI, FRV_F_LOCK$/;"	e	enum:ifield_type
FRV_F_ICCI_1	opcodes/frv-desc.h	/^ , FRV_F_CRJ_FLOAT, FRV_F_ICCI_1, FRV_F_ICCI_2, FRV_F_ICCI_3$/;"	e	enum:ifield_type
FRV_F_ICCI_1_NULL	opcodes/frv-desc.h	/^ , FRV_F_LRAS, FRV_F_TLBPROPX, FRV_F_TLBPRL, FRV_F_ICCI_1_NULL$/;"	e	enum:ifield_type
FRV_F_ICCI_2	opcodes/frv-desc.h	/^ , FRV_F_CRJ_FLOAT, FRV_F_ICCI_1, FRV_F_ICCI_2, FRV_F_ICCI_3$/;"	e	enum:ifield_type
FRV_F_ICCI_2_NULL	opcodes/frv-desc.h	/^ , FRV_F_ICCI_2_NULL, FRV_F_ICCI_3_NULL, FRV_F_FCCI_1_NULL, FRV_F_FCCI_2_NULL$/;"	e	enum:ifield_type
FRV_F_ICCI_3	opcodes/frv-desc.h	/^ , FRV_F_CRJ_FLOAT, FRV_F_ICCI_1, FRV_F_ICCI_2, FRV_F_ICCI_3$/;"	e	enum:ifield_type
FRV_F_ICCI_3_NULL	opcodes/frv-desc.h	/^ , FRV_F_ICCI_2_NULL, FRV_F_ICCI_3_NULL, FRV_F_FCCI_1_NULL, FRV_F_FCCI_2_NULL$/;"	e	enum:ifield_type
FRV_F_INT_CC	opcodes/frv-desc.h	/^ , FRV_F_U12, FRV_F_INT_CC, FRV_F_FLT_CC, FRV_F_COND$/;"	e	enum:ifield_type
FRV_F_LABEL16	opcodes/frv-desc.h	/^ , FRV_F_SPR_L, FRV_F_SPR, FRV_F_LABEL16, FRV_F_LABELH6$/;"	e	enum:ifield_type
FRV_F_LABEL16_NULL	opcodes/frv-desc.h	/^ , FRV_F_LABEL16_NULL, FRV_F_MISC_NULL_1, FRV_F_MISC_NULL_2, FRV_F_MISC_NULL_3$/;"	e	enum:ifield_type
FRV_F_LABEL24	opcodes/frv-desc.h	/^ , FRV_F_LABELL18, FRV_F_LABEL24, FRV_F_LRAE, FRV_F_LRAD$/;"	e	enum:ifield_type
FRV_F_LABEL24_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_LABEL24_MULTI_IFIELD [] =$/;"	v
FRV_F_LABEL24_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_LABEL24_MULTI_IFIELD [];$/;"	v
FRV_F_LABELH6	opcodes/frv-desc.h	/^ , FRV_F_SPR_L, FRV_F_SPR, FRV_F_LABEL16, FRV_F_LABELH6$/;"	e	enum:ifield_type
FRV_F_LABELL18	opcodes/frv-desc.h	/^ , FRV_F_LABELL18, FRV_F_LABEL24, FRV_F_LRAE, FRV_F_LRAD$/;"	e	enum:ifield_type
FRV_F_LI	opcodes/frv-desc.h	/^ , FRV_F_CCOND, FRV_F_HINT, FRV_F_LI, FRV_F_LOCK$/;"	e	enum:ifield_type
FRV_F_LI_OFF	opcodes/frv-desc.h	/^ , FRV_F_LRA_NULL, FRV_F_TLBPR_NULL, FRV_F_LI_OFF, FRV_F_LI_ON$/;"	e	enum:ifield_type
FRV_F_LI_ON	opcodes/frv-desc.h	/^ , FRV_F_LRA_NULL, FRV_F_TLBPR_NULL, FRV_F_LI_OFF, FRV_F_LI_ON$/;"	e	enum:ifield_type
FRV_F_LOCK	opcodes/frv-desc.h	/^ , FRV_F_CCOND, FRV_F_HINT, FRV_F_LI, FRV_F_LOCK$/;"	e	enum:ifield_type
FRV_F_LRAD	opcodes/frv-desc.h	/^ , FRV_F_LABELL18, FRV_F_LABEL24, FRV_F_LRAE, FRV_F_LRAD$/;"	e	enum:ifield_type
FRV_F_LRAE	opcodes/frv-desc.h	/^ , FRV_F_LABELL18, FRV_F_LABEL24, FRV_F_LRAE, FRV_F_LRAD$/;"	e	enum:ifield_type
FRV_F_LRAS	opcodes/frv-desc.h	/^ , FRV_F_LRAS, FRV_F_TLBPROPX, FRV_F_TLBPRL, FRV_F_ICCI_1_NULL$/;"	e	enum:ifield_type
FRV_F_LRA_NULL	opcodes/frv-desc.h	/^ , FRV_F_LRA_NULL, FRV_F_TLBPR_NULL, FRV_F_LI_OFF, FRV_F_LI_ON$/;"	e	enum:ifield_type
FRV_F_MAX	opcodes/frv-desc.h	/^ , FRV_F_RELOC_ANN, FRV_F_MAX$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_1	opcodes/frv-desc.h	/^ , FRV_F_LABEL16_NULL, FRV_F_MISC_NULL_1, FRV_F_MISC_NULL_2, FRV_F_MISC_NULL_3$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_10	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_8, FRV_F_MISC_NULL_9, FRV_F_MISC_NULL_10, FRV_F_MISC_NULL_11$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_11	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_8, FRV_F_MISC_NULL_9, FRV_F_MISC_NULL_10, FRV_F_MISC_NULL_11$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_2	opcodes/frv-desc.h	/^ , FRV_F_LABEL16_NULL, FRV_F_MISC_NULL_1, FRV_F_MISC_NULL_2, FRV_F_MISC_NULL_3$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_3	opcodes/frv-desc.h	/^ , FRV_F_LABEL16_NULL, FRV_F_MISC_NULL_1, FRV_F_MISC_NULL_2, FRV_F_MISC_NULL_3$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_4	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_4, FRV_F_MISC_NULL_5, FRV_F_MISC_NULL_6, FRV_F_MISC_NULL_7$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_5	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_4, FRV_F_MISC_NULL_5, FRV_F_MISC_NULL_6, FRV_F_MISC_NULL_7$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_6	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_4, FRV_F_MISC_NULL_5, FRV_F_MISC_NULL_6, FRV_F_MISC_NULL_7$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_7	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_4, FRV_F_MISC_NULL_5, FRV_F_MISC_NULL_6, FRV_F_MISC_NULL_7$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_8	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_8, FRV_F_MISC_NULL_9, FRV_F_MISC_NULL_10, FRV_F_MISC_NULL_11$/;"	e	enum:ifield_type
FRV_F_MISC_NULL_9	opcodes/frv-desc.h	/^ , FRV_F_MISC_NULL_8, FRV_F_MISC_NULL_9, FRV_F_MISC_NULL_10, FRV_F_MISC_NULL_11$/;"	e	enum:ifield_type
FRV_F_NIL	opcodes/frv-desc.h	/^  FRV_F_NIL, FRV_F_ANYOF, FRV_F_PACK, FRV_F_OP$/;"	e	enum:ifield_type
FRV_F_OP	opcodes/frv-desc.h	/^  FRV_F_NIL, FRV_F_ANYOF, FRV_F_PACK, FRV_F_OP$/;"	e	enum:ifield_type
FRV_F_OPE1	opcodes/frv-desc.h	/^ , FRV_F_OPE1, FRV_F_OPE2, FRV_F_OPE3, FRV_F_OPE4$/;"	e	enum:ifield_type
FRV_F_OPE2	opcodes/frv-desc.h	/^ , FRV_F_OPE1, FRV_F_OPE2, FRV_F_OPE3, FRV_F_OPE4$/;"	e	enum:ifield_type
FRV_F_OPE3	opcodes/frv-desc.h	/^ , FRV_F_OPE1, FRV_F_OPE2, FRV_F_OPE3, FRV_F_OPE4$/;"	e	enum:ifield_type
FRV_F_OPE4	opcodes/frv-desc.h	/^ , FRV_F_OPE1, FRV_F_OPE2, FRV_F_OPE3, FRV_F_OPE4$/;"	e	enum:ifield_type
FRV_F_PACK	opcodes/frv-desc.h	/^  FRV_F_NIL, FRV_F_ANYOF, FRV_F_PACK, FRV_F_OP$/;"	e	enum:ifield_type
FRV_F_RD_NULL	opcodes/frv-desc.h	/^ , FRV_F_RD_NULL, FRV_F_COND_NULL, FRV_F_CCOND_NULL, FRV_F_S12_NULL$/;"	e	enum:ifield_type
FRV_F_RELOC_ANN	opcodes/frv-desc.h	/^ , FRV_F_RELOC_ANN, FRV_F_MAX$/;"	e	enum:ifield_type
FRV_F_RS_NULL	opcodes/frv-desc.h	/^ , FRV_F_FCCI_3_NULL, FRV_F_RS_NULL, FRV_F_GRI_NULL, FRV_F_GRJ_NULL$/;"	e	enum:ifield_type
FRV_F_S10	opcodes/frv-desc.h	/^ , FRV_F_EIR, FRV_F_S10, FRV_F_S12, FRV_F_D12$/;"	e	enum:ifield_type
FRV_F_S12	opcodes/frv-desc.h	/^ , FRV_F_EIR, FRV_F_S10, FRV_F_S12, FRV_F_D12$/;"	e	enum:ifield_type
FRV_F_S12_NULL	opcodes/frv-desc.h	/^ , FRV_F_RD_NULL, FRV_F_COND_NULL, FRV_F_CCOND_NULL, FRV_F_S12_NULL$/;"	e	enum:ifield_type
FRV_F_S16	opcodes/frv-desc.h	/^ , FRV_F_U16, FRV_F_S16, FRV_F_S6, FRV_F_S6_1$/;"	e	enum:ifield_type
FRV_F_S5	opcodes/frv-desc.h	/^ , FRV_F_U6, FRV_F_S5, FRV_F_U12_H, FRV_F_U12_L$/;"	e	enum:ifield_type
FRV_F_S6	opcodes/frv-desc.h	/^ , FRV_F_U16, FRV_F_S16, FRV_F_S6, FRV_F_S6_1$/;"	e	enum:ifield_type
FRV_F_S6_1	opcodes/frv-desc.h	/^ , FRV_F_U16, FRV_F_S16, FRV_F_S6, FRV_F_S6_1$/;"	e	enum:ifield_type
FRV_F_SPR	opcodes/frv-desc.h	/^ , FRV_F_SPR_L, FRV_F_SPR, FRV_F_LABEL16, FRV_F_LABELH6$/;"	e	enum:ifield_type
FRV_F_SPR_H	opcodes/frv-desc.h	/^ , FRV_F_DEBUG, FRV_F_A, FRV_F_AE, FRV_F_SPR_H$/;"	e	enum:ifield_type
FRV_F_SPR_L	opcodes/frv-desc.h	/^ , FRV_F_SPR_L, FRV_F_SPR, FRV_F_LABEL16, FRV_F_LABELH6$/;"	e	enum:ifield_type
FRV_F_SPR_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_SPR_MULTI_IFIELD [] =$/;"	v
FRV_F_SPR_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_SPR_MULTI_IFIELD [];$/;"	v
FRV_F_TLBPRL	opcodes/frv-desc.h	/^ , FRV_F_LRAS, FRV_F_TLBPROPX, FRV_F_TLBPRL, FRV_F_ICCI_1_NULL$/;"	e	enum:ifield_type
FRV_F_TLBPROPX	opcodes/frv-desc.h	/^ , FRV_F_LRAS, FRV_F_TLBPROPX, FRV_F_TLBPRL, FRV_F_ICCI_1_NULL$/;"	e	enum:ifield_type
FRV_F_TLBPR_NULL	opcodes/frv-desc.h	/^ , FRV_F_LRA_NULL, FRV_F_TLBPR_NULL, FRV_F_LI_OFF, FRV_F_LI_ON$/;"	e	enum:ifield_type
FRV_F_U12	opcodes/frv-desc.h	/^ , FRV_F_U12, FRV_F_INT_CC, FRV_F_FLT_CC, FRV_F_COND$/;"	e	enum:ifield_type
FRV_F_U12_H	opcodes/frv-desc.h	/^ , FRV_F_U6, FRV_F_S5, FRV_F_U12_H, FRV_F_U12_L$/;"	e	enum:ifield_type
FRV_F_U12_L	opcodes/frv-desc.h	/^ , FRV_F_U6, FRV_F_S5, FRV_F_U12_H, FRV_F_U12_L$/;"	e	enum:ifield_type
FRV_F_U12_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_U12_MULTI_IFIELD [] =$/;"	v
FRV_F_U12_MULTI_IFIELD	opcodes/frv-desc.c	/^const CGEN_MAYBE_MULTI_IFLD FRV_F_U12_MULTI_IFIELD [];$/;"	v
FRV_F_U16	opcodes/frv-desc.h	/^ , FRV_F_U16, FRV_F_S16, FRV_F_S6, FRV_F_S6_1$/;"	e	enum:ifield_type
FRV_F_U6	opcodes/frv-desc.h	/^ , FRV_F_U6, FRV_F_S5, FRV_F_U12_H, FRV_F_U12_L$/;"	e	enum:ifield_type
FRV_IAEC_PROTECT_VIOLATION	sim/frv/frv-sim.h	/^  FRV_IAEC_PROTECT_VIOLATION = 1$/;"	e	enum:frv_iaec
FRV_ILLEGAL_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_ILLEGAL_INSTRUCTION,$/;"	e	enum:frv_interrupt_kind
FRV_INSN_ADD	opcodes/frv-opc.h	/^  FRV_INSN_INVALID, FRV_INSN_ADD, FRV_INSN_SUB, FRV_INSN_AND$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDCC	opcodes/frv-opc.h	/^ , FRV_INSN_CSRL, FRV_INSN_CSRA, FRV_INSN_CSCAN, FRV_INSN_ADDCC$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDI	opcodes/frv-opc.h	/^ , FRV_INSN_ADDI, FRV_INSN_SUBI, FRV_INSN_ANDI, FRV_INSN_ORI$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDICC	opcodes/frv-opc.h	/^ , FRV_INSN_SRLI, FRV_INSN_SRAI, FRV_INSN_SCANI, FRV_INSN_ADDICC$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDSS	opcodes/frv-opc.h	/^ , FRV_INSN_ADDXCC, FRV_INSN_SUBXCC, FRV_INSN_ADDSS, FRV_INSN_SUBSS$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDX	opcodes/frv-opc.h	/^ , FRV_INSN_CSRLCC, FRV_INSN_CSRACC, FRV_INSN_ADDX, FRV_INSN_SUBX$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDXCC	opcodes/frv-opc.h	/^ , FRV_INSN_ADDXCC, FRV_INSN_SUBXCC, FRV_INSN_ADDSS, FRV_INSN_SUBSS$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDXI	opcodes/frv-opc.h	/^ , FRV_INSN_SRAICC, FRV_INSN_ADDXI, FRV_INSN_SUBXI, FRV_INSN_ADDXICC$/;"	e	enum:cgen_insn_type
FRV_INSN_ADDXICC	opcodes/frv-opc.h	/^ , FRV_INSN_SRAICC, FRV_INSN_ADDXI, FRV_INSN_SUBXI, FRV_INSN_ADDXICC$/;"	e	enum:cgen_insn_type
FRV_INSN_AND	opcodes/frv-opc.h	/^  FRV_INSN_INVALID, FRV_INSN_ADD, FRV_INSN_SUB, FRV_INSN_AND$/;"	e	enum:cgen_insn_type
FRV_INSN_ANDCC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBCC, FRV_INSN_ANDCC, FRV_INSN_ORCC, FRV_INSN_XORCC$/;"	e	enum:cgen_insn_type
FRV_INSN_ANDCR	opcodes/frv-opc.h	/^ , FRV_INSN_FTIO, FRV_INSN_BREAK, FRV_INSN_MTRAP, FRV_INSN_ANDCR$/;"	e	enum:cgen_insn_type
FRV_INSN_ANDI	opcodes/frv-opc.h	/^ , FRV_INSN_ADDI, FRV_INSN_SUBI, FRV_INSN_ANDI, FRV_INSN_ORI$/;"	e	enum:cgen_insn_type
FRV_INSN_ANDICC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBICC, FRV_INSN_ANDICC, FRV_INSN_ORICC, FRV_INSN_XORICC$/;"	e	enum:cgen_insn_type
FRV_INSN_ANDNCR	opcodes/frv-opc.h	/^ , FRV_INSN_ANDNCR, FRV_INSN_ORNCR, FRV_INSN_NANDNCR, FRV_INSN_NORNCR$/;"	e	enum:cgen_insn_type
FRV_INSN_BAR	opcodes/frv-opc.h	/^ , FRV_INSN_DCUL, FRV_INSN_BAR, FRV_INSN_MEMBAR, FRV_INSN_LRAI$/;"	e	enum:cgen_insn_type
FRV_INSN_BC	opcodes/frv-opc.h	/^ , FRV_INSN_BGE, FRV_INSN_BLS, FRV_INSN_BHI, FRV_INSN_BC$/;"	e	enum:cgen_insn_type
FRV_INSN_BCCLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCCLR, FRV_INSN_BCNCLR, FRV_INSN_BCNLR, FRV_INSN_BCPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCEQLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCEQLR, FRV_INSN_BCNELR, FRV_INSN_BCLELR, FRV_INSN_BCGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCGELR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLTLR, FRV_INSN_BCGELR, FRV_INSN_BCLSLR, FRV_INSN_BCHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCGTLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCEQLR, FRV_INSN_BCNELR, FRV_INSN_BCLELR, FRV_INSN_BCGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCHILR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLTLR, FRV_INSN_BCGELR, FRV_INSN_BCLSLR, FRV_INSN_BCHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCLELR	opcodes/frv-opc.h	/^ , FRV_INSN_BCEQLR, FRV_INSN_BCNELR, FRV_INSN_BCLELR, FRV_INSN_BCGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLR, FRV_INSN_BNCLR, FRV_INSN_BNLR, FRV_INSN_BPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCLSLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLTLR, FRV_INSN_BCGELR, FRV_INSN_BCLSLR, FRV_INSN_BCHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCLTLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLTLR, FRV_INSN_BCGELR, FRV_INSN_BCLSLR, FRV_INSN_BCHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCNCLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCCLR, FRV_INSN_BCNCLR, FRV_INSN_BCNLR, FRV_INSN_BCPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCNELR	opcodes/frv-opc.h	/^ , FRV_INSN_BCEQLR, FRV_INSN_BCNELR, FRV_INSN_BCLELR, FRV_INSN_BCGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCNLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCCLR, FRV_INSN_BCNCLR, FRV_INSN_BCNLR, FRV_INSN_BCPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCNOLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULR, FRV_INSN_FBOLR, FRV_INSN_BCRALR, FRV_INSN_BCNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCNVLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCVLR, FRV_INSN_BCNVLR, FRV_INSN_FCBRALR, FRV_INSN_FCBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCPLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCCLR, FRV_INSN_BCNCLR, FRV_INSN_BCNLR, FRV_INSN_BCPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCRALR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULR, FRV_INSN_FBOLR, FRV_INSN_BCRALR, FRV_INSN_BCNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCTRLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBO, FRV_INSN_BCTRLR, FRV_INSN_BRALR, FRV_INSN_BNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BCVLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCVLR, FRV_INSN_BCNVLR, FRV_INSN_FCBRALR, FRV_INSN_FCBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BEQ	opcodes/frv-opc.h	/^ , FRV_INSN_MOVSG, FRV_INSN_BRA, FRV_INSN_BNO, FRV_INSN_BEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_BEQLR	opcodes/frv-opc.h	/^ , FRV_INSN_BEQLR, FRV_INSN_BNELR, FRV_INSN_BLELR, FRV_INSN_BGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BGE	opcodes/frv-opc.h	/^ , FRV_INSN_BGE, FRV_INSN_BLS, FRV_INSN_BHI, FRV_INSN_BC$/;"	e	enum:cgen_insn_type
FRV_INSN_BGELR	opcodes/frv-opc.h	/^ , FRV_INSN_BLTLR, FRV_INSN_BGELR, FRV_INSN_BLSLR, FRV_INSN_BHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BGT	opcodes/frv-opc.h	/^ , FRV_INSN_BNE, FRV_INSN_BLE, FRV_INSN_BGT, FRV_INSN_BLT$/;"	e	enum:cgen_insn_type
FRV_INSN_BGTLR	opcodes/frv-opc.h	/^ , FRV_INSN_BEQLR, FRV_INSN_BNELR, FRV_INSN_BLELR, FRV_INSN_BGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BHI	opcodes/frv-opc.h	/^ , FRV_INSN_BGE, FRV_INSN_BLS, FRV_INSN_BHI, FRV_INSN_BC$/;"	e	enum:cgen_insn_type
FRV_INSN_BHILR	opcodes/frv-opc.h	/^ , FRV_INSN_BLTLR, FRV_INSN_BGELR, FRV_INSN_BLSLR, FRV_INSN_BHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BLE	opcodes/frv-opc.h	/^ , FRV_INSN_BNE, FRV_INSN_BLE, FRV_INSN_BGT, FRV_INSN_BLT$/;"	e	enum:cgen_insn_type
FRV_INSN_BLELR	opcodes/frv-opc.h	/^ , FRV_INSN_BEQLR, FRV_INSN_BNELR, FRV_INSN_BLELR, FRV_INSN_BGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BLS	opcodes/frv-opc.h	/^ , FRV_INSN_BGE, FRV_INSN_BLS, FRV_INSN_BHI, FRV_INSN_BC$/;"	e	enum:cgen_insn_type
FRV_INSN_BLSLR	opcodes/frv-opc.h	/^ , FRV_INSN_BLTLR, FRV_INSN_BGELR, FRV_INSN_BLSLR, FRV_INSN_BHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BLT	opcodes/frv-opc.h	/^ , FRV_INSN_BNE, FRV_INSN_BLE, FRV_INSN_BGT, FRV_INSN_BLT$/;"	e	enum:cgen_insn_type
FRV_INSN_BLTLR	opcodes/frv-opc.h	/^ , FRV_INSN_BLTLR, FRV_INSN_BGELR, FRV_INSN_BLSLR, FRV_INSN_BHILR$/;"	e	enum:cgen_insn_type
FRV_INSN_BN	opcodes/frv-opc.h	/^ , FRV_INSN_BNC, FRV_INSN_BN, FRV_INSN_BP, FRV_INSN_BV$/;"	e	enum:cgen_insn_type
FRV_INSN_BNC	opcodes/frv-opc.h	/^ , FRV_INSN_BNC, FRV_INSN_BN, FRV_INSN_BP, FRV_INSN_BV$/;"	e	enum:cgen_insn_type
FRV_INSN_BNCLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLR, FRV_INSN_BNCLR, FRV_INSN_BNLR, FRV_INSN_BPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BNE	opcodes/frv-opc.h	/^ , FRV_INSN_BNE, FRV_INSN_BLE, FRV_INSN_BGT, FRV_INSN_BLT$/;"	e	enum:cgen_insn_type
FRV_INSN_BNELR	opcodes/frv-opc.h	/^ , FRV_INSN_BEQLR, FRV_INSN_BNELR, FRV_INSN_BLELR, FRV_INSN_BGTLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BNLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLR, FRV_INSN_BNCLR, FRV_INSN_BNLR, FRV_INSN_BPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BNO	opcodes/frv-opc.h	/^ , FRV_INSN_MOVSG, FRV_INSN_BRA, FRV_INSN_BNO, FRV_INSN_BEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_BNOLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBO, FRV_INSN_BCTRLR, FRV_INSN_BRALR, FRV_INSN_BNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BNV	opcodes/frv-opc.h	/^ , FRV_INSN_BNV, FRV_INSN_FBRA, FRV_INSN_FBNO, FRV_INSN_FBNE$/;"	e	enum:cgen_insn_type
FRV_INSN_BNVLR	opcodes/frv-opc.h	/^ , FRV_INSN_BVLR, FRV_INSN_BNVLR, FRV_INSN_FBRALR, FRV_INSN_FBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BP	opcodes/frv-opc.h	/^ , FRV_INSN_BNC, FRV_INSN_BN, FRV_INSN_BP, FRV_INSN_BV$/;"	e	enum:cgen_insn_type
FRV_INSN_BPLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCLR, FRV_INSN_BNCLR, FRV_INSN_BNLR, FRV_INSN_BPLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BRA	opcodes/frv-opc.h	/^ , FRV_INSN_MOVSG, FRV_INSN_BRA, FRV_INSN_BNO, FRV_INSN_BEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_BRALR	opcodes/frv-opc.h	/^ , FRV_INSN_FBO, FRV_INSN_BCTRLR, FRV_INSN_BRALR, FRV_INSN_BNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_BREAK	opcodes/frv-opc.h	/^ , FRV_INSN_FTIO, FRV_INSN_BREAK, FRV_INSN_MTRAP, FRV_INSN_ANDCR$/;"	e	enum:cgen_insn_type
FRV_INSN_BV	opcodes/frv-opc.h	/^ , FRV_INSN_BNC, FRV_INSN_BN, FRV_INSN_BP, FRV_INSN_BV$/;"	e	enum:cgen_insn_type
FRV_INSN_BVLR	opcodes/frv-opc.h	/^ , FRV_INSN_BVLR, FRV_INSN_BNVLR, FRV_INSN_FBRALR, FRV_INSN_FBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_CADD	opcodes/frv-opc.h	/^ , FRV_INSN_SCUTSS, FRV_INSN_SCAN, FRV_INSN_CADD, FRV_INSN_CSUB$/;"	e	enum:cgen_insn_type
FRV_INSN_CADDCC	opcodes/frv-opc.h	/^ , FRV_INSN_UMULCC, FRV_INSN_CADDCC, FRV_INSN_CSUBCC, FRV_INSN_CSMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CALL	opcodes/frv-opc.h	/^ , FRV_INSN_JMPIL, FRV_INSN_CALLIL, FRV_INSN_CALL, FRV_INSN_RETT$/;"	e	enum:cgen_insn_type
FRV_INSN_CALLIL	opcodes/frv-opc.h	/^ , FRV_INSN_JMPIL, FRV_INSN_CALLIL, FRV_INSN_CALL, FRV_INSN_RETT$/;"	e	enum:cgen_insn_type
FRV_INSN_CALLL	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULR, FRV_INSN_FCBOLR, FRV_INSN_JMPL, FRV_INSN_CALLL$/;"	e	enum:cgen_insn_type
FRV_INSN_CAND	opcodes/frv-opc.h	/^ , FRV_INSN_CAND, FRV_INSN_COR, FRV_INSN_CXOR, FRV_INSN_CNOT$/;"	e	enum:cgen_insn_type
FRV_INSN_CANDCC	opcodes/frv-opc.h	/^ , FRV_INSN_CANDCC, FRV_INSN_CORCC, FRV_INSN_CXORCC, FRV_INSN_CSLLCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CCALLL	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKO, FRV_INSN_CJMPL, FRV_INSN_CCALLL, FRV_INSN_ICI$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKC	opcodes/frv-opc.h	/^ , FRV_INSN_CCKGE, FRV_INSN_CCKLS, FRV_INSN_CCKHI, FRV_INSN_CCKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FCKO, FRV_INSN_CCKRA, FRV_INSN_CCKNO, FRV_INSN_CCKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKGE	opcodes/frv-opc.h	/^ , FRV_INSN_CCKGE, FRV_INSN_CCKLS, FRV_INSN_CCKHI, FRV_INSN_CCKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKGT	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNE, FRV_INSN_CCKLE, FRV_INSN_CCKGT, FRV_INSN_CCKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKHI	opcodes/frv-opc.h	/^ , FRV_INSN_CCKGE, FRV_INSN_CCKLS, FRV_INSN_CCKHI, FRV_INSN_CCKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKLE	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNE, FRV_INSN_CCKLE, FRV_INSN_CCKGT, FRV_INSN_CCKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKLS	opcodes/frv-opc.h	/^ , FRV_INSN_CCKGE, FRV_INSN_CCKLS, FRV_INSN_CCKHI, FRV_INSN_CCKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKLT	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNE, FRV_INSN_CCKLE, FRV_INSN_CCKGT, FRV_INSN_CCKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKN	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNC, FRV_INSN_CCKN, FRV_INSN_CCKP, FRV_INSN_CCKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKNC	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNC, FRV_INSN_CCKN, FRV_INSN_CCKP, FRV_INSN_CCKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKNE	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNE, FRV_INSN_CCKLE, FRV_INSN_CCKGT, FRV_INSN_CCKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKNO	opcodes/frv-opc.h	/^ , FRV_INSN_FCKO, FRV_INSN_CCKRA, FRV_INSN_CCKNO, FRV_INSN_CCKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKNV	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNV, FRV_INSN_CFCKRA, FRV_INSN_CFCKNO, FRV_INSN_CFCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKP	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNC, FRV_INSN_CCKN, FRV_INSN_CCKP, FRV_INSN_CCKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKRA	opcodes/frv-opc.h	/^ , FRV_INSN_FCKO, FRV_INSN_CCKRA, FRV_INSN_CCKNO, FRV_INSN_CCKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CCKV	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNC, FRV_INSN_CCKN, FRV_INSN_CCKP, FRV_INSN_CCKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CFABSS	opcodes/frv-opc.h	/^ , FRV_INSN_FABSS, FRV_INSN_FABSD, FRV_INSN_FDABSS, FRV_INSN_CFABSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFADDS	opcodes/frv-opc.h	/^ , FRV_INSN_FMULD, FRV_INSN_FDIVD, FRV_INSN_CFADDS, FRV_INSN_CFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKEQ	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKEQ, FRV_INSN_CFCKLG, FRV_INSN_CFCKUE, FRV_INSN_CFCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKGE	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKGE, FRV_INSN_CFCKLT, FRV_INSN_CFCKUGE, FRV_INSN_CFCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKGT	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKLE, FRV_INSN_CFCKGT, FRV_INSN_CFCKULE, FRV_INSN_CFCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKLE	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKLE, FRV_INSN_CFCKGT, FRV_INSN_CFCKULE, FRV_INSN_CFCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKLG	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKEQ, FRV_INSN_CFCKLG, FRV_INSN_CFCKUE, FRV_INSN_CFCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKLT	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKGE, FRV_INSN_CFCKLT, FRV_INSN_CFCKUGE, FRV_INSN_CFCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKNE	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNV, FRV_INSN_CFCKRA, FRV_INSN_CFCKNO, FRV_INSN_CFCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKNO	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNV, FRV_INSN_CFCKRA, FRV_INSN_CFCKNO, FRV_INSN_CFCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKO	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKO, FRV_INSN_CJMPL, FRV_INSN_CCALLL, FRV_INSN_ICI$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKRA	opcodes/frv-opc.h	/^ , FRV_INSN_CCKNV, FRV_INSN_CFCKRA, FRV_INSN_CFCKNO, FRV_INSN_CFCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKU	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKLE, FRV_INSN_CFCKGT, FRV_INSN_CFCKULE, FRV_INSN_CFCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKUE	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKEQ, FRV_INSN_CFCKLG, FRV_INSN_CFCKUE, FRV_INSN_CFCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKUG	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKGE, FRV_INSN_CFCKLT, FRV_INSN_CFCKUGE, FRV_INSN_CFCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKUGE	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKGE, FRV_INSN_CFCKLT, FRV_INSN_CFCKUGE, FRV_INSN_CFCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKUL	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKEQ, FRV_INSN_CFCKLG, FRV_INSN_CFCKUE, FRV_INSN_CFCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCKULE	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKLE, FRV_INSN_CFCKGT, FRV_INSN_CFCKULE, FRV_INSN_CFCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_CFCMPS	opcodes/frv-opc.h	/^ , FRV_INSN_CFCMPS, FRV_INSN_FDCMPS, FRV_INSN_FMADDS, FRV_INSN_FMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFDIVS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMULS, FRV_INSN_CFDIVS, FRV_INSN_NFADDS, FRV_INSN_NFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFITOS	opcodes/frv-opc.h	/^ , FRV_INSN_CFITOS, FRV_INSN_CFSTOI, FRV_INSN_NFITOS, FRV_INSN_NFSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMADDS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMADDS, FRV_INSN_CFMSUBS, FRV_INSN_NFMADDS, FRV_INSN_NFMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMAS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDMAS, FRV_INSN_NFDMSS, FRV_INSN_CFMAS, FRV_INSN_CFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMOVS	opcodes/frv-opc.h	/^ , FRV_INSN_FMOVS, FRV_INSN_FMOVD, FRV_INSN_FDMOVS, FRV_INSN_CFMOVS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMSS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDMAS, FRV_INSN_NFDMSS, FRV_INSN_CFMAS, FRV_INSN_CFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMADDS, FRV_INSN_CFMSUBS, FRV_INSN_NFMADDS, FRV_INSN_NFMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFMULS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMULS, FRV_INSN_CFDIVS, FRV_INSN_NFADDS, FRV_INSN_NFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFNEGS	opcodes/frv-opc.h	/^ , FRV_INSN_FNEGS, FRV_INSN_FNEGD, FRV_INSN_FDNEGS, FRV_INSN_CFNEGS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFSQRTS	opcodes/frv-opc.h	/^ , FRV_INSN_CFSQRTS, FRV_INSN_NFSQRTS, FRV_INSN_FADDS, FRV_INSN_FSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CFSTOI	opcodes/frv-opc.h	/^ , FRV_INSN_CFITOS, FRV_INSN_CFSTOI, FRV_INSN_NFITOS, FRV_INSN_NFSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_CFSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_FMULD, FRV_INSN_FDIVD, FRV_INSN_CFADDS, FRV_INSN_CFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_CJMPL	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKO, FRV_INSN_CJMPL, FRV_INSN_CCALLL, FRV_INSN_ICI$/;"	e	enum:cgen_insn_type
FRV_INSN_CKC	opcodes/frv-opc.h	/^ , FRV_INSN_CKGE, FRV_INSN_CKLS, FRV_INSN_CKHI, FRV_INSN_CKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CKEQ	opcodes/frv-opc.h	/^ , FRV_INSN_NOTCR, FRV_INSN_CKRA, FRV_INSN_CKNO, FRV_INSN_CKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CKGE	opcodes/frv-opc.h	/^ , FRV_INSN_CKGE, FRV_INSN_CKLS, FRV_INSN_CKHI, FRV_INSN_CKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CKGT	opcodes/frv-opc.h	/^ , FRV_INSN_CKNE, FRV_INSN_CKLE, FRV_INSN_CKGT, FRV_INSN_CKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CKHI	opcodes/frv-opc.h	/^ , FRV_INSN_CKGE, FRV_INSN_CKLS, FRV_INSN_CKHI, FRV_INSN_CKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CKLE	opcodes/frv-opc.h	/^ , FRV_INSN_CKNE, FRV_INSN_CKLE, FRV_INSN_CKGT, FRV_INSN_CKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CKLS	opcodes/frv-opc.h	/^ , FRV_INSN_CKGE, FRV_INSN_CKLS, FRV_INSN_CKHI, FRV_INSN_CKC$/;"	e	enum:cgen_insn_type
FRV_INSN_CKLT	opcodes/frv-opc.h	/^ , FRV_INSN_CKNE, FRV_INSN_CKLE, FRV_INSN_CKGT, FRV_INSN_CKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CKN	opcodes/frv-opc.h	/^ , FRV_INSN_CKNC, FRV_INSN_CKN, FRV_INSN_CKP, FRV_INSN_CKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CKNC	opcodes/frv-opc.h	/^ , FRV_INSN_CKNC, FRV_INSN_CKN, FRV_INSN_CKP, FRV_INSN_CKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CKNE	opcodes/frv-opc.h	/^ , FRV_INSN_CKNE, FRV_INSN_CKLE, FRV_INSN_CKGT, FRV_INSN_CKLT$/;"	e	enum:cgen_insn_type
FRV_INSN_CKNO	opcodes/frv-opc.h	/^ , FRV_INSN_NOTCR, FRV_INSN_CKRA, FRV_INSN_CKNO, FRV_INSN_CKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CKNV	opcodes/frv-opc.h	/^ , FRV_INSN_CKNV, FRV_INSN_FCKRA, FRV_INSN_FCKNO, FRV_INSN_FCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_CKP	opcodes/frv-opc.h	/^ , FRV_INSN_CKNC, FRV_INSN_CKN, FRV_INSN_CKP, FRV_INSN_CKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CKRA	opcodes/frv-opc.h	/^ , FRV_INSN_NOTCR, FRV_INSN_CKRA, FRV_INSN_CKNO, FRV_INSN_CKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CKV	opcodes/frv-opc.h	/^ , FRV_INSN_CKNC, FRV_INSN_CKN, FRV_INSN_CKP, FRV_INSN_CKV$/;"	e	enum:cgen_insn_type
FRV_INSN_CLD	opcodes/frv-opc.h	/^ , FRV_INSN_CLDUH, FRV_INSN_CLD, FRV_INSN_CLDBF, FRV_INSN_CLDHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDBF	opcodes/frv-opc.h	/^ , FRV_INSN_CLDUH, FRV_INSN_CLD, FRV_INSN_CLDBF, FRV_INSN_CLDHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDBFU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDU, FRV_INSN_CLDBFU, FRV_INSN_CLDHFU, FRV_INSN_CLDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDD	opcodes/frv-opc.h	/^ , FRV_INSN_CLDF, FRV_INSN_CLDD, FRV_INSN_CLDDF, FRV_INSN_CLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDDF	opcodes/frv-opc.h	/^ , FRV_INSN_CLDF, FRV_INSN_CLDD, FRV_INSN_CLDDF, FRV_INSN_CLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDDFU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDDU, FRV_INSN_CLDDFU, FRV_INSN_CLDQU, FRV_INSN_CSTB$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDDU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDDU, FRV_INSN_CLDDFU, FRV_INSN_CLDQU, FRV_INSN_CSTB$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDF	opcodes/frv-opc.h	/^ , FRV_INSN_CLDF, FRV_INSN_CLDD, FRV_INSN_CLDDF, FRV_INSN_CLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDFU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDU, FRV_INSN_CLDBFU, FRV_INSN_CLDHFU, FRV_INSN_CLDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDHF	opcodes/frv-opc.h	/^ , FRV_INSN_CLDUH, FRV_INSN_CLD, FRV_INSN_CLDBF, FRV_INSN_CLDHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDHFU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDU, FRV_INSN_CLDBFU, FRV_INSN_CLDHFU, FRV_INSN_CLDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDQ	opcodes/frv-opc.h	/^ , FRV_INSN_CLDF, FRV_INSN_CLDD, FRV_INSN_CLDDF, FRV_INSN_CLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDQU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDDU, FRV_INSN_CLDDFU, FRV_INSN_CLDQU, FRV_INSN_CSTB$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDSB	opcodes/frv-opc.h	/^ , FRV_INSN_STQCU, FRV_INSN_CLDSB, FRV_INSN_CLDUB, FRV_INSN_CLDSH$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDSBU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDSBU, FRV_INSN_CLDUBU, FRV_INSN_CLDSHU, FRV_INSN_CLDUHU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDSH	opcodes/frv-opc.h	/^ , FRV_INSN_STQCU, FRV_INSN_CLDSB, FRV_INSN_CLDUB, FRV_INSN_CLDSH$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDSHU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDSBU, FRV_INSN_CLDUBU, FRV_INSN_CLDSHU, FRV_INSN_CLDUHU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDU, FRV_INSN_CLDBFU, FRV_INSN_CLDHFU, FRV_INSN_CLDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDUB	opcodes/frv-opc.h	/^ , FRV_INSN_STQCU, FRV_INSN_CLDSB, FRV_INSN_CLDUB, FRV_INSN_CLDSH$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDUBU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDSBU, FRV_INSN_CLDUBU, FRV_INSN_CLDSHU, FRV_INSN_CLDUHU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDUH	opcodes/frv-opc.h	/^ , FRV_INSN_CLDUH, FRV_INSN_CLD, FRV_INSN_CLDBF, FRV_INSN_CLDHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CLDUHU	opcodes/frv-opc.h	/^ , FRV_INSN_CLDSBU, FRV_INSN_CLDUBU, FRV_INSN_CLDSHU, FRV_INSN_CLDUHU$/;"	e	enum:cgen_insn_type
FRV_INSN_CLRFA	opcodes/frv-opc.h	/^ , FRV_INSN_CLRGR, FRV_INSN_CLRFR, FRV_INSN_CLRGA, FRV_INSN_CLRFA$/;"	e	enum:cgen_insn_type
FRV_INSN_CLRFR	opcodes/frv-opc.h	/^ , FRV_INSN_CLRGR, FRV_INSN_CLRFR, FRV_INSN_CLRGA, FRV_INSN_CLRFA$/;"	e	enum:cgen_insn_type
FRV_INSN_CLRGA	opcodes/frv-opc.h	/^ , FRV_INSN_CLRGR, FRV_INSN_CLRFR, FRV_INSN_CLRGA, FRV_INSN_CLRFA$/;"	e	enum:cgen_insn_type
FRV_INSN_CLRGR	opcodes/frv-opc.h	/^ , FRV_INSN_CLRGR, FRV_INSN_CLRFR, FRV_INSN_CLRGA, FRV_INSN_CLRFA$/;"	e	enum:cgen_insn_type
FRV_INSN_CMADDHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MSUBHUS, FRV_INSN_CMADDHSS, FRV_INSN_CMADDHUS, FRV_INSN_CMSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMADDHUS	opcodes/frv-opc.h	/^ , FRV_INSN_MSUBHUS, FRV_INSN_CMADDHSS, FRV_INSN_CMADDHUS, FRV_INSN_CMSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMAND	opcodes/frv-opc.h	/^ , FRV_INSN_MOR, FRV_INSN_MXOR, FRV_INSN_CMAND, FRV_INSN_CMOR$/;"	e	enum:cgen_insn_type
FRV_INSN_CMBTOH	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOH, FRV_INSN_CMBTOH, FRV_INSN_MHTOB, FRV_INSN_CMHTOB$/;"	e	enum:cgen_insn_type
FRV_INSN_CMBTOHE	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOHE, FRV_INSN_CMBTOHE, FRV_INSN_MNOP, FRV_INSN_MCLRACC_0$/;"	e	enum:cgen_insn_type
FRV_INSN_CMCPXIS	opcodes/frv-opc.h	/^ , FRV_INSN_CMCPXRS, FRV_INSN_CMCPXRU, FRV_INSN_CMCPXIS, FRV_INSN_CMCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_CMCPXIU	opcodes/frv-opc.h	/^ , FRV_INSN_CMCPXRS, FRV_INSN_CMCPXRU, FRV_INSN_CMCPXIS, FRV_INSN_CMCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_CMCPXRS	opcodes/frv-opc.h	/^ , FRV_INSN_CMCPXRS, FRV_INSN_CMCPXRU, FRV_INSN_CMCPXIS, FRV_INSN_CMCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_CMCPXRU	opcodes/frv-opc.h	/^ , FRV_INSN_CMCPXRS, FRV_INSN_CMCPXRU, FRV_INSN_CMCPXIS, FRV_INSN_CMCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_CMEXPDHD	opcodes/frv-opc.h	/^ , FRV_INSN_MEXPDHW, FRV_INSN_CMEXPDHW, FRV_INSN_MEXPDHD, FRV_INSN_CMEXPDHD$/;"	e	enum:cgen_insn_type
FRV_INSN_CMEXPDHW	opcodes/frv-opc.h	/^ , FRV_INSN_MEXPDHW, FRV_INSN_CMEXPDHW, FRV_INSN_MEXPDHD, FRV_INSN_CMEXPDHD$/;"	e	enum:cgen_insn_type
FRV_INSN_CMHTOB	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOH, FRV_INSN_CMBTOH, FRV_INSN_MHTOB, FRV_INSN_CMHTOB$/;"	e	enum:cgen_insn_type
FRV_INSN_CMMACHS	opcodes/frv-opc.h	/^ , FRV_INSN_MMACHU, FRV_INSN_MMRDHS, FRV_INSN_MMRDHU, FRV_INSN_CMMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMMACHU	opcodes/frv-opc.h	/^ , FRV_INSN_CMMACHU, FRV_INSN_MQMACHS, FRV_INSN_MQMACHU, FRV_INSN_CMQMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMMULHS	opcodes/frv-opc.h	/^ , FRV_INSN_MMULHU, FRV_INSN_MMULXHS, FRV_INSN_MMULXHU, FRV_INSN_CMMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMMULHU	opcodes/frv-opc.h	/^ , FRV_INSN_CMMULHU, FRV_INSN_MQMULHS, FRV_INSN_MQMULHU, FRV_INSN_MQMULXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMNOT	opcodes/frv-opc.h	/^ , FRV_INSN_CMXOR, FRV_INSN_MNOT, FRV_INSN_CMNOT, FRV_INSN_MROTLI$/;"	e	enum:cgen_insn_type
FRV_INSN_CMOR	opcodes/frv-opc.h	/^ , FRV_INSN_MOR, FRV_INSN_MXOR, FRV_INSN_CMAND, FRV_INSN_CMOR$/;"	e	enum:cgen_insn_type
FRV_INSN_CMOVFG	opcodes/frv-opc.h	/^ , FRV_INSN_CMOVFG, FRV_INSN_CMOVGFD, FRV_INSN_CMOVFGD, FRV_INSN_MOVGS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMOVFGD	opcodes/frv-opc.h	/^ , FRV_INSN_CMOVFG, FRV_INSN_CMOVGFD, FRV_INSN_CMOVFGD, FRV_INSN_MOVGS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMOVGF	opcodes/frv-opc.h	/^ , FRV_INSN_MOVFGD, FRV_INSN_MOVGFQ, FRV_INSN_MOVFGQ, FRV_INSN_CMOVGF$/;"	e	enum:cgen_insn_type
FRV_INSN_CMOVGFD	opcodes/frv-opc.h	/^ , FRV_INSN_CMOVFG, FRV_INSN_CMOVGFD, FRV_INSN_CMOVFGD, FRV_INSN_MOVGS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMPB	opcodes/frv-opc.h	/^ , FRV_INSN_SUBXICC, FRV_INSN_CMPB, FRV_INSN_CMPBA, FRV_INSN_SETLO$/;"	e	enum:cgen_insn_type
FRV_INSN_CMPBA	opcodes/frv-opc.h	/^ , FRV_INSN_SUBXICC, FRV_INSN_CMPB, FRV_INSN_CMPBA, FRV_INSN_SETLO$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQADDHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSUBHUS, FRV_INSN_CMQADDHSS, FRV_INSN_CMQADDHUS, FRV_INSN_CMQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQADDHUS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSUBHUS, FRV_INSN_CMQADDHSS, FRV_INSN_CMQADDHUS, FRV_INSN_CMQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQMACHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMMACHU, FRV_INSN_MQMACHS, FRV_INSN_MQMACHU, FRV_INSN_CMQMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQMACHU	opcodes/frv-opc.h	/^ , FRV_INSN_CMQMACHU, FRV_INSN_MQXMACHS, FRV_INSN_MQXMACXHS, FRV_INSN_MQMACXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQMULHS	opcodes/frv-opc.h	/^ , FRV_INSN_MQMULXHU, FRV_INSN_CMQMULHS, FRV_INSN_CMQMULHU, FRV_INSN_MMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQMULHU	opcodes/frv-opc.h	/^ , FRV_INSN_MQMULXHU, FRV_INSN_CMQMULHS, FRV_INSN_CMQMULHU, FRV_INSN_MMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQSUBHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSUBHUS, FRV_INSN_CMQADDHSS, FRV_INSN_CMQADDHUS, FRV_INSN_CMQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMQSUBHUS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQSUBHUS, FRV_INSN_MQLCLRHS, FRV_INSN_MQLMTHS, FRV_INSN_MQSLLHI$/;"	e	enum:cgen_insn_type
FRV_INSN_CMSUBHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MSUBHUS, FRV_INSN_CMADDHSS, FRV_INSN_CMADDHUS, FRV_INSN_CMSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMSUBHUS	opcodes/frv-opc.h	/^ , FRV_INSN_CMSUBHUS, FRV_INSN_MQADDHSS, FRV_INSN_MQADDHUS, FRV_INSN_MQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_CMXOR	opcodes/frv-opc.h	/^ , FRV_INSN_CMXOR, FRV_INSN_MNOT, FRV_INSN_CMNOT, FRV_INSN_MROTLI$/;"	e	enum:cgen_insn_type
FRV_INSN_CNOT	opcodes/frv-opc.h	/^ , FRV_INSN_CAND, FRV_INSN_COR, FRV_INSN_CXOR, FRV_INSN_CNOT$/;"	e	enum:cgen_insn_type
FRV_INSN_COMMITFA	opcodes/frv-opc.h	/^ , FRV_INSN_COMMITGR, FRV_INSN_COMMITFR, FRV_INSN_COMMITGA, FRV_INSN_COMMITFA$/;"	e	enum:cgen_insn_type
FRV_INSN_COMMITFR	opcodes/frv-opc.h	/^ , FRV_INSN_COMMITGR, FRV_INSN_COMMITFR, FRV_INSN_COMMITGA, FRV_INSN_COMMITFA$/;"	e	enum:cgen_insn_type
FRV_INSN_COMMITGA	opcodes/frv-opc.h	/^ , FRV_INSN_COMMITGR, FRV_INSN_COMMITFR, FRV_INSN_COMMITGA, FRV_INSN_COMMITFA$/;"	e	enum:cgen_insn_type
FRV_INSN_COMMITGR	opcodes/frv-opc.h	/^ , FRV_INSN_COMMITGR, FRV_INSN_COMMITFR, FRV_INSN_COMMITGA, FRV_INSN_COMMITFA$/;"	e	enum:cgen_insn_type
FRV_INSN_COP1	opcodes/frv-opc.h	/^ , FRV_INSN_LRAD, FRV_INSN_TLBPR, FRV_INSN_COP1, FRV_INSN_COP2$/;"	e	enum:cgen_insn_type
FRV_INSN_COP2	opcodes/frv-opc.h	/^ , FRV_INSN_LRAD, FRV_INSN_TLBPR, FRV_INSN_COP1, FRV_INSN_COP2$/;"	e	enum:cgen_insn_type
FRV_INSN_COR	opcodes/frv-opc.h	/^ , FRV_INSN_CAND, FRV_INSN_COR, FRV_INSN_CXOR, FRV_INSN_CNOT$/;"	e	enum:cgen_insn_type
FRV_INSN_CORCC	opcodes/frv-opc.h	/^ , FRV_INSN_CANDCC, FRV_INSN_CORCC, FRV_INSN_CXORCC, FRV_INSN_CSLLCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSCAN	opcodes/frv-opc.h	/^ , FRV_INSN_CSRL, FRV_INSN_CSRA, FRV_INSN_CSCAN, FRV_INSN_ADDCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSDIV	opcodes/frv-opc.h	/^ , FRV_INSN_CSMUL, FRV_INSN_CSDIV, FRV_INSN_CUDIV, FRV_INSN_CSLL$/;"	e	enum:cgen_insn_type
FRV_INSN_CSLL	opcodes/frv-opc.h	/^ , FRV_INSN_CSMUL, FRV_INSN_CSDIV, FRV_INSN_CUDIV, FRV_INSN_CSLL$/;"	e	enum:cgen_insn_type
FRV_INSN_CSLLCC	opcodes/frv-opc.h	/^ , FRV_INSN_CANDCC, FRV_INSN_CORCC, FRV_INSN_CXORCC, FRV_INSN_CSLLCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSMUL	opcodes/frv-opc.h	/^ , FRV_INSN_CSMUL, FRV_INSN_CSDIV, FRV_INSN_CUDIV, FRV_INSN_CSLL$/;"	e	enum:cgen_insn_type
FRV_INSN_CSMULCC	opcodes/frv-opc.h	/^ , FRV_INSN_UMULCC, FRV_INSN_CADDCC, FRV_INSN_CSUBCC, FRV_INSN_CSMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSRA	opcodes/frv-opc.h	/^ , FRV_INSN_CSRL, FRV_INSN_CSRA, FRV_INSN_CSCAN, FRV_INSN_ADDCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSRACC	opcodes/frv-opc.h	/^ , FRV_INSN_CSRLCC, FRV_INSN_CSRACC, FRV_INSN_ADDX, FRV_INSN_SUBX$/;"	e	enum:cgen_insn_type
FRV_INSN_CSRL	opcodes/frv-opc.h	/^ , FRV_INSN_CSRL, FRV_INSN_CSRA, FRV_INSN_CSCAN, FRV_INSN_ADDCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSRLCC	opcodes/frv-opc.h	/^ , FRV_INSN_CSRLCC, FRV_INSN_CSRACC, FRV_INSN_ADDX, FRV_INSN_SUBX$/;"	e	enum:cgen_insn_type
FRV_INSN_CST	opcodes/frv-opc.h	/^ , FRV_INSN_CSTH, FRV_INSN_CST, FRV_INSN_CSTBF, FRV_INSN_CSTHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTB	opcodes/frv-opc.h	/^ , FRV_INSN_CLDDU, FRV_INSN_CLDDFU, FRV_INSN_CLDQU, FRV_INSN_CSTB$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTBF	opcodes/frv-opc.h	/^ , FRV_INSN_CSTH, FRV_INSN_CST, FRV_INSN_CSTBF, FRV_INSN_CSTHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTBFU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTBU, FRV_INSN_CSTHU, FRV_INSN_CSTU, FRV_INSN_CSTBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTBU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTBU, FRV_INSN_CSTHU, FRV_INSN_CSTU, FRV_INSN_CSTBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTD	opcodes/frv-opc.h	/^ , FRV_INSN_CSTF, FRV_INSN_CSTD, FRV_INSN_CSTDF, FRV_INSN_CSTQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTDF	opcodes/frv-opc.h	/^ , FRV_INSN_CSTF, FRV_INSN_CSTD, FRV_INSN_CSTDF, FRV_INSN_CSTQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTDFU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTHFU, FRV_INSN_CSTFU, FRV_INSN_CSTDU, FRV_INSN_CSTDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTDU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTHFU, FRV_INSN_CSTFU, FRV_INSN_CSTDU, FRV_INSN_CSTDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTF	opcodes/frv-opc.h	/^ , FRV_INSN_CSTF, FRV_INSN_CSTD, FRV_INSN_CSTDF, FRV_INSN_CSTQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTFU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTHFU, FRV_INSN_CSTFU, FRV_INSN_CSTDU, FRV_INSN_CSTDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTH	opcodes/frv-opc.h	/^ , FRV_INSN_CSTH, FRV_INSN_CST, FRV_INSN_CSTBF, FRV_INSN_CSTHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTHF	opcodes/frv-opc.h	/^ , FRV_INSN_CSTH, FRV_INSN_CST, FRV_INSN_CSTBF, FRV_INSN_CSTHF$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTHFU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTHFU, FRV_INSN_CSTFU, FRV_INSN_CSTDU, FRV_INSN_CSTDFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTHU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTBU, FRV_INSN_CSTHU, FRV_INSN_CSTU, FRV_INSN_CSTBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTQ	opcodes/frv-opc.h	/^ , FRV_INSN_CSTF, FRV_INSN_CSTD, FRV_INSN_CSTDF, FRV_INSN_CSTQ$/;"	e	enum:cgen_insn_type
FRV_INSN_CSTU	opcodes/frv-opc.h	/^ , FRV_INSN_CSTBU, FRV_INSN_CSTHU, FRV_INSN_CSTU, FRV_INSN_CSTBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_CSUB	opcodes/frv-opc.h	/^ , FRV_INSN_SCUTSS, FRV_INSN_SCAN, FRV_INSN_CADD, FRV_INSN_CSUB$/;"	e	enum:cgen_insn_type
FRV_INSN_CSUBCC	opcodes/frv-opc.h	/^ , FRV_INSN_UMULCC, FRV_INSN_CADDCC, FRV_INSN_CSUBCC, FRV_INSN_CSMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_CSWAP	opcodes/frv-opc.h	/^ , FRV_INSN_CSWAP, FRV_INSN_MOVGF, FRV_INSN_MOVFG, FRV_INSN_MOVGFD$/;"	e	enum:cgen_insn_type
FRV_INSN_CUDIV	opcodes/frv-opc.h	/^ , FRV_INSN_CSMUL, FRV_INSN_CSDIV, FRV_INSN_CUDIV, FRV_INSN_CSLL$/;"	e	enum:cgen_insn_type
FRV_INSN_CXOR	opcodes/frv-opc.h	/^ , FRV_INSN_CAND, FRV_INSN_COR, FRV_INSN_CXOR, FRV_INSN_CNOT$/;"	e	enum:cgen_insn_type
FRV_INSN_CXORCC	opcodes/frv-opc.h	/^ , FRV_INSN_CANDCC, FRV_INSN_CORCC, FRV_INSN_CXORCC, FRV_INSN_CSLLCC$/;"	e	enum:cgen_insn_type
FRV_INSN_DCEF	opcodes/frv-opc.h	/^ , FRV_INSN_DCEF, FRV_INSN_WITLB, FRV_INSN_WDTLB, FRV_INSN_ITLBI$/;"	e	enum:cgen_insn_type
FRV_INSN_DCEI	opcodes/frv-opc.h	/^ , FRV_INSN_DCI, FRV_INSN_ICEI, FRV_INSN_DCEI, FRV_INSN_DCF$/;"	e	enum:cgen_insn_type
FRV_INSN_DCF	opcodes/frv-opc.h	/^ , FRV_INSN_DCI, FRV_INSN_ICEI, FRV_INSN_DCEI, FRV_INSN_DCF$/;"	e	enum:cgen_insn_type
FRV_INSN_DCI	opcodes/frv-opc.h	/^ , FRV_INSN_DCI, FRV_INSN_ICEI, FRV_INSN_DCEI, FRV_INSN_DCF$/;"	e	enum:cgen_insn_type
FRV_INSN_DCPL	opcodes/frv-opc.h	/^ , FRV_INSN_DTLBI, FRV_INSN_ICPL, FRV_INSN_DCPL, FRV_INSN_ICUL$/;"	e	enum:cgen_insn_type
FRV_INSN_DCUL	opcodes/frv-opc.h	/^ , FRV_INSN_DCUL, FRV_INSN_BAR, FRV_INSN_MEMBAR, FRV_INSN_LRAI$/;"	e	enum:cgen_insn_type
FRV_INSN_DTLBI	opcodes/frv-opc.h	/^ , FRV_INSN_DTLBI, FRV_INSN_ICPL, FRV_INSN_DCPL, FRV_INSN_ICUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FABSD	opcodes/frv-opc.h	/^ , FRV_INSN_FABSS, FRV_INSN_FABSD, FRV_INSN_FDABSS, FRV_INSN_CFABSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FABSS	opcodes/frv-opc.h	/^ , FRV_INSN_FABSS, FRV_INSN_FABSD, FRV_INSN_FDABSS, FRV_INSN_CFABSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FADDD	opcodes/frv-opc.h	/^ , FRV_INSN_FMULS, FRV_INSN_FDIVS, FRV_INSN_FADDD, FRV_INSN_FSUBD$/;"	e	enum:cgen_insn_type
FRV_INSN_FADDS	opcodes/frv-opc.h	/^ , FRV_INSN_CFSQRTS, FRV_INSN_NFSQRTS, FRV_INSN_FADDS, FRV_INSN_FSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FBEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQ, FRV_INSN_FBLG, FRV_INSN_FBUE, FRV_INSN_FBUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FBEQLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQLR, FRV_INSN_FBNELR, FRV_INSN_FBLGLR, FRV_INSN_FBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBGE	opcodes/frv-opc.h	/^ , FRV_INSN_FBGE, FRV_INSN_FBLT, FRV_INSN_FBUGE, FRV_INSN_FBUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FBGELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULLR, FRV_INSN_FBGELR, FRV_INSN_FBLTLR, FRV_INSN_FBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBGT	opcodes/frv-opc.h	/^ , FRV_INSN_FBLE, FRV_INSN_FBGT, FRV_INSN_FBULE, FRV_INSN_FBU$/;"	e	enum:cgen_insn_type
FRV_INSN_FBGTLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBUGLR, FRV_INSN_FBLELR, FRV_INSN_FBGTLR, FRV_INSN_FBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLE	opcodes/frv-opc.h	/^ , FRV_INSN_FBLE, FRV_INSN_FBGT, FRV_INSN_FBULE, FRV_INSN_FBU$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBUGLR, FRV_INSN_FBLELR, FRV_INSN_FBGTLR, FRV_INSN_FBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLG	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQ, FRV_INSN_FBLG, FRV_INSN_FBUE, FRV_INSN_FBUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLGLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQLR, FRV_INSN_FBNELR, FRV_INSN_FBLGLR, FRV_INSN_FBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLT	opcodes/frv-opc.h	/^ , FRV_INSN_FBGE, FRV_INSN_FBLT, FRV_INSN_FBUGE, FRV_INSN_FBUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FBLTLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULLR, FRV_INSN_FBGELR, FRV_INSN_FBLTLR, FRV_INSN_FBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBNE	opcodes/frv-opc.h	/^ , FRV_INSN_BNV, FRV_INSN_FBRA, FRV_INSN_FBNO, FRV_INSN_FBNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FBNELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQLR, FRV_INSN_FBNELR, FRV_INSN_FBLGLR, FRV_INSN_FBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBNO	opcodes/frv-opc.h	/^ , FRV_INSN_BNV, FRV_INSN_FBRA, FRV_INSN_FBNO, FRV_INSN_FBNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FBNOLR	opcodes/frv-opc.h	/^ , FRV_INSN_BVLR, FRV_INSN_BNVLR, FRV_INSN_FBRALR, FRV_INSN_FBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBO	opcodes/frv-opc.h	/^ , FRV_INSN_FBO, FRV_INSN_BCTRLR, FRV_INSN_BRALR, FRV_INSN_BNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBOLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULR, FRV_INSN_FBOLR, FRV_INSN_BCRALR, FRV_INSN_BCNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBRA	opcodes/frv-opc.h	/^ , FRV_INSN_BNV, FRV_INSN_FBRA, FRV_INSN_FBNO, FRV_INSN_FBNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FBRALR	opcodes/frv-opc.h	/^ , FRV_INSN_BVLR, FRV_INSN_BNVLR, FRV_INSN_FBRALR, FRV_INSN_FBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBU	opcodes/frv-opc.h	/^ , FRV_INSN_FBLE, FRV_INSN_FBGT, FRV_INSN_FBULE, FRV_INSN_FBU$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUE	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQ, FRV_INSN_FBLG, FRV_INSN_FBUE, FRV_INSN_FBUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQLR, FRV_INSN_FBNELR, FRV_INSN_FBLGLR, FRV_INSN_FBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUG	opcodes/frv-opc.h	/^ , FRV_INSN_FBGE, FRV_INSN_FBLT, FRV_INSN_FBUGE, FRV_INSN_FBUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUGE	opcodes/frv-opc.h	/^ , FRV_INSN_FBGE, FRV_INSN_FBLT, FRV_INSN_FBUGE, FRV_INSN_FBUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUGELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULLR, FRV_INSN_FBGELR, FRV_INSN_FBLTLR, FRV_INSN_FBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUGLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBUGLR, FRV_INSN_FBLELR, FRV_INSN_FBGTLR, FRV_INSN_FBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBUL	opcodes/frv-opc.h	/^ , FRV_INSN_FBEQ, FRV_INSN_FBLG, FRV_INSN_FBUE, FRV_INSN_FBUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FBULE	opcodes/frv-opc.h	/^ , FRV_INSN_FBLE, FRV_INSN_FBGT, FRV_INSN_FBULE, FRV_INSN_FBU$/;"	e	enum:cgen_insn_type
FRV_INSN_FBULELR	opcodes/frv-opc.h	/^ , FRV_INSN_FBUGLR, FRV_INSN_FBLELR, FRV_INSN_FBGTLR, FRV_INSN_FBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBULLR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULLR, FRV_INSN_FBGELR, FRV_INSN_FBLTLR, FRV_INSN_FBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FBULR	opcodes/frv-opc.h	/^ , FRV_INSN_FBULR, FRV_INSN_FBOLR, FRV_INSN_BCRALR, FRV_INSN_BCNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBEQLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBEQLR, FRV_INSN_FCBNELR, FRV_INSN_FCBLGLR, FRV_INSN_FCBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBGELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULLR, FRV_INSN_FCBGELR, FRV_INSN_FCBLTLR, FRV_INSN_FCBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBGTLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBUGLR, FRV_INSN_FCBLELR, FRV_INSN_FCBGTLR, FRV_INSN_FCBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBLELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBUGLR, FRV_INSN_FCBLELR, FRV_INSN_FCBGTLR, FRV_INSN_FCBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBLGLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBEQLR, FRV_INSN_FCBNELR, FRV_INSN_FCBLGLR, FRV_INSN_FCBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBLTLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULLR, FRV_INSN_FCBGELR, FRV_INSN_FCBLTLR, FRV_INSN_FCBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBNELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBEQLR, FRV_INSN_FCBNELR, FRV_INSN_FCBLGLR, FRV_INSN_FCBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBNOLR	opcodes/frv-opc.h	/^ , FRV_INSN_BCVLR, FRV_INSN_BCNVLR, FRV_INSN_FCBRALR, FRV_INSN_FCBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBOLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULR, FRV_INSN_FCBOLR, FRV_INSN_JMPL, FRV_INSN_CALLL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBRALR	opcodes/frv-opc.h	/^ , FRV_INSN_BCVLR, FRV_INSN_BCNVLR, FRV_INSN_FCBRALR, FRV_INSN_FCBNOLR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBUELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBEQLR, FRV_INSN_FCBNELR, FRV_INSN_FCBLGLR, FRV_INSN_FCBUELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBUGELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULLR, FRV_INSN_FCBGELR, FRV_INSN_FCBLTLR, FRV_INSN_FCBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBUGLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBUGLR, FRV_INSN_FCBLELR, FRV_INSN_FCBGTLR, FRV_INSN_FCBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBULELR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBUGLR, FRV_INSN_FCBLELR, FRV_INSN_FCBGTLR, FRV_INSN_FCBULELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBULLR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULLR, FRV_INSN_FCBGELR, FRV_INSN_FCBLTLR, FRV_INSN_FCBUGELR$/;"	e	enum:cgen_insn_type
FRV_INSN_FCBULR	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULR, FRV_INSN_FCBOLR, FRV_INSN_JMPL, FRV_INSN_CALLL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FCKEQ, FRV_INSN_FCKLG, FRV_INSN_FCKUE, FRV_INSN_FCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKGE	opcodes/frv-opc.h	/^ , FRV_INSN_FCKGE, FRV_INSN_FCKLT, FRV_INSN_FCKUGE, FRV_INSN_FCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKGT	opcodes/frv-opc.h	/^ , FRV_INSN_FCKLE, FRV_INSN_FCKGT, FRV_INSN_FCKULE, FRV_INSN_FCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKLE	opcodes/frv-opc.h	/^ , FRV_INSN_FCKLE, FRV_INSN_FCKGT, FRV_INSN_FCKULE, FRV_INSN_FCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKLG	opcodes/frv-opc.h	/^ , FRV_INSN_FCKEQ, FRV_INSN_FCKLG, FRV_INSN_FCKUE, FRV_INSN_FCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKLT	opcodes/frv-opc.h	/^ , FRV_INSN_FCKGE, FRV_INSN_FCKLT, FRV_INSN_FCKUGE, FRV_INSN_FCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKNE	opcodes/frv-opc.h	/^ , FRV_INSN_CKNV, FRV_INSN_FCKRA, FRV_INSN_FCKNO, FRV_INSN_FCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKNO	opcodes/frv-opc.h	/^ , FRV_INSN_CKNV, FRV_INSN_FCKRA, FRV_INSN_FCKNO, FRV_INSN_FCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKO	opcodes/frv-opc.h	/^ , FRV_INSN_FCKO, FRV_INSN_CCKRA, FRV_INSN_CCKNO, FRV_INSN_CCKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKRA	opcodes/frv-opc.h	/^ , FRV_INSN_CKNV, FRV_INSN_FCKRA, FRV_INSN_FCKNO, FRV_INSN_FCKNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKU	opcodes/frv-opc.h	/^ , FRV_INSN_FCKLE, FRV_INSN_FCKGT, FRV_INSN_FCKULE, FRV_INSN_FCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKUE	opcodes/frv-opc.h	/^ , FRV_INSN_FCKEQ, FRV_INSN_FCKLG, FRV_INSN_FCKUE, FRV_INSN_FCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKUG	opcodes/frv-opc.h	/^ , FRV_INSN_FCKGE, FRV_INSN_FCKLT, FRV_INSN_FCKUGE, FRV_INSN_FCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKUGE	opcodes/frv-opc.h	/^ , FRV_INSN_FCKGE, FRV_INSN_FCKLT, FRV_INSN_FCKUGE, FRV_INSN_FCKUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKUL	opcodes/frv-opc.h	/^ , FRV_INSN_FCKEQ, FRV_INSN_FCKLG, FRV_INSN_FCKUE, FRV_INSN_FCKUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FCKULE	opcodes/frv-opc.h	/^ , FRV_INSN_FCKLE, FRV_INSN_FCKGT, FRV_INSN_FCKULE, FRV_INSN_FCKU$/;"	e	enum:cgen_insn_type
FRV_INSN_FCMPD	opcodes/frv-opc.h	/^ , FRV_INSN_NFMULS, FRV_INSN_NFDIVS, FRV_INSN_FCMPS, FRV_INSN_FCMPD$/;"	e	enum:cgen_insn_type
FRV_INSN_FCMPS	opcodes/frv-opc.h	/^ , FRV_INSN_NFMULS, FRV_INSN_NFDIVS, FRV_INSN_FCMPS, FRV_INSN_FCMPD$/;"	e	enum:cgen_insn_type
FRV_INSN_FDABSS	opcodes/frv-opc.h	/^ , FRV_INSN_FABSS, FRV_INSN_FABSD, FRV_INSN_FDABSS, FRV_INSN_CFABSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDADDS	opcodes/frv-opc.h	/^ , FRV_INSN_FDADDS, FRV_INSN_FDSUBS, FRV_INSN_FDMULS, FRV_INSN_FDDIVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDCMPS	opcodes/frv-opc.h	/^ , FRV_INSN_CFCMPS, FRV_INSN_FDCMPS, FRV_INSN_FMADDS, FRV_INSN_FMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDDIVS	opcodes/frv-opc.h	/^ , FRV_INSN_FDADDS, FRV_INSN_FDSUBS, FRV_INSN_FDMULS, FRV_INSN_FDDIVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDITOS	opcodes/frv-opc.h	/^ , FRV_INSN_FDITOS, FRV_INSN_FDSTOI, FRV_INSN_NFDITOS, FRV_INSN_NFDSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FDIVD	opcodes/frv-opc.h	/^ , FRV_INSN_FMULD, FRV_INSN_FDIVD, FRV_INSN_CFADDS, FRV_INSN_CFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDIVS	opcodes/frv-opc.h	/^ , FRV_INSN_FMULS, FRV_INSN_FDIVS, FRV_INSN_FADDD, FRV_INSN_FSUBD$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMADDS	opcodes/frv-opc.h	/^ , FRV_INSN_FMADDD, FRV_INSN_FMSUBD, FRV_INSN_FDMADDS, FRV_INSN_NFDMADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMAS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAS, FRV_INSN_FMSS, FRV_INSN_FDMAS, FRV_INSN_FDMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMOVS	opcodes/frv-opc.h	/^ , FRV_INSN_FMOVS, FRV_INSN_FMOVD, FRV_INSN_FDMOVS, FRV_INSN_CFMOVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMSS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAS, FRV_INSN_FMSS, FRV_INSN_FDMAS, FRV_INSN_FDMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMULCS	opcodes/frv-opc.h	/^ , FRV_INSN_FDSADS, FRV_INSN_FDMULCS, FRV_INSN_NFDMULCS, FRV_INSN_NFDADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDMULS	opcodes/frv-opc.h	/^ , FRV_INSN_FDADDS, FRV_INSN_FDSUBS, FRV_INSN_FDMULS, FRV_INSN_FDDIVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDNEGS	opcodes/frv-opc.h	/^ , FRV_INSN_FNEGS, FRV_INSN_FNEGD, FRV_INSN_FDNEGS, FRV_INSN_CFNEGS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDSADS	opcodes/frv-opc.h	/^ , FRV_INSN_FDSADS, FRV_INSN_FDMULCS, FRV_INSN_NFDMULCS, FRV_INSN_NFDADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDSQRTS	opcodes/frv-opc.h	/^ , FRV_INSN_FSQRTS, FRV_INSN_FDSQRTS, FRV_INSN_NFDSQRTS, FRV_INSN_FSQRTD$/;"	e	enum:cgen_insn_type
FRV_INSN_FDSTOI	opcodes/frv-opc.h	/^ , FRV_INSN_FDITOS, FRV_INSN_FDSTOI, FRV_INSN_NFDITOS, FRV_INSN_NFDSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FDSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_FDADDS, FRV_INSN_FDSUBS, FRV_INSN_FDMULS, FRV_INSN_FDDIVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FDTOI	opcodes/frv-opc.h	/^ , FRV_INSN_FITOS, FRV_INSN_FSTOI, FRV_INSN_FITOD, FRV_INSN_FDTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FETCH_BUFFER	sim/frv/profile.h	/^} FRV_INSN_FETCH_BUFFER;$/;"	t	typeref:struct:__anon248
FRV_INSN_FITOD	opcodes/frv-opc.h	/^ , FRV_INSN_FITOS, FRV_INSN_FSTOI, FRV_INSN_FITOD, FRV_INSN_FDTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FITOS	opcodes/frv-opc.h	/^ , FRV_INSN_FITOS, FRV_INSN_FSTOI, FRV_INSN_FITOD, FRV_INSN_FDTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FMAD	opcodes/frv-opc.h	/^ , FRV_INSN_FMAD, FRV_INSN_FMSD, FRV_INSN_NFMAS, FRV_INSN_NFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMADDD	opcodes/frv-opc.h	/^ , FRV_INSN_FMADDD, FRV_INSN_FMSUBD, FRV_INSN_FDMADDS, FRV_INSN_NFDMADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMADDS	opcodes/frv-opc.h	/^ , FRV_INSN_CFCMPS, FRV_INSN_FDCMPS, FRV_INSN_FMADDS, FRV_INSN_FMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMAS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAS, FRV_INSN_FMSS, FRV_INSN_FDMAS, FRV_INSN_FDMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMOVD	opcodes/frv-opc.h	/^ , FRV_INSN_FMOVS, FRV_INSN_FMOVD, FRV_INSN_FDMOVS, FRV_INSN_CFMOVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMOVS	opcodes/frv-opc.h	/^ , FRV_INSN_FMOVS, FRV_INSN_FMOVD, FRV_INSN_FDMOVS, FRV_INSN_CFMOVS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMSD	opcodes/frv-opc.h	/^ , FRV_INSN_FMAD, FRV_INSN_FMSD, FRV_INSN_NFMAS, FRV_INSN_NFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMSS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAS, FRV_INSN_FMSS, FRV_INSN_FDMAS, FRV_INSN_FDMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMSUBD	opcodes/frv-opc.h	/^ , FRV_INSN_FMADDD, FRV_INSN_FMSUBD, FRV_INSN_FDMADDS, FRV_INSN_NFDMADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_CFCMPS, FRV_INSN_FDCMPS, FRV_INSN_FMADDS, FRV_INSN_FMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMULD	opcodes/frv-opc.h	/^ , FRV_INSN_FMULD, FRV_INSN_FDIVD, FRV_INSN_CFADDS, FRV_INSN_CFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FMULS	opcodes/frv-opc.h	/^ , FRV_INSN_FMULS, FRV_INSN_FDIVS, FRV_INSN_FADDD, FRV_INSN_FSUBD$/;"	e	enum:cgen_insn_type
FRV_INSN_FNEGD	opcodes/frv-opc.h	/^ , FRV_INSN_FNEGS, FRV_INSN_FNEGD, FRV_INSN_FDNEGS, FRV_INSN_CFNEGS$/;"	e	enum:cgen_insn_type
FRV_INSN_FNEGS	opcodes/frv-opc.h	/^ , FRV_INSN_FNEGS, FRV_INSN_FNEGD, FRV_INSN_FDNEGS, FRV_INSN_CFNEGS$/;"	e	enum:cgen_insn_type
FRV_INSN_FNOP	opcodes/frv-opc.h	/^ , FRV_INSN_MWTACCG, FRV_INSN_MCOP1, FRV_INSN_MCOP2, FRV_INSN_FNOP$/;"	e	enum:cgen_insn_type
FRV_INSN_FSQRTD	opcodes/frv-opc.h	/^ , FRV_INSN_FSQRTS, FRV_INSN_FDSQRTS, FRV_INSN_NFDSQRTS, FRV_INSN_FSQRTD$/;"	e	enum:cgen_insn_type
FRV_INSN_FSQRTS	opcodes/frv-opc.h	/^ , FRV_INSN_FSQRTS, FRV_INSN_FDSQRTS, FRV_INSN_NFDSQRTS, FRV_INSN_FSQRTD$/;"	e	enum:cgen_insn_type
FRV_INSN_FSTOI	opcodes/frv-opc.h	/^ , FRV_INSN_FITOS, FRV_INSN_FSTOI, FRV_INSN_FITOD, FRV_INSN_FDTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_FSUBD	opcodes/frv-opc.h	/^ , FRV_INSN_FMULS, FRV_INSN_FDIVS, FRV_INSN_FADDD, FRV_INSN_FSUBD$/;"	e	enum:cgen_insn_type
FRV_INSN_FSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_CFSQRTS, FRV_INSN_NFSQRTS, FRV_INSN_FADDS, FRV_INSN_FSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_FTEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FTEQ, FRV_INSN_FTLG, FRV_INSN_FTUE, FRV_INSN_FTUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTGE	opcodes/frv-opc.h	/^ , FRV_INSN_FTGE, FRV_INSN_FTLT, FRV_INSN_FTUGE, FRV_INSN_FTUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTGT	opcodes/frv-opc.h	/^ , FRV_INSN_FTLE, FRV_INSN_FTGT, FRV_INSN_FTULE, FRV_INSN_FTU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FTIEQ, FRV_INSN_FTILG, FRV_INSN_FTIUE, FRV_INSN_FTIUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIGE	opcodes/frv-opc.h	/^ , FRV_INSN_FTIGE, FRV_INSN_FTILT, FRV_INSN_FTIUGE, FRV_INSN_FTIUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIGT	opcodes/frv-opc.h	/^ , FRV_INSN_FTILE, FRV_INSN_FTIGT, FRV_INSN_FTIULE, FRV_INSN_FTIU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTILE	opcodes/frv-opc.h	/^ , FRV_INSN_FTILE, FRV_INSN_FTIGT, FRV_INSN_FTIULE, FRV_INSN_FTIU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTILG	opcodes/frv-opc.h	/^ , FRV_INSN_FTIEQ, FRV_INSN_FTILG, FRV_INSN_FTIUE, FRV_INSN_FTIUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTILT	opcodes/frv-opc.h	/^ , FRV_INSN_FTIGE, FRV_INSN_FTILT, FRV_INSN_FTIUGE, FRV_INSN_FTIUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTINE	opcodes/frv-opc.h	/^ , FRV_INSN_TINV, FRV_INSN_FTIRA, FRV_INSN_FTINO, FRV_INSN_FTINE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTINO	opcodes/frv-opc.h	/^ , FRV_INSN_TINV, FRV_INSN_FTIRA, FRV_INSN_FTINO, FRV_INSN_FTINE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIO	opcodes/frv-opc.h	/^ , FRV_INSN_FTIO, FRV_INSN_BREAK, FRV_INSN_MTRAP, FRV_INSN_ANDCR$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIRA	opcodes/frv-opc.h	/^ , FRV_INSN_TINV, FRV_INSN_FTIRA, FRV_INSN_FTINO, FRV_INSN_FTINE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIU	opcodes/frv-opc.h	/^ , FRV_INSN_FTILE, FRV_INSN_FTIGT, FRV_INSN_FTIULE, FRV_INSN_FTIU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIUE	opcodes/frv-opc.h	/^ , FRV_INSN_FTIEQ, FRV_INSN_FTILG, FRV_INSN_FTIUE, FRV_INSN_FTIUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIUG	opcodes/frv-opc.h	/^ , FRV_INSN_FTIGE, FRV_INSN_FTILT, FRV_INSN_FTIUGE, FRV_INSN_FTIUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIUGE	opcodes/frv-opc.h	/^ , FRV_INSN_FTIGE, FRV_INSN_FTILT, FRV_INSN_FTIUGE, FRV_INSN_FTIUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIUL	opcodes/frv-opc.h	/^ , FRV_INSN_FTIEQ, FRV_INSN_FTILG, FRV_INSN_FTIUE, FRV_INSN_FTIUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTIULE	opcodes/frv-opc.h	/^ , FRV_INSN_FTILE, FRV_INSN_FTIGT, FRV_INSN_FTIULE, FRV_INSN_FTIU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTLE	opcodes/frv-opc.h	/^ , FRV_INSN_FTLE, FRV_INSN_FTGT, FRV_INSN_FTULE, FRV_INSN_FTU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTLG	opcodes/frv-opc.h	/^ , FRV_INSN_FTEQ, FRV_INSN_FTLG, FRV_INSN_FTUE, FRV_INSN_FTUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTLT	opcodes/frv-opc.h	/^ , FRV_INSN_FTGE, FRV_INSN_FTLT, FRV_INSN_FTUGE, FRV_INSN_FTUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTNE	opcodes/frv-opc.h	/^ , FRV_INSN_TNV, FRV_INSN_FTRA, FRV_INSN_FTNO, FRV_INSN_FTNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTNO	opcodes/frv-opc.h	/^ , FRV_INSN_TNV, FRV_INSN_FTRA, FRV_INSN_FTNO, FRV_INSN_FTNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTO	opcodes/frv-opc.h	/^ , FRV_INSN_FTO, FRV_INSN_TIRA, FRV_INSN_TINO, FRV_INSN_TIEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_FTRA	opcodes/frv-opc.h	/^ , FRV_INSN_TNV, FRV_INSN_FTRA, FRV_INSN_FTNO, FRV_INSN_FTNE$/;"	e	enum:cgen_insn_type
FRV_INSN_FTU	opcodes/frv-opc.h	/^ , FRV_INSN_FTLE, FRV_INSN_FTGT, FRV_INSN_FTULE, FRV_INSN_FTU$/;"	e	enum:cgen_insn_type
FRV_INSN_FTUE	opcodes/frv-opc.h	/^ , FRV_INSN_FTEQ, FRV_INSN_FTLG, FRV_INSN_FTUE, FRV_INSN_FTUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTUG	opcodes/frv-opc.h	/^ , FRV_INSN_FTGE, FRV_INSN_FTLT, FRV_INSN_FTUGE, FRV_INSN_FTUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTUGE	opcodes/frv-opc.h	/^ , FRV_INSN_FTGE, FRV_INSN_FTLT, FRV_INSN_FTUGE, FRV_INSN_FTUG$/;"	e	enum:cgen_insn_type
FRV_INSN_FTUL	opcodes/frv-opc.h	/^ , FRV_INSN_FTEQ, FRV_INSN_FTLG, FRV_INSN_FTUE, FRV_INSN_FTUL$/;"	e	enum:cgen_insn_type
FRV_INSN_FTULE	opcodes/frv-opc.h	/^ , FRV_INSN_FTLE, FRV_INSN_FTGT, FRV_INSN_FTULE, FRV_INSN_FTU$/;"	e	enum:cgen_insn_type
FRV_INSN_ICEI	opcodes/frv-opc.h	/^ , FRV_INSN_DCI, FRV_INSN_ICEI, FRV_INSN_DCEI, FRV_INSN_DCF$/;"	e	enum:cgen_insn_type
FRV_INSN_ICI	opcodes/frv-opc.h	/^ , FRV_INSN_CFCKO, FRV_INSN_CJMPL, FRV_INSN_CCALLL, FRV_INSN_ICI$/;"	e	enum:cgen_insn_type
FRV_INSN_ICPL	opcodes/frv-opc.h	/^ , FRV_INSN_DTLBI, FRV_INSN_ICPL, FRV_INSN_DCPL, FRV_INSN_ICUL$/;"	e	enum:cgen_insn_type
FRV_INSN_ICUL	opcodes/frv-opc.h	/^ , FRV_INSN_DTLBI, FRV_INSN_ICPL, FRV_INSN_DCPL, FRV_INSN_ICUL$/;"	e	enum:cgen_insn_type
FRV_INSN_INVALID	opcodes/frv-opc.h	/^  FRV_INSN_INVALID, FRV_INSN_ADD, FRV_INSN_SUB, FRV_INSN_AND$/;"	e	enum:cgen_insn_type
FRV_INSN_ITLBI	opcodes/frv-opc.h	/^ , FRV_INSN_DCEF, FRV_INSN_WITLB, FRV_INSN_WDTLB, FRV_INSN_ITLBI$/;"	e	enum:cgen_insn_type
FRV_INSN_JMPIL	opcodes/frv-opc.h	/^ , FRV_INSN_JMPIL, FRV_INSN_CALLIL, FRV_INSN_CALL, FRV_INSN_RETT$/;"	e	enum:cgen_insn_type
FRV_INSN_JMPL	opcodes/frv-opc.h	/^ , FRV_INSN_FCBULR, FRV_INSN_FCBOLR, FRV_INSN_JMPL, FRV_INSN_CALLL$/;"	e	enum:cgen_insn_type
FRV_INSN_LD	opcodes/frv-opc.h	/^ , FRV_INSN_LDSH, FRV_INSN_LDUH, FRV_INSN_LD, FRV_INSN_LDBF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDBF	opcodes/frv-opc.h	/^ , FRV_INSN_LDSH, FRV_INSN_LDUH, FRV_INSN_LD, FRV_INSN_LDBF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDBFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHI, FRV_INSN_LDBFI, FRV_INSN_LDHFI, FRV_INSN_LDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDBFU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSHU, FRV_INSN_NLDUHU, FRV_INSN_NLDU, FRV_INSN_LDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDC	opcodes/frv-opc.h	/^ , FRV_INSN_LDHF, FRV_INSN_LDF, FRV_INSN_LDC, FRV_INSN_NLDSB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDCU	opcodes/frv-opc.h	/^ , FRV_INSN_LDHFU, FRV_INSN_LDFU, FRV_INSN_LDCU, FRV_INSN_NLDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDD	opcodes/frv-opc.h	/^ , FRV_INSN_NLDBF, FRV_INSN_NLDHF, FRV_INSN_NLDF, FRV_INSN_LDD$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDC	opcodes/frv-opc.h	/^ , FRV_INSN_LDDF, FRV_INSN_LDDC, FRV_INSN_NLDD, FRV_INSN_NLDDF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDCU	opcodes/frv-opc.h	/^ , FRV_INSN_LDDFU, FRV_INSN_LDDCU, FRV_INSN_NLDDFU, FRV_INSN_LDQU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDF	opcodes/frv-opc.h	/^ , FRV_INSN_LDDF, FRV_INSN_LDDC, FRV_INSN_NLDD, FRV_INSN_NLDDF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDDI, FRV_INSN_LDDFI, FRV_INSN_NLDDI, FRV_INSN_NLDDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDFU	opcodes/frv-opc.h	/^ , FRV_INSN_LDDFU, FRV_INSN_LDDCU, FRV_INSN_NLDDFU, FRV_INSN_LDQU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDI	opcodes/frv-opc.h	/^ , FRV_INSN_LDDI, FRV_INSN_LDDFI, FRV_INSN_NLDDI, FRV_INSN_NLDDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDDU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDHFU, FRV_INSN_NLDFU, FRV_INSN_LDDU, FRV_INSN_NLDDU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDF	opcodes/frv-opc.h	/^ , FRV_INSN_LDHF, FRV_INSN_LDF, FRV_INSN_LDC, FRV_INSN_NLDSB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHI, FRV_INSN_LDBFI, FRV_INSN_LDHFI, FRV_INSN_LDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDFU	opcodes/frv-opc.h	/^ , FRV_INSN_LDHFU, FRV_INSN_LDFU, FRV_INSN_LDCU, FRV_INSN_NLDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDHF	opcodes/frv-opc.h	/^ , FRV_INSN_LDHF, FRV_INSN_LDF, FRV_INSN_LDC, FRV_INSN_NLDSB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDHFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHI, FRV_INSN_LDBFI, FRV_INSN_LDHFI, FRV_INSN_LDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDHFU	opcodes/frv-opc.h	/^ , FRV_INSN_LDHFU, FRV_INSN_LDFU, FRV_INSN_LDCU, FRV_INSN_NLDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDI	opcodes/frv-opc.h	/^ , FRV_INSN_LDSBI, FRV_INSN_LDSHI, FRV_INSN_LDI, FRV_INSN_LDUBI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQ	opcodes/frv-opc.h	/^ , FRV_INSN_LDQ, FRV_INSN_LDQF, FRV_INSN_LDQC, FRV_INSN_NLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQC	opcodes/frv-opc.h	/^ , FRV_INSN_LDQ, FRV_INSN_LDQF, FRV_INSN_LDQC, FRV_INSN_NLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQCU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQU, FRV_INSN_LDQFU, FRV_INSN_LDQCU, FRV_INSN_NLDQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQF	opcodes/frv-opc.h	/^ , FRV_INSN_LDQ, FRV_INSN_LDQF, FRV_INSN_LDQC, FRV_INSN_NLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDQI, FRV_INSN_LDQFI, FRV_INSN_NLDQFI, FRV_INSN_STB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQFU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQU, FRV_INSN_LDQFU, FRV_INSN_LDQCU, FRV_INSN_NLDQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQI	opcodes/frv-opc.h	/^ , FRV_INSN_LDQI, FRV_INSN_LDQFI, FRV_INSN_NLDQFI, FRV_INSN_STB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDQU	opcodes/frv-opc.h	/^ , FRV_INSN_LDDFU, FRV_INSN_LDDCU, FRV_INSN_NLDDFU, FRV_INSN_LDQU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSB	opcodes/frv-opc.h	/^ , FRV_INSN_SETHI, FRV_INSN_SETLOS, FRV_INSN_LDSB, FRV_INSN_LDUB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSBI	opcodes/frv-opc.h	/^ , FRV_INSN_LDSBI, FRV_INSN_LDSHI, FRV_INSN_LDI, FRV_INSN_LDUBI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSBU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQF, FRV_INSN_LDSBU, FRV_INSN_LDUBU, FRV_INSN_LDSHU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSH	opcodes/frv-opc.h	/^ , FRV_INSN_LDSH, FRV_INSN_LDUH, FRV_INSN_LD, FRV_INSN_LDBF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSHI	opcodes/frv-opc.h	/^ , FRV_INSN_LDSBI, FRV_INSN_LDSHI, FRV_INSN_LDI, FRV_INSN_LDUBI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDSHU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQF, FRV_INSN_LDSBU, FRV_INSN_LDUBU, FRV_INSN_LDSHU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDU	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHU, FRV_INSN_LDU, FRV_INSN_NLDSBU, FRV_INSN_NLDUBU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUB	opcodes/frv-opc.h	/^ , FRV_INSN_SETHI, FRV_INSN_SETLOS, FRV_INSN_LDSB, FRV_INSN_LDUB$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUBI	opcodes/frv-opc.h	/^ , FRV_INSN_LDSBI, FRV_INSN_LDSHI, FRV_INSN_LDI, FRV_INSN_LDUBI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUBU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQF, FRV_INSN_LDSBU, FRV_INSN_LDUBU, FRV_INSN_LDSHU$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUH	opcodes/frv-opc.h	/^ , FRV_INSN_LDSH, FRV_INSN_LDUH, FRV_INSN_LD, FRV_INSN_LDBF$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUHI	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHI, FRV_INSN_LDBFI, FRV_INSN_LDHFI, FRV_INSN_LDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_LDUHU	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHU, FRV_INSN_LDU, FRV_INSN_NLDSBU, FRV_INSN_NLDUBU$/;"	e	enum:cgen_insn_type
FRV_INSN_LRAD	opcodes/frv-opc.h	/^ , FRV_INSN_LRAD, FRV_INSN_TLBPR, FRV_INSN_COP1, FRV_INSN_COP2$/;"	e	enum:cgen_insn_type
FRV_INSN_LRAI	opcodes/frv-opc.h	/^ , FRV_INSN_DCUL, FRV_INSN_BAR, FRV_INSN_MEMBAR, FRV_INSN_LRAI$/;"	e	enum:cgen_insn_type
FRV_INSN_MABSHS	opcodes/frv-opc.h	/^ , FRV_INSN_MABSHS, FRV_INSN_MADDHSS, FRV_INSN_MADDHUS, FRV_INSN_MSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MADDACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSRAHI, FRV_INSN_MADDACCS, FRV_INSN_MSUBACCS, FRV_INSN_MDADDACCS$/;"	e	enum:cgen_insn_type
FRV_INSN_MADDHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MABSHS, FRV_INSN_MADDHSS, FRV_INSN_MADDHUS, FRV_INSN_MSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MADDHUS	opcodes/frv-opc.h	/^ , FRV_INSN_MABSHS, FRV_INSN_MADDHSS, FRV_INSN_MADDHUS, FRV_INSN_MSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MAND	opcodes/frv-opc.h	/^ , FRV_INSN_MHSETLOH, FRV_INSN_MHSETHIH, FRV_INSN_MHDSETH, FRV_INSN_MAND$/;"	e	enum:cgen_insn_type
FRV_INSN_MASACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MDSUBACCS, FRV_INSN_MASACCS, FRV_INSN_MDASACCS, FRV_INSN_MMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MAVEH	opcodes/frv-opc.h	/^ , FRV_INSN_MAVEH, FRV_INSN_MSLLHI, FRV_INSN_MSRLHI, FRV_INSN_MSRAHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MBTOH	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOH, FRV_INSN_CMBTOH, FRV_INSN_MHTOB, FRV_INSN_CMHTOB$/;"	e	enum:cgen_insn_type
FRV_INSN_MBTOHE	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOHE, FRV_INSN_CMBTOHE, FRV_INSN_MNOP, FRV_INSN_MCLRACC_0$/;"	e	enum:cgen_insn_type
FRV_INSN_MCLRACC_0	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOHE, FRV_INSN_CMBTOHE, FRV_INSN_MNOP, FRV_INSN_MCLRACC_0$/;"	e	enum:cgen_insn_type
FRV_INSN_MCLRACC_1	opcodes/frv-opc.h	/^ , FRV_INSN_MCLRACC_1, FRV_INSN_MRDACC, FRV_INSN_MRDACCG, FRV_INSN_MWTACC$/;"	e	enum:cgen_insn_type
FRV_INSN_MCMPSH	opcodes/frv-opc.h	/^ , FRV_INSN_MQSATHS, FRV_INSN_MSATHU, FRV_INSN_MCMPSH, FRV_INSN_MCMPUH$/;"	e	enum:cgen_insn_type
FRV_INSN_MCMPUH	opcodes/frv-opc.h	/^ , FRV_INSN_MQSATHS, FRV_INSN_MSATHU, FRV_INSN_MCMPSH, FRV_INSN_MCMPUH$/;"	e	enum:cgen_insn_type
FRV_INSN_MCOP1	opcodes/frv-opc.h	/^ , FRV_INSN_MWTACCG, FRV_INSN_MCOP1, FRV_INSN_MCOP2, FRV_INSN_FNOP$/;"	e	enum:cgen_insn_type
FRV_INSN_MCOP2	opcodes/frv-opc.h	/^ , FRV_INSN_MWTACCG, FRV_INSN_MCOP1, FRV_INSN_MCOP2, FRV_INSN_FNOP$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPLHI	opcodes/frv-opc.h	/^ , FRV_INSN_MDROTLI, FRV_INSN_MCPLHI, FRV_INSN_MCPLI, FRV_INSN_MSATHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPLI	opcodes/frv-opc.h	/^ , FRV_INSN_MDROTLI, FRV_INSN_MCPLHI, FRV_INSN_MCPLI, FRV_INSN_MSATHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPXIS	opcodes/frv-opc.h	/^ , FRV_INSN_MCPXRS, FRV_INSN_MCPXRU, FRV_INSN_MCPXIS, FRV_INSN_MCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPXIU	opcodes/frv-opc.h	/^ , FRV_INSN_MCPXRS, FRV_INSN_MCPXRU, FRV_INSN_MCPXIS, FRV_INSN_MCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPXRS	opcodes/frv-opc.h	/^ , FRV_INSN_MCPXRS, FRV_INSN_MCPXRU, FRV_INSN_MCPXIS, FRV_INSN_MCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MCPXRU	opcodes/frv-opc.h	/^ , FRV_INSN_MCPXRS, FRV_INSN_MCPXRU, FRV_INSN_MCPXIS, FRV_INSN_MCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MCUT	opcodes/frv-opc.h	/^ , FRV_INSN_MROTRI, FRV_INSN_MWCUT, FRV_INSN_MWCUTI, FRV_INSN_MCUT$/;"	e	enum:cgen_insn_type
FRV_INSN_MCUTI	opcodes/frv-opc.h	/^ , FRV_INSN_MCUTI, FRV_INSN_MCUTSS, FRV_INSN_MCUTSSI, FRV_INSN_MDCUTSSI$/;"	e	enum:cgen_insn_type
FRV_INSN_MCUTSS	opcodes/frv-opc.h	/^ , FRV_INSN_MCUTI, FRV_INSN_MCUTSS, FRV_INSN_MCUTSSI, FRV_INSN_MDCUTSSI$/;"	e	enum:cgen_insn_type
FRV_INSN_MCUTSSI	opcodes/frv-opc.h	/^ , FRV_INSN_MCUTI, FRV_INSN_MCUTSS, FRV_INSN_MCUTSSI, FRV_INSN_MDCUTSSI$/;"	e	enum:cgen_insn_type
FRV_INSN_MDADDACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSRAHI, FRV_INSN_MADDACCS, FRV_INSN_MSUBACCS, FRV_INSN_MDADDACCS$/;"	e	enum:cgen_insn_type
FRV_INSN_MDASACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MDSUBACCS, FRV_INSN_MASACCS, FRV_INSN_MDASACCS, FRV_INSN_MMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MDCUTSSI	opcodes/frv-opc.h	/^ , FRV_INSN_MCUTI, FRV_INSN_MCUTSS, FRV_INSN_MCUTSSI, FRV_INSN_MDCUTSSI$/;"	e	enum:cgen_insn_type
FRV_INSN_MDPACKH	opcodes/frv-opc.h	/^ , FRV_INSN_MPACKH, FRV_INSN_MDPACKH, FRV_INSN_MUNPACKH, FRV_INSN_MDUNPACKH$/;"	e	enum:cgen_insn_type
FRV_INSN_MDROTLI	opcodes/frv-opc.h	/^ , FRV_INSN_MDROTLI, FRV_INSN_MCPLHI, FRV_INSN_MCPLI, FRV_INSN_MSATHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MDSUBACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MDSUBACCS, FRV_INSN_MASACCS, FRV_INSN_MDASACCS, FRV_INSN_MMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MDUNPACKH	opcodes/frv-opc.h	/^ , FRV_INSN_MPACKH, FRV_INSN_MDPACKH, FRV_INSN_MUNPACKH, FRV_INSN_MDUNPACKH$/;"	e	enum:cgen_insn_type
FRV_INSN_MEMBAR	opcodes/frv-opc.h	/^ , FRV_INSN_DCUL, FRV_INSN_BAR, FRV_INSN_MEMBAR, FRV_INSN_LRAI$/;"	e	enum:cgen_insn_type
FRV_INSN_MEXPDHD	opcodes/frv-opc.h	/^ , FRV_INSN_MEXPDHW, FRV_INSN_CMEXPDHW, FRV_INSN_MEXPDHD, FRV_INSN_CMEXPDHD$/;"	e	enum:cgen_insn_type
FRV_INSN_MEXPDHW	opcodes/frv-opc.h	/^ , FRV_INSN_MEXPDHW, FRV_INSN_CMEXPDHW, FRV_INSN_MEXPDHD, FRV_INSN_CMEXPDHD$/;"	e	enum:cgen_insn_type
FRV_INSN_MHDSETH	opcodes/frv-opc.h	/^ , FRV_INSN_MHSETLOH, FRV_INSN_MHSETHIH, FRV_INSN_MHDSETH, FRV_INSN_MAND$/;"	e	enum:cgen_insn_type
FRV_INSN_MHDSETS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDCMPS, FRV_INSN_MHSETLOS, FRV_INSN_MHSETHIS, FRV_INSN_MHDSETS$/;"	e	enum:cgen_insn_type
FRV_INSN_MHSETHIH	opcodes/frv-opc.h	/^ , FRV_INSN_MHSETLOH, FRV_INSN_MHSETHIH, FRV_INSN_MHDSETH, FRV_INSN_MAND$/;"	e	enum:cgen_insn_type
FRV_INSN_MHSETHIS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDCMPS, FRV_INSN_MHSETLOS, FRV_INSN_MHSETHIS, FRV_INSN_MHDSETS$/;"	e	enum:cgen_insn_type
FRV_INSN_MHSETLOH	opcodes/frv-opc.h	/^ , FRV_INSN_MHSETLOH, FRV_INSN_MHSETHIH, FRV_INSN_MHDSETH, FRV_INSN_MAND$/;"	e	enum:cgen_insn_type
FRV_INSN_MHSETLOS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDCMPS, FRV_INSN_MHSETLOS, FRV_INSN_MHSETHIS, FRV_INSN_MHDSETS$/;"	e	enum:cgen_insn_type
FRV_INSN_MHTOB	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOH, FRV_INSN_CMBTOH, FRV_INSN_MHTOB, FRV_INSN_CMHTOB$/;"	e	enum:cgen_insn_type
FRV_INSN_MMACHS	opcodes/frv-opc.h	/^ , FRV_INSN_MQMULXHU, FRV_INSN_CMQMULHS, FRV_INSN_CMQMULHU, FRV_INSN_MMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMACHU	opcodes/frv-opc.h	/^ , FRV_INSN_MMACHU, FRV_INSN_MMRDHS, FRV_INSN_MMRDHU, FRV_INSN_CMMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMRDHS	opcodes/frv-opc.h	/^ , FRV_INSN_MMACHU, FRV_INSN_MMRDHS, FRV_INSN_MMRDHU, FRV_INSN_CMMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMRDHU	opcodes/frv-opc.h	/^ , FRV_INSN_MMACHU, FRV_INSN_MMRDHS, FRV_INSN_MMRDHU, FRV_INSN_CMMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMULHS	opcodes/frv-opc.h	/^ , FRV_INSN_MDSUBACCS, FRV_INSN_MASACCS, FRV_INSN_MDASACCS, FRV_INSN_MMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMULHU	opcodes/frv-opc.h	/^ , FRV_INSN_MMULHU, FRV_INSN_MMULXHS, FRV_INSN_MMULXHU, FRV_INSN_CMMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMULXHS	opcodes/frv-opc.h	/^ , FRV_INSN_MMULHU, FRV_INSN_MMULXHS, FRV_INSN_MMULXHU, FRV_INSN_CMMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MMULXHU	opcodes/frv-opc.h	/^ , FRV_INSN_MMULHU, FRV_INSN_MMULXHS, FRV_INSN_MMULXHU, FRV_INSN_CMMULHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MNOP	opcodes/frv-opc.h	/^ , FRV_INSN_MBTOHE, FRV_INSN_CMBTOHE, FRV_INSN_MNOP, FRV_INSN_MCLRACC_0$/;"	e	enum:cgen_insn_type
FRV_INSN_MNOT	opcodes/frv-opc.h	/^ , FRV_INSN_CMXOR, FRV_INSN_MNOT, FRV_INSN_CMNOT, FRV_INSN_MROTLI$/;"	e	enum:cgen_insn_type
FRV_INSN_MODELING	sim/frv/profile.h	/^extern enum FRV_INSN_MODELING {$/;"	g
FRV_INSN_MODEL_PASS_1	sim/frv/profile.h	/^  FRV_INSN_MODEL_PASS_1,$/;"	e	enum:FRV_INSN_MODELING
FRV_INSN_MODEL_PASS_2	sim/frv/profile.h	/^  FRV_INSN_MODEL_PASS_2,$/;"	e	enum:FRV_INSN_MODELING
FRV_INSN_MODEL_WRITEBACK	sim/frv/profile.h	/^  FRV_INSN_MODEL_WRITEBACK$/;"	e	enum:FRV_INSN_MODELING
FRV_INSN_MOR	opcodes/frv-opc.h	/^ , FRV_INSN_MOR, FRV_INSN_MXOR, FRV_INSN_CMAND, FRV_INSN_CMOR$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVFG	opcodes/frv-opc.h	/^ , FRV_INSN_CSWAP, FRV_INSN_MOVGF, FRV_INSN_MOVFG, FRV_INSN_MOVGFD$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVFGD	opcodes/frv-opc.h	/^ , FRV_INSN_MOVFGD, FRV_INSN_MOVGFQ, FRV_INSN_MOVFGQ, FRV_INSN_CMOVGF$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVFGQ	opcodes/frv-opc.h	/^ , FRV_INSN_MOVFGD, FRV_INSN_MOVGFQ, FRV_INSN_MOVFGQ, FRV_INSN_CMOVGF$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVGF	opcodes/frv-opc.h	/^ , FRV_INSN_CSWAP, FRV_INSN_MOVGF, FRV_INSN_MOVFG, FRV_INSN_MOVGFD$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVGFD	opcodes/frv-opc.h	/^ , FRV_INSN_CSWAP, FRV_INSN_MOVGF, FRV_INSN_MOVFG, FRV_INSN_MOVGFD$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVGFQ	opcodes/frv-opc.h	/^ , FRV_INSN_MOVFGD, FRV_INSN_MOVGFQ, FRV_INSN_MOVFGQ, FRV_INSN_CMOVGF$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVGS	opcodes/frv-opc.h	/^ , FRV_INSN_CMOVFG, FRV_INSN_CMOVGFD, FRV_INSN_CMOVFGD, FRV_INSN_MOVGS$/;"	e	enum:cgen_insn_type
FRV_INSN_MOVSG	opcodes/frv-opc.h	/^ , FRV_INSN_MOVSG, FRV_INSN_BRA, FRV_INSN_BNO, FRV_INSN_BEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_MPACKH	opcodes/frv-opc.h	/^ , FRV_INSN_MPACKH, FRV_INSN_MDPACKH, FRV_INSN_MUNPACKH, FRV_INSN_MDUNPACKH$/;"	e	enum:cgen_insn_type
FRV_INSN_MQADDHSS	opcodes/frv-opc.h	/^ , FRV_INSN_CMSUBHUS, FRV_INSN_MQADDHSS, FRV_INSN_MQADDHUS, FRV_INSN_MQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQADDHUS	opcodes/frv-opc.h	/^ , FRV_INSN_CMSUBHUS, FRV_INSN_MQADDHSS, FRV_INSN_MQADDHUS, FRV_INSN_MQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQCPXIS	opcodes/frv-opc.h	/^ , FRV_INSN_MQCPXRS, FRV_INSN_MQCPXRU, FRV_INSN_MQCPXIS, FRV_INSN_MQCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MQCPXIU	opcodes/frv-opc.h	/^ , FRV_INSN_MQCPXRS, FRV_INSN_MQCPXRU, FRV_INSN_MQCPXIS, FRV_INSN_MQCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MQCPXRS	opcodes/frv-opc.h	/^ , FRV_INSN_MQCPXRS, FRV_INSN_MQCPXRU, FRV_INSN_MQCPXIS, FRV_INSN_MQCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MQCPXRU	opcodes/frv-opc.h	/^ , FRV_INSN_MQCPXRS, FRV_INSN_MQCPXRU, FRV_INSN_MQCPXIS, FRV_INSN_MQCPXIU$/;"	e	enum:cgen_insn_type
FRV_INSN_MQLCLRHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQSUBHUS, FRV_INSN_MQLCLRHS, FRV_INSN_MQLMTHS, FRV_INSN_MQSLLHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MQLMTHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQSUBHUS, FRV_INSN_MQLCLRHS, FRV_INSN_MQLMTHS, FRV_INSN_MQSLLHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMACHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMMACHU, FRV_INSN_MQMACHS, FRV_INSN_MQMACHU, FRV_INSN_CMQMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMACHU	opcodes/frv-opc.h	/^ , FRV_INSN_CMMACHU, FRV_INSN_MQMACHS, FRV_INSN_MQMACHU, FRV_INSN_CMQMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMACXHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQMACHU, FRV_INSN_MQXMACHS, FRV_INSN_MQXMACXHS, FRV_INSN_MQMACXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMULHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMMULHU, FRV_INSN_MQMULHS, FRV_INSN_MQMULHU, FRV_INSN_MQMULXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMULHU	opcodes/frv-opc.h	/^ , FRV_INSN_CMMULHU, FRV_INSN_MQMULHS, FRV_INSN_MQMULHU, FRV_INSN_MQMULXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMULXHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMMULHU, FRV_INSN_MQMULHS, FRV_INSN_MQMULHU, FRV_INSN_MQMULXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQMULXHU	opcodes/frv-opc.h	/^ , FRV_INSN_MQMULXHU, FRV_INSN_CMQMULHS, FRV_INSN_CMQMULHU, FRV_INSN_MMACHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQSATHS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSATHS, FRV_INSN_MSATHU, FRV_INSN_MCMPSH, FRV_INSN_MCMPUH$/;"	e	enum:cgen_insn_type
FRV_INSN_MQSLLHI	opcodes/frv-opc.h	/^ , FRV_INSN_CMQSUBHUS, FRV_INSN_MQLCLRHS, FRV_INSN_MQLMTHS, FRV_INSN_MQSLLHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MQSRAHI	opcodes/frv-opc.h	/^ , FRV_INSN_MQSRAHI, FRV_INSN_MADDACCS, FRV_INSN_MSUBACCS, FRV_INSN_MDADDACCS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQSUBHSS	opcodes/frv-opc.h	/^ , FRV_INSN_CMSUBHUS, FRV_INSN_MQADDHSS, FRV_INSN_MQADDHUS, FRV_INSN_MQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQSUBHUS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSUBHUS, FRV_INSN_CMQADDHSS, FRV_INSN_CMQADDHUS, FRV_INSN_CMQSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQXMACHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQMACHU, FRV_INSN_MQXMACHS, FRV_INSN_MQXMACXHS, FRV_INSN_MQMACXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MQXMACXHS	opcodes/frv-opc.h	/^ , FRV_INSN_CMQMACHU, FRV_INSN_MQXMACHS, FRV_INSN_MQXMACXHS, FRV_INSN_MQMACXHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MRDACC	opcodes/frv-opc.h	/^ , FRV_INSN_MCLRACC_1, FRV_INSN_MRDACC, FRV_INSN_MRDACCG, FRV_INSN_MWTACC$/;"	e	enum:cgen_insn_type
FRV_INSN_MRDACCG	opcodes/frv-opc.h	/^ , FRV_INSN_MCLRACC_1, FRV_INSN_MRDACC, FRV_INSN_MRDACCG, FRV_INSN_MWTACC$/;"	e	enum:cgen_insn_type
FRV_INSN_MROTLI	opcodes/frv-opc.h	/^ , FRV_INSN_CMXOR, FRV_INSN_MNOT, FRV_INSN_CMNOT, FRV_INSN_MROTLI$/;"	e	enum:cgen_insn_type
FRV_INSN_MROTRI	opcodes/frv-opc.h	/^ , FRV_INSN_MROTRI, FRV_INSN_MWCUT, FRV_INSN_MWCUTI, FRV_INSN_MCUT$/;"	e	enum:cgen_insn_type
FRV_INSN_MSATHS	opcodes/frv-opc.h	/^ , FRV_INSN_MDROTLI, FRV_INSN_MCPLHI, FRV_INSN_MCPLI, FRV_INSN_MSATHS$/;"	e	enum:cgen_insn_type
FRV_INSN_MSATHU	opcodes/frv-opc.h	/^ , FRV_INSN_MQSATHS, FRV_INSN_MSATHU, FRV_INSN_MCMPSH, FRV_INSN_MCMPUH$/;"	e	enum:cgen_insn_type
FRV_INSN_MSLLHI	opcodes/frv-opc.h	/^ , FRV_INSN_MAVEH, FRV_INSN_MSLLHI, FRV_INSN_MSRLHI, FRV_INSN_MSRAHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MSRAHI	opcodes/frv-opc.h	/^ , FRV_INSN_MAVEH, FRV_INSN_MSLLHI, FRV_INSN_MSRLHI, FRV_INSN_MSRAHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MSRLHI	opcodes/frv-opc.h	/^ , FRV_INSN_MAVEH, FRV_INSN_MSLLHI, FRV_INSN_MSRLHI, FRV_INSN_MSRAHI$/;"	e	enum:cgen_insn_type
FRV_INSN_MSUBACCS	opcodes/frv-opc.h	/^ , FRV_INSN_MQSRAHI, FRV_INSN_MADDACCS, FRV_INSN_MSUBACCS, FRV_INSN_MDADDACCS$/;"	e	enum:cgen_insn_type
FRV_INSN_MSUBHSS	opcodes/frv-opc.h	/^ , FRV_INSN_MABSHS, FRV_INSN_MADDHSS, FRV_INSN_MADDHUS, FRV_INSN_MSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MSUBHUS	opcodes/frv-opc.h	/^ , FRV_INSN_MSUBHUS, FRV_INSN_CMADDHSS, FRV_INSN_CMADDHUS, FRV_INSN_CMSUBHSS$/;"	e	enum:cgen_insn_type
FRV_INSN_MTRAP	opcodes/frv-opc.h	/^ , FRV_INSN_FTIO, FRV_INSN_BREAK, FRV_INSN_MTRAP, FRV_INSN_ANDCR$/;"	e	enum:cgen_insn_type
FRV_INSN_MUNPACKH	opcodes/frv-opc.h	/^ , FRV_INSN_MPACKH, FRV_INSN_MDPACKH, FRV_INSN_MUNPACKH, FRV_INSN_MDUNPACKH$/;"	e	enum:cgen_insn_type
FRV_INSN_MWCUT	opcodes/frv-opc.h	/^ , FRV_INSN_MROTRI, FRV_INSN_MWCUT, FRV_INSN_MWCUTI, FRV_INSN_MCUT$/;"	e	enum:cgen_insn_type
FRV_INSN_MWCUTI	opcodes/frv-opc.h	/^ , FRV_INSN_MROTRI, FRV_INSN_MWCUT, FRV_INSN_MWCUTI, FRV_INSN_MCUT$/;"	e	enum:cgen_insn_type
FRV_INSN_MWTACC	opcodes/frv-opc.h	/^ , FRV_INSN_MCLRACC_1, FRV_INSN_MRDACC, FRV_INSN_MRDACCG, FRV_INSN_MWTACC$/;"	e	enum:cgen_insn_type
FRV_INSN_MWTACCG	opcodes/frv-opc.h	/^ , FRV_INSN_MWTACCG, FRV_INSN_MCOP1, FRV_INSN_MCOP2, FRV_INSN_FNOP$/;"	e	enum:cgen_insn_type
FRV_INSN_MXOR	opcodes/frv-opc.h	/^ , FRV_INSN_MOR, FRV_INSN_MXOR, FRV_INSN_CMAND, FRV_INSN_CMOR$/;"	e	enum:cgen_insn_type
FRV_INSN_NANDCR	opcodes/frv-opc.h	/^ , FRV_INSN_ORCR, FRV_INSN_XORCR, FRV_INSN_NANDCR, FRV_INSN_NORCR$/;"	e	enum:cgen_insn_type
FRV_INSN_NANDNCR	opcodes/frv-opc.h	/^ , FRV_INSN_ANDNCR, FRV_INSN_ORNCR, FRV_INSN_NANDNCR, FRV_INSN_NORNCR$/;"	e	enum:cgen_insn_type
FRV_INSN_NFADDS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMULS, FRV_INSN_CFDIVS, FRV_INSN_NFADDS, FRV_INSN_NFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDADDS	opcodes/frv-opc.h	/^ , FRV_INSN_FDSADS, FRV_INSN_FDMULCS, FRV_INSN_NFDMULCS, FRV_INSN_NFDADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDCMPS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDCMPS, FRV_INSN_MHSETLOS, FRV_INSN_MHSETHIS, FRV_INSN_MHDSETS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDDIVS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDSUBS, FRV_INSN_NFDMULS, FRV_INSN_NFDDIVS, FRV_INSN_NFDSADS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDITOS	opcodes/frv-opc.h	/^ , FRV_INSN_FDITOS, FRV_INSN_FDSTOI, FRV_INSN_NFDITOS, FRV_INSN_NFDSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDIVS	opcodes/frv-opc.h	/^ , FRV_INSN_NFMULS, FRV_INSN_NFDIVS, FRV_INSN_FCMPS, FRV_INSN_FCMPD$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDMADDS	opcodes/frv-opc.h	/^ , FRV_INSN_FMADDD, FRV_INSN_FMSUBD, FRV_INSN_FDMADDS, FRV_INSN_NFDMADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDMAS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDMAS, FRV_INSN_NFDMSS, FRV_INSN_CFMAS, FRV_INSN_CFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDMSS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDMAS, FRV_INSN_NFDMSS, FRV_INSN_CFMAS, FRV_INSN_CFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDMULCS	opcodes/frv-opc.h	/^ , FRV_INSN_FDSADS, FRV_INSN_FDMULCS, FRV_INSN_NFDMULCS, FRV_INSN_NFDADDS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDMULS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDSUBS, FRV_INSN_NFDMULS, FRV_INSN_NFDDIVS, FRV_INSN_NFDSADS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDSADS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDSUBS, FRV_INSN_NFDMULS, FRV_INSN_NFDDIVS, FRV_INSN_NFDSADS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDSQRTS	opcodes/frv-opc.h	/^ , FRV_INSN_FSQRTS, FRV_INSN_FDSQRTS, FRV_INSN_NFDSQRTS, FRV_INSN_FSQRTD$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDSTOI	opcodes/frv-opc.h	/^ , FRV_INSN_FDITOS, FRV_INSN_FDSTOI, FRV_INSN_NFDITOS, FRV_INSN_NFDSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_NFDSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_NFDSUBS, FRV_INSN_NFDMULS, FRV_INSN_NFDDIVS, FRV_INSN_NFDSADS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFITOS	opcodes/frv-opc.h	/^ , FRV_INSN_CFITOS, FRV_INSN_CFSTOI, FRV_INSN_NFITOS, FRV_INSN_NFSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_NFMADDS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMADDS, FRV_INSN_CFMSUBS, FRV_INSN_NFMADDS, FRV_INSN_NFMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFMAS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAD, FRV_INSN_FMSD, FRV_INSN_NFMAS, FRV_INSN_NFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFMSS	opcodes/frv-opc.h	/^ , FRV_INSN_FMAD, FRV_INSN_FMSD, FRV_INSN_NFMAS, FRV_INSN_NFMSS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFMSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMADDS, FRV_INSN_CFMSUBS, FRV_INSN_NFMADDS, FRV_INSN_NFMSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFMULS	opcodes/frv-opc.h	/^ , FRV_INSN_NFMULS, FRV_INSN_NFDIVS, FRV_INSN_FCMPS, FRV_INSN_FCMPD$/;"	e	enum:cgen_insn_type
FRV_INSN_NFSQRTS	opcodes/frv-opc.h	/^ , FRV_INSN_CFSQRTS, FRV_INSN_NFSQRTS, FRV_INSN_FADDS, FRV_INSN_FSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_NFSTOI	opcodes/frv-opc.h	/^ , FRV_INSN_CFITOS, FRV_INSN_CFSTOI, FRV_INSN_NFITOS, FRV_INSN_NFSTOI$/;"	e	enum:cgen_insn_type
FRV_INSN_NFSUBS	opcodes/frv-opc.h	/^ , FRV_INSN_CFMULS, FRV_INSN_CFDIVS, FRV_INSN_NFADDS, FRV_INSN_NFSUBS$/;"	e	enum:cgen_insn_type
FRV_INSN_NLD	opcodes/frv-opc.h	/^ , FRV_INSN_NLDUB, FRV_INSN_NLDSH, FRV_INSN_NLDUH, FRV_INSN_NLD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDBF	opcodes/frv-opc.h	/^ , FRV_INSN_NLDBF, FRV_INSN_NLDHF, FRV_INSN_NLDF, FRV_INSN_LDD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDBFI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDI, FRV_INSN_NLDBFI, FRV_INSN_NLDHFI, FRV_INSN_NLDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDBFU	opcodes/frv-opc.h	/^ , FRV_INSN_LDHFU, FRV_INSN_LDFU, FRV_INSN_LDCU, FRV_INSN_NLDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDD	opcodes/frv-opc.h	/^ , FRV_INSN_LDDF, FRV_INSN_LDDC, FRV_INSN_NLDD, FRV_INSN_NLDDF$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDDF	opcodes/frv-opc.h	/^ , FRV_INSN_LDDF, FRV_INSN_LDDC, FRV_INSN_NLDD, FRV_INSN_NLDDF$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDDFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDDI, FRV_INSN_LDDFI, FRV_INSN_NLDDI, FRV_INSN_NLDDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDDFU	opcodes/frv-opc.h	/^ , FRV_INSN_LDDFU, FRV_INSN_LDDCU, FRV_INSN_NLDDFU, FRV_INSN_LDQU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDDI	opcodes/frv-opc.h	/^ , FRV_INSN_LDDI, FRV_INSN_LDDFI, FRV_INSN_NLDDI, FRV_INSN_NLDDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDDU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDHFU, FRV_INSN_NLDFU, FRV_INSN_LDDU, FRV_INSN_NLDDU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDF	opcodes/frv-opc.h	/^ , FRV_INSN_NLDBF, FRV_INSN_NLDHF, FRV_INSN_NLDF, FRV_INSN_LDD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDFI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDI, FRV_INSN_NLDBFI, FRV_INSN_NLDHFI, FRV_INSN_NLDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDFU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDHFU, FRV_INSN_NLDFU, FRV_INSN_LDDU, FRV_INSN_NLDDU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDHF	opcodes/frv-opc.h	/^ , FRV_INSN_NLDBF, FRV_INSN_NLDHF, FRV_INSN_NLDF, FRV_INSN_LDD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDHFI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDI, FRV_INSN_NLDBFI, FRV_INSN_NLDHFI, FRV_INSN_NLDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDHFU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDHFU, FRV_INSN_NLDFU, FRV_INSN_LDDU, FRV_INSN_NLDDU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDI, FRV_INSN_NLDBFI, FRV_INSN_NLDHFI, FRV_INSN_NLDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDQ	opcodes/frv-opc.h	/^ , FRV_INSN_LDQ, FRV_INSN_LDQF, FRV_INSN_LDQC, FRV_INSN_NLDQ$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDQF	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQF, FRV_INSN_LDSBU, FRV_INSN_LDUBU, FRV_INSN_LDSHU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDQFI	opcodes/frv-opc.h	/^ , FRV_INSN_LDQI, FRV_INSN_LDQFI, FRV_INSN_NLDQFI, FRV_INSN_STB$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDQFU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQU, FRV_INSN_LDQFU, FRV_INSN_LDQCU, FRV_INSN_NLDQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDQU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDQU, FRV_INSN_LDQFU, FRV_INSN_LDQCU, FRV_INSN_NLDQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSB	opcodes/frv-opc.h	/^ , FRV_INSN_LDHF, FRV_INSN_LDF, FRV_INSN_LDC, FRV_INSN_NLDSB$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSBI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSBI, FRV_INSN_NLDUBI, FRV_INSN_NLDSHI, FRV_INSN_NLDUHI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSBU	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHU, FRV_INSN_LDU, FRV_INSN_NLDSBU, FRV_INSN_NLDUBU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSH	opcodes/frv-opc.h	/^ , FRV_INSN_NLDUB, FRV_INSN_NLDSH, FRV_INSN_NLDUH, FRV_INSN_NLD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSHI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSBI, FRV_INSN_NLDUBI, FRV_INSN_NLDSHI, FRV_INSN_NLDUHI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDSHU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSHU, FRV_INSN_NLDUHU, FRV_INSN_NLDU, FRV_INSN_LDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSHU, FRV_INSN_NLDUHU, FRV_INSN_NLDU, FRV_INSN_LDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUB	opcodes/frv-opc.h	/^ , FRV_INSN_NLDUB, FRV_INSN_NLDSH, FRV_INSN_NLDUH, FRV_INSN_NLD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUBI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSBI, FRV_INSN_NLDUBI, FRV_INSN_NLDSHI, FRV_INSN_NLDUHI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUBU	opcodes/frv-opc.h	/^ , FRV_INSN_LDUHU, FRV_INSN_LDU, FRV_INSN_NLDSBU, FRV_INSN_NLDUBU$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUH	opcodes/frv-opc.h	/^ , FRV_INSN_NLDUB, FRV_INSN_NLDSH, FRV_INSN_NLDUH, FRV_INSN_NLD$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUHI	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSBI, FRV_INSN_NLDUBI, FRV_INSN_NLDSHI, FRV_INSN_NLDUHI$/;"	e	enum:cgen_insn_type
FRV_INSN_NLDUHU	opcodes/frv-opc.h	/^ , FRV_INSN_NLDSHU, FRV_INSN_NLDUHU, FRV_INSN_NLDU, FRV_INSN_LDBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_NORCR	opcodes/frv-opc.h	/^ , FRV_INSN_ORCR, FRV_INSN_XORCR, FRV_INSN_NANDCR, FRV_INSN_NORCR$/;"	e	enum:cgen_insn_type
FRV_INSN_NORNCR	opcodes/frv-opc.h	/^ , FRV_INSN_ANDNCR, FRV_INSN_ORNCR, FRV_INSN_NANDNCR, FRV_INSN_NORNCR$/;"	e	enum:cgen_insn_type
FRV_INSN_NOT	opcodes/frv-opc.h	/^ , FRV_INSN_OR, FRV_INSN_XOR, FRV_INSN_NOT, FRV_INSN_SDIV$/;"	e	enum:cgen_insn_type
FRV_INSN_NOTCR	opcodes/frv-opc.h	/^ , FRV_INSN_NOTCR, FRV_INSN_CKRA, FRV_INSN_CKNO, FRV_INSN_CKEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_NO_MODELING	sim/frv/profile.h	/^  FRV_INSN_NO_MODELING = 0,$/;"	e	enum:FRV_INSN_MODELING
FRV_INSN_NSDIV	opcodes/frv-opc.h	/^ , FRV_INSN_NSDIV, FRV_INSN_UDIV, FRV_INSN_NUDIV, FRV_INSN_SMUL$/;"	e	enum:cgen_insn_type
FRV_INSN_NSDIVI	opcodes/frv-opc.h	/^ , FRV_INSN_XORI, FRV_INSN_SDIVI, FRV_INSN_NSDIVI, FRV_INSN_UDIVI$/;"	e	enum:cgen_insn_type
FRV_INSN_NUDIV	opcodes/frv-opc.h	/^ , FRV_INSN_NSDIV, FRV_INSN_UDIV, FRV_INSN_NUDIV, FRV_INSN_SMUL$/;"	e	enum:cgen_insn_type
FRV_INSN_NUDIVI	opcodes/frv-opc.h	/^ , FRV_INSN_NUDIVI, FRV_INSN_SMULI, FRV_INSN_UMULI, FRV_INSN_SLLI$/;"	e	enum:cgen_insn_type
FRV_INSN_OR	opcodes/frv-opc.h	/^ , FRV_INSN_OR, FRV_INSN_XOR, FRV_INSN_NOT, FRV_INSN_SDIV$/;"	e	enum:cgen_insn_type
FRV_INSN_ORCC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBCC, FRV_INSN_ANDCC, FRV_INSN_ORCC, FRV_INSN_XORCC$/;"	e	enum:cgen_insn_type
FRV_INSN_ORCR	opcodes/frv-opc.h	/^ , FRV_INSN_ORCR, FRV_INSN_XORCR, FRV_INSN_NANDCR, FRV_INSN_NORCR$/;"	e	enum:cgen_insn_type
FRV_INSN_ORI	opcodes/frv-opc.h	/^ , FRV_INSN_ADDI, FRV_INSN_SUBI, FRV_INSN_ANDI, FRV_INSN_ORI$/;"	e	enum:cgen_insn_type
FRV_INSN_ORICC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBICC, FRV_INSN_ANDICC, FRV_INSN_ORICC, FRV_INSN_XORICC$/;"	e	enum:cgen_insn_type
FRV_INSN_ORNCR	opcodes/frv-opc.h	/^ , FRV_INSN_ANDNCR, FRV_INSN_ORNCR, FRV_INSN_NANDNCR, FRV_INSN_NORNCR$/;"	e	enum:cgen_insn_type
FRV_INSN_REI	opcodes/frv-opc.h	/^ , FRV_INSN_REI, FRV_INSN_TRA, FRV_INSN_TNO, FRV_INSN_TEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_RETT	opcodes/frv-opc.h	/^ , FRV_INSN_JMPIL, FRV_INSN_CALLIL, FRV_INSN_CALL, FRV_INSN_RETT$/;"	e	enum:cgen_insn_type
FRV_INSN_SCAN	opcodes/frv-opc.h	/^ , FRV_INSN_SCUTSS, FRV_INSN_SCAN, FRV_INSN_CADD, FRV_INSN_CSUB$/;"	e	enum:cgen_insn_type
FRV_INSN_SCANI	opcodes/frv-opc.h	/^ , FRV_INSN_SRLI, FRV_INSN_SRAI, FRV_INSN_SCANI, FRV_INSN_ADDICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SCUTSS	opcodes/frv-opc.h	/^ , FRV_INSN_SCUTSS, FRV_INSN_SCAN, FRV_INSN_CADD, FRV_INSN_CSUB$/;"	e	enum:cgen_insn_type
FRV_INSN_SDIV	opcodes/frv-opc.h	/^ , FRV_INSN_OR, FRV_INSN_XOR, FRV_INSN_NOT, FRV_INSN_SDIV$/;"	e	enum:cgen_insn_type
FRV_INSN_SDIVI	opcodes/frv-opc.h	/^ , FRV_INSN_XORI, FRV_INSN_SDIVI, FRV_INSN_NSDIVI, FRV_INSN_UDIVI$/;"	e	enum:cgen_insn_type
FRV_INSN_SETHI	opcodes/frv-opc.h	/^ , FRV_INSN_SETHI, FRV_INSN_SETLOS, FRV_INSN_LDSB, FRV_INSN_LDUB$/;"	e	enum:cgen_insn_type
FRV_INSN_SETLO	opcodes/frv-opc.h	/^ , FRV_INSN_SUBXICC, FRV_INSN_CMPB, FRV_INSN_CMPBA, FRV_INSN_SETLO$/;"	e	enum:cgen_insn_type
FRV_INSN_SETLOS	opcodes/frv-opc.h	/^ , FRV_INSN_SETHI, FRV_INSN_SETLOS, FRV_INSN_LDSB, FRV_INSN_LDUB$/;"	e	enum:cgen_insn_type
FRV_INSN_SLASS	opcodes/frv-opc.h	/^ , FRV_INSN_SLL, FRV_INSN_SRL, FRV_INSN_SRA, FRV_INSN_SLASS$/;"	e	enum:cgen_insn_type
FRV_INSN_SLL	opcodes/frv-opc.h	/^ , FRV_INSN_SLL, FRV_INSN_SRL, FRV_INSN_SRA, FRV_INSN_SLASS$/;"	e	enum:cgen_insn_type
FRV_INSN_SLLCC	opcodes/frv-opc.h	/^ , FRV_INSN_SLLCC, FRV_INSN_SRLCC, FRV_INSN_SRACC, FRV_INSN_SMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_SLLI	opcodes/frv-opc.h	/^ , FRV_INSN_NUDIVI, FRV_INSN_SMULI, FRV_INSN_UMULI, FRV_INSN_SLLI$/;"	e	enum:cgen_insn_type
FRV_INSN_SLLICC	opcodes/frv-opc.h	/^ , FRV_INSN_SMULICC, FRV_INSN_UMULICC, FRV_INSN_SLLICC, FRV_INSN_SRLICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SMASS	opcodes/frv-opc.h	/^ , FRV_INSN_UMUL, FRV_INSN_SMU, FRV_INSN_SMASS, FRV_INSN_SMSSS$/;"	e	enum:cgen_insn_type
FRV_INSN_SMSSS	opcodes/frv-opc.h	/^ , FRV_INSN_UMUL, FRV_INSN_SMU, FRV_INSN_SMASS, FRV_INSN_SMSSS$/;"	e	enum:cgen_insn_type
FRV_INSN_SMU	opcodes/frv-opc.h	/^ , FRV_INSN_UMUL, FRV_INSN_SMU, FRV_INSN_SMASS, FRV_INSN_SMSSS$/;"	e	enum:cgen_insn_type
FRV_INSN_SMUL	opcodes/frv-opc.h	/^ , FRV_INSN_NSDIV, FRV_INSN_UDIV, FRV_INSN_NUDIV, FRV_INSN_SMUL$/;"	e	enum:cgen_insn_type
FRV_INSN_SMULCC	opcodes/frv-opc.h	/^ , FRV_INSN_SLLCC, FRV_INSN_SRLCC, FRV_INSN_SRACC, FRV_INSN_SMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_SMULI	opcodes/frv-opc.h	/^ , FRV_INSN_NUDIVI, FRV_INSN_SMULI, FRV_INSN_UMULI, FRV_INSN_SLLI$/;"	e	enum:cgen_insn_type
FRV_INSN_SMULICC	opcodes/frv-opc.h	/^ , FRV_INSN_SMULICC, FRV_INSN_UMULICC, FRV_INSN_SLLICC, FRV_INSN_SRLICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRA	opcodes/frv-opc.h	/^ , FRV_INSN_SLL, FRV_INSN_SRL, FRV_INSN_SRA, FRV_INSN_SLASS$/;"	e	enum:cgen_insn_type
FRV_INSN_SRACC	opcodes/frv-opc.h	/^ , FRV_INSN_SLLCC, FRV_INSN_SRLCC, FRV_INSN_SRACC, FRV_INSN_SMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRAI	opcodes/frv-opc.h	/^ , FRV_INSN_SRLI, FRV_INSN_SRAI, FRV_INSN_SCANI, FRV_INSN_ADDICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRAICC	opcodes/frv-opc.h	/^ , FRV_INSN_SRAICC, FRV_INSN_ADDXI, FRV_INSN_SUBXI, FRV_INSN_ADDXICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRL	opcodes/frv-opc.h	/^ , FRV_INSN_SLL, FRV_INSN_SRL, FRV_INSN_SRA, FRV_INSN_SLASS$/;"	e	enum:cgen_insn_type
FRV_INSN_SRLCC	opcodes/frv-opc.h	/^ , FRV_INSN_SLLCC, FRV_INSN_SRLCC, FRV_INSN_SRACC, FRV_INSN_SMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRLI	opcodes/frv-opc.h	/^ , FRV_INSN_SRLI, FRV_INSN_SRAI, FRV_INSN_SCANI, FRV_INSN_ADDICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SRLICC	opcodes/frv-opc.h	/^ , FRV_INSN_SMULICC, FRV_INSN_UMULICC, FRV_INSN_SLLICC, FRV_INSN_SRLICC$/;"	e	enum:cgen_insn_type
FRV_INSN_ST	opcodes/frv-opc.h	/^ , FRV_INSN_STH, FRV_INSN_ST, FRV_INSN_STBF, FRV_INSN_STHF$/;"	e	enum:cgen_insn_type
FRV_INSN_STB	opcodes/frv-opc.h	/^ , FRV_INSN_LDQI, FRV_INSN_LDQFI, FRV_INSN_NLDQFI, FRV_INSN_STB$/;"	e	enum:cgen_insn_type
FRV_INSN_STBF	opcodes/frv-opc.h	/^ , FRV_INSN_STH, FRV_INSN_ST, FRV_INSN_STBF, FRV_INSN_STHF$/;"	e	enum:cgen_insn_type
FRV_INSN_STBFI	opcodes/frv-opc.h	/^ , FRV_INSN_STBI, FRV_INSN_STHI, FRV_INSN_STI, FRV_INSN_STBFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STBFU	opcodes/frv-opc.h	/^ , FRV_INSN_STBU, FRV_INSN_STHU, FRV_INSN_STU, FRV_INSN_STBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STBI	opcodes/frv-opc.h	/^ , FRV_INSN_STBI, FRV_INSN_STHI, FRV_INSN_STI, FRV_INSN_STBFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STBU	opcodes/frv-opc.h	/^ , FRV_INSN_STBU, FRV_INSN_STHU, FRV_INSN_STU, FRV_INSN_STBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STC	opcodes/frv-opc.h	/^ , FRV_INSN_STF, FRV_INSN_STC, FRV_INSN_STD, FRV_INSN_STDF$/;"	e	enum:cgen_insn_type
FRV_INSN_STCU	opcodes/frv-opc.h	/^ , FRV_INSN_STHFU, FRV_INSN_STFU, FRV_INSN_STCU, FRV_INSN_STDU$/;"	e	enum:cgen_insn_type
FRV_INSN_STD	opcodes/frv-opc.h	/^ , FRV_INSN_STF, FRV_INSN_STC, FRV_INSN_STD, FRV_INSN_STDF$/;"	e	enum:cgen_insn_type
FRV_INSN_STDC	opcodes/frv-opc.h	/^ , FRV_INSN_STDC, FRV_INSN_STQ, FRV_INSN_STQF, FRV_INSN_STQC$/;"	e	enum:cgen_insn_type
FRV_INSN_STDCU	opcodes/frv-opc.h	/^ , FRV_INSN_STDFU, FRV_INSN_STDCU, FRV_INSN_STQU, FRV_INSN_STQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STDF	opcodes/frv-opc.h	/^ , FRV_INSN_STF, FRV_INSN_STC, FRV_INSN_STD, FRV_INSN_STDF$/;"	e	enum:cgen_insn_type
FRV_INSN_STDFI	opcodes/frv-opc.h	/^ , FRV_INSN_STHFI, FRV_INSN_STFI, FRV_INSN_STDI, FRV_INSN_STDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STDFU	opcodes/frv-opc.h	/^ , FRV_INSN_STDFU, FRV_INSN_STDCU, FRV_INSN_STQU, FRV_INSN_STQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STDI	opcodes/frv-opc.h	/^ , FRV_INSN_STHFI, FRV_INSN_STFI, FRV_INSN_STDI, FRV_INSN_STDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STDU	opcodes/frv-opc.h	/^ , FRV_INSN_STHFU, FRV_INSN_STFU, FRV_INSN_STCU, FRV_INSN_STDU$/;"	e	enum:cgen_insn_type
FRV_INSN_STF	opcodes/frv-opc.h	/^ , FRV_INSN_STF, FRV_INSN_STC, FRV_INSN_STD, FRV_INSN_STDF$/;"	e	enum:cgen_insn_type
FRV_INSN_STFI	opcodes/frv-opc.h	/^ , FRV_INSN_STHFI, FRV_INSN_STFI, FRV_INSN_STDI, FRV_INSN_STDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STFU	opcodes/frv-opc.h	/^ , FRV_INSN_STHFU, FRV_INSN_STFU, FRV_INSN_STCU, FRV_INSN_STDU$/;"	e	enum:cgen_insn_type
FRV_INSN_STH	opcodes/frv-opc.h	/^ , FRV_INSN_STH, FRV_INSN_ST, FRV_INSN_STBF, FRV_INSN_STHF$/;"	e	enum:cgen_insn_type
FRV_INSN_STHF	opcodes/frv-opc.h	/^ , FRV_INSN_STH, FRV_INSN_ST, FRV_INSN_STBF, FRV_INSN_STHF$/;"	e	enum:cgen_insn_type
FRV_INSN_STHFI	opcodes/frv-opc.h	/^ , FRV_INSN_STHFI, FRV_INSN_STFI, FRV_INSN_STDI, FRV_INSN_STDFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STHFU	opcodes/frv-opc.h	/^ , FRV_INSN_STHFU, FRV_INSN_STFU, FRV_INSN_STCU, FRV_INSN_STDU$/;"	e	enum:cgen_insn_type
FRV_INSN_STHI	opcodes/frv-opc.h	/^ , FRV_INSN_STBI, FRV_INSN_STHI, FRV_INSN_STI, FRV_INSN_STBFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STHU	opcodes/frv-opc.h	/^ , FRV_INSN_STBU, FRV_INSN_STHU, FRV_INSN_STU, FRV_INSN_STBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STI	opcodes/frv-opc.h	/^ , FRV_INSN_STBI, FRV_INSN_STHI, FRV_INSN_STI, FRV_INSN_STBFI$/;"	e	enum:cgen_insn_type
FRV_INSN_STQ	opcodes/frv-opc.h	/^ , FRV_INSN_STDC, FRV_INSN_STQ, FRV_INSN_STQF, FRV_INSN_STQC$/;"	e	enum:cgen_insn_type
FRV_INSN_STQC	opcodes/frv-opc.h	/^ , FRV_INSN_STDC, FRV_INSN_STQ, FRV_INSN_STQF, FRV_INSN_STQC$/;"	e	enum:cgen_insn_type
FRV_INSN_STQCU	opcodes/frv-opc.h	/^ , FRV_INSN_STQCU, FRV_INSN_CLDSB, FRV_INSN_CLDUB, FRV_INSN_CLDSH$/;"	e	enum:cgen_insn_type
FRV_INSN_STQF	opcodes/frv-opc.h	/^ , FRV_INSN_STDC, FRV_INSN_STQ, FRV_INSN_STQF, FRV_INSN_STQC$/;"	e	enum:cgen_insn_type
FRV_INSN_STQFI	opcodes/frv-opc.h	/^ , FRV_INSN_STQI, FRV_INSN_STQFI, FRV_INSN_SWAP, FRV_INSN_SWAPI$/;"	e	enum:cgen_insn_type
FRV_INSN_STQFU	opcodes/frv-opc.h	/^ , FRV_INSN_STDFU, FRV_INSN_STDCU, FRV_INSN_STQU, FRV_INSN_STQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STQI	opcodes/frv-opc.h	/^ , FRV_INSN_STQI, FRV_INSN_STQFI, FRV_INSN_SWAP, FRV_INSN_SWAPI$/;"	e	enum:cgen_insn_type
FRV_INSN_STQU	opcodes/frv-opc.h	/^ , FRV_INSN_STDFU, FRV_INSN_STDCU, FRV_INSN_STQU, FRV_INSN_STQFU$/;"	e	enum:cgen_insn_type
FRV_INSN_STU	opcodes/frv-opc.h	/^ , FRV_INSN_STBU, FRV_INSN_STHU, FRV_INSN_STU, FRV_INSN_STBFU$/;"	e	enum:cgen_insn_type
FRV_INSN_SUB	opcodes/frv-opc.h	/^  FRV_INSN_INVALID, FRV_INSN_ADD, FRV_INSN_SUB, FRV_INSN_AND$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBCC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBCC, FRV_INSN_ANDCC, FRV_INSN_ORCC, FRV_INSN_XORCC$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBI	opcodes/frv-opc.h	/^ , FRV_INSN_ADDI, FRV_INSN_SUBI, FRV_INSN_ANDI, FRV_INSN_ORI$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBICC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBICC, FRV_INSN_ANDICC, FRV_INSN_ORICC, FRV_INSN_XORICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBSS	opcodes/frv-opc.h	/^ , FRV_INSN_ADDXCC, FRV_INSN_SUBXCC, FRV_INSN_ADDSS, FRV_INSN_SUBSS$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBX	opcodes/frv-opc.h	/^ , FRV_INSN_CSRLCC, FRV_INSN_CSRACC, FRV_INSN_ADDX, FRV_INSN_SUBX$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBXCC	opcodes/frv-opc.h	/^ , FRV_INSN_ADDXCC, FRV_INSN_SUBXCC, FRV_INSN_ADDSS, FRV_INSN_SUBSS$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBXI	opcodes/frv-opc.h	/^ , FRV_INSN_SRAICC, FRV_INSN_ADDXI, FRV_INSN_SUBXI, FRV_INSN_ADDXICC$/;"	e	enum:cgen_insn_type
FRV_INSN_SUBXICC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBXICC, FRV_INSN_CMPB, FRV_INSN_CMPBA, FRV_INSN_SETLO$/;"	e	enum:cgen_insn_type
FRV_INSN_SWAP	opcodes/frv-opc.h	/^ , FRV_INSN_STQI, FRV_INSN_STQFI, FRV_INSN_SWAP, FRV_INSN_SWAPI$/;"	e	enum:cgen_insn_type
FRV_INSN_SWAPI	opcodes/frv-opc.h	/^ , FRV_INSN_STQI, FRV_INSN_STQFI, FRV_INSN_SWAP, FRV_INSN_SWAPI$/;"	e	enum:cgen_insn_type
FRV_INSN_TC	opcodes/frv-opc.h	/^ , FRV_INSN_TGE, FRV_INSN_TLS, FRV_INSN_THI, FRV_INSN_TC$/;"	e	enum:cgen_insn_type
FRV_INSN_TEQ	opcodes/frv-opc.h	/^ , FRV_INSN_REI, FRV_INSN_TRA, FRV_INSN_TNO, FRV_INSN_TEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TGE	opcodes/frv-opc.h	/^ , FRV_INSN_TGE, FRV_INSN_TLS, FRV_INSN_THI, FRV_INSN_TC$/;"	e	enum:cgen_insn_type
FRV_INSN_TGT	opcodes/frv-opc.h	/^ , FRV_INSN_TNE, FRV_INSN_TLE, FRV_INSN_TGT, FRV_INSN_TLT$/;"	e	enum:cgen_insn_type
FRV_INSN_THI	opcodes/frv-opc.h	/^ , FRV_INSN_TGE, FRV_INSN_TLS, FRV_INSN_THI, FRV_INSN_TC$/;"	e	enum:cgen_insn_type
FRV_INSN_TIC	opcodes/frv-opc.h	/^ , FRV_INSN_TIGE, FRV_INSN_TILS, FRV_INSN_TIHI, FRV_INSN_TIC$/;"	e	enum:cgen_insn_type
FRV_INSN_TIEQ	opcodes/frv-opc.h	/^ , FRV_INSN_FTO, FRV_INSN_TIRA, FRV_INSN_TINO, FRV_INSN_TIEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TIGE	opcodes/frv-opc.h	/^ , FRV_INSN_TIGE, FRV_INSN_TILS, FRV_INSN_TIHI, FRV_INSN_TIC$/;"	e	enum:cgen_insn_type
FRV_INSN_TIGT	opcodes/frv-opc.h	/^ , FRV_INSN_TINE, FRV_INSN_TILE, FRV_INSN_TIGT, FRV_INSN_TILT$/;"	e	enum:cgen_insn_type
FRV_INSN_TIHI	opcodes/frv-opc.h	/^ , FRV_INSN_TIGE, FRV_INSN_TILS, FRV_INSN_TIHI, FRV_INSN_TIC$/;"	e	enum:cgen_insn_type
FRV_INSN_TILE	opcodes/frv-opc.h	/^ , FRV_INSN_TINE, FRV_INSN_TILE, FRV_INSN_TIGT, FRV_INSN_TILT$/;"	e	enum:cgen_insn_type
FRV_INSN_TILS	opcodes/frv-opc.h	/^ , FRV_INSN_TIGE, FRV_INSN_TILS, FRV_INSN_TIHI, FRV_INSN_TIC$/;"	e	enum:cgen_insn_type
FRV_INSN_TILT	opcodes/frv-opc.h	/^ , FRV_INSN_TINE, FRV_INSN_TILE, FRV_INSN_TIGT, FRV_INSN_TILT$/;"	e	enum:cgen_insn_type
FRV_INSN_TIN	opcodes/frv-opc.h	/^ , FRV_INSN_TINC, FRV_INSN_TIN, FRV_INSN_TIP, FRV_INSN_TIV$/;"	e	enum:cgen_insn_type
FRV_INSN_TINC	opcodes/frv-opc.h	/^ , FRV_INSN_TINC, FRV_INSN_TIN, FRV_INSN_TIP, FRV_INSN_TIV$/;"	e	enum:cgen_insn_type
FRV_INSN_TINE	opcodes/frv-opc.h	/^ , FRV_INSN_TINE, FRV_INSN_TILE, FRV_INSN_TIGT, FRV_INSN_TILT$/;"	e	enum:cgen_insn_type
FRV_INSN_TINO	opcodes/frv-opc.h	/^ , FRV_INSN_FTO, FRV_INSN_TIRA, FRV_INSN_TINO, FRV_INSN_TIEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TINV	opcodes/frv-opc.h	/^ , FRV_INSN_TINV, FRV_INSN_FTIRA, FRV_INSN_FTINO, FRV_INSN_FTINE$/;"	e	enum:cgen_insn_type
FRV_INSN_TIP	opcodes/frv-opc.h	/^ , FRV_INSN_TINC, FRV_INSN_TIN, FRV_INSN_TIP, FRV_INSN_TIV$/;"	e	enum:cgen_insn_type
FRV_INSN_TIRA	opcodes/frv-opc.h	/^ , FRV_INSN_FTO, FRV_INSN_TIRA, FRV_INSN_TINO, FRV_INSN_TIEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TIV	opcodes/frv-opc.h	/^ , FRV_INSN_TINC, FRV_INSN_TIN, FRV_INSN_TIP, FRV_INSN_TIV$/;"	e	enum:cgen_insn_type
FRV_INSN_TLBPR	opcodes/frv-opc.h	/^ , FRV_INSN_LRAD, FRV_INSN_TLBPR, FRV_INSN_COP1, FRV_INSN_COP2$/;"	e	enum:cgen_insn_type
FRV_INSN_TLE	opcodes/frv-opc.h	/^ , FRV_INSN_TNE, FRV_INSN_TLE, FRV_INSN_TGT, FRV_INSN_TLT$/;"	e	enum:cgen_insn_type
FRV_INSN_TLS	opcodes/frv-opc.h	/^ , FRV_INSN_TGE, FRV_INSN_TLS, FRV_INSN_THI, FRV_INSN_TC$/;"	e	enum:cgen_insn_type
FRV_INSN_TLT	opcodes/frv-opc.h	/^ , FRV_INSN_TNE, FRV_INSN_TLE, FRV_INSN_TGT, FRV_INSN_TLT$/;"	e	enum:cgen_insn_type
FRV_INSN_TN	opcodes/frv-opc.h	/^ , FRV_INSN_TNC, FRV_INSN_TN, FRV_INSN_TP, FRV_INSN_TV$/;"	e	enum:cgen_insn_type
FRV_INSN_TNC	opcodes/frv-opc.h	/^ , FRV_INSN_TNC, FRV_INSN_TN, FRV_INSN_TP, FRV_INSN_TV$/;"	e	enum:cgen_insn_type
FRV_INSN_TNE	opcodes/frv-opc.h	/^ , FRV_INSN_TNE, FRV_INSN_TLE, FRV_INSN_TGT, FRV_INSN_TLT$/;"	e	enum:cgen_insn_type
FRV_INSN_TNO	opcodes/frv-opc.h	/^ , FRV_INSN_REI, FRV_INSN_TRA, FRV_INSN_TNO, FRV_INSN_TEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TNV	opcodes/frv-opc.h	/^ , FRV_INSN_TNV, FRV_INSN_FTRA, FRV_INSN_FTNO, FRV_INSN_FTNE$/;"	e	enum:cgen_insn_type
FRV_INSN_TP	opcodes/frv-opc.h	/^ , FRV_INSN_TNC, FRV_INSN_TN, FRV_INSN_TP, FRV_INSN_TV$/;"	e	enum:cgen_insn_type
FRV_INSN_TRA	opcodes/frv-opc.h	/^ , FRV_INSN_REI, FRV_INSN_TRA, FRV_INSN_TNO, FRV_INSN_TEQ$/;"	e	enum:cgen_insn_type
FRV_INSN_TV	opcodes/frv-opc.h	/^ , FRV_INSN_TNC, FRV_INSN_TN, FRV_INSN_TP, FRV_INSN_TV$/;"	e	enum:cgen_insn_type
FRV_INSN_UDIV	opcodes/frv-opc.h	/^ , FRV_INSN_NSDIV, FRV_INSN_UDIV, FRV_INSN_NUDIV, FRV_INSN_SMUL$/;"	e	enum:cgen_insn_type
FRV_INSN_UDIVI	opcodes/frv-opc.h	/^ , FRV_INSN_XORI, FRV_INSN_SDIVI, FRV_INSN_NSDIVI, FRV_INSN_UDIVI$/;"	e	enum:cgen_insn_type
FRV_INSN_UMUL	opcodes/frv-opc.h	/^ , FRV_INSN_UMUL, FRV_INSN_SMU, FRV_INSN_SMASS, FRV_INSN_SMSSS$/;"	e	enum:cgen_insn_type
FRV_INSN_UMULCC	opcodes/frv-opc.h	/^ , FRV_INSN_UMULCC, FRV_INSN_CADDCC, FRV_INSN_CSUBCC, FRV_INSN_CSMULCC$/;"	e	enum:cgen_insn_type
FRV_INSN_UMULI	opcodes/frv-opc.h	/^ , FRV_INSN_NUDIVI, FRV_INSN_SMULI, FRV_INSN_UMULI, FRV_INSN_SLLI$/;"	e	enum:cgen_insn_type
FRV_INSN_UMULICC	opcodes/frv-opc.h	/^ , FRV_INSN_SMULICC, FRV_INSN_UMULICC, FRV_INSN_SLLICC, FRV_INSN_SRLICC$/;"	e	enum:cgen_insn_type
FRV_INSN_WDTLB	opcodes/frv-opc.h	/^ , FRV_INSN_DCEF, FRV_INSN_WITLB, FRV_INSN_WDTLB, FRV_INSN_ITLBI$/;"	e	enum:cgen_insn_type
FRV_INSN_WITLB	opcodes/frv-opc.h	/^ , FRV_INSN_DCEF, FRV_INSN_WITLB, FRV_INSN_WDTLB, FRV_INSN_ITLBI$/;"	e	enum:cgen_insn_type
FRV_INSN_XOR	opcodes/frv-opc.h	/^ , FRV_INSN_OR, FRV_INSN_XOR, FRV_INSN_NOT, FRV_INSN_SDIV$/;"	e	enum:cgen_insn_type
FRV_INSN_XORCC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBCC, FRV_INSN_ANDCC, FRV_INSN_ORCC, FRV_INSN_XORCC$/;"	e	enum:cgen_insn_type
FRV_INSN_XORCR	opcodes/frv-opc.h	/^ , FRV_INSN_ORCR, FRV_INSN_XORCR, FRV_INSN_NANDCR, FRV_INSN_NORCR$/;"	e	enum:cgen_insn_type
FRV_INSN_XORI	opcodes/frv-opc.h	/^ , FRV_INSN_XORI, FRV_INSN_SDIVI, FRV_INSN_NSDIVI, FRV_INSN_UDIVI$/;"	e	enum:cgen_insn_type
FRV_INSN_XORICC	opcodes/frv-opc.h	/^ , FRV_INSN_SUBICC, FRV_INSN_ANDICC, FRV_INSN_ORICC, FRV_INSN_XORICC$/;"	e	enum:cgen_insn_type
FRV_INSTRUCTION_ACCESS_ERROR	sim/frv/frv-sim.h	/^  FRV_INSTRUCTION_ACCESS_ERROR,$/;"	e	enum:frv_interrupt_kind
FRV_INSTRUCTION_ACCESS_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_INSTRUCTION_ACCESS_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_INSTRUCTION_ACCESS_MMU_MISS	sim/frv/frv-sim.h	/^  FRV_INSTRUCTION_ACCESS_MMU_MISS,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_1	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_1,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_10	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_10,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_11	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_11,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_12	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_12,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_13	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_13,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_14	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_14,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_15	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_15,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_2	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_2,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_3	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_3,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_4	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_4,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_5	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_5,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_6	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_6,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_7	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_7,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_8	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_8,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_LEVEL_9	sim/frv/frv-sim.h	/^  FRV_INTERRUPT_LEVEL_9,$/;"	e	enum:frv_interrupt_kind
FRV_INTERRUPT_QUEUE_SIZE	sim/frv/frv-sim.h	287;"	d
FRV_MAX_CPR	sim/frv/registers.h	25;"	d
FRV_MAX_FR	sim/frv/registers.h	24;"	d
FRV_MAX_GR	sim/frv/registers.h	23;"	d
FRV_MAX_SPR	sim/frv/registers.h	26;"	d
FRV_MEM_ADDRESS_NOT_ALIGNED	sim/frv/frv-sim.h	/^  FRV_MEM_ADDRESS_NOT_ALIGNED,$/;"	e	enum:frv_interrupt_kind
FRV_MP_DISABLED	sim/frv/frv-sim.h	/^  FRV_MP_DISABLED,$/;"	e	enum:frv_interrupt_kind
FRV_MP_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_MP_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_OPC_H	opcodes/frv-opc.h	27;"	d
FRV_OPERAND_A0	opcodes/frv-desc.h	/^ , FRV_OPERAND_TLBPRL, FRV_OPERAND_A0, FRV_OPERAND_A1, FRV_OPERAND_FRINTIEVEN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_A1	opcodes/frv-desc.h	/^ , FRV_OPERAND_TLBPRL, FRV_OPERAND_A0, FRV_OPERAND_A1, FRV_OPERAND_FRINTIEVEN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACC40SI	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACC40SI, FRV_OPERAND_ACC40UI, FRV_OPERAND_ACC40SK, FRV_OPERAND_ACC40UK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACC40SK	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACC40SI, FRV_OPERAND_ACC40UI, FRV_OPERAND_ACC40SK, FRV_OPERAND_ACC40UK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACC40UI	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACC40SI, FRV_OPERAND_ACC40UI, FRV_OPERAND_ACC40SK, FRV_OPERAND_ACC40UK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACC40UK	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACC40SI, FRV_OPERAND_ACC40UI, FRV_OPERAND_ACC40SK, FRV_OPERAND_ACC40UK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACCGI	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACCGI, FRV_OPERAND_ACCGK, FRV_OPERAND_CPRI, FRV_OPERAND_CPRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ACCGK	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACCGI, FRV_OPERAND_ACCGK, FRV_OPERAND_CPRI, FRV_OPERAND_CPRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_AE	opcodes/frv-desc.h	/^ , FRV_OPERAND_LOCK, FRV_OPERAND_DEBUG, FRV_OPERAND_AE, FRV_OPERAND_LABEL16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_BPSR_BET	opcodes/frv-desc.h	/^ , FRV_OPERAND_PSR_PS, FRV_OPERAND_PSR_ET, FRV_OPERAND_BPSR_BS, FRV_OPERAND_BPSR_BET$/;"	e	enum:cgen_operand_type
FRV_OPERAND_BPSR_BS	opcodes/frv-desc.h	/^ , FRV_OPERAND_PSR_PS, FRV_OPERAND_PSR_ET, FRV_OPERAND_BPSR_BS, FRV_OPERAND_BPSR_BET$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CALLANN	opcodes/frv-desc.h	/^ , FRV_OPERAND_CALLANN, FRV_OPERAND_MAX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CCI	opcodes/frv-desc.h	/^ , FRV_OPERAND_CRJ_FLOAT, FRV_OPERAND_CRK, FRV_OPERAND_CCI, FRV_OPERAND_ICCI_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CCOND	opcodes/frv-desc.h	/^ , FRV_OPERAND_U6, FRV_OPERAND_S5, FRV_OPERAND_COND, FRV_OPERAND_CCOND$/;"	e	enum:cgen_operand_type
FRV_OPERAND_COND	opcodes/frv-desc.h	/^ , FRV_OPERAND_U6, FRV_OPERAND_S5, FRV_OPERAND_COND, FRV_OPERAND_CCOND$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CPRDOUBLEK	opcodes/frv-desc.h	/^ , FRV_OPERAND_CPRK, FRV_OPERAND_CPRDOUBLEK, FRV_OPERAND_FRINTI, FRV_OPERAND_FRINTJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CPRI	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACCGI, FRV_OPERAND_ACCGK, FRV_OPERAND_CPRI, FRV_OPERAND_CPRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CPRJ	opcodes/frv-desc.h	/^ , FRV_OPERAND_ACCGI, FRV_OPERAND_ACCGK, FRV_OPERAND_CPRI, FRV_OPERAND_CPRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CPRK	opcodes/frv-desc.h	/^ , FRV_OPERAND_CPRK, FRV_OPERAND_CPRDOUBLEK, FRV_OPERAND_FRINTI, FRV_OPERAND_FRINTJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CRI	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRDOUBLEK, FRV_OPERAND_CRI, FRV_OPERAND_CRJ, FRV_OPERAND_CRJ_INT$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CRJ	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRDOUBLEK, FRV_OPERAND_CRI, FRV_OPERAND_CRJ, FRV_OPERAND_CRJ_INT$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CRJ_FLOAT	opcodes/frv-desc.h	/^ , FRV_OPERAND_CRJ_FLOAT, FRV_OPERAND_CRK, FRV_OPERAND_CCI, FRV_OPERAND_ICCI_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CRJ_INT	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRDOUBLEK, FRV_OPERAND_CRI, FRV_OPERAND_CRJ, FRV_OPERAND_CRJ_INT$/;"	e	enum:cgen_operand_type
FRV_OPERAND_CRK	opcodes/frv-desc.h	/^ , FRV_OPERAND_CRJ_FLOAT, FRV_OPERAND_CRK, FRV_OPERAND_CCI, FRV_OPERAND_ICCI_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_D12	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTJEVEN, FRV_OPERAND_FRINTKEVEN, FRV_OPERAND_D12, FRV_OPERAND_S12$/;"	e	enum:cgen_operand_type
FRV_OPERAND_DEBUG	opcodes/frv-desc.h	/^ , FRV_OPERAND_LOCK, FRV_OPERAND_DEBUG, FRV_OPERAND_AE, FRV_OPERAND_LABEL16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_EIR	opcodes/frv-desc.h	/^ , FRV_OPERAND_FCCI_3, FRV_OPERAND_FCCK, FRV_OPERAND_EIR, FRV_OPERAND_S10$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FCCI_1	opcodes/frv-desc.h	/^ , FRV_OPERAND_ICCI_2, FRV_OPERAND_ICCI_3, FRV_OPERAND_FCCI_1, FRV_OPERAND_FCCI_2$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FCCI_2	opcodes/frv-desc.h	/^ , FRV_OPERAND_ICCI_2, FRV_OPERAND_ICCI_3, FRV_OPERAND_FCCI_1, FRV_OPERAND_FCCI_2$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FCCI_3	opcodes/frv-desc.h	/^ , FRV_OPERAND_FCCI_3, FRV_OPERAND_FCCK, FRV_OPERAND_EIR, FRV_OPERAND_S10$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FCCK	opcodes/frv-desc.h	/^ , FRV_OPERAND_FCCI_3, FRV_OPERAND_FCCK, FRV_OPERAND_EIR, FRV_OPERAND_S10$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRDOUBLEI	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRKHI, FRV_OPERAND_FRKLO, FRV_OPERAND_FRDOUBLEI, FRV_OPERAND_FRDOUBLEJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRDOUBLEJ	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRKHI, FRV_OPERAND_FRKLO, FRV_OPERAND_FRDOUBLEI, FRV_OPERAND_FRDOUBLEJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRDOUBLEK	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRDOUBLEK, FRV_OPERAND_CRI, FRV_OPERAND_CRJ, FRV_OPERAND_CRJ_INT$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRI	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTK, FRV_OPERAND_FRI, FRV_OPERAND_FRJ, FRV_OPERAND_FRK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTI	opcodes/frv-desc.h	/^ , FRV_OPERAND_CPRK, FRV_OPERAND_CPRDOUBLEK, FRV_OPERAND_FRINTI, FRV_OPERAND_FRINTJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTIEVEN	opcodes/frv-desc.h	/^ , FRV_OPERAND_TLBPRL, FRV_OPERAND_A0, FRV_OPERAND_A1, FRV_OPERAND_FRINTIEVEN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTJ	opcodes/frv-desc.h	/^ , FRV_OPERAND_CPRK, FRV_OPERAND_CPRDOUBLEK, FRV_OPERAND_FRINTI, FRV_OPERAND_FRINTJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTJEVEN	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTJEVEN, FRV_OPERAND_FRINTKEVEN, FRV_OPERAND_D12, FRV_OPERAND_S12$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTK	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTK, FRV_OPERAND_FRI, FRV_OPERAND_FRJ, FRV_OPERAND_FRK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRINTKEVEN	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTJEVEN, FRV_OPERAND_FRINTKEVEN, FRV_OPERAND_D12, FRV_OPERAND_S12$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRJ	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTK, FRV_OPERAND_FRI, FRV_OPERAND_FRJ, FRV_OPERAND_FRK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRK	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTK, FRV_OPERAND_FRI, FRV_OPERAND_FRJ, FRV_OPERAND_FRK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRKHI	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRKHI, FRV_OPERAND_FRKLO, FRV_OPERAND_FRDOUBLEI, FRV_OPERAND_FRDOUBLEJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_FRKLO	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRKHI, FRV_OPERAND_FRKLO, FRV_OPERAND_FRDOUBLEI, FRV_OPERAND_FRDOUBLEJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRDOUBLEK	opcodes/frv-desc.h	/^ , FRV_OPERAND_GRK, FRV_OPERAND_GRKHI, FRV_OPERAND_GRKLO, FRV_OPERAND_GRDOUBLEK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRI	opcodes/frv-desc.h	/^  FRV_OPERAND_PC, FRV_OPERAND_PACK, FRV_OPERAND_GRI, FRV_OPERAND_GRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRJ	opcodes/frv-desc.h	/^  FRV_OPERAND_PC, FRV_OPERAND_PACK, FRV_OPERAND_GRI, FRV_OPERAND_GRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRK	opcodes/frv-desc.h	/^ , FRV_OPERAND_GRK, FRV_OPERAND_GRKHI, FRV_OPERAND_GRKLO, FRV_OPERAND_GRDOUBLEK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRKHI	opcodes/frv-desc.h	/^ , FRV_OPERAND_GRK, FRV_OPERAND_GRKHI, FRV_OPERAND_GRKLO, FRV_OPERAND_GRDOUBLEK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_GRKLO	opcodes/frv-desc.h	/^ , FRV_OPERAND_GRK, FRV_OPERAND_GRKHI, FRV_OPERAND_GRKLO, FRV_OPERAND_GRDOUBLEK$/;"	e	enum:cgen_operand_type
FRV_OPERAND_HINT	opcodes/frv-desc.h	/^ , FRV_OPERAND_HINT, FRV_OPERAND_HINT_TAKEN, FRV_OPERAND_HINT_NOT_TAKEN, FRV_OPERAND_LI$/;"	e	enum:cgen_operand_type
FRV_OPERAND_HINT_NOT_TAKEN	opcodes/frv-desc.h	/^ , FRV_OPERAND_HINT, FRV_OPERAND_HINT_TAKEN, FRV_OPERAND_HINT_NOT_TAKEN, FRV_OPERAND_LI$/;"	e	enum:cgen_operand_type
FRV_OPERAND_HINT_TAKEN	opcodes/frv-desc.h	/^ , FRV_OPERAND_HINT, FRV_OPERAND_HINT_TAKEN, FRV_OPERAND_HINT_NOT_TAKEN, FRV_OPERAND_LI$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ICCI_1	opcodes/frv-desc.h	/^ , FRV_OPERAND_CRJ_FLOAT, FRV_OPERAND_CRK, FRV_OPERAND_CCI, FRV_OPERAND_ICCI_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ICCI_2	opcodes/frv-desc.h	/^ , FRV_OPERAND_ICCI_2, FRV_OPERAND_ICCI_3, FRV_OPERAND_FCCI_1, FRV_OPERAND_FCCI_2$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ICCI_3	opcodes/frv-desc.h	/^ , FRV_OPERAND_ICCI_2, FRV_OPERAND_ICCI_3, FRV_OPERAND_FCCI_1, FRV_OPERAND_FCCI_2$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LABEL16	opcodes/frv-desc.h	/^ , FRV_OPERAND_LOCK, FRV_OPERAND_DEBUG, FRV_OPERAND_AE, FRV_OPERAND_LABEL16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LABEL24	opcodes/frv-desc.h	/^ , FRV_OPERAND_UHI16, FRV_OPERAND_LABEL24, FRV_OPERAND_PSR_ESR, FRV_OPERAND_PSR_S$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LDANN	opcodes/frv-desc.h	/^ , FRV_OPERAND_TBR_TBA, FRV_OPERAND_TBR_TT, FRV_OPERAND_LDANN, FRV_OPERAND_LDDANN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LDDANN	opcodes/frv-desc.h	/^ , FRV_OPERAND_TBR_TBA, FRV_OPERAND_TBR_TT, FRV_OPERAND_LDANN, FRV_OPERAND_LDDANN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LI	opcodes/frv-desc.h	/^ , FRV_OPERAND_HINT, FRV_OPERAND_HINT_TAKEN, FRV_OPERAND_HINT_NOT_TAKEN, FRV_OPERAND_LI$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LOCK	opcodes/frv-desc.h	/^ , FRV_OPERAND_LOCK, FRV_OPERAND_DEBUG, FRV_OPERAND_AE, FRV_OPERAND_LABEL16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LRAD	opcodes/frv-desc.h	/^ , FRV_OPERAND_LRAE, FRV_OPERAND_LRAD, FRV_OPERAND_LRAS, FRV_OPERAND_TLBPROPX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LRAE	opcodes/frv-desc.h	/^ , FRV_OPERAND_LRAE, FRV_OPERAND_LRAD, FRV_OPERAND_LRAS, FRV_OPERAND_TLBPROPX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_LRAS	opcodes/frv-desc.h	/^ , FRV_OPERAND_LRAE, FRV_OPERAND_LRAD, FRV_OPERAND_LRAS, FRV_OPERAND_TLBPROPX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_MAX	opcodes/frv-desc.h	/^ , FRV_OPERAND_CALLANN, FRV_OPERAND_MAX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PACK	opcodes/frv-desc.h	/^  FRV_OPERAND_PC, FRV_OPERAND_PACK, FRV_OPERAND_GRI, FRV_OPERAND_GRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PC	opcodes/frv-desc.h	/^  FRV_OPERAND_PC, FRV_OPERAND_PACK, FRV_OPERAND_GRI, FRV_OPERAND_GRJ$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PSR_ESR	opcodes/frv-desc.h	/^ , FRV_OPERAND_UHI16, FRV_OPERAND_LABEL24, FRV_OPERAND_PSR_ESR, FRV_OPERAND_PSR_S$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PSR_ET	opcodes/frv-desc.h	/^ , FRV_OPERAND_PSR_PS, FRV_OPERAND_PSR_ET, FRV_OPERAND_BPSR_BS, FRV_OPERAND_BPSR_BET$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PSR_PS	opcodes/frv-desc.h	/^ , FRV_OPERAND_PSR_PS, FRV_OPERAND_PSR_ET, FRV_OPERAND_BPSR_BS, FRV_OPERAND_BPSR_BET$/;"	e	enum:cgen_operand_type
FRV_OPERAND_PSR_S	opcodes/frv-desc.h	/^ , FRV_OPERAND_UHI16, FRV_OPERAND_LABEL24, FRV_OPERAND_PSR_ESR, FRV_OPERAND_PSR_S$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S10	opcodes/frv-desc.h	/^ , FRV_OPERAND_FCCI_3, FRV_OPERAND_FCCK, FRV_OPERAND_EIR, FRV_OPERAND_S10$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S12	opcodes/frv-desc.h	/^ , FRV_OPERAND_FRINTJEVEN, FRV_OPERAND_FRINTKEVEN, FRV_OPERAND_D12, FRV_OPERAND_S12$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S16	opcodes/frv-desc.h	/^ , FRV_OPERAND_U16, FRV_OPERAND_S16, FRV_OPERAND_S6, FRV_OPERAND_S6_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S5	opcodes/frv-desc.h	/^ , FRV_OPERAND_U6, FRV_OPERAND_S5, FRV_OPERAND_COND, FRV_OPERAND_CCOND$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S6	opcodes/frv-desc.h	/^ , FRV_OPERAND_U16, FRV_OPERAND_S16, FRV_OPERAND_S6, FRV_OPERAND_S6_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_S6_1	opcodes/frv-desc.h	/^ , FRV_OPERAND_U16, FRV_OPERAND_S16, FRV_OPERAND_S6, FRV_OPERAND_S6_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_SLO16	opcodes/frv-desc.h	/^ , FRV_OPERAND_U12, FRV_OPERAND_SPR, FRV_OPERAND_ULO16, FRV_OPERAND_SLO16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_SPR	opcodes/frv-desc.h	/^ , FRV_OPERAND_U12, FRV_OPERAND_SPR, FRV_OPERAND_ULO16, FRV_OPERAND_SLO16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_TBR_TBA	opcodes/frv-desc.h	/^ , FRV_OPERAND_TBR_TBA, FRV_OPERAND_TBR_TT, FRV_OPERAND_LDANN, FRV_OPERAND_LDDANN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_TBR_TT	opcodes/frv-desc.h	/^ , FRV_OPERAND_TBR_TBA, FRV_OPERAND_TBR_TT, FRV_OPERAND_LDANN, FRV_OPERAND_LDDANN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_TLBPRL	opcodes/frv-desc.h	/^ , FRV_OPERAND_TLBPRL, FRV_OPERAND_A0, FRV_OPERAND_A1, FRV_OPERAND_FRINTIEVEN$/;"	e	enum:cgen_operand_type
FRV_OPERAND_TLBPROPX	opcodes/frv-desc.h	/^ , FRV_OPERAND_LRAE, FRV_OPERAND_LRAD, FRV_OPERAND_LRAS, FRV_OPERAND_TLBPROPX$/;"	e	enum:cgen_operand_type
FRV_OPERAND_U12	opcodes/frv-desc.h	/^ , FRV_OPERAND_U12, FRV_OPERAND_SPR, FRV_OPERAND_ULO16, FRV_OPERAND_SLO16$/;"	e	enum:cgen_operand_type
FRV_OPERAND_U16	opcodes/frv-desc.h	/^ , FRV_OPERAND_U16, FRV_OPERAND_S16, FRV_OPERAND_S6, FRV_OPERAND_S6_1$/;"	e	enum:cgen_operand_type
FRV_OPERAND_U6	opcodes/frv-desc.h	/^ , FRV_OPERAND_U6, FRV_OPERAND_S5, FRV_OPERAND_COND, FRV_OPERAND_CCOND$/;"	e	enum:cgen_operand_type
FRV_OPERAND_UHI16	opcodes/frv-desc.h	/^ , FRV_OPERAND_UHI16, FRV_OPERAND_LABEL24, FRV_OPERAND_PSR_ESR, FRV_OPERAND_PSR_S$/;"	e	enum:cgen_operand_type
FRV_OPERAND_ULO16	opcodes/frv-desc.h	/^ , FRV_OPERAND_U12, FRV_OPERAND_SPR, FRV_OPERAND_ULO16, FRV_OPERAND_SLO16$/;"	e	enum:cgen_operand_type
FRV_PRIVILEGED_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_PRIVILEGED_INSTRUCTION,$/;"	e	enum:frv_interrupt_kind
FRV_PROFILE_STATE	sim/frv/profile.h	/^} FRV_PROFILE_STATE;$/;"	t	typeref:struct:__anon247
FRV_PROGRAM_INTERRUPT	sim/frv/frv-sim.h	/^  FRV_PROGRAM_INTERRUPT,$/;"	e	enum:frv_interrupt_class
FRV_PTR_SIZE	gdb/solib-frv.c	/^enum { FRV_PTR_SIZE = 4 };$/;"	e	enum:__anon2066	file:
FRV_REC_UNALIGNED	sim/frv/frv-sim.h	/^  FRV_REC_UNALIGNED     = 1$/;"	e	enum:frv_rec
FRV_REC_UNIMPLEMENTED	sim/frv/frv-sim.h	/^  FRV_REC_UNIMPLEMENTED = 0,$/;"	e	enum:frv_rec
FRV_REGISTER_CONTROL	sim/frv/registers.h	/^} FRV_REGISTER_CONTROL;$/;"	t	typeref:struct:__anon226
FRV_REGISTER_EXCEPTION	sim/frv/frv-sim.h	/^  FRV_REGISTER_EXCEPTION,$/;"	e	enum:frv_interrupt_kind
FRV_RESET	sim/frv/frv-sim.h	/^  FRV_RESET,$/;"	e	enum:frv_interrupt_kind
FRV_RESET_INTERRUPT	sim/frv/frv-sim.h	/^  FRV_RESET_INTERRUPT,$/;"	e	enum:frv_interrupt_class
FRV_SIM_H	sim/frv/frv-sim.h	21;"	d
FRV_SOFTWARE_INTERRUPT	sim/frv/frv-sim.h	/^  FRV_SOFTWARE_INTERRUPT,$/;"	e	enum:frv_interrupt_class
FRV_SPR_CONTROL_INFO	sim/frv/registers.h	/^} FRV_SPR_CONTROL_INFO;$/;"	t	typeref:struct:__anon225
FRV_TRAP_INSTRUCTION	sim/frv/frv-sim.h	/^  FRV_TRAP_INSTRUCTION,$/;"	e	enum:frv_interrupt_kind
FRV_VLIW	opcodes/frv-opc.h	/^} FRV_VLIW;$/;"	t	typeref:struct:__anon4
FRV_VLIW_SIZE	opcodes/frv-opc.h	44;"	d
FRV_WRITE_QUEUE_FORCE_WRITE	sim/frv/frv-sim.h	740;"	d
FR_NAMES	opcodes/frv-desc.h	/^} FR_NAMES;$/;"	t	typeref:enum:fr_names
FRegister	sim/aarch64/cpustate.h	/^} FRegister;$/;"	t	typeref:union:FRegisterValue
FRegisterValue	sim/aarch64/cpustate.h	/^typedef union FRegisterValue$/;"	u
FS	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
FS	opcodes/mips-opc.c	277;"	d	file:
FS1	opcodes/nds32-asm.h	283;"	d
FS1_F2OP	opcodes/nds32-asm.h	284;"	d
FS2	opcodes/nds32-asm.h	286;"	d
FS2FPU	sim/mn10300/mn10300_sim.h	135;"	d
FSACC	opcodes/m10300-opc.c	392;"	d	file:
FSAVE_ADDR	gdb/i387-tdep.c	429;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/ioapi.c	21;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/ioapi.c	25;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/miniunz.c	34;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/miniunz.c	38;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/minizip.c	35;"	d	file:
FSEEKO_FUNC	zlib/contrib/minizip/minizip.c	39;"	d	file:
FSL	opcodes/ppc-opc.c	2527;"	d	file:
FSL_MASK	opcodes/ppc-opc.c	2528;"	d	file:
FSM0	opcodes/m10300-opc.c	364;"	d	file:
FSM1	opcodes/m10300-opc.c	368;"	d	file:
FSM2	opcodes/m10300-opc.c	372;"	d	file:
FSM3	opcodes/m10300-opc.c	376;"	d	file:
FSN1	opcodes/m10300-opc.c	380;"	d	file:
FSN2	opcodes/m10300-opc.c	384;"	d	file:
FSN3	opcodes/m10300-opc.c	388;"	d	file:
FSQRTd	sim/erc32/exec.c	1662;"	d	file:
FSQRTs	sim/erc32/exec.c	1661;"	d	file:
FSR_DENORMAL_INPUT	sim/frv/frv-sim.h	/^  FSR_DENORMAL_INPUT    = 0x01,$/;"	e	enum:frv_fsr_traps
FSR_DIVISION_BY_ZERO	sim/frv/frv-sim.h	/^  FSR_DIVISION_BY_ZERO  = 0x04,$/;"	e	enum:frv_fsr_traps
FSR_INEXACT	sim/frv/frv-sim.h	/^  FSR_INEXACT           = 0x02,$/;"	e	enum:frv_fsr_traps
FSR_INVALID_OPERATION	sim/frv/frv-sim.h	/^  FSR_INVALID_OPERATION = 0x20,$/;"	e	enum:frv_fsr_traps
FSR_NO_EXCEPTION	sim/frv/frv-sim.h	/^  FSR_NO_EXCEPTION      = 0$/;"	e	enum:frv_fsr_traps
FSR_OVERFLOW	sim/frv/frv-sim.h	/^  FSR_OVERFLOW          = 0x10,$/;"	e	enum:frv_fsr_traps
FSR_QNE	sim/erc32/exec.c	41;"	d	file:
FSR_TT	sim/erc32/exec.c	100;"	d	file:
FSR_UNDERFLOW	sim/frv/frv-sim.h	/^  FSR_UNDERFLOW         = 0x08,$/;"	e	enum:frv_fsr_traps
FSTINCIMMED	opcodes/ia64-opc-m.c	2122;"	d	file:
FSTINCIMMED	opcodes/ia64-opc-m.c	2133;"	d	file:
FSUBd	sim/erc32/exec.c	1664;"	d	file:
FSUBs	sim/erc32/exec.c	1663;"	d	file:
FS_PREFIX_OPCODE	include/opcode/i386.h	66;"	d
FT32_CC_REGNUM	include/gdb/sim-ft32.h	/^  FT32_CC_REGNUM = 31,$/;"	e	enum:ft32_regnum
FT32_FLD_AA	include/opcode/ft32.h	86;"	d
FT32_FLD_AA_BIT	include/opcode/ft32.h	87;"	d
FT32_FLD_AA_SIZ	include/opcode/ft32.h	88;"	d
FT32_FLD_AL	include/opcode/ft32.h	95;"	d
FT32_FLD_AL_BIT	include/opcode/ft32.h	96;"	d
FT32_FLD_AL_SIZ	include/opcode/ft32.h	97;"	d
FT32_FLD_BT	include/opcode/ft32.h	68;"	d
FT32_FLD_BT_BIT	include/opcode/ft32.h	69;"	d
FT32_FLD_BT_SIZ	include/opcode/ft32.h	70;"	d
FT32_FLD_CB	include/opcode/ft32.h	56;"	d
FT32_FLD_CBCRCV	include/opcode/ft32.h	49;"	d
FT32_FLD_CB_BIT	include/opcode/ft32.h	57;"	d
FT32_FLD_CB_SIZ	include/opcode/ft32.h	58;"	d
FT32_FLD_CR	include/opcode/ft32.h	62;"	d
FT32_FLD_CR_BIT	include/opcode/ft32.h	63;"	d
FT32_FLD_CR_SIZ	include/opcode/ft32.h	64;"	d
FT32_FLD_CV	include/opcode/ft32.h	65;"	d
FT32_FLD_CV_BIT	include/opcode/ft32.h	66;"	d
FT32_FLD_CV_SIZ	include/opcode/ft32.h	67;"	d
FT32_FLD_DW	include/opcode/ft32.h	53;"	d
FT32_FLD_DW_BIT	include/opcode/ft32.h	54;"	d
FT32_FLD_DW_SIZ	include/opcode/ft32.h	55;"	d
FT32_FLD_INT	include/opcode/ft32.h	50;"	d
FT32_FLD_INT_BIT	include/opcode/ft32.h	51;"	d
FT32_FLD_INT_SIZ	include/opcode/ft32.h	52;"	d
FT32_FLD_K15	include/opcode/ft32.h	92;"	d
FT32_FLD_K15_BIT	include/opcode/ft32.h	93;"	d
FT32_FLD_K15_SIZ	include/opcode/ft32.h	94;"	d
FT32_FLD_K16	include/opcode/ft32.h	89;"	d
FT32_FLD_K16_BIT	include/opcode/ft32.h	90;"	d
FT32_FLD_K16_SIZ	include/opcode/ft32.h	91;"	d
FT32_FLD_K20	include/opcode/ft32.h	80;"	d
FT32_FLD_K20_BIT	include/opcode/ft32.h	81;"	d
FT32_FLD_K20_SIZ	include/opcode/ft32.h	82;"	d
FT32_FLD_PA	include/opcode/ft32.h	83;"	d
FT32_FLD_PA_BIT	include/opcode/ft32.h	84;"	d
FT32_FLD_PA_SIZ	include/opcode/ft32.h	85;"	d
FT32_FLD_RIMM	include/opcode/ft32.h	74;"	d
FT32_FLD_RIMM_BIT	include/opcode/ft32.h	75;"	d
FT32_FLD_RIMM_SIZ	include/opcode/ft32.h	76;"	d
FT32_FLD_R_1	include/opcode/ft32.h	71;"	d
FT32_FLD_R_1_BIT	include/opcode/ft32.h	72;"	d
FT32_FLD_R_1_POST	include/opcode/ft32.h	106;"	d
FT32_FLD_R_1_SIZ	include/opcode/ft32.h	73;"	d
FT32_FLD_R_2	include/opcode/ft32.h	77;"	d
FT32_FLD_R_2_BIT	include/opcode/ft32.h	78;"	d
FT32_FLD_R_2_SIZ	include/opcode/ft32.h	79;"	d
FT32_FLD_R_D	include/opcode/ft32.h	59;"	d
FT32_FLD_R_D_BIT	include/opcode/ft32.h	60;"	d
FT32_FLD_R_D_POST	include/opcode/ft32.h	105;"	d
FT32_FLD_R_D_SIZ	include/opcode/ft32.h	61;"	d
FT32_FP_REGNUM	include/gdb/sim-ft32.h	/^  FT32_FP_REGNUM,               \/* Address of executing stack frame.  *\/$/;"	e	enum:ft32_regnum
FT32_HARD_CC	sim/ft32/ft32-sim.h	29;"	d
FT32_HARD_FP	sim/ft32/ft32-sim.h	28;"	d
FT32_HARD_SP	sim/ft32/ft32-sim.h	30;"	d
FT32_IS_CALL	include/opcode/ft32.h	99;"	d
FT32_IS_LINK	include/opcode/ft32.h	102;"	d
FT32_IS_PUSH	include/opcode/ft32.h	100;"	d
FT32_LINK_SIZE	include/opcode/ft32.h	103;"	d
FT32_NUM_REGS	include/gdb/sim-ft32.h	34;"	d
FT32_PAT_ALUOP	include/opcode/ft32.h	29;"	d
FT32_PAT_CMPOP	include/opcode/ft32.h	32;"	d
FT32_PAT_EXA	include/opcode/ft32.h	34;"	d
FT32_PAT_EXI	include/opcode/ft32.h	39;"	d
FT32_PAT_FFUOP	include/opcode/ft32.h	36;"	d
FT32_PAT_LDA	include/opcode/ft32.h	30;"	d
FT32_PAT_LDI	include/opcode/ft32.h	37;"	d
FT32_PAT_LDK	include/opcode/ft32.h	35;"	d
FT32_PAT_LINK	include/opcode/ft32.h	42;"	d
FT32_PAT_LPM	include/opcode/ft32.h	41;"	d
FT32_PAT_LPMI	include/opcode/ft32.h	47;"	d
FT32_PAT_POP	include/opcode/ft32.h	40;"	d
FT32_PAT_PUSH	include/opcode/ft32.h	44;"	d
FT32_PAT_RETURN	include/opcode/ft32.h	45;"	d
FT32_PAT_STA	include/opcode/ft32.h	33;"	d
FT32_PAT_STI	include/opcode/ft32.h	38;"	d
FT32_PAT_TOC	include/opcode/ft32.h	43;"	d
FT32_PAT_TOCI	include/opcode/ft32.h	31;"	d
FT32_PAT_UNLINK	include/opcode/ft32.h	46;"	d
FT32_PC_REGNUM	include/gdb/sim-ft32.h	/^  FT32_PC_REGNUM = 32           \/* Program counter.  *\/$/;"	e	enum:ft32_regnum
FT32_PUSH_REG	include/opcode/ft32.h	101;"	d
FT32_R0_REGNUM	include/gdb/sim-ft32.h	/^  FT32_R0_REGNUM,$/;"	e	enum:ft32_regnum
FT32_R1_REGNUM	include/gdb/sim-ft32.h	/^  FT32_R1_REGNUM,$/;"	e	enum:ft32_regnum
FT32_SP_REGNUM	include/gdb/sim-ft32.h	/^  FT32_SP_REGNUM,               \/* Address of top of stack.  *\/$/;"	e	enum:ft32_regnum
FT32_TDEP_H	gdb/ft32-tdep.h	21;"	d
FTELLO_FUNC	zlib/contrib/minizip/ioapi.c	20;"	d	file:
FTELLO_FUNC	zlib/contrib/minizip/ioapi.c	24;"	d	file:
FTELLO_FUNC	zlib/contrib/minizip/miniunz.c	33;"	d	file:
FTELLO_FUNC	zlib/contrib/minizip/miniunz.c	37;"	d	file:
FTELLO_FUNC	zlib/contrib/minizip/minizip.c	34;"	d	file:
FTELLO_FUNC	zlib/contrib/minizip/minizip.c	38;"	d	file:
FTO	readline/rldefs.h	129;"	d
FTT_DENORMAL_INPUT	sim/frv/frv-sim.h	/^  FTT_DENORMAL_INPUT     = 7$/;"	e	enum:frv_fsr_ftt
FTT_IEEE_754_EXCEPTION	sim/frv/frv-sim.h	/^  FTT_IEEE_754_EXCEPTION = 1,$/;"	e	enum:frv_fsr_ftt
FTT_INVALID_FR	sim/frv/frv-sim.h	/^  FTT_INVALID_FR         = 6,$/;"	e	enum:frv_fsr_ftt
FTT_NONE	sim/frv/frv-sim.h	/^  FTT_NONE               = 0,$/;"	e	enum:frv_fsr_ftt
FTT_SEQUENCE_ERROR	sim/frv/frv-sim.h	/^  FTT_SEQUENCE_ERROR     = 4,$/;"	e	enum:frv_fsr_ftt
FTT_UNIMPLEMENTED_FPOP	sim/frv/frv-sim.h	/^  FTT_UNIMPLEMENTED_FPOP = 3,$/;"	e	enum:frv_fsr_ftt
FT_ACR	gdb/gdbserver/linux-s390-ipa.c	37;"	d	file:
FT_CR_CPSR	gdb/gdbserver/linux-aarch64-ipa.c	35;"	d	file:
FT_CR_CR	gdb/gdbserver/linux-ppc-ipa.c	34;"	d	file:
FT_CR_CS	gdb/gdbserver/linux-i386-ipa.c	67;"	d	file:
FT_CR_CTR	gdb/gdbserver/linux-ppc-ipa.c	37;"	d	file:
FT_CR_DS	gdb/gdbserver/linux-i386-ipa.c	62;"	d	file:
FT_CR_EAX	gdb/gdbserver/linux-i386-ipa.c	52;"	d	file:
FT_CR_EBP	gdb/gdbserver/linux-i386-ipa.c	57;"	d	file:
FT_CR_EBX	gdb/gdbserver/linux-i386-ipa.c	55;"	d	file:
FT_CR_ECX	gdb/gdbserver/linux-i386-ipa.c	53;"	d	file:
FT_CR_EDI	gdb/gdbserver/linux-i386-ipa.c	59;"	d	file:
FT_CR_EDX	gdb/gdbserver/linux-i386-ipa.c	54;"	d	file:
FT_CR_EFL	gdb/gdbserver/linux-i386-ipa.c	61;"	d	file:
FT_CR_EFLAGS	gdb/gdbserver/linux-amd64-ipa.c	34;"	d	file:
FT_CR_EIP	gdb/gdbserver/linux-i386-ipa.c	60;"	d	file:
FT_CR_ES	gdb/gdbserver/linux-i386-ipa.c	63;"	d	file:
FT_CR_ESI	gdb/gdbserver/linux-i386-ipa.c	58;"	d	file:
FT_CR_FPCR	gdb/gdbserver/linux-aarch64-ipa.c	33;"	d	file:
FT_CR_FPR	gdb/gdbserver/linux-aarch64-ipa.c	40;"	d	file:
FT_CR_FPSR	gdb/gdbserver/linux-aarch64-ipa.c	34;"	d	file:
FT_CR_FS	gdb/gdbserver/linux-i386-ipa.c	64;"	d	file:
FT_CR_GPR	gdb/gdbserver/linux-aarch64-ipa.c	39;"	d	file:
FT_CR_GPR	gdb/gdbserver/linux-ppc-ipa.c	39;"	d	file:
FT_CR_GS	gdb/gdbserver/linux-i386-ipa.c	65;"	d	file:
FT_CR_LR	gdb/gdbserver/linux-ppc-ipa.c	36;"	d	file:
FT_CR_PC	gdb/gdbserver/linux-aarch64-ipa.c	36;"	d	file:
FT_CR_PC	gdb/gdbserver/linux-ppc-ipa.c	38;"	d	file:
FT_CR_R0	gdb/gdbserver/linux-ppc-ipa.c	33;"	d	file:
FT_CR_R10	gdb/gdbserver/linux-amd64-ipa.c	37;"	d	file:
FT_CR_R11	gdb/gdbserver/linux-amd64-ipa.c	38;"	d	file:
FT_CR_R12	gdb/gdbserver/linux-amd64-ipa.c	39;"	d	file:
FT_CR_R13	gdb/gdbserver/linux-amd64-ipa.c	40;"	d	file:
FT_CR_R14	gdb/gdbserver/linux-amd64-ipa.c	41;"	d	file:
FT_CR_R15	gdb/gdbserver/linux-amd64-ipa.c	42;"	d	file:
FT_CR_R8	gdb/gdbserver/linux-amd64-ipa.c	35;"	d	file:
FT_CR_R9	gdb/gdbserver/linux-amd64-ipa.c	36;"	d	file:
FT_CR_RAX	gdb/gdbserver/linux-amd64-ipa.c	43;"	d	file:
FT_CR_RBP	gdb/gdbserver/linux-amd64-ipa.c	49;"	d	file:
FT_CR_RBX	gdb/gdbserver/linux-amd64-ipa.c	44;"	d	file:
FT_CR_RCX	gdb/gdbserver/linux-amd64-ipa.c	45;"	d	file:
FT_CR_RDI	gdb/gdbserver/linux-amd64-ipa.c	48;"	d	file:
FT_CR_RDX	gdb/gdbserver/linux-amd64-ipa.c	46;"	d	file:
FT_CR_RIP	gdb/gdbserver/linux-amd64-ipa.c	33;"	d	file:
FT_CR_RSI	gdb/gdbserver/linux-amd64-ipa.c	47;"	d	file:
FT_CR_RSP	gdb/gdbserver/linux-amd64-ipa.c	50;"	d	file:
FT_CR_SIZE	gdb/gdbserver/linux-aarch64-ipa.c	31;"	d	file:
FT_CR_SP	gdb/gdbserver/linux-aarch64-ipa.c	37;"	d	file:
FT_CR_SS	gdb/gdbserver/linux-i386-ipa.c	66;"	d	file:
FT_CR_UESP	gdb/gdbserver/linux-i386-ipa.c	56;"	d	file:
FT_CR_X0	gdb/gdbserver/linux-aarch64-ipa.c	38;"	d	file:
FT_CR_XER	gdb/gdbserver/linux-ppc-ipa.c	35;"	d	file:
FT_FPC	gdb/gdbserver/linux-s390-ipa.c	42;"	d	file:
FT_FPR	gdb/gdbserver/linux-s390-ipa.c	30;"	d	file:
FT_GPR	gdb/gdbserver/linux-s390-ipa.c	33;"	d	file:
FT_GPR	gdb/gdbserver/linux-s390-ipa.c	36;"	d	file:
FT_GPR_L	gdb/gdbserver/linux-s390-ipa.c	35;"	d	file:
FT_GPR_U	gdb/gdbserver/linux-s390-ipa.c	34;"	d	file:
FT_PSWA	gdb/gdbserver/linux-s390-ipa.c	40;"	d	file:
FT_PSWA_L	gdb/gdbserver/linux-s390-ipa.c	41;"	d	file:
FT_PSWM	gdb/gdbserver/linux-s390-ipa.c	38;"	d	file:
FT_PSWM_U	gdb/gdbserver/linux-s390-ipa.c	39;"	d	file:
FT_VR	gdb/gdbserver/linux-s390-ipa.c	31;"	d	file:
FT_VR_L	gdb/gdbserver/linux-s390-ipa.c	32;"	d	file:
FT_boolean	include/elf/dwarf.h	/^    FT_boolean		= 0x0015,  \/* breaks "classic" svr4 SDB *\/$/;"	e	enum:dwarf_fundamental_type
FT_char	include/elf/dwarf.h	/^    FT_char		= 0x0001,$/;"	e	enum:dwarf_fundamental_type
FT_complex	include/elf/dwarf.h	/^    FT_complex		= 0x0011,  \/* breaks "classic" svr4 SDB *\/$/;"	e	enum:dwarf_fundamental_type
FT_dbl_prec_complex	include/elf/dwarf.h	/^    FT_dbl_prec_complex	= 0x0012,  \/* breaks "classic" svr4 SDB *\/$/;"	e	enum:dwarf_fundamental_type
FT_dbl_prec_float	include/elf/dwarf.h	/^    FT_dbl_prec_float	= 0x000f,$/;"	e	enum:dwarf_fundamental_type
FT_ext_prec_complex	include/elf/dwarf.h	/^    FT_ext_prec_complex	= 0x0016,  \/* breaks "classic" svr4 SDB *\/$/;"	e	enum:dwarf_fundamental_type
FT_ext_prec_float	include/elf/dwarf.h	/^    FT_ext_prec_float	= 0x0010,  \/* breaks "classic" svr4 SDB *\/$/;"	e	enum:dwarf_fundamental_type
FT_float	include/elf/dwarf.h	/^    FT_float		= 0x000e,$/;"	e	enum:dwarf_fundamental_type
FT_hi_user	include/elf/dwarf.h	253;"	d
FT_int128	include/elf/dwarf.h	/^    FT_int128		= 0x9c10,$/;"	e	enum:dwarf_fundamental_type
FT_int16	include/elf/dwarf.h	/^    FT_int16		= 0x9302,$/;"	e	enum:dwarf_fundamental_type
FT_int32	include/elf/dwarf.h	/^    FT_int32		= 0x9604,$/;"	e	enum:dwarf_fundamental_type
FT_int64	include/elf/dwarf.h	/^    FT_int64		= 0x9908,$/;"	e	enum:dwarf_fundamental_type
FT_int8	include/elf/dwarf.h	/^    FT_int8		= 0x9001,$/;"	e	enum:dwarf_fundamental_type
FT_integer	include/elf/dwarf.h	/^    FT_integer		= 0x0007,$/;"	e	enum:dwarf_fundamental_type
FT_label	include/elf/dwarf.h	/^    FT_label		= 0x0017,$/;"	e	enum:dwarf_fundamental_type
FT_lo_user	include/elf/dwarf.h	252;"	d
FT_long	include/elf/dwarf.h	/^    FT_long		= 0x000a,$/;"	e	enum:dwarf_fundamental_type
FT_long_long	include/elf/dwarf.h	/^    FT_long_long	= 0x8008,$/;"	e	enum:dwarf_fundamental_type
FT_pointer	include/elf/dwarf.h	/^    FT_pointer		= 0x000d,  \/* an alias for (void *) *\/$/;"	e	enum:dwarf_fundamental_type
FT_real128	include/elf/dwarf.h	/^    FT_real128		= 0xa310$/;"	e	enum:dwarf_fundamental_type
FT_real32	include/elf/dwarf.h	/^    FT_real32		= 0xa004,$/;"	e	enum:dwarf_fundamental_type
FT_real64	include/elf/dwarf.h	/^    FT_real64		= 0xa108,$/;"	e	enum:dwarf_fundamental_type
FT_real96	include/elf/dwarf.h	/^    FT_real96		= 0xa20c,$/;"	e	enum:dwarf_fundamental_type
FT_short	include/elf/dwarf.h	/^    FT_short		= 0x0004,$/;"	e	enum:dwarf_fundamental_type
FT_signed_char	include/elf/dwarf.h	/^    FT_signed_char	= 0x0002,$/;"	e	enum:dwarf_fundamental_type
FT_signed_int128	include/elf/dwarf.h	/^    FT_signed_int128	= 0x9d10,$/;"	e	enum:dwarf_fundamental_type
FT_signed_int16	include/elf/dwarf.h	/^    FT_signed_int16	= 0x9402,$/;"	e	enum:dwarf_fundamental_type
FT_signed_int32	include/elf/dwarf.h	/^    FT_signed_int32	= 0x9704,$/;"	e	enum:dwarf_fundamental_type
FT_signed_int64	include/elf/dwarf.h	/^    FT_signed_int64	= 0x9a08,$/;"	e	enum:dwarf_fundamental_type
FT_signed_int8	include/elf/dwarf.h	/^    FT_signed_int8	= 0x9101,$/;"	e	enum:dwarf_fundamental_type
FT_signed_integer	include/elf/dwarf.h	/^    FT_signed_integer	= 0x0008,$/;"	e	enum:dwarf_fundamental_type
FT_signed_long	include/elf/dwarf.h	/^    FT_signed_long	= 0x000b,$/;"	e	enum:dwarf_fundamental_type
FT_signed_long_long	include/elf/dwarf.h	/^    FT_signed_long_long	= 0x8108,$/;"	e	enum:dwarf_fundamental_type
FT_signed_short	include/elf/dwarf.h	/^    FT_signed_short	= 0x0005,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_char	include/elf/dwarf.h	/^    FT_unsigned_char	= 0x0003,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_int128	include/elf/dwarf.h	/^    FT_unsigned_int128	= 0x9e10,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_int16	include/elf/dwarf.h	/^    FT_unsigned_int16	= 0x9502,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_int32	include/elf/dwarf.h	/^    FT_unsigned_int32	= 0x9804,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_int64	include/elf/dwarf.h	/^    FT_unsigned_int64	= 0x9b08,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_int8	include/elf/dwarf.h	/^    FT_unsigned_int8	= 0x9201,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_integer	include/elf/dwarf.h	/^    FT_unsigned_integer	= 0x0009,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_long	include/elf/dwarf.h	/^    FT_unsigned_long	= 0x000c,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_long_long	include/elf/dwarf.h	/^    FT_unsigned_long_long = 0x8208,$/;"	e	enum:dwarf_fundamental_type
FT_unsigned_short	include/elf/dwarf.h	/^    FT_unsigned_short	= 0x0006,$/;"	e	enum:dwarf_fundamental_type
FT_void	include/elf/dwarf.h	/^    FT_void		= 0x0014,$/;"	e	enum:dwarf_fundamental_type
FULL	gdb/symtab.h	/^  FULL,$/;"	m	class:symbol_name_match_type
FULL17	opcodes/ia64-opc-i.c	103;"	d	file:
FULL_RELOAD	gdb/solib-svr4.c	/^  FULL_RELOAD,$/;"	e	enum:probe_action	file:
FULL_TIB_SIZE	gdb/windows-tdep.c	/^static const int FULL_TIB_SIZE = 0x1000;$/;"	v	file:
FUNC	gdb/gnulib/import/frexp.c	/^FUNC (DOUBLE x, int *expptr)$/;"	f
FUNC	gdb/gnulib/import/frexp.c	40;"	d	file:
FUNC	gdb/gnulib/import/frexp.c	48;"	d	file:
FUNC	gdb/gnulib/import/isnan.c	/^FUNC (DOUBLE x)$/;"	f
FUNC	gdb/gnulib/import/isnan.c	39;"	d	file:
FUNC	gdb/gnulib/import/isnan.c	51;"	d	file:
FUNC	gdb/gnulib/import/isnan.c	63;"	d	file:
FUNC	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	78;"	d	file:
FUNC	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	89;"	d	file:
FUNC	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	95;"	d	file:
FUNC	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	98;"	d	file:
FUNC	opcodes/dlx-dis.c	37;"	d	file:
FUNC	sim/cr16/simops.c	5112;"	d	file:
FUNC	sim/d10v/simops.c	3191;"	d	file:
FUNC	sim/v850/simops.c	1615;"	d	file:
FUNC10_AVAIL	opcodes/iq2000-desc.h	/^ , FUNC10_DBA = 34, FUNC10_DPWT = 35, FUNC10_AVAIL = 36, FUNC10_FREE = 37$/;"	e	enum:cop_functions
FUNC10_CAM144	opcodes/iq2000-desc.h	/^  FUNC10_CAM36 = 16, FUNC10_CAM72 = 17, FUNC10_CAM144 = 18, FUNC10_CAM288 = 19$/;"	e	enum:cop3_cam_functions
FUNC10_CAM288	opcodes/iq2000-desc.h	/^  FUNC10_CAM36 = 16, FUNC10_CAM72 = 17, FUNC10_CAM144 = 18, FUNC10_CAM288 = 19$/;"	e	enum:cop3_cam_functions
FUNC10_CAM36	opcodes/iq2000-desc.h	/^  FUNC10_CAM36 = 16, FUNC10_CAM72 = 17, FUNC10_CAM144 = 18, FUNC10_CAM288 = 19$/;"	e	enum:cop3_cam_functions
FUNC10_CAM72	opcodes/iq2000-desc.h	/^  FUNC10_CAM36 = 16, FUNC10_CAM72 = 17, FUNC10_CAM144 = 18, FUNC10_CAM288 = 19$/;"	e	enum:cop3_cam_functions
FUNC10_CFC	opcodes/iq2000-desc.h	/^  FUNC10_CFC = 0, FUNC10_LOCK = 1, FUNC10_CTC = 2, FUNC10_UNLK = 3$/;"	e	enum:cop_functions
FUNC10_CHKHDR	opcodes/iq2000-desc.h	/^ , FUNC10_CHKHDR = 38, FUNC10_TSTOD = 39, FUNC10_PKRLA = 40, FUNC10_PKRLAU = 41$/;"	e	enum:cop_functions
FUNC10_CM128RIA2	opcodes/iq2000-desc.h	/^ , FUNC10_CM128RIA2 = 21, FUNC10_CM64SA = 24, FUNC10_CM64SIA2 = 28, FUNC10_CM128SIA2 = 29$/;"	e	enum:cop_functions
FUNC10_CM128RIA3	opcodes/iq2000-desc.h	/^  FUNC10_CM128RIA3 = 4, FUNC10_CM128SIA3 = 6$/;"	e	enum:cop_cm128_4functions
FUNC10_CM128RIA4	opcodes/iq2000-desc.h	/^  FUNC10_CM128RIA4 = 6, FUNC10_CM128SIA4 = 7$/;"	e	enum:cop_cm128_3functions
FUNC10_CM128SIA2	opcodes/iq2000-desc.h	/^ , FUNC10_CM128RIA2 = 21, FUNC10_CM64SA = 24, FUNC10_CM64SIA2 = 28, FUNC10_CM128SIA2 = 29$/;"	e	enum:cop_functions
FUNC10_CM128SIA3	opcodes/iq2000-desc.h	/^  FUNC10_CM128RIA3 = 4, FUNC10_CM128SIA3 = 6$/;"	e	enum:cop_cm128_4functions
FUNC10_CM128SIA4	opcodes/iq2000-desc.h	/^  FUNC10_CM128RIA4 = 6, FUNC10_CM128SIA4 = 7$/;"	e	enum:cop_cm128_3functions
FUNC10_CM128VSA	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RI = 36, FUNC10_CM128VSA = 38, FUNC10_CM32SS = 40, FUNC10_CM32SD = 41$/;"	e	enum:cop_functions
FUNC10_CM32AND	opcodes/iq2000-desc.h	/^ , FUNC10_CM32OR = 42, FUNC10_CM32AND = 43, FUNC10_CM32SI = 44, FUNC10_CM32RA = 48$/;"	e	enum:cop_functions
FUNC10_CM32ANDN	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RS = 32, FUNC10_CM32RD = 33, FUNC10_CM32XOR = 34, FUNC10_CM32ANDN = 35$/;"	e	enum:cop_functions
FUNC10_CM32OR	opcodes/iq2000-desc.h	/^ , FUNC10_CM32OR = 42, FUNC10_CM32AND = 43, FUNC10_CM32SI = 44, FUNC10_CM32RA = 48$/;"	e	enum:cop_functions
FUNC10_CM32RA	opcodes/iq2000-desc.h	/^ , FUNC10_CM32OR = 42, FUNC10_CM32AND = 43, FUNC10_CM32SI = 44, FUNC10_CM32RA = 48$/;"	e	enum:cop_functions
FUNC10_CM32RD	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RS = 32, FUNC10_CM32RD = 33, FUNC10_CM32XOR = 34, FUNC10_CM32ANDN = 35$/;"	e	enum:cop_functions
FUNC10_CM32RI	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RI = 36, FUNC10_CM128VSA = 38, FUNC10_CM32SS = 40, FUNC10_CM32SD = 41$/;"	e	enum:cop_functions
FUNC10_CM32RS	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RS = 32, FUNC10_CM32RD = 33, FUNC10_CM32XOR = 34, FUNC10_CM32ANDN = 35$/;"	e	enum:cop_functions
FUNC10_CM32SA	opcodes/iq2000-desc.h	/^ , FUNC10_CM32SA = 56$/;"	e	enum:cop_functions
FUNC10_CM32SD	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RI = 36, FUNC10_CM128VSA = 38, FUNC10_CM32SS = 40, FUNC10_CM32SD = 41$/;"	e	enum:cop_functions
FUNC10_CM32SI	opcodes/iq2000-desc.h	/^ , FUNC10_CM32OR = 42, FUNC10_CM32AND = 43, FUNC10_CM32SI = 44, FUNC10_CM32RA = 48$/;"	e	enum:cop_functions
FUNC10_CM32SS	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RI = 36, FUNC10_CM128VSA = 38, FUNC10_CM32SS = 40, FUNC10_CM32SD = 41$/;"	e	enum:cop_functions
FUNC10_CM32XOR	opcodes/iq2000-desc.h	/^ , FUNC10_CM32RS = 32, FUNC10_CM32RD = 33, FUNC10_CM32XOR = 34, FUNC10_CM32ANDN = 35$/;"	e	enum:cop_functions
FUNC10_CM64CLR	opcodes/iq2000-desc.h	/^ , FUNC10_CM64RD = 1, FUNC10_CM64RI = 4, FUNC10_CM64CLR = 5, FUNC10_CM64SS = 8$/;"	e	enum:cop_functions
FUNC10_CM64RA	opcodes/iq2000-desc.h	/^ , FUNC10_CM64SD = 9, FUNC10_CM64SI = 12, FUNC10_CM64RA = 16, FUNC10_CM64RIA2 = 20$/;"	e	enum:cop_functions
FUNC10_CM64RD	opcodes/iq2000-desc.h	/^ , FUNC10_CM64RD = 1, FUNC10_CM64RI = 4, FUNC10_CM64CLR = 5, FUNC10_CM64SS = 8$/;"	e	enum:cop_functions
FUNC10_CM64RI	opcodes/iq2000-desc.h	/^ , FUNC10_CM64RD = 1, FUNC10_CM64RI = 4, FUNC10_CM64CLR = 5, FUNC10_CM64SS = 8$/;"	e	enum:cop_functions
FUNC10_CM64RIA2	opcodes/iq2000-desc.h	/^ , FUNC10_CM64SD = 9, FUNC10_CM64SI = 12, FUNC10_CM64RA = 16, FUNC10_CM64RIA2 = 20$/;"	e	enum:cop_functions
FUNC10_CM64RS	opcodes/iq2000-desc.h	/^ , FUNC10_PKRLAH = 42, FUNC10_PKRLAC = 43, FUNC10_CMPHDR = 44, FUNC10_CM64RS = 0$/;"	e	enum:cop_functions
FUNC10_CM64SA	opcodes/iq2000-desc.h	/^ , FUNC10_CM128RIA2 = 21, FUNC10_CM64SA = 24, FUNC10_CM64SIA2 = 28, FUNC10_CM128SIA2 = 29$/;"	e	enum:cop_functions
FUNC10_CM64SD	opcodes/iq2000-desc.h	/^ , FUNC10_CM64SD = 9, FUNC10_CM64SI = 12, FUNC10_CM64RA = 16, FUNC10_CM64RIA2 = 20$/;"	e	enum:cop_functions
FUNC10_CM64SI	opcodes/iq2000-desc.h	/^ , FUNC10_CM64SD = 9, FUNC10_CM64SI = 12, FUNC10_CM64RA = 16, FUNC10_CM64RIA2 = 20$/;"	e	enum:cop_functions
FUNC10_CM64SIA2	opcodes/iq2000-desc.h	/^ , FUNC10_CM128RIA2 = 21, FUNC10_CM64SA = 24, FUNC10_CM64SIA2 = 28, FUNC10_CM128SIA2 = 29$/;"	e	enum:cop_functions
FUNC10_CM64SS	opcodes/iq2000-desc.h	/^ , FUNC10_CM64RD = 1, FUNC10_CM64RI = 4, FUNC10_CM64CLR = 5, FUNC10_CM64SS = 8$/;"	e	enum:cop_functions
FUNC10_CMPHDR	opcodes/iq2000-desc.h	/^ , FUNC10_PKRLAH = 42, FUNC10_PKRLAC = 43, FUNC10_CMPHDR = 44, FUNC10_CM64RS = 0$/;"	e	enum:cop_functions
FUNC10_CNT1S	opcodes/iq2000-desc.h	/^  FUNC10_YIELD = 14, FUNC10_CNT1S = 46$/;"	e	enum:q10s_functions
FUNC10_CRC32	opcodes/iq2000-desc.h	/^ , FUNC10_CRC32 = 20, FUNC10_CRC32B = 21, FUNC10_MCID = 32, FUNC10_DBD = 33$/;"	e	enum:cop_functions
FUNC10_CRC32B	opcodes/iq2000-desc.h	/^ , FUNC10_CRC32 = 20, FUNC10_CRC32B = 21, FUNC10_MCID = 32, FUNC10_DBD = 33$/;"	e	enum:cop_functions
FUNC10_CTC	opcodes/iq2000-desc.h	/^  FUNC10_CFC = 0, FUNC10_LOCK = 1, FUNC10_CTC = 2, FUNC10_UNLK = 3$/;"	e	enum:cop_functions
FUNC10_DBA	opcodes/iq2000-desc.h	/^ , FUNC10_DBA = 34, FUNC10_DPWT = 35, FUNC10_AVAIL = 36, FUNC10_FREE = 37$/;"	e	enum:cop_functions
FUNC10_DBD	opcodes/iq2000-desc.h	/^ , FUNC10_CRC32 = 20, FUNC10_CRC32B = 21, FUNC10_MCID = 32, FUNC10_DBD = 33$/;"	e	enum:cop_functions
FUNC10_DPWT	opcodes/iq2000-desc.h	/^ , FUNC10_DBA = 34, FUNC10_DPWT = 35, FUNC10_AVAIL = 36, FUNC10_FREE = 37$/;"	e	enum:cop_functions
FUNC10_DWRD	opcodes/iq2000-desc.h	/^ , FUNC10_RBA = 8, FUNC10_RBAL = 9, FUNC10_RBAR = 10, FUNC10_DWRD = 12$/;"	e	enum:cop_functions
FUNC10_DWRDL	opcodes/iq2000-desc.h	/^ , FUNC10_DWRDL = 13, FUNC10_WBA = 16, FUNC10_WBAU = 17, FUNC10_WBAC = 18$/;"	e	enum:cop_functions
FUNC10_FREE	opcodes/iq2000-desc.h	/^ , FUNC10_DBA = 34, FUNC10_DPWT = 35, FUNC10_AVAIL = 36, FUNC10_FREE = 37$/;"	e	enum:cop_functions
FUNC10_LOCK	opcodes/iq2000-desc.h	/^  FUNC10_CFC = 0, FUNC10_LOCK = 1, FUNC10_CTC = 2, FUNC10_UNLK = 3$/;"	e	enum:cop_functions
FUNC10_MCID	opcodes/iq2000-desc.h	/^ , FUNC10_CRC32 = 20, FUNC10_CRC32B = 21, FUNC10_MCID = 32, FUNC10_DBD = 33$/;"	e	enum:cop_functions
FUNC10_PKRLA	opcodes/iq2000-desc.h	/^ , FUNC10_CHKHDR = 38, FUNC10_TSTOD = 39, FUNC10_PKRLA = 40, FUNC10_PKRLAU = 41$/;"	e	enum:cop_functions
FUNC10_PKRLAC	opcodes/iq2000-desc.h	/^ , FUNC10_PKRLAH = 42, FUNC10_PKRLAC = 43, FUNC10_CMPHDR = 44, FUNC10_CM64RS = 0$/;"	e	enum:cop_functions
FUNC10_PKRLAH	opcodes/iq2000-desc.h	/^ , FUNC10_PKRLAH = 42, FUNC10_PKRLAC = 43, FUNC10_CMPHDR = 44, FUNC10_CM64RS = 0$/;"	e	enum:cop_functions
FUNC10_PKRLAU	opcodes/iq2000-desc.h	/^ , FUNC10_CHKHDR = 38, FUNC10_TSTOD = 39, FUNC10_PKRLA = 40, FUNC10_PKRLAU = 41$/;"	e	enum:cop_functions
FUNC10_PKRLI	opcodes/iq2000-desc.h	/^  FUNC10_PKRLI = 0, FUNC10_PKRLIU = 1, FUNC10_PKRLIH = 2, FUNC10_PKRLIC = 3$/;"	e	enum:cop2_functions
FUNC10_PKRLIC	opcodes/iq2000-desc.h	/^  FUNC10_PKRLI = 0, FUNC10_PKRLIU = 1, FUNC10_PKRLIH = 2, FUNC10_PKRLIC = 3$/;"	e	enum:cop2_functions
FUNC10_PKRLIH	opcodes/iq2000-desc.h	/^  FUNC10_PKRLI = 0, FUNC10_PKRLIU = 1, FUNC10_PKRLIH = 2, FUNC10_PKRLIC = 3$/;"	e	enum:cop2_functions
FUNC10_PKRLIU	opcodes/iq2000-desc.h	/^  FUNC10_PKRLI = 0, FUNC10_PKRLIU = 1, FUNC10_PKRLIH = 2, FUNC10_PKRLIC = 3$/;"	e	enum:cop2_functions
FUNC10_RBA	opcodes/iq2000-desc.h	/^ , FUNC10_RBA = 8, FUNC10_RBAL = 9, FUNC10_RBAR = 10, FUNC10_DWRD = 12$/;"	e	enum:cop_functions
FUNC10_RBAL	opcodes/iq2000-desc.h	/^ , FUNC10_RBA = 8, FUNC10_RBAL = 9, FUNC10_RBAR = 10, FUNC10_DWRD = 12$/;"	e	enum:cop_functions
FUNC10_RBAR	opcodes/iq2000-desc.h	/^ , FUNC10_RBA = 8, FUNC10_RBAL = 9, FUNC10_RBAR = 10, FUNC10_DWRD = 12$/;"	e	enum:cop_functions
FUNC10_RBI	opcodes/iq2000-desc.h	/^ , FUNC10_RBIR = 1, FUNC10_RBI = 2, FUNC10_RBIL = 3, FUNC10_WBIC = 5$/;"	e	enum:cop2_functions
FUNC10_RBIL	opcodes/iq2000-desc.h	/^ , FUNC10_RBIR = 1, FUNC10_RBI = 2, FUNC10_RBIL = 3, FUNC10_WBIC = 5$/;"	e	enum:cop2_functions
FUNC10_RBIR	opcodes/iq2000-desc.h	/^ , FUNC10_RBIR = 1, FUNC10_RBI = 2, FUNC10_RBIL = 3, FUNC10_WBIC = 5$/;"	e	enum:cop2_functions
FUNC10_SWRD	opcodes/iq2000-desc.h	/^ , FUNC10_SWRD = 4, FUNC10_SWRDL = 5, FUNC10_SWWR = 6, FUNC10_SWWRU = 7$/;"	e	enum:cop_functions
FUNC10_SWRDL	opcodes/iq2000-desc.h	/^ , FUNC10_SWRD = 4, FUNC10_SWRDL = 5, FUNC10_SWWR = 6, FUNC10_SWWRU = 7$/;"	e	enum:cop_functions
FUNC10_SWWR	opcodes/iq2000-desc.h	/^ , FUNC10_SWRD = 4, FUNC10_SWRDL = 5, FUNC10_SWWR = 6, FUNC10_SWWRU = 7$/;"	e	enum:cop_functions
FUNC10_SWWRU	opcodes/iq2000-desc.h	/^ , FUNC10_SWRD = 4, FUNC10_SWRDL = 5, FUNC10_SWWR = 6, FUNC10_SWWRU = 7$/;"	e	enum:cop_functions
FUNC10_TSTOD	opcodes/iq2000-desc.h	/^ , FUNC10_CHKHDR = 38, FUNC10_TSTOD = 39, FUNC10_PKRLA = 40, FUNC10_PKRLAU = 41$/;"	e	enum:cop_functions
FUNC10_UNLK	opcodes/iq2000-desc.h	/^  FUNC10_CFC = 0, FUNC10_LOCK = 1, FUNC10_CTC = 2, FUNC10_UNLK = 3$/;"	e	enum:cop_functions
FUNC10_WBA	opcodes/iq2000-desc.h	/^ , FUNC10_DWRDL = 13, FUNC10_WBA = 16, FUNC10_WBAU = 17, FUNC10_WBAC = 18$/;"	e	enum:cop_functions
FUNC10_WBAC	opcodes/iq2000-desc.h	/^ , FUNC10_DWRDL = 13, FUNC10_WBA = 16, FUNC10_WBAU = 17, FUNC10_WBAC = 18$/;"	e	enum:cop_functions
FUNC10_WBAU	opcodes/iq2000-desc.h	/^ , FUNC10_DWRDL = 13, FUNC10_WBA = 16, FUNC10_WBAU = 17, FUNC10_WBAC = 18$/;"	e	enum:cop_functions
FUNC10_WBI	opcodes/iq2000-desc.h	/^ , FUNC10_WBI = 6, FUNC10_WBIU = 7$/;"	e	enum:cop2_functions
FUNC10_WBIC	opcodes/iq2000-desc.h	/^ , FUNC10_RBIR = 1, FUNC10_RBI = 2, FUNC10_RBIL = 3, FUNC10_WBIC = 5$/;"	e	enum:cop2_functions
FUNC10_WBIU	opcodes/iq2000-desc.h	/^ , FUNC10_WBI = 6, FUNC10_WBIU = 7$/;"	e	enum:cop2_functions
FUNC10_YIELD	opcodes/iq2000-desc.h	/^  FUNC10_YIELD = 14, FUNC10_CNT1S = 46$/;"	e	enum:q10s_functions
FUNCAO1	gdb/testsuite/gdb.base/utf8-identifiers.c	/^FUNCAO1 (void)$/;"	f
FUNCAO1	gdb/testsuite/gdb.base/utf8-identifiers.c	22;"	d	file:
FUNCAO2	gdb/testsuite/gdb.base/utf8-identifiers.c	/^FUNCAO2 (void)$/;"	f
FUNCAO2	gdb/testsuite/gdb.base/utf8-identifiers.c	25;"	d	file:
FUNCBLOCK	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	30;"	d	file:
FUNCTION	gdb/linespec.c	/^  FUNCTION,$/;"	e	enum:linespec_complete_what	file:
FUNCTIONS	opcodes/iq2000-desc.h	/^} FUNCTIONS;$/;"	t	typeref:enum:functions
FUNCTIONS_DOMAIN	gdb/symtab.h	/^  FUNCTIONS_DOMAIN = 1,$/;"	e	enum:search_domain
FUNCTION_ADDRESS	gdb/testsuite/gdb.trace/tfile.c	143;"	d	file:
FUNCTION_BLOCK	gdb/mdebugread.c	/^enum block_type { FUNCTION_BLOCK, NON_FUNCTION_BLOCK };$/;"	e	enum:block_type	file:
FUNCTION_FOR_MACRO	readline/util.c	/^FUNCTION_FOR_MACRO (_rl_digit_p)$/;"	f
FUNCTION_FOR_MACRO	readline/util.c	442;"	d	file:
FUNCTION_NAME	gdb/common/common-utils.h	39;"	d
FUNCTION_NAME	gdb/common/common-utils.h	42;"	d
FUNCTION_TO_KEYMAP	readline/rldefs.h	111;"	d
FUNCTION_TO_KEYMAP	readline/rldefs.h	114;"	d
FUNC_ADD	opcodes/iq2000-desc.h	/^ , FUNC_BREAK = 13, FUNC_SLEEP = 14, FUNC_ADD = 32, FUNC_ADDU = 33$/;"	e	enum:functions
FUNC_ADDU	opcodes/iq2000-desc.h	/^ , FUNC_BREAK = 13, FUNC_SLEEP = 14, FUNC_ADD = 32, FUNC_ADDU = 33$/;"	e	enum:functions
FUNC_ADO16	opcodes/iq2000-desc.h	/^ , FUNC_XOR = 38, FUNC_NOR = 39, FUNC_ADO16 = 41, FUNC_SLT = 42$/;"	e	enum:functions
FUNC_AND	opcodes/iq2000-desc.h	/^ , FUNC_SUB = 34, FUNC_SUBU = 35, FUNC_AND = 36, FUNC_OR = 37$/;"	e	enum:functions
FUNC_BCTX	opcodes/iq2000-desc.h	/^ , FUNC_BRI = 8, FUNC_BRV = 9, FUNC_BCTX = 12, FUNC_BLTZAL = 16$/;"	e	enum:regimm_functions
FUNC_BGEZ	opcodes/iq2000-desc.h	/^  FUNC_BLTZ = 0, FUNC_BGEZ = 1, FUNC_BLTZL = 2, FUNC_BGEZL = 3$/;"	e	enum:regimm_functions
FUNC_BGEZAL	opcodes/iq2000-desc.h	/^ , FUNC_BGEZAL = 17, FUNC_BLTZALL = 18, FUNC_BGEZALL = 19, FUNC_BLEZAL = 20$/;"	e	enum:regimm_functions
FUNC_BGEZALL	opcodes/iq2000-desc.h	/^ , FUNC_BGEZAL = 17, FUNC_BLTZALL = 18, FUNC_BGEZALL = 19, FUNC_BLEZAL = 20$/;"	e	enum:regimm_functions
FUNC_BGEZL	opcodes/iq2000-desc.h	/^  FUNC_BLTZ = 0, FUNC_BGEZ = 1, FUNC_BLTZL = 2, FUNC_BGEZL = 3$/;"	e	enum:regimm_functions
FUNC_BGTZ	opcodes/iq2000-desc.h	/^ , FUNC_BLEZ = 4, FUNC_BGTZ = 5, FUNC_BLEZL = 6, FUNC_BGTZL = 7$/;"	e	enum:regimm_functions
FUNC_BGTZAL	opcodes/iq2000-desc.h	/^ , FUNC_BGTZAL = 21, FUNC_BLEZALL = 22, FUNC_BGTZALL = 23$/;"	e	enum:regimm_functions
FUNC_BGTZALL	opcodes/iq2000-desc.h	/^ , FUNC_BGTZAL = 21, FUNC_BLEZALL = 22, FUNC_BGTZALL = 23$/;"	e	enum:regimm_functions
FUNC_BGTZL	opcodes/iq2000-desc.h	/^ , FUNC_BLEZ = 4, FUNC_BGTZ = 5, FUNC_BLEZL = 6, FUNC_BGTZL = 7$/;"	e	enum:regimm_functions
FUNC_BLEZ	opcodes/iq2000-desc.h	/^ , FUNC_BLEZ = 4, FUNC_BGTZ = 5, FUNC_BLEZL = 6, FUNC_BGTZL = 7$/;"	e	enum:regimm_functions
FUNC_BLEZAL	opcodes/iq2000-desc.h	/^ , FUNC_BGEZAL = 17, FUNC_BLTZALL = 18, FUNC_BGEZALL = 19, FUNC_BLEZAL = 20$/;"	e	enum:regimm_functions
FUNC_BLEZALL	opcodes/iq2000-desc.h	/^ , FUNC_BGTZAL = 21, FUNC_BLEZALL = 22, FUNC_BGTZALL = 23$/;"	e	enum:regimm_functions
FUNC_BLEZL	opcodes/iq2000-desc.h	/^ , FUNC_BLEZ = 4, FUNC_BGTZ = 5, FUNC_BLEZL = 6, FUNC_BGTZL = 7$/;"	e	enum:regimm_functions
FUNC_BLTZ	opcodes/iq2000-desc.h	/^  FUNC_BLTZ = 0, FUNC_BGEZ = 1, FUNC_BLTZL = 2, FUNC_BGEZL = 3$/;"	e	enum:regimm_functions
FUNC_BLTZAL	opcodes/iq2000-desc.h	/^ , FUNC_BRI = 8, FUNC_BRV = 9, FUNC_BCTX = 12, FUNC_BLTZAL = 16$/;"	e	enum:regimm_functions
FUNC_BLTZALL	opcodes/iq2000-desc.h	/^ , FUNC_BGEZAL = 17, FUNC_BLTZALL = 18, FUNC_BGEZALL = 19, FUNC_BLEZAL = 20$/;"	e	enum:regimm_functions
FUNC_BLTZL	opcodes/iq2000-desc.h	/^  FUNC_BLTZ = 0, FUNC_BGEZ = 1, FUNC_BLTZL = 2, FUNC_BGEZL = 3$/;"	e	enum:regimm_functions
FUNC_BREAK	opcodes/iq2000-desc.h	/^ , FUNC_BREAK = 13, FUNC_SLEEP = 14, FUNC_ADD = 32, FUNC_ADDU = 33$/;"	e	enum:functions
FUNC_BRI	opcodes/iq2000-desc.h	/^ , FUNC_BRI = 8, FUNC_BRV = 9, FUNC_BCTX = 12, FUNC_BLTZAL = 16$/;"	e	enum:regimm_functions
FUNC_BRV	opcodes/iq2000-desc.h	/^ , FUNC_BRI = 8, FUNC_BRV = 9, FUNC_BCTX = 12, FUNC_BLTZAL = 16$/;"	e	enum:regimm_functions
FUNC_FAIL	gdb/gnulib/import/at-func.c	146;"	d	file:
FUNC_FAIL	gdb/gnulib/import/at-func.c	55;"	d	file:
FUNC_FAIL	gdb/gnulib/import/at-func.c	57;"	d	file:
FUNC_JALR	opcodes/iq2000-desc.h	/^ , FUNC_JR = 8, FUNC_JALR = 9, FUNC_JCR = 10, FUNC_SYSCALL = 12$/;"	e	enum:functions
FUNC_JCR	opcodes/iq2000-desc.h	/^ , FUNC_JR = 8, FUNC_JALR = 9, FUNC_JCR = 10, FUNC_SYSCALL = 12$/;"	e	enum:functions
FUNC_JR	opcodes/iq2000-desc.h	/^ , FUNC_JR = 8, FUNC_JALR = 9, FUNC_JCR = 10, FUNC_SYSCALL = 12$/;"	e	enum:functions
FUNC_MRGB	opcodes/iq2000-desc.h	/^ , FUNC_SLTU = 43, FUNC_MRGB = 45$/;"	e	enum:functions
FUNC_NAME	gdb/guile/guile-internal.h	153;"	d
FUNC_NOR	opcodes/iq2000-desc.h	/^ , FUNC_XOR = 38, FUNC_NOR = 39, FUNC_ADO16 = 41, FUNC_SLT = 42$/;"	e	enum:functions
FUNC_OR	opcodes/iq2000-desc.h	/^ , FUNC_SUB = 34, FUNC_SUBU = 35, FUNC_AND = 36, FUNC_OR = 37$/;"	e	enum:functions
FUNC_RESULT	gdb/gnulib/import/at-func.c	145;"	d	file:
FUNC_RESULT	gdb/gnulib/import/at-func.c	49;"	d	file:
FUNC_RESULT	gdb/gnulib/import/at-func.c	51;"	d	file:
FUNC_SLEEP	opcodes/iq2000-desc.h	/^ , FUNC_BREAK = 13, FUNC_SLEEP = 14, FUNC_ADD = 32, FUNC_ADDU = 33$/;"	e	enum:functions
FUNC_SLL	opcodes/iq2000-desc.h	/^  FUNC_SLL = 0, FUNC_SLMV = 1, FUNC_SRL = 2, FUNC_SRA = 3$/;"	e	enum:functions
FUNC_SLLV	opcodes/iq2000-desc.h	/^ , FUNC_SLLV = 4, FUNC_SRMV = 5, FUNC_SRLV = 6, FUNC_SRAV = 7$/;"	e	enum:functions
FUNC_SLMV	opcodes/iq2000-desc.h	/^  FUNC_SLL = 0, FUNC_SLMV = 1, FUNC_SRL = 2, FUNC_SRA = 3$/;"	e	enum:functions
FUNC_SLT	opcodes/iq2000-desc.h	/^ , FUNC_XOR = 38, FUNC_NOR = 39, FUNC_ADO16 = 41, FUNC_SLT = 42$/;"	e	enum:functions
FUNC_SLTU	opcodes/iq2000-desc.h	/^ , FUNC_SLTU = 43, FUNC_MRGB = 45$/;"	e	enum:functions
FUNC_SRA	opcodes/iq2000-desc.h	/^  FUNC_SLL = 0, FUNC_SLMV = 1, FUNC_SRL = 2, FUNC_SRA = 3$/;"	e	enum:functions
FUNC_SRAV	opcodes/iq2000-desc.h	/^ , FUNC_SLLV = 4, FUNC_SRMV = 5, FUNC_SRLV = 6, FUNC_SRAV = 7$/;"	e	enum:functions
FUNC_SRL	opcodes/iq2000-desc.h	/^  FUNC_SLL = 0, FUNC_SLMV = 1, FUNC_SRL = 2, FUNC_SRA = 3$/;"	e	enum:functions
FUNC_SRLV	opcodes/iq2000-desc.h	/^ , FUNC_SLLV = 4, FUNC_SRMV = 5, FUNC_SRLV = 6, FUNC_SRAV = 7$/;"	e	enum:functions
FUNC_SRMV	opcodes/iq2000-desc.h	/^ , FUNC_SLLV = 4, FUNC_SRMV = 5, FUNC_SRLV = 6, FUNC_SRAV = 7$/;"	e	enum:functions
FUNC_SUB	opcodes/iq2000-desc.h	/^ , FUNC_SUB = 34, FUNC_SUBU = 35, FUNC_AND = 36, FUNC_OR = 37$/;"	e	enum:functions
FUNC_SUBU	opcodes/iq2000-desc.h	/^ , FUNC_SUB = 34, FUNC_SUBU = 35, FUNC_AND = 36, FUNC_OR = 37$/;"	e	enum:functions
FUNC_SYSCALL	opcodes/iq2000-desc.h	/^ , FUNC_JR = 8, FUNC_JALR = 9, FUNC_JCR = 10, FUNC_SYSCALL = 12$/;"	e	enum:functions
FUNC_XOR	opcodes/iq2000-desc.h	/^ , FUNC_XOR = 38, FUNC_NOR = 39, FUNC_ADO16 = 41, FUNC_SLT = 42$/;"	e	enum:functions
FUNC_lang	gdb/testsuite/gdb.dwarf2/dw2-case-insensitive.c	/^FUNC_lang (void)$/;"	f
FUNC_symtab	gdb/testsuite/gdb.dwarf2/dw2-case-insensitive.c	/^FUNC_symtab (void)$/;"	f
FUNMAP	readline/readline.h	/^} FUNMAP;$/;"	t	typeref:struct:_funmap
FV0_REGNUM	gdb/sh-tdep.h	/^    FV0_REGNUM = 76,$/;"	e	enum:__anon1841
FV_LAST_REGNUM	gdb/sh-tdep.h	/^    FV_LAST_REGNUM = 79$/;"	e	enum:__anon1841
FWAIT_OPCODE	include/opcode/i386.h	54;"	d
FWait	opcodes/i386-opc.h	/^  FWait,$/;"	e	enum:__anon67
FX	libiberty/md5.c	366;"	d	file:
FX	libiberty/md5.c	386;"	d	file:
FX	libiberty/md5.c	387;"	d	file:
FX	libiberty/md5.c	407;"	d	file:
FX	libiberty/md5.c	408;"	d	file:
FXM	opcodes/ppc-opc.c	2034;"	d	file:
FXM4	opcodes/ppc-opc.c	2038;"	d	file:
FXSAVE	opcodes/i386-dis.c	418;"	d	file:
FXSAVE_ADDR	gdb/i387-tdep.c	568;"	d	file:
FXSAVE_Fixup	opcodes/i386-dis.c	/^FXSAVE_Fixup (int bytemode, int sizeflag)$/;"	f	file:
FXSAVE_MXCSR_ADDR	gdb/i387-tdep.c	576;"	d	file:
F_0NZC	opcodes/msp430-decode.c	106;"	d	file:
F_0SZC	opcodes/rx-decode.c	262;"	d	file:
F_1	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	v	typeref:struct:f_1
F_10	include/coff/ti.h	137;"	d
F_12	opcodes/s390-opc.c	83;"	d	file:
F_16	opcodes/s390-opc.c	85;"	d	file:
F_2	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	v	typeref:struct:f_2
F_20	include/coff/ti.h	138;"	d
F_24	opcodes/s390-opc.c	87;"	d	file:
F_25	include/coff/ti.h	139;"	d
F_28	opcodes/s390-opc.c	89;"	d	file:
F_3	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	v	typeref:struct:f_3
F_32	opcodes/s390-opc.c	91;"	d	file:
F_4	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	v	typeref:struct:f_4
F_8	opcodes/s390-opc.c	81;"	d	file:
F_A22	opcodes/arc-opc.c	1405;"	d	file:
F_A3	opcodes/arc-opc.c	1401;"	d	file:
F_A9	opcodes/arc-opc.c	1403;"	d	file:
F_AB22	opcodes/arc-opc.c	1417;"	d	file:
F_AB3	opcodes/arc-opc.c	1413;"	d	file:
F_AB9	opcodes/arc-opc.c	1415;"	d	file:
F_ALGNMASK	include/coff/z80.h	36;"	d
F_ALIAS	include/opcode/aarch64.h	719;"	d
F_ALIAS	include/opcode/sparc.h	131;"	d
F_ALPHA_CALL_SHARED	include/coff/alpha.h	45;"	d
F_ALPHA_NO_SHARED	include/coff/alpha.h	43;"	d
F_ALPHA_OBJECT_TYPE_MASK	include/coff/alpha.h	42;"	d
F_ALPHA_SHARABLE	include/coff/alpha.h	44;"	d
F_ALWAYS	opcodes/arc-opc.c	1299;"	d	file:
F_APCS26	include/coff/arm.h	60;"	d
F_APCS26	include/elf/arm.h	66;"	d
F_APCS_26	include/coff/arm.h	50;"	d
F_APCS_FLOAT	include/coff/arm.h	46;"	d
F_APCS_FLOAT	include/coff/arm.h	58;"	d
F_APCS_FLOAT	include/elf/arm.h	67;"	d
F_APCS_SET	include/coff/arm.h	51;"	d
F_AR16WR	include/coff/arm.h	47;"	d
F_AR16WR	include/coff/internal.h	103;"	d
F_AR32W	include/coff/internal.h	105;"	d
F_AR32WR	include/coff/arm.h	49;"	d
F_AR32WR	include/coff/internal.h	104;"	d
F_ARCHEXT	opcodes/aarch64-opc.h	204;"	d
F_ARCHEXT	opcodes/aarch64-opc.h	205;"	d
F_ARM_2	include/coff/arm.h	62;"	d
F_ARM_2a	include/coff/arm.h	63;"	d
F_ARM_3	include/coff/arm.h	64;"	d
F_ARM_3M	include/coff/arm.h	65;"	d
F_ARM_4	include/coff/arm.h	66;"	d
F_ARM_4T	include/coff/arm.h	67;"	d
F_ARM_5	include/coff/arm.h	68;"	d
F_ARM_ARCHITECTURE_MASK	include/coff/arm.h	61;"	d
F_AS22	opcodes/arc-opc.c	1423;"	d	file:
F_AS3	opcodes/arc-opc.c	1419;"	d	file:
F_AS9	opcodes/arc-opc.c	1421;"	d	file:
F_ASFAKE	opcodes/arc-opc.c	1425;"	d	file:
F_AW22	opcodes/arc-opc.c	1411;"	d	file:
F_AW3	opcodes/arc-opc.c	1407;"	d	file:
F_AW9	opcodes/arc-opc.c	1409;"	d	file:
F_CARRY	opcodes/arc-opc.c	1319;"	d	file:
F_CARRYCLR	opcodes/arc-opc.c	1325;"	d	file:
F_CARRYSET	opcodes/arc-opc.c	1321;"	d	file:
F_CLASS_COND	include/opcode/arc.h	/^  F_CLASS_COND = (1 << 3),$/;"	e	enum:__anon1257
F_CLASS_EXTEND	include/opcode/arc.h	/^  F_CLASS_EXTEND = (1 << 2),$/;"	e	enum:__anon1257
F_CLASS_IMPLICIT	include/opcode/arc.h	/^  F_CLASS_IMPLICIT = (1 << 6)$/;"	e	enum:__anon1257
F_CLASS_NONE	include/opcode/arc.h	/^  F_CLASS_NONE = 0,$/;"	e	enum:__anon1257
F_CLASS_OPTIONAL	include/opcode/arc.h	/^  F_CLASS_OPTIONAL = (1 << 0),$/;"	e	enum:__anon1257
F_CLASS_REQUIRED	include/opcode/arc.h	/^  F_CLASS_REQUIRED = (1 << 1),$/;"	e	enum:__anon1257
F_CLASS_WB	include/opcode/arc.h	/^  F_CLASS_WB = (1 << 4),$/;"	e	enum:__anon1257
F_CLASS_ZZ	include/opcode/arc.h	/^  F_CLASS_ZZ = (1 << 5),$/;"	e	enum:__anon1257
F_COND	include/opcode/aarch64.h	727;"	d
F_CONDBR	include/opcode/sparc.h	133;"	d
F_CONV	include/opcode/aarch64.h	755;"	d
F_D	opcodes/arc-opc.c	1369;"	d	file:
F_DEFAULT	include/opcode/aarch64.h	749;"	d
F_DELAYED	include/opcode/sparc.h	130;"	d
F_DEPRECATED	opcodes/aarch64-opc.h	201;"	d
F_DEPRECATED	opcodes/aarch64-opc.h	202;"	d
F_DFAKE	opcodes/arc-opc.c	1371;"	d	file:
F_DI11	opcodes/arc-opc.c	1431;"	d	file:
F_DI14	opcodes/arc-opc.c	1433;"	d	file:
F_DI15	opcodes/arc-opc.c	1435;"	d	file:
F_DI5	opcodes/arc-opc.c	1429;"	d	file:
F_DLL	include/coff/internal.h	108;"	d
F_DNZ_D	opcodes/arc-opc.c	1375;"	d	file:
F_DNZ_ND	opcodes/arc-opc.c	1373;"	d	file:
F_DSA	include/coff/xcoff.h	35;"	d
F_DYNLOAD	include/coff/internal.h	106;"	d
F_D_BITOFF	sim/ppc/dp-bit.c	210;"	d	file:
F_EQUAL	opcodes/arc-opc.c	1303;"	d	file:
F_EXEC	include/coff/arm.h	41;"	d
F_EXEC	include/coff/i386.h	34;"	d
F_EXEC	include/coff/ia64.h	38;"	d
F_EXEC	include/coff/internal.h	100;"	d
F_EXEC	include/coff/powerpc.h	34;"	d
F_EXEC	include/coff/ti.h	131;"	d
F_EXEC	libiberty/simple-object-coff.c	62;"	d	file:
F_EXEC	libiberty/simple-object-xcoff.c	75;"	d	file:
F_FBR	include/opcode/sparc.h	136;"	d
F_FDPR_OPTI	include/coff/xcoff.h	32;"	d
F_FDPR_PROF	include/coff/xcoff.h	29;"	d
F_FFAKE	opcodes/arc-opc.c	1363;"	d	file:
F_FLAG	opcodes/arc-opc.c	1361;"	d	file:
F_FLOAT	include/opcode/sparc.h	135;"	d
F_FPTYPE	include/opcode/aarch64.h	733;"	d
F_FR0	opcodes/sh-opc.h	/^    F_FR0,$/;"	e	enum:__anon62
F_GE	opcodes/arc-opc.c	1341;"	d	file:
F_GO32STUB	include/coff/internal.h	109;"	d
F_GPRSIZE_IN_Q	include/opcode/aarch64.h	739;"	d
F_GT	opcodes/arc-opc.c	1339;"	d	file:
F_H1	opcodes/arc-opc.c	1443;"	d	file:
F_H17	opcodes/arc-opc.c	1447;"	d	file:
F_H7	opcodes/arc-opc.c	1445;"	d	file:
F_HASXT	opcodes/aarch64-opc.h	207;"	d
F_HASXT	opcodes/aarch64-opc.h	208;"	d
F_HAS_ALIAS	include/opcode/aarch64.h	720;"	d
F_HI	opcodes/arc-opc.c	1347;"	d	file:
F_HIGHER	opcodes/arc-opc.c	1329;"	d	file:
F_INTERWORK	include/coff/arm.h	44;"	d
F_INTERWORK	include/coff/arm.h	57;"	d
F_INTERWORK	include/elf/arm.h	65;"	d
F_INTERWORK_SET	include/coff/arm.h	45;"	d
F_JSR	include/opcode/sparc.h	134;"	d
F_LDS_SIZE	include/opcode/aarch64.h	741;"	d
F_LE	opcodes/arc-opc.c	1345;"	d	file:
F_LENDIAN	include/coff/ti.h	140;"	d
F_LNNO	include/coff/arm.h	42;"	d
F_LNNO	include/coff/i386.h	35;"	d
F_LNNO	include/coff/ia64.h	39;"	d
F_LNNO	include/coff/internal.h	101;"	d
F_LNNO	include/coff/powerpc.h	35;"	d
F_LNNO	include/coff/ti.h	132;"	d
F_LOWER	opcodes/arc-opc.c	1323;"	d	file:
F_LS	opcodes/arc-opc.c	1349;"	d	file:
F_LSE_SZ	include/opcode/aarch64.h	767;"	d
F_LSYMS	bfd/coff-tic4x.c	31;"	d	file:
F_LSYMS	bfd/coff-tic4x.c	32;"	d	file:
F_LSYMS	bfd/coff-tic54x.c	30;"	d	file:
F_LSYMS	bfd/coff-tic54x.c	31;"	d	file:
F_LSYMS	include/coff/arm.h	43;"	d
F_LSYMS	include/coff/i386.h	36;"	d
F_LSYMS	include/coff/ia64.h	40;"	d
F_LSYMS	include/coff/internal.h	102;"	d
F_LSYMS	include/coff/powerpc.h	36;"	d
F_LSYMS_TICOFF	include/coff/ti.h	135;"	d
F_LT	opcodes/arc-opc.c	1343;"	d	file:
F_MACHMASK	include/coff/z80.h	31;"	d
F_MACHMASK	include/coff/z8k.h	26;"	d
F_MINUS	opcodes/arc-opc.c	1317;"	d	file:
F_MISC	include/opcode/aarch64.h	761;"	d
F_N	include/opcode/aarch64.h	763;"	d
F_ND	opcodes/arc-opc.c	1367;"	d	file:
F_NE	opcodes/arc-opc.c	1453;"	d	file:
F_NEGATIVE	opcodes/arc-opc.c	1315;"	d	file:
F_NJ	opcodes/arc-opc.c	1353;"	d	file:
F_NM	opcodes/arc-opc.c	1355;"	d	file:
F_NONEXEC	include/coff/xcoff.h	41;"	d
F_NOTCARRY	opcodes/arc-opc.c	1327;"	d	file:
F_NOTEQUAL	opcodes/arc-opc.c	1307;"	d	file:
F_NOTOVERFLOW	opcodes/arc-opc.c	1335;"	d	file:
F_NOTZERO	opcodes/arc-opc.c	1309;"	d	file:
F_NO_T	opcodes/arc-opc.c	1357;"	d	file:
F_NPS_AL	opcodes/arc-opc.c	1511;"	d	file:
F_NPS_ALL	opcodes/arc-opc.c	1562;"	d	file:
F_NPS_AR	opcodes/arc-opc.c	1508;"	d	file:
F_NPS_CL	opcodes/arc-opc.c	1457;"	d	file:
F_NPS_CLSR	opcodes/arc-opc.c	1559;"	d	file:
F_NPS_CORE	opcodes/arc-opc.c	1556;"	d	file:
F_NPS_FLAG	opcodes/arc-opc.c	1469;"	d	file:
F_NPS_GIC	opcodes/arc-opc.c	1565;"	d	file:
F_NPS_HWS_OFF	opcodes/arc-opc.c	1499;"	d	file:
F_NPS_HWS_RESTORE	opcodes/arc-opc.c	1502;"	d	file:
F_NPS_IE1	opcodes/arc-opc.c	1484;"	d	file:
F_NPS_IE12	opcodes/arc-opc.c	1490;"	d	file:
F_NPS_IE2	opcodes/arc-opc.c	1487;"	d	file:
F_NPS_LDBIT_CL1	opcodes/arc-opc.c	1538;"	d	file:
F_NPS_LDBIT_CL2	opcodes/arc-opc.c	1541;"	d	file:
F_NPS_LDBIT_DI	opcodes/arc-opc.c	1535;"	d	file:
F_NPS_LDBIT_X2_1	opcodes/arc-opc.c	1544;"	d	file:
F_NPS_LDBIT_X2_2	opcodes/arc-opc.c	1547;"	d	file:
F_NPS_LDBIT_X4_1	opcodes/arc-opc.c	1550;"	d	file:
F_NPS_LDBIT_X4_2	opcodes/arc-opc.c	1553;"	d	file:
F_NPS_M	opcodes/arc-opc.c	1466;"	d	file:
F_NPS_NA	opcodes/arc-opc.c	1460;"	d	file:
F_NPS_P0	opcodes/arc-opc.c	1523;"	d	file:
F_NPS_P1	opcodes/arc-opc.c	1526;"	d	file:
F_NPS_P2	opcodes/arc-opc.c	1529;"	d	file:
F_NPS_P3	opcodes/arc-opc.c	1532;"	d	file:
F_NPS_R	opcodes/arc-opc.c	1472;"	d	file:
F_NPS_RD	opcodes/arc-opc.c	1478;"	d	file:
F_NPS_RSPI_GIC	opcodes/arc-opc.c	1568;"	d	file:
F_NPS_RW	opcodes/arc-opc.c	1475;"	d	file:
F_NPS_S	opcodes/arc-opc.c	1514;"	d	file:
F_NPS_SR	opcodes/arc-opc.c	1463;"	d	file:
F_NPS_SX	opcodes/arc-opc.c	1505;"	d	file:
F_NPS_SYNC_RD	opcodes/arc-opc.c	1493;"	d	file:
F_NPS_SYNC_WR	opcodes/arc-opc.c	1496;"	d	file:
F_NPS_WFT	opcodes/arc-opc.c	1481;"	d	file:
F_NPS_ZNCV_RD	opcodes/arc-opc.c	1517;"	d	file:
F_NPS_ZNCV_WR	opcodes/arc-opc.c	1520;"	d	file:
F_NT	opcodes/arc-opc.c	1439;"	d	file:
F_NULL	opcodes/arc-opc.c	1297;"	d	file:
F_OD	include/opcode/aarch64.h	765;"	d
F_OK	readline/examples/rlfe/os.h	319;"	d
F_OK	zlib/contrib/untgz/untgz.c	27;"	d	file:
F_OPD0_OPT	include/opcode/aarch64.h	743;"	d
F_OPD1_OPT	include/opcode/aarch64.h	744;"	d
F_OPD2_OPT	include/opcode/aarch64.h	745;"	d
F_OPD3_OPT	include/opcode/aarch64.h	746;"	d
F_OPD4_OPT	include/opcode/aarch64.h	747;"	d
F_OPEN	zlib/zutil.h	108;"	d
F_OPEN	zlib/zutil.h	202;"	d
F_OSZC	opcodes/rx-decode.c	266;"	d	file:
F_OSZ_	opcodes/rx-decode.c	265;"	d	file:
F_OS__	opcodes/rx-decode.c	264;"	d	file:
F_OVERFLOW	opcodes/arc-opc.c	1333;"	d	file:
F_OVERFLOWCLR	opcodes/arc-opc.c	1337;"	d	file:
F_OVERFLOWSET	opcodes/arc-opc.c	1331;"	d	file:
F_O___	opcodes/rx-decode.c	263;"	d	file:
F_P1	include/opcode/aarch64.h	723;"	d
F_P2	include/opcode/aarch64.h	724;"	d
F_P3	include/opcode/aarch64.h	725;"	d
F_PIC	include/coff/arm.h	48;"	d
F_PIC	include/coff/arm.h	59;"	d
F_PIC	include/elf/arm.h	68;"	d
F_PL	opcodes/arc-opc.c	1313;"	d	file:
F_PNZ	opcodes/arc-opc.c	1351;"	d	file:
F_POZITIVE	opcodes/arc-opc.c	1311;"	d	file:
F_PREFERRED	include/opcode/sparc.h	137;"	d
F_PREF_ALIAS	include/opcode/sparc.h	139;"	d
F_PSEUDO	include/opcode/aarch64.h	759;"	d
F_RA	opcodes/arc-opc.c	1301;"	d	file:
F_REG_M	opcodes/sh-opc.h	/^    F_REG_M,$/;"	e	enum:__anon62
F_REG_N	opcodes/sh-opc.h	/^    F_REG_N,$/;"	e	enum:__anon62
F_REG_READ	opcodes/aarch64-opc.h	211;"	d
F_REG_READ	opcodes/aarch64-opc.h	212;"	d
F_REG_WRITE	opcodes/aarch64-opc.h	215;"	d
F_REG_WRITE	opcodes/aarch64-opc.h	216;"	d
F_RELFLG	include/coff/arm.h	40;"	d
F_RELFLG	include/coff/i386.h	33;"	d
F_RELFLG	include/coff/ia64.h	37;"	d
F_RELFLG	include/coff/internal.h	99;"	d
F_RELFLG	include/coff/powerpc.h	33;"	d
F_RELFLG	include/coff/ti.h	130;"	d
F_SF	include/opcode/aarch64.h	729;"	d
F_SHROBJ	include/coff/internal.h	107;"	d
F_SIGN16	opcodes/arc-opc.c	1395;"	d	file:
F_SIGN6	opcodes/arc-opc.c	1393;"	d	file:
F_SIGNX	opcodes/arc-opc.c	1397;"	d	file:
F_SIZEB1	opcodes/arc-opc.c	1379;"	d	file:
F_SIZEB17	opcodes/arc-opc.c	1383;"	d	file:
F_SIZEB7	opcodes/arc-opc.c	1381;"	d	file:
F_SIZED	opcodes/arc-opc.c	1449;"	d	file:
F_SIZEQ	include/opcode/aarch64.h	731;"	d
F_SIZEW1	opcodes/arc-opc.c	1385;"	d	file:
F_SIZEW17	opcodes/arc-opc.c	1389;"	d	file:
F_SIZEW7	opcodes/arc-opc.c	1387;"	d	file:
F_SOFT_FLOAT	include/coff/arm.h	52;"	d
F_SOFT_FLOAT	include/elf/arm.h	69;"	d
F_SSIZE	include/opcode/aarch64.h	735;"	d
F_STRICT	include/opcode/aarch64.h	769;"	d
F_SYMMERGE	include/coff/ti.h	141;"	d
F_SYS_READ	include/opcode/aarch64.h	771;"	d
F_SYS_WRITE	include/opcode/aarch64.h	773;"	d
F_T	include/opcode/aarch64.h	737;"	d
F_T	opcodes/arc-opc.c	1441;"	d	file:
F_UNBR	include/opcode/sparc.h	132;"	d
F_VARPG	include/coff/xcoff.h	38;"	d
F_VERS	include/coff/ti.h	133;"	d
F_VFP_FLOAT	include/coff/arm.h	53;"	d
F_VFP_FLOAT	include/elf/arm.h	70;"	d
F_VNZC	opcodes/msp430-decode.c	105;"	d	file:
F_Z8001	include/coff/z8k.h	24;"	d
F_Z8002	include/coff/z8k.h	25;"	d
F_ZERO	opcodes/arc-opc.c	1305;"	d	file:
F__SZC	opcodes/rx-decode.c	261;"	d	file:
F__SZ_	opcodes/rx-decode.c	260;"	d	file:
F___ZC	opcodes/rx-decode.c	259;"	d	file:
F_____	opcodes/msp430-decode.c	104;"	d	file:
F_____	opcodes/rx-decode.c	258;"	d	file:
Fa	opcodes/d30v-opc.c	390;"	d	file:
Fa	opcodes/rl78-decode.c	73;"	d	file:
Fa2	opcodes/d30v-opc.c	412;"	d	file:
Fac	opcodes/rl78-decode.c	75;"	d	file:
Fake	opcodes/d30v-opc.c	414;"	d	file:
Fastest	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        Fastest = 1$/;"	e	enum:DotZLib.CompressLevel	file:
Fb	opcodes/d30v-opc.c	392;"	d	file:
Fc	opcodes/d30v-opc.c	394;"	d	file:
Fc	opcodes/rl78-decode.c	74;"	d	file:
FdTOi	sim/erc32/exec.c	1665;"	d	file:
FdTOs	sim/erc32/exec.c	1666;"	d	file:
Fetch_Iwmmxt_Register	sim/arm/iwmmxt.c	/^Fetch_Iwmmxt_Register (unsigned int regnum, unsigned char * memory)$/;"	f
FiTOd	sim/erc32/exec.c	1668;"	d	file:
FiTOs	sim/erc32/exec.c	1667;"	d	file:
Field_bbi4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_bbi4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_bbi4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_bbi4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_bbi_Slot_inst_get	bfd/xtensa-modules.c	/^Field_bbi_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_bbi_Slot_inst_set	bfd/xtensa-modules.c	/^Field_bbi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_bbi_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_bbi_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_bbi_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_bbi_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_i_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_i_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_i_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_i_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_i_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_i_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_i_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_i_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm12_Slot_inst_get	bfd/xtensa-modules.c	/^Field_imm12_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm12_Slot_inst_set	bfd/xtensa-modules.c	/^Field_imm12_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm12b_Slot_inst_get	bfd/xtensa-modules.c	/^Field_imm12b_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm12b_Slot_inst_set	bfd/xtensa-modules.c	/^Field_imm12b_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm12b_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_imm12b_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm12b_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_imm12b_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm12b_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_imm12b_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm12b_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_imm12b_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm16_Slot_inst_get	bfd/xtensa-modules.c	/^Field_imm16_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm16_Slot_inst_set	bfd/xtensa-modules.c	/^Field_imm16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm16_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_imm16_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm16_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_imm16_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm4_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm4_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm4_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm4_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_imm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm6_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm6_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm6_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm6_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6hi_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm6hi_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6hi_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm6hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6hi_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm6hi_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6hi_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm6hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6lo_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm6lo_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6lo_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm6lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm6lo_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm6lo_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm6lo_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm6lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm7_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm7_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm7_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm7_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_imm7_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_imm7_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7hi_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm7hi_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7hi_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm7hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7hi_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm7hi_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7hi_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm7hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7lo_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_imm7lo_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7lo_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_imm7lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm7lo_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_imm7lo_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm7lo_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_imm7lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm8_Slot_inst_get	bfd/xtensa-modules.c	/^Field_imm8_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm8_Slot_inst_set	bfd/xtensa-modules.c	/^Field_imm8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm8_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_imm8_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm8_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_imm8_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_imm8_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_imm8_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_imm8_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_imm8_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_m_Slot_inst_get	bfd/xtensa-modules.c	/^Field_m_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_m_Slot_inst_set	bfd/xtensa-modules.c	/^Field_m_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_m_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_m_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_m_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_m_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_mn_Slot_inst_get	bfd/xtensa-modules.c	/^Field_mn_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_mn_Slot_inst_set	bfd/xtensa-modules.c	/^Field_mn_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_n_Slot_inst_get	bfd/xtensa-modules.c	/^Field_n_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_n_Slot_inst_set	bfd/xtensa-modules.c	/^Field_n_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_n_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_n_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_n_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_n_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_offset_Slot_inst_get	bfd/xtensa-modules.c	/^Field_offset_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_offset_Slot_inst_set	bfd/xtensa-modules.c	/^Field_offset_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_offset_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_offset_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_offset_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_offset_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_op0_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_op0_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_op0_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_op0_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_Slot_inst_get	bfd/xtensa-modules.c	/^Field_op0_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_Slot_inst_set	bfd/xtensa-modules.c	/^Field_op0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_s4_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_op0_s4_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_s4_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_op0_s4_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_s5_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_op0_s5_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_s5_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_op0_s5_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_s6_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_op0_s6_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_s6_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_op0_s6_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op1_Slot_inst_get	bfd/xtensa-modules.c	/^Field_op1_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op1_Slot_inst_set	bfd/xtensa-modules.c	/^Field_op1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op1_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_op1_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op1_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_op1_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_op2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_op2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op2_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_op2_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op2_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_op2_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_op2_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_op2_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_op2_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_op2_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r2_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_r2_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r2_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_r2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r2_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_r2_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r2_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_r2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_r2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_r2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r3_Slot_inst_get	bfd/xtensa-modules.c	/^Field_r3_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r3_Slot_inst_set	bfd/xtensa-modules.c	/^Field_r3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r4_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_r4_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r4_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_r4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r4_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_r4_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r4_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_r4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_r4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_r4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r8_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_r8_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r8_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_r8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r8_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_r8_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r8_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_r8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r8_Slot_inst_get	bfd/xtensa-modules.c	/^Field_r8_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r8_Slot_inst_set	bfd/xtensa-modules.c	/^Field_r8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_r_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_r_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_r_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_r_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_inst_get	bfd/xtensa-modules.c	/^Field_r_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_inst_set	bfd/xtensa-modules.c	/^Field_r_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_r_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_r_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_r_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_rbit2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_rbit2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_rbit2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_rbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_rhi_Slot_inst_get	bfd/xtensa-modules.c	/^Field_rhi_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_rhi_Slot_inst_set	bfd/xtensa-modules.c	/^Field_rhi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s2_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_s2_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s2_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_s2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s2_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_s2_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s2_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_s2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_s2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_s2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s4_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_s4_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s4_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_s4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s4_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_s4_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s4_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_s4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_s4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_s4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s8_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_s8_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s8_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_s8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s8_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_s8_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s8_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_s8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s8_Slot_inst_get	bfd/xtensa-modules.c	/^Field_s8_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s8_Slot_inst_set	bfd/xtensa-modules.c	/^Field_s8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_s_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_s_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_s_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_s_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_inst_get	bfd/xtensa-modules.c	/^Field_s_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_inst_set	bfd/xtensa-modules.c	/^Field_s_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_s_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_s_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_s_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sa4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sa4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sa4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sa4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sae4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sae4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sae4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sae4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sae4_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_sae4_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sae4_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_sae4_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sae_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sae_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sae_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sae_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sae_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_sae_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sae_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_sae_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sae_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_sae_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sae_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_sae_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sal_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sal_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sal_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sal_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sal_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_sal_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sal_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_sal_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sal_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_sal_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sal_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_sal_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sargt_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sargt_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sargt_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sargt_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sargt_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_sargt_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sas4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sas4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sas4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sas4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sas_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sas_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sas_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sas_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sas_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_sas_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sas_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_sas_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sr_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_sr_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sr_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_sr_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sr_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_sr_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sr_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_sr_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_sr_Slot_inst_get	bfd/xtensa-modules.c	/^Field_sr_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_sr_Slot_inst_set	bfd/xtensa-modules.c	/^Field_sr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_st_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_st_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_st_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_st_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_st_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_st_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_st_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_st_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_st_Slot_inst_get	bfd/xtensa-modules.c	/^Field_st_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_st_Slot_inst_set	bfd/xtensa-modules.c	/^Field_st_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t2_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_t2_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t2_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_t2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t2_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_t2_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t2_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_t2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_t2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_t2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t3_Slot_inst_get	bfd/xtensa-modules.c	/^Field_t3_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t3_Slot_inst_set	bfd/xtensa-modules.c	/^Field_t3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t4_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_t4_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t4_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_t4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t4_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_t4_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t4_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_t4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t4_Slot_inst_get	bfd/xtensa-modules.c	/^Field_t4_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t4_Slot_inst_set	bfd/xtensa-modules.c	/^Field_t4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t8_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_t8_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t8_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_t8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t8_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_t8_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t8_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_t8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t8_Slot_inst_get	bfd/xtensa-modules.c	/^Field_t8_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t8_Slot_inst_set	bfd/xtensa-modules.c	/^Field_t8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_t_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_t_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_t_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_t_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_inst_get	bfd/xtensa-modules.c	/^Field_t_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_inst_set	bfd/xtensa-modules.c	/^Field_t_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_xt_flix64_slot1_get	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_xt_flix64_slot1_set	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_xt_flix64_slot2_get	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_xt_flix64_slot2_set	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_t_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_t_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_t_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_tbit2_Slot_inst_get	bfd/xtensa-modules.c	/^Field_tbit2_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_tbit2_Slot_inst_set	bfd/xtensa-modules.c	/^Field_tbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_thi3_Slot_inst_get	bfd/xtensa-modules.c	/^Field_thi3_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_thi3_Slot_inst_set	bfd/xtensa-modules.c	/^Field_thi3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_thi3_Slot_xt_flix64_slot0_get	bfd/xtensa-modules.c	/^Field_thi3_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_thi3_Slot_xt_flix64_slot0_set	bfd/xtensa-modules.c	/^Field_thi3_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_tlo_Slot_inst_get	bfd/xtensa-modules.c	/^Field_tlo_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_tlo_Slot_inst_set	bfd/xtensa-modules.c	/^Field_tlo_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_w_Slot_inst_get	bfd/xtensa-modules.c	/^Field_w_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_w_Slot_inst_set	bfd/xtensa-modules.c	/^Field_w_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_x_Slot_inst_get	bfd/xtensa-modules.c	/^Field_x_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_x_Slot_inst_set	bfd/xtensa-modules.c	/^Field_x_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_xt_wbr15_imm_Slot_inst_get	bfd/xtensa-modules.c	/^Field_xt_wbr15_imm_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_xt_wbr15_imm_Slot_inst_set	bfd/xtensa-modules.c	/^Field_xt_wbr15_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_xt_wbr18_imm_Slot_inst_get	bfd/xtensa-modules.c	/^Field_xt_wbr18_imm_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_xt_wbr18_imm_Slot_inst_set	bfd/xtensa-modules.c	/^Field_xt_wbr18_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_xt_wbr18_imm_Slot_xt_flix64_slot3_get	bfd/xtensa-modules.c	/^Field_xt_wbr18_imm_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_xt_wbr18_imm_Slot_xt_flix64_slot3_set	bfd/xtensa-modules.c	/^Field_xt_wbr18_imm_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_y_Slot_inst_get	bfd/xtensa-modules.c	/^Field_y_Slot_inst_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_y_Slot_inst_set	bfd/xtensa-modules.c	/^Field_y_Slot_inst_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_z_Slot_inst16a_get	bfd/xtensa-modules.c	/^Field_z_Slot_inst16a_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_z_Slot_inst16a_set	bfd/xtensa-modules.c	/^Field_z_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
Field_z_Slot_inst16b_get	bfd/xtensa-modules.c	/^Field_z_Slot_inst16b_get (const xtensa_insnbuf insn)$/;"	f	file:
Field_z_Slot_inst16b_set	bfd/xtensa-modules.c	/^Field_z_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)$/;"	f	file:
File	include/coff/pe.h	/^  } File;$/;"	m	union:external_AUX_SYMBOL_EX	typeref:struct:external_AUX_SYMBOL_EX::__anon1530
FileAlignment	include/coff/internal.h	/^  bfd_vma FileAlignment;	\/* File alignment default 0x200.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
FileAlignment	include/coff/pe.h	/^  char  FileAlignment[4];$/;"	m	struct:__anon1525
FileAlignment	include/coff/pe.h	/^  char  FileAlignment[4];$/;"	m	struct:__anon1526
Files	sim/m32c/trace.c	/^typedef struct Files$/;"	s	file:
Files	sim/m32c/trace.c	/^} Files;$/;"	t	typeref:struct:Files	file:
Files	sim/rl78/trace.c	/^typedef struct Files$/;"	s	file:
Files	sim/rl78/trace.c	/^} Files;$/;"	t	typeref:struct:Files	file:
Files	sim/rx/trace.c	/^typedef struct Files$/;"	s	file:
Files	sim/rx/trace.c	/^} Files;$/;"	t	typeref:struct:Files	file:
Finish	readline/doc/texi2html	/^Finish:$/;"	l
Finish	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        public abstract void Finish();$/;"	m	class:DotZLib.CodecBase
Finish	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        public override void Finish()$/;"	m	class:DotZLib.Deflater
Finish	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
Finish	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Finish();$/;"	m	interface:DotZLib.Codec
Finish	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        public override void Finish()$/;"	m	class:DotZLib.Inflater
First	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    First() : F(-1) {}$/;"	f	struct:First
First	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^struct First {$/;"	s	file:
FirstDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct FirstDimension$/;"	s	file:
FirstDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct FirstDimension<0, J, K, VAL>$/;"	s	file:
Flag	libdecnumber/decNumberLocal.h	86;"	d
FlagEnumerationPrinter	gdb/python/lib/gdb/printing.py	/^class FlagEnumerationPrinter(PrettyPrinter):$/;"	c
FlagIdx	sim/aarch64/cpustate.h	/^typedef enum FlagIdx$/;"	g
FlagIdx	sim/aarch64/cpustate.h	/^} FlagIdx;$/;"	t	typeref:enum:FlagIdx
FlagMask	sim/aarch64/cpustate.h	/^typedef enum FlagMask$/;"	g
FlagMask	sim/aarch64/cpustate.h	/^} FlagMask;$/;"	t	typeref:enum:FlagMask
Flags	include/coff/pe.h	/^  bfd_byte Flags; \/* Values from 0 up to 31 are possible.  *\/$/;"	m	struct:pex64_unwind_info
Flags	include/coff/pe.h	/^  char Flags[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
FlagsRegister	sim/aarch64/cpustate.h	/^typedef uint32_t FlagsRegister;$/;"	t
FloatInt	sim/rx/rx.c	/^} FloatInt;$/;"	t	typeref:union:__anon510	file:
FloatMF	opcodes/i386-opc.h	/^  FloatMF,$/;"	e	enum:__anon67
FloatR	opcodes/i386-opc.h	/^  FloatR,$/;"	e	enum:__anon67
Flush	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override void Flush()$/;"	m	class:DotZLib.GZipStream
FlushCache	gdb/testsuite/gdb.base/d10vovly.c	/^FlushCache (void)$/;"	f	file:
FlushCache	gdb/testsuite/gdb.base/m32rovly.c	/^FlushCache (void)$/;"	f	file:
FlushCache	gdb/testsuite/gdb.base/ovlymgr.c	/^FlushCache (void)$/;"	f	file:
FlushTypes	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    internal enum FlushTypes$/;"	g	namespace:DotZLib
Foo	gdb/testsuite/gdb.cp/anon-union.cc	/^struct Foo {$/;"	s	file:
Foo	gdb/testsuite/gdb.cp/call-c.cc	/^  Foo() : x_(1) { }$/;"	f	struct:Foo
Foo	gdb/testsuite/gdb.cp/call-c.cc	/^struct Foo {$/;"	s	file:
Foo	gdb/testsuite/gdb.cp/classes.cc	/^  Foo (int i, int j) { x = i; y = j; }$/;"	f	class:Foo
Foo	gdb/testsuite/gdb.cp/classes.cc	/^class Foo$/;"	c	file:
Foo	gdb/testsuite/gdb.cp/misc.cc	/^  Foo (int i, int j) { x = i; y = j; }$/;"	f	class:Foo
Foo	gdb/testsuite/gdb.cp/misc.cc	/^class Foo$/;"	c	file:
Foo	gdb/testsuite/gdb.cp/pr9594.cc	/^  Foo () { foo_value = 0;}$/;"	f	class:Foo
Foo	gdb/testsuite/gdb.cp/pr9594.cc	/^  Foo (int i) { foo_value = i;}$/;"	f	class:Foo
Foo	gdb/testsuite/gdb.cp/pr9594.cc	/^class Foo : public Base$/;"	c	file:
Foo	gdb/testsuite/gdb.cp/templates.cc	/^class Foo {$/;"	c	file:
Foo	gdb/testsuite/gdb.go/methods.go	/^func (t T) Foo () {$/;"	f
Foo	gdb/testsuite/gdb.go/package2.go	/^func Foo () {$/;"	f
Foo	gdb/testsuite/gdb.mi/gdb701.c	/^typedef struct _foo Foo;$/;"	t	typeref:struct:_foo	file:
Foo	gdb/testsuite/gdb.python/py-template.cc	/^struct Foo {$/;"	s	file:
FooHandle	gdb/testsuite/gdb.cp/call-c.cc	/^typedef Foo *FooHandle;$/;"	t	file:
Foofoo	gdb/testsuite/gdb.cp/pr9594.cc	/^void Foo::Foofoo ()$/;"	f	class:Foo
Format_x16a_encode	bfd/xtensa-modules.c	/^Format_x16a_encode (xtensa_insnbuf insn)$/;"	f	file:
Format_x16a_slots	bfd/xtensa-modules.c	/^static int Format_x16a_slots[] = { 1 };$/;"	v	file:
Format_x16b_encode	bfd/xtensa-modules.c	/^Format_x16b_encode (xtensa_insnbuf insn)$/;"	f	file:
Format_x16b_slots	bfd/xtensa-modules.c	/^static int Format_x16b_slots[] = { 2 };$/;"	v	file:
Format_x24_encode	bfd/xtensa-modules.c	/^Format_x24_encode (xtensa_insnbuf insn)$/;"	f	file:
Format_x24_slots	bfd/xtensa-modules.c	/^static int Format_x24_slots[] = { 0 };$/;"	v	file:
Format_xt_format1_encode	bfd/xtensa-modules.c	/^Format_xt_format1_encode (xtensa_insnbuf insn)$/;"	f	file:
Format_xt_format1_slots	bfd/xtensa-modules.c	/^static int Format_xt_format1_slots[] = { 3, 5, 6 };$/;"	v	file:
Format_xt_format2_encode	bfd/xtensa-modules.c	/^Format_xt_format2_encode (xtensa_insnbuf insn)$/;"	f	file:
Format_xt_format2_slots	bfd/xtensa-modules.c	/^static int Format_xt_format2_slots[] = { 4, 7 };$/;"	v	file:
FpuMeta21	include/opcode/metag.h	580;"	d
Frame	gdb/stubs/m68k-stub.c	/^} Frame;$/;"	t	typeref:struct:FrameStruct	file:
FrameDecorator	gdb/python/lib/gdb/FrameDecorator.py	/^class FrameDecorator(object):$/;"	c
FrameElider	gdb/testsuite/gdb.python/py-framefilter.py	/^class FrameElider ():$/;"	c
FrameFilter	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^class FrameFilter ():$/;"	c
FrameFilter	gdb/testsuite/gdb.python/py-framefilter.py	/^class FrameFilter ():$/;"	c
FrameId	gdb/testsuite/gdb.python/py-unwind.py	/^class FrameId(object):$/;"	c
FrameIterator	gdb/python/lib/gdb/FrameIterator.py	/^class FrameIterator(object):$/;"	c
FrameOffset	include/coff/pe.h	/^  bfd_vma FrameOffset;$/;"	m	struct:pex64_unwind_info
FrameRegister	include/coff/pe.h	/^  unsigned int FrameRegister : 4;$/;"	m	struct:pex64_unwind_info
FrameRegisterOffset	include/coff/pe.h	/^  bfd_byte FrameRegisterOffset;$/;"	m	struct:external_pex64_unwind_info
FrameStruct	gdb/stubs/m68k-stub.c	/^typedef struct FrameStruct$/;"	s	file:
FrameVars	gdb/python/lib/gdb/FrameDecorator.py	/^class FrameVars(object):$/;"	c
Frame_Extension_Millicode	gdb/hppa-tdep.h	/^    unsigned int Frame_Extension_Millicode:1;	\/* 19 *\/$/;"	m	struct:unwind_table_entry
Freq	zlib/deflate.h	79;"	d
FsTOd	sim/erc32/exec.c	1670;"	d	file:
FsTOi	sim/erc32/exec.c	1669;"	d	file:
Full	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
Fun	gdb/testsuite/gdb.base/call-sc.c	/^void Fun(T foo)$/;"	f
Fun1	gdb/testsuite/gdb.base/structs.c	/^void Fun1(struct struct1 foo1)$/;"	f
Fun10	gdb/testsuite/gdb.base/structs.c	/^void Fun10(struct struct10 foo10)$/;"	f
Fun11	gdb/testsuite/gdb.base/structs.c	/^void Fun11(struct struct11 foo11)$/;"	f
Fun12	gdb/testsuite/gdb.base/structs.c	/^void Fun12(struct struct12 foo12)$/;"	f
Fun13	gdb/testsuite/gdb.base/structs.c	/^void Fun13(struct struct13 foo13)$/;"	f
Fun14	gdb/testsuite/gdb.base/structs.c	/^void Fun14(struct struct14 foo14)$/;"	f
Fun15	gdb/testsuite/gdb.base/structs.c	/^void Fun15(struct struct15 foo15)$/;"	f
Fun16	gdb/testsuite/gdb.base/structs.c	/^void Fun16(struct struct16 foo16)$/;"	f
Fun17	gdb/testsuite/gdb.base/structs.c	/^void Fun17(struct struct17 foo17)$/;"	f
Fun18	gdb/testsuite/gdb.base/structs.c	/^void Fun18(struct struct18 foo18)$/;"	f
Fun2	gdb/testsuite/gdb.base/structs.c	/^void Fun2(struct struct2 foo2)$/;"	f
Fun3	gdb/testsuite/gdb.base/structs.c	/^void Fun3(struct struct3 foo3)$/;"	f
Fun4	gdb/testsuite/gdb.base/structs.c	/^void Fun4(struct struct4 foo4)$/;"	f
Fun5	gdb/testsuite/gdb.base/structs.c	/^void Fun5(struct struct5 foo5)$/;"	f
Fun6	gdb/testsuite/gdb.base/structs.c	/^void Fun6(struct struct6 foo6)$/;"	f
Fun7	gdb/testsuite/gdb.base/structs.c	/^void Fun7(struct struct7 foo7)$/;"	f
Fun8	gdb/testsuite/gdb.base/structs.c	/^void Fun8(struct struct8 foo8)$/;"	f
Fun9	gdb/testsuite/gdb.base/structs.c	/^void Fun9(struct struct9 foo9)$/;"	f
Function	gdb/contrib/exsummary.py	/^class Function:$/;"	c
Function	gdb/stubs/m68k-stub.c	/^typedef void (*Function)();           \/* pointer to a function *\/$/;"	t	file:
Function	gdb/stubs/sh-stub.c	/^typedef void (*Function) ();$/;"	t	file:
Function	readline/rltypedefs.h	/^typedef int Function ();$/;"	t
FunctionArg	gdb/testsuite/gdb.cp/templates.cc	/^template<class C> class FunctionArg$/;"	c	file:
Fword	opcodes/i386-opc.h	/^  Fword,$/;"	e	enum:__anon68
Fz	opcodes/rl78-decode.c	69;"	d	file:
Fza	opcodes/rl78-decode.c	70;"	d	file:
Fzac	opcodes/rl78-decode.c	72;"	d	file:
Fzc	opcodes/rl78-decode.c	71;"	d	file:
G	bfd/elf32-arc.c	1181;"	d	file:
G	bfd/elf32-arc.c	1374;"	d	file:
G	gdb/m32c-tdep.c	792;"	d	file:
G	gdb/testsuite/gdb.cp/derivation.cc	/^    G()$/;"	f	class:G
G	gdb/testsuite/gdb.cp/derivation.cc	/^class G : private A, public B, protected C {$/;"	c	file:
G	gdb/testsuite/gdb.cp/koenig.cc	/^namespace G$/;"	n	file:
G	gdb/testsuite/gdb.cp/namespace.cc	/^  namespace G$/;"	n	namespace:__anon1908	file:
G	gdb/testsuite/gdb.cp/nsrecurs.cc	/^namespace G$/;"	n	file:
G	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace G{ int x; }$/;"	n	file:
G	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace G$/;"	n	file:
G	gdb/testsuite/gdb.cp/operator.cc	/^class G$/;"	c	file:
G	gdb/testsuite/gdb.python/py-xmethods.cc	/^class G$/;"	c	namespace:dop	file:
G0	bfd/elfxx-sparc.c	4058;"	d	file:
G0	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G0_PORT	sim/mn10300/dv-mn103int.c	/^  G0_PORT = 0,$/;"	e	enum:__anon793	file:
G1	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G1	opcodes/mips-opc.c	335;"	d	file:
G10_PORT	sim/mn10300/dv-mn103int.c	/^  G10_PORT = 40,$/;"	e	enum:__anon793	file:
G11_PORT	sim/mn10300/dv-mn103int.c	/^  G11_PORT = 44,$/;"	e	enum:__anon793	file:
G12_PORT	sim/mn10300/dv-mn103int.c	/^  G12_PORT = 48,$/;"	e	enum:__anon793	file:
G13_PORT	sim/mn10300/dv-mn103int.c	/^  G13_PORT = 52,$/;"	e	enum:__anon793	file:
G14_PORT	sim/mn10300/dv-mn103int.c	/^  G14_PORT = 56,$/;"	e	enum:__anon793	file:
G15_PORT	sim/mn10300/dv-mn103int.c	/^  G15_PORT = 60,$/;"	e	enum:__anon793	file:
G16_PORT	sim/mn10300/dv-mn103int.c	/^  G16_PORT = 64,$/;"	e	enum:__anon793	file:
G17_PORT	sim/mn10300/dv-mn103int.c	/^  G17_PORT = 68,$/;"	e	enum:__anon793	file:
G18_PORT	sim/mn10300/dv-mn103int.c	/^  G18_PORT = 72,$/;"	e	enum:__anon793	file:
G19_PORT	sim/mn10300/dv-mn103int.c	/^  G19_PORT = 76,$/;"	e	enum:__anon793	file:
G1_PORT	sim/mn10300/dv-mn103int.c	/^  G1_PORT = 4,$/;"	e	enum:__anon793	file:
G2	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G2	opcodes/mips-opc.c	339;"	d	file:
G20_PORT	sim/mn10300/dv-mn103int.c	/^  G20_PORT = 80,$/;"	e	enum:__anon793	file:
G21_PORT	sim/mn10300/dv-mn103int.c	/^  G21_PORT = 84,$/;"	e	enum:__anon793	file:
G22_PORT	sim/mn10300/dv-mn103int.c	/^  G22_PORT = 88,$/;"	e	enum:__anon793	file:
G23_PORT	sim/mn10300/dv-mn103int.c	/^  G23_PORT = 92,$/;"	e	enum:__anon793	file:
G24_PORT	sim/mn10300/dv-mn103int.c	/^  G24_PORT = 96,$/;"	e	enum:__anon793	file:
G25_PORT	sim/mn10300/dv-mn103int.c	/^  G25_PORT = 100,$/;"	e	enum:__anon793	file:
G26_PORT	sim/mn10300/dv-mn103int.c	/^  G26_PORT = 104,$/;"	e	enum:__anon793	file:
G27_PORT	sim/mn10300/dv-mn103int.c	/^  G27_PORT = 108,$/;"	e	enum:__anon793	file:
G28_PORT	sim/mn10300/dv-mn103int.c	/^  G28_PORT = 112,$/;"	e	enum:__anon793	file:
G29_PORT	sim/mn10300/dv-mn103int.c	/^  G29_PORT = 116,$/;"	e	enum:__anon793	file:
G2_PORT	sim/mn10300/dv-mn103int.c	/^  G2_PORT = 8,$/;"	e	enum:__anon793	file:
G3	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G3	opcodes/mips-opc.c	342;"	d	file:
G30_PORT	sim/mn10300/dv-mn103int.c	/^  G30_PORT = 120,$/;"	e	enum:__anon793	file:
G3_PORT	sim/mn10300/dv-mn103int.c	/^  G3_PORT = 12,$/;"	e	enum:__anon793	file:
G4	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G4_PORT	sim/mn10300/dv-mn103int.c	/^  G4_PORT = 16,$/;"	e	enum:__anon793	file:
G5	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G5_PORT	sim/mn10300/dv-mn103int.c	/^  G5_PORT = 20,$/;"	e	enum:__anon793	file:
G6	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G6_PORT	sim/mn10300/dv-mn103int.c	/^  G6_PORT = 24,$/;"	e	enum:__anon793	file:
G7	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	e	enum:regnames	file:
G7_PORT	sim/mn10300/dv-mn103int.c	/^  G7_PORT = 28,$/;"	e	enum:__anon793	file:
G8_PORT	sim/mn10300/dv-mn103int.c	/^  G8_PORT = 32,$/;"	e	enum:__anon793	file:
G9_PORT	sim/mn10300/dv-mn103int.c	/^  G9_PORT = 36,$/;"	e	enum:__anon793	file:
GARDMASK	sim/ppc/dp-bit.c	118;"	d	file:
GARDMASK	sim/ppc/dp-bit.c	98;"	d	file:
GARDMSB	sim/ppc/dp-bit.c	119;"	d	file:
GARDMSB	sim/ppc/dp-bit.c	99;"	d	file:
GARDROUND	sim/ppc/dp-bit.c	117;"	d	file:
GARDROUND	sim/ppc/dp-bit.c	97;"	d	file:
GAS_COFF	zlib/contrib/inflate86/inffast.S	/^#define GAS_COFF \/* windows object format *\/$/;"	d
GAS_ELF	zlib/contrib/inflate86/inffast.S	/^#define GAS_ELF$/;"	d
GATE_AREA_END	gdb/ia64-linux-tdep.c	39;"	d	file:
GATE_AREA_START	gdb/ia64-linux-tdep.c	38;"	d	file:
GAddr1	include/opcode/tic30.h	209;"	d
GAddr2	include/opcode/tic30.h	210;"	d
GBR	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
GBR	sim/sh/interp.c	138;"	d	file:
GBRB_REGNUM	gdb/sh-tdep.h	/^    GBRB_REGNUM = 61,$/;"	e	enum:__anon1841
GBR_REGNUM	gdb/sh-tdep.h	/^    GBR_REGNUM = 18,$/;"	e	enum:__anon1841
GCC2_COMPILED_FLAG_SYMBOL	gdb/symtab.h	1739;"	d
GCCPK_COMMON	include/lto-symtab.h	/^    GCCPK_COMMON$/;"	e	enum:gcc_plugin_symbol_kind
GCCPK_DEF	include/lto-symtab.h	/^    GCCPK_DEF,$/;"	e	enum:gcc_plugin_symbol_kind
GCCPK_UNDEF	include/lto-symtab.h	/^    GCCPK_UNDEF,$/;"	e	enum:gcc_plugin_symbol_kind
GCCPK_WEAKDEF	include/lto-symtab.h	/^    GCCPK_WEAKDEF,$/;"	e	enum:gcc_plugin_symbol_kind
GCCPK_WEAKUNDEF	include/lto-symtab.h	/^    GCCPK_WEAKUNDEF,$/;"	e	enum:gcc_plugin_symbol_kind
GCCPV_DEFAULT	include/lto-symtab.h	/^    GCCPV_DEFAULT,$/;"	e	enum:gcc_plugin_symbol_visibility
GCCPV_HIDDEN	include/lto-symtab.h	/^    GCCPV_HIDDEN$/;"	e	enum:gcc_plugin_symbol_visibility
GCCPV_INTERNAL	include/lto-symtab.h	/^    GCCPV_INTERNAL,$/;"	e	enum:gcc_plugin_symbol_visibility
GCCPV_PROTECTED	include/lto-symtab.h	/^    GCCPV_PROTECTED,$/;"	e	enum:gcc_plugin_symbol_visibility
GCC_COMPILED_FLAG_SYMBOL	gdb/symtab.h	1734;"	d
GCC_CP_ACCESS_MASK	include/gcc-cp-interface.h	/^  GCC_CP_ACCESS_MASK = (GCC_CP_ACCESS_PUBLIC$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_ACCESS_NONE	include/gcc-cp-interface.h	/^  GCC_CP_ACCESS_NONE = 0,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_ACCESS_PRIVATE	include/gcc-cp-interface.h	/^  GCC_CP_ACCESS_PRIVATE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_ACCESS_PROTECTED	include/gcc-cp-interface.h	/^  GCC_CP_ACCESS_PROTECTED = GCC_CP_ACCESS_MASK,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_ACCESS_PUBLIC	include/gcc-cp-interface.h	/^  GCC_CP_ACCESS_PUBLIC = GCC_CP_ACCESS_PRIVATE << 1,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FE_CONTEXT	include/gcc-cp-interface.h	481;"	d
GCC_CP_FE_LIBCC	include/gcc-cp-interface.h	476;"	d
GCC_CP_FE_VERSION_0	include/gcc-cp-interface.h	/^  GCC_CP_FE_VERSION_0 = 0$/;"	e	enum:gcc_cp_api_version
GCC_CP_FLAG_BASE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_BASE = GCC_CP_ACCESS_PRIVATE << 2,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_BASECLASS_NOFLAG	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_BASECLASS_NOFLAG = 0,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_BASECLASS_VIRTUAL	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_BASECLASS_VIRTUAL = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_CLASS_IS_STRUCT	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_CLASS_IS_STRUCT = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_CLASS_NOFLAG	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_CLASS_NOFLAG = 0,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_CONSTEXPR_VARIABLE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_CONSTEXPR_VARIABLE = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_DEFAULTED_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_DEFAULTED_FUNCTION = GCC_CP_FLAG_BASE << 4,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_DELETED_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_DELETED_FUNCTION = GCC_CP_FLAG_BASE << 5,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_BASECLASS	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_BASECLASS,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_CLASS	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_CLASS,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_ENUM	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_ENUM,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_FIELD	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_FIELD,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_FUNCTION,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_END_VARIABLE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_END_VARIABLE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_ENUM_NOFLAG	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_ENUM_NOFLAG = 0,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_ENUM_SCOPED	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_ENUM_SCOPED = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_EXPLICIT_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_EXPLICIT_FUNCTION = GCC_CP_FLAG_BASE << 6,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_FIELD_MUTABLE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_FIELD_MUTABLE = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_FIELD_NOFLAG	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_FIELD_NOFLAG = 0,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_FINAL_VIRTUAL_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_FINAL_VIRTUAL_FUNCTION = GCC_CP_FLAG_BASE << 3,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK = (GCC_CP_FLAG_MASK_FUNCTION$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_BASECLASS	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_BASECLASS = (((GCC_CP_FLAG_END_BASECLASS - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_CLASS	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_CLASS = (((GCC_CP_FLAG_END_CLASS - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_ENUM	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_ENUM = (((GCC_CP_FLAG_END_ENUM - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_FIELD	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_FIELD = (((GCC_CP_FLAG_END_FIELD - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_FUNCTION = (((GCC_CP_FLAG_END_FUNCTION - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_MASK_VARIABLE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_MASK_VARIABLE = (((GCC_CP_FLAG_END_VARIABLE - 1) << 1)$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_PURE_VIRTUAL_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_PURE_VIRTUAL_FUNCTION = GCC_CP_FLAG_BASE << 2,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_SPECIAL_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_SPECIAL_FUNCTION = GCC_CP_FLAG_BASE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_THREAD_LOCAL_VARIABLE	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_THREAD_LOCAL_VARIABLE = GCC_CP_FLAG_BASE << 1,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_FLAG_VIRTUAL_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_FLAG_VIRTUAL_FUNCTION = GCC_CP_FLAG_BASE << 1,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_INTERFACE_H	include/gcc-cp-interface.h	21;"	d
GCC_CP_ORACLE_IDENTIFIER	include/gcc-cp-interface.h	/^  GCC_CP_ORACLE_IDENTIFIER$/;"	e	enum:gcc_cp_oracle_request
GCC_CP_QUALIFIER_CONST	include/gcc-cp-interface.h	/^  GCC_CP_QUALIFIER_CONST = 1,$/;"	e	enum:gcc_cp_qualifiers
GCC_CP_QUALIFIER_RESTRICT	include/gcc-cp-interface.h	/^  GCC_CP_QUALIFIER_RESTRICT = 4$/;"	e	enum:gcc_cp_qualifiers
GCC_CP_QUALIFIER_VOLATILE	include/gcc-cp-interface.h	/^  GCC_CP_QUALIFIER_VOLATILE = 2,$/;"	e	enum:gcc_cp_qualifiers
GCC_CP_REF_QUAL_LVALUE	include/gcc-cp-interface.h	/^  GCC_CP_REF_QUAL_LVALUE = 1,$/;"	e	enum:gcc_cp_ref_qualifiers
GCC_CP_REF_QUAL_NONE	include/gcc-cp-interface.h	/^  GCC_CP_REF_QUAL_NONE = 0,$/;"	e	enum:gcc_cp_ref_qualifiers
GCC_CP_REF_QUAL_RVALUE	include/gcc-cp-interface.h	/^  GCC_CP_REF_QUAL_RVALUE = 2$/;"	e	enum:gcc_cp_ref_qualifiers
GCC_CP_SYMBOL_BASECLASS	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_BASECLASS,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_CLASS	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_CLASS,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_END	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_END,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_ENUM	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_ENUM,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_FIELD	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_FIELD,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_FUNCTION	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_FUNCTION,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_LABEL	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_LABEL,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_LAMBDA_CLOSURE	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_LAMBDA_CLOSURE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_MASK	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_MASK = 15,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_TYPEDEF	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_TYPEDEF,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_UNION	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_UNION,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_USING	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_USING,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_SYMBOL_VARIABLE	include/gcc-cp-interface.h	/^  GCC_CP_SYMBOL_VARIABLE,$/;"	e	enum:gcc_cp_symbol_kind
GCC_CP_TPARG_CLASS	include/gcc-cp-interface.h	/^  { GCC_CP_TPARG_VALUE, GCC_CP_TPARG_CLASS,$/;"	e	enum:__anon1600
GCC_CP_TPARG_PACK	include/gcc-cp-interface.h	/^    GCC_CP_TPARG_TEMPL, GCC_CP_TPARG_PACK }$/;"	e	enum:__anon1600
GCC_CP_TPARG_TEMPL	include/gcc-cp-interface.h	/^    GCC_CP_TPARG_TEMPL, GCC_CP_TPARG_PACK }$/;"	e	enum:__anon1600
GCC_CP_TPARG_VALUE	include/gcc-cp-interface.h	/^  { GCC_CP_TPARG_VALUE, GCC_CP_TPARG_CLASS,$/;"	e	enum:__anon1600
GCC_C_FE_CONTEXT	include/gcc-c-interface.h	196;"	d
GCC_C_FE_LIBCC	include/gcc-c-interface.h	191;"	d
GCC_C_FE_VERSION_0	include/gcc-c-interface.h	/^  GCC_C_FE_VERSION_0 = 0,$/;"	e	enum:gcc_c_api_version
GCC_C_FE_VERSION_1	include/gcc-c-interface.h	/^  GCC_C_FE_VERSION_1 = 1$/;"	e	enum:gcc_c_api_version
GCC_C_INTERFACE_H	include/gcc-c-interface.h	21;"	d
GCC_C_ORACLE_LABEL	include/gcc-c-interface.h	/^  GCC_C_ORACLE_LABEL$/;"	e	enum:gcc_c_oracle_request
GCC_C_ORACLE_SYMBOL	include/gcc-c-interface.h	/^  GCC_C_ORACLE_SYMBOL,$/;"	e	enum:gcc_c_oracle_request
GCC_C_ORACLE_TAG	include/gcc-c-interface.h	/^  GCC_C_ORACLE_TAG,$/;"	e	enum:gcc_c_oracle_request
GCC_C_SYMBOL_FUNCTION	include/gcc-c-interface.h	/^  GCC_C_SYMBOL_FUNCTION,$/;"	e	enum:gcc_c_symbol_kind
GCC_C_SYMBOL_LABEL	include/gcc-c-interface.h	/^  GCC_C_SYMBOL_LABEL$/;"	e	enum:gcc_c_symbol_kind
GCC_C_SYMBOL_TYPEDEF	include/gcc-c-interface.h	/^  GCC_C_SYMBOL_TYPEDEF,$/;"	e	enum:gcc_c_symbol_kind
GCC_C_SYMBOL_VARIABLE	include/gcc-c-interface.h	/^  GCC_C_SYMBOL_VARIABLE,$/;"	e	enum:gcc_c_symbol_kind
GCC_FE_VERSION_0	include/gcc-interface.h	/^  GCC_FE_VERSION_0 = 0,$/;"	e	enum:gcc_base_api_version
GCC_FE_VERSION_1	include/gcc-interface.h	/^  GCC_FE_VERSION_1 = 1,$/;"	e	enum:gcc_base_api_version
GCC_FE_WRAPPER_FUNCTION	include/gcc-interface.h	188;"	d
GCC_GENERATED_STDINT_H	gdb/defs.h	45;"	d
GCC_INTERFACE_H	include/gcc-interface.h	21;"	d
GCC_INTPTR	gdb/compile/compile-loc2c.c	427;"	d	file:
GCC_LTO_SYMTAB_H	include/lto-symtab.h	22;"	d
GCC_METHOD0	include/gcc-c-interface.h	147;"	d
GCC_METHOD0	include/gcc-c-interface.h	164;"	d
GCC_METHOD0	include/gcc-cp-interface.h	432;"	d
GCC_METHOD0	include/gcc-cp-interface.h	449;"	d
GCC_METHOD1	include/gcc-c-interface.h	149;"	d
GCC_METHOD1	include/gcc-c-interface.h	165;"	d
GCC_METHOD1	include/gcc-cp-interface.h	434;"	d
GCC_METHOD1	include/gcc-cp-interface.h	450;"	d
GCC_METHOD2	include/gcc-c-interface.h	151;"	d
GCC_METHOD2	include/gcc-c-interface.h	166;"	d
GCC_METHOD2	include/gcc-cp-interface.h	436;"	d
GCC_METHOD2	include/gcc-cp-interface.h	451;"	d
GCC_METHOD3	include/gcc-c-interface.h	153;"	d
GCC_METHOD3	include/gcc-c-interface.h	167;"	d
GCC_METHOD3	include/gcc-cp-interface.h	438;"	d
GCC_METHOD3	include/gcc-cp-interface.h	452;"	d
GCC_METHOD4	include/gcc-c-interface.h	155;"	d
GCC_METHOD4	include/gcc-c-interface.h	168;"	d
GCC_METHOD4	include/gcc-cp-interface.h	440;"	d
GCC_METHOD4	include/gcc-cp-interface.h	453;"	d
GCC_METHOD5	include/gcc-c-interface.h	157;"	d
GCC_METHOD5	include/gcc-c-interface.h	169;"	d
GCC_METHOD5	include/gcc-cp-interface.h	442;"	d
GCC_METHOD5	include/gcc-cp-interface.h	454;"	d
GCC_METHOD7	include/gcc-c-interface.h	159;"	d
GCC_METHOD7	include/gcc-c-interface.h	170;"	d
GCC_METHOD7	include/gcc-cp-interface.h	444;"	d
GCC_METHOD7	include/gcc-cp-interface.h	455;"	d
GCC_QUALIFIER_CONST	include/gcc-c-interface.h	/^  GCC_QUALIFIER_CONST = 1,$/;"	e	enum:gcc_qualifiers
GCC_QUALIFIER_RESTRICT	include/gcc-c-interface.h	/^  GCC_QUALIFIER_RESTRICT = 4$/;"	e	enum:gcc_qualifiers
GCC_QUALIFIER_VOLATILE	include/gcc-c-interface.h	/^  GCC_QUALIFIER_VOLATILE = 2,$/;"	e	enum:gcc_qualifiers
GCC_UINTPTR	gdb/compile/compile-loc2c.c	426;"	d	file:
GCC_VERSION	include/ansidecl.h	62;"	d
GCORE_H	gdb/gcore.h	21;"	d
GD	sim/rl78/rl78.c	295;"	d	file:
GD	sim/rx/rx.c	652;"	d	file:
GDB	gdb/contrib/test_pubnames_and_indexes.py	/^GDB = None$/;"	v
GDB	gdb/features/Makefile	/^GDB = false$/;"	m
GDB	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^class GDB$/;"	c	file:
GDBARCH_DEBUG	gdb/gdbarch.c	59;"	d	file:
GDBARCH_H	gdb/gdbarch.h	36;"	d
GDBARCH_OBSTACK_CALLOC	gdb/gdbarch.h	1717;"	d
GDBARCH_OBSTACK_ZALLOC	gdb/gdbarch.h	1719;"	d
GDBARCH_UTILS_H	gdb/arch-utils.h	21;"	d
GDBCMD_H	gdb/gdbcmd.h	25;"	d
GDBCOOKIE	gdb/stubs/sh-stub.c	789;"	d	file:
GDBCORE_H	gdb/gdbcore.h	23;"	d
GDBPARITY_EVEN	gdb/serial.h	188;"	d
GDBPARITY_NONE	gdb/serial.h	186;"	d
GDBPARITY_ODD	gdb/serial.h	187;"	d
GDBSCM_ARG_NONE	gdb/guile/guile-internal.h	117;"	d
GDBSCM_HANDLE_GDB_EXCEPTION	gdb/guile/guile-internal.h	643;"	d
GDBSCM_HANDLE_GDB_EXCEPTION_WITH_CLEANUPS	gdb/guile/guile-internal.h	654;"	d
GDBSERVER_FLUSH_COUNT_MASK	gdb/gdbserver/tracepoint.c	1140;"	d	file:
GDBSERVER_FLUSH_COUNT_MASK_CURR	gdb/gdbserver/tracepoint.c	1146;"	d	file:
GDBSERVER_FLUSH_COUNT_MASK_PREV	gdb/gdbserver/tracepoint.c	1145;"	d	file:
GDBSERVER_UPDATED_FLUSH_COUNT_BIT	gdb/gdbserver/tracepoint.c	1150;"	d	file:
GDBSTABS_H	gdb/gdb-stabs.h	27;"	d
GDBTHREAD_H	gdb/gdbthread.h	22;"	d
GDBTYPES_H	gdb/gdbtypes.h	24;"	d
GDBVER	djunpack.bat	/^set GDBVER=$/;"	v
GDBVER	djunpack.bat	/^set GDBVER=$package-8.1.50.20190122$/;"	v
GDB_ARCH_IS_TRAP_BRKPT	gdb/nat/linux-ptrace.h	162;"	d
GDB_ARCH_IS_TRAP_BRKPT	gdb/nat/linux-ptrace.h	165;"	d
GDB_ARCH_IS_TRAP_BRKPT	gdb/nat/linux-ptrace.h	168;"	d
GDB_ARCH_IS_TRAP_BRKPT	gdb/nat/linux-ptrace.h	171;"	d
GDB_ARCH_IS_TRAP_HWBKPT	gdb/nat/linux-ptrace.h	163;"	d
GDB_ARCH_IS_TRAP_HWBKPT	gdb/nat/linux-ptrace.h	166;"	d
GDB_ARCH_IS_TRAP_HWBKPT	gdb/nat/linux-ptrace.h	169;"	d
GDB_ARCH_IS_TRAP_HWBKPT	gdb/nat/linux-ptrace.h	172;"	d
GDB_ASSERT_H	gdb/common/gdb_assert.h	20;"	d
GDB_BASE_SOLIB_SEARCH_H	gdb/testsuite/gdb.base/solib-search.h	19;"	d
GDB_BFD_DATA_ACCESSOR	gdb/gdb_bfd.c	128;"	d	file:
GDB_BFD_H	gdb/gdb_bfd.h	21;"	d
GDB_COMMON_OBSERVABLE_H	gdb/common/observable.h	21;"	d
GDB_COMPILE_H	gdb/compile/compile.h	19;"	d
GDB_COMPILE_INTERNAL_H	gdb/compile/compile-internal.h	18;"	d
GDB_COMPILE_OBJECT_LOAD_H	gdb/compile/compile-object-load.h	18;"	d
GDB_COMPILE_OBJECT_RUN_H	gdb/compile/compile-object-run.h	18;"	d
GDB_CURSES_H	gdb/gdb_curses.h	21;"	d
GDB_DEFAULT_HOST_CHARSET	gdb/charset.c	79;"	d	file:
GDB_DEFAULT_HOST_CHARSET	gdb/charset.c	81;"	d	file:
GDB_DEFAULT_HOST_CHARSET	gdb/charset.c	83;"	d	file:
GDB_DEFAULT_TARGET_CHARSET	gdb/charset.c	221;"	d	file:
GDB_DEFAULT_TARGET_CHARSET	gdb/charset.c	85;"	d	file:
GDB_DEFAULT_TARGET_WIDE_CHARSET	gdb/charset.c	225;"	d	file:
GDB_DEFAULT_TARGET_WIDE_CHARSET	gdb/charset.c	86;"	d	file:
GDB_DEMANGLE_H	gdb/gdb-demangle.h	20;"	d
GDB_DLFCN_H	gdb/gdb-dlfcn.h	21;"	d
GDB_EXCEPTION	gdb/event-loop.c	45;"	d	file:
GDB_EXCEPTION	gdb/gdbserver/event-loop.c	40;"	d	file:
GDB_EXPAT_H	gdb/gdb_expat.h	21;"	d
GDB_FILEIO_H_	include/gdb/fileio.h	19;"	d
GDB_FPREGSET_T	gdb/config/nm-linux.h	24;"	d
GDB_FPREGSET_T	gdb/config/sparc/nm-sol2.h	24;"	d
GDB_FPREGSET_T	gdb/gregset.h	31;"	d
GDB_GREGSET_T	gdb/config/nm-linux.h	23;"	d
GDB_GREGSET_T	gdb/config/sparc/nm-sol2.h	23;"	d
GDB_GREGSET_T	gdb/gregset.h	27;"	d
GDB_GUILE_H	gdb/guile/guile.h	21;"	d
GDB_GUILE_INTERNAL_H	gdb/guile/guile-internal.h	24;"	d
GDB_INDEX	gdb/symfile.h	/^  GDB_INDEX,$/;"	m	class:dw_index_kind
GDB_INDEX_CU_BITSIZE	include/gdb/gdb-index.h	91;"	d
GDB_INDEX_CU_MASK	include/gdb/gdb-index.h	92;"	d
GDB_INDEX_CU_SET_VALUE	include/gdb/gdb-index.h	94;"	d
GDB_INDEX_CU_VALUE	include/gdb/gdb-index.h	93;"	d
GDB_INDEX_H	include/gdb/gdb-index.h	23;"	d
GDB_INDEX_RESERVED_MASK	include/gdb/gdb-index.h	86;"	d
GDB_INDEX_RESERVED_SHIFT	include/gdb/gdb-index.h	85;"	d
GDB_INDEX_RESERVED_VALUE	include/gdb/gdb-index.h	87;"	d
GDB_INDEX_SYMBOL_KIND_FUNCTION	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_FUNCTION = 3,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_MASK	include/gdb/gdb-index.h	75;"	d
GDB_INDEX_SYMBOL_KIND_NONE	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_NONE = 0,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_OTHER	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_OTHER = 4,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_SET_VALUE	include/gdb/gdb-index.h	79;"	d
GDB_INDEX_SYMBOL_KIND_SHIFT	include/gdb/gdb-index.h	74;"	d
GDB_INDEX_SYMBOL_KIND_TYPE	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_TYPE = 1,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_UNUSED5	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_UNUSED5 = 5,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_UNUSED6	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_UNUSED6 = 6,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_UNUSED7	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_UNUSED7 = 7$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_KIND_VALUE	include/gdb/gdb-index.h	76;"	d
GDB_INDEX_SYMBOL_KIND_VARIABLE	include/gdb/gdb-index.h	/^  GDB_INDEX_SYMBOL_KIND_VARIABLE = 2,$/;"	e	enum:__anon1632
GDB_INDEX_SYMBOL_STATIC_MASK	include/gdb/gdb-index.h	47;"	d
GDB_INDEX_SYMBOL_STATIC_SET_VALUE	include/gdb/gdb-index.h	50;"	d
GDB_INDEX_SYMBOL_STATIC_SHIFT	include/gdb/gdb-index.h	46;"	d
GDB_INDEX_SYMBOL_STATIC_VALUE	include/gdb/gdb-index.h	48;"	d
GDB_LOCALE_H	gdb/common/gdb_locale.h	20;"	d
GDB_LOONGARCH_ARCH_H	gdb/arch/loongarch.h	2;"	d
GDB_MI_MSG_WIDTH	gdb/defs.h	635;"	d
GDB_MMAP_MAP_ANONYMOUS	gdb/linux-tdep.c	2361;"	d	file:
GDB_MMAP_MAP_PRIVATE	gdb/linux-tdep.c	2360;"	d	file:
GDB_MMAP_PROT_EXEC	gdb/arch-utils.h	245;"	d
GDB_MMAP_PROT_READ	gdb/arch-utils.h	243;"	d
GDB_MMAP_PROT_WRITE	gdb/arch-utils.h	244;"	d
GDB_NO_ERROR	gdb/common/common-exceptions.h	/^  GDB_NO_ERROR,$/;"	e	enum:errors
GDB_OBSERVER_H	gdb/observable.h	21;"	d
GDB_OBSTACK_H	gdb/gdb_obstack.h	21;"	d
GDB_OPTIONAL	gdb/unittests/optional-selftests.c	35;"	d	file:
GDB_OPTIONAL_H	gdb/common/gdb_optional.h	21;"	d
GDB_OSABI_AIX	gdb/defs.h	/^  GDB_OSABI_AIX,$/;"	e	enum:gdb_osabi
GDB_OSABI_CYGWIN	gdb/defs.h	/^  GDB_OSABI_CYGWIN,$/;"	e	enum:gdb_osabi
GDB_OSABI_DARWIN	gdb/defs.h	/^  GDB_OSABI_DARWIN,$/;"	e	enum:gdb_osabi
GDB_OSABI_DEFAULT	gdb/osabi.c	30;"	d	file:
GDB_OSABI_DICOS	gdb/defs.h	/^  GDB_OSABI_DICOS,$/;"	e	enum:gdb_osabi
GDB_OSABI_FREEBSD	gdb/defs.h	/^  GDB_OSABI_FREEBSD,$/;"	e	enum:gdb_osabi
GDB_OSABI_GO32	gdb/defs.h	/^  GDB_OSABI_GO32,$/;"	e	enum:gdb_osabi
GDB_OSABI_HURD	gdb/defs.h	/^  GDB_OSABI_HURD,$/;"	e	enum:gdb_osabi
GDB_OSABI_INVALID	gdb/defs.h	/^  GDB_OSABI_INVALID		\/* keep this last *\/$/;"	e	enum:gdb_osabi
GDB_OSABI_LINUX	gdb/defs.h	/^  GDB_OSABI_LINUX,$/;"	e	enum:gdb_osabi
GDB_OSABI_LYNXOS178	gdb/defs.h	/^  GDB_OSABI_LYNXOS178,$/;"	e	enum:gdb_osabi
GDB_OSABI_NETBSD	gdb/defs.h	/^  GDB_OSABI_NETBSD,$/;"	e	enum:gdb_osabi
GDB_OSABI_NEWLIB	gdb/defs.h	/^  GDB_OSABI_NEWLIB,$/;"	e	enum:gdb_osabi
GDB_OSABI_NONE	gdb/defs.h	/^  GDB_OSABI_NONE,$/;"	e	enum:gdb_osabi
GDB_OSABI_OPENBSD	gdb/defs.h	/^  GDB_OSABI_OPENBSD,$/;"	e	enum:gdb_osabi
GDB_OSABI_OPENVMS	gdb/defs.h	/^  GDB_OSABI_OPENVMS,$/;"	e	enum:gdb_osabi
GDB_OSABI_QNXNTO	gdb/defs.h	/^  GDB_OSABI_QNXNTO,$/;"	e	enum:gdb_osabi
GDB_OSABI_SDE	gdb/defs.h	/^  GDB_OSABI_SDE,$/;"	e	enum:gdb_osabi
GDB_OSABI_SOLARIS	gdb/defs.h	/^  GDB_OSABI_SOLARIS,$/;"	e	enum:gdb_osabi
GDB_OSABI_SVR4	gdb/defs.h	/^  GDB_OSABI_SVR4,$/;"	e	enum:gdb_osabi
GDB_OSABI_SYMBIAN	gdb/defs.h	/^  GDB_OSABI_SYMBIAN,$/;"	e	enum:gdb_osabi
GDB_OSABI_UNKNOWN	gdb/defs.h	/^  GDB_OSABI_UNKNOWN = 0,	\/* keep this zero *\/$/;"	e	enum:gdb_osabi
GDB_OSABI_WINCE	gdb/defs.h	/^  GDB_OSABI_WINCE,$/;"	e	enum:gdb_osabi
GDB_PROBE_NAME	gdb/gdbserver/tracepoint.c	6591;"	d	file:
GDB_PROC_SERVICE_H	gdb/gdb_proc_service.h	20;"	d
GDB_PROC_SERVICE_H	gdb/gdbserver/gdb_proc_service.h	20;"	d
GDB_PTRACE_H	gdb/nat/gdb_ptrace.h	21;"	d
GDB_PYSYS_SETPATH_CHAR	gdb/python/python-internal.h	282;"	d
GDB_PYSYS_SETPATH_CHAR	gdb/python/python-internal.h	284;"	d
GDB_PYTHON_H	gdb/python/python.h	21;"	d
GDB_PYTHON_INTERNAL_H	gdb/python/python-internal.h	21;"	d
GDB_PYTHON_REF_H	gdb/python/py-ref.h	21;"	d
GDB_PY_DEFINE_EVENT	gdb/python/py-events.h	42;"	d
GDB_PY_DEFINE_EVENT	gdb/python/py-events.h	45;"	d
GDB_PY_DEFINE_EVENT	gdb/python/py-evts.c	65;"	d	file:
GDB_PY_DEFINE_EVENT	gdb/python/py-evts.c	69;"	d	file:
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/py-event.h	30;"	d
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/py-event.h	34;"	d
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/python.c	1804;"	d	file:
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/python.c	1808;"	d	file:
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/python.c	2174;"	d	file:
GDB_PY_DEFINE_EVENT_TYPE	gdb/python/python.c	2217;"	d	file:
GDB_PY_EVENTS_H	gdb/python/py-events.h	21;"	d
GDB_PY_EVENT_H	gdb/python/py-event.h	21;"	d
GDB_PY_HANDLE_EXCEPTION	gdb/python/python-internal.h	650;"	d
GDB_PY_INSTRUCTION_H	gdb/python/py-instruction.h	21;"	d
GDB_PY_LLU_ARG	gdb/python/python-internal.h	160;"	d
GDB_PY_LLU_ARG	gdb/python/python-internal.h	170;"	d
GDB_PY_LL_ARG	gdb/python/python-internal.h	159;"	d
GDB_PY_LL_ARG	gdb/python/python-internal.h	169;"	d
GDB_PY_RECORD_BTRACE_H	gdb/python/py-record-btrace.h	21;"	d
GDB_PY_RECORD_FULL_H	gdb/python/py-record-full.h	21;"	d
GDB_PY_RECORD_H	gdb/python/py-record.h	21;"	d
GDB_PY_SET_HANDLE_EXCEPTION	gdb/python/python-internal.h	661;"	d
GDB_PY_STOPEVENT_H	gdb/python/py-stopevent.h	21;"	d
GDB_READABLE	gdb/event-loop.c	43;"	d	file:
GDB_READABLE	gdb/gdbserver/event-loop.c	38;"	d	file:
GDB_REF_PTR_H	gdb/common/gdb_ref_ptr.h	21;"	d
GDB_REGEX_H	gdb/gdb_regex.h	20;"	d
GDB_REVERSE_SHR_H	gdb/testsuite/gdb.reverse/shr.h	19;"	d
GDB_SECTION_SCRIPTS_H	include/gdb/section-scripts.h	21;"	d
GDB_SELECT_H	gdb/gdb_select.h	21;"	d
GDB_SETJMP_H	gdb/common/gdb_setjmp.h	20;"	d
GDB_SIGNALS_H	include/gdb/signals.h	20;"	d
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	/^gdb_static_assert (sizeof (compat_siginfo_t) == GDB_SI_SIZE);$/;"	v
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	/^gdb_static_assert (sizeof (compat_x32_siginfo_t) == GDB_SI_SIZE);$/;"	v
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	/^gdb_static_assert (sizeof (nat_siginfo_t) == GDB_SI_SIZE);$/;"	v
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	/^gdb_static_assert (sizeof (ptrace_siginfo_t) == GDB_SI_SIZE);$/;"	v
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	/^gdb_static_assert (sizeof (siginfo_t) == GDB_SI_SIZE);$/;"	v
GDB_SI_SIZE	gdb/nat/amd64-linux-siginfo.c	24;"	d	file:
GDB_SMOB_HEAD	gdb/guile/guile-internal.h	238;"	d
GDB_SMOB_HEAD	gdb/guile/guile-internal.h	271;"	d
GDB_SPLAY_TREE_H	gdb/common/gdb_splay_tree.h	21;"	d
GDB_STDERR	gdb/guile/scm-ports.c	/^enum oport { GDB_STDOUT, GDB_STDERR };$/;"	e	enum:oport	file:
GDB_STDIO_BUFFER_DEFAULT_SIZE	gdb/guile/scm-ports.c	327;"	d	file:
GDB_STDOUT	gdb/guile/scm-ports.c	/^enum oport { GDB_STDOUT, GDB_STDERR };$/;"	e	enum:oport	file:
GDB_STRING_VIEW	gdb/unittests/string_view-selftests.c	42;"	d	file:
GDB_STRING_VIEW_H	gdb/common/gdb_string_view.h	33;"	d
GDB_STRUCT_TEST	gdb/testsuite/gdb.trace/actions.c	/^static struct GDB_STRUCT_TEST$/;"	s	file:
GDB_SYS_TIME_H	gdb/common/gdb_sys_time.h	19;"	d
GDB_THREAD_DB_H	gdb/nat/gdb_thread_db.h	19;"	d
GDB_THREAD_H	gdb/gdbserver/gdbthread.h	20;"	d
GDB_TILDE_EXPAND_H	gdb/common/gdb_tilde_expand.h	21;"	d
GDB_UNION_TEST	gdb/testsuite/gdb.trace/actions.c	/^static union GDB_UNION_TEST$/;"	u	file:
GDB_UNIQUE_PTR_H	gdb/common/gdb_unique_ptr.h	21;"	d
GDB_UNLINKER_H	gdb/common/gdb_unlinker.h	21;"	d
GDB_USLEEP_H	gdb/gdb_usleep.h	19;"	d
GDB_VECS_H	gdb/common/gdb_vecs.h	21;"	d
GDB_VEC_H	gdb/common/vec.h	21;"	d
GDB_VFORK_H	gdb/gdb_vfork.h	20;"	d
GDB_WAIT_H	gdb/common/gdb_wait.h	20;"	d
GDB_WCHAR_H	gdb/gdb_wchar.h	20;"	d
GDB_WRITABLE	gdb/event-loop.c	44;"	d	file:
GDB_WRITABLE	gdb/gdbserver/event-loop.c	39;"	d	file:
GDB_XCPT	gdb/common/common-exceptions.h	132;"	d
GDB_XCPT_RAW_TRY	gdb/common/common-exceptions.h	130;"	d
GDB_XCPT_SJMP	gdb/common/common-exceptions.h	121;"	d
GDB_XCPT_TRY	gdb/common/common-exceptions.h	124;"	d
GDB_XML_AF_NONE	gdb/xml-support.h	/^  GDB_XML_AF_NONE,$/;"	e	enum:gdb_xml_attribute_flag
GDB_XML_AF_OPTIONAL	gdb/xml-support.h	/^  GDB_XML_AF_OPTIONAL = 1 << 0,  \/* The attribute is optional.  *\/$/;"	e	enum:gdb_xml_attribute_flag
GDB_XML_EF_NONE	gdb/xml-support.h	/^  GDB_XML_EF_NONE,$/;"	e	enum:gdb_xml_element_flag
GDB_XML_EF_OPTIONAL	gdb/xml-support.h	/^  GDB_XML_EF_OPTIONAL = 1 << 0,  \/* The element is optional.  *\/$/;"	e	enum:gdb_xml_element_flag
GDB_XML_EF_REPEATABLE	gdb/xml-support.h	/^  GDB_XML_EF_REPEATABLE = 1 << 1,  \/* The element is repeatable.  *\/$/;"	e	enum:gdb_xml_element_flag
GDB_YY_REMAP	gdb/yy-remap.h	37;"	d
GDB_YY_REMAP_1	gdb/yy-remap.h	36;"	d
GDB_YY_REMAP_2	gdb/yy-remap.h	35;"	d
GE	gdb/gdbserver/linux-aarch64-low.c	/^  GE = 0xa,$/;"	e	enum:aarch64_condition_codes	file:
GE	sim/aarch64/decode.h	/^  GE = 0xa, \/* meaning N == V *\/$/;"	e	enum:CondCode
GE	sim/arm/armemu.h	34;"	d
GE0	sim/arm/armemu.h	53;"	d
GE1	sim/arm/armemu.h	54;"	d
GE2	sim/arm/armemu.h	55;"	d
GE3	sim/arm/armemu.h	56;"	d
GEBI	include/cgen/basic-ops.h	50;"	d
GEBI	sim/common/cgen-ops.h	56;"	d
GEDI	include/cgen/basic-ops.h	200;"	d
GEDI	sim/common/cgen-ops.h	206;"	d
GEDI	sim/common/cgen-utils.c	/^GEDI (a, b)$/;"	f
GEHI	include/cgen/basic-ops.h	110;"	d
GEHI	sim/common/cgen-ops.h	116;"	d
GENERAL_REGS	gdb/gdbserver/linux-low.h	/^  GENERAL_REGS,$/;"	e	enum:regset_type
GENERATE_DYNAMIC_RELOCATION_P	bfd/elfxx-x86.h	123;"	d
GENERATE_RELATIVE_RELOC_P	bfd/elfxx-x86.h	179;"	d
GENERIC_ELF_DATA	bfd/elf-bfd.h	/^  GENERIC_ELF_DATA$/;"	e	enum:elf_target_id
GENERIC_ERROR	gdb/common/common-exceptions.h	/^  GENERIC_ERROR,$/;"	e	enum:errors
GENLINK_H	bfd/genlink.h	23;"	d
GEN_ADDI	gdb/gdbserver/linux-ppc-low.c	811;"	d	file:
GEN_ADDIS	gdb/gdbserver/linux-ppc-low.c	812;"	d	file:
GEN_B	gdb/gdbserver/linux-ppc-low.c	939;"	d	file:
GEN_BL	gdb/gdbserver/linux-ppc-low.c	940;"	d	file:
GEN_BNE	gdb/gdbserver/linux-ppc-low.c	964;"	d	file:
GEN_CMPW	gdb/gdbserver/linux-ppc-low.c	882;"	d	file:
GEN_INT_INIT	sim/testsuite/sim/bfin/test.h	57;"	d
GEN_LD	gdb/gdbserver/linux-ppc-low.c	787;"	d	file:
GEN_LDU	gdb/gdbserver/linux-ppc-low.c	788;"	d	file:
GEN_LI	gdb/gdbserver/linux-ppc-low.c	813;"	d	file:
GEN_LIS	gdb/gdbserver/linux-ppc-low.c	814;"	d	file:
GEN_LOAD	gdb/gdbserver/linux-ppc-low.c	971;"	d	file:
GEN_LOAD	gdb/gdbserver/linux-ppc-low.c	978;"	d	file:
GEN_LWARX	gdb/gdbserver/linux-ppc-low.c	879;"	d	file:
GEN_LWSYNC	gdb/gdbserver/linux-ppc-low.c	850;"	d	file:
GEN_LWZ	gdb/gdbserver/linux-ppc-low.c	817;"	d	file:
GEN_MFCR	gdb/gdbserver/linux-ppc-low.c	846;"	d	file:
GEN_MFSPR	gdb/gdbserver/linux-ppc-low.c	844;"	d	file:
GEN_MR	gdb/gdbserver/linux-ppc-low.c	878;"	d	file:
GEN_MTCR	gdb/gdbserver/linux-ppc-low.c	847;"	d	file:
GEN_MTSPR	gdb/gdbserver/linux-ppc-low.c	845;"	d	file:
GEN_OP	gdb/testsuite/gdb.linespec/cpls-ops.cc	189;"	d	file:
GEN_OR	gdb/gdbserver/linux-ppc-low.c	877;"	d	file:
GEN_ORI	gdb/gdbserver/linux-ppc-low.c	815;"	d	file:
GEN_ORIS	gdb/gdbserver/linux-ppc-low.c	816;"	d	file:
GEN_OVERLOAD2_FUNCTIONS	gdb/testsuite/gdb.linespec/cpls.cc	58;"	d	file:
GEN_OVERLOAD3_FUNCTIONS	gdb/testsuite/gdb.linespec/cpls.cc	101;"	d	file:
GEN_RLDICL	gdb/gdbserver/linux-ppc-low.c	915;"	d	file:
GEN_RLDICR	gdb/gdbserver/linux-ppc-low.c	917;"	d	file:
GEN_STD	gdb/gdbserver/linux-ppc-low.c	785;"	d	file:
GEN_STDU	gdb/gdbserver/linux-ppc-low.c	786;"	d	file:
GEN_STORE	gdb/gdbserver/linux-ppc-low.c	974;"	d	file:
GEN_STORE	gdb/gdbserver/linux-ppc-low.c	979;"	d	file:
GEN_STW	gdb/gdbserver/linux-ppc-low.c	818;"	d	file:
GEN_STWCX	gdb/gdbserver/linux-ppc-low.c	880;"	d	file:
GEN_STWU	gdb/gdbserver/linux-ppc-low.c	819;"	d	file:
GEN_SYNC	gdb/gdbserver/linux-ppc-low.c	848;"	d	file:
GEN_TO_REG	include/opcode/pyr.h	89;"	d
GEQI	include/cgen/basic-ops.h	80;"	d
GEQI	sim/common/cgen-ops.h	86;"	d
GERMANIC_PLURAL	intl/plural-exp.c	/^struct expression GERMANIC_PLURAL =$/;"	v	typeref:struct:expression
GERMANIC_PLURAL	intl/plural-exp.c	/^struct expression GERMANIC_PLURAL;$/;"	v	typeref:struct:expression
GERMANIC_PLURAL	intl/plural-exp.h	103;"	d
GERMANIC_PLURAL	intl/plural-exp.h	108;"	d
GERMANIC_PLURAL	intl/plural-exp.h	98;"	d
GESI	include/cgen/basic-ops.h	140;"	d
GESI	sim/common/cgen-ops.h	146;"	d
GET	gdb/testsuite/gdb.base/sym-file-loader.c	49;"	d	file:
GETADDR	gdb/testsuite/gdb.base/sym-file-loader.c	56;"	d	file:
GETATTR	readline/rltty.c	321;"	d	file:
GETATTR	readline/rltty.c	330;"	d	file:
GETBYTE	opcodes/msp430-decode.c	46;"	d	file:
GETBYTE	opcodes/rl78-decode.c	58;"	d	file:
GETBYTE	opcodes/rx-decode.c	146;"	d	file:
GETCOEFF	libdecnumber/decNumberLocal.h	505;"	d
GETCOEFF	libdecnumber/decNumberLocal.h	521;"	d
GETCOEFF	libdecnumber/decNumberLocal.h	549;"	d
GETCOEFFBILL	libdecnumber/decNumberLocal.h	583;"	d
GETCOEFFBILL	libdecnumber/decNumberLocal.h	590;"	d
GETCOEFFBILL	libdecnumber/decNumberLocal.h	602;"	d
GETCOEFFTHOU	libdecnumber/decNumberLocal.h	630;"	d
GETCOEFFTHOU	libdecnumber/decNumberLocal.h	637;"	d
GETCOEFFTHOU	libdecnumber/decNumberLocal.h	649;"	d
GETECON	libdecnumber/decNumberLocal.h	463;"	d
GETEXP	libdecnumber/decNumberLocal.h	467;"	d
GETEXPUN	libdecnumber/decNumberLocal.h	469;"	d
GETFCC	sim/mips/cp1.h	53;"	d
GETFPXREGS_SUPPLIES	gdb/i386-linux-nat.c	70;"	d	file:
GETFS	sim/mips/cp1.h	57;"	d
GETHIDI	sim/common/cgen-types.h	75;"	d
GETHIDI	sim/common/cgen-types.h	88;"	d
GETLODI	sim/common/cgen-types.h	74;"	d
GETLODI	sim/common/cgen-types.h	87;"	d
GETMSD	libdecnumber/decNumberLocal.h	471;"	d
GETOPT_INTERFACE_VERSION	libiberty/getopt.c	55;"	d	file:
GETOPT_INTERFACE_VERSION	libiberty/getopt1.c	46;"	d	file:
GETPROCADDRESS	gdb/gdbserver/win32-low.c	63;"	d	file:
GETPROCADDRESS	gdb/gdbserver/win32-low.c	66;"	d	file:
GETPW_R_SIZE_MAX	gdb/gnulib/import/glob.c	96;"	d	file:
GETPW_R_SIZE_MAX	gdb/gnulib/import/glob.c	98;"	d	file:
GETREGS_SUPPLIES	gdb/i386-bsd-nat.c	77;"	d	file:
GETREGS_SUPPLIES	gdb/i386-linux-nat.c	67;"	d	file:
GETREGS_SUPPLIES	gdb/m32r-linux-nat.c	65;"	d	file:
GETREGS_SUPPLIES	gdb/sh-nbsd-nat.c	42;"	d	file:
GETRM	sim/mips/cp1.h	79;"	d
GETSPSR	sim/arm/armemu.h	177;"	d
GETSR	sim/h8300/compile.c	458;"	d	file:
GETTEXT	intl/gettext.c	/^GETTEXT (msgid)$/;"	f
GETTEXT	intl/gettext.c	44;"	d	file:
GETTEXT	intl/gettext.c	47;"	d	file:
GETTEXT_CONTEXT_GLUE	gdb/gnulib/import/gettext.h	111;"	d
GETTWI	sim/frv/frv-sim.h	118;"	d
GETTWI	sim/m32r/m32r-sim.h	134;"	d
GETTWI	sim/or1k/or1k-sim.h	56;"	d
GETWCOEFF	libdecnumber/decNumberLocal.h	510;"	d
GETWCOEFF	libdecnumber/decNumberLocal.h	530;"	d
GETWCOEFF	libdecnumber/decNumberLocal.h	567;"	d
GETWECON	libdecnumber/decNumberLocal.h	465;"	d
GETXSTATEREGS_SUPPLIES	gdb/i386-linux-nat.c	73;"	d	file:
GET_AOUTHDR_BSIZE	bfd/coff-alpha.c	56;"	d	file:
GET_AOUTHDR_BSIZE	bfd/coff64-rs6000.c	43;"	d	file:
GET_AOUTHDR_BSIZE	bfd/coffswap.h	119;"	d
GET_AOUTHDR_BSIZE	bfd/libpei.h	146;"	d
GET_AOUTHDR_DATA_START	bfd/coff-alpha.c	62;"	d	file:
GET_AOUTHDR_DATA_START	bfd/coff64-rs6000.c	35;"	d	file:
GET_AOUTHDR_DATA_START	bfd/coffswap.h	137;"	d
GET_AOUTHDR_DATA_START	bfd/libpei.h	164;"	d
GET_AOUTHDR_DSIZE	bfd/coff-alpha.c	54;"	d	file:
GET_AOUTHDR_DSIZE	bfd/coff64-rs6000.c	41;"	d	file:
GET_AOUTHDR_DSIZE	bfd/coffswap.h	113;"	d
GET_AOUTHDR_DSIZE	bfd/libpei.h	140;"	d
GET_AOUTHDR_ENTRY	bfd/coff-alpha.c	58;"	d	file:
GET_AOUTHDR_ENTRY	bfd/coff64-rs6000.c	45;"	d	file:
GET_AOUTHDR_ENTRY	bfd/coffswap.h	125;"	d
GET_AOUTHDR_ENTRY	bfd/libpei.h	152;"	d
GET_AOUTHDR_TEXT_START	bfd/coff-alpha.c	60;"	d	file:
GET_AOUTHDR_TEXT_START	bfd/coff64-rs6000.c	37;"	d	file:
GET_AOUTHDR_TEXT_START	bfd/coffswap.h	131;"	d
GET_AOUTHDR_TEXT_START	bfd/libpei.h	158;"	d
GET_AOUTHDR_TSIZE	bfd/coff-alpha.c	52;"	d	file:
GET_AOUTHDR_TSIZE	bfd/coff64-rs6000.c	39;"	d	file:
GET_AOUTHDR_TSIZE	bfd/coffswap.h	107;"	d
GET_AOUTHDR_TSIZE	bfd/libpei.h	134;"	d
GET_ATTR	sim/cris/semcrisv10f-switch.c	272;"	d	file:
GET_ATTR	sim/cris/semcrisv10f-switch.c	273;"	d	file:
GET_ATTR	sim/cris/semcrisv32f-switch.c	276;"	d	file:
GET_ATTR	sim/cris/semcrisv32f-switch.c	277;"	d	file:
GET_ATTR	sim/frv/sem.c	31;"	d	file:
GET_ATTR	sim/frv/sem.c	32;"	d	file:
GET_ATTR	sim/iq2000/sem-switch.c	213;"	d	file:
GET_ATTR	sim/iq2000/sem-switch.c	214;"	d	file:
GET_ATTR	sim/iq2000/sem.c	31;"	d	file:
GET_ATTR	sim/iq2000/sem.c	32;"	d	file:
GET_ATTR	sim/lm32/sem-switch.c	131;"	d	file:
GET_ATTR	sim/lm32/sem-switch.c	132;"	d	file:
GET_ATTR	sim/lm32/sem.c	31;"	d	file:
GET_ATTR	sim/lm32/sem.c	32;"	d	file:
GET_ATTR	sim/m32r/sem-switch.c	173;"	d	file:
GET_ATTR	sim/m32r/sem-switch.c	174;"	d	file:
GET_ATTR	sim/m32r/sem.c	31;"	d	file:
GET_ATTR	sim/m32r/sem.c	32;"	d	file:
GET_ATTR	sim/m32r/sem2-switch.c	364;"	d	file:
GET_ATTR	sim/m32r/sem2-switch.c	365;"	d	file:
GET_ATTR	sim/m32r/semx-switch.c	357;"	d	file:
GET_ATTR	sim/m32r/semx-switch.c	358;"	d	file:
GET_ATTR	sim/or1k/sem-switch.c	177;"	d	file:
GET_ATTR	sim/or1k/sem-switch.c	178;"	d	file:
GET_ATTR	sim/or1k/sem.c	32;"	d	file:
GET_ATTR	sim/or1k/sem.c	33;"	d	file:
GET_ATTR	sim/sh64/sem-compact-switch.c	263;"	d	file:
GET_ATTR	sim/sh64/sem-compact-switch.c	264;"	d	file:
GET_ATTR	sim/sh64/sem-compact.c	31;"	d	file:
GET_ATTR	sim/sh64/sem-compact.c	32;"	d	file:
GET_ATTR	sim/sh64/sem-media-switch.c	277;"	d	file:
GET_ATTR	sim/sh64/sem-media-switch.c	278;"	d	file:
GET_ATTR	sim/sh64/sem-media.c	31;"	d	file:
GET_ATTR	sim/sh64/sem-media.c	32;"	d	file:
GET_BIT	opcodes/hppa-dis.c	66;"	d	file:
GET_BROFF_SIGNED	include/opcode/pru.h	367;"	d
GET_BROFF_URAW	include/opcode/pru.h	364;"	d
GET_BUFFER_SPACE	libiberty/regex.c	1936;"	d	file:
GET_BUFFER_SPACE	libiberty/regex.c	1941;"	d	file:
GET_BUFFER_SPACE	libiberty/regex.c	8173;"	d	file:
GET_BURSTLEN	include/opcode/pru.h	376;"	d
GET_BYTE	sim/bfin/bfin-sim.h	341;"	d
GET_BYTE	sim/ft32/interp.c	230;"	d	file:
GET_B_REG	sim/h8300/compile.c	1231;"	d	file:
GET_CCDR_CDR	sim/mips/dv-tx3904tmr.c	174;"	d	file:
GET_COMPL	opcodes/hppa-dis.c	164;"	d	file:
GET_COND	opcodes/hppa-dis.c	167;"	d	file:
GET_DSP_GRD	sim/sh/interp.c	437;"	d	file:
GET_ENVIRON	sim/cris/sim-if.c	40;"	d	file:
GET_ENVIRON	sim/cris/sim-if.c	43;"	d	file:
GET_ESFR	sim/frv/frv-sim.h	484;"	d
GET_ESFR_FLAG	sim/frv/frv-sim.h	489;"	d
GET_ESR	sim/frv/frv-sim.h	437;"	d
GET_ESR_EDN	sim/frv/frv-sim.h	468;"	d
GET_ESR_EDV	sim/frv/frv-sim.h	464;"	d
GET_EXT_MINOR	include/opcode/metag.h	637;"	d
GET_FCN_ENDNDX	bfd/coffswap.h	36;"	d
GET_FCN_ENDNDX	bfd/libpei.h	63;"	d
GET_FCN_LNNOPTR	bfd/coffswap.h	31;"	d
GET_FCN_LNNOPTR	bfd/libpei.h	58;"	d
GET_FIELD	opcodes/hppa-dis.c	63;"	d	file:
GET_FILEHDR_SYMPTR	bfd/coff-alpha.c	50;"	d	file:
GET_FILEHDR_SYMPTR	bfd/coff64-rs6000.c	33;"	d	file:
GET_FILEHDR_SYMPTR	bfd/coffswap.h	99;"	d
GET_FILEHDR_SYMPTR	bfd/libpei.h	126;"	d
GET_FPCC	sim/v850/sim-main.h	225;"	d
GET_FPSCR	sim/sh/interp.c	260;"	d	file:
GET_FPUCW	gdb/gnulib/import/fpucw.h	73;"	d
GET_FPUCW	gdb/gnulib/import/fpucw.h	99;"	d
GET_FQ	sim/frv/frv-sim.h	550;"	d
GET_FQ_VALID	sim/frv/frv-sim.h	571;"	d
GET_FSR	sim/frv/frv-sim.h	508;"	d
GET_FSR_AEXC	sim/frv/frv-sim.h	524;"	d
GET_FSR_QNE	sim/frv/frv-sim.h	518;"	d
GET_FSR_TEM	sim/frv/frv-sim.h	513;"	d
GET_HSR0	sim/frv/frv-sim.h	130;"	d
GET_HSR0_CBM	sim/frv/frv-sim.h	141;"	d
GET_HSR0_DCE	sim/frv/frv-sim.h	137;"	d
GET_HSR0_FRHE	sim/frv/frv-sim.h	146;"	d
GET_HSR0_FRLE	sim/frv/frv-sim.h	147;"	d
GET_HSR0_FRN	sim/frv/frv-sim.h	144;"	d
GET_HSR0_GRHE	sim/frv/frv-sim.h	148;"	d
GET_HSR0_GRLE	sim/frv/frv-sim.h	149;"	d
GET_HSR0_GRN	sim/frv/frv-sim.h	145;"	d
GET_HSR0_ICE	sim/frv/frv-sim.h	133;"	d
GET_HSR0_RME	sim/frv/frv-sim.h	142;"	d
GET_HSR0_SA	sim/frv/frv-sim.h	143;"	d
GET_H_ACC40S	sim/frv/cpu.h	251;"	d
GET_H_ACC40U	sim/frv/cpu.h	260;"	d
GET_H_ACCG	sim/frv/cpu.h	246;"	d
GET_H_ACCUM	sim/m32r/cpu.h	61;"	d
GET_H_ACCUM	sim/m32r/cpu2.h	61;"	d
GET_H_ACCUM	sim/m32r/cpux.h	61;"	d
GET_H_ACCUM	sim/m32r/m32r-sim.h	68;"	d
GET_H_ACCUMS	sim/m32r/cpu2.h	68;"	d
GET_H_ACCUMS	sim/m32r/cpux.h	68;"	d
GET_H_ATOMIC_ADDRESS	sim/or1k/cpu.h	68;"	d
GET_H_ATOMIC_RESERVE	sim/or1k/cpu.h	64;"	d
GET_H_BBPSW	sim/m32r/cpu.h	83;"	d
GET_H_BBPSW	sim/m32r/cpu2.h	90;"	d
GET_H_BBPSW	sim/m32r/cpux.h	90;"	d
GET_H_BPSR_BET	sim/frv/cpu.h	121;"	d
GET_H_BPSR_BS	sim/frv/cpu.h	117;"	d
GET_H_BPSW	sim/m32r/cpu.h	79;"	d
GET_H_BPSW	sim/m32r/cpu2.h	86;"	d
GET_H_BPSW	sim/m32r/cpux.h	86;"	d
GET_H_CBIT	sim/cris/cpuv10.h	83;"	d
GET_H_CBIT	sim/cris/cpuv32.h	117;"	d
GET_H_CBIT_MOVE	sim/cris/cpuv10.h	157;"	d
GET_H_CBIT_MOVE	sim/cris/cpuv32.h	259;"	d
GET_H_CBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	162;"	d
GET_H_CBIT_MOVE_V32	sim/cris/cpuv32.h	264;"	d
GET_H_CCCR	sim/frv/cpu.h	158;"	d
GET_H_COND	sim/m32r/cpu.h	68;"	d
GET_H_COND	sim/m32r/cpu2.h	75;"	d
GET_H_COND	sim/m32r/cpux.h	75;"	d
GET_H_CPR	sim/frv/cpu.h	139;"	d
GET_H_CPR_DOUBLE	sim/frv/cpu.h	241;"	d
GET_H_CR	sim/m32r/cpu.h	54;"	d
GET_H_CR	sim/m32r/cpu2.h	54;"	d
GET_H_CR	sim/m32r/cpux.h	54;"	d
GET_H_CR	sim/m32r/m32r-sim.h	48;"	d
GET_H_CR	sim/sh64/cpu.h	67;"	d
GET_H_CSR	sim/lm32/cpu.h	54;"	d
GET_H_DR	sim/sh64/cpu.h	181;"	d
GET_H_DRC	sim/sh64/cpu.h	199;"	d
GET_H_ENDIAN	sim/sh64/cpu.h	189;"	d
GET_H_FCCR	sim/frv/cpu.h	154;"	d
GET_H_FMOV	sim/sh64/cpu.h	101;"	d
GET_H_FMTX	sim/sh64/cpu.h	176;"	d
GET_H_FP	sim/sh64/cpu.h	166;"	d
GET_H_FPSCR	sim/sh64/cpu.h	82;"	d
GET_H_FR	sim/frv/cpu.h	132;"	d
GET_H_FR	sim/sh64/cpu.h	86;"	d
GET_H_FRBIT	sim/sh64/cpu.h	136;"	d
GET_H_FRC	sim/sh64/cpu.h	194;"	d
GET_H_FR_0	sim/frv/cpu.h	201;"	d
GET_H_FR_1	sim/frv/cpu.h	211;"	d
GET_H_FR_2	sim/frv/cpu.h	221;"	d
GET_H_FR_3	sim/frv/cpu.h	231;"	d
GET_H_FR_DOUBLE	sim/frv/cpu.h	181;"	d
GET_H_FR_HI	sim/frv/cpu.h	191;"	d
GET_H_FR_INT	sim/frv/cpu.h	186;"	d
GET_H_FR_LO	sim/frv/cpu.h	196;"	d
GET_H_FSD	sim/sh64/cpu.h	90;"	d
GET_H_FSR	sim/or1k/cpu.h	76;"	d
GET_H_FV	sim/sh64/cpu.h	171;"	d
GET_H_FVC	sim/sh64/cpu.h	214;"	d
GET_H_GBIT	sim/cris/cpuv32.h	145;"	d
GET_H_GBR	sim/sh64/cpu.h	219;"	d
GET_H_GPR	sim/or1k/cpu.h	57;"	d
GET_H_GR	sim/cris/cpuv10.h	132;"	d
GET_H_GR	sim/cris/cpuv32.h	239;"	d
GET_H_GR	sim/frv/cpu.h	125;"	d
GET_H_GR	sim/iq2000/cpu.h	53;"	d
GET_H_GR	sim/lm32/cpu.h	50;"	d
GET_H_GR	sim/m32r/cpu.h	50;"	d
GET_H_GR	sim/m32r/cpu2.h	50;"	d
GET_H_GR	sim/m32r/cpux.h	50;"	d
GET_H_GR	sim/sh64/cpu.h	56;"	d
GET_H_GRC	sim/sh64/cpu.h	131;"	d
GET_H_GR_ACR	sim/cris/cpuv32.h	53;"	d
GET_H_GR_DOUBLE	sim/frv/cpu.h	166;"	d
GET_H_GR_HI	sim/frv/cpu.h	171;"	d
GET_H_GR_LO	sim/frv/cpu.h	176;"	d
GET_H_GR_PC	sim/cris/cpuv10.h	137;"	d
GET_H_GR_REAL_PC	sim/cris/cpuv10.h	53;"	d
GET_H_IACC0	sim/frv/cpu.h	269;"	d
GET_H_IBIT	sim/cris/cpuv10.h	197;"	d
GET_H_IBIT	sim/cris/cpuv32.h	299;"	d
GET_H_IBIT_PRE_V32	sim/cris/cpuv10.h	103;"	d
GET_H_IBIT_V32	sim/cris/cpuv32.h	169;"	d
GET_H_ICCR	sim/frv/cpu.h	150;"	d
GET_H_INSN_PREFIXED_P	sim/cris/cpuv10.h	207;"	d
GET_H_INSN_PREFIXED_P	sim/cris/cpuv32.h	309;"	d
GET_H_INSN_PREFIXED_P_PRE_V32	sim/cris/cpuv10.h	115;"	d
GET_H_INSN_PREFIXED_P_V32	sim/cris/cpuv32.h	314;"	d
GET_H_ISM	sim/sh64/cpu.h	120;"	d
GET_H_KERNEL_SP	sim/cris/cpuv32.h	149;"	d
GET_H_LOCK	sim/m32r/cpu.h	87;"	d
GET_H_LOCK	sim/m32r/cpu2.h	94;"	d
GET_H_LOCK	sim/m32r/cpux.h	94;"	d
GET_H_MACH	sim/sh64/cpu.h	239;"	d
GET_H_MACL	sim/sh64/cpu.h	234;"	d
GET_H_MAC_MACHI	sim/or1k/cpu.h	2956;"	d
GET_H_MAC_MACLO	sim/or1k/cpu.h	2951;"	d
GET_H_MBIT	sim/cris/cpuv32.h	187;"	d
GET_H_MBIT	sim/sh64/cpu.h	156;"	d
GET_H_NBIT	sim/cris/cpuv10.h	95;"	d
GET_H_NBIT	sim/cris/cpuv32.h	129;"	d
GET_H_NBIT_MOVE	sim/cris/cpuv10.h	187;"	d
GET_H_NBIT_MOVE	sim/cris/cpuv32.h	289;"	d
GET_H_NBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	192;"	d
GET_H_NBIT_MOVE_V32	sim/cris/cpuv32.h	294;"	d
GET_H_PBIT	sim/cris/cpuv10.h	107;"	d
GET_H_PBIT	sim/cris/cpuv32.h	137;"	d
GET_H_PC	sim/cris/cpuv10.h	46;"	d
GET_H_PC	sim/cris/cpuv32.h	46;"	d
GET_H_PC	sim/frv/cpu.h	50;"	d
GET_H_PC	sim/iq2000/cpu.h	46;"	d
GET_H_PC	sim/lm32/cpu.h	46;"	d
GET_H_PC	sim/m32r/cpu.h	46;"	d
GET_H_PC	sim/m32r/cpu2.h	46;"	d
GET_H_PC	sim/m32r/cpux.h	46;"	d
GET_H_PC	sim/or1k/cpu.h	47;"	d
GET_H_PC	sim/sh64/cpu.h	46;"	d
GET_H_PR	sim/sh64/cpu.h	229;"	d
GET_H_PRBIT	sim/sh64/cpu.h	146;"	d
GET_H_PREFIXREG_PRE_V32	sim/cris/cpuv10.h	119;"	d
GET_H_PREFIXREG_V32	sim/cris/cpuv32.h	319;"	d
GET_H_PSR_BE	sim/frv/cpu.h	74;"	d
GET_H_PSR_CM	sim/frv/cpu.h	70;"	d
GET_H_PSR_EF	sim/frv/cpu.h	82;"	d
GET_H_PSR_EM	sim/frv/cpu.h	86;"	d
GET_H_PSR_ESR	sim/frv/cpu.h	78;"	d
GET_H_PSR_ET	sim/frv/cpu.h	98;"	d
GET_H_PSR_ICE	sim/frv/cpu.h	62;"	d
GET_H_PSR_IMPLE	sim/frv/cpu.h	54;"	d
GET_H_PSR_NEM	sim/frv/cpu.h	66;"	d
GET_H_PSR_PIL	sim/frv/cpu.h	90;"	d
GET_H_PSR_PS	sim/frv/cpu.h	94;"	d
GET_H_PSR_S	sim/frv/cpu.h	102;"	d
GET_H_PSR_VER	sim/frv/cpu.h	58;"	d
GET_H_PSW	sim/m32r/cpu.h	72;"	d
GET_H_PSW	sim/m32r/cpu2.h	79;"	d
GET_H_PSW	sim/m32r/cpux.h	79;"	d
GET_H_PSW	sim/m32r/m32r-sim.h	58;"	d
GET_H_QBIT	sim/cris/cpuv32.h	201;"	d
GET_H_QBIT	sim/sh64/cpu.h	161;"	d
GET_H_RAW_GR_ACR	sim/cris/cpuv32.h	244;"	d
GET_H_RAW_GR_PC	sim/cris/cpuv10.h	147;"	d
GET_H_RBIT	sim/cris/cpuv32.h	141;"	d
GET_H_RELOC_ANN	sim/frv/cpu.h	46;"	d
GET_H_SBIT	sim/cris/cpuv32.h	212;"	d
GET_H_SBIT	sim/sh64/cpu.h	151;"	d
GET_H_SM	sim/m32r/m32r-sim.h	42;"	d
GET_H_SPR	sim/frv/cpu.h	143;"	d
GET_H_SPR	sim/or1k/cpu.h	81;"	d
GET_H_SR	sim/cris/cpuv10.h	152;"	d
GET_H_SR	sim/cris/cpuv32.h	249;"	d
GET_H_SR	sim/sh64/cpu.h	78;"	d
GET_H_SR_V10	sim/cris/cpuv10.h	57;"	d
GET_H_SR_V32	sim/cris/cpuv32.h	57;"	d
GET_H_SUPR	sim/cris/cpuv32.h	254;"	d
GET_H_SYS_CPUCFGR	sim/or1k/cpu.h	96;"	d
GET_H_SYS_CPUCFGR_CGF	sim/or1k/cpu.h	3046;"	d
GET_H_SYS_CPUCFGR_ND	sim/or1k/cpu.h	3076;"	d
GET_H_SYS_CPUCFGR_NSGR	sim/or1k/cpu.h	3041;"	d
GET_H_SYS_CPUCFGR_OB32S	sim/or1k/cpu.h	3051;"	d
GET_H_SYS_CPUCFGR_OB64S	sim/or1k/cpu.h	3056;"	d
GET_H_SYS_CPUCFGR_OF32S	sim/or1k/cpu.h	3061;"	d
GET_H_SYS_CPUCFGR_OF64S	sim/or1k/cpu.h	3066;"	d
GET_H_SYS_CPUCFGR_OV64S	sim/or1k/cpu.h	3071;"	d
GET_H_SYS_DCCFGR	sim/or1k/cpu.h	111;"	d
GET_H_SYS_DCFGR	sim/or1k/cpu.h	121;"	d
GET_H_SYS_DMMUCFGR	sim/or1k/cpu.h	101;"	d
GET_H_SYS_EEAR0	sim/or1k/cpu.h	231;"	d
GET_H_SYS_EEAR1	sim/or1k/cpu.h	236;"	d
GET_H_SYS_EEAR10	sim/or1k/cpu.h	281;"	d
GET_H_SYS_EEAR11	sim/or1k/cpu.h	286;"	d
GET_H_SYS_EEAR12	sim/or1k/cpu.h	291;"	d
GET_H_SYS_EEAR13	sim/or1k/cpu.h	296;"	d
GET_H_SYS_EEAR14	sim/or1k/cpu.h	301;"	d
GET_H_SYS_EEAR15	sim/or1k/cpu.h	306;"	d
GET_H_SYS_EEAR2	sim/or1k/cpu.h	241;"	d
GET_H_SYS_EEAR3	sim/or1k/cpu.h	246;"	d
GET_H_SYS_EEAR4	sim/or1k/cpu.h	251;"	d
GET_H_SYS_EEAR5	sim/or1k/cpu.h	256;"	d
GET_H_SYS_EEAR6	sim/or1k/cpu.h	261;"	d
GET_H_SYS_EEAR7	sim/or1k/cpu.h	266;"	d
GET_H_SYS_EEAR8	sim/or1k/cpu.h	271;"	d
GET_H_SYS_EEAR9	sim/or1k/cpu.h	276;"	d
GET_H_SYS_EPCR0	sim/or1k/cpu.h	151;"	d
GET_H_SYS_EPCR1	sim/or1k/cpu.h	156;"	d
GET_H_SYS_EPCR10	sim/or1k/cpu.h	201;"	d
GET_H_SYS_EPCR11	sim/or1k/cpu.h	206;"	d
GET_H_SYS_EPCR12	sim/or1k/cpu.h	211;"	d
GET_H_SYS_EPCR13	sim/or1k/cpu.h	216;"	d
GET_H_SYS_EPCR14	sim/or1k/cpu.h	221;"	d
GET_H_SYS_EPCR15	sim/or1k/cpu.h	226;"	d
GET_H_SYS_EPCR2	sim/or1k/cpu.h	161;"	d
GET_H_SYS_EPCR3	sim/or1k/cpu.h	166;"	d
GET_H_SYS_EPCR4	sim/or1k/cpu.h	171;"	d
GET_H_SYS_EPCR5	sim/or1k/cpu.h	176;"	d
GET_H_SYS_EPCR6	sim/or1k/cpu.h	181;"	d
GET_H_SYS_EPCR7	sim/or1k/cpu.h	186;"	d
GET_H_SYS_EPCR8	sim/or1k/cpu.h	191;"	d
GET_H_SYS_EPCR9	sim/or1k/cpu.h	196;"	d
GET_H_SYS_ESR0	sim/or1k/cpu.h	311;"	d
GET_H_SYS_ESR1	sim/or1k/cpu.h	316;"	d
GET_H_SYS_ESR10	sim/or1k/cpu.h	361;"	d
GET_H_SYS_ESR11	sim/or1k/cpu.h	366;"	d
GET_H_SYS_ESR12	sim/or1k/cpu.h	371;"	d
GET_H_SYS_ESR13	sim/or1k/cpu.h	376;"	d
GET_H_SYS_ESR14	sim/or1k/cpu.h	381;"	d
GET_H_SYS_ESR15	sim/or1k/cpu.h	386;"	d
GET_H_SYS_ESR2	sim/or1k/cpu.h	321;"	d
GET_H_SYS_ESR3	sim/or1k/cpu.h	326;"	d
GET_H_SYS_ESR4	sim/or1k/cpu.h	331;"	d
GET_H_SYS_ESR5	sim/or1k/cpu.h	336;"	d
GET_H_SYS_ESR6	sim/or1k/cpu.h	341;"	d
GET_H_SYS_ESR7	sim/or1k/cpu.h	346;"	d
GET_H_SYS_ESR8	sim/or1k/cpu.h	351;"	d
GET_H_SYS_ESR9	sim/or1k/cpu.h	356;"	d
GET_H_SYS_FPCSR	sim/or1k/cpu.h	146;"	d
GET_H_SYS_FPCSR_DZF	sim/or1k/cpu.h	3221;"	d
GET_H_SYS_FPCSR_FPEE	sim/or1k/cpu.h	3171;"	d
GET_H_SYS_FPCSR_INF	sim/or1k/cpu.h	3216;"	d
GET_H_SYS_FPCSR_IVF	sim/or1k/cpu.h	3211;"	d
GET_H_SYS_FPCSR_IXF	sim/or1k/cpu.h	3206;"	d
GET_H_SYS_FPCSR_OVF	sim/or1k/cpu.h	3181;"	d
GET_H_SYS_FPCSR_QNF	sim/or1k/cpu.h	3196;"	d
GET_H_SYS_FPCSR_RM	sim/or1k/cpu.h	3176;"	d
GET_H_SYS_FPCSR_SNF	sim/or1k/cpu.h	3191;"	d
GET_H_SYS_FPCSR_UNF	sim/or1k/cpu.h	3186;"	d
GET_H_SYS_FPCSR_ZF	sim/or1k/cpu.h	3201;"	d
GET_H_SYS_GPR0	sim/or1k/cpu.h	391;"	d
GET_H_SYS_GPR1	sim/or1k/cpu.h	396;"	d
GET_H_SYS_GPR10	sim/or1k/cpu.h	441;"	d
GET_H_SYS_GPR100	sim/or1k/cpu.h	891;"	d
GET_H_SYS_GPR101	sim/or1k/cpu.h	896;"	d
GET_H_SYS_GPR102	sim/or1k/cpu.h	901;"	d
GET_H_SYS_GPR103	sim/or1k/cpu.h	906;"	d
GET_H_SYS_GPR104	sim/or1k/cpu.h	911;"	d
GET_H_SYS_GPR105	sim/or1k/cpu.h	916;"	d
GET_H_SYS_GPR106	sim/or1k/cpu.h	921;"	d
GET_H_SYS_GPR107	sim/or1k/cpu.h	926;"	d
GET_H_SYS_GPR108	sim/or1k/cpu.h	931;"	d
GET_H_SYS_GPR109	sim/or1k/cpu.h	936;"	d
GET_H_SYS_GPR11	sim/or1k/cpu.h	446;"	d
GET_H_SYS_GPR110	sim/or1k/cpu.h	941;"	d
GET_H_SYS_GPR111	sim/or1k/cpu.h	946;"	d
GET_H_SYS_GPR112	sim/or1k/cpu.h	951;"	d
GET_H_SYS_GPR113	sim/or1k/cpu.h	956;"	d
GET_H_SYS_GPR114	sim/or1k/cpu.h	961;"	d
GET_H_SYS_GPR115	sim/or1k/cpu.h	966;"	d
GET_H_SYS_GPR116	sim/or1k/cpu.h	971;"	d
GET_H_SYS_GPR117	sim/or1k/cpu.h	976;"	d
GET_H_SYS_GPR118	sim/or1k/cpu.h	981;"	d
GET_H_SYS_GPR119	sim/or1k/cpu.h	986;"	d
GET_H_SYS_GPR12	sim/or1k/cpu.h	451;"	d
GET_H_SYS_GPR120	sim/or1k/cpu.h	991;"	d
GET_H_SYS_GPR121	sim/or1k/cpu.h	996;"	d
GET_H_SYS_GPR122	sim/or1k/cpu.h	1001;"	d
GET_H_SYS_GPR123	sim/or1k/cpu.h	1006;"	d
GET_H_SYS_GPR124	sim/or1k/cpu.h	1011;"	d
GET_H_SYS_GPR125	sim/or1k/cpu.h	1016;"	d
GET_H_SYS_GPR126	sim/or1k/cpu.h	1021;"	d
GET_H_SYS_GPR127	sim/or1k/cpu.h	1026;"	d
GET_H_SYS_GPR128	sim/or1k/cpu.h	1031;"	d
GET_H_SYS_GPR129	sim/or1k/cpu.h	1036;"	d
GET_H_SYS_GPR13	sim/or1k/cpu.h	456;"	d
GET_H_SYS_GPR130	sim/or1k/cpu.h	1041;"	d
GET_H_SYS_GPR131	sim/or1k/cpu.h	1046;"	d
GET_H_SYS_GPR132	sim/or1k/cpu.h	1051;"	d
GET_H_SYS_GPR133	sim/or1k/cpu.h	1056;"	d
GET_H_SYS_GPR134	sim/or1k/cpu.h	1061;"	d
GET_H_SYS_GPR135	sim/or1k/cpu.h	1066;"	d
GET_H_SYS_GPR136	sim/or1k/cpu.h	1071;"	d
GET_H_SYS_GPR137	sim/or1k/cpu.h	1076;"	d
GET_H_SYS_GPR138	sim/or1k/cpu.h	1081;"	d
GET_H_SYS_GPR139	sim/or1k/cpu.h	1086;"	d
GET_H_SYS_GPR14	sim/or1k/cpu.h	461;"	d
GET_H_SYS_GPR140	sim/or1k/cpu.h	1091;"	d
GET_H_SYS_GPR141	sim/or1k/cpu.h	1096;"	d
GET_H_SYS_GPR142	sim/or1k/cpu.h	1101;"	d
GET_H_SYS_GPR143	sim/or1k/cpu.h	1106;"	d
GET_H_SYS_GPR144	sim/or1k/cpu.h	1111;"	d
GET_H_SYS_GPR145	sim/or1k/cpu.h	1116;"	d
GET_H_SYS_GPR146	sim/or1k/cpu.h	1121;"	d
GET_H_SYS_GPR147	sim/or1k/cpu.h	1126;"	d
GET_H_SYS_GPR148	sim/or1k/cpu.h	1131;"	d
GET_H_SYS_GPR149	sim/or1k/cpu.h	1136;"	d
GET_H_SYS_GPR15	sim/or1k/cpu.h	466;"	d
GET_H_SYS_GPR150	sim/or1k/cpu.h	1141;"	d
GET_H_SYS_GPR151	sim/or1k/cpu.h	1146;"	d
GET_H_SYS_GPR152	sim/or1k/cpu.h	1151;"	d
GET_H_SYS_GPR153	sim/or1k/cpu.h	1156;"	d
GET_H_SYS_GPR154	sim/or1k/cpu.h	1161;"	d
GET_H_SYS_GPR155	sim/or1k/cpu.h	1166;"	d
GET_H_SYS_GPR156	sim/or1k/cpu.h	1171;"	d
GET_H_SYS_GPR157	sim/or1k/cpu.h	1176;"	d
GET_H_SYS_GPR158	sim/or1k/cpu.h	1181;"	d
GET_H_SYS_GPR159	sim/or1k/cpu.h	1186;"	d
GET_H_SYS_GPR16	sim/or1k/cpu.h	471;"	d
GET_H_SYS_GPR160	sim/or1k/cpu.h	1191;"	d
GET_H_SYS_GPR161	sim/or1k/cpu.h	1196;"	d
GET_H_SYS_GPR162	sim/or1k/cpu.h	1201;"	d
GET_H_SYS_GPR163	sim/or1k/cpu.h	1206;"	d
GET_H_SYS_GPR164	sim/or1k/cpu.h	1211;"	d
GET_H_SYS_GPR165	sim/or1k/cpu.h	1216;"	d
GET_H_SYS_GPR166	sim/or1k/cpu.h	1221;"	d
GET_H_SYS_GPR167	sim/or1k/cpu.h	1226;"	d
GET_H_SYS_GPR168	sim/or1k/cpu.h	1231;"	d
GET_H_SYS_GPR169	sim/or1k/cpu.h	1236;"	d
GET_H_SYS_GPR17	sim/or1k/cpu.h	476;"	d
GET_H_SYS_GPR170	sim/or1k/cpu.h	1241;"	d
GET_H_SYS_GPR171	sim/or1k/cpu.h	1246;"	d
GET_H_SYS_GPR172	sim/or1k/cpu.h	1251;"	d
GET_H_SYS_GPR173	sim/or1k/cpu.h	1256;"	d
GET_H_SYS_GPR174	sim/or1k/cpu.h	1261;"	d
GET_H_SYS_GPR175	sim/or1k/cpu.h	1266;"	d
GET_H_SYS_GPR176	sim/or1k/cpu.h	1271;"	d
GET_H_SYS_GPR177	sim/or1k/cpu.h	1276;"	d
GET_H_SYS_GPR178	sim/or1k/cpu.h	1281;"	d
GET_H_SYS_GPR179	sim/or1k/cpu.h	1286;"	d
GET_H_SYS_GPR18	sim/or1k/cpu.h	481;"	d
GET_H_SYS_GPR180	sim/or1k/cpu.h	1291;"	d
GET_H_SYS_GPR181	sim/or1k/cpu.h	1296;"	d
GET_H_SYS_GPR182	sim/or1k/cpu.h	1301;"	d
GET_H_SYS_GPR183	sim/or1k/cpu.h	1306;"	d
GET_H_SYS_GPR184	sim/or1k/cpu.h	1311;"	d
GET_H_SYS_GPR185	sim/or1k/cpu.h	1316;"	d
GET_H_SYS_GPR186	sim/or1k/cpu.h	1321;"	d
GET_H_SYS_GPR187	sim/or1k/cpu.h	1326;"	d
GET_H_SYS_GPR188	sim/or1k/cpu.h	1331;"	d
GET_H_SYS_GPR189	sim/or1k/cpu.h	1336;"	d
GET_H_SYS_GPR19	sim/or1k/cpu.h	486;"	d
GET_H_SYS_GPR190	sim/or1k/cpu.h	1341;"	d
GET_H_SYS_GPR191	sim/or1k/cpu.h	1346;"	d
GET_H_SYS_GPR192	sim/or1k/cpu.h	1351;"	d
GET_H_SYS_GPR193	sim/or1k/cpu.h	1356;"	d
GET_H_SYS_GPR194	sim/or1k/cpu.h	1361;"	d
GET_H_SYS_GPR195	sim/or1k/cpu.h	1366;"	d
GET_H_SYS_GPR196	sim/or1k/cpu.h	1371;"	d
GET_H_SYS_GPR197	sim/or1k/cpu.h	1376;"	d
GET_H_SYS_GPR198	sim/or1k/cpu.h	1381;"	d
GET_H_SYS_GPR199	sim/or1k/cpu.h	1386;"	d
GET_H_SYS_GPR2	sim/or1k/cpu.h	401;"	d
GET_H_SYS_GPR20	sim/or1k/cpu.h	491;"	d
GET_H_SYS_GPR200	sim/or1k/cpu.h	1391;"	d
GET_H_SYS_GPR201	sim/or1k/cpu.h	1396;"	d
GET_H_SYS_GPR202	sim/or1k/cpu.h	1401;"	d
GET_H_SYS_GPR203	sim/or1k/cpu.h	1406;"	d
GET_H_SYS_GPR204	sim/or1k/cpu.h	1411;"	d
GET_H_SYS_GPR205	sim/or1k/cpu.h	1416;"	d
GET_H_SYS_GPR206	sim/or1k/cpu.h	1421;"	d
GET_H_SYS_GPR207	sim/or1k/cpu.h	1426;"	d
GET_H_SYS_GPR208	sim/or1k/cpu.h	1431;"	d
GET_H_SYS_GPR209	sim/or1k/cpu.h	1436;"	d
GET_H_SYS_GPR21	sim/or1k/cpu.h	496;"	d
GET_H_SYS_GPR210	sim/or1k/cpu.h	1441;"	d
GET_H_SYS_GPR211	sim/or1k/cpu.h	1446;"	d
GET_H_SYS_GPR212	sim/or1k/cpu.h	1451;"	d
GET_H_SYS_GPR213	sim/or1k/cpu.h	1456;"	d
GET_H_SYS_GPR214	sim/or1k/cpu.h	1461;"	d
GET_H_SYS_GPR215	sim/or1k/cpu.h	1466;"	d
GET_H_SYS_GPR216	sim/or1k/cpu.h	1471;"	d
GET_H_SYS_GPR217	sim/or1k/cpu.h	1476;"	d
GET_H_SYS_GPR218	sim/or1k/cpu.h	1481;"	d
GET_H_SYS_GPR219	sim/or1k/cpu.h	1486;"	d
GET_H_SYS_GPR22	sim/or1k/cpu.h	501;"	d
GET_H_SYS_GPR220	sim/or1k/cpu.h	1491;"	d
GET_H_SYS_GPR221	sim/or1k/cpu.h	1496;"	d
GET_H_SYS_GPR222	sim/or1k/cpu.h	1501;"	d
GET_H_SYS_GPR223	sim/or1k/cpu.h	1506;"	d
GET_H_SYS_GPR224	sim/or1k/cpu.h	1511;"	d
GET_H_SYS_GPR225	sim/or1k/cpu.h	1516;"	d
GET_H_SYS_GPR226	sim/or1k/cpu.h	1521;"	d
GET_H_SYS_GPR227	sim/or1k/cpu.h	1526;"	d
GET_H_SYS_GPR228	sim/or1k/cpu.h	1531;"	d
GET_H_SYS_GPR229	sim/or1k/cpu.h	1536;"	d
GET_H_SYS_GPR23	sim/or1k/cpu.h	506;"	d
GET_H_SYS_GPR230	sim/or1k/cpu.h	1541;"	d
GET_H_SYS_GPR231	sim/or1k/cpu.h	1546;"	d
GET_H_SYS_GPR232	sim/or1k/cpu.h	1551;"	d
GET_H_SYS_GPR233	sim/or1k/cpu.h	1556;"	d
GET_H_SYS_GPR234	sim/or1k/cpu.h	1561;"	d
GET_H_SYS_GPR235	sim/or1k/cpu.h	1566;"	d
GET_H_SYS_GPR236	sim/or1k/cpu.h	1571;"	d
GET_H_SYS_GPR237	sim/or1k/cpu.h	1576;"	d
GET_H_SYS_GPR238	sim/or1k/cpu.h	1581;"	d
GET_H_SYS_GPR239	sim/or1k/cpu.h	1586;"	d
GET_H_SYS_GPR24	sim/or1k/cpu.h	511;"	d
GET_H_SYS_GPR240	sim/or1k/cpu.h	1591;"	d
GET_H_SYS_GPR241	sim/or1k/cpu.h	1596;"	d
GET_H_SYS_GPR242	sim/or1k/cpu.h	1601;"	d
GET_H_SYS_GPR243	sim/or1k/cpu.h	1606;"	d
GET_H_SYS_GPR244	sim/or1k/cpu.h	1611;"	d
GET_H_SYS_GPR245	sim/or1k/cpu.h	1616;"	d
GET_H_SYS_GPR246	sim/or1k/cpu.h	1621;"	d
GET_H_SYS_GPR247	sim/or1k/cpu.h	1626;"	d
GET_H_SYS_GPR248	sim/or1k/cpu.h	1631;"	d
GET_H_SYS_GPR249	sim/or1k/cpu.h	1636;"	d
GET_H_SYS_GPR25	sim/or1k/cpu.h	516;"	d
GET_H_SYS_GPR250	sim/or1k/cpu.h	1641;"	d
GET_H_SYS_GPR251	sim/or1k/cpu.h	1646;"	d
GET_H_SYS_GPR252	sim/or1k/cpu.h	1651;"	d
GET_H_SYS_GPR253	sim/or1k/cpu.h	1656;"	d
GET_H_SYS_GPR254	sim/or1k/cpu.h	1661;"	d
GET_H_SYS_GPR255	sim/or1k/cpu.h	1666;"	d
GET_H_SYS_GPR256	sim/or1k/cpu.h	1671;"	d
GET_H_SYS_GPR257	sim/or1k/cpu.h	1676;"	d
GET_H_SYS_GPR258	sim/or1k/cpu.h	1681;"	d
GET_H_SYS_GPR259	sim/or1k/cpu.h	1686;"	d
GET_H_SYS_GPR26	sim/or1k/cpu.h	521;"	d
GET_H_SYS_GPR260	sim/or1k/cpu.h	1691;"	d
GET_H_SYS_GPR261	sim/or1k/cpu.h	1696;"	d
GET_H_SYS_GPR262	sim/or1k/cpu.h	1701;"	d
GET_H_SYS_GPR263	sim/or1k/cpu.h	1706;"	d
GET_H_SYS_GPR264	sim/or1k/cpu.h	1711;"	d
GET_H_SYS_GPR265	sim/or1k/cpu.h	1716;"	d
GET_H_SYS_GPR266	sim/or1k/cpu.h	1721;"	d
GET_H_SYS_GPR267	sim/or1k/cpu.h	1726;"	d
GET_H_SYS_GPR268	sim/or1k/cpu.h	1731;"	d
GET_H_SYS_GPR269	sim/or1k/cpu.h	1736;"	d
GET_H_SYS_GPR27	sim/or1k/cpu.h	526;"	d
GET_H_SYS_GPR270	sim/or1k/cpu.h	1741;"	d
GET_H_SYS_GPR271	sim/or1k/cpu.h	1746;"	d
GET_H_SYS_GPR272	sim/or1k/cpu.h	1751;"	d
GET_H_SYS_GPR273	sim/or1k/cpu.h	1756;"	d
GET_H_SYS_GPR274	sim/or1k/cpu.h	1761;"	d
GET_H_SYS_GPR275	sim/or1k/cpu.h	1766;"	d
GET_H_SYS_GPR276	sim/or1k/cpu.h	1771;"	d
GET_H_SYS_GPR277	sim/or1k/cpu.h	1776;"	d
GET_H_SYS_GPR278	sim/or1k/cpu.h	1781;"	d
GET_H_SYS_GPR279	sim/or1k/cpu.h	1786;"	d
GET_H_SYS_GPR28	sim/or1k/cpu.h	531;"	d
GET_H_SYS_GPR280	sim/or1k/cpu.h	1791;"	d
GET_H_SYS_GPR281	sim/or1k/cpu.h	1796;"	d
GET_H_SYS_GPR282	sim/or1k/cpu.h	1801;"	d
GET_H_SYS_GPR283	sim/or1k/cpu.h	1806;"	d
GET_H_SYS_GPR284	sim/or1k/cpu.h	1811;"	d
GET_H_SYS_GPR285	sim/or1k/cpu.h	1816;"	d
GET_H_SYS_GPR286	sim/or1k/cpu.h	1821;"	d
GET_H_SYS_GPR287	sim/or1k/cpu.h	1826;"	d
GET_H_SYS_GPR288	sim/or1k/cpu.h	1831;"	d
GET_H_SYS_GPR289	sim/or1k/cpu.h	1836;"	d
GET_H_SYS_GPR29	sim/or1k/cpu.h	536;"	d
GET_H_SYS_GPR290	sim/or1k/cpu.h	1841;"	d
GET_H_SYS_GPR291	sim/or1k/cpu.h	1846;"	d
GET_H_SYS_GPR292	sim/or1k/cpu.h	1851;"	d
GET_H_SYS_GPR293	sim/or1k/cpu.h	1856;"	d
GET_H_SYS_GPR294	sim/or1k/cpu.h	1861;"	d
GET_H_SYS_GPR295	sim/or1k/cpu.h	1866;"	d
GET_H_SYS_GPR296	sim/or1k/cpu.h	1871;"	d
GET_H_SYS_GPR297	sim/or1k/cpu.h	1876;"	d
GET_H_SYS_GPR298	sim/or1k/cpu.h	1881;"	d
GET_H_SYS_GPR299	sim/or1k/cpu.h	1886;"	d
GET_H_SYS_GPR3	sim/or1k/cpu.h	406;"	d
GET_H_SYS_GPR30	sim/or1k/cpu.h	541;"	d
GET_H_SYS_GPR300	sim/or1k/cpu.h	1891;"	d
GET_H_SYS_GPR301	sim/or1k/cpu.h	1896;"	d
GET_H_SYS_GPR302	sim/or1k/cpu.h	1901;"	d
GET_H_SYS_GPR303	sim/or1k/cpu.h	1906;"	d
GET_H_SYS_GPR304	sim/or1k/cpu.h	1911;"	d
GET_H_SYS_GPR305	sim/or1k/cpu.h	1916;"	d
GET_H_SYS_GPR306	sim/or1k/cpu.h	1921;"	d
GET_H_SYS_GPR307	sim/or1k/cpu.h	1926;"	d
GET_H_SYS_GPR308	sim/or1k/cpu.h	1931;"	d
GET_H_SYS_GPR309	sim/or1k/cpu.h	1936;"	d
GET_H_SYS_GPR31	sim/or1k/cpu.h	546;"	d
GET_H_SYS_GPR310	sim/or1k/cpu.h	1941;"	d
GET_H_SYS_GPR311	sim/or1k/cpu.h	1946;"	d
GET_H_SYS_GPR312	sim/or1k/cpu.h	1951;"	d
GET_H_SYS_GPR313	sim/or1k/cpu.h	1956;"	d
GET_H_SYS_GPR314	sim/or1k/cpu.h	1961;"	d
GET_H_SYS_GPR315	sim/or1k/cpu.h	1966;"	d
GET_H_SYS_GPR316	sim/or1k/cpu.h	1971;"	d
GET_H_SYS_GPR317	sim/or1k/cpu.h	1976;"	d
GET_H_SYS_GPR318	sim/or1k/cpu.h	1981;"	d
GET_H_SYS_GPR319	sim/or1k/cpu.h	1986;"	d
GET_H_SYS_GPR32	sim/or1k/cpu.h	551;"	d
GET_H_SYS_GPR320	sim/or1k/cpu.h	1991;"	d
GET_H_SYS_GPR321	sim/or1k/cpu.h	1996;"	d
GET_H_SYS_GPR322	sim/or1k/cpu.h	2001;"	d
GET_H_SYS_GPR323	sim/or1k/cpu.h	2006;"	d
GET_H_SYS_GPR324	sim/or1k/cpu.h	2011;"	d
GET_H_SYS_GPR325	sim/or1k/cpu.h	2016;"	d
GET_H_SYS_GPR326	sim/or1k/cpu.h	2021;"	d
GET_H_SYS_GPR327	sim/or1k/cpu.h	2026;"	d
GET_H_SYS_GPR328	sim/or1k/cpu.h	2031;"	d
GET_H_SYS_GPR329	sim/or1k/cpu.h	2036;"	d
GET_H_SYS_GPR33	sim/or1k/cpu.h	556;"	d
GET_H_SYS_GPR330	sim/or1k/cpu.h	2041;"	d
GET_H_SYS_GPR331	sim/or1k/cpu.h	2046;"	d
GET_H_SYS_GPR332	sim/or1k/cpu.h	2051;"	d
GET_H_SYS_GPR333	sim/or1k/cpu.h	2056;"	d
GET_H_SYS_GPR334	sim/or1k/cpu.h	2061;"	d
GET_H_SYS_GPR335	sim/or1k/cpu.h	2066;"	d
GET_H_SYS_GPR336	sim/or1k/cpu.h	2071;"	d
GET_H_SYS_GPR337	sim/or1k/cpu.h	2076;"	d
GET_H_SYS_GPR338	sim/or1k/cpu.h	2081;"	d
GET_H_SYS_GPR339	sim/or1k/cpu.h	2086;"	d
GET_H_SYS_GPR34	sim/or1k/cpu.h	561;"	d
GET_H_SYS_GPR340	sim/or1k/cpu.h	2091;"	d
GET_H_SYS_GPR341	sim/or1k/cpu.h	2096;"	d
GET_H_SYS_GPR342	sim/or1k/cpu.h	2101;"	d
GET_H_SYS_GPR343	sim/or1k/cpu.h	2106;"	d
GET_H_SYS_GPR344	sim/or1k/cpu.h	2111;"	d
GET_H_SYS_GPR345	sim/or1k/cpu.h	2116;"	d
GET_H_SYS_GPR346	sim/or1k/cpu.h	2121;"	d
GET_H_SYS_GPR347	sim/or1k/cpu.h	2126;"	d
GET_H_SYS_GPR348	sim/or1k/cpu.h	2131;"	d
GET_H_SYS_GPR349	sim/or1k/cpu.h	2136;"	d
GET_H_SYS_GPR35	sim/or1k/cpu.h	566;"	d
GET_H_SYS_GPR350	sim/or1k/cpu.h	2141;"	d
GET_H_SYS_GPR351	sim/or1k/cpu.h	2146;"	d
GET_H_SYS_GPR352	sim/or1k/cpu.h	2151;"	d
GET_H_SYS_GPR353	sim/or1k/cpu.h	2156;"	d
GET_H_SYS_GPR354	sim/or1k/cpu.h	2161;"	d
GET_H_SYS_GPR355	sim/or1k/cpu.h	2166;"	d
GET_H_SYS_GPR356	sim/or1k/cpu.h	2171;"	d
GET_H_SYS_GPR357	sim/or1k/cpu.h	2176;"	d
GET_H_SYS_GPR358	sim/or1k/cpu.h	2181;"	d
GET_H_SYS_GPR359	sim/or1k/cpu.h	2186;"	d
GET_H_SYS_GPR36	sim/or1k/cpu.h	571;"	d
GET_H_SYS_GPR360	sim/or1k/cpu.h	2191;"	d
GET_H_SYS_GPR361	sim/or1k/cpu.h	2196;"	d
GET_H_SYS_GPR362	sim/or1k/cpu.h	2201;"	d
GET_H_SYS_GPR363	sim/or1k/cpu.h	2206;"	d
GET_H_SYS_GPR364	sim/or1k/cpu.h	2211;"	d
GET_H_SYS_GPR365	sim/or1k/cpu.h	2216;"	d
GET_H_SYS_GPR366	sim/or1k/cpu.h	2221;"	d
GET_H_SYS_GPR367	sim/or1k/cpu.h	2226;"	d
GET_H_SYS_GPR368	sim/or1k/cpu.h	2231;"	d
GET_H_SYS_GPR369	sim/or1k/cpu.h	2236;"	d
GET_H_SYS_GPR37	sim/or1k/cpu.h	576;"	d
GET_H_SYS_GPR370	sim/or1k/cpu.h	2241;"	d
GET_H_SYS_GPR371	sim/or1k/cpu.h	2246;"	d
GET_H_SYS_GPR372	sim/or1k/cpu.h	2251;"	d
GET_H_SYS_GPR373	sim/or1k/cpu.h	2256;"	d
GET_H_SYS_GPR374	sim/or1k/cpu.h	2261;"	d
GET_H_SYS_GPR375	sim/or1k/cpu.h	2266;"	d
GET_H_SYS_GPR376	sim/or1k/cpu.h	2271;"	d
GET_H_SYS_GPR377	sim/or1k/cpu.h	2276;"	d
GET_H_SYS_GPR378	sim/or1k/cpu.h	2281;"	d
GET_H_SYS_GPR379	sim/or1k/cpu.h	2286;"	d
GET_H_SYS_GPR38	sim/or1k/cpu.h	581;"	d
GET_H_SYS_GPR380	sim/or1k/cpu.h	2291;"	d
GET_H_SYS_GPR381	sim/or1k/cpu.h	2296;"	d
GET_H_SYS_GPR382	sim/or1k/cpu.h	2301;"	d
GET_H_SYS_GPR383	sim/or1k/cpu.h	2306;"	d
GET_H_SYS_GPR384	sim/or1k/cpu.h	2311;"	d
GET_H_SYS_GPR385	sim/or1k/cpu.h	2316;"	d
GET_H_SYS_GPR386	sim/or1k/cpu.h	2321;"	d
GET_H_SYS_GPR387	sim/or1k/cpu.h	2326;"	d
GET_H_SYS_GPR388	sim/or1k/cpu.h	2331;"	d
GET_H_SYS_GPR389	sim/or1k/cpu.h	2336;"	d
GET_H_SYS_GPR39	sim/or1k/cpu.h	586;"	d
GET_H_SYS_GPR390	sim/or1k/cpu.h	2341;"	d
GET_H_SYS_GPR391	sim/or1k/cpu.h	2346;"	d
GET_H_SYS_GPR392	sim/or1k/cpu.h	2351;"	d
GET_H_SYS_GPR393	sim/or1k/cpu.h	2356;"	d
GET_H_SYS_GPR394	sim/or1k/cpu.h	2361;"	d
GET_H_SYS_GPR395	sim/or1k/cpu.h	2366;"	d
GET_H_SYS_GPR396	sim/or1k/cpu.h	2371;"	d
GET_H_SYS_GPR397	sim/or1k/cpu.h	2376;"	d
GET_H_SYS_GPR398	sim/or1k/cpu.h	2381;"	d
GET_H_SYS_GPR399	sim/or1k/cpu.h	2386;"	d
GET_H_SYS_GPR4	sim/or1k/cpu.h	411;"	d
GET_H_SYS_GPR40	sim/or1k/cpu.h	591;"	d
GET_H_SYS_GPR400	sim/or1k/cpu.h	2391;"	d
GET_H_SYS_GPR401	sim/or1k/cpu.h	2396;"	d
GET_H_SYS_GPR402	sim/or1k/cpu.h	2401;"	d
GET_H_SYS_GPR403	sim/or1k/cpu.h	2406;"	d
GET_H_SYS_GPR404	sim/or1k/cpu.h	2411;"	d
GET_H_SYS_GPR405	sim/or1k/cpu.h	2416;"	d
GET_H_SYS_GPR406	sim/or1k/cpu.h	2421;"	d
GET_H_SYS_GPR407	sim/or1k/cpu.h	2426;"	d
GET_H_SYS_GPR408	sim/or1k/cpu.h	2431;"	d
GET_H_SYS_GPR409	sim/or1k/cpu.h	2436;"	d
GET_H_SYS_GPR41	sim/or1k/cpu.h	596;"	d
GET_H_SYS_GPR410	sim/or1k/cpu.h	2441;"	d
GET_H_SYS_GPR411	sim/or1k/cpu.h	2446;"	d
GET_H_SYS_GPR412	sim/or1k/cpu.h	2451;"	d
GET_H_SYS_GPR413	sim/or1k/cpu.h	2456;"	d
GET_H_SYS_GPR414	sim/or1k/cpu.h	2461;"	d
GET_H_SYS_GPR415	sim/or1k/cpu.h	2466;"	d
GET_H_SYS_GPR416	sim/or1k/cpu.h	2471;"	d
GET_H_SYS_GPR417	sim/or1k/cpu.h	2476;"	d
GET_H_SYS_GPR418	sim/or1k/cpu.h	2481;"	d
GET_H_SYS_GPR419	sim/or1k/cpu.h	2486;"	d
GET_H_SYS_GPR42	sim/or1k/cpu.h	601;"	d
GET_H_SYS_GPR420	sim/or1k/cpu.h	2491;"	d
GET_H_SYS_GPR421	sim/or1k/cpu.h	2496;"	d
GET_H_SYS_GPR422	sim/or1k/cpu.h	2501;"	d
GET_H_SYS_GPR423	sim/or1k/cpu.h	2506;"	d
GET_H_SYS_GPR424	sim/or1k/cpu.h	2511;"	d
GET_H_SYS_GPR425	sim/or1k/cpu.h	2516;"	d
GET_H_SYS_GPR426	sim/or1k/cpu.h	2521;"	d
GET_H_SYS_GPR427	sim/or1k/cpu.h	2526;"	d
GET_H_SYS_GPR428	sim/or1k/cpu.h	2531;"	d
GET_H_SYS_GPR429	sim/or1k/cpu.h	2536;"	d
GET_H_SYS_GPR43	sim/or1k/cpu.h	606;"	d
GET_H_SYS_GPR430	sim/or1k/cpu.h	2541;"	d
GET_H_SYS_GPR431	sim/or1k/cpu.h	2546;"	d
GET_H_SYS_GPR432	sim/or1k/cpu.h	2551;"	d
GET_H_SYS_GPR433	sim/or1k/cpu.h	2556;"	d
GET_H_SYS_GPR434	sim/or1k/cpu.h	2561;"	d
GET_H_SYS_GPR435	sim/or1k/cpu.h	2566;"	d
GET_H_SYS_GPR436	sim/or1k/cpu.h	2571;"	d
GET_H_SYS_GPR437	sim/or1k/cpu.h	2576;"	d
GET_H_SYS_GPR438	sim/or1k/cpu.h	2581;"	d
GET_H_SYS_GPR439	sim/or1k/cpu.h	2586;"	d
GET_H_SYS_GPR44	sim/or1k/cpu.h	611;"	d
GET_H_SYS_GPR440	sim/or1k/cpu.h	2591;"	d
GET_H_SYS_GPR441	sim/or1k/cpu.h	2596;"	d
GET_H_SYS_GPR442	sim/or1k/cpu.h	2601;"	d
GET_H_SYS_GPR443	sim/or1k/cpu.h	2606;"	d
GET_H_SYS_GPR444	sim/or1k/cpu.h	2611;"	d
GET_H_SYS_GPR445	sim/or1k/cpu.h	2616;"	d
GET_H_SYS_GPR446	sim/or1k/cpu.h	2621;"	d
GET_H_SYS_GPR447	sim/or1k/cpu.h	2626;"	d
GET_H_SYS_GPR448	sim/or1k/cpu.h	2631;"	d
GET_H_SYS_GPR449	sim/or1k/cpu.h	2636;"	d
GET_H_SYS_GPR45	sim/or1k/cpu.h	616;"	d
GET_H_SYS_GPR450	sim/or1k/cpu.h	2641;"	d
GET_H_SYS_GPR451	sim/or1k/cpu.h	2646;"	d
GET_H_SYS_GPR452	sim/or1k/cpu.h	2651;"	d
GET_H_SYS_GPR453	sim/or1k/cpu.h	2656;"	d
GET_H_SYS_GPR454	sim/or1k/cpu.h	2661;"	d
GET_H_SYS_GPR455	sim/or1k/cpu.h	2666;"	d
GET_H_SYS_GPR456	sim/or1k/cpu.h	2671;"	d
GET_H_SYS_GPR457	sim/or1k/cpu.h	2676;"	d
GET_H_SYS_GPR458	sim/or1k/cpu.h	2681;"	d
GET_H_SYS_GPR459	sim/or1k/cpu.h	2686;"	d
GET_H_SYS_GPR46	sim/or1k/cpu.h	621;"	d
GET_H_SYS_GPR460	sim/or1k/cpu.h	2691;"	d
GET_H_SYS_GPR461	sim/or1k/cpu.h	2696;"	d
GET_H_SYS_GPR462	sim/or1k/cpu.h	2701;"	d
GET_H_SYS_GPR463	sim/or1k/cpu.h	2706;"	d
GET_H_SYS_GPR464	sim/or1k/cpu.h	2711;"	d
GET_H_SYS_GPR465	sim/or1k/cpu.h	2716;"	d
GET_H_SYS_GPR466	sim/or1k/cpu.h	2721;"	d
GET_H_SYS_GPR467	sim/or1k/cpu.h	2726;"	d
GET_H_SYS_GPR468	sim/or1k/cpu.h	2731;"	d
GET_H_SYS_GPR469	sim/or1k/cpu.h	2736;"	d
GET_H_SYS_GPR47	sim/or1k/cpu.h	626;"	d
GET_H_SYS_GPR470	sim/or1k/cpu.h	2741;"	d
GET_H_SYS_GPR471	sim/or1k/cpu.h	2746;"	d
GET_H_SYS_GPR472	sim/or1k/cpu.h	2751;"	d
GET_H_SYS_GPR473	sim/or1k/cpu.h	2756;"	d
GET_H_SYS_GPR474	sim/or1k/cpu.h	2761;"	d
GET_H_SYS_GPR475	sim/or1k/cpu.h	2766;"	d
GET_H_SYS_GPR476	sim/or1k/cpu.h	2771;"	d
GET_H_SYS_GPR477	sim/or1k/cpu.h	2776;"	d
GET_H_SYS_GPR478	sim/or1k/cpu.h	2781;"	d
GET_H_SYS_GPR479	sim/or1k/cpu.h	2786;"	d
GET_H_SYS_GPR48	sim/or1k/cpu.h	631;"	d
GET_H_SYS_GPR480	sim/or1k/cpu.h	2791;"	d
GET_H_SYS_GPR481	sim/or1k/cpu.h	2796;"	d
GET_H_SYS_GPR482	sim/or1k/cpu.h	2801;"	d
GET_H_SYS_GPR483	sim/or1k/cpu.h	2806;"	d
GET_H_SYS_GPR484	sim/or1k/cpu.h	2811;"	d
GET_H_SYS_GPR485	sim/or1k/cpu.h	2816;"	d
GET_H_SYS_GPR486	sim/or1k/cpu.h	2821;"	d
GET_H_SYS_GPR487	sim/or1k/cpu.h	2826;"	d
GET_H_SYS_GPR488	sim/or1k/cpu.h	2831;"	d
GET_H_SYS_GPR489	sim/or1k/cpu.h	2836;"	d
GET_H_SYS_GPR49	sim/or1k/cpu.h	636;"	d
GET_H_SYS_GPR490	sim/or1k/cpu.h	2841;"	d
GET_H_SYS_GPR491	sim/or1k/cpu.h	2846;"	d
GET_H_SYS_GPR492	sim/or1k/cpu.h	2851;"	d
GET_H_SYS_GPR493	sim/or1k/cpu.h	2856;"	d
GET_H_SYS_GPR494	sim/or1k/cpu.h	2861;"	d
GET_H_SYS_GPR495	sim/or1k/cpu.h	2866;"	d
GET_H_SYS_GPR496	sim/or1k/cpu.h	2871;"	d
GET_H_SYS_GPR497	sim/or1k/cpu.h	2876;"	d
GET_H_SYS_GPR498	sim/or1k/cpu.h	2881;"	d
GET_H_SYS_GPR499	sim/or1k/cpu.h	2886;"	d
GET_H_SYS_GPR5	sim/or1k/cpu.h	416;"	d
GET_H_SYS_GPR50	sim/or1k/cpu.h	641;"	d
GET_H_SYS_GPR500	sim/or1k/cpu.h	2891;"	d
GET_H_SYS_GPR501	sim/or1k/cpu.h	2896;"	d
GET_H_SYS_GPR502	sim/or1k/cpu.h	2901;"	d
GET_H_SYS_GPR503	sim/or1k/cpu.h	2906;"	d
GET_H_SYS_GPR504	sim/or1k/cpu.h	2911;"	d
GET_H_SYS_GPR505	sim/or1k/cpu.h	2916;"	d
GET_H_SYS_GPR506	sim/or1k/cpu.h	2921;"	d
GET_H_SYS_GPR507	sim/or1k/cpu.h	2926;"	d
GET_H_SYS_GPR508	sim/or1k/cpu.h	2931;"	d
GET_H_SYS_GPR509	sim/or1k/cpu.h	2936;"	d
GET_H_SYS_GPR51	sim/or1k/cpu.h	646;"	d
GET_H_SYS_GPR510	sim/or1k/cpu.h	2941;"	d
GET_H_SYS_GPR511	sim/or1k/cpu.h	2946;"	d
GET_H_SYS_GPR52	sim/or1k/cpu.h	651;"	d
GET_H_SYS_GPR53	sim/or1k/cpu.h	656;"	d
GET_H_SYS_GPR54	sim/or1k/cpu.h	661;"	d
GET_H_SYS_GPR55	sim/or1k/cpu.h	666;"	d
GET_H_SYS_GPR56	sim/or1k/cpu.h	671;"	d
GET_H_SYS_GPR57	sim/or1k/cpu.h	676;"	d
GET_H_SYS_GPR58	sim/or1k/cpu.h	681;"	d
GET_H_SYS_GPR59	sim/or1k/cpu.h	686;"	d
GET_H_SYS_GPR6	sim/or1k/cpu.h	421;"	d
GET_H_SYS_GPR60	sim/or1k/cpu.h	691;"	d
GET_H_SYS_GPR61	sim/or1k/cpu.h	696;"	d
GET_H_SYS_GPR62	sim/or1k/cpu.h	701;"	d
GET_H_SYS_GPR63	sim/or1k/cpu.h	706;"	d
GET_H_SYS_GPR64	sim/or1k/cpu.h	711;"	d
GET_H_SYS_GPR65	sim/or1k/cpu.h	716;"	d
GET_H_SYS_GPR66	sim/or1k/cpu.h	721;"	d
GET_H_SYS_GPR67	sim/or1k/cpu.h	726;"	d
GET_H_SYS_GPR68	sim/or1k/cpu.h	731;"	d
GET_H_SYS_GPR69	sim/or1k/cpu.h	736;"	d
GET_H_SYS_GPR7	sim/or1k/cpu.h	426;"	d
GET_H_SYS_GPR70	sim/or1k/cpu.h	741;"	d
GET_H_SYS_GPR71	sim/or1k/cpu.h	746;"	d
GET_H_SYS_GPR72	sim/or1k/cpu.h	751;"	d
GET_H_SYS_GPR73	sim/or1k/cpu.h	756;"	d
GET_H_SYS_GPR74	sim/or1k/cpu.h	761;"	d
GET_H_SYS_GPR75	sim/or1k/cpu.h	766;"	d
GET_H_SYS_GPR76	sim/or1k/cpu.h	771;"	d
GET_H_SYS_GPR77	sim/or1k/cpu.h	776;"	d
GET_H_SYS_GPR78	sim/or1k/cpu.h	781;"	d
GET_H_SYS_GPR79	sim/or1k/cpu.h	786;"	d
GET_H_SYS_GPR8	sim/or1k/cpu.h	431;"	d
GET_H_SYS_GPR80	sim/or1k/cpu.h	791;"	d
GET_H_SYS_GPR81	sim/or1k/cpu.h	796;"	d
GET_H_SYS_GPR82	sim/or1k/cpu.h	801;"	d
GET_H_SYS_GPR83	sim/or1k/cpu.h	806;"	d
GET_H_SYS_GPR84	sim/or1k/cpu.h	811;"	d
GET_H_SYS_GPR85	sim/or1k/cpu.h	816;"	d
GET_H_SYS_GPR86	sim/or1k/cpu.h	821;"	d
GET_H_SYS_GPR87	sim/or1k/cpu.h	826;"	d
GET_H_SYS_GPR88	sim/or1k/cpu.h	831;"	d
GET_H_SYS_GPR89	sim/or1k/cpu.h	836;"	d
GET_H_SYS_GPR9	sim/or1k/cpu.h	436;"	d
GET_H_SYS_GPR90	sim/or1k/cpu.h	841;"	d
GET_H_SYS_GPR91	sim/or1k/cpu.h	846;"	d
GET_H_SYS_GPR92	sim/or1k/cpu.h	851;"	d
GET_H_SYS_GPR93	sim/or1k/cpu.h	856;"	d
GET_H_SYS_GPR94	sim/or1k/cpu.h	861;"	d
GET_H_SYS_GPR95	sim/or1k/cpu.h	866;"	d
GET_H_SYS_GPR96	sim/or1k/cpu.h	871;"	d
GET_H_SYS_GPR97	sim/or1k/cpu.h	876;"	d
GET_H_SYS_GPR98	sim/or1k/cpu.h	881;"	d
GET_H_SYS_GPR99	sim/or1k/cpu.h	886;"	d
GET_H_SYS_ICCFGR	sim/or1k/cpu.h	116;"	d
GET_H_SYS_IMMUCFGR	sim/or1k/cpu.h	106;"	d
GET_H_SYS_NPC	sim/or1k/cpu.h	131;"	d
GET_H_SYS_PCCFGR	sim/or1k/cpu.h	126;"	d
GET_H_SYS_PPC	sim/or1k/cpu.h	141;"	d
GET_H_SYS_SR	sim/or1k/cpu.h	136;"	d
GET_H_SYS_SR_CE	sim/or1k/cpu.h	3121;"	d
GET_H_SYS_SR_CID	sim/or1k/cpu.h	3166;"	d
GET_H_SYS_SR_CY	sim/or1k/cpu.h	3131;"	d
GET_H_SYS_SR_DCE	sim/or1k/cpu.h	3096;"	d
GET_H_SYS_SR_DME	sim/or1k/cpu.h	3106;"	d
GET_H_SYS_SR_DSX	sim/or1k/cpu.h	3146;"	d
GET_H_SYS_SR_EPH	sim/or1k/cpu.h	3151;"	d
GET_H_SYS_SR_F	sim/or1k/cpu.h	3126;"	d
GET_H_SYS_SR_FO	sim/or1k/cpu.h	3156;"	d
GET_H_SYS_SR_ICE	sim/or1k/cpu.h	3101;"	d
GET_H_SYS_SR_IEE	sim/or1k/cpu.h	3091;"	d
GET_H_SYS_SR_IME	sim/or1k/cpu.h	3111;"	d
GET_H_SYS_SR_LEE	sim/or1k/cpu.h	3116;"	d
GET_H_SYS_SR_OV	sim/or1k/cpu.h	3136;"	d
GET_H_SYS_SR_OVE	sim/or1k/cpu.h	3141;"	d
GET_H_SYS_SR_SM	sim/or1k/cpu.h	3081;"	d
GET_H_SYS_SR_SUMRA	sim/or1k/cpu.h	3161;"	d
GET_H_SYS_SR_TEE	sim/or1k/cpu.h	3086;"	d
GET_H_SYS_UPR	sim/or1k/cpu.h	91;"	d
GET_H_SYS_UPR_CUP	sim/or1k/cpu.h	3036;"	d
GET_H_SYS_UPR_DCP	sim/or1k/cpu.h	2986;"	d
GET_H_SYS_UPR_DMP	sim/or1k/cpu.h	2996;"	d
GET_H_SYS_UPR_DUP	sim/or1k/cpu.h	3011;"	d
GET_H_SYS_UPR_ICP	sim/or1k/cpu.h	2991;"	d
GET_H_SYS_UPR_IMP	sim/or1k/cpu.h	3006;"	d
GET_H_SYS_UPR_MP	sim/or1k/cpu.h	3001;"	d
GET_H_SYS_UPR_PCUP	sim/or1k/cpu.h	3016;"	d
GET_H_SYS_UPR_PICP	sim/or1k/cpu.h	3021;"	d
GET_H_SYS_UPR_PMP	sim/or1k/cpu.h	3026;"	d
GET_H_SYS_UPR_TTP	sim/or1k/cpu.h	3031;"	d
GET_H_SYS_UPR_UP	sim/or1k/cpu.h	2981;"	d
GET_H_SYS_VR	sim/or1k/cpu.h	86;"	d
GET_H_SYS_VR_CFG	sim/or1k/cpu.h	2971;"	d
GET_H_SYS_VR_REV	sim/or1k/cpu.h	2966;"	d
GET_H_SYS_VR_VER	sim/or1k/cpu.h	2976;"	d
GET_H_SZBIT	sim/sh64/cpu.h	141;"	d
GET_H_TBIT	sim/sh64/cpu.h	244;"	d
GET_H_TBR_TBA	sim/frv/cpu.h	109;"	d
GET_H_TBR_TT	sim/frv/cpu.h	113;"	d
GET_H_TICK_TTMR	sim/or1k/cpu.h	2961;"	d
GET_H_TR	sim/sh64/cpu.h	116;"	d
GET_H_UBIT	sim/cris/cpuv10.h	202;"	d
GET_H_UBIT	sim/cris/cpuv32.h	304;"	d
GET_H_UBIT_PRE_V32	sim/cris/cpuv10.h	111;"	d
GET_H_UBIT_V32	sim/cris/cpuv32.h	153;"	d
GET_H_V32_NON_V32	sim/cris/cpuv10.h	127;"	d
GET_H_V32_V32	sim/cris/cpuv32.h	234;"	d
GET_H_VBIT	sim/cris/cpuv10.h	87;"	d
GET_H_VBIT	sim/cris/cpuv32.h	121;"	d
GET_H_VBIT_MOVE	sim/cris/cpuv10.h	167;"	d
GET_H_VBIT_MOVE	sim/cris/cpuv32.h	269;"	d
GET_H_VBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	172;"	d
GET_H_VBIT_MOVE_V32	sim/cris/cpuv32.h	274;"	d
GET_H_VBR	sim/sh64/cpu.h	224;"	d
GET_H_XBIT	sim/cris/cpuv10.h	99;"	d
GET_H_XBIT	sim/cris/cpuv32.h	133;"	d
GET_H_XD	sim/sh64/cpu.h	209;"	d
GET_H_XF	sim/sh64/cpu.h	204;"	d
GET_H_ZBIT	sim/cris/cpuv10.h	91;"	d
GET_H_ZBIT	sim/cris/cpuv32.h	125;"	d
GET_H_ZBIT_MOVE	sim/cris/cpuv10.h	177;"	d
GET_H_ZBIT_MOVE	sim/cris/cpuv32.h	279;"	d
GET_H_ZBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	182;"	d
GET_H_ZBIT_MOVE_V32	sim/cris/cpuv32.h	284;"	d
GET_IHSR8	sim/frv/frv-sim.h	151;"	d
GET_IHSR8_DCWE	sim/frv/frv-sim.h	155;"	d
GET_IHSR8_ICDM	sim/frv/frv-sim.h	153;"	d
GET_IHSR8_ICWE	sim/frv/frv-sim.h	154;"	d
GET_IHSR8_NBC	sim/frv/frv-sim.h	152;"	d
GET_INSN_FIELD	include/opcode/pru.h	144;"	d
GET_ISR	sim/frv/frv-sim.h	420;"	d
GET_ISR_DTT	sim/frv/frv-sim.h	425;"	d
GET_ISR_EDE	sim/frv/frv-sim.h	423;"	d
GET_ISR_EMAM	sim/frv/frv-sim.h	432;"	d
GET_ITMR_TIIE	sim/mips/dv-tx3904tmr.c	169;"	d	file:
GET_ITMR_TZCE	sim/mips/dv-tx3904tmr.c	171;"	d	file:
GET_IW_CUSTOM_A	include/opcode/nios2r1.h	100;"	d
GET_IW_CUSTOM_B	include/opcode/nios2r1.h	107;"	d
GET_IW_CUSTOM_C	include/opcode/nios2r1.h	114;"	d
GET_IW_CUSTOM_N	include/opcode/nios2r1.h	142;"	d
GET_IW_CUSTOM_READA	include/opcode/nios2r1.h	121;"	d
GET_IW_CUSTOM_READB	include/opcode/nios2r1.h	128;"	d
GET_IW_CUSTOM_READC	include/opcode/nios2r1.h	135;"	d
GET_IW_F1I5_B	include/opcode/nios2r2.h	543;"	d
GET_IW_F1I5_IMM5	include/opcode/nios2r2.h	536;"	d
GET_IW_F1X1_A	include/opcode/nios2r2.h	508;"	d
GET_IW_F1X1_RSV	include/opcode/nios2r2.h	515;"	d
GET_IW_F1X4I12_A	include/opcode/nios2r2.h	95;"	d
GET_IW_F1X4I12_IMM12	include/opcode/nios2r2.h	109;"	d
GET_IW_F1X4I12_X	include/opcode/nios2r2.h	102;"	d
GET_IW_F1X4L17_A	include/opcode/nios2r2.h	116;"	d
GET_IW_F1X4L17_ID	include/opcode/nios2r2.h	123;"	d
GET_IW_F1X4L17_PC	include/opcode/nios2r2.h	144;"	d
GET_IW_F1X4L17_REGMASK	include/opcode/nios2r2.h	158;"	d
GET_IW_F1X4L17_RS	include/opcode/nios2r2.h	137;"	d
GET_IW_F1X4L17_RSV	include/opcode/nios2r2.h	151;"	d
GET_IW_F1X4L17_WB	include/opcode/nios2r2.h	130;"	d
GET_IW_F2I16_A	include/opcode/nios2r2.h	45;"	d
GET_IW_F2I16_B	include/opcode/nios2r2.h	52;"	d
GET_IW_F2I16_IMM16	include/opcode/nios2r2.h	59;"	d
GET_IW_F2X4I12_A	include/opcode/nios2r2.h	74;"	d
GET_IW_F2X4I12_B	include/opcode/nios2r2.h	81;"	d
GET_IW_F2X4I12_IMM12	include/opcode/nios2r2.h	88;"	d
GET_IW_F2X6L10_A	include/opcode/nios2r2.h	202;"	d
GET_IW_F2X6L10_B	include/opcode/nios2r2.h	209;"	d
GET_IW_F2X6L10_LSB	include/opcode/nios2r2.h	216;"	d
GET_IW_F2X6L10_MSB	include/opcode/nios2r2.h	223;"	d
GET_IW_F2_A	include/opcode/nios2r2.h	550;"	d
GET_IW_F2_B	include/opcode/nios2r2.h	557;"	d
GET_IW_F3X6L5_A	include/opcode/nios2r2.h	174;"	d
GET_IW_F3X6L5_B	include/opcode/nios2r2.h	181;"	d
GET_IW_F3X6L5_C	include/opcode/nios2r2.h	188;"	d
GET_IW_F3X6L5_IMM5	include/opcode/nios2r2.h	195;"	d
GET_IW_F3X8_A	include/opcode/nios2r2.h	230;"	d
GET_IW_F3X8_B	include/opcode/nios2r2.h	237;"	d
GET_IW_F3X8_C	include/opcode/nios2r2.h	244;"	d
GET_IW_F3X8_N	include/opcode/nios2r2.h	272;"	d
GET_IW_F3X8_READA	include/opcode/nios2r2.h	251;"	d
GET_IW_F3X8_READB	include/opcode/nios2r2.h	258;"	d
GET_IW_F3X8_READC	include/opcode/nios2r2.h	265;"	d
GET_IW_I10_IMM10	include/opcode/nios2r2.h	281;"	d
GET_IW_I12_X	include/opcode/nios2r2.h	67;"	d
GET_IW_I_A	include/opcode/nios2r1.h	37;"	d
GET_IW_I_B	include/opcode/nios2r1.h	44;"	d
GET_IW_I_IMM16	include/opcode/nios2r1.h	51;"	d
GET_IW_J_IMM26	include/opcode/nios2r1.h	93;"	d
GET_IW_L26_IMM26	include/opcode/nios2r2.h	38;"	d
GET_IW_L5I4X1_CS	include/opcode/nios2r2.h	386;"	d
GET_IW_L5I4X1_FP	include/opcode/nios2r2.h	379;"	d
GET_IW_L5I4X1_IMM4	include/opcode/nios2r2.h	365;"	d
GET_IW_L5I4X1_REGRANGE	include/opcode/nios2r2.h	372;"	d
GET_IW_L5I4X1_X	include/opcode/nios2r2.h	393;"	d
GET_IW_OPX_X	include/opcode/nios2r2.h	166;"	d
GET_IW_R1_OP	include/opcode/nios2r1.h	30;"	d
GET_IW_R2_OP	include/opcode/nios2r2.h	31;"	d
GET_IW_R_A	include/opcode/nios2r1.h	58;"	d
GET_IW_R_B	include/opcode/nios2r1.h	65;"	d
GET_IW_R_C	include/opcode/nios2r1.h	72;"	d
GET_IW_R_IMM5	include/opcode/nios2r1.h	86;"	d
GET_IW_R_N_X	include/opcode/nios2r2.h	487;"	d
GET_IW_R_OPX	include/opcode/nios2r1.h	79;"	d
GET_IW_T1I7_A3	include/opcode/nios2r2.h	288;"	d
GET_IW_T1I7_IMM7	include/opcode/nios2r2.h	295;"	d
GET_IW_T1X1I6_A3	include/opcode/nios2r2.h	323;"	d
GET_IW_T1X1I6_IMM6	include/opcode/nios2r2.h	330;"	d
GET_IW_T1X1I6_X	include/opcode/nios2r2.h	337;"	d
GET_IW_T2I4_A3	include/opcode/nios2r2.h	302;"	d
GET_IW_T2I4_B3	include/opcode/nios2r2.h	309;"	d
GET_IW_T2I4_IMM4	include/opcode/nios2r2.h	316;"	d
GET_IW_T2X1I3_A3	include/opcode/nios2r2.h	428;"	d
GET_IW_T2X1I3_B3	include/opcode/nios2r2.h	435;"	d
GET_IW_T2X1I3_IMM3	include/opcode/nios2r2.h	442;"	d
GET_IW_T2X1I3_X	include/opcode/nios2r2.h	449;"	d
GET_IW_T2X1L3_A3	include/opcode/nios2r2.h	400;"	d
GET_IW_T2X1L3_B3	include/opcode/nios2r2.h	407;"	d
GET_IW_T2X1L3_SHAMT	include/opcode/nios2r2.h	414;"	d
GET_IW_T2X1L3_X	include/opcode/nios2r2.h	421;"	d
GET_IW_T2X3_A3	include/opcode/nios2r2.h	494;"	d
GET_IW_T2X3_B3	include/opcode/nios2r2.h	501;"	d
GET_IW_T3X1_A3	include/opcode/nios2r2.h	456;"	d
GET_IW_T3X1_B3	include/opcode/nios2r2.h	463;"	d
GET_IW_T3X1_C3	include/opcode/nios2r2.h	470;"	d
GET_IW_T3X1_X	include/opcode/nios2r2.h	477;"	d
GET_IW_X1I7_IMM7	include/opcode/nios2r2.h	344;"	d
GET_IW_X1I7_RSV	include/opcode/nios2r2.h	351;"	d
GET_IW_X1I7_X	include/opcode/nios2r2.h	358;"	d
GET_IW_X2L5_IMM5	include/opcode/nios2r2.h	522;"	d
GET_IW_X2L5_RSV	include/opcode/nios2r2.h	529;"	d
GET_LINENO_LNNO	bfd/coffswap.h	89;"	d
GET_LINENO_LNNO	bfd/libpei.h	116;"	d
GET_LINENO_LNNO	include/coff/external.h	131;"	d
GET_LINENO_LNNO	include/coff/external.h	135;"	d
GET_LNSZ_LNNO	bfd/coffswap.h	49;"	d
GET_LNSZ_LNNO	bfd/libpei.h	76;"	d
GET_LNSZ_SIZE	bfd/coffswap.h	53;"	d
GET_LNSZ_SIZE	bfd/libpei.h	80;"	d
GET_LNSZ_SIZE	include/coff/ti.h	479;"	d
GET_LOADSTORE_RANGE	bfd/elf32-nds32.c	10492;"	d	file:
GET_LOGIN_NAME_MAX	gdb/gnulib/import/glob.c	101;"	d	file:
GET_LOGIN_NAME_MAX	gdb/gnulib/import/glob.c	103;"	d	file:
GET_LONG	sim/bfin/bfin-sim.h	343;"	d
GET_L_REG	sim/h8300/compile.c	1235;"	d	file:
GET_MAGIC	bfd/libaout.h	58;"	d
GET_MAGIC	bfd/libaout.h	70;"	d
GET_MAGIC	bfd/libaout.h	81;"	d
GET_MEMORY_B	sim/h8300/compile.c	1255;"	d	file:
GET_MEMORY_L	sim/h8300/compile.c	1238;"	d	file:
GET_MEMORY_W	sim/h8300/compile.c	1247;"	d	file:
GET_MSR	sim/frv/frv-sim.h	593;"	d
GET_MSR_AOVF	sim/frv/frv-sim.h	598;"	d
GET_MSR_EMCI	sim/frv/frv-sim.h	624;"	d
GET_MSR_MPEM	sim/frv/frv-sim.h	627;"	d
GET_MSR_MTT	sim/frv/frv-sim.h	618;"	d
GET_MSR_OVF	sim/frv/frv-sim.h	601;"	d
GET_MSR_RD	sim/frv/frv-sim.h	636;"	d
GET_MSR_RDAV	sim/frv/frv-sim.h	633;"	d
GET_MSR_SRDAV	sim/frv/frv-sim.h	630;"	d
GET_NECR	sim/frv/frv-sim.h	747;"	d
GET_NECR_ELOS	sim/frv/frv-sim.h	748;"	d
GET_NECR_NEN	sim/frv/frv-sim.h	749;"	d
GET_NECR_VALID	sim/frv/frv-sim.h	750;"	d
GET_NESR	sim/frv/frv-sim.h	765;"	d
GET_NESR_DAEC	sim/frv/frv-sim.h	793;"	d
GET_NESR_DRN	sim/frv/frv-sim.h	780;"	d
GET_NESR_EC	sim/frv/frv-sim.h	803;"	d
GET_NESR_FR	sim/frv/frv-sim.h	776;"	d
GET_NESR_REC	sim/frv/frv-sim.h	798;"	d
GET_NESR_VALID	sim/frv/frv-sim.h	771;"	d
GET_NE_FLAG	sim/frv/frv-sim.h	827;"	d
GET_NE_FLAGS	sim/frv/frv-sim.h	814;"	d
GET_OP	opcodes/mips-dis.c	1841;"	d	file:
GET_OP	opcodes/mips-dis.c	1943;"	d	file:
GET_OP	opcodes/mips-dis.c	2136;"	d	file:
GET_OP	opcodes/mips-dis.c	2323;"	d	file:
GET_OPTHDR_IMAGE_BASE	bfd/libpei.h	210;"	d
GET_OPTHDR_IMAGE_BASE	bfd/libpei.h	245;"	d
GET_OPTHDR_IMAGE_BASE	bfd/libpei.h	280;"	d
GET_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	218;"	d
GET_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	253;"	d
GET_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	288;"	d
GET_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	216;"	d
GET_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	251;"	d
GET_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	286;"	d
GET_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	214;"	d
GET_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	249;"	d
GET_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	284;"	d
GET_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	212;"	d
GET_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	247;"	d
GET_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	282;"	d
GET_PDATA_ENTRY	bfd/libpei.h	220;"	d
GET_PDATA_ENTRY	bfd/libpei.h	255;"	d
GET_PDATA_ENTRY	bfd/libpei.h	290;"	d
GET_PMGR_FFI	sim/mips/dv-tx3904tmr.c	180;"	d	file:
GET_PMGR_TPIAE	sim/mips/dv-tx3904tmr.c	178;"	d	file:
GET_PMGR_TPIBE	sim/mips/dv-tx3904tmr.c	176;"	d	file:
GET_PSCALE	opcodes/rx-decode.c	95;"	d	file:
GET_PSR	sim/frv/frv-sim.h	407;"	d
GET_PSR_PS	sim/frv/frv-sim.h	413;"	d
GET_RA	sim/microblaze/microblaze.h	24;"	d
GET_RB	sim/microblaze/microblaze.h	25;"	d
GET_RD	sim/microblaze/microblaze.h	23;"	d
GET_RELOC	bfd/elf-eh-frame.c	687;"	d	file:
GET_RELOC	bfd/elf32-rl78.c	2265;"	d	file:
GET_RELOC	bfd/elf32-rx.c	2207;"	d	file:
GET_RELOC_VADDR	bfd/coff64-rs6000.c	65;"	d	file:
GET_RELOC_VADDR	bfd/coffswap.h	206;"	d
GET_RSTR_HR	sim/frv/frv-sim.h	41;"	d
GET_RSTR_SR	sim/frv/frv-sim.h	42;"	d
GET_SCALE	opcodes/rx-decode.c	94;"	d	file:
GET_SCNHDR_FLAGS	bfd/coff-tic80.c	48;"	d	file:
GET_SCNHDR_FLAGS	bfd/coffswap.h	199;"	d
GET_SCNHDR_FLAGS	include/coff/ti.h	250;"	d
GET_SCNHDR_FLAGS	include/coff/ti.h	299;"	d
GET_SCNHDR_LNNOPTR	bfd/coff-alpha.c	74;"	d	file:
GET_SCNHDR_LNNOPTR	bfd/coff64-rs6000.c	57;"	d	file:
GET_SCNHDR_LNNOPTR	bfd/coffswap.h	175;"	d
GET_SCNHDR_LNNOPTR	bfd/libpei.h	202;"	d
GET_SCNHDR_NLNNO	bfd/coff64-rs6000.c	62;"	d	file:
GET_SCNHDR_NLNNO	bfd/coffswap.h	190;"	d
GET_SCNHDR_NLNNO	include/coff/ti.h	230;"	d
GET_SCNHDR_NLNNO	include/coff/ti.h	295;"	d
GET_SCNHDR_NRELOC	bfd/coff64-rs6000.c	59;"	d	file:
GET_SCNHDR_NRELOC	bfd/coffswap.h	181;"	d
GET_SCNHDR_NRELOC	include/coff/ti.h	225;"	d
GET_SCNHDR_PADDR	bfd/coff-alpha.c	64;"	d	file:
GET_SCNHDR_PADDR	bfd/coff64-rs6000.c	47;"	d	file:
GET_SCNHDR_PADDR	bfd/coffswap.h	145;"	d
GET_SCNHDR_PADDR	bfd/libpei.h	172;"	d
GET_SCNHDR_PAGE	include/coff/ti.h	270;"	d
GET_SCNHDR_PAGE	include/coff/ti.h	303;"	d
GET_SCNHDR_RELPTR	bfd/coff-alpha.c	72;"	d	file:
GET_SCNHDR_RELPTR	bfd/coff64-rs6000.c	55;"	d	file:
GET_SCNHDR_RELPTR	bfd/coffswap.h	169;"	d
GET_SCNHDR_RELPTR	bfd/libpei.h	196;"	d
GET_SCNHDR_SCNPTR	bfd/coff-alpha.c	70;"	d	file:
GET_SCNHDR_SCNPTR	bfd/coff64-rs6000.c	53;"	d	file:
GET_SCNHDR_SCNPTR	bfd/coffswap.h	163;"	d
GET_SCNHDR_SCNPTR	bfd/libpei.h	190;"	d
GET_SCNHDR_SIZE	bfd/coff-alpha.c	68;"	d	file:
GET_SCNHDR_SIZE	bfd/coff64-rs6000.c	51;"	d	file:
GET_SCNHDR_SIZE	bfd/coffswap.h	157;"	d
GET_SCNHDR_SIZE	bfd/libpei.h	184;"	d
GET_SCNHDR_SIZE	include/coff/ti.h	315;"	d
GET_SCNHDR_VADDR	bfd/coff-alpha.c	66;"	d	file:
GET_SCNHDR_VADDR	bfd/coff64-rs6000.c	49;"	d	file:
GET_SCNHDR_VADDR	bfd/coffswap.h	151;"	d
GET_SCNHDR_VADDR	bfd/libpei.h	178;"	d
GET_SCN_NLINNO	bfd/coffswap.h	73;"	d
GET_SCN_NLINNO	bfd/libpei.h	100;"	d
GET_SCN_NRELOC	bfd/coffswap.h	69;"	d
GET_SCN_NRELOC	bfd/libpei.h	96;"	d
GET_SCN_SCNLEN	bfd/coffswap.h	65;"	d
GET_SCN_SCNLEN	bfd/libpei.h	92;"	d
GET_SCN_SCNLEN	include/coff/ti.h	473;"	d
GET_SEQ_LEN	bfd/elf32-nds32.c	8761;"	d	file:
GET_SET_EXT_IMM_BITS	include/opcode/metag.h	2049;"	d
GET_SET_EXT_IMM_MASK	include/opcode/metag.h	2048;"	d
GET_SET_IMM_BITS	include/opcode/metag.h	2047;"	d
GET_SET_IMM_MASK	include/opcode/metag.h	2046;"	d
GET_SOURCE_REG	gdb/sh-tdep.c	464;"	d	file:
GET_SR	sim/sh/interp.c	225;"	d	file:
GET_SRC_REG	gdb/rs6000-tdep.c	1070;"	d	file:
GET_SWORD	bfd/libaout.h	57;"	d
GET_SWORD	bfd/libaout.h	69;"	d
GET_SWORD	bfd/libaout.h	80;"	d
GET_SYMBOL_OR_SECTION	bfd/elf32-arc.c	2486;"	d	file:
GET_TARGET_REG	gdb/sh-tdep.c	465;"	d	file:
GET_TCR_CCDE	sim/mips/dv-tx3904tmr.c	157;"	d	file:
GET_TCR_CCS	sim/mips/dv-tx3904tmr.c	159;"	d	file:
GET_TCR_CRE	sim/mips/dv-tx3904tmr.c	158;"	d	file:
GET_TCR_TCE	sim/mips/dv-tx3904tmr.c	156;"	d	file:
GET_TCR_TMODE	sim/mips/dv-tx3904tmr.c	160;"	d	file:
GET_TYPE	opcodes/tic30-dis.c	33;"	d	file:
GET_UNSIGNED_NUMBER	libiberty/regex.c	2154;"	d	file:
GET_UNSIGNED_NUMBER	libiberty/regex.c	8182;"	d	file:
GET_UST_SYM	gdb/gdbserver/tracepoint.c	6622;"	d	file:
GET_VALUE_IN_FIELD	bfd/coff-rs6000.c	1218;"	d	file:
GET_VALUE_IN_FIELD	bfd/coff64-rs6000.c	1886;"	d	file:
GET_VEC_ELEMENT	sim/aarch64/cpustate.c	420;"	d	file:
GET_VERSION	gdb/testsuite/gdb.base/ctxobj-f.c	/^GET_VERSION (void)$/;"	f
GET_WORD	bfd/libaout.h	56;"	d
GET_WORD	bfd/libaout.h	68;"	d
GET_WORD	bfd/libaout.h	79;"	d
GET_WORD	sim/bfin/bfin-sim.h	342;"	d
GET_WTMR_TWC	sim/mips/dv-tx3904tmr.c	187;"	d	file:
GET_WTMR_TWIE	sim/mips/dv-tx3904tmr.c	183;"	d	file:
GET_WTMR_WDIS	sim/mips/dv-tx3904tmr.c	185;"	d	file:
GET_W_REG	sim/h8300/compile.c	1233;"	d	file:
GET_XTENSA_PROP_ALIGNMENT	include/elf/xtensa.h	204;"	d
GET_XTENSA_PROP_BT_ALIGN	include/elf/xtensa.h	183;"	d
GEUBI	include/cgen/basic-ops.h	54;"	d
GEUBI	sim/common/cgen-ops.h	60;"	d
GEUDI	include/cgen/basic-ops.h	204;"	d
GEUDI	sim/common/cgen-ops.h	210;"	d
GEUHI	include/cgen/basic-ops.h	114;"	d
GEUHI	sim/common/cgen-ops.h	120;"	d
GEUQI	include/cgen/basic-ops.h	84;"	d
GEUQI	sim/common/cgen-ops.h	90;"	d
GEUSI	include/cgen/basic-ops.h	144;"	d
GEUSI	sim/common/cgen-ops.h	150;"	d
GF2_DIM	zlib/crc32.c	341;"	d	file:
GGA_NONE	bfd/elfxx-mips.c	260;"	d	file:
GGA_NORMAL	bfd/elfxx-mips.c	258;"	d	file:
GGA_RELOC_ONLY	bfd/elfxx-mips.c	259;"	d	file:
GINV	opcodes/mips-opc.c	413;"	d	file:
GLEVEL_0	include/coff/symconst.h	28;"	d
GLEVEL_1	include/coff/symconst.h	29;"	d
GLEVEL_2	include/coff/symconst.h	30;"	d
GLEVEL_3	include/coff/symconst.h	31;"	d
GLIBC_TDEP_H	gdb/glibc-tdep.h	21;"	d
GLIBC_VERSION	gdb/gnulib/import/hard-locale.c	28;"	d	file:
GLIBC_VERSION	gdb/gnulib/import/hard-locale.c	30;"	d	file:
GLIBC_VERSION	gdb/gnulib/import/hard-locale.c	32;"	d	file:
GLINK_ENTRY_SIZE	bfd/elf32-ppc.c	71;"	d	file:
GLINK_PLTRESOLVE	bfd/elf32-ppc.c	70;"	d	file:
GLINK_PLTRESOLVE_SIZE	bfd/elf64-ppc.c	193;"	d	file:
GLOBAL_BLOCK	gdb/defs.h	/^  GLOBAL_BLOCK = 0,$/;"	e	enum:block_enum
GLOBAL_CURDIR	gdb/common/host-defs.h	45;"	d
GLOBAL_SYM_INIT	bfd/bfd-in2.h	1862;"	d
GLOBAL_SYM_INIT	bfd/bfd-in2.h	1865;"	d
GLOB_ABEND	gdb/gnulib/import/glob-libc.h	99;"	d
GLOB_ABORTED	gdb/gnulib/import/glob-libc.h	93;"	d
GLOB_ALTDIRFUNC	gdb/gnulib/import/glob-libc.h	74;"	d
GLOB_APPEND	gdb/gnulib/import/glob-libc.h	68;"	d
GLOB_BRACE	gdb/gnulib/import/glob-libc.h	75;"	d
GLOB_DOOFFS	gdb/gnulib/import/glob-libc.h	66;"	d
GLOB_ERR	gdb/gnulib/import/glob-libc.h	63;"	d
GLOB_MAGCHAR	gdb/gnulib/import/glob-libc.h	73;"	d
GLOB_MARK	gdb/gnulib/import/glob-libc.h	64;"	d
GLOB_NOCHECK	gdb/gnulib/import/glob-libc.h	67;"	d
GLOB_NOESCAPE	gdb/gnulib/import/glob-libc.h	69;"	d
GLOB_NOMAGIC	gdb/gnulib/import/glob-libc.h	76;"	d
GLOB_NOMATCH	gdb/gnulib/import/glob-libc.h	94;"	d
GLOB_NOSORT	gdb/gnulib/import/glob-libc.h	65;"	d
GLOB_NOSPACE	gdb/gnulib/import/glob-libc.h	92;"	d
GLOB_NOSYS	gdb/gnulib/import/glob-libc.h	95;"	d
GLOB_ONLYDIR	gdb/gnulib/import/glob-libc.h	78;"	d
GLOB_PERIOD	gdb/gnulib/import/glob-libc.h	70;"	d
GLOB_TILDE	gdb/gnulib/import/glob-libc.h	77;"	d
GLOB_TILDE_CHECK	gdb/gnulib/import/glob-libc.h	79;"	d
GL_READDIR	gdb/gnulib/import/glob.c	178;"	d	file:
GL_TEMPNAME_H	gdb/gnulib/import/tempname.h	21;"	d
GM	sim/bfin/dv-bfin_spi.h	31;"	d
GM_PERVASIVE_TYPEDEF_H	gdb/testsuite/gdb.perf/gm-pervasive-typedef.h	20;"	d
GM_STD_H	gdb/testsuite/gdb.perf/gm-std.h	17;"	d
GM_UTILS_H	gdb/testsuite/gdb.perf/gm-utils.h	17;"	d
GNAT_DEMANGLING	include/demangle.h	122;"	d
GNAT_DEMANGLING_STYLE_STRING	include/demangle.h	107;"	d
GNER_FOR_GR	sim/frv/profile.h	96;"	d
GNULIB_FCNTL_SAFER	gdb/gnulib/import/save-cwd.c	38;"	d	file:
GNULIB_NAMESPACE	gdb/unittests/string_view-selftests.c	24;"	d	file:
GNULIB_defined_EBADMSG	gdb/gnulib/import/errno.in.h	204;"	d
GNULIB_defined_EBADMSG	gdb/gnulib/import/errno.in.h	59;"	d
GNULIB_defined_ECANCELED	gdb/gnulib/import/errno.in.h	239;"	d
GNULIB_defined_ECANCELED	gdb/gnulib/import/errno.in.h	84;"	d
GNULIB_defined_ECONNABORTED	gdb/gnulib/import/errno.in.h	224;"	d
GNULIB_defined_ECONNABORTED	gdb/gnulib/import/errno.in.h	79;"	d
GNULIB_defined_EDQUOT	gdb/gnulib/import/errno.in.h	234;"	d
GNULIB_defined_EIDRM	gdb/gnulib/import/errno.in.h	184;"	d
GNULIB_defined_EIDRM	gdb/gnulib/import/errno.in.h	44;"	d
GNULIB_defined_EILSEQ	gdb/gnulib/import/errno.in.h	275;"	d
GNULIB_defined_EMULTIHOP	gdb/gnulib/import/errno.in.h	155;"	d
GNULIB_defined_EMULTIHOP	gdb/gnulib/import/errno.in.h	199;"	d
GNULIB_defined_ENETRESET	gdb/gnulib/import/errno.in.h	219;"	d
GNULIB_defined_ENETRESET	gdb/gnulib/import/errno.in.h	74;"	d
GNULIB_defined_ENOLINK	gdb/gnulib/import/errno.in.h	159;"	d
GNULIB_defined_ENOLINK	gdb/gnulib/import/errno.in.h	189;"	d
GNULIB_defined_ENOLINK	gdb/gnulib/import/errno.in.h	49;"	d
GNULIB_defined_ENOMSG	gdb/gnulib/import/errno.in.h	179;"	d
GNULIB_defined_ENOMSG	gdb/gnulib/import/errno.in.h	39;"	d
GNULIB_defined_ENOTRECOVERABLE	gdb/gnulib/import/errno.in.h	270;"	d
GNULIB_defined_ENOTRECOVERABLE	gdb/gnulib/import/errno.in.h	94;"	d
GNULIB_defined_ENOTSUP	gdb/gnulib/import/errno.in.h	214;"	d
GNULIB_defined_ENOTSUP	gdb/gnulib/import/errno.in.h	69;"	d
GNULIB_defined_EOVERFLOW	gdb/gnulib/import/errno.in.h	163;"	d
GNULIB_defined_EOVERFLOW	gdb/gnulib/import/errno.in.h	209;"	d
GNULIB_defined_EOVERFLOW	gdb/gnulib/import/errno.in.h	64;"	d
GNULIB_defined_EOWNERDEAD	gdb/gnulib/import/errno.in.h	269;"	d
GNULIB_defined_EOWNERDEAD	gdb/gnulib/import/errno.in.h	89;"	d
GNULIB_defined_EPROTO	gdb/gnulib/import/errno.in.h	194;"	d
GNULIB_defined_EPROTO	gdb/gnulib/import/errno.in.h	54;"	d
GNULIB_defined_ESOCK	gdb/gnulib/import/errno.in.h	121;"	d
GNULIB_defined_ESTALE	gdb/gnulib/import/errno.in.h	229;"	d
GNULIB_defined_ESTREAMS	gdb/gnulib/import/errno.in.h	131;"	d
GNULIB_defined_EWINSOCK	gdb/gnulib/import/errno.in.h	146;"	d
GNULIB_defined_NAN	gdb/gnulib/import/math.in.h	146;"	d
GNULIB_defined_closedir	gdb/gnulib/import/dirent.in.h	132;"	d
GNULIB_defined_imaxdiv_t	gdb/gnulib/import/inttypes.in.h	1073;"	d
GNULIB_defined_opendir	gdb/gnulib/import/dirent.in.h	80;"	d
GNULIB_defined_struct__gl_verify_type	gdb/gnulib/import/verify.h	184;"	d
GNULIB_defined_struct_dirent	gdb/gnulib/import/dirent.in.h	54;"	d
GNUTYPE_DUMPDIR	zlib/contrib/untgz/untgz.c	54;"	d	file:
GNUTYPE_LONGLINK	zlib/contrib/untgz/untgz.c	55;"	d	file:
GNUTYPE_LONGNAME	zlib/contrib/untgz/untgz.c	56;"	d	file:
GNUTYPE_MULTIVOL	zlib/contrib/untgz/untgz.c	57;"	d	file:
GNUTYPE_NAMES	zlib/contrib/untgz/untgz.c	58;"	d	file:
GNUTYPE_SPARSE	zlib/contrib/untgz/untgz.c	59;"	d	file:
GNUTYPE_VOLHDR	zlib/contrib/untgz/untgz.c	60;"	d	file:
GNU_ABI_TAG_FREEBSD	include/elf/common.h	785;"	d
GNU_ABI_TAG_HURD	include/elf/common.h	783;"	d
GNU_ABI_TAG_LINUX	include/elf/common.h	782;"	d
GNU_ABI_TAG_NACL	include/elf/common.h	788;"	d
GNU_ABI_TAG_NETBSD	include/elf/common.h	786;"	d
GNU_ABI_TAG_SOLARIS	include/elf/common.h	784;"	d
GNU_ABI_TAG_SYLLABLE	include/elf/common.h	787;"	d
GNU_BUILD_ATTRIBUTE_ABI	include/elf/common.h	735;"	d
GNU_BUILD_ATTRIBUTE_PIC	include/elf/common.h	736;"	d
GNU_BUILD_ATTRIBUTE_RELRO	include/elf/common.h	732;"	d
GNU_BUILD_ATTRIBUTE_SHORT_ENUM	include/elf/common.h	737;"	d
GNU_BUILD_ATTRIBUTE_STACK_PROT	include/elf/common.h	731;"	d
GNU_BUILD_ATTRIBUTE_STACK_SIZE	include/elf/common.h	733;"	d
GNU_BUILD_ATTRIBUTE_TOOL	include/elf/common.h	734;"	d
GNU_BUILD_ATTRIBUTE_TYPE_BOOL_FALSE	include/elf/common.h	728;"	d
GNU_BUILD_ATTRIBUTE_TYPE_BOOL_TRUE	include/elf/common.h	727;"	d
GNU_BUILD_ATTRIBUTE_TYPE_NUMERIC	include/elf/common.h	725;"	d
GNU_BUILD_ATTRIBUTE_TYPE_STRING	include/elf/common.h	726;"	d
GNU_BUILD_ATTRIBUTE_VERSION	include/elf/common.h	730;"	d
GNU_BUILD_ATTRS_SECTION_NAME	include/elf/common.h	740;"	d
GNU_COFF_INTERNAL_H	include/coff/internal.h	22;"	d
GNU_DEBUGALTLINK	bfd/opncls.c	1061;"	d	file:
GNU_DEBUGLINK	bfd/opncls.c	1060;"	d	file:
GNU_DEMANGLING	include/demangle.h	115;"	d
GNU_DEMANGLING_STYLE_STRING	include/demangle.h	100;"	d
GNU_HZ	libiberty/clock.c	56;"	d	file:
GNU_HZ	libiberty/clock.c	59;"	d	file:
GNU_HZ	libiberty/clock.c	62;"	d	file:
GNU_HZ	libiberty/getruntime.c	73;"	d	file:
GNU_HZ	libiberty/getruntime.c	76;"	d	file:
GNU_HZ	libiberty/getruntime.c	79;"	d	file:
GNU_IFUNC	gdb/minsyms.h	/^  GNU_IFUNC,$/;"	m	class:lookup_msym_prefer
GNU_LINKONCE_INFO	bfd/dwarf2.c	3806;"	d	file:
GNU_LINKONCE_WI	bfd/coffcode.h	363;"	d
GNU_LINKONCE_WT	bfd/coffcode.h	364;"	d
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	32;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	36;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	42;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	45;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	48;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	54;"	d	file:
GNU_OUR_PAGESIZE	libiberty/getpagesize.c	56;"	d	file:
GNU_PROPERTY_HIPROC	include/elf/common.h	749;"	d
GNU_PROPERTY_HIUSER	include/elf/common.h	753;"	d
GNU_PROPERTY_LOPROC	include/elf/common.h	747;"	d
GNU_PROPERTY_LOUSER	include/elf/common.h	751;"	d
GNU_PROPERTY_NO_COPY_ON_PROTECTED	include/elf/common.h	744;"	d
GNU_PROPERTY_STACK_SIZE	include/elf/common.h	743;"	d
GNU_PROPERTY_X86_FEATURE_1_AND	include/elf/common.h	757;"	d
GNU_PROPERTY_X86_FEATURE_1_IBT	include/elf/common.h	778;"	d
GNU_PROPERTY_X86_FEATURE_1_SHSTK	include/elf/common.h	779;"	d
GNU_PROPERTY_X86_ISA_1_486	include/elf/common.h	759;"	d
GNU_PROPERTY_X86_ISA_1_586	include/elf/common.h	760;"	d
GNU_PROPERTY_X86_ISA_1_686	include/elf/common.h	761;"	d
GNU_PROPERTY_X86_ISA_1_AVX	include/elf/common.h	768;"	d
GNU_PROPERTY_X86_ISA_1_AVX2	include/elf/common.h	769;"	d
GNU_PROPERTY_X86_ISA_1_AVX512BW	include/elf/common.h	776;"	d
GNU_PROPERTY_X86_ISA_1_AVX512CD	include/elf/common.h	771;"	d
GNU_PROPERTY_X86_ISA_1_AVX512DQ	include/elf/common.h	775;"	d
GNU_PROPERTY_X86_ISA_1_AVX512ER	include/elf/common.h	772;"	d
GNU_PROPERTY_X86_ISA_1_AVX512F	include/elf/common.h	770;"	d
GNU_PROPERTY_X86_ISA_1_AVX512PF	include/elf/common.h	773;"	d
GNU_PROPERTY_X86_ISA_1_AVX512VL	include/elf/common.h	774;"	d
GNU_PROPERTY_X86_ISA_1_NEEDED	include/elf/common.h	756;"	d
GNU_PROPERTY_X86_ISA_1_SSE	include/elf/common.h	762;"	d
GNU_PROPERTY_X86_ISA_1_SSE2	include/elf/common.h	763;"	d
GNU_PROPERTY_X86_ISA_1_SSE3	include/elf/common.h	764;"	d
GNU_PROPERTY_X86_ISA_1_SSE4_1	include/elf/common.h	766;"	d
GNU_PROPERTY_X86_ISA_1_SSE4_2	include/elf/common.h	767;"	d
GNU_PROPERTY_X86_ISA_1_SSSE3	include/elf/common.h	765;"	d
GNU_PROPERTY_X86_ISA_1_USED	include/elf/common.h	755;"	d
GNU_SECTION_NAMES	libiberty/simple-object-mach-o.c	175;"	d	file:
GNU_V3_DEMANGLING	include/demangle.h	120;"	d
GNU_V3_DEMANGLING_STYLE_STRING	include/demangle.h	105;"	d
GNU_WRAPPER_INDEX	libiberty/simple-object-mach-o.c	183;"	d	file:
GNU_WRAPPER_NAMES	libiberty/simple-object-mach-o.c	184;"	d	file:
GNU_WRAPPER_SECTS	libiberty/simple-object-mach-o.c	182;"	d	file:
GO32_STUBSIZE	include/coff/internal.h	61;"	d
GOLD	gdb/testsuite/gdb.base/call-ar-st.c	/^	      GOLD,$/;"	e	enum:__anon1973	file:
GOT	bfd/elf32-arc.c	1182;"	d	file:
GOT	bfd/elf32-arc.c	1375;"	d	file:
GOTO	sim/ppc/idecode_fields.h	103;"	d
GOTPLT_HEADER_SIZE	bfd/elf32-tilepro.c	1048;"	d	file:
GOTPLT_HEADER_SIZE	bfd/elfnn-loongarch.c	106;"	d	file:
GOTPLT_HEADER_SIZE	bfd/elfnn-riscv.c	153;"	d	file:
GOTPLT_HEADER_SIZE	bfd/elfxx-tilegx.c	1167;"	d	file:
GOT_BEGIN	bfd/elf32-arc.c	1183;"	d	file:
GOT_ENTRY_SIZE	bfd/elf32-hppa.c	138;"	d	file:
GOT_ENTRY_SIZE	bfd/elf32-metag.c	29;"	d	file:
GOT_ENTRY_SIZE	bfd/elf32-s390.c	451;"	d	file:
GOT_ENTRY_SIZE	bfd/elf32-tilepro.c	1046;"	d	file:
GOT_ENTRY_SIZE	bfd/elf64-s390.c	480;"	d	file:
GOT_ENTRY_SIZE	bfd/elf64-x86-64.c	540;"	d	file:
GOT_ENTRY_SIZE	bfd/elfnn-aarch64.c	267;"	d	file:
GOT_ENTRY_SIZE	bfd/elfnn-loongarch.c	99;"	d	file:
GOT_ENTRY_SIZE	bfd/elfnn-riscv.c	151;"	d	file:
GOT_ENTRY_SIZE	bfd/elfxx-tilegx.c	1165;"	d	file:
GOT_FUNCDESC	bfd/elf32-sh.c	/^    GOT_UNKNOWN = 0, GOT_NORMAL, GOT_TLS_GD, GOT_TLS_IE, GOT_FUNCDESC$/;"	e	enum:elf_sh_link_hash_entry::got_type	file:
GOT_MODULE_OFFSET	gdb/solib-dsbt.c	33;"	d	file:
GOT_NORMAL	bfd/arc-got.h	/^  GOT_NORMAL,$/;"	e	enum:tls_type_e
GOT_NORMAL	bfd/elf-m10300.c	73;"	d	file:
GOT_NORMAL	bfd/elf32-arm.c	3172;"	d	file:
GOT_NORMAL	bfd/elf32-hppa.c	/^    GOT_NORMAL = 1,$/;"	e	enum:_tls_type	file:
GOT_NORMAL	bfd/elf32-metag.c	/^      GOT_UNKNOWN = 0, GOT_NORMAL = 1, GOT_TLS_IE = 2, GOT_TLS_LDM = 4, GOT_TLS_GD = 8$/;"	e	enum:elf_metag_link_hash_entry::__anon1119	file:
GOT_NORMAL	bfd/elf32-nds32.c	190;"	d	file:
GOT_NORMAL	bfd/elf32-nios2.c	1744;"	d	file:
GOT_NORMAL	bfd/elf32-s390.c	664;"	d	file:
GOT_NORMAL	bfd/elf32-sh.c	/^    GOT_UNKNOWN = 0, GOT_NORMAL, GOT_TLS_GD, GOT_TLS_IE, GOT_FUNCDESC$/;"	e	enum:elf_sh_link_hash_entry::got_type	file:
GOT_NORMAL	bfd/elf32-tilepro.c	692;"	d	file:
GOT_NORMAL	bfd/elf32-xtensa.c	581;"	d	file:
GOT_NORMAL	bfd/elf64-s390.c	581;"	d	file:
GOT_NORMAL	bfd/elfnn-aarch64.c	2462;"	d	file:
GOT_NORMAL	bfd/elfnn-loongarch.c	29;"	d	file:
GOT_NORMAL	bfd/elfnn-riscv.c	68;"	d	file:
GOT_NORMAL	bfd/elfxx-sparc.c	699;"	d	file:
GOT_NORMAL	bfd/elfxx-tilegx.c	792;"	d	file:
GOT_NORMAL	bfd/elfxx-x86.h	407;"	d
GOT_REG	include/elf/s390.h	32;"	d
GOT_REG_OFFSET	bfd/elf32-metag.c	692;"	d	file:
GOT_TLSDESC_GD	bfd/elfnn-aarch64.c	2465;"	d	file:
GOT_TLS_ANY	bfd/elf32-xtensa.c	584;"	d	file:
GOT_TLS_GD	bfd/arc-got.h	/^  GOT_TLS_GD,$/;"	e	enum:tls_type_e
GOT_TLS_GD	bfd/elf-m10300.c	74;"	d	file:
GOT_TLS_GD	bfd/elf32-arm.c	3173;"	d	file:
GOT_TLS_GD	bfd/elf32-hppa.c	/^    GOT_TLS_GD = 2,$/;"	e	enum:_tls_type	file:
GOT_TLS_GD	bfd/elf32-metag.c	/^      GOT_UNKNOWN = 0, GOT_NORMAL = 1, GOT_TLS_IE = 2, GOT_TLS_LDM = 4, GOT_TLS_GD = 8$/;"	e	enum:elf_metag_link_hash_entry::__anon1119	file:
GOT_TLS_GD	bfd/elf32-nios2.c	1745;"	d	file:
GOT_TLS_GD	bfd/elf32-s390.c	665;"	d	file:
GOT_TLS_GD	bfd/elf32-sh.c	/^    GOT_UNKNOWN = 0, GOT_NORMAL, GOT_TLS_GD, GOT_TLS_IE, GOT_FUNCDESC$/;"	e	enum:elf_sh_link_hash_entry::got_type	file:
GOT_TLS_GD	bfd/elf32-tilepro.c	693;"	d	file:
GOT_TLS_GD	bfd/elf32-xtensa.c	582;"	d	file:
GOT_TLS_GD	bfd/elf64-s390.c	582;"	d	file:
GOT_TLS_GD	bfd/elfnn-aarch64.c	2463;"	d	file:
GOT_TLS_GD	bfd/elfnn-loongarch.c	30;"	d	file:
GOT_TLS_GD	bfd/elfnn-riscv.c	69;"	d	file:
GOT_TLS_GD	bfd/elfxx-mips.c	/^  GOT_TLS_GD,$/;"	e	enum:mips_got_tls_type	file:
GOT_TLS_GD	bfd/elfxx-sparc.c	700;"	d	file:
GOT_TLS_GD	bfd/elfxx-tilegx.c	793;"	d	file:
GOT_TLS_GD	bfd/elfxx-x86.h	408;"	d
GOT_TLS_GDESC	bfd/elf32-arm.c	3175;"	d	file:
GOT_TLS_GDESC	bfd/elfxx-x86.h	413;"	d
GOT_TLS_GDESC_P	bfd/elfxx-x86.h	418;"	d
GOT_TLS_GD_ANY_P	bfd/elf32-arm.c	3176;"	d	file:
GOT_TLS_GD_ANY_P	bfd/elfnn-aarch64.c	2467;"	d	file:
GOT_TLS_GD_ANY_P	bfd/elfxx-x86.h	420;"	d
GOT_TLS_GD_BOTH_P	bfd/elfxx-x86.h	414;"	d
GOT_TLS_GD_P	bfd/elfxx-x86.h	416;"	d
GOT_TLS_IE	bfd/arc-got.h	/^  GOT_TLS_IE,$/;"	e	enum:tls_type_e
GOT_TLS_IE	bfd/elf-m10300.c	76;"	d	file:
GOT_TLS_IE	bfd/elf32-arm.c	3174;"	d	file:
GOT_TLS_IE	bfd/elf32-hppa.c	/^    GOT_TLS_IE = 8$/;"	e	enum:_tls_type	file:
GOT_TLS_IE	bfd/elf32-metag.c	/^      GOT_UNKNOWN = 0, GOT_NORMAL = 1, GOT_TLS_IE = 2, GOT_TLS_LDM = 4, GOT_TLS_GD = 8$/;"	e	enum:elf_metag_link_hash_entry::__anon1119	file:
GOT_TLS_IE	bfd/elf32-nds32.c	191;"	d	file:
GOT_TLS_IE	bfd/elf32-nios2.c	1746;"	d	file:
GOT_TLS_IE	bfd/elf32-s390.c	666;"	d	file:
GOT_TLS_IE	bfd/elf32-sh.c	/^    GOT_UNKNOWN = 0, GOT_NORMAL, GOT_TLS_GD, GOT_TLS_IE, GOT_FUNCDESC$/;"	e	enum:elf_sh_link_hash_entry::got_type	file:
GOT_TLS_IE	bfd/elf32-tilepro.c	694;"	d	file:
GOT_TLS_IE	bfd/elf32-xtensa.c	583;"	d	file:
GOT_TLS_IE	bfd/elf64-s390.c	583;"	d	file:
GOT_TLS_IE	bfd/elfnn-aarch64.c	2464;"	d	file:
GOT_TLS_IE	bfd/elfnn-loongarch.c	31;"	d	file:
GOT_TLS_IE	bfd/elfnn-riscv.c	70;"	d	file:
GOT_TLS_IE	bfd/elfxx-mips.c	/^  GOT_TLS_IE$/;"	e	enum:mips_got_tls_type	file:
GOT_TLS_IE	bfd/elfxx-sparc.c	701;"	d	file:
GOT_TLS_IE	bfd/elfxx-tilegx.c	794;"	d	file:
GOT_TLS_IE	bfd/elfxx-x86.h	409;"	d
GOT_TLS_IE_BOTH	bfd/elfxx-x86.h	412;"	d
GOT_TLS_IE_NEG	bfd/elfxx-x86.h	411;"	d
GOT_TLS_IE_NLT	bfd/elf32-s390.c	667;"	d	file:
GOT_TLS_IE_NLT	bfd/elf64-s390.c	584;"	d	file:
GOT_TLS_IE_POS	bfd/elfxx-x86.h	410;"	d
GOT_TLS_LD	bfd/elf-m10300.c	75;"	d	file:
GOT_TLS_LDM	bfd/elf32-hppa.c	/^    GOT_TLS_LDM = 4,$/;"	e	enum:_tls_type	file:
GOT_TLS_LDM	bfd/elf32-metag.c	/^      GOT_UNKNOWN = 0, GOT_NORMAL = 1, GOT_TLS_IE = 2, GOT_TLS_LDM = 4, GOT_TLS_GD = 8$/;"	e	enum:elf_metag_link_hash_entry::__anon1119	file:
GOT_TLS_LDM	bfd/elfxx-mips.c	/^  GOT_TLS_LDM,$/;"	e	enum:mips_got_tls_type	file:
GOT_TLS_LE	bfd/arc-got.h	/^  GOT_TLS_LE$/;"	e	enum:tls_type_e
GOT_TLS_LE	bfd/elfnn-loongarch.c	32;"	d	file:
GOT_TLS_LE	bfd/elfnn-riscv.c	71;"	d	file:
GOT_TLS_NONE	bfd/elfxx-mips.c	/^  GOT_TLS_NONE,$/;"	e	enum:mips_got_tls_type	file:
GOT_UNKNOWN	bfd/arc-got.h	/^  GOT_UNKNOWN = 0,$/;"	e	enum:tls_type_e
GOT_UNKNOWN	bfd/elf-m10300.c	72;"	d	file:
GOT_UNKNOWN	bfd/elf32-arm.c	3171;"	d	file:
GOT_UNKNOWN	bfd/elf32-hppa.c	/^    GOT_UNKNOWN = 0,$/;"	e	enum:_tls_type	file:
GOT_UNKNOWN	bfd/elf32-metag.c	/^      GOT_UNKNOWN = 0, GOT_NORMAL = 1, GOT_TLS_IE = 2, GOT_TLS_LDM = 4, GOT_TLS_GD = 8$/;"	e	enum:elf_metag_link_hash_entry::__anon1119	file:
GOT_UNKNOWN	bfd/elf32-nds32.c	189;"	d	file:
GOT_UNKNOWN	bfd/elf32-nios2.c	1743;"	d	file:
GOT_UNKNOWN	bfd/elf32-s390.c	663;"	d	file:
GOT_UNKNOWN	bfd/elf32-sh.c	/^    GOT_UNKNOWN = 0, GOT_NORMAL, GOT_TLS_GD, GOT_TLS_IE, GOT_FUNCDESC$/;"	e	enum:elf_sh_link_hash_entry::got_type	file:
GOT_UNKNOWN	bfd/elf32-tilepro.c	691;"	d	file:
GOT_UNKNOWN	bfd/elf32-xtensa.c	580;"	d	file:
GOT_UNKNOWN	bfd/elf64-s390.c	580;"	d	file:
GOT_UNKNOWN	bfd/elfnn-aarch64.c	2461;"	d	file:
GOT_UNKNOWN	bfd/elfnn-loongarch.c	28;"	d	file:
GOT_UNKNOWN	bfd/elfnn-riscv.c	67;"	d	file:
GOT_UNKNOWN	bfd/elfxx-sparc.c	698;"	d	file:
GOT_UNKNOWN	bfd/elfxx-tilegx.c	791;"	d	file:
GOT_UNKNOWN	bfd/elfxx-x86.h	406;"	d
GOT_USED	bfd/elf32-nios2.c	1757;"	d	file:
GO_INSN_BYTE	include/opcode/mmix.h	177;"	d
GO_LANG_H	gdb/go-lang.h	21;"	d
GO_MAIN_MAIN	gdb/go-lang.c	/^static const char GO_MAIN_MAIN[] = "main.main";$/;"	v	file:
GO_TYPE_NONE	gdb/go-lang.h	/^  GO_TYPE_NONE, \/* Not a Go object.  *\/$/;"	e	enum:go_type
GO_TYPE_STRING	gdb/go-lang.h	/^  GO_TYPE_STRING$/;"	e	enum:go_type
GP	opcodes/arc-opc.c	1874;"	d	file:
GPA	gdb/windows-nat.c	3279;"	d	file:
GPA	gdb/windows-nat.c	3345;"	d	file:
GPC	sim/rl78/rl78.c	298;"	d	file:
GPC_MAIN_PROGRAM_NAME_1	gdb/p-lang.c	/^static const char GPC_MAIN_PROGRAM_NAME_1[] = "_p__M0_main_program";$/;"	v	file:
GPC_MAIN_PROGRAM_NAME_2	gdb/p-lang.c	/^static const char GPC_MAIN_PROGRAM_NAME_2[] = "pascal_main_program";$/;"	v	file:
GPC_P_INITIALIZE	gdb/p-lang.c	/^static const char GPC_P_INITIALIZE[] = "_p_initialize";$/;"	v	file:
GPR	sim/cr16/cr16_sim.h	204;"	d
GPR	sim/d10v/d10v_sim.h	234;"	d
GPR	sim/mips/sim-main.h	332;"	d
GPR	sim/ppc/registers.h	333;"	d
GPR0_REGNUM	sim/iq2000/iq2000.c	/^  GPR0_REGNUM = 0,$/;"	e	enum:__anon594	file:
GPR32	sim/cr16/cr16_sim.h	207;"	d
GPR32	sim/d10v/d10v_sim.h	237;"	d
GPRH	sim/ppc/e500_registers.h	78;"	d
GPR_CLEAR	sim/mips/sim-main.h	1002;"	d
GPR_CLEAR	sim/v850/sim-main.h	650;"	d
GPR_SET	sim/mips/sim-main.h	333;"	d
GPR_SET	sim/v850/sim-main.h	649;"	d
GP_ARGS_QR	include/opcode/metag.h	613;"	d
GP_DISP_LABEL	include/elf/score.h	37;"	d
GP_S	opcodes/arc-opc.c	1875;"	d	file:
GR	sim/v850/sim-main.h	112;"	d
GR0	opcodes/ia64-opc.h	51;"	d
GRAY	gdb/testsuite/gdb.base/call-ar-st.c	/^	      GRAY,$/;"	e	enum:__anon1973	file:
GRB8_NAMES	opcodes/xc16x-desc.h	/^} GRB8_NAMES;$/;"	t	typeref:enum:grb8_names
GRB_NAMES	opcodes/xc16x-desc.h	/^} GRB_NAMES;$/;"	t	typeref:enum:grb_names
GREEN	gdb/testsuite/gdb.base/call-ar-st.c	/^	      GREEN,$/;"	e	enum:__anon1973	file:
GREG	opcodes/bfin-dis.c	659;"	d	file:
GREGSET_H	gdb/gregset.h	20;"	d
GROKER_ELEMENT	bfd/elf.c	11242;"	d	file:
GROKER_ELEMENT	bfd/elf.c	11258;"	d	file:
GROUP_ADVSIMD_0111	sim/aarch64/decode.h	/^  GROUP_ADVSIMD_0111,$/;"	e	enum:DispatchGroup
GROUP_ADVSIMD_1111	sim/aarch64/decode.h	/^  GROUP_ADVSIMD_1111$/;"	e	enum:DispatchGroup
GROUP_BREXSYS_1010	sim/aarch64/decode.h	/^  GROUP_BREXSYS_1010,$/;"	e	enum:DispatchGroup
GROUP_BREXSYS_1011	sim/aarch64/decode.h	/^  GROUP_BREXSYS_1011,$/;"	e	enum:DispatchGroup
GROUP_DPIMM_1000	sim/aarch64/decode.h	/^  GROUP_DPIMM_1000,$/;"	e	enum:DispatchGroup
GROUP_DPIMM_1001	sim/aarch64/decode.h	/^  GROUP_DPIMM_1001,$/;"	e	enum:DispatchGroup
GROUP_DPREG_0101	sim/aarch64/decode.h	/^  GROUP_DPREG_0101,$/;"	e	enum:DispatchGroup
GROUP_DPREG_1101	sim/aarch64/decode.h	/^  GROUP_DPREG_1101,$/;"	e	enum:DispatchGroup
GROUP_LDST_0100	sim/aarch64/decode.h	/^  GROUP_LDST_0100,$/;"	e	enum:DispatchGroup
GROUP_LDST_0110	sim/aarch64/decode.h	/^  GROUP_LDST_0110,$/;"	e	enum:DispatchGroup
GROUP_LDST_1100	sim/aarch64/decode.h	/^  GROUP_LDST_1100,$/;"	e	enum:DispatchGroup
GROUP_LDST_1110	sim/aarch64/decode.h	/^  GROUP_LDST_1110,$/;"	e	enum:DispatchGroup
GROUP_PSEUDO_0000	sim/aarch64/decode.h	/^  GROUP_PSEUDO_0000,$/;"	e	enum:DispatchGroup
GROUP_UNALLOC_0001	sim/aarch64/decode.h	/^  GROUP_UNALLOC_0001,$/;"	e	enum:DispatchGroup
GROUP_UNALLOC_0010	sim/aarch64/decode.h	/^  GROUP_UNALLOC_0010,$/;"	e	enum:DispatchGroup
GROUP_UNALLOC_0011	sim/aarch64/decode.h	/^  GROUP_UNALLOC_0011,$/;"	e	enum:DispatchGroup
GROW_VECT	gdb/ada-lang.h	156;"	d
GRP_COMDAT	include/elf/common.h	1102;"	d
GRP_ENTRY_SIZE	include/elf/external.h	316;"	d
GRP_MASKOS	include/elf/common.h	1103;"	d
GRP_MASKPROC	include/elf/common.h	1104;"	d
GR_NAMES	opcodes/epiphany-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/fr30-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/frv-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/iq2000-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/m32r-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/xc16x-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES	opcodes/xstormy16-desc.h	/^} GR_NAMES;$/;"	t	typeref:enum:gr_names
GR_NAMES_ACR	sim/cris/cris-desc.h	/^} GR_NAMES_ACR;$/;"	t	typeref:enum:gr_names_acr
GR_NAMES_PCREG	sim/cris/cris-desc.h	/^} GR_NAMES_PCREG;$/;"	t	typeref:enum:gr_names_pcreg
GR_NAMES_V32	sim/cris/cris-desc.h	/^} GR_NAMES_V32;$/;"	t	typeref:enum:gr_names_v32
GR_RB_NAMES	opcodes/xstormy16-desc.h	/^} GR_RB_NAMES;$/;"	t	typeref:enum:gr_rb_names
GR_REGNUM	gdb/hppa-linux-nat.c	190;"	d	file:
GReg	sim/aarch64/cpustate.h	/^typedef enum GReg$/;"	g
GReg	sim/aarch64/cpustate.h	/^} GReg;$/;"	t	typeref:enum:GReg
GRegister	sim/aarch64/cpustate.h	/^} GRegister;$/;"	t	typeref:union:GRegisterValue
GRegisterValue	sim/aarch64/cpustate.h	/^typedef union GRegisterValue$/;"	u
GS	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
GS	sim/rl78/rl78.c	296;"	d	file:
GS	sim/rx/rx.c	653;"	d	file:
GS2	sim/rx/rx.c	654;"	d	file:
GS_PREFIX_OPCODE	include/opcode/i386.h	67;"	d
GT	gdb/gdbserver/linux-aarch64-low.c	/^  GT = 0xc,$/;"	e	enum:aarch64_condition_codes	file:
GT	sim/aarch64/decode.h	/^  GT = 0xc, \/* meaning Z == 0 && N == V *\/$/;"	e	enum:CondCode
GT	sim/arm/armemu.h	36;"	d
GTBI	include/cgen/basic-ops.h	49;"	d
GTBI	sim/common/cgen-ops.h	55;"	d
GTDI	include/cgen/basic-ops.h	199;"	d
GTDI	sim/common/cgen-ops.h	205;"	d
GTHI	include/cgen/basic-ops.h	109;"	d
GTHI	sim/common/cgen-ops.h	115;"	d
GTQI	include/cgen/basic-ops.h	79;"	d
GTQI	sim/common/cgen-ops.h	85;"	d
GTSI	include/cgen/basic-ops.h	139;"	d
GTSI	sim/common/cgen-ops.h	145;"	d
GTUBI	include/cgen/basic-ops.h	53;"	d
GTUBI	sim/common/cgen-ops.h	59;"	d
GTUDI	include/cgen/basic-ops.h	203;"	d
GTUDI	sim/common/cgen-ops.h	209;"	d
GTUHI	include/cgen/basic-ops.h	113;"	d
GTUHI	sim/common/cgen-ops.h	119;"	d
GTUQI	include/cgen/basic-ops.h	83;"	d
GTUQI	sim/common/cgen-ops.h	89;"	d
GTUSI	include/cgen/basic-ops.h	143;"	d
GTUSI	sim/common/cgen-ops.h	149;"	d
GT_DIR	gdb/gnulib/import/tempname.h	27;"	d
GT_DIR	gdb/gnulib/import/tempname.h	31;"	d
GT_FILE	gdb/gnulib/import/tempname.h	26;"	d
GT_FILE	gdb/gnulib/import/tempname.h	30;"	d
GT_NOCREATE	gdb/gnulib/import/tempname.h	28;"	d
GT_NOCREATE	gdb/gnulib/import/tempname.h	32;"	d
GT_OFF	zlib/gzguts.h	214;"	d
GT_OFF	zlib/gzguts.h	217;"	d
GUARDLSB	sim/common/sim-fpu.c	145;"	d	file:
GUARDMASK	sim/common/sim-fpu.c	142;"	d	file:
GUARDMSB	sim/common/sim-fpu.c	144;"	d	file:
GUARDROUND	sim/common/sim-fpu.c	146;"	d	file:
GUESSPATHLEN	libiberty/getpwd.c	55;"	d	file:
GUESSPATHLEN	libiberty/getpwd.c	57;"	d	file:
GUI_COLOR_BGR_565	sim/bfin/gui.h	/^  GUI_COLOR_BGR_565,$/;"	e	enum:gui_color
GUI_COLOR_BGR_888	sim/bfin/gui.h	/^  GUI_COLOR_BGR_888,$/;"	e	enum:gui_color
GUI_COLOR_RGBA_8888	sim/bfin/gui.h	/^  GUI_COLOR_RGBA_8888,$/;"	e	enum:gui_color
GUI_COLOR_RGB_565	sim/bfin/gui.h	/^  GUI_COLOR_RGB_565,$/;"	e	enum:gui_color
GUI_COLOR_RGB_888	sim/bfin/gui.h	/^  GUI_COLOR_RGB_888,$/;"	e	enum:gui_color
GUNZIP	zlib/inflate.h	16;"	d
GZBUFSIZE	zlib/gzguts.h	156;"	d
GZIP	zlib/deflate.h	23;"	d
GZIP	zlib/gzguts.h	167;"	d
GZIP_STATE	zlib/deflate.h	56;"	d
GZLOG_H	zlib/examples/gzlog.h	49;"	d
GZ_APPEND	zlib/gzguts.h	162;"	d
GZ_NONE	zlib/gzguts.h	159;"	d
GZ_READ	zlib/gzguts.h	160;"	d
GZ_SUFFIX	zlib/minigzip.c	127;"	d	file:
GZ_SUFFIX	zlib/minigzip.c	45;"	d	file:
GZ_SUFFIX	zlib/minigzip.c	49;"	d	file:
GZ_SUFFIX	zlib/test/minigzip.c	131;"	d	file:
GZ_SUFFIX	zlib/test/minigzip.c	49;"	d	file:
GZ_SUFFIX	zlib/test/minigzip.c	53;"	d	file:
GZ_WRITE	zlib/gzguts.h	161;"	d
GZipStream	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^		public GZipStream(string fileName, CompressLevel level)$/;"	m	class:DotZLib.GZipStream
GZipStream	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^	public class GZipStream : Stream, IDisposable$/;"	c	namespace:DotZLib
GZipStream	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public GZipStream(string fileName)$/;"	m	class:DotZLib.GZipStream
GZipStreamTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    public class GZipStreamTests$/;"	c	namespace:DotZLibTests
GZipStream_WriteRead	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void GZipStream_WriteRead()$/;"	m	class:DotZLibTests.GZipStreamTests
G_FLD	gdb/score-tdep.c	40;"	d	file:
G_S	opcodes/arc-opc.c	1852;"	d	file:
G_methods_matcher	gdb/testsuite/gdb.python/py-xmethods.py	/^class G_methods_matcher(XMethodMatcher):$/;"	c
G_mul_worker	gdb/testsuite/gdb.python/py-xmethods.py	/^class G_mul_worker(XMethodWorker):$/;"	c
G_pos	opcodes/v850-opc.c	/^static unsigned long G_pos;$/;"	v	file:
G_size_diff_worker	gdb/testsuite/gdb.python/py-xmethods.py	/^class G_size_diff_worker(XMethodWorker):$/;"	c
G_size_mul_worker	gdb/testsuite/gdb.python/py-xmethods.py	/^class G_size_mul_worker(XMethodWorker):$/;"	c
Gamma	gdb/testsuite/gdb.cp/casts.cc	/^struct Gamma$/;"	s	file:
Gamma	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct Gamma$/;"	s	file:
Garply	gdb/testsuite/gdb.cp/templates.cc	/^class Garply {$/;"	c	file:
Gb	opcodes/i386-dis.c	278;"	d	file:
Gbnd	opcodes/i386-dis.c	279;"	d	file:
Gd	opcodes/i386-dis.c	281;"	d	file:
GdbExceptionChecker	gdb/contrib/excheck.py	/^class GdbExceptionChecker(gcc.GimplePass):$/;"	c
GdbOutputErrorFile	gdb/python/lib/gdb/__init__.py	/^class GdbOutputErrorFile (_GdbFile):$/;"	c
GdbOutputFile	gdb/python/lib/gdb/__init__.py	/^class GdbOutputFile (_GdbFile):$/;"	c
GdbSetPythonDirectory	gdb/python/lib/gdb/__init__.py	/^def GdbSetPythonDirectory(dir):$/;"	f
Gdq	opcodes/i386-dis.c	282;"	d	file:
GenericDebugHeader	include/hp-symtab.h	/^} GenericDebugHeader;$/;"	t	typeref:union:GenericDebugHeader_union
GenericDebugHeader_union	include/hp-symtab.h	/^typedef union GenericDebugHeader_union$/;"	u
Get	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public int Get()$/;"	m	class:DotZLib.CircularBuffer
Get	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public int Get(byte[] destination, int offset, int count)$/;"	m	class:DotZLib.CircularBuffer
GetCompressionRate	zlib/contrib/delphi/ZLib.pas	/^    function GetCompressionRate: Single;$/;"	f
GetConsoleFontSize	gdb/windows-nat.c	/^static GetConsoleFontSize_ftype *GetConsoleFontSize;$/;"	v	file:
GetConsoleFontSize	gdb/windows-nat.c	80;"	d	file:
GetConsoleFontSize_ftype	gdb/windows-nat.c	/^typedef COORD WINAPI (GetConsoleFontSize_ftype) (HANDLE, DWORD);$/;"	t	file:
GetCurrentConsoleFont	gdb/windows-nat.c	/^static GetCurrentConsoleFont_ftype *GetCurrentConsoleFont;$/;"	v	file:
GetCurrentConsoleFont	gdb/windows-nat.c	81;"	d	file:
GetCurrentConsoleFont_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (GetCurrentConsoleFont_ftype) (HANDLE, BOOL,$/;"	t	file:
GetDPRegRHS	sim/arm/armemu.c	/^GetDPRegRHS (ARMul_State * state, ARMword instr)$/;"	f	file:
GetDPSRegRHS	sim/arm/armemu.c	/^GetDPSRegRHS (ARMul_State * state, ARMword instr)$/;"	f	file:
GetIndexEntries	readline/doc/texi2html	/^sub GetIndexEntries$/;"	s
GetIndexPages	readline/doc/texi2html	/^sub GetIndexPages$/;"	s
GetIndexSummary	readline/doc/texi2html	/^sub GetIndexSummary$/;"	s
GetLS7RHS	sim/arm/armemu.c	/^GetLS7RHS (ARMul_State * state, ARMword instr)$/;"	f	file:
GetLSRegRHS	sim/arm/armemu.c	/^GetLSRegRHS (ARMul_State * state, ARMword instr)$/;"	f	file:
GetMax	gdb/testsuite/gdb.cp/templates.cc	/^T GetMax (T a, T b) {$/;"	f
GetModuleFileNameEx	gdb/windows-nat.c	/^    static GetModuleFileNameEx_ftype *GetModuleFileNameEx;$/;"	v	file:
GetModuleFileNameEx	gdb/windows-nat.c	/^  static GetModuleFileNameEx_ftype *GetModuleFileNameEx;$/;"	v	file:
GetModuleFileNameEx	gdb/windows-nat.c	121;"	d	file:
GetModuleFileNameEx_ftype	gdb/windows-nat.c	/^    typedef DWORD WINAPI (GetModuleFileNameEx_ftype) (HANDLE, HMODULE,$/;"	t	file:
GetModuleFileNameEx_ftype	gdb/windows-nat.c	/^  typedef DWORD WINAPI (GetModuleFileNameEx_ftype) (HANDLE, HMODULE, LPSTR, DWORD);$/;"	t	file:
GetModuleFileNameEx_name	gdb/windows-nat.c	129;"	d	file:
GetModuleFileNameEx_name	gdb/windows-nat.c	143;"	d	file:
GetModuleInformation	gdb/windows-nat.c	/^static GetModuleInformation_ftype *GetModuleInformation;$/;"	v	file:
GetModuleInformation	gdb/windows-nat.c	77;"	d	file:
GetModuleInformation_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (GetModuleInformation_ftype) (HANDLE, HMODULE,$/;"	t	file:
GetMsecSincePerfCounter	zlib/contrib/testzlib/testzlib.c	/^DWORD GetMsecSincePerfCounter(LARGE_INTEGER beginTime64,BOOL fComputeTimeQueryPerf)$/;"	f
GetRGB	sim/bfin/gui.c	/^  void (*GetRGB) (Uint32 pixel, const SDL_PixelFormat * const fmt, Uint8 *r, Uint8 *g, Uint8 *b);$/;"	m	struct:__anon818	file:
GetResRdtsc	zlib/contrib/testzlib/testzlib.c	/^LARGE_INTEGER GetResRdtsc(LARGE_INTEGER beginTime64,BOOL fComputeTimeQueryPerf)$/;"	f
GetWord	sim/arm/armvirt.c	/^GetWord (ARMul_State * state, ARMword address, int check)$/;"	f	file:
Get_Byte_Local_Data	sim/msp430/msp430-sim.c	/^} Get_Byte_Local_Data;$/;"	t	typeref:struct:__anon831	file:
Getopt::MySimple	readline/doc/texi2html	/^package Getopt::MySimple;$/;"	p
Gm	opcodes/i386-dis.c	283;"	d	file:
GmonsterPtypeString	gdb/testsuite/gdb.perf/gmonster-ptype-string.py	/^class GmonsterPtypeString(perftest.TestCaseWithBasicMeasurements):$/;"	c
GmonsterRuntoMain	gdb/testsuite/gdb.perf/gmonster-runto-main.py	/^class GmonsterRuntoMain(perftest.TestCaseWithBasicMeasurements):$/;"	c
GmonsterSelectFile	gdb/testsuite/gdb.perf/gmonster-select-file.py	/^class GmonsterSelectFile(perftest.TestCaseWithBasicMeasurements):$/;"	c
Gv	opcodes/i386-dis.c	280;"	d	file:
Gva	opcodes/i386-dis.c	284;"	d	file:
Gw	opcodes/i386-dis.c	285;"	d	file:
H	gdb/testsuite/gdb.cp/koenig.cc	/^namespace H$/;"	n	file:
H	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace H{ int x; }$/;"	n	file:
H	gdb/testsuite/gdb.cp/nsusing.cc	/^  namespace H$/;"	n	namespace:G	file:
H	gdb/testsuite/gdb.cp/operator.cc	/^class H$/;"	c	file:
H	sim/aarch64/cpustate.h	/^  int16_t      H[8];$/;"	m	union:FRegisterValue
H	sim/h8300/compile.c	450;"	d	file:
H2BE	sim/common/sim-endian.h	171;"	d
H2BE	sim/ppc/sim-endian.h	317;"	d
H2BE_1	sim/common/sim-endian.h	92;"	d
H2BE_1	sim/ppc/sim-endian.h	248;"	d
H2BE_16	sim/common/sim-endian.h	96;"	d
H2BE_2	sim/common/sim-endian.h	93;"	d
H2BE_2	sim/ppc/sim-endian.h	249;"	d
H2BE_4	sim/common/sim-endian.h	94;"	d
H2BE_4	sim/ppc/sim-endian.h	250;"	d
H2BE_8	sim/common/sim-endian.h	95;"	d
H2BE_8	sim/ppc/sim-endian.h	251;"	d
H2BE_cell	sim/common/sim-endian.h	248;"	d
H2BE_cell	sim/ppc/sim-endian.h	389;"	d
H2BE_word	sim/common/sim-endian.h	224;"	d
H2BE_word	sim/common/sim-endian.h	233;"	d
H2BE_word	sim/ppc/sim-endian.h	366;"	d
H2BE_word	sim/ppc/sim-endian.h	375;"	d
H2LE	sim/common/sim-endian.h	193;"	d
H2LE	sim/ppc/sim-endian.h	337;"	d
H2LE_1	sim/common/sim-endian.h	106;"	d
H2LE_1	sim/ppc/sim-endian.h	260;"	d
H2LE_16	sim/common/sim-endian.h	110;"	d
H2LE_2	sim/common/sim-endian.h	107;"	d
H2LE_2	sim/ppc/sim-endian.h	261;"	d
H2LE_4	sim/common/sim-endian.h	108;"	d
H2LE_4	sim/ppc/sim-endian.h	262;"	d
H2LE_8	sim/common/sim-endian.h	109;"	d
H2LE_8	sim/ppc/sim-endian.h	263;"	d
H2LE_cell	sim/common/sim-endian.h	250;"	d
H2LE_cell	sim/ppc/sim-endian.h	391;"	d
H2LE_word	sim/common/sim-endian.h	226;"	d
H2LE_word	sim/common/sim-endian.h	235;"	d
H2LE_word	sim/ppc/sim-endian.h	368;"	d
H2LE_word	sim/ppc/sim-endian.h	377;"	d
H2T	sim/common/sim-endian.h	137;"	d
H2T	sim/ppc/sim-endian.h	287;"	d
H2T_1	sim/common/sim-endian.h	120;"	d
H2T_1	sim/ppc/sim-endian.h	272;"	d
H2T_16	sim/common/sim-endian.h	124;"	d
H2T_2	sim/common/sim-endian.h	121;"	d
H2T_2	sim/ppc/sim-endian.h	273;"	d
H2T_4	sim/common/sim-endian.h	122;"	d
H2T_4	sim/ppc/sim-endian.h	274;"	d
H2T_8	sim/common/sim-endian.h	123;"	d
H2T_8	sim/ppc/sim-endian.h	275;"	d
H2T_M	sim/common/sim-n-core.h	386;"	d
H2T_M	sim/common/sim-n-core.h	45;"	d
H2T_N	sim/ppc/corefile-n.h	28;"	d
H2T_N	sim/ppc/corefile-n.h	94;"	d
H2T_N	sim/ppc/vm_n.h	131;"	d
H2T_N	sim/ppc/vm_n.h	28;"	d
H2T_cell	sim/common/sim-endian.h	246;"	d
H2T_cell	sim/ppc/sim-endian.h	387;"	d
H2T_word	sim/common/sim-endian.h	222;"	d
H2T_word	sim/common/sim-endian.h	231;"	d
H2T_word	sim/ppc/sim-endian.h	364;"	d
H2T_word	sim/ppc/sim-endian.h	373;"	d
H8300H_MSIZE	sim/h8300/sim-main.h	31;"	d
H8300S_MSIZE	sim/h8300/sim-main.h	32;"	d
H8300_MAX_NUM_REGS	gdb/h8300-tdep.c	59;"	d	file:
H8300_MSIZE	sim/h8300/sim-main.h	26;"	d
H8300_OPTIONS	sim/h8300/compile.c	/^} H8300_OPTIONS;$/;"	t	typeref:enum:__anon777	file:
HAD_CARRY_BORROW	sim/testsuite/common/alu-n-tst.h	22;"	d
HAD_CARRY_BORROW	sim/testsuite/common/alu-n-tst.h	250;"	d
HAD_OVERFLOW	sim/testsuite/common/alu-n-tst.h	23;"	d
HAD_OVERFLOW	sim/testsuite/common/alu-n-tst.h	249;"	d
HAIRY_LIBRARY_HANDLING	gdb/gnulib/import/msvc-inval.h	56;"	d
HALF_BFD_SIZE_TYPE	bfd/bfd-in.h	194;"	d
HALF_BFD_SIZE_TYPE	bfd/bfd-in2.h	201;"	d
HALT_INSTRUCTION	sim/mips/sim-main.h	657;"	d
HALT_INSTRUCTION2	sim/mips/sim-main.h	658;"	d
HALT_INSTRUCTION_MASK	sim/mips/sim-main.h	655;"	d
HALT_NYI	sim/aarch64/simulator.c	58;"	d	file:
HALT_UNALLOC	sim/aarch64/simulator.c	45;"	d	file:
HANDLE_EXCEPTION_HANDLED	gdb/windows-nat.c	/^  HANDLE_EXCEPTION_HANDLED,$/;"	e	enum:__anon1739	file:
HANDLE_EXCEPTION_IGNORED	gdb/windows-nat.c	/^  HANDLE_EXCEPTION_IGNORED$/;"	e	enum:__anon1739	file:
HANDLE_EXCEPTION_UNHANDLED	gdb/windows-nat.c	/^  HANDLE_EXCEPTION_UNHANDLED = 0,$/;"	e	enum:__anon1739	file:
HANDLE_MULTIBYTE	gdb/gnulib/import/fnmatch.c	119;"	d	file:
HANDLE_MULTIBYTE	readline/rlmbutil.h	48;"	d
HANDLE_MULTIBYTE	readline/rlmbutil.h	55;"	d
HANDLE_SIGNALS	readline/rlconf.h	33;"	d
HARD_A_REGNUM	gdb/m68hc11-tdep.c	86;"	d	file:
HARD_B_REGNUM	gdb/m68hc11-tdep.c	87;"	d	file:
HARD_CCR_REGNUM	gdb/m68hc11-tdep.c	88;"	d	file:
HARD_D_REGNUM	gdb/m68hc11-tdep.c	81;"	d	file:
HARD_FLOATING_POINT	sim/common/sim-config.h	245;"	d
HARD_FLOATING_POINT	sim/ppc/std-config.h	207;"	d
HARD_LOCALE_H_	gdb/gnulib/import/hard-locale.h	19;"	d
HARD_PAGE_REGNUM	gdb/m68hc11-tdep.c	95;"	d	file:
HARD_PC_REGNUM	gdb/m68hc11-tdep.c	84;"	d	file:
HARD_SP_REGNUM	gdb/m68hc11-tdep.c	83;"	d	file:
HARD_X_REGNUM	gdb/m68hc11-tdep.c	80;"	d	file:
HARD_Y_REGNUM	gdb/m68hc11-tdep.c	82;"	d	file:
HASHSIZE	gdb/buildsym.h	49;"	d
HASHWORDBITS	intl/hash-string.h	30;"	d
HASH_CHECK	bfd/coff-ppc.c	81;"	d	file:
HASH_CHECK	bfd/coff-ppc.c	95;"	d	file:
HASH_CHECK_DCL	bfd/coff-ppc.c	79;"	d	file:
HASH_CHECK_DCL	bfd/coff-ppc.c	93;"	d	file:
HASH_CHECK_INIT	bfd/coff-ppc.c	80;"	d	file:
HASH_CHECK_INIT	bfd/coff-ppc.c	94;"	d	file:
HASH_INSN	opcodes/sparc-dis.c	54;"	d	file:
HASH_P	opcodes/arc-nps400-tbl.h	423;"	d
HASH_PC	sim/common/cgen-scache.c	89;"	d	file:
HASH_SIZE	gdb/ada-lang.c	303;"	d	file:
HASH_SIZE	opcodes/sparc-dis.c	49;"	d	file:
HASH_TABLE_SIZE	gdb/gnulib/import/malloca.c	68;"	d	file:
HAS_AVX	gdb/common/x86-xstate.h	64;"	d
HAS_AVX512	gdb/common/x86-xstate.h	65;"	d
HAS_DEBUG	bfd/bfd-in2.h	6883;"	d
HAS_DEVICE	gdb/gnulib/import/filename.h	34;"	d
HAS_DEVICE	intl/dcigettext.c	202;"	d	file:
HAS_DEVICE	intl/l10nflist.c	73;"	d	file:
HAS_DEVICE	intl/relocatable.c	73;"	d	file:
HAS_DOS_DRIVE_SPEC	include/filenames.h	69;"	d
HAS_DRIVE_SPEC	include/filenames.h	42;"	d
HAS_DRIVE_SPEC	include/filenames.h	51;"	d
HAS_DRIVE_SPEC_1	include/filenames.h	60;"	d
HAS_LINENO	bfd/bfd-in2.h	6880;"	d
HAS_LOCALS	bfd/bfd-in2.h	6890;"	d
HAS_MPX	gdb/common/x86-xstate.h	63;"	d
HAS_NOMMU	gdb/nat/linux-ptrace.h	30;"	d
HAS_NOMMU	gdb/testsuite/gdb.threads/clone-new-thread-event.c	33;"	d	file:
HAS_NOMMU	gdb/testsuite/gdb.threads/current-lwp-dead.c	36;"	d	file:
HAS_PKRU	gdb/common/x86-xstate.h	66;"	d
HAS_RELOC	bfd/bfd-in2.h	6873;"	d
HAS_SVE_STATE	gdb/nat/aarch64-sve-linux-ptrace.h	35;"	d
HAS_SYMS	bfd/bfd-in2.h	6886;"	d
HAS_TARGET_DRIVE_SPEC	gdb/filesystem.h	45;"	d
HAVE_ABORT	gdb/testsuite/gdb.base/auxv.c	27;"	d	file:
HAVE_ALLOCA	intl/dcigettext.c	34;"	d	file:
HAVE_ALLOCA	intl/loadmsgcat.c	39;"	d	file:
HAVE_ALLOCA	intl/localealias.c	40;"	d	file:
HAVE_AM30	opcodes/m10300-dis.c	29;"	d	file:
HAVE_AM33	opcodes/m10300-dis.c	28;"	d	file:
HAVE_AM33_2	opcodes/m10300-dis.c	27;"	d	file:
HAVE_CASE_INSENSITIVE_FILE_SYSTEM	include/filenames.h	40;"	d
HAVE_CASE_INSENSITIVE_FILE_SYSTEM	include/filenames.h	48;"	d
HAVE_CPLUS_STRUCT	gdb/gdbtypes.h	1256;"	d
HAVE_CPU_CRISV0F	sim/cris/cris-desc.h	34;"	d
HAVE_CPU_CRISV10F	sim/cris/cris-desc.h	37;"	d
HAVE_CPU_CRISV32F	sim/cris/cris-desc.h	38;"	d
HAVE_CPU_CRISV3F	sim/cris/cris-desc.h	35;"	d
HAVE_CPU_CRISV8F	sim/cris/cris-desc.h	36;"	d
HAVE_CPU_EPIPHANYBF	opcodes/epiphany-desc.h	40;"	d
HAVE_CPU_EPIPHANYMF	opcodes/epiphany-desc.h	41;"	d
HAVE_CPU_FR30BF	opcodes/fr30-desc.h	40;"	d
HAVE_CPU_FRVBF	opcodes/frv-desc.h	40;"	d
HAVE_CPU_IP2KBF	opcodes/ip2k-desc.h	40;"	d
HAVE_CPU_IQ10BF	opcodes/iq2000-desc.h	41;"	d
HAVE_CPU_IQ2000BF	opcodes/iq2000-desc.h	40;"	d
HAVE_CPU_LM32BF	opcodes/lm32-desc.h	40;"	d
HAVE_CPU_M16CBF	opcodes/m32c-desc.h	40;"	d
HAVE_CPU_M32CBF	opcodes/m32c-desc.h	41;"	d
HAVE_CPU_M32R2F	opcodes/m32r-desc.h	42;"	d
HAVE_CPU_M32RBF	opcodes/m32r-desc.h	40;"	d
HAVE_CPU_M32RXF	opcodes/m32r-desc.h	41;"	d
HAVE_CPU_MEPF	opcodes/mep-desc.h	40;"	d
HAVE_CPU_MS1BF	opcodes/mt-desc.h	40;"	d
HAVE_CPU_MS1_003BF	opcodes/mt-desc.h	41;"	d
HAVE_CPU_MS2BF	opcodes/mt-desc.h	42;"	d
HAVE_CPU_OR1K32BF	opcodes/or1k-desc.h	40;"	d
HAVE_CPU_OR1K64BF	opcodes/or1k-desc.h	41;"	d
HAVE_CPU_SH64	sim/sh64/sh-desc.h	34;"	d
HAVE_CPU_XC16XBF	opcodes/xc16x-desc.h	40;"	d
HAVE_CPU_XSTORMY16	opcodes/xstormy16-desc.h	40;"	d
HAVE_DOS_BASED_FILE_SYSTEM	include/filenames.h	37;"	d
HAVE_DOS_BASED_FILE_SYSTEM	libiberty/basename.c	28;"	d	file:
HAVE_DOS_BASED_FILE_SYSTEM	libiberty/make-relative-prefix.c	81;"	d	file:
HAVE_ENVIRON_DECL	include/environ.h	34;"	d
HAVE_FSTAT	sim/ppc/emul_unix.c	48;"	d	file:
HAVE_FSTATFS	sim/ppc/emul_netbsd.c	100;"	d	file:
HAVE_FSTATFS	sim/ppc/emul_netbsd.c	106;"	d	file:
HAVE_F_GETFD	gdb/common/filestuff.c	35;"	d	file:
HAVE_GETDIRENTRIES	sim/ppc/emul_netbsd.c	107;"	d	file:
HAVE_GETRUSAGE	sim/ppc/emul_netbsd.c	50;"	d	file:
HAVE_GETRUSAGE	sim/ppc/emul_unix.c	102;"	d	file:
HAVE_GNAT_AUX_INFO	gdb/gdbtypes.h	1270;"	d
HAVE_HOST_EXECUTABLE_SUFFIX	libiberty/make-relative-prefix.c	82;"	d	file:
HAVE_INLINE	sim/common/sim-inline.h	286;"	d
HAVE_IS_TRIVIALLY_CONSTRUCTIBLE	gdb/common/traits.h	41;"	d
HAVE_IS_TRIVIALLY_COPYABLE	gdb/common/traits.h	33;"	d
HAVE_LOCALE_NULL	intl/localename.c	374;"	d	file:
HAVE_LONGLONG	sim/common/cgen-types.h	34;"	d
HAVE_LONGLONG	sim/common/cgen-types.h	37;"	d
HAVE_LSTAT	sim/ppc/emul_unix.c	47;"	d	file:
HAVE_MEMCPY	zlib/zutil.h	218;"	d
HAVE_MEMPCPY	intl/localealias.c	82;"	d	file:
HAVE_MMAP	intl/loadmsgcat.c	74;"	d	file:
HAVE_MMAP	intl/loadmsgcat.c	75;"	d	file:
HAVE_MMAP	intl/loadmsgcat.c	77;"	d	file:
HAVE_MMAP	readline/histfile.c	58;"	d	file:
HAVE_MPROTECT	bfd/bfdwin.c	32;"	d	file:
HAVE_OPENAT_SUPPORT	gdb/gnulib/import/getcwd.c	34;"	d	file:
HAVE_OPENAT_SUPPORT	gdb/gnulib/import/getcwd.c	36;"	d	file:
HAVE_PARALLEL_INSNS	sim/sh64/eng-compact.h	11;"	d
HAVE_PARALLEL_INSNS	sim/sh64/eng-media.h	11;"	d
HAVE_PRPSINFO32_T	bfd/hosts/x86-64linux.h	45;"	d
HAVE_PRPSINFO32_T	bfd/hosts/x86-64linux.h	46;"	d
HAVE_PRPSINFO32_T_PR_PID	bfd/hosts/x86-64linux.h	47;"	d
HAVE_PRPSINFO32_T_PR_PID	bfd/hosts/x86-64linux.h	48;"	d
HAVE_PRSTATUS32_T	bfd/hosts/x86-64linux.h	50;"	d
HAVE_PRSTATUS32_T	bfd/hosts/x86-64linux.h	51;"	d
HAVE_REGSETS	gdb/gdbserver/proc-service.c	37;"	d	file:
HAVE_SELECT	readline/posixselect.h	25;"	d
HAVE_SNPRINTF	gdb/python/python-internal.h	85;"	d
HAVE_SOCKETS	gdb/common/filestuff.c	31;"	d	file:
HAVE_SOCKETS	gdb/common/filestuff.c	36;"	d	file:
HAVE_STACK_ALLOCA	gdb/testsuite/gdb.base/funcargs.c	12;"	d	file:
HAVE_STACK_ALLOCA	gdb/testsuite/gdb.base/funcargs.c	16;"	d	file:
HAVE_STACK_ALLOCA	gdb/testsuite/gdb.base/funcargs.c	8;"	d	file:
HAVE_STAT	sim/ppc/emul_unix.c	46;"	d	file:
HAVE_STRCOLL	readline/rldefs.h	34;"	d
HAVE_SVR4_PTYS	readline/examples/rlfe/os.h	246;"	d
HAVE_SVR4_PTYS	readline/examples/rlfe/pty.c	71;"	d	file:
HAVE_SYS_TERMIOS_H	sim/ppc/emul_unix.c	68;"	d	file:
HAVE_SYS_TERMIO_H	sim/ppc/emul_unix.c	89;"	d	file:
HAVE_TCGETATTR	sim/ppc/emul_unix.c	69;"	d	file:
HAVE_TERMIOS_STRUCTURE	sim/ppc/emul_unix.c	72;"	d	file:
HAVE_TERMIO_STRUCTURE	sim/ppc/emul_unix.c	82;"	d	file:
HAVE_TERMIO_STRUCTURE	sim/ppc/emul_unix.c	92;"	d	file:
HAVE_VSNPRINTF	zlib/gzguts.h	59;"	d
HAVE_VSNPRINTF	zlib/gzguts.h	65;"	d
HAVE_VSNPRINTF	zlib/gzguts.h	71;"	d
HAVE___FSETLOCKING	intl/localealias.c	83;"	d	file:
HAVE_networking	sim/m32c/main.c	35;"	d	file:
HCRC	zlib/inflate.h	/^    HCRC,       \/* i: waiting for header crc (gzip) *\/$/;"	e	enum:__anon979
HCRC_STATE	zlib/deflate.h	61;"	d
HCRC_UPDATE	zlib/deflate.c	755;"	d	file:
HDRR	include/coff/sym.h	/^	} HDRR, *pHDRR; $/;"	t	typeref:struct:__anon1566
HEAD	zlib/examples/gzlog.c	316;"	d	file:
HEAD	zlib/inflate.h	/^    HEAD = 16180,   \/* i: waiting for magic header *\/$/;"	e	enum:__anon979
HEADER	gdb/testsuite/gdb.linespec/base/one/header.h	19;"	d
HEADER	gdb/testsuite/gdb.linespec/base/two/header.h	22;"	d
HEADER	gdb/testsuite/gdb.linespec/base/two/header.h	23;"	d
HEADER_FILES	gdb/stabsread.h	107;"	d
HEADER_OFFSET	include/aout/encap.h	92;"	d
HEADER_OFFSET	include/aout/encap.h	98;"	d
HEADER_SEEK	include/aout/encap.h	101;"	d
HEADER_SIZE	gdb/gnulib/import/malloca.c	54;"	d	file:
HEAP_SIZE	zlib/deflate.h	45;"	d
HELD_SP	sim/cr16/cr16_sim.h	227;"	d
HELD_SP	sim/d10v/d10v_sim.h	247;"	d
HELD_SPI_IDX	sim/d10v/interp.c	/^    HELD_SPI_IDX = 0,$/;"	e	enum:__anon502	file:
HELD_SPU_IDX	sim/d10v/interp.c	/^    HELD_SPU_IDX = 1$/;"	e	enum:__anon502	file:
HELLO	gdb/testsuite/gdb.perf/gm-hello.cc	20;"	d	file:
HELLO	gdb/testsuite/gdb.perf/gm-hello.cc	22;"	d	file:
HEX	bfd/srec.c	116;"	d	file:
HEX	bfd/tekhex.c	92;"	d	file:
HEX	bfd/verilog.c	66;"	d	file:
HEX2	bfd/ihex.c	135;"	d	file:
HEX4	bfd/ihex.c	136;"	d	file:
HEXCHAR_TO_INT	gdb/opencl-lang.c	429;"	d	file:
HEXVALUE	readline/chardefs.h	123;"	d
HEX_0	opcodes/sh-opc.h	/^    HEX_0,$/;"	e	enum:__anon61
HEX_00YY	opcodes/sh-opc.h	/^    HEX_00YY,$/;"	e	enum:__anon61
HEX_1	opcodes/sh-opc.h	/^    HEX_1,$/;"	e	enum:__anon61
HEX_2	opcodes/sh-opc.h	/^    HEX_2,$/;"	e	enum:__anon61
HEX_3	opcodes/sh-opc.h	/^    HEX_3,$/;"	e	enum:__anon61
HEX_4	opcodes/sh-opc.h	/^    HEX_4,$/;"	e	enum:__anon61
HEX_5	opcodes/sh-opc.h	/^    HEX_5,$/;"	e	enum:__anon61
HEX_6	opcodes/sh-opc.h	/^    HEX_6,$/;"	e	enum:__anon61
HEX_7	opcodes/sh-opc.h	/^    HEX_7,$/;"	e	enum:__anon61
HEX_8	opcodes/sh-opc.h	/^    HEX_8,$/;"	e	enum:__anon61
HEX_9	opcodes/sh-opc.h	/^    HEX_9,$/;"	e	enum:__anon61
HEX_A	opcodes/sh-opc.h	/^    HEX_A,$/;"	e	enum:__anon61
HEX_B	opcodes/sh-opc.h	/^    HEX_B,$/;"	e	enum:__anon61
HEX_C	opcodes/sh-opc.h	/^    HEX_C,$/;"	e	enum:__anon61
HEX_D	opcodes/sh-opc.h	/^    HEX_D,$/;"	e	enum:__anon61
HEX_E	opcodes/sh-opc.h	/^    HEX_E,$/;"	e	enum:__anon61
HEX_F	opcodes/sh-opc.h	/^    HEX_F,$/;"	e	enum:__anon61
HEX_TABLE_INITIALIZED	libiberty/hex.c	150;"	d	file:
HEX_XX00	opcodes/sh-opc.h	/^    HEX_XX00,$/;"	e	enum:__anon61
HH	opcodes/ppc-opc.c	2630;"	d	file:
HI	gdb/testsuite/gdb.cp/enum-class.cc	/^  HI = 23, THERE$/;"	m	class:E2	file:
HI	gdb/testsuite/gdb.cp/enum-class.cc	/^  HI = 7, THERE$/;"	m	class:E1	file:
HI	include/cgen/basic-modes.h	/^typedef int16_t HI;$/;"	t
HI	sim/aarch64/decode.h	/^  HI = 0x8, \/* meaning C == 1 && Z == 0 *\/$/;"	e	enum:CondCode
HI	sim/arm/armemu.h	32;"	d
HI	sim/common/cgen-types.h	/^typedef signed16 HI;$/;"	t
HI	sim/m32c/cpu.h	/^typedef unsigned short HI;$/;"	t
HI	sim/mips/sim-main.h	336;"	d
HI	sim/rl78/cpu.h	/^typedef uint16_t HI;$/;"	t
HI	sim/rx/cpu.h	/^typedef uint16_t HI;$/;"	t
HI	sim/testsuite/sim/bfin/test.h	44;"	d
HIDDEN_FILE	readline/complete.c	80;"	d	file:
HIGH	sim/arm/armdefs.h	25;"	d
HIGHABORT	sim/arm/armvirt.c	42;"	d	file:
HIGHBIT	bfd/vms-alpha.c	1712;"	d	file:
HIGHLOW	sim/arm/armdefs.h	27;"	d
HIGH_BOUND_DEFAULT	gdb/expression.h	/^  HIGH_BOUND_DEFAULT,$/;"	e	enum:range_type
HIGH_BYTE	sim/h8300/compile.c	442;"	d	file:
HIGH_BYTE_POSN	gdb/common/common-utils.c	239;"	d	file:
HIGH_NIBBLE	gdb/valprint.c	1654;"	d	file:
HIGH_ONE	gdb/valprint.c	1473;"	d	file:
HIGH_RETURN_REGNUM	gdb/i386-tdep.c	2779;"	d	file:
HIGH_TWO	gdb/valprint.c	1479;"	d	file:
HIGH_ZERO	gdb/valprint.c	1468;"	d	file:
HIHISTORY	sim/mips/sim-main.h	467;"	d
HILITE	gdb/tui/tui-data.h	71;"	d
HINT	gdb/arch/aarch64-insn.h	/^  HINT            = 0xd503201f,$/;"	e	enum:aarch64_opcodes
HINT	opcodes/mips-formats.h	38;"	d
HINT_ARRAY	gdb/guile/scm-pretty-print.c	/^  HINT_ARRAY,$/;"	e	enum:display_hint	file:
HINT_ERROR	gdb/guile/scm-pretty-print.c	/^  HINT_ERROR,$/;"	e	enum:display_hint	file:
HINT_MAP	gdb/guile/scm-pretty-print.c	/^  HINT_MAP,$/;"	e	enum:display_hint	file:
HINT_NONE	gdb/guile/scm-pretty-print.c	/^  HINT_NONE,$/;"	e	enum:display_hint	file:
HINT_STRING	gdb/guile/scm-pretty-print.c	/^  HINT_STRING$/;"	e	enum:display_hint	file:
HISTENT_BYTES	readline/history.h	53;"	d
HISTORY_APPEND	readline/histlib.h	76;"	d
HISTORY_OVERWRITE	readline/histlib.h	77;"	d
HISTORY_QUOTE_CHARACTERS	readline/histexpand.c	52;"	d	file:
HISTORY_STATE	readline/history.h	/^} HISTORY_STATE;$/;"	t	typeref:struct:_hist_state
HISTORY_WORD_DELIMITERS	readline/histexpand.c	51;"	d	file:
HIST_ENTRY	readline/history.h	/^} HIST_ENTRY;$/;"	t	typeref:struct:_hist_entry
HIST_LEN	sim/erc32/sis.c	40;"	d	file:
HIST_TIMESTAMP_START	readline/histfile.c	107;"	d	file:
HI_LOW_ORDER	bfd/coff-arm.c	990;"	d	file:
HItype	sim/ppc/double.c	29;"	d	file:
HItype	sim/ppc/dp-bit.c	/^typedef int HItype __attribute__ ((mode (HI)));$/;"	t	file:
HLEPrefixAny	opcodes/i386-opc.h	445;"	d
HLEPrefixLock	opcodes/i386-opc.h	444;"	d
HLEPrefixNone	opcodes/i386-opc.h	443;"	d
HLEPrefixOk	opcodes/i386-opc.h	/^  HLEPrefixOk,$/;"	e	enum:__anon67
HLEPrefixRelease	opcodes/i386-opc.h	446;"	d
HLE_Fixup1	opcodes/i386-dis.c	/^HLE_Fixup1 (int bytemode, int sizeflag)$/;"	f	file:
HLE_Fixup2	opcodes/i386-dis.c	/^HLE_Fixup2 (int bytemode, int sizeflag)$/;"	f	file:
HLE_Fixup3	opcodes/i386-dis.c	/^HLE_Fixup3 (int bytemode, int sizeflag)$/;"	f	file:
HOOK_LEN	gdb/cli/cli-script.c	1386;"	d	file:
HOOK_POST_LEN	gdb/cli/cli-script.c	1388;"	d	file:
HOOK_POST_STRING	gdb/cli/cli-script.c	1387;"	d	file:
HOOK_STRING	gdb/cli/cli-script.c	1385;"	d	file:
HOSTIO_H	gdb/gdbserver/hostio.h	20;"	d
HOSTIO_PATH_MAX	gdb/gdbserver/hostio.c	60;"	d	file:
HOSTIO_PATH_MAX	gdb/gdbserver/hostio.c	62;"	d	file:
HOST_BIG_ENDIAN	sim/erc32/sis.h	24;"	d
HOST_BIG_ENDIAN_P	bfd/hosts/vaxbsd.h	31;"	d
HOST_BIG_ENDIAN_P	bfd/hosts/vaxult.h	27;"	d
HOST_BIG_ENDIAN_P	bfd/hosts/vaxult2.h	27;"	d
HOST_BYTE_ORDER	sim/common/sim-config.h	38;"	d
HOST_BYTE_ORDER	sim/common/sim-config.h	40;"	d
HOST_CALLBACK_MAGIC	include/gdb/callback.h	193;"	d
HOST_CHARSET	include/safe-ctype.h	45;"	d
HOST_CHARSET	include/safe-ctype.h	49;"	d
HOST_CHARSET	include/safe-ctype.h	51;"	d
HOST_CHARSET_ASCII	include/safe-ctype.h	40;"	d
HOST_CHARSET_EBCDIC	include/safe-ctype.h	41;"	d
HOST_CHARSET_UNKNOWN	include/safe-ctype.h	39;"	d
HOST_CHAR_BIT	gdb/common/host-defs.h	38;"	d
HOST_CHAR_BIT	gdb/common/host-defs.h	40;"	d
HOST_DATA_START_ADDR	bfd/hosts/decstation.h	32;"	d
HOST_DATA_START_ADDR	bfd/hosts/dpx2.h	26;"	d
HOST_DATA_START_ADDR	bfd/hosts/i386bsd.h	43;"	d
HOST_DATA_START_ADDR	bfd/hosts/i386sco.h	25;"	d
HOST_DATA_START_ADDR	bfd/hosts/mipsmach3.h	28;"	d
HOST_DATA_START_ADDR	bfd/hosts/news-mips.h	30;"	d
HOST_DATA_START_ADDR	bfd/hosts/riscos.h	28;"	d
HOST_DATA_START_ADDR	bfd/hosts/symmetry.h	33;"	d
HOST_DEFS_H	gdb/common/host-defs.h	20;"	d
HOST_ENDIANNESS	gdb/ctf.c	269;"	d	file:
HOST_ESCAPE_CHAR	gdb/charset.h	156;"	d
HOST_EXECUTABLE_SUFFIX	libiberty/make-relative-prefix.c	83;"	d	file:
HOST_LITTLE_ENDIAN	sim/erc32/sis.h	27;"	d
HOST_LONGS_FOR_BITS	sim/common/cgen-defs.h	24;"	d
HOST_LONG_WORD_SIZE	opcodes/bfin-dis.c	36;"	d	file:
HOST_LONG_WORD_SIZE	sim/bfin/bfin-sim.c	33;"	d	file:
HOST_MACHINE_ARCH	bfd/hosts/decstation.h	28;"	d
HOST_MACHINE_ARCH	bfd/hosts/i386bsd.h	33;"	d
HOST_MACHINE_ARCH	bfd/hosts/i386mach3.h	42;"	d
HOST_MACHINE_ARCH	bfd/hosts/mipsbsd.h	26;"	d
HOST_MACHINE_ARCH	bfd/hosts/mipsmach3.h	26;"	d
HOST_MACHINE_ARCH	bfd/hosts/news-mips.h	27;"	d
HOST_MACHINE_ARCH	bfd/hosts/vaxbsd.h	27;"	d
HOST_MACHINE_ARCH	bfd/hosts/vaxlinux.h	21;"	d
HOST_MACHINE_ARCH	bfd/hosts/vaxult.h	23;"	d
HOST_MACHINE_ARCH	bfd/hosts/vaxult2.h	23;"	d
HOST_PAGE_SIZE	bfd/hosts/decstation.h	26;"	d
HOST_PAGE_SIZE	bfd/hosts/i386bsd.h	32;"	d
HOST_PAGE_SIZE	bfd/hosts/i386mach3.h	40;"	d
HOST_PAGE_SIZE	bfd/hosts/mipsbsd.h	24;"	d
HOST_PAGE_SIZE	bfd/hosts/mipsmach3.h	24;"	d
HOST_PAGE_SIZE	bfd/hosts/news-mips.h	25;"	d
HOST_PAGE_SIZE	bfd/hosts/pc532mach.h	40;"	d
HOST_PAGE_SIZE	bfd/hosts/vaxbsd.h	26;"	d
HOST_PAGE_SIZE	bfd/hosts/vaxult.h	22;"	d
HOST_PAGE_SIZE	bfd/hosts/vaxult2.h	22;"	d
HOST_SEGMENT_SIZE	bfd/hosts/i386mach3.h	41;"	d
HOST_SEGMENT_SIZE	bfd/hosts/pc532mach.h	41;"	d
HOST_STACK_END_ADDR	bfd/hosts/decstation.h	33;"	d
HOST_STACK_END_ADDR	bfd/hosts/dpx2.h	27;"	d
HOST_STACK_END_ADDR	bfd/hosts/i386bsd.h	42;"	d
HOST_STACK_END_ADDR	bfd/hosts/i386bsd.h	46;"	d
HOST_STACK_END_ADDR	bfd/hosts/i386mach3.h	44;"	d
HOST_STACK_END_ADDR	bfd/hosts/mipsbsd.h	30;"	d
HOST_STACK_END_ADDR	bfd/hosts/mipsmach3.h	29;"	d
HOST_STACK_END_ADDR	bfd/hosts/news-mips.h	31;"	d
HOST_STACK_END_ADDR	bfd/hosts/pc532mach.h	43;"	d
HOST_STACK_END_ADDR	bfd/hosts/riscos.h	29;"	d
HOST_STACK_END_ADDR	bfd/hosts/symmetry.h	28;"	d
HOST_STACK_END_ADDR	bfd/hosts/symmetry.h	34;"	d
HOST_STACK_END_ADDR	bfd/hosts/vaxbsd.h	30;"	d
HOST_STACK_END_ADDR	bfd/hosts/vaxult.h	26;"	d
HOST_STACK_END_ADDR	bfd/hosts/vaxult2.h	26;"	d
HOST_STACK_START_ADDR	bfd/hosts/i386sco.h	26;"	d
HOST_TEXT_START_ADDR	bfd/hosts/decstation.h	31;"	d
HOST_TEXT_START_ADDR	bfd/hosts/i386bsd.h	34;"	d
HOST_TEXT_START_ADDR	bfd/hosts/i386mach3.h	43;"	d
HOST_TEXT_START_ADDR	bfd/hosts/mipsbsd.h	29;"	d
HOST_TEXT_START_ADDR	bfd/hosts/mipsmach3.h	27;"	d
HOST_TEXT_START_ADDR	bfd/hosts/news-mips.h	29;"	d
HOST_TEXT_START_ADDR	bfd/hosts/pc532mach.h	42;"	d
HOST_TEXT_START_ADDR	bfd/hosts/riscos.h	27;"	d
HOST_TEXT_START_ADDR	bfd/hosts/symmetry.h	27;"	d
HOST_TEXT_START_ADDR	bfd/hosts/symmetry.h	32;"	d
HOST_TEXT_START_ADDR	bfd/hosts/vaxbsd.h	29;"	d
HOST_TEXT_START_ADDR	bfd/hosts/vaxult.h	25;"	d
HOST_TEXT_START_ADDR	bfd/hosts/vaxult2.h	25;"	d
HOW2MAP	bfd/coff-mcore.c	254;"	d	file:
HOW2MAP	bfd/coff-mcore.c	275;"	d	file:
HOW2MAP	bfd/coff-ppc.c	1853;"	d	file:
HOW2MAP	bfd/coff-ppc.c	1875;"	d	file:
HOWTO	bfd/bfd-in2.h	2616;"	d
HOWTO32	bfd/elfnn-aarch64.c	155;"	d	file:
HOWTO32	bfd/elfnn-aarch64.c	164;"	d	file:
HOWTO64	bfd/elfnn-aarch64.c	154;"	d	file:
HOWTO64	bfd/elfnn-aarch64.c	163;"	d	file:
HOWTO_BANK	include/coff/tic4x.h	29;"	d
HOWTO_BANK	include/coff/tic54x.h	29;"	d
HOWTO_LIST_LAST	bfd/elf32-arc.c	/^  HOWTO_LIST_LAST$/;"	e	enum:howto_list	file:
HOWTO_PREPARE	bfd/bfd-in2.h	2626;"	d
HOWTO_SIZE	bfd/coff-tic4x.c	110;"	d	file:
HP9000S200_ID	include/aout/hp.h	76;"	d
HP98x6_ID	include/aout/hp.h	75;"	d
HPPA32_ELF_DATA	bfd/elf-bfd.h	/^  HPPA32_ELF_DATA,$/;"	e	enum:elf_target_id
HPPA64_ELF_DATA	bfd/elf-bfd.h	/^  HPPA64_ELF_DATA,$/;"	e	enum:elf_target_id
HPPA64_FP4_REGNUM	gdb/hppa-tdep.h	/^  HPPA64_FP4_REGNUM = 68,$/;"	e	enum:hppa_regnum
HPPANBSD_SIZEOF_GREGS	gdb/hppa-nbsd-tdep.c	131;"	d	file:
HPPANBSD_SIZEOF_GREGS	gdb/hppa-obsd-tdep.c	32;"	d	file:
HPPAOBSD_SIZEOF_FPREGS	gdb/hppa-obsd-tdep.c	35;"	d	file:
HPPAOBSD_SIZEOF_GREGS	gdb/hppa-obsd-tdep.c	31;"	d	file:
HPPA_ARG0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_ARG0_REGNUM = 26,	\/* The first argument of a callee.  *\/$/;"	e	enum:hppa_regnum
HPPA_ARG1_REGNUM	gdb/hppa-tdep.h	/^  HPPA_ARG1_REGNUM = 25,	\/* The second argument of a callee.  *\/$/;"	e	enum:hppa_regnum
HPPA_ARG2_REGNUM	gdb/hppa-tdep.h	/^  HPPA_ARG2_REGNUM = 24,	\/* The third argument of a callee.  *\/$/;"	e	enum:hppa_regnum
HPPA_ARG3_REGNUM	gdb/hppa-tdep.h	/^  HPPA_ARG3_REGNUM = 23		\/* The fourth argument of a callee.  *\/$/;"	e	enum:hppa_regnum
HPPA_BSD_TDEP_H	gdb/hppa-bsd-tdep.h	21;"	d
HPPA_CCR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_CCR_REGNUM = 54,		\/* Coprocessor Configuration Register *\/$/;"	e	enum:hppa_regnum
HPPA_CR26_REGNUM	gdb/hppa-tdep.h	/^  HPPA_CR26_REGNUM = 59,$/;"	e	enum:hppa_regnum
HPPA_CR27_REGNUM	gdb/hppa-tdep.h	/^  HPPA_CR27_REGNUM = 60,	\/* Base register for thread-local$/;"	e	enum:hppa_regnum
HPPA_DP_REGNUM	gdb/hppa-tdep.h	/^  HPPA_DP_REGNUM = 27,$/;"	e	enum:hppa_regnum
HPPA_EIEM_REGNUM	gdb/hppa-tdep.h	/^  HPPA_EIEM_REGNUM = 37,	\/* External Interrupt Enable Mask *\/$/;"	e	enum:hppa_regnum
HPPA_FLAGS_REGNUM	gdb/hppa-tdep.h	/^  HPPA_FLAGS_REGNUM = 0,	\/* Various status flags *\/$/;"	e	enum:hppa_regnum
HPPA_FP0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_FP0_REGNUM = 64,		\/* First floating-point.  *\/$/;"	e	enum:hppa_regnum
HPPA_FP31R_REGNUM	gdb/hppa-tdep.h	/^  HPPA_FP31R_REGNUM = 127,	\/* Last floating-point.  *\/$/;"	e	enum:hppa_regnum
HPPA_FP4_REGNUM	gdb/hppa-tdep.h	/^  HPPA_FP4_REGNUM = 72,$/;"	e	enum:hppa_regnum
HPPA_FP_REGNUM	gdb/hppa-tdep.h	/^  HPPA_FP_REGNUM = 3,		\/* The ABI's frame pointer, when used *\/$/;"	e	enum:hppa_regnum
HPPA_IIR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_IIR_REGNUM = 38,		\/* Interrupt Instruction Register *\/$/;"	e	enum:hppa_regnum
HPPA_INSN_SIZE	gdb/hppa-tdep.h	82;"	d
HPPA_IOR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_IOR_REGNUM = 40,		\/* Interrupt Offset Register *\/$/;"	e	enum:hppa_regnum
HPPA_IPSW_REGNUM	gdb/hppa-tdep.h	/^  HPPA_IPSW_REGNUM = 41,	\/* Interrupt Processor Status Word *\/$/;"	e	enum:hppa_regnum
HPPA_ISR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_ISR_REGNUM = 39,		\/* Interrupt Space Register *\/$/;"	e	enum:hppa_regnum
HPPA_MAX_INSN_PATTERN_LEN	gdb/hppa-linux-tdep.c	80;"	d	file:
HPPA_MAX_INSN_PATTERN_LEN	gdb/hppa-tdep.c	2850;"	d	file:
HPPA_PCOQ_HEAD_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PCOQ_HEAD_REGNUM = 33,	\/* instruction offset queue head *\/$/;"	e	enum:hppa_regnum
HPPA_PCOQ_TAIL_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PCOQ_TAIL_REGNUM = 35,	\/* instruction offset queue tail *\/$/;"	e	enum:hppa_regnum
HPPA_PCSQ_HEAD_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PCSQ_HEAD_REGNUM = 34,	\/* instruction space queue head *\/$/;"	e	enum:hppa_regnum
HPPA_PCSQ_TAIL_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PCSQ_TAIL_REGNUM = 36,	\/* instruction space queue tail *\/$/;"	e	enum:hppa_regnum
HPPA_PID0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PID0_REGNUM = 52,	\/* Protection ID *\/$/;"	e	enum:hppa_regnum
HPPA_PID1_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PID1_REGNUM = 53,	\/* Protection ID *\/$/;"	e	enum:hppa_regnum
HPPA_PID2_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PID2_REGNUM = 55,	\/* Protection ID *\/$/;"	e	enum:hppa_regnum
HPPA_PID3_REGNUM	gdb/hppa-tdep.h	/^  HPPA_PID3_REGNUM = 56,	\/* Protection ID *\/$/;"	e	enum:hppa_regnum
HPPA_R0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_R0_REGNUM = 0,		\/* Doesn't actually exist, used as base for$/;"	e	enum:hppa_regnum
HPPA_R1_REGNUM	gdb/hppa-tdep.h	/^  HPPA_R1_REGNUM = 1,$/;"	e	enum:hppa_regnum
HPPA_R31_REGNUM	gdb/hppa-tdep.h	/^  HPPA_R31_REGNUM = 31,$/;"	e	enum:hppa_regnum
HPPA_RCR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_RCR_REGNUM = 51,		\/* Recover Counter (also known as cr0) *\/$/;"	e	enum:hppa_regnum
HPPA_RET0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_RET0_REGNUM = 28,$/;"	e	enum:hppa_regnum
HPPA_RET1_REGNUM	gdb/hppa-tdep.h	/^  HPPA_RET1_REGNUM = 29,$/;"	e	enum:hppa_regnum
HPPA_RP_REGNUM	gdb/hppa-tdep.h	/^  HPPA_RP_REGNUM = 2,		\/* return pointer *\/$/;"	e	enum:hppa_regnum
HPPA_R_ADDEND	bfd/libhppa.h	152;"	d
HPPA_R_ARG_RELOC	bfd/libhppa.h	148;"	d
HPPA_R_CONSTANT	bfd/libhppa.h	150;"	d
HPPA_SAR_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SAR_REGNUM = 32,		\/* Shift Amount Register *\/$/;"	e	enum:hppa_regnum
HPPA_SP_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SP_REGNUM = 30,		\/* Stack pointer.  *\/$/;"	e	enum:hppa_regnum
HPPA_SR0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR0_REGNUM = 44,		\/* space register 0 *\/$/;"	e	enum:hppa_regnum
HPPA_SR1_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR1_REGNUM = 45,		\/* space register 1 *\/$/;"	e	enum:hppa_regnum
HPPA_SR2_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR2_REGNUM = 46,		\/* space register 2 *\/$/;"	e	enum:hppa_regnum
HPPA_SR3_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR3_REGNUM = 47,		\/* space register 3 *\/$/;"	e	enum:hppa_regnum
HPPA_SR4_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR4_REGNUM = 43,		\/* space register 4 *\/$/;"	e	enum:hppa_regnum
HPPA_SR5_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR5_REGNUM = 48,		\/* space register 5 *\/$/;"	e	enum:hppa_regnum
HPPA_SR6_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR6_REGNUM = 49,		\/* space register 6 *\/$/;"	e	enum:hppa_regnum
HPPA_SR7_REGNUM	gdb/hppa-tdep.h	/^  HPPA_SR7_REGNUM = 50,		\/* space register 7 *\/$/;"	e	enum:hppa_regnum
HPPA_TDEP_H	gdb/hppa-tdep.h	21;"	d
HPPA_TR0_REGNUM	gdb/hppa-tdep.h	/^  HPPA_TR0_REGNUM = 57,		\/* Temporary Registers (cr24 -> cr31) *\/$/;"	e	enum:hppa_regnum
HP_DEMANGLING	include/demangle.h	118;"	d
HP_DEMANGLING_STYLE_STRING	include/demangle.h	103;"	d
HP_LANGUAGE_ADA	include/hp-symtab.h	/^  HP_LANGUAGE_ADA,$/;"	e	enum:hp_language
HP_LANGUAGE_BASIC	include/hp-symtab.h	/^  HP_LANGUAGE_BASIC,$/;"	e	enum:hp_language
HP_LANGUAGE_C	include/hp-symtab.h	/^  HP_LANGUAGE_C,$/;"	e	enum:hp_language
HP_LANGUAGE_COBOL	include/hp-symtab.h	/^  HP_LANGUAGE_COBOL,$/;"	e	enum:hp_language
HP_LANGUAGE_CPLUSPLUS	include/hp-symtab.h	/^  HP_LANGUAGE_CPLUSPLUS,$/;"	e	enum:hp_language
HP_LANGUAGE_DMPASCAL	include/hp-symtab.h	/^  HP_LANGUAGE_DMPASCAL$/;"	e	enum:hp_language
HP_LANGUAGE_F77	include/hp-symtab.h	/^  HP_LANGUAGE_F77 = HP_LANGUAGE_FORTRAN,$/;"	e	enum:hp_language
HP_LANGUAGE_FORTRAN	include/hp-symtab.h	/^  HP_LANGUAGE_FORTRAN,$/;"	e	enum:hp_language
HP_LANGUAGE_MODCAL	include/hp-symtab.h	/^  HP_LANGUAGE_MODCAL,$/;"	e	enum:hp_language
HP_LANGUAGE_PASCAL	include/hp-symtab.h	/^  HP_LANGUAGE_PASCAL,$/;"	e	enum:hp_language
HP_LANGUAGE_UNKNOWN	include/hp-symtab.h	/^  HP_LANGUAGE_UNKNOWN,$/;"	e	enum:hp_language
HP_SYMTAB_INCLUDED	include/hp-symtab.h	25;"	d
HP_TYPE_ANYPOINTER	include/hp-symtab.h	/^  HP_TYPE_ANYPOINTER, \/* 16 *\/$/;"	e	enum:hp_type
HP_TYPE_BOOLEAN	include/hp-symtab.h	/^  HP_TYPE_BOOLEAN, \/* 1 *\/$/;"	e	enum:hp_type
HP_TYPE_BOOLEAN_S300_COMPAT	include/hp-symtab.h	/^  HP_TYPE_BOOLEAN_S300_COMPAT, \/* 22 *\/$/;"	e	enum:hp_type
HP_TYPE_BOOLEAN_VAX_COMPAT	include/hp-symtab.h	/^  HP_TYPE_BOOLEAN_VAX_COMPAT, \/* 23 *\/$/;"	e	enum:hp_type
HP_TYPE_CHAR	include/hp-symtab.h	/^  HP_TYPE_CHAR, \/* 2 *\/$/;"	e	enum:hp_type
HP_TYPE_COMPLEX	include/hp-symtab.h	/^  HP_TYPE_COMPLEX, \/* 6 *\/$/;"	e	enum:hp_type
HP_TYPE_COMPLEXS3000	include/hp-symtab.h	/^  HP_TYPE_COMPLEXS3000, \/* 19 *\/$/;"	e	enum:hp_type
HP_TYPE_DOUBLE	include/hp-symtab.h	/^  HP_TYPE_DOUBLE, \/* 27 *\/$/;"	e	enum:hp_type
HP_TYPE_FLABEL	include/hp-symtab.h	/^  HP_TYPE_FLABEL, \/* 10 *\/$/;"	e	enum:hp_type
HP_TYPE_FTN_STRING_S300_COMPAT	include/hp-symtab.h	/^  HP_TYPE_FTN_STRING_S300_COMPAT, \/* 20 *\/ $/;"	e	enum:hp_type
HP_TYPE_FTN_STRING_SPEC	include/hp-symtab.h	/^  HP_TYPE_FTN_STRING_SPEC, \/* 11 *\/$/;"	e	enum:hp_type
HP_TYPE_FTN_STRING_VAX_COMPAT	include/hp-symtab.h	/^  HP_TYPE_FTN_STRING_VAX_COMPAT, \/* 21 *\/$/;"	e	enum:hp_type
HP_TYPE_GLOBAL_ANYPOINTER	include/hp-symtab.h	/^  HP_TYPE_GLOBAL_ANYPOINTER, \/* 17 *\/$/;"	e	enum:hp_type
HP_TYPE_INT	include/hp-symtab.h	/^  HP_TYPE_INT, \/* 3 *\/$/;"	e	enum:hp_type
HP_TYPE_LOCAL_ANYPOINTER	include/hp-symtab.h	/^  HP_TYPE_LOCAL_ANYPOINTER, \/* 18 *\/$/;"	e	enum:hp_type
HP_TYPE_LONG	include/hp-symtab.h	/^  HP_TYPE_LONG, \/* 25 *\/$/;"	e	enum:hp_type
HP_TYPE_LONGSTRING200	include/hp-symtab.h	/^  HP_TYPE_LONGSTRING200, \/* 8 *\/$/;"	e	enum:hp_type
HP_TYPE_MOD_STRING_3000	include/hp-symtab.h	/^  HP_TYPE_MOD_STRING_3000, \/* 15 *\/$/;"	e	enum:hp_type
HP_TYPE_MOD_STRING_SPEC	include/hp-symtab.h	/^  HP_TYPE_MOD_STRING_SPEC, \/* 12 *\/$/;"	e	enum:hp_type
HP_TYPE_PACKED_DECIMAL	include/hp-symtab.h	/^  HP_TYPE_PACKED_DECIMAL, \/* 13 *\/$/;"	e	enum:hp_type
HP_TYPE_REAL	include/hp-symtab.h	/^  HP_TYPE_REAL, \/* 5 *\/$/;"	e	enum:hp_type
HP_TYPE_REAL_3000	include/hp-symtab.h	/^  HP_TYPE_REAL_3000, \/* 14 *\/$/;"	e	enum:hp_type
HP_TYPE_STRING200	include/hp-symtab.h	/^  HP_TYPE_STRING200, \/* 7 *\/$/;"	e	enum:hp_type
HP_TYPE_TEMPLATE_ARG	include/hp-symtab.h	/^  HP_TYPE_TEMPLATE_ARG, \/* 28 *\/$/;"	e	enum:hp_type
HP_TYPE_TEXT	include/hp-symtab.h	/^  HP_TYPE_TEXT, \/* 9 *\/$/;"	e	enum:hp_type
HP_TYPE_UNDEFINED	include/hp-symtab.h	/^  HP_TYPE_UNDEFINED, \/* 0 *\/$/;"	e	enum:hp_type
HP_TYPE_UNSIGNED_INT	include/hp-symtab.h	/^  HP_TYPE_UNSIGNED_INT, \/* 4 *\/$/;"	e	enum:hp_type
HP_TYPE_UNSIGNED_LONG	include/hp-symtab.h	/^  HP_TYPE_UNSIGNED_LONG, \/* 26 *\/$/;"	e	enum:hp_type
HP_TYPE_VOID	include/hp-symtab.h	/^  HP_TYPE_VOID \/* 29 *\/$/;"	e	enum:hp_type
HP_TYPE_WIDE_CHAR	include/hp-symtab.h	/^  HP_TYPE_WIDE_CHAR, \/* 24 *\/$/;"	e	enum:hp_type
HP_UX_interrupt_marker	gdb/hppa-tdep.h	/^    unsigned int HP_UX_interrupt_marker:1;	\/* 1 *\/$/;"	m	struct:unwind_table_entry
HS	sim/aarch64/decode.h	/^  HS = 0x2, \/* meaning C == 1 *\/$/;"	e	enum:CondCode
HS_STIFLED	readline/history.h	65;"	d
HTAB_DELETED_ENTRY	include/hashtab.h	87;"	d
HTAB_EMPTY_ENTRY	include/hashtab.h	82;"	d
HTM_A	opcodes/ppc-opc.c	2518;"	d	file:
HTM_R	opcodes/ppc-opc.c	2055;"	d	file:
HTM_SI	opcodes/ppc-opc.c	2271;"	d	file:
HUGE_VAL	gdb/gnulib/import/math.in.h	155;"	d
HUGE_VAL	gdb/gnulib/import/math.in.h	156;"	d
HUGE_VAL	gdb/gnulib/import/math.in.h	175;"	d
HUGE_VAL	gdb/gnulib/import/math.in.h	177;"	d
HUGE_VALF	gdb/gnulib/import/math.in.h	153;"	d
HUGE_VALF	gdb/gnulib/import/math.in.h	154;"	d
HUGE_VALF	gdb/gnulib/import/math.in.h	165;"	d
HUGE_VALF	gdb/gnulib/import/math.in.h	167;"	d
HUGE_VALL	gdb/gnulib/import/math.in.h	157;"	d
HUGE_VALL	gdb/gnulib/import/math.in.h	158;"	d
HUGE_VALL	gdb/gnulib/import/math.in.h	185;"	d
HUGE_VALL	gdb/gnulib/import/math.in.h	187;"	d
HWCAP2_ADP	include/opcode/sparc.h	177;"	d
HWCAP2_DICTUNP	include/opcode/sparc.h	192;"	d
HWCAP2_FJAES	include/opcode/sparc.h	186;"	d
HWCAP2_FJATHHPC	include/opcode/sparc.h	184;"	d
HWCAP2_FJATHPLUS	include/opcode/sparc.h	175;"	d
HWCAP2_FJDES	include/opcode/sparc.h	185;"	d
HWCAP2_FPCMPSHL	include/opcode/sparc.h	193;"	d
HWCAP2_MWAIT	include/opcode/sparc.h	179;"	d
HWCAP2_NSEC	include/opcode/sparc.h	182;"	d
HWCAP2_ONADDSUB	include/opcode/sparc.h	189;"	d
HWCAP2_ONDIV	include/opcode/sparc.h	191;"	d
HWCAP2_ONMUL	include/opcode/sparc.h	190;"	d
HWCAP2_RLE	include/opcode/sparc.h	194;"	d
HWCAP2_SHA3	include/opcode/sparc.h	195;"	d
HWCAP2_SPARC5	include/opcode/sparc.h	178;"	d
HWCAP2_SPARC6	include/opcode/sparc.h	188;"	d
HWCAP2_VIS3B	include/opcode/sparc.h	176;"	d
HWCAP2_XMONT	include/opcode/sparc.h	181;"	d
HWCAP2_XMPMUL	include/opcode/sparc.h	180;"	d
HWCAP_AES	include/opcode/sparc.h	161;"	d
HWCAP_ASI_BLK_INIT	include/opcode/sparc.h	150;"	d
HWCAP_ASI_CACHE_SPARING	include/opcode/sparc.h	159;"	d
HWCAP_CAMELLIA	include/opcode/sparc.h	164;"	d
HWCAP_CBCOND	include/opcode/sparc.h	172;"	d
HWCAP_CRC32C	include/opcode/sparc.h	173;"	d
HWCAP_DES	include/opcode/sparc.h	162;"	d
HWCAP_DIV32	include/opcode/sparc.h	144;"	d
HWCAP_FJFMAU	include/opcode/sparc.h	157;"	d
HWCAP_FMAF	include/opcode/sparc.h	152;"	d
HWCAP_FSMULD	include/opcode/sparc.h	145;"	d
HWCAP_HPC	include/opcode/sparc.h	154;"	d
HWCAP_IMA	include/opcode/sparc.h	158;"	d
HWCAP_IWMMXT	gdb/arm-linux-tdep.h	62;"	d
HWCAP_IWMMXT	gdb/gdbserver/linux-arm-low.c	124;"	d	file:
HWCAP_KASUMI	include/opcode/sparc.h	163;"	d
HWCAP_MD5	include/opcode/sparc.h	165;"	d
HWCAP_MONT	include/opcode/sparc.h	170;"	d
HWCAP_MPMUL	include/opcode/sparc.h	169;"	d
HWCAP_MUL32	include/opcode/sparc.h	143;"	d
HWCAP_NEON	gdb/arm-fbsd-tdep.h	35;"	d
HWCAP_NEON	gdb/arm-linux-tdep.h	63;"	d
HWCAP_NEON	gdb/gdbserver/linux-arm-low.c	125;"	d	file:
HWCAP_PAUSE	include/opcode/sparc.h	171;"	d
HWCAP_POPC	include/opcode/sparc.h	147;"	d
HWCAP_RANDOM	include/opcode/sparc.h	155;"	d
HWCAP_S390_GS	gdb/gdbserver/linux-s390-low.c	49;"	d	file:
HWCAP_S390_GS	gdb/s390-tdep.h	157;"	d
HWCAP_S390_HIGH_GPRS	gdb/gdbserver/linux-s390-low.c	37;"	d	file:
HWCAP_S390_HIGH_GPRS	gdb/s390-tdep.h	145;"	d
HWCAP_S390_TE	gdb/gdbserver/linux-s390-low.c	41;"	d	file:
HWCAP_S390_TE	gdb/s390-tdep.h	149;"	d
HWCAP_S390_VX	gdb/gdbserver/linux-s390-low.c	45;"	d	file:
HWCAP_S390_VX	gdb/s390-tdep.h	153;"	d
HWCAP_SHA1	include/opcode/sparc.h	166;"	d
HWCAP_SHA256	include/opcode/sparc.h	167;"	d
HWCAP_SHA512	include/opcode/sparc.h	168;"	d
HWCAP_TRANS	include/opcode/sparc.h	156;"	d
HWCAP_V8PLUS	include/opcode/sparc.h	146;"	d
HWCAP_VFP	gdb/arm-fbsd-tdep.h	34;"	d
HWCAP_VFP	gdb/arm-linux-tdep.h	61;"	d
HWCAP_VFP	gdb/gdbserver/linux-arm-low.c	123;"	d	file:
HWCAP_VFPD32	gdb/arm-fbsd-tdep.h	37;"	d
HWCAP_VFPv3	gdb/arm-fbsd-tdep.h	36;"	d
HWCAP_VFPv3	gdb/arm-linux-tdep.h	64;"	d
HWCAP_VFPv3	gdb/gdbserver/linux-arm-low.c	126;"	d	file:
HWCAP_VFPv3D16	gdb/arm-linux-tdep.h	65;"	d
HWCAP_VFPv3D16	gdb/gdbserver/linux-arm-low.c	127;"	d	file:
HWCAP_VIS	include/opcode/sparc.h	148;"	d
HWCAP_VIS2	include/opcode/sparc.h	149;"	d
HWCAP_VIS3	include/opcode/sparc.h	153;"	d
HWERRCAUSE	sim/bfin/bfin-sim.h	149;"	d
HWERRCAUSE_MASK	sim/bfin/bfin-sim.h	148;"	d
HWERRCAUSE_SHIFT	sim/bfin/bfin-sim.h	147;"	d
HWERR_EXTERN_ADDR	sim/bfin/dv-bfin_cec.h	118;"	d
HWERR_PERF_FLOW	sim/bfin/dv-bfin_cec.h	119;"	d
HWERR_RAISE_5	sim/bfin/dv-bfin_cec.h	120;"	d
HWERR_SYSTEM_MMR	sim/bfin/dv-bfin_cec.h	117;"	d
HWHANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWHANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^HWHANDLE:           \/\/ HW Error Handler 5$/;"	l
HWMULT	sim/msp430/msp430-sim.h	47;"	d
HWS2_VM	opcodes/sparc-opc.c	121;"	d	file:
HWS2_VM8	opcodes/sparc-opc.c	124;"	d	file:
HWS_V8	opcodes/sparc-opc.c	107;"	d	file:
HWS_V9	opcodes/sparc-opc.c	108;"	d	file:
HWS_VA	opcodes/sparc-opc.c	109;"	d	file:
HWS_VB	opcodes/sparc-opc.c	110;"	d	file:
HWS_VC	opcodes/sparc-opc.c	111;"	d	file:
HWS_VD	opcodes/sparc-opc.c	112;"	d	file:
HWS_VE	opcodes/sparc-opc.c	113;"	d	file:
HWS_VM	opcodes/sparc-opc.c	118;"	d	file:
HWS_VM8	opcodes/sparc-opc.c	119;"	d	file:
HWS_VV	opcodes/sparc-opc.c	117;"	d	file:
HW_ABDIM	opcodes/nds32-asm.h	/^  HW_ABDIM,	\/* [ab][di]m? flag for LSMWA?.  *\/$/;"	e	enum:__anon31
HW_ABM	opcodes/nds32-asm.h	/^  HW_ABM,	\/* [ab]m? flag for LSMWZB.  *\/$/;"	e	enum:__anon31
HW_AEXT_ACC	opcodes/nds32-asm.h	/^  HW_AEXT_ACC,$/;"	e	enum:__anon31
HW_AEXT_ARIDX	opcodes/nds32-asm.h	/^  HW_AEXT_ARIDX,$/;"	e	enum:__anon31
HW_AEXT_ARIDX2	opcodes/nds32-asm.h	/^  HW_AEXT_ARIDX2,$/;"	e	enum:__anon31
HW_AEXT_ARIDXI	opcodes/nds32-asm.h	/^  HW_AEXT_ARIDXI,$/;"	e	enum:__anon31
HW_AEXT_IM_I	opcodes/nds32-asm.h	/^  HW_AEXT_IM_I,$/;"	e	enum:__anon31
HW_AEXT_IM_M	opcodes/nds32-asm.h	/^  HW_AEXT_IM_M,$/;"	e	enum:__anon31
HW_ALLOC_H	sim/common/hw-alloc.h	22;"	d
HW_BASE	sim/common/hw-base.h	24;"	d
HW_BP	gdb/mi/mi-cmd-break.c	/^    HW_BP,$/;"	e	enum:bp_type	file:
HW_CCTL_LV	opcodes/nds32-asm.h	/^  HW_CCTL_LV,$/;"	e	enum:__anon31
HW_CCTL_ST0	opcodes/nds32-asm.h	/^  HW_CCTL_ST0,$/;"	e	enum:__anon31
HW_CCTL_ST1	opcodes/nds32-asm.h	/^  HW_CCTL_ST1,$/;"	e	enum:__anon31
HW_CCTL_ST2	opcodes/nds32-asm.h	/^  HW_CCTL_ST2,$/;"	e	enum:__anon31
HW_CCTL_ST3	opcodes/nds32-asm.h	/^  HW_CCTL_ST3,$/;"	e	enum:__anon31
HW_CCTL_ST4	opcodes/nds32-asm.h	/^  HW_CCTL_ST4,$/;"	e	enum:__anon31
HW_CCTL_ST5	opcodes/nds32-asm.h	/^  HW_CCTL_ST5,$/;"	e	enum:__anon31
HW_CP	opcodes/nds32-asm.h	/^  HW_CP,	\/* Co-processor ID.  *\/$/;"	e	enum:__anon31
HW_CPR	opcodes/nds32-asm.h	/^  HW_CPR,	\/* Co-processor registers.  *\/$/;"	e	enum:__anon31
HW_DEVICE_H	sim/common/hw-device.h	24;"	d
HW_DPREF_ST	opcodes/nds32-asm.h	/^  HW_DPREF_ST,$/;"	e	enum:__anon31
HW_DTITOFF	opcodes/nds32-asm.h	/^  HW_DTITOFF,$/;"	e	enum:__anon31
HW_DTITON	opcodes/nds32-asm.h	/^  HW_DTITON,$/;"	e	enum:__anon31
HW_DXR	opcodes/nds32-asm.h	/^  HW_DXR,$/;"	e	enum:__anon31
HW_EVENTS_H	sim/common/hw-events.h	21;"	d
HW_FDR	opcodes/nds32-asm.h	/^  HW_FDR,$/;"	e	enum:__anon31
HW_FSR	opcodes/nds32-asm.h	/^  HW_FSR,$/;"	e	enum:__anon31
HW_GPR	opcodes/nds32-asm.h	/^  HW_GPR = 0,$/;"	e	enum:__anon31
HW_HANDLES_H	sim/common/hw-handles.h	24;"	d
HW_H_A0	opcodes/m32c-desc.h	/^ , HW_H_A0, HW_H_A1, HW_H_SB, HW_H_FB$/;"	e	enum:cgen_hw_type
HW_H_A1	opcodes/m32c-desc.h	/^ , HW_H_A0, HW_H_A1, HW_H_SB, HW_H_FB$/;"	e	enum:cgen_hw_type
HW_H_ACC40S	opcodes/frv-desc.h	/^ , HW_H_ACCG, HW_H_ACC40S, HW_H_ACC40U, HW_H_IACC0$/;"	e	enum:cgen_hw_type
HW_H_ACC40U	opcodes/frv-desc.h	/^ , HW_H_ACCG, HW_H_ACC40S, HW_H_ACC40U, HW_H_IACC0$/;"	e	enum:cgen_hw_type
HW_H_ACCG	opcodes/frv-desc.h	/^ , HW_H_ACCG, HW_H_ACC40S, HW_H_ACC40U, HW_H_IACC0$/;"	e	enum:cgen_hw_type
HW_H_ACCUM	opcodes/m32r-desc.h	/^ , HW_H_ULO16, HW_H_GR, HW_H_CR, HW_H_ACCUM$/;"	e	enum:cgen_hw_type
HW_H_ACCUMS	opcodes/m32r-desc.h	/^ , HW_H_ACCUMS, HW_H_COND, HW_H_PSW, HW_H_BPSW$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/epiphany-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/fr30-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/frv-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/ip2k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/iq2000-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/lm32-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/m32c-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/m32r-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/mep-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/mt-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/or1k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/xc16x-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	opcodes/xstormy16-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	sim/cris/cris-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ADDR	sim/sh64/sh-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_AR	opcodes/m32c-desc.h	/^ , HW_H_AR, HW_H_AR_QI, HW_H_AR_HI, HW_H_AR_SI$/;"	e	enum:cgen_hw_type
HW_H_ARITHMETIC_MODEBIT0	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT30, HW_H_CORECFGRESBIT31, HW_H_ARITHMETIC_MODEBIT0, HW_H_ARITHMETIC_MODEBIT1$/;"	e	enum:cgen_hw_type
HW_H_ARITHMETIC_MODEBIT1	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT30, HW_H_CORECFGRESBIT31, HW_H_ARITHMETIC_MODEBIT0, HW_H_ARITHMETIC_MODEBIT1$/;"	e	enum:cgen_hw_type
HW_H_ARITHMETIC_MODEBIT2	opcodes/epiphany-desc.h	/^ , HW_H_ARITHMETIC_MODEBIT2, HW_H_GIDISABLEBIT, HW_H_KMBIT, HW_H_CAIBIT$/;"	e	enum:cgen_hw_type
HW_H_AR_HI	opcodes/m32c-desc.h	/^ , HW_H_AR, HW_H_AR_QI, HW_H_AR_HI, HW_H_AR_SI$/;"	e	enum:cgen_hw_type
HW_H_AR_QI	opcodes/m32c-desc.h	/^ , HW_H_AR, HW_H_AR_QI, HW_H_AR_HI, HW_H_AR_SI$/;"	e	enum:cgen_hw_type
HW_H_AR_SI	opcodes/m32c-desc.h	/^ , HW_H_AR, HW_H_AR_QI, HW_H_AR_HI, HW_H_AR_SI$/;"	e	enum:cgen_hw_type
HW_H_ATOMIC_ADDRESS	opcodes/or1k-desc.h	/^ , HW_H_UIMM6, HW_H_ATOMIC_RESERVE, HW_H_ATOMIC_ADDRESS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_ATOMIC_RESERVE	opcodes/or1k-desc.h	/^ , HW_H_UIMM6, HW_H_ATOMIC_RESERVE, HW_H_ATOMIC_ADDRESS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_BBIT	opcodes/m32c-desc.h	/^ , HW_H_CBIT, HW_H_UBIT, HW_H_IBIT, HW_H_BBIT$/;"	e	enum:cgen_hw_type
HW_H_BBPSW	opcodes/m32r-desc.h	/^ , HW_H_BBPSW, HW_H_LOCK, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_BCBIT	opcodes/epiphany-desc.h	/^ , HW_H_BIBIT, HW_H_BCBIT, HW_H_BVSBIT, HW_H_BISBIT$/;"	e	enum:cgen_hw_type
HW_H_BIBIT	opcodes/epiphany-desc.h	/^ , HW_H_BIBIT, HW_H_BCBIT, HW_H_BVSBIT, HW_H_BISBIT$/;"	e	enum:cgen_hw_type
HW_H_BISBIT	opcodes/epiphany-desc.h	/^ , HW_H_BIBIT, HW_H_BCBIT, HW_H_BVSBIT, HW_H_BISBIT$/;"	e	enum:cgen_hw_type
HW_H_BIT_INDEX	opcodes/m32c-desc.h	/^ , HW_H_SHIMM, HW_H_BIT_INDEX, HW_H_SRC_INDEX, HW_H_DST_INDEX$/;"	e	enum:cgen_hw_type
HW_H_BNBIT	opcodes/epiphany-desc.h	/^ , HW_H_BZBIT, HW_H_BNBIT, HW_H_BVBIT, HW_H_BUBIT$/;"	e	enum:cgen_hw_type
HW_H_BPSR_BET	opcodes/frv-desc.h	/^ , HW_H_TBR_TBA, HW_H_TBR_TT, HW_H_BPSR_BS, HW_H_BPSR_BET$/;"	e	enum:cgen_hw_type
HW_H_BPSR_BS	opcodes/frv-desc.h	/^ , HW_H_TBR_TBA, HW_H_TBR_TT, HW_H_BPSR_BS, HW_H_BPSR_BET$/;"	e	enum:cgen_hw_type
HW_H_BPSW	opcodes/m32r-desc.h	/^ , HW_H_ACCUMS, HW_H_COND, HW_H_PSW, HW_H_BPSW$/;"	e	enum:cgen_hw_type
HW_H_BRANCHCOND	opcodes/xstormy16-desc.h	/^ , HW_H_S, HW_H_BRANCHCOND, HW_H_WORDSIZE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_BUBIT	opcodes/epiphany-desc.h	/^ , HW_H_BZBIT, HW_H_BNBIT, HW_H_BVBIT, HW_H_BUBIT$/;"	e	enum:cgen_hw_type
HW_H_BUSBIT	opcodes/epiphany-desc.h	/^ , HW_H_BUSBIT, HW_H_EXPCAUSE0BIT, HW_H_EXPCAUSE1BIT, HW_H_EXPCAUSE2BIT$/;"	e	enum:cgen_hw_type
HW_H_BVBIT	opcodes/epiphany-desc.h	/^ , HW_H_BZBIT, HW_H_BNBIT, HW_H_BVBIT, HW_H_BUBIT$/;"	e	enum:cgen_hw_type
HW_H_BVSBIT	opcodes/epiphany-desc.h	/^ , HW_H_BIBIT, HW_H_BCBIT, HW_H_BVSBIT, HW_H_BISBIT$/;"	e	enum:cgen_hw_type
HW_H_BZBIT	opcodes/epiphany-desc.h	/^ , HW_H_BZBIT, HW_H_BNBIT, HW_H_BVBIT, HW_H_BUBIT$/;"	e	enum:cgen_hw_type
HW_H_CAIBIT	opcodes/epiphany-desc.h	/^ , HW_H_ARITHMETIC_MODEBIT2, HW_H_GIDISABLEBIT, HW_H_KMBIT, HW_H_CAIBIT$/;"	e	enum:cgen_hw_type
HW_H_CBIT	opcodes/epiphany-desc.h	/^ , HW_H_NBIT, HW_H_CBIT, HW_H_VBIT, HW_H_VSBIT$/;"	e	enum:cgen_hw_type
HW_H_CBIT	opcodes/fr30-desc.h	/^ , HW_H_CBIT, HW_H_IBIT, HW_H_SBIT, HW_H_TBIT$/;"	e	enum:cgen_hw_type
HW_H_CBIT	opcodes/ip2k-desc.h	/^ , HW_H_PABITS, HW_H_ZBIT, HW_H_CBIT, HW_H_DCBIT$/;"	e	enum:cgen_hw_type
HW_H_CBIT	opcodes/m32c-desc.h	/^ , HW_H_CBIT, HW_H_UBIT, HW_H_IBIT, HW_H_BBIT$/;"	e	enum:cgen_hw_type
HW_H_CBIT	opcodes/xc16x-desc.h	/^ , HW_H_MEMGR8, HW_H_COND, HW_H_CBIT, HW_H_SGTDIS$/;"	e	enum:cgen_hw_type
HW_H_CBIT	sim/cris/cris-desc.h	/^ , HW_H_SR_X, HW_H_SUPR, HW_H_CBIT, HW_H_CBIT_MOVE$/;"	e	enum:cgen_hw_type
HW_H_CBIT_MOVE	sim/cris/cris-desc.h	/^ , HW_H_SR_X, HW_H_SUPR, HW_H_CBIT, HW_H_CBIT_MOVE$/;"	e	enum:cgen_hw_type
HW_H_CBIT_MOVE_X	sim/cris/cris-desc.h	/^ , HW_H_CBIT_MOVE_X, HW_H_VBIT, HW_H_VBIT_MOVE, HW_H_VBIT_MOVE_X$/;"	e	enum:cgen_hw_type
HW_H_CC	opcodes/xc16x-desc.h	/^ , HW_H_EXT, HW_H_PSW, HW_H_GRB, HW_H_CC$/;"	e	enum:cgen_hw_type
HW_H_CCCR	opcodes/frv-desc.h	/^ , HW_H_ICCR, HW_H_FCCR, HW_H_CCCR, HW_H_PACK$/;"	e	enum:cgen_hw_type
HW_H_CCODE	sim/cris/cris-desc.h	/^ , HW_H_IADDR, HW_H_INC, HW_H_CCODE, HW_H_SWAP$/;"	e	enum:cgen_hw_type
HW_H_CCR	opcodes/fr30-desc.h	/^ , HW_H_D0BIT, HW_H_D1BIT, HW_H_CCR, HW_H_SCR$/;"	e	enum:cgen_hw_type
HW_H_CCR	opcodes/mep-desc.h	/^ , HW_H_CR64, HW_H_CR64_W, HW_H_CR, HW_H_CCR$/;"	e	enum:cgen_hw_type
HW_H_CCR_IVC2	opcodes/mep-desc.h	/^ , HW_H_CCR_W, HW_H_CR_IVC2, HW_H_CCR_IVC2, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_CCR_W	opcodes/mep-desc.h	/^ , HW_H_CCR_W, HW_H_CR_IVC2, HW_H_CCR_IVC2, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_CLOCKGATEENBIT	opcodes/epiphany-desc.h	/^ , HW_H_TIMER1BIT3, HW_H_MBKPTENBIT, HW_H_CLOCKGATEENBIT, HW_H_CORECFGRESBIT12$/;"	e	enum:cgen_hw_type
HW_H_COND	opcodes/m32r-desc.h	/^ , HW_H_ACCUMS, HW_H_COND, HW_H_PSW, HW_H_BPSW$/;"	e	enum:cgen_hw_type
HW_H_COND	opcodes/xc16x-desc.h	/^ , HW_H_MEMGR8, HW_H_COND, HW_H_CBIT, HW_H_SGTDIS$/;"	e	enum:cgen_hw_type
HW_H_COND16	opcodes/m32c-desc.h	/^ , HW_H_DSA0, HW_H_DSA1, HW_H_COND16, HW_H_COND16C$/;"	e	enum:cgen_hw_type
HW_H_COND16C	opcodes/m32c-desc.h	/^ , HW_H_DSA0, HW_H_DSA1, HW_H_COND16, HW_H_COND16C$/;"	e	enum:cgen_hw_type
HW_H_COND16J	opcodes/m32c-desc.h	/^ , HW_H_COND16J, HW_H_COND16J_5, HW_H_COND32, HW_H_CR1_32$/;"	e	enum:cgen_hw_type
HW_H_COND16J_5	opcodes/m32c-desc.h	/^ , HW_H_COND16J, HW_H_COND16J_5, HW_H_COND32, HW_H_CR1_32$/;"	e	enum:cgen_hw_type
HW_H_COND32	opcodes/m32c-desc.h	/^ , HW_H_COND16J, HW_H_COND16J_5, HW_H_COND32, HW_H_CR1_32$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT12	opcodes/epiphany-desc.h	/^ , HW_H_TIMER1BIT3, HW_H_MBKPTENBIT, HW_H_CLOCKGATEENBIT, HW_H_CORECFGRESBIT12$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT13	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT13, HW_H_CORECFGRESBIT14, HW_H_CORECFGRESBIT15, HW_H_CORECFGRESBIT16$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT14	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT13, HW_H_CORECFGRESBIT14, HW_H_CORECFGRESBIT15, HW_H_CORECFGRESBIT16$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT15	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT13, HW_H_CORECFGRESBIT14, HW_H_CORECFGRESBIT15, HW_H_CORECFGRESBIT16$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT16	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT13, HW_H_CORECFGRESBIT14, HW_H_CORECFGRESBIT15, HW_H_CORECFGRESBIT16$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT20	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT20, HW_H_CORECFGRESBIT21, HW_H_CORECFGRESBIT24, HW_H_CORECFGRESBIT25$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT21	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT20, HW_H_CORECFGRESBIT21, HW_H_CORECFGRESBIT24, HW_H_CORECFGRESBIT25$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT24	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT20, HW_H_CORECFGRESBIT21, HW_H_CORECFGRESBIT24, HW_H_CORECFGRESBIT25$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT25	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT20, HW_H_CORECFGRESBIT21, HW_H_CORECFGRESBIT24, HW_H_CORECFGRESBIT25$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT26	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT26, HW_H_CORECFGRESBIT27, HW_H_CORECFGRESBIT28, HW_H_CORECFGRESBIT29$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT27	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT26, HW_H_CORECFGRESBIT27, HW_H_CORECFGRESBIT28, HW_H_CORECFGRESBIT29$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT28	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT26, HW_H_CORECFGRESBIT27, HW_H_CORECFGRESBIT28, HW_H_CORECFGRESBIT29$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT29	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT26, HW_H_CORECFGRESBIT27, HW_H_CORECFGRESBIT28, HW_H_CORECFGRESBIT29$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT30	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT30, HW_H_CORECFGRESBIT31, HW_H_ARITHMETIC_MODEBIT0, HW_H_ARITHMETIC_MODEBIT1$/;"	e	enum:cgen_hw_type
HW_H_CORECFGRESBIT31	opcodes/epiphany-desc.h	/^ , HW_H_CORECFGRESBIT30, HW_H_CORECFGRESBIT31, HW_H_ARITHMETIC_MODEBIT0, HW_H_ARITHMETIC_MODEBIT1$/;"	e	enum:cgen_hw_type
HW_H_COREDMA_REGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_COREDMA_REGISTERS, HW_H_COREMEM_REGISTERS, HW_H_COREMESH_REGISTERS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_COREMEM_REGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_COREDMA_REGISTERS, HW_H_COREMEM_REGISTERS, HW_H_COREMESH_REGISTERS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_COREMESH_REGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_COREDMA_REGISTERS, HW_H_COREMEM_REGISTERS, HW_H_COREMESH_REGISTERS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_CORE_REGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_SFLAGBIT, HW_H_PC, HW_H_MEMADDR, HW_H_CORE_REGISTERS$/;"	e	enum:cgen_hw_type
HW_H_CPR	opcodes/frv-desc.h	/^ , HW_H_FR_3, HW_H_CPR, HW_H_CPR_DOUBLE, HW_H_SPR$/;"	e	enum:cgen_hw_type
HW_H_CPR_DOUBLE	opcodes/frv-desc.h	/^ , HW_H_FR_3, HW_H_CPR, HW_H_CPR_DOUBLE, HW_H_SPR$/;"	e	enum:cgen_hw_type
HW_H_CR	opcodes/fr30-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_CR	opcodes/m32r-desc.h	/^ , HW_H_ULO16, HW_H_GR, HW_H_CR, HW_H_ACCUM$/;"	e	enum:cgen_hw_type
HW_H_CR	opcodes/mep-desc.h	/^ , HW_H_CR64, HW_H_CR64_W, HW_H_CR, HW_H_CCR$/;"	e	enum:cgen_hw_type
HW_H_CR	opcodes/xc16x-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_CR	sim/sh64/sh-desc.h	/^ , HW_H_CR, HW_H_SR, HW_H_FPSCR, HW_H_FRBIT$/;"	e	enum:cgen_hw_type
HW_H_CR1_32	opcodes/m32c-desc.h	/^ , HW_H_COND16J, HW_H_COND16J_5, HW_H_COND32, HW_H_CR1_32$/;"	e	enum:cgen_hw_type
HW_H_CR2_32	opcodes/m32c-desc.h	/^ , HW_H_CR2_32, HW_H_CR3_32, HW_H_CR_16, HW_H_FLAGS$/;"	e	enum:cgen_hw_type
HW_H_CR3_32	opcodes/m32c-desc.h	/^ , HW_H_CR2_32, HW_H_CR3_32, HW_H_CR_16, HW_H_FLAGS$/;"	e	enum:cgen_hw_type
HW_H_CR64	opcodes/mep-desc.h	/^ , HW_H_CR64, HW_H_CR64_W, HW_H_CR, HW_H_CCR$/;"	e	enum:cgen_hw_type
HW_H_CR64_W	opcodes/mep-desc.h	/^ , HW_H_CR64, HW_H_CR64_W, HW_H_CR, HW_H_CCR$/;"	e	enum:cgen_hw_type
HW_H_CR_16	opcodes/m32c-desc.h	/^ , HW_H_CR2_32, HW_H_CR3_32, HW_H_CR_16, HW_H_FLAGS$/;"	e	enum:cgen_hw_type
HW_H_CR_IVC2	opcodes/mep-desc.h	/^ , HW_H_CCR_W, HW_H_CR_IVC2, HW_H_CCR_IVC2, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_CSR	opcodes/lm32-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_CSR	opcodes/mep-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_CY	opcodes/xstormy16-desc.h	/^ , HW_H_CY, HW_H_HC, HW_H_OV, HW_H_PT$/;"	e	enum:cgen_hw_type
HW_H_D0BIT	opcodes/fr30-desc.h	/^ , HW_H_D0BIT, HW_H_D1BIT, HW_H_CCR, HW_H_SCR$/;"	e	enum:cgen_hw_type
HW_H_D1BIT	opcodes/fr30-desc.h	/^ , HW_H_D0BIT, HW_H_D1BIT, HW_H_CCR, HW_H_SCR$/;"	e	enum:cgen_hw_type
HW_H_DBIT	opcodes/m32c-desc.h	/^ , HW_H_DBIT, HW_H_DCT0, HW_H_DCT1, HW_H_SVF$/;"	e	enum:cgen_hw_type
HW_H_DCBIT	opcodes/ip2k-desc.h	/^ , HW_H_PABITS, HW_H_ZBIT, HW_H_CBIT, HW_H_DCBIT$/;"	e	enum:cgen_hw_type
HW_H_DCT0	opcodes/m32c-desc.h	/^ , HW_H_DBIT, HW_H_DCT0, HW_H_DCT1, HW_H_SVF$/;"	e	enum:cgen_hw_type
HW_H_DCT1	opcodes/m32c-desc.h	/^ , HW_H_DBIT, HW_H_DCT0, HW_H_DCT1, HW_H_SVF$/;"	e	enum:cgen_hw_type
HW_H_DMA0	opcodes/m32c-desc.h	/^ , HW_H_DMA0, HW_H_DMA1, HW_H_DRA0, HW_H_DRA1$/;"	e	enum:cgen_hw_type
HW_H_DMA1	opcodes/m32c-desc.h	/^ , HW_H_DMA0, HW_H_DMA1, HW_H_DRA0, HW_H_DRA1$/;"	e	enum:cgen_hw_type
HW_H_DMD0	opcodes/m32c-desc.h	/^ , HW_H_DRC0, HW_H_DRC1, HW_H_DMD0, HW_H_DMD1$/;"	e	enum:cgen_hw_type
HW_H_DMD1	opcodes/m32c-desc.h	/^ , HW_H_DRC0, HW_H_DRC1, HW_H_DMD0, HW_H_DMD1$/;"	e	enum:cgen_hw_type
HW_H_DR	opcodes/fr30-desc.h	/^ , HW_H_DR, HW_H_PS, HW_H_R13, HW_H_R14$/;"	e	enum:cgen_hw_type
HW_H_DR	sim/sh64/sh-desc.h	/^ , HW_H_FMTX, HW_H_DR, HW_H_FSD, HW_H_FMOV$/;"	e	enum:cgen_hw_type
HW_H_DRA0	opcodes/m32c-desc.h	/^ , HW_H_DMA0, HW_H_DMA1, HW_H_DRA0, HW_H_DRA1$/;"	e	enum:cgen_hw_type
HW_H_DRA1	opcodes/m32c-desc.h	/^ , HW_H_DMA0, HW_H_DMA1, HW_H_DRA0, HW_H_DRA1$/;"	e	enum:cgen_hw_type
HW_H_DRC	sim/sh64/sh-desc.h	/^ , HW_H_DRC, HW_H_XF, HW_H_XD, HW_H_FVC$/;"	e	enum:cgen_hw_type
HW_H_DRC0	opcodes/m32c-desc.h	/^ , HW_H_DRC0, HW_H_DRC1, HW_H_DMD0, HW_H_DMD1$/;"	e	enum:cgen_hw_type
HW_H_DRC1	opcodes/m32c-desc.h	/^ , HW_H_DRC0, HW_H_DRC1, HW_H_DMD0, HW_H_DMD1$/;"	e	enum:cgen_hw_type
HW_H_DSA0	opcodes/m32c-desc.h	/^ , HW_H_DSA0, HW_H_DSA1, HW_H_COND16, HW_H_COND16C$/;"	e	enum:cgen_hw_type
HW_H_DSA1	opcodes/m32c-desc.h	/^ , HW_H_DSA0, HW_H_DSA1, HW_H_COND16, HW_H_COND16C$/;"	e	enum:cgen_hw_type
HW_H_DST_INDEX	opcodes/m32c-desc.h	/^ , HW_H_SHIMM, HW_H_BIT_INDEX, HW_H_SRC_INDEX, HW_H_DST_INDEX$/;"	e	enum:cgen_hw_type
HW_H_DST_INDIRECT	opcodes/m32c-desc.h	/^ , HW_H_SRC_INDIRECT, HW_H_DST_INDIRECT, HW_H_NONE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_ECC	opcodes/xc16x-desc.h	/^ , HW_H_ECC, HW_H_GRB8, HW_H_R8, HW_H_REGMEM8$/;"	e	enum:cgen_hw_type
HW_H_ENDIAN	sim/sh64/sh-desc.h	/^ , HW_H_TR, HW_H_ENDIAN, HW_H_ISM, HW_H_FRC$/;"	e	enum:cgen_hw_type
HW_H_EXPCAUSE0BIT	opcodes/epiphany-desc.h	/^ , HW_H_BUSBIT, HW_H_EXPCAUSE0BIT, HW_H_EXPCAUSE1BIT, HW_H_EXPCAUSE2BIT$/;"	e	enum:cgen_hw_type
HW_H_EXPCAUSE1BIT	opcodes/epiphany-desc.h	/^ , HW_H_BUSBIT, HW_H_EXPCAUSE0BIT, HW_H_EXPCAUSE1BIT, HW_H_EXPCAUSE2BIT$/;"	e	enum:cgen_hw_type
HW_H_EXPCAUSE2BIT	opcodes/epiphany-desc.h	/^ , HW_H_BUSBIT, HW_H_EXPCAUSE0BIT, HW_H_EXPCAUSE1BIT, HW_H_EXPCAUSE2BIT$/;"	e	enum:cgen_hw_type
HW_H_EXT	opcodes/xc16x-desc.h	/^ , HW_H_EXT, HW_H_PSW, HW_H_GRB, HW_H_CC$/;"	e	enum:cgen_hw_type
HW_H_EXTFSTALLBIT	opcodes/epiphany-desc.h	/^ , HW_H_EXTFSTALLBIT, HW_H_TRMBIT, HW_H_INVEXCENBIT, HW_H_OVFEXCENBIT$/;"	e	enum:cgen_hw_type
HW_H_FB	opcodes/m32c-desc.h	/^ , HW_H_A0, HW_H_A1, HW_H_SB, HW_H_FB$/;"	e	enum:cgen_hw_type
HW_H_FCCR	opcodes/frv-desc.h	/^ , HW_H_ICCR, HW_H_FCCR, HW_H_CCCR, HW_H_PACK$/;"	e	enum:cgen_hw_type
HW_H_FDR	opcodes/or1k-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_FSR, HW_H_FDR$/;"	e	enum:cgen_hw_type
HW_H_FLAGBITS	sim/cris/cris-desc.h	/^ , HW_H_FLAGBITS, HW_H_V32, HW_H_PC, HW_H_GR$/;"	e	enum:cgen_hw_type
HW_H_FLAGS	opcodes/m32c-desc.h	/^ , HW_H_CR2_32, HW_H_CR3_32, HW_H_CR_16, HW_H_FLAGS$/;"	e	enum:cgen_hw_type
HW_H_FMOV	sim/sh64/sh-desc.h	/^ , HW_H_FMTX, HW_H_DR, HW_H_FSD, HW_H_FMOV$/;"	e	enum:cgen_hw_type
HW_H_FMTX	sim/sh64/sh-desc.h	/^ , HW_H_FMTX, HW_H_DR, HW_H_FSD, HW_H_FMOV$/;"	e	enum:cgen_hw_type
HW_H_FP	sim/sh64/sh-desc.h	/^ , HW_H_QBIT, HW_H_FR, HW_H_FP, HW_H_FV$/;"	e	enum:cgen_hw_type
HW_H_FPREGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_IADDR, HW_H_REGISTERS, HW_H_FPREGISTERS, HW_H_ZBIT$/;"	e	enum:cgen_hw_type
HW_H_FPSCR	sim/sh64/sh-desc.h	/^ , HW_H_CR, HW_H_SR, HW_H_FPSCR, HW_H_FRBIT$/;"	e	enum:cgen_hw_type
HW_H_FR	opcodes/frv-desc.h	/^ , HW_H_FR, HW_H_FR_DOUBLE, HW_H_FR_INT, HW_H_FR_HI$/;"	e	enum:cgen_hw_type
HW_H_FR	sim/sh64/sh-desc.h	/^ , HW_H_QBIT, HW_H_FR, HW_H_FP, HW_H_FV$/;"	e	enum:cgen_hw_type
HW_H_FRBIT	sim/sh64/sh-desc.h	/^ , HW_H_CR, HW_H_SR, HW_H_FPSCR, HW_H_FRBIT$/;"	e	enum:cgen_hw_type
HW_H_FRC	sim/sh64/sh-desc.h	/^ , HW_H_TR, HW_H_ENDIAN, HW_H_ISM, HW_H_FRC$/;"	e	enum:cgen_hw_type
HW_H_FR_0	opcodes/frv-desc.h	/^ , HW_H_FR_LO, HW_H_FR_0, HW_H_FR_1, HW_H_FR_2$/;"	e	enum:cgen_hw_type
HW_H_FR_1	opcodes/frv-desc.h	/^ , HW_H_FR_LO, HW_H_FR_0, HW_H_FR_1, HW_H_FR_2$/;"	e	enum:cgen_hw_type
HW_H_FR_2	opcodes/frv-desc.h	/^ , HW_H_FR_LO, HW_H_FR_0, HW_H_FR_1, HW_H_FR_2$/;"	e	enum:cgen_hw_type
HW_H_FR_3	opcodes/frv-desc.h	/^ , HW_H_FR_3, HW_H_CPR, HW_H_CPR_DOUBLE, HW_H_SPR$/;"	e	enum:cgen_hw_type
HW_H_FR_DOUBLE	opcodes/frv-desc.h	/^ , HW_H_FR, HW_H_FR_DOUBLE, HW_H_FR_INT, HW_H_FR_HI$/;"	e	enum:cgen_hw_type
HW_H_FR_HI	opcodes/frv-desc.h	/^ , HW_H_FR, HW_H_FR_DOUBLE, HW_H_FR_INT, HW_H_FR_HI$/;"	e	enum:cgen_hw_type
HW_H_FR_INT	opcodes/frv-desc.h	/^ , HW_H_FR, HW_H_FR_DOUBLE, HW_H_FR_INT, HW_H_FR_HI$/;"	e	enum:cgen_hw_type
HW_H_FR_LO	opcodes/frv-desc.h	/^ , HW_H_FR_LO, HW_H_FR_0, HW_H_FR_1, HW_H_FR_2$/;"	e	enum:cgen_hw_type
HW_H_FSD	sim/sh64/sh-desc.h	/^ , HW_H_FMTX, HW_H_DR, HW_H_FSD, HW_H_FMOV$/;"	e	enum:cgen_hw_type
HW_H_FSR	opcodes/or1k-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_FSR, HW_H_FDR$/;"	e	enum:cgen_hw_type
HW_H_FV	sim/sh64/sh-desc.h	/^ , HW_H_QBIT, HW_H_FR, HW_H_FP, HW_H_FV$/;"	e	enum:cgen_hw_type
HW_H_FVC	sim/sh64/sh-desc.h	/^ , HW_H_DRC, HW_H_XF, HW_H_XD, HW_H_FVC$/;"	e	enum:cgen_hw_type
HW_H_GBIT	sim/cris/cris-desc.h	/^ , HW_H_UBIT_X, HW_H_GBIT, HW_H_KERNEL_SP, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_GBR	sim/sh64/sh-desc.h	/^ , HW_H_GBR, HW_H_VBR, HW_H_PR, HW_H_MACL$/;"	e	enum:cgen_hw_type
HW_H_GIDISABLEBIT	opcodes/epiphany-desc.h	/^ , HW_H_ARITHMETIC_MODEBIT2, HW_H_GIDISABLEBIT, HW_H_KMBIT, HW_H_CAIBIT$/;"	e	enum:cgen_hw_type
HW_H_GPR	opcodes/mep-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_GPR	opcodes/or1k-desc.h	/^ , HW_H_SPR, HW_H_GPR, HW_H_SYS_VR, HW_H_SYS_UPR$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/fr30-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/frv-desc.h	/^ , HW_H_GR, HW_H_GR_DOUBLE, HW_H_GR_HI, HW_H_GR_LO$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/iq2000-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/lm32-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/m32c-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GR_QI$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/m32r-desc.h	/^ , HW_H_ULO16, HW_H_GR, HW_H_CR, HW_H_ACCUM$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/xc16x-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_GR	opcodes/xstormy16-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB$/;"	e	enum:cgen_hw_type
HW_H_GR	sim/cris/cris-desc.h	/^ , HW_H_FLAGBITS, HW_H_V32, HW_H_PC, HW_H_GR$/;"	e	enum:cgen_hw_type
HW_H_GR	sim/sh64/sh-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GRC$/;"	e	enum:cgen_hw_type
HW_H_GRB	opcodes/xc16x-desc.h	/^ , HW_H_EXT, HW_H_PSW, HW_H_GRB, HW_H_CC$/;"	e	enum:cgen_hw_type
HW_H_GRB8	opcodes/xc16x-desc.h	/^ , HW_H_ECC, HW_H_GRB8, HW_H_R8, HW_H_REGMEM8$/;"	e	enum:cgen_hw_type
HW_H_GRC	sim/sh64/sh-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GRC$/;"	e	enum:cgen_hw_type
HW_H_GR_DOUBLE	opcodes/frv-desc.h	/^ , HW_H_GR, HW_H_GR_DOUBLE, HW_H_GR_HI, HW_H_GR_LO$/;"	e	enum:cgen_hw_type
HW_H_GR_EXT_HI	opcodes/m32c-desc.h	/^ , HW_H_GR_HI, HW_H_GR_SI, HW_H_GR_EXT_QI, HW_H_GR_EXT_HI$/;"	e	enum:cgen_hw_type
HW_H_GR_EXT_QI	opcodes/m32c-desc.h	/^ , HW_H_GR_HI, HW_H_GR_SI, HW_H_GR_EXT_QI, HW_H_GR_EXT_HI$/;"	e	enum:cgen_hw_type
HW_H_GR_HI	opcodes/frv-desc.h	/^ , HW_H_GR, HW_H_GR_DOUBLE, HW_H_GR_HI, HW_H_GR_LO$/;"	e	enum:cgen_hw_type
HW_H_GR_HI	opcodes/m32c-desc.h	/^ , HW_H_GR_HI, HW_H_GR_SI, HW_H_GR_EXT_QI, HW_H_GR_EXT_HI$/;"	e	enum:cgen_hw_type
HW_H_GR_LO	opcodes/frv-desc.h	/^ , HW_H_GR, HW_H_GR_DOUBLE, HW_H_GR_HI, HW_H_GR_LO$/;"	e	enum:cgen_hw_type
HW_H_GR_QI	opcodes/m32c-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GR_QI$/;"	e	enum:cgen_hw_type
HW_H_GR_REAL_PC	sim/cris/cris-desc.h	/^ , HW_H_GR_X, HW_H_GR_REAL_PC, HW_H_RAW_GR, HW_H_SR$/;"	e	enum:cgen_hw_type
HW_H_GR_SI	opcodes/m32c-desc.h	/^ , HW_H_GR_HI, HW_H_GR_SI, HW_H_GR_EXT_QI, HW_H_GR_EXT_HI$/;"	e	enum:cgen_hw_type
HW_H_GR_X	sim/cris/cris-desc.h	/^ , HW_H_GR_X, HW_H_GR_REAL_PC, HW_H_RAW_GR, HW_H_SR$/;"	e	enum:cgen_hw_type
HW_H_HC	opcodes/xstormy16-desc.h	/^ , HW_H_CY, HW_H_HC, HW_H_OV, HW_H_PT$/;"	e	enum:cgen_hw_type
HW_H_HI16	opcodes/m32r-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_HI16, HW_H_SLO16$/;"	e	enum:cgen_hw_type
HW_H_HINT_NOT_TAKEN	opcodes/frv-desc.h	/^ , HW_H_HINT_TAKEN, HW_H_HINT_NOT_TAKEN, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_HINT_TAKEN	opcodes/frv-desc.h	/^ , HW_H_HINT_TAKEN, HW_H_HINT_NOT_TAKEN, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_IACC0	opcodes/frv-desc.h	/^ , HW_H_ACCG, HW_H_ACC40S, HW_H_ACC40U, HW_H_IACC0$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/epiphany-desc.h	/^ , HW_H_IADDR, HW_H_REGISTERS, HW_H_FPREGISTERS, HW_H_ZBIT$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/fr30-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/frv-desc.h	/^ , HW_H_IADDR, HW_H_RELOC_ANN, HW_H_PC, HW_H_PSR_IMPLE$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/ip2k-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_REGISTERS, HW_H_STACK$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/iq2000-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/lm32-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/m32c-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GR_QI$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/m32r-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_HI16, HW_H_SLO16$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/mep-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/mt-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/or1k-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_FSR, HW_H_FDR$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/xc16x-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_IADDR	opcodes/xstormy16-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB$/;"	e	enum:cgen_hw_type
HW_H_IADDR	sim/cris/cris-desc.h	/^ , HW_H_IADDR, HW_H_INC, HW_H_CCODE, HW_H_SWAP$/;"	e	enum:cgen_hw_type
HW_H_IADDR	sim/sh64/sh-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GRC$/;"	e	enum:cgen_hw_type
HW_H_IBIT	opcodes/fr30-desc.h	/^ , HW_H_CBIT, HW_H_IBIT, HW_H_SBIT, HW_H_TBIT$/;"	e	enum:cgen_hw_type
HW_H_IBIT	opcodes/m32c-desc.h	/^ , HW_H_CBIT, HW_H_UBIT, HW_H_IBIT, HW_H_BBIT$/;"	e	enum:cgen_hw_type
HW_H_IBIT	sim/cris/cris-desc.h	/^ , HW_H_NBIT_MOVE, HW_H_NBIT_MOVE_X, HW_H_XBIT, HW_H_IBIT$/;"	e	enum:cgen_hw_type
HW_H_IBIT_X	sim/cris/cris-desc.h	/^ , HW_H_IBIT_X, HW_H_PBIT, HW_H_RBIT, HW_H_UBIT$/;"	e	enum:cgen_hw_type
HW_H_ICCR	opcodes/frv-desc.h	/^ , HW_H_ICCR, HW_H_FCCR, HW_H_CCCR, HW_H_PACK$/;"	e	enum:cgen_hw_type
HW_H_ILM	opcodes/fr30-desc.h	/^ , HW_H_ILM, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_INC	sim/cris/cris-desc.h	/^ , HW_H_IADDR, HW_H_INC, HW_H_CCODE, HW_H_SWAP$/;"	e	enum:cgen_hw_type
HW_H_INSN_PREFIXED_P	sim/cris/cris-desc.h	/^ , HW_H_QBIT, HW_H_SBIT, HW_H_INSN_PREFIXED_P, HW_H_INSN_PREFIXED_P_X$/;"	e	enum:cgen_hw_type
HW_H_INSN_PREFIXED_P_X	sim/cris/cris-desc.h	/^ , HW_H_QBIT, HW_H_SBIT, HW_H_INSN_PREFIXED_P, HW_H_INSN_PREFIXED_P_X$/;"	e	enum:cgen_hw_type
HW_H_INTB	opcodes/m32c-desc.h	/^ , HW_H_INTB, HW_H_SVP, HW_H_VCT, HW_H_ISP$/;"	e	enum:cgen_hw_type
HW_H_INVEXCENBIT	opcodes/epiphany-desc.h	/^ , HW_H_EXTFSTALLBIT, HW_H_TRMBIT, HW_H_INVEXCENBIT, HW_H_OVFEXCENBIT$/;"	e	enum:cgen_hw_type
HW_H_ISM	sim/sh64/sh-desc.h	/^ , HW_H_TR, HW_H_ENDIAN, HW_H_ISM, HW_H_FRC$/;"	e	enum:cgen_hw_type
HW_H_ISP	opcodes/m32c-desc.h	/^ , HW_H_INTB, HW_H_SVP, HW_H_VCT, HW_H_ISP$/;"	e	enum:cgen_hw_type
HW_H_KERNEL_SP	sim/cris/cris-desc.h	/^ , HW_H_UBIT_X, HW_H_GBIT, HW_H_KERNEL_SP, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_KMBIT	opcodes/epiphany-desc.h	/^ , HW_H_ARITHMETIC_MODEBIT2, HW_H_GIDISABLEBIT, HW_H_KMBIT, HW_H_CAIBIT$/;"	e	enum:cgen_hw_type
HW_H_LOCK	opcodes/m32r-desc.h	/^ , HW_H_BBPSW, HW_H_LOCK, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_MACH	sim/sh64/sh-desc.h	/^ , HW_H_MACH, HW_H_TBIT, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_MACL	sim/sh64/sh-desc.h	/^ , HW_H_GBR, HW_H_VBR, HW_H_PR, HW_H_MACL$/;"	e	enum:cgen_hw_type
HW_H_MAC_MACHI	opcodes/or1k-desc.h	/^ , HW_H_MAC_MACHI, HW_H_TICK_TTMR, HW_H_SYS_VR_REV, HW_H_SYS_VR_CFG$/;"	e	enum:cgen_hw_type
HW_H_MAC_MACLO	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR509, HW_H_SYS_GPR510, HW_H_SYS_GPR511, HW_H_MAC_MACLO$/;"	e	enum:cgen_hw_type
HW_H_MBIT	sim/cris/cris-desc.h	/^ , HW_H_UBIT_X, HW_H_GBIT, HW_H_KERNEL_SP, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_MBIT	sim/sh64/sh-desc.h	/^ , HW_H_SZBIT, HW_H_PRBIT, HW_H_SBIT, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_MBKPTENBIT	opcodes/epiphany-desc.h	/^ , HW_H_TIMER1BIT3, HW_H_MBKPTENBIT, HW_H_CLOCKGATEENBIT, HW_H_CORECFGRESBIT12$/;"	e	enum:cgen_hw_type
HW_H_MEMADDR	opcodes/epiphany-desc.h	/^ , HW_H_SFLAGBIT, HW_H_PC, HW_H_MEMADDR, HW_H_CORE_REGISTERS$/;"	e	enum:cgen_hw_type
HW_H_MEMGR8	opcodes/xc16x-desc.h	/^ , HW_H_MEMGR8, HW_H_COND, HW_H_CBIT, HW_H_SGTDIS$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/epiphany-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/fr30-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/frv-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/ip2k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/iq2000-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/lm32-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/m32c-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/m32r-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/mep-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/mt-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/or1k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/xc16x-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	opcodes/xstormy16-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	sim/cris/cris-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_MEMORY	sim/sh64/sh-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_NBIT	opcodes/epiphany-desc.h	/^ , HW_H_NBIT, HW_H_CBIT, HW_H_VBIT, HW_H_VSBIT$/;"	e	enum:cgen_hw_type
HW_H_NBIT	opcodes/fr30-desc.h	/^ , HW_H_R15, HW_H_NBIT, HW_H_ZBIT, HW_H_VBIT$/;"	e	enum:cgen_hw_type
HW_H_NBIT	sim/cris/cris-desc.h	/^ , HW_H_ZBIT, HW_H_ZBIT_MOVE, HW_H_ZBIT_MOVE_X, HW_H_NBIT$/;"	e	enum:cgen_hw_type
HW_H_NBIT_MOVE	sim/cris/cris-desc.h	/^ , HW_H_NBIT_MOVE, HW_H_NBIT_MOVE_X, HW_H_XBIT, HW_H_IBIT$/;"	e	enum:cgen_hw_type
HW_H_NBIT_MOVE_X	sim/cris/cris-desc.h	/^ , HW_H_NBIT_MOVE, HW_H_NBIT_MOVE_X, HW_H_XBIT, HW_H_IBIT$/;"	e	enum:cgen_hw_type
HW_H_NONE	opcodes/m32c-desc.h	/^ , HW_H_SRC_INDIRECT, HW_H_DST_INDIRECT, HW_H_NONE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_OBIT	opcodes/m32c-desc.h	/^ , HW_H_SP, HW_H_SBIT, HW_H_ZBIT, HW_H_OBIT$/;"	e	enum:cgen_hw_type
HW_H_OV	opcodes/xstormy16-desc.h	/^ , HW_H_CY, HW_H_HC, HW_H_OV, HW_H_PT$/;"	e	enum:cgen_hw_type
HW_H_OVFEXCENBIT	opcodes/epiphany-desc.h	/^ , HW_H_EXTFSTALLBIT, HW_H_TRMBIT, HW_H_INVEXCENBIT, HW_H_OVFEXCENBIT$/;"	e	enum:cgen_hw_type
HW_H_PABITS	opcodes/ip2k-desc.h	/^ , HW_H_PABITS, HW_H_ZBIT, HW_H_CBIT, HW_H_DCBIT$/;"	e	enum:cgen_hw_type
HW_H_PACK	opcodes/frv-desc.h	/^ , HW_H_ICCR, HW_H_FCCR, HW_H_CCCR, HW_H_PACK$/;"	e	enum:cgen_hw_type
HW_H_PBIT	sim/cris/cris-desc.h	/^ , HW_H_IBIT_X, HW_H_PBIT, HW_H_RBIT, HW_H_UBIT$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/epiphany-desc.h	/^ , HW_H_SFLAGBIT, HW_H_PC, HW_H_MEMADDR, HW_H_CORE_REGISTERS$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/fr30-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/frv-desc.h	/^ , HW_H_IADDR, HW_H_RELOC_ANN, HW_H_PC, HW_H_PSR_IMPLE$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/ip2k-desc.h	/^ , HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/iq2000-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/lm32-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/m32c-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GR_QI$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/m32r-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_HI16, HW_H_SLO16$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/mep-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/mt-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/or1k-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_FSR, HW_H_FDR$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/xc16x-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR$/;"	e	enum:cgen_hw_type
HW_H_PC	opcodes/xstormy16-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB$/;"	e	enum:cgen_hw_type
HW_H_PC	sim/cris/cris-desc.h	/^ , HW_H_FLAGBITS, HW_H_V32, HW_H_PC, HW_H_GR$/;"	e	enum:cgen_hw_type
HW_H_PC	sim/sh64/sh-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GRC$/;"	e	enum:cgen_hw_type
HW_H_PR	sim/sh64/sh-desc.h	/^ , HW_H_GBR, HW_H_VBR, HW_H_PR, HW_H_MACL$/;"	e	enum:cgen_hw_type
HW_H_PRBIT	sim/sh64/sh-desc.h	/^ , HW_H_SZBIT, HW_H_PRBIT, HW_H_SBIT, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_PREFIXREG	sim/cris/cris-desc.h	/^ , HW_H_PREFIXREG, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_PS	opcodes/fr30-desc.h	/^ , HW_H_DR, HW_H_PS, HW_H_R13, HW_H_R14$/;"	e	enum:cgen_hw_type
HW_H_PSR_BE	opcodes/frv-desc.h	/^ , HW_H_PSR_BE, HW_H_PSR_ESR, HW_H_PSR_EF, HW_H_PSR_EM$/;"	e	enum:cgen_hw_type
HW_H_PSR_CM	opcodes/frv-desc.h	/^ , HW_H_PSR_VER, HW_H_PSR_ICE, HW_H_PSR_NEM, HW_H_PSR_CM$/;"	e	enum:cgen_hw_type
HW_H_PSR_EF	opcodes/frv-desc.h	/^ , HW_H_PSR_BE, HW_H_PSR_ESR, HW_H_PSR_EF, HW_H_PSR_EM$/;"	e	enum:cgen_hw_type
HW_H_PSR_EM	opcodes/frv-desc.h	/^ , HW_H_PSR_BE, HW_H_PSR_ESR, HW_H_PSR_EF, HW_H_PSR_EM$/;"	e	enum:cgen_hw_type
HW_H_PSR_ESR	opcodes/frv-desc.h	/^ , HW_H_PSR_BE, HW_H_PSR_ESR, HW_H_PSR_EF, HW_H_PSR_EM$/;"	e	enum:cgen_hw_type
HW_H_PSR_ET	opcodes/frv-desc.h	/^ , HW_H_PSR_PIL, HW_H_PSR_PS, HW_H_PSR_ET, HW_H_PSR_S$/;"	e	enum:cgen_hw_type
HW_H_PSR_ICE	opcodes/frv-desc.h	/^ , HW_H_PSR_VER, HW_H_PSR_ICE, HW_H_PSR_NEM, HW_H_PSR_CM$/;"	e	enum:cgen_hw_type
HW_H_PSR_IMPLE	opcodes/frv-desc.h	/^ , HW_H_IADDR, HW_H_RELOC_ANN, HW_H_PC, HW_H_PSR_IMPLE$/;"	e	enum:cgen_hw_type
HW_H_PSR_NEM	opcodes/frv-desc.h	/^ , HW_H_PSR_VER, HW_H_PSR_ICE, HW_H_PSR_NEM, HW_H_PSR_CM$/;"	e	enum:cgen_hw_type
HW_H_PSR_PIL	opcodes/frv-desc.h	/^ , HW_H_PSR_PIL, HW_H_PSR_PS, HW_H_PSR_ET, HW_H_PSR_S$/;"	e	enum:cgen_hw_type
HW_H_PSR_PS	opcodes/frv-desc.h	/^ , HW_H_PSR_PIL, HW_H_PSR_PS, HW_H_PSR_ET, HW_H_PSR_S$/;"	e	enum:cgen_hw_type
HW_H_PSR_S	opcodes/frv-desc.h	/^ , HW_H_PSR_PIL, HW_H_PSR_PS, HW_H_PSR_ET, HW_H_PSR_S$/;"	e	enum:cgen_hw_type
HW_H_PSR_VER	opcodes/frv-desc.h	/^ , HW_H_PSR_VER, HW_H_PSR_ICE, HW_H_PSR_NEM, HW_H_PSR_CM$/;"	e	enum:cgen_hw_type
HW_H_PSW	opcodes/m32r-desc.h	/^ , HW_H_ACCUMS, HW_H_COND, HW_H_PSW, HW_H_BPSW$/;"	e	enum:cgen_hw_type
HW_H_PSW	opcodes/xc16x-desc.h	/^ , HW_H_EXT, HW_H_PSW, HW_H_GRB, HW_H_CC$/;"	e	enum:cgen_hw_type
HW_H_PT	opcodes/xstormy16-desc.h	/^ , HW_H_CY, HW_H_HC, HW_H_OV, HW_H_PT$/;"	e	enum:cgen_hw_type
HW_H_QBIT	sim/cris/cris-desc.h	/^ , HW_H_QBIT, HW_H_SBIT, HW_H_INSN_PREFIXED_P, HW_H_INSN_PREFIXED_P_X$/;"	e	enum:cgen_hw_type
HW_H_QBIT	sim/sh64/sh-desc.h	/^ , HW_H_QBIT, HW_H_FR, HW_H_FP, HW_H_FV$/;"	e	enum:cgen_hw_type
HW_H_R0	opcodes/m32c-desc.h	/^ , HW_H_R0, HW_H_R1, HW_H_R2, HW_H_R3$/;"	e	enum:cgen_hw_type
HW_H_R0	opcodes/xc16x-desc.h	/^ , HW_H_REGDIV8, HW_H_R0, HW_H_R01, HW_H_REGBMEM8$/;"	e	enum:cgen_hw_type
HW_H_R01	opcodes/xc16x-desc.h	/^ , HW_H_REGDIV8, HW_H_R0, HW_H_R01, HW_H_REGBMEM8$/;"	e	enum:cgen_hw_type
HW_H_R0H	opcodes/m32c-desc.h	/^ , HW_H_R0L, HW_H_R0H, HW_H_R1L, HW_H_R1H$/;"	e	enum:cgen_hw_type
HW_H_R0L	opcodes/m32c-desc.h	/^ , HW_H_R0L, HW_H_R0H, HW_H_R1L, HW_H_R1H$/;"	e	enum:cgen_hw_type
HW_H_R0L_R0H	opcodes/m32c-desc.h	/^ , HW_H_R0L_R0H, HW_H_R2R0, HW_H_R3R1, HW_H_R1R2R0$/;"	e	enum:cgen_hw_type
HW_H_R1	opcodes/m32c-desc.h	/^ , HW_H_R0, HW_H_R1, HW_H_R2, HW_H_R3$/;"	e	enum:cgen_hw_type
HW_H_R13	opcodes/fr30-desc.h	/^ , HW_H_DR, HW_H_PS, HW_H_R13, HW_H_R14$/;"	e	enum:cgen_hw_type
HW_H_R14	opcodes/fr30-desc.h	/^ , HW_H_DR, HW_H_PS, HW_H_R13, HW_H_R14$/;"	e	enum:cgen_hw_type
HW_H_R15	opcodes/fr30-desc.h	/^ , HW_H_R15, HW_H_NBIT, HW_H_ZBIT, HW_H_VBIT$/;"	e	enum:cgen_hw_type
HW_H_R1H	opcodes/m32c-desc.h	/^ , HW_H_R0L, HW_H_R0H, HW_H_R1L, HW_H_R1H$/;"	e	enum:cgen_hw_type
HW_H_R1L	opcodes/m32c-desc.h	/^ , HW_H_R0L, HW_H_R0H, HW_H_R1L, HW_H_R1H$/;"	e	enum:cgen_hw_type
HW_H_R1R2R0	opcodes/m32c-desc.h	/^ , HW_H_R0L_R0H, HW_H_R2R0, HW_H_R3R1, HW_H_R1R2R0$/;"	e	enum:cgen_hw_type
HW_H_R2	opcodes/m32c-desc.h	/^ , HW_H_R0, HW_H_R1, HW_H_R2, HW_H_R3$/;"	e	enum:cgen_hw_type
HW_H_R2R0	opcodes/m32c-desc.h	/^ , HW_H_R0L_R0H, HW_H_R2R0, HW_H_R3R1, HW_H_R1R2R0$/;"	e	enum:cgen_hw_type
HW_H_R3	opcodes/m32c-desc.h	/^ , HW_H_R0, HW_H_R1, HW_H_R2, HW_H_R3$/;"	e	enum:cgen_hw_type
HW_H_R3R1	opcodes/m32c-desc.h	/^ , HW_H_R0L_R0H, HW_H_R2R0, HW_H_R3R1, HW_H_R1R2R0$/;"	e	enum:cgen_hw_type
HW_H_R8	opcodes/xc16x-desc.h	/^ , HW_H_ECC, HW_H_GRB8, HW_H_R8, HW_H_REGMEM8$/;"	e	enum:cgen_hw_type
HW_H_RAW_GR	sim/cris/cris-desc.h	/^ , HW_H_GR_X, HW_H_GR_REAL_PC, HW_H_RAW_GR, HW_H_SR$/;"	e	enum:cgen_hw_type
HW_H_RB	opcodes/xstormy16-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB$/;"	e	enum:cgen_hw_type
HW_H_RBIT	sim/cris/cris-desc.h	/^ , HW_H_IBIT_X, HW_H_PBIT, HW_H_RBIT, HW_H_UBIT$/;"	e	enum:cgen_hw_type
HW_H_RBJ	opcodes/xstormy16-desc.h	/^ , HW_H_RBJ, HW_H_RPSW, HW_H_Z8, HW_H_Z16$/;"	e	enum:cgen_hw_type
HW_H_REGBMEM8	opcodes/xc16x-desc.h	/^ , HW_H_REGDIV8, HW_H_R0, HW_H_R01, HW_H_REGBMEM8$/;"	e	enum:cgen_hw_type
HW_H_REGDIV8	opcodes/xc16x-desc.h	/^ , HW_H_REGDIV8, HW_H_R0, HW_H_R01, HW_H_REGBMEM8$/;"	e	enum:cgen_hw_type
HW_H_REGISTERS	opcodes/epiphany-desc.h	/^ , HW_H_IADDR, HW_H_REGISTERS, HW_H_FPREGISTERS, HW_H_ZBIT$/;"	e	enum:cgen_hw_type
HW_H_REGISTERS	opcodes/ip2k-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_REGISTERS, HW_H_STACK$/;"	e	enum:cgen_hw_type
HW_H_REGMEM8	opcodes/xc16x-desc.h	/^ , HW_H_ECC, HW_H_GRB8, HW_H_R8, HW_H_REGMEM8$/;"	e	enum:cgen_hw_type
HW_H_RELOC_ANN	opcodes/frv-desc.h	/^ , HW_H_IADDR, HW_H_RELOC_ANN, HW_H_PC, HW_H_PSR_IMPLE$/;"	e	enum:cgen_hw_type
HW_H_RPSW	opcodes/xstormy16-desc.h	/^ , HW_H_RBJ, HW_H_RPSW, HW_H_Z8, HW_H_Z16$/;"	e	enum:cgen_hw_type
HW_H_S	opcodes/xstormy16-desc.h	/^ , HW_H_S, HW_H_BRANCHCOND, HW_H_WORDSIZE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_SB	opcodes/m32c-desc.h	/^ , HW_H_A0, HW_H_A1, HW_H_SB, HW_H_FB$/;"	e	enum:cgen_hw_type
HW_H_SBIT	opcodes/fr30-desc.h	/^ , HW_H_CBIT, HW_H_IBIT, HW_H_SBIT, HW_H_TBIT$/;"	e	enum:cgen_hw_type
HW_H_SBIT	opcodes/m32c-desc.h	/^ , HW_H_SP, HW_H_SBIT, HW_H_ZBIT, HW_H_OBIT$/;"	e	enum:cgen_hw_type
HW_H_SBIT	sim/cris/cris-desc.h	/^ , HW_H_QBIT, HW_H_SBIT, HW_H_INSN_PREFIXED_P, HW_H_INSN_PREFIXED_P_X$/;"	e	enum:cgen_hw_type
HW_H_SBIT	sim/sh64/sh-desc.h	/^ , HW_H_SZBIT, HW_H_PRBIT, HW_H_SBIT, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_SCR	opcodes/fr30-desc.h	/^ , HW_H_D0BIT, HW_H_D1BIT, HW_H_CCR, HW_H_SCR$/;"	e	enum:cgen_hw_type
HW_H_SFLAGBIT	opcodes/epiphany-desc.h	/^ , HW_H_SFLAGBIT, HW_H_PC, HW_H_MEMADDR, HW_H_CORE_REGISTERS$/;"	e	enum:cgen_hw_type
HW_H_SGTDIS	opcodes/xc16x-desc.h	/^ , HW_H_MEMGR8, HW_H_COND, HW_H_CBIT, HW_H_SGTDIS$/;"	e	enum:cgen_hw_type
HW_H_SHIMM	opcodes/m32c-desc.h	/^ , HW_H_SHIMM, HW_H_BIT_INDEX, HW_H_SRC_INDEX, HW_H_DST_INDEX$/;"	e	enum:cgen_hw_type
HW_H_SIMM16	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_INF, HW_H_SYS_FPCSR_DZF, HW_H_SIMM16, HW_H_UIMM16$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/epiphany-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/fr30-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/frv-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/ip2k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/iq2000-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/lm32-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/m32c-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/m32r-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/mep-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/mt-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/or1k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/xc16x-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	opcodes/xstormy16-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	sim/cris/cris-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SINT	sim/sh64/sh-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_SLO16	opcodes/m32r-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_HI16, HW_H_SLO16$/;"	e	enum:cgen_hw_type
HW_H_SP	opcodes/m32c-desc.h	/^ , HW_H_SP, HW_H_SBIT, HW_H_ZBIT, HW_H_OBIT$/;"	e	enum:cgen_hw_type
HW_H_SPR	opcodes/frv-desc.h	/^ , HW_H_FR_3, HW_H_CPR, HW_H_CPR_DOUBLE, HW_H_SPR$/;"	e	enum:cgen_hw_type
HW_H_SPR	opcodes/ip2k-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_REGISTERS, HW_H_STACK$/;"	e	enum:cgen_hw_type
HW_H_SPR	opcodes/mt-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_SPR	opcodes/or1k-desc.h	/^ , HW_H_SPR, HW_H_GPR, HW_H_SYS_VR, HW_H_SYS_UPR$/;"	e	enum:cgen_hw_type
HW_H_SR	sim/cris/cris-desc.h	/^ , HW_H_GR_X, HW_H_GR_REAL_PC, HW_H_RAW_GR, HW_H_SR$/;"	e	enum:cgen_hw_type
HW_H_SR	sim/sh64/sh-desc.h	/^ , HW_H_CR, HW_H_SR, HW_H_FPSCR, HW_H_FRBIT$/;"	e	enum:cgen_hw_type
HW_H_SRC_INDEX	opcodes/m32c-desc.h	/^ , HW_H_SHIMM, HW_H_BIT_INDEX, HW_H_SRC_INDEX, HW_H_DST_INDEX$/;"	e	enum:cgen_hw_type
HW_H_SRC_INDIRECT	opcodes/m32c-desc.h	/^ , HW_H_SRC_INDIRECT, HW_H_DST_INDIRECT, HW_H_NONE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_SR_X	sim/cris/cris-desc.h	/^ , HW_H_SR_X, HW_H_SUPR, HW_H_CBIT, HW_H_CBIT_MOVE$/;"	e	enum:cgen_hw_type
HW_H_STACK	opcodes/ip2k-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_REGISTERS, HW_H_STACK$/;"	e	enum:cgen_hw_type
HW_H_SUPR	sim/cris/cris-desc.h	/^ , HW_H_SR_X, HW_H_SUPR, HW_H_CBIT, HW_H_CBIT_MOVE$/;"	e	enum:cgen_hw_type
HW_H_SVF	opcodes/m32c-desc.h	/^ , HW_H_DBIT, HW_H_DCT0, HW_H_DCT1, HW_H_SVF$/;"	e	enum:cgen_hw_type
HW_H_SVP	opcodes/m32c-desc.h	/^ , HW_H_INTB, HW_H_SVP, HW_H_VCT, HW_H_ISP$/;"	e	enum:cgen_hw_type
HW_H_SWAP	sim/cris/cris-desc.h	/^ , HW_H_IADDR, HW_H_INC, HW_H_CCODE, HW_H_SWAP$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR, HW_H_SYS_DMMUCFGR, HW_H_SYS_IMMUCFGR, HW_H_SYS_DCCFGR$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_CGF	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_CUP, HW_H_SYS_CPUCFGR_NSGR, HW_H_SYS_CPUCFGR_CGF, HW_H_SYS_CPUCFGR_OB32S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_ND	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_ND, HW_H_SYS_SR_SM, HW_H_SYS_SR_TEE, HW_H_SYS_SR_IEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_NSGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_CUP, HW_H_SYS_CPUCFGR_NSGR, HW_H_SYS_CPUCFGR_CGF, HW_H_SYS_CPUCFGR_OB32S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_OB32S	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_CUP, HW_H_SYS_CPUCFGR_NSGR, HW_H_SYS_CPUCFGR_CGF, HW_H_SYS_CPUCFGR_OB32S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_OB64S	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_OB64S, HW_H_SYS_CPUCFGR_OF32S, HW_H_SYS_CPUCFGR_OF64S, HW_H_SYS_CPUCFGR_OV64S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_OF32S	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_OB64S, HW_H_SYS_CPUCFGR_OF32S, HW_H_SYS_CPUCFGR_OF64S, HW_H_SYS_CPUCFGR_OV64S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_OF64S	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_OB64S, HW_H_SYS_CPUCFGR_OF32S, HW_H_SYS_CPUCFGR_OF64S, HW_H_SYS_CPUCFGR_OV64S$/;"	e	enum:cgen_hw_type
HW_H_SYS_CPUCFGR_OV64S	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_OB64S, HW_H_SYS_CPUCFGR_OF32S, HW_H_SYS_CPUCFGR_OF64S, HW_H_SYS_CPUCFGR_OV64S$/;"	e	enum:cgen_hw_type
HW_H_SYS_DCCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR, HW_H_SYS_DMMUCFGR, HW_H_SYS_IMMUCFGR, HW_H_SYS_DCCFGR$/;"	e	enum:cgen_hw_type
HW_H_SYS_DCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_ICCFGR, HW_H_SYS_DCFGR, HW_H_SYS_PCCFGR, HW_H_SYS_NPC$/;"	e	enum:cgen_hw_type
HW_H_SYS_DMMUCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR, HW_H_SYS_DMMUCFGR, HW_H_SYS_IMMUCFGR, HW_H_SYS_DCCFGR$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR0	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR13, HW_H_SYS_EPCR14, HW_H_SYS_EPCR15, HW_H_SYS_EEAR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR1	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR1, HW_H_SYS_EEAR2, HW_H_SYS_EEAR3, HW_H_SYS_EEAR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR10	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR9, HW_H_SYS_EEAR10, HW_H_SYS_EEAR11, HW_H_SYS_EEAR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR11	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR9, HW_H_SYS_EEAR10, HW_H_SYS_EEAR11, HW_H_SYS_EEAR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR12	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR9, HW_H_SYS_EEAR10, HW_H_SYS_EEAR11, HW_H_SYS_EEAR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR13	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR13, HW_H_SYS_EEAR14, HW_H_SYS_EEAR15, HW_H_SYS_ESR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR14	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR13, HW_H_SYS_EEAR14, HW_H_SYS_EEAR15, HW_H_SYS_ESR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR15	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR13, HW_H_SYS_EEAR14, HW_H_SYS_EEAR15, HW_H_SYS_ESR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR2	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR1, HW_H_SYS_EEAR2, HW_H_SYS_EEAR3, HW_H_SYS_EEAR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR3	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR1, HW_H_SYS_EEAR2, HW_H_SYS_EEAR3, HW_H_SYS_EEAR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR4	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR1, HW_H_SYS_EEAR2, HW_H_SYS_EEAR3, HW_H_SYS_EEAR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR5	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR5, HW_H_SYS_EEAR6, HW_H_SYS_EEAR7, HW_H_SYS_EEAR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR6	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR5, HW_H_SYS_EEAR6, HW_H_SYS_EEAR7, HW_H_SYS_EEAR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR7	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR5, HW_H_SYS_EEAR6, HW_H_SYS_EEAR7, HW_H_SYS_EEAR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR8	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR5, HW_H_SYS_EEAR6, HW_H_SYS_EEAR7, HW_H_SYS_EEAR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EEAR9	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR9, HW_H_SYS_EEAR10, HW_H_SYS_EEAR11, HW_H_SYS_EEAR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR0	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR, HW_H_SYS_PPC, HW_H_SYS_FPCSR, HW_H_SYS_EPCR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR1	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR1, HW_H_SYS_EPCR2, HW_H_SYS_EPCR3, HW_H_SYS_EPCR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR10	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR9, HW_H_SYS_EPCR10, HW_H_SYS_EPCR11, HW_H_SYS_EPCR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR11	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR9, HW_H_SYS_EPCR10, HW_H_SYS_EPCR11, HW_H_SYS_EPCR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR12	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR9, HW_H_SYS_EPCR10, HW_H_SYS_EPCR11, HW_H_SYS_EPCR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR13	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR13, HW_H_SYS_EPCR14, HW_H_SYS_EPCR15, HW_H_SYS_EEAR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR14	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR13, HW_H_SYS_EPCR14, HW_H_SYS_EPCR15, HW_H_SYS_EEAR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR15	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR13, HW_H_SYS_EPCR14, HW_H_SYS_EPCR15, HW_H_SYS_EEAR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR2	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR1, HW_H_SYS_EPCR2, HW_H_SYS_EPCR3, HW_H_SYS_EPCR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR3	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR1, HW_H_SYS_EPCR2, HW_H_SYS_EPCR3, HW_H_SYS_EPCR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR4	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR1, HW_H_SYS_EPCR2, HW_H_SYS_EPCR3, HW_H_SYS_EPCR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR5	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR5, HW_H_SYS_EPCR6, HW_H_SYS_EPCR7, HW_H_SYS_EPCR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR6	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR5, HW_H_SYS_EPCR6, HW_H_SYS_EPCR7, HW_H_SYS_EPCR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR7	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR5, HW_H_SYS_EPCR6, HW_H_SYS_EPCR7, HW_H_SYS_EPCR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR8	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR5, HW_H_SYS_EPCR6, HW_H_SYS_EPCR7, HW_H_SYS_EPCR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_EPCR9	opcodes/or1k-desc.h	/^ , HW_H_SYS_EPCR9, HW_H_SYS_EPCR10, HW_H_SYS_EPCR11, HW_H_SYS_EPCR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR0	opcodes/or1k-desc.h	/^ , HW_H_SYS_EEAR13, HW_H_SYS_EEAR14, HW_H_SYS_EEAR15, HW_H_SYS_ESR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR1	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR1, HW_H_SYS_ESR2, HW_H_SYS_ESR3, HW_H_SYS_ESR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR10	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR9, HW_H_SYS_ESR10, HW_H_SYS_ESR11, HW_H_SYS_ESR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR11	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR9, HW_H_SYS_ESR10, HW_H_SYS_ESR11, HW_H_SYS_ESR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR12	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR9, HW_H_SYS_ESR10, HW_H_SYS_ESR11, HW_H_SYS_ESR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR13	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR13, HW_H_SYS_ESR14, HW_H_SYS_ESR15, HW_H_SYS_GPR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR14	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR13, HW_H_SYS_ESR14, HW_H_SYS_ESR15, HW_H_SYS_GPR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR15	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR13, HW_H_SYS_ESR14, HW_H_SYS_ESR15, HW_H_SYS_GPR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR2	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR1, HW_H_SYS_ESR2, HW_H_SYS_ESR3, HW_H_SYS_ESR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR3	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR1, HW_H_SYS_ESR2, HW_H_SYS_ESR3, HW_H_SYS_ESR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR4	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR1, HW_H_SYS_ESR2, HW_H_SYS_ESR3, HW_H_SYS_ESR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR5	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR5, HW_H_SYS_ESR6, HW_H_SYS_ESR7, HW_H_SYS_ESR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR6	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR5, HW_H_SYS_ESR6, HW_H_SYS_ESR7, HW_H_SYS_ESR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR7	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR5, HW_H_SYS_ESR6, HW_H_SYS_ESR7, HW_H_SYS_ESR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR8	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR5, HW_H_SYS_ESR6, HW_H_SYS_ESR7, HW_H_SYS_ESR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_ESR9	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR9, HW_H_SYS_ESR10, HW_H_SYS_ESR11, HW_H_SYS_ESR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR, HW_H_SYS_PPC, HW_H_SYS_FPCSR, HW_H_SYS_EPCR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_DZF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_INF, HW_H_SYS_FPCSR_DZF, HW_H_SIMM16, HW_H_UIMM16$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_FPEE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_FO, HW_H_SYS_SR_SUMRA, HW_H_SYS_SR_CID, HW_H_SYS_FPCSR_FPEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_INF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_INF, HW_H_SYS_FPCSR_DZF, HW_H_SIMM16, HW_H_UIMM16$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_IVF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_QNF, HW_H_SYS_FPCSR_ZF, HW_H_SYS_FPCSR_IXF, HW_H_SYS_FPCSR_IVF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_IXF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_QNF, HW_H_SYS_FPCSR_ZF, HW_H_SYS_FPCSR_IXF, HW_H_SYS_FPCSR_IVF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_OVF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_RM, HW_H_SYS_FPCSR_OVF, HW_H_SYS_FPCSR_UNF, HW_H_SYS_FPCSR_SNF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_QNF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_QNF, HW_H_SYS_FPCSR_ZF, HW_H_SYS_FPCSR_IXF, HW_H_SYS_FPCSR_IVF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_RM	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_RM, HW_H_SYS_FPCSR_OVF, HW_H_SYS_FPCSR_UNF, HW_H_SYS_FPCSR_SNF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_SNF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_RM, HW_H_SYS_FPCSR_OVF, HW_H_SYS_FPCSR_UNF, HW_H_SYS_FPCSR_SNF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_UNF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_RM, HW_H_SYS_FPCSR_OVF, HW_H_SYS_FPCSR_UNF, HW_H_SYS_FPCSR_SNF$/;"	e	enum:cgen_hw_type
HW_H_SYS_FPCSR_ZF	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_QNF, HW_H_SYS_FPCSR_ZF, HW_H_SYS_FPCSR_IXF, HW_H_SYS_FPCSR_IVF$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR0	opcodes/or1k-desc.h	/^ , HW_H_SYS_ESR13, HW_H_SYS_ESR14, HW_H_SYS_ESR15, HW_H_SYS_GPR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR1	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR1, HW_H_SYS_GPR2, HW_H_SYS_GPR3, HW_H_SYS_GPR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR10	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR9, HW_H_SYS_GPR10, HW_H_SYS_GPR11, HW_H_SYS_GPR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR100	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR97, HW_H_SYS_GPR98, HW_H_SYS_GPR99, HW_H_SYS_GPR100$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR101	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR101, HW_H_SYS_GPR102, HW_H_SYS_GPR103, HW_H_SYS_GPR104$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR102	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR101, HW_H_SYS_GPR102, HW_H_SYS_GPR103, HW_H_SYS_GPR104$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR103	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR101, HW_H_SYS_GPR102, HW_H_SYS_GPR103, HW_H_SYS_GPR104$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR104	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR101, HW_H_SYS_GPR102, HW_H_SYS_GPR103, HW_H_SYS_GPR104$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR105	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR105, HW_H_SYS_GPR106, HW_H_SYS_GPR107, HW_H_SYS_GPR108$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR106	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR105, HW_H_SYS_GPR106, HW_H_SYS_GPR107, HW_H_SYS_GPR108$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR107	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR105, HW_H_SYS_GPR106, HW_H_SYS_GPR107, HW_H_SYS_GPR108$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR108	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR105, HW_H_SYS_GPR106, HW_H_SYS_GPR107, HW_H_SYS_GPR108$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR109	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR109, HW_H_SYS_GPR110, HW_H_SYS_GPR111, HW_H_SYS_GPR112$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR11	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR9, HW_H_SYS_GPR10, HW_H_SYS_GPR11, HW_H_SYS_GPR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR110	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR109, HW_H_SYS_GPR110, HW_H_SYS_GPR111, HW_H_SYS_GPR112$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR111	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR109, HW_H_SYS_GPR110, HW_H_SYS_GPR111, HW_H_SYS_GPR112$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR112	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR109, HW_H_SYS_GPR110, HW_H_SYS_GPR111, HW_H_SYS_GPR112$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR113	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR113, HW_H_SYS_GPR114, HW_H_SYS_GPR115, HW_H_SYS_GPR116$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR114	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR113, HW_H_SYS_GPR114, HW_H_SYS_GPR115, HW_H_SYS_GPR116$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR115	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR113, HW_H_SYS_GPR114, HW_H_SYS_GPR115, HW_H_SYS_GPR116$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR116	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR113, HW_H_SYS_GPR114, HW_H_SYS_GPR115, HW_H_SYS_GPR116$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR117	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR117, HW_H_SYS_GPR118, HW_H_SYS_GPR119, HW_H_SYS_GPR120$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR118	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR117, HW_H_SYS_GPR118, HW_H_SYS_GPR119, HW_H_SYS_GPR120$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR119	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR117, HW_H_SYS_GPR118, HW_H_SYS_GPR119, HW_H_SYS_GPR120$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR12	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR9, HW_H_SYS_GPR10, HW_H_SYS_GPR11, HW_H_SYS_GPR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR120	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR117, HW_H_SYS_GPR118, HW_H_SYS_GPR119, HW_H_SYS_GPR120$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR121	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR121, HW_H_SYS_GPR122, HW_H_SYS_GPR123, HW_H_SYS_GPR124$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR122	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR121, HW_H_SYS_GPR122, HW_H_SYS_GPR123, HW_H_SYS_GPR124$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR123	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR121, HW_H_SYS_GPR122, HW_H_SYS_GPR123, HW_H_SYS_GPR124$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR124	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR121, HW_H_SYS_GPR122, HW_H_SYS_GPR123, HW_H_SYS_GPR124$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR125	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR125, HW_H_SYS_GPR126, HW_H_SYS_GPR127, HW_H_SYS_GPR128$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR126	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR125, HW_H_SYS_GPR126, HW_H_SYS_GPR127, HW_H_SYS_GPR128$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR127	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR125, HW_H_SYS_GPR126, HW_H_SYS_GPR127, HW_H_SYS_GPR128$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR128	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR125, HW_H_SYS_GPR126, HW_H_SYS_GPR127, HW_H_SYS_GPR128$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR129	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR129, HW_H_SYS_GPR130, HW_H_SYS_GPR131, HW_H_SYS_GPR132$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR13	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR13, HW_H_SYS_GPR14, HW_H_SYS_GPR15, HW_H_SYS_GPR16$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR130	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR129, HW_H_SYS_GPR130, HW_H_SYS_GPR131, HW_H_SYS_GPR132$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR131	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR129, HW_H_SYS_GPR130, HW_H_SYS_GPR131, HW_H_SYS_GPR132$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR132	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR129, HW_H_SYS_GPR130, HW_H_SYS_GPR131, HW_H_SYS_GPR132$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR133	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR133, HW_H_SYS_GPR134, HW_H_SYS_GPR135, HW_H_SYS_GPR136$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR134	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR133, HW_H_SYS_GPR134, HW_H_SYS_GPR135, HW_H_SYS_GPR136$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR135	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR133, HW_H_SYS_GPR134, HW_H_SYS_GPR135, HW_H_SYS_GPR136$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR136	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR133, HW_H_SYS_GPR134, HW_H_SYS_GPR135, HW_H_SYS_GPR136$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR137	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR137, HW_H_SYS_GPR138, HW_H_SYS_GPR139, HW_H_SYS_GPR140$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR138	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR137, HW_H_SYS_GPR138, HW_H_SYS_GPR139, HW_H_SYS_GPR140$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR139	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR137, HW_H_SYS_GPR138, HW_H_SYS_GPR139, HW_H_SYS_GPR140$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR14	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR13, HW_H_SYS_GPR14, HW_H_SYS_GPR15, HW_H_SYS_GPR16$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR140	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR137, HW_H_SYS_GPR138, HW_H_SYS_GPR139, HW_H_SYS_GPR140$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR141	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR141, HW_H_SYS_GPR142, HW_H_SYS_GPR143, HW_H_SYS_GPR144$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR142	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR141, HW_H_SYS_GPR142, HW_H_SYS_GPR143, HW_H_SYS_GPR144$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR143	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR141, HW_H_SYS_GPR142, HW_H_SYS_GPR143, HW_H_SYS_GPR144$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR144	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR141, HW_H_SYS_GPR142, HW_H_SYS_GPR143, HW_H_SYS_GPR144$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR145	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR145, HW_H_SYS_GPR146, HW_H_SYS_GPR147, HW_H_SYS_GPR148$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR146	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR145, HW_H_SYS_GPR146, HW_H_SYS_GPR147, HW_H_SYS_GPR148$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR147	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR145, HW_H_SYS_GPR146, HW_H_SYS_GPR147, HW_H_SYS_GPR148$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR148	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR145, HW_H_SYS_GPR146, HW_H_SYS_GPR147, HW_H_SYS_GPR148$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR149	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR149, HW_H_SYS_GPR150, HW_H_SYS_GPR151, HW_H_SYS_GPR152$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR15	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR13, HW_H_SYS_GPR14, HW_H_SYS_GPR15, HW_H_SYS_GPR16$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR150	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR149, HW_H_SYS_GPR150, HW_H_SYS_GPR151, HW_H_SYS_GPR152$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR151	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR149, HW_H_SYS_GPR150, HW_H_SYS_GPR151, HW_H_SYS_GPR152$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR152	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR149, HW_H_SYS_GPR150, HW_H_SYS_GPR151, HW_H_SYS_GPR152$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR153	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR153, HW_H_SYS_GPR154, HW_H_SYS_GPR155, HW_H_SYS_GPR156$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR154	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR153, HW_H_SYS_GPR154, HW_H_SYS_GPR155, HW_H_SYS_GPR156$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR155	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR153, HW_H_SYS_GPR154, HW_H_SYS_GPR155, HW_H_SYS_GPR156$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR156	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR153, HW_H_SYS_GPR154, HW_H_SYS_GPR155, HW_H_SYS_GPR156$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR157	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR157, HW_H_SYS_GPR158, HW_H_SYS_GPR159, HW_H_SYS_GPR160$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR158	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR157, HW_H_SYS_GPR158, HW_H_SYS_GPR159, HW_H_SYS_GPR160$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR159	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR157, HW_H_SYS_GPR158, HW_H_SYS_GPR159, HW_H_SYS_GPR160$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR16	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR13, HW_H_SYS_GPR14, HW_H_SYS_GPR15, HW_H_SYS_GPR16$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR160	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR157, HW_H_SYS_GPR158, HW_H_SYS_GPR159, HW_H_SYS_GPR160$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR161	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR161, HW_H_SYS_GPR162, HW_H_SYS_GPR163, HW_H_SYS_GPR164$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR162	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR161, HW_H_SYS_GPR162, HW_H_SYS_GPR163, HW_H_SYS_GPR164$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR163	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR161, HW_H_SYS_GPR162, HW_H_SYS_GPR163, HW_H_SYS_GPR164$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR164	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR161, HW_H_SYS_GPR162, HW_H_SYS_GPR163, HW_H_SYS_GPR164$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR165	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR165, HW_H_SYS_GPR166, HW_H_SYS_GPR167, HW_H_SYS_GPR168$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR166	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR165, HW_H_SYS_GPR166, HW_H_SYS_GPR167, HW_H_SYS_GPR168$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR167	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR165, HW_H_SYS_GPR166, HW_H_SYS_GPR167, HW_H_SYS_GPR168$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR168	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR165, HW_H_SYS_GPR166, HW_H_SYS_GPR167, HW_H_SYS_GPR168$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR169	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR169, HW_H_SYS_GPR170, HW_H_SYS_GPR171, HW_H_SYS_GPR172$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR17	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR17, HW_H_SYS_GPR18, HW_H_SYS_GPR19, HW_H_SYS_GPR20$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR170	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR169, HW_H_SYS_GPR170, HW_H_SYS_GPR171, HW_H_SYS_GPR172$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR171	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR169, HW_H_SYS_GPR170, HW_H_SYS_GPR171, HW_H_SYS_GPR172$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR172	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR169, HW_H_SYS_GPR170, HW_H_SYS_GPR171, HW_H_SYS_GPR172$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR173	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR173, HW_H_SYS_GPR174, HW_H_SYS_GPR175, HW_H_SYS_GPR176$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR174	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR173, HW_H_SYS_GPR174, HW_H_SYS_GPR175, HW_H_SYS_GPR176$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR175	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR173, HW_H_SYS_GPR174, HW_H_SYS_GPR175, HW_H_SYS_GPR176$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR176	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR173, HW_H_SYS_GPR174, HW_H_SYS_GPR175, HW_H_SYS_GPR176$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR177	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR177, HW_H_SYS_GPR178, HW_H_SYS_GPR179, HW_H_SYS_GPR180$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR178	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR177, HW_H_SYS_GPR178, HW_H_SYS_GPR179, HW_H_SYS_GPR180$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR179	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR177, HW_H_SYS_GPR178, HW_H_SYS_GPR179, HW_H_SYS_GPR180$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR18	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR17, HW_H_SYS_GPR18, HW_H_SYS_GPR19, HW_H_SYS_GPR20$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR180	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR177, HW_H_SYS_GPR178, HW_H_SYS_GPR179, HW_H_SYS_GPR180$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR181	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR181, HW_H_SYS_GPR182, HW_H_SYS_GPR183, HW_H_SYS_GPR184$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR182	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR181, HW_H_SYS_GPR182, HW_H_SYS_GPR183, HW_H_SYS_GPR184$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR183	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR181, HW_H_SYS_GPR182, HW_H_SYS_GPR183, HW_H_SYS_GPR184$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR184	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR181, HW_H_SYS_GPR182, HW_H_SYS_GPR183, HW_H_SYS_GPR184$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR185	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR185, HW_H_SYS_GPR186, HW_H_SYS_GPR187, HW_H_SYS_GPR188$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR186	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR185, HW_H_SYS_GPR186, HW_H_SYS_GPR187, HW_H_SYS_GPR188$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR187	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR185, HW_H_SYS_GPR186, HW_H_SYS_GPR187, HW_H_SYS_GPR188$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR188	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR185, HW_H_SYS_GPR186, HW_H_SYS_GPR187, HW_H_SYS_GPR188$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR189	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR189, HW_H_SYS_GPR190, HW_H_SYS_GPR191, HW_H_SYS_GPR192$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR19	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR17, HW_H_SYS_GPR18, HW_H_SYS_GPR19, HW_H_SYS_GPR20$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR190	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR189, HW_H_SYS_GPR190, HW_H_SYS_GPR191, HW_H_SYS_GPR192$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR191	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR189, HW_H_SYS_GPR190, HW_H_SYS_GPR191, HW_H_SYS_GPR192$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR192	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR189, HW_H_SYS_GPR190, HW_H_SYS_GPR191, HW_H_SYS_GPR192$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR193	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR193, HW_H_SYS_GPR194, HW_H_SYS_GPR195, HW_H_SYS_GPR196$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR194	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR193, HW_H_SYS_GPR194, HW_H_SYS_GPR195, HW_H_SYS_GPR196$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR195	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR193, HW_H_SYS_GPR194, HW_H_SYS_GPR195, HW_H_SYS_GPR196$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR196	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR193, HW_H_SYS_GPR194, HW_H_SYS_GPR195, HW_H_SYS_GPR196$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR197	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR197, HW_H_SYS_GPR198, HW_H_SYS_GPR199, HW_H_SYS_GPR200$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR198	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR197, HW_H_SYS_GPR198, HW_H_SYS_GPR199, HW_H_SYS_GPR200$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR199	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR197, HW_H_SYS_GPR198, HW_H_SYS_GPR199, HW_H_SYS_GPR200$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR2	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR1, HW_H_SYS_GPR2, HW_H_SYS_GPR3, HW_H_SYS_GPR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR20	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR17, HW_H_SYS_GPR18, HW_H_SYS_GPR19, HW_H_SYS_GPR20$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR200	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR197, HW_H_SYS_GPR198, HW_H_SYS_GPR199, HW_H_SYS_GPR200$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR201	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR201, HW_H_SYS_GPR202, HW_H_SYS_GPR203, HW_H_SYS_GPR204$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR202	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR201, HW_H_SYS_GPR202, HW_H_SYS_GPR203, HW_H_SYS_GPR204$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR203	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR201, HW_H_SYS_GPR202, HW_H_SYS_GPR203, HW_H_SYS_GPR204$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR204	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR201, HW_H_SYS_GPR202, HW_H_SYS_GPR203, HW_H_SYS_GPR204$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR205	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR205, HW_H_SYS_GPR206, HW_H_SYS_GPR207, HW_H_SYS_GPR208$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR206	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR205, HW_H_SYS_GPR206, HW_H_SYS_GPR207, HW_H_SYS_GPR208$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR207	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR205, HW_H_SYS_GPR206, HW_H_SYS_GPR207, HW_H_SYS_GPR208$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR208	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR205, HW_H_SYS_GPR206, HW_H_SYS_GPR207, HW_H_SYS_GPR208$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR209	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR209, HW_H_SYS_GPR210, HW_H_SYS_GPR211, HW_H_SYS_GPR212$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR21	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR21, HW_H_SYS_GPR22, HW_H_SYS_GPR23, HW_H_SYS_GPR24$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR210	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR209, HW_H_SYS_GPR210, HW_H_SYS_GPR211, HW_H_SYS_GPR212$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR211	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR209, HW_H_SYS_GPR210, HW_H_SYS_GPR211, HW_H_SYS_GPR212$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR212	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR209, HW_H_SYS_GPR210, HW_H_SYS_GPR211, HW_H_SYS_GPR212$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR213	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR213, HW_H_SYS_GPR214, HW_H_SYS_GPR215, HW_H_SYS_GPR216$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR214	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR213, HW_H_SYS_GPR214, HW_H_SYS_GPR215, HW_H_SYS_GPR216$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR215	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR213, HW_H_SYS_GPR214, HW_H_SYS_GPR215, HW_H_SYS_GPR216$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR216	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR213, HW_H_SYS_GPR214, HW_H_SYS_GPR215, HW_H_SYS_GPR216$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR217	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR217, HW_H_SYS_GPR218, HW_H_SYS_GPR219, HW_H_SYS_GPR220$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR218	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR217, HW_H_SYS_GPR218, HW_H_SYS_GPR219, HW_H_SYS_GPR220$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR219	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR217, HW_H_SYS_GPR218, HW_H_SYS_GPR219, HW_H_SYS_GPR220$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR22	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR21, HW_H_SYS_GPR22, HW_H_SYS_GPR23, HW_H_SYS_GPR24$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR220	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR217, HW_H_SYS_GPR218, HW_H_SYS_GPR219, HW_H_SYS_GPR220$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR221	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR221, HW_H_SYS_GPR222, HW_H_SYS_GPR223, HW_H_SYS_GPR224$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR222	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR221, HW_H_SYS_GPR222, HW_H_SYS_GPR223, HW_H_SYS_GPR224$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR223	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR221, HW_H_SYS_GPR222, HW_H_SYS_GPR223, HW_H_SYS_GPR224$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR224	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR221, HW_H_SYS_GPR222, HW_H_SYS_GPR223, HW_H_SYS_GPR224$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR225	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR225, HW_H_SYS_GPR226, HW_H_SYS_GPR227, HW_H_SYS_GPR228$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR226	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR225, HW_H_SYS_GPR226, HW_H_SYS_GPR227, HW_H_SYS_GPR228$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR227	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR225, HW_H_SYS_GPR226, HW_H_SYS_GPR227, HW_H_SYS_GPR228$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR228	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR225, HW_H_SYS_GPR226, HW_H_SYS_GPR227, HW_H_SYS_GPR228$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR229	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR229, HW_H_SYS_GPR230, HW_H_SYS_GPR231, HW_H_SYS_GPR232$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR23	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR21, HW_H_SYS_GPR22, HW_H_SYS_GPR23, HW_H_SYS_GPR24$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR230	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR229, HW_H_SYS_GPR230, HW_H_SYS_GPR231, HW_H_SYS_GPR232$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR231	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR229, HW_H_SYS_GPR230, HW_H_SYS_GPR231, HW_H_SYS_GPR232$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR232	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR229, HW_H_SYS_GPR230, HW_H_SYS_GPR231, HW_H_SYS_GPR232$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR233	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR233, HW_H_SYS_GPR234, HW_H_SYS_GPR235, HW_H_SYS_GPR236$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR234	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR233, HW_H_SYS_GPR234, HW_H_SYS_GPR235, HW_H_SYS_GPR236$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR235	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR233, HW_H_SYS_GPR234, HW_H_SYS_GPR235, HW_H_SYS_GPR236$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR236	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR233, HW_H_SYS_GPR234, HW_H_SYS_GPR235, HW_H_SYS_GPR236$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR237	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR237, HW_H_SYS_GPR238, HW_H_SYS_GPR239, HW_H_SYS_GPR240$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR238	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR237, HW_H_SYS_GPR238, HW_H_SYS_GPR239, HW_H_SYS_GPR240$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR239	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR237, HW_H_SYS_GPR238, HW_H_SYS_GPR239, HW_H_SYS_GPR240$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR24	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR21, HW_H_SYS_GPR22, HW_H_SYS_GPR23, HW_H_SYS_GPR24$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR240	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR237, HW_H_SYS_GPR238, HW_H_SYS_GPR239, HW_H_SYS_GPR240$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR241	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR241, HW_H_SYS_GPR242, HW_H_SYS_GPR243, HW_H_SYS_GPR244$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR242	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR241, HW_H_SYS_GPR242, HW_H_SYS_GPR243, HW_H_SYS_GPR244$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR243	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR241, HW_H_SYS_GPR242, HW_H_SYS_GPR243, HW_H_SYS_GPR244$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR244	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR241, HW_H_SYS_GPR242, HW_H_SYS_GPR243, HW_H_SYS_GPR244$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR245	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR245, HW_H_SYS_GPR246, HW_H_SYS_GPR247, HW_H_SYS_GPR248$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR246	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR245, HW_H_SYS_GPR246, HW_H_SYS_GPR247, HW_H_SYS_GPR248$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR247	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR245, HW_H_SYS_GPR246, HW_H_SYS_GPR247, HW_H_SYS_GPR248$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR248	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR245, HW_H_SYS_GPR246, HW_H_SYS_GPR247, HW_H_SYS_GPR248$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR249	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR249, HW_H_SYS_GPR250, HW_H_SYS_GPR251, HW_H_SYS_GPR252$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR25	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR25, HW_H_SYS_GPR26, HW_H_SYS_GPR27, HW_H_SYS_GPR28$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR250	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR249, HW_H_SYS_GPR250, HW_H_SYS_GPR251, HW_H_SYS_GPR252$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR251	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR249, HW_H_SYS_GPR250, HW_H_SYS_GPR251, HW_H_SYS_GPR252$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR252	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR249, HW_H_SYS_GPR250, HW_H_SYS_GPR251, HW_H_SYS_GPR252$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR253	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR253, HW_H_SYS_GPR254, HW_H_SYS_GPR255, HW_H_SYS_GPR256$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR254	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR253, HW_H_SYS_GPR254, HW_H_SYS_GPR255, HW_H_SYS_GPR256$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR255	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR253, HW_H_SYS_GPR254, HW_H_SYS_GPR255, HW_H_SYS_GPR256$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR256	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR253, HW_H_SYS_GPR254, HW_H_SYS_GPR255, HW_H_SYS_GPR256$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR257	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR257, HW_H_SYS_GPR258, HW_H_SYS_GPR259, HW_H_SYS_GPR260$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR258	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR257, HW_H_SYS_GPR258, HW_H_SYS_GPR259, HW_H_SYS_GPR260$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR259	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR257, HW_H_SYS_GPR258, HW_H_SYS_GPR259, HW_H_SYS_GPR260$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR26	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR25, HW_H_SYS_GPR26, HW_H_SYS_GPR27, HW_H_SYS_GPR28$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR260	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR257, HW_H_SYS_GPR258, HW_H_SYS_GPR259, HW_H_SYS_GPR260$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR261	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR261, HW_H_SYS_GPR262, HW_H_SYS_GPR263, HW_H_SYS_GPR264$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR262	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR261, HW_H_SYS_GPR262, HW_H_SYS_GPR263, HW_H_SYS_GPR264$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR263	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR261, HW_H_SYS_GPR262, HW_H_SYS_GPR263, HW_H_SYS_GPR264$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR264	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR261, HW_H_SYS_GPR262, HW_H_SYS_GPR263, HW_H_SYS_GPR264$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR265	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR265, HW_H_SYS_GPR266, HW_H_SYS_GPR267, HW_H_SYS_GPR268$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR266	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR265, HW_H_SYS_GPR266, HW_H_SYS_GPR267, HW_H_SYS_GPR268$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR267	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR265, HW_H_SYS_GPR266, HW_H_SYS_GPR267, HW_H_SYS_GPR268$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR268	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR265, HW_H_SYS_GPR266, HW_H_SYS_GPR267, HW_H_SYS_GPR268$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR269	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR269, HW_H_SYS_GPR270, HW_H_SYS_GPR271, HW_H_SYS_GPR272$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR27	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR25, HW_H_SYS_GPR26, HW_H_SYS_GPR27, HW_H_SYS_GPR28$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR270	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR269, HW_H_SYS_GPR270, HW_H_SYS_GPR271, HW_H_SYS_GPR272$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR271	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR269, HW_H_SYS_GPR270, HW_H_SYS_GPR271, HW_H_SYS_GPR272$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR272	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR269, HW_H_SYS_GPR270, HW_H_SYS_GPR271, HW_H_SYS_GPR272$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR273	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR273, HW_H_SYS_GPR274, HW_H_SYS_GPR275, HW_H_SYS_GPR276$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR274	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR273, HW_H_SYS_GPR274, HW_H_SYS_GPR275, HW_H_SYS_GPR276$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR275	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR273, HW_H_SYS_GPR274, HW_H_SYS_GPR275, HW_H_SYS_GPR276$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR276	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR273, HW_H_SYS_GPR274, HW_H_SYS_GPR275, HW_H_SYS_GPR276$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR277	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR277, HW_H_SYS_GPR278, HW_H_SYS_GPR279, HW_H_SYS_GPR280$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR278	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR277, HW_H_SYS_GPR278, HW_H_SYS_GPR279, HW_H_SYS_GPR280$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR279	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR277, HW_H_SYS_GPR278, HW_H_SYS_GPR279, HW_H_SYS_GPR280$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR28	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR25, HW_H_SYS_GPR26, HW_H_SYS_GPR27, HW_H_SYS_GPR28$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR280	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR277, HW_H_SYS_GPR278, HW_H_SYS_GPR279, HW_H_SYS_GPR280$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR281	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR281, HW_H_SYS_GPR282, HW_H_SYS_GPR283, HW_H_SYS_GPR284$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR282	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR281, HW_H_SYS_GPR282, HW_H_SYS_GPR283, HW_H_SYS_GPR284$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR283	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR281, HW_H_SYS_GPR282, HW_H_SYS_GPR283, HW_H_SYS_GPR284$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR284	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR281, HW_H_SYS_GPR282, HW_H_SYS_GPR283, HW_H_SYS_GPR284$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR285	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR285, HW_H_SYS_GPR286, HW_H_SYS_GPR287, HW_H_SYS_GPR288$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR286	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR285, HW_H_SYS_GPR286, HW_H_SYS_GPR287, HW_H_SYS_GPR288$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR287	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR285, HW_H_SYS_GPR286, HW_H_SYS_GPR287, HW_H_SYS_GPR288$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR288	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR285, HW_H_SYS_GPR286, HW_H_SYS_GPR287, HW_H_SYS_GPR288$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR289	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR289, HW_H_SYS_GPR290, HW_H_SYS_GPR291, HW_H_SYS_GPR292$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR29	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR29, HW_H_SYS_GPR30, HW_H_SYS_GPR31, HW_H_SYS_GPR32$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR290	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR289, HW_H_SYS_GPR290, HW_H_SYS_GPR291, HW_H_SYS_GPR292$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR291	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR289, HW_H_SYS_GPR290, HW_H_SYS_GPR291, HW_H_SYS_GPR292$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR292	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR289, HW_H_SYS_GPR290, HW_H_SYS_GPR291, HW_H_SYS_GPR292$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR293	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR293, HW_H_SYS_GPR294, HW_H_SYS_GPR295, HW_H_SYS_GPR296$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR294	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR293, HW_H_SYS_GPR294, HW_H_SYS_GPR295, HW_H_SYS_GPR296$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR295	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR293, HW_H_SYS_GPR294, HW_H_SYS_GPR295, HW_H_SYS_GPR296$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR296	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR293, HW_H_SYS_GPR294, HW_H_SYS_GPR295, HW_H_SYS_GPR296$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR297	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR297, HW_H_SYS_GPR298, HW_H_SYS_GPR299, HW_H_SYS_GPR300$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR298	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR297, HW_H_SYS_GPR298, HW_H_SYS_GPR299, HW_H_SYS_GPR300$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR299	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR297, HW_H_SYS_GPR298, HW_H_SYS_GPR299, HW_H_SYS_GPR300$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR3	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR1, HW_H_SYS_GPR2, HW_H_SYS_GPR3, HW_H_SYS_GPR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR30	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR29, HW_H_SYS_GPR30, HW_H_SYS_GPR31, HW_H_SYS_GPR32$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR300	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR297, HW_H_SYS_GPR298, HW_H_SYS_GPR299, HW_H_SYS_GPR300$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR301	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR301, HW_H_SYS_GPR302, HW_H_SYS_GPR303, HW_H_SYS_GPR304$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR302	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR301, HW_H_SYS_GPR302, HW_H_SYS_GPR303, HW_H_SYS_GPR304$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR303	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR301, HW_H_SYS_GPR302, HW_H_SYS_GPR303, HW_H_SYS_GPR304$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR304	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR301, HW_H_SYS_GPR302, HW_H_SYS_GPR303, HW_H_SYS_GPR304$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR305	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR305, HW_H_SYS_GPR306, HW_H_SYS_GPR307, HW_H_SYS_GPR308$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR306	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR305, HW_H_SYS_GPR306, HW_H_SYS_GPR307, HW_H_SYS_GPR308$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR307	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR305, HW_H_SYS_GPR306, HW_H_SYS_GPR307, HW_H_SYS_GPR308$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR308	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR305, HW_H_SYS_GPR306, HW_H_SYS_GPR307, HW_H_SYS_GPR308$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR309	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR309, HW_H_SYS_GPR310, HW_H_SYS_GPR311, HW_H_SYS_GPR312$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR31	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR29, HW_H_SYS_GPR30, HW_H_SYS_GPR31, HW_H_SYS_GPR32$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR310	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR309, HW_H_SYS_GPR310, HW_H_SYS_GPR311, HW_H_SYS_GPR312$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR311	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR309, HW_H_SYS_GPR310, HW_H_SYS_GPR311, HW_H_SYS_GPR312$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR312	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR309, HW_H_SYS_GPR310, HW_H_SYS_GPR311, HW_H_SYS_GPR312$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR313	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR313, HW_H_SYS_GPR314, HW_H_SYS_GPR315, HW_H_SYS_GPR316$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR314	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR313, HW_H_SYS_GPR314, HW_H_SYS_GPR315, HW_H_SYS_GPR316$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR315	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR313, HW_H_SYS_GPR314, HW_H_SYS_GPR315, HW_H_SYS_GPR316$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR316	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR313, HW_H_SYS_GPR314, HW_H_SYS_GPR315, HW_H_SYS_GPR316$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR317	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR317, HW_H_SYS_GPR318, HW_H_SYS_GPR319, HW_H_SYS_GPR320$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR318	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR317, HW_H_SYS_GPR318, HW_H_SYS_GPR319, HW_H_SYS_GPR320$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR319	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR317, HW_H_SYS_GPR318, HW_H_SYS_GPR319, HW_H_SYS_GPR320$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR32	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR29, HW_H_SYS_GPR30, HW_H_SYS_GPR31, HW_H_SYS_GPR32$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR320	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR317, HW_H_SYS_GPR318, HW_H_SYS_GPR319, HW_H_SYS_GPR320$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR321	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR321, HW_H_SYS_GPR322, HW_H_SYS_GPR323, HW_H_SYS_GPR324$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR322	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR321, HW_H_SYS_GPR322, HW_H_SYS_GPR323, HW_H_SYS_GPR324$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR323	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR321, HW_H_SYS_GPR322, HW_H_SYS_GPR323, HW_H_SYS_GPR324$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR324	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR321, HW_H_SYS_GPR322, HW_H_SYS_GPR323, HW_H_SYS_GPR324$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR325	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR325, HW_H_SYS_GPR326, HW_H_SYS_GPR327, HW_H_SYS_GPR328$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR326	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR325, HW_H_SYS_GPR326, HW_H_SYS_GPR327, HW_H_SYS_GPR328$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR327	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR325, HW_H_SYS_GPR326, HW_H_SYS_GPR327, HW_H_SYS_GPR328$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR328	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR325, HW_H_SYS_GPR326, HW_H_SYS_GPR327, HW_H_SYS_GPR328$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR329	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR329, HW_H_SYS_GPR330, HW_H_SYS_GPR331, HW_H_SYS_GPR332$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR33	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR33, HW_H_SYS_GPR34, HW_H_SYS_GPR35, HW_H_SYS_GPR36$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR330	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR329, HW_H_SYS_GPR330, HW_H_SYS_GPR331, HW_H_SYS_GPR332$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR331	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR329, HW_H_SYS_GPR330, HW_H_SYS_GPR331, HW_H_SYS_GPR332$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR332	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR329, HW_H_SYS_GPR330, HW_H_SYS_GPR331, HW_H_SYS_GPR332$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR333	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR333, HW_H_SYS_GPR334, HW_H_SYS_GPR335, HW_H_SYS_GPR336$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR334	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR333, HW_H_SYS_GPR334, HW_H_SYS_GPR335, HW_H_SYS_GPR336$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR335	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR333, HW_H_SYS_GPR334, HW_H_SYS_GPR335, HW_H_SYS_GPR336$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR336	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR333, HW_H_SYS_GPR334, HW_H_SYS_GPR335, HW_H_SYS_GPR336$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR337	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR337, HW_H_SYS_GPR338, HW_H_SYS_GPR339, HW_H_SYS_GPR340$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR338	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR337, HW_H_SYS_GPR338, HW_H_SYS_GPR339, HW_H_SYS_GPR340$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR339	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR337, HW_H_SYS_GPR338, HW_H_SYS_GPR339, HW_H_SYS_GPR340$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR34	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR33, HW_H_SYS_GPR34, HW_H_SYS_GPR35, HW_H_SYS_GPR36$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR340	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR337, HW_H_SYS_GPR338, HW_H_SYS_GPR339, HW_H_SYS_GPR340$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR341	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR341, HW_H_SYS_GPR342, HW_H_SYS_GPR343, HW_H_SYS_GPR344$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR342	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR341, HW_H_SYS_GPR342, HW_H_SYS_GPR343, HW_H_SYS_GPR344$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR343	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR341, HW_H_SYS_GPR342, HW_H_SYS_GPR343, HW_H_SYS_GPR344$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR344	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR341, HW_H_SYS_GPR342, HW_H_SYS_GPR343, HW_H_SYS_GPR344$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR345	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR345, HW_H_SYS_GPR346, HW_H_SYS_GPR347, HW_H_SYS_GPR348$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR346	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR345, HW_H_SYS_GPR346, HW_H_SYS_GPR347, HW_H_SYS_GPR348$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR347	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR345, HW_H_SYS_GPR346, HW_H_SYS_GPR347, HW_H_SYS_GPR348$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR348	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR345, HW_H_SYS_GPR346, HW_H_SYS_GPR347, HW_H_SYS_GPR348$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR349	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR349, HW_H_SYS_GPR350, HW_H_SYS_GPR351, HW_H_SYS_GPR352$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR35	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR33, HW_H_SYS_GPR34, HW_H_SYS_GPR35, HW_H_SYS_GPR36$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR350	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR349, HW_H_SYS_GPR350, HW_H_SYS_GPR351, HW_H_SYS_GPR352$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR351	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR349, HW_H_SYS_GPR350, HW_H_SYS_GPR351, HW_H_SYS_GPR352$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR352	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR349, HW_H_SYS_GPR350, HW_H_SYS_GPR351, HW_H_SYS_GPR352$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR353	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR353, HW_H_SYS_GPR354, HW_H_SYS_GPR355, HW_H_SYS_GPR356$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR354	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR353, HW_H_SYS_GPR354, HW_H_SYS_GPR355, HW_H_SYS_GPR356$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR355	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR353, HW_H_SYS_GPR354, HW_H_SYS_GPR355, HW_H_SYS_GPR356$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR356	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR353, HW_H_SYS_GPR354, HW_H_SYS_GPR355, HW_H_SYS_GPR356$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR357	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR357, HW_H_SYS_GPR358, HW_H_SYS_GPR359, HW_H_SYS_GPR360$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR358	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR357, HW_H_SYS_GPR358, HW_H_SYS_GPR359, HW_H_SYS_GPR360$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR359	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR357, HW_H_SYS_GPR358, HW_H_SYS_GPR359, HW_H_SYS_GPR360$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR36	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR33, HW_H_SYS_GPR34, HW_H_SYS_GPR35, HW_H_SYS_GPR36$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR360	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR357, HW_H_SYS_GPR358, HW_H_SYS_GPR359, HW_H_SYS_GPR360$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR361	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR361, HW_H_SYS_GPR362, HW_H_SYS_GPR363, HW_H_SYS_GPR364$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR362	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR361, HW_H_SYS_GPR362, HW_H_SYS_GPR363, HW_H_SYS_GPR364$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR363	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR361, HW_H_SYS_GPR362, HW_H_SYS_GPR363, HW_H_SYS_GPR364$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR364	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR361, HW_H_SYS_GPR362, HW_H_SYS_GPR363, HW_H_SYS_GPR364$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR365	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR365, HW_H_SYS_GPR366, HW_H_SYS_GPR367, HW_H_SYS_GPR368$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR366	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR365, HW_H_SYS_GPR366, HW_H_SYS_GPR367, HW_H_SYS_GPR368$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR367	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR365, HW_H_SYS_GPR366, HW_H_SYS_GPR367, HW_H_SYS_GPR368$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR368	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR365, HW_H_SYS_GPR366, HW_H_SYS_GPR367, HW_H_SYS_GPR368$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR369	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR369, HW_H_SYS_GPR370, HW_H_SYS_GPR371, HW_H_SYS_GPR372$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR37	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR37, HW_H_SYS_GPR38, HW_H_SYS_GPR39, HW_H_SYS_GPR40$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR370	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR369, HW_H_SYS_GPR370, HW_H_SYS_GPR371, HW_H_SYS_GPR372$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR371	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR369, HW_H_SYS_GPR370, HW_H_SYS_GPR371, HW_H_SYS_GPR372$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR372	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR369, HW_H_SYS_GPR370, HW_H_SYS_GPR371, HW_H_SYS_GPR372$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR373	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR373, HW_H_SYS_GPR374, HW_H_SYS_GPR375, HW_H_SYS_GPR376$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR374	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR373, HW_H_SYS_GPR374, HW_H_SYS_GPR375, HW_H_SYS_GPR376$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR375	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR373, HW_H_SYS_GPR374, HW_H_SYS_GPR375, HW_H_SYS_GPR376$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR376	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR373, HW_H_SYS_GPR374, HW_H_SYS_GPR375, HW_H_SYS_GPR376$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR377	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR377, HW_H_SYS_GPR378, HW_H_SYS_GPR379, HW_H_SYS_GPR380$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR378	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR377, HW_H_SYS_GPR378, HW_H_SYS_GPR379, HW_H_SYS_GPR380$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR379	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR377, HW_H_SYS_GPR378, HW_H_SYS_GPR379, HW_H_SYS_GPR380$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR38	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR37, HW_H_SYS_GPR38, HW_H_SYS_GPR39, HW_H_SYS_GPR40$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR380	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR377, HW_H_SYS_GPR378, HW_H_SYS_GPR379, HW_H_SYS_GPR380$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR381	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR381, HW_H_SYS_GPR382, HW_H_SYS_GPR383, HW_H_SYS_GPR384$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR382	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR381, HW_H_SYS_GPR382, HW_H_SYS_GPR383, HW_H_SYS_GPR384$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR383	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR381, HW_H_SYS_GPR382, HW_H_SYS_GPR383, HW_H_SYS_GPR384$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR384	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR381, HW_H_SYS_GPR382, HW_H_SYS_GPR383, HW_H_SYS_GPR384$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR385	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR385, HW_H_SYS_GPR386, HW_H_SYS_GPR387, HW_H_SYS_GPR388$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR386	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR385, HW_H_SYS_GPR386, HW_H_SYS_GPR387, HW_H_SYS_GPR388$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR387	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR385, HW_H_SYS_GPR386, HW_H_SYS_GPR387, HW_H_SYS_GPR388$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR388	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR385, HW_H_SYS_GPR386, HW_H_SYS_GPR387, HW_H_SYS_GPR388$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR389	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR389, HW_H_SYS_GPR390, HW_H_SYS_GPR391, HW_H_SYS_GPR392$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR39	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR37, HW_H_SYS_GPR38, HW_H_SYS_GPR39, HW_H_SYS_GPR40$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR390	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR389, HW_H_SYS_GPR390, HW_H_SYS_GPR391, HW_H_SYS_GPR392$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR391	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR389, HW_H_SYS_GPR390, HW_H_SYS_GPR391, HW_H_SYS_GPR392$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR392	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR389, HW_H_SYS_GPR390, HW_H_SYS_GPR391, HW_H_SYS_GPR392$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR393	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR393, HW_H_SYS_GPR394, HW_H_SYS_GPR395, HW_H_SYS_GPR396$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR394	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR393, HW_H_SYS_GPR394, HW_H_SYS_GPR395, HW_H_SYS_GPR396$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR395	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR393, HW_H_SYS_GPR394, HW_H_SYS_GPR395, HW_H_SYS_GPR396$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR396	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR393, HW_H_SYS_GPR394, HW_H_SYS_GPR395, HW_H_SYS_GPR396$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR397	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR397, HW_H_SYS_GPR398, HW_H_SYS_GPR399, HW_H_SYS_GPR400$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR398	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR397, HW_H_SYS_GPR398, HW_H_SYS_GPR399, HW_H_SYS_GPR400$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR399	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR397, HW_H_SYS_GPR398, HW_H_SYS_GPR399, HW_H_SYS_GPR400$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR4	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR1, HW_H_SYS_GPR2, HW_H_SYS_GPR3, HW_H_SYS_GPR4$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR40	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR37, HW_H_SYS_GPR38, HW_H_SYS_GPR39, HW_H_SYS_GPR40$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR400	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR397, HW_H_SYS_GPR398, HW_H_SYS_GPR399, HW_H_SYS_GPR400$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR401	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR401, HW_H_SYS_GPR402, HW_H_SYS_GPR403, HW_H_SYS_GPR404$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR402	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR401, HW_H_SYS_GPR402, HW_H_SYS_GPR403, HW_H_SYS_GPR404$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR403	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR401, HW_H_SYS_GPR402, HW_H_SYS_GPR403, HW_H_SYS_GPR404$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR404	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR401, HW_H_SYS_GPR402, HW_H_SYS_GPR403, HW_H_SYS_GPR404$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR405	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR405, HW_H_SYS_GPR406, HW_H_SYS_GPR407, HW_H_SYS_GPR408$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR406	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR405, HW_H_SYS_GPR406, HW_H_SYS_GPR407, HW_H_SYS_GPR408$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR407	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR405, HW_H_SYS_GPR406, HW_H_SYS_GPR407, HW_H_SYS_GPR408$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR408	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR405, HW_H_SYS_GPR406, HW_H_SYS_GPR407, HW_H_SYS_GPR408$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR409	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR409, HW_H_SYS_GPR410, HW_H_SYS_GPR411, HW_H_SYS_GPR412$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR41	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR41, HW_H_SYS_GPR42, HW_H_SYS_GPR43, HW_H_SYS_GPR44$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR410	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR409, HW_H_SYS_GPR410, HW_H_SYS_GPR411, HW_H_SYS_GPR412$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR411	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR409, HW_H_SYS_GPR410, HW_H_SYS_GPR411, HW_H_SYS_GPR412$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR412	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR409, HW_H_SYS_GPR410, HW_H_SYS_GPR411, HW_H_SYS_GPR412$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR413	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR413, HW_H_SYS_GPR414, HW_H_SYS_GPR415, HW_H_SYS_GPR416$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR414	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR413, HW_H_SYS_GPR414, HW_H_SYS_GPR415, HW_H_SYS_GPR416$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR415	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR413, HW_H_SYS_GPR414, HW_H_SYS_GPR415, HW_H_SYS_GPR416$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR416	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR413, HW_H_SYS_GPR414, HW_H_SYS_GPR415, HW_H_SYS_GPR416$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR417	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR417, HW_H_SYS_GPR418, HW_H_SYS_GPR419, HW_H_SYS_GPR420$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR418	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR417, HW_H_SYS_GPR418, HW_H_SYS_GPR419, HW_H_SYS_GPR420$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR419	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR417, HW_H_SYS_GPR418, HW_H_SYS_GPR419, HW_H_SYS_GPR420$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR42	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR41, HW_H_SYS_GPR42, HW_H_SYS_GPR43, HW_H_SYS_GPR44$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR420	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR417, HW_H_SYS_GPR418, HW_H_SYS_GPR419, HW_H_SYS_GPR420$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR421	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR421, HW_H_SYS_GPR422, HW_H_SYS_GPR423, HW_H_SYS_GPR424$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR422	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR421, HW_H_SYS_GPR422, HW_H_SYS_GPR423, HW_H_SYS_GPR424$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR423	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR421, HW_H_SYS_GPR422, HW_H_SYS_GPR423, HW_H_SYS_GPR424$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR424	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR421, HW_H_SYS_GPR422, HW_H_SYS_GPR423, HW_H_SYS_GPR424$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR425	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR425, HW_H_SYS_GPR426, HW_H_SYS_GPR427, HW_H_SYS_GPR428$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR426	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR425, HW_H_SYS_GPR426, HW_H_SYS_GPR427, HW_H_SYS_GPR428$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR427	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR425, HW_H_SYS_GPR426, HW_H_SYS_GPR427, HW_H_SYS_GPR428$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR428	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR425, HW_H_SYS_GPR426, HW_H_SYS_GPR427, HW_H_SYS_GPR428$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR429	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR429, HW_H_SYS_GPR430, HW_H_SYS_GPR431, HW_H_SYS_GPR432$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR43	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR41, HW_H_SYS_GPR42, HW_H_SYS_GPR43, HW_H_SYS_GPR44$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR430	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR429, HW_H_SYS_GPR430, HW_H_SYS_GPR431, HW_H_SYS_GPR432$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR431	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR429, HW_H_SYS_GPR430, HW_H_SYS_GPR431, HW_H_SYS_GPR432$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR432	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR429, HW_H_SYS_GPR430, HW_H_SYS_GPR431, HW_H_SYS_GPR432$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR433	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR433, HW_H_SYS_GPR434, HW_H_SYS_GPR435, HW_H_SYS_GPR436$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR434	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR433, HW_H_SYS_GPR434, HW_H_SYS_GPR435, HW_H_SYS_GPR436$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR435	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR433, HW_H_SYS_GPR434, HW_H_SYS_GPR435, HW_H_SYS_GPR436$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR436	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR433, HW_H_SYS_GPR434, HW_H_SYS_GPR435, HW_H_SYS_GPR436$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR437	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR437, HW_H_SYS_GPR438, HW_H_SYS_GPR439, HW_H_SYS_GPR440$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR438	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR437, HW_H_SYS_GPR438, HW_H_SYS_GPR439, HW_H_SYS_GPR440$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR439	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR437, HW_H_SYS_GPR438, HW_H_SYS_GPR439, HW_H_SYS_GPR440$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR44	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR41, HW_H_SYS_GPR42, HW_H_SYS_GPR43, HW_H_SYS_GPR44$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR440	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR437, HW_H_SYS_GPR438, HW_H_SYS_GPR439, HW_H_SYS_GPR440$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR441	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR441, HW_H_SYS_GPR442, HW_H_SYS_GPR443, HW_H_SYS_GPR444$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR442	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR441, HW_H_SYS_GPR442, HW_H_SYS_GPR443, HW_H_SYS_GPR444$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR443	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR441, HW_H_SYS_GPR442, HW_H_SYS_GPR443, HW_H_SYS_GPR444$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR444	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR441, HW_H_SYS_GPR442, HW_H_SYS_GPR443, HW_H_SYS_GPR444$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR445	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR445, HW_H_SYS_GPR446, HW_H_SYS_GPR447, HW_H_SYS_GPR448$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR446	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR445, HW_H_SYS_GPR446, HW_H_SYS_GPR447, HW_H_SYS_GPR448$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR447	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR445, HW_H_SYS_GPR446, HW_H_SYS_GPR447, HW_H_SYS_GPR448$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR448	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR445, HW_H_SYS_GPR446, HW_H_SYS_GPR447, HW_H_SYS_GPR448$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR449	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR449, HW_H_SYS_GPR450, HW_H_SYS_GPR451, HW_H_SYS_GPR452$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR45	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR45, HW_H_SYS_GPR46, HW_H_SYS_GPR47, HW_H_SYS_GPR48$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR450	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR449, HW_H_SYS_GPR450, HW_H_SYS_GPR451, HW_H_SYS_GPR452$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR451	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR449, HW_H_SYS_GPR450, HW_H_SYS_GPR451, HW_H_SYS_GPR452$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR452	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR449, HW_H_SYS_GPR450, HW_H_SYS_GPR451, HW_H_SYS_GPR452$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR453	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR453, HW_H_SYS_GPR454, HW_H_SYS_GPR455, HW_H_SYS_GPR456$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR454	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR453, HW_H_SYS_GPR454, HW_H_SYS_GPR455, HW_H_SYS_GPR456$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR455	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR453, HW_H_SYS_GPR454, HW_H_SYS_GPR455, HW_H_SYS_GPR456$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR456	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR453, HW_H_SYS_GPR454, HW_H_SYS_GPR455, HW_H_SYS_GPR456$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR457	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR457, HW_H_SYS_GPR458, HW_H_SYS_GPR459, HW_H_SYS_GPR460$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR458	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR457, HW_H_SYS_GPR458, HW_H_SYS_GPR459, HW_H_SYS_GPR460$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR459	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR457, HW_H_SYS_GPR458, HW_H_SYS_GPR459, HW_H_SYS_GPR460$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR46	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR45, HW_H_SYS_GPR46, HW_H_SYS_GPR47, HW_H_SYS_GPR48$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR460	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR457, HW_H_SYS_GPR458, HW_H_SYS_GPR459, HW_H_SYS_GPR460$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR461	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR461, HW_H_SYS_GPR462, HW_H_SYS_GPR463, HW_H_SYS_GPR464$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR462	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR461, HW_H_SYS_GPR462, HW_H_SYS_GPR463, HW_H_SYS_GPR464$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR463	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR461, HW_H_SYS_GPR462, HW_H_SYS_GPR463, HW_H_SYS_GPR464$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR464	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR461, HW_H_SYS_GPR462, HW_H_SYS_GPR463, HW_H_SYS_GPR464$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR465	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR465, HW_H_SYS_GPR466, HW_H_SYS_GPR467, HW_H_SYS_GPR468$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR466	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR465, HW_H_SYS_GPR466, HW_H_SYS_GPR467, HW_H_SYS_GPR468$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR467	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR465, HW_H_SYS_GPR466, HW_H_SYS_GPR467, HW_H_SYS_GPR468$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR468	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR465, HW_H_SYS_GPR466, HW_H_SYS_GPR467, HW_H_SYS_GPR468$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR469	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR469, HW_H_SYS_GPR470, HW_H_SYS_GPR471, HW_H_SYS_GPR472$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR47	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR45, HW_H_SYS_GPR46, HW_H_SYS_GPR47, HW_H_SYS_GPR48$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR470	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR469, HW_H_SYS_GPR470, HW_H_SYS_GPR471, HW_H_SYS_GPR472$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR471	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR469, HW_H_SYS_GPR470, HW_H_SYS_GPR471, HW_H_SYS_GPR472$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR472	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR469, HW_H_SYS_GPR470, HW_H_SYS_GPR471, HW_H_SYS_GPR472$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR473	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR473, HW_H_SYS_GPR474, HW_H_SYS_GPR475, HW_H_SYS_GPR476$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR474	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR473, HW_H_SYS_GPR474, HW_H_SYS_GPR475, HW_H_SYS_GPR476$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR475	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR473, HW_H_SYS_GPR474, HW_H_SYS_GPR475, HW_H_SYS_GPR476$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR476	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR473, HW_H_SYS_GPR474, HW_H_SYS_GPR475, HW_H_SYS_GPR476$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR477	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR477, HW_H_SYS_GPR478, HW_H_SYS_GPR479, HW_H_SYS_GPR480$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR478	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR477, HW_H_SYS_GPR478, HW_H_SYS_GPR479, HW_H_SYS_GPR480$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR479	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR477, HW_H_SYS_GPR478, HW_H_SYS_GPR479, HW_H_SYS_GPR480$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR48	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR45, HW_H_SYS_GPR46, HW_H_SYS_GPR47, HW_H_SYS_GPR48$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR480	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR477, HW_H_SYS_GPR478, HW_H_SYS_GPR479, HW_H_SYS_GPR480$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR481	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR481, HW_H_SYS_GPR482, HW_H_SYS_GPR483, HW_H_SYS_GPR484$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR482	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR481, HW_H_SYS_GPR482, HW_H_SYS_GPR483, HW_H_SYS_GPR484$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR483	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR481, HW_H_SYS_GPR482, HW_H_SYS_GPR483, HW_H_SYS_GPR484$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR484	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR481, HW_H_SYS_GPR482, HW_H_SYS_GPR483, HW_H_SYS_GPR484$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR485	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR485, HW_H_SYS_GPR486, HW_H_SYS_GPR487, HW_H_SYS_GPR488$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR486	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR485, HW_H_SYS_GPR486, HW_H_SYS_GPR487, HW_H_SYS_GPR488$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR487	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR485, HW_H_SYS_GPR486, HW_H_SYS_GPR487, HW_H_SYS_GPR488$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR488	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR485, HW_H_SYS_GPR486, HW_H_SYS_GPR487, HW_H_SYS_GPR488$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR489	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR489, HW_H_SYS_GPR490, HW_H_SYS_GPR491, HW_H_SYS_GPR492$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR49	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR49, HW_H_SYS_GPR50, HW_H_SYS_GPR51, HW_H_SYS_GPR52$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR490	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR489, HW_H_SYS_GPR490, HW_H_SYS_GPR491, HW_H_SYS_GPR492$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR491	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR489, HW_H_SYS_GPR490, HW_H_SYS_GPR491, HW_H_SYS_GPR492$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR492	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR489, HW_H_SYS_GPR490, HW_H_SYS_GPR491, HW_H_SYS_GPR492$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR493	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR493, HW_H_SYS_GPR494, HW_H_SYS_GPR495, HW_H_SYS_GPR496$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR494	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR493, HW_H_SYS_GPR494, HW_H_SYS_GPR495, HW_H_SYS_GPR496$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR495	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR493, HW_H_SYS_GPR494, HW_H_SYS_GPR495, HW_H_SYS_GPR496$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR496	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR493, HW_H_SYS_GPR494, HW_H_SYS_GPR495, HW_H_SYS_GPR496$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR497	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR497, HW_H_SYS_GPR498, HW_H_SYS_GPR499, HW_H_SYS_GPR500$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR498	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR497, HW_H_SYS_GPR498, HW_H_SYS_GPR499, HW_H_SYS_GPR500$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR499	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR497, HW_H_SYS_GPR498, HW_H_SYS_GPR499, HW_H_SYS_GPR500$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR5	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR5, HW_H_SYS_GPR6, HW_H_SYS_GPR7, HW_H_SYS_GPR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR50	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR49, HW_H_SYS_GPR50, HW_H_SYS_GPR51, HW_H_SYS_GPR52$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR500	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR497, HW_H_SYS_GPR498, HW_H_SYS_GPR499, HW_H_SYS_GPR500$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR501	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR501, HW_H_SYS_GPR502, HW_H_SYS_GPR503, HW_H_SYS_GPR504$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR502	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR501, HW_H_SYS_GPR502, HW_H_SYS_GPR503, HW_H_SYS_GPR504$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR503	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR501, HW_H_SYS_GPR502, HW_H_SYS_GPR503, HW_H_SYS_GPR504$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR504	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR501, HW_H_SYS_GPR502, HW_H_SYS_GPR503, HW_H_SYS_GPR504$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR505	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR505, HW_H_SYS_GPR506, HW_H_SYS_GPR507, HW_H_SYS_GPR508$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR506	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR505, HW_H_SYS_GPR506, HW_H_SYS_GPR507, HW_H_SYS_GPR508$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR507	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR505, HW_H_SYS_GPR506, HW_H_SYS_GPR507, HW_H_SYS_GPR508$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR508	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR505, HW_H_SYS_GPR506, HW_H_SYS_GPR507, HW_H_SYS_GPR508$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR509	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR509, HW_H_SYS_GPR510, HW_H_SYS_GPR511, HW_H_MAC_MACLO$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR51	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR49, HW_H_SYS_GPR50, HW_H_SYS_GPR51, HW_H_SYS_GPR52$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR510	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR509, HW_H_SYS_GPR510, HW_H_SYS_GPR511, HW_H_MAC_MACLO$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR511	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR509, HW_H_SYS_GPR510, HW_H_SYS_GPR511, HW_H_MAC_MACLO$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR52	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR49, HW_H_SYS_GPR50, HW_H_SYS_GPR51, HW_H_SYS_GPR52$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR53	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR53, HW_H_SYS_GPR54, HW_H_SYS_GPR55, HW_H_SYS_GPR56$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR54	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR53, HW_H_SYS_GPR54, HW_H_SYS_GPR55, HW_H_SYS_GPR56$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR55	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR53, HW_H_SYS_GPR54, HW_H_SYS_GPR55, HW_H_SYS_GPR56$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR56	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR53, HW_H_SYS_GPR54, HW_H_SYS_GPR55, HW_H_SYS_GPR56$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR57	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR57, HW_H_SYS_GPR58, HW_H_SYS_GPR59, HW_H_SYS_GPR60$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR58	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR57, HW_H_SYS_GPR58, HW_H_SYS_GPR59, HW_H_SYS_GPR60$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR59	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR57, HW_H_SYS_GPR58, HW_H_SYS_GPR59, HW_H_SYS_GPR60$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR6	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR5, HW_H_SYS_GPR6, HW_H_SYS_GPR7, HW_H_SYS_GPR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR60	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR57, HW_H_SYS_GPR58, HW_H_SYS_GPR59, HW_H_SYS_GPR60$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR61	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR61, HW_H_SYS_GPR62, HW_H_SYS_GPR63, HW_H_SYS_GPR64$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR62	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR61, HW_H_SYS_GPR62, HW_H_SYS_GPR63, HW_H_SYS_GPR64$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR63	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR61, HW_H_SYS_GPR62, HW_H_SYS_GPR63, HW_H_SYS_GPR64$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR64	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR61, HW_H_SYS_GPR62, HW_H_SYS_GPR63, HW_H_SYS_GPR64$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR65	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR65, HW_H_SYS_GPR66, HW_H_SYS_GPR67, HW_H_SYS_GPR68$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR66	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR65, HW_H_SYS_GPR66, HW_H_SYS_GPR67, HW_H_SYS_GPR68$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR67	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR65, HW_H_SYS_GPR66, HW_H_SYS_GPR67, HW_H_SYS_GPR68$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR68	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR65, HW_H_SYS_GPR66, HW_H_SYS_GPR67, HW_H_SYS_GPR68$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR69	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR69, HW_H_SYS_GPR70, HW_H_SYS_GPR71, HW_H_SYS_GPR72$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR7	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR5, HW_H_SYS_GPR6, HW_H_SYS_GPR7, HW_H_SYS_GPR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR70	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR69, HW_H_SYS_GPR70, HW_H_SYS_GPR71, HW_H_SYS_GPR72$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR71	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR69, HW_H_SYS_GPR70, HW_H_SYS_GPR71, HW_H_SYS_GPR72$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR72	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR69, HW_H_SYS_GPR70, HW_H_SYS_GPR71, HW_H_SYS_GPR72$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR73	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR73, HW_H_SYS_GPR74, HW_H_SYS_GPR75, HW_H_SYS_GPR76$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR74	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR73, HW_H_SYS_GPR74, HW_H_SYS_GPR75, HW_H_SYS_GPR76$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR75	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR73, HW_H_SYS_GPR74, HW_H_SYS_GPR75, HW_H_SYS_GPR76$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR76	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR73, HW_H_SYS_GPR74, HW_H_SYS_GPR75, HW_H_SYS_GPR76$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR77	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR77, HW_H_SYS_GPR78, HW_H_SYS_GPR79, HW_H_SYS_GPR80$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR78	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR77, HW_H_SYS_GPR78, HW_H_SYS_GPR79, HW_H_SYS_GPR80$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR79	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR77, HW_H_SYS_GPR78, HW_H_SYS_GPR79, HW_H_SYS_GPR80$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR8	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR5, HW_H_SYS_GPR6, HW_H_SYS_GPR7, HW_H_SYS_GPR8$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR80	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR77, HW_H_SYS_GPR78, HW_H_SYS_GPR79, HW_H_SYS_GPR80$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR81	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR81, HW_H_SYS_GPR82, HW_H_SYS_GPR83, HW_H_SYS_GPR84$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR82	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR81, HW_H_SYS_GPR82, HW_H_SYS_GPR83, HW_H_SYS_GPR84$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR83	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR81, HW_H_SYS_GPR82, HW_H_SYS_GPR83, HW_H_SYS_GPR84$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR84	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR81, HW_H_SYS_GPR82, HW_H_SYS_GPR83, HW_H_SYS_GPR84$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR85	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR85, HW_H_SYS_GPR86, HW_H_SYS_GPR87, HW_H_SYS_GPR88$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR86	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR85, HW_H_SYS_GPR86, HW_H_SYS_GPR87, HW_H_SYS_GPR88$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR87	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR85, HW_H_SYS_GPR86, HW_H_SYS_GPR87, HW_H_SYS_GPR88$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR88	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR85, HW_H_SYS_GPR86, HW_H_SYS_GPR87, HW_H_SYS_GPR88$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR89	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR89, HW_H_SYS_GPR90, HW_H_SYS_GPR91, HW_H_SYS_GPR92$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR9	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR9, HW_H_SYS_GPR10, HW_H_SYS_GPR11, HW_H_SYS_GPR12$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR90	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR89, HW_H_SYS_GPR90, HW_H_SYS_GPR91, HW_H_SYS_GPR92$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR91	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR89, HW_H_SYS_GPR90, HW_H_SYS_GPR91, HW_H_SYS_GPR92$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR92	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR89, HW_H_SYS_GPR90, HW_H_SYS_GPR91, HW_H_SYS_GPR92$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR93	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR93, HW_H_SYS_GPR94, HW_H_SYS_GPR95, HW_H_SYS_GPR96$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR94	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR93, HW_H_SYS_GPR94, HW_H_SYS_GPR95, HW_H_SYS_GPR96$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR95	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR93, HW_H_SYS_GPR94, HW_H_SYS_GPR95, HW_H_SYS_GPR96$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR96	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR93, HW_H_SYS_GPR94, HW_H_SYS_GPR95, HW_H_SYS_GPR96$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR97	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR97, HW_H_SYS_GPR98, HW_H_SYS_GPR99, HW_H_SYS_GPR100$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR98	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR97, HW_H_SYS_GPR98, HW_H_SYS_GPR99, HW_H_SYS_GPR100$/;"	e	enum:cgen_hw_type
HW_H_SYS_GPR99	opcodes/or1k-desc.h	/^ , HW_H_SYS_GPR97, HW_H_SYS_GPR98, HW_H_SYS_GPR99, HW_H_SYS_GPR100$/;"	e	enum:cgen_hw_type
HW_H_SYS_ICCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_ICCFGR, HW_H_SYS_DCFGR, HW_H_SYS_PCCFGR, HW_H_SYS_NPC$/;"	e	enum:cgen_hw_type
HW_H_SYS_IMMUCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR, HW_H_SYS_DMMUCFGR, HW_H_SYS_IMMUCFGR, HW_H_SYS_DCCFGR$/;"	e	enum:cgen_hw_type
HW_H_SYS_NPC	opcodes/or1k-desc.h	/^ , HW_H_SYS_ICCFGR, HW_H_SYS_DCFGR, HW_H_SYS_PCCFGR, HW_H_SYS_NPC$/;"	e	enum:cgen_hw_type
HW_H_SYS_PCCFGR	opcodes/or1k-desc.h	/^ , HW_H_SYS_ICCFGR, HW_H_SYS_DCFGR, HW_H_SYS_PCCFGR, HW_H_SYS_NPC$/;"	e	enum:cgen_hw_type
HW_H_SYS_PPC	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR, HW_H_SYS_PPC, HW_H_SYS_FPCSR, HW_H_SYS_EPCR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR, HW_H_SYS_PPC, HW_H_SYS_FPCSR, HW_H_SYS_EPCR0$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_CE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_LEE, HW_H_SYS_SR_CE, HW_H_SYS_SR_F, HW_H_SYS_SR_CY$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_CID	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_FO, HW_H_SYS_SR_SUMRA, HW_H_SYS_SR_CID, HW_H_SYS_FPCSR_FPEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_CY	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_LEE, HW_H_SYS_SR_CE, HW_H_SYS_SR_F, HW_H_SYS_SR_CY$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_DCE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_DCE, HW_H_SYS_SR_ICE, HW_H_SYS_SR_DME, HW_H_SYS_SR_IME$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_DME	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_DCE, HW_H_SYS_SR_ICE, HW_H_SYS_SR_DME, HW_H_SYS_SR_IME$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_DSX	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_OV, HW_H_SYS_SR_OVE, HW_H_SYS_SR_DSX, HW_H_SYS_SR_EPH$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_EPH	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_OV, HW_H_SYS_SR_OVE, HW_H_SYS_SR_DSX, HW_H_SYS_SR_EPH$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_F	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_LEE, HW_H_SYS_SR_CE, HW_H_SYS_SR_F, HW_H_SYS_SR_CY$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_FO	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_FO, HW_H_SYS_SR_SUMRA, HW_H_SYS_SR_CID, HW_H_SYS_FPCSR_FPEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_ICE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_DCE, HW_H_SYS_SR_ICE, HW_H_SYS_SR_DME, HW_H_SYS_SR_IME$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_IEE	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_ND, HW_H_SYS_SR_SM, HW_H_SYS_SR_TEE, HW_H_SYS_SR_IEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_IME	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_DCE, HW_H_SYS_SR_ICE, HW_H_SYS_SR_DME, HW_H_SYS_SR_IME$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_LEE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_LEE, HW_H_SYS_SR_CE, HW_H_SYS_SR_F, HW_H_SYS_SR_CY$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_OV	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_OV, HW_H_SYS_SR_OVE, HW_H_SYS_SR_DSX, HW_H_SYS_SR_EPH$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_OVE	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_OV, HW_H_SYS_SR_OVE, HW_H_SYS_SR_DSX, HW_H_SYS_SR_EPH$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_SM	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_ND, HW_H_SYS_SR_SM, HW_H_SYS_SR_TEE, HW_H_SYS_SR_IEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_SUMRA	opcodes/or1k-desc.h	/^ , HW_H_SYS_SR_FO, HW_H_SYS_SR_SUMRA, HW_H_SYS_SR_CID, HW_H_SYS_FPCSR_FPEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_SR_TEE	opcodes/or1k-desc.h	/^ , HW_H_SYS_CPUCFGR_ND, HW_H_SYS_SR_SM, HW_H_SYS_SR_TEE, HW_H_SYS_SR_IEE$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR	opcodes/or1k-desc.h	/^ , HW_H_SPR, HW_H_GPR, HW_H_SYS_VR, HW_H_SYS_UPR$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_CUP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_CUP, HW_H_SYS_CPUCFGR_NSGR, HW_H_SYS_CPUCFGR_CGF, HW_H_SYS_CPUCFGR_OB32S$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_DCP	opcodes/or1k-desc.h	/^ , HW_H_SYS_VR_VER, HW_H_SYS_UPR_UP, HW_H_SYS_UPR_DCP, HW_H_SYS_UPR_ICP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_DMP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_DMP, HW_H_SYS_UPR_MP, HW_H_SYS_UPR_IMP, HW_H_SYS_UPR_DUP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_DUP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_DMP, HW_H_SYS_UPR_MP, HW_H_SYS_UPR_IMP, HW_H_SYS_UPR_DUP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_ICP	opcodes/or1k-desc.h	/^ , HW_H_SYS_VR_VER, HW_H_SYS_UPR_UP, HW_H_SYS_UPR_DCP, HW_H_SYS_UPR_ICP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_IMP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_DMP, HW_H_SYS_UPR_MP, HW_H_SYS_UPR_IMP, HW_H_SYS_UPR_DUP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_MP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_DMP, HW_H_SYS_UPR_MP, HW_H_SYS_UPR_IMP, HW_H_SYS_UPR_DUP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_PCUP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_PCUP, HW_H_SYS_UPR_PICP, HW_H_SYS_UPR_PMP, HW_H_SYS_UPR_TTP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_PICP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_PCUP, HW_H_SYS_UPR_PICP, HW_H_SYS_UPR_PMP, HW_H_SYS_UPR_TTP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_PMP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_PCUP, HW_H_SYS_UPR_PICP, HW_H_SYS_UPR_PMP, HW_H_SYS_UPR_TTP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_TTP	opcodes/or1k-desc.h	/^ , HW_H_SYS_UPR_PCUP, HW_H_SYS_UPR_PICP, HW_H_SYS_UPR_PMP, HW_H_SYS_UPR_TTP$/;"	e	enum:cgen_hw_type
HW_H_SYS_UPR_UP	opcodes/or1k-desc.h	/^ , HW_H_SYS_VR_VER, HW_H_SYS_UPR_UP, HW_H_SYS_UPR_DCP, HW_H_SYS_UPR_ICP$/;"	e	enum:cgen_hw_type
HW_H_SYS_VR	opcodes/or1k-desc.h	/^ , HW_H_SPR, HW_H_GPR, HW_H_SYS_VR, HW_H_SYS_UPR$/;"	e	enum:cgen_hw_type
HW_H_SYS_VR_CFG	opcodes/or1k-desc.h	/^ , HW_H_MAC_MACHI, HW_H_TICK_TTMR, HW_H_SYS_VR_REV, HW_H_SYS_VR_CFG$/;"	e	enum:cgen_hw_type
HW_H_SYS_VR_REV	opcodes/or1k-desc.h	/^ , HW_H_MAC_MACHI, HW_H_TICK_TTMR, HW_H_SYS_VR_REV, HW_H_SYS_VR_CFG$/;"	e	enum:cgen_hw_type
HW_H_SYS_VR_VER	opcodes/or1k-desc.h	/^ , HW_H_SYS_VR_VER, HW_H_SYS_UPR_UP, HW_H_SYS_UPR_DCP, HW_H_SYS_UPR_ICP$/;"	e	enum:cgen_hw_type
HW_H_SZBIT	sim/sh64/sh-desc.h	/^ , HW_H_SZBIT, HW_H_PRBIT, HW_H_SBIT, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_TBIT	opcodes/fr30-desc.h	/^ , HW_H_CBIT, HW_H_IBIT, HW_H_SBIT, HW_H_TBIT$/;"	e	enum:cgen_hw_type
HW_H_TBIT	sim/sh64/sh-desc.h	/^ , HW_H_MACH, HW_H_TBIT, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_TBR_TBA	opcodes/frv-desc.h	/^ , HW_H_TBR_TBA, HW_H_TBR_TT, HW_H_BPSR_BS, HW_H_BPSR_BET$/;"	e	enum:cgen_hw_type
HW_H_TBR_TT	opcodes/frv-desc.h	/^ , HW_H_TBR_TBA, HW_H_TBR_TT, HW_H_BPSR_BS, HW_H_BPSR_BET$/;"	e	enum:cgen_hw_type
HW_H_TICK_TTMR	opcodes/or1k-desc.h	/^ , HW_H_MAC_MACHI, HW_H_TICK_TTMR, HW_H_SYS_VR_REV, HW_H_SYS_VR_CFG$/;"	e	enum:cgen_hw_type
HW_H_TIMER0BIT0	opcodes/epiphany-desc.h	/^ , HW_H_UNEXCENBIT, HW_H_TIMER0BIT0, HW_H_TIMER0BIT1, HW_H_TIMER0BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER0BIT1	opcodes/epiphany-desc.h	/^ , HW_H_UNEXCENBIT, HW_H_TIMER0BIT0, HW_H_TIMER0BIT1, HW_H_TIMER0BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER0BIT2	opcodes/epiphany-desc.h	/^ , HW_H_UNEXCENBIT, HW_H_TIMER0BIT0, HW_H_TIMER0BIT1, HW_H_TIMER0BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER0BIT3	opcodes/epiphany-desc.h	/^ , HW_H_TIMER0BIT3, HW_H_TIMER1BIT0, HW_H_TIMER1BIT1, HW_H_TIMER1BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER1BIT0	opcodes/epiphany-desc.h	/^ , HW_H_TIMER0BIT3, HW_H_TIMER1BIT0, HW_H_TIMER1BIT1, HW_H_TIMER1BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER1BIT1	opcodes/epiphany-desc.h	/^ , HW_H_TIMER0BIT3, HW_H_TIMER1BIT0, HW_H_TIMER1BIT1, HW_H_TIMER1BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER1BIT2	opcodes/epiphany-desc.h	/^ , HW_H_TIMER0BIT3, HW_H_TIMER1BIT0, HW_H_TIMER1BIT1, HW_H_TIMER1BIT2$/;"	e	enum:cgen_hw_type
HW_H_TIMER1BIT3	opcodes/epiphany-desc.h	/^ , HW_H_TIMER1BIT3, HW_H_MBKPTENBIT, HW_H_CLOCKGATEENBIT, HW_H_CORECFGRESBIT12$/;"	e	enum:cgen_hw_type
HW_H_TR	sim/sh64/sh-desc.h	/^ , HW_H_TR, HW_H_ENDIAN, HW_H_ISM, HW_H_FRC$/;"	e	enum:cgen_hw_type
HW_H_TRMBIT	opcodes/epiphany-desc.h	/^ , HW_H_EXTFSTALLBIT, HW_H_TRMBIT, HW_H_INVEXCENBIT, HW_H_OVFEXCENBIT$/;"	e	enum:cgen_hw_type
HW_H_UBIT	opcodes/m32c-desc.h	/^ , HW_H_CBIT, HW_H_UBIT, HW_H_IBIT, HW_H_BBIT$/;"	e	enum:cgen_hw_type
HW_H_UBIT	sim/cris/cris-desc.h	/^ , HW_H_IBIT_X, HW_H_PBIT, HW_H_RBIT, HW_H_UBIT$/;"	e	enum:cgen_hw_type
HW_H_UBIT_X	sim/cris/cris-desc.h	/^ , HW_H_UBIT_X, HW_H_GBIT, HW_H_KERNEL_SP, HW_H_MBIT$/;"	e	enum:cgen_hw_type
HW_H_UIMM16	opcodes/or1k-desc.h	/^ , HW_H_SYS_FPCSR_INF, HW_H_SYS_FPCSR_DZF, HW_H_SIMM16, HW_H_UIMM16$/;"	e	enum:cgen_hw_type
HW_H_UIMM6	opcodes/or1k-desc.h	/^ , HW_H_UIMM6, HW_H_ATOMIC_RESERVE, HW_H_ATOMIC_ADDRESS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/epiphany-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/fr30-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/frv-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/ip2k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/iq2000-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/lm32-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/m32c-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/m32r-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/mep-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/mt-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/or1k-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/xc16x-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	opcodes/xstormy16-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	sim/cris/cris-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_UINT	sim/sh64/sh-desc.h	/^  HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR$/;"	e	enum:cgen_hw_type
HW_H_ULO16	opcodes/m32r-desc.h	/^ , HW_H_ULO16, HW_H_GR, HW_H_CR, HW_H_ACCUM$/;"	e	enum:cgen_hw_type
HW_H_UNEXCENBIT	opcodes/epiphany-desc.h	/^ , HW_H_UNEXCENBIT, HW_H_TIMER0BIT0, HW_H_TIMER0BIT1, HW_H_TIMER0BIT2$/;"	e	enum:cgen_hw_type
HW_H_V32	sim/cris/cris-desc.h	/^ , HW_H_FLAGBITS, HW_H_V32, HW_H_PC, HW_H_GR$/;"	e	enum:cgen_hw_type
HW_H_VBIT	opcodes/epiphany-desc.h	/^ , HW_H_NBIT, HW_H_CBIT, HW_H_VBIT, HW_H_VSBIT$/;"	e	enum:cgen_hw_type
HW_H_VBIT	opcodes/fr30-desc.h	/^ , HW_H_R15, HW_H_NBIT, HW_H_ZBIT, HW_H_VBIT$/;"	e	enum:cgen_hw_type
HW_H_VBIT	sim/cris/cris-desc.h	/^ , HW_H_CBIT_MOVE_X, HW_H_VBIT, HW_H_VBIT_MOVE, HW_H_VBIT_MOVE_X$/;"	e	enum:cgen_hw_type
HW_H_VBIT_MOVE	sim/cris/cris-desc.h	/^ , HW_H_CBIT_MOVE_X, HW_H_VBIT, HW_H_VBIT_MOVE, HW_H_VBIT_MOVE_X$/;"	e	enum:cgen_hw_type
HW_H_VBIT_MOVE_X	sim/cris/cris-desc.h	/^ , HW_H_CBIT_MOVE_X, HW_H_VBIT, HW_H_VBIT_MOVE, HW_H_VBIT_MOVE_X$/;"	e	enum:cgen_hw_type
HW_H_VBR	sim/sh64/sh-desc.h	/^ , HW_H_GBR, HW_H_VBR, HW_H_PR, HW_H_MACL$/;"	e	enum:cgen_hw_type
HW_H_VCT	opcodes/m32c-desc.h	/^ , HW_H_INTB, HW_H_SVP, HW_H_VCT, HW_H_ISP$/;"	e	enum:cgen_hw_type
HW_H_VSBIT	opcodes/epiphany-desc.h	/^ , HW_H_NBIT, HW_H_CBIT, HW_H_VBIT, HW_H_VSBIT$/;"	e	enum:cgen_hw_type
HW_H_WORDSIZE	opcodes/xstormy16-desc.h	/^ , HW_H_S, HW_H_BRANCHCOND, HW_H_WORDSIZE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_H_XBIT	sim/cris/cris-desc.h	/^ , HW_H_NBIT_MOVE, HW_H_NBIT_MOVE_X, HW_H_XBIT, HW_H_IBIT$/;"	e	enum:cgen_hw_type
HW_H_XD	sim/sh64/sh-desc.h	/^ , HW_H_DRC, HW_H_XF, HW_H_XD, HW_H_FVC$/;"	e	enum:cgen_hw_type
HW_H_XF	sim/sh64/sh-desc.h	/^ , HW_H_DRC, HW_H_XF, HW_H_XD, HW_H_FVC$/;"	e	enum:cgen_hw_type
HW_H_Z16	opcodes/xstormy16-desc.h	/^ , HW_H_RBJ, HW_H_RPSW, HW_H_Z8, HW_H_Z16$/;"	e	enum:cgen_hw_type
HW_H_Z8	opcodes/xstormy16-desc.h	/^ , HW_H_RBJ, HW_H_RPSW, HW_H_Z8, HW_H_Z16$/;"	e	enum:cgen_hw_type
HW_H_ZBIT	opcodes/epiphany-desc.h	/^ , HW_H_IADDR, HW_H_REGISTERS, HW_H_FPREGISTERS, HW_H_ZBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT	opcodes/fr30-desc.h	/^ , HW_H_R15, HW_H_NBIT, HW_H_ZBIT, HW_H_VBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT	opcodes/ip2k-desc.h	/^ , HW_H_PABITS, HW_H_ZBIT, HW_H_CBIT, HW_H_DCBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT	opcodes/m32c-desc.h	/^ , HW_H_SP, HW_H_SBIT, HW_H_ZBIT, HW_H_OBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT	sim/cris/cris-desc.h	/^ , HW_H_ZBIT, HW_H_ZBIT_MOVE, HW_H_ZBIT_MOVE_X, HW_H_NBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT_MOVE	sim/cris/cris-desc.h	/^ , HW_H_ZBIT, HW_H_ZBIT_MOVE, HW_H_ZBIT_MOVE_X, HW_H_NBIT$/;"	e	enum:cgen_hw_type
HW_H_ZBIT_MOVE_X	sim/cris/cris-desc.h	/^ , HW_H_ZBIT, HW_H_ZBIT_MOVE, HW_H_ZBIT_MOVE_X, HW_H_NBIT$/;"	e	enum:cgen_hw_type
HW_INSTANCES_H	sim/common/hw-instances.h	24;"	d
HW_INT	opcodes/nds32-asm.h	/^  HW_INT,$/;"	e	enum:__anon31
HW_IO_EOF	sim/common/hw-main.h	/^  HW_IO_EOF = -1, HW_IO_NOT_READY = -2, \/* See: IEEE 1275 *\/$/;"	e	enum:__anon611
HW_IO_NOT_READY	sim/common/hw-main.h	/^  HW_IO_EOF = -1, HW_IO_NOT_READY = -2, \/* See: IEEE 1275 *\/$/;"	e	enum:__anon611
HW_MAIN	sim/common/hw-main.h	22;"	d
HW_MALLOC	sim/common/hw-alloc.h	35;"	d
HW_MAX	opcodes/epiphany-desc.h	/^ , HW_H_COREDMA_REGISTERS, HW_H_COREMEM_REGISTERS, HW_H_COREMESH_REGISTERS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/fr30-desc.h	/^ , HW_H_ILM, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/frv-desc.h	/^ , HW_H_HINT_TAKEN, HW_H_HINT_NOT_TAKEN, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/ip2k-desc.h	/^ , HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/iq2000-desc.h	/^ , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/lm32-desc.h	/^ , HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/m32c-desc.h	/^ , HW_H_SRC_INDIRECT, HW_H_DST_INDIRECT, HW_H_NONE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/m32r-desc.h	/^ , HW_H_BBPSW, HW_H_LOCK, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/mep-desc.h	/^ , HW_H_CCR_W, HW_H_CR_IVC2, HW_H_CCR_IVC2, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/mt-desc.h	/^ , HW_H_IADDR, HW_H_SPR, HW_H_PC, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/or1k-desc.h	/^ , HW_H_UIMM6, HW_H_ATOMIC_RESERVE, HW_H_ATOMIC_ADDRESS, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/xc16x-desc.h	/^ , HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	opcodes/xstormy16-desc.h	/^ , HW_H_S, HW_H_BRANCHCOND, HW_H_WORDSIZE, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	sim/cris/cris-desc.h	/^ , HW_H_PREFIXREG, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MAX	sim/sh64/sh-desc.h	/^ , HW_H_MACH, HW_H_TBIT, HW_MAX$/;"	e	enum:cgen_hw_type
HW_MSYNC_ST	opcodes/nds32-asm.h	/^  HW_MSYNC_ST,$/;"	e	enum:__anon31
HW_NALLOC	sim/common/hw-alloc.h	36;"	d
HW_NZALLOC	sim/common/hw-alloc.h	37;"	d
HW_PORTS_H	sim/common/hw-ports.h	22;"	d
HW_PROPERTIES_H	sim/common/hw-properties.h	24;"	d
HW_SR	opcodes/nds32-asm.h	/^  HW_SR,$/;"	e	enum:__anon31
HW_STANDBY_ST	opcodes/nds32-asm.h	/^  HW_STANDBY_ST,$/;"	e	enum:__anon31
HW_TLBOP_ST	opcodes/nds32-asm.h	/^  HW_TLBOP_ST,$/;"	e	enum:__anon31
HW_TRACE	sim/common/hw-device.h	455;"	d
HW_TRACE_DMA_READ	sim/bfin/devices.h	154;"	d
HW_TRACE_DMA_WRITE	sim/bfin/devices.h	151;"	d
HW_TRACE_READ	sim/bfin/devices.h	147;"	d
HW_TRACE_WRITE	sim/bfin/devices.h	144;"	d
HW_TREE	sim/common/hw-tree.h	24;"	d
HW_UINT	opcodes/nds32-asm.h	/^  HW_UINT$/;"	e	enum:__anon31
HW_USR	opcodes/nds32-asm.h	/^  HW_USR,$/;"	e	enum:__anon31
HW_ZALLOC	sim/common/hw-alloc.h	34;"	d
H_ACC40_ACC0	opcodes/frv-desc.h	/^  H_ACC40_ACC0, H_ACC40_ACC1, H_ACC40_ACC2, H_ACC40_ACC3$/;"	e	enum:acc_names
H_ACC40_ACC1	opcodes/frv-desc.h	/^  H_ACC40_ACC0, H_ACC40_ACC1, H_ACC40_ACC2, H_ACC40_ACC3$/;"	e	enum:acc_names
H_ACC40_ACC10	opcodes/frv-desc.h	/^ , H_ACC40_ACC8, H_ACC40_ACC9, H_ACC40_ACC10, H_ACC40_ACC11$/;"	e	enum:acc_names
H_ACC40_ACC11	opcodes/frv-desc.h	/^ , H_ACC40_ACC8, H_ACC40_ACC9, H_ACC40_ACC10, H_ACC40_ACC11$/;"	e	enum:acc_names
H_ACC40_ACC12	opcodes/frv-desc.h	/^ , H_ACC40_ACC12, H_ACC40_ACC13, H_ACC40_ACC14, H_ACC40_ACC15$/;"	e	enum:acc_names
H_ACC40_ACC13	opcodes/frv-desc.h	/^ , H_ACC40_ACC12, H_ACC40_ACC13, H_ACC40_ACC14, H_ACC40_ACC15$/;"	e	enum:acc_names
H_ACC40_ACC14	opcodes/frv-desc.h	/^ , H_ACC40_ACC12, H_ACC40_ACC13, H_ACC40_ACC14, H_ACC40_ACC15$/;"	e	enum:acc_names
H_ACC40_ACC15	opcodes/frv-desc.h	/^ , H_ACC40_ACC12, H_ACC40_ACC13, H_ACC40_ACC14, H_ACC40_ACC15$/;"	e	enum:acc_names
H_ACC40_ACC16	opcodes/frv-desc.h	/^ , H_ACC40_ACC16, H_ACC40_ACC17, H_ACC40_ACC18, H_ACC40_ACC19$/;"	e	enum:acc_names
H_ACC40_ACC17	opcodes/frv-desc.h	/^ , H_ACC40_ACC16, H_ACC40_ACC17, H_ACC40_ACC18, H_ACC40_ACC19$/;"	e	enum:acc_names
H_ACC40_ACC18	opcodes/frv-desc.h	/^ , H_ACC40_ACC16, H_ACC40_ACC17, H_ACC40_ACC18, H_ACC40_ACC19$/;"	e	enum:acc_names
H_ACC40_ACC19	opcodes/frv-desc.h	/^ , H_ACC40_ACC16, H_ACC40_ACC17, H_ACC40_ACC18, H_ACC40_ACC19$/;"	e	enum:acc_names
H_ACC40_ACC2	opcodes/frv-desc.h	/^  H_ACC40_ACC0, H_ACC40_ACC1, H_ACC40_ACC2, H_ACC40_ACC3$/;"	e	enum:acc_names
H_ACC40_ACC20	opcodes/frv-desc.h	/^ , H_ACC40_ACC20, H_ACC40_ACC21, H_ACC40_ACC22, H_ACC40_ACC23$/;"	e	enum:acc_names
H_ACC40_ACC21	opcodes/frv-desc.h	/^ , H_ACC40_ACC20, H_ACC40_ACC21, H_ACC40_ACC22, H_ACC40_ACC23$/;"	e	enum:acc_names
H_ACC40_ACC22	opcodes/frv-desc.h	/^ , H_ACC40_ACC20, H_ACC40_ACC21, H_ACC40_ACC22, H_ACC40_ACC23$/;"	e	enum:acc_names
H_ACC40_ACC23	opcodes/frv-desc.h	/^ , H_ACC40_ACC20, H_ACC40_ACC21, H_ACC40_ACC22, H_ACC40_ACC23$/;"	e	enum:acc_names
H_ACC40_ACC24	opcodes/frv-desc.h	/^ , H_ACC40_ACC24, H_ACC40_ACC25, H_ACC40_ACC26, H_ACC40_ACC27$/;"	e	enum:acc_names
H_ACC40_ACC25	opcodes/frv-desc.h	/^ , H_ACC40_ACC24, H_ACC40_ACC25, H_ACC40_ACC26, H_ACC40_ACC27$/;"	e	enum:acc_names
H_ACC40_ACC26	opcodes/frv-desc.h	/^ , H_ACC40_ACC24, H_ACC40_ACC25, H_ACC40_ACC26, H_ACC40_ACC27$/;"	e	enum:acc_names
H_ACC40_ACC27	opcodes/frv-desc.h	/^ , H_ACC40_ACC24, H_ACC40_ACC25, H_ACC40_ACC26, H_ACC40_ACC27$/;"	e	enum:acc_names
H_ACC40_ACC28	opcodes/frv-desc.h	/^ , H_ACC40_ACC28, H_ACC40_ACC29, H_ACC40_ACC30, H_ACC40_ACC31$/;"	e	enum:acc_names
H_ACC40_ACC29	opcodes/frv-desc.h	/^ , H_ACC40_ACC28, H_ACC40_ACC29, H_ACC40_ACC30, H_ACC40_ACC31$/;"	e	enum:acc_names
H_ACC40_ACC3	opcodes/frv-desc.h	/^  H_ACC40_ACC0, H_ACC40_ACC1, H_ACC40_ACC2, H_ACC40_ACC3$/;"	e	enum:acc_names
H_ACC40_ACC30	opcodes/frv-desc.h	/^ , H_ACC40_ACC28, H_ACC40_ACC29, H_ACC40_ACC30, H_ACC40_ACC31$/;"	e	enum:acc_names
H_ACC40_ACC31	opcodes/frv-desc.h	/^ , H_ACC40_ACC28, H_ACC40_ACC29, H_ACC40_ACC30, H_ACC40_ACC31$/;"	e	enum:acc_names
H_ACC40_ACC32	opcodes/frv-desc.h	/^ , H_ACC40_ACC32, H_ACC40_ACC33, H_ACC40_ACC34, H_ACC40_ACC35$/;"	e	enum:acc_names
H_ACC40_ACC33	opcodes/frv-desc.h	/^ , H_ACC40_ACC32, H_ACC40_ACC33, H_ACC40_ACC34, H_ACC40_ACC35$/;"	e	enum:acc_names
H_ACC40_ACC34	opcodes/frv-desc.h	/^ , H_ACC40_ACC32, H_ACC40_ACC33, H_ACC40_ACC34, H_ACC40_ACC35$/;"	e	enum:acc_names
H_ACC40_ACC35	opcodes/frv-desc.h	/^ , H_ACC40_ACC32, H_ACC40_ACC33, H_ACC40_ACC34, H_ACC40_ACC35$/;"	e	enum:acc_names
H_ACC40_ACC36	opcodes/frv-desc.h	/^ , H_ACC40_ACC36, H_ACC40_ACC37, H_ACC40_ACC38, H_ACC40_ACC39$/;"	e	enum:acc_names
H_ACC40_ACC37	opcodes/frv-desc.h	/^ , H_ACC40_ACC36, H_ACC40_ACC37, H_ACC40_ACC38, H_ACC40_ACC39$/;"	e	enum:acc_names
H_ACC40_ACC38	opcodes/frv-desc.h	/^ , H_ACC40_ACC36, H_ACC40_ACC37, H_ACC40_ACC38, H_ACC40_ACC39$/;"	e	enum:acc_names
H_ACC40_ACC39	opcodes/frv-desc.h	/^ , H_ACC40_ACC36, H_ACC40_ACC37, H_ACC40_ACC38, H_ACC40_ACC39$/;"	e	enum:acc_names
H_ACC40_ACC4	opcodes/frv-desc.h	/^ , H_ACC40_ACC4, H_ACC40_ACC5, H_ACC40_ACC6, H_ACC40_ACC7$/;"	e	enum:acc_names
H_ACC40_ACC40	opcodes/frv-desc.h	/^ , H_ACC40_ACC40, H_ACC40_ACC41, H_ACC40_ACC42, H_ACC40_ACC43$/;"	e	enum:acc_names
H_ACC40_ACC41	opcodes/frv-desc.h	/^ , H_ACC40_ACC40, H_ACC40_ACC41, H_ACC40_ACC42, H_ACC40_ACC43$/;"	e	enum:acc_names
H_ACC40_ACC42	opcodes/frv-desc.h	/^ , H_ACC40_ACC40, H_ACC40_ACC41, H_ACC40_ACC42, H_ACC40_ACC43$/;"	e	enum:acc_names
H_ACC40_ACC43	opcodes/frv-desc.h	/^ , H_ACC40_ACC40, H_ACC40_ACC41, H_ACC40_ACC42, H_ACC40_ACC43$/;"	e	enum:acc_names
H_ACC40_ACC44	opcodes/frv-desc.h	/^ , H_ACC40_ACC44, H_ACC40_ACC45, H_ACC40_ACC46, H_ACC40_ACC47$/;"	e	enum:acc_names
H_ACC40_ACC45	opcodes/frv-desc.h	/^ , H_ACC40_ACC44, H_ACC40_ACC45, H_ACC40_ACC46, H_ACC40_ACC47$/;"	e	enum:acc_names
H_ACC40_ACC46	opcodes/frv-desc.h	/^ , H_ACC40_ACC44, H_ACC40_ACC45, H_ACC40_ACC46, H_ACC40_ACC47$/;"	e	enum:acc_names
H_ACC40_ACC47	opcodes/frv-desc.h	/^ , H_ACC40_ACC44, H_ACC40_ACC45, H_ACC40_ACC46, H_ACC40_ACC47$/;"	e	enum:acc_names
H_ACC40_ACC48	opcodes/frv-desc.h	/^ , H_ACC40_ACC48, H_ACC40_ACC49, H_ACC40_ACC50, H_ACC40_ACC51$/;"	e	enum:acc_names
H_ACC40_ACC49	opcodes/frv-desc.h	/^ , H_ACC40_ACC48, H_ACC40_ACC49, H_ACC40_ACC50, H_ACC40_ACC51$/;"	e	enum:acc_names
H_ACC40_ACC5	opcodes/frv-desc.h	/^ , H_ACC40_ACC4, H_ACC40_ACC5, H_ACC40_ACC6, H_ACC40_ACC7$/;"	e	enum:acc_names
H_ACC40_ACC50	opcodes/frv-desc.h	/^ , H_ACC40_ACC48, H_ACC40_ACC49, H_ACC40_ACC50, H_ACC40_ACC51$/;"	e	enum:acc_names
H_ACC40_ACC51	opcodes/frv-desc.h	/^ , H_ACC40_ACC48, H_ACC40_ACC49, H_ACC40_ACC50, H_ACC40_ACC51$/;"	e	enum:acc_names
H_ACC40_ACC52	opcodes/frv-desc.h	/^ , H_ACC40_ACC52, H_ACC40_ACC53, H_ACC40_ACC54, H_ACC40_ACC55$/;"	e	enum:acc_names
H_ACC40_ACC53	opcodes/frv-desc.h	/^ , H_ACC40_ACC52, H_ACC40_ACC53, H_ACC40_ACC54, H_ACC40_ACC55$/;"	e	enum:acc_names
H_ACC40_ACC54	opcodes/frv-desc.h	/^ , H_ACC40_ACC52, H_ACC40_ACC53, H_ACC40_ACC54, H_ACC40_ACC55$/;"	e	enum:acc_names
H_ACC40_ACC55	opcodes/frv-desc.h	/^ , H_ACC40_ACC52, H_ACC40_ACC53, H_ACC40_ACC54, H_ACC40_ACC55$/;"	e	enum:acc_names
H_ACC40_ACC56	opcodes/frv-desc.h	/^ , H_ACC40_ACC56, H_ACC40_ACC57, H_ACC40_ACC58, H_ACC40_ACC59$/;"	e	enum:acc_names
H_ACC40_ACC57	opcodes/frv-desc.h	/^ , H_ACC40_ACC56, H_ACC40_ACC57, H_ACC40_ACC58, H_ACC40_ACC59$/;"	e	enum:acc_names
H_ACC40_ACC58	opcodes/frv-desc.h	/^ , H_ACC40_ACC56, H_ACC40_ACC57, H_ACC40_ACC58, H_ACC40_ACC59$/;"	e	enum:acc_names
H_ACC40_ACC59	opcodes/frv-desc.h	/^ , H_ACC40_ACC56, H_ACC40_ACC57, H_ACC40_ACC58, H_ACC40_ACC59$/;"	e	enum:acc_names
H_ACC40_ACC6	opcodes/frv-desc.h	/^ , H_ACC40_ACC4, H_ACC40_ACC5, H_ACC40_ACC6, H_ACC40_ACC7$/;"	e	enum:acc_names
H_ACC40_ACC60	opcodes/frv-desc.h	/^ , H_ACC40_ACC60, H_ACC40_ACC61, H_ACC40_ACC62, H_ACC40_ACC63$/;"	e	enum:acc_names
H_ACC40_ACC61	opcodes/frv-desc.h	/^ , H_ACC40_ACC60, H_ACC40_ACC61, H_ACC40_ACC62, H_ACC40_ACC63$/;"	e	enum:acc_names
H_ACC40_ACC62	opcodes/frv-desc.h	/^ , H_ACC40_ACC60, H_ACC40_ACC61, H_ACC40_ACC62, H_ACC40_ACC63$/;"	e	enum:acc_names
H_ACC40_ACC63	opcodes/frv-desc.h	/^ , H_ACC40_ACC60, H_ACC40_ACC61, H_ACC40_ACC62, H_ACC40_ACC63$/;"	e	enum:acc_names
H_ACC40_ACC7	opcodes/frv-desc.h	/^ , H_ACC40_ACC4, H_ACC40_ACC5, H_ACC40_ACC6, H_ACC40_ACC7$/;"	e	enum:acc_names
H_ACC40_ACC8	opcodes/frv-desc.h	/^ , H_ACC40_ACC8, H_ACC40_ACC9, H_ACC40_ACC10, H_ACC40_ACC11$/;"	e	enum:acc_names
H_ACC40_ACC9	opcodes/frv-desc.h	/^ , H_ACC40_ACC8, H_ACC40_ACC9, H_ACC40_ACC10, H_ACC40_ACC11$/;"	e	enum:acc_names
H_ACCG_ACCG0	opcodes/frv-desc.h	/^  H_ACCG_ACCG0, H_ACCG_ACCG1, H_ACCG_ACCG2, H_ACCG_ACCG3$/;"	e	enum:accg_names
H_ACCG_ACCG1	opcodes/frv-desc.h	/^  H_ACCG_ACCG0, H_ACCG_ACCG1, H_ACCG_ACCG2, H_ACCG_ACCG3$/;"	e	enum:accg_names
H_ACCG_ACCG10	opcodes/frv-desc.h	/^ , H_ACCG_ACCG8, H_ACCG_ACCG9, H_ACCG_ACCG10, H_ACCG_ACCG11$/;"	e	enum:accg_names
H_ACCG_ACCG11	opcodes/frv-desc.h	/^ , H_ACCG_ACCG8, H_ACCG_ACCG9, H_ACCG_ACCG10, H_ACCG_ACCG11$/;"	e	enum:accg_names
H_ACCG_ACCG12	opcodes/frv-desc.h	/^ , H_ACCG_ACCG12, H_ACCG_ACCG13, H_ACCG_ACCG14, H_ACCG_ACCG15$/;"	e	enum:accg_names
H_ACCG_ACCG13	opcodes/frv-desc.h	/^ , H_ACCG_ACCG12, H_ACCG_ACCG13, H_ACCG_ACCG14, H_ACCG_ACCG15$/;"	e	enum:accg_names
H_ACCG_ACCG14	opcodes/frv-desc.h	/^ , H_ACCG_ACCG12, H_ACCG_ACCG13, H_ACCG_ACCG14, H_ACCG_ACCG15$/;"	e	enum:accg_names
H_ACCG_ACCG15	opcodes/frv-desc.h	/^ , H_ACCG_ACCG12, H_ACCG_ACCG13, H_ACCG_ACCG14, H_ACCG_ACCG15$/;"	e	enum:accg_names
H_ACCG_ACCG16	opcodes/frv-desc.h	/^ , H_ACCG_ACCG16, H_ACCG_ACCG17, H_ACCG_ACCG18, H_ACCG_ACCG19$/;"	e	enum:accg_names
H_ACCG_ACCG17	opcodes/frv-desc.h	/^ , H_ACCG_ACCG16, H_ACCG_ACCG17, H_ACCG_ACCG18, H_ACCG_ACCG19$/;"	e	enum:accg_names
H_ACCG_ACCG18	opcodes/frv-desc.h	/^ , H_ACCG_ACCG16, H_ACCG_ACCG17, H_ACCG_ACCG18, H_ACCG_ACCG19$/;"	e	enum:accg_names
H_ACCG_ACCG19	opcodes/frv-desc.h	/^ , H_ACCG_ACCG16, H_ACCG_ACCG17, H_ACCG_ACCG18, H_ACCG_ACCG19$/;"	e	enum:accg_names
H_ACCG_ACCG2	opcodes/frv-desc.h	/^  H_ACCG_ACCG0, H_ACCG_ACCG1, H_ACCG_ACCG2, H_ACCG_ACCG3$/;"	e	enum:accg_names
H_ACCG_ACCG20	opcodes/frv-desc.h	/^ , H_ACCG_ACCG20, H_ACCG_ACCG21, H_ACCG_ACCG22, H_ACCG_ACCG23$/;"	e	enum:accg_names
H_ACCG_ACCG21	opcodes/frv-desc.h	/^ , H_ACCG_ACCG20, H_ACCG_ACCG21, H_ACCG_ACCG22, H_ACCG_ACCG23$/;"	e	enum:accg_names
H_ACCG_ACCG22	opcodes/frv-desc.h	/^ , H_ACCG_ACCG20, H_ACCG_ACCG21, H_ACCG_ACCG22, H_ACCG_ACCG23$/;"	e	enum:accg_names
H_ACCG_ACCG23	opcodes/frv-desc.h	/^ , H_ACCG_ACCG20, H_ACCG_ACCG21, H_ACCG_ACCG22, H_ACCG_ACCG23$/;"	e	enum:accg_names
H_ACCG_ACCG24	opcodes/frv-desc.h	/^ , H_ACCG_ACCG24, H_ACCG_ACCG25, H_ACCG_ACCG26, H_ACCG_ACCG27$/;"	e	enum:accg_names
H_ACCG_ACCG25	opcodes/frv-desc.h	/^ , H_ACCG_ACCG24, H_ACCG_ACCG25, H_ACCG_ACCG26, H_ACCG_ACCG27$/;"	e	enum:accg_names
H_ACCG_ACCG26	opcodes/frv-desc.h	/^ , H_ACCG_ACCG24, H_ACCG_ACCG25, H_ACCG_ACCG26, H_ACCG_ACCG27$/;"	e	enum:accg_names
H_ACCG_ACCG27	opcodes/frv-desc.h	/^ , H_ACCG_ACCG24, H_ACCG_ACCG25, H_ACCG_ACCG26, H_ACCG_ACCG27$/;"	e	enum:accg_names
H_ACCG_ACCG28	opcodes/frv-desc.h	/^ , H_ACCG_ACCG28, H_ACCG_ACCG29, H_ACCG_ACCG30, H_ACCG_ACCG31$/;"	e	enum:accg_names
H_ACCG_ACCG29	opcodes/frv-desc.h	/^ , H_ACCG_ACCG28, H_ACCG_ACCG29, H_ACCG_ACCG30, H_ACCG_ACCG31$/;"	e	enum:accg_names
H_ACCG_ACCG3	opcodes/frv-desc.h	/^  H_ACCG_ACCG0, H_ACCG_ACCG1, H_ACCG_ACCG2, H_ACCG_ACCG3$/;"	e	enum:accg_names
H_ACCG_ACCG30	opcodes/frv-desc.h	/^ , H_ACCG_ACCG28, H_ACCG_ACCG29, H_ACCG_ACCG30, H_ACCG_ACCG31$/;"	e	enum:accg_names
H_ACCG_ACCG31	opcodes/frv-desc.h	/^ , H_ACCG_ACCG28, H_ACCG_ACCG29, H_ACCG_ACCG30, H_ACCG_ACCG31$/;"	e	enum:accg_names
H_ACCG_ACCG32	opcodes/frv-desc.h	/^ , H_ACCG_ACCG32, H_ACCG_ACCG33, H_ACCG_ACCG34, H_ACCG_ACCG35$/;"	e	enum:accg_names
H_ACCG_ACCG33	opcodes/frv-desc.h	/^ , H_ACCG_ACCG32, H_ACCG_ACCG33, H_ACCG_ACCG34, H_ACCG_ACCG35$/;"	e	enum:accg_names
H_ACCG_ACCG34	opcodes/frv-desc.h	/^ , H_ACCG_ACCG32, H_ACCG_ACCG33, H_ACCG_ACCG34, H_ACCG_ACCG35$/;"	e	enum:accg_names
H_ACCG_ACCG35	opcodes/frv-desc.h	/^ , H_ACCG_ACCG32, H_ACCG_ACCG33, H_ACCG_ACCG34, H_ACCG_ACCG35$/;"	e	enum:accg_names
H_ACCG_ACCG36	opcodes/frv-desc.h	/^ , H_ACCG_ACCG36, H_ACCG_ACCG37, H_ACCG_ACCG38, H_ACCG_ACCG39$/;"	e	enum:accg_names
H_ACCG_ACCG37	opcodes/frv-desc.h	/^ , H_ACCG_ACCG36, H_ACCG_ACCG37, H_ACCG_ACCG38, H_ACCG_ACCG39$/;"	e	enum:accg_names
H_ACCG_ACCG38	opcodes/frv-desc.h	/^ , H_ACCG_ACCG36, H_ACCG_ACCG37, H_ACCG_ACCG38, H_ACCG_ACCG39$/;"	e	enum:accg_names
H_ACCG_ACCG39	opcodes/frv-desc.h	/^ , H_ACCG_ACCG36, H_ACCG_ACCG37, H_ACCG_ACCG38, H_ACCG_ACCG39$/;"	e	enum:accg_names
H_ACCG_ACCG4	opcodes/frv-desc.h	/^ , H_ACCG_ACCG4, H_ACCG_ACCG5, H_ACCG_ACCG6, H_ACCG_ACCG7$/;"	e	enum:accg_names
H_ACCG_ACCG40	opcodes/frv-desc.h	/^ , H_ACCG_ACCG40, H_ACCG_ACCG41, H_ACCG_ACCG42, H_ACCG_ACCG43$/;"	e	enum:accg_names
H_ACCG_ACCG41	opcodes/frv-desc.h	/^ , H_ACCG_ACCG40, H_ACCG_ACCG41, H_ACCG_ACCG42, H_ACCG_ACCG43$/;"	e	enum:accg_names
H_ACCG_ACCG42	opcodes/frv-desc.h	/^ , H_ACCG_ACCG40, H_ACCG_ACCG41, H_ACCG_ACCG42, H_ACCG_ACCG43$/;"	e	enum:accg_names
H_ACCG_ACCG43	opcodes/frv-desc.h	/^ , H_ACCG_ACCG40, H_ACCG_ACCG41, H_ACCG_ACCG42, H_ACCG_ACCG43$/;"	e	enum:accg_names
H_ACCG_ACCG44	opcodes/frv-desc.h	/^ , H_ACCG_ACCG44, H_ACCG_ACCG45, H_ACCG_ACCG46, H_ACCG_ACCG47$/;"	e	enum:accg_names
H_ACCG_ACCG45	opcodes/frv-desc.h	/^ , H_ACCG_ACCG44, H_ACCG_ACCG45, H_ACCG_ACCG46, H_ACCG_ACCG47$/;"	e	enum:accg_names
H_ACCG_ACCG46	opcodes/frv-desc.h	/^ , H_ACCG_ACCG44, H_ACCG_ACCG45, H_ACCG_ACCG46, H_ACCG_ACCG47$/;"	e	enum:accg_names
H_ACCG_ACCG47	opcodes/frv-desc.h	/^ , H_ACCG_ACCG44, H_ACCG_ACCG45, H_ACCG_ACCG46, H_ACCG_ACCG47$/;"	e	enum:accg_names
H_ACCG_ACCG48	opcodes/frv-desc.h	/^ , H_ACCG_ACCG48, H_ACCG_ACCG49, H_ACCG_ACCG50, H_ACCG_ACCG51$/;"	e	enum:accg_names
H_ACCG_ACCG49	opcodes/frv-desc.h	/^ , H_ACCG_ACCG48, H_ACCG_ACCG49, H_ACCG_ACCG50, H_ACCG_ACCG51$/;"	e	enum:accg_names
H_ACCG_ACCG5	opcodes/frv-desc.h	/^ , H_ACCG_ACCG4, H_ACCG_ACCG5, H_ACCG_ACCG6, H_ACCG_ACCG7$/;"	e	enum:accg_names
H_ACCG_ACCG50	opcodes/frv-desc.h	/^ , H_ACCG_ACCG48, H_ACCG_ACCG49, H_ACCG_ACCG50, H_ACCG_ACCG51$/;"	e	enum:accg_names
H_ACCG_ACCG51	opcodes/frv-desc.h	/^ , H_ACCG_ACCG48, H_ACCG_ACCG49, H_ACCG_ACCG50, H_ACCG_ACCG51$/;"	e	enum:accg_names
H_ACCG_ACCG52	opcodes/frv-desc.h	/^ , H_ACCG_ACCG52, H_ACCG_ACCG53, H_ACCG_ACCG54, H_ACCG_ACCG55$/;"	e	enum:accg_names
H_ACCG_ACCG53	opcodes/frv-desc.h	/^ , H_ACCG_ACCG52, H_ACCG_ACCG53, H_ACCG_ACCG54, H_ACCG_ACCG55$/;"	e	enum:accg_names
H_ACCG_ACCG54	opcodes/frv-desc.h	/^ , H_ACCG_ACCG52, H_ACCG_ACCG53, H_ACCG_ACCG54, H_ACCG_ACCG55$/;"	e	enum:accg_names
H_ACCG_ACCG55	opcodes/frv-desc.h	/^ , H_ACCG_ACCG52, H_ACCG_ACCG53, H_ACCG_ACCG54, H_ACCG_ACCG55$/;"	e	enum:accg_names
H_ACCG_ACCG56	opcodes/frv-desc.h	/^ , H_ACCG_ACCG56, H_ACCG_ACCG57, H_ACCG_ACCG58, H_ACCG_ACCG59$/;"	e	enum:accg_names
H_ACCG_ACCG57	opcodes/frv-desc.h	/^ , H_ACCG_ACCG56, H_ACCG_ACCG57, H_ACCG_ACCG58, H_ACCG_ACCG59$/;"	e	enum:accg_names
H_ACCG_ACCG58	opcodes/frv-desc.h	/^ , H_ACCG_ACCG56, H_ACCG_ACCG57, H_ACCG_ACCG58, H_ACCG_ACCG59$/;"	e	enum:accg_names
H_ACCG_ACCG59	opcodes/frv-desc.h	/^ , H_ACCG_ACCG56, H_ACCG_ACCG57, H_ACCG_ACCG58, H_ACCG_ACCG59$/;"	e	enum:accg_names
H_ACCG_ACCG6	opcodes/frv-desc.h	/^ , H_ACCG_ACCG4, H_ACCG_ACCG5, H_ACCG_ACCG6, H_ACCG_ACCG7$/;"	e	enum:accg_names
H_ACCG_ACCG60	opcodes/frv-desc.h	/^ , H_ACCG_ACCG60, H_ACCG_ACCG61, H_ACCG_ACCG62, H_ACCG_ACCG63$/;"	e	enum:accg_names
H_ACCG_ACCG61	opcodes/frv-desc.h	/^ , H_ACCG_ACCG60, H_ACCG_ACCG61, H_ACCG_ACCG62, H_ACCG_ACCG63$/;"	e	enum:accg_names
H_ACCG_ACCG62	opcodes/frv-desc.h	/^ , H_ACCG_ACCG60, H_ACCG_ACCG61, H_ACCG_ACCG62, H_ACCG_ACCG63$/;"	e	enum:accg_names
H_ACCG_ACCG63	opcodes/frv-desc.h	/^ , H_ACCG_ACCG60, H_ACCG_ACCG61, H_ACCG_ACCG62, H_ACCG_ACCG63$/;"	e	enum:accg_names
H_ACCG_ACCG7	opcodes/frv-desc.h	/^ , H_ACCG_ACCG4, H_ACCG_ACCG5, H_ACCG_ACCG6, H_ACCG_ACCG7$/;"	e	enum:accg_names
H_ACCG_ACCG8	opcodes/frv-desc.h	/^ , H_ACCG_ACCG8, H_ACCG_ACCG9, H_ACCG_ACCG10, H_ACCG_ACCG11$/;"	e	enum:accg_names
H_ACCG_ACCG9	opcodes/frv-desc.h	/^ , H_ACCG_ACCG8, H_ACCG_ACCG9, H_ACCG_ACCG10, H_ACCG_ACCG11$/;"	e	enum:accg_names
H_CCCR_CC0	opcodes/frv-desc.h	/^  H_CCCR_CC0, H_CCCR_CC1, H_CCCR_CC2, H_CCCR_CC3$/;"	e	enum:cccr_names
H_CCCR_CC1	opcodes/frv-desc.h	/^  H_CCCR_CC0, H_CCCR_CC1, H_CCCR_CC2, H_CCCR_CC3$/;"	e	enum:cccr_names
H_CCCR_CC2	opcodes/frv-desc.h	/^  H_CCCR_CC0, H_CCCR_CC1, H_CCCR_CC2, H_CCCR_CC3$/;"	e	enum:cccr_names
H_CCCR_CC3	opcodes/frv-desc.h	/^  H_CCCR_CC0, H_CCCR_CC1, H_CCCR_CC2, H_CCCR_CC3$/;"	e	enum:cccr_names
H_CCCR_CC4	opcodes/frv-desc.h	/^ , H_CCCR_CC4, H_CCCR_CC5, H_CCCR_CC6, H_CCCR_CC7$/;"	e	enum:cccr_names
H_CCCR_CC5	opcodes/frv-desc.h	/^ , H_CCCR_CC4, H_CCCR_CC5, H_CCCR_CC6, H_CCCR_CC7$/;"	e	enum:cccr_names
H_CCCR_CC6	opcodes/frv-desc.h	/^ , H_CCCR_CC4, H_CCCR_CC5, H_CCCR_CC6, H_CCCR_CC7$/;"	e	enum:cccr_names
H_CCCR_CC7	opcodes/frv-desc.h	/^ , H_CCCR_CC4, H_CCCR_CC5, H_CCCR_CC6, H_CCCR_CC7$/;"	e	enum:cccr_names
H_CC_CC_C	opcodes/xc16x-desc.h	/^ , H_CC_CC_C = 8, H_CC_CC_NC = 9, H_CC_CC_SGT = 10, H_CC_CC_SLE = 11$/;"	e	enum:conditioncode_names
H_CC_CC_EQ	opcodes/xc16x-desc.h	/^  H_CC_CC_UC = 0, H_CC_CC_NET = 1, H_CC_CC_Z = 2, H_CC_CC_EQ = 2$/;"	e	enum:conditioncode_names
H_CC_CC_N	opcodes/xc16x-desc.h	/^ , H_CC_CC_N = 6, H_CC_CC_NN = 7, H_CC_CC_ULT = 8, H_CC_CC_UGE = 9$/;"	e	enum:conditioncode_names
H_CC_CC_NC	opcodes/xc16x-desc.h	/^ , H_CC_CC_C = 8, H_CC_CC_NC = 9, H_CC_CC_SGT = 10, H_CC_CC_SLE = 11$/;"	e	enum:conditioncode_names
H_CC_CC_NE	opcodes/xc16x-desc.h	/^ , H_CC_CC_NZ = 3, H_CC_CC_NE = 3, H_CC_CC_V = 4, H_CC_CC_NV = 5$/;"	e	enum:conditioncode_names
H_CC_CC_NET	opcodes/xc16x-desc.h	/^  H_CC_CC_UC = 0, H_CC_CC_NET = 1, H_CC_CC_Z = 2, H_CC_CC_EQ = 2$/;"	e	enum:conditioncode_names
H_CC_CC_NN	opcodes/xc16x-desc.h	/^ , H_CC_CC_N = 6, H_CC_CC_NN = 7, H_CC_CC_ULT = 8, H_CC_CC_UGE = 9$/;"	e	enum:conditioncode_names
H_CC_CC_NV	opcodes/xc16x-desc.h	/^ , H_CC_CC_NZ = 3, H_CC_CC_NE = 3, H_CC_CC_V = 4, H_CC_CC_NV = 5$/;"	e	enum:conditioncode_names
H_CC_CC_NZ	opcodes/xc16x-desc.h	/^ , H_CC_CC_NZ = 3, H_CC_CC_NE = 3, H_CC_CC_V = 4, H_CC_CC_NV = 5$/;"	e	enum:conditioncode_names
H_CC_CC_SGE	opcodes/xc16x-desc.h	/^ , H_CC_CC_SLT = 12, H_CC_CC_SGE = 13, H_CC_CC_UGT = 14, H_CC_CC_ULE = 15$/;"	e	enum:conditioncode_names
H_CC_CC_SGT	opcodes/xc16x-desc.h	/^ , H_CC_CC_C = 8, H_CC_CC_NC = 9, H_CC_CC_SGT = 10, H_CC_CC_SLE = 11$/;"	e	enum:conditioncode_names
H_CC_CC_SLE	opcodes/xc16x-desc.h	/^ , H_CC_CC_C = 8, H_CC_CC_NC = 9, H_CC_CC_SGT = 10, H_CC_CC_SLE = 11$/;"	e	enum:conditioncode_names
H_CC_CC_SLT	opcodes/xc16x-desc.h	/^ , H_CC_CC_SLT = 12, H_CC_CC_SGE = 13, H_CC_CC_UGT = 14, H_CC_CC_ULE = 15$/;"	e	enum:conditioncode_names
H_CC_CC_UC	opcodes/xc16x-desc.h	/^  H_CC_CC_UC = 0, H_CC_CC_NET = 1, H_CC_CC_Z = 2, H_CC_CC_EQ = 2$/;"	e	enum:conditioncode_names
H_CC_CC_UGE	opcodes/xc16x-desc.h	/^ , H_CC_CC_N = 6, H_CC_CC_NN = 7, H_CC_CC_ULT = 8, H_CC_CC_UGE = 9$/;"	e	enum:conditioncode_names
H_CC_CC_UGT	opcodes/xc16x-desc.h	/^ , H_CC_CC_SLT = 12, H_CC_CC_SGE = 13, H_CC_CC_UGT = 14, H_CC_CC_ULE = 15$/;"	e	enum:conditioncode_names
H_CC_CC_ULE	opcodes/xc16x-desc.h	/^ , H_CC_CC_SLT = 12, H_CC_CC_SGE = 13, H_CC_CC_UGT = 14, H_CC_CC_ULE = 15$/;"	e	enum:conditioncode_names
H_CC_CC_ULT	opcodes/xc16x-desc.h	/^ , H_CC_CC_N = 6, H_CC_CC_NN = 7, H_CC_CC_ULT = 8, H_CC_CC_UGE = 9$/;"	e	enum:conditioncode_names
H_CC_CC_V	opcodes/xc16x-desc.h	/^ , H_CC_CC_NZ = 3, H_CC_CC_NE = 3, H_CC_CC_V = 4, H_CC_CC_NV = 5$/;"	e	enum:conditioncode_names
H_CC_CC_Z	opcodes/xc16x-desc.h	/^  H_CC_CC_UC = 0, H_CC_CC_NET = 1, H_CC_CC_Z = 2, H_CC_CC_EQ = 2$/;"	e	enum:conditioncode_names
H_COREDMA_REGISTERS_DMA0AUTO0	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA0DSTADDR, H_COREDMA_REGISTERS_DMA0AUTO0, H_COREDMA_REGISTERS_DMA0AUTO1, H_COREDMA_REGISTERS_DMA0STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0AUTO1	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA0DSTADDR, H_COREDMA_REGISTERS_DMA0AUTO0, H_COREDMA_REGISTERS_DMA0AUTO1, H_COREDMA_REGISTERS_DMA0STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0CONFIG	opcodes/epiphany-desc.h	/^  H_COREDMA_REGISTERS_DMA0CONFIG, H_COREDMA_REGISTERS_DMA0STRIDE, H_COREDMA_REGISTERS_DMA0COUNT, H_COREDMA_REGISTERS_DMA0SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0COUNT	opcodes/epiphany-desc.h	/^  H_COREDMA_REGISTERS_DMA0CONFIG, H_COREDMA_REGISTERS_DMA0STRIDE, H_COREDMA_REGISTERS_DMA0COUNT, H_COREDMA_REGISTERS_DMA0SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0DSTADDR	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA0DSTADDR, H_COREDMA_REGISTERS_DMA0AUTO0, H_COREDMA_REGISTERS_DMA0AUTO1, H_COREDMA_REGISTERS_DMA0STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0SRCADDR	opcodes/epiphany-desc.h	/^  H_COREDMA_REGISTERS_DMA0CONFIG, H_COREDMA_REGISTERS_DMA0STRIDE, H_COREDMA_REGISTERS_DMA0COUNT, H_COREDMA_REGISTERS_DMA0SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0STATUS	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA0DSTADDR, H_COREDMA_REGISTERS_DMA0AUTO0, H_COREDMA_REGISTERS_DMA0AUTO1, H_COREDMA_REGISTERS_DMA0STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA0STRIDE	opcodes/epiphany-desc.h	/^  H_COREDMA_REGISTERS_DMA0CONFIG, H_COREDMA_REGISTERS_DMA0STRIDE, H_COREDMA_REGISTERS_DMA0COUNT, H_COREDMA_REGISTERS_DMA0SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1AUTO0	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1DSTADDR, H_COREDMA_REGISTERS_DMA1AUTO0, H_COREDMA_REGISTERS_DMA1AUTO1, H_COREDMA_REGISTERS_DMA1STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1AUTO1	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1DSTADDR, H_COREDMA_REGISTERS_DMA1AUTO0, H_COREDMA_REGISTERS_DMA1AUTO1, H_COREDMA_REGISTERS_DMA1STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1CONFIG	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1CONFIG, H_COREDMA_REGISTERS_DMA1STRIDE, H_COREDMA_REGISTERS_DMA1COUNT, H_COREDMA_REGISTERS_DMA1SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1COUNT	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1CONFIG, H_COREDMA_REGISTERS_DMA1STRIDE, H_COREDMA_REGISTERS_DMA1COUNT, H_COREDMA_REGISTERS_DMA1SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1DSTADDR	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1DSTADDR, H_COREDMA_REGISTERS_DMA1AUTO0, H_COREDMA_REGISTERS_DMA1AUTO1, H_COREDMA_REGISTERS_DMA1STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1SRCADDR	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1CONFIG, H_COREDMA_REGISTERS_DMA1STRIDE, H_COREDMA_REGISTERS_DMA1COUNT, H_COREDMA_REGISTERS_DMA1SRCADDR$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1STATUS	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1DSTADDR, H_COREDMA_REGISTERS_DMA1AUTO0, H_COREDMA_REGISTERS_DMA1AUTO1, H_COREDMA_REGISTERS_DMA1STATUS$/;"	e	enum:crdma_names
H_COREDMA_REGISTERS_DMA1STRIDE	opcodes/epiphany-desc.h	/^ , H_COREDMA_REGISTERS_DMA1CONFIG, H_COREDMA_REGISTERS_DMA1STRIDE, H_COREDMA_REGISTERS_DMA1COUNT, H_COREDMA_REGISTERS_DMA1SRCADDR$/;"	e	enum:crdma_names
H_COREMEM_REGISTERS_MEMCONFIG	opcodes/epiphany-desc.h	/^  H_COREMEM_REGISTERS_MEMCONFIG, H_COREMEM_REGISTERS_MEMSTATUS, H_COREMEM_REGISTERS_MEMPROTECT, H_COREMEM_REGISTERS_MEMRESERVE$/;"	e	enum:crmem_names
H_COREMEM_REGISTERS_MEMPROTECT	opcodes/epiphany-desc.h	/^  H_COREMEM_REGISTERS_MEMCONFIG, H_COREMEM_REGISTERS_MEMSTATUS, H_COREMEM_REGISTERS_MEMPROTECT, H_COREMEM_REGISTERS_MEMRESERVE$/;"	e	enum:crmem_names
H_COREMEM_REGISTERS_MEMRESERVE	opcodes/epiphany-desc.h	/^  H_COREMEM_REGISTERS_MEMCONFIG, H_COREMEM_REGISTERS_MEMSTATUS, H_COREMEM_REGISTERS_MEMPROTECT, H_COREMEM_REGISTERS_MEMRESERVE$/;"	e	enum:crmem_names
H_COREMEM_REGISTERS_MEMSTATUS	opcodes/epiphany-desc.h	/^  H_COREMEM_REGISTERS_MEMCONFIG, H_COREMEM_REGISTERS_MEMSTATUS, H_COREMEM_REGISTERS_MEMPROTECT, H_COREMEM_REGISTERS_MEMRESERVE$/;"	e	enum:crmem_names
H_COREMESH_REGISTERS_COREID	opcodes/epiphany-desc.h	/^  H_COREMESH_REGISTERS_MESHCONFIG, H_COREMESH_REGISTERS_COREID, H_COREMESH_REGISTERS_MESHMULTICAST, H_COREMESH_REGISTERS_SWRESET$/;"	e	enum:crmesh_names
H_COREMESH_REGISTERS_MESHCONFIG	opcodes/epiphany-desc.h	/^  H_COREMESH_REGISTERS_MESHCONFIG, H_COREMESH_REGISTERS_COREID, H_COREMESH_REGISTERS_MESHMULTICAST, H_COREMESH_REGISTERS_SWRESET$/;"	e	enum:crmesh_names
H_COREMESH_REGISTERS_MESHMULTICAST	opcodes/epiphany-desc.h	/^  H_COREMESH_REGISTERS_MESHCONFIG, H_COREMESH_REGISTERS_COREID, H_COREMESH_REGISTERS_MESHMULTICAST, H_COREMESH_REGISTERS_SWRESET$/;"	e	enum:crmesh_names
H_COREMESH_REGISTERS_SWRESET	opcodes/epiphany-desc.h	/^  H_COREMESH_REGISTERS_MESHCONFIG, H_COREMESH_REGISTERS_COREID, H_COREMESH_REGISTERS_MESHMULTICAST, H_COREMESH_REGISTERS_SWRESET$/;"	e	enum:crmesh_names
H_CORE_REGISTERS_CONFIG	opcodes/epiphany-desc.h	/^  H_CORE_REGISTERS_CONFIG, H_CORE_REGISTERS_STATUS, H_CORE_REGISTERS_PC, H_CORE_REGISTERS_DEBUG$/;"	e	enum:cr_names
H_CORE_REGISTERS_CTIMER0	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_ILATCL, H_CORE_REGISTERS_IPEND, H_CORE_REGISTERS_CTIMER0, H_CORE_REGISTERS_CTIMER1$/;"	e	enum:cr_names
H_CORE_REGISTERS_CTIMER1	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_ILATCL, H_CORE_REGISTERS_IPEND, H_CORE_REGISTERS_CTIMER0, H_CORE_REGISTERS_CTIMER1$/;"	e	enum:cr_names
H_CORE_REGISTERS_DEBUG	opcodes/epiphany-desc.h	/^  H_CORE_REGISTERS_CONFIG, H_CORE_REGISTERS_STATUS, H_CORE_REGISTERS_PC, H_CORE_REGISTERS_DEBUG$/;"	e	enum:cr_names
H_CORE_REGISTERS_HSTATUS	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_HSTATUS$/;"	e	enum:cr_names
H_CORE_REGISTERS_IAB	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IAB, H_CORE_REGISTERS_LC, H_CORE_REGISTERS_LS, H_CORE_REGISTERS_LE$/;"	e	enum:cr_names
H_CORE_REGISTERS_ILAT	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IRET, H_CORE_REGISTERS_IMASK, H_CORE_REGISTERS_ILAT, H_CORE_REGISTERS_ILATST$/;"	e	enum:cr_names
H_CORE_REGISTERS_ILATCL	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_ILATCL, H_CORE_REGISTERS_IPEND, H_CORE_REGISTERS_CTIMER0, H_CORE_REGISTERS_CTIMER1$/;"	e	enum:cr_names
H_CORE_REGISTERS_ILATST	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IRET, H_CORE_REGISTERS_IMASK, H_CORE_REGISTERS_ILAT, H_CORE_REGISTERS_ILATST$/;"	e	enum:cr_names
H_CORE_REGISTERS_IMASK	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IRET, H_CORE_REGISTERS_IMASK, H_CORE_REGISTERS_ILAT, H_CORE_REGISTERS_ILATST$/;"	e	enum:cr_names
H_CORE_REGISTERS_IPEND	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_ILATCL, H_CORE_REGISTERS_IPEND, H_CORE_REGISTERS_CTIMER0, H_CORE_REGISTERS_CTIMER1$/;"	e	enum:cr_names
H_CORE_REGISTERS_IRET	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IRET, H_CORE_REGISTERS_IMASK, H_CORE_REGISTERS_ILAT, H_CORE_REGISTERS_ILATST$/;"	e	enum:cr_names
H_CORE_REGISTERS_LC	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IAB, H_CORE_REGISTERS_LC, H_CORE_REGISTERS_LS, H_CORE_REGISTERS_LE$/;"	e	enum:cr_names
H_CORE_REGISTERS_LE	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IAB, H_CORE_REGISTERS_LC, H_CORE_REGISTERS_LS, H_CORE_REGISTERS_LE$/;"	e	enum:cr_names
H_CORE_REGISTERS_LS	opcodes/epiphany-desc.h	/^ , H_CORE_REGISTERS_IAB, H_CORE_REGISTERS_LC, H_CORE_REGISTERS_LS, H_CORE_REGISTERS_LE$/;"	e	enum:cr_names
H_CORE_REGISTERS_PC	opcodes/epiphany-desc.h	/^  H_CORE_REGISTERS_CONFIG, H_CORE_REGISTERS_STATUS, H_CORE_REGISTERS_PC, H_CORE_REGISTERS_DEBUG$/;"	e	enum:cr_names
H_CORE_REGISTERS_STATUS	opcodes/epiphany-desc.h	/^  H_CORE_REGISTERS_CONFIG, H_CORE_REGISTERS_STATUS, H_CORE_REGISTERS_PC, H_CORE_REGISTERS_DEBUG$/;"	e	enum:cr_names
H_CPR_CPR0	opcodes/frv-desc.h	/^  H_CPR_CPR0, H_CPR_CPR1, H_CPR_CPR2, H_CPR_CPR3$/;"	e	enum:cpr_names
H_CPR_CPR1	opcodes/frv-desc.h	/^  H_CPR_CPR0, H_CPR_CPR1, H_CPR_CPR2, H_CPR_CPR3$/;"	e	enum:cpr_names
H_CPR_CPR10	opcodes/frv-desc.h	/^ , H_CPR_CPR8, H_CPR_CPR9, H_CPR_CPR10, H_CPR_CPR11$/;"	e	enum:cpr_names
H_CPR_CPR11	opcodes/frv-desc.h	/^ , H_CPR_CPR8, H_CPR_CPR9, H_CPR_CPR10, H_CPR_CPR11$/;"	e	enum:cpr_names
H_CPR_CPR12	opcodes/frv-desc.h	/^ , H_CPR_CPR12, H_CPR_CPR13, H_CPR_CPR14, H_CPR_CPR15$/;"	e	enum:cpr_names
H_CPR_CPR13	opcodes/frv-desc.h	/^ , H_CPR_CPR12, H_CPR_CPR13, H_CPR_CPR14, H_CPR_CPR15$/;"	e	enum:cpr_names
H_CPR_CPR14	opcodes/frv-desc.h	/^ , H_CPR_CPR12, H_CPR_CPR13, H_CPR_CPR14, H_CPR_CPR15$/;"	e	enum:cpr_names
H_CPR_CPR15	opcodes/frv-desc.h	/^ , H_CPR_CPR12, H_CPR_CPR13, H_CPR_CPR14, H_CPR_CPR15$/;"	e	enum:cpr_names
H_CPR_CPR16	opcodes/frv-desc.h	/^ , H_CPR_CPR16, H_CPR_CPR17, H_CPR_CPR18, H_CPR_CPR19$/;"	e	enum:cpr_names
H_CPR_CPR17	opcodes/frv-desc.h	/^ , H_CPR_CPR16, H_CPR_CPR17, H_CPR_CPR18, H_CPR_CPR19$/;"	e	enum:cpr_names
H_CPR_CPR18	opcodes/frv-desc.h	/^ , H_CPR_CPR16, H_CPR_CPR17, H_CPR_CPR18, H_CPR_CPR19$/;"	e	enum:cpr_names
H_CPR_CPR19	opcodes/frv-desc.h	/^ , H_CPR_CPR16, H_CPR_CPR17, H_CPR_CPR18, H_CPR_CPR19$/;"	e	enum:cpr_names
H_CPR_CPR2	opcodes/frv-desc.h	/^  H_CPR_CPR0, H_CPR_CPR1, H_CPR_CPR2, H_CPR_CPR3$/;"	e	enum:cpr_names
H_CPR_CPR20	opcodes/frv-desc.h	/^ , H_CPR_CPR20, H_CPR_CPR21, H_CPR_CPR22, H_CPR_CPR23$/;"	e	enum:cpr_names
H_CPR_CPR21	opcodes/frv-desc.h	/^ , H_CPR_CPR20, H_CPR_CPR21, H_CPR_CPR22, H_CPR_CPR23$/;"	e	enum:cpr_names
H_CPR_CPR22	opcodes/frv-desc.h	/^ , H_CPR_CPR20, H_CPR_CPR21, H_CPR_CPR22, H_CPR_CPR23$/;"	e	enum:cpr_names
H_CPR_CPR23	opcodes/frv-desc.h	/^ , H_CPR_CPR20, H_CPR_CPR21, H_CPR_CPR22, H_CPR_CPR23$/;"	e	enum:cpr_names
H_CPR_CPR24	opcodes/frv-desc.h	/^ , H_CPR_CPR24, H_CPR_CPR25, H_CPR_CPR26, H_CPR_CPR27$/;"	e	enum:cpr_names
H_CPR_CPR25	opcodes/frv-desc.h	/^ , H_CPR_CPR24, H_CPR_CPR25, H_CPR_CPR26, H_CPR_CPR27$/;"	e	enum:cpr_names
H_CPR_CPR26	opcodes/frv-desc.h	/^ , H_CPR_CPR24, H_CPR_CPR25, H_CPR_CPR26, H_CPR_CPR27$/;"	e	enum:cpr_names
H_CPR_CPR27	opcodes/frv-desc.h	/^ , H_CPR_CPR24, H_CPR_CPR25, H_CPR_CPR26, H_CPR_CPR27$/;"	e	enum:cpr_names
H_CPR_CPR28	opcodes/frv-desc.h	/^ , H_CPR_CPR28, H_CPR_CPR29, H_CPR_CPR30, H_CPR_CPR31$/;"	e	enum:cpr_names
H_CPR_CPR29	opcodes/frv-desc.h	/^ , H_CPR_CPR28, H_CPR_CPR29, H_CPR_CPR30, H_CPR_CPR31$/;"	e	enum:cpr_names
H_CPR_CPR3	opcodes/frv-desc.h	/^  H_CPR_CPR0, H_CPR_CPR1, H_CPR_CPR2, H_CPR_CPR3$/;"	e	enum:cpr_names
H_CPR_CPR30	opcodes/frv-desc.h	/^ , H_CPR_CPR28, H_CPR_CPR29, H_CPR_CPR30, H_CPR_CPR31$/;"	e	enum:cpr_names
H_CPR_CPR31	opcodes/frv-desc.h	/^ , H_CPR_CPR28, H_CPR_CPR29, H_CPR_CPR30, H_CPR_CPR31$/;"	e	enum:cpr_names
H_CPR_CPR32	opcodes/frv-desc.h	/^ , H_CPR_CPR32, H_CPR_CPR33, H_CPR_CPR34, H_CPR_CPR35$/;"	e	enum:cpr_names
H_CPR_CPR33	opcodes/frv-desc.h	/^ , H_CPR_CPR32, H_CPR_CPR33, H_CPR_CPR34, H_CPR_CPR35$/;"	e	enum:cpr_names
H_CPR_CPR34	opcodes/frv-desc.h	/^ , H_CPR_CPR32, H_CPR_CPR33, H_CPR_CPR34, H_CPR_CPR35$/;"	e	enum:cpr_names
H_CPR_CPR35	opcodes/frv-desc.h	/^ , H_CPR_CPR32, H_CPR_CPR33, H_CPR_CPR34, H_CPR_CPR35$/;"	e	enum:cpr_names
H_CPR_CPR36	opcodes/frv-desc.h	/^ , H_CPR_CPR36, H_CPR_CPR37, H_CPR_CPR38, H_CPR_CPR39$/;"	e	enum:cpr_names
H_CPR_CPR37	opcodes/frv-desc.h	/^ , H_CPR_CPR36, H_CPR_CPR37, H_CPR_CPR38, H_CPR_CPR39$/;"	e	enum:cpr_names
H_CPR_CPR38	opcodes/frv-desc.h	/^ , H_CPR_CPR36, H_CPR_CPR37, H_CPR_CPR38, H_CPR_CPR39$/;"	e	enum:cpr_names
H_CPR_CPR39	opcodes/frv-desc.h	/^ , H_CPR_CPR36, H_CPR_CPR37, H_CPR_CPR38, H_CPR_CPR39$/;"	e	enum:cpr_names
H_CPR_CPR4	opcodes/frv-desc.h	/^ , H_CPR_CPR4, H_CPR_CPR5, H_CPR_CPR6, H_CPR_CPR7$/;"	e	enum:cpr_names
H_CPR_CPR40	opcodes/frv-desc.h	/^ , H_CPR_CPR40, H_CPR_CPR41, H_CPR_CPR42, H_CPR_CPR43$/;"	e	enum:cpr_names
H_CPR_CPR41	opcodes/frv-desc.h	/^ , H_CPR_CPR40, H_CPR_CPR41, H_CPR_CPR42, H_CPR_CPR43$/;"	e	enum:cpr_names
H_CPR_CPR42	opcodes/frv-desc.h	/^ , H_CPR_CPR40, H_CPR_CPR41, H_CPR_CPR42, H_CPR_CPR43$/;"	e	enum:cpr_names
H_CPR_CPR43	opcodes/frv-desc.h	/^ , H_CPR_CPR40, H_CPR_CPR41, H_CPR_CPR42, H_CPR_CPR43$/;"	e	enum:cpr_names
H_CPR_CPR44	opcodes/frv-desc.h	/^ , H_CPR_CPR44, H_CPR_CPR45, H_CPR_CPR46, H_CPR_CPR47$/;"	e	enum:cpr_names
H_CPR_CPR45	opcodes/frv-desc.h	/^ , H_CPR_CPR44, H_CPR_CPR45, H_CPR_CPR46, H_CPR_CPR47$/;"	e	enum:cpr_names
H_CPR_CPR46	opcodes/frv-desc.h	/^ , H_CPR_CPR44, H_CPR_CPR45, H_CPR_CPR46, H_CPR_CPR47$/;"	e	enum:cpr_names
H_CPR_CPR47	opcodes/frv-desc.h	/^ , H_CPR_CPR44, H_CPR_CPR45, H_CPR_CPR46, H_CPR_CPR47$/;"	e	enum:cpr_names
H_CPR_CPR48	opcodes/frv-desc.h	/^ , H_CPR_CPR48, H_CPR_CPR49, H_CPR_CPR50, H_CPR_CPR51$/;"	e	enum:cpr_names
H_CPR_CPR49	opcodes/frv-desc.h	/^ , H_CPR_CPR48, H_CPR_CPR49, H_CPR_CPR50, H_CPR_CPR51$/;"	e	enum:cpr_names
H_CPR_CPR5	opcodes/frv-desc.h	/^ , H_CPR_CPR4, H_CPR_CPR5, H_CPR_CPR6, H_CPR_CPR7$/;"	e	enum:cpr_names
H_CPR_CPR50	opcodes/frv-desc.h	/^ , H_CPR_CPR48, H_CPR_CPR49, H_CPR_CPR50, H_CPR_CPR51$/;"	e	enum:cpr_names
H_CPR_CPR51	opcodes/frv-desc.h	/^ , H_CPR_CPR48, H_CPR_CPR49, H_CPR_CPR50, H_CPR_CPR51$/;"	e	enum:cpr_names
H_CPR_CPR52	opcodes/frv-desc.h	/^ , H_CPR_CPR52, H_CPR_CPR53, H_CPR_CPR54, H_CPR_CPR55$/;"	e	enum:cpr_names
H_CPR_CPR53	opcodes/frv-desc.h	/^ , H_CPR_CPR52, H_CPR_CPR53, H_CPR_CPR54, H_CPR_CPR55$/;"	e	enum:cpr_names
H_CPR_CPR54	opcodes/frv-desc.h	/^ , H_CPR_CPR52, H_CPR_CPR53, H_CPR_CPR54, H_CPR_CPR55$/;"	e	enum:cpr_names
H_CPR_CPR55	opcodes/frv-desc.h	/^ , H_CPR_CPR52, H_CPR_CPR53, H_CPR_CPR54, H_CPR_CPR55$/;"	e	enum:cpr_names
H_CPR_CPR56	opcodes/frv-desc.h	/^ , H_CPR_CPR56, H_CPR_CPR57, H_CPR_CPR58, H_CPR_CPR59$/;"	e	enum:cpr_names
H_CPR_CPR57	opcodes/frv-desc.h	/^ , H_CPR_CPR56, H_CPR_CPR57, H_CPR_CPR58, H_CPR_CPR59$/;"	e	enum:cpr_names
H_CPR_CPR58	opcodes/frv-desc.h	/^ , H_CPR_CPR56, H_CPR_CPR57, H_CPR_CPR58, H_CPR_CPR59$/;"	e	enum:cpr_names
H_CPR_CPR59	opcodes/frv-desc.h	/^ , H_CPR_CPR56, H_CPR_CPR57, H_CPR_CPR58, H_CPR_CPR59$/;"	e	enum:cpr_names
H_CPR_CPR6	opcodes/frv-desc.h	/^ , H_CPR_CPR4, H_CPR_CPR5, H_CPR_CPR6, H_CPR_CPR7$/;"	e	enum:cpr_names
H_CPR_CPR60	opcodes/frv-desc.h	/^ , H_CPR_CPR60, H_CPR_CPR61, H_CPR_CPR62, H_CPR_CPR63$/;"	e	enum:cpr_names
H_CPR_CPR61	opcodes/frv-desc.h	/^ , H_CPR_CPR60, H_CPR_CPR61, H_CPR_CPR62, H_CPR_CPR63$/;"	e	enum:cpr_names
H_CPR_CPR62	opcodes/frv-desc.h	/^ , H_CPR_CPR60, H_CPR_CPR61, H_CPR_CPR62, H_CPR_CPR63$/;"	e	enum:cpr_names
H_CPR_CPR63	opcodes/frv-desc.h	/^ , H_CPR_CPR60, H_CPR_CPR61, H_CPR_CPR62, H_CPR_CPR63$/;"	e	enum:cpr_names
H_CPR_CPR7	opcodes/frv-desc.h	/^ , H_CPR_CPR4, H_CPR_CPR5, H_CPR_CPR6, H_CPR_CPR7$/;"	e	enum:cpr_names
H_CPR_CPR8	opcodes/frv-desc.h	/^ , H_CPR_CPR8, H_CPR_CPR9, H_CPR_CPR10, H_CPR_CPR11$/;"	e	enum:cpr_names
H_CPR_CPR9	opcodes/frv-desc.h	/^ , H_CPR_CPR8, H_CPR_CPR9, H_CPR_CPR10, H_CPR_CPR11$/;"	e	enum:cpr_names
H_CR_BBPC	opcodes/m32r-desc.h	/^ , H_CR_BPC = 6, H_CR_BBPSW = 8, H_CR_BBPC = 14, H_CR_EVB = 5$/;"	e	enum:cr_names
H_CR_BBPSW	opcodes/m32r-desc.h	/^ , H_CR_BPC = 6, H_CR_BBPSW = 8, H_CR_BBPC = 14, H_CR_EVB = 5$/;"	e	enum:cr_names
H_CR_BPC	opcodes/m32r-desc.h	/^ , H_CR_BPC = 6, H_CR_BBPSW = 8, H_CR_BBPC = 14, H_CR_EVB = 5$/;"	e	enum:cr_names
H_CR_CBR	opcodes/m32r-desc.h	/^  H_CR_PSW = 0, H_CR_CBR = 1, H_CR_SPI = 2, H_CR_SPU = 3$/;"	e	enum:cr_names
H_CR_CR0	opcodes/fr30-desc.h	/^  H_CR_CR0, H_CR_CR1, H_CR_CR2, H_CR_CR3$/;"	e	enum:cr_names
H_CR_CR0	opcodes/m32r-desc.h	/^ , H_CR_CR0 = 0, H_CR_CR1 = 1, H_CR_CR2 = 2, H_CR_CR3 = 3$/;"	e	enum:cr_names
H_CR_CR1	opcodes/fr30-desc.h	/^  H_CR_CR0, H_CR_CR1, H_CR_CR2, H_CR_CR3$/;"	e	enum:cr_names
H_CR_CR1	opcodes/m32r-desc.h	/^ , H_CR_CR0 = 0, H_CR_CR1 = 1, H_CR_CR2 = 2, H_CR_CR3 = 3$/;"	e	enum:cr_names
H_CR_CR10	opcodes/fr30-desc.h	/^ , H_CR_CR8, H_CR_CR9, H_CR_CR10, H_CR_CR11$/;"	e	enum:cr_names
H_CR_CR10	opcodes/m32r-desc.h	/^ , H_CR_CR8 = 8, H_CR_CR9 = 9, H_CR_CR10 = 10, H_CR_CR11 = 11$/;"	e	enum:cr_names
H_CR_CR11	opcodes/fr30-desc.h	/^ , H_CR_CR8, H_CR_CR9, H_CR_CR10, H_CR_CR11$/;"	e	enum:cr_names
H_CR_CR11	opcodes/m32r-desc.h	/^ , H_CR_CR8 = 8, H_CR_CR9 = 9, H_CR_CR10 = 10, H_CR_CR11 = 11$/;"	e	enum:cr_names
H_CR_CR12	opcodes/fr30-desc.h	/^ , H_CR_CR12, H_CR_CR13, H_CR_CR14, H_CR_CR15$/;"	e	enum:cr_names
H_CR_CR12	opcodes/m32r-desc.h	/^ , H_CR_CR12 = 12, H_CR_CR13 = 13, H_CR_CR14 = 14, H_CR_CR15 = 15$/;"	e	enum:cr_names
H_CR_CR13	opcodes/fr30-desc.h	/^ , H_CR_CR12, H_CR_CR13, H_CR_CR14, H_CR_CR15$/;"	e	enum:cr_names
H_CR_CR13	opcodes/m32r-desc.h	/^ , H_CR_CR12 = 12, H_CR_CR13 = 13, H_CR_CR14 = 14, H_CR_CR15 = 15$/;"	e	enum:cr_names
H_CR_CR14	opcodes/fr30-desc.h	/^ , H_CR_CR12, H_CR_CR13, H_CR_CR14, H_CR_CR15$/;"	e	enum:cr_names
H_CR_CR14	opcodes/m32r-desc.h	/^ , H_CR_CR12 = 12, H_CR_CR13 = 13, H_CR_CR14 = 14, H_CR_CR15 = 15$/;"	e	enum:cr_names
H_CR_CR15	opcodes/fr30-desc.h	/^ , H_CR_CR12, H_CR_CR13, H_CR_CR14, H_CR_CR15$/;"	e	enum:cr_names
H_CR_CR15	opcodes/m32r-desc.h	/^ , H_CR_CR12 = 12, H_CR_CR13 = 13, H_CR_CR14 = 14, H_CR_CR15 = 15$/;"	e	enum:cr_names
H_CR_CR2	opcodes/fr30-desc.h	/^  H_CR_CR0, H_CR_CR1, H_CR_CR2, H_CR_CR3$/;"	e	enum:cr_names
H_CR_CR2	opcodes/m32r-desc.h	/^ , H_CR_CR0 = 0, H_CR_CR1 = 1, H_CR_CR2 = 2, H_CR_CR3 = 3$/;"	e	enum:cr_names
H_CR_CR3	opcodes/fr30-desc.h	/^  H_CR_CR0, H_CR_CR1, H_CR_CR2, H_CR_CR3$/;"	e	enum:cr_names
H_CR_CR3	opcodes/m32r-desc.h	/^ , H_CR_CR0 = 0, H_CR_CR1 = 1, H_CR_CR2 = 2, H_CR_CR3 = 3$/;"	e	enum:cr_names
H_CR_CR4	opcodes/fr30-desc.h	/^ , H_CR_CR4, H_CR_CR5, H_CR_CR6, H_CR_CR7$/;"	e	enum:cr_names
H_CR_CR4	opcodes/m32r-desc.h	/^ , H_CR_CR4 = 4, H_CR_CR5 = 5, H_CR_CR6 = 6, H_CR_CR7 = 7$/;"	e	enum:cr_names
H_CR_CR5	opcodes/fr30-desc.h	/^ , H_CR_CR4, H_CR_CR5, H_CR_CR6, H_CR_CR7$/;"	e	enum:cr_names
H_CR_CR5	opcodes/m32r-desc.h	/^ , H_CR_CR4 = 4, H_CR_CR5 = 5, H_CR_CR6 = 6, H_CR_CR7 = 7$/;"	e	enum:cr_names
H_CR_CR6	opcodes/fr30-desc.h	/^ , H_CR_CR4, H_CR_CR5, H_CR_CR6, H_CR_CR7$/;"	e	enum:cr_names
H_CR_CR6	opcodes/m32r-desc.h	/^ , H_CR_CR4 = 4, H_CR_CR5 = 5, H_CR_CR6 = 6, H_CR_CR7 = 7$/;"	e	enum:cr_names
H_CR_CR7	opcodes/fr30-desc.h	/^ , H_CR_CR4, H_CR_CR5, H_CR_CR6, H_CR_CR7$/;"	e	enum:cr_names
H_CR_CR7	opcodes/m32r-desc.h	/^ , H_CR_CR4 = 4, H_CR_CR5 = 5, H_CR_CR6 = 6, H_CR_CR7 = 7$/;"	e	enum:cr_names
H_CR_CR8	opcodes/fr30-desc.h	/^ , H_CR_CR8, H_CR_CR9, H_CR_CR10, H_CR_CR11$/;"	e	enum:cr_names
H_CR_CR8	opcodes/m32r-desc.h	/^ , H_CR_CR8 = 8, H_CR_CR9 = 9, H_CR_CR10 = 10, H_CR_CR11 = 11$/;"	e	enum:cr_names
H_CR_CR9	opcodes/fr30-desc.h	/^ , H_CR_CR8, H_CR_CR9, H_CR_CR10, H_CR_CR11$/;"	e	enum:cr_names
H_CR_CR9	opcodes/m32r-desc.h	/^ , H_CR_CR8 = 8, H_CR_CR9 = 9, H_CR_CR10 = 10, H_CR_CR11 = 11$/;"	e	enum:cr_names
H_CR_EVB	opcodes/m32r-desc.h	/^ , H_CR_BPC = 6, H_CR_BBPSW = 8, H_CR_BBPC = 14, H_CR_EVB = 5$/;"	e	enum:cr_names
H_CR_PSW	opcodes/m32r-desc.h	/^  H_CR_PSW = 0, H_CR_CBR = 1, H_CR_SPI = 2, H_CR_SPU = 3$/;"	e	enum:cr_names
H_CR_SPI	opcodes/m32r-desc.h	/^  H_CR_PSW = 0, H_CR_CBR = 1, H_CR_SPI = 2, H_CR_SPU = 3$/;"	e	enum:cr_names
H_CR_SPU	opcodes/m32r-desc.h	/^  H_CR_PSW = 0, H_CR_CBR = 1, H_CR_SPI = 2, H_CR_SPU = 3$/;"	e	enum:cr_names
H_DRC_DR0	sim/sh64/sh-desc.h	/^  H_DRC_DR0 = 0, H_DRC_DR2 = 2, H_DRC_DR4 = 4, H_DRC_DR6 = 6$/;"	e	enum:drc_names
H_DRC_DR10	sim/sh64/sh-desc.h	/^ , H_DRC_DR8 = 8, H_DRC_DR10 = 10, H_DRC_DR12 = 12, H_DRC_DR14 = 14$/;"	e	enum:drc_names
H_DRC_DR12	sim/sh64/sh-desc.h	/^ , H_DRC_DR8 = 8, H_DRC_DR10 = 10, H_DRC_DR12 = 12, H_DRC_DR14 = 14$/;"	e	enum:drc_names
H_DRC_DR14	sim/sh64/sh-desc.h	/^ , H_DRC_DR8 = 8, H_DRC_DR10 = 10, H_DRC_DR12 = 12, H_DRC_DR14 = 14$/;"	e	enum:drc_names
H_DRC_DR2	sim/sh64/sh-desc.h	/^  H_DRC_DR0 = 0, H_DRC_DR2 = 2, H_DRC_DR4 = 4, H_DRC_DR6 = 6$/;"	e	enum:drc_names
H_DRC_DR4	sim/sh64/sh-desc.h	/^  H_DRC_DR0 = 0, H_DRC_DR2 = 2, H_DRC_DR4 = 4, H_DRC_DR6 = 6$/;"	e	enum:drc_names
H_DRC_DR6	sim/sh64/sh-desc.h	/^  H_DRC_DR0 = 0, H_DRC_DR2 = 2, H_DRC_DR4 = 4, H_DRC_DR6 = 6$/;"	e	enum:drc_names
H_DRC_DR8	sim/sh64/sh-desc.h	/^ , H_DRC_DR8 = 8, H_DRC_DR10 = 10, H_DRC_DR12 = 12, H_DRC_DR14 = 14$/;"	e	enum:drc_names
H_DR_MDH	opcodes/fr30-desc.h	/^ , H_DR_MDH, H_DR_MDL$/;"	e	enum:dr_names
H_DR_MDL	opcodes/fr30-desc.h	/^ , H_DR_MDH, H_DR_MDL$/;"	e	enum:dr_names
H_DR_RP	opcodes/fr30-desc.h	/^  H_DR_TBR, H_DR_RP, H_DR_SSP, H_DR_USP$/;"	e	enum:dr_names
H_DR_SSP	opcodes/fr30-desc.h	/^  H_DR_TBR, H_DR_RP, H_DR_SSP, H_DR_USP$/;"	e	enum:dr_names
H_DR_TBR	opcodes/fr30-desc.h	/^  H_DR_TBR, H_DR_RP, H_DR_SSP, H_DR_USP$/;"	e	enum:dr_names
H_DR_USP	opcodes/fr30-desc.h	/^  H_DR_TBR, H_DR_RP, H_DR_SSP, H_DR_USP$/;"	e	enum:dr_names
H_ECC_CC_C	opcodes/xc16x-desc.h	/^ , H_ECC_CC_C = 16, H_ECC_CC_NC = 18, H_ECC_CC_SGT = 20, H_ECC_CC_SLE = 22$/;"	e	enum:extconditioncode_names
H_ECC_CC_EQ	opcodes/xc16x-desc.h	/^  H_ECC_CC_UC = 0, H_ECC_CC_NET = 2, H_ECC_CC_Z = 4, H_ECC_CC_EQ = 4$/;"	e	enum:extconditioncode_names
H_ECC_CC_N	opcodes/xc16x-desc.h	/^ , H_ECC_CC_N = 12, H_ECC_CC_NN = 14, H_ECC_CC_ULT = 16, H_ECC_CC_UGE = 18$/;"	e	enum:extconditioncode_names
H_ECC_CC_NC	opcodes/xc16x-desc.h	/^ , H_ECC_CC_C = 16, H_ECC_CC_NC = 18, H_ECC_CC_SGT = 20, H_ECC_CC_SLE = 22$/;"	e	enum:extconditioncode_names
H_ECC_CC_NE	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NZ = 6, H_ECC_CC_NE = 6, H_ECC_CC_V = 8, H_ECC_CC_NV = 10$/;"	e	enum:extconditioncode_names
H_ECC_CC_NET	opcodes/xc16x-desc.h	/^  H_ECC_CC_UC = 0, H_ECC_CC_NET = 2, H_ECC_CC_Z = 4, H_ECC_CC_EQ = 4$/;"	e	enum:extconditioncode_names
H_ECC_CC_NN	opcodes/xc16x-desc.h	/^ , H_ECC_CC_N = 12, H_ECC_CC_NN = 14, H_ECC_CC_ULT = 16, H_ECC_CC_UGE = 18$/;"	e	enum:extconditioncode_names
H_ECC_CC_NUSR0	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NUSR0 = 1, H_ECC_CC_NUSR1 = 3, H_ECC_CC_USR0 = 5, H_ECC_CC_USR1 = 7$/;"	e	enum:extconditioncode_names
H_ECC_CC_NUSR1	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NUSR0 = 1, H_ECC_CC_NUSR1 = 3, H_ECC_CC_USR0 = 5, H_ECC_CC_USR1 = 7$/;"	e	enum:extconditioncode_names
H_ECC_CC_NV	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NZ = 6, H_ECC_CC_NE = 6, H_ECC_CC_V = 8, H_ECC_CC_NV = 10$/;"	e	enum:extconditioncode_names
H_ECC_CC_NZ	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NZ = 6, H_ECC_CC_NE = 6, H_ECC_CC_V = 8, H_ECC_CC_NV = 10$/;"	e	enum:extconditioncode_names
H_ECC_CC_SGE	opcodes/xc16x-desc.h	/^ , H_ECC_CC_SLT = 24, H_ECC_CC_SGE = 26, H_ECC_CC_UGT = 28, H_ECC_CC_ULE = 30$/;"	e	enum:extconditioncode_names
H_ECC_CC_SGT	opcodes/xc16x-desc.h	/^ , H_ECC_CC_C = 16, H_ECC_CC_NC = 18, H_ECC_CC_SGT = 20, H_ECC_CC_SLE = 22$/;"	e	enum:extconditioncode_names
H_ECC_CC_SLE	opcodes/xc16x-desc.h	/^ , H_ECC_CC_C = 16, H_ECC_CC_NC = 18, H_ECC_CC_SGT = 20, H_ECC_CC_SLE = 22$/;"	e	enum:extconditioncode_names
H_ECC_CC_SLT	opcodes/xc16x-desc.h	/^ , H_ECC_CC_SLT = 24, H_ECC_CC_SGE = 26, H_ECC_CC_UGT = 28, H_ECC_CC_ULE = 30$/;"	e	enum:extconditioncode_names
H_ECC_CC_UC	opcodes/xc16x-desc.h	/^  H_ECC_CC_UC = 0, H_ECC_CC_NET = 2, H_ECC_CC_Z = 4, H_ECC_CC_EQ = 4$/;"	e	enum:extconditioncode_names
H_ECC_CC_UGE	opcodes/xc16x-desc.h	/^ , H_ECC_CC_N = 12, H_ECC_CC_NN = 14, H_ECC_CC_ULT = 16, H_ECC_CC_UGE = 18$/;"	e	enum:extconditioncode_names
H_ECC_CC_UGT	opcodes/xc16x-desc.h	/^ , H_ECC_CC_SLT = 24, H_ECC_CC_SGE = 26, H_ECC_CC_UGT = 28, H_ECC_CC_ULE = 30$/;"	e	enum:extconditioncode_names
H_ECC_CC_ULE	opcodes/xc16x-desc.h	/^ , H_ECC_CC_SLT = 24, H_ECC_CC_SGE = 26, H_ECC_CC_UGT = 28, H_ECC_CC_ULE = 30$/;"	e	enum:extconditioncode_names
H_ECC_CC_ULT	opcodes/xc16x-desc.h	/^ , H_ECC_CC_N = 12, H_ECC_CC_NN = 14, H_ECC_CC_ULT = 16, H_ECC_CC_UGE = 18$/;"	e	enum:extconditioncode_names
H_ECC_CC_USR0	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NUSR0 = 1, H_ECC_CC_NUSR1 = 3, H_ECC_CC_USR0 = 5, H_ECC_CC_USR1 = 7$/;"	e	enum:extconditioncode_names
H_ECC_CC_USR1	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NUSR0 = 1, H_ECC_CC_NUSR1 = 3, H_ECC_CC_USR0 = 5, H_ECC_CC_USR1 = 7$/;"	e	enum:extconditioncode_names
H_ECC_CC_V	opcodes/xc16x-desc.h	/^ , H_ECC_CC_NZ = 6, H_ECC_CC_NE = 6, H_ECC_CC_V = 8, H_ECC_CC_NV = 10$/;"	e	enum:extconditioncode_names
H_ECC_CC_Z	opcodes/xc16x-desc.h	/^  H_ECC_CC_UC = 0, H_ECC_CC_NET = 2, H_ECC_CC_Z = 4, H_ECC_CC_EQ = 4$/;"	e	enum:extconditioncode_names
H_EXT_0X1	opcodes/xc16x-desc.h	/^  H_EXT_0X1 = 0, H_EXT_0X2 = 1, H_EXT_0X3 = 2, H_EXT_0X4 = 3$/;"	e	enum:ext_names
H_EXT_0X2	opcodes/xc16x-desc.h	/^  H_EXT_0X1 = 0, H_EXT_0X2 = 1, H_EXT_0X3 = 2, H_EXT_0X4 = 3$/;"	e	enum:ext_names
H_EXT_0X3	opcodes/xc16x-desc.h	/^  H_EXT_0X1 = 0, H_EXT_0X2 = 1, H_EXT_0X3 = 2, H_EXT_0X4 = 3$/;"	e	enum:ext_names
H_EXT_0X4	opcodes/xc16x-desc.h	/^  H_EXT_0X1 = 0, H_EXT_0X2 = 1, H_EXT_0X3 = 2, H_EXT_0X4 = 3$/;"	e	enum:ext_names
H_EXT_1	opcodes/xc16x-desc.h	/^ , H_EXT_1 = 0, H_EXT_2 = 1, H_EXT_3 = 2, H_EXT_4 = 3$/;"	e	enum:ext_names
H_EXT_2	opcodes/xc16x-desc.h	/^ , H_EXT_1 = 0, H_EXT_2 = 1, H_EXT_3 = 2, H_EXT_4 = 3$/;"	e	enum:ext_names
H_EXT_3	opcodes/xc16x-desc.h	/^ , H_EXT_1 = 0, H_EXT_2 = 1, H_EXT_3 = 2, H_EXT_4 = 3$/;"	e	enum:ext_names
H_EXT_4	opcodes/xc16x-desc.h	/^ , H_EXT_1 = 0, H_EXT_2 = 1, H_EXT_3 = 2, H_EXT_4 = 3$/;"	e	enum:ext_names
H_FCCR_FCC0	opcodes/frv-desc.h	/^  H_FCCR_FCC0, H_FCCR_FCC1, H_FCCR_FCC2, H_FCCR_FCC3$/;"	e	enum:fccr_names
H_FCCR_FCC1	opcodes/frv-desc.h	/^  H_FCCR_FCC0, H_FCCR_FCC1, H_FCCR_FCC2, H_FCCR_FCC3$/;"	e	enum:fccr_names
H_FCCR_FCC2	opcodes/frv-desc.h	/^  H_FCCR_FCC0, H_FCCR_FCC1, H_FCCR_FCC2, H_FCCR_FCC3$/;"	e	enum:fccr_names
H_FCCR_FCC3	opcodes/frv-desc.h	/^  H_FCCR_FCC0, H_FCCR_FCC1, H_FCCR_FCC2, H_FCCR_FCC3$/;"	e	enum:fccr_names
H_FRC_FR0	sim/sh64/sh-desc.h	/^  H_FRC_FR0, H_FRC_FR1, H_FRC_FR2, H_FRC_FR3$/;"	e	enum:frc_names
H_FRC_FR1	sim/sh64/sh-desc.h	/^  H_FRC_FR0, H_FRC_FR1, H_FRC_FR2, H_FRC_FR3$/;"	e	enum:frc_names
H_FRC_FR10	sim/sh64/sh-desc.h	/^ , H_FRC_FR8, H_FRC_FR9, H_FRC_FR10, H_FRC_FR11$/;"	e	enum:frc_names
H_FRC_FR11	sim/sh64/sh-desc.h	/^ , H_FRC_FR8, H_FRC_FR9, H_FRC_FR10, H_FRC_FR11$/;"	e	enum:frc_names
H_FRC_FR12	sim/sh64/sh-desc.h	/^ , H_FRC_FR12, H_FRC_FR13, H_FRC_FR14, H_FRC_FR15$/;"	e	enum:frc_names
H_FRC_FR13	sim/sh64/sh-desc.h	/^ , H_FRC_FR12, H_FRC_FR13, H_FRC_FR14, H_FRC_FR15$/;"	e	enum:frc_names
H_FRC_FR14	sim/sh64/sh-desc.h	/^ , H_FRC_FR12, H_FRC_FR13, H_FRC_FR14, H_FRC_FR15$/;"	e	enum:frc_names
H_FRC_FR15	sim/sh64/sh-desc.h	/^ , H_FRC_FR12, H_FRC_FR13, H_FRC_FR14, H_FRC_FR15$/;"	e	enum:frc_names
H_FRC_FR2	sim/sh64/sh-desc.h	/^  H_FRC_FR0, H_FRC_FR1, H_FRC_FR2, H_FRC_FR3$/;"	e	enum:frc_names
H_FRC_FR3	sim/sh64/sh-desc.h	/^  H_FRC_FR0, H_FRC_FR1, H_FRC_FR2, H_FRC_FR3$/;"	e	enum:frc_names
H_FRC_FR4	sim/sh64/sh-desc.h	/^ , H_FRC_FR4, H_FRC_FR5, H_FRC_FR6, H_FRC_FR7$/;"	e	enum:frc_names
H_FRC_FR5	sim/sh64/sh-desc.h	/^ , H_FRC_FR4, H_FRC_FR5, H_FRC_FR6, H_FRC_FR7$/;"	e	enum:frc_names
H_FRC_FR6	sim/sh64/sh-desc.h	/^ , H_FRC_FR4, H_FRC_FR5, H_FRC_FR6, H_FRC_FR7$/;"	e	enum:frc_names
H_FRC_FR7	sim/sh64/sh-desc.h	/^ , H_FRC_FR4, H_FRC_FR5, H_FRC_FR6, H_FRC_FR7$/;"	e	enum:frc_names
H_FRC_FR8	sim/sh64/sh-desc.h	/^ , H_FRC_FR8, H_FRC_FR9, H_FRC_FR10, H_FRC_FR11$/;"	e	enum:frc_names
H_FRC_FR9	sim/sh64/sh-desc.h	/^ , H_FRC_FR8, H_FRC_FR9, H_FRC_FR10, H_FRC_FR11$/;"	e	enum:frc_names
H_FR_FR0	opcodes/frv-desc.h	/^  H_FR_FR0, H_FR_FR1, H_FR_FR2, H_FR_FR3$/;"	e	enum:fr_names
H_FR_FR1	opcodes/frv-desc.h	/^  H_FR_FR0, H_FR_FR1, H_FR_FR2, H_FR_FR3$/;"	e	enum:fr_names
H_FR_FR10	opcodes/frv-desc.h	/^ , H_FR_FR8, H_FR_FR9, H_FR_FR10, H_FR_FR11$/;"	e	enum:fr_names
H_FR_FR11	opcodes/frv-desc.h	/^ , H_FR_FR8, H_FR_FR9, H_FR_FR10, H_FR_FR11$/;"	e	enum:fr_names
H_FR_FR12	opcodes/frv-desc.h	/^ , H_FR_FR12, H_FR_FR13, H_FR_FR14, H_FR_FR15$/;"	e	enum:fr_names
H_FR_FR13	opcodes/frv-desc.h	/^ , H_FR_FR12, H_FR_FR13, H_FR_FR14, H_FR_FR15$/;"	e	enum:fr_names
H_FR_FR14	opcodes/frv-desc.h	/^ , H_FR_FR12, H_FR_FR13, H_FR_FR14, H_FR_FR15$/;"	e	enum:fr_names
H_FR_FR15	opcodes/frv-desc.h	/^ , H_FR_FR12, H_FR_FR13, H_FR_FR14, H_FR_FR15$/;"	e	enum:fr_names
H_FR_FR16	opcodes/frv-desc.h	/^ , H_FR_FR16, H_FR_FR17, H_FR_FR18, H_FR_FR19$/;"	e	enum:fr_names
H_FR_FR17	opcodes/frv-desc.h	/^ , H_FR_FR16, H_FR_FR17, H_FR_FR18, H_FR_FR19$/;"	e	enum:fr_names
H_FR_FR18	opcodes/frv-desc.h	/^ , H_FR_FR16, H_FR_FR17, H_FR_FR18, H_FR_FR19$/;"	e	enum:fr_names
H_FR_FR19	opcodes/frv-desc.h	/^ , H_FR_FR16, H_FR_FR17, H_FR_FR18, H_FR_FR19$/;"	e	enum:fr_names
H_FR_FR2	opcodes/frv-desc.h	/^  H_FR_FR0, H_FR_FR1, H_FR_FR2, H_FR_FR3$/;"	e	enum:fr_names
H_FR_FR20	opcodes/frv-desc.h	/^ , H_FR_FR20, H_FR_FR21, H_FR_FR22, H_FR_FR23$/;"	e	enum:fr_names
H_FR_FR21	opcodes/frv-desc.h	/^ , H_FR_FR20, H_FR_FR21, H_FR_FR22, H_FR_FR23$/;"	e	enum:fr_names
H_FR_FR22	opcodes/frv-desc.h	/^ , H_FR_FR20, H_FR_FR21, H_FR_FR22, H_FR_FR23$/;"	e	enum:fr_names
H_FR_FR23	opcodes/frv-desc.h	/^ , H_FR_FR20, H_FR_FR21, H_FR_FR22, H_FR_FR23$/;"	e	enum:fr_names
H_FR_FR24	opcodes/frv-desc.h	/^ , H_FR_FR24, H_FR_FR25, H_FR_FR26, H_FR_FR27$/;"	e	enum:fr_names
H_FR_FR25	opcodes/frv-desc.h	/^ , H_FR_FR24, H_FR_FR25, H_FR_FR26, H_FR_FR27$/;"	e	enum:fr_names
H_FR_FR26	opcodes/frv-desc.h	/^ , H_FR_FR24, H_FR_FR25, H_FR_FR26, H_FR_FR27$/;"	e	enum:fr_names
H_FR_FR27	opcodes/frv-desc.h	/^ , H_FR_FR24, H_FR_FR25, H_FR_FR26, H_FR_FR27$/;"	e	enum:fr_names
H_FR_FR28	opcodes/frv-desc.h	/^ , H_FR_FR28, H_FR_FR29, H_FR_FR30, H_FR_FR31$/;"	e	enum:fr_names
H_FR_FR29	opcodes/frv-desc.h	/^ , H_FR_FR28, H_FR_FR29, H_FR_FR30, H_FR_FR31$/;"	e	enum:fr_names
H_FR_FR3	opcodes/frv-desc.h	/^  H_FR_FR0, H_FR_FR1, H_FR_FR2, H_FR_FR3$/;"	e	enum:fr_names
H_FR_FR30	opcodes/frv-desc.h	/^ , H_FR_FR28, H_FR_FR29, H_FR_FR30, H_FR_FR31$/;"	e	enum:fr_names
H_FR_FR31	opcodes/frv-desc.h	/^ , H_FR_FR28, H_FR_FR29, H_FR_FR30, H_FR_FR31$/;"	e	enum:fr_names
H_FR_FR32	opcodes/frv-desc.h	/^ , H_FR_FR32, H_FR_FR33, H_FR_FR34, H_FR_FR35$/;"	e	enum:fr_names
H_FR_FR33	opcodes/frv-desc.h	/^ , H_FR_FR32, H_FR_FR33, H_FR_FR34, H_FR_FR35$/;"	e	enum:fr_names
H_FR_FR34	opcodes/frv-desc.h	/^ , H_FR_FR32, H_FR_FR33, H_FR_FR34, H_FR_FR35$/;"	e	enum:fr_names
H_FR_FR35	opcodes/frv-desc.h	/^ , H_FR_FR32, H_FR_FR33, H_FR_FR34, H_FR_FR35$/;"	e	enum:fr_names
H_FR_FR36	opcodes/frv-desc.h	/^ , H_FR_FR36, H_FR_FR37, H_FR_FR38, H_FR_FR39$/;"	e	enum:fr_names
H_FR_FR37	opcodes/frv-desc.h	/^ , H_FR_FR36, H_FR_FR37, H_FR_FR38, H_FR_FR39$/;"	e	enum:fr_names
H_FR_FR38	opcodes/frv-desc.h	/^ , H_FR_FR36, H_FR_FR37, H_FR_FR38, H_FR_FR39$/;"	e	enum:fr_names
H_FR_FR39	opcodes/frv-desc.h	/^ , H_FR_FR36, H_FR_FR37, H_FR_FR38, H_FR_FR39$/;"	e	enum:fr_names
H_FR_FR4	opcodes/frv-desc.h	/^ , H_FR_FR4, H_FR_FR5, H_FR_FR6, H_FR_FR7$/;"	e	enum:fr_names
H_FR_FR40	opcodes/frv-desc.h	/^ , H_FR_FR40, H_FR_FR41, H_FR_FR42, H_FR_FR43$/;"	e	enum:fr_names
H_FR_FR41	opcodes/frv-desc.h	/^ , H_FR_FR40, H_FR_FR41, H_FR_FR42, H_FR_FR43$/;"	e	enum:fr_names
H_FR_FR42	opcodes/frv-desc.h	/^ , H_FR_FR40, H_FR_FR41, H_FR_FR42, H_FR_FR43$/;"	e	enum:fr_names
H_FR_FR43	opcodes/frv-desc.h	/^ , H_FR_FR40, H_FR_FR41, H_FR_FR42, H_FR_FR43$/;"	e	enum:fr_names
H_FR_FR44	opcodes/frv-desc.h	/^ , H_FR_FR44, H_FR_FR45, H_FR_FR46, H_FR_FR47$/;"	e	enum:fr_names
H_FR_FR45	opcodes/frv-desc.h	/^ , H_FR_FR44, H_FR_FR45, H_FR_FR46, H_FR_FR47$/;"	e	enum:fr_names
H_FR_FR46	opcodes/frv-desc.h	/^ , H_FR_FR44, H_FR_FR45, H_FR_FR46, H_FR_FR47$/;"	e	enum:fr_names
H_FR_FR47	opcodes/frv-desc.h	/^ , H_FR_FR44, H_FR_FR45, H_FR_FR46, H_FR_FR47$/;"	e	enum:fr_names
H_FR_FR48	opcodes/frv-desc.h	/^ , H_FR_FR48, H_FR_FR49, H_FR_FR50, H_FR_FR51$/;"	e	enum:fr_names
H_FR_FR49	opcodes/frv-desc.h	/^ , H_FR_FR48, H_FR_FR49, H_FR_FR50, H_FR_FR51$/;"	e	enum:fr_names
H_FR_FR5	opcodes/frv-desc.h	/^ , H_FR_FR4, H_FR_FR5, H_FR_FR6, H_FR_FR7$/;"	e	enum:fr_names
H_FR_FR50	opcodes/frv-desc.h	/^ , H_FR_FR48, H_FR_FR49, H_FR_FR50, H_FR_FR51$/;"	e	enum:fr_names
H_FR_FR51	opcodes/frv-desc.h	/^ , H_FR_FR48, H_FR_FR49, H_FR_FR50, H_FR_FR51$/;"	e	enum:fr_names
H_FR_FR52	opcodes/frv-desc.h	/^ , H_FR_FR52, H_FR_FR53, H_FR_FR54, H_FR_FR55$/;"	e	enum:fr_names
H_FR_FR53	opcodes/frv-desc.h	/^ , H_FR_FR52, H_FR_FR53, H_FR_FR54, H_FR_FR55$/;"	e	enum:fr_names
H_FR_FR54	opcodes/frv-desc.h	/^ , H_FR_FR52, H_FR_FR53, H_FR_FR54, H_FR_FR55$/;"	e	enum:fr_names
H_FR_FR55	opcodes/frv-desc.h	/^ , H_FR_FR52, H_FR_FR53, H_FR_FR54, H_FR_FR55$/;"	e	enum:fr_names
H_FR_FR56	opcodes/frv-desc.h	/^ , H_FR_FR56, H_FR_FR57, H_FR_FR58, H_FR_FR59$/;"	e	enum:fr_names
H_FR_FR57	opcodes/frv-desc.h	/^ , H_FR_FR56, H_FR_FR57, H_FR_FR58, H_FR_FR59$/;"	e	enum:fr_names
H_FR_FR58	opcodes/frv-desc.h	/^ , H_FR_FR56, H_FR_FR57, H_FR_FR58, H_FR_FR59$/;"	e	enum:fr_names
H_FR_FR59	opcodes/frv-desc.h	/^ , H_FR_FR56, H_FR_FR57, H_FR_FR58, H_FR_FR59$/;"	e	enum:fr_names
H_FR_FR6	opcodes/frv-desc.h	/^ , H_FR_FR4, H_FR_FR5, H_FR_FR6, H_FR_FR7$/;"	e	enum:fr_names
H_FR_FR60	opcodes/frv-desc.h	/^ , H_FR_FR60, H_FR_FR61, H_FR_FR62, H_FR_FR63$/;"	e	enum:fr_names
H_FR_FR61	opcodes/frv-desc.h	/^ , H_FR_FR60, H_FR_FR61, H_FR_FR62, H_FR_FR63$/;"	e	enum:fr_names
H_FR_FR62	opcodes/frv-desc.h	/^ , H_FR_FR60, H_FR_FR61, H_FR_FR62, H_FR_FR63$/;"	e	enum:fr_names
H_FR_FR63	opcodes/frv-desc.h	/^ , H_FR_FR60, H_FR_FR61, H_FR_FR62, H_FR_FR63$/;"	e	enum:fr_names
H_FR_FR7	opcodes/frv-desc.h	/^ , H_FR_FR4, H_FR_FR5, H_FR_FR6, H_FR_FR7$/;"	e	enum:fr_names
H_FR_FR8	opcodes/frv-desc.h	/^ , H_FR_FR8, H_FR_FR9, H_FR_FR10, H_FR_FR11$/;"	e	enum:fr_names
H_FR_FR9	opcodes/frv-desc.h	/^ , H_FR_FR8, H_FR_FR9, H_FR_FR10, H_FR_FR11$/;"	e	enum:fr_names
H_GET_16	bfd/bfd-in2.h	1246;"	d
H_GET_16	bfd/libaout.h	43;"	d
H_GET_32	bfd/bfd-in2.h	1245;"	d
H_GET_32	bfd/libaout.h	42;"	d
H_GET_64	bfd/bfd-in2.h	1244;"	d
H_GET_64	bfd/libaout.h	41;"	d
H_GET_8	bfd/bfd-in2.h	1247;"	d
H_GET_8	bfd/libaout.h	44;"	d
H_GET_S16	bfd/bfd-in2.h	1250;"	d
H_GET_S16	bfd/libaout.h	47;"	d
H_GET_S32	bfd/bfd-in2.h	1249;"	d
H_GET_S32	bfd/libaout.h	46;"	d
H_GET_S64	bfd/bfd-in2.h	1248;"	d
H_GET_S64	bfd/libaout.h	45;"	d
H_GET_S8	bfd/bfd-in2.h	1251;"	d
H_GET_S8	bfd/libaout.h	48;"	d
H_GET_SIGNED_WORD	bfd/elfcode.h	161;"	d
H_GET_SIGNED_WORD	bfd/elfcode.h	167;"	d
H_GET_WORD	bfd/elfcode.h	160;"	d
H_GET_WORD	bfd/elfcode.h	166;"	d
H_GRB8_CP	opcodes/xc16x-desc.h	/^ , H_GRB8_PSW = 136, H_GRB8_CP = 8, H_GRB8_MDL = 7, H_GRB8_MDH = 6$/;"	e	enum:grb8_names
H_GRB8_CPUCON1	opcodes/xc16x-desc.h	/^ , H_GRB8_STKOV = 10, H_GRB8_STKUN = 11, H_GRB8_CPUCON1 = 12, H_GRB8_CPUCON2 = 13$/;"	e	enum:grb8_names
H_GRB8_CPUCON2	opcodes/xc16x-desc.h	/^ , H_GRB8_STKOV = 10, H_GRB8_STKUN = 11, H_GRB8_CPUCON1 = 12, H_GRB8_CPUCON2 = 13$/;"	e	enum:grb8_names
H_GRB8_CSP	opcodes/xc16x-desc.h	/^ , H_GRB8_MDC = 135, H_GRB8_SP = 9, H_GRB8_CSP = 4, H_GRB8_VECSEG = 137$/;"	e	enum:grb8_names
H_GRB8_DPP0	opcodes/xc16x-desc.h	/^  H_GRB8_DPP0 = 0, H_GRB8_DPP1 = 1, H_GRB8_DPP2 = 2, H_GRB8_DPP3 = 3$/;"	e	enum:grb8_names
H_GRB8_DPP1	opcodes/xc16x-desc.h	/^  H_GRB8_DPP0 = 0, H_GRB8_DPP1 = 1, H_GRB8_DPP2 = 2, H_GRB8_DPP3 = 3$/;"	e	enum:grb8_names
H_GRB8_DPP2	opcodes/xc16x-desc.h	/^  H_GRB8_DPP0 = 0, H_GRB8_DPP1 = 1, H_GRB8_DPP2 = 2, H_GRB8_DPP3 = 3$/;"	e	enum:grb8_names
H_GRB8_DPP3	opcodes/xc16x-desc.h	/^  H_GRB8_DPP0 = 0, H_GRB8_DPP1 = 1, H_GRB8_DPP2 = 2, H_GRB8_DPP3 = 3$/;"	e	enum:grb8_names
H_GRB8_MDC	opcodes/xc16x-desc.h	/^ , H_GRB8_MDC = 135, H_GRB8_SP = 9, H_GRB8_CSP = 4, H_GRB8_VECSEG = 137$/;"	e	enum:grb8_names
H_GRB8_MDH	opcodes/xc16x-desc.h	/^ , H_GRB8_PSW = 136, H_GRB8_CP = 8, H_GRB8_MDL = 7, H_GRB8_MDH = 6$/;"	e	enum:grb8_names
H_GRB8_MDL	opcodes/xc16x-desc.h	/^ , H_GRB8_PSW = 136, H_GRB8_CP = 8, H_GRB8_MDL = 7, H_GRB8_MDH = 6$/;"	e	enum:grb8_names
H_GRB8_ONES	opcodes/xc16x-desc.h	/^ , H_GRB8_ZEROS = 142, H_GRB8_ONES = 143, H_GRB8_SPSEG = 134, H_GRB8_TFR = 214$/;"	e	enum:grb8_names
H_GRB8_PSW	opcodes/xc16x-desc.h	/^ , H_GRB8_PSW = 136, H_GRB8_CP = 8, H_GRB8_MDL = 7, H_GRB8_MDH = 6$/;"	e	enum:grb8_names
H_GRB8_RH0	opcodes/xc16x-desc.h	/^ , H_GRB8_RL0 = 240, H_GRB8_RH0 = 241, H_GRB8_RL1 = 242, H_GRB8_RH1 = 243$/;"	e	enum:grb8_names
H_GRB8_RH1	opcodes/xc16x-desc.h	/^ , H_GRB8_RL0 = 240, H_GRB8_RH0 = 241, H_GRB8_RL1 = 242, H_GRB8_RH1 = 243$/;"	e	enum:grb8_names
H_GRB8_RH2	opcodes/xc16x-desc.h	/^ , H_GRB8_RL2 = 244, H_GRB8_RH2 = 245, H_GRB8_RL3 = 246, H_GRB8_RH3 = 247$/;"	e	enum:grb8_names
H_GRB8_RH3	opcodes/xc16x-desc.h	/^ , H_GRB8_RL2 = 244, H_GRB8_RH2 = 245, H_GRB8_RL3 = 246, H_GRB8_RH3 = 247$/;"	e	enum:grb8_names
H_GRB8_RH4	opcodes/xc16x-desc.h	/^ , H_GRB8_RL4 = 248, H_GRB8_RH4 = 249, H_GRB8_RL5 = 250, H_GRB8_RH5 = 251$/;"	e	enum:grb8_names
H_GRB8_RH5	opcodes/xc16x-desc.h	/^ , H_GRB8_RL4 = 248, H_GRB8_RH4 = 249, H_GRB8_RL5 = 250, H_GRB8_RH5 = 251$/;"	e	enum:grb8_names
H_GRB8_RH6	opcodes/xc16x-desc.h	/^ , H_GRB8_RL6 = 252, H_GRB8_RH6 = 253, H_GRB8_RL7 = 254, H_GRB8_RH7 = 255$/;"	e	enum:grb8_names
H_GRB8_RH7	opcodes/xc16x-desc.h	/^ , H_GRB8_RL6 = 252, H_GRB8_RH6 = 253, H_GRB8_RL7 = 254, H_GRB8_RH7 = 255$/;"	e	enum:grb8_names
H_GRB8_RL0	opcodes/xc16x-desc.h	/^ , H_GRB8_RL0 = 240, H_GRB8_RH0 = 241, H_GRB8_RL1 = 242, H_GRB8_RH1 = 243$/;"	e	enum:grb8_names
H_GRB8_RL1	opcodes/xc16x-desc.h	/^ , H_GRB8_RL0 = 240, H_GRB8_RH0 = 241, H_GRB8_RL1 = 242, H_GRB8_RH1 = 243$/;"	e	enum:grb8_names
H_GRB8_RL2	opcodes/xc16x-desc.h	/^ , H_GRB8_RL2 = 244, H_GRB8_RH2 = 245, H_GRB8_RL3 = 246, H_GRB8_RH3 = 247$/;"	e	enum:grb8_names
H_GRB8_RL3	opcodes/xc16x-desc.h	/^ , H_GRB8_RL2 = 244, H_GRB8_RH2 = 245, H_GRB8_RL3 = 246, H_GRB8_RH3 = 247$/;"	e	enum:grb8_names
H_GRB8_RL4	opcodes/xc16x-desc.h	/^ , H_GRB8_RL4 = 248, H_GRB8_RH4 = 249, H_GRB8_RL5 = 250, H_GRB8_RH5 = 251$/;"	e	enum:grb8_names
H_GRB8_RL5	opcodes/xc16x-desc.h	/^ , H_GRB8_RL4 = 248, H_GRB8_RH4 = 249, H_GRB8_RL5 = 250, H_GRB8_RH5 = 251$/;"	e	enum:grb8_names
H_GRB8_RL6	opcodes/xc16x-desc.h	/^ , H_GRB8_RL6 = 252, H_GRB8_RH6 = 253, H_GRB8_RL7 = 254, H_GRB8_RH7 = 255$/;"	e	enum:grb8_names
H_GRB8_RL7	opcodes/xc16x-desc.h	/^ , H_GRB8_RL6 = 252, H_GRB8_RH6 = 253, H_GRB8_RL7 = 254, H_GRB8_RH7 = 255$/;"	e	enum:grb8_names
H_GRB8_SP	opcodes/xc16x-desc.h	/^ , H_GRB8_MDC = 135, H_GRB8_SP = 9, H_GRB8_CSP = 4, H_GRB8_VECSEG = 137$/;"	e	enum:grb8_names
H_GRB8_SPSEG	opcodes/xc16x-desc.h	/^ , H_GRB8_ZEROS = 142, H_GRB8_ONES = 143, H_GRB8_SPSEG = 134, H_GRB8_TFR = 214$/;"	e	enum:grb8_names
H_GRB8_STKOV	opcodes/xc16x-desc.h	/^ , H_GRB8_STKOV = 10, H_GRB8_STKUN = 11, H_GRB8_CPUCON1 = 12, H_GRB8_CPUCON2 = 13$/;"	e	enum:grb8_names
H_GRB8_STKUN	opcodes/xc16x-desc.h	/^ , H_GRB8_STKOV = 10, H_GRB8_STKUN = 11, H_GRB8_CPUCON1 = 12, H_GRB8_CPUCON2 = 13$/;"	e	enum:grb8_names
H_GRB8_TFR	opcodes/xc16x-desc.h	/^ , H_GRB8_ZEROS = 142, H_GRB8_ONES = 143, H_GRB8_SPSEG = 134, H_GRB8_TFR = 214$/;"	e	enum:grb8_names
H_GRB8_VECSEG	opcodes/xc16x-desc.h	/^ , H_GRB8_MDC = 135, H_GRB8_SP = 9, H_GRB8_CSP = 4, H_GRB8_VECSEG = 137$/;"	e	enum:grb8_names
H_GRB8_ZEROS	opcodes/xc16x-desc.h	/^ , H_GRB8_ZEROS = 142, H_GRB8_ONES = 143, H_GRB8_SPSEG = 134, H_GRB8_TFR = 214$/;"	e	enum:grb8_names
H_GRB_RH0	opcodes/xc16x-desc.h	/^  H_GRB_RL0, H_GRB_RH0, H_GRB_RL1, H_GRB_RH1$/;"	e	enum:grb_names
H_GRB_RH1	opcodes/xc16x-desc.h	/^  H_GRB_RL0, H_GRB_RH0, H_GRB_RL1, H_GRB_RH1$/;"	e	enum:grb_names
H_GRB_RH2	opcodes/xc16x-desc.h	/^ , H_GRB_RL2, H_GRB_RH2, H_GRB_RL3, H_GRB_RH3$/;"	e	enum:grb_names
H_GRB_RH3	opcodes/xc16x-desc.h	/^ , H_GRB_RL2, H_GRB_RH2, H_GRB_RL3, H_GRB_RH3$/;"	e	enum:grb_names
H_GRB_RH4	opcodes/xc16x-desc.h	/^ , H_GRB_RL4, H_GRB_RH4, H_GRB_RL5, H_GRB_RH5$/;"	e	enum:grb_names
H_GRB_RH5	opcodes/xc16x-desc.h	/^ , H_GRB_RL4, H_GRB_RH4, H_GRB_RL5, H_GRB_RH5$/;"	e	enum:grb_names
H_GRB_RH6	opcodes/xc16x-desc.h	/^ , H_GRB_RL6, H_GRB_RH6, H_GRB_RL7, H_GRB_RH7$/;"	e	enum:grb_names
H_GRB_RH7	opcodes/xc16x-desc.h	/^ , H_GRB_RL6, H_GRB_RH6, H_GRB_RL7, H_GRB_RH7$/;"	e	enum:grb_names
H_GRB_RL0	opcodes/xc16x-desc.h	/^  H_GRB_RL0, H_GRB_RH0, H_GRB_RL1, H_GRB_RH1$/;"	e	enum:grb_names
H_GRB_RL1	opcodes/xc16x-desc.h	/^  H_GRB_RL0, H_GRB_RH0, H_GRB_RL1, H_GRB_RH1$/;"	e	enum:grb_names
H_GRB_RL2	opcodes/xc16x-desc.h	/^ , H_GRB_RL2, H_GRB_RH2, H_GRB_RL3, H_GRB_RH3$/;"	e	enum:grb_names
H_GRB_RL3	opcodes/xc16x-desc.h	/^ , H_GRB_RL2, H_GRB_RH2, H_GRB_RL3, H_GRB_RH3$/;"	e	enum:grb_names
H_GRB_RL4	opcodes/xc16x-desc.h	/^ , H_GRB_RL4, H_GRB_RH4, H_GRB_RL5, H_GRB_RH5$/;"	e	enum:grb_names
H_GRB_RL5	opcodes/xc16x-desc.h	/^ , H_GRB_RL4, H_GRB_RH4, H_GRB_RL5, H_GRB_RH5$/;"	e	enum:grb_names
H_GRB_RL6	opcodes/xc16x-desc.h	/^ , H_GRB_RL6, H_GRB_RH6, H_GRB_RL7, H_GRB_RH7$/;"	e	enum:grb_names
H_GRB_RL7	opcodes/xc16x-desc.h	/^ , H_GRB_RL6, H_GRB_RH6, H_GRB_RL7, H_GRB_RH7$/;"	e	enum:grb_names
H_GR_AC	opcodes/fr30-desc.h	/^ , H_GR_AC = 13, H_GR_FP = 14, H_GR_SP = 15$/;"	e	enum:gr_names
H_GR_ACR	sim/cris/cris-desc.h	/^  H_GR_ACR = 15, H_GR_SP = 14, H_GR_R0 = 0, H_GR_R1 = 1$/;"	e	enum:gr_names_acr
H_GR_FP	opcodes/fr30-desc.h	/^ , H_GR_AC = 13, H_GR_FP = 14, H_GR_SP = 15$/;"	e	enum:gr_names
H_GR_FP	opcodes/frv-desc.h	/^  H_GR_SP = 1, H_GR_FP = 2, H_GR_GR0 = 0, H_GR_GR1 = 1$/;"	e	enum:gr_names
H_GR_FP	opcodes/m32r-desc.h	/^  H_GR_FP = 13, H_GR_LR = 14, H_GR_SP = 15, H_GR_R0 = 0$/;"	e	enum:gr_names
H_GR_GR0	opcodes/frv-desc.h	/^  H_GR_SP = 1, H_GR_FP = 2, H_GR_GR0 = 0, H_GR_GR1 = 1$/;"	e	enum:gr_names
H_GR_GR1	opcodes/frv-desc.h	/^  H_GR_SP = 1, H_GR_FP = 2, H_GR_GR0 = 0, H_GR_GR1 = 1$/;"	e	enum:gr_names
H_GR_GR10	opcodes/frv-desc.h	/^ , H_GR_GR10 = 10, H_GR_GR11 = 11, H_GR_GR12 = 12, H_GR_GR13 = 13$/;"	e	enum:gr_names
H_GR_GR11	opcodes/frv-desc.h	/^ , H_GR_GR10 = 10, H_GR_GR11 = 11, H_GR_GR12 = 12, H_GR_GR13 = 13$/;"	e	enum:gr_names
H_GR_GR12	opcodes/frv-desc.h	/^ , H_GR_GR10 = 10, H_GR_GR11 = 11, H_GR_GR12 = 12, H_GR_GR13 = 13$/;"	e	enum:gr_names
H_GR_GR13	opcodes/frv-desc.h	/^ , H_GR_GR10 = 10, H_GR_GR11 = 11, H_GR_GR12 = 12, H_GR_GR13 = 13$/;"	e	enum:gr_names
H_GR_GR14	opcodes/frv-desc.h	/^ , H_GR_GR14 = 14, H_GR_GR15 = 15, H_GR_GR16 = 16, H_GR_GR17 = 17$/;"	e	enum:gr_names
H_GR_GR15	opcodes/frv-desc.h	/^ , H_GR_GR14 = 14, H_GR_GR15 = 15, H_GR_GR16 = 16, H_GR_GR17 = 17$/;"	e	enum:gr_names
H_GR_GR16	opcodes/frv-desc.h	/^ , H_GR_GR14 = 14, H_GR_GR15 = 15, H_GR_GR16 = 16, H_GR_GR17 = 17$/;"	e	enum:gr_names
H_GR_GR17	opcodes/frv-desc.h	/^ , H_GR_GR14 = 14, H_GR_GR15 = 15, H_GR_GR16 = 16, H_GR_GR17 = 17$/;"	e	enum:gr_names
H_GR_GR18	opcodes/frv-desc.h	/^ , H_GR_GR18 = 18, H_GR_GR19 = 19, H_GR_GR20 = 20, H_GR_GR21 = 21$/;"	e	enum:gr_names
H_GR_GR19	opcodes/frv-desc.h	/^ , H_GR_GR18 = 18, H_GR_GR19 = 19, H_GR_GR20 = 20, H_GR_GR21 = 21$/;"	e	enum:gr_names
H_GR_GR2	opcodes/frv-desc.h	/^ , H_GR_GR2 = 2, H_GR_GR3 = 3, H_GR_GR4 = 4, H_GR_GR5 = 5$/;"	e	enum:gr_names
H_GR_GR20	opcodes/frv-desc.h	/^ , H_GR_GR18 = 18, H_GR_GR19 = 19, H_GR_GR20 = 20, H_GR_GR21 = 21$/;"	e	enum:gr_names
H_GR_GR21	opcodes/frv-desc.h	/^ , H_GR_GR18 = 18, H_GR_GR19 = 19, H_GR_GR20 = 20, H_GR_GR21 = 21$/;"	e	enum:gr_names
H_GR_GR22	opcodes/frv-desc.h	/^ , H_GR_GR22 = 22, H_GR_GR23 = 23, H_GR_GR24 = 24, H_GR_GR25 = 25$/;"	e	enum:gr_names
H_GR_GR23	opcodes/frv-desc.h	/^ , H_GR_GR22 = 22, H_GR_GR23 = 23, H_GR_GR24 = 24, H_GR_GR25 = 25$/;"	e	enum:gr_names
H_GR_GR24	opcodes/frv-desc.h	/^ , H_GR_GR22 = 22, H_GR_GR23 = 23, H_GR_GR24 = 24, H_GR_GR25 = 25$/;"	e	enum:gr_names
H_GR_GR25	opcodes/frv-desc.h	/^ , H_GR_GR22 = 22, H_GR_GR23 = 23, H_GR_GR24 = 24, H_GR_GR25 = 25$/;"	e	enum:gr_names
H_GR_GR26	opcodes/frv-desc.h	/^ , H_GR_GR26 = 26, H_GR_GR27 = 27, H_GR_GR28 = 28, H_GR_GR29 = 29$/;"	e	enum:gr_names
H_GR_GR27	opcodes/frv-desc.h	/^ , H_GR_GR26 = 26, H_GR_GR27 = 27, H_GR_GR28 = 28, H_GR_GR29 = 29$/;"	e	enum:gr_names
H_GR_GR28	opcodes/frv-desc.h	/^ , H_GR_GR26 = 26, H_GR_GR27 = 27, H_GR_GR28 = 28, H_GR_GR29 = 29$/;"	e	enum:gr_names
H_GR_GR29	opcodes/frv-desc.h	/^ , H_GR_GR26 = 26, H_GR_GR27 = 27, H_GR_GR28 = 28, H_GR_GR29 = 29$/;"	e	enum:gr_names
H_GR_GR3	opcodes/frv-desc.h	/^ , H_GR_GR2 = 2, H_GR_GR3 = 3, H_GR_GR4 = 4, H_GR_GR5 = 5$/;"	e	enum:gr_names
H_GR_GR30	opcodes/frv-desc.h	/^ , H_GR_GR30 = 30, H_GR_GR31 = 31, H_GR_GR32 = 32, H_GR_GR33 = 33$/;"	e	enum:gr_names
H_GR_GR31	opcodes/frv-desc.h	/^ , H_GR_GR30 = 30, H_GR_GR31 = 31, H_GR_GR32 = 32, H_GR_GR33 = 33$/;"	e	enum:gr_names
H_GR_GR32	opcodes/frv-desc.h	/^ , H_GR_GR30 = 30, H_GR_GR31 = 31, H_GR_GR32 = 32, H_GR_GR33 = 33$/;"	e	enum:gr_names
H_GR_GR33	opcodes/frv-desc.h	/^ , H_GR_GR30 = 30, H_GR_GR31 = 31, H_GR_GR32 = 32, H_GR_GR33 = 33$/;"	e	enum:gr_names
H_GR_GR34	opcodes/frv-desc.h	/^ , H_GR_GR34 = 34, H_GR_GR35 = 35, H_GR_GR36 = 36, H_GR_GR37 = 37$/;"	e	enum:gr_names
H_GR_GR35	opcodes/frv-desc.h	/^ , H_GR_GR34 = 34, H_GR_GR35 = 35, H_GR_GR36 = 36, H_GR_GR37 = 37$/;"	e	enum:gr_names
H_GR_GR36	opcodes/frv-desc.h	/^ , H_GR_GR34 = 34, H_GR_GR35 = 35, H_GR_GR36 = 36, H_GR_GR37 = 37$/;"	e	enum:gr_names
H_GR_GR37	opcodes/frv-desc.h	/^ , H_GR_GR34 = 34, H_GR_GR35 = 35, H_GR_GR36 = 36, H_GR_GR37 = 37$/;"	e	enum:gr_names
H_GR_GR38	opcodes/frv-desc.h	/^ , H_GR_GR38 = 38, H_GR_GR39 = 39, H_GR_GR40 = 40, H_GR_GR41 = 41$/;"	e	enum:gr_names
H_GR_GR39	opcodes/frv-desc.h	/^ , H_GR_GR38 = 38, H_GR_GR39 = 39, H_GR_GR40 = 40, H_GR_GR41 = 41$/;"	e	enum:gr_names
H_GR_GR4	opcodes/frv-desc.h	/^ , H_GR_GR2 = 2, H_GR_GR3 = 3, H_GR_GR4 = 4, H_GR_GR5 = 5$/;"	e	enum:gr_names
H_GR_GR40	opcodes/frv-desc.h	/^ , H_GR_GR38 = 38, H_GR_GR39 = 39, H_GR_GR40 = 40, H_GR_GR41 = 41$/;"	e	enum:gr_names
H_GR_GR41	opcodes/frv-desc.h	/^ , H_GR_GR38 = 38, H_GR_GR39 = 39, H_GR_GR40 = 40, H_GR_GR41 = 41$/;"	e	enum:gr_names
H_GR_GR42	opcodes/frv-desc.h	/^ , H_GR_GR42 = 42, H_GR_GR43 = 43, H_GR_GR44 = 44, H_GR_GR45 = 45$/;"	e	enum:gr_names
H_GR_GR43	opcodes/frv-desc.h	/^ , H_GR_GR42 = 42, H_GR_GR43 = 43, H_GR_GR44 = 44, H_GR_GR45 = 45$/;"	e	enum:gr_names
H_GR_GR44	opcodes/frv-desc.h	/^ , H_GR_GR42 = 42, H_GR_GR43 = 43, H_GR_GR44 = 44, H_GR_GR45 = 45$/;"	e	enum:gr_names
H_GR_GR45	opcodes/frv-desc.h	/^ , H_GR_GR42 = 42, H_GR_GR43 = 43, H_GR_GR44 = 44, H_GR_GR45 = 45$/;"	e	enum:gr_names
H_GR_GR46	opcodes/frv-desc.h	/^ , H_GR_GR46 = 46, H_GR_GR47 = 47, H_GR_GR48 = 48, H_GR_GR49 = 49$/;"	e	enum:gr_names
H_GR_GR47	opcodes/frv-desc.h	/^ , H_GR_GR46 = 46, H_GR_GR47 = 47, H_GR_GR48 = 48, H_GR_GR49 = 49$/;"	e	enum:gr_names
H_GR_GR48	opcodes/frv-desc.h	/^ , H_GR_GR46 = 46, H_GR_GR47 = 47, H_GR_GR48 = 48, H_GR_GR49 = 49$/;"	e	enum:gr_names
H_GR_GR49	opcodes/frv-desc.h	/^ , H_GR_GR46 = 46, H_GR_GR47 = 47, H_GR_GR48 = 48, H_GR_GR49 = 49$/;"	e	enum:gr_names
H_GR_GR5	opcodes/frv-desc.h	/^ , H_GR_GR2 = 2, H_GR_GR3 = 3, H_GR_GR4 = 4, H_GR_GR5 = 5$/;"	e	enum:gr_names
H_GR_GR50	opcodes/frv-desc.h	/^ , H_GR_GR50 = 50, H_GR_GR51 = 51, H_GR_GR52 = 52, H_GR_GR53 = 53$/;"	e	enum:gr_names
H_GR_GR51	opcodes/frv-desc.h	/^ , H_GR_GR50 = 50, H_GR_GR51 = 51, H_GR_GR52 = 52, H_GR_GR53 = 53$/;"	e	enum:gr_names
H_GR_GR52	opcodes/frv-desc.h	/^ , H_GR_GR50 = 50, H_GR_GR51 = 51, H_GR_GR52 = 52, H_GR_GR53 = 53$/;"	e	enum:gr_names
H_GR_GR53	opcodes/frv-desc.h	/^ , H_GR_GR50 = 50, H_GR_GR51 = 51, H_GR_GR52 = 52, H_GR_GR53 = 53$/;"	e	enum:gr_names
H_GR_GR54	opcodes/frv-desc.h	/^ , H_GR_GR54 = 54, H_GR_GR55 = 55, H_GR_GR56 = 56, H_GR_GR57 = 57$/;"	e	enum:gr_names
H_GR_GR55	opcodes/frv-desc.h	/^ , H_GR_GR54 = 54, H_GR_GR55 = 55, H_GR_GR56 = 56, H_GR_GR57 = 57$/;"	e	enum:gr_names
H_GR_GR56	opcodes/frv-desc.h	/^ , H_GR_GR54 = 54, H_GR_GR55 = 55, H_GR_GR56 = 56, H_GR_GR57 = 57$/;"	e	enum:gr_names
H_GR_GR57	opcodes/frv-desc.h	/^ , H_GR_GR54 = 54, H_GR_GR55 = 55, H_GR_GR56 = 56, H_GR_GR57 = 57$/;"	e	enum:gr_names
H_GR_GR58	opcodes/frv-desc.h	/^ , H_GR_GR58 = 58, H_GR_GR59 = 59, H_GR_GR60 = 60, H_GR_GR61 = 61$/;"	e	enum:gr_names
H_GR_GR59	opcodes/frv-desc.h	/^ , H_GR_GR58 = 58, H_GR_GR59 = 59, H_GR_GR60 = 60, H_GR_GR61 = 61$/;"	e	enum:gr_names
H_GR_GR6	opcodes/frv-desc.h	/^ , H_GR_GR6 = 6, H_GR_GR7 = 7, H_GR_GR8 = 8, H_GR_GR9 = 9$/;"	e	enum:gr_names
H_GR_GR60	opcodes/frv-desc.h	/^ , H_GR_GR58 = 58, H_GR_GR59 = 59, H_GR_GR60 = 60, H_GR_GR61 = 61$/;"	e	enum:gr_names
H_GR_GR61	opcodes/frv-desc.h	/^ , H_GR_GR58 = 58, H_GR_GR59 = 59, H_GR_GR60 = 60, H_GR_GR61 = 61$/;"	e	enum:gr_names
H_GR_GR62	opcodes/frv-desc.h	/^ , H_GR_GR62 = 62, H_GR_GR63 = 63$/;"	e	enum:gr_names
H_GR_GR63	opcodes/frv-desc.h	/^ , H_GR_GR62 = 62, H_GR_GR63 = 63$/;"	e	enum:gr_names
H_GR_GR7	opcodes/frv-desc.h	/^ , H_GR_GR6 = 6, H_GR_GR7 = 7, H_GR_GR8 = 8, H_GR_GR9 = 9$/;"	e	enum:gr_names
H_GR_GR8	opcodes/frv-desc.h	/^ , H_GR_GR6 = 6, H_GR_GR7 = 7, H_GR_GR8 = 8, H_GR_GR9 = 9$/;"	e	enum:gr_names
H_GR_GR9	opcodes/frv-desc.h	/^ , H_GR_GR6 = 6, H_GR_GR7 = 7, H_GR_GR8 = 8, H_GR_GR9 = 9$/;"	e	enum:gr_names
H_GR_LR	opcodes/m32r-desc.h	/^  H_GR_FP = 13, H_GR_LR = 14, H_GR_SP = 15, H_GR_R0 = 0$/;"	e	enum:gr_names
H_GR_PSW	opcodes/xstormy16-desc.h	/^ , H_GR_PSW = 14, H_GR_SP = 15$/;"	e	enum:gr_names
H_GR_R0	opcodes/fr30-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R0	opcodes/iq2000-desc.h	/^  H_GR_R0 = 0, H_GR__0 = 0, H_GR_R1 = 1, H_GR__1 = 1$/;"	e	enum:gr_names
H_GR_R0	opcodes/m32r-desc.h	/^  H_GR_FP = 13, H_GR_LR = 14, H_GR_SP = 15, H_GR_R0 = 0$/;"	e	enum:gr_names
H_GR_R0	opcodes/xc16x-desc.h	/^  H_GR_R0, H_GR_R1, H_GR_R2, H_GR_R3$/;"	e	enum:gr_names
H_GR_R0	opcodes/xstormy16-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R0	sim/cris/cris-desc.h	/^  H_GR_ACR = 15, H_GR_SP = 14, H_GR_R0 = 0, H_GR_R1 = 1$/;"	e	enum:gr_names_acr
H_GR_R1	opcodes/fr30-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R1	opcodes/iq2000-desc.h	/^  H_GR_R0 = 0, H_GR__0 = 0, H_GR_R1 = 1, H_GR__1 = 1$/;"	e	enum:gr_names
H_GR_R1	opcodes/m32r-desc.h	/^ , H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4$/;"	e	enum:gr_names
H_GR_R1	opcodes/xc16x-desc.h	/^  H_GR_R0, H_GR_R1, H_GR_R2, H_GR_R3$/;"	e	enum:gr_names
H_GR_R1	opcodes/xstormy16-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R1	sim/cris/cris-desc.h	/^  H_GR_ACR = 15, H_GR_SP = 14, H_GR_R0 = 0, H_GR_R1 = 1$/;"	e	enum:gr_names_acr
H_GR_R10	opcodes/fr30-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R10	opcodes/iq2000-desc.h	/^ , H_GR_R10 = 10, H_GR__10 = 10, H_GR_R11 = 11, H_GR__11 = 11$/;"	e	enum:gr_names
H_GR_R10	opcodes/m32r-desc.h	/^ , H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12$/;"	e	enum:gr_names
H_GR_R10	opcodes/xc16x-desc.h	/^ , H_GR_R8, H_GR_R9, H_GR_R10, H_GR_R11$/;"	e	enum:gr_names
H_GR_R10	opcodes/xstormy16-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R10	sim/cris/cris-desc.h	/^ , H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12, H_GR_R13 = 13$/;"	e	enum:gr_names_acr
H_GR_R11	opcodes/fr30-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R11	opcodes/iq2000-desc.h	/^ , H_GR_R10 = 10, H_GR__10 = 10, H_GR_R11 = 11, H_GR__11 = 11$/;"	e	enum:gr_names
H_GR_R11	opcodes/m32r-desc.h	/^ , H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12$/;"	e	enum:gr_names
H_GR_R11	opcodes/xc16x-desc.h	/^ , H_GR_R8, H_GR_R9, H_GR_R10, H_GR_R11$/;"	e	enum:gr_names
H_GR_R11	opcodes/xstormy16-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R11	sim/cris/cris-desc.h	/^ , H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12, H_GR_R13 = 13$/;"	e	enum:gr_names_acr
H_GR_R12	opcodes/fr30-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R12	opcodes/iq2000-desc.h	/^ , H_GR_R12 = 12, H_GR__12 = 12, H_GR_R13 = 13, H_GR__13 = 13$/;"	e	enum:gr_names
H_GR_R12	opcodes/m32r-desc.h	/^ , H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12$/;"	e	enum:gr_names
H_GR_R12	opcodes/xc16x-desc.h	/^ , H_GR_R12, H_GR_R13, H_GR_R14, H_GR_R15$/;"	e	enum:gr_names
H_GR_R12	opcodes/xstormy16-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R12	sim/cris/cris-desc.h	/^ , H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12, H_GR_R13 = 13$/;"	e	enum:gr_names_acr
H_GR_R13	opcodes/fr30-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R13	opcodes/iq2000-desc.h	/^ , H_GR_R12 = 12, H_GR__12 = 12, H_GR_R13 = 13, H_GR__13 = 13$/;"	e	enum:gr_names
H_GR_R13	opcodes/m32r-desc.h	/^ , H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R13	opcodes/xc16x-desc.h	/^ , H_GR_R12, H_GR_R13, H_GR_R14, H_GR_R15$/;"	e	enum:gr_names
H_GR_R13	opcodes/xstormy16-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R13	sim/cris/cris-desc.h	/^ , H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12, H_GR_R13 = 13$/;"	e	enum:gr_names_acr
H_GR_R14	opcodes/fr30-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R14	opcodes/iq2000-desc.h	/^ , H_GR_R14 = 14, H_GR__14 = 14, H_GR_R15 = 15, H_GR__15 = 15$/;"	e	enum:gr_names
H_GR_R14	opcodes/m32r-desc.h	/^ , H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R14	opcodes/xc16x-desc.h	/^ , H_GR_R12, H_GR_R13, H_GR_R14, H_GR_R15$/;"	e	enum:gr_names
H_GR_R14	opcodes/xstormy16-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R14	sim/cris/cris-desc.h	/^ , H_GR_R14 = 14$/;"	e	enum:gr_names_acr
H_GR_R15	opcodes/fr30-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R15	opcodes/iq2000-desc.h	/^ , H_GR_R14 = 14, H_GR__14 = 14, H_GR_R15 = 15, H_GR__15 = 15$/;"	e	enum:gr_names
H_GR_R15	opcodes/m32r-desc.h	/^ , H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R15	opcodes/xc16x-desc.h	/^ , H_GR_R12, H_GR_R13, H_GR_R14, H_GR_R15$/;"	e	enum:gr_names
H_GR_R15	opcodes/xstormy16-desc.h	/^ , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15$/;"	e	enum:gr_names
H_GR_R16	opcodes/iq2000-desc.h	/^ , H_GR_R16 = 16, H_GR__16 = 16, H_GR_R17 = 17, H_GR__17 = 17$/;"	e	enum:gr_names
H_GR_R17	opcodes/iq2000-desc.h	/^ , H_GR_R16 = 16, H_GR__16 = 16, H_GR_R17 = 17, H_GR__17 = 17$/;"	e	enum:gr_names
H_GR_R18	opcodes/iq2000-desc.h	/^ , H_GR_R18 = 18, H_GR__18 = 18, H_GR_R19 = 19, H_GR__19 = 19$/;"	e	enum:gr_names
H_GR_R19	opcodes/iq2000-desc.h	/^ , H_GR_R18 = 18, H_GR__18 = 18, H_GR_R19 = 19, H_GR__19 = 19$/;"	e	enum:gr_names
H_GR_R2	opcodes/fr30-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R2	opcodes/iq2000-desc.h	/^ , H_GR_R2 = 2, H_GR__2 = 2, H_GR_R3 = 3, H_GR__3 = 3$/;"	e	enum:gr_names
H_GR_R2	opcodes/m32r-desc.h	/^ , H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4$/;"	e	enum:gr_names
H_GR_R2	opcodes/xc16x-desc.h	/^  H_GR_R0, H_GR_R1, H_GR_R2, H_GR_R3$/;"	e	enum:gr_names
H_GR_R2	opcodes/xstormy16-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R2	sim/cris/cris-desc.h	/^ , H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4, H_GR_R5 = 5$/;"	e	enum:gr_names_acr
H_GR_R20	opcodes/iq2000-desc.h	/^ , H_GR_R20 = 20, H_GR__20 = 20, H_GR_R21 = 21, H_GR__21 = 21$/;"	e	enum:gr_names
H_GR_R21	opcodes/iq2000-desc.h	/^ , H_GR_R20 = 20, H_GR__20 = 20, H_GR_R21 = 21, H_GR__21 = 21$/;"	e	enum:gr_names
H_GR_R22	opcodes/iq2000-desc.h	/^ , H_GR_R22 = 22, H_GR__22 = 22, H_GR_R23 = 23, H_GR__23 = 23$/;"	e	enum:gr_names
H_GR_R23	opcodes/iq2000-desc.h	/^ , H_GR_R22 = 22, H_GR__22 = 22, H_GR_R23 = 23, H_GR__23 = 23$/;"	e	enum:gr_names
H_GR_R24	opcodes/iq2000-desc.h	/^ , H_GR_R24 = 24, H_GR__24 = 24, H_GR_R25 = 25, H_GR__25 = 25$/;"	e	enum:gr_names
H_GR_R25	opcodes/iq2000-desc.h	/^ , H_GR_R24 = 24, H_GR__24 = 24, H_GR_R25 = 25, H_GR__25 = 25$/;"	e	enum:gr_names
H_GR_R26	opcodes/iq2000-desc.h	/^ , H_GR_R26 = 26, H_GR__26 = 26, H_GR_R27 = 27, H_GR__27 = 27$/;"	e	enum:gr_names
H_GR_R27	opcodes/iq2000-desc.h	/^ , H_GR_R26 = 26, H_GR__26 = 26, H_GR_R27 = 27, H_GR__27 = 27$/;"	e	enum:gr_names
H_GR_R28	opcodes/iq2000-desc.h	/^ , H_GR_R28 = 28, H_GR__28 = 28, H_GR_R29 = 29, H_GR__29 = 29$/;"	e	enum:gr_names
H_GR_R29	opcodes/iq2000-desc.h	/^ , H_GR_R28 = 28, H_GR__28 = 28, H_GR_R29 = 29, H_GR__29 = 29$/;"	e	enum:gr_names
H_GR_R3	opcodes/fr30-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R3	opcodes/iq2000-desc.h	/^ , H_GR_R2 = 2, H_GR__2 = 2, H_GR_R3 = 3, H_GR__3 = 3$/;"	e	enum:gr_names
H_GR_R3	opcodes/m32r-desc.h	/^ , H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4$/;"	e	enum:gr_names
H_GR_R3	opcodes/xc16x-desc.h	/^  H_GR_R0, H_GR_R1, H_GR_R2, H_GR_R3$/;"	e	enum:gr_names
H_GR_R3	opcodes/xstormy16-desc.h	/^  H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3$/;"	e	enum:gr_names
H_GR_R3	sim/cris/cris-desc.h	/^ , H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4, H_GR_R5 = 5$/;"	e	enum:gr_names_acr
H_GR_R30	opcodes/iq2000-desc.h	/^ , H_GR_R30 = 30, H_GR__30 = 30, H_GR_R31 = 31, H_GR__31 = 31$/;"	e	enum:gr_names
H_GR_R31	opcodes/iq2000-desc.h	/^ , H_GR_R30 = 30, H_GR__30 = 30, H_GR_R31 = 31, H_GR__31 = 31$/;"	e	enum:gr_names
H_GR_R4	opcodes/fr30-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R4	opcodes/iq2000-desc.h	/^ , H_GR_R4 = 4, H_GR__4 = 4, H_GR_R5 = 5, H_GR__5 = 5$/;"	e	enum:gr_names
H_GR_R4	opcodes/m32r-desc.h	/^ , H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4$/;"	e	enum:gr_names
H_GR_R4	opcodes/xc16x-desc.h	/^ , H_GR_R4, H_GR_R5, H_GR_R6, H_GR_R7$/;"	e	enum:gr_names
H_GR_R4	opcodes/xstormy16-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R4	sim/cris/cris-desc.h	/^ , H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4, H_GR_R5 = 5$/;"	e	enum:gr_names_acr
H_GR_R5	opcodes/fr30-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R5	opcodes/iq2000-desc.h	/^ , H_GR_R4 = 4, H_GR__4 = 4, H_GR_R5 = 5, H_GR__5 = 5$/;"	e	enum:gr_names
H_GR_R5	opcodes/m32r-desc.h	/^ , H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8$/;"	e	enum:gr_names
H_GR_R5	opcodes/xc16x-desc.h	/^ , H_GR_R4, H_GR_R5, H_GR_R6, H_GR_R7$/;"	e	enum:gr_names
H_GR_R5	opcodes/xstormy16-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R5	sim/cris/cris-desc.h	/^ , H_GR_R2 = 2, H_GR_R3 = 3, H_GR_R4 = 4, H_GR_R5 = 5$/;"	e	enum:gr_names_acr
H_GR_R6	opcodes/fr30-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R6	opcodes/iq2000-desc.h	/^ , H_GR_R6 = 6, H_GR__6 = 6, H_GR_R7 = 7, H_GR__7 = 7$/;"	e	enum:gr_names
H_GR_R6	opcodes/m32r-desc.h	/^ , H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8$/;"	e	enum:gr_names
H_GR_R6	opcodes/xc16x-desc.h	/^ , H_GR_R4, H_GR_R5, H_GR_R6, H_GR_R7$/;"	e	enum:gr_names
H_GR_R6	opcodes/xstormy16-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R6	sim/cris/cris-desc.h	/^ , H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8, H_GR_R9 = 9$/;"	e	enum:gr_names_acr
H_GR_R7	opcodes/fr30-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R7	opcodes/iq2000-desc.h	/^ , H_GR_R6 = 6, H_GR__6 = 6, H_GR_R7 = 7, H_GR__7 = 7$/;"	e	enum:gr_names
H_GR_R7	opcodes/m32r-desc.h	/^ , H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8$/;"	e	enum:gr_names
H_GR_R7	opcodes/xc16x-desc.h	/^ , H_GR_R4, H_GR_R5, H_GR_R6, H_GR_R7$/;"	e	enum:gr_names
H_GR_R7	opcodes/xstormy16-desc.h	/^ , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7$/;"	e	enum:gr_names
H_GR_R7	sim/cris/cris-desc.h	/^ , H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8, H_GR_R9 = 9$/;"	e	enum:gr_names_acr
H_GR_R8	opcodes/fr30-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R8	opcodes/iq2000-desc.h	/^ , H_GR_R8 = 8, H_GR__8 = 8, H_GR_R9 = 9, H_GR__9 = 9$/;"	e	enum:gr_names
H_GR_R8	opcodes/m32r-desc.h	/^ , H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8$/;"	e	enum:gr_names
H_GR_R8	opcodes/xc16x-desc.h	/^ , H_GR_R8, H_GR_R9, H_GR_R10, H_GR_R11$/;"	e	enum:gr_names
H_GR_R8	opcodes/xstormy16-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R8	sim/cris/cris-desc.h	/^ , H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8, H_GR_R9 = 9$/;"	e	enum:gr_names_acr
H_GR_R9	opcodes/fr30-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R9	opcodes/iq2000-desc.h	/^ , H_GR_R8 = 8, H_GR__8 = 8, H_GR_R9 = 9, H_GR__9 = 9$/;"	e	enum:gr_names
H_GR_R9	opcodes/m32r-desc.h	/^ , H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11, H_GR_R12 = 12$/;"	e	enum:gr_names
H_GR_R9	opcodes/xc16x-desc.h	/^ , H_GR_R8, H_GR_R9, H_GR_R10, H_GR_R11$/;"	e	enum:gr_names
H_GR_R9	opcodes/xstormy16-desc.h	/^ , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11$/;"	e	enum:gr_names
H_GR_R9	sim/cris/cris-desc.h	/^ , H_GR_R6 = 6, H_GR_R7 = 7, H_GR_R8 = 8, H_GR_R9 = 9$/;"	e	enum:gr_names_acr
H_GR_REAL_PC_PC	sim/cris/cris-desc.h	/^  H_GR_REAL_PC_PC = 15, H_GR_REAL_PC_SP = 14, H_GR_REAL_PC_R0 = 0, H_GR_REAL_PC_R1 = 1$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R0	sim/cris/cris-desc.h	/^  H_GR_REAL_PC_PC = 15, H_GR_REAL_PC_SP = 14, H_GR_REAL_PC_R0 = 0, H_GR_REAL_PC_R1 = 1$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R1	sim/cris/cris-desc.h	/^  H_GR_REAL_PC_PC = 15, H_GR_REAL_PC_SP = 14, H_GR_REAL_PC_R0 = 0, H_GR_REAL_PC_R1 = 1$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R10	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R10 = 10, H_GR_REAL_PC_R11 = 11, H_GR_REAL_PC_R12 = 12, H_GR_REAL_PC_R13 = 13$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R11	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R10 = 10, H_GR_REAL_PC_R11 = 11, H_GR_REAL_PC_R12 = 12, H_GR_REAL_PC_R13 = 13$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R12	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R10 = 10, H_GR_REAL_PC_R11 = 11, H_GR_REAL_PC_R12 = 12, H_GR_REAL_PC_R13 = 13$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R13	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R10 = 10, H_GR_REAL_PC_R11 = 11, H_GR_REAL_PC_R12 = 12, H_GR_REAL_PC_R13 = 13$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R14	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R14 = 14$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R2	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R2 = 2, H_GR_REAL_PC_R3 = 3, H_GR_REAL_PC_R4 = 4, H_GR_REAL_PC_R5 = 5$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R3	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R2 = 2, H_GR_REAL_PC_R3 = 3, H_GR_REAL_PC_R4 = 4, H_GR_REAL_PC_R5 = 5$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R4	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R2 = 2, H_GR_REAL_PC_R3 = 3, H_GR_REAL_PC_R4 = 4, H_GR_REAL_PC_R5 = 5$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R5	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R2 = 2, H_GR_REAL_PC_R3 = 3, H_GR_REAL_PC_R4 = 4, H_GR_REAL_PC_R5 = 5$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R6	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R6 = 6, H_GR_REAL_PC_R7 = 7, H_GR_REAL_PC_R8 = 8, H_GR_REAL_PC_R9 = 9$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R7	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R6 = 6, H_GR_REAL_PC_R7 = 7, H_GR_REAL_PC_R8 = 8, H_GR_REAL_PC_R9 = 9$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R8	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R6 = 6, H_GR_REAL_PC_R7 = 7, H_GR_REAL_PC_R8 = 8, H_GR_REAL_PC_R9 = 9$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_R9	sim/cris/cris-desc.h	/^ , H_GR_REAL_PC_R6 = 6, H_GR_REAL_PC_R7 = 7, H_GR_REAL_PC_R8 = 8, H_GR_REAL_PC_R9 = 9$/;"	e	enum:gr_names_pcreg
H_GR_REAL_PC_SP	sim/cris/cris-desc.h	/^  H_GR_REAL_PC_PC = 15, H_GR_REAL_PC_SP = 14, H_GR_REAL_PC_R0 = 0, H_GR_REAL_PC_R1 = 1$/;"	e	enum:gr_names_pcreg
H_GR_SP	opcodes/fr30-desc.h	/^ , H_GR_AC = 13, H_GR_FP = 14, H_GR_SP = 15$/;"	e	enum:gr_names
H_GR_SP	opcodes/frv-desc.h	/^  H_GR_SP = 1, H_GR_FP = 2, H_GR_GR0 = 0, H_GR_GR1 = 1$/;"	e	enum:gr_names
H_GR_SP	opcodes/m32r-desc.h	/^  H_GR_FP = 13, H_GR_LR = 14, H_GR_SP = 15, H_GR_R0 = 0$/;"	e	enum:gr_names
H_GR_SP	opcodes/xstormy16-desc.h	/^ , H_GR_PSW = 14, H_GR_SP = 15$/;"	e	enum:gr_names
H_GR_SP	sim/cris/cris-desc.h	/^  H_GR_ACR = 15, H_GR_SP = 14, H_GR_R0 = 0, H_GR_R1 = 1$/;"	e	enum:gr_names_acr
H_GR_V32_ACR	sim/cris/cris-desc.h	/^  H_GR_V32_ACR = 15, H_GR_V32_SP = 14, H_GR_V32_R0 = 0, H_GR_V32_R1 = 1$/;"	e	enum:gr_names_v32
H_GR_V32_R0	sim/cris/cris-desc.h	/^  H_GR_V32_ACR = 15, H_GR_V32_SP = 14, H_GR_V32_R0 = 0, H_GR_V32_R1 = 1$/;"	e	enum:gr_names_v32
H_GR_V32_R1	sim/cris/cris-desc.h	/^  H_GR_V32_ACR = 15, H_GR_V32_SP = 14, H_GR_V32_R0 = 0, H_GR_V32_R1 = 1$/;"	e	enum:gr_names_v32
H_GR_V32_R10	sim/cris/cris-desc.h	/^ , H_GR_V32_R10 = 10, H_GR_V32_R11 = 11, H_GR_V32_R12 = 12, H_GR_V32_R13 = 13$/;"	e	enum:gr_names_v32
H_GR_V32_R11	sim/cris/cris-desc.h	/^ , H_GR_V32_R10 = 10, H_GR_V32_R11 = 11, H_GR_V32_R12 = 12, H_GR_V32_R13 = 13$/;"	e	enum:gr_names_v32
H_GR_V32_R12	sim/cris/cris-desc.h	/^ , H_GR_V32_R10 = 10, H_GR_V32_R11 = 11, H_GR_V32_R12 = 12, H_GR_V32_R13 = 13$/;"	e	enum:gr_names_v32
H_GR_V32_R13	sim/cris/cris-desc.h	/^ , H_GR_V32_R10 = 10, H_GR_V32_R11 = 11, H_GR_V32_R12 = 12, H_GR_V32_R13 = 13$/;"	e	enum:gr_names_v32
H_GR_V32_R14	sim/cris/cris-desc.h	/^ , H_GR_V32_R14 = 14$/;"	e	enum:gr_names_v32
H_GR_V32_R2	sim/cris/cris-desc.h	/^ , H_GR_V32_R2 = 2, H_GR_V32_R3 = 3, H_GR_V32_R4 = 4, H_GR_V32_R5 = 5$/;"	e	enum:gr_names_v32
H_GR_V32_R3	sim/cris/cris-desc.h	/^ , H_GR_V32_R2 = 2, H_GR_V32_R3 = 3, H_GR_V32_R4 = 4, H_GR_V32_R5 = 5$/;"	e	enum:gr_names_v32
H_GR_V32_R4	sim/cris/cris-desc.h	/^ , H_GR_V32_R2 = 2, H_GR_V32_R3 = 3, H_GR_V32_R4 = 4, H_GR_V32_R5 = 5$/;"	e	enum:gr_names_v32
H_GR_V32_R5	sim/cris/cris-desc.h	/^ , H_GR_V32_R2 = 2, H_GR_V32_R3 = 3, H_GR_V32_R4 = 4, H_GR_V32_R5 = 5$/;"	e	enum:gr_names_v32
H_GR_V32_R6	sim/cris/cris-desc.h	/^ , H_GR_V32_R6 = 6, H_GR_V32_R7 = 7, H_GR_V32_R8 = 8, H_GR_V32_R9 = 9$/;"	e	enum:gr_names_v32
H_GR_V32_R7	sim/cris/cris-desc.h	/^ , H_GR_V32_R6 = 6, H_GR_V32_R7 = 7, H_GR_V32_R8 = 8, H_GR_V32_R9 = 9$/;"	e	enum:gr_names_v32
H_GR_V32_R8	sim/cris/cris-desc.h	/^ , H_GR_V32_R6 = 6, H_GR_V32_R7 = 7, H_GR_V32_R8 = 8, H_GR_V32_R9 = 9$/;"	e	enum:gr_names_v32
H_GR_V32_R9	sim/cris/cris-desc.h	/^ , H_GR_V32_R6 = 6, H_GR_V32_R7 = 7, H_GR_V32_R8 = 8, H_GR_V32_R9 = 9$/;"	e	enum:gr_names_v32
H_GR_V32_SP	sim/cris/cris-desc.h	/^  H_GR_V32_ACR = 15, H_GR_V32_SP = 14, H_GR_V32_R0 = 0, H_GR_V32_R1 = 1$/;"	e	enum:gr_names_v32
H_GR__0	opcodes/iq2000-desc.h	/^  H_GR_R0 = 0, H_GR__0 = 0, H_GR_R1 = 1, H_GR__1 = 1$/;"	e	enum:gr_names
H_GR__1	opcodes/iq2000-desc.h	/^  H_GR_R0 = 0, H_GR__0 = 0, H_GR_R1 = 1, H_GR__1 = 1$/;"	e	enum:gr_names
H_GR__10	opcodes/iq2000-desc.h	/^ , H_GR_R10 = 10, H_GR__10 = 10, H_GR_R11 = 11, H_GR__11 = 11$/;"	e	enum:gr_names
H_GR__11	opcodes/iq2000-desc.h	/^ , H_GR_R10 = 10, H_GR__10 = 10, H_GR_R11 = 11, H_GR__11 = 11$/;"	e	enum:gr_names
H_GR__12	opcodes/iq2000-desc.h	/^ , H_GR_R12 = 12, H_GR__12 = 12, H_GR_R13 = 13, H_GR__13 = 13$/;"	e	enum:gr_names
H_GR__13	opcodes/iq2000-desc.h	/^ , H_GR_R12 = 12, H_GR__12 = 12, H_GR_R13 = 13, H_GR__13 = 13$/;"	e	enum:gr_names
H_GR__14	opcodes/iq2000-desc.h	/^ , H_GR_R14 = 14, H_GR__14 = 14, H_GR_R15 = 15, H_GR__15 = 15$/;"	e	enum:gr_names
H_GR__15	opcodes/iq2000-desc.h	/^ , H_GR_R14 = 14, H_GR__14 = 14, H_GR_R15 = 15, H_GR__15 = 15$/;"	e	enum:gr_names
H_GR__16	opcodes/iq2000-desc.h	/^ , H_GR_R16 = 16, H_GR__16 = 16, H_GR_R17 = 17, H_GR__17 = 17$/;"	e	enum:gr_names
H_GR__17	opcodes/iq2000-desc.h	/^ , H_GR_R16 = 16, H_GR__16 = 16, H_GR_R17 = 17, H_GR__17 = 17$/;"	e	enum:gr_names
H_GR__18	opcodes/iq2000-desc.h	/^ , H_GR_R18 = 18, H_GR__18 = 18, H_GR_R19 = 19, H_GR__19 = 19$/;"	e	enum:gr_names
H_GR__19	opcodes/iq2000-desc.h	/^ , H_GR_R18 = 18, H_GR__18 = 18, H_GR_R19 = 19, H_GR__19 = 19$/;"	e	enum:gr_names
H_GR__2	opcodes/iq2000-desc.h	/^ , H_GR_R2 = 2, H_GR__2 = 2, H_GR_R3 = 3, H_GR__3 = 3$/;"	e	enum:gr_names
H_GR__20	opcodes/iq2000-desc.h	/^ , H_GR_R20 = 20, H_GR__20 = 20, H_GR_R21 = 21, H_GR__21 = 21$/;"	e	enum:gr_names
H_GR__21	opcodes/iq2000-desc.h	/^ , H_GR_R20 = 20, H_GR__20 = 20, H_GR_R21 = 21, H_GR__21 = 21$/;"	e	enum:gr_names
H_GR__22	opcodes/iq2000-desc.h	/^ , H_GR_R22 = 22, H_GR__22 = 22, H_GR_R23 = 23, H_GR__23 = 23$/;"	e	enum:gr_names
H_GR__23	opcodes/iq2000-desc.h	/^ , H_GR_R22 = 22, H_GR__22 = 22, H_GR_R23 = 23, H_GR__23 = 23$/;"	e	enum:gr_names
H_GR__24	opcodes/iq2000-desc.h	/^ , H_GR_R24 = 24, H_GR__24 = 24, H_GR_R25 = 25, H_GR__25 = 25$/;"	e	enum:gr_names
H_GR__25	opcodes/iq2000-desc.h	/^ , H_GR_R24 = 24, H_GR__24 = 24, H_GR_R25 = 25, H_GR__25 = 25$/;"	e	enum:gr_names
H_GR__26	opcodes/iq2000-desc.h	/^ , H_GR_R26 = 26, H_GR__26 = 26, H_GR_R27 = 27, H_GR__27 = 27$/;"	e	enum:gr_names
H_GR__27	opcodes/iq2000-desc.h	/^ , H_GR_R26 = 26, H_GR__26 = 26, H_GR_R27 = 27, H_GR__27 = 27$/;"	e	enum:gr_names
H_GR__28	opcodes/iq2000-desc.h	/^ , H_GR_R28 = 28, H_GR__28 = 28, H_GR_R29 = 29, H_GR__29 = 29$/;"	e	enum:gr_names
H_GR__29	opcodes/iq2000-desc.h	/^ , H_GR_R28 = 28, H_GR__28 = 28, H_GR_R29 = 29, H_GR__29 = 29$/;"	e	enum:gr_names
H_GR__3	opcodes/iq2000-desc.h	/^ , H_GR_R2 = 2, H_GR__2 = 2, H_GR_R3 = 3, H_GR__3 = 3$/;"	e	enum:gr_names
H_GR__30	opcodes/iq2000-desc.h	/^ , H_GR_R30 = 30, H_GR__30 = 30, H_GR_R31 = 31, H_GR__31 = 31$/;"	e	enum:gr_names
H_GR__31	opcodes/iq2000-desc.h	/^ , H_GR_R30 = 30, H_GR__30 = 30, H_GR_R31 = 31, H_GR__31 = 31$/;"	e	enum:gr_names
H_GR__4	opcodes/iq2000-desc.h	/^ , H_GR_R4 = 4, H_GR__4 = 4, H_GR_R5 = 5, H_GR__5 = 5$/;"	e	enum:gr_names
H_GR__5	opcodes/iq2000-desc.h	/^ , H_GR_R4 = 4, H_GR__4 = 4, H_GR_R5 = 5, H_GR__5 = 5$/;"	e	enum:gr_names
H_GR__6	opcodes/iq2000-desc.h	/^ , H_GR_R6 = 6, H_GR__6 = 6, H_GR_R7 = 7, H_GR__7 = 7$/;"	e	enum:gr_names
H_GR__7	opcodes/iq2000-desc.h	/^ , H_GR_R6 = 6, H_GR__6 = 6, H_GR_R7 = 7, H_GR__7 = 7$/;"	e	enum:gr_names
H_GR__8	opcodes/iq2000-desc.h	/^ , H_GR_R8 = 8, H_GR__8 = 8, H_GR_R9 = 9, H_GR__9 = 9$/;"	e	enum:gr_names
H_GR__9	opcodes/iq2000-desc.h	/^ , H_GR_R8 = 8, H_GR__8 = 8, H_GR_R9 = 9, H_GR__9 = 9$/;"	e	enum:gr_names
H_IACC0_IACC0	opcodes/frv-desc.h	/^  H_IACC0_IACC0$/;"	e	enum:iacc0_names
H_ICCR_ICC0	opcodes/frv-desc.h	/^  H_ICCR_ICC0, H_ICCR_ICC1, H_ICCR_ICC2, H_ICCR_ICC3$/;"	e	enum:iccr_names
H_ICCR_ICC1	opcodes/frv-desc.h	/^  H_ICCR_ICC0, H_ICCR_ICC1, H_ICCR_ICC2, H_ICCR_ICC3$/;"	e	enum:iccr_names
H_ICCR_ICC2	opcodes/frv-desc.h	/^  H_ICCR_ICC0, H_ICCR_ICC1, H_ICCR_ICC2, H_ICCR_ICC3$/;"	e	enum:iccr_names
H_ICCR_ICC3	opcodes/frv-desc.h	/^  H_ICCR_ICC0, H_ICCR_ICC1, H_ICCR_ICC2, H_ICCR_ICC3$/;"	e	enum:iccr_names
H_MEMGR8_CP	opcodes/xc16x-desc.h	/^ , H_MEMGR8_PSW = 65296, H_MEMGR8_CP = 65040, H_MEMGR8_MDL = 65038, H_MEMGR8_MDH = 65036$/;"	e	enum:memgr8_names
H_MEMGR8_CPUCON1	opcodes/xc16x-desc.h	/^ , H_MEMGR8_STKOV = 65044, H_MEMGR8_STKUN = 65046, H_MEMGR8_CPUCON1 = 65048, H_MEMGR8_CPUCON2 = 65050$/;"	e	enum:memgr8_names
H_MEMGR8_CPUCON2	opcodes/xc16x-desc.h	/^ , H_MEMGR8_STKOV = 65044, H_MEMGR8_STKUN = 65046, H_MEMGR8_CPUCON1 = 65048, H_MEMGR8_CPUCON2 = 65050$/;"	e	enum:memgr8_names
H_MEMGR8_CSP	opcodes/xc16x-desc.h	/^ , H_MEMGR8_MDC = 65294, H_MEMGR8_SP = 65042, H_MEMGR8_CSP = 65032, H_MEMGR8_VECSEG = 65298$/;"	e	enum:memgr8_names
H_MEMGR8_DPP0	opcodes/xc16x-desc.h	/^  H_MEMGR8_DPP0 = 65024, H_MEMGR8_DPP1 = 65026, H_MEMGR8_DPP2 = 65028, H_MEMGR8_DPP3 = 65030$/;"	e	enum:memgr8_names
H_MEMGR8_DPP1	opcodes/xc16x-desc.h	/^  H_MEMGR8_DPP0 = 65024, H_MEMGR8_DPP1 = 65026, H_MEMGR8_DPP2 = 65028, H_MEMGR8_DPP3 = 65030$/;"	e	enum:memgr8_names
H_MEMGR8_DPP2	opcodes/xc16x-desc.h	/^  H_MEMGR8_DPP0 = 65024, H_MEMGR8_DPP1 = 65026, H_MEMGR8_DPP2 = 65028, H_MEMGR8_DPP3 = 65030$/;"	e	enum:memgr8_names
H_MEMGR8_DPP3	opcodes/xc16x-desc.h	/^  H_MEMGR8_DPP0 = 65024, H_MEMGR8_DPP1 = 65026, H_MEMGR8_DPP2 = 65028, H_MEMGR8_DPP3 = 65030$/;"	e	enum:memgr8_names
H_MEMGR8_MDC	opcodes/xc16x-desc.h	/^ , H_MEMGR8_MDC = 65294, H_MEMGR8_SP = 65042, H_MEMGR8_CSP = 65032, H_MEMGR8_VECSEG = 65298$/;"	e	enum:memgr8_names
H_MEMGR8_MDH	opcodes/xc16x-desc.h	/^ , H_MEMGR8_PSW = 65296, H_MEMGR8_CP = 65040, H_MEMGR8_MDL = 65038, H_MEMGR8_MDH = 65036$/;"	e	enum:memgr8_names
H_MEMGR8_MDL	opcodes/xc16x-desc.h	/^ , H_MEMGR8_PSW = 65296, H_MEMGR8_CP = 65040, H_MEMGR8_MDL = 65038, H_MEMGR8_MDH = 65036$/;"	e	enum:memgr8_names
H_MEMGR8_ONES	opcodes/xc16x-desc.h	/^ , H_MEMGR8_ZEROS = 65308, H_MEMGR8_ONES = 65310, H_MEMGR8_SPSEG = 65292, H_MEMGR8_TFR = 65452$/;"	e	enum:memgr8_names
H_MEMGR8_PSW	opcodes/xc16x-desc.h	/^ , H_MEMGR8_PSW = 65296, H_MEMGR8_CP = 65040, H_MEMGR8_MDL = 65038, H_MEMGR8_MDH = 65036$/;"	e	enum:memgr8_names
H_MEMGR8_SP	opcodes/xc16x-desc.h	/^ , H_MEMGR8_MDC = 65294, H_MEMGR8_SP = 65042, H_MEMGR8_CSP = 65032, H_MEMGR8_VECSEG = 65298$/;"	e	enum:memgr8_names
H_MEMGR8_SPSEG	opcodes/xc16x-desc.h	/^ , H_MEMGR8_ZEROS = 65308, H_MEMGR8_ONES = 65310, H_MEMGR8_SPSEG = 65292, H_MEMGR8_TFR = 65452$/;"	e	enum:memgr8_names
H_MEMGR8_STKOV	opcodes/xc16x-desc.h	/^ , H_MEMGR8_STKOV = 65044, H_MEMGR8_STKUN = 65046, H_MEMGR8_CPUCON1 = 65048, H_MEMGR8_CPUCON2 = 65050$/;"	e	enum:memgr8_names
H_MEMGR8_STKUN	opcodes/xc16x-desc.h	/^ , H_MEMGR8_STKOV = 65044, H_MEMGR8_STKUN = 65046, H_MEMGR8_CPUCON1 = 65048, H_MEMGR8_CPUCON2 = 65050$/;"	e	enum:memgr8_names
H_MEMGR8_TFR	opcodes/xc16x-desc.h	/^ , H_MEMGR8_ZEROS = 65308, H_MEMGR8_ONES = 65310, H_MEMGR8_SPSEG = 65292, H_MEMGR8_TFR = 65452$/;"	e	enum:memgr8_names
H_MEMGR8_VECSEG	opcodes/xc16x-desc.h	/^ , H_MEMGR8_MDC = 65294, H_MEMGR8_SP = 65042, H_MEMGR8_CSP = 65032, H_MEMGR8_VECSEG = 65298$/;"	e	enum:memgr8_names
H_MEMGR8_ZEROS	opcodes/xc16x-desc.h	/^ , H_MEMGR8_ZEROS = 65308, H_MEMGR8_ONES = 65310, H_MEMGR8_SPSEG = 65292, H_MEMGR8_TFR = 65452$/;"	e	enum:memgr8_names
H_NIL_DUP	opcodes/mt-desc.h	/^  H_NIL_DUP = 1, H_NIL_XX = 0$/;"	e	enum:msys_syms
H_NIL_XX	opcodes/mt-desc.h	/^  H_NIL_DUP = 1, H_NIL_XX = 0$/;"	e	enum:msys_syms
H_PSW_IEN	opcodes/xc16x-desc.h	/^  H_PSW_IEN = 136, H_PSW_R0_11 = 240, H_PSW_R1_11 = 241, H_PSW_R2_11 = 242$/;"	e	enum:psw_names
H_PSW_R0_11	opcodes/xc16x-desc.h	/^  H_PSW_IEN = 136, H_PSW_R0_11 = 240, H_PSW_R1_11 = 241, H_PSW_R2_11 = 242$/;"	e	enum:psw_names
H_PSW_R10_11	opcodes/xc16x-desc.h	/^ , H_PSW_R7_11 = 247, H_PSW_R8_11 = 248, H_PSW_R9_11 = 249, H_PSW_R10_11 = 250$/;"	e	enum:psw_names
H_PSW_R11_11	opcodes/xc16x-desc.h	/^ , H_PSW_R11_11 = 251, H_PSW_R12_11 = 252, H_PSW_R13_11 = 253, H_PSW_R14_11 = 254$/;"	e	enum:psw_names
H_PSW_R12_11	opcodes/xc16x-desc.h	/^ , H_PSW_R11_11 = 251, H_PSW_R12_11 = 252, H_PSW_R13_11 = 253, H_PSW_R14_11 = 254$/;"	e	enum:psw_names
H_PSW_R13_11	opcodes/xc16x-desc.h	/^ , H_PSW_R11_11 = 251, H_PSW_R12_11 = 252, H_PSW_R13_11 = 253, H_PSW_R14_11 = 254$/;"	e	enum:psw_names
H_PSW_R14_11	opcodes/xc16x-desc.h	/^ , H_PSW_R11_11 = 251, H_PSW_R12_11 = 252, H_PSW_R13_11 = 253, H_PSW_R14_11 = 254$/;"	e	enum:psw_names
H_PSW_R15_11	opcodes/xc16x-desc.h	/^ , H_PSW_R15_11 = 255$/;"	e	enum:psw_names
H_PSW_R1_11	opcodes/xc16x-desc.h	/^  H_PSW_IEN = 136, H_PSW_R0_11 = 240, H_PSW_R1_11 = 241, H_PSW_R2_11 = 242$/;"	e	enum:psw_names
H_PSW_R2_11	opcodes/xc16x-desc.h	/^  H_PSW_IEN = 136, H_PSW_R0_11 = 240, H_PSW_R1_11 = 241, H_PSW_R2_11 = 242$/;"	e	enum:psw_names
H_PSW_R3_11	opcodes/xc16x-desc.h	/^ , H_PSW_R3_11 = 243, H_PSW_R4_11 = 244, H_PSW_R5_11 = 245, H_PSW_R6_11 = 246$/;"	e	enum:psw_names
H_PSW_R4_11	opcodes/xc16x-desc.h	/^ , H_PSW_R3_11 = 243, H_PSW_R4_11 = 244, H_PSW_R5_11 = 245, H_PSW_R6_11 = 246$/;"	e	enum:psw_names
H_PSW_R5_11	opcodes/xc16x-desc.h	/^ , H_PSW_R3_11 = 243, H_PSW_R4_11 = 244, H_PSW_R5_11 = 245, H_PSW_R6_11 = 246$/;"	e	enum:psw_names
H_PSW_R6_11	opcodes/xc16x-desc.h	/^ , H_PSW_R3_11 = 243, H_PSW_R4_11 = 244, H_PSW_R5_11 = 245, H_PSW_R6_11 = 246$/;"	e	enum:psw_names
H_PSW_R7_11	opcodes/xc16x-desc.h	/^ , H_PSW_R7_11 = 247, H_PSW_R8_11 = 248, H_PSW_R9_11 = 249, H_PSW_R10_11 = 250$/;"	e	enum:psw_names
H_PSW_R8_11	opcodes/xc16x-desc.h	/^ , H_PSW_R7_11 = 247, H_PSW_R8_11 = 248, H_PSW_R9_11 = 249, H_PSW_R10_11 = 250$/;"	e	enum:psw_names
H_PSW_R9_11	opcodes/xc16x-desc.h	/^ , H_PSW_R7_11 = 247, H_PSW_R8_11 = 248, H_PSW_R9_11 = 249, H_PSW_R10_11 = 250$/;"	e	enum:psw_names
H_PUT_16	bfd/bfd-in2.h	1238;"	d
H_PUT_16	bfd/libaout.h	35;"	d
H_PUT_32	bfd/bfd-in2.h	1237;"	d
H_PUT_32	bfd/libaout.h	34;"	d
H_PUT_64	bfd/bfd-in2.h	1236;"	d
H_PUT_64	bfd/libaout.h	33;"	d
H_PUT_8	bfd/bfd-in2.h	1239;"	d
H_PUT_8	bfd/libaout.h	36;"	d
H_PUT_S16	bfd/bfd-in2.h	1242;"	d
H_PUT_S16	bfd/libaout.h	39;"	d
H_PUT_S32	bfd/bfd-in2.h	1241;"	d
H_PUT_S32	bfd/libaout.h	38;"	d
H_PUT_S64	bfd/bfd-in2.h	1240;"	d
H_PUT_S64	bfd/libaout.h	37;"	d
H_PUT_S8	bfd/bfd-in2.h	1243;"	d
H_PUT_S8	bfd/libaout.h	40;"	d
H_PUT_SIGNED_WORD	bfd/elfcode.h	159;"	d
H_PUT_SIGNED_WORD	bfd/elfcode.h	165;"	d
H_PUT_WORD	bfd/elfcode.h	158;"	d
H_PUT_WORD	bfd/elfcode.h	164;"	d
H_R8_CP	opcodes/xc16x-desc.h	/^ , H_R8_PSW = 136, H_R8_CP = 8, H_R8_MDL = 7, H_R8_MDH = 6$/;"	e	enum:r8_names
H_R8_CPUCON1	opcodes/xc16x-desc.h	/^ , H_R8_STKOV = 10, H_R8_STKUN = 11, H_R8_CPUCON1 = 12, H_R8_CPUCON2 = 13$/;"	e	enum:r8_names
H_R8_CPUCON2	opcodes/xc16x-desc.h	/^ , H_R8_STKOV = 10, H_R8_STKUN = 11, H_R8_CPUCON1 = 12, H_R8_CPUCON2 = 13$/;"	e	enum:r8_names
H_R8_CSP	opcodes/xc16x-desc.h	/^ , H_R8_MDC = 135, H_R8_SP = 9, H_R8_CSP = 4, H_R8_VECSEG = 137$/;"	e	enum:r8_names
H_R8_DPP0	opcodes/xc16x-desc.h	/^  H_R8_DPP0 = 0, H_R8_DPP1 = 1, H_R8_DPP2 = 2, H_R8_DPP3 = 3$/;"	e	enum:r8_names
H_R8_DPP1	opcodes/xc16x-desc.h	/^  H_R8_DPP0 = 0, H_R8_DPP1 = 1, H_R8_DPP2 = 2, H_R8_DPP3 = 3$/;"	e	enum:r8_names
H_R8_DPP2	opcodes/xc16x-desc.h	/^  H_R8_DPP0 = 0, H_R8_DPP1 = 1, H_R8_DPP2 = 2, H_R8_DPP3 = 3$/;"	e	enum:r8_names
H_R8_DPP3	opcodes/xc16x-desc.h	/^  H_R8_DPP0 = 0, H_R8_DPP1 = 1, H_R8_DPP2 = 2, H_R8_DPP3 = 3$/;"	e	enum:r8_names
H_R8_MDC	opcodes/xc16x-desc.h	/^ , H_R8_MDC = 135, H_R8_SP = 9, H_R8_CSP = 4, H_R8_VECSEG = 137$/;"	e	enum:r8_names
H_R8_MDH	opcodes/xc16x-desc.h	/^ , H_R8_PSW = 136, H_R8_CP = 8, H_R8_MDL = 7, H_R8_MDH = 6$/;"	e	enum:r8_names
H_R8_MDL	opcodes/xc16x-desc.h	/^ , H_R8_PSW = 136, H_R8_CP = 8, H_R8_MDL = 7, H_R8_MDH = 6$/;"	e	enum:r8_names
H_R8_ONES	opcodes/xc16x-desc.h	/^ , H_R8_ZEROS = 142, H_R8_ONES = 143, H_R8_SPSEG = 134, H_R8_TFR = 214$/;"	e	enum:r8_names
H_R8_PSW	opcodes/xc16x-desc.h	/^ , H_R8_PSW = 136, H_R8_CP = 8, H_R8_MDL = 7, H_R8_MDH = 6$/;"	e	enum:r8_names
H_R8_R0	opcodes/xc16x-desc.h	/^ , H_R8_R0 = 240, H_R8_R1 = 241, H_R8_R2 = 242, H_R8_R3 = 243$/;"	e	enum:r8_names
H_R8_R1	opcodes/xc16x-desc.h	/^ , H_R8_R0 = 240, H_R8_R1 = 241, H_R8_R2 = 242, H_R8_R3 = 243$/;"	e	enum:r8_names
H_R8_R10	opcodes/xc16x-desc.h	/^ , H_R8_R8 = 248, H_R8_R9 = 249, H_R8_R10 = 250, H_R8_R11 = 251$/;"	e	enum:r8_names
H_R8_R11	opcodes/xc16x-desc.h	/^ , H_R8_R8 = 248, H_R8_R9 = 249, H_R8_R10 = 250, H_R8_R11 = 251$/;"	e	enum:r8_names
H_R8_R12	opcodes/xc16x-desc.h	/^ , H_R8_R12 = 252, H_R8_R13 = 253, H_R8_R14 = 254, H_R8_R15 = 255$/;"	e	enum:r8_names
H_R8_R13	opcodes/xc16x-desc.h	/^ , H_R8_R12 = 252, H_R8_R13 = 253, H_R8_R14 = 254, H_R8_R15 = 255$/;"	e	enum:r8_names
H_R8_R14	opcodes/xc16x-desc.h	/^ , H_R8_R12 = 252, H_R8_R13 = 253, H_R8_R14 = 254, H_R8_R15 = 255$/;"	e	enum:r8_names
H_R8_R15	opcodes/xc16x-desc.h	/^ , H_R8_R12 = 252, H_R8_R13 = 253, H_R8_R14 = 254, H_R8_R15 = 255$/;"	e	enum:r8_names
H_R8_R2	opcodes/xc16x-desc.h	/^ , H_R8_R0 = 240, H_R8_R1 = 241, H_R8_R2 = 242, H_R8_R3 = 243$/;"	e	enum:r8_names
H_R8_R3	opcodes/xc16x-desc.h	/^ , H_R8_R0 = 240, H_R8_R1 = 241, H_R8_R2 = 242, H_R8_R3 = 243$/;"	e	enum:r8_names
H_R8_R4	opcodes/xc16x-desc.h	/^ , H_R8_R4 = 244, H_R8_R5 = 245, H_R8_R6 = 246, H_R8_R7 = 247$/;"	e	enum:r8_names
H_R8_R5	opcodes/xc16x-desc.h	/^ , H_R8_R4 = 244, H_R8_R5 = 245, H_R8_R6 = 246, H_R8_R7 = 247$/;"	e	enum:r8_names
H_R8_R6	opcodes/xc16x-desc.h	/^ , H_R8_R4 = 244, H_R8_R5 = 245, H_R8_R6 = 246, H_R8_R7 = 247$/;"	e	enum:r8_names
H_R8_R7	opcodes/xc16x-desc.h	/^ , H_R8_R4 = 244, H_R8_R5 = 245, H_R8_R6 = 246, H_R8_R7 = 247$/;"	e	enum:r8_names
H_R8_R8	opcodes/xc16x-desc.h	/^ , H_R8_R8 = 248, H_R8_R9 = 249, H_R8_R10 = 250, H_R8_R11 = 251$/;"	e	enum:r8_names
H_R8_R9	opcodes/xc16x-desc.h	/^ , H_R8_R8 = 248, H_R8_R9 = 249, H_R8_R10 = 250, H_R8_R11 = 251$/;"	e	enum:r8_names
H_R8_SP	opcodes/xc16x-desc.h	/^ , H_R8_MDC = 135, H_R8_SP = 9, H_R8_CSP = 4, H_R8_VECSEG = 137$/;"	e	enum:r8_names
H_R8_SPSEG	opcodes/xc16x-desc.h	/^ , H_R8_ZEROS = 142, H_R8_ONES = 143, H_R8_SPSEG = 134, H_R8_TFR = 214$/;"	e	enum:r8_names
H_R8_STKOV	opcodes/xc16x-desc.h	/^ , H_R8_STKOV = 10, H_R8_STKUN = 11, H_R8_CPUCON1 = 12, H_R8_CPUCON2 = 13$/;"	e	enum:r8_names
H_R8_STKUN	opcodes/xc16x-desc.h	/^ , H_R8_STKOV = 10, H_R8_STKUN = 11, H_R8_CPUCON1 = 12, H_R8_CPUCON2 = 13$/;"	e	enum:r8_names
H_R8_TFR	opcodes/xc16x-desc.h	/^ , H_R8_ZEROS = 142, H_R8_ONES = 143, H_R8_SPSEG = 134, H_R8_TFR = 214$/;"	e	enum:r8_names
H_R8_VECSEG	opcodes/xc16x-desc.h	/^ , H_R8_MDC = 135, H_R8_SP = 9, H_R8_CSP = 4, H_R8_VECSEG = 137$/;"	e	enum:r8_names
H_R8_ZEROS	opcodes/xc16x-desc.h	/^ , H_R8_ZEROS = 142, H_R8_ONES = 143, H_R8_SPSEG = 134, H_R8_TFR = 214$/;"	e	enum:r8_names
H_RBJ_PSW	opcodes/xstormy16-desc.h	/^ , H_RBJ_PSW = 6, H_RBJ_SP = 7$/;"	e	enum:gr_rb_names
H_RBJ_R10	opcodes/xstormy16-desc.h	/^  H_RBJ_R8 = 0, H_RBJ_R9 = 1, H_RBJ_R10 = 2, H_RBJ_R11 = 3$/;"	e	enum:gr_rb_names
H_RBJ_R11	opcodes/xstormy16-desc.h	/^  H_RBJ_R8 = 0, H_RBJ_R9 = 1, H_RBJ_R10 = 2, H_RBJ_R11 = 3$/;"	e	enum:gr_rb_names
H_RBJ_R12	opcodes/xstormy16-desc.h	/^ , H_RBJ_R12 = 4, H_RBJ_R13 = 5, H_RBJ_R14 = 6, H_RBJ_R15 = 7$/;"	e	enum:gr_rb_names
H_RBJ_R13	opcodes/xstormy16-desc.h	/^ , H_RBJ_R12 = 4, H_RBJ_R13 = 5, H_RBJ_R14 = 6, H_RBJ_R15 = 7$/;"	e	enum:gr_rb_names
H_RBJ_R14	opcodes/xstormy16-desc.h	/^ , H_RBJ_R12 = 4, H_RBJ_R13 = 5, H_RBJ_R14 = 6, H_RBJ_R15 = 7$/;"	e	enum:gr_rb_names
H_RBJ_R15	opcodes/xstormy16-desc.h	/^ , H_RBJ_R12 = 4, H_RBJ_R13 = 5, H_RBJ_R14 = 6, H_RBJ_R15 = 7$/;"	e	enum:gr_rb_names
H_RBJ_R8	opcodes/xstormy16-desc.h	/^  H_RBJ_R8 = 0, H_RBJ_R9 = 1, H_RBJ_R10 = 2, H_RBJ_R11 = 3$/;"	e	enum:gr_rb_names
H_RBJ_R9	opcodes/xstormy16-desc.h	/^  H_RBJ_R8 = 0, H_RBJ_R9 = 1, H_RBJ_R10 = 2, H_RBJ_R11 = 3$/;"	e	enum:gr_rb_names
H_RBJ_SP	opcodes/xstormy16-desc.h	/^ , H_RBJ_PSW = 6, H_RBJ_SP = 7$/;"	e	enum:gr_rb_names
H_REG01_0X1	opcodes/xc16x-desc.h	/^  H_REG01_0X1 = 1, H_REG01_0X2 = 2, H_REG01_0X3 = 3, H_REG01_0X4 = 4$/;"	e	enum:reg0_name1
H_REG01_0X2	opcodes/xc16x-desc.h	/^  H_REG01_0X1 = 1, H_REG01_0X2 = 2, H_REG01_0X3 = 3, H_REG01_0X4 = 4$/;"	e	enum:reg0_name1
H_REG01_0X3	opcodes/xc16x-desc.h	/^  H_REG01_0X1 = 1, H_REG01_0X2 = 2, H_REG01_0X3 = 3, H_REG01_0X4 = 4$/;"	e	enum:reg0_name1
H_REG01_0X4	opcodes/xc16x-desc.h	/^  H_REG01_0X1 = 1, H_REG01_0X2 = 2, H_REG01_0X3 = 3, H_REG01_0X4 = 4$/;"	e	enum:reg0_name1
H_REG01_0X5	opcodes/xc16x-desc.h	/^ , H_REG01_0X5 = 5, H_REG01_0X6 = 6, H_REG01_0X7 = 7, H_REG01_1 = 1$/;"	e	enum:reg0_name1
H_REG01_0X6	opcodes/xc16x-desc.h	/^ , H_REG01_0X5 = 5, H_REG01_0X6 = 6, H_REG01_0X7 = 7, H_REG01_1 = 1$/;"	e	enum:reg0_name1
H_REG01_0X7	opcodes/xc16x-desc.h	/^ , H_REG01_0X5 = 5, H_REG01_0X6 = 6, H_REG01_0X7 = 7, H_REG01_1 = 1$/;"	e	enum:reg0_name1
H_REG01_1	opcodes/xc16x-desc.h	/^ , H_REG01_0X5 = 5, H_REG01_0X6 = 6, H_REG01_0X7 = 7, H_REG01_1 = 1$/;"	e	enum:reg0_name1
H_REG01_2	opcodes/xc16x-desc.h	/^ , H_REG01_2 = 2, H_REG01_3 = 3, H_REG01_4 = 4, H_REG01_5 = 5$/;"	e	enum:reg0_name1
H_REG01_3	opcodes/xc16x-desc.h	/^ , H_REG01_2 = 2, H_REG01_3 = 3, H_REG01_4 = 4, H_REG01_5 = 5$/;"	e	enum:reg0_name1
H_REG01_4	opcodes/xc16x-desc.h	/^ , H_REG01_2 = 2, H_REG01_3 = 3, H_REG01_4 = 4, H_REG01_5 = 5$/;"	e	enum:reg0_name1
H_REG01_5	opcodes/xc16x-desc.h	/^ , H_REG01_2 = 2, H_REG01_3 = 3, H_REG01_4 = 4, H_REG01_5 = 5$/;"	e	enum:reg0_name1
H_REG01_6	opcodes/xc16x-desc.h	/^ , H_REG01_6 = 6, H_REG01_7 = 7$/;"	e	enum:reg0_name1
H_REG01_7	opcodes/xc16x-desc.h	/^ , H_REG01_6 = 6, H_REG01_7 = 7$/;"	e	enum:reg0_name1
H_REG0_0X1	opcodes/xc16x-desc.h	/^  H_REG0_0X1 = 1, H_REG0_0X2 = 2, H_REG0_0X3 = 3, H_REG0_0X4 = 4$/;"	e	enum:reg0_name
H_REG0_0X2	opcodes/xc16x-desc.h	/^  H_REG0_0X1 = 1, H_REG0_0X2 = 2, H_REG0_0X3 = 3, H_REG0_0X4 = 4$/;"	e	enum:reg0_name
H_REG0_0X3	opcodes/xc16x-desc.h	/^  H_REG0_0X1 = 1, H_REG0_0X2 = 2, H_REG0_0X3 = 3, H_REG0_0X4 = 4$/;"	e	enum:reg0_name
H_REG0_0X4	opcodes/xc16x-desc.h	/^  H_REG0_0X1 = 1, H_REG0_0X2 = 2, H_REG0_0X3 = 3, H_REG0_0X4 = 4$/;"	e	enum:reg0_name
H_REG0_0X5	opcodes/xc16x-desc.h	/^ , H_REG0_0X5 = 5, H_REG0_0X6 = 6, H_REG0_0X7 = 7, H_REG0_0X8 = 8$/;"	e	enum:reg0_name
H_REG0_0X6	opcodes/xc16x-desc.h	/^ , H_REG0_0X5 = 5, H_REG0_0X6 = 6, H_REG0_0X7 = 7, H_REG0_0X8 = 8$/;"	e	enum:reg0_name
H_REG0_0X7	opcodes/xc16x-desc.h	/^ , H_REG0_0X5 = 5, H_REG0_0X6 = 6, H_REG0_0X7 = 7, H_REG0_0X8 = 8$/;"	e	enum:reg0_name
H_REG0_0X8	opcodes/xc16x-desc.h	/^ , H_REG0_0X5 = 5, H_REG0_0X6 = 6, H_REG0_0X7 = 7, H_REG0_0X8 = 8$/;"	e	enum:reg0_name
H_REG0_0X9	opcodes/xc16x-desc.h	/^ , H_REG0_0X9 = 9, H_REG0_0XA = 10, H_REG0_0XB = 11, H_REG0_0XC = 12$/;"	e	enum:reg0_name
H_REG0_0XA	opcodes/xc16x-desc.h	/^ , H_REG0_0X9 = 9, H_REG0_0XA = 10, H_REG0_0XB = 11, H_REG0_0XC = 12$/;"	e	enum:reg0_name
H_REG0_0XB	opcodes/xc16x-desc.h	/^ , H_REG0_0X9 = 9, H_REG0_0XA = 10, H_REG0_0XB = 11, H_REG0_0XC = 12$/;"	e	enum:reg0_name
H_REG0_0XC	opcodes/xc16x-desc.h	/^ , H_REG0_0X9 = 9, H_REG0_0XA = 10, H_REG0_0XB = 11, H_REG0_0XC = 12$/;"	e	enum:reg0_name
H_REG0_0XD	opcodes/xc16x-desc.h	/^ , H_REG0_0XD = 13, H_REG0_0XE = 14, H_REG0_0XF = 15, H_REG0_1 = 1$/;"	e	enum:reg0_name
H_REG0_0XE	opcodes/xc16x-desc.h	/^ , H_REG0_0XD = 13, H_REG0_0XE = 14, H_REG0_0XF = 15, H_REG0_1 = 1$/;"	e	enum:reg0_name
H_REG0_0XF	opcodes/xc16x-desc.h	/^ , H_REG0_0XD = 13, H_REG0_0XE = 14, H_REG0_0XF = 15, H_REG0_1 = 1$/;"	e	enum:reg0_name
H_REG0_1	opcodes/xc16x-desc.h	/^ , H_REG0_0XD = 13, H_REG0_0XE = 14, H_REG0_0XF = 15, H_REG0_1 = 1$/;"	e	enum:reg0_name
H_REG0_10	opcodes/xc16x-desc.h	/^ , H_REG0_10 = 10, H_REG0_11 = 11, H_REG0_12 = 12, H_REG0_13 = 13$/;"	e	enum:reg0_name
H_REG0_11	opcodes/xc16x-desc.h	/^ , H_REG0_10 = 10, H_REG0_11 = 11, H_REG0_12 = 12, H_REG0_13 = 13$/;"	e	enum:reg0_name
H_REG0_12	opcodes/xc16x-desc.h	/^ , H_REG0_10 = 10, H_REG0_11 = 11, H_REG0_12 = 12, H_REG0_13 = 13$/;"	e	enum:reg0_name
H_REG0_13	opcodes/xc16x-desc.h	/^ , H_REG0_10 = 10, H_REG0_11 = 11, H_REG0_12 = 12, H_REG0_13 = 13$/;"	e	enum:reg0_name
H_REG0_14	opcodes/xc16x-desc.h	/^ , H_REG0_14 = 14, H_REG0_15 = 15$/;"	e	enum:reg0_name
H_REG0_15	opcodes/xc16x-desc.h	/^ , H_REG0_14 = 14, H_REG0_15 = 15$/;"	e	enum:reg0_name
H_REG0_2	opcodes/xc16x-desc.h	/^ , H_REG0_2 = 2, H_REG0_3 = 3, H_REG0_4 = 4, H_REG0_5 = 5$/;"	e	enum:reg0_name
H_REG0_3	opcodes/xc16x-desc.h	/^ , H_REG0_2 = 2, H_REG0_3 = 3, H_REG0_4 = 4, H_REG0_5 = 5$/;"	e	enum:reg0_name
H_REG0_4	opcodes/xc16x-desc.h	/^ , H_REG0_2 = 2, H_REG0_3 = 3, H_REG0_4 = 4, H_REG0_5 = 5$/;"	e	enum:reg0_name
H_REG0_5	opcodes/xc16x-desc.h	/^ , H_REG0_2 = 2, H_REG0_3 = 3, H_REG0_4 = 4, H_REG0_5 = 5$/;"	e	enum:reg0_name
H_REG0_6	opcodes/xc16x-desc.h	/^ , H_REG0_6 = 6, H_REG0_7 = 7, H_REG0_8 = 8, H_REG0_9 = 9$/;"	e	enum:reg0_name
H_REG0_7	opcodes/xc16x-desc.h	/^ , H_REG0_6 = 6, H_REG0_7 = 7, H_REG0_8 = 8, H_REG0_9 = 9$/;"	e	enum:reg0_name
H_REG0_8	opcodes/xc16x-desc.h	/^ , H_REG0_6 = 6, H_REG0_7 = 7, H_REG0_8 = 8, H_REG0_9 = 9$/;"	e	enum:reg0_name
H_REG0_9	opcodes/xc16x-desc.h	/^ , H_REG0_6 = 6, H_REG0_7 = 7, H_REG0_8 = 8, H_REG0_9 = 9$/;"	e	enum:reg0_name
H_REGBMEM8_CP	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_PSW = 136, H_REGBMEM8_CP = 8, H_REGBMEM8_MDL = 7, H_REGBMEM8_MDH = 6$/;"	e	enum:regbmem8_names
H_REGBMEM8_CPUCON1	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_STKOV = 10, H_REGBMEM8_STKUN = 11, H_REGBMEM8_CPUCON1 = 12, H_REGBMEM8_CPUCON2 = 13$/;"	e	enum:regbmem8_names
H_REGBMEM8_CPUCON2	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_STKOV = 10, H_REGBMEM8_STKUN = 11, H_REGBMEM8_CPUCON1 = 12, H_REGBMEM8_CPUCON2 = 13$/;"	e	enum:regbmem8_names
H_REGBMEM8_CSP	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_MDC = 135, H_REGBMEM8_SP = 9, H_REGBMEM8_CSP = 4, H_REGBMEM8_VECSEG = 137$/;"	e	enum:regbmem8_names
H_REGBMEM8_DPP0	opcodes/xc16x-desc.h	/^  H_REGBMEM8_DPP0 = 0, H_REGBMEM8_DPP1 = 1, H_REGBMEM8_DPP2 = 2, H_REGBMEM8_DPP3 = 3$/;"	e	enum:regbmem8_names
H_REGBMEM8_DPP1	opcodes/xc16x-desc.h	/^  H_REGBMEM8_DPP0 = 0, H_REGBMEM8_DPP1 = 1, H_REGBMEM8_DPP2 = 2, H_REGBMEM8_DPP3 = 3$/;"	e	enum:regbmem8_names
H_REGBMEM8_DPP2	opcodes/xc16x-desc.h	/^  H_REGBMEM8_DPP0 = 0, H_REGBMEM8_DPP1 = 1, H_REGBMEM8_DPP2 = 2, H_REGBMEM8_DPP3 = 3$/;"	e	enum:regbmem8_names
H_REGBMEM8_DPP3	opcodes/xc16x-desc.h	/^  H_REGBMEM8_DPP0 = 0, H_REGBMEM8_DPP1 = 1, H_REGBMEM8_DPP2 = 2, H_REGBMEM8_DPP3 = 3$/;"	e	enum:regbmem8_names
H_REGBMEM8_MDC	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_MDC = 135, H_REGBMEM8_SP = 9, H_REGBMEM8_CSP = 4, H_REGBMEM8_VECSEG = 137$/;"	e	enum:regbmem8_names
H_REGBMEM8_MDH	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_PSW = 136, H_REGBMEM8_CP = 8, H_REGBMEM8_MDL = 7, H_REGBMEM8_MDH = 6$/;"	e	enum:regbmem8_names
H_REGBMEM8_MDL	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_PSW = 136, H_REGBMEM8_CP = 8, H_REGBMEM8_MDL = 7, H_REGBMEM8_MDH = 6$/;"	e	enum:regbmem8_names
H_REGBMEM8_ONES	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_ZEROS = 142, H_REGBMEM8_ONES = 143, H_REGBMEM8_SPSEG = 134, H_REGBMEM8_TFR = 214$/;"	e	enum:regbmem8_names
H_REGBMEM8_PSW	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_PSW = 136, H_REGBMEM8_CP = 8, H_REGBMEM8_MDL = 7, H_REGBMEM8_MDH = 6$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH0	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL0 = 240, H_REGBMEM8_RH0 = 241, H_REGBMEM8_RL1 = 242, H_REGBMEM8_RH1 = 243$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH1	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL0 = 240, H_REGBMEM8_RH0 = 241, H_REGBMEM8_RL1 = 242, H_REGBMEM8_RH1 = 243$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH2	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL2 = 244, H_REGBMEM8_RH2 = 245, H_REGBMEM8_RL3 = 246, H_REGBMEM8_RH3 = 247$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH3	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL2 = 244, H_REGBMEM8_RH2 = 245, H_REGBMEM8_RL3 = 246, H_REGBMEM8_RH3 = 247$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH4	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL4 = 248, H_REGBMEM8_RH4 = 249, H_REGBMEM8_RL5 = 250, H_REGBMEM8_RH5 = 251$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH5	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL4 = 248, H_REGBMEM8_RH4 = 249, H_REGBMEM8_RL5 = 250, H_REGBMEM8_RH5 = 251$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH6	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL6 = 252, H_REGBMEM8_RH6 = 253, H_REGBMEM8_RL7 = 254, H_REGBMEM8_RH7 = 255$/;"	e	enum:regbmem8_names
H_REGBMEM8_RH7	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL6 = 252, H_REGBMEM8_RH6 = 253, H_REGBMEM8_RL7 = 254, H_REGBMEM8_RH7 = 255$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL0	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL0 = 240, H_REGBMEM8_RH0 = 241, H_REGBMEM8_RL1 = 242, H_REGBMEM8_RH1 = 243$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL1	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL0 = 240, H_REGBMEM8_RH0 = 241, H_REGBMEM8_RL1 = 242, H_REGBMEM8_RH1 = 243$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL2	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL2 = 244, H_REGBMEM8_RH2 = 245, H_REGBMEM8_RL3 = 246, H_REGBMEM8_RH3 = 247$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL3	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL2 = 244, H_REGBMEM8_RH2 = 245, H_REGBMEM8_RL3 = 246, H_REGBMEM8_RH3 = 247$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL4	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL4 = 248, H_REGBMEM8_RH4 = 249, H_REGBMEM8_RL5 = 250, H_REGBMEM8_RH5 = 251$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL5	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL4 = 248, H_REGBMEM8_RH4 = 249, H_REGBMEM8_RL5 = 250, H_REGBMEM8_RH5 = 251$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL6	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL6 = 252, H_REGBMEM8_RH6 = 253, H_REGBMEM8_RL7 = 254, H_REGBMEM8_RH7 = 255$/;"	e	enum:regbmem8_names
H_REGBMEM8_RL7	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_RL6 = 252, H_REGBMEM8_RH6 = 253, H_REGBMEM8_RL7 = 254, H_REGBMEM8_RH7 = 255$/;"	e	enum:regbmem8_names
H_REGBMEM8_SP	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_MDC = 135, H_REGBMEM8_SP = 9, H_REGBMEM8_CSP = 4, H_REGBMEM8_VECSEG = 137$/;"	e	enum:regbmem8_names
H_REGBMEM8_SPSEG	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_ZEROS = 142, H_REGBMEM8_ONES = 143, H_REGBMEM8_SPSEG = 134, H_REGBMEM8_TFR = 214$/;"	e	enum:regbmem8_names
H_REGBMEM8_STKOV	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_STKOV = 10, H_REGBMEM8_STKUN = 11, H_REGBMEM8_CPUCON1 = 12, H_REGBMEM8_CPUCON2 = 13$/;"	e	enum:regbmem8_names
H_REGBMEM8_STKUN	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_STKOV = 10, H_REGBMEM8_STKUN = 11, H_REGBMEM8_CPUCON1 = 12, H_REGBMEM8_CPUCON2 = 13$/;"	e	enum:regbmem8_names
H_REGBMEM8_TFR	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_ZEROS = 142, H_REGBMEM8_ONES = 143, H_REGBMEM8_SPSEG = 134, H_REGBMEM8_TFR = 214$/;"	e	enum:regbmem8_names
H_REGBMEM8_VECSEG	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_MDC = 135, H_REGBMEM8_SP = 9, H_REGBMEM8_CSP = 4, H_REGBMEM8_VECSEG = 137$/;"	e	enum:regbmem8_names
H_REGBMEM8_ZEROS	opcodes/xc16x-desc.h	/^ , H_REGBMEM8_ZEROS = 142, H_REGBMEM8_ONES = 143, H_REGBMEM8_SPSEG = 134, H_REGBMEM8_TFR = 214$/;"	e	enum:regbmem8_names
H_REGDIV8_R0	opcodes/xc16x-desc.h	/^  H_REGDIV8_R0 = 0, H_REGDIV8_R1 = 17, H_REGDIV8_R2 = 34, H_REGDIV8_R3 = 51$/;"	e	enum:regdiv8_names
H_REGDIV8_R1	opcodes/xc16x-desc.h	/^  H_REGDIV8_R0 = 0, H_REGDIV8_R1 = 17, H_REGDIV8_R2 = 34, H_REGDIV8_R3 = 51$/;"	e	enum:regdiv8_names
H_REGDIV8_R10	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R8 = 136, H_REGDIV8_R9 = 153, H_REGDIV8_R10 = 170, H_REGDIV8_R11 = 187$/;"	e	enum:regdiv8_names
H_REGDIV8_R11	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R8 = 136, H_REGDIV8_R9 = 153, H_REGDIV8_R10 = 170, H_REGDIV8_R11 = 187$/;"	e	enum:regdiv8_names
H_REGDIV8_R12	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R12 = 204, H_REGDIV8_R13 = 221, H_REGDIV8_R14 = 238, H_REGDIV8_R15 = 255$/;"	e	enum:regdiv8_names
H_REGDIV8_R13	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R12 = 204, H_REGDIV8_R13 = 221, H_REGDIV8_R14 = 238, H_REGDIV8_R15 = 255$/;"	e	enum:regdiv8_names
H_REGDIV8_R14	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R12 = 204, H_REGDIV8_R13 = 221, H_REGDIV8_R14 = 238, H_REGDIV8_R15 = 255$/;"	e	enum:regdiv8_names
H_REGDIV8_R15	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R12 = 204, H_REGDIV8_R13 = 221, H_REGDIV8_R14 = 238, H_REGDIV8_R15 = 255$/;"	e	enum:regdiv8_names
H_REGDIV8_R2	opcodes/xc16x-desc.h	/^  H_REGDIV8_R0 = 0, H_REGDIV8_R1 = 17, H_REGDIV8_R2 = 34, H_REGDIV8_R3 = 51$/;"	e	enum:regdiv8_names
H_REGDIV8_R3	opcodes/xc16x-desc.h	/^  H_REGDIV8_R0 = 0, H_REGDIV8_R1 = 17, H_REGDIV8_R2 = 34, H_REGDIV8_R3 = 51$/;"	e	enum:regdiv8_names
H_REGDIV8_R4	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R4 = 68, H_REGDIV8_R5 = 85, H_REGDIV8_R6 = 102, H_REGDIV8_R7 = 119$/;"	e	enum:regdiv8_names
H_REGDIV8_R5	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R4 = 68, H_REGDIV8_R5 = 85, H_REGDIV8_R6 = 102, H_REGDIV8_R7 = 119$/;"	e	enum:regdiv8_names
H_REGDIV8_R6	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R4 = 68, H_REGDIV8_R5 = 85, H_REGDIV8_R6 = 102, H_REGDIV8_R7 = 119$/;"	e	enum:regdiv8_names
H_REGDIV8_R7	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R4 = 68, H_REGDIV8_R5 = 85, H_REGDIV8_R6 = 102, H_REGDIV8_R7 = 119$/;"	e	enum:regdiv8_names
H_REGDIV8_R8	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R8 = 136, H_REGDIV8_R9 = 153, H_REGDIV8_R10 = 170, H_REGDIV8_R11 = 187$/;"	e	enum:regdiv8_names
H_REGDIV8_R9	opcodes/xc16x-desc.h	/^ , H_REGDIV8_R8 = 136, H_REGDIV8_R9 = 153, H_REGDIV8_R10 = 170, H_REGDIV8_R11 = 187$/;"	e	enum:regdiv8_names
H_REGISTERS_A1	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R61 = 61, H_REGISTERS_R62 = 62, H_REGISTERS_R63 = 63, H_REGISTERS_A1 = 0$/;"	e	enum:gr_names
H_REGISTERS_A2	opcodes/epiphany-desc.h	/^ , H_REGISTERS_A2 = 1, H_REGISTERS_A3 = 2, H_REGISTERS_A4 = 3, H_REGISTERS_V1 = 4$/;"	e	enum:gr_names
H_REGISTERS_A3	opcodes/epiphany-desc.h	/^ , H_REGISTERS_A2 = 1, H_REGISTERS_A3 = 2, H_REGISTERS_A4 = 3, H_REGISTERS_V1 = 4$/;"	e	enum:gr_names
H_REGISTERS_A4	opcodes/epiphany-desc.h	/^ , H_REGISTERS_A2 = 1, H_REGISTERS_A3 = 2, H_REGISTERS_A4 = 3, H_REGISTERS_V1 = 4$/;"	e	enum:gr_names
H_REGISTERS_ADCCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_ADCL = 81, H_REGISTERS_ADCCFG = 82, H_REGISTERS_ADCTMR = 83, H_REGISTERS_T2CNTH = 84$/;"	e	enum:register_names
H_REGISTERS_ADCH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CFG1L = 77, H_REGISTERS_T1CFG2H = 78, H_REGISTERS_T1CFG2L = 79, H_REGISTERS_ADCH = 80$/;"	e	enum:register_names
H_REGISTERS_ADCL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_ADCL = 81, H_REGISTERS_ADCCFG = 82, H_REGISTERS_ADCTMR = 83, H_REGISTERS_T2CNTH = 84$/;"	e	enum:register_names
H_REGISTERS_ADCTMR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_ADCL = 81, H_REGISTERS_ADCCFG = 82, H_REGISTERS_ADCTMR = 83, H_REGISTERS_T2CNTH = 84$/;"	e	enum:register_names
H_REGISTERS_ADDRH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPDREG = 14, H_REGISTERS_MULH = 15, H_REGISTERS_ADDRH = 16, H_REGISTERS_ADDRL = 17$/;"	e	enum:register_names
H_REGISTERS_ADDRL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPDREG = 14, H_REGISTERS_MULH = 15, H_REGISTERS_ADDRH = 16, H_REGISTERS_ADDRL = 17$/;"	e	enum:register_names
H_REGISTERS_ADDRSEL	opcodes/ip2k-desc.h	/^  H_REGISTERS_ADDRSEL = 2, H_REGISTERS_ADDRX = 3, H_REGISTERS_IPH = 4, H_REGISTERS_IPL = 5$/;"	e	enum:register_names
H_REGISTERS_ADDRX	opcodes/ip2k-desc.h	/^  H_REGISTERS_ADDRSEL = 2, H_REGISTERS_ADDRX = 3, H_REGISTERS_IPH = 4, H_REGISTERS_IPL = 5$/;"	e	enum:register_names
H_REGISTERS_CALLH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2INTE = 123, H_REGISTERS_S2MODE = 124, H_REGISTERS_S2SMASK = 125, H_REGISTERS_CALLH = 126$/;"	e	enum:register_names
H_REGISTERS_CALLL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_CALLL = 127$/;"	e	enum:register_names
H_REGISTERS_CMPCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_CMPCFG = 111, H_REGISTERS_S2TMRH = 112, H_REGISTERS_S2TMRL = 113, H_REGISTERS_S2TBUFH = 114$/;"	e	enum:register_names
H_REGISTERS_DATAH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_DATAH = 18, H_REGISTERS_DATAL = 19, H_REGISTERS_INTVECH = 20, H_REGISTERS_INTVECL = 21$/;"	e	enum:register_names
H_REGISTERS_DATAL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_DATAH = 18, H_REGISTERS_DATAL = 19, H_REGISTERS_INTVECH = 20, H_REGISTERS_INTVECL = 21$/;"	e	enum:register_names
H_REGISTERS_DPH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_WREG = 10, H_REGISTERS_STATUS = 11, H_REGISTERS_DPH = 12, H_REGISTERS_DPL = 13$/;"	e	enum:register_names
H_REGISTERS_DPL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_WREG = 10, H_REGISTERS_STATUS = 11, H_REGISTERS_DPH = 12, H_REGISTERS_DPL = 13$/;"	e	enum:register_names
H_REGISTERS_EMCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_FCFG = 26, H_REGISTERS_TCTRL = 27, H_REGISTERS_XCFG = 28, H_REGISTERS_EMCFG = 29$/;"	e	enum:register_names
H_REGISTERS_FCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_FCFG = 26, H_REGISTERS_TCTRL = 27, H_REGISTERS_XCFG = 28, H_REGISTERS_EMCFG = 29$/;"	e	enum:register_names
H_REGISTERS_FP	opcodes/epiphany-desc.h	/^  H_REGISTERS_FP = 11, H_REGISTERS_SP = 13, H_REGISTERS_LR = 14, H_REGISTERS_R0 = 0$/;"	e	enum:gr_names
H_REGISTERS_INTE	opcodes/ip2k-desc.h	/^ , H_REGISTERS_INTSPD = 22, H_REGISTERS_INTF = 23, H_REGISTERS_INTE = 24, H_REGISTERS_INTED = 25$/;"	e	enum:register_names
H_REGISTERS_INTED	opcodes/ip2k-desc.h	/^ , H_REGISTERS_INTSPD = 22, H_REGISTERS_INTF = 23, H_REGISTERS_INTE = 24, H_REGISTERS_INTED = 25$/;"	e	enum:register_names
H_REGISTERS_INTF	opcodes/ip2k-desc.h	/^ , H_REGISTERS_INTSPD = 22, H_REGISTERS_INTF = 23, H_REGISTERS_INTE = 24, H_REGISTERS_INTED = 25$/;"	e	enum:register_names
H_REGISTERS_INTSPD	opcodes/ip2k-desc.h	/^ , H_REGISTERS_INTSPD = 22, H_REGISTERS_INTF = 23, H_REGISTERS_INTE = 24, H_REGISTERS_INTED = 25$/;"	e	enum:register_names
H_REGISTERS_INTVECH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_DATAH = 18, H_REGISTERS_DATAL = 19, H_REGISTERS_INTVECH = 20, H_REGISTERS_INTVECL = 21$/;"	e	enum:register_names
H_REGISTERS_INTVECL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_DATAH = 18, H_REGISTERS_DATAL = 19, H_REGISTERS_INTVECH = 20, H_REGISTERS_INTVECL = 21$/;"	e	enum:register_names
H_REGISTERS_IP	opcodes/epiphany-desc.h	/^ , H_REGISTERS_SL = 10, H_REGISTERS_IP = 12$/;"	e	enum:gr_names
H_REGISTERS_IPCH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_IPCH = 30, H_REGISTERS_IPCL = 31, H_REGISTERS_RAIN = 32, H_REGISTERS_RAOUT = 33$/;"	e	enum:register_names
H_REGISTERS_IPCL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_IPCH = 30, H_REGISTERS_IPCL = 31, H_REGISTERS_RAIN = 32, H_REGISTERS_RAOUT = 33$/;"	e	enum:register_names
H_REGISTERS_IPH	opcodes/ip2k-desc.h	/^  H_REGISTERS_ADDRSEL = 2, H_REGISTERS_ADDRX = 3, H_REGISTERS_IPH = 4, H_REGISTERS_IPL = 5$/;"	e	enum:register_names
H_REGISTERS_IPL	opcodes/ip2k-desc.h	/^  H_REGISTERS_ADDRSEL = 2, H_REGISTERS_ADDRX = 3, H_REGISTERS_IPH = 4, H_REGISTERS_IPL = 5$/;"	e	enum:register_names
H_REGISTERS_LFSRA	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RCDIR = 42, H_REGISTERS_LFSRA = 43, H_REGISTERS_RDIN = 44, H_REGISTERS_RDOUT = 45$/;"	e	enum:register_names
H_REGISTERS_LFSRH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RADIR = 34, H_REGISTERS_LFSRH = 35, H_REGISTERS_RBIN = 36, H_REGISTERS_RBOUT = 37$/;"	e	enum:register_names
H_REGISTERS_LFSRL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RBDIR = 38, H_REGISTERS_LFSRL = 39, H_REGISTERS_RCIN = 40, H_REGISTERS_RCOUT = 41$/;"	e	enum:register_names
H_REGISTERS_LR	opcodes/epiphany-desc.h	/^  H_REGISTERS_FP = 11, H_REGISTERS_SP = 13, H_REGISTERS_LR = 14, H_REGISTERS_R0 = 0$/;"	e	enum:gr_names
H_REGISTERS_MULH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPDREG = 14, H_REGISTERS_MULH = 15, H_REGISTERS_ADDRH = 16, H_REGISTERS_ADDRL = 17$/;"	e	enum:register_names
H_REGISTERS_PCH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPH = 6, H_REGISTERS_SPL = 7, H_REGISTERS_PCH = 8, H_REGISTERS_PCL = 9$/;"	e	enum:register_names
H_REGISTERS_PCL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPH = 6, H_REGISTERS_SPL = 7, H_REGISTERS_PCH = 8, H_REGISTERS_PCL = 9$/;"	e	enum:register_names
H_REGISTERS_PSPCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1INTE = 107, H_REGISTERS_S1MODE = 108, H_REGISTERS_S1SMASK = 109, H_REGISTERS_PSPCFG = 110$/;"	e	enum:register_names
H_REGISTERS_R0	opcodes/epiphany-desc.h	/^  H_REGISTERS_FP = 11, H_REGISTERS_SP = 13, H_REGISTERS_LR = 14, H_REGISTERS_R0 = 0$/;"	e	enum:gr_names
H_REGISTERS_R1	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R1 = 1, H_REGISTERS_R2 = 2, H_REGISTERS_R3 = 3, H_REGISTERS_R4 = 4$/;"	e	enum:gr_names
H_REGISTERS_R10	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R9 = 9, H_REGISTERS_R10 = 10, H_REGISTERS_R11 = 11, H_REGISTERS_R12 = 12$/;"	e	enum:gr_names
H_REGISTERS_R11	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R9 = 9, H_REGISTERS_R10 = 10, H_REGISTERS_R11 = 11, H_REGISTERS_R12 = 12$/;"	e	enum:gr_names
H_REGISTERS_R12	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R9 = 9, H_REGISTERS_R10 = 10, H_REGISTERS_R11 = 11, H_REGISTERS_R12 = 12$/;"	e	enum:gr_names
H_REGISTERS_R13	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R13 = 13, H_REGISTERS_R14 = 14, H_REGISTERS_R15 = 15, H_REGISTERS_R16 = 16$/;"	e	enum:gr_names
H_REGISTERS_R14	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R13 = 13, H_REGISTERS_R14 = 14, H_REGISTERS_R15 = 15, H_REGISTERS_R16 = 16$/;"	e	enum:gr_names
H_REGISTERS_R15	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R13 = 13, H_REGISTERS_R14 = 14, H_REGISTERS_R15 = 15, H_REGISTERS_R16 = 16$/;"	e	enum:gr_names
H_REGISTERS_R16	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R13 = 13, H_REGISTERS_R14 = 14, H_REGISTERS_R15 = 15, H_REGISTERS_R16 = 16$/;"	e	enum:gr_names
H_REGISTERS_R17	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R17 = 17, H_REGISTERS_R18 = 18, H_REGISTERS_R19 = 19, H_REGISTERS_R20 = 20$/;"	e	enum:gr_names
H_REGISTERS_R18	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R17 = 17, H_REGISTERS_R18 = 18, H_REGISTERS_R19 = 19, H_REGISTERS_R20 = 20$/;"	e	enum:gr_names
H_REGISTERS_R19	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R17 = 17, H_REGISTERS_R18 = 18, H_REGISTERS_R19 = 19, H_REGISTERS_R20 = 20$/;"	e	enum:gr_names
H_REGISTERS_R2	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R1 = 1, H_REGISTERS_R2 = 2, H_REGISTERS_R3 = 3, H_REGISTERS_R4 = 4$/;"	e	enum:gr_names
H_REGISTERS_R20	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R17 = 17, H_REGISTERS_R18 = 18, H_REGISTERS_R19 = 19, H_REGISTERS_R20 = 20$/;"	e	enum:gr_names
H_REGISTERS_R21	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R21 = 21, H_REGISTERS_R22 = 22, H_REGISTERS_R23 = 23, H_REGISTERS_R24 = 24$/;"	e	enum:gr_names
H_REGISTERS_R22	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R21 = 21, H_REGISTERS_R22 = 22, H_REGISTERS_R23 = 23, H_REGISTERS_R24 = 24$/;"	e	enum:gr_names
H_REGISTERS_R23	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R21 = 21, H_REGISTERS_R22 = 22, H_REGISTERS_R23 = 23, H_REGISTERS_R24 = 24$/;"	e	enum:gr_names
H_REGISTERS_R24	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R21 = 21, H_REGISTERS_R22 = 22, H_REGISTERS_R23 = 23, H_REGISTERS_R24 = 24$/;"	e	enum:gr_names
H_REGISTERS_R25	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R25 = 25, H_REGISTERS_R26 = 26, H_REGISTERS_R27 = 27, H_REGISTERS_R28 = 28$/;"	e	enum:gr_names
H_REGISTERS_R26	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R25 = 25, H_REGISTERS_R26 = 26, H_REGISTERS_R27 = 27, H_REGISTERS_R28 = 28$/;"	e	enum:gr_names
H_REGISTERS_R27	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R25 = 25, H_REGISTERS_R26 = 26, H_REGISTERS_R27 = 27, H_REGISTERS_R28 = 28$/;"	e	enum:gr_names
H_REGISTERS_R28	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R25 = 25, H_REGISTERS_R26 = 26, H_REGISTERS_R27 = 27, H_REGISTERS_R28 = 28$/;"	e	enum:gr_names
H_REGISTERS_R29	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R29 = 29, H_REGISTERS_R30 = 30, H_REGISTERS_R31 = 31, H_REGISTERS_R32 = 32$/;"	e	enum:gr_names
H_REGISTERS_R3	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R1 = 1, H_REGISTERS_R2 = 2, H_REGISTERS_R3 = 3, H_REGISTERS_R4 = 4$/;"	e	enum:gr_names
H_REGISTERS_R30	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R29 = 29, H_REGISTERS_R30 = 30, H_REGISTERS_R31 = 31, H_REGISTERS_R32 = 32$/;"	e	enum:gr_names
H_REGISTERS_R31	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R29 = 29, H_REGISTERS_R30 = 30, H_REGISTERS_R31 = 31, H_REGISTERS_R32 = 32$/;"	e	enum:gr_names
H_REGISTERS_R32	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R29 = 29, H_REGISTERS_R30 = 30, H_REGISTERS_R31 = 31, H_REGISTERS_R32 = 32$/;"	e	enum:gr_names
H_REGISTERS_R33	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R33 = 33, H_REGISTERS_R34 = 34, H_REGISTERS_R35 = 35, H_REGISTERS_R36 = 36$/;"	e	enum:gr_names
H_REGISTERS_R34	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R33 = 33, H_REGISTERS_R34 = 34, H_REGISTERS_R35 = 35, H_REGISTERS_R36 = 36$/;"	e	enum:gr_names
H_REGISTERS_R35	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R33 = 33, H_REGISTERS_R34 = 34, H_REGISTERS_R35 = 35, H_REGISTERS_R36 = 36$/;"	e	enum:gr_names
H_REGISTERS_R36	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R33 = 33, H_REGISTERS_R34 = 34, H_REGISTERS_R35 = 35, H_REGISTERS_R36 = 36$/;"	e	enum:gr_names
H_REGISTERS_R37	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R37 = 37, H_REGISTERS_R38 = 38, H_REGISTERS_R39 = 39, H_REGISTERS_R40 = 40$/;"	e	enum:gr_names
H_REGISTERS_R38	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R37 = 37, H_REGISTERS_R38 = 38, H_REGISTERS_R39 = 39, H_REGISTERS_R40 = 40$/;"	e	enum:gr_names
H_REGISTERS_R39	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R37 = 37, H_REGISTERS_R38 = 38, H_REGISTERS_R39 = 39, H_REGISTERS_R40 = 40$/;"	e	enum:gr_names
H_REGISTERS_R4	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R1 = 1, H_REGISTERS_R2 = 2, H_REGISTERS_R3 = 3, H_REGISTERS_R4 = 4$/;"	e	enum:gr_names
H_REGISTERS_R40	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R37 = 37, H_REGISTERS_R38 = 38, H_REGISTERS_R39 = 39, H_REGISTERS_R40 = 40$/;"	e	enum:gr_names
H_REGISTERS_R41	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R41 = 41, H_REGISTERS_R42 = 42, H_REGISTERS_R43 = 43, H_REGISTERS_R44 = 44$/;"	e	enum:gr_names
H_REGISTERS_R42	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R41 = 41, H_REGISTERS_R42 = 42, H_REGISTERS_R43 = 43, H_REGISTERS_R44 = 44$/;"	e	enum:gr_names
H_REGISTERS_R43	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R41 = 41, H_REGISTERS_R42 = 42, H_REGISTERS_R43 = 43, H_REGISTERS_R44 = 44$/;"	e	enum:gr_names
H_REGISTERS_R44	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R41 = 41, H_REGISTERS_R42 = 42, H_REGISTERS_R43 = 43, H_REGISTERS_R44 = 44$/;"	e	enum:gr_names
H_REGISTERS_R45	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R45 = 45, H_REGISTERS_R46 = 46, H_REGISTERS_R47 = 47, H_REGISTERS_R48 = 48$/;"	e	enum:gr_names
H_REGISTERS_R46	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R45 = 45, H_REGISTERS_R46 = 46, H_REGISTERS_R47 = 47, H_REGISTERS_R48 = 48$/;"	e	enum:gr_names
H_REGISTERS_R47	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R45 = 45, H_REGISTERS_R46 = 46, H_REGISTERS_R47 = 47, H_REGISTERS_R48 = 48$/;"	e	enum:gr_names
H_REGISTERS_R48	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R45 = 45, H_REGISTERS_R46 = 46, H_REGISTERS_R47 = 47, H_REGISTERS_R48 = 48$/;"	e	enum:gr_names
H_REGISTERS_R49	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R49 = 49, H_REGISTERS_R50 = 50, H_REGISTERS_R51 = 51, H_REGISTERS_R52 = 52$/;"	e	enum:gr_names
H_REGISTERS_R5	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R5 = 5, H_REGISTERS_R6 = 6, H_REGISTERS_R7 = 7, H_REGISTERS_R8 = 8$/;"	e	enum:gr_names
H_REGISTERS_R50	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R49 = 49, H_REGISTERS_R50 = 50, H_REGISTERS_R51 = 51, H_REGISTERS_R52 = 52$/;"	e	enum:gr_names
H_REGISTERS_R51	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R49 = 49, H_REGISTERS_R50 = 50, H_REGISTERS_R51 = 51, H_REGISTERS_R52 = 52$/;"	e	enum:gr_names
H_REGISTERS_R52	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R49 = 49, H_REGISTERS_R50 = 50, H_REGISTERS_R51 = 51, H_REGISTERS_R52 = 52$/;"	e	enum:gr_names
H_REGISTERS_R53	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R53 = 53, H_REGISTERS_R54 = 54, H_REGISTERS_R55 = 55, H_REGISTERS_R56 = 56$/;"	e	enum:gr_names
H_REGISTERS_R54	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R53 = 53, H_REGISTERS_R54 = 54, H_REGISTERS_R55 = 55, H_REGISTERS_R56 = 56$/;"	e	enum:gr_names
H_REGISTERS_R55	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R53 = 53, H_REGISTERS_R54 = 54, H_REGISTERS_R55 = 55, H_REGISTERS_R56 = 56$/;"	e	enum:gr_names
H_REGISTERS_R56	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R53 = 53, H_REGISTERS_R54 = 54, H_REGISTERS_R55 = 55, H_REGISTERS_R56 = 56$/;"	e	enum:gr_names
H_REGISTERS_R57	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R57 = 57, H_REGISTERS_R58 = 58, H_REGISTERS_R59 = 59, H_REGISTERS_R60 = 60$/;"	e	enum:gr_names
H_REGISTERS_R58	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R57 = 57, H_REGISTERS_R58 = 58, H_REGISTERS_R59 = 59, H_REGISTERS_R60 = 60$/;"	e	enum:gr_names
H_REGISTERS_R59	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R57 = 57, H_REGISTERS_R58 = 58, H_REGISTERS_R59 = 59, H_REGISTERS_R60 = 60$/;"	e	enum:gr_names
H_REGISTERS_R6	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R5 = 5, H_REGISTERS_R6 = 6, H_REGISTERS_R7 = 7, H_REGISTERS_R8 = 8$/;"	e	enum:gr_names
H_REGISTERS_R60	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R57 = 57, H_REGISTERS_R58 = 58, H_REGISTERS_R59 = 59, H_REGISTERS_R60 = 60$/;"	e	enum:gr_names
H_REGISTERS_R61	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R61 = 61, H_REGISTERS_R62 = 62, H_REGISTERS_R63 = 63, H_REGISTERS_A1 = 0$/;"	e	enum:gr_names
H_REGISTERS_R62	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R61 = 61, H_REGISTERS_R62 = 62, H_REGISTERS_R63 = 63, H_REGISTERS_A1 = 0$/;"	e	enum:gr_names
H_REGISTERS_R63	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R61 = 61, H_REGISTERS_R62 = 62, H_REGISTERS_R63 = 63, H_REGISTERS_A1 = 0$/;"	e	enum:gr_names
H_REGISTERS_R7	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R5 = 5, H_REGISTERS_R6 = 6, H_REGISTERS_R7 = 7, H_REGISTERS_R8 = 8$/;"	e	enum:gr_names
H_REGISTERS_R8	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R5 = 5, H_REGISTERS_R6 = 6, H_REGISTERS_R7 = 7, H_REGISTERS_R8 = 8$/;"	e	enum:gr_names
H_REGISTERS_R9	opcodes/epiphany-desc.h	/^ , H_REGISTERS_R9 = 9, H_REGISTERS_R10 = 10, H_REGISTERS_R11 = 11, H_REGISTERS_R12 = 12$/;"	e	enum:gr_names
H_REGISTERS_RADIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RADIR = 34, H_REGISTERS_LFSRH = 35, H_REGISTERS_RBIN = 36, H_REGISTERS_RBOUT = 37$/;"	e	enum:register_names
H_REGISTERS_RAIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_IPCH = 30, H_REGISTERS_IPCL = 31, H_REGISTERS_RAIN = 32, H_REGISTERS_RAOUT = 33$/;"	e	enum:register_names
H_REGISTERS_RAOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_IPCH = 30, H_REGISTERS_IPCL = 31, H_REGISTERS_RAIN = 32, H_REGISTERS_RAOUT = 33$/;"	e	enum:register_names
H_REGISTERS_RBDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RBDIR = 38, H_REGISTERS_LFSRL = 39, H_REGISTERS_RCIN = 40, H_REGISTERS_RCOUT = 41$/;"	e	enum:register_names
H_REGISTERS_RBIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RADIR = 34, H_REGISTERS_LFSRH = 35, H_REGISTERS_RBIN = 36, H_REGISTERS_RBOUT = 37$/;"	e	enum:register_names
H_REGISTERS_RBOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RADIR = 34, H_REGISTERS_LFSRH = 35, H_REGISTERS_RBIN = 36, H_REGISTERS_RBOUT = 37$/;"	e	enum:register_names
H_REGISTERS_RCDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RCDIR = 42, H_REGISTERS_LFSRA = 43, H_REGISTERS_RDIN = 44, H_REGISTERS_RDOUT = 45$/;"	e	enum:register_names
H_REGISTERS_RCIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RBDIR = 38, H_REGISTERS_LFSRL = 39, H_REGISTERS_RCIN = 40, H_REGISTERS_RCOUT = 41$/;"	e	enum:register_names
H_REGISTERS_RCOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RBDIR = 38, H_REGISTERS_LFSRL = 39, H_REGISTERS_RCIN = 40, H_REGISTERS_RCOUT = 41$/;"	e	enum:register_names
H_REGISTERS_RDDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RDDIR = 46, H_REGISTERS_REIN = 48, H_REGISTERS_REOUT = 49, H_REGISTERS_REDIR = 50$/;"	e	enum:register_names
H_REGISTERS_RDIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RCDIR = 42, H_REGISTERS_LFSRA = 43, H_REGISTERS_RDIN = 44, H_REGISTERS_RDOUT = 45$/;"	e	enum:register_names
H_REGISTERS_RDOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RCDIR = 42, H_REGISTERS_LFSRA = 43, H_REGISTERS_RDIN = 44, H_REGISTERS_RDOUT = 45$/;"	e	enum:register_names
H_REGISTERS_REDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RDDIR = 46, H_REGISTERS_REIN = 48, H_REGISTERS_REOUT = 49, H_REGISTERS_REDIR = 50$/;"	e	enum:register_names
H_REGISTERS_REIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RDDIR = 46, H_REGISTERS_REIN = 48, H_REGISTERS_REOUT = 49, H_REGISTERS_REDIR = 50$/;"	e	enum:register_names
H_REGISTERS_REOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RDDIR = 46, H_REGISTERS_REIN = 48, H_REGISTERS_REOUT = 49, H_REGISTERS_REDIR = 50$/;"	e	enum:register_names
H_REGISTERS_RFDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RFIN = 52, H_REGISTERS_RFOUT = 53, H_REGISTERS_RFDIR = 54, H_REGISTERS_RGOUT = 57$/;"	e	enum:register_names
H_REGISTERS_RFIN	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RFIN = 52, H_REGISTERS_RFOUT = 53, H_REGISTERS_RFDIR = 54, H_REGISTERS_RGOUT = 57$/;"	e	enum:register_names
H_REGISTERS_RFOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RFIN = 52, H_REGISTERS_RFOUT = 53, H_REGISTERS_RFDIR = 54, H_REGISTERS_RGOUT = 57$/;"	e	enum:register_names
H_REGISTERS_RGDIR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RGDIR = 58, H_REGISTERS_RTTMR = 64, H_REGISTERS_RTCFG = 65, H_REGISTERS_T0TMR = 66$/;"	e	enum:register_names
H_REGISTERS_RGOUT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RFIN = 52, H_REGISTERS_RFOUT = 53, H_REGISTERS_RFDIR = 54, H_REGISTERS_RGOUT = 57$/;"	e	enum:register_names
H_REGISTERS_RTCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RGDIR = 58, H_REGISTERS_RTTMR = 64, H_REGISTERS_RTCFG = 65, H_REGISTERS_T0TMR = 66$/;"	e	enum:register_names
H_REGISTERS_RTTMR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RGDIR = 58, H_REGISTERS_RTTMR = 64, H_REGISTERS_RTCFG = 65, H_REGISTERS_T0TMR = 66$/;"	e	enum:register_names
H_REGISTERS_S1INTE	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1INTE = 107, H_REGISTERS_S1MODE = 108, H_REGISTERS_S1SMASK = 109, H_REGISTERS_PSPCFG = 110$/;"	e	enum:register_names
H_REGISTERS_S1INTF	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1RBUFL = 103, H_REGISTERS_S1RCFG = 104, H_REGISTERS_S1RSYNC = 105, H_REGISTERS_S1INTF = 106$/;"	e	enum:register_names
H_REGISTERS_S1MODE	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1INTE = 107, H_REGISTERS_S1MODE = 108, H_REGISTERS_S1SMASK = 109, H_REGISTERS_PSPCFG = 110$/;"	e	enum:register_names
H_REGISTERS_S1RBUFH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1TBUFL = 99, H_REGISTERS_S1TCFG = 100, H_REGISTERS_S1RCNT = 101, H_REGISTERS_S1RBUFH = 102$/;"	e	enum:register_names
H_REGISTERS_S1RBUFL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1RBUFL = 103, H_REGISTERS_S1RCFG = 104, H_REGISTERS_S1RSYNC = 105, H_REGISTERS_S1INTF = 106$/;"	e	enum:register_names
H_REGISTERS_S1RCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1RBUFL = 103, H_REGISTERS_S1RCFG = 104, H_REGISTERS_S1RSYNC = 105, H_REGISTERS_S1INTF = 106$/;"	e	enum:register_names
H_REGISTERS_S1RCNT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1TBUFL = 99, H_REGISTERS_S1TCFG = 100, H_REGISTERS_S1RCNT = 101, H_REGISTERS_S1RBUFH = 102$/;"	e	enum:register_names
H_REGISTERS_S1RSYNC	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1RBUFL = 103, H_REGISTERS_S1RCFG = 104, H_REGISTERS_S1RSYNC = 105, H_REGISTERS_S1INTF = 106$/;"	e	enum:register_names
H_REGISTERS_S1SMASK	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1INTE = 107, H_REGISTERS_S1MODE = 108, H_REGISTERS_S1SMASK = 109, H_REGISTERS_PSPCFG = 110$/;"	e	enum:register_names
H_REGISTERS_S1TBUFH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CFG2L = 95, H_REGISTERS_S1TMRH = 96, H_REGISTERS_S1TMRL = 97, H_REGISTERS_S1TBUFH = 98$/;"	e	enum:register_names
H_REGISTERS_S1TBUFL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1TBUFL = 99, H_REGISTERS_S1TCFG = 100, H_REGISTERS_S1RCNT = 101, H_REGISTERS_S1RBUFH = 102$/;"	e	enum:register_names
H_REGISTERS_S1TCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S1TBUFL = 99, H_REGISTERS_S1TCFG = 100, H_REGISTERS_S1RCNT = 101, H_REGISTERS_S1RBUFH = 102$/;"	e	enum:register_names
H_REGISTERS_S1TMRH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CFG2L = 95, H_REGISTERS_S1TMRH = 96, H_REGISTERS_S1TMRL = 97, H_REGISTERS_S1TBUFH = 98$/;"	e	enum:register_names
H_REGISTERS_S1TMRL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CFG2L = 95, H_REGISTERS_S1TMRH = 96, H_REGISTERS_S1TMRL = 97, H_REGISTERS_S1TBUFH = 98$/;"	e	enum:register_names
H_REGISTERS_S2INTE	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2INTE = 123, H_REGISTERS_S2MODE = 124, H_REGISTERS_S2SMASK = 125, H_REGISTERS_CALLH = 126$/;"	e	enum:register_names
H_REGISTERS_S2INTF	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2RBUFL = 119, H_REGISTERS_S2RCFG = 120, H_REGISTERS_S2RSYNC = 121, H_REGISTERS_S2INTF = 122$/;"	e	enum:register_names
H_REGISTERS_S2MODE	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2INTE = 123, H_REGISTERS_S2MODE = 124, H_REGISTERS_S2SMASK = 125, H_REGISTERS_CALLH = 126$/;"	e	enum:register_names
H_REGISTERS_S2RBUFH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2TBUFL = 115, H_REGISTERS_S2TCFG = 116, H_REGISTERS_S2RCNT = 117, H_REGISTERS_S2RBUFH = 118$/;"	e	enum:register_names
H_REGISTERS_S2RBUFL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2RBUFL = 119, H_REGISTERS_S2RCFG = 120, H_REGISTERS_S2RSYNC = 121, H_REGISTERS_S2INTF = 122$/;"	e	enum:register_names
H_REGISTERS_S2RCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2RBUFL = 119, H_REGISTERS_S2RCFG = 120, H_REGISTERS_S2RSYNC = 121, H_REGISTERS_S2INTF = 122$/;"	e	enum:register_names
H_REGISTERS_S2RCNT	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2TBUFL = 115, H_REGISTERS_S2TCFG = 116, H_REGISTERS_S2RCNT = 117, H_REGISTERS_S2RBUFH = 118$/;"	e	enum:register_names
H_REGISTERS_S2RSYNC	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2RBUFL = 119, H_REGISTERS_S2RCFG = 120, H_REGISTERS_S2RSYNC = 121, H_REGISTERS_S2INTF = 122$/;"	e	enum:register_names
H_REGISTERS_S2SMASK	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2INTE = 123, H_REGISTERS_S2MODE = 124, H_REGISTERS_S2SMASK = 125, H_REGISTERS_CALLH = 126$/;"	e	enum:register_names
H_REGISTERS_S2TBUFH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_CMPCFG = 111, H_REGISTERS_S2TMRH = 112, H_REGISTERS_S2TMRL = 113, H_REGISTERS_S2TBUFH = 114$/;"	e	enum:register_names
H_REGISTERS_S2TBUFL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2TBUFL = 115, H_REGISTERS_S2TCFG = 116, H_REGISTERS_S2RCNT = 117, H_REGISTERS_S2RBUFH = 118$/;"	e	enum:register_names
H_REGISTERS_S2TCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_S2TBUFL = 115, H_REGISTERS_S2TCFG = 116, H_REGISTERS_S2RCNT = 117, H_REGISTERS_S2RBUFH = 118$/;"	e	enum:register_names
H_REGISTERS_S2TMRH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_CMPCFG = 111, H_REGISTERS_S2TMRH = 112, H_REGISTERS_S2TMRL = 113, H_REGISTERS_S2TBUFH = 114$/;"	e	enum:register_names
H_REGISTERS_S2TMRL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_CMPCFG = 111, H_REGISTERS_S2TMRH = 112, H_REGISTERS_S2TMRL = 113, H_REGISTERS_S2TBUFH = 114$/;"	e	enum:register_names
H_REGISTERS_SB	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V6 = 9, H_REGISTERS_V7 = 10, H_REGISTERS_V8 = 11, H_REGISTERS_SB = 9$/;"	e	enum:gr_names
H_REGISTERS_SL	opcodes/epiphany-desc.h	/^ , H_REGISTERS_SL = 10, H_REGISTERS_IP = 12$/;"	e	enum:gr_names
H_REGISTERS_SP	opcodes/epiphany-desc.h	/^  H_REGISTERS_FP = 11, H_REGISTERS_SP = 13, H_REGISTERS_LR = 14, H_REGISTERS_R0 = 0$/;"	e	enum:gr_names
H_REGISTERS_SPDREG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPDREG = 14, H_REGISTERS_MULH = 15, H_REGISTERS_ADDRH = 16, H_REGISTERS_ADDRL = 17$/;"	e	enum:register_names
H_REGISTERS_SPH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPH = 6, H_REGISTERS_SPL = 7, H_REGISTERS_PCH = 8, H_REGISTERS_PCL = 9$/;"	e	enum:register_names
H_REGISTERS_SPL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_SPH = 6, H_REGISTERS_SPL = 7, H_REGISTERS_PCH = 8, H_REGISTERS_PCL = 9$/;"	e	enum:register_names
H_REGISTERS_STATUS	opcodes/ip2k-desc.h	/^ , H_REGISTERS_WREG = 10, H_REGISTERS_STATUS = 11, H_REGISTERS_DPH = 12, H_REGISTERS_DPL = 13$/;"	e	enum:register_names
H_REGISTERS_T0CFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T0CFG = 67, H_REGISTERS_T1CNTH = 68, H_REGISTERS_T1CNTL = 69, H_REGISTERS_T1CAP1H = 70$/;"	e	enum:register_names
H_REGISTERS_T0TMR	opcodes/ip2k-desc.h	/^ , H_REGISTERS_RGDIR = 58, H_REGISTERS_RTTMR = 64, H_REGISTERS_RTCFG = 65, H_REGISTERS_T0TMR = 66$/;"	e	enum:register_names
H_REGISTERS_T1CAP1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T0CFG = 67, H_REGISTERS_T1CNTH = 68, H_REGISTERS_T1CNTL = 69, H_REGISTERS_T1CAP1H = 70$/;"	e	enum:register_names
H_REGISTERS_T1CAP1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CAP1L = 71, H_REGISTERS_T1CAP2H = 72, H_REGISTERS_T1CMP2H = 72, H_REGISTERS_T1CAP2L = 73$/;"	e	enum:register_names
H_REGISTERS_T1CAP2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CAP1L = 71, H_REGISTERS_T1CAP2H = 72, H_REGISTERS_T1CMP2H = 72, H_REGISTERS_T1CAP2L = 73$/;"	e	enum:register_names
H_REGISTERS_T1CAP2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CAP1L = 71, H_REGISTERS_T1CAP2H = 72, H_REGISTERS_T1CMP2H = 72, H_REGISTERS_T1CAP2L = 73$/;"	e	enum:register_names
H_REGISTERS_T1CFG1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CMP2L = 73, H_REGISTERS_T1CMP1H = 74, H_REGISTERS_T1CMP1L = 75, H_REGISTERS_T1CFG1H = 76$/;"	e	enum:register_names
H_REGISTERS_T1CFG1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CFG1L = 77, H_REGISTERS_T1CFG2H = 78, H_REGISTERS_T1CFG2L = 79, H_REGISTERS_ADCH = 80$/;"	e	enum:register_names
H_REGISTERS_T1CFG2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CFG1L = 77, H_REGISTERS_T1CFG2H = 78, H_REGISTERS_T1CFG2L = 79, H_REGISTERS_ADCH = 80$/;"	e	enum:register_names
H_REGISTERS_T1CFG2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CFG1L = 77, H_REGISTERS_T1CFG2H = 78, H_REGISTERS_T1CFG2L = 79, H_REGISTERS_ADCH = 80$/;"	e	enum:register_names
H_REGISTERS_T1CMP1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CMP2L = 73, H_REGISTERS_T1CMP1H = 74, H_REGISTERS_T1CMP1L = 75, H_REGISTERS_T1CFG1H = 76$/;"	e	enum:register_names
H_REGISTERS_T1CMP1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CMP2L = 73, H_REGISTERS_T1CMP1H = 74, H_REGISTERS_T1CMP1L = 75, H_REGISTERS_T1CFG1H = 76$/;"	e	enum:register_names
H_REGISTERS_T1CMP2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CAP1L = 71, H_REGISTERS_T1CAP2H = 72, H_REGISTERS_T1CMP2H = 72, H_REGISTERS_T1CAP2L = 73$/;"	e	enum:register_names
H_REGISTERS_T1CMP2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T1CMP2L = 73, H_REGISTERS_T1CMP1H = 74, H_REGISTERS_T1CMP1L = 75, H_REGISTERS_T1CFG1H = 76$/;"	e	enum:register_names
H_REGISTERS_T1CNTH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T0CFG = 67, H_REGISTERS_T1CNTH = 68, H_REGISTERS_T1CNTL = 69, H_REGISTERS_T1CAP1H = 70$/;"	e	enum:register_names
H_REGISTERS_T1CNTL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T0CFG = 67, H_REGISTERS_T1CNTH = 68, H_REGISTERS_T1CNTL = 69, H_REGISTERS_T1CAP1H = 70$/;"	e	enum:register_names
H_REGISTERS_T2CAP1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CNTL = 85, H_REGISTERS_T2CAP1H = 86, H_REGISTERS_T2CAP1L = 87, H_REGISTERS_T2CAP2H = 88$/;"	e	enum:register_names
H_REGISTERS_T2CAP1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CNTL = 85, H_REGISTERS_T2CAP1H = 86, H_REGISTERS_T2CAP1L = 87, H_REGISTERS_T2CAP2H = 88$/;"	e	enum:register_names
H_REGISTERS_T2CAP2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CNTL = 85, H_REGISTERS_T2CAP1H = 86, H_REGISTERS_T2CAP1L = 87, H_REGISTERS_T2CAP2H = 88$/;"	e	enum:register_names
H_REGISTERS_T2CAP2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP2H = 88, H_REGISTERS_T2CAP2L = 89, H_REGISTERS_T2CMP2L = 89, H_REGISTERS_T2CMP1H = 90$/;"	e	enum:register_names
H_REGISTERS_T2CFG1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP1L = 91, H_REGISTERS_T2CFG1H = 92, H_REGISTERS_T2CFG1L = 93, H_REGISTERS_T2CFG2H = 94$/;"	e	enum:register_names
H_REGISTERS_T2CFG1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP1L = 91, H_REGISTERS_T2CFG1H = 92, H_REGISTERS_T2CFG1L = 93, H_REGISTERS_T2CFG2H = 94$/;"	e	enum:register_names
H_REGISTERS_T2CFG2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP1L = 91, H_REGISTERS_T2CFG1H = 92, H_REGISTERS_T2CFG1L = 93, H_REGISTERS_T2CFG2H = 94$/;"	e	enum:register_names
H_REGISTERS_T2CFG2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CFG2L = 95, H_REGISTERS_S1TMRH = 96, H_REGISTERS_S1TMRL = 97, H_REGISTERS_S1TBUFH = 98$/;"	e	enum:register_names
H_REGISTERS_T2CMP1H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP2H = 88, H_REGISTERS_T2CAP2L = 89, H_REGISTERS_T2CMP2L = 89, H_REGISTERS_T2CMP1H = 90$/;"	e	enum:register_names
H_REGISTERS_T2CMP1L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP1L = 91, H_REGISTERS_T2CFG1H = 92, H_REGISTERS_T2CFG1L = 93, H_REGISTERS_T2CFG2H = 94$/;"	e	enum:register_names
H_REGISTERS_T2CMP2H	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP2H = 88, H_REGISTERS_T2CAP2L = 89, H_REGISTERS_T2CMP2L = 89, H_REGISTERS_T2CMP1H = 90$/;"	e	enum:register_names
H_REGISTERS_T2CMP2L	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CMP2H = 88, H_REGISTERS_T2CAP2L = 89, H_REGISTERS_T2CMP2L = 89, H_REGISTERS_T2CMP1H = 90$/;"	e	enum:register_names
H_REGISTERS_T2CNTH	opcodes/ip2k-desc.h	/^ , H_REGISTERS_ADCL = 81, H_REGISTERS_ADCCFG = 82, H_REGISTERS_ADCTMR = 83, H_REGISTERS_T2CNTH = 84$/;"	e	enum:register_names
H_REGISTERS_T2CNTL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_T2CNTL = 85, H_REGISTERS_T2CAP1H = 86, H_REGISTERS_T2CAP1L = 87, H_REGISTERS_T2CAP2H = 88$/;"	e	enum:register_names
H_REGISTERS_TCTRL	opcodes/ip2k-desc.h	/^ , H_REGISTERS_FCFG = 26, H_REGISTERS_TCTRL = 27, H_REGISTERS_XCFG = 28, H_REGISTERS_EMCFG = 29$/;"	e	enum:register_names
H_REGISTERS_V1	opcodes/epiphany-desc.h	/^ , H_REGISTERS_A2 = 1, H_REGISTERS_A3 = 2, H_REGISTERS_A4 = 3, H_REGISTERS_V1 = 4$/;"	e	enum:gr_names
H_REGISTERS_V2	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V2 = 5, H_REGISTERS_V3 = 6, H_REGISTERS_V4 = 7, H_REGISTERS_V5 = 8$/;"	e	enum:gr_names
H_REGISTERS_V3	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V2 = 5, H_REGISTERS_V3 = 6, H_REGISTERS_V4 = 7, H_REGISTERS_V5 = 8$/;"	e	enum:gr_names
H_REGISTERS_V4	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V2 = 5, H_REGISTERS_V3 = 6, H_REGISTERS_V4 = 7, H_REGISTERS_V5 = 8$/;"	e	enum:gr_names
H_REGISTERS_V5	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V2 = 5, H_REGISTERS_V3 = 6, H_REGISTERS_V4 = 7, H_REGISTERS_V5 = 8$/;"	e	enum:gr_names
H_REGISTERS_V6	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V6 = 9, H_REGISTERS_V7 = 10, H_REGISTERS_V8 = 11, H_REGISTERS_SB = 9$/;"	e	enum:gr_names
H_REGISTERS_V7	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V6 = 9, H_REGISTERS_V7 = 10, H_REGISTERS_V8 = 11, H_REGISTERS_SB = 9$/;"	e	enum:gr_names
H_REGISTERS_V8	opcodes/epiphany-desc.h	/^ , H_REGISTERS_V6 = 9, H_REGISTERS_V7 = 10, H_REGISTERS_V8 = 11, H_REGISTERS_SB = 9$/;"	e	enum:gr_names
H_REGISTERS_WREG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_WREG = 10, H_REGISTERS_STATUS = 11, H_REGISTERS_DPH = 12, H_REGISTERS_DPL = 13$/;"	e	enum:register_names
H_REGISTERS_XCFG	opcodes/ip2k-desc.h	/^ , H_REGISTERS_FCFG = 26, H_REGISTERS_TCTRL = 27, H_REGISTERS_XCFG = 28, H_REGISTERS_EMCFG = 29$/;"	e	enum:register_names
H_REGISTER_SIZE	gdb/aarch64-tdep.h	43;"	d
H_REGMEM8_CP	opcodes/xc16x-desc.h	/^ , H_REGMEM8_PSW = 136, H_REGMEM8_CP = 8, H_REGMEM8_MDL = 7, H_REGMEM8_MDH = 6$/;"	e	enum:regmem8_names
H_REGMEM8_CPUCON1	opcodes/xc16x-desc.h	/^ , H_REGMEM8_STKOV = 10, H_REGMEM8_STKUN = 11, H_REGMEM8_CPUCON1 = 12, H_REGMEM8_CPUCON2 = 13$/;"	e	enum:regmem8_names
H_REGMEM8_CPUCON2	opcodes/xc16x-desc.h	/^ , H_REGMEM8_STKOV = 10, H_REGMEM8_STKUN = 11, H_REGMEM8_CPUCON1 = 12, H_REGMEM8_CPUCON2 = 13$/;"	e	enum:regmem8_names
H_REGMEM8_CSP	opcodes/xc16x-desc.h	/^ , H_REGMEM8_MDC = 135, H_REGMEM8_SP = 9, H_REGMEM8_CSP = 4, H_REGMEM8_VECSEG = 137$/;"	e	enum:regmem8_names
H_REGMEM8_DPP0	opcodes/xc16x-desc.h	/^  H_REGMEM8_DPP0 = 0, H_REGMEM8_DPP1 = 1, H_REGMEM8_DPP2 = 2, H_REGMEM8_DPP3 = 3$/;"	e	enum:regmem8_names
H_REGMEM8_DPP1	opcodes/xc16x-desc.h	/^  H_REGMEM8_DPP0 = 0, H_REGMEM8_DPP1 = 1, H_REGMEM8_DPP2 = 2, H_REGMEM8_DPP3 = 3$/;"	e	enum:regmem8_names
H_REGMEM8_DPP2	opcodes/xc16x-desc.h	/^  H_REGMEM8_DPP0 = 0, H_REGMEM8_DPP1 = 1, H_REGMEM8_DPP2 = 2, H_REGMEM8_DPP3 = 3$/;"	e	enum:regmem8_names
H_REGMEM8_DPP3	opcodes/xc16x-desc.h	/^  H_REGMEM8_DPP0 = 0, H_REGMEM8_DPP1 = 1, H_REGMEM8_DPP2 = 2, H_REGMEM8_DPP3 = 3$/;"	e	enum:regmem8_names
H_REGMEM8_MDC	opcodes/xc16x-desc.h	/^ , H_REGMEM8_MDC = 135, H_REGMEM8_SP = 9, H_REGMEM8_CSP = 4, H_REGMEM8_VECSEG = 137$/;"	e	enum:regmem8_names
H_REGMEM8_MDH	opcodes/xc16x-desc.h	/^ , H_REGMEM8_PSW = 136, H_REGMEM8_CP = 8, H_REGMEM8_MDL = 7, H_REGMEM8_MDH = 6$/;"	e	enum:regmem8_names
H_REGMEM8_MDL	opcodes/xc16x-desc.h	/^ , H_REGMEM8_PSW = 136, H_REGMEM8_CP = 8, H_REGMEM8_MDL = 7, H_REGMEM8_MDH = 6$/;"	e	enum:regmem8_names
H_REGMEM8_ONES	opcodes/xc16x-desc.h	/^ , H_REGMEM8_ZEROS = 142, H_REGMEM8_ONES = 143, H_REGMEM8_SPSEG = 134, H_REGMEM8_TFR = 214$/;"	e	enum:regmem8_names
H_REGMEM8_PSW	opcodes/xc16x-desc.h	/^ , H_REGMEM8_PSW = 136, H_REGMEM8_CP = 8, H_REGMEM8_MDL = 7, H_REGMEM8_MDH = 6$/;"	e	enum:regmem8_names
H_REGMEM8_R0	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R0 = 240, H_REGMEM8_R1 = 241, H_REGMEM8_R2 = 242, H_REGMEM8_R3 = 243$/;"	e	enum:regmem8_names
H_REGMEM8_R1	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R0 = 240, H_REGMEM8_R1 = 241, H_REGMEM8_R2 = 242, H_REGMEM8_R3 = 243$/;"	e	enum:regmem8_names
H_REGMEM8_R10	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R8 = 248, H_REGMEM8_R9 = 249, H_REGMEM8_R10 = 250, H_REGMEM8_R11 = 251$/;"	e	enum:regmem8_names
H_REGMEM8_R11	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R8 = 248, H_REGMEM8_R9 = 249, H_REGMEM8_R10 = 250, H_REGMEM8_R11 = 251$/;"	e	enum:regmem8_names
H_REGMEM8_R12	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R12 = 252, H_REGMEM8_R13 = 253, H_REGMEM8_R14 = 254, H_REGMEM8_R15 = 255$/;"	e	enum:regmem8_names
H_REGMEM8_R13	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R12 = 252, H_REGMEM8_R13 = 253, H_REGMEM8_R14 = 254, H_REGMEM8_R15 = 255$/;"	e	enum:regmem8_names
H_REGMEM8_R14	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R12 = 252, H_REGMEM8_R13 = 253, H_REGMEM8_R14 = 254, H_REGMEM8_R15 = 255$/;"	e	enum:regmem8_names
H_REGMEM8_R15	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R12 = 252, H_REGMEM8_R13 = 253, H_REGMEM8_R14 = 254, H_REGMEM8_R15 = 255$/;"	e	enum:regmem8_names
H_REGMEM8_R2	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R0 = 240, H_REGMEM8_R1 = 241, H_REGMEM8_R2 = 242, H_REGMEM8_R3 = 243$/;"	e	enum:regmem8_names
H_REGMEM8_R3	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R0 = 240, H_REGMEM8_R1 = 241, H_REGMEM8_R2 = 242, H_REGMEM8_R3 = 243$/;"	e	enum:regmem8_names
H_REGMEM8_R4	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R4 = 244, H_REGMEM8_R5 = 245, H_REGMEM8_R6 = 246, H_REGMEM8_R7 = 247$/;"	e	enum:regmem8_names
H_REGMEM8_R5	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R4 = 244, H_REGMEM8_R5 = 245, H_REGMEM8_R6 = 246, H_REGMEM8_R7 = 247$/;"	e	enum:regmem8_names
H_REGMEM8_R6	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R4 = 244, H_REGMEM8_R5 = 245, H_REGMEM8_R6 = 246, H_REGMEM8_R7 = 247$/;"	e	enum:regmem8_names
H_REGMEM8_R7	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R4 = 244, H_REGMEM8_R5 = 245, H_REGMEM8_R6 = 246, H_REGMEM8_R7 = 247$/;"	e	enum:regmem8_names
H_REGMEM8_R8	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R8 = 248, H_REGMEM8_R9 = 249, H_REGMEM8_R10 = 250, H_REGMEM8_R11 = 251$/;"	e	enum:regmem8_names
H_REGMEM8_R9	opcodes/xc16x-desc.h	/^ , H_REGMEM8_R8 = 248, H_REGMEM8_R9 = 249, H_REGMEM8_R10 = 250, H_REGMEM8_R11 = 251$/;"	e	enum:regmem8_names
H_REGMEM8_SP	opcodes/xc16x-desc.h	/^ , H_REGMEM8_MDC = 135, H_REGMEM8_SP = 9, H_REGMEM8_CSP = 4, H_REGMEM8_VECSEG = 137$/;"	e	enum:regmem8_names
H_REGMEM8_SPSEG	opcodes/xc16x-desc.h	/^ , H_REGMEM8_ZEROS = 142, H_REGMEM8_ONES = 143, H_REGMEM8_SPSEG = 134, H_REGMEM8_TFR = 214$/;"	e	enum:regmem8_names
H_REGMEM8_STKOV	opcodes/xc16x-desc.h	/^ , H_REGMEM8_STKOV = 10, H_REGMEM8_STKUN = 11, H_REGMEM8_CPUCON1 = 12, H_REGMEM8_CPUCON2 = 13$/;"	e	enum:regmem8_names
H_REGMEM8_STKUN	opcodes/xc16x-desc.h	/^ , H_REGMEM8_STKOV = 10, H_REGMEM8_STKUN = 11, H_REGMEM8_CPUCON1 = 12, H_REGMEM8_CPUCON2 = 13$/;"	e	enum:regmem8_names
H_REGMEM8_TFR	opcodes/xc16x-desc.h	/^ , H_REGMEM8_ZEROS = 142, H_REGMEM8_ONES = 143, H_REGMEM8_SPSEG = 134, H_REGMEM8_TFR = 214$/;"	e	enum:regmem8_names
H_REGMEM8_VECSEG	opcodes/xc16x-desc.h	/^ , H_REGMEM8_MDC = 135, H_REGMEM8_SP = 9, H_REGMEM8_CSP = 4, H_REGMEM8_VECSEG = 137$/;"	e	enum:regmem8_names
H_REGMEM8_ZEROS	opcodes/xc16x-desc.h	/^ , H_REGMEM8_ZEROS = 142, H_REGMEM8_ONES = 143, H_REGMEM8_SPSEG = 134, H_REGMEM8_TFR = 214$/;"	e	enum:regmem8_names
H_REVEALS_MODULE	sim/common/sim-inline.h	264;"	d
H_REVEALS_MODULE_P	sim/common/sim-inline.h	280;"	d
H_SPR_AMCR	opcodes/frv-desc.h	/^ , H_SPR_DAMPR63 = 1919, H_SPR_AMCR = 1920, H_SPR_STBAR = 1921, H_SPR_MMCR = 1922$/;"	e	enum:spr_names
H_SPR_BPCSR	opcodes/frv-desc.h	/^  H_SPR_PSR = 0, H_SPR_PCSR = 1, H_SPR_BPCSR = 2, H_SPR_TBR = 3$/;"	e	enum:spr_names
H_SPR_BPSR	opcodes/frv-desc.h	/^ , H_SPR_BPSR = 4, H_SPR_HSR0 = 16, H_SPR_HSR1 = 17, H_SPR_HSR2 = 18$/;"	e	enum:spr_names
H_SPR_BRR	opcodes/frv-desc.h	/^ , H_SPR_TIMERL = 1953, H_SPR_TIMERD = 1954, H_SPR_DCR = 2048, H_SPR_BRR = 2049$/;"	e	enum:spr_names
H_SPR_BTBR	opcodes/frv-desc.h	/^ , H_SPR_NMAR = 2050, H_SPR_BTBR = 2051, H_SPR_IBAR0 = 2052, H_SPR_IBAR1 = 2053$/;"	e	enum:spr_names
H_SPR_CCCR	opcodes/frv-desc.h	/^ , H_SPR_HSR63 = 79, H_SPR_CCR = 256, H_SPR_CCCR = 263, H_SPR_LR = 272$/;"	e	enum:spr_names
H_SPR_CCR	opcodes/frv-desc.h	/^ , H_SPR_HSR63 = 79, H_SPR_CCR = 256, H_SPR_CCCR = 263, H_SPR_LR = 272$/;"	e	enum:spr_names
H_SPR_CPCFR	opcodes/frv-desc.h	/^ , H_SPR_DBMR32 = 2090, H_SPR_DBMR33 = 2091, H_SPR_CPCFR = 2304, H_SPR_CPCR = 2305$/;"	e	enum:spr_names
H_SPR_CPCR	opcodes/frv-desc.h	/^ , H_SPR_DBMR32 = 2090, H_SPR_DBMR33 = 2091, H_SPR_CPCFR = 2304, H_SPR_CPCR = 2305$/;"	e	enum:spr_names
H_SPR_CPEMR0	opcodes/frv-desc.h	/^ , H_SPR_CPESR0 = 2320, H_SPR_CPESR1 = 2321, H_SPR_CPEMR0 = 2322, H_SPR_CPEMR1 = 2323$/;"	e	enum:spr_names
H_SPR_CPEMR1	opcodes/frv-desc.h	/^ , H_SPR_CPESR0 = 2320, H_SPR_CPESR1 = 2321, H_SPR_CPEMR0 = 2322, H_SPR_CPEMR1 = 2323$/;"	e	enum:spr_names
H_SPR_CPESR0	opcodes/frv-desc.h	/^ , H_SPR_CPESR0 = 2320, H_SPR_CPESR1 = 2321, H_SPR_CPEMR0 = 2322, H_SPR_CPEMR1 = 2323$/;"	e	enum:spr_names
H_SPR_CPESR1	opcodes/frv-desc.h	/^ , H_SPR_CPESR0 = 2320, H_SPR_CPESR1 = 2321, H_SPR_CPEMR0 = 2322, H_SPR_CPEMR1 = 2323$/;"	e	enum:spr_names
H_SPR_CPHSR0	opcodes/frv-desc.h	/^ , H_SPR_CPSR = 2306, H_SPR_CPTR = 2307, H_SPR_CPHSR0 = 2308, H_SPR_CPHSR1 = 2309$/;"	e	enum:spr_names
H_SPR_CPHSR1	opcodes/frv-desc.h	/^ , H_SPR_CPSR = 2306, H_SPR_CPTR = 2307, H_SPR_CPHSR0 = 2308, H_SPR_CPHSR1 = 2309$/;"	e	enum:spr_names
H_SPR_CPSR	opcodes/frv-desc.h	/^ , H_SPR_CPSR = 2306, H_SPR_CPTR = 2307, H_SPR_CPHSR0 = 2308, H_SPR_CPHSR1 = 2309$/;"	e	enum:spr_names
H_SPR_CPTR	opcodes/frv-desc.h	/^ , H_SPR_CPSR = 2306, H_SPR_CPTR = 2307, H_SPR_CPHSR0 = 2308, H_SPR_CPHSR1 = 2309$/;"	e	enum:spr_names
H_SPR_CXNR	opcodes/frv-desc.h	/^ , H_SPR_IAMVR1 = 1925, H_SPR_DAMVR1 = 1927, H_SPR_CXNR = 1936, H_SPR_TTBR = 1937$/;"	e	enum:spr_names
H_SPR_DAMLR0	opcodes/frv-desc.h	/^ , H_SPR_IAMPR63 = 1791, H_SPR_DAMLR0 = 1792, H_SPR_DAMLR1 = 1793, H_SPR_DAMLR2 = 1794$/;"	e	enum:spr_names
H_SPR_DAMLR1	opcodes/frv-desc.h	/^ , H_SPR_IAMPR63 = 1791, H_SPR_DAMLR0 = 1792, H_SPR_DAMLR1 = 1793, H_SPR_DAMLR2 = 1794$/;"	e	enum:spr_names
H_SPR_DAMLR10	opcodes/frv-desc.h	/^ , H_SPR_DAMLR7 = 1799, H_SPR_DAMLR8 = 1800, H_SPR_DAMLR9 = 1801, H_SPR_DAMLR10 = 1802$/;"	e	enum:spr_names
H_SPR_DAMLR11	opcodes/frv-desc.h	/^ , H_SPR_DAMLR11 = 1803, H_SPR_DAMLR12 = 1804, H_SPR_DAMLR13 = 1805, H_SPR_DAMLR14 = 1806$/;"	e	enum:spr_names
H_SPR_DAMLR12	opcodes/frv-desc.h	/^ , H_SPR_DAMLR11 = 1803, H_SPR_DAMLR12 = 1804, H_SPR_DAMLR13 = 1805, H_SPR_DAMLR14 = 1806$/;"	e	enum:spr_names
H_SPR_DAMLR13	opcodes/frv-desc.h	/^ , H_SPR_DAMLR11 = 1803, H_SPR_DAMLR12 = 1804, H_SPR_DAMLR13 = 1805, H_SPR_DAMLR14 = 1806$/;"	e	enum:spr_names
H_SPR_DAMLR14	opcodes/frv-desc.h	/^ , H_SPR_DAMLR11 = 1803, H_SPR_DAMLR12 = 1804, H_SPR_DAMLR13 = 1805, H_SPR_DAMLR14 = 1806$/;"	e	enum:spr_names
H_SPR_DAMLR15	opcodes/frv-desc.h	/^ , H_SPR_DAMLR15 = 1807, H_SPR_DAMLR16 = 1808, H_SPR_DAMLR17 = 1809, H_SPR_DAMLR18 = 1810$/;"	e	enum:spr_names
H_SPR_DAMLR16	opcodes/frv-desc.h	/^ , H_SPR_DAMLR15 = 1807, H_SPR_DAMLR16 = 1808, H_SPR_DAMLR17 = 1809, H_SPR_DAMLR18 = 1810$/;"	e	enum:spr_names
H_SPR_DAMLR17	opcodes/frv-desc.h	/^ , H_SPR_DAMLR15 = 1807, H_SPR_DAMLR16 = 1808, H_SPR_DAMLR17 = 1809, H_SPR_DAMLR18 = 1810$/;"	e	enum:spr_names
H_SPR_DAMLR18	opcodes/frv-desc.h	/^ , H_SPR_DAMLR15 = 1807, H_SPR_DAMLR16 = 1808, H_SPR_DAMLR17 = 1809, H_SPR_DAMLR18 = 1810$/;"	e	enum:spr_names
H_SPR_DAMLR19	opcodes/frv-desc.h	/^ , H_SPR_DAMLR19 = 1811, H_SPR_DAMLR20 = 1812, H_SPR_DAMLR21 = 1813, H_SPR_DAMLR22 = 1814$/;"	e	enum:spr_names
H_SPR_DAMLR2	opcodes/frv-desc.h	/^ , H_SPR_IAMPR63 = 1791, H_SPR_DAMLR0 = 1792, H_SPR_DAMLR1 = 1793, H_SPR_DAMLR2 = 1794$/;"	e	enum:spr_names
H_SPR_DAMLR20	opcodes/frv-desc.h	/^ , H_SPR_DAMLR19 = 1811, H_SPR_DAMLR20 = 1812, H_SPR_DAMLR21 = 1813, H_SPR_DAMLR22 = 1814$/;"	e	enum:spr_names
H_SPR_DAMLR21	opcodes/frv-desc.h	/^ , H_SPR_DAMLR19 = 1811, H_SPR_DAMLR20 = 1812, H_SPR_DAMLR21 = 1813, H_SPR_DAMLR22 = 1814$/;"	e	enum:spr_names
H_SPR_DAMLR22	opcodes/frv-desc.h	/^ , H_SPR_DAMLR19 = 1811, H_SPR_DAMLR20 = 1812, H_SPR_DAMLR21 = 1813, H_SPR_DAMLR22 = 1814$/;"	e	enum:spr_names
H_SPR_DAMLR23	opcodes/frv-desc.h	/^ , H_SPR_DAMLR23 = 1815, H_SPR_DAMLR24 = 1816, H_SPR_DAMLR25 = 1817, H_SPR_DAMLR26 = 1818$/;"	e	enum:spr_names
H_SPR_DAMLR24	opcodes/frv-desc.h	/^ , H_SPR_DAMLR23 = 1815, H_SPR_DAMLR24 = 1816, H_SPR_DAMLR25 = 1817, H_SPR_DAMLR26 = 1818$/;"	e	enum:spr_names
H_SPR_DAMLR25	opcodes/frv-desc.h	/^ , H_SPR_DAMLR23 = 1815, H_SPR_DAMLR24 = 1816, H_SPR_DAMLR25 = 1817, H_SPR_DAMLR26 = 1818$/;"	e	enum:spr_names
H_SPR_DAMLR26	opcodes/frv-desc.h	/^ , H_SPR_DAMLR23 = 1815, H_SPR_DAMLR24 = 1816, H_SPR_DAMLR25 = 1817, H_SPR_DAMLR26 = 1818$/;"	e	enum:spr_names
H_SPR_DAMLR27	opcodes/frv-desc.h	/^ , H_SPR_DAMLR27 = 1819, H_SPR_DAMLR28 = 1820, H_SPR_DAMLR29 = 1821, H_SPR_DAMLR30 = 1822$/;"	e	enum:spr_names
H_SPR_DAMLR28	opcodes/frv-desc.h	/^ , H_SPR_DAMLR27 = 1819, H_SPR_DAMLR28 = 1820, H_SPR_DAMLR29 = 1821, H_SPR_DAMLR30 = 1822$/;"	e	enum:spr_names
H_SPR_DAMLR29	opcodes/frv-desc.h	/^ , H_SPR_DAMLR27 = 1819, H_SPR_DAMLR28 = 1820, H_SPR_DAMLR29 = 1821, H_SPR_DAMLR30 = 1822$/;"	e	enum:spr_names
H_SPR_DAMLR3	opcodes/frv-desc.h	/^ , H_SPR_DAMLR3 = 1795, H_SPR_DAMLR4 = 1796, H_SPR_DAMLR5 = 1797, H_SPR_DAMLR6 = 1798$/;"	e	enum:spr_names
H_SPR_DAMLR30	opcodes/frv-desc.h	/^ , H_SPR_DAMLR27 = 1819, H_SPR_DAMLR28 = 1820, H_SPR_DAMLR29 = 1821, H_SPR_DAMLR30 = 1822$/;"	e	enum:spr_names
H_SPR_DAMLR31	opcodes/frv-desc.h	/^ , H_SPR_DAMLR31 = 1823, H_SPR_DAMLR32 = 1824, H_SPR_DAMLR33 = 1825, H_SPR_DAMLR34 = 1826$/;"	e	enum:spr_names
H_SPR_DAMLR32	opcodes/frv-desc.h	/^ , H_SPR_DAMLR31 = 1823, H_SPR_DAMLR32 = 1824, H_SPR_DAMLR33 = 1825, H_SPR_DAMLR34 = 1826$/;"	e	enum:spr_names
H_SPR_DAMLR33	opcodes/frv-desc.h	/^ , H_SPR_DAMLR31 = 1823, H_SPR_DAMLR32 = 1824, H_SPR_DAMLR33 = 1825, H_SPR_DAMLR34 = 1826$/;"	e	enum:spr_names
H_SPR_DAMLR34	opcodes/frv-desc.h	/^ , H_SPR_DAMLR31 = 1823, H_SPR_DAMLR32 = 1824, H_SPR_DAMLR33 = 1825, H_SPR_DAMLR34 = 1826$/;"	e	enum:spr_names
H_SPR_DAMLR35	opcodes/frv-desc.h	/^ , H_SPR_DAMLR35 = 1827, H_SPR_DAMLR36 = 1828, H_SPR_DAMLR37 = 1829, H_SPR_DAMLR38 = 1830$/;"	e	enum:spr_names
H_SPR_DAMLR36	opcodes/frv-desc.h	/^ , H_SPR_DAMLR35 = 1827, H_SPR_DAMLR36 = 1828, H_SPR_DAMLR37 = 1829, H_SPR_DAMLR38 = 1830$/;"	e	enum:spr_names
H_SPR_DAMLR37	opcodes/frv-desc.h	/^ , H_SPR_DAMLR35 = 1827, H_SPR_DAMLR36 = 1828, H_SPR_DAMLR37 = 1829, H_SPR_DAMLR38 = 1830$/;"	e	enum:spr_names
H_SPR_DAMLR38	opcodes/frv-desc.h	/^ , H_SPR_DAMLR35 = 1827, H_SPR_DAMLR36 = 1828, H_SPR_DAMLR37 = 1829, H_SPR_DAMLR38 = 1830$/;"	e	enum:spr_names
H_SPR_DAMLR39	opcodes/frv-desc.h	/^ , H_SPR_DAMLR39 = 1831, H_SPR_DAMLR40 = 1832, H_SPR_DAMLR41 = 1833, H_SPR_DAMLR42 = 1834$/;"	e	enum:spr_names
H_SPR_DAMLR4	opcodes/frv-desc.h	/^ , H_SPR_DAMLR3 = 1795, H_SPR_DAMLR4 = 1796, H_SPR_DAMLR5 = 1797, H_SPR_DAMLR6 = 1798$/;"	e	enum:spr_names
H_SPR_DAMLR40	opcodes/frv-desc.h	/^ , H_SPR_DAMLR39 = 1831, H_SPR_DAMLR40 = 1832, H_SPR_DAMLR41 = 1833, H_SPR_DAMLR42 = 1834$/;"	e	enum:spr_names
H_SPR_DAMLR41	opcodes/frv-desc.h	/^ , H_SPR_DAMLR39 = 1831, H_SPR_DAMLR40 = 1832, H_SPR_DAMLR41 = 1833, H_SPR_DAMLR42 = 1834$/;"	e	enum:spr_names
H_SPR_DAMLR42	opcodes/frv-desc.h	/^ , H_SPR_DAMLR39 = 1831, H_SPR_DAMLR40 = 1832, H_SPR_DAMLR41 = 1833, H_SPR_DAMLR42 = 1834$/;"	e	enum:spr_names
H_SPR_DAMLR43	opcodes/frv-desc.h	/^ , H_SPR_DAMLR43 = 1835, H_SPR_DAMLR44 = 1836, H_SPR_DAMLR45 = 1837, H_SPR_DAMLR46 = 1838$/;"	e	enum:spr_names
H_SPR_DAMLR44	opcodes/frv-desc.h	/^ , H_SPR_DAMLR43 = 1835, H_SPR_DAMLR44 = 1836, H_SPR_DAMLR45 = 1837, H_SPR_DAMLR46 = 1838$/;"	e	enum:spr_names
H_SPR_DAMLR45	opcodes/frv-desc.h	/^ , H_SPR_DAMLR43 = 1835, H_SPR_DAMLR44 = 1836, H_SPR_DAMLR45 = 1837, H_SPR_DAMLR46 = 1838$/;"	e	enum:spr_names
H_SPR_DAMLR46	opcodes/frv-desc.h	/^ , H_SPR_DAMLR43 = 1835, H_SPR_DAMLR44 = 1836, H_SPR_DAMLR45 = 1837, H_SPR_DAMLR46 = 1838$/;"	e	enum:spr_names
H_SPR_DAMLR47	opcodes/frv-desc.h	/^ , H_SPR_DAMLR47 = 1839, H_SPR_DAMLR48 = 1840, H_SPR_DAMLR49 = 1841, H_SPR_DAMLR50 = 1842$/;"	e	enum:spr_names
H_SPR_DAMLR48	opcodes/frv-desc.h	/^ , H_SPR_DAMLR47 = 1839, H_SPR_DAMLR48 = 1840, H_SPR_DAMLR49 = 1841, H_SPR_DAMLR50 = 1842$/;"	e	enum:spr_names
H_SPR_DAMLR49	opcodes/frv-desc.h	/^ , H_SPR_DAMLR47 = 1839, H_SPR_DAMLR48 = 1840, H_SPR_DAMLR49 = 1841, H_SPR_DAMLR50 = 1842$/;"	e	enum:spr_names
H_SPR_DAMLR5	opcodes/frv-desc.h	/^ , H_SPR_DAMLR3 = 1795, H_SPR_DAMLR4 = 1796, H_SPR_DAMLR5 = 1797, H_SPR_DAMLR6 = 1798$/;"	e	enum:spr_names
H_SPR_DAMLR50	opcodes/frv-desc.h	/^ , H_SPR_DAMLR47 = 1839, H_SPR_DAMLR48 = 1840, H_SPR_DAMLR49 = 1841, H_SPR_DAMLR50 = 1842$/;"	e	enum:spr_names
H_SPR_DAMLR51	opcodes/frv-desc.h	/^ , H_SPR_DAMLR51 = 1843, H_SPR_DAMLR52 = 1844, H_SPR_DAMLR53 = 1845, H_SPR_DAMLR54 = 1846$/;"	e	enum:spr_names
H_SPR_DAMLR52	opcodes/frv-desc.h	/^ , H_SPR_DAMLR51 = 1843, H_SPR_DAMLR52 = 1844, H_SPR_DAMLR53 = 1845, H_SPR_DAMLR54 = 1846$/;"	e	enum:spr_names
H_SPR_DAMLR53	opcodes/frv-desc.h	/^ , H_SPR_DAMLR51 = 1843, H_SPR_DAMLR52 = 1844, H_SPR_DAMLR53 = 1845, H_SPR_DAMLR54 = 1846$/;"	e	enum:spr_names
H_SPR_DAMLR54	opcodes/frv-desc.h	/^ , H_SPR_DAMLR51 = 1843, H_SPR_DAMLR52 = 1844, H_SPR_DAMLR53 = 1845, H_SPR_DAMLR54 = 1846$/;"	e	enum:spr_names
H_SPR_DAMLR55	opcodes/frv-desc.h	/^ , H_SPR_DAMLR55 = 1847, H_SPR_DAMLR56 = 1848, H_SPR_DAMLR57 = 1849, H_SPR_DAMLR58 = 1850$/;"	e	enum:spr_names
H_SPR_DAMLR56	opcodes/frv-desc.h	/^ , H_SPR_DAMLR55 = 1847, H_SPR_DAMLR56 = 1848, H_SPR_DAMLR57 = 1849, H_SPR_DAMLR58 = 1850$/;"	e	enum:spr_names
H_SPR_DAMLR57	opcodes/frv-desc.h	/^ , H_SPR_DAMLR55 = 1847, H_SPR_DAMLR56 = 1848, H_SPR_DAMLR57 = 1849, H_SPR_DAMLR58 = 1850$/;"	e	enum:spr_names
H_SPR_DAMLR58	opcodes/frv-desc.h	/^ , H_SPR_DAMLR55 = 1847, H_SPR_DAMLR56 = 1848, H_SPR_DAMLR57 = 1849, H_SPR_DAMLR58 = 1850$/;"	e	enum:spr_names
H_SPR_DAMLR59	opcodes/frv-desc.h	/^ , H_SPR_DAMLR59 = 1851, H_SPR_DAMLR60 = 1852, H_SPR_DAMLR61 = 1853, H_SPR_DAMLR62 = 1854$/;"	e	enum:spr_names
H_SPR_DAMLR6	opcodes/frv-desc.h	/^ , H_SPR_DAMLR3 = 1795, H_SPR_DAMLR4 = 1796, H_SPR_DAMLR5 = 1797, H_SPR_DAMLR6 = 1798$/;"	e	enum:spr_names
H_SPR_DAMLR60	opcodes/frv-desc.h	/^ , H_SPR_DAMLR59 = 1851, H_SPR_DAMLR60 = 1852, H_SPR_DAMLR61 = 1853, H_SPR_DAMLR62 = 1854$/;"	e	enum:spr_names
H_SPR_DAMLR61	opcodes/frv-desc.h	/^ , H_SPR_DAMLR59 = 1851, H_SPR_DAMLR60 = 1852, H_SPR_DAMLR61 = 1853, H_SPR_DAMLR62 = 1854$/;"	e	enum:spr_names
H_SPR_DAMLR62	opcodes/frv-desc.h	/^ , H_SPR_DAMLR59 = 1851, H_SPR_DAMLR60 = 1852, H_SPR_DAMLR61 = 1853, H_SPR_DAMLR62 = 1854$/;"	e	enum:spr_names
H_SPR_DAMLR63	opcodes/frv-desc.h	/^ , H_SPR_DAMLR63 = 1855, H_SPR_DAMPR0 = 1856, H_SPR_DAMPR1 = 1857, H_SPR_DAMPR2 = 1858$/;"	e	enum:spr_names
H_SPR_DAMLR7	opcodes/frv-desc.h	/^ , H_SPR_DAMLR7 = 1799, H_SPR_DAMLR8 = 1800, H_SPR_DAMLR9 = 1801, H_SPR_DAMLR10 = 1802$/;"	e	enum:spr_names
H_SPR_DAMLR8	opcodes/frv-desc.h	/^ , H_SPR_DAMLR7 = 1799, H_SPR_DAMLR8 = 1800, H_SPR_DAMLR9 = 1801, H_SPR_DAMLR10 = 1802$/;"	e	enum:spr_names
H_SPR_DAMLR9	opcodes/frv-desc.h	/^ , H_SPR_DAMLR7 = 1799, H_SPR_DAMLR8 = 1800, H_SPR_DAMLR9 = 1801, H_SPR_DAMLR10 = 1802$/;"	e	enum:spr_names
H_SPR_DAMPR0	opcodes/frv-desc.h	/^ , H_SPR_DAMLR63 = 1855, H_SPR_DAMPR0 = 1856, H_SPR_DAMPR1 = 1857, H_SPR_DAMPR2 = 1858$/;"	e	enum:spr_names
H_SPR_DAMPR1	opcodes/frv-desc.h	/^ , H_SPR_DAMLR63 = 1855, H_SPR_DAMPR0 = 1856, H_SPR_DAMPR1 = 1857, H_SPR_DAMPR2 = 1858$/;"	e	enum:spr_names
H_SPR_DAMPR10	opcodes/frv-desc.h	/^ , H_SPR_DAMPR7 = 1863, H_SPR_DAMPR8 = 1864, H_SPR_DAMPR9 = 1865, H_SPR_DAMPR10 = 1866$/;"	e	enum:spr_names
H_SPR_DAMPR11	opcodes/frv-desc.h	/^ , H_SPR_DAMPR11 = 1867, H_SPR_DAMPR12 = 1868, H_SPR_DAMPR13 = 1869, H_SPR_DAMPR14 = 1870$/;"	e	enum:spr_names
H_SPR_DAMPR12	opcodes/frv-desc.h	/^ , H_SPR_DAMPR11 = 1867, H_SPR_DAMPR12 = 1868, H_SPR_DAMPR13 = 1869, H_SPR_DAMPR14 = 1870$/;"	e	enum:spr_names
H_SPR_DAMPR13	opcodes/frv-desc.h	/^ , H_SPR_DAMPR11 = 1867, H_SPR_DAMPR12 = 1868, H_SPR_DAMPR13 = 1869, H_SPR_DAMPR14 = 1870$/;"	e	enum:spr_names
H_SPR_DAMPR14	opcodes/frv-desc.h	/^ , H_SPR_DAMPR11 = 1867, H_SPR_DAMPR12 = 1868, H_SPR_DAMPR13 = 1869, H_SPR_DAMPR14 = 1870$/;"	e	enum:spr_names
H_SPR_DAMPR15	opcodes/frv-desc.h	/^ , H_SPR_DAMPR15 = 1871, H_SPR_DAMPR16 = 1872, H_SPR_DAMPR17 = 1873, H_SPR_DAMPR18 = 1874$/;"	e	enum:spr_names
H_SPR_DAMPR16	opcodes/frv-desc.h	/^ , H_SPR_DAMPR15 = 1871, H_SPR_DAMPR16 = 1872, H_SPR_DAMPR17 = 1873, H_SPR_DAMPR18 = 1874$/;"	e	enum:spr_names
H_SPR_DAMPR17	opcodes/frv-desc.h	/^ , H_SPR_DAMPR15 = 1871, H_SPR_DAMPR16 = 1872, H_SPR_DAMPR17 = 1873, H_SPR_DAMPR18 = 1874$/;"	e	enum:spr_names
H_SPR_DAMPR18	opcodes/frv-desc.h	/^ , H_SPR_DAMPR15 = 1871, H_SPR_DAMPR16 = 1872, H_SPR_DAMPR17 = 1873, H_SPR_DAMPR18 = 1874$/;"	e	enum:spr_names
H_SPR_DAMPR19	opcodes/frv-desc.h	/^ , H_SPR_DAMPR19 = 1875, H_SPR_DAMPR20 = 1876, H_SPR_DAMPR21 = 1877, H_SPR_DAMPR22 = 1878$/;"	e	enum:spr_names
H_SPR_DAMPR2	opcodes/frv-desc.h	/^ , H_SPR_DAMLR63 = 1855, H_SPR_DAMPR0 = 1856, H_SPR_DAMPR1 = 1857, H_SPR_DAMPR2 = 1858$/;"	e	enum:spr_names
H_SPR_DAMPR20	opcodes/frv-desc.h	/^ , H_SPR_DAMPR19 = 1875, H_SPR_DAMPR20 = 1876, H_SPR_DAMPR21 = 1877, H_SPR_DAMPR22 = 1878$/;"	e	enum:spr_names
H_SPR_DAMPR21	opcodes/frv-desc.h	/^ , H_SPR_DAMPR19 = 1875, H_SPR_DAMPR20 = 1876, H_SPR_DAMPR21 = 1877, H_SPR_DAMPR22 = 1878$/;"	e	enum:spr_names
H_SPR_DAMPR22	opcodes/frv-desc.h	/^ , H_SPR_DAMPR19 = 1875, H_SPR_DAMPR20 = 1876, H_SPR_DAMPR21 = 1877, H_SPR_DAMPR22 = 1878$/;"	e	enum:spr_names
H_SPR_DAMPR23	opcodes/frv-desc.h	/^ , H_SPR_DAMPR23 = 1879, H_SPR_DAMPR24 = 1880, H_SPR_DAMPR25 = 1881, H_SPR_DAMPR26 = 1882$/;"	e	enum:spr_names
H_SPR_DAMPR24	opcodes/frv-desc.h	/^ , H_SPR_DAMPR23 = 1879, H_SPR_DAMPR24 = 1880, H_SPR_DAMPR25 = 1881, H_SPR_DAMPR26 = 1882$/;"	e	enum:spr_names
H_SPR_DAMPR25	opcodes/frv-desc.h	/^ , H_SPR_DAMPR23 = 1879, H_SPR_DAMPR24 = 1880, H_SPR_DAMPR25 = 1881, H_SPR_DAMPR26 = 1882$/;"	e	enum:spr_names
H_SPR_DAMPR26	opcodes/frv-desc.h	/^ , H_SPR_DAMPR23 = 1879, H_SPR_DAMPR24 = 1880, H_SPR_DAMPR25 = 1881, H_SPR_DAMPR26 = 1882$/;"	e	enum:spr_names
H_SPR_DAMPR27	opcodes/frv-desc.h	/^ , H_SPR_DAMPR27 = 1883, H_SPR_DAMPR28 = 1884, H_SPR_DAMPR29 = 1885, H_SPR_DAMPR30 = 1886$/;"	e	enum:spr_names
H_SPR_DAMPR28	opcodes/frv-desc.h	/^ , H_SPR_DAMPR27 = 1883, H_SPR_DAMPR28 = 1884, H_SPR_DAMPR29 = 1885, H_SPR_DAMPR30 = 1886$/;"	e	enum:spr_names
H_SPR_DAMPR29	opcodes/frv-desc.h	/^ , H_SPR_DAMPR27 = 1883, H_SPR_DAMPR28 = 1884, H_SPR_DAMPR29 = 1885, H_SPR_DAMPR30 = 1886$/;"	e	enum:spr_names
H_SPR_DAMPR3	opcodes/frv-desc.h	/^ , H_SPR_DAMPR3 = 1859, H_SPR_DAMPR4 = 1860, H_SPR_DAMPR5 = 1861, H_SPR_DAMPR6 = 1862$/;"	e	enum:spr_names
H_SPR_DAMPR30	opcodes/frv-desc.h	/^ , H_SPR_DAMPR27 = 1883, H_SPR_DAMPR28 = 1884, H_SPR_DAMPR29 = 1885, H_SPR_DAMPR30 = 1886$/;"	e	enum:spr_names
H_SPR_DAMPR31	opcodes/frv-desc.h	/^ , H_SPR_DAMPR31 = 1887, H_SPR_DAMPR32 = 1888, H_SPR_DAMPR33 = 1889, H_SPR_DAMPR34 = 1890$/;"	e	enum:spr_names
H_SPR_DAMPR32	opcodes/frv-desc.h	/^ , H_SPR_DAMPR31 = 1887, H_SPR_DAMPR32 = 1888, H_SPR_DAMPR33 = 1889, H_SPR_DAMPR34 = 1890$/;"	e	enum:spr_names
H_SPR_DAMPR33	opcodes/frv-desc.h	/^ , H_SPR_DAMPR31 = 1887, H_SPR_DAMPR32 = 1888, H_SPR_DAMPR33 = 1889, H_SPR_DAMPR34 = 1890$/;"	e	enum:spr_names
H_SPR_DAMPR34	opcodes/frv-desc.h	/^ , H_SPR_DAMPR31 = 1887, H_SPR_DAMPR32 = 1888, H_SPR_DAMPR33 = 1889, H_SPR_DAMPR34 = 1890$/;"	e	enum:spr_names
H_SPR_DAMPR35	opcodes/frv-desc.h	/^ , H_SPR_DAMPR35 = 1891, H_SPR_DAMPR36 = 1892, H_SPR_DAMPR37 = 1893, H_SPR_DAMPR38 = 1894$/;"	e	enum:spr_names
H_SPR_DAMPR36	opcodes/frv-desc.h	/^ , H_SPR_DAMPR35 = 1891, H_SPR_DAMPR36 = 1892, H_SPR_DAMPR37 = 1893, H_SPR_DAMPR38 = 1894$/;"	e	enum:spr_names
H_SPR_DAMPR37	opcodes/frv-desc.h	/^ , H_SPR_DAMPR35 = 1891, H_SPR_DAMPR36 = 1892, H_SPR_DAMPR37 = 1893, H_SPR_DAMPR38 = 1894$/;"	e	enum:spr_names
H_SPR_DAMPR38	opcodes/frv-desc.h	/^ , H_SPR_DAMPR35 = 1891, H_SPR_DAMPR36 = 1892, H_SPR_DAMPR37 = 1893, H_SPR_DAMPR38 = 1894$/;"	e	enum:spr_names
H_SPR_DAMPR39	opcodes/frv-desc.h	/^ , H_SPR_DAMPR39 = 1895, H_SPR_DAMPR40 = 1896, H_SPR_DAMPR41 = 1897, H_SPR_DAMPR42 = 1898$/;"	e	enum:spr_names
H_SPR_DAMPR4	opcodes/frv-desc.h	/^ , H_SPR_DAMPR3 = 1859, H_SPR_DAMPR4 = 1860, H_SPR_DAMPR5 = 1861, H_SPR_DAMPR6 = 1862$/;"	e	enum:spr_names
H_SPR_DAMPR40	opcodes/frv-desc.h	/^ , H_SPR_DAMPR39 = 1895, H_SPR_DAMPR40 = 1896, H_SPR_DAMPR41 = 1897, H_SPR_DAMPR42 = 1898$/;"	e	enum:spr_names
H_SPR_DAMPR41	opcodes/frv-desc.h	/^ , H_SPR_DAMPR39 = 1895, H_SPR_DAMPR40 = 1896, H_SPR_DAMPR41 = 1897, H_SPR_DAMPR42 = 1898$/;"	e	enum:spr_names
H_SPR_DAMPR42	opcodes/frv-desc.h	/^ , H_SPR_DAMPR39 = 1895, H_SPR_DAMPR40 = 1896, H_SPR_DAMPR41 = 1897, H_SPR_DAMPR42 = 1898$/;"	e	enum:spr_names
H_SPR_DAMPR43	opcodes/frv-desc.h	/^ , H_SPR_DAMPR43 = 1899, H_SPR_DAMPR44 = 1900, H_SPR_DAMPR45 = 1901, H_SPR_DAMPR46 = 1902$/;"	e	enum:spr_names
H_SPR_DAMPR44	opcodes/frv-desc.h	/^ , H_SPR_DAMPR43 = 1899, H_SPR_DAMPR44 = 1900, H_SPR_DAMPR45 = 1901, H_SPR_DAMPR46 = 1902$/;"	e	enum:spr_names
H_SPR_DAMPR45	opcodes/frv-desc.h	/^ , H_SPR_DAMPR43 = 1899, H_SPR_DAMPR44 = 1900, H_SPR_DAMPR45 = 1901, H_SPR_DAMPR46 = 1902$/;"	e	enum:spr_names
H_SPR_DAMPR46	opcodes/frv-desc.h	/^ , H_SPR_DAMPR43 = 1899, H_SPR_DAMPR44 = 1900, H_SPR_DAMPR45 = 1901, H_SPR_DAMPR46 = 1902$/;"	e	enum:spr_names
H_SPR_DAMPR47	opcodes/frv-desc.h	/^ , H_SPR_DAMPR47 = 1903, H_SPR_DAMPR48 = 1904, H_SPR_DAMPR49 = 1905, H_SPR_DAMPR50 = 1906$/;"	e	enum:spr_names
H_SPR_DAMPR48	opcodes/frv-desc.h	/^ , H_SPR_DAMPR47 = 1903, H_SPR_DAMPR48 = 1904, H_SPR_DAMPR49 = 1905, H_SPR_DAMPR50 = 1906$/;"	e	enum:spr_names
H_SPR_DAMPR49	opcodes/frv-desc.h	/^ , H_SPR_DAMPR47 = 1903, H_SPR_DAMPR48 = 1904, H_SPR_DAMPR49 = 1905, H_SPR_DAMPR50 = 1906$/;"	e	enum:spr_names
H_SPR_DAMPR5	opcodes/frv-desc.h	/^ , H_SPR_DAMPR3 = 1859, H_SPR_DAMPR4 = 1860, H_SPR_DAMPR5 = 1861, H_SPR_DAMPR6 = 1862$/;"	e	enum:spr_names
H_SPR_DAMPR50	opcodes/frv-desc.h	/^ , H_SPR_DAMPR47 = 1903, H_SPR_DAMPR48 = 1904, H_SPR_DAMPR49 = 1905, H_SPR_DAMPR50 = 1906$/;"	e	enum:spr_names
H_SPR_DAMPR51	opcodes/frv-desc.h	/^ , H_SPR_DAMPR51 = 1907, H_SPR_DAMPR52 = 1908, H_SPR_DAMPR53 = 1909, H_SPR_DAMPR54 = 1910$/;"	e	enum:spr_names
H_SPR_DAMPR52	opcodes/frv-desc.h	/^ , H_SPR_DAMPR51 = 1907, H_SPR_DAMPR52 = 1908, H_SPR_DAMPR53 = 1909, H_SPR_DAMPR54 = 1910$/;"	e	enum:spr_names
H_SPR_DAMPR53	opcodes/frv-desc.h	/^ , H_SPR_DAMPR51 = 1907, H_SPR_DAMPR52 = 1908, H_SPR_DAMPR53 = 1909, H_SPR_DAMPR54 = 1910$/;"	e	enum:spr_names
H_SPR_DAMPR54	opcodes/frv-desc.h	/^ , H_SPR_DAMPR51 = 1907, H_SPR_DAMPR52 = 1908, H_SPR_DAMPR53 = 1909, H_SPR_DAMPR54 = 1910$/;"	e	enum:spr_names
H_SPR_DAMPR55	opcodes/frv-desc.h	/^ , H_SPR_DAMPR55 = 1911, H_SPR_DAMPR56 = 1912, H_SPR_DAMPR57 = 1913, H_SPR_DAMPR58 = 1914$/;"	e	enum:spr_names
H_SPR_DAMPR56	opcodes/frv-desc.h	/^ , H_SPR_DAMPR55 = 1911, H_SPR_DAMPR56 = 1912, H_SPR_DAMPR57 = 1913, H_SPR_DAMPR58 = 1914$/;"	e	enum:spr_names
H_SPR_DAMPR57	opcodes/frv-desc.h	/^ , H_SPR_DAMPR55 = 1911, H_SPR_DAMPR56 = 1912, H_SPR_DAMPR57 = 1913, H_SPR_DAMPR58 = 1914$/;"	e	enum:spr_names
H_SPR_DAMPR58	opcodes/frv-desc.h	/^ , H_SPR_DAMPR55 = 1911, H_SPR_DAMPR56 = 1912, H_SPR_DAMPR57 = 1913, H_SPR_DAMPR58 = 1914$/;"	e	enum:spr_names
H_SPR_DAMPR59	opcodes/frv-desc.h	/^ , H_SPR_DAMPR59 = 1915, H_SPR_DAMPR60 = 1916, H_SPR_DAMPR61 = 1917, H_SPR_DAMPR62 = 1918$/;"	e	enum:spr_names
H_SPR_DAMPR6	opcodes/frv-desc.h	/^ , H_SPR_DAMPR3 = 1859, H_SPR_DAMPR4 = 1860, H_SPR_DAMPR5 = 1861, H_SPR_DAMPR6 = 1862$/;"	e	enum:spr_names
H_SPR_DAMPR60	opcodes/frv-desc.h	/^ , H_SPR_DAMPR59 = 1915, H_SPR_DAMPR60 = 1916, H_SPR_DAMPR61 = 1917, H_SPR_DAMPR62 = 1918$/;"	e	enum:spr_names
H_SPR_DAMPR61	opcodes/frv-desc.h	/^ , H_SPR_DAMPR59 = 1915, H_SPR_DAMPR60 = 1916, H_SPR_DAMPR61 = 1917, H_SPR_DAMPR62 = 1918$/;"	e	enum:spr_names
H_SPR_DAMPR62	opcodes/frv-desc.h	/^ , H_SPR_DAMPR59 = 1915, H_SPR_DAMPR60 = 1916, H_SPR_DAMPR61 = 1917, H_SPR_DAMPR62 = 1918$/;"	e	enum:spr_names
H_SPR_DAMPR63	opcodes/frv-desc.h	/^ , H_SPR_DAMPR63 = 1919, H_SPR_AMCR = 1920, H_SPR_STBAR = 1921, H_SPR_MMCR = 1922$/;"	e	enum:spr_names
H_SPR_DAMPR7	opcodes/frv-desc.h	/^ , H_SPR_DAMPR7 = 1863, H_SPR_DAMPR8 = 1864, H_SPR_DAMPR9 = 1865, H_SPR_DAMPR10 = 1866$/;"	e	enum:spr_names
H_SPR_DAMPR8	opcodes/frv-desc.h	/^ , H_SPR_DAMPR7 = 1863, H_SPR_DAMPR8 = 1864, H_SPR_DAMPR9 = 1865, H_SPR_DAMPR10 = 1866$/;"	e	enum:spr_names
H_SPR_DAMPR9	opcodes/frv-desc.h	/^ , H_SPR_DAMPR7 = 1863, H_SPR_DAMPR8 = 1864, H_SPR_DAMPR9 = 1865, H_SPR_DAMPR10 = 1866$/;"	e	enum:spr_names
H_SPR_DAMVR1	opcodes/frv-desc.h	/^ , H_SPR_IAMVR1 = 1925, H_SPR_DAMVR1 = 1927, H_SPR_CXNR = 1936, H_SPR_TTBR = 1937$/;"	e	enum:spr_names
H_SPR_DBAR0	opcodes/frv-desc.h	/^ , H_SPR_IBAR2 = 2054, H_SPR_IBAR3 = 2055, H_SPR_DBAR0 = 2056, H_SPR_DBAR1 = 2057$/;"	e	enum:spr_names
H_SPR_DBAR1	opcodes/frv-desc.h	/^ , H_SPR_IBAR2 = 2054, H_SPR_IBAR3 = 2055, H_SPR_DBAR0 = 2056, H_SPR_DBAR1 = 2057$/;"	e	enum:spr_names
H_SPR_DBAR2	opcodes/frv-desc.h	/^ , H_SPR_DBAR2 = 2058, H_SPR_DBAR3 = 2059, H_SPR_DBDR00 = 2060, H_SPR_DBDR01 = 2061$/;"	e	enum:spr_names
H_SPR_DBAR3	opcodes/frv-desc.h	/^ , H_SPR_DBAR2 = 2058, H_SPR_DBAR3 = 2059, H_SPR_DBDR00 = 2060, H_SPR_DBDR01 = 2061$/;"	e	enum:spr_names
H_SPR_DBDR00	opcodes/frv-desc.h	/^ , H_SPR_DBAR2 = 2058, H_SPR_DBAR3 = 2059, H_SPR_DBDR00 = 2060, H_SPR_DBDR01 = 2061$/;"	e	enum:spr_names
H_SPR_DBDR01	opcodes/frv-desc.h	/^ , H_SPR_DBAR2 = 2058, H_SPR_DBAR3 = 2059, H_SPR_DBDR00 = 2060, H_SPR_DBDR01 = 2061$/;"	e	enum:spr_names
H_SPR_DBDR02	opcodes/frv-desc.h	/^ , H_SPR_DBDR02 = 2062, H_SPR_DBDR03 = 2063, H_SPR_DBDR10 = 2064, H_SPR_DBDR11 = 2065$/;"	e	enum:spr_names
H_SPR_DBDR03	opcodes/frv-desc.h	/^ , H_SPR_DBDR02 = 2062, H_SPR_DBDR03 = 2063, H_SPR_DBDR10 = 2064, H_SPR_DBDR11 = 2065$/;"	e	enum:spr_names
H_SPR_DBDR10	opcodes/frv-desc.h	/^ , H_SPR_DBDR02 = 2062, H_SPR_DBDR03 = 2063, H_SPR_DBDR10 = 2064, H_SPR_DBDR11 = 2065$/;"	e	enum:spr_names
H_SPR_DBDR11	opcodes/frv-desc.h	/^ , H_SPR_DBDR02 = 2062, H_SPR_DBDR03 = 2063, H_SPR_DBDR10 = 2064, H_SPR_DBDR11 = 2065$/;"	e	enum:spr_names
H_SPR_DBDR12	opcodes/frv-desc.h	/^ , H_SPR_DBDR12 = 2066, H_SPR_DBDR13 = 2067, H_SPR_DBDR20 = 2068, H_SPR_DBDR21 = 2069$/;"	e	enum:spr_names
H_SPR_DBDR13	opcodes/frv-desc.h	/^ , H_SPR_DBDR12 = 2066, H_SPR_DBDR13 = 2067, H_SPR_DBDR20 = 2068, H_SPR_DBDR21 = 2069$/;"	e	enum:spr_names
H_SPR_DBDR20	opcodes/frv-desc.h	/^ , H_SPR_DBDR12 = 2066, H_SPR_DBDR13 = 2067, H_SPR_DBDR20 = 2068, H_SPR_DBDR21 = 2069$/;"	e	enum:spr_names
H_SPR_DBDR21	opcodes/frv-desc.h	/^ , H_SPR_DBDR12 = 2066, H_SPR_DBDR13 = 2067, H_SPR_DBDR20 = 2068, H_SPR_DBDR21 = 2069$/;"	e	enum:spr_names
H_SPR_DBDR22	opcodes/frv-desc.h	/^ , H_SPR_DBDR22 = 2070, H_SPR_DBDR23 = 2071, H_SPR_DBDR30 = 2072, H_SPR_DBDR31 = 2073$/;"	e	enum:spr_names
H_SPR_DBDR23	opcodes/frv-desc.h	/^ , H_SPR_DBDR22 = 2070, H_SPR_DBDR23 = 2071, H_SPR_DBDR30 = 2072, H_SPR_DBDR31 = 2073$/;"	e	enum:spr_names
H_SPR_DBDR30	opcodes/frv-desc.h	/^ , H_SPR_DBDR22 = 2070, H_SPR_DBDR23 = 2071, H_SPR_DBDR30 = 2072, H_SPR_DBDR31 = 2073$/;"	e	enum:spr_names
H_SPR_DBDR31	opcodes/frv-desc.h	/^ , H_SPR_DBDR22 = 2070, H_SPR_DBDR23 = 2071, H_SPR_DBDR30 = 2072, H_SPR_DBDR31 = 2073$/;"	e	enum:spr_names
H_SPR_DBDR32	opcodes/frv-desc.h	/^ , H_SPR_DBDR32 = 2074, H_SPR_DBDR33 = 2075, H_SPR_DBMR00 = 2076, H_SPR_DBMR01 = 2077$/;"	e	enum:spr_names
H_SPR_DBDR33	opcodes/frv-desc.h	/^ , H_SPR_DBDR32 = 2074, H_SPR_DBDR33 = 2075, H_SPR_DBMR00 = 2076, H_SPR_DBMR01 = 2077$/;"	e	enum:spr_names
H_SPR_DBMR00	opcodes/frv-desc.h	/^ , H_SPR_DBDR32 = 2074, H_SPR_DBDR33 = 2075, H_SPR_DBMR00 = 2076, H_SPR_DBMR01 = 2077$/;"	e	enum:spr_names
H_SPR_DBMR01	opcodes/frv-desc.h	/^ , H_SPR_DBDR32 = 2074, H_SPR_DBDR33 = 2075, H_SPR_DBMR00 = 2076, H_SPR_DBMR01 = 2077$/;"	e	enum:spr_names
H_SPR_DBMR02	opcodes/frv-desc.h	/^ , H_SPR_DBMR02 = 2078, H_SPR_DBMR03 = 2079, H_SPR_DBMR10 = 2080, H_SPR_DBMR11 = 2081$/;"	e	enum:spr_names
H_SPR_DBMR03	opcodes/frv-desc.h	/^ , H_SPR_DBMR02 = 2078, H_SPR_DBMR03 = 2079, H_SPR_DBMR10 = 2080, H_SPR_DBMR11 = 2081$/;"	e	enum:spr_names
H_SPR_DBMR10	opcodes/frv-desc.h	/^ , H_SPR_DBMR02 = 2078, H_SPR_DBMR03 = 2079, H_SPR_DBMR10 = 2080, H_SPR_DBMR11 = 2081$/;"	e	enum:spr_names
H_SPR_DBMR11	opcodes/frv-desc.h	/^ , H_SPR_DBMR02 = 2078, H_SPR_DBMR03 = 2079, H_SPR_DBMR10 = 2080, H_SPR_DBMR11 = 2081$/;"	e	enum:spr_names
H_SPR_DBMR12	opcodes/frv-desc.h	/^ , H_SPR_DBMR12 = 2082, H_SPR_DBMR13 = 2083, H_SPR_DBMR20 = 2084, H_SPR_DBMR21 = 2085$/;"	e	enum:spr_names
H_SPR_DBMR13	opcodes/frv-desc.h	/^ , H_SPR_DBMR12 = 2082, H_SPR_DBMR13 = 2083, H_SPR_DBMR20 = 2084, H_SPR_DBMR21 = 2085$/;"	e	enum:spr_names
H_SPR_DBMR20	opcodes/frv-desc.h	/^ , H_SPR_DBMR12 = 2082, H_SPR_DBMR13 = 2083, H_SPR_DBMR20 = 2084, H_SPR_DBMR21 = 2085$/;"	e	enum:spr_names
H_SPR_DBMR21	opcodes/frv-desc.h	/^ , H_SPR_DBMR12 = 2082, H_SPR_DBMR13 = 2083, H_SPR_DBMR20 = 2084, H_SPR_DBMR21 = 2085$/;"	e	enum:spr_names
H_SPR_DBMR22	opcodes/frv-desc.h	/^ , H_SPR_DBMR22 = 2086, H_SPR_DBMR23 = 2087, H_SPR_DBMR30 = 2088, H_SPR_DBMR31 = 2089$/;"	e	enum:spr_names
H_SPR_DBMR23	opcodes/frv-desc.h	/^ , H_SPR_DBMR22 = 2086, H_SPR_DBMR23 = 2087, H_SPR_DBMR30 = 2088, H_SPR_DBMR31 = 2089$/;"	e	enum:spr_names
H_SPR_DBMR30	opcodes/frv-desc.h	/^ , H_SPR_DBMR22 = 2086, H_SPR_DBMR23 = 2087, H_SPR_DBMR30 = 2088, H_SPR_DBMR31 = 2089$/;"	e	enum:spr_names
H_SPR_DBMR31	opcodes/frv-desc.h	/^ , H_SPR_DBMR22 = 2086, H_SPR_DBMR23 = 2087, H_SPR_DBMR30 = 2088, H_SPR_DBMR31 = 2089$/;"	e	enum:spr_names
H_SPR_DBMR32	opcodes/frv-desc.h	/^ , H_SPR_DBMR32 = 2090, H_SPR_DBMR33 = 2091, H_SPR_CPCFR = 2304, H_SPR_CPCR = 2305$/;"	e	enum:spr_names
H_SPR_DBMR33	opcodes/frv-desc.h	/^ , H_SPR_DBMR32 = 2090, H_SPR_DBMR33 = 2091, H_SPR_CPCFR = 2304, H_SPR_CPCR = 2305$/;"	e	enum:spr_names
H_SPR_DCR	opcodes/frv-desc.h	/^ , H_SPR_TIMERL = 1953, H_SPR_TIMERD = 1954, H_SPR_DCR = 2048, H_SPR_BRR = 2049$/;"	e	enum:spr_names
H_SPR_EAR0	opcodes/frv-desc.h	/^ , H_SPR_MQST31 = 1407, H_SPR_EAR0 = 1536, H_SPR_EAR1 = 1537, H_SPR_EAR2 = 1538$/;"	e	enum:spr_names
H_SPR_EAR1	opcodes/frv-desc.h	/^ , H_SPR_MQST31 = 1407, H_SPR_EAR0 = 1536, H_SPR_EAR1 = 1537, H_SPR_EAR2 = 1538$/;"	e	enum:spr_names
H_SPR_EAR10	opcodes/frv-desc.h	/^ , H_SPR_EAR7 = 1543, H_SPR_EAR8 = 1544, H_SPR_EAR9 = 1545, H_SPR_EAR10 = 1546$/;"	e	enum:spr_names
H_SPR_EAR11	opcodes/frv-desc.h	/^ , H_SPR_EAR11 = 1547, H_SPR_EAR12 = 1548, H_SPR_EAR13 = 1549, H_SPR_EAR14 = 1550$/;"	e	enum:spr_names
H_SPR_EAR12	opcodes/frv-desc.h	/^ , H_SPR_EAR11 = 1547, H_SPR_EAR12 = 1548, H_SPR_EAR13 = 1549, H_SPR_EAR14 = 1550$/;"	e	enum:spr_names
H_SPR_EAR13	opcodes/frv-desc.h	/^ , H_SPR_EAR11 = 1547, H_SPR_EAR12 = 1548, H_SPR_EAR13 = 1549, H_SPR_EAR14 = 1550$/;"	e	enum:spr_names
H_SPR_EAR14	opcodes/frv-desc.h	/^ , H_SPR_EAR11 = 1547, H_SPR_EAR12 = 1548, H_SPR_EAR13 = 1549, H_SPR_EAR14 = 1550$/;"	e	enum:spr_names
H_SPR_EAR15	opcodes/frv-desc.h	/^ , H_SPR_EAR15 = 1551, H_SPR_EAR16 = 1552, H_SPR_EAR17 = 1553, H_SPR_EAR18 = 1554$/;"	e	enum:spr_names
H_SPR_EAR16	opcodes/frv-desc.h	/^ , H_SPR_EAR15 = 1551, H_SPR_EAR16 = 1552, H_SPR_EAR17 = 1553, H_SPR_EAR18 = 1554$/;"	e	enum:spr_names
H_SPR_EAR17	opcodes/frv-desc.h	/^ , H_SPR_EAR15 = 1551, H_SPR_EAR16 = 1552, H_SPR_EAR17 = 1553, H_SPR_EAR18 = 1554$/;"	e	enum:spr_names
H_SPR_EAR18	opcodes/frv-desc.h	/^ , H_SPR_EAR15 = 1551, H_SPR_EAR16 = 1552, H_SPR_EAR17 = 1553, H_SPR_EAR18 = 1554$/;"	e	enum:spr_names
H_SPR_EAR19	opcodes/frv-desc.h	/^ , H_SPR_EAR19 = 1555, H_SPR_EAR20 = 1556, H_SPR_EAR21 = 1557, H_SPR_EAR22 = 1558$/;"	e	enum:spr_names
H_SPR_EAR2	opcodes/frv-desc.h	/^ , H_SPR_MQST31 = 1407, H_SPR_EAR0 = 1536, H_SPR_EAR1 = 1537, H_SPR_EAR2 = 1538$/;"	e	enum:spr_names
H_SPR_EAR20	opcodes/frv-desc.h	/^ , H_SPR_EAR19 = 1555, H_SPR_EAR20 = 1556, H_SPR_EAR21 = 1557, H_SPR_EAR22 = 1558$/;"	e	enum:spr_names
H_SPR_EAR21	opcodes/frv-desc.h	/^ , H_SPR_EAR19 = 1555, H_SPR_EAR20 = 1556, H_SPR_EAR21 = 1557, H_SPR_EAR22 = 1558$/;"	e	enum:spr_names
H_SPR_EAR22	opcodes/frv-desc.h	/^ , H_SPR_EAR19 = 1555, H_SPR_EAR20 = 1556, H_SPR_EAR21 = 1557, H_SPR_EAR22 = 1558$/;"	e	enum:spr_names
H_SPR_EAR23	opcodes/frv-desc.h	/^ , H_SPR_EAR23 = 1559, H_SPR_EAR24 = 1560, H_SPR_EAR25 = 1561, H_SPR_EAR26 = 1562$/;"	e	enum:spr_names
H_SPR_EAR24	opcodes/frv-desc.h	/^ , H_SPR_EAR23 = 1559, H_SPR_EAR24 = 1560, H_SPR_EAR25 = 1561, H_SPR_EAR26 = 1562$/;"	e	enum:spr_names
H_SPR_EAR25	opcodes/frv-desc.h	/^ , H_SPR_EAR23 = 1559, H_SPR_EAR24 = 1560, H_SPR_EAR25 = 1561, H_SPR_EAR26 = 1562$/;"	e	enum:spr_names
H_SPR_EAR26	opcodes/frv-desc.h	/^ , H_SPR_EAR23 = 1559, H_SPR_EAR24 = 1560, H_SPR_EAR25 = 1561, H_SPR_EAR26 = 1562$/;"	e	enum:spr_names
H_SPR_EAR27	opcodes/frv-desc.h	/^ , H_SPR_EAR27 = 1563, H_SPR_EAR28 = 1564, H_SPR_EAR29 = 1565, H_SPR_EAR30 = 1566$/;"	e	enum:spr_names
H_SPR_EAR28	opcodes/frv-desc.h	/^ , H_SPR_EAR27 = 1563, H_SPR_EAR28 = 1564, H_SPR_EAR29 = 1565, H_SPR_EAR30 = 1566$/;"	e	enum:spr_names
H_SPR_EAR29	opcodes/frv-desc.h	/^ , H_SPR_EAR27 = 1563, H_SPR_EAR28 = 1564, H_SPR_EAR29 = 1565, H_SPR_EAR30 = 1566$/;"	e	enum:spr_names
H_SPR_EAR3	opcodes/frv-desc.h	/^ , H_SPR_EAR3 = 1539, H_SPR_EAR4 = 1540, H_SPR_EAR5 = 1541, H_SPR_EAR6 = 1542$/;"	e	enum:spr_names
H_SPR_EAR30	opcodes/frv-desc.h	/^ , H_SPR_EAR27 = 1563, H_SPR_EAR28 = 1564, H_SPR_EAR29 = 1565, H_SPR_EAR30 = 1566$/;"	e	enum:spr_names
H_SPR_EAR31	opcodes/frv-desc.h	/^ , H_SPR_EAR31 = 1567, H_SPR_EAR32 = 1568, H_SPR_EAR33 = 1569, H_SPR_EAR34 = 1570$/;"	e	enum:spr_names
H_SPR_EAR32	opcodes/frv-desc.h	/^ , H_SPR_EAR31 = 1567, H_SPR_EAR32 = 1568, H_SPR_EAR33 = 1569, H_SPR_EAR34 = 1570$/;"	e	enum:spr_names
H_SPR_EAR33	opcodes/frv-desc.h	/^ , H_SPR_EAR31 = 1567, H_SPR_EAR32 = 1568, H_SPR_EAR33 = 1569, H_SPR_EAR34 = 1570$/;"	e	enum:spr_names
H_SPR_EAR34	opcodes/frv-desc.h	/^ , H_SPR_EAR31 = 1567, H_SPR_EAR32 = 1568, H_SPR_EAR33 = 1569, H_SPR_EAR34 = 1570$/;"	e	enum:spr_names
H_SPR_EAR35	opcodes/frv-desc.h	/^ , H_SPR_EAR35 = 1571, H_SPR_EAR36 = 1572, H_SPR_EAR37 = 1573, H_SPR_EAR38 = 1574$/;"	e	enum:spr_names
H_SPR_EAR36	opcodes/frv-desc.h	/^ , H_SPR_EAR35 = 1571, H_SPR_EAR36 = 1572, H_SPR_EAR37 = 1573, H_SPR_EAR38 = 1574$/;"	e	enum:spr_names
H_SPR_EAR37	opcodes/frv-desc.h	/^ , H_SPR_EAR35 = 1571, H_SPR_EAR36 = 1572, H_SPR_EAR37 = 1573, H_SPR_EAR38 = 1574$/;"	e	enum:spr_names
H_SPR_EAR38	opcodes/frv-desc.h	/^ , H_SPR_EAR35 = 1571, H_SPR_EAR36 = 1572, H_SPR_EAR37 = 1573, H_SPR_EAR38 = 1574$/;"	e	enum:spr_names
H_SPR_EAR39	opcodes/frv-desc.h	/^ , H_SPR_EAR39 = 1575, H_SPR_EAR40 = 1576, H_SPR_EAR41 = 1577, H_SPR_EAR42 = 1578$/;"	e	enum:spr_names
H_SPR_EAR4	opcodes/frv-desc.h	/^ , H_SPR_EAR3 = 1539, H_SPR_EAR4 = 1540, H_SPR_EAR5 = 1541, H_SPR_EAR6 = 1542$/;"	e	enum:spr_names
H_SPR_EAR40	opcodes/frv-desc.h	/^ , H_SPR_EAR39 = 1575, H_SPR_EAR40 = 1576, H_SPR_EAR41 = 1577, H_SPR_EAR42 = 1578$/;"	e	enum:spr_names
H_SPR_EAR41	opcodes/frv-desc.h	/^ , H_SPR_EAR39 = 1575, H_SPR_EAR40 = 1576, H_SPR_EAR41 = 1577, H_SPR_EAR42 = 1578$/;"	e	enum:spr_names
H_SPR_EAR42	opcodes/frv-desc.h	/^ , H_SPR_EAR39 = 1575, H_SPR_EAR40 = 1576, H_SPR_EAR41 = 1577, H_SPR_EAR42 = 1578$/;"	e	enum:spr_names
H_SPR_EAR43	opcodes/frv-desc.h	/^ , H_SPR_EAR43 = 1579, H_SPR_EAR44 = 1580, H_SPR_EAR45 = 1581, H_SPR_EAR46 = 1582$/;"	e	enum:spr_names
H_SPR_EAR44	opcodes/frv-desc.h	/^ , H_SPR_EAR43 = 1579, H_SPR_EAR44 = 1580, H_SPR_EAR45 = 1581, H_SPR_EAR46 = 1582$/;"	e	enum:spr_names
H_SPR_EAR45	opcodes/frv-desc.h	/^ , H_SPR_EAR43 = 1579, H_SPR_EAR44 = 1580, H_SPR_EAR45 = 1581, H_SPR_EAR46 = 1582$/;"	e	enum:spr_names
H_SPR_EAR46	opcodes/frv-desc.h	/^ , H_SPR_EAR43 = 1579, H_SPR_EAR44 = 1580, H_SPR_EAR45 = 1581, H_SPR_EAR46 = 1582$/;"	e	enum:spr_names
H_SPR_EAR47	opcodes/frv-desc.h	/^ , H_SPR_EAR47 = 1583, H_SPR_EAR48 = 1584, H_SPR_EAR49 = 1585, H_SPR_EAR50 = 1586$/;"	e	enum:spr_names
H_SPR_EAR48	opcodes/frv-desc.h	/^ , H_SPR_EAR47 = 1583, H_SPR_EAR48 = 1584, H_SPR_EAR49 = 1585, H_SPR_EAR50 = 1586$/;"	e	enum:spr_names
H_SPR_EAR49	opcodes/frv-desc.h	/^ , H_SPR_EAR47 = 1583, H_SPR_EAR48 = 1584, H_SPR_EAR49 = 1585, H_SPR_EAR50 = 1586$/;"	e	enum:spr_names
H_SPR_EAR5	opcodes/frv-desc.h	/^ , H_SPR_EAR3 = 1539, H_SPR_EAR4 = 1540, H_SPR_EAR5 = 1541, H_SPR_EAR6 = 1542$/;"	e	enum:spr_names
H_SPR_EAR50	opcodes/frv-desc.h	/^ , H_SPR_EAR47 = 1583, H_SPR_EAR48 = 1584, H_SPR_EAR49 = 1585, H_SPR_EAR50 = 1586$/;"	e	enum:spr_names
H_SPR_EAR51	opcodes/frv-desc.h	/^ , H_SPR_EAR51 = 1587, H_SPR_EAR52 = 1588, H_SPR_EAR53 = 1589, H_SPR_EAR54 = 1590$/;"	e	enum:spr_names
H_SPR_EAR52	opcodes/frv-desc.h	/^ , H_SPR_EAR51 = 1587, H_SPR_EAR52 = 1588, H_SPR_EAR53 = 1589, H_SPR_EAR54 = 1590$/;"	e	enum:spr_names
H_SPR_EAR53	opcodes/frv-desc.h	/^ , H_SPR_EAR51 = 1587, H_SPR_EAR52 = 1588, H_SPR_EAR53 = 1589, H_SPR_EAR54 = 1590$/;"	e	enum:spr_names
H_SPR_EAR54	opcodes/frv-desc.h	/^ , H_SPR_EAR51 = 1587, H_SPR_EAR52 = 1588, H_SPR_EAR53 = 1589, H_SPR_EAR54 = 1590$/;"	e	enum:spr_names
H_SPR_EAR55	opcodes/frv-desc.h	/^ , H_SPR_EAR55 = 1591, H_SPR_EAR56 = 1592, H_SPR_EAR57 = 1593, H_SPR_EAR58 = 1594$/;"	e	enum:spr_names
H_SPR_EAR56	opcodes/frv-desc.h	/^ , H_SPR_EAR55 = 1591, H_SPR_EAR56 = 1592, H_SPR_EAR57 = 1593, H_SPR_EAR58 = 1594$/;"	e	enum:spr_names
H_SPR_EAR57	opcodes/frv-desc.h	/^ , H_SPR_EAR55 = 1591, H_SPR_EAR56 = 1592, H_SPR_EAR57 = 1593, H_SPR_EAR58 = 1594$/;"	e	enum:spr_names
H_SPR_EAR58	opcodes/frv-desc.h	/^ , H_SPR_EAR55 = 1591, H_SPR_EAR56 = 1592, H_SPR_EAR57 = 1593, H_SPR_EAR58 = 1594$/;"	e	enum:spr_names
H_SPR_EAR59	opcodes/frv-desc.h	/^ , H_SPR_EAR59 = 1595, H_SPR_EAR60 = 1596, H_SPR_EAR61 = 1597, H_SPR_EAR62 = 1598$/;"	e	enum:spr_names
H_SPR_EAR6	opcodes/frv-desc.h	/^ , H_SPR_EAR3 = 1539, H_SPR_EAR4 = 1540, H_SPR_EAR5 = 1541, H_SPR_EAR6 = 1542$/;"	e	enum:spr_names
H_SPR_EAR60	opcodes/frv-desc.h	/^ , H_SPR_EAR59 = 1595, H_SPR_EAR60 = 1596, H_SPR_EAR61 = 1597, H_SPR_EAR62 = 1598$/;"	e	enum:spr_names
H_SPR_EAR61	opcodes/frv-desc.h	/^ , H_SPR_EAR59 = 1595, H_SPR_EAR60 = 1596, H_SPR_EAR61 = 1597, H_SPR_EAR62 = 1598$/;"	e	enum:spr_names
H_SPR_EAR62	opcodes/frv-desc.h	/^ , H_SPR_EAR59 = 1595, H_SPR_EAR60 = 1596, H_SPR_EAR61 = 1597, H_SPR_EAR62 = 1598$/;"	e	enum:spr_names
H_SPR_EAR63	opcodes/frv-desc.h	/^ , H_SPR_EAR63 = 1599, H_SPR_EDR0 = 1600, H_SPR_EDR1 = 1601, H_SPR_EDR2 = 1602$/;"	e	enum:spr_names
H_SPR_EAR7	opcodes/frv-desc.h	/^ , H_SPR_EAR7 = 1543, H_SPR_EAR8 = 1544, H_SPR_EAR9 = 1545, H_SPR_EAR10 = 1546$/;"	e	enum:spr_names
H_SPR_EAR8	opcodes/frv-desc.h	/^ , H_SPR_EAR7 = 1543, H_SPR_EAR8 = 1544, H_SPR_EAR9 = 1545, H_SPR_EAR10 = 1546$/;"	e	enum:spr_names
H_SPR_EAR9	opcodes/frv-desc.h	/^ , H_SPR_EAR7 = 1543, H_SPR_EAR8 = 1544, H_SPR_EAR9 = 1545, H_SPR_EAR10 = 1546$/;"	e	enum:spr_names
H_SPR_EDR0	opcodes/frv-desc.h	/^ , H_SPR_EAR63 = 1599, H_SPR_EDR0 = 1600, H_SPR_EDR1 = 1601, H_SPR_EDR2 = 1602$/;"	e	enum:spr_names
H_SPR_EDR1	opcodes/frv-desc.h	/^ , H_SPR_EAR63 = 1599, H_SPR_EDR0 = 1600, H_SPR_EDR1 = 1601, H_SPR_EDR2 = 1602$/;"	e	enum:spr_names
H_SPR_EDR10	opcodes/frv-desc.h	/^ , H_SPR_EDR7 = 1607, H_SPR_EDR8 = 1608, H_SPR_EDR9 = 1609, H_SPR_EDR10 = 1610$/;"	e	enum:spr_names
H_SPR_EDR11	opcodes/frv-desc.h	/^ , H_SPR_EDR11 = 1611, H_SPR_EDR12 = 1612, H_SPR_EDR13 = 1613, H_SPR_EDR14 = 1614$/;"	e	enum:spr_names
H_SPR_EDR12	opcodes/frv-desc.h	/^ , H_SPR_EDR11 = 1611, H_SPR_EDR12 = 1612, H_SPR_EDR13 = 1613, H_SPR_EDR14 = 1614$/;"	e	enum:spr_names
H_SPR_EDR13	opcodes/frv-desc.h	/^ , H_SPR_EDR11 = 1611, H_SPR_EDR12 = 1612, H_SPR_EDR13 = 1613, H_SPR_EDR14 = 1614$/;"	e	enum:spr_names
H_SPR_EDR14	opcodes/frv-desc.h	/^ , H_SPR_EDR11 = 1611, H_SPR_EDR12 = 1612, H_SPR_EDR13 = 1613, H_SPR_EDR14 = 1614$/;"	e	enum:spr_names
H_SPR_EDR15	opcodes/frv-desc.h	/^ , H_SPR_EDR15 = 1615, H_SPR_EDR16 = 1616, H_SPR_EDR17 = 1617, H_SPR_EDR18 = 1618$/;"	e	enum:spr_names
H_SPR_EDR16	opcodes/frv-desc.h	/^ , H_SPR_EDR15 = 1615, H_SPR_EDR16 = 1616, H_SPR_EDR17 = 1617, H_SPR_EDR18 = 1618$/;"	e	enum:spr_names
H_SPR_EDR17	opcodes/frv-desc.h	/^ , H_SPR_EDR15 = 1615, H_SPR_EDR16 = 1616, H_SPR_EDR17 = 1617, H_SPR_EDR18 = 1618$/;"	e	enum:spr_names
H_SPR_EDR18	opcodes/frv-desc.h	/^ , H_SPR_EDR15 = 1615, H_SPR_EDR16 = 1616, H_SPR_EDR17 = 1617, H_SPR_EDR18 = 1618$/;"	e	enum:spr_names
H_SPR_EDR19	opcodes/frv-desc.h	/^ , H_SPR_EDR19 = 1619, H_SPR_EDR20 = 1620, H_SPR_EDR21 = 1621, H_SPR_EDR22 = 1622$/;"	e	enum:spr_names
H_SPR_EDR2	opcodes/frv-desc.h	/^ , H_SPR_EAR63 = 1599, H_SPR_EDR0 = 1600, H_SPR_EDR1 = 1601, H_SPR_EDR2 = 1602$/;"	e	enum:spr_names
H_SPR_EDR20	opcodes/frv-desc.h	/^ , H_SPR_EDR19 = 1619, H_SPR_EDR20 = 1620, H_SPR_EDR21 = 1621, H_SPR_EDR22 = 1622$/;"	e	enum:spr_names
H_SPR_EDR21	opcodes/frv-desc.h	/^ , H_SPR_EDR19 = 1619, H_SPR_EDR20 = 1620, H_SPR_EDR21 = 1621, H_SPR_EDR22 = 1622$/;"	e	enum:spr_names
H_SPR_EDR22	opcodes/frv-desc.h	/^ , H_SPR_EDR19 = 1619, H_SPR_EDR20 = 1620, H_SPR_EDR21 = 1621, H_SPR_EDR22 = 1622$/;"	e	enum:spr_names
H_SPR_EDR23	opcodes/frv-desc.h	/^ , H_SPR_EDR23 = 1623, H_SPR_EDR24 = 1624, H_SPR_EDR25 = 1625, H_SPR_EDR26 = 1626$/;"	e	enum:spr_names
H_SPR_EDR24	opcodes/frv-desc.h	/^ , H_SPR_EDR23 = 1623, H_SPR_EDR24 = 1624, H_SPR_EDR25 = 1625, H_SPR_EDR26 = 1626$/;"	e	enum:spr_names
H_SPR_EDR25	opcodes/frv-desc.h	/^ , H_SPR_EDR23 = 1623, H_SPR_EDR24 = 1624, H_SPR_EDR25 = 1625, H_SPR_EDR26 = 1626$/;"	e	enum:spr_names
H_SPR_EDR26	opcodes/frv-desc.h	/^ , H_SPR_EDR23 = 1623, H_SPR_EDR24 = 1624, H_SPR_EDR25 = 1625, H_SPR_EDR26 = 1626$/;"	e	enum:spr_names
H_SPR_EDR27	opcodes/frv-desc.h	/^ , H_SPR_EDR27 = 1627, H_SPR_EDR28 = 1628, H_SPR_EDR29 = 1629, H_SPR_EDR30 = 1630$/;"	e	enum:spr_names
H_SPR_EDR28	opcodes/frv-desc.h	/^ , H_SPR_EDR27 = 1627, H_SPR_EDR28 = 1628, H_SPR_EDR29 = 1629, H_SPR_EDR30 = 1630$/;"	e	enum:spr_names
H_SPR_EDR29	opcodes/frv-desc.h	/^ , H_SPR_EDR27 = 1627, H_SPR_EDR28 = 1628, H_SPR_EDR29 = 1629, H_SPR_EDR30 = 1630$/;"	e	enum:spr_names
H_SPR_EDR3	opcodes/frv-desc.h	/^ , H_SPR_EDR3 = 1603, H_SPR_EDR4 = 1604, H_SPR_EDR5 = 1605, H_SPR_EDR6 = 1606$/;"	e	enum:spr_names
H_SPR_EDR30	opcodes/frv-desc.h	/^ , H_SPR_EDR27 = 1627, H_SPR_EDR28 = 1628, H_SPR_EDR29 = 1629, H_SPR_EDR30 = 1630$/;"	e	enum:spr_names
H_SPR_EDR31	opcodes/frv-desc.h	/^ , H_SPR_EDR31 = 1631, H_SPR_EDR32 = 1632, H_SPR_EDR33 = 1636, H_SPR_EDR34 = 1634$/;"	e	enum:spr_names
H_SPR_EDR32	opcodes/frv-desc.h	/^ , H_SPR_EDR31 = 1631, H_SPR_EDR32 = 1632, H_SPR_EDR33 = 1636, H_SPR_EDR34 = 1634$/;"	e	enum:spr_names
H_SPR_EDR33	opcodes/frv-desc.h	/^ , H_SPR_EDR31 = 1631, H_SPR_EDR32 = 1632, H_SPR_EDR33 = 1636, H_SPR_EDR34 = 1634$/;"	e	enum:spr_names
H_SPR_EDR34	opcodes/frv-desc.h	/^ , H_SPR_EDR31 = 1631, H_SPR_EDR32 = 1632, H_SPR_EDR33 = 1636, H_SPR_EDR34 = 1634$/;"	e	enum:spr_names
H_SPR_EDR35	opcodes/frv-desc.h	/^ , H_SPR_EDR35 = 1635, H_SPR_EDR36 = 1636, H_SPR_EDR37 = 1637, H_SPR_EDR38 = 1638$/;"	e	enum:spr_names
H_SPR_EDR36	opcodes/frv-desc.h	/^ , H_SPR_EDR35 = 1635, H_SPR_EDR36 = 1636, H_SPR_EDR37 = 1637, H_SPR_EDR38 = 1638$/;"	e	enum:spr_names
H_SPR_EDR37	opcodes/frv-desc.h	/^ , H_SPR_EDR35 = 1635, H_SPR_EDR36 = 1636, H_SPR_EDR37 = 1637, H_SPR_EDR38 = 1638$/;"	e	enum:spr_names
H_SPR_EDR38	opcodes/frv-desc.h	/^ , H_SPR_EDR35 = 1635, H_SPR_EDR36 = 1636, H_SPR_EDR37 = 1637, H_SPR_EDR38 = 1638$/;"	e	enum:spr_names
H_SPR_EDR39	opcodes/frv-desc.h	/^ , H_SPR_EDR39 = 1639, H_SPR_EDR40 = 1640, H_SPR_EDR41 = 1641, H_SPR_EDR42 = 1642$/;"	e	enum:spr_names
H_SPR_EDR4	opcodes/frv-desc.h	/^ , H_SPR_EDR3 = 1603, H_SPR_EDR4 = 1604, H_SPR_EDR5 = 1605, H_SPR_EDR6 = 1606$/;"	e	enum:spr_names
H_SPR_EDR40	opcodes/frv-desc.h	/^ , H_SPR_EDR39 = 1639, H_SPR_EDR40 = 1640, H_SPR_EDR41 = 1641, H_SPR_EDR42 = 1642$/;"	e	enum:spr_names
H_SPR_EDR41	opcodes/frv-desc.h	/^ , H_SPR_EDR39 = 1639, H_SPR_EDR40 = 1640, H_SPR_EDR41 = 1641, H_SPR_EDR42 = 1642$/;"	e	enum:spr_names
H_SPR_EDR42	opcodes/frv-desc.h	/^ , H_SPR_EDR39 = 1639, H_SPR_EDR40 = 1640, H_SPR_EDR41 = 1641, H_SPR_EDR42 = 1642$/;"	e	enum:spr_names
H_SPR_EDR43	opcodes/frv-desc.h	/^ , H_SPR_EDR43 = 1643, H_SPR_EDR44 = 1644, H_SPR_EDR45 = 1645, H_SPR_EDR46 = 1646$/;"	e	enum:spr_names
H_SPR_EDR44	opcodes/frv-desc.h	/^ , H_SPR_EDR43 = 1643, H_SPR_EDR44 = 1644, H_SPR_EDR45 = 1645, H_SPR_EDR46 = 1646$/;"	e	enum:spr_names
H_SPR_EDR45	opcodes/frv-desc.h	/^ , H_SPR_EDR43 = 1643, H_SPR_EDR44 = 1644, H_SPR_EDR45 = 1645, H_SPR_EDR46 = 1646$/;"	e	enum:spr_names
H_SPR_EDR46	opcodes/frv-desc.h	/^ , H_SPR_EDR43 = 1643, H_SPR_EDR44 = 1644, H_SPR_EDR45 = 1645, H_SPR_EDR46 = 1646$/;"	e	enum:spr_names
H_SPR_EDR47	opcodes/frv-desc.h	/^ , H_SPR_EDR47 = 1647, H_SPR_EDR48 = 1648, H_SPR_EDR49 = 1649, H_SPR_EDR50 = 1650$/;"	e	enum:spr_names
H_SPR_EDR48	opcodes/frv-desc.h	/^ , H_SPR_EDR47 = 1647, H_SPR_EDR48 = 1648, H_SPR_EDR49 = 1649, H_SPR_EDR50 = 1650$/;"	e	enum:spr_names
H_SPR_EDR49	opcodes/frv-desc.h	/^ , H_SPR_EDR47 = 1647, H_SPR_EDR48 = 1648, H_SPR_EDR49 = 1649, H_SPR_EDR50 = 1650$/;"	e	enum:spr_names
H_SPR_EDR5	opcodes/frv-desc.h	/^ , H_SPR_EDR3 = 1603, H_SPR_EDR4 = 1604, H_SPR_EDR5 = 1605, H_SPR_EDR6 = 1606$/;"	e	enum:spr_names
H_SPR_EDR50	opcodes/frv-desc.h	/^ , H_SPR_EDR47 = 1647, H_SPR_EDR48 = 1648, H_SPR_EDR49 = 1649, H_SPR_EDR50 = 1650$/;"	e	enum:spr_names
H_SPR_EDR51	opcodes/frv-desc.h	/^ , H_SPR_EDR51 = 1651, H_SPR_EDR52 = 1652, H_SPR_EDR53 = 1653, H_SPR_EDR54 = 1654$/;"	e	enum:spr_names
H_SPR_EDR52	opcodes/frv-desc.h	/^ , H_SPR_EDR51 = 1651, H_SPR_EDR52 = 1652, H_SPR_EDR53 = 1653, H_SPR_EDR54 = 1654$/;"	e	enum:spr_names
H_SPR_EDR53	opcodes/frv-desc.h	/^ , H_SPR_EDR51 = 1651, H_SPR_EDR52 = 1652, H_SPR_EDR53 = 1653, H_SPR_EDR54 = 1654$/;"	e	enum:spr_names
H_SPR_EDR54	opcodes/frv-desc.h	/^ , H_SPR_EDR51 = 1651, H_SPR_EDR52 = 1652, H_SPR_EDR53 = 1653, H_SPR_EDR54 = 1654$/;"	e	enum:spr_names
H_SPR_EDR55	opcodes/frv-desc.h	/^ , H_SPR_EDR55 = 1655, H_SPR_EDR56 = 1656, H_SPR_EDR57 = 1657, H_SPR_EDR58 = 1658$/;"	e	enum:spr_names
H_SPR_EDR56	opcodes/frv-desc.h	/^ , H_SPR_EDR55 = 1655, H_SPR_EDR56 = 1656, H_SPR_EDR57 = 1657, H_SPR_EDR58 = 1658$/;"	e	enum:spr_names
H_SPR_EDR57	opcodes/frv-desc.h	/^ , H_SPR_EDR55 = 1655, H_SPR_EDR56 = 1656, H_SPR_EDR57 = 1657, H_SPR_EDR58 = 1658$/;"	e	enum:spr_names
H_SPR_EDR58	opcodes/frv-desc.h	/^ , H_SPR_EDR55 = 1655, H_SPR_EDR56 = 1656, H_SPR_EDR57 = 1657, H_SPR_EDR58 = 1658$/;"	e	enum:spr_names
H_SPR_EDR59	opcodes/frv-desc.h	/^ , H_SPR_EDR59 = 1659, H_SPR_EDR60 = 1660, H_SPR_EDR61 = 1661, H_SPR_EDR62 = 1662$/;"	e	enum:spr_names
H_SPR_EDR6	opcodes/frv-desc.h	/^ , H_SPR_EDR3 = 1603, H_SPR_EDR4 = 1604, H_SPR_EDR5 = 1605, H_SPR_EDR6 = 1606$/;"	e	enum:spr_names
H_SPR_EDR60	opcodes/frv-desc.h	/^ , H_SPR_EDR59 = 1659, H_SPR_EDR60 = 1660, H_SPR_EDR61 = 1661, H_SPR_EDR62 = 1662$/;"	e	enum:spr_names
H_SPR_EDR61	opcodes/frv-desc.h	/^ , H_SPR_EDR59 = 1659, H_SPR_EDR60 = 1660, H_SPR_EDR61 = 1661, H_SPR_EDR62 = 1662$/;"	e	enum:spr_names
H_SPR_EDR62	opcodes/frv-desc.h	/^ , H_SPR_EDR59 = 1659, H_SPR_EDR60 = 1660, H_SPR_EDR61 = 1661, H_SPR_EDR62 = 1662$/;"	e	enum:spr_names
H_SPR_EDR63	opcodes/frv-desc.h	/^ , H_SPR_EDR63 = 1663, H_SPR_IAMLR0 = 1664, H_SPR_IAMLR1 = 1665, H_SPR_IAMLR2 = 1666$/;"	e	enum:spr_names
H_SPR_EDR7	opcodes/frv-desc.h	/^ , H_SPR_EDR7 = 1607, H_SPR_EDR8 = 1608, H_SPR_EDR9 = 1609, H_SPR_EDR10 = 1610$/;"	e	enum:spr_names
H_SPR_EDR8	opcodes/frv-desc.h	/^ , H_SPR_EDR7 = 1607, H_SPR_EDR8 = 1608, H_SPR_EDR9 = 1609, H_SPR_EDR10 = 1610$/;"	e	enum:spr_names
H_SPR_EDR9	opcodes/frv-desc.h	/^ , H_SPR_EDR7 = 1607, H_SPR_EDR8 = 1608, H_SPR_EDR9 = 1609, H_SPR_EDR10 = 1610$/;"	e	enum:spr_names
H_SPR_EIR0	opcodes/frv-desc.h	/^ , H_SPR_ESR63 = 639, H_SPR_EIR0 = 640, H_SPR_EIR1 = 641, H_SPR_EIR2 = 642$/;"	e	enum:spr_names
H_SPR_EIR1	opcodes/frv-desc.h	/^ , H_SPR_ESR63 = 639, H_SPR_EIR0 = 640, H_SPR_EIR1 = 641, H_SPR_EIR2 = 642$/;"	e	enum:spr_names
H_SPR_EIR10	opcodes/frv-desc.h	/^ , H_SPR_EIR7 = 647, H_SPR_EIR8 = 648, H_SPR_EIR9 = 649, H_SPR_EIR10 = 650$/;"	e	enum:spr_names
H_SPR_EIR11	opcodes/frv-desc.h	/^ , H_SPR_EIR11 = 651, H_SPR_EIR12 = 652, H_SPR_EIR13 = 653, H_SPR_EIR14 = 654$/;"	e	enum:spr_names
H_SPR_EIR12	opcodes/frv-desc.h	/^ , H_SPR_EIR11 = 651, H_SPR_EIR12 = 652, H_SPR_EIR13 = 653, H_SPR_EIR14 = 654$/;"	e	enum:spr_names
H_SPR_EIR13	opcodes/frv-desc.h	/^ , H_SPR_EIR11 = 651, H_SPR_EIR12 = 652, H_SPR_EIR13 = 653, H_SPR_EIR14 = 654$/;"	e	enum:spr_names
H_SPR_EIR14	opcodes/frv-desc.h	/^ , H_SPR_EIR11 = 651, H_SPR_EIR12 = 652, H_SPR_EIR13 = 653, H_SPR_EIR14 = 654$/;"	e	enum:spr_names
H_SPR_EIR15	opcodes/frv-desc.h	/^ , H_SPR_EIR15 = 655, H_SPR_EIR16 = 656, H_SPR_EIR17 = 657, H_SPR_EIR18 = 658$/;"	e	enum:spr_names
H_SPR_EIR16	opcodes/frv-desc.h	/^ , H_SPR_EIR15 = 655, H_SPR_EIR16 = 656, H_SPR_EIR17 = 657, H_SPR_EIR18 = 658$/;"	e	enum:spr_names
H_SPR_EIR17	opcodes/frv-desc.h	/^ , H_SPR_EIR15 = 655, H_SPR_EIR16 = 656, H_SPR_EIR17 = 657, H_SPR_EIR18 = 658$/;"	e	enum:spr_names
H_SPR_EIR18	opcodes/frv-desc.h	/^ , H_SPR_EIR15 = 655, H_SPR_EIR16 = 656, H_SPR_EIR17 = 657, H_SPR_EIR18 = 658$/;"	e	enum:spr_names
H_SPR_EIR19	opcodes/frv-desc.h	/^ , H_SPR_EIR19 = 659, H_SPR_EIR20 = 660, H_SPR_EIR21 = 661, H_SPR_EIR22 = 662$/;"	e	enum:spr_names
H_SPR_EIR2	opcodes/frv-desc.h	/^ , H_SPR_ESR63 = 639, H_SPR_EIR0 = 640, H_SPR_EIR1 = 641, H_SPR_EIR2 = 642$/;"	e	enum:spr_names
H_SPR_EIR20	opcodes/frv-desc.h	/^ , H_SPR_EIR19 = 659, H_SPR_EIR20 = 660, H_SPR_EIR21 = 661, H_SPR_EIR22 = 662$/;"	e	enum:spr_names
H_SPR_EIR21	opcodes/frv-desc.h	/^ , H_SPR_EIR19 = 659, H_SPR_EIR20 = 660, H_SPR_EIR21 = 661, H_SPR_EIR22 = 662$/;"	e	enum:spr_names
H_SPR_EIR22	opcodes/frv-desc.h	/^ , H_SPR_EIR19 = 659, H_SPR_EIR20 = 660, H_SPR_EIR21 = 661, H_SPR_EIR22 = 662$/;"	e	enum:spr_names
H_SPR_EIR23	opcodes/frv-desc.h	/^ , H_SPR_EIR23 = 663, H_SPR_EIR24 = 664, H_SPR_EIR25 = 665, H_SPR_EIR26 = 666$/;"	e	enum:spr_names
H_SPR_EIR24	opcodes/frv-desc.h	/^ , H_SPR_EIR23 = 663, H_SPR_EIR24 = 664, H_SPR_EIR25 = 665, H_SPR_EIR26 = 666$/;"	e	enum:spr_names
H_SPR_EIR25	opcodes/frv-desc.h	/^ , H_SPR_EIR23 = 663, H_SPR_EIR24 = 664, H_SPR_EIR25 = 665, H_SPR_EIR26 = 666$/;"	e	enum:spr_names
H_SPR_EIR26	opcodes/frv-desc.h	/^ , H_SPR_EIR23 = 663, H_SPR_EIR24 = 664, H_SPR_EIR25 = 665, H_SPR_EIR26 = 666$/;"	e	enum:spr_names
H_SPR_EIR27	opcodes/frv-desc.h	/^ , H_SPR_EIR27 = 667, H_SPR_EIR28 = 668, H_SPR_EIR29 = 669, H_SPR_EIR30 = 670$/;"	e	enum:spr_names
H_SPR_EIR28	opcodes/frv-desc.h	/^ , H_SPR_EIR27 = 667, H_SPR_EIR28 = 668, H_SPR_EIR29 = 669, H_SPR_EIR30 = 670$/;"	e	enum:spr_names
H_SPR_EIR29	opcodes/frv-desc.h	/^ , H_SPR_EIR27 = 667, H_SPR_EIR28 = 668, H_SPR_EIR29 = 669, H_SPR_EIR30 = 670$/;"	e	enum:spr_names
H_SPR_EIR3	opcodes/frv-desc.h	/^ , H_SPR_EIR3 = 643, H_SPR_EIR4 = 644, H_SPR_EIR5 = 645, H_SPR_EIR6 = 646$/;"	e	enum:spr_names
H_SPR_EIR30	opcodes/frv-desc.h	/^ , H_SPR_EIR27 = 667, H_SPR_EIR28 = 668, H_SPR_EIR29 = 669, H_SPR_EIR30 = 670$/;"	e	enum:spr_names
H_SPR_EIR31	opcodes/frv-desc.h	/^ , H_SPR_EIR31 = 671, H_SPR_ESFR0 = 672, H_SPR_ESFR1 = 673, H_SPR_SR0 = 768$/;"	e	enum:spr_names
H_SPR_EIR4	opcodes/frv-desc.h	/^ , H_SPR_EIR3 = 643, H_SPR_EIR4 = 644, H_SPR_EIR5 = 645, H_SPR_EIR6 = 646$/;"	e	enum:spr_names
H_SPR_EIR5	opcodes/frv-desc.h	/^ , H_SPR_EIR3 = 643, H_SPR_EIR4 = 644, H_SPR_EIR5 = 645, H_SPR_EIR6 = 646$/;"	e	enum:spr_names
H_SPR_EIR6	opcodes/frv-desc.h	/^ , H_SPR_EIR3 = 643, H_SPR_EIR4 = 644, H_SPR_EIR5 = 645, H_SPR_EIR6 = 646$/;"	e	enum:spr_names
H_SPR_EIR7	opcodes/frv-desc.h	/^ , H_SPR_EIR7 = 647, H_SPR_EIR8 = 648, H_SPR_EIR9 = 649, H_SPR_EIR10 = 650$/;"	e	enum:spr_names
H_SPR_EIR8	opcodes/frv-desc.h	/^ , H_SPR_EIR7 = 647, H_SPR_EIR8 = 648, H_SPR_EIR9 = 649, H_SPR_EIR10 = 650$/;"	e	enum:spr_names
H_SPR_EIR9	opcodes/frv-desc.h	/^ , H_SPR_EIR7 = 647, H_SPR_EIR8 = 648, H_SPR_EIR9 = 649, H_SPR_EIR10 = 650$/;"	e	enum:spr_names
H_SPR_EPCR0	opcodes/frv-desc.h	/^ , H_SPR_FNER1 = 435, H_SPR_EPCR0 = 512, H_SPR_EPCR1 = 513, H_SPR_EPCR2 = 514$/;"	e	enum:spr_names
H_SPR_EPCR1	opcodes/frv-desc.h	/^ , H_SPR_FNER1 = 435, H_SPR_EPCR0 = 512, H_SPR_EPCR1 = 513, H_SPR_EPCR2 = 514$/;"	e	enum:spr_names
H_SPR_EPCR10	opcodes/frv-desc.h	/^ , H_SPR_EPCR7 = 519, H_SPR_EPCR8 = 520, H_SPR_EPCR9 = 521, H_SPR_EPCR10 = 522$/;"	e	enum:spr_names
H_SPR_EPCR11	opcodes/frv-desc.h	/^ , H_SPR_EPCR11 = 523, H_SPR_EPCR12 = 524, H_SPR_EPCR13 = 525, H_SPR_EPCR14 = 526$/;"	e	enum:spr_names
H_SPR_EPCR12	opcodes/frv-desc.h	/^ , H_SPR_EPCR11 = 523, H_SPR_EPCR12 = 524, H_SPR_EPCR13 = 525, H_SPR_EPCR14 = 526$/;"	e	enum:spr_names
H_SPR_EPCR13	opcodes/frv-desc.h	/^ , H_SPR_EPCR11 = 523, H_SPR_EPCR12 = 524, H_SPR_EPCR13 = 525, H_SPR_EPCR14 = 526$/;"	e	enum:spr_names
H_SPR_EPCR14	opcodes/frv-desc.h	/^ , H_SPR_EPCR11 = 523, H_SPR_EPCR12 = 524, H_SPR_EPCR13 = 525, H_SPR_EPCR14 = 526$/;"	e	enum:spr_names
H_SPR_EPCR15	opcodes/frv-desc.h	/^ , H_SPR_EPCR15 = 527, H_SPR_EPCR16 = 528, H_SPR_EPCR17 = 529, H_SPR_EPCR18 = 530$/;"	e	enum:spr_names
H_SPR_EPCR16	opcodes/frv-desc.h	/^ , H_SPR_EPCR15 = 527, H_SPR_EPCR16 = 528, H_SPR_EPCR17 = 529, H_SPR_EPCR18 = 530$/;"	e	enum:spr_names
H_SPR_EPCR17	opcodes/frv-desc.h	/^ , H_SPR_EPCR15 = 527, H_SPR_EPCR16 = 528, H_SPR_EPCR17 = 529, H_SPR_EPCR18 = 530$/;"	e	enum:spr_names
H_SPR_EPCR18	opcodes/frv-desc.h	/^ , H_SPR_EPCR15 = 527, H_SPR_EPCR16 = 528, H_SPR_EPCR17 = 529, H_SPR_EPCR18 = 530$/;"	e	enum:spr_names
H_SPR_EPCR19	opcodes/frv-desc.h	/^ , H_SPR_EPCR19 = 531, H_SPR_EPCR20 = 532, H_SPR_EPCR21 = 533, H_SPR_EPCR22 = 534$/;"	e	enum:spr_names
H_SPR_EPCR2	opcodes/frv-desc.h	/^ , H_SPR_FNER1 = 435, H_SPR_EPCR0 = 512, H_SPR_EPCR1 = 513, H_SPR_EPCR2 = 514$/;"	e	enum:spr_names
H_SPR_EPCR20	opcodes/frv-desc.h	/^ , H_SPR_EPCR19 = 531, H_SPR_EPCR20 = 532, H_SPR_EPCR21 = 533, H_SPR_EPCR22 = 534$/;"	e	enum:spr_names
H_SPR_EPCR21	opcodes/frv-desc.h	/^ , H_SPR_EPCR19 = 531, H_SPR_EPCR20 = 532, H_SPR_EPCR21 = 533, H_SPR_EPCR22 = 534$/;"	e	enum:spr_names
H_SPR_EPCR22	opcodes/frv-desc.h	/^ , H_SPR_EPCR19 = 531, H_SPR_EPCR20 = 532, H_SPR_EPCR21 = 533, H_SPR_EPCR22 = 534$/;"	e	enum:spr_names
H_SPR_EPCR23	opcodes/frv-desc.h	/^ , H_SPR_EPCR23 = 535, H_SPR_EPCR24 = 536, H_SPR_EPCR25 = 537, H_SPR_EPCR26 = 538$/;"	e	enum:spr_names
H_SPR_EPCR24	opcodes/frv-desc.h	/^ , H_SPR_EPCR23 = 535, H_SPR_EPCR24 = 536, H_SPR_EPCR25 = 537, H_SPR_EPCR26 = 538$/;"	e	enum:spr_names
H_SPR_EPCR25	opcodes/frv-desc.h	/^ , H_SPR_EPCR23 = 535, H_SPR_EPCR24 = 536, H_SPR_EPCR25 = 537, H_SPR_EPCR26 = 538$/;"	e	enum:spr_names
H_SPR_EPCR26	opcodes/frv-desc.h	/^ , H_SPR_EPCR23 = 535, H_SPR_EPCR24 = 536, H_SPR_EPCR25 = 537, H_SPR_EPCR26 = 538$/;"	e	enum:spr_names
H_SPR_EPCR27	opcodes/frv-desc.h	/^ , H_SPR_EPCR27 = 539, H_SPR_EPCR28 = 540, H_SPR_EPCR29 = 541, H_SPR_EPCR30 = 542$/;"	e	enum:spr_names
H_SPR_EPCR28	opcodes/frv-desc.h	/^ , H_SPR_EPCR27 = 539, H_SPR_EPCR28 = 540, H_SPR_EPCR29 = 541, H_SPR_EPCR30 = 542$/;"	e	enum:spr_names
H_SPR_EPCR29	opcodes/frv-desc.h	/^ , H_SPR_EPCR27 = 539, H_SPR_EPCR28 = 540, H_SPR_EPCR29 = 541, H_SPR_EPCR30 = 542$/;"	e	enum:spr_names
H_SPR_EPCR3	opcodes/frv-desc.h	/^ , H_SPR_EPCR3 = 515, H_SPR_EPCR4 = 516, H_SPR_EPCR5 = 517, H_SPR_EPCR6 = 518$/;"	e	enum:spr_names
H_SPR_EPCR30	opcodes/frv-desc.h	/^ , H_SPR_EPCR27 = 539, H_SPR_EPCR28 = 540, H_SPR_EPCR29 = 541, H_SPR_EPCR30 = 542$/;"	e	enum:spr_names
H_SPR_EPCR31	opcodes/frv-desc.h	/^ , H_SPR_EPCR31 = 543, H_SPR_EPCR32 = 544, H_SPR_EPCR33 = 545, H_SPR_EPCR34 = 546$/;"	e	enum:spr_names
H_SPR_EPCR32	opcodes/frv-desc.h	/^ , H_SPR_EPCR31 = 543, H_SPR_EPCR32 = 544, H_SPR_EPCR33 = 545, H_SPR_EPCR34 = 546$/;"	e	enum:spr_names
H_SPR_EPCR33	opcodes/frv-desc.h	/^ , H_SPR_EPCR31 = 543, H_SPR_EPCR32 = 544, H_SPR_EPCR33 = 545, H_SPR_EPCR34 = 546$/;"	e	enum:spr_names
H_SPR_EPCR34	opcodes/frv-desc.h	/^ , H_SPR_EPCR31 = 543, H_SPR_EPCR32 = 544, H_SPR_EPCR33 = 545, H_SPR_EPCR34 = 546$/;"	e	enum:spr_names
H_SPR_EPCR35	opcodes/frv-desc.h	/^ , H_SPR_EPCR35 = 547, H_SPR_EPCR36 = 548, H_SPR_EPCR37 = 549, H_SPR_EPCR38 = 550$/;"	e	enum:spr_names
H_SPR_EPCR36	opcodes/frv-desc.h	/^ , H_SPR_EPCR35 = 547, H_SPR_EPCR36 = 548, H_SPR_EPCR37 = 549, H_SPR_EPCR38 = 550$/;"	e	enum:spr_names
H_SPR_EPCR37	opcodes/frv-desc.h	/^ , H_SPR_EPCR35 = 547, H_SPR_EPCR36 = 548, H_SPR_EPCR37 = 549, H_SPR_EPCR38 = 550$/;"	e	enum:spr_names
H_SPR_EPCR38	opcodes/frv-desc.h	/^ , H_SPR_EPCR35 = 547, H_SPR_EPCR36 = 548, H_SPR_EPCR37 = 549, H_SPR_EPCR38 = 550$/;"	e	enum:spr_names
H_SPR_EPCR39	opcodes/frv-desc.h	/^ , H_SPR_EPCR39 = 551, H_SPR_EPCR40 = 552, H_SPR_EPCR41 = 553, H_SPR_EPCR42 = 554$/;"	e	enum:spr_names
H_SPR_EPCR4	opcodes/frv-desc.h	/^ , H_SPR_EPCR3 = 515, H_SPR_EPCR4 = 516, H_SPR_EPCR5 = 517, H_SPR_EPCR6 = 518$/;"	e	enum:spr_names
H_SPR_EPCR40	opcodes/frv-desc.h	/^ , H_SPR_EPCR39 = 551, H_SPR_EPCR40 = 552, H_SPR_EPCR41 = 553, H_SPR_EPCR42 = 554$/;"	e	enum:spr_names
H_SPR_EPCR41	opcodes/frv-desc.h	/^ , H_SPR_EPCR39 = 551, H_SPR_EPCR40 = 552, H_SPR_EPCR41 = 553, H_SPR_EPCR42 = 554$/;"	e	enum:spr_names
H_SPR_EPCR42	opcodes/frv-desc.h	/^ , H_SPR_EPCR39 = 551, H_SPR_EPCR40 = 552, H_SPR_EPCR41 = 553, H_SPR_EPCR42 = 554$/;"	e	enum:spr_names
H_SPR_EPCR43	opcodes/frv-desc.h	/^ , H_SPR_EPCR43 = 555, H_SPR_EPCR44 = 556, H_SPR_EPCR45 = 557, H_SPR_EPCR46 = 558$/;"	e	enum:spr_names
H_SPR_EPCR44	opcodes/frv-desc.h	/^ , H_SPR_EPCR43 = 555, H_SPR_EPCR44 = 556, H_SPR_EPCR45 = 557, H_SPR_EPCR46 = 558$/;"	e	enum:spr_names
H_SPR_EPCR45	opcodes/frv-desc.h	/^ , H_SPR_EPCR43 = 555, H_SPR_EPCR44 = 556, H_SPR_EPCR45 = 557, H_SPR_EPCR46 = 558$/;"	e	enum:spr_names
H_SPR_EPCR46	opcodes/frv-desc.h	/^ , H_SPR_EPCR43 = 555, H_SPR_EPCR44 = 556, H_SPR_EPCR45 = 557, H_SPR_EPCR46 = 558$/;"	e	enum:spr_names
H_SPR_EPCR47	opcodes/frv-desc.h	/^ , H_SPR_EPCR47 = 559, H_SPR_EPCR48 = 560, H_SPR_EPCR49 = 561, H_SPR_EPCR50 = 562$/;"	e	enum:spr_names
H_SPR_EPCR48	opcodes/frv-desc.h	/^ , H_SPR_EPCR47 = 559, H_SPR_EPCR48 = 560, H_SPR_EPCR49 = 561, H_SPR_EPCR50 = 562$/;"	e	enum:spr_names
H_SPR_EPCR49	opcodes/frv-desc.h	/^ , H_SPR_EPCR47 = 559, H_SPR_EPCR48 = 560, H_SPR_EPCR49 = 561, H_SPR_EPCR50 = 562$/;"	e	enum:spr_names
H_SPR_EPCR5	opcodes/frv-desc.h	/^ , H_SPR_EPCR3 = 515, H_SPR_EPCR4 = 516, H_SPR_EPCR5 = 517, H_SPR_EPCR6 = 518$/;"	e	enum:spr_names
H_SPR_EPCR50	opcodes/frv-desc.h	/^ , H_SPR_EPCR47 = 559, H_SPR_EPCR48 = 560, H_SPR_EPCR49 = 561, H_SPR_EPCR50 = 562$/;"	e	enum:spr_names
H_SPR_EPCR51	opcodes/frv-desc.h	/^ , H_SPR_EPCR51 = 563, H_SPR_EPCR52 = 564, H_SPR_EPCR53 = 565, H_SPR_EPCR54 = 566$/;"	e	enum:spr_names
H_SPR_EPCR52	opcodes/frv-desc.h	/^ , H_SPR_EPCR51 = 563, H_SPR_EPCR52 = 564, H_SPR_EPCR53 = 565, H_SPR_EPCR54 = 566$/;"	e	enum:spr_names
H_SPR_EPCR53	opcodes/frv-desc.h	/^ , H_SPR_EPCR51 = 563, H_SPR_EPCR52 = 564, H_SPR_EPCR53 = 565, H_SPR_EPCR54 = 566$/;"	e	enum:spr_names
H_SPR_EPCR54	opcodes/frv-desc.h	/^ , H_SPR_EPCR51 = 563, H_SPR_EPCR52 = 564, H_SPR_EPCR53 = 565, H_SPR_EPCR54 = 566$/;"	e	enum:spr_names
H_SPR_EPCR55	opcodes/frv-desc.h	/^ , H_SPR_EPCR55 = 567, H_SPR_EPCR56 = 568, H_SPR_EPCR57 = 569, H_SPR_EPCR58 = 570$/;"	e	enum:spr_names
H_SPR_EPCR56	opcodes/frv-desc.h	/^ , H_SPR_EPCR55 = 567, H_SPR_EPCR56 = 568, H_SPR_EPCR57 = 569, H_SPR_EPCR58 = 570$/;"	e	enum:spr_names
H_SPR_EPCR57	opcodes/frv-desc.h	/^ , H_SPR_EPCR55 = 567, H_SPR_EPCR56 = 568, H_SPR_EPCR57 = 569, H_SPR_EPCR58 = 570$/;"	e	enum:spr_names
H_SPR_EPCR58	opcodes/frv-desc.h	/^ , H_SPR_EPCR55 = 567, H_SPR_EPCR56 = 568, H_SPR_EPCR57 = 569, H_SPR_EPCR58 = 570$/;"	e	enum:spr_names
H_SPR_EPCR59	opcodes/frv-desc.h	/^ , H_SPR_EPCR59 = 571, H_SPR_EPCR60 = 572, H_SPR_EPCR61 = 573, H_SPR_EPCR62 = 574$/;"	e	enum:spr_names
H_SPR_EPCR6	opcodes/frv-desc.h	/^ , H_SPR_EPCR3 = 515, H_SPR_EPCR4 = 516, H_SPR_EPCR5 = 517, H_SPR_EPCR6 = 518$/;"	e	enum:spr_names
H_SPR_EPCR60	opcodes/frv-desc.h	/^ , H_SPR_EPCR59 = 571, H_SPR_EPCR60 = 572, H_SPR_EPCR61 = 573, H_SPR_EPCR62 = 574$/;"	e	enum:spr_names
H_SPR_EPCR61	opcodes/frv-desc.h	/^ , H_SPR_EPCR59 = 571, H_SPR_EPCR60 = 572, H_SPR_EPCR61 = 573, H_SPR_EPCR62 = 574$/;"	e	enum:spr_names
H_SPR_EPCR62	opcodes/frv-desc.h	/^ , H_SPR_EPCR59 = 571, H_SPR_EPCR60 = 572, H_SPR_EPCR61 = 573, H_SPR_EPCR62 = 574$/;"	e	enum:spr_names
H_SPR_EPCR63	opcodes/frv-desc.h	/^ , H_SPR_EPCR63 = 575, H_SPR_ESR0 = 576, H_SPR_ESR1 = 577, H_SPR_ESR2 = 578$/;"	e	enum:spr_names
H_SPR_EPCR7	opcodes/frv-desc.h	/^ , H_SPR_EPCR7 = 519, H_SPR_EPCR8 = 520, H_SPR_EPCR9 = 521, H_SPR_EPCR10 = 522$/;"	e	enum:spr_names
H_SPR_EPCR8	opcodes/frv-desc.h	/^ , H_SPR_EPCR7 = 519, H_SPR_EPCR8 = 520, H_SPR_EPCR9 = 521, H_SPR_EPCR10 = 522$/;"	e	enum:spr_names
H_SPR_EPCR9	opcodes/frv-desc.h	/^ , H_SPR_EPCR7 = 519, H_SPR_EPCR8 = 520, H_SPR_EPCR9 = 521, H_SPR_EPCR10 = 522$/;"	e	enum:spr_names
H_SPR_ESFR0	opcodes/frv-desc.h	/^ , H_SPR_EIR31 = 671, H_SPR_ESFR0 = 672, H_SPR_ESFR1 = 673, H_SPR_SR0 = 768$/;"	e	enum:spr_names
H_SPR_ESFR1	opcodes/frv-desc.h	/^ , H_SPR_EIR31 = 671, H_SPR_ESFR0 = 672, H_SPR_ESFR1 = 673, H_SPR_SR0 = 768$/;"	e	enum:spr_names
H_SPR_ESR0	opcodes/frv-desc.h	/^ , H_SPR_EPCR63 = 575, H_SPR_ESR0 = 576, H_SPR_ESR1 = 577, H_SPR_ESR2 = 578$/;"	e	enum:spr_names
H_SPR_ESR1	opcodes/frv-desc.h	/^ , H_SPR_EPCR63 = 575, H_SPR_ESR0 = 576, H_SPR_ESR1 = 577, H_SPR_ESR2 = 578$/;"	e	enum:spr_names
H_SPR_ESR10	opcodes/frv-desc.h	/^ , H_SPR_ESR7 = 583, H_SPR_ESR8 = 584, H_SPR_ESR9 = 585, H_SPR_ESR10 = 586$/;"	e	enum:spr_names
H_SPR_ESR11	opcodes/frv-desc.h	/^ , H_SPR_ESR11 = 587, H_SPR_ESR12 = 588, H_SPR_ESR13 = 589, H_SPR_ESR14 = 590$/;"	e	enum:spr_names
H_SPR_ESR12	opcodes/frv-desc.h	/^ , H_SPR_ESR11 = 587, H_SPR_ESR12 = 588, H_SPR_ESR13 = 589, H_SPR_ESR14 = 590$/;"	e	enum:spr_names
H_SPR_ESR13	opcodes/frv-desc.h	/^ , H_SPR_ESR11 = 587, H_SPR_ESR12 = 588, H_SPR_ESR13 = 589, H_SPR_ESR14 = 590$/;"	e	enum:spr_names
H_SPR_ESR14	opcodes/frv-desc.h	/^ , H_SPR_ESR11 = 587, H_SPR_ESR12 = 588, H_SPR_ESR13 = 589, H_SPR_ESR14 = 590$/;"	e	enum:spr_names
H_SPR_ESR15	opcodes/frv-desc.h	/^ , H_SPR_ESR15 = 591, H_SPR_ESR16 = 592, H_SPR_ESR17 = 593, H_SPR_ESR18 = 594$/;"	e	enum:spr_names
H_SPR_ESR16	opcodes/frv-desc.h	/^ , H_SPR_ESR15 = 591, H_SPR_ESR16 = 592, H_SPR_ESR17 = 593, H_SPR_ESR18 = 594$/;"	e	enum:spr_names
H_SPR_ESR17	opcodes/frv-desc.h	/^ , H_SPR_ESR15 = 591, H_SPR_ESR16 = 592, H_SPR_ESR17 = 593, H_SPR_ESR18 = 594$/;"	e	enum:spr_names
H_SPR_ESR18	opcodes/frv-desc.h	/^ , H_SPR_ESR15 = 591, H_SPR_ESR16 = 592, H_SPR_ESR17 = 593, H_SPR_ESR18 = 594$/;"	e	enum:spr_names
H_SPR_ESR19	opcodes/frv-desc.h	/^ , H_SPR_ESR19 = 595, H_SPR_ESR20 = 596, H_SPR_ESR21 = 597, H_SPR_ESR22 = 598$/;"	e	enum:spr_names
H_SPR_ESR2	opcodes/frv-desc.h	/^ , H_SPR_EPCR63 = 575, H_SPR_ESR0 = 576, H_SPR_ESR1 = 577, H_SPR_ESR2 = 578$/;"	e	enum:spr_names
H_SPR_ESR20	opcodes/frv-desc.h	/^ , H_SPR_ESR19 = 595, H_SPR_ESR20 = 596, H_SPR_ESR21 = 597, H_SPR_ESR22 = 598$/;"	e	enum:spr_names
H_SPR_ESR21	opcodes/frv-desc.h	/^ , H_SPR_ESR19 = 595, H_SPR_ESR20 = 596, H_SPR_ESR21 = 597, H_SPR_ESR22 = 598$/;"	e	enum:spr_names
H_SPR_ESR22	opcodes/frv-desc.h	/^ , H_SPR_ESR19 = 595, H_SPR_ESR20 = 596, H_SPR_ESR21 = 597, H_SPR_ESR22 = 598$/;"	e	enum:spr_names
H_SPR_ESR23	opcodes/frv-desc.h	/^ , H_SPR_ESR23 = 599, H_SPR_ESR24 = 600, H_SPR_ESR25 = 601, H_SPR_ESR26 = 602$/;"	e	enum:spr_names
H_SPR_ESR24	opcodes/frv-desc.h	/^ , H_SPR_ESR23 = 599, H_SPR_ESR24 = 600, H_SPR_ESR25 = 601, H_SPR_ESR26 = 602$/;"	e	enum:spr_names
H_SPR_ESR25	opcodes/frv-desc.h	/^ , H_SPR_ESR23 = 599, H_SPR_ESR24 = 600, H_SPR_ESR25 = 601, H_SPR_ESR26 = 602$/;"	e	enum:spr_names
H_SPR_ESR26	opcodes/frv-desc.h	/^ , H_SPR_ESR23 = 599, H_SPR_ESR24 = 600, H_SPR_ESR25 = 601, H_SPR_ESR26 = 602$/;"	e	enum:spr_names
H_SPR_ESR27	opcodes/frv-desc.h	/^ , H_SPR_ESR27 = 603, H_SPR_ESR28 = 604, H_SPR_ESR29 = 605, H_SPR_ESR30 = 606$/;"	e	enum:spr_names
H_SPR_ESR28	opcodes/frv-desc.h	/^ , H_SPR_ESR27 = 603, H_SPR_ESR28 = 604, H_SPR_ESR29 = 605, H_SPR_ESR30 = 606$/;"	e	enum:spr_names
H_SPR_ESR29	opcodes/frv-desc.h	/^ , H_SPR_ESR27 = 603, H_SPR_ESR28 = 604, H_SPR_ESR29 = 605, H_SPR_ESR30 = 606$/;"	e	enum:spr_names
H_SPR_ESR3	opcodes/frv-desc.h	/^ , H_SPR_ESR3 = 579, H_SPR_ESR4 = 580, H_SPR_ESR5 = 581, H_SPR_ESR6 = 582$/;"	e	enum:spr_names
H_SPR_ESR30	opcodes/frv-desc.h	/^ , H_SPR_ESR27 = 603, H_SPR_ESR28 = 604, H_SPR_ESR29 = 605, H_SPR_ESR30 = 606$/;"	e	enum:spr_names
H_SPR_ESR31	opcodes/frv-desc.h	/^ , H_SPR_ESR31 = 607, H_SPR_ESR32 = 608, H_SPR_ESR33 = 609, H_SPR_ESR34 = 610$/;"	e	enum:spr_names
H_SPR_ESR32	opcodes/frv-desc.h	/^ , H_SPR_ESR31 = 607, H_SPR_ESR32 = 608, H_SPR_ESR33 = 609, H_SPR_ESR34 = 610$/;"	e	enum:spr_names
H_SPR_ESR33	opcodes/frv-desc.h	/^ , H_SPR_ESR31 = 607, H_SPR_ESR32 = 608, H_SPR_ESR33 = 609, H_SPR_ESR34 = 610$/;"	e	enum:spr_names
H_SPR_ESR34	opcodes/frv-desc.h	/^ , H_SPR_ESR31 = 607, H_SPR_ESR32 = 608, H_SPR_ESR33 = 609, H_SPR_ESR34 = 610$/;"	e	enum:spr_names
H_SPR_ESR35	opcodes/frv-desc.h	/^ , H_SPR_ESR35 = 611, H_SPR_ESR36 = 612, H_SPR_ESR37 = 613, H_SPR_ESR38 = 614$/;"	e	enum:spr_names
H_SPR_ESR36	opcodes/frv-desc.h	/^ , H_SPR_ESR35 = 611, H_SPR_ESR36 = 612, H_SPR_ESR37 = 613, H_SPR_ESR38 = 614$/;"	e	enum:spr_names
H_SPR_ESR37	opcodes/frv-desc.h	/^ , H_SPR_ESR35 = 611, H_SPR_ESR36 = 612, H_SPR_ESR37 = 613, H_SPR_ESR38 = 614$/;"	e	enum:spr_names
H_SPR_ESR38	opcodes/frv-desc.h	/^ , H_SPR_ESR35 = 611, H_SPR_ESR36 = 612, H_SPR_ESR37 = 613, H_SPR_ESR38 = 614$/;"	e	enum:spr_names
H_SPR_ESR39	opcodes/frv-desc.h	/^ , H_SPR_ESR39 = 615, H_SPR_ESR40 = 616, H_SPR_ESR41 = 617, H_SPR_ESR42 = 618$/;"	e	enum:spr_names
H_SPR_ESR4	opcodes/frv-desc.h	/^ , H_SPR_ESR3 = 579, H_SPR_ESR4 = 580, H_SPR_ESR5 = 581, H_SPR_ESR6 = 582$/;"	e	enum:spr_names
H_SPR_ESR40	opcodes/frv-desc.h	/^ , H_SPR_ESR39 = 615, H_SPR_ESR40 = 616, H_SPR_ESR41 = 617, H_SPR_ESR42 = 618$/;"	e	enum:spr_names
H_SPR_ESR41	opcodes/frv-desc.h	/^ , H_SPR_ESR39 = 615, H_SPR_ESR40 = 616, H_SPR_ESR41 = 617, H_SPR_ESR42 = 618$/;"	e	enum:spr_names
H_SPR_ESR42	opcodes/frv-desc.h	/^ , H_SPR_ESR39 = 615, H_SPR_ESR40 = 616, H_SPR_ESR41 = 617, H_SPR_ESR42 = 618$/;"	e	enum:spr_names
H_SPR_ESR43	opcodes/frv-desc.h	/^ , H_SPR_ESR43 = 619, H_SPR_ESR44 = 620, H_SPR_ESR45 = 621, H_SPR_ESR46 = 622$/;"	e	enum:spr_names
H_SPR_ESR44	opcodes/frv-desc.h	/^ , H_SPR_ESR43 = 619, H_SPR_ESR44 = 620, H_SPR_ESR45 = 621, H_SPR_ESR46 = 622$/;"	e	enum:spr_names
H_SPR_ESR45	opcodes/frv-desc.h	/^ , H_SPR_ESR43 = 619, H_SPR_ESR44 = 620, H_SPR_ESR45 = 621, H_SPR_ESR46 = 622$/;"	e	enum:spr_names
H_SPR_ESR46	opcodes/frv-desc.h	/^ , H_SPR_ESR43 = 619, H_SPR_ESR44 = 620, H_SPR_ESR45 = 621, H_SPR_ESR46 = 622$/;"	e	enum:spr_names
H_SPR_ESR47	opcodes/frv-desc.h	/^ , H_SPR_ESR47 = 623, H_SPR_ESR48 = 624, H_SPR_ESR49 = 625, H_SPR_ESR50 = 626$/;"	e	enum:spr_names
H_SPR_ESR48	opcodes/frv-desc.h	/^ , H_SPR_ESR47 = 623, H_SPR_ESR48 = 624, H_SPR_ESR49 = 625, H_SPR_ESR50 = 626$/;"	e	enum:spr_names
H_SPR_ESR49	opcodes/frv-desc.h	/^ , H_SPR_ESR47 = 623, H_SPR_ESR48 = 624, H_SPR_ESR49 = 625, H_SPR_ESR50 = 626$/;"	e	enum:spr_names
H_SPR_ESR5	opcodes/frv-desc.h	/^ , H_SPR_ESR3 = 579, H_SPR_ESR4 = 580, H_SPR_ESR5 = 581, H_SPR_ESR6 = 582$/;"	e	enum:spr_names
H_SPR_ESR50	opcodes/frv-desc.h	/^ , H_SPR_ESR47 = 623, H_SPR_ESR48 = 624, H_SPR_ESR49 = 625, H_SPR_ESR50 = 626$/;"	e	enum:spr_names
H_SPR_ESR51	opcodes/frv-desc.h	/^ , H_SPR_ESR51 = 627, H_SPR_ESR52 = 628, H_SPR_ESR53 = 629, H_SPR_ESR54 = 630$/;"	e	enum:spr_names
H_SPR_ESR52	opcodes/frv-desc.h	/^ , H_SPR_ESR51 = 627, H_SPR_ESR52 = 628, H_SPR_ESR53 = 629, H_SPR_ESR54 = 630$/;"	e	enum:spr_names
H_SPR_ESR53	opcodes/frv-desc.h	/^ , H_SPR_ESR51 = 627, H_SPR_ESR52 = 628, H_SPR_ESR53 = 629, H_SPR_ESR54 = 630$/;"	e	enum:spr_names
H_SPR_ESR54	opcodes/frv-desc.h	/^ , H_SPR_ESR51 = 627, H_SPR_ESR52 = 628, H_SPR_ESR53 = 629, H_SPR_ESR54 = 630$/;"	e	enum:spr_names
H_SPR_ESR55	opcodes/frv-desc.h	/^ , H_SPR_ESR55 = 631, H_SPR_ESR56 = 632, H_SPR_ESR57 = 633, H_SPR_ESR58 = 634$/;"	e	enum:spr_names
H_SPR_ESR56	opcodes/frv-desc.h	/^ , H_SPR_ESR55 = 631, H_SPR_ESR56 = 632, H_SPR_ESR57 = 633, H_SPR_ESR58 = 634$/;"	e	enum:spr_names
H_SPR_ESR57	opcodes/frv-desc.h	/^ , H_SPR_ESR55 = 631, H_SPR_ESR56 = 632, H_SPR_ESR57 = 633, H_SPR_ESR58 = 634$/;"	e	enum:spr_names
H_SPR_ESR58	opcodes/frv-desc.h	/^ , H_SPR_ESR55 = 631, H_SPR_ESR56 = 632, H_SPR_ESR57 = 633, H_SPR_ESR58 = 634$/;"	e	enum:spr_names
H_SPR_ESR59	opcodes/frv-desc.h	/^ , H_SPR_ESR59 = 635, H_SPR_ESR60 = 636, H_SPR_ESR61 = 637, H_SPR_ESR62 = 638$/;"	e	enum:spr_names
H_SPR_ESR6	opcodes/frv-desc.h	/^ , H_SPR_ESR3 = 579, H_SPR_ESR4 = 580, H_SPR_ESR5 = 581, H_SPR_ESR6 = 582$/;"	e	enum:spr_names
H_SPR_ESR60	opcodes/frv-desc.h	/^ , H_SPR_ESR59 = 635, H_SPR_ESR60 = 636, H_SPR_ESR61 = 637, H_SPR_ESR62 = 638$/;"	e	enum:spr_names
H_SPR_ESR61	opcodes/frv-desc.h	/^ , H_SPR_ESR59 = 635, H_SPR_ESR60 = 636, H_SPR_ESR61 = 637, H_SPR_ESR62 = 638$/;"	e	enum:spr_names
H_SPR_ESR62	opcodes/frv-desc.h	/^ , H_SPR_ESR59 = 635, H_SPR_ESR60 = 636, H_SPR_ESR61 = 637, H_SPR_ESR62 = 638$/;"	e	enum:spr_names
H_SPR_ESR63	opcodes/frv-desc.h	/^ , H_SPR_ESR63 = 639, H_SPR_EIR0 = 640, H_SPR_EIR1 = 641, H_SPR_EIR2 = 642$/;"	e	enum:spr_names
H_SPR_ESR7	opcodes/frv-desc.h	/^ , H_SPR_ESR7 = 583, H_SPR_ESR8 = 584, H_SPR_ESR9 = 585, H_SPR_ESR10 = 586$/;"	e	enum:spr_names
H_SPR_ESR8	opcodes/frv-desc.h	/^ , H_SPR_ESR7 = 583, H_SPR_ESR8 = 584, H_SPR_ESR9 = 585, H_SPR_ESR10 = 586$/;"	e	enum:spr_names
H_SPR_ESR9	opcodes/frv-desc.h	/^ , H_SPR_ESR7 = 583, H_SPR_ESR8 = 584, H_SPR_ESR9 = 585, H_SPR_ESR10 = 586$/;"	e	enum:spr_names
H_SPR_FNER0	opcodes/frv-desc.h	/^ , H_SPR_NECR = 416, H_SPR_GNER0 = 432, H_SPR_GNER1 = 433, H_SPR_FNER0 = 434$/;"	e	enum:spr_names
H_SPR_FNER1	opcodes/frv-desc.h	/^ , H_SPR_FNER1 = 435, H_SPR_EPCR0 = 512, H_SPR_EPCR1 = 513, H_SPR_EPCR2 = 514$/;"	e	enum:spr_names
H_SPR_FQOP0	opcodes/frv-desc.h	/^ , H_SPR_FSR61 = 1085, H_SPR_FSR62 = 1086, H_SPR_FSR63 = 1087, H_SPR_FQOP0 = 1088$/;"	e	enum:spr_names
H_SPR_FQOP1	opcodes/frv-desc.h	/^ , H_SPR_FQOP1 = 1090, H_SPR_FQOP2 = 1092, H_SPR_FQOP3 = 1094, H_SPR_FQOP4 = 1096$/;"	e	enum:spr_names
H_SPR_FQOP10	opcodes/frv-desc.h	/^ , H_SPR_FQOP9 = 1106, H_SPR_FQOP10 = 1108, H_SPR_FQOP11 = 1110, H_SPR_FQOP12 = 1112$/;"	e	enum:spr_names
H_SPR_FQOP11	opcodes/frv-desc.h	/^ , H_SPR_FQOP9 = 1106, H_SPR_FQOP10 = 1108, H_SPR_FQOP11 = 1110, H_SPR_FQOP12 = 1112$/;"	e	enum:spr_names
H_SPR_FQOP12	opcodes/frv-desc.h	/^ , H_SPR_FQOP9 = 1106, H_SPR_FQOP10 = 1108, H_SPR_FQOP11 = 1110, H_SPR_FQOP12 = 1112$/;"	e	enum:spr_names
H_SPR_FQOP13	opcodes/frv-desc.h	/^ , H_SPR_FQOP13 = 1114, H_SPR_FQOP14 = 1116, H_SPR_FQOP15 = 1118, H_SPR_FQOP16 = 1120$/;"	e	enum:spr_names
H_SPR_FQOP14	opcodes/frv-desc.h	/^ , H_SPR_FQOP13 = 1114, H_SPR_FQOP14 = 1116, H_SPR_FQOP15 = 1118, H_SPR_FQOP16 = 1120$/;"	e	enum:spr_names
H_SPR_FQOP15	opcodes/frv-desc.h	/^ , H_SPR_FQOP13 = 1114, H_SPR_FQOP14 = 1116, H_SPR_FQOP15 = 1118, H_SPR_FQOP16 = 1120$/;"	e	enum:spr_names
H_SPR_FQOP16	opcodes/frv-desc.h	/^ , H_SPR_FQOP13 = 1114, H_SPR_FQOP14 = 1116, H_SPR_FQOP15 = 1118, H_SPR_FQOP16 = 1120$/;"	e	enum:spr_names
H_SPR_FQOP17	opcodes/frv-desc.h	/^ , H_SPR_FQOP17 = 1122, H_SPR_FQOP18 = 1124, H_SPR_FQOP19 = 1126, H_SPR_FQOP20 = 1128$/;"	e	enum:spr_names
H_SPR_FQOP18	opcodes/frv-desc.h	/^ , H_SPR_FQOP17 = 1122, H_SPR_FQOP18 = 1124, H_SPR_FQOP19 = 1126, H_SPR_FQOP20 = 1128$/;"	e	enum:spr_names
H_SPR_FQOP19	opcodes/frv-desc.h	/^ , H_SPR_FQOP17 = 1122, H_SPR_FQOP18 = 1124, H_SPR_FQOP19 = 1126, H_SPR_FQOP20 = 1128$/;"	e	enum:spr_names
H_SPR_FQOP2	opcodes/frv-desc.h	/^ , H_SPR_FQOP1 = 1090, H_SPR_FQOP2 = 1092, H_SPR_FQOP3 = 1094, H_SPR_FQOP4 = 1096$/;"	e	enum:spr_names
H_SPR_FQOP20	opcodes/frv-desc.h	/^ , H_SPR_FQOP17 = 1122, H_SPR_FQOP18 = 1124, H_SPR_FQOP19 = 1126, H_SPR_FQOP20 = 1128$/;"	e	enum:spr_names
H_SPR_FQOP21	opcodes/frv-desc.h	/^ , H_SPR_FQOP21 = 1130, H_SPR_FQOP22 = 1132, H_SPR_FQOP23 = 1134, H_SPR_FQOP24 = 1136$/;"	e	enum:spr_names
H_SPR_FQOP22	opcodes/frv-desc.h	/^ , H_SPR_FQOP21 = 1130, H_SPR_FQOP22 = 1132, H_SPR_FQOP23 = 1134, H_SPR_FQOP24 = 1136$/;"	e	enum:spr_names
H_SPR_FQOP23	opcodes/frv-desc.h	/^ , H_SPR_FQOP21 = 1130, H_SPR_FQOP22 = 1132, H_SPR_FQOP23 = 1134, H_SPR_FQOP24 = 1136$/;"	e	enum:spr_names
H_SPR_FQOP24	opcodes/frv-desc.h	/^ , H_SPR_FQOP21 = 1130, H_SPR_FQOP22 = 1132, H_SPR_FQOP23 = 1134, H_SPR_FQOP24 = 1136$/;"	e	enum:spr_names
H_SPR_FQOP25	opcodes/frv-desc.h	/^ , H_SPR_FQOP25 = 1138, H_SPR_FQOP26 = 1140, H_SPR_FQOP27 = 1142, H_SPR_FQOP28 = 1144$/;"	e	enum:spr_names
H_SPR_FQOP26	opcodes/frv-desc.h	/^ , H_SPR_FQOP25 = 1138, H_SPR_FQOP26 = 1140, H_SPR_FQOP27 = 1142, H_SPR_FQOP28 = 1144$/;"	e	enum:spr_names
H_SPR_FQOP27	opcodes/frv-desc.h	/^ , H_SPR_FQOP25 = 1138, H_SPR_FQOP26 = 1140, H_SPR_FQOP27 = 1142, H_SPR_FQOP28 = 1144$/;"	e	enum:spr_names
H_SPR_FQOP28	opcodes/frv-desc.h	/^ , H_SPR_FQOP25 = 1138, H_SPR_FQOP26 = 1140, H_SPR_FQOP27 = 1142, H_SPR_FQOP28 = 1144$/;"	e	enum:spr_names
H_SPR_FQOP29	opcodes/frv-desc.h	/^ , H_SPR_FQOP29 = 1146, H_SPR_FQOP30 = 1148, H_SPR_FQOP31 = 1150, H_SPR_FQST0 = 1089$/;"	e	enum:spr_names
H_SPR_FQOP3	opcodes/frv-desc.h	/^ , H_SPR_FQOP1 = 1090, H_SPR_FQOP2 = 1092, H_SPR_FQOP3 = 1094, H_SPR_FQOP4 = 1096$/;"	e	enum:spr_names
H_SPR_FQOP30	opcodes/frv-desc.h	/^ , H_SPR_FQOP29 = 1146, H_SPR_FQOP30 = 1148, H_SPR_FQOP31 = 1150, H_SPR_FQST0 = 1089$/;"	e	enum:spr_names
H_SPR_FQOP31	opcodes/frv-desc.h	/^ , H_SPR_FQOP29 = 1146, H_SPR_FQOP30 = 1148, H_SPR_FQOP31 = 1150, H_SPR_FQST0 = 1089$/;"	e	enum:spr_names
H_SPR_FQOP4	opcodes/frv-desc.h	/^ , H_SPR_FQOP1 = 1090, H_SPR_FQOP2 = 1092, H_SPR_FQOP3 = 1094, H_SPR_FQOP4 = 1096$/;"	e	enum:spr_names
H_SPR_FQOP5	opcodes/frv-desc.h	/^ , H_SPR_FQOP5 = 1098, H_SPR_FQOP6 = 1100, H_SPR_FQOP7 = 1102, H_SPR_FQOP8 = 1104$/;"	e	enum:spr_names
H_SPR_FQOP6	opcodes/frv-desc.h	/^ , H_SPR_FQOP5 = 1098, H_SPR_FQOP6 = 1100, H_SPR_FQOP7 = 1102, H_SPR_FQOP8 = 1104$/;"	e	enum:spr_names
H_SPR_FQOP7	opcodes/frv-desc.h	/^ , H_SPR_FQOP5 = 1098, H_SPR_FQOP6 = 1100, H_SPR_FQOP7 = 1102, H_SPR_FQOP8 = 1104$/;"	e	enum:spr_names
H_SPR_FQOP8	opcodes/frv-desc.h	/^ , H_SPR_FQOP5 = 1098, H_SPR_FQOP6 = 1100, H_SPR_FQOP7 = 1102, H_SPR_FQOP8 = 1104$/;"	e	enum:spr_names
H_SPR_FQOP9	opcodes/frv-desc.h	/^ , H_SPR_FQOP9 = 1106, H_SPR_FQOP10 = 1108, H_SPR_FQOP11 = 1110, H_SPR_FQOP12 = 1112$/;"	e	enum:spr_names
H_SPR_FQST0	opcodes/frv-desc.h	/^ , H_SPR_FQOP29 = 1146, H_SPR_FQOP30 = 1148, H_SPR_FQOP31 = 1150, H_SPR_FQST0 = 1089$/;"	e	enum:spr_names
H_SPR_FQST1	opcodes/frv-desc.h	/^ , H_SPR_FQST1 = 1091, H_SPR_FQST2 = 1093, H_SPR_FQST3 = 1095, H_SPR_FQST4 = 1097$/;"	e	enum:spr_names
H_SPR_FQST10	opcodes/frv-desc.h	/^ , H_SPR_FQST9 = 1107, H_SPR_FQST10 = 1109, H_SPR_FQST11 = 1111, H_SPR_FQST12 = 1113$/;"	e	enum:spr_names
H_SPR_FQST11	opcodes/frv-desc.h	/^ , H_SPR_FQST9 = 1107, H_SPR_FQST10 = 1109, H_SPR_FQST11 = 1111, H_SPR_FQST12 = 1113$/;"	e	enum:spr_names
H_SPR_FQST12	opcodes/frv-desc.h	/^ , H_SPR_FQST9 = 1107, H_SPR_FQST10 = 1109, H_SPR_FQST11 = 1111, H_SPR_FQST12 = 1113$/;"	e	enum:spr_names
H_SPR_FQST13	opcodes/frv-desc.h	/^ , H_SPR_FQST13 = 1115, H_SPR_FQST14 = 1117, H_SPR_FQST15 = 1119, H_SPR_FQST16 = 1121$/;"	e	enum:spr_names
H_SPR_FQST14	opcodes/frv-desc.h	/^ , H_SPR_FQST13 = 1115, H_SPR_FQST14 = 1117, H_SPR_FQST15 = 1119, H_SPR_FQST16 = 1121$/;"	e	enum:spr_names
H_SPR_FQST15	opcodes/frv-desc.h	/^ , H_SPR_FQST13 = 1115, H_SPR_FQST14 = 1117, H_SPR_FQST15 = 1119, H_SPR_FQST16 = 1121$/;"	e	enum:spr_names
H_SPR_FQST16	opcodes/frv-desc.h	/^ , H_SPR_FQST13 = 1115, H_SPR_FQST14 = 1117, H_SPR_FQST15 = 1119, H_SPR_FQST16 = 1121$/;"	e	enum:spr_names
H_SPR_FQST17	opcodes/frv-desc.h	/^ , H_SPR_FQST17 = 1123, H_SPR_FQST18 = 1125, H_SPR_FQST19 = 1127, H_SPR_FQST20 = 1129$/;"	e	enum:spr_names
H_SPR_FQST18	opcodes/frv-desc.h	/^ , H_SPR_FQST17 = 1123, H_SPR_FQST18 = 1125, H_SPR_FQST19 = 1127, H_SPR_FQST20 = 1129$/;"	e	enum:spr_names
H_SPR_FQST19	opcodes/frv-desc.h	/^ , H_SPR_FQST17 = 1123, H_SPR_FQST18 = 1125, H_SPR_FQST19 = 1127, H_SPR_FQST20 = 1129$/;"	e	enum:spr_names
H_SPR_FQST2	opcodes/frv-desc.h	/^ , H_SPR_FQST1 = 1091, H_SPR_FQST2 = 1093, H_SPR_FQST3 = 1095, H_SPR_FQST4 = 1097$/;"	e	enum:spr_names
H_SPR_FQST20	opcodes/frv-desc.h	/^ , H_SPR_FQST17 = 1123, H_SPR_FQST18 = 1125, H_SPR_FQST19 = 1127, H_SPR_FQST20 = 1129$/;"	e	enum:spr_names
H_SPR_FQST21	opcodes/frv-desc.h	/^ , H_SPR_FQST21 = 1131, H_SPR_FQST22 = 1133, H_SPR_FQST23 = 1135, H_SPR_FQST24 = 1137$/;"	e	enum:spr_names
H_SPR_FQST22	opcodes/frv-desc.h	/^ , H_SPR_FQST21 = 1131, H_SPR_FQST22 = 1133, H_SPR_FQST23 = 1135, H_SPR_FQST24 = 1137$/;"	e	enum:spr_names
H_SPR_FQST23	opcodes/frv-desc.h	/^ , H_SPR_FQST21 = 1131, H_SPR_FQST22 = 1133, H_SPR_FQST23 = 1135, H_SPR_FQST24 = 1137$/;"	e	enum:spr_names
H_SPR_FQST24	opcodes/frv-desc.h	/^ , H_SPR_FQST21 = 1131, H_SPR_FQST22 = 1133, H_SPR_FQST23 = 1135, H_SPR_FQST24 = 1137$/;"	e	enum:spr_names
H_SPR_FQST25	opcodes/frv-desc.h	/^ , H_SPR_FQST25 = 1139, H_SPR_FQST26 = 1141, H_SPR_FQST27 = 1143, H_SPR_FQST28 = 1145$/;"	e	enum:spr_names
H_SPR_FQST26	opcodes/frv-desc.h	/^ , H_SPR_FQST25 = 1139, H_SPR_FQST26 = 1141, H_SPR_FQST27 = 1143, H_SPR_FQST28 = 1145$/;"	e	enum:spr_names
H_SPR_FQST27	opcodes/frv-desc.h	/^ , H_SPR_FQST25 = 1139, H_SPR_FQST26 = 1141, H_SPR_FQST27 = 1143, H_SPR_FQST28 = 1145$/;"	e	enum:spr_names
H_SPR_FQST28	opcodes/frv-desc.h	/^ , H_SPR_FQST25 = 1139, H_SPR_FQST26 = 1141, H_SPR_FQST27 = 1143, H_SPR_FQST28 = 1145$/;"	e	enum:spr_names
H_SPR_FQST29	opcodes/frv-desc.h	/^ , H_SPR_FQST29 = 1147, H_SPR_FQST30 = 1149, H_SPR_FQST31 = 1151, H_SPR_MCILR0 = 1272$/;"	e	enum:spr_names
H_SPR_FQST3	opcodes/frv-desc.h	/^ , H_SPR_FQST1 = 1091, H_SPR_FQST2 = 1093, H_SPR_FQST3 = 1095, H_SPR_FQST4 = 1097$/;"	e	enum:spr_names
H_SPR_FQST30	opcodes/frv-desc.h	/^ , H_SPR_FQST29 = 1147, H_SPR_FQST30 = 1149, H_SPR_FQST31 = 1151, H_SPR_MCILR0 = 1272$/;"	e	enum:spr_names
H_SPR_FQST31	opcodes/frv-desc.h	/^ , H_SPR_FQST29 = 1147, H_SPR_FQST30 = 1149, H_SPR_FQST31 = 1151, H_SPR_MCILR0 = 1272$/;"	e	enum:spr_names
H_SPR_FQST4	opcodes/frv-desc.h	/^ , H_SPR_FQST1 = 1091, H_SPR_FQST2 = 1093, H_SPR_FQST3 = 1095, H_SPR_FQST4 = 1097$/;"	e	enum:spr_names
H_SPR_FQST5	opcodes/frv-desc.h	/^ , H_SPR_FQST5 = 1099, H_SPR_FQST6 = 1101, H_SPR_FQST7 = 1103, H_SPR_FQST8 = 1105$/;"	e	enum:spr_names
H_SPR_FQST6	opcodes/frv-desc.h	/^ , H_SPR_FQST5 = 1099, H_SPR_FQST6 = 1101, H_SPR_FQST7 = 1103, H_SPR_FQST8 = 1105$/;"	e	enum:spr_names
H_SPR_FQST7	opcodes/frv-desc.h	/^ , H_SPR_FQST5 = 1099, H_SPR_FQST6 = 1101, H_SPR_FQST7 = 1103, H_SPR_FQST8 = 1105$/;"	e	enum:spr_names
H_SPR_FQST8	opcodes/frv-desc.h	/^ , H_SPR_FQST5 = 1099, H_SPR_FQST6 = 1101, H_SPR_FQST7 = 1103, H_SPR_FQST8 = 1105$/;"	e	enum:spr_names
H_SPR_FQST9	opcodes/frv-desc.h	/^ , H_SPR_FQST9 = 1107, H_SPR_FQST10 = 1109, H_SPR_FQST11 = 1111, H_SPR_FQST12 = 1113$/;"	e	enum:spr_names
H_SPR_FSR0	opcodes/frv-desc.h	/^ , H_SPR_SCR1 = 833, H_SPR_SCR2 = 834, H_SPR_SCR3 = 835, H_SPR_FSR0 = 1024$/;"	e	enum:spr_names
H_SPR_FSR1	opcodes/frv-desc.h	/^ , H_SPR_FSR1 = 1025, H_SPR_FSR2 = 1026, H_SPR_FSR3 = 1027, H_SPR_FSR4 = 1028$/;"	e	enum:spr_names
H_SPR_FSR10	opcodes/frv-desc.h	/^ , H_SPR_FSR9 = 1033, H_SPR_FSR10 = 1034, H_SPR_FSR11 = 1035, H_SPR_FSR12 = 1036$/;"	e	enum:spr_names
H_SPR_FSR11	opcodes/frv-desc.h	/^ , H_SPR_FSR9 = 1033, H_SPR_FSR10 = 1034, H_SPR_FSR11 = 1035, H_SPR_FSR12 = 1036$/;"	e	enum:spr_names
H_SPR_FSR12	opcodes/frv-desc.h	/^ , H_SPR_FSR9 = 1033, H_SPR_FSR10 = 1034, H_SPR_FSR11 = 1035, H_SPR_FSR12 = 1036$/;"	e	enum:spr_names
H_SPR_FSR13	opcodes/frv-desc.h	/^ , H_SPR_FSR13 = 1037, H_SPR_FSR14 = 1038, H_SPR_FSR15 = 1039, H_SPR_FSR16 = 1040$/;"	e	enum:spr_names
H_SPR_FSR14	opcodes/frv-desc.h	/^ , H_SPR_FSR13 = 1037, H_SPR_FSR14 = 1038, H_SPR_FSR15 = 1039, H_SPR_FSR16 = 1040$/;"	e	enum:spr_names
H_SPR_FSR15	opcodes/frv-desc.h	/^ , H_SPR_FSR13 = 1037, H_SPR_FSR14 = 1038, H_SPR_FSR15 = 1039, H_SPR_FSR16 = 1040$/;"	e	enum:spr_names
H_SPR_FSR16	opcodes/frv-desc.h	/^ , H_SPR_FSR13 = 1037, H_SPR_FSR14 = 1038, H_SPR_FSR15 = 1039, H_SPR_FSR16 = 1040$/;"	e	enum:spr_names
H_SPR_FSR17	opcodes/frv-desc.h	/^ , H_SPR_FSR17 = 1041, H_SPR_FSR18 = 1042, H_SPR_FSR19 = 1043, H_SPR_FSR20 = 1044$/;"	e	enum:spr_names
H_SPR_FSR18	opcodes/frv-desc.h	/^ , H_SPR_FSR17 = 1041, H_SPR_FSR18 = 1042, H_SPR_FSR19 = 1043, H_SPR_FSR20 = 1044$/;"	e	enum:spr_names
H_SPR_FSR19	opcodes/frv-desc.h	/^ , H_SPR_FSR17 = 1041, H_SPR_FSR18 = 1042, H_SPR_FSR19 = 1043, H_SPR_FSR20 = 1044$/;"	e	enum:spr_names
H_SPR_FSR2	opcodes/frv-desc.h	/^ , H_SPR_FSR1 = 1025, H_SPR_FSR2 = 1026, H_SPR_FSR3 = 1027, H_SPR_FSR4 = 1028$/;"	e	enum:spr_names
H_SPR_FSR20	opcodes/frv-desc.h	/^ , H_SPR_FSR17 = 1041, H_SPR_FSR18 = 1042, H_SPR_FSR19 = 1043, H_SPR_FSR20 = 1044$/;"	e	enum:spr_names
H_SPR_FSR21	opcodes/frv-desc.h	/^ , H_SPR_FSR21 = 1045, H_SPR_FSR22 = 1046, H_SPR_FSR23 = 1047, H_SPR_FSR24 = 1048$/;"	e	enum:spr_names
H_SPR_FSR22	opcodes/frv-desc.h	/^ , H_SPR_FSR21 = 1045, H_SPR_FSR22 = 1046, H_SPR_FSR23 = 1047, H_SPR_FSR24 = 1048$/;"	e	enum:spr_names
H_SPR_FSR23	opcodes/frv-desc.h	/^ , H_SPR_FSR21 = 1045, H_SPR_FSR22 = 1046, H_SPR_FSR23 = 1047, H_SPR_FSR24 = 1048$/;"	e	enum:spr_names
H_SPR_FSR24	opcodes/frv-desc.h	/^ , H_SPR_FSR21 = 1045, H_SPR_FSR22 = 1046, H_SPR_FSR23 = 1047, H_SPR_FSR24 = 1048$/;"	e	enum:spr_names
H_SPR_FSR25	opcodes/frv-desc.h	/^ , H_SPR_FSR25 = 1049, H_SPR_FSR26 = 1050, H_SPR_FSR27 = 1051, H_SPR_FSR28 = 1052$/;"	e	enum:spr_names
H_SPR_FSR26	opcodes/frv-desc.h	/^ , H_SPR_FSR25 = 1049, H_SPR_FSR26 = 1050, H_SPR_FSR27 = 1051, H_SPR_FSR28 = 1052$/;"	e	enum:spr_names
H_SPR_FSR27	opcodes/frv-desc.h	/^ , H_SPR_FSR25 = 1049, H_SPR_FSR26 = 1050, H_SPR_FSR27 = 1051, H_SPR_FSR28 = 1052$/;"	e	enum:spr_names
H_SPR_FSR28	opcodes/frv-desc.h	/^ , H_SPR_FSR25 = 1049, H_SPR_FSR26 = 1050, H_SPR_FSR27 = 1051, H_SPR_FSR28 = 1052$/;"	e	enum:spr_names
H_SPR_FSR29	opcodes/frv-desc.h	/^ , H_SPR_FSR29 = 1053, H_SPR_FSR30 = 1054, H_SPR_FSR31 = 1055, H_SPR_FSR32 = 1056$/;"	e	enum:spr_names
H_SPR_FSR3	opcodes/frv-desc.h	/^ , H_SPR_FSR1 = 1025, H_SPR_FSR2 = 1026, H_SPR_FSR3 = 1027, H_SPR_FSR4 = 1028$/;"	e	enum:spr_names
H_SPR_FSR30	opcodes/frv-desc.h	/^ , H_SPR_FSR29 = 1053, H_SPR_FSR30 = 1054, H_SPR_FSR31 = 1055, H_SPR_FSR32 = 1056$/;"	e	enum:spr_names
H_SPR_FSR31	opcodes/frv-desc.h	/^ , H_SPR_FSR29 = 1053, H_SPR_FSR30 = 1054, H_SPR_FSR31 = 1055, H_SPR_FSR32 = 1056$/;"	e	enum:spr_names
H_SPR_FSR32	opcodes/frv-desc.h	/^ , H_SPR_FSR29 = 1053, H_SPR_FSR30 = 1054, H_SPR_FSR31 = 1055, H_SPR_FSR32 = 1056$/;"	e	enum:spr_names
H_SPR_FSR33	opcodes/frv-desc.h	/^ , H_SPR_FSR33 = 1057, H_SPR_FSR34 = 1058, H_SPR_FSR35 = 1059, H_SPR_FSR36 = 1060$/;"	e	enum:spr_names
H_SPR_FSR34	opcodes/frv-desc.h	/^ , H_SPR_FSR33 = 1057, H_SPR_FSR34 = 1058, H_SPR_FSR35 = 1059, H_SPR_FSR36 = 1060$/;"	e	enum:spr_names
H_SPR_FSR35	opcodes/frv-desc.h	/^ , H_SPR_FSR33 = 1057, H_SPR_FSR34 = 1058, H_SPR_FSR35 = 1059, H_SPR_FSR36 = 1060$/;"	e	enum:spr_names
H_SPR_FSR36	opcodes/frv-desc.h	/^ , H_SPR_FSR33 = 1057, H_SPR_FSR34 = 1058, H_SPR_FSR35 = 1059, H_SPR_FSR36 = 1060$/;"	e	enum:spr_names
H_SPR_FSR37	opcodes/frv-desc.h	/^ , H_SPR_FSR37 = 1061, H_SPR_FSR38 = 1062, H_SPR_FSR39 = 1063, H_SPR_FSR40 = 1064$/;"	e	enum:spr_names
H_SPR_FSR38	opcodes/frv-desc.h	/^ , H_SPR_FSR37 = 1061, H_SPR_FSR38 = 1062, H_SPR_FSR39 = 1063, H_SPR_FSR40 = 1064$/;"	e	enum:spr_names
H_SPR_FSR39	opcodes/frv-desc.h	/^ , H_SPR_FSR37 = 1061, H_SPR_FSR38 = 1062, H_SPR_FSR39 = 1063, H_SPR_FSR40 = 1064$/;"	e	enum:spr_names
H_SPR_FSR4	opcodes/frv-desc.h	/^ , H_SPR_FSR1 = 1025, H_SPR_FSR2 = 1026, H_SPR_FSR3 = 1027, H_SPR_FSR4 = 1028$/;"	e	enum:spr_names
H_SPR_FSR40	opcodes/frv-desc.h	/^ , H_SPR_FSR37 = 1061, H_SPR_FSR38 = 1062, H_SPR_FSR39 = 1063, H_SPR_FSR40 = 1064$/;"	e	enum:spr_names
H_SPR_FSR41	opcodes/frv-desc.h	/^ , H_SPR_FSR41 = 1065, H_SPR_FSR42 = 1066, H_SPR_FSR43 = 1067, H_SPR_FSR44 = 1068$/;"	e	enum:spr_names
H_SPR_FSR42	opcodes/frv-desc.h	/^ , H_SPR_FSR41 = 1065, H_SPR_FSR42 = 1066, H_SPR_FSR43 = 1067, H_SPR_FSR44 = 1068$/;"	e	enum:spr_names
H_SPR_FSR43	opcodes/frv-desc.h	/^ , H_SPR_FSR41 = 1065, H_SPR_FSR42 = 1066, H_SPR_FSR43 = 1067, H_SPR_FSR44 = 1068$/;"	e	enum:spr_names
H_SPR_FSR44	opcodes/frv-desc.h	/^ , H_SPR_FSR41 = 1065, H_SPR_FSR42 = 1066, H_SPR_FSR43 = 1067, H_SPR_FSR44 = 1068$/;"	e	enum:spr_names
H_SPR_FSR45	opcodes/frv-desc.h	/^ , H_SPR_FSR45 = 1069, H_SPR_FSR46 = 1070, H_SPR_FSR47 = 1071, H_SPR_FSR48 = 1072$/;"	e	enum:spr_names
H_SPR_FSR46	opcodes/frv-desc.h	/^ , H_SPR_FSR45 = 1069, H_SPR_FSR46 = 1070, H_SPR_FSR47 = 1071, H_SPR_FSR48 = 1072$/;"	e	enum:spr_names
H_SPR_FSR47	opcodes/frv-desc.h	/^ , H_SPR_FSR45 = 1069, H_SPR_FSR46 = 1070, H_SPR_FSR47 = 1071, H_SPR_FSR48 = 1072$/;"	e	enum:spr_names
H_SPR_FSR48	opcodes/frv-desc.h	/^ , H_SPR_FSR45 = 1069, H_SPR_FSR46 = 1070, H_SPR_FSR47 = 1071, H_SPR_FSR48 = 1072$/;"	e	enum:spr_names
H_SPR_FSR49	opcodes/frv-desc.h	/^ , H_SPR_FSR49 = 1073, H_SPR_FSR50 = 1074, H_SPR_FSR51 = 1075, H_SPR_FSR52 = 1076$/;"	e	enum:spr_names
H_SPR_FSR5	opcodes/frv-desc.h	/^ , H_SPR_FSR5 = 1029, H_SPR_FSR6 = 1030, H_SPR_FSR7 = 1031, H_SPR_FSR8 = 1032$/;"	e	enum:spr_names
H_SPR_FSR50	opcodes/frv-desc.h	/^ , H_SPR_FSR49 = 1073, H_SPR_FSR50 = 1074, H_SPR_FSR51 = 1075, H_SPR_FSR52 = 1076$/;"	e	enum:spr_names
H_SPR_FSR51	opcodes/frv-desc.h	/^ , H_SPR_FSR49 = 1073, H_SPR_FSR50 = 1074, H_SPR_FSR51 = 1075, H_SPR_FSR52 = 1076$/;"	e	enum:spr_names
H_SPR_FSR52	opcodes/frv-desc.h	/^ , H_SPR_FSR49 = 1073, H_SPR_FSR50 = 1074, H_SPR_FSR51 = 1075, H_SPR_FSR52 = 1076$/;"	e	enum:spr_names
H_SPR_FSR53	opcodes/frv-desc.h	/^ , H_SPR_FSR53 = 1077, H_SPR_FSR54 = 1078, H_SPR_FSR55 = 1079, H_SPR_FSR56 = 1080$/;"	e	enum:spr_names
H_SPR_FSR54	opcodes/frv-desc.h	/^ , H_SPR_FSR53 = 1077, H_SPR_FSR54 = 1078, H_SPR_FSR55 = 1079, H_SPR_FSR56 = 1080$/;"	e	enum:spr_names
H_SPR_FSR55	opcodes/frv-desc.h	/^ , H_SPR_FSR53 = 1077, H_SPR_FSR54 = 1078, H_SPR_FSR55 = 1079, H_SPR_FSR56 = 1080$/;"	e	enum:spr_names
H_SPR_FSR56	opcodes/frv-desc.h	/^ , H_SPR_FSR53 = 1077, H_SPR_FSR54 = 1078, H_SPR_FSR55 = 1079, H_SPR_FSR56 = 1080$/;"	e	enum:spr_names
H_SPR_FSR57	opcodes/frv-desc.h	/^ , H_SPR_FSR57 = 1081, H_SPR_FSR58 = 1082, H_SPR_FSR59 = 1083, H_SPR_FSR60 = 1084$/;"	e	enum:spr_names
H_SPR_FSR58	opcodes/frv-desc.h	/^ , H_SPR_FSR57 = 1081, H_SPR_FSR58 = 1082, H_SPR_FSR59 = 1083, H_SPR_FSR60 = 1084$/;"	e	enum:spr_names
H_SPR_FSR59	opcodes/frv-desc.h	/^ , H_SPR_FSR57 = 1081, H_SPR_FSR58 = 1082, H_SPR_FSR59 = 1083, H_SPR_FSR60 = 1084$/;"	e	enum:spr_names
H_SPR_FSR6	opcodes/frv-desc.h	/^ , H_SPR_FSR5 = 1029, H_SPR_FSR6 = 1030, H_SPR_FSR7 = 1031, H_SPR_FSR8 = 1032$/;"	e	enum:spr_names
H_SPR_FSR60	opcodes/frv-desc.h	/^ , H_SPR_FSR57 = 1081, H_SPR_FSR58 = 1082, H_SPR_FSR59 = 1083, H_SPR_FSR60 = 1084$/;"	e	enum:spr_names
H_SPR_FSR61	opcodes/frv-desc.h	/^ , H_SPR_FSR61 = 1085, H_SPR_FSR62 = 1086, H_SPR_FSR63 = 1087, H_SPR_FQOP0 = 1088$/;"	e	enum:spr_names
H_SPR_FSR62	opcodes/frv-desc.h	/^ , H_SPR_FSR61 = 1085, H_SPR_FSR62 = 1086, H_SPR_FSR63 = 1087, H_SPR_FQOP0 = 1088$/;"	e	enum:spr_names
H_SPR_FSR63	opcodes/frv-desc.h	/^ , H_SPR_FSR61 = 1085, H_SPR_FSR62 = 1086, H_SPR_FSR63 = 1087, H_SPR_FQOP0 = 1088$/;"	e	enum:spr_names
H_SPR_FSR7	opcodes/frv-desc.h	/^ , H_SPR_FSR5 = 1029, H_SPR_FSR6 = 1030, H_SPR_FSR7 = 1031, H_SPR_FSR8 = 1032$/;"	e	enum:spr_names
H_SPR_FSR8	opcodes/frv-desc.h	/^ , H_SPR_FSR5 = 1029, H_SPR_FSR6 = 1030, H_SPR_FSR7 = 1031, H_SPR_FSR8 = 1032$/;"	e	enum:spr_names
H_SPR_FSR9	opcodes/frv-desc.h	/^ , H_SPR_FSR9 = 1033, H_SPR_FSR10 = 1034, H_SPR_FSR11 = 1035, H_SPR_FSR12 = 1036$/;"	e	enum:spr_names
H_SPR_GNER0	opcodes/frv-desc.h	/^ , H_SPR_NECR = 416, H_SPR_GNER0 = 432, H_SPR_GNER1 = 433, H_SPR_FNER0 = 434$/;"	e	enum:spr_names
H_SPR_GNER1	opcodes/frv-desc.h	/^ , H_SPR_NECR = 416, H_SPR_GNER0 = 432, H_SPR_GNER1 = 433, H_SPR_FNER0 = 434$/;"	e	enum:spr_names
H_SPR_HSR0	opcodes/frv-desc.h	/^ , H_SPR_BPSR = 4, H_SPR_HSR0 = 16, H_SPR_HSR1 = 17, H_SPR_HSR2 = 18$/;"	e	enum:spr_names
H_SPR_HSR1	opcodes/frv-desc.h	/^ , H_SPR_BPSR = 4, H_SPR_HSR0 = 16, H_SPR_HSR1 = 17, H_SPR_HSR2 = 18$/;"	e	enum:spr_names
H_SPR_HSR10	opcodes/frv-desc.h	/^ , H_SPR_HSR7 = 23, H_SPR_HSR8 = 24, H_SPR_HSR9 = 25, H_SPR_HSR10 = 26$/;"	e	enum:spr_names
H_SPR_HSR11	opcodes/frv-desc.h	/^ , H_SPR_HSR11 = 27, H_SPR_HSR12 = 28, H_SPR_HSR13 = 29, H_SPR_HSR14 = 30$/;"	e	enum:spr_names
H_SPR_HSR12	opcodes/frv-desc.h	/^ , H_SPR_HSR11 = 27, H_SPR_HSR12 = 28, H_SPR_HSR13 = 29, H_SPR_HSR14 = 30$/;"	e	enum:spr_names
H_SPR_HSR13	opcodes/frv-desc.h	/^ , H_SPR_HSR11 = 27, H_SPR_HSR12 = 28, H_SPR_HSR13 = 29, H_SPR_HSR14 = 30$/;"	e	enum:spr_names
H_SPR_HSR14	opcodes/frv-desc.h	/^ , H_SPR_HSR11 = 27, H_SPR_HSR12 = 28, H_SPR_HSR13 = 29, H_SPR_HSR14 = 30$/;"	e	enum:spr_names
H_SPR_HSR15	opcodes/frv-desc.h	/^ , H_SPR_HSR15 = 31, H_SPR_HSR16 = 32, H_SPR_HSR17 = 33, H_SPR_HSR18 = 34$/;"	e	enum:spr_names
H_SPR_HSR16	opcodes/frv-desc.h	/^ , H_SPR_HSR15 = 31, H_SPR_HSR16 = 32, H_SPR_HSR17 = 33, H_SPR_HSR18 = 34$/;"	e	enum:spr_names
H_SPR_HSR17	opcodes/frv-desc.h	/^ , H_SPR_HSR15 = 31, H_SPR_HSR16 = 32, H_SPR_HSR17 = 33, H_SPR_HSR18 = 34$/;"	e	enum:spr_names
H_SPR_HSR18	opcodes/frv-desc.h	/^ , H_SPR_HSR15 = 31, H_SPR_HSR16 = 32, H_SPR_HSR17 = 33, H_SPR_HSR18 = 34$/;"	e	enum:spr_names
H_SPR_HSR19	opcodes/frv-desc.h	/^ , H_SPR_HSR19 = 35, H_SPR_HSR20 = 36, H_SPR_HSR21 = 37, H_SPR_HSR22 = 38$/;"	e	enum:spr_names
H_SPR_HSR2	opcodes/frv-desc.h	/^ , H_SPR_BPSR = 4, H_SPR_HSR0 = 16, H_SPR_HSR1 = 17, H_SPR_HSR2 = 18$/;"	e	enum:spr_names
H_SPR_HSR20	opcodes/frv-desc.h	/^ , H_SPR_HSR19 = 35, H_SPR_HSR20 = 36, H_SPR_HSR21 = 37, H_SPR_HSR22 = 38$/;"	e	enum:spr_names
H_SPR_HSR21	opcodes/frv-desc.h	/^ , H_SPR_HSR19 = 35, H_SPR_HSR20 = 36, H_SPR_HSR21 = 37, H_SPR_HSR22 = 38$/;"	e	enum:spr_names
H_SPR_HSR22	opcodes/frv-desc.h	/^ , H_SPR_HSR19 = 35, H_SPR_HSR20 = 36, H_SPR_HSR21 = 37, H_SPR_HSR22 = 38$/;"	e	enum:spr_names
H_SPR_HSR23	opcodes/frv-desc.h	/^ , H_SPR_HSR23 = 39, H_SPR_HSR24 = 40, H_SPR_HSR25 = 41, H_SPR_HSR26 = 42$/;"	e	enum:spr_names
H_SPR_HSR24	opcodes/frv-desc.h	/^ , H_SPR_HSR23 = 39, H_SPR_HSR24 = 40, H_SPR_HSR25 = 41, H_SPR_HSR26 = 42$/;"	e	enum:spr_names
H_SPR_HSR25	opcodes/frv-desc.h	/^ , H_SPR_HSR23 = 39, H_SPR_HSR24 = 40, H_SPR_HSR25 = 41, H_SPR_HSR26 = 42$/;"	e	enum:spr_names
H_SPR_HSR26	opcodes/frv-desc.h	/^ , H_SPR_HSR23 = 39, H_SPR_HSR24 = 40, H_SPR_HSR25 = 41, H_SPR_HSR26 = 42$/;"	e	enum:spr_names
H_SPR_HSR27	opcodes/frv-desc.h	/^ , H_SPR_HSR27 = 43, H_SPR_HSR28 = 44, H_SPR_HSR29 = 45, H_SPR_HSR30 = 46$/;"	e	enum:spr_names
H_SPR_HSR28	opcodes/frv-desc.h	/^ , H_SPR_HSR27 = 43, H_SPR_HSR28 = 44, H_SPR_HSR29 = 45, H_SPR_HSR30 = 46$/;"	e	enum:spr_names
H_SPR_HSR29	opcodes/frv-desc.h	/^ , H_SPR_HSR27 = 43, H_SPR_HSR28 = 44, H_SPR_HSR29 = 45, H_SPR_HSR30 = 46$/;"	e	enum:spr_names
H_SPR_HSR3	opcodes/frv-desc.h	/^ , H_SPR_HSR3 = 19, H_SPR_HSR4 = 20, H_SPR_HSR5 = 21, H_SPR_HSR6 = 22$/;"	e	enum:spr_names
H_SPR_HSR30	opcodes/frv-desc.h	/^ , H_SPR_HSR27 = 43, H_SPR_HSR28 = 44, H_SPR_HSR29 = 45, H_SPR_HSR30 = 46$/;"	e	enum:spr_names
H_SPR_HSR31	opcodes/frv-desc.h	/^ , H_SPR_HSR31 = 47, H_SPR_HSR32 = 48, H_SPR_HSR33 = 49, H_SPR_HSR34 = 50$/;"	e	enum:spr_names
H_SPR_HSR32	opcodes/frv-desc.h	/^ , H_SPR_HSR31 = 47, H_SPR_HSR32 = 48, H_SPR_HSR33 = 49, H_SPR_HSR34 = 50$/;"	e	enum:spr_names
H_SPR_HSR33	opcodes/frv-desc.h	/^ , H_SPR_HSR31 = 47, H_SPR_HSR32 = 48, H_SPR_HSR33 = 49, H_SPR_HSR34 = 50$/;"	e	enum:spr_names
H_SPR_HSR34	opcodes/frv-desc.h	/^ , H_SPR_HSR31 = 47, H_SPR_HSR32 = 48, H_SPR_HSR33 = 49, H_SPR_HSR34 = 50$/;"	e	enum:spr_names
H_SPR_HSR35	opcodes/frv-desc.h	/^ , H_SPR_HSR35 = 51, H_SPR_HSR36 = 52, H_SPR_HSR37 = 53, H_SPR_HSR38 = 54$/;"	e	enum:spr_names
H_SPR_HSR36	opcodes/frv-desc.h	/^ , H_SPR_HSR35 = 51, H_SPR_HSR36 = 52, H_SPR_HSR37 = 53, H_SPR_HSR38 = 54$/;"	e	enum:spr_names
H_SPR_HSR37	opcodes/frv-desc.h	/^ , H_SPR_HSR35 = 51, H_SPR_HSR36 = 52, H_SPR_HSR37 = 53, H_SPR_HSR38 = 54$/;"	e	enum:spr_names
H_SPR_HSR38	opcodes/frv-desc.h	/^ , H_SPR_HSR35 = 51, H_SPR_HSR36 = 52, H_SPR_HSR37 = 53, H_SPR_HSR38 = 54$/;"	e	enum:spr_names
H_SPR_HSR39	opcodes/frv-desc.h	/^ , H_SPR_HSR39 = 55, H_SPR_HSR40 = 56, H_SPR_HSR41 = 57, H_SPR_HSR42 = 58$/;"	e	enum:spr_names
H_SPR_HSR4	opcodes/frv-desc.h	/^ , H_SPR_HSR3 = 19, H_SPR_HSR4 = 20, H_SPR_HSR5 = 21, H_SPR_HSR6 = 22$/;"	e	enum:spr_names
H_SPR_HSR40	opcodes/frv-desc.h	/^ , H_SPR_HSR39 = 55, H_SPR_HSR40 = 56, H_SPR_HSR41 = 57, H_SPR_HSR42 = 58$/;"	e	enum:spr_names
H_SPR_HSR41	opcodes/frv-desc.h	/^ , H_SPR_HSR39 = 55, H_SPR_HSR40 = 56, H_SPR_HSR41 = 57, H_SPR_HSR42 = 58$/;"	e	enum:spr_names
H_SPR_HSR42	opcodes/frv-desc.h	/^ , H_SPR_HSR39 = 55, H_SPR_HSR40 = 56, H_SPR_HSR41 = 57, H_SPR_HSR42 = 58$/;"	e	enum:spr_names
H_SPR_HSR43	opcodes/frv-desc.h	/^ , H_SPR_HSR43 = 59, H_SPR_HSR44 = 60, H_SPR_HSR45 = 61, H_SPR_HSR46 = 62$/;"	e	enum:spr_names
H_SPR_HSR44	opcodes/frv-desc.h	/^ , H_SPR_HSR43 = 59, H_SPR_HSR44 = 60, H_SPR_HSR45 = 61, H_SPR_HSR46 = 62$/;"	e	enum:spr_names
H_SPR_HSR45	opcodes/frv-desc.h	/^ , H_SPR_HSR43 = 59, H_SPR_HSR44 = 60, H_SPR_HSR45 = 61, H_SPR_HSR46 = 62$/;"	e	enum:spr_names
H_SPR_HSR46	opcodes/frv-desc.h	/^ , H_SPR_HSR43 = 59, H_SPR_HSR44 = 60, H_SPR_HSR45 = 61, H_SPR_HSR46 = 62$/;"	e	enum:spr_names
H_SPR_HSR47	opcodes/frv-desc.h	/^ , H_SPR_HSR47 = 63, H_SPR_HSR48 = 64, H_SPR_HSR49 = 65, H_SPR_HSR50 = 66$/;"	e	enum:spr_names
H_SPR_HSR48	opcodes/frv-desc.h	/^ , H_SPR_HSR47 = 63, H_SPR_HSR48 = 64, H_SPR_HSR49 = 65, H_SPR_HSR50 = 66$/;"	e	enum:spr_names
H_SPR_HSR49	opcodes/frv-desc.h	/^ , H_SPR_HSR47 = 63, H_SPR_HSR48 = 64, H_SPR_HSR49 = 65, H_SPR_HSR50 = 66$/;"	e	enum:spr_names
H_SPR_HSR5	opcodes/frv-desc.h	/^ , H_SPR_HSR3 = 19, H_SPR_HSR4 = 20, H_SPR_HSR5 = 21, H_SPR_HSR6 = 22$/;"	e	enum:spr_names
H_SPR_HSR50	opcodes/frv-desc.h	/^ , H_SPR_HSR47 = 63, H_SPR_HSR48 = 64, H_SPR_HSR49 = 65, H_SPR_HSR50 = 66$/;"	e	enum:spr_names
H_SPR_HSR51	opcodes/frv-desc.h	/^ , H_SPR_HSR51 = 67, H_SPR_HSR52 = 68, H_SPR_HSR53 = 69, H_SPR_HSR54 = 70$/;"	e	enum:spr_names
H_SPR_HSR52	opcodes/frv-desc.h	/^ , H_SPR_HSR51 = 67, H_SPR_HSR52 = 68, H_SPR_HSR53 = 69, H_SPR_HSR54 = 70$/;"	e	enum:spr_names
H_SPR_HSR53	opcodes/frv-desc.h	/^ , H_SPR_HSR51 = 67, H_SPR_HSR52 = 68, H_SPR_HSR53 = 69, H_SPR_HSR54 = 70$/;"	e	enum:spr_names
H_SPR_HSR54	opcodes/frv-desc.h	/^ , H_SPR_HSR51 = 67, H_SPR_HSR52 = 68, H_SPR_HSR53 = 69, H_SPR_HSR54 = 70$/;"	e	enum:spr_names
H_SPR_HSR55	opcodes/frv-desc.h	/^ , H_SPR_HSR55 = 71, H_SPR_HSR56 = 72, H_SPR_HSR57 = 73, H_SPR_HSR58 = 74$/;"	e	enum:spr_names
H_SPR_HSR56	opcodes/frv-desc.h	/^ , H_SPR_HSR55 = 71, H_SPR_HSR56 = 72, H_SPR_HSR57 = 73, H_SPR_HSR58 = 74$/;"	e	enum:spr_names
H_SPR_HSR57	opcodes/frv-desc.h	/^ , H_SPR_HSR55 = 71, H_SPR_HSR56 = 72, H_SPR_HSR57 = 73, H_SPR_HSR58 = 74$/;"	e	enum:spr_names
H_SPR_HSR58	opcodes/frv-desc.h	/^ , H_SPR_HSR55 = 71, H_SPR_HSR56 = 72, H_SPR_HSR57 = 73, H_SPR_HSR58 = 74$/;"	e	enum:spr_names
H_SPR_HSR59	opcodes/frv-desc.h	/^ , H_SPR_HSR59 = 75, H_SPR_HSR60 = 76, H_SPR_HSR61 = 77, H_SPR_HSR62 = 78$/;"	e	enum:spr_names
H_SPR_HSR6	opcodes/frv-desc.h	/^ , H_SPR_HSR3 = 19, H_SPR_HSR4 = 20, H_SPR_HSR5 = 21, H_SPR_HSR6 = 22$/;"	e	enum:spr_names
H_SPR_HSR60	opcodes/frv-desc.h	/^ , H_SPR_HSR59 = 75, H_SPR_HSR60 = 76, H_SPR_HSR61 = 77, H_SPR_HSR62 = 78$/;"	e	enum:spr_names
H_SPR_HSR61	opcodes/frv-desc.h	/^ , H_SPR_HSR59 = 75, H_SPR_HSR60 = 76, H_SPR_HSR61 = 77, H_SPR_HSR62 = 78$/;"	e	enum:spr_names
H_SPR_HSR62	opcodes/frv-desc.h	/^ , H_SPR_HSR59 = 75, H_SPR_HSR60 = 76, H_SPR_HSR61 = 77, H_SPR_HSR62 = 78$/;"	e	enum:spr_names
H_SPR_HSR63	opcodes/frv-desc.h	/^ , H_SPR_HSR63 = 79, H_SPR_CCR = 256, H_SPR_CCCR = 263, H_SPR_LR = 272$/;"	e	enum:spr_names
H_SPR_HSR7	opcodes/frv-desc.h	/^ , H_SPR_HSR7 = 23, H_SPR_HSR8 = 24, H_SPR_HSR9 = 25, H_SPR_HSR10 = 26$/;"	e	enum:spr_names
H_SPR_HSR8	opcodes/frv-desc.h	/^ , H_SPR_HSR7 = 23, H_SPR_HSR8 = 24, H_SPR_HSR9 = 25, H_SPR_HSR10 = 26$/;"	e	enum:spr_names
H_SPR_HSR9	opcodes/frv-desc.h	/^ , H_SPR_HSR7 = 23, H_SPR_HSR8 = 24, H_SPR_HSR9 = 25, H_SPR_HSR10 = 26$/;"	e	enum:spr_names
H_SPR_IACC0H	opcodes/frv-desc.h	/^ , H_SPR_LCR = 273, H_SPR_IACC0H = 280, H_SPR_IACC0L = 281, H_SPR_ISR = 288$/;"	e	enum:spr_names
H_SPR_IACC0L	opcodes/frv-desc.h	/^ , H_SPR_LCR = 273, H_SPR_IACC0H = 280, H_SPR_IACC0L = 281, H_SPR_ISR = 288$/;"	e	enum:spr_names
H_SPR_IAMLR0	opcodes/frv-desc.h	/^ , H_SPR_EDR63 = 1663, H_SPR_IAMLR0 = 1664, H_SPR_IAMLR1 = 1665, H_SPR_IAMLR2 = 1666$/;"	e	enum:spr_names
H_SPR_IAMLR1	opcodes/frv-desc.h	/^ , H_SPR_EDR63 = 1663, H_SPR_IAMLR0 = 1664, H_SPR_IAMLR1 = 1665, H_SPR_IAMLR2 = 1666$/;"	e	enum:spr_names
H_SPR_IAMLR10	opcodes/frv-desc.h	/^ , H_SPR_IAMLR7 = 1671, H_SPR_IAMLR8 = 1672, H_SPR_IAMLR9 = 1673, H_SPR_IAMLR10 = 1674$/;"	e	enum:spr_names
H_SPR_IAMLR11	opcodes/frv-desc.h	/^ , H_SPR_IAMLR11 = 1675, H_SPR_IAMLR12 = 1676, H_SPR_IAMLR13 = 1677, H_SPR_IAMLR14 = 1678$/;"	e	enum:spr_names
H_SPR_IAMLR12	opcodes/frv-desc.h	/^ , H_SPR_IAMLR11 = 1675, H_SPR_IAMLR12 = 1676, H_SPR_IAMLR13 = 1677, H_SPR_IAMLR14 = 1678$/;"	e	enum:spr_names
H_SPR_IAMLR13	opcodes/frv-desc.h	/^ , H_SPR_IAMLR11 = 1675, H_SPR_IAMLR12 = 1676, H_SPR_IAMLR13 = 1677, H_SPR_IAMLR14 = 1678$/;"	e	enum:spr_names
H_SPR_IAMLR14	opcodes/frv-desc.h	/^ , H_SPR_IAMLR11 = 1675, H_SPR_IAMLR12 = 1676, H_SPR_IAMLR13 = 1677, H_SPR_IAMLR14 = 1678$/;"	e	enum:spr_names
H_SPR_IAMLR15	opcodes/frv-desc.h	/^ , H_SPR_IAMLR15 = 1679, H_SPR_IAMLR16 = 1680, H_SPR_IAMLR17 = 1681, H_SPR_IAMLR18 = 1682$/;"	e	enum:spr_names
H_SPR_IAMLR16	opcodes/frv-desc.h	/^ , H_SPR_IAMLR15 = 1679, H_SPR_IAMLR16 = 1680, H_SPR_IAMLR17 = 1681, H_SPR_IAMLR18 = 1682$/;"	e	enum:spr_names
H_SPR_IAMLR17	opcodes/frv-desc.h	/^ , H_SPR_IAMLR15 = 1679, H_SPR_IAMLR16 = 1680, H_SPR_IAMLR17 = 1681, H_SPR_IAMLR18 = 1682$/;"	e	enum:spr_names
H_SPR_IAMLR18	opcodes/frv-desc.h	/^ , H_SPR_IAMLR15 = 1679, H_SPR_IAMLR16 = 1680, H_SPR_IAMLR17 = 1681, H_SPR_IAMLR18 = 1682$/;"	e	enum:spr_names
H_SPR_IAMLR19	opcodes/frv-desc.h	/^ , H_SPR_IAMLR19 = 1683, H_SPR_IAMLR20 = 1684, H_SPR_IAMLR21 = 1685, H_SPR_IAMLR22 = 1686$/;"	e	enum:spr_names
H_SPR_IAMLR2	opcodes/frv-desc.h	/^ , H_SPR_EDR63 = 1663, H_SPR_IAMLR0 = 1664, H_SPR_IAMLR1 = 1665, H_SPR_IAMLR2 = 1666$/;"	e	enum:spr_names
H_SPR_IAMLR20	opcodes/frv-desc.h	/^ , H_SPR_IAMLR19 = 1683, H_SPR_IAMLR20 = 1684, H_SPR_IAMLR21 = 1685, H_SPR_IAMLR22 = 1686$/;"	e	enum:spr_names
H_SPR_IAMLR21	opcodes/frv-desc.h	/^ , H_SPR_IAMLR19 = 1683, H_SPR_IAMLR20 = 1684, H_SPR_IAMLR21 = 1685, H_SPR_IAMLR22 = 1686$/;"	e	enum:spr_names
H_SPR_IAMLR22	opcodes/frv-desc.h	/^ , H_SPR_IAMLR19 = 1683, H_SPR_IAMLR20 = 1684, H_SPR_IAMLR21 = 1685, H_SPR_IAMLR22 = 1686$/;"	e	enum:spr_names
H_SPR_IAMLR23	opcodes/frv-desc.h	/^ , H_SPR_IAMLR23 = 1687, H_SPR_IAMLR24 = 1688, H_SPR_IAMLR25 = 1689, H_SPR_IAMLR26 = 1690$/;"	e	enum:spr_names
H_SPR_IAMLR24	opcodes/frv-desc.h	/^ , H_SPR_IAMLR23 = 1687, H_SPR_IAMLR24 = 1688, H_SPR_IAMLR25 = 1689, H_SPR_IAMLR26 = 1690$/;"	e	enum:spr_names
H_SPR_IAMLR25	opcodes/frv-desc.h	/^ , H_SPR_IAMLR23 = 1687, H_SPR_IAMLR24 = 1688, H_SPR_IAMLR25 = 1689, H_SPR_IAMLR26 = 1690$/;"	e	enum:spr_names
H_SPR_IAMLR26	opcodes/frv-desc.h	/^ , H_SPR_IAMLR23 = 1687, H_SPR_IAMLR24 = 1688, H_SPR_IAMLR25 = 1689, H_SPR_IAMLR26 = 1690$/;"	e	enum:spr_names
H_SPR_IAMLR27	opcodes/frv-desc.h	/^ , H_SPR_IAMLR27 = 1691, H_SPR_IAMLR28 = 1692, H_SPR_IAMLR29 = 1693, H_SPR_IAMLR30 = 1694$/;"	e	enum:spr_names
H_SPR_IAMLR28	opcodes/frv-desc.h	/^ , H_SPR_IAMLR27 = 1691, H_SPR_IAMLR28 = 1692, H_SPR_IAMLR29 = 1693, H_SPR_IAMLR30 = 1694$/;"	e	enum:spr_names
H_SPR_IAMLR29	opcodes/frv-desc.h	/^ , H_SPR_IAMLR27 = 1691, H_SPR_IAMLR28 = 1692, H_SPR_IAMLR29 = 1693, H_SPR_IAMLR30 = 1694$/;"	e	enum:spr_names
H_SPR_IAMLR3	opcodes/frv-desc.h	/^ , H_SPR_IAMLR3 = 1667, H_SPR_IAMLR4 = 1668, H_SPR_IAMLR5 = 1669, H_SPR_IAMLR6 = 1670$/;"	e	enum:spr_names
H_SPR_IAMLR30	opcodes/frv-desc.h	/^ , H_SPR_IAMLR27 = 1691, H_SPR_IAMLR28 = 1692, H_SPR_IAMLR29 = 1693, H_SPR_IAMLR30 = 1694$/;"	e	enum:spr_names
H_SPR_IAMLR31	opcodes/frv-desc.h	/^ , H_SPR_IAMLR31 = 1695, H_SPR_IAMLR32 = 1696, H_SPR_IAMLR33 = 1697, H_SPR_IAMLR34 = 1698$/;"	e	enum:spr_names
H_SPR_IAMLR32	opcodes/frv-desc.h	/^ , H_SPR_IAMLR31 = 1695, H_SPR_IAMLR32 = 1696, H_SPR_IAMLR33 = 1697, H_SPR_IAMLR34 = 1698$/;"	e	enum:spr_names
H_SPR_IAMLR33	opcodes/frv-desc.h	/^ , H_SPR_IAMLR31 = 1695, H_SPR_IAMLR32 = 1696, H_SPR_IAMLR33 = 1697, H_SPR_IAMLR34 = 1698$/;"	e	enum:spr_names
H_SPR_IAMLR34	opcodes/frv-desc.h	/^ , H_SPR_IAMLR31 = 1695, H_SPR_IAMLR32 = 1696, H_SPR_IAMLR33 = 1697, H_SPR_IAMLR34 = 1698$/;"	e	enum:spr_names
H_SPR_IAMLR35	opcodes/frv-desc.h	/^ , H_SPR_IAMLR35 = 1699, H_SPR_IAMLR36 = 1700, H_SPR_IAMLR37 = 1701, H_SPR_IAMLR38 = 1702$/;"	e	enum:spr_names
H_SPR_IAMLR36	opcodes/frv-desc.h	/^ , H_SPR_IAMLR35 = 1699, H_SPR_IAMLR36 = 1700, H_SPR_IAMLR37 = 1701, H_SPR_IAMLR38 = 1702$/;"	e	enum:spr_names
H_SPR_IAMLR37	opcodes/frv-desc.h	/^ , H_SPR_IAMLR35 = 1699, H_SPR_IAMLR36 = 1700, H_SPR_IAMLR37 = 1701, H_SPR_IAMLR38 = 1702$/;"	e	enum:spr_names
H_SPR_IAMLR38	opcodes/frv-desc.h	/^ , H_SPR_IAMLR35 = 1699, H_SPR_IAMLR36 = 1700, H_SPR_IAMLR37 = 1701, H_SPR_IAMLR38 = 1702$/;"	e	enum:spr_names
H_SPR_IAMLR39	opcodes/frv-desc.h	/^ , H_SPR_IAMLR39 = 1703, H_SPR_IAMLR40 = 1704, H_SPR_IAMLR41 = 1705, H_SPR_IAMLR42 = 1706$/;"	e	enum:spr_names
H_SPR_IAMLR4	opcodes/frv-desc.h	/^ , H_SPR_IAMLR3 = 1667, H_SPR_IAMLR4 = 1668, H_SPR_IAMLR5 = 1669, H_SPR_IAMLR6 = 1670$/;"	e	enum:spr_names
H_SPR_IAMLR40	opcodes/frv-desc.h	/^ , H_SPR_IAMLR39 = 1703, H_SPR_IAMLR40 = 1704, H_SPR_IAMLR41 = 1705, H_SPR_IAMLR42 = 1706$/;"	e	enum:spr_names
H_SPR_IAMLR41	opcodes/frv-desc.h	/^ , H_SPR_IAMLR39 = 1703, H_SPR_IAMLR40 = 1704, H_SPR_IAMLR41 = 1705, H_SPR_IAMLR42 = 1706$/;"	e	enum:spr_names
H_SPR_IAMLR42	opcodes/frv-desc.h	/^ , H_SPR_IAMLR39 = 1703, H_SPR_IAMLR40 = 1704, H_SPR_IAMLR41 = 1705, H_SPR_IAMLR42 = 1706$/;"	e	enum:spr_names
H_SPR_IAMLR43	opcodes/frv-desc.h	/^ , H_SPR_IAMLR43 = 1707, H_SPR_IAMLR44 = 1708, H_SPR_IAMLR45 = 1709, H_SPR_IAMLR46 = 1710$/;"	e	enum:spr_names
H_SPR_IAMLR44	opcodes/frv-desc.h	/^ , H_SPR_IAMLR43 = 1707, H_SPR_IAMLR44 = 1708, H_SPR_IAMLR45 = 1709, H_SPR_IAMLR46 = 1710$/;"	e	enum:spr_names
H_SPR_IAMLR45	opcodes/frv-desc.h	/^ , H_SPR_IAMLR43 = 1707, H_SPR_IAMLR44 = 1708, H_SPR_IAMLR45 = 1709, H_SPR_IAMLR46 = 1710$/;"	e	enum:spr_names
H_SPR_IAMLR46	opcodes/frv-desc.h	/^ , H_SPR_IAMLR43 = 1707, H_SPR_IAMLR44 = 1708, H_SPR_IAMLR45 = 1709, H_SPR_IAMLR46 = 1710$/;"	e	enum:spr_names
H_SPR_IAMLR47	opcodes/frv-desc.h	/^ , H_SPR_IAMLR47 = 1711, H_SPR_IAMLR48 = 1712, H_SPR_IAMLR49 = 1713, H_SPR_IAMLR50 = 1714$/;"	e	enum:spr_names
H_SPR_IAMLR48	opcodes/frv-desc.h	/^ , H_SPR_IAMLR47 = 1711, H_SPR_IAMLR48 = 1712, H_SPR_IAMLR49 = 1713, H_SPR_IAMLR50 = 1714$/;"	e	enum:spr_names
H_SPR_IAMLR49	opcodes/frv-desc.h	/^ , H_SPR_IAMLR47 = 1711, H_SPR_IAMLR48 = 1712, H_SPR_IAMLR49 = 1713, H_SPR_IAMLR50 = 1714$/;"	e	enum:spr_names
H_SPR_IAMLR5	opcodes/frv-desc.h	/^ , H_SPR_IAMLR3 = 1667, H_SPR_IAMLR4 = 1668, H_SPR_IAMLR5 = 1669, H_SPR_IAMLR6 = 1670$/;"	e	enum:spr_names
H_SPR_IAMLR50	opcodes/frv-desc.h	/^ , H_SPR_IAMLR47 = 1711, H_SPR_IAMLR48 = 1712, H_SPR_IAMLR49 = 1713, H_SPR_IAMLR50 = 1714$/;"	e	enum:spr_names
H_SPR_IAMLR51	opcodes/frv-desc.h	/^ , H_SPR_IAMLR51 = 1715, H_SPR_IAMLR52 = 1716, H_SPR_IAMLR53 = 1717, H_SPR_IAMLR54 = 1718$/;"	e	enum:spr_names
H_SPR_IAMLR52	opcodes/frv-desc.h	/^ , H_SPR_IAMLR51 = 1715, H_SPR_IAMLR52 = 1716, H_SPR_IAMLR53 = 1717, H_SPR_IAMLR54 = 1718$/;"	e	enum:spr_names
H_SPR_IAMLR53	opcodes/frv-desc.h	/^ , H_SPR_IAMLR51 = 1715, H_SPR_IAMLR52 = 1716, H_SPR_IAMLR53 = 1717, H_SPR_IAMLR54 = 1718$/;"	e	enum:spr_names
H_SPR_IAMLR54	opcodes/frv-desc.h	/^ , H_SPR_IAMLR51 = 1715, H_SPR_IAMLR52 = 1716, H_SPR_IAMLR53 = 1717, H_SPR_IAMLR54 = 1718$/;"	e	enum:spr_names
H_SPR_IAMLR55	opcodes/frv-desc.h	/^ , H_SPR_IAMLR55 = 1719, H_SPR_IAMLR56 = 1720, H_SPR_IAMLR57 = 1721, H_SPR_IAMLR58 = 1722$/;"	e	enum:spr_names
H_SPR_IAMLR56	opcodes/frv-desc.h	/^ , H_SPR_IAMLR55 = 1719, H_SPR_IAMLR56 = 1720, H_SPR_IAMLR57 = 1721, H_SPR_IAMLR58 = 1722$/;"	e	enum:spr_names
H_SPR_IAMLR57	opcodes/frv-desc.h	/^ , H_SPR_IAMLR55 = 1719, H_SPR_IAMLR56 = 1720, H_SPR_IAMLR57 = 1721, H_SPR_IAMLR58 = 1722$/;"	e	enum:spr_names
H_SPR_IAMLR58	opcodes/frv-desc.h	/^ , H_SPR_IAMLR55 = 1719, H_SPR_IAMLR56 = 1720, H_SPR_IAMLR57 = 1721, H_SPR_IAMLR58 = 1722$/;"	e	enum:spr_names
H_SPR_IAMLR59	opcodes/frv-desc.h	/^ , H_SPR_IAMLR59 = 1723, H_SPR_IAMLR60 = 1724, H_SPR_IAMLR61 = 1725, H_SPR_IAMLR62 = 1726$/;"	e	enum:spr_names
H_SPR_IAMLR6	opcodes/frv-desc.h	/^ , H_SPR_IAMLR3 = 1667, H_SPR_IAMLR4 = 1668, H_SPR_IAMLR5 = 1669, H_SPR_IAMLR6 = 1670$/;"	e	enum:spr_names
H_SPR_IAMLR60	opcodes/frv-desc.h	/^ , H_SPR_IAMLR59 = 1723, H_SPR_IAMLR60 = 1724, H_SPR_IAMLR61 = 1725, H_SPR_IAMLR62 = 1726$/;"	e	enum:spr_names
H_SPR_IAMLR61	opcodes/frv-desc.h	/^ , H_SPR_IAMLR59 = 1723, H_SPR_IAMLR60 = 1724, H_SPR_IAMLR61 = 1725, H_SPR_IAMLR62 = 1726$/;"	e	enum:spr_names
H_SPR_IAMLR62	opcodes/frv-desc.h	/^ , H_SPR_IAMLR59 = 1723, H_SPR_IAMLR60 = 1724, H_SPR_IAMLR61 = 1725, H_SPR_IAMLR62 = 1726$/;"	e	enum:spr_names
H_SPR_IAMLR63	opcodes/frv-desc.h	/^ , H_SPR_IAMLR63 = 1727, H_SPR_IAMPR0 = 1728, H_SPR_IAMPR1 = 1729, H_SPR_IAMPR2 = 1730$/;"	e	enum:spr_names
H_SPR_IAMLR7	opcodes/frv-desc.h	/^ , H_SPR_IAMLR7 = 1671, H_SPR_IAMLR8 = 1672, H_SPR_IAMLR9 = 1673, H_SPR_IAMLR10 = 1674$/;"	e	enum:spr_names
H_SPR_IAMLR8	opcodes/frv-desc.h	/^ , H_SPR_IAMLR7 = 1671, H_SPR_IAMLR8 = 1672, H_SPR_IAMLR9 = 1673, H_SPR_IAMLR10 = 1674$/;"	e	enum:spr_names
H_SPR_IAMLR9	opcodes/frv-desc.h	/^ , H_SPR_IAMLR7 = 1671, H_SPR_IAMLR8 = 1672, H_SPR_IAMLR9 = 1673, H_SPR_IAMLR10 = 1674$/;"	e	enum:spr_names
H_SPR_IAMPR0	opcodes/frv-desc.h	/^ , H_SPR_IAMLR63 = 1727, H_SPR_IAMPR0 = 1728, H_SPR_IAMPR1 = 1729, H_SPR_IAMPR2 = 1730$/;"	e	enum:spr_names
H_SPR_IAMPR1	opcodes/frv-desc.h	/^ , H_SPR_IAMLR63 = 1727, H_SPR_IAMPR0 = 1728, H_SPR_IAMPR1 = 1729, H_SPR_IAMPR2 = 1730$/;"	e	enum:spr_names
H_SPR_IAMPR10	opcodes/frv-desc.h	/^ , H_SPR_IAMPR7 = 1735, H_SPR_IAMPR8 = 1736, H_SPR_IAMPR9 = 1737, H_SPR_IAMPR10 = 1738$/;"	e	enum:spr_names
H_SPR_IAMPR11	opcodes/frv-desc.h	/^ , H_SPR_IAMPR11 = 1739, H_SPR_IAMPR12 = 1740, H_SPR_IAMPR13 = 1741, H_SPR_IAMPR14 = 1742$/;"	e	enum:spr_names
H_SPR_IAMPR12	opcodes/frv-desc.h	/^ , H_SPR_IAMPR11 = 1739, H_SPR_IAMPR12 = 1740, H_SPR_IAMPR13 = 1741, H_SPR_IAMPR14 = 1742$/;"	e	enum:spr_names
H_SPR_IAMPR13	opcodes/frv-desc.h	/^ , H_SPR_IAMPR11 = 1739, H_SPR_IAMPR12 = 1740, H_SPR_IAMPR13 = 1741, H_SPR_IAMPR14 = 1742$/;"	e	enum:spr_names
H_SPR_IAMPR14	opcodes/frv-desc.h	/^ , H_SPR_IAMPR11 = 1739, H_SPR_IAMPR12 = 1740, H_SPR_IAMPR13 = 1741, H_SPR_IAMPR14 = 1742$/;"	e	enum:spr_names
H_SPR_IAMPR15	opcodes/frv-desc.h	/^ , H_SPR_IAMPR15 = 1743, H_SPR_IAMPR16 = 1744, H_SPR_IAMPR17 = 1745, H_SPR_IAMPR18 = 1746$/;"	e	enum:spr_names
H_SPR_IAMPR16	opcodes/frv-desc.h	/^ , H_SPR_IAMPR15 = 1743, H_SPR_IAMPR16 = 1744, H_SPR_IAMPR17 = 1745, H_SPR_IAMPR18 = 1746$/;"	e	enum:spr_names
H_SPR_IAMPR17	opcodes/frv-desc.h	/^ , H_SPR_IAMPR15 = 1743, H_SPR_IAMPR16 = 1744, H_SPR_IAMPR17 = 1745, H_SPR_IAMPR18 = 1746$/;"	e	enum:spr_names
H_SPR_IAMPR18	opcodes/frv-desc.h	/^ , H_SPR_IAMPR15 = 1743, H_SPR_IAMPR16 = 1744, H_SPR_IAMPR17 = 1745, H_SPR_IAMPR18 = 1746$/;"	e	enum:spr_names
H_SPR_IAMPR19	opcodes/frv-desc.h	/^ , H_SPR_IAMPR19 = 1747, H_SPR_IAMPR20 = 1748, H_SPR_IAMPR21 = 1749, H_SPR_IAMPR22 = 1750$/;"	e	enum:spr_names
H_SPR_IAMPR2	opcodes/frv-desc.h	/^ , H_SPR_IAMLR63 = 1727, H_SPR_IAMPR0 = 1728, H_SPR_IAMPR1 = 1729, H_SPR_IAMPR2 = 1730$/;"	e	enum:spr_names
H_SPR_IAMPR20	opcodes/frv-desc.h	/^ , H_SPR_IAMPR19 = 1747, H_SPR_IAMPR20 = 1748, H_SPR_IAMPR21 = 1749, H_SPR_IAMPR22 = 1750$/;"	e	enum:spr_names
H_SPR_IAMPR21	opcodes/frv-desc.h	/^ , H_SPR_IAMPR19 = 1747, H_SPR_IAMPR20 = 1748, H_SPR_IAMPR21 = 1749, H_SPR_IAMPR22 = 1750$/;"	e	enum:spr_names
H_SPR_IAMPR22	opcodes/frv-desc.h	/^ , H_SPR_IAMPR19 = 1747, H_SPR_IAMPR20 = 1748, H_SPR_IAMPR21 = 1749, H_SPR_IAMPR22 = 1750$/;"	e	enum:spr_names
H_SPR_IAMPR23	opcodes/frv-desc.h	/^ , H_SPR_IAMPR23 = 1751, H_SPR_IAMPR24 = 1752, H_SPR_IAMPR25 = 1753, H_SPR_IAMPR26 = 1754$/;"	e	enum:spr_names
H_SPR_IAMPR24	opcodes/frv-desc.h	/^ , H_SPR_IAMPR23 = 1751, H_SPR_IAMPR24 = 1752, H_SPR_IAMPR25 = 1753, H_SPR_IAMPR26 = 1754$/;"	e	enum:spr_names
H_SPR_IAMPR25	opcodes/frv-desc.h	/^ , H_SPR_IAMPR23 = 1751, H_SPR_IAMPR24 = 1752, H_SPR_IAMPR25 = 1753, H_SPR_IAMPR26 = 1754$/;"	e	enum:spr_names
H_SPR_IAMPR26	opcodes/frv-desc.h	/^ , H_SPR_IAMPR23 = 1751, H_SPR_IAMPR24 = 1752, H_SPR_IAMPR25 = 1753, H_SPR_IAMPR26 = 1754$/;"	e	enum:spr_names
H_SPR_IAMPR27	opcodes/frv-desc.h	/^ , H_SPR_IAMPR27 = 1755, H_SPR_IAMPR28 = 1756, H_SPR_IAMPR29 = 1757, H_SPR_IAMPR30 = 1758$/;"	e	enum:spr_names
H_SPR_IAMPR28	opcodes/frv-desc.h	/^ , H_SPR_IAMPR27 = 1755, H_SPR_IAMPR28 = 1756, H_SPR_IAMPR29 = 1757, H_SPR_IAMPR30 = 1758$/;"	e	enum:spr_names
H_SPR_IAMPR29	opcodes/frv-desc.h	/^ , H_SPR_IAMPR27 = 1755, H_SPR_IAMPR28 = 1756, H_SPR_IAMPR29 = 1757, H_SPR_IAMPR30 = 1758$/;"	e	enum:spr_names
H_SPR_IAMPR3	opcodes/frv-desc.h	/^ , H_SPR_IAMPR3 = 1731, H_SPR_IAMPR4 = 1732, H_SPR_IAMPR5 = 1733, H_SPR_IAMPR6 = 1734$/;"	e	enum:spr_names
H_SPR_IAMPR30	opcodes/frv-desc.h	/^ , H_SPR_IAMPR27 = 1755, H_SPR_IAMPR28 = 1756, H_SPR_IAMPR29 = 1757, H_SPR_IAMPR30 = 1758$/;"	e	enum:spr_names
H_SPR_IAMPR31	opcodes/frv-desc.h	/^ , H_SPR_IAMPR31 = 1759, H_SPR_IAMPR32 = 1760, H_SPR_IAMPR33 = 1761, H_SPR_IAMPR34 = 1762$/;"	e	enum:spr_names
H_SPR_IAMPR32	opcodes/frv-desc.h	/^ , H_SPR_IAMPR31 = 1759, H_SPR_IAMPR32 = 1760, H_SPR_IAMPR33 = 1761, H_SPR_IAMPR34 = 1762$/;"	e	enum:spr_names
H_SPR_IAMPR33	opcodes/frv-desc.h	/^ , H_SPR_IAMPR31 = 1759, H_SPR_IAMPR32 = 1760, H_SPR_IAMPR33 = 1761, H_SPR_IAMPR34 = 1762$/;"	e	enum:spr_names
H_SPR_IAMPR34	opcodes/frv-desc.h	/^ , H_SPR_IAMPR31 = 1759, H_SPR_IAMPR32 = 1760, H_SPR_IAMPR33 = 1761, H_SPR_IAMPR34 = 1762$/;"	e	enum:spr_names
H_SPR_IAMPR35	opcodes/frv-desc.h	/^ , H_SPR_IAMPR35 = 1763, H_SPR_IAMPR36 = 1764, H_SPR_IAMPR37 = 1765, H_SPR_IAMPR38 = 1766$/;"	e	enum:spr_names
H_SPR_IAMPR36	opcodes/frv-desc.h	/^ , H_SPR_IAMPR35 = 1763, H_SPR_IAMPR36 = 1764, H_SPR_IAMPR37 = 1765, H_SPR_IAMPR38 = 1766$/;"	e	enum:spr_names
H_SPR_IAMPR37	opcodes/frv-desc.h	/^ , H_SPR_IAMPR35 = 1763, H_SPR_IAMPR36 = 1764, H_SPR_IAMPR37 = 1765, H_SPR_IAMPR38 = 1766$/;"	e	enum:spr_names
H_SPR_IAMPR38	opcodes/frv-desc.h	/^ , H_SPR_IAMPR35 = 1763, H_SPR_IAMPR36 = 1764, H_SPR_IAMPR37 = 1765, H_SPR_IAMPR38 = 1766$/;"	e	enum:spr_names
H_SPR_IAMPR39	opcodes/frv-desc.h	/^ , H_SPR_IAMPR39 = 1767, H_SPR_IAMPR40 = 1768, H_SPR_IAMPR41 = 1769, H_SPR_IAMPR42 = 1770$/;"	e	enum:spr_names
H_SPR_IAMPR4	opcodes/frv-desc.h	/^ , H_SPR_IAMPR3 = 1731, H_SPR_IAMPR4 = 1732, H_SPR_IAMPR5 = 1733, H_SPR_IAMPR6 = 1734$/;"	e	enum:spr_names
H_SPR_IAMPR40	opcodes/frv-desc.h	/^ , H_SPR_IAMPR39 = 1767, H_SPR_IAMPR40 = 1768, H_SPR_IAMPR41 = 1769, H_SPR_IAMPR42 = 1770$/;"	e	enum:spr_names
H_SPR_IAMPR41	opcodes/frv-desc.h	/^ , H_SPR_IAMPR39 = 1767, H_SPR_IAMPR40 = 1768, H_SPR_IAMPR41 = 1769, H_SPR_IAMPR42 = 1770$/;"	e	enum:spr_names
H_SPR_IAMPR42	opcodes/frv-desc.h	/^ , H_SPR_IAMPR39 = 1767, H_SPR_IAMPR40 = 1768, H_SPR_IAMPR41 = 1769, H_SPR_IAMPR42 = 1770$/;"	e	enum:spr_names
H_SPR_IAMPR43	opcodes/frv-desc.h	/^ , H_SPR_IAMPR43 = 1771, H_SPR_IAMPR44 = 1772, H_SPR_IAMPR45 = 1773, H_SPR_IAMPR46 = 1774$/;"	e	enum:spr_names
H_SPR_IAMPR44	opcodes/frv-desc.h	/^ , H_SPR_IAMPR43 = 1771, H_SPR_IAMPR44 = 1772, H_SPR_IAMPR45 = 1773, H_SPR_IAMPR46 = 1774$/;"	e	enum:spr_names
H_SPR_IAMPR45	opcodes/frv-desc.h	/^ , H_SPR_IAMPR43 = 1771, H_SPR_IAMPR44 = 1772, H_SPR_IAMPR45 = 1773, H_SPR_IAMPR46 = 1774$/;"	e	enum:spr_names
H_SPR_IAMPR46	opcodes/frv-desc.h	/^ , H_SPR_IAMPR43 = 1771, H_SPR_IAMPR44 = 1772, H_SPR_IAMPR45 = 1773, H_SPR_IAMPR46 = 1774$/;"	e	enum:spr_names
H_SPR_IAMPR47	opcodes/frv-desc.h	/^ , H_SPR_IAMPR47 = 1775, H_SPR_IAMPR48 = 1776, H_SPR_IAMPR49 = 1777, H_SPR_IAMPR50 = 1778$/;"	e	enum:spr_names
H_SPR_IAMPR48	opcodes/frv-desc.h	/^ , H_SPR_IAMPR47 = 1775, H_SPR_IAMPR48 = 1776, H_SPR_IAMPR49 = 1777, H_SPR_IAMPR50 = 1778$/;"	e	enum:spr_names
H_SPR_IAMPR49	opcodes/frv-desc.h	/^ , H_SPR_IAMPR47 = 1775, H_SPR_IAMPR48 = 1776, H_SPR_IAMPR49 = 1777, H_SPR_IAMPR50 = 1778$/;"	e	enum:spr_names
H_SPR_IAMPR5	opcodes/frv-desc.h	/^ , H_SPR_IAMPR3 = 1731, H_SPR_IAMPR4 = 1732, H_SPR_IAMPR5 = 1733, H_SPR_IAMPR6 = 1734$/;"	e	enum:spr_names
H_SPR_IAMPR50	opcodes/frv-desc.h	/^ , H_SPR_IAMPR47 = 1775, H_SPR_IAMPR48 = 1776, H_SPR_IAMPR49 = 1777, H_SPR_IAMPR50 = 1778$/;"	e	enum:spr_names
H_SPR_IAMPR51	opcodes/frv-desc.h	/^ , H_SPR_IAMPR51 = 1779, H_SPR_IAMPR52 = 1780, H_SPR_IAMPR53 = 1781, H_SPR_IAMPR54 = 1782$/;"	e	enum:spr_names
H_SPR_IAMPR52	opcodes/frv-desc.h	/^ , H_SPR_IAMPR51 = 1779, H_SPR_IAMPR52 = 1780, H_SPR_IAMPR53 = 1781, H_SPR_IAMPR54 = 1782$/;"	e	enum:spr_names
H_SPR_IAMPR53	opcodes/frv-desc.h	/^ , H_SPR_IAMPR51 = 1779, H_SPR_IAMPR52 = 1780, H_SPR_IAMPR53 = 1781, H_SPR_IAMPR54 = 1782$/;"	e	enum:spr_names
H_SPR_IAMPR54	opcodes/frv-desc.h	/^ , H_SPR_IAMPR51 = 1779, H_SPR_IAMPR52 = 1780, H_SPR_IAMPR53 = 1781, H_SPR_IAMPR54 = 1782$/;"	e	enum:spr_names
H_SPR_IAMPR55	opcodes/frv-desc.h	/^ , H_SPR_IAMPR55 = 1783, H_SPR_IAMPR56 = 1784, H_SPR_IAMPR57 = 1785, H_SPR_IAMPR58 = 1786$/;"	e	enum:spr_names
H_SPR_IAMPR56	opcodes/frv-desc.h	/^ , H_SPR_IAMPR55 = 1783, H_SPR_IAMPR56 = 1784, H_SPR_IAMPR57 = 1785, H_SPR_IAMPR58 = 1786$/;"	e	enum:spr_names
H_SPR_IAMPR57	opcodes/frv-desc.h	/^ , H_SPR_IAMPR55 = 1783, H_SPR_IAMPR56 = 1784, H_SPR_IAMPR57 = 1785, H_SPR_IAMPR58 = 1786$/;"	e	enum:spr_names
H_SPR_IAMPR58	opcodes/frv-desc.h	/^ , H_SPR_IAMPR55 = 1783, H_SPR_IAMPR56 = 1784, H_SPR_IAMPR57 = 1785, H_SPR_IAMPR58 = 1786$/;"	e	enum:spr_names
H_SPR_IAMPR59	opcodes/frv-desc.h	/^ , H_SPR_IAMPR59 = 1787, H_SPR_IAMPR60 = 1788, H_SPR_IAMPR61 = 1789, H_SPR_IAMPR62 = 1790$/;"	e	enum:spr_names
H_SPR_IAMPR6	opcodes/frv-desc.h	/^ , H_SPR_IAMPR3 = 1731, H_SPR_IAMPR4 = 1732, H_SPR_IAMPR5 = 1733, H_SPR_IAMPR6 = 1734$/;"	e	enum:spr_names
H_SPR_IAMPR60	opcodes/frv-desc.h	/^ , H_SPR_IAMPR59 = 1787, H_SPR_IAMPR60 = 1788, H_SPR_IAMPR61 = 1789, H_SPR_IAMPR62 = 1790$/;"	e	enum:spr_names
H_SPR_IAMPR61	opcodes/frv-desc.h	/^ , H_SPR_IAMPR59 = 1787, H_SPR_IAMPR60 = 1788, H_SPR_IAMPR61 = 1789, H_SPR_IAMPR62 = 1790$/;"	e	enum:spr_names
H_SPR_IAMPR62	opcodes/frv-desc.h	/^ , H_SPR_IAMPR59 = 1787, H_SPR_IAMPR60 = 1788, H_SPR_IAMPR61 = 1789, H_SPR_IAMPR62 = 1790$/;"	e	enum:spr_names
H_SPR_IAMPR63	opcodes/frv-desc.h	/^ , H_SPR_IAMPR63 = 1791, H_SPR_DAMLR0 = 1792, H_SPR_DAMLR1 = 1793, H_SPR_DAMLR2 = 1794$/;"	e	enum:spr_names
H_SPR_IAMPR7	opcodes/frv-desc.h	/^ , H_SPR_IAMPR7 = 1735, H_SPR_IAMPR8 = 1736, H_SPR_IAMPR9 = 1737, H_SPR_IAMPR10 = 1738$/;"	e	enum:spr_names
H_SPR_IAMPR8	opcodes/frv-desc.h	/^ , H_SPR_IAMPR7 = 1735, H_SPR_IAMPR8 = 1736, H_SPR_IAMPR9 = 1737, H_SPR_IAMPR10 = 1738$/;"	e	enum:spr_names
H_SPR_IAMPR9	opcodes/frv-desc.h	/^ , H_SPR_IAMPR7 = 1735, H_SPR_IAMPR8 = 1736, H_SPR_IAMPR9 = 1737, H_SPR_IAMPR10 = 1738$/;"	e	enum:spr_names
H_SPR_IAMVR1	opcodes/frv-desc.h	/^ , H_SPR_IAMVR1 = 1925, H_SPR_DAMVR1 = 1927, H_SPR_CXNR = 1936, H_SPR_TTBR = 1937$/;"	e	enum:spr_names
H_SPR_IBAR0	opcodes/frv-desc.h	/^ , H_SPR_NMAR = 2050, H_SPR_BTBR = 2051, H_SPR_IBAR0 = 2052, H_SPR_IBAR1 = 2053$/;"	e	enum:spr_names
H_SPR_IBAR1	opcodes/frv-desc.h	/^ , H_SPR_NMAR = 2050, H_SPR_BTBR = 2051, H_SPR_IBAR0 = 2052, H_SPR_IBAR1 = 2053$/;"	e	enum:spr_names
H_SPR_IBAR2	opcodes/frv-desc.h	/^ , H_SPR_IBAR2 = 2054, H_SPR_IBAR3 = 2055, H_SPR_DBAR0 = 2056, H_SPR_DBAR1 = 2057$/;"	e	enum:spr_names
H_SPR_IBAR3	opcodes/frv-desc.h	/^ , H_SPR_IBAR2 = 2054, H_SPR_IBAR3 = 2055, H_SPR_DBAR0 = 2056, H_SPR_DBAR1 = 2057$/;"	e	enum:spr_names
H_SPR_IHSR10	opcodes/frv-desc.h	/^ , H_SPR_IHSR10 = 3850$/;"	e	enum:spr_names
H_SPR_IHSR8	opcodes/frv-desc.h	/^ , H_SPR_SLTR = 2371, H_SPR_SLWR = 2372, H_SPR_IHSR8 = 3848, H_SPR_IHSR9 = 3849$/;"	e	enum:spr_names
H_SPR_IHSR9	opcodes/frv-desc.h	/^ , H_SPR_SLTR = 2371, H_SPR_SLWR = 2372, H_SPR_IHSR8 = 3848, H_SPR_IHSR9 = 3849$/;"	e	enum:spr_names
H_SPR_IPCSR0	opcodes/frv-desc.h	/^ , H_SPR_IPCSR0 = 2336, H_SPR_IPCSR1 = 2337, H_SPR_IPCWER0 = 2338, H_SPR_IPCWER1 = 2339$/;"	e	enum:spr_names
H_SPR_IPCSR1	opcodes/frv-desc.h	/^ , H_SPR_IPCSR0 = 2336, H_SPR_IPCSR1 = 2337, H_SPR_IPCWER0 = 2338, H_SPR_IPCWER1 = 2339$/;"	e	enum:spr_names
H_SPR_IPCWER0	opcodes/frv-desc.h	/^ , H_SPR_IPCSR0 = 2336, H_SPR_IPCSR1 = 2337, H_SPR_IPCWER0 = 2338, H_SPR_IPCWER1 = 2339$/;"	e	enum:spr_names
H_SPR_IPCWER1	opcodes/frv-desc.h	/^ , H_SPR_IPCSR0 = 2336, H_SPR_IPCSR1 = 2337, H_SPR_IPCWER0 = 2338, H_SPR_IPCWER1 = 2339$/;"	e	enum:spr_names
H_SPR_IPCWR	opcodes/frv-desc.h	/^ , H_SPR_IPCWR = 2340, H_SPR_MBHSR = 2352, H_SPR_MBSSR = 2353, H_SPR_MBRSR = 2354$/;"	e	enum:spr_names
H_SPR_IPERR0	opcodes/frv-desc.h	/^ , H_SPR_IPERR0 = 2324, H_SPR_IPERR1 = 2325, H_SPR_IPJSR = 2326, H_SPR_IPJRR = 2327$/;"	e	enum:spr_names
H_SPR_IPERR1	opcodes/frv-desc.h	/^ , H_SPR_IPERR0 = 2324, H_SPR_IPERR1 = 2325, H_SPR_IPJSR = 2326, H_SPR_IPJRR = 2327$/;"	e	enum:spr_names
H_SPR_IPJRR	opcodes/frv-desc.h	/^ , H_SPR_IPERR0 = 2324, H_SPR_IPERR1 = 2325, H_SPR_IPJSR = 2326, H_SPR_IPJRR = 2327$/;"	e	enum:spr_names
H_SPR_IPJSR	opcodes/frv-desc.h	/^ , H_SPR_IPERR0 = 2324, H_SPR_IPERR1 = 2325, H_SPR_IPJSR = 2326, H_SPR_IPJRR = 2327$/;"	e	enum:spr_names
H_SPR_ISR	opcodes/frv-desc.h	/^ , H_SPR_LCR = 273, H_SPR_IACC0H = 280, H_SPR_IACC0L = 281, H_SPR_ISR = 288$/;"	e	enum:spr_names
H_SPR_LCR	opcodes/frv-desc.h	/^ , H_SPR_LCR = 273, H_SPR_IACC0H = 280, H_SPR_IACC0L = 281, H_SPR_ISR = 288$/;"	e	enum:spr_names
H_SPR_LR	opcodes/frv-desc.h	/^ , H_SPR_HSR63 = 79, H_SPR_CCR = 256, H_SPR_CCCR = 263, H_SPR_LR = 272$/;"	e	enum:spr_names
H_SPR_MBHSR	opcodes/frv-desc.h	/^ , H_SPR_IPCWR = 2340, H_SPR_MBHSR = 2352, H_SPR_MBSSR = 2353, H_SPR_MBRSR = 2354$/;"	e	enum:spr_names
H_SPR_MBRDR	opcodes/frv-desc.h	/^ , H_SPR_MBSDR = 2355, H_SPR_MBRDR = 2356, H_SPR_MBSMR = 2357, H_SPR_MBSTR0 = 2359$/;"	e	enum:spr_names
H_SPR_MBRSR	opcodes/frv-desc.h	/^ , H_SPR_IPCWR = 2340, H_SPR_MBHSR = 2352, H_SPR_MBSSR = 2353, H_SPR_MBRSR = 2354$/;"	e	enum:spr_names
H_SPR_MBSDR	opcodes/frv-desc.h	/^ , H_SPR_MBSDR = 2355, H_SPR_MBRDR = 2356, H_SPR_MBSMR = 2357, H_SPR_MBSTR0 = 2359$/;"	e	enum:spr_names
H_SPR_MBSMR	opcodes/frv-desc.h	/^ , H_SPR_MBSDR = 2355, H_SPR_MBRDR = 2356, H_SPR_MBSMR = 2357, H_SPR_MBSTR0 = 2359$/;"	e	enum:spr_names
H_SPR_MBSSR	opcodes/frv-desc.h	/^ , H_SPR_IPCWR = 2340, H_SPR_MBHSR = 2352, H_SPR_MBSSR = 2353, H_SPR_MBRSR = 2354$/;"	e	enum:spr_names
H_SPR_MBSTR0	opcodes/frv-desc.h	/^ , H_SPR_MBSDR = 2355, H_SPR_MBRDR = 2356, H_SPR_MBSMR = 2357, H_SPR_MBSTR0 = 2359$/;"	e	enum:spr_names
H_SPR_MBSTR1	opcodes/frv-desc.h	/^ , H_SPR_MBSTR1 = 2360, H_SPR_SLPR = 2368, H_SPR_SLDR = 2369, H_SPR_SLHSR = 2370$/;"	e	enum:spr_names
H_SPR_MCILR0	opcodes/frv-desc.h	/^ , H_SPR_FQST29 = 1147, H_SPR_FQST30 = 1149, H_SPR_FQST31 = 1151, H_SPR_MCILR0 = 1272$/;"	e	enum:spr_names
H_SPR_MCILR1	opcodes/frv-desc.h	/^ , H_SPR_MCILR1 = 1273, H_SPR_MSR0 = 1280, H_SPR_MSR1 = 1281, H_SPR_MSR2 = 1282$/;"	e	enum:spr_names
H_SPR_MMCR	opcodes/frv-desc.h	/^ , H_SPR_DAMPR63 = 1919, H_SPR_AMCR = 1920, H_SPR_STBAR = 1921, H_SPR_MMCR = 1922$/;"	e	enum:spr_names
H_SPR_MQOP0	opcodes/frv-desc.h	/^ , H_SPR_MSR63 = 1343, H_SPR_MQOP0 = 1344, H_SPR_MQOP1 = 1346, H_SPR_MQOP2 = 1348$/;"	e	enum:spr_names
H_SPR_MQOP1	opcodes/frv-desc.h	/^ , H_SPR_MSR63 = 1343, H_SPR_MQOP0 = 1344, H_SPR_MQOP1 = 1346, H_SPR_MQOP2 = 1348$/;"	e	enum:spr_names
H_SPR_MQOP10	opcodes/frv-desc.h	/^ , H_SPR_MQOP7 = 1358, H_SPR_MQOP8 = 1360, H_SPR_MQOP9 = 1362, H_SPR_MQOP10 = 1364$/;"	e	enum:spr_names
H_SPR_MQOP11	opcodes/frv-desc.h	/^ , H_SPR_MQOP11 = 1366, H_SPR_MQOP12 = 1368, H_SPR_MQOP13 = 1370, H_SPR_MQOP14 = 1372$/;"	e	enum:spr_names
H_SPR_MQOP12	opcodes/frv-desc.h	/^ , H_SPR_MQOP11 = 1366, H_SPR_MQOP12 = 1368, H_SPR_MQOP13 = 1370, H_SPR_MQOP14 = 1372$/;"	e	enum:spr_names
H_SPR_MQOP13	opcodes/frv-desc.h	/^ , H_SPR_MQOP11 = 1366, H_SPR_MQOP12 = 1368, H_SPR_MQOP13 = 1370, H_SPR_MQOP14 = 1372$/;"	e	enum:spr_names
H_SPR_MQOP14	opcodes/frv-desc.h	/^ , H_SPR_MQOP11 = 1366, H_SPR_MQOP12 = 1368, H_SPR_MQOP13 = 1370, H_SPR_MQOP14 = 1372$/;"	e	enum:spr_names
H_SPR_MQOP15	opcodes/frv-desc.h	/^ , H_SPR_MQOP15 = 1374, H_SPR_MQOP16 = 1376, H_SPR_MQOP17 = 1378, H_SPR_MQOP18 = 1380$/;"	e	enum:spr_names
H_SPR_MQOP16	opcodes/frv-desc.h	/^ , H_SPR_MQOP15 = 1374, H_SPR_MQOP16 = 1376, H_SPR_MQOP17 = 1378, H_SPR_MQOP18 = 1380$/;"	e	enum:spr_names
H_SPR_MQOP17	opcodes/frv-desc.h	/^ , H_SPR_MQOP15 = 1374, H_SPR_MQOP16 = 1376, H_SPR_MQOP17 = 1378, H_SPR_MQOP18 = 1380$/;"	e	enum:spr_names
H_SPR_MQOP18	opcodes/frv-desc.h	/^ , H_SPR_MQOP15 = 1374, H_SPR_MQOP16 = 1376, H_SPR_MQOP17 = 1378, H_SPR_MQOP18 = 1380$/;"	e	enum:spr_names
H_SPR_MQOP19	opcodes/frv-desc.h	/^ , H_SPR_MQOP19 = 1382, H_SPR_MQOP20 = 1384, H_SPR_MQOP21 = 1386, H_SPR_MQOP22 = 1388$/;"	e	enum:spr_names
H_SPR_MQOP2	opcodes/frv-desc.h	/^ , H_SPR_MSR63 = 1343, H_SPR_MQOP0 = 1344, H_SPR_MQOP1 = 1346, H_SPR_MQOP2 = 1348$/;"	e	enum:spr_names
H_SPR_MQOP20	opcodes/frv-desc.h	/^ , H_SPR_MQOP19 = 1382, H_SPR_MQOP20 = 1384, H_SPR_MQOP21 = 1386, H_SPR_MQOP22 = 1388$/;"	e	enum:spr_names
H_SPR_MQOP21	opcodes/frv-desc.h	/^ , H_SPR_MQOP19 = 1382, H_SPR_MQOP20 = 1384, H_SPR_MQOP21 = 1386, H_SPR_MQOP22 = 1388$/;"	e	enum:spr_names
H_SPR_MQOP22	opcodes/frv-desc.h	/^ , H_SPR_MQOP19 = 1382, H_SPR_MQOP20 = 1384, H_SPR_MQOP21 = 1386, H_SPR_MQOP22 = 1388$/;"	e	enum:spr_names
H_SPR_MQOP23	opcodes/frv-desc.h	/^ , H_SPR_MQOP23 = 1390, H_SPR_MQOP24 = 1392, H_SPR_MQOP25 = 1394, H_SPR_MQOP26 = 1396$/;"	e	enum:spr_names
H_SPR_MQOP24	opcodes/frv-desc.h	/^ , H_SPR_MQOP23 = 1390, H_SPR_MQOP24 = 1392, H_SPR_MQOP25 = 1394, H_SPR_MQOP26 = 1396$/;"	e	enum:spr_names
H_SPR_MQOP25	opcodes/frv-desc.h	/^ , H_SPR_MQOP23 = 1390, H_SPR_MQOP24 = 1392, H_SPR_MQOP25 = 1394, H_SPR_MQOP26 = 1396$/;"	e	enum:spr_names
H_SPR_MQOP26	opcodes/frv-desc.h	/^ , H_SPR_MQOP23 = 1390, H_SPR_MQOP24 = 1392, H_SPR_MQOP25 = 1394, H_SPR_MQOP26 = 1396$/;"	e	enum:spr_names
H_SPR_MQOP27	opcodes/frv-desc.h	/^ , H_SPR_MQOP27 = 1398, H_SPR_MQOP28 = 1400, H_SPR_MQOP29 = 1402, H_SPR_MQOP30 = 1404$/;"	e	enum:spr_names
H_SPR_MQOP28	opcodes/frv-desc.h	/^ , H_SPR_MQOP27 = 1398, H_SPR_MQOP28 = 1400, H_SPR_MQOP29 = 1402, H_SPR_MQOP30 = 1404$/;"	e	enum:spr_names
H_SPR_MQOP29	opcodes/frv-desc.h	/^ , H_SPR_MQOP27 = 1398, H_SPR_MQOP28 = 1400, H_SPR_MQOP29 = 1402, H_SPR_MQOP30 = 1404$/;"	e	enum:spr_names
H_SPR_MQOP3	opcodes/frv-desc.h	/^ , H_SPR_MQOP3 = 1350, H_SPR_MQOP4 = 1352, H_SPR_MQOP5 = 1354, H_SPR_MQOP6 = 1356$/;"	e	enum:spr_names
H_SPR_MQOP30	opcodes/frv-desc.h	/^ , H_SPR_MQOP27 = 1398, H_SPR_MQOP28 = 1400, H_SPR_MQOP29 = 1402, H_SPR_MQOP30 = 1404$/;"	e	enum:spr_names
H_SPR_MQOP31	opcodes/frv-desc.h	/^ , H_SPR_MQOP31 = 1406, H_SPR_MQST0 = 1345, H_SPR_MQST1 = 1347, H_SPR_MQST2 = 1349$/;"	e	enum:spr_names
H_SPR_MQOP4	opcodes/frv-desc.h	/^ , H_SPR_MQOP3 = 1350, H_SPR_MQOP4 = 1352, H_SPR_MQOP5 = 1354, H_SPR_MQOP6 = 1356$/;"	e	enum:spr_names
H_SPR_MQOP5	opcodes/frv-desc.h	/^ , H_SPR_MQOP3 = 1350, H_SPR_MQOP4 = 1352, H_SPR_MQOP5 = 1354, H_SPR_MQOP6 = 1356$/;"	e	enum:spr_names
H_SPR_MQOP6	opcodes/frv-desc.h	/^ , H_SPR_MQOP3 = 1350, H_SPR_MQOP4 = 1352, H_SPR_MQOP5 = 1354, H_SPR_MQOP6 = 1356$/;"	e	enum:spr_names
H_SPR_MQOP7	opcodes/frv-desc.h	/^ , H_SPR_MQOP7 = 1358, H_SPR_MQOP8 = 1360, H_SPR_MQOP9 = 1362, H_SPR_MQOP10 = 1364$/;"	e	enum:spr_names
H_SPR_MQOP8	opcodes/frv-desc.h	/^ , H_SPR_MQOP7 = 1358, H_SPR_MQOP8 = 1360, H_SPR_MQOP9 = 1362, H_SPR_MQOP10 = 1364$/;"	e	enum:spr_names
H_SPR_MQOP9	opcodes/frv-desc.h	/^ , H_SPR_MQOP7 = 1358, H_SPR_MQOP8 = 1360, H_SPR_MQOP9 = 1362, H_SPR_MQOP10 = 1364$/;"	e	enum:spr_names
H_SPR_MQST0	opcodes/frv-desc.h	/^ , H_SPR_MQOP31 = 1406, H_SPR_MQST0 = 1345, H_SPR_MQST1 = 1347, H_SPR_MQST2 = 1349$/;"	e	enum:spr_names
H_SPR_MQST1	opcodes/frv-desc.h	/^ , H_SPR_MQOP31 = 1406, H_SPR_MQST0 = 1345, H_SPR_MQST1 = 1347, H_SPR_MQST2 = 1349$/;"	e	enum:spr_names
H_SPR_MQST10	opcodes/frv-desc.h	/^ , H_SPR_MQST7 = 1359, H_SPR_MQST8 = 1361, H_SPR_MQST9 = 1363, H_SPR_MQST10 = 1365$/;"	e	enum:spr_names
H_SPR_MQST11	opcodes/frv-desc.h	/^ , H_SPR_MQST11 = 1367, H_SPR_MQST12 = 1369, H_SPR_MQST13 = 1371, H_SPR_MQST14 = 1373$/;"	e	enum:spr_names
H_SPR_MQST12	opcodes/frv-desc.h	/^ , H_SPR_MQST11 = 1367, H_SPR_MQST12 = 1369, H_SPR_MQST13 = 1371, H_SPR_MQST14 = 1373$/;"	e	enum:spr_names
H_SPR_MQST13	opcodes/frv-desc.h	/^ , H_SPR_MQST11 = 1367, H_SPR_MQST12 = 1369, H_SPR_MQST13 = 1371, H_SPR_MQST14 = 1373$/;"	e	enum:spr_names
H_SPR_MQST14	opcodes/frv-desc.h	/^ , H_SPR_MQST11 = 1367, H_SPR_MQST12 = 1369, H_SPR_MQST13 = 1371, H_SPR_MQST14 = 1373$/;"	e	enum:spr_names
H_SPR_MQST15	opcodes/frv-desc.h	/^ , H_SPR_MQST15 = 1375, H_SPR_MQST16 = 1377, H_SPR_MQST17 = 1379, H_SPR_MQST18 = 1381$/;"	e	enum:spr_names
H_SPR_MQST16	opcodes/frv-desc.h	/^ , H_SPR_MQST15 = 1375, H_SPR_MQST16 = 1377, H_SPR_MQST17 = 1379, H_SPR_MQST18 = 1381$/;"	e	enum:spr_names
H_SPR_MQST17	opcodes/frv-desc.h	/^ , H_SPR_MQST15 = 1375, H_SPR_MQST16 = 1377, H_SPR_MQST17 = 1379, H_SPR_MQST18 = 1381$/;"	e	enum:spr_names
H_SPR_MQST18	opcodes/frv-desc.h	/^ , H_SPR_MQST15 = 1375, H_SPR_MQST16 = 1377, H_SPR_MQST17 = 1379, H_SPR_MQST18 = 1381$/;"	e	enum:spr_names
H_SPR_MQST19	opcodes/frv-desc.h	/^ , H_SPR_MQST19 = 1383, H_SPR_MQST20 = 1385, H_SPR_MQST21 = 1387, H_SPR_MQST22 = 1389$/;"	e	enum:spr_names
H_SPR_MQST2	opcodes/frv-desc.h	/^ , H_SPR_MQOP31 = 1406, H_SPR_MQST0 = 1345, H_SPR_MQST1 = 1347, H_SPR_MQST2 = 1349$/;"	e	enum:spr_names
H_SPR_MQST20	opcodes/frv-desc.h	/^ , H_SPR_MQST19 = 1383, H_SPR_MQST20 = 1385, H_SPR_MQST21 = 1387, H_SPR_MQST22 = 1389$/;"	e	enum:spr_names
H_SPR_MQST21	opcodes/frv-desc.h	/^ , H_SPR_MQST19 = 1383, H_SPR_MQST20 = 1385, H_SPR_MQST21 = 1387, H_SPR_MQST22 = 1389$/;"	e	enum:spr_names
H_SPR_MQST22	opcodes/frv-desc.h	/^ , H_SPR_MQST19 = 1383, H_SPR_MQST20 = 1385, H_SPR_MQST21 = 1387, H_SPR_MQST22 = 1389$/;"	e	enum:spr_names
H_SPR_MQST23	opcodes/frv-desc.h	/^ , H_SPR_MQST23 = 1391, H_SPR_MQST24 = 1393, H_SPR_MQST25 = 1395, H_SPR_MQST26 = 1397$/;"	e	enum:spr_names
H_SPR_MQST24	opcodes/frv-desc.h	/^ , H_SPR_MQST23 = 1391, H_SPR_MQST24 = 1393, H_SPR_MQST25 = 1395, H_SPR_MQST26 = 1397$/;"	e	enum:spr_names
H_SPR_MQST25	opcodes/frv-desc.h	/^ , H_SPR_MQST23 = 1391, H_SPR_MQST24 = 1393, H_SPR_MQST25 = 1395, H_SPR_MQST26 = 1397$/;"	e	enum:spr_names
H_SPR_MQST26	opcodes/frv-desc.h	/^ , H_SPR_MQST23 = 1391, H_SPR_MQST24 = 1393, H_SPR_MQST25 = 1395, H_SPR_MQST26 = 1397$/;"	e	enum:spr_names
H_SPR_MQST27	opcodes/frv-desc.h	/^ , H_SPR_MQST27 = 1399, H_SPR_MQST28 = 1401, H_SPR_MQST29 = 1403, H_SPR_MQST30 = 1405$/;"	e	enum:spr_names
H_SPR_MQST28	opcodes/frv-desc.h	/^ , H_SPR_MQST27 = 1399, H_SPR_MQST28 = 1401, H_SPR_MQST29 = 1403, H_SPR_MQST30 = 1405$/;"	e	enum:spr_names
H_SPR_MQST29	opcodes/frv-desc.h	/^ , H_SPR_MQST27 = 1399, H_SPR_MQST28 = 1401, H_SPR_MQST29 = 1403, H_SPR_MQST30 = 1405$/;"	e	enum:spr_names
H_SPR_MQST3	opcodes/frv-desc.h	/^ , H_SPR_MQST3 = 1351, H_SPR_MQST4 = 1353, H_SPR_MQST5 = 1355, H_SPR_MQST6 = 1357$/;"	e	enum:spr_names
H_SPR_MQST30	opcodes/frv-desc.h	/^ , H_SPR_MQST27 = 1399, H_SPR_MQST28 = 1401, H_SPR_MQST29 = 1403, H_SPR_MQST30 = 1405$/;"	e	enum:spr_names
H_SPR_MQST31	opcodes/frv-desc.h	/^ , H_SPR_MQST31 = 1407, H_SPR_EAR0 = 1536, H_SPR_EAR1 = 1537, H_SPR_EAR2 = 1538$/;"	e	enum:spr_names
H_SPR_MQST4	opcodes/frv-desc.h	/^ , H_SPR_MQST3 = 1351, H_SPR_MQST4 = 1353, H_SPR_MQST5 = 1355, H_SPR_MQST6 = 1357$/;"	e	enum:spr_names
H_SPR_MQST5	opcodes/frv-desc.h	/^ , H_SPR_MQST3 = 1351, H_SPR_MQST4 = 1353, H_SPR_MQST5 = 1355, H_SPR_MQST6 = 1357$/;"	e	enum:spr_names
H_SPR_MQST6	opcodes/frv-desc.h	/^ , H_SPR_MQST3 = 1351, H_SPR_MQST4 = 1353, H_SPR_MQST5 = 1355, H_SPR_MQST6 = 1357$/;"	e	enum:spr_names
H_SPR_MQST7	opcodes/frv-desc.h	/^ , H_SPR_MQST7 = 1359, H_SPR_MQST8 = 1361, H_SPR_MQST9 = 1363, H_SPR_MQST10 = 1365$/;"	e	enum:spr_names
H_SPR_MQST8	opcodes/frv-desc.h	/^ , H_SPR_MQST7 = 1359, H_SPR_MQST8 = 1361, H_SPR_MQST9 = 1363, H_SPR_MQST10 = 1365$/;"	e	enum:spr_names
H_SPR_MQST9	opcodes/frv-desc.h	/^ , H_SPR_MQST7 = 1359, H_SPR_MQST8 = 1361, H_SPR_MQST9 = 1363, H_SPR_MQST10 = 1365$/;"	e	enum:spr_names
H_SPR_MSR0	opcodes/frv-desc.h	/^ , H_SPR_MCILR1 = 1273, H_SPR_MSR0 = 1280, H_SPR_MSR1 = 1281, H_SPR_MSR2 = 1282$/;"	e	enum:spr_names
H_SPR_MSR1	opcodes/frv-desc.h	/^ , H_SPR_MCILR1 = 1273, H_SPR_MSR0 = 1280, H_SPR_MSR1 = 1281, H_SPR_MSR2 = 1282$/;"	e	enum:spr_names
H_SPR_MSR10	opcodes/frv-desc.h	/^ , H_SPR_MSR7 = 1287, H_SPR_MSR8 = 1288, H_SPR_MSR9 = 1289, H_SPR_MSR10 = 1290$/;"	e	enum:spr_names
H_SPR_MSR11	opcodes/frv-desc.h	/^ , H_SPR_MSR11 = 1291, H_SPR_MSR12 = 1292, H_SPR_MSR13 = 1293, H_SPR_MSR14 = 1294$/;"	e	enum:spr_names
H_SPR_MSR12	opcodes/frv-desc.h	/^ , H_SPR_MSR11 = 1291, H_SPR_MSR12 = 1292, H_SPR_MSR13 = 1293, H_SPR_MSR14 = 1294$/;"	e	enum:spr_names
H_SPR_MSR13	opcodes/frv-desc.h	/^ , H_SPR_MSR11 = 1291, H_SPR_MSR12 = 1292, H_SPR_MSR13 = 1293, H_SPR_MSR14 = 1294$/;"	e	enum:spr_names
H_SPR_MSR14	opcodes/frv-desc.h	/^ , H_SPR_MSR11 = 1291, H_SPR_MSR12 = 1292, H_SPR_MSR13 = 1293, H_SPR_MSR14 = 1294$/;"	e	enum:spr_names
H_SPR_MSR15	opcodes/frv-desc.h	/^ , H_SPR_MSR15 = 1295, H_SPR_MSR16 = 1296, H_SPR_MSR17 = 1297, H_SPR_MSR18 = 1298$/;"	e	enum:spr_names
H_SPR_MSR16	opcodes/frv-desc.h	/^ , H_SPR_MSR15 = 1295, H_SPR_MSR16 = 1296, H_SPR_MSR17 = 1297, H_SPR_MSR18 = 1298$/;"	e	enum:spr_names
H_SPR_MSR17	opcodes/frv-desc.h	/^ , H_SPR_MSR15 = 1295, H_SPR_MSR16 = 1296, H_SPR_MSR17 = 1297, H_SPR_MSR18 = 1298$/;"	e	enum:spr_names
H_SPR_MSR18	opcodes/frv-desc.h	/^ , H_SPR_MSR15 = 1295, H_SPR_MSR16 = 1296, H_SPR_MSR17 = 1297, H_SPR_MSR18 = 1298$/;"	e	enum:spr_names
H_SPR_MSR19	opcodes/frv-desc.h	/^ , H_SPR_MSR19 = 1299, H_SPR_MSR20 = 1300, H_SPR_MSR21 = 1301, H_SPR_MSR22 = 1302$/;"	e	enum:spr_names
H_SPR_MSR2	opcodes/frv-desc.h	/^ , H_SPR_MCILR1 = 1273, H_SPR_MSR0 = 1280, H_SPR_MSR1 = 1281, H_SPR_MSR2 = 1282$/;"	e	enum:spr_names
H_SPR_MSR20	opcodes/frv-desc.h	/^ , H_SPR_MSR19 = 1299, H_SPR_MSR20 = 1300, H_SPR_MSR21 = 1301, H_SPR_MSR22 = 1302$/;"	e	enum:spr_names
H_SPR_MSR21	opcodes/frv-desc.h	/^ , H_SPR_MSR19 = 1299, H_SPR_MSR20 = 1300, H_SPR_MSR21 = 1301, H_SPR_MSR22 = 1302$/;"	e	enum:spr_names
H_SPR_MSR22	opcodes/frv-desc.h	/^ , H_SPR_MSR19 = 1299, H_SPR_MSR20 = 1300, H_SPR_MSR21 = 1301, H_SPR_MSR22 = 1302$/;"	e	enum:spr_names
H_SPR_MSR23	opcodes/frv-desc.h	/^ , H_SPR_MSR23 = 1303, H_SPR_MSR24 = 1304, H_SPR_MSR25 = 1305, H_SPR_MSR26 = 1306$/;"	e	enum:spr_names
H_SPR_MSR24	opcodes/frv-desc.h	/^ , H_SPR_MSR23 = 1303, H_SPR_MSR24 = 1304, H_SPR_MSR25 = 1305, H_SPR_MSR26 = 1306$/;"	e	enum:spr_names
H_SPR_MSR25	opcodes/frv-desc.h	/^ , H_SPR_MSR23 = 1303, H_SPR_MSR24 = 1304, H_SPR_MSR25 = 1305, H_SPR_MSR26 = 1306$/;"	e	enum:spr_names
H_SPR_MSR26	opcodes/frv-desc.h	/^ , H_SPR_MSR23 = 1303, H_SPR_MSR24 = 1304, H_SPR_MSR25 = 1305, H_SPR_MSR26 = 1306$/;"	e	enum:spr_names
H_SPR_MSR27	opcodes/frv-desc.h	/^ , H_SPR_MSR27 = 1307, H_SPR_MSR28 = 1308, H_SPR_MSR29 = 1309, H_SPR_MSR30 = 1310$/;"	e	enum:spr_names
H_SPR_MSR28	opcodes/frv-desc.h	/^ , H_SPR_MSR27 = 1307, H_SPR_MSR28 = 1308, H_SPR_MSR29 = 1309, H_SPR_MSR30 = 1310$/;"	e	enum:spr_names
H_SPR_MSR29	opcodes/frv-desc.h	/^ , H_SPR_MSR27 = 1307, H_SPR_MSR28 = 1308, H_SPR_MSR29 = 1309, H_SPR_MSR30 = 1310$/;"	e	enum:spr_names
H_SPR_MSR3	opcodes/frv-desc.h	/^ , H_SPR_MSR3 = 1283, H_SPR_MSR4 = 1284, H_SPR_MSR5 = 1285, H_SPR_MSR6 = 1286$/;"	e	enum:spr_names
H_SPR_MSR30	opcodes/frv-desc.h	/^ , H_SPR_MSR27 = 1307, H_SPR_MSR28 = 1308, H_SPR_MSR29 = 1309, H_SPR_MSR30 = 1310$/;"	e	enum:spr_names
H_SPR_MSR31	opcodes/frv-desc.h	/^ , H_SPR_MSR31 = 1311, H_SPR_MSR32 = 1312, H_SPR_MSR33 = 1313, H_SPR_MSR34 = 1314$/;"	e	enum:spr_names
H_SPR_MSR32	opcodes/frv-desc.h	/^ , H_SPR_MSR31 = 1311, H_SPR_MSR32 = 1312, H_SPR_MSR33 = 1313, H_SPR_MSR34 = 1314$/;"	e	enum:spr_names
H_SPR_MSR33	opcodes/frv-desc.h	/^ , H_SPR_MSR31 = 1311, H_SPR_MSR32 = 1312, H_SPR_MSR33 = 1313, H_SPR_MSR34 = 1314$/;"	e	enum:spr_names
H_SPR_MSR34	opcodes/frv-desc.h	/^ , H_SPR_MSR31 = 1311, H_SPR_MSR32 = 1312, H_SPR_MSR33 = 1313, H_SPR_MSR34 = 1314$/;"	e	enum:spr_names
H_SPR_MSR35	opcodes/frv-desc.h	/^ , H_SPR_MSR35 = 1315, H_SPR_MSR36 = 1316, H_SPR_MSR37 = 1317, H_SPR_MSR38 = 1318$/;"	e	enum:spr_names
H_SPR_MSR36	opcodes/frv-desc.h	/^ , H_SPR_MSR35 = 1315, H_SPR_MSR36 = 1316, H_SPR_MSR37 = 1317, H_SPR_MSR38 = 1318$/;"	e	enum:spr_names
H_SPR_MSR37	opcodes/frv-desc.h	/^ , H_SPR_MSR35 = 1315, H_SPR_MSR36 = 1316, H_SPR_MSR37 = 1317, H_SPR_MSR38 = 1318$/;"	e	enum:spr_names
H_SPR_MSR38	opcodes/frv-desc.h	/^ , H_SPR_MSR35 = 1315, H_SPR_MSR36 = 1316, H_SPR_MSR37 = 1317, H_SPR_MSR38 = 1318$/;"	e	enum:spr_names
H_SPR_MSR39	opcodes/frv-desc.h	/^ , H_SPR_MSR39 = 1319, H_SPR_MSR40 = 1320, H_SPR_MSR41 = 1321, H_SPR_MSR42 = 1322$/;"	e	enum:spr_names
H_SPR_MSR4	opcodes/frv-desc.h	/^ , H_SPR_MSR3 = 1283, H_SPR_MSR4 = 1284, H_SPR_MSR5 = 1285, H_SPR_MSR6 = 1286$/;"	e	enum:spr_names
H_SPR_MSR40	opcodes/frv-desc.h	/^ , H_SPR_MSR39 = 1319, H_SPR_MSR40 = 1320, H_SPR_MSR41 = 1321, H_SPR_MSR42 = 1322$/;"	e	enum:spr_names
H_SPR_MSR41	opcodes/frv-desc.h	/^ , H_SPR_MSR39 = 1319, H_SPR_MSR40 = 1320, H_SPR_MSR41 = 1321, H_SPR_MSR42 = 1322$/;"	e	enum:spr_names
H_SPR_MSR42	opcodes/frv-desc.h	/^ , H_SPR_MSR39 = 1319, H_SPR_MSR40 = 1320, H_SPR_MSR41 = 1321, H_SPR_MSR42 = 1322$/;"	e	enum:spr_names
H_SPR_MSR43	opcodes/frv-desc.h	/^ , H_SPR_MSR43 = 1323, H_SPR_MSR44 = 1324, H_SPR_MSR45 = 1325, H_SPR_MSR46 = 1326$/;"	e	enum:spr_names
H_SPR_MSR44	opcodes/frv-desc.h	/^ , H_SPR_MSR43 = 1323, H_SPR_MSR44 = 1324, H_SPR_MSR45 = 1325, H_SPR_MSR46 = 1326$/;"	e	enum:spr_names
H_SPR_MSR45	opcodes/frv-desc.h	/^ , H_SPR_MSR43 = 1323, H_SPR_MSR44 = 1324, H_SPR_MSR45 = 1325, H_SPR_MSR46 = 1326$/;"	e	enum:spr_names
H_SPR_MSR46	opcodes/frv-desc.h	/^ , H_SPR_MSR43 = 1323, H_SPR_MSR44 = 1324, H_SPR_MSR45 = 1325, H_SPR_MSR46 = 1326$/;"	e	enum:spr_names
H_SPR_MSR47	opcodes/frv-desc.h	/^ , H_SPR_MSR47 = 1327, H_SPR_MSR48 = 1328, H_SPR_MSR49 = 1329, H_SPR_MSR50 = 1330$/;"	e	enum:spr_names
H_SPR_MSR48	opcodes/frv-desc.h	/^ , H_SPR_MSR47 = 1327, H_SPR_MSR48 = 1328, H_SPR_MSR49 = 1329, H_SPR_MSR50 = 1330$/;"	e	enum:spr_names
H_SPR_MSR49	opcodes/frv-desc.h	/^ , H_SPR_MSR47 = 1327, H_SPR_MSR48 = 1328, H_SPR_MSR49 = 1329, H_SPR_MSR50 = 1330$/;"	e	enum:spr_names
H_SPR_MSR5	opcodes/frv-desc.h	/^ , H_SPR_MSR3 = 1283, H_SPR_MSR4 = 1284, H_SPR_MSR5 = 1285, H_SPR_MSR6 = 1286$/;"	e	enum:spr_names
H_SPR_MSR50	opcodes/frv-desc.h	/^ , H_SPR_MSR47 = 1327, H_SPR_MSR48 = 1328, H_SPR_MSR49 = 1329, H_SPR_MSR50 = 1330$/;"	e	enum:spr_names
H_SPR_MSR51	opcodes/frv-desc.h	/^ , H_SPR_MSR51 = 1331, H_SPR_MSR52 = 1332, H_SPR_MSR53 = 1333, H_SPR_MSR54 = 1334$/;"	e	enum:spr_names
H_SPR_MSR52	opcodes/frv-desc.h	/^ , H_SPR_MSR51 = 1331, H_SPR_MSR52 = 1332, H_SPR_MSR53 = 1333, H_SPR_MSR54 = 1334$/;"	e	enum:spr_names
H_SPR_MSR53	opcodes/frv-desc.h	/^ , H_SPR_MSR51 = 1331, H_SPR_MSR52 = 1332, H_SPR_MSR53 = 1333, H_SPR_MSR54 = 1334$/;"	e	enum:spr_names
H_SPR_MSR54	opcodes/frv-desc.h	/^ , H_SPR_MSR51 = 1331, H_SPR_MSR52 = 1332, H_SPR_MSR53 = 1333, H_SPR_MSR54 = 1334$/;"	e	enum:spr_names
H_SPR_MSR55	opcodes/frv-desc.h	/^ , H_SPR_MSR55 = 1335, H_SPR_MSR56 = 1336, H_SPR_MSR57 = 1337, H_SPR_MSR58 = 1338$/;"	e	enum:spr_names
H_SPR_MSR56	opcodes/frv-desc.h	/^ , H_SPR_MSR55 = 1335, H_SPR_MSR56 = 1336, H_SPR_MSR57 = 1337, H_SPR_MSR58 = 1338$/;"	e	enum:spr_names
H_SPR_MSR57	opcodes/frv-desc.h	/^ , H_SPR_MSR55 = 1335, H_SPR_MSR56 = 1336, H_SPR_MSR57 = 1337, H_SPR_MSR58 = 1338$/;"	e	enum:spr_names
H_SPR_MSR58	opcodes/frv-desc.h	/^ , H_SPR_MSR55 = 1335, H_SPR_MSR56 = 1336, H_SPR_MSR57 = 1337, H_SPR_MSR58 = 1338$/;"	e	enum:spr_names
H_SPR_MSR59	opcodes/frv-desc.h	/^ , H_SPR_MSR59 = 1339, H_SPR_MSR60 = 1340, H_SPR_MSR61 = 1341, H_SPR_MSR62 = 1342$/;"	e	enum:spr_names
H_SPR_MSR6	opcodes/frv-desc.h	/^ , H_SPR_MSR3 = 1283, H_SPR_MSR4 = 1284, H_SPR_MSR5 = 1285, H_SPR_MSR6 = 1286$/;"	e	enum:spr_names
H_SPR_MSR60	opcodes/frv-desc.h	/^ , H_SPR_MSR59 = 1339, H_SPR_MSR60 = 1340, H_SPR_MSR61 = 1341, H_SPR_MSR62 = 1342$/;"	e	enum:spr_names
H_SPR_MSR61	opcodes/frv-desc.h	/^ , H_SPR_MSR59 = 1339, H_SPR_MSR60 = 1340, H_SPR_MSR61 = 1341, H_SPR_MSR62 = 1342$/;"	e	enum:spr_names
H_SPR_MSR62	opcodes/frv-desc.h	/^ , H_SPR_MSR59 = 1339, H_SPR_MSR60 = 1340, H_SPR_MSR61 = 1341, H_SPR_MSR62 = 1342$/;"	e	enum:spr_names
H_SPR_MSR63	opcodes/frv-desc.h	/^ , H_SPR_MSR63 = 1343, H_SPR_MQOP0 = 1344, H_SPR_MQOP1 = 1346, H_SPR_MQOP2 = 1348$/;"	e	enum:spr_names
H_SPR_MSR7	opcodes/frv-desc.h	/^ , H_SPR_MSR7 = 1287, H_SPR_MSR8 = 1288, H_SPR_MSR9 = 1289, H_SPR_MSR10 = 1290$/;"	e	enum:spr_names
H_SPR_MSR8	opcodes/frv-desc.h	/^ , H_SPR_MSR7 = 1287, H_SPR_MSR8 = 1288, H_SPR_MSR9 = 1289, H_SPR_MSR10 = 1290$/;"	e	enum:spr_names
H_SPR_MSR9	opcodes/frv-desc.h	/^ , H_SPR_MSR7 = 1287, H_SPR_MSR8 = 1288, H_SPR_MSR9 = 1289, H_SPR_MSR10 = 1290$/;"	e	enum:spr_names
H_SPR_NECR	opcodes/frv-desc.h	/^ , H_SPR_NECR = 416, H_SPR_GNER0 = 432, H_SPR_GNER1 = 433, H_SPR_FNER0 = 434$/;"	e	enum:spr_names
H_SPR_NEEAR0	opcodes/frv-desc.h	/^ , H_SPR_NEEAR0 = 352, H_SPR_NEEAR1 = 353, H_SPR_NEEAR2 = 354, H_SPR_NEEAR3 = 355$/;"	e	enum:spr_names
H_SPR_NEEAR1	opcodes/frv-desc.h	/^ , H_SPR_NEEAR0 = 352, H_SPR_NEEAR1 = 353, H_SPR_NEEAR2 = 354, H_SPR_NEEAR3 = 355$/;"	e	enum:spr_names
H_SPR_NEEAR10	opcodes/frv-desc.h	/^ , H_SPR_NEEAR8 = 360, H_SPR_NEEAR9 = 361, H_SPR_NEEAR10 = 362, H_SPR_NEEAR11 = 363$/;"	e	enum:spr_names
H_SPR_NEEAR11	opcodes/frv-desc.h	/^ , H_SPR_NEEAR8 = 360, H_SPR_NEEAR9 = 361, H_SPR_NEEAR10 = 362, H_SPR_NEEAR11 = 363$/;"	e	enum:spr_names
H_SPR_NEEAR12	opcodes/frv-desc.h	/^ , H_SPR_NEEAR12 = 364, H_SPR_NEEAR13 = 365, H_SPR_NEEAR14 = 366, H_SPR_NEEAR15 = 367$/;"	e	enum:spr_names
H_SPR_NEEAR13	opcodes/frv-desc.h	/^ , H_SPR_NEEAR12 = 364, H_SPR_NEEAR13 = 365, H_SPR_NEEAR14 = 366, H_SPR_NEEAR15 = 367$/;"	e	enum:spr_names
H_SPR_NEEAR14	opcodes/frv-desc.h	/^ , H_SPR_NEEAR12 = 364, H_SPR_NEEAR13 = 365, H_SPR_NEEAR14 = 366, H_SPR_NEEAR15 = 367$/;"	e	enum:spr_names
H_SPR_NEEAR15	opcodes/frv-desc.h	/^ , H_SPR_NEEAR12 = 364, H_SPR_NEEAR13 = 365, H_SPR_NEEAR14 = 366, H_SPR_NEEAR15 = 367$/;"	e	enum:spr_names
H_SPR_NEEAR16	opcodes/frv-desc.h	/^ , H_SPR_NEEAR16 = 368, H_SPR_NEEAR17 = 369, H_SPR_NEEAR18 = 370, H_SPR_NEEAR19 = 371$/;"	e	enum:spr_names
H_SPR_NEEAR17	opcodes/frv-desc.h	/^ , H_SPR_NEEAR16 = 368, H_SPR_NEEAR17 = 369, H_SPR_NEEAR18 = 370, H_SPR_NEEAR19 = 371$/;"	e	enum:spr_names
H_SPR_NEEAR18	opcodes/frv-desc.h	/^ , H_SPR_NEEAR16 = 368, H_SPR_NEEAR17 = 369, H_SPR_NEEAR18 = 370, H_SPR_NEEAR19 = 371$/;"	e	enum:spr_names
H_SPR_NEEAR19	opcodes/frv-desc.h	/^ , H_SPR_NEEAR16 = 368, H_SPR_NEEAR17 = 369, H_SPR_NEEAR18 = 370, H_SPR_NEEAR19 = 371$/;"	e	enum:spr_names
H_SPR_NEEAR2	opcodes/frv-desc.h	/^ , H_SPR_NEEAR0 = 352, H_SPR_NEEAR1 = 353, H_SPR_NEEAR2 = 354, H_SPR_NEEAR3 = 355$/;"	e	enum:spr_names
H_SPR_NEEAR20	opcodes/frv-desc.h	/^ , H_SPR_NEEAR20 = 372, H_SPR_NEEAR21 = 373, H_SPR_NEEAR22 = 374, H_SPR_NEEAR23 = 375$/;"	e	enum:spr_names
H_SPR_NEEAR21	opcodes/frv-desc.h	/^ , H_SPR_NEEAR20 = 372, H_SPR_NEEAR21 = 373, H_SPR_NEEAR22 = 374, H_SPR_NEEAR23 = 375$/;"	e	enum:spr_names
H_SPR_NEEAR22	opcodes/frv-desc.h	/^ , H_SPR_NEEAR20 = 372, H_SPR_NEEAR21 = 373, H_SPR_NEEAR22 = 374, H_SPR_NEEAR23 = 375$/;"	e	enum:spr_names
H_SPR_NEEAR23	opcodes/frv-desc.h	/^ , H_SPR_NEEAR20 = 372, H_SPR_NEEAR21 = 373, H_SPR_NEEAR22 = 374, H_SPR_NEEAR23 = 375$/;"	e	enum:spr_names
H_SPR_NEEAR24	opcodes/frv-desc.h	/^ , H_SPR_NEEAR24 = 376, H_SPR_NEEAR25 = 377, H_SPR_NEEAR26 = 378, H_SPR_NEEAR27 = 379$/;"	e	enum:spr_names
H_SPR_NEEAR25	opcodes/frv-desc.h	/^ , H_SPR_NEEAR24 = 376, H_SPR_NEEAR25 = 377, H_SPR_NEEAR26 = 378, H_SPR_NEEAR27 = 379$/;"	e	enum:spr_names
H_SPR_NEEAR26	opcodes/frv-desc.h	/^ , H_SPR_NEEAR24 = 376, H_SPR_NEEAR25 = 377, H_SPR_NEEAR26 = 378, H_SPR_NEEAR27 = 379$/;"	e	enum:spr_names
H_SPR_NEEAR27	opcodes/frv-desc.h	/^ , H_SPR_NEEAR24 = 376, H_SPR_NEEAR25 = 377, H_SPR_NEEAR26 = 378, H_SPR_NEEAR27 = 379$/;"	e	enum:spr_names
H_SPR_NEEAR28	opcodes/frv-desc.h	/^ , H_SPR_NEEAR28 = 380, H_SPR_NEEAR29 = 381, H_SPR_NEEAR30 = 382, H_SPR_NEEAR31 = 383$/;"	e	enum:spr_names
H_SPR_NEEAR29	opcodes/frv-desc.h	/^ , H_SPR_NEEAR28 = 380, H_SPR_NEEAR29 = 381, H_SPR_NEEAR30 = 382, H_SPR_NEEAR31 = 383$/;"	e	enum:spr_names
H_SPR_NEEAR3	opcodes/frv-desc.h	/^ , H_SPR_NEEAR0 = 352, H_SPR_NEEAR1 = 353, H_SPR_NEEAR2 = 354, H_SPR_NEEAR3 = 355$/;"	e	enum:spr_names
H_SPR_NEEAR30	opcodes/frv-desc.h	/^ , H_SPR_NEEAR28 = 380, H_SPR_NEEAR29 = 381, H_SPR_NEEAR30 = 382, H_SPR_NEEAR31 = 383$/;"	e	enum:spr_names
H_SPR_NEEAR31	opcodes/frv-desc.h	/^ , H_SPR_NEEAR28 = 380, H_SPR_NEEAR29 = 381, H_SPR_NEEAR30 = 382, H_SPR_NEEAR31 = 383$/;"	e	enum:spr_names
H_SPR_NEEAR4	opcodes/frv-desc.h	/^ , H_SPR_NEEAR4 = 356, H_SPR_NEEAR5 = 357, H_SPR_NEEAR6 = 358, H_SPR_NEEAR7 = 359$/;"	e	enum:spr_names
H_SPR_NEEAR5	opcodes/frv-desc.h	/^ , H_SPR_NEEAR4 = 356, H_SPR_NEEAR5 = 357, H_SPR_NEEAR6 = 358, H_SPR_NEEAR7 = 359$/;"	e	enum:spr_names
H_SPR_NEEAR6	opcodes/frv-desc.h	/^ , H_SPR_NEEAR4 = 356, H_SPR_NEEAR5 = 357, H_SPR_NEEAR6 = 358, H_SPR_NEEAR7 = 359$/;"	e	enum:spr_names
H_SPR_NEEAR7	opcodes/frv-desc.h	/^ , H_SPR_NEEAR4 = 356, H_SPR_NEEAR5 = 357, H_SPR_NEEAR6 = 358, H_SPR_NEEAR7 = 359$/;"	e	enum:spr_names
H_SPR_NEEAR8	opcodes/frv-desc.h	/^ , H_SPR_NEEAR8 = 360, H_SPR_NEEAR9 = 361, H_SPR_NEEAR10 = 362, H_SPR_NEEAR11 = 363$/;"	e	enum:spr_names
H_SPR_NEEAR9	opcodes/frv-desc.h	/^ , H_SPR_NEEAR8 = 360, H_SPR_NEEAR9 = 361, H_SPR_NEEAR10 = 362, H_SPR_NEEAR11 = 363$/;"	e	enum:spr_names
H_SPR_NESR0	opcodes/frv-desc.h	/^ , H_SPR_NESR0 = 384, H_SPR_NESR1 = 385, H_SPR_NESR2 = 386, H_SPR_NESR3 = 387$/;"	e	enum:spr_names
H_SPR_NESR1	opcodes/frv-desc.h	/^ , H_SPR_NESR0 = 384, H_SPR_NESR1 = 385, H_SPR_NESR2 = 386, H_SPR_NESR3 = 387$/;"	e	enum:spr_names
H_SPR_NESR10	opcodes/frv-desc.h	/^ , H_SPR_NESR8 = 392, H_SPR_NESR9 = 393, H_SPR_NESR10 = 394, H_SPR_NESR11 = 395$/;"	e	enum:spr_names
H_SPR_NESR11	opcodes/frv-desc.h	/^ , H_SPR_NESR8 = 392, H_SPR_NESR9 = 393, H_SPR_NESR10 = 394, H_SPR_NESR11 = 395$/;"	e	enum:spr_names
H_SPR_NESR12	opcodes/frv-desc.h	/^ , H_SPR_NESR12 = 396, H_SPR_NESR13 = 397, H_SPR_NESR14 = 398, H_SPR_NESR15 = 399$/;"	e	enum:spr_names
H_SPR_NESR13	opcodes/frv-desc.h	/^ , H_SPR_NESR12 = 396, H_SPR_NESR13 = 397, H_SPR_NESR14 = 398, H_SPR_NESR15 = 399$/;"	e	enum:spr_names
H_SPR_NESR14	opcodes/frv-desc.h	/^ , H_SPR_NESR12 = 396, H_SPR_NESR13 = 397, H_SPR_NESR14 = 398, H_SPR_NESR15 = 399$/;"	e	enum:spr_names
H_SPR_NESR15	opcodes/frv-desc.h	/^ , H_SPR_NESR12 = 396, H_SPR_NESR13 = 397, H_SPR_NESR14 = 398, H_SPR_NESR15 = 399$/;"	e	enum:spr_names
H_SPR_NESR16	opcodes/frv-desc.h	/^ , H_SPR_NESR16 = 400, H_SPR_NESR17 = 401, H_SPR_NESR18 = 402, H_SPR_NESR19 = 403$/;"	e	enum:spr_names
H_SPR_NESR17	opcodes/frv-desc.h	/^ , H_SPR_NESR16 = 400, H_SPR_NESR17 = 401, H_SPR_NESR18 = 402, H_SPR_NESR19 = 403$/;"	e	enum:spr_names
H_SPR_NESR18	opcodes/frv-desc.h	/^ , H_SPR_NESR16 = 400, H_SPR_NESR17 = 401, H_SPR_NESR18 = 402, H_SPR_NESR19 = 403$/;"	e	enum:spr_names
H_SPR_NESR19	opcodes/frv-desc.h	/^ , H_SPR_NESR16 = 400, H_SPR_NESR17 = 401, H_SPR_NESR18 = 402, H_SPR_NESR19 = 403$/;"	e	enum:spr_names
H_SPR_NESR2	opcodes/frv-desc.h	/^ , H_SPR_NESR0 = 384, H_SPR_NESR1 = 385, H_SPR_NESR2 = 386, H_SPR_NESR3 = 387$/;"	e	enum:spr_names
H_SPR_NESR20	opcodes/frv-desc.h	/^ , H_SPR_NESR20 = 404, H_SPR_NESR21 = 405, H_SPR_NESR22 = 406, H_SPR_NESR23 = 407$/;"	e	enum:spr_names
H_SPR_NESR21	opcodes/frv-desc.h	/^ , H_SPR_NESR20 = 404, H_SPR_NESR21 = 405, H_SPR_NESR22 = 406, H_SPR_NESR23 = 407$/;"	e	enum:spr_names
H_SPR_NESR22	opcodes/frv-desc.h	/^ , H_SPR_NESR20 = 404, H_SPR_NESR21 = 405, H_SPR_NESR22 = 406, H_SPR_NESR23 = 407$/;"	e	enum:spr_names
H_SPR_NESR23	opcodes/frv-desc.h	/^ , H_SPR_NESR20 = 404, H_SPR_NESR21 = 405, H_SPR_NESR22 = 406, H_SPR_NESR23 = 407$/;"	e	enum:spr_names
H_SPR_NESR24	opcodes/frv-desc.h	/^ , H_SPR_NESR24 = 408, H_SPR_NESR25 = 409, H_SPR_NESR26 = 410, H_SPR_NESR27 = 411$/;"	e	enum:spr_names
H_SPR_NESR25	opcodes/frv-desc.h	/^ , H_SPR_NESR24 = 408, H_SPR_NESR25 = 409, H_SPR_NESR26 = 410, H_SPR_NESR27 = 411$/;"	e	enum:spr_names
H_SPR_NESR26	opcodes/frv-desc.h	/^ , H_SPR_NESR24 = 408, H_SPR_NESR25 = 409, H_SPR_NESR26 = 410, H_SPR_NESR27 = 411$/;"	e	enum:spr_names
H_SPR_NESR27	opcodes/frv-desc.h	/^ , H_SPR_NESR24 = 408, H_SPR_NESR25 = 409, H_SPR_NESR26 = 410, H_SPR_NESR27 = 411$/;"	e	enum:spr_names
H_SPR_NESR28	opcodes/frv-desc.h	/^ , H_SPR_NESR28 = 412, H_SPR_NESR29 = 413, H_SPR_NESR30 = 414, H_SPR_NESR31 = 415$/;"	e	enum:spr_names
H_SPR_NESR29	opcodes/frv-desc.h	/^ , H_SPR_NESR28 = 412, H_SPR_NESR29 = 413, H_SPR_NESR30 = 414, H_SPR_NESR31 = 415$/;"	e	enum:spr_names
H_SPR_NESR3	opcodes/frv-desc.h	/^ , H_SPR_NESR0 = 384, H_SPR_NESR1 = 385, H_SPR_NESR2 = 386, H_SPR_NESR3 = 387$/;"	e	enum:spr_names
H_SPR_NESR30	opcodes/frv-desc.h	/^ , H_SPR_NESR28 = 412, H_SPR_NESR29 = 413, H_SPR_NESR30 = 414, H_SPR_NESR31 = 415$/;"	e	enum:spr_names
H_SPR_NESR31	opcodes/frv-desc.h	/^ , H_SPR_NESR28 = 412, H_SPR_NESR29 = 413, H_SPR_NESR30 = 414, H_SPR_NESR31 = 415$/;"	e	enum:spr_names
H_SPR_NESR4	opcodes/frv-desc.h	/^ , H_SPR_NESR4 = 388, H_SPR_NESR5 = 389, H_SPR_NESR6 = 390, H_SPR_NESR7 = 391$/;"	e	enum:spr_names
H_SPR_NESR5	opcodes/frv-desc.h	/^ , H_SPR_NESR4 = 388, H_SPR_NESR5 = 389, H_SPR_NESR6 = 390, H_SPR_NESR7 = 391$/;"	e	enum:spr_names
H_SPR_NESR6	opcodes/frv-desc.h	/^ , H_SPR_NESR4 = 388, H_SPR_NESR5 = 389, H_SPR_NESR6 = 390, H_SPR_NESR7 = 391$/;"	e	enum:spr_names
H_SPR_NESR7	opcodes/frv-desc.h	/^ , H_SPR_NESR4 = 388, H_SPR_NESR5 = 389, H_SPR_NESR6 = 390, H_SPR_NESR7 = 391$/;"	e	enum:spr_names
H_SPR_NESR8	opcodes/frv-desc.h	/^ , H_SPR_NESR8 = 392, H_SPR_NESR9 = 393, H_SPR_NESR10 = 394, H_SPR_NESR11 = 395$/;"	e	enum:spr_names
H_SPR_NESR9	opcodes/frv-desc.h	/^ , H_SPR_NESR8 = 392, H_SPR_NESR9 = 393, H_SPR_NESR10 = 394, H_SPR_NESR11 = 395$/;"	e	enum:spr_names
H_SPR_NMAR	opcodes/frv-desc.h	/^ , H_SPR_NMAR = 2050, H_SPR_BTBR = 2051, H_SPR_IBAR0 = 2052, H_SPR_IBAR1 = 2053$/;"	e	enum:spr_names
H_SPR_PCSR	opcodes/frv-desc.h	/^  H_SPR_PSR = 0, H_SPR_PCSR = 1, H_SPR_BPCSR = 2, H_SPR_TBR = 3$/;"	e	enum:spr_names
H_SPR_PSR	opcodes/frv-desc.h	/^  H_SPR_PSR = 0, H_SPR_PCSR = 1, H_SPR_BPCSR = 2, H_SPR_TBR = 3$/;"	e	enum:spr_names
H_SPR_SCR0	opcodes/frv-desc.h	/^ , H_SPR_SR1 = 769, H_SPR_SR2 = 770, H_SPR_SR3 = 771, H_SPR_SCR0 = 832$/;"	e	enum:spr_names
H_SPR_SCR1	opcodes/frv-desc.h	/^ , H_SPR_SCR1 = 833, H_SPR_SCR2 = 834, H_SPR_SCR3 = 835, H_SPR_FSR0 = 1024$/;"	e	enum:spr_names
H_SPR_SCR2	opcodes/frv-desc.h	/^ , H_SPR_SCR1 = 833, H_SPR_SCR2 = 834, H_SPR_SCR3 = 835, H_SPR_FSR0 = 1024$/;"	e	enum:spr_names
H_SPR_SCR3	opcodes/frv-desc.h	/^ , H_SPR_SCR1 = 833, H_SPR_SCR2 = 834, H_SPR_SCR3 = 835, H_SPR_FSR0 = 1024$/;"	e	enum:spr_names
H_SPR_SLDR	opcodes/frv-desc.h	/^ , H_SPR_MBSTR1 = 2360, H_SPR_SLPR = 2368, H_SPR_SLDR = 2369, H_SPR_SLHSR = 2370$/;"	e	enum:spr_names
H_SPR_SLHSR	opcodes/frv-desc.h	/^ , H_SPR_MBSTR1 = 2360, H_SPR_SLPR = 2368, H_SPR_SLDR = 2369, H_SPR_SLHSR = 2370$/;"	e	enum:spr_names
H_SPR_SLPR	opcodes/frv-desc.h	/^ , H_SPR_MBSTR1 = 2360, H_SPR_SLPR = 2368, H_SPR_SLDR = 2369, H_SPR_SLHSR = 2370$/;"	e	enum:spr_names
H_SPR_SLTR	opcodes/frv-desc.h	/^ , H_SPR_SLTR = 2371, H_SPR_SLWR = 2372, H_SPR_IHSR8 = 3848, H_SPR_IHSR9 = 3849$/;"	e	enum:spr_names
H_SPR_SLWR	opcodes/frv-desc.h	/^ , H_SPR_SLTR = 2371, H_SPR_SLWR = 2372, H_SPR_IHSR8 = 3848, H_SPR_IHSR9 = 3849$/;"	e	enum:spr_names
H_SPR_SR0	opcodes/frv-desc.h	/^ , H_SPR_EIR31 = 671, H_SPR_ESFR0 = 672, H_SPR_ESFR1 = 673, H_SPR_SR0 = 768$/;"	e	enum:spr_names
H_SPR_SR1	opcodes/frv-desc.h	/^ , H_SPR_SR1 = 769, H_SPR_SR2 = 770, H_SPR_SR3 = 771, H_SPR_SCR0 = 832$/;"	e	enum:spr_names
H_SPR_SR2	opcodes/frv-desc.h	/^ , H_SPR_SR1 = 769, H_SPR_SR2 = 770, H_SPR_SR3 = 771, H_SPR_SCR0 = 832$/;"	e	enum:spr_names
H_SPR_SR3	opcodes/frv-desc.h	/^ , H_SPR_SR1 = 769, H_SPR_SR2 = 770, H_SPR_SR3 = 771, H_SPR_SCR0 = 832$/;"	e	enum:spr_names
H_SPR_STBAR	opcodes/frv-desc.h	/^ , H_SPR_DAMPR63 = 1919, H_SPR_AMCR = 1920, H_SPR_STBAR = 1921, H_SPR_MMCR = 1922$/;"	e	enum:spr_names
H_SPR_TBR	opcodes/frv-desc.h	/^  H_SPR_PSR = 0, H_SPR_PCSR = 1, H_SPR_BPCSR = 2, H_SPR_TBR = 3$/;"	e	enum:spr_names
H_SPR_TIMERD	opcodes/frv-desc.h	/^ , H_SPR_TIMERL = 1953, H_SPR_TIMERD = 1954, H_SPR_DCR = 2048, H_SPR_BRR = 2049$/;"	e	enum:spr_names
H_SPR_TIMERH	opcodes/frv-desc.h	/^ , H_SPR_TPLR = 1938, H_SPR_TPPR = 1939, H_SPR_TPXR = 1940, H_SPR_TIMERH = 1952$/;"	e	enum:spr_names
H_SPR_TIMERL	opcodes/frv-desc.h	/^ , H_SPR_TIMERL = 1953, H_SPR_TIMERD = 1954, H_SPR_DCR = 2048, H_SPR_BRR = 2049$/;"	e	enum:spr_names
H_SPR_TPLR	opcodes/frv-desc.h	/^ , H_SPR_TPLR = 1938, H_SPR_TPPR = 1939, H_SPR_TPXR = 1940, H_SPR_TIMERH = 1952$/;"	e	enum:spr_names
H_SPR_TPPR	opcodes/frv-desc.h	/^ , H_SPR_TPLR = 1938, H_SPR_TPPR = 1939, H_SPR_TPXR = 1940, H_SPR_TIMERH = 1952$/;"	e	enum:spr_names
H_SPR_TPXR	opcodes/frv-desc.h	/^ , H_SPR_TPLR = 1938, H_SPR_TPPR = 1939, H_SPR_TPXR = 1940, H_SPR_TIMERH = 1952$/;"	e	enum:spr_names
H_SPR_TTBR	opcodes/frv-desc.h	/^ , H_SPR_IAMVR1 = 1925, H_SPR_DAMVR1 = 1927, H_SPR_CXNR = 1936, H_SPR_TTBR = 1937$/;"	e	enum:spr_names
H_SR_BZ	sim/cris/cris-desc.h	/^  H_SR_BZ = 0, H_SR_PID = 2, H_SR_SRS = 3, H_SR_WZ = 4$/;"	e	enum:p_names_v32
H_SR_CCS	sim/cris/cris-desc.h	/^ , H_SR_EBP = 9, H_SR_ERP = 10, H_SR_NRP = 12, H_SR_CCS = 13$/;"	e	enum:p_names_v32
H_SR_DZ	sim/cris/cris-desc.h	/^ , H_SR_EXS = 5, H_SR_EDA = 6, H_SR_MOF = 7, H_SR_DZ = 8$/;"	e	enum:p_names_v32
H_SR_EBP	sim/cris/cris-desc.h	/^ , H_SR_EBP = 9, H_SR_ERP = 10, H_SR_NRP = 12, H_SR_CCS = 13$/;"	e	enum:p_names_v32
H_SR_EDA	sim/cris/cris-desc.h	/^ , H_SR_EXS = 5, H_SR_EDA = 6, H_SR_MOF = 7, H_SR_DZ = 8$/;"	e	enum:p_names_v32
H_SR_ERP	sim/cris/cris-desc.h	/^ , H_SR_EBP = 9, H_SR_ERP = 10, H_SR_NRP = 12, H_SR_CCS = 13$/;"	e	enum:p_names_v32
H_SR_EXS	sim/cris/cris-desc.h	/^ , H_SR_EXS = 5, H_SR_EDA = 6, H_SR_MOF = 7, H_SR_DZ = 8$/;"	e	enum:p_names_v32
H_SR_MOF	sim/cris/cris-desc.h	/^ , H_SR_EXS = 5, H_SR_EDA = 6, H_SR_MOF = 7, H_SR_DZ = 8$/;"	e	enum:p_names_v32
H_SR_NRP	sim/cris/cris-desc.h	/^ , H_SR_EBP = 9, H_SR_ERP = 10, H_SR_NRP = 12, H_SR_CCS = 13$/;"	e	enum:p_names_v32
H_SR_P0	sim/cris/cris-desc.h	/^ , H_SR_P0 = 0, H_SR_P1 = 1, H_SR_P2 = 2, H_SR_P3 = 3$/;"	e	enum:p_names_v32
H_SR_P1	sim/cris/cris-desc.h	/^ , H_SR_P0 = 0, H_SR_P1 = 1, H_SR_P2 = 2, H_SR_P3 = 3$/;"	e	enum:p_names_v32
H_SR_P10	sim/cris/cris-desc.h	/^ , H_SR_P8 = 8, H_SR_P9 = 9, H_SR_P10 = 10, H_SR_P11 = 11$/;"	e	enum:p_names_v32
H_SR_P11	sim/cris/cris-desc.h	/^ , H_SR_P8 = 8, H_SR_P9 = 9, H_SR_P10 = 10, H_SR_P11 = 11$/;"	e	enum:p_names_v32
H_SR_P12	sim/cris/cris-desc.h	/^ , H_SR_P12 = 12, H_SR_P13 = 13, H_SR_P14 = 14$/;"	e	enum:p_names_v32
H_SR_P13	sim/cris/cris-desc.h	/^ , H_SR_P12 = 12, H_SR_P13 = 13, H_SR_P14 = 14$/;"	e	enum:p_names_v32
H_SR_P14	sim/cris/cris-desc.h	/^ , H_SR_P12 = 12, H_SR_P13 = 13, H_SR_P14 = 14$/;"	e	enum:p_names_v32
H_SR_P2	sim/cris/cris-desc.h	/^ , H_SR_P0 = 0, H_SR_P1 = 1, H_SR_P2 = 2, H_SR_P3 = 3$/;"	e	enum:p_names_v32
H_SR_P3	sim/cris/cris-desc.h	/^ , H_SR_P0 = 0, H_SR_P1 = 1, H_SR_P2 = 2, H_SR_P3 = 3$/;"	e	enum:p_names_v32
H_SR_P4	sim/cris/cris-desc.h	/^ , H_SR_P4 = 4, H_SR_P5 = 5, H_SR_P6 = 6, H_SR_P7 = 7$/;"	e	enum:p_names_v32
H_SR_P5	sim/cris/cris-desc.h	/^ , H_SR_P4 = 4, H_SR_P5 = 5, H_SR_P6 = 6, H_SR_P7 = 7$/;"	e	enum:p_names_v32
H_SR_P6	sim/cris/cris-desc.h	/^ , H_SR_P4 = 4, H_SR_P5 = 5, H_SR_P6 = 6, H_SR_P7 = 7$/;"	e	enum:p_names_v32
H_SR_P7	sim/cris/cris-desc.h	/^ , H_SR_P4 = 4, H_SR_P5 = 5, H_SR_P6 = 6, H_SR_P7 = 7$/;"	e	enum:p_names_v32
H_SR_P8	sim/cris/cris-desc.h	/^ , H_SR_P8 = 8, H_SR_P9 = 9, H_SR_P10 = 10, H_SR_P11 = 11$/;"	e	enum:p_names_v32
H_SR_P9	sim/cris/cris-desc.h	/^ , H_SR_P8 = 8, H_SR_P9 = 9, H_SR_P10 = 10, H_SR_P11 = 11$/;"	e	enum:p_names_v32
H_SR_PID	sim/cris/cris-desc.h	/^  H_SR_BZ = 0, H_SR_PID = 2, H_SR_SRS = 3, H_SR_WZ = 4$/;"	e	enum:p_names_v32
H_SR_PRE_V32_BAR	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_BAR = 12, H_SR_PRE_V32_DCCR = 13, H_SR_PRE_V32_BRP = 14, H_SR_PRE_V32_USP = 15$/;"	e	enum:p_names_v10
H_SR_PRE_V32_BRP	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_BAR = 12, H_SR_PRE_V32_DCCR = 13, H_SR_PRE_V32_BRP = 14, H_SR_PRE_V32_USP = 15$/;"	e	enum:p_names_v10
H_SR_PRE_V32_CCR	sim/cris/cris-desc.h	/^  H_SR_PRE_V32_CCR = 5, H_SR_PRE_V32_MOF = 7, H_SR_PRE_V32_IBR = 9, H_SR_PRE_V32_IRP = 10$/;"	e	enum:p_names_v10
H_SR_PRE_V32_DCCR	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_BAR = 12, H_SR_PRE_V32_DCCR = 13, H_SR_PRE_V32_BRP = 14, H_SR_PRE_V32_USP = 15$/;"	e	enum:p_names_v10
H_SR_PRE_V32_IBR	sim/cris/cris-desc.h	/^  H_SR_PRE_V32_CCR = 5, H_SR_PRE_V32_MOF = 7, H_SR_PRE_V32_IBR = 9, H_SR_PRE_V32_IRP = 10$/;"	e	enum:p_names_v10
H_SR_PRE_V32_IRP	sim/cris/cris-desc.h	/^  H_SR_PRE_V32_CCR = 5, H_SR_PRE_V32_MOF = 7, H_SR_PRE_V32_IBR = 9, H_SR_PRE_V32_IRP = 10$/;"	e	enum:p_names_v10
H_SR_PRE_V32_MOF	sim/cris/cris-desc.h	/^  H_SR_PRE_V32_CCR = 5, H_SR_PRE_V32_MOF = 7, H_SR_PRE_V32_IBR = 9, H_SR_PRE_V32_IRP = 10$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P0	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_VR = 1, H_SR_PRE_V32_SRP = 11, H_SR_PRE_V32_P0 = 0, H_SR_PRE_V32_P1 = 1$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P1	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_VR = 1, H_SR_PRE_V32_SRP = 11, H_SR_PRE_V32_P0 = 0, H_SR_PRE_V32_P1 = 1$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P10	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P10 = 10, H_SR_PRE_V32_P11 = 11, H_SR_PRE_V32_P12 = 12, H_SR_PRE_V32_P13 = 13$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P11	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P10 = 10, H_SR_PRE_V32_P11 = 11, H_SR_PRE_V32_P12 = 12, H_SR_PRE_V32_P13 = 13$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P12	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P10 = 10, H_SR_PRE_V32_P11 = 11, H_SR_PRE_V32_P12 = 12, H_SR_PRE_V32_P13 = 13$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P13	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P10 = 10, H_SR_PRE_V32_P11 = 11, H_SR_PRE_V32_P12 = 12, H_SR_PRE_V32_P13 = 13$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P14	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P14 = 14$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P2	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P2 = 2, H_SR_PRE_V32_P3 = 3, H_SR_PRE_V32_P4 = 4, H_SR_PRE_V32_P5 = 5$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P3	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P2 = 2, H_SR_PRE_V32_P3 = 3, H_SR_PRE_V32_P4 = 4, H_SR_PRE_V32_P5 = 5$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P4	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P2 = 2, H_SR_PRE_V32_P3 = 3, H_SR_PRE_V32_P4 = 4, H_SR_PRE_V32_P5 = 5$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P5	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P2 = 2, H_SR_PRE_V32_P3 = 3, H_SR_PRE_V32_P4 = 4, H_SR_PRE_V32_P5 = 5$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P6	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P6 = 6, H_SR_PRE_V32_P7 = 7, H_SR_PRE_V32_P8 = 8, H_SR_PRE_V32_P9 = 9$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P7	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P6 = 6, H_SR_PRE_V32_P7 = 7, H_SR_PRE_V32_P8 = 8, H_SR_PRE_V32_P9 = 9$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P8	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P6 = 6, H_SR_PRE_V32_P7 = 7, H_SR_PRE_V32_P8 = 8, H_SR_PRE_V32_P9 = 9$/;"	e	enum:p_names_v10
H_SR_PRE_V32_P9	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_P6 = 6, H_SR_PRE_V32_P7 = 7, H_SR_PRE_V32_P8 = 8, H_SR_PRE_V32_P9 = 9$/;"	e	enum:p_names_v10
H_SR_PRE_V32_SRP	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_VR = 1, H_SR_PRE_V32_SRP = 11, H_SR_PRE_V32_P0 = 0, H_SR_PRE_V32_P1 = 1$/;"	e	enum:p_names_v10
H_SR_PRE_V32_USP	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_BAR = 12, H_SR_PRE_V32_DCCR = 13, H_SR_PRE_V32_BRP = 14, H_SR_PRE_V32_USP = 15$/;"	e	enum:p_names_v10
H_SR_PRE_V32_VR	sim/cris/cris-desc.h	/^ , H_SR_PRE_V32_VR = 1, H_SR_PRE_V32_SRP = 11, H_SR_PRE_V32_P0 = 0, H_SR_PRE_V32_P1 = 1$/;"	e	enum:p_names_v10
H_SR_SPC	sim/cris/cris-desc.h	/^ , H_SR_USP = 14, H_SR_SPC = 15, H_SR_VR = 1, H_SR_SRP = 11$/;"	e	enum:p_names_v32
H_SR_SRP	sim/cris/cris-desc.h	/^ , H_SR_USP = 14, H_SR_SPC = 15, H_SR_VR = 1, H_SR_SRP = 11$/;"	e	enum:p_names_v32
H_SR_SRS	sim/cris/cris-desc.h	/^  H_SR_BZ = 0, H_SR_PID = 2, H_SR_SRS = 3, H_SR_WZ = 4$/;"	e	enum:p_names_v32
H_SR_USP	sim/cris/cris-desc.h	/^ , H_SR_USP = 14, H_SR_SPC = 15, H_SR_VR = 1, H_SR_SRP = 11$/;"	e	enum:p_names_v32
H_SR_V32_BZ	sim/cris/cris-desc.h	/^  H_SR_V32_BZ = 0, H_SR_V32_PID = 2, H_SR_V32_SRS = 3, H_SR_V32_WZ = 4$/;"	e	enum:p_names_v32_x
H_SR_V32_CCS	sim/cris/cris-desc.h	/^ , H_SR_V32_EBP = 9, H_SR_V32_ERP = 10, H_SR_V32_NRP = 12, H_SR_V32_CCS = 13$/;"	e	enum:p_names_v32_x
H_SR_V32_DZ	sim/cris/cris-desc.h	/^ , H_SR_V32_EXS = 5, H_SR_V32_EDA = 6, H_SR_V32_MOF = 7, H_SR_V32_DZ = 8$/;"	e	enum:p_names_v32_x
H_SR_V32_EBP	sim/cris/cris-desc.h	/^ , H_SR_V32_EBP = 9, H_SR_V32_ERP = 10, H_SR_V32_NRP = 12, H_SR_V32_CCS = 13$/;"	e	enum:p_names_v32_x
H_SR_V32_EDA	sim/cris/cris-desc.h	/^ , H_SR_V32_EXS = 5, H_SR_V32_EDA = 6, H_SR_V32_MOF = 7, H_SR_V32_DZ = 8$/;"	e	enum:p_names_v32_x
H_SR_V32_ERP	sim/cris/cris-desc.h	/^ , H_SR_V32_EBP = 9, H_SR_V32_ERP = 10, H_SR_V32_NRP = 12, H_SR_V32_CCS = 13$/;"	e	enum:p_names_v32_x
H_SR_V32_EXS	sim/cris/cris-desc.h	/^ , H_SR_V32_EXS = 5, H_SR_V32_EDA = 6, H_SR_V32_MOF = 7, H_SR_V32_DZ = 8$/;"	e	enum:p_names_v32_x
H_SR_V32_MOF	sim/cris/cris-desc.h	/^ , H_SR_V32_EXS = 5, H_SR_V32_EDA = 6, H_SR_V32_MOF = 7, H_SR_V32_DZ = 8$/;"	e	enum:p_names_v32_x
H_SR_V32_NRP	sim/cris/cris-desc.h	/^ , H_SR_V32_EBP = 9, H_SR_V32_ERP = 10, H_SR_V32_NRP = 12, H_SR_V32_CCS = 13$/;"	e	enum:p_names_v32_x
H_SR_V32_P0	sim/cris/cris-desc.h	/^ , H_SR_V32_P0 = 0, H_SR_V32_P1 = 1, H_SR_V32_P2 = 2, H_SR_V32_P3 = 3$/;"	e	enum:p_names_v32_x
H_SR_V32_P1	sim/cris/cris-desc.h	/^ , H_SR_V32_P0 = 0, H_SR_V32_P1 = 1, H_SR_V32_P2 = 2, H_SR_V32_P3 = 3$/;"	e	enum:p_names_v32_x
H_SR_V32_P10	sim/cris/cris-desc.h	/^ , H_SR_V32_P8 = 8, H_SR_V32_P9 = 9, H_SR_V32_P10 = 10, H_SR_V32_P11 = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_P11	sim/cris/cris-desc.h	/^ , H_SR_V32_P8 = 8, H_SR_V32_P9 = 9, H_SR_V32_P10 = 10, H_SR_V32_P11 = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_P12	sim/cris/cris-desc.h	/^ , H_SR_V32_P12 = 12, H_SR_V32_P13 = 13, H_SR_V32_P14 = 14$/;"	e	enum:p_names_v32_x
H_SR_V32_P13	sim/cris/cris-desc.h	/^ , H_SR_V32_P12 = 12, H_SR_V32_P13 = 13, H_SR_V32_P14 = 14$/;"	e	enum:p_names_v32_x
H_SR_V32_P14	sim/cris/cris-desc.h	/^ , H_SR_V32_P12 = 12, H_SR_V32_P13 = 13, H_SR_V32_P14 = 14$/;"	e	enum:p_names_v32_x
H_SR_V32_P2	sim/cris/cris-desc.h	/^ , H_SR_V32_P0 = 0, H_SR_V32_P1 = 1, H_SR_V32_P2 = 2, H_SR_V32_P3 = 3$/;"	e	enum:p_names_v32_x
H_SR_V32_P3	sim/cris/cris-desc.h	/^ , H_SR_V32_P0 = 0, H_SR_V32_P1 = 1, H_SR_V32_P2 = 2, H_SR_V32_P3 = 3$/;"	e	enum:p_names_v32_x
H_SR_V32_P4	sim/cris/cris-desc.h	/^ , H_SR_V32_P4 = 4, H_SR_V32_P5 = 5, H_SR_V32_P6 = 6, H_SR_V32_P7 = 7$/;"	e	enum:p_names_v32_x
H_SR_V32_P5	sim/cris/cris-desc.h	/^ , H_SR_V32_P4 = 4, H_SR_V32_P5 = 5, H_SR_V32_P6 = 6, H_SR_V32_P7 = 7$/;"	e	enum:p_names_v32_x
H_SR_V32_P6	sim/cris/cris-desc.h	/^ , H_SR_V32_P4 = 4, H_SR_V32_P5 = 5, H_SR_V32_P6 = 6, H_SR_V32_P7 = 7$/;"	e	enum:p_names_v32_x
H_SR_V32_P7	sim/cris/cris-desc.h	/^ , H_SR_V32_P4 = 4, H_SR_V32_P5 = 5, H_SR_V32_P6 = 6, H_SR_V32_P7 = 7$/;"	e	enum:p_names_v32_x
H_SR_V32_P8	sim/cris/cris-desc.h	/^ , H_SR_V32_P8 = 8, H_SR_V32_P9 = 9, H_SR_V32_P10 = 10, H_SR_V32_P11 = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_P9	sim/cris/cris-desc.h	/^ , H_SR_V32_P8 = 8, H_SR_V32_P9 = 9, H_SR_V32_P10 = 10, H_SR_V32_P11 = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_PID	sim/cris/cris-desc.h	/^  H_SR_V32_BZ = 0, H_SR_V32_PID = 2, H_SR_V32_SRS = 3, H_SR_V32_WZ = 4$/;"	e	enum:p_names_v32_x
H_SR_V32_SPC	sim/cris/cris-desc.h	/^ , H_SR_V32_USP = 14, H_SR_V32_SPC = 15, H_SR_V32_VR = 1, H_SR_V32_SRP = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_SRP	sim/cris/cris-desc.h	/^ , H_SR_V32_USP = 14, H_SR_V32_SPC = 15, H_SR_V32_VR = 1, H_SR_V32_SRP = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_SRS	sim/cris/cris-desc.h	/^  H_SR_V32_BZ = 0, H_SR_V32_PID = 2, H_SR_V32_SRS = 3, H_SR_V32_WZ = 4$/;"	e	enum:p_names_v32_x
H_SR_V32_USP	sim/cris/cris-desc.h	/^ , H_SR_V32_USP = 14, H_SR_V32_SPC = 15, H_SR_V32_VR = 1, H_SR_V32_SRP = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_VR	sim/cris/cris-desc.h	/^ , H_SR_V32_USP = 14, H_SR_V32_SPC = 15, H_SR_V32_VR = 1, H_SR_V32_SRP = 11$/;"	e	enum:p_names_v32_x
H_SR_V32_WZ	sim/cris/cris-desc.h	/^  H_SR_V32_BZ = 0, H_SR_V32_PID = 2, H_SR_V32_SRS = 3, H_SR_V32_WZ = 4$/;"	e	enum:p_names_v32_x
H_SR_VR	sim/cris/cris-desc.h	/^ , H_SR_USP = 14, H_SR_SPC = 15, H_SR_VR = 1, H_SR_SRP = 11$/;"	e	enum:p_names_v32
H_SR_WZ	sim/cris/cris-desc.h	/^  H_SR_BZ = 0, H_SR_PID = 2, H_SR_SRS = 3, H_SR_WZ = 4$/;"	e	enum:p_names_v32
H_XF_XF0	sim/sh64/sh-desc.h	/^  H_XF_XF0, H_XF_XF1, H_XF_XF2, H_XF_XF3$/;"	e	enum:xf_names
H_XF_XF1	sim/sh64/sh-desc.h	/^  H_XF_XF0, H_XF_XF1, H_XF_XF2, H_XF_XF3$/;"	e	enum:xf_names
H_XF_XF10	sim/sh64/sh-desc.h	/^ , H_XF_XF8, H_XF_XF9, H_XF_XF10, H_XF_XF11$/;"	e	enum:xf_names
H_XF_XF11	sim/sh64/sh-desc.h	/^ , H_XF_XF8, H_XF_XF9, H_XF_XF10, H_XF_XF11$/;"	e	enum:xf_names
H_XF_XF12	sim/sh64/sh-desc.h	/^ , H_XF_XF12, H_XF_XF13, H_XF_XF14, H_XF_XF15$/;"	e	enum:xf_names
H_XF_XF13	sim/sh64/sh-desc.h	/^ , H_XF_XF12, H_XF_XF13, H_XF_XF14, H_XF_XF15$/;"	e	enum:xf_names
H_XF_XF14	sim/sh64/sh-desc.h	/^ , H_XF_XF12, H_XF_XF13, H_XF_XF14, H_XF_XF15$/;"	e	enum:xf_names
H_XF_XF15	sim/sh64/sh-desc.h	/^ , H_XF_XF12, H_XF_XF13, H_XF_XF14, H_XF_XF15$/;"	e	enum:xf_names
H_XF_XF2	sim/sh64/sh-desc.h	/^  H_XF_XF0, H_XF_XF1, H_XF_XF2, H_XF_XF3$/;"	e	enum:xf_names
H_XF_XF3	sim/sh64/sh-desc.h	/^  H_XF_XF0, H_XF_XF1, H_XF_XF2, H_XF_XF3$/;"	e	enum:xf_names
H_XF_XF4	sim/sh64/sh-desc.h	/^ , H_XF_XF4, H_XF_XF5, H_XF_XF6, H_XF_XF7$/;"	e	enum:xf_names
H_XF_XF5	sim/sh64/sh-desc.h	/^ , H_XF_XF4, H_XF_XF5, H_XF_XF6, H_XF_XF7$/;"	e	enum:xf_names
H_XF_XF6	sim/sh64/sh-desc.h	/^ , H_XF_XF4, H_XF_XF5, H_XF_XF6, H_XF_XF7$/;"	e	enum:xf_names
H_XF_XF7	sim/sh64/sh-desc.h	/^ , H_XF_XF4, H_XF_XF5, H_XF_XF6, H_XF_XF7$/;"	e	enum:xf_names
H_XF_XF8	sim/sh64/sh-desc.h	/^ , H_XF_XF8, H_XF_XF9, H_XF_XF10, H_XF_XF11$/;"	e	enum:xf_names
H_XF_XF9	sim/sh64/sh-desc.h	/^ , H_XF_XF8, H_XF_XF9, H_XF_XF10, H_XF_XF11$/;"	e	enum:xf_names
Handle_Load_Double	sim/arm/armemu.c	/^Handle_Load_Double (ARMul_State * state, ARMword instr)$/;"	f	file:
Handle_Store_Double	sim/arm/armemu.c	/^Handle_Store_Double (ARMul_State * state, ARMword instr)$/;"	f	file:
HasDebugInfo	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public bool HasDebugInfo { get { return 0 != (_flags & 0x100); } }$/;"	p	class:DotZLib.Info
HighBitSet	bfd/peXXigen.c	98;"	d	file:
HighNumber	include/coff/pe.h	/^    char HighNumber[2];         \/* High bits of COMDAT associated sec.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
Hist_print	gdb/top.c	1726;"	d	file:
Holder	gdb/testsuite/gdb.cp/ptype-flags.cc	/^class Holder : public Base<T>$/;"	c	file:
Hqual	sim/arm/iwmmxt.c	125;"	d	file:
I	gdb/ia64-tdep.c	/^  I,			\/* Non-ALU integer; I-unit *\/$/;"	e	enum:instruction_type	file:
I	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	e	enum:e	file:
I	gdb/testsuite/gdb.cp/koenig.cc	/^namespace I$/;"	n	file:
I	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace I{ int x; }$/;"	n	file:
I	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace I$/;"	n	file:
I	gdb/testsuite/gdb.cp/operator.cc	/^namespace I$/;"	n	file:
I	gdb/testsuite/gdb.guile/scm-type.c	/^template<typename T, int I, int C::*MP>$/;"	v
I	gdb/testsuite/gdb.python/py-type.c	/^template<typename T, int I, int C::*MP>$/;"	v
I	opcodes/ia64-opc-i.c	25;"	d	file:
I	opcodes/ia64-opc-i.c	289;"	d	file:
I	opcodes/loongarch-coder.c	/^I (char esc_ch1 ATTRIBUTE_UNUSED,$/;"	f	file:
I	sim/bfin/arch.h	38;"	d
I	sim/bfin/arch.h	40;"	d
I	sim/bfin/machs.c	1917;"	d	file:
I	sim/bfin/machs.c	1919;"	d	file:
I	sim/h8300/compile.c	452;"	d	file:
I0	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I0	opcodes/ia64-opc-i.c	24;"	d	file:
I0	opcodes/ia64-opc-i.c	288;"	d	file:
I0	sim/testsuite/sim/bfin/10799.s	/^	I0 = R3;$/;"	d
I0	sim/testsuite/sim/bfin/a12.s	/^	I0 = 0;$/;"	d
I0	sim/testsuite/sim/bfin/algnbug1.s	/^	I0 = P0;$/;"	d
I0	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	I0 = P1;	\/\/ regmv$/;"	d
I0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	I0 = R5;$/;"	d
I0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I0 = 0x0111 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I0 = 0x2001 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I0 = 0x8888 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I0 = 0x0111 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I0 = 0x2001 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I0 = 0x8888 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I0 = -32768 (X);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I0 = 0x0123 (X);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I0 = 0x7abd (X);$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_mode_user.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^I0 = 0x1122 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I0 = 0x1122 (Z);$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R4;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R5;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R6;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I0 = R7;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I0 = B2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I0 = B3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I0 = I3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I0 = L0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I0 = P0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I0 = L0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I0 = R4;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = B0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = B1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = B2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = B3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = I0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = I1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = I2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = I3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = L0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = L1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = L2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = L3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = M0;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = M1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = M2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I0 = M3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I0 = P1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I0 = P1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I0 = P2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = FP;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = P1;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = P2;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = P3;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = P4;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = P5;$/;"	d
I0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I0 = SP;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/cir.s	/^	I0 = 0x1100 (X);$/;"	d
I0	sim/testsuite/sim/bfin/d1.s	/^	I0 = 0x1100 (X);$/;"	d
I0	sim/testsuite/sim/bfin/d2.s	/^	I0 = 0 (X);$/;"	d
I0	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	I0 = R0;$/;"	d
I0	sim/testsuite/sim/bfin/fir.s	/^	I0 = P0;$/;"	d
I0	sim/testsuite/sim/bfin/issue142.s	/^	I0 = 1 (X);$/;"	d
I0	sim/testsuite/sim/bfin/issue205.s	/^	I0 = 0 (X);	I1 = 0 (X); I2 = 0 (X); I3 = 0 (X);$/;"	d
I0	sim/testsuite/sim/bfin/m0boundary.s	/^	I0 = 0xf2ef (Z);$/;"	d
I0	sim/testsuite/sim/bfin/pr.s	/^	I0 = R4;$/;"	d
I0	sim/testsuite/sim/bfin/saatest.s	/^	I0 = 0 (X);$/;"	d
I0	sim/testsuite/sim/bfin/se_rets_hazard.s	/^	I0 = FP;$/;"	d
I1	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I1	opcodes/i386-dis.c	297;"	d	file:
I1	opcodes/micromips-opc.c	254;"	d	file:
I1	opcodes/mips-opc.c	279;"	d	file:
I1	opcodes/mips16-opc.c	200;"	d	file:
I1	sim/testsuite/sim/bfin/11080.s	/^	I1 = R0;$/;"	d
I1	sim/testsuite/sim/bfin/a12.s	/^	I1 = 0;$/;"	d
I1	sim/testsuite/sim/bfin/c_interr_nested.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I1 = 0x1111 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I1 = 0x2003 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I1 = 0x9aaa (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I1 = 0x1111 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I1 = 0x2003 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I1 = 0x9aaa (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I1 = -12345 (X);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I1 = 0x1234 (X);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I1 = 0x7bf4 (X);$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	I1 = P3; P3 = I0; I3 = SP; SP = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_mode_user.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^I1 = 0x3344 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I1 = 0x3344 (Z);$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R4;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R5;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R6;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I1 = R7;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I1 = B0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I1 = B3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I1 = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I1 = L1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I1 = P1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I1 = L1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I1 = R5;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = B0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = B1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = B2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = B3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = I0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = I1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = I2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = I3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = L0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = L1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = L2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = L3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = M0;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = M1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = M2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I1 = M3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I1 = P1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I1 = P3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I1 = P2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I1 = P3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = FP;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = P1;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = P2;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = P3;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = P4;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = P5;$/;"	d
I1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I1 = SP;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/d0.s	/^	I1 = 0x4 (X);$/;"	d
I1	sim/testsuite/sim/bfin/d0.s	/^	I1 = 0xf0 (X);$/;"	d
I1	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	I1 = R1;$/;"	d
I1	sim/testsuite/sim/bfin/issue142.s	/^	I1 = 0 (X);$/;"	d
I1	sim/testsuite/sim/bfin/issue205.s	/^	I1 = P1;$/;"	d
I1	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	I1 = P2;$/;"	d
I1	sim/testsuite/sim/bfin/pr.s	/^	I1 = R3;$/;"	d
I1	sim/testsuite/sim/bfin/saatest.s	/^	I1 = 0 (X);$/;"	d
I1	sim/testsuite/sim/bfin/viterbi2.s	/^	I1 = P4;	\/\/ I1 points to APM[From]$/;"	d
I10HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I10HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I10HANDLE:          \/\/ IVG 10 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I11HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I11HANDLE:          \/\/ IVG 11 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I12HANDLE:          \/\/ IVG 12 Handler$/;"	l
I12_12	opcodes/s390-opc.c	180;"	d	file:
I13HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I13HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I13HANDLE:          \/\/ IVG 13 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I14HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I14HANDLE:          \/\/ IVG 14 Handler$/;"	l
I15	include/opcode/score-inst.h	/^  I15,$/;"	e	enum:score_insn_type
I15HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I15HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I15HANDLE:          \/\/ IVG 15 Handler$/;"	l
I16	opcodes/v850-opc.c	1186;"	d	file:
I16A	opcodes/ppc-opc.c	2817;"	d	file:
I16A_MASK	opcodes/ppc-opc.c	2818;"	d	file:
I16L	opcodes/ppc-opc.c	2821;"	d	file:
I16L_MASK	opcodes/ppc-opc.c	2822;"	d	file:
I16U	opcodes/v850-opc.c	1198;"	d	file:
I16_16	opcodes/s390-opc.c	182;"	d	file:
I16_32	opcodes/s390-opc.c	184;"	d	file:
I2	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I2	opcodes/ia64-opc-i.c	26;"	d	file:
I2	opcodes/ia64-opc-i.c	290;"	d	file:
I2	opcodes/mips-opc.c	280;"	d	file:
I2	sim/testsuite/sim/bfin/c_interr_nested.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I2 = 0x2005 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I2 = 0x2222 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I2 = 0xabbb (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I2 = 0x2005 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I2 = 0x2222 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I2 = 0xabbb (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I2 = -23456 (X);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I2 = 0x2345 (X);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I2 = 0x6c45 (X);$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_mode_user.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_mode_user.S	/^I2 += 2;$/;"	l
I2	sim/testsuite/sim/bfin/c_mode_user.S	/^I2 += M1;$/;"	l
I2	sim/testsuite/sim/bfin/c_mode_user.S	/^I2 = R6;$/;"	d
I2	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^I2 = 0x5566 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I2 = 0x5566 (Z);$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R4;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R5;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R6;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I2 = R7;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = B0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = B1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = I0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = I1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = L2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I2 = P2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I2 = L2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I2 = R6;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = B0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = B1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = B2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = B3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = I0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = I1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = I2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = I3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = L0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = L1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = L2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = L3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = M0;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = M1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = M2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I2 = M3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I2 = P2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I2 = P5;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I2 = P3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I2 = P4;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = FP;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = P1;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = P2;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = P3;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = P4;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = P5;$/;"	d
I2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I2 = SP;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/d0.s	/^	I2 = 0x1000 (X);$/;"	d
I2	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	I2 = R2;$/;"	d
I2	sim/testsuite/sim/bfin/iir.s	/^	I2 = I0;$/;"	d
I2	sim/testsuite/sim/bfin/issue205.s	/^	I2 = P2;$/;"	d
I2	sim/testsuite/sim/bfin/viterbi2.s	/^	I2 = P4;$/;"	d
I24_24	opcodes/s390-opc.c	186;"	d	file:
I3	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I3	opcodes/micromips-opc.c	255;"	d	file:
I3	opcodes/mips-opc.c	281;"	d	file:
I3	opcodes/mips16-opc.c	201;"	d	file:
I3	sim/testsuite/sim/bfin/c_interr_nested.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I3 = 0x2007 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I3 = 0x3333 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^I3 = 0xbccc (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I3 = 0x2007 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I3 = 0x3333 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^I3 = 0xbccc (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I3 = -3456 (X);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I3 = 0x3456 (X);$/;"	d
I3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	I3 = 0x7d56 (X);$/;"	d
I3	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_mode_user.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^I3 = 0x7788 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I3 = 0x7788 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R4;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R5;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R6;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^I3 = R7;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = B1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = B2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = I0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = I1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = L3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	I3 = P3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I3 = L3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	I3 = R7;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = B0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = B1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = B2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = B3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = I0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = I1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = I2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = I3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = L0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = L1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = L2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = L3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = M0;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = M1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = M2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	I3 = M3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I3 = FP;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	I3 = P3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I3 = P1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	I3 = P4;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = FP;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = P1;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = P2;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = P3;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = P4;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = P5;$/;"	d
I3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^I3 = SP;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	I3 = R3;$/;"	d
I3	sim/testsuite/sim/bfin/f221.s	/^	I3 = 0xfe10 (Z);$/;"	d
I3	sim/testsuite/sim/bfin/issue205.s	/^	I3 = P4;$/;"	d
I3	sim/testsuite/sim/bfin/viterbi2.s	/^	I3 = P5;	\/\/ I3 points to APM[To]$/;"	d
I32	opcodes/mips-opc.c	284;"	d	file:
I32	opcodes/mips16-opc.c	202;"	d	file:
I32_16	opcodes/s390-opc.c	188;"	d	file:
I33	opcodes/mips-opc.c	286;"	d	file:
I34	opcodes/mips-opc.c	287;"	d	file:
I36	opcodes/micromips-opc.c	256;"	d	file:
I36	opcodes/mips-opc.c	288;"	d	file:
I37	opcodes/mips-opc.c	289;"	d	file:
I386	bfd/coff-i386.c	354;"	d	file:
I386	bfd/coff-x86_64.c	463;"	d	file:
I386AIXMAGIC	include/coff/i386.h	40;"	d
I386BADMAG	include/coff/i386.h	46;"	d
I386MAGIC	include/coff/i386.h	38;"	d
I386OBSD_UTHREAD_ESP_OFFSET	gdb/i386-obsd-tdep.c	187;"	d	file:
I386PTXMAGIC	include/coff/i386.h	39;"	d
I386_AVX512_NUM_REGS	gdb/i386-tdep.h	338;"	d
I386_AVX_NUM_REGS	gdb/i386-tdep.h	336;"	d
I386_BND0R_REGNUM	gdb/i386-tdep.h	/^  I386_BND0R_REGNUM,$/;"	e	enum:i386_regnum
I386_BND3R_REGNUM	gdb/i386-tdep.h	/^  I386_BND3R_REGNUM = I386_BND0R_REGNUM + 3,$/;"	e	enum:i386_regnum
I386_BNDCFGU_REGNUM	gdb/i386-tdep.h	/^  I386_BNDCFGU_REGNUM,$/;"	e	enum:i386_regnum
I386_BNDSTATUS_REGNUM	gdb/i386-tdep.h	/^  I386_BNDSTATUS_REGNUM,$/;"	e	enum:i386_regnum
I386_BSD_NAT_H	gdb/i386-bsd-nat.h	21;"	d
I386_CS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_CS_REGNUM,		\/* %cs *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_CS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_CS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_CS_REGNUM	gdb/i386-tdep.h	/^  I386_CS_REGNUM,		\/* %cs *\/$/;"	e	enum:i386_regnum
I386_DS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_DS_REGNUM,		\/* %ds *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_DS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_DS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_DS_REGNUM	gdb/i386-tdep.h	/^  I386_DS_REGNUM,		\/* %ds *\/$/;"	e	enum:i386_regnum
I386_EAX_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EAX_REGNUM,		\/* %eax *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EAX_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EAX_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EAX_REGNUM	gdb/i386-tdep.h	/^  I386_EAX_REGNUM,		\/* %eax *\/$/;"	e	enum:i386_regnum
I386_EBP_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EBP_REGNUM,		\/* %ebp *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EBP_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EBP_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EBP_REGNUM	gdb/i386-tdep.h	/^  I386_EBP_REGNUM,		\/* %ebp *\/$/;"	e	enum:i386_regnum
I386_EBX_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EBX_REGNUM,		\/* %ebx *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EBX_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EBX_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EBX_REGNUM	gdb/i386-tdep.h	/^  I386_EBX_REGNUM,		\/* %ebx *\/$/;"	e	enum:i386_regnum
I386_ECX_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_ECX_REGNUM,		\/* %ecx *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_ECX_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_ECX_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_ECX_REGNUM	gdb/i386-tdep.h	/^  I386_ECX_REGNUM,		\/* %ecx *\/$/;"	e	enum:i386_regnum
I386_EDI_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EDI_REGNUM,		\/* %edi *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EDI_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EDI_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EDI_REGNUM	gdb/i386-tdep.h	/^  I386_EDI_REGNUM,		\/* %edi *\/$/;"	e	enum:i386_regnum
I386_EDX_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EDX_REGNUM,		\/* %edx *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EDX_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EDX_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EDX_REGNUM	gdb/i386-tdep.h	/^  I386_EDX_REGNUM,		\/* %edx *\/$/;"	e	enum:i386_regnum
I386_EFLAGS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EFLAGS_REGNUM,		\/* %eflags *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EFLAGS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EFLAGS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EFLAGS_REGNUM	gdb/i386-tdep.h	/^  I386_EFLAGS_REGNUM,		\/* %eflags *\/$/;"	e	enum:i386_regnum
I386_EIP_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_EIP_REGNUM,		\/* %eip *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_EIP_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_EIP_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_EIP_REGNUM	gdb/i386-tdep.h	/^  I386_EIP_REGNUM,		\/* %eip *\/$/;"	e	enum:i386_regnum
I386_ELF_DATA	bfd/elf-bfd.h	/^  I386_ELF_DATA,$/;"	e	enum:elf_target_id
I386_ESI_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_ESI_REGNUM,		\/* %esi *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_ESI_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_ESI_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_ESI_REGNUM	gdb/i386-tdep.h	/^  I386_ESI_REGNUM,		\/* %esi *\/$/;"	e	enum:i386_regnum
I386_ESP_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_ESP_REGNUM,		\/* %esp *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_ESP_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_ESP_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_ESP_REGNUM	gdb/i386-tdep.h	/^  I386_ESP_REGNUM,		\/* %esp *\/$/;"	e	enum:i386_regnum
I386_ES_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_ES_REGNUM,		\/* %es *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_ES_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_ES_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_ES_REGNUM	gdb/i386-tdep.h	/^  I386_ES_REGNUM,		\/* %es *\/$/;"	e	enum:i386_regnum
I386_FBSD_TDEP_H	gdb/i386-fbsd-tdep.h	21;"	d
I386_FBSD_XSAVE_XCR0_OFFSET	gdb/i386-fbsd-tdep.h	29;"	d
I386_FCTRL_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FCTRL_REGNUM = I386_ST0_REGNUM + 8,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FIOFF_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FIOFF_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FISEG_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FISEG_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FOOFF_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FOOFF_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FOP_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FOP_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FOSEG_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FOSEG_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FSTAT_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FSTAT_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_FS_REGNUM,		\/* %fs *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_FS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_FS_REGNUM	gdb/i386-tdep.h	/^  I386_FS_REGNUM,		\/* %fs *\/$/;"	e	enum:i386_regnum
I386_FTAG_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_FTAG_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_GS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_GS_REGNUM,		\/* %gs *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_GS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_GS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_GS_REGNUM	gdb/i386-tdep.h	/^  I386_GS_REGNUM,		\/* %gs *\/$/;"	e	enum:i386_regnum
I386_K0_REGNUM	gdb/i386-tdep.h	/^  I386_K0_REGNUM,		\/* %k0 *\/$/;"	e	enum:i386_regnum
I386_K7_REGNUM	gdb/i386-tdep.h	/^  I386_K7_REGNUM = I386_K0_REGNUM + 7,$/;"	e	enum:i386_regnum
I386_LINUX_NAT_H	gdb/i386-linux-nat.h	21;"	d
I386_LINUX_NUM_REGS	gdb/i386-linux-tdep.h	35;"	d
I386_LINUX_ORIG_EAX_REGNUM	gdb/i386-linux-tdep.h	32;"	d
I386_LINUX_TDEP_H	gdb/i386-linux-tdep.h	21;"	d
I386_LINUX_UCONTEXT_SIGCONTEXT_OFFSET	gdb/i386-linux-tdep.c	271;"	d	file:
I386_LINUX_XSAVE_XCR0_OFFSET	gdb/gdbserver/linux-x86-low.c	720;"	d	file:
I386_LINUX_XSAVE_XCR0_OFFSET	gdb/i386-linux-tdep.h	73;"	d
I386_LINUX_frame_size	gdb/i386-linux-tdep.c	496;"	d	file:
I386_LINUX_xstate	gdb/i386-linux-tdep.c	495;"	d	file:
I386_MAX_INSN_LEN	gdb/i386-tdep.h	386;"	d
I386_MAX_MATCHED_INSN_LEN	gdb/i386-tdep.c	1386;"	d	file:
I386_MAX_REGISTER_SIZE	gdb/i386-tdep.h	342;"	d
I386_MPX_NUM_REGS	gdb/i386-tdep.h	337;"	d
I386_MXCSR_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_MXCSR_REGNUM = I386_XMM0_REGNUM + 8,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_MXCSR_REGNUM	gdb/i386-tdep.h	/^  I386_MXCSR_REGNUM = 40,	\/* %mxcsr *\/ $/;"	e	enum:i386_regnum
I386_NUM_GREGS	gdb/i386-tdep.h	332;"	d
I386_NUM_REGS	gdb/gdbserver/linux-x86-low.c	116;"	d	file:
I386_NUM_REGS	gdb/gdbserver/linux-x86-low.c	170;"	d	file:
I386_NUM_SAVED_REGS	gdb/i386-tdep.c	1067;"	d	file:
I386_NUM_XREGS	gdb/i386-tdep.h	333;"	d
I386_PKEYS_NUM_REGS	gdb/i386-tdep.h	339;"	d
I386_PKRU_REGNUM	gdb/i386-tdep.h	/^  I386_PKRU_REGNUM$/;"	e	enum:i386_regnum
I386_RECORD_FULL_ARCH_LIST_ADD_REG	gdb/i386-tdep.c	4998;"	d	file:
I386_SAVE_FPU_ENV	gdb/i386-tdep.c	4929;"	d	file:
I386_SAVE_FPU_ENV_REG_STACK	gdb/i386-tdep.c	4930;"	d	file:
I386_SAVE_FPU_REGS	gdb/i386-tdep.c	4928;"	d	file:
I386_SEL_KPL	gdb/i386-tdep.h	382;"	d
I386_SEL_RPL	gdb/i386-tdep.h	380;"	d
I386_SEL_UPL	gdb/i386-tdep.h	381;"	d
I386_SENTINEL_REGUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_SENTINEL_REGUM$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_SSE_NUM_REGS	gdb/i386-tdep.h	335;"	d
I386_SS_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_SS_REGNUM,		\/* %ss *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_SS_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_SS_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_SS_REGNUM	gdb/i386-tdep.h	/^  I386_SS_REGNUM,		\/* %ss *\/$/;"	e	enum:i386_regnum
I386_ST0_REGNUM	gdb/gdbserver/linux-i386-ipa.c	/^  I386_ST0_REGNUM		\/* %st(0) *\/$/;"	e	enum:i386_gdb_regnum	file:
I386_ST0_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_ST0_REGNUM,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_ST0_REGNUM	gdb/i386-tdep.h	/^  I386_ST0_REGNUM,		\/* %st(0) *\/$/;"	e	enum:i386_regnum
I386_TDEP_H	gdb/i386-tdep.h	21;"	d
I386_WINDOWS_SIZEOF_GREGSET	gdb/i386-cygwin-tdep.c	89;"	d	file:
I386_XMM0_REGNUM	gdb/gdbserver/lynx-i386-low.c	/^  I386_XMM0_REGNUM = 32,$/;"	e	enum:lynx_i386_gdb_regnum	file:
I386_YMM0H_REGNUM	gdb/i386-tdep.h	/^  I386_YMM0H_REGNUM,		\/* %ymm0h *\/$/;"	e	enum:i386_regnum
I386_YMM7H_REGNUM	gdb/i386-tdep.h	/^  I386_YMM7H_REGNUM = I386_YMM0H_REGNUM + 7,$/;"	e	enum:i386_regnum
I386_ZMM0H_REGNUM	gdb/i386-tdep.h	/^  I386_ZMM0H_REGNUM,		\/* %zmm0h *\/$/;"	e	enum:i386_regnum
I386_ZMM7H_REGNUM	gdb/i386-tdep.h	/^  I386_ZMM7H_REGNUM = I386_ZMM0H_REGNUM + 7,$/;"	e	enum:i386_regnum
I387_BND0R_REGNUM	gdb/i387-tdep.h	39;"	d
I387_BNDCFGU_REGNUM	gdb/i387-tdep.h	40;"	d
I387_FCTRL_INIT_VAL	gdb/common/x86-xstate.h	80;"	d
I387_FCTRL_REGNUM	gdb/i387-tdep.h	56;"	d
I387_FIOFF_REGNUM	gdb/i387-tdep.h	60;"	d
I387_FISEG_REGNUM	gdb/i387-tdep.h	59;"	d
I387_FOOFF_REGNUM	gdb/i387-tdep.h	62;"	d
I387_FOP_REGNUM	gdb/i387-tdep.h	63;"	d
I387_FOSEG_REGNUM	gdb/i387-tdep.h	61;"	d
I387_FP_H	gdb/gdbserver/i387-fp.h	20;"	d
I387_FSTAT_REGNUM	gdb/i387-tdep.h	57;"	d
I387_FTAG_REGNUM	gdb/i387-tdep.h	58;"	d
I387_K0_REGNUM	gdb/i387-tdep.h	50;"	d
I387_KEND_REGNUM	gdb/i387-tdep.h	75;"	d
I387_MM0_REGNUM	gdb/i387-tdep.h	35;"	d
I387_MPXEND_REGNUM	gdb/i387-tdep.h	72;"	d
I387_MXCSR_INIT_VAL	gdb/common/x86-xstate.h	86;"	d
I387_MXCSR_REGNUM	gdb/i387-tdep.h	66;"	d
I387_NUM_BND_REGS	gdb/i387-tdep.h	44;"	d
I387_NUM_K_REGS	gdb/i387-tdep.h	46;"	d
I387_NUM_MPX_CTRL_REGS	gdb/i387-tdep.h	45;"	d
I387_NUM_MPX_REGS	gdb/i387-tdep.h	43;"	d
I387_NUM_PKEYS_REGS	gdb/i387-tdep.h	47;"	d
I387_NUM_REGS	gdb/i387-tdep.h	30;"	d
I387_NUM_XMM_AVX512_REGS	gdb/i387-tdep.h	34;"	d
I387_NUM_XMM_REGS	gdb/i387-tdep.h	33;"	d
I387_NUM_YMM_AVX512_REGS	gdb/i387-tdep.h	53;"	d
I387_NUM_YMM_REGS	gdb/i387-tdep.h	36;"	d
I387_NUM_ZMMH_REGS	gdb/i387-tdep.h	51;"	d
I387_PKEYSEND_REGNUM	gdb/i387-tdep.h	84;"	d
I387_PKRU_REGNUM	gdb/i387-tdep.h	49;"	d
I387_SIZEOF_FSAVE	gdb/i387-tdep.h	116;"	d
I387_SIZEOF_FXSAVE	gdb/i387-tdep.h	117;"	d
I387_ST0_REGNUM	gdb/i387-tdep.h	32;"	d
I387_TDEP_H	gdb/i387-tdep.h	21;"	d
I387_XMM0_REGNUM	gdb/i387-tdep.h	64;"	d
I387_XMM16_REGNUM	gdb/i387-tdep.h	65;"	d
I387_XMM_AVX512_END_REGNUM	gdb/i387-tdep.h	81;"	d
I387_YMM0H_REGNUM	gdb/i387-tdep.h	37;"	d
I387_YMM0_REGNUM	gdb/i387-tdep.h	68;"	d
I387_YMM16H_REGNUM	gdb/i387-tdep.h	54;"	d
I387_YMMENDH_REGNUM	gdb/i387-tdep.h	69;"	d
I387_YMMH_AVX512_END_REGNUM	gdb/i387-tdep.h	79;"	d
I387_ZMM0H_REGNUM	gdb/i387-tdep.h	52;"	d
I387_ZMMENDH_REGNUM	gdb/i387-tdep.h	77;"	d
I3U	opcodes/v850-opc.c	1108;"	d	file:
I3_32	opcodes/mips-opc.c	294;"	d	file:
I3_33	opcodes/mips-opc.c	295;"	d	file:
I4	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I4	opcodes/mips-opc.c	282;"	d	file:
I4U	opcodes/v850-opc.c	1112;"	d	file:
I4U_NOTIMM0	opcodes/v850-opc.c	1116;"	d	file:
I4_32	opcodes/mips-opc.c	296;"	d	file:
I4_33	opcodes/mips-opc.c	297;"	d	file:
I5	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I5	opcodes/mips-opc.c	283;"	d	file:
I5	opcodes/v850-opc.c	1124;"	d	file:
I5DIV1	opcodes/v850-opc.c	1128;"	d	file:
I5DIV2	opcodes/v850-opc.c	1131;"	d	file:
I5DIV3	opcodes/v850-opc.c	1134;"	d	file:
I5U	opcodes/v850-opc.c	1138;"	d	file:
I5_33	opcodes/mips-opc.c	298;"	d	file:
I5_Rs_Rs_I5_OP5	include/opcode/score-inst.h	/^  I5_Rs_Rs_I5_OP5,$/;"	e	enum:score_insn_type
I64	opcodes/mips-opc.c	285;"	d	file:
I64	opcodes/mips16-opc.c	203;"	d	file:
I65	opcodes/mips-opc.c	290;"	d	file:
I66	opcodes/mips-opc.c	291;"	d	file:
I68	opcodes/mips-opc.c	292;"	d	file:
I69	opcodes/mips-opc.c	293;"	d	file:
I7	gdb/stubs/sparc-stub.c	/^		 I0, I1, I2, I3, I4, I5, FP, I7,$/;"	e	enum:regnames	file:
I7	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
I7HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I7HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I7HANDLE:           \/\/ IVG 7 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I8HANDLE:           \/\/ IVG 8 Handler$/;"	l
I8_32	opcodes/s390-opc.c	178;"	d	file:
I8_8	opcodes/s390-opc.c	176;"	d	file:
I9	opcodes/v850-opc.c	1170;"	d	file:
I9HANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
I9HANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^I9HANDLE:           \/\/ IVG 9 Handler$/;"	l
IA16	opcodes/ppc-opc.c	2813;"	d	file:
IA16_MASK	opcodes/ppc-opc.c	2814;"	d	file:
IA64	bfd/coff-ia64.c	41;"	d	file:
IA64BADMAG	include/coff/ia64.h	27;"	d
IA64MAGIC	include/coff/ia64.h	25;"	d
IA64_AR0_REGNUM	gdb/ia64-tdep.h	171;"	d
IA64_AR0_REGNUM	gdb/stubs/ia64vms-stub.c	228;"	d	file:
IA64_ASMTAB_H	opcodes/ia64-asmtab.h	23;"	d
IA64_BR0_REGNUM	gdb/ia64-tdep.h	137;"	d
IA64_BR0_REGNUM	gdb/stubs/ia64vms-stub.c	201;"	d	file:
IA64_BR1_REGNUM	gdb/ia64-tdep.h	138;"	d
IA64_BR2_REGNUM	gdb/ia64-tdep.h	139;"	d
IA64_BR3_REGNUM	gdb/ia64-tdep.h	140;"	d
IA64_BR4_REGNUM	gdb/ia64-tdep.h	141;"	d
IA64_BR5_REGNUM	gdb/ia64-tdep.h	142;"	d
IA64_BR6_REGNUM	gdb/ia64-tdep.h	143;"	d
IA64_BR7_REGNUM	gdb/ia64-tdep.h	144;"	d
IA64_BREAKPOINT	gdb/ia64-tdep.c	635;"	d	file:
IA64_BSPSTORE_REGNUM	gdb/ia64-tdep.h	177;"	d
IA64_BSPSTORE_REGNUM	gdb/stubs/ia64vms-stub.c	234;"	d	file:
IA64_BSP_REGNUM	gdb/ia64-tdep.h	176;"	d
IA64_BSP_REGNUM	gdb/stubs/ia64vms-stub.c	233;"	d	file:
IA64_CCV_REGNUM	gdb/ia64-tdep.h	187;"	d
IA64_CCV_REGNUM	gdb/stubs/ia64vms-stub.c	244;"	d	file:
IA64_CFLG_REGNUM	gdb/ia64-tdep.h	183;"	d
IA64_CFLG_REGNUM	gdb/stubs/ia64vms-stub.c	240;"	d	file:
IA64_CFM_REGNUM	gdb/ia64-tdep.h	167;"	d
IA64_CFM_REGNUM	gdb/stubs/ia64vms-stub.c	224;"	d	file:
IA64_CSD_REGNUM	gdb/ia64-tdep.h	181;"	d
IA64_CSD_REGNUM	gdb/stubs/ia64vms-stub.c	238;"	d	file:
IA64_DVS_DATA	include/opcode/ia64.h	/^  IA64_DVS_DATA,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_IMPLIED	include/opcode/ia64.h	/^  IA64_DVS_IMPLIED,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_IMPLIEDF	include/opcode/ia64.h	/^  IA64_DVS_IMPLIEDF,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_INSTR	include/opcode/ia64.h	/^  IA64_DVS_INSTR,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_NONE	include/opcode/ia64.h	/^  IA64_DVS_NONE,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_OTHER	include/opcode/ia64.h	/^  IA64_DVS_OTHER,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_SPECIFIC	include/opcode/ia64.h	/^  IA64_DVS_SPECIFIC,$/;"	e	enum:ia64_dependency_semantics
IA64_DVS_STOP	include/opcode/ia64.h	/^  IA64_DVS_STOP,$/;"	e	enum:ia64_dependency_semantics
IA64_DV_RAW	include/opcode/ia64.h	/^  IA64_DV_RAW,$/;"	e	enum:ia64_dependency_mode
IA64_DV_WAR	include/opcode/ia64.h	/^  IA64_DV_WAR,$/;"	e	enum:ia64_dependency_mode
IA64_DV_WAW	include/opcode/ia64.h	/^  IA64_DV_WAW,$/;"	e	enum:ia64_dependency_mode
IA64_EC_REGNUM	gdb/ia64-tdep.h	193;"	d
IA64_EC_REGNUM	gdb/stubs/ia64vms-stub.c	250;"	d	file:
IA64_EFLAG_REGNUM	gdb/ia64-tdep.h	180;"	d
IA64_EFLAG_REGNUM	gdb/stubs/ia64vms-stub.c	237;"	d	file:
IA64_ELF_DATA	bfd/elf-bfd.h	/^  IA64_ELF_DATA,$/;"	e	enum:elf_target_id
IA64_FCR_REGNUM	gdb/ia64-tdep.h	179;"	d
IA64_FCR_REGNUM	gdb/stubs/ia64vms-stub.c	236;"	d	file:
IA64_FDR_REGNUM	gdb/ia64-tdep.h	186;"	d
IA64_FDR_REGNUM	gdb/stubs/ia64vms-stub.c	243;"	d	file:
IA64_FIR_REGNUM	gdb/ia64-tdep.h	185;"	d
IA64_FIR_REGNUM	gdb/stubs/ia64vms-stub.c	242;"	d	file:
IA64_FPSR_REGNUM	gdb/ia64-tdep.h	189;"	d
IA64_FPSR_REGNUM	gdb/stubs/ia64vms-stub.c	246;"	d	file:
IA64_FP_REGISTER_SIZE	gdb/ia64-tdep.c	129;"	d	file:
IA64_FR0_REGNUM	gdb/gdbserver/linux-ia64-low.c	283;"	d	file:
IA64_FR0_REGNUM	gdb/ia64-tdep.h	50;"	d
IA64_FR0_REGNUM	gdb/stubs/ia64vms-stub.c	191;"	d	file:
IA64_FR10_REGNUM	gdb/ia64-tdep.h	55;"	d
IA64_FR11_REGNUM	gdb/ia64-tdep.h	56;"	d
IA64_FR127_REGNUM	gdb/ia64-tdep.h	64;"	d
IA64_FR12_REGNUM	gdb/ia64-tdep.h	57;"	d
IA64_FR13_REGNUM	gdb/ia64-tdep.h	58;"	d
IA64_FR14_REGNUM	gdb/ia64-tdep.h	59;"	d
IA64_FR15_REGNUM	gdb/ia64-tdep.h	60;"	d
IA64_FR16_REGNUM	gdb/ia64-tdep.h	61;"	d
IA64_FR1_REGNUM	gdb/gdbserver/linux-ia64-low.c	284;"	d	file:
IA64_FR1_REGNUM	gdb/ia64-tdep.h	51;"	d
IA64_FR2_REGNUM	gdb/ia64-tdep.h	52;"	d
IA64_FR31_REGNUM	gdb/ia64-tdep.h	62;"	d
IA64_FR32_REGNUM	gdb/ia64-tdep.h	63;"	d
IA64_FR8_REGNUM	gdb/ia64-tdep.h	53;"	d
IA64_FR9_REGNUM	gdb/ia64-tdep.h	54;"	d
IA64_FSR_REGNUM	gdb/ia64-tdep.h	184;"	d
IA64_FSR_REGNUM	gdb/stubs/ia64vms-stub.c	241;"	d	file:
IA64_GR0_REGNUM	gdb/gdbserver/linux-ia64-low.c	282;"	d	file:
IA64_GR0_REGNUM	gdb/ia64-tdep.h	32;"	d
IA64_GR0_REGNUM	gdb/stubs/ia64vms-stub.c	187;"	d	file:
IA64_GR10_REGNUM	gdb/ia64-tdep.h	42;"	d
IA64_GR11_REGNUM	gdb/ia64-tdep.h	43;"	d
IA64_GR127_REGNUM	gdb/ia64-tdep.h	47;"	d
IA64_GR12_REGNUM	gdb/ia64-tdep.h	44;"	d
IA64_GR1_REGNUM	gdb/ia64-tdep.h	33;"	d
IA64_GR2_REGNUM	gdb/ia64-tdep.h	34;"	d
IA64_GR31_REGNUM	gdb/ia64-tdep.h	45;"	d
IA64_GR32_REGNUM	gdb/ia64-tdep.h	46;"	d
IA64_GR32_REGNUM	gdb/stubs/ia64vms-stub.c	188;"	d	file:
IA64_GR3_REGNUM	gdb/ia64-tdep.h	35;"	d
IA64_GR4_REGNUM	gdb/ia64-tdep.h	36;"	d
IA64_GR5_REGNUM	gdb/ia64-tdep.h	37;"	d
IA64_GR6_REGNUM	gdb/ia64-tdep.h	38;"	d
IA64_GR7_REGNUM	gdb/ia64-tdep.h	39;"	d
IA64_GR8_REGNUM	gdb/ia64-tdep.h	40;"	d
IA64_GR9_REGNUM	gdb/ia64-tdep.h	41;"	d
IA64_HOWTO	bfd/elfxx-ia64.c	86;"	d	file:
IA64_IP_REGNUM	gdb/ia64-tdep.h	161;"	d
IA64_IP_REGNUM	gdb/stubs/ia64vms-stub.c	218;"	d	file:
IA64_ITC_REGNUM	gdb/ia64-tdep.h	190;"	d
IA64_ITC_REGNUM	gdb/stubs/ia64vms-stub.c	247;"	d	file:
IA64_KR0_REGNUM	gdb/ia64-tdep.h	172;"	d
IA64_KR0_REGNUM	gdb/stubs/ia64vms-stub.c	229;"	d	file:
IA64_KR7_REGNUM	gdb/ia64-tdep.h	173;"	d
IA64_KR7_REGNUM	gdb/stubs/ia64vms-stub.c	230;"	d	file:
IA64_LC_REGNUM	gdb/ia64-tdep.h	192;"	d
IA64_LC_REGNUM	gdb/stubs/ia64vms-stub.c	249;"	d	file:
IA64_LIBUNWIND_TDEP_H	gdb/ia64-libunwind-tdep.h	23;"	d
IA64_LINUX_FPREGS_SIZE	gdb/ia64-linux-tdep.c	170;"	d	file:
IA64_LINUX_GREGS_SIZE	gdb/ia64-linux-tdep.c	162;"	d	file:
IA64_LINUX_SIGCONTEXT_OFFSET	gdb/ia64-linux-tdep.c	42;"	d	file:
IA64_NAT0_REGNUM	gdb/ia64-tdep.h	197;"	d
IA64_NAT0_REGNUM	gdb/stubs/ia64vms-stub.c	254;"	d	file:
IA64_NAT127_REGNUM	gdb/ia64-tdep.h	200;"	d
IA64_NAT31_REGNUM	gdb/ia64-tdep.h	198;"	d
IA64_NAT32_REGNUM	gdb/ia64-tdep.h	199;"	d
IA64_NUM_TYPES	include/opcode/ia64.h	/^    IA64_NUM_TYPES$/;"	e	enum:ia64_insn_type
IA64_NUM_UNITS	include/opcode/ia64.h	/^    IA64_NUM_UNITS$/;"	e	enum:ia64_unit
IA64_OP	include/opcode/ia64.h	342;"	d
IA64_OPCODE_F2_EQ_F3	include/opcode/ia64.h	336;"	d
IA64_OPCODE_FIRST	include/opcode/ia64.h	329;"	d
IA64_OPCODE_LAST	include/opcode/ia64.h	331;"	d
IA64_OPCODE_LEN_EQ_64MCNT	include/opcode/ia64.h	337;"	d
IA64_OPCODE_MOD_RRBS	include/opcode/ia64.h	338;"	d
IA64_OPCODE_NO_PRED	include/opcode/ia64.h	334;"	d
IA64_OPCODE_POSTINC	include/opcode/ia64.h	339;"	d
IA64_OPCODE_PRIV	include/opcode/ia64.h	332;"	d
IA64_OPCODE_PSEUDO	include/opcode/ia64.h	335;"	d
IA64_OPCODE_SLOT2	include/opcode/ia64.h	333;"	d
IA64_OPCODE_X_IN_MLX	include/opcode/ia64.h	330;"	d
IA64_OPC_H	opcodes/ia64-opc.h	23;"	d
IA64_OPND_AR3	include/opcode/ia64.h	/^    IA64_OPND_AR3,	\/* third application register # (bits 20-26) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_AR_CCV	include/opcode/ia64.h	/^    IA64_OPND_AR_CCV,	\/* application register ccv (ar.ccv) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_AR_CSD	include/opcode/ia64.h	/^    IA64_OPND_AR_CSD,	\/* application register csd (ar.csd) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_AR_PFS	include/opcode/ia64.h	/^    IA64_OPND_AR_PFS,	\/* application register pfs (ar.pfs) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_B1	include/opcode/ia64.h	/^    IA64_OPND_B1,	\/* branch register # (bits 6-8) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_B2	include/opcode/ia64.h	/^    IA64_OPND_B2,	\/* branch register # (bits 13-15) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_C1	include/opcode/ia64.h	/^    IA64_OPND_C1,	\/* the constant 1 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_C16	include/opcode/ia64.h	/^    IA64_OPND_C16,	\/* the constant 16 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_C8	include/opcode/ia64.h	/^    IA64_OPND_C8,	\/* the constant 8 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CCNT5	include/opcode/ia64.h	/^    IA64_OPND_CCNT5,	\/* 5-bit count (31 - bits 20-24) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CLASS_ABS	include/opcode/ia64.h	/^    IA64_OPND_CLASS_ABS,	\/* absolute value *\/$/;"	e	enum:ia64_operand_class
IA64_OPND_CLASS_CST	include/opcode/ia64.h	/^    IA64_OPND_CLASS_CST,	\/* constant *\/$/;"	e	enum:ia64_operand_class
IA64_OPND_CLASS_IND	include/opcode/ia64.h	/^    IA64_OPND_CLASS_IND,	\/* indirect register *\/$/;"	e	enum:ia64_operand_class
IA64_OPND_CLASS_REG	include/opcode/ia64.h	/^    IA64_OPND_CLASS_REG,	\/* register *\/$/;"	e	enum:ia64_operand_class
IA64_OPND_CLASS_REL	include/opcode/ia64.h	/^    IA64_OPND_CLASS_REL,	\/* IP-relative value *\/$/;"	e	enum:ia64_operand_class
IA64_OPND_CNT2a	include/opcode/ia64.h	/^    IA64_OPND_CNT2a,	\/* 2-bit count (1 + bits 27-28) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CNT2b	include/opcode/ia64.h	/^    IA64_OPND_CNT2b,	\/* 2-bit count (bits 27-28): 1, 2, 3 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CNT2c	include/opcode/ia64.h	/^    IA64_OPND_CNT2c,	\/* 2-bit count (bits 30-31): 0, 7, 15, or 16 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CNT5	include/opcode/ia64.h	/^    IA64_OPND_CNT5,	\/* 5-bit count (bits 14-18) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CNT6	include/opcode/ia64.h	/^    IA64_OPND_CNT6,	\/* 6-bit count (bits 27-32) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CNT6a	include/opcode/ia64.h	/^    IA64_OPND_CNT6a,	\/* 6-bit count  (bits 6-11) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_COUNT	include/opcode/ia64.h	/^    IA64_OPND_COUNT	\/* # of operand types (MUST BE LAST!) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CPOS6a	include/opcode/ia64.h	/^    IA64_OPND_CPOS6a,	\/* 6-bit count (63 - bits 20-25) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CPOS6b	include/opcode/ia64.h	/^    IA64_OPND_CPOS6b,	\/* 6-bit count (63 - bits 14-19) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CPOS6c	include/opcode/ia64.h	/^    IA64_OPND_CPOS6c,	\/* 6-bit count (63 - bits 31-36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CPUID_R3	include/opcode/ia64.h	/^    IA64_OPND_CPUID_R3,	\/* cpuid[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_CR3	include/opcode/ia64.h	/^    IA64_OPND_CR3,	\/* third control register # (bits 20-26) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_DAHR3	include/opcode/ia64.h	/^    IA64_OPND_DAHR3,	\/* dahr reg # ( bits 23-25) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_DAHR_R3	include/opcode/ia64.h	/^    IA64_OPND_DAHR_R3,	\/* dahr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_DBR_R3	include/opcode/ia64.h	/^    IA64_OPND_DBR_R3,	\/* dbr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_DTR_R3	include/opcode/ia64.h	/^    IA64_OPND_DTR_R3,	\/* dtr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_F1	include/opcode/ia64.h	/^    IA64_OPND_F1,	\/* first floating-point register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_F2	include/opcode/ia64.h	/^    IA64_OPND_F2,	\/* second floating-point register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_F3	include/opcode/ia64.h	/^    IA64_OPND_F3,	\/* third floating-point register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_F4	include/opcode/ia64.h	/^    IA64_OPND_F4,	\/* fourth floating-point register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_FLAG_DECIMAL_SIGNED	include/opcode/ia64.h	395;"	d
IA64_OPND_FLAG_DECIMAL_UNSIGNED	include/opcode/ia64.h	397;"	d
IA64_OPND_GR0	include/opcode/ia64.h	/^    IA64_OPND_GR0,	\/* gr0 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IBR_R3	include/opcode/ia64.h	/^    IA64_OPND_IBR_R3,	\/* ibr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM1	include/opcode/ia64.h	/^    IA64_OPND_IMM1,	\/* signed 1-bit immediate (bit 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM14	include/opcode/ia64.h	/^    IA64_OPND_IMM14,	\/* signed 14-bit immediate (bits 13-19, 27-32, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM17	include/opcode/ia64.h	/^    IA64_OPND_IMM17,	\/* signed 17-bit immediate (2*bits 6-12, 24-31, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM22	include/opcode/ia64.h	/^    IA64_OPND_IMM22,	\/* signed 22-bit immediate (bits 13-19, 22-36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM44	include/opcode/ia64.h	/^    IA64_OPND_IMM44,	\/* signed 44-bit immediate (2^16*bits 6-32, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM8	include/opcode/ia64.h	/^    IA64_OPND_IMM8,	\/* signed 8-bit immediate (bits 13-19 & 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM8M1	include/opcode/ia64.h	/^    IA64_OPND_IMM8M1,	\/* signed 8-bit immediate -1 (bits 13-19 & 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM8M1U4	include/opcode/ia64.h	/^    IA64_OPND_IMM8M1U4,	\/* cmp4*u signed 8-bit immediate -1 (bits 13-19 & 36)*\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM8M1U8	include/opcode/ia64.h	/^    IA64_OPND_IMM8M1U8,	\/* cmp*u signed 8-bit immediate -1 (bits 13-19 & 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM8U4	include/opcode/ia64.h	/^    IA64_OPND_IMM8U4,	\/* cmp4*u signed 8-bit immediate (bits 13-19 & 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM9a	include/opcode/ia64.h	/^    IA64_OPND_IMM9a,	\/* signed 9-bit immediate (bits 6-12, 27, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMM9b	include/opcode/ia64.h	/^    IA64_OPND_IMM9b,	\/* signed 9-bit immediate (bits 13-19, 27, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU16	include/opcode/ia64.h	/^    IA64_OPND_IMMU16,	\/* unsigned 16-bit immediate (bits 6-9, 12-22, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU19	include/opcode/ia64.h	/^    IA64_OPND_IMMU19,	\/* unsigned 19-bit immediate (bits 6-9, 12-25, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU2	include/opcode/ia64.h	/^    IA64_OPND_IMMU2,	\/* unsigned 2-bit immediate (bits 13-14) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU21	include/opcode/ia64.h	/^    IA64_OPND_IMMU21,	\/* unsigned 21-bit immediate (bits 6-25, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU24	include/opcode/ia64.h	/^    IA64_OPND_IMMU24,	\/* unsigned 24-bit immediate (bits 6-26, 31-32, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU5b	include/opcode/ia64.h	/^    IA64_OPND_IMMU5b,	\/* unsigned 5-bit immediate (32 + bits 14-18) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU62	include/opcode/ia64.h	/^    IA64_OPND_IMMU62,	\/* unsigned 62-bit immediate *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU64	include/opcode/ia64.h	/^    IA64_OPND_IMMU64,	\/* unsigned 64-bit immediate (lotsa bits...) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU7a	include/opcode/ia64.h	/^    IA64_OPND_IMMU7a,	\/* unsigned 7-bit immediate (bits 13-19) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU7b	include/opcode/ia64.h	/^    IA64_OPND_IMMU7b,	\/* unsigned 7-bit immediate (bits 20-26) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IMMU9	include/opcode/ia64.h	/^    IA64_OPND_IMMU9,	\/* unsigned 9-bit immediate (bits 33-34, 20-26) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_INC3	include/opcode/ia64.h	/^    IA64_OPND_INC3,	\/* signed 3-bit (bits 13-15): +\/-1, 4, 8, 16 *\/$/;"	e	enum:ia64_opnd
IA64_OPND_IP	include/opcode/ia64.h	/^    IA64_OPND_IP,	\/* instruction pointer (ip) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_ITR_R3	include/opcode/ia64.h	/^    IA64_OPND_ITR_R3,	\/* itr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_LDXMOV	include/opcode/ia64.h	/^    IA64_OPND_LDXMOV,	\/* any symbol, generates R_IA64_LDXMOV.  *\/$/;"	e	enum:ia64_opnd
IA64_OPND_LEN4	include/opcode/ia64.h	/^    IA64_OPND_LEN4,	\/* 4-bit count (bits 27-30 + 1) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_LEN6	include/opcode/ia64.h	/^    IA64_OPND_LEN6,	\/* 6-bit count (bits 27-32 + 1) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_MBTYPE4	include/opcode/ia64.h	/^    IA64_OPND_MBTYPE4,	\/* 4-bit mux type (bits 20-23) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_MHTYPE8	include/opcode/ia64.h	/^    IA64_OPND_MHTYPE8,	\/* 8-bit mux type (bits 20-27) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_MR3	include/opcode/ia64.h	/^    IA64_OPND_MR3,	\/* memory at addr of third register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_MSR_R3	include/opcode/ia64.h	/^    IA64_OPND_MSR_R3,	\/* msr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_NIL	include/opcode/ia64.h	/^    IA64_OPND_NIL,	\/* no operand---MUST BE FIRST!*\/$/;"	e	enum:ia64_opnd
IA64_OPND_P1	include/opcode/ia64.h	/^    IA64_OPND_P1,	\/* first predicate # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_P2	include/opcode/ia64.h	/^    IA64_OPND_P2,	\/* second predicate # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PKR_R3	include/opcode/ia64.h	/^    IA64_OPND_PKR_R3,	\/* pkr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PMC_R3	include/opcode/ia64.h	/^    IA64_OPND_PMC_R3,	\/* pmc[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PMD_R3	include/opcode/ia64.h	/^    IA64_OPND_PMD_R3,	\/* pmd[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_POS6	include/opcode/ia64.h	/^    IA64_OPND_POS6,	\/* 6-bit count (bits 14-19) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PR	include/opcode/ia64.h	/^    IA64_OPND_PR,	\/* predicate register (pr) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PR_ROT	include/opcode/ia64.h	/^    IA64_OPND_PR_ROT,	\/* rotating predicate register (pr.rot) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PSR	include/opcode/ia64.h	/^    IA64_OPND_PSR,	\/* processor status register (psr) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PSR_L	include/opcode/ia64.h	/^    IA64_OPND_PSR_L,	\/* processor status register L (psr.l) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_PSR_UM	include/opcode/ia64.h	/^    IA64_OPND_PSR_UM,	\/* processor status register UM (psr.um) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_R1	include/opcode/ia64.h	/^    IA64_OPND_R1,	\/* first register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_R2	include/opcode/ia64.h	/^    IA64_OPND_R2,	\/* second register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_R3	include/opcode/ia64.h	/^    IA64_OPND_R3,	\/* third register # *\/$/;"	e	enum:ia64_opnd
IA64_OPND_R3_2	include/opcode/ia64.h	/^    IA64_OPND_R3_2,	\/* third register # (limited to gr0-gr3) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_RR_R3	include/opcode/ia64.h	/^    IA64_OPND_RR_R3,	\/* rr[reg] *\/$/;"	e	enum:ia64_opnd
IA64_OPND_SOF	include/opcode/ia64.h	/^    IA64_OPND_SOF,	\/* 8-bit stack frame size *\/$/;"	e	enum:ia64_opnd
IA64_OPND_SOL	include/opcode/ia64.h	/^    IA64_OPND_SOL,	\/* 8-bit size of locals *\/$/;"	e	enum:ia64_opnd
IA64_OPND_SOR	include/opcode/ia64.h	/^    IA64_OPND_SOR,	\/* 6-bit number of rotating registers (scaled by 8) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_STRD5b	include/opcode/ia64.h	/^    IA64_OPND_STRD5b,	\/* 5-bit stride (bits 13-17) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TAG13	include/opcode/ia64.h	/^    IA64_OPND_TAG13,	\/* signed 13-bit tag (ip + 16*bits 6-12, 33-34) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TAG13b	include/opcode/ia64.h	/^    IA64_OPND_TAG13b,	\/* signed 13-bit tag (ip + 16*bits 24-32) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TGT25	include/opcode/ia64.h	/^    IA64_OPND_TGT25,	\/* signed 25-bit (ip + 16*bits 6-25, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TGT25b	include/opcode/ia64.h	/^    IA64_OPND_TGT25b,	\/* signed 25-bit (ip + 16*bits 6-12, 20-32, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TGT25c	include/opcode/ia64.h	/^    IA64_OPND_TGT25c,	\/* signed 25-bit (ip + 16*bits 13-32, 36) *\/$/;"	e	enum:ia64_opnd
IA64_OPND_TGT64	include/opcode/ia64.h	/^    IA64_OPND_TGT64,    \/* 64-bit (ip + 16*bits 13-32, 36, 2-40(L)) *\/$/;"	e	enum:ia64_opnd
IA64_PFS_REGNUM	gdb/ia64-tdep.h	191;"	d
IA64_PFS_REGNUM	gdb/stubs/ia64vms-stub.c	248;"	d	file:
IA64_PR0_REGNUM	gdb/ia64-tdep.h	71;"	d
IA64_PR0_REGNUM	gdb/stubs/ia64vms-stub.c	198;"	d	file:
IA64_PR10_REGNUM	gdb/ia64-tdep.h	81;"	d
IA64_PR11_REGNUM	gdb/ia64-tdep.h	82;"	d
IA64_PR12_REGNUM	gdb/ia64-tdep.h	83;"	d
IA64_PR13_REGNUM	gdb/ia64-tdep.h	84;"	d
IA64_PR14_REGNUM	gdb/ia64-tdep.h	85;"	d
IA64_PR15_REGNUM	gdb/ia64-tdep.h	86;"	d
IA64_PR16_REGNUM	gdb/ia64-tdep.h	87;"	d
IA64_PR17_REGNUM	gdb/ia64-tdep.h	88;"	d
IA64_PR18_REGNUM	gdb/ia64-tdep.h	89;"	d
IA64_PR19_REGNUM	gdb/ia64-tdep.h	90;"	d
IA64_PR1_REGNUM	gdb/ia64-tdep.h	72;"	d
IA64_PR20_REGNUM	gdb/ia64-tdep.h	91;"	d
IA64_PR21_REGNUM	gdb/ia64-tdep.h	92;"	d
IA64_PR22_REGNUM	gdb/ia64-tdep.h	93;"	d
IA64_PR23_REGNUM	gdb/ia64-tdep.h	94;"	d
IA64_PR24_REGNUM	gdb/ia64-tdep.h	95;"	d
IA64_PR25_REGNUM	gdb/ia64-tdep.h	96;"	d
IA64_PR26_REGNUM	gdb/ia64-tdep.h	97;"	d
IA64_PR27_REGNUM	gdb/ia64-tdep.h	98;"	d
IA64_PR28_REGNUM	gdb/ia64-tdep.h	99;"	d
IA64_PR29_REGNUM	gdb/ia64-tdep.h	100;"	d
IA64_PR2_REGNUM	gdb/ia64-tdep.h	73;"	d
IA64_PR30_REGNUM	gdb/ia64-tdep.h	101;"	d
IA64_PR31_REGNUM	gdb/ia64-tdep.h	102;"	d
IA64_PR32_REGNUM	gdb/ia64-tdep.h	103;"	d
IA64_PR33_REGNUM	gdb/ia64-tdep.h	104;"	d
IA64_PR34_REGNUM	gdb/ia64-tdep.h	105;"	d
IA64_PR35_REGNUM	gdb/ia64-tdep.h	106;"	d
IA64_PR36_REGNUM	gdb/ia64-tdep.h	107;"	d
IA64_PR37_REGNUM	gdb/ia64-tdep.h	108;"	d
IA64_PR38_REGNUM	gdb/ia64-tdep.h	109;"	d
IA64_PR39_REGNUM	gdb/ia64-tdep.h	110;"	d
IA64_PR3_REGNUM	gdb/ia64-tdep.h	74;"	d
IA64_PR40_REGNUM	gdb/ia64-tdep.h	111;"	d
IA64_PR41_REGNUM	gdb/ia64-tdep.h	112;"	d
IA64_PR42_REGNUM	gdb/ia64-tdep.h	113;"	d
IA64_PR43_REGNUM	gdb/ia64-tdep.h	114;"	d
IA64_PR44_REGNUM	gdb/ia64-tdep.h	115;"	d
IA64_PR45_REGNUM	gdb/ia64-tdep.h	116;"	d
IA64_PR46_REGNUM	gdb/ia64-tdep.h	117;"	d
IA64_PR47_REGNUM	gdb/ia64-tdep.h	118;"	d
IA64_PR48_REGNUM	gdb/ia64-tdep.h	119;"	d
IA64_PR49_REGNUM	gdb/ia64-tdep.h	120;"	d
IA64_PR4_REGNUM	gdb/ia64-tdep.h	75;"	d
IA64_PR50_REGNUM	gdb/ia64-tdep.h	121;"	d
IA64_PR51_REGNUM	gdb/ia64-tdep.h	122;"	d
IA64_PR52_REGNUM	gdb/ia64-tdep.h	123;"	d
IA64_PR53_REGNUM	gdb/ia64-tdep.h	124;"	d
IA64_PR54_REGNUM	gdb/ia64-tdep.h	125;"	d
IA64_PR55_REGNUM	gdb/ia64-tdep.h	126;"	d
IA64_PR56_REGNUM	gdb/ia64-tdep.h	127;"	d
IA64_PR57_REGNUM	gdb/ia64-tdep.h	128;"	d
IA64_PR58_REGNUM	gdb/ia64-tdep.h	129;"	d
IA64_PR59_REGNUM	gdb/ia64-tdep.h	130;"	d
IA64_PR5_REGNUM	gdb/ia64-tdep.h	76;"	d
IA64_PR60_REGNUM	gdb/ia64-tdep.h	131;"	d
IA64_PR61_REGNUM	gdb/ia64-tdep.h	132;"	d
IA64_PR62_REGNUM	gdb/ia64-tdep.h	133;"	d
IA64_PR63_REGNUM	gdb/ia64-tdep.h	134;"	d
IA64_PR6_REGNUM	gdb/ia64-tdep.h	77;"	d
IA64_PR7_REGNUM	gdb/ia64-tdep.h	78;"	d
IA64_PR8_REGNUM	gdb/ia64-tdep.h	79;"	d
IA64_PR9_REGNUM	gdb/ia64-tdep.h	80;"	d
IA64_PR_REGNUM	gdb/ia64-tdep.h	158;"	d
IA64_PR_REGNUM	gdb/stubs/ia64vms-stub.c	215;"	d	file:
IA64_PSR_DB	gdb/ia64-linux-nat.c	531;"	d	file:
IA64_PSR_DD	gdb/ia64-linux-nat.c	532;"	d	file:
IA64_PSR_REGNUM	gdb/ia64-tdep.h	164;"	d
IA64_PSR_REGNUM	gdb/stubs/ia64vms-stub.c	221;"	d	file:
IA64_RNAT_REGNUM	gdb/ia64-tdep.h	178;"	d
IA64_RNAT_REGNUM	gdb/stubs/ia64vms-stub.c	235;"	d	file:
IA64_RSC_REGNUM	gdb/ia64-tdep.h	175;"	d
IA64_RSC_REGNUM	gdb/stubs/ia64vms-stub.c	232;"	d	file:
IA64_RSE_BOF	include/opcode/ia64.h	/^  IA64_RSE_BOF,$/;"	e	enum:ia64_rse_resource
IA64_RSE_BSPLOAD	include/opcode/ia64.h	/^  IA64_RSE_BSPLOAD,$/;"	e	enum:ia64_rse_resource
IA64_RSE_CFLE	include/opcode/ia64.h	/^  IA64_RSE_CFLE,$/;"	e	enum:ia64_rse_resource
IA64_RSE_LOAD_REG	include/opcode/ia64.h	/^  IA64_RSE_LOAD_REG,$/;"	e	enum:ia64_rse_resource
IA64_RSE_NDIRTY	include/opcode/ia64.h	/^  IA64_RSE_NDIRTY,$/;"	e	enum:ia64_rse_resource
IA64_RSE_N_STACKED_PHYS	include/opcode/ia64.h	/^  IA64_RSE_N_STACKED_PHYS,$/;"	e	enum:ia64_rse_resource
IA64_RSE_RNATBITINDEX	include/opcode/ia64.h	/^  IA64_RSE_RNATBITINDEX,$/;"	e	enum:ia64_rse_resource
IA64_RSE_STORE_REG	include/opcode/ia64.h	/^  IA64_RSE_STORE_REG,$/;"	e	enum:ia64_rse_resource
IA64_RS_ANY	include/opcode/ia64.h	/^  IA64_RS_ANY,$/;"	e	enum:ia64_resource_specifier
IA64_RS_AR	include/opcode/ia64.h	/^  IA64_RS_AR, \/* 8-15, 20, 22-23, 31, 33-35, 37-39, 41-43, 45-47, 67-111 *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_ARX	include/opcode/ia64.h	/^  IA64_RS_ARX, \/* ARs not in RS_AR or RS_ARb *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_AR_FPSR	include/opcode/ia64.h	/^  IA64_RS_AR_FPSR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_AR_K	include/opcode/ia64.h	/^  IA64_RS_AR_K,$/;"	e	enum:ia64_resource_specifier
IA64_RS_AR_UNAT	include/opcode/ia64.h	/^  IA64_RS_AR_UNAT,$/;"	e	enum:ia64_resource_specifier
IA64_RS_ARb	include/opcode/ia64.h	/^  IA64_RS_ARb, \/* 48-63, 112-127 *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_BR	include/opcode/ia64.h	/^  IA64_RS_BR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_CFM	include/opcode/ia64.h	/^  IA64_RS_CFM,$/;"	e	enum:ia64_resource_specifier
IA64_RS_CPUID	include/opcode/ia64.h	/^  IA64_RS_CPUID,$/;"	e	enum:ia64_resource_specifier
IA64_RS_CR	include/opcode/ia64.h	/^  IA64_RS_CR, \/* 3-7,10-15,18,28-63,75-79,82-127 *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_CRX	include/opcode/ia64.h	/^  IA64_RS_CRX, \/* CRs not in RS_CR *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_CR_IIB	include/opcode/ia64.h	/^  IA64_RS_CR_IIB,$/;"	e	enum:ia64_resource_specifier
IA64_RS_CR_IRR	include/opcode/ia64.h	/^  IA64_RS_CR_IRR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_CR_LRR	include/opcode/ia64.h	/^  IA64_RS_CR_LRR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_DAHR	include/opcode/ia64.h	/^  IA64_RS_DAHR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_DBR	include/opcode/ia64.h	/^  IA64_RS_DBR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_FR	include/opcode/ia64.h	/^  IA64_RS_FR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_FRb	include/opcode/ia64.h	/^  IA64_RS_FRb,$/;"	e	enum:ia64_resource_specifier
IA64_RS_GR	include/opcode/ia64.h	/^  IA64_RS_GR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_GR0	include/opcode/ia64.h	/^  IA64_RS_GR0,$/;"	e	enum:ia64_resource_specifier
IA64_RS_IBR	include/opcode/ia64.h	/^  IA64_RS_IBR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_INSERVICE	include/opcode/ia64.h	/^  IA64_RS_INSERVICE, \/* CR[EOI] or CR[IVR] *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_MSR	include/opcode/ia64.h	/^  IA64_RS_MSR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_PKR	include/opcode/ia64.h	/^  IA64_RS_PKR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_PMC	include/opcode/ia64.h	/^  IA64_RS_PMC,$/;"	e	enum:ia64_resource_specifier
IA64_RS_PMD	include/opcode/ia64.h	/^  IA64_RS_PMD,$/;"	e	enum:ia64_resource_specifier
IA64_RS_PR	include/opcode/ia64.h	/^  IA64_RS_PR,  \/* non-rotating, 1-15 *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_PR63	include/opcode/ia64.h	/^  IA64_RS_PR63,$/;"	e	enum:ia64_resource_specifier
IA64_RS_PRr	include/opcode/ia64.h	/^  IA64_RS_PRr, \/* rotating, 16-62 *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_PSR	include/opcode/ia64.h	/^  IA64_RS_PSR, \/* PSR bits *\/$/;"	e	enum:ia64_resource_specifier
IA64_RS_RR	include/opcode/ia64.h	/^  IA64_RS_RR,$/;"	e	enum:ia64_resource_specifier
IA64_RS_RSE	include/opcode/ia64.h	/^  IA64_RS_RSE, \/* implementation-specific RSE resources *\/$/;"	e	enum:ia64_resource_specifier
IA64_SSD_REGNUM	gdb/ia64-tdep.h	182;"	d
IA64_SSD_REGNUM	gdb/stubs/ia64vms-stub.c	239;"	d	file:
IA64_TDEP_H	gdb/ia64-tdep.h	21;"	d
IA64_TYPE_A	include/opcode/ia64.h	/^    IA64_TYPE_A,	\/* integer alu (I- or M-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_B	include/opcode/ia64.h	/^    IA64_TYPE_B,	\/* branch (B-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_DYN	include/opcode/ia64.h	/^    IA64_TYPE_DYN,	\/* Dynamic opcode *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_F	include/opcode/ia64.h	/^    IA64_TYPE_F,	\/* floating-point (F-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_I	include/opcode/ia64.h	/^    IA64_TYPE_I,	\/* non-alu integer (I-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_M	include/opcode/ia64.h	/^    IA64_TYPE_M,	\/* memory (M-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_NIL	include/opcode/ia64.h	/^    IA64_TYPE_NIL = 0,	\/* illegal type *\/$/;"	e	enum:ia64_insn_type
IA64_TYPE_X	include/opcode/ia64.h	/^    IA64_TYPE_X,	\/* long encoding (X-unit) *\/$/;"	e	enum:ia64_insn_type
IA64_UNAT_REGNUM	gdb/ia64-tdep.h	188;"	d
IA64_UNAT_REGNUM	gdb/stubs/ia64vms-stub.c	245;"	d	file:
IA64_UNIT_B	include/opcode/ia64.h	/^    IA64_UNIT_B,	\/* branching unit *\/$/;"	e	enum:ia64_unit
IA64_UNIT_F	include/opcode/ia64.h	/^    IA64_UNIT_F,	\/* floating-point unit *\/$/;"	e	enum:ia64_unit
IA64_UNIT_I	include/opcode/ia64.h	/^    IA64_UNIT_I,	\/* integer unit *\/$/;"	e	enum:ia64_unit
IA64_UNIT_L	include/opcode/ia64.h	/^    IA64_UNIT_L,	\/* long "unit" *\/$/;"	e	enum:ia64_unit
IA64_UNIT_M	include/opcode/ia64.h	/^    IA64_UNIT_M,	\/* memory unit *\/$/;"	e	enum:ia64_unit
IA64_UNIT_NIL	include/opcode/ia64.h	/^    IA64_UNIT_NIL = 0,	\/* illegal unit *\/$/;"	e	enum:ia64_unit
IA64_UNIT_X	include/opcode/ia64.h	/^    IA64_UNIT_X,	\/* may be integer or branch unit *\/$/;"	e	enum:ia64_unit
IA64_VFP_REGNUM	gdb/ia64-tdep.h	148;"	d
IA64_VFP_REGNUM	gdb/stubs/ia64vms-stub.c	205;"	d	file:
IA64_VRAP_REGNUM	gdb/ia64-tdep.h	152;"	d
IA64_VRAP_REGNUM	gdb/stubs/ia64vms-stub.c	209;"	d	file:
IACC0_NAMES	opcodes/frv-desc.h	/^} IACC0_NAMES;$/;"	t	typeref:enum:iacc0_names
IADDR	sim/common/cgen-types.h	/^typedef unsigned_address IADDR; \/* FIXME: wip*\/$/;"	t
IAGR_BLOCK	sim/mn10300/dv-mn103int.c	/^enum { ICR_BLOCK, IAGR_BLOCK, EXTMD_BLOCK, NR_BLOCKS };$/;"	e	enum:__anon791	file:
IAI	sim/or1k/arch.h	34;"	d
IALU1	include/opcode/d30v.h	55;"	d
IALU2	include/opcode/d30v.h	56;"	d
IAL_TYPE	opcodes/dlx-dis.c	30;"	d	file:
IAMR2	opcodes/mips-opc.c	331;"	d	file:
IAMR2	opcodes/mips16-opc.c	205;"	d	file:
IAND	sim/erc32/exec.c	133;"	d	file:
IANDCC	sim/erc32/exec.c	134;"	d	file:
IANDN	sim/erc32/exec.c	135;"	d	file:
IANDNCC	sim/erc32/exec.c	136;"	d	file:
IBA	sim/cr16/cr16_sim.h	357;"	d
IBA	sim/d10v/d10v_sim.h	385;"	d
IBA_CR	sim/d10v/d10v_sim.h	/^  IBA_CR = 14,$/;"	e	enum:__anon499
IBCR	sim/sh/interp.c	142;"	d	file:
IBCR_REGNUM	gdb/sh-tdep.h	/^    IBCR_REGNUM = 64,$/;"	e	enum:__anon1841
IBIT	sim/arm/armemu.h	57;"	d
IBNR	sim/sh/interp.c	143;"	d	file:
IBNR_REGNUM	gdb/sh-tdep.h	/^    IBNR_REGNUM = 65,$/;"	e	enum:__anon1841
IBR_R3	opcodes/ia64-opc.h	79;"	d
IBR_REGNUM	gdb/cris-tdep.c	/^  IBR_REGNUM  = 25,$/;"	e	enum:cris_regnums	file:
IBR_TYPE	opcodes/dlx-dis.c	31;"	d	file:
ICACHE_FUNCTION_ACTUAL	sim/ppc/igen.h	151;"	d
ICACHE_FUNCTION_FORMAL	sim/ppc/igen.h	145;"	d
ICACHE_FUNCTION_TYPE	sim/ppc/igen.h	153;"	d
ICACHE_INLINE	sim/ppc/std-config.h	556;"	d
ICC	opcodes/sparc-opc.c	237;"	d	file:
ICCR_NAMES	opcodes/frv-desc.h	/^} ICCR_NAMES;$/;"	t	typeref:enum:iccr_names
ICC_C	opcodes/frv-desc.h	/^  ICC_NEV, ICC_C, ICC_V, ICC_LT$/;"	e	enum:int_cc
ICC_C	sim/erc32/exec.c	84;"	d	file:
ICC_EQ	opcodes/frv-desc.h	/^ , ICC_EQ, ICC_LS, ICC_N, ICC_LE$/;"	e	enum:int_cc
ICC_GE	opcodes/frv-desc.h	/^ , ICC_RA, ICC_NC, ICC_NV, ICC_GE$/;"	e	enum:int_cc
ICC_GT	opcodes/frv-desc.h	/^ , ICC_NE, ICC_HI, ICC_P, ICC_GT$/;"	e	enum:int_cc
ICC_HI	opcodes/frv-desc.h	/^ , ICC_NE, ICC_HI, ICC_P, ICC_GT$/;"	e	enum:int_cc
ICC_LE	opcodes/frv-desc.h	/^ , ICC_EQ, ICC_LS, ICC_N, ICC_LE$/;"	e	enum:int_cc
ICC_LS	opcodes/frv-desc.h	/^ , ICC_EQ, ICC_LS, ICC_N, ICC_LE$/;"	e	enum:int_cc
ICC_LT	opcodes/frv-desc.h	/^  ICC_NEV, ICC_C, ICC_V, ICC_LT$/;"	e	enum:int_cc
ICC_N	opcodes/frv-desc.h	/^ , ICC_EQ, ICC_LS, ICC_N, ICC_LE$/;"	e	enum:int_cc
ICC_N	sim/erc32/exec.c	81;"	d	file:
ICC_NC	opcodes/frv-desc.h	/^ , ICC_RA, ICC_NC, ICC_NV, ICC_GE$/;"	e	enum:int_cc
ICC_NE	opcodes/frv-desc.h	/^ , ICC_NE, ICC_HI, ICC_P, ICC_GT$/;"	e	enum:int_cc
ICC_NEV	opcodes/frv-desc.h	/^  ICC_NEV, ICC_C, ICC_V, ICC_LT$/;"	e	enum:int_cc
ICC_NV	opcodes/frv-desc.h	/^ , ICC_RA, ICC_NC, ICC_NV, ICC_GE$/;"	e	enum:int_cc
ICC_P	opcodes/frv-desc.h	/^ , ICC_NE, ICC_HI, ICC_P, ICC_GT$/;"	e	enum:int_cc
ICC_RA	opcodes/frv-desc.h	/^ , ICC_RA, ICC_NC, ICC_NV, ICC_GE$/;"	e	enum:int_cc
ICC_V	opcodes/frv-desc.h	/^  ICC_NEV, ICC_C, ICC_V, ICC_LT$/;"	e	enum:int_cc
ICC_V	sim/erc32/exec.c	83;"	d	file:
ICC_Z	sim/erc32/exec.c	82;"	d	file:
ICONV_CONST	gdb/charset.c	100;"	d	file:
ICONV_CONST	gdb/charset.c	99;"	d	file:
ICR	include/opcode/convex.h	62;"	d
ICR_BLOCK	sim/mn10300/dv-mn103int.c	/^enum { ICR_BLOCK, IAGR_BLOCK, EXTMD_BLOCK, NR_BLOCKS };$/;"	e	enum:__anon791	file:
ICU_BASE	gdb/ser-go32.c	166;"	d	file:
ICU_MASK	gdb/ser-go32.c	168;"	d	file:
ICU_OCW2	gdb/ser-go32.c	167;"	d	file:
ICYCLE	sim/arm/armemu.h	310;"	d
ID	opcodes/msp430-decode.c	66;"	d	file:
ID	opcodes/rl78-decode.c	43;"	d	file:
ID	opcodes/rx-decode.c	82;"	d	file:
ID	sim/aarch64/cpustate.h	/^  ID = (1 << ID_IDX)$/;"	e	enum:FPSRMask
IDATA	include/opcode/spu.h	/^  IDATA,$/;"	e	enum:__anon1274
IDD_LENGTH	include/vms/lbr.h	156;"	d
IDD__FLAGS_ASCII	include/vms/lbr.h	149;"	d
IDD__FLAGS_LOCKED	include/vms/lbr.h	150;"	d
IDD__FLAGS_NOCASECMP	include/vms/lbr.h	152;"	d
IDD__FLAGS_NOCASENTR	include/vms/lbr.h	153;"	d
IDD__FLAGS_UPCASNTRY	include/vms/lbr.h	154;"	d
IDD__FLAGS_VARLENIDX	include/vms/lbr.h	151;"	d
IDECODE_INLINE	sim/ppc/std-config.h	590;"	d
IDESC	sim/common/cgen-defs.h	/^typedef struct idesc IDESC;$/;"	t	typeref:struct:idesc
IDESC_CTI_P	sim/common/cgen-engine.h	171;"	d
IDESC_SKIP_P	sim/common/cgen-engine.h	179;"	d
ID_IDX	sim/aarch64/cpustate.h	/^  ID_IDX = 7$/;"	e	enum:FPSRIdx
IEA	sim/ppc/idecode_fields.h	54;"	d
IEEE_FLOATING_POINT	gdb/gnulib/import/isnan.c	90;"	d	file:
IER_EMSC	gdb/ser-go32.c	61;"	d	file:
IER_ERLS	gdb/ser-go32.c	60;"	d	file:
IER_ERXRDY	gdb/ser-go32.c	58;"	d	file:
IER_ETXRDY	gdb/ser-go32.c	59;"	d	file:
IF	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^IF !CC JUMP JBACK;$/;"	l
IF	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^IF !CC JUMP SUBR;$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF !CC JUMP LABEL1;	\/\/ branch$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF !CC JUMP LABEL2 (BP);	\/\/ branch$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF CC JUMP END (BP);	\/\/ branch on$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF CC R1 = R3;	\/\/ ccmov$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF CC R3 = R2;	\/\/ ccmv$/;"	l
IF	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^IF CC R4 = R5;	\/\/ ccmv$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R0 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R0 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R0 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R0 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R1 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R1 = R3;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R1 = R5;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R2 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R2 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R2 = R5;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R3 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R3 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R3 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R3 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R4 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R4 = R3;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R4 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R5 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R5 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R5 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R6 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R6 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R6 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R7 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R7 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^IF CC R7 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R0 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R0 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R0 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R0 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R1 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R1 = R3;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R1 = R5;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R2 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R2 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R2 = R5;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R3 = R0;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R3 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R3 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R3 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R4 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R4 = R3;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R4 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R5 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R5 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R5 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R6 = R1;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R6 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R6 = R7;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R7 = R2;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R7 = R4;$/;"	l
IF	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^IF !CC R7 = R6;$/;"	l
IF	sim/testsuite/sim/bfin/c_except_illopcode.S	/^IF !CC JUMP BeginUserCode;$/;"	l
IF	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^IF CC JUMP SSCOUNT;  \/\/ Go to Single Step Handler$/;"	l
IF	sim/testsuite/sim/bfin/c_interr_timer.S	/^IF !CC JUMP LABEL1;$/;"	l
IF	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^IF !CC JUMP LABEL1;$/;"	l
IF	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^IF CC R2 = R3;$/;"	l
IF	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^IF !CC JUMP BeginUserCode;$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^IF !CC JUMP LABEL1 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^IF !CC JUMP LABEL2 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^IF !CC JUMP LABEL3 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^IF CC JUMP LABEL4;             \/\/ SHOULD NOT EXECUTE$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^IF !CC JUMP LABEL1;$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^IF !CC JUMP LABEL2;$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^IF !CC JUMP LABEL3;$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^IF CC JUMP LABEL4;             \/\/ SHOULD NOT EXECUTE$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^IF !CC JUMP LABEL2 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^IF !CC JUMP LABEL3 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^IF CC JUMP LABEL1 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^IF CC JUMP LABEL4 (BP);             \/\/ SHOULD NOT EXECUTE$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^IF !CC JUMP LABEL1 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^IF !CC JUMP LABEL2 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^IF !CC JUMP LABEL3;$/;"	l
IF	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^IF CC JUMP LABEL2 (BP);    \/\/ not taken$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in AC stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in DEC stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in EX1 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in EX2 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in EX3 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in IF1 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in IF2 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP 4 (BP);         \/\/ Mispredicted branch gets killed in WB stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF !CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF CC JUMP OUT1;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^IF CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF !CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in AC stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in DEC stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in EX1 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in EX2 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in EX3 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in IF1 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in IF2 stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP 4;	\/\/ Mispredicted branch gets killed in WB stage$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP OUT1;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^IF CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^IF !CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^IF CC JUMP OUT1;$/;"	l
IF	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^IF CC JUMP OUT;$/;"	l
IF	sim/testsuite/sim/bfin/se_bug_ui.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_bug_ui2.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_bug_ui3.S	/^IF !CC JUMP OUT;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^IF !CC JUMP INC_R3_TO_10 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^IF !CC JUMP INC_R3_TO_20 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^IF !CC JUMP QUERY_0;$/;"	l
IF	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^IF !CC JUMP QUERY_1;$/;"	l
IF	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^IF CC JUMP INC_R3_TO_20 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_cof.S	/^IF !CC JUMP 2;      \/\/ Mispredicted branch;$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^IF CC JUMP DGPROTVIOL;$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^IF CC JUMP EXCPT2;$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^IF CC JUMP EXCPT2;$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^IF CC JUMP IFPROTVIOL;$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^IF CC JUMP EXCPT15 (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^IF CC JUMP SINGLESTEP (BP);  \/\/ Go to Single Step Handler$/;"	l
IF	sim/testsuite/sim/bfin/se_illegalcombination.S	/^IF CC JUMP ILLEGALCOMBINATION;   \/\/ If EXCAUSE != 0x22 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^IF !CC JUMP 2;$/;"	l
IF	sim/testsuite/sim/bfin/se_kills2.S	/^IF !CC JUMP NEXT1;      \/\/ following instruction should be killed$/;"	l
IF	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^IF CC JUMP 2;$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N0B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N1B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N2B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N3B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N4B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N5B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N6B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N7B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N8B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP N9B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP NAB (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP NBB (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O0B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O1B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O2B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O3B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O4B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O5B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O6B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O7B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O8B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP O9B (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP OAB (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^IF !CC JUMP OBB (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^IF CC JUMP IFETCHMISALIGNED;   \/\/ If EXCAUSE != 0x2A then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^IF CC JUMP DAGPROTVIOL (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^IF CC JUMP EXCPT2;$/;"	l
IF	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^IF CC JUMP SSSTEP (BP);$/;"	l
IF	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;$/;"	l
IF	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^IF CC JUMP UNDEFINEDINSTRUCTION;   \/\/ If EXCAUSE != 0x21 then leave$/;"	l
IF	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^IF CC JUMP IFETCHPROTVIOL;   \/\/ If EXCAUSE != 0x2E then leave$/;"	l
IF1	opcodes/v850-opc.c	1294;"	d	file:
IF2	opcodes/v850-opc.c	1297;"	d	file:
IF3	opcodes/v850-opc.c	1300;"	d	file:
IF6	opcodes/v850-opc.c	1303;"	d	file:
IF6U	opcodes/v850-opc.c	1306;"	d	file:
IF7	opcodes/v850-opc.c	1309;"	d	file:
IFBITS	sim/arm/armemu.h	59;"	d
IFDEF	zlib/contrib/masmx64/gvmat64.asm	/^IFDEF INFOZIP$/;"	l
IFDEF	zlib/contrib/masmx86/inffas32.asm	/^IFDEF GUNZIP$/;"	l
IFDEF	zlib/contrib/masmx86/match686.asm	/^IFDEF NOUNDERLINE$/;"	l
IFETCH	sim/bfin/bfin-sim.h	345;"	d
IFETCHMISALIGNED	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^IFETCHMISALIGNED:$/;"	l
IFETCHPROTVIOL	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^IFETCHPROTVIOL:$/;"	l
IFETCH_CHECK	sim/bfin/bfin-sim.h	346;"	d
IFFLAGS	sim/arm/armemu.h	107;"	d
IFFlags	sim/arm/armdefs.h	/^  ARMword NFlag, ZFlag, CFlag, VFlag, IFFlags;	\/* dummy flags for speed *\/$/;"	m	struct:ARMul_State
IFIELD_TYPE	opcodes/epiphany-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/fr30-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/frv-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/ip2k-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/iq2000-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/lm32-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/m32c-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/m32r-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/mep-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/mt-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/or1k-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/xc16x-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	opcodes/xstormy16-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	sim/cris/cris-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFIELD_TYPE	sim/sh64/sh-desc.h	/^} IFIELD_TYPE;$/;"	t	typeref:enum:ifield_type
IFLAG	sim/arm/armemu.h	105;"	d
IFPROTVIOL	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^IFPROTVIOL:$/;"	l
IFTHEN_COND	opcodes/arm-dis.c	3286;"	d	file:
IF_KEYWORD_INDEX	gdb/linespec.c	250;"	d	file:
IGNORE	include/opcode/h8300.h	/^  IGNORE =	0x200000,$/;"	e	enum:h8_flags
IGNORED	opcodes/arc-opc.c	1801;"	d	file:
IGNORE_CARRY_BIT	include/opcode/msp430.h	44;"	d
IGNORE_FILENUM	sim/ppc/emul_bugapi.c	405;"	d	file:
IGNORE_FIRST_OPD	opcodes/arc-ext.h	48;"	d
IH	opcodes/ppc-opc.c	2610;"	d	file:
IIR_FIFO_MASK	gdb/ser-go32.c	64;"	d	file:
IIR_IMASK	gdb/ser-go32.c	65;"	d	file:
IIR_MLSC	gdb/ser-go32.c	71;"	d	file:
IIR_NOPEND	gdb/ser-go32.c	66;"	d	file:
IIR_RLS	gdb/ser-go32.c	67;"	d	file:
IIR_RXRDY	gdb/ser-go32.c	68;"	d	file:
IIR_RXTOUT	gdb/ser-go32.c	69;"	d	file:
IIR_TXRDY	gdb/ser-go32.c	70;"	d	file:
IJR_TYPE	opcodes/dlx-dis.c	33;"	d	file:
IJ_TYPE	opcodes/dlx-dis.c	32;"	d	file:
IL2E	opcodes/mips-opc.c	309;"	d	file:
IL2F	opcodes/mips-opc.c	310;"	d	file:
IL3A	opcodes/mips-opc.c	311;"	d	file:
ILA	bfd/elf32-spu.c	851;"	d	file:
ILD_TYPE	opcodes/dlx-dis.c	28;"	d	file:
ILF_DATA_SIZE	bfd/peicode.h	432;"	d
ILINK1	opcodes/arc-opc.c	1885;"	d	file:
ILINK2	opcodes/arc-opc.c	1887;"	d	file:
ILLEGAL	opcodes/cr16-dis.c	27;"	d	file:
ILLEGAL	opcodes/crx-dis.c	28;"	d	file:
ILLEGAL	sim/ft32/interp.c	156;"	d	file:
ILLEGAL	sim/mcore/interp.c	280;"	d	file:
ILLEGALCOMBINATION	sim/testsuite/sim/bfin/se_illegalcombination.S	/^ILLEGALCOMBINATION:$/;"	l
ILLEGAL_OPCODE	sim/rl78/mem.c	31;"	d	file:
ILL_RPC	gdb/gnu-nat.c	1801;"	d	file:
ILR0_REG	sim/mips/dv-tx3904irc.c	/^  ILR0_REG = 4,$/;"	e	enum:__anon836	file:
ILR1_REG	sim/mips/dv-tx3904irc.c	/^  ILR1_REG = 5,$/;"	e	enum:__anon836	file:
ILR2_REG	sim/mips/dv-tx3904irc.c	/^  ILR2_REG = 6,$/;"	e	enum:__anon836	file:
ILR3_REG	sim/mips/dv-tx3904irc.c	/^  ILR3_REG = 7,$/;"	e	enum:__anon836	file:
ILR_GET	sim/mips/dv-tx3904irc.c	183;"	d	file:
IM7	opcodes/ppc-opc.c	2825;"	d	file:
IM7_MASK	opcodes/ppc-opc.c	2826;"	d	file:
IMAGE_BASE	bfd/pei-sh.c	26;"	d	file:
IMAGE_COMDAT_SELECT_ANY	include/coff/pe.h	122;"	d
IMAGE_COMDAT_SELECT_ASSOCIATIVE	include/coff/pe.h	125;"	d
IMAGE_COMDAT_SELECT_EXACT_MATCH	include/coff/pe.h	124;"	d
IMAGE_COMDAT_SELECT_NODUPLICATES	include/coff/pe.h	121;"	d
IMAGE_COMDAT_SELECT_SAME_SIZE	include/coff/pe.h	123;"	d
IMAGE_DATA_DIRECTORY	include/coff/internal.h	/^}  IMAGE_DATA_DIRECTORY;$/;"	t	typeref:struct:_IMAGE_DATA_DIRECTORY
IMAGE_DLLCHARACTERISTICS_NO_BIND	include/coff/pe.h	51;"	d
IMAGE_DLLCHARACTERISTICS_NO_ISOLATION	include/coff/pe.h	49;"	d
IMAGE_DLLCHARACTERISTICS_NO_SEH	include/coff/pe.h	50;"	d
IMAGE_DLLCHARACTERISTICS_TERMINAL_SERVER_AWARE	include/coff/pe.h	53;"	d
IMAGE_DLLCHARACTERISTICS_WDM_DRIVER	include/coff/pe.h	52;"	d
IMAGE_DLL_CHARACTERISTICS_DYNAMIC_BASE	include/coff/pe.h	46;"	d
IMAGE_DLL_CHARACTERISTICS_FORCE_INTEGRITY	include/coff/pe.h	47;"	d
IMAGE_DLL_CHARACTERISTICS_HIGH_ENTROPY_VA	include/coff/pe.h	45;"	d
IMAGE_DLL_CHARACTERISTICS_NX_COMPAT	include/coff/pe.h	48;"	d
IMAGE_DOS_SIGNATURE	include/coff/msdos.h	23;"	d
IMAGE_FILE_16BIT_MACHINE	include/coff/pe.h	32;"	d
IMAGE_FILE_32BIT_MACHINE	include/coff/pe.h	34;"	d
IMAGE_FILE_AGGRESSIVE_WS_TRIM	include/coff/pe.h	30;"	d
IMAGE_FILE_BYTES_REVERSED_HI	include/coff/pe.h	41;"	d
IMAGE_FILE_BYTES_REVERSED_LO	include/coff/pe.h	33;"	d
IMAGE_FILE_DEBUG_STRIPPED	include/coff/pe.h	35;"	d
IMAGE_FILE_DLL	include/coff/pe.h	39;"	d
IMAGE_FILE_DLL	libiberty/simple-object-coff.c	64;"	d	file:
IMAGE_FILE_EXECUTABLE_IMAGE	include/coff/pe.h	27;"	d
IMAGE_FILE_LARGE_ADDRESS_AWARE	include/coff/pe.h	31;"	d
IMAGE_FILE_LINE_NUMS_STRIPPED	include/coff/pe.h	28;"	d
IMAGE_FILE_LOCAL_SYMS_STRIPPED	include/coff/pe.h	29;"	d
IMAGE_FILE_MACHINE_ALPHA	include/coff/pe.h	130;"	d
IMAGE_FILE_MACHINE_ALPHA64	include/coff/pe.h	131;"	d
IMAGE_FILE_MACHINE_AM33	include/coff/pe.h	132;"	d
IMAGE_FILE_MACHINE_AMD64	include/coff/pe.h	133;"	d
IMAGE_FILE_MACHINE_AMD64	include/coff/pe.h	159;"	d
IMAGE_FILE_MACHINE_ARM	include/coff/pe.h	134;"	d
IMAGE_FILE_MACHINE_AXP64	include/coff/pe.h	135;"	d
IMAGE_FILE_MACHINE_CEE	include/coff/pe.h	136;"	d
IMAGE_FILE_MACHINE_CEF	include/coff/pe.h	137;"	d
IMAGE_FILE_MACHINE_EBC	include/coff/pe.h	138;"	d
IMAGE_FILE_MACHINE_I386	include/coff/pe.h	139;"	d
IMAGE_FILE_MACHINE_IA64	include/coff/pe.h	140;"	d
IMAGE_FILE_MACHINE_M32R	include/coff/pe.h	141;"	d
IMAGE_FILE_MACHINE_M68K	include/coff/pe.h	142;"	d
IMAGE_FILE_MACHINE_MIPS16	include/coff/pe.h	143;"	d
IMAGE_FILE_MACHINE_MIPSFPU	include/coff/pe.h	144;"	d
IMAGE_FILE_MACHINE_MIPSFPU16	include/coff/pe.h	145;"	d
IMAGE_FILE_MACHINE_POWERPC	include/coff/pe.h	146;"	d
IMAGE_FILE_MACHINE_POWERPCFP	include/coff/pe.h	147;"	d
IMAGE_FILE_MACHINE_R10000	include/coff/pe.h	148;"	d
IMAGE_FILE_MACHINE_R3000	include/coff/pe.h	149;"	d
IMAGE_FILE_MACHINE_R4000	include/coff/pe.h	150;"	d
IMAGE_FILE_MACHINE_SH3	include/coff/pe.h	151;"	d
IMAGE_FILE_MACHINE_SH3DSP	include/coff/pe.h	152;"	d
IMAGE_FILE_MACHINE_SH3E	include/coff/pe.h	153;"	d
IMAGE_FILE_MACHINE_SH4	include/coff/pe.h	154;"	d
IMAGE_FILE_MACHINE_SH5	include/coff/pe.h	155;"	d
IMAGE_FILE_MACHINE_THUMB	include/coff/pe.h	156;"	d
IMAGE_FILE_MACHINE_TRICORE	include/coff/pe.h	157;"	d
IMAGE_FILE_MACHINE_UNKNOWN	include/coff/pe.h	129;"	d
IMAGE_FILE_MACHINE_WCEMIPSV2	include/coff/pe.h	158;"	d
IMAGE_FILE_NET_RUN_FROM_SWAP	include/coff/pe.h	37;"	d
IMAGE_FILE_RELOCS_STRIPPED	include/coff/pe.h	26;"	d
IMAGE_FILE_REMOVABLE_RUN_FROM_SWAP	include/coff/pe.h	36;"	d
IMAGE_FILE_SYSTEM	include/coff/pe.h	38;"	d
IMAGE_FILE_SYSTEM	libiberty/simple-object-coff.c	63;"	d	file:
IMAGE_FILE_UP_SYSTEM_ONLY	include/coff/pe.h	40;"	d
IMAGE_NT_OPTIONAL_HDR64_MAGIC	bfd/peXXigen.c	2781;"	d	file:
IMAGE_NT_OPTIONAL_HDR64_MAGIC	include/coff/x86_64.h	33;"	d
IMAGE_NT_OPTIONAL_HDRROM_MAGIC	bfd/peXXigen.c	2784;"	d	file:
IMAGE_NT_OPTIONAL_HDR_MAGIC	bfd/peXXigen.c	2778;"	d	file:
IMAGE_NT_OPTIONAL_HDR_MAGIC	include/coff/mcore.h	53;"	d
IMAGE_NT_OPTIONAL_HDR_MAGIC	include/coff/powerpc.h	42;"	d
IMAGE_NT_SIGNATURE	include/coff/msdos.h	27;"	d
IMAGE_NUMBEROF_DEBUG_TYPES	bfd/peXXigen.c	2604;"	d	file:
IMAGE_NUMBEROF_DIRECTORY_ENTRIES	include/coff/internal.h	133;"	d
IMAGE_OS2_SIGNATURE	include/coff/msdos.h	24;"	d
IMAGE_OS2_SIGNATURE_LE	include/coff/msdos.h	25;"	d
IMAGE_OS2_SIGNATURE_LX	include/coff/msdos.h	26;"	d
IMAGE_REL_BASED_HIGHADJ	bfd/peXXigen.c	2202;"	d	file:
IMAGE_REL_MCORE_ABSOLUTE	include/coff/mcore.h	36;"	d
IMAGE_REL_MCORE_ADDR32	include/coff/mcore.h	37;"	d
IMAGE_REL_MCORE_PCREL_32	include/coff/mcore.h	41;"	d
IMAGE_REL_MCORE_PCREL_IMM11BY2	include/coff/mcore.h	39;"	d
IMAGE_REL_MCORE_PCREL_IMM4BY2	include/coff/mcore.h	40;"	d
IMAGE_REL_MCORE_PCREL_IMM8BY4	include/coff/mcore.h	38;"	d
IMAGE_REL_MCORE_PCREL_JSR_IMM11BY2	include/coff/mcore.h	42;"	d
IMAGE_REL_MCORE_RVA	include/coff/mcore.h	43;"	d
IMAGE_REL_PPC_ABSOLUTE	bfd/coff-ppc.c	218;"	d	file:
IMAGE_REL_PPC_ADDR14	bfd/coff-ppc.c	233;"	d	file:
IMAGE_REL_PPC_ADDR16	bfd/coff-ppc.c	230;"	d	file:
IMAGE_REL_PPC_ADDR24	bfd/coff-ppc.c	227;"	d	file:
IMAGE_REL_PPC_ADDR32	bfd/coff-ppc.c	224;"	d	file:
IMAGE_REL_PPC_ADDR32NB	bfd/coff-ppc.c	248;"	d	file:
IMAGE_REL_PPC_ADDR64	bfd/coff-ppc.c	221;"	d	file:
IMAGE_REL_PPC_BRNTAKEN	bfd/coff-ppc.c	284;"	d	file:
IMAGE_REL_PPC_BRTAKEN	bfd/coff-ppc.c	281;"	d	file:
IMAGE_REL_PPC_FLAGMASK	bfd/coff-ppc.c	291;"	d	file:
IMAGE_REL_PPC_IFGLUE	bfd/coff-ppc.c	257;"	d	file:
IMAGE_REL_PPC_IMGLUE	bfd/coff-ppc.c	260;"	d	file:
IMAGE_REL_PPC_NEG	bfd/coff-ppc.c	278;"	d	file:
IMAGE_REL_PPC_PAIR	bfd/coff-ppc.c	270;"	d	file:
IMAGE_REL_PPC_REFHI	bfd/coff-ppc.c	268;"	d	file:
IMAGE_REL_PPC_REFLO	bfd/coff-ppc.c	269;"	d	file:
IMAGE_REL_PPC_REL14	bfd/coff-ppc.c	239;"	d	file:
IMAGE_REL_PPC_REL24	bfd/coff-ppc.c	236;"	d	file:
IMAGE_REL_PPC_SECREL	bfd/coff-ppc.c	251;"	d	file:
IMAGE_REL_PPC_SECREL16	bfd/coff-ppc.c	263;"	d	file:
IMAGE_REL_PPC_SECTION	bfd/coff-ppc.c	254;"	d	file:
IMAGE_REL_PPC_TOCDEFN	bfd/coff-ppc.c	287;"	d	file:
IMAGE_REL_PPC_TOCREL14	bfd/coff-ppc.c	245;"	d	file:
IMAGE_REL_PPC_TOCREL16	bfd/coff-ppc.c	242;"	d	file:
IMAGE_REL_PPC_TOCREL16_DEFN	bfd/coff-ppc.c	273;"	d	file:
IMAGE_REL_PPC_TYPEMASK	bfd/coff-ppc.c	290;"	d	file:
IMAGE_SCN_ALIGN_1024BYTES	include/coff/pe.h	102;"	d
IMAGE_SCN_ALIGN_128BYTES	include/coff/pe.h	99;"	d
IMAGE_SCN_ALIGN_16BYTES	include/coff/pe.h	96;"	d
IMAGE_SCN_ALIGN_1BYTES	include/coff/pe.h	91;"	d
IMAGE_SCN_ALIGN_2048BYTES	include/coff/pe.h	103;"	d
IMAGE_SCN_ALIGN_256BYTES	include/coff/pe.h	100;"	d
IMAGE_SCN_ALIGN_2BYTES	include/coff/pe.h	92;"	d
IMAGE_SCN_ALIGN_32BYTES	include/coff/pe.h	97;"	d
IMAGE_SCN_ALIGN_4096BYTES	include/coff/pe.h	104;"	d
IMAGE_SCN_ALIGN_4BYTES	include/coff/pe.h	93;"	d
IMAGE_SCN_ALIGN_512BYTES	include/coff/pe.h	101;"	d
IMAGE_SCN_ALIGN_64BYTES	include/coff/pe.h	98;"	d
IMAGE_SCN_ALIGN_8192BYTES	include/coff/pe.h	105;"	d
IMAGE_SCN_ALIGN_8BYTES	include/coff/pe.h	94;"	d
IMAGE_SCN_ALIGN_POWER_BIT_MASK	include/coff/pe.h	85;"	d
IMAGE_SCN_ALIGN_POWER_BIT_POS	include/coff/pe.h	84;"	d
IMAGE_SCN_ALIGN_POWER_BIT_POS	libiberty/simple-object-coff.c	94;"	d	file:
IMAGE_SCN_ALIGN_POWER_CONST	include/coff/pe.h	88;"	d
IMAGE_SCN_ALIGN_POWER_CONST	libiberty/simple-object-coff.c	95;"	d	file:
IMAGE_SCN_ALIGN_POWER_NUM	include/coff/pe.h	86;"	d
IMAGE_SCN_CNT_CODE	gdb/coff-pe-read.c	60;"	d	file:
IMAGE_SCN_CNT_CODE	include/coff/pe.h	67;"	d
IMAGE_SCN_CNT_INITIALIZED_DATA	gdb/coff-pe-read.c	61;"	d	file:
IMAGE_SCN_CNT_INITIALIZED_DATA	include/coff/pe.h	68;"	d
IMAGE_SCN_CNT_UNINITIALIZED_DATA	gdb/coff-pe-read.c	62;"	d	file:
IMAGE_SCN_CNT_UNINITIALIZED_DATA	include/coff/pe.h	69;"	d
IMAGE_SCN_LNK_COMDAT	include/coff/pe.h	74;"	d
IMAGE_SCN_LNK_INFO	include/coff/pe.h	72;"	d
IMAGE_SCN_LNK_NRELOC_OVFL	include/coff/pe.h	114;"	d
IMAGE_SCN_LNK_OTHER	include/coff/pe.h	71;"	d
IMAGE_SCN_LNK_REMOVE	include/coff/pe.h	73;"	d
IMAGE_SCN_MEM_16BIT	include/coff/pe.h	79;"	d
IMAGE_SCN_MEM_DISCARDABLE	include/coff/pe.h	58;"	d
IMAGE_SCN_MEM_DISCARDABLE	libiberty/simple-object-coff.c	90;"	d	file:
IMAGE_SCN_MEM_EXECUTE	include/coff/pe.h	59;"	d
IMAGE_SCN_MEM_FARDATA	include/coff/pe.h	76;"	d
IMAGE_SCN_MEM_LOCKED	include/coff/pe.h	80;"	d
IMAGE_SCN_MEM_NOT_CACHED	include/coff/pe.h	115;"	d
IMAGE_SCN_MEM_NOT_PAGED	include/coff/pe.h	116;"	d
IMAGE_SCN_MEM_PRELOAD	include/coff/pe.h	81;"	d
IMAGE_SCN_MEM_PURGEABLE	include/coff/pe.h	78;"	d
IMAGE_SCN_MEM_READ	include/coff/pe.h	60;"	d
IMAGE_SCN_MEM_READ	libiberty/simple-object-coff.c	92;"	d	file:
IMAGE_SCN_MEM_SHARED	include/coff/pe.h	117;"	d
IMAGE_SCN_MEM_SHARED	libiberty/simple-object-coff.c	91;"	d	file:
IMAGE_SCN_MEM_WRITE	include/coff/pe.h	61;"	d
IMAGE_SCN_TYPE_NO_PAD	include/coff/pe.h	65;"	d
IMAGE_SUBSYSTEM_EFI_APPLICATION	include/coff/pe.h	167;"	d
IMAGE_SUBSYSTEM_EFI_BOOT_SERVICE_DRIVER	include/coff/pe.h	168;"	d
IMAGE_SUBSYSTEM_EFI_RUNTIME_DRIVER	include/coff/pe.h	169;"	d
IMAGE_SUBSYSTEM_NATIVE	include/coff/pe.h	162;"	d
IMAGE_SUBSYSTEM_POSIX_CUI	include/coff/pe.h	165;"	d
IMAGE_SUBSYSTEM_SAL_RUNTIME_DRIVER	include/coff/pe.h	170;"	d
IMAGE_SUBSYSTEM_UNKNOWN	include/coff/pe.h	161;"	d
IMAGE_SUBSYSTEM_WINDOWS_CE_GUI	include/coff/pe.h	166;"	d
IMAGE_SUBSYSTEM_WINDOWS_CUI	include/coff/pe.h	164;"	d
IMAGE_SUBSYSTEM_WINDOWS_GUI	include/coff/pe.h	163;"	d
IMAGE_SUBSYSTEM_XBOX	include/coff/pe.h	171;"	d
IMAGE_SYM_CLASS_FILE	libiberty/simple-object-coff.c	158;"	d	file:
IMAGE_SYM_CLASS_FILE	libiberty/simple-object-xcoff.c	253;"	d	file:
IMAGE_SYM_CLASS_STATIC	libiberty/simple-object-coff.c	157;"	d	file:
IMAGE_SYM_CLASS_STATIC	libiberty/simple-object-xcoff.c	252;"	d	file:
IMAGE_SYM_DEBUG	libiberty/simple-object-coff.c	154;"	d	file:
IMAGE_SYM_DTYPE_NULL	libiberty/simple-object-coff.c	156;"	d	file:
IMAGE_SYM_DTYPE_NULL	libiberty/simple-object-xcoff.c	251;"	d	file:
IMAGE_SYM_TYPE	libiberty/simple-object-coff.c	160;"	d	file:
IMAGE_SYM_TYPE	libiberty/simple-object-xcoff.c	255;"	d	file:
IMAGE_SYM_TYPE_NULL	libiberty/simple-object-coff.c	155;"	d	file:
IMAGE_SYM_TYPE_NULL	libiberty/simple-object-xcoff.c	250;"	d	file:
IMAGE_WEAK_EXTERN_SEARCH_ALIAS	include/coff/pe.h	336;"	d
IMAGE_WEAK_EXTERN_SEARCH_LIBRARY	include/coff/pe.h	335;"	d
IMAGE_WEAK_EXTERN_SEARCH_NOLIBRARY	include/coff/pe.h	334;"	d
IMAP0	gdb/testsuite/gdb.base/d10vovly.c	87;"	d	file:
IMAP0	gdb/testsuite/gdb.base/m32rovly.c	87;"	d	file:
IMAP0	gdb/testsuite/gdb.base/ovlymgr.c	109;"	d	file:
IMAP0_OFFSET	sim/d10v/interp.c	/^    IMAP0_OFFSET = 0xff00,$/;"	e	enum:__anon501	file:
IMAP1	gdb/testsuite/gdb.base/d10vovly.c	88;"	d	file:
IMAP1	gdb/testsuite/gdb.base/m32rovly.c	88;"	d	file:
IMAP1	gdb/testsuite/gdb.base/ovlymgr.c	110;"	d	file:
IMAP_BLOCK_SIZE	sim/d10v/d10v_sim.h	/^  IMAP_BLOCK_SIZE = 0x20000,$/;"	e	enum:__anon496
IMASK	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_event_quad.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_popkill.S	/^#define IMASK            0xFFE02104$/;"	d
IMASK	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define IMASK            0xFFE02104$/;"	d
IMCR_REG	sim/mn10300/dv-mn103cpu.c	/^  IMCR_REG,$/;"	e	enum:mn103cpu_regs	file:
IMEM	include/opcode/d30v.h	54;"	d
IMEM	sim/common/sim-run.c	26;"	d	file:
IMEM16	sim/mips/sim-main.h	963;"	d
IMEM16	sim/v850/sim-main.h	399;"	d
IMEM16_IMMED	sim/mips/sim-main.h	964;"	d
IMEM16_IMMED	sim/v850/sim-main.h	402;"	d
IMEM16_MICROMIPS	sim/mips/sim-main.h	968;"	d
IMEM32	sim/mips/sim-main.h	961;"	d
IMEM32_MICROMIPS	sim/mips/sim-main.h	965;"	d
IMEM8	sim/mn10300/sim-main.h	51;"	d
IMEM8_IMMED	sim/mn10300/sim-main.h	54;"	d
IMEM_SEGMENTS	sim/d10v/d10v_sim.h	/^  IMEM_SEGMENTS = 8, \/* 1MB *\/$/;"	e	enum:__anon497
IMG_ID	bfd/elf64-ia64-vms.c	1193;"	d	file:
IMM	include/opcode/h8300.h	/^  IMM =		0x0400,$/;"	e	enum:h8_flags
IMM	opcodes/rx-decode.c	153;"	d	file:
IMM	sim/microblaze/microblaze.h	41;"	d
IMM0_20	opcodes/sh-opc.h	/^    IMM0_20,	\/* follows IMM0_20_4 *\/$/;"	e	enum:__anon61
IMM0_20BY8	opcodes/sh-opc.h	/^    IMM0_20BY8,	\/* follows IMM0_20_4 *\/$/;"	e	enum:__anon61
IMM0_20_4	opcodes/sh-opc.h	/^    IMM0_20_4,$/;"	e	enum:__anon61
IMM0_3Uc	opcodes/sh-opc.h	/^    IMM0_3Uc,	\/* 0iii xxxx *\/$/;"	e	enum:__anon61
IMM0_3Us	opcodes/sh-opc.h	/^    IMM0_3Us,	\/* 1iii xxxx *\/$/;"	e	enum:__anon61
IMM0_3c	opcodes/sh-opc.h	/^    IMM0_3c,	\/* xxxx 0iii *\/$/;"	e	enum:__anon61
IMM0_3s	opcodes/sh-opc.h	/^    IMM0_3s,	\/* xxxx 1iii *\/$/;"	e	enum:__anon61
IMM0_4	opcodes/sh-opc.h	/^    IMM0_4,$/;"	e	enum:__anon61
IMM0_4BY2	opcodes/sh-opc.h	/^    IMM0_4BY2,$/;"	e	enum:__anon61
IMM0_4BY4	opcodes/sh-opc.h	/^    IMM0_4BY4,$/;"	e	enum:__anon61
IMM0_8	opcodes/sh-opc.h	/^    IMM0_8,$/;"	e	enum:__anon61
IMM0_8BY2	opcodes/sh-opc.h	/^    IMM0_8BY2,$/;"	e	enum:__anon61
IMM0_8BY4	opcodes/sh-opc.h	/^    IMM0_8BY4,$/;"	e	enum:__anon61
IMM1	opcodes/ia64-opc.h	97;"	d
IMM10U	opcodes/v850-opc.c	1288;"	d	file:
IMM12S3	opcodes/d30v-opc.c	380;"	d	file:
IMM14	opcodes/ia64-opc.h	98;"	d
IMM15_BITS	include/opcode/metag.h	2067;"	d
IMM15_MASK	include/opcode/metag.h	2066;"	d
IMM15_MASK	opcodes/microblaze-opcm.h	148;"	d
IMM16	include/opcode/h8300.h	/^  IMM16 =	IMM | SRC | L_16,$/;"	e	enum:h8_flags
IMM16	opcodes/m10200-opc.c	68;"	d	file:
IMM16	opcodes/m10300-opc.c	86;"	d	file:
IMM16HI	opcodes/v850-opc.c	1194;"	d	file:
IMM16LIST	include/opcode/h8300.h	277;"	d
IMM16LO	opcodes/v850-opc.c	1190;"	d	file:
IMM16U	include/opcode/h8300.h	/^  IMM16U =	IMM | SRC | L_16U,$/;"	e	enum:h8_flags
IMM16ULIST	include/opcode/h8300.h	278;"	d
IMM16U_NS	include/opcode/h8300.h	/^  IMM16U_NS =   IMM16U | NO_SYMBOLS,$/;"	e	enum:h8_flags
IMM16_BITS	include/opcode/metag.h	2055;"	d
IMM16_MASK	include/opcode/metag.h	2054;"	d
IMM16_MEM	opcodes/m10200-opc.c	78;"	d	file:
IMM16_MEM	opcodes/m10300-opc.c	96;"	d	file:
IMM16_PCREL	opcodes/m10200-opc.c	73;"	d	file:
IMM16_PCREL	opcodes/m10300-opc.c	91;"	d	file:
IMM17	opcodes/ia64-opc.h	99;"	d
IMM18S3	opcodes/d30v-opc.c	384;"	d	file:
IMM19_BITS	include/opcode/metag.h	2057;"	d
IMM19_MASK	include/opcode/metag.h	2056;"	d
IMM1_4	opcodes/sh-opc.h	/^    IMM1_4,$/;"	e	enum:__anon61
IMM1_4BY2	opcodes/sh-opc.h	/^    IMM1_4BY2,$/;"	e	enum:__anon61
IMM1_4BY4	opcodes/sh-opc.h	/^    IMM1_4BY4,$/;"	e	enum:__anon61
IMM1_8	opcodes/sh-opc.h	/^    IMM1_8,$/;"	e	enum:__anon61
IMM1_8BY2	opcodes/sh-opc.h	/^    IMM1_8BY2,$/;"	e	enum:__anon61
IMM1_8BY4	opcodes/sh-opc.h	/^    IMM1_8BY4,$/;"	e	enum:__anon61
IMM2	include/opcode/h8300.h	/^  IMM2 =	IMM | L_2,$/;"	e	enum:h8_flags
IMM20	opcodes/ppc-opc.c	2045;"	d	file:
IMM22	opcodes/ia64-opc.h	100;"	d
IMM24	opcodes/m10200-opc.c	84;"	d	file:
IMM24	opcodes/m10300-opc.c	300;"	d	file:
IMM24LIST	include/opcode/h8300.h	279;"	d
IMM24_BITS	include/opcode/metag.h	2061;"	d
IMM24_MASK	include/opcode/metag.h	2060;"	d
IMM24_MEM	opcodes/m10200-opc.c	92;"	d	file:
IMM24_MEM	opcodes/m10300-opc.c	310;"	d	file:
IMM24_PCREL	opcodes/m10200-opc.c	88;"	d	file:
IMM3	include/opcode/h8300.h	/^  IMM3 =	IMM | L_3,$/;"	e	enum:h8_flags
IMM32	include/opcode/h8300.h	/^  IMM32 =	IMM | SRC | L_32,$/;"	e	enum:h8_flags
IMM32	opcodes/d30v-opc.c	388;"	d	file:
IMM32	opcodes/m10300-opc.c	104;"	d	file:
IMM32	opcodes/v850-opc.c	1234;"	d	file:
IMM32LIST	include/opcode/h8300.h	280;"	d
IMM32_HIGH24	opcodes/m10300-opc.c	129;"	d	file:
IMM32_HIGH24_LOWSHIFT16	opcodes/m10300-opc.c	138;"	d	file:
IMM32_HIGH8	opcodes/m10300-opc.c	317;"	d	file:
IMM32_HIGH8_MEM	opcodes/m10300-opc.c	321;"	d	file:
IMM32_LOWSHIFT8	opcodes/m10300-opc.c	121;"	d	file:
IMM32_MEM	opcodes/m10300-opc.c	112;"	d	file:
IMM32_PCREL	opcodes/m10300-opc.c	108;"	d	file:
IMM3NZ	include/opcode/h8300.h	/^  IMM3NZ =	IMM | L_3NZ,$/;"	e	enum:h8_flags
IMM3NZ_NS	include/opcode/h8300.h	/^  IMM3NZ_NS =   IMM3NZ | NO_SYMBOLS,$/;"	e	enum:h8_flags
IMM4	include/opcode/h8300.h	/^  IMM4 =	IMM | L_4,$/;"	e	enum:h8_flags
IMM4	opcodes/m10300-opc.c	235;"	d	file:
IMM4	sim/mcore/interp.c	269;"	d	file:
IMM44	opcodes/ia64-opc.h	101;"	d
IMM4_2	opcodes/m10300-opc.c	333;"	d	file:
IMM4_BITS	include/opcode/metag.h	2069;"	d
IMM4_MASK	include/opcode/metag.h	2068;"	d
IMM4_NS	include/opcode/h8300.h	/^  IMM4_NS =	IMM4 | NO_SYMBOLS,$/;"	e	enum:h8_flags
IMM5	include/opcode/h8300.h	/^  IMM5 =	IMM | L_5,$/;"	e	enum:h8_flags
IMM5	opcodes/d30v-opc.c	364;"	d	file:
IMM5	opcodes/v850-opc.c	1142;"	d	file:
IMM5	sim/mcore/interp.c	268;"	d	file:
IMM5S3	opcodes/d30v-opc.c	368;"	d	file:
IMM5U	opcodes/d30v-opc.c	366;"	d	file:
IMM5_BITS	include/opcode/metag.h	2063;"	d
IMM5_MASK	include/opcode/metag.h	2062;"	d
IMM5_MASK	opcodes/microblaze-opcm.h	139;"	d
IMM5_MBAR_MASK	opcodes/microblaze-opcm.h	142;"	d
IMM6	opcodes/d30v-opc.c	370;"	d	file:
IMM6	opcodes/v850-opc.c	1150;"	d	file:
IMM6U	opcodes/d30v-opc.c	372;"	d	file:
IMM6U2	opcodes/d30v-opc.c	374;"	d	file:
IMM6_BITS	include/opcode/metag.h	2065;"	d
IMM6_MASK	include/opcode/metag.h	2064;"	d
IMM8	include/opcode/h8300.h	/^  IMM8 =	IMM | SRC | L_8,$/;"	e	enum:h8_flags
IMM8	opcodes/ia64-opc.h	105;"	d
IMM8	opcodes/m10200-opc.c	63;"	d	file:
IMM8	opcodes/m10300-opc.c	81;"	d	file:
IMM8	opcodes/ppc-opc.c	2614;"	d	file:
IMM8E	opcodes/m10300-opc.c	203;"	d	file:
IMM8LIST	include/opcode/h8300.h	276;"	d
IMM8M1	opcodes/ia64-opc.h	107;"	d
IMM8M1U4	opcodes/ia64-opc.h	108;"	d
IMM8M1U8	opcodes/ia64-opc.h	109;"	d
IMM8U	include/opcode/h8300.h	/^  IMM8U =	IMM | SRC | L_8U,$/;"	e	enum:h8_flags
IMM8U4	opcodes/ia64-opc.h	106;"	d
IMM8U_NS	include/opcode/h8300.h	/^  IMM8U_NS =	IMM8U | NO_SYMBOLS,$/;"	e	enum:h8_flags
IMM8_BITS	include/opcode/metag.h	2059;"	d
IMM8_MASK	include/opcode/metag.h	2058;"	d
IMM8_MEM	opcodes/m10300-opc.c	287;"	d	file:
IMM9a	opcodes/ia64-opc.h	110;"	d
IMM9b	opcodes/ia64-opc.h	111;"	d
IMMED	include/opcode/sparc.h	320;"	d
IMMEDIATE_BIT_SET	opcodes/arm-dis.c	3378;"	d	file:
IMMED_FLOAT	opcodes/tic4x-dis.c	/^  IMMED_FLOAT$/;"	e	enum:__anon73	file:
IMMED_INT	opcodes/tic4x-dis.c	/^  IMMED_INT,$/;"	e	enum:__anon73	file:
IMMED_SFLOAT	opcodes/tic4x-dis.c	/^  IMMED_SFLOAT,$/;"	e	enum:__anon73	file:
IMMED_SINT	opcodes/tic4x-dis.c	/^  IMMED_SINT,$/;"	e	enum:__anon73	file:
IMMED_SUINT	opcodes/tic4x-dis.c	/^  IMMED_SUINT,$/;"	e	enum:__anon73	file:
IMMED_UINT	opcodes/tic4x-dis.c	/^  IMMED_UINT,$/;"	e	enum:__anon73	file:
IMMS	opcodes/msp430-decode.c	101;"	d	file:
IMMS	opcodes/rl78-decode.c	78;"	d	file:
IMMU	opcodes/msp430-decode.c	100;"	d	file:
IMMU	opcodes/rl78-decode.c	77;"	d	file:
IMMU16	opcodes/ia64-opc.h	113;"	d
IMMU19	opcodes/ia64-opc.h	114;"	d
IMMU2	opcodes/ia64-opc.h	112;"	d
IMMU21	opcodes/ia64-opc.h	115;"	d
IMMU24	opcodes/ia64-opc.h	116;"	d
IMMU5b	opcodes/ia64-opc.h	119;"	d
IMMU62	opcodes/ia64-opc.h	117;"	d
IMMU64	opcodes/ia64-opc.h	118;"	d
IMMU7a	opcodes/ia64-opc.h	120;"	d
IMMU7b	opcodes/ia64-opc.h	121;"	d
IMMU9	opcodes/ia64-opc.h	122;"	d
IMMVAL_MASK_MFS	opcodes/microblaze-opc.h	75;"	d
IMMVAL_MASK_MTS	opcodes/microblaze-opc.h	74;"	d
IMMVAL_MASK_NON_SPECIAL	opcodes/microblaze-opc.h	73;"	d
IMM_ENABLE	sim/microblaze/microblaze.h	39;"	d
IMM_H	sim/microblaze/microblaze.h	36;"	d
IMM_L	sim/microblaze/microblaze.h	37;"	d
IMM_LOW	opcodes/microblaze-opcm.h	130;"	d
IMM_MASK	opcodes/microblaze-opcm.h	136;"	d
IMM_MBAR	opcodes/microblaze-opcm.h	131;"	d
IMM_NO	opcodes/mt-desc.h	/^  IMM_NO, IMM_YES$/;"	e	enum:insn_imm
IMM_OFFSET_BIT	include/opcode/mmix.h	172;"	d
IMM_YES	opcodes/mt-desc.h	/^  IMM_NO, IMM_YES$/;"	e	enum:insn_imm
IMMex	opcodes/rx-decode.c	154;"	d	file:
IMPDEP	opcodes/sparc-opc.c	2433;"	d	file:
IMPDEP	opcodes/sparc-opc.c	2442;"	d	file:
IMPL	sim/frv/registers.c	26;"	d	file:
IMPLICIT_1	sim/common/sim-fpu.c	149;"	d	file:
IMPLICIT_1	sim/mips/cp1.c	1168;"	d	file:
IMPLICIT_1	sim/ppc/dp-bit.c	214;"	d	file:
IMPLICIT_2	sim/common/sim-fpu.c	150;"	d	file:
IMPLICIT_2	sim/ppc/dp-bit.c	215;"	d	file:
IMPLICIT_4	sim/common/sim-fpu.c	151;"	d	file:
IMPLIED_DISP	include/opcode/tic30.h	143;"	d
IMPORT	gdb/hppa-tdep.h	/^    IMPORT = 11,$/;"	e	enum:unwind_stub_types
IMPORT_CODE	include/coff/pe.h	323;"	d
IMPORT_CONST	include/coff/pe.h	325;"	d
IMPORT_DATA	include/coff/pe.h	324;"	d
IMPORT_NAME	include/coff/pe.h	329;"	d
IMPORT_NAME_NOPREFIX	include/coff/pe.h	330;"	d
IMPORT_NAME_UNDECORATE	include/coff/pe.h	331;"	d
IMPORT_ORDINAL	include/coff/pe.h	328;"	d
IMPORT_SHLIB	gdb/hppa-tdep.h	/^    IMPORT_SHLIB = 12,$/;"	e	enum:unwind_stub_types
IMP_PROPS_SCACHE_ELM_SIZE	sim/common/sim-model.h	84;"	d
IMP_PROPS_SIM_CPU_SIZE	sim/common/sim-model.h	80;"	d
IMR_GET	sim/mips/dv-tx3904irc.c	181;"	d	file:
IMR_REG	sim/mips/dv-tx3904irc.c	/^  IMR_REG = 1,$/;"	e	enum:__anon836	file:
INADDR_NONE	sim/cris/dv-rv.c	871;"	d	file:
INC	include/opcode/h8300.h	/^  INC =		POSTINC,$/;"	e	enum:h8_flags
INC3	opcodes/ia64-opc.h	123;"	d
INCH_INSN_BYTE	include/opcode/mmix.h	181;"	d
INCLUDE	zlib/nintendods/Makefile	/^export INCLUDE	:=	$(foreach dir,$(INCLUDES),-I$(CURDIR)\/$(dir)) \\$/;"	m
INCLUDECRYPTINGCODE_IFCRYPTALLOWED	zlib/contrib/minizip/zip.c	185;"	d	file:
INCLUDES	zlib/nintendods/Makefile	/^INCLUDES	:=	include$/;"	m
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/arm.h	23;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/i386.h	21;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/ia64.h	22;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/mcore.h	26;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/powerpc.h	23;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/sh.h	25;"	d
INCLUDE_COMDAT_FIELDS_IN_AUXENT	include/coff/x86_64.h	24;"	d
INCLUDE_MODULE	sim/ppc/std-config.h	419;"	d
INCLUDE_SECTION_IN_SEGMENT	bfd/elf.c	6666;"	d	file:
INCLUDE_SECTION_IN_SEGMENT	bfd/elf.c	7191;"	d	file:
INCL_DOS	gdb/gnulib/import/fcntl.c	167;"	d	file:
INCL_DOS	gdb/gnulib/import/localcharset.c	65;"	d	file:
INCL_DOS	intl/localcharset.c	66;"	d	file:
INCL_DOSPROCESS	readline/readline.c	63;"	d	file:
INCL_DOSPROCESS	readline/text.c	49;"	d	file:
INCMH_INSN_BYTE	include/opcode/mmix.h	180;"	d
INCML_INSN_BYTE	include/opcode/mmix.h	179;"	d
INCOMPATIBLE	gdb/valops.c	/^enum oload_classification { STANDARD, NON_STANDARD, INCOMPATIBLE };$/;"	e	enum:oload_classification	file:
INCOMPATIBLE_TYPE_BADNESS	gdb/gdbtypes.c	/^const struct rank INCOMPATIBLE_TYPE_BADNESS = {100,0};$/;"	v	typeref:struct:rank
INCPC	sim/arm/armemu.h	294;"	d
INC_ADDR	sim/d10v/d10v_sim.h	432;"	d
INC_ADDR	sim/v850/sim-main.h	393;"	d
INC_R3_TO_10	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^INC_R3_TO_10:$/;"	l
INC_R3_TO_20	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^INC_R3_TO_20:$/;"	l
IND	bfd/cpu-ia64-opc.c	468;"	d	file:
IND	bfd/linker.c	/^  IND,		\/* Make indirect symbol.  *\/$/;"	e	enum:link_action	file:
IND	include/opcode/h8300.h	/^  IND =		0x0600,$/;"	e	enum:h8_flags
INDELAYSLOT	sim/mips/interp.c	118;"	d	file:
INDEX	zlib/examples/enough.c	179;"	d	file:
INDEX4_SUFFIX	gdb/dwarf-index-write.c	43;"	d	file:
INDEX5_SUFFIX	gdb/dwarf-index-write.c	44;"	d	file:
INDEXB	include/opcode/h8300.h	/^  INDEXB =      0x1200,$/;"	e	enum:h8_flags
INDEXB16	include/opcode/h8300.h	/^  INDEXB16  =	INDEXB | L_16,$/;"	e	enum:h8_flags
INDEXB16D	include/opcode/h8300.h	/^  INDEXB16D =	INDEXB | L_16 | DST,$/;"	e	enum:h8_flags
INDEXB32	include/opcode/h8300.h	/^  INDEXB32  =	INDEXB | L_32,$/;"	e	enum:h8_flags
INDEXB32D	include/opcode/h8300.h	/^  INDEXB32D =	INDEXB | L_32 | DST,$/;"	e	enum:h8_flags
INDEXDEF__BLKSIZ	include/vms/lbr.h	160;"	d
INDEXDEF__LENGTH	include/vms/lbr.h	159;"	d
INDEXL	include/opcode/h8300.h	/^  INDEXL =      0x1400,$/;"	e	enum:h8_flags
INDEXL16	include/opcode/h8300.h	/^  INDEXL16  =	INDEXL | L_16,$/;"	e	enum:h8_flags
INDEXL16D	include/opcode/h8300.h	/^  INDEXL16D =	INDEXL | L_16 | DST,$/;"	e	enum:h8_flags
INDEXL32	include/opcode/h8300.h	/^  INDEXL32  =	INDEXL | L_32,$/;"	e	enum:h8_flags
INDEXL32D	include/opcode/h8300.h	/^  INDEXL32D =	INDEXL | L_32 | DST,$/;"	e	enum:h8_flags
INDEXW	include/opcode/h8300.h	/^  INDEXW =      0x1300,$/;"	e	enum:h8_flags
INDEXW16	include/opcode/h8300.h	/^  INDEXW16  =	INDEXW | L_16,$/;"	e	enum:h8_flags
INDEXW16D	include/opcode/h8300.h	/^  INDEXW16D =	INDEXW | L_16 | DST,$/;"	e	enum:h8_flags
INDEXW32	include/opcode/h8300.h	/^  INDEXW32  =	INDEXW | L_32,$/;"	e	enum:h8_flags
INDEXW32D	include/opcode/h8300.h	/^  INDEXW32D =	INDEXW | L_32 | DST,$/;"	e	enum:h8_flags
INDIRECT	include/opcode/tic54x.h	96;"	d
INDIRECT_LONG	opcodes/tic4x-dis.c	/^  INDIRECT_LONG,$/;"	e	enum:__anon74	file:
INDIRECT_MODE	gdb/cris-tdep.c	/^  INDIRECT_MODE = 2,$/;"	e	enum:cris_addressing_modes	file:
INDIRECT_SHORT	opcodes/tic4x-dis.c	/^  INDIRECT_SHORT,$/;"	e	enum:__anon74	file:
INDIRECT_TIC4X	opcodes/tic4x-dis.c	/^  INDIRECT_TIC4X$/;"	e	enum:__anon74	file:
INDIR_ADD	sim/cris/cris-desc.h	/^ , INDIR_ADD, INDIR_MOVE_M_R, INDIR_SUB, INDIR_CMP$/;"	e	enum:insn_indir_opc
INDIR_ADDC	sim/cris/cris-desc.h	/^ , INDIR_MUL, INDIR_BDAP_M, INDIR_ADDC, INDIR_BOUND$/;"	e	enum:insn_indir_opc
INDIR_ADDX	sim/cris/cris-desc.h	/^  INDIR_ADDX, INDIR_MOVX, INDIR_SUBX, INDIR_CMPX$/;"	e	enum:insn_indir_opc
INDIR_AND	sim/cris/cris-desc.h	/^ , INDIR_AND, INDIR_OR, INDIR_TEST, INDIR_MOVE_R_M$/;"	e	enum:insn_indir_opc
INDIR_BDAP_M	sim/cris/cris-desc.h	/^ , INDIR_MUL, INDIR_BDAP_M, INDIR_ADDC, INDIR_BOUND$/;"	e	enum:insn_indir_opc
INDIR_BOUND	sim/cris/cris-desc.h	/^ , INDIR_MUL, INDIR_BDAP_M, INDIR_ADDC, INDIR_BOUND$/;"	e	enum:insn_indir_opc
INDIR_CMP	sim/cris/cris-desc.h	/^ , INDIR_ADD, INDIR_MOVE_M_R, INDIR_SUB, INDIR_CMP$/;"	e	enum:insn_indir_opc
INDIR_CMPX	sim/cris/cris-desc.h	/^  INDIR_ADDX, INDIR_MOVX, INDIR_SUBX, INDIR_CMPX$/;"	e	enum:insn_indir_opc
INDIR_MOVE_M_R	sim/cris/cris-desc.h	/^ , INDIR_ADD, INDIR_MOVE_M_R, INDIR_SUB, INDIR_CMP$/;"	e	enum:insn_indir_opc
INDIR_MOVE_R_M	sim/cris/cris-desc.h	/^ , INDIR_AND, INDIR_OR, INDIR_TEST, INDIR_MOVE_R_M$/;"	e	enum:insn_indir_opc
INDIR_MOVX	sim/cris/cris-desc.h	/^  INDIR_ADDX, INDIR_MOVX, INDIR_SUBX, INDIR_CMPX$/;"	e	enum:insn_indir_opc
INDIR_MUL	sim/cris/cris-desc.h	/^ , INDIR_MUL, INDIR_BDAP_M, INDIR_ADDC, INDIR_BOUND$/;"	e	enum:insn_indir_opc
INDIR_OR	sim/cris/cris-desc.h	/^ , INDIR_AND, INDIR_OR, INDIR_TEST, INDIR_MOVE_R_M$/;"	e	enum:insn_indir_opc
INDIR_SUB	sim/cris/cris-desc.h	/^ , INDIR_ADD, INDIR_MOVE_M_R, INDIR_SUB, INDIR_CMP$/;"	e	enum:insn_indir_opc
INDIR_SUBX	sim/cris/cris-desc.h	/^  INDIR_ADDX, INDIR_MOVX, INDIR_SUBX, INDIR_CMPX$/;"	e	enum:insn_indir_opc
INDIR_TEST	sim/cris/cris-desc.h	/^ , INDIR_AND, INDIR_OR, INDIR_TEST, INDIR_MOVE_R_M$/;"	e	enum:insn_indir_opc
INDR_ROW	bfd/linker.c	/^  INDR_ROW,		\/* Indirect.  *\/$/;"	e	enum:link_row	file:
INFCALL_H	gdb/infcall.h	21;"	d
INFERIORS_H	gdb/gdbserver/inferiors.h	20;"	d
INFERIOR_CALL_POST	gdb/python/py-event.h	/^  INFERIOR_CALL_POST,$/;"	e	enum:__anon2075
INFERIOR_CALL_PRE	gdb/python/py-event.h	/^  INFERIOR_CALL_PRE,$/;"	e	enum:__anon2075
INFERIOR_H	gdb/inferior.h	22;"	d
INFINITY	libiberty/floatformat.c	46;"	d	file:
INFINITY	libiberty/floatformat.c	48;"	d	file:
INFIX_ADDX	sim/cris/cris-desc.h	/^  INFIX_ADDX, INFIX_MOVX, INFIX_SUBX, INFIX_CMPX$/;"	e	enum:insn_infix_opc
INFIX_BCC_M	sim/cris/cris-desc.h	/^ , INFIX_JUMP_M, INFIX_DIP, INFIX_JUMP_R, INFIX_BCC_M$/;"	e	enum:insn_infix_opc
INFIX_BMOD	sim/cris/cris-desc.h	/^ , INFIX_MOVE_M_S, INFIX_MOVE_S_M, INFIX_BMOD, INFIX_BSTORE$/;"	e	enum:insn_infix_opc
INFIX_BSTORE	sim/cris/cris-desc.h	/^ , INFIX_MOVE_M_S, INFIX_MOVE_S_M, INFIX_BMOD, INFIX_BSTORE$/;"	e	enum:insn_infix_opc
INFIX_CMPX	sim/cris/cris-desc.h	/^  INFIX_ADDX, INFIX_MOVX, INFIX_SUBX, INFIX_CMPX$/;"	e	enum:insn_infix_opc
INFIX_DIP	sim/cris/cris-desc.h	/^ , INFIX_JUMP_M, INFIX_DIP, INFIX_JUMP_R, INFIX_BCC_M$/;"	e	enum:insn_infix_opc
INFIX_JUMP_M	sim/cris/cris-desc.h	/^ , INFIX_JUMP_M, INFIX_DIP, INFIX_JUMP_R, INFIX_BCC_M$/;"	e	enum:insn_infix_opc
INFIX_JUMP_R	sim/cris/cris-desc.h	/^ , INFIX_JUMP_M, INFIX_DIP, INFIX_JUMP_R, INFIX_BCC_M$/;"	e	enum:insn_infix_opc
INFIX_MOVEM_M_R	sim/cris/cris-desc.h	/^ , INFIX_RBF, INFIX_SBFS, INFIX_MOVEM_M_R, INFIX_MOVEM_R_M$/;"	e	enum:insn_infix_opc
INFIX_MOVEM_R_M	sim/cris/cris-desc.h	/^ , INFIX_RBF, INFIX_SBFS, INFIX_MOVEM_M_R, INFIX_MOVEM_R_M$/;"	e	enum:insn_infix_opc
INFIX_MOVE_M_S	sim/cris/cris-desc.h	/^ , INFIX_MOVE_M_S, INFIX_MOVE_S_M, INFIX_BMOD, INFIX_BSTORE$/;"	e	enum:insn_infix_opc
INFIX_MOVE_S_M	sim/cris/cris-desc.h	/^ , INFIX_MOVE_M_S, INFIX_MOVE_S_M, INFIX_BMOD, INFIX_BSTORE$/;"	e	enum:insn_infix_opc
INFIX_MOVX	sim/cris/cris-desc.h	/^  INFIX_ADDX, INFIX_MOVX, INFIX_SUBX, INFIX_CMPX$/;"	e	enum:insn_infix_opc
INFIX_RBF	sim/cris/cris-desc.h	/^ , INFIX_RBF, INFIX_SBFS, INFIX_MOVEM_M_R, INFIX_MOVEM_R_M$/;"	e	enum:insn_infix_opc
INFIX_SBFS	sim/cris/cris-desc.h	/^ , INFIX_RBF, INFIX_SBFS, INFIX_MOVEM_M_R, INFIX_MOVEM_R_M$/;"	e	enum:insn_infix_opc
INFIX_SUBX	sim/cris/cris-desc.h	/^  INFIX_ADDX, INFIX_MOVX, INFIX_SUBX, INFIX_CMPX$/;"	e	enum:insn_infix_opc
INFLATE_MODE_BAD	zlib/contrib/inflate86/inffast.S	/^#define INFLATE_MODE_BAD  26$/;"	d
INFLATE_MODE_BAD	zlib/contrib/masmx86/inffas32.asm	/^    INFLATE_MODE_BAD     equ 17$/;"	d
INFLATE_MODE_BAD	zlib/contrib/masmx86/inffas32.asm	/^    INFLATE_MODE_BAD     equ 26$/;"	d
INFLATE_MODE_BAD	zlib/contrib/masmx86/inffas32.asm	/^  INFLATE_MODE_BAD     equ 26$/;"	d
INFLATE_MODE_TYPE	zlib/contrib/inflate86/inffast.S	/^#define INFLATE_MODE_TYPE 11  \/* state->mode flags enum-ed in inflate.h *\/$/;"	d
INFLATE_MODE_TYPE	zlib/contrib/masmx86/inffas32.asm	/^    INFLATE_MODE_TYPE    equ 11$/;"	d
INFLATE_MODE_TYPE	zlib/contrib/masmx86/inffas32.asm	/^    INFLATE_MODE_TYPE    equ 3$/;"	d
INFLATE_MODE_TYPE	zlib/contrib/masmx86/inffas32.asm	/^  INFLATE_MODE_TYPE    equ 11$/;"	d
INFLOW_H	gdb/inflow.h	21;"	d
INFPY_REQUIRE_VALID	gdb/python/py-inferior.c	71;"	d	file:
INFRUN_H	gdb/infrun.h	19;"	d
INF_CHILD_H	gdb/inf-child.h	21;"	d
INF_EXEC_COMPLETE	gdb/target.h	/^    INF_EXEC_COMPLETE,$/;"	e	enum:inferior_event_type
INF_LOOP	gdb/testsuite/gdb.threads/non-stop-fair-events.c	46;"	d	file:
INF_LOOP_H	gdb/inf-loop.h	21;"	d
INF_MSGPORT_RPC	gdb/gnu-nat.c	137;"	d	file:
INF_PTRACE_H	gdb/inf-ptrace.h	21;"	d
INF_REG_EVENT	gdb/target.h	/^    INF_REG_EVENT,$/;"	e	enum:inferior_event_type
INF_RESUME_MSGPORT_RPC	gdb/gnu-nat.c	145;"	d	file:
INHIBIT_STRING_HEADER	libiberty/regex.c	140;"	d	file:
INIT	gdb/stubs/sh-stub.c	/^INIT (void)$/;"	f
INITBITS	zlib/contrib/infback9/infback9.c	117;"	d	file:
INITBITS	zlib/infback.c	150;"	d	file:
INITBITS	zlib/inflate.c	498;"	d	file:
INITIAL_BLOCK_SIZE	intl/dcigettext.c	886;"	d	file:
INITIAL_COMPLETION_HTAB_SIZE	gdb/completer.c	1465;"	d	file:
INITIAL_CONTEXT_STACK_SIZE	gdb/buildsym.c	207;"	d	file:
INITIAL_EXEC_P	bfd/elf32-frv.c	2888;"	d	file:
INITIAL_FILENAME_SEEN_CACHE_SIZE	gdb/filename-seen-cache.c	25;"	d	file:
INITIAL_HASH_RELOC_BUCKET_COUNT	bfd/elf32-xtensa.c	5129;"	d	file:
INITIAL_INCLUDE_TABLE_LENGTH	gdb/xcoffread.c	539;"	d	file:
INITIAL_LINE_VECTOR_LENGTH	gdb/buildsym.c	208;"	d	file:
INITIAL_MAXARGC	libiberty/argv.c	54;"	d	file:
INITIAL_PID	gdb/remote-sim.c	176;"	d	file:
INITIAL_STABVECTOR_LENGTH	gdb/xcoffread.c	120;"	d	file:
INITIAL_STACK_SIZE	libiberty/splay-tree.c	220;"	d	file:
INITIAL_TYPE_VECTOR_LENGTH	gdb/coffread.c	156;"	d	file:
INITIAL_TYPE_VECTOR_LENGTH	gdb/stabsread.c	226;"	d	file:
INIT_BUF_SIZE	libiberty/regex.c	1932;"	d	file:
INIT_BUF_SIZE	libiberty/regex.c	8172;"	d	file:
INIT_B_REGS	sim/testsuite/sim/bfin/test.h	49;"	d
INIT_COMPILE_STACK_SIZE	libiberty/regex.c	2136;"	d	file:
INIT_CPLUS_SPECIFIC	gdb/gdbtypes.h	1249;"	d
INIT_DISASSEMBLE_INFO	include/dis-asm.h	345;"	d
INIT_DISASSEMBLE_INFO_NO_ARCH	include/dis-asm.h	347;"	d
INIT_FAILURE_ALLOC	libiberty/regex.c	1419;"	d	file:
INIT_FAIL_STACK	libiberty/regex.c	1494;"	d	file:
INIT_FAIL_STACK	libiberty/regex.c	1508;"	d	file:
INIT_FAIL_STACK	libiberty/regex.c	8149;"	d	file:
INIT_FUNC_SPECIFIC	gdb/gdbtypes.h	1273;"	d
INIT_GERMANIC_PLURAL	intl/plural-exp.c	63;"	d	file:
INIT_GERMANIC_PLURAL	intl/plural-exp.c	93;"	d	file:
INIT_GNAT_SPECIFIC	gdb/gdbtypes.h	1264;"	d
INIT_I_REGS	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^INIT_I_REGS -1;$/;"	l
INIT_I_REGS	sim/testsuite/sim/bfin/test.h	50;"	d
INIT_L_REGS	sim/testsuite/sim/bfin/test.h	51;"	d
INIT_M_REGS	sim/testsuite/sim/bfin/test.h	52;"	d
INIT_OPTIONS	sim/igen/igen.h	218;"	d
INIT_P_REGS	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^INIT_P_REGS 0;$/;"	l
INIT_P_REGS	sim/testsuite/sim/bfin/test.h	48;"	d
INIT_R_REGS	sim/testsuite/sim/bfin/c_calla_ljump.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_calla_subr.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^INIT_R_REGS -1;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/c_ujump.s	/^INIT_R_REGS 0;$/;"	l
INIT_R_REGS	sim/testsuite/sim/bfin/test.h	47;"	d
INIT_STATE	zlib/deflate.h	54;"	d
INIT_SYM_STRING	bfd/elf32-arc.c	78;"	d	file:
INJALDELAYSLOT	sim/mips/interp.c	119;"	d	file:
INLINE	bfd/bfd-in.h	119;"	d
INLINE	bfd/bfd-in.h	121;"	d
INLINE	bfd/bfd-in2.h	126;"	d
INLINE	bfd/bfd-in2.h	128;"	d
INLINE	sim/common/sim-inline.h	295;"	d
INLINE	sim/common/sim-inline.h	297;"	d
INLINE	sim/ppc/dp-bit.c	199;"	d	file:
INLINE	sim/ppc/std-config.h	427;"	d
INLINE	sim/ppc/std-config.h	429;"	d
INLINE2	sim/common/sim-inline.h	305;"	d
INLINE2	sim/common/sim-inline.h	307;"	d
INLINE2	sim/common/sim-inline.h	309;"	d
INLINE_BITS	sim/ppc/bits.c	/^INLINE_BITS\\$/;"	f
INLINE_BITS	sim/ppc/inline.h	54;"	d
INLINE_BITS	sim/ppc/inline.h	57;"	d
INLINE_BITS	sim/ppc/inline.h	61;"	d
INLINE_CAP	sim/ppc/cap.c	/^INLINE_CAP\\$/;"	f
INLINE_CAP	sim/ppc/inline.h	480;"	d
INLINE_CAP	sim/ppc/inline.h	483;"	d
INLINE_CAP	sim/ppc/inline.h	487;"	d
INLINE_CORE	sim/ppc/inline.h	76;"	d
INLINE_CORE	sim/ppc/inline.h	79;"	d
INLINE_CORE	sim/ppc/inline.h	83;"	d
INLINE_CPU	sim/ppc/cpu.c	/^INLINE_CPU\\$/;"	f
INLINE_CPU	sim/ppc/inline.h	120;"	d
INLINE_CPU	sim/ppc/inline.h	123;"	d
INLINE_CPU	sim/ppc/inline.h	127;"	d
INLINE_DEVICE	sim/ppc/device.c	/^INLINE_DEVICE\\$/;"	f
INLINE_DEVICE	sim/ppc/device.h	25;"	d
INLINE_DEVICE	sim/ppc/inline.h	252;"	d
INLINE_DEVICE	sim/ppc/inline.h	255;"	d
INLINE_DEVICE	sim/ppc/inline.h	259;"	d
INLINE_EMUL_GENERIC	sim/ppc/emul_generic.h	34;"	d
INLINE_ENGINE	sim/common/sim-inline.h	575;"	d
INLINE_ENGINE	sim/common/sim-inline.h	578;"	d
INLINE_ENGINE	sim/common/sim-inline.h	582;"	d
INLINE_EVENTS	sim/ppc/events.c	/^INLINE_EVENTS\\$/;"	f
INLINE_EVENTS	sim/ppc/inline.h	164;"	d
INLINE_EVENTS	sim/ppc/inline.h	167;"	d
INLINE_EVENTS	sim/ppc/inline.h	171;"	d
INLINE_FRAME	gdb/frame.h	/^  INLINE_FRAME,$/;"	e	enum:frame_type
INLINE_FRAME_H	gdb/inline-frame.h	21;"	d
INLINE_GLOBALS	sim/common/sim-inline.h	266;"	d
INLINE_ICACHE	sim/common/sim-inline.h	602;"	d
INLINE_ICACHE	sim/common/sim-inline.h	605;"	d
INLINE_ICACHE	sim/common/sim-inline.h	609;"	d
INLINE_IDECODE	sim/common/sim-inline.h	629;"	d
INLINE_IDECODE	sim/common/sim-inline.h	632;"	d
INLINE_IDECODE	sim/common/sim-inline.h	636;"	d
INLINE_INTERRUPTS	sim/ppc/inline.h	230;"	d
INLINE_INTERRUPTS	sim/ppc/inline.h	233;"	d
INLINE_INTERRUPTS	sim/ppc/inline.h	237;"	d
INLINE_LOCALS	sim/common/sim-inline.h	267;"	d
INLINE_MODEL	sim/ppc/inline.h	142;"	d
INLINE_MODEL	sim/ppc/inline.h	145;"	d
INLINE_MODEL	sim/ppc/inline.h	149;"	d
INLINE_MODULE	sim/ppc/std-config.h	418;"	d
INLINE_MON	sim/ppc/inline.h	186;"	d
INLINE_MON	sim/ppc/inline.h	189;"	d
INLINE_MON	sim/ppc/inline.h	193;"	d
INLINE_OPTIONS	sim/ppc/inline.h	414;"	d
INLINE_OPTIONS	sim/ppc/inline.h	417;"	d
INLINE_OPTIONS	sim/ppc/inline.h	421;"	d
INLINE_OPTIONS	sim/ppc/options.h	24;"	d
INLINE_OS_EMUL	sim/ppc/inline.h	436;"	d
INLINE_OS_EMUL	sim/ppc/inline.h	439;"	d
INLINE_OS_EMUL	sim/ppc/inline.h	443;"	d
INLINE_PSIM	sim/ppc/inline.h	458;"	d
INLINE_PSIM	sim/ppc/inline.h	461;"	d
INLINE_PSIM	sim/ppc/inline.h	465;"	d
INLINE_PSIM	sim/ppc/psim.c	/^INLINE_PSIM\\$/;"	f
INLINE_PSIM_ENDIAN	sim/ppc/inline.h	32;"	d
INLINE_PSIM_ENDIAN	sim/ppc/inline.h	35;"	d
INLINE_PSIM_ENDIAN	sim/ppc/inline.h	39;"	d
INLINE_REGISTERS	sim/ppc/inline.h	208;"	d
INLINE_REGISTERS	sim/ppc/inline.h	211;"	d
INLINE_REGISTERS	sim/ppc/inline.h	215;"	d
INLINE_REGISTERS	sim/ppc/registers.c	/^INLINE_REGISTERS\\$/;"	f
INLINE_SEMANTICS	sim/common/sim-inline.h	656;"	d
INLINE_SEMANTICS	sim/common/sim-inline.h	659;"	d
INLINE_SEMANTICS	sim/common/sim-inline.h	663;"	d
INLINE_SIM_BITS	sim/common/sim-bits.c	/^INLINE_SIM_BITS\\$/;"	f
INLINE_SIM_BITS	sim/common/sim-inline.h	368;"	d
INLINE_SIM_BITS	sim/common/sim-inline.h	371;"	d
INLINE_SIM_BITS	sim/common/sim-inline.h	375;"	d
INLINE_SIM_CORE	sim/common/sim-inline.h	399;"	d
INLINE_SIM_CORE	sim/common/sim-inline.h	402;"	d
INLINE_SIM_CORE	sim/common/sim-inline.h	406;"	d
INLINE_SIM_ENDIAN	sim/common/sim-endian.c	/^INLINE_SIM_ENDIAN\\$/;"	f
INLINE_SIM_ENDIAN	sim/common/sim-inline.h	430;"	d
INLINE_SIM_ENDIAN	sim/common/sim-inline.h	433;"	d
INLINE_SIM_ENDIAN	sim/common/sim-inline.h	437;"	d
INLINE_SIM_EVENTS	sim/common/sim-events.c	/^INLINE_SIM_EVENTS\\$/;"	f
INLINE_SIM_EVENTS	sim/common/sim-inline.h	461;"	d
INLINE_SIM_EVENTS	sim/common/sim-inline.h	464;"	d
INLINE_SIM_EVENTS	sim/common/sim-inline.h	468;"	d
INLINE_SIM_FPU	sim/common/sim-fpu.c	/^INLINE_SIM_FPU (unsigned64)$/;"	f
INLINE_SIM_FPU	sim/common/sim-inline.h	492;"	d
INLINE_SIM_FPU	sim/common/sim-inline.h	495;"	d
INLINE_SIM_FPU	sim/common/sim-inline.h	499;"	d
INLINE_SIM_MAIN	sim/common/sim-inline.h	550;"	d
INLINE_SIM_MAIN	sim/common/sim-inline.h	553;"	d
INLINE_SIM_MAIN	sim/common/sim-inline.h	557;"	d
INLINE_SIM_MAIN	sim/mips/sim-main.c	/^INLINE_SIM_MAIN (unsigned16)$/;"	f
INLINE_SIM_MAIN	sim/mips/sim-main.c	/^INLINE_SIM_MAIN (unsigned32)$/;"	f
INLINE_SIM_TYPES	sim/common/sim-inline.h	519;"	d
INLINE_SIM_TYPES	sim/common/sim-inline.h	522;"	d
INLINE_SIM_TYPES	sim/common/sim-inline.h	526;"	d
INLINE_SPREG	sim/ppc/inline.h	296;"	d
INLINE_SPREG	sim/ppc/inline.h	299;"	d
INLINE_SPREG	sim/ppc/inline.h	303;"	d
INLINE_SUPPORT	sim/common/sim-inline.h	693;"	d
INLINE_SUPPORT	sim/common/sim-inline.h	696;"	d
INLINE_SUPPORT	sim/common/sim-inline.h	700;"	d
INLINE_TREE	sim/ppc/inline.h	274;"	d
INLINE_TREE	sim/ppc/inline.h	277;"	d
INLINE_TREE	sim/ppc/inline.h	281;"	d
INLINE_TREE	sim/ppc/tree.c	/^INLINE_TREE\\$/;"	f
INLINE_TREE	sim/ppc/tree.h	25;"	d
INLINE_VM	sim/ppc/inline.h	101;"	d
INLINE_VM	sim/ppc/inline.h	105;"	d
INLINE_VM	sim/ppc/inline.h	98;"	d
INLINE_VM	sim/ppc/vm.c	/^INLINE_VM\\$/;"	f
INNER	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	e	enum:level	file:
INNERMOST_BLOCK_FOR_REGISTERS	gdb/parser-defs.h	/^  INNERMOST_BLOCK_FOR_REGISTERS = (1 << 1)$/;"	e	enum:innermost_block_tracker_type
INNERMOST_BLOCK_FOR_SYMBOLS	gdb/parser-defs.h	/^  INNERMOST_BLOCK_FOR_SYMBOLS = (1 << 0),$/;"	e	enum:innermost_block_tracker_type
INNER_SPLICE	gdb/testsuite/gdb.base/macscp1.c	4;"	d	file:
INNER_STRINGIFY	gdb/testsuite/gdb.base/macscp1.c	6;"	d	file:
INPUT	opcodes/lm32-opinst.c	364;"	d	file:
INPUT	opcodes/lm32-opinst.c	36;"	d	file:
INPUT	opcodes/m32r-opinst.c	36;"	d	file:
INPUT	opcodes/m32r-opinst.c	593;"	d	file:
INPUT	opcodes/or1k-opinst.c	36;"	d	file:
INPUT	opcodes/or1k-opinst.c	446;"	d	file:
INPUT_LINE	readline/doc/texi2html	/^INPUT_LINE: while ($_ = &next_line) {$/;"	l
INSERT	include/hashtab.h	/^enum insert_option {NO_INSERT, INSERT};$/;"	e	enum:insert_option
INSERTED	sim/common/sim-bits.h	479;"	d
INSERTED	sim/common/sim-bits.h	485;"	d
INSERTED16	sim/common/sim-bits.h	476;"	d
INSERTED16	sim/common/sim-bits.h	482;"	d
INSERTED32	sim/common/sim-bits.h	477;"	d
INSERTED32	sim/common/sim-bits.h	483;"	d
INSERTED32	sim/ppc/bits.h	220;"	d
INSERTED64	sim/common/sim-bits.h	478;"	d
INSERTED64	sim/common/sim-bits.h	484;"	d
INSERTED64	sim/ppc/bits.h	221;"	d
INSERTED8	sim/common/sim-bits.h	475;"	d
INSERTED8	sim/common/sim-bits.h	481;"	d
INSERTS	include/opcode/tic4x.h	30;"	d
INSERTU	include/opcode/tic4x.h	29;"	d
INSERT_BITS	include/opcode/riscv.h	271;"	d
INSERT_EXIDX_CANTUNWIND_AT_END	bfd/elf32-arm.c	/^  INSERT_EXIDX_CANTUNWIND_AT_END$/;"	e	enum:__anon1137	file:
INSERT_EXIDX_CANTUNWIND_AT_END	bfd/elf32-tic6x.c	/^  INSERT_EXIDX_CANTUNWIND_AT_END$/;"	e	enum:__anon1001	file:
INSERT_G_S	opcodes/arc-opc.c	661;"	d	file:
INSERT_ID	sim/mn10300/dv-mn103int.c	275;"	d	file:
INSERT_IE	sim/mn10300/dv-mn103int.c	281;"	d	file:
INSERT_IR	sim/mn10300/dv-mn103int.c	278;"	d	file:
INSERT_JUMP	libiberty/regex.c	1982;"	d	file:
INSERT_JUMP	libiberty/regex.c	8179;"	d	file:
INSERT_JUMP2	libiberty/regex.c	1986;"	d	file:
INSERT_JUMP2	libiberty/regex.c	8180;"	d	file:
INSERT_LIMM	opcodes/arc-fxi.h	23;"	d
INSERT_LIMM_S	opcodes/arc-fxi.h	151;"	d
INSERT_LV	sim/mn10300/dv-mn103int.c	284;"	d	file:
INSERT_PSW_LM	sim/mn10300/mn10300_sim.h	75;"	d
INSERT_SIMM10_A16_7_S	opcodes/arc-fxi.h	523;"	d
INSERT_SIMM11_A32_13_S	opcodes/arc-fxi.h	1019;"	d
INSERT_SIMM11_A32_7_S	opcodes/arc-fxi.h	272;"	d
INSERT_SIMM12_20	opcodes/arc-fxi.h	79;"	d
INSERT_SIMM13_A16_20	opcodes/arc-fxi.h	1190;"	d
INSERT_SIMM13_A32_5_S	opcodes/arc-fxi.h	677;"	d
INSERT_SIMM21_A16_5	opcodes/arc-fxi.h	443;"	d
INSERT_SIMM21_A32_5	opcodes/arc-fxi.h	597;"	d
INSERT_SIMM25_A16_5	opcodes/arc-fxi.h	482;"	d
INSERT_SIMM25_A32_5	opcodes/arc-fxi.h	636;"	d
INSERT_SIMM3_5_S	opcodes/arc-fxi.h	116;"	d
INSERT_SIMM7_A16_10_S	opcodes/arc-fxi.h	560;"	d
INSERT_SIMM8_A16_9_S	opcodes/arc-fxi.h	714;"	d
INSERT_SIMM9_7_S	opcodes/arc-fxi.h	916;"	d
INSERT_SIMM9_8	opcodes/arc-fxi.h	846;"	d
INSERT_SIMM9_A16_8	opcodes/arc-fxi.h	373;"	d
INSERT_STRING	zlib/deflate.c	177;"	d	file:
INSERT_STRING	zlib/deflate.c	182;"	d	file:
INSERT_UIMM10_6_S	opcodes/arc-fxi.h	782;"	d
INSERT_UIMM10_A32_8_S	opcodes/arc-fxi.h	883;"	d
INSERT_UIMM3_13_S	opcodes/arc-fxi.h	241;"	d
INSERT_UIMM3_23	opcodes/arc-fxi.h	751;"	d
INSERT_UIMM5_11_S	opcodes/arc-fxi.h	342;"	d
INSERT_UIMM5_A32_11_S	opcodes/arc-fxi.h	984;"	d
INSERT_UIMM6_11_S	opcodes/arc-fxi.h	813;"	d
INSERT_UIMM6_13_S	opcodes/arc-fxi.h	309;"	d
INSERT_UIMM6_20	opcodes/arc-fxi.h	48;"	d
INSERT_UIMM6_5_S	opcodes/arc-fxi.h	1260;"	d
INSERT_UIMM6_8	opcodes/arc-fxi.h	412;"	d
INSERT_UIMM6_A16_11_S	opcodes/arc-fxi.h	951;"	d
INSERT_UIMM6_A16_21	opcodes/arc-fxi.h	1091;"	d
INSERT_UIMM6_AXX_	opcodes/arc-fxi.h	1291;"	d
INSERT_UIMM7_11_S	opcodes/arc-fxi.h	1124;"	d
INSERT_UIMM7_13_S	opcodes/arc-fxi.h	1058;"	d
INSERT_UIMM7_9_S	opcodes/arc-fxi.h	210;"	d
INSERT_UIMM7_A16_20	opcodes/arc-fxi.h	1157;"	d
INSERT_UIMM7_A32_11_S	opcodes/arc-fxi.h	177;"	d
INSERT_UIMM8_8_S	opcodes/arc-fxi.h	1229;"	d
INSERT_W6	opcodes/arc-opc.c	631;"	d	file:
INSERT_XOP	opcodes/arc-ext.h	81;"	d
INSIDE_RECURSION	libiberty/regex.c	633;"	d	file:
INSIDE_RECURSION	libiberty/regex.c	635;"	d	file:
INSIDE_RECURSION	libiberty/regex.c	638;"	d	file:
INSIDE_RECURSION	libiberty/regex.c	640;"	d	file:
INSIM	sim/h8300/writecode.c	28;"	d	file:
INSN	gdb/testsuite/gdb.base/step-sw-breakpoint-adjust-pc.c	20;"	d	file:
INSN	include/opcode/tic6x.h	667;"	d
INSN	include/opcode/tic6x.h	676;"	d
INSN	opcodes/tic6x-dis.c	104;"	d	file:
INSN	opcodes/tic6x-dis.c	79;"	d	file:
INSN16_LBU	include/opcode/score-inst.h	/^  INSN16_LBU = 11,$/;"	e	enum:__anon1288
INSN16_LH	include/opcode/score-inst.h	/^  INSN16_LH = 9,$/;"	e	enum:__anon1288
INSN16_LW	include/opcode/score-inst.h	/^  INSN16_LW = 8,$/;"	e	enum:__anon1288
INSN16_SB	include/opcode/score-inst.h	/^  INSN16_SB = 15,$/;"	e	enum:__anon1288
INSN16_SH	include/opcode/score-inst.h	/^  INSN16_SH = 13,$/;"	e	enum:__anon1288
INSN16_SW	include/opcode/score-inst.h	/^  INSN16_SW = 12,$/;"	e	enum:__anon1288
INSN2CPU	sim/iq2000/sim-main.h	72;"	d
INSN2OP	include/opcode/arc.h	480;"	d
INSN2OPX	include/opcode/arc.h	479;"	d
INSN2OP_0C	include/opcode/arc.h	532;"	d
INSN2OP_0L	include/opcode/arc.h	533;"	d
INSN2OP_0U	include/opcode/arc.h	535;"	d
INSN2OP_BC	include/opcode/arc.h	530;"	d
INSN2OP_BL	include/opcode/arc.h	531;"	d
INSN2OP_BU	include/opcode/arc.h	534;"	d
INSN2_ALIAS	include/opcode/mips.h	1091;"	d
INSN2_BRANCH_DELAY_16BIT	include/opcode/mips.h	1105;"	d
INSN2_BRANCH_DELAY_32BIT	include/opcode/mips.h	1107;"	d
INSN2_COND_BRANCH	include/opcode/mips.h	1119;"	d
INSN2_FORBIDDEN_SLOT	include/opcode/mips.h	1125;"	d
INSN2_M_FP_D	include/opcode/mips.h	1103;"	d
INSN2_M_FP_S	include/opcode/mips.h	1099;"	d
INSN2_READ_GPR_16	include/opcode/mips.h	1121;"	d
INSN2_READ_GPR_31	include/opcode/mips.h	1113;"	d
INSN2_READ_MDMX_ACC	include/opcode/mips.h	1093;"	d
INSN2_READ_PC	include/opcode/mips.h	1115;"	d
INSN2_READ_SP	include/opcode/mips.h	1111;"	d
INSN2_SHORT_ONLY	include/opcode/mips.h	1134;"	d
INSN2_UNCOND_BRANCH	include/opcode/mips.h	1117;"	d
INSN2_VU0_CHANNEL_SUFFIX	include/opcode/mips.h	1123;"	d
INSN2_WRITE_MDMX_ACC	include/opcode/mips.h	1095;"	d
INSN2_WRITE_SP	include/opcode/mips.h	1109;"	d
INSN3OP	include/opcode/arc.h	478;"	d
INSN3OP_0BC	include/opcode/arc.h	486;"	d
INSN3OP_0BL	include/opcode/arc.h	488;"	d
INSN3OP_0BU	include/opcode/arc.h	493;"	d
INSN3OP_0LC	include/opcode/arc.h	487;"	d
INSN3OP_0LL	include/opcode/arc.h	489;"	d
INSN3OP_0LS	include/opcode/arc.h	497;"	d
INSN3OP_0LU	include/opcode/arc.h	494;"	d
INSN3OP_ABC	include/opcode/arc.h	482;"	d
INSN3OP_ABL	include/opcode/arc.h	484;"	d
INSN3OP_ABU	include/opcode/arc.h	491;"	d
INSN3OP_ALC	include/opcode/arc.h	483;"	d
INSN3OP_ALL	include/opcode/arc.h	485;"	d
INSN3OP_ALU	include/opcode/arc.h	492;"	d
INSN3OP_BBS	include/opcode/arc.h	496;"	d
INSN3OP_C0LC	include/opcode/arc.h	500;"	d
INSN3OP_C0LL	include/opcode/arc.h	501;"	d
INSN3OP_C0LU	include/opcode/arc.h	504;"	d
INSN3OP_CBBC	include/opcode/arc.h	498;"	d
INSN3OP_CBBL	include/opcode/arc.h	499;"	d
INSN3OP_CBBU	include/opcode/arc.h	503;"	d
INSNE	include/opcode/tic6x.h	669;"	d
INSNE	include/opcode/tic6x.h	677;"	d
INSNE	opcodes/tic6x-dis.c	105;"	d	file:
INSNE	opcodes/tic6x-dis.c	91;"	d	file:
INSNLEN	opcodes/aarch64-dis.c	34;"	d	file:
INSNLEN	opcodes/mips-dis.c	40;"	d	file:
INSNLEN	opcodes/nios2-dis.c	40;"	d	file:
INSNLEN	opcodes/pru-dis.c	38;"	d	file:
INSNS_IN_SLOT	sim/frv/frv-sim.h	864;"	d
INSNU	include/opcode/tic6x.h	671;"	d
INSNU	include/opcode/tic6x.h	678;"	d
INSNU	opcodes/tic6x-dis.c	106;"	d	file:
INSNU	opcodes/tic6x-dis.c	55;"	d	file:
INSNUE	include/opcode/tic6x.h	673;"	d
INSNUE	include/opcode/tic6x.h	679;"	d
INSNUE	opcodes/tic6x-dis.c	107;"	d	file:
INSNUE	opcodes/tic6x-dis.c	67;"	d	file:
INSN_10000	include/opcode/mips.h	1243;"	d
INSN_3900	include/opcode/mips.h	1241;"	d
INSN_4010	include/opcode/mips.h	1237;"	d
INSN_4100	include/opcode/mips.h	1239;"	d
INSN_4111	include/opcode/mips.h	1247;"	d
INSN_4120	include/opcode/mips.h	1249;"	d
INSN_4650	include/opcode/mips.h	1235;"	d
INSN_5400	include/opcode/mips.h	1251;"	d
INSN_5500	include/opcode/mips.h	1253;"	d
INSN_5900	include/opcode/mips.h	1232;"	d
INSN_A	bfd/elf64-alpha.c	75;"	d	file:
INSN_AB	bfd/elf64-alpha.c	76;"	d	file:
INSN_ABC	bfd/elf64-alpha.c	77;"	d	file:
INSN_ABO	bfd/elf64-alpha.c	78;"	d	file:
INSN_AD	bfd/elf64-alpha.c	79;"	d	file:
INSN_ADD	include/opcode/nds32.h	720;"	d
INSN_ADD333	include/opcode/nds32.h	756;"	d
INSN_ADD45	include/opcode/nds32.h	748;"	d
INSN_ADD45_TA	include/opcode/nds32.h	814;"	d
INSN_ADDI	include/opcode/nds32.h	703;"	d
INSN_ADDI10_SP	include/opcode/nds32.h	793;"	d
INSN_ADDI333	include/opcode/nds32.h	758;"	d
INSN_ADDI45	include/opcode/nds32.h	750;"	d
INSN_ADDIGP_TO_FP	include/opcode/nds32.h	805;"	d
INSN_ADDI_GP_TO_FP	include/opcode/nds32.h	804;"	d
INSN_ADDQ	bfd/elf64-alpha.c	65;"	d	file:
INSN_ADDRI36_SP	include/opcode/nds32.h	798;"	d
INSN_ADD_TA	include/opcode/nds32.h	813;"	d
INSN_ALIAS	include/opcode/riscv.h	314;"	d
INSN_ANDI	include/opcode/nds32.h	704;"	d
INSN_BA	bfd/elfxx-sparc.c	4064;"	d	file:
INSN_BACKWARD_OFFSET_BIT	opcodes/mmix-dis.c	55;"	d	file:
INSN_BEQ	include/opcode/nds32.h	694;"	d
INSN_BEQC	include/opcode/nds32.h	737;"	d
INSN_BEQS38	include/opcode/nds32.h	776;"	d
INSN_BEQZ	include/opcode/nds32.h	696;"	d
INSN_BEQZ38	include/opcode/nds32.h	774;"	d
INSN_BEQZS8	include/opcode/nds32.h	787;"	d
INSN_BEQZ_TA	include/opcode/nds32.h	821;"	d
INSN_BEQ_R5	include/opcode/nds32.h	829;"	d
INSN_BEQ_TA	include/opcode/nds32.h	824;"	d
INSN_BFMI333	include/opcode/nds32.h	755;"	d
INSN_BGEZ	include/opcode/nds32.h	698;"	d
INSN_BGEZAL	include/opcode/nds32.h	692;"	d
INSN_BGTZ	include/opcode/nds32.h	700;"	d
INSN_BLEZ	include/opcode/nds32.h	701;"	d
INSN_BLTZ	include/opcode/nds32.h	699;"	d
INSN_BLTZAL	include/opcode/nds32.h	693;"	d
INSN_BNE	include/opcode/nds32.h	695;"	d
INSN_BNEC	include/opcode/nds32.h	738;"	d
INSN_BNES38	include/opcode/nds32.h	778;"	d
INSN_BNEZ	include/opcode/nds32.h	697;"	d
INSN_BNEZ38	include/opcode/nds32.h	775;"	d
INSN_BNEZS8	include/opcode/nds32.h	788;"	d
INSN_BNEZ_TA	include/opcode/nds32.h	822;"	d
INSN_BNE_R5	include/opcode/nds32.h	828;"	d
INSN_BNE_TA	include/opcode/nds32.h	825;"	d
INSN_BOP	opcodes/epiphany-desc.h	/^} INSN_BOP;$/;"	t	typeref:enum:insn_bop
INSN_BOPEXT	opcodes/epiphany-desc.h	/^} INSN_BOPEXT;$/;"	t	typeref:enum:insn_bopext
INSN_BPA	bfd/elfxx-sparc.c	4063;"	d	file:
INSN_BR	bfd/elf64-alpha.c	63;"	d	file:
INSN_BR1	include/opcode/nds32.h	742;"	d
INSN_BR2	include/opcode/nds32.h	743;"	d
INSN_BREAK	include/opcode/nds32.h	731;"	d
INSN_BREAK16	include/opcode/nds32.h	789;"	d
INSN_CC	opcodes/fr30-desc.h	/^} INSN_CC;$/;"	t	typeref:enum:insn_cc
INSN_CHIP_MASK	include/opcode/mips.h	1223;"	d
INSN_CLASS_16	include/opcode/score-inst.h	/^  INSN_CLASS_16,$/;"	e	enum:insn_class
INSN_CLASS_32	include/opcode/score-inst.h	/^  INSN_CLASS_32,$/;"	e	enum:insn_class
INSN_CLASS_48	include/opcode/score-inst.h	/^  INSN_CLASS_48,$/;"	e	enum:insn_class
INSN_CLASS_PCE	include/opcode/score-inst.h	/^  INSN_CLASS_PCE,$/;"	e	enum:insn_class
INSN_CLASS_SYN	include/opcode/score-inst.h	/^  INSN_CLASS_SYN$/;"	e	enum:insn_class
INSN_COND	opcodes/epiphany-desc.h	/^} INSN_COND;$/;"	t	typeref:enum:insn_cond
INSN_COND_BRANCH_DELAY	include/opcode/mips.h	1051;"	d
INSN_COND_BRANCH_LIKELY	include/opcode/mips.h	1053;"	d
INSN_COP	include/opcode/mips.h	1043;"	d
INSN_COPROC_MEMORY_DELAY	include/opcode/mips.h	1057;"	d
INSN_COPROC_MOVE	include/opcode/mips.h	1055;"	d
INSN_DC_25_2	opcodes/epiphany-desc.h	/^} INSN_DC_25_2;$/;"	t	typeref:enum:insn_dc_25_2
INSN_DIR	opcodes/ip2k-desc.h	/^} INSN_DIR;$/;"	t	typeref:enum:insn_dir
INSN_DSB	include/opcode/nds32.h	739;"	d
INSN_DSP	include/opcode/metag.h	/^  INSN_DSP,$/;"	e	enum:insn_type
INSN_DSP_FPU	include/opcode/metag.h	/^  INSN_DSP_FPU,$/;"	e	enum:insn_type
INSN_EX9_IT_1	include/opcode/nds32.h	790;"	d
INSN_EX9_IT_2	include/opcode/nds32.h	782;"	d
INSN_FLDI	include/opcode/nds32.h	735;"	d
INSN_FLSI	include/opcode/nds32.h	733;"	d
INSN_FOP	opcodes/epiphany-desc.h	/^} INSN_FOP;$/;"	t	typeref:enum:insn_fop
INSN_FOPEXN	opcodes/epiphany-desc.h	/^} INSN_FOPEXN;$/;"	t	typeref:enum:insn_fopexn
INSN_FPU	include/opcode/metag.h	/^  INSN_FPU,$/;"	e	enum:insn_type
INSN_FSDI	include/opcode/nds32.h	736;"	d
INSN_FSSI	include/opcode/nds32.h	734;"	d
INSN_GP	include/opcode/metag.h	/^  INSN_GP,$/;"	e	enum:insn_type
INSN_HAS_RELOC	include/dis-asm.h	112;"	d
INSN_IFCALL	include/opcode/nds32.h	740;"	d
INSN_IFCALL9	include/opcode/nds32.h	800;"	d
INSN_IFRET	include/opcode/nds32.h	741;"	d
INSN_IFRET16	include/opcode/nds32.h	797;"	d
INSN_IMM	opcodes/mt-desc.h	/^} INSN_IMM;$/;"	t	typeref:enum:insn_imm
INSN_IMMEDIATE_BIT	opcodes/mmix-dis.c	54;"	d	file:
INSN_IMMOP	opcodes/epiphany-desc.h	/^} INSN_IMMOP;$/;"	t	typeref:enum:insn_immop
INSN_INDIR_OPC	sim/cris/cris-desc.h	/^} INSN_INDIR_OPC;$/;"	t	typeref:enum:insn_indir_opc
INSN_INFIX_OPC	sim/cris/cris-desc.h	/^} INSN_INFIX_OPC;$/;"	t	typeref:enum:insn_infix_opc
INSN_INTERAPTIV_MR2	include/opcode/mips.h	1264;"	d
INSN_ISA1	include/opcode/mips.h	1145;"	d
INSN_ISA2	include/opcode/mips.h	1146;"	d
INSN_ISA3	include/opcode/mips.h	1147;"	d
INSN_ISA32	include/opcode/mips.h	1150;"	d
INSN_ISA32R2	include/opcode/mips.h	1151;"	d
INSN_ISA32R3	include/opcode/mips.h	1152;"	d
INSN_ISA32R5	include/opcode/mips.h	1153;"	d
INSN_ISA32R6	include/opcode/mips.h	1154;"	d
INSN_ISA3_32	include/opcode/mips.h	1164;"	d
INSN_ISA3_32R2	include/opcode/mips.h	1165;"	d
INSN_ISA4	include/opcode/mips.h	1148;"	d
INSN_ISA4_32	include/opcode/mips.h	1166;"	d
INSN_ISA4_32R2	include/opcode/mips.h	1167;"	d
INSN_ISA5	include/opcode/mips.h	1149;"	d
INSN_ISA5_32R2	include/opcode/mips.h	1168;"	d
INSN_ISA64	include/opcode/mips.h	1155;"	d
INSN_ISA64R2	include/opcode/mips.h	1156;"	d
INSN_ISA64R3	include/opcode/mips.h	1157;"	d
INSN_ISA64R5	include/opcode/mips.h	1158;"	d
INSN_ISA64R6	include/opcode/mips.h	1159;"	d
INSN_ISA_MASK	include/opcode/mips.h	1142;"	d
INSN_IS_ADDIU	gdb/iq2000-tdep.c	146;"	d	file:
INSN_IS_MOVE	gdb/iq2000-tdep.c	152;"	d	file:
INSN_IS_STORE_WORD	gdb/iq2000-tdep.c	157;"	d	file:
INSN_J	include/opcode/nds32.h	690;"	d
INSN_J8	include/opcode/nds32.h	777;"	d
INSN_JAL	include/opcode/nds32.h	689;"	d
INSN_JMP	bfd/elf64-alpha.c	72;"	d	file:
INSN_JR	include/opcode/nds32.h	687;"	d
INSN_JR5	include/opcode/nds32.h	779;"	d
INSN_JR5_TA	include/opcode/nds32.h	815;"	d
INSN_JRAL	include/opcode/nds32.h	691;"	d
INSN_JRAL5	include/opcode/nds32.h	781;"	d
INSN_JRAL5_TA	include/opcode/nds32.h	820;"	d
INSN_JRAL_TA	include/opcode/nds32.h	819;"	d
INSN_JR_TA	include/opcode/nds32.h	817;"	d
INSN_JSR	bfd/elf64-alpha.c	71;"	d	file:
INSN_JSR_MASK	bfd/elf64-alpha.c	73;"	d	file:
INSN_LB	include/opcode/score-inst.h	/^  INSN_LB = 3,$/;"	e	enum:__anon1287
INSN_LBI	include/opcode/nds32.h	712;"	d
INSN_LBI333	include/opcode/nds32.h	763;"	d
INSN_LBSI	include/opcode/nds32.h	713;"	d
INSN_LBU	include/opcode/score-inst.h	/^  INSN_LBU = 6,$/;"	e	enum:__anon1287
INSN_LDA	bfd/elf64-alpha.c	60;"	d	file:
INSN_LDAH	bfd/elf64-alpha.c	61;"	d	file:
INSN_LDI	include/opcode/nds32.h	705;"	d
INSN_LDQ	bfd/elf64-alpha.c	62;"	d	file:
INSN_LEN	sim/bfin/bfin-sim.h	139;"	d
INSN_LH	include/opcode/score-inst.h	/^  INSN_LH = 1,$/;"	e	enum:__anon1287
INSN_LHI	include/opcode/nds32.h	710;"	d
INSN_LHI333	include/opcode/nds32.h	762;"	d
INSN_LHSI	include/opcode/nds32.h	711;"	d
INSN_LHU	include/opcode/score-inst.h	/^  INSN_LHU = 2,$/;"	e	enum:__anon1287
INSN_LOAD_COPROC	include/opcode/mips.h	1047;"	d
INSN_LOAD_MEMORY	include/opcode/mips.h	1045;"	d
INSN_LOONGSON_2E	include/opcode/mips.h	1256;"	d
INSN_LOONGSON_2F	include/opcode/mips.h	1258;"	d
INSN_LOONGSON_3A	include/opcode/mips.h	1260;"	d
INSN_LW	include/opcode/score-inst.h	/^  INSN_LW = 0,$/;"	e	enum:__anon1287
INSN_LWI	include/opcode/nds32.h	707;"	d
INSN_LWI333	include/opcode/nds32.h	760;"	d
INSN_LWI333P	include/opcode/nds32.h	761;"	d
INSN_LWI37	include/opcode/nds32.h	772;"	d
INSN_LWI37SP	include/opcode/nds32.h	794;"	d
INSN_LWI450	include/opcode/nds32.h	770;"	d
INSN_LWI45_FE	include/opcode/nds32.h	799;"	d
INSN_LWIP	include/opcode/nds32.h	709;"	d
INSN_LWSI	include/opcode/nds32.h	708;"	d
INSN_MACRO	include/opcode/mips.h	1085;"	d
INSN_MACRO	include/opcode/riscv.h	317;"	d
INSN_MEMINCNESS_MODE	sim/cris/cris-desc.h	/^} INSN_MEMINCNESS_MODE;$/;"	t	typeref:enum:insn_memincness_mode
INSN_MEMORYNESS_MODE	sim/cris/cris-desc.h	/^} INSN_MEMORYNESS_MODE;$/;"	t	typeref:enum:insn_memoryness_mode
INSN_MEMORY_ACCESS	opcodes/epiphany-desc.h	/^} INSN_MEMORY_ACCESS;$/;"	t	typeref:enum:insn_memory_access
INSN_MFUSR_PC	include/opcode/nds32.h	807;"	d
INSN_MFUSR_PC_MASK	include/opcode/nds32.h	808;"	d
INSN_MISC33	include/opcode/nds32.h	801;"	d
INSN_MODE	sim/cris/cris-desc.h	/^} INSN_MODE;$/;"	t	typeref:enum:insn_mode
INSN_MOV55	include/opcode/nds32.h	746;"	d
INSN_MOVI	include/opcode/nds32.h	702;"	d
INSN_MOVI55	include/opcode/nds32.h	747;"	d
INSN_MOVI_TA	include/opcode/nds32.h	823;"	d
INSN_MOVI_TO_FP	include/opcode/nds32.h	806;"	d
INSN_MSOPC	opcodes/mt-desc.h	/^} INSN_MSOPC;$/;"	t	typeref:enum:insn_msopc
INSN_MSYS	opcodes/mt-desc.h	/^} INSN_MSYS;$/;"	t	typeref:enum:insn_msys
INSN_MULT	include/opcode/mips.h	1076;"	d
INSN_NAME_LEN	include/opcode/score-datadep.h	28;"	d
INSN_NAME_WIDTH	opcodes/metag-dis.c	32;"	d	file:
INSN_NOP	bfd/elfnn-aarch64.c	273;"	d	file:
INSN_NOP	bfd/elfxx-sparc.c	4066;"	d	file:
INSN_NOP	include/opcode/nds32.h	732;"	d
INSN_NOP16	include/opcode/nds32.h	791;"	d
INSN_NORMAL	gdb/nds32-tdep.c	/^  INSN_NORMAL,$/;"	e	enum:__anon1820	file:
INSN_NO_DELAY_SLOT	include/opcode/mips.h	1068;"	d
INSN_OCTEON	include/opcode/mips.h	1226;"	d
INSN_OCTEON2	include/opcode/mips.h	1228;"	d
INSN_OCTEON3	include/opcode/mips.h	1229;"	d
INSN_OCTEONP	include/opcode/mips.h	1227;"	d
INSN_OP	opcodes/frv-desc.h	/^} INSN_OP;$/;"	t	typeref:enum:insn_op
INSN_OP1	opcodes/fr30-desc.h	/^} INSN_OP1;$/;"	t	typeref:enum:insn_op1
INSN_OP1	opcodes/m32r-desc.h	/^} INSN_OP1;$/;"	t	typeref:enum:insn_op1
INSN_OP1	opcodes/xc16x-desc.h	/^} INSN_OP1;$/;"	t	typeref:enum:insn_op1
INSN_OP1	opcodes/xstormy16-desc.h	/^} INSN_OP1;$/;"	t	typeref:enum:insn_op1
INSN_OP2	opcodes/fr30-desc.h	/^} INSN_OP2;$/;"	t	typeref:enum:insn_op2
INSN_OP2	opcodes/m32r-desc.h	/^} INSN_OP2;$/;"	t	typeref:enum:insn_op2
INSN_OP2	opcodes/xc16x-desc.h	/^} INSN_OP2;$/;"	t	typeref:enum:insn_op2
INSN_OP2	opcodes/xstormy16-desc.h	/^} INSN_OP2;$/;"	t	typeref:enum:insn_op2
INSN_OP2A	opcodes/xstormy16-desc.h	/^} INSN_OP2A;$/;"	t	typeref:enum:insn_op2a
INSN_OP2M	opcodes/xstormy16-desc.h	/^} INSN_OP2M;$/;"	t	typeref:enum:insn_op2m
INSN_OP3	opcodes/fr30-desc.h	/^} INSN_OP3;$/;"	t	typeref:enum:insn_op3
INSN_OP3	opcodes/ip2k-desc.h	/^} INSN_OP3;$/;"	t	typeref:enum:insn_op3
INSN_OP3	opcodes/xstormy16-desc.h	/^} INSN_OP3;$/;"	t	typeref:enum:insn_op3
INSN_OP3A	opcodes/xstormy16-desc.h	/^} INSN_OP3A;$/;"	t	typeref:enum:insn_op3a
INSN_OP3B	opcodes/xstormy16-desc.h	/^} INSN_OP3B;$/;"	t	typeref:enum:insn_op3b
INSN_OP4	opcodes/fr30-desc.h	/^} INSN_OP4;$/;"	t	typeref:enum:insn_op4
INSN_OP4	opcodes/ip2k-desc.h	/^} INSN_OP4;$/;"	t	typeref:enum:insn_op4
INSN_OP4	opcodes/xstormy16-desc.h	/^} INSN_OP4;$/;"	t	typeref:enum:insn_op4
INSN_OP4B	opcodes/xstormy16-desc.h	/^} INSN_OP4B;$/;"	t	typeref:enum:insn_op4b
INSN_OP4M	opcodes/xstormy16-desc.h	/^} INSN_OP4M;$/;"	t	typeref:enum:insn_op4m
INSN_OP4MID	opcodes/ip2k-desc.h	/^} INSN_OP4MID;$/;"	t	typeref:enum:insn_op4mid
INSN_OP5	opcodes/fr30-desc.h	/^} INSN_OP5;$/;"	t	typeref:enum:insn_op5
INSN_OP5	opcodes/xstormy16-desc.h	/^} INSN_OP5;$/;"	t	typeref:enum:insn_op5
INSN_OP5A	opcodes/xstormy16-desc.h	/^} INSN_OP5A;$/;"	t	typeref:enum:insn_op5a
INSN_OP6	opcodes/ip2k-desc.h	/^} INSN_OP6;$/;"	t	typeref:enum:insn_op6
INSN_OPC	opcodes/epiphany-desc.h	/^} INSN_OPC;$/;"	t	typeref:enum:insn_opc
INSN_OPC	opcodes/mt-desc.h	/^} INSN_OPC;$/;"	t	typeref:enum:insn_opc
INSN_OPCODE	gdb/alpha-tdep.c	51;"	d	file:
INSN_OPCODE	opcodes/or1k-desc.h	/^} INSN_OPCODE;$/;"	t	typeref:enum:insn_opcode
INSN_OPCODE_ALU_REGREG	opcodes/or1k-desc.h	/^} INSN_OPCODE_ALU_REGREG;$/;"	t	typeref:enum:insn_opcode_alu_regreg
INSN_OPCODE_EXTBHS	opcodes/or1k-desc.h	/^} INSN_OPCODE_EXTBHS;$/;"	t	typeref:enum:insn_opcode_extbhs
INSN_OPCODE_EXTWS	opcodes/or1k-desc.h	/^} INSN_OPCODE_EXTWS;$/;"	t	typeref:enum:insn_opcode_extws
INSN_OPCODE_FLOAT_REGREG	opcodes/or1k-desc.h	/^} INSN_OPCODE_FLOAT_REGREG;$/;"	t	typeref:enum:insn_opcode_float_regreg
INSN_OPCODE_MAC	opcodes/or1k-desc.h	/^} INSN_OPCODE_MAC;$/;"	t	typeref:enum:insn_opcode_mac
INSN_OPCODE_MOVEHIMACRC	opcodes/or1k-desc.h	/^} INSN_OPCODE_MOVEHIMACRC;$/;"	t	typeref:enum:insn_opcode_movehimacrc
INSN_OPCODE_SETFLAG	opcodes/or1k-desc.h	/^} INSN_OPCODE_SETFLAG;$/;"	t	typeref:enum:insn_opcode_setflag
INSN_OPCODE_SHORTS	opcodes/or1k-desc.h	/^} INSN_OPCODE_SHORTS;$/;"	t	typeref:enum:insn_opcode_shorts
INSN_OPCODE_SYSTRAPSYNCS	opcodes/or1k-desc.h	/^} INSN_OPCODE_SYSTRAPSYNCS;$/;"	t	typeref:enum:insn_opcode_systrapsyncs
INSN_OPE1	opcodes/frv-desc.h	/^} INSN_OPE1;$/;"	t	typeref:enum:insn_ope1
INSN_OPE2	opcodes/frv-desc.h	/^} INSN_OPE2;$/;"	t	typeref:enum:insn_ope2
INSN_OPE3	opcodes/frv-desc.h	/^} INSN_OPE3;$/;"	t	typeref:enum:insn_ope3
INSN_OPE4	opcodes/frv-desc.h	/^} INSN_OPE4;$/;"	t	typeref:enum:insn_ope4
INSN_OR	bfd/elfxx-sparc.c	4065;"	d	file:
INSN_ORI	include/opcode/nds32.h	686;"	d
INSN_ORI_TA	include/opcode/nds32.h	812;"	d
INSN_QCOND	opcodes/xc16x-desc.h	/^} INSN_QCOND;$/;"	t	typeref:enum:insn_qcond
INSN_QIHI_OPC	sim/cris/cris-desc.h	/^} INSN_QIHI_OPC;$/;"	t	typeref:enum:insn_qihi_opc
INSN_QI_OPC	sim/cris/cris-desc.h	/^} INSN_QI_OPC;$/;"	t	typeref:enum:insn_qi_opc
INSN_RCOND	opcodes/xc16x-desc.h	/^} INSN_RCOND;$/;"	t	typeref:enum:insn_rcond
INSN_RDUNIQ	bfd/elf64-alpha.c	66;"	d	file:
INSN_READ_1	include/opcode/mips.h	1029;"	d
INSN_READ_2	include/opcode/mips.h	1030;"	d
INSN_READ_3	include/opcode/mips.h	1031;"	d
INSN_READ_4	include/opcode/mips.h	1032;"	d
INSN_READ_ALL	include/opcode/mips.h	1033;"	d
INSN_READ_COND_CODE	include/opcode/mips.h	1039;"	d
INSN_READ_GPR_24	include/opcode/mips.h	1078;"	d
INSN_READ_HI	include/opcode/mips.h	1059;"	d
INSN_READ_LO	include/opcode/mips.h	1061;"	d
INSN_READ_SHIFT	include/opcode/mips.h	1028;"	d
INSN_RECORDED	gdb/arm-tdep.c	9708;"	d	file:
INSN_RECOVER	gdb/nds32-tdep.c	/^  INSN_RECOVER,$/;"	e	enum:__anon1820	file:
INSN_RECOVER_RETURN	gdb/nds32-tdep.c	/^  INSN_RECOVER_RETURN,$/;"	e	enum:__anon1820	file:
INSN_RESET_SP	gdb/nds32-tdep.c	/^  INSN_RESET_SP,$/;"	e	enum:__anon1820	file:
INSN_RET	include/opcode/nds32.h	688;"	d
INSN_RET5	include/opcode/nds32.h	780;"	d
INSN_RET5_TA	include/opcode/nds32.h	816;"	d
INSN_RETURN	gdb/nds32-tdep.c	/^  INSN_RETURN,$/;"	e	enum:__anon1820	file:
INSN_RET_TA	include/opcode/nds32.h	818;"	d
INSN_RFIX_OPC	sim/cris/cris-desc.h	/^} INSN_RFIX_OPC;$/;"	t	typeref:enum:insn_rfix_opc
INSN_RSV01	include/opcode/nds32.h	768;"	d
INSN_RSV02	include/opcode/nds32.h	769;"	d
INSN_R_OPC	sim/cris/cris-desc.h	/^} INSN_R_OPC;$/;"	t	typeref:enum:insn_r_opc
INSN_S4SUBQ	bfd/elf64-alpha.c	68;"	d	file:
INSN_SB	include/opcode/score-inst.h	/^  INSN_SB = 7,$/;"	e	enum:__anon1287
INSN_SB1	include/opcode/mips.h	1245;"	d
INSN_SBI	include/opcode/nds32.h	717;"	d
INSN_SBI333	include/opcode/nds32.h	767;"	d
INSN_SCACHE_RATIO	sim/common/cgen-scache.c	64;"	d	file:
INSN_SDI	include/opcode/nds32.h	706;"	d
INSN_SEB	include/opcode/nds32.h	727;"	d
INSN_SEH	include/opcode/nds32.h	728;"	d
INSN_SETHI	include/opcode/nds32.h	685;"	d
INSN_SETHI_TA	include/opcode/nds32.h	811;"	d
INSN_SH	include/opcode/score-inst.h	/^  INSN_SH = 5,$/;"	e	enum:__anon1287
INSN_SHI	include/opcode/nds32.h	716;"	d
INSN_SHI333	include/opcode/nds32.h	766;"	d
INSN_SIGNED_SIZE	sim/cris/cris-desc.h	/^} INSN_SIGNED_SIZE;$/;"	t	typeref:enum:insn_signed_size
INSN_SIZE	gdb/gdbserver/linux-sparc-low.c	36;"	d	file:
INSN_SIZE	sim/arm/armemu.h	75;"	d
INSN_SIZE	sim/arm/armemu.h	77;"	d
INSN_SIZE	sim/cris/cris-desc.h	/^} INSN_SIZE;$/;"	t	typeref:enum:insn_size
INSN_SLLI	include/opcode/nds32.h	724;"	d
INSN_SLLI333	include/opcode/nds32.h	754;"	d
INSN_SLT	include/opcode/nds32.h	722;"	d
INSN_SLT45	include/opcode/nds32.h	784;"	d
INSN_SLTI	include/opcode/nds32.h	718;"	d
INSN_SLTI45	include/opcode/nds32.h	786;"	d
INSN_SLTS	include/opcode/nds32.h	723;"	d
INSN_SLTS45	include/opcode/nds32.h	783;"	d
INSN_SLTSI	include/opcode/nds32.h	719;"	d
INSN_SLTSI45	include/opcode/nds32.h	785;"	d
INSN_SRAI	include/opcode/nds32.h	726;"	d
INSN_SRAI45	include/opcode/nds32.h	752;"	d
INSN_SRLI	include/opcode/nds32.h	725;"	d
INSN_SRLI45	include/opcode/nds32.h	753;"	d
INSN_STORE_MEMORY	include/opcode/mips.h	1070;"	d
INSN_SUB	include/opcode/nds32.h	721;"	d
INSN_SUB333	include/opcode/nds32.h	757;"	d
INSN_SUB45	include/opcode/nds32.h	749;"	d
INSN_SUBI333	include/opcode/nds32.h	759;"	d
INSN_SUBI45	include/opcode/nds32.h	751;"	d
INSN_SUBQ	bfd/elf64-alpha.c	67;"	d	file:
INSN_SW	include/opcode/score-inst.h	/^  INSN_SW = 4,$/;"	e	enum:__anon1287
INSN_SWI	include/opcode/nds32.h	714;"	d
INSN_SWI333	include/opcode/nds32.h	764;"	d
INSN_SWI333P	include/opcode/nds32.h	765;"	d
INSN_SWI37	include/opcode/nds32.h	773;"	d
INSN_SWI37SP	include/opcode/nds32.h	795;"	d
INSN_SWI450	include/opcode/nds32.h	771;"	d
INSN_SWIP	include/opcode/nds32.h	715;"	d
INSN_S_L_BIT_NUM	gdb/arm-tdep.c	9680;"	d	file:
INSN_TIMING	sim/common/sim-model.h	/^} INSN_TIMING;$/;"	t	typeref:struct:__anon632
INSN_TLB	include/opcode/mips.h	1041;"	d
INSN_UDI	include/opcode/mips.h	1082;"	d
INSN_UNCOND_BRANCH_DELAY	include/opcode/mips.h	1049;"	d
INSN_UNOP	bfd/elf64-alpha.c	69;"	d	file:
INSN_UNSIGNED_SIZE	sim/cris/cris-desc.h	/^} INSN_UNSIGNED_SIZE;$/;"	t	typeref:enum:insn_unsigned_size
INSN_UPTO1	include/opcode/mips.h	1184;"	d
INSN_UPTO2	include/opcode/mips.h	1185;"	d
INSN_UPTO3	include/opcode/mips.h	1186;"	d
INSN_UPTO32	include/opcode/mips.h	1189;"	d
INSN_UPTO32R2	include/opcode/mips.h	1190;"	d
INSN_UPTO32R3	include/opcode/mips.h	1192;"	d
INSN_UPTO32R5	include/opcode/mips.h	1193;"	d
INSN_UPTO32R6	include/opcode/mips.h	1194;"	d
INSN_UPTO4	include/opcode/mips.h	1187;"	d
INSN_UPTO5	include/opcode/mips.h	1188;"	d
INSN_UPTO64	include/opcode/mips.h	1195;"	d
INSN_UPTO64R2	include/opcode/mips.h	1196;"	d
INSN_UPTO64R3	include/opcode/mips.h	1197;"	d
INSN_UPTO64R5	include/opcode/mips.h	1198;"	d
INSN_UPTO64R6	include/opcode/mips.h	1199;"	d
INSN_WORDSIZE	opcodes/epiphany-desc.h	/^} INSN_WORDSIZE;$/;"	t	typeref:enum:insn_wordsize
INSN_WRITE_1	include/opcode/mips.h	1024;"	d
INSN_WRITE_2	include/opcode/mips.h	1025;"	d
INSN_WRITE_ALL	include/opcode/mips.h	1026;"	d
INSN_WRITE_COND_CODE	include/opcode/mips.h	1037;"	d
INSN_WRITE_GPR_24	include/opcode/mips.h	1080;"	d
INSN_WRITE_GPR_31	include/opcode/mips.h	1035;"	d
INSN_WRITE_HI	include/opcode/mips.h	1063;"	d
INSN_WRITE_LO	include/opcode/mips.h	1065;"	d
INSN_WRITE_SHIFT	include/opcode/mips.h	1023;"	d
INSN_XLR	include/opcode/mips.h	1262;"	d
INSN_ZEB	include/opcode/nds32.h	729;"	d
INSN_ZEH	include/opcode/nds32.h	730;"	d
INST2OFFSET	gdb/moxie-tdep.c	294;"	d	file:
INST2OFFSET	opcodes/moxie-dis.c	36;"	d	file:
INST2OFFSET	sim/moxie/interp.c	41;"	d	file:
INSTANCE	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^    static const type INSTANCE;$/;"	m	class:A	file:
INSTANCE	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^const A A::INSTANCE = {};$/;"	m	class:A	file:
INSTR	sim/aarch64/simulator.c	43;"	d	file:
INSTRUCTION	sim/microblaze/interp.c	176;"	d	file:
INSTRUCTION	sim/microblaze/interp.c	181;"	d	file:
INSTRUCTION	sim/microblaze/interp.c	250;"	d	file:
INSTRUCTION	sim/microblaze/interp.c	255;"	d	file:
INSTRUCTION_SIZE	gdb/stubs/m32r-stub.c	1010;"	d	file:
INSTR_E	opcodes/s390-opc.c	299;"	d	file:
INSTR_IE_UU	opcodes/s390-opc.c	300;"	d	file:
INSTR_MII_UPP	opcodes/s390-opc.c	301;"	d	file:
INSTR_RIE_R0I0	opcodes/s390-opc.c	311;"	d	file:
INSTR_RIE_R0IU	opcodes/s390-opc.c	310;"	d	file:
INSTR_RIE_R0PI	opcodes/s390-opc.c	307;"	d	file:
INSTR_RIE_R0PU	opcodes/s390-opc.c	309;"	d	file:
INSTR_RIE_R0U0	opcodes/s390-opc.c	313;"	d	file:
INSTR_RIE_R0UU	opcodes/s390-opc.c	312;"	d	file:
INSTR_RIE_RRI0	opcodes/s390-opc.c	305;"	d	file:
INSTR_RIE_RRP	opcodes/s390-opc.c	302;"	d	file:
INSTR_RIE_RRP0	opcodes/s390-opc.c	304;"	d	file:
INSTR_RIE_RRPU	opcodes/s390-opc.c	303;"	d	file:
INSTR_RIE_RRUUU	opcodes/s390-opc.c	315;"	d	file:
INSTR_RIE_RUI0	opcodes/s390-opc.c	314;"	d	file:
INSTR_RIE_RUPI	opcodes/s390-opc.c	306;"	d	file:
INSTR_RIE_RUPU	opcodes/s390-opc.c	308;"	d	file:
INSTR_RIL_0P	opcodes/s390-opc.c	316;"	d	file:
INSTR_RIL_RI	opcodes/s390-opc.c	319;"	d	file:
INSTR_RIL_RP	opcodes/s390-opc.c	317;"	d	file:
INSTR_RIL_RU	opcodes/s390-opc.c	320;"	d	file:
INSTR_RIL_UP	opcodes/s390-opc.c	318;"	d	file:
INSTR_RIS_R0RDI	opcodes/s390-opc.c	327;"	d	file:
INSTR_RIS_R0RDU	opcodes/s390-opc.c	329;"	d	file:
INSTR_RIS_RURDI	opcodes/s390-opc.c	326;"	d	file:
INSTR_RIS_RURDU	opcodes/s390-opc.c	328;"	d	file:
INSTR_RI_0P	opcodes/s390-opc.c	321;"	d	file:
INSTR_RI_RI	opcodes/s390-opc.c	322;"	d	file:
INSTR_RI_RP	opcodes/s390-opc.c	323;"	d	file:
INSTR_RI_RU	opcodes/s390-opc.c	324;"	d	file:
INSTR_RI_UP	opcodes/s390-opc.c	325;"	d	file:
INSTR_RRE_00	opcodes/s390-opc.c	330;"	d	file:
INSTR_RRE_0R	opcodes/s390-opc.c	331;"	d	file:
INSTR_RRE_AA	opcodes/s390-opc.c	332;"	d	file:
INSTR_RRE_AR	opcodes/s390-opc.c	333;"	d	file:
INSTR_RRE_F0	opcodes/s390-opc.c	334;"	d	file:
INSTR_RRE_FE0	opcodes/s390-opc.c	335;"	d	file:
INSTR_RRE_FEF	opcodes/s390-opc.c	337;"	d	file:
INSTR_RRE_FEFE	opcodes/s390-opc.c	339;"	d	file:
INSTR_RRE_FER	opcodes/s390-opc.c	348;"	d	file:
INSTR_RRE_FF	opcodes/s390-opc.c	336;"	d	file:
INSTR_RRE_FFE	opcodes/s390-opc.c	338;"	d	file:
INSTR_RRE_FR	opcodes/s390-opc.c	347;"	d	file:
INSTR_RRE_R0	opcodes/s390-opc.c	340;"	d	file:
INSTR_RRE_RA	opcodes/s390-opc.c	341;"	d	file:
INSTR_RRE_RER	opcodes/s390-opc.c	345;"	d	file:
INSTR_RRE_RERE	opcodes/s390-opc.c	346;"	d	file:
INSTR_RRE_RF	opcodes/s390-opc.c	342;"	d	file:
INSTR_RRE_RFE	opcodes/s390-opc.c	343;"	d	file:
INSTR_RRE_RR	opcodes/s390-opc.c	344;"	d	file:
INSTR_RRF_00RR	opcodes/s390-opc.c	376;"	d	file:
INSTR_RRF_0UFEF	opcodes/s390-opc.c	370;"	d	file:
INSTR_RRF_0UFF	opcodes/s390-opc.c	369;"	d	file:
INSTR_RRF_0UREFE	opcodes/s390-opc.c	378;"	d	file:
INSTR_RRF_0URF	opcodes/s390-opc.c	377;"	d	file:
INSTR_RRF_F0FF	opcodes/s390-opc.c	349;"	d	file:
INSTR_RRF_F0FF2	opcodes/s390-opc.c	351;"	d	file:
INSTR_RRF_F0FR	opcodes/s390-opc.c	352;"	d	file:
INSTR_RRF_FE0FER	opcodes/s390-opc.c	353;"	d	file:
INSTR_RRF_FE0FF	opcodes/s390-opc.c	350;"	d	file:
INSTR_RRF_FEFERU	opcodes/s390-opc.c	372;"	d	file:
INSTR_RRF_FEUFEFE	opcodes/s390-opc.c	355;"	d	file:
INSTR_RRF_FEUFEFE2	opcodes/s390-opc.c	357;"	d	file:
INSTR_RRF_FFRU	opcodes/s390-opc.c	371;"	d	file:
INSTR_RRF_FUFF	opcodes/s390-opc.c	354;"	d	file:
INSTR_RRF_FUFF2	opcodes/s390-opc.c	356;"	d	file:
INSTR_RRF_R0RR	opcodes/s390-opc.c	360;"	d	file:
INSTR_RRF_R0RR2	opcodes/s390-opc.c	361;"	d	file:
INSTR_RRF_RURR	opcodes/s390-opc.c	358;"	d	file:
INSTR_RRF_RURR2	opcodes/s390-opc.c	359;"	d	file:
INSTR_RRF_U0FEFE	opcodes/s390-opc.c	363;"	d	file:
INSTR_RRF_U0FF	opcodes/s390-opc.c	362;"	d	file:
INSTR_RRF_U0RER	opcodes/s390-opc.c	374;"	d	file:
INSTR_RRF_U0RERE	opcodes/s390-opc.c	375;"	d	file:
INSTR_RRF_U0RF	opcodes/s390-opc.c	364;"	d	file:
INSTR_RRF_U0RFE	opcodes/s390-opc.c	365;"	d	file:
INSTR_RRF_U0RR	opcodes/s390-opc.c	373;"	d	file:
INSTR_RRF_UUFEFE	opcodes/s390-opc.c	368;"	d	file:
INSTR_RRF_UUFER	opcodes/s390-opc.c	380;"	d	file:
INSTR_RRF_UUFF	opcodes/s390-opc.c	366;"	d	file:
INSTR_RRF_UUFFE	opcodes/s390-opc.c	367;"	d	file:
INSTR_RRF_UUFR	opcodes/s390-opc.c	379;"	d	file:
INSTR_RRF_UURF	opcodes/s390-opc.c	381;"	d	file:
INSTR_RRF_UURFE	opcodes/s390-opc.c	382;"	d	file:
INSTR_RRR_F0FF	opcodes/s390-opc.c	393;"	d	file:
INSTR_RRR_FE0FEFE	opcodes/s390-opc.c	394;"	d	file:
INSTR_RRS_RRRD0	opcodes/s390-opc.c	396;"	d	file:
INSTR_RRS_RRRDU	opcodes/s390-opc.c	395;"	d	file:
INSTR_RR_0R	opcodes/s390-opc.c	383;"	d	file:
INSTR_RR_FEF	opcodes/s390-opc.c	385;"	d	file:
INSTR_RR_FEFE	opcodes/s390-opc.c	387;"	d	file:
INSTR_RR_FF	opcodes/s390-opc.c	384;"	d	file:
INSTR_RR_FFE	opcodes/s390-opc.c	386;"	d	file:
INSTR_RR_R0	opcodes/s390-opc.c	388;"	d	file:
INSTR_RR_RER	opcodes/s390-opc.c	390;"	d	file:
INSTR_RR_RR	opcodes/s390-opc.c	389;"	d	file:
INSTR_RR_U0	opcodes/s390-opc.c	391;"	d	file:
INSTR_RR_UR	opcodes/s390-opc.c	392;"	d	file:
INSTR_RSE_CCRD	opcodes/s390-opc.c	399;"	d	file:
INSTR_RSE_RERERD	opcodes/s390-opc.c	398;"	d	file:
INSTR_RSE_RRRD	opcodes/s390-opc.c	397;"	d	file:
INSTR_RSE_RURD	opcodes/s390-opc.c	400;"	d	file:
INSTR_RSI_RRP	opcodes/s390-opc.c	404;"	d	file:
INSTR_RSL_LRDFEU	opcodes/s390-opc.c	403;"	d	file:
INSTR_RSL_LRDFU	opcodes/s390-opc.c	402;"	d	file:
INSTR_RSL_R0RD	opcodes/s390-opc.c	401;"	d	file:
INSTR_RSY_AARD	opcodes/s390-opc.c	410;"	d	file:
INSTR_RSY_CCRD	opcodes/s390-opc.c	411;"	d	file:
INSTR_RSY_R0RD	opcodes/s390-opc.c	409;"	d	file:
INSTR_RSY_RERERD	opcodes/s390-opc.c	406;"	d	file:
INSTR_RSY_RRRD	opcodes/s390-opc.c	405;"	d	file:
INSTR_RSY_RURD	opcodes/s390-opc.c	407;"	d	file:
INSTR_RSY_RURD2	opcodes/s390-opc.c	408;"	d	file:
INSTR_RS_AARD	opcodes/s390-opc.c	412;"	d	file:
INSTR_RS_CCRD	opcodes/s390-opc.c	413;"	d	file:
INSTR_RS_R0RD	opcodes/s390-opc.c	414;"	d	file:
INSTR_RS_RE0RD	opcodes/s390-opc.c	415;"	d	file:
INSTR_RS_RERERD	opcodes/s390-opc.c	417;"	d	file:
INSTR_RS_RRRD	opcodes/s390-opc.c	416;"	d	file:
INSTR_RS_RURD	opcodes/s390-opc.c	418;"	d	file:
INSTR_RXE_FERRD	opcodes/s390-opc.c	420;"	d	file:
INSTR_RXE_FRRD	opcodes/s390-opc.c	419;"	d	file:
INSTR_RXE_RERRD	opcodes/s390-opc.c	423;"	d	file:
INSTR_RXE_RRRD	opcodes/s390-opc.c	421;"	d	file:
INSTR_RXE_RRRDU	opcodes/s390-opc.c	422;"	d	file:
INSTR_RXF_FERRDFE	opcodes/s390-opc.c	426;"	d	file:
INSTR_RXF_FRRDF	opcodes/s390-opc.c	424;"	d	file:
INSTR_RXF_FRRDFE	opcodes/s390-opc.c	425;"	d	file:
INSTR_RXF_RRRDR	opcodes/s390-opc.c	427;"	d	file:
INSTR_RXY_0RRD	opcodes/s390-opc.c	432;"	d	file:
INSTR_RXY_FRRD	opcodes/s390-opc.c	430;"	d	file:
INSTR_RXY_RERRD	opcodes/s390-opc.c	429;"	d	file:
INSTR_RXY_RRRD	opcodes/s390-opc.c	428;"	d	file:
INSTR_RXY_URRD	opcodes/s390-opc.c	431;"	d	file:
INSTR_RX_0RRD	opcodes/s390-opc.c	433;"	d	file:
INSTR_RX_FERRD	opcodes/s390-opc.c	435;"	d	file:
INSTR_RX_FRRD	opcodes/s390-opc.c	434;"	d	file:
INSTR_RX_RERRD	opcodes/s390-opc.c	437;"	d	file:
INSTR_RX_RRRD	opcodes/s390-opc.c	436;"	d	file:
INSTR_RX_URRD	opcodes/s390-opc.c	438;"	d	file:
INSTR_SC	gdb/gdbserver/linux-ppc-low.c	197;"	d	file:
INSTR_SC	gdb/gdbserver/spu-low.c	50;"	d	file:
INSTR_SC	gdb/spu-linux-nat.c	40;"	d	file:
INSTR_SC	gdb/spu-multiarch.c	85;"	d	file:
INSTR_SIL_RDI	opcodes/s390-opc.c	443;"	d	file:
INSTR_SIL_RDU	opcodes/s390-opc.c	444;"	d	file:
INSTR_SIY_IRD	opcodes/s390-opc.c	442;"	d	file:
INSTR_SIY_URD	opcodes/s390-opc.c	441;"	d	file:
INSTR_SI_RD	opcodes/s390-opc.c	439;"	d	file:
INSTR_SI_URD	opcodes/s390-opc.c	440;"	d	file:
INSTR_SMI_U0RDP	opcodes/s390-opc.c	445;"	d	file:
INSTR_SSE_RDRD	opcodes/s390-opc.c	446;"	d	file:
INSTR_SSF_RERDRD2	opcodes/s390-opc.c	455;"	d	file:
INSTR_SSF_RRDRD	opcodes/s390-opc.c	454;"	d	file:
INSTR_SS_L0RDRD	opcodes/s390-opc.c	447;"	d	file:
INSTR_SS_L2RDRD	opcodes/s390-opc.c	448;"	d	file:
INSTR_SS_LIRDRD	opcodes/s390-opc.c	449;"	d	file:
INSTR_SS_LLRDRD	opcodes/s390-opc.c	450;"	d	file:
INSTR_SS_RRRDRD	opcodes/s390-opc.c	451;"	d	file:
INSTR_SS_RRRDRD2	opcodes/s390-opc.c	452;"	d	file:
INSTR_SS_RRRDRD3	opcodes/s390-opc.c	453;"	d	file:
INSTR_S_00	opcodes/s390-opc.c	456;"	d	file:
INSTR_S_RD	opcodes/s390-opc.c	457;"	d	file:
INSTR_VRI_V	opcodes/s390-opc.c	460;"	d	file:
INSTR_VRI_V0I	opcodes/s390-opc.c	468;"	d	file:
INSTR_VRI_V0IU	opcodes/s390-opc.c	467;"	d	file:
INSTR_VRI_V0U	opcodes/s390-opc.c	459;"	d	file:
INSTR_VRI_V0UU	opcodes/s390-opc.c	462;"	d	file:
INSTR_VRI_V0UU2	opcodes/s390-opc.c	463;"	d	file:
INSTR_VRI_V0UUU	opcodes/s390-opc.c	461;"	d	file:
INSTR_VRI_VR0UU	opcodes/s390-opc.c	474;"	d	file:
INSTR_VRI_VVU	opcodes/s390-opc.c	465;"	d	file:
INSTR_VRI_VVU2	opcodes/s390-opc.c	466;"	d	file:
INSTR_VRI_VVUU	opcodes/s390-opc.c	464;"	d	file:
INSTR_VRI_VVUUU	opcodes/s390-opc.c	472;"	d	file:
INSTR_VRI_VVUUU2	opcodes/s390-opc.c	473;"	d	file:
INSTR_VRI_VVV0U	opcodes/s390-opc.c	471;"	d	file:
INSTR_VRI_VVV0UU	opcodes/s390-opc.c	469;"	d	file:
INSTR_VRI_VVV0UU2	opcodes/s390-opc.c	470;"	d	file:
INSTR_VRR_0V	opcodes/s390-opc.c	485;"	d	file:
INSTR_VRR_0VV0U	opcodes/s390-opc.c	514;"	d	file:
INSTR_VRR_RV0U	opcodes/s390-opc.c	515;"	d	file:
INSTR_VRR_VRR	opcodes/s390-opc.c	486;"	d	file:
INSTR_VRR_VV	opcodes/s390-opc.c	499;"	d	file:
INSTR_VRR_VV0U	opcodes/s390-opc.c	494;"	d	file:
INSTR_VRR_VV0U0U	opcodes/s390-opc.c	513;"	d	file:
INSTR_VRR_VV0U2	opcodes/s390-opc.c	495;"	d	file:
INSTR_VRR_VV0UU	opcodes/s390-opc.c	496;"	d	file:
INSTR_VRR_VV0UU2	opcodes/s390-opc.c	497;"	d	file:
INSTR_VRR_VV0UU8	opcodes/s390-opc.c	498;"	d	file:
INSTR_VRR_VV0UUU	opcodes/s390-opc.c	511;"	d	file:
INSTR_VRR_VVV	opcodes/s390-opc.c	492;"	d	file:
INSTR_VRR_VVV0U	opcodes/s390-opc.c	487;"	d	file:
INSTR_VRR_VVV0U0	opcodes/s390-opc.c	488;"	d	file:
INSTR_VRR_VVV0U0U	opcodes/s390-opc.c	507;"	d	file:
INSTR_VRR_VVV0U1	opcodes/s390-opc.c	489;"	d	file:
INSTR_VRR_VVV0U2	opcodes/s390-opc.c	490;"	d	file:
INSTR_VRR_VVV0U3	opcodes/s390-opc.c	491;"	d	file:
INSTR_VRR_VVV0UU	opcodes/s390-opc.c	510;"	d	file:
INSTR_VRR_VVV0UUU	opcodes/s390-opc.c	509;"	d	file:
INSTR_VRR_VVV0V	opcodes/s390-opc.c	506;"	d	file:
INSTR_VRR_VVV2	opcodes/s390-opc.c	493;"	d	file:
INSTR_VRR_VVVU0UV	opcodes/s390-opc.c	512;"	d	file:
INSTR_VRR_VVVU0V	opcodes/s390-opc.c	501;"	d	file:
INSTR_VRR_VVVU0VB	opcodes/s390-opc.c	502;"	d	file:
INSTR_VRR_VVVU0VB1	opcodes/s390-opc.c	503;"	d	file:
INSTR_VRR_VVVU0VB2	opcodes/s390-opc.c	504;"	d	file:
INSTR_VRR_VVVU0VB3	opcodes/s390-opc.c	505;"	d	file:
INSTR_VRR_VVVUU0V	opcodes/s390-opc.c	500;"	d	file:
INSTR_VRR_VVVV	opcodes/s390-opc.c	508;"	d	file:
INSTR_VRS_RRDV	opcodes/s390-opc.c	484;"	d	file:
INSTR_VRS_RVRD	opcodes/s390-opc.c	479;"	d	file:
INSTR_VRS_RVRDU	opcodes/s390-opc.c	478;"	d	file:
INSTR_VRS_VRRD	opcodes/s390-opc.c	483;"	d	file:
INSTR_VRS_VRRDU	opcodes/s390-opc.c	482;"	d	file:
INSTR_VRS_VVRD	opcodes/s390-opc.c	481;"	d	file:
INSTR_VRS_VVRDU	opcodes/s390-opc.c	480;"	d	file:
INSTR_VRV_VVXRDU	opcodes/s390-opc.c	458;"	d	file:
INSTR_VRX_VRRD	opcodes/s390-opc.c	475;"	d	file:
INSTR_VRX_VRRDU	opcodes/s390-opc.c	477;"	d	file:
INSTR_VRX_VV	opcodes/s390-opc.c	476;"	d	file:
INSTR_VSI_URDV	opcodes/s390-opc.c	516;"	d	file:
INSTS	gdb/stubs/sh-stub.c	/^    TICKS, STALLS, CYCLES, INSTS, PLR$/;"	e	enum:regnames	file:
INST_AL	gdb/arch/arm.h	84;"	d
INST_BYTE_SIZE	gdb/cris-tdep.c	/^  INST_BYTE_SIZE  = 0,$/;"	e	enum:cris_instruction_sizes	file:
INST_CC	gdb/arch/arm.h	73;"	d
INST_CS	gdb/arch/arm.h	72;"	d
INST_DWORD_SIZE	gdb/cris-tdep.c	/^  INST_DWORD_SIZE = 2$/;"	e	enum:cris_instruction_sizes	file:
INST_EQ	gdb/arch/arm.h	70;"	d
INST_GE	gdb/arch/arm.h	80;"	d
INST_GT	gdb/arch/arm.h	82;"	d
INST_HASH	opcodes/arc-ext.c	86;"	d	file:
INST_HASH_BITS	opcodes/arc-ext.c	45;"	d	file:
INST_HASH_MASK	opcodes/arc-ext.c	47;"	d	file:
INST_HASH_SIZE	opcodes/arc-ext.c	46;"	d	file:
INST_HAS_REG_LIST	include/opcode/cr16.h	422;"	d
INST_HAS_REG_LIST	include/opcode/crx.h	408;"	d
INST_HI	gdb/arch/arm.h	78;"	d
INST_I	sim/erc32/exec.c	124;"	d	file:
INST_LE	gdb/arch/arm.h	83;"	d
INST_LS	gdb/arch/arm.h	79;"	d
INST_LT	gdb/arch/arm.h	81;"	d
INST_MI	gdb/arch/arm.h	74;"	d
INST_NE	gdb/arch/arm.h	71;"	d
INST_NO_OFFSET	opcodes/microblaze-opc.h	71;"	d
INST_NV	gdb/arch/arm.h	85;"	d
INST_PC_OFFSET	opcodes/microblaze-opc.h	68;"	d
INST_PL	gdb/arch/arm.h	75;"	d
INST_REGNUM	sim/h8300/sim-main.h	/^  INST_REGNUM = 12,$/;"	e	enum:h8_regnum
INST_RS2	sim/erc32/exec.c	123;"	d	file:
INST_SIMM13	sim/erc32/exec.c	122;"	d	file:
INST_SIZE	sim/microblaze/microblaze.h	89;"	d
INST_S_BIT	gdb/tic6x-tdep.c	55;"	d	file:
INST_TYPE_IMM	opcodes/microblaze-opc.h	38;"	d
INST_TYPE_IMM5	opcodes/microblaze-opc.h	60;"	d
INST_TYPE_NONE	opcodes/microblaze-opc.h	62;"	d
INST_TYPE_R1	opcodes/microblaze-opc.h	41;"	d
INST_TYPE_R1_IMM	opcodes/microblaze-opc.h	37;"	d
INST_TYPE_R1_R2	opcodes/microblaze-opc.h	36;"	d
INST_TYPE_R1_R2_SPECIAL	opcodes/microblaze-opc.h	48;"	d
INST_TYPE_R1_RFSL	opcodes/microblaze-opc.h	45;"	d
INST_TYPE_R2	opcodes/microblaze-opc.h	35;"	d
INST_TYPE_RD	opcodes/microblaze-opc.h	54;"	d
INST_TYPE_RD_IMM	opcodes/microblaze-opc.h	34;"	d
INST_TYPE_RD_IMM15	opcodes/microblaze-opc.h	51;"	d
INST_TYPE_RD_R1	opcodes/microblaze-opc.h	32;"	d
INST_TYPE_RD_R1_IMM	opcodes/microblaze-opc.h	30;"	d
INST_TYPE_RD_R1_IMM5	opcodes/microblaze-opc.h	43;"	d
INST_TYPE_RD_R1_R2	opcodes/microblaze-opc.h	29;"	d
INST_TYPE_RD_R1_UNSIGNED_IMM	opcodes/microblaze-opc.h	31;"	d
INST_TYPE_RD_R2	opcodes/microblaze-opc.h	33;"	d
INST_TYPE_RD_RFSL	opcodes/microblaze-opc.h	44;"	d
INST_TYPE_RD_SPECIAL	opcodes/microblaze-opc.h	40;"	d
INST_TYPE_RFSL	opcodes/microblaze-opc.h	57;"	d
INST_TYPE_SPECIAL_R1	opcodes/microblaze-opc.h	39;"	d
INST_VC	gdb/arch/arm.h	77;"	d
INST_VS	gdb/arch/arm.h	76;"	d
INST_WORD_SIZE	bfd/elf32-microblaze.c	35;"	d	file:
INST_WORD_SIZE	gdb/cris-tdep.c	/^  INST_WORD_SIZE  = 1,$/;"	e	enum:cris_instruction_sizes	file:
INST_WORD_SIZE	opcodes/microblaze-opcm.h	71;"	d
INST_X_BIT	gdb/tic6x-tdep.c	56;"	d	file:
INS_ALSLD	gdb/arch/loongarch-insn.h	/^       INS_ALSLD       = 0x002c0000,$/;"	e	enum:loongarch_opcodes
INS_ALSLW	gdb/arch/loongarch-insn.h	/^       INS_ALSLW       = 0x00040000,$/;"	e	enum:loongarch_opcodes
INS_ARITH	gdb/arch/loongarch-insn.h	/^       INS_ARITH       = 0x00100000,$/;"	e	enum:loongarch_opcodes
INS_ARITH_BYTE_INS	sim/cr16/cr16_sim.h	/^   INS_ARITH_BYTE_INS,$/;"	e	enum:_ins_type
INS_ARITH_IMM	gdb/arch/loongarch-insn.h	/^       INS_ARITH_IMM   = 0x02000000,$/;"	e	enum:loongarch_opcodes
INS_ARITH_IMM_2	gdb/arch/loongarch-insn.h	/^       INS_ARITH_IMM_2 = 0x10000000,$/;"	e	enum:loongarch_opcodes
INS_ARITH_INS	sim/cr16/cr16_sim.h	/^   INS_ARITH_INS,$/;"	e	enum:_ins_type
INS_BITREVB	gdb/arch/loongarch-insn.h	/^       INS_BITREVB     = 0x00004800,$/;"	e	enum:loongarch_opcodes
INS_BITREVWD	gdb/arch/loongarch-insn.h	/^       INS_BITREVWD    = 0x00005000,$/;"	e	enum:loongarch_opcodes
INS_BL	gdb/arch/loongarch-insn.h	/^       INS_BL          = 0x54000000,$/;"	e	enum:loongarch_opcodes
INS_BRANCH_INS	sim/cr16/cr16_sim.h	/^   INS_BRANCH_INS,$/;"	e	enum:_ins_type
INS_BRANCH_NEQ_INS	sim/cr16/cr16_sim.h	/^   INS_BRANCH_NEQ_INS,$/;"	e	enum:_ins_type
INS_BSTR_D	gdb/arch/loongarch-insn.h	/^       INS_BSTR_D      = 0x00800000,$/;"	e	enum:loongarch_opcodes
INS_BSTR_W	gdb/arch/loongarch-insn.h	/^       INS_BSTR_W      = 0x00600000,$/;"	e	enum:loongarch_opcodes
INS_BYTEPICK	gdb/arch/loongarch-insn.h	/^       INS_BYTEPICK    = 0x00080000,$/;"	e	enum:loongarch_opcodes
INS_CACOP	gdb/arch/loongarch-insn.h	/^       INS_CACOP       = 0x06000000,$/;"	e	enum:loongarch_opcodes
INS_CLOZ_D	gdb/arch/loongarch-insn.h	/^       INS_CLOZ_D      = 0x00002000,$/;"	e	enum:loongarch_opcodes
INS_CLOZ_W	gdb/arch/loongarch-insn.h	/^       INS_CLOZ_W      = 0x00001000,$/;"	e	enum:loongarch_opcodes
INS_COND_FALSE	sim/d10v/d10v_sim.h	/^  INS_COND_FALSE,		\/* # times EXExxx did not execute other instruction *\/$/;"	e	enum:_ins_type
INS_COND_FLD	gdb/arch/loongarch-insn.h	/^       INS_COND_FLD    = 0x38740000,$/;"	e	enum:loongarch_opcodes
INS_COND_FST	gdb/arch/loongarch-insn.h	/^       INS_COND_FST    = 0x38760000,$/;"	e	enum:loongarch_opcodes
INS_COND_JUMP	sim/d10v/d10v_sim.h	/^  INS_COND_JUMP,		\/* # times JUMP skipped other instruction *\/$/;"	e	enum:_ins_type
INS_COND_LD	gdb/arch/loongarch-insn.h	/^       INS_COND_LD     = 0x38780000,$/;"	e	enum:loongarch_opcodes
INS_COND_ST	gdb/arch/loongarch-insn.h	/^       INS_COND_ST     = 0x387c0000,$/;"	e	enum:loongarch_opcodes
INS_COND_TRUE	sim/d10v/d10v_sim.h	/^  INS_COND_TRUE,		\/* # times EXExxx executed other instruction *\/$/;"	e	enum:_ins_type
INS_CPUCFG	gdb/arch/loongarch-insn.h	/^       INS_CPUCFG      = 0x00006c00,$/;"	e	enum:loongarch_opcodes
INS_CRC	gdb/arch/loongarch-insn.h	/^       INS_CRC         = 0x00240000,$/;"	e	enum:loongarch_opcodes
INS_CSTBIT_INS	sim/cr16/cr16_sim.h	/^   INS_CSTBIT_INS, $/;"	e	enum:_ins_type
INS_CYCLES	sim/d10v/d10v_sim.h	/^  INS_CYCLES,			\/* # cycles *\/$/;"	e	enum:_ins_type
INS_DBAR	gdb/arch/loongarch-insn.h	/^       INS_DBAR        = 0x38720000,$/;"	e	enum:loongarch_opcodes
INS_DIV_MOD	gdb/arch/loongarch-insn.h	/^       INS_DIV_MOD     = 0x00200000,$/;"	e	enum:loongarch_opcodes
INS_EXT	gdb/arch/loongarch-insn.h	/^       INS_EXT         = 0x00005800,$/;"	e	enum:loongarch_opcodes
INS_FCMPCONDD	gdb/arch/loongarch-insn.h	/^       INS_FCMPCONDD   = 0x0c200000,$/;"	e	enum:loongarch_opcodes
INS_FCMPCONDS	gdb/arch/loongarch-insn.h	/^       INS_FCMPCONDS   = 0x0c100000,$/;"	e	enum:loongarch_opcodes
INS_FLDD	gdb/arch/loongarch-insn.h	/^       INS_FLDD        = 0x2b800000,$/;"	e	enum:loongarch_opcodes
INS_FLDGT	gdb/arch/loongarch-insn.h	/^       INS_FLDGT       = 0x38740000,$/;"	e	enum:loongarch_opcodes
INS_FLDLE	gdb/arch/loongarch-insn.h	/^       INS_FLDLE       = 0x38750000,$/;"	e	enum:loongarch_opcodes
INS_FLDS	gdb/arch/loongarch-insn.h	/^       INS_FLDS        = 0x2b000000,$/;"	e	enum:loongarch_opcodes
INS_FLDXD	gdb/arch/loongarch-insn.h	/^       INS_FLDXD       = 0x38340000,$/;"	e	enum:loongarch_opcodes
INS_FLDXS	gdb/arch/loongarch-insn.h	/^       INS_FLDXS       = 0x38300000,$/;"	e	enum:loongarch_opcodes
INS_FLOAT_ARITH	gdb/arch/loongarch-insn.h	/^       INS_FLOAT_ARITH = 0x01000000,$/;"	e	enum:loongarch_opcodes
INS_FLOAT_MUL	gdb/arch/loongarch-insn.h	/^       INS_FLOAT_MUL   = 0x08000000,$/;"	e	enum:loongarch_opcodes
INS_FSTD	gdb/arch/loongarch-insn.h	/^       INS_FSTD        = 0x2bc00000,$/;"	e	enum:loongarch_opcodes
INS_FSTGT	gdb/arch/loongarch-insn.h	/^       INS_FSTGT       = 0x38760000,$/;"	e	enum:loongarch_opcodes
INS_FSTLE	gdb/arch/loongarch-insn.h	/^       INS_FSTLE       = 0x38770000,$/;"	e	enum:loongarch_opcodes
INS_FSTS	gdb/arch/loongarch-insn.h	/^       INS_FSTS        = 0x2b400000,$/;"	e	enum:loongarch_opcodes
INS_FSTXD	gdb/arch/loongarch-insn.h	/^       INS_FSTXD       = 0x383c0000,$/;"	e	enum:loongarch_opcodes
INS_FSTXS	gdb/arch/loongarch-insn.h	/^       INS_FSTXS       = 0x38380000,$/;"	e	enum:loongarch_opcodes
INS_IBAR	gdb/arch/loongarch-insn.h	/^       INS_IBAR        = 0x38728000,$/;"	e	enum:loongarch_opcodes
INS_IDLE	gdb/arch/loongarch-insn.h	/^       INS_IDLE        = 0x06488000,$/;"	e	enum:loongarch_opcodes
INS_INVTLB	gdb/arch/loongarch-insn.h	/^       INS_INVTLB      = 0x06498000,$/;"	e	enum:loongarch_opcodes
INS_JIRL	gdb/arch/loongarch-insn.h	/^       INS_JIRL        = 0x4c000000,$/;"	e	enum:loongarch_opcodes
INS_JUMP	gdb/arch/loongarch-insn.h	/^       INS_JUMP        = 0x40000000,$/;"	e	enum:loongarch_opcodes
INS_LD	gdb/arch/loongarch-insn.h	/^       INS_LD          = 0x28000000,$/;"	e	enum:loongarch_opcodes
INS_LDBU	gdb/arch/loongarch-insn.h	/^       INS_LDBU        = 0x2a000000,$/;"	e	enum:loongarch_opcodes
INS_LDDIR	gdb/arch/loongarch-insn.h	/^       INS_LDDIR       = 0x06400000,$/;"	e	enum:loongarch_opcodes
INS_LDGT	gdb/arch/loongarch-insn.h	/^       INS_LDGT        = 0x38780000,$/;"	e	enum:loongarch_opcodes
INS_LDHU	gdb/arch/loongarch-insn.h	/^       INS_LDHU        = 0x2a400000,$/;"	e	enum:loongarch_opcodes
INS_LDLE	gdb/arch/loongarch-insn.h	/^       INS_LDLE        = 0x387a0000,$/;"	e	enum:loongarch_opcodes
INS_LDPTRD	gdb/arch/loongarch-insn.h	/^       INS_LDPTRD      = 0x26000000,$/;"	e	enum:loongarch_opcodes
INS_LDPTRW	gdb/arch/loongarch-insn.h	/^       INS_LDPTRW      = 0x24000000,$/;"	e	enum:loongarch_opcodes
INS_LDWU	gdb/arch/loongarch-insn.h	/^       INS_LDWU        = 0x2a800000,$/;"	e	enum:loongarch_opcodes
INS_LDXB	gdb/arch/loongarch-insn.h	/^       INS_LDXB        = 0x38000000,$/;"	e	enum:loongarch_opcodes
INS_LDXD	gdb/arch/loongarch-insn.h	/^       INS_LDXD        = 0x380c0000,$/;"	e	enum:loongarch_opcodes
INS_LDXH	gdb/arch/loongarch-insn.h	/^       INS_LDXH        = 0x38040000,$/;"	e	enum:loongarch_opcodes
INS_LDXW	gdb/arch/loongarch-insn.h	/^       INS_LDXW        = 0x38080000,$/;"	e	enum:loongarch_opcodes
INS_LD_STOR_INS	sim/cr16/cr16_sim.h	/^   INS_LD_STOR_INS,$/;"	e	enum:_ins_type
INS_LEFT	sim/d10v/d10v_sim.h	/^  INS_LEFT,			\/* normal left instructions *\/$/;"	e	enum:_ins_type
INS_LEFTRIGHT	sim/d10v/d10v_sim.h	/^  INS_LEFTRIGHT,		\/* # times instruction encoded as L -> R (ie, FM == 01) *\/$/;"	e	enum:_ins_type
INS_LEFT_COND_EXE	sim/d10v/d10v_sim.h	/^  INS_LEFT_COND_EXE,		\/* execution after EXExxx test on right side succeeded *\/$/;"	e	enum:_ins_type
INS_LEFT_COND_TEST	sim/d10v/d10v_sim.h	/^  INS_LEFT_COND_TEST,		\/* EXExx test on left side *\/$/;"	e	enum:_ins_type
INS_LEFT_NOPS	sim/d10v/d10v_sim.h	/^  INS_LEFT_NOPS,		\/* NOP on left side *\/$/;"	e	enum:_ins_type
INS_LEFT_PARALLEL	sim/d10v/d10v_sim.h	/^  INS_LEFT_PARALLEL,		\/* left side of || *\/$/;"	e	enum:_ins_type
INS_LLD	gdb/arch/loongarch-insn.h	/^       INS_LLD         = 0x22000000,$/;"	e	enum:loongarch_opcodes
INS_LLW	gdb/arch/loongarch-insn.h	/^       INS_LLW         = 0x20000000,$/;"	e	enum:loongarch_opcodes
INS_LONG	sim/d10v/d10v_sim.h	/^  INS_LONG,			\/* long instruction (both containers, ie FM == 11) *\/$/;"	e	enum:_ins_type
INS_MAX	sim/cr16/cr16_sim.h	/^   INS_MAX$/;"	e	enum:_ins_type
INS_MAX	sim/d10v/d10v_sim.h	/^  INS_MAX$/;"	e	enum:_ins_type
INS_MOVCF2GR	gdb/arch/loongarch-insn.h	/^       INS_MOVCF2GR    = 0x0114dc00,$/;"	e	enum:loongarch_opcodes
INS_MOVFCSR2GR	gdb/arch/loongarch-insn.h	/^       INS_MOVFCSR2GR  = 0x0114c800,$/;"	e	enum:loongarch_opcodes
INS_MOVFR2CF	gdb/arch/loongarch-insn.h	/^       INS_MOVFR2CF    = 0x0114d000,$/;"	e	enum:loongarch_opcodes
INS_MOVFR2GRD	gdb/arch/loongarch-insn.h	/^       INS_MOVFR2GRD   = 0x0114b800,$/;"	e	enum:loongarch_opcodes
INS_MOVFR2GRS	gdb/arch/loongarch-insn.h	/^       INS_MOVFR2GRS   = 0x0114b400,$/;"	e	enum:loongarch_opcodes
INS_MOVFRH2GRS	gdb/arch/loongarch-insn.h	/^       INS_MOVFRH2GRS  = 0x0114bc00,$/;"	e	enum:loongarch_opcodes
INS_MOVGR2CF	gdb/arch/loongarch-insn.h	/^       INS_MOVGR2CF    = 0x0114d800,$/;"	e	enum:loongarch_opcodes
INS_MOVGR2FCSR	gdb/arch/loongarch-insn.h	/^       INS_MOVGR2FCSR  = 0x0114c000,$/;"	e	enum:loongarch_opcodes
INS_NO_TYPE_INS	sim/cr16/cr16_sim.h	/^   INS_NO_TYPE_INS,$/;"	e	enum:_ins_type
INS_PARALLEL	sim/d10v/d10v_sim.h	/^  INS_PARALLEL,			\/* # times instruction encoded as L || R (ie, RM == 00) *\/$/;"	e	enum:_ins_type
INS_PRELD	gdb/arch/loongarch-insn.h	/^       INS_PRELD       = 0x2ac00000,$/;"	e	enum:loongarch_opcodes
INS_PRELDX	gdb/arch/loongarch-insn.h	/^       INS_PRELDX      = 0x382c0000,$/;"	e	enum:loongarch_opcodes
INS_RDTIMED	gdb/arch/loongarch-insn.h	/^       INS_RDTIMED     = 0x00006800,$/;"	e	enum:loongarch_opcodes
INS_RDTIMEHW	gdb/arch/loongarch-insn.h	/^       INS_RDTIMEHW    = 0x00006400,$/;"	e	enum:loongarch_opcodes
INS_RDTIMELW	gdb/arch/loongarch-insn.h	/^       INS_RDTIMELW    = 0x00006000,$/;"	e	enum:loongarch_opcodes
INS_REVB	gdb/arch/loongarch-insn.h	/^       INS_REVB        = 0x00003000,$/;"	e	enum:loongarch_opcodes
INS_REVH	gdb/arch/loongarch-insn.h	/^       INS_REVH        = 0x00004000,$/;"	e	enum:loongarch_opcodes
INS_RIGHT	sim/d10v/d10v_sim.h	/^  INS_RIGHT,			\/* normal right instructions *\/$/;"	e	enum:_ins_type
INS_RIGHTLEFT	sim/d10v/d10v_sim.h	/^  INS_RIGHTLEFT,		\/* # times instruction encoded as L <- R (ie, FM == 10) *\/$/;"	e	enum:_ins_type
INS_RIGHT_COND_EXE	sim/d10v/d10v_sim.h	/^  INS_RIGHT_COND_EXE,		\/* execution after EXExxx test on left side succeeded *\/$/;"	e	enum:_ins_type
INS_RIGHT_COND_TEST	sim/d10v/d10v_sim.h	/^  INS_RIGHT_COND_TEST,		\/* EXExx test on right side *\/$/;"	e	enum:_ins_type
INS_RIGHT_NOPS	sim/d10v/d10v_sim.h	/^  INS_RIGHT_NOPS,		\/* NOP on right side *\/$/;"	e	enum:_ins_type
INS_RIGHT_PARALLEL	sim/d10v/d10v_sim.h	/^  INS_RIGHT_PARALLEL,		\/* right side of || *\/$/;"	e	enum:_ins_type
INS_ROTRID	gdb/arch/loongarch-insn.h	/^       INS_ROTRID      = 0x004d0000,$/;"	e	enum:loongarch_opcodes
INS_ROTRIW	gdb/arch/loongarch-insn.h	/^       INS_ROTRIW      = 0x004c8000,$/;"	e	enum:loongarch_opcodes
INS_SCD	gdb/arch/loongarch-insn.h	/^       INS_SCD         = 0x23000000,$/;"	e	enum:loongarch_opcodes
INS_SCW	gdb/arch/loongarch-insn.h	/^       INS_SCW         = 0x21000000,$/;"	e	enum:loongarch_opcodes
INS_SHIFT	gdb/arch/loongarch-insn.h	/^       INS_SHIFT       = 0x00400000,$/;"	e	enum:loongarch_opcodes
INS_SHIFT_INS	sim/cr16/cr16_sim.h	/^   INS_SHIFT_INS,$/;"	e	enum:_ins_type
INS_SIGNED_AM	gdb/arch/loongarch-insn.h	/^       INS_SIGNED_AM   = 0x38600000,$/;"	e	enum:loongarch_opcodes
INS_SLLID	gdb/arch/loongarch-insn.h	/^       INS_SLLID       = 0x00410000,$/;"	e	enum:loongarch_opcodes
INS_SLLIW	gdb/arch/loongarch-insn.h	/^       INS_SLLIW       = 0x00408000,$/;"	e	enum:loongarch_opcodes
INS_SRAID	gdb/arch/loongarch-insn.h	/^       INS_SRAID       = 0x00490000,$/;"	e	enum:loongarch_opcodes
INS_SRAIW	gdb/arch/loongarch-insn.h	/^       INS_SRAIW       = 0x00488000,$/;"	e	enum:loongarch_opcodes
INS_SRLID	gdb/arch/loongarch-insn.h	/^       INS_SRLID       = 0x00450000,$/;"	e	enum:loongarch_opcodes
INS_SRLIW	gdb/arch/loongarch-insn.h	/^       INS_SRLIW       = 0x00448000,$/;"	e	enum:loongarch_opcodes
INS_ST	gdb/arch/loongarch-insn.h	/^       INS_ST          = 0x29000000,$/;"	e	enum:loongarch_opcodes
INS_STB	gdb/arch/loongarch-insn.h	/^       INS_STB         = 0x29000000,$/;"	e	enum:loongarch_opcodes
INS_STD	gdb/arch/loongarch-insn.h	/^       INS_STD         = 0x29c00000,$/;"	e	enum:loongarch_opcodes
INS_STGT	gdb/arch/loongarch-insn.h	/^       INS_STGT        = 0x387c0000,$/;"	e	enum:loongarch_opcodes
INS_STH	gdb/arch/loongarch-insn.h	/^       INS_STH         = 0x29400000,$/;"	e	enum:loongarch_opcodes
INS_STLE	gdb/arch/loongarch-insn.h	/^       INS_STLE        = 0x387e0000,$/;"	e	enum:loongarch_opcodes
INS_STOR_IMM_INS	sim/cr16/cr16_sim.h	/^   INS_STOR_IMM_INS, $/;"	e	enum:_ins_type
INS_STPTRD	gdb/arch/loongarch-insn.h	/^       INS_STPTRD      = 0x27000000,$/;"	e	enum:loongarch_opcodes
INS_STPTRW	gdb/arch/loongarch-insn.h	/^       INS_STPTRW      = 0x25000000,$/;"	e	enum:loongarch_opcodes
INS_STW	gdb/arch/loongarch-insn.h	/^       INS_STW         = 0x29800000,$/;"	e	enum:loongarch_opcodes
INS_STXB	gdb/arch/loongarch-insn.h	/^       INS_STXB        = 0x38100000,$/;"	e	enum:loongarch_opcodes
INS_STXD	gdb/arch/loongarch-insn.h	/^       INS_STXD        = 0x381c0000,$/;"	e	enum:loongarch_opcodes
INS_STXH	gdb/arch/loongarch-insn.h	/^       INS_STXH        = 0x38140000,$/;"	e	enum:loongarch_opcodes
INS_STXW	gdb/arch/loongarch-insn.h	/^       INS_STXW        = 0x38180000,$/;"	e	enum:loongarch_opcodes
INS_SYSCALL	gdb/arch/loongarch-insn.h	/^       INS_SYSCALL     = 0x002b0000,$/;"	e	enum:loongarch_opcodes
INS_TLBCLR	gdb/arch/loongarch-insn.h	/^       INS_TLBCLR      = 0x06482000,$/;"	e	enum:loongarch_opcodes
INS_TLBFILL	gdb/arch/loongarch-insn.h	/^       INS_TLBFILL     = 0x06483400,$/;"	e	enum:loongarch_opcodes
INS_TLBFLUSH	gdb/arch/loongarch-insn.h	/^       INS_TLBFLUSH    = 0x06482400,$/;"	e	enum:loongarch_opcodes
INS_TLBWR	gdb/arch/loongarch-insn.h	/^       INS_TLBWR       = 0x06483000,$/;"	e	enum:loongarch_opcodes
INS_UNKNOWN	sim/cr16/cr16_sim.h	/^   INS_UNKNOWN,			\/* unknown instruction *\/$/;"	e	enum:_ins_type
INS_UNKNOWN	sim/d10v/d10v_sim.h	/^  INS_UNKNOWN,			\/* unknown instruction *\/$/;"	e	enum:_ins_type
INS_UNSIGNED_AM	gdb/arch/loongarch-insn.h	/^       INS_UNSIGNED_AM = 0x38700000,$/;"	e	enum:loongarch_opcodes
INT	gdb/gnulib/import/fnmatch.c	150;"	d	file:
INT	gdb/gnulib/import/fnmatch.c	179;"	d	file:
INT	gdb/gnulib/import/fnmatch_loop.c	1210;"	d	file:
INT	gdb/testsuite/gdb.cp/chained-calls.cc	/^  INT,$/;"	e	enum:type	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	class:class_with_private_typedef	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	class:class_with_protected_typedef	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	class:class_with_public_typedef	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	struct:struct_with_private_typedef	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	struct:struct_with_protected_typedef	file:
INT	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int INT;$/;"	t	struct:struct_with_public_typedef	file:
INT	include/cgen/basic-modes.h	/^typedef int INT;$/;"	t
INT	sim/common/cgen-types.h	/^typedef int INT;$/;"	t
INT0_PORT	sim/lm32/dv-lm32cpu.c	/^  INT0_PORT,$/;"	e	enum:__anon540	file:
INT0_PORT	sim/mips/dv-tx3904irc.c	/^  INT0_PORT,$/;"	e	enum:__anon837	file:
INT10_PORT	sim/lm32/dv-lm32cpu.c	/^  INT10_PORT,$/;"	e	enum:__anon540	file:
INT11_PORT	sim/lm32/dv-lm32cpu.c	/^  INT11_PORT,$/;"	e	enum:__anon540	file:
INT12_PORT	sim/lm32/dv-lm32cpu.c	/^  INT12_PORT,$/;"	e	enum:__anon540	file:
INT13_PORT	sim/lm32/dv-lm32cpu.c	/^  INT13_PORT,$/;"	e	enum:__anon540	file:
INT14_PORT	sim/lm32/dv-lm32cpu.c	/^  INT14_PORT,$/;"	e	enum:__anon540	file:
INT15_PORT	sim/lm32/dv-lm32cpu.c	/^  INT15_PORT,$/;"	e	enum:__anon540	file:
INT16_PORT	sim/lm32/dv-lm32cpu.c	/^  INT16_PORT,$/;"	e	enum:__anon540	file:
INT17_PORT	sim/lm32/dv-lm32cpu.c	/^  INT17_PORT,$/;"	e	enum:__anon540	file:
INT18_PORT	sim/lm32/dv-lm32cpu.c	/^  INT18_PORT,$/;"	e	enum:__anon540	file:
INT19_PORT	sim/lm32/dv-lm32cpu.c	/^  INT19_PORT,$/;"	e	enum:__anon540	file:
INT1_PORT	sim/lm32/dv-lm32cpu.c	/^  INT1_PORT,$/;"	e	enum:__anon540	file:
INT1_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT20_PORT	sim/lm32/dv-lm32cpu.c	/^  INT20_PORT,$/;"	e	enum:__anon540	file:
INT21_PORT	sim/lm32/dv-lm32cpu.c	/^  INT21_PORT,$/;"	e	enum:__anon540	file:
INT22_PORT	sim/lm32/dv-lm32cpu.c	/^  INT22_PORT,$/;"	e	enum:__anon540	file:
INT23_PORT	sim/lm32/dv-lm32cpu.c	/^  INT23_PORT,$/;"	e	enum:__anon540	file:
INT24_PORT	sim/lm32/dv-lm32cpu.c	/^  INT24_PORT,$/;"	e	enum:__anon540	file:
INT25_PORT	sim/lm32/dv-lm32cpu.c	/^  INT25_PORT,$/;"	e	enum:__anon540	file:
INT26_PORT	sim/lm32/dv-lm32cpu.c	/^  INT26_PORT,$/;"	e	enum:__anon540	file:
INT27_PORT	sim/lm32/dv-lm32cpu.c	/^  INT27_PORT,$/;"	e	enum:__anon540	file:
INT28_PORT	sim/lm32/dv-lm32cpu.c	/^  INT28_PORT,$/;"	e	enum:__anon540	file:
INT29_PORT	sim/lm32/dv-lm32cpu.c	/^  INT29_PORT,$/;"	e	enum:__anon540	file:
INT2_PORT	sim/lm32/dv-lm32cpu.c	/^  INT2_PORT,$/;"	e	enum:__anon540	file:
INT2_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT30_PORT	sim/lm32/dv-lm32cpu.c	/^  INT30_PORT,$/;"	e	enum:__anon540	file:
INT31_PORT	sim/lm32/dv-lm32cpu.c	/^  INT31_PORT,$/;"	e	enum:__anon540	file:
INT3_OPCODE	include/opcode/i386.h	51;"	d
INT3_PORT	sim/lm32/dv-lm32cpu.c	/^  INT3_PORT,$/;"	e	enum:__anon540	file:
INT3_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT4_PORT	sim/lm32/dv-lm32cpu.c	/^  INT4_PORT,$/;"	e	enum:__anon540	file:
INT4_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT5_PORT	sim/lm32/dv-lm32cpu.c	/^  INT5_PORT,$/;"	e	enum:__anon540	file:
INT5_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT6_PORT	sim/lm32/dv-lm32cpu.c	/^  INT6_PORT,$/;"	e	enum:__anon540	file:
INT6_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT7_PORT	sim/lm32/dv-lm32cpu.c	/^  INT7_PORT,$/;"	e	enum:__anon540	file:
INT7_PORT	sim/mips/dv-tx3904irc.c	/^  INT1_PORT = 0, INT2_PORT, INT3_PORT, INT4_PORT, INT5_PORT, INT6_PORT, INT7_PORT,$/;"	e	enum:__anon837	file:
INT8_PORT	sim/lm32/dv-lm32cpu.c	/^  INT8_PORT,$/;"	e	enum:__anon540	file:
INT9_PORT	sim/lm32/dv-lm32cpu.c	/^  INT9_PORT,$/;"	e	enum:__anon540	file:
INTBASE_CR	sim/cr16/cr16_sim.h	/^  INTBASE_CR = 11,$/;"	e	enum:__anon515
INTBITS	sim/arm/armemu.h	122;"	d
INTBUF_SIZE	libiberty/cplus-dem.c	75;"	d	file:
INTDIV0_RAISES_SIGFPE	intl/dcigettext.c	77;"	d	file:
INTDIV0_RAISES_SIGFPE	intl/dcigettext.c	79;"	d	file:
INTEGER_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank INTEGER_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
INTEGER_PROMOTION_BADNESS	gdb/gdbtypes.c	/^const struct rank INTEGER_PROMOTION_BADNESS = {1,0};$/;"	v	typeref:struct:rank
INTEL_CMD_ERASE_BLOCK	sim/common/dv-cfi.h	45;"	d
INTEL_CMD_ERASE_CONFIRM	sim/common/dv-cfi.h	46;"	d
INTEL_CMD_LOCK_BLOCK	sim/common/dv-cfi.h	42;"	d
INTEL_CMD_LOCK_DOWN_BLOCK	sim/common/dv-cfi.h	44;"	d
INTEL_CMD_LOCK_SETUP	sim/common/dv-cfi.h	41;"	d
INTEL_CMD_STATUS_CLEAR	sim/common/dv-cfi.h	35;"	d
INTEL_CMD_STATUS_READ	sim/common/dv-cfi.h	36;"	d
INTEL_CMD_UNLOCK_BLOCK	sim/common/dv-cfi.h	43;"	d
INTEL_CMD_WRITE	sim/common/dv-cfi.h	37;"	d
INTEL_CMD_WRITE_ALT	sim/common/dv-cfi.h	38;"	d
INTEL_CMD_WRITE_BUFFER	sim/common/dv-cfi.h	39;"	d
INTEL_CMD_WRITE_BUFFER_CONFIRM	sim/common/dv-cfi.h	40;"	d
INTEL_ID_MANU	sim/common/dv-cfi.h	58;"	d
INTEL_SR_BLS	sim/common/dv-cfi.h	50;"	d
INTEL_SR_BWS	sim/common/dv-cfi.h	49;"	d
INTEL_SR_DWS	sim/common/dv-cfi.h	56;"	d
INTEL_SR_ES	sim/common/dv-cfi.h	54;"	d
INTEL_SR_ESS	sim/common/dv-cfi.h	55;"	d
INTEL_SR_PS	sim/common/dv-cfi.h	53;"	d
INTEL_SR_PSS	sim/common/dv-cfi.h	51;"	d
INTEL_SR_VPPS	sim/common/dv-cfi.h	52;"	d
INTERMEDIATE_ENCODING	gdb/gdb_wchar.h	117;"	d
INTERMEDIATE_ENCODING	gdb/gdb_wchar.h	119;"	d
INTERMEDIATE_ENCODING	gdb/gdb_wchar.h	82;"	d
INTERMEDIATE_ENCODING	gdb/gdb_wchar.h	86;"	d
INTERNALABORT	sim/arm/armemu.h	221;"	d
INTERNALIZE_SYMBOL	gdb/dbxread.c	821;"	d	file:
INTERNALVAR_FUNCTION	gdb/value.c	/^  INTERNALVAR_FUNCTION,$/;"	e	enum:internalvar_kind	file:
INTERNALVAR_INTEGER	gdb/value.c	/^  INTERNALVAR_INTEGER,$/;"	e	enum:internalvar_kind	file:
INTERNALVAR_MAKE_VALUE	gdb/value.c	/^  INTERNALVAR_MAKE_VALUE,$/;"	e	enum:internalvar_kind	file:
INTERNALVAR_STRING	gdb/value.c	/^  INTERNALVAR_STRING,$/;"	e	enum:internalvar_kind	file:
INTERNALVAR_VALUE	gdb/value.c	/^  INTERNALVAR_VALUE,$/;"	e	enum:internalvar_kind	file:
INTERNALVAR_VOID	gdb/value.c	/^  INTERNALVAR_VOID,$/;"	e	enum:internalvar_kind	file:
INTERNAL_DISASSEMBLER_ERROR	opcodes/i386-dis.c	12405;"	d	file:
INTERNAL_REGGROUP	gdb/reggroups.h	/^enum reggroup_type { USER_REGGROUP, INTERNAL_REGGROUP };$/;"	e	enum:reggroup_type
INTERNAL_SIGNAL	gdb/break-catch-sig.c	34;"	d	file:
INTERPS_H	gdb/interps.h	23;"	d
INTERP_CONSOLE	gdb/interps.h	172;"	d
INTERP_INSIGHT	gdb/interps.h	178;"	d
INTERP_MI	gdb/interps.h	176;"	d
INTERP_MI1	gdb/interps.h	173;"	d
INTERP_MI2	gdb/interps.h	174;"	d
INTERP_MI3	gdb/interps.h	175;"	d
INTERP_TUI	gdb/interps.h	177;"	d
INTERRUPTS_INLINE	sim/ppc/std-config.h	500;"	d
INTERWORK_FLAG	bfd/coff-arm.c	56;"	d	file:
INTERWORK_FLAG	bfd/elf32-arm.c	2233;"	d	file:
INTERWORK_SET	bfd/coff-arm.c	59;"	d	file:
INTR_EN_MASK	sim/microblaze/microblaze.h	81;"	d
INTTYPES_H	gdb/gnulib/import/inttypes.in.h	45;"	d
INTUSE	intl/bindtextdom.c	64;"	d	file:
INTUSE	intl/dcigettext.c	283;"	d	file:
INTVARDEF	intl/dcigettext.c	280;"	d	file:
INT_ADD_OVERFLOW	gdb/gnulib/import/intprops.h	337;"	d
INT_ADD_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	182;"	d
INT_ADD_WRAPV	gdb/gnulib/import/intprops.h	368;"	d
INT_ADJ	opcodes/mips-formats.h	29;"	d
INT_BIAS	opcodes/mips-formats.h	21;"	d
INT_BITS_STRLEN_BOUND	gdb/gnulib/import/intprops.h	128;"	d
INT_BUFSIZE_BOUND	gdb/gnulib/import/intprops.h	143;"	d
INT_CC	opcodes/frv-desc.h	/^} INT_CC;$/;"	t	typeref:enum:int_cc
INT_DIVIDE_OVERFLOW	gdb/gnulib/import/intprops.h	349;"	d
INT_DIVIDE_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	220;"	d
INT_FLOAT_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank INT_FLOAT_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
INT_LEFT_SHIFT_OVERFLOW	gdb/gnulib/import/intprops.h	353;"	d
INT_LEFT_SHIFT_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	238;"	d
INT_MAX	gdb/defs.h	443;"	d
INT_MAX	gdb/gnulib/import/intprops.h	/^verify (TYPE_MAXIMUM (int) == INT_MAX);$/;"	v
INT_MAX	include/md5.h	57;"	d
INT_MAX	include/sha1.h	55;"	d
INT_MAX	libiberty/cp-demangle.c	134;"	d	file:
INT_MAX	libiberty/cplus-dem.c	62;"	d	file:
INT_MAX	sim/testsuite/sim/or1k/flag.S	/^#define INT_MAX		2147483647 \/* 0x7fffffff  *\/$/;"	d
INT_MAX_32_BITS	include/md5.h	49;"	d
INT_MAX_32_BITS	include/sha1.h	47;"	d
INT_MAX_MIN1	sim/testsuite/sim/or1k/flag.S	/^#define INT_MAX_MIN1	2147483646 \/* 0x7ffffffe  *\/$/;"	d
INT_MIN	gdb/defs.h	447;"	d
INT_MIN	gdb/gnulib/import/intprops.h	/^verify (TYPE_MINIMUM (int) == INT_MIN);$/;"	v
INT_MULTIPLY_OVERFLOW	gdb/gnulib/import/intprops.h	347;"	d
INT_MULTIPLY_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	205;"	d
INT_MULTIPLY_WRAPV	gdb/gnulib/import/intprops.h	372;"	d
INT_NEGATE_OVERFLOW	gdb/gnulib/import/intprops.h	342;"	d
INT_NEGATE_OVERFLOW	gdb/gnulib/import/intprops.h	344;"	d
INT_NEGATE_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	196;"	d
INT_OPCODE	include/opcode/i386.h	50;"	d
INT_PORT	sim/common/dv-pal.c	/^  INT_PORT,$/;"	e	enum:__anon657	file:
INT_PORT	sim/cris/dv-cris.c	/^   INT_PORT,$/;"	e	enum:__anon695	file:
INT_PORT	sim/cris/dv-rv.c	/^    INT_PORT$/;"	e	enum:__anon733	file:
INT_PORT	sim/lm32/dv-lm32timer.c	/^  INT_PORT$/;"	e	enum:__anon556	file:
INT_PORT	sim/lm32/dv-lm32uart.c	/^  INT_PORT$/;"	e	enum:__anon558	file:
INT_PORT	sim/mips/dv-tx3904sio.c	/^  INT_PORT,$/;"	e	enum:__anon839	file:
INT_PORT	sim/mips/dv-tx3904tmr.c	/^  INT_PORT,$/;"	e	enum:__anon850	file:
INT_REGISTER_SIZE	gdb/arch/arm.h	97;"	d
INT_REMAINDER_OVERFLOW	gdb/gnulib/import/intprops.h	351;"	d
INT_REMAINDER_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	228;"	d
INT_STRLEN_BOUND	gdb/gnulib/import/intprops.h	137;"	d
INT_STRLEN_BOUND	readline/shell.c	84;"	d	file:
INT_SUBTRACT_OVERFLOW	gdb/gnulib/import/intprops.h	339;"	d
INT_SUBTRACT_RANGE_OVERFLOW	gdb/gnulib/import/intprops.h	189;"	d
INT_SUBTRACT_WRAPV	gdb/gnulib/import/intprops.h	370;"	d
INT_SWINT_1_SIGRETURN	gdb/tilegx-tdep.c	813;"	d	file:
INT_VECTOR_START	sim/cr16/cr16_sim.h	410;"	d
INT_WIDTH	gdb/gnulib/import/limits.in.h	54;"	d
INVALID	include/opcode/arc.h	/^  INVALID,$/;"	e	enum:__anon1255
INVALID_DESCRIPTOR	gdb/gdbserver/remote-utils.c	79;"	d	file:
INVALID_DESCRIPTOR	gdb/gdbserver/remote-utils.c	81;"	d	file:
INVALID_FLOAT	opcodes/ns32k-dis.c	33;"	d	file:
INVALID_HANDLE_VALUE	zlib/contrib/minizip/iowin32.c	21;"	d	file:
INVALID_INSN_VEC	gdb/stubs/sh-stub.c	242;"	d	file:
INVALID_INSTRUCTION_ADDRESS	sim/common/sim-base.h	72;"	d
INVALID_OFFSET	gdb/nds32-tdep.c	/^enum { INVALID_OFFSET = (CORE_ADDR) -1 };$/;"	e	enum:__anon1819	file:
INVALID_REG	sim/mn10300/dv-mn103cpu.c	/^  INVALID_REG,$/;"	e	enum:mn103cpu_regs	file:
INVALID_SET_FILE_POINTER	zlib/contrib/minizip/iowin32.c	25;"	d	file:
INVALID_SLOT_VEC	gdb/stubs/sh-stub.c	243;"	d	file:
INVBI	include/cgen/basic-ops.h	44;"	d
INVBI	sim/common/cgen-ops.h	50;"	d
INVDI	include/cgen/basic-ops.h	193;"	d
INVDI	sim/common/cgen-ops.h	199;"	d
INVHI	include/cgen/basic-ops.h	103;"	d
INVHI	sim/common/cgen-ops.h	109;"	d
INVIS_FIRST	readline/display.c	956;"	d	file:
INVQI	include/cgen/basic-ops.h	73;"	d
INVQI	sim/common/cgen-ops.h	79;"	d
INVSI	include/cgen/basic-ops.h	133;"	d
INVSI	sim/common/cgen-ops.h	139;"	d
INV_LINE	readline/display.c	965;"	d	file:
INV_LLEN	readline/display.c	962;"	d	file:
IN_ARGS	opcodes/mep-asm.c	670;"	d	file:
IN_ARGS	opcodes/mep-asm.c	773;"	d	file:
IN_CTYPE_DOMAIN	readline/chardefs.h	70;"	d
IN_CTYPE_DOMAIN	readline/chardefs.h	72;"	d
IN_LIBGCC2	libdecnumber/bid/bid2dpd_dpd2bid.c	24;"	d	file:
IN_MACSCP2_H	gdb/testsuite/gdb.base/macscp2.h	1;"	d
IN_MACSCP2_H	gdb/testsuite/gdb.base/macscp2.h	25;"	d
IN_MACSCP3_H	gdb/testsuite/gdb.base/macscp3.h	1;"	d
IN_MACSCP3_H	gdb/testsuite/gdb.base/macscp3.h	25;"	d
IN_RANGE_FOR_OFST12_P	bfd/elf32-frv.c	2892;"	d	file:
IN_RANGE_FOR_SETLOS_P	bfd/elf32-frv.c	2894;"	d	file:
IN_SET	gdb/mep-tdep.c	613;"	d	file:
IN_TEXT	opcodes/mep-asm.c	669;"	d	file:
IN_TEXT	opcodes/mep-asm.c	774;"	d	file:
IO	sim/aarch64/cpustate.h	/^  IO = (1 << IO_IDX),$/;"	e	enum:FPSRMask
IO	sim/mips/cp1.h	65;"	d
IOCT	opcodes/mips-opc.c	326;"	d	file:
IOCT2	opcodes/mips-opc.c	328;"	d	file:
IOCT3	opcodes/mips-opc.c	329;"	d	file:
IOCTP	opcodes/mips-opc.c	327;"	d	file:
IOMEM	sim/sh/interp.c	/^IOMEM (int addr, int write, int value)$/;"	f	file:
IOR	sim/erc32/exec.c	147;"	d	file:
IORCC	sim/erc32/exec.c	148;"	d	file:
IORN	sim/erc32/exec.c	149;"	d	file:
IORNCC	sim/erc32/exec.c	150;"	d	file:
IOSIZE	readline/examples/rlfe/os.h	529;"	d
IOWIN32_USING_WINRT_API	zlib/contrib/minizip/iowin32.c	32;"	d	file:
IO_IDX	sim/aarch64/cpustate.h	/^  IO_IDX = 0,$/;"	e	enum:FPSRIdx
IO_VEC	gdb/stubs/sh-stub.c	245;"	d	file:
IP	opcodes/ia64-opc.h	52;"	d
IP2K_CPU_H	opcodes/ip2k-desc.h	27;"	d
IP2K_DATA_MASK	include/elf/ip2k.h	53;"	d
IP2K_DATA_VALUE	include/elf/ip2k.h	54;"	d
IP2K_F_ADDR16CJP	opcodes/ip2k-desc.h	/^ , IP2K_F_ADDR16CJP, IP2K_F_DIR, IP2K_F_BITNO, IP2K_F_OP3$/;"	e	enum:ifield_type
IP2K_F_ANYOF	opcodes/ip2k-desc.h	/^  IP2K_F_NIL, IP2K_F_ANYOF, IP2K_F_IMM8, IP2K_F_REG$/;"	e	enum:ifield_type
IP2K_F_BITNO	opcodes/ip2k-desc.h	/^ , IP2K_F_ADDR16CJP, IP2K_F_DIR, IP2K_F_BITNO, IP2K_F_OP3$/;"	e	enum:ifield_type
IP2K_F_DIR	opcodes/ip2k-desc.h	/^ , IP2K_F_ADDR16CJP, IP2K_F_DIR, IP2K_F_BITNO, IP2K_F_OP3$/;"	e	enum:ifield_type
IP2K_F_IMM8	opcodes/ip2k-desc.h	/^  IP2K_F_NIL, IP2K_F_ANYOF, IP2K_F_IMM8, IP2K_F_REG$/;"	e	enum:ifield_type
IP2K_F_MAX	opcodes/ip2k-desc.h	/^ , IP2K_F_PAGE3, IP2K_F_MAX$/;"	e	enum:ifield_type
IP2K_F_NIL	opcodes/ip2k-desc.h	/^  IP2K_F_NIL, IP2K_F_ANYOF, IP2K_F_IMM8, IP2K_F_REG$/;"	e	enum:ifield_type
IP2K_F_OP3	opcodes/ip2k-desc.h	/^ , IP2K_F_ADDR16CJP, IP2K_F_DIR, IP2K_F_BITNO, IP2K_F_OP3$/;"	e	enum:ifield_type
IP2K_F_OP4	opcodes/ip2k-desc.h	/^ , IP2K_F_OP4, IP2K_F_OP4MID, IP2K_F_OP6, IP2K_F_OP8$/;"	e	enum:ifield_type
IP2K_F_OP4MID	opcodes/ip2k-desc.h	/^ , IP2K_F_OP4, IP2K_F_OP4MID, IP2K_F_OP6, IP2K_F_OP8$/;"	e	enum:ifield_type
IP2K_F_OP6	opcodes/ip2k-desc.h	/^ , IP2K_F_OP4, IP2K_F_OP4MID, IP2K_F_OP6, IP2K_F_OP8$/;"	e	enum:ifield_type
IP2K_F_OP6_10LOW	opcodes/ip2k-desc.h	/^ , IP2K_F_OP6_10LOW, IP2K_F_OP6_7LOW, IP2K_F_RETI3, IP2K_F_SKIPB$/;"	e	enum:ifield_type
IP2K_F_OP6_7LOW	opcodes/ip2k-desc.h	/^ , IP2K_F_OP6_10LOW, IP2K_F_OP6_7LOW, IP2K_F_RETI3, IP2K_F_SKIPB$/;"	e	enum:ifield_type
IP2K_F_OP8	opcodes/ip2k-desc.h	/^ , IP2K_F_OP4, IP2K_F_OP4MID, IP2K_F_OP6, IP2K_F_OP8$/;"	e	enum:ifield_type
IP2K_F_PAGE3	opcodes/ip2k-desc.h	/^ , IP2K_F_PAGE3, IP2K_F_MAX$/;"	e	enum:ifield_type
IP2K_F_REG	opcodes/ip2k-desc.h	/^  IP2K_F_NIL, IP2K_F_ANYOF, IP2K_F_IMM8, IP2K_F_REG$/;"	e	enum:ifield_type
IP2K_F_RETI3	opcodes/ip2k-desc.h	/^ , IP2K_F_OP6_10LOW, IP2K_F_OP6_7LOW, IP2K_F_RETI3, IP2K_F_SKIPB$/;"	e	enum:ifield_type
IP2K_F_SKIPB	opcodes/ip2k-desc.h	/^ , IP2K_F_OP6_10LOW, IP2K_F_OP6_7LOW, IP2K_F_RETI3, IP2K_F_SKIPB$/;"	e	enum:ifield_type
IP2K_HOWTO	bfd/elf32-ip2k.c	128;"	d	file:
IP2K_INSN_ADDCFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_LOADH_L, IP2K_INSN_LOADL_A, IP2K_INSN_LOADH_A, IP2K_INSN_ADDCFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_ADDCW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDCW_FR, IP2K_INSN_INCSNZ_FR, IP2K_INSN_INCSNZW_FR, IP2K_INSN_MULSW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_ADDFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MOVW_L, IP2K_INSN_MOVFR_W, IP2K_INSN_MOVW_FR, IP2K_INSN_ADDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_ADDW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDW_FR, IP2K_INSN_XORFR_W, IP2K_INSN_XORW_FR, IP2K_INSN_ANDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_ADDW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_L, IP2K_INSN_ORW_L, IP2K_INSN_ADDW_L, IP2K_INSN_SUBW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_ANDFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDW_FR, IP2K_INSN_XORFR_W, IP2K_INSN_XORW_FR, IP2K_INSN_ANDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_ANDW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_FR, IP2K_INSN_ORFR_W, IP2K_INSN_ORW_FR, IP2K_INSN_DEC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_ANDW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_L, IP2K_INSN_ORW_L, IP2K_INSN_ADDW_L, IP2K_INSN_SUBW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_BREAK	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RETNP, IP2K_INSN_BREAK, IP2K_INSN_NOP$/;"	e	enum:cgen_insn_type
IP2K_INSN_BREAKX	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INT, IP2K_INSN_BREAKX, IP2K_INSN_CWDT, IP2K_INSN_FERASE$/;"	e	enum:cgen_insn_type
IP2K_INSN_CALL	opcodes/ip2k-opc.h	/^  IP2K_INSN_INVALID, IP2K_INSN_JMP, IP2K_INSN_CALL, IP2K_INSN_SB$/;"	e	enum:cgen_insn_type
IP2K_INSN_CLRB	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SNB, IP2K_INSN_SETB, IP2K_INSN_CLRB, IP2K_INSN_XORW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_CLR_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_DECW_FR, IP2K_INSN_SUBFR_W, IP2K_INSN_SUBW_FR, IP2K_INSN_CLR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_CMPW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_FR, IP2K_INSN_SPEED, IP2K_INSN_IREADI, IP2K_INSN_IWRITEI$/;"	e	enum:cgen_insn_type
IP2K_INSN_CMPW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_L, IP2K_INSN_RETW_L, IP2K_INSN_CSEW_L, IP2K_INSN_CSNEW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_CSEW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SUBCFR_W, IP2K_INSN_POP_FR, IP2K_INSN_PUSH_FR, IP2K_INSN_CSEW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_CSEW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_L, IP2K_INSN_RETW_L, IP2K_INSN_CSEW_L, IP2K_INSN_CSNEW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_CSNEW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CSNEW_FR, IP2K_INSN_INCSZ_FR, IP2K_INSN_INCSZW_FR, IP2K_INSN_SWAP_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_CSNEW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_L, IP2K_INSN_RETW_L, IP2K_INSN_CSEW_L, IP2K_INSN_CSNEW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_CWDT	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INT, IP2K_INSN_BREAKX, IP2K_INSN_CWDT, IP2K_INSN_FERASE$/;"	e	enum:cgen_insn_type
IP2K_INSN_DECSNZW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MULUW_FR, IP2K_INSN_DECSNZ_FR, IP2K_INSN_DECSNZW_FR, IP2K_INSN_SUBCW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_DECSNZ_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MULUW_FR, IP2K_INSN_DECSNZ_FR, IP2K_INSN_DECSNZW_FR, IP2K_INSN_SUBCW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_DECSZW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RRW_FR, IP2K_INSN_DECSZ_FR, IP2K_INSN_DECSZW_FR, IP2K_INSN_INC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_DECSZ_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RRW_FR, IP2K_INSN_DECSZ_FR, IP2K_INSN_DECSZW_FR, IP2K_INSN_INC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_DECW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_DECW_FR, IP2K_INSN_SUBFR_W, IP2K_INSN_SUBW_FR, IP2K_INSN_CLR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_DEC_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_FR, IP2K_INSN_ORFR_W, IP2K_INSN_ORW_FR, IP2K_INSN_DEC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_FERASE	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INT, IP2K_INSN_BREAKX, IP2K_INSN_CWDT, IP2K_INSN_FERASE$/;"	e	enum:cgen_insn_type
IP2K_INSN_FREAD	opcodes/ip2k-opc.h	/^ , IP2K_INSN_FREAD, IP2K_INSN_FWRITE, IP2K_INSN_IREAD, IP2K_INSN_IWRITE$/;"	e	enum:cgen_insn_type
IP2K_INSN_FWRITE	opcodes/ip2k-opc.h	/^ , IP2K_INSN_FREAD, IP2K_INSN_FWRITE, IP2K_INSN_IREAD, IP2K_INSN_IWRITE$/;"	e	enum:cgen_insn_type
IP2K_INSN_INCSNZW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDCW_FR, IP2K_INSN_INCSNZ_FR, IP2K_INSN_INCSNZW_FR, IP2K_INSN_MULSW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INCSNZ_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDCW_FR, IP2K_INSN_INCSNZ_FR, IP2K_INSN_INCSNZW_FR, IP2K_INSN_MULSW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INCSZW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CSNEW_FR, IP2K_INSN_INCSZ_FR, IP2K_INSN_INCSZW_FR, IP2K_INSN_SWAP_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INCSZ_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CSNEW_FR, IP2K_INSN_INCSZ_FR, IP2K_INSN_INCSZW_FR, IP2K_INSN_SWAP_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INCW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INCW_FR, IP2K_INSN_NOT_FR, IP2K_INSN_NOTW_FR, IP2K_INSN_TEST_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INC_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RRW_FR, IP2K_INSN_DECSZ_FR, IP2K_INSN_DECSZW_FR, IP2K_INSN_INC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_INT	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INT, IP2K_INSN_BREAKX, IP2K_INSN_CWDT, IP2K_INSN_FERASE$/;"	e	enum:cgen_insn_type
IP2K_INSN_INVALID	opcodes/ip2k-opc.h	/^  IP2K_INSN_INVALID, IP2K_INSN_JMP, IP2K_INSN_CALL, IP2K_INSN_SB$/;"	e	enum:cgen_insn_type
IP2K_INSN_IREAD	opcodes/ip2k-opc.h	/^ , IP2K_INSN_FREAD, IP2K_INSN_FWRITE, IP2K_INSN_IREAD, IP2K_INSN_IWRITE$/;"	e	enum:cgen_insn_type
IP2K_INSN_IREADI	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_FR, IP2K_INSN_SPEED, IP2K_INSN_IREADI, IP2K_INSN_IWRITEI$/;"	e	enum:cgen_insn_type
IP2K_INSN_IWRITE	opcodes/ip2k-opc.h	/^ , IP2K_INSN_FREAD, IP2K_INSN_FWRITE, IP2K_INSN_IREAD, IP2K_INSN_IWRITE$/;"	e	enum:cgen_insn_type
IP2K_INSN_IWRITEI	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_FR, IP2K_INSN_SPEED, IP2K_INSN_IREADI, IP2K_INSN_IWRITEI$/;"	e	enum:cgen_insn_type
IP2K_INSN_JMP	opcodes/ip2k-opc.h	/^  IP2K_INSN_INVALID, IP2K_INSN_JMP, IP2K_INSN_CALL, IP2K_INSN_SB$/;"	e	enum:cgen_insn_type
IP2K_INSN_LOADH_A	opcodes/ip2k-opc.h	/^ , IP2K_INSN_LOADH_L, IP2K_INSN_LOADL_A, IP2K_INSN_LOADH_A, IP2K_INSN_ADDCFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_LOADH_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_LOADH_L, IP2K_INSN_LOADL_A, IP2K_INSN_LOADH_A, IP2K_INSN_ADDCFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_LOADL_A	opcodes/ip2k-opc.h	/^ , IP2K_INSN_LOADH_L, IP2K_INSN_LOADL_A, IP2K_INSN_LOADH_A, IP2K_INSN_ADDCFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_LOADL_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PUSH_L, IP2K_INSN_MULSW_L, IP2K_INSN_MULUW_L, IP2K_INSN_LOADL_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_MASK	include/elf/ip2k.h	55;"	d
IP2K_INSN_MOVFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MOVW_L, IP2K_INSN_MOVFR_W, IP2K_INSN_MOVW_FR, IP2K_INSN_ADDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_MOVW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MOVW_L, IP2K_INSN_MOVFR_W, IP2K_INSN_MOVW_FR, IP2K_INSN_ADDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_MOVW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MOVW_L, IP2K_INSN_MOVFR_W, IP2K_INSN_MOVW_FR, IP2K_INSN_ADDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_MULSW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDCW_FR, IP2K_INSN_INCSNZ_FR, IP2K_INSN_INCSNZW_FR, IP2K_INSN_MULSW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_MULSW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PUSH_L, IP2K_INSN_MULSW_L, IP2K_INSN_MULUW_L, IP2K_INSN_LOADL_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_MULUW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MULUW_FR, IP2K_INSN_DECSNZ_FR, IP2K_INSN_DECSNZW_FR, IP2K_INSN_SUBCW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_MULUW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PUSH_L, IP2K_INSN_MULSW_L, IP2K_INSN_MULUW_L, IP2K_INSN_LOADL_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_NOP	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RETNP, IP2K_INSN_BREAK, IP2K_INSN_NOP$/;"	e	enum:cgen_insn_type
IP2K_INSN_NOTW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INCW_FR, IP2K_INSN_NOT_FR, IP2K_INSN_NOTW_FR, IP2K_INSN_TEST_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_NOT_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INCW_FR, IP2K_INSN_NOT_FR, IP2K_INSN_NOTW_FR, IP2K_INSN_TEST_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_ORFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_FR, IP2K_INSN_ORFR_W, IP2K_INSN_ORW_FR, IP2K_INSN_DEC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_ORW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_FR, IP2K_INSN_ORFR_W, IP2K_INSN_ORW_FR, IP2K_INSN_DEC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_ORW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_L, IP2K_INSN_ORW_L, IP2K_INSN_ADDW_L, IP2K_INSN_SUBW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_PAGE	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PAGE, IP2K_INSN_SYSTEM, IP2K_INSN_RETI, IP2K_INSN_RET$/;"	e	enum:cgen_insn_type
IP2K_INSN_POP_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SUBCFR_W, IP2K_INSN_POP_FR, IP2K_INSN_PUSH_FR, IP2K_INSN_CSEW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_PUSH_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SUBCFR_W, IP2K_INSN_POP_FR, IP2K_INSN_PUSH_FR, IP2K_INSN_CSEW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_PUSH_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PUSH_L, IP2K_INSN_MULSW_L, IP2K_INSN_MULUW_L, IP2K_INSN_LOADL_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_RET	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PAGE, IP2K_INSN_SYSTEM, IP2K_INSN_RETI, IP2K_INSN_RET$/;"	e	enum:cgen_insn_type
IP2K_INSN_RETI	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PAGE, IP2K_INSN_SYSTEM, IP2K_INSN_RETI, IP2K_INSN_RET$/;"	e	enum:cgen_insn_type
IP2K_INSN_RETNP	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RETNP, IP2K_INSN_BREAK, IP2K_INSN_NOP$/;"	e	enum:cgen_insn_type
IP2K_INSN_RETW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_L, IP2K_INSN_RETW_L, IP2K_INSN_CSEW_L, IP2K_INSN_CSNEW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_RLW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SWAPW_FR, IP2K_INSN_RL_FR, IP2K_INSN_RLW_FR, IP2K_INSN_RR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_RL_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SWAPW_FR, IP2K_INSN_RL_FR, IP2K_INSN_RLW_FR, IP2K_INSN_RR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_RRW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_RRW_FR, IP2K_INSN_DECSZ_FR, IP2K_INSN_DECSZW_FR, IP2K_INSN_INC_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_RR_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SWAPW_FR, IP2K_INSN_RL_FR, IP2K_INSN_RLW_FR, IP2K_INSN_RR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SB	opcodes/ip2k-opc.h	/^  IP2K_INSN_INVALID, IP2K_INSN_JMP, IP2K_INSN_CALL, IP2K_INSN_SB$/;"	e	enum:cgen_insn_type
IP2K_INSN_SETB	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SNB, IP2K_INSN_SETB, IP2K_INSN_CLRB, IP2K_INSN_XORW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_SNB	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SNB, IP2K_INSN_SETB, IP2K_INSN_CLRB, IP2K_INSN_XORW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_SPEED	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CMPW_FR, IP2K_INSN_SPEED, IP2K_INSN_IREADI, IP2K_INSN_IWRITEI$/;"	e	enum:cgen_insn_type
IP2K_INSN_SUBCFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SUBCFR_W, IP2K_INSN_POP_FR, IP2K_INSN_PUSH_FR, IP2K_INSN_CSEW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SUBCW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_MULUW_FR, IP2K_INSN_DECSNZ_FR, IP2K_INSN_DECSNZW_FR, IP2K_INSN_SUBCW_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SUBFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_DECW_FR, IP2K_INSN_SUBFR_W, IP2K_INSN_SUBW_FR, IP2K_INSN_CLR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SUBW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_DECW_FR, IP2K_INSN_SUBFR_W, IP2K_INSN_SUBW_FR, IP2K_INSN_CLR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SUBW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ANDW_L, IP2K_INSN_ORW_L, IP2K_INSN_ADDW_L, IP2K_INSN_SUBW_L$/;"	e	enum:cgen_insn_type
IP2K_INSN_SWAPW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SWAPW_FR, IP2K_INSN_RL_FR, IP2K_INSN_RLW_FR, IP2K_INSN_RR_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SWAP_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_CSNEW_FR, IP2K_INSN_INCSZ_FR, IP2K_INSN_INCSZW_FR, IP2K_INSN_SWAP_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_SYSTEM	opcodes/ip2k-opc.h	/^ , IP2K_INSN_PAGE, IP2K_INSN_SYSTEM, IP2K_INSN_RETI, IP2K_INSN_RET$/;"	e	enum:cgen_insn_type
IP2K_INSN_TEST_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_INCW_FR, IP2K_INSN_NOT_FR, IP2K_INSN_NOTW_FR, IP2K_INSN_TEST_FR$/;"	e	enum:cgen_insn_type
IP2K_INSN_VALUE	include/elf/ip2k.h	56;"	d
IP2K_INSN_XORFR_W	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDW_FR, IP2K_INSN_XORFR_W, IP2K_INSN_XORW_FR, IP2K_INSN_ANDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_XORW_FR	opcodes/ip2k-opc.h	/^ , IP2K_INSN_ADDW_FR, IP2K_INSN_XORFR_W, IP2K_INSN_XORW_FR, IP2K_INSN_ANDFR_W$/;"	e	enum:cgen_insn_type
IP2K_INSN_XORW_L	opcodes/ip2k-opc.h	/^ , IP2K_INSN_SNB, IP2K_INSN_SETB, IP2K_INSN_CLRB, IP2K_INSN_XORW_L$/;"	e	enum:cgen_insn_type
IP2K_OPC_H	opcodes/ip2k-opc.h	27;"	d
IP2K_OPERAND_ADDR16CJP	opcodes/ip2k-desc.h	/^  IP2K_OPERAND_PC, IP2K_OPERAND_ADDR16CJP, IP2K_OPERAND_FR, IP2K_OPERAND_LIT8$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_ADDR16H	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_BITNO, IP2K_OPERAND_ADDR16P, IP2K_OPERAND_ADDR16H, IP2K_OPERAND_ADDR16L$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_ADDR16L	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_BITNO, IP2K_OPERAND_ADDR16P, IP2K_OPERAND_ADDR16H, IP2K_OPERAND_ADDR16L$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_ADDR16P	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_BITNO, IP2K_OPERAND_ADDR16P, IP2K_OPERAND_ADDR16H, IP2K_OPERAND_ADDR16L$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_BITNO	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_BITNO, IP2K_OPERAND_ADDR16P, IP2K_OPERAND_ADDR16H, IP2K_OPERAND_ADDR16L$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_CBIT	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_RETI3, IP2K_OPERAND_PABITS, IP2K_OPERAND_ZBIT, IP2K_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_DCBIT	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_DCBIT, IP2K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_FR	opcodes/ip2k-desc.h	/^  IP2K_OPERAND_PC, IP2K_OPERAND_ADDR16CJP, IP2K_OPERAND_FR, IP2K_OPERAND_LIT8$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_LIT8	opcodes/ip2k-desc.h	/^  IP2K_OPERAND_PC, IP2K_OPERAND_ADDR16CJP, IP2K_OPERAND_FR, IP2K_OPERAND_LIT8$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_MAX	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_DCBIT, IP2K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_PABITS	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_RETI3, IP2K_OPERAND_PABITS, IP2K_OPERAND_ZBIT, IP2K_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_PC	opcodes/ip2k-desc.h	/^  IP2K_OPERAND_PC, IP2K_OPERAND_ADDR16CJP, IP2K_OPERAND_FR, IP2K_OPERAND_LIT8$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_RETI3	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_RETI3, IP2K_OPERAND_PABITS, IP2K_OPERAND_ZBIT, IP2K_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
IP2K_OPERAND_ZBIT	opcodes/ip2k-desc.h	/^ , IP2K_OPERAND_RETI3, IP2K_OPERAND_PABITS, IP2K_OPERAND_ZBIT, IP2K_OPERAND_CBIT$/;"	e	enum:cgen_operand_type
IP2K_STACK_SIZE	include/elf/ip2k.h	60;"	d
IP2K_STACK_VALUE	include/elf/ip2k.h	59;"	d
IPA0L	sim/v850/sim-main.h	277;"	d
IPA0U	sim/v850/sim-main.h	278;"	d
IPA1L	sim/v850/sim-main.h	279;"	d
IPA1U	sim/v850/sim-main.h	280;"	d
IPA2ADDR	sim/v850/sim-main.h	318;"	d
IPA2L	sim/v850/sim-main.h	281;"	d
IPA2U	sim/v850/sim-main.h	282;"	d
IPA3L	sim/v850/sim-main.h	283;"	d
IPA3U	sim/v850/sim-main.h	284;"	d
IPA_BUFSIZ	gdb/gdbserver/tracepoint.h	24;"	d
IPA_CMD_BUF_SIZE	gdb/common/agent.h	38;"	d
IPA_FIRST_TRACEFRAME	gdb/gdbserver/tracepoint.c	6443;"	d	file:
IPA_IPE	sim/v850/sim-main.h	319;"	d
IPA_IPR	sim/v850/sim-main.h	321;"	d
IPA_IPX	sim/v850/sim-main.h	320;"	d
IPA_NEXT_TRACEFRAME	gdb/gdbserver/tracepoint.c	6448;"	d	file:
IPA_NEXT_TRACEFRAME_1	gdb/gdbserver/tracepoint.c	6445;"	d	file:
IPA_PROTO_FAST_TRACE_ADDR_ON_TARGET	gdb/gdbserver/tracepoint.c	6103;"	d	file:
IPA_PROTO_FAST_TRACE_FJUMP_INSN	gdb/gdbserver/tracepoint.c	6106;"	d	file:
IPA_PROTO_FAST_TRACE_FJUMP_SIZE	gdb/gdbserver/tracepoint.c	6105;"	d	file:
IPA_PROTO_FAST_TRACE_FLAG	gdb/gdbserver/tracepoint.c	6102;"	d	file:
IPA_PROTO_FAST_TRACE_JUMP_PAD	gdb/gdbserver/tracepoint.c	6104;"	d	file:
IPA_SYM	gdb/common/agent.h	30;"	d
IPA_SYM_EXPORTED_NAME	gdb/common/agent.h	29;"	d
IPE0	sim/v850/sim-main.h	322;"	d
IPE1	sim/v850/sim-main.h	323;"	d
IPE2	sim/v850/sim-main.h	324;"	d
IPE3	sim/v850/sim-main.h	325;"	d
IPR0	sim/v850/sim-main.h	330;"	d
IPR1	sim/v850/sim-main.h	331;"	d
IPR2	sim/v850/sim-main.h	332;"	d
IPR3	sim/v850/sim-main.h	333;"	d
IPX0	sim/v850/sim-main.h	326;"	d
IPX1	sim/v850/sim-main.h	327;"	d
IPX2	sim/v850/sim-main.h	328;"	d
IPX3	sim/v850/sim-main.h	329;"	d
IP_AGENT_EXPORT_FUNC	gdb/gdbserver/tracepoint.h	61;"	d
IP_AGENT_EXPORT_FUNC	gdb/gdbserver/tracepoint.h	65;"	d
IP_AGENT_EXPORT_VAR	gdb/gdbserver/tracepoint.h	62;"	d
IP_AGENT_EXPORT_VAR	gdb/gdbserver/tracepoint.h	66;"	d
IP_AGENT_EXPORT_VAR_DECL	gdb/gdbserver/tracepoint.h	63;"	d
IP_AGENT_EXPORT_VAR_DECL	gdb/gdbserver/tracepoint.h	67;"	d
IP_ALL	gdb/defs.h	/^    IP_ALL$/;"	e	enum:info_proc_what
IP_CMDLINE	gdb/defs.h	/^    IP_CMDLINE,$/;"	e	enum:info_proc_what
IP_CWD	gdb/defs.h	/^    IP_CWD,$/;"	e	enum:info_proc_what
IP_EXE	gdb/defs.h	/^    IP_EXE,$/;"	e	enum:info_proc_what
IP_MAPPINGS	gdb/defs.h	/^    IP_MAPPINGS,$/;"	e	enum:info_proc_what
IP_MINIMAL	gdb/defs.h	/^    IP_MINIMAL,$/;"	e	enum:info_proc_what
IP_PORT	sim/mips/dv-tx3904irc.c	/^  IP_PORT$/;"	e	enum:__anon837	file:
IP_STAT	gdb/defs.h	/^    IP_STAT,$/;"	e	enum:info_proc_what
IP_STATUS	gdb/defs.h	/^    IP_STATUS,$/;"	e	enum:info_proc_what
IPos	zlib/deflate.h	/^typedef unsigned IPos;$/;"	t
IQ2000BF_CPU_DATA	sim/iq2000/cpu.h	/^} IQ2000BF_CPU_DATA;$/;"	t	typeref:struct:__anon595
IQ2000BF_DECODE_H	sim/iq2000/decode.h	25;"	d
IQ2000BF_INSN_ADD	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_X_CHAIN, IQ2000BF_INSN_X_BEGIN, IQ2000BF_INSN_ADD, IQ2000BF_INSN_ADDI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ADDI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_X_CHAIN, IQ2000BF_INSN_X_BEGIN, IQ2000BF_INSN_ADD, IQ2000BF_INSN_ADDI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ADDIU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ADDIU, IQ2000BF_INSN_ADDU, IQ2000BF_INSN_ADO16, IQ2000BF_INSN_AND$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ADDU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ADDIU, IQ2000BF_INSN_ADDU, IQ2000BF_INSN_ADO16, IQ2000BF_INSN_AND$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ADO16	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ADDIU, IQ2000BF_INSN_ADDU, IQ2000BF_INSN_ADO16, IQ2000BF_INSN_AND$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_AND	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ADDIU, IQ2000BF_INSN_ADDU, IQ2000BF_INSN_ADO16, IQ2000BF_INSN_AND$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ANDI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ANDI, IQ2000BF_INSN_ANDOI, IQ2000BF_INSN_NOR, IQ2000BF_INSN_OR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ANDOI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ANDI, IQ2000BF_INSN_ANDOI, IQ2000BF_INSN_NOR, IQ2000BF_INSN_OR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ANDOUI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SW, IQ2000BF_INSN_BREAK, IQ2000BF_INSN_SYSCALL, IQ2000BF_INSN_ANDOUI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BBI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_XOR, IQ2000BF_INSN_XORI, IQ2000BF_INSN_BBI, IQ2000BF_INSN_BBIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BBIN	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_XOR, IQ2000BF_INSN_XORI, IQ2000BF_INSN_BBI, IQ2000BF_INSN_BBIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BBV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BBV, IQ2000BF_INSN_BBVN, IQ2000BF_INSN_BEQ, IQ2000BF_INSN_BEQL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BBVN	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BBV, IQ2000BF_INSN_BBVN, IQ2000BF_INSN_BEQ, IQ2000BF_INSN_BEQL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC0F	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLEZL, IQ2000BF_INSN_MRGB, IQ2000BF_INSN_BCTXT, IQ2000BF_INSN_BC0F$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC0FL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0FL, IQ2000BF_INSN_BC3F, IQ2000BF_INSN_BC3FL, IQ2000BF_INSN_BC0T$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC0T	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0FL, IQ2000BF_INSN_BC3F, IQ2000BF_INSN_BC3FL, IQ2000BF_INSN_BC0T$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC0TL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0TL, IQ2000BF_INSN_BC3T, IQ2000BF_INSN_BC3TL, IQ2000BF_INSN_CFC0$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC3F	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0FL, IQ2000BF_INSN_BC3F, IQ2000BF_INSN_BC3FL, IQ2000BF_INSN_BC0T$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC3FL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0FL, IQ2000BF_INSN_BC3F, IQ2000BF_INSN_BC3FL, IQ2000BF_INSN_BC0T$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC3T	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0TL, IQ2000BF_INSN_BC3T, IQ2000BF_INSN_BC3TL, IQ2000BF_INSN_CFC0$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BC3TL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0TL, IQ2000BF_INSN_BC3T, IQ2000BF_INSN_BC3TL, IQ2000BF_INSN_CFC0$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BCTXT	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLEZL, IQ2000BF_INSN_MRGB, IQ2000BF_INSN_BCTXT, IQ2000BF_INSN_BC0F$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BEQ	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BBV, IQ2000BF_INSN_BBVN, IQ2000BF_INSN_BEQ, IQ2000BF_INSN_BEQL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BEQL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BBV, IQ2000BF_INSN_BBVN, IQ2000BF_INSN_BEQ, IQ2000BF_INSN_BEQL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGEZ	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BGEZ, IQ2000BF_INSN_BGEZAL, IQ2000BF_INSN_BGEZALL, IQ2000BF_INSN_BGEZL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGEZAL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BGEZ, IQ2000BF_INSN_BGEZAL, IQ2000BF_INSN_BGEZALL, IQ2000BF_INSN_BGEZL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGEZALL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BGEZ, IQ2000BF_INSN_BGEZAL, IQ2000BF_INSN_BGEZALL, IQ2000BF_INSN_BGEZL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGEZL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BGEZ, IQ2000BF_INSN_BGEZAL, IQ2000BF_INSN_BGEZALL, IQ2000BF_INSN_BGEZL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGTZ	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORUI, IQ2000BF_INSN_BGTZ, IQ2000BF_INSN_BGTZL, IQ2000BF_INSN_BLEZ$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BGTZL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORUI, IQ2000BF_INSN_BGTZ, IQ2000BF_INSN_BGTZL, IQ2000BF_INSN_BLEZ$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLEZ	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORUI, IQ2000BF_INSN_BGTZ, IQ2000BF_INSN_BGTZL, IQ2000BF_INSN_BLEZ$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLEZL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLEZL, IQ2000BF_INSN_MRGB, IQ2000BF_INSN_BCTXT, IQ2000BF_INSN_BC0F$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLTZ	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLTZ, IQ2000BF_INSN_BLTZL, IQ2000BF_INSN_BLTZAL, IQ2000BF_INSN_BLTZALL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLTZAL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLTZ, IQ2000BF_INSN_BLTZL, IQ2000BF_INSN_BLTZAL, IQ2000BF_INSN_BLTZALL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLTZALL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLTZ, IQ2000BF_INSN_BLTZL, IQ2000BF_INSN_BLTZAL, IQ2000BF_INSN_BLTZALL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BLTZL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLTZ, IQ2000BF_INSN_BLTZL, IQ2000BF_INSN_BLTZAL, IQ2000BF_INSN_BLTZALL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BMB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JAL, IQ2000BF_INSN_BMB, IQ2000BF_INSN__MAX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BMB0	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BMB0, IQ2000BF_INSN_BMB1, IQ2000BF_INSN_BMB2, IQ2000BF_INSN_BMB3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BMB1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BMB0, IQ2000BF_INSN_BMB1, IQ2000BF_INSN_BMB2, IQ2000BF_INSN_BMB3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BMB2	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BMB0, IQ2000BF_INSN_BMB1, IQ2000BF_INSN_BMB2, IQ2000BF_INSN_BMB3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BMB3	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BMB0, IQ2000BF_INSN_BMB1, IQ2000BF_INSN_BMB2, IQ2000BF_INSN_BMB3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BNE	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BNE, IQ2000BF_INSN_BNEL, IQ2000BF_INSN_JALR, IQ2000BF_INSN_JR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BNEL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BNE, IQ2000BF_INSN_BNEL, IQ2000BF_INSN_JALR, IQ2000BF_INSN_JR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_BREAK	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SW, IQ2000BF_INSN_BREAK, IQ2000BF_INSN_SYSCALL, IQ2000BF_INSN_ANDOUI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CFC0	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BC0TL, IQ2000BF_INSN_BC3T, IQ2000BF_INSN_BC3TL, IQ2000BF_INSN_CFC0$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CFC1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CFC1, IQ2000BF_INSN_CFC2, IQ2000BF_INSN_CFC3, IQ2000BF_INSN_CHKHDR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CFC2	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CFC1, IQ2000BF_INSN_CFC2, IQ2000BF_INSN_CFC3, IQ2000BF_INSN_CHKHDR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CFC3	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CFC1, IQ2000BF_INSN_CFC2, IQ2000BF_INSN_CFC3, IQ2000BF_INSN_CHKHDR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CHKHDR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CFC1, IQ2000BF_INSN_CFC2, IQ2000BF_INSN_CFC3, IQ2000BF_INSN_CHKHDR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CTC0	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CTC0, IQ2000BF_INSN_CTC1, IQ2000BF_INSN_CTC2, IQ2000BF_INSN_CTC3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CTC1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CTC0, IQ2000BF_INSN_CTC1, IQ2000BF_INSN_CTC2, IQ2000BF_INSN_CTC3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CTC2	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CTC0, IQ2000BF_INSN_CTC1, IQ2000BF_INSN_CTC2, IQ2000BF_INSN_CTC3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_CTC3	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_CTC0, IQ2000BF_INSN_CTC1, IQ2000BF_INSN_CTC2, IQ2000BF_INSN_CTC3$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_J	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXR30U, IQ2000BF_INSN_LDW, IQ2000BF_INSN_SDW, IQ2000BF_INSN_J$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_JAL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JAL, IQ2000BF_INSN_BMB, IQ2000BF_INSN__MAX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_JALR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BNE, IQ2000BF_INSN_BNEL, IQ2000BF_INSN_JALR, IQ2000BF_INSN_JR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_JCR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JCR, IQ2000BF_INSN_LUC32, IQ2000BF_INSN_LUC32L, IQ2000BF_INSN_LUC64$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_JR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BNE, IQ2000BF_INSN_BNEL, IQ2000BF_INSN_JALR, IQ2000BF_INSN_JR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LB, IQ2000BF_INSN_LBU, IQ2000BF_INSN_LH, IQ2000BF_INSN_LHU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LBU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LB, IQ2000BF_INSN_LBU, IQ2000BF_INSN_LH, IQ2000BF_INSN_LHU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LDW	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXR30U, IQ2000BF_INSN_LDW, IQ2000BF_INSN_SDW, IQ2000BF_INSN_J$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LH	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LB, IQ2000BF_INSN_LBU, IQ2000BF_INSN_LH, IQ2000BF_INSN_LHU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LHU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LB, IQ2000BF_INSN_LBU, IQ2000BF_INSN_LH, IQ2000BF_INSN_LHU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUC32	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JCR, IQ2000BF_INSN_LUC32, IQ2000BF_INSN_LUC32L, IQ2000BF_INSN_LUC64$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUC32L	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JCR, IQ2000BF_INSN_LUC32, IQ2000BF_INSN_LUC32L, IQ2000BF_INSN_LUC64$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUC64	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JCR, IQ2000BF_INSN_LUC32, IQ2000BF_INSN_LUC32L, IQ2000BF_INSN_LUC64$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUC64L	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUC64L, IQ2000BF_INSN_LUK, IQ2000BF_INSN_LULCK, IQ2000BF_INSN_LUM32$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUI, IQ2000BF_INSN_LW, IQ2000BF_INSN_SB, IQ2000BF_INSN_SH$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUK	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUC64L, IQ2000BF_INSN_LUK, IQ2000BF_INSN_LULCK, IQ2000BF_INSN_LUM32$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LULCK	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUC64L, IQ2000BF_INSN_LUK, IQ2000BF_INSN_LULCK, IQ2000BF_INSN_LUM32$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUM32	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUC64L, IQ2000BF_INSN_LUK, IQ2000BF_INSN_LULCK, IQ2000BF_INSN_LUM32$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUM32L	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUM32L, IQ2000BF_INSN_LUM64, IQ2000BF_INSN_LUM64L, IQ2000BF_INSN_LUR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUM64	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUM32L, IQ2000BF_INSN_LUM64, IQ2000BF_INSN_LUM64L, IQ2000BF_INSN_LUR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUM64L	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUM32L, IQ2000BF_INSN_LUM64, IQ2000BF_INSN_LUM64L, IQ2000BF_INSN_LUR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUM32L, IQ2000BF_INSN_LUM64, IQ2000BF_INSN_LUM64L, IQ2000BF_INSN_LUR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LURL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LURL, IQ2000BF_INSN_LUULCK, IQ2000BF_INSN_MFC0, IQ2000BF_INSN_MFC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LUULCK	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LURL, IQ2000BF_INSN_LUULCK, IQ2000BF_INSN_MFC0, IQ2000BF_INSN_MFC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_LW	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUI, IQ2000BF_INSN_LW, IQ2000BF_INSN_SB, IQ2000BF_INSN_SH$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MFC0	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LURL, IQ2000BF_INSN_LUULCK, IQ2000BF_INSN_MFC0, IQ2000BF_INSN_MFC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MFC1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LURL, IQ2000BF_INSN_LUULCK, IQ2000BF_INSN_MFC0, IQ2000BF_INSN_MFC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MFC2	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MFC2, IQ2000BF_INSN_MFC3, IQ2000BF_INSN_MTC0, IQ2000BF_INSN_MTC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MFC3	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MFC2, IQ2000BF_INSN_MFC3, IQ2000BF_INSN_MTC0, IQ2000BF_INSN_MTC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MRGB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_BLEZL, IQ2000BF_INSN_MRGB, IQ2000BF_INSN_BCTXT, IQ2000BF_INSN_BC0F$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MTC0	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MFC2, IQ2000BF_INSN_MFC3, IQ2000BF_INSN_MTC0, IQ2000BF_INSN_MTC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MTC1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MFC2, IQ2000BF_INSN_MFC3, IQ2000BF_INSN_MTC0, IQ2000BF_INSN_MTC1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MTC2	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MTC2, IQ2000BF_INSN_MTC3, IQ2000BF_INSN_PKRL, IQ2000BF_INSN_PKRLR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_MTC3	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MTC2, IQ2000BF_INSN_MTC3, IQ2000BF_INSN_PKRL, IQ2000BF_INSN_PKRLR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_NOR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ANDI, IQ2000BF_INSN_ANDOI, IQ2000BF_INSN_NOR, IQ2000BF_INSN_OR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_OR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ANDI, IQ2000BF_INSN_ANDOI, IQ2000BF_INSN_NOR, IQ2000BF_INSN_OR$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ORI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORI, IQ2000BF_INSN_RAM, IQ2000BF_INSN_SLL, IQ2000BF_INSN_SLLV$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_ORUI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORUI, IQ2000BF_INSN_BGTZ, IQ2000BF_INSN_BGTZL, IQ2000BF_INSN_BLEZ$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_PKRL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MTC2, IQ2000BF_INSN_MTC3, IQ2000BF_INSN_PKRL, IQ2000BF_INSN_PKRLR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_PKRLR1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_MTC2, IQ2000BF_INSN_MTC3, IQ2000BF_INSN_PKRL, IQ2000BF_INSN_PKRLR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_PKRLR30	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_PKRLR30, IQ2000BF_INSN_RB, IQ2000BF_INSN_RBR1, IQ2000BF_INSN_RBR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RAM	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORI, IQ2000BF_INSN_RAM, IQ2000BF_INSN_SLL, IQ2000BF_INSN_SLLV$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_PKRLR30, IQ2000BF_INSN_RB, IQ2000BF_INSN_RBR1, IQ2000BF_INSN_RBR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RBR1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_PKRLR30, IQ2000BF_INSN_RB, IQ2000BF_INSN_RBR1, IQ2000BF_INSN_RBR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RBR30	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_PKRLR30, IQ2000BF_INSN_RB, IQ2000BF_INSN_RBR1, IQ2000BF_INSN_RBR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RFE	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_RFE, IQ2000BF_INSN_RX, IQ2000BF_INSN_RXR1, IQ2000BF_INSN_RXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RX	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_RFE, IQ2000BF_INSN_RX, IQ2000BF_INSN_RXR1, IQ2000BF_INSN_RXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RXR1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_RFE, IQ2000BF_INSN_RX, IQ2000BF_INSN_RXR1, IQ2000BF_INSN_RXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_RXR30	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_RFE, IQ2000BF_INSN_RX, IQ2000BF_INSN_RXR1, IQ2000BF_INSN_RXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUI, IQ2000BF_INSN_LW, IQ2000BF_INSN_SB, IQ2000BF_INSN_SH$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SDW	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXR30U, IQ2000BF_INSN_LDW, IQ2000BF_INSN_SDW, IQ2000BF_INSN_J$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SH	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_LUI, IQ2000BF_INSN_LW, IQ2000BF_INSN_SB, IQ2000BF_INSN_SH$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLEEP	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLEEP, IQ2000BF_INSN_SRRD, IQ2000BF_INSN_SRRDL, IQ2000BF_INSN_SRULCK$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORI, IQ2000BF_INSN_RAM, IQ2000BF_INSN_SLL, IQ2000BF_INSN_SLLV$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLLV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_ORI, IQ2000BF_INSN_RAM, IQ2000BF_INSN_SLL, IQ2000BF_INSN_SLLV$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLMV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLMV, IQ2000BF_INSN_SLT, IQ2000BF_INSN_SLTI, IQ2000BF_INSN_SLTIU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLT	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLMV, IQ2000BF_INSN_SLT, IQ2000BF_INSN_SLTI, IQ2000BF_INSN_SLTIU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLTI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLMV, IQ2000BF_INSN_SLT, IQ2000BF_INSN_SLTI, IQ2000BF_INSN_SLTIU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLTIU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLMV, IQ2000BF_INSN_SLT, IQ2000BF_INSN_SLTI, IQ2000BF_INSN_SLTIU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SLTU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLTU, IQ2000BF_INSN_SRA, IQ2000BF_INSN_SRAV, IQ2000BF_INSN_SRL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRA	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLTU, IQ2000BF_INSN_SRA, IQ2000BF_INSN_SRAV, IQ2000BF_INSN_SRL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRAV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLTU, IQ2000BF_INSN_SRA, IQ2000BF_INSN_SRAV, IQ2000BF_INSN_SRL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLTU, IQ2000BF_INSN_SRA, IQ2000BF_INSN_SRAV, IQ2000BF_INSN_SRL$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRLV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRLV, IQ2000BF_INSN_SRMV, IQ2000BF_INSN_SUB, IQ2000BF_INSN_SUBU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRMV	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRLV, IQ2000BF_INSN_SRMV, IQ2000BF_INSN_SUB, IQ2000BF_INSN_SUBU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRRD	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLEEP, IQ2000BF_INSN_SRRD, IQ2000BF_INSN_SRRDL, IQ2000BF_INSN_SRULCK$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRRDL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLEEP, IQ2000BF_INSN_SRRD, IQ2000BF_INSN_SRRDL, IQ2000BF_INSN_SRULCK$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRULCK	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SLEEP, IQ2000BF_INSN_SRRD, IQ2000BF_INSN_SRRDL, IQ2000BF_INSN_SRULCK$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRWR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRWR, IQ2000BF_INSN_SRWRU, IQ2000BF_INSN_TRAPQFL, IQ2000BF_INSN_TRAPQNE$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SRWRU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRWR, IQ2000BF_INSN_SRWRU, IQ2000BF_INSN_TRAPQFL, IQ2000BF_INSN_TRAPQNE$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SUB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRLV, IQ2000BF_INSN_SRMV, IQ2000BF_INSN_SUB, IQ2000BF_INSN_SUBU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SUBU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRLV, IQ2000BF_INSN_SRMV, IQ2000BF_INSN_SUB, IQ2000BF_INSN_SUBU$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SW	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SW, IQ2000BF_INSN_BREAK, IQ2000BF_INSN_SYSCALL, IQ2000BF_INSN_ANDOUI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_SYSCALL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SW, IQ2000BF_INSN_BREAK, IQ2000BF_INSN_SYSCALL, IQ2000BF_INSN_ANDOUI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_TRAPQFL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRWR, IQ2000BF_INSN_SRWRU, IQ2000BF_INSN_TRAPQFL, IQ2000BF_INSN_TRAPQNE$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_TRAPQNE	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_SRWR, IQ2000BF_INSN_SRWRU, IQ2000BF_INSN_TRAPQFL, IQ2000BF_INSN_TRAPQNE$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_TRAPREL	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_TRAPREL, IQ2000BF_INSN_WB, IQ2000BF_INSN_WBU, IQ2000BF_INSN_WBR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_TYPE	sim/iq2000/decode.h	/^} IQ2000BF_INSN_TYPE;$/;"	t	typeref:enum:iq2000bf_insn_type
IQ2000BF_INSN_WB	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_TRAPREL, IQ2000BF_INSN_WB, IQ2000BF_INSN_WBU, IQ2000BF_INSN_WBR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WBR1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_TRAPREL, IQ2000BF_INSN_WB, IQ2000BF_INSN_WBU, IQ2000BF_INSN_WBR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WBR1U	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WBR1U, IQ2000BF_INSN_WBR30, IQ2000BF_INSN_WBR30U, IQ2000BF_INSN_WX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WBR30	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WBR1U, IQ2000BF_INSN_WBR30, IQ2000BF_INSN_WBR30U, IQ2000BF_INSN_WX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WBR30U	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WBR1U, IQ2000BF_INSN_WBR30, IQ2000BF_INSN_WBR30U, IQ2000BF_INSN_WX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WBU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_TRAPREL, IQ2000BF_INSN_WB, IQ2000BF_INSN_WBU, IQ2000BF_INSN_WBR1$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WX	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WBR1U, IQ2000BF_INSN_WBR30, IQ2000BF_INSN_WBR30U, IQ2000BF_INSN_WX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WXR1	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXU, IQ2000BF_INSN_WXR1, IQ2000BF_INSN_WXR1U, IQ2000BF_INSN_WXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WXR1U	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXU, IQ2000BF_INSN_WXR1, IQ2000BF_INSN_WXR1U, IQ2000BF_INSN_WXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WXR30	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXU, IQ2000BF_INSN_WXR1, IQ2000BF_INSN_WXR1U, IQ2000BF_INSN_WXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WXR30U	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXR30U, IQ2000BF_INSN_LDW, IQ2000BF_INSN_SDW, IQ2000BF_INSN_J$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_WXU	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_WXU, IQ2000BF_INSN_WXR1, IQ2000BF_INSN_WXR1U, IQ2000BF_INSN_WXR30$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_XOR	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_XOR, IQ2000BF_INSN_XORI, IQ2000BF_INSN_BBI, IQ2000BF_INSN_BBIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_XORI	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_XOR, IQ2000BF_INSN_XORI, IQ2000BF_INSN_BBI, IQ2000BF_INSN_BBIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_AFTER	sim/iq2000/decode.h	/^  IQ2000BF_INSN_X_INVALID, IQ2000BF_INSN_X_AFTER, IQ2000BF_INSN_X_BEFORE, IQ2000BF_INSN_X_CTI_CHAIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_BEFORE	sim/iq2000/decode.h	/^  IQ2000BF_INSN_X_INVALID, IQ2000BF_INSN_X_AFTER, IQ2000BF_INSN_X_BEFORE, IQ2000BF_INSN_X_CTI_CHAIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_BEGIN	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_X_CHAIN, IQ2000BF_INSN_X_BEGIN, IQ2000BF_INSN_ADD, IQ2000BF_INSN_ADDI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_CHAIN	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_X_CHAIN, IQ2000BF_INSN_X_BEGIN, IQ2000BF_INSN_ADD, IQ2000BF_INSN_ADDI$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_CTI_CHAIN	sim/iq2000/decode.h	/^  IQ2000BF_INSN_X_INVALID, IQ2000BF_INSN_X_AFTER, IQ2000BF_INSN_X_BEFORE, IQ2000BF_INSN_X_CTI_CHAIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN_X_INVALID	sim/iq2000/decode.h	/^  IQ2000BF_INSN_X_INVALID, IQ2000BF_INSN_X_AFTER, IQ2000BF_INSN_X_BEFORE, IQ2000BF_INSN_X_CTI_CHAIN$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_INSN__MAX	sim/iq2000/decode.h	/^ , IQ2000BF_INSN_JAL, IQ2000BF_INSN_BMB, IQ2000BF_INSN__MAX$/;"	e	enum:iq2000bf_insn_type
IQ2000BF_SFMT_ADD	sim/iq2000/decode.h	/^  IQ2000BF_SFMT_EMPTY, IQ2000BF_SFMT_ADD, IQ2000BF_SFMT_ADDI, IQ2000BF_SFMT_RAM$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_ADDI	sim/iq2000/decode.h	/^  IQ2000BF_SFMT_EMPTY, IQ2000BF_SFMT_ADD, IQ2000BF_SFMT_ADDI, IQ2000BF_SFMT_RAM$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_ANDOUI	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SW, IQ2000BF_SFMT_BREAK, IQ2000BF_SFMT_SYSCALL, IQ2000BF_SFMT_ANDOUI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BBI	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_BBI, IQ2000BF_SFMT_BBV, IQ2000BF_SFMT_BGEZ, IQ2000BF_SFMT_BGEZAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BBV	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_BBI, IQ2000BF_SFMT_BBV, IQ2000BF_SFMT_BGEZ, IQ2000BF_SFMT_BGEZAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BCTXT	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_MRGB, IQ2000BF_SFMT_BCTXT, IQ2000BF_SFMT_LDW, IQ2000BF_SFMT_SDW$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BGEZ	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_BBI, IQ2000BF_SFMT_BBV, IQ2000BF_SFMT_BGEZ, IQ2000BF_SFMT_BGEZAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BGEZAL	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_BBI, IQ2000BF_SFMT_BBV, IQ2000BF_SFMT_BGEZ, IQ2000BF_SFMT_BGEZAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_BREAK	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SW, IQ2000BF_SFMT_BREAK, IQ2000BF_SFMT_SYSCALL, IQ2000BF_SFMT_ANDOUI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_EMPTY	sim/iq2000/decode.h	/^  IQ2000BF_SFMT_EMPTY, IQ2000BF_SFMT_ADD, IQ2000BF_SFMT_ADDI, IQ2000BF_SFMT_RAM$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_J	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_J, IQ2000BF_SFMT_JAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_JAL	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_J, IQ2000BF_SFMT_JAL$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_JALR	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_JALR, IQ2000BF_SFMT_JR, IQ2000BF_SFMT_LB, IQ2000BF_SFMT_LH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_JR	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_JALR, IQ2000BF_SFMT_JR, IQ2000BF_SFMT_LB, IQ2000BF_SFMT_LH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_LB	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_JALR, IQ2000BF_SFMT_JR, IQ2000BF_SFMT_LB, IQ2000BF_SFMT_LH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_LDW	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_MRGB, IQ2000BF_SFMT_BCTXT, IQ2000BF_SFMT_LDW, IQ2000BF_SFMT_SDW$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_LH	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_JALR, IQ2000BF_SFMT_JR, IQ2000BF_SFMT_LB, IQ2000BF_SFMT_LH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_LUI	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_LUI, IQ2000BF_SFMT_LW, IQ2000BF_SFMT_SB, IQ2000BF_SFMT_SH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_LW	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_LUI, IQ2000BF_SFMT_LW, IQ2000BF_SFMT_SB, IQ2000BF_SFMT_SH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_MRGB	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_MRGB, IQ2000BF_SFMT_BCTXT, IQ2000BF_SFMT_LDW, IQ2000BF_SFMT_SDW$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_RAM	sim/iq2000/decode.h	/^  IQ2000BF_SFMT_EMPTY, IQ2000BF_SFMT_ADD, IQ2000BF_SFMT_ADDI, IQ2000BF_SFMT_RAM$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SB	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_LUI, IQ2000BF_SFMT_LW, IQ2000BF_SFMT_SB, IQ2000BF_SFMT_SH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SDW	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_MRGB, IQ2000BF_SFMT_BCTXT, IQ2000BF_SFMT_LDW, IQ2000BF_SFMT_SDW$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SH	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_LUI, IQ2000BF_SFMT_LW, IQ2000BF_SFMT_SB, IQ2000BF_SFMT_SH$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SLL	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SLL, IQ2000BF_SFMT_SLMV, IQ2000BF_SFMT_SLT, IQ2000BF_SFMT_SLTI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SLMV	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SLL, IQ2000BF_SFMT_SLMV, IQ2000BF_SFMT_SLT, IQ2000BF_SFMT_SLTI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SLT	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SLL, IQ2000BF_SFMT_SLMV, IQ2000BF_SFMT_SLT, IQ2000BF_SFMT_SLTI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SLTI	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SLL, IQ2000BF_SFMT_SLMV, IQ2000BF_SFMT_SLT, IQ2000BF_SFMT_SLTI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SW	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SW, IQ2000BF_SFMT_BREAK, IQ2000BF_SFMT_SYSCALL, IQ2000BF_SFMT_ANDOUI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_SYSCALL	sim/iq2000/decode.h	/^ , IQ2000BF_SFMT_SW, IQ2000BF_SFMT_BREAK, IQ2000BF_SFMT_SYSCALL, IQ2000BF_SFMT_ANDOUI$/;"	e	enum:iq2000bf_sfmt_type
IQ2000BF_SFMT_TYPE	sim/iq2000/decode.h	/^} IQ2000BF_SFMT_TYPE;$/;"	t	typeref:enum:iq2000bf_sfmt_type
IQ2000_ARCH_H	sim/iq2000/arch.h	25;"	d
IQ2000_CPUALL_H	sim/iq2000/cpuall.h	25;"	d
IQ2000_CPU_H	opcodes/iq2000-desc.h	27;"	d
IQ2000_DATA_MASK	include/elf/iq2000.h	52;"	d
IQ2000_DATA_MEM_SIZE	sim/iq2000/sim-main.h	74;"	d
IQ2000_DATA_VALUE	include/elf/iq2000.h	53;"	d
IQ2000_F_10	opcodes/iq2000-desc.h	/^ , IQ2000_F_5, IQ2000_F_10, IQ2000_F_25, IQ2000_F_CAM_Z$/;"	e	enum:ifield_type
IQ2000_F_10_11	opcodes/iq2000-desc.h	/^ , IQ2000_F_EXCODE, IQ2000_F_RSRVD, IQ2000_F_10_11, IQ2000_F_24_19$/;"	e	enum:ifield_type
IQ2000_F_24_19	opcodes/iq2000-desc.h	/^ , IQ2000_F_EXCODE, IQ2000_F_RSRVD, IQ2000_F_10_11, IQ2000_F_24_19$/;"	e	enum:ifield_type
IQ2000_F_25	opcodes/iq2000-desc.h	/^ , IQ2000_F_5, IQ2000_F_10, IQ2000_F_25, IQ2000_F_CAM_Z$/;"	e	enum:ifield_type
IQ2000_F_5	opcodes/iq2000-desc.h	/^ , IQ2000_F_5, IQ2000_F_10, IQ2000_F_25, IQ2000_F_CAM_Z$/;"	e	enum:ifield_type
IQ2000_F_ANYOF	opcodes/iq2000-desc.h	/^  IQ2000_F_NIL, IQ2000_F_ANYOF, IQ2000_F_OPCODE, IQ2000_F_RS$/;"	e	enum:ifield_type
IQ2000_F_BYTECOUNT	opcodes/iq2000-desc.h	/^ , IQ2000_F_JTARGQ10, IQ2000_F_OFFSET, IQ2000_F_COUNT, IQ2000_F_BYTECOUNT$/;"	e	enum:ifield_type
IQ2000_F_CAM_Y	opcodes/iq2000-desc.h	/^ , IQ2000_F_CAM_Y, IQ2000_F_CM_3FUNC, IQ2000_F_CM_4FUNC, IQ2000_F_CM_3Z$/;"	e	enum:ifield_type
IQ2000_F_CAM_Z	opcodes/iq2000-desc.h	/^ , IQ2000_F_5, IQ2000_F_10, IQ2000_F_25, IQ2000_F_CAM_Z$/;"	e	enum:ifield_type
IQ2000_F_CM_3FUNC	opcodes/iq2000-desc.h	/^ , IQ2000_F_CAM_Y, IQ2000_F_CM_3FUNC, IQ2000_F_CM_4FUNC, IQ2000_F_CM_3Z$/;"	e	enum:ifield_type
IQ2000_F_CM_3Z	opcodes/iq2000-desc.h	/^ , IQ2000_F_CAM_Y, IQ2000_F_CM_3FUNC, IQ2000_F_CM_4FUNC, IQ2000_F_CM_3Z$/;"	e	enum:ifield_type
IQ2000_F_CM_4FUNC	opcodes/iq2000-desc.h	/^ , IQ2000_F_CAM_Y, IQ2000_F_CM_3FUNC, IQ2000_F_CM_4FUNC, IQ2000_F_CM_3Z$/;"	e	enum:ifield_type
IQ2000_F_CM_4Z	opcodes/iq2000-desc.h	/^ , IQ2000_F_CM_4Z, IQ2000_F_MAX$/;"	e	enum:ifield_type
IQ2000_F_COUNT	opcodes/iq2000-desc.h	/^ , IQ2000_F_JTARGQ10, IQ2000_F_OFFSET, IQ2000_F_COUNT, IQ2000_F_BYTECOUNT$/;"	e	enum:ifield_type
IQ2000_F_CP_GRP	opcodes/iq2000-desc.h	/^ , IQ2000_F_CP_OP_10, IQ2000_F_CP_GRP, IQ2000_F_FUNC, IQ2000_F_IMM$/;"	e	enum:ifield_type
IQ2000_F_CP_OP	opcodes/iq2000-desc.h	/^ , IQ2000_F_RT, IQ2000_F_RD, IQ2000_F_SHAMT, IQ2000_F_CP_OP$/;"	e	enum:ifield_type
IQ2000_F_CP_OP_10	opcodes/iq2000-desc.h	/^ , IQ2000_F_CP_OP_10, IQ2000_F_CP_GRP, IQ2000_F_FUNC, IQ2000_F_IMM$/;"	e	enum:ifield_type
IQ2000_F_EXCODE	opcodes/iq2000-desc.h	/^ , IQ2000_F_EXCODE, IQ2000_F_RSRVD, IQ2000_F_10_11, IQ2000_F_24_19$/;"	e	enum:ifield_type
IQ2000_F_FUNC	opcodes/iq2000-desc.h	/^ , IQ2000_F_CP_OP_10, IQ2000_F_CP_GRP, IQ2000_F_FUNC, IQ2000_F_IMM$/;"	e	enum:ifield_type
IQ2000_F_IMM	opcodes/iq2000-desc.h	/^ , IQ2000_F_CP_OP_10, IQ2000_F_CP_GRP, IQ2000_F_FUNC, IQ2000_F_IMM$/;"	e	enum:ifield_type
IQ2000_F_INDEX	opcodes/iq2000-desc.h	/^ , IQ2000_F_INDEX, IQ2000_F_MASK, IQ2000_F_MASKQ10, IQ2000_F_MASKL$/;"	e	enum:ifield_type
IQ2000_F_JTARG	opcodes/iq2000-desc.h	/^ , IQ2000_F_RD_RS, IQ2000_F_RD_RT, IQ2000_F_RT_RS, IQ2000_F_JTARG$/;"	e	enum:ifield_type
IQ2000_F_JTARGQ10	opcodes/iq2000-desc.h	/^ , IQ2000_F_JTARGQ10, IQ2000_F_OFFSET, IQ2000_F_COUNT, IQ2000_F_BYTECOUNT$/;"	e	enum:ifield_type
IQ2000_F_MASK	opcodes/iq2000-desc.h	/^ , IQ2000_F_INDEX, IQ2000_F_MASK, IQ2000_F_MASKQ10, IQ2000_F_MASKL$/;"	e	enum:ifield_type
IQ2000_F_MASKL	opcodes/iq2000-desc.h	/^ , IQ2000_F_INDEX, IQ2000_F_MASK, IQ2000_F_MASKQ10, IQ2000_F_MASKL$/;"	e	enum:ifield_type
IQ2000_F_MASKQ10	opcodes/iq2000-desc.h	/^ , IQ2000_F_INDEX, IQ2000_F_MASK, IQ2000_F_MASKQ10, IQ2000_F_MASKL$/;"	e	enum:ifield_type
IQ2000_F_MAX	opcodes/iq2000-desc.h	/^ , IQ2000_F_CM_4Z, IQ2000_F_MAX$/;"	e	enum:ifield_type
IQ2000_F_NIL	opcodes/iq2000-desc.h	/^  IQ2000_F_NIL, IQ2000_F_ANYOF, IQ2000_F_OPCODE, IQ2000_F_RS$/;"	e	enum:ifield_type
IQ2000_F_OFFSET	opcodes/iq2000-desc.h	/^ , IQ2000_F_JTARGQ10, IQ2000_F_OFFSET, IQ2000_F_COUNT, IQ2000_F_BYTECOUNT$/;"	e	enum:ifield_type
IQ2000_F_OPCODE	opcodes/iq2000-desc.h	/^  IQ2000_F_NIL, IQ2000_F_ANYOF, IQ2000_F_OPCODE, IQ2000_F_RS$/;"	e	enum:ifield_type
IQ2000_F_RD	opcodes/iq2000-desc.h	/^ , IQ2000_F_RT, IQ2000_F_RD, IQ2000_F_SHAMT, IQ2000_F_CP_OP$/;"	e	enum:ifield_type
IQ2000_F_RD_RS	opcodes/iq2000-desc.h	/^ , IQ2000_F_RD_RS, IQ2000_F_RD_RT, IQ2000_F_RT_RS, IQ2000_F_JTARG$/;"	e	enum:ifield_type
IQ2000_F_RD_RS_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RD_RS_MULTI_IFIELD [] =$/;"	v
IQ2000_F_RD_RS_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RD_RS_MULTI_IFIELD [];$/;"	v
IQ2000_F_RD_RT	opcodes/iq2000-desc.h	/^ , IQ2000_F_RD_RS, IQ2000_F_RD_RT, IQ2000_F_RT_RS, IQ2000_F_JTARG$/;"	e	enum:ifield_type
IQ2000_F_RD_RT_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RD_RT_MULTI_IFIELD [] =$/;"	v
IQ2000_F_RD_RT_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RD_RT_MULTI_IFIELD [];$/;"	v
IQ2000_F_RS	opcodes/iq2000-desc.h	/^  IQ2000_F_NIL, IQ2000_F_ANYOF, IQ2000_F_OPCODE, IQ2000_F_RS$/;"	e	enum:ifield_type
IQ2000_F_RSRVD	opcodes/iq2000-desc.h	/^ , IQ2000_F_EXCODE, IQ2000_F_RSRVD, IQ2000_F_10_11, IQ2000_F_24_19$/;"	e	enum:ifield_type
IQ2000_F_RT	opcodes/iq2000-desc.h	/^ , IQ2000_F_RT, IQ2000_F_RD, IQ2000_F_SHAMT, IQ2000_F_CP_OP$/;"	e	enum:ifield_type
IQ2000_F_RT_RS	opcodes/iq2000-desc.h	/^ , IQ2000_F_RD_RS, IQ2000_F_RD_RT, IQ2000_F_RT_RS, IQ2000_F_JTARG$/;"	e	enum:ifield_type
IQ2000_F_RT_RS_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RT_RS_MULTI_IFIELD [] =$/;"	v
IQ2000_F_RT_RS_MULTI_IFIELD	opcodes/iq2000-desc.c	/^const CGEN_MAYBE_MULTI_IFLD IQ2000_F_RT_RS_MULTI_IFIELD [];$/;"	v
IQ2000_F_SHAMT	opcodes/iq2000-desc.h	/^ , IQ2000_F_RT, IQ2000_F_RD, IQ2000_F_SHAMT, IQ2000_F_CP_OP$/;"	e	enum:ifield_type
IQ2000_INSN_ADD	opcodes/iq2000-opc.h	/^  IQ2000_INSN_INVALID, IQ2000_INSN_ADD2, IQ2000_INSN_ADD, IQ2000_INSN_ADDI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADD2	opcodes/iq2000-opc.h	/^  IQ2000_INSN_INVALID, IQ2000_INSN_ADD2, IQ2000_INSN_ADD, IQ2000_INSN_ADDI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDI, IQ2000_INSN_ADDIU2, IQ2000_INSN_ADDIU, IQ2000_INSN_ADDU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDI2	opcodes/iq2000-opc.h	/^  IQ2000_INSN_INVALID, IQ2000_INSN_ADD2, IQ2000_INSN_ADD, IQ2000_INSN_ADDI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDIU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDI, IQ2000_INSN_ADDIU2, IQ2000_INSN_ADDIU, IQ2000_INSN_ADDU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDIU2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDI, IQ2000_INSN_ADDIU2, IQ2000_INSN_ADDIU, IQ2000_INSN_ADDU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDU, IQ2000_INSN_ADO162, IQ2000_INSN_ADO16, IQ2000_INSN_AND2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADDU2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDI, IQ2000_INSN_ADDIU2, IQ2000_INSN_ADDIU, IQ2000_INSN_ADDU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADO16	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDU, IQ2000_INSN_ADO162, IQ2000_INSN_ADO16, IQ2000_INSN_AND2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ADO162	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDU, IQ2000_INSN_ADO162, IQ2000_INSN_ADO16, IQ2000_INSN_AND2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_AND	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_AND, IQ2000_INSN_ANDI2, IQ2000_INSN_ANDI, IQ2000_INSN_ANDOI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_AND2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ADDU, IQ2000_INSN_ADO162, IQ2000_INSN_ADO16, IQ2000_INSN_AND2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_AND, IQ2000_INSN_ANDI2, IQ2000_INSN_ANDI, IQ2000_INSN_ANDOI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_AND, IQ2000_INSN_ANDI2, IQ2000_INSN_ANDI, IQ2000_INSN_ANDOI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOI, IQ2000_INSN_NOR2, IQ2000_INSN_NOR, IQ2000_INSN_OR2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_AND, IQ2000_INSN_ANDI2, IQ2000_INSN_ANDI, IQ2000_INSN_ANDOI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOUI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SW, IQ2000_INSN_BREAK, IQ2000_INSN_SYSCALL, IQ2000_INSN_ANDOUI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOUI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOUI2, IQ2000_INSN_ORUI2, IQ2000_INSN_ORUI, IQ2000_INSN_BGTZ$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOUI2_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB, IQ2000_INSN_ANDOUI_Q10, IQ2000_INSN_ANDOUI2_Q10, IQ2000_INSN_ORUI_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ANDOUI_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB, IQ2000_INSN_ANDOUI_Q10, IQ2000_INSN_ANDOUI2_Q10, IQ2000_INSN_ORUI_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_AVAIL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CRC32, IQ2000_INSN_CRC32B, IQ2000_INSN_CNT1S, IQ2000_INSN_AVAIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_XORI2, IQ2000_INSN_XORI, IQ2000_INSN_BBI, IQ2000_INSN_BBIN$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBIL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_JALQ10, IQ2000_INSN_JALQ10_2, IQ2000_INSN_BBIL, IQ2000_INSN_BBINL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBIN	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_XORI2, IQ2000_INSN_XORI, IQ2000_INSN_BBI, IQ2000_INSN_BBIN$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBINL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_JALQ10, IQ2000_INSN_JALQ10_2, IQ2000_INSN_BBIL, IQ2000_INSN_BBINL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBV, IQ2000_INSN_BBVN, IQ2000_INSN_BEQ, IQ2000_INSN_BEQL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBVL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBVL, IQ2000_INSN_BBVNL, IQ2000_INSN_BGTZAL, IQ2000_INSN_BGTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBVN	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBV, IQ2000_INSN_BBVN, IQ2000_INSN_BEQ, IQ2000_INSN_BEQL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BBVNL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBVL, IQ2000_INSN_BBVNL, IQ2000_INSN_BGTZAL, IQ2000_INSN_BGTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC0F	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MRGB2, IQ2000_INSN_BCTXT, IQ2000_INSN_BC0F, IQ2000_INSN_BC0FL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC0FL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MRGB2, IQ2000_INSN_BCTXT, IQ2000_INSN_BC0F, IQ2000_INSN_BC0FL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC0T	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3F, IQ2000_INSN_BC3FL, IQ2000_INSN_BC0T, IQ2000_INSN_BC0TL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC0TL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3F, IQ2000_INSN_BC3FL, IQ2000_INSN_BC0T, IQ2000_INSN_BC0TL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC3F	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3F, IQ2000_INSN_BC3FL, IQ2000_INSN_BC0T, IQ2000_INSN_BC0TL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC3FL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3F, IQ2000_INSN_BC3FL, IQ2000_INSN_BC0T, IQ2000_INSN_BC0TL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC3T	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3T, IQ2000_INSN_BC3TL, IQ2000_INSN_CFC0, IQ2000_INSN_CFC1$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BC3TL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3T, IQ2000_INSN_BC3TL, IQ2000_INSN_CFC0, IQ2000_INSN_CFC1$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BCTX	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BRI, IQ2000_INSN_BRV, IQ2000_INSN_BCTX, IQ2000_INSN_YIELD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BCTXT	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MRGB2, IQ2000_INSN_BCTXT, IQ2000_INSN_BC0F, IQ2000_INSN_BC0FL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BEQ	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBV, IQ2000_INSN_BBVN, IQ2000_INSN_BEQ, IQ2000_INSN_BEQL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BEQL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBV, IQ2000_INSN_BBVN, IQ2000_INSN_BEQ, IQ2000_INSN_BEQL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGEZ	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGEZ, IQ2000_INSN_BGEZAL, IQ2000_INSN_BGEZALL, IQ2000_INSN_BGEZL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGEZAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGEZ, IQ2000_INSN_BGEZAL, IQ2000_INSN_BGEZALL, IQ2000_INSN_BGEZL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGEZALL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGEZ, IQ2000_INSN_BGEZAL, IQ2000_INSN_BGEZALL, IQ2000_INSN_BGEZL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGEZL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGEZ, IQ2000_INSN_BGEZAL, IQ2000_INSN_BGEZALL, IQ2000_INSN_BGEZL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZ	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOUI2, IQ2000_INSN_ORUI2, IQ2000_INSN_ORUI, IQ2000_INSN_BGTZ$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBVL, IQ2000_INSN_BBVNL, IQ2000_INSN_BGTZAL, IQ2000_INSN_BGTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZALL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BBVL, IQ2000_INSN_BBVNL, IQ2000_INSN_BGTZAL, IQ2000_INSN_BGTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGTZL, IQ2000_INSN_BLEZ, IQ2000_INSN_BLEZL, IQ2000_INSN_MRGB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZL_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZAL, IQ2000_INSN_BLEZALL, IQ2000_INSN_BGTZ_Q10, IQ2000_INSN_BGTZL_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BGTZ_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZAL, IQ2000_INSN_BLEZALL, IQ2000_INSN_BGTZ_Q10, IQ2000_INSN_BGTZL_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZ	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGTZL, IQ2000_INSN_BLEZ, IQ2000_INSN_BLEZL, IQ2000_INSN_MRGB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZAL, IQ2000_INSN_BLEZALL, IQ2000_INSN_BGTZ_Q10, IQ2000_INSN_BGTZL_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZALL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZAL, IQ2000_INSN_BLEZALL, IQ2000_INSN_BGTZ_Q10, IQ2000_INSN_BGTZL_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGTZL, IQ2000_INSN_BLEZ, IQ2000_INSN_BLEZL, IQ2000_INSN_MRGB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZL_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZ_Q10, IQ2000_INSN_BLEZL_Q10, IQ2000_INSN_BMB_Q10, IQ2000_INSN_BMBL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLEZ_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZ_Q10, IQ2000_INSN_BLEZL_Q10, IQ2000_INSN_BMB_Q10, IQ2000_INSN_BMBL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLTZ	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLTZ, IQ2000_INSN_BLTZL, IQ2000_INSN_BLTZAL, IQ2000_INSN_BLTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLTZAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLTZ, IQ2000_INSN_BLTZL, IQ2000_INSN_BLTZAL, IQ2000_INSN_BLTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLTZALL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLTZ, IQ2000_INSN_BLTZL, IQ2000_INSN_BLTZAL, IQ2000_INSN_BLTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BLTZL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLTZ, IQ2000_INSN_BLTZL, IQ2000_INSN_BLTZAL, IQ2000_INSN_BLTZALL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB, IQ2000_INSN_ANDOUI_Q10, IQ2000_INSN_ANDOUI2_Q10, IQ2000_INSN_ORUI_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB0	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB0, IQ2000_INSN_BMB1, IQ2000_INSN_BMB2, IQ2000_INSN_BMB3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB0, IQ2000_INSN_BMB1, IQ2000_INSN_BMB2, IQ2000_INSN_BMB3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB0, IQ2000_INSN_BMB1, IQ2000_INSN_BMB2, IQ2000_INSN_BMB3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB0, IQ2000_INSN_BMB1, IQ2000_INSN_BMB2, IQ2000_INSN_BMB3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMBL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZ_Q10, IQ2000_INSN_BLEZL_Q10, IQ2000_INSN_BMB_Q10, IQ2000_INSN_BMBL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BMB_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BLEZ_Q10, IQ2000_INSN_BLEZL_Q10, IQ2000_INSN_BMB_Q10, IQ2000_INSN_BMBL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BNE	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BNE, IQ2000_INSN_BNEL, IQ2000_INSN_JALR, IQ2000_INSN_JR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BNEL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BNE, IQ2000_INSN_BNEL, IQ2000_INSN_JALR, IQ2000_INSN_JR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BREAK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SW, IQ2000_INSN_BREAK, IQ2000_INSN_SYSCALL, IQ2000_INSN_ANDOUI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BRI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BRI, IQ2000_INSN_BRV, IQ2000_INSN_BCTX, IQ2000_INSN_YIELD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_BRV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BRI, IQ2000_INSN_BRV, IQ2000_INSN_BCTX, IQ2000_INSN_YIELD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CAM144	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CAM36, IQ2000_INSN_CAM72, IQ2000_INSN_CAM144, IQ2000_INSN_CAM288$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CAM288	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CAM36, IQ2000_INSN_CAM72, IQ2000_INSN_CAM144, IQ2000_INSN_CAM288$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CAM36	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CAM36, IQ2000_INSN_CAM72, IQ2000_INSN_CAM144, IQ2000_INSN_CAM288$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CAM72	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CAM36, IQ2000_INSN_CAM72, IQ2000_INSN_CAM144, IQ2000_INSN_CAM288$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CFC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128SIA4, IQ2000_INSN_CM128VSA, IQ2000_INSN_CFC, IQ2000_INSN_CTC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CFC0	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3T, IQ2000_INSN_BC3TL, IQ2000_INSN_CFC0, IQ2000_INSN_CFC1$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CFC1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BC3T, IQ2000_INSN_BC3TL, IQ2000_INSN_CFC0, IQ2000_INSN_CFC1$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CFC2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CFC2, IQ2000_INSN_CFC3, IQ2000_INSN_CHKHDR, IQ2000_INSN_CTC0$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CFC3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CFC2, IQ2000_INSN_CFC3, IQ2000_INSN_CHKHDR, IQ2000_INSN_CTC0$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CHKHDR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CFC2, IQ2000_INSN_CFC3, IQ2000_INSN_CHKHDR, IQ2000_INSN_CTC0$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CHKHDRQ10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_DBA, IQ2000_INSN_DBD, IQ2000_INSN_DPWT, IQ2000_INSN_CHKHDRQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128RIA2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64SI, IQ2000_INSN_CM64SIA2, IQ2000_INSN_CM64SS, IQ2000_INSN_CM128RIA2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128RIA3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128RIA3, IQ2000_INSN_CM128RIA4, IQ2000_INSN_CM128SIA2, IQ2000_INSN_CM128SIA3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128RIA4	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128RIA3, IQ2000_INSN_CM128RIA4, IQ2000_INSN_CM128SIA2, IQ2000_INSN_CM128SIA3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128SIA2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128RIA3, IQ2000_INSN_CM128RIA4, IQ2000_INSN_CM128SIA2, IQ2000_INSN_CM128SIA3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128SIA3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128RIA3, IQ2000_INSN_CM128RIA4, IQ2000_INSN_CM128SIA2, IQ2000_INSN_CM128SIA3$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128SIA4	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128SIA4, IQ2000_INSN_CM128VSA, IQ2000_INSN_CFC, IQ2000_INSN_CTC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM128VSA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128SIA4, IQ2000_INSN_CM128VSA, IQ2000_INSN_CFC, IQ2000_INSN_CTC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32AND	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32AND, IQ2000_INSN_CM32ANDN, IQ2000_INSN_CM32OR, IQ2000_INSN_CM32RA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32ANDN	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32AND, IQ2000_INSN_CM32ANDN, IQ2000_INSN_CM32OR, IQ2000_INSN_CM32RA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32OR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32AND, IQ2000_INSN_CM32ANDN, IQ2000_INSN_CM32OR, IQ2000_INSN_CM32RA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32RA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32AND, IQ2000_INSN_CM32ANDN, IQ2000_INSN_CM32OR, IQ2000_INSN_CM32RA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32RD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32RD, IQ2000_INSN_CM32RI, IQ2000_INSN_CM32RS, IQ2000_INSN_CM32SA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32RI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32RD, IQ2000_INSN_CM32RI, IQ2000_INSN_CM32RS, IQ2000_INSN_CM32SA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32RS	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32RD, IQ2000_INSN_CM32RI, IQ2000_INSN_CM32RS, IQ2000_INSN_CM32SA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32SA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32RD, IQ2000_INSN_CM32RI, IQ2000_INSN_CM32RS, IQ2000_INSN_CM32SA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32SD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32SD, IQ2000_INSN_CM32SI, IQ2000_INSN_CM32SS, IQ2000_INSN_CM32XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32SI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32SD, IQ2000_INSN_CM32SI, IQ2000_INSN_CM32SS, IQ2000_INSN_CM32XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32SS	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32SD, IQ2000_INSN_CM32SI, IQ2000_INSN_CM32SS, IQ2000_INSN_CM32XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM32XOR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM32SD, IQ2000_INSN_CM32SI, IQ2000_INSN_CM32SS, IQ2000_INSN_CM32XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64CLR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64CLR, IQ2000_INSN_CM64RA, IQ2000_INSN_CM64RD, IQ2000_INSN_CM64RI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64RA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64CLR, IQ2000_INSN_CM64RA, IQ2000_INSN_CM64RD, IQ2000_INSN_CM64RI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64RD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64CLR, IQ2000_INSN_CM64RA, IQ2000_INSN_CM64RD, IQ2000_INSN_CM64RI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64RI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64CLR, IQ2000_INSN_CM64RA, IQ2000_INSN_CM64RD, IQ2000_INSN_CM64RI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64RIA2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64RIA2, IQ2000_INSN_CM64RS, IQ2000_INSN_CM64SA, IQ2000_INSN_CM64SD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64RS	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64RIA2, IQ2000_INSN_CM64RS, IQ2000_INSN_CM64SA, IQ2000_INSN_CM64SD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64SA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64RIA2, IQ2000_INSN_CM64RS, IQ2000_INSN_CM64SA, IQ2000_INSN_CM64SD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64SD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64RIA2, IQ2000_INSN_CM64RS, IQ2000_INSN_CM64SA, IQ2000_INSN_CM64SD$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64SI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64SI, IQ2000_INSN_CM64SIA2, IQ2000_INSN_CM64SS, IQ2000_INSN_CM128RIA2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64SIA2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64SI, IQ2000_INSN_CM64SIA2, IQ2000_INSN_CM64SS, IQ2000_INSN_CM128RIA2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CM64SS	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM64SI, IQ2000_INSN_CM64SIA2, IQ2000_INSN_CM64SS, IQ2000_INSN_CM128RIA2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CMPHDR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_FREE, IQ2000_INSN_TSTOD, IQ2000_INSN_CMPHDR, IQ2000_INSN_MCID$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CNT1S	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CRC32, IQ2000_INSN_CRC32B, IQ2000_INSN_CNT1S, IQ2000_INSN_AVAIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CRC32	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CRC32, IQ2000_INSN_CRC32B, IQ2000_INSN_CNT1S, IQ2000_INSN_AVAIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CRC32B	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CRC32, IQ2000_INSN_CRC32B, IQ2000_INSN_CNT1S, IQ2000_INSN_AVAIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CTC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CM128SIA4, IQ2000_INSN_CM128VSA, IQ2000_INSN_CFC, IQ2000_INSN_CTC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CTC0	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CFC2, IQ2000_INSN_CFC3, IQ2000_INSN_CHKHDR, IQ2000_INSN_CTC0$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CTC1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CTC1, IQ2000_INSN_CTC2, IQ2000_INSN_CTC3, IQ2000_INSN_JCR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CTC2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CTC1, IQ2000_INSN_CTC2, IQ2000_INSN_CTC3, IQ2000_INSN_JCR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_CTC3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CTC1, IQ2000_INSN_CTC2, IQ2000_INSN_CTC3, IQ2000_INSN_JCR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_DBA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_DBA, IQ2000_INSN_DBD, IQ2000_INSN_DPWT, IQ2000_INSN_CHKHDRQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_DBD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_DBA, IQ2000_INSN_DBD, IQ2000_INSN_DPWT, IQ2000_INSN_CHKHDRQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_DPWT	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_DBA, IQ2000_INSN_DBD, IQ2000_INSN_DPWT, IQ2000_INSN_CHKHDRQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_DWRD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SWWR, IQ2000_INSN_SWWRU, IQ2000_INSN_DWRD, IQ2000_INSN_DWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_DWRDL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SWWR, IQ2000_INSN_SWWRU, IQ2000_INSN_DWRD, IQ2000_INSN_DWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_FREE	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_FREE, IQ2000_INSN_TSTOD, IQ2000_INSN_CMPHDR, IQ2000_INSN_MCID$/;"	e	enum:cgen_insn_type
IQ2000_INSN_INVALID	opcodes/iq2000-opc.h	/^  IQ2000_INSN_INVALID, IQ2000_INSN_ADD2, IQ2000_INSN_ADD, IQ2000_INSN_ADDI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_J	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LDW, IQ2000_INSN_SDW, IQ2000_INSN_J, IQ2000_INSN_JAL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LDW, IQ2000_INSN_SDW, IQ2000_INSN_J, IQ2000_INSN_JAL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JALQ10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_JALQ10, IQ2000_INSN_JALQ10_2, IQ2000_INSN_BBIL, IQ2000_INSN_BBINL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JALQ10_2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_JALQ10, IQ2000_INSN_JALQ10_2, IQ2000_INSN_BBIL, IQ2000_INSN_BBINL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JALR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BNE, IQ2000_INSN_BNEL, IQ2000_INSN_JALR, IQ2000_INSN_JR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JCR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_CTC1, IQ2000_INSN_CTC2, IQ2000_INSN_CTC3, IQ2000_INSN_JCR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JQ10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ORUI2_Q10, IQ2000_INSN_MRGBQ10, IQ2000_INSN_MRGBQ102, IQ2000_INSN_JQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_JR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BNE, IQ2000_INSN_BNEL, IQ2000_INSN_JALR, IQ2000_INSN_JR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LB, IQ2000_INSN_LBU, IQ2000_INSN_LH, IQ2000_INSN_LHU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LBU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LB, IQ2000_INSN_LBU, IQ2000_INSN_LH, IQ2000_INSN_LHU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LDW	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LDW, IQ2000_INSN_SDW, IQ2000_INSN_J, IQ2000_INSN_JAL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LH	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LB, IQ2000_INSN_LBU, IQ2000_INSN_LH, IQ2000_INSN_LHU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LHU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LB, IQ2000_INSN_LBU, IQ2000_INSN_LH, IQ2000_INSN_LHU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LOCK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LOCK, IQ2000_INSN_UNLK, IQ2000_INSN_SWRD, IQ2000_INSN_SWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUC32	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUC32, IQ2000_INSN_LUC32L, IQ2000_INSN_LUC64, IQ2000_INSN_LUC64L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUC32L	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUC32, IQ2000_INSN_LUC32L, IQ2000_INSN_LUC64, IQ2000_INSN_LUC64L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUC64	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUC32, IQ2000_INSN_LUC32L, IQ2000_INSN_LUC64, IQ2000_INSN_LUC64L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUC64L	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUC32, IQ2000_INSN_LUC32L, IQ2000_INSN_LUC64, IQ2000_INSN_LUC64L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUI, IQ2000_INSN_LW, IQ2000_INSN_SB, IQ2000_INSN_SH$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUK, IQ2000_INSN_LULCK, IQ2000_INSN_LUM32, IQ2000_INSN_LUM32L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LULCK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUK, IQ2000_INSN_LULCK, IQ2000_INSN_LUM32, IQ2000_INSN_LUM32L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUM32	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUK, IQ2000_INSN_LULCK, IQ2000_INSN_LUM32, IQ2000_INSN_LUM32L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUM32L	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUK, IQ2000_INSN_LULCK, IQ2000_INSN_LUM32, IQ2000_INSN_LUM32L$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUM64	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUM64, IQ2000_INSN_LUM64L, IQ2000_INSN_LUR, IQ2000_INSN_LURL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUM64L	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUM64, IQ2000_INSN_LUM64L, IQ2000_INSN_LUR, IQ2000_INSN_LURL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUM64, IQ2000_INSN_LUM64L, IQ2000_INSN_LUR, IQ2000_INSN_LURL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LURL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUM64, IQ2000_INSN_LUM64L, IQ2000_INSN_LUR, IQ2000_INSN_LURL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LUULCK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUULCK, IQ2000_INSN_MFC0, IQ2000_INSN_MFC1, IQ2000_INSN_MFC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_LW	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUI, IQ2000_INSN_LW, IQ2000_INSN_SB, IQ2000_INSN_SH$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MASK	include/elf/iq2000.h	54;"	d
IQ2000_INSN_MCID	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_FREE, IQ2000_INSN_TSTOD, IQ2000_INSN_CMPHDR, IQ2000_INSN_MCID$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MEM_SIZE	sim/iq2000/sim-main.h	73;"	d
IQ2000_INSN_MFC0	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUULCK, IQ2000_INSN_MFC0, IQ2000_INSN_MFC1, IQ2000_INSN_MFC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MFC1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUULCK, IQ2000_INSN_MFC0, IQ2000_INSN_MFC1, IQ2000_INSN_MFC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MFC2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUULCK, IQ2000_INSN_MFC0, IQ2000_INSN_MFC1, IQ2000_INSN_MFC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MFC3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MFC3, IQ2000_INSN_MTC0, IQ2000_INSN_MTC1, IQ2000_INSN_MTC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MRGB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BGTZL, IQ2000_INSN_BLEZ, IQ2000_INSN_BLEZL, IQ2000_INSN_MRGB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MRGB2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MRGB2, IQ2000_INSN_BCTXT, IQ2000_INSN_BC0F, IQ2000_INSN_BC0FL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MRGBQ10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ORUI2_Q10, IQ2000_INSN_MRGBQ10, IQ2000_INSN_MRGBQ102, IQ2000_INSN_JQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MRGBQ102	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ORUI2_Q10, IQ2000_INSN_MRGBQ10, IQ2000_INSN_MRGBQ102, IQ2000_INSN_JQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MTC0	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MFC3, IQ2000_INSN_MTC0, IQ2000_INSN_MTC1, IQ2000_INSN_MTC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MTC1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MFC3, IQ2000_INSN_MTC0, IQ2000_INSN_MTC1, IQ2000_INSN_MTC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MTC2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MFC3, IQ2000_INSN_MTC0, IQ2000_INSN_MTC1, IQ2000_INSN_MTC2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_MTC3	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MTC3, IQ2000_INSN_PKRL, IQ2000_INSN_PKRLR1, IQ2000_INSN_PKRLR30$/;"	e	enum:cgen_insn_type
IQ2000_INSN_NOR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOI, IQ2000_INSN_NOR2, IQ2000_INSN_NOR, IQ2000_INSN_OR2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_NOR2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOI, IQ2000_INSN_NOR2, IQ2000_INSN_NOR, IQ2000_INSN_OR2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_OR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_OR, IQ2000_INSN_ORI2, IQ2000_INSN_ORI, IQ2000_INSN_RAM$/;"	e	enum:cgen_insn_type
IQ2000_INSN_OR2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOI, IQ2000_INSN_NOR2, IQ2000_INSN_NOR, IQ2000_INSN_OR2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_OR, IQ2000_INSN_ORI2, IQ2000_INSN_ORI, IQ2000_INSN_RAM$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_OR, IQ2000_INSN_ORI2, IQ2000_INSN_ORI, IQ2000_INSN_RAM$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORUI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOUI2, IQ2000_INSN_ORUI2, IQ2000_INSN_ORUI, IQ2000_INSN_BGTZ$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORUI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ANDOUI2, IQ2000_INSN_ORUI2, IQ2000_INSN_ORUI, IQ2000_INSN_BGTZ$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORUI2_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_ORUI2_Q10, IQ2000_INSN_MRGBQ10, IQ2000_INSN_MRGBQ102, IQ2000_INSN_JQ10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_ORUI_Q10	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BMB, IQ2000_INSN_ANDOUI_Q10, IQ2000_INSN_ANDOUI2_Q10, IQ2000_INSN_ORUI_Q10$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MTC3, IQ2000_INSN_PKRL, IQ2000_INSN_PKRLR1, IQ2000_INSN_PKRLR30$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLA, IQ2000_INSN_PKRLAU, IQ2000_INSN_PKRLAH, IQ2000_INSN_PKRLAC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLAC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLA, IQ2000_INSN_PKRLAU, IQ2000_INSN_PKRLAH, IQ2000_INSN_PKRLAC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLAH	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLA, IQ2000_INSN_PKRLAU, IQ2000_INSN_PKRLAH, IQ2000_INSN_PKRLAC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLAU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLA, IQ2000_INSN_PKRLAU, IQ2000_INSN_PKRLAH, IQ2000_INSN_PKRLAC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLI, IQ2000_INSN_PKRLIH, IQ2000_INSN_PKRLIU, IQ2000_INSN_PKRLIC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLIC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLI, IQ2000_INSN_PKRLIH, IQ2000_INSN_PKRLIU, IQ2000_INSN_PKRLIC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLIH	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLI, IQ2000_INSN_PKRLIH, IQ2000_INSN_PKRLIU, IQ2000_INSN_PKRLIC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLIU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_PKRLI, IQ2000_INSN_PKRLIH, IQ2000_INSN_PKRLIU, IQ2000_INSN_PKRLIC$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLR1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MTC3, IQ2000_INSN_PKRL, IQ2000_INSN_PKRLR1, IQ2000_INSN_PKRLR30$/;"	e	enum:cgen_insn_type
IQ2000_INSN_PKRLR30	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_MTC3, IQ2000_INSN_PKRL, IQ2000_INSN_PKRLR1, IQ2000_INSN_PKRLR30$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RAM	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_OR, IQ2000_INSN_ORI2, IQ2000_INSN_ORI, IQ2000_INSN_RAM$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RB, IQ2000_INSN_RBR1, IQ2000_INSN_RBR30, IQ2000_INSN_RFE$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBA, IQ2000_INSN_RBAL, IQ2000_INSN_RBAR, IQ2000_INSN_WBA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBAL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBA, IQ2000_INSN_RBAL, IQ2000_INSN_RBAR, IQ2000_INSN_WBA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBAR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBA, IQ2000_INSN_RBAL, IQ2000_INSN_RBAR, IQ2000_INSN_WBA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBAU, IQ2000_INSN_WBAC, IQ2000_INSN_RBI, IQ2000_INSN_RBIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBIL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBAU, IQ2000_INSN_WBAC, IQ2000_INSN_RBI, IQ2000_INSN_RBIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBIR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBIR, IQ2000_INSN_WBI, IQ2000_INSN_WBIC, IQ2000_INSN_WBIU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBR1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RB, IQ2000_INSN_RBR1, IQ2000_INSN_RBR30, IQ2000_INSN_RFE$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RBR30	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RB, IQ2000_INSN_RBR1, IQ2000_INSN_RBR30, IQ2000_INSN_RFE$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RFE	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RB, IQ2000_INSN_RBR1, IQ2000_INSN_RBR30, IQ2000_INSN_RFE$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RX	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RX, IQ2000_INSN_RXR1, IQ2000_INSN_RXR30, IQ2000_INSN_SLEEP$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RXR1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RX, IQ2000_INSN_RXR1, IQ2000_INSN_RXR30, IQ2000_INSN_SLEEP$/;"	e	enum:cgen_insn_type
IQ2000_INSN_RXR30	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RX, IQ2000_INSN_RXR1, IQ2000_INSN_RXR30, IQ2000_INSN_SLEEP$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUI, IQ2000_INSN_LW, IQ2000_INSN_SB, IQ2000_INSN_SH$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SDW	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LDW, IQ2000_INSN_SDW, IQ2000_INSN_J, IQ2000_INSN_JAL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SH	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LUI, IQ2000_INSN_LW, IQ2000_INSN_SB, IQ2000_INSN_SH$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLEEP	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RX, IQ2000_INSN_RXR1, IQ2000_INSN_RXR30, IQ2000_INSN_SLEEP$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLL, IQ2000_INSN_SLLV2, IQ2000_INSN_SLLV, IQ2000_INSN_SLMV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLLV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLL, IQ2000_INSN_SLLV2, IQ2000_INSN_SLLV, IQ2000_INSN_SLMV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLLV2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLL, IQ2000_INSN_SLLV2, IQ2000_INSN_SLLV, IQ2000_INSN_SLMV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLMV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLMV, IQ2000_INSN_SLT2, IQ2000_INSN_SLT, IQ2000_INSN_SLTI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLMV2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLL, IQ2000_INSN_SLLV2, IQ2000_INSN_SLLV, IQ2000_INSN_SLMV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLT	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLMV, IQ2000_INSN_SLT2, IQ2000_INSN_SLT, IQ2000_INSN_SLTI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLT2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLMV, IQ2000_INSN_SLT2, IQ2000_INSN_SLT, IQ2000_INSN_SLTI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTI, IQ2000_INSN_SLTIU2, IQ2000_INSN_SLTIU, IQ2000_INSN_SLTU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLMV, IQ2000_INSN_SLT2, IQ2000_INSN_SLT, IQ2000_INSN_SLTI2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTIU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTI, IQ2000_INSN_SLTIU2, IQ2000_INSN_SLTIU, IQ2000_INSN_SLTU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTIU2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTI, IQ2000_INSN_SLTIU2, IQ2000_INSN_SLTIU, IQ2000_INSN_SLTU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTU, IQ2000_INSN_SRA2, IQ2000_INSN_SRA, IQ2000_INSN_SRAV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SLTU2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTI, IQ2000_INSN_SLTIU2, IQ2000_INSN_SLTIU, IQ2000_INSN_SLTU2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTU, IQ2000_INSN_SRA2, IQ2000_INSN_SRA, IQ2000_INSN_SRAV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRA2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTU, IQ2000_INSN_SRA2, IQ2000_INSN_SRA, IQ2000_INSN_SRAV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRAV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRAV, IQ2000_INSN_SRL, IQ2000_INSN_SRLV2, IQ2000_INSN_SRLV$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRAV2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SLTU, IQ2000_INSN_SRA2, IQ2000_INSN_SRA, IQ2000_INSN_SRAV2$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRAV, IQ2000_INSN_SRL, IQ2000_INSN_SRLV2, IQ2000_INSN_SRLV$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRLV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRAV, IQ2000_INSN_SRL, IQ2000_INSN_SRLV2, IQ2000_INSN_SRLV$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRLV2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRAV, IQ2000_INSN_SRL, IQ2000_INSN_SRLV2, IQ2000_INSN_SRLV$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRMV	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRMV2, IQ2000_INSN_SRMV, IQ2000_INSN_SUB2, IQ2000_INSN_SUB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRMV2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRMV2, IQ2000_INSN_SRMV, IQ2000_INSN_SUB2, IQ2000_INSN_SUB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRRD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRRD, IQ2000_INSN_SRRDL, IQ2000_INSN_SRULCK, IQ2000_INSN_SRWR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRRDL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRRD, IQ2000_INSN_SRRDL, IQ2000_INSN_SRULCK, IQ2000_INSN_SRWR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRULCK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRRD, IQ2000_INSN_SRRDL, IQ2000_INSN_SRULCK, IQ2000_INSN_SRWR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRWR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRRD, IQ2000_INSN_SRRDL, IQ2000_INSN_SRULCK, IQ2000_INSN_SRWR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SRWRU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRWRU, IQ2000_INSN_TRAPQFL, IQ2000_INSN_TRAPQNE, IQ2000_INSN_TRAPREL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SUB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRMV2, IQ2000_INSN_SRMV, IQ2000_INSN_SUB2, IQ2000_INSN_SUB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SUB2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRMV2, IQ2000_INSN_SRMV, IQ2000_INSN_SUB2, IQ2000_INSN_SUB$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SUBU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SUBU2, IQ2000_INSN_SUBU, IQ2000_INSN_XOR2, IQ2000_INSN_XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SUBU2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SUBU2, IQ2000_INSN_SUBU, IQ2000_INSN_XOR2, IQ2000_INSN_XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SW	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SW, IQ2000_INSN_BREAK, IQ2000_INSN_SYSCALL, IQ2000_INSN_ANDOUI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SWRD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LOCK, IQ2000_INSN_UNLK, IQ2000_INSN_SWRD, IQ2000_INSN_SWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SWRDL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LOCK, IQ2000_INSN_UNLK, IQ2000_INSN_SWRD, IQ2000_INSN_SWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SWWR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SWWR, IQ2000_INSN_SWWRU, IQ2000_INSN_DWRD, IQ2000_INSN_DWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SWWRU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SWWR, IQ2000_INSN_SWWRU, IQ2000_INSN_DWRD, IQ2000_INSN_DWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_SYSCALL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SW, IQ2000_INSN_BREAK, IQ2000_INSN_SYSCALL, IQ2000_INSN_ANDOUI$/;"	e	enum:cgen_insn_type
IQ2000_INSN_TRAPQFL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRWRU, IQ2000_INSN_TRAPQFL, IQ2000_INSN_TRAPQNE, IQ2000_INSN_TRAPREL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_TRAPQNE	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRWRU, IQ2000_INSN_TRAPQFL, IQ2000_INSN_TRAPQNE, IQ2000_INSN_TRAPREL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_TRAPREL	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SRWRU, IQ2000_INSN_TRAPQFL, IQ2000_INSN_TRAPQNE, IQ2000_INSN_TRAPREL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_TSTOD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_FREE, IQ2000_INSN_TSTOD, IQ2000_INSN_CMPHDR, IQ2000_INSN_MCID$/;"	e	enum:cgen_insn_type
IQ2000_INSN_UNLK	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_LOCK, IQ2000_INSN_UNLK, IQ2000_INSN_SWRD, IQ2000_INSN_SWRDL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_VALUE	include/elf/iq2000.h	55;"	d
IQ2000_INSN_WB	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WB, IQ2000_INSN_WBU, IQ2000_INSN_WBR1, IQ2000_INSN_WBR1U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBA	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBA, IQ2000_INSN_RBAL, IQ2000_INSN_RBAR, IQ2000_INSN_WBA$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBAC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBAU, IQ2000_INSN_WBAC, IQ2000_INSN_RBI, IQ2000_INSN_RBIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBAU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBAU, IQ2000_INSN_WBAC, IQ2000_INSN_RBI, IQ2000_INSN_RBIL$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBIR, IQ2000_INSN_WBI, IQ2000_INSN_WBIC, IQ2000_INSN_WBIU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBIC	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBIR, IQ2000_INSN_WBI, IQ2000_INSN_WBIC, IQ2000_INSN_WBIU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBIU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_RBIR, IQ2000_INSN_WBI, IQ2000_INSN_WBIC, IQ2000_INSN_WBIU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBR1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WB, IQ2000_INSN_WBU, IQ2000_INSN_WBR1, IQ2000_INSN_WBR1U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBR1U	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WB, IQ2000_INSN_WBU, IQ2000_INSN_WBR1, IQ2000_INSN_WBR1U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBR30	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBR30, IQ2000_INSN_WBR30U, IQ2000_INSN_WX, IQ2000_INSN_WXU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBR30U	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBR30, IQ2000_INSN_WBR30U, IQ2000_INSN_WX, IQ2000_INSN_WXU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WBU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WB, IQ2000_INSN_WBU, IQ2000_INSN_WBR1, IQ2000_INSN_WBR1U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WX	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBR30, IQ2000_INSN_WBR30U, IQ2000_INSN_WX, IQ2000_INSN_WXU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WXR1	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WXR1, IQ2000_INSN_WXR1U, IQ2000_INSN_WXR30, IQ2000_INSN_WXR30U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WXR1U	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WXR1, IQ2000_INSN_WXR1U, IQ2000_INSN_WXR30, IQ2000_INSN_WXR30U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WXR30	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WXR1, IQ2000_INSN_WXR1U, IQ2000_INSN_WXR30, IQ2000_INSN_WXR30U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WXR30U	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WXR1, IQ2000_INSN_WXR1U, IQ2000_INSN_WXR30, IQ2000_INSN_WXR30U$/;"	e	enum:cgen_insn_type
IQ2000_INSN_WXU	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_WBR30, IQ2000_INSN_WBR30U, IQ2000_INSN_WX, IQ2000_INSN_WXU$/;"	e	enum:cgen_insn_type
IQ2000_INSN_XOR	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SUBU2, IQ2000_INSN_SUBU, IQ2000_INSN_XOR2, IQ2000_INSN_XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_XOR2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_SUBU2, IQ2000_INSN_SUBU, IQ2000_INSN_XOR2, IQ2000_INSN_XOR$/;"	e	enum:cgen_insn_type
IQ2000_INSN_XORI	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_XORI2, IQ2000_INSN_XORI, IQ2000_INSN_BBI, IQ2000_INSN_BBIN$/;"	e	enum:cgen_insn_type
IQ2000_INSN_XORI2	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_XORI2, IQ2000_INSN_XORI, IQ2000_INSN_BBI, IQ2000_INSN_BBIN$/;"	e	enum:cgen_insn_type
IQ2000_INSN_YIELD	opcodes/iq2000-opc.h	/^ , IQ2000_INSN_BRI, IQ2000_INSN_BRV, IQ2000_INSN_BCTX, IQ2000_INSN_YIELD$/;"	e	enum:cgen_insn_type
IQ2000_OPC_H	opcodes/iq2000-opc.h	27;"	d
IQ2000_OPERAND_BASE	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CM_4Z, IQ2000_OPERAND_BASE, IQ2000_OPERAND_MASKR, IQ2000_OPERAND_BITNUM$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_BASEOFF	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_IMM, IQ2000_OPERAND_OFFSET, IQ2000_OPERAND_BASEOFF, IQ2000_OPERAND_JMPTARG$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_BITNUM	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CM_4Z, IQ2000_OPERAND_BASE, IQ2000_OPERAND_MASKR, IQ2000_OPERAND_BITNUM$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_BYTECOUNT	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND__INDEX, IQ2000_OPERAND_EXECODE, IQ2000_OPERAND_BYTECOUNT, IQ2000_OPERAND_CAM_Y$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CAM_Y	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND__INDEX, IQ2000_OPERAND_EXECODE, IQ2000_OPERAND_BYTECOUNT, IQ2000_OPERAND_CAM_Y$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CAM_Z	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CAM_Z, IQ2000_OPERAND_CM_3FUNC, IQ2000_OPERAND_CM_4FUNC, IQ2000_OPERAND_CM_3Z$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CM_3FUNC	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CAM_Z, IQ2000_OPERAND_CM_3FUNC, IQ2000_OPERAND_CM_4FUNC, IQ2000_OPERAND_CM_3Z$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CM_3Z	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CAM_Z, IQ2000_OPERAND_CM_3FUNC, IQ2000_OPERAND_CM_4FUNC, IQ2000_OPERAND_CM_3Z$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CM_4FUNC	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CAM_Z, IQ2000_OPERAND_CM_3FUNC, IQ2000_OPERAND_CM_4FUNC, IQ2000_OPERAND_CM_3Z$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_CM_4Z	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CM_4Z, IQ2000_OPERAND_BASE, IQ2000_OPERAND_MASKR, IQ2000_OPERAND_BITNUM$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_COUNT	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_MASK, IQ2000_OPERAND_MASKQ10, IQ2000_OPERAND_MASKL, IQ2000_OPERAND_COUNT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_EXECODE	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND__INDEX, IQ2000_OPERAND_EXECODE, IQ2000_OPERAND_BYTECOUNT, IQ2000_OPERAND_CAM_Y$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_HI16	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_HI16, IQ2000_OPERAND_LO16, IQ2000_OPERAND_MLO16, IQ2000_OPERAND_JMPTARGQ10$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_IMM	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_IMM, IQ2000_OPERAND_OFFSET, IQ2000_OPERAND_BASEOFF, IQ2000_OPERAND_JMPTARG$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_JMPTARG	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_IMM, IQ2000_OPERAND_OFFSET, IQ2000_OPERAND_BASEOFF, IQ2000_OPERAND_JMPTARG$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_JMPTARGQ10	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_HI16, IQ2000_OPERAND_LO16, IQ2000_OPERAND_MLO16, IQ2000_OPERAND_JMPTARGQ10$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_LO16	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_HI16, IQ2000_OPERAND_LO16, IQ2000_OPERAND_MLO16, IQ2000_OPERAND_JMPTARGQ10$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MASK	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_MASK, IQ2000_OPERAND_MASKQ10, IQ2000_OPERAND_MASKL, IQ2000_OPERAND_COUNT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MASKL	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_MASK, IQ2000_OPERAND_MASKQ10, IQ2000_OPERAND_MASKL, IQ2000_OPERAND_COUNT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MASKQ10	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_MASK, IQ2000_OPERAND_MASKQ10, IQ2000_OPERAND_MASKL, IQ2000_OPERAND_COUNT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MASKR	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_CM_4Z, IQ2000_OPERAND_BASE, IQ2000_OPERAND_MASKR, IQ2000_OPERAND_BITNUM$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MAX	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_MAX$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_MLO16	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_HI16, IQ2000_OPERAND_LO16, IQ2000_OPERAND_MLO16, IQ2000_OPERAND_JMPTARGQ10$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_OFFSET	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_IMM, IQ2000_OPERAND_OFFSET, IQ2000_OPERAND_BASEOFF, IQ2000_OPERAND_JMPTARG$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_PC	opcodes/iq2000-desc.h	/^  IQ2000_OPERAND_PC, IQ2000_OPERAND_RS, IQ2000_OPERAND_RT, IQ2000_OPERAND_RD$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RD	opcodes/iq2000-desc.h	/^  IQ2000_OPERAND_PC, IQ2000_OPERAND_RS, IQ2000_OPERAND_RT, IQ2000_OPERAND_RD$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RD_RS	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_RD_RS, IQ2000_OPERAND_RD_RT, IQ2000_OPERAND_RT_RS, IQ2000_OPERAND_SHAMT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RD_RT	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_RD_RS, IQ2000_OPERAND_RD_RT, IQ2000_OPERAND_RT_RS, IQ2000_OPERAND_SHAMT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RS	opcodes/iq2000-desc.h	/^  IQ2000_OPERAND_PC, IQ2000_OPERAND_RS, IQ2000_OPERAND_RT, IQ2000_OPERAND_RD$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RT	opcodes/iq2000-desc.h	/^  IQ2000_OPERAND_PC, IQ2000_OPERAND_RS, IQ2000_OPERAND_RT, IQ2000_OPERAND_RD$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_RT_RS	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_RD_RS, IQ2000_OPERAND_RD_RT, IQ2000_OPERAND_RT_RS, IQ2000_OPERAND_SHAMT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND_SHAMT	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND_RD_RS, IQ2000_OPERAND_RD_RT, IQ2000_OPERAND_RT_RS, IQ2000_OPERAND_SHAMT$/;"	e	enum:cgen_operand_type
IQ2000_OPERAND__INDEX	opcodes/iq2000-desc.h	/^ , IQ2000_OPERAND__INDEX, IQ2000_OPERAND_EXECODE, IQ2000_OPERAND_BYTECOUNT, IQ2000_OPERAND_CAM_Y$/;"	e	enum:cgen_operand_type
IR	sim/mips/cp1.h	61;"	d
IREG	opcodes/bfin-dis.c	665;"	d	file:
IREG	sim/bfin/bfin-sim.h	114;"	d
IRIX_COMPAT	bfd/elfxx-mips.c	809;"	d	file:
IRP_REGNUM	gdb/cris-tdep.c	/^  IRP_REGNUM  = 26,$/;"	e	enum:cris_regnums	file:
IRQ0_PORT	sim/mn10300/dv-mn103int.c	/^  IRQ0_PORT = G23_PORT,$/;"	e	enum:__anon793	file:
IRQ26MODE	sim/arm/armdefs.h	219;"	d
IRQ32MODE	sim/arm/armdefs.h	223;"	d
IRQ4_PORT	sim/mn10300/dv-mn103int.c	/^  IRQ4_PORT = G27_PORT,$/;"	e	enum:__anon793	file:
IRQBANK	sim/arm/armdefs.h	238;"	d
IRQ_PORT	sim/m68hc11/dv-m68hc11.c	/^  IRQ_PORT,$/;"	e	enum:__anon524	file:
IRW_MASK	gdb/nat/loongarch-linux-watch.h	90;"	d
IRW_MASK	gdb/nat/mips-linux-watch.h	87;"	d
ISAB_PLT_ENTRY_SIZE	bfd/elf32-m68k.c	520;"	d	file:
ISAC_PLT_ENTRY_SIZE	bfd/elf32-m68k.c	555;"	d	file:
ISAF	include/opcode/mips.h	1183;"	d
ISAF	include/opcode/mips.h	1220;"	d
ISALNUM	include/safe-ctype.h	90;"	d
ISALNUM	libiberty/regex.c	232;"	d	file:
ISALNUM	readline/chardefs.h	90;"	d
ISALPHA	include/safe-ctype.h	89;"	d
ISALPHA	libiberty/regex.c	233;"	d	file:
ISALPHA	readline/chardefs.h	91;"	d
ISARY	include/coff/internal.h	532;"	d
ISASCII	libiberty/regex.c	211;"	d	file:
ISASCII	libiberty/regex.c	213;"	d	file:
ISASCII	libiberty/regex.c	215;"	d	file:
ISATTY	gdb/defs.h	631;"	d
ISA_ATTR	opcodes/epiphany-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/fr30-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/frv-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/ip2k-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/iq2000-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/lm32-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/m32c-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/m32r-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/mep-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/mt-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/or1k-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/xc16x-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	opcodes/xstormy16-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	sim/cris/cris-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_ATTR	sim/sh64/sh-desc.h	/^} ISA_ATTR;$/;"	t	typeref:enum:isa_attr
ISA_COMPACT	sim/sh64/sh-desc.h	/^  ISA_COMPACT, ISA_MEDIA, ISA_MAX$/;"	e	enum:isa_attr
ISA_CRIS	sim/cris/cris-desc.h	/^  ISA_CRIS, ISA_MAX$/;"	e	enum:isa_attr
ISA_EPIPHANY	opcodes/epiphany-desc.h	/^  ISA_EPIPHANY, ISA_MAX$/;"	e	enum:isa_attr
ISA_EXT_COP1_16	opcodes/mep-desc.h	/^  ISA_MEP, ISA_EXT_CORE1, ISA_EXT_COP1_16, ISA_EXT_COP1_32$/;"	e	enum:isa_attr
ISA_EXT_COP1_32	opcodes/mep-desc.h	/^  ISA_MEP, ISA_EXT_CORE1, ISA_EXT_COP1_16, ISA_EXT_COP1_32$/;"	e	enum:isa_attr
ISA_EXT_COP1_48	opcodes/mep-desc.h	/^ , ISA_EXT_COP1_48, ISA_EXT_COP1_64, ISA_MAX$/;"	e	enum:isa_attr
ISA_EXT_COP1_64	opcodes/mep-desc.h	/^ , ISA_EXT_COP1_48, ISA_EXT_COP1_64, ISA_MAX$/;"	e	enum:isa_attr
ISA_EXT_CORE1	opcodes/mep-desc.h	/^  ISA_MEP, ISA_EXT_CORE1, ISA_EXT_COP1_16, ISA_EXT_COP1_32$/;"	e	enum:isa_attr
ISA_FR30	opcodes/fr30-desc.h	/^  ISA_FR30, ISA_MAX$/;"	e	enum:isa_attr
ISA_FRV	opcodes/frv-desc.h	/^  ISA_FRV, ISA_MAX$/;"	e	enum:isa_attr
ISA_IP2K	opcodes/ip2k-desc.h	/^  ISA_IP2K, ISA_MAX$/;"	e	enum:isa_attr
ISA_IQ2000	opcodes/iq2000-desc.h	/^  ISA_IQ2000, ISA_MAX$/;"	e	enum:isa_attr
ISA_LEVEL	bfd/elfxx-mips.c	14153;"	d	file:
ISA_LM32	opcodes/lm32-desc.h	/^  ISA_LM32, ISA_MAX$/;"	e	enum:isa_attr
ISA_M16C	opcodes/m32c-desc.h	/^  ISA_M16C, ISA_M32C, ISA_MAX$/;"	e	enum:isa_attr
ISA_M32C	opcodes/m32c-desc.h	/^  ISA_M16C, ISA_M32C, ISA_MAX$/;"	e	enum:isa_attr
ISA_M32R	opcodes/m32r-desc.h	/^  ISA_M32R, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/epiphany-desc.h	/^  ISA_EPIPHANY, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/fr30-desc.h	/^  ISA_FR30, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/frv-desc.h	/^  ISA_FRV, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/ip2k-desc.h	/^  ISA_IP2K, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/iq2000-desc.h	/^  ISA_IQ2000, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/lm32-desc.h	/^  ISA_LM32, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/m32c-desc.h	/^  ISA_M16C, ISA_M32C, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/m32r-desc.h	/^  ISA_M32R, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/mep-desc.h	/^ , ISA_EXT_COP1_48, ISA_EXT_COP1_64, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/mt-desc.h	/^  ISA_MT, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/or1k-desc.h	/^  ISA_OPENRISC, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/xc16x-desc.h	/^  ISA_XC16X, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	opcodes/xstormy16-desc.h	/^  ISA_XSTORMY16, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	sim/cris/cris-desc.h	/^  ISA_CRIS, ISA_MAX$/;"	e	enum:isa_attr
ISA_MAX	sim/sh64/sh-desc.h	/^  ISA_COMPACT, ISA_MEDIA, ISA_MAX$/;"	e	enum:isa_attr
ISA_MEDIA	sim/sh64/sh-desc.h	/^  ISA_COMPACT, ISA_MEDIA, ISA_MAX$/;"	e	enum:isa_attr
ISA_MEP	opcodes/mep-desc.h	/^  ISA_MEP, ISA_EXT_CORE1, ISA_EXT_COP1_16, ISA_EXT_COP1_32$/;"	e	enum:isa_attr
ISA_MICROMIPS	gdb/mips-tdep.h	/^    ISA_MICROMIPS$/;"	e	enum:mips_isa
ISA_MIPS	gdb/mips-tdep.h	/^    ISA_MIPS = -1,		\/* mips_compression_string depends on it.  *\/$/;"	e	enum:mips_isa
ISA_MIPS1	include/opcode/mips.h	1309;"	d
ISA_MIPS16	gdb/mips-tdep.h	/^    ISA_MIPS16,$/;"	e	enum:mips_isa
ISA_MIPS2	include/opcode/mips.h	1310;"	d
ISA_MIPS3	include/opcode/mips.h	1311;"	d
ISA_MIPS32	include/opcode/mips.h	1315;"	d
ISA_MIPS32R2	include/opcode/mips.h	1318;"	d
ISA_MIPS32R3	include/opcode/mips.h	1319;"	d
ISA_MIPS32R5	include/opcode/mips.h	1320;"	d
ISA_MIPS32R6	include/opcode/mips.h	1325;"	d
ISA_MIPS4	include/opcode/mips.h	1312;"	d
ISA_MIPS5	include/opcode/mips.h	1313;"	d
ISA_MIPS64	include/opcode/mips.h	1316;"	d
ISA_MIPS64R2	include/opcode/mips.h	1321;"	d
ISA_MIPS64R3	include/opcode/mips.h	1322;"	d
ISA_MIPS64R5	include/opcode/mips.h	1323;"	d
ISA_MIPS64R6	include/opcode/mips.h	1326;"	d
ISA_MODE_MICROMIPS	sim/mips/sim-main.h	979;"	d
ISA_MODE_MIPS32	sim/mips/sim-main.h	978;"	d
ISA_MT	opcodes/mt-desc.h	/^  ISA_MT, ISA_MAX$/;"	e	enum:isa_attr
ISA_OPENRISC	opcodes/or1k-desc.h	/^  ISA_OPENRISC, ISA_MAX$/;"	e	enum:isa_attr
ISA_REV	bfd/elfxx-mips.c	14154;"	d	file:
ISA_UNKNOWN	include/opcode/mips.h	1308;"	d
ISA_V2	opcodes/ppc-opc.c	218;"	d	file:
ISA_XC16X	opcodes/xc16x-desc.h	/^  ISA_XC16X, ISA_MAX$/;"	e	enum:isa_attr
ISA_XSTORMY16	opcodes/xstormy16-desc.h	/^  ISA_XSTORMY16, ISA_MAX$/;"	e	enum:isa_attr
ISBLANK	include/safe-ctype.h	91;"	d
ISBLANK	libiberty/regex.c	219;"	d	file:
ISBLANK	libiberty/regex.c	221;"	d	file:
ISCNTRL	include/safe-ctype.h	92;"	d
ISCNTRL	libiberty/regex.c	234;"	d	file:
ISCOEFFZERO	libdecnumber/decNumberLocal.h	438;"	d
ISCOEFFZERO	libdecnumber/decNumberLocal.h	443;"	d
ISCOEFFZERO	libdecnumber/decNumberLocal.h	449;"	d
ISDIGIT	include/safe-ctype.h	93;"	d
ISDIGIT	libiberty/regex.c	231;"	d	file:
ISDIGIT	readline/chardefs.h	92;"	d
ISE_VECTOR_START	sim/cr16/cr16_sim.h	412;"	d
ISFCN	include/coff/internal.h	530;"	d
ISFUNC	readline/keymaps.h	59;"	d
ISGRAPH	include/safe-ctype.h	94;"	d
ISGRAPH	libiberty/regex.c	224;"	d	file:
ISGRAPH	libiberty/regex.c	226;"	d	file:
ISHEX	bfd/ihex.c	137;"	d	file:
ISHEX	bfd/srec.c	121;"	d	file:
ISHEX	bfd/tekhex.c	93;"	d	file:
ISIDNUM	include/safe-ctype.h	102;"	d
ISIDST	include/safe-ctype.h	103;"	d
ISKMAP	readline/keymaps.h	60;"	d
ISLOWER	include/safe-ctype.h	95;"	d
ISLOWER	libiberty/regex.c	235;"	d	file:
ISLOWER	readline/chardefs.h	93;"	d
ISMACR	readline/keymaps.h	61;"	d
ISM_COMPACT	sim/sh64/sh64-sim.h	/^  ISM_COMPACT, ISM_MEDIA$/;"	e	enum:__anon881
ISM_MEDIA	sim/sh64/sh64-sim.h	/^  ISM_COMPACT, ISM_MEDIA$/;"	e	enum:__anon881
ISNAN	gdb/gnulib/import/frexp.c	42;"	d	file:
ISNAN	gdb/gnulib/import/frexp.c	50;"	d	file:
ISOCTAL	readline/chardefs.h	119;"	d
ISOLATED_MESSAGE	gdb/complaints.c	/^  ISOLATED_MESSAGE,$/;"	e	enum:complaint_series	file:
ISPRINT	include/safe-ctype.h	96;"	d
ISPRINT	libiberty/regex.c	229;"	d	file:
ISPRINT	libiberty/regex.c	230;"	d	file:
ISPRINT	readline/chardefs.h	86;"	d
ISPRINT	readline/chardefs.h	94;"	d
ISPTR	include/coff/internal.h	528;"	d
ISPUNCT	include/safe-ctype.h	97;"	d
ISPUNCT	libiberty/regex.c	236;"	d	file:
ISP_CR	sim/cr16/cr16_sim.h	/^  ISP_CR = 13,$/;"	e	enum:__anon515
ISR	gdb/ser-go32.c	352;"	d	file:
ISRNAME	gdb/ser-go32.c	351;"	d	file:
ISR_REG	sim/mips/dv-tx3904irc.c	/^  ISR_REG = 0,$/;"	e	enum:__anon836	file:
ISR_SET	sim/mips/dv-tx3904irc.c	179;"	d	file:
ISSLASH	gdb/gnulib/import/dosname.h	35;"	d
ISSLASH	gdb/gnulib/import/dosname.h	38;"	d
ISSLASH	gdb/gnulib/import/filename.h	33;"	d
ISSLASH	gdb/gnulib/import/filename.h	43;"	d
ISSLASH	gdb/gnulib/import/localcharset.c	100;"	d	file:
ISSLASH	gdb/gnulib/import/localcharset.c	92;"	d	file:
ISSLASH	intl/dcigettext.c	201;"	d	file:
ISSLASH	intl/dcigettext.c	210;"	d	file:
ISSLASH	intl/l10nflist.c	72;"	d	file:
ISSLASH	intl/l10nflist.c	79;"	d	file:
ISSLASH	intl/localcharset.c	78;"	d	file:
ISSLASH	intl/localcharset.c	86;"	d	file:
ISSLASH	intl/relocatable.c	72;"	d	file:
ISSLASH	intl/relocatable.c	81;"	d	file:
ISSPACE	include/safe-ctype.h	98;"	d
ISSPACE	libiberty/regex.c	237;"	d	file:
ISSPECIAL	zlib/contrib/untgz/untgz.c	288;"	d	file:
ISTAG	include/coff/internal.h	534;"	d
IST_TYPE	opcodes/dlx-dis.c	29;"	d	file:
ISUPPER	include/safe-ctype.h	99;"	d
ISUPPER	libiberty/regex.c	238;"	d	file:
ISUPPER	readline/chardefs.h	95;"	d
ISWCTYPE	gdb/gnulib/import/fnmatch.c	112;"	d	file:
ISWCTYPE	gdb/gnulib/import/fnmatch.c	114;"	d	file:
ISXDIGIT	include/safe-ctype.h	100;"	d
ISXDIGIT	libiberty/regex.c	239;"	d	file:
ISXDIGIT	readline/chardefs.h	96;"	d
ISZERO	libdecnumber/decNumberLocal.h	254;"	d
IS_16BIT_ON	bfd/elf32-nds32.c	8764;"	d	file:
IS_1ST_CONVERT	bfd/elf32-nds32.c	8762;"	d	file:
IS_64BIT_MODE	sim/ppc/cpu.h	226;"	d
IS_AARCH64_TLSDESC_RELOC	bfd/elfnn-aarch64.c	246;"	d	file:
IS_AARCH64_TLS_RELAX_RELOC	bfd/elfnn-aarch64.c	222;"	d	file:
IS_AARCH64_TLS_RELOC	bfd/elfnn-aarch64.c	170;"	d	file:
IS_ABSOLUTE_FILE_NAME	gdb/gnulib/import/dosname.h	46;"	d
IS_ABSOLUTE_FILE_NAME	gdb/gnulib/import/dosname.h	48;"	d
IS_ABSOLUTE_PATH	gdb/gnulib/import/filename.h	37;"	d
IS_ABSOLUTE_PATH	gdb/gnulib/import/filename.h	44;"	d
IS_ABSOLUTE_PATH	include/filenames.h	44;"	d
IS_ABSOLUTE_PATH	include/filenames.h	53;"	d
IS_ABSOLUTE_PATH	intl/dcigettext.c	205;"	d	file:
IS_ABSOLUTE_PATH	intl/dcigettext.c	211;"	d	file:
IS_ABSOLUTE_PATH	intl/l10nflist.c	76;"	d	file:
IS_ABSOLUTE_PATH	intl/l10nflist.c	80;"	d	file:
IS_ABSOLUTE_PATH_1	include/filenames.h	79;"	d
IS_ABSOLUTE_RELOC	bfd/elf32-hppa.c	162;"	d	file:
IS_ACTIVE	libiberty/regex.c	1812;"	d	file:
IS_ADD	gdb/mep-tdep.c	1544;"	d	file:
IS_ADD3_16	gdb/mep-tdep.c	1539;"	d	file:
IS_ADD3_16_REG	gdb/mep-tdep.c	1528;"	d	file:
IS_ADD3_32	gdb/mep-tdep.c	1533;"	d	file:
IS_ADD_2SP_W_OPCODE	bfd/elf32-ip2k.c	87;"	d	file:
IS_ADD_IMM_FP	gdb/sh-tdep.c	539;"	d	file:
IS_ADD_IMM_SP	gdb/h8300-tdep.c	158;"	d	file:
IS_ADD_IMM_SP	gdb/sh-tdep.c	488;"	d	file:
IS_ADD_PCL_W_OPCODE	bfd/elf32-ip2k.c	106;"	d	file:
IS_ADD_R3SP	gdb/sh-tdep.c	495;"	d	file:
IS_ADD_REG_TO_FP	gdb/sh-tdep.c	538;"	d	file:
IS_ADD_RnSP	gdb/h8300-tdep.c	163;"	d	file:
IS_ADD_W_WREG_OPCODE	bfd/elf32-ip2k.c	97;"	d	file:
IS_ALPHA	libiberty/cp-demangle.c	6605;"	d	file:
IS_ALSO_SPILL_REG	gdb/microblaze-tdep.c	57;"	d	file:
IS_ARC_PCREL_TYPE	bfd/elf32-arc.c	1750;"	d	file:
IS_AREG	opcodes/bfin-dis.c	428;"	d	file:
IS_ARM_TLS_GNU_RELOC	bfd/elf32-arm.c	12940;"	d	file:
IS_ARM_TLS_RELOC	bfd/elf32-arm.c	12925;"	d	file:
IS_BALNAME	include/bout.h	166;"	d
IS_BITSIZE	bfd/elfxx-mips.c	13437;"	d	file:
IS_BRA	gdb/mep-tdep.c	1566;"	d	file:
IS_BR_CALL	bfd/elfxx-ia64.c	381;"	d	file:
IS_BR_COND	bfd/elfxx-ia64.c	379;"	d	file:
IS_CALLNAME	include/bout.h	165;"	d
IS_CCR_REGNUM	gdb/mep-tdep.c	628;"	d	file:
IS_CHAR_CLASS	gdb/gnulib/import/fnmatch.c	106;"	d	file:
IS_CHAR_CLASS	gdb/gnulib/import/fnmatch.c	108;"	d	file:
IS_CHAR_CLASS	gdb/gnulib/import/fnmatch.c	125;"	d	file:
IS_CHAR_CLASS	gdb/gnulib/import/fnmatch.c	201;"	d	file:
IS_CHAR_CLASS	gdb/gnulib/import/fnmatch.c	266;"	d	file:
IS_CHAR_CLASS	libiberty/regex.c	2183;"	d	file:
IS_CHAR_CLASS	libiberty/regex.c	2185;"	d	file:
IS_CHAR_CLASS	libiberty/regex.c	2190;"	d	file:
IS_CLEAR	sim/aarch64/simulator.c	40;"	d	file:
IS_CONTAINED_BY_LMA	bfd/elf.c	6595;"	d	file:
IS_CONTAINED_BY_LMA	bfd/elf.c	7186;"	d	file:
IS_CONTAINED_BY_VMA	bfd/elf.c	6588;"	d	file:
IS_CONTAINED_BY_VMA	bfd/elf.c	7185;"	d	file:
IS_COREFILE_NOTE	bfd/elf.c	6610;"	d	file:
IS_COREFILE_NOTE	bfd/elf.c	7188;"	d	file:
IS_CPU_TIC3X	include/opcode/tic4x.h	22;"	d
IS_CPU_TIC4X	include/opcode/tic4x.h	23;"	d
IS_CR32_REGNUM	gdb/mep-tdep.c	622;"	d	file:
IS_CR64_REGNUM	gdb/mep-tdep.c	624;"	d	file:
IS_CR_REGNUM	gdb/mep-tdep.c	626;"	d	file:
IS_CSR_REGNUM	gdb/mep-tdep.c	621;"	d	file:
IS_DAGREG	opcodes/bfin-dis.c	430;"	d	file:
IS_DFP_PSEUDOREG	gdb/rs6000-tdep.c	95;"	d	file:
IS_DIGIT	libiberty/cp-demangle.c	211;"	d	file:
IS_DIR_SEPARATOR	include/filenames.h	43;"	d
IS_DIR_SEPARATOR	include/filenames.h	52;"	d
IS_DIR_SEPARATOR	libiberty/basename.c	36;"	d	file:
IS_DIR_SEPARATOR	libiberty/basename.c	38;"	d	file:
IS_DIR_SEPARATOR	libiberty/make-relative-prefix.c	93;"	d	file:
IS_DIR_SEPARATOR	libiberty/make-relative-prefix.c	95;"	d	file:
IS_DIR_SEPARATOR_1	include/filenames.h	56;"	d
IS_DOS_ABSOLUTE_PATH	include/filenames.h	68;"	d
IS_DOS_DIR_SEPARATOR	include/filenames.h	67;"	d
IS_DREG	opcodes/bfin-dis.c	426;"	d	file:
IS_EFP_PSEUDOREG	gdb/rs6000-tdep.c	105;"	d	file:
IS_EXTERNAL	bfd/cofflink.c	44;"	d	file:
IS_FDPIC	bfd/elf32-bfin.c	1647;"	d	file:
IS_FDPIC	bfd/elf32-frv.c	801;"	d	file:
IS_FDPIC	bfd/elf32-lm32.c	48;"	d	file:
IS_FPUSH	gdb/sh-tdep.c	503;"	d	file:
IS_FP_AVAILABLE	sim/ppc/cpu.h	233;"	d
IS_FP_CR32_REGNUM	gdb/mep-tdep.c	623;"	d	file:
IS_FP_CR64_REGNUM	gdb/mep-tdep.c	625;"	d	file:
IS_GENREG	opcodes/bfin-dis.c	429;"	d	file:
IS_GPR_REGNUM	gdb/mep-tdep.c	616;"	d	file:
IS_INC_1SP_OPCODE	bfd/elf32-ip2k.c	78;"	d	file:
IS_INSN_24	bfd/arc-plt.h	48;"	d
IS_INSN_32	bfd/arc-plt.h	47;"	d
IS_INSN_MNEMONIC	include/opcode/cr16.h	418;"	d
IS_INSN_MNEMONIC	include/opcode/crx.h	404;"	d
IS_INSN_TYPE	include/opcode/cr16.h	414;"	d
IS_INSN_TYPE	include/opcode/crx.h	400;"	d
IS_ISOBASIC	include/safe-ctype.h	104;"	d
IS_JMP_OPCODE	bfd/elf32-ip2k.c	60;"	d	file:
IS_JSR	gdb/sh-tdep.c	468;"	d	file:
IS_LDC	gdb/mep-tdep.c	1550;"	d	file:
IS_LDS	gdb/sh-tdep.c	535;"	d	file:
IS_LEX_CHAR	opcodes/nds32-asm.c	44;"	d	file:
IS_LKADDR	include/opcode/tic54x.h	99;"	d
IS_LOAD_AND_RESERVE_INSN	gdb/rs6000-tdep.c	820;"	d	file:
IS_LOWER	libiberty/cp-demangle.c	213;"	d	file:
IS_LW	gdb/mep-tdep.c	1555;"	d	file:
IS_M	opcodes/mips-opc.c	271;"	d	file:
IS_MACL_LDS	gdb/sh-tdep.c	536;"	d	file:
IS_MACL_STS	gdb/sh-tdep.c	476;"	d	file:
IS_ME	bfd/elf32-arc.c	1168;"	d	file:
IS_MIDDLE_ENDIAN	bfd/arc-plt.h	49;"	d
IS_MODULE_PARSED	bfd/vms-alpha.c	4152;"	d	file:
IS_MOV	gdb/mep-tdep.c	1561;"	d	file:
IS_MOVB_EXT	gdb/h8300-tdep.c	142;"	d	file:
IS_MOVB_Rn16_SP	gdb/h8300-tdep.c	141;"	d	file:
IS_MOVB_Rn24_SP	gdb/h8300-tdep.c	143;"	d	file:
IS_MOVB_RnRm	gdb/h8300-tdep.c	138;"	d	file:
IS_MOVI20	gdb/sh-tdep.c	526;"	d	file:
IS_MOVL_EXT	gdb/h8300-tdep.c	150;"	d	file:
IS_MOVL_PCREL_TO_REG	gdb/sh-tdep.c	524;"	d	file:
IS_MOVL_PRE	gdb/h8300-tdep.c	148;"	d	file:
IS_MOVL_Rn16_SP	gdb/h8300-tdep.c	149;"	d	file:
IS_MOVL_Rn24_SP	gdb/h8300-tdep.c	151;"	d	file:
IS_MOVL_RnRm	gdb/h8300-tdep.c	140;"	d	file:
IS_MOVW_EXT	gdb/h8300-tdep.c	145;"	d	file:
IS_MOVW_PCREL_TO_REG	gdb/sh-tdep.c	522;"	d	file:
IS_MOVW_Rn16_SP	gdb/h8300-tdep.c	144;"	d	file:
IS_MOVW_Rn24_SP	gdb/h8300-tdep.c	146;"	d	file:
IS_MOVW_RnRm	gdb/h8300-tdep.c	139;"	d	file:
IS_MOV_ARG_TO_IND_R14	gdb/sh-tdep.c	511;"	d	file:
IS_MOV_ARG_TO_IND_R14_WITH_DISP	gdb/sh-tdep.c	516;"	d	file:
IS_MOV_ARG_TO_REG	gdb/sh-tdep.c	506;"	d	file:
IS_MOV_FP_SP	gdb/sh-tdep.c	537;"	d	file:
IS_MOV_IMM_Rn	gdb/h8300-tdep.c	161;"	d	file:
IS_MOV_R3	gdb/sh-tdep.c	490;"	d	file:
IS_MOV_SP_FP	gdb/h8300-tdep.c	155;"	d	file:
IS_MOV_SP_FP	gdb/sh-tdep.c	484;"	d	file:
IS_NOP_B	bfd/elfxx-ia64.c	368;"	d	file:
IS_NOP_F	bfd/elfxx-ia64.c	370;"	d	file:
IS_NOP_I	bfd/elfxx-ia64.c	373;"	d	file:
IS_NOP_M	bfd/elfxx-ia64.c	376;"	d	file:
IS_NOTE	bfd/elf.c	6601;"	d	file:
IS_NOTE	bfd/elf.c	7187;"	d	file:
IS_NVSPACE	include/safe-ctype.h	106;"	d
IS_NaT_COLLECTION_ADDR	gdb/ia64-tdep.c	907;"	d	file:
IS_ONLY_IFZERO	opcodes/ia64-gen.c	1956;"	d	file:
IS_OPTIMIZE	bfd/elf32-nds32.c	8763;"	d	file:
IS_OTHER	include/bout.h	167;"	d
IS_PAGE_OPCODE	bfd/elf32-ip2k.c	51;"	d	file:
IS_PATH_WITH_DIR	gdb/gnulib/import/filename.h	38;"	d
IS_PATH_WITH_DIR	gdb/gnulib/import/filename.h	45;"	d
IS_PATH_WITH_DIR	intl/dcigettext.c	206;"	d	file:
IS_PATH_WITH_DIR	intl/dcigettext.c	212;"	d	file:
IS_PATH_WITH_DIR	intl/relocatable.c	76;"	d	file:
IS_PATH_WITH_DIR	intl/relocatable.c	82;"	d	file:
IS_PPC64_TLS_RELOC	include/elf/ppc64.h	189;"	d
IS_PPC_TLS_RELOC	include/elf/ppc.h	183;"	d
IS_PPI	bfd/elf32-sh.c	173;"	d	file:
IS_PREG	opcodes/bfin-dis.c	427;"	d	file:
IS_PROBLEM_STATE	sim/ppc/cpu.h	221;"	d
IS_PSEUDO_REGNUM	gdb/mep-tdep.c	631;"	d	file:
IS_PUSH	gdb/h8300-tdep.c	164;"	d	file:
IS_PUSH	gdb/sh-tdep.c	480;"	d	file:
IS_PUSHFP_MOVESPFP	gdb/h8300-tdep.c	153;"	d	file:
IS_PUSH_FP	gdb/h8300-tdep.c	154;"	d	file:
IS_PY3K	gdb/python/python-internal.h	104;"	d
IS_RAW_CCR_REGNUM	gdb/mep-tdep.c	619;"	d	file:
IS_RAW_CR_REGNUM	gdb/mep-tdep.c	618;"	d	file:
IS_RAW_CSR_REGNUM	gdb/mep-tdep.c	617;"	d	file:
IS_RAW_REGNUM	gdb/mep-tdep.c	630;"	d	file:
IS_RELATIVE	bfd/arc-plt.h	46;"	d
IS_RELATIVE_FILE_NAME	gdb/gnulib/import/dosname.h	51;"	d
IS_RESERVEDREG	opcodes/bfin-dis.c	433;"	d	file:
IS_RESTORE_FP	gdb/sh-tdep.c	533;"	d	file:
IS_RETURN	gdb/microblaze-tdep.c	50;"	d	file:
IS_RTS	gdb/sh-tdep.c	534;"	d	file:
IS_RT_SIGTRAMP	gdb/m68k-linux-tdep.c	53;"	d	file:
IS_SAVE_HIDDEN_PTR	gdb/microblaze-tdep.c	63;"	d	file:
IS_SB	gdb/mep-tdep.c	1510;"	d	file:
IS_SECTION_IN_INPUT_SEGMENT	bfd/elf.c	6643;"	d	file:
IS_SECTION_IN_INPUT_SEGMENT	bfd/elf.c	7190;"	d	file:
IS_SET	sim/aarch64/simulator.c	39;"	d	file:
IS_SETUP_FP	gdb/microblaze-tdep.c	59;"	d	file:
IS_SH	gdb/mep-tdep.c	1512;"	d	file:
IS_SHLL_R3	gdb/sh-tdep.c	491;"	d	file:
IS_SIGTRAMP	gdb/m68k-linux-tdep.c	47;"	d	file:
IS_SKIP	opcodes/ia64-gen.c	1849;"	d	file:
IS_SKIP_OPCODE	bfd/elf32-ip2k.c	122;"	d	file:
IS_SNC_OPCODE	bfd/elf32-ip2k.c	69;"	d	file:
IS_SOLARIS_PT_INTERP	bfd/elf.c	6619;"	d	file:
IS_SOLARIS_PT_INTERP	bfd/elf.c	7189;"	d	file:
IS_SPACE_OR_NUL	include/safe-ctype.h	107;"	d
IS_SPE_PSEUDOREG	gdb/rs6000-tdep.c	90;"	d	file:
IS_SPILL_REG	gdb/microblaze-tdep.c	55;"	d	file:
IS_SPILL_REG_FP	gdb/microblaze-tdep.c	61;"	d	file:
IS_SPILL_SP	gdb/microblaze-tdep.c	53;"	d	file:
IS_STORE_CONDITIONAL_INSN	gdb/rs6000-tdep.c	827;"	d	file:
IS_STS	gdb/sh-tdep.c	472;"	d	file:
IS_SUB2_SP	gdb/h8300-tdep.c	156;"	d	file:
IS_SUB4_SP	gdb/h8300-tdep.c	157;"	d	file:
IS_SUBL4_SP	gdb/h8300-tdep.c	160;"	d	file:
IS_SUB_IMM_SP	gdb/h8300-tdep.c	159;"	d	file:
IS_SUB_REG_FROM_SP	gdb/sh-tdep.c	528;"	d	file:
IS_SUB_RnSP	gdb/h8300-tdep.c	162;"	d	file:
IS_SW	gdb/mep-tdep.c	1508;"	d	file:
IS_SW_IMMD	gdb/mep-tdep.c	1518;"	d	file:
IS_SW_REG	gdb/mep-tdep.c	1523;"	d	file:
IS_SYSREG	opcodes/bfin-dis.c	431;"	d	file:
IS_TARGET_ABSOLUTE_PATH	gdb/filesystem.h	38;"	d
IS_TARGET_DIR_SEPARATOR	gdb/filesystem.h	31;"	d
IS_TBSS	bfd/elf.c	4573;"	d	file:
IS_TEMPLATE_DEF	include/opcode/metag.h	2079;"	d
IS_THUMB_ADDR	gdb/arch/arm.h	101;"	d
IS_TLS_DTPREL	bfd/elf32-microblaze.c	739;"	d	file:
IS_TLS_GD	bfd/elf32-microblaze.c	737;"	d	file:
IS_TLS_LD	bfd/elf32-microblaze.c	738;"	d	file:
IS_TLS_NONE	bfd/elf32-microblaze.c	740;"	d	file:
IS_TYPE_UNIT_GROUP	gdb/dwarf2read.c	582;"	d	file:
IS_UNALLOCATED	bfd/coff-ppc.c	67;"	d	file:
IS_UNIX_ABSOLUTE_PATH	include/filenames.h	72;"	d
IS_UNIX_DIR_SEPARATOR	include/filenames.h	71;"	d
IS_UPDATE_SP	gdb/microblaze-tdep.c	51;"	d	file:
IS_UPPER	libiberty/cp-demangle.c	212;"	d	file:
IS_VALID_GROUP_SECTION_HEADER	bfd/elf.c	600;"	d	file:
IS_VSPACE	include/safe-ctype.h	105;"	d
IS_VSX_PSEUDOREG	gdb/rs6000-tdep.c	100;"	d	file:
IS_WEAK_EXTERNAL	bfd/cofflink.c	39;"	d	file:
IS_WITHIN_S	include/opcode/nds32.h	181;"	d
IS_WITHIN_U	include/opcode/nds32.h	180;"	d
IS_WRITTEN	bfd/coff-ppc.c	69;"	d	file:
IS_XTENSA_TLS_RELOC	bfd/elf32-xtensa.c	2424;"	d	file:
ITABLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define ITABLE           0x000FF000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^#define ITABLE DATA_ADDR_1$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^#define ITABLE           CODE_ADDR_2  \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^#define ITABLE  CODE_ADDR_1   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^#define ITABLE        CODE_ADDR_1   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_cc_kill.S	/^#define ITABLE        CODE_ADDR_1  \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_cof.S	/^#define ITABLE           CODE_ADDR_2  \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_event_quad.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_disable.S	/^#define ITABLE           CODE_ADDR_2    \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_lr.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_ppm.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_mv2lp.S	/^#define ITABLE           CODE_ADDR_1   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_popkill.S	/^#define ITABLE  CODE_ADDR_RST_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_rts_rti.S	/^#define ITABLE           CODE_ADDR_2   \/\/$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define ITABLE           0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^#define ITABLE 0xF0000000$/;"	d
ITABLE_ENTRY	sim/frv/interrupts.c	32;"	d	file:
ITMR_REG	sim/mips/dv-tx3904tmr.c	/^  ITMR_REG = 4,$/;"	e	enum:__anon849	file:
ITR	include/opcode/convex.h	54;"	d
ITRACE	sim/ppc/debug.h	97;"	d
ITR_R3	opcodes/ia64-opc.h	78;"	d
ITSR	include/opcode/convex.h	56;"	d
IT_SCAN_THRESHOLD	gdb/arm-tdep.c	4219;"	d	file:
IT_block_allow	sim/arm/thumbemu.c	/^IT_block_allow (ARMul_State * state)$/;"	f	file:
IT_block_cond	sim/arm/thumbemu.c	/^static int     IT_block_cond = AL;$/;"	v	file:
IT_block_first	sim/arm/thumbemu.c	/^static int     IT_block_first = FALSE;$/;"	v	file:
IT_block_mask	sim/arm/thumbemu.c	/^static ARMword IT_block_mask = 0;$/;"	v	file:
IU	include/opcode/d10v.h	68;"	d
IU	include/opcode/d30v.h	137;"	d
IVG10	sim/bfin/dv-bfin_cec.h	43;"	d
IVG10_B	sim/bfin/dv-bfin_cec.h	61;"	d
IVG11	sim/bfin/dv-bfin_cec.h	44;"	d
IVG11_B	sim/bfin/dv-bfin_cec.h	62;"	d
IVG12	sim/bfin/dv-bfin_cec.h	45;"	d
IVG12_B	sim/bfin/dv-bfin_cec.h	63;"	d
IVG13	sim/bfin/dv-bfin_cec.h	46;"	d
IVG13_B	sim/bfin/dv-bfin_cec.h	64;"	d
IVG14	sim/bfin/dv-bfin_cec.h	47;"	d
IVG14_B	sim/bfin/dv-bfin_cec.h	65;"	d
IVG15	sim/bfin/dv-bfin_cec.h	48;"	d
IVG15_B	sim/bfin/dv-bfin_cec.h	66;"	d
IVG7	sim/bfin/dv-bfin_cec.h	40;"	d
IVG7_B	sim/bfin/dv-bfin_cec.h	58;"	d
IVG8	sim/bfin/dv-bfin_cec.h	41;"	d
IVG8_B	sim/bfin/dv-bfin_cec.h	59;"	d
IVG9	sim/bfin/dv-bfin_cec.h	42;"	d
IVG9_B	sim/bfin/dv-bfin_cec.h	60;"	d
IVG_EMU	sim/bfin/dv-bfin_cec.h	33;"	d
IVG_EMU_B	sim/bfin/dv-bfin_cec.h	51;"	d
IVG_EVX	sim/bfin/dv-bfin_cec.h	36;"	d
IVG_EVX_B	sim/bfin/dv-bfin_cec.h	54;"	d
IVG_IRPTEN	sim/bfin/dv-bfin_cec.h	37;"	d
IVG_IRPTEN_B	sim/bfin/dv-bfin_cec.h	55;"	d
IVG_IVHW	sim/bfin/dv-bfin_cec.h	38;"	d
IVG_IVHW_B	sim/bfin/dv-bfin_cec.h	56;"	d
IVG_IVTMR	sim/bfin/dv-bfin_cec.h	39;"	d
IVG_IVTMR_B	sim/bfin/dv-bfin_cec.h	57;"	d
IVG_MASKABLE_B	sim/bfin/dv-bfin_cec.h	69;"	d
IVG_NMI	sim/bfin/dv-bfin_cec.h	35;"	d
IVG_NMI_B	sim/bfin/dv-bfin_cec.h	53;"	d
IVG_RST	sim/bfin/dv-bfin_cec.h	34;"	d
IVG_RST_B	sim/bfin/dv-bfin_cec.h	52;"	d
IVG_UNMASKABLE_B	sim/bfin/dv-bfin_cec.h	67;"	d
IVG_USER	sim/bfin/dv-bfin_cec.h	49;"	d
IVIRT	opcodes/micromips-opc.c	276;"	d	file:
IVIRT	opcodes/mips-opc.c	332;"	d	file:
IVIRT64	opcodes/micromips-opc.c	277;"	d	file:
IVIRT64	opcodes/mips-opc.c	333;"	d	file:
IVNB_REGNUM	gdb/sh-tdep.h	/^    IVNB_REGNUM = 59,$/;"	e	enum:__anon1841
IVORY	gdb/testsuite/gdb.base/call-ar-st.c	/^	      IVORY,$/;"	e	enum:__anon1973	file:
IVR0_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR0_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR1_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR1_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR2_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR2_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR3_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR3_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR4_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR4_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR5_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR5_REG,$/;"	e	enum:mn103cpu_regs	file:
IVR6_REG	sim/mn10300/dv-mn103cpu.c	/^  IVR6_REG,$/;"	e	enum:mn103cpu_regs	file:
IVector	include/opcode/tic30.h	205;"	d
IWMMXT_REGS_SIZE	gdb/arm-linux-nat.c	278;"	d	file:
IW_CUSTOM_A_LSB	include/opcode/nios2r1.h	96;"	d
IW_CUSTOM_A_SHIFTED_MASK	include/opcode/nios2r1.h	99;"	d
IW_CUSTOM_A_SIZE	include/opcode/nios2r1.h	97;"	d
IW_CUSTOM_A_UNSHIFTED_MASK	include/opcode/nios2r1.h	98;"	d
IW_CUSTOM_B_LSB	include/opcode/nios2r1.h	103;"	d
IW_CUSTOM_B_SHIFTED_MASK	include/opcode/nios2r1.h	106;"	d
IW_CUSTOM_B_SIZE	include/opcode/nios2r1.h	104;"	d
IW_CUSTOM_B_UNSHIFTED_MASK	include/opcode/nios2r1.h	105;"	d
IW_CUSTOM_C_LSB	include/opcode/nios2r1.h	110;"	d
IW_CUSTOM_C_SHIFTED_MASK	include/opcode/nios2r1.h	113;"	d
IW_CUSTOM_C_SIZE	include/opcode/nios2r1.h	111;"	d
IW_CUSTOM_C_UNSHIFTED_MASK	include/opcode/nios2r1.h	112;"	d
IW_CUSTOM_N_LSB	include/opcode/nios2r1.h	138;"	d
IW_CUSTOM_N_SHIFTED_MASK	include/opcode/nios2r1.h	141;"	d
IW_CUSTOM_N_SIZE	include/opcode/nios2r1.h	139;"	d
IW_CUSTOM_N_UNSHIFTED_MASK	include/opcode/nios2r1.h	140;"	d
IW_CUSTOM_READA_LSB	include/opcode/nios2r1.h	117;"	d
IW_CUSTOM_READA_SHIFTED_MASK	include/opcode/nios2r1.h	120;"	d
IW_CUSTOM_READA_SIZE	include/opcode/nios2r1.h	118;"	d
IW_CUSTOM_READA_UNSHIFTED_MASK	include/opcode/nios2r1.h	119;"	d
IW_CUSTOM_READB_LSB	include/opcode/nios2r1.h	124;"	d
IW_CUSTOM_READB_SHIFTED_MASK	include/opcode/nios2r1.h	127;"	d
IW_CUSTOM_READB_SIZE	include/opcode/nios2r1.h	125;"	d
IW_CUSTOM_READB_UNSHIFTED_MASK	include/opcode/nios2r1.h	126;"	d
IW_CUSTOM_READC_LSB	include/opcode/nios2r1.h	131;"	d
IW_CUSTOM_READC_SHIFTED_MASK	include/opcode/nios2r1.h	134;"	d
IW_CUSTOM_READC_SIZE	include/opcode/nios2r1.h	132;"	d
IW_CUSTOM_READC_UNSHIFTED_MASK	include/opcode/nios2r1.h	133;"	d
IW_F1I5_B_LSB	include/opcode/nios2r2.h	539;"	d
IW_F1I5_B_SHIFTED_MASK	include/opcode/nios2r2.h	542;"	d
IW_F1I5_B_SIZE	include/opcode/nios2r2.h	540;"	d
IW_F1I5_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	541;"	d
IW_F1I5_IMM5_LSB	include/opcode/nios2r2.h	532;"	d
IW_F1I5_IMM5_SHIFTED_MASK	include/opcode/nios2r2.h	535;"	d
IW_F1I5_IMM5_SIZE	include/opcode/nios2r2.h	533;"	d
IW_F1I5_IMM5_UNSHIFTED_MASK	include/opcode/nios2r2.h	534;"	d
IW_F1X1_A_LSB	include/opcode/nios2r2.h	504;"	d
IW_F1X1_A_SHIFTED_MASK	include/opcode/nios2r2.h	507;"	d
IW_F1X1_A_SIZE	include/opcode/nios2r2.h	505;"	d
IW_F1X1_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	506;"	d
IW_F1X1_RSV_LSB	include/opcode/nios2r2.h	511;"	d
IW_F1X1_RSV_SHIFTED_MASK	include/opcode/nios2r2.h	514;"	d
IW_F1X1_RSV_SIZE	include/opcode/nios2r2.h	512;"	d
IW_F1X1_RSV_UNSHIFTED_MASK	include/opcode/nios2r2.h	513;"	d
IW_F1X4I12_A_LSB	include/opcode/nios2r2.h	91;"	d
IW_F1X4I12_A_SHIFTED_MASK	include/opcode/nios2r2.h	94;"	d
IW_F1X4I12_A_SIZE	include/opcode/nios2r2.h	92;"	d
IW_F1X4I12_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	93;"	d
IW_F1X4I12_IMM12_LSB	include/opcode/nios2r2.h	105;"	d
IW_F1X4I12_IMM12_SHIFTED_MASK	include/opcode/nios2r2.h	108;"	d
IW_F1X4I12_IMM12_SIZE	include/opcode/nios2r2.h	106;"	d
IW_F1X4I12_IMM12_UNSHIFTED_MASK	include/opcode/nios2r2.h	107;"	d
IW_F1X4I12_X_LSB	include/opcode/nios2r2.h	98;"	d
IW_F1X4I12_X_SHIFTED_MASK	include/opcode/nios2r2.h	101;"	d
IW_F1X4I12_X_SIZE	include/opcode/nios2r2.h	99;"	d
IW_F1X4I12_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	100;"	d
IW_F1X4L17_A_LSB	include/opcode/nios2r2.h	112;"	d
IW_F1X4L17_A_SHIFTED_MASK	include/opcode/nios2r2.h	115;"	d
IW_F1X4L17_A_SIZE	include/opcode/nios2r2.h	113;"	d
IW_F1X4L17_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	114;"	d
IW_F1X4L17_ID_LSB	include/opcode/nios2r2.h	119;"	d
IW_F1X4L17_ID_SHIFTED_MASK	include/opcode/nios2r2.h	122;"	d
IW_F1X4L17_ID_SIZE	include/opcode/nios2r2.h	120;"	d
IW_F1X4L17_ID_UNSHIFTED_MASK	include/opcode/nios2r2.h	121;"	d
IW_F1X4L17_PC_LSB	include/opcode/nios2r2.h	140;"	d
IW_F1X4L17_PC_SHIFTED_MASK	include/opcode/nios2r2.h	143;"	d
IW_F1X4L17_PC_SIZE	include/opcode/nios2r2.h	141;"	d
IW_F1X4L17_PC_UNSHIFTED_MASK	include/opcode/nios2r2.h	142;"	d
IW_F1X4L17_REGMASK_LSB	include/opcode/nios2r2.h	154;"	d
IW_F1X4L17_REGMASK_SHIFTED_MASK	include/opcode/nios2r2.h	157;"	d
IW_F1X4L17_REGMASK_SIZE	include/opcode/nios2r2.h	155;"	d
IW_F1X4L17_REGMASK_UNSHIFTED_MASK	include/opcode/nios2r2.h	156;"	d
IW_F1X4L17_RSV_LSB	include/opcode/nios2r2.h	147;"	d
IW_F1X4L17_RSV_SHIFTED_MASK	include/opcode/nios2r2.h	150;"	d
IW_F1X4L17_RSV_SIZE	include/opcode/nios2r2.h	148;"	d
IW_F1X4L17_RSV_UNSHIFTED_MASK	include/opcode/nios2r2.h	149;"	d
IW_F1X4L17_RS_LSB	include/opcode/nios2r2.h	133;"	d
IW_F1X4L17_RS_SHIFTED_MASK	include/opcode/nios2r2.h	136;"	d
IW_F1X4L17_RS_SIZE	include/opcode/nios2r2.h	134;"	d
IW_F1X4L17_RS_UNSHIFTED_MASK	include/opcode/nios2r2.h	135;"	d
IW_F1X4L17_WB_LSB	include/opcode/nios2r2.h	126;"	d
IW_F1X4L17_WB_SHIFTED_MASK	include/opcode/nios2r2.h	129;"	d
IW_F1X4L17_WB_SIZE	include/opcode/nios2r2.h	127;"	d
IW_F1X4L17_WB_UNSHIFTED_MASK	include/opcode/nios2r2.h	128;"	d
IW_F2I16_A_LSB	include/opcode/nios2r2.h	41;"	d
IW_F2I16_A_SHIFTED_MASK	include/opcode/nios2r2.h	44;"	d
IW_F2I16_A_SIZE	include/opcode/nios2r2.h	42;"	d
IW_F2I16_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	43;"	d
IW_F2I16_B_LSB	include/opcode/nios2r2.h	48;"	d
IW_F2I16_B_SHIFTED_MASK	include/opcode/nios2r2.h	51;"	d
IW_F2I16_B_SIZE	include/opcode/nios2r2.h	49;"	d
IW_F2I16_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	50;"	d
IW_F2I16_IMM16_LSB	include/opcode/nios2r2.h	55;"	d
IW_F2I16_IMM16_SHIFTED_MASK	include/opcode/nios2r2.h	58;"	d
IW_F2I16_IMM16_SIZE	include/opcode/nios2r2.h	56;"	d
IW_F2I16_IMM16_UNSHIFTED_MASK	include/opcode/nios2r2.h	57;"	d
IW_F2X4I12_A_LSB	include/opcode/nios2r2.h	70;"	d
IW_F2X4I12_A_SHIFTED_MASK	include/opcode/nios2r2.h	73;"	d
IW_F2X4I12_A_SIZE	include/opcode/nios2r2.h	71;"	d
IW_F2X4I12_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	72;"	d
IW_F2X4I12_B_LSB	include/opcode/nios2r2.h	77;"	d
IW_F2X4I12_B_SHIFTED_MASK	include/opcode/nios2r2.h	80;"	d
IW_F2X4I12_B_SIZE	include/opcode/nios2r2.h	78;"	d
IW_F2X4I12_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	79;"	d
IW_F2X4I12_IMM12_LSB	include/opcode/nios2r2.h	84;"	d
IW_F2X4I12_IMM12_SHIFTED_MASK	include/opcode/nios2r2.h	87;"	d
IW_F2X4I12_IMM12_SIZE	include/opcode/nios2r2.h	85;"	d
IW_F2X4I12_IMM12_UNSHIFTED_MASK	include/opcode/nios2r2.h	86;"	d
IW_F2X6L10_A_LSB	include/opcode/nios2r2.h	198;"	d
IW_F2X6L10_A_SHIFTED_MASK	include/opcode/nios2r2.h	201;"	d
IW_F2X6L10_A_SIZE	include/opcode/nios2r2.h	199;"	d
IW_F2X6L10_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	200;"	d
IW_F2X6L10_B_LSB	include/opcode/nios2r2.h	205;"	d
IW_F2X6L10_B_SHIFTED_MASK	include/opcode/nios2r2.h	208;"	d
IW_F2X6L10_B_SIZE	include/opcode/nios2r2.h	206;"	d
IW_F2X6L10_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	207;"	d
IW_F2X6L10_LSB_LSB	include/opcode/nios2r2.h	212;"	d
IW_F2X6L10_LSB_SHIFTED_MASK	include/opcode/nios2r2.h	215;"	d
IW_F2X6L10_LSB_SIZE	include/opcode/nios2r2.h	213;"	d
IW_F2X6L10_LSB_UNSHIFTED_MASK	include/opcode/nios2r2.h	214;"	d
IW_F2X6L10_MSB_LSB	include/opcode/nios2r2.h	219;"	d
IW_F2X6L10_MSB_SHIFTED_MASK	include/opcode/nios2r2.h	222;"	d
IW_F2X6L10_MSB_SIZE	include/opcode/nios2r2.h	220;"	d
IW_F2X6L10_MSB_UNSHIFTED_MASK	include/opcode/nios2r2.h	221;"	d
IW_F2_A_LSB	include/opcode/nios2r2.h	546;"	d
IW_F2_A_SHIFTED_MASK	include/opcode/nios2r2.h	549;"	d
IW_F2_A_SIZE	include/opcode/nios2r2.h	547;"	d
IW_F2_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	548;"	d
IW_F2_B_LSB	include/opcode/nios2r2.h	553;"	d
IW_F2_B_SHIFTED_MASK	include/opcode/nios2r2.h	556;"	d
IW_F2_B_SIZE	include/opcode/nios2r2.h	554;"	d
IW_F2_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	555;"	d
IW_F3X6L5_A_LSB	include/opcode/nios2r2.h	170;"	d
IW_F3X6L5_A_SHIFTED_MASK	include/opcode/nios2r2.h	173;"	d
IW_F3X6L5_A_SIZE	include/opcode/nios2r2.h	171;"	d
IW_F3X6L5_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	172;"	d
IW_F3X6L5_B_LSB	include/opcode/nios2r2.h	177;"	d
IW_F3X6L5_B_SHIFTED_MASK	include/opcode/nios2r2.h	180;"	d
IW_F3X6L5_B_SIZE	include/opcode/nios2r2.h	178;"	d
IW_F3X6L5_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	179;"	d
IW_F3X6L5_C_LSB	include/opcode/nios2r2.h	184;"	d
IW_F3X6L5_C_SHIFTED_MASK	include/opcode/nios2r2.h	187;"	d
IW_F3X6L5_C_SIZE	include/opcode/nios2r2.h	185;"	d
IW_F3X6L5_C_UNSHIFTED_MASK	include/opcode/nios2r2.h	186;"	d
IW_F3X6L5_IMM5_LSB	include/opcode/nios2r2.h	191;"	d
IW_F3X6L5_IMM5_SHIFTED_MASK	include/opcode/nios2r2.h	194;"	d
IW_F3X6L5_IMM5_SIZE	include/opcode/nios2r2.h	192;"	d
IW_F3X6L5_IMM5_UNSHIFTED_MASK	include/opcode/nios2r2.h	193;"	d
IW_F3X8_A_LSB	include/opcode/nios2r2.h	226;"	d
IW_F3X8_A_SHIFTED_MASK	include/opcode/nios2r2.h	229;"	d
IW_F3X8_A_SIZE	include/opcode/nios2r2.h	227;"	d
IW_F3X8_A_UNSHIFTED_MASK	include/opcode/nios2r2.h	228;"	d
IW_F3X8_B_LSB	include/opcode/nios2r2.h	233;"	d
IW_F3X8_B_SHIFTED_MASK	include/opcode/nios2r2.h	236;"	d
IW_F3X8_B_SIZE	include/opcode/nios2r2.h	234;"	d
IW_F3X8_B_UNSHIFTED_MASK	include/opcode/nios2r2.h	235;"	d
IW_F3X8_C_LSB	include/opcode/nios2r2.h	240;"	d
IW_F3X8_C_SHIFTED_MASK	include/opcode/nios2r2.h	243;"	d
IW_F3X8_C_SIZE	include/opcode/nios2r2.h	241;"	d
IW_F3X8_C_UNSHIFTED_MASK	include/opcode/nios2r2.h	242;"	d
IW_F3X8_N_LSB	include/opcode/nios2r2.h	268;"	d
IW_F3X8_N_SHIFTED_MASK	include/opcode/nios2r2.h	271;"	d
IW_F3X8_N_SIZE	include/opcode/nios2r2.h	269;"	d
IW_F3X8_N_UNSHIFTED_MASK	include/opcode/nios2r2.h	270;"	d
IW_F3X8_READA_LSB	include/opcode/nios2r2.h	247;"	d
IW_F3X8_READA_SHIFTED_MASK	include/opcode/nios2r2.h	250;"	d
IW_F3X8_READA_SIZE	include/opcode/nios2r2.h	248;"	d
IW_F3X8_READA_UNSHIFTED_MASK	include/opcode/nios2r2.h	249;"	d
IW_F3X8_READB_LSB	include/opcode/nios2r2.h	254;"	d
IW_F3X8_READB_SHIFTED_MASK	include/opcode/nios2r2.h	257;"	d
IW_F3X8_READB_SIZE	include/opcode/nios2r2.h	255;"	d
IW_F3X8_READB_UNSHIFTED_MASK	include/opcode/nios2r2.h	256;"	d
IW_F3X8_READC_LSB	include/opcode/nios2r2.h	261;"	d
IW_F3X8_READC_SHIFTED_MASK	include/opcode/nios2r2.h	264;"	d
IW_F3X8_READC_SIZE	include/opcode/nios2r2.h	262;"	d
IW_F3X8_READC_UNSHIFTED_MASK	include/opcode/nios2r2.h	263;"	d
IW_I10_IMM10_LSB	include/opcode/nios2r2.h	277;"	d
IW_I10_IMM10_SHIFTED_MASK	include/opcode/nios2r2.h	280;"	d
IW_I10_IMM10_SIZE	include/opcode/nios2r2.h	278;"	d
IW_I10_IMM10_UNSHIFTED_MASK	include/opcode/nios2r2.h	279;"	d
IW_I12_X_LSB	include/opcode/nios2r2.h	63;"	d
IW_I12_X_SHIFTED_MASK	include/opcode/nios2r2.h	66;"	d
IW_I12_X_SIZE	include/opcode/nios2r2.h	64;"	d
IW_I12_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	65;"	d
IW_I_A_LSB	include/opcode/nios2r1.h	33;"	d
IW_I_A_SHIFTED_MASK	include/opcode/nios2r1.h	36;"	d
IW_I_A_SIZE	include/opcode/nios2r1.h	34;"	d
IW_I_A_UNSHIFTED_MASK	include/opcode/nios2r1.h	35;"	d
IW_I_B_LSB	include/opcode/nios2r1.h	40;"	d
IW_I_B_SHIFTED_MASK	include/opcode/nios2r1.h	43;"	d
IW_I_B_SIZE	include/opcode/nios2r1.h	41;"	d
IW_I_B_UNSHIFTED_MASK	include/opcode/nios2r1.h	42;"	d
IW_I_IMM16_LSB	include/opcode/nios2r1.h	47;"	d
IW_I_IMM16_SHIFTED_MASK	include/opcode/nios2r1.h	50;"	d
IW_I_IMM16_SIZE	include/opcode/nios2r1.h	48;"	d
IW_I_IMM16_UNSHIFTED_MASK	include/opcode/nios2r1.h	49;"	d
IW_J_IMM26_LSB	include/opcode/nios2r1.h	89;"	d
IW_J_IMM26_SHIFTED_MASK	include/opcode/nios2r1.h	92;"	d
IW_J_IMM26_SIZE	include/opcode/nios2r1.h	90;"	d
IW_J_IMM26_UNSHIFTED_MASK	include/opcode/nios2r1.h	91;"	d
IW_L26_IMM26_LSB	include/opcode/nios2r2.h	34;"	d
IW_L26_IMM26_SHIFTED_MASK	include/opcode/nios2r2.h	37;"	d
IW_L26_IMM26_SIZE	include/opcode/nios2r2.h	35;"	d
IW_L26_IMM26_UNSHIFTED_MASK	include/opcode/nios2r2.h	36;"	d
IW_L5I4X1_CS_LSB	include/opcode/nios2r2.h	382;"	d
IW_L5I4X1_CS_SHIFTED_MASK	include/opcode/nios2r2.h	385;"	d
IW_L5I4X1_CS_SIZE	include/opcode/nios2r2.h	383;"	d
IW_L5I4X1_CS_UNSHIFTED_MASK	include/opcode/nios2r2.h	384;"	d
IW_L5I4X1_FP_LSB	include/opcode/nios2r2.h	375;"	d
IW_L5I4X1_FP_SHIFTED_MASK	include/opcode/nios2r2.h	378;"	d
IW_L5I4X1_FP_SIZE	include/opcode/nios2r2.h	376;"	d
IW_L5I4X1_FP_UNSHIFTED_MASK	include/opcode/nios2r2.h	377;"	d
IW_L5I4X1_IMM4_LSB	include/opcode/nios2r2.h	361;"	d
IW_L5I4X1_IMM4_SHIFTED_MASK	include/opcode/nios2r2.h	364;"	d
IW_L5I4X1_IMM4_SIZE	include/opcode/nios2r2.h	362;"	d
IW_L5I4X1_IMM4_UNSHIFTED_MASK	include/opcode/nios2r2.h	363;"	d
IW_L5I4X1_REGRANGE_LSB	include/opcode/nios2r2.h	368;"	d
IW_L5I4X1_REGRANGE_SHIFTED_MASK	include/opcode/nios2r2.h	371;"	d
IW_L5I4X1_REGRANGE_SIZE	include/opcode/nios2r2.h	369;"	d
IW_L5I4X1_REGRANGE_UNSHIFTED_MASK	include/opcode/nios2r2.h	370;"	d
IW_L5I4X1_X_LSB	include/opcode/nios2r2.h	389;"	d
IW_L5I4X1_X_SHIFTED_MASK	include/opcode/nios2r2.h	392;"	d
IW_L5I4X1_X_SIZE	include/opcode/nios2r2.h	390;"	d
IW_L5I4X1_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	391;"	d
IW_OPX_X_LSB	include/opcode/nios2r2.h	162;"	d
IW_OPX_X_SHIFTED_MASK	include/opcode/nios2r2.h	165;"	d
IW_OPX_X_SIZE	include/opcode/nios2r2.h	163;"	d
IW_OPX_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	164;"	d
IW_R1_OP_LSB	include/opcode/nios2r1.h	26;"	d
IW_R1_OP_SHIFTED_MASK	include/opcode/nios2r1.h	29;"	d
IW_R1_OP_SIZE	include/opcode/nios2r1.h	27;"	d
IW_R1_OP_UNSHIFTED_MASK	include/opcode/nios2r1.h	28;"	d
IW_R2_OP_LSB	include/opcode/nios2r2.h	27;"	d
IW_R2_OP_SHIFTED_MASK	include/opcode/nios2r2.h	30;"	d
IW_R2_OP_SIZE	include/opcode/nios2r2.h	28;"	d
IW_R2_OP_UNSHIFTED_MASK	include/opcode/nios2r2.h	29;"	d
IW_R_A_LSB	include/opcode/nios2r1.h	54;"	d
IW_R_A_SHIFTED_MASK	include/opcode/nios2r1.h	57;"	d
IW_R_A_SIZE	include/opcode/nios2r1.h	55;"	d
IW_R_A_UNSHIFTED_MASK	include/opcode/nios2r1.h	56;"	d
IW_R_B_LSB	include/opcode/nios2r1.h	61;"	d
IW_R_B_SHIFTED_MASK	include/opcode/nios2r1.h	64;"	d
IW_R_B_SIZE	include/opcode/nios2r1.h	62;"	d
IW_R_B_UNSHIFTED_MASK	include/opcode/nios2r1.h	63;"	d
IW_R_C_LSB	include/opcode/nios2r1.h	68;"	d
IW_R_C_SHIFTED_MASK	include/opcode/nios2r1.h	71;"	d
IW_R_C_SIZE	include/opcode/nios2r1.h	69;"	d
IW_R_C_UNSHIFTED_MASK	include/opcode/nios2r1.h	70;"	d
IW_R_IMM5_LSB	include/opcode/nios2r1.h	82;"	d
IW_R_IMM5_SHIFTED_MASK	include/opcode/nios2r1.h	85;"	d
IW_R_IMM5_SIZE	include/opcode/nios2r1.h	83;"	d
IW_R_IMM5_UNSHIFTED_MASK	include/opcode/nios2r1.h	84;"	d
IW_R_N_X_LSB	include/opcode/nios2r2.h	483;"	d
IW_R_N_X_SHIFTED_MASK	include/opcode/nios2r2.h	486;"	d
IW_R_N_X_SIZE	include/opcode/nios2r2.h	484;"	d
IW_R_N_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	485;"	d
IW_R_OPX_LSB	include/opcode/nios2r1.h	75;"	d
IW_R_OPX_SHIFTED_MASK	include/opcode/nios2r1.h	78;"	d
IW_R_OPX_SIZE	include/opcode/nios2r1.h	76;"	d
IW_R_OPX_UNSHIFTED_MASK	include/opcode/nios2r1.h	77;"	d
IW_T1I7_A3_LSB	include/opcode/nios2r2.h	284;"	d
IW_T1I7_A3_SHIFTED_MASK	include/opcode/nios2r2.h	287;"	d
IW_T1I7_A3_SIZE	include/opcode/nios2r2.h	285;"	d
IW_T1I7_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	286;"	d
IW_T1I7_IMM7_LSB	include/opcode/nios2r2.h	291;"	d
IW_T1I7_IMM7_SHIFTED_MASK	include/opcode/nios2r2.h	294;"	d
IW_T1I7_IMM7_SIZE	include/opcode/nios2r2.h	292;"	d
IW_T1I7_IMM7_UNSHIFTED_MASK	include/opcode/nios2r2.h	293;"	d
IW_T1X1I6_A3_LSB	include/opcode/nios2r2.h	319;"	d
IW_T1X1I6_A3_SHIFTED_MASK	include/opcode/nios2r2.h	322;"	d
IW_T1X1I6_A3_SIZE	include/opcode/nios2r2.h	320;"	d
IW_T1X1I6_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	321;"	d
IW_T1X1I6_IMM6_LSB	include/opcode/nios2r2.h	326;"	d
IW_T1X1I6_IMM6_SHIFTED_MASK	include/opcode/nios2r2.h	329;"	d
IW_T1X1I6_IMM6_SIZE	include/opcode/nios2r2.h	327;"	d
IW_T1X1I6_IMM6_UNSHIFTED_MASK	include/opcode/nios2r2.h	328;"	d
IW_T1X1I6_X_LSB	include/opcode/nios2r2.h	333;"	d
IW_T1X1I6_X_SHIFTED_MASK	include/opcode/nios2r2.h	336;"	d
IW_T1X1I6_X_SIZE	include/opcode/nios2r2.h	334;"	d
IW_T1X1I6_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	335;"	d
IW_T2I4_A3_LSB	include/opcode/nios2r2.h	298;"	d
IW_T2I4_A3_SHIFTED_MASK	include/opcode/nios2r2.h	301;"	d
IW_T2I4_A3_SIZE	include/opcode/nios2r2.h	299;"	d
IW_T2I4_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	300;"	d
IW_T2I4_B3_LSB	include/opcode/nios2r2.h	305;"	d
IW_T2I4_B3_SHIFTED_MASK	include/opcode/nios2r2.h	308;"	d
IW_T2I4_B3_SIZE	include/opcode/nios2r2.h	306;"	d
IW_T2I4_B3_UNSHIFTED_MASK	include/opcode/nios2r2.h	307;"	d
IW_T2I4_IMM4_LSB	include/opcode/nios2r2.h	312;"	d
IW_T2I4_IMM4_SHIFTED_MASK	include/opcode/nios2r2.h	315;"	d
IW_T2I4_IMM4_SIZE	include/opcode/nios2r2.h	313;"	d
IW_T2I4_IMM4_UNSHIFTED_MASK	include/opcode/nios2r2.h	314;"	d
IW_T2X1I3_A3_LSB	include/opcode/nios2r2.h	424;"	d
IW_T2X1I3_A3_SHIFTED_MASK	include/opcode/nios2r2.h	427;"	d
IW_T2X1I3_A3_SIZE	include/opcode/nios2r2.h	425;"	d
IW_T2X1I3_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	426;"	d
IW_T2X1I3_B3_LSB	include/opcode/nios2r2.h	431;"	d
IW_T2X1I3_B3_SHIFTED_MASK	include/opcode/nios2r2.h	434;"	d
IW_T2X1I3_B3_SIZE	include/opcode/nios2r2.h	432;"	d
IW_T2X1I3_B3_UNSHIFTED_MASK	include/opcode/nios2r2.h	433;"	d
IW_T2X1I3_IMM3_LSB	include/opcode/nios2r2.h	438;"	d
IW_T2X1I3_IMM3_SHIFTED_MASK	include/opcode/nios2r2.h	441;"	d
IW_T2X1I3_IMM3_SIZE	include/opcode/nios2r2.h	439;"	d
IW_T2X1I3_IMM3_UNSHIFTED_MASK	include/opcode/nios2r2.h	440;"	d
IW_T2X1I3_X_LSB	include/opcode/nios2r2.h	445;"	d
IW_T2X1I3_X_SHIFTED_MASK	include/opcode/nios2r2.h	448;"	d
IW_T2X1I3_X_SIZE	include/opcode/nios2r2.h	446;"	d
IW_T2X1I3_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	447;"	d
IW_T2X1L3_A3_LSB	include/opcode/nios2r2.h	396;"	d
IW_T2X1L3_A3_SHIFTED_MASK	include/opcode/nios2r2.h	399;"	d
IW_T2X1L3_A3_SIZE	include/opcode/nios2r2.h	397;"	d
IW_T2X1L3_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	398;"	d
IW_T2X1L3_B3_LSB	include/opcode/nios2r2.h	403;"	d
IW_T2X1L3_B3_SHIFTED_MASK	include/opcode/nios2r2.h	406;"	d
IW_T2X1L3_B3_SIZE	include/opcode/nios2r2.h	404;"	d
IW_T2X1L3_B3_UNSHIFTED_MASK	include/opcode/nios2r2.h	405;"	d
IW_T2X1L3_SHAMT_LSB	include/opcode/nios2r2.h	410;"	d
IW_T2X1L3_SHAMT_SHIFTED_MASK	include/opcode/nios2r2.h	413;"	d
IW_T2X1L3_SHAMT_SIZE	include/opcode/nios2r2.h	411;"	d
IW_T2X1L3_SHAMT_UNSHIFTED_MASK	include/opcode/nios2r2.h	412;"	d
IW_T2X1L3_X_LSB	include/opcode/nios2r2.h	417;"	d
IW_T2X1L3_X_SHIFTED_MASK	include/opcode/nios2r2.h	420;"	d
IW_T2X1L3_X_SIZE	include/opcode/nios2r2.h	418;"	d
IW_T2X1L3_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	419;"	d
IW_T2X3_A3_LSB	include/opcode/nios2r2.h	490;"	d
IW_T2X3_A3_SHIFTED_MASK	include/opcode/nios2r2.h	493;"	d
IW_T2X3_A3_SIZE	include/opcode/nios2r2.h	491;"	d
IW_T2X3_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	492;"	d
IW_T2X3_B3_LSB	include/opcode/nios2r2.h	497;"	d
IW_T2X3_B3_SHIFTED_MASK	include/opcode/nios2r2.h	500;"	d
IW_T2X3_B3_SIZE	include/opcode/nios2r2.h	498;"	d
IW_T2X3_B3_UNSHIFTED_MASK	include/opcode/nios2r2.h	499;"	d
IW_T3X1_A3_LSB	include/opcode/nios2r2.h	452;"	d
IW_T3X1_A3_SHIFTED_MASK	include/opcode/nios2r2.h	455;"	d
IW_T3X1_A3_SIZE	include/opcode/nios2r2.h	453;"	d
IW_T3X1_A3_UNSHIFTED_MASK	include/opcode/nios2r2.h	454;"	d
IW_T3X1_B3_LSB	include/opcode/nios2r2.h	459;"	d
IW_T3X1_B3_SHIFTED_MASK	include/opcode/nios2r2.h	462;"	d
IW_T3X1_B3_SIZE	include/opcode/nios2r2.h	460;"	d
IW_T3X1_B3_UNSHIFTED_MASK	include/opcode/nios2r2.h	461;"	d
IW_T3X1_C3_LSB	include/opcode/nios2r2.h	466;"	d
IW_T3X1_C3_SHIFTED_MASK	include/opcode/nios2r2.h	469;"	d
IW_T3X1_C3_SIZE	include/opcode/nios2r2.h	467;"	d
IW_T3X1_C3_UNSHIFTED_MASK	include/opcode/nios2r2.h	468;"	d
IW_T3X1_X_LSB	include/opcode/nios2r2.h	473;"	d
IW_T3X1_X_SHIFTED_MASK	include/opcode/nios2r2.h	476;"	d
IW_T3X1_X_SIZE	include/opcode/nios2r2.h	474;"	d
IW_T3X1_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	475;"	d
IW_X1I7_IMM7_LSB	include/opcode/nios2r2.h	340;"	d
IW_X1I7_IMM7_SHIFTED_MASK	include/opcode/nios2r2.h	343;"	d
IW_X1I7_IMM7_SIZE	include/opcode/nios2r2.h	341;"	d
IW_X1I7_IMM7_UNSHIFTED_MASK	include/opcode/nios2r2.h	342;"	d
IW_X1I7_RSV_LSB	include/opcode/nios2r2.h	347;"	d
IW_X1I7_RSV_SHIFTED_MASK	include/opcode/nios2r2.h	350;"	d
IW_X1I7_RSV_SIZE	include/opcode/nios2r2.h	348;"	d
IW_X1I7_RSV_UNSHIFTED_MASK	include/opcode/nios2r2.h	349;"	d
IW_X1I7_X_LSB	include/opcode/nios2r2.h	354;"	d
IW_X1I7_X_SHIFTED_MASK	include/opcode/nios2r2.h	357;"	d
IW_X1I7_X_SIZE	include/opcode/nios2r2.h	355;"	d
IW_X1I7_X_UNSHIFTED_MASK	include/opcode/nios2r2.h	356;"	d
IW_X2L5_IMM5_LSB	include/opcode/nios2r2.h	518;"	d
IW_X2L5_IMM5_SHIFTED_MASK	include/opcode/nios2r2.h	521;"	d
IW_X2L5_IMM5_SIZE	include/opcode/nios2r2.h	519;"	d
IW_X2L5_IMM5_UNSHIFTED_MASK	include/opcode/nios2r2.h	520;"	d
IW_X2L5_RSV_LSB	include/opcode/nios2r2.h	525;"	d
IW_X2L5_RSV_SHIFTED_MASK	include/opcode/nios2r2.h	528;"	d
IW_X2L5_RSV_SIZE	include/opcode/nios2r2.h	526;"	d
IW_X2L5_RSV_UNSHIFTED_MASK	include/opcode/nios2r2.h	527;"	d
IX	sim/aarch64/cpustate.h	/^  IX = (1 << IX_IDX),$/;"	e	enum:FPSRMask
IXNOR	sim/erc32/exec.c	158;"	d	file:
IXNORCC	sim/erc32/exec.c	159;"	d	file:
IXOR	sim/erc32/exec.c	160;"	d	file:
IXORCC	sim/erc32/exec.c	161;"	d	file:
IX_IDX	sim/aarch64/cpustate.h	/^  IX_IDX = 4,$/;"	e	enum:FPSRIdx
I_ACC_EXC	sim/erc32/sis.h	31;"	d
I_BIT	gdb/nat/loongarch-linux-watch.h	84;"	d
I_BIT	gdb/nat/mips-linux-watch.h	81;"	d
I_BIT	opcodes/arm-dis.c	3373;"	d	file:
I_MASK	gdb/nat/loongarch-linux-watch.h	88;"	d
I_MASK	gdb/nat/mips-linux-watch.h	85;"	d
I_SRAM_BASE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define I_SRAM_BASE  		 SR_BASE + 0x200000$/;"	d
I_SRAM_SIZE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define I_SRAM_SIZE 		0x4000$/;"	d
I_STAGE	sim/frv/cache.h	/^  I_STAGE,               \/* Interference stage *\/$/;"	e	enum:__anon237
I_TO_REG	include/opcode/pyr.h	97;"	d
I_interaptiv_mr2	bfd/cpu-mips.c	/^  I_interaptiv_mr2,$/;"	e	enum:__anon1165	file:
I_loongson_2e	bfd/cpu-mips.c	/^  I_loongson_2e,$/;"	e	enum:__anon1165	file:
I_loongson_2f	bfd/cpu-mips.c	/^  I_loongson_2f,$/;"	e	enum:__anon1165	file:
I_loongson_3a	bfd/cpu-mips.c	/^  I_loongson_3a,$/;"	e	enum:__anon1165	file:
I_micromips	bfd/cpu-mips.c	/^  I_micromips$/;"	e	enum:__anon1165	file:
I_mips10000	bfd/cpu-mips.c	/^  I_mips10000,$/;"	e	enum:__anon1165	file:
I_mips12000	bfd/cpu-mips.c	/^  I_mips12000,$/;"	e	enum:__anon1165	file:
I_mips14000	bfd/cpu-mips.c	/^  I_mips14000,$/;"	e	enum:__anon1165	file:
I_mips16	bfd/cpu-mips.c	/^  I_mips16,$/;"	e	enum:__anon1165	file:
I_mips16000	bfd/cpu-mips.c	/^  I_mips16000,$/;"	e	enum:__anon1165	file:
I_mips3000	bfd/cpu-mips.c	/^  I_mips3000,$/;"	e	enum:__anon1165	file:
I_mips3900	bfd/cpu-mips.c	/^  I_mips3900,$/;"	e	enum:__anon1165	file:
I_mips4000	bfd/cpu-mips.c	/^  I_mips4000,$/;"	e	enum:__anon1165	file:
I_mips4010	bfd/cpu-mips.c	/^  I_mips4010,$/;"	e	enum:__anon1165	file:
I_mips4100	bfd/cpu-mips.c	/^  I_mips4100,$/;"	e	enum:__anon1165	file:
I_mips4111	bfd/cpu-mips.c	/^  I_mips4111,$/;"	e	enum:__anon1165	file:
I_mips4120	bfd/cpu-mips.c	/^  I_mips4120,$/;"	e	enum:__anon1165	file:
I_mips4300	bfd/cpu-mips.c	/^  I_mips4300,$/;"	e	enum:__anon1165	file:
I_mips4400	bfd/cpu-mips.c	/^  I_mips4400,$/;"	e	enum:__anon1165	file:
I_mips4600	bfd/cpu-mips.c	/^  I_mips4600,$/;"	e	enum:__anon1165	file:
I_mips4650	bfd/cpu-mips.c	/^  I_mips4650,$/;"	e	enum:__anon1165	file:
I_mips5	bfd/cpu-mips.c	/^  I_mips5,$/;"	e	enum:__anon1165	file:
I_mips5000	bfd/cpu-mips.c	/^  I_mips5000,$/;"	e	enum:__anon1165	file:
I_mips5400	bfd/cpu-mips.c	/^  I_mips5400,$/;"	e	enum:__anon1165	file:
I_mips5500	bfd/cpu-mips.c	/^  I_mips5500,$/;"	e	enum:__anon1165	file:
I_mips5900	bfd/cpu-mips.c	/^  I_mips5900,$/;"	e	enum:__anon1165	file:
I_mips6000	bfd/cpu-mips.c	/^  I_mips6000,$/;"	e	enum:__anon1165	file:
I_mips7000	bfd/cpu-mips.c	/^  I_mips7000,$/;"	e	enum:__anon1165	file:
I_mips8000	bfd/cpu-mips.c	/^  I_mips8000,$/;"	e	enum:__anon1165	file:
I_mips9000	bfd/cpu-mips.c	/^  I_mips9000,$/;"	e	enum:__anon1165	file:
I_mipsisa32	bfd/cpu-mips.c	/^  I_mipsisa32,$/;"	e	enum:__anon1165	file:
I_mipsisa32r2	bfd/cpu-mips.c	/^  I_mipsisa32r2,$/;"	e	enum:__anon1165	file:
I_mipsisa32r3	bfd/cpu-mips.c	/^  I_mipsisa32r3,$/;"	e	enum:__anon1165	file:
I_mipsisa32r5	bfd/cpu-mips.c	/^  I_mipsisa32r5,$/;"	e	enum:__anon1165	file:
I_mipsisa32r6	bfd/cpu-mips.c	/^  I_mipsisa32r6,$/;"	e	enum:__anon1165	file:
I_mipsisa64	bfd/cpu-mips.c	/^  I_mipsisa64,$/;"	e	enum:__anon1165	file:
I_mipsisa64r2	bfd/cpu-mips.c	/^  I_mipsisa64r2,$/;"	e	enum:__anon1165	file:
I_mipsisa64r3	bfd/cpu-mips.c	/^  I_mipsisa64r3,$/;"	e	enum:__anon1165	file:
I_mipsisa64r5	bfd/cpu-mips.c	/^  I_mipsisa64r5,$/;"	e	enum:__anon1165	file:
I_mipsisa64r6	bfd/cpu-mips.c	/^  I_mipsisa64r6,$/;"	e	enum:__anon1165	file:
I_mipsocteon	bfd/cpu-mips.c	/^  I_mipsocteon,$/;"	e	enum:__anon1165	file:
I_mipsocteon2	bfd/cpu-mips.c	/^  I_mipsocteon2,$/;"	e	enum:__anon1165	file:
I_mipsocteon3	bfd/cpu-mips.c	/^  I_mipsocteon3,$/;"	e	enum:__anon1165	file:
I_mipsocteonp	bfd/cpu-mips.c	/^  I_mipsocteonp,$/;"	e	enum:__anon1165	file:
I_riscv32	bfd/cpu-riscv.c	/^  I_riscv32$/;"	e	enum:__anon1155	file:
I_riscv64	bfd/cpu-riscv.c	/^  I_riscv64,$/;"	e	enum:__anon1155	file:
I_sb1	bfd/cpu-mips.c	/^  I_sb1,$/;"	e	enum:__anon1165	file:
I_xlr	bfd/cpu-mips.c	/^  I_xlr,$/;"	e	enum:__anon1165	file:
Ib	opcodes/i386-dis.c	289;"	d	file:
Iclass_fp_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_args[] = {$/;"	v	file:
Iclass_fp_cmov_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_cmov_args[] = {$/;"	v	file:
Iclass_fp_cmov_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_cmov_stateArgs[] = {$/;"	v	file:
Iclass_fp_cmp_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_cmp_args[] = {$/;"	v	file:
Iclass_fp_cmp_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_cmp_stateArgs[] = {$/;"	v	file:
Iclass_fp_float_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_float_args[] = {$/;"	v	file:
Iclass_fp_float_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_float_stateArgs[] = {$/;"	v	file:
Iclass_fp_int_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_int_args[] = {$/;"	v	file:
Iclass_fp_int_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_int_stateArgs[] = {$/;"	v	file:
Iclass_fp_lsi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsi_args[] = {$/;"	v	file:
Iclass_fp_lsi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsi_stateArgs[] = {$/;"	v	file:
Iclass_fp_lsiu_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsiu_args[] = {$/;"	v	file:
Iclass_fp_lsiu_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsiu_stateArgs[] = {$/;"	v	file:
Iclass_fp_lsx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsx_args[] = {$/;"	v	file:
Iclass_fp_lsx_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsx_stateArgs[] = {$/;"	v	file:
Iclass_fp_lsxu_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsxu_args[] = {$/;"	v	file:
Iclass_fp_lsxu_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_lsxu_stateArgs[] = {$/;"	v	file:
Iclass_fp_mac_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mac_args[] = {$/;"	v	file:
Iclass_fp_mac_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mac_stateArgs[] = {$/;"	v	file:
Iclass_fp_mov2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mov2_args[] = {$/;"	v	file:
Iclass_fp_mov2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mov2_stateArgs[] = {$/;"	v	file:
Iclass_fp_mov_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mov_args[] = {$/;"	v	file:
Iclass_fp_mov_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_mov_stateArgs[] = {$/;"	v	file:
Iclass_fp_rfr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_rfr_args[] = {$/;"	v	file:
Iclass_fp_rfr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_rfr_stateArgs[] = {$/;"	v	file:
Iclass_fp_ssi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssi_args[] = {$/;"	v	file:
Iclass_fp_ssi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssi_stateArgs[] = {$/;"	v	file:
Iclass_fp_ssiu_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssiu_args[] = {$/;"	v	file:
Iclass_fp_ssiu_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssiu_stateArgs[] = {$/;"	v	file:
Iclass_fp_ssx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssx_args[] = {$/;"	v	file:
Iclass_fp_ssx_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssx_stateArgs[] = {$/;"	v	file:
Iclass_fp_ssxu_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssxu_args[] = {$/;"	v	file:
Iclass_fp_ssxu_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_ssxu_stateArgs[] = {$/;"	v	file:
Iclass_fp_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_stateArgs[] = {$/;"	v	file:
Iclass_fp_wfr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_wfr_args[] = {$/;"	v	file:
Iclass_fp_wfr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_fp_wfr_stateArgs[] = {$/;"	v	file:
Iclass_rur_fcr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_fcr_args[] = {$/;"	v	file:
Iclass_rur_fcr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_fcr_stateArgs[] = {$/;"	v	file:
Iclass_rur_fsr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_fsr_args[] = {$/;"	v	file:
Iclass_rur_fsr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_fsr_stateArgs[] = {$/;"	v	file:
Iclass_rur_threadptr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_threadptr_args[] = {$/;"	v	file:
Iclass_rur_threadptr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_rur_threadptr_stateArgs[] = {$/;"	v	file:
Iclass_wur_fcr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_fcr_args[] = {$/;"	v	file:
Iclass_wur_fcr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_fcr_stateArgs[] = {$/;"	v	file:
Iclass_wur_fsr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_fsr_args[] = {$/;"	v	file:
Iclass_wur_fsr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_fsr_stateArgs[] = {$/;"	v	file:
Iclass_wur_threadptr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_threadptr_args[] = {$/;"	v	file:
Iclass_wur_threadptr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_wur_threadptr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_RSR_BR_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_RSR_BR_args[] = {$/;"	v	file:
Iclass_xt_iclass_WSR_BR_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_WSR_BR_args[] = {$/;"	v	file:
Iclass_xt_iclass_XSR_BR_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_XSR_BR_args[] = {$/;"	v	file:
Iclass_xt_iclass_add_n_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {$/;"	v	file:
Iclass_xt_iclass_addi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {$/;"	v	file:
Iclass_xt_iclass_addi_n_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {$/;"	v	file:
Iclass_xt_iclass_addmi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {$/;"	v	file:
Iclass_xt_iclass_addsub_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {$/;"	v	file:
Iclass_xt_iclass_bbool1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bbool1_args[] = {$/;"	v	file:
Iclass_xt_iclass_bbool4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bbool4_args[] = {$/;"	v	file:
Iclass_xt_iclass_bbool8_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bbool8_args[] = {$/;"	v	file:
Iclass_xt_iclass_bbranch_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bbranch_args[] = {$/;"	v	file:
Iclass_xt_iclass_bit_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {$/;"	v	file:
Iclass_xt_iclass_bmove_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bmove_args[] = {$/;"	v	file:
Iclass_xt_iclass_break_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {$/;"	v	file:
Iclass_xt_iclass_break_n_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {$/;"	v	file:
Iclass_xt_iclass_break_n_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_break_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_bsi8_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {$/;"	v	file:
Iclass_xt_iclass_bsi8b_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {$/;"	v	file:
Iclass_xt_iclass_bsi8u_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {$/;"	v	file:
Iclass_xt_iclass_bst8_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {$/;"	v	file:
Iclass_xt_iclass_bsz12_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {$/;"	v	file:
Iclass_xt_iclass_bz6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {$/;"	v	file:
Iclass_xt_iclass_call0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {$/;"	v	file:
Iclass_xt_iclass_call12_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {$/;"	v	file:
Iclass_xt_iclass_call12_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_call4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {$/;"	v	file:
Iclass_xt_iclass_call4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_call8_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {$/;"	v	file:
Iclass_xt_iclass_call8_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_callx0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {$/;"	v	file:
Iclass_xt_iclass_callx12_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {$/;"	v	file:
Iclass_xt_iclass_callx12_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_callx4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {$/;"	v	file:
Iclass_xt_iclass_callx4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_callx8_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {$/;"	v	file:
Iclass_xt_iclass_callx8_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_clamp_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_clamp_args[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_args[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_ind_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_args[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_ind_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_inv_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_args[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_inv_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_lock_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_lock_args[] = {$/;"	v	file:
Iclass_xt_iclass_dcache_lock_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dcache_lock_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_div_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_div_args[] = {$/;"	v	file:
Iclass_xt_iclass_dpf_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_dpf_args[] = {$/;"	v	file:
Iclass_xt_iclass_entry_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {$/;"	v	file:
Iclass_xt_iclass_entry_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_exti_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {$/;"	v	file:
Iclass_xt_iclass_hwwdtlba_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_hwwdtlba_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_hwwitlba_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_hwwitlba_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_icache_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_icache_args[] = {$/;"	v	file:
Iclass_xt_iclass_icache_inv_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_icache_inv_args[] = {$/;"	v	file:
Iclass_xt_iclass_icache_inv_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_icache_inv_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_icache_lock_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_icache_lock_args[] = {$/;"	v	file:
Iclass_xt_iclass_icache_lock_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_icache_lock_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_idtlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_idtlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_iitlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_iitlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_iitlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_jump_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {$/;"	v	file:
Iclass_xt_iclass_jumpx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {$/;"	v	file:
Iclass_xt_iclass_l16si_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {$/;"	v	file:
Iclass_xt_iclass_l16ui_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {$/;"	v	file:
Iclass_xt_iclass_l32ai_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {$/;"	v	file:
Iclass_xt_iclass_l32e_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {$/;"	v	file:
Iclass_xt_iclass_l32e_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32e_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_l32i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {$/;"	v	file:
Iclass_xt_iclass_l32r_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {$/;"	v	file:
Iclass_xt_iclass_l32r_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_l8i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {$/;"	v	file:
Iclass_xt_iclass_ldct_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_ldct_args[] = {$/;"	v	file:
Iclass_xt_iclass_ldct_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_ldct_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_ldpte_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_ldpte_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_licx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_licx_args[] = {$/;"	v	file:
Iclass_xt_iclass_licx_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_licx_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_loadi4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {$/;"	v	file:
Iclass_xt_iclass_loop_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {$/;"	v	file:
Iclass_xt_iclass_loop_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_loopz_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {$/;"	v	file:
Iclass_xt_iclass_loopz_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_aa_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_aa_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_ad_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_ad_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_da_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_da_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_da_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_da_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_dd_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_dd_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16_l_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16_l_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_aa_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_aa_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_ad_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_ad_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_da_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_da_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_dd_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16a_dd_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16al_da_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16al_da_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_mac16al_dd_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_args[] = {$/;"	v	file:
Iclass_xt_iclass_mac16al_dd_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_minmax_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_minmax_args[] = {$/;"	v	file:
Iclass_xt_iclass_mov_n_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {$/;"	v	file:
Iclass_xt_iclass_movi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {$/;"	v	file:
Iclass_xt_iclass_movi_n_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {$/;"	v	file:
Iclass_xt_iclass_movsp_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {$/;"	v	file:
Iclass_xt_iclass_movsp_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_movz_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {$/;"	v	file:
Iclass_xt_iclass_mul16_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_mul16_args[] = {$/;"	v	file:
Iclass_xt_iclass_neg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {$/;"	v	file:
Iclass_xt_iclass_nsa_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {$/;"	v	file:
Iclass_xt_iclass_rdtlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_rdtlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rdtlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_retn_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {$/;"	v	file:
Iclass_xt_iclass_return_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {$/;"	v	file:
Iclass_xt_iclass_retw_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {$/;"	v	file:
Iclass_xt_iclass_retw_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfdd_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfde_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfdo_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {$/;"	v	file:
Iclass_xt_iclass_rfdo_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfe_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {$/;"	v	file:
Iclass_xt_iclass_rfi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rfwou_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_ritlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_ritlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_ritlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rotw_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {$/;"	v	file:
Iclass_xt_iclass_rotw_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsil_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsil_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_176_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_176_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_176_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_176_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_208_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_208_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_208_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_208_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_acchi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_acchi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_acclo_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_acclo_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccompare2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ccount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_cpenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_cpenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreakc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreakc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreakc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dbreakc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_debugcause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_debugcause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_depc_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_depc_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dtlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_dtlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_epc7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_eps7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_exccause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_exccause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excsave7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excvaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_excvaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreakenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ibreakenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_icount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_icount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_icountlevel_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_icountlevel_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_intenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_intenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_interrupt_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_interrupt_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_itlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_itlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lbeg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lbeg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lcount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lcount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lend_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_lend_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_litbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_litbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_m0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_m0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_m1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_m1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_m2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_m2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_m3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_m3_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_misc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_prid_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_prid_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ps_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ps_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ptevaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_ptevaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_rasid_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_rasid_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_sar_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_sar_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_scompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_scompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_vecbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_vecbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_windowbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_windowbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_windowstart_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {$/;"	v	file:
Iclass_xt_iclass_rsr_windowstart_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_s16i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {$/;"	v	file:
Iclass_xt_iclass_s32c1i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32c1i_args[] = {$/;"	v	file:
Iclass_xt_iclass_s32c1i_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32c1i_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_s32e_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {$/;"	v	file:
Iclass_xt_iclass_s32e_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32e_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_s32i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {$/;"	v	file:
Iclass_xt_iclass_s32ri_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {$/;"	v	file:
Iclass_xt_iclass_s8i_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {$/;"	v	file:
Iclass_xt_iclass_sar_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {$/;"	v	file:
Iclass_xt_iclass_sar_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_sari_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {$/;"	v	file:
Iclass_xt_iclass_sari_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_sdct_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sdct_args[] = {$/;"	v	file:
Iclass_xt_iclass_sdct_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sdct_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_shifts_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {$/;"	v	file:
Iclass_xt_iclass_shifts_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_shiftst_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {$/;"	v	file:
Iclass_xt_iclass_shiftst_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_shiftt_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {$/;"	v	file:
Iclass_xt_iclass_shiftt_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_sicx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sicx_args[] = {$/;"	v	file:
Iclass_xt_iclass_sicx_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sicx_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_slli_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {$/;"	v	file:
Iclass_xt_iclass_srai_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {$/;"	v	file:
Iclass_xt_iclass_srli_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {$/;"	v	file:
Iclass_xt_iclass_storei4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {$/;"	v	file:
Iclass_xt_iclass_sx_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {$/;"	v	file:
Iclass_xt_iclass_sync_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wait_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {$/;"	v	file:
Iclass_xt_iclass_wait_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wb18_0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wb18_0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wb18_1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wb18_1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wb18_2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wb18_2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wb18_3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wb18_3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wb18_4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wb18_4_args[] = {$/;"	v	file:
Iclass_xt_iclass_wdtlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_wdtlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_witlb_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {$/;"	v	file:
Iclass_xt_iclass_witlb_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_witlb_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_acchi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_acchi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_acclo_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_acclo_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccompare2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ccount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_cpenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_cpenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreakc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreakc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreakc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dbreakc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_debugcause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_debugcause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_depc_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_depc_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dtlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_dtlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_epc7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_eps7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_exccause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_exccause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excsave7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excvaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_excvaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreakenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ibreakenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_icount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_icount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_icountlevel_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_icountlevel_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intclear_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intclear_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intset_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_intset_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_itlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_itlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lbeg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lbeg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lcount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lcount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lend_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_lend_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_litbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_litbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_m0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_m0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_m1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_m1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_m2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_m2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_m3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_m3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_misc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_mmid_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_mmid_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ps_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ps_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ptevaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_ptevaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_rasid_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_rasid_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_sar_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_sar_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_scompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_scompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_vecbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_vecbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_windowbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_windowbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_windowstart_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {$/;"	v	file:
Iclass_xt_iclass_wsr_windowstart_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_acchi_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_acchi_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_acclo_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_acclo_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccompare2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ccount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_cpenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_cpenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreakc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreakc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreakc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dbreakc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_debugcause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_debugcause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_depc_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_depc_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dtlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_dtlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_epc7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_eps7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_exccause_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_exccause_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave4_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave4_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave5_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave5_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave6_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave6_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave7_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excsave7_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excvaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_excvaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreaka0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreaka0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreaka1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreaka1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreakenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ibreakenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_icount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_icount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_icountlevel_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_icountlevel_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_intenable_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_intenable_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_itlbcfg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_itlbcfg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lbeg_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lbeg_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lcount_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lcount_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lend_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_lend_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_litbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_litbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_m0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_m0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_m1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_m1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_m2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_m2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_m3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_m3_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc0_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc0_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc2_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc2_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc3_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_misc3_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ps_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ps_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ptevaddr_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_ptevaddr_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_rasid_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_rasid_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_sar_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_sar_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_scompare1_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_scompare1_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_vecbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_vecbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_windowbase_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_windowbase_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_windowstart_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {$/;"	v	file:
Iclass_xt_iclass_xsr_windowstart_stateArgs	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {$/;"	v	file:
Iclass_xt_mul32_args	bfd/xtensa-modules.c	/^static xtensa_arg_internal Iclass_xt_mul32_args[] = {$/;"	v	file:
IdentifierExp	gdb/d-exp.y	/^IdentifierExp:$/;"	l
IdentityExpression	gdb/d-exp.y	/^IdentityExpression:$/;"	l
IgnoreSize	opcodes/i386-opc.h	/^  IgnoreSize,$/;"	e	enum:__anon67
ImageBase	include/coff/internal.h	/^  bfd_vma ImageBase;		\/* Address of specific location in memory that$/;"	m	struct:internal_extra_pe_aouthdr
ImageBase	include/coff/pe.h	/^  char  ImageBase[4];$/;"	m	struct:__anon1525
ImageBase	include/coff/pe.h	/^  char  ImageBase[8];$/;"	m	struct:__anon1526
Imm1	opcodes/i386-opc.h	/^  Imm1,$/;"	e	enum:__anon68
Imm16	include/opcode/tic30.h	197;"	d
Imm16	opcodes/i386-opc.h	/^  Imm16,$/;"	e	enum:__anon68
Imm24	include/opcode/tic30.h	199;"	d
Imm32	opcodes/i386-opc.h	/^  Imm32,$/;"	e	enum:__anon68
Imm32S	opcodes/i386-opc.h	/^  Imm32S,$/;"	e	enum:__anon68
Imm64	opcodes/i386-opc.h	/^  Imm64,$/;"	e	enum:__anon68
Imm8	opcodes/i386-opc.h	/^  Imm8,$/;"	e	enum:__anon68
Imm8S	opcodes/i386-opc.h	/^  Imm8S,$/;"	e	enum:__anon68
ImmExt	opcodes/i386-opc.h	/^  ImmExt,$/;"	e	enum:__anon67
Imm_Float	include/opcode/tic30.h	240;"	d
Imm_None	include/opcode/tic30.h	239;"	d
Imm_SInt	include/opcode/tic30.h	241;"	d
Imm_UInt	include/opcode/tic30.h	242;"	d
Implicit1stXmm0	opcodes/i386-opc.h	/^  Implicit1stXmm0,$/;"	e	enum:__anon67
ImplicitQuadGroup	opcodes/i386-opc.h	/^  ImplicitQuadGroup,$/;"	e	enum:__anon67
Implicit_Field_ar0_get	bfd/xtensa-modules.c	/^Implicit_Field_ar0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_ar12_get	bfd/xtensa-modules.c	/^Implicit_Field_ar12_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_ar4_get	bfd/xtensa-modules.c	/^Implicit_Field_ar4_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_ar8_get	bfd/xtensa-modules.c	/^Implicit_Field_ar8_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_br16_get	bfd/xtensa-modules.c	/^Implicit_Field_br16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_brall_get	bfd/xtensa-modules.c	/^Implicit_Field_brall_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_bs16_get	bfd/xtensa-modules.c	/^Implicit_Field_bs16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_bt16_get	bfd/xtensa-modules.c	/^Implicit_Field_bt16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_mr0_get	bfd/xtensa-modules.c	/^Implicit_Field_mr0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_mr1_get	bfd/xtensa-modules.c	/^Implicit_Field_mr1_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_mr2_get	bfd/xtensa-modules.c	/^Implicit_Field_mr2_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_mr3_get	bfd/xtensa-modules.c	/^Implicit_Field_mr3_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)$/;"	f	file:
Implicit_Field_set	bfd/xtensa-modules.c	/^Implicit_Field_set (xtensa_insnbuf insn ATTRIBUTE_UNUSED,$/;"	f	file:
InOutPortReg	opcodes/i386-opc.h	/^  InOutPortReg,$/;"	e	enum:__anon68
InclTable	gdb/xcoffread.c	/^InclTable;$/;"	t	typeref:struct:_inclTable	file:
IndexExpression	gdb/d-exp.y	/^IndexExpression:$/;"	l
IndexName2Prefix	readline/doc/texi2html	/^sub IndexName2Prefix$/;"	s
Indirect	include/opcode/tic30.h	196;"	d
Indirect	opcodes/opc2c.c	/^typedef struct Indirect$/;"	s	file:
Indirect	opcodes/opc2c.c	/^} Indirect;$/;"	t	typeref:struct:Indirect	file:
Indirect	sim/m32c/opc2c.c	/^typedef struct Indirect$/;"	s	file:
Indirect	sim/m32c/opc2c.c	/^} Indirect;$/;"	t	typeref:struct:Indirect	file:
IndirectOnly	include/opcode/tic30.h	134;"	d
Inflate_Expand	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Inflate_Expand()$/;"	m	class:DotZLibTests.DeflateInflateTests
Inflate_Init	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Inflate_Init()$/;"	m	class:DotZLibTests.DeflateInflateTests
Inflater	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        public Inflater() : base()$/;"	m	class:DotZLib.Inflater
Inflater	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^    public class Inflater : CodecBase$/;"	c	namespace:DotZLib
Info	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public Info()$/;"	m	class:DotZLib.Info
Info	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public class Info$/;"	c	namespace:DotZLib
InfoFrameFilter	gdb/python/lib/gdb/command/frame_filters.py	/^class InfoFrameFilter(gdb.Command):$/;"	c
InfoPrettyPrinter	gdb/python/lib/gdb/command/pretty_printers.py	/^class InfoPrettyPrinter(gdb.Command):$/;"	c
InfoTests	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    public class InfoTests$/;"	c	namespace:DotZLibTests
InfoTypePrinter	gdb/python/lib/gdb/command/type_printers.py	/^class InfoTypePrinter(gdb.Command):$/;"	c
InfoUnwinder	gdb/python/lib/gdb/command/unwinders.py	/^class InfoUnwinder(gdb.Command):$/;"	c
InfoXMethod	gdb/python/lib/gdb/command/xmethods.py	/^class InfoXMethod(gdb.Command):$/;"	c
Info_Version	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void Info_Version()$/;"	m	class:DotZLibTests.InfoTests
Init	sim/bfin/gui.c	/^  int (*Init) (Uint32 flags);$/;"	m	struct:__anon818	file:
InitPTY	readline/examples/rlfe/pty.c	/^InitPTY(f)$/;"	f
Inner	gdb/testsuite/gdb.cp/classes.cc	/^struct Inner$/;"	s	file:
Inner	gdb/testsuite/gdb.cp/subtypes-2.cc	/^struct Outer::Inner$/;"	s	class:Outer	file:
Inner	gdb/testsuite/gdb.cp/temargs.cc	/^  struct Inner$/;"	s	struct:Base	file:
InnerInner	gdb/testsuite/gdb.cp/subtypes-2.cc	/^  struct InnerInner {} p;$/;"	s	struct:Outer::Inner	file:
InputData	sim/testsuite/sim/bfin/viterbi2.s	/^InputData:$/;"	l
Insn_BCMP	include/opcode/score-inst.h	/^  Insn_BCMP,$/;"	e	enum:score_insn_type
Insn_GP	include/opcode/score-inst.h	/^  Insn_GP,$/;"	e	enum:score_insn_type
Insn_PIC	include/opcode/score-inst.h	/^  Insn_PIC,$/;"	e	enum:score_insn_type
Insn_Type_PCE	include/opcode/score-inst.h	/^  Insn_Type_PCE,$/;"	e	enum:score_insn_type
Insn_Type_SYN	include/opcode/score-inst.h	/^  Insn_Type_SYN,$/;"	e	enum:score_insn_type
Insn_internal	include/opcode/score-inst.h	/^  Insn_internal,$/;"	e	enum:score_insn_type
InstructionFetch	sim/mips/sim-main.h	/^  InstructionFetch        = 6,$/;"	e	enum:ExceptionCause
Int	bfd/bfd.c	/^    Int,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
Int	libdecnumber/decNumberLocal.h	91;"	d
IntCDP	sim/arm/armcopro.c	/^IntCDP (ARMul_State * state, unsigned type, ARMword instr)$/;"	f	file:
IntPending	sim/arm/armsupp.c	/^IntPending (ARMul_State * state)$/;"	f
Inted	sim/arm/armdefs.h	/^  ARMword Inted, LastInted;	\/* sticky flags for interrupts *\/$/;"	m	struct:ARMul_State
IntegerOverflow	sim/mips/sim-main.h	/^  IntegerOverflow         = 12,    \/* Arithmetic overflow (IDT monitor raises SIGFPE) *\/$/;"	e	enum:ExceptionCause
Intel64	opcodes/i386-opc.h	/^  Intel64,$/;"	e	enum:__anon67
IntelSyntax	opcodes/i386-opc.h	/^  IntelSyntax,$/;"	e	enum:__anon67
Interrupt	sim/mips/sim-main.h	/^  Interrupt               = 0,$/;"	e	enum:ExceptionCause
Interrupt_Server_Blocked_Interrupt_Sleep	gdb/ada-tasks.c	/^  Interrupt_Server_Blocked_Interrupt_Sleep,$/;"	e	enum:task_states	file:
Interrupt_Server_Blocked_On_Event_Flag	gdb/ada-tasks.c	/^  Interrupt_Server_Blocked_On_Event_Flag,$/;"	e	enum:task_states	file:
Interrupt_Server_Idle_Sleep	gdb/ada-tasks.c	/^  Interrupt_Server_Idle_Sleep,$/;"	e	enum:task_states	file:
Iq	opcodes/i386-dis.c	294;"	d	file:
IsCompatibleCallable	gdb/common/function-view.h	/^  struct IsCompatibleCallable : CompatibleReturnType<Res2, Res>$/;"	s	class:gdb::function_view
IsFunctionView	gdb/common/function-view.h	/^  struct IsFunctionView$/;"	s	class:gdb::function_view
IsLockable	opcodes/i386-opc.h	/^  IsLockable,$/;"	e	enum:__anon67
IsMemsettable	gdb/common/poison.h	/^struct IsMemsettable$/;"	s
IsPrefix	opcodes/i386-opc.h	/^  IsPrefix,$/;"	e	enum:__anon67
IsRelocatable	gdb/common/poison.h	/^struct IsRelocatable$/;"	s
IsString	opcodes/i386-opc.h	/^  IsString,$/;"	e	enum:__anon67
Is_gen	opcodes/ns32k-dis.c	346;"	d	file:
IssFSb	include/coff/sym.h	251;"	d
Iv	opcodes/i386-dis.c	292;"	d	file:
Iv64	opcodes/i386-dis.c	295;"	d	file:
Iw	opcodes/i386-dis.c	296;"	d	file:
IwmmxtCDP	sim/arm/iwmmxt.c	/^IwmmxtCDP (ARMul_State * state, unsigned type, ARMword instr)$/;"	f
IwmmxtLDC	sim/arm/iwmmxt.c	/^IwmmxtLDC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
IwmmxtMCR	sim/arm/iwmmxt.c	/^IwmmxtMCR (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
IwmmxtMRC	sim/arm/iwmmxt.c	/^IwmmxtMRC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
IwmmxtSTC	sim/arm/iwmmxt.c	/^IwmmxtSTC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f
IwmmxtSaturateS16	sim/arm/iwmmxt.c	/^IwmmxtSaturateS16 (signed int val, int * sat)$/;"	f	file:
IwmmxtSaturateS32	sim/arm/iwmmxt.c	/^IwmmxtSaturateS32 (signed long long val, int * sat)$/;"	f	file:
IwmmxtSaturateS8	sim/arm/iwmmxt.c	/^IwmmxtSaturateS8 (signed short val, int * sat)$/;"	f	file:
IwmmxtSaturateU16	sim/arm/iwmmxt.c	/^IwmmxtSaturateU16 (signed int val, int * sat)$/;"	f	file:
IwmmxtSaturateU32	sim/arm/iwmmxt.c	/^IwmmxtSaturateU32 (signed long long val, int * sat)$/;"	f	file:
IwmmxtSaturateU8	sim/arm/iwmmxt.c	/^IwmmxtSaturateU8 (signed short val, int * sat)$/;"	f	file:
Iwmmxt_Load_Byte	sim/arm/iwmmxt.c	/^Iwmmxt_Load_Byte (ARMul_State * state, ARMword address)$/;"	f	file:
Iwmmxt_Load_Double_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Load_Double_Word (ARMul_State * state, ARMword address)$/;"	f	file:
Iwmmxt_Load_Half_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Load_Half_Word (ARMul_State * state, ARMword address)$/;"	f	file:
Iwmmxt_Load_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Load_Word (ARMul_State * state, ARMword address)$/;"	f	file:
Iwmmxt_Store_Byte	sim/arm/iwmmxt.c	/^Iwmmxt_Store_Byte (ARMul_State * state, ARMword address, ARMword value)$/;"	f	file:
Iwmmxt_Store_Double_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Store_Double_Word (ARMul_State * state, ARMword address, ARMdword value)$/;"	f	file:
Iwmmxt_Store_Half_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Store_Half_Word (ARMul_State * state, ARMword address, ARMword value)$/;"	f	file:
Iwmmxt_Store_Word	sim/arm/iwmmxt.c	/^Iwmmxt_Store_Word (ARMul_State * state, ARMword address, ARMword value)$/;"	f	file:
J	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	e	enum:e	file:
J	gdb/testsuite/gdb.cp/ambiguous.cc	/^class J : public K, public L {$/;"	c	file:
J	gdb/testsuite/gdb.cp/koenig.cc	/^namespace J$/;"	n	file:
J	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace J{ int x; }$/;"	n	file:
J	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace J$/;"	n	file:
J	gdb/testsuite/gdb.cp/operator.cc	/^class J$/;"	c	file:
J	opcodes/mmix-opc.c	86;"	d	file:
J12_12	opcodes/s390-opc.c	238;"	d	file:
J16_16	opcodes/s390-opc.c	240;"	d	file:
J16_32	opcodes/s390-opc.c	242;"	d	file:
J24_24	opcodes/s390-opc.c	244;"	d	file:
J32_16	opcodes/s390-opc.c	246;"	d	file:
JALDELAYSLOT	sim/mips/interp.c	103;"	d	file:
JALOP	include/opcode/dlx.h	82;"	d
JALROP	include/opcode/dlx.h	97;"	d
JALR_TO_BAL_P	bfd/elfxx-mips.c	773;"	d	file:
JALX	opcodes/mips-formats.h	129;"	d
JAL_TO_BAL_P	bfd/elfxx-mips.c	767;"	d	file:
JARL_4	bfd/elf32-v850.c	3429;"	d	file:
JARL_4_MASK	bfd/elf32-v850.c	3430;"	d	file:
JARL_R2	bfd/elf32-v850.c	3431;"	d	file:
JAVA_DEMANGLING	include/demangle.h	121;"	d
JAVA_DEMANGLING_STYLE_STRING	include/demangle.h	106;"	d
JBACK	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^JBACK:$/;"	l
JBACK	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^JBACK:$/;"	l
JBACK	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^JBACK:$/;"	l
JBACK	sim/testsuite/sim/bfin/c_calla_ljump.s	/^JBACK:$/;"	l
JC	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
JITHOST_H	gdb/testsuite/gdb.base/jithost.h	19;"	d
JIT_H	gdb/jit.h	21;"	d
JIT_NOACTION	gdb/jit.h	/^  JIT_NOACTION = 0,$/;"	e	enum:__anon1707
JIT_NOACTION	gdb/testsuite/gdb.base/jit-main.c	/^  JIT_NOACTION = 0,$/;"	e	enum:__anon2022	file:
JIT_NOACTION	gdb/testsuite/gdb.base/jit-protocol.h	/^  JIT_NOACTION = 0,$/;"	e	enum:__anon2033
JIT_PROTOCOL_H	gdb/testsuite/gdb.base/jit-protocol.h	25;"	d
JIT_REGISTER	gdb/jit.h	/^  JIT_REGISTER,$/;"	e	enum:__anon1707
JIT_REGISTER	gdb/testsuite/gdb.base/jit-protocol.h	/^  JIT_REGISTER,$/;"	e	enum:__anon2033
JIT_REGISTER_FN	gdb/testsuite/gdb.base/jit-main.c	/^  JIT_REGISTER_FN,$/;"	e	enum:__anon2022	file:
JIT_UNREGISTER	gdb/jit.h	/^  JIT_UNREGISTER$/;"	e	enum:__anon1707
JIT_UNREGISTER	gdb/testsuite/gdb.base/jit-protocol.h	/^  JIT_UNREGISTER$/;"	e	enum:__anon2033
JIT_UNREGISTER_FN	gdb/testsuite/gdb.base/jit-main.c	/^  JIT_UNREGISTER_FN$/;"	e	enum:__anon2022	file:
JL	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
JLI	bfd/elf32-arc.c	1203;"	d	file:
JLI	bfd/elf32-arc.c	1381;"	d	file:
JLI	include/opcode/arc.h	/^  JLI,$/;"	e	enum:__anon1255
JMP	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
JMP	sim/cr16/cr16_sim.h	402;"	d
JMP	sim/d10v/d10v_sim.h	473;"	d
JMP	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^JMP:$/;"	l
JMP	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^JMP:$/;"	l
JMP	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^JMP:$/;"	l
JMPHINT	opcodes/alpha-opc.c	285;"	d	file:
JMPL	sim/erc32/exec.c	174;"	d	file:
JMP_INSN_BYTE	include/opcode/mmix.h	183;"	d
JMP_INSTR	gdb/stubs/sh-stub.c	167;"	d	file:
JMP_R	bfd/elf32-v850.c	3436;"	d	file:
JMP_R1	bfd/elf32-v850.c	3438;"	d	file:
JMP_R_MASK	bfd/elf32-v850.c	3437;"	d	file:
JNAME	bfd/libaout.h	64;"	d
JNAME	bfd/libaout.h	76;"	d
JNAME	bfd/libaout.h	87;"	d
JOB_CONTROL_H	gdb/common/job-control.h	22;"	d
JOINSIDF	sim/common/cgen-ops.h	/^JOINSIDF (SI x0, SI x1)$/;"	f
JOINSIDI	sim/common/cgen-ops.h	/^JOINSIDI (SI x0, SI x1)$/;"	f
JOINSITF	sim/common/cgen-ops.h	/^JOINSITF (SI x0, SI x1, SI x2, SI x3)$/;"	f
JOINSIXF	sim/common/cgen-ops.h	/^JOINSIXF (SI x0, SI x1, SI x2)$/;"	f
JOP	include/opcode/dlx.h	81;"	d
JR16_REG	bfd/elfxx-mips.c	13230;"	d	file:
JREG	opcodes/nds32-asm.h	273;"	d
JREG_IFC	opcodes/nds32-asm.h	275;"	d
JREG_RET	opcodes/nds32-asm.h	274;"	d
JROP	include/opcode/dlx.h	96;"	d
JR_TO_B_P	bfd/elfxx-mips.c	778;"	d	file:
JSR	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
JSR_INSTR	gdb/stubs/sh-stub.c	168;"	d	file:
JU	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
JUMP	include/opcode/arc.h	/^  JUMP,$/;"	e	enum:__anon1255
JUMP	opcodes/mips-formats.h	126;"	d
JUMP	opcodes/pdp11-dis.c	28;"	d	file:
JUMP	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_except_user_mode.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_disable.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_excpt.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_excpt.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_nested.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_nested.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_nmi.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_nmi.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_pending.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_timer.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_timer.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mmr_timer.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mode_user.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^JUMP ( P0 );$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in AC stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in DEC stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in EX1 stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in EX2 stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in EX3 stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in IF1 stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in IF2 stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^JUMP 4;     \/\/ Jump gets killed in WB stage$/;"	l
JUMP	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui2.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui2.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui3.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_bug_ui3.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_illegalcombination.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_illegalcombination.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^JUMP ( P1 );  \/\/ should cause misaligned$/;"	l
JUMP	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^JUMP    STARTSUP;   \/\/ jump to code start for SUPERVISOR mode$/;"	l
JUMP	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^JUMP BEGIN;$/;"	l
JUMP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^JUMP BEGIN;$/;"	l
JUMP_A0_3	bfd/elf32-metag.c	3451;"	d	file:
JUMP_INDIR_OPCODE	include/opcode/cris.h	194;"	d
JUMP_INDIR_Z_BITS	include/opcode/cris.h	195;"	d
JUMP_PC_INCR_OPCODE	include/opcode/cris.h	196;"	d
JUMP_PC_INCR_OPCODE_V32	include/opcode/cris.h	208;"	d
JUMP_PC_RELATIVE	include/opcode/i386.h	49;"	d
JV	gdb/testsuite/gdb.cp/ambiguous.cc	/^class JV : public KV, public LV {$/;"	c	file:
JVA1	gdb/testsuite/gdb.cp/ambiguous.cc	/^class JVA1 : public KV, public LV, public A1 {$/;"	c	file:
JVA1V	gdb/testsuite/gdb.cp/ambiguous.cc	/^class JVA1V : public KV, public LV, public virtual A1 {$/;"	c	file:
JVA2	gdb/testsuite/gdb.cp/ambiguous.cc	/^class JVA2 : public KV, public LV, public A2 {$/;"	c	file:
J_CLASS_INSN	include/opcode/tic4x.h	509;"	d
Jb	opcodes/i386-dis.c	298;"	d	file:
Jump	opcodes/i386-opc.h	/^  Jump,$/;"	e	enum:__anon67
JumpAbsolute	opcodes/i386-opc.h	/^  JumpAbsolute,$/;"	e	enum:__anon68
JumpByte	opcodes/i386-opc.h	/^  JumpByte,$/;"	e	enum:__anon67
JumpDword	opcodes/i386-opc.h	/^  JumpDword,$/;"	e	enum:__anon67
JumpInterSegment	opcodes/i386-opc.h	/^  JumpInterSegment,$/;"	e	enum:__anon67
Jv	opcodes/i386-dis.c	299;"	d	file:
K	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	e	enum:e	file:
K	gdb/testsuite/gdb.cp/ambiguous.cc	/^class K : public A1 {$/;"	c	file:
K	gdb/testsuite/gdb.cp/dispcxx.cc	/^  K() : k(23) { }$/;"	f	struct:K
K	gdb/testsuite/gdb.cp/dispcxx.cc	/^struct K {$/;"	s	file:
K	gdb/testsuite/gdb.cp/koenig.cc	/^namespace K{$/;"	n	file:
K	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace K{ int x; }$/;"	n	file:
K	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace K$/;"	n	file:
K	gdb/testsuite/gdb.cp/operator.cc	/^namespace K$/;"	n	file:
K	gdb/testsuite/gdb.cp/overload.cc	/^struct K {$/;"	s	file:
K0BASE	sim/mips/interp.c	126;"	d	file:
K0SIZE	sim/mips/interp.c	127;"	d	file:
K1	libiberty/sha1.c	270;"	d	file:
K1BASE	sim/mips/interp.c	128;"	d	file:
K1SIZE	sim/mips/interp.c	129;"	d	file:
K2	gdb/testsuite/gdb.cp/temargs.cc	/^struct K2$/;"	s	file:
K2	libiberty/sha1.c	271;"	d	file:
K3	gdb/testsuite/gdb.cp/temargs.cc	/^struct K3$/;"	s	file:
K3	libiberty/sha1.c	272;"	d	file:
K4	libiberty/sha1.c	273;"	d	file:
KBIT	include/opcode/h8300.h	/^  KBIT =	0x0C00,$/;"	e	enum:h8_flags
KDEL	libiberty/splay-tree.c	108;"	d	file:
KDEL	libiberty/splay-tree.c	63;"	d	file:
KEEPIT	bfd/aout-ns32k.c	320;"	d	file:
KEEPIT	bfd/aout-ns32k.c	321;"	d	file:
KEEPIT	bfd/aout-ns32k.c	323;"	d	file:
KEEPIT	bfd/aoutx.h	117;"	d
KEEPIT	bfd/i386lynx.c	100;"	d	file:
KEEPIT	bfd/pdp11.c	138;"	d	file:
KERNEL	include/opcode/arc.h	/^  KERNEL,$/;"	e	enum:__anon1255
KERNEL_START	gdb/ia64-tdep.c	61;"	d	file:
KEYMAP_ENTRY	readline/keymaps.h	/^} KEYMAP_ENTRY;$/;"	t	typeref:struct:_keymap_entry
KEYMAP_ENTRY_ARRAY	readline/keymaps.h	/^typedef KEYMAP_ENTRY KEYMAP_ENTRY_ARRAY[KEYMAP_SIZE];$/;"	t
KEYMAP_SIZE	readline/keymaps.h	52;"	d
KEYMAP_TO_FUNCTION	readline/rldefs.h	112;"	d
KEYMAP_TO_FUNCTION	readline/rldefs.h	115;"	d
KEYWORD	gdb/linespec.c	/^  KEYWORD,$/;"	e	enum:linespec_complete_what	file:
KEYWORD_HASH_SIZE	opcodes/cgen-opc.c	39;"	d	file:
KEY_EVENT	gdb/gdb_curses.h	32;"	d
KF_FD	gdb/fbsd-tdep.c	92;"	d	file:
KF_PATH	gdb/fbsd-tdep.c	93;"	d	file:
KF_STRUCTSIZE	gdb/fbsd-tdep.c	90;"	d	file:
KF_TYPE	gdb/fbsd-tdep.c	91;"	d	file:
KILL	gdb/procfs.c	/^enum { NOKILL, KILL };$/;"	e	enum:__anon1750	file:
KINFO_FILE_FD_TYPE_CWD	gdb/fbsd-tdep.c	103;"	d	file:
KINFO_FILE_FD_TYPE_TEXT	gdb/fbsd-tdep.c	104;"	d	file:
KINFO_FILE_TYPE_VNODE	gdb/fbsd-tdep.c	98;"	d	file:
KINFO_VME_FLAG_COW	gdb/fbsd-tdep.c	78;"	d	file:
KINFO_VME_FLAG_GROWS_DOWN	gdb/fbsd-tdep.c	83;"	d	file:
KINFO_VME_FLAG_GROWS_UP	gdb/fbsd-tdep.c	82;"	d	file:
KINFO_VME_FLAG_NEEDS_COPY	gdb/fbsd-tdep.c	79;"	d	file:
KINFO_VME_FLAG_NOCOREDUMP	gdb/fbsd-tdep.c	80;"	d	file:
KINFO_VME_FLAG_SUPER	gdb/fbsd-tdep.c	81;"	d	file:
KINFO_VME_PROT_EXEC	gdb/fbsd-tdep.c	73;"	d	file:
KINFO_VME_PROT_READ	gdb/fbsd-tdep.c	71;"	d	file:
KINFO_VME_PROT_WRITE	gdb/fbsd-tdep.c	72;"	d	file:
KNOWN_EXPBIT0_LOCATION	gdb/gnulib/import/isnan.c	44;"	d	file:
KNOWN_EXPBIT0_LOCATION	gdb/gnulib/import/isnan.c	56;"	d	file:
KNOWN_EXPBIT0_LOCATION	gdb/gnulib/import/isnan.c	68;"	d	file:
KNOWN_TASKS_LIST	gdb/ada-tasks.c	39;"	d	file:
KNOWN_TASKS_NAME	gdb/ada-tasks.c	31;"	d	file:
KNOWN_VALUE	gdb/gnulib/import/setenv.c	84;"	d	file:
KSEQ_DISPATCHED	readline/rlprivate.h	110;"	d
KSEQ_RECURSIVE	readline/rlprivate.h	112;"	d
KSEQ_SUBSEQ	readline/rlprivate.h	111;"	d
KSPREG	sim/bfin/bfin-sim.h	127;"	d
KSTACK	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_except_user_mode.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_interr_excpt.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_interr_nested.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_interr_nmi.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_linkage.s	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_loop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mmr_timer.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mode_user.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_bug_ui.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_bug_ui2.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_bug_ui3.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_cc_kill.S	/^    KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_illegalcombination.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_kills2.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^KSTACK:$/;"	l
KSTACK	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^KSTACK:$/;"	l
KV	gdb/testsuite/gdb.cp/ambiguous.cc	/^class KV : public virtual A1 {$/;"	c	file:
KVE_END	gdb/fbsd-tdep.c	62;"	d	file:
KVE_FLAGS	gdb/fbsd-tdep.c	64;"	d	file:
KVE_OFFSET	gdb/fbsd-tdep.c	63;"	d	file:
KVE_PATH	gdb/fbsd-tdep.c	66;"	d	file:
KVE_PROTECTION	gdb/fbsd-tdep.c	65;"	d	file:
KVE_START	gdb/fbsd-tdep.c	61;"	d	file:
KVE_STRUCTSIZE	gdb/fbsd-tdep.c	60;"	d	file:
K_TO_REG	include/opcode/pyr.h	96;"	d
Keymap	readline/keymaps.h	/^typedef KEYMAP_ENTRY *Keymap;$/;"	t
L	bfd/elf32-arc.c	1175;"	d	file:
L	bfd/elf32-arc.c	1376;"	d	file:
L	gdb/ia64-tdep.c	/^  L,			\/* Extended (L+X) ; I-unit *\/$/;"	e	enum:instruction_type	file:
L	gdb/testsuite/gdb.base/call-sc.c	/^T foo = '1', L;$/;"	v
L	gdb/testsuite/gdb.cp/ambiguous.cc	/^class L : public A1 {$/;"	c	file:
L	gdb/testsuite/gdb.cp/koenig.cc	/^namespace L {$/;"	n	file:
L	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace L{ int x; }$/;"	n	file:
L	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace L$/;"	n	file:
L	gdb/testsuite/gdb.cp/operator.cc	/^class L$/;"	c	file:
L	libiberty/safe-ctype.c	140;"	d	file:
L	opcodes/ia64-opc-i.c	291;"	d	file:
L	opcodes/ppc-opc.c	2049;"	d	file:
L	sim/sh/interp.c	707;"	d	file:
L	sim/sh/interp.c	716;"	d	file:
L$0	sim/testsuite/sim/bfin/fir.s	/^L$0:$/;"	l
L$0	sim/testsuite/sim/bfin/iir.s	/^L$0:$/;"	l
L$0	sim/testsuite/sim/bfin/viterbi2.s	/^L$0:$/;"	l
L$0end	sim/testsuite/sim/bfin/fir.s	/^L$0end:$/;"	l
L$0end	sim/testsuite/sim/bfin/iir.s	/^L$0end:$/;"	l
L$0end	sim/testsuite/sim/bfin/viterbi2.s	/^L$0end:$/;"	l
L$1	sim/testsuite/sim/bfin/fir.s	/^L$1:$/;"	l
L$1	sim/testsuite/sim/bfin/iir.s	/^L$1:$/;"	l
L$1	sim/testsuite/sim/bfin/vecadd.s	/^L$1:$/;"	l
L$1	sim/testsuite/sim/bfin/viterbi2.s	/^L$1:$/;"	l
L$10	sim/testsuite/sim/bfin/fsm.s	/^L$10:$/;"	l
L$12	sim/testsuite/sim/bfin/fsm.s	/^L$12:$/;"	l
L$14	sim/testsuite/sim/bfin/fsm.s	/^L$14:$/;"	l
L$16	sim/testsuite/sim/bfin/fsm.s	/^L$16:$/;"	l
L$17	sim/testsuite/sim/bfin/fsm.s	/^L$17:$/;"	l
L$1end	sim/testsuite/sim/bfin/fir.s	/^L$1end:$/;"	l
L$1end	sim/testsuite/sim/bfin/iir.s	/^L$1end:$/;"	l
L$1end	sim/testsuite/sim/bfin/viterbi2.s	/^L$1end:$/;"	l
L$2	sim/testsuite/sim/bfin/vecadd.s	/^L$2:$/;"	l
L$20	sim/testsuite/sim/bfin/fsm.s	/^L$20:$/;"	l
L$23	sim/testsuite/sim/bfin/fsm.s	/^L$23:$/;"	l
L$25	sim/testsuite/sim/bfin/fsm.s	/^L$25:$/;"	l
L$2end	sim/testsuite/sim/bfin/vecadd.s	/^L$2end:$/;"	l
L$3	sim/testsuite/sim/bfin/vecadd.s	/^L$3:$/;"	l
L$30	sim/testsuite/sim/bfin/fsm.s	/^L$30:$/;"	l
L$8	sim/testsuite/sim/bfin/fsm.s	/^L$8:$/;"	l
L0	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L0 = 0x2009 (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L0 = 0x4444 (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L0 = 0xcddd (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L0 = 0x2009 (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L0 = 0x4444 (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L0 = 0xcddd (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L0 = -456 (X);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L0 = 0x7567 (X);$/;"	d
L0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L0 = 0x7eee (X);$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L0 = 0xe1e2 (Z);$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L0 = R4;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	L0 = R0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R4;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R5;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R6;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L0 = R7;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = B0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = I0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = I3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = L3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = M0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L0 = P0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L0 = I0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L0 = R0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L0 = R1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = B0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = B1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = B2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = B3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = I0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = I1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = I2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = I3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = L0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = L1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = L2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = L3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = M0;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = M1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = M2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L0 = M3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L0 = P1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L0 = P1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L0 = P3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = FP;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = P1;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = P2;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = P3;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = P4;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = P5;$/;"	d
L0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L0 = SP;$/;"	d
L0	sim/testsuite/sim/bfin/cir.s	/^	L0 = 0x10c0 (X);$/;"	d
L0	sim/testsuite/sim/bfin/d1.s	/^	L0 = 0x10c0 (X);$/;"	d
L0	sim/testsuite/sim/bfin/dsp_d1.s	/^	L0 = 0x10 (X);$/;"	d
L0	sim/testsuite/sim/bfin/dsp_d1.s	/^	L0 = 0x8 (X);$/;"	d
L0	sim/testsuite/sim/bfin/issue205.s	/^	L0 = 0 (X);	L1 = 0 (X); L2 = 0 (X); L3 = 0 (X);$/;"	d
L0	sim/testsuite/sim/bfin/m0boundary.s	/^	L0 = 0xbd5f (Z);$/;"	d
L0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	L0 = P0;$/;"	d
L0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	L0 = R0;$/;"	d
L0	sim/testsuite/sim/sh/pdmsb.s	/^L0:	pdmsb	x0, x1$/;"	l
L1	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L1	gdb/testsuite/gdb.base/structs.c	/^struct  struct1  foo1 = {'1'}, L1;$/;"	v	typeref:struct:
L1	opcodes/mips-opc.c	314;"	d	file:
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L1 = 0x200b (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L1 = 0x5555 (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L1 = 0xdeee (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L1 = 0x200b (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L1 = 0x5555 (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L1 = 0xdeee (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L1 = -567 (X);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L1 = 0x7678 (X);$/;"	d
L1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L1 = 0x7fa8 (X);$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L1 = 0xf1f2 (Z);$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L1 = R5;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	L1 = R1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R4;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R5;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R6;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L1 = R7;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = B1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = I0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = I1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = L2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = M1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L1 = P1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L1 = I1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L1 = R1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L1 = R2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = B0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = B1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = B2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = B3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = I0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = I1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = I2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = I3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = L0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = L1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = L2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = L3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = M0;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = M1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = M2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L1 = M3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L1 = P1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L1 = P3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L1 = P2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L1 = P4;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = FP;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = P1;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = P2;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = P3;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = P4;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = P5;$/;"	d
L1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L1 = SP;$/;"	d
L1	sim/testsuite/sim/bfin/d0.s	/^	L1 = 0x10 (X);$/;"	d
L1	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	L1 = P1;$/;"	d
L1	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	L1 = R1;$/;"	d
L1	sim/testsuite/sim/sh/pdmsb.s	/^L1:	pdmsb	x0, x1$/;"	l
L10	gdb/testsuite/gdb.base/structs.c	/^struct struct10 foo10 = {'a','2','c','4','e','6','g','8','i','A'}, L10;$/;"	v	typeref:struct:
L10	sim/testsuite/sim/sh/pdmsb.s	/^L10:	pdmsb	x0, x1$/;"	l
L11	gdb/testsuite/gdb.base/structs.c	/^struct struct11 foo11 = {'1','b','3','d','5','f','7','h','9','j','B'}, L11;$/;"	v	typeref:struct:
L11	sim/testsuite/sim/sh/pdmsb.s	/^L11:	pdmsb	x0, x1$/;"	l
L12	gdb/testsuite/gdb.base/structs.c	/^struct struct12 foo12 = {'a','2','c','4','e','6','g','8','i','A','k','C'}, L12;$/;"	v	typeref:struct:
L12	sim/testsuite/sim/sh/pdmsb.s	/^L12:	pdmsb	x0, x1$/;"	l
L13	gdb/testsuite/gdb.base/structs.c	/^struct struct13 foo13 = {'1','b','3','d','5','f','7','h','9','j','B','l','D'}, L13;$/;"	v	typeref:struct:
L13	sim/testsuite/sim/sh/pdmsb.s	/^L13:	pdmsb	x0, x1$/;"	l
L14	gdb/testsuite/gdb.base/structs.c	/^struct struct14 foo14 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E'}, L14;$/;"	v	typeref:struct:
L14	sim/testsuite/sim/sh/pdmsb.s	/^L14:	pdmsb	x0, x1$/;"	l
L15	gdb/testsuite/gdb.base/structs.c	/^struct struct15 foo15 = {'1','b','3','d','5','f','7','h','9','j','B','l','D','n','F'}, L15;$/;"	v	typeref:struct:
L15	sim/testsuite/sim/sh/pdmsb.s	/^L15:	pdmsb	x0, x1$/;"	l
L16	gdb/testsuite/gdb.base/structs.c	/^struct struct16 foo16 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E','o','G'}, L16;$/;"	v	typeref:struct:
L16	sim/testsuite/sim/sh/pdmsb.s	/^L16:	pdmsb	x0, x1$/;"	l
L17	gdb/testsuite/gdb.base/structs.c	/^struct struct17 foo17 = {'1','b','3','d','5','f','7','h','9','j','B','l','D','n','F','p','H'}, L17;$/;"	v	typeref:struct:
L17	sim/testsuite/sim/sh/pdmsb.s	/^L17:	pdmsb	x0, x1$/;"	l
L18	gdb/testsuite/gdb.base/structs.c	/^struct struct18 foo18 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E','o','G','q','I'}, L18;$/;"	v	typeref:struct:
L18	sim/testsuite/sim/sh/pdmsb.s	/^L18:	pdmsb	x0, x1$/;"	l
L19	sim/testsuite/sim/sh/pdmsb.s	/^L19:	pdmsb	x0, x1$/;"	l
L1_BITS	sim/m32c/mem.c	46;"	d	file:
L1_BITS	sim/rx/mem.c	40;"	d	file:
L1_LEN	sim/m32c/mem.c	50;"	d	file:
L1_LEN	sim/rx/mem.c	44;"	d	file:
L2	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L2	gdb/testsuite/gdb.base/structs.c	/^struct  struct2  foo2 = {'a','2'}, L2;$/;"	v	typeref:struct:
L2	opcodes/ppc-opc.c	2326;"	d	file:
L2	sim/testsuite/sim/bfin/brevadd.s	/^	L2 = 0;$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L2 = 0x200d (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L2 = 0x6666 (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L2 = 0xefff (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L2 = 0x200d (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L2 = 0x6666 (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L2 = 0xefff (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L2 = -667 (X);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L2 = 0x7789 (X);$/;"	d
L2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L2 = 0x7fb9 (X);$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L2 = 0x1112 (Z);$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L2 = R6;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	L2 = R2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R0;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R4;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R5;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R6;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L2 = R7;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = B2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = I1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = I2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = L1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = M2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L2 = P2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L2 = I2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L2 = R2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L2 = R3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = B0;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = B1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = B2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = B3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = I0;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = I1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = I2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = I3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = L0;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = L1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = L2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = L3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = M0;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = M1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = M2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L2 = M3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L2 = P2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L2 = P5;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L2 = P1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L2 = P3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = FP;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = P1;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = P2;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = P3;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = P4;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = P5;$/;"	d
L2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L2 = SP;$/;"	d
L2	sim/testsuite/sim/bfin/d0.s	/^	L2 = 0x10 (X);$/;"	d
L2	sim/testsuite/sim/sh/pdmsb.s	/^L2:	pdmsb	x0, x1$/;"	l
L20	sim/testsuite/sim/sh/pdmsb.s	/^L20:	pdmsb	x0, x1$/;"	l
L21	sim/testsuite/sim/sh/pdmsb.s	/^L21:	pdmsb	x0, x1$/;"	l
L22	sim/testsuite/sim/sh/pdmsb.s	/^L22:	pdmsb	x0, x1$/;"	l
L23	sim/testsuite/sim/sh/pdmsb.s	/^L23:	pdmsb	x0, x1$/;"	l
L24	sim/testsuite/sim/sh/pdmsb.s	/^L24:	pdmsb	x0, x1$/;"	l
L25	sim/testsuite/sim/sh/pdmsb.s	/^L25:	pdmsb	x0, x1$/;"	l
L26	sim/testsuite/sim/sh/pdmsb.s	/^L26:	pdmsb	x0, x1$/;"	l
L27	sim/testsuite/sim/sh/pdmsb.s	/^L27:	pdmsb	x0, x1$/;"	l
L28	sim/testsuite/sim/sh/pdmsb.s	/^L28:	pdmsb	x0, x1$/;"	l
L29	sim/testsuite/sim/sh/pdmsb.s	/^L29:	pdmsb	x0, x1$/;"	l
L2OPT	opcodes/ppc-opc.c	2063;"	d	file:
L2_BITS	sim/m32c/mem.c	47;"	d	file:
L2_BITS	sim/rx/mem.c	41;"	d	file:
L2_LEN	sim/m32c/mem.c	51;"	d	file:
L2_LEN	sim/rx/mem.c	45;"	d	file:
L3	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L3	gdb/testsuite/gdb.base/structs.c	/^struct  struct3  foo3 = {'1','b','3'}, L3;$/;"	v	typeref:struct:
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L3 = 0x200f (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L3 = 0x7777 (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^L3 = 0xf111 (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L3 = 0x200f (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L3 = 0x7777 (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^L3 = 0xf111 (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L3 = -701 (X);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L3 = 0x789a (X);$/;"	d
L3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	L3 = 0x7fcc (X);$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L3 = 0x2122 (Z);$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^L3 = R7;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	L3 = R3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R4;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R5;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R6;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^L3 = R7;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = B3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = I2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = I3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = L0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = M3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	L3 = P3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L3 = I3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L3 = R3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	L3 = R4;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = B0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = B1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = B2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = B3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = I0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = I1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = I2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = I3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = L0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = L1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = L2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = L3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = M0;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = M1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = M2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	L3 = M3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L3 = FP;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	L3 = P3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L3 = P2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	L3 = P4;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = FP;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = P1;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = P2;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = P3;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = P4;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = P5;$/;"	d
L3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^L3 = SP;$/;"	d
L3	sim/testsuite/sim/bfin/f221.s	/^	L3 = 0xf41f (Z);$/;"	d
L3	sim/testsuite/sim/sh/pdmsb.s	/^L3:	pdmsb	x0, x1$/;"	l
L30	sim/testsuite/sim/sh/pdmsb.s	/^L30:	pdmsb	x0, x1$/;"	l
L31	sim/testsuite/sim/sh/pdmsb.s	/^L31:	pdmsb	x0, x1$/;"	l
L32	sim/testsuite/sim/sh/pdmsb.s	/^L32:	pdmsb	x0, x1$/;"	l
L32OPT	opcodes/ppc-opc.c	2059;"	d	file:
L32R_TARGET_REG_OPERAND	bfd/elf32-xtensa.c	4683;"	d	file:
L33	sim/testsuite/sim/sh/pdmsb.s	/^L33:	pdmsb	x0, x1$/;"	l
L34	sim/testsuite/sim/sh/pdmsb.s	/^L34:	pdmsb	x0, x1$/;"	l
L35	sim/testsuite/sim/sh/pdmsb.s	/^L35:	pdmsb	x0, x1$/;"	l
L36	sim/testsuite/sim/sh/pdmsb.s	/^L36:	pdmsb	x0, x1$/;"	l
L37	sim/testsuite/sim/sh/pdmsb.s	/^L37:	pdmsb	x0, x1$/;"	l
L38	sim/testsuite/sim/sh/pdmsb.s	/^L38:	pdmsb	x0, x1$/;"	l
L39	sim/testsuite/sim/sh/pdmsb.s	/^L39:	pdmsb	x0, x1$/;"	l
L4	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L4	gdb/testsuite/gdb.base/structs.c	/^struct  struct4  foo4 = {'a','2','c','4'}, L4;$/;"	v	typeref:struct:
L4	sim/testsuite/sim/sh/pdmsb.s	/^L4:	pdmsb	x0, x1$/;"	l
L40	sim/testsuite/sim/sh/pdmsb.s	/^L40:	pdmsb	x0, x1$/;"	l
L41	sim/testsuite/sim/sh/pdmsb.s	/^L41:	pdmsb	x0, x1$/;"	l
L42	sim/testsuite/sim/sh/pdmsb.s	/^L42:	pdmsb	x0, x1$/;"	l
L43	sim/testsuite/sim/sh/pdmsb.s	/^L43:	pdmsb	x0, x1$/;"	l
L44	sim/testsuite/sim/sh/pdmsb.s	/^L44:	pdmsb	x0, x1$/;"	l
L45	sim/testsuite/sim/sh/pdmsb.s	/^L45:	pdmsb	x0, x1$/;"	l
L46	sim/testsuite/sim/sh/pdmsb.s	/^L46:	pdmsb	x0, x1$/;"	l
L47	sim/testsuite/sim/sh/pdmsb.s	/^L47:	pdmsb	x0, x1$/;"	l
L48	sim/testsuite/sim/sh/pdmsb.s	/^L48:	pdmsb	x0, x1$/;"	l
L49	sim/testsuite/sim/sh/pdmsb.s	/^L49:	pdmsb	x0, x1$/;"	l
L4_12	opcodes/s390-opc.c	169;"	d	file:
L4_8	opcodes/s390-opc.c	167;"	d	file:
L5	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L5	gdb/testsuite/gdb.base/structs.c	/^struct  struct5  foo5 = {'1','b','3','d','5'}, L5;$/;"	v	typeref:struct:
L5	sim/testsuite/sim/sh/pdmsb.s	/^L5:	pdmsb	x0, x1$/;"	l
L50	sim/testsuite/sim/sh/pdmsb.s	/^L50:	pdmsb	x0, x1$/;"	l
L51	sim/testsuite/sim/sh/pdmsb.s	/^L51:	pdmsb	x0, x1$/;"	l
L52	sim/testsuite/sim/sh/pdmsb.s	/^L52:	pdmsb	x0, x1$/;"	l
L53	sim/testsuite/sim/sh/pdmsb.s	/^L53:	pdmsb	x0, x1$/;"	l
L54	sim/testsuite/sim/sh/pdmsb.s	/^L54:	pdmsb	x0, x1$/;"	l
L55	sim/testsuite/sim/sh/pdmsb.s	/^L55:	pdmsb	x0, x1$/;"	l
L56	sim/testsuite/sim/sh/pdmsb.s	/^L56:	pdmsb	x0, x1$/;"	l
L57	sim/testsuite/sim/sh/pdmsb.s	/^L57:	pdmsb	x0, x1$/;"	l
L58	sim/testsuite/sim/sh/pdmsb.s	/^L58:	pdmsb	x0, x1$/;"	l
L59	sim/testsuite/sim/sh/pdmsb.s	/^L59:	pdmsb	x0, x1$/;"	l
L6	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L6	gdb/testsuite/gdb.base/structs.c	/^struct  struct6  foo6 = {'a','2','c','4','e','6'}, L6;$/;"	v	typeref:struct:
L6	sim/testsuite/sim/sh/pdmsb.s	/^L6:	pdmsb	x0, x1$/;"	l
L60	sim/testsuite/sim/sh/pdmsb.s	/^L60:	pdmsb	x0, x1$/;"	l
L61	sim/testsuite/sim/sh/pdmsb.s	/^L61:	pdmsb	x0, x1$/;"	l
L62	sim/testsuite/sim/sh/pdmsb.s	/^L62:	pdmsb	x0, x1$/;"	l
L63	sim/testsuite/sim/sh/pdmsb.s	/^L63:	pdmsb	x0, x1$/;"	l
L64	sim/testsuite/sim/sh/pdmsb.s	/^L64:	pdmsb	x0, x1$/;"	l
L7	gdb/stubs/sparc-stub.c	/^		 L0, L1, L2, L3, L4, L5, L6, L7,$/;"	e	enum:regnames	file:
L7	gdb/testsuite/gdb.base/structs.c	/^struct  struct7  foo7 = {'1','b','3','d','5','f','7'}, L7;$/;"	v	typeref:struct:
L7	sim/testsuite/sim/sh/pdmsb.s	/^L7:	pdmsb	x0, x1$/;"	l
L8	gdb/testsuite/gdb.base/structs.c	/^struct  struct8  foo8 = {'a','2','c','4','e','6','g','8'}, L8;$/;"	v	typeref:struct:
L8	sim/testsuite/sim/sh/pdmsb.s	/^L8:	pdmsb	x0, x1$/;"	l
L8_8	opcodes/s390-opc.c	171;"	d	file:
L9	gdb/testsuite/gdb.base/structs.c	/^struct  struct9  foo9 = {'1','b','3','d','5','f','7','h','9'}, L9;$/;"	v	typeref:struct:
L9	sim/testsuite/sim/sh/pdmsb.s	/^L9:	pdmsb	x0, x1$/;"	l
LA25_ADDIU	bfd/elfxx-mips.c	295;"	d	file:
LA25_ADDIU_MICROMIPS	bfd/elfxx-mips.c	300;"	d	file:
LA25_J	bfd/elfxx-mips.c	294;"	d	file:
LA25_J_MICROMIPS	bfd/elfxx-mips.c	298;"	d	file:
LA25_LUI	bfd/elfxx-mips.c	293;"	d	file:
LA25_LUI_MICROMIPS	bfd/elfxx-mips.c	296;"	d	file:
LAB1	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^LAB1:$/;"	l
LAB1	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^LAB1:$/;"	l
LAB1	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^LAB1:$/;"	l
LAB1	sim/testsuite/sim/bfin/c_ujump.s	/^LAB1:$/;"	l
LAB2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^LAB2:$/;"	l
LAB2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^LAB2:$/;"	l
LAB2	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^LAB2:$/;"	l
LAB2	sim/testsuite/sim/bfin/c_ujump.s	/^LAB2:$/;"	l
LAB3	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^LAB3:$/;"	l
LAB3	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^LAB3:$/;"	l
LAB3	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^LAB3:$/;"	l
LAB3	sim/testsuite/sim/bfin/c_ujump.s	/^LAB3:$/;"	l
LAB4	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^LAB4:$/;"	l
LAB4	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^LAB4:$/;"	l
LAB4	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^LAB4:$/;"	l
LAB4	sim/testsuite/sim/bfin/c_ujump.s	/^LAB4:$/;"	l
LAB5	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^LAB5:$/;"	l
LAB5	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^LAB5:$/;"	l
LAB5	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^LAB5:$/;"	l
LAB5	sim/testsuite/sim/bfin/c_ujump.s	/^LAB5:$/;"	l
LABEL	gdb/linespec.c	/^  LABEL,$/;"	e	enum:linespec_complete_what	file:
LABEL	sim/ppc/idecode_fields.h	104;"	d
LABEL0	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^LABEL0:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_interr_timer.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LABEL1:$/;"	l
LABEL1	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^LABEL1:$/;"	l
LABEL10	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL10:$/;"	l
LABEL10	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL10:$/;"	l
LABEL11	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL11:$/;"	l
LABEL11	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL11:$/;"	l
LABEL12	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL12:$/;"	l
LABEL12	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL12:$/;"	l
LABEL13	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL13:$/;"	l
LABEL13	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL13:$/;"	l
LABEL14	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL14:$/;"	l
LABEL14	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL14:$/;"	l
LABEL15	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL15:$/;"	l
LABEL15	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL15:$/;"	l
LABEL16	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL16:$/;"	l
LABEL16	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL16:$/;"	l
LABEL17	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL17:$/;"	l
LABEL17	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL17:$/;"	l
LABEL18	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL18:$/;"	l
LABEL18	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL18:$/;"	l
LABEL19	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL19:$/;"	l
LABEL19	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL19:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LABEL2:$/;"	l
LABEL2	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^LABEL2:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LABEL3:$/;"	l
LABEL3	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^LABEL3:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LABEL4:$/;"	l
LABEL4	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^LABEL4:$/;"	l
LABEL5	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL5:$/;"	l
LABEL5	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL5:$/;"	l
LABEL5	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL5:$/;"	l
LABEL5	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL5:$/;"	l
LABEL6	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL6:$/;"	l
LABEL6	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL6:$/;"	l
LABEL6	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL6:$/;"	l
LABEL6	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL6:$/;"	l
LABEL7	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL7:$/;"	l
LABEL7	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL7:$/;"	l
LABEL7	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL7:$/;"	l
LABEL7	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL7:$/;"	l
LABEL8	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL8:$/;"	l
LABEL8	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL8:$/;"	l
LABEL8	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL8:$/;"	l
LABEL8	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL8:$/;"	l
LABEL9	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABEL9:$/;"	l
LABEL9	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABEL9:$/;"	l
LABEL9	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABEL9:$/;"	l
LABEL9	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABEL9:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^LABELCHK1:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^LABELCHK1:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^LABELCHK1:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^LABELCHK1:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^LABELCHK1:$/;"	l
LABELCHK1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^LABELCHK1:$/;"	l
LABEL_DOMAIN	gdb/symtab.h	/^  LABEL_DOMAIN,$/;"	e	enum:domain_enum_tag
LANGUAGE_BITS	gdb/defs.h	225;"	d
LANGUAGE_H	gdb/language.h	24;"	d
LANG_ADA83	include/elf/dwarf.h	/^    LANG_ADA83		= 0x00000003,$/;"	e	enum:dwarf_source_language
LANG_AFRIKAANS	intl/localename.c	39;"	d	file:
LANG_ALBANIAN	intl/localename.c	42;"	d	file:
LANG_ARABIC	intl/localename.c	45;"	d	file:
LANG_ARMENIAN	intl/localename.c	48;"	d	file:
LANG_ASSAMESE	intl/localename.c	51;"	d	file:
LANG_AZERI	intl/localename.c	54;"	d	file:
LANG_BASQUE	intl/localename.c	57;"	d	file:
LANG_BELARUSIAN	intl/localename.c	60;"	d	file:
LANG_BENGALI	intl/localename.c	63;"	d	file:
LANG_C	include/elf/dwarf.h	/^    LANG_C		= 0x00000002,$/;"	e	enum:dwarf_source_language
LANG_C89	include/elf/dwarf.h	/^    LANG_C89		= 0x00000001,$/;"	e	enum:dwarf_source_language
LANG_CATALAN	intl/localename.c	66;"	d	file:
LANG_COBOL74	include/elf/dwarf.h	/^    LANG_COBOL74	= 0x00000005,$/;"	e	enum:dwarf_source_language
LANG_COBOL85	include/elf/dwarf.h	/^    LANG_COBOL85	= 0x00000006,$/;"	e	enum:dwarf_source_language
LANG_C_PLUS_PLUS	include/elf/dwarf.h	/^    LANG_C_PLUS_PLUS	= 0x00000004,$/;"	e	enum:dwarf_source_language
LANG_DIVEHI	intl/localename.c	69;"	d	file:
LANG_ESTONIAN	intl/localename.c	72;"	d	file:
LANG_FAEROESE	intl/localename.c	75;"	d	file:
LANG_FARSI	intl/localename.c	78;"	d	file:
LANG_FORTRAN77	include/elf/dwarf.h	/^    LANG_FORTRAN77	= 0x00000007,$/;"	e	enum:dwarf_source_language
LANG_FORTRAN90	include/elf/dwarf.h	/^    LANG_FORTRAN90	= 0x00000008,$/;"	e	enum:dwarf_source_language
LANG_GALICIAN	intl/localename.c	81;"	d	file:
LANG_GEORGIAN	intl/localename.c	84;"	d	file:
LANG_GUJARATI	intl/localename.c	87;"	d	file:
LANG_HEBREW	intl/localename.c	90;"	d	file:
LANG_HINDI	intl/localename.c	93;"	d	file:
LANG_INDONESIAN	intl/localename.c	96;"	d	file:
LANG_JAVA	include/elf/dwarf.h	/^    LANG_JAVA		= 0x0000000b$/;"	e	enum:dwarf_source_language
LANG_KANNADA	intl/localename.c	99;"	d	file:
LANG_KASHMIRI	intl/localename.c	102;"	d	file:
LANG_KAZAK	intl/localename.c	105;"	d	file:
LANG_KONKANI	intl/localename.c	108;"	d	file:
LANG_KYRGYZ	intl/localename.c	111;"	d	file:
LANG_LATVIAN	intl/localename.c	114;"	d	file:
LANG_LITHUANIAN	intl/localename.c	117;"	d	file:
LANG_MACEDONIAN	intl/localename.c	120;"	d	file:
LANG_MAGIC	gdb/language.h	456;"	d
LANG_MALAY	intl/localename.c	123;"	d	file:
LANG_MALAYALAM	intl/localename.c	126;"	d	file:
LANG_MANIPURI	intl/localename.c	129;"	d	file:
LANG_MARATHI	intl/localename.c	132;"	d	file:
LANG_MODULA2	include/elf/dwarf.h	/^    LANG_MODULA2	= 0x0000000a,$/;"	e	enum:dwarf_source_language
LANG_MONGOLIAN	intl/localename.c	135;"	d	file:
LANG_NEPALI	intl/localename.c	138;"	d	file:
LANG_ORIYA	intl/localename.c	141;"	d	file:
LANG_PASCAL83	include/elf/dwarf.h	/^    LANG_PASCAL83	= 0x00000009,$/;"	e	enum:dwarf_source_language
LANG_PUNJABI	intl/localename.c	144;"	d	file:
LANG_SANSKRIT	intl/localename.c	147;"	d	file:
LANG_SERBIAN	intl/localename.c	150;"	d	file:
LANG_SINDHI	intl/localename.c	153;"	d	file:
LANG_SLOVAK	intl/localename.c	156;"	d	file:
LANG_SORBIAN	intl/localename.c	159;"	d	file:
LANG_SWAHILI	intl/localename.c	162;"	d	file:
LANG_SYRIAC	intl/localename.c	165;"	d	file:
LANG_TAMIL	intl/localename.c	168;"	d	file:
LANG_TATAR	intl/localename.c	171;"	d	file:
LANG_TELUGU	intl/localename.c	174;"	d	file:
LANG_THAI	intl/localename.c	177;"	d	file:
LANG_UKRAINIAN	intl/localename.c	180;"	d	file:
LANG_URDU	intl/localename.c	183;"	d	file:
LANG_UZBEK	intl/localename.c	186;"	d	file:
LANG_VIETNAMESE	intl/localename.c	189;"	d	file:
LANG_hi_user	include/elf/dwarf.h	312;"	d
LANG_lo_user	include/elf/dwarf.h	311;"	d
LAPC_DWORD_OPCODE	include/opcode/cris.h	228;"	d
LAPC_DWORD_Z_BITS	include/opcode/cris.h	229;"	d
LARCH_ASSERT	bfd/elfnn-loongarch.c	2116;"	d	file:
LARCH_ASSERT	bfd/elfnn-loongarch.c	2596;"	d	file:
LARCH_ELF_DATA	bfd/elf-bfd.h	/^  LARCH_ELF_DATA,$/;"	e	enum:elf_target_id
LARCH_ELF_LOG_WORD_BYTES	bfd/elfnn-loongarch.c	90;"	d	file:
LARCH_ELF_WORD_BYTES	bfd/elfnn-loongarch.c	91;"	d	file:
LARCH_INSN_OPC	include/opcode/loongarch.h	15;"	d
LARCH_LD_STACK_DEPTH	bfd/elfnn-loongarch.c	1494;"	d	file:
LARCH_RECENT_RELOC_QUEUE_LENGTH	bfd/elfnn-loongarch.c	1829;"	d	file:
LARCH_opts	opcodes/loongarch-opc.c	/^struct loongarch_ASEs_option LARCH_opts =$/;"	v	typeref:struct:loongarch_ASEs_option
LASLTP	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-hello-dbg.S	/^LASLTP:$/;"	l
LASLTP	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-world-dbg.S	/^LASLTP:$/;"	l
LAST	opcodes/ia64-opc.h	35;"	d
LAST_BASE_REG	sim/mn10300/dv-mn103tim.c	/^  LAST_BASE_REG = TM5BR,$/;"	e	enum:timer_register_types	file:
LAST_COUNTER	sim/mn10300/dv-mn103tim.c	/^  LAST_COUNTER = TM6BC,$/;"	e	enum:timer_register_types	file:
LAST_EMBED_REGNUM	sim/mips/sim-main.h	314;"	d
LAST_ENTRY	gdb/frame.h	527;"	d
LAST_ENTRY	gdb/frame.h	533;"	d
LAST_EXTENSION_CONDITION_CODE	opcodes/arc-ext.c	39;"	d	file:
LAST_EXTENSION_CORE_REGISTER	opcodes/arc-ext.c	37;"	d	file:
LAST_LEVEL_GROUP	sim/mn10300/dv-mn103int.c	/^  LAST_LEVEL_GROUP = 30,$/;"	e	enum:__anon789	file:
LAST_MODE_REG	sim/mn10300/dv-mn103tim.c	/^  LAST_MODE_REG = TM6MD,$/;"	e	enum:timer_register_types	file:
LAST_NMI_GROUP	sim/mn10300/dv-mn103int.c	/^  LAST_NMI_GROUP = 1,$/;"	e	enum:__anon789	file:
LAST_PSEUDO_REGNUM	gdb/ia64-tdep.c	/^		   VP63_REGNUM = VP0_REGNUM + 63, LAST_PSEUDO_REGNUM };$/;"	e	enum:pseudo_regs	file:
LAST_RELOC	bfd/arc-plt.h	/^  LAST_RELOC = 0,$/;"	e	enum:plt_reloc_symbol
LAST_STAGE	sim/frv/cache.h	/^  LAST_STAGE = I_STAGE,$/;"	e	enum:__anon237
LAST_TIMER_REG	sim/mn10300/dv-mn103tim.c	/^  LAST_TIMER_REG = TM6BC,$/;"	e	enum:timer_register_types	file:
LAST_UNUSED_STAB_CODE	include/aout/stab_gnu.h	/^LAST_UNUSED_STAB_CODE$/;"	e	enum:__stab_debug_code
LAST_VALID_CREG	sim/mcore/sim-main.h	48;"	d
LAT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LAT:$/;"	l
LAT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LAT:$/;"	l
LAYOUT	sim/bfin/machs.c	66;"	d	file:
LAYOUT_USAGE	gdb/tui/tui-layout.c	73;"	d	file:
LAZY_PLT_ENTRY_SIZE	bfd/elf32-i386.c	538;"	d	file:
LAZY_PLT_ENTRY_SIZE	bfd/elf64-x86-64.c	544;"	d	file:
LA_EMIT_CHAR	gdb/language.h	550;"	d
LA_GET_STRING	gdb/language.h	552;"	d
LA_ITERATE_OVER_SYMBOLS	gdb/language.h	558;"	d
LA_PRINT_ARRAY_INDEX	gdb/language.h	555;"	d
LA_PRINT_CHAR	gdb/language.h	545;"	d
LA_PRINT_STRING	gdb/language.h	547;"	d
LA_PRINT_TYPE	gdb/language.h	536;"	d
LA_PRINT_TYPEDEF	gdb/language.h	539;"	d
LA_VALUE_PRINT	gdb/language.h	542;"	d
LB0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_interr_nested.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LB0 = R1;$/;"	d
LB0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LB0 = R7;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mode_user.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^LB0 = [ SP ++ ];$/;"	d
LB0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^LB0 = [ SP ++ ];$/;"	d
LB0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^LB0 = [ SP ++ ];$/;"	d
LB0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LB0 = R5;$/;"	d
LB0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LB0 = R7;$/;"	d
LB0	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	LB0 = R1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_bug_ui.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LB0 = R0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_cc_kill.S	/^LB0 = R0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_disable.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_kill.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LB0 = [sp++];$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_lr.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LB0 = [sp++];$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LB0 = r1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_mv2lp.S	/^LB0 = R1;$/;"	d
LB0	sim/testsuite/sim/bfin/se_popkill.S	/^LB0 = R7;$/;"	d
LB0	sim/testsuite/sim/bfin/se_popkill.S	/^LB0 = [ SP ++ ];$/;"	d
LB0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LB0 = USP;$/;"	d
LB0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LB0 = r0;$/;"	d
LB0	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LB0 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_interr_nested.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LB1 = R1;$/;"	d
LB1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LB1 = R4;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mode_user.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LB1 = R5;$/;"	d
LB1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LB1 = R7;$/;"	d
LB1	sim/testsuite/sim/bfin/se_bug_ui.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LB1 = R0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_cc_kill.S	/^LB1 = R0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_kill.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LB1 = [sp++];$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LB1 = r1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_mv2lp.S	/^LB1 = R1;$/;"	d
LB1	sim/testsuite/sim/bfin/se_popkill.S	/^LB1 = R7;$/;"	d
LB1	sim/testsuite/sim/bfin/se_popkill.S	/^LB1 = [ SP ++ ];$/;"	d
LB1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LB1 = USP;$/;"	d
LB1	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LB1 = r0;$/;"	d
LB1	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LB1 = r0;$/;"	d
LBARX_INSTRUCTION	gdb/rs6000-tdep.c	808;"	d	file:
LBOP	include/opcode/dlx.h	107;"	d
LBREG	opcodes/bfin-dis.c	673;"	d	file:
LBREG	sim/bfin/bfin-sim.h	123;"	d
LBR_ELFMAJORID	include/vms/lbr.h	131;"	d
LBR_MAJORID	include/vms/lbr.h	130;"	d
LBR__C_TYP_EOBJ	include/vms/lbr.h	42;"	d
LBR__C_TYP_ESHSTB	include/vms/lbr.h	43;"	d
LBR__C_TYP_HLP	include/vms/lbr.h	38;"	d
LBR__C_TYP_IOBJ	include/vms/lbr.h	44;"	d
LBR__C_TYP_ISHSTB	include/vms/lbr.h	45;"	d
LBR__C_TYP_MLB	include/vms/lbr.h	37;"	d
LBR__C_TYP_NCS	include/vms/lbr.h	41;"	d
LBR__C_TYP_OBJ	include/vms/lbr.h	36;"	d
LBR__C_TYP_SHSTB	include/vms/lbr.h	40;"	d
LBR__C_TYP_TXT	include/vms/lbr.h	39;"	d
LBR__C_TYP_UNK	include/vms/lbr.h	35;"	d
LBT	include/opcode/spu.h	/^  LBT,$/;"	e	enum:__anon1274
LBT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LBT:$/;"	l
LBT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LBT:$/;"	l
LBTI	include/opcode/spu.h	/^  LBTI,$/;"	e	enum:__anon1274
LBUFINCR	opcodes/opc2c.c	32;"	d	file:
LBUFINCR	sim/m32c/safe-fgets.c	30;"	d	file:
LBUOP	include/opcode/dlx.h	110;"	d
LC	opcodes/micromips-opc.c	206;"	d	file:
LC	opcodes/mips-opc.c	220;"	d	file:
LC0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_interr_nested.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC0 = R0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC0 = R2;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC0 = R5;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC0 = R6;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC0 = R7;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC0 = R0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC0 = R2;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC0 = R6;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LC0 = R2;$/;"	d
LC0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LC0 = R5;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mode_user.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LC0 = R4;$/;"	d
LC0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LC0 = R6;$/;"	d
LC0	sim/testsuite/sim/bfin/se_bug_ui.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LC0 = R0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_cc_kill.S	/^LC0 = R0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_disable.S	/^LC0 = P0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_kill.S	/^LC0 = P0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_kill.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LC0 = P0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LC0 = p0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LC0 = p1;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LC0 = P0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LC0 = P1;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LC0 = [sp++];$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LC0 = p1;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LC0 = p0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LC0 = p1;$/;"	d
LC0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_popkill.S	/^LC0 = R7;$/;"	d
LC0	sim/testsuite/sim/bfin/se_popkill.S	/^LC0 = [ SP ++ ];$/;"	d
LC0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LC0 = USP;$/;"	d
LC0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LC0 = r0;$/;"	d
LC0	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LC0 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_interr_nested.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC1 = R1;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC1 = R3;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC1 = R4;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC1 = R6;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LC1 = R7;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC1 = R1;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC1 = R3;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LC1 = R7;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LC1 = R2;$/;"	d
LC1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LC1 = R5;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mode_user.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LC1 = R4;$/;"	d
LC1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LC1 = R6;$/;"	d
LC1	sim/testsuite/sim/bfin/se_bug_ui.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LC1 = R0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_cc_kill.S	/^LC1 = R0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_kill.S	/^LC1 = P0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_kill.S	/^LC1 = [ SP ++ ];$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LC1 = P0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LC1 = [ SP ++ ];$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LC1 = p0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LC1 = p1;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LC1 = P0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LC1 = P1;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LC1 = [sp++];$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LC1 = p1;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LC1 = p0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LC1 = p1;$/;"	d
LC1	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_popkill.S	/^LC1 = R7;$/;"	d
LC1	sim/testsuite/sim/bfin/se_popkill.S	/^LC1 = [ SP ++ ];$/;"	d
LC1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LC1 = USP;$/;"	d
LC1	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LC1 = r0;$/;"	d
LC1	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LC1 = r0;$/;"	d
LCREG	opcodes/bfin-dis.c	671;"	d	file:
LCREG	sim/bfin/bfin-sim.h	121;"	d
LCST	gdb/gdb_wchar.h	110;"	d
LCST	gdb/gdb_wchar.h	73;"	d
LCT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LCT:$/;"	l
LCT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LCT:$/;"	l
LC_MESSAGES	intl/libgnuintl.h	32;"	d
LD	opcodes/ia64-opc-m.c	1850;"	d	file:
LD	opcodes/ia64-opc-m.c	1905;"	d	file:
LD	sim/erc32/exec.c	181;"	d	file:
LD	sim/frv/cache.h	/^enum {LS, LD, FRV_CACHE_PIPELINES};$/;"	e	enum:__anon240
LD	zlib/contrib/delphi/zlibd32.mak	/^LD = bcc32$/;"	m
LD	zlib/contrib/pascal/zlibd32.mak	/^LD = bcc32$/;"	m
LD	zlib/nintendods/Makefile	/^	export LD	:=	$(CC)$/;"	m
LD	zlib/nintendods/Makefile	/^	export LD	:=	$(CXX)$/;"	m
LD1_1	sim/aarch64/simulator.c	/^LD1_1 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD1_2	sim/aarch64/simulator.c	/^LD1_2 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD1_3	sim/aarch64/simulator.c	/^LD1_3 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD1_4	sim/aarch64/simulator.c	/^LD1_4 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD2	sim/aarch64/simulator.c	/^LD2 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD3	sim/aarch64/simulator.c	/^LD3 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LD32	sim/testsuite/sim/bfin/test.h	60;"	d
LD32_LABEL	sim/testsuite/sim/bfin/test.h	59;"	d
LD4	sim/aarch64/simulator.c	/^LD4 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
LDA	sim/erc32/exec.c	182;"	d	file:
LDARX_INSTRUCTION	gdb/rs6000-tdep.c	807;"	d	file:
LDAXR	gdb/arch/aarch64-insn.h	/^  LDAXR           = 0x085ffc00,$/;"	e	enum:aarch64_opcodes
LDBL_DIG	gdb/gnulib/import/float.in.h	38;"	d
LDBL_DIG	gdb/gnulib/import/float.in.h	39;"	d
LDBL_DIG	gdb/gnulib/import/float.in.h	71;"	d
LDBL_DIG	gdb/gnulib/import/float.in.h	72;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	171;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	172;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	41;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	42;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	74;"	d
LDBL_EPSILON	gdb/gnulib/import/float.in.h	75;"	d
LDBL_EXP_BIT	gdb/gnulib/import/float+.h	99;"	d
LDBL_EXP_MASK	gdb/gnulib/import/float+.h	43;"	d
LDBL_MANT_BIT	gdb/gnulib/import/float+.h	29;"	d
LDBL_MANT_BIT	gdb/gnulib/import/float+.h	33;"	d
LDBL_MANT_BIT	gdb/gnulib/import/float+.h	37;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	162;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	163;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	35;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	36;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	68;"	d
LDBL_MANT_DIG	gdb/gnulib/import/float.in.h	69;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	102;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	123;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	155;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	53;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	54;"	d
LDBL_MAX	gdb/gnulib/import/float.in.h	86;"	d
LDBL_MAX_10_EXP	gdb/gnulib/import/float.in.h	107;"	d
LDBL_MAX_10_EXP	gdb/gnulib/import/float.in.h	108;"	d
LDBL_MAX_10_EXP	gdb/gnulib/import/float.in.h	59;"	d
LDBL_MAX_10_EXP	gdb/gnulib/import/float.in.h	60;"	d
LDBL_MAX_EXP	gdb/gnulib/import/float.in.h	47;"	d
LDBL_MAX_EXP	gdb/gnulib/import/float.in.h	48;"	d
LDBL_MAX_EXP	gdb/gnulib/import/float.in.h	80;"	d
LDBL_MAX_EXP	gdb/gnulib/import/float.in.h	81;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	119;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	120;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	169;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	170;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	50;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	51;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	83;"	d
LDBL_MIN	gdb/gnulib/import/float.in.h	84;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	104;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	105;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	117;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	118;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	167;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	168;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	56;"	d
LDBL_MIN_10_EXP	gdb/gnulib/import/float.in.h	57;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	115;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	116;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	165;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	166;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	44;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	45;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	77;"	d
LDBL_MIN_EXP	gdb/gnulib/import/float.in.h	78;"	d
LDBL_TOTAL_BIT	gdb/gnulib/import/float+.h	131;"	d
LDC	sim/arm/armdefs.h	/^  ARMul_LDCs *LDC[16];		\/* LDC instruction *\/$/;"	m	struct:ARMul_State
LDC_IMM	gdb/mep-tdep.c	1551;"	d	file:
LDC_TARGET	gdb/mep-tdep.c	1552;"	d	file:
LDD	sim/erc32/exec.c	179;"	d	file:
LDDA	sim/erc32/exec.c	180;"	d	file:
LDDF	sim/erc32/exec.c	184;"	d	file:
LDEFAULT	sim/arm/armemu.c	48;"	d	file:
LDF	sim/erc32/exec.c	183;"	d	file:
LDFLAGS	zlib/contrib/delphi/zlibd32.mak	/^LDFLAGS =$/;"	m
LDFLAGS	zlib/contrib/pascal/zlibd32.mak	/^LDFLAGS =$/;"	m
LDFLAGS	zlib/nintendods/Makefile	/^LDFLAGS	=	-specs=ds_arm9.specs -g $(ARCH) -Wl,-Map,$(notdir $*.map)$/;"	m
LDFSR	sim/erc32/exec.c	195;"	d	file:
LDHDRSZ	include/coff/rs6000.h	250;"	d
LDHDRSZ	include/coff/rs6k64.h	240;"	d
LDIL_R1	bfd/elf32-hppa.c	650;"	d	file:
LDIL_R1	bfd/elf32-hppa.c	873;"	d	file:
LDIMMhalf	include/opcode/bfin.h	/^} LDIMMhalf;$/;"	t	typeref:struct:__anon1361
LDIMMhalf_H_bits	include/opcode/bfin.h	1297;"	d
LDIMMhalf_H_mask	include/opcode/bfin.h	1298;"	d
LDIMMhalf_S_bits	include/opcode/bfin.h	1295;"	d
LDIMMhalf_S_mask	include/opcode/bfin.h	1296;"	d
LDIMMhalf_Z_bits	include/opcode/bfin.h	1299;"	d
LDIMMhalf_Z_mask	include/opcode/bfin.h	1300;"	d
LDIMMhalf_code_bits	include/opcode/bfin.h	1301;"	d
LDIMMhalf_code_mask	include/opcode/bfin.h	1302;"	d
LDIMMhalf_grp_bits	include/opcode/bfin.h	1293;"	d
LDIMMhalf_grp_mask	include/opcode/bfin.h	1294;"	d
LDIMMhalf_hword_bits	include/opcode/bfin.h	1289;"	d
LDIMMhalf_hword_mask	include/opcode/bfin.h	1290;"	d
LDIMMhalf_opcode	include/opcode/bfin.h	1288;"	d
LDIMMhalf_reg_bits	include/opcode/bfin.h	1291;"	d
LDIMMhalf_reg_mask	include/opcode/bfin.h	1292;"	d
LDINCIMMED	opcodes/ia64-opc-m.c	1147;"	d	file:
LDINCIMMED	opcodes/ia64-opc-m.c	1259;"	d	file:
LDINCREG	opcodes/ia64-opc-m.c	781;"	d	file:
LDINCREG	opcodes/ia64-opc-m.c	893;"	d	file:
LDP	gdb/arch/aarch64-insn.h	/^  LDP             = 0x28400000,$/;"	e	enum:aarch64_opcodes
LDPK_COMMON	include/plugin-api.h	/^  LDPK_COMMON$/;"	e	enum:ld_plugin_symbol_kind
LDPK_DEF	include/plugin-api.h	/^  LDPK_DEF,$/;"	e	enum:ld_plugin_symbol_kind
LDPK_UNDEF	include/plugin-api.h	/^  LDPK_UNDEF,$/;"	e	enum:ld_plugin_symbol_kind
LDPK_WEAKDEF	include/plugin-api.h	/^  LDPK_WEAKDEF,$/;"	e	enum:ld_plugin_symbol_kind
LDPK_WEAKUNDEF	include/plugin-api.h	/^  LDPK_WEAKUNDEF,$/;"	e	enum:ld_plugin_symbol_kind
LDPL_ERROR	include/plugin-api.h	/^  LDPL_ERROR,$/;"	e	enum:ld_plugin_level
LDPL_FATAL	include/plugin-api.h	/^  LDPL_FATAL$/;"	e	enum:ld_plugin_level
LDPL_INFO	include/plugin-api.h	/^  LDPL_INFO,$/;"	e	enum:ld_plugin_level
LDPL_WARNING	include/plugin-api.h	/^  LDPL_WARNING,$/;"	e	enum:ld_plugin_level
LDPO_DYN	include/plugin-api.h	/^  LDPO_DYN,$/;"	e	enum:ld_plugin_output_file_type
LDPO_EXEC	include/plugin-api.h	/^  LDPO_EXEC,$/;"	e	enum:ld_plugin_output_file_type
LDPO_PIE	include/plugin-api.h	/^  LDPO_PIE$/;"	e	enum:ld_plugin_output_file_type
LDPO_REL	include/plugin-api.h	/^  LDPO_REL,$/;"	e	enum:ld_plugin_output_file_type
LDPR_PREEMPTED_IR	include/plugin-api.h	/^  LDPR_PREEMPTED_IR,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_PREEMPTED_REG	include/plugin-api.h	/^  LDPR_PREEMPTED_REG,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_PREVAILING_DEF	include/plugin-api.h	/^  LDPR_PREVAILING_DEF,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_PREVAILING_DEF_IRONLY	include/plugin-api.h	/^  LDPR_PREVAILING_DEF_IRONLY,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_PREVAILING_DEF_IRONLY_EXP	include/plugin-api.h	/^  LDPR_PREVAILING_DEF_IRONLY_EXP$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_RESOLVED_DYN	include/plugin-api.h	/^  LDPR_RESOLVED_DYN,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_RESOLVED_EXEC	include/plugin-api.h	/^  LDPR_RESOLVED_EXEC,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_RESOLVED_IR	include/plugin-api.h	/^  LDPR_RESOLVED_IR,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_UNDEF	include/plugin-api.h	/^  LDPR_UNDEF,$/;"	e	enum:ld_plugin_symbol_resolution
LDPR_UNKNOWN	include/plugin-api.h	/^  LDPR_UNKNOWN = 0,$/;"	e	enum:ld_plugin_symbol_resolution
LDPS_BAD_HANDLE	include/plugin-api.h	/^  LDPS_BAD_HANDLE,      \/* No claimed object associated with given handle. *\/$/;"	e	enum:ld_plugin_status
LDPS_ERR	include/plugin-api.h	/^  LDPS_ERR$/;"	e	enum:ld_plugin_status
LDPS_NO_SYMS	include/plugin-api.h	/^  LDPS_NO_SYMS,         \/* Attempt to get symbols that haven't been added. *\/$/;"	e	enum:ld_plugin_status
LDPS_OK	include/plugin-api.h	/^  LDPS_OK = 0,$/;"	e	enum:ld_plugin_status
LDPT_ADD_INPUT_FILE	include/plugin-api.h	/^  LDPT_ADD_INPUT_FILE = 10,$/;"	e	enum:ld_plugin_tag
LDPT_ADD_INPUT_LIBRARY	include/plugin-api.h	/^  LDPT_ADD_INPUT_LIBRARY = 14,$/;"	e	enum:ld_plugin_tag
LDPT_ADD_SYMBOLS	include/plugin-api.h	/^  LDPT_ADD_SYMBOLS = 8,$/;"	e	enum:ld_plugin_tag
LDPT_ALLOW_SECTION_ORDERING	include/plugin-api.h	/^  LDPT_ALLOW_SECTION_ORDERING = 24,$/;"	e	enum:ld_plugin_tag
LDPT_ALLOW_UNIQUE_SEGMENT_FOR_SECTIONS	include/plugin-api.h	/^  LDPT_ALLOW_UNIQUE_SEGMENT_FOR_SECTIONS = 26,$/;"	e	enum:ld_plugin_tag
LDPT_API_VERSION	include/plugin-api.h	/^  LDPT_API_VERSION = 1,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_FILE	include/plugin-api.h	/^  LDPT_GET_INPUT_FILE = 12,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_ALIGNMENT	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_ALIGNMENT = 29,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_CONTENTS	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_CONTENTS = 22,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_COUNT	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_COUNT = 19,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_NAME	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_NAME = 21,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_SIZE	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_SIZE = 30,$/;"	e	enum:ld_plugin_tag
LDPT_GET_INPUT_SECTION_TYPE	include/plugin-api.h	/^  LDPT_GET_INPUT_SECTION_TYPE = 20,$/;"	e	enum:ld_plugin_tag
LDPT_GET_SYMBOLS	include/plugin-api.h	/^  LDPT_GET_SYMBOLS = 9,$/;"	e	enum:ld_plugin_tag
LDPT_GET_SYMBOLS_V2	include/plugin-api.h	/^  LDPT_GET_SYMBOLS_V2 = 25,$/;"	e	enum:ld_plugin_tag
LDPT_GET_SYMBOLS_V3	include/plugin-api.h	/^  LDPT_GET_SYMBOLS_V3 = 28,$/;"	e	enum:ld_plugin_tag
LDPT_GET_VIEW	include/plugin-api.h	/^  LDPT_GET_VIEW = 18,$/;"	e	enum:ld_plugin_tag
LDPT_GET_WRAP_SYMBOLS	include/plugin-api.h	/^  LDPT_GET_WRAP_SYMBOLS = 32$/;"	e	enum:ld_plugin_tag
LDPT_GNU_LD_VERSION	include/plugin-api.h	/^  LDPT_GNU_LD_VERSION = 17,$/;"	e	enum:ld_plugin_tag
LDPT_GOLD_VERSION	include/plugin-api.h	/^  LDPT_GOLD_VERSION = 2,$/;"	e	enum:ld_plugin_tag
LDPT_LINKER_OUTPUT	include/plugin-api.h	/^  LDPT_LINKER_OUTPUT = 3,$/;"	e	enum:ld_plugin_tag
LDPT_MESSAGE	include/plugin-api.h	/^  LDPT_MESSAGE = 11,$/;"	e	enum:ld_plugin_tag
LDPT_NULL	include/plugin-api.h	/^  LDPT_NULL = 0,$/;"	e	enum:ld_plugin_tag
LDPT_OPTION	include/plugin-api.h	/^  LDPT_OPTION = 4,$/;"	e	enum:ld_plugin_tag
LDPT_OUTPUT_NAME	include/plugin-api.h	/^  LDPT_OUTPUT_NAME = 15,$/;"	e	enum:ld_plugin_tag
LDPT_REGISTER_ALL_SYMBOLS_READ_HOOK	include/plugin-api.h	/^  LDPT_REGISTER_ALL_SYMBOLS_READ_HOOK = 6,$/;"	e	enum:ld_plugin_tag
LDPT_REGISTER_CLAIM_FILE_HOOK	include/plugin-api.h	/^  LDPT_REGISTER_CLAIM_FILE_HOOK = 5,$/;"	e	enum:ld_plugin_tag
LDPT_REGISTER_CLEANUP_HOOK	include/plugin-api.h	/^  LDPT_REGISTER_CLEANUP_HOOK = 7,$/;"	e	enum:ld_plugin_tag
LDPT_REGISTER_NEW_INPUT_HOOK	include/plugin-api.h	/^  LDPT_REGISTER_NEW_INPUT_HOOK = 31,$/;"	e	enum:ld_plugin_tag
LDPT_RELEASE_INPUT_FILE	include/plugin-api.h	/^  LDPT_RELEASE_INPUT_FILE = 13,$/;"	e	enum:ld_plugin_tag
LDPT_SET_EXTRA_LIBRARY_PATH	include/plugin-api.h	/^  LDPT_SET_EXTRA_LIBRARY_PATH = 16,$/;"	e	enum:ld_plugin_tag
LDPT_UNIQUE_SEGMENT_FOR_SECTIONS	include/plugin-api.h	/^  LDPT_UNIQUE_SEGMENT_FOR_SECTIONS = 27,$/;"	e	enum:ld_plugin_tag
LDPT_UPDATE_SECTION_ORDER	include/plugin-api.h	/^  LDPT_UPDATE_SECTION_ORDER = 23,$/;"	e	enum:ld_plugin_tag
LDPV_DEFAULT	include/plugin-api.h	/^  LDPV_DEFAULT,$/;"	e	enum:ld_plugin_symbol_visibility
LDPV_HIDDEN	include/plugin-api.h	/^  LDPV_HIDDEN$/;"	e	enum:ld_plugin_symbol_visibility
LDPV_INTERNAL	include/plugin-api.h	/^  LDPV_INTERNAL,$/;"	e	enum:ld_plugin_symbol_visibility
LDPV_PROTECTED	include/plugin-api.h	/^  LDPV_PROTECTED,$/;"	e	enum:ld_plugin_symbol_visibility
LDP_INSN	opcodes/tic30-dis.c	59;"	d	file:
LDP_SIMD_VFP	gdb/arch/aarch64-insn.h	/^  LDP_SIMD_VFP    = 0x04000000 | LDP,$/;"	e	enum:aarch64_opcodes
LDR	gdb/arch/aarch64-insn.h	/^  LDR             = 0x00400000 | STR,$/;"	e	enum:aarch64_opcodes
LDRELSZ	include/coff/rs6000.h	281;"	d
LDRELSZ	include/coff/rs6k64.h	263;"	d
LDRSW	gdb/arch/aarch64-insn.h	/^  LDRSW           = 0x80800000 | STR,$/;"	e	enum:aarch64_opcodes
LDSB	sim/erc32/exec.c	189;"	d	file:
LDSBA	sim/erc32/exec.c	190;"	d	file:
LDSH	sim/erc32/exec.c	193;"	d	file:
LDSHA	sim/erc32/exec.c	194;"	d	file:
LDSID_R21_R1	bfd/elf32-hppa.c	665;"	d	file:
LDSID_R21_R1	bfd/elf32-hppa.c	883;"	d	file:
LDSID_RP_R1	bfd/elf32-hppa.c	674;"	d	file:
LDSID_RP_R1	bfd/elf32-hppa.c	891;"	d	file:
LDST	include/opcode/bfin.h	/^} LDST;$/;"	t	typeref:struct:__anon1342
LDST	include/opcode/dlx.h	117;"	d
LDST	sim/sh/interp.c	190;"	d	file:
LDST16_RI_MASK	include/opcode/score-inst.h	46;"	d
LDST16_RR_MASK	include/opcode/score-inst.h	37;"	d
LDSTBU	include/opcode/dlx.h	112;"	d
LDSTHU	include/opcode/dlx.h	113;"	d
LDSTUB	sim/erc32/exec.c	185;"	d	file:
LDSTUBA	sim/erc32/exec.c	186;"	d	file:
LDST_NOUPDATE	include/opcode/score-inst.h	/^  LDST_NOUPDATE = 0,$/;"	e	enum:__anon1289
LDST_POST	include/opcode/score-inst.h	/^  LDST_POST = 2,$/;"	e	enum:__anon1289
LDST_PRE	include/opcode/score-inst.h	/^  LDST_PRE = 1,$/;"	e	enum:__anon1289
LDST_UNALIGN_MASK	include/opcode/score-inst.h	28;"	d
LDST_W_bits	include/opcode/bfin.h	516;"	d
LDST_W_mask	include/opcode/bfin.h	517;"	d
LDST_Z_bits	include/opcode/bfin.h	512;"	d
LDST_Z_mask	include/opcode/bfin.h	513;"	d
LDST_aop_bits	include/opcode/bfin.h	514;"	d
LDST_aop_mask	include/opcode/bfin.h	515;"	d
LDST_code_bits	include/opcode/bfin.h	520;"	d
LDST_code_mask	include/opcode/bfin.h	521;"	d
LDST_opcode	include/opcode/bfin.h	507;"	d
LDST_ptr_bits	include/opcode/bfin.h	510;"	d
LDST_ptr_mask	include/opcode/bfin.h	511;"	d
LDST_reg_bits	include/opcode/bfin.h	508;"	d
LDST_reg_mask	include/opcode/bfin.h	509;"	d
LDST_sz_bits	include/opcode/bfin.h	518;"	d
LDST_sz_mask	include/opcode/bfin.h	519;"	d
LDSTidxI	include/opcode/bfin.h	/^} LDSTidxI;$/;"	t	typeref:struct:__anon1341
LDSTidxI_W_bits	include/opcode/bfin.h	464;"	d
LDSTidxI_W_mask	include/opcode/bfin.h	465;"	d
LDSTidxI_Z_bits	include/opcode/bfin.h	462;"	d
LDSTidxI_Z_mask	include/opcode/bfin.h	463;"	d
LDSTidxI_code_bits	include/opcode/bfin.h	466;"	d
LDSTidxI_code_mask	include/opcode/bfin.h	467;"	d
LDSTidxI_offset_bits	include/opcode/bfin.h	454;"	d
LDSTidxI_offset_mask	include/opcode/bfin.h	455;"	d
LDSTidxI_opcode	include/opcode/bfin.h	453;"	d
LDSTidxI_ptr_bits	include/opcode/bfin.h	458;"	d
LDSTidxI_ptr_mask	include/opcode/bfin.h	459;"	d
LDSTidxI_reg_bits	include/opcode/bfin.h	456;"	d
LDSTidxI_reg_mask	include/opcode/bfin.h	457;"	d
LDSTidxI_sz_bits	include/opcode/bfin.h	460;"	d
LDSTidxI_sz_mask	include/opcode/bfin.h	461;"	d
LDSTii	include/opcode/bfin.h	/^} LDSTii;$/;"	t	typeref:struct:__anon1343
LDSTiiFP	include/opcode/bfin.h	/^} LDSTiiFP;$/;"	t	typeref:struct:__anon1344
LDSTiiFP_W_bits	include/opcode/bfin.h	608;"	d
LDSTiiFP_W_mask	include/opcode/bfin.h	609;"	d
LDSTiiFP_code_bits	include/opcode/bfin.h	610;"	d
LDSTiiFP_code_mask	include/opcode/bfin.h	611;"	d
LDSTiiFP_offset_bits	include/opcode/bfin.h	606;"	d
LDSTiiFP_offset_mask	include/opcode/bfin.h	607;"	d
LDSTiiFP_opcode	include/opcode/bfin.h	603;"	d
LDSTiiFP_reg_bits	include/opcode/bfin.h	604;"	d
LDSTiiFP_reg_mask	include/opcode/bfin.h	605;"	d
LDSTii_W_bit	include/opcode/bfin.h	567;"	d
LDSTii_W_mask	include/opcode/bfin.h	568;"	d
LDSTii_code_bit	include/opcode/bfin.h	569;"	d
LDSTii_code_mask	include/opcode/bfin.h	570;"	d
LDSTii_offset_bit	include/opcode/bfin.h	563;"	d
LDSTii_offset_mask	include/opcode/bfin.h	564;"	d
LDSTii_op_bit	include/opcode/bfin.h	565;"	d
LDSTii_op_mask	include/opcode/bfin.h	566;"	d
LDSTii_opcode	include/opcode/bfin.h	558;"	d
LDSTii_ptr_bit	include/opcode/bfin.h	561;"	d
LDSTii_ptr_mask	include/opcode/bfin.h	562;"	d
LDSTii_reg_bit	include/opcode/bfin.h	559;"	d
LDSTii_reg_mask	include/opcode/bfin.h	560;"	d
LDSTpmod	include/opcode/bfin.h	/^} LDSTpmod;$/;"	t	typeref:struct:__anon1346
LDSTpmod_W_bits	include/opcode/bfin.h	703;"	d
LDSTpmod_W_mask	include/opcode/bfin.h	704;"	d
LDSTpmod_aop_bits	include/opcode/bfin.h	701;"	d
LDSTpmod_aop_mask	include/opcode/bfin.h	702;"	d
LDSTpmod_code_bits	include/opcode/bfin.h	705;"	d
LDSTpmod_code_mask	include/opcode/bfin.h	706;"	d
LDSTpmod_idx_bits	include/opcode/bfin.h	697;"	d
LDSTpmod_idx_mask	include/opcode/bfin.h	698;"	d
LDSTpmod_opcode	include/opcode/bfin.h	694;"	d
LDSTpmod_ptr_bits	include/opcode/bfin.h	695;"	d
LDSTpmod_ptr_mask	include/opcode/bfin.h	696;"	d
LDSTpmod_reg_bits	include/opcode/bfin.h	699;"	d
LDSTpmod_reg_mask	include/opcode/bfin.h	700;"	d
LDSYMLEN	gdb/dbxread.c	98;"	d	file:
LDSYMOFF	gdb/dbxread.c	97;"	d	file:
LDSYMSZ	include/coff/rs6000.h	271;"	d
LDSYMSZ	include/coff/rs6k64.h	253;"	d
LDT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LDT:$/;"	l
LDT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LDT:$/;"	l
LDUB	sim/erc32/exec.c	187;"	d	file:
LDUBA	sim/erc32/exec.c	188;"	d	file:
LDUH	sim/erc32/exec.c	191;"	d	file:
LDUHA	sim/erc32/exec.c	192;"	d	file:
LDW_R1_DLT	bfd/elf32-hppa.c	682;"	d	file:
LDW_R1_DLT	bfd/elf32-hppa.c	684;"	d	file:
LDW_R1_DLT	bfd/elf32-hppa.c	879;"	d	file:
LDW_R1_DP	bfd/elf32-hppa.c	663;"	d	file:
LDW_R1_DP	bfd/elf32-hppa.c	882;"	d	file:
LDW_R1_R19	bfd/elf32-hppa.c	660;"	d	file:
LDW_R1_R19	bfd/elf32-hppa.c	880;"	d	file:
LDW_R1_R21	bfd/elf32-hppa.c	658;"	d	file:
LDW_R1_R21	bfd/elf32-hppa.c	878;"	d	file:
LDW_RP	bfd/elf32-hppa.c	673;"	d	file:
LDW_RP	bfd/elf32-hppa.c	890;"	d	file:
LD_PLUGIN_API_VERSION	include/plugin-api.h	/^  LD_PLUGIN_API_VERSION = 1$/;"	e	enum:ld_plugin_api_version
LD_R0_0R1	bfd/elf64-ppc.c	235;"	d	file:
LD_R0_0R12	bfd/elf64-ppc.c	236;"	d	file:
LD_R11_0R1	bfd/elf64-ppc.c	11039;"	d	file:
LD_R11_0R11	bfd/elf64-ppc.c	163;"	d	file:
LD_R11_0R2	bfd/elf64-ppc.c	179;"	d	file:
LD_R11_0R3	bfd/elf64-ppc.c	11030;"	d	file:
LD_R12_0R11	bfd/elf64-ppc.c	160;"	d	file:
LD_R12_0R12	bfd/elf64-ppc.c	190;"	d	file:
LD_R12_0R2	bfd/elf64-ppc.c	178;"	d	file:
LD_R12_0R3	bfd/elf64-ppc.c	11031;"	d	file:
LD_R2_0R1	bfd/elf64-ppc.c	182;"	d	file:
LD_R2_0R11	bfd/elf64-ppc.c	162;"	d	file:
LD_R2_0R12	bfd/elf64-ppc.c	183;"	d	file:
LD_R2_0R2	bfd/elf64-ppc.c	180;"	d	file:
LD_REG_INST	opcodes/cr16-opc.c	350;"	d	file:
LD_REG_INST	opcodes/crx-opc.c	348;"	d	file:
LD_STOR_INS	include/opcode/cr16.h	161;"	d
LD_STOR_INS	include/opcode/crx.h	157;"	d
LD_STOR_INS_INC	include/opcode/cr16.h	166;"	d
LD_STOR_INS_INC	include/opcode/crx.h	163;"	d
LDn_STn_SINGLE_LANE_AND_SIZE	sim/aarch64/simulator.c	11747;"	d	file:
LE	gdb/gdbserver/linux-aarch64-low.c	/^  LE = 0xd,$/;"	e	enum:aarch64_condition_codes	file:
LE	sim/aarch64/decode.h	/^  LE = 0xd, \/* meaning !(Z == 0 && N == V) *\/$/;"	e	enum:CondCode
LE	sim/arm/armemu.h	37;"	d
LE2H	sim/common/sim-endian.h	204;"	d
LE2H	sim/ppc/sim-endian.h	347;"	d
LE2H_1	sim/common/sim-endian.h	111;"	d
LE2H_1	sim/ppc/sim-endian.h	264;"	d
LE2H_16	sim/common/sim-endian.h	115;"	d
LE2H_2	sim/common/sim-endian.h	112;"	d
LE2H_2	sim/ppc/sim-endian.h	265;"	d
LE2H_4	sim/common/sim-endian.h	113;"	d
LE2H_4	sim/ppc/sim-endian.h	266;"	d
LE2H_8	sim/common/sim-endian.h	114;"	d
LE2H_8	sim/ppc/sim-endian.h	267;"	d
LE2H_cell	sim/common/sim-endian.h	251;"	d
LE2H_cell	sim/ppc/sim-endian.h	392;"	d
LE2H_word	sim/common/sim-endian.h	227;"	d
LE2H_word	sim/common/sim-endian.h	236;"	d
LE2H_word	sim/ppc/sim-endian.h	369;"	d
LE2H_word	sim/ppc/sim-endian.h	378;"	d
LEADZEROS	libdecnumber/decBasic.c	707;"	d	file:
LEAF	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	e	enum:level	file:
LEAST_KNOWN_OBJ_ATTRIBUTE	bfd/elf-bfd.h	1696;"	d
LEAVE	include/opcode/arc.h	/^  LEAVE,$/;"	e	enum:__anon1255
LEB128_H	include/leb128.h	30;"	d
LEBI	include/cgen/basic-ops.h	48;"	d
LEBI	sim/common/cgen-ops.h	54;"	d
LEDI	include/cgen/basic-ops.h	198;"	d
LEDI	sim/common/cgen-ops.h	204;"	d
LEDI	sim/common/cgen-utils.c	/^LEDI (a, b)$/;"	f
LEFT_FIRST	sim/d10v/interp.c	/^enum _leftright { LEFT_FIRST, RIGHT_FIRST };$/;"	e	enum:_leftright	file:
LEFT_SCROLL	gdb/tui/tui-data.h	/^  LEFT_SCROLL,$/;"	e	enum:tui_scroll_direction
LEGACY_SIM_REGNO_IGNORE	gdb/sim-regno.h	/^  LEGACY_SIM_REGNO_IGNORE = -2$/;"	e	enum:sim_regno
LEGALADDR	sim/arm/armemu.h	216;"	d
LEHI	include/cgen/basic-ops.h	108;"	d
LEHI	sim/common/cgen-ops.h	114;"	d
LELT	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-hello-dbg.S	/^LELT:$/;"	l
LELT	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-world-dbg.S	/^LELT:$/;"	l
LELTP	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-hello-dbg.S	/^LELTP:$/;"	l
LELTP	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-world-dbg.S	/^LELTP:$/;"	l
LEN	libiberty/strverscmp.c	82;"	d	file:
LEN	zlib/contrib/infback9/inflate9.h	/^            LEN,        \/* i: waiting for length\/lit code *\/$/;"	e	enum:__anon986
LEN	zlib/inflate.h	/^            LEN,        \/* i: waiting for length\/lit\/eob code *\/$/;"	e	enum:__anon979
LEN4	opcodes/ia64-opc.h	124;"	d
LEN6	opcodes/ia64-opc.h	125;"	d
LENEXT	zlib/inflate.h	/^            LENEXT,     \/* i: waiting for length extra bits *\/$/;"	e	enum:__anon979
LENGTH	zlib/inflate.h	/^    LENGTH,     \/* i: waiting for 32-bit length (gzip) *\/$/;"	e	enum:__anon979
LENGTH_CODES	zlib/deflate.h	30;"	d
LENGTH_MATCH	gdb/gdbtypes.h	1978;"	d
LENGTH_MISMATCH_BADNESS	gdb/gdbtypes.c	/^const struct rank LENGTH_MISMATCH_BADNESS = {100,0};$/;"	v	typeref:struct:rank
LENLENS	zlib/inflate.h	/^        LENLENS,    \/* i: waiting for code length code lengths *\/$/;"	e	enum:__anon979
LENS	zlib/contrib/infback9/inftree9.h	/^    LENS,$/;"	e	enum:__anon988
LENS	zlib/inftrees.h	/^    LENS,$/;"	e	enum:__anon984
LEN_	zlib/inflate.h	/^            LEN_,       \/* i: same as LEN below, but only first time in *\/$/;"	e	enum:__anon979
LEN_EQ_64MCNT	opcodes/ia64-opc.h	41;"	d
LEN_STRING	libiberty/cplus-dem.c	338;"	d	file:
LEQI	include/cgen/basic-ops.h	78;"	d
LEQI	sim/common/cgen-ops.h	84;"	d
LESI	include/cgen/basic-ops.h	138;"	d
LESI	sim/common/cgen-ops.h	144;"	d
LET	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LET:$/;"	l
LET	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LET:$/;"	l
LEUBI	include/cgen/basic-ops.h	52;"	d
LEUBI	sim/common/cgen-ops.h	58;"	d
LEUDI	include/cgen/basic-ops.h	202;"	d
LEUDI	sim/common/cgen-ops.h	208;"	d
LEUHI	include/cgen/basic-ops.h	112;"	d
LEUHI	sim/common/cgen-ops.h	118;"	d
LEUINT	sim/frv/frv-sim.h	120;"	d
LEUQI	include/cgen/basic-ops.h	82;"	d
LEUQI	sim/common/cgen-ops.h	88;"	d
LEUSI	include/cgen/basic-ops.h	142;"	d
LEUSI	sim/common/cgen-ops.h	148;"	d
LEV	opcodes/ppc-opc.c	2071;"	d	file:
LEVEL_GROUP	sim/mn10300/dv-mn103int.c	/^  LEVEL_GROUP,$/;"	e	enum:mn103int_type	file:
LEVEL_PORT	sim/mips/dv-tx3904cpu.c	/^  LEVEL_PORT,$/;"	e	enum:__anon851	file:
LEVEL_PORT	sim/mn10300/dv-mn103cpu.c	/^  LEVEL_PORT,$/;"	e	enum:__anon801	file:
LEVEL_PORT	sim/mn10300/dv-mn103int.c	/^  LEVEL_PORT,$/;"	e	enum:__anon792	file:
LEVEL_REV	bfd/elfxx-mips.c	14150;"	d	file:
LEX_CHAR	opcodes/nds32-asm.c	48;"	d	file:
LEX_GET_FIELD	opcodes/nds32-asm.c	46;"	d	file:
LEX_SET_FIELD	opcodes/nds32-asm.c	45;"	d	file:
LFB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LFB:$/;"	l
LFB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LFB:$/;"	l
LFD_FR0_0R1	bfd/elf64-ppc.c	238;"	d	file:
LFETCHINCIMMED	opcodes/ia64-opc-m.c	2138;"	d	file:
LFETCHINCIMMED	opcodes/ia64-opc-m.c	2191;"	d	file:
LFETCHINCIMMED_SYN	opcodes/ia64-opc-m.c	2139;"	d	file:
LFETCHINCIMMED_SYN	opcodes/ia64-opc-m.c	2192;"	d	file:
LFETCHINCREG	opcodes/ia64-opc-m.c	1981;"	d	file:
LFETCHINCREG	opcodes/ia64-opc-m.c	2033;"	d	file:
LFETCHINCREG_SYN	opcodes/ia64-opc-m.c	1982;"	d	file:
LFETCHINCREG_SYN	opcodes/ia64-opc-m.c	2034;"	d	file:
LFLAG_SET	readline/rltty.c	96;"	d	file:
LFT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LFT:$/;"	l
LFT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LFT:$/;"	l
LGB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LGB:$/;"	l
LGB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LGB:$/;"	l
LGCHUNK	zlib/examples/gzappend.c	88;"	d	file:
LGOT_ALLOC_NELTS_FOR	bfd/elf32-cris.c	808;"	d	file:
LGOT_DTP_NDX	bfd/elf32-cris.c	806;"	d	file:
LGOT_REG_NDX	bfd/elf32-cris.c	805;"	d	file:
LGOT_TPREL_NDX	bfd/elf32-cris.c	807;"	d	file:
LGT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LGT:$/;"	l
LGT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LGT:$/;"	l
LHARX_INSTRUCTION	gdb/rs6000-tdep.c	809;"	d	file:
LHB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LHB:$/;"	l
LHB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LHB:$/;"	l
LHD_IDXDESC	include/vms/lbr.h	134;"	d
LHD_SANEID3	include/vms/lbr.h	31;"	d
LHD_SANEID6	include/vms/lbr.h	32;"	d
LHD_SANEID_DCX	include/vms/lbr.h	30;"	d
LHIOP	include/opcode/dlx.h	93;"	d
LHOP	include/opcode/dlx.h	108;"	d
LHPOSTDOWN	sim/arm/armemu.c	88;"	d	file:
LHPOSTUP	sim/arm/armemu.c	118;"	d	file:
LHPREDOWN	sim/arm/armemu.c	148;"	d	file:
LHPREDOWNWB	sim/arm/armemu.c	175;"	d	file:
LHPREUP	sim/arm/armemu.c	205;"	d	file:
LHPREUPWB	sim/arm/armemu.c	232;"	d	file:
LHS	sim/arm/armemu.h	323;"	d
LHS	sim/arm/armemu.h	325;"	d
LHS	sim/arm/armemu.h	328;"	d
LHSReg	sim/arm/armemu.h	316;"	d
LHT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LHT:$/;"	l
LHT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LHT:$/;"	l
LHUOP	include/opcode/dlx.h	111;"	d
LI	libdecnumber/decNumberLocal.h	/^  typedef long int LI;	      \/* for printf arguments only	      *\/$/;"	t
LI	opcodes/ppc-opc.c	2076;"	d	file:
LI20	opcodes/ppc-opc.c	2833;"	d	file:
LI20_MASK	opcodes/ppc-opc.c	2834;"	d	file:
LIA	opcodes/ppc-opc.c	2081;"	d	file:
LIB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LIB:$/;"	l
LIB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LIB:$/;"	l
LIBAOUT_H	bfd/libaout.h	23;"	d
LIBC_EXIT_MAGIC1	sim/h8300/sim-main.h	156;"	d
LIBC_EXIT_MAGIC2	sim/h8300/sim-main.h	157;"	d
LIBDIRS	zlib/nintendods/Makefile	/^LIBDIRS	:=	$(LIBNDS)$/;"	m
LIBGLOSS_SYSCALL_H	sim/m32c/syscall.h	7;"	d
LIBGLOSS_SYSCALL_H	sim/rx/syscall.h	7;"	d
LIBIBERTY_H	include/libiberty.h	36;"	d
LIBMAGIC	include/som/lst.h	51;"	d
LIBMAGIC_EXEC	include/som/lst.h	52;"	d
LIBTHREAD_DB_SEARCH_PATH	gdb/nat/gdb_thread_db.h	35;"	d
LIBTHREAD_DB_SO	gdb/nat/gdb_thread_db.h	28;"	d
LIBUNWIND_SO	gdb/ia64-libunwind-tdep.c	107;"	d	file:
LIBUNWIND_SO_7	gdb/ia64-libunwind-tdep.c	111;"	d	file:
LIBXCOFF_H	bfd/libxcoff.h	23;"	d
LIMIT_CUR	gdb/utils.h	/^    LIMIT_CUR,$/;"	e	enum:resource_limit_kind
LIMIT_MAX	gdb/utils.h	/^    LIMIT_MAX$/;"	e	enum:resource_limit_kind
LIMM	opcodes/arc-opc.c	1891;"	d	file:
LIMM_S	opcodes/arc-opc.c	1892;"	d	file:
LIMMdup	opcodes/arc-opc.c	1894;"	d	file:
LIM_REG_CLASSES	opcodes/bfin-dis.c	/^  LIM_REG_CLASSES$/;"	e	enum:reg_class	file:
LINE	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	101;"	d	file:
LINELEN	libiberty/testsuite/test-demangle.c	49;"	d	file:
LINENO	include/coff/external.h	127;"	d
LINENO	include/coff/rs6000.h	115;"	d
LINENO	include/coff/rs6k64.h	114;"	d
LINENO	include/coff/ti.h	383;"	d
LINER	include/coff/sym.h	/^typedef	long LINER, *pLINER;$/;"	t
LINESPEC	gdb/symtab.h	/^    LINESPEC,$/;"	m	class:complete_symbol_mode
LINESPEC_H	gdb/linespec.h	18;"	d
LINESPEC_LOCATION	gdb/location.h	/^  LINESPEC_LOCATION,$/;"	e	enum:event_location_type
LINESZ	include/coff/external.h	128;"	d
LINESZ	include/coff/rs6000.h	116;"	d
LINESZ	include/coff/rs6k64.h	116;"	d
LINESZ	include/coff/ti.h	384;"	d
LINE_OFFSET_MINUS	gdb/location.h	/^  LINE_OFFSET_MINUS,$/;"	e	enum:offset_relative_sign
LINE_OFFSET_NONE	gdb/location.h	/^  LINE_OFFSET_NONE,$/;"	e	enum:offset_relative_sign
LINE_OFFSET_PLUS	gdb/location.h	/^  LINE_OFFSET_PLUS,$/;"	e	enum:offset_relative_sign
LINE_OFFSET_UNKNOWN	gdb/location.h	/^  LINE_OFFSET_UNKNOWN$/;"	e	enum:offset_relative_sign
LINE_PREFIX	gdb/tui/tui-data.h	83;"	d
LINE_SIZE_MASK	gdb/dcache.c	88;"	d	file:
LINE_WITH_FAST_TRACEPOINT	gdb/testsuite/gdb.trace/range-stepping.c	45;"	d	file:
LINE_WITH_LOOP	gdb/testsuite/gdb.base/range-stepping.c	72;"	d	file:
LINE_WITH_MULTIPLE_INSTRUCTIONS	gdb/testsuite/gdb.base/range-stepping.c	45;"	d	file:
LINE_WITH_TIME_CONSUMING_LOOP	gdb/testsuite/gdb.base/range-stepping.c	85;"	d	file:
LINK	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_bug_ui.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_kills2.S	/^LINK 12;$/;"	l
LINK	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINK	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LINK 0;     \/\/ change for how much stack frame space you need.$/;"	l
LINKER	zlib/watcom/watcom_f.mak	/^LINKER   = wcl386$/;"	m
LINKER	zlib/watcom/watcom_l.mak	/^LINKER   = wcl$/;"	m
LINKER_VERSION	bfd/peXXigen.c	752;"	d	file:
LINK_REGISTER_R9	sim/testsuite/sim/or1k/or1k-asm-test.h	26;"	d
LINUX_BTRACE_H	gdb/nat/linux-btrace.h	23;"	d
LINUX_IO	sim/ppc/emul_unix.c	2242;"	d	file:
LINUX_IOC	sim/ppc/emul_unix.c	2235;"	d	file:
LINUX_IOC_DIRBITS	sim/ppc/emul_unix.c	2214;"	d	file:
LINUX_IOC_DIRMASK	sim/ppc/emul_unix.c	2219;"	d	file:
LINUX_IOC_DIRSHIFT	sim/ppc/emul_unix.c	2224;"	d	file:
LINUX_IOC_NONE	sim/ppc/emul_unix.c	2231;"	d	file:
LINUX_IOC_NRBITS	sim/ppc/emul_unix.c	2211;"	d	file:
LINUX_IOC_NRMASK	sim/ppc/emul_unix.c	2216;"	d	file:
LINUX_IOC_NRSHIFT	sim/ppc/emul_unix.c	2221;"	d	file:
LINUX_IOC_READ	sim/ppc/emul_unix.c	2232;"	d	file:
LINUX_IOC_SIZEBITS	sim/ppc/emul_unix.c	2213;"	d	file:
LINUX_IOC_SIZEMASK	sim/ppc/emul_unix.c	2218;"	d	file:
LINUX_IOC_SIZESHIFT	sim/ppc/emul_unix.c	2223;"	d	file:
LINUX_IOC_TYPEBITS	sim/ppc/emul_unix.c	2212;"	d	file:
LINUX_IOC_TYPEMASK	sim/ppc/emul_unix.c	2217;"	d	file:
LINUX_IOC_TYPESHIFT	sim/ppc/emul_unix.c	2222;"	d	file:
LINUX_IOC_WRITE	sim/ppc/emul_unix.c	2233;"	d	file:
LINUX_IOR	sim/ppc/emul_unix.c	2243;"	d	file:
LINUX_IOW	sim/ppc/emul_unix.c	2244;"	d	file:
LINUX_IOWR	sim/ppc/emul_unix.c	2245;"	d	file:
LINUX_LOADMAP	gdb/gdbserver/linux-low.c	6512;"	d	file:
LINUX_LOADMAP	gdb/gdbserver/linux-low.c	6525;"	d	file:
LINUX_LOADMAP_EXEC	gdb/gdbserver/linux-low.c	6513;"	d	file:
LINUX_LOADMAP_EXEC	gdb/gdbserver/linux-low.c	6526;"	d	file:
LINUX_LOADMAP_INTERP	gdb/gdbserver/linux-low.c	6514;"	d	file:
LINUX_LOADMAP_INTERP	gdb/gdbserver/linux-low.c	6527;"	d	file:
LINUX_NAMESPACES_H	gdb/nat/linux-namespaces.h	21;"	d
LINUX_NAT_H	gdb/nat/linux-nat.h	21;"	d
LINUX_NAT_TRAD_H	gdb/linux-nat-trad.h	21;"	d
LINUX_NCC	sim/ppc/emul_unix.c	2190;"	d	file:
LINUX_NCCS	sim/ppc/emul_unix.c	2191;"	d	file:
LINUX_NS_IPC	gdb/nat/linux-namespaces.h	/^    LINUX_NS_IPC,$/;"	e	enum:linux_ns_type
LINUX_NS_MNT	gdb/nat/linux-namespaces.h	/^    LINUX_NS_MNT,$/;"	e	enum:linux_ns_type
LINUX_NS_NET	gdb/nat/linux-namespaces.h	/^    LINUX_NS_NET,$/;"	e	enum:linux_ns_type
LINUX_NS_PID	gdb/nat/linux-namespaces.h	/^    LINUX_NS_PID,$/;"	e	enum:linux_ns_type
LINUX_NS_USER	gdb/nat/linux-namespaces.h	/^    LINUX_NS_USER,$/;"	e	enum:linux_ns_type
LINUX_NS_UTS	gdb/nat/linux-namespaces.h	/^    LINUX_NS_UTS,$/;"	e	enum:linux_ns_type
LINUX_RT_SIGTRAMP_INSN0	gdb/i386-linux-tdep.c	175;"	d	file:
LINUX_RT_SIGTRAMP_INSN1	gdb/i386-linux-tdep.c	177;"	d	file:
LINUX_RT_SIGTRAMP_LEN	gdb/i386-linux-tdep.c	186;"	d	file:
LINUX_RT_SIGTRAMP_OFFSET0	gdb/i386-linux-tdep.c	176;"	d	file:
LINUX_RT_SIGTRAMP_OFFSET1	gdb/i386-linux-tdep.c	178;"	d	file:
LINUX_SIGABRT	gdb/linux-tdep.c	/^    LINUX_SIGABRT = 6,$/;"	e	enum:__anon1650	file:
LINUX_SIGALRM	gdb/linux-tdep.c	/^    LINUX_SIGALRM = 14,$/;"	e	enum:__anon1650	file:
LINUX_SIGBUS	gdb/linux-tdep.c	/^    LINUX_SIGBUS = 7,$/;"	e	enum:__anon1650	file:
LINUX_SIGCHLD	gdb/linux-tdep.c	/^    LINUX_SIGCHLD = 17,$/;"	e	enum:__anon1650	file:
LINUX_SIGCONT	gdb/linux-tdep.c	/^    LINUX_SIGCONT = 18,$/;"	e	enum:__anon1650	file:
LINUX_SIGCONTEXT_EFLAGS_OFFSET	gdb/i386-linux-nat.c	641;"	d	file:
LINUX_SIGFPE	gdb/linux-tdep.c	/^    LINUX_SIGFPE = 8,$/;"	e	enum:__anon1650	file:
LINUX_SIGHUP	gdb/linux-tdep.c	/^    LINUX_SIGHUP = 1,$/;"	e	enum:__anon1650	file:
LINUX_SIGILL	gdb/linux-tdep.c	/^    LINUX_SIGILL = 4,$/;"	e	enum:__anon1650	file:
LINUX_SIGINFO_FIELD_ADDR_BND	gdb/linux-tdep.h	/^  LINUX_SIGINFO_FIELD_ADDR_BND = 1$/;"	e	enum:linux_siginfo_extra_field_values
LINUX_SIGINT	gdb/linux-tdep.c	/^    LINUX_SIGINT = 2,$/;"	e	enum:__anon1650	file:
LINUX_SIGIO	gdb/linux-tdep.c	/^    LINUX_SIGIO = 29,$/;"	e	enum:__anon1650	file:
LINUX_SIGIOT	gdb/linux-tdep.c	/^    LINUX_SIGIOT = 6,$/;"	e	enum:__anon1650	file:
LINUX_SIGKILL	gdb/linux-tdep.c	/^    LINUX_SIGKILL = 9,$/;"	e	enum:__anon1650	file:
LINUX_SIGPIPE	gdb/linux-tdep.c	/^    LINUX_SIGPIPE = 13,$/;"	e	enum:__anon1650	file:
LINUX_SIGPOLL	gdb/linux-tdep.c	/^    LINUX_SIGPOLL = LINUX_SIGIO,$/;"	e	enum:__anon1650	file:
LINUX_SIGPROF	gdb/linux-tdep.c	/^    LINUX_SIGPROF = 27,$/;"	e	enum:__anon1650	file:
LINUX_SIGPWR	gdb/linux-tdep.c	/^    LINUX_SIGPWR = 30,$/;"	e	enum:__anon1650	file:
LINUX_SIGQUIT	gdb/linux-tdep.c	/^    LINUX_SIGQUIT = 3,$/;"	e	enum:__anon1650	file:
LINUX_SIGRTMAX	gdb/linux-tdep.c	/^    LINUX_SIGRTMAX = 64,$/;"	e	enum:__anon1650	file:
LINUX_SIGRTMIN	gdb/linux-tdep.c	/^    LINUX_SIGRTMIN = 32,$/;"	e	enum:__anon1650	file:
LINUX_SIGSEGV	gdb/linux-tdep.c	/^    LINUX_SIGSEGV = 11,$/;"	e	enum:__anon1650	file:
LINUX_SIGSTKFLT	gdb/linux-tdep.c	/^    LINUX_SIGSTKFLT = 16,$/;"	e	enum:__anon1650	file:
LINUX_SIGSTOP	gdb/linux-tdep.c	/^    LINUX_SIGSTOP = 19,$/;"	e	enum:__anon1650	file:
LINUX_SIGSYS	gdb/linux-tdep.c	/^    LINUX_SIGSYS = 31,$/;"	e	enum:__anon1650	file:
LINUX_SIGTERM	gdb/linux-tdep.c	/^    LINUX_SIGTERM = 15,$/;"	e	enum:__anon1650	file:
LINUX_SIGTRAMP_INSN0	gdb/amd64-linux-tdep.c	108;"	d	file:
LINUX_SIGTRAMP_INSN0	gdb/i386-linux-tdep.c	104;"	d	file:
LINUX_SIGTRAMP_INSN1	gdb/amd64-linux-tdep.c	110;"	d	file:
LINUX_SIGTRAMP_INSN1	gdb/i386-linux-tdep.c	106;"	d	file:
LINUX_SIGTRAMP_INSN2	gdb/i386-linux-tdep.c	108;"	d	file:
LINUX_SIGTRAMP_LEN	gdb/amd64-linux-tdep.c	129;"	d	file:
LINUX_SIGTRAMP_LEN	gdb/i386-linux-tdep.c	118;"	d	file:
LINUX_SIGTRAMP_OFFSET0	gdb/amd64-linux-tdep.c	109;"	d	file:
LINUX_SIGTRAMP_OFFSET0	gdb/i386-linux-tdep.c	105;"	d	file:
LINUX_SIGTRAMP_OFFSET1	gdb/amd64-linux-tdep.c	111;"	d	file:
LINUX_SIGTRAMP_OFFSET1	gdb/i386-linux-tdep.c	107;"	d	file:
LINUX_SIGTRAMP_OFFSET2	gdb/i386-linux-tdep.c	109;"	d	file:
LINUX_SIGTRAP	gdb/linux-tdep.c	/^    LINUX_SIGTRAP = 5,$/;"	e	enum:__anon1650	file:
LINUX_SIGTSTP	gdb/linux-tdep.c	/^    LINUX_SIGTSTP = 20,$/;"	e	enum:__anon1650	file:
LINUX_SIGTTIN	gdb/linux-tdep.c	/^    LINUX_SIGTTIN = 21,$/;"	e	enum:__anon1650	file:
LINUX_SIGTTOU	gdb/linux-tdep.c	/^    LINUX_SIGTTOU = 22,$/;"	e	enum:__anon1650	file:
LINUX_SIGUNUSED	gdb/linux-tdep.c	/^    LINUX_SIGUNUSED = 31,$/;"	e	enum:__anon1650	file:
LINUX_SIGURG	gdb/linux-tdep.c	/^    LINUX_SIGURG = 23,$/;"	e	enum:__anon1650	file:
LINUX_SIGUSR1	gdb/linux-tdep.c	/^    LINUX_SIGUSR1 = 10,$/;"	e	enum:__anon1650	file:
LINUX_SIGUSR2	gdb/linux-tdep.c	/^    LINUX_SIGUSR2 = 12,$/;"	e	enum:__anon1650	file:
LINUX_SIGVTALRM	gdb/linux-tdep.c	/^    LINUX_SIGVTALRM = 26,$/;"	e	enum:__anon1650	file:
LINUX_SIGWINCH	gdb/linux-tdep.c	/^    LINUX_SIGWINCH = 28,$/;"	e	enum:__anon1650	file:
LINUX_SIGXCPU	gdb/linux-tdep.c	/^    LINUX_SIGXCPU = 24,$/;"	e	enum:__anon1650	file:
LINUX_SIGXFSZ	gdb/linux-tdep.c	/^    LINUX_SIGXFSZ = 25,$/;"	e	enum:__anon1650	file:
LINUX_SYSCALL_LEN	gdb/i386-linux-nat.c	625;"	d	file:
LINUX_SYSCALL_REGNUM	gdb/i386-linux-nat.c	628;"	d	file:
LINUX_TDEP_H	gdb/linux-tdep.h	21;"	d
LINUX_VDISCARD	sim/ppc/emul_unix.c	2209;"	d	file:
LINUX_VEOF	sim/ppc/emul_unix.c	2197;"	d	file:
LINUX_VEOL	sim/ppc/emul_unix.c	2199;"	d	file:
LINUX_VEOL2	sim/ppc/emul_unix.c	2201;"	d	file:
LINUX_VERASE	sim/ppc/emul_unix.c	2195;"	d	file:
LINUX_VINTR	sim/ppc/emul_unix.c	2193;"	d	file:
LINUX_VKILL	sim/ppc/emul_unix.c	2196;"	d	file:
LINUX_VLNEXT	sim/ppc/emul_unix.c	2208;"	d	file:
LINUX_VMIN	sim/ppc/emul_unix.c	2198;"	d	file:
LINUX_VQUIT	sim/ppc/emul_unix.c	2194;"	d	file:
LINUX_VREPRINT	sim/ppc/emul_unix.c	2204;"	d	file:
LINUX_VSTART	sim/ppc/emul_unix.c	2206;"	d	file:
LINUX_VSTOP	sim/ppc/emul_unix.c	2207;"	d	file:
LINUX_VSUSP	sim/ppc/emul_unix.c	2205;"	d	file:
LINUX_VSWTC	sim/ppc/emul_unix.c	2202;"	d	file:
LINUX_VTIME	sim/ppc/emul_unix.c	2200;"	d	file:
LINUX_VWERASE	sim/ppc/emul_unix.c	2203;"	d	file:
LINUX_WAITPID_H	gdb/nat/linux-waitpid.h	21;"	d
LIST12	opcodes/v850-opc.c	1042;"	d	file:
LIS_11	bfd/elf32-ppc.c	160;"	d	file:
LIS_12	bfd/elf32-ppc.c	161;"	d	file:
LIS_R0_0	bfd/elf64-ppc.c	229;"	d	file:
LIS_R2	bfd/elf64-ppc.c	186;"	d	file:
LIT	opcodes/alpha-opc.c	267;"	d	file:
LIT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LIT:$/;"	l
LIT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LIT:$/;"	l
LIT	zlib/inflate.h	/^            LIT,        \/* o: waiting for output space to write literal *\/$/;"	e	enum:__anon979
LITEND	libdecnumber/decContext.c	44;"	d	file:
LITERALS	zlib/deflate.h	33;"	d
LITMEMCPY	bfd/bfd-in.h	72;"	d
LITMEMCPY	bfd/bfd-in2.h	79;"	d
LITSTRCPY	bfd/bfd-in.h	73;"	d
LITSTRCPY	bfd/bfd-in2.h	80;"	d
LITTLE_BREAKPOINT	gdb/xtensa-tdep.c	1965;"	d	file:
LITTLE_ENDIAN	sim/ppc/sim-endian.h	121;"	d
LITTLE_ENDIAN	sim/ppc/sim-endian.h	97;"	d
LITUSE_ALPHA_ADDR	include/elf/alpha.h	123;"	d
LITUSE_ALPHA_BASE	include/elf/alpha.h	124;"	d
LITUSE_ALPHA_BYTOFF	include/elf/alpha.h	125;"	d
LITUSE_ALPHA_JSR	include/elf/alpha.h	126;"	d
LITUSE_ALPHA_JSRDIRECT	include/elf/alpha.h	129;"	d
LITUSE_ALPHA_TLSGD	include/elf/alpha.h	127;"	d
LITUSE_ALPHA_TLSLDM	include/elf/alpha.h	128;"	d
LITable	sim/aarch64/simulator.c	/^static uint64_t LITable[LI_TABLE_SIZE];$/;"	v	file:
LI_R0_0	bfd/elf64-ppc.c	224;"	d	file:
LI_R12_0	bfd/elf64-ppc.c	239;"	d	file:
LI_TABLE_SIZE	sim/aarch64/simulator.c	157;"	d	file:
LJ	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
LJB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LJB:$/;"	l
LJB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LJB:$/;"	l
LJT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LJT:$/;"	l
LJT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LJT:$/;"	l
LKB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LKB:$/;"	l
LKB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LKB:$/;"	l
LKT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LKT:$/;"	l
LKT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LKT:$/;"	l
LL1	sim/testsuite/sim/bfin/b1.s	/^LL1:$/;"	l
LL1	sim/testsuite/sim/bfin/s2.s	/^LL1:$/;"	l
LL64	include/opcode/arc.h	/^  LL64     = (1U << 9),$/;"	e	enum:__anon1256
LLB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LLB:$/;"	l
LLB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LLB:$/;"	l
LLBIT	sim/mips/sim-main.h	459;"	d
LLD_OPCODE	gdb/mips-tdep.c	3876;"	d	file:
LLONG_MAX	gdb/gnulib/import/intprops.h	/^verify (TYPE_MAXIMUM (long long int) == LLONG_MAX);$/;"	v
LLONG_MAX	gdb/gnulib/import/intprops.h	80;"	d
LLONG_MAX	libiberty/strtoll.c	84;"	d	file:
LLONG_MIN	gdb/gnulib/import/intprops.h	/^verify (TYPE_MINIMUM (long long int) == LLONG_MIN);$/;"	v
LLONG_MIN	gdb/gnulib/import/intprops.h	81;"	d
LLONG_MIN	libiberty/strtoll.c	88;"	d	file:
LLONG_WIDTH	gdb/gnulib/import/limits.in.h	58;"	d
LLT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LLT:$/;"	l
LLT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LLT:$/;"	l
LL_CLASS_INSN	include/opcode/tic4x.h	531;"	d
LL_DELAY_LOAD	include/elf/mips.h	497;"	d
LL_DELTA	include/elf/mips.h	500;"	d
LL_EXACT_MATCH	include/elf/mips.h	485;"	d
LL_EXPORTS	include/elf/mips.h	494;"	d
LL_IGNORE_INT_VER	include/elf/mips.h	488;"	d
LL_OPCODE	gdb/mips-tdep.c	3875;"	d	file:
LL_REQUIRE_MINOR	include/elf/mips.h	491;"	d
LM	opcodes/micromips-opc.c	203;"	d	file:
LM	opcodes/mips-opc.c	228;"	d	file:
LM32BF_CPU_DATA	sim/lm32/cpu.h	/^} LM32BF_CPU_DATA;$/;"	t	typeref:struct:__anon541
LM32BF_DECODE_H	sim/lm32/decode.h	25;"	d
LM32BF_INSN_ADD	sim/lm32/decode.h	/^ , LM32BF_INSN_X_CHAIN, LM32BF_INSN_X_BEGIN, LM32BF_INSN_ADD, LM32BF_INSN_ADDI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_ADDI	sim/lm32/decode.h	/^ , LM32BF_INSN_X_CHAIN, LM32BF_INSN_X_BEGIN, LM32BF_INSN_ADD, LM32BF_INSN_ADDI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_AND	sim/lm32/decode.h	/^ , LM32BF_INSN_AND, LM32BF_INSN_ANDI, LM32BF_INSN_ANDHII, LM32BF_INSN_B$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_ANDHII	sim/lm32/decode.h	/^ , LM32BF_INSN_AND, LM32BF_INSN_ANDI, LM32BF_INSN_ANDHII, LM32BF_INSN_B$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_ANDI	sim/lm32/decode.h	/^ , LM32BF_INSN_AND, LM32BF_INSN_ANDI, LM32BF_INSN_ANDHII, LM32BF_INSN_B$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_B	sim/lm32/decode.h	/^ , LM32BF_INSN_AND, LM32BF_INSN_ANDI, LM32BF_INSN_ANDHII, LM32BF_INSN_B$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BE	sim/lm32/decode.h	/^ , LM32BF_INSN_BI, LM32BF_INSN_BE, LM32BF_INSN_BG, LM32BF_INSN_BGE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BG	sim/lm32/decode.h	/^ , LM32BF_INSN_BI, LM32BF_INSN_BE, LM32BF_INSN_BG, LM32BF_INSN_BGE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BGE	sim/lm32/decode.h	/^ , LM32BF_INSN_BI, LM32BF_INSN_BE, LM32BF_INSN_BG, LM32BF_INSN_BGE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BGEU	sim/lm32/decode.h	/^ , LM32BF_INSN_BGEU, LM32BF_INSN_BGU, LM32BF_INSN_BNE, LM32BF_INSN_CALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BGU	sim/lm32/decode.h	/^ , LM32BF_INSN_BGEU, LM32BF_INSN_BGU, LM32BF_INSN_BNE, LM32BF_INSN_CALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BI	sim/lm32/decode.h	/^ , LM32BF_INSN_BI, LM32BF_INSN_BE, LM32BF_INSN_BG, LM32BF_INSN_BGE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BNE	sim/lm32/decode.h	/^ , LM32BF_INSN_BGEU, LM32BF_INSN_BGU, LM32BF_INSN_BNE, LM32BF_INSN_CALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_BREAK	sim/lm32/decode.h	/^ , LM32BF_INSN_XNOR, LM32BF_INSN_XNORI, LM32BF_INSN_BREAK, LM32BF_INSN_SCALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CALL	sim/lm32/decode.h	/^ , LM32BF_INSN_BGEU, LM32BF_INSN_BGU, LM32BF_INSN_BNE, LM32BF_INSN_CALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CALLI	sim/lm32/decode.h	/^ , LM32BF_INSN_CALLI, LM32BF_INSN_CMPE, LM32BF_INSN_CMPEI, LM32BF_INSN_CMPG$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPE	sim/lm32/decode.h	/^ , LM32BF_INSN_CALLI, LM32BF_INSN_CMPE, LM32BF_INSN_CMPEI, LM32BF_INSN_CMPG$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPEI	sim/lm32/decode.h	/^ , LM32BF_INSN_CALLI, LM32BF_INSN_CMPE, LM32BF_INSN_CMPEI, LM32BF_INSN_CMPG$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPG	sim/lm32/decode.h	/^ , LM32BF_INSN_CALLI, LM32BF_INSN_CMPE, LM32BF_INSN_CMPEI, LM32BF_INSN_CMPG$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGE	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGI, LM32BF_INSN_CMPGE, LM32BF_INSN_CMPGEI, LM32BF_INSN_CMPGEU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGEI	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGI, LM32BF_INSN_CMPGE, LM32BF_INSN_CMPGEI, LM32BF_INSN_CMPGEU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGEU	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGI, LM32BF_INSN_CMPGE, LM32BF_INSN_CMPGEI, LM32BF_INSN_CMPGEU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGEUI	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGEUI, LM32BF_INSN_CMPGU, LM32BF_INSN_CMPGUI, LM32BF_INSN_CMPNE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGI	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGI, LM32BF_INSN_CMPGE, LM32BF_INSN_CMPGEI, LM32BF_INSN_CMPGEU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGU	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGEUI, LM32BF_INSN_CMPGU, LM32BF_INSN_CMPGUI, LM32BF_INSN_CMPNE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPGUI	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGEUI, LM32BF_INSN_CMPGU, LM32BF_INSN_CMPGUI, LM32BF_INSN_CMPNE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPNE	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPGEUI, LM32BF_INSN_CMPGU, LM32BF_INSN_CMPGUI, LM32BF_INSN_CMPNE$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_CMPNEI	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPNEI, LM32BF_INSN_DIVU, LM32BF_INSN_LB, LM32BF_INSN_LBU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_DIVU	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPNEI, LM32BF_INSN_DIVU, LM32BF_INSN_LB, LM32BF_INSN_LBU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_LB	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPNEI, LM32BF_INSN_DIVU, LM32BF_INSN_LB, LM32BF_INSN_LBU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_LBU	sim/lm32/decode.h	/^ , LM32BF_INSN_CMPNEI, LM32BF_INSN_DIVU, LM32BF_INSN_LB, LM32BF_INSN_LBU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_LH	sim/lm32/decode.h	/^ , LM32BF_INSN_LH, LM32BF_INSN_LHU, LM32BF_INSN_LW, LM32BF_INSN_MODU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_LHU	sim/lm32/decode.h	/^ , LM32BF_INSN_LH, LM32BF_INSN_LHU, LM32BF_INSN_LW, LM32BF_INSN_MODU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_LW	sim/lm32/decode.h	/^ , LM32BF_INSN_LH, LM32BF_INSN_LHU, LM32BF_INSN_LW, LM32BF_INSN_MODU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_MODU	sim/lm32/decode.h	/^ , LM32BF_INSN_LH, LM32BF_INSN_LHU, LM32BF_INSN_LW, LM32BF_INSN_MODU$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_MUL	sim/lm32/decode.h	/^ , LM32BF_INSN_MUL, LM32BF_INSN_MULI, LM32BF_INSN_NOR, LM32BF_INSN_NORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_MULI	sim/lm32/decode.h	/^ , LM32BF_INSN_MUL, LM32BF_INSN_MULI, LM32BF_INSN_NOR, LM32BF_INSN_NORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_NOR	sim/lm32/decode.h	/^ , LM32BF_INSN_MUL, LM32BF_INSN_MULI, LM32BF_INSN_NOR, LM32BF_INSN_NORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_NORI	sim/lm32/decode.h	/^ , LM32BF_INSN_MUL, LM32BF_INSN_MULI, LM32BF_INSN_NOR, LM32BF_INSN_NORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_OR	sim/lm32/decode.h	/^ , LM32BF_INSN_OR, LM32BF_INSN_ORI, LM32BF_INSN_ORHII, LM32BF_INSN_RCSR$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_ORHII	sim/lm32/decode.h	/^ , LM32BF_INSN_OR, LM32BF_INSN_ORI, LM32BF_INSN_ORHII, LM32BF_INSN_RCSR$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_ORI	sim/lm32/decode.h	/^ , LM32BF_INSN_OR, LM32BF_INSN_ORI, LM32BF_INSN_ORHII, LM32BF_INSN_RCSR$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_RCSR	sim/lm32/decode.h	/^ , LM32BF_INSN_OR, LM32BF_INSN_ORI, LM32BF_INSN_ORHII, LM32BF_INSN_RCSR$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SB	sim/lm32/decode.h	/^ , LM32BF_INSN_SB, LM32BF_INSN_SEXTB, LM32BF_INSN_SEXTH, LM32BF_INSN_SH$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SCALL	sim/lm32/decode.h	/^ , LM32BF_INSN_XNOR, LM32BF_INSN_XNORI, LM32BF_INSN_BREAK, LM32BF_INSN_SCALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SEXTB	sim/lm32/decode.h	/^ , LM32BF_INSN_SB, LM32BF_INSN_SEXTB, LM32BF_INSN_SEXTH, LM32BF_INSN_SH$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SEXTH	sim/lm32/decode.h	/^ , LM32BF_INSN_SB, LM32BF_INSN_SEXTB, LM32BF_INSN_SEXTH, LM32BF_INSN_SH$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SH	sim/lm32/decode.h	/^ , LM32BF_INSN_SB, LM32BF_INSN_SEXTB, LM32BF_INSN_SEXTH, LM32BF_INSN_SH$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SL	sim/lm32/decode.h	/^ , LM32BF_INSN_SL, LM32BF_INSN_SLI, LM32BF_INSN_SR, LM32BF_INSN_SRI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SLI	sim/lm32/decode.h	/^ , LM32BF_INSN_SL, LM32BF_INSN_SLI, LM32BF_INSN_SR, LM32BF_INSN_SRI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SR	sim/lm32/decode.h	/^ , LM32BF_INSN_SL, LM32BF_INSN_SLI, LM32BF_INSN_SR, LM32BF_INSN_SRI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SRI	sim/lm32/decode.h	/^ , LM32BF_INSN_SL, LM32BF_INSN_SLI, LM32BF_INSN_SR, LM32BF_INSN_SRI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SRU	sim/lm32/decode.h	/^ , LM32BF_INSN_SRU, LM32BF_INSN_SRUI, LM32BF_INSN_SUB, LM32BF_INSN_SW$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SRUI	sim/lm32/decode.h	/^ , LM32BF_INSN_SRU, LM32BF_INSN_SRUI, LM32BF_INSN_SUB, LM32BF_INSN_SW$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SUB	sim/lm32/decode.h	/^ , LM32BF_INSN_SRU, LM32BF_INSN_SRUI, LM32BF_INSN_SUB, LM32BF_INSN_SW$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_SW	sim/lm32/decode.h	/^ , LM32BF_INSN_SRU, LM32BF_INSN_SRUI, LM32BF_INSN_SUB, LM32BF_INSN_SW$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_TYPE	sim/lm32/decode.h	/^} LM32BF_INSN_TYPE;$/;"	t	typeref:enum:lm32bf_insn_type
LM32BF_INSN_USER	sim/lm32/decode.h	/^ , LM32BF_INSN_USER, LM32BF_INSN_WCSR, LM32BF_INSN_XOR, LM32BF_INSN_XORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_WCSR	sim/lm32/decode.h	/^ , LM32BF_INSN_USER, LM32BF_INSN_WCSR, LM32BF_INSN_XOR, LM32BF_INSN_XORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_XNOR	sim/lm32/decode.h	/^ , LM32BF_INSN_XNOR, LM32BF_INSN_XNORI, LM32BF_INSN_BREAK, LM32BF_INSN_SCALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_XNORI	sim/lm32/decode.h	/^ , LM32BF_INSN_XNOR, LM32BF_INSN_XNORI, LM32BF_INSN_BREAK, LM32BF_INSN_SCALL$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_XOR	sim/lm32/decode.h	/^ , LM32BF_INSN_USER, LM32BF_INSN_WCSR, LM32BF_INSN_XOR, LM32BF_INSN_XORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_XORI	sim/lm32/decode.h	/^ , LM32BF_INSN_USER, LM32BF_INSN_WCSR, LM32BF_INSN_XOR, LM32BF_INSN_XORI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_AFTER	sim/lm32/decode.h	/^  LM32BF_INSN_X_INVALID, LM32BF_INSN_X_AFTER, LM32BF_INSN_X_BEFORE, LM32BF_INSN_X_CTI_CHAIN$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_BEFORE	sim/lm32/decode.h	/^  LM32BF_INSN_X_INVALID, LM32BF_INSN_X_AFTER, LM32BF_INSN_X_BEFORE, LM32BF_INSN_X_CTI_CHAIN$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_BEGIN	sim/lm32/decode.h	/^ , LM32BF_INSN_X_CHAIN, LM32BF_INSN_X_BEGIN, LM32BF_INSN_ADD, LM32BF_INSN_ADDI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_CHAIN	sim/lm32/decode.h	/^ , LM32BF_INSN_X_CHAIN, LM32BF_INSN_X_BEGIN, LM32BF_INSN_ADD, LM32BF_INSN_ADDI$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_CTI_CHAIN	sim/lm32/decode.h	/^  LM32BF_INSN_X_INVALID, LM32BF_INSN_X_AFTER, LM32BF_INSN_X_BEFORE, LM32BF_INSN_X_CTI_CHAIN$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN_X_INVALID	sim/lm32/decode.h	/^  LM32BF_INSN_X_INVALID, LM32BF_INSN_X_AFTER, LM32BF_INSN_X_BEFORE, LM32BF_INSN_X_CTI_CHAIN$/;"	e	enum:lm32bf_insn_type
LM32BF_INSN__MAX	sim/lm32/decode.h	/^ , LM32BF_INSN__MAX$/;"	e	enum:lm32bf_insn_type
LM32BF_SFMT_ADD	sim/lm32/decode.h	/^  LM32BF_SFMT_EMPTY, LM32BF_SFMT_ADD, LM32BF_SFMT_ADDI, LM32BF_SFMT_ANDI$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_ADDI	sim/lm32/decode.h	/^  LM32BF_SFMT_EMPTY, LM32BF_SFMT_ADD, LM32BF_SFMT_ADDI, LM32BF_SFMT_ANDI$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_ANDHII	sim/lm32/decode.h	/^ , LM32BF_SFMT_ANDHII, LM32BF_SFMT_B, LM32BF_SFMT_BI, LM32BF_SFMT_BE$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_ANDI	sim/lm32/decode.h	/^  LM32BF_SFMT_EMPTY, LM32BF_SFMT_ADD, LM32BF_SFMT_ADDI, LM32BF_SFMT_ANDI$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_B	sim/lm32/decode.h	/^ , LM32BF_SFMT_ANDHII, LM32BF_SFMT_B, LM32BF_SFMT_BI, LM32BF_SFMT_BE$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_BE	sim/lm32/decode.h	/^ , LM32BF_SFMT_ANDHII, LM32BF_SFMT_B, LM32BF_SFMT_BI, LM32BF_SFMT_BE$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_BI	sim/lm32/decode.h	/^ , LM32BF_SFMT_ANDHII, LM32BF_SFMT_B, LM32BF_SFMT_BI, LM32BF_SFMT_BE$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_BREAK	sim/lm32/decode.h	/^ , LM32BF_SFMT_USER, LM32BF_SFMT_WCSR, LM32BF_SFMT_BREAK$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_CALL	sim/lm32/decode.h	/^ , LM32BF_SFMT_CALL, LM32BF_SFMT_CALLI, LM32BF_SFMT_DIVU, LM32BF_SFMT_LB$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_CALLI	sim/lm32/decode.h	/^ , LM32BF_SFMT_CALL, LM32BF_SFMT_CALLI, LM32BF_SFMT_DIVU, LM32BF_SFMT_LB$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_DIVU	sim/lm32/decode.h	/^ , LM32BF_SFMT_CALL, LM32BF_SFMT_CALLI, LM32BF_SFMT_DIVU, LM32BF_SFMT_LB$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_EMPTY	sim/lm32/decode.h	/^  LM32BF_SFMT_EMPTY, LM32BF_SFMT_ADD, LM32BF_SFMT_ADDI, LM32BF_SFMT_ANDI$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_LB	sim/lm32/decode.h	/^ , LM32BF_SFMT_CALL, LM32BF_SFMT_CALLI, LM32BF_SFMT_DIVU, LM32BF_SFMT_LB$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_LH	sim/lm32/decode.h	/^ , LM32BF_SFMT_LH, LM32BF_SFMT_LW, LM32BF_SFMT_ORI, LM32BF_SFMT_RCSR$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_LW	sim/lm32/decode.h	/^ , LM32BF_SFMT_LH, LM32BF_SFMT_LW, LM32BF_SFMT_ORI, LM32BF_SFMT_RCSR$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_ORI	sim/lm32/decode.h	/^ , LM32BF_SFMT_LH, LM32BF_SFMT_LW, LM32BF_SFMT_ORI, LM32BF_SFMT_RCSR$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_RCSR	sim/lm32/decode.h	/^ , LM32BF_SFMT_LH, LM32BF_SFMT_LW, LM32BF_SFMT_ORI, LM32BF_SFMT_RCSR$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_SB	sim/lm32/decode.h	/^ , LM32BF_SFMT_SB, LM32BF_SFMT_SEXTB, LM32BF_SFMT_SH, LM32BF_SFMT_SW$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_SEXTB	sim/lm32/decode.h	/^ , LM32BF_SFMT_SB, LM32BF_SFMT_SEXTB, LM32BF_SFMT_SH, LM32BF_SFMT_SW$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_SH	sim/lm32/decode.h	/^ , LM32BF_SFMT_SB, LM32BF_SFMT_SEXTB, LM32BF_SFMT_SH, LM32BF_SFMT_SW$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_SW	sim/lm32/decode.h	/^ , LM32BF_SFMT_SB, LM32BF_SFMT_SEXTB, LM32BF_SFMT_SH, LM32BF_SFMT_SW$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_TYPE	sim/lm32/decode.h	/^} LM32BF_SFMT_TYPE;$/;"	t	typeref:enum:lm32bf_sfmt_type
LM32BF_SFMT_USER	sim/lm32/decode.h	/^ , LM32BF_SFMT_USER, LM32BF_SFMT_WCSR, LM32BF_SFMT_BREAK$/;"	e	enum:lm32bf_sfmt_type
LM32BF_SFMT_WCSR	sim/lm32/decode.h	/^ , LM32BF_SFMT_USER, LM32BF_SFMT_WCSR, LM32BF_SFMT_BREAK$/;"	e	enum:lm32bf_sfmt_type
LM32_ARCH_H	sim/lm32/arch.h	25;"	d
LM32_CPUALL_H	sim/lm32/cpuall.h	25;"	d
LM32_CPU_H	opcodes/lm32-desc.h	27;"	d
LM32_CSR_BP0	sim/lm32/lm32-sim.h	38;"	d
LM32_CSR_BP1	sim/lm32/lm32-sim.h	39;"	d
LM32_CSR_BP2	sim/lm32/lm32-sim.h	40;"	d
LM32_CSR_BP3	sim/lm32/lm32-sim.h	41;"	d
LM32_CSR_CC	sim/lm32/lm32-sim.h	31;"	d
LM32_CSR_CFG	sim/lm32/lm32-sim.h	32;"	d
LM32_CSR_DC	sim/lm32/lm32-sim.h	34;"	d
LM32_CSR_DCC	sim/lm32/lm32-sim.h	30;"	d
LM32_CSR_DEBA	sim/lm32/lm32-sim.h	35;"	d
LM32_CSR_EBA	sim/lm32/lm32-sim.h	33;"	d
LM32_CSR_ICC	sim/lm32/lm32-sim.h	29;"	d
LM32_CSR_IE	sim/lm32/lm32-sim.h	26;"	d
LM32_CSR_IM	sim/lm32/lm32-sim.h	27;"	d
LM32_CSR_IP	sim/lm32/lm32-sim.h	28;"	d
LM32_CSR_JRX	sim/lm32/lm32-sim.h	37;"	d
LM32_CSR_JTX	sim/lm32/lm32-sim.h	36;"	d
LM32_CSR_WP0	sim/lm32/lm32-sim.h	42;"	d
LM32_CSR_WP1	sim/lm32/lm32-sim.h	43;"	d
LM32_CSR_WP2	sim/lm32/lm32-sim.h	44;"	d
LM32_CSR_WP3	sim/lm32/lm32-sim.h	45;"	d
LM32_EID_BREAKPOINT	sim/lm32/lm32-sim.h	49;"	d
LM32_EID_DATA_BUS_ERROR	sim/lm32/lm32-sim.h	52;"	d
LM32_EID_DIVIDE_BY_ZERO	sim/lm32/lm32-sim.h	53;"	d
LM32_EID_INSTRUCTION_BUS_ERROR	sim/lm32/lm32-sim.h	50;"	d
LM32_EID_INTERRUPT	sim/lm32/lm32-sim.h	54;"	d
LM32_EID_RESET	sim/lm32/lm32-sim.h	48;"	d
LM32_EID_SYSTEM_CALL	sim/lm32/lm32-sim.h	55;"	d
LM32_EID_WATCHPOINT	sim/lm32/lm32-sim.h	51;"	d
LM32_ELF_DATA	bfd/elf-bfd.h	/^  LM32_ELF_DATA,$/;"	e	enum:elf_target_id
LM32_F_ANYOF	opcodes/lm32-desc.h	/^  LM32_F_NIL, LM32_F_ANYOF, LM32_F_OPCODE, LM32_F_R0$/;"	e	enum:ifield_type
LM32_F_BRANCH	opcodes/lm32-desc.h	/^ , LM32_F_EXCEPTION, LM32_F_BRANCH, LM32_F_CALL, LM32_F_MAX$/;"	e	enum:ifield_type
LM32_F_CALL	opcodes/lm32-desc.h	/^ , LM32_F_EXCEPTION, LM32_F_BRANCH, LM32_F_CALL, LM32_F_MAX$/;"	e	enum:ifield_type
LM32_F_CSR	opcodes/lm32-desc.h	/^ , LM32_F_IMM, LM32_F_UIMM, LM32_F_CSR, LM32_F_USER$/;"	e	enum:ifield_type
LM32_F_EXCEPTION	opcodes/lm32-desc.h	/^ , LM32_F_EXCEPTION, LM32_F_BRANCH, LM32_F_CALL, LM32_F_MAX$/;"	e	enum:ifield_type
LM32_F_IMM	opcodes/lm32-desc.h	/^ , LM32_F_IMM, LM32_F_UIMM, LM32_F_CSR, LM32_F_USER$/;"	e	enum:ifield_type
LM32_F_MAX	opcodes/lm32-desc.h	/^ , LM32_F_EXCEPTION, LM32_F_BRANCH, LM32_F_CALL, LM32_F_MAX$/;"	e	enum:ifield_type
LM32_F_NIL	opcodes/lm32-desc.h	/^  LM32_F_NIL, LM32_F_ANYOF, LM32_F_OPCODE, LM32_F_R0$/;"	e	enum:ifield_type
LM32_F_OPCODE	opcodes/lm32-desc.h	/^  LM32_F_NIL, LM32_F_ANYOF, LM32_F_OPCODE, LM32_F_R0$/;"	e	enum:ifield_type
LM32_F_R0	opcodes/lm32-desc.h	/^  LM32_F_NIL, LM32_F_ANYOF, LM32_F_OPCODE, LM32_F_R0$/;"	e	enum:ifield_type
LM32_F_R1	opcodes/lm32-desc.h	/^ , LM32_F_R1, LM32_F_R2, LM32_F_RESV0, LM32_F_SHIFT$/;"	e	enum:ifield_type
LM32_F_R2	opcodes/lm32-desc.h	/^ , LM32_F_R1, LM32_F_R2, LM32_F_RESV0, LM32_F_SHIFT$/;"	e	enum:ifield_type
LM32_F_RESV0	opcodes/lm32-desc.h	/^ , LM32_F_R1, LM32_F_R2, LM32_F_RESV0, LM32_F_SHIFT$/;"	e	enum:ifield_type
LM32_F_SHIFT	opcodes/lm32-desc.h	/^ , LM32_F_R1, LM32_F_R2, LM32_F_RESV0, LM32_F_SHIFT$/;"	e	enum:ifield_type
LM32_F_UIMM	opcodes/lm32-desc.h	/^ , LM32_F_IMM, LM32_F_UIMM, LM32_F_CSR, LM32_F_USER$/;"	e	enum:ifield_type
LM32_F_USER	opcodes/lm32-desc.h	/^ , LM32_F_IMM, LM32_F_UIMM, LM32_F_CSR, LM32_F_USER$/;"	e	enum:ifield_type
LM32_IMM16	gdb/lm32-tdep.c	46;"	d	file:
LM32_INSN_ADD	opcodes/lm32-opc.h	/^  LM32_INSN_INVALID, LM32_INSN_ADD, LM32_INSN_ADDI, LM32_INSN_AND$/;"	e	enum:cgen_insn_type
LM32_INSN_ADDGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGPREL, LM32_INSN_LWGOTREL, LM32_INSN_ORHIGOTOFFI, LM32_INSN_ADDGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_ADDI	opcodes/lm32-opc.h	/^  LM32_INSN_INVALID, LM32_INSN_ADD, LM32_INSN_ADDI, LM32_INSN_AND$/;"	e	enum:cgen_insn_type
LM32_INSN_AND	opcodes/lm32-opc.h	/^  LM32_INSN_INVALID, LM32_INSN_ADD, LM32_INSN_ADDI, LM32_INSN_AND$/;"	e	enum:cgen_insn_type
LM32_INSN_ANDHII	opcodes/lm32-opc.h	/^ , LM32_INSN_ANDI, LM32_INSN_ANDHII, LM32_INSN_B, LM32_INSN_BI$/;"	e	enum:cgen_insn_type
LM32_INSN_ANDI	opcodes/lm32-opc.h	/^ , LM32_INSN_ANDI, LM32_INSN_ANDHII, LM32_INSN_B, LM32_INSN_BI$/;"	e	enum:cgen_insn_type
LM32_INSN_B	opcodes/lm32-opc.h	/^ , LM32_INSN_ANDI, LM32_INSN_ANDHII, LM32_INSN_B, LM32_INSN_BI$/;"	e	enum:cgen_insn_type
LM32_INSN_BE	opcodes/lm32-opc.h	/^ , LM32_INSN_BE, LM32_INSN_BG, LM32_INSN_BGE, LM32_INSN_BGEU$/;"	e	enum:cgen_insn_type
LM32_INSN_BG	opcodes/lm32-opc.h	/^ , LM32_INSN_BE, LM32_INSN_BG, LM32_INSN_BGE, LM32_INSN_BGEU$/;"	e	enum:cgen_insn_type
LM32_INSN_BGE	opcodes/lm32-opc.h	/^ , LM32_INSN_BE, LM32_INSN_BG, LM32_INSN_BGE, LM32_INSN_BGEU$/;"	e	enum:cgen_insn_type
LM32_INSN_BGEU	opcodes/lm32-opc.h	/^ , LM32_INSN_BE, LM32_INSN_BG, LM32_INSN_BGE, LM32_INSN_BGEU$/;"	e	enum:cgen_insn_type
LM32_INSN_BGU	opcodes/lm32-opc.h	/^ , LM32_INSN_BGU, LM32_INSN_BNE, LM32_INSN_CALL, LM32_INSN_CALLI$/;"	e	enum:cgen_insn_type
LM32_INSN_BI	opcodes/lm32-opc.h	/^ , LM32_INSN_ANDI, LM32_INSN_ANDHII, LM32_INSN_B, LM32_INSN_BI$/;"	e	enum:cgen_insn_type
LM32_INSN_BNE	opcodes/lm32-opc.h	/^ , LM32_INSN_BGU, LM32_INSN_BNE, LM32_INSN_CALL, LM32_INSN_CALLI$/;"	e	enum:cgen_insn_type
LM32_INSN_BREAK	opcodes/lm32-opc.h	/^ , LM32_INSN_XNORI, LM32_INSN_BREAK, LM32_INSN_SCALL, LM32_INSN_BRET$/;"	e	enum:cgen_insn_type
LM32_INSN_BRET	opcodes/lm32-opc.h	/^ , LM32_INSN_XNORI, LM32_INSN_BREAK, LM32_INSN_SCALL, LM32_INSN_BRET$/;"	e	enum:cgen_insn_type
LM32_INSN_CALL	opcodes/lm32-opc.h	/^ , LM32_INSN_BGU, LM32_INSN_BNE, LM32_INSN_CALL, LM32_INSN_CALLI$/;"	e	enum:cgen_insn_type
LM32_INSN_CALLI	opcodes/lm32-opc.h	/^ , LM32_INSN_BGU, LM32_INSN_BNE, LM32_INSN_CALL, LM32_INSN_CALLI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPE	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPE, LM32_INSN_CMPEI, LM32_INSN_CMPG, LM32_INSN_CMPGI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPEI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPE, LM32_INSN_CMPEI, LM32_INSN_CMPG, LM32_INSN_CMPGI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPG	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPE, LM32_INSN_CMPEI, LM32_INSN_CMPG, LM32_INSN_CMPGI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGE	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGE, LM32_INSN_CMPGEI, LM32_INSN_CMPGEU, LM32_INSN_CMPGEUI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGEI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGE, LM32_INSN_CMPGEI, LM32_INSN_CMPGEU, LM32_INSN_CMPGEUI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGEU	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGE, LM32_INSN_CMPGEI, LM32_INSN_CMPGEU, LM32_INSN_CMPGEUI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGEUI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGE, LM32_INSN_CMPGEI, LM32_INSN_CMPGEU, LM32_INSN_CMPGEUI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPE, LM32_INSN_CMPEI, LM32_INSN_CMPG, LM32_INSN_CMPGI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGU	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGU, LM32_INSN_CMPGUI, LM32_INSN_CMPNE, LM32_INSN_CMPNEI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPGUI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGU, LM32_INSN_CMPGUI, LM32_INSN_CMPNE, LM32_INSN_CMPNEI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPNE	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGU, LM32_INSN_CMPGUI, LM32_INSN_CMPNE, LM32_INSN_CMPNEI$/;"	e	enum:cgen_insn_type
LM32_INSN_CMPNEI	opcodes/lm32-opc.h	/^ , LM32_INSN_CMPGU, LM32_INSN_CMPGUI, LM32_INSN_CMPNE, LM32_INSN_CMPNEI$/;"	e	enum:cgen_insn_type
LM32_INSN_DIVU	opcodes/lm32-opc.h	/^ , LM32_INSN_DIVU, LM32_INSN_LB, LM32_INSN_LBU, LM32_INSN_LH$/;"	e	enum:cgen_insn_type
LM32_INSN_ERET	opcodes/lm32-opc.h	/^ , LM32_INSN_ERET, LM32_INSN_RET, LM32_INSN_MV, LM32_INSN_MVI$/;"	e	enum:cgen_insn_type
LM32_INSN_INVALID	opcodes/lm32-opc.h	/^  LM32_INSN_INVALID, LM32_INSN_ADD, LM32_INSN_ADDI, LM32_INSN_AND$/;"	e	enum:cgen_insn_type
LM32_INSN_LB	opcodes/lm32-opc.h	/^ , LM32_INSN_DIVU, LM32_INSN_LB, LM32_INSN_LBU, LM32_INSN_LH$/;"	e	enum:cgen_insn_type
LM32_INSN_LBGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGOTOFF, LM32_INSN_SBGOTOFF, LM32_INSN_LBGOTOFF, LM32_INSN_LBUGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LBGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_NOP, LM32_INSN_LBGPREL, LM32_INSN_LBUGPREL, LM32_INSN_LHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_LBU	opcodes/lm32-opc.h	/^ , LM32_INSN_DIVU, LM32_INSN_LB, LM32_INSN_LBU, LM32_INSN_LH$/;"	e	enum:cgen_insn_type
LM32_INSN_LBUGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGOTOFF, LM32_INSN_SBGOTOFF, LM32_INSN_LBGOTOFF, LM32_INSN_LBUGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LBUGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_NOP, LM32_INSN_LBGPREL, LM32_INSN_LBUGPREL, LM32_INSN_LHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_LH	opcodes/lm32-opc.h	/^ , LM32_INSN_DIVU, LM32_INSN_LB, LM32_INSN_LBU, LM32_INSN_LH$/;"	e	enum:cgen_insn_type
LM32_INSN_LHGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGOTOFF, LM32_INSN_LWGOTOFF, LM32_INSN_SHGOTOFF, LM32_INSN_LHGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LHGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_NOP, LM32_INSN_LBGPREL, LM32_INSN_LBUGPREL, LM32_INSN_LHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_LHU	opcodes/lm32-opc.h	/^ , LM32_INSN_LHU, LM32_INSN_LW, LM32_INSN_MODU, LM32_INSN_MUL$/;"	e	enum:cgen_insn_type
LM32_INSN_LHUGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGOTOFF, LM32_INSN_SBGOTOFF, LM32_INSN_LBGOTOFF, LM32_INSN_LBUGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LHUGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGPREL, LM32_INSN_LWGPREL, LM32_INSN_SBGPREL, LM32_INSN_SHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_LW	opcodes/lm32-opc.h	/^ , LM32_INSN_LHU, LM32_INSN_LW, LM32_INSN_MODU, LM32_INSN_MUL$/;"	e	enum:cgen_insn_type
LM32_INSN_LWGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGOTOFF, LM32_INSN_LWGOTOFF, LM32_INSN_SHGOTOFF, LM32_INSN_LHGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LWGOTREL	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGPREL, LM32_INSN_LWGOTREL, LM32_INSN_ORHIGOTOFFI, LM32_INSN_ADDGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_LWGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGPREL, LM32_INSN_LWGPREL, LM32_INSN_SBGPREL, LM32_INSN_SHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_MODU	opcodes/lm32-opc.h	/^ , LM32_INSN_LHU, LM32_INSN_LW, LM32_INSN_MODU, LM32_INSN_MUL$/;"	e	enum:cgen_insn_type
LM32_INSN_MUL	opcodes/lm32-opc.h	/^ , LM32_INSN_LHU, LM32_INSN_LW, LM32_INSN_MODU, LM32_INSN_MUL$/;"	e	enum:cgen_insn_type
LM32_INSN_MULI	opcodes/lm32-opc.h	/^ , LM32_INSN_MULI, LM32_INSN_NOR, LM32_INSN_NORI, LM32_INSN_OR$/;"	e	enum:cgen_insn_type
LM32_INSN_MV	opcodes/lm32-opc.h	/^ , LM32_INSN_ERET, LM32_INSN_RET, LM32_INSN_MV, LM32_INSN_MVI$/;"	e	enum:cgen_insn_type
LM32_INSN_MVA	opcodes/lm32-opc.h	/^ , LM32_INSN_MVUI, LM32_INSN_MVHI, LM32_INSN_MVA, LM32_INSN_NOT$/;"	e	enum:cgen_insn_type
LM32_INSN_MVHI	opcodes/lm32-opc.h	/^ , LM32_INSN_MVUI, LM32_INSN_MVHI, LM32_INSN_MVA, LM32_INSN_NOT$/;"	e	enum:cgen_insn_type
LM32_INSN_MVI	opcodes/lm32-opc.h	/^ , LM32_INSN_ERET, LM32_INSN_RET, LM32_INSN_MV, LM32_INSN_MVI$/;"	e	enum:cgen_insn_type
LM32_INSN_MVUI	opcodes/lm32-opc.h	/^ , LM32_INSN_MVUI, LM32_INSN_MVHI, LM32_INSN_MVA, LM32_INSN_NOT$/;"	e	enum:cgen_insn_type
LM32_INSN_NOP	opcodes/lm32-opc.h	/^ , LM32_INSN_NOP, LM32_INSN_LBGPREL, LM32_INSN_LBUGPREL, LM32_INSN_LHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_NOR	opcodes/lm32-opc.h	/^ , LM32_INSN_MULI, LM32_INSN_NOR, LM32_INSN_NORI, LM32_INSN_OR$/;"	e	enum:cgen_insn_type
LM32_INSN_NORI	opcodes/lm32-opc.h	/^ , LM32_INSN_MULI, LM32_INSN_NOR, LM32_INSN_NORI, LM32_INSN_OR$/;"	e	enum:cgen_insn_type
LM32_INSN_NOT	opcodes/lm32-opc.h	/^ , LM32_INSN_MVUI, LM32_INSN_MVHI, LM32_INSN_MVA, LM32_INSN_NOT$/;"	e	enum:cgen_insn_type
LM32_INSN_OR	opcodes/lm32-opc.h	/^ , LM32_INSN_MULI, LM32_INSN_NOR, LM32_INSN_NORI, LM32_INSN_OR$/;"	e	enum:cgen_insn_type
LM32_INSN_ORHIGOTOFFI	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGPREL, LM32_INSN_LWGOTREL, LM32_INSN_ORHIGOTOFFI, LM32_INSN_ADDGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_ORHII	opcodes/lm32-opc.h	/^ , LM32_INSN_ORI, LM32_INSN_ORHII, LM32_INSN_RCSR, LM32_INSN_SB$/;"	e	enum:cgen_insn_type
LM32_INSN_ORI	opcodes/lm32-opc.h	/^ , LM32_INSN_ORI, LM32_INSN_ORHII, LM32_INSN_RCSR, LM32_INSN_SB$/;"	e	enum:cgen_insn_type
LM32_INSN_RCSR	opcodes/lm32-opc.h	/^ , LM32_INSN_ORI, LM32_INSN_ORHII, LM32_INSN_RCSR, LM32_INSN_SB$/;"	e	enum:cgen_insn_type
LM32_INSN_RET	opcodes/lm32-opc.h	/^ , LM32_INSN_ERET, LM32_INSN_RET, LM32_INSN_MV, LM32_INSN_MVI$/;"	e	enum:cgen_insn_type
LM32_INSN_SB	opcodes/lm32-opc.h	/^ , LM32_INSN_ORI, LM32_INSN_ORHII, LM32_INSN_RCSR, LM32_INSN_SB$/;"	e	enum:cgen_insn_type
LM32_INSN_SBGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGOTOFF, LM32_INSN_SBGOTOFF, LM32_INSN_LBGOTOFF, LM32_INSN_LBUGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_SBGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGPREL, LM32_INSN_LWGPREL, LM32_INSN_SBGPREL, LM32_INSN_SHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_SCALL	opcodes/lm32-opc.h	/^ , LM32_INSN_XNORI, LM32_INSN_BREAK, LM32_INSN_SCALL, LM32_INSN_BRET$/;"	e	enum:cgen_insn_type
LM32_INSN_SEXTB	opcodes/lm32-opc.h	/^ , LM32_INSN_SEXTB, LM32_INSN_SEXTH, LM32_INSN_SH, LM32_INSN_SL$/;"	e	enum:cgen_insn_type
LM32_INSN_SEXTH	opcodes/lm32-opc.h	/^ , LM32_INSN_SEXTB, LM32_INSN_SEXTH, LM32_INSN_SH, LM32_INSN_SL$/;"	e	enum:cgen_insn_type
LM32_INSN_SH	opcodes/lm32-opc.h	/^ , LM32_INSN_SEXTB, LM32_INSN_SEXTH, LM32_INSN_SH, LM32_INSN_SL$/;"	e	enum:cgen_insn_type
LM32_INSN_SHGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGOTOFF, LM32_INSN_LWGOTOFF, LM32_INSN_SHGOTOFF, LM32_INSN_LHGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_SHGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_LHUGPREL, LM32_INSN_LWGPREL, LM32_INSN_SBGPREL, LM32_INSN_SHGPREL$/;"	e	enum:cgen_insn_type
LM32_INSN_SL	opcodes/lm32-opc.h	/^ , LM32_INSN_SEXTB, LM32_INSN_SEXTH, LM32_INSN_SH, LM32_INSN_SL$/;"	e	enum:cgen_insn_type
LM32_INSN_SLI	opcodes/lm32-opc.h	/^ , LM32_INSN_SLI, LM32_INSN_SR, LM32_INSN_SRI, LM32_INSN_SRU$/;"	e	enum:cgen_insn_type
LM32_INSN_SR	opcodes/lm32-opc.h	/^ , LM32_INSN_SLI, LM32_INSN_SR, LM32_INSN_SRI, LM32_INSN_SRU$/;"	e	enum:cgen_insn_type
LM32_INSN_SRI	opcodes/lm32-opc.h	/^ , LM32_INSN_SLI, LM32_INSN_SR, LM32_INSN_SRI, LM32_INSN_SRU$/;"	e	enum:cgen_insn_type
LM32_INSN_SRU	opcodes/lm32-opc.h	/^ , LM32_INSN_SLI, LM32_INSN_SR, LM32_INSN_SRI, LM32_INSN_SRU$/;"	e	enum:cgen_insn_type
LM32_INSN_SRUI	opcodes/lm32-opc.h	/^ , LM32_INSN_SRUI, LM32_INSN_SUB, LM32_INSN_SW, LM32_INSN_USER$/;"	e	enum:cgen_insn_type
LM32_INSN_SUB	opcodes/lm32-opc.h	/^ , LM32_INSN_SRUI, LM32_INSN_SUB, LM32_INSN_SW, LM32_INSN_USER$/;"	e	enum:cgen_insn_type
LM32_INSN_SW	opcodes/lm32-opc.h	/^ , LM32_INSN_SRUI, LM32_INSN_SUB, LM32_INSN_SW, LM32_INSN_USER$/;"	e	enum:cgen_insn_type
LM32_INSN_SWGOTOFF	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGOTOFF, LM32_INSN_LWGOTOFF, LM32_INSN_SHGOTOFF, LM32_INSN_LHGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_SWGPREL	opcodes/lm32-opc.h	/^ , LM32_INSN_SWGPREL, LM32_INSN_LWGOTREL, LM32_INSN_ORHIGOTOFFI, LM32_INSN_ADDGOTOFF$/;"	e	enum:cgen_insn_type
LM32_INSN_USER	opcodes/lm32-opc.h	/^ , LM32_INSN_SRUI, LM32_INSN_SUB, LM32_INSN_SW, LM32_INSN_USER$/;"	e	enum:cgen_insn_type
LM32_INSN_WCSR	opcodes/lm32-opc.h	/^ , LM32_INSN_WCSR, LM32_INSN_XOR, LM32_INSN_XORI, LM32_INSN_XNOR$/;"	e	enum:cgen_insn_type
LM32_INSN_XNOR	opcodes/lm32-opc.h	/^ , LM32_INSN_WCSR, LM32_INSN_XOR, LM32_INSN_XORI, LM32_INSN_XNOR$/;"	e	enum:cgen_insn_type
LM32_INSN_XNORI	opcodes/lm32-opc.h	/^ , LM32_INSN_XNORI, LM32_INSN_BREAK, LM32_INSN_SCALL, LM32_INSN_BRET$/;"	e	enum:cgen_insn_type
LM32_INSN_XOR	opcodes/lm32-opc.h	/^ , LM32_INSN_WCSR, LM32_INSN_XOR, LM32_INSN_XORI, LM32_INSN_XNOR$/;"	e	enum:cgen_insn_type
LM32_INSN_XORI	opcodes/lm32-opc.h	/^ , LM32_INSN_WCSR, LM32_INSN_XOR, LM32_INSN_XORI, LM32_INSN_XNOR$/;"	e	enum:cgen_insn_type
LM32_OPCODE	gdb/lm32-tdep.c	42;"	d	file:
LM32_OPC_H	opcodes/lm32-opc.h	27;"	d
LM32_OPERAND_BRANCH	opcodes/lm32-desc.h	/^ , LM32_OPERAND_SHIFT, LM32_OPERAND_IMM, LM32_OPERAND_UIMM, LM32_OPERAND_BRANCH$/;"	e	enum:cgen_operand_type
LM32_OPERAND_CALL	opcodes/lm32-desc.h	/^ , LM32_OPERAND_CALL, LM32_OPERAND_CSR, LM32_OPERAND_USER, LM32_OPERAND_EXCEPTION$/;"	e	enum:cgen_operand_type
LM32_OPERAND_CSR	opcodes/lm32-desc.h	/^ , LM32_OPERAND_CALL, LM32_OPERAND_CSR, LM32_OPERAND_USER, LM32_OPERAND_EXCEPTION$/;"	e	enum:cgen_operand_type
LM32_OPERAND_EXCEPTION	opcodes/lm32-desc.h	/^ , LM32_OPERAND_CALL, LM32_OPERAND_CSR, LM32_OPERAND_USER, LM32_OPERAND_EXCEPTION$/;"	e	enum:cgen_operand_type
LM32_OPERAND_GOT16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_HI16, LM32_OPERAND_LO16, LM32_OPERAND_GP16, LM32_OPERAND_GOT16$/;"	e	enum:cgen_operand_type
LM32_OPERAND_GOTOFFHI16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_GOTOFFHI16, LM32_OPERAND_GOTOFFLO16, LM32_OPERAND_MAX$/;"	e	enum:cgen_operand_type
LM32_OPERAND_GOTOFFLO16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_GOTOFFHI16, LM32_OPERAND_GOTOFFLO16, LM32_OPERAND_MAX$/;"	e	enum:cgen_operand_type
LM32_OPERAND_GP16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_HI16, LM32_OPERAND_LO16, LM32_OPERAND_GP16, LM32_OPERAND_GOT16$/;"	e	enum:cgen_operand_type
LM32_OPERAND_HI16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_HI16, LM32_OPERAND_LO16, LM32_OPERAND_GP16, LM32_OPERAND_GOT16$/;"	e	enum:cgen_operand_type
LM32_OPERAND_IMM	opcodes/lm32-desc.h	/^ , LM32_OPERAND_SHIFT, LM32_OPERAND_IMM, LM32_OPERAND_UIMM, LM32_OPERAND_BRANCH$/;"	e	enum:cgen_operand_type
LM32_OPERAND_LO16	opcodes/lm32-desc.h	/^ , LM32_OPERAND_HI16, LM32_OPERAND_LO16, LM32_OPERAND_GP16, LM32_OPERAND_GOT16$/;"	e	enum:cgen_operand_type
LM32_OPERAND_MAX	opcodes/lm32-desc.h	/^ , LM32_OPERAND_GOTOFFHI16, LM32_OPERAND_GOTOFFLO16, LM32_OPERAND_MAX$/;"	e	enum:cgen_operand_type
LM32_OPERAND_PC	opcodes/lm32-desc.h	/^  LM32_OPERAND_PC, LM32_OPERAND_R0, LM32_OPERAND_R1, LM32_OPERAND_R2$/;"	e	enum:cgen_operand_type
LM32_OPERAND_R0	opcodes/lm32-desc.h	/^  LM32_OPERAND_PC, LM32_OPERAND_R0, LM32_OPERAND_R1, LM32_OPERAND_R2$/;"	e	enum:cgen_operand_type
LM32_OPERAND_R1	opcodes/lm32-desc.h	/^  LM32_OPERAND_PC, LM32_OPERAND_R0, LM32_OPERAND_R1, LM32_OPERAND_R2$/;"	e	enum:cgen_operand_type
LM32_OPERAND_R2	opcodes/lm32-desc.h	/^  LM32_OPERAND_PC, LM32_OPERAND_R0, LM32_OPERAND_R1, LM32_OPERAND_R2$/;"	e	enum:cgen_operand_type
LM32_OPERAND_SHIFT	opcodes/lm32-desc.h	/^ , LM32_OPERAND_SHIFT, LM32_OPERAND_IMM, LM32_OPERAND_UIMM, LM32_OPERAND_BRANCH$/;"	e	enum:cgen_operand_type
LM32_OPERAND_UIMM	opcodes/lm32-desc.h	/^ , LM32_OPERAND_SHIFT, LM32_OPERAND_IMM, LM32_OPERAND_UIMM, LM32_OPERAND_BRANCH$/;"	e	enum:cgen_operand_type
LM32_OPERAND_USER	opcodes/lm32-desc.h	/^ , LM32_OPERAND_CALL, LM32_OPERAND_CSR, LM32_OPERAND_USER, LM32_OPERAND_EXCEPTION$/;"	e	enum:cgen_operand_type
LM32_REG0	gdb/lm32-tdep.c	43;"	d	file:
LM32_REG1	gdb/lm32-tdep.c	44;"	d	file:
LM32_REG2	gdb/lm32-tdep.c	45;"	d	file:
LM32_SIM_H	sim/lm32/lm32-sim.h	21;"	d
LM32_TIMER_CONTROL	sim/lm32/dv-lm32timer.c	38;"	d	file:
LM32_TIMER_PERIOD	sim/lm32/dv-lm32timer.c	39;"	d	file:
LM32_TIMER_SNAPSHOT	sim/lm32/dv-lm32timer.c	40;"	d	file:
LM32_TIMER_STATUS	sim/lm32/dv-lm32timer.c	37;"	d	file:
LM32_UART_DIV	sim/lm32/dv-lm32uart.c	54;"	d	file:
LM32_UART_IER	sim/lm32/dv-lm32uart.c	48;"	d	file:
LM32_UART_IER_RX_INT	sim/lm32/dv-lm32uart.c	56;"	d	file:
LM32_UART_IER_TX_INT	sim/lm32/dv-lm32uart.c	57;"	d	file:
LM32_UART_IIR	sim/lm32/dv-lm32uart.c	49;"	d	file:
LM32_UART_LCR	sim/lm32/dv-lm32uart.c	50;"	d	file:
LM32_UART_LCR_WLS_5	sim/lm32/dv-lm32uart.c	66;"	d	file:
LM32_UART_LCR_WLS_6	sim/lm32/dv-lm32uart.c	67;"	d	file:
LM32_UART_LCR_WLS_7	sim/lm32/dv-lm32uart.c	68;"	d	file:
LM32_UART_LCR_WLS_8	sim/lm32/dv-lm32uart.c	69;"	d	file:
LM32_UART_LCR_WLS_MASK	sim/lm32/dv-lm32uart.c	65;"	d	file:
LM32_UART_LSR	sim/lm32/dv-lm32uart.c	52;"	d	file:
LM32_UART_LSR_RX_RDY	sim/lm32/dv-lm32uart.c	62;"	d	file:
LM32_UART_LSR_TX_RDY	sim/lm32/dv-lm32uart.c	63;"	d	file:
LM32_UART_MCR	sim/lm32/dv-lm32uart.c	51;"	d	file:
LM32_UART_MSR	sim/lm32/dv-lm32uart.c	53;"	d	file:
LM32_UART_RBR	sim/lm32/dv-lm32uart.c	46;"	d	file:
LM32_UART_THR	sim/lm32/dv-lm32uart.c	47;"	d	file:
LMA	gdb/symfile.c	/^    VMA, OSIZE, LMA, MAPPED$/;"	e	enum:ovly_index	file:
LMA	gdb/testsuite/gdb.base/d10vovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
LMA	gdb/testsuite/gdb.base/m32rovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
LMA	gdb/testsuite/gdb.base/ovlymgr.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
LN10	libdecnumber/decNumber.c	5639;"	d	file:
LN2	libdecnumber/decNumber.c	5645;"	d	file:
LNKTYPE	zlib/contrib/untgz/untgz.c	44;"	d	file:
LNOP	bfd/elf32-spu.c	850;"	d	file:
LNnn	libdecnumber/decNumber.c	/^const uShort LNnn[90]={9016,  8652,  8316,  8008,  7724,  7456,  7208,$/;"	v
LNnn	libdecnumber/decNumberSymbols.h	67;"	d
LO	gdb/gdbserver/linux-aarch64-low.c	/^  LO = 0x3,$/;"	e	enum:aarch64_condition_codes	file:
LO	sim/aarch64/decode.h	/^  LO = 0x3, \/* meaning C == 0 *\/$/;"	e	enum:CondCode
LO	sim/mips/sim-main.h	335;"	d
LO	sim/testsuite/sim/bfin/test.h	45;"	d
LOAD	bfd/coff-sh.c	1556;"	d	file:
LOAD	include/opcode/arc.h	/^  LOAD,$/;"	e	enum:__anon1255
LOAD	zlib/infback.c	128;"	d	file:
LOAD	zlib/inflate.c	476;"	d	file:
LOADDRMASK	sim/mips/sim-main.h	933;"	d
LOADMULT	sim/arm/armemu.h	434;"	d
LOADSMULT	sim/arm/armemu.h	435;"	d
LOAD_ADDRESS	sim/erc32/func.c	1029;"	d	file:
LOAD_AND_RESERVE_MASK	gdb/rs6000-tdep.c	805;"	d	file:
LOAD_DEL	sim/erc32/exec.c	31;"	d	file:
LOAD_INTERLOCKS_P	bfd/elfxx-mips.c	760;"	d	file:
LOAD_PFX	sim/testsuite/sim/bfin/se_allopcodes.h	14;"	d
LOAD_WRITE_PC	gdb/arm-tdep.h	/^  LOAD_WRITE_PC,$/;"	e	enum:pc_write_style
LOA_ADDRESS	gdb/tui/tui-data.h	/^  LOA_ADDRESS$/;"	e	enum:tui_line_or_address_kind
LOA_LINE	gdb/tui/tui-data.h	/^  LOA_LINE,$/;"	e	enum:tui_line_or_address_kind
LOC	zlib/contrib/delphi/zlibd32.mak	/^LOC = -DZEXPORT=__fastcall -DZEXPORTVA=__cdecl$/;"	m
LOC	zlib/contrib/pascal/zlibd32.mak	/^LOC = -DZEXPORT=__fastcall -DZEXPORTVA=__cdecl$/;"	m
LOCALHEADERMAGIC	zlib/contrib/minizip/zip.c	103;"	d	file:
LOCAL_EXEC_P	bfd/elf32-frv.c	2885;"	d	file:
LOCAL_LABEL_PREFIX	bfd/coff-arm.c	2446;"	d	file:
LOCAL_LABEL_PREFIX	bfd/pe-arm-wince.c	36;"	d	file:
LOCAL_LABEL_PREFIX	bfd/pei-arm-wince.c	29;"	d	file:
LOCAL_PLT_ENTRY_SIZE	bfd/elf64-ppc.c	133;"	d	file:
LOCAL_SYM_CACHE_SIZE	bfd/elf-bfd.h	681;"	d
LOCATION	gdb/frame.h	/^    LOCATION,$/;"	e	enum:print_what
LOCATIONS_H	gdb/location.h	20;"	d
LOCATION_HELP_STRING	gdb/breakpoint.c	15190;"	d	file:
LOCATION_IMMEDIATE	include/hp-symtab.h	/^  LOCATION_IMMEDIATE,$/;"	e	enum:location_type
LOCATION_PTR	include/hp-symtab.h	/^  LOCATION_PTR,$/;"	e	enum:location_type
LOCATION_VT	include/hp-symtab.h	/^  LOCATION_VT,$/;"	e	enum:location_type
LOCATOR_WIN	gdb/tui/tui.h	/^  LOCATOR_WIN,$/;"	e	enum:tui_win_type
LOCK	gdb/gnulib/import/setenv.c	55;"	d	file:
LOCK	gdb/gnulib/import/unsetenv.c	42;"	d	file:
LOCK	libiberty/setenv.c	71;"	d	file:
LOCK_PREFIX_OPCODE	include/opcode/i386.h	62;"	d
LOC_AND_ADDRESS	gdb/frame.h	/^    LOC_AND_ADDRESS $/;"	e	enum:print_what
LOC_ARG	gdb/symtab.h	/^  LOC_ARG,$/;"	e	enum:address_class
LOC_BLOCK	gdb/symtab.h	/^  LOC_BLOCK,$/;"	e	enum:address_class
LOC_COMMON_BLOCK	gdb/symtab.h	/^  LOC_COMMON_BLOCK,$/;"	e	enum:address_class
LOC_COMPUTED	gdb/symtab.h	/^  LOC_COMPUTED,$/;"	e	enum:address_class
LOC_CONST	gdb/symtab.h	/^  LOC_CONST,$/;"	e	enum:address_class
LOC_CONST_BYTES	gdb/symtab.h	/^  LOC_CONST_BYTES,$/;"	e	enum:address_class
LOC_FINAL_VALUE	gdb/symtab.h	/^  LOC_FINAL_VALUE$/;"	e	enum:address_class
LOC_LABEL	gdb/symtab.h	/^  LOC_LABEL,$/;"	e	enum:address_class
LOC_LOCAL	gdb/symtab.h	/^  LOC_LOCAL,$/;"	e	enum:address_class
LOC_OPTIMIZED_OUT	gdb/symtab.h	/^  LOC_OPTIMIZED_OUT,$/;"	e	enum:address_class
LOC_REF_ARG	gdb/symtab.h	/^  LOC_REF_ARG,$/;"	e	enum:address_class
LOC_REGISTER	gdb/symtab.h	/^  LOC_REGISTER,$/;"	e	enum:address_class
LOC_REGPARM_ADDR	gdb/symtab.h	/^  LOC_REGPARM_ADDR,$/;"	e	enum:address_class
LOC_STATIC	gdb/symtab.h	/^  LOC_STATIC,$/;"	e	enum:address_class
LOC_TYPEDEF	gdb/symtab.h	/^  LOC_TYPEDEF,$/;"	e	enum:address_class
LOC_UNDEF	gdb/symtab.h	/^  LOC_UNDEF,$/;"	e	enum:address_class
LOC_UNRESOLVED	gdb/symtab.h	/^  LOC_UNRESOLVED,$/;"	e	enum:address_class
LOG	gdb/linux-thread-db.c	576;"	d	file:
LOG	gdb/linux-thread-db.c	701;"	d	file:
LOGI2op	include/opcode/bfin.h	/^} LOGI2op;$/;"	t	typeref:struct:__anon1347
LOGI2op_code_bits	include/opcode/bfin.h	746;"	d
LOGI2op_code_mask	include/opcode/bfin.h	747;"	d
LOGI2op_dst_bits	include/opcode/bfin.h	740;"	d
LOGI2op_dst_mask	include/opcode/bfin.h	741;"	d
LOGI2op_opc_bits	include/opcode/bfin.h	744;"	d
LOGI2op_opc_mask	include/opcode/bfin.h	745;"	d
LOGI2op_opcode	include/opcode/bfin.h	739;"	d
LOGI2op_src_bits	include/opcode/bfin.h	742;"	d
LOGI2op_src_mask	include/opcode/bfin.h	743;"	d
LOGIC	include/opcode/d30v.h	53;"	d
LOGICAL	include/opcode/arc.h	/^  LOGICAL,$/;"	e	enum:__anon1255
LOGIC_OP	sim/rx/rx.c	724;"	d	file:
LOGID	zlib/examples/gzlog.c	288;"	d	file:
LOGINDEFAULT	readline/examples/rlfe/os.h	304;"	d
LOGINDEFAULT	readline/examples/rlfe/os.h	308;"	d
LOGINDEFAULT	readline/examples/rlfe/os.h	310;"	d
LOG_FILE_ALIGN	bfd/elfcode.h	135;"	d
LOG_FILE_ALIGN	bfd/elfcode.h	143;"	d
LOG_FILE_ALIGN	bfd/elfnn-aarch64.c	156;"	d	file:
LOG_FILE_ALIGN	bfd/elfnn-aarch64.c	165;"	d	file:
LOG_FILE_NAME	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^LOG_FILE_NAME = "perftest.log"$/;"	v
LOG_SECTION_ALIGN	bfd/elfnn-ia64.c	36;"	d	file:
LOG_SECTION_ALIGN	bfd/elfnn-ia64.c	40;"	d	file:
LOHISTORY	sim/mips/sim-main.h	469;"	d
LONG	include/opcode/d30v.h	120;"	d
LONGER	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	19;"	d	file:
LONGER_NAME	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	18;"	d	file:
LONGEST	gdb/common/common-types.h	/^typedef BFD_HOST_64_BIT LONGEST;$/;"	t
LONGEST	gdb/common/common-types.h	/^typedef long long LONGEST;$/;"	t
LONGEST_MAX	gdb/defs.h	463;"	d
LONGLONG	include/opcode/cr16.h	/^typedef long long int LONGLONG;$/;"	t
LONGLONG	include/opcode/crx.h	/^typedef long long int LONGLONG;$/;"	t
LONGMUL32HI	libdecnumber/decNumberLocal.h	127;"	d
LONGNAME1	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	20;"	d	file:
LONGNAME2	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	21;"	d	file:
LONGNAME3	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	/^LONGNAME3 (void)$/;"	f
LONGNAME3	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	27;"	d	file:
LONGNAME3	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	29;"	d	file:
LONG_2	include/opcode/d30v.h	126;"	d
LONG_2b	include/opcode/d30v.h	128;"	d
LONG_2br	include/opcode/d30v.h	129;"	d
LONG_2r	include/opcode/d30v.h	127;"	d
LONG_B	include/opcode/d10v.h	53;"	d
LONG_BRANCH	gdb/hppa-tdep.h	/^    LONG_BRANCH = 1,$/;"	e	enum:unwind_stub_types
LONG_CMP	include/opcode/d30v.h	123;"	d
LONG_D	include/opcode/d30v.h	130;"	d
LONG_Dbr	include/opcode/d30v.h	132;"	d
LONG_Dr	include/opcode/d30v.h	131;"	d
LONG_L	include/opcode/d10v.h	54;"	d
LONG_M	include/opcode/d30v.h	124;"	d
LONG_M2	include/opcode/d30v.h	125;"	d
LONG_MAX	gdb/defs.h	455;"	d
LONG_MAX	gdb/gnulib/import/intprops.h	/^verify (TYPE_MAXIMUM (long int) == LONG_MAX);$/;"	v
LONG_MAX	libiberty/random.c	68;"	d	file:
LONG_MAX	libiberty/strtol.c	76;"	d	file:
LONG_MIN	gdb/gnulib/import/intprops.h	/^verify (TYPE_MINIMUM (long int) == LONG_MIN);$/;"	v
LONG_MIN	libiberty/strtol.c	80;"	d	file:
LONG_NEEDLE_THRESHOLD	gdb/gnulib/import/memmem.c	75;"	d	file:
LONG_NEEDLE_THRESHOLD	gdb/gnulib/import/str-two-way.h	65;"	d
LONG_NEEDLE_THRESHOLD	gdb/gnulib/import/str-two-way.h	67;"	d
LONG_NEEDLE_THRESHOLD	gdb/gnulib/import/strstr.c	82;"	d	file:
LONG_OPCODE	include/opcode/d10v.h	50;"	d
LONG_R	include/opcode/d10v.h	55;"	d
LONG_U	include/opcode/d30v.h	121;"	d
LONG_Ur	include/opcode/d30v.h	122;"	d
LONG_WIDTH	gdb/gnulib/import/limits.in.h	56;"	d
LOOK	zlib/gzguts.h	165;"	d
LOONGARCH_HOWTO	bfd/elfxx-loongarch.c	15;"	d	file:
LOONGARCH_LINUX_NAT_H	gdb/arch/loongarch-linux-nat.h	2;"	d
LOONGARCH_LINUX_TDEP_H	gdb/loongarch-linux-tdep.h	2;"	d
LOONGARCH_RECORD_SUCCESS	gdb/loongarch-tdep.c	/^       LOONGARCH_RECORD_SUCCESS,$/;"	e	enum:loongarch_record_result	file:
LOONGARCH_RECORD_UNKNOWN	gdb/loongarch-tdep.c	/^       LOONGARCH_RECORD_UNKNOWN$/;"	e	enum:loongarch_record_result	file:
LOONGARCH_RECORD_UNSUPPORTED	gdb/loongarch-tdep.c	/^       LOONGARCH_RECORD_UNSUPPORTED,$/;"	e	enum:loongarch_record_result	file:
LOONGARCH_TDEP_H	gdb/loongarch-tdep.h	21;"	d
LOONGARCH_reloc_map	bfd/elfxx-loongarch.c	93;"	d	file:
LOONGSON2F_NOP_INSN	include/opcode/mips.h	2357;"	d
LOOP	gdb/testsuite/gdb.base/display.c	4;"	d	file:
LOOP	include/opcode/arc.h	/^  LOOP,$/;"	e	enum:__anon1255
LOOP1	sim/testsuite/sim/bfin/m1.S	/^LOOP1:$/;"	l
LOOP_ENA	sim/bfin/dv-bfin_uart.h	56;"	d
LOP	bfd/mmo.c	210;"	d	file:
LOPT	opcodes/ppc-opc.c	2053;"	d	file:
LOP_END	bfd/mmo.c	223;"	d	file:
LOP_FILE	bfd/mmo.c	217;"	d	file:
LOP_FIXO	bfd/mmo.c	214;"	d	file:
LOP_FIXR	bfd/mmo.c	215;"	d	file:
LOP_FIXRX	bfd/mmo.c	216;"	d	file:
LOP_LINE	bfd/mmo.c	218;"	d	file:
LOP_LOC	bfd/mmo.c	212;"	d	file:
LOP_POST	bfd/mmo.c	221;"	d	file:
LOP_PRE	bfd/mmo.c	220;"	d	file:
LOP_QUOTE	bfd/mmo.c	211;"	d	file:
LOP_QUOTE_NEXT	bfd/mmo.c	225;"	d	file:
LOP_SKIP	bfd/mmo.c	213;"	d	file:
LOP_SPEC	bfd/mmo.c	219;"	d	file:
LOP_SPEC_SECTION	bfd/mmo.c	227;"	d	file:
LOP_STAB	bfd/mmo.c	222;"	d	file:
LOR	opcodes/aarch64-tbl.h	2169;"	d
LOSTARB	sim/bfin/dv-bfin_twi.h	26;"	d
LOW	sim/arm/armdefs.h	24;"	d
LOWABORT	sim/arm/armvirt.c	41;"	d	file:
LOWEST_LEVEL	sim/mn10300/dv-mn103int.c	/^  LOWEST_LEVEL = 7,$/;"	e	enum:__anon790	file:
LOWHIGH	sim/arm/armdefs.h	26;"	d
LOWREG	include/opcode/h8300.h	/^  LOWREG =      0x1900,$/;"	e	enum:h8_flags
LOW_BOUND_DEFAULT	gdb/expression.h	/^  LOW_BOUND_DEFAULT,$/;"	e	enum:range_type
LOW_BOUND_DEFAULT_EXCLUSIVE	gdb/expression.h	/^  LOW_BOUND_DEFAULT_EXCLUSIVE,$/;"	e	enum:range_type
LOW_BYTE	sim/h8300/compile.c	441;"	d	file:
LOW_HI_ORDER	bfd/coff-arm.c	989;"	d	file:
LOW_NIBBLE	gdb/valprint.c	1653;"	d	file:
LOW_ONE	gdb/valprint.c	1475;"	d	file:
LOW_RETURN_REGNUM	gdb/i386-tdep.c	2778;"	d	file:
LOW_TWO	gdb/valprint.c	1481;"	d	file:
LOW_WORD_MASK	sim/aarch64/simulator.c	13069;"	d	file:
LOW_ZERO	gdb/valprint.c	1469;"	d	file:
LP_MODE	opcodes/s12z-dis.c	/^enum LP_MODE {$/;"	g	file:
LP_OPR	opcodes/s12z-dis.c	/^  LP_OPR$/;"	e	enum:LP_MODE	file:
LP_REG	opcodes/s12z-dis.c	/^  LP_REG,$/;"	e	enum:LP_MODE	file:
LP_XY	opcodes/s12z-dis.c	/^  LP_XY,$/;"	e	enum:LP_MODE	file:
LQARX_INSTRUCTION	gdb/rs6000-tdep.c	810;"	d	file:
LR	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
LR	sim/aarch64/cpustate.h	/^  LR = R30,$/;"	e	enum:GReg
LR	sim/ppc/registers.h	325;"	d
LRAND	opcodes/ppc-opc.c	2604;"	d	file:
LREG	opcodes/bfin-dis.c	668;"	d	file:
LREG	sim/bfin/bfin-sim.h	117;"	d
LR_0b00	sim/ppc/idecode_fields.h	81;"	d
LR_REGNUM	gdb/gdbserver/lynx-ppc-low.c	62;"	d	file:
LR_REGNUM	gdb/m32r-tdep.h	/^  LR_REGNUM = 14,$/;"	e	enum:m32r_regnum
LS	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
LS	opcodes/ppc-opc.c	2085;"	d	file:
LS	sim/aarch64/decode.h	/^  LS = 0x9, \/* meaning !(C == 1 && Z == 0) *\/$/;"	e	enum:CondCode
LS	sim/arm/armemu.h	33;"	d
LS	sim/frv/cache.h	/^enum {LS, LD, FRV_CACHE_PIPELINES};$/;"	e	enum:__anon240
LSBBO_BYTECOUNT_R0_BITS15_8	include/opcode/pru.h	302;"	d
LSBBO_BYTECOUNT_R0_BITS23_16	include/opcode/pru.h	303;"	d
LSBBO_BYTECOUNT_R0_BITS31_24	include/opcode/pru.h	304;"	d
LSBF	sim/bfin/dv-bfin_spi.h	35;"	d
LSBIT	sim/common/sim-bits.h	218;"	d
LSBIT	sim/common/sim-bits.h	221;"	d
LSBIT	sim/common/sim-bits.h	226;"	d
LSBIT16	sim/common/sim-bits.h	213;"	d
LSBIT32	sim/common/sim-bits.h	214;"	d
LSBIT64	sim/common/sim-bits.h	215;"	d
LSBIT8	sim/common/sim-bits.h	212;"	d
LSBS	sim/ft32/interp.c	234;"	d	file:
LSBUOP	include/opcode/dlx.h	131;"	d
LSBase	sim/arm/armemu.h	354;"	d
LSCC	sim/arm/armemu.c	49;"	d	file:
LSCOff	sim/arm/armemu.h	372;"	d
LSE	opcodes/aarch64-tbl.h	2168;"	d
LSEEK	zlib/gzlib.c	12;"	d	file:
LSEEK	zlib/gzlib.c	14;"	d	file:
LSEEK	zlib/gzlib.c	9;"	d	file:
LSETUP	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^LSETUP ( start2 , end2 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^LSETUP ( start3 , end3 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^LSETUP ( start4 , end4 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start11 , end11 ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start12 , end12 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start13 , end13 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start14 , end14 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start15 , end15 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start16 , end16 ) LC1 = SP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start17 , end17 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start2 , end2 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start3 , end3 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start4 , end4 ) LC0 = P4 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start5 , end5 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start6 , end6 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^LSETUP ( start7 , end7 ) LC0 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start11 , end11 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start12 , end12 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start13 , end12 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start14 , end14 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start15 , end15 ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start16 , end16 ) LC1 = SP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start17 , end14 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start2 , end2 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start3 , end3 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start4 , end3 ) LC0 = P4 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start5 , end5 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start6 , end5 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^LSETUP ( start7 , end7 ) LC0 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start1 , end1 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start11 , end11 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start12 , end12 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start13 , end13 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start14 , end14 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start15 , end15 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start16 , end16 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start17 , end17 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start2 , end2 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start3 , end3 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start4 , end4 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start5 , end5 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start6 , end6 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^LSETUP ( start7 , end7 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start11 , end11 ) LC1 = P1 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start11 , end15 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start12 , end12 ) LC1 = P3 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start12 , end13 ) LC0 = P2 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start14 , end14 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start14 , end16 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start17 , end17 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start2 , end2 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start3 , end3 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start3 , end4 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start5 , end5 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start5 , end6 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^LSETUP ( start7 , end7 ) LC0 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start11 , end11 ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start12 , end12 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start13 , end13 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start14 , end14 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start15 , end15 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start16 , end16 ) LC1 = SP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start17 , end17 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start2 , end2 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start3 , end3 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start4 , end4 ) LC0 = P4 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start5 , end5 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start6 , end6 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^LSETUP ( start7 , end7 ) LC0 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start1 , end1 ) LC0 = P1 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start2 , end2 ) LC0 = P2 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start3 , end3 ) LC0 = P3 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start4 , end4 ) LC0 = P4 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start5 , end5 ) LC0 = P5 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start6 , end6 ) LC0 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^LSETUP ( start7 , end7 ) LC0 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start11 , end11 ) LC1 = P1 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start12 , end12 ) LC1 = P2 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start13 , end13 ) LC1 = P3 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start14 , end14 ) LC1 = P4 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start15 , end15 ) LC1 = P5 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start16 , end16 ) LC1 = SP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^LSETUP ( start17 , end17 ) LC1 = FP >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start1 , end1 ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start2 , end2 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start3 , end3 ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start4 , end4 ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start5 , end5 ) LC0 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start6 , end6 ) LC0 = SP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^LSETUP ( start7 , end7 ) LC0 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start11 , end11 ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start12 , end12 ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start13 , end13 ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start14 , end14 ) LC1 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start15 , end15 ) LC1 = P5;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start16 , end16 ) LC1 = SP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^LSETUP ( start17 , end17 ) LC1 = FP;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start1 , end1 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start11 , end11 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start12 , end12 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start13 , end13 ) LC1 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start2 , end2 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start3 , end3 ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start4 , end4 ) LC0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start5 , end5 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start6 , end6 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^LSETUP ( start7 , end7 ) LC1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LSETUP ( start1 , end1 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LSETUP ( start1 , end1 ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^LSETUP ( l0s , l0e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^LSETUP ( l1s , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^LSETUP ( l0s , l0e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^LSETUP ( l1s , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^LSETUP ( l0s , l0e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^LSETUP ( l1s , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_kills2.S	/^LSETUP (NEXT10, NEXT11) lc0 = p0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_disable.S	/^LSETUP ( 1f , 1f ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( l1e , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( l2e , l2e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( l3e , l3e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( l4e , l4e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( m1e , m1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( m2e , m2e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( m3e , m3e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill.S	/^LSETUP ( m4e , m4e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( l1e , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( l2e , l2e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( l3e , l3e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( l4e , l4e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( m1e , m1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( m2e , m2e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( m3e , m3e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LSETUP ( m4e , m4e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L0T , L0T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L1T , L1B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L2T , L2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L3T , L3B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L4T , L4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L5T , L5T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L6T , L6T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L7T , L7T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L8T , L8T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( L9T , L9T ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LAT , LAT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LBT , LBT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LCT , LCT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LDT , LDT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LET , LET ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LFT , LFB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LGT , LGB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LHT , LHB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LIT , LIB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LJT , LJB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LKT , LKB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( LLT , LLB ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M0T , M0T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M1T , M1B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M2T , M2B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M3T , M3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M4T , M4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M5T , M5T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M6T , M6T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M7T , M7T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M8T , M8T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( M9T , M9T ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MAT , MAT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MBT , MBT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MCT , MCT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MDT , MDT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MET , MET ) LC1 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MFT , MFB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MGT , MGB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MHT , MHB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MIT , MIB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MJT , MJB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MKT , MKB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( MLT , MLB ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N1T , N1T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N2T , N2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N3T , N3B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N4T , N4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N6T , N6T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N7T , N7T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( N8T , N8T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NAT , NAT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NBT , NBT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NDT , NDT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NIT , NIB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NJT , NJB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( NKT , NKB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O1T , O1T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O2T , O2B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O3T , O3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O4T , O4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O6T , O6T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O7T , O7T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( O8T , O8T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( OAT , OAT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( OBT , OBT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( ODT , ODT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( OIT , OIB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( OJT , OJB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( OKT , OKB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( P4T , P4T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^LSETUP ( Q4T , Q4T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L0T , L0T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L1T , L1B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L2T , L2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L3T , L3B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L4T , L4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L5T , L5T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L6T , L6T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L7T , L7T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L8T , L8T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( L9T , L9T ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LAT , LAT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LBT , LBT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LCT , LCT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LDT , LDT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LET , LET ) LC0 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LFT , LFB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LGT , LGB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LHT , LHB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LIT , LIB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LJT , LJB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LKT , LKB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( LLT , LLB ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M0T , M0T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M1T , M1B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M2T , M2B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M3T , M3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M4T , M4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M5T , M5T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M6T , M6T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M7T , M7T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M8T , M8T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( M9T , M9T ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MAT , MAT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MBT , MBT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MCT , MCT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MDT , MDT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MET , MET ) LC1 = P4;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MFT , MFB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MGT , MGB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MHT , MHB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MIT , MIB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MJT , MJB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MKT , MKB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( MLT , MLB ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N1T , N1T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N2T , N2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N3T , N3B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N4T , N4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N6T , N6T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N7T , N7T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( N8T , N8T ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NAT , NAT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NBT , NBT ) LC0 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NDT , NDT ) LC0 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NIT , NIB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NJT , NJB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( NKT , NKB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O1T , O1T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O2T , O2B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O3T , O3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O4T , O4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O6T , O6T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O7T , O7T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( O8T , O8T ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( OAT , OAT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( OBT , OBT ) LC1 = P2;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( ODT , ODT ) LC1 = P3;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( OIT , OIB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( OJT , OJB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( OKT , OKB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( P4T , P4T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^LSETUP ( Q4T , Q4T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l1e , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( l6s , l6e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m1e , m1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m2s , m2e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m3s , m3e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m4s , m4e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m5s , m5e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_lr.S	/^LSETUP ( m6s , m6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L2T , L2T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L3T , L3T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L4T , L4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L5T , L5B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L6T , L6B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L7T , L7B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L8T , L8B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( L9T , L9B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M2T , M2T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M3T , M3T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M4T , M4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M5T , M5B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M6T , M6B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M7T , M7B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M8T , M8B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( M9T , M9B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N2T , N2B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N3T , N3B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N4T , N4B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N5T , N5B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N6T , N6B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N7T , N7B ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N8T , N8T ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( N9T , N9T ) LC0 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O2T , O2B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O3T , O3B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O4T , O4B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O5T , O5B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O6T , O6B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O7T , O7B ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O8T , O8T ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LSETUP ( O9T , O9T ) LC1 = P0 >> 1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l0s , l0s ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l0s , l0s ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l1e , l1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l1s , l1e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l2e , l2e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l3e , l3e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l4e , l4e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l5e , l5e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l6e , l6e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^LSETUP ( l6s , l6e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l0s , l0s ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l0s , l0s ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l1s , l1e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l1s , l1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l2s , l2e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l3s , l3e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l4s , l4e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l5s , l5e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l6s , l6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^LSETUP ( l6s , l6e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l0s , l0s ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l1e , l1e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l1s , l1e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l2e , l2e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l3e , l3e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l4e , l4e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l5e , l5e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l6e , l6e ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( l6s , l6e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m0s , m0s ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m0s , m0s ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m1e , m1e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m1s , m1e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m2e , m2e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m2s , m2e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m3e , m3e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m3s , m3e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m4e , m4e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m4s , m4e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m5e , m5e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m5s , m5e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m6e , m6e ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^LSETUP ( m6s , m6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l0s , l0s ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l1s , l1e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( l6s , l6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m0s , m0s ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m1s , m1e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m2s , m2e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m3s , m3e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m4s , m4e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m5s , m5e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^LSETUP ( m6s , m6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l0s , l0s ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l1s , l1e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l2s , l2e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l4s , l4e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l5s , l5e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( l6s , l6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m0s , m0s ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m1s , m1e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m2s , m2e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m3s , m3e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m4s , m4e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m5s , m5e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^LSETUP ( m6s , m6e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^LSETUP ( l0s , l0s ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^LSETUP ( l3s , l3e ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^LSETUP ( m0s , m0s ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^LSETUP ( m3s , m3e ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( L0T , L0T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( L1T , L1B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( L2T , L2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( L3T , L3B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( L4T , L4B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( M0T , M0T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( M1T , M1B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( M2T , M2B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( M3T , M3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( M4T , M4B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N0T , N0B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N1T , N1B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N2T , N2B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N3T , N3B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N4T , N4B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N5T , N5B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N6T , N6B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N7T , N7B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N8T , N8B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( N9T , N9B ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( NAT , NAB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( NBT , NBB ) LC0 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O0T , O0B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O1T , O1B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O2T , O2B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O3T , O3B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O4T , O4B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O5T , O5B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O6T , O6B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O7T , O7B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O8T , O8B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( O9T , O9B ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( OAT , OAB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^LSETUP ( OBT , OBB ) LC1 = P1;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_mv2lp.S	/^LSETUP ( L0T , L0B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_mv2lp.S	/^LSETUP ( L1T , L1B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_mv2lp.S	/^LSETUP ( L2T , L2B ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_mv2lp.S	/^LSETUP ( L3T , L3B ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( L0T , L0T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( L1T , L1T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( L2T , L2T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( L3T , L3T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( L4T , L4T ) LC0 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( M0T , M0T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( M1T , M1T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( M2T , M2T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( M3T , M3T ) LC1 = P0;$/;"	l
LSETUP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^LSETUP ( M4T , M4T ) LC1 = P0;$/;"	l
LSEXTRACTEDn	sim/common/sim-n-bits.h	/^LSEXTRACTEDn (unsignedN val,$/;"	f
LSEXTRACTEDn	sim/common/sim-n-bits.h	211;"	d
LSEXTRACTEDn	sim/common/sim-n-bits.h	43;"	d
LSHIFT	sim/ppc/dp-bit.c	203;"	d	file:
LSHUOP	include/opcode/dlx.h	132;"	d
LSI	opcodes/tic80-opc.c	361;"	d	file:
LSIGNED	sim/arm/armemu.c	47;"	d	file:
LSINSERTEDn	sim/common/sim-n-bits.h	/^LSINSERTEDn (unsignedN val,$/;"	f
LSINSERTEDn	sim/common/sim-n-bits.h	209;"	d
LSINSERTEDn	sim/common/sim-n-bits.h	45;"	d
LSIZE	opcodes/rx-decode.c	47;"	d	file:
LSImmRHS	sim/arm/armemu.h	355;"	d
LSL	sim/aarch64/decode.h	/^  LSL = 0,$/;"	e	enum:Shift
LSL	sim/arm/armemu.h	42;"	d
LSLT	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-hello-dbg.S	/^LSLT:$/;"	l
LSLT	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-world-dbg.S	/^LSLT:$/;"	l
LSLV	gdb/arch/aarch64-insn.h	/^  LSLV             = 0x1ac02000,$/;"	e	enum:aarch64_opcodes
LSMASK	sim/common/sim-bits.h	347;"	d
LSMASK16	sim/common/sim-bits.h	343;"	d
LSMASK32	sim/common/sim-bits.h	344;"	d
LSMASK64	sim/common/sim-bits.h	345;"	d
LSMASK64	sim/ppc/bits.h	124;"	d
LSMASK8	sim/common/sim-bits.h	342;"	d
LSMASKEDn	sim/common/sim-n-bits.h	/^LSMASKEDn (unsignedN word,$/;"	f
LSMASKEDn	sim/common/sim-n-bits.h	213;"	d
LSMASKEDn	sim/common/sim-n-bits.h	41;"	d
LSMASKn	sim/common/sim-n-bits.h	214;"	d
LSMASKn	sim/common/sim-n-bits.h	39;"	d
LSMBaseFirst	sim/arm/armemu.h	367;"	d
LSMNumRegs	sim/arm/armemu.h	365;"	d
LSMW	opcodes/nds32-asm.h	272;"	d
LSR	sim/aarch64/decode.h	/^  LSR = 1,$/;"	e	enum:Shift
LSR	sim/arm/armemu.h	43;"	d
LSRV	gdb/arch/aarch64-insn.h	/^  LSRV             = 0x00000400 | LSLV,$/;"	e	enum:aarch64_opcodes
LSR_BI	gdb/ser-go32.c	109;"	d	file:
LSR_FE	gdb/ser-go32.c	110;"	d	file:
LSR_OE	gdb/ser-go32.c	112;"	d	file:
LSR_PE	gdb/ser-go32.c	111;"	d	file:
LSR_RCV_FIFO	gdb/ser-go32.c	106;"	d	file:
LSR_RCV_MASK	gdb/ser-go32.c	114;"	d	file:
LSR_RXRDY	gdb/ser-go32.c	113;"	d	file:
LSR_TSRE	gdb/ser-go32.c	107;"	d	file:
LSR_TXRDY	gdb/ser-go32.c	108;"	d	file:
LSRegRHS	sim/arm/armemu.h	358;"	d
LSRegRHS	sim/arm/armemu.h	361;"	d
LSSBBO_BYTECOUNT_R0_BITS7_0	include/opcode/pru.h	301;"	d
LSSEXTn	sim/common/sim-n-bits.h	/^LSSEXTn (signedN val,$/;"	f
LSSEXTn	sim/common/sim-n-bits.h	204;"	d
LSSEXTn	sim/common/sim-n-bits.h	51;"	d
LSTAT	readline/complete.c	74;"	d	file:
LSTAT	readline/complete.c	76;"	d	file:
LSTAT_FOLLOWS_SLASHED_SYMLINK	gdb/gnulib/import/fstatat.c	51;"	d	file:
LSTOKEN_COLON	gdb/linespec.c	/^  LSTOKEN_COLON,$/;"	e	enum:ls_token_type	file:
LSTOKEN_COMMA	gdb/linespec.c	/^  LSTOKEN_COMMA,$/;"	e	enum:ls_token_type	file:
LSTOKEN_CONSUMED	gdb/linespec.c	/^  LSTOKEN_CONSUMED$/;"	e	enum:ls_token_type	file:
LSTOKEN_EOI	gdb/linespec.c	/^  LSTOKEN_EOI,$/;"	e	enum:ls_token_type	file:
LSTOKEN_KEYWORD	gdb/linespec.c	/^  LSTOKEN_KEYWORD = 0,$/;"	e	enum:ls_token_type	file:
LSTOKEN_NUMBER	gdb/linespec.c	/^  LSTOKEN_NUMBER,$/;"	e	enum:ls_token_type	file:
LSTOKEN_STRING	gdb/linespec.c	/^  LSTOKEN_STRING,$/;"	e	enum:ls_token_type	file:
LST_SYMBOL_ARG_RELOC_SH	include/som/lst.h	83;"	d
LST_SYMBOL_CHECK_LEVEL_SH	include/som/lst.h	76;"	d
LST_SYMBOL_DUP_COMMON	include/som/lst.h	81;"	d
LST_SYMBOL_HIDDEN	include/som/lst.h	72;"	d
LST_SYMBOL_INITIALY_FROZEN	include/som/lst.h	78;"	d
LST_SYMBOL_IS_COMMON	include/som/lst.h	80;"	d
LST_SYMBOL_MEMORY_RESIDENT	include/som/lst.h	79;"	d
LST_SYMBOL_MUST_QUALIFY	include/som/lst.h	77;"	d
LST_SYMBOL_SECONDARY_DEF	include/som/lst.h	73;"	d
LST_SYMBOL_SYMBOL_SCOPE_SH	include/som/lst.h	75;"	d
LST_SYMBOL_SYMBOL_TYPE_SH	include/som/lst.h	74;"	d
LST_SYMBOL_XLEAST_SH	include/som/lst.h	82;"	d
LSWOP	include/opcode/dlx.h	133;"	d
LS_ADVSIMD_001	sim/aarch64/decode.h	/^  LS_ADVSIMD_001, \/* AdvSIMD load\/store (various -- includes some unallocated).  *\/$/;"	e	enum:DispatchLS
LS_CLASS_INSN	include/opcode/tic4x.h	545;"	d
LS_EXCL_000	sim/aarch64/decode.h	/^  LS_EXCL_000,    \/* Load\/store exclusive (includes some unallocated).  *\/$/;"	e	enum:DispatchLS
LS_LIT_010	sim/aarch64/decode.h	/^  LS_LIT_010,     \/* Load register literal (includes some unallocated).  *\/$/;"	e	enum:DispatchLS
LS_LIT_011	sim/aarch64/decode.h	/^  LS_LIT_011,     \/* Ditto.  *\/$/;"	e	enum:DispatchLS
LS_OTHER_110	sim/aarch64/decode.h	/^  LS_OTHER_110,   \/* Other load\/store formats.  *\/$/;"	e	enum:DispatchLS
LS_OTHER_111	sim/aarch64/decode.h	/^  LS_OTHER_111    \/* Ditto.  *\/$/;"	e	enum:DispatchLS
LS_PAIR_100	sim/aarch64/decode.h	/^  LS_PAIR_100,    \/* Load\/store register pair (various).  *\/$/;"	e	enum:DispatchLS
LS_PAIR_101	sim/aarch64/decode.h	/^  LS_PAIR_101,    \/* Ditto.  *\/$/;"	e	enum:DispatchLS
LS_TOKEN_KEYWORD	gdb/linespec.c	272;"	d	file:
LS_TOKEN_STOKEN	gdb/linespec.c	271;"	d	file:
LT	gdb/gdbserver/linux-aarch64-low.c	/^  LT = 0xb,$/;"	e	enum:aarch64_condition_codes	file:
LT	sim/aarch64/decode.h	/^  LT = 0xb, \/* meaning N != V *\/$/;"	e	enum:CondCode
LT	sim/arm/armemu.h	35;"	d
LT0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_interr_nested.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LT0 = R0;$/;"	d
LT0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LT0 = R6;$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mode_user.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^LT0 = [ SP ++ ];$/;"	d
LT0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^LT0 = [ SP ++ ];$/;"	d
LT0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^LT0 = [ SP ++ ];$/;"	d
LT0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LT0 = R4;$/;"	d
LT0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LT0 = R6;$/;"	d
LT0	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	LT0 = R1;$/;"	d
LT0	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	LT0 = R6;$/;"	d
LT0	sim/testsuite/sim/bfin/se_bug_ui.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LT0 = R0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_cc_kill.S	/^LT0 = R0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_disable.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_kill.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LT0 = [sp++];$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_lr.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LT0 = [sp++];$/;"	d
LT0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LT0 = r0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_mv2lp.S	/^LT0 = R0;$/;"	d
LT0	sim/testsuite/sim/bfin/se_popkill.S	/^LT0 = R7;$/;"	d
LT0	sim/testsuite/sim/bfin/se_popkill.S	/^LT0 = [ SP ++ ];$/;"	d
LT0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LT0 = USP;$/;"	d
LT0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT0	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LT0 = r0;       \/\/ set loop counters to something deterministic$/;"	d
LT1	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_interr_nested.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LT1 = R0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	LT1 = R3;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mode_user.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LT1 = R4;$/;"	d
LT1	sim/testsuite/sim/bfin/hwloop-bits.S	/^	LT1 = R6;$/;"	d
LT1	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	LT1 = R6;$/;"	d
LT1	sim/testsuite/sim/bfin/se_bug_ui.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_bug_ui2.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_bug_ui3.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^LT1 = R0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_cc_kill.S	/^LT1 = R0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_illegalcombination.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_kill.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LT1 = [sp++];$/;"	d
LT1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_mv2lp.S	/^LT1 = R0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_popkill.S	/^LT1 = R7;$/;"	d
LT1	sim/testsuite/sim/bfin/se_popkill.S	/^LT1 = [ SP ++ ];$/;"	d
LT1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^LT1 = USP;$/;"	d
LT1	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^LT1 = r0;$/;"	d
LT1	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^LT1 = r0;$/;"	d
LTBI	include/cgen/basic-ops.h	47;"	d
LTBI	sim/common/cgen-ops.h	53;"	d
LTCHARS_SET	readline/rltty.c	98;"	d	file:
LTDI	include/cgen/basic-ops.h	197;"	d
LTDI	sim/common/cgen-ops.h	203;"	d
LTHI	include/cgen/basic-ops.h	107;"	d
LTHI	sim/common/cgen-ops.h	113;"	d
LTNIL	include/hp-symtab.h	196;"	d
LTO_AR	config/bootstrap-lto.mk	/^LTO_AR = $$r\/$(HOST_SUBDIR)\/prev-gcc\/gcc-ar$(exeext) -B$$r\/$(HOST_SUBDIR)\/prev-gcc\/$/;"	m
LTO_EXPORTS	config/bootstrap-lto.mk	/^LTO_EXPORTS = AR="$(LTO_AR)"; export AR; \\$/;"	m
LTO_FLAGS_TO_PASS	config/bootstrap-lto.mk	/^LTO_FLAGS_TO_PASS = AR="$(LTO_AR)" RANLIB="$(LTO_RANLIB)"$/;"	m
LTO_RANLIB	config/bootstrap-lto.mk	/^LTO_RANLIB = $$r\/$(HOST_SUBDIR)\/prev-gcc\/gcc-ranlib$(exeext) -B$$r\/$(HOST_SUBDIR)\/prev-gcc\/$/;"	m
LTPY_REQUIRE_VALID	gdb/python/py-linetable.c	70;"	d	file:
LTQI	include/cgen/basic-ops.h	77;"	d
LTQI	sim/common/cgen-ops.h	83;"	d
LTREG	opcodes/bfin-dis.c	672;"	d	file:
LTREG	sim/bfin/bfin-sim.h	122;"	d
LTSI	include/cgen/basic-ops.h	137;"	d
LTSI	sim/common/cgen-ops.h	143;"	d
LTUBI	include/cgen/basic-ops.h	51;"	d
LTUBI	sim/common/cgen-ops.h	57;"	d
LTUDI	include/cgen/basic-ops.h	201;"	d
LTUDI	sim/common/cgen-ops.h	207;"	d
LTUHI	include/cgen/basic-ops.h	111;"	d
LTUHI	sim/common/cgen-ops.h	117;"	d
LTUQI	include/cgen/basic-ops.h	81;"	d
LTUQI	sim/common/cgen-ops.h	87;"	d
LTUSI	include/cgen/basic-ops.h	141;"	d
LTUSI	sim/common/cgen-ops.h	147;"	d
LUBF	opcodes/tic80-opc.c	373;"	d	file:
LUCID_DEMANGLING	include/demangle.h	116;"	d
LUCID_DEMANGLING_STYLE_STRING	include/demangle.h	101;"	d
LUH__DATAFLDLEN	include/vms/lbr.h	318;"	d
LUH__RECHDRLEN	include/vms/lbr.h	316;"	d
LUH__RECHDRMRK	include/vms/lbr.h	317;"	d
LUI	opcodes/tic80-opc.c	366;"	d	file:
LUNSIGNED	sim/arm/armemu.c	46;"	d	file:
LUTF	include/opcode/dlx.h	58;"	d
LV	gdb/testsuite/gdb.cp/ambiguous.cc	/^class LV : public virtual A1 {$/;"	c	file:
LVX_VR0_R12_R0	bfd/elf64-ppc.c	241;"	d	file:
LWARX_INSTRUCTION	gdb/rs6000-tdep.c	806;"	d	file:
LWOP	include/opcode/dlx.h	109;"	d
LWPINFO32_PL_SIGINFO	gdb/fbsd-tdep.c	46;"	d	file:
LWPINFO64_PL_SIGINFO	gdb/fbsd-tdep.c	45;"	d	file:
LWPINFO_OFFSET	gdb/fbsd-tdep.c	41;"	d	file:
LWPINFO_PL_FLAGS	gdb/fbsd-tdep.c	44;"	d	file:
LWZU_0_12	bfd/elf32-ppc.c	162;"	d	file:
LWZ_0_12	bfd/elf32-ppc.c	163;"	d	file:
LWZ_11_11	bfd/elf32-ppc.c	165;"	d	file:
LWZ_11_3	bfd/elf32-ppc.c	164;"	d	file:
LWZ_11_30	bfd/elf32-ppc.c	166;"	d	file:
LWZ_12_12	bfd/elf32-ppc.c	168;"	d	file:
LWZ_12_3	bfd/elf32-ppc.c	167;"	d	file:
LW_BASE	gdb/mep-tdep.c	1557;"	d	file:
LW_OFFSET	gdb/mep-tdep.c	1558;"	d	file:
LW_TARGET	gdb/mep-tdep.c	1556;"	d	file:
LYNXCOFFMAGIC	include/coff/i386.h	44;"	d
LYNXOS	bfd/cf-i386lynx.c	28;"	d	file:
LYNXOS_178	gdb/gdbserver/lynx-i386-low.c	35;"	d	file:
LZPLT_ENTRIES	bfd/elf32-bfin.c	1968;"	d	file:
LZPLT_NORMAL_SIZE	bfd/elf32-bfin.c	1967;"	d	file:
LZPLT_RESOLVER_EXTRA	bfd/elf32-bfin.c	1966;"	d	file:
L_	gdb/gnulib/import/fnmatch.c	154;"	d	file:
L_	gdb/gnulib/import/fnmatch.c	183;"	d	file:
L_	gdb/gnulib/import/fnmatch_loop.c	1218;"	d	file:
L_	gdb/gnulib/import/frexp.c	46;"	d	file:
L_	gdb/gnulib/import/frexp.c	54;"	d	file:
L_	gdb/gnulib/import/isnan.c	49;"	d	file:
L_	gdb/gnulib/import/isnan.c	61;"	d	file:
L_	gdb/gnulib/import/isnan.c	73;"	d	file:
L_16	include/opcode/h8300.h	/^  L_16 =	0x80,$/;"	e	enum:h8_flags
L_16U	include/opcode/h8300.h	/^  L_16U =	0x90,$/;"	e	enum:h8_flags
L_2	include/opcode/h8300.h	/^  L_2  =	0x10,$/;"	e	enum:h8_flags
L_24	include/opcode/h8300.h	/^  L_24 =	0xA0,$/;"	e	enum:h8_flags
L_3	include/opcode/h8300.h	/^  L_3  =	0x20,$/;"	e	enum:h8_flags
L_32	include/opcode/h8300.h	/^  L_32 =	0xB0,$/;"	e	enum:h8_flags
L_3NZ	include/opcode/h8300.h	/^  L_3NZ =	0x30,$/;"	e	enum:h8_flags
L_4	include/opcode/h8300.h	/^  L_4  =	0x40,$/;"	e	enum:h8_flags
L_5	include/opcode/h8300.h	/^  L_5  =	0x50,$/;"	e	enum:h8_flags
L_8	include/opcode/h8300.h	/^  L_8  =	0x60,$/;"	e	enum:h8_flags
L_8U	include/opcode/h8300.h	/^  L_8U =	0x70,$/;"	e	enum:h8_flags
L_CODES	zlib/deflate.h	36;"	d
L_ENTRY	include/coff/xcoff.h	265;"	d
L_EXPORT	include/coff/xcoff.h	267;"	d
L_IMPORT	include/coff/xcoff.h	263;"	d
L_LNNO32	gdb/coffread.c	1461;"	d	file:
L_LNNO_SIZE	include/coff/arm.h	22;"	d
L_LNNO_SIZE	include/coff/i386.h	20;"	d
L_LNNO_SIZE	include/coff/ia64.h	21;"	d
L_LNNO_SIZE	include/coff/mcore.h	27;"	d
L_LNNO_SIZE	include/coff/mips.h	22;"	d
L_LNNO_SIZE	include/coff/powerpc.h	22;"	d
L_LNNO_SIZE	include/coff/sh.h	21;"	d
L_LNNO_SIZE	include/coff/sh.h	23;"	d
L_LNNO_SIZE	include/coff/tic30.h	20;"	d
L_LNNO_SIZE	include/coff/tic80.h	22;"	d
L_LNNO_SIZE	include/coff/x86_64.h	23;"	d
L_LNNO_SIZE	include/coff/z80.h	19;"	d
L_LNNO_SIZE	include/coff/z8k.h	20;"	d
L_P	include/opcode/h8300.h	/^  L_P  =	0xC0,$/;"	e	enum:h8_flags
L_WEAK	include/coff/xcoff.h	269;"	d
L_add_bits_to_dist	zlib/contrib/masmx64/inffasx64.asm	/^L_add_bits_to_dist:$/;"	l
L_add_bits_to_dist	zlib/contrib/masmx86/inffas32.asm	/^L_add_bits_to_dist:$/;"	l
L_add_bits_to_dist_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_add_bits_to_dist_mmx:$/;"	l
L_add_bits_to_len	zlib/contrib/masmx64/inffasx64.asm	/^L_add_bits_to_len:$/;"	l
L_add_bits_to_len	zlib/contrib/masmx86/inffas32.asm	/^L_add_bits_to_len:$/;"	l
L_align_long	zlib/contrib/masmx86/inffas32.asm	/^L_align_long:$/;"	l
L_branch	gdb/testsuite/gdb.arch/arm-disp-step.S	/^L_branch:$/;"	l
L_break_loop	zlib/contrib/masmx64/inffasx64.asm	/^L_break_loop:$/;"	l
L_break_loop	zlib/contrib/masmx86/inffas32.asm	/^L_break_loop:$/;"	l
L_break_loop_with_status	zlib/contrib/masmx64/inffasx64.asm	/^L_break_loop_with_status:$/;"	l
L_buf_not_used	zlib/contrib/masmx86/inffas32.asm	/^L_buf_not_used:$/;"	l
L_check_dist_one	zlib/contrib/masmx64/inffasx64.asm	/^L_check_dist_one:$/;"	l
L_check_dist_one	zlib/contrib/masmx86/inffas32.asm	/^L_check_dist_one:$/;"	l
L_check_dist_one_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_check_dist_one_mmx:$/;"	l
L_check_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_check_mmx:$/;"	l
L_check_mmx_pop	zlib/contrib/masmx86/inffas32.asm	/^L_check_mmx_pop:$/;"	l
L_check_window	zlib/contrib/masmx64/inffasx64.asm	/^L_check_window:$/;"	l
L_check_window	zlib/contrib/masmx86/inffas32.asm	/^L_check_window:$/;"	l
L_check_window_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_check_window_mmx:$/;"	l
L_clip_window	zlib/contrib/masmx64/inffasx64.asm	/^L_clip_window:$/;"	l
L_clip_window	zlib/contrib/masmx86/inffas32.asm	/^L_clip_window:$/;"	l
L_clip_window_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_clip_window_mmx:$/;"	l
L_contiguous_in_window	zlib/contrib/masmx64/inffasx64.asm	/^L_contiguous_in_window:$/;"	l
L_contiguous_in_window	zlib/contrib/masmx86/inffas32.asm	/^L_contiguous_in_window:$/;"	l
L_contiguous_in_window_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_contiguous_in_window_mmx:$/;"	l
L_copy_two	zlib/contrib/masmx64/inffasx64.asm	/^L_copy_two:$/;"	l
L_decode_distance	zlib/contrib/masmx64/inffasx64.asm	/^L_decode_distance:$/;"	l
L_decode_distance	zlib/contrib/masmx86/inffas32.asm	/^L_decode_distance:$/;"	l
L_decode_distance_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_decode_distance_mmx:$/;"	l
L_do_copy	zlib/contrib/masmx64/inffasx64.asm	/^L_do_copy:$/;"	l
L_do_copy1	zlib/contrib/masmx86/inffas32.asm	/^L_do_copy1:$/;"	l
L_do_copy1_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_do_copy1_mmx:$/;"	l
L_do_loop	zlib/contrib/masmx64/inffasx64.asm	/^L_do_loop:$/;"	l
L_do_loop	zlib/contrib/masmx86/inffas32.asm	/^L_do_loop:$/;"	l
L_do_loop_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_do_loop_mmx:$/;"	l
L_dodist	zlib/contrib/masmx64/inffasx64.asm	/^L_dodist:$/;"	l
L_dodist	zlib/contrib/masmx86/inffas32.asm	/^L_dodist:$/;"	l
L_dodist_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_dodist_mmx:$/;"	l
L_dolen	zlib/contrib/masmx64/inffasx64.asm	/^L_dolen:$/;"	l
L_dolen	zlib/contrib/masmx86/inffas32.asm	/^L_dolen:$/;"	l
L_dolen_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_dolen_mmx:$/;"	l
L_done	zlib/contrib/masmx86/inffas32.asm	/^L_done:$/;"	l
L_dont_use_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_dont_use_mmx:$/;"	l
L_end_is_smaller	zlib/contrib/masmx86/inffas32.asm	/^L_end_is_smaller:$/;"	l
L_fixup_out	zlib/contrib/masmx86/inffas32.asm	/^L_fixup_out:$/;"	l
L_get_dist_code_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_get_dist_code_mmx:$/;"	l
L_get_distance_code	zlib/contrib/masmx64/inffasx64.asm	/^L_get_distance_code:$/;"	l
L_get_distance_code	zlib/contrib/masmx86/inffas32.asm	/^L_get_distance_code:$/;"	l
L_get_length_code	zlib/contrib/masmx64/inffasx64.asm	/^L_get_length_code:$/;"	l
L_get_length_code	zlib/contrib/masmx86/inffas32.asm	/^L_get_length_code:$/;"	l
L_get_length_code_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_get_length_code_mmx:$/;"	l
L_get_length_code_one_time	zlib/contrib/masmx64/inffasx64.asm	/^L_get_length_code_one_time:$/;"	l
L_init_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_init_mmx:$/;"	l
L_invalid_distance_code	zlib/contrib/masmx64/inffasx64.asm	/^L_invalid_distance_code:$/;"	l
L_invalid_distance_code	zlib/contrib/masmx86/inffas32.asm	/^L_invalid_distance_code:$/;"	l
L_invalid_distance_too_far	zlib/contrib/masmx64/inffasx64.asm	/^L_invalid_distance_too_far:$/;"	l
L_invalid_distance_too_far	zlib/contrib/masmx86/inffas32.asm	/^L_invalid_distance_too_far:$/;"	l
L_invalid_literal_length_code	zlib/contrib/masmx64/inffasx64.asm	/^L_invalid_literal_length_code:$/;"	l
L_invalid_literal_length_code	zlib/contrib/masmx86/inffas32.asm	/^L_invalid_literal_length_code:$/;"	l
L_is_aligned	zlib/contrib/masmx86/inffas32.asm	/^L_is_aligned:$/;"	l
L_last_is_smaller	zlib/contrib/masmx86/inffas32.asm	/^L_last_is_smaller:$/;"	l
L_one_time	zlib/contrib/masmx64/inffasx64.asm	/^L_one_time:$/;"	l
L_save_len	zlib/contrib/masmx86/inffas32.asm	/^L_save_len:$/;"	l
L_set_two	zlib/contrib/masmx64/inffasx64.asm	/^L_set_two:$/;"	l
L_skip_msg	zlib/contrib/masmx86/inffas32.asm	/^L_skip_msg:$/;"	l
L_test_for_end_of_block	zlib/contrib/masmx64/inffasx64.asm	/^L_test_for_end_of_block:$/;"	l
L_test_for_end_of_block	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_end_of_block:$/;"	l
L_test_for_length_base	zlib/contrib/masmx64/inffasx64.asm	/^L_test_for_length_base:$/;"	l
L_test_for_length_base	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_length_base:$/;"	l
L_test_for_length_base_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_length_base_mmx:$/;"	l
L_test_for_second_level_dist	zlib/contrib/masmx64/inffasx64.asm	/^L_test_for_second_level_dist:$/;"	l
L_test_for_second_level_dist	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_second_level_dist:$/;"	l
L_test_for_second_level_dist_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_second_level_dist_mmx:$/;"	l
L_test_for_second_level_length	zlib/contrib/masmx64/inffasx64.asm	/^L_test_for_second_level_length:$/;"	l
L_test_for_second_level_length	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_second_level_length:$/;"	l
L_test_for_second_level_length_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_test_for_second_level_length_mmx:$/;"	l
L_tmpnam	libiberty/tmpnam.c	18;"	d	file:
L_update_hold	zlib/contrib/masmx86/inffas32.asm	/^L_update_hold:$/;"	l
L_update_next_in	zlib/contrib/masmx86/inffas32.asm	/^L_update_next_in:$/;"	l
L_update_stream_state	zlib/contrib/masmx86/inffas32.asm	/^L_update_stream_state:$/;"	l
L_use_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_use_mmx:$/;"	l
L_while_test	zlib/contrib/masmx64/inffasx64.asm	/^L_while_test:$/;"	l
L_while_test	zlib/contrib/masmx86/inffas32.asm	/^L_while_test:$/;"	l
L_while_test_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_while_test_mmx:$/;"	l
L_wrap_around_window	zlib/contrib/masmx64/inffasx64.asm	/^L_wrap_around_window:$/;"	l
L_wrap_around_window	zlib/contrib/masmx86/inffas32.asm	/^L_wrap_around_window:$/;"	l
L_wrap_around_window_mmx	zlib/contrib/masmx86/inffas32.asm	/^L_wrap_around_window_mmx:$/;"	l
Large_frame	gdb/hppa-tdep.h	/^    unsigned int Large_frame:1;	\/* 2 *\/$/;"	m	struct:unwind_table_entry
LastInted	sim/arm/armdefs.h	/^  ARMword Inted, LastInted;	\/* sticky flags for interrupts *\/$/;"	m	struct:ARMul_State
LastMatchGood	zlib/contrib/amd64/amd64-match.S	/^LastMatchGood:$/;"	l
LastMatchGood	zlib/contrib/asm686/match.S	/^LastMatchGood:$/;"	l
LastMatchGood	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LastMatchGood:$/;"	l
LastMatchGood	zlib/contrib/masmx64/gvmat64.asm	/^LastMatchGood:$/;"	l
LastMatchGood	zlib/contrib/masmx86/match686.asm	/^LastMatchGood:$/;"	l
LastTime	sim/arm/armdefs.h	/^  unsigned long LastTime;	\/* Value of last call to ARMul_Time() *\/$/;"	m	struct:ARMul_State
LdInfo	bfd/rs6000-core.c	/^} LdInfo;$/;"	t	typeref:union:__anon1176	file:
LeaveLoopCmps	zlib/contrib/amd64/amd64-match.S	/^LeaveLoopCmps:	add	%rax, %rdx$/;"	l
LeaveLoopCmps	zlib/contrib/amd64/amd64-match.S	/^LeaveLoopCmps:	bsf	%rax, %rax \/* find the first non-zero bit *\/$/;"	l
LeaveLoopCmps	zlib/contrib/amd64/amd64-match.S	/^LeaveLoopCmps:	testl   $0xFFFFFFFF, %eax \/* Check the first 4 bytes *\/$/;"	l
LeaveLoopCmps	zlib/contrib/asm686/match.S	/^LeaveLoopCmps:	testl	$0x0000FFFF, %eax$/;"	l
LeaveLoopCmps	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LeaveLoopCmps:$/;"	l
LeaveLoopCmps	zlib/contrib/masmx64/gvmat64.asm	/^LeaveLoopCmps:$/;"	l
LeaveLoopCmps	zlib/contrib/masmx86/match686.asm	/^LeaveLoopCmps:  test    eax, 0000FFFFh$/;"	l
LeaveLoopCmps16	zlib/contrib/amd64/amd64-match.S	/^LeaveLoopCmps16:$/;"	l
LeaveLoopCmps16	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LeaveLoopCmps16: add rdx,8$/;"	l
LeaveLoopCmps16	zlib/contrib/masmx64/gvmat64.asm	/^LeaveLoopCmps16: add rdx,8$/;"	l
LeaveLoopCmps4	zlib/contrib/asm686/match.S	/^LeaveLoopCmps4:	addl	$4, %edx$/;"	l
LeaveLoopCmps4	zlib/contrib/masmx86/match686.asm	/^LeaveLoopCmps4: add edx, 4$/;"	l
LeaveLoopCmps8	zlib/contrib/amd64/amd64-match.S	/^LeaveLoopCmps8:$/;"	l
LeaveLoopCmps8	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LeaveLoopCmps8: add rdx,8$/;"	l
LeaveLoopCmps8	zlib/contrib/masmx64/gvmat64.asm	/^LeaveLoopCmps8: add rdx,8$/;"	l
LeaveNow	zlib/contrib/amd64/amd64-match.S	/^LeaveNow:$/;"	l
LeaveNow	zlib/contrib/asm686/match.S	/^LeaveNow:$/;"	l
LeaveNow	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LeaveNow:$/;"	l
LeaveNow	zlib/contrib/masmx64/gvmat64.asm	/^LeaveNow:$/;"	l
LeaveNow	zlib/contrib/masmx86/match686.asm	/^LeaveNow:$/;"	l
Left	gdb/testsuite/gdb.cp/member-ptr.cc	/^class Left : public Base {$/;"	c	file:
Len	zlib/deflate.h	82;"	d
LenLower	zlib/contrib/amd64/amd64-match.S	/^LenLower:	subb	$1, %al$/;"	l
LenLower	zlib/contrib/asm686/match.S	/^LenLower:	subb	$1, %al$/;"	l
LenLower	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LenLower:		$/;"	l
LenLower	zlib/contrib/masmx64/gvmat64.asm	/^LenLower:   sub al, 1$/;"	l
LenLower	zlib/contrib/masmx86/match686.asm	/^LenLower:   sub al, 1$/;"	l
LenLower32	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LenLower32:$/;"	l
LenLower32	zlib/contrib/masmx64/gvmat64.asm	/^LenLower32:$/;"	l
LenMaximum	zlib/contrib/amd64/amd64-match.S	/^LenMaximum:$/;"	l
LenMaximum	zlib/contrib/asm686/match.S	/^LenMaximum:	movl	deflatestate(%esp), %edx$/;"	l
LenMaximum	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LenMaximum:$/;"	l
LenMaximum	zlib/contrib/masmx64/gvmat64.asm	/^LenMaximum:$/;"	l
LenMaximum	zlib/contrib/masmx86/match686.asm	/^LenMaximum: mov edx, [deflatestate]$/;"	l
Length	include/coff/pe.h	/^    char Length[4];		\/* Section length.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
Length	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override long Length$/;"	p	class:DotZLib.GZipStream
Lfail	sim/testsuite/sim/h8300/brabc.s	/^Lfail:	fail$/;"	l
LimitPositive	zlib/contrib/asm686/match.S	/^LimitPositive:$/;"	l
LimitPositive	zlib/contrib/masmx86/match686.asm	/^LimitPositive:$/;"	l
Linkage	include/opcode/bfin.h	/^} Linkage;$/;"	t	typeref:struct:__anon1359
Linkage_R_bits	include/opcode/bfin.h	1195;"	d
Linkage_R_mask	include/opcode/bfin.h	1196;"	d
Linkage_code_bits	include/opcode/bfin.h	1197;"	d
Linkage_code_mask	include/opcode/bfin.h	1198;"	d
Linkage_framesize_bits	include/opcode/bfin.h	1193;"	d
Linkage_framesize_mask	include/opcode/bfin.h	1194;"	d
Linkage_opcode	include/opcode/bfin.h	1192;"	d
Load	opcodes/i386-opc.h	/^  Load,$/;"	e	enum:__anon67
LoadByte	sim/arm/armemu.c	/^LoadByte (ARMul_State * state, ARMword instr, ARMword address, int signextend)$/;"	f	file:
LoadCentralDirectoryRecord	zlib/contrib/minizip/zip.c	/^int LoadCentralDirectoryRecord(zip64_internal* pziinit)$/;"	f
LoadHalfWord	sim/arm/armemu.c	/^LoadHalfWord (ARMul_State * state, ARMword instr, ARMword address,$/;"	f	file:
LoadInitFile	readline/doc/texi2html	/^sub LoadInitFile$/;"	s
LoadMemory	sim/mips/sim-main.h	940;"	d
LoadMult	sim/arm/armemu.c	/^LoadMult (ARMul_State * state, ARMword instr, ARMword address, ARMword WBBase)$/;"	f	file:
LoadSMult	sim/arm/armemu.c	/^LoadSMult (ARMul_State * state,$/;"	f	file:
LoadWord	sim/arm/armemu.c	/^LoadWord (ARMul_State * state, ARMword instr, ARMword address)$/;"	f	file:
LoaderFlags	include/coff/internal.h	/^  long    LoaderFlags;		\/* Can probably set to 0.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
LoaderFlags	include/coff/pe.h	/^  char  LoaderFlags[4];$/;"	m	struct:__anon1525
LoaderFlags	include/coff/pe.h	/^  char  LoaderFlags[4];$/;"	m	struct:__anon1526
LocalData	opcodes/msp430-decode.c	/^} LocalData;$/;"	t	typeref:struct:__anon36	file:
LocalData	opcodes/rl78-decode.c	/^} LocalData;$/;"	t	typeref:struct:__anon38	file:
LocalData	opcodes/rx-decode.c	/^} LocalData;$/;"	t	typeref:struct:__anon75	file:
LocalVarsSize	zlib/contrib/amd64/amd64-match.S	/^#define	LocalVarsSize	(112)$/;"	d
LocalVarsSize	zlib/contrib/asm686/match.S	/^#define	LocalVarsSize		(36)$/;"	d
LocalVarsSize	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define LocalVarsSize 96$/;"	d
LocalVarsSize	zlib/contrib/masmx64/gvmat64.asm	/^ LocalVarsSize   equ 72$/;"	d
LocalVarsSize	zlib/contrib/masmx86/match686.asm	/^LocalVarsSize   equ 36$/;"	d
LocateIncludeFile	readline/doc/texi2html	/^sub LocateIncludeFile$/;"	s
LockSurface	sim/bfin/gui.c	/^  int (*LockSurface) (SDL_Surface *surface);$/;"	m	struct:__anon818	file:
Long	bfd/bfd.c	/^    Long,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
Long	libdecnumber/decNumberLocal.h	95;"	d
LongDouble	bfd/bfd.c	/^    LongDouble,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
LongLong	bfd/bfd.c	/^    LongLong,$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
LongerMatch	zlib/contrib/amd64/amd64-match.S	/^LongerMatch:$/;"	l
LongerMatch	zlib/contrib/asm686/match.S	/^LongerMatch:	movl	nicematch(%esp), %ebx$/;"	l
LongerMatch	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LongerMatch:$/;"	l
LongerMatch	zlib/contrib/masmx64/gvmat64.asm	/^LongerMatch:$/;"	l
LongerMatch	zlib/contrib/masmx86/match686.asm	/^LongerMatch:    mov ebx, [nicematch]$/;"	l
Lookahead	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define Lookahead        [ rcx + dsLookahead] \/\/; 0ffffffffh on infozip$/;"	d
Lookahead	zlib/contrib/masmx64/gvmat64.asm	/^Lookahead       equ [ rcx + dsLookahead] ; 0ffffffffh on infozip$/;"	d
LookaheadLess	zlib/contrib/amd64/amd64-match.S	/^LookaheadLess:	movl	%ebx, %nicematch$/;"	l
LookaheadLess	zlib/contrib/asm686/match.S	/^LookaheadLess:	movl	%ebx, nicematch(%esp)$/;"	l
LookaheadLess	zlib/contrib/masmx86/match686.asm	/^LookaheadLess:  mov [nicematch], ebx$/;"	l
LookaheadRet	zlib/contrib/amd64/amd64-match.S	/^LookaheadRet:$/;"	l
LookaheadRet	zlib/contrib/asm686/match.S	/^LookaheadRet:$/;"	l
LookaheadRet	zlib/contrib/masmx86/match686.asm	/^LookaheadRet:$/;"	l
LookupLoop	zlib/contrib/amd64/amd64-match.S	/^LookupLoop:$/;"	l
LookupLoop	zlib/contrib/asm686/match.S	/^LookupLoop:$/;"	l
LookupLoop	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LookupLoop:$/;"	l
LookupLoop	zlib/contrib/masmx64/gvmat64.asm	/^LookupLoop:$/;"	l
LookupLoop	zlib/contrib/masmx86/match686.asm	/^LookupLoop:$/;"	l
LookupLoop1	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LookupLoop1:$/;"	l
LookupLoop1	zlib/contrib/masmx64/gvmat64.asm	/^LookupLoop1:$/;"	l
LookupLoop2	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LookupLoop2:$/;"	l
LookupLoop2	zlib/contrib/masmx64/gvmat64.asm	/^LookupLoop2:$/;"	l
LookupLoop4	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LookupLoop4:$/;"	l
LookupLoop4	zlib/contrib/masmx64/gvmat64.asm	/^LookupLoop4:$/;"	l
LookupLoopIsZero	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LookupLoopIsZero:$/;"	l
LookupLoopIsZero	zlib/contrib/masmx64/gvmat64.asm	/^LookupLoopIsZero:$/;"	l
LookupPrivilegeValueA	gdb/windows-nat.c	/^static LookupPrivilegeValueA_ftype *LookupPrivilegeValueA;$/;"	v	file:
LookupPrivilegeValueA	gdb/windows-nat.c	78;"	d	file:
LookupPrivilegeValueA_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (LookupPrivilegeValueA_ftype) (LPCSTR, LPCSTR, PLUID);$/;"	t	file:
Loop1_begin	sim/testsuite/sim/sh/loop.s	/^Loop1_begin:$/;"	l
Loop1_end	sim/testsuite/sim/sh/loop.s	/^Loop1_end:$/;"	l
Loop1_start0	sim/testsuite/sim/sh/loop.s	/^Loop1_start0:$/;"	l
Loop1e_begin	sim/testsuite/sim/sh/loop.s	/^Loop1e_begin:$/;"	l
Loop1e_end	sim/testsuite/sim/sh/loop.s	/^Loop1e_end:$/;"	l
Loop1e_last	sim/testsuite/sim/sh/loop.s	/^Loop1e_last:$/;"	l
Loop2_begin	sim/testsuite/sim/sh/loop.s	/^Loop2_begin:$/;"	l
Loop2_end	sim/testsuite/sim/sh/loop.s	/^Loop2_end:$/;"	l
Loop2_start0	sim/testsuite/sim/sh/loop.s	/^Loop2_start0:	$/;"	l
Loop2e_begin	sim/testsuite/sim/sh/loop.s	/^Loop2e_begin:$/;"	l
Loop2e_end	sim/testsuite/sim/sh/loop.s	/^Loop2e_end:$/;"	l
Loop2e_last	sim/testsuite/sim/sh/loop.s	/^Loop2e_last:$/;"	l
Loop3_begin	sim/testsuite/sim/sh/loop.s	/^Loop3_begin:$/;"	l
Loop3_end	sim/testsuite/sim/sh/loop.s	/^Loop3_end:$/;"	l
Loop3_start0	sim/testsuite/sim/sh/loop.s	/^Loop3_start0:$/;"	l
Loop3e_begin	sim/testsuite/sim/sh/loop.s	/^Loop3e_begin:$/;"	l
Loop3e_end	sim/testsuite/sim/sh/loop.s	/^Loop3e_end:$/;"	l
Loop3e_last	sim/testsuite/sim/sh/loop.s	/^Loop3e_last:$/;"	l
Loop4_begin	sim/testsuite/sim/sh/loop.s	/^Loop4_begin:$/;"	l
Loop4_end	sim/testsuite/sim/sh/loop.s	/^Loop4_end:$/;"	l
Loop4_last	sim/testsuite/sim/sh/loop.s	/^Loop4_last:$/;"	l
Loop4_last1	sim/testsuite/sim/sh/loop.s	/^Loop4_last1:$/;"	l
Loop4_last2	sim/testsuite/sim/sh/loop.s	/^Loop4_last2:$/;"	l
Loop4_last3	sim/testsuite/sim/sh/loop.s	/^Loop4_last3:$/;"	l
Loop4e_begin	sim/testsuite/sim/sh/loop.s	/^Loop4e_begin:$/;"	l
Loop4e_end	sim/testsuite/sim/sh/loop.s	/^Loop4e_end:$/;"	l
Loop4e_last	sim/testsuite/sim/sh/loop.s	/^Loop4e_last:$/;"	l
Loop5_begin	sim/testsuite/sim/sh/loop.s	/^Loop5_begin:$/;"	l
Loop5_end	sim/testsuite/sim/sh/loop.s	/^Loop5_end:$/;"	l
Loop5_last	sim/testsuite/sim/sh/loop.s	/^Loop5_last:$/;"	l
Loop5_last1	sim/testsuite/sim/sh/loop.s	/^Loop5_last1:$/;"	l
Loop5_last2	sim/testsuite/sim/sh/loop.s	/^Loop5_last2:$/;"	l
Loop5_last3	sim/testsuite/sim/sh/loop.s	/^Loop5_last3:$/;"	l
Loop5e_begin	sim/testsuite/sim/sh/loop.s	/^Loop5e_begin:$/;"	l
Loop5e_end	sim/testsuite/sim/sh/loop.s	/^Loop5e_end:$/;"	l
Loop5e_last	sim/testsuite/sim/sh/loop.s	/^Loop5e_last:$/;"	l
LoopCmps	zlib/contrib/amd64/amd64-match.S	/^LoopCmps:$/;"	l
LoopCmps	zlib/contrib/asm686/match.S	/^LoopCmps:$/;"	l
LoopCmps	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LoopCmps:$/;"	l
LoopCmps	zlib/contrib/masmx64/gvmat64.asm	/^LoopCmps:$/;"	l
LoopCmps	zlib/contrib/masmx86/match686.asm	/^LoopCmps:$/;"	l
LoopEntry	zlib/contrib/amd64/amd64-match.S	/^LoopEntry:	cmpw	-1(%windowbestlen, %curmatch), %scanendw$/;"	l
LoopEntry	zlib/contrib/asm686/match.S	/^LoopEntry:	movzwl	-1(%esi,%ecx), %eax$/;"	l
LoopEntry	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LoopEntry:$/;"	l
LoopEntry	zlib/contrib/masmx64/gvmat64.asm	/^LoopEntry:$/;"	l
LoopEntry	zlib/contrib/masmx86/match686.asm	/^LoopEntry:  movzx   eax, word ptr [esi + ecx - 1]$/;"	l
LoopEntry1	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LoopEntry1:$/;"	l
LoopEntry1	zlib/contrib/masmx64/gvmat64.asm	/^LoopEntry1:$/;"	l
LoopEntry2	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LoopEntry2:$/;"	l
LoopEntry2	zlib/contrib/masmx64/gvmat64.asm	/^LoopEntry2:$/;"	l
LoopEntry4	zlib/contrib/gcc_gvmat64/gvmat64.S	/^LoopEntry4:$/;"	l
LoopEntry4	zlib/contrib/masmx64/gvmat64.asm	/^LoopEntry4:$/;"	l
LoopSetup	include/opcode/bfin.h	/^} LoopSetup;$/;"	t	typeref:struct:__anon1360
LoopSetup_c_bits	include/opcode/bfin.h	1243;"	d
LoopSetup_c_mask	include/opcode/bfin.h	1244;"	d
LoopSetup_code_bits	include/opcode/bfin.h	1247;"	d
LoopSetup_code_mask	include/opcode/bfin.h	1248;"	d
LoopSetup_dontcare_bits	include/opcode/bfin.h	1237;"	d
LoopSetup_dontcare_mask	include/opcode/bfin.h	1238;"	d
LoopSetup_eoffset_bits	include/opcode/bfin.h	1235;"	d
LoopSetup_eoffset_mask	include/opcode/bfin.h	1236;"	d
LoopSetup_opcode	include/opcode/bfin.h	1234;"	d
LoopSetup_reg_bits	include/opcode/bfin.h	1239;"	d
LoopSetup_reg_mask	include/opcode/bfin.h	1240;"	d
LoopSetup_rop_bits	include/opcode/bfin.h	1245;"	d
LoopSetup_rop_mask	include/opcode/bfin.h	1246;"	d
LoopSetup_soffset_bits	include/opcode/bfin.h	1241;"	d
LoopSetup_soffset_mask	include/opcode/bfin.h	1242;"	d
Loop_n_e_begin	sim/testsuite/sim/sh/loop.s	/^Loop_n_e_begin:$/;"	l
Loop_n_e_end	sim/testsuite/sim/sh/loop.s	/^Loop_n_e_end:$/;"	l
Loop_n_e_last	sim/testsuite/sim/sh/loop.s	/^Loop_n_e_last:$/;"	l
Loopn_begin	sim/testsuite/sim/sh/loop.s	/^Loopn_begin:$/;"	l
Loopn_end	sim/testsuite/sim/sh/loop.s	/^Loopn_end:$/;"	l
Loopn_last	sim/testsuite/sim/sh/loop.s	/^Loopn_last:$/;"	l
Loopn_last1	sim/testsuite/sim/sh/loop.s	/^Loopn_last1:$/;"	l
Loopn_last2	sim/testsuite/sim/sh/loop.s	/^Loopn_last2:$/;"	l
Loopn_last3	sim/testsuite/sim/sh/loop.s	/^Loopn_last3:$/;"	l
M	bfd/cpu-z80.c	47;"	d	file:
M	gdb/ia64-tdep.c	/^  M,			\/* Memory ;         M-unit *\/$/;"	e	enum:instruction_type	file:
M	gdb/testsuite/gdb.cp/ambiguous.cc	/^class M : public A2 {$/;"	c	file:
M	gdb/testsuite/gdb.cp/koenig.cc	/^namespace M {$/;"	n	file:
M	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace M{ int x; }$/;"	n	file:
M	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace M$/;"	n	file:
M	gdb/testsuite/gdb.cp/operator.cc	/^namespace M$/;"	n	file:
M	libiberty/safe-ctype.c	150;"	d	file:
M	libiberty/sha1.c	306;"	d	file:
M	opcodes/i386-dis.c	269;"	d	file:
M	opcodes/ia64-opc-m.c	2198;"	d	file:
M	opcodes/ia64-opc-m.c	25;"	d	file:
M	opcodes/m68k-dis.c	414;"	d	file:
M	opcodes/m68k-dis.c	495;"	d	file:
M	opcodes/mmix-opc.c	85;"	d	file:
M	opcodes/ppc-opc.c	2829;"	d	file:
M	sim/common/sim-core.c	761;"	d	file:
M	sim/common/sim-core.c	765;"	d	file:
M	sim/common/sim-core.c	769;"	d	file:
M	sim/common/sim-core.c	776;"	d	file:
M	sim/common/sim-n-core.h	27;"	d
M	sim/common/sim-n-core.h	396;"	d
M	sim/sh/interp.c	186;"	d	file:
M0	opcodes/ia64-opc-m.c	2197;"	d	file:
M0	opcodes/ia64-opc-m.c	24;"	d	file:
M0	sim/sh/interp.c	444;"	d	file:
M0	sim/testsuite/sim/bfin/11080.s	/^	M0 = 4 (z);$/;"	d
M0	sim/testsuite/sim/bfin/algnbug1.s	/^	M0 = 1 (X);$/;"	d
M0	sim/testsuite/sim/bfin/algnbug2.s	/^	M0 = 1 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	M0 = P2;	\/\/ regmv$/;"	d
M0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	M0 = P2;	\/\/ regmv$/;"	d
M0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M0 = 0 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M0 = 4 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	M0 = 4 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    M0 = I0;$/;"	d
M0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M0 = 0x3009 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M0 = 0x4440 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M0 = 0xfdd0 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M0 = 0x3009 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M0 = 0x4440 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M0 = 0xfdd0 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M0 = -32768 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M0 = 0x7123 (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M0 = 0x7aaa (X);$/;"	d
M0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_mode_user.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    M0 = I0;$/;"	d
M0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M0 = 0xa1a2 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M0 = R0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R5;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R6;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M0 = R7;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M0 = B0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M0 = I0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M0 = L0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M0 = L3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M0 = P4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M0 = B0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M0 = R0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = B0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = B1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = B2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = B3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = I0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = I1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = I2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = I3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = L0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = L1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = L2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = L3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = M0;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = M1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = M2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M0 = M3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M0 = P1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M0 = P4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M0 = P5;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = FP;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = P1;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = P2;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = P3;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = P4;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = P5;$/;"	d
M0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M0 = SP;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    M0 = R4;$/;"	d
M0	sim/testsuite/sim/bfin/cir.s	/^	M0 = 0 (X);$/;"	d
M0	sim/testsuite/sim/bfin/d0.s	/^	M0 = 2 (X);$/;"	d
M0	sim/testsuite/sim/bfin/d0.s	/^	M0 = 8 (X);$/;"	d
M0	sim/testsuite/sim/bfin/d1.s	/^	M0 = 0 (X);$/;"	d
M0	sim/testsuite/sim/bfin/d2.s	/^	M0 = 0x8 (X);$/;"	d
M0	sim/testsuite/sim/bfin/issue205.s	/^	M0 = 0 (X);	M1 = 0 (X); M2 = 0 (X); M3 = 0 (X);$/;"	d
M0	sim/testsuite/sim/bfin/m0boundary.s	/^	M0 = 0x0000 (Z);$/;"	d
M0	sim/testsuite/sim/bfin/m0boundary.s	/^	M0 = 0x0001 (Z);$/;"	d
M0_REGNUM	gdb/sh-tdep.h	/^    M0_REGNUM = 29,$/;"	e	enum:__anon1841
M1	opcodes/mips-opc.c	319;"	d	file:
M1	sim/sh/interp.c	446;"	d	file:
M1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M1 = 0x0 (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M1 = 0x4 (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	M1 = 0x4 (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    M1 = I1;$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M1 = 0x300b (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M1 = 0x5550 (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M1 = 0xfee0 (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M1 = 0x300b (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M1 = 0x5550 (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M1 = 0xfee0 (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M1 = -123 (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M1 = 0x7234 (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M1 = 0x7bbb (X);$/;"	d
M1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    M1 = I1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M1 = 0xb1b2 (Z);$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M1 = R1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	M1 = R5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R4;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R6;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M1 = R7;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M1 = B1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M1 = I1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M1 = L0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M1 = L1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M1 = P5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M1 = B1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M1 = R1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M1 = R5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = B0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = B1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = B2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = B3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = I0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = I1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = I2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = I3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = L0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = L1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = L2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = L3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = M0;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = M1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = M2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M1 = M3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M1 = P3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M1 = P5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M1 = P5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M1 = SP;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = FP;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = P1;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = P2;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = P3;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = P4;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = P5;$/;"	d
M1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M1 = SP;$/;"	d
M1	sim/testsuite/sim/bfin/dsp_d0.s	/^	M1 = R0;$/;"	d
M1	sim/testsuite/sim/bfin/dsp_d1.s	/^	M1 = -4 (X);$/;"	d
M1	sim/testsuite/sim/bfin/dsp_d1.s	/^	M1 = 8 (X);$/;"	d
M1_REGNUM	gdb/sh-tdep.h	/^    M1_REGNUM = 30,$/;"	e	enum:__anon1841
M2	opcodes/ia64-opc-m.c	2199;"	d	file:
M2	opcodes/ia64-opc-m.c	26;"	d	file:
M2	sim/testsuite/sim/bfin/brevadd.s	/^	M2 = -4 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M2 = 0x0 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M2 = 0x4 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	M2 = 0x4 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    M2 = I2;$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M2 = 0x300d (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M2 = 0x6660 (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M2 = 0xfff0 (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M2 = 0x300d (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M2 = 0x6660 (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M2 = 0xfff0 (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M2 = -234 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M2 = 0x7345 (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M2 = 0x7ccc (X);$/;"	d
M2	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    M2 = I2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M2 = 0xc1c2 (Z);$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M2 = R2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	M2 = R6;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R0;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R4;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R5;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R6;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M2 = R7;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M2 = B2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M2 = I2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M2 = L1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M2 = L3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M2 = SP;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M2 = B2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M2 = R2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M2 = R6;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = B0;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = B1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = B2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = B3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = I0;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = I1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = I2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = I3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = L0;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = L1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = L2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = L3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = M0;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = M1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = M2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M2 = M3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M2 = P5;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M2 = SP;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M2 = FP;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M2 = SP;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = FP;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = P1;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = P2;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = P3;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = P4;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = P5;$/;"	d
M2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M2 = SP;$/;"	d
M2	sim/testsuite/sim/bfin/d0.s	/^	M2 = 0 (X);$/;"	d
M2M_BOTH	sim/rx/cpu.h	95;"	d
M2M_DST	sim/rx/cpu.h	94;"	d
M2M_SRC	sim/rx/cpu.h	93;"	d
M3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M3 = 0x0 (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	M3 = 0x4 (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	M3 = 0x4 (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    M3 = I3;$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M3 = 0x300f (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M3 = 0x7770 (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^M3 = 0xf110 (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M3 = 0x300f (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M3 = 0x7770 (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^M3 = 0xf110 (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M3 = -345 (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M3 = 0x7456 (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	M3 = 0x7ddd (X);$/;"	d
M3	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    M3 = I3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M3 = 0xd1d2 (Z);$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^M3 = R3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	M3 = R7;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R0;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R4;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R5;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R6;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^M3 = R7;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M3 = B3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M3 = FP;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M3 = I3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	M3 = L2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M3 = B3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M3 = R3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	M3 = R7;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = B0;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = B1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = B2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = B3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = I0;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = I1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = I2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = I3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = L0;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = L1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = L2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = L3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = M0;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = M1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = M2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	M3 = M3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	M3 = FP;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	M3 = FP;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = FP;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = P1;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = P2;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = P3;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = P4;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = P5;$/;"	d
M3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^M3 = SP;$/;"	d
M32	opcodes/mips-opc.c	351;"	d	file:
M32C_CPU_H	opcodes/m32c-desc.h	27;"	d
M32C_DATA_MASK	include/elf/m32c.h	62;"	d
M32C_DATA_VALUE	include/elf/m32c.h	63;"	d
M32C_EXITED	sim/m32c/cpu.h	208;"	d
M32C_EXIT_STATUS	sim/m32c/cpu.h	209;"	d
M32C_F_0_1	opcodes/m32c-desc.h	/^  M32C_F_NIL, M32C_F_ANYOF, M32C_F_0_1, M32C_F_0_2$/;"	e	enum:ifield_type
M32C_F_0_2	opcodes/m32c-desc.h	/^  M32C_F_NIL, M32C_F_ANYOF, M32C_F_0_1, M32C_F_0_2$/;"	e	enum:ifield_type
M32C_F_0_3	opcodes/m32c-desc.h	/^ , M32C_F_0_3, M32C_F_0_4, M32C_F_1_3, M32C_F_2_2$/;"	e	enum:ifield_type
M32C_F_0_4	opcodes/m32c-desc.h	/^ , M32C_F_0_3, M32C_F_0_4, M32C_F_1_3, M32C_F_2_2$/;"	e	enum:ifield_type
M32C_F_10_1	opcodes/m32c-desc.h	/^ , M32C_F_9_1, M32C_F_10_1, M32C_F_10_2, M32C_F_10_3$/;"	e	enum:ifield_type
M32C_F_10_2	opcodes/m32c-desc.h	/^ , M32C_F_9_1, M32C_F_10_1, M32C_F_10_2, M32C_F_10_3$/;"	e	enum:ifield_type
M32C_F_10_3	opcodes/m32c-desc.h	/^ , M32C_F_9_1, M32C_F_10_1, M32C_F_10_2, M32C_F_10_3$/;"	e	enum:ifield_type
M32C_F_11_1	opcodes/m32c-desc.h	/^ , M32C_F_11_1, M32C_F_12_1, M32C_F_12_2, M32C_F_12_3$/;"	e	enum:ifield_type
M32C_F_12_1	opcodes/m32c-desc.h	/^ , M32C_F_11_1, M32C_F_12_1, M32C_F_12_2, M32C_F_12_3$/;"	e	enum:ifield_type
M32C_F_12_2	opcodes/m32c-desc.h	/^ , M32C_F_11_1, M32C_F_12_1, M32C_F_12_2, M32C_F_12_3$/;"	e	enum:ifield_type
M32C_F_12_3	opcodes/m32c-desc.h	/^ , M32C_F_11_1, M32C_F_12_1, M32C_F_12_2, M32C_F_12_3$/;"	e	enum:ifield_type
M32C_F_12_4	opcodes/m32c-desc.h	/^ , M32C_F_12_4, M32C_F_12_6, M32C_F_13_3, M32C_F_14_1$/;"	e	enum:ifield_type
M32C_F_12_6	opcodes/m32c-desc.h	/^ , M32C_F_12_4, M32C_F_12_6, M32C_F_13_3, M32C_F_14_1$/;"	e	enum:ifield_type
M32C_F_13_3	opcodes/m32c-desc.h	/^ , M32C_F_12_4, M32C_F_12_6, M32C_F_13_3, M32C_F_14_1$/;"	e	enum:ifield_type
M32C_F_14_1	opcodes/m32c-desc.h	/^ , M32C_F_12_4, M32C_F_12_6, M32C_F_13_3, M32C_F_14_1$/;"	e	enum:ifield_type
M32C_F_14_2	opcodes/m32c-desc.h	/^ , M32C_F_14_2, M32C_F_15_1, M32C_F_16_1, M32C_F_16_2$/;"	e	enum:ifield_type
M32C_F_15_1	opcodes/m32c-desc.h	/^ , M32C_F_14_2, M32C_F_15_1, M32C_F_16_1, M32C_F_16_2$/;"	e	enum:ifield_type
M32C_F_16_1	opcodes/m32c-desc.h	/^ , M32C_F_14_2, M32C_F_15_1, M32C_F_16_1, M32C_F_16_2$/;"	e	enum:ifield_type
M32C_F_16_2	opcodes/m32c-desc.h	/^ , M32C_F_14_2, M32C_F_15_1, M32C_F_16_1, M32C_F_16_2$/;"	e	enum:ifield_type
M32C_F_16_4	opcodes/m32c-desc.h	/^ , M32C_F_16_4, M32C_F_16_8, M32C_F_18_1, M32C_F_18_2$/;"	e	enum:ifield_type
M32C_F_16_8	opcodes/m32c-desc.h	/^ , M32C_F_16_4, M32C_F_16_8, M32C_F_18_1, M32C_F_18_2$/;"	e	enum:ifield_type
M32C_F_18_1	opcodes/m32c-desc.h	/^ , M32C_F_16_4, M32C_F_16_8, M32C_F_18_1, M32C_F_18_2$/;"	e	enum:ifield_type
M32C_F_18_2	opcodes/m32c-desc.h	/^ , M32C_F_16_4, M32C_F_16_8, M32C_F_18_1, M32C_F_18_2$/;"	e	enum:ifield_type
M32C_F_18_3	opcodes/m32c-desc.h	/^ , M32C_F_18_3, M32C_F_20_1, M32C_F_20_3, M32C_F_20_2$/;"	e	enum:ifield_type
M32C_F_1_3	opcodes/m32c-desc.h	/^ , M32C_F_0_3, M32C_F_0_4, M32C_F_1_3, M32C_F_2_2$/;"	e	enum:ifield_type
M32C_F_20_1	opcodes/m32c-desc.h	/^ , M32C_F_18_3, M32C_F_20_1, M32C_F_20_3, M32C_F_20_2$/;"	e	enum:ifield_type
M32C_F_20_2	opcodes/m32c-desc.h	/^ , M32C_F_18_3, M32C_F_20_1, M32C_F_20_3, M32C_F_20_2$/;"	e	enum:ifield_type
M32C_F_20_3	opcodes/m32c-desc.h	/^ , M32C_F_18_3, M32C_F_20_1, M32C_F_20_3, M32C_F_20_2$/;"	e	enum:ifield_type
M32C_F_20_4	opcodes/m32c-desc.h	/^ , M32C_F_20_4, M32C_F_21_3, M32C_F_24_2, M32C_F_24_8$/;"	e	enum:ifield_type
M32C_F_21_3	opcodes/m32c-desc.h	/^ , M32C_F_20_4, M32C_F_21_3, M32C_F_24_2, M32C_F_24_8$/;"	e	enum:ifield_type
M32C_F_24_2	opcodes/m32c-desc.h	/^ , M32C_F_20_4, M32C_F_21_3, M32C_F_24_2, M32C_F_24_8$/;"	e	enum:ifield_type
M32C_F_24_8	opcodes/m32c-desc.h	/^ , M32C_F_20_4, M32C_F_21_3, M32C_F_24_2, M32C_F_24_8$/;"	e	enum:ifield_type
M32C_F_2_2	opcodes/m32c-desc.h	/^ , M32C_F_0_3, M32C_F_0_4, M32C_F_1_3, M32C_F_2_2$/;"	e	enum:ifield_type
M32C_F_32_16	opcodes/m32c-desc.h	/^ , M32C_F_32_16, M32C_F_SRC16_RN, M32C_F_SRC16_AN, M32C_F_SRC32_AN_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_3_1	opcodes/m32c-desc.h	/^ , M32C_F_3_4, M32C_F_3_1, M32C_F_4_1, M32C_F_4_3$/;"	e	enum:ifield_type
M32C_F_3_4	opcodes/m32c-desc.h	/^ , M32C_F_3_4, M32C_F_3_1, M32C_F_4_1, M32C_F_4_3$/;"	e	enum:ifield_type
M32C_F_4_1	opcodes/m32c-desc.h	/^ , M32C_F_3_4, M32C_F_3_1, M32C_F_4_1, M32C_F_4_3$/;"	e	enum:ifield_type
M32C_F_4_3	opcodes/m32c-desc.h	/^ , M32C_F_3_4, M32C_F_3_1, M32C_F_4_1, M32C_F_4_3$/;"	e	enum:ifield_type
M32C_F_4_4	opcodes/m32c-desc.h	/^ , M32C_F_4_4, M32C_F_4_6, M32C_F_5_1, M32C_F_5_3$/;"	e	enum:ifield_type
M32C_F_4_6	opcodes/m32c-desc.h	/^ , M32C_F_4_4, M32C_F_4_6, M32C_F_5_1, M32C_F_5_3$/;"	e	enum:ifield_type
M32C_F_5_1	opcodes/m32c-desc.h	/^ , M32C_F_4_4, M32C_F_4_6, M32C_F_5_1, M32C_F_5_3$/;"	e	enum:ifield_type
M32C_F_5_3	opcodes/m32c-desc.h	/^ , M32C_F_4_4, M32C_F_4_6, M32C_F_5_1, M32C_F_5_3$/;"	e	enum:ifield_type
M32C_F_6_2	opcodes/m32c-desc.h	/^ , M32C_F_6_2, M32C_F_7_1, M32C_F_8_1, M32C_F_8_2$/;"	e	enum:ifield_type
M32C_F_7_1	opcodes/m32c-desc.h	/^ , M32C_F_6_2, M32C_F_7_1, M32C_F_8_1, M32C_F_8_2$/;"	e	enum:ifield_type
M32C_F_8_1	opcodes/m32c-desc.h	/^ , M32C_F_6_2, M32C_F_7_1, M32C_F_8_1, M32C_F_8_2$/;"	e	enum:ifield_type
M32C_F_8_2	opcodes/m32c-desc.h	/^ , M32C_F_6_2, M32C_F_7_1, M32C_F_8_1, M32C_F_8_2$/;"	e	enum:ifield_type
M32C_F_8_3	opcodes/m32c-desc.h	/^ , M32C_F_8_3, M32C_F_8_4, M32C_F_8_8, M32C_F_9_3$/;"	e	enum:ifield_type
M32C_F_8_4	opcodes/m32c-desc.h	/^ , M32C_F_8_3, M32C_F_8_4, M32C_F_8_8, M32C_F_9_3$/;"	e	enum:ifield_type
M32C_F_8_8	opcodes/m32c-desc.h	/^ , M32C_F_8_3, M32C_F_8_4, M32C_F_8_8, M32C_F_9_3$/;"	e	enum:ifield_type
M32C_F_9_1	opcodes/m32c-desc.h	/^ , M32C_F_9_1, M32C_F_10_1, M32C_F_10_2, M32C_F_10_3$/;"	e	enum:ifield_type
M32C_F_9_3	opcodes/m32c-desc.h	/^ , M32C_F_8_3, M32C_F_8_4, M32C_F_8_8, M32C_F_9_3$/;"	e	enum:ifield_type
M32C_F_ANYOF	opcodes/m32c-desc.h	/^  M32C_F_NIL, M32C_F_ANYOF, M32C_F_0_1, M32C_F_0_2$/;"	e	enum:ifield_type
M32C_F_BITBASE16_U11_S	opcodes/m32c-desc.h	/^ , M32C_F_BITNO16_S, M32C_F_BITNO32_PREFIXED, M32C_F_BITNO32_UNPREFIXED, M32C_F_BITBASE16_U11_S$/;"	e	enum:ifield_type
M32C_F_BITBASE16_U11_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE16_U11_S_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE16_U11_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE16_U11_S_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_16_S11_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U11_UNPREFIXED, M32C_F_BITBASE32_16_S11_UNPREFIXED, M32C_F_BITBASE32_16_U19_UNPREFIXED, M32C_F_BITBASE32_16_S19_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_16_S11_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_S11_UNPREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_16_S11_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_S11_UNPREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_16_S19_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U11_UNPREFIXED, M32C_F_BITBASE32_16_S11_UNPREFIXED, M32C_F_BITBASE32_16_U19_UNPREFIXED, M32C_F_BITBASE32_16_S19_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_16_S19_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_S19_UNPREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_16_S19_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_S19_UNPREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_16_U11_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U11_UNPREFIXED, M32C_F_BITBASE32_16_S11_UNPREFIXED, M32C_F_BITBASE32_16_U19_UNPREFIXED, M32C_F_BITBASE32_16_S19_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_16_U11_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U11_UNPREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_16_U11_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U11_UNPREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_16_U19_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U11_UNPREFIXED, M32C_F_BITBASE32_16_S11_UNPREFIXED, M32C_F_BITBASE32_16_U19_UNPREFIXED, M32C_F_BITBASE32_16_S19_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_16_U19_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U19_UNPREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_16_U19_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U19_UNPREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_16_U27_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U27_UNPREFIXED, M32C_F_BITBASE32_24_U11_PREFIXED, M32C_F_BITBASE32_24_S11_PREFIXED, M32C_F_BITBASE32_24_U19_PREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_16_U27_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U27_UNPREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_16_U27_UNPREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_16_U27_UNPREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_24_S11_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U27_UNPREFIXED, M32C_F_BITBASE32_24_U11_PREFIXED, M32C_F_BITBASE32_24_S11_PREFIXED, M32C_F_BITBASE32_24_U19_PREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_24_S11_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_S11_PREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_24_S11_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_S11_PREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_24_S19_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_24_S19_PREFIXED, M32C_F_BITBASE32_24_U27_PREFIXED, M32C_F_LAB_5_3, M32C_F_LAB32_JMP_S$/;"	e	enum:ifield_type
M32C_F_BITBASE32_24_S19_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_S19_PREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_24_S19_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_S19_PREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_24_U11_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U27_UNPREFIXED, M32C_F_BITBASE32_24_U11_PREFIXED, M32C_F_BITBASE32_24_S11_PREFIXED, M32C_F_BITBASE32_24_U19_PREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_24_U11_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U11_PREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_24_U11_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U11_PREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_24_U19_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_16_U27_UNPREFIXED, M32C_F_BITBASE32_24_U11_PREFIXED, M32C_F_BITBASE32_24_S11_PREFIXED, M32C_F_BITBASE32_24_U19_PREFIXED$/;"	e	enum:ifield_type
M32C_F_BITBASE32_24_U19_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U19_PREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_24_U19_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U19_PREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITBASE32_24_U27_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_24_S19_PREFIXED, M32C_F_BITBASE32_24_U27_PREFIXED, M32C_F_LAB_5_3, M32C_F_LAB32_JMP_S$/;"	e	enum:ifield_type
M32C_F_BITBASE32_24_U27_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U27_PREFIXED_MULTI_IFIELD [] =$/;"	v
M32C_F_BITBASE32_24_U27_PREFIXED_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_BITBASE32_24_U27_PREFIXED_MULTI_IFIELD [];$/;"	v
M32C_F_BITNO16_S	opcodes/m32c-desc.h	/^ , M32C_F_BITNO16_S, M32C_F_BITNO32_PREFIXED, M32C_F_BITNO32_UNPREFIXED, M32C_F_BITBASE16_U11_S$/;"	e	enum:ifield_type
M32C_F_BITNO32_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITNO16_S, M32C_F_BITNO32_PREFIXED, M32C_F_BITNO32_UNPREFIXED, M32C_F_BITBASE16_U11_S$/;"	e	enum:ifield_type
M32C_F_BITNO32_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_BITNO16_S, M32C_F_BITNO32_PREFIXED, M32C_F_BITNO32_UNPREFIXED, M32C_F_BITBASE16_U11_S$/;"	e	enum:ifield_type
M32C_F_COND16	opcodes/m32c-desc.h	/^ , M32C_F_LAB_24_8, M32C_F_LAB_32_8, M32C_F_LAB_40_8, M32C_F_COND16$/;"	e	enum:ifield_type
M32C_F_COND16J_5	opcodes/m32c-desc.h	/^ , M32C_F_COND16J_5, M32C_F_COND32, M32C_F_COND32J, M32C_F_MAX$/;"	e	enum:ifield_type
M32C_F_COND32	opcodes/m32c-desc.h	/^ , M32C_F_COND16J_5, M32C_F_COND32, M32C_F_COND32J, M32C_F_MAX$/;"	e	enum:ifield_type
M32C_F_COND32J	opcodes/m32c-desc.h	/^ , M32C_F_COND16J_5, M32C_F_COND32, M32C_F_COND32J, M32C_F_MAX$/;"	e	enum:ifield_type
M32C_F_COND32J_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_COND32J_MULTI_IFIELD [] =$/;"	v
M32C_F_COND32J_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_COND32J_MULTI_IFIELD [];$/;"	v
M32C_F_COND32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_COND32_MULTI_IFIELD [] =$/;"	v
M32C_F_COND32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_COND32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_10_U6	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U6, M32C_F_DSP_8_U8, M32C_F_DSP_8_S8, M32C_F_DSP_10_U6$/;"	e	enum:ifield_type
M32C_F_DSP_16_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U16, M32C_F_DSP_16_S16, M32C_F_DSP_24_U16, M32C_F_DSP_24_S16$/;"	e	enum:ifield_type
M32C_F_DSP_16_S32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U24, M32C_F_DSP_16_S32, M32C_F_DSP_24_S32, M32C_F_DSP_32_S32$/;"	e	enum:ifield_type
M32C_F_DSP_16_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_16_S32_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_16_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_16_S32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_16_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U8, M32C_F_DSP_16_S8, M32C_F_DSP_24_U8, M32C_F_DSP_24_S8$/;"	e	enum:ifield_type
M32C_F_DSP_16_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U16, M32C_F_DSP_16_S16, M32C_F_DSP_24_U16, M32C_F_DSP_24_S16$/;"	e	enum:ifield_type
M32C_F_DSP_16_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U24, M32C_F_DSP_16_U24, M32C_F_DSP_24_U24, M32C_F_DSP_32_U24$/;"	e	enum:ifield_type
M32C_F_DSP_16_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_16_U24_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_16_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_16_U24_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_16_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U8, M32C_F_DSP_16_S8, M32C_F_DSP_24_U8, M32C_F_DSP_24_S8$/;"	e	enum:ifield_type
M32C_F_DSP_24_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U16, M32C_F_DSP_16_S16, M32C_F_DSP_24_U16, M32C_F_DSP_24_S16$/;"	e	enum:ifield_type
M32C_F_DSP_24_S16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_S16_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_24_S16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_S16_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_24_S32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U24, M32C_F_DSP_16_S32, M32C_F_DSP_24_S32, M32C_F_DSP_32_S32$/;"	e	enum:ifield_type
M32C_F_DSP_24_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_S32_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_24_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_S32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_24_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U8, M32C_F_DSP_16_S8, M32C_F_DSP_24_U8, M32C_F_DSP_24_S8$/;"	e	enum:ifield_type
M32C_F_DSP_24_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U16, M32C_F_DSP_16_S16, M32C_F_DSP_24_U16, M32C_F_DSP_24_S16$/;"	e	enum:ifield_type
M32C_F_DSP_24_U16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_U16_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_24_U16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_U16_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_24_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U24, M32C_F_DSP_16_U24, M32C_F_DSP_24_U24, M32C_F_DSP_32_U24$/;"	e	enum:ifield_type
M32C_F_DSP_24_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_U24_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_24_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_24_U24_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_24_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_16_U8, M32C_F_DSP_16_S8, M32C_F_DSP_24_U8, M32C_F_DSP_24_S8$/;"	e	enum:ifield_type
M32C_F_DSP_32_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U16, M32C_F_DSP_32_S16, M32C_F_DSP_40_U16, M32C_F_DSP_40_S16$/;"	e	enum:ifield_type
M32C_F_DSP_32_S32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U24, M32C_F_DSP_16_S32, M32C_F_DSP_24_S32, M32C_F_DSP_32_S32$/;"	e	enum:ifield_type
M32C_F_DSP_32_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U8, M32C_F_DSP_32_S8, M32C_F_DSP_40_U8, M32C_F_DSP_40_S8$/;"	e	enum:ifield_type
M32C_F_DSP_32_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U16, M32C_F_DSP_32_S16, M32C_F_DSP_40_U16, M32C_F_DSP_40_S16$/;"	e	enum:ifield_type
M32C_F_DSP_32_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U24, M32C_F_DSP_16_U24, M32C_F_DSP_24_U24, M32C_F_DSP_32_U24$/;"	e	enum:ifield_type
M32C_F_DSP_32_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U8, M32C_F_DSP_32_S8, M32C_F_DSP_40_U8, M32C_F_DSP_40_S8$/;"	e	enum:ifield_type
M32C_F_DSP_40_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U16, M32C_F_DSP_32_S16, M32C_F_DSP_40_U16, M32C_F_DSP_40_S16$/;"	e	enum:ifield_type
M32C_F_DSP_40_S32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_40_U20, M32C_F_DSP_40_U24, M32C_F_DSP_40_S32, M32C_F_DSP_48_U20$/;"	e	enum:ifield_type
M32C_F_DSP_40_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_40_S32_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_40_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_40_S32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_40_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U8, M32C_F_DSP_32_S8, M32C_F_DSP_40_U8, M32C_F_DSP_40_S8$/;"	e	enum:ifield_type
M32C_F_DSP_40_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U16, M32C_F_DSP_32_S16, M32C_F_DSP_40_U16, M32C_F_DSP_40_S16$/;"	e	enum:ifield_type
M32C_F_DSP_40_U20	opcodes/m32c-desc.h	/^ , M32C_F_DSP_40_U20, M32C_F_DSP_40_U24, M32C_F_DSP_40_S32, M32C_F_DSP_48_U20$/;"	e	enum:ifield_type
M32C_F_DSP_40_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_40_U20, M32C_F_DSP_40_U24, M32C_F_DSP_40_S32, M32C_F_DSP_48_U20$/;"	e	enum:ifield_type
M32C_F_DSP_40_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_32_U8, M32C_F_DSP_32_S8, M32C_F_DSP_40_U8, M32C_F_DSP_40_S8$/;"	e	enum:ifield_type
M32C_F_DSP_48_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U16, M32C_F_DSP_48_S16, M32C_F_DSP_64_U16, M32C_F_DSP_8_S24$/;"	e	enum:ifield_type
M32C_F_DSP_48_S32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U32, M32C_F_DSP_48_S32, M32C_F_DSP_56_S16, M32C_F_DSP_64_S16$/;"	e	enum:ifield_type
M32C_F_DSP_48_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_S32_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_48_S32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_S32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_48_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U8, M32C_F_DSP_48_S8, M32C_F_DSP_56_U8, M32C_F_DSP_56_S8$/;"	e	enum:ifield_type
M32C_F_DSP_48_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U16, M32C_F_DSP_48_S16, M32C_F_DSP_64_U16, M32C_F_DSP_8_S24$/;"	e	enum:ifield_type
M32C_F_DSP_48_U20	opcodes/m32c-desc.h	/^ , M32C_F_DSP_40_U20, M32C_F_DSP_40_U24, M32C_F_DSP_40_S32, M32C_F_DSP_48_U20$/;"	e	enum:ifield_type
M32C_F_DSP_48_U20_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U20_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_48_U20_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U20_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_48_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U24, M32C_F_DSP_16_S32, M32C_F_DSP_24_S32, M32C_F_DSP_32_S32$/;"	e	enum:ifield_type
M32C_F_DSP_48_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U24_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_48_U24_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U24_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_48_U32	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U32, M32C_F_DSP_48_S32, M32C_F_DSP_56_S16, M32C_F_DSP_64_S16$/;"	e	enum:ifield_type
M32C_F_DSP_48_U32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U32_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_48_U32_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_48_U32_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_48_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U8, M32C_F_DSP_48_S8, M32C_F_DSP_56_U8, M32C_F_DSP_56_S8$/;"	e	enum:ifield_type
M32C_F_DSP_56_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U32, M32C_F_DSP_48_S32, M32C_F_DSP_56_S16, M32C_F_DSP_64_S16$/;"	e	enum:ifield_type
M32C_F_DSP_56_S16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_56_S16_MULTI_IFIELD [] =$/;"	v
M32C_F_DSP_56_S16_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_DSP_56_S16_MULTI_IFIELD [];$/;"	v
M32C_F_DSP_56_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U8, M32C_F_DSP_48_S8, M32C_F_DSP_56_U8, M32C_F_DSP_56_S8$/;"	e	enum:ifield_type
M32C_F_DSP_56_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U8, M32C_F_DSP_48_S8, M32C_F_DSP_56_U8, M32C_F_DSP_56_S8$/;"	e	enum:ifield_type
M32C_F_DSP_64_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U32, M32C_F_DSP_48_S32, M32C_F_DSP_56_S16, M32C_F_DSP_64_S16$/;"	e	enum:ifield_type
M32C_F_DSP_64_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_64_U8, M32C_F_DSP_64_S8, M32C_F_DSP_8_U16, M32C_F_DSP_8_S16$/;"	e	enum:ifield_type
M32C_F_DSP_64_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U16, M32C_F_DSP_48_S16, M32C_F_DSP_64_U16, M32C_F_DSP_8_S24$/;"	e	enum:ifield_type
M32C_F_DSP_64_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_64_U8, M32C_F_DSP_64_S8, M32C_F_DSP_8_U16, M32C_F_DSP_8_S16$/;"	e	enum:ifield_type
M32C_F_DSP_8_S16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_64_U8, M32C_F_DSP_64_S8, M32C_F_DSP_8_U16, M32C_F_DSP_8_S16$/;"	e	enum:ifield_type
M32C_F_DSP_8_S24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_48_U16, M32C_F_DSP_48_S16, M32C_F_DSP_64_U16, M32C_F_DSP_8_S24$/;"	e	enum:ifield_type
M32C_F_DSP_8_S8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U6, M32C_F_DSP_8_U8, M32C_F_DSP_8_S8, M32C_F_DSP_10_U6$/;"	e	enum:ifield_type
M32C_F_DSP_8_U16	opcodes/m32c-desc.h	/^ , M32C_F_DSP_64_U8, M32C_F_DSP_64_S8, M32C_F_DSP_8_U16, M32C_F_DSP_8_S16$/;"	e	enum:ifield_type
M32C_F_DSP_8_U24	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U24, M32C_F_DSP_16_U24, M32C_F_DSP_24_U24, M32C_F_DSP_32_U24$/;"	e	enum:ifield_type
M32C_F_DSP_8_U6	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U6, M32C_F_DSP_8_U8, M32C_F_DSP_8_S8, M32C_F_DSP_10_U6$/;"	e	enum:ifield_type
M32C_F_DSP_8_U8	opcodes/m32c-desc.h	/^ , M32C_F_DSP_8_U6, M32C_F_DSP_8_U8, M32C_F_DSP_8_S8, M32C_F_DSP_10_U6$/;"	e	enum:ifield_type
M32C_F_DST16_1_S	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_SI, M32C_F_DST16_1_S, M32C_F_IMM_8_S4, M32C_F_IMM_12_S4$/;"	e	enum:ifield_type
M32C_F_DST16_AN	opcodes/m32c-desc.h	/^ , M32C_F_DST16_RN, M32C_F_DST16_RN_EXT, M32C_F_DST16_RN_QI_S, M32C_F_DST16_AN$/;"	e	enum:ifield_type
M32C_F_DST16_AN_S	opcodes/m32c-desc.h	/^ , M32C_F_DST16_AN_S, M32C_F_DST32_AN_UNPREFIXED, M32C_F_DST32_AN_PREFIXED, M32C_F_DST32_RN_UNPREFIXED_QI$/;"	e	enum:ifield_type
M32C_F_DST16_RN	opcodes/m32c-desc.h	/^ , M32C_F_DST16_RN, M32C_F_DST16_RN_EXT, M32C_F_DST16_RN_QI_S, M32C_F_DST16_AN$/;"	e	enum:ifield_type
M32C_F_DST16_RN_EXT	opcodes/m32c-desc.h	/^ , M32C_F_DST16_RN, M32C_F_DST16_RN_EXT, M32C_F_DST16_RN_QI_S, M32C_F_DST16_AN$/;"	e	enum:ifield_type
M32C_F_DST16_RN_QI_S	opcodes/m32c-desc.h	/^ , M32C_F_DST16_RN, M32C_F_DST16_RN_EXT, M32C_F_DST16_RN_QI_S, M32C_F_DST16_AN$/;"	e	enum:ifield_type
M32C_F_DST32_AN_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_DST16_AN_S, M32C_F_DST32_AN_UNPREFIXED, M32C_F_DST32_AN_PREFIXED, M32C_F_DST32_RN_UNPREFIXED_QI$/;"	e	enum:ifield_type
M32C_F_DST32_AN_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_DST16_AN_S, M32C_F_DST32_AN_UNPREFIXED, M32C_F_DST32_AN_PREFIXED, M32C_F_DST32_RN_UNPREFIXED_QI$/;"	e	enum:ifield_type
M32C_F_DST32_RN_EXT_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_RN_PREFIXED_HI, M32C_F_SRC32_RN_UNPREFIXED_SI, M32C_F_SRC32_RN_PREFIXED_SI, M32C_F_DST32_RN_EXT_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_DST32_RN_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_QI, M32C_F_DST32_RN_UNPREFIXED_HI, M32C_F_DST32_RN_PREFIXED_HI, M32C_F_DST32_RN_UNPREFIXED_SI$/;"	e	enum:ifield_type
M32C_F_DST32_RN_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_QI, M32C_F_DST32_RN_UNPREFIXED_HI, M32C_F_DST32_RN_PREFIXED_HI, M32C_F_DST32_RN_UNPREFIXED_SI$/;"	e	enum:ifield_type
M32C_F_DST32_RN_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_SI, M32C_F_DST16_1_S, M32C_F_IMM_8_S4, M32C_F_IMM_12_S4$/;"	e	enum:ifield_type
M32C_F_DST32_RN_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_QI, M32C_F_DST32_RN_UNPREFIXED_HI, M32C_F_DST32_RN_PREFIXED_HI, M32C_F_DST32_RN_UNPREFIXED_SI$/;"	e	enum:ifield_type
M32C_F_DST32_RN_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_F_DST16_AN_S, M32C_F_DST32_AN_UNPREFIXED, M32C_F_DST32_AN_PREFIXED, M32C_F_DST32_RN_UNPREFIXED_QI$/;"	e	enum:ifield_type
M32C_F_DST32_RN_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_QI, M32C_F_DST32_RN_UNPREFIXED_HI, M32C_F_DST32_RN_PREFIXED_HI, M32C_F_DST32_RN_UNPREFIXED_SI$/;"	e	enum:ifield_type
M32C_F_IMM1_S	opcodes/m32c-desc.h	/^ , M32C_F_IMM_13_U3, M32C_F_IMM_20_S4, M32C_F_IMM1_S, M32C_F_IMM3_S$/;"	e	enum:ifield_type
M32C_F_IMM3_S	opcodes/m32c-desc.h	/^ , M32C_F_IMM_13_U3, M32C_F_IMM_20_S4, M32C_F_IMM1_S, M32C_F_IMM3_S$/;"	e	enum:ifield_type
M32C_F_IMM3_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_IMM3_S_MULTI_IFIELD [] =$/;"	v
M32C_F_IMM3_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_IMM3_S_MULTI_IFIELD [];$/;"	v
M32C_F_IMM_12_S4	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_SI, M32C_F_DST16_1_S, M32C_F_IMM_8_S4, M32C_F_IMM_12_S4$/;"	e	enum:ifield_type
M32C_F_IMM_13_U3	opcodes/m32c-desc.h	/^ , M32C_F_IMM_13_U3, M32C_F_IMM_20_S4, M32C_F_IMM1_S, M32C_F_IMM3_S$/;"	e	enum:ifield_type
M32C_F_IMM_20_S4	opcodes/m32c-desc.h	/^ , M32C_F_IMM_13_U3, M32C_F_IMM_20_S4, M32C_F_IMM1_S, M32C_F_IMM3_S$/;"	e	enum:ifield_type
M32C_F_IMM_8_S4	opcodes/m32c-desc.h	/^ , M32C_F_DST32_RN_PREFIXED_SI, M32C_F_DST16_1_S, M32C_F_IMM_8_S4, M32C_F_IMM_12_S4$/;"	e	enum:ifield_type
M32C_F_LAB32_JMP_S	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_24_S19_PREFIXED, M32C_F_BITBASE32_24_U27_PREFIXED, M32C_F_LAB_5_3, M32C_F_LAB32_JMP_S$/;"	e	enum:ifield_type
M32C_F_LAB32_JMP_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_LAB32_JMP_S_MULTI_IFIELD [] =$/;"	v
M32C_F_LAB32_JMP_S_MULTI_IFIELD	opcodes/m32c-desc.c	/^const CGEN_MAYBE_MULTI_IFLD M32C_F_LAB32_JMP_S_MULTI_IFIELD [];$/;"	v
M32C_F_LAB_16_8	opcodes/m32c-desc.h	/^ , M32C_F_LAB_8_8, M32C_F_LAB_8_16, M32C_F_LAB_8_24, M32C_F_LAB_16_8$/;"	e	enum:ifield_type
M32C_F_LAB_24_8	opcodes/m32c-desc.h	/^ , M32C_F_LAB_24_8, M32C_F_LAB_32_8, M32C_F_LAB_40_8, M32C_F_COND16$/;"	e	enum:ifield_type
M32C_F_LAB_32_8	opcodes/m32c-desc.h	/^ , M32C_F_LAB_24_8, M32C_F_LAB_32_8, M32C_F_LAB_40_8, M32C_F_COND16$/;"	e	enum:ifield_type
M32C_F_LAB_40_8	opcodes/m32c-desc.h	/^ , M32C_F_LAB_24_8, M32C_F_LAB_32_8, M32C_F_LAB_40_8, M32C_F_COND16$/;"	e	enum:ifield_type
M32C_F_LAB_5_3	opcodes/m32c-desc.h	/^ , M32C_F_BITBASE32_24_S19_PREFIXED, M32C_F_BITBASE32_24_U27_PREFIXED, M32C_F_LAB_5_3, M32C_F_LAB32_JMP_S$/;"	e	enum:ifield_type
M32C_F_LAB_8_16	opcodes/m32c-desc.h	/^ , M32C_F_LAB_8_8, M32C_F_LAB_8_16, M32C_F_LAB_8_24, M32C_F_LAB_16_8$/;"	e	enum:ifield_type
M32C_F_LAB_8_24	opcodes/m32c-desc.h	/^ , M32C_F_LAB_8_8, M32C_F_LAB_8_16, M32C_F_LAB_8_24, M32C_F_LAB_16_8$/;"	e	enum:ifield_type
M32C_F_LAB_8_8	opcodes/m32c-desc.h	/^ , M32C_F_LAB_8_8, M32C_F_LAB_8_16, M32C_F_LAB_8_24, M32C_F_LAB_16_8$/;"	e	enum:ifield_type
M32C_F_MAX	opcodes/m32c-desc.h	/^ , M32C_F_COND16J_5, M32C_F_COND32, M32C_F_COND32J, M32C_F_MAX$/;"	e	enum:ifield_type
M32C_F_NIL	opcodes/m32c-desc.h	/^  M32C_F_NIL, M32C_F_ANYOF, M32C_F_0_1, M32C_F_0_2$/;"	e	enum:ifield_type
M32C_F_SRC16_AN	opcodes/m32c-desc.h	/^ , M32C_F_32_16, M32C_F_SRC16_RN, M32C_F_SRC16_AN, M32C_F_SRC32_AN_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_SRC16_RN	opcodes/m32c-desc.h	/^ , M32C_F_32_16, M32C_F_SRC16_RN, M32C_F_SRC16_AN, M32C_F_SRC32_AN_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_SRC32_AN_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_AN_PREFIXED, M32C_F_SRC32_RN_UNPREFIXED_QI, M32C_F_SRC32_RN_PREFIXED_QI, M32C_F_SRC32_RN_UNPREFIXED_HI$/;"	e	enum:ifield_type
M32C_F_SRC32_AN_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_F_32_16, M32C_F_SRC16_RN, M32C_F_SRC16_AN, M32C_F_SRC32_AN_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_RN_PREFIXED_HI, M32C_F_SRC32_RN_UNPREFIXED_SI, M32C_F_SRC32_RN_PREFIXED_SI, M32C_F_DST32_RN_EXT_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_AN_PREFIXED, M32C_F_SRC32_RN_UNPREFIXED_QI, M32C_F_SRC32_RN_PREFIXED_QI, M32C_F_SRC32_RN_UNPREFIXED_HI$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_RN_PREFIXED_HI, M32C_F_SRC32_RN_UNPREFIXED_SI, M32C_F_SRC32_RN_PREFIXED_SI, M32C_F_DST32_RN_EXT_UNPREFIXED$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_AN_PREFIXED, M32C_F_SRC32_RN_UNPREFIXED_QI, M32C_F_SRC32_RN_PREFIXED_QI, M32C_F_SRC32_RN_UNPREFIXED_HI$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_AN_PREFIXED, M32C_F_SRC32_RN_UNPREFIXED_QI, M32C_F_SRC32_RN_PREFIXED_QI, M32C_F_SRC32_RN_UNPREFIXED_HI$/;"	e	enum:ifield_type
M32C_F_SRC32_RN_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_F_SRC32_RN_PREFIXED_HI, M32C_F_SRC32_RN_UNPREFIXED_SI, M32C_F_SRC32_RN_PREFIXED_SI, M32C_F_DST32_RN_EXT_UNPREFIXED$/;"	e	enum:ifield_type
M32C_HIT_BREAK	sim/m32c/cpu.h	207;"	d
M32C_INSN_ABS16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_WQ_SP, M32C_INSN_ADD16_B_G_SP, M32C_INSN_ADD16_W_G_SP$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ABS16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ABS16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ABS16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ABS16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ABS16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ABS16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ABS16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ABS16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ABS16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ABS16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ABS16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ABS16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ABS16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ABS16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ABS16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ABS16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ABS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADC16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADC16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADC16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADC16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADC16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_ADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_ADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ABS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADCF16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADCF16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADCF16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADCF16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADCF16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ADCF16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADCF16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADCF16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADCF16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADCF16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADCF16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ADCF16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADCF32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_G_SP	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_WQ_SP, M32C_INSN_ADD16_B_G_SP, M32C_INSN_ADD16_W_G_SP$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADD16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_ADD16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_WQ_SP	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_WQ_SP, M32C_INSN_ADD16_B_G_SP, M32C_INSN_ADD16_W_G_SP$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_G_SP	opcodes/m32c-opc.h	/^ , M32C_INSN_ABS16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD16_WQ_SP, M32C_INSN_ADD16_B_G_SP, M32C_INSN_ADD16_W_G_SP$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADD16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ADD16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADD16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A0_DIRECT_HI, M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A1_DIRECT_HI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A0_DIRECT_HI, M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A1_DIRECT_HI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM16_G	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM3_Q, M32C_INSN_ADD32_L_IMM8_S, M32C_INSN_ADD32_L_IMM16_G, M32C_INSN_DADC16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM3_Q	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM3_Q, M32C_INSN_ADD32_L_IMM8_S, M32C_INSN_ADD32_L_IMM16_G, M32C_INSN_DADC16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM8_S	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM3_Q, M32C_INSN_ADD32_L_IMM8_S, M32C_INSN_ADD32_L_IMM16_G, M32C_INSN_DADC16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADCF32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A0_DIRECT_HI, M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A1_DIRECT_HI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A1_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A0_DIRECT_HI, M32C_INSN_ADD32_L_S_IMM1_S_AN_DST32_1_S_A1_DIRECT_HI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADD32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADD32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADD32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADD32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADD16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADD32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADD32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_ADD32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_ADDX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_ADJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_ADJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_ADJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ADJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ADJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ADJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ADJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_AND16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_AND16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_AND16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_AND16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_AND16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_AND16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_AND16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_AND16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_AND16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_AND16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_AND16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_AND32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_AND32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_AND32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_AND32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_AND32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_AND32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BCLR16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BCLR16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BCLR16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BCLR16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BCLR16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BCLR16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BCLR16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BCLR16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BCLR16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BCLR32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_BITINDEX32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_ABSOLUTE, M32C_INSN_BM16_BIT16_16_BASIC_COND16_16_BIT16_AN_INDIRECT, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_ABSOLUTE, M32C_INSN_BM16_BIT16_16_BASIC_COND16_16_BIT16_AN_INDIRECT, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_ABSOLUTE, M32C_INSN_BM16_BIT16_16_BASIC_COND16_16_BIT16_AN_INDIRECT, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_SB_RELATIVE, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_FB_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_AN_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_SB_RELATIVE, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_FB_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_AN_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_RN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_AN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_SB_RELATIVE, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_FB_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_AN_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_SB_RELATIVE, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_FB_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_AN_RELATIVE, M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_RN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_AN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_RN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_AN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_BIT16_16_BASIC_COND16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BM16_BIT16_16_16_COND16_32_BIT16_16_16_ABSOLUTE, M32C_INSN_BM16_BIT16_16_BASIC_COND16_16_BIT16_AN_INDIRECT, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_BITINDEX32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BM16_C	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD16_W_IMM16, M32C_INSN_DADD16_B_R0H_R0L, M32C_INSN_DADD16_W_R1_R0, M32C_INSN_BM16_C$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_RN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_AN_DIRECT, M32C_INSN_BM16_BIT16_16_8_COND16_24_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_24_UNPREFIXED_COND32_40_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_8_UNPREFIXED_COND32_24_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BM32_BIT32_16_16_UNPREFIXED_COND32_32_BIT32_16_19_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BM32_C	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_C, M32C_INSN_BRK16, M32C_INSN_BRK32, M32C_INSN_BRK232$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BM32_BIT32_BASIC_UNPREFIXED_COND32_16_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNAND16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNAND32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOT16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOT16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOT16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BNOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNOT16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BNOT16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BNOT16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BNOT32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNTST16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNTST32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BNXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BNXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BOR16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BOR16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BOR16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BOR16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BOR16_X_BIT16_16_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BSET16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BSET16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BRK16	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_C, M32C_INSN_BRK16, M32C_INSN_BRK32, M32C_INSN_BRK232$/;"	e	enum:cgen_insn_type
M32C_INSN_BRK232	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_C, M32C_INSN_BRK16, M32C_INSN_BRK32, M32C_INSN_BRK232$/;"	e	enum:cgen_insn_type
M32C_INSN_BRK32	opcodes/m32c-opc.h	/^ , M32C_INSN_BM32_C, M32C_INSN_BRK16, M32C_INSN_BRK32, M32C_INSN_BRK232$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BSET16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BSET16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BSET16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BSET16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_8_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_8_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_AN_DIRECT, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BSET16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED, M32C_INSN_BOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BSET16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BSET16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BSET32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTST16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTST16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTST16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_8_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_8_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST16_G_BIT16_16_BASIC_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTST16_S_BIT16_11_S_BIT16_11_SB_RELATIVE_S$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_RN_DIRECT, M32C_INSN_BTST16_G_BIT16_16_8_BIT16_AN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTST32_G_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTC16_X_BIT16_16_BIT16_AN_INDIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_ABSOLUTE, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTC32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_AN_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_FB_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS16_X_BIT16_16_BIT16_RN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BTSTS16_X_BIT16_16_BIT16_16_8_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_ABSOLUTE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_SB_RELATIVE_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_19_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_RN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_DIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_AN_INDIRECT_UNPREFIXED, M32C_INSN_BTSTS32_X_BIT32_16_UNPREFIXED_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BTST_S	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST_S, M32C_INSN_DEC16_W, M32C_INSN_DIV16_B_IMM_16_QI, M32C_INSN_DIV16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_SB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_FB_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_ABSOLUTE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_INDIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_DIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_AN_INDIRECT, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_8_AN_RELATIVE, M32C_INSN_BXOR16_X_BIT16_16_BIT16_16_16_AN_RELATIVE$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR16_X_BIT16_16_BIT16_RN_DIRECT	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_ABSOLUTE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_INSN_BXOR16_X_BIT16_16_BIT16_RN_DIRECT$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_SB_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_FB_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_DIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_AN_INDIRECT_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_32_QI_IMM_40_QI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_B_IMM_40_QI_IMM_48_QI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_CLIP32_B_IMM_48_QI_IMM_56_QI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_BXOR32_X_BIT32_24_PREFIXED_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_32_HI_IMM_48_HI_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CLIP32_W_IMM_40_HI_IMM_56_HI_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_CLIP32_W_IMM_48_HI_IMM_64_HI_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_CLIP32_B_IMM_24_QI_IMM_32_QI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_CMP16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_CMP16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_CMP16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_CMP32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CLIP32_W_IMM_24_HI_IMM_40_HI_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMP32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_CMP16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_CMP16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_CMP32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_CMP32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_16_ABSOLUTE_HI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_SB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_8_FB_RELATIVE_QI, M32C_INSN_CMP32_B_S_SRC2_R0_QI_SRC32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_SB_RELATIVE_HI, M32C_INSN_CMP32_W_S_SRC2_R0_HI_SRC32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_DEC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_DEC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC16_B_IMM8	opcodes/m32c-opc.h	/^ , M32C_INSN_ADD32_L_IMM3_Q, M32C_INSN_ADD32_L_IMM8_S, M32C_INSN_ADD32_L_IMM16_G, M32C_INSN_DADC16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC16_B_R0H_R0L	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC16_W_IMM16, M32C_INSN_DADC16_B_R0H_R0L, M32C_INSN_DADC16_W_R1_R0, M32C_INSN_DADD16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC16_W_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC16_W_IMM16, M32C_INSN_DADC16_B_R0H_R0L, M32C_INSN_DADC16_W_R1_R0, M32C_INSN_DADD16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC16_W_R1_R0	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC16_W_IMM16, M32C_INSN_DADC16_B_R0H_R0L, M32C_INSN_DADC16_W_R1_R0, M32C_INSN_DADD16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADC32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADC32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD16_B_IMM8	opcodes/m32c-opc.h	/^ , M32C_INSN_DADC16_W_IMM16, M32C_INSN_DADC16_B_R0H_R0L, M32C_INSN_DADC16_W_R1_R0, M32C_INSN_DADD16_B_IMM8$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD16_B_R0H_R0L	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD16_W_IMM16, M32C_INSN_DADD16_B_R0H_R0L, M32C_INSN_DADD16_W_R1_R0, M32C_INSN_BM16_C$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD16_W_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD16_W_IMM16, M32C_INSN_DADD16_B_R0H_R0L, M32C_INSN_DADD16_W_R1_R0, M32C_INSN_BM16_C$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD16_W_R1_R0	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD16_W_IMM16, M32C_INSN_DADD16_B_R0H_R0L, M32C_INSN_DADD16_W_R1_R0, M32C_INSN_BM16_C$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DADD32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DADD32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_B_DST16_3_S_8_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_DEC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_B_DST16_3_S_8_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_DEC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_CMPX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_B_DST16_3_S_8_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DEC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_B_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DEC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_B_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DEC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST_S, M32C_INSN_DEC16_W, M32C_INSN_DIV16_B_IMM_16_QI, M32C_INSN_DIV16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DEC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_DEC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DEC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DESTIND	opcodes/m32c-opc.h	/^ , M32C_INSN_WAIT, M32C_INSN_EXTS16_W_R0, M32C_INSN_SRCIND, M32C_INSN_DESTIND$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DEC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_DST16_16_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIV16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST_S, M32C_INSN_DEC16_W, M32C_INSN_DIV16_B_IMM_16_QI, M32C_INSN_DIV16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_DST16_16_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV16_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_BTST_S, M32C_INSN_DEC16_W, M32C_INSN_DIV16_B_IMM_16_QI, M32C_INSN_DIV16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIV16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_IMM_16_QI, M32C_INSN_DIV32_W_IMM_16_HI, M32C_INSN_DIVU16_B_IMM_16_QI, M32C_INSN_DIVU16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIV32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIV32_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_IMM_16_QI, M32C_INSN_DIV32_W_IMM_16_HI, M32C_INSN_DIVU16_B_IMM_16_QI, M32C_INSN_DIVU16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIV32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_DST16_16_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_IMM_16_QI, M32C_INSN_DIV32_W_IMM_16_HI, M32C_INSN_DIVU16_B_IMM_16_QI, M32C_INSN_DIVU16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVU16_B_DST16_16_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_RN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_RN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_DST16_16_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_RN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU16_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_B_IMM_16_QI, M32C_INSN_DIV32_W_IMM_16_HI, M32C_INSN_DIVU16_B_IMM_16_QI, M32C_INSN_DIVU16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_RN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVU16_W_DST16_16_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_IMM_16_QI, M32C_INSN_DIVU32_W_IMM_16_HI, M32C_INSN_DIVX16_B_IMM_16_QI, M32C_INSN_DIVX16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVU32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVU32_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_IMM_16_QI, M32C_INSN_DIVU32_W_IMM_16_HI, M32C_INSN_DIVX16_B_IMM_16_QI, M32C_INSN_DIVX16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVU32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_DST16_16_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_B_DST16_16_QI_DST16_RN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_DIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_AN_INDIRECT_QI, M32C_INSN_DIVX16_B_DST16_16_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_IMM_16_QI, M32C_INSN_DIVU32_W_IMM_16_HI, M32C_INSN_DIVX16_B_IMM_16_QI, M32C_INSN_DIVX16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_DIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_AN_INDIRECT_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_DST16_16_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX16_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVU32_B_IMM_16_QI, M32C_INSN_DIVU32_W_IMM_16_HI, M32C_INSN_DIVX16_B_IMM_16_QI, M32C_INSN_DIVX16_W_IMM_16_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_DIVX16_W_DST16_16_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_B_IMM_16_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_IMM_16_QI, M32C_INSN_DIVX32_W_IMM_16_HI, M32C_INSN_DSBB16_B_IMM8, M32C_INSN_DSBB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVU32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_24_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_DIVX32_B_DST32_16_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIV32_L_DST32_24_PREFIXED_SI_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_DIVX32_W_DST32_16_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DIVX32_W_IMM_16_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_IMM_16_QI, M32C_INSN_DIVX32_W_IMM_16_HI, M32C_INSN_DSBB16_B_IMM8, M32C_INSN_DSBB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB16_B_IMM8	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_IMM_16_QI, M32C_INSN_DIVX32_W_IMM_16_HI, M32C_INSN_DSBB16_B_IMM8, M32C_INSN_DSBB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB16_B_R0H_R0L	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB16_B_R0H_R0L, M32C_INSN_DSBB16_W_R1_R0, M32C_INSN_DSUB16_B_IMM8, M32C_INSN_DSUB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB16_W_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_DIVX32_B_IMM_16_QI, M32C_INSN_DIVX32_W_IMM_16_HI, M32C_INSN_DSBB16_B_IMM8, M32C_INSN_DSBB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB16_W_R1_R0	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB16_B_R0H_R0L, M32C_INSN_DSBB16_W_R1_R0, M32C_INSN_DSUB16_B_IMM8, M32C_INSN_DSUB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DIVX32_L_DST32_24_PREFIXED_SI_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB16_B_IMM8	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB16_B_R0H_R0L, M32C_INSN_DSBB16_W_R1_R0, M32C_INSN_DSUB16_B_IMM8, M32C_INSN_DSUB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB16_B_R0H_R0L	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB16_B_R0H_R0L, M32C_INSN_DSUB16_W_R1_R0, M32C_INSN_ENTER16, M32C_INSN_EXITD16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB16_W_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_DSBB16_B_R0H_R0L, M32C_INSN_DSBB16_W_R1_R0, M32C_INSN_DSUB16_B_IMM8, M32C_INSN_DSUB16_W_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB16_W_R1_R0	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB16_B_R0H_R0L, M32C_INSN_DSUB16_W_R1_R0, M32C_INSN_ENTER16, M32C_INSN_EXITD16$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_DSUB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_DSUB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_DSUB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_DSUB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ENTER16	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB16_B_R0H_R0L, M32C_INSN_DSUB16_W_R1_R0, M32C_INSN_ENTER16, M32C_INSN_EXITD16$/;"	e	enum:cgen_insn_type
M32C_INSN_ENTER32	opcodes/m32c-opc.h	/^ , M32C_INSN_ENTER32, M32C_INSN_EXITD32, M32C_INSN_FCLR16, M32C_INSN_FSET16$/;"	e	enum:cgen_insn_type
M32C_INSN_EXITD16	opcodes/m32c-opc.h	/^ , M32C_INSN_DSUB16_B_R0H_R0L, M32C_INSN_DSUB16_W_R1_R0, M32C_INSN_ENTER16, M32C_INSN_EXITD16$/;"	e	enum:cgen_insn_type
M32C_INSN_EXITD32	opcodes/m32c-opc.h	/^ , M32C_INSN_ENTER32, M32C_INSN_EXITD32, M32C_INSN_FCLR16, M32C_INSN_FSET16$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_ABSOLUTE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_ABSOLUTE_EXT_QI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_AN_RELATIVE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_FB_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_SB_RELATIVE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_FB_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_AN_RELATIVE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_RN_DIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_AN_INDIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_AN_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_FB_RELATIVE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_FB_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_SB_RELATIVE_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_SB_RELATIVE_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_FB_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_AN_INDIRECT_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_RN_DIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_AN_INDIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_AN_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_B_16_EXT_DST16_RN_DIRECT_EXT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_RN_DIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_AN_INDIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_AN_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS16_W_R0	opcodes/m32c-opc.h	/^ , M32C_INSN_WAIT, M32C_INSN_EXTS16_W_R0, M32C_INSN_SRCIND, M32C_INSN_DESTIND$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_RN_DIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_AN_INDIRECT_EXT_QI, M32C_INSN_EXTS16_B_16_EXT_DST16_16_8_AN_RELATIVE_EXT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_EXTS32_B_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS32_B_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_EXTS32_W_16_EXTUNPREFIXED_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^  M32C_INSN_INVALID, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^  M32C_INSN_INVALID, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^  M32C_INSN_INVALID, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTS32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTZ32_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_BASIC_EXTPREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_FCLR	opcodes/m32c-opc.h	/^ , M32C_INSN_FCLR, M32C_INSN_FSET, M32C_INSN_INC16_W, M32C_INSN_FREIT32$/;"	e	enum:cgen_insn_type
M32C_INSN_FCLR16	opcodes/m32c-opc.h	/^ , M32C_INSN_ENTER32, M32C_INSN_EXITD32, M32C_INSN_FCLR16, M32C_INSN_FSET16$/;"	e	enum:cgen_insn_type
M32C_INSN_FREIT32	opcodes/m32c-opc.h	/^ , M32C_INSN_FCLR, M32C_INSN_FSET, M32C_INSN_INC16_W, M32C_INSN_FREIT32$/;"	e	enum:cgen_insn_type
M32C_INSN_FSET	opcodes/m32c-opc.h	/^ , M32C_INSN_FCLR, M32C_INSN_FSET, M32C_INSN_INC16_W, M32C_INSN_FREIT32$/;"	e	enum:cgen_insn_type
M32C_INSN_FSET16	opcodes/m32c-opc.h	/^ , M32C_INSN_ENTER32, M32C_INSN_EXITD32, M32C_INSN_FCLR16, M32C_INSN_FSET16$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_B_DST16_3_S_8_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_INC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_B_DST16_3_S_8_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_INC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_B_DST16_3_S_8_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_B_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_B_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_FCLR, M32C_INSN_FSET, M32C_INSN_INC16_W, M32C_INSN_FREIT32$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC16_B_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_INC16_B_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXB32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXB32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXBS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXBS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXL32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXL32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXLS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXLS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXW32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXW32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWD32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWD32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_INDEXWS32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_INT16	opcodes/m32c-opc.h	/^ , M32C_INSN_INT16, M32C_INSN_INTO16, M32C_INSN_INT32, M32C_INSN_INTO32$/;"	e	enum:cgen_insn_type
M32C_INSN_INT32	opcodes/m32c-opc.h	/^ , M32C_INSN_INT16, M32C_INSN_INTO16, M32C_INSN_INT32, M32C_INSN_INTO32$/;"	e	enum:cgen_insn_type
M32C_INSN_INTO16	opcodes/m32c-opc.h	/^ , M32C_INSN_INT16, M32C_INSN_INTO16, M32C_INSN_INT32, M32C_INSN_INTO32$/;"	e	enum:cgen_insn_type
M32C_INSN_INTO32	opcodes/m32c-opc.h	/^ , M32C_INSN_INT16, M32C_INSN_INTO16, M32C_INSN_INT32, M32C_INSN_INTO32$/;"	e	enum:cgen_insn_type
M32C_INSN_INVALID	opcodes/m32c-opc.h	/^  M32C_INSN_INVALID, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_EXTZ32_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JCND16	opcodes/m32c-opc.h	/^ , M32C_INSN_JCND16_5, M32C_INSN_JCND16, M32C_INSN_JCND32, M32C_INSN_JMP16_S$/;"	e	enum:cgen_insn_type
M32C_INSN_JCND16_5	opcodes/m32c-opc.h	/^ , M32C_INSN_JCND16_5, M32C_INSN_JCND16, M32C_INSN_JCND32, M32C_INSN_JMP16_S$/;"	e	enum:cgen_insn_type
M32C_INSN_JCND32	opcodes/m32c-opc.h	/^ , M32C_INSN_JCND16_5, M32C_INSN_JCND16, M32C_INSN_JCND32, M32C_INSN_JMP16_S$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP16_A	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP16_B, M32C_INSN_JMP16_W, M32C_INSN_JMP16_A, M32C_INSN_JMPS16$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP16_B	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP16_B, M32C_INSN_JMP16_W, M32C_INSN_JMP16_A, M32C_INSN_JMPS16$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP16_S	opcodes/m32c-opc.h	/^ , M32C_INSN_JCND16_5, M32C_INSN_JCND16, M32C_INSN_JCND32, M32C_INSN_JMP16_S$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP16_B, M32C_INSN_JMP16_W, M32C_INSN_JMP16_A, M32C_INSN_JMPS16$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP32_A	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP32_S, M32C_INSN_JMP32_B, M32C_INSN_JMP32_W, M32C_INSN_JMP32_A$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP32_B	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP32_S, M32C_INSN_JMP32_B, M32C_INSN_JMP32_W, M32C_INSN_JMP32_A$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP32_S	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP32_S, M32C_INSN_JMP32_B, M32C_INSN_JMP32_W, M32C_INSN_JMP32_A$/;"	e	enum:cgen_insn_type
M32C_INSN_JMP32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP32_S, M32C_INSN_JMP32_B, M32C_INSN_JMP32_W, M32C_INSN_JMP32_A$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_16_ABSOLUTE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_FB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_16_AN_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_AN_DIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_AN_INDIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_AN_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_16_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_FB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_8_AN_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_AN_DIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_AN_INDIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_AN_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_8_FB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_FB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_16_8_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_FB_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_AN_DIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_AN_DIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_AN_INDIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_AN_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_AN_INDIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_A_16_DST16_AN_DIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_AN_INDIRECT_SI, M32C_INSN_JMPI16_A_16_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JMPI16_A_16_DST16_16_16_AN_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_A_16_DST16_RN_DIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI16_A_16_DST16_RN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_INDEXWS32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_JMPI16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI16_A_16_DST16_RN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI16_A_16_DST16_RN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JMPI16_A_16_DST16_RN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_20AR_HI_DST16_16_20_AN_RELATIVE_HI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JMPI32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPS16	opcodes/m32c-opc.h	/^ , M32C_INSN_JMP16_B, M32C_INSN_JMP16_W, M32C_INSN_JMP16_A, M32C_INSN_JMPS16$/;"	e	enum:cgen_insn_type
M32C_INSN_JMPS32	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPS32, M32C_INSN_JSR16_W, M32C_INSN_JSR16_A, M32C_INSN_JSR32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_JSR16_A	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPS32, M32C_INSN_JSR16_W, M32C_INSN_JSR16_A, M32C_INSN_JSR32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_JSR16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPS32, M32C_INSN_JSR16_W, M32C_INSN_JSR16_A, M32C_INSN_JSR32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_JSR32_A	opcodes/m32c-opc.h	/^ , M32C_INSN_JSR32_A, M32C_INSN_JSRS16, M32C_INSN_JSRS, M32C_INSN_LDC16_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_JSR32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_JMPS32, M32C_INSN_JSR16_W, M32C_INSN_JSR16_A, M32C_INSN_JSR32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_ABSOLUTE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_ABSOLUTE_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_ABSOLUTE_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_20AR_SI_DST16_16_20_AN_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_20AR_SI_DST16_16_20_AN_RELATIVE_SI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_AN_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_FB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_DIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_RN_DIRECT_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_INDIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_INDIRECT_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_RN_DIRECT_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_RN_DIRECT_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_20AR_HI_DST16_16_20_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_20AR_HI_DST16_16_20_AN_RELATIVE_HI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_RN_DIRECT_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_INDIRECT_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_RN_DIRECT_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_INDIRECT_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_INDIRECT_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_INDIRECT_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_16SA_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_20AR_SI_DST16_16_20_AN_RELATIVE_SI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_20AR_SI_DST16_16_20_AN_RELATIVE_SI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_ABSOLUTE_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_AN_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_8_SI_DST16_16_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_SB_RELATIVE_SI, M32C_INSN_JSRI16A_DST16_16_16SA_SI_DST16_16_16_ABSOLUTE_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_8_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_RN_DIRECT_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_RN_DIRECT_SI, M32C_INSN_JSRI16A_DST16_BASIC_SI_DST16_AN_DIRECT_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_JSRI32_A_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32_A_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_16SA_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_JSRI16W_DST16_16_8_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_JSRI32W_DST32_16_16SA_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_20AR_HI_DST16_16_20_AN_RELATIVE_HI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_24_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_16_20AR_HI_DST16_16_20_AN_RELATIVE_HI, M32C_INSN_JMPI32_A_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_INDIRECT_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_INDIRECT_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_INDIRECT_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_16_8_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_RN_DIRECT_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_RN_DIRECT_HI, M32C_INSN_JSRI16W_DST16_BASIC_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_16_24_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI16A_DST16_16_20AR_SI_DST16_16_20_AN_RELATIVE_SI, M32C_INSN_JSRI32W_DST32_BASIC_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32_A_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_JSRI32_A_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32_A_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRI32_A_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_JSRI32_A_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32_A_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRS	opcodes/m32c-opc.h	/^ , M32C_INSN_JSR32_A, M32C_INSN_JSRS16, M32C_INSN_JSRS, M32C_INSN_LDC16_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_JSRS16	opcodes/m32c-opc.h	/^ , M32C_INSN_JSR32_A, M32C_INSN_JSRS16, M32C_INSN_JSRS, M32C_INSN_LDC16_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_JSRI32_A_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_JSRI32_A_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_JSRI32A_DST32_BASIC_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_RN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_INDIRECT_HI, M32C_INSN_LDC16_DST_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDC16_DST_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_RN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_INDIRECT_HI, M32C_INSN_LDC16_DST_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_RN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_INDIRECT_HI, M32C_INSN_LDC16_DST_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_DST_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC16_DST_DST16_RN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_DIRECT_HI, M32C_INSN_LDC16_DST_DST16_AN_INDIRECT_HI, M32C_INSN_LDC16_DST_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC16_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_JSR32_A, M32C_INSN_JSRS16, M32C_INSN_JSRS, M32C_INSN_LDC16_IMM16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_IMM16_CR1	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_IMM16_CR1, M32C_INSN_LDC32_IMM16_CR2, M32C_INSN_LDC32_IMM16_CR3, M32C_INSN_LDCTX16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_IMM16_CR2	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_IMM16_CR1, M32C_INSN_LDC32_IMM16_CR2, M32C_INSN_LDC32_IMM16_CR3, M32C_INSN_LDCTX16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_IMM16_CR3	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_IMM16_CR1, M32C_INSN_LDC32_IMM16_CR2, M32C_INSN_LDC32_IMM16_CR3, M32C_INSN_LDCTX16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_LDC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_LDC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_LDC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDCTX16	opcodes/m32c-opc.h	/^ , M32C_INSN_LDC32_IMM16_CR1, M32C_INSN_LDC32_IMM16_CR2, M32C_INSN_LDC32_IMM16_CR3, M32C_INSN_LDCTX16$/;"	e	enum:cgen_insn_type
M32C_INSN_LDCTX32	opcodes/m32c-opc.h	/^ , M32C_INSN_LDCTX32, M32C_INSN_STCTX16, M32C_INSN_STCTX32, M32C_INSN_LDIPL16_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_LDE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_A1A0_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20A0_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_AN_INDIRECT_QI, M32C_INSN_STC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_AN_INDIRECT_QI, M32C_INSN_STC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_B_BASIC_U20_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_A1A0_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_LDE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20A0_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDE_W_BASIC_U20_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_DIRECT_HI, M32C_INSN_LDE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_LDE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_LDIPL16_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_LDCTX32, M32C_INSN_STCTX16, M32C_INSN_STCTX32, M32C_INSN_LDIPL16_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_LDIPL32_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_LDIPL32_IMM, M32C_INSN_MOV16_B_S_IMM_A0, M32C_INSN_MOV16_B_S_IMM_A1, M32C_INSN_MOV16_W_S_IMM_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MASK	include/elf/m32c.h	64;"	d
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MAX32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MIN32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DST_DSPSP_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_MIN32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_AN_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOV16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM_A0	opcodes/m32c-opc.h	/^ , M32C_INSN_LDIPL32_IMM, M32C_INSN_MOV16_B_S_IMM_A0, M32C_INSN_MOV16_B_S_IMM_A1, M32C_INSN_MOV16_W_S_IMM_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_IMM_A1	opcodes/m32c-opc.h	/^ , M32C_INSN_LDIPL32_IMM, M32C_INSN_MOV16_B_S_IMM_A0, M32C_INSN_MOV16_B_S_IMM_A1, M32C_INSN_MOV16_W_S_IMM_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_R0H_A0	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_A1, M32C_INSN_MOV16_B_S_R0L_A1, M32C_INSN_MOV16_B_S_R0H_A0, M32C_INSN_NOP16$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_R0L_A1	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_A1, M32C_INSN_MOV16_B_S_R0L_A1, M32C_INSN_MOV16_B_S_R0H_A0, M32C_INSN_NOP16$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_DSPSP_DST_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DSPSP_DST_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DSPSP_DST_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_DST_DSPSP_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_B_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MOV16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MOV16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_S_IMM_A0	opcodes/m32c-opc.h	/^ , M32C_INSN_LDIPL32_IMM, M32C_INSN_MOV16_B_S_IMM_A0, M32C_INSN_MOV16_B_S_IMM_A1, M32C_INSN_MOV16_W_S_IMM_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV16_W_S_IMM_A1	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_S_IMM_A1, M32C_INSN_MOV32_W_A0, M32C_INSN_MOV32_W_A1, M32C_INSN_MOV32_L_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_16_R0L_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R0_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R0L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_16_R1L_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R1_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R1L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R0_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R0L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R0_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R0L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R1_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R1L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R1_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R1L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST32_2_S_BASIC_R1L_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST32_2_S_BASIC_R1_DST32_2_S_R0_DIRECT_HI, M32C_INSN_MOV32_B_DST32_2_S_BASIC_R1L_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MOV16_W_DST_DSPSP_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_MOV16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_IMM_Z_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_B_IMM_Z_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_R0L_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_RN_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_A0	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_S_IMM_A1, M32C_INSN_MOV32_W_A0, M32C_INSN_MOV32_W_A1, M32C_INSN_MOV32_L_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_A1	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_A1, M32C_INSN_MOV16_B_S_R0L_A1, M32C_INSN_MOV16_B_S_R0H_A0, M32C_INSN_NOP16$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOV32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_16_A0_DST32_2_S_16_ABSOLUTE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_FB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A1_DST32_2_S_16_ABSOLUTE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A0_DST32_2_S_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_16_A1_DST32_2_S_16_ABSOLUTE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_FB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A1_DST32_2_S_16_ABSOLUTE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A0_DST32_2_S_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_FB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_FB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A1_DST32_2_S_16_ABSOLUTE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A0_DST32_2_S_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A0_DST32_2_S_8_FB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A1_DST32_2_S_16_ABSOLUTE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_16_A0_DST32_2_S_16_ABSOLUTE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_FB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_SB_RELATIVE_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MOV16_B_DSPSP_DST_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_SB_RELATIVE_SI, M32C_INSN_MOV32_SZ_DST32_2_S_8_A1_DST32_2_S_8_FB_RELATIVE_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_S_AN_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV16_B_S_AN_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_A0	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_S_IMM_A1, M32C_INSN_MOV32_W_A0, M32C_INSN_MOV32_W_A1, M32C_INSN_MOV32_L_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_A1	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_W_S_IMM_A1, M32C_INSN_MOV32_W_A0, M32C_INSN_MOV32_W_A1, M32C_INSN_MOV32_L_A0$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DSPSP_DST_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DSPSP_DST_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_16_R0_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R0L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R0_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R0L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_16_R1_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_DST32_2_S_8_R1L_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_MOV32_W_DST32_2_S_16_R1_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_DST32_2_S_16_R1L_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST32_2_S_BASIC_R1_DST32_2_S_R0_DIRECT_HI, M32C_INSN_MOV32_B_DST32_2_S_BASIC_R1L_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST32_2_S_BASIC_R1_DST32_2_S_R0_DIRECT_HI, M32C_INSN_MOV32_B_DST32_2_S_BASIC_R1L_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST32_2_S_BASIC_R1_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST32_2_S_BASIC_R1_DST32_2_S_R0_DIRECT_HI, M32C_INSN_MOV32_B_DST32_2_S_BASIC_R1L_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R0_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MOV32_B_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_DST_DSPSP_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MOV32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV16_B_Z_IMM8_DST3_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MOV32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_IMM_Z_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_W_IMM_Z_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_R0_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_DST32_2_S_8_R1_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_MOV32_W_R0_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_MOV32_B_R0L_DST32_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A0_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_A1_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MOV32_W_DST_DSPSP_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R0_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R0_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R0_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R1_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R1_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R1_DST16_16_8_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R2_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_ABSOLUTE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R2_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_ABSOLUTE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R2_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_ABSOLUTE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R2_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_ABSOLUTE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R2_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R2_DST16_16_16_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_FB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_FB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_FB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_R3_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_16_SB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_FB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA16_SRC_R3_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA16_SRC_A0_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_MOVA16_SRC_A0_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_AN_INDIRECT_MOVA_HI, M32C_INSN_MOVA16_SRC_R3_DST16_16_8_AN_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_A1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_A1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R2R0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R2R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVA32_SRC_R3R1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVA32_SRC_R3R1_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_MOVA32_SRC_R3R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_R0L_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH16_SRC_R0L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVHH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_R0L_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL16_SRC_R0L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVHL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVHL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_R0L_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH16_SRC_R0L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVHL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVHL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_RN_DIRECT_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLH32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_R0L_DST_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_R0L_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_R0L_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_R0L_DST_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_DIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL16_SRC_R0L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MOVLH16_SRC_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MOVLL16_SRC_R0L_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_R0L_DST_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_R0L_DST_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVLL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVLL32_SRC_R0L_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_MOVLL32_SRC_R0L_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_MOVX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MUL16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MUL16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MUL16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MUL16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MUL16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MUL32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MUL32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULEX_DST32_R3_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULEX_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULEX_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_MULU16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_MULU16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_MULU16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_MULU16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_MULU16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_MULU32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_MULU32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MULU_L_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MULU_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MULU_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_MUL_L_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_MUL_L_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_DIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_MUL_L_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NEG16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_NEG16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NEG16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_NEG16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NEG16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_NEG16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NEG16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_NEG16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NEG16_B_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NEG16_B_16_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NEG16_B_16_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NEG16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NEG16_B_16_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NEG16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NEG16_B_16_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NEG16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NEG16_W_16_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NEG16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NEG16_W_16_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NEG16_W_16_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NEG16_W_16_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NEG16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NEG16_W_16_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NEG32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOP16	opcodes/m32c-opc.h	/^ , M32C_INSN_MOV32_L_A1, M32C_INSN_MOV16_B_S_R0L_A1, M32C_INSN_MOV16_B_S_R0H_A0, M32C_INSN_NOP16$/;"	e	enum:cgen_insn_type
M32C_INSN_NOP32	opcodes/m32c-opc.h	/^ , M32C_INSN_NOP32, M32C_INSN_POPC16_IMM16, M32C_INSN_POPC32_IMM16_CR1, M32C_INSN_POPC32_IMM16_CR2$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NEG32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NOT16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NOT16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NOT16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_NOT16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_NOT16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NOT16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_NOT16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NOT16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NOT16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_NOT16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_NOT16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_NOT32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_NOT32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_OR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_OR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_OR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_OR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_OR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_OR32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_OR32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_OR32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_OR32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_OR32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_OR32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_OR16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_OR16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_POP16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_POP16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_POP16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_POP16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_S_AN_AN16_PUSH_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_POP16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_POP16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_B_S_RN_RN16_PUSH_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_POP16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_POP16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_POP16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_POP16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_POP16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_POP16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_POP16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_POP16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_POP16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_POP16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_POP32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POP32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_POP32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_POP32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_POPC16_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_NOP32, M32C_INSN_POPC16_IMM16, M32C_INSN_POPC32_IMM16_CR1, M32C_INSN_POPC32_IMM16_CR2$/;"	e	enum:cgen_insn_type
M32C_INSN_POPC32_IMM16_CR1	opcodes/m32c-opc.h	/^ , M32C_INSN_NOP32, M32C_INSN_POPC16_IMM16, M32C_INSN_POPC32_IMM16_CR1, M32C_INSN_POPC32_IMM16_CR2$/;"	e	enum:cgen_insn_type
M32C_INSN_POPC32_IMM16_CR2	opcodes/m32c-opc.h	/^ , M32C_INSN_NOP32, M32C_INSN_POPC16_IMM16, M32C_INSN_POPC32_IMM16_CR1, M32C_INSN_POPC32_IMM16_CR2$/;"	e	enum:cgen_insn_type
M32C_INSN_POPM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHM16, M32C_INSN_POPM, M32C_INSN_PUSHM, M32C_INSN_PUSH16_B_G_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_POPM16	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHC16_IMM16, M32C_INSN_PUSHC32_IMM16_CR1, M32C_INSN_PUSHC32_IMM16_CR2, M32C_INSN_POPM16$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_POP16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_POP16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_POP16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_POP16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_PUSH16_B_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_PUSH16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_PUSH16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_PUSH16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_G_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHM16, M32C_INSN_POPM, M32C_INSN_PUSHM, M32C_INSN_PUSH16_B_G_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_S_AN_AN16_PUSH_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_PUSH16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_B_S_RN_RN16_PUSH_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_PUSH16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_PUSH16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_PUSH16_B_16_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_PUSH16_W_16_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH16_W_G_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_G_IMM, M32C_INSN_PUSH32_B_IMM, M32C_INSN_PUSH32_W_IMM, M32C_INSN_PUSH32_L_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_PUSH32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_B_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_G_IMM, M32C_INSN_PUSH32_B_IMM, M32C_INSN_PUSH32_W_IMM, M32C_INSN_PUSH32_L_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_PUSH16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_PUSH16_B_S_AN_AN16_PUSH_S_DERIVED, M32C_INSN_PUSH16_B_S_RN_RN16_PUSH_S_DERIVED$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_L_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_G_IMM, M32C_INSN_PUSH32_B_IMM, M32C_INSN_PUSH32_W_IMM, M32C_INSN_PUSH32_L_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_PUSH32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSH32_W_IMM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSH16_W_G_IMM, M32C_INSN_PUSH32_B_IMM, M32C_INSN_PUSH32_W_IMM, M32C_INSN_PUSH32_L_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_PUSH32_L_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_INSN_PUSHA16_16_MOVA_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA16_16_MOVA_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA16_16_MOVA_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA16_16_MOVA_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA16_16_MOVA_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA16_16_MOVA_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHC16_IMM16	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHC16_IMM16, M32C_INSN_PUSHC32_IMM16_CR1, M32C_INSN_PUSHC32_IMM16_CR2, M32C_INSN_POPM16$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHC32_IMM16_CR1	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHC16_IMM16, M32C_INSN_PUSHC32_IMM16_CR1, M32C_INSN_PUSHC32_IMM16_CR2, M32C_INSN_POPM16$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHC32_IMM16_CR2	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHC16_IMM16, M32C_INSN_PUSHC32_IMM16_CR1, M32C_INSN_PUSHC32_IMM16_CR2, M32C_INSN_POPM16$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHM	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHM16, M32C_INSN_POPM, M32C_INSN_PUSHM, M32C_INSN_PUSH16_B_G_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_PUSHM16	opcodes/m32c-opc.h	/^ , M32C_INSN_PUSHM16, M32C_INSN_POPM, M32C_INSN_PUSHM, M32C_INSN_PUSH16_B_G_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_REIT16	opcodes/m32c-opc.h	/^ , M32C_INSN_REIT16, M32C_INSN_REIT32, M32C_INSN_RMPA16_B, M32C_INSN_RMPA16_W$/;"	e	enum:cgen_insn_type
M32C_INSN_REIT32	opcodes/m32c-opc.h	/^ , M32C_INSN_REIT16, M32C_INSN_REIT32, M32C_INSN_RMPA16_B, M32C_INSN_RMPA16_W$/;"	e	enum:cgen_insn_type
M32C_INSN_RMPA16_B	opcodes/m32c-opc.h	/^ , M32C_INSN_REIT16, M32C_INSN_REIT32, M32C_INSN_RMPA16_B, M32C_INSN_RMPA16_W$/;"	e	enum:cgen_insn_type
M32C_INSN_RMPA16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_REIT16, M32C_INSN_REIT32, M32C_INSN_RMPA16_B, M32C_INSN_RMPA16_W$/;"	e	enum:cgen_insn_type
M32C_INSN_RMPA32_B	opcodes/m32c-opc.h	/^ , M32C_INSN_RMPA32_B, M32C_INSN_RMPA32_W, M32C_INSN_RTS16, M32C_INSN_RTS32$/;"	e	enum:cgen_insn_type
M32C_INSN_RMPA32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_RMPA32_B, M32C_INSN_RMPA32_W, M32C_INSN_RTS16, M32C_INSN_RTS32$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_INSN_PUSHA32_16_UNPREFIXED_MOVA_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_DIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROLC16_B_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROLC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROLC16_W_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROLC16_W_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROLC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_RORC16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_RORC16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROLC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_RORC16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_RORC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_RORC16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_B_16_DST16_AN_INDIRECT_QI, M32C_INSN_RORC16_B_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_RORC16_B_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_B_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_RORC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_RORC16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_RORC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_RORC16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_RORC16_B_16_DST16_RN_DIRECT_QI, M32C_INSN_RORC16_B_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC16_W_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_RORC16_W_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_RORC16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_RORC16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC16_W_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_RORC16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_RORC16_W_16_DST16_RN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_DIRECT_HI, M32C_INSN_RORC16_W_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_RORC32_B_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ROT16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ROT16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_RORC32_W_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_DIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_ROT16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ROT16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_ABSOLUTE_HI, M32C_INSN_ROT16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_ROT16_B_DST_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_DST_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_DST_DST16_RN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_DST_DST16_RN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_DST_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_DST_DST16_RN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_DST_DST16_RN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_ROT16_W_DST_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_ROT16_W_IMM4_Q_16_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_ROT32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_ROT32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_ROT16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_ROT16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_RTS16	opcodes/m32c-opc.h	/^ , M32C_INSN_RMPA32_B, M32C_INSN_RMPA32_W, M32C_INSN_RTS16, M32C_INSN_RTS32$/;"	e	enum:cgen_insn_type
M32C_INSN_RTS32	opcodes/m32c-opc.h	/^ , M32C_INSN_RMPA32_B, M32C_INSN_RMPA32_W, M32C_INSN_RTS16, M32C_INSN_RTS32$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_ROT32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_ROT32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SBB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_SBB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SBB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SBB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SBB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SBB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_SBB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_SBB32_B_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_SBB32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_SBB32_B_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_16_PREFIXED_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_SBB32_W_IMM_G_24_8_PREFIXED_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBB32_W_IMM_G_BASIC_PREFIXED_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_SBB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SBJNZ16_B_IMM4_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SBJNZ16_B_IMM4_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ16_W_IMM4_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SBJNZ16_W_IMM4_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ32_B_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SBJNZ16_W_IMM4_16_8_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SBJNZ32_B_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SBJNZ32_W_IMM4_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SCCND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SCCND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCCND_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SCCND_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SCMPU_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SCMPU_B, M32C_INSN_SCMPU_W, M32C_INSN_SHA16_L_IMM_R2R0, M32C_INSN_SHA16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SCMPU_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SCMPU_B, M32C_INSN_SCMPU_W, M32C_INSN_SHA16_L_IMM_R2R0, M32C_INSN_SHA16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SCCND_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SCCND_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SCCND_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_L_IMM_R2R0	opcodes/m32c-opc.h	/^ , M32C_INSN_SCMPU_B, M32C_INSN_SCMPU_W, M32C_INSN_SHA16_L_IMM_R2R0, M32C_INSN_SHA16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_L_IMM_R3R1	opcodes/m32c-opc.h	/^ , M32C_INSN_SCMPU_B, M32C_INSN_SCMPU_W, M32C_INSN_SHA16_L_IMM_R2R0, M32C_INSN_SHA16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_L_R1H_R2R0	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_L_R1H_R2R0, M32C_INSN_SHA16_L_R1H_R3R1, M32C_INSN_SHL16_L_IMM_R2R0, M32C_INSN_SHL16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_L_R1H_R3R1	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_L_R1H_R2R0, M32C_INSN_SHA16_L_R1H_R3R1, M32C_INSN_SHL16_L_IMM_R2R0, M32C_INSN_SHL16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHA16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_DST_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHA16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHA16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHA32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHA32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHA32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHA32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHANC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_DST_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_DIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_DST_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHANC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_INDIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_B_IMM4_Q_16_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_L_IMM_R2R0	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_L_R1H_R2R0, M32C_INSN_SHA16_L_R1H_R3R1, M32C_INSN_SHL16_L_IMM_R2R0, M32C_INSN_SHL16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_L_IMM_R3R1	opcodes/m32c-opc.h	/^ , M32C_INSN_SHA16_L_R1H_R2R0, M32C_INSN_SHA16_L_R1H_R3R1, M32C_INSN_SHL16_L_IMM_R2R0, M32C_INSN_SHL16_L_IMM_R3R1$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_L_R1H_R2R0	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_L_R1H_R2R0, M32C_INSN_SHL16_L_R1H_R3R1, M32C_INSN_SIN32_B, M32C_INSN_SIN32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_L_R1H_R3R1	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_L_R1H_R2R0, M32C_INSN_SHL16_L_R1H_R3R1, M32C_INSN_SIN32_B, M32C_INSN_SIN32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_DST_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_AN_INDIRECT_HI, M32C_INSN_SHL16_W_DST_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_DST_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_DST_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_RN_DIRECT_QI, M32C_INSN_SHL16_B_IMM4_Q_16_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL16_W_IMM4_Q_16_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_DST_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_DST_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_RN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_DIRECT_HI, M32C_INSN_SHL16_W_IMM4_Q_16_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_DST_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_DST_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_DST_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHL32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_W_DST_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SHL32_B_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_B_DST_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SHL32_W_IMM4_Q_16_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SHL32_L_DST_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SHLNC32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SIN32_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_L_R1H_R2R0, M32C_INSN_SHL16_L_R1H_R3R1, M32C_INSN_SIN32_B, M32C_INSN_SIN32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SIN32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SHL16_L_R1H_R2R0, M32C_INSN_SHL16_L_R1H_R3R1, M32C_INSN_SIN32_B, M32C_INSN_SIN32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVB16_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVB16_B, M32C_INSN_SMOVB16_W, M32C_INSN_SMOVB32_B, M32C_INSN_SMOVB32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVB16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVB16_B, M32C_INSN_SMOVB16_W, M32C_INSN_SMOVB32_B, M32C_INSN_SMOVB32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVB32_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVB16_B, M32C_INSN_SMOVB16_W, M32C_INSN_SMOVB32_B, M32C_INSN_SMOVB32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVB32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVB16_B, M32C_INSN_SMOVB16_W, M32C_INSN_SMOVB32_B, M32C_INSN_SMOVB32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVF16_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVF16_B, M32C_INSN_SMOVF16_W, M32C_INSN_SMOVF32_B, M32C_INSN_SMOVF32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVF16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVF16_B, M32C_INSN_SMOVF16_W, M32C_INSN_SMOVF32_B, M32C_INSN_SMOVF32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVF32_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVF16_B, M32C_INSN_SMOVF16_W, M32C_INSN_SMOVF32_B, M32C_INSN_SMOVF32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVF32_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVF16_B, M32C_INSN_SMOVF16_W, M32C_INSN_SMOVF32_B, M32C_INSN_SMOVF32_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVU_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVU_B, M32C_INSN_SMOVU_W, M32C_INSN_SOUT_B, M32C_INSN_SOUT_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SMOVU_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVU_B, M32C_INSN_SMOVU_W, M32C_INSN_SOUT_B, M32C_INSN_SOUT_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SOUT_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVU_B, M32C_INSN_SMOVU_W, M32C_INSN_SOUT_B, M32C_INSN_SOUT_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SOUT_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SMOVU_B, M32C_INSN_SMOVU_W, M32C_INSN_SOUT_B, M32C_INSN_SOUT_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SRCDESTIND	opcodes/m32c-opc.h	/^ , M32C_INSN_SRCDESTIND$/;"	e	enum:cgen_insn_type
M32C_INSN_SRCIND	opcodes/m32c-opc.h	/^ , M32C_INSN_WAIT, M32C_INSN_EXTS16_W_R0, M32C_INSN_SRCIND, M32C_INSN_DESTIND$/;"	e	enum:cgen_insn_type
M32C_INSN_SSTR16_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SSTR16_B, M32C_INSN_SSTR16_W, M32C_INSN_SSTR_B, M32C_INSN_SSTR_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SSTR16_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SSTR16_B, M32C_INSN_SSTR16_W, M32C_INSN_SSTR_B, M32C_INSN_SSTR_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SSTR_B	opcodes/m32c-opc.h	/^ , M32C_INSN_SSTR16_B, M32C_INSN_SSTR16_W, M32C_INSN_SSTR_B, M32C_INSN_SSTR_W$/;"	e	enum:cgen_insn_type
M32C_INSN_SSTR_W	opcodes/m32c-opc.h	/^ , M32C_INSN_SSTR16_B, M32C_INSN_SSTR16_W, M32C_INSN_SSTR_B, M32C_INSN_SSTR_W$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STC16_SRC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_PC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STC16_SRC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_PC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STC16_SRC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_PC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC16_PC_DST16_RN_DIRECT_HI, M32C_INSN_STC16_PC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_PC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_PC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC16_PC_DST16_RN_DIRECT_HI, M32C_INSN_STC16_PC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_AN_DIRECT_HI, M32C_INSN_STC16_SRC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_SRC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_AN_DIRECT_HI, M32C_INSN_STC16_SRC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_SRC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_AN_DIRECT_HI, M32C_INSN_STC16_SRC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_SRC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_SRC_DST16_AN_DIRECT_HI, M32C_INSN_STC16_SRC_DST16_AN_INDIRECT_HI, M32C_INSN_STC16_SRC_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STC16_SRC_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC16_SRC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC16_PC_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STC16_PC_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STC16_SRC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC16_PC_DST16_RN_DIRECT_HI, M32C_INSN_STC16_PC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_STC16_PC_DST16_RN_DIRECT_HI, M32C_INSN_STC16_PC_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR1_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR1_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_STC32_SRC_CR1_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR2_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_STC32_SRC_CR2_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_AN_INDIRECT_QI, M32C_INSN_STC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_STC32_SRC_CR3_DST32_AN_INDIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_24_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_LDE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_LDE_B_BASIC_U20_DST16_AN_INDIRECT_QI, M32C_INSN_STC32_SRC_CR3_DST32_RN_DIRECT_PREFIXED_SI, M32C_INSN_STC32_SRC_CR3_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STCTX16	opcodes/m32c-opc.h	/^ , M32C_INSN_LDCTX32, M32C_INSN_STCTX16, M32C_INSN_STCTX32, M32C_INSN_LDIPL16_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_STCTX32	opcodes/m32c-opc.h	/^ , M32C_INSN_LDCTX32, M32C_INSN_STCTX16, M32C_INSN_STCTX32, M32C_INSN_LDIPL16_IMM$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20A0_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_16_U20_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_U20_DST16_16_16_ABSOLUTE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_A1A0_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20A0_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_A1A0_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_16_8_U20_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_STE_B_16_8_U20_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20A0_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_A1A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_B_BASIC_U20_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_B_BASIC_U20A0_DST16_AN_INDIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_RN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_DIRECT_QI, M32C_INSN_STE_B_BASIC_U20_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_MAX32_B_IMM_G_24_24_PREFIXED_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_A1A0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20A0_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_16_U20_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_STE_W_16_16_U20_DST16_16_16_ABSOLUTE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_A1A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_16_8_U20A0_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_STE_W_16_8_U20_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_A1A0_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20A0_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_A1A0_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_A1A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20_DST16_AN_INDIRECT_HI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_STE_B_16_16_A1A0_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STE_W_BASIC_U20_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20A0_DST16_AN_INDIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_RN_DIRECT_HI, M32C_INSN_STE_W_BASIC_U20_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SHLNC32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STNZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STNZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STNZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_STZ16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZ32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX16_IMM8_IMM8_ABS16	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_ABS16, M32C_INSN_UND16, M32C_INSN_UND32, M32C_INSN_WAIT16$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX16_IMM8_IMM8_DSP8FB	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_R0H, M32C_INSN_STZX16_IMM8_IMM8_R0L, M32C_INSN_STZX16_IMM8_IMM8_DSP8SB, M32C_INSN_STZX16_IMM8_IMM8_DSP8FB$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX16_IMM8_IMM8_DSP8SB	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_R0H, M32C_INSN_STZX16_IMM8_IMM8_R0L, M32C_INSN_STZX16_IMM8_IMM8_DSP8SB, M32C_INSN_STZX16_IMM8_IMM8_DSP8FB$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX16_IMM8_IMM8_R0H	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_R0H, M32C_INSN_STZX16_IMM8_IMM8_R0L, M32C_INSN_STZX16_IMM8_IMM8_DSP8SB, M32C_INSN_STZX16_IMM8_IMM8_DSP8FB$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX16_IMM8_IMM8_R0L	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_R0H, M32C_INSN_STZX16_IMM8_IMM8_R0L, M32C_INSN_STZX16_IMM8_IMM8_DSP8SB, M32C_INSN_STZX16_IMM8_IMM8_DSP8FB$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_24_QI_IMM_32_QI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZ32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_32_QI_IMM_40_QI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_40_QI_IMM_48_QI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_24_HI_IMM_40_HI_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_STZX32_B_IMM_16_QI_IMM_24_QI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_32_HI_IMM_48_HI_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_40_HI_IMM_56_HI_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_DSUB32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0L_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_R0H_DIRECT_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_SUB16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_SUB16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_SUB16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_INC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_INC16_B_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_INSN_INC16_B_DST16_3_S_8_16_ABSOLUTE_QI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB16_B_S_R0L_R0H_SRCDST16_R0L_R0H_S_DERIVED, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUB32_L_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_8_FB_RELATIVE_QI, M32C_INSN_SUB16_B_S_SRC2_SRC16_2_S_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_SUB32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB16_B_S_IMM8_DST3_DST16_3_S_16_16_ABSOLUTE_QI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_SUB32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_L_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_SI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUB32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUB32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI, M32C_INSN_SUB32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_SUB32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_STZX32_W_IMM_16_HI_IMM_32_HI_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-opc.h	/^ , M32C_INSN_SUBX32_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_INSN_SUBX32_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_TST16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_TST16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_TST16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_TST16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_TST16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_TST16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_40_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_48_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_QI_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_32_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_TST16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_AN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_AN_INDIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_QI_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_TST16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_TST32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_40_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_48_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_ABSOLUTE_PREFIXED_HI_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_16_PREFIXED_40_PREFIXED_SRC32_24_16_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_32_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_B_IMM_S_2_S_BASIC_DST32_2_S_R0L_DIRECT_QI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_AN_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_SB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI, M32C_INSN_TST32_B_24_8_PREFIXED_32_PREFIXED_SRC32_24_8_FB_RELATIVE_PREFIXED_QI_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_AN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_24_24_PREFIXED_48_PREFIXED_SRC32_24_24_ABSOLUTE_PREFIXED_HI_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_RN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_DIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI, M32C_INSN_TST32_W_BASIC_PREFIXED_24_PREFIXED_SRC32_AN_INDIRECT_PREFIXED_HI_DST32_RN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_TST32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_TST32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_TST32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_TST32_W_IMM_S_2_S_BASIC_DST32_2_S_R0_DIRECT_HI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_QI, M32C_INSN_TST32_B_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_UND16	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_ABS16, M32C_INSN_UND16, M32C_INSN_UND32, M32C_INSN_WAIT16$/;"	e	enum:cgen_insn_type
M32C_INSN_UND32	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_ABS16, M32C_INSN_UND16, M32C_INSN_UND32, M32C_INSN_WAIT16$/;"	e	enum:cgen_insn_type
M32C_INSN_VALUE	include/elf/m32c.h	65;"	d
M32C_INSN_WAIT	opcodes/m32c-opc.h	/^ , M32C_INSN_WAIT, M32C_INSN_EXTS16_W_R0, M32C_INSN_SRCIND, M32C_INSN_DESTIND$/;"	e	enum:cgen_insn_type
M32C_INSN_WAIT16	opcodes/m32c-opc.h	/^ , M32C_INSN_STZX16_IMM8_IMM8_ABS16, M32C_INSN_UND16, M32C_INSN_UND32, M32C_INSN_WAIT16$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0H_DST16_16_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0H_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R0H_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_SB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_8_DST32_2_S_8_FB_RELATIVE_HI, M32C_INSN_TST32_W_IMM_S_2_S_16_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R0L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R0L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R0L_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R1L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R1L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16B_R1H_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16B_R1H_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1H_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16B_R1H_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R0H_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R0H_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R0H_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R1L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1L_DST16_AN_INDIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XCHG16B_R1L_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16B_R1L_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16B_R1H_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XCHG16B_R1H_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG16B_R1L_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1L_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16B_R1H_DST16_RN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_DIRECT_QI, M32C_INSN_XCHG16B_R1H_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R0_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R0_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R0_DST16_16_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R1_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R1_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R1_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R1_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R1_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R1_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R1_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R1_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R2_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R2_DST16_AN_INDIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R2_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R2_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R2_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R2_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XCHG16W_R2_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R2_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG16W_R3_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XCHG16W_R3_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG16W_R3_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG16W_R3_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG16W_R3_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG16W_R3_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A0_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A0_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_A1_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_A1_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0H_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG16W_R3_DST16_RN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_DIRECT_HI, M32C_INSN_XCHG16W_R3_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R0L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R0L_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1H_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32B_R1H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32B_R1H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1H_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32B_R1H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R0L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_R1L_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32B_R1L_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32B_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1L_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A0_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_A1_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32B_R1H_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XCHG32B_R1H_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R0_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R0_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R0_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R1_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R1_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_A0_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_A1_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R2_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R2_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R2_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XCHG32W_R3_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG32W_R3_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG32W_R3_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XCHG32W_R3_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG32W_R3_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_32_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_SB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_16_32_SRC16_16_16_ABSOLUTE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_16_ABSOLUTE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_24_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_FB_RELATIVE_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_24_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_SB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_8_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_AN_INDIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XCHG32W_R3_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XCHG32W_R3_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_SB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_FB_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_AN_RELATIVE_QI, M32C_INSN_XOR16_B_IMM_G_16_16_DST16_16_16_SB_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_DIRECT_QI, M32C_INSN_XOR16_B_IMM_G_BASIC_DST16_AN_INDIRECT_QI, M32C_INSN_XOR16_B_IMM_G_16_8_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_FB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_24_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_ABSOLUTE_HI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_AN_RELATIVE_QI_DST16_RN_DIRECT_QI, M32C_INSN_XOR16_B_16_8_24_SRC16_16_8_SB_RELATIVE_QI_DST16_RN_DIRECT_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_DIRECT_HI_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_AN_INDIRECT_HI_DST16_AN_INDIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_AN_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_SB_RELATIVE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_16_16_32_SRC16_16_16_ABSOLUTE_HI_DST16_32_16_ABSOLUTE_HI, M32C_INSN_XOR16_W_BASIC_16_SRC16_RN_DIRECT_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_FB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_SB_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_16_DST16_16_16_ABSOLUTE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_DIRECT_HI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_AN_INDIRECT_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_AN_RELATIVE_HI, M32C_INSN_XOR16_W_IMM_G_16_8_DST16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_AN_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_SB_RELATIVE_HI_DST16_RN_DIRECT_HI, M32C_INSN_XOR16_W_16_8_24_SRC16_16_8_FB_RELATIVE_HI_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_INSN_XOR16_W_IMM_G_BASIC_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_INSN_XOR32_B_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_ABSOLUTE_EXT_QI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_16_UNPREFIXED_32_UNPREFIXED_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_ABSOLUTE_EXT_QI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_EXTS16_B_16_EXT_DST16_16_16_ABSOLUTE_EXT_QI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_INSN_XOR32_B_16_8_UNPREFIXED_24_UNPREFIXED_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_AN_INDIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_16_24_UNPREFIXED_40_UNPREFIXED_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_RN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_DIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_BASIC_UNPREFIXED_16_UNPREFIXED_SRC32_AN_INDIRECT_UNPREFIXED_HI_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_24_UNPREFIXED_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_INSN_XOR32_B_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_16_UNPREFIXED_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_INSN_XOR32_W_IMM_G_16_8_UNPREFIXED_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-opc.h	/^ , M32C_INSN_XOR16_B_BASIC_16_SRC16_RN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_DIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR16_B_BASIC_16_SRC16_AN_INDIRECT_QI_DST16_16_16_ABSOLUTE_QI, M32C_INSN_XOR32_W_IMM_G_BASIC_UNPREFIXED_DST32_RN_DIRECT_UNPREFIXED_HI$/;"	e	enum:cgen_insn_type
M32C_MAKE_EXITED	sim/m32c/cpu.h	203;"	d
M32C_MAKE_HIT_BREAK	sim/m32c/cpu.h	202;"	d
M32C_MAKE_STEPPED	sim/m32c/cpu.h	201;"	d
M32C_MAKE_STOPPED	sim/m32c/cpu.h	204;"	d
M32C_MAX_DWARF_REGNUM	gdb/m32c-tdep.c	103;"	d	file:
M32C_MAX_INSN_LEN	gdb/m32c-tdep.c	1057;"	d	file:
M32C_MAX_NUM_REGS	gdb/m32c-tdep.c	100;"	d	file:
M32C_OPC_H	opcodes/m32c-opc.h	27;"	d
M32C_OPERAND_A0	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32ANUNPREFIXED, M32C_OPERAND_A0, M32C_OPERAND_A1, M32C_OPERAND_SB$/;"	e	enum:cgen_operand_type
M32C_OPERAND_A1	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32ANUNPREFIXED, M32C_OPERAND_A0, M32C_OPERAND_A1, M32C_OPERAND_SB$/;"	e	enum:cgen_operand_type
M32C_OPERAND_AN16_PUSH_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_REGSETPUSH, M32C_OPERAND_RN16_PUSH_S, M32C_OPERAND_AN16_PUSH_S, M32C_OPERAND_DSP_8_U6$/;"	e	enum:cgen_operand_type
M32C_OPERAND_AN16_PUSH_S_ANYOF	opcodes/m32c-desc.h	/^ , M32C_OPERAND_RN16_PUSH_S_ANYOF, M32C_OPERAND_AN16_PUSH_S_ANYOF, M32C_OPERAND_MAX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_AN16_PUSH_S_DERIVED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT16_11_SB_RELATIVE_S, M32C_OPERAND_RN16_PUSH_S_DERIVED, M32C_OPERAND_AN16_PUSH_S_DERIVED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BBIT, M32C_OPERAND_DBIT, M32C_OPERAND_COND16_16, M32C_OPERAND_COND16_24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16AN	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANPREFIXEDHI, M32C_OPERAND_DST32ANPREFIXEDSI, M32C_OPERAND_BIT16AN, M32C_OPERAND_BIT32ANPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16RN	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16RN, M32C_OPERAND_BIT32RNPREFIXED, M32C_OPERAND_BIT32RNUNPREFIXED, M32C_OPERAND_R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_11_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SI, M32C_OPERAND_DST32_2_S_16_SI, M32C_OPERAND_DST32_AN_S, M32C_OPERAND_BIT16_11_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_11_SB_RELATIVE_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT16_11_SB_RELATIVE_S, M32C_OPERAND_RN16_PUSH_S_DERIVED, M32C_OPERAND_AN16_PUSH_S_DERIVED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_PREFIXED_HI, M32C_OPERAND_DST32_48_PREFIXED_SI, M32C_OPERAND_BIT16_16, M32C_OPERAND_BIT16_16_BASIC$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8, M32C_OPERAND_BIT16_16_16, M32C_OPERAND_BIT32_16_UNPREFIXED, M32C_OPERAND_BIT32_24_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_16_ABSOLUTE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_16_ABSOLUTE, M32C_OPERAND_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_24_19_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_16_AN_RELATIVE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8_FB_RELATIVE, M32C_OPERAND_BIT16_16_8_AN_RELATIVE, M32C_OPERAND_BIT16_16_16_AN_RELATIVE, M32C_OPERAND_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_16_SB_RELATIVE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_AN_INDIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_INDIRECT_PREFIXED, M32C_OPERAND_BIT16_16_8_SB_RELATIVE, M32C_OPERAND_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8, M32C_OPERAND_BIT16_16_16, M32C_OPERAND_BIT32_16_UNPREFIXED, M32C_OPERAND_BIT32_24_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_8_AN_RELATIVE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8_FB_RELATIVE, M32C_OPERAND_BIT16_16_8_AN_RELATIVE, M32C_OPERAND_BIT16_16_16_AN_RELATIVE, M32C_OPERAND_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_8_FB_RELATIVE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8_FB_RELATIVE, M32C_OPERAND_BIT16_16_8_AN_RELATIVE, M32C_OPERAND_BIT16_16_16_AN_RELATIVE, M32C_OPERAND_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_8_SB_RELATIVE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_AN_INDIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_INDIRECT_PREFIXED, M32C_OPERAND_BIT16_16_8_SB_RELATIVE, M32C_OPERAND_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_16_BASIC	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_PREFIXED_HI, M32C_OPERAND_DST32_48_PREFIXED_SI, M32C_OPERAND_BIT16_16, M32C_OPERAND_BIT16_16_BASIC$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_AN_DIRECT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_AN_DIRECT, M32C_OPERAND_BIT32_AN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_DIRECT_PREFIXED, M32C_OPERAND_BIT16_AN_INDIRECT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_AN_INDIRECT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_AN_DIRECT, M32C_OPERAND_BIT32_AN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_DIRECT_PREFIXED, M32C_OPERAND_BIT16_AN_INDIRECT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT16_RN_DIRECT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_OPERAND_BIT16_RN_DIRECT, M32C_OPERAND_BIT32_RN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32ANPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANPREFIXEDHI, M32C_OPERAND_DST32ANPREFIXEDSI, M32C_OPERAND_BIT16AN, M32C_OPERAND_BIT32ANPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32ANUNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32ANUNPREFIXED, M32C_OPERAND_A0, M32C_OPERAND_A1, M32C_OPERAND_SB$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32RNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16RN, M32C_OPERAND_BIT32RNPREFIXED, M32C_OPERAND_BIT32RNUNPREFIXED, M32C_OPERAND_R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32RNUNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16RN, M32C_OPERAND_BIT32RNPREFIXED, M32C_OPERAND_BIT32RNUNPREFIXED, M32C_OPERAND_R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_11_AN_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_11_FB_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_11_SB_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8_FB_RELATIVE, M32C_OPERAND_BIT16_16_8_AN_RELATIVE, M32C_OPERAND_BIT16_16_16_AN_RELATIVE, M32C_OPERAND_BIT32_16_11_SB_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_16_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_BASIC_UNPREFIXED, M32C_OPERAND_BIT32_16_8_UNPREFIXED, M32C_OPERAND_BIT32_16_16_UNPREFIXED, M32C_OPERAND_BIT32_16_24_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_19_ABSOLUTE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_16_ABSOLUTE, M32C_OPERAND_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_24_19_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_19_AN_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_19_FB_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_19_SB_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_SB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_19_FB_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_11_AN_RELATIVE_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_24_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_BASIC_UNPREFIXED, M32C_OPERAND_BIT32_16_8_UNPREFIXED, M32C_OPERAND_BIT32_16_16_UNPREFIXED, M32C_OPERAND_BIT32_16_24_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_27_ABSOLUTE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_16_ABSOLUTE, M32C_OPERAND_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_24_19_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_27_AN_RELATIVE_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_8_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_BASIC_UNPREFIXED, M32C_OPERAND_BIT32_16_8_UNPREFIXED, M32C_OPERAND_BIT32_16_16_UNPREFIXED, M32C_OPERAND_BIT32_16_24_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_16_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8, M32C_OPERAND_BIT16_16_16, M32C_OPERAND_BIT32_16_UNPREFIXED, M32C_OPERAND_BIT32_24_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_11_AN_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_11_FB_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_11_SB_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_19_ABSOLUTE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_16_ABSOLUTE, M32C_OPERAND_BIT32_16_19_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_ABSOLUTE_UNPREFIXED, M32C_OPERAND_BIT32_24_19_ABSOLUTE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_19_AN_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_19_FB_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_11_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_FB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_11_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_AN_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_19_SB_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_16_19_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_16_27_AN_RELATIVE_UNPREFIXED, M32C_OPERAND_BIT32_24_11_SB_RELATIVE_PREFIXED, M32C_OPERAND_BIT32_24_19_SB_RELATIVE_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_27_ABSOLUTE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_OPERAND_DST16_3_S_R0L_DIRECT_QI, M32C_OPERAND_DST16_3_S_R0H_DIRECT_QI, M32C_OPERAND_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_27_AN_RELATIVE_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT16_11_SB_RELATIVE_S, M32C_OPERAND_RN16_PUSH_S_DERIVED, M32C_OPERAND_AN16_PUSH_S_DERIVED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_24_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_16_8, M32C_OPERAND_BIT16_16_16, M32C_OPERAND_BIT32_16_UNPREFIXED, M32C_OPERAND_BIT32_24_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_AN_DIRECT_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_AN_DIRECT, M32C_OPERAND_BIT32_AN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_DIRECT_PREFIXED, M32C_OPERAND_BIT16_AN_INDIRECT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_AN_DIRECT_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16_AN_DIRECT, M32C_OPERAND_BIT32_AN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_DIRECT_PREFIXED, M32C_OPERAND_BIT16_AN_INDIRECT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_AN_INDIRECT_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_AN_INDIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_INDIRECT_PREFIXED, M32C_OPERAND_BIT16_16_8_SB_RELATIVE, M32C_OPERAND_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_AN_INDIRECT_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_AN_INDIRECT_UNPREFIXED, M32C_OPERAND_BIT32_AN_INDIRECT_PREFIXED, M32C_OPERAND_BIT16_16_8_SB_RELATIVE, M32C_OPERAND_BIT16_16_16_SB_RELATIVE$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_BASIC_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_BASIC_UNPREFIXED, M32C_OPERAND_BIT32_16_8_UNPREFIXED, M32C_OPERAND_BIT32_16_16_UNPREFIXED, M32C_OPERAND_BIT32_16_24_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_RN_DIRECT_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_OPERAND_BIT16_RN_DIRECT, M32C_OPERAND_BIT32_RN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT32_RN_DIRECT_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_OPERAND_BIT16_RN_DIRECT, M32C_OPERAND_BIT32_RN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BIT3_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_64_HI, M32C_OPERAND_IMM1_S, M32C_OPERAND_IMM3_S, M32C_OPERAND_BIT3_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE16_16_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE16_16_S8, M32C_OPERAND_BITBASE16_16_U16, M32C_OPERAND_BITBASE16_8_U11_S, M32C_OPERAND_BITBASE32_16_U11_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE16_16_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE16_16_S8, M32C_OPERAND_BITBASE16_16_U16, M32C_OPERAND_BITBASE16_8_U11_S, M32C_OPERAND_BITBASE32_16_U11_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE16_16_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITNO16R, M32C_OPERAND_BITNO32PREFIXED, M32C_OPERAND_BITNO32UNPREFIXED, M32C_OPERAND_BITBASE16_16_U8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE16_8_U11_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE16_16_S8, M32C_OPERAND_BITBASE16_16_U16, M32C_OPERAND_BITBASE16_8_U11_S, M32C_OPERAND_BITBASE32_16_U11_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_16_S11_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_16_S11_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_S19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U27_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_16_S19_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_16_S11_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_S19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U27_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_16_U11_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE16_16_S8, M32C_OPERAND_BITBASE16_16_U16, M32C_OPERAND_BITBASE16_8_U11_S, M32C_OPERAND_BITBASE32_16_U11_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_16_U19_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_16_S11_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_S19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U27_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_16_U27_UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_16_S11_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_S19_UNPREFIXED, M32C_OPERAND_BITBASE32_16_U27_UNPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_24_S11_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U11_PREFIXED, M32C_OPERAND_BITBASE32_24_S11_PREFIXED, M32C_OPERAND_BITBASE32_24_U19_PREFIXED, M32C_OPERAND_BITBASE32_24_S19_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_24_S19_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U11_PREFIXED, M32C_OPERAND_BITBASE32_24_S11_PREFIXED, M32C_OPERAND_BITBASE32_24_U19_PREFIXED, M32C_OPERAND_BITBASE32_24_S19_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_24_U11_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U11_PREFIXED, M32C_OPERAND_BITBASE32_24_S11_PREFIXED, M32C_OPERAND_BITBASE32_24_U19_PREFIXED, M32C_OPERAND_BITBASE32_24_S19_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_24_U19_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U11_PREFIXED, M32C_OPERAND_BITBASE32_24_S11_PREFIXED, M32C_OPERAND_BITBASE32_24_U19_PREFIXED, M32C_OPERAND_BITBASE32_24_S19_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITBASE32_24_U27_PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U27_PREFIXED, M32C_OPERAND_LAB_5_3, M32C_OPERAND_LAB32_JMP_S, M32C_OPERAND_LAB_8_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITINDEX	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SIZE, M32C_OPERAND_BITINDEX, M32C_OPERAND_SRCINDEX, M32C_OPERAND_DSTINDEX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITNO16R	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITNO16R, M32C_OPERAND_BITNO32PREFIXED, M32C_OPERAND_BITNO32UNPREFIXED, M32C_OPERAND_BITBASE16_16_U8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITNO32PREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITNO16R, M32C_OPERAND_BITNO32PREFIXED, M32C_OPERAND_BITNO32UNPREFIXED, M32C_OPERAND_BITBASE16_16_U8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_BITNO32UNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITNO16R, M32C_OPERAND_BITNO32PREFIXED, M32C_OPERAND_BITNO32UNPREFIXED, M32C_OPERAND_BITBASE16_16_U8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_ZBIT, M32C_OPERAND_CBIT, M32C_OPERAND_UBIT, M32C_OPERAND_IBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16C	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32_40, M32C_OPERAND_COND16C, M32C_OPERAND_COND16J, M32C_OPERAND_COND16J5$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16J	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32_40, M32C_OPERAND_COND16C, M32C_OPERAND_COND16J, M32C_OPERAND_COND16J5$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16J5	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32_40, M32C_OPERAND_COND16C, M32C_OPERAND_COND16J, M32C_OPERAND_COND16J5$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BBIT, M32C_OPERAND_DBIT, M32C_OPERAND_COND16_16, M32C_OPERAND_COND16_24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16_24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BBIT, M32C_OPERAND_DBIT, M32C_OPERAND_COND16_16, M32C_OPERAND_COND16_24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND16_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND16_32, M32C_OPERAND_COND32_16, M32C_OPERAND_COND32_24, M32C_OPERAND_COND32_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32, M32C_OPERAND_COND32J, M32C_OPERAND_SCCOND32, M32C_OPERAND_FLAGS16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32J	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32, M32C_OPERAND_COND32J, M32C_OPERAND_SCCOND32, M32C_OPERAND_FLAGS16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND16_32, M32C_OPERAND_COND32_16, M32C_OPERAND_COND32_24, M32C_OPERAND_COND32_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32_24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND16_32, M32C_OPERAND_COND32_16, M32C_OPERAND_COND32_24, M32C_OPERAND_COND32_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND16_32, M32C_OPERAND_COND32_16, M32C_OPERAND_COND32_24, M32C_OPERAND_COND32_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_COND32_40	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32_40, M32C_OPERAND_COND16C, M32C_OPERAND_COND16J, M32C_OPERAND_COND16J5$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FLAGS32, M32C_OPERAND_CR16, M32C_OPERAND_CR1_UNPREFIXED_32, M32C_OPERAND_CR1_PREFIXED_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR1_PREFIXED_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FLAGS32, M32C_OPERAND_CR16, M32C_OPERAND_CR1_UNPREFIXED_32, M32C_OPERAND_CR1_PREFIXED_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR1_UNPREFIXED_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FLAGS32, M32C_OPERAND_CR16, M32C_OPERAND_CR1_UNPREFIXED_32, M32C_OPERAND_CR1_PREFIXED_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR2_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_CR2_32, M32C_OPERAND_CR3_UNPREFIXED_32, M32C_OPERAND_CR3_PREFIXED_32, M32C_OPERAND_Z$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR3_PREFIXED_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_CR2_32, M32C_OPERAND_CR3_UNPREFIXED_32, M32C_OPERAND_CR3_PREFIXED_32, M32C_OPERAND_Z$/;"	e	enum:cgen_operand_type
M32C_OPERAND_CR3_UNPREFIXED_32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_CR2_32, M32C_OPERAND_CR3_UNPREFIXED_32, M32C_OPERAND_CR3_PREFIXED_32, M32C_OPERAND_Z$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BBIT, M32C_OPERAND_DBIT, M32C_OPERAND_COND16_16, M32C_OPERAND_COND16_24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_10_U6	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U24, M32C_OPERAND_DSP_10_U6, M32C_OPERAND_DSP_16_U8, M32C_OPERAND_DSP_16_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_S16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_16_U20, M32C_OPERAND_DSP_16_U24, M32C_OPERAND_DSP_16_S8, M32C_OPERAND_DSP_16_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_16_U20, M32C_OPERAND_DSP_16_U24, M32C_OPERAND_DSP_16_S8, M32C_OPERAND_DSP_16_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U24, M32C_OPERAND_DSP_10_U6, M32C_OPERAND_DSP_16_U8, M32C_OPERAND_DSP_16_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_U20	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_16_U20, M32C_OPERAND_DSP_16_U24, M32C_OPERAND_DSP_16_S8, M32C_OPERAND_DSP_16_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_16_U20, M32C_OPERAND_DSP_16_U24, M32C_OPERAND_DSP_16_S8, M32C_OPERAND_DSP_16_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_16_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U24, M32C_OPERAND_DSP_10_U6, M32C_OPERAND_DSP_16_U8, M32C_OPERAND_DSP_16_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_S16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_S8, M32C_OPERAND_DSP_24_S16, M32C_OPERAND_DSP_32_U8, M32C_OPERAND_DSP_32_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_S8, M32C_OPERAND_DSP_24_S16, M32C_OPERAND_DSP_32_U8, M32C_OPERAND_DSP_32_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_U8, M32C_OPERAND_DSP_24_U16, M32C_OPERAND_DSP_24_U20, M32C_OPERAND_DSP_24_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_U20	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_U8, M32C_OPERAND_DSP_24_U16, M32C_OPERAND_DSP_24_U20, M32C_OPERAND_DSP_24_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_U8, M32C_OPERAND_DSP_24_U16, M32C_OPERAND_DSP_24_U20, M32C_OPERAND_DSP_24_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_24_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_U8, M32C_OPERAND_DSP_24_U16, M32C_OPERAND_DSP_24_U20, M32C_OPERAND_DSP_24_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_S16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_32_U24, M32C_OPERAND_DSP_32_U20, M32C_OPERAND_DSP_32_S8, M32C_OPERAND_DSP_32_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_32_U24, M32C_OPERAND_DSP_32_U20, M32C_OPERAND_DSP_32_S8, M32C_OPERAND_DSP_32_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_S8, M32C_OPERAND_DSP_24_S16, M32C_OPERAND_DSP_32_U8, M32C_OPERAND_DSP_32_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_U20	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_32_U24, M32C_OPERAND_DSP_32_U20, M32C_OPERAND_DSP_32_S8, M32C_OPERAND_DSP_32_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_32_U24, M32C_OPERAND_DSP_32_U20, M32C_OPERAND_DSP_32_S8, M32C_OPERAND_DSP_32_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_32_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_24_S8, M32C_OPERAND_DSP_24_S16, M32C_OPERAND_DSP_32_U8, M32C_OPERAND_DSP_32_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_S16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U8, M32C_OPERAND_DSP_40_S8, M32C_OPERAND_DSP_40_U16, M32C_OPERAND_DSP_40_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U8, M32C_OPERAND_DSP_40_S8, M32C_OPERAND_DSP_40_U16, M32C_OPERAND_DSP_40_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U8, M32C_OPERAND_DSP_40_S8, M32C_OPERAND_DSP_40_U16, M32C_OPERAND_DSP_40_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_U20	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U20, M32C_OPERAND_DSP_40_U24, M32C_OPERAND_DSP_48_U8, M32C_OPERAND_DSP_48_S8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U20, M32C_OPERAND_DSP_40_U24, M32C_OPERAND_DSP_48_U8, M32C_OPERAND_DSP_48_S8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_40_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U8, M32C_OPERAND_DSP_40_S8, M32C_OPERAND_DSP_40_U16, M32C_OPERAND_DSP_40_S16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_S16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_48_U16, M32C_OPERAND_DSP_48_S16, M32C_OPERAND_DSP_48_U20, M32C_OPERAND_DSP_48_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U20, M32C_OPERAND_DSP_40_U24, M32C_OPERAND_DSP_48_U8, M32C_OPERAND_DSP_48_S8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_48_U16, M32C_OPERAND_DSP_48_S16, M32C_OPERAND_DSP_48_U20, M32C_OPERAND_DSP_48_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_U20	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_48_U16, M32C_OPERAND_DSP_48_S16, M32C_OPERAND_DSP_48_U20, M32C_OPERAND_DSP_48_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_48_U16, M32C_OPERAND_DSP_48_S16, M32C_OPERAND_DSP_48_U20, M32C_OPERAND_DSP_48_U24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_48_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_40_U20, M32C_OPERAND_DSP_40_U24, M32C_OPERAND_DSP_48_U8, M32C_OPERAND_DSP_48_S8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_S24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U8, M32C_OPERAND_DSP_8_U16, M32C_OPERAND_DSP_8_S8, M32C_OPERAND_DSP_8_S24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_S8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U8, M32C_OPERAND_DSP_8_U16, M32C_OPERAND_DSP_8_S8, M32C_OPERAND_DSP_8_S24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_U16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U8, M32C_OPERAND_DSP_8_U16, M32C_OPERAND_DSP_8_S8, M32C_OPERAND_DSP_8_S24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_U24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U24, M32C_OPERAND_DSP_10_U6, M32C_OPERAND_DSP_16_U8, M32C_OPERAND_DSP_16_U16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_U6	opcodes/m32c-desc.h	/^ , M32C_OPERAND_REGSETPUSH, M32C_OPERAND_RN16_PUSH_S, M32C_OPERAND_AN16_PUSH_S, M32C_OPERAND_DSP_8_U6$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSP_8_U8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DSP_8_U8, M32C_OPERAND_DSP_8_U16, M32C_OPERAND_DSP_8_S8, M32C_OPERAND_DSP_8_S24$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16AN	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN, M32C_OPERAND_DST16ANQI, M32C_OPERAND_DST16ANHI, M32C_OPERAND_DST16ANSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16ANHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN, M32C_OPERAND_DST16ANQI, M32C_OPERAND_DST16ANHI, M32C_OPERAND_DST16ANSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16ANQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN, M32C_OPERAND_DST16ANQI, M32C_OPERAND_DST16ANHI, M32C_OPERAND_DST16ANSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16ANQI_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDSI, M32C_OPERAND_DST16RNQI_S, M32C_OPERAND_DST16ANQI_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16ANSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN, M32C_OPERAND_DST16ANQI, M32C_OPERAND_DST16ANHI, M32C_OPERAND_DST16ANSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16AN_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN_S, M32C_OPERAND_DST32ANUNPREFIXED, M32C_OPERAND_DST32ANUNPREFIXEDQI, M32C_OPERAND_DST32ANUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16RNEXTQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16RNQI, M32C_OPERAND_DST16RNHI, M32C_OPERAND_DST16RNSI, M32C_OPERAND_DST16RNEXTQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16RNHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16RNQI, M32C_OPERAND_DST16RNHI, M32C_OPERAND_DST16RNSI, M32C_OPERAND_DST16RNEXTQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16RNQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16RNQI, M32C_OPERAND_DST16RNHI, M32C_OPERAND_DST16RNSI, M32C_OPERAND_DST16RNEXTQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16RNQI_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDSI, M32C_OPERAND_DST16RNQI_S, M32C_OPERAND_DST16ANQI_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16RNSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16RNQI, M32C_OPERAND_DST16RNHI, M32C_OPERAND_DST16RNSI, M32C_OPERAND_DST16RNEXTQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16SA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_HI, M32C_OPERAND_DST16_16_8_HI, M32C_OPERAND_DST16_16_16_HI, M32C_OPERAND_DST16_16_16SA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16SA_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_QI, M32C_OPERAND_DST16_16_16_QI, M32C_OPERAND_DST16_16_16SA_QI, M32C_OPERAND_DST16_16_20AR_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16SA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16SA_SI, M32C_OPERAND_DST16_16_20AR_SI, M32C_OPERAND_DST16_16_EXT_QI, M32C_OPERAND_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_ABSOLUTE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_ABSOLUTE_EXT_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_ABSOLUTE_QI, M32C_OPERAND_DST16_48_16_ABSOLUTE_QI, M32C_OPERAND_DST16_16_16_ABSOLUTE_HI, M32C_OPERAND_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_ABSOLUTE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_OPERAND_DST16_16_MOVA_HI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_QI, M32C_OPERAND_DST16_24_16_ABSOLUTE_QI, M32C_OPERAND_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_ABSOLUTE_HI, M32C_OPERAND_DST16_40_16_ABSOLUTE_HI, M32C_OPERAND_DST16_48_16_ABSOLUTE_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_AN_RELATIVE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_AN_RELATIVE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_HI, M32C_OPERAND_DST16_16_8_HI, M32C_OPERAND_DST16_16_16_HI, M32C_OPERAND_DST16_16_16SA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_QI, M32C_OPERAND_DST16_16_16_QI, M32C_OPERAND_DST16_16_16SA_QI, M32C_OPERAND_DST16_16_20AR_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SB_RELATIVE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SB_RELATIVE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_16_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_20AR_HI, M32C_OPERAND_DST16_16_SI, M32C_OPERAND_DST16_16_8_SI, M32C_OPERAND_DST16_16_16_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20AR_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_20AR_HI, M32C_OPERAND_DST16_16_SI, M32C_OPERAND_DST16_16_8_SI, M32C_OPERAND_DST16_16_16_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20AR_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_QI, M32C_OPERAND_DST16_16_16_QI, M32C_OPERAND_DST16_16_16SA_QI, M32C_OPERAND_DST16_16_20AR_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20AR_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16SA_SI, M32C_OPERAND_DST16_16_20AR_SI, M32C_OPERAND_DST16_16_EXT_QI, M32C_OPERAND_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_20_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_AN_RELATIVE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_AN_RELATIVE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_FB_RELATIVE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_FB_RELATIVE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_OPERAND_DST16_16_MOVA_HI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_HI, M32C_OPERAND_DST16_16_8_HI, M32C_OPERAND_DST16_16_16_HI, M32C_OPERAND_DST16_16_16SA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_QI, M32C_OPERAND_DST16_16_16_QI, M32C_OPERAND_DST16_16_16SA_QI, M32C_OPERAND_DST16_16_20AR_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SB_RELATIVE_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SB_RELATIVE_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_8_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_20AR_HI, M32C_OPERAND_DST16_16_SI, M32C_OPERAND_DST16_16_8_SI, M32C_OPERAND_DST16_16_16_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16SA_SI, M32C_OPERAND_DST16_16_20AR_SI, M32C_OPERAND_DST16_16_EXT_QI, M32C_OPERAND_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_HI, M32C_OPERAND_DST16_16_8_HI, M32C_OPERAND_DST16_16_16_HI, M32C_OPERAND_DST16_16_16SA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_OPERAND_DST16_16_MOVA_HI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_BASIC_PREFIXED_HI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_SI, M32C_OPERAND_DST32_BASIC_PREFIXED_SI, M32C_OPERAND_DST16_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_16_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_20AR_HI, M32C_OPERAND_DST16_16_SI, M32C_OPERAND_DST16_16_8_SI, M32C_OPERAND_DST16_16_16_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_ABSOLUTE_QI, M32C_OPERAND_DST16_48_16_ABSOLUTE_QI, M32C_OPERAND_DST16_16_16_ABSOLUTE_HI, M32C_OPERAND_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_QI, M32C_OPERAND_DST16_24_16_ABSOLUTE_QI, M32C_OPERAND_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_ABSOLUTE_SI, M32C_OPERAND_DST16_32_16_ABSOLUTE_SI, M32C_OPERAND_DST16_40_16_ABSOLUTE_SI, M32C_OPERAND_DST16_48_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_16_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_20_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_24_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_24_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_24_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_QI, M32C_OPERAND_DST16_24_HI, M32C_OPERAND_DST32_24_UNPREFIXED_QI, M32C_OPERAND_DST32_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_24_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_QI, M32C_OPERAND_DST16_24_HI, M32C_OPERAND_DST32_24_UNPREFIXED_QI, M32C_OPERAND_DST32_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_ABSOLUTE_HI, M32C_OPERAND_DST16_40_16_ABSOLUTE_HI, M32C_OPERAND_DST16_48_16_ABSOLUTE_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_QI, M32C_OPERAND_DST16_24_16_ABSOLUTE_QI, M32C_OPERAND_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_ABSOLUTE_SI, M32C_OPERAND_DST16_32_16_ABSOLUTE_SI, M32C_OPERAND_DST16_40_16_ABSOLUTE_SI, M32C_OPERAND_DST16_48_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_16_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_20_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_24_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_32_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_32_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_32_QI, M32C_OPERAND_DST16_32_HI, M32C_OPERAND_DST32_32_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_32_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_32_QI, M32C_OPERAND_DST16_32_HI, M32C_OPERAND_DST32_32_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16, M32C_OPERAND_SRCDST16_R0L_R0H_S, M32C_OPERAND_DST32_2_S_BASIC_QI, M32C_OPERAND_DST32_2_S_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_16_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16_16_ABSOLUTE_QI, M32C_OPERAND_SRCDST16_R0L_R0H_S_DERIVED, M32C_OPERAND_DST32_2_S_R0L_DIRECT_QI, M32C_OPERAND_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_16_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_8_16_ABSOLUTE_QI, M32C_OPERAND_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_16_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_8_16_ABSOLUTE_QI, M32C_OPERAND_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_2_S, M32C_OPERAND_SRC32_2_S_QI, M32C_OPERAND_SRC32_2_S_HI, M32C_OPERAND_DST16_3_S_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_8_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_8_16_ABSOLUTE_QI, M32C_OPERAND_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_8_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_8_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_8_16_ABSOLUTE_QI, M32C_OPERAND_DST16_3_S_16_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_3_S_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_8_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_OPERAND_DST16_3_S_R0L_DIRECT_QI, M32C_OPERAND_DST16_3_S_R0H_DIRECT_QI, M32C_OPERAND_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_R0H_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_OPERAND_DST16_3_S_R0L_DIRECT_QI, M32C_OPERAND_DST16_3_S_R0H_DIRECT_QI, M32C_OPERAND_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_3_S_R0L_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_ABSOLUTE_PREFIXED, M32C_OPERAND_DST16_3_S_R0L_DIRECT_QI, M32C_OPERAND_DST16_3_S_R0H_DIRECT_QI, M32C_OPERAND_DST16_3_S_8_8_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_ABSOLUTE_HI, M32C_OPERAND_DST16_40_16_ABSOLUTE_HI, M32C_OPERAND_DST16_48_16_ABSOLUTE_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_ABSOLUTE_QI, M32C_OPERAND_DST16_48_16_ABSOLUTE_QI, M32C_OPERAND_DST16_16_16_ABSOLUTE_HI, M32C_OPERAND_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_ABSOLUTE_SI, M32C_OPERAND_DST16_32_16_ABSOLUTE_SI, M32C_OPERAND_DST16_40_16_ABSOLUTE_SI, M32C_OPERAND_DST16_48_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_16_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_20_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_40_8_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_40_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_32_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_40_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_40_16_SB_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_32_16_ABSOLUTE_HI, M32C_OPERAND_DST16_40_16_ABSOLUTE_HI, M32C_OPERAND_DST16_48_16_ABSOLUTE_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_ABSOLUTE_QI, M32C_OPERAND_DST16_48_16_ABSOLUTE_QI, M32C_OPERAND_DST16_16_16_ABSOLUTE_HI, M32C_OPERAND_DST16_24_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_16_ABSOLUTE_SI, M32C_OPERAND_DST16_32_16_ABSOLUTE_SI, M32C_OPERAND_DST16_40_16_ABSOLUTE_SI, M32C_OPERAND_DST16_48_16_ABSOLUTE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_16_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_QI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_QI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_20_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_16_AN_RELATIVE_SI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_SI, M32C_OPERAND_DST16_16_8_SB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_SB_RELATIVE_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_AN_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_FB_RELATIVE_HI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_20_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_40_16_AN_RELATIVE_HI, M32C_OPERAND_DST16_40_20_AN_RELATIVE_HI, M32C_OPERAND_DST16_48_8_SB_RELATIVE_HI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_QI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_48_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_48_8_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_16_SB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_FB_RELATIVE_SI, M32C_OPERAND_DST16_48_8_AN_RELATIVE_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_DIRECT_HI, M32C_OPERAND_DST16_AN_DIRECT_SI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_DIRECT_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_DIRECT_HI, M32C_OPERAND_DST16_AN_DIRECT_SI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_INDIRECT_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_INDIRECT_QI, M32C_OPERAND_DST16_AN_INDIRECT_HI, M32C_OPERAND_DST16_AN_INDIRECT_SI, M32C_OPERAND_DST16_AN_INDIRECT_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_INDIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_INDIRECT_QI, M32C_OPERAND_DST16_AN_INDIRECT_HI, M32C_OPERAND_DST16_AN_INDIRECT_SI, M32C_OPERAND_DST16_AN_INDIRECT_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_INDIRECT_MOVA_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16SA_SI, M32C_OPERAND_DST16_16_20AR_SI, M32C_OPERAND_DST16_16_EXT_QI, M32C_OPERAND_DST16_AN_INDIRECT_MOVA_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_INDIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_INDIRECT_QI, M32C_OPERAND_DST16_AN_INDIRECT_HI, M32C_OPERAND_DST16_AN_INDIRECT_SI, M32C_OPERAND_DST16_AN_INDIRECT_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_AN_INDIRECT_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_INDIRECT_QI, M32C_OPERAND_DST16_AN_INDIRECT_HI, M32C_OPERAND_DST16_AN_INDIRECT_SI, M32C_OPERAND_DST16_AN_INDIRECT_EXT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_BASIC_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_BASIC_QI, M32C_OPERAND_DST16_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_BASIC_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_BASIC_QI, M32C_OPERAND_DST16_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_BASIC_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_BASIC_SI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_QI, M32C_OPERAND_DST32_BASIC_PREFIXED_QI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_RN_DIRECT_EXT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_RN_DIRECT_SI, M32C_OPERAND_DST16_RN_DIRECT_EXT_QI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_RN_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_HI, M32C_OPERAND_DST16_RN_DIRECT_QI, M32C_OPERAND_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_RN_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_HI, M32C_OPERAND_DST16_RN_DIRECT_QI, M32C_OPERAND_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST16_RN_DIRECT_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_RN_DIRECT_SI, M32C_OPERAND_DST16_RN_DIRECT_EXT_QI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANEXTUNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANUNPREFIXEDSI, M32C_OPERAND_DST32ANEXTUNPREFIXED, M32C_OPERAND_DST32ANPREFIXED, M32C_OPERAND_DST32ANPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANUNPREFIXEDSI, M32C_OPERAND_DST32ANEXTUNPREFIXED, M32C_OPERAND_DST32ANPREFIXED, M32C_OPERAND_DST32ANPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANPREFIXEDHI, M32C_OPERAND_DST32ANPREFIXEDSI, M32C_OPERAND_BIT16AN, M32C_OPERAND_BIT32ANPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANUNPREFIXEDSI, M32C_OPERAND_DST32ANEXTUNPREFIXED, M32C_OPERAND_DST32ANPREFIXED, M32C_OPERAND_DST32ANPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANPREFIXEDHI, M32C_OPERAND_DST32ANPREFIXEDSI, M32C_OPERAND_BIT16AN, M32C_OPERAND_BIT32ANPREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANUNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN_S, M32C_OPERAND_DST32ANUNPREFIXED, M32C_OPERAND_DST32ANUNPREFIXEDQI, M32C_OPERAND_DST32ANUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANUNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN_S, M32C_OPERAND_DST32ANUNPREFIXED, M32C_OPERAND_DST32ANUNPREFIXEDQI, M32C_OPERAND_DST32ANUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANUNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16AN_S, M32C_OPERAND_DST32ANUNPREFIXED, M32C_OPERAND_DST32ANUNPREFIXEDQI, M32C_OPERAND_DST32ANUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32ANUNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32ANUNPREFIXEDSI, M32C_OPERAND_DST32ANEXTUNPREFIXED, M32C_OPERAND_DST32ANPREFIXED, M32C_OPERAND_DST32ANPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32R0HI_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32R0QI_S, M32C_OPERAND_DST32R0HI_S, M32C_OPERAND_DST32RNUNPREFIXEDQI, M32C_OPERAND_DST32RNUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32R0QI_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32R0QI_S, M32C_OPERAND_DST32R0HI_S, M32C_OPERAND_DST32RNUNPREFIXEDQI, M32C_OPERAND_DST32RNUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNEXTUNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNUNPREFIXEDSI, M32C_OPERAND_DST32RNEXTUNPREFIXEDQI, M32C_OPERAND_DST32RNEXTUNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNEXTUNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNUNPREFIXEDSI, M32C_OPERAND_DST32RNEXTUNPREFIXEDQI, M32C_OPERAND_DST32RNEXTUNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDSI, M32C_OPERAND_DST16RNQI_S, M32C_OPERAND_DST16ANQI_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNUNPREFIXEDSI, M32C_OPERAND_DST32RNEXTUNPREFIXEDQI, M32C_OPERAND_DST32RNEXTUNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDSI, M32C_OPERAND_DST16RNQI_S, M32C_OPERAND_DST16ANQI_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNUNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32R0QI_S, M32C_OPERAND_DST32R0HI_S, M32C_OPERAND_DST32RNUNPREFIXEDQI, M32C_OPERAND_DST32RNUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNUNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32R0QI_S, M32C_OPERAND_DST32R0HI_S, M32C_OPERAND_DST32RNUNPREFIXEDQI, M32C_OPERAND_DST32RNUNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32RNUNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32RNUNPREFIXEDSI, M32C_OPERAND_DST32RNEXTUNPREFIXEDQI, M32C_OPERAND_DST32RNEXTUNPREFIXEDHI, M32C_OPERAND_DST32RNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16SA_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16SA_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_UNPREFIXED_QI, M32C_OPERAND_DST32_16_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16SA_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_ABSOLUTE_EXT_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_UNPREFIXED_QI, M32C_OPERAND_DST32_16_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_16_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_HI, M32C_OPERAND_BIT16_RN_DIRECT, M32C_OPERAND_BIT32_RN_DIRECT_UNPREFIXED, M32C_OPERAND_BIT32_RN_DIRECT_PREFIXED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_ABSOLUTE_EXT_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_QI, M32C_OPERAND_DST16_24_16_ABSOLUTE_QI, M32C_OPERAND_DST16_32_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_UNPREFIXED_QI, M32C_OPERAND_DST32_16_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_24_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_UNPREFIXED_SI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_UNPREFIXED_MULEX_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_16_SB_RELATIVE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_8_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST16_16_16_AN_RELATIVE_EXT_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_8_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_8_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_UNPREFIXED_SI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_UNPREFIXED_MULEX_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_UNPREFIXED_SI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_UNPREFIXED_MULEX_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_UNPREFIXED_QI, M32C_OPERAND_DST32_16_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_UNPREFIXED_MULEX_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_UNPREFIXED_SI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_16_UNPREFIXED_MULEX_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_MOVA_SI, M32C_OPERAND_DST32_16_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_16_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_8_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16_UNPREFIXED_SI, M32C_OPERAND_DST32_16_16SA_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_1_S_A0_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_1_S_A0_DIRECT_HI, M32C_OPERAND_DST32_1_S_A1_DIRECT_HI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_1_S_A1_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_1_S_A0_DIRECT_HI, M32C_OPERAND_DST32_1_S_A1_DIRECT_HI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_16_ABSOLUTE_EXT_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_PREFIXED_HI, M32C_OPERAND_DST32_24_8_PREFIXED_HI, M32C_OPERAND_DST32_24_16_PREFIXED_HI, M32C_OPERAND_DST32_24_24_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_PREFIXED_QI, M32C_OPERAND_DST32_24_16_PREFIXED_QI, M32C_OPERAND_DST32_24_24_PREFIXED_QI, M32C_OPERAND_DST32_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_UNPREFIXED_SI, M32C_OPERAND_DST32_24_PREFIXED_SI, M32C_OPERAND_DST32_24_8_PREFIXED_SI, M32C_OPERAND_DST32_24_16_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_PREFIXED_HI, M32C_OPERAND_DST32_24_8_PREFIXED_HI, M32C_OPERAND_DST32_24_16_PREFIXED_HI, M32C_OPERAND_DST32_24_24_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_PREFIXED_QI, M32C_OPERAND_DST32_24_16_PREFIXED_QI, M32C_OPERAND_DST32_24_24_PREFIXED_QI, M32C_OPERAND_DST32_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_24_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_32_QI, M32C_OPERAND_DST16_32_HI, M32C_OPERAND_DST32_32_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_PREFIXED_HI, M32C_OPERAND_DST32_24_8_PREFIXED_HI, M32C_OPERAND_DST32_24_16_PREFIXED_HI, M32C_OPERAND_DST32_24_24_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_PREFIXED_QI, M32C_OPERAND_DST32_24_16_PREFIXED_QI, M32C_OPERAND_DST32_24_24_PREFIXED_QI, M32C_OPERAND_DST32_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_UNPREFIXED_SI, M32C_OPERAND_DST32_24_PREFIXED_SI, M32C_OPERAND_DST32_24_8_PREFIXED_SI, M32C_OPERAND_DST32_24_16_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_PREFIXED_HI, M32C_OPERAND_DST32_24_8_PREFIXED_HI, M32C_OPERAND_DST32_24_16_PREFIXED_HI, M32C_OPERAND_DST32_24_24_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_QI, M32C_OPERAND_DST16_24_HI, M32C_OPERAND_DST32_24_UNPREFIXED_QI, M32C_OPERAND_DST32_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_UNPREFIXED_SI, M32C_OPERAND_DST32_24_PREFIXED_SI, M32C_OPERAND_DST32_24_8_PREFIXED_SI, M32C_OPERAND_DST32_24_16_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_8_PREFIXED_QI, M32C_OPERAND_DST32_24_16_PREFIXED_QI, M32C_OPERAND_DST32_24_24_PREFIXED_QI, M32C_OPERAND_DST32_24_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_24_QI, M32C_OPERAND_DST16_24_HI, M32C_OPERAND_DST32_24_UNPREFIXED_QI, M32C_OPERAND_DST32_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_24_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_UNPREFIXED_SI, M32C_OPERAND_DST32_24_PREFIXED_SI, M32C_OPERAND_DST32_24_8_PREFIXED_SI, M32C_OPERAND_DST32_24_16_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_ABSOLUTE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_SI, M32C_OPERAND_SRC16_BASIC_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_QI, M32C_OPERAND_DST32_2_S_16_QI, M32C_OPERAND_DST32_2_S_8_HI, M32C_OPERAND_DST32_2_S_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_QI, M32C_OPERAND_DST32_2_S_16_QI, M32C_OPERAND_DST32_2_S_8_HI, M32C_OPERAND_DST32_2_S_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_16_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SI, M32C_OPERAND_DST32_2_S_16_SI, M32C_OPERAND_DST32_AN_S, M32C_OPERAND_BIT16_11_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_1_S_A0_DIRECT_HI, M32C_OPERAND_DST32_1_S_A1_DIRECT_HI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_SI, M32C_OPERAND_SRC16_BASIC_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_QI, M32C_OPERAND_DST32_2_S_16_QI, M32C_OPERAND_DST32_2_S_8_HI, M32C_OPERAND_DST32_2_S_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_QI, M32C_OPERAND_DST32_2_S_16_QI, M32C_OPERAND_DST32_2_S_8_HI, M32C_OPERAND_DST32_2_S_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_1_S_A0_DIRECT_HI, M32C_OPERAND_DST32_1_S_A1_DIRECT_HI, M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_SI, M32C_OPERAND_SRC16_BASIC_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_8_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SI, M32C_OPERAND_DST32_2_S_16_SI, M32C_OPERAND_DST32_AN_S, M32C_OPERAND_BIT16_11_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_BASIC_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16, M32C_OPERAND_SRCDST16_R0L_R0H_S, M32C_OPERAND_DST32_2_S_BASIC_QI, M32C_OPERAND_DST32_2_S_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_BASIC_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16, M32C_OPERAND_SRCDST16_R0L_R0H_S, M32C_OPERAND_DST32_2_S_BASIC_QI, M32C_OPERAND_DST32_2_S_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_R0L_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16_16_ABSOLUTE_QI, M32C_OPERAND_SRCDST16_R0L_R0H_S_DERIVED, M32C_OPERAND_DST32_2_S_R0L_DIRECT_QI, M32C_OPERAND_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_2_S_R0_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16_16_ABSOLUTE_QI, M32C_OPERAND_SRCDST16_R0L_R0H_S_DERIVED, M32C_OPERAND_DST32_2_S_R0L_DIRECT_QI, M32C_OPERAND_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_8_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_QI, M32C_OPERAND_DST32_32_UNPREFIXED_HI, M32C_OPERAND_DST32_32_PREFIXED_HI, M32C_OPERAND_DST32_32_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_QI, M32C_OPERAND_DST32_32_UNPREFIXED_HI, M32C_OPERAND_DST32_32_PREFIXED_HI, M32C_OPERAND_DST32_32_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_SI, M32C_OPERAND_DST32_40_UNPREFIXED_QI, M32C_OPERAND_DST32_40_PREFIXED_QI, M32C_OPERAND_DST32_40_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_QI, M32C_OPERAND_DST32_32_UNPREFIXED_HI, M32C_OPERAND_DST32_32_PREFIXED_HI, M32C_OPERAND_DST32_32_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_32_QI, M32C_OPERAND_DST16_32_HI, M32C_OPERAND_DST32_32_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_32_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_QI, M32C_OPERAND_DST32_32_UNPREFIXED_HI, M32C_OPERAND_DST32_32_PREFIXED_HI, M32C_OPERAND_DST32_32_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_24_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_32_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_16_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_8_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_DST32_40_16_FB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_PREFIXED_HI, M32C_OPERAND_DST32_40_UNPREFIXED_SI, M32C_OPERAND_DST32_40_PREFIXED_SI, M32C_OPERAND_DST32_48_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_SI, M32C_OPERAND_DST32_40_UNPREFIXED_QI, M32C_OPERAND_DST32_40_PREFIXED_QI, M32C_OPERAND_DST32_40_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_PREFIXED_HI, M32C_OPERAND_DST32_40_UNPREFIXED_SI, M32C_OPERAND_DST32_40_PREFIXED_SI, M32C_OPERAND_DST32_48_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_SI, M32C_OPERAND_DST32_40_UNPREFIXED_QI, M32C_OPERAND_DST32_40_PREFIXED_QI, M32C_OPERAND_DST32_40_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_PREFIXED_SI, M32C_OPERAND_DST32_40_UNPREFIXED_QI, M32C_OPERAND_DST32_40_PREFIXED_QI, M32C_OPERAND_DST32_40_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_40_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_PREFIXED_HI, M32C_OPERAND_DST32_40_UNPREFIXED_SI, M32C_OPERAND_DST32_40_PREFIXED_SI, M32C_OPERAND_DST32_48_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_32_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_40_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_DST32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_DST32_32_16_ABSOLUTE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_24_ABSOLUTE_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_16_16_ABSOLUTE_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_24_8_SB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_16_8_SB_RELATIVE_EXTUNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_DST32_48_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_PREFIXED_HI, M32C_OPERAND_DST32_48_PREFIXED_SI, M32C_OPERAND_BIT16_16, M32C_OPERAND_BIT16_16_BASIC$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_40_PREFIXED_HI, M32C_OPERAND_DST32_40_UNPREFIXED_SI, M32C_OPERAND_DST32_40_PREFIXED_SI, M32C_OPERAND_DST32_48_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_48_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_48_PREFIXED_HI, M32C_OPERAND_DST32_48_PREFIXED_SI, M32C_OPERAND_BIT16_16, M32C_OPERAND_BIT16_16_BASIC$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_DIRECT_HI, M32C_OPERAND_DST16_AN_DIRECT_SI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_AN_DIRECT_HI, M32C_OPERAND_DST16_AN_DIRECT_SI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_16_8_FB_RELATIVE_MOVA_HI, M32C_OPERAND_DST16_16_16_ABSOLUTE_MOVA_HI, M32C_OPERAND_DST16_16_MOVA_HI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_MOVA_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_AN_INDIRECT_EXTUNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_AN_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SI, M32C_OPERAND_DST32_2_S_16_SI, M32C_OPERAND_DST32_AN_S, M32C_OPERAND_BIT16_11_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_BASIC_PREFIXED_HI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_SI, M32C_OPERAND_DST32_BASIC_PREFIXED_SI, M32C_OPERAND_DST16_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_BASIC_SI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_QI, M32C_OPERAND_DST32_BASIC_PREFIXED_QI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_BASIC_PREFIXED_HI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_SI, M32C_OPERAND_DST32_BASIC_PREFIXED_SI, M32C_OPERAND_DST16_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_BASIC_SI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_QI, M32C_OPERAND_DST32_BASIC_PREFIXED_QI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_BASIC_SI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_QI, M32C_OPERAND_DST32_BASIC_PREFIXED_QI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_BASIC_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_BASIC_PREFIXED_HI, M32C_OPERAND_DST32_BASIC_UNPREFIXED_SI, M32C_OPERAND_DST32_BASIC_PREFIXED_SI, M32C_OPERAND_DST16_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_R3_DIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_EXTUNPREFIXED_HI, M32C_OPERAND_DST32_R3_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST16_AN_DIRECT_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_RN_DIRECT_SI, M32C_OPERAND_DST16_RN_DIRECT_EXT_QI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_RN_DIRECT_SI, M32C_OPERAND_DST16_RN_DIRECT_EXT_QI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_QI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_DST32_RN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_DST32_RN_DIRECT_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_DSTINDEX	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SIZE, M32C_OPERAND_BITINDEX, M32C_OPERAND_SRCINDEX, M32C_OPERAND_DSTINDEX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_FB	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FB, M32C_OPERAND_SP, M32C_OPERAND_SRCDST16_R0L_R0H_S_NORMAL, M32C_OPERAND_REGSETPOP$/;"	e	enum:cgen_operand_type
M32C_OPERAND_FLAGS16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32, M32C_OPERAND_COND32J, M32C_OPERAND_SCCOND32, M32C_OPERAND_FLAGS16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_FLAGS32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FLAGS32, M32C_OPERAND_CR16, M32C_OPERAND_CR1_UNPREFIXED_32, M32C_OPERAND_CR1_PREFIXED_32$/;"	e	enum:cgen_operand_type
M32C_OPERAND_G	opcodes/m32c-desc.h	/^ , M32C_OPERAND_S, M32C_OPERAND_Q, M32C_OPERAND_G, M32C_OPERAND_X$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_ZBIT, M32C_OPERAND_CBIT, M32C_OPERAND_UBIT, M32C_OPERAND_IBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM1_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_64_HI, M32C_OPERAND_IMM1_S, M32C_OPERAND_IMM3_S, M32C_OPERAND_BIT3_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM3_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_64_HI, M32C_OPERAND_IMM1_S, M32C_OPERAND_IMM3_S, M32C_OPERAND_BIT3_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_12_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_HI, M32C_OPERAND_IMM_12_S4, M32C_OPERAND_IMM_12_S4N, M32C_OPERAND_IMM_SH_12_S4$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_12_S4N	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_HI, M32C_OPERAND_IMM_12_S4, M32C_OPERAND_IMM_12_S4N, M32C_OPERAND_IMM_SH_12_S4$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_13_U3	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_13_U3, M32C_OPERAND_IMM_20_S4, M32C_OPERAND_IMM_SH_20_S4, M32C_OPERAND_IMM_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_16_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_16_HI, M32C_OPERAND_IMM_16_SI, M32C_OPERAND_IMM_24_QI, M32C_OPERAND_IMM_24_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_16_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_13_U3, M32C_OPERAND_IMM_20_S4, M32C_OPERAND_IMM_SH_20_S4, M32C_OPERAND_IMM_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_16_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_16_HI, M32C_OPERAND_IMM_16_SI, M32C_OPERAND_IMM_24_QI, M32C_OPERAND_IMM_24_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_20_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_13_U3, M32C_OPERAND_IMM_20_S4, M32C_OPERAND_IMM_SH_20_S4, M32C_OPERAND_IMM_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_24_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_16_HI, M32C_OPERAND_IMM_16_SI, M32C_OPERAND_IMM_24_QI, M32C_OPERAND_IMM_24_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_24_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_16_HI, M32C_OPERAND_IMM_16_SI, M32C_OPERAND_IMM_24_QI, M32C_OPERAND_IMM_24_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_24_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_24_SI, M32C_OPERAND_IMM_32_QI, M32C_OPERAND_IMM_32_SI, M32C_OPERAND_IMM_32_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_32_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_24_SI, M32C_OPERAND_IMM_32_QI, M32C_OPERAND_IMM_32_SI, M32C_OPERAND_IMM_32_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_32_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_24_SI, M32C_OPERAND_IMM_32_QI, M32C_OPERAND_IMM_32_SI, M32C_OPERAND_IMM_32_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_32_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_24_SI, M32C_OPERAND_IMM_32_QI, M32C_OPERAND_IMM_32_SI, M32C_OPERAND_IMM_32_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_40_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_40_QI, M32C_OPERAND_IMM_40_HI, M32C_OPERAND_IMM_40_SI, M32C_OPERAND_IMM_48_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_40_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_40_QI, M32C_OPERAND_IMM_40_HI, M32C_OPERAND_IMM_40_SI, M32C_OPERAND_IMM_48_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_40_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_40_QI, M32C_OPERAND_IMM_40_HI, M32C_OPERAND_IMM_40_SI, M32C_OPERAND_IMM_48_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_48_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_48_HI, M32C_OPERAND_IMM_48_SI, M32C_OPERAND_IMM_56_QI, M32C_OPERAND_IMM_56_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_48_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_40_QI, M32C_OPERAND_IMM_40_HI, M32C_OPERAND_IMM_40_SI, M32C_OPERAND_IMM_48_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_48_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_48_HI, M32C_OPERAND_IMM_48_SI, M32C_OPERAND_IMM_56_QI, M32C_OPERAND_IMM_56_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_56_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_48_HI, M32C_OPERAND_IMM_48_SI, M32C_OPERAND_IMM_56_QI, M32C_OPERAND_IMM_56_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_56_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_48_HI, M32C_OPERAND_IMM_48_SI, M32C_OPERAND_IMM_56_QI, M32C_OPERAND_IMM_56_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_64_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_64_HI, M32C_OPERAND_IMM1_S, M32C_OPERAND_IMM3_S, M32C_OPERAND_BIT3_S$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_8_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_HI, M32C_OPERAND_IMM_12_S4, M32C_OPERAND_IMM_12_S4N, M32C_OPERAND_IMM_SH_12_S4$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_8_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_S4, M32C_OPERAND_IMM_8_S4N, M32C_OPERAND_IMM_SH_8_S4, M32C_OPERAND_IMM_8_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_8_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_S4, M32C_OPERAND_IMM_8_S4N, M32C_OPERAND_IMM_SH_8_S4, M32C_OPERAND_IMM_8_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_8_S4N	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_S4, M32C_OPERAND_IMM_8_S4N, M32C_OPERAND_IMM_SH_8_S4, M32C_OPERAND_IMM_8_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_SH_12_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_HI, M32C_OPERAND_IMM_12_S4, M32C_OPERAND_IMM_12_S4N, M32C_OPERAND_IMM_SH_12_S4$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_SH_20_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_13_U3, M32C_OPERAND_IMM_20_S4, M32C_OPERAND_IMM_SH_20_S4, M32C_OPERAND_IMM_16_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_IMM_SH_8_S4	opcodes/m32c-desc.h	/^ , M32C_OPERAND_IMM_8_S4, M32C_OPERAND_IMM_8_S4N, M32C_OPERAND_IMM_SH_8_S4, M32C_OPERAND_IMM_8_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB32_JMP_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U27_PREFIXED, M32C_OPERAND_LAB_5_3, M32C_OPERAND_LAB32_JMP_S, M32C_OPERAND_LAB_8_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_16_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_8_16, M32C_OPERAND_LAB_8_24, M32C_OPERAND_LAB_16_8, M32C_OPERAND_LAB_24_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_24_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_8_16, M32C_OPERAND_LAB_8_24, M32C_OPERAND_LAB_16_8, M32C_OPERAND_LAB_24_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_32_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_32_8, M32C_OPERAND_LAB_40_8, M32C_OPERAND_SBIT, M32C_OPERAND_OBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_40_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_32_8, M32C_OPERAND_LAB_40_8, M32C_OPERAND_SBIT, M32C_OPERAND_OBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_5_3	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U27_PREFIXED, M32C_OPERAND_LAB_5_3, M32C_OPERAND_LAB32_JMP_S, M32C_OPERAND_LAB_8_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_8_16	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_8_16, M32C_OPERAND_LAB_8_24, M32C_OPERAND_LAB_16_8, M32C_OPERAND_LAB_24_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_8_24	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_8_16, M32C_OPERAND_LAB_8_24, M32C_OPERAND_LAB_16_8, M32C_OPERAND_LAB_24_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_LAB_8_8	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BITBASE32_24_U27_PREFIXED, M32C_OPERAND_LAB_5_3, M32C_OPERAND_LAB32_JMP_S, M32C_OPERAND_LAB_8_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_MAX	opcodes/m32c-desc.h	/^ , M32C_OPERAND_RN16_PUSH_S_ANYOF, M32C_OPERAND_AN16_PUSH_S_ANYOF, M32C_OPERAND_MAX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_NOREMAINDER	opcodes/m32c-desc.h	/^ , M32C_OPERAND_NOREMAINDER, M32C_OPERAND_SRC16_RN_DIRECT_QI, M32C_OPERAND_SRC16_RN_DIRECT_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_OBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_32_8, M32C_OPERAND_LAB_40_8, M32C_OPERAND_SBIT, M32C_OPERAND_OBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_PC	opcodes/m32c-desc.h	/^  M32C_OPERAND_PC, M32C_OPERAND_SRC16RNQI, M32C_OPERAND_SRC16RNHI, M32C_OPERAND_SRC32RNUNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_Q	opcodes/m32c-desc.h	/^ , M32C_OPERAND_S, M32C_OPERAND_Q, M32C_OPERAND_G, M32C_OPERAND_X$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R0	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT16RN, M32C_OPERAND_BIT32RNPREFIXED, M32C_OPERAND_BIT32RNUNPREFIXED, M32C_OPERAND_R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R0H	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R0H, M32C_OPERAND_R2R0, M32C_OPERAND_R3R1, M32C_OPERAND_R1R2R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R0L	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R1, M32C_OPERAND_R2, M32C_OPERAND_R3, M32C_OPERAND_R0L$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R1	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R1, M32C_OPERAND_R2, M32C_OPERAND_R3, M32C_OPERAND_R0L$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R1R2R0	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R0H, M32C_OPERAND_R2R0, M32C_OPERAND_R3R1, M32C_OPERAND_R1R2R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R2	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R1, M32C_OPERAND_R2, M32C_OPERAND_R3, M32C_OPERAND_R0L$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R2R0	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R0H, M32C_OPERAND_R2R0, M32C_OPERAND_R3R1, M32C_OPERAND_R1R2R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R3	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R1, M32C_OPERAND_R2, M32C_OPERAND_R3, M32C_OPERAND_R0L$/;"	e	enum:cgen_operand_type
M32C_OPERAND_R3R1	opcodes/m32c-desc.h	/^ , M32C_OPERAND_R0H, M32C_OPERAND_R2R0, M32C_OPERAND_R3R1, M32C_OPERAND_R1R2R0$/;"	e	enum:cgen_operand_type
M32C_OPERAND_REGSETPOP	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FB, M32C_OPERAND_SP, M32C_OPERAND_SRCDST16_R0L_R0H_S_NORMAL, M32C_OPERAND_REGSETPOP$/;"	e	enum:cgen_operand_type
M32C_OPERAND_REGSETPUSH	opcodes/m32c-desc.h	/^ , M32C_OPERAND_REGSETPUSH, M32C_OPERAND_RN16_PUSH_S, M32C_OPERAND_AN16_PUSH_S, M32C_OPERAND_DSP_8_U6$/;"	e	enum:cgen_operand_type
M32C_OPERAND_RN16_PUSH_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_REGSETPUSH, M32C_OPERAND_RN16_PUSH_S, M32C_OPERAND_AN16_PUSH_S, M32C_OPERAND_DSP_8_U6$/;"	e	enum:cgen_operand_type
M32C_OPERAND_RN16_PUSH_S_ANYOF	opcodes/m32c-desc.h	/^ , M32C_OPERAND_RN16_PUSH_S_ANYOF, M32C_OPERAND_AN16_PUSH_S_ANYOF, M32C_OPERAND_MAX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_RN16_PUSH_S_DERIVED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32_24_27_AN_RELATIVE_PREFIXED, M32C_OPERAND_BIT16_11_SB_RELATIVE_S, M32C_OPERAND_RN16_PUSH_S_DERIVED, M32C_OPERAND_AN16_PUSH_S_DERIVED$/;"	e	enum:cgen_operand_type
M32C_OPERAND_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_S, M32C_OPERAND_Q, M32C_OPERAND_G, M32C_OPERAND_X$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SB	opcodes/m32c-desc.h	/^ , M32C_OPERAND_BIT32ANUNPREFIXED, M32C_OPERAND_A0, M32C_OPERAND_A1, M32C_OPERAND_SB$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_LAB_32_8, M32C_OPERAND_LAB_40_8, M32C_OPERAND_SBIT, M32C_OPERAND_OBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SCCOND32	opcodes/m32c-desc.h	/^ , M32C_OPERAND_COND32, M32C_OPERAND_COND32J, M32C_OPERAND_SCCOND32, M32C_OPERAND_FLAGS16$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SIZE	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SIZE, M32C_OPERAND_BITINDEX, M32C_OPERAND_SRCINDEX, M32C_OPERAND_DSTINDEX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SP	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FB, M32C_OPERAND_SP, M32C_OPERAND_SRCDST16_R0L_R0H_S_NORMAL, M32C_OPERAND_REGSETPOP$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16AN	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNPREFIXEDSI, M32C_OPERAND_SRC16AN, M32C_OPERAND_SRC16ANQI, M32C_OPERAND_SRC16ANHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16ANHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNPREFIXEDSI, M32C_OPERAND_SRC16AN, M32C_OPERAND_SRC16ANQI, M32C_OPERAND_SRC16ANHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16ANQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNPREFIXEDSI, M32C_OPERAND_SRC16AN, M32C_OPERAND_SRC16ANQI, M32C_OPERAND_SRC16ANHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16RNHI	opcodes/m32c-desc.h	/^  M32C_OPERAND_PC, M32C_OPERAND_SRC16RNQI, M32C_OPERAND_SRC16RNHI, M32C_OPERAND_SRC32RNUNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16RNQI	opcodes/m32c-desc.h	/^  M32C_OPERAND_PC, M32C_OPERAND_SRC16RNQI, M32C_OPERAND_SRC16RNHI, M32C_OPERAND_SRC32RNUNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_ABSOLUTE_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_SB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_AN_RELATIVE_HI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_20_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_QI, M32C_OPERAND_SRC16_16_16_QI, M32C_OPERAND_SRC16_16_8_HI, M32C_OPERAND_SRC16_16_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_QI, M32C_OPERAND_SRC16_16_16_QI, M32C_OPERAND_SRC16_16_8_HI, M32C_OPERAND_SRC16_16_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_SB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_AN_RELATIVE_HI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_16_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_20_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_20_AN_RELATIVE_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_20_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_20_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_AN_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_SB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_AN_RELATIVE_HI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_AN_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_20_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_SB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_HI, M32C_OPERAND_SRC16_16_8_AN_RELATIVE_HI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_QI, M32C_OPERAND_SRC16_16_16_QI, M32C_OPERAND_SRC16_16_8_HI, M32C_OPERAND_SRC16_16_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_QI, M32C_OPERAND_SRC16_16_16_QI, M32C_OPERAND_SRC16_16_8_HI, M32C_OPERAND_SRC16_16_16_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_8_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_20_AN_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_16_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_2_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_2_S, M32C_OPERAND_SRC32_2_S_QI, M32C_OPERAND_SRC32_2_S_HI, M32C_OPERAND_DST16_3_S_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_2_S_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_SRC16_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_2_S_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_SRC16_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_2_S_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_SRC16_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_AN_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_DIRECT_QI, M32C_OPERAND_SRC16_AN_DIRECT_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_AN_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_DIRECT_QI, M32C_OPERAND_SRC16_AN_DIRECT_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_AN_INDIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_INDIRECT_QI, M32C_OPERAND_SRC16_AN_INDIRECT_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_AN_INDIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_INDIRECT_QI, M32C_OPERAND_SRC16_AN_INDIRECT_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_BASIC_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_BASIC_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_QI, M32C_OPERAND_SRC32_BASIC_PREFIXED_QI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_BASIC_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST32_2_S_8_SB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_8_FB_RELATIVE_SI, M32C_OPERAND_DST32_2_S_16_ABSOLUTE_SI, M32C_OPERAND_SRC16_BASIC_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_RN_DIRECT_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_NOREMAINDER, M32C_OPERAND_SRC16_RN_DIRECT_QI, M32C_OPERAND_SRC16_RN_DIRECT_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC16_RN_DIRECT_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_NOREMAINDER, M32C_OPERAND_SRC16_RN_DIRECT_QI, M32C_OPERAND_SRC16_RN_DIRECT_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANPREFIXED, M32C_OPERAND_SRC32ANPREFIXEDQI, M32C_OPERAND_SRC32ANPREFIXEDHI, M32C_OPERAND_SRC32ANPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANPREFIXED, M32C_OPERAND_SRC32ANPREFIXEDQI, M32C_OPERAND_SRC32ANPREFIXEDHI, M32C_OPERAND_SRC32ANPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANPREFIXED, M32C_OPERAND_SRC32ANPREFIXEDQI, M32C_OPERAND_SRC32ANPREFIXEDHI, M32C_OPERAND_SRC32ANPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANPREFIXED, M32C_OPERAND_SRC32ANPREFIXEDQI, M32C_OPERAND_SRC32ANPREFIXEDHI, M32C_OPERAND_SRC32ANPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANUNPREFIXED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANUNPREFIXED, M32C_OPERAND_SRC32ANUNPREFIXEDQI, M32C_OPERAND_SRC32ANUNPREFIXEDHI, M32C_OPERAND_SRC32ANUNPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANUNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANUNPREFIXED, M32C_OPERAND_SRC32ANUNPREFIXEDQI, M32C_OPERAND_SRC32ANUNPREFIXEDHI, M32C_OPERAND_SRC32ANUNPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANUNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANUNPREFIXED, M32C_OPERAND_SRC32ANUNPREFIXEDQI, M32C_OPERAND_SRC32ANUNPREFIXEDHI, M32C_OPERAND_SRC32ANUNPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32ANUNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32ANUNPREFIXED, M32C_OPERAND_SRC32ANUNPREFIXEDQI, M32C_OPERAND_SRC32ANUNPREFIXEDHI, M32C_OPERAND_SRC32ANUNPREFIXEDSI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNUNPREFIXEDHI, M32C_OPERAND_SRC32RNUNPREFIXEDSI, M32C_OPERAND_SRC32RNPREFIXEDQI, M32C_OPERAND_SRC32RNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNPREFIXEDQI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNUNPREFIXEDHI, M32C_OPERAND_SRC32RNUNPREFIXEDSI, M32C_OPERAND_SRC32RNPREFIXEDQI, M32C_OPERAND_SRC32RNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNPREFIXEDSI, M32C_OPERAND_SRC16AN, M32C_OPERAND_SRC16ANQI, M32C_OPERAND_SRC16ANHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNUNPREFIXEDHI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNUNPREFIXEDHI, M32C_OPERAND_SRC32RNUNPREFIXEDSI, M32C_OPERAND_SRC32RNPREFIXEDQI, M32C_OPERAND_SRC32RNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNUNPREFIXEDQI	opcodes/m32c-desc.h	/^  M32C_OPERAND_PC, M32C_OPERAND_SRC16RNQI, M32C_OPERAND_SRC16RNHI, M32C_OPERAND_SRC32RNUNPREFIXEDQI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32RNUNPREFIXEDSI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32RNUNPREFIXEDHI, M32C_OPERAND_SRC32RNUNPREFIXEDSI, M32C_OPERAND_SRC32RNPREFIXEDQI, M32C_OPERAND_SRC32RNPREFIXEDHI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_ABSOLUTE_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_ABSOLUTE_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_20_AN_RELATIVE_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_16_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_16_ABSOLUTE_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_24_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_PREFIXED_QI, M32C_OPERAND_SRC32_24_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_20_AN_RELATIVE_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_FB_RELATIVE_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_16_20_AN_RELATIVE_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_SB_RELATIVE_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_FB_RELATIVE_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_SB_RELATIVE_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_8_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_QI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_16_8_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_24_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_8_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_16_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_HI, M32C_OPERAND_SRC32_16_16_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_ABSOLUTE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_PREFIXED_QI, M32C_OPERAND_SRC32_24_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_BASIC_QI, M32C_OPERAND_DST16_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_ABSOLUTE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_ABSOLUTE_PREFIXED_SI, M32C_OPERAND_SRC16_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC16_2_S_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_PREFIXED_QI, M32C_OPERAND_SRC32_24_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_24_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_PREFIXED_SI, M32C_OPERAND_DST16_BASIC_QI, M32C_OPERAND_DST16_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC16_16_16_ABSOLUTE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_AN_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_24_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_PREFIXED_QI, M32C_OPERAND_SRC32_24_24_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_PREFIXED_HI, M32C_OPERAND_SRC32_24_24_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_24_AN_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_HI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_16_16_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_16_24_AN_RELATIVE_UNPREFIXED_SI, M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_QI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_24_8_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_SB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_8_FB_RELATIVE_PREFIXED_SI, M32C_OPERAND_SRC32_24_16_FB_RELATIVE_PREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_HI, M32C_OPERAND_DST16_RN_DIRECT_QI, M32C_OPERAND_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_HI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_HI, M32C_OPERAND_DST16_RN_DIRECT_QI, M32C_OPERAND_DST16_RN_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_8_FB_RELATIVE_QI, M32C_OPERAND_SRC32_2_S_16_ABSOLUTE_QI, M32C_OPERAND_SRC32_2_S_8_SB_RELATIVE_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_2_S, M32C_OPERAND_SRC32_2_S_QI, M32C_OPERAND_SRC32_2_S_HI, M32C_OPERAND_DST16_3_S_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_2_S_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_2_S, M32C_OPERAND_SRC32_2_S_QI, M32C_OPERAND_SRC32_2_S_HI, M32C_OPERAND_DST16_3_S_8$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_INDIRECT_QI, M32C_OPERAND_SRC16_AN_INDIRECT_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_DIRECT_QI, M32C_OPERAND_SRC16_AN_DIRECT_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_16_8_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_16_SB_RELATIVE_QI, M32C_OPERAND_SRC16_16_8_FB_RELATIVE_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_INDIRECT_QI, M32C_OPERAND_SRC16_AN_INDIRECT_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_AN_INDIRECT_UNPREFIXED_SI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_AN_INDIRECT_PREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_EXTPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_BASIC_PREFIXED_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_SI, M32C_OPERAND_SRC32_BASIC_PREFIXED_SI, M32C_OPERAND_SRC32_BASIC_EXTPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_BASIC_PREFIXED_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_SI, M32C_OPERAND_SRC32_BASIC_PREFIXED_SI, M32C_OPERAND_SRC32_BASIC_EXTPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_BASIC_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_QI, M32C_OPERAND_SRC32_BASIC_PREFIXED_QI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_BASIC_PREFIXED_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_SI, M32C_OPERAND_SRC32_BASIC_PREFIXED_SI, M32C_OPERAND_SRC32_BASIC_EXTPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_BASIC_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_QI, M32C_OPERAND_SRC32_BASIC_PREFIXED_QI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC16_BASIC_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_QI, M32C_OPERAND_SRC32_BASIC_PREFIXED_QI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_BASIC_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_BASIC_PREFIXED_HI, M32C_OPERAND_SRC32_BASIC_UNPREFIXED_SI, M32C_OPERAND_SRC32_BASIC_PREFIXED_SI, M32C_OPERAND_SRC32_BASIC_EXTPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_SI, M32C_OPERAND_SRC16_AN_DIRECT_QI, M32C_OPERAND_SRC16_AN_DIRECT_HI, M32C_OPERAND_SRC32_AN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_HI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_QI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_NOREMAINDER, M32C_OPERAND_SRC16_RN_DIRECT_QI, M32C_OPERAND_SRC16_RN_DIRECT_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_QI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_SI	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_QI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_PREFIXED_HI, M32C_OPERAND_SRC32_RN_DIRECT_UNPREFIXED_SI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRCDST16_R0L_R0H_S	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16, M32C_OPERAND_SRCDST16_R0L_R0H_S, M32C_OPERAND_DST32_2_S_BASIC_QI, M32C_OPERAND_DST32_2_S_BASIC_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRCDST16_R0L_R0H_S_DERIVED	opcodes/m32c-desc.h	/^ , M32C_OPERAND_DST16_3_S_16_16_ABSOLUTE_QI, M32C_OPERAND_SRCDST16_R0L_R0H_S_DERIVED, M32C_OPERAND_DST32_2_S_R0L_DIRECT_QI, M32C_OPERAND_DST32_2_S_R0_DIRECT_HI$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRCDST16_R0L_R0H_S_NORMAL	opcodes/m32c-desc.h	/^ , M32C_OPERAND_FB, M32C_OPERAND_SP, M32C_OPERAND_SRCDST16_R0L_R0H_S_NORMAL, M32C_OPERAND_REGSETPOP$/;"	e	enum:cgen_operand_type
M32C_OPERAND_SRCINDEX	opcodes/m32c-desc.h	/^ , M32C_OPERAND_SIZE, M32C_OPERAND_BITINDEX, M32C_OPERAND_SRCINDEX, M32C_OPERAND_DSTINDEX$/;"	e	enum:cgen_operand_type
M32C_OPERAND_UBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_ZBIT, M32C_OPERAND_CBIT, M32C_OPERAND_UBIT, M32C_OPERAND_IBIT$/;"	e	enum:cgen_operand_type
M32C_OPERAND_X	opcodes/m32c-desc.h	/^ , M32C_OPERAND_S, M32C_OPERAND_Q, M32C_OPERAND_G, M32C_OPERAND_X$/;"	e	enum:cgen_operand_type
M32C_OPERAND_Z	opcodes/m32c-desc.h	/^ , M32C_OPERAND_CR2_32, M32C_OPERAND_CR3_UNPREFIXED_32, M32C_OPERAND_CR3_PREFIXED_32, M32C_OPERAND_Z$/;"	e	enum:cgen_operand_type
M32C_OPERAND_ZBIT	opcodes/m32c-desc.h	/^ , M32C_OPERAND_ZBIT, M32C_OPERAND_CBIT, M32C_OPERAND_UBIT, M32C_OPERAND_IBIT$/;"	e	enum:cgen_operand_type
M32C_STEPPED	sim/m32c/cpu.h	206;"	d
M32C_STOPPED	sim/m32c/cpu.h	210;"	d
M32C_STOP_SIG	sim/m32c/cpu.h	211;"	d
M32R2F_CPU_DATA	sim/m32r/cpu2.h	/^} M32R2F_CPU_DATA;$/;"	t	typeref:struct:__anon252
M32R2F_DECODE_H	sim/m32r/decode2.h	25;"	d
M32R2F_INSN_ADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_X_CHAIN, M32R2F_INSN_X_BEGIN, M32R2F_INSN_ADD, M32R2F_INSN_ADD3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ADD3	sim/m32r/decode2.h	/^ , M32R2F_INSN_X_CHAIN, M32R2F_INSN_X_BEGIN, M32R2F_INSN_ADD, M32R2F_INSN_ADD3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ADDI	sim/m32r/decode2.h	/^ , M32R2F_INSN_XOR, M32R2F_INSN_XOR3, M32R2F_INSN_ADDI, M32R2F_INSN_ADDV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ADDV	sim/m32r/decode2.h	/^ , M32R2F_INSN_XOR, M32R2F_INSN_XOR3, M32R2F_INSN_ADDI, M32R2F_INSN_ADDV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ADDV3	sim/m32r/decode2.h	/^ , M32R2F_INSN_ADDV3, M32R2F_INSN_ADDX, M32R2F_INSN_BC8, M32R2F_INSN_BC24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ADDX	sim/m32r/decode2.h	/^ , M32R2F_INSN_ADDV3, M32R2F_INSN_ADDX, M32R2F_INSN_BC8, M32R2F_INSN_BC24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_AND	sim/m32r/decode2.h	/^ , M32R2F_INSN_AND, M32R2F_INSN_AND3, M32R2F_INSN_OR, M32R2F_INSN_OR3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_AND3	sim/m32r/decode2.h	/^ , M32R2F_INSN_AND, M32R2F_INSN_AND3, M32R2F_INSN_OR, M32R2F_INSN_OR3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BC24	sim/m32r/decode2.h	/^ , M32R2F_INSN_ADDV3, M32R2F_INSN_ADDX, M32R2F_INSN_BC8, M32R2F_INSN_BC24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_ADDV3, M32R2F_INSN_ADDX, M32R2F_INSN_BC8, M32R2F_INSN_BC24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BCL24	sim/m32r/decode2.h	/^ , M32R2F_INSN_BL24, M32R2F_INSN_BCL8, M32R2F_INSN_BCL24, M32R2F_INSN_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_BL24, M32R2F_INSN_BCL8, M32R2F_INSN_BCL24, M32R2F_INSN_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BCLR	sim/m32r/decode2.h	/^ , M32R2F_INSN_BSET, M32R2F_INSN_BCLR, M32R2F_INSN_BTST, M32R2F_INSN_PAR_ADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BEQ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BEQ, M32R2F_INSN_BEQZ, M32R2F_INSN_BGEZ, M32R2F_INSN_BGTZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BEQZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BEQ, M32R2F_INSN_BEQZ, M32R2F_INSN_BGEZ, M32R2F_INSN_BGTZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BGEZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BEQ, M32R2F_INSN_BEQZ, M32R2F_INSN_BGEZ, M32R2F_INSN_BGTZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BGTZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BEQ, M32R2F_INSN_BEQZ, M32R2F_INSN_BGEZ, M32R2F_INSN_BGTZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BL24	sim/m32r/decode2.h	/^ , M32R2F_INSN_BL24, M32R2F_INSN_BCL8, M32R2F_INSN_BCL24, M32R2F_INSN_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_BLEZ, M32R2F_INSN_BLTZ, M32R2F_INSN_BNEZ, M32R2F_INSN_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BLEZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BLEZ, M32R2F_INSN_BLTZ, M32R2F_INSN_BNEZ, M32R2F_INSN_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BLTZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BLEZ, M32R2F_INSN_BLTZ, M32R2F_INSN_BNEZ, M32R2F_INSN_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNC24	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNC24, M32R2F_INSN_BNE, M32R2F_INSN_BRA8, M32R2F_INSN_BRA24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_BL24, M32R2F_INSN_BCL8, M32R2F_INSN_BCL24, M32R2F_INSN_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNCL24	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNCL8, M32R2F_INSN_BNCL24, M32R2F_INSN_CMP, M32R2F_INSN_CMPI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNCL8, M32R2F_INSN_BNCL24, M32R2F_INSN_CMP, M32R2F_INSN_CMPI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNE	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNC24, M32R2F_INSN_BNE, M32R2F_INSN_BRA8, M32R2F_INSN_BRA24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BNEZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_BLEZ, M32R2F_INSN_BLTZ, M32R2F_INSN_BNEZ, M32R2F_INSN_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BRA24	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNC24, M32R2F_INSN_BNE, M32R2F_INSN_BRA8, M32R2F_INSN_BRA24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BRA8	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNC24, M32R2F_INSN_BNE, M32R2F_INSN_BRA8, M32R2F_INSN_BRA24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BSET	sim/m32r/decode2.h	/^ , M32R2F_INSN_BSET, M32R2F_INSN_BCLR, M32R2F_INSN_BTST, M32R2F_INSN_PAR_ADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_BTST	sim/m32r/decode2.h	/^ , M32R2F_INSN_BSET, M32R2F_INSN_BCLR, M32R2F_INSN_BTST, M32R2F_INSN_PAR_ADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CLRPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_SC, M32R2F_INSN_SNC, M32R2F_INSN_CLRPSW, M32R2F_INSN_SETPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNCL8, M32R2F_INSN_BNCL24, M32R2F_INSN_CMP, M32R2F_INSN_CMPI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMPEQ	sim/m32r/decode2.h	/^ , M32R2F_INSN_CMPU, M32R2F_INSN_CMPUI, M32R2F_INSN_CMPEQ, M32R2F_INSN_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMPI	sim/m32r/decode2.h	/^ , M32R2F_INSN_BNCL8, M32R2F_INSN_BNCL24, M32R2F_INSN_CMP, M32R2F_INSN_CMPI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMPU	sim/m32r/decode2.h	/^ , M32R2F_INSN_CMPU, M32R2F_INSN_CMPUI, M32R2F_INSN_CMPEQ, M32R2F_INSN_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMPUI	sim/m32r/decode2.h	/^ , M32R2F_INSN_CMPU, M32R2F_INSN_CMPUI, M32R2F_INSN_CMPEQ, M32R2F_INSN_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_CMPZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_CMPU, M32R2F_INSN_CMPUI, M32R2F_INSN_CMPEQ, M32R2F_INSN_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIV	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIV, M32R2F_INSN_DIVU, M32R2F_INSN_REM, M32R2F_INSN_REMU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIVB	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIVUH, M32R2F_INSN_DIVB, M32R2F_INSN_DIVUB, M32R2F_INSN_DIVH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIVH	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIVUH, M32R2F_INSN_DIVB, M32R2F_INSN_DIVUB, M32R2F_INSN_DIVH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIVU	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIV, M32R2F_INSN_DIVU, M32R2F_INSN_REM, M32R2F_INSN_REMU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIVUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIVUH, M32R2F_INSN_DIVB, M32R2F_INSN_DIVUB, M32R2F_INSN_DIVH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_DIVUH	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIVUH, M32R2F_INSN_DIVB, M32R2F_INSN_DIVUB, M32R2F_INSN_DIVH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_JC	sim/m32r/decode2.h	/^ , M32R2F_INSN_JC, M32R2F_INSN_JNC, M32R2F_INSN_JL, M32R2F_INSN_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_JL	sim/m32r/decode2.h	/^ , M32R2F_INSN_JC, M32R2F_INSN_JNC, M32R2F_INSN_JL, M32R2F_INSN_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_JMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_JC, M32R2F_INSN_JNC, M32R2F_INSN_JL, M32R2F_INSN_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_JNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_JC, M32R2F_INSN_JNC, M32R2F_INSN_JL, M32R2F_INSN_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LD	sim/m32r/decode2.h	/^ , M32R2F_INSN_LD, M32R2F_INSN_LD_D, M32R2F_INSN_LDB, M32R2F_INSN_LDB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LD24	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDUH, M32R2F_INSN_LDUH_D, M32R2F_INSN_LD_PLUS, M32R2F_INSN_LD24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDB	sim/m32r/decode2.h	/^ , M32R2F_INSN_LD, M32R2F_INSN_LD_D, M32R2F_INSN_LDB, M32R2F_INSN_LDB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDB_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_LD, M32R2F_INSN_LD_D, M32R2F_INSN_LDB, M32R2F_INSN_LDB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDH	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDH, M32R2F_INSN_LDH_D, M32R2F_INSN_LDUB, M32R2F_INSN_LDUB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDH_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDH, M32R2F_INSN_LDH_D, M32R2F_INSN_LDUB, M32R2F_INSN_LDUB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDI16	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDI8, M32R2F_INSN_LDI16, M32R2F_INSN_LOCK, M32R2F_INSN_MACHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDI8	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDI8, M32R2F_INSN_LDI16, M32R2F_INSN_LOCK, M32R2F_INSN_MACHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDH, M32R2F_INSN_LDH_D, M32R2F_INSN_LDUB, M32R2F_INSN_LDUB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDUB_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDH, M32R2F_INSN_LDH_D, M32R2F_INSN_LDUB, M32R2F_INSN_LDUB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDUH	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDUH, M32R2F_INSN_LDUH_D, M32R2F_INSN_LD_PLUS, M32R2F_INSN_LD24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LDUH_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDUH, M32R2F_INSN_LDUH_D, M32R2F_INSN_LD_PLUS, M32R2F_INSN_LD24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LD_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_LD, M32R2F_INSN_LD_D, M32R2F_INSN_LDB, M32R2F_INSN_LDB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LD_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDUH, M32R2F_INSN_LDUH_D, M32R2F_INSN_LD_PLUS, M32R2F_INSN_LD24$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_LOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDI8, M32R2F_INSN_LDI16, M32R2F_INSN_LOCK, M32R2F_INSN_MACHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_LDI8, M32R2F_INSN_LDI16, M32R2F_INSN_LOCK, M32R2F_INSN_MACHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACLH1	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACWU1, M32R2F_INSN_MSBLO, M32R2F_INSN_MULWU1, M32R2F_INSN_MACLH1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACLO_A, M32R2F_INSN_MACWHI_A, M32R2F_INSN_MACWLO_A, M32R2F_INSN_MUL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACLO_A, M32R2F_INSN_MACWHI_A, M32R2F_INSN_MACWLO_A, M32R2F_INSN_MUL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACLO_A, M32R2F_INSN_MACWHI_A, M32R2F_INSN_MACWLO_A, M32R2F_INSN_MUL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MACWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACWU1, M32R2F_INSN_MSBLO, M32R2F_INSN_MULWU1, M32R2F_INSN_MACLH1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MSBLO	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACWU1, M32R2F_INSN_MSBLO, M32R2F_INSN_MULWU1, M32R2F_INSN_MACLH1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MUL	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACLO_A, M32R2F_INSN_MACWHI_A, M32R2F_INSN_MACWLO_A, M32R2F_INSN_MUL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MULHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MULHI_A, M32R2F_INSN_MULLO_A, M32R2F_INSN_MULWHI_A, M32R2F_INSN_MULWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MULLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MULHI_A, M32R2F_INSN_MULLO_A, M32R2F_INSN_MULWHI_A, M32R2F_INSN_MULWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MULWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MULHI_A, M32R2F_INSN_MULLO_A, M32R2F_INSN_MULWHI_A, M32R2F_INSN_MULWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MULWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MULHI_A, M32R2F_INSN_MULLO_A, M32R2F_INSN_MULWHI_A, M32R2F_INSN_MULWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MULWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_MACWU1, M32R2F_INSN_MSBLO, M32R2F_INSN_MULWU1, M32R2F_INSN_MACLH1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MV	sim/m32r/decode2.h	/^ , M32R2F_INSN_MV, M32R2F_INSN_MVFACHI_A, M32R2F_INSN_MVFACLO_A, M32R2F_INSN_MVFACMI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVFACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MV, M32R2F_INSN_MVFACHI_A, M32R2F_INSN_MVFACLO_A, M32R2F_INSN_MVFACMI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVFACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MV, M32R2F_INSN_MVFACHI_A, M32R2F_INSN_MVFACLO_A, M32R2F_INSN_MVFACMI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVFACMI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MV, M32R2F_INSN_MVFACHI_A, M32R2F_INSN_MVFACLO_A, M32R2F_INSN_MVFACMI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVFC	sim/m32r/decode2.h	/^ , M32R2F_INSN_MVFC, M32R2F_INSN_MVTACHI_A, M32R2F_INSN_MVTACLO_A, M32R2F_INSN_MVTC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVTACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MVFC, M32R2F_INSN_MVTACHI_A, M32R2F_INSN_MVTACLO_A, M32R2F_INSN_MVTC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVTACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_MVFC, M32R2F_INSN_MVTACHI_A, M32R2F_INSN_MVTACLO_A, M32R2F_INSN_MVTC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_MVTC	sim/m32r/decode2.h	/^ , M32R2F_INSN_MVFC, M32R2F_INSN_MVTACHI_A, M32R2F_INSN_MVTACLO_A, M32R2F_INSN_MVTC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_NEG	sim/m32r/decode2.h	/^ , M32R2F_INSN_NEG, M32R2F_INSN_NOP, M32R2F_INSN_NOT, M32R2F_INSN_RAC_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_NOP	sim/m32r/decode2.h	/^ , M32R2F_INSN_NEG, M32R2F_INSN_NOP, M32R2F_INSN_NOT, M32R2F_INSN_RAC_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_NOT	sim/m32r/decode2.h	/^ , M32R2F_INSN_NEG, M32R2F_INSN_NOP, M32R2F_INSN_NOT, M32R2F_INSN_RAC_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_OR	sim/m32r/decode2.h	/^ , M32R2F_INSN_AND, M32R2F_INSN_AND3, M32R2F_INSN_OR, M32R2F_INSN_OR3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_OR3	sim/m32r/decode2.h	/^ , M32R2F_INSN_AND, M32R2F_INSN_AND3, M32R2F_INSN_OR, M32R2F_INSN_OR3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_BSET, M32R2F_INSN_BCLR, M32R2F_INSN_BTST, M32R2F_INSN_PAR_ADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ADDI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_OR, M32R2F_INSN_PAR_XOR, M32R2F_INSN_WRITE_XOR, M32R2F_INSN_PAR_ADDI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ADDV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDI, M32R2F_INSN_PAR_ADDV, M32R2F_INSN_WRITE_ADDV, M32R2F_INSN_PAR_ADDX$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ADDX	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDI, M32R2F_INSN_PAR_ADDV, M32R2F_INSN_WRITE_ADDV, M32R2F_INSN_PAR_ADDX$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_AND	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADD, M32R2F_INSN_PAR_AND, M32R2F_INSN_WRITE_AND, M32R2F_INSN_PAR_OR$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDX, M32R2F_INSN_PAR_BC8, M32R2F_INSN_WRITE_BC8, M32R2F_INSN_PAR_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BL8, M32R2F_INSN_PAR_BCL8, M32R2F_INSN_WRITE_BCL8, M32R2F_INSN_PAR_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDX, M32R2F_INSN_PAR_BC8, M32R2F_INSN_WRITE_BC8, M32R2F_INSN_PAR_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BNC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BL8, M32R2F_INSN_PAR_BCL8, M32R2F_INSN_WRITE_BCL8, M32R2F_INSN_PAR_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BNCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNC8, M32R2F_INSN_PAR_BRA8, M32R2F_INSN_WRITE_BRA8, M32R2F_INSN_PAR_BNCL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BRA8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNC8, M32R2F_INSN_PAR_BRA8, M32R2F_INSN_WRITE_BRA8, M32R2F_INSN_PAR_BNCL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_BTST	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CLRPSW, M32R2F_INSN_PAR_SETPSW, M32R2F_INSN_WRITE_SETPSW, M32R2F_INSN_PAR_BTST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_CLRPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SC, M32R2F_INSN_PAR_SNC, M32R2F_INSN_WRITE_SNC, M32R2F_INSN_PAR_CLRPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_CMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNCL8, M32R2F_INSN_PAR_CMP, M32R2F_INSN_WRITE_CMP, M32R2F_INSN_PAR_CMPU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_CMPEQ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPU, M32R2F_INSN_PAR_CMPEQ, M32R2F_INSN_WRITE_CMPEQ, M32R2F_INSN_PAR_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_CMPU	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNCL8, M32R2F_INSN_PAR_CMP, M32R2F_INSN_WRITE_CMP, M32R2F_INSN_PAR_CMPU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_CMPZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPU, M32R2F_INSN_PAR_CMPEQ, M32R2F_INSN_WRITE_CMPEQ, M32R2F_INSN_PAR_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_JC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPZ, M32R2F_INSN_PAR_JC, M32R2F_INSN_WRITE_JC, M32R2F_INSN_PAR_JNC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_JL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JNC, M32R2F_INSN_PAR_JL, M32R2F_INSN_WRITE_JL, M32R2F_INSN_PAR_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_JMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JNC, M32R2F_INSN_PAR_JL, M32R2F_INSN_WRITE_JL, M32R2F_INSN_PAR_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_JNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPZ, M32R2F_INSN_PAR_JC, M32R2F_INSN_WRITE_JC, M32R2F_INSN_PAR_JNC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LD	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JMP, M32R2F_INSN_PAR_LD, M32R2F_INSN_WRITE_LD, M32R2F_INSN_PAR_LDB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LDB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JMP, M32R2F_INSN_PAR_LD, M32R2F_INSN_WRITE_LD, M32R2F_INSN_PAR_LDB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LDH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDB, M32R2F_INSN_PAR_LDH, M32R2F_INSN_WRITE_LDH, M32R2F_INSN_PAR_LDUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LDI8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LD_PLUS, M32R2F_INSN_PAR_LDI8, M32R2F_INSN_WRITE_LDI8, M32R2F_INSN_PAR_LOCK$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LDUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDB, M32R2F_INSN_PAR_LDH, M32R2F_INSN_WRITE_LDH, M32R2F_INSN_PAR_LDUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LDUH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDUB, M32R2F_INSN_PAR_LDUH, M32R2F_INSN_WRITE_LDUH, M32R2F_INSN_PAR_LD_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LD_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDUB, M32R2F_INSN_PAR_LDUH, M32R2F_INSN_WRITE_LDUH, M32R2F_INSN_PAR_LD_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_LOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LD_PLUS, M32R2F_INSN_PAR_LDI8, M32R2F_INSN_WRITE_LDI8, M32R2F_INSN_PAR_LOCK$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LOCK, M32R2F_INSN_PAR_MACHI_A, M32R2F_INSN_WRITE_MACHI_A, M32R2F_INSN_PAR_MACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACLH1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWU1, M32R2F_INSN_PAR_MACLH1, M32R2F_INSN_WRITE_MACLH1, M32R2F_INSN_PAR_SC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LOCK, M32R2F_INSN_PAR_MACHI_A, M32R2F_INSN_WRITE_MACHI_A, M32R2F_INSN_PAR_MACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACLO_A, M32R2F_INSN_PAR_MACWHI_A, M32R2F_INSN_WRITE_MACWHI_A, M32R2F_INSN_PAR_MACWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACLO_A, M32R2F_INSN_PAR_MACWHI_A, M32R2F_INSN_WRITE_MACWHI_A, M32R2F_INSN_PAR_MACWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MACWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_PCMPBZ, M32R2F_INSN_PAR_SADD, M32R2F_INSN_WRITE_SADD, M32R2F_INSN_PAR_MACWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MSBLO	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWU1, M32R2F_INSN_PAR_MSBLO, M32R2F_INSN_WRITE_MSBLO, M32R2F_INSN_PAR_MULWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MUL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWLO_A, M32R2F_INSN_PAR_MUL, M32R2F_INSN_WRITE_MUL, M32R2F_INSN_PAR_MULHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MULHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWLO_A, M32R2F_INSN_PAR_MUL, M32R2F_INSN_WRITE_MUL, M32R2F_INSN_PAR_MULHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MULLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULHI_A, M32R2F_INSN_PAR_MULLO_A, M32R2F_INSN_WRITE_MULLO_A, M32R2F_INSN_PAR_MULWHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MULWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULHI_A, M32R2F_INSN_PAR_MULLO_A, M32R2F_INSN_WRITE_MULLO_A, M32R2F_INSN_PAR_MULWHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MULWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWHI_A, M32R2F_INSN_PAR_MULWLO_A, M32R2F_INSN_WRITE_MULWLO_A, M32R2F_INSN_PAR_MV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MULWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWU1, M32R2F_INSN_PAR_MSBLO, M32R2F_INSN_WRITE_MSBLO, M32R2F_INSN_PAR_MULWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWHI_A, M32R2F_INSN_PAR_MULWLO_A, M32R2F_INSN_WRITE_MULWLO_A, M32R2F_INSN_PAR_MV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVFACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MV, M32R2F_INSN_PAR_MVFACHI_A, M32R2F_INSN_WRITE_MVFACHI_A, M32R2F_INSN_PAR_MVFACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVFACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MV, M32R2F_INSN_PAR_MVFACHI_A, M32R2F_INSN_WRITE_MVFACHI_A, M32R2F_INSN_PAR_MVFACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVFACMI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFACLO_A, M32R2F_INSN_PAR_MVFACMI_A, M32R2F_INSN_WRITE_MVFACMI_A, M32R2F_INSN_PAR_MVFC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVFC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFACLO_A, M32R2F_INSN_PAR_MVFACMI_A, M32R2F_INSN_WRITE_MVFACMI_A, M32R2F_INSN_PAR_MVFC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVTACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFC, M32R2F_INSN_PAR_MVTACHI_A, M32R2F_INSN_WRITE_MVTACHI_A, M32R2F_INSN_PAR_MVTACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVTACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFC, M32R2F_INSN_PAR_MVTACHI_A, M32R2F_INSN_WRITE_MVTACHI_A, M32R2F_INSN_PAR_MVTACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_MVTC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVTACLO_A, M32R2F_INSN_PAR_MVTC, M32R2F_INSN_WRITE_MVTC, M32R2F_INSN_PAR_NEG$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_NEG	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVTACLO_A, M32R2F_INSN_PAR_MVTC, M32R2F_INSN_WRITE_MVTC, M32R2F_INSN_PAR_NEG$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_NOP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NEG, M32R2F_INSN_PAR_NOP, M32R2F_INSN_WRITE_NOP, M32R2F_INSN_PAR_NOT$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_NOT	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NEG, M32R2F_INSN_PAR_NOP, M32R2F_INSN_WRITE_NOP, M32R2F_INSN_PAR_NOT$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_OR	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADD, M32R2F_INSN_PAR_AND, M32R2F_INSN_WRITE_AND, M32R2F_INSN_PAR_OR$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_PCMPBZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_TRAP, M32R2F_INSN_PAR_UNLOCK, M32R2F_INSN_WRITE_UNLOCK, M32R2F_INSN_PAR_PCMPBZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_RACH_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NOT, M32R2F_INSN_PAR_RAC_DSI, M32R2F_INSN_WRITE_RAC_DSI, M32R2F_INSN_PAR_RACH_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_RAC_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NOT, M32R2F_INSN_PAR_RAC_DSI, M32R2F_INSN_WRITE_RAC_DSI, M32R2F_INSN_PAR_RACH_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_RTE	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_RACH_DSI, M32R2F_INSN_PAR_RTE, M32R2F_INSN_WRITE_RTE, M32R2F_INSN_PAR_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_PCMPBZ, M32R2F_INSN_PAR_SADD, M32R2F_INSN_WRITE_SADD, M32R2F_INSN_PAR_MACWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWU1, M32R2F_INSN_PAR_MACLH1, M32R2F_INSN_WRITE_MACLH1, M32R2F_INSN_PAR_SC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SETPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CLRPSW, M32R2F_INSN_PAR_SETPSW, M32R2F_INSN_WRITE_SETPSW, M32R2F_INSN_PAR_BTST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SLL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_RACH_DSI, M32R2F_INSN_PAR_RTE, M32R2F_INSN_WRITE_RTE, M32R2F_INSN_PAR_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SLLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SLL, M32R2F_INSN_PAR_SLLI, M32R2F_INSN_WRITE_SLLI, M32R2F_INSN_PAR_SRA$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SC, M32R2F_INSN_PAR_SNC, M32R2F_INSN_WRITE_SNC, M32R2F_INSN_PAR_CLRPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SRA	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SLL, M32R2F_INSN_PAR_SLLI, M32R2F_INSN_WRITE_SLLI, M32R2F_INSN_PAR_SRA$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SRAI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRA, M32R2F_INSN_PAR_SRAI, M32R2F_INSN_WRITE_SRAI, M32R2F_INSN_PAR_SRL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SRL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRA, M32R2F_INSN_PAR_SRAI, M32R2F_INSN_WRITE_SRAI, M32R2F_INSN_PAR_SRL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SRLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRL, M32R2F_INSN_PAR_SRLI, M32R2F_INSN_WRITE_SRLI, M32R2F_INSN_PAR_ST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ST	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRL, M32R2F_INSN_PAR_SRLI, M32R2F_INSN_WRITE_SRLI, M32R2F_INSN_PAR_ST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_STB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST, M32R2F_INSN_PAR_STB, M32R2F_INSN_WRITE_STB, M32R2F_INSN_PAR_STH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_STB_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH_PLUS, M32R2F_INSN_PAR_STB_PLUS, M32R2F_INSN_WRITE_STB_PLUS, M32R2F_INSN_PAR_ST_MINUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_STH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST, M32R2F_INSN_PAR_STB, M32R2F_INSN_WRITE_STB, M32R2F_INSN_PAR_STH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_STH_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH, M32R2F_INSN_PAR_ST_PLUS, M32R2F_INSN_WRITE_ST_PLUS, M32R2F_INSN_PAR_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ST_MINUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH_PLUS, M32R2F_INSN_PAR_STB_PLUS, M32R2F_INSN_WRITE_STB_PLUS, M32R2F_INSN_PAR_ST_MINUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_ST_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH, M32R2F_INSN_PAR_ST_PLUS, M32R2F_INSN_WRITE_ST_PLUS, M32R2F_INSN_PAR_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST_MINUS, M32R2F_INSN_PAR_SUB, M32R2F_INSN_WRITE_SUB, M32R2F_INSN_PAR_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SUBV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST_MINUS, M32R2F_INSN_PAR_SUB, M32R2F_INSN_WRITE_SUB, M32R2F_INSN_PAR_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_SUBX	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SUBV, M32R2F_INSN_PAR_SUBX, M32R2F_INSN_WRITE_SUBX, M32R2F_INSN_PAR_TRAP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_TRAP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SUBV, M32R2F_INSN_PAR_SUBX, M32R2F_INSN_WRITE_SUBX, M32R2F_INSN_PAR_TRAP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_UNLOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_TRAP, M32R2F_INSN_PAR_UNLOCK, M32R2F_INSN_WRITE_UNLOCK, M32R2F_INSN_PAR_PCMPBZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PAR_XOR	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_OR, M32R2F_INSN_PAR_XOR, M32R2F_INSN_WRITE_XOR, M32R2F_INSN_PAR_ADDI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_PCMPBZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_SATH, M32R2F_INSN_SAT, M32R2F_INSN_PCMPBZ, M32R2F_INSN_SADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_RACH_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_RACH_DSI, M32R2F_INSN_RTE, M32R2F_INSN_SETH, M32R2F_INSN_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_RAC_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_NEG, M32R2F_INSN_NOP, M32R2F_INSN_NOT, M32R2F_INSN_RAC_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REM	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIV, M32R2F_INSN_DIVU, M32R2F_INSN_REM, M32R2F_INSN_REMU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REMB	sim/m32r/decode2.h	/^ , M32R2F_INSN_REMH, M32R2F_INSN_REMUH, M32R2F_INSN_REMB, M32R2F_INSN_REMUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REMH	sim/m32r/decode2.h	/^ , M32R2F_INSN_REMH, M32R2F_INSN_REMUH, M32R2F_INSN_REMB, M32R2F_INSN_REMUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REMU	sim/m32r/decode2.h	/^ , M32R2F_INSN_DIV, M32R2F_INSN_DIVU, M32R2F_INSN_REM, M32R2F_INSN_REMU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REMUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_REMH, M32R2F_INSN_REMUH, M32R2F_INSN_REMB, M32R2F_INSN_REMUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_REMUH	sim/m32r/decode2.h	/^ , M32R2F_INSN_REMH, M32R2F_INSN_REMUH, M32R2F_INSN_REMB, M32R2F_INSN_REMUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_RTE	sim/m32r/decode2.h	/^ , M32R2F_INSN_RACH_DSI, M32R2F_INSN_RTE, M32R2F_INSN_SETH, M32R2F_INSN_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_SATH, M32R2F_INSN_SAT, M32R2F_INSN_PCMPBZ, M32R2F_INSN_SADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SAT	sim/m32r/decode2.h	/^ , M32R2F_INSN_SATH, M32R2F_INSN_SAT, M32R2F_INSN_PCMPBZ, M32R2F_INSN_SADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SATB	sim/m32r/decode2.h	/^ , M32R2F_INSN_SUBX, M32R2F_INSN_TRAP, M32R2F_INSN_UNLOCK, M32R2F_INSN_SATB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SATH	sim/m32r/decode2.h	/^ , M32R2F_INSN_SATH, M32R2F_INSN_SAT, M32R2F_INSN_PCMPBZ, M32R2F_INSN_SADD$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SC	sim/m32r/decode2.h	/^ , M32R2F_INSN_SC, M32R2F_INSN_SNC, M32R2F_INSN_CLRPSW, M32R2F_INSN_SETPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SETH	sim/m32r/decode2.h	/^ , M32R2F_INSN_RACH_DSI, M32R2F_INSN_RTE, M32R2F_INSN_SETH, M32R2F_INSN_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SETPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_SC, M32R2F_INSN_SNC, M32R2F_INSN_CLRPSW, M32R2F_INSN_SETPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SLL	sim/m32r/decode2.h	/^ , M32R2F_INSN_RACH_DSI, M32R2F_INSN_RTE, M32R2F_INSN_SETH, M32R2F_INSN_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SLL3	sim/m32r/decode2.h	/^ , M32R2F_INSN_SLL3, M32R2F_INSN_SLLI, M32R2F_INSN_SRA, M32R2F_INSN_SRA3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SLLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_SLL3, M32R2F_INSN_SLLI, M32R2F_INSN_SRA, M32R2F_INSN_SRA3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_SC, M32R2F_INSN_SNC, M32R2F_INSN_CLRPSW, M32R2F_INSN_SETPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRA	sim/m32r/decode2.h	/^ , M32R2F_INSN_SLL3, M32R2F_INSN_SLLI, M32R2F_INSN_SRA, M32R2F_INSN_SRA3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRA3	sim/m32r/decode2.h	/^ , M32R2F_INSN_SLL3, M32R2F_INSN_SLLI, M32R2F_INSN_SRA, M32R2F_INSN_SRA3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRAI	sim/m32r/decode2.h	/^ , M32R2F_INSN_SRAI, M32R2F_INSN_SRL, M32R2F_INSN_SRL3, M32R2F_INSN_SRLI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRL	sim/m32r/decode2.h	/^ , M32R2F_INSN_SRAI, M32R2F_INSN_SRL, M32R2F_INSN_SRL3, M32R2F_INSN_SRLI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRL3	sim/m32r/decode2.h	/^ , M32R2F_INSN_SRAI, M32R2F_INSN_SRL, M32R2F_INSN_SRL3, M32R2F_INSN_SRLI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SRLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_SRAI, M32R2F_INSN_SRL, M32R2F_INSN_SRL3, M32R2F_INSN_SRLI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ST	sim/m32r/decode2.h	/^ , M32R2F_INSN_ST, M32R2F_INSN_ST_D, M32R2F_INSN_STB, M32R2F_INSN_STB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STB	sim/m32r/decode2.h	/^ , M32R2F_INSN_ST, M32R2F_INSN_ST_D, M32R2F_INSN_STB, M32R2F_INSN_STB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STB_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_ST, M32R2F_INSN_ST_D, M32R2F_INSN_STB, M32R2F_INSN_STB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STB_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_STB_PLUS, M32R2F_INSN_ST_MINUS, M32R2F_INSN_SUB, M32R2F_INSN_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STH	sim/m32r/decode2.h	/^ , M32R2F_INSN_STH, M32R2F_INSN_STH_D, M32R2F_INSN_ST_PLUS, M32R2F_INSN_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STH_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_STH, M32R2F_INSN_STH_D, M32R2F_INSN_ST_PLUS, M32R2F_INSN_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_STH_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_STH, M32R2F_INSN_STH_D, M32R2F_INSN_ST_PLUS, M32R2F_INSN_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ST_D	sim/m32r/decode2.h	/^ , M32R2F_INSN_ST, M32R2F_INSN_ST_D, M32R2F_INSN_STB, M32R2F_INSN_STB_D$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ST_MINUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_STB_PLUS, M32R2F_INSN_ST_MINUS, M32R2F_INSN_SUB, M32R2F_INSN_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_ST_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_STH, M32R2F_INSN_STH_D, M32R2F_INSN_ST_PLUS, M32R2F_INSN_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_STB_PLUS, M32R2F_INSN_ST_MINUS, M32R2F_INSN_SUB, M32R2F_INSN_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SUBV	sim/m32r/decode2.h	/^ , M32R2F_INSN_STB_PLUS, M32R2F_INSN_ST_MINUS, M32R2F_INSN_SUB, M32R2F_INSN_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_SUBX	sim/m32r/decode2.h	/^ , M32R2F_INSN_SUBX, M32R2F_INSN_TRAP, M32R2F_INSN_UNLOCK, M32R2F_INSN_SATB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_TRAP	sim/m32r/decode2.h	/^ , M32R2F_INSN_SUBX, M32R2F_INSN_TRAP, M32R2F_INSN_UNLOCK, M32R2F_INSN_SATB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_TYPE	sim/m32r/decode2.h	/^} M32R2F_INSN_TYPE;$/;"	t	typeref:enum:m32r2f_insn_type
M32R2F_INSN_UNLOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_SUBX, M32R2F_INSN_TRAP, M32R2F_INSN_UNLOCK, M32R2F_INSN_SATB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADD, M32R2F_INSN_PAR_AND, M32R2F_INSN_WRITE_AND, M32R2F_INSN_PAR_OR$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ADDI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDI, M32R2F_INSN_PAR_ADDV, M32R2F_INSN_WRITE_ADDV, M32R2F_INSN_PAR_ADDX$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ADDV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDI, M32R2F_INSN_PAR_ADDV, M32R2F_INSN_WRITE_ADDV, M32R2F_INSN_PAR_ADDX$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ADDX	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDX, M32R2F_INSN_PAR_BC8, M32R2F_INSN_WRITE_BC8, M32R2F_INSN_PAR_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_AND	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADD, M32R2F_INSN_PAR_AND, M32R2F_INSN_WRITE_AND, M32R2F_INSN_PAR_OR$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ADDX, M32R2F_INSN_PAR_BC8, M32R2F_INSN_WRITE_BC8, M32R2F_INSN_PAR_BL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BL8, M32R2F_INSN_PAR_BCL8, M32R2F_INSN_WRITE_BCL8, M32R2F_INSN_PAR_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BL8, M32R2F_INSN_PAR_BCL8, M32R2F_INSN_WRITE_BCL8, M32R2F_INSN_PAR_BNC8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BNC8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNC8, M32R2F_INSN_PAR_BRA8, M32R2F_INSN_WRITE_BRA8, M32R2F_INSN_PAR_BNCL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BNCL8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNCL8, M32R2F_INSN_PAR_CMP, M32R2F_INSN_WRITE_CMP, M32R2F_INSN_PAR_CMPU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BRA8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNC8, M32R2F_INSN_PAR_BRA8, M32R2F_INSN_WRITE_BRA8, M32R2F_INSN_PAR_BNCL8$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_BTST	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BTST, M32R2F_INSN__MAX$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_CLRPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CLRPSW, M32R2F_INSN_PAR_SETPSW, M32R2F_INSN_WRITE_SETPSW, M32R2F_INSN_PAR_BTST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_CMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BNCL8, M32R2F_INSN_PAR_CMP, M32R2F_INSN_WRITE_CMP, M32R2F_INSN_PAR_CMPU$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_CMPEQ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPU, M32R2F_INSN_PAR_CMPEQ, M32R2F_INSN_WRITE_CMPEQ, M32R2F_INSN_PAR_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_CMPU	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPU, M32R2F_INSN_PAR_CMPEQ, M32R2F_INSN_WRITE_CMPEQ, M32R2F_INSN_PAR_CMPZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_CMPZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPZ, M32R2F_INSN_PAR_JC, M32R2F_INSN_WRITE_JC, M32R2F_INSN_PAR_JNC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_JC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CMPZ, M32R2F_INSN_PAR_JC, M32R2F_INSN_WRITE_JC, M32R2F_INSN_PAR_JNC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_JL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JNC, M32R2F_INSN_PAR_JL, M32R2F_INSN_WRITE_JL, M32R2F_INSN_PAR_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_JMP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JMP, M32R2F_INSN_PAR_LD, M32R2F_INSN_WRITE_LD, M32R2F_INSN_PAR_LDB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_JNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JNC, M32R2F_INSN_PAR_JL, M32R2F_INSN_WRITE_JL, M32R2F_INSN_PAR_JMP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LD	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_JMP, M32R2F_INSN_PAR_LD, M32R2F_INSN_WRITE_LD, M32R2F_INSN_PAR_LDB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LDB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDB, M32R2F_INSN_PAR_LDH, M32R2F_INSN_WRITE_LDH, M32R2F_INSN_PAR_LDUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LDH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDB, M32R2F_INSN_PAR_LDH, M32R2F_INSN_WRITE_LDH, M32R2F_INSN_PAR_LDUB$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LDI8	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LD_PLUS, M32R2F_INSN_PAR_LDI8, M32R2F_INSN_WRITE_LDI8, M32R2F_INSN_PAR_LOCK$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LDUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDUB, M32R2F_INSN_PAR_LDUH, M32R2F_INSN_WRITE_LDUH, M32R2F_INSN_PAR_LD_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LDUH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LDUB, M32R2F_INSN_PAR_LDUH, M32R2F_INSN_WRITE_LDUH, M32R2F_INSN_PAR_LD_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LD_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LD_PLUS, M32R2F_INSN_PAR_LDI8, M32R2F_INSN_WRITE_LDI8, M32R2F_INSN_PAR_LOCK$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_LOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LOCK, M32R2F_INSN_PAR_MACHI_A, M32R2F_INSN_WRITE_MACHI_A, M32R2F_INSN_PAR_MACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_LOCK, M32R2F_INSN_PAR_MACHI_A, M32R2F_INSN_WRITE_MACHI_A, M32R2F_INSN_PAR_MACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACLH1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWU1, M32R2F_INSN_PAR_MACLH1, M32R2F_INSN_WRITE_MACLH1, M32R2F_INSN_PAR_SC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACLO_A, M32R2F_INSN_PAR_MACWHI_A, M32R2F_INSN_WRITE_MACWHI_A, M32R2F_INSN_PAR_MACWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACLO_A, M32R2F_INSN_PAR_MACWHI_A, M32R2F_INSN_WRITE_MACWHI_A, M32R2F_INSN_PAR_MACWLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWLO_A, M32R2F_INSN_PAR_MUL, M32R2F_INSN_WRITE_MUL, M32R2F_INSN_PAR_MULHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MACWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWU1, M32R2F_INSN_PAR_MSBLO, M32R2F_INSN_WRITE_MSBLO, M32R2F_INSN_PAR_MULWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MSBLO	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWU1, M32R2F_INSN_PAR_MSBLO, M32R2F_INSN_WRITE_MSBLO, M32R2F_INSN_PAR_MULWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MUL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MACWLO_A, M32R2F_INSN_PAR_MUL, M32R2F_INSN_WRITE_MUL, M32R2F_INSN_PAR_MULHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MULHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULHI_A, M32R2F_INSN_PAR_MULLO_A, M32R2F_INSN_WRITE_MULLO_A, M32R2F_INSN_PAR_MULWHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MULLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULHI_A, M32R2F_INSN_PAR_MULLO_A, M32R2F_INSN_WRITE_MULLO_A, M32R2F_INSN_PAR_MULWHI_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MULWHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWHI_A, M32R2F_INSN_PAR_MULWLO_A, M32R2F_INSN_WRITE_MULWLO_A, M32R2F_INSN_PAR_MV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MULWLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWHI_A, M32R2F_INSN_PAR_MULWLO_A, M32R2F_INSN_WRITE_MULWLO_A, M32R2F_INSN_PAR_MV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MULWU1	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MULWU1, M32R2F_INSN_PAR_MACLH1, M32R2F_INSN_WRITE_MACLH1, M32R2F_INSN_PAR_SC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MV, M32R2F_INSN_PAR_MVFACHI_A, M32R2F_INSN_WRITE_MVFACHI_A, M32R2F_INSN_PAR_MVFACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVFACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MV, M32R2F_INSN_PAR_MVFACHI_A, M32R2F_INSN_WRITE_MVFACHI_A, M32R2F_INSN_PAR_MVFACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVFACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFACLO_A, M32R2F_INSN_PAR_MVFACMI_A, M32R2F_INSN_WRITE_MVFACMI_A, M32R2F_INSN_PAR_MVFC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVFACMI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFACLO_A, M32R2F_INSN_PAR_MVFACMI_A, M32R2F_INSN_WRITE_MVFACMI_A, M32R2F_INSN_PAR_MVFC$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVFC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFC, M32R2F_INSN_PAR_MVTACHI_A, M32R2F_INSN_WRITE_MVTACHI_A, M32R2F_INSN_PAR_MVTACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVTACHI_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVFC, M32R2F_INSN_PAR_MVTACHI_A, M32R2F_INSN_WRITE_MVTACHI_A, M32R2F_INSN_PAR_MVTACLO_A$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVTACLO_A	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVTACLO_A, M32R2F_INSN_PAR_MVTC, M32R2F_INSN_WRITE_MVTC, M32R2F_INSN_PAR_NEG$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_MVTC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_MVTACLO_A, M32R2F_INSN_PAR_MVTC, M32R2F_INSN_WRITE_MVTC, M32R2F_INSN_PAR_NEG$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_NEG	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NEG, M32R2F_INSN_PAR_NOP, M32R2F_INSN_WRITE_NOP, M32R2F_INSN_PAR_NOT$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_NOP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NEG, M32R2F_INSN_PAR_NOP, M32R2F_INSN_WRITE_NOP, M32R2F_INSN_PAR_NOT$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_NOT	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NOT, M32R2F_INSN_PAR_RAC_DSI, M32R2F_INSN_WRITE_RAC_DSI, M32R2F_INSN_PAR_RACH_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_OR	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_OR, M32R2F_INSN_PAR_XOR, M32R2F_INSN_WRITE_XOR, M32R2F_INSN_PAR_ADDI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_PCMPBZ	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_PCMPBZ, M32R2F_INSN_PAR_SADD, M32R2F_INSN_WRITE_SADD, M32R2F_INSN_PAR_MACWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_RACH_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_RACH_DSI, M32R2F_INSN_PAR_RTE, M32R2F_INSN_WRITE_RTE, M32R2F_INSN_PAR_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_RAC_DSI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_NOT, M32R2F_INSN_PAR_RAC_DSI, M32R2F_INSN_WRITE_RAC_DSI, M32R2F_INSN_PAR_RACH_DSI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_RTE	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_RACH_DSI, M32R2F_INSN_PAR_RTE, M32R2F_INSN_WRITE_RTE, M32R2F_INSN_PAR_SLL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SADD	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_PCMPBZ, M32R2F_INSN_PAR_SADD, M32R2F_INSN_WRITE_SADD, M32R2F_INSN_PAR_MACWU1$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SC, M32R2F_INSN_PAR_SNC, M32R2F_INSN_WRITE_SNC, M32R2F_INSN_PAR_CLRPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SETPSW	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_CLRPSW, M32R2F_INSN_PAR_SETPSW, M32R2F_INSN_WRITE_SETPSW, M32R2F_INSN_PAR_BTST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SLL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SLL, M32R2F_INSN_PAR_SLLI, M32R2F_INSN_WRITE_SLLI, M32R2F_INSN_PAR_SRA$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SLLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SLL, M32R2F_INSN_PAR_SLLI, M32R2F_INSN_WRITE_SLLI, M32R2F_INSN_PAR_SRA$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SNC	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SC, M32R2F_INSN_PAR_SNC, M32R2F_INSN_WRITE_SNC, M32R2F_INSN_PAR_CLRPSW$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SRA	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRA, M32R2F_INSN_PAR_SRAI, M32R2F_INSN_WRITE_SRAI, M32R2F_INSN_PAR_SRL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SRAI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRA, M32R2F_INSN_PAR_SRAI, M32R2F_INSN_WRITE_SRAI, M32R2F_INSN_PAR_SRL$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SRL	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRL, M32R2F_INSN_PAR_SRLI, M32R2F_INSN_WRITE_SRLI, M32R2F_INSN_PAR_ST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SRLI	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SRL, M32R2F_INSN_PAR_SRLI, M32R2F_INSN_WRITE_SRLI, M32R2F_INSN_PAR_ST$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ST	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST, M32R2F_INSN_PAR_STB, M32R2F_INSN_WRITE_STB, M32R2F_INSN_PAR_STH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_STB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST, M32R2F_INSN_PAR_STB, M32R2F_INSN_WRITE_STB, M32R2F_INSN_PAR_STH$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_STB_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH_PLUS, M32R2F_INSN_PAR_STB_PLUS, M32R2F_INSN_WRITE_STB_PLUS, M32R2F_INSN_PAR_ST_MINUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_STH	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH, M32R2F_INSN_PAR_ST_PLUS, M32R2F_INSN_WRITE_ST_PLUS, M32R2F_INSN_PAR_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_STH_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH_PLUS, M32R2F_INSN_PAR_STB_PLUS, M32R2F_INSN_WRITE_STB_PLUS, M32R2F_INSN_PAR_ST_MINUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ST_MINUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST_MINUS, M32R2F_INSN_PAR_SUB, M32R2F_INSN_WRITE_SUB, M32R2F_INSN_PAR_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_ST_PLUS	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_STH, M32R2F_INSN_PAR_ST_PLUS, M32R2F_INSN_WRITE_ST_PLUS, M32R2F_INSN_PAR_STH_PLUS$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SUB	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_ST_MINUS, M32R2F_INSN_PAR_SUB, M32R2F_INSN_WRITE_SUB, M32R2F_INSN_PAR_SUBV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SUBV	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SUBV, M32R2F_INSN_PAR_SUBX, M32R2F_INSN_WRITE_SUBX, M32R2F_INSN_PAR_TRAP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_SUBX	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_SUBV, M32R2F_INSN_PAR_SUBX, M32R2F_INSN_WRITE_SUBX, M32R2F_INSN_PAR_TRAP$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_TRAP	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_TRAP, M32R2F_INSN_PAR_UNLOCK, M32R2F_INSN_WRITE_UNLOCK, M32R2F_INSN_PAR_PCMPBZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_UNLOCK	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_TRAP, M32R2F_INSN_PAR_UNLOCK, M32R2F_INSN_WRITE_UNLOCK, M32R2F_INSN_PAR_PCMPBZ$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_WRITE_XOR	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_OR, M32R2F_INSN_PAR_XOR, M32R2F_INSN_WRITE_XOR, M32R2F_INSN_PAR_ADDI$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_XOR	sim/m32r/decode2.h	/^ , M32R2F_INSN_XOR, M32R2F_INSN_XOR3, M32R2F_INSN_ADDI, M32R2F_INSN_ADDV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_XOR3	sim/m32r/decode2.h	/^ , M32R2F_INSN_XOR, M32R2F_INSN_XOR3, M32R2F_INSN_ADDI, M32R2F_INSN_ADDV$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_AFTER	sim/m32r/decode2.h	/^  M32R2F_INSN_X_INVALID, M32R2F_INSN_X_AFTER, M32R2F_INSN_X_BEFORE, M32R2F_INSN_X_CTI_CHAIN$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_BEFORE	sim/m32r/decode2.h	/^  M32R2F_INSN_X_INVALID, M32R2F_INSN_X_AFTER, M32R2F_INSN_X_BEFORE, M32R2F_INSN_X_CTI_CHAIN$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_BEGIN	sim/m32r/decode2.h	/^ , M32R2F_INSN_X_CHAIN, M32R2F_INSN_X_BEGIN, M32R2F_INSN_ADD, M32R2F_INSN_ADD3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_CHAIN	sim/m32r/decode2.h	/^ , M32R2F_INSN_X_CHAIN, M32R2F_INSN_X_BEGIN, M32R2F_INSN_ADD, M32R2F_INSN_ADD3$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_CTI_CHAIN	sim/m32r/decode2.h	/^  M32R2F_INSN_X_INVALID, M32R2F_INSN_X_AFTER, M32R2F_INSN_X_BEFORE, M32R2F_INSN_X_CTI_CHAIN$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN_X_INVALID	sim/m32r/decode2.h	/^  M32R2F_INSN_X_INVALID, M32R2F_INSN_X_AFTER, M32R2F_INSN_X_BEFORE, M32R2F_INSN_X_CTI_CHAIN$/;"	e	enum:m32r2f_insn_type
M32R2F_INSN__MAX	sim/m32r/decode2.h	/^ , M32R2F_INSN_WRITE_BTST, M32R2F_INSN__MAX$/;"	e	enum:m32r2f_insn_type
M32R2F_SFMT_ADD	sim/m32r/decode2.h	/^  M32R2F_SFMT_EMPTY, M32R2F_SFMT_ADD, M32R2F_SFMT_ADD3, M32R2F_SFMT_AND3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ADD3	sim/m32r/decode2.h	/^  M32R2F_SFMT_EMPTY, M32R2F_SFMT_ADD, M32R2F_SFMT_ADD3, M32R2F_SFMT_AND3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ADDI	sim/m32r/decode2.h	/^ , M32R2F_SFMT_OR3, M32R2F_SFMT_ADDI, M32R2F_SFMT_ADDV, M32R2F_SFMT_ADDV3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ADDV	sim/m32r/decode2.h	/^ , M32R2F_SFMT_OR3, M32R2F_SFMT_ADDI, M32R2F_SFMT_ADDV, M32R2F_SFMT_ADDV3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ADDV3	sim/m32r/decode2.h	/^ , M32R2F_SFMT_OR3, M32R2F_SFMT_ADDI, M32R2F_SFMT_ADDV, M32R2F_SFMT_ADDV3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ADDX	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ADDX, M32R2F_SFMT_BC8, M32R2F_SFMT_BC24, M32R2F_SFMT_BEQ$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_AND3	sim/m32r/decode2.h	/^  M32R2F_SFMT_EMPTY, M32R2F_SFMT_ADD, M32R2F_SFMT_ADD3, M32R2F_SFMT_AND3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BC24	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ADDX, M32R2F_SFMT_BC8, M32R2F_SFMT_BC24, M32R2F_SFMT_BEQ$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BC8	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ADDX, M32R2F_SFMT_BC8, M32R2F_SFMT_BC24, M32R2F_SFMT_BEQ$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BCL24	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BCL24, M32R2F_SFMT_BRA8, M32R2F_SFMT_BRA24, M32R2F_SFMT_CMP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BCL8	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BEQZ, M32R2F_SFMT_BL8, M32R2F_SFMT_BL24, M32R2F_SFMT_BCL8$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BEQ	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ADDX, M32R2F_SFMT_BC8, M32R2F_SFMT_BC24, M32R2F_SFMT_BEQ$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BEQZ	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BEQZ, M32R2F_SFMT_BL8, M32R2F_SFMT_BL24, M32R2F_SFMT_BCL8$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BL24	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BEQZ, M32R2F_SFMT_BL8, M32R2F_SFMT_BL24, M32R2F_SFMT_BCL8$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BL8	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BEQZ, M32R2F_SFMT_BL8, M32R2F_SFMT_BL24, M32R2F_SFMT_BCL8$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BRA24	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BCL24, M32R2F_SFMT_BRA8, M32R2F_SFMT_BRA24, M32R2F_SFMT_CMP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BRA8	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BCL24, M32R2F_SFMT_BRA8, M32R2F_SFMT_BRA24, M32R2F_SFMT_CMP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BSET	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CLRPSW, M32R2F_SFMT_SETPSW, M32R2F_SFMT_BSET, M32R2F_SFMT_BTST$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_BTST	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CLRPSW, M32R2F_SFMT_SETPSW, M32R2F_SFMT_BSET, M32R2F_SFMT_BTST$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_CLRPSW	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CLRPSW, M32R2F_SFMT_SETPSW, M32R2F_SFMT_BSET, M32R2F_SFMT_BTST$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_CMP	sim/m32r/decode2.h	/^ , M32R2F_SFMT_BCL24, M32R2F_SFMT_BRA8, M32R2F_SFMT_BRA24, M32R2F_SFMT_CMP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_CMPI	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CMPI, M32R2F_SFMT_CMPZ, M32R2F_SFMT_DIV, M32R2F_SFMT_JC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_CMPZ	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CMPI, M32R2F_SFMT_CMPZ, M32R2F_SFMT_DIV, M32R2F_SFMT_JC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_DIV	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CMPI, M32R2F_SFMT_CMPZ, M32R2F_SFMT_DIV, M32R2F_SFMT_JC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_EMPTY	sim/m32r/decode2.h	/^  M32R2F_SFMT_EMPTY, M32R2F_SFMT_ADD, M32R2F_SFMT_ADD3, M32R2F_SFMT_AND3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_JC	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CMPI, M32R2F_SFMT_CMPZ, M32R2F_SFMT_DIV, M32R2F_SFMT_JC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_JL	sim/m32r/decode2.h	/^ , M32R2F_SFMT_JL, M32R2F_SFMT_JMP, M32R2F_SFMT_LD, M32R2F_SFMT_LD_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_JMP	sim/m32r/decode2.h	/^ , M32R2F_SFMT_JL, M32R2F_SFMT_JMP, M32R2F_SFMT_LD, M32R2F_SFMT_LD_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LD	sim/m32r/decode2.h	/^ , M32R2F_SFMT_JL, M32R2F_SFMT_JMP, M32R2F_SFMT_LD, M32R2F_SFMT_LD_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LD24	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LD_PLUS, M32R2F_SFMT_LD24, M32R2F_SFMT_LDI8, M32R2F_SFMT_LDI16$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDB	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LDB, M32R2F_SFMT_LDB_D, M32R2F_SFMT_LDH, M32R2F_SFMT_LDH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDB_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LDB, M32R2F_SFMT_LDB_D, M32R2F_SFMT_LDH, M32R2F_SFMT_LDH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDH	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LDB, M32R2F_SFMT_LDB_D, M32R2F_SFMT_LDH, M32R2F_SFMT_LDH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDH_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LDB, M32R2F_SFMT_LDB_D, M32R2F_SFMT_LDH, M32R2F_SFMT_LDH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDI16	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LD_PLUS, M32R2F_SFMT_LD24, M32R2F_SFMT_LDI8, M32R2F_SFMT_LDI16$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LDI8	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LD_PLUS, M32R2F_SFMT_LD24, M32R2F_SFMT_LDI8, M32R2F_SFMT_LDI16$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LD_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_JL, M32R2F_SFMT_JMP, M32R2F_SFMT_LD, M32R2F_SFMT_LD_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LD_PLUS	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LD_PLUS, M32R2F_SFMT_LD24, M32R2F_SFMT_LDI8, M32R2F_SFMT_LDI16$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_LOCK	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LOCK, M32R2F_SFMT_MACHI_A, M32R2F_SFMT_MULHI_A, M32R2F_SFMT_MV$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MACHI_A	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LOCK, M32R2F_SFMT_MACHI_A, M32R2F_SFMT_MULHI_A, M32R2F_SFMT_MV$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MACWU1	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MACWU1, M32R2F_SFMT_MSBLO, M32R2F_SFMT_MULWU1, M32R2F_SFMT_SC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MSBLO	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MACWU1, M32R2F_SFMT_MSBLO, M32R2F_SFMT_MULWU1, M32R2F_SFMT_SC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MULHI_A	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LOCK, M32R2F_SFMT_MACHI_A, M32R2F_SFMT_MULHI_A, M32R2F_SFMT_MV$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MULWU1	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MACWU1, M32R2F_SFMT_MSBLO, M32R2F_SFMT_MULWU1, M32R2F_SFMT_SC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MV	sim/m32r/decode2.h	/^ , M32R2F_SFMT_LOCK, M32R2F_SFMT_MACHI_A, M32R2F_SFMT_MULHI_A, M32R2F_SFMT_MV$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MVFACHI_A	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MVFACHI_A, M32R2F_SFMT_MVFC, M32R2F_SFMT_MVTACHI_A, M32R2F_SFMT_MVTC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MVFC	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MVFACHI_A, M32R2F_SFMT_MVFC, M32R2F_SFMT_MVTACHI_A, M32R2F_SFMT_MVTC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MVTACHI_A	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MVFACHI_A, M32R2F_SFMT_MVFC, M32R2F_SFMT_MVTACHI_A, M32R2F_SFMT_MVTC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_MVTC	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MVFACHI_A, M32R2F_SFMT_MVFC, M32R2F_SFMT_MVTACHI_A, M32R2F_SFMT_MVTC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_NOP	sim/m32r/decode2.h	/^ , M32R2F_SFMT_NOP, M32R2F_SFMT_RAC_DSI, M32R2F_SFMT_RTE, M32R2F_SFMT_SETH$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_OR3	sim/m32r/decode2.h	/^ , M32R2F_SFMT_OR3, M32R2F_SFMT_ADDI, M32R2F_SFMT_ADDV, M32R2F_SFMT_ADDV3$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_RAC_DSI	sim/m32r/decode2.h	/^ , M32R2F_SFMT_NOP, M32R2F_SFMT_RAC_DSI, M32R2F_SFMT_RTE, M32R2F_SFMT_SETH$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_RTE	sim/m32r/decode2.h	/^ , M32R2F_SFMT_NOP, M32R2F_SFMT_RAC_DSI, M32R2F_SFMT_RTE, M32R2F_SFMT_SETH$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SADD	sim/m32r/decode2.h	/^ , M32R2F_SFMT_UNLOCK, M32R2F_SFMT_SATB, M32R2F_SFMT_SAT, M32R2F_SFMT_SADD$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SAT	sim/m32r/decode2.h	/^ , M32R2F_SFMT_UNLOCK, M32R2F_SFMT_SATB, M32R2F_SFMT_SAT, M32R2F_SFMT_SADD$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SATB	sim/m32r/decode2.h	/^ , M32R2F_SFMT_UNLOCK, M32R2F_SFMT_SATB, M32R2F_SFMT_SAT, M32R2F_SFMT_SADD$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SC	sim/m32r/decode2.h	/^ , M32R2F_SFMT_MACWU1, M32R2F_SFMT_MSBLO, M32R2F_SFMT_MULWU1, M32R2F_SFMT_SC$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SETH	sim/m32r/decode2.h	/^ , M32R2F_SFMT_NOP, M32R2F_SFMT_RAC_DSI, M32R2F_SFMT_RTE, M32R2F_SFMT_SETH$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SETPSW	sim/m32r/decode2.h	/^ , M32R2F_SFMT_CLRPSW, M32R2F_SFMT_SETPSW, M32R2F_SFMT_BSET, M32R2F_SFMT_BTST$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SLL3	sim/m32r/decode2.h	/^ , M32R2F_SFMT_SLL3, M32R2F_SFMT_SLLI, M32R2F_SFMT_ST, M32R2F_SFMT_ST_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_SLLI	sim/m32r/decode2.h	/^ , M32R2F_SFMT_SLL3, M32R2F_SFMT_SLLI, M32R2F_SFMT_ST, M32R2F_SFMT_ST_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ST	sim/m32r/decode2.h	/^ , M32R2F_SFMT_SLL3, M32R2F_SFMT_SLLI, M32R2F_SFMT_ST, M32R2F_SFMT_ST_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STB	sim/m32r/decode2.h	/^ , M32R2F_SFMT_STB, M32R2F_SFMT_STB_D, M32R2F_SFMT_STH, M32R2F_SFMT_STH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STB_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_STB, M32R2F_SFMT_STB_D, M32R2F_SFMT_STH, M32R2F_SFMT_STH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STB_PLUS	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ST_PLUS, M32R2F_SFMT_STH_PLUS, M32R2F_SFMT_STB_PLUS, M32R2F_SFMT_TRAP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STH	sim/m32r/decode2.h	/^ , M32R2F_SFMT_STB, M32R2F_SFMT_STB_D, M32R2F_SFMT_STH, M32R2F_SFMT_STH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STH_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_STB, M32R2F_SFMT_STB_D, M32R2F_SFMT_STH, M32R2F_SFMT_STH_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_STH_PLUS	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ST_PLUS, M32R2F_SFMT_STH_PLUS, M32R2F_SFMT_STB_PLUS, M32R2F_SFMT_TRAP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ST_D	sim/m32r/decode2.h	/^ , M32R2F_SFMT_SLL3, M32R2F_SFMT_SLLI, M32R2F_SFMT_ST, M32R2F_SFMT_ST_D$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_ST_PLUS	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ST_PLUS, M32R2F_SFMT_STH_PLUS, M32R2F_SFMT_STB_PLUS, M32R2F_SFMT_TRAP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_TRAP	sim/m32r/decode2.h	/^ , M32R2F_SFMT_ST_PLUS, M32R2F_SFMT_STH_PLUS, M32R2F_SFMT_STB_PLUS, M32R2F_SFMT_TRAP$/;"	e	enum:m32r2f_sfmt_type
M32R2F_SFMT_TYPE	sim/m32r/decode2.h	/^} M32R2F_SFMT_TYPE;$/;"	t	typeref:enum:m32r2f_sfmt_type
M32R2F_SFMT_UNLOCK	sim/m32r/decode2.h	/^ , M32R2F_SFMT_UNLOCK, M32R2F_SFMT_SATB, M32R2F_SFMT_SAT, M32R2F_SFMT_SADD$/;"	e	enum:m32r2f_sfmt_type
M32R2_NEXT	bfd/cpu-m32r.c	29;"	d	file:
M32RBF_CPU_DATA	sim/m32r/cpu.h	/^} M32RBF_CPU_DATA;$/;"	t	typeref:struct:__anon354
M32RBF_DECODE_H	sim/m32r/decode.h	25;"	d
M32RBF_INSN_ADD	sim/m32r/decode.h	/^ , M32RBF_INSN_X_CHAIN, M32RBF_INSN_X_BEGIN, M32RBF_INSN_ADD, M32RBF_INSN_ADD3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ADD3	sim/m32r/decode.h	/^ , M32RBF_INSN_X_CHAIN, M32RBF_INSN_X_BEGIN, M32RBF_INSN_ADD, M32RBF_INSN_ADD3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ADDI	sim/m32r/decode.h	/^ , M32RBF_INSN_XOR, M32RBF_INSN_XOR3, M32RBF_INSN_ADDI, M32RBF_INSN_ADDV$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ADDV	sim/m32r/decode.h	/^ , M32RBF_INSN_XOR, M32RBF_INSN_XOR3, M32RBF_INSN_ADDI, M32RBF_INSN_ADDV$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ADDV3	sim/m32r/decode.h	/^ , M32RBF_INSN_ADDV3, M32RBF_INSN_ADDX, M32RBF_INSN_BC8, M32RBF_INSN_BC24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ADDX	sim/m32r/decode.h	/^ , M32RBF_INSN_ADDV3, M32RBF_INSN_ADDX, M32RBF_INSN_BC8, M32RBF_INSN_BC24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_AND	sim/m32r/decode.h	/^ , M32RBF_INSN_AND, M32RBF_INSN_AND3, M32RBF_INSN_OR, M32RBF_INSN_OR3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_AND3	sim/m32r/decode.h	/^ , M32RBF_INSN_AND, M32RBF_INSN_AND3, M32RBF_INSN_OR, M32RBF_INSN_OR3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BC24	sim/m32r/decode.h	/^ , M32RBF_INSN_ADDV3, M32RBF_INSN_ADDX, M32RBF_INSN_BC8, M32RBF_INSN_BC24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BC8	sim/m32r/decode.h	/^ , M32RBF_INSN_ADDV3, M32RBF_INSN_ADDX, M32RBF_INSN_BC8, M32RBF_INSN_BC24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BCLR	sim/m32r/decode.h	/^ , M32RBF_INSN_BCLR, M32RBF_INSN_BTST, M32RBF_INSN__MAX$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BEQ	sim/m32r/decode.h	/^ , M32RBF_INSN_BEQ, M32RBF_INSN_BEQZ, M32RBF_INSN_BGEZ, M32RBF_INSN_BGTZ$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BEQZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BEQ, M32RBF_INSN_BEQZ, M32RBF_INSN_BGEZ, M32RBF_INSN_BGTZ$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BGEZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BEQ, M32RBF_INSN_BEQZ, M32RBF_INSN_BGEZ, M32RBF_INSN_BGTZ$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BGTZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BEQ, M32RBF_INSN_BEQZ, M32RBF_INSN_BGEZ, M32RBF_INSN_BGTZ$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BL24	sim/m32r/decode.h	/^ , M32RBF_INSN_BL24, M32RBF_INSN_BNC8, M32RBF_INSN_BNC24, M32RBF_INSN_BNE$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BL8	sim/m32r/decode.h	/^ , M32RBF_INSN_BLEZ, M32RBF_INSN_BLTZ, M32RBF_INSN_BNEZ, M32RBF_INSN_BL8$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BLEZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BLEZ, M32RBF_INSN_BLTZ, M32RBF_INSN_BNEZ, M32RBF_INSN_BL8$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BLTZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BLEZ, M32RBF_INSN_BLTZ, M32RBF_INSN_BNEZ, M32RBF_INSN_BL8$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BNC24	sim/m32r/decode.h	/^ , M32RBF_INSN_BL24, M32RBF_INSN_BNC8, M32RBF_INSN_BNC24, M32RBF_INSN_BNE$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BNC8	sim/m32r/decode.h	/^ , M32RBF_INSN_BL24, M32RBF_INSN_BNC8, M32RBF_INSN_BNC24, M32RBF_INSN_BNE$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BNE	sim/m32r/decode.h	/^ , M32RBF_INSN_BL24, M32RBF_INSN_BNC8, M32RBF_INSN_BNC24, M32RBF_INSN_BNE$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BNEZ	sim/m32r/decode.h	/^ , M32RBF_INSN_BLEZ, M32RBF_INSN_BLTZ, M32RBF_INSN_BNEZ, M32RBF_INSN_BL8$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BRA24	sim/m32r/decode.h	/^ , M32RBF_INSN_BRA8, M32RBF_INSN_BRA24, M32RBF_INSN_CMP, M32RBF_INSN_CMPI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BRA8	sim/m32r/decode.h	/^ , M32RBF_INSN_BRA8, M32RBF_INSN_BRA24, M32RBF_INSN_CMP, M32RBF_INSN_CMPI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BSET	sim/m32r/decode.h	/^ , M32RBF_INSN_UNLOCK, M32RBF_INSN_CLRPSW, M32RBF_INSN_SETPSW, M32RBF_INSN_BSET$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_BTST	sim/m32r/decode.h	/^ , M32RBF_INSN_BCLR, M32RBF_INSN_BTST, M32RBF_INSN__MAX$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_CLRPSW	sim/m32r/decode.h	/^ , M32RBF_INSN_UNLOCK, M32RBF_INSN_CLRPSW, M32RBF_INSN_SETPSW, M32RBF_INSN_BSET$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_CMP	sim/m32r/decode.h	/^ , M32RBF_INSN_BRA8, M32RBF_INSN_BRA24, M32RBF_INSN_CMP, M32RBF_INSN_CMPI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_CMPI	sim/m32r/decode.h	/^ , M32RBF_INSN_BRA8, M32RBF_INSN_BRA24, M32RBF_INSN_CMP, M32RBF_INSN_CMPI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_CMPU	sim/m32r/decode.h	/^ , M32RBF_INSN_CMPU, M32RBF_INSN_CMPUI, M32RBF_INSN_DIV, M32RBF_INSN_DIVU$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_CMPUI	sim/m32r/decode.h	/^ , M32RBF_INSN_CMPU, M32RBF_INSN_CMPUI, M32RBF_INSN_DIV, M32RBF_INSN_DIVU$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_DIV	sim/m32r/decode.h	/^ , M32RBF_INSN_CMPU, M32RBF_INSN_CMPUI, M32RBF_INSN_DIV, M32RBF_INSN_DIVU$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_DIVU	sim/m32r/decode.h	/^ , M32RBF_INSN_CMPU, M32RBF_INSN_CMPUI, M32RBF_INSN_DIV, M32RBF_INSN_DIVU$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_JL	sim/m32r/decode.h	/^ , M32RBF_INSN_REM, M32RBF_INSN_REMU, M32RBF_INSN_JL, M32RBF_INSN_JMP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_JMP	sim/m32r/decode.h	/^ , M32RBF_INSN_REM, M32RBF_INSN_REMU, M32RBF_INSN_JL, M32RBF_INSN_JMP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LD	sim/m32r/decode.h	/^ , M32RBF_INSN_LD, M32RBF_INSN_LD_D, M32RBF_INSN_LDB, M32RBF_INSN_LDB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LD24	sim/m32r/decode.h	/^ , M32RBF_INSN_LDUH, M32RBF_INSN_LDUH_D, M32RBF_INSN_LD_PLUS, M32RBF_INSN_LD24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDB	sim/m32r/decode.h	/^ , M32RBF_INSN_LD, M32RBF_INSN_LD_D, M32RBF_INSN_LDB, M32RBF_INSN_LDB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDB_D	sim/m32r/decode.h	/^ , M32RBF_INSN_LD, M32RBF_INSN_LD_D, M32RBF_INSN_LDB, M32RBF_INSN_LDB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDH	sim/m32r/decode.h	/^ , M32RBF_INSN_LDH, M32RBF_INSN_LDH_D, M32RBF_INSN_LDUB, M32RBF_INSN_LDUB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDH_D	sim/m32r/decode.h	/^ , M32RBF_INSN_LDH, M32RBF_INSN_LDH_D, M32RBF_INSN_LDUB, M32RBF_INSN_LDUB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDI16	sim/m32r/decode.h	/^ , M32RBF_INSN_LDI8, M32RBF_INSN_LDI16, M32RBF_INSN_LOCK, M32RBF_INSN_MACHI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDI8	sim/m32r/decode.h	/^ , M32RBF_INSN_LDI8, M32RBF_INSN_LDI16, M32RBF_INSN_LOCK, M32RBF_INSN_MACHI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDUB	sim/m32r/decode.h	/^ , M32RBF_INSN_LDH, M32RBF_INSN_LDH_D, M32RBF_INSN_LDUB, M32RBF_INSN_LDUB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDUB_D	sim/m32r/decode.h	/^ , M32RBF_INSN_LDH, M32RBF_INSN_LDH_D, M32RBF_INSN_LDUB, M32RBF_INSN_LDUB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDUH	sim/m32r/decode.h	/^ , M32RBF_INSN_LDUH, M32RBF_INSN_LDUH_D, M32RBF_INSN_LD_PLUS, M32RBF_INSN_LD24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LDUH_D	sim/m32r/decode.h	/^ , M32RBF_INSN_LDUH, M32RBF_INSN_LDUH_D, M32RBF_INSN_LD_PLUS, M32RBF_INSN_LD24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LD_D	sim/m32r/decode.h	/^ , M32RBF_INSN_LD, M32RBF_INSN_LD_D, M32RBF_INSN_LDB, M32RBF_INSN_LDB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LD_PLUS	sim/m32r/decode.h	/^ , M32RBF_INSN_LDUH, M32RBF_INSN_LDUH_D, M32RBF_INSN_LD_PLUS, M32RBF_INSN_LD24$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_LOCK	sim/m32r/decode.h	/^ , M32RBF_INSN_LDI8, M32RBF_INSN_LDI16, M32RBF_INSN_LOCK, M32RBF_INSN_MACHI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MACHI	sim/m32r/decode.h	/^ , M32RBF_INSN_LDI8, M32RBF_INSN_LDI16, M32RBF_INSN_LOCK, M32RBF_INSN_MACHI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MACLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MACLO, M32RBF_INSN_MACWHI, M32RBF_INSN_MACWLO, M32RBF_INSN_MUL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MACWHI	sim/m32r/decode.h	/^ , M32RBF_INSN_MACLO, M32RBF_INSN_MACWHI, M32RBF_INSN_MACWLO, M32RBF_INSN_MUL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MACWLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MACLO, M32RBF_INSN_MACWHI, M32RBF_INSN_MACWLO, M32RBF_INSN_MUL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MUL	sim/m32r/decode.h	/^ , M32RBF_INSN_MACLO, M32RBF_INSN_MACWHI, M32RBF_INSN_MACWLO, M32RBF_INSN_MUL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MULHI	sim/m32r/decode.h	/^ , M32RBF_INSN_MULHI, M32RBF_INSN_MULLO, M32RBF_INSN_MULWHI, M32RBF_INSN_MULWLO$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MULLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MULHI, M32RBF_INSN_MULLO, M32RBF_INSN_MULWHI, M32RBF_INSN_MULWLO$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MULWHI	sim/m32r/decode.h	/^ , M32RBF_INSN_MULHI, M32RBF_INSN_MULLO, M32RBF_INSN_MULWHI, M32RBF_INSN_MULWLO$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MULWLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MULHI, M32RBF_INSN_MULLO, M32RBF_INSN_MULWHI, M32RBF_INSN_MULWLO$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MV	sim/m32r/decode.h	/^ , M32RBF_INSN_MV, M32RBF_INSN_MVFACHI, M32RBF_INSN_MVFACLO, M32RBF_INSN_MVFACMI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVFACHI	sim/m32r/decode.h	/^ , M32RBF_INSN_MV, M32RBF_INSN_MVFACHI, M32RBF_INSN_MVFACLO, M32RBF_INSN_MVFACMI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVFACLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MV, M32RBF_INSN_MVFACHI, M32RBF_INSN_MVFACLO, M32RBF_INSN_MVFACMI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVFACMI	sim/m32r/decode.h	/^ , M32RBF_INSN_MV, M32RBF_INSN_MVFACHI, M32RBF_INSN_MVFACLO, M32RBF_INSN_MVFACMI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVFC	sim/m32r/decode.h	/^ , M32RBF_INSN_MVFC, M32RBF_INSN_MVTACHI, M32RBF_INSN_MVTACLO, M32RBF_INSN_MVTC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVTACHI	sim/m32r/decode.h	/^ , M32RBF_INSN_MVFC, M32RBF_INSN_MVTACHI, M32RBF_INSN_MVTACLO, M32RBF_INSN_MVTC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVTACLO	sim/m32r/decode.h	/^ , M32RBF_INSN_MVFC, M32RBF_INSN_MVTACHI, M32RBF_INSN_MVTACLO, M32RBF_INSN_MVTC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_MVTC	sim/m32r/decode.h	/^ , M32RBF_INSN_MVFC, M32RBF_INSN_MVTACHI, M32RBF_INSN_MVTACLO, M32RBF_INSN_MVTC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_NEG	sim/m32r/decode.h	/^ , M32RBF_INSN_NEG, M32RBF_INSN_NOP, M32RBF_INSN_NOT, M32RBF_INSN_RAC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_NOP	sim/m32r/decode.h	/^ , M32RBF_INSN_NEG, M32RBF_INSN_NOP, M32RBF_INSN_NOT, M32RBF_INSN_RAC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_NOT	sim/m32r/decode.h	/^ , M32RBF_INSN_NEG, M32RBF_INSN_NOP, M32RBF_INSN_NOT, M32RBF_INSN_RAC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_OR	sim/m32r/decode.h	/^ , M32RBF_INSN_AND, M32RBF_INSN_AND3, M32RBF_INSN_OR, M32RBF_INSN_OR3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_OR3	sim/m32r/decode.h	/^ , M32RBF_INSN_AND, M32RBF_INSN_AND3, M32RBF_INSN_OR, M32RBF_INSN_OR3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_RAC	sim/m32r/decode.h	/^ , M32RBF_INSN_NEG, M32RBF_INSN_NOP, M32RBF_INSN_NOT, M32RBF_INSN_RAC$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_RACH	sim/m32r/decode.h	/^ , M32RBF_INSN_RACH, M32RBF_INSN_RTE, M32RBF_INSN_SETH, M32RBF_INSN_SLL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_REM	sim/m32r/decode.h	/^ , M32RBF_INSN_REM, M32RBF_INSN_REMU, M32RBF_INSN_JL, M32RBF_INSN_JMP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_REMU	sim/m32r/decode.h	/^ , M32RBF_INSN_REM, M32RBF_INSN_REMU, M32RBF_INSN_JL, M32RBF_INSN_JMP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_RTE	sim/m32r/decode.h	/^ , M32RBF_INSN_RACH, M32RBF_INSN_RTE, M32RBF_INSN_SETH, M32RBF_INSN_SLL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SETH	sim/m32r/decode.h	/^ , M32RBF_INSN_RACH, M32RBF_INSN_RTE, M32RBF_INSN_SETH, M32RBF_INSN_SLL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SETPSW	sim/m32r/decode.h	/^ , M32RBF_INSN_UNLOCK, M32RBF_INSN_CLRPSW, M32RBF_INSN_SETPSW, M32RBF_INSN_BSET$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SLL	sim/m32r/decode.h	/^ , M32RBF_INSN_RACH, M32RBF_INSN_RTE, M32RBF_INSN_SETH, M32RBF_INSN_SLL$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SLL3	sim/m32r/decode.h	/^ , M32RBF_INSN_SLL3, M32RBF_INSN_SLLI, M32RBF_INSN_SRA, M32RBF_INSN_SRA3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SLLI	sim/m32r/decode.h	/^ , M32RBF_INSN_SLL3, M32RBF_INSN_SLLI, M32RBF_INSN_SRA, M32RBF_INSN_SRA3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRA	sim/m32r/decode.h	/^ , M32RBF_INSN_SLL3, M32RBF_INSN_SLLI, M32RBF_INSN_SRA, M32RBF_INSN_SRA3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRA3	sim/m32r/decode.h	/^ , M32RBF_INSN_SLL3, M32RBF_INSN_SLLI, M32RBF_INSN_SRA, M32RBF_INSN_SRA3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRAI	sim/m32r/decode.h	/^ , M32RBF_INSN_SRAI, M32RBF_INSN_SRL, M32RBF_INSN_SRL3, M32RBF_INSN_SRLI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRL	sim/m32r/decode.h	/^ , M32RBF_INSN_SRAI, M32RBF_INSN_SRL, M32RBF_INSN_SRL3, M32RBF_INSN_SRLI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRL3	sim/m32r/decode.h	/^ , M32RBF_INSN_SRAI, M32RBF_INSN_SRL, M32RBF_INSN_SRL3, M32RBF_INSN_SRLI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SRLI	sim/m32r/decode.h	/^ , M32RBF_INSN_SRAI, M32RBF_INSN_SRL, M32RBF_INSN_SRL3, M32RBF_INSN_SRLI$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ST	sim/m32r/decode.h	/^ , M32RBF_INSN_ST, M32RBF_INSN_ST_D, M32RBF_INSN_STB, M32RBF_INSN_STB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_STB	sim/m32r/decode.h	/^ , M32RBF_INSN_ST, M32RBF_INSN_ST_D, M32RBF_INSN_STB, M32RBF_INSN_STB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_STB_D	sim/m32r/decode.h	/^ , M32RBF_INSN_ST, M32RBF_INSN_ST_D, M32RBF_INSN_STB, M32RBF_INSN_STB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_STH	sim/m32r/decode.h	/^ , M32RBF_INSN_STH, M32RBF_INSN_STH_D, M32RBF_INSN_ST_PLUS, M32RBF_INSN_ST_MINUS$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_STH_D	sim/m32r/decode.h	/^ , M32RBF_INSN_STH, M32RBF_INSN_STH_D, M32RBF_INSN_ST_PLUS, M32RBF_INSN_ST_MINUS$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ST_D	sim/m32r/decode.h	/^ , M32RBF_INSN_ST, M32RBF_INSN_ST_D, M32RBF_INSN_STB, M32RBF_INSN_STB_D$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ST_MINUS	sim/m32r/decode.h	/^ , M32RBF_INSN_STH, M32RBF_INSN_STH_D, M32RBF_INSN_ST_PLUS, M32RBF_INSN_ST_MINUS$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_ST_PLUS	sim/m32r/decode.h	/^ , M32RBF_INSN_STH, M32RBF_INSN_STH_D, M32RBF_INSN_ST_PLUS, M32RBF_INSN_ST_MINUS$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SUB	sim/m32r/decode.h	/^ , M32RBF_INSN_SUB, M32RBF_INSN_SUBV, M32RBF_INSN_SUBX, M32RBF_INSN_TRAP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SUBV	sim/m32r/decode.h	/^ , M32RBF_INSN_SUB, M32RBF_INSN_SUBV, M32RBF_INSN_SUBX, M32RBF_INSN_TRAP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_SUBX	sim/m32r/decode.h	/^ , M32RBF_INSN_SUB, M32RBF_INSN_SUBV, M32RBF_INSN_SUBX, M32RBF_INSN_TRAP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_TRAP	sim/m32r/decode.h	/^ , M32RBF_INSN_SUB, M32RBF_INSN_SUBV, M32RBF_INSN_SUBX, M32RBF_INSN_TRAP$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_TYPE	sim/m32r/decode.h	/^} M32RBF_INSN_TYPE;$/;"	t	typeref:enum:m32rbf_insn_type
M32RBF_INSN_UNLOCK	sim/m32r/decode.h	/^ , M32RBF_INSN_UNLOCK, M32RBF_INSN_CLRPSW, M32RBF_INSN_SETPSW, M32RBF_INSN_BSET$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_XOR	sim/m32r/decode.h	/^ , M32RBF_INSN_XOR, M32RBF_INSN_XOR3, M32RBF_INSN_ADDI, M32RBF_INSN_ADDV$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_XOR3	sim/m32r/decode.h	/^ , M32RBF_INSN_XOR, M32RBF_INSN_XOR3, M32RBF_INSN_ADDI, M32RBF_INSN_ADDV$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_AFTER	sim/m32r/decode.h	/^  M32RBF_INSN_X_INVALID, M32RBF_INSN_X_AFTER, M32RBF_INSN_X_BEFORE, M32RBF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_BEFORE	sim/m32r/decode.h	/^  M32RBF_INSN_X_INVALID, M32RBF_INSN_X_AFTER, M32RBF_INSN_X_BEFORE, M32RBF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_BEGIN	sim/m32r/decode.h	/^ , M32RBF_INSN_X_CHAIN, M32RBF_INSN_X_BEGIN, M32RBF_INSN_ADD, M32RBF_INSN_ADD3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_CHAIN	sim/m32r/decode.h	/^ , M32RBF_INSN_X_CHAIN, M32RBF_INSN_X_BEGIN, M32RBF_INSN_ADD, M32RBF_INSN_ADD3$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_CTI_CHAIN	sim/m32r/decode.h	/^  M32RBF_INSN_X_INVALID, M32RBF_INSN_X_AFTER, M32RBF_INSN_X_BEFORE, M32RBF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN_X_INVALID	sim/m32r/decode.h	/^  M32RBF_INSN_X_INVALID, M32RBF_INSN_X_AFTER, M32RBF_INSN_X_BEFORE, M32RBF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rbf_insn_type
M32RBF_INSN__MAX	sim/m32r/decode.h	/^ , M32RBF_INSN_BCLR, M32RBF_INSN_BTST, M32RBF_INSN__MAX$/;"	e	enum:m32rbf_insn_type
M32RBF_SFMT_ADD	sim/m32r/decode.h	/^  M32RBF_SFMT_EMPTY, M32RBF_SFMT_ADD, M32RBF_SFMT_ADD3, M32RBF_SFMT_AND3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ADD3	sim/m32r/decode.h	/^  M32RBF_SFMT_EMPTY, M32RBF_SFMT_ADD, M32RBF_SFMT_ADD3, M32RBF_SFMT_AND3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ADDI	sim/m32r/decode.h	/^ , M32RBF_SFMT_OR3, M32RBF_SFMT_ADDI, M32RBF_SFMT_ADDV, M32RBF_SFMT_ADDV3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ADDV	sim/m32r/decode.h	/^ , M32RBF_SFMT_OR3, M32RBF_SFMT_ADDI, M32RBF_SFMT_ADDV, M32RBF_SFMT_ADDV3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ADDV3	sim/m32r/decode.h	/^ , M32RBF_SFMT_OR3, M32RBF_SFMT_ADDI, M32RBF_SFMT_ADDV, M32RBF_SFMT_ADDV3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ADDX	sim/m32r/decode.h	/^ , M32RBF_SFMT_ADDX, M32RBF_SFMT_BC8, M32RBF_SFMT_BC24, M32RBF_SFMT_BEQ$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_AND3	sim/m32r/decode.h	/^  M32RBF_SFMT_EMPTY, M32RBF_SFMT_ADD, M32RBF_SFMT_ADD3, M32RBF_SFMT_AND3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BC24	sim/m32r/decode.h	/^ , M32RBF_SFMT_ADDX, M32RBF_SFMT_BC8, M32RBF_SFMT_BC24, M32RBF_SFMT_BEQ$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BC8	sim/m32r/decode.h	/^ , M32RBF_SFMT_ADDX, M32RBF_SFMT_BC8, M32RBF_SFMT_BC24, M32RBF_SFMT_BEQ$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BEQ	sim/m32r/decode.h	/^ , M32RBF_SFMT_ADDX, M32RBF_SFMT_BC8, M32RBF_SFMT_BC24, M32RBF_SFMT_BEQ$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BEQZ	sim/m32r/decode.h	/^ , M32RBF_SFMT_BEQZ, M32RBF_SFMT_BL8, M32RBF_SFMT_BL24, M32RBF_SFMT_BRA8$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BL24	sim/m32r/decode.h	/^ , M32RBF_SFMT_BEQZ, M32RBF_SFMT_BL8, M32RBF_SFMT_BL24, M32RBF_SFMT_BRA8$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BL8	sim/m32r/decode.h	/^ , M32RBF_SFMT_BEQZ, M32RBF_SFMT_BL8, M32RBF_SFMT_BL24, M32RBF_SFMT_BRA8$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BRA24	sim/m32r/decode.h	/^ , M32RBF_SFMT_BRA24, M32RBF_SFMT_CMP, M32RBF_SFMT_CMPI, M32RBF_SFMT_DIV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BRA8	sim/m32r/decode.h	/^ , M32RBF_SFMT_BEQZ, M32RBF_SFMT_BL8, M32RBF_SFMT_BL24, M32RBF_SFMT_BRA8$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BSET	sim/m32r/decode.h	/^ , M32RBF_SFMT_SETPSW, M32RBF_SFMT_BSET, M32RBF_SFMT_BTST$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_BTST	sim/m32r/decode.h	/^ , M32RBF_SFMT_SETPSW, M32RBF_SFMT_BSET, M32RBF_SFMT_BTST$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_CLRPSW	sim/m32r/decode.h	/^ , M32RBF_SFMT_ST_PLUS, M32RBF_SFMT_TRAP, M32RBF_SFMT_UNLOCK, M32RBF_SFMT_CLRPSW$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_CMP	sim/m32r/decode.h	/^ , M32RBF_SFMT_BRA24, M32RBF_SFMT_CMP, M32RBF_SFMT_CMPI, M32RBF_SFMT_DIV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_CMPI	sim/m32r/decode.h	/^ , M32RBF_SFMT_BRA24, M32RBF_SFMT_CMP, M32RBF_SFMT_CMPI, M32RBF_SFMT_DIV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_DIV	sim/m32r/decode.h	/^ , M32RBF_SFMT_BRA24, M32RBF_SFMT_CMP, M32RBF_SFMT_CMPI, M32RBF_SFMT_DIV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_EMPTY	sim/m32r/decode.h	/^  M32RBF_SFMT_EMPTY, M32RBF_SFMT_ADD, M32RBF_SFMT_ADD3, M32RBF_SFMT_AND3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_JL	sim/m32r/decode.h	/^ , M32RBF_SFMT_JL, M32RBF_SFMT_JMP, M32RBF_SFMT_LD, M32RBF_SFMT_LD_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_JMP	sim/m32r/decode.h	/^ , M32RBF_SFMT_JL, M32RBF_SFMT_JMP, M32RBF_SFMT_LD, M32RBF_SFMT_LD_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LD	sim/m32r/decode.h	/^ , M32RBF_SFMT_JL, M32RBF_SFMT_JMP, M32RBF_SFMT_LD, M32RBF_SFMT_LD_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LD24	sim/m32r/decode.h	/^ , M32RBF_SFMT_LD_PLUS, M32RBF_SFMT_LD24, M32RBF_SFMT_LDI8, M32RBF_SFMT_LDI16$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDB	sim/m32r/decode.h	/^ , M32RBF_SFMT_LDB, M32RBF_SFMT_LDB_D, M32RBF_SFMT_LDH, M32RBF_SFMT_LDH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDB_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_LDB, M32RBF_SFMT_LDB_D, M32RBF_SFMT_LDH, M32RBF_SFMT_LDH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDH	sim/m32r/decode.h	/^ , M32RBF_SFMT_LDB, M32RBF_SFMT_LDB_D, M32RBF_SFMT_LDH, M32RBF_SFMT_LDH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDH_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_LDB, M32RBF_SFMT_LDB_D, M32RBF_SFMT_LDH, M32RBF_SFMT_LDH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDI16	sim/m32r/decode.h	/^ , M32RBF_SFMT_LD_PLUS, M32RBF_SFMT_LD24, M32RBF_SFMT_LDI8, M32RBF_SFMT_LDI16$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LDI8	sim/m32r/decode.h	/^ , M32RBF_SFMT_LD_PLUS, M32RBF_SFMT_LD24, M32RBF_SFMT_LDI8, M32RBF_SFMT_LDI16$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LD_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_JL, M32RBF_SFMT_JMP, M32RBF_SFMT_LD, M32RBF_SFMT_LD_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LD_PLUS	sim/m32r/decode.h	/^ , M32RBF_SFMT_LD_PLUS, M32RBF_SFMT_LD24, M32RBF_SFMT_LDI8, M32RBF_SFMT_LDI16$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_LOCK	sim/m32r/decode.h	/^ , M32RBF_SFMT_LOCK, M32RBF_SFMT_MACHI, M32RBF_SFMT_MULHI, M32RBF_SFMT_MV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MACHI	sim/m32r/decode.h	/^ , M32RBF_SFMT_LOCK, M32RBF_SFMT_MACHI, M32RBF_SFMT_MULHI, M32RBF_SFMT_MV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MULHI	sim/m32r/decode.h	/^ , M32RBF_SFMT_LOCK, M32RBF_SFMT_MACHI, M32RBF_SFMT_MULHI, M32RBF_SFMT_MV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MV	sim/m32r/decode.h	/^ , M32RBF_SFMT_LOCK, M32RBF_SFMT_MACHI, M32RBF_SFMT_MULHI, M32RBF_SFMT_MV$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MVFACHI	sim/m32r/decode.h	/^ , M32RBF_SFMT_MVFACHI, M32RBF_SFMT_MVFC, M32RBF_SFMT_MVTACHI, M32RBF_SFMT_MVTC$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MVFC	sim/m32r/decode.h	/^ , M32RBF_SFMT_MVFACHI, M32RBF_SFMT_MVFC, M32RBF_SFMT_MVTACHI, M32RBF_SFMT_MVTC$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MVTACHI	sim/m32r/decode.h	/^ , M32RBF_SFMT_MVFACHI, M32RBF_SFMT_MVFC, M32RBF_SFMT_MVTACHI, M32RBF_SFMT_MVTC$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_MVTC	sim/m32r/decode.h	/^ , M32RBF_SFMT_MVFACHI, M32RBF_SFMT_MVFC, M32RBF_SFMT_MVTACHI, M32RBF_SFMT_MVTC$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_NOP	sim/m32r/decode.h	/^ , M32RBF_SFMT_NOP, M32RBF_SFMT_RAC, M32RBF_SFMT_RTE, M32RBF_SFMT_SETH$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_OR3	sim/m32r/decode.h	/^ , M32RBF_SFMT_OR3, M32RBF_SFMT_ADDI, M32RBF_SFMT_ADDV, M32RBF_SFMT_ADDV3$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_RAC	sim/m32r/decode.h	/^ , M32RBF_SFMT_NOP, M32RBF_SFMT_RAC, M32RBF_SFMT_RTE, M32RBF_SFMT_SETH$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_RTE	sim/m32r/decode.h	/^ , M32RBF_SFMT_NOP, M32RBF_SFMT_RAC, M32RBF_SFMT_RTE, M32RBF_SFMT_SETH$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_SETH	sim/m32r/decode.h	/^ , M32RBF_SFMT_NOP, M32RBF_SFMT_RAC, M32RBF_SFMT_RTE, M32RBF_SFMT_SETH$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_SETPSW	sim/m32r/decode.h	/^ , M32RBF_SFMT_SETPSW, M32RBF_SFMT_BSET, M32RBF_SFMT_BTST$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_SLL3	sim/m32r/decode.h	/^ , M32RBF_SFMT_SLL3, M32RBF_SFMT_SLLI, M32RBF_SFMT_ST, M32RBF_SFMT_ST_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_SLLI	sim/m32r/decode.h	/^ , M32RBF_SFMT_SLL3, M32RBF_SFMT_SLLI, M32RBF_SFMT_ST, M32RBF_SFMT_ST_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ST	sim/m32r/decode.h	/^ , M32RBF_SFMT_SLL3, M32RBF_SFMT_SLLI, M32RBF_SFMT_ST, M32RBF_SFMT_ST_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_STB	sim/m32r/decode.h	/^ , M32RBF_SFMT_STB, M32RBF_SFMT_STB_D, M32RBF_SFMT_STH, M32RBF_SFMT_STH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_STB_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_STB, M32RBF_SFMT_STB_D, M32RBF_SFMT_STH, M32RBF_SFMT_STH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_STH	sim/m32r/decode.h	/^ , M32RBF_SFMT_STB, M32RBF_SFMT_STB_D, M32RBF_SFMT_STH, M32RBF_SFMT_STH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_STH_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_STB, M32RBF_SFMT_STB_D, M32RBF_SFMT_STH, M32RBF_SFMT_STH_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ST_D	sim/m32r/decode.h	/^ , M32RBF_SFMT_SLL3, M32RBF_SFMT_SLLI, M32RBF_SFMT_ST, M32RBF_SFMT_ST_D$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_ST_PLUS	sim/m32r/decode.h	/^ , M32RBF_SFMT_ST_PLUS, M32RBF_SFMT_TRAP, M32RBF_SFMT_UNLOCK, M32RBF_SFMT_CLRPSW$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_TRAP	sim/m32r/decode.h	/^ , M32RBF_SFMT_ST_PLUS, M32RBF_SFMT_TRAP, M32RBF_SFMT_UNLOCK, M32RBF_SFMT_CLRPSW$/;"	e	enum:m32rbf_sfmt_type
M32RBF_SFMT_TYPE	sim/m32r/decode.h	/^} M32RBF_SFMT_TYPE;$/;"	t	typeref:enum:m32rbf_sfmt_type
M32RBF_SFMT_UNLOCK	sim/m32r/decode.h	/^ , M32RBF_SFMT_ST_PLUS, M32RBF_SFMT_TRAP, M32RBF_SFMT_UNLOCK, M32RBF_SFMT_CLRPSW$/;"	e	enum:m32rbf_sfmt_type
M32RXF_CPU_DATA	sim/m32r/cpux.h	/^} M32RXF_CPU_DATA;$/;"	t	typeref:struct:__anon382
M32RXF_DECODE_H	sim/m32r/decodex.h	25;"	d
M32RXF_INSN_ADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_X_CHAIN, M32RXF_INSN_X_BEGIN, M32RXF_INSN_ADD, M32RXF_INSN_ADD3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ADD3	sim/m32r/decodex.h	/^ , M32RXF_INSN_X_CHAIN, M32RXF_INSN_X_BEGIN, M32RXF_INSN_ADD, M32RXF_INSN_ADD3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ADDI	sim/m32r/decodex.h	/^ , M32RXF_INSN_XOR, M32RXF_INSN_XOR3, M32RXF_INSN_ADDI, M32RXF_INSN_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ADDV	sim/m32r/decodex.h	/^ , M32RXF_INSN_XOR, M32RXF_INSN_XOR3, M32RXF_INSN_ADDI, M32RXF_INSN_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ADDV3	sim/m32r/decodex.h	/^ , M32RXF_INSN_ADDV3, M32RXF_INSN_ADDX, M32RXF_INSN_BC8, M32RXF_INSN_BC24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ADDX	sim/m32r/decodex.h	/^ , M32RXF_INSN_ADDV3, M32RXF_INSN_ADDX, M32RXF_INSN_BC8, M32RXF_INSN_BC24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_AND	sim/m32r/decodex.h	/^ , M32RXF_INSN_AND, M32RXF_INSN_AND3, M32RXF_INSN_OR, M32RXF_INSN_OR3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_AND3	sim/m32r/decodex.h	/^ , M32RXF_INSN_AND, M32RXF_INSN_AND3, M32RXF_INSN_OR, M32RXF_INSN_OR3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BC24	sim/m32r/decodex.h	/^ , M32RXF_INSN_ADDV3, M32RXF_INSN_ADDX, M32RXF_INSN_BC8, M32RXF_INSN_BC24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_ADDV3, M32RXF_INSN_ADDX, M32RXF_INSN_BC8, M32RXF_INSN_BC24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BCL24	sim/m32r/decodex.h	/^ , M32RXF_INSN_BL24, M32RXF_INSN_BCL8, M32RXF_INSN_BCL24, M32RXF_INSN_BNC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_BL24, M32RXF_INSN_BCL8, M32RXF_INSN_BCL24, M32RXF_INSN_BNC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BCLR	sim/m32r/decodex.h	/^ , M32RXF_INSN_SETPSW, M32RXF_INSN_BSET, M32RXF_INSN_BCLR, M32RXF_INSN_BTST$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BEQ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BEQ, M32RXF_INSN_BEQZ, M32RXF_INSN_BGEZ, M32RXF_INSN_BGTZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BEQZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BEQ, M32RXF_INSN_BEQZ, M32RXF_INSN_BGEZ, M32RXF_INSN_BGTZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BGEZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BEQ, M32RXF_INSN_BEQZ, M32RXF_INSN_BGEZ, M32RXF_INSN_BGTZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BGTZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BEQ, M32RXF_INSN_BEQZ, M32RXF_INSN_BGEZ, M32RXF_INSN_BGTZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BL24	sim/m32r/decodex.h	/^ , M32RXF_INSN_BL24, M32RXF_INSN_BCL8, M32RXF_INSN_BCL24, M32RXF_INSN_BNC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_BLEZ, M32RXF_INSN_BLTZ, M32RXF_INSN_BNEZ, M32RXF_INSN_BL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BLEZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BLEZ, M32RXF_INSN_BLTZ, M32RXF_INSN_BNEZ, M32RXF_INSN_BL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BLTZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BLEZ, M32RXF_INSN_BLTZ, M32RXF_INSN_BNEZ, M32RXF_INSN_BL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNC24	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNC24, M32RXF_INSN_BNE, M32RXF_INSN_BRA8, M32RXF_INSN_BRA24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_BL24, M32RXF_INSN_BCL8, M32RXF_INSN_BCL24, M32RXF_INSN_BNC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNCL24	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNCL8, M32RXF_INSN_BNCL24, M32RXF_INSN_CMP, M32RXF_INSN_CMPI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNCL8, M32RXF_INSN_BNCL24, M32RXF_INSN_CMP, M32RXF_INSN_CMPI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNE	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNC24, M32RXF_INSN_BNE, M32RXF_INSN_BRA8, M32RXF_INSN_BRA24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BNEZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_BLEZ, M32RXF_INSN_BLTZ, M32RXF_INSN_BNEZ, M32RXF_INSN_BL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BRA24	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNC24, M32RXF_INSN_BNE, M32RXF_INSN_BRA8, M32RXF_INSN_BRA24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BRA8	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNC24, M32RXF_INSN_BNE, M32RXF_INSN_BRA8, M32RXF_INSN_BRA24$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BSET	sim/m32r/decodex.h	/^ , M32RXF_INSN_SETPSW, M32RXF_INSN_BSET, M32RXF_INSN_BCLR, M32RXF_INSN_BTST$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_BTST	sim/m32r/decodex.h	/^ , M32RXF_INSN_SETPSW, M32RXF_INSN_BSET, M32RXF_INSN_BCLR, M32RXF_INSN_BTST$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CLRPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACLH1, M32RXF_INSN_SC, M32RXF_INSN_SNC, M32RXF_INSN_CLRPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNCL8, M32RXF_INSN_BNCL24, M32RXF_INSN_CMP, M32RXF_INSN_CMPI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMPEQ	sim/m32r/decodex.h	/^ , M32RXF_INSN_CMPU, M32RXF_INSN_CMPUI, M32RXF_INSN_CMPEQ, M32RXF_INSN_CMPZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMPI	sim/m32r/decodex.h	/^ , M32RXF_INSN_BNCL8, M32RXF_INSN_BNCL24, M32RXF_INSN_CMP, M32RXF_INSN_CMPI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMPU	sim/m32r/decodex.h	/^ , M32RXF_INSN_CMPU, M32RXF_INSN_CMPUI, M32RXF_INSN_CMPEQ, M32RXF_INSN_CMPZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMPUI	sim/m32r/decodex.h	/^ , M32RXF_INSN_CMPU, M32RXF_INSN_CMPUI, M32RXF_INSN_CMPEQ, M32RXF_INSN_CMPZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_CMPZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_CMPU, M32RXF_INSN_CMPUI, M32RXF_INSN_CMPEQ, M32RXF_INSN_CMPZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_DIV	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIV, M32RXF_INSN_DIVU, M32RXF_INSN_REM, M32RXF_INSN_REMU$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_DIVH	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIVH, M32RXF_INSN_JC, M32RXF_INSN_JNC, M32RXF_INSN_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_DIVU	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIV, M32RXF_INSN_DIVU, M32RXF_INSN_REM, M32RXF_INSN_REMU$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_JC	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIVH, M32RXF_INSN_JC, M32RXF_INSN_JNC, M32RXF_INSN_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_JL	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIVH, M32RXF_INSN_JC, M32RXF_INSN_JNC, M32RXF_INSN_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_JMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_JMP, M32RXF_INSN_LD, M32RXF_INSN_LD_D, M32RXF_INSN_LDB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_JNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIVH, M32RXF_INSN_JC, M32RXF_INSN_JNC, M32RXF_INSN_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LD	sim/m32r/decodex.h	/^ , M32RXF_INSN_JMP, M32RXF_INSN_LD, M32RXF_INSN_LD_D, M32RXF_INSN_LDB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LD24	sim/m32r/decodex.h	/^ , M32RXF_INSN_LD24, M32RXF_INSN_LDI8, M32RXF_INSN_LDI16, M32RXF_INSN_LOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDB	sim/m32r/decodex.h	/^ , M32RXF_INSN_JMP, M32RXF_INSN_LD, M32RXF_INSN_LD_D, M32RXF_INSN_LDB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDB_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDB_D, M32RXF_INSN_LDH, M32RXF_INSN_LDH_D, M32RXF_INSN_LDUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDH	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDB_D, M32RXF_INSN_LDH, M32RXF_INSN_LDH_D, M32RXF_INSN_LDUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDH_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDB_D, M32RXF_INSN_LDH, M32RXF_INSN_LDH_D, M32RXF_INSN_LDUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDI16	sim/m32r/decodex.h	/^ , M32RXF_INSN_LD24, M32RXF_INSN_LDI8, M32RXF_INSN_LDI16, M32RXF_INSN_LOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDI8	sim/m32r/decodex.h	/^ , M32RXF_INSN_LD24, M32RXF_INSN_LDI8, M32RXF_INSN_LDI16, M32RXF_INSN_LOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDB_D, M32RXF_INSN_LDH, M32RXF_INSN_LDH_D, M32RXF_INSN_LDUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDUB_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDUB_D, M32RXF_INSN_LDUH, M32RXF_INSN_LDUH_D, M32RXF_INSN_LD_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDUH	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDUB_D, M32RXF_INSN_LDUH, M32RXF_INSN_LDUH_D, M32RXF_INSN_LD_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LDUH_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDUB_D, M32RXF_INSN_LDUH, M32RXF_INSN_LDUH_D, M32RXF_INSN_LD_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LD_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_JMP, M32RXF_INSN_LD, M32RXF_INSN_LD_D, M32RXF_INSN_LDB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LD_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_LDUB_D, M32RXF_INSN_LDUH, M32RXF_INSN_LDUH_D, M32RXF_INSN_LD_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_LOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_LD24, M32RXF_INSN_LDI8, M32RXF_INSN_LDI16, M32RXF_INSN_LOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACHI_A, M32RXF_INSN_MACLO_A, M32RXF_INSN_MACWHI_A, M32RXF_INSN_MACWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACLH1	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACLH1, M32RXF_INSN_SC, M32RXF_INSN_SNC, M32RXF_INSN_CLRPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACHI_A, M32RXF_INSN_MACLO_A, M32RXF_INSN_MACWHI_A, M32RXF_INSN_MACWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACHI_A, M32RXF_INSN_MACLO_A, M32RXF_INSN_MACWHI_A, M32RXF_INSN_MACWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACHI_A, M32RXF_INSN_MACLO_A, M32RXF_INSN_MACWHI_A, M32RXF_INSN_MACWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MACWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_SADD, M32RXF_INSN_MACWU1, M32RXF_INSN_MSBLO, M32RXF_INSN_MULWU1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MSBLO	sim/m32r/decodex.h	/^ , M32RXF_INSN_SADD, M32RXF_INSN_MACWU1, M32RXF_INSN_MSBLO, M32RXF_INSN_MULWU1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MUL	sim/m32r/decodex.h	/^ , M32RXF_INSN_MUL, M32RXF_INSN_MULHI_A, M32RXF_INSN_MULLO_A, M32RXF_INSN_MULWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MULHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MUL, M32RXF_INSN_MULHI_A, M32RXF_INSN_MULLO_A, M32RXF_INSN_MULWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MULLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MUL, M32RXF_INSN_MULHI_A, M32RXF_INSN_MULLO_A, M32RXF_INSN_MULWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MULWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MUL, M32RXF_INSN_MULHI_A, M32RXF_INSN_MULLO_A, M32RXF_INSN_MULWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MULWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MULWLO_A, M32RXF_INSN_MV, M32RXF_INSN_MVFACHI_A, M32RXF_INSN_MVFACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MULWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_SADD, M32RXF_INSN_MACWU1, M32RXF_INSN_MSBLO, M32RXF_INSN_MULWU1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MV	sim/m32r/decodex.h	/^ , M32RXF_INSN_MULWLO_A, M32RXF_INSN_MV, M32RXF_INSN_MVFACHI_A, M32RXF_INSN_MVFACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVFACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MULWLO_A, M32RXF_INSN_MV, M32RXF_INSN_MVFACHI_A, M32RXF_INSN_MVFACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVFACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MULWLO_A, M32RXF_INSN_MV, M32RXF_INSN_MVFACHI_A, M32RXF_INSN_MVFACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVFACMI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVFACMI_A, M32RXF_INSN_MVFC, M32RXF_INSN_MVTACHI_A, M32RXF_INSN_MVTACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVFC	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVFACMI_A, M32RXF_INSN_MVFC, M32RXF_INSN_MVTACHI_A, M32RXF_INSN_MVTACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVTACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVFACMI_A, M32RXF_INSN_MVFC, M32RXF_INSN_MVTACHI_A, M32RXF_INSN_MVTACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVTACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVFACMI_A, M32RXF_INSN_MVFC, M32RXF_INSN_MVTACHI_A, M32RXF_INSN_MVTACLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_MVTC	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVTC, M32RXF_INSN_NEG, M32RXF_INSN_NOP, M32RXF_INSN_NOT$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_NEG	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVTC, M32RXF_INSN_NEG, M32RXF_INSN_NOP, M32RXF_INSN_NOT$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_NOP	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVTC, M32RXF_INSN_NEG, M32RXF_INSN_NOP, M32RXF_INSN_NOT$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_NOT	sim/m32r/decodex.h	/^ , M32RXF_INSN_MVTC, M32RXF_INSN_NEG, M32RXF_INSN_NOP, M32RXF_INSN_NOT$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_OR	sim/m32r/decodex.h	/^ , M32RXF_INSN_AND, M32RXF_INSN_AND3, M32RXF_INSN_OR, M32RXF_INSN_OR3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_OR3	sim/m32r/decodex.h	/^ , M32RXF_INSN_AND, M32RXF_INSN_AND3, M32RXF_INSN_OR, M32RXF_INSN_OR3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADD, M32RXF_INSN_WRITE_ADD, M32RXF_INSN_PAR_AND, M32RXF_INSN_WRITE_AND$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ADDI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDI, M32RXF_INSN_WRITE_ADDI, M32RXF_INSN_PAR_ADDV, M32RXF_INSN_WRITE_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ADDV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDI, M32RXF_INSN_WRITE_ADDI, M32RXF_INSN_PAR_ADDV, M32RXF_INSN_WRITE_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ADDX	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDX, M32RXF_INSN_WRITE_ADDX, M32RXF_INSN_PAR_BC8, M32RXF_INSN_WRITE_BC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_AND	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADD, M32RXF_INSN_WRITE_ADD, M32RXF_INSN_PAR_AND, M32RXF_INSN_WRITE_AND$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDX, M32RXF_INSN_WRITE_ADDX, M32RXF_INSN_PAR_BC8, M32RXF_INSN_WRITE_BC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BL8, M32RXF_INSN_WRITE_BL8, M32RXF_INSN_PAR_BCL8, M32RXF_INSN_WRITE_BCL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BL8, M32RXF_INSN_WRITE_BL8, M32RXF_INSN_PAR_BCL8, M32RXF_INSN_WRITE_BCL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BNC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNC8, M32RXF_INSN_WRITE_BNC8, M32RXF_INSN_PAR_BRA8, M32RXF_INSN_WRITE_BRA8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BNCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNCL8, M32RXF_INSN_WRITE_BNCL8, M32RXF_INSN_PAR_CMP, M32RXF_INSN_WRITE_CMP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BRA8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNC8, M32RXF_INSN_WRITE_BNC8, M32RXF_INSN_PAR_BRA8, M32RXF_INSN_WRITE_BRA8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_BTST	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BTST, M32RXF_INSN_WRITE_BTST, M32RXF_INSN__MAX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_CLRPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CLRPSW, M32RXF_INSN_WRITE_CLRPSW, M32RXF_INSN_PAR_SETPSW, M32RXF_INSN_WRITE_SETPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_CMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNCL8, M32RXF_INSN_WRITE_BNCL8, M32RXF_INSN_PAR_CMP, M32RXF_INSN_WRITE_CMP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_CMPEQ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPU, M32RXF_INSN_WRITE_CMPU, M32RXF_INSN_PAR_CMPEQ, M32RXF_INSN_WRITE_CMPEQ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_CMPU	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPU, M32RXF_INSN_WRITE_CMPU, M32RXF_INSN_PAR_CMPEQ, M32RXF_INSN_WRITE_CMPEQ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_CMPZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPZ, M32RXF_INSN_WRITE_CMPZ, M32RXF_INSN_PAR_JC, M32RXF_INSN_WRITE_JC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_JC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPZ, M32RXF_INSN_WRITE_CMPZ, M32RXF_INSN_PAR_JC, M32RXF_INSN_WRITE_JC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_JL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JNC, M32RXF_INSN_WRITE_JNC, M32RXF_INSN_PAR_JL, M32RXF_INSN_WRITE_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_JMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JMP, M32RXF_INSN_WRITE_JMP, M32RXF_INSN_PAR_LD, M32RXF_INSN_WRITE_LD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_JNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JNC, M32RXF_INSN_WRITE_JNC, M32RXF_INSN_PAR_JL, M32RXF_INSN_WRITE_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JMP, M32RXF_INSN_WRITE_JMP, M32RXF_INSN_PAR_LD, M32RXF_INSN_WRITE_LD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LDB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDB, M32RXF_INSN_WRITE_LDB, M32RXF_INSN_PAR_LDH, M32RXF_INSN_WRITE_LDH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LDH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDB, M32RXF_INSN_WRITE_LDB, M32RXF_INSN_PAR_LDH, M32RXF_INSN_WRITE_LDH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LDI8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LD_PLUS, M32RXF_INSN_WRITE_LD_PLUS, M32RXF_INSN_PAR_LDI8, M32RXF_INSN_WRITE_LDI8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LDUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDUB, M32RXF_INSN_WRITE_LDUB, M32RXF_INSN_PAR_LDUH, M32RXF_INSN_WRITE_LDUH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LDUH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDUB, M32RXF_INSN_WRITE_LDUB, M32RXF_INSN_PAR_LDUH, M32RXF_INSN_WRITE_LDUH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LD_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LD_PLUS, M32RXF_INSN_WRITE_LD_PLUS, M32RXF_INSN_PAR_LDI8, M32RXF_INSN_WRITE_LDI8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_LOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LOCK, M32RXF_INSN_WRITE_LOCK, M32RXF_INSN_PAR_MACHI_A, M32RXF_INSN_WRITE_MACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LOCK, M32RXF_INSN_WRITE_LOCK, M32RXF_INSN_PAR_MACHI_A, M32RXF_INSN_WRITE_MACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACLH1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWU1, M32RXF_INSN_WRITE_MULWU1, M32RXF_INSN_PAR_MACLH1, M32RXF_INSN_WRITE_MACLH1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACLO_A, M32RXF_INSN_WRITE_MACLO_A, M32RXF_INSN_PAR_MACWHI_A, M32RXF_INSN_WRITE_MACWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACLO_A, M32RXF_INSN_WRITE_MACLO_A, M32RXF_INSN_PAR_MACWHI_A, M32RXF_INSN_WRITE_MACWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWLO_A, M32RXF_INSN_WRITE_MACWLO_A, M32RXF_INSN_PAR_MUL, M32RXF_INSN_WRITE_MUL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MACWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWU1, M32RXF_INSN_WRITE_MACWU1, M32RXF_INSN_PAR_MSBLO, M32RXF_INSN_WRITE_MSBLO$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MSBLO	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWU1, M32RXF_INSN_WRITE_MACWU1, M32RXF_INSN_PAR_MSBLO, M32RXF_INSN_WRITE_MSBLO$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MUL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWLO_A, M32RXF_INSN_WRITE_MACWLO_A, M32RXF_INSN_PAR_MUL, M32RXF_INSN_WRITE_MUL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MULHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULHI_A, M32RXF_INSN_WRITE_MULHI_A, M32RXF_INSN_PAR_MULLO_A, M32RXF_INSN_WRITE_MULLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MULLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULHI_A, M32RXF_INSN_WRITE_MULHI_A, M32RXF_INSN_PAR_MULLO_A, M32RXF_INSN_WRITE_MULLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MULWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWHI_A, M32RXF_INSN_WRITE_MULWHI_A, M32RXF_INSN_PAR_MULWLO_A, M32RXF_INSN_WRITE_MULWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MULWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWHI_A, M32RXF_INSN_WRITE_MULWHI_A, M32RXF_INSN_PAR_MULWLO_A, M32RXF_INSN_WRITE_MULWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MULWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWU1, M32RXF_INSN_WRITE_MULWU1, M32RXF_INSN_PAR_MACLH1, M32RXF_INSN_WRITE_MACLH1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MV, M32RXF_INSN_WRITE_MV, M32RXF_INSN_PAR_MVFACHI_A, M32RXF_INSN_WRITE_MVFACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVFACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MV, M32RXF_INSN_WRITE_MV, M32RXF_INSN_PAR_MVFACHI_A, M32RXF_INSN_WRITE_MVFACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVFACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFACLO_A, M32RXF_INSN_WRITE_MVFACLO_A, M32RXF_INSN_PAR_MVFACMI_A, M32RXF_INSN_WRITE_MVFACMI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVFACMI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFACLO_A, M32RXF_INSN_WRITE_MVFACLO_A, M32RXF_INSN_PAR_MVFACMI_A, M32RXF_INSN_WRITE_MVFACMI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVFC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFC, M32RXF_INSN_WRITE_MVFC, M32RXF_INSN_PAR_MVTACHI_A, M32RXF_INSN_WRITE_MVTACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVTACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFC, M32RXF_INSN_WRITE_MVFC, M32RXF_INSN_PAR_MVTACHI_A, M32RXF_INSN_WRITE_MVTACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVTACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVTACLO_A, M32RXF_INSN_WRITE_MVTACLO_A, M32RXF_INSN_PAR_MVTC, M32RXF_INSN_WRITE_MVTC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_MVTC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVTACLO_A, M32RXF_INSN_WRITE_MVTACLO_A, M32RXF_INSN_PAR_MVTC, M32RXF_INSN_WRITE_MVTC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_NEG	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NEG, M32RXF_INSN_WRITE_NEG, M32RXF_INSN_PAR_NOP, M32RXF_INSN_WRITE_NOP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_NOP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NEG, M32RXF_INSN_WRITE_NEG, M32RXF_INSN_PAR_NOP, M32RXF_INSN_WRITE_NOP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_NOT	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NOT, M32RXF_INSN_WRITE_NOT, M32RXF_INSN_PAR_RAC_DSI, M32RXF_INSN_WRITE_RAC_DSI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_OR	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_OR, M32RXF_INSN_WRITE_OR, M32RXF_INSN_PAR_XOR, M32RXF_INSN_WRITE_XOR$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_PCMPBZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_PCMPBZ, M32RXF_INSN_WRITE_PCMPBZ, M32RXF_INSN_PAR_SADD, M32RXF_INSN_WRITE_SADD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_RACH_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_RACH_DSI, M32RXF_INSN_WRITE_RACH_DSI, M32RXF_INSN_PAR_RTE, M32RXF_INSN_WRITE_RTE$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_RAC_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NOT, M32RXF_INSN_WRITE_NOT, M32RXF_INSN_PAR_RAC_DSI, M32RXF_INSN_WRITE_RAC_DSI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_RTE	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_RACH_DSI, M32RXF_INSN_WRITE_RACH_DSI, M32RXF_INSN_PAR_RTE, M32RXF_INSN_WRITE_RTE$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_PCMPBZ, M32RXF_INSN_WRITE_PCMPBZ, M32RXF_INSN_PAR_SADD, M32RXF_INSN_WRITE_SADD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SC, M32RXF_INSN_WRITE_SC, M32RXF_INSN_PAR_SNC, M32RXF_INSN_WRITE_SNC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SETPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CLRPSW, M32RXF_INSN_WRITE_CLRPSW, M32RXF_INSN_PAR_SETPSW, M32RXF_INSN_WRITE_SETPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SLL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SLL, M32RXF_INSN_WRITE_SLL, M32RXF_INSN_PAR_SLLI, M32RXF_INSN_WRITE_SLLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SLLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SLL, M32RXF_INSN_WRITE_SLL, M32RXF_INSN_PAR_SLLI, M32RXF_INSN_WRITE_SLLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SC, M32RXF_INSN_WRITE_SC, M32RXF_INSN_PAR_SNC, M32RXF_INSN_WRITE_SNC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SRA	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRA, M32RXF_INSN_WRITE_SRA, M32RXF_INSN_PAR_SRAI, M32RXF_INSN_WRITE_SRAI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SRAI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRA, M32RXF_INSN_WRITE_SRA, M32RXF_INSN_PAR_SRAI, M32RXF_INSN_WRITE_SRAI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SRL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRL, M32RXF_INSN_WRITE_SRL, M32RXF_INSN_PAR_SRLI, M32RXF_INSN_WRITE_SRLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SRLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRL, M32RXF_INSN_WRITE_SRL, M32RXF_INSN_PAR_SRLI, M32RXF_INSN_WRITE_SRLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ST	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST, M32RXF_INSN_WRITE_ST, M32RXF_INSN_PAR_STB, M32RXF_INSN_WRITE_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_STB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST, M32RXF_INSN_WRITE_ST, M32RXF_INSN_PAR_STB, M32RXF_INSN_WRITE_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_STB_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH_PLUS, M32RXF_INSN_WRITE_STH_PLUS, M32RXF_INSN_PAR_STB_PLUS, M32RXF_INSN_WRITE_STB_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_STH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH, M32RXF_INSN_WRITE_STH, M32RXF_INSN_PAR_ST_PLUS, M32RXF_INSN_WRITE_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_STH_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH_PLUS, M32RXF_INSN_WRITE_STH_PLUS, M32RXF_INSN_PAR_STB_PLUS, M32RXF_INSN_WRITE_STB_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ST_MINUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST_MINUS, M32RXF_INSN_WRITE_ST_MINUS, M32RXF_INSN_PAR_SUB, M32RXF_INSN_WRITE_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_ST_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH, M32RXF_INSN_WRITE_STH, M32RXF_INSN_PAR_ST_PLUS, M32RXF_INSN_WRITE_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST_MINUS, M32RXF_INSN_WRITE_ST_MINUS, M32RXF_INSN_PAR_SUB, M32RXF_INSN_WRITE_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SUBV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SUBV, M32RXF_INSN_WRITE_SUBV, M32RXF_INSN_PAR_SUBX, M32RXF_INSN_WRITE_SUBX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_SUBX	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SUBV, M32RXF_INSN_WRITE_SUBV, M32RXF_INSN_PAR_SUBX, M32RXF_INSN_WRITE_SUBX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_TRAP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_TRAP, M32RXF_INSN_WRITE_TRAP, M32RXF_INSN_PAR_UNLOCK, M32RXF_INSN_WRITE_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_UNLOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_TRAP, M32RXF_INSN_WRITE_TRAP, M32RXF_INSN_PAR_UNLOCK, M32RXF_INSN_WRITE_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PAR_XOR	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_OR, M32RXF_INSN_WRITE_OR, M32RXF_INSN_PAR_XOR, M32RXF_INSN_WRITE_XOR$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_PCMPBZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_SATB, M32RXF_INSN_SATH, M32RXF_INSN_SAT, M32RXF_INSN_PCMPBZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_RACH_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_RAC_DSI, M32RXF_INSN_RACH_DSI, M32RXF_INSN_RTE, M32RXF_INSN_SETH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_RAC_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_RAC_DSI, M32RXF_INSN_RACH_DSI, M32RXF_INSN_RTE, M32RXF_INSN_SETH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_REM	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIV, M32RXF_INSN_DIVU, M32RXF_INSN_REM, M32RXF_INSN_REMU$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_REMU	sim/m32r/decodex.h	/^ , M32RXF_INSN_DIV, M32RXF_INSN_DIVU, M32RXF_INSN_REM, M32RXF_INSN_REMU$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_RTE	sim/m32r/decodex.h	/^ , M32RXF_INSN_RAC_DSI, M32RXF_INSN_RACH_DSI, M32RXF_INSN_RTE, M32RXF_INSN_SETH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_SADD, M32RXF_INSN_MACWU1, M32RXF_INSN_MSBLO, M32RXF_INSN_MULWU1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SAT	sim/m32r/decodex.h	/^ , M32RXF_INSN_SATB, M32RXF_INSN_SATH, M32RXF_INSN_SAT, M32RXF_INSN_PCMPBZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SATB	sim/m32r/decodex.h	/^ , M32RXF_INSN_SATB, M32RXF_INSN_SATH, M32RXF_INSN_SAT, M32RXF_INSN_PCMPBZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SATH	sim/m32r/decodex.h	/^ , M32RXF_INSN_SATB, M32RXF_INSN_SATH, M32RXF_INSN_SAT, M32RXF_INSN_PCMPBZ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SC	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACLH1, M32RXF_INSN_SC, M32RXF_INSN_SNC, M32RXF_INSN_CLRPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SETH	sim/m32r/decodex.h	/^ , M32RXF_INSN_RAC_DSI, M32RXF_INSN_RACH_DSI, M32RXF_INSN_RTE, M32RXF_INSN_SETH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SETPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_SETPSW, M32RXF_INSN_BSET, M32RXF_INSN_BCLR, M32RXF_INSN_BTST$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SLL	sim/m32r/decodex.h	/^ , M32RXF_INSN_SLL, M32RXF_INSN_SLL3, M32RXF_INSN_SLLI, M32RXF_INSN_SRA$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SLL3	sim/m32r/decodex.h	/^ , M32RXF_INSN_SLL, M32RXF_INSN_SLL3, M32RXF_INSN_SLLI, M32RXF_INSN_SRA$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SLLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_SLL, M32RXF_INSN_SLL3, M32RXF_INSN_SLLI, M32RXF_INSN_SRA$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_MACLH1, M32RXF_INSN_SC, M32RXF_INSN_SNC, M32RXF_INSN_CLRPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRA	sim/m32r/decodex.h	/^ , M32RXF_INSN_SLL, M32RXF_INSN_SLL3, M32RXF_INSN_SLLI, M32RXF_INSN_SRA$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRA3	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRA3, M32RXF_INSN_SRAI, M32RXF_INSN_SRL, M32RXF_INSN_SRL3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRAI	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRA3, M32RXF_INSN_SRAI, M32RXF_INSN_SRL, M32RXF_INSN_SRL3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRL	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRA3, M32RXF_INSN_SRAI, M32RXF_INSN_SRL, M32RXF_INSN_SRL3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRL3	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRA3, M32RXF_INSN_SRAI, M32RXF_INSN_SRL, M32RXF_INSN_SRL3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SRLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRLI, M32RXF_INSN_ST, M32RXF_INSN_ST_D, M32RXF_INSN_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ST	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRLI, M32RXF_INSN_ST, M32RXF_INSN_ST_D, M32RXF_INSN_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STB	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRLI, M32RXF_INSN_ST, M32RXF_INSN_ST_D, M32RXF_INSN_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STB_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_STB_D, M32RXF_INSN_STH, M32RXF_INSN_STH_D, M32RXF_INSN_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STB_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_STH_PLUS, M32RXF_INSN_STB_PLUS, M32RXF_INSN_ST_MINUS, M32RXF_INSN_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STH	sim/m32r/decodex.h	/^ , M32RXF_INSN_STB_D, M32RXF_INSN_STH, M32RXF_INSN_STH_D, M32RXF_INSN_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STH_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_STB_D, M32RXF_INSN_STH, M32RXF_INSN_STH_D, M32RXF_INSN_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_STH_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_STH_PLUS, M32RXF_INSN_STB_PLUS, M32RXF_INSN_ST_MINUS, M32RXF_INSN_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ST_D	sim/m32r/decodex.h	/^ , M32RXF_INSN_SRLI, M32RXF_INSN_ST, M32RXF_INSN_ST_D, M32RXF_INSN_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ST_MINUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_STH_PLUS, M32RXF_INSN_STB_PLUS, M32RXF_INSN_ST_MINUS, M32RXF_INSN_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_ST_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_STB_D, M32RXF_INSN_STH, M32RXF_INSN_STH_D, M32RXF_INSN_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_STH_PLUS, M32RXF_INSN_STB_PLUS, M32RXF_INSN_ST_MINUS, M32RXF_INSN_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SUBV	sim/m32r/decodex.h	/^ , M32RXF_INSN_SUBV, M32RXF_INSN_SUBX, M32RXF_INSN_TRAP, M32RXF_INSN_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_SUBX	sim/m32r/decodex.h	/^ , M32RXF_INSN_SUBV, M32RXF_INSN_SUBX, M32RXF_INSN_TRAP, M32RXF_INSN_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_TRAP	sim/m32r/decodex.h	/^ , M32RXF_INSN_SUBV, M32RXF_INSN_SUBX, M32RXF_INSN_TRAP, M32RXF_INSN_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_TYPE	sim/m32r/decodex.h	/^} M32RXF_INSN_TYPE;$/;"	t	typeref:enum:m32rxf_insn_type
M32RXF_INSN_UNLOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_SUBV, M32RXF_INSN_SUBX, M32RXF_INSN_TRAP, M32RXF_INSN_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADD, M32RXF_INSN_WRITE_ADD, M32RXF_INSN_PAR_AND, M32RXF_INSN_WRITE_AND$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ADDI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDI, M32RXF_INSN_WRITE_ADDI, M32RXF_INSN_PAR_ADDV, M32RXF_INSN_WRITE_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ADDV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDI, M32RXF_INSN_WRITE_ADDI, M32RXF_INSN_PAR_ADDV, M32RXF_INSN_WRITE_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ADDX	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDX, M32RXF_INSN_WRITE_ADDX, M32RXF_INSN_PAR_BC8, M32RXF_INSN_WRITE_BC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_AND	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADD, M32RXF_INSN_WRITE_ADD, M32RXF_INSN_PAR_AND, M32RXF_INSN_WRITE_AND$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ADDX, M32RXF_INSN_WRITE_ADDX, M32RXF_INSN_PAR_BC8, M32RXF_INSN_WRITE_BC8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BL8, M32RXF_INSN_WRITE_BL8, M32RXF_INSN_PAR_BCL8, M32RXF_INSN_WRITE_BCL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BL8, M32RXF_INSN_WRITE_BL8, M32RXF_INSN_PAR_BCL8, M32RXF_INSN_WRITE_BCL8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BNC8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNC8, M32RXF_INSN_WRITE_BNC8, M32RXF_INSN_PAR_BRA8, M32RXF_INSN_WRITE_BRA8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BNCL8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNCL8, M32RXF_INSN_WRITE_BNCL8, M32RXF_INSN_PAR_CMP, M32RXF_INSN_WRITE_CMP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BRA8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNC8, M32RXF_INSN_WRITE_BNC8, M32RXF_INSN_PAR_BRA8, M32RXF_INSN_WRITE_BRA8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_BTST	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BTST, M32RXF_INSN_WRITE_BTST, M32RXF_INSN__MAX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_CLRPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CLRPSW, M32RXF_INSN_WRITE_CLRPSW, M32RXF_INSN_PAR_SETPSW, M32RXF_INSN_WRITE_SETPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_CMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BNCL8, M32RXF_INSN_WRITE_BNCL8, M32RXF_INSN_PAR_CMP, M32RXF_INSN_WRITE_CMP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_CMPEQ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPU, M32RXF_INSN_WRITE_CMPU, M32RXF_INSN_PAR_CMPEQ, M32RXF_INSN_WRITE_CMPEQ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_CMPU	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPU, M32RXF_INSN_WRITE_CMPU, M32RXF_INSN_PAR_CMPEQ, M32RXF_INSN_WRITE_CMPEQ$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_CMPZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPZ, M32RXF_INSN_WRITE_CMPZ, M32RXF_INSN_PAR_JC, M32RXF_INSN_WRITE_JC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_JC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CMPZ, M32RXF_INSN_WRITE_CMPZ, M32RXF_INSN_PAR_JC, M32RXF_INSN_WRITE_JC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_JL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JNC, M32RXF_INSN_WRITE_JNC, M32RXF_INSN_PAR_JL, M32RXF_INSN_WRITE_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_JMP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JMP, M32RXF_INSN_WRITE_JMP, M32RXF_INSN_PAR_LD, M32RXF_INSN_WRITE_LD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_JNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JNC, M32RXF_INSN_WRITE_JNC, M32RXF_INSN_PAR_JL, M32RXF_INSN_WRITE_JL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_JMP, M32RXF_INSN_WRITE_JMP, M32RXF_INSN_PAR_LD, M32RXF_INSN_WRITE_LD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LDB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDB, M32RXF_INSN_WRITE_LDB, M32RXF_INSN_PAR_LDH, M32RXF_INSN_WRITE_LDH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LDH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDB, M32RXF_INSN_WRITE_LDB, M32RXF_INSN_PAR_LDH, M32RXF_INSN_WRITE_LDH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LDI8	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LD_PLUS, M32RXF_INSN_WRITE_LD_PLUS, M32RXF_INSN_PAR_LDI8, M32RXF_INSN_WRITE_LDI8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LDUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDUB, M32RXF_INSN_WRITE_LDUB, M32RXF_INSN_PAR_LDUH, M32RXF_INSN_WRITE_LDUH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LDUH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LDUB, M32RXF_INSN_WRITE_LDUB, M32RXF_INSN_PAR_LDUH, M32RXF_INSN_WRITE_LDUH$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LD_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LD_PLUS, M32RXF_INSN_WRITE_LD_PLUS, M32RXF_INSN_PAR_LDI8, M32RXF_INSN_WRITE_LDI8$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_LOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LOCK, M32RXF_INSN_WRITE_LOCK, M32RXF_INSN_PAR_MACHI_A, M32RXF_INSN_WRITE_MACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_LOCK, M32RXF_INSN_WRITE_LOCK, M32RXF_INSN_PAR_MACHI_A, M32RXF_INSN_WRITE_MACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACLH1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWU1, M32RXF_INSN_WRITE_MULWU1, M32RXF_INSN_PAR_MACLH1, M32RXF_INSN_WRITE_MACLH1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACLO_A, M32RXF_INSN_WRITE_MACLO_A, M32RXF_INSN_PAR_MACWHI_A, M32RXF_INSN_WRITE_MACWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACLO_A, M32RXF_INSN_WRITE_MACLO_A, M32RXF_INSN_PAR_MACWHI_A, M32RXF_INSN_WRITE_MACWHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWLO_A, M32RXF_INSN_WRITE_MACWLO_A, M32RXF_INSN_PAR_MUL, M32RXF_INSN_WRITE_MUL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MACWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWU1, M32RXF_INSN_WRITE_MACWU1, M32RXF_INSN_PAR_MSBLO, M32RXF_INSN_WRITE_MSBLO$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MSBLO	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWU1, M32RXF_INSN_WRITE_MACWU1, M32RXF_INSN_PAR_MSBLO, M32RXF_INSN_WRITE_MSBLO$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MUL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MACWLO_A, M32RXF_INSN_WRITE_MACWLO_A, M32RXF_INSN_PAR_MUL, M32RXF_INSN_WRITE_MUL$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MULHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULHI_A, M32RXF_INSN_WRITE_MULHI_A, M32RXF_INSN_PAR_MULLO_A, M32RXF_INSN_WRITE_MULLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MULLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULHI_A, M32RXF_INSN_WRITE_MULHI_A, M32RXF_INSN_PAR_MULLO_A, M32RXF_INSN_WRITE_MULLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MULWHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWHI_A, M32RXF_INSN_WRITE_MULWHI_A, M32RXF_INSN_PAR_MULWLO_A, M32RXF_INSN_WRITE_MULWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MULWLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWHI_A, M32RXF_INSN_WRITE_MULWHI_A, M32RXF_INSN_PAR_MULWLO_A, M32RXF_INSN_WRITE_MULWLO_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MULWU1	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MULWU1, M32RXF_INSN_WRITE_MULWU1, M32RXF_INSN_PAR_MACLH1, M32RXF_INSN_WRITE_MACLH1$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MV, M32RXF_INSN_WRITE_MV, M32RXF_INSN_PAR_MVFACHI_A, M32RXF_INSN_WRITE_MVFACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVFACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MV, M32RXF_INSN_WRITE_MV, M32RXF_INSN_PAR_MVFACHI_A, M32RXF_INSN_WRITE_MVFACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVFACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFACLO_A, M32RXF_INSN_WRITE_MVFACLO_A, M32RXF_INSN_PAR_MVFACMI_A, M32RXF_INSN_WRITE_MVFACMI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVFACMI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFACLO_A, M32RXF_INSN_WRITE_MVFACLO_A, M32RXF_INSN_PAR_MVFACMI_A, M32RXF_INSN_WRITE_MVFACMI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVFC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFC, M32RXF_INSN_WRITE_MVFC, M32RXF_INSN_PAR_MVTACHI_A, M32RXF_INSN_WRITE_MVTACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVTACHI_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVFC, M32RXF_INSN_WRITE_MVFC, M32RXF_INSN_PAR_MVTACHI_A, M32RXF_INSN_WRITE_MVTACHI_A$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVTACLO_A	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVTACLO_A, M32RXF_INSN_WRITE_MVTACLO_A, M32RXF_INSN_PAR_MVTC, M32RXF_INSN_WRITE_MVTC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_MVTC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_MVTACLO_A, M32RXF_INSN_WRITE_MVTACLO_A, M32RXF_INSN_PAR_MVTC, M32RXF_INSN_WRITE_MVTC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_NEG	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NEG, M32RXF_INSN_WRITE_NEG, M32RXF_INSN_PAR_NOP, M32RXF_INSN_WRITE_NOP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_NOP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NEG, M32RXF_INSN_WRITE_NEG, M32RXF_INSN_PAR_NOP, M32RXF_INSN_WRITE_NOP$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_NOT	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NOT, M32RXF_INSN_WRITE_NOT, M32RXF_INSN_PAR_RAC_DSI, M32RXF_INSN_WRITE_RAC_DSI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_OR	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_OR, M32RXF_INSN_WRITE_OR, M32RXF_INSN_PAR_XOR, M32RXF_INSN_WRITE_XOR$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_PCMPBZ	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_PCMPBZ, M32RXF_INSN_WRITE_PCMPBZ, M32RXF_INSN_PAR_SADD, M32RXF_INSN_WRITE_SADD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_RACH_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_RACH_DSI, M32RXF_INSN_WRITE_RACH_DSI, M32RXF_INSN_PAR_RTE, M32RXF_INSN_WRITE_RTE$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_RAC_DSI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_NOT, M32RXF_INSN_WRITE_NOT, M32RXF_INSN_PAR_RAC_DSI, M32RXF_INSN_WRITE_RAC_DSI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_RTE	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_RACH_DSI, M32RXF_INSN_WRITE_RACH_DSI, M32RXF_INSN_PAR_RTE, M32RXF_INSN_WRITE_RTE$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SADD	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_PCMPBZ, M32RXF_INSN_WRITE_PCMPBZ, M32RXF_INSN_PAR_SADD, M32RXF_INSN_WRITE_SADD$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SC, M32RXF_INSN_WRITE_SC, M32RXF_INSN_PAR_SNC, M32RXF_INSN_WRITE_SNC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SETPSW	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_CLRPSW, M32RXF_INSN_WRITE_CLRPSW, M32RXF_INSN_PAR_SETPSW, M32RXF_INSN_WRITE_SETPSW$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SLL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SLL, M32RXF_INSN_WRITE_SLL, M32RXF_INSN_PAR_SLLI, M32RXF_INSN_WRITE_SLLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SLLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SLL, M32RXF_INSN_WRITE_SLL, M32RXF_INSN_PAR_SLLI, M32RXF_INSN_WRITE_SLLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SNC	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SC, M32RXF_INSN_WRITE_SC, M32RXF_INSN_PAR_SNC, M32RXF_INSN_WRITE_SNC$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SRA	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRA, M32RXF_INSN_WRITE_SRA, M32RXF_INSN_PAR_SRAI, M32RXF_INSN_WRITE_SRAI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SRAI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRA, M32RXF_INSN_WRITE_SRA, M32RXF_INSN_PAR_SRAI, M32RXF_INSN_WRITE_SRAI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SRL	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRL, M32RXF_INSN_WRITE_SRL, M32RXF_INSN_PAR_SRLI, M32RXF_INSN_WRITE_SRLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SRLI	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SRL, M32RXF_INSN_WRITE_SRL, M32RXF_INSN_PAR_SRLI, M32RXF_INSN_WRITE_SRLI$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ST	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST, M32RXF_INSN_WRITE_ST, M32RXF_INSN_PAR_STB, M32RXF_INSN_WRITE_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_STB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST, M32RXF_INSN_WRITE_ST, M32RXF_INSN_PAR_STB, M32RXF_INSN_WRITE_STB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_STB_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH_PLUS, M32RXF_INSN_WRITE_STH_PLUS, M32RXF_INSN_PAR_STB_PLUS, M32RXF_INSN_WRITE_STB_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_STH	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH, M32RXF_INSN_WRITE_STH, M32RXF_INSN_PAR_ST_PLUS, M32RXF_INSN_WRITE_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_STH_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH_PLUS, M32RXF_INSN_WRITE_STH_PLUS, M32RXF_INSN_PAR_STB_PLUS, M32RXF_INSN_WRITE_STB_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ST_MINUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST_MINUS, M32RXF_INSN_WRITE_ST_MINUS, M32RXF_INSN_PAR_SUB, M32RXF_INSN_WRITE_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_ST_PLUS	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_STH, M32RXF_INSN_WRITE_STH, M32RXF_INSN_PAR_ST_PLUS, M32RXF_INSN_WRITE_ST_PLUS$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SUB	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_ST_MINUS, M32RXF_INSN_WRITE_ST_MINUS, M32RXF_INSN_PAR_SUB, M32RXF_INSN_WRITE_SUB$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SUBV	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SUBV, M32RXF_INSN_WRITE_SUBV, M32RXF_INSN_PAR_SUBX, M32RXF_INSN_WRITE_SUBX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_SUBX	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_SUBV, M32RXF_INSN_WRITE_SUBV, M32RXF_INSN_PAR_SUBX, M32RXF_INSN_WRITE_SUBX$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_TRAP	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_TRAP, M32RXF_INSN_WRITE_TRAP, M32RXF_INSN_PAR_UNLOCK, M32RXF_INSN_WRITE_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_UNLOCK	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_TRAP, M32RXF_INSN_WRITE_TRAP, M32RXF_INSN_PAR_UNLOCK, M32RXF_INSN_WRITE_UNLOCK$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_WRITE_XOR	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_OR, M32RXF_INSN_WRITE_OR, M32RXF_INSN_PAR_XOR, M32RXF_INSN_WRITE_XOR$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_XOR	sim/m32r/decodex.h	/^ , M32RXF_INSN_XOR, M32RXF_INSN_XOR3, M32RXF_INSN_ADDI, M32RXF_INSN_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_XOR3	sim/m32r/decodex.h	/^ , M32RXF_INSN_XOR, M32RXF_INSN_XOR3, M32RXF_INSN_ADDI, M32RXF_INSN_ADDV$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_AFTER	sim/m32r/decodex.h	/^  M32RXF_INSN_X_INVALID, M32RXF_INSN_X_AFTER, M32RXF_INSN_X_BEFORE, M32RXF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_BEFORE	sim/m32r/decodex.h	/^  M32RXF_INSN_X_INVALID, M32RXF_INSN_X_AFTER, M32RXF_INSN_X_BEFORE, M32RXF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_BEGIN	sim/m32r/decodex.h	/^ , M32RXF_INSN_X_CHAIN, M32RXF_INSN_X_BEGIN, M32RXF_INSN_ADD, M32RXF_INSN_ADD3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_CHAIN	sim/m32r/decodex.h	/^ , M32RXF_INSN_X_CHAIN, M32RXF_INSN_X_BEGIN, M32RXF_INSN_ADD, M32RXF_INSN_ADD3$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_CTI_CHAIN	sim/m32r/decodex.h	/^  M32RXF_INSN_X_INVALID, M32RXF_INSN_X_AFTER, M32RXF_INSN_X_BEFORE, M32RXF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN_X_INVALID	sim/m32r/decodex.h	/^  M32RXF_INSN_X_INVALID, M32RXF_INSN_X_AFTER, M32RXF_INSN_X_BEFORE, M32RXF_INSN_X_CTI_CHAIN$/;"	e	enum:m32rxf_insn_type
M32RXF_INSN__MAX	sim/m32r/decodex.h	/^ , M32RXF_INSN_PAR_BTST, M32RXF_INSN_WRITE_BTST, M32RXF_INSN__MAX$/;"	e	enum:m32rxf_insn_type
M32RXF_SFMT_ADD	sim/m32r/decodex.h	/^  M32RXF_SFMT_EMPTY, M32RXF_SFMT_ADD, M32RXF_SFMT_ADD3, M32RXF_SFMT_AND3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ADD3	sim/m32r/decodex.h	/^  M32RXF_SFMT_EMPTY, M32RXF_SFMT_ADD, M32RXF_SFMT_ADD3, M32RXF_SFMT_AND3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ADDI	sim/m32r/decodex.h	/^ , M32RXF_SFMT_OR3, M32RXF_SFMT_ADDI, M32RXF_SFMT_ADDV, M32RXF_SFMT_ADDV3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ADDV	sim/m32r/decodex.h	/^ , M32RXF_SFMT_OR3, M32RXF_SFMT_ADDI, M32RXF_SFMT_ADDV, M32RXF_SFMT_ADDV3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ADDV3	sim/m32r/decodex.h	/^ , M32RXF_SFMT_OR3, M32RXF_SFMT_ADDI, M32RXF_SFMT_ADDV, M32RXF_SFMT_ADDV3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ADDX	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ADDX, M32RXF_SFMT_BC8, M32RXF_SFMT_BC24, M32RXF_SFMT_BEQ$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_AND3	sim/m32r/decodex.h	/^  M32RXF_SFMT_EMPTY, M32RXF_SFMT_ADD, M32RXF_SFMT_ADD3, M32RXF_SFMT_AND3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BC24	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ADDX, M32RXF_SFMT_BC8, M32RXF_SFMT_BC24, M32RXF_SFMT_BEQ$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BC8	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ADDX, M32RXF_SFMT_BC8, M32RXF_SFMT_BC24, M32RXF_SFMT_BEQ$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BCL24	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BCL24, M32RXF_SFMT_BRA8, M32RXF_SFMT_BRA24, M32RXF_SFMT_CMP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BCL8	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BEQZ, M32RXF_SFMT_BL8, M32RXF_SFMT_BL24, M32RXF_SFMT_BCL8$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BEQ	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ADDX, M32RXF_SFMT_BC8, M32RXF_SFMT_BC24, M32RXF_SFMT_BEQ$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BEQZ	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BEQZ, M32RXF_SFMT_BL8, M32RXF_SFMT_BL24, M32RXF_SFMT_BCL8$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BL24	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BEQZ, M32RXF_SFMT_BL8, M32RXF_SFMT_BL24, M32RXF_SFMT_BCL8$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BL8	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BEQZ, M32RXF_SFMT_BL8, M32RXF_SFMT_BL24, M32RXF_SFMT_BCL8$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BRA24	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BCL24, M32RXF_SFMT_BRA8, M32RXF_SFMT_BRA24, M32RXF_SFMT_CMP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BRA8	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BCL24, M32RXF_SFMT_BRA8, M32RXF_SFMT_BRA24, M32RXF_SFMT_CMP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BSET	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CLRPSW, M32RXF_SFMT_SETPSW, M32RXF_SFMT_BSET, M32RXF_SFMT_BTST$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_BTST	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CLRPSW, M32RXF_SFMT_SETPSW, M32RXF_SFMT_BSET, M32RXF_SFMT_BTST$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_CLRPSW	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CLRPSW, M32RXF_SFMT_SETPSW, M32RXF_SFMT_BSET, M32RXF_SFMT_BTST$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_CMP	sim/m32r/decodex.h	/^ , M32RXF_SFMT_BCL24, M32RXF_SFMT_BRA8, M32RXF_SFMT_BRA24, M32RXF_SFMT_CMP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_CMPI	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CMPI, M32RXF_SFMT_CMPZ, M32RXF_SFMT_DIV, M32RXF_SFMT_JC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_CMPZ	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CMPI, M32RXF_SFMT_CMPZ, M32RXF_SFMT_DIV, M32RXF_SFMT_JC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_DIV	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CMPI, M32RXF_SFMT_CMPZ, M32RXF_SFMT_DIV, M32RXF_SFMT_JC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_EMPTY	sim/m32r/decodex.h	/^  M32RXF_SFMT_EMPTY, M32RXF_SFMT_ADD, M32RXF_SFMT_ADD3, M32RXF_SFMT_AND3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_JC	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CMPI, M32RXF_SFMT_CMPZ, M32RXF_SFMT_DIV, M32RXF_SFMT_JC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_JL	sim/m32r/decodex.h	/^ , M32RXF_SFMT_JL, M32RXF_SFMT_JMP, M32RXF_SFMT_LD, M32RXF_SFMT_LD_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_JMP	sim/m32r/decodex.h	/^ , M32RXF_SFMT_JL, M32RXF_SFMT_JMP, M32RXF_SFMT_LD, M32RXF_SFMT_LD_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LD	sim/m32r/decodex.h	/^ , M32RXF_SFMT_JL, M32RXF_SFMT_JMP, M32RXF_SFMT_LD, M32RXF_SFMT_LD_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LD24	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LD_PLUS, M32RXF_SFMT_LD24, M32RXF_SFMT_LDI8, M32RXF_SFMT_LDI16$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDB	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LDB, M32RXF_SFMT_LDB_D, M32RXF_SFMT_LDH, M32RXF_SFMT_LDH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDB_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LDB, M32RXF_SFMT_LDB_D, M32RXF_SFMT_LDH, M32RXF_SFMT_LDH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDH	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LDB, M32RXF_SFMT_LDB_D, M32RXF_SFMT_LDH, M32RXF_SFMT_LDH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDH_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LDB, M32RXF_SFMT_LDB_D, M32RXF_SFMT_LDH, M32RXF_SFMT_LDH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDI16	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LD_PLUS, M32RXF_SFMT_LD24, M32RXF_SFMT_LDI8, M32RXF_SFMT_LDI16$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LDI8	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LD_PLUS, M32RXF_SFMT_LD24, M32RXF_SFMT_LDI8, M32RXF_SFMT_LDI16$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LD_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_JL, M32RXF_SFMT_JMP, M32RXF_SFMT_LD, M32RXF_SFMT_LD_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LD_PLUS	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LD_PLUS, M32RXF_SFMT_LD24, M32RXF_SFMT_LDI8, M32RXF_SFMT_LDI16$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_LOCK	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LOCK, M32RXF_SFMT_MACHI_A, M32RXF_SFMT_MULHI_A, M32RXF_SFMT_MV$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MACHI_A	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LOCK, M32RXF_SFMT_MACHI_A, M32RXF_SFMT_MULHI_A, M32RXF_SFMT_MV$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MACWU1	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MACWU1, M32RXF_SFMT_MSBLO, M32RXF_SFMT_MULWU1, M32RXF_SFMT_SC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MSBLO	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MACWU1, M32RXF_SFMT_MSBLO, M32RXF_SFMT_MULWU1, M32RXF_SFMT_SC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MULHI_A	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LOCK, M32RXF_SFMT_MACHI_A, M32RXF_SFMT_MULHI_A, M32RXF_SFMT_MV$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MULWU1	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MACWU1, M32RXF_SFMT_MSBLO, M32RXF_SFMT_MULWU1, M32RXF_SFMT_SC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MV	sim/m32r/decodex.h	/^ , M32RXF_SFMT_LOCK, M32RXF_SFMT_MACHI_A, M32RXF_SFMT_MULHI_A, M32RXF_SFMT_MV$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MVFACHI_A	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MVFACHI_A, M32RXF_SFMT_MVFC, M32RXF_SFMT_MVTACHI_A, M32RXF_SFMT_MVTC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MVFC	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MVFACHI_A, M32RXF_SFMT_MVFC, M32RXF_SFMT_MVTACHI_A, M32RXF_SFMT_MVTC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MVTACHI_A	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MVFACHI_A, M32RXF_SFMT_MVFC, M32RXF_SFMT_MVTACHI_A, M32RXF_SFMT_MVTC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_MVTC	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MVFACHI_A, M32RXF_SFMT_MVFC, M32RXF_SFMT_MVTACHI_A, M32RXF_SFMT_MVTC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_NOP	sim/m32r/decodex.h	/^ , M32RXF_SFMT_NOP, M32RXF_SFMT_RAC_DSI, M32RXF_SFMT_RTE, M32RXF_SFMT_SETH$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_OR3	sim/m32r/decodex.h	/^ , M32RXF_SFMT_OR3, M32RXF_SFMT_ADDI, M32RXF_SFMT_ADDV, M32RXF_SFMT_ADDV3$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_RAC_DSI	sim/m32r/decodex.h	/^ , M32RXF_SFMT_NOP, M32RXF_SFMT_RAC_DSI, M32RXF_SFMT_RTE, M32RXF_SFMT_SETH$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_RTE	sim/m32r/decodex.h	/^ , M32RXF_SFMT_NOP, M32RXF_SFMT_RAC_DSI, M32RXF_SFMT_RTE, M32RXF_SFMT_SETH$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SADD	sim/m32r/decodex.h	/^ , M32RXF_SFMT_UNLOCK, M32RXF_SFMT_SATB, M32RXF_SFMT_SAT, M32RXF_SFMT_SADD$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SAT	sim/m32r/decodex.h	/^ , M32RXF_SFMT_UNLOCK, M32RXF_SFMT_SATB, M32RXF_SFMT_SAT, M32RXF_SFMT_SADD$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SATB	sim/m32r/decodex.h	/^ , M32RXF_SFMT_UNLOCK, M32RXF_SFMT_SATB, M32RXF_SFMT_SAT, M32RXF_SFMT_SADD$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SC	sim/m32r/decodex.h	/^ , M32RXF_SFMT_MACWU1, M32RXF_SFMT_MSBLO, M32RXF_SFMT_MULWU1, M32RXF_SFMT_SC$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SETH	sim/m32r/decodex.h	/^ , M32RXF_SFMT_NOP, M32RXF_SFMT_RAC_DSI, M32RXF_SFMT_RTE, M32RXF_SFMT_SETH$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SETPSW	sim/m32r/decodex.h	/^ , M32RXF_SFMT_CLRPSW, M32RXF_SFMT_SETPSW, M32RXF_SFMT_BSET, M32RXF_SFMT_BTST$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SLL3	sim/m32r/decodex.h	/^ , M32RXF_SFMT_SLL3, M32RXF_SFMT_SLLI, M32RXF_SFMT_ST, M32RXF_SFMT_ST_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_SLLI	sim/m32r/decodex.h	/^ , M32RXF_SFMT_SLL3, M32RXF_SFMT_SLLI, M32RXF_SFMT_ST, M32RXF_SFMT_ST_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ST	sim/m32r/decodex.h	/^ , M32RXF_SFMT_SLL3, M32RXF_SFMT_SLLI, M32RXF_SFMT_ST, M32RXF_SFMT_ST_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STB	sim/m32r/decodex.h	/^ , M32RXF_SFMT_STB, M32RXF_SFMT_STB_D, M32RXF_SFMT_STH, M32RXF_SFMT_STH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STB_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_STB, M32RXF_SFMT_STB_D, M32RXF_SFMT_STH, M32RXF_SFMT_STH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STB_PLUS	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ST_PLUS, M32RXF_SFMT_STH_PLUS, M32RXF_SFMT_STB_PLUS, M32RXF_SFMT_TRAP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STH	sim/m32r/decodex.h	/^ , M32RXF_SFMT_STB, M32RXF_SFMT_STB_D, M32RXF_SFMT_STH, M32RXF_SFMT_STH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STH_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_STB, M32RXF_SFMT_STB_D, M32RXF_SFMT_STH, M32RXF_SFMT_STH_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_STH_PLUS	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ST_PLUS, M32RXF_SFMT_STH_PLUS, M32RXF_SFMT_STB_PLUS, M32RXF_SFMT_TRAP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ST_D	sim/m32r/decodex.h	/^ , M32RXF_SFMT_SLL3, M32RXF_SFMT_SLLI, M32RXF_SFMT_ST, M32RXF_SFMT_ST_D$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_ST_PLUS	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ST_PLUS, M32RXF_SFMT_STH_PLUS, M32RXF_SFMT_STB_PLUS, M32RXF_SFMT_TRAP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_TRAP	sim/m32r/decodex.h	/^ , M32RXF_SFMT_ST_PLUS, M32RXF_SFMT_STH_PLUS, M32RXF_SFMT_STB_PLUS, M32RXF_SFMT_TRAP$/;"	e	enum:m32rxf_sfmt_type
M32RXF_SFMT_TYPE	sim/m32r/decodex.h	/^} M32RXF_SFMT_TYPE;$/;"	t	typeref:enum:m32rxf_sfmt_type
M32RXF_SFMT_UNLOCK	sim/m32r/decodex.h	/^ , M32RXF_SFMT_UNLOCK, M32RXF_SFMT_SATB, M32RXF_SFMT_SAT, M32RXF_SFMT_SADD$/;"	e	enum:m32rxf_sfmt_type
M32R_ARCH_H	sim/m32r/arch.h	25;"	d
M32R_ARG_REGISTER_SIZE	gdb/m32r-tdep.c	43;"	d	file:
M32R_CPUALL_H	sim/m32r/cpuall.h	25;"	d
M32R_CPU_H	opcodes/m32r-desc.h	27;"	d
M32R_DEFAULT_MEM_SIZE	sim/m32r/sim-main.h	71;"	d
M32R_DEFAULT_MEM_SIZE	sim/m32r/sim-main.h	73;"	d
M32R_ELF_DATA	bfd/elf-bfd.h	/^  M32R_ELF_DATA,$/;"	e	enum:elf_target_id
M32R_FP_REGNUM	gdb/m32r-tdep.h	/^  M32R_FP_REGNUM = 13,$/;"	e	enum:m32r_regnum
M32R_F_ACC	opcodes/m32r-desc.h	/^ , M32R_F_OP23, M32R_F_OP3, M32R_F_ACC, M32R_F_ACCS$/;"	e	enum:ifield_type
M32R_F_ACCD	opcodes/m32r-desc.h	/^ , M32R_F_ACCD, M32R_F_BITS67, M32R_F_BIT4, M32R_F_BIT14$/;"	e	enum:ifield_type
M32R_F_ACCS	opcodes/m32r-desc.h	/^ , M32R_F_OP23, M32R_F_OP3, M32R_F_ACC, M32R_F_ACCS$/;"	e	enum:ifield_type
M32R_F_ANYOF	opcodes/m32r-desc.h	/^  M32R_F_NIL, M32R_F_ANYOF, M32R_F_OP1, M32R_F_OP2$/;"	e	enum:ifield_type
M32R_F_BIT14	opcodes/m32r-desc.h	/^ , M32R_F_ACCD, M32R_F_BITS67, M32R_F_BIT4, M32R_F_BIT14$/;"	e	enum:ifield_type
M32R_F_BIT4	opcodes/m32r-desc.h	/^ , M32R_F_ACCD, M32R_F_BITS67, M32R_F_BIT4, M32R_F_BIT14$/;"	e	enum:ifield_type
M32R_F_BITS67	opcodes/m32r-desc.h	/^ , M32R_F_ACCD, M32R_F_BITS67, M32R_F_BIT4, M32R_F_BIT14$/;"	e	enum:ifield_type
M32R_F_COND	opcodes/m32r-desc.h	/^ , M32R_F_COND, M32R_F_R1, M32R_F_R2, M32R_F_SIMM8$/;"	e	enum:ifield_type
M32R_F_DISP16	opcodes/m32r-desc.h	/^ , M32R_F_HI16, M32R_F_DISP8, M32R_F_DISP16, M32R_F_DISP24$/;"	e	enum:ifield_type
M32R_F_DISP24	opcodes/m32r-desc.h	/^ , M32R_F_HI16, M32R_F_DISP8, M32R_F_DISP16, M32R_F_DISP24$/;"	e	enum:ifield_type
M32R_F_DISP8	opcodes/m32r-desc.h	/^ , M32R_F_HI16, M32R_F_DISP8, M32R_F_DISP16, M32R_F_DISP24$/;"	e	enum:ifield_type
M32R_F_HI16	opcodes/m32r-desc.h	/^ , M32R_F_HI16, M32R_F_DISP8, M32R_F_DISP16, M32R_F_DISP24$/;"	e	enum:ifield_type
M32R_F_IMM1	opcodes/m32r-desc.h	/^ , M32R_F_IMM1, M32R_F_MAX$/;"	e	enum:ifield_type
M32R_F_MAX	opcodes/m32r-desc.h	/^ , M32R_F_IMM1, M32R_F_MAX$/;"	e	enum:ifield_type
M32R_F_NIL	opcodes/m32r-desc.h	/^  M32R_F_NIL, M32R_F_ANYOF, M32R_F_OP1, M32R_F_OP2$/;"	e	enum:ifield_type
M32R_F_OP1	opcodes/m32r-desc.h	/^  M32R_F_NIL, M32R_F_ANYOF, M32R_F_OP1, M32R_F_OP2$/;"	e	enum:ifield_type
M32R_F_OP2	opcodes/m32r-desc.h	/^  M32R_F_NIL, M32R_F_ANYOF, M32R_F_OP1, M32R_F_OP2$/;"	e	enum:ifield_type
M32R_F_OP23	opcodes/m32r-desc.h	/^ , M32R_F_OP23, M32R_F_OP3, M32R_F_ACC, M32R_F_ACCS$/;"	e	enum:ifield_type
M32R_F_OP3	opcodes/m32r-desc.h	/^ , M32R_F_OP23, M32R_F_OP3, M32R_F_ACC, M32R_F_ACCS$/;"	e	enum:ifield_type
M32R_F_R1	opcodes/m32r-desc.h	/^ , M32R_F_COND, M32R_F_R1, M32R_F_R2, M32R_F_SIMM8$/;"	e	enum:ifield_type
M32R_F_R2	opcodes/m32r-desc.h	/^ , M32R_F_COND, M32R_F_R1, M32R_F_R2, M32R_F_SIMM8$/;"	e	enum:ifield_type
M32R_F_SHIFT_OP2	opcodes/m32r-desc.h	/^ , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4$/;"	e	enum:ifield_type
M32R_F_SIMM16	opcodes/m32r-desc.h	/^ , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4$/;"	e	enum:ifield_type
M32R_F_SIMM8	opcodes/m32r-desc.h	/^ , M32R_F_COND, M32R_F_R1, M32R_F_R2, M32R_F_SIMM8$/;"	e	enum:ifield_type
M32R_F_UIMM16	opcodes/m32r-desc.h	/^ , M32R_F_UIMM5, M32R_F_UIMM8, M32R_F_UIMM16, M32R_F_UIMM24$/;"	e	enum:ifield_type
M32R_F_UIMM24	opcodes/m32r-desc.h	/^ , M32R_F_UIMM5, M32R_F_UIMM8, M32R_F_UIMM16, M32R_F_UIMM24$/;"	e	enum:ifield_type
M32R_F_UIMM3	opcodes/m32r-desc.h	/^ , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4$/;"	e	enum:ifield_type
M32R_F_UIMM4	opcodes/m32r-desc.h	/^ , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4$/;"	e	enum:ifield_type
M32R_F_UIMM5	opcodes/m32r-desc.h	/^ , M32R_F_UIMM5, M32R_F_UIMM8, M32R_F_UIMM16, M32R_F_UIMM24$/;"	e	enum:ifield_type
M32R_F_UIMM8	opcodes/m32r-desc.h	/^ , M32R_F_UIMM5, M32R_F_UIMM8, M32R_F_UIMM16, M32R_F_UIMM24$/;"	e	enum:ifield_type
M32R_INSN_ADD	opcodes/m32r-opc.h	/^  M32R_INSN_INVALID, M32R_INSN_ADD, M32R_INSN_ADD3, M32R_INSN_AND$/;"	e	enum:cgen_insn_type
M32R_INSN_ADD3	opcodes/m32r-opc.h	/^  M32R_INSN_INVALID, M32R_INSN_ADD, M32R_INSN_ADD3, M32R_INSN_AND$/;"	e	enum:cgen_insn_type
M32R_INSN_ADDI	opcodes/m32r-opc.h	/^ , M32R_INSN_XOR3, M32R_INSN_ADDI, M32R_INSN_ADDV, M32R_INSN_ADDV3$/;"	e	enum:cgen_insn_type
M32R_INSN_ADDV	opcodes/m32r-opc.h	/^ , M32R_INSN_XOR3, M32R_INSN_ADDI, M32R_INSN_ADDV, M32R_INSN_ADDV3$/;"	e	enum:cgen_insn_type
M32R_INSN_ADDV3	opcodes/m32r-opc.h	/^ , M32R_INSN_XOR3, M32R_INSN_ADDI, M32R_INSN_ADDV, M32R_INSN_ADDV3$/;"	e	enum:cgen_insn_type
M32R_INSN_ADDX	opcodes/m32r-opc.h	/^ , M32R_INSN_ADDX, M32R_INSN_BC8, M32R_INSN_BC24, M32R_INSN_BEQ$/;"	e	enum:cgen_insn_type
M32R_INSN_AND	opcodes/m32r-opc.h	/^  M32R_INSN_INVALID, M32R_INSN_ADD, M32R_INSN_ADD3, M32R_INSN_AND$/;"	e	enum:cgen_insn_type
M32R_INSN_AND3	opcodes/m32r-opc.h	/^ , M32R_INSN_AND3, M32R_INSN_OR, M32R_INSN_OR3, M32R_INSN_XOR$/;"	e	enum:cgen_insn_type
M32R_INSN_BC24	opcodes/m32r-opc.h	/^ , M32R_INSN_ADDX, M32R_INSN_BC8, M32R_INSN_BC24, M32R_INSN_BEQ$/;"	e	enum:cgen_insn_type
M32R_INSN_BC8	opcodes/m32r-opc.h	/^ , M32R_INSN_ADDX, M32R_INSN_BC8, M32R_INSN_BC24, M32R_INSN_BEQ$/;"	e	enum:cgen_insn_type
M32R_INSN_BCL24	opcodes/m32r-opc.h	/^ , M32R_INSN_BCL8, M32R_INSN_BCL24, M32R_INSN_BNC8, M32R_INSN_BNC24$/;"	e	enum:cgen_insn_type
M32R_INSN_BCL8	opcodes/m32r-opc.h	/^ , M32R_INSN_BCL8, M32R_INSN_BCL24, M32R_INSN_BNC8, M32R_INSN_BNC24$/;"	e	enum:cgen_insn_type
M32R_INSN_BCLR	opcodes/m32r-opc.h	/^ , M32R_INSN_CLRPSW, M32R_INSN_SETPSW, M32R_INSN_BSET, M32R_INSN_BCLR$/;"	e	enum:cgen_insn_type
M32R_INSN_BEQ	opcodes/m32r-opc.h	/^ , M32R_INSN_ADDX, M32R_INSN_BC8, M32R_INSN_BC24, M32R_INSN_BEQ$/;"	e	enum:cgen_insn_type
M32R_INSN_BEQZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BEQZ, M32R_INSN_BGEZ, M32R_INSN_BGTZ, M32R_INSN_BLEZ$/;"	e	enum:cgen_insn_type
M32R_INSN_BGEZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BEQZ, M32R_INSN_BGEZ, M32R_INSN_BGTZ, M32R_INSN_BLEZ$/;"	e	enum:cgen_insn_type
M32R_INSN_BGTZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BEQZ, M32R_INSN_BGEZ, M32R_INSN_BGTZ, M32R_INSN_BLEZ$/;"	e	enum:cgen_insn_type
M32R_INSN_BL24	opcodes/m32r-opc.h	/^ , M32R_INSN_BLTZ, M32R_INSN_BNEZ, M32R_INSN_BL8, M32R_INSN_BL24$/;"	e	enum:cgen_insn_type
M32R_INSN_BL8	opcodes/m32r-opc.h	/^ , M32R_INSN_BLTZ, M32R_INSN_BNEZ, M32R_INSN_BL8, M32R_INSN_BL24$/;"	e	enum:cgen_insn_type
M32R_INSN_BLEZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BEQZ, M32R_INSN_BGEZ, M32R_INSN_BGTZ, M32R_INSN_BLEZ$/;"	e	enum:cgen_insn_type
M32R_INSN_BLTZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BLTZ, M32R_INSN_BNEZ, M32R_INSN_BL8, M32R_INSN_BL24$/;"	e	enum:cgen_insn_type
M32R_INSN_BNC24	opcodes/m32r-opc.h	/^ , M32R_INSN_BCL8, M32R_INSN_BCL24, M32R_INSN_BNC8, M32R_INSN_BNC24$/;"	e	enum:cgen_insn_type
M32R_INSN_BNC8	opcodes/m32r-opc.h	/^ , M32R_INSN_BCL8, M32R_INSN_BCL24, M32R_INSN_BNC8, M32R_INSN_BNC24$/;"	e	enum:cgen_insn_type
M32R_INSN_BNCL24	opcodes/m32r-opc.h	/^ , M32R_INSN_BNCL24, M32R_INSN_CMP, M32R_INSN_CMPI, M32R_INSN_CMPU$/;"	e	enum:cgen_insn_type
M32R_INSN_BNCL8	opcodes/m32r-opc.h	/^ , M32R_INSN_BNE, M32R_INSN_BRA8, M32R_INSN_BRA24, M32R_INSN_BNCL8$/;"	e	enum:cgen_insn_type
M32R_INSN_BNE	opcodes/m32r-opc.h	/^ , M32R_INSN_BNE, M32R_INSN_BRA8, M32R_INSN_BRA24, M32R_INSN_BNCL8$/;"	e	enum:cgen_insn_type
M32R_INSN_BNEZ	opcodes/m32r-opc.h	/^ , M32R_INSN_BLTZ, M32R_INSN_BNEZ, M32R_INSN_BL8, M32R_INSN_BL24$/;"	e	enum:cgen_insn_type
M32R_INSN_BRA24	opcodes/m32r-opc.h	/^ , M32R_INSN_BNE, M32R_INSN_BRA8, M32R_INSN_BRA24, M32R_INSN_BNCL8$/;"	e	enum:cgen_insn_type
M32R_INSN_BRA8	opcodes/m32r-opc.h	/^ , M32R_INSN_BNE, M32R_INSN_BRA8, M32R_INSN_BRA24, M32R_INSN_BNCL8$/;"	e	enum:cgen_insn_type
M32R_INSN_BSET	opcodes/m32r-opc.h	/^ , M32R_INSN_CLRPSW, M32R_INSN_SETPSW, M32R_INSN_BSET, M32R_INSN_BCLR$/;"	e	enum:cgen_insn_type
M32R_INSN_BTST	opcodes/m32r-opc.h	/^ , M32R_INSN_BTST$/;"	e	enum:cgen_insn_type
M32R_INSN_CLRPSW	opcodes/m32r-opc.h	/^ , M32R_INSN_CLRPSW, M32R_INSN_SETPSW, M32R_INSN_BSET, M32R_INSN_BCLR$/;"	e	enum:cgen_insn_type
M32R_INSN_CMP	opcodes/m32r-opc.h	/^ , M32R_INSN_BNCL24, M32R_INSN_CMP, M32R_INSN_CMPI, M32R_INSN_CMPU$/;"	e	enum:cgen_insn_type
M32R_INSN_CMPEQ	opcodes/m32r-opc.h	/^ , M32R_INSN_CMPUI, M32R_INSN_CMPEQ, M32R_INSN_CMPZ, M32R_INSN_DIV$/;"	e	enum:cgen_insn_type
M32R_INSN_CMPI	opcodes/m32r-opc.h	/^ , M32R_INSN_BNCL24, M32R_INSN_CMP, M32R_INSN_CMPI, M32R_INSN_CMPU$/;"	e	enum:cgen_insn_type
M32R_INSN_CMPU	opcodes/m32r-opc.h	/^ , M32R_INSN_BNCL24, M32R_INSN_CMP, M32R_INSN_CMPI, M32R_INSN_CMPU$/;"	e	enum:cgen_insn_type
M32R_INSN_CMPUI	opcodes/m32r-opc.h	/^ , M32R_INSN_CMPUI, M32R_INSN_CMPEQ, M32R_INSN_CMPZ, M32R_INSN_DIV$/;"	e	enum:cgen_insn_type
M32R_INSN_CMPZ	opcodes/m32r-opc.h	/^ , M32R_INSN_CMPUI, M32R_INSN_CMPEQ, M32R_INSN_CMPZ, M32R_INSN_DIV$/;"	e	enum:cgen_insn_type
M32R_INSN_DIV	opcodes/m32r-opc.h	/^ , M32R_INSN_CMPUI, M32R_INSN_CMPEQ, M32R_INSN_CMPZ, M32R_INSN_DIV$/;"	e	enum:cgen_insn_type
M32R_INSN_DIVB	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVB, M32R_INSN_DIVUB, M32R_INSN_DIVH, M32R_INSN_JC$/;"	e	enum:cgen_insn_type
M32R_INSN_DIVH	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVB, M32R_INSN_DIVUB, M32R_INSN_DIVH, M32R_INSN_JC$/;"	e	enum:cgen_insn_type
M32R_INSN_DIVU	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVU, M32R_INSN_REM, M32R_INSN_REMU, M32R_INSN_REMH$/;"	e	enum:cgen_insn_type
M32R_INSN_DIVUB	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVB, M32R_INSN_DIVUB, M32R_INSN_DIVH, M32R_INSN_JC$/;"	e	enum:cgen_insn_type
M32R_INSN_DIVUH	opcodes/m32r-opc.h	/^ , M32R_INSN_REMUH, M32R_INSN_REMB, M32R_INSN_REMUB, M32R_INSN_DIVUH$/;"	e	enum:cgen_insn_type
M32R_INSN_INVALID	opcodes/m32r-opc.h	/^  M32R_INSN_INVALID, M32R_INSN_ADD, M32R_INSN_ADD3, M32R_INSN_AND$/;"	e	enum:cgen_insn_type
M32R_INSN_JC	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVB, M32R_INSN_DIVUB, M32R_INSN_DIVH, M32R_INSN_JC$/;"	e	enum:cgen_insn_type
M32R_INSN_JL	opcodes/m32r-opc.h	/^ , M32R_INSN_JNC, M32R_INSN_JL, M32R_INSN_JMP, M32R_INSN_LD$/;"	e	enum:cgen_insn_type
M32R_INSN_JMP	opcodes/m32r-opc.h	/^ , M32R_INSN_JNC, M32R_INSN_JL, M32R_INSN_JMP, M32R_INSN_LD$/;"	e	enum:cgen_insn_type
M32R_INSN_JNC	opcodes/m32r-opc.h	/^ , M32R_INSN_JNC, M32R_INSN_JL, M32R_INSN_JMP, M32R_INSN_LD$/;"	e	enum:cgen_insn_type
M32R_INSN_LD	opcodes/m32r-opc.h	/^ , M32R_INSN_JNC, M32R_INSN_JL, M32R_INSN_JMP, M32R_INSN_LD$/;"	e	enum:cgen_insn_type
M32R_INSN_LD24	opcodes/m32r-opc.h	/^ , M32R_INSN_LDUH_D, M32R_INSN_LD_PLUS, M32R_INSN_LD24, M32R_INSN_LDI8$/;"	e	enum:cgen_insn_type
M32R_INSN_LDB	opcodes/m32r-opc.h	/^ , M32R_INSN_LD_D, M32R_INSN_LDB, M32R_INSN_LDB_D, M32R_INSN_LDH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDB_D	opcodes/m32r-opc.h	/^ , M32R_INSN_LD_D, M32R_INSN_LDB, M32R_INSN_LDB_D, M32R_INSN_LDH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDH	opcodes/m32r-opc.h	/^ , M32R_INSN_LD_D, M32R_INSN_LDB, M32R_INSN_LDB_D, M32R_INSN_LDH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDH_D	opcodes/m32r-opc.h	/^ , M32R_INSN_LDH_D, M32R_INSN_LDUB, M32R_INSN_LDUB_D, M32R_INSN_LDUH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDI16	opcodes/m32r-opc.h	/^ , M32R_INSN_LDI16, M32R_INSN_LOCK, M32R_INSN_MACHI, M32R_INSN_MACHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_LDI8	opcodes/m32r-opc.h	/^ , M32R_INSN_LDUH_D, M32R_INSN_LD_PLUS, M32R_INSN_LD24, M32R_INSN_LDI8$/;"	e	enum:cgen_insn_type
M32R_INSN_LDUB	opcodes/m32r-opc.h	/^ , M32R_INSN_LDH_D, M32R_INSN_LDUB, M32R_INSN_LDUB_D, M32R_INSN_LDUH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDUB_D	opcodes/m32r-opc.h	/^ , M32R_INSN_LDH_D, M32R_INSN_LDUB, M32R_INSN_LDUB_D, M32R_INSN_LDUH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDUH	opcodes/m32r-opc.h	/^ , M32R_INSN_LDH_D, M32R_INSN_LDUB, M32R_INSN_LDUB_D, M32R_INSN_LDUH$/;"	e	enum:cgen_insn_type
M32R_INSN_LDUH_D	opcodes/m32r-opc.h	/^ , M32R_INSN_LDUH_D, M32R_INSN_LD_PLUS, M32R_INSN_LD24, M32R_INSN_LDI8$/;"	e	enum:cgen_insn_type
M32R_INSN_LD_D	opcodes/m32r-opc.h	/^ , M32R_INSN_LD_D, M32R_INSN_LDB, M32R_INSN_LDB_D, M32R_INSN_LDH$/;"	e	enum:cgen_insn_type
M32R_INSN_LD_PLUS	opcodes/m32r-opc.h	/^ , M32R_INSN_LDUH_D, M32R_INSN_LD_PLUS, M32R_INSN_LD24, M32R_INSN_LDI8$/;"	e	enum:cgen_insn_type
M32R_INSN_LOCK	opcodes/m32r-opc.h	/^ , M32R_INSN_LDI16, M32R_INSN_LOCK, M32R_INSN_MACHI, M32R_INSN_MACHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACHI	opcodes/m32r-opc.h	/^ , M32R_INSN_LDI16, M32R_INSN_LOCK, M32R_INSN_MACHI, M32R_INSN_MACHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_LDI16, M32R_INSN_LOCK, M32R_INSN_MACHI, M32R_INSN_MACHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACLH1	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWU1, M32R_INSN_MACLH1, M32R_INSN_SC, M32R_INSN_SNC$/;"	e	enum:cgen_insn_type
M32R_INSN_MACLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MACLO, M32R_INSN_MACLO_A, M32R_INSN_MACWHI, M32R_INSN_MACWHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MACLO, M32R_INSN_MACLO_A, M32R_INSN_MACWHI, M32R_INSN_MACWHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACWHI	opcodes/m32r-opc.h	/^ , M32R_INSN_MACLO, M32R_INSN_MACLO_A, M32R_INSN_MACWHI, M32R_INSN_MACWHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACWHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MACLO, M32R_INSN_MACLO_A, M32R_INSN_MACWHI, M32R_INSN_MACWHI_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MACWLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MACWLO, M32R_INSN_MACWLO_A, M32R_INSN_MUL, M32R_INSN_MULHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MACWLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MACWLO, M32R_INSN_MACWLO_A, M32R_INSN_MUL, M32R_INSN_MULHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MACWU1	opcodes/m32r-opc.h	/^ , M32R_INSN_PCMPBZ, M32R_INSN_SADD, M32R_INSN_MACWU1, M32R_INSN_MSBLO$/;"	e	enum:cgen_insn_type
M32R_INSN_MSBLO	opcodes/m32r-opc.h	/^ , M32R_INSN_PCMPBZ, M32R_INSN_SADD, M32R_INSN_MACWU1, M32R_INSN_MSBLO$/;"	e	enum:cgen_insn_type
M32R_INSN_MUL	opcodes/m32r-opc.h	/^ , M32R_INSN_MACWLO, M32R_INSN_MACWLO_A, M32R_INSN_MUL, M32R_INSN_MULHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULHI	opcodes/m32r-opc.h	/^ , M32R_INSN_MACWLO, M32R_INSN_MACWLO_A, M32R_INSN_MUL, M32R_INSN_MULHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MULHI_A, M32R_INSN_MULLO, M32R_INSN_MULLO_A, M32R_INSN_MULWHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MULHI_A, M32R_INSN_MULLO, M32R_INSN_MULLO_A, M32R_INSN_MULWHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MULHI_A, M32R_INSN_MULLO, M32R_INSN_MULLO_A, M32R_INSN_MULWHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULWHI	opcodes/m32r-opc.h	/^ , M32R_INSN_MULHI_A, M32R_INSN_MULLO, M32R_INSN_MULLO_A, M32R_INSN_MULWHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MULWHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWHI_A, M32R_INSN_MULWLO, M32R_INSN_MULWLO_A, M32R_INSN_MV$/;"	e	enum:cgen_insn_type
M32R_INSN_MULWLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWHI_A, M32R_INSN_MULWLO, M32R_INSN_MULWLO_A, M32R_INSN_MV$/;"	e	enum:cgen_insn_type
M32R_INSN_MULWLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWHI_A, M32R_INSN_MULWLO, M32R_INSN_MULWLO_A, M32R_INSN_MV$/;"	e	enum:cgen_insn_type
M32R_INSN_MULWU1	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWU1, M32R_INSN_MACLH1, M32R_INSN_SC, M32R_INSN_SNC$/;"	e	enum:cgen_insn_type
M32R_INSN_MV	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWHI_A, M32R_INSN_MULWLO, M32R_INSN_MULWLO_A, M32R_INSN_MV$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACHI	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACHI, M32R_INSN_MVFACHI_A, M32R_INSN_MVFACLO, M32R_INSN_MVFACLO_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACHI, M32R_INSN_MVFACHI_A, M32R_INSN_MVFACLO, M32R_INSN_MVFACLO_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACHI, M32R_INSN_MVFACHI_A, M32R_INSN_MVFACLO, M32R_INSN_MVFACLO_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACHI, M32R_INSN_MVFACHI_A, M32R_INSN_MVFACLO, M32R_INSN_MVFACLO_A$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACMI	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACMI, M32R_INSN_MVFACMI_A, M32R_INSN_MVFC, M32R_INSN_MVTACHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFACMI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACMI, M32R_INSN_MVFACMI_A, M32R_INSN_MVFC, M32R_INSN_MVTACHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MVFC	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACMI, M32R_INSN_MVFACMI_A, M32R_INSN_MVFC, M32R_INSN_MVTACHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MVTACHI	opcodes/m32r-opc.h	/^ , M32R_INSN_MVFACMI, M32R_INSN_MVFACMI_A, M32R_INSN_MVFC, M32R_INSN_MVTACHI$/;"	e	enum:cgen_insn_type
M32R_INSN_MVTACHI_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MVTACHI_A, M32R_INSN_MVTACLO, M32R_INSN_MVTACLO_A, M32R_INSN_MVTC$/;"	e	enum:cgen_insn_type
M32R_INSN_MVTACLO	opcodes/m32r-opc.h	/^ , M32R_INSN_MVTACHI_A, M32R_INSN_MVTACLO, M32R_INSN_MVTACLO_A, M32R_INSN_MVTC$/;"	e	enum:cgen_insn_type
M32R_INSN_MVTACLO_A	opcodes/m32r-opc.h	/^ , M32R_INSN_MVTACHI_A, M32R_INSN_MVTACLO, M32R_INSN_MVTACLO_A, M32R_INSN_MVTC$/;"	e	enum:cgen_insn_type
M32R_INSN_MVTC	opcodes/m32r-opc.h	/^ , M32R_INSN_MVTACHI_A, M32R_INSN_MVTACLO, M32R_INSN_MVTACLO_A, M32R_INSN_MVTC$/;"	e	enum:cgen_insn_type
M32R_INSN_NEG	opcodes/m32r-opc.h	/^ , M32R_INSN_NEG, M32R_INSN_NOP, M32R_INSN_NOT, M32R_INSN_RAC$/;"	e	enum:cgen_insn_type
M32R_INSN_NOP	opcodes/m32r-opc.h	/^ , M32R_INSN_NEG, M32R_INSN_NOP, M32R_INSN_NOT, M32R_INSN_RAC$/;"	e	enum:cgen_insn_type
M32R_INSN_NOT	opcodes/m32r-opc.h	/^ , M32R_INSN_NEG, M32R_INSN_NOP, M32R_INSN_NOT, M32R_INSN_RAC$/;"	e	enum:cgen_insn_type
M32R_INSN_OR	opcodes/m32r-opc.h	/^ , M32R_INSN_AND3, M32R_INSN_OR, M32R_INSN_OR3, M32R_INSN_XOR$/;"	e	enum:cgen_insn_type
M32R_INSN_OR3	opcodes/m32r-opc.h	/^ , M32R_INSN_AND3, M32R_INSN_OR, M32R_INSN_OR3, M32R_INSN_XOR$/;"	e	enum:cgen_insn_type
M32R_INSN_PCMPBZ	opcodes/m32r-opc.h	/^ , M32R_INSN_PCMPBZ, M32R_INSN_SADD, M32R_INSN_MACWU1, M32R_INSN_MSBLO$/;"	e	enum:cgen_insn_type
M32R_INSN_RAC	opcodes/m32r-opc.h	/^ , M32R_INSN_NEG, M32R_INSN_NOP, M32R_INSN_NOT, M32R_INSN_RAC$/;"	e	enum:cgen_insn_type
M32R_INSN_RACH	opcodes/m32r-opc.h	/^ , M32R_INSN_RAC_DSI, M32R_INSN_RACH, M32R_INSN_RACH_DSI, M32R_INSN_RTE$/;"	e	enum:cgen_insn_type
M32R_INSN_RACH_DSI	opcodes/m32r-opc.h	/^ , M32R_INSN_RAC_DSI, M32R_INSN_RACH, M32R_INSN_RACH_DSI, M32R_INSN_RTE$/;"	e	enum:cgen_insn_type
M32R_INSN_RAC_DSI	opcodes/m32r-opc.h	/^ , M32R_INSN_RAC_DSI, M32R_INSN_RACH, M32R_INSN_RACH_DSI, M32R_INSN_RTE$/;"	e	enum:cgen_insn_type
M32R_INSN_REM	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVU, M32R_INSN_REM, M32R_INSN_REMU, M32R_INSN_REMH$/;"	e	enum:cgen_insn_type
M32R_INSN_REMB	opcodes/m32r-opc.h	/^ , M32R_INSN_REMUH, M32R_INSN_REMB, M32R_INSN_REMUB, M32R_INSN_DIVUH$/;"	e	enum:cgen_insn_type
M32R_INSN_REMH	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVU, M32R_INSN_REM, M32R_INSN_REMU, M32R_INSN_REMH$/;"	e	enum:cgen_insn_type
M32R_INSN_REMU	opcodes/m32r-opc.h	/^ , M32R_INSN_DIVU, M32R_INSN_REM, M32R_INSN_REMU, M32R_INSN_REMH$/;"	e	enum:cgen_insn_type
M32R_INSN_REMUB	opcodes/m32r-opc.h	/^ , M32R_INSN_REMUH, M32R_INSN_REMB, M32R_INSN_REMUB, M32R_INSN_DIVUH$/;"	e	enum:cgen_insn_type
M32R_INSN_REMUH	opcodes/m32r-opc.h	/^ , M32R_INSN_REMUH, M32R_INSN_REMB, M32R_INSN_REMUB, M32R_INSN_DIVUH$/;"	e	enum:cgen_insn_type
M32R_INSN_RTE	opcodes/m32r-opc.h	/^ , M32R_INSN_RAC_DSI, M32R_INSN_RACH, M32R_INSN_RACH_DSI, M32R_INSN_RTE$/;"	e	enum:cgen_insn_type
M32R_INSN_SADD	opcodes/m32r-opc.h	/^ , M32R_INSN_PCMPBZ, M32R_INSN_SADD, M32R_INSN_MACWU1, M32R_INSN_MSBLO$/;"	e	enum:cgen_insn_type
M32R_INSN_SAT	opcodes/m32r-opc.h	/^ , M32R_INSN_UNLOCK, M32R_INSN_SATB, M32R_INSN_SATH, M32R_INSN_SAT$/;"	e	enum:cgen_insn_type
M32R_INSN_SATB	opcodes/m32r-opc.h	/^ , M32R_INSN_UNLOCK, M32R_INSN_SATB, M32R_INSN_SATH, M32R_INSN_SAT$/;"	e	enum:cgen_insn_type
M32R_INSN_SATH	opcodes/m32r-opc.h	/^ , M32R_INSN_UNLOCK, M32R_INSN_SATB, M32R_INSN_SATH, M32R_INSN_SAT$/;"	e	enum:cgen_insn_type
M32R_INSN_SC	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWU1, M32R_INSN_MACLH1, M32R_INSN_SC, M32R_INSN_SNC$/;"	e	enum:cgen_insn_type
M32R_INSN_SETH	opcodes/m32r-opc.h	/^ , M32R_INSN_SETH, M32R_INSN_SLL, M32R_INSN_SLL3, M32R_INSN_SLLI$/;"	e	enum:cgen_insn_type
M32R_INSN_SETPSW	opcodes/m32r-opc.h	/^ , M32R_INSN_CLRPSW, M32R_INSN_SETPSW, M32R_INSN_BSET, M32R_INSN_BCLR$/;"	e	enum:cgen_insn_type
M32R_INSN_SLL	opcodes/m32r-opc.h	/^ , M32R_INSN_SETH, M32R_INSN_SLL, M32R_INSN_SLL3, M32R_INSN_SLLI$/;"	e	enum:cgen_insn_type
M32R_INSN_SLL3	opcodes/m32r-opc.h	/^ , M32R_INSN_SETH, M32R_INSN_SLL, M32R_INSN_SLL3, M32R_INSN_SLLI$/;"	e	enum:cgen_insn_type
M32R_INSN_SLLI	opcodes/m32r-opc.h	/^ , M32R_INSN_SETH, M32R_INSN_SLL, M32R_INSN_SLL3, M32R_INSN_SLLI$/;"	e	enum:cgen_insn_type
M32R_INSN_SNC	opcodes/m32r-opc.h	/^ , M32R_INSN_MULWU1, M32R_INSN_MACLH1, M32R_INSN_SC, M32R_INSN_SNC$/;"	e	enum:cgen_insn_type
M32R_INSN_SRA	opcodes/m32r-opc.h	/^ , M32R_INSN_SRA, M32R_INSN_SRA3, M32R_INSN_SRAI, M32R_INSN_SRL$/;"	e	enum:cgen_insn_type
M32R_INSN_SRA3	opcodes/m32r-opc.h	/^ , M32R_INSN_SRA, M32R_INSN_SRA3, M32R_INSN_SRAI, M32R_INSN_SRL$/;"	e	enum:cgen_insn_type
M32R_INSN_SRAI	opcodes/m32r-opc.h	/^ , M32R_INSN_SRA, M32R_INSN_SRA3, M32R_INSN_SRAI, M32R_INSN_SRL$/;"	e	enum:cgen_insn_type
M32R_INSN_SRL	opcodes/m32r-opc.h	/^ , M32R_INSN_SRA, M32R_INSN_SRA3, M32R_INSN_SRAI, M32R_INSN_SRL$/;"	e	enum:cgen_insn_type
M32R_INSN_SRL3	opcodes/m32r-opc.h	/^ , M32R_INSN_SRL3, M32R_INSN_SRLI, M32R_INSN_ST, M32R_INSN_ST_D$/;"	e	enum:cgen_insn_type
M32R_INSN_SRLI	opcodes/m32r-opc.h	/^ , M32R_INSN_SRL3, M32R_INSN_SRLI, M32R_INSN_ST, M32R_INSN_ST_D$/;"	e	enum:cgen_insn_type
M32R_INSN_ST	opcodes/m32r-opc.h	/^ , M32R_INSN_SRL3, M32R_INSN_SRLI, M32R_INSN_ST, M32R_INSN_ST_D$/;"	e	enum:cgen_insn_type
M32R_INSN_STB	opcodes/m32r-opc.h	/^ , M32R_INSN_STB, M32R_INSN_STB_D, M32R_INSN_STH, M32R_INSN_STH_D$/;"	e	enum:cgen_insn_type
M32R_INSN_STB_D	opcodes/m32r-opc.h	/^ , M32R_INSN_STB, M32R_INSN_STB_D, M32R_INSN_STH, M32R_INSN_STH_D$/;"	e	enum:cgen_insn_type
M32R_INSN_STB_PLUS	opcodes/m32r-opc.h	/^ , M32R_INSN_ST_PLUS, M32R_INSN_STH_PLUS, M32R_INSN_STB_PLUS, M32R_INSN_ST_MINUS$/;"	e	enum:cgen_insn_type
M32R_INSN_STH	opcodes/m32r-opc.h	/^ , M32R_INSN_STB, M32R_INSN_STB_D, M32R_INSN_STH, M32R_INSN_STH_D$/;"	e	enum:cgen_insn_type
M32R_INSN_STH_D	opcodes/m32r-opc.h	/^ , M32R_INSN_STB, M32R_INSN_STB_D, M32R_INSN_STH, M32R_INSN_STH_D$/;"	e	enum:cgen_insn_type
M32R_INSN_STH_PLUS	opcodes/m32r-opc.h	/^ , M32R_INSN_ST_PLUS, M32R_INSN_STH_PLUS, M32R_INSN_STB_PLUS, M32R_INSN_ST_MINUS$/;"	e	enum:cgen_insn_type
M32R_INSN_ST_D	opcodes/m32r-opc.h	/^ , M32R_INSN_SRL3, M32R_INSN_SRLI, M32R_INSN_ST, M32R_INSN_ST_D$/;"	e	enum:cgen_insn_type
M32R_INSN_ST_MINUS	opcodes/m32r-opc.h	/^ , M32R_INSN_ST_PLUS, M32R_INSN_STH_PLUS, M32R_INSN_STB_PLUS, M32R_INSN_ST_MINUS$/;"	e	enum:cgen_insn_type
M32R_INSN_ST_PLUS	opcodes/m32r-opc.h	/^ , M32R_INSN_ST_PLUS, M32R_INSN_STH_PLUS, M32R_INSN_STB_PLUS, M32R_INSN_ST_MINUS$/;"	e	enum:cgen_insn_type
M32R_INSN_SUB	opcodes/m32r-opc.h	/^ , M32R_INSN_SUB, M32R_INSN_SUBV, M32R_INSN_SUBX, M32R_INSN_TRAP$/;"	e	enum:cgen_insn_type
M32R_INSN_SUBV	opcodes/m32r-opc.h	/^ , M32R_INSN_SUB, M32R_INSN_SUBV, M32R_INSN_SUBX, M32R_INSN_TRAP$/;"	e	enum:cgen_insn_type
M32R_INSN_SUBX	opcodes/m32r-opc.h	/^ , M32R_INSN_SUB, M32R_INSN_SUBV, M32R_INSN_SUBX, M32R_INSN_TRAP$/;"	e	enum:cgen_insn_type
M32R_INSN_TRAP	opcodes/m32r-opc.h	/^ , M32R_INSN_SUB, M32R_INSN_SUBV, M32R_INSN_SUBX, M32R_INSN_TRAP$/;"	e	enum:cgen_insn_type
M32R_INSN_UNLOCK	opcodes/m32r-opc.h	/^ , M32R_INSN_UNLOCK, M32R_INSN_SATB, M32R_INSN_SATH, M32R_INSN_SAT$/;"	e	enum:cgen_insn_type
M32R_INSN_XOR	opcodes/m32r-opc.h	/^ , M32R_INSN_AND3, M32R_INSN_OR, M32R_INSN_OR3, M32R_INSN_XOR$/;"	e	enum:cgen_insn_type
M32R_INSN_XOR3	opcodes/m32r-opc.h	/^ , M32R_INSN_XOR3, M32R_INSN_ADDI, M32R_INSN_ADDV, M32R_INSN_ADDV3$/;"	e	enum:cgen_insn_type
M32R_LINUX_GREGS_SIZE	gdb/m32r-linux-tdep.c	347;"	d	file:
M32R_LINUX_NUM_REGS	gdb/m32r-linux-nat.c	49;"	d	file:
M32R_MISC_PROFILE	sim/m32r/m32r-sim.h	/^} M32R_MISC_PROFILE;$/;"	t	typeref:struct:__anon250
M32R_NOP	bfd/elf32-m32r.c	50;"	d	file:
M32R_NUM_REGS	gdb/m32r-tdep.h	48;"	d
M32R_OPC_H	opcodes/m32r-opc.h	27;"	d
M32R_OPERAND_ACC	opcodes/m32r-desc.h	/^ , M32R_OPERAND_ACCS, M32R_OPERAND_ACC, M32R_OPERAND_HASH, M32R_OPERAND_HI16$/;"	e	enum:cgen_operand_type
M32R_OPERAND_ACCD	opcodes/m32r-desc.h	/^ , M32R_OPERAND_UIMM8, M32R_OPERAND_UIMM16, M32R_OPERAND_IMM1, M32R_OPERAND_ACCD$/;"	e	enum:cgen_operand_type
M32R_OPERAND_ACCS	opcodes/m32r-desc.h	/^ , M32R_OPERAND_ACCS, M32R_OPERAND_ACC, M32R_OPERAND_HASH, M32R_OPERAND_HI16$/;"	e	enum:cgen_operand_type
M32R_OPERAND_ACCUM	opcodes/m32r-desc.h	/^ , M32R_OPERAND_DISP16, M32R_OPERAND_DISP24, M32R_OPERAND_CONDBIT, M32R_OPERAND_ACCUM$/;"	e	enum:cgen_operand_type
M32R_OPERAND_CONDBIT	opcodes/m32r-desc.h	/^ , M32R_OPERAND_DISP16, M32R_OPERAND_DISP24, M32R_OPERAND_CONDBIT, M32R_OPERAND_ACCUM$/;"	e	enum:cgen_operand_type
M32R_OPERAND_DCR	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SRC2, M32R_OPERAND_SCR, M32R_OPERAND_DCR, M32R_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_DISP16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_DISP16, M32R_OPERAND_DISP24, M32R_OPERAND_CONDBIT, M32R_OPERAND_ACCUM$/;"	e	enum:cgen_operand_type
M32R_OPERAND_DISP24	opcodes/m32r-desc.h	/^ , M32R_OPERAND_DISP16, M32R_OPERAND_DISP24, M32R_OPERAND_CONDBIT, M32R_OPERAND_ACCUM$/;"	e	enum:cgen_operand_type
M32R_OPERAND_DISP8	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SLO16, M32R_OPERAND_ULO16, M32R_OPERAND_UIMM24, M32R_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_DR	opcodes/m32r-desc.h	/^  M32R_OPERAND_PC, M32R_OPERAND_SR, M32R_OPERAND_DR, M32R_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
M32R_OPERAND_HASH	opcodes/m32r-desc.h	/^ , M32R_OPERAND_ACCS, M32R_OPERAND_ACC, M32R_OPERAND_HASH, M32R_OPERAND_HI16$/;"	e	enum:cgen_operand_type
M32R_OPERAND_HI16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_ACCS, M32R_OPERAND_ACC, M32R_OPERAND_HASH, M32R_OPERAND_HI16$/;"	e	enum:cgen_operand_type
M32R_OPERAND_IMM1	opcodes/m32r-desc.h	/^ , M32R_OPERAND_UIMM8, M32R_OPERAND_UIMM16, M32R_OPERAND_IMM1, M32R_OPERAND_ACCD$/;"	e	enum:cgen_operand_type
M32R_OPERAND_MAX	opcodes/m32r-desc.h	/^ , M32R_OPERAND_MAX$/;"	e	enum:cgen_operand_type
M32R_OPERAND_PC	opcodes/m32r-desc.h	/^  M32R_OPERAND_PC, M32R_OPERAND_SR, M32R_OPERAND_DR, M32R_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SCR	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SRC2, M32R_OPERAND_SCR, M32R_OPERAND_DCR, M32R_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SIMM16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SIMM16, M32R_OPERAND_UIMM3, M32R_OPERAND_UIMM4, M32R_OPERAND_UIMM5$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SIMM8	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SRC2, M32R_OPERAND_SCR, M32R_OPERAND_DCR, M32R_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SLO16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SLO16, M32R_OPERAND_ULO16, M32R_OPERAND_UIMM24, M32R_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SR	opcodes/m32r-desc.h	/^  M32R_OPERAND_PC, M32R_OPERAND_SR, M32R_OPERAND_DR, M32R_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SRC1	opcodes/m32r-desc.h	/^  M32R_OPERAND_PC, M32R_OPERAND_SR, M32R_OPERAND_DR, M32R_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
M32R_OPERAND_SRC2	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SRC2, M32R_OPERAND_SCR, M32R_OPERAND_DCR, M32R_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_UIMM8, M32R_OPERAND_UIMM16, M32R_OPERAND_IMM1, M32R_OPERAND_ACCD$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM24	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SLO16, M32R_OPERAND_ULO16, M32R_OPERAND_UIMM24, M32R_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM3	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SIMM16, M32R_OPERAND_UIMM3, M32R_OPERAND_UIMM4, M32R_OPERAND_UIMM5$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM4	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SIMM16, M32R_OPERAND_UIMM3, M32R_OPERAND_UIMM4, M32R_OPERAND_UIMM5$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM5	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SIMM16, M32R_OPERAND_UIMM3, M32R_OPERAND_UIMM4, M32R_OPERAND_UIMM5$/;"	e	enum:cgen_operand_type
M32R_OPERAND_UIMM8	opcodes/m32r-desc.h	/^ , M32R_OPERAND_UIMM8, M32R_OPERAND_UIMM16, M32R_OPERAND_IMM1, M32R_OPERAND_ACCD$/;"	e	enum:cgen_operand_type
M32R_OPERAND_ULO16	opcodes/m32r-desc.h	/^ , M32R_OPERAND_SLO16, M32R_OPERAND_ULO16, M32R_OPERAND_UIMM24, M32R_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
M32R_PC_REGNUM	gdb/m32r-tdep.h	/^  M32R_PC_REGNUM = 21,$/;"	e	enum:m32r_regnum
M32R_SIM_H	sim/m32r/m32r-sim.h	21;"	d
M32R_SP_REGNUM	gdb/m32r-tdep.h	/^  M32R_SP_REGNUM = 15,$/;"	e	enum:m32r_regnum
M32R_TDEP_H	gdb/m32r-tdep.h	21;"	d
M3D	opcodes/mips-opc.c	301;"	d	file:
M601	opcodes/ppc-opc.c	3498;"	d	file:
M6811_ADCTL	include/opcode/m68hc11.h	98;"	d
M6811_ADPU	include/opcode/m68hc11.h	291;"	d
M6811_ADR1	include/opcode/m68hc11.h	99;"	d
M6811_ADR2	include/opcode/m68hc11.h	100;"	d
M6811_ADR3	include/opcode/m68hc11.h	101;"	d
M6811_ADR4	include/opcode/m68hc11.h	102;"	d
M6811_BAUD	include/opcode/m68hc11.h	93;"	d
M6811_BAUD_DIV_1	include/opcode/m68hc11.h	176;"	d
M6811_BAUD_DIV_13	include/opcode/m68hc11.h	179;"	d
M6811_BAUD_DIV_3	include/opcode/m68hc11.h	177;"	d
M6811_BAUD_DIV_4	include/opcode/m68hc11.h	178;"	d
M6811_BRA	include/opcode/m68hc11.h	310;"	d
M6811_BSR	include/opcode/m68hc11.h	312;"	d
M6811_BYTE	include/opcode/m68hc11.h	123;"	d
M6811_CA	include/opcode/m68hc11.h	203;"	d
M6811_CB	include/opcode/m68hc11.h	202;"	d
M6811_CC	include/opcode/m68hc11.h	201;"	d
M6811_CCF	include/opcode/m68hc11.h	197;"	d
M6811_CD	include/opcode/m68hc11.h	200;"	d
M6811_CFORC	include/opcode/m68hc11.h	52;"	d
M6811_CME	include/opcode/m68hc11.h	295;"	d
M6811_CONFIG	include/opcode/m68hc11.h	113;"	d
M6811_COPRST	include/opcode/m68hc11.h	108;"	d
M6811_CPHA	include/opcode/m68hc11.h	187;"	d
M6811_CPOL	include/opcode/m68hc11.h	186;"	d
M6811_CR0	include/opcode/m68hc11.h	297;"	d
M6811_CR1	include/opcode/m68hc11.h	296;"	d
M6811_CSEL	include/opcode/m68hc11.h	292;"	d
M6811_CWOM	include/opcode/m68hc11.h	132;"	d
M6811_C_BIT	include/opcode/m68hc11.h	33;"	d
M6811_DAA	sim/m68hc11/sim-main.h	/^  M6811_DAA,$/;"	e	enum:M6811_Special
M6811_DDRA7	include/opcode/m68hc11.h	283;"	d
M6811_DDRC	include/opcode/m68hc11.h	48;"	d
M6811_DDRD	include/opcode/m68hc11.h	50;"	d
M6811_DLY	include/opcode/m68hc11.h	294;"	d
M6811_DWOM	include/opcode/m68hc11.h	184;"	d
M6811_EDG1A	include/opcode/m68hc11.h	238;"	d
M6811_EDG1B	include/opcode/m68hc11.h	237;"	d
M6811_EDG2A	include/opcode/m68hc11.h	240;"	d
M6811_EDG2B	include/opcode/m68hc11.h	239;"	d
M6811_EDG3A	include/opcode/m68hc11.h	242;"	d
M6811_EDG3B	include/opcode/m68hc11.h	241;"	d
M6811_EELAT	include/opcode/m68hc11.h	126;"	d
M6811_EEON	include/opcode/m68hc11.h	120;"	d
M6811_EEPGM	include/opcode/m68hc11.h	127;"	d
M6811_EEPROM_LEVEL	sim/m68hc11/sim-main.h	/^  M6811_EEPROM_LEVEL,$/;"	e	enum:m68hc11_map_level
M6811_EGA	include/opcode/m68hc11.h	136;"	d
M6811_EMUL_SYSCALL	sim/m68hc11/sim-main.h	/^  M6811_EMUL_SYSCALL,$/;"	e	enum:M6811_Special
M6811_ERASE	include/opcode/m68hc11.h	125;"	d
M6811_FE	include/opcode/m68hc11.h	163;"	d
M6811_FOC1	include/opcode/m68hc11.h	206;"	d
M6811_FOC2	include/opcode/m68hc11.h	207;"	d
M6811_FOC3	include/opcode/m68hc11.h	208;"	d
M6811_FOC4	include/opcode/m68hc11.h	209;"	d
M6811_FOC5	include/opcode/m68hc11.h	210;"	d
M6811_HNDS	include/opcode/m68hc11.h	133;"	d
M6811_HNVC_BIT	opcodes/m68hc11-opc.c	39;"	d	file:
M6811_HNVC_BIT	sim/m68hc11/gencode.c	39;"	d	file:
M6811_HNZVC_BIT	opcodes/m68hc11-opc.c	38;"	d	file:
M6811_HNZVC_BIT	sim/m68hc11/gencode.c	38;"	d	file:
M6811_HPRIO	include/opcode/m68hc11.h	110;"	d
M6811_H_BIT	include/opcode/m68hc11.h	28;"	d
M6811_IC1F	include/opcode/m68hc11.h	260;"	d
M6811_IC1I	include/opcode/m68hc11.h	250;"	d
M6811_IC2F	include/opcode/m68hc11.h	261;"	d
M6811_IC2I	include/opcode/m68hc11.h	251;"	d
M6811_IC3F	include/opcode/m68hc11.h	262;"	d
M6811_IC3I	include/opcode/m68hc11.h	252;"	d
M6811_IDLE	include/opcode/m68hc11.h	160;"	d
M6811_ILIE	include/opcode/m68hc11.h	150;"	d
M6811_ILLEGAL	sim/m68hc11/sim-main.h	/^  M6811_ILLEGAL,$/;"	e	enum:M6811_Special
M6811_INIT	include/opcode/m68hc11.h	111;"	d
M6811_INT	sim/m68hc11/interrupts.h	/^enum M6811_INT$/;"	g
M6811_INT_AINPUT	sim/m68hc11/interrupts.h	/^  M6811_INT_AINPUT,$/;"	e	enum:M6811_INT
M6811_INT_AOVERFLOW	sim/m68hc11/interrupts.h	/^  M6811_INT_AOVERFLOW,$/;"	e	enum:M6811_INT
M6811_INT_COPFAIL	sim/m68hc11/interrupts.h	/^  M6811_INT_COPFAIL,$/;"	e	enum:M6811_INT
M6811_INT_COPRESET	sim/m68hc11/interrupts.h	/^  M6811_INT_COPRESET,$/;"	e	enum:M6811_INT
M6811_INT_ILLEGAL	sim/m68hc11/interrupts.h	/^  M6811_INT_ILLEGAL,$/;"	e	enum:M6811_INT
M6811_INT_INCMP1	sim/m68hc11/interrupts.h	/^  M6811_INT_INCMP1,$/;"	e	enum:M6811_INT
M6811_INT_INCMP2	sim/m68hc11/interrupts.h	/^  M6811_INT_INCMP2,$/;"	e	enum:M6811_INT
M6811_INT_INCMP3	sim/m68hc11/interrupts.h	/^  M6811_INT_INCMP3,$/;"	e	enum:M6811_INT
M6811_INT_IRQ	sim/m68hc11/interrupts.h	/^  M6811_INT_IRQ,$/;"	e	enum:M6811_INT
M6811_INT_NUMBER	sim/m68hc11/interrupts.h	/^  M6811_INT_NUMBER$/;"	e	enum:M6811_INT
M6811_INT_OUTCMP1	sim/m68hc11/interrupts.h	/^  M6811_INT_OUTCMP1,$/;"	e	enum:M6811_INT
M6811_INT_OUTCMP2	sim/m68hc11/interrupts.h	/^  M6811_INT_OUTCMP2,$/;"	e	enum:M6811_INT
M6811_INT_OUTCMP3	sim/m68hc11/interrupts.h	/^  M6811_INT_OUTCMP3,$/;"	e	enum:M6811_INT
M6811_INT_OUTCMP4	sim/m68hc11/interrupts.h	/^  M6811_INT_OUTCMP4,$/;"	e	enum:M6811_INT
M6811_INT_OUTCMP5	sim/m68hc11/interrupts.h	/^  M6811_INT_OUTCMP5,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED1	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED1 = 0,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED10	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED10,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED11	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED11,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED2	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED2,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED3	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED3,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED4	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED4,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED5	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED5,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED6	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED6,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED7	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED7,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED8	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED8,$/;"	e	enum:M6811_INT
M6811_INT_RESERVED9	sim/m68hc11/interrupts.h	/^  M6811_INT_RESERVED9,$/;"	e	enum:M6811_INT
M6811_INT_RESET	sim/m68hc11/interrupts.h	/^  M6811_INT_RESET,$/;"	e	enum:M6811_INT
M6811_INT_RT	sim/m68hc11/interrupts.h	/^  M6811_INT_RT,$/;"	e	enum:M6811_INT
M6811_INT_SCI	sim/m68hc11/interrupts.h	/^  M6811_INT_SCI,$/;"	e	enum:M6811_INT
M6811_INT_SPI	sim/m68hc11/interrupts.h	/^  M6811_INT_SPI,$/;"	e	enum:M6811_INT
M6811_INT_SWI	sim/m68hc11/interrupts.h	/^  M6811_INT_SWI,$/;"	e	enum:M6811_INT
M6811_INT_TCTN	sim/m68hc11/interrupts.h	/^  M6811_INT_TCTN,$/;"	e	enum:M6811_INT
M6811_INT_XIRQ	sim/m68hc11/interrupts.h	/^  M6811_INT_XIRQ,$/;"	e	enum:M6811_INT
M6811_INVB	include/opcode/m68hc11.h	137;"	d
M6811_IO_LEVEL	sim/m68hc11/sim-main.h	/^  M6811_IO_LEVEL,$/;"	e	enum:m68hc11_map_level
M6811_IRQE	include/opcode/m68hc11.h	293;"	d
M6811_IRV	include/opcode/m68hc11.h	303;"	d
M6811_I_BIT	include/opcode/m68hc11.h	29;"	d
M6811_JMP	include/opcode/m68hc11.h	311;"	d
M6811_JSR	include/opcode/m68hc11.h	313;"	d
M6811_M	include/opcode/m68hc11.h	143;"	d
M6811_MAX_OPERANDS	include/opcode/m68hc11.h	354;"	d
M6811_MAX_PORTS	sim/m68hc11/sim-main.h	141;"	d
M6811_MDA	include/opcode/m68hc11.h	302;"	d
M6811_MODF	include/opcode/m68hc11.h	194;"	d
M6811_MSTR	include/opcode/m68hc11.h	185;"	d
M6811_MULT	include/opcode/m68hc11.h	199;"	d
M6811_NF	include/opcode/m68hc11.h	162;"	d
M6811_NOCOP	include/opcode/m68hc11.h	118;"	d
M6811_NOSEC	include/opcode/m68hc11.h	117;"	d
M6811_NVC_BIT	opcodes/m68hc11-opc.c	35;"	d	file:
M6811_NVC_BIT	sim/m68hc11/gencode.c	35;"	d	file:
M6811_NVRAM_LEVEL	sim/m68hc11/sim-main.h	/^  M6811_NVRAM_LEVEL,$/;"	e	enum:m68hc11_map_level
M6811_NZC_BIT	opcodes/m68hc11-opc.c	34;"	d	file:
M6811_NZC_BIT	sim/m68hc11/gencode.c	34;"	d	file:
M6811_NZVC_BIT	opcodes/m68hc11-opc.c	37;"	d	file:
M6811_NZVC_BIT	sim/m68hc11/gencode.c	37;"	d	file:
M6811_NZV_BIT	opcodes/m68hc11-opc.c	33;"	d	file:
M6811_NZV_BIT	sim/m68hc11/gencode.c	33;"	d	file:
M6811_NZ_BIT	opcodes/m68hc11-opc.c	32;"	d	file:
M6811_NZ_BIT	sim/m68hc11/gencode.c	32;"	d	file:
M6811_N_BIT	include/opcode/m68hc11.h	30;"	d
M6811_OC1D	include/opcode/m68hc11.h	54;"	d
M6811_OC1D3	include/opcode/m68hc11.h	224;"	d
M6811_OC1D4	include/opcode/m68hc11.h	223;"	d
M6811_OC1D5	include/opcode/m68hc11.h	222;"	d
M6811_OC1D6	include/opcode/m68hc11.h	221;"	d
M6811_OC1D7	include/opcode/m68hc11.h	220;"	d
M6811_OC1F	include/opcode/m68hc11.h	255;"	d
M6811_OC1I	include/opcode/m68hc11.h	245;"	d
M6811_OC1M	include/opcode/m68hc11.h	53;"	d
M6811_OC1M3	include/opcode/m68hc11.h	217;"	d
M6811_OC1M4	include/opcode/m68hc11.h	216;"	d
M6811_OC1M5	include/opcode/m68hc11.h	215;"	d
M6811_OC1M6	include/opcode/m68hc11.h	214;"	d
M6811_OC1M7	include/opcode/m68hc11.h	213;"	d
M6811_OC2F	include/opcode/m68hc11.h	256;"	d
M6811_OC2I	include/opcode/m68hc11.h	246;"	d
M6811_OC3F	include/opcode/m68hc11.h	257;"	d
M6811_OC3I	include/opcode/m68hc11.h	247;"	d
M6811_OC4F	include/opcode/m68hc11.h	258;"	d
M6811_OC4I	include/opcode/m68hc11.h	248;"	d
M6811_OC5F	include/opcode/m68hc11.h	259;"	d
M6811_OC5I	include/opcode/m68hc11.h	249;"	d
M6811_OIN	include/opcode/m68hc11.h	134;"	d
M6811_OL2	include/opcode/m68hc11.h	228;"	d
M6811_OL3	include/opcode/m68hc11.h	230;"	d
M6811_OL4	include/opcode/m68hc11.h	232;"	d
M6811_OL5	include/opcode/m68hc11.h	234;"	d
M6811_OM2	include/opcode/m68hc11.h	227;"	d
M6811_OM3	include/opcode/m68hc11.h	229;"	d
M6811_OM4	include/opcode/m68hc11.h	231;"	d
M6811_OM5	include/opcode/m68hc11.h	233;"	d
M6811_OPCODE_PAGE2	include/opcode/m68hc11.h	320;"	d
M6811_OPCODE_PAGE3	include/opcode/m68hc11.h	321;"	d
M6811_OPCODE_PAGE4	include/opcode/m68hc11.h	322;"	d
M6811_OPTION	include/opcode/m68hc11.h	107;"	d
M6811_OP_ADDD	gdb/m68hc11-tdep.c	411;"	d	file:
M6811_OP_BITMASK	include/opcode/m68hc11.h	347;"	d
M6811_OP_BRANCH	include/opcode/m68hc11.h	346;"	d
M6811_OP_DES	gdb/m68hc11-tdep.c	413;"	d	file:
M6811_OP_DIRECT	include/opcode/m68hc11.h	329;"	d
M6811_OP_HIGH_ADDR	include/opcode/m68hc11.h	402;"	d
M6811_OP_IMM16	include/opcode/m68hc11.h	331;"	d
M6811_OP_IMM8	include/opcode/m68hc11.h	330;"	d
M6811_OP_IND16	include/opcode/m68hc11.h	332;"	d
M6811_OP_IX	include/opcode/m68hc11.h	337;"	d
M6811_OP_IY	include/opcode/m68hc11.h	338;"	d
M6811_OP_JUMP_REL	include/opcode/m68hc11.h	348;"	d
M6811_OP_LDX	gdb/m68hc11-tdep.c	404;"	d	file:
M6811_OP_LDX_EXT	gdb/m68hc11-tdep.c	405;"	d	file:
M6811_OP_LDX_IMMEDIATE	bfd/elf32-m68hc11.c	567;"	d	file:
M6811_OP_LOW_ADDR	include/opcode/m68hc11.h	403;"	d
M6811_OP_MASK	include/opcode/m68hc11.h	345;"	d
M6811_OP_NONE	include/opcode/m68hc11.h	328;"	d
M6811_OP_PAGE1	include/opcode/m68hc11.h	350;"	d
M6811_OP_PAGE2	gdb/m68hc11-tdep.c	402;"	d	file:
M6811_OP_PAGE2	gdb/m68hc11-tdep.c	403;"	d	file:
M6811_OP_PAGE2	include/opcode/m68hc11.h	351;"	d
M6811_OP_PAGE3	include/opcode/m68hc11.h	352;"	d
M6811_OP_PAGE4	include/opcode/m68hc11.h	353;"	d
M6811_OP_PSHX	gdb/m68hc11-tdep.c	406;"	d	file:
M6811_OP_STS	gdb/m68hc11-tdep.c	407;"	d	file:
M6811_OP_STS_EXT	gdb/m68hc11-tdep.c	408;"	d	file:
M6811_OP_TSX	gdb/m68hc11-tdep.c	409;"	d	file:
M6811_OP_TXS	gdb/m68hc11-tdep.c	412;"	d	file:
M6811_OP_XGDX	gdb/m68hc11-tdep.c	410;"	d	file:
M6811_OR	include/opcode/m68hc11.h	161;"	d
M6811_PACNT	include/opcode/m68hc11.h	89;"	d
M6811_PACTL	include/opcode/m68hc11.h	88;"	d
M6811_PAEN	include/opcode/m68hc11.h	284;"	d
M6811_PAIF	include/opcode/m68hc11.h	280;"	d
M6811_PAII	include/opcode/m68hc11.h	268;"	d
M6811_PAMOD	include/opcode/m68hc11.h	285;"	d
M6811_PAOVF	include/opcode/m68hc11.h	279;"	d
M6811_PAOVI	include/opcode/m68hc11.h	267;"	d
M6811_PEDGE	include/opcode/m68hc11.h	286;"	d
M6811_PIOC	include/opcode/m68hc11.h	43;"	d
M6811_PLS	include/opcode/m68hc11.h	135;"	d
M6811_PORTA	include/opcode/m68hc11.h	41;"	d
M6811_PORTB	include/opcode/m68hc11.h	45;"	d
M6811_PORTC	include/opcode/m68hc11.h	44;"	d
M6811_PORTCL	include/opcode/m68hc11.h	46;"	d
M6811_PORTD	include/opcode/m68hc11.h	49;"	d
M6811_PORTE	include/opcode/m68hc11.h	51;"	d
M6811_PPROG	include/opcode/m68hc11.h	109;"	d
M6811_PR0	include/opcode/m68hc11.h	270;"	d
M6811_PR1	include/opcode/m68hc11.h	269;"	d
M6811_PSEL0	include/opcode/m68hc11.h	307;"	d
M6811_PSEL1	include/opcode/m68hc11.h	306;"	d
M6811_PSEL2	include/opcode/m68hc11.h	305;"	d
M6811_PSEL3	include/opcode/m68hc11.h	304;"	d
M6811_R8	include/opcode/m68hc11.h	140;"	d
M6811_RAM_LEVEL	sim/m68hc11/sim-main.h	/^  M6811_RAM_LEVEL$/;"	e	enum:m68hc11_map_level
M6811_RBOOT	include/opcode/m68hc11.h	300;"	d
M6811_RCKB	include/opcode/m68hc11.h	171;"	d
M6811_RDRF	include/opcode/m68hc11.h	159;"	d
M6811_RE	include/opcode/m68hc11.h	152;"	d
M6811_RIE	include/opcode/m68hc11.h	149;"	d
M6811_ROMON	include/opcode/m68hc11.h	119;"	d
M6811_ROW	include/opcode/m68hc11.h	124;"	d
M6811_RTI	sim/m68hc11/sim-main.h	/^  M6811_RTI,$/;"	e	enum:M6811_Special
M6811_RTIF	include/opcode/m68hc11.h	278;"	d
M6811_RTII	include/opcode/m68hc11.h	266;"	d
M6811_RTR0	include/opcode/m68hc11.h	288;"	d
M6811_RTR1	include/opcode/m68hc11.h	287;"	d
M6811_RWU	include/opcode/m68hc11.h	153;"	d
M6811_SBK	include/opcode/m68hc11.h	154;"	d
M6811_SCAN	include/opcode/m68hc11.h	198;"	d
M6811_SCCR1	include/opcode/m68hc11.h	94;"	d
M6811_SCCR2	include/opcode/m68hc11.h	95;"	d
M6811_SCDR	include/opcode/m68hc11.h	97;"	d
M6811_SCI_FIRST_REG	sim/m68hc11/dv-m68hc11sio.c	112;"	d	file:
M6811_SCI_LAST_REG	sim/m68hc11/dv-m68hc11sio.c	113;"	d	file:
M6811_SCP0	include/opcode/m68hc11.h	170;"	d
M6811_SCP1	include/opcode/m68hc11.h	169;"	d
M6811_SCR0	include/opcode/m68hc11.h	174;"	d
M6811_SCR1	include/opcode/m68hc11.h	173;"	d
M6811_SCR2	include/opcode/m68hc11.h	172;"	d
M6811_SCSR	include/opcode/m68hc11.h	96;"	d
M6811_SMOD	include/opcode/m68hc11.h	301;"	d
M6811_SPCR	include/opcode/m68hc11.h	90;"	d
M6811_SPDR	include/opcode/m68hc11.h	92;"	d
M6811_SPE	include/opcode/m68hc11.h	183;"	d
M6811_SPIE	include/opcode/m68hc11.h	182;"	d
M6811_SPIF	include/opcode/m68hc11.h	192;"	d
M6811_SPI_FIRST_REG	sim/m68hc11/dv-m68hc11spi.c	107;"	d	file:
M6811_SPI_LAST_REG	sim/m68hc11/dv-m68hc11spi.c	108;"	d	file:
M6811_SPR0	include/opcode/m68hc11.h	189;"	d
M6811_SPR1	include/opcode/m68hc11.h	188;"	d
M6811_SPSR	include/opcode/m68hc11.h	91;"	d
M6811_STAF	include/opcode/m68hc11.h	130;"	d
M6811_STAI	include/opcode/m68hc11.h	131;"	d
M6811_STOP	sim/m68hc11/sim-main.h	/^  M6811_STOP,$/;"	e	enum:M6811_Special
M6811_SWI	sim/m68hc11/sim-main.h	/^  M6811_SWI,$/;"	e	enum:M6811_Special
M6811_S_BIT	include/opcode/m68hc11.h	26;"	d
M6811_Special	sim/m68hc11/sim-main.h	/^enum M6811_Special$/;"	g
M6811_T8	include/opcode/m68hc11.h	141;"	d
M6811_TC	include/opcode/m68hc11.h	158;"	d
M6811_TCIE	include/opcode/m68hc11.h	148;"	d
M6811_TCLR	include/opcode/m68hc11.h	167;"	d
M6811_TCTL1	include/opcode/m68hc11.h	82;"	d
M6811_TCTL2	include/opcode/m68hc11.h	83;"	d
M6811_TCTN	include/opcode/m68hc11.h	55;"	d
M6811_TCTN_H	include/opcode/m68hc11.h	56;"	d
M6811_TCTN_L	include/opcode/m68hc11.h	57;"	d
M6811_TDRE	include/opcode/m68hc11.h	157;"	d
M6811_TE	include/opcode/m68hc11.h	151;"	d
M6811_TEST	sim/m68hc11/sim-main.h	/^  M6811_TEST,$/;"	e	enum:M6811_Special
M6811_TEST1	include/opcode/m68hc11.h	112;"	d
M6811_TFLG1	include/opcode/m68hc11.h	85;"	d
M6811_TFLG2	include/opcode/m68hc11.h	87;"	d
M6811_TIC1	include/opcode/m68hc11.h	58;"	d
M6811_TIC1_H	include/opcode/m68hc11.h	59;"	d
M6811_TIC1_L	include/opcode/m68hc11.h	60;"	d
M6811_TIC2	include/opcode/m68hc11.h	61;"	d
M6811_TIC2_H	include/opcode/m68hc11.h	62;"	d
M6811_TIC2_L	include/opcode/m68hc11.h	63;"	d
M6811_TIC3	include/opcode/m68hc11.h	64;"	d
M6811_TIC3_H	include/opcode/m68hc11.h	65;"	d
M6811_TIC3_L	include/opcode/m68hc11.h	66;"	d
M6811_TIE	include/opcode/m68hc11.h	147;"	d
M6811_TIMER_FIRST_REG	sim/m68hc11/dv-m68hc11tim.c	107;"	d	file:
M6811_TIMER_LAST_REG	sim/m68hc11/dv-m68hc11tim.c	108;"	d	file:
M6811_TMSK1	include/opcode/m68hc11.h	84;"	d
M6811_TMSK2	include/opcode/m68hc11.h	86;"	d
M6811_TOC1	include/opcode/m68hc11.h	67;"	d
M6811_TOC1_H	include/opcode/m68hc11.h	68;"	d
M6811_TOC1_L	include/opcode/m68hc11.h	69;"	d
M6811_TOC2	include/opcode/m68hc11.h	70;"	d
M6811_TOC2_H	include/opcode/m68hc11.h	71;"	d
M6811_TOC2_L	include/opcode/m68hc11.h	72;"	d
M6811_TOC3	include/opcode/m68hc11.h	73;"	d
M6811_TOC3_H	include/opcode/m68hc11.h	74;"	d
M6811_TOC3_L	include/opcode/m68hc11.h	75;"	d
M6811_TOC4	include/opcode/m68hc11.h	76;"	d
M6811_TOC4_H	include/opcode/m68hc11.h	77;"	d
M6811_TOC4_L	include/opcode/m68hc11.h	78;"	d
M6811_TOC5	include/opcode/m68hc11.h	79;"	d
M6811_TOC5_H	include/opcode/m68hc11.h	80;"	d
M6811_TOC5_L	include/opcode/m68hc11.h	81;"	d
M6811_TOF	include/opcode/m68hc11.h	277;"	d
M6811_TOI	include/opcode/m68hc11.h	265;"	d
M6811_TPR_1	include/opcode/m68hc11.h	271;"	d
M6811_TPR_16	include/opcode/m68hc11.h	274;"	d
M6811_TPR_4	include/opcode/m68hc11.h	272;"	d
M6811_TPR_8	include/opcode/m68hc11.h	273;"	d
M6811_VC_BIT	opcodes/m68hc11-opc.c	40;"	d	file:
M6811_VC_BIT	sim/m68hc11/gencode.c	40;"	d	file:
M6811_V_BIT	include/opcode/m68hc11.h	32;"	d
M6811_WAI	sim/m68hc11/sim-main.h	/^  M6811_WAI,$/;"	e	enum:M6811_Special
M6811_WAKE	include/opcode/m68hc11.h	144;"	d
M6811_WCOL	include/opcode/m68hc11.h	193;"	d
M6811_X_BIT	include/opcode/m68hc11.h	27;"	d
M6811_ZC_BIT	opcodes/m68hc11-opc.c	31;"	d	file:
M6811_ZC_BIT	sim/m68hc11/gencode.c	31;"	d	file:
M6811_ZVC_BIT	opcodes/m68hc11-opc.c	36;"	d	file:
M6811_ZVC_BIT	sim/m68hc11/gencode.c	36;"	d	file:
M6811_Z_BIT	include/opcode/m68hc11.h	31;"	d
M6811__BAUD_6	include/opcode/m68hc11.h	168;"	d
M6811__RES1	include/opcode/m68hc11.h	42;"	d
M6811__RES35	include/opcode/m68hc11.h	103;"	d
M6811__RES36	include/opcode/m68hc11.h	104;"	d
M6811__RES37	include/opcode/m68hc11.h	105;"	d
M6811__RES38	include/opcode/m68hc11.h	106;"	d
M6811__RES6	include/opcode/m68hc11.h	47;"	d
M6811__SCCR1_5	include/opcode/m68hc11.h	142;"	d
M6811__SCSR_0	include/opcode/m68hc11.h	164;"	d
M6812_ACC_IND	include/opcode/m68hc11.h	357;"	d
M6812_ACC_OFFSET	include/opcode/m68hc11.h	356;"	d
M6812_BGND	sim/m68hc11/sim-main.h	/^  M6812_BGND,$/;"	e	enum:M6811_Special
M6812_BSR	include/opcode/m68hc11.h	315;"	d
M6812_CALL	sim/m68hc11/sim-main.h	/^  M6812_CALL,$/;"	e	enum:M6811_Special
M6812_CALL_INDIRECT	sim/m68hc11/sim-main.h	/^  M6812_CALL_INDIRECT,$/;"	e	enum:M6811_Special
M6812_DST_MOVE	opcodes/m68hc11-dis.c	606;"	d	file:
M6812_EDIV	sim/m68hc11/sim-main.h	/^  M6812_EDIV,$/;"	e	enum:M6811_Special
M6812_EDIVS	sim/m68hc11/sim-main.h	/^  M6812_EDIVS,$/;"	e	enum:M6811_Special
M6812_EMACS	sim/m68hc11/sim-main.h	/^  M6812_EMACS,$/;"	e	enum:M6811_Special
M6812_EMUL	sim/m68hc11/sim-main.h	/^  M6812_EMUL,$/;"	e	enum:M6811_Special
M6812_EMULS	sim/m68hc11/sim-main.h	/^  M6812_EMULS,$/;"	e	enum:M6811_Special
M6812_ETBL	sim/m68hc11/sim-main.h	/^  M6812_ETBL,$/;"	e	enum:M6811_Special
M6812_IDIVS	sim/m68hc11/sim-main.h	/^  M6812_IDIVS,$/;"	e	enum:M6811_Special
M6812_INDEXED	include/opcode/m68hc11.h	363;"	d
M6812_INDEXED_FLAGS	opcodes/m68hc11-dis.c	607;"	d	file:
M6812_INDEXED_IND	include/opcode/m68hc11.h	362;"	d
M6812_JMP	include/opcode/m68hc11.h	314;"	d
M6812_JSR	include/opcode/m68hc11.h	316;"	d
M6812_MAX_PORTS	sim/m68hc11/sim-main.h	142;"	d
M6812_MEM	sim/m68hc11/sim-main.h	/^  M6812_MEM,$/;"	e	enum:M6811_Special
M6812_OP_DBCC_MARKER	include/opcode/m68hc11.h	392;"	d
M6812_OP_D_IDX	include/opcode/m68hc11.h	342;"	d
M6812_OP_D_IDX_2	include/opcode/m68hc11.h	343;"	d
M6812_OP_EQ_MARKER	include/opcode/m68hc11.h	391;"	d
M6812_OP_EXG_MARKER	include/opcode/m68hc11.h	387;"	d
M6812_OP_IBCC_MARKER	include/opcode/m68hc11.h	393;"	d
M6812_OP_IDX	include/opcode/m68hc11.h	339;"	d
M6812_OP_IDX_1	include/opcode/m68hc11.h	340;"	d
M6812_OP_IDX_2	include/opcode/m68hc11.h	341;"	d
M6812_OP_IDX_P2	include/opcode/m68hc11.h	364;"	d
M6812_OP_IND16_P2	include/opcode/m68hc11.h	333;"	d
M6812_OP_JUMP_REL16	include/opcode/m68hc11.h	349;"	d
M6812_OP_LEAS	gdb/m68hc11-tdep.c	421;"	d	file:
M6812_OP_MOVW	gdb/m68hc11-tdep.c	417;"	d	file:
M6812_OP_PAGE	include/opcode/m68hc11.h	344;"	d
M6812_OP_PAGE2	gdb/m68hc11-tdep.c	416;"	d	file:
M6812_OP_PSHX	gdb/m68hc11-tdep.c	422;"	d	file:
M6812_OP_PSHY	gdb/m68hc11-tdep.c	423;"	d	file:
M6812_OP_REG	include/opcode/m68hc11.h	334;"	d
M6812_OP_REG_2	include/opcode/m68hc11.h	335;"	d
M6812_OP_SEX_MARKER	include/opcode/m68hc11.h	389;"	d
M6812_OP_STS	gdb/m68hc11-tdep.c	419;"	d	file:
M6812_OP_STS_EXT	gdb/m68hc11-tdep.c	420;"	d	file:
M6812_OP_TBCC_MARKER	include/opcode/m68hc11.h	394;"	d
M6812_OP_TFR_MARKER	include/opcode/m68hc11.h	388;"	d
M6812_OP_TRAP_ID	include/opcode/m68hc11.h	400;"	d
M6812_PB_PSHW	gdb/m68hc11-tdep.c	418;"	d	file:
M6812_POST_DEC	include/opcode/m68hc11.h	361;"	d
M6812_POST_INC	include/opcode/m68hc11.h	360;"	d
M6812_PRE_DEC	include/opcode/m68hc11.h	359;"	d
M6812_PRE_INC	include/opcode/m68hc11.h	358;"	d
M6812_REV	sim/m68hc11/sim-main.h	/^  M6812_REV,$/;"	e	enum:M6811_Special
M6812_REVW	sim/m68hc11/sim-main.h	/^  M6812_REVW,$/;"	e	enum:M6811_Special
M6812_RTC	sim/m68hc11/sim-main.h	/^  M6812_RTC,$/;"	e	enum:M6811_Special
M6812_RTI	sim/m68hc11/sim-main.h	/^  M6812_RTI,$/;"	e	enum:M6811_Special
M6812_WAV	sim/m68hc11/sim-main.h	/^  M6812_WAV$/;"	e	enum:M6811_Special
M68HC11_ALL_REGS	gdb/m68hc11-tdep.c	117;"	d	file:
M68HC11_ELF_DATA	bfd/elf-bfd.h	/^  M68HC11_ELF_DATA,$/;"	e	enum:elf_target_id
M68HC11_FP_ADDR	gdb/m68hc11-tdep.c	189;"	d	file:
M68HC11_LAST_HARD_REG	gdb/m68hc11-tdep.c	96;"	d	file:
M68HC11_MAX_SOFT_REGS	gdb/m68hc11-tdep.c	113;"	d	file:
M68HC11_NUM_PSEUDO_REGS	gdb/m68hc11-tdep.c	116;"	d	file:
M68HC11_NUM_REGS	gdb/m68hc11-tdep.c	115;"	d	file:
M68HC11_REG_SIZE	gdb/m68hc11-tdep.c	119;"	d	file:
M68HC12_BANK_BASE	include/opcode/m68hc11.h	407;"	d
M68HC12_BANK_MASK	include/opcode/m68hc11.h	406;"	d
M68HC12_BANK_PAGE_MASK	include/opcode/m68hc11.h	409;"	d
M68HC12_BANK_SHIFT	include/opcode/m68hc11.h	408;"	d
M68HC12_BANK_VIRT	include/opcode/m68hc11.h	405;"	d
M68HC12_HARD_PC_REGNUM	gdb/m68hc11-tdep.c	123;"	d	file:
M68HC12_NUM_PSEUDO_REGS	gdb/m68hc11-tdep.c	122;"	d	file:
M68HC12_NUM_REGS	gdb/m68hc11-tdep.c	121;"	d	file:
M68KBSD_SIZEOF_FPREGS	gdb/m68k-bsd-tdep.c	39;"	d	file:
M68KBSD_SIZEOF_GREGS	gdb/m68k-bsd-tdep.c	36;"	d	file:
M68K_A0_REGNUM	gdb/m68k-tdep.h	/^  M68K_A0_REGNUM = 8,$/;"	e	enum:m68k_regnum
M68K_A1_REGNUM	gdb/m68k-tdep.h	/^  M68K_A1_REGNUM = 9,$/;"	e	enum:m68k_regnum
M68K_A2_REGNUM	gdb/m68k-tdep.h	/^  M68K_A2_REGNUM = 10,$/;"	e	enum:m68k_regnum
M68K_D0_REGNUM	gdb/m68k-tdep.h	/^  M68K_D0_REGNUM = 0,$/;"	e	enum:m68k_regnum
M68K_D1_REGNUM	gdb/m68k-tdep.h	/^  M68K_D1_REGNUM = 1,$/;"	e	enum:m68k_regnum
M68K_D2_REGNUM	gdb/m68k-tdep.h	/^  M68K_D2_REGNUM = 2,$/;"	e	enum:m68k_regnum
M68K_D7_REGNUM	gdb/m68k-tdep.h	/^  M68K_D7_REGNUM = 7,$/;"	e	enum:m68k_regnum
M68K_ELF_DATA	bfd/elf-bfd.h	/^  M68K_ELF_DATA,$/;"	e	enum:elf_target_id
M68K_FP0_REGNUM	gdb/m68k-tdep.h	/^  M68K_FP0_REGNUM = 18,		\/* Floating point register 0.  *\/$/;"	e	enum:m68k_regnum
M68K_FPC_REGNUM	gdb/m68k-tdep.h	/^  M68K_FPC_REGNUM = 26,		\/* 68881 control register.  *\/$/;"	e	enum:m68k_regnum
M68K_FPI_REGNUM	gdb/m68k-tdep.h	/^  M68K_FPI_REGNUM = 28$/;"	e	enum:m68k_regnum
M68K_FPS_REGNUM	gdb/m68k-tdep.h	/^  M68K_FPS_REGNUM = 27,		\/* 68881 status register.  *\/$/;"	e	enum:m68k_regnum
M68K_FP_REGNUM	gdb/m68k-tdep.h	/^  M68K_FP_REGNUM = 14,		\/* Address of executing stack frame.  *\/$/;"	e	enum:m68k_regnum
M68K_LINUX_FPREGS_SIZE	gdb/m68k-linux-tdep.c	353;"	d	file:
M68K_LINUX_GREGS_SIZE	gdb/m68k-linux-tdep.c	342;"	d	file:
M68K_LINUX_JB_ELEMENT_SIZE	gdb/m68k-linux-tdep.c	42;"	d	file:
M68K_LINUX_JB_PC	gdb/m68k-linux-tdep.c	43;"	d	file:
M68K_MAX_REGISTER_SIZE	gdb/m68k-tdep.h	50;"	d
M68K_NUM_REGS	gdb/m68k-tdep.h	47;"	d
M68K_PC_REGNUM	gdb/m68k-tdep.h	/^  M68K_PC_REGNUM = 17,		\/* Program counter.  *\/$/;"	e	enum:m68k_regnum
M68K_PS_REGNUM	gdb/m68k-tdep.h	/^  M68K_PS_REGNUM = 16,		\/* Processor status.  *\/$/;"	e	enum:m68k_regnum
M68K_SP_REGNUM	gdb/m68k-tdep.h	/^  M68K_SP_REGNUM = 15,		\/* Address of top of stack.  *\/$/;"	e	enum:m68k_regnum
M68K_TDEP_H	gdb/m68k-tdep.h	21;"	d
M68XG_MAX_OPERANDS	include/opcode/m68hc11.h	384;"	d
M68XG_OP_BRA_MARKER	include/opcode/m68hc11.h	398;"	d
M68XG_OP_B_MARKER	include/opcode/m68hc11.h	397;"	d
M68XG_OP_IMM3	include/opcode/m68hc11.h	369;"	d
M68XG_OP_NONE	include/opcode/m68hc11.h	368;"	d
M68XG_OP_R	include/opcode/m68hc11.h	370;"	d
M68XG_OP_RD_RB_RI	include/opcode/m68hc11.h	377;"	d
M68XG_OP_RD_RB_RIp	include/opcode/m68hc11.h	378;"	d
M68XG_OP_RD_RB_mRI	include/opcode/m68hc11.h	379;"	d
M68XG_OP_REG	include/opcode/m68hc11.h	382;"	d
M68XG_OP_REG_2	include/opcode/m68hc11.h	383;"	d
M68XG_OP_REL10	include/opcode/m68hc11.h	375;"	d
M68XG_OP_REL9	include/opcode/m68hc11.h	374;"	d
M68XG_OP_R_IMM16	include/opcode/m68hc11.h	381;"	d
M68XG_OP_R_IMM4	include/opcode/m68hc11.h	372;"	d
M68XG_OP_R_IMM8	include/opcode/m68hc11.h	380;"	d
M68XG_OP_R_R	include/opcode/m68hc11.h	371;"	d
M68XG_OP_R_R_OFFS5	include/opcode/m68hc11.h	376;"	d
M68XG_OP_R_R_R	include/opcode/m68hc11.h	373;"	d
MA	bfd/cpu-mep.c	24;"	d	file:
MA	sim/sh/interp.c	706;"	d	file:
MA	sim/sh/interp.c	713;"	d	file:
MACH	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
MACH	include/opcode/h8300.h	/^  MACH = 	0x4200,$/;"	e	enum:h8_flags
MACH	sim/sh/interp.c	150;"	d	file:
MACHB_REGNUM	gdb/sh-tdep.h	/^    MACHB_REGNUM = 58,$/;"	e	enum:__anon1841
MACHTYPE_OK	bfd/aout-cris.c	109;"	d	file:
MACHTYPE_OK	bfd/i386bsd.c	37;"	d	file:
MACHTYPE_OK	bfd/netbsd.h	24;"	d
MACH_ADDR_BITSIZE	sim/common/sim-model.h	101;"	d
MACH_ATTR	opcodes/epiphany-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/fr30-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/frv-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/ip2k-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/iq2000-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/lm32-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/m32c-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/m32r-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/mep-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/mt-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/or1k-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/xc16x-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	opcodes/xstormy16-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	sim/bfin/arch.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	sim/cris/cris-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_ATTR	sim/sh64/sh-desc.h	/^} MACH_ATTR;$/;"	t	typeref:enum:mach_attr
MACH_BASE	opcodes/epiphany-desc.h	/^  MACH_BASE, MACH_EPIPHANY32, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/fr30-desc.h	/^  MACH_BASE, MACH_FR30, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/frv-desc.h	/^  MACH_BASE, MACH_FRV, MACH_FR550, MACH_FR500$/;"	e	enum:mach_attr
MACH_BASE	opcodes/ip2k-desc.h	/^  MACH_BASE, MACH_IP2022, MACH_IP2022EXT, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/iq2000-desc.h	/^  MACH_BASE, MACH_IQ2000, MACH_IQ10, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/lm32-desc.h	/^  MACH_BASE, MACH_LM32, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/m32c-desc.h	/^  MACH_BASE, MACH_M16C, MACH_M32C, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/m32r-desc.h	/^  MACH_BASE, MACH_M32R, MACH_M32RX, MACH_M32R2$/;"	e	enum:mach_attr
MACH_BASE	opcodes/mep-desc.h	/^  MACH_BASE, MACH_MEP, MACH_H1, MACH_C5$/;"	e	enum:mach_attr
MACH_BASE	opcodes/mt-desc.h	/^  MACH_BASE, MACH_MS1, MACH_MS1_003, MACH_MS2$/;"	e	enum:mach_attr
MACH_BASE	opcodes/or1k-desc.h	/^  MACH_BASE, MACH_OR32, MACH_OR32ND, MACH_OR64$/;"	e	enum:mach_attr
MACH_BASE	opcodes/xc16x-desc.h	/^  MACH_BASE, MACH_XC16X, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	opcodes/xstormy16-desc.h	/^  MACH_BASE, MACH_XSTORMY16, MACH_MAX$/;"	e	enum:mach_attr
MACH_BASE	sim/bfin/arch.h	/^  MACH_BASE,$/;"	e	enum:mach_attr
MACH_BASE	sim/cris/cris-desc.h	/^  MACH_BASE, MACH_CRISV0, MACH_CRISV3, MACH_CRISV8$/;"	e	enum:mach_attr
MACH_BASE	sim/sh64/sh-desc.h	/^  MACH_BASE, MACH_SH2, MACH_SH2E, MACH_SH2A_FPU$/;"	e	enum:mach_attr
MACH_BFD_NAME	sim/common/sim-model.h	94;"	d
MACH_BFIN	sim/bfin/arch.h	/^  MACH_BFIN,$/;"	e	enum:mach_attr
MACH_C5	opcodes/mep-desc.h	/^  MACH_BASE, MACH_MEP, MACH_H1, MACH_C5$/;"	e	enum:mach_attr
MACH_CHECK_ERROR	gdb/darwin-nat.h	190;"	d
MACH_CHECK_ERROR	gdb/darwin-nat.h	193;"	d
MACH_CRISV0	sim/cris/cris-desc.h	/^  MACH_BASE, MACH_CRISV0, MACH_CRISV3, MACH_CRISV8$/;"	e	enum:mach_attr
MACH_CRISV10	sim/cris/cris-desc.h	/^ , MACH_CRISV10, MACH_CRISV32, MACH_MAX$/;"	e	enum:mach_attr
MACH_CRISV3	sim/cris/cris-desc.h	/^  MACH_BASE, MACH_CRISV0, MACH_CRISV3, MACH_CRISV8$/;"	e	enum:mach_attr
MACH_CRISV32	sim/cris/cris-desc.h	/^ , MACH_CRISV10, MACH_CRISV32, MACH_MAX$/;"	e	enum:mach_attr
MACH_CRISV8	sim/cris/cris-desc.h	/^  MACH_BASE, MACH_CRISV0, MACH_CRISV3, MACH_CRISV8$/;"	e	enum:mach_attr
MACH_EPIPHANY32	opcodes/epiphany-desc.h	/^  MACH_BASE, MACH_EPIPHANY32, MACH_MAX$/;"	e	enum:mach_attr
MACH_FR30	opcodes/fr30-desc.h	/^  MACH_BASE, MACH_FR30, MACH_MAX$/;"	e	enum:mach_attr
MACH_FR400	opcodes/frv-desc.h	/^ , MACH_FR450, MACH_FR400, MACH_TOMCAT, MACH_SIMPLE$/;"	e	enum:mach_attr
MACH_FR450	opcodes/frv-desc.h	/^ , MACH_FR450, MACH_FR400, MACH_TOMCAT, MACH_SIMPLE$/;"	e	enum:mach_attr
MACH_FR500	opcodes/frv-desc.h	/^  MACH_BASE, MACH_FRV, MACH_FR550, MACH_FR500$/;"	e	enum:mach_attr
MACH_FR550	opcodes/frv-desc.h	/^  MACH_BASE, MACH_FRV, MACH_FR550, MACH_FR500$/;"	e	enum:mach_attr
MACH_FRV	opcodes/frv-desc.h	/^  MACH_BASE, MACH_FRV, MACH_FR550, MACH_FR500$/;"	e	enum:mach_attr
MACH_H1	opcodes/mep-desc.h	/^  MACH_BASE, MACH_MEP, MACH_H1, MACH_C5$/;"	e	enum:mach_attr
MACH_IMP_PROPS	sim/common/sim-model.h	110;"	d
MACH_INIT_CPU	sim/common/sim-model.h	114;"	d
MACH_IP2022	opcodes/ip2k-desc.h	/^  MACH_BASE, MACH_IP2022, MACH_IP2022EXT, MACH_MAX$/;"	e	enum:mach_attr
MACH_IP2022EXT	opcodes/ip2k-desc.h	/^  MACH_BASE, MACH_IP2022, MACH_IP2022EXT, MACH_MAX$/;"	e	enum:mach_attr
MACH_IQ10	opcodes/iq2000-desc.h	/^  MACH_BASE, MACH_IQ2000, MACH_IQ10, MACH_MAX$/;"	e	enum:mach_attr
MACH_IQ2000	opcodes/iq2000-desc.h	/^  MACH_BASE, MACH_IQ2000, MACH_IQ10, MACH_MAX$/;"	e	enum:mach_attr
MACH_LM32	opcodes/lm32-desc.h	/^  MACH_BASE, MACH_LM32, MACH_MAX$/;"	e	enum:mach_attr
MACH_M16C	opcodes/m32c-desc.h	/^  MACH_BASE, MACH_M16C, MACH_M32C, MACH_MAX$/;"	e	enum:mach_attr
MACH_M32C	opcodes/m32c-asm.c	55;"	d	file:
MACH_M32C	opcodes/m32c-desc.h	/^  MACH_BASE, MACH_M16C, MACH_M32C, MACH_MAX$/;"	e	enum:mach_attr
MACH_M32R	opcodes/m32r-desc.h	/^  MACH_BASE, MACH_M32R, MACH_M32RX, MACH_M32R2$/;"	e	enum:mach_attr
MACH_M32R2	opcodes/m32r-desc.h	/^  MACH_BASE, MACH_M32R, MACH_M32RX, MACH_M32R2$/;"	e	enum:mach_attr
MACH_M32RX	opcodes/m32r-desc.h	/^  MACH_BASE, MACH_M32R, MACH_M32RX, MACH_M32R2$/;"	e	enum:mach_attr
MACH_MAX	opcodes/epiphany-desc.h	/^  MACH_BASE, MACH_EPIPHANY32, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/fr30-desc.h	/^  MACH_BASE, MACH_FR30, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/frv-desc.h	/^ , MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/ip2k-desc.h	/^  MACH_BASE, MACH_IP2022, MACH_IP2022EXT, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/iq2000-desc.h	/^  MACH_BASE, MACH_IQ2000, MACH_IQ10, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/lm32-desc.h	/^  MACH_BASE, MACH_LM32, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/m32c-desc.h	/^  MACH_BASE, MACH_M16C, MACH_M32C, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/m32r-desc.h	/^ , MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/mep-desc.h	/^ , MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/mt-desc.h	/^ , MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/or1k-desc.h	/^ , MACH_OR64ND, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/xc16x-desc.h	/^  MACH_BASE, MACH_XC16X, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	opcodes/xstormy16-desc.h	/^  MACH_BASE, MACH_XSTORMY16, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	sim/bfin/arch.h	/^  MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	sim/cris/cris-desc.h	/^ , MACH_CRISV10, MACH_CRISV32, MACH_MAX$/;"	e	enum:mach_attr
MACH_MAX	sim/sh64/sh-desc.h	/^ , MACH_SH5, MACH_MAX$/;"	e	enum:mach_attr
MACH_MEP	opcodes/mep-desc.h	/^  MACH_BASE, MACH_MEP, MACH_H1, MACH_C5$/;"	e	enum:mach_attr
MACH_MODELS	sim/common/sim-model.h	106;"	d
MACH_MS1	opcodes/mt-desc.h	/^  MACH_BASE, MACH_MS1, MACH_MS1_003, MACH_MS2$/;"	e	enum:mach_attr
MACH_MS1_003	opcodes/mt-desc.h	/^  MACH_BASE, MACH_MS1, MACH_MS1_003, MACH_MS2$/;"	e	enum:mach_attr
MACH_MS2	opcodes/mt-desc.h	/^  MACH_BASE, MACH_MS1, MACH_MS1_003, MACH_MS2$/;"	e	enum:mach_attr
MACH_NAME	sim/common/sim-model.h	91;"	d
MACH_NUM	sim/common/sim-model.h	96;"	d
MACH_OR32	opcodes/or1k-desc.h	/^  MACH_BASE, MACH_OR32, MACH_OR32ND, MACH_OR64$/;"	e	enum:mach_attr
MACH_OR32ND	opcodes/or1k-desc.h	/^  MACH_BASE, MACH_OR32, MACH_OR32ND, MACH_OR64$/;"	e	enum:mach_attr
MACH_OR64	opcodes/or1k-desc.h	/^  MACH_BASE, MACH_OR32, MACH_OR32ND, MACH_OR64$/;"	e	enum:mach_attr
MACH_OR64ND	opcodes/or1k-desc.h	/^ , MACH_OR64ND, MACH_MAX$/;"	e	enum:mach_attr
MACH_O_LC_SEGMENT	libiberty/simple-object-mach-o.c	93;"	d	file:
MACH_O_LC_SEGMENT_64	libiberty/simple-object-mach-o.c	94;"	d	file:
MACH_O_MH_MAGIC	libiberty/simple-object-mach-o.c	75;"	d	file:
MACH_O_MH_MAGIC_64	libiberty/simple-object-mach-o.c	76;"	d	file:
MACH_O_MH_OBJECT	libiberty/simple-object-mach-o.c	80;"	d	file:
MACH_O_NAME_LEN	libiberty/simple-object-mach-o.c	171;"	d	file:
MACH_O_S_ATTR_DEBUG	libiberty/simple-object-mach-o.c	167;"	d	file:
MACH_O_TARGET_COMMON_DEFINED	bfd/mach-o-target.c	25;"	d	file:
MACH_O_UNWIND_ARM64_DWARF_SECTION_OFFSET	include/mach-o/unwind.h	133;"	d
MACH_O_UNWIND_ARM64_FRAMELESS_STACK_SIZE_MASK	include/mach-o/unwind.h	132;"	d
MACH_O_UNWIND_ARM64_FRAME_D10_D11_PAIR	include/mach-o/unwind.h	128;"	d
MACH_O_UNWIND_ARM64_FRAME_D12_D13_PAIR	include/mach-o/unwind.h	129;"	d
MACH_O_UNWIND_ARM64_FRAME_D14_D15_PAIR	include/mach-o/unwind.h	130;"	d
MACH_O_UNWIND_ARM64_FRAME_D8_D9_PAIR	include/mach-o/unwind.h	127;"	d
MACH_O_UNWIND_ARM64_FRAME_X19_X20_PAIR	include/mach-o/unwind.h	122;"	d
MACH_O_UNWIND_ARM64_FRAME_X21_X22_PAIR	include/mach-o/unwind.h	123;"	d
MACH_O_UNWIND_ARM64_FRAME_X23_X24_PAIR	include/mach-o/unwind.h	124;"	d
MACH_O_UNWIND_ARM64_FRAME_X25_X26_PAIR	include/mach-o/unwind.h	125;"	d
MACH_O_UNWIND_ARM64_FRAME_X27_X28_PAIR	include/mach-o/unwind.h	126;"	d
MACH_O_UNWIND_ARM64_MODE_DWARF	include/mach-o/unwind.h	115;"	d
MACH_O_UNWIND_ARM64_MODE_FRAME	include/mach-o/unwind.h	119;"	d
MACH_O_UNWIND_ARM64_MODE_FRAMELESS	include/mach-o/unwind.h	113;"	d
MACH_O_UNWIND_ARM64_MODE_MASK	include/mach-o/unwind.h	108;"	d
MACH_O_UNWIND_HAS_LSDA	include/mach-o/unwind.h	26;"	d
MACH_O_UNWIND_INFO_COMPRESSED_ENTRY_ENCODING_INDEX	include/mach-o/unwind.h	225;"	d
MACH_O_UNWIND_INFO_COMPRESSED_ENTRY_FUNC_OFFSET	include/mach-o/unwind.h	223;"	d
MACH_O_UNWIND_IS_NOT_FUNCTION_START	include/mach-o/unwind.h	25;"	d
MACH_O_UNWIND_PERSONALITY_MASK	include/mach-o/unwind.h	27;"	d
MACH_O_UNWIND_PERSONALITY_SHIFT	include/mach-o/unwind.h	28;"	d
MACH_O_UNWIND_SECOND_LEVEL_COMPRESSED	include/mach-o/unwind.h	209;"	d
MACH_O_UNWIND_SECOND_LEVEL_REGULAR	include/mach-o/unwind.h	194;"	d
MACH_O_UNWIND_SECTION_VERSION	include/mach-o/unwind.h	157;"	d
MACH_O_UNWIND_X86_64_DWARF_SECTION_OFFSET	include/mach-o/unwind.h	57;"	d
MACH_O_UNWIND_X86_64_FRAMELESS_REG_COUNT	include/mach-o/unwind.h	46;"	d
MACH_O_UNWIND_X86_64_FRAMELESS_REG_PERMUTATION	include/mach-o/unwind.h	47;"	d
MACH_O_UNWIND_X86_64_FRAMELESS_STACK_ADJUST	include/mach-o/unwind.h	53;"	d
MACH_O_UNWIND_X86_64_FRAMELESS_STACK_SIZE	include/mach-o/unwind.h	45;"	d
MACH_O_UNWIND_X86_64_MODE_DWARF	include/mach-o/unwind.h	56;"	d
MACH_O_UNWIND_X86_64_MODE_MASK	include/mach-o/unwind.h	33;"	d
MACH_O_UNWIND_X86_64_MODE_RBP_FRAME	include/mach-o/unwind.h	39;"	d
MACH_O_UNWIND_X86_64_MODE_STACK_IMMD	include/mach-o/unwind.h	44;"	d
MACH_O_UNWIND_X86_64_MODE_STACK_IND	include/mach-o/unwind.h	52;"	d
MACH_O_UNWIND_X86_64_RBP_FRAME_OFFSET	include/mach-o/unwind.h	41;"	d
MACH_O_UNWIND_X86_64_RBP_FRAME_REGISTERS	include/mach-o/unwind.h	40;"	d
MACH_O_UNWIND_X86_64_REG_NONE	include/mach-o/unwind.h	60;"	d
MACH_O_UNWIND_X86_64_REG_R12	include/mach-o/unwind.h	62;"	d
MACH_O_UNWIND_X86_64_REG_R13	include/mach-o/unwind.h	63;"	d
MACH_O_UNWIND_X86_64_REG_R14	include/mach-o/unwind.h	64;"	d
MACH_O_UNWIND_X86_64_REG_R15	include/mach-o/unwind.h	65;"	d
MACH_O_UNWIND_X86_64_REG_RBP	include/mach-o/unwind.h	66;"	d
MACH_O_UNWIND_X86_64_REG_RBX	include/mach-o/unwind.h	61;"	d
MACH_O_UNWIND_X86_DWARF_SECTION_OFFSET	include/mach-o/unwind.h	95;"	d
MACH_O_UNWIND_X86_EBP_FRAME_OFFSET	include/mach-o/unwind.h	79;"	d
MACH_O_UNWIND_X86_EBP_FRAME_REGISTERS	include/mach-o/unwind.h	78;"	d
MACH_O_UNWIND_X86_FRAMELESS_REG_COUNT	include/mach-o/unwind.h	84;"	d
MACH_O_UNWIND_X86_FRAMELESS_REG_PERMUTATION	include/mach-o/unwind.h	85;"	d
MACH_O_UNWIND_X86_FRAMELESS_STACK_ADJUST	include/mach-o/unwind.h	91;"	d
MACH_O_UNWIND_X86_FRAMELESS_STACK_SIZE	include/mach-o/unwind.h	83;"	d
MACH_O_UNWIND_X86_MODE_DWARF	include/mach-o/unwind.h	94;"	d
MACH_O_UNWIND_X86_MODE_EBP_FRAME	include/mach-o/unwind.h	77;"	d
MACH_O_UNWIND_X86_MODE_MASK	include/mach-o/unwind.h	71;"	d
MACH_O_UNWIND_X86_MODE_STACK_IMMD	include/mach-o/unwind.h	82;"	d
MACH_O_UNWIND_X86_MODE_STACK_IND	include/mach-o/unwind.h	90;"	d
MACH_O_UNWIND_X86_REG_EBP	include/mach-o/unwind.h	104;"	d
MACH_O_UNWIND_X86_REG_EBX	include/mach-o/unwind.h	99;"	d
MACH_O_UNWIND_X86_REG_ECX	include/mach-o/unwind.h	100;"	d
MACH_O_UNWIND_X86_REG_EDI	include/mach-o/unwind.h	102;"	d
MACH_O_UNWIND_X86_REG_EDX	include/mach-o/unwind.h	101;"	d
MACH_O_UNWIND_X86_REG_ESI	include/mach-o/unwind.h	103;"	d
MACH_O_UNWIND_X86_REG_NONE	include/mach-o/unwind.h	98;"	d
MACH_PREPARE_RUN	sim/common/sim-model.h	119;"	d
MACH_REGNUM	gdb/sh-tdep.h	/^    MACH_REGNUM = 20,$/;"	e	enum:__anon1841
MACH_REGNUM	sim/h8300/sim-main.h	/^  MACH_REGNUM = 14,$/;"	e	enum:h8_regnum
MACH_SH2	sim/sh64/sh-desc.h	/^  MACH_BASE, MACH_SH2, MACH_SH2E, MACH_SH2A_FPU$/;"	e	enum:mach_attr
MACH_SH2A_FPU	sim/sh64/sh-desc.h	/^  MACH_BASE, MACH_SH2, MACH_SH2E, MACH_SH2A_FPU$/;"	e	enum:mach_attr
MACH_SH2A_NOFPU	sim/sh64/sh-desc.h	/^ , MACH_SH2A_NOFPU, MACH_SH3, MACH_SH3E, MACH_SH4_NOFPU$/;"	e	enum:mach_attr
MACH_SH2E	sim/sh64/sh-desc.h	/^  MACH_BASE, MACH_SH2, MACH_SH2E, MACH_SH2A_FPU$/;"	e	enum:mach_attr
MACH_SH3	sim/sh64/sh-desc.h	/^ , MACH_SH2A_NOFPU, MACH_SH3, MACH_SH3E, MACH_SH4_NOFPU$/;"	e	enum:mach_attr
MACH_SH3E	sim/sh64/sh-desc.h	/^ , MACH_SH2A_NOFPU, MACH_SH3, MACH_SH3E, MACH_SH4_NOFPU$/;"	e	enum:mach_attr
MACH_SH4	sim/sh64/sh-desc.h	/^ , MACH_SH4, MACH_SH4A_NOFPU, MACH_SH4A, MACH_SH4AL$/;"	e	enum:mach_attr
MACH_SH4A	sim/sh64/sh-desc.h	/^ , MACH_SH4, MACH_SH4A_NOFPU, MACH_SH4A, MACH_SH4AL$/;"	e	enum:mach_attr
MACH_SH4AL	sim/sh64/sh-desc.h	/^ , MACH_SH4, MACH_SH4A_NOFPU, MACH_SH4A, MACH_SH4AL$/;"	e	enum:mach_attr
MACH_SH4A_NOFPU	sim/sh64/sh-desc.h	/^ , MACH_SH4, MACH_SH4A_NOFPU, MACH_SH4A, MACH_SH4AL$/;"	e	enum:mach_attr
MACH_SH4_NOFPU	sim/sh64/sh-desc.h	/^ , MACH_SH2A_NOFPU, MACH_SH3, MACH_SH3E, MACH_SH4_NOFPU$/;"	e	enum:mach_attr
MACH_SH5	sim/sh64/sh-desc.h	/^ , MACH_SH5, MACH_MAX$/;"	e	enum:mach_attr
MACH_SIMPLE	opcodes/frv-desc.h	/^ , MACH_FR450, MACH_FR400, MACH_TOMCAT, MACH_SIMPLE$/;"	e	enum:mach_attr
MACH_TOMCAT	opcodes/frv-desc.h	/^ , MACH_FR450, MACH_FR400, MACH_TOMCAT, MACH_SIMPLE$/;"	e	enum:mach_attr
MACH_V1	bfd/elf32-nds32.c	/^  MACH_V1 = bfd_mach_n1h,$/;"	e	enum:__anon1098	file:
MACH_V2	bfd/elf32-nds32.c	/^  MACH_V2 = bfd_mach_n1h_v2,$/;"	e	enum:__anon1098	file:
MACH_V3	bfd/elf32-nds32.c	/^  MACH_V3 = bfd_mach_n1h_v3,$/;"	e	enum:__anon1098	file:
MACH_V3M	bfd/elf32-nds32.c	/^  MACH_V3M = bfd_mach_n1h_v3m$/;"	e	enum:__anon1098	file:
MACH_WORD_BITSIZE	sim/common/sim-model.h	99;"	d
MACH_XC16X	opcodes/xc16x-desc.h	/^  MACH_BASE, MACH_XC16X, MACH_MAX$/;"	e	enum:mach_attr
MACH_XSTORMY16	opcodes/xstormy16-desc.h	/^  MACH_BASE, MACH_XSTORMY16, MACH_MAX$/;"	e	enum:mach_attr
MACINFO_define	include/elf/dwarf.h	/^    MACINFO_define	= 'd',$/;"	e	enum:dwarf_macinfo_record_type
MACINFO_resume	include/elf/dwarf.h	/^    MACINFO_resume	= 'r',$/;"	e	enum:dwarf_macinfo_record_type
MACINFO_start	include/elf/dwarf.h	/^    MACINFO_start	= 's',$/;"	e	enum:dwarf_macinfo_record_type
MACINFO_undef	include/elf/dwarf.h	/^    MACINFO_undef	= 'u'$/;"	e	enum:dwarf_macinfo_record_type
MACL	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
MACL	include/opcode/h8300.h	/^  MACL = 	0x4300,$/;"	e	enum:h8_flags
MACL	sim/sh/interp.c	151;"	d	file:
MACLB_REGNUM	gdb/sh-tdep.h	/^    MACLB_REGNUM = 62,$/;"	e	enum:__anon1841
MACLO_VAL	sim/testsuite/sim/or1k/mfspr.S	/^#define MACLO_VAL 0xdeadbeef$/;"	d
MACL_REGNUM	gdb/sh-tdep.h	/^    MACL_REGNUM = 21,$/;"	e	enum:__anon1841
MACL_REGNUM	sim/h8300/sim-main.h	/^  MACL_REGNUM = 15,$/;"	e	enum:h8_regnum
MACR	sim/rl78/rl78.c	610;"	d	file:
MACREG	include/opcode/h8300.h	/^  MACREG =	0x4800,$/;"	e	enum:h8_flags
MACROEXP_H	gdb/macroexp.h	22;"	d
MACROSCOPE_H	gdb/macroscope.h	21;"	d
MACROTAB_H	gdb/macrotab.h	21;"	d
MACRO_TO_EXPAND	gdb/testsuite/gdb.base/macscp1.c	91;"	d	file:
MACRO_TO_EXPAND	gdb/testsuite/gdb.base/macscp1.c	93;"	d	file:
MACSCP4_INCLUSION	gdb/testsuite/gdb.base/macscp4.h	2;"	d
MACSCP4_INCLUSION	gdb/testsuite/gdb.base/macscp4.h	4;"	d
MACSCP4_INCLUSION	gdb/testsuite/gdb.base/macscp4.h	7;"	d
MAGIC_NUMBER	gdb/gnulib/import/malloca.c	48;"	d	file:
MAGIC_OVERFLOW	sim/msp430/msp430-sim.c	851;"	d	file:
MAGIC_SIZE	gdb/gnulib/import/malloca.c	49;"	d	file:
MAIN	gdb/testsuite/gdb.base/jit-main.c	/^MAIN (int argc, char *argv[])$/;"	f
MAIN	gdb/testsuite/gdb.base/jit-main.c	126;"	d	file:
MAIN	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	e	enum:level	file:
MAINT_H	gdb/maint.h	20;"	d
MAIN_CODE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^MAIN_CODE:$/;"	l
MAIN_CODE	sim/testsuite/sim/bfin/se_cc_kill.S	/^MAIN_CODE:$/;"	l
MAIN_H	gdb/main.h	21;"	d
MAIN_PROC_NAME_FMT	gdb/procfs.c	229;"	d	file:
MAIN__	gdb/testsuite/gdb.base/langs1.c	/^\/* Main program *\/ void MAIN__()$/;"	f
MAIN__	gdb/testsuite/gdb.dwarf2/dw2-common-block.S	/^MAIN__:$/;"	l
MAJOR	opcodes/mep-desc.h	/^} MAJOR;$/;"	t	typeref:enum:major
MAJOR_OPCODE	include/opcode/metag.h	641;"	d
MAJ_0	opcodes/mep-desc.h	/^  MAJ_0, MAJ_1, MAJ_2, MAJ_3$/;"	e	enum:major
MAJ_1	opcodes/mep-desc.h	/^  MAJ_0, MAJ_1, MAJ_2, MAJ_3$/;"	e	enum:major
MAJ_10	opcodes/mep-desc.h	/^ , MAJ_8, MAJ_9, MAJ_10, MAJ_11$/;"	e	enum:major
MAJ_11	opcodes/mep-desc.h	/^ , MAJ_8, MAJ_9, MAJ_10, MAJ_11$/;"	e	enum:major
MAJ_12	opcodes/mep-desc.h	/^ , MAJ_12, MAJ_13, MAJ_14, MAJ_15$/;"	e	enum:major
MAJ_13	opcodes/mep-desc.h	/^ , MAJ_12, MAJ_13, MAJ_14, MAJ_15$/;"	e	enum:major
MAJ_14	opcodes/mep-desc.h	/^ , MAJ_12, MAJ_13, MAJ_14, MAJ_15$/;"	e	enum:major
MAJ_15	opcodes/mep-desc.h	/^ , MAJ_12, MAJ_13, MAJ_14, MAJ_15$/;"	e	enum:major
MAJ_2	opcodes/mep-desc.h	/^  MAJ_0, MAJ_1, MAJ_2, MAJ_3$/;"	e	enum:major
MAJ_3	opcodes/mep-desc.h	/^  MAJ_0, MAJ_1, MAJ_2, MAJ_3$/;"	e	enum:major
MAJ_4	opcodes/mep-desc.h	/^ , MAJ_4, MAJ_5, MAJ_6, MAJ_7$/;"	e	enum:major
MAJ_5	opcodes/mep-desc.h	/^ , MAJ_4, MAJ_5, MAJ_6, MAJ_7$/;"	e	enum:major
MAJ_6	opcodes/mep-desc.h	/^ , MAJ_4, MAJ_5, MAJ_6, MAJ_7$/;"	e	enum:major
MAJ_7	opcodes/mep-desc.h	/^ , MAJ_4, MAJ_5, MAJ_6, MAJ_7$/;"	e	enum:major
MAJ_8	opcodes/mep-desc.h	/^ , MAJ_8, MAJ_9, MAJ_10, MAJ_11$/;"	e	enum:major
MAJ_9	opcodes/mep-desc.h	/^ , MAJ_8, MAJ_9, MAJ_10, MAJ_11$/;"	e	enum:major
MAKEDI	include/cgen/basic-modes.h	50;"	d
MAKEDI	sim/common/cgen-types.h	78;"	d
MAKEDI	sim/common/cgen-types.h	92;"	d
MAKEULONG64	zlib/contrib/minizip/zip.c	77;"	d	file:
MAKE_1BASED_INSERT_EXTRACT_FUNCS	opcodes/arc-opc.c	1142;"	d	file:
MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS	opcodes/arc-opc.c	698;"	d	file:
MAKE_ADDR_AGAIN	bfd/coff-ppc.c	71;"	d	file:
MAKE_BIAS_INSERT_EXTRACT_FUNCS	opcodes/arc-opc.c	983;"	d	file:
MAKE_CHECK_FUNCS	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^MAKE_CHECK_FUNCS(struct01)$/;"	f
MAKE_CHECK_FUNCS	gdb/testsuite/gdb.base/infcall-nested-structs.c	48;"	d	file:
MAKE_INSERT_NPS_ADDRTYPE	opcodes/arc-opc.c	1194;"	d	file:
MAKE_PARALLEL	bfd/elf32-m32r.c	28;"	d	file:
MAKE_SRC_POS_INSERT_EXTRACT_FUNCS	opcodes/arc-opc.c	951;"	d	file:
MAKE_THUMB_ADDR	gdb/arch/arm.h	102;"	d
MANT_BIAS	sim/rx/fpu.c	100;"	d	file:
MAP	bfd/coff-sh.c	1623;"	d	file:
MAP	bfd/elf32-mep.c	154;"	d	file:
MAP	bfd/elf32-mep.c	79;"	d	file:
MAP	bfd/elf32-mep.c	81;"	d	file:
MAPPED	gdb/symfile.c	/^    VMA, OSIZE, LMA, MAPPED$/;"	e	enum:ovly_index	file:
MAPPED	gdb/testsuite/gdb.base/d10vovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
MAPPED	gdb/testsuite/gdb.base/m32rovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
MAPPED	gdb/testsuite/gdb.base/ovlymgr.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
MAPPED_INT	opcodes/mips-formats.h	49;"	d
MAPPED_REG	opcodes/mips-formats.h	83;"	d
MAPSIZE	gdb/testsuite/gdb.arch/sparc64-adi.c	45;"	d	file:
MAPSIZE	gdb/testsuite/gdb.base/coremaker.c	34;"	d	file:
MAP_ANONYMOUS	libiberty/testsuite/test-demangle.c	101;"	d	file:
MAP_ANONYMOUS	sim/sh/interp.c	36;"	d	file:
MAP_ARM	opcodes/arm-dis.c	/^  MAP_ARM,$/;"	e	enum:map_type	file:
MAP_DATA	opcodes/aarch64-dis.c	/^  MAP_DATA$/;"	e	enum:map_type	file:
MAP_DATA	opcodes/arm-dis.c	/^  MAP_DATA$/;"	e	enum:map_type	file:
MAP_DYNSYMTAB	bfd/elf.c	7705;"	d	file:
MAP_FAILED	gdb/gdb_bfd.c	30;"	d	file:
MAP_FAILED	gdb/testsuite/gdb.arch/spu-info.c	130;"	d	file:
MAP_FAILED	readline/histfile.c	73;"	d	file:
MAP_FAILED	sim/sh/interp.c	33;"	d	file:
MAP_FILE	bfd/bfdwin.c	39;"	d	file:
MAP_INSN	opcodes/aarch64-dis.c	/^  MAP_INSN,$/;"	e	enum:map_type	file:
MAP_ONESYMTAB	bfd/elf.c	7704;"	d	file:
MAP_PRIVATE	gdb/testsuite/gdb.arch/spu-info.c	132;"	d	file:
MAP_PROC_NAME_FMT	gdb/procfs.c	232;"	d	file:
MAP_RFLAGS	readline/histfile.c	65;"	d	file:
MAP_RFLAGS	readline/histfile.c	68;"	d	file:
MAP_SHSTRTAB	bfd/elf.c	7707;"	d	file:
MAP_STRTAB	bfd/elf.c	7706;"	d	file:
MAP_SYM_SHNDX	bfd/elf.c	7708;"	d	file:
MAP_THUMB	opcodes/arm-dis.c	/^  MAP_THUMB,$/;"	e	enum:map_type	file:
MAP_WFLAGS	readline/histfile.c	66;"	d	file:
MAP_WFLAGS	readline/histfile.c	69;"	d	file:
MARGIN	zlib/examples/fitblk.c	124;"	d	file:
MARK_AS_WRITTEN	bfd/coff-ppc.c	70;"	d	file:
MASK	bfd/elfxx-aarch64.c	26;"	d	file:
MASK	gdb/dcache.c	90;"	d	file:
MASK	opcodes/sh-opc.h	208;"	d
MASK	sim/common/sim-bits.h	289;"	d
MASK	sim/common/sim-bits.h	298;"	d
MASK	sim/common/sim-bits.h	315;"	d
MASK	sim/ppc/bits.h	127;"	d
MASK	sim/ppc/bits.h	133;"	d
MASK	sim/rl78/mem.c	36;"	d	file:
MASK16	sim/common/sim-bits.h	367;"	d
MASK16	sim/common/sim-bits.h	372;"	d
MASK24	sim/mips/mdmx.c	58;"	d	file:
MASK32	sim/common/sim-bits.h	368;"	d
MASK32	sim/common/sim-bits.h	373;"	d
MASK32	sim/d10v/d10v_sim.h	397;"	d
MASK32	sim/d10v/d10v_sim.h	427;"	d
MASK32	sim/ppc/bits.h	115;"	d
MASK40	sim/d10v/d10v_sim.h	428;"	d
MASK48	sim/mips/mdmx.c	55;"	d	file:
MASK64	sim/common/sim-bits.h	369;"	d
MASK64	sim/common/sim-bits.h	374;"	d
MASK64	sim/ppc/bits.h	116;"	d
MASK8	sim/common/sim-bits.h	366;"	d
MASK8	sim/common/sim-bits.h	371;"	d
MASKBITS	opcodes/bfin-dis.c	39;"	d	file:
MASKED	sim/common/sim-bits.h	400;"	d
MASKED	sim/common/sim-bits.h	406;"	d
MASKED16	sim/common/sim-bits.h	397;"	d
MASKED16	sim/common/sim-bits.h	403;"	d
MASKED32	sim/common/sim-bits.h	398;"	d
MASKED32	sim/common/sim-bits.h	404;"	d
MASKED64	sim/common/sim-bits.h	399;"	d
MASKED64	sim/common/sim-bits.h	405;"	d
MASKED8	sim/common/sim-bits.h	396;"	d
MASKED8	sim/common/sim-bits.h	402;"	d
MASK_10	opcodes/hppa-dis.c	55;"	d	file:
MASK_11	gdb/hppa-tdep.c	91;"	d	file:
MASK_11	opcodes/hppa-dis.c	56;"	d	file:
MASK_14	gdb/hppa-tdep.c	92;"	d	file:
MASK_14	opcodes/hppa-dis.c	57;"	d	file:
MASK_16	opcodes/hppa-dis.c	58;"	d	file:
MASK_21	gdb/hppa-tdep.c	93;"	d	file:
MASK_21	opcodes/hppa-dis.c	59;"	d	file:
MASK_32BIT	include/opcode/arc.h	507;"	d
MASK_5	gdb/hppa-tdep.c	90;"	d	file:
MASK_5	opcodes/hppa-dis.c	54;"	d	file:
MASK_ADD	include/opcode/riscv-opc.h	81;"	d
MASK_ADDI	include/opcode/riscv-opc.h	63;"	d
MASK_ADDIW	include/opcode/riscv-opc.h	101;"	d
MASK_ADDR	bfd/cisco-core.c	50;"	d	file:
MASK_ADDW	include/opcode/riscv-opc.h	109;"	d
MASK_ALSLD	gdb/arch/loongarch-insn.h	/^       MASK_ALSLD       = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_ALSLW	gdb/arch/loongarch-insn.h	/^       MASK_ALSLW       = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_AMOADD_D	include/opcode/riscv-opc.h	193;"	d
MASK_AMOADD_W	include/opcode/riscv-opc.h	171;"	d
MASK_AMOAND_D	include/opcode/riscv-opc.h	199;"	d
MASK_AMOAND_W	include/opcode/riscv-opc.h	177;"	d
MASK_AMOMAXU_D	include/opcode/riscv-opc.h	207;"	d
MASK_AMOMAXU_W	include/opcode/riscv-opc.h	185;"	d
MASK_AMOMAX_D	include/opcode/riscv-opc.h	203;"	d
MASK_AMOMAX_W	include/opcode/riscv-opc.h	181;"	d
MASK_AMOMINU_D	include/opcode/riscv-opc.h	205;"	d
MASK_AMOMINU_W	include/opcode/riscv-opc.h	183;"	d
MASK_AMOMIN_D	include/opcode/riscv-opc.h	201;"	d
MASK_AMOMIN_W	include/opcode/riscv-opc.h	179;"	d
MASK_AMOOR_D	include/opcode/riscv-opc.h	197;"	d
MASK_AMOOR_W	include/opcode/riscv-opc.h	175;"	d
MASK_AMOSWAP_D	include/opcode/riscv-opc.h	209;"	d
MASK_AMOSWAP_W	include/opcode/riscv-opc.h	187;"	d
MASK_AMOXOR_D	include/opcode/riscv-opc.h	195;"	d
MASK_AMOXOR_W	include/opcode/riscv-opc.h	173;"	d
MASK_AND	include/opcode/riscv-opc.h	99;"	d
MASK_ANDI	include/opcode/riscv-opc.h	79;"	d
MASK_AQ	opcodes/riscv-opc.c	79;"	d	file:
MASK_AQRL	opcodes/riscv-opc.c	81;"	d	file:
MASK_ARITH	gdb/arch/loongarch-insn.h	/^       MASK_ARITH       = 12,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_ARITH_IMM	gdb/arch/loongarch-insn.h	/^       MASK_ARITH_IMM   = 7,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_ARITH_IMM_2	gdb/arch/loongarch-insn.h	/^       MASK_ARITH_IMM_2 = 4,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_AUIPC	include/opcode/riscv-opc.h	61;"	d
MASK_BEQ	include/opcode/riscv-opc.h	43;"	d
MASK_BGE	include/opcode/riscv-opc.h	49;"	d
MASK_BGEU	include/opcode/riscv-opc.h	53;"	d
MASK_BITREVB	gdb/arch/loongarch-insn.h	/^       MASK_BITREVB     = 21,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_BITREVWD	gdb/arch/loongarch-insn.h	/^       MASK_BITREVWD    = 21,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_BL	gdb/arch/loongarch-insn.h	/^       MASK_BL          = 6,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_BLT	include/opcode/riscv-opc.h	47;"	d
MASK_BLTU	include/opcode/riscv-opc.h	51;"	d
MASK_BNE	include/opcode/riscv-opc.h	45;"	d
MASK_BSTR_D	gdb/arch/loongarch-insn.h	/^       MASK_BSTR_D      = 9,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_BSTR_W	gdb/arch/loongarch-insn.h	/^       MASK_BSTR_W      = 11,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_BYTEPICK	gdb/arch/loongarch-insn.h	/^       MASK_BYTEPICK    = 13,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CACOP	gdb/arch/loongarch-insn.h	/^       MASK_CACOP       = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CLOZ_D	gdb/arch/loongarch-insn.h	/^       MASK_CLOZ_D      = 20,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CLOZ_W	gdb/arch/loongarch-insn.h	/^       MASK_CLOZ_W      = 20,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_COND_FLD	gdb/arch/loongarch-insn.h	/^       MASK_COND_FLD    = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_COND_FST	gdb/arch/loongarch-insn.h	/^       MASK_COND_FST    = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_COND_LD	gdb/arch/loongarch-insn.h	/^       MASK_COND_LD     = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_COND_ST	gdb/arch/loongarch-insn.h	/^       MASK_COND_ST     = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CPUCFG	gdb/arch/loongarch-insn.h	/^       MASK_CPUCFG      = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CRC	gdb/arch/loongarch-insn.h	/^       MASK_CRC         = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_CRS2	opcodes/riscv-opc.c	72;"	d	file:
MASK_CSRRC	include/opcode/riscv-opc.h	239;"	d
MASK_CSRRCI	include/opcode/riscv-opc.h	245;"	d
MASK_CSRRS	include/opcode/riscv-opc.h	237;"	d
MASK_CSRRSI	include/opcode/riscv-opc.h	243;"	d
MASK_CSRRW	include/opcode/riscv-opc.h	235;"	d
MASK_CSRRWI	include/opcode/riscv-opc.h	241;"	d
MASK_CUSTOM0	include/opcode/riscv-opc.h	529;"	d
MASK_CUSTOM0_RD	include/opcode/riscv-opc.h	535;"	d
MASK_CUSTOM0_RD_RS1	include/opcode/riscv-opc.h	537;"	d
MASK_CUSTOM0_RD_RS1_RS2	include/opcode/riscv-opc.h	539;"	d
MASK_CUSTOM0_RS1	include/opcode/riscv-opc.h	531;"	d
MASK_CUSTOM0_RS1_RS2	include/opcode/riscv-opc.h	533;"	d
MASK_CUSTOM1	include/opcode/riscv-opc.h	541;"	d
MASK_CUSTOM1_RD	include/opcode/riscv-opc.h	547;"	d
MASK_CUSTOM1_RD_RS1	include/opcode/riscv-opc.h	549;"	d
MASK_CUSTOM1_RD_RS1_RS2	include/opcode/riscv-opc.h	551;"	d
MASK_CUSTOM1_RS1	include/opcode/riscv-opc.h	543;"	d
MASK_CUSTOM1_RS1_RS2	include/opcode/riscv-opc.h	545;"	d
MASK_CUSTOM2	include/opcode/riscv-opc.h	553;"	d
MASK_CUSTOM2_RD	include/opcode/riscv-opc.h	559;"	d
MASK_CUSTOM2_RD_RS1	include/opcode/riscv-opc.h	561;"	d
MASK_CUSTOM2_RD_RS1_RS2	include/opcode/riscv-opc.h	563;"	d
MASK_CUSTOM2_RS1	include/opcode/riscv-opc.h	555;"	d
MASK_CUSTOM2_RS1_RS2	include/opcode/riscv-opc.h	557;"	d
MASK_CUSTOM3	include/opcode/riscv-opc.h	565;"	d
MASK_CUSTOM3_RD	include/opcode/riscv-opc.h	571;"	d
MASK_CUSTOM3_RD_RS1	include/opcode/riscv-opc.h	573;"	d
MASK_CUSTOM3_RD_RS1_RS2	include/opcode/riscv-opc.h	575;"	d
MASK_CUSTOM3_RS1	include/opcode/riscv-opc.h	567;"	d
MASK_CUSTOM3_RS1_RS2	include/opcode/riscv-opc.h	569;"	d
MASK_C_ADD	include/opcode/riscv-opc.h	501;"	d
MASK_C_ADDI	include/opcode/riscv-opc.h	453;"	d
MASK_C_ADDI16SP	include/opcode/riscv-opc.h	511;"	d
MASK_C_ADDI4SPN	include/opcode/riscv-opc.h	439;"	d
MASK_C_ADDIW	include/opcode/riscv-opc.h	523;"	d
MASK_C_ADDW	include/opcode/riscv-opc.h	481;"	d
MASK_C_AND	include/opcode/riscv-opc.h	477;"	d
MASK_C_ANDI	include/opcode/riscv-opc.h	469;"	d
MASK_C_BEQZ	include/opcode/riscv-opc.h	485;"	d
MASK_C_BNEZ	include/opcode/riscv-opc.h	487;"	d
MASK_C_EBREAK	include/opcode/riscv-opc.h	517;"	d
MASK_C_FLD	include/opcode/riscv-opc.h	441;"	d
MASK_C_FLDSP	include/opcode/riscv-opc.h	493;"	d
MASK_C_FLW	include/opcode/riscv-opc.h	445;"	d
MASK_C_FLWSP	include/opcode/riscv-opc.h	497;"	d
MASK_C_FSD	include/opcode/riscv-opc.h	447;"	d
MASK_C_FSDSP	include/opcode/riscv-opc.h	503;"	d
MASK_C_FSW	include/opcode/riscv-opc.h	451;"	d
MASK_C_FSWSP	include/opcode/riscv-opc.h	507;"	d
MASK_C_J	include/opcode/riscv-opc.h	483;"	d
MASK_C_JAL	include/opcode/riscv-opc.h	455;"	d
MASK_C_JALR	include/opcode/riscv-opc.h	515;"	d
MASK_C_JR	include/opcode/riscv-opc.h	513;"	d
MASK_C_LD	include/opcode/riscv-opc.h	519;"	d
MASK_C_LDSP	include/opcode/riscv-opc.h	525;"	d
MASK_C_LI	include/opcode/riscv-opc.h	457;"	d
MASK_C_LUI	include/opcode/riscv-opc.h	459;"	d
MASK_C_LW	include/opcode/riscv-opc.h	443;"	d
MASK_C_LWSP	include/opcode/riscv-opc.h	495;"	d
MASK_C_MV	include/opcode/riscv-opc.h	499;"	d
MASK_C_NOP	include/opcode/riscv-opc.h	509;"	d
MASK_C_OR	include/opcode/riscv-opc.h	475;"	d
MASK_C_SD	include/opcode/riscv-opc.h	521;"	d
MASK_C_SDSP	include/opcode/riscv-opc.h	527;"	d
MASK_C_SLLI	include/opcode/riscv-opc.h	489;"	d
MASK_C_SLLI64	include/opcode/riscv-opc.h	491;"	d
MASK_C_SRAI	include/opcode/riscv-opc.h	465;"	d
MASK_C_SRAI64	include/opcode/riscv-opc.h	467;"	d
MASK_C_SRLI	include/opcode/riscv-opc.h	461;"	d
MASK_C_SRLI64	include/opcode/riscv-opc.h	463;"	d
MASK_C_SUB	include/opcode/riscv-opc.h	471;"	d
MASK_C_SUBW	include/opcode/riscv-opc.h	479;"	d
MASK_C_SW	include/opcode/riscv-opc.h	449;"	d
MASK_C_SWSP	include/opcode/riscv-opc.h	505;"	d
MASK_C_XOR	include/opcode/riscv-opc.h	473;"	d
MASK_DBAR	gdb/arch/loongarch-insn.h	/^       MASK_DBAR        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_DEF	include/opcode/visium.h	38;"	d
MASK_DIV	include/opcode/riscv-opc.h	153;"	d
MASK_DIVU	include/opcode/riscv-opc.h	155;"	d
MASK_DIVUW	include/opcode/riscv-opc.h	165;"	d
MASK_DIVW	include/opcode/riscv-opc.h	163;"	d
MASK_DIV_MOD	gdb/arch/loongarch-insn.h	/^       MASK_DIV_MOD     = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_DRET	include/opcode/riscv-opc.h	227;"	d
MASK_E	opcodes/s390-opc.c	518;"	d	file:
MASK_EBREAK	include/opcode/riscv-opc.h	217;"	d
MASK_ECALL	include/opcode/riscv-opc.h	215;"	d
MASK_EXT	gdb/arch/loongarch-insn.h	/^       MASK_EXT         = 21,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FADD_D	include/opcode/riscv-opc.h	267;"	d
MASK_FADD_Q	include/opcode/riscv-opc.h	291;"	d
MASK_FADD_S	include/opcode/riscv-opc.h	247;"	d
MASK_FCLASS_D	include/opcode/riscv-opc.h	359;"	d
MASK_FCLASS_Q	include/opcode/riscv-opc.h	371;"	d
MASK_FCLASS_S	include/opcode/riscv-opc.h	347;"	d
MASK_FCMPCONDD	gdb/arch/loongarch-insn.h	/^       MASK_FCMPCONDD   = 12,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FCMPCONDS	gdb/arch/loongarch-insn.h	/^       MASK_FCMPCONDS   = 12,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FCVT_D_L	include/opcode/riscv-opc.h	387;"	d
MASK_FCVT_D_LU	include/opcode/riscv-opc.h	389;"	d
MASK_FCVT_D_Q	include/opcode/riscv-opc.h	313;"	d
MASK_FCVT_D_S	include/opcode/riscv-opc.h	287;"	d
MASK_FCVT_D_W	include/opcode/riscv-opc.h	383;"	d
MASK_FCVT_D_WU	include/opcode/riscv-opc.h	385;"	d
MASK_FCVT_LU_D	include/opcode/riscv-opc.h	355;"	d
MASK_FCVT_LU_Q	include/opcode/riscv-opc.h	367;"	d
MASK_FCVT_LU_S	include/opcode/riscv-opc.h	343;"	d
MASK_FCVT_L_D	include/opcode/riscv-opc.h	353;"	d
MASK_FCVT_L_Q	include/opcode/riscv-opc.h	365;"	d
MASK_FCVT_L_S	include/opcode/riscv-opc.h	341;"	d
MASK_FCVT_Q_D	include/opcode/riscv-opc.h	315;"	d
MASK_FCVT_Q_L	include/opcode/riscv-opc.h	397;"	d
MASK_FCVT_Q_LU	include/opcode/riscv-opc.h	399;"	d
MASK_FCVT_Q_S	include/opcode/riscv-opc.h	311;"	d
MASK_FCVT_Q_W	include/opcode/riscv-opc.h	393;"	d
MASK_FCVT_Q_WU	include/opcode/riscv-opc.h	395;"	d
MASK_FCVT_S_D	include/opcode/riscv-opc.h	285;"	d
MASK_FCVT_S_L	include/opcode/riscv-opc.h	377;"	d
MASK_FCVT_S_LU	include/opcode/riscv-opc.h	379;"	d
MASK_FCVT_S_Q	include/opcode/riscv-opc.h	309;"	d
MASK_FCVT_S_W	include/opcode/riscv-opc.h	373;"	d
MASK_FCVT_S_WU	include/opcode/riscv-opc.h	375;"	d
MASK_FCVT_WU_D	include/opcode/riscv-opc.h	351;"	d
MASK_FCVT_WU_Q	include/opcode/riscv-opc.h	363;"	d
MASK_FCVT_WU_S	include/opcode/riscv-opc.h	339;"	d
MASK_FCVT_W_D	include/opcode/riscv-opc.h	349;"	d
MASK_FCVT_W_Q	include/opcode/riscv-opc.h	361;"	d
MASK_FCVT_W_S	include/opcode/riscv-opc.h	337;"	d
MASK_FDIV_D	include/opcode/riscv-opc.h	273;"	d
MASK_FDIV_Q	include/opcode/riscv-opc.h	297;"	d
MASK_FDIV_S	include/opcode/riscv-opc.h	253;"	d
MASK_FENCE	include/opcode/riscv-opc.h	141;"	d
MASK_FENCE_I	include/opcode/riscv-opc.h	143;"	d
MASK_FEQ_D	include/opcode/riscv-opc.h	329;"	d
MASK_FEQ_Q	include/opcode/riscv-opc.h	335;"	d
MASK_FEQ_S	include/opcode/riscv-opc.h	323;"	d
MASK_FLD	include/opcode/riscv-opc.h	405;"	d
MASK_FLDD	gdb/arch/loongarch-insn.h	/^       MASK_FLDD        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLDGT	gdb/arch/loongarch-insn.h	/^       MASK_FLDGT       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLDLE	gdb/arch/loongarch-insn.h	/^       MASK_FLDLE       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLDS	gdb/arch/loongarch-insn.h	/^       MASK_FLDS        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLDXD	gdb/arch/loongarch-insn.h	/^       MASK_FLDXD       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLDXS	gdb/arch/loongarch-insn.h	/^       MASK_FLDXS       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLE_D	include/opcode/riscv-opc.h	325;"	d
MASK_FLE_Q	include/opcode/riscv-opc.h	331;"	d
MASK_FLE_S	include/opcode/riscv-opc.h	319;"	d
MASK_FLOAT_ARITH	gdb/arch/loongarch-insn.h	/^       MASK_FLOAT_ARITH = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLOAT_MUL	gdb/arch/loongarch-insn.h	/^       MASK_FLOAT_MUL   = 6,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FLQ	include/opcode/riscv-opc.h	407;"	d
MASK_FLT_D	include/opcode/riscv-opc.h	327;"	d
MASK_FLT_Q	include/opcode/riscv-opc.h	333;"	d
MASK_FLT_S	include/opcode/riscv-opc.h	321;"	d
MASK_FLW	include/opcode/riscv-opc.h	403;"	d
MASK_FMADD_D	include/opcode/riscv-opc.h	423;"	d
MASK_FMADD_Q	include/opcode/riscv-opc.h	431;"	d
MASK_FMADD_S	include/opcode/riscv-opc.h	415;"	d
MASK_FMAX_D	include/opcode/riscv-opc.h	283;"	d
MASK_FMAX_Q	include/opcode/riscv-opc.h	307;"	d
MASK_FMAX_S	include/opcode/riscv-opc.h	263;"	d
MASK_FMIN_D	include/opcode/riscv-opc.h	281;"	d
MASK_FMIN_Q	include/opcode/riscv-opc.h	305;"	d
MASK_FMIN_S	include/opcode/riscv-opc.h	261;"	d
MASK_FMSUB_D	include/opcode/riscv-opc.h	425;"	d
MASK_FMSUB_Q	include/opcode/riscv-opc.h	433;"	d
MASK_FMSUB_S	include/opcode/riscv-opc.h	417;"	d
MASK_FMUL_D	include/opcode/riscv-opc.h	271;"	d
MASK_FMUL_Q	include/opcode/riscv-opc.h	295;"	d
MASK_FMUL_S	include/opcode/riscv-opc.h	251;"	d
MASK_FMV_D_X	include/opcode/riscv-opc.h	391;"	d
MASK_FMV_Q_X	include/opcode/riscv-opc.h	401;"	d
MASK_FMV_S_X	include/opcode/riscv-opc.h	381;"	d
MASK_FMV_X_D	include/opcode/riscv-opc.h	357;"	d
MASK_FMV_X_Q	include/opcode/riscv-opc.h	369;"	d
MASK_FMV_X_S	include/opcode/riscv-opc.h	345;"	d
MASK_FNMADD_D	include/opcode/riscv-opc.h	429;"	d
MASK_FNMADD_Q	include/opcode/riscv-opc.h	437;"	d
MASK_FNMADD_S	include/opcode/riscv-opc.h	421;"	d
MASK_FNMSUB_D	include/opcode/riscv-opc.h	427;"	d
MASK_FNMSUB_Q	include/opcode/riscv-opc.h	435;"	d
MASK_FNMSUB_S	include/opcode/riscv-opc.h	419;"	d
MASK_FRCSR	include/opcode/riscv-opc.h	25;"	d
MASK_FRFLAGS	include/opcode/riscv-opc.h	11;"	d
MASK_FRRM	include/opcode/riscv-opc.h	17;"	d
MASK_FSCSR	include/opcode/riscv-opc.h	23;"	d
MASK_FSD	include/opcode/riscv-opc.h	411;"	d
MASK_FSFLAGS	include/opcode/riscv-opc.h	13;"	d
MASK_FSFLAGSI	include/opcode/riscv-opc.h	15;"	d
MASK_FSGNJN_D	include/opcode/riscv-opc.h	277;"	d
MASK_FSGNJN_Q	include/opcode/riscv-opc.h	301;"	d
MASK_FSGNJN_S	include/opcode/riscv-opc.h	257;"	d
MASK_FSGNJX_D	include/opcode/riscv-opc.h	279;"	d
MASK_FSGNJX_Q	include/opcode/riscv-opc.h	303;"	d
MASK_FSGNJX_S	include/opcode/riscv-opc.h	259;"	d
MASK_FSGNJ_D	include/opcode/riscv-opc.h	275;"	d
MASK_FSGNJ_Q	include/opcode/riscv-opc.h	299;"	d
MASK_FSGNJ_S	include/opcode/riscv-opc.h	255;"	d
MASK_FSQ	include/opcode/riscv-opc.h	413;"	d
MASK_FSQRT_D	include/opcode/riscv-opc.h	289;"	d
MASK_FSQRT_Q	include/opcode/riscv-opc.h	317;"	d
MASK_FSQRT_S	include/opcode/riscv-opc.h	265;"	d
MASK_FSRM	include/opcode/riscv-opc.h	19;"	d
MASK_FSRMI	include/opcode/riscv-opc.h	21;"	d
MASK_FSTD	gdb/arch/loongarch-insn.h	/^       MASK_FSTD        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSTGT	gdb/arch/loongarch-insn.h	/^       MASK_FSTGT       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSTLE	gdb/arch/loongarch-insn.h	/^       MASK_FSTLE       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSTS	gdb/arch/loongarch-insn.h	/^       MASK_FSTS        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSTXD	gdb/arch/loongarch-insn.h	/^       MASK_FSTXD       = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSTXS	gdb/arch/loongarch-insn.h	/^       MASK_FSTXS       = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_FSUB_D	include/opcode/riscv-opc.h	269;"	d
MASK_FSUB_Q	include/opcode/riscv-opc.h	293;"	d
MASK_FSUB_S	include/opcode/riscv-opc.h	249;"	d
MASK_FSW	include/opcode/riscv-opc.h	409;"	d
MASK_GR5	include/opcode/visium.h	39;"	d
MASK_GR6	include/opcode/visium.h	40;"	d
MASK_HRET	include/opcode/riscv-opc.h	223;"	d
MASK_IBAR	gdb/arch/loongarch-insn.h	/^       MASK_IBAR        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_IDLE	gdb/arch/loongarch-insn.h	/^       MASK_IDLE        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_IE_UU	opcodes/s390-opc.c	519;"	d	file:
MASK_IMM	opcodes/riscv-opc.c	73;"	d	file:
MASK_INVTLB	gdb/arch/loongarch-insn.h	/^       MASK_INVTLB      = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_JAL	include/opcode/riscv-opc.h	57;"	d
MASK_JALR	include/opcode/riscv-opc.h	55;"	d
MASK_JIRL	gdb/arch/loongarch-insn.h	/^       MASK_JIRL        = 6,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_JUMP	gdb/arch/loongarch-insn.h	/^       MASK_JUMP        = 2,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LB	include/opcode/riscv-opc.h	119;"	d
MASK_LBU	include/opcode/riscv-opc.h	127;"	d
MASK_LD	gdb/arch/loongarch-insn.h	/^       MASK_LD          = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LD	include/opcode/riscv-opc.h	125;"	d
MASK_LDBU	gdb/arch/loongarch-insn.h	/^       MASK_LDBU        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDDIR	gdb/arch/loongarch-insn.h	/^       MASK_LDDIR       = 14,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDGT	gdb/arch/loongarch-insn.h	/^       MASK_LDGT        = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDHU	gdb/arch/loongarch-insn.h	/^       MASK_LDHU        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDLE	gdb/arch/loongarch-insn.h	/^       MASK_LDLE        = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDPTRD	gdb/arch/loongarch-insn.h	/^       MASK_LDPTRD      = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDPTRW	gdb/arch/loongarch-insn.h	/^       MASK_LDPTRW      = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDWU	gdb/arch/loongarch-insn.h	/^       MASK_LDWU        = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDXB	gdb/arch/loongarch-insn.h	/^       MASK_LDXB        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDXD	gdb/arch/loongarch-insn.h	/^       MASK_LDXD        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDXH	gdb/arch/loongarch-insn.h	/^       MASK_LDXH        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LDXW	gdb/arch/loongarch-insn.h	/^       MASK_LDXW        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LEON	opcodes/sparc-opc.c	34;"	d	file:
MASK_LH	include/opcode/riscv-opc.h	121;"	d
MASK_LHU	include/opcode/riscv-opc.h	129;"	d
MASK_LI	opcodes/tic80-opc.c	512;"	d	file:
MASK_LLD	gdb/arch/loongarch-insn.h	/^       MASK_LLD         = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LLW	gdb/arch/loongarch-insn.h	/^       MASK_LLW         = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_LR_D	include/opcode/riscv-opc.h	211;"	d
MASK_LR_W	include/opcode/riscv-opc.h	189;"	d
MASK_LUI	include/opcode/riscv-opc.h	59;"	d
MASK_LW	include/opcode/riscv-opc.h	123;"	d
MASK_LWU	include/opcode/riscv-opc.h	131;"	d
MASK_M8	opcodes/sparc-opc.c	45;"	d	file:
MASK_MII_UPP	opcodes/s390-opc.c	520;"	d	file:
MASK_MOVCF2GR	gdb/arch/loongarch-insn.h	/^       MASK_MOVCF2GR    = 24,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVFCSR2GR	gdb/arch/loongarch-insn.h	/^       MASK_MOVFCSR2GR  = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVFR2CF	gdb/arch/loongarch-insn.h	/^       MASK_MOVFR2CF    = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVFR2GRD	gdb/arch/loongarch-insn.h	/^       MASK_MOVFR2GRD   = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVFR2GRS	gdb/arch/loongarch-insn.h	/^       MASK_MOVFR2GRS   = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVFRH2GRS	gdb/arch/loongarch-insn.h	/^       MASK_MOVFRH2GRS  = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVGR2CF	gdb/arch/loongarch-insn.h	/^       MASK_MOVGR2CF    = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MOVGR2FCSR	gdb/arch/loongarch-insn.h	/^       MASK_MOVGR2FCSR  = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_MRET	include/opcode/riscv-opc.h	225;"	d
MASK_MUL	include/opcode/riscv-opc.h	145;"	d
MASK_MULH	include/opcode/riscv-opc.h	147;"	d
MASK_MULHSU	include/opcode/riscv-opc.h	149;"	d
MASK_MULHU	include/opcode/riscv-opc.h	151;"	d
MASK_MULW	include/opcode/riscv-opc.h	161;"	d
MASK_OP	opcodes/nds32-dis.c	36;"	d	file:
MASK_OR	include/opcode/riscv-opc.h	97;"	d
MASK_ORI	include/opcode/riscv-opc.h	77;"	d
MASK_PRED	opcodes/riscv-opc.c	77;"	d	file:
MASK_PRELD	gdb/arch/loongarch-insn.h	/^       MASK_PRELD       = 11,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_PRELDX	gdb/arch/loongarch-insn.h	/^       MASK_PRELDX      = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_R1_ADD	include/opcode/nios2r1.h	264;"	d
MASK_R1_ADDI	include/opcode/nios2r1.h	266;"	d
MASK_R1_AND	include/opcode/nios2r1.h	268;"	d
MASK_R1_ANDHI	include/opcode/nios2r1.h	270;"	d
MASK_R1_ANDI	include/opcode/nios2r1.h	272;"	d
MASK_R1_BEQ	include/opcode/nios2r1.h	274;"	d
MASK_R1_BGE	include/opcode/nios2r1.h	276;"	d
MASK_R1_BGEU	include/opcode/nios2r1.h	278;"	d
MASK_R1_BGT	include/opcode/nios2r1.h	280;"	d
MASK_R1_BGTU	include/opcode/nios2r1.h	282;"	d
MASK_R1_BLE	include/opcode/nios2r1.h	284;"	d
MASK_R1_BLEU	include/opcode/nios2r1.h	286;"	d
MASK_R1_BLT	include/opcode/nios2r1.h	288;"	d
MASK_R1_BLTU	include/opcode/nios2r1.h	290;"	d
MASK_R1_BNE	include/opcode/nios2r1.h	292;"	d
MASK_R1_BR	include/opcode/nios2r1.h	294;"	d
MASK_R1_BREAK	include/opcode/nios2r1.h	296;"	d
MASK_R1_BRET	include/opcode/nios2r1.h	298;"	d
MASK_R1_CALL	include/opcode/nios2r1.h	300;"	d
MASK_R1_CALLR	include/opcode/nios2r1.h	302;"	d
MASK_R1_CMPEQ	include/opcode/nios2r1.h	304;"	d
MASK_R1_CMPEQI	include/opcode/nios2r1.h	306;"	d
MASK_R1_CMPGE	include/opcode/nios2r1.h	308;"	d
MASK_R1_CMPGEI	include/opcode/nios2r1.h	310;"	d
MASK_R1_CMPGEU	include/opcode/nios2r1.h	312;"	d
MASK_R1_CMPGEUI	include/opcode/nios2r1.h	314;"	d
MASK_R1_CMPGT	include/opcode/nios2r1.h	316;"	d
MASK_R1_CMPGTI	include/opcode/nios2r1.h	318;"	d
MASK_R1_CMPGTU	include/opcode/nios2r1.h	320;"	d
MASK_R1_CMPGTUI	include/opcode/nios2r1.h	322;"	d
MASK_R1_CMPLE	include/opcode/nios2r1.h	324;"	d
MASK_R1_CMPLEI	include/opcode/nios2r1.h	326;"	d
MASK_R1_CMPLEU	include/opcode/nios2r1.h	328;"	d
MASK_R1_CMPLEUI	include/opcode/nios2r1.h	330;"	d
MASK_R1_CMPLT	include/opcode/nios2r1.h	332;"	d
MASK_R1_CMPLTI	include/opcode/nios2r1.h	334;"	d
MASK_R1_CMPLTU	include/opcode/nios2r1.h	336;"	d
MASK_R1_CMPLTUI	include/opcode/nios2r1.h	338;"	d
MASK_R1_CMPNE	include/opcode/nios2r1.h	340;"	d
MASK_R1_CMPNEI	include/opcode/nios2r1.h	342;"	d
MASK_R1_CUSTOM	include/opcode/nios2r1.h	344;"	d
MASK_R1_DIV	include/opcode/nios2r1.h	346;"	d
MASK_R1_DIVU	include/opcode/nios2r1.h	348;"	d
MASK_R1_ERET	include/opcode/nios2r1.h	350;"	d
MASK_R1_FLUSHD	include/opcode/nios2r1.h	352;"	d
MASK_R1_FLUSHDA	include/opcode/nios2r1.h	354;"	d
MASK_R1_FLUSHI	include/opcode/nios2r1.h	356;"	d
MASK_R1_FLUSHP	include/opcode/nios2r1.h	358;"	d
MASK_R1_INITD	include/opcode/nios2r1.h	360;"	d
MASK_R1_INITDA	include/opcode/nios2r1.h	362;"	d
MASK_R1_INITI	include/opcode/nios2r1.h	364;"	d
MASK_R1_JMP	include/opcode/nios2r1.h	366;"	d
MASK_R1_JMPI	include/opcode/nios2r1.h	368;"	d
MASK_R1_LDB	include/opcode/nios2r1.h	370;"	d
MASK_R1_LDBIO	include/opcode/nios2r1.h	372;"	d
MASK_R1_LDBU	include/opcode/nios2r1.h	374;"	d
MASK_R1_LDBUIO	include/opcode/nios2r1.h	376;"	d
MASK_R1_LDH	include/opcode/nios2r1.h	378;"	d
MASK_R1_LDHIO	include/opcode/nios2r1.h	380;"	d
MASK_R1_LDHU	include/opcode/nios2r1.h	382;"	d
MASK_R1_LDHUIO	include/opcode/nios2r1.h	384;"	d
MASK_R1_LDW	include/opcode/nios2r1.h	386;"	d
MASK_R1_LDWIO	include/opcode/nios2r1.h	388;"	d
MASK_R1_MOV	include/opcode/nios2r1.h	390;"	d
MASK_R1_MOVHI	include/opcode/nios2r1.h	392;"	d
MASK_R1_MOVI	include/opcode/nios2r1.h	394;"	d
MASK_R1_MOVUI	include/opcode/nios2r1.h	396;"	d
MASK_R1_MUL	include/opcode/nios2r1.h	398;"	d
MASK_R1_MULI	include/opcode/nios2r1.h	400;"	d
MASK_R1_MULXSS	include/opcode/nios2r1.h	402;"	d
MASK_R1_MULXSU	include/opcode/nios2r1.h	404;"	d
MASK_R1_MULXUU	include/opcode/nios2r1.h	406;"	d
MASK_R1_NEXTPC	include/opcode/nios2r1.h	408;"	d
MASK_R1_NOP	include/opcode/nios2r1.h	410;"	d
MASK_R1_NOR	include/opcode/nios2r1.h	412;"	d
MASK_R1_OP	include/opcode/nios2r1.h	245;"	d
MASK_R1_OPX	include/opcode/nios2r1.h	255;"	d
MASK_R1_OPX0	include/opcode/nios2r1.h	250;"	d
MASK_R1_OR	include/opcode/nios2r1.h	414;"	d
MASK_R1_ORHI	include/opcode/nios2r1.h	416;"	d
MASK_R1_ORI	include/opcode/nios2r1.h	418;"	d
MASK_R1_RDCTL	include/opcode/nios2r1.h	420;"	d
MASK_R1_RDPRS	include/opcode/nios2r1.h	422;"	d
MASK_R1_RET	include/opcode/nios2r1.h	424;"	d
MASK_R1_ROL	include/opcode/nios2r1.h	426;"	d
MASK_R1_ROLI	include/opcode/nios2r1.h	428;"	d
MASK_R1_ROR	include/opcode/nios2r1.h	430;"	d
MASK_R1_SLL	include/opcode/nios2r1.h	432;"	d
MASK_R1_SLLI	include/opcode/nios2r1.h	434;"	d
MASK_R1_SRA	include/opcode/nios2r1.h	436;"	d
MASK_R1_SRAI	include/opcode/nios2r1.h	438;"	d
MASK_R1_SRL	include/opcode/nios2r1.h	440;"	d
MASK_R1_SRLI	include/opcode/nios2r1.h	442;"	d
MASK_R1_STB	include/opcode/nios2r1.h	444;"	d
MASK_R1_STBIO	include/opcode/nios2r1.h	446;"	d
MASK_R1_STH	include/opcode/nios2r1.h	448;"	d
MASK_R1_STHIO	include/opcode/nios2r1.h	450;"	d
MASK_R1_STW	include/opcode/nios2r1.h	452;"	d
MASK_R1_STWIO	include/opcode/nios2r1.h	454;"	d
MASK_R1_SUB	include/opcode/nios2r1.h	456;"	d
MASK_R1_SUBI	include/opcode/nios2r1.h	458;"	d
MASK_R1_SYNC	include/opcode/nios2r1.h	460;"	d
MASK_R1_TRAP	include/opcode/nios2r1.h	462;"	d
MASK_R1_WRCTL	include/opcode/nios2r1.h	464;"	d
MASK_R1_WRPRS	include/opcode/nios2r1.h	466;"	d
MASK_R1_XOR	include/opcode/nios2r1.h	468;"	d
MASK_R1_XORHI	include/opcode/nios2r1.h	470;"	d
MASK_R1_XORI	include/opcode/nios2r1.h	472;"	d
MASK_R2_ADD	include/opcode/nios2r2.h	763;"	d
MASK_R2_ADDI	include/opcode/nios2r2.h	765;"	d
MASK_R2_ADDI_N	include/opcode/nios2r2.h	769;"	d
MASK_R2_ADD_N	include/opcode/nios2r2.h	767;"	d
MASK_R2_AND	include/opcode/nios2r2.h	771;"	d
MASK_R2_ANDCHI	include/opcode/nios2r2.h	773;"	d
MASK_R2_ANDCI	include/opcode/nios2r2.h	775;"	d
MASK_R2_ANDHI	include/opcode/nios2r2.h	777;"	d
MASK_R2_ANDI	include/opcode/nios2r2.h	779;"	d
MASK_R2_ANDI_N	include/opcode/nios2r2.h	781;"	d
MASK_R2_AND_N	include/opcode/nios2r2.h	783;"	d
MASK_R2_BEQ	include/opcode/nios2r2.h	785;"	d
MASK_R2_BEQZ_N	include/opcode/nios2r2.h	787;"	d
MASK_R2_BGE	include/opcode/nios2r2.h	789;"	d
MASK_R2_BGEU	include/opcode/nios2r2.h	791;"	d
MASK_R2_BGT	include/opcode/nios2r2.h	793;"	d
MASK_R2_BGTU	include/opcode/nios2r2.h	795;"	d
MASK_R2_BLE	include/opcode/nios2r2.h	797;"	d
MASK_R2_BLEU	include/opcode/nios2r2.h	799;"	d
MASK_R2_BLT	include/opcode/nios2r2.h	801;"	d
MASK_R2_BLTU	include/opcode/nios2r2.h	803;"	d
MASK_R2_BNE	include/opcode/nios2r2.h	805;"	d
MASK_R2_BNEZ_N	include/opcode/nios2r2.h	807;"	d
MASK_R2_BR	include/opcode/nios2r2.h	809;"	d
MASK_R2_BREAK	include/opcode/nios2r2.h	811;"	d
MASK_R2_BREAK_N	include/opcode/nios2r2.h	813;"	d
MASK_R2_BRET	include/opcode/nios2r2.h	815;"	d
MASK_R2_BR_N	include/opcode/nios2r2.h	817;"	d
MASK_R2_CALL	include/opcode/nios2r2.h	819;"	d
MASK_R2_CALLR	include/opcode/nios2r2.h	821;"	d
MASK_R2_CALLR_N	include/opcode/nios2r2.h	823;"	d
MASK_R2_CMPEQ	include/opcode/nios2r2.h	825;"	d
MASK_R2_CMPEQI	include/opcode/nios2r2.h	827;"	d
MASK_R2_CMPGE	include/opcode/nios2r2.h	829;"	d
MASK_R2_CMPGEI	include/opcode/nios2r2.h	831;"	d
MASK_R2_CMPGEU	include/opcode/nios2r2.h	833;"	d
MASK_R2_CMPGEUI	include/opcode/nios2r2.h	835;"	d
MASK_R2_CMPGT	include/opcode/nios2r2.h	837;"	d
MASK_R2_CMPGTI	include/opcode/nios2r2.h	839;"	d
MASK_R2_CMPGTU	include/opcode/nios2r2.h	841;"	d
MASK_R2_CMPGTUI	include/opcode/nios2r2.h	843;"	d
MASK_R2_CMPLE	include/opcode/nios2r2.h	845;"	d
MASK_R2_CMPLEI	include/opcode/nios2r2.h	847;"	d
MASK_R2_CMPLEU	include/opcode/nios2r2.h	849;"	d
MASK_R2_CMPLEUI	include/opcode/nios2r2.h	851;"	d
MASK_R2_CMPLT	include/opcode/nios2r2.h	853;"	d
MASK_R2_CMPLTI	include/opcode/nios2r2.h	855;"	d
MASK_R2_CMPLTU	include/opcode/nios2r2.h	857;"	d
MASK_R2_CMPLTUI	include/opcode/nios2r2.h	859;"	d
MASK_R2_CMPNE	include/opcode/nios2r2.h	861;"	d
MASK_R2_CMPNEI	include/opcode/nios2r2.h	863;"	d
MASK_R2_CUSTOM	include/opcode/nios2r2.h	865;"	d
MASK_R2_DCACHE	include/opcode/nios2r2.h	752;"	d
MASK_R2_DIV	include/opcode/nios2r2.h	867;"	d
MASK_R2_DIVU	include/opcode/nios2r2.h	869;"	d
MASK_R2_ENI	include/opcode/nios2r2.h	871;"	d
MASK_R2_ERET	include/opcode/nios2r2.h	873;"	d
MASK_R2_EXTRACT	include/opcode/nios2r2.h	875;"	d
MASK_R2_FLUSHD	include/opcode/nios2r2.h	877;"	d
MASK_R2_FLUSHDA	include/opcode/nios2r2.h	879;"	d
MASK_R2_FLUSHI	include/opcode/nios2r2.h	881;"	d
MASK_R2_FLUSHP	include/opcode/nios2r2.h	883;"	d
MASK_R2_I12	include/opcode/nios2r2.h	747;"	d
MASK_R2_INITD	include/opcode/nios2r2.h	885;"	d
MASK_R2_INITDA	include/opcode/nios2r2.h	887;"	d
MASK_R2_INITI	include/opcode/nios2r2.h	889;"	d
MASK_R2_INSERT	include/opcode/nios2r2.h	891;"	d
MASK_R2_JMP	include/opcode/nios2r2.h	893;"	d
MASK_R2_JMPI	include/opcode/nios2r2.h	895;"	d
MASK_R2_JMPR_N	include/opcode/nios2r2.h	897;"	d
MASK_R2_LDB	include/opcode/nios2r2.h	899;"	d
MASK_R2_LDBIO	include/opcode/nios2r2.h	901;"	d
MASK_R2_LDBU	include/opcode/nios2r2.h	903;"	d
MASK_R2_LDBUIO	include/opcode/nios2r2.h	905;"	d
MASK_R2_LDBU_N	include/opcode/nios2r2.h	907;"	d
MASK_R2_LDEX	include/opcode/nios2r2.h	909;"	d
MASK_R2_LDH	include/opcode/nios2r2.h	911;"	d
MASK_R2_LDHIO	include/opcode/nios2r2.h	913;"	d
MASK_R2_LDHU	include/opcode/nios2r2.h	915;"	d
MASK_R2_LDHUIO	include/opcode/nios2r2.h	917;"	d
MASK_R2_LDHU_N	include/opcode/nios2r2.h	919;"	d
MASK_R2_LDSEX	include/opcode/nios2r2.h	921;"	d
MASK_R2_LDW	include/opcode/nios2r2.h	923;"	d
MASK_R2_LDWIO	include/opcode/nios2r2.h	925;"	d
MASK_R2_LDWM	include/opcode/nios2r2.h	927;"	d
MASK_R2_LDWSP_N	include/opcode/nios2r2.h	929;"	d
MASK_R2_LDW_N	include/opcode/nios2r2.h	931;"	d
MASK_R2_MERGE	include/opcode/nios2r2.h	933;"	d
MASK_R2_MOV	include/opcode/nios2r2.h	935;"	d
MASK_R2_MOVHI	include/opcode/nios2r2.h	937;"	d
MASK_R2_MOVI	include/opcode/nios2r2.h	939;"	d
MASK_R2_MOVI_N	include/opcode/nios2r2.h	945;"	d
MASK_R2_MOVUI	include/opcode/nios2r2.h	941;"	d
MASK_R2_MOV_N	include/opcode/nios2r2.h	943;"	d
MASK_R2_MUL	include/opcode/nios2r2.h	947;"	d
MASK_R2_MULI	include/opcode/nios2r2.h	949;"	d
MASK_R2_MULXSS	include/opcode/nios2r2.h	951;"	d
MASK_R2_MULXSU	include/opcode/nios2r2.h	953;"	d
MASK_R2_MULXUU	include/opcode/nios2r2.h	955;"	d
MASK_R2_NEG_N	include/opcode/nios2r2.h	957;"	d
MASK_R2_NEXTPC	include/opcode/nios2r2.h	959;"	d
MASK_R2_NOP	include/opcode/nios2r2.h	961;"	d
MASK_R2_NOP_N	include/opcode/nios2r2.h	963;"	d
MASK_R2_NOR	include/opcode/nios2r2.h	965;"	d
MASK_R2_NOT_N	include/opcode/nios2r2.h	967;"	d
MASK_R2_OP	include/opcode/nios2r2.h	726;"	d
MASK_R2_OPX	include/opcode/nios2r2.h	738;"	d
MASK_R2_OPX0	include/opcode/nios2r2.h	731;"	d
MASK_R2_OR	include/opcode/nios2r2.h	969;"	d
MASK_R2_ORHI	include/opcode/nios2r2.h	973;"	d
MASK_R2_ORI	include/opcode/nios2r2.h	975;"	d
MASK_R2_OR_N	include/opcode/nios2r2.h	971;"	d
MASK_R2_POP_N	include/opcode/nios2r2.h	977;"	d
MASK_R2_PUSH_N	include/opcode/nios2r2.h	979;"	d
MASK_R2_RDCTL	include/opcode/nios2r2.h	981;"	d
MASK_R2_RDPRS	include/opcode/nios2r2.h	983;"	d
MASK_R2_RET	include/opcode/nios2r2.h	985;"	d
MASK_R2_RET_N	include/opcode/nios2r2.h	987;"	d
MASK_R2_ROL	include/opcode/nios2r2.h	989;"	d
MASK_R2_ROLI	include/opcode/nios2r2.h	991;"	d
MASK_R2_ROR	include/opcode/nios2r2.h	993;"	d
MASK_R2_R_N	include/opcode/nios2r2.h	757;"	d
MASK_R2_SLL	include/opcode/nios2r2.h	995;"	d
MASK_R2_SLLI	include/opcode/nios2r2.h	997;"	d
MASK_R2_SLLI_N	include/opcode/nios2r2.h	1001;"	d
MASK_R2_SLL_N	include/opcode/nios2r2.h	999;"	d
MASK_R2_SPADDI_N	include/opcode/nios2r2.h	1003;"	d
MASK_R2_SPDECI_N	include/opcode/nios2r2.h	1005;"	d
MASK_R2_SPINCI_N	include/opcode/nios2r2.h	1007;"	d
MASK_R2_SRA	include/opcode/nios2r2.h	1009;"	d
MASK_R2_SRAI	include/opcode/nios2r2.h	1011;"	d
MASK_R2_SRL	include/opcode/nios2r2.h	1013;"	d
MASK_R2_SRLI	include/opcode/nios2r2.h	1015;"	d
MASK_R2_SRLI_N	include/opcode/nios2r2.h	1019;"	d
MASK_R2_SRL_N	include/opcode/nios2r2.h	1017;"	d
MASK_R2_STB	include/opcode/nios2r2.h	1021;"	d
MASK_R2_STBIO	include/opcode/nios2r2.h	1023;"	d
MASK_R2_STBZ_N	include/opcode/nios2r2.h	1027;"	d
MASK_R2_STB_N	include/opcode/nios2r2.h	1025;"	d
MASK_R2_STEX	include/opcode/nios2r2.h	1029;"	d
MASK_R2_STH	include/opcode/nios2r2.h	1031;"	d
MASK_R2_STHIO	include/opcode/nios2r2.h	1033;"	d
MASK_R2_STH_N	include/opcode/nios2r2.h	1035;"	d
MASK_R2_STSEX	include/opcode/nios2r2.h	1037;"	d
MASK_R2_STW	include/opcode/nios2r2.h	1039;"	d
MASK_R2_STWIO	include/opcode/nios2r2.h	1041;"	d
MASK_R2_STWM	include/opcode/nios2r2.h	1043;"	d
MASK_R2_STWSP_N	include/opcode/nios2r2.h	1045;"	d
MASK_R2_STWZ_N	include/opcode/nios2r2.h	1049;"	d
MASK_R2_STW_N	include/opcode/nios2r2.h	1047;"	d
MASK_R2_SUB	include/opcode/nios2r2.h	1051;"	d
MASK_R2_SUBI	include/opcode/nios2r2.h	1053;"	d
MASK_R2_SUBI_N	include/opcode/nios2r2.h	1057;"	d
MASK_R2_SUB_N	include/opcode/nios2r2.h	1055;"	d
MASK_R2_SYNC	include/opcode/nios2r2.h	1059;"	d
MASK_R2_TRAP	include/opcode/nios2r2.h	1061;"	d
MASK_R2_TRAP_N	include/opcode/nios2r2.h	1063;"	d
MASK_R2_WRCTL	include/opcode/nios2r2.h	1065;"	d
MASK_R2_WRPIE	include/opcode/nios2r2.h	1067;"	d
MASK_R2_WRPRS	include/opcode/nios2r2.h	1069;"	d
MASK_R2_XOR	include/opcode/nios2r2.h	1071;"	d
MASK_R2_XORHI	include/opcode/nios2r2.h	1073;"	d
MASK_R2_XORI	include/opcode/nios2r2.h	1075;"	d
MASK_R2_XOR_N	include/opcode/nios2r2.h	1077;"	d
MASK_RD	opcodes/riscv-opc.c	71;"	d	file:
MASK_RDCYCLE	include/opcode/riscv-opc.h	27;"	d
MASK_RDCYCLEH	include/opcode/riscv-opc.h	33;"	d
MASK_RDINSTRET	include/opcode/riscv-opc.h	31;"	d
MASK_RDINSTRETH	include/opcode/riscv-opc.h	37;"	d
MASK_RDTIME	include/opcode/riscv-opc.h	29;"	d
MASK_RDTIMED	gdb/arch/loongarch-insn.h	/^       MASK_RDTIMED     = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_RDTIMEH	include/opcode/riscv-opc.h	35;"	d
MASK_RDTIMEHW	gdb/arch/loongarch-insn.h	/^       MASK_RDTIMEHW    = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_RDTIMELW	gdb/arch/loongarch-insn.h	/^       MASK_RDTIMELW    = 22,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_REG	opcodes/tic80-opc.c	516;"	d	file:
MASK_REM	include/opcode/riscv-opc.h	157;"	d
MASK_REMU	include/opcode/riscv-opc.h	159;"	d
MASK_REMUW	include/opcode/riscv-opc.h	169;"	d
MASK_REMW	include/opcode/riscv-opc.h	167;"	d
MASK_REVB	gdb/arch/loongarch-insn.h	/^       MASK_REVB        = 20,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_REVH	gdb/arch/loongarch-insn.h	/^       MASK_REVH        = 21,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_RIE_R0I0	opcodes/s390-opc.c	530;"	d	file:
MASK_RIE_R0IU	opcodes/s390-opc.c	529;"	d	file:
MASK_RIE_R0PI	opcodes/s390-opc.c	526;"	d	file:
MASK_RIE_R0PU	opcodes/s390-opc.c	528;"	d	file:
MASK_RIE_R0U0	opcodes/s390-opc.c	532;"	d	file:
MASK_RIE_R0UU	opcodes/s390-opc.c	531;"	d	file:
MASK_RIE_RRI0	opcodes/s390-opc.c	524;"	d	file:
MASK_RIE_RRP	opcodes/s390-opc.c	521;"	d	file:
MASK_RIE_RRP0	opcodes/s390-opc.c	523;"	d	file:
MASK_RIE_RRPU	opcodes/s390-opc.c	522;"	d	file:
MASK_RIE_RRUUU	opcodes/s390-opc.c	534;"	d	file:
MASK_RIE_RUI0	opcodes/s390-opc.c	533;"	d	file:
MASK_RIE_RUPI	opcodes/s390-opc.c	525;"	d	file:
MASK_RIE_RUPU	opcodes/s390-opc.c	527;"	d	file:
MASK_RIL_0P	opcodes/s390-opc.c	535;"	d	file:
MASK_RIL_RI	opcodes/s390-opc.c	538;"	d	file:
MASK_RIL_RP	opcodes/s390-opc.c	536;"	d	file:
MASK_RIL_RU	opcodes/s390-opc.c	539;"	d	file:
MASK_RIL_UP	opcodes/s390-opc.c	537;"	d	file:
MASK_RIS_R0RDI	opcodes/s390-opc.c	546;"	d	file:
MASK_RIS_R0RDU	opcodes/s390-opc.c	548;"	d	file:
MASK_RIS_RURDI	opcodes/s390-opc.c	545;"	d	file:
MASK_RIS_RURDU	opcodes/s390-opc.c	547;"	d	file:
MASK_RI_0P	opcodes/s390-opc.c	540;"	d	file:
MASK_RI_RI	opcodes/s390-opc.c	541;"	d	file:
MASK_RI_RP	opcodes/s390-opc.c	542;"	d	file:
MASK_RI_RU	opcodes/s390-opc.c	543;"	d	file:
MASK_RI_UP	opcodes/s390-opc.c	544;"	d	file:
MASK_RL	opcodes/riscv-opc.c	80;"	d	file:
MASK_RM	opcodes/riscv-opc.c	76;"	d	file:
MASK_ROTRID	gdb/arch/loongarch-insn.h	/^       MASK_ROTRID      = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_ROTRIW	gdb/arch/loongarch-insn.h	/^       MASK_ROTRIW      = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_RRE_00	opcodes/s390-opc.c	549;"	d	file:
MASK_RRE_0R	opcodes/s390-opc.c	550;"	d	file:
MASK_RRE_AA	opcodes/s390-opc.c	551;"	d	file:
MASK_RRE_AR	opcodes/s390-opc.c	552;"	d	file:
MASK_RRE_F0	opcodes/s390-opc.c	553;"	d	file:
MASK_RRE_FE0	opcodes/s390-opc.c	554;"	d	file:
MASK_RRE_FEF	opcodes/s390-opc.c	556;"	d	file:
MASK_RRE_FEFE	opcodes/s390-opc.c	558;"	d	file:
MASK_RRE_FER	opcodes/s390-opc.c	567;"	d	file:
MASK_RRE_FF	opcodes/s390-opc.c	555;"	d	file:
MASK_RRE_FFE	opcodes/s390-opc.c	557;"	d	file:
MASK_RRE_FR	opcodes/s390-opc.c	566;"	d	file:
MASK_RRE_R0	opcodes/s390-opc.c	559;"	d	file:
MASK_RRE_RA	opcodes/s390-opc.c	560;"	d	file:
MASK_RRE_RER	opcodes/s390-opc.c	564;"	d	file:
MASK_RRE_RERE	opcodes/s390-opc.c	565;"	d	file:
MASK_RRE_RF	opcodes/s390-opc.c	561;"	d	file:
MASK_RRE_RFE	opcodes/s390-opc.c	562;"	d	file:
MASK_RRE_RR	opcodes/s390-opc.c	563;"	d	file:
MASK_RRF_00RR	opcodes/s390-opc.c	595;"	d	file:
MASK_RRF_0UFEF	opcodes/s390-opc.c	589;"	d	file:
MASK_RRF_0UFF	opcodes/s390-opc.c	588;"	d	file:
MASK_RRF_0UREFE	opcodes/s390-opc.c	597;"	d	file:
MASK_RRF_0URF	opcodes/s390-opc.c	596;"	d	file:
MASK_RRF_F0FF	opcodes/s390-opc.c	568;"	d	file:
MASK_RRF_F0FF2	opcodes/s390-opc.c	570;"	d	file:
MASK_RRF_F0FR	opcodes/s390-opc.c	571;"	d	file:
MASK_RRF_FE0FER	opcodes/s390-opc.c	572;"	d	file:
MASK_RRF_FE0FF	opcodes/s390-opc.c	569;"	d	file:
MASK_RRF_FEFERU	opcodes/s390-opc.c	591;"	d	file:
MASK_RRF_FEUFEFE	opcodes/s390-opc.c	574;"	d	file:
MASK_RRF_FEUFEFE2	opcodes/s390-opc.c	576;"	d	file:
MASK_RRF_FFRU	opcodes/s390-opc.c	590;"	d	file:
MASK_RRF_FUFF	opcodes/s390-opc.c	573;"	d	file:
MASK_RRF_FUFF2	opcodes/s390-opc.c	575;"	d	file:
MASK_RRF_R0RR	opcodes/s390-opc.c	579;"	d	file:
MASK_RRF_R0RR2	opcodes/s390-opc.c	580;"	d	file:
MASK_RRF_RURR	opcodes/s390-opc.c	577;"	d	file:
MASK_RRF_RURR2	opcodes/s390-opc.c	578;"	d	file:
MASK_RRF_U0FEFE	opcodes/s390-opc.c	582;"	d	file:
MASK_RRF_U0FF	opcodes/s390-opc.c	581;"	d	file:
MASK_RRF_U0RER	opcodes/s390-opc.c	593;"	d	file:
MASK_RRF_U0RERE	opcodes/s390-opc.c	594;"	d	file:
MASK_RRF_U0RF	opcodes/s390-opc.c	583;"	d	file:
MASK_RRF_U0RFE	opcodes/s390-opc.c	584;"	d	file:
MASK_RRF_U0RR	opcodes/s390-opc.c	592;"	d	file:
MASK_RRF_UUFEFE	opcodes/s390-opc.c	587;"	d	file:
MASK_RRF_UUFER	opcodes/s390-opc.c	599;"	d	file:
MASK_RRF_UUFF	opcodes/s390-opc.c	585;"	d	file:
MASK_RRF_UUFFE	opcodes/s390-opc.c	586;"	d	file:
MASK_RRF_UUFR	opcodes/s390-opc.c	598;"	d	file:
MASK_RRF_UURF	opcodes/s390-opc.c	600;"	d	file:
MASK_RRF_UURFE	opcodes/s390-opc.c	601;"	d	file:
MASK_RRR_F0FF	opcodes/s390-opc.c	612;"	d	file:
MASK_RRR_FE0FEFE	opcodes/s390-opc.c	613;"	d	file:
MASK_RRS_RRRD0	opcodes/s390-opc.c	615;"	d	file:
MASK_RRS_RRRDU	opcodes/s390-opc.c	614;"	d	file:
MASK_RR_0R	opcodes/s390-opc.c	602;"	d	file:
MASK_RR_FEF	opcodes/s390-opc.c	604;"	d	file:
MASK_RR_FEFE	opcodes/s390-opc.c	606;"	d	file:
MASK_RR_FF	opcodes/s390-opc.c	603;"	d	file:
MASK_RR_FFE	opcodes/s390-opc.c	605;"	d	file:
MASK_RR_R0	opcodes/s390-opc.c	607;"	d	file:
MASK_RR_RER	opcodes/s390-opc.c	609;"	d	file:
MASK_RR_RR	opcodes/s390-opc.c	608;"	d	file:
MASK_RR_U0	opcodes/s390-opc.c	610;"	d	file:
MASK_RR_UR	opcodes/s390-opc.c	611;"	d	file:
MASK_RS1	opcodes/riscv-opc.c	69;"	d	file:
MASK_RS2	opcodes/riscv-opc.c	70;"	d	file:
MASK_RSE_CCRD	opcodes/s390-opc.c	618;"	d	file:
MASK_RSE_RERERD	opcodes/s390-opc.c	617;"	d	file:
MASK_RSE_RRRD	opcodes/s390-opc.c	616;"	d	file:
MASK_RSE_RURD	opcodes/s390-opc.c	619;"	d	file:
MASK_RSI_RRP	opcodes/s390-opc.c	623;"	d	file:
MASK_RSL_LRDFEU	opcodes/s390-opc.c	622;"	d	file:
MASK_RSL_LRDFU	opcodes/s390-opc.c	621;"	d	file:
MASK_RSL_R0RD	opcodes/s390-opc.c	620;"	d	file:
MASK_RSY_AARD	opcodes/s390-opc.c	636;"	d	file:
MASK_RSY_CCRD	opcodes/s390-opc.c	637;"	d	file:
MASK_RSY_R0RD	opcodes/s390-opc.c	635;"	d	file:
MASK_RSY_RERERD	opcodes/s390-opc.c	632;"	d	file:
MASK_RSY_RRRD	opcodes/s390-opc.c	631;"	d	file:
MASK_RSY_RURD	opcodes/s390-opc.c	633;"	d	file:
MASK_RSY_RURD2	opcodes/s390-opc.c	634;"	d	file:
MASK_RS_AARD	opcodes/s390-opc.c	624;"	d	file:
MASK_RS_CCRD	opcodes/s390-opc.c	625;"	d	file:
MASK_RS_R0RD	opcodes/s390-opc.c	626;"	d	file:
MASK_RS_RE0RD	opcodes/s390-opc.c	627;"	d	file:
MASK_RS_RERERD	opcodes/s390-opc.c	629;"	d	file:
MASK_RS_RRRD	opcodes/s390-opc.c	628;"	d	file:
MASK_RS_RURD	opcodes/s390-opc.c	630;"	d	file:
MASK_RVC_IMM	opcodes/riscv-opc.c	74;"	d	file:
MASK_RXE_FERRD	opcodes/s390-opc.c	639;"	d	file:
MASK_RXE_FRRD	opcodes/s390-opc.c	638;"	d	file:
MASK_RXE_RERRD	opcodes/s390-opc.c	642;"	d	file:
MASK_RXE_RRRD	opcodes/s390-opc.c	640;"	d	file:
MASK_RXE_RRRDU	opcodes/s390-opc.c	641;"	d	file:
MASK_RXF_FERRDFE	opcodes/s390-opc.c	645;"	d	file:
MASK_RXF_FRRDF	opcodes/s390-opc.c	643;"	d	file:
MASK_RXF_FRRDFE	opcodes/s390-opc.c	644;"	d	file:
MASK_RXF_RRRDR	opcodes/s390-opc.c	646;"	d	file:
MASK_RXY_0RRD	opcodes/s390-opc.c	651;"	d	file:
MASK_RXY_FRRD	opcodes/s390-opc.c	649;"	d	file:
MASK_RXY_RERRD	opcodes/s390-opc.c	648;"	d	file:
MASK_RXY_RRRD	opcodes/s390-opc.c	647;"	d	file:
MASK_RXY_URRD	opcodes/s390-opc.c	650;"	d	file:
MASK_RX_0RRD	opcodes/s390-opc.c	652;"	d	file:
MASK_RX_FERRD	opcodes/s390-opc.c	654;"	d	file:
MASK_RX_FRRD	opcodes/s390-opc.c	653;"	d	file:
MASK_RX_RERRD	opcodes/s390-opc.c	656;"	d	file:
MASK_RX_RRRD	opcodes/s390-opc.c	655;"	d	file:
MASK_RX_URRD	opcodes/s390-opc.c	657;"	d	file:
MASK_SB	include/opcode/riscv-opc.h	133;"	d
MASK_SBREAK	include/opcode/riscv-opc.h	41;"	d
MASK_SCALL	include/opcode/riscv-opc.h	39;"	d
MASK_SCD	gdb/arch/loongarch-insn.h	/^       MASK_SCD         = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SCW	gdb/arch/loongarch-insn.h	/^       MASK_SCW         = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SC_D	include/opcode/riscv-opc.h	213;"	d
MASK_SC_W	include/opcode/riscv-opc.h	191;"	d
MASK_SD	include/opcode/riscv-opc.h	139;"	d
MASK_SFENCE_VM	include/opcode/riscv-opc.h	229;"	d
MASK_SFENCE_VMA	include/opcode/riscv-opc.h	231;"	d
MASK_SH	include/opcode/riscv-opc.h	135;"	d
MASK_SHIFT	gdb/arch/loongarch-insn.h	/^       MASK_SHIFT       = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SI	opcodes/tic80-opc.c	508;"	d	file:
MASK_SIGNED_AM	gdb/arch/loongarch-insn.h	/^       MASK_SIGNED_AM   = 12,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SIL_RDI	opcodes/s390-opc.c	662;"	d	file:
MASK_SIL_RDU	opcodes/s390-opc.c	663;"	d	file:
MASK_SIY_IRD	opcodes/s390-opc.c	661;"	d	file:
MASK_SIY_URD	opcodes/s390-opc.c	660;"	d	file:
MASK_SI_RD	opcodes/s390-opc.c	658;"	d	file:
MASK_SI_URD	opcodes/s390-opc.c	659;"	d	file:
MASK_SLL	include/opcode/riscv-opc.h	85;"	d
MASK_SLLI	include/opcode/riscv-opc.h	65;"	d
MASK_SLLID	gdb/arch/loongarch-insn.h	/^       MASK_SLLID       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SLLIW	gdb/arch/loongarch-insn.h	/^       MASK_SLLIW       = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SLLIW	include/opcode/riscv-opc.h	103;"	d
MASK_SLLI_RV32	include/opcode/riscv-opc.h	5;"	d
MASK_SLLW	include/opcode/riscv-opc.h	113;"	d
MASK_SLT	include/opcode/riscv-opc.h	87;"	d
MASK_SLTI	include/opcode/riscv-opc.h	67;"	d
MASK_SLTIU	include/opcode/riscv-opc.h	69;"	d
MASK_SLTU	include/opcode/riscv-opc.h	89;"	d
MASK_SMI_U0RDP	opcodes/s390-opc.c	664;"	d	file:
MASK_SPARCLET	opcodes/sparc-opc.c	35;"	d	file:
MASK_SPARCLITE	opcodes/sparc-opc.c	36;"	d	file:
MASK_SRA	include/opcode/riscv-opc.h	95;"	d
MASK_SRAI	include/opcode/riscv-opc.h	75;"	d
MASK_SRAID	gdb/arch/loongarch-insn.h	/^       MASK_SRAID       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SRAIW	gdb/arch/loongarch-insn.h	/^       MASK_SRAIW       = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SRAIW	include/opcode/riscv-opc.h	107;"	d
MASK_SRAI_RV32	include/opcode/riscv-opc.h	9;"	d
MASK_SRAW	include/opcode/riscv-opc.h	117;"	d
MASK_SRET	include/opcode/riscv-opc.h	221;"	d
MASK_SRL	include/opcode/riscv-opc.h	93;"	d
MASK_SRLI	include/opcode/riscv-opc.h	73;"	d
MASK_SRLID	gdb/arch/loongarch-insn.h	/^       MASK_SRLID       = 16,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SRLIW	gdb/arch/loongarch-insn.h	/^       MASK_SRLIW       = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SRLIW	include/opcode/riscv-opc.h	105;"	d
MASK_SRLI_RV32	include/opcode/riscv-opc.h	7;"	d
MASK_SRLW	include/opcode/riscv-opc.h	115;"	d
MASK_SSE_RDRD	opcodes/s390-opc.c	665;"	d	file:
MASK_SSF_RERDRD2	opcodes/s390-opc.c	674;"	d	file:
MASK_SSF_RRDRD	opcodes/s390-opc.c	673;"	d	file:
MASK_SS_L0RDRD	opcodes/s390-opc.c	666;"	d	file:
MASK_SS_L2RDRD	opcodes/s390-opc.c	667;"	d	file:
MASK_SS_LIRDRD	opcodes/s390-opc.c	668;"	d	file:
MASK_SS_LLRDRD	opcodes/s390-opc.c	669;"	d	file:
MASK_SS_RRRDRD	opcodes/s390-opc.c	670;"	d	file:
MASK_SS_RRRDRD2	opcodes/s390-opc.c	671;"	d	file:
MASK_SS_RRRDRD3	opcodes/s390-opc.c	672;"	d	file:
MASK_ST	gdb/arch/loongarch-insn.h	/^       MASK_ST          = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STB	gdb/arch/loongarch-insn.h	/^       MASK_STB         = 12,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STD	gdb/arch/loongarch-insn.h	/^       MASK_STD         = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STGT	gdb/arch/loongarch-insn.h	/^       MASK_STGT        = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STH	gdb/arch/loongarch-insn.h	/^       MASK_STH         = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STLE	gdb/arch/loongarch-insn.h	/^       MASK_STLE        = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STPTRD	gdb/arch/loongarch-insn.h	/^       MASK_STPTRD      = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STPTRW	gdb/arch/loongarch-insn.h	/^       MASK_STPTRW      = 8,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STW	gdb/arch/loongarch-insn.h	/^       MASK_STW         = 10,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STXB	gdb/arch/loongarch-insn.h	/^       MASK_STXB        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STXD	gdb/arch/loongarch-insn.h	/^       MASK_STXD        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STXH	gdb/arch/loongarch-insn.h	/^       MASK_STXH        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_STXW	gdb/arch/loongarch-insn.h	/^       MASK_STXW        = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_SUB	include/opcode/riscv-opc.h	83;"	d
MASK_SUBW	include/opcode/riscv-opc.h	111;"	d
MASK_SUCC	opcodes/riscv-opc.c	78;"	d	file:
MASK_SW	include/opcode/riscv-opc.h	137;"	d
MASK_SYSCALL	gdb/arch/loongarch-insn.h	/^       MASK_SYSCALL     = 17,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_S_00	opcodes/s390-opc.c	675;"	d	file:
MASK_S_RD	opcodes/s390-opc.c	676;"	d	file:
MASK_TLBCLR	gdb/arch/loongarch-insn.h	/^       MASK_TLBCLR      = 32,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_TLBFILL	gdb/arch/loongarch-insn.h	/^       MASK_TLBFILL     = 32,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_TLBFLUSH	gdb/arch/loongarch-insn.h	/^       MASK_TLBFLUSH    = 32,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_TLBWR	gdb/arch/loongarch-insn.h	/^       MASK_TLBWR       = 32,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_UIMM	opcodes/riscv-opc.c	75;"	d	file:
MASK_UNSIGNED_AM	gdb/arch/loongarch-insn.h	/^       MASK_UNSIGNED_AM = 15,$/;"	e	enum:loongarch_opcode_mask_bit
MASK_URET	include/opcode/riscv-opc.h	219;"	d
MASK_V	opcodes/tic80-opc.c	581;"	d	file:
MASK_V6	opcodes/sparc-opc.c	31;"	d	file:
MASK_V7	opcodes/sparc-opc.c	32;"	d	file:
MASK_V8	opcodes/sparc-opc.c	33;"	d	file:
MASK_V9	opcodes/sparc-dis.c	29;"	d	file:
MASK_V9	opcodes/sparc-opc.c	37;"	d	file:
MASK_V9A	opcodes/sparc-opc.c	38;"	d	file:
MASK_V9B	opcodes/sparc-opc.c	39;"	d	file:
MASK_V9C	opcodes/sparc-opc.c	40;"	d	file:
MASK_V9D	opcodes/sparc-opc.c	41;"	d	file:
MASK_V9E	opcodes/sparc-opc.c	42;"	d	file:
MASK_V9M	opcodes/sparc-opc.c	44;"	d	file:
MASK_V9V	opcodes/sparc-opc.c	43;"	d	file:
MASK_VRI_V	opcodes/s390-opc.c	679;"	d	file:
MASK_VRI_V0I	opcodes/s390-opc.c	687;"	d	file:
MASK_VRI_V0IU	opcodes/s390-opc.c	686;"	d	file:
MASK_VRI_V0U	opcodes/s390-opc.c	678;"	d	file:
MASK_VRI_V0UU	opcodes/s390-opc.c	681;"	d	file:
MASK_VRI_V0UU2	opcodes/s390-opc.c	682;"	d	file:
MASK_VRI_V0UUU	opcodes/s390-opc.c	680;"	d	file:
MASK_VRI_VR0UU	opcodes/s390-opc.c	693;"	d	file:
MASK_VRI_VVU	opcodes/s390-opc.c	684;"	d	file:
MASK_VRI_VVU2	opcodes/s390-opc.c	685;"	d	file:
MASK_VRI_VVUU	opcodes/s390-opc.c	683;"	d	file:
MASK_VRI_VVUUU	opcodes/s390-opc.c	691;"	d	file:
MASK_VRI_VVUUU2	opcodes/s390-opc.c	692;"	d	file:
MASK_VRI_VVV0U	opcodes/s390-opc.c	690;"	d	file:
MASK_VRI_VVV0UU	opcodes/s390-opc.c	688;"	d	file:
MASK_VRI_VVV0UU2	opcodes/s390-opc.c	689;"	d	file:
MASK_VRR_0V	opcodes/s390-opc.c	704;"	d	file:
MASK_VRR_0VV0U	opcodes/s390-opc.c	733;"	d	file:
MASK_VRR_RV0U	opcodes/s390-opc.c	734;"	d	file:
MASK_VRR_VRR	opcodes/s390-opc.c	705;"	d	file:
MASK_VRR_VV	opcodes/s390-opc.c	719;"	d	file:
MASK_VRR_VV0U	opcodes/s390-opc.c	714;"	d	file:
MASK_VRR_VV0U0U	opcodes/s390-opc.c	732;"	d	file:
MASK_VRR_VV0U2	opcodes/s390-opc.c	715;"	d	file:
MASK_VRR_VV0UU	opcodes/s390-opc.c	716;"	d	file:
MASK_VRR_VV0UU2	opcodes/s390-opc.c	717;"	d	file:
MASK_VRR_VV0UU8	opcodes/s390-opc.c	718;"	d	file:
MASK_VRR_VV0UUU	opcodes/s390-opc.c	730;"	d	file:
MASK_VRR_VVV	opcodes/s390-opc.c	711;"	d	file:
MASK_VRR_VVV0U	opcodes/s390-opc.c	706;"	d	file:
MASK_VRR_VVV0U0	opcodes/s390-opc.c	707;"	d	file:
MASK_VRR_VVV0U0U	opcodes/s390-opc.c	726;"	d	file:
MASK_VRR_VVV0U1	opcodes/s390-opc.c	708;"	d	file:
MASK_VRR_VVV0U2	opcodes/s390-opc.c	709;"	d	file:
MASK_VRR_VVV0U3	opcodes/s390-opc.c	710;"	d	file:
MASK_VRR_VVV0UU	opcodes/s390-opc.c	729;"	d	file:
MASK_VRR_VVV0UUU	opcodes/s390-opc.c	728;"	d	file:
MASK_VRR_VVV0V	opcodes/s390-opc.c	713;"	d	file:
MASK_VRR_VVV2	opcodes/s390-opc.c	712;"	d	file:
MASK_VRR_VVVU0UV	opcodes/s390-opc.c	731;"	d	file:
MASK_VRR_VVVU0V	opcodes/s390-opc.c	721;"	d	file:
MASK_VRR_VVVU0VB	opcodes/s390-opc.c	722;"	d	file:
MASK_VRR_VVVU0VB1	opcodes/s390-opc.c	723;"	d	file:
MASK_VRR_VVVU0VB2	opcodes/s390-opc.c	724;"	d	file:
MASK_VRR_VVVU0VB3	opcodes/s390-opc.c	725;"	d	file:
MASK_VRR_VVVUU0V	opcodes/s390-opc.c	720;"	d	file:
MASK_VRR_VVVV	opcodes/s390-opc.c	727;"	d	file:
MASK_VRS_RRDV	opcodes/s390-opc.c	703;"	d	file:
MASK_VRS_RVRD	opcodes/s390-opc.c	698;"	d	file:
MASK_VRS_RVRDU	opcodes/s390-opc.c	697;"	d	file:
MASK_VRS_VRRD	opcodes/s390-opc.c	702;"	d	file:
MASK_VRS_VRRDU	opcodes/s390-opc.c	701;"	d	file:
MASK_VRS_VVRD	opcodes/s390-opc.c	700;"	d	file:
MASK_VRS_VVRDU	opcodes/s390-opc.c	699;"	d	file:
MASK_VRV_VVXRDU	opcodes/s390-opc.c	677;"	d	file:
MASK_VRX_VRRD	opcodes/s390-opc.c	694;"	d	file:
MASK_VRX_VRRDU	opcodes/s390-opc.c	696;"	d	file:
MASK_VRX_VV	opcodes/s390-opc.c	695;"	d	file:
MASK_VSI_URDV	opcodes/s390-opc.c	735;"	d	file:
MASK_WFI	include/opcode/riscv-opc.h	233;"	d
MASK_XOR	include/opcode/riscv-opc.h	91;"	d
MASK_XORI	include/opcode/riscv-opc.h	71;"	d
MAT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MAT:$/;"	l
MAT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MAT:$/;"	l
MATCH	bfd/elfxx-mips.c	13293;"	d	file:
MATCH	zlib/inflate.h	/^            MATCH,      \/* o: waiting for output space to copy string *\/$/;"	e	enum:__anon979
MATCHED_SOMETHING	libiberty/regex.c	1813;"	d	file:
MATCHING_INO	gdb/gnulib/import/getcwd.c	77;"	d	file:
MATCHING_INO	gdb/gnulib/import/getcwd.c	79;"	d	file:
MATCHING_IN_FIRST_STRING	libiberty/regex.c	5275;"	d	file:
MATCHING_IN_FRST_STRING	libiberty/regex.c	8186;"	d	file:
MATCH_ADD	include/opcode/riscv-opc.h	80;"	d
MATCH_ADDI	include/opcode/riscv-opc.h	62;"	d
MATCH_ADDIW	include/opcode/riscv-opc.h	100;"	d
MATCH_ADDW	include/opcode/riscv-opc.h	108;"	d
MATCH_AMOADD_D	include/opcode/riscv-opc.h	192;"	d
MATCH_AMOADD_W	include/opcode/riscv-opc.h	170;"	d
MATCH_AMOAND_D	include/opcode/riscv-opc.h	198;"	d
MATCH_AMOAND_W	include/opcode/riscv-opc.h	176;"	d
MATCH_AMOMAXU_D	include/opcode/riscv-opc.h	206;"	d
MATCH_AMOMAXU_W	include/opcode/riscv-opc.h	184;"	d
MATCH_AMOMAX_D	include/opcode/riscv-opc.h	202;"	d
MATCH_AMOMAX_W	include/opcode/riscv-opc.h	180;"	d
MATCH_AMOMINU_D	include/opcode/riscv-opc.h	204;"	d
MATCH_AMOMINU_W	include/opcode/riscv-opc.h	182;"	d
MATCH_AMOMIN_D	include/opcode/riscv-opc.h	200;"	d
MATCH_AMOMIN_W	include/opcode/riscv-opc.h	178;"	d
MATCH_AMOOR_D	include/opcode/riscv-opc.h	196;"	d
MATCH_AMOOR_W	include/opcode/riscv-opc.h	174;"	d
MATCH_AMOSWAP_D	include/opcode/riscv-opc.h	208;"	d
MATCH_AMOSWAP_W	include/opcode/riscv-opc.h	186;"	d
MATCH_AMOXOR_D	include/opcode/riscv-opc.h	194;"	d
MATCH_AMOXOR_W	include/opcode/riscv-opc.h	172;"	d
MATCH_AND	include/opcode/riscv-opc.h	98;"	d
MATCH_ANDI	include/opcode/riscv-opc.h	78;"	d
MATCH_AUIPC	include/opcode/riscv-opc.h	60;"	d
MATCH_BEQ	include/opcode/riscv-opc.h	42;"	d
MATCH_BGE	include/opcode/riscv-opc.h	48;"	d
MATCH_BGEU	include/opcode/riscv-opc.h	52;"	d
MATCH_BLT	include/opcode/riscv-opc.h	46;"	d
MATCH_BLTU	include/opcode/riscv-opc.h	50;"	d
MATCH_BNE	include/opcode/riscv-opc.h	44;"	d
MATCH_CSRRC	include/opcode/riscv-opc.h	238;"	d
MATCH_CSRRCI	include/opcode/riscv-opc.h	244;"	d
MATCH_CSRRS	include/opcode/riscv-opc.h	236;"	d
MATCH_CSRRSI	include/opcode/riscv-opc.h	242;"	d
MATCH_CSRRW	include/opcode/riscv-opc.h	234;"	d
MATCH_CSRRWI	include/opcode/riscv-opc.h	240;"	d
MATCH_CUSTOM0	include/opcode/riscv-opc.h	528;"	d
MATCH_CUSTOM0_RD	include/opcode/riscv-opc.h	534;"	d
MATCH_CUSTOM0_RD_RS1	include/opcode/riscv-opc.h	536;"	d
MATCH_CUSTOM0_RD_RS1_RS2	include/opcode/riscv-opc.h	538;"	d
MATCH_CUSTOM0_RS1	include/opcode/riscv-opc.h	530;"	d
MATCH_CUSTOM0_RS1_RS2	include/opcode/riscv-opc.h	532;"	d
MATCH_CUSTOM1	include/opcode/riscv-opc.h	540;"	d
MATCH_CUSTOM1_RD	include/opcode/riscv-opc.h	546;"	d
MATCH_CUSTOM1_RD_RS1	include/opcode/riscv-opc.h	548;"	d
MATCH_CUSTOM1_RD_RS1_RS2	include/opcode/riscv-opc.h	550;"	d
MATCH_CUSTOM1_RS1	include/opcode/riscv-opc.h	542;"	d
MATCH_CUSTOM1_RS1_RS2	include/opcode/riscv-opc.h	544;"	d
MATCH_CUSTOM2	include/opcode/riscv-opc.h	552;"	d
MATCH_CUSTOM2_RD	include/opcode/riscv-opc.h	558;"	d
MATCH_CUSTOM2_RD_RS1	include/opcode/riscv-opc.h	560;"	d
MATCH_CUSTOM2_RD_RS1_RS2	include/opcode/riscv-opc.h	562;"	d
MATCH_CUSTOM2_RS1	include/opcode/riscv-opc.h	554;"	d
MATCH_CUSTOM2_RS1_RS2	include/opcode/riscv-opc.h	556;"	d
MATCH_CUSTOM3	include/opcode/riscv-opc.h	564;"	d
MATCH_CUSTOM3_RD	include/opcode/riscv-opc.h	570;"	d
MATCH_CUSTOM3_RD_RS1	include/opcode/riscv-opc.h	572;"	d
MATCH_CUSTOM3_RD_RS1_RS2	include/opcode/riscv-opc.h	574;"	d
MATCH_CUSTOM3_RS1	include/opcode/riscv-opc.h	566;"	d
MATCH_CUSTOM3_RS1_RS2	include/opcode/riscv-opc.h	568;"	d
MATCH_C_ADD	include/opcode/riscv-opc.h	500;"	d
MATCH_C_ADDI	include/opcode/riscv-opc.h	452;"	d
MATCH_C_ADDI16SP	include/opcode/riscv-opc.h	510;"	d
MATCH_C_ADDI4SPN	include/opcode/riscv-opc.h	438;"	d
MATCH_C_ADDIW	include/opcode/riscv-opc.h	522;"	d
MATCH_C_ADDW	include/opcode/riscv-opc.h	480;"	d
MATCH_C_AND	include/opcode/riscv-opc.h	476;"	d
MATCH_C_ANDI	include/opcode/riscv-opc.h	468;"	d
MATCH_C_BEQZ	include/opcode/riscv-opc.h	484;"	d
MATCH_C_BNEZ	include/opcode/riscv-opc.h	486;"	d
MATCH_C_EBREAK	include/opcode/riscv-opc.h	516;"	d
MATCH_C_FLD	include/opcode/riscv-opc.h	440;"	d
MATCH_C_FLDSP	include/opcode/riscv-opc.h	492;"	d
MATCH_C_FLW	include/opcode/riscv-opc.h	444;"	d
MATCH_C_FLWSP	include/opcode/riscv-opc.h	496;"	d
MATCH_C_FSD	include/opcode/riscv-opc.h	446;"	d
MATCH_C_FSDSP	include/opcode/riscv-opc.h	502;"	d
MATCH_C_FSW	include/opcode/riscv-opc.h	450;"	d
MATCH_C_FSWSP	include/opcode/riscv-opc.h	506;"	d
MATCH_C_J	include/opcode/riscv-opc.h	482;"	d
MATCH_C_JAL	include/opcode/riscv-opc.h	454;"	d
MATCH_C_JALR	include/opcode/riscv-opc.h	514;"	d
MATCH_C_JR	include/opcode/riscv-opc.h	512;"	d
MATCH_C_LD	include/opcode/riscv-opc.h	518;"	d
MATCH_C_LDSP	include/opcode/riscv-opc.h	524;"	d
MATCH_C_LI	include/opcode/riscv-opc.h	456;"	d
MATCH_C_LUI	include/opcode/riscv-opc.h	458;"	d
MATCH_C_LW	include/opcode/riscv-opc.h	442;"	d
MATCH_C_LWSP	include/opcode/riscv-opc.h	494;"	d
MATCH_C_MV	include/opcode/riscv-opc.h	498;"	d
MATCH_C_NOP	include/opcode/riscv-opc.h	508;"	d
MATCH_C_OR	include/opcode/riscv-opc.h	474;"	d
MATCH_C_SD	include/opcode/riscv-opc.h	520;"	d
MATCH_C_SDSP	include/opcode/riscv-opc.h	526;"	d
MATCH_C_SLLI	include/opcode/riscv-opc.h	488;"	d
MATCH_C_SLLI64	include/opcode/riscv-opc.h	490;"	d
MATCH_C_SRAI	include/opcode/riscv-opc.h	464;"	d
MATCH_C_SRAI64	include/opcode/riscv-opc.h	466;"	d
MATCH_C_SRLI	include/opcode/riscv-opc.h	460;"	d
MATCH_C_SRLI64	include/opcode/riscv-opc.h	462;"	d
MATCH_C_SUB	include/opcode/riscv-opc.h	470;"	d
MATCH_C_SUBW	include/opcode/riscv-opc.h	478;"	d
MATCH_C_SW	include/opcode/riscv-opc.h	448;"	d
MATCH_C_SWSP	include/opcode/riscv-opc.h	504;"	d
MATCH_C_XOR	include/opcode/riscv-opc.h	472;"	d
MATCH_DIV	include/opcode/riscv-opc.h	152;"	d
MATCH_DIVU	include/opcode/riscv-opc.h	154;"	d
MATCH_DIVUW	include/opcode/riscv-opc.h	164;"	d
MATCH_DIVW	include/opcode/riscv-opc.h	162;"	d
MATCH_DRET	include/opcode/riscv-opc.h	226;"	d
MATCH_EBREAK	include/opcode/riscv-opc.h	216;"	d
MATCH_ECALL	include/opcode/riscv-opc.h	214;"	d
MATCH_FADD_D	include/opcode/riscv-opc.h	266;"	d
MATCH_FADD_Q	include/opcode/riscv-opc.h	290;"	d
MATCH_FADD_S	include/opcode/riscv-opc.h	246;"	d
MATCH_FCLASS_D	include/opcode/riscv-opc.h	358;"	d
MATCH_FCLASS_Q	include/opcode/riscv-opc.h	370;"	d
MATCH_FCLASS_S	include/opcode/riscv-opc.h	346;"	d
MATCH_FCVT_D_L	include/opcode/riscv-opc.h	386;"	d
MATCH_FCVT_D_LU	include/opcode/riscv-opc.h	388;"	d
MATCH_FCVT_D_Q	include/opcode/riscv-opc.h	312;"	d
MATCH_FCVT_D_S	include/opcode/riscv-opc.h	286;"	d
MATCH_FCVT_D_W	include/opcode/riscv-opc.h	382;"	d
MATCH_FCVT_D_WU	include/opcode/riscv-opc.h	384;"	d
MATCH_FCVT_LU_D	include/opcode/riscv-opc.h	354;"	d
MATCH_FCVT_LU_Q	include/opcode/riscv-opc.h	366;"	d
MATCH_FCVT_LU_S	include/opcode/riscv-opc.h	342;"	d
MATCH_FCVT_L_D	include/opcode/riscv-opc.h	352;"	d
MATCH_FCVT_L_Q	include/opcode/riscv-opc.h	364;"	d
MATCH_FCVT_L_S	include/opcode/riscv-opc.h	340;"	d
MATCH_FCVT_Q_D	include/opcode/riscv-opc.h	314;"	d
MATCH_FCVT_Q_L	include/opcode/riscv-opc.h	396;"	d
MATCH_FCVT_Q_LU	include/opcode/riscv-opc.h	398;"	d
MATCH_FCVT_Q_S	include/opcode/riscv-opc.h	310;"	d
MATCH_FCVT_Q_W	include/opcode/riscv-opc.h	392;"	d
MATCH_FCVT_Q_WU	include/opcode/riscv-opc.h	394;"	d
MATCH_FCVT_S_D	include/opcode/riscv-opc.h	284;"	d
MATCH_FCVT_S_L	include/opcode/riscv-opc.h	376;"	d
MATCH_FCVT_S_LU	include/opcode/riscv-opc.h	378;"	d
MATCH_FCVT_S_Q	include/opcode/riscv-opc.h	308;"	d
MATCH_FCVT_S_W	include/opcode/riscv-opc.h	372;"	d
MATCH_FCVT_S_WU	include/opcode/riscv-opc.h	374;"	d
MATCH_FCVT_WU_D	include/opcode/riscv-opc.h	350;"	d
MATCH_FCVT_WU_Q	include/opcode/riscv-opc.h	362;"	d
MATCH_FCVT_WU_S	include/opcode/riscv-opc.h	338;"	d
MATCH_FCVT_W_D	include/opcode/riscv-opc.h	348;"	d
MATCH_FCVT_W_Q	include/opcode/riscv-opc.h	360;"	d
MATCH_FCVT_W_S	include/opcode/riscv-opc.h	336;"	d
MATCH_FDIV_D	include/opcode/riscv-opc.h	272;"	d
MATCH_FDIV_Q	include/opcode/riscv-opc.h	296;"	d
MATCH_FDIV_S	include/opcode/riscv-opc.h	252;"	d
MATCH_FENCE	include/opcode/riscv-opc.h	140;"	d
MATCH_FENCE_I	include/opcode/riscv-opc.h	142;"	d
MATCH_FEQ_D	include/opcode/riscv-opc.h	328;"	d
MATCH_FEQ_Q	include/opcode/riscv-opc.h	334;"	d
MATCH_FEQ_S	include/opcode/riscv-opc.h	322;"	d
MATCH_FLD	include/opcode/riscv-opc.h	404;"	d
MATCH_FLE_D	include/opcode/riscv-opc.h	324;"	d
MATCH_FLE_Q	include/opcode/riscv-opc.h	330;"	d
MATCH_FLE_S	include/opcode/riscv-opc.h	318;"	d
MATCH_FLQ	include/opcode/riscv-opc.h	406;"	d
MATCH_FLT_D	include/opcode/riscv-opc.h	326;"	d
MATCH_FLT_Q	include/opcode/riscv-opc.h	332;"	d
MATCH_FLT_S	include/opcode/riscv-opc.h	320;"	d
MATCH_FLW	include/opcode/riscv-opc.h	402;"	d
MATCH_FMADD_D	include/opcode/riscv-opc.h	422;"	d
MATCH_FMADD_Q	include/opcode/riscv-opc.h	430;"	d
MATCH_FMADD_S	include/opcode/riscv-opc.h	414;"	d
MATCH_FMAX_D	include/opcode/riscv-opc.h	282;"	d
MATCH_FMAX_Q	include/opcode/riscv-opc.h	306;"	d
MATCH_FMAX_S	include/opcode/riscv-opc.h	262;"	d
MATCH_FMIN_D	include/opcode/riscv-opc.h	280;"	d
MATCH_FMIN_Q	include/opcode/riscv-opc.h	304;"	d
MATCH_FMIN_S	include/opcode/riscv-opc.h	260;"	d
MATCH_FMSUB_D	include/opcode/riscv-opc.h	424;"	d
MATCH_FMSUB_Q	include/opcode/riscv-opc.h	432;"	d
MATCH_FMSUB_S	include/opcode/riscv-opc.h	416;"	d
MATCH_FMUL_D	include/opcode/riscv-opc.h	270;"	d
MATCH_FMUL_Q	include/opcode/riscv-opc.h	294;"	d
MATCH_FMUL_S	include/opcode/riscv-opc.h	250;"	d
MATCH_FMV_D_X	include/opcode/riscv-opc.h	390;"	d
MATCH_FMV_Q_X	include/opcode/riscv-opc.h	400;"	d
MATCH_FMV_S_X	include/opcode/riscv-opc.h	380;"	d
MATCH_FMV_X_D	include/opcode/riscv-opc.h	356;"	d
MATCH_FMV_X_Q	include/opcode/riscv-opc.h	368;"	d
MATCH_FMV_X_S	include/opcode/riscv-opc.h	344;"	d
MATCH_FNMADD_D	include/opcode/riscv-opc.h	428;"	d
MATCH_FNMADD_Q	include/opcode/riscv-opc.h	436;"	d
MATCH_FNMADD_S	include/opcode/riscv-opc.h	420;"	d
MATCH_FNMSUB_D	include/opcode/riscv-opc.h	426;"	d
MATCH_FNMSUB_Q	include/opcode/riscv-opc.h	434;"	d
MATCH_FNMSUB_S	include/opcode/riscv-opc.h	418;"	d
MATCH_FRCSR	include/opcode/riscv-opc.h	24;"	d
MATCH_FRFLAGS	include/opcode/riscv-opc.h	10;"	d
MATCH_FRRM	include/opcode/riscv-opc.h	16;"	d
MATCH_FSCSR	include/opcode/riscv-opc.h	22;"	d
MATCH_FSD	include/opcode/riscv-opc.h	410;"	d
MATCH_FSFLAGS	include/opcode/riscv-opc.h	12;"	d
MATCH_FSFLAGSI	include/opcode/riscv-opc.h	14;"	d
MATCH_FSGNJN_D	include/opcode/riscv-opc.h	276;"	d
MATCH_FSGNJN_Q	include/opcode/riscv-opc.h	300;"	d
MATCH_FSGNJN_S	include/opcode/riscv-opc.h	256;"	d
MATCH_FSGNJX_D	include/opcode/riscv-opc.h	278;"	d
MATCH_FSGNJX_Q	include/opcode/riscv-opc.h	302;"	d
MATCH_FSGNJX_S	include/opcode/riscv-opc.h	258;"	d
MATCH_FSGNJ_D	include/opcode/riscv-opc.h	274;"	d
MATCH_FSGNJ_Q	include/opcode/riscv-opc.h	298;"	d
MATCH_FSGNJ_S	include/opcode/riscv-opc.h	254;"	d
MATCH_FSQ	include/opcode/riscv-opc.h	412;"	d
MATCH_FSQRT_D	include/opcode/riscv-opc.h	288;"	d
MATCH_FSQRT_Q	include/opcode/riscv-opc.h	316;"	d
MATCH_FSQRT_S	include/opcode/riscv-opc.h	264;"	d
MATCH_FSRM	include/opcode/riscv-opc.h	18;"	d
MATCH_FSRMI	include/opcode/riscv-opc.h	20;"	d
MATCH_FSUB_D	include/opcode/riscv-opc.h	268;"	d
MATCH_FSUB_Q	include/opcode/riscv-opc.h	292;"	d
MATCH_FSUB_S	include/opcode/riscv-opc.h	248;"	d
MATCH_FSW	include/opcode/riscv-opc.h	408;"	d
MATCH_FULL	opcodes/mips-dis.c	/^  MATCH_FULL,$/;"	e	enum:match_kind	file:
MATCH_FUNCTION	gdb/completer.c	/^    MATCH_FUNCTION,$/;"	e	enum:explicit_location_match_type	file:
MATCH_HRET	include/opcode/riscv-opc.h	222;"	d
MATCH_JAL	include/opcode/riscv-opc.h	56;"	d
MATCH_JALR	include/opcode/riscv-opc.h	54;"	d
MATCH_LABEL	gdb/completer.c	/^    MATCH_LABEL$/;"	e	enum:explicit_location_match_type	file:
MATCH_LB	include/opcode/riscv-opc.h	118;"	d
MATCH_LBU	include/opcode/riscv-opc.h	126;"	d
MATCH_LD	include/opcode/riscv-opc.h	124;"	d
MATCH_LH	include/opcode/riscv-opc.h	120;"	d
MATCH_LHU	include/opcode/riscv-opc.h	128;"	d
MATCH_LINE	gdb/completer.c	/^    MATCH_LINE,$/;"	e	enum:explicit_location_match_type	file:
MATCH_LREG	bfd/elfnn-riscv.c	165;"	d	file:
MATCH_LREG	bfd/elfnn-riscv.c	167;"	d	file:
MATCH_LR_D	include/opcode/riscv-opc.h	210;"	d
MATCH_LR_W	include/opcode/riscv-opc.h	188;"	d
MATCH_LUI	include/opcode/riscv-opc.h	58;"	d
MATCH_LW	include/opcode/riscv-opc.h	122;"	d
MATCH_LWU	include/opcode/riscv-opc.h	130;"	d
MATCH_MAY_ALLOCATE	libiberty/regex.c	1391;"	d	file:
MATCH_MAY_ALLOCATE	libiberty/regex.c	1405;"	d	file:
MATCH_MRET	include/opcode/riscv-opc.h	224;"	d
MATCH_MUL	include/opcode/riscv-opc.h	144;"	d
MATCH_MULH	include/opcode/riscv-opc.h	146;"	d
MATCH_MULHSU	include/opcode/riscv-opc.h	148;"	d
MATCH_MULHU	include/opcode/riscv-opc.h	150;"	d
MATCH_MULW	include/opcode/riscv-opc.h	160;"	d
MATCH_NONE	opcodes/mips-dis.c	/^  MATCH_NONE,$/;"	e	enum:match_kind	file:
MATCH_NULL_UNSET_VALUE	libiberty/regex.c	1802;"	d	file:
MATCH_OR	include/opcode/riscv-opc.h	96;"	d
MATCH_ORI	include/opcode/riscv-opc.h	76;"	d
MATCH_PARAMS	gdb/utils.h	/^  MATCH_PARAMS,$/;"	m	class:strncmp_iw_mode
MATCH_QUALIFIED	gdb/completer.c	/^    MATCH_QUALIFIED,$/;"	e	enum:explicit_location_match_type	file:
MATCH_R1_ADD	include/opcode/nios2r1.h	263;"	d
MATCH_R1_ADDI	include/opcode/nios2r1.h	265;"	d
MATCH_R1_AND	include/opcode/nios2r1.h	267;"	d
MATCH_R1_ANDHI	include/opcode/nios2r1.h	269;"	d
MATCH_R1_ANDI	include/opcode/nios2r1.h	271;"	d
MATCH_R1_BEQ	include/opcode/nios2r1.h	273;"	d
MATCH_R1_BGE	include/opcode/nios2r1.h	275;"	d
MATCH_R1_BGEU	include/opcode/nios2r1.h	277;"	d
MATCH_R1_BGT	include/opcode/nios2r1.h	279;"	d
MATCH_R1_BGTU	include/opcode/nios2r1.h	281;"	d
MATCH_R1_BLE	include/opcode/nios2r1.h	283;"	d
MATCH_R1_BLEU	include/opcode/nios2r1.h	285;"	d
MATCH_R1_BLT	include/opcode/nios2r1.h	287;"	d
MATCH_R1_BLTU	include/opcode/nios2r1.h	289;"	d
MATCH_R1_BNE	include/opcode/nios2r1.h	291;"	d
MATCH_R1_BR	include/opcode/nios2r1.h	293;"	d
MATCH_R1_BREAK	include/opcode/nios2r1.h	295;"	d
MATCH_R1_BRET	include/opcode/nios2r1.h	297;"	d
MATCH_R1_CALL	include/opcode/nios2r1.h	299;"	d
MATCH_R1_CALLR	include/opcode/nios2r1.h	301;"	d
MATCH_R1_CMPEQ	include/opcode/nios2r1.h	303;"	d
MATCH_R1_CMPEQI	include/opcode/nios2r1.h	305;"	d
MATCH_R1_CMPGE	include/opcode/nios2r1.h	307;"	d
MATCH_R1_CMPGEI	include/opcode/nios2r1.h	309;"	d
MATCH_R1_CMPGEU	include/opcode/nios2r1.h	311;"	d
MATCH_R1_CMPGEUI	include/opcode/nios2r1.h	313;"	d
MATCH_R1_CMPGT	include/opcode/nios2r1.h	315;"	d
MATCH_R1_CMPGTI	include/opcode/nios2r1.h	317;"	d
MATCH_R1_CMPGTU	include/opcode/nios2r1.h	319;"	d
MATCH_R1_CMPGTUI	include/opcode/nios2r1.h	321;"	d
MATCH_R1_CMPLE	include/opcode/nios2r1.h	323;"	d
MATCH_R1_CMPLEI	include/opcode/nios2r1.h	325;"	d
MATCH_R1_CMPLEU	include/opcode/nios2r1.h	327;"	d
MATCH_R1_CMPLEUI	include/opcode/nios2r1.h	329;"	d
MATCH_R1_CMPLT	include/opcode/nios2r1.h	331;"	d
MATCH_R1_CMPLTI	include/opcode/nios2r1.h	333;"	d
MATCH_R1_CMPLTU	include/opcode/nios2r1.h	335;"	d
MATCH_R1_CMPLTUI	include/opcode/nios2r1.h	337;"	d
MATCH_R1_CMPNE	include/opcode/nios2r1.h	339;"	d
MATCH_R1_CMPNEI	include/opcode/nios2r1.h	341;"	d
MATCH_R1_CUSTOM	include/opcode/nios2r1.h	343;"	d
MATCH_R1_DIV	include/opcode/nios2r1.h	345;"	d
MATCH_R1_DIVU	include/opcode/nios2r1.h	347;"	d
MATCH_R1_ERET	include/opcode/nios2r1.h	349;"	d
MATCH_R1_FLUSHD	include/opcode/nios2r1.h	351;"	d
MATCH_R1_FLUSHDA	include/opcode/nios2r1.h	353;"	d
MATCH_R1_FLUSHI	include/opcode/nios2r1.h	355;"	d
MATCH_R1_FLUSHP	include/opcode/nios2r1.h	357;"	d
MATCH_R1_INITD	include/opcode/nios2r1.h	359;"	d
MATCH_R1_INITDA	include/opcode/nios2r1.h	361;"	d
MATCH_R1_INITI	include/opcode/nios2r1.h	363;"	d
MATCH_R1_JMP	include/opcode/nios2r1.h	365;"	d
MATCH_R1_JMPI	include/opcode/nios2r1.h	367;"	d
MATCH_R1_LDB	include/opcode/nios2r1.h	369;"	d
MATCH_R1_LDBIO	include/opcode/nios2r1.h	371;"	d
MATCH_R1_LDBU	include/opcode/nios2r1.h	373;"	d
MATCH_R1_LDBUIO	include/opcode/nios2r1.h	375;"	d
MATCH_R1_LDH	include/opcode/nios2r1.h	377;"	d
MATCH_R1_LDHIO	include/opcode/nios2r1.h	379;"	d
MATCH_R1_LDHU	include/opcode/nios2r1.h	381;"	d
MATCH_R1_LDHUIO	include/opcode/nios2r1.h	383;"	d
MATCH_R1_LDW	include/opcode/nios2r1.h	385;"	d
MATCH_R1_LDWIO	include/opcode/nios2r1.h	387;"	d
MATCH_R1_MOV	include/opcode/nios2r1.h	389;"	d
MATCH_R1_MOVHI	include/opcode/nios2r1.h	391;"	d
MATCH_R1_MOVI	include/opcode/nios2r1.h	393;"	d
MATCH_R1_MOVUI	include/opcode/nios2r1.h	395;"	d
MATCH_R1_MUL	include/opcode/nios2r1.h	397;"	d
MATCH_R1_MULI	include/opcode/nios2r1.h	399;"	d
MATCH_R1_MULXSS	include/opcode/nios2r1.h	401;"	d
MATCH_R1_MULXSU	include/opcode/nios2r1.h	403;"	d
MATCH_R1_MULXUU	include/opcode/nios2r1.h	405;"	d
MATCH_R1_NEXTPC	include/opcode/nios2r1.h	407;"	d
MATCH_R1_NOP	include/opcode/nios2r1.h	409;"	d
MATCH_R1_NOR	include/opcode/nios2r1.h	411;"	d
MATCH_R1_OP	include/opcode/nios2r1.h	243;"	d
MATCH_R1_OPX	include/opcode/nios2r1.h	253;"	d
MATCH_R1_OPX0	include/opcode/nios2r1.h	248;"	d
MATCH_R1_OR	include/opcode/nios2r1.h	413;"	d
MATCH_R1_ORHI	include/opcode/nios2r1.h	415;"	d
MATCH_R1_ORI	include/opcode/nios2r1.h	417;"	d
MATCH_R1_RDCTL	include/opcode/nios2r1.h	419;"	d
MATCH_R1_RDPRS	include/opcode/nios2r1.h	421;"	d
MATCH_R1_RET	include/opcode/nios2r1.h	423;"	d
MATCH_R1_ROL	include/opcode/nios2r1.h	425;"	d
MATCH_R1_ROLI	include/opcode/nios2r1.h	427;"	d
MATCH_R1_ROR	include/opcode/nios2r1.h	429;"	d
MATCH_R1_SLL	include/opcode/nios2r1.h	431;"	d
MATCH_R1_SLLI	include/opcode/nios2r1.h	433;"	d
MATCH_R1_SRA	include/opcode/nios2r1.h	435;"	d
MATCH_R1_SRAI	include/opcode/nios2r1.h	437;"	d
MATCH_R1_SRL	include/opcode/nios2r1.h	439;"	d
MATCH_R1_SRLI	include/opcode/nios2r1.h	441;"	d
MATCH_R1_STB	include/opcode/nios2r1.h	443;"	d
MATCH_R1_STBIO	include/opcode/nios2r1.h	445;"	d
MATCH_R1_STH	include/opcode/nios2r1.h	447;"	d
MATCH_R1_STHIO	include/opcode/nios2r1.h	449;"	d
MATCH_R1_STW	include/opcode/nios2r1.h	451;"	d
MATCH_R1_STWIO	include/opcode/nios2r1.h	453;"	d
MATCH_R1_SUB	include/opcode/nios2r1.h	455;"	d
MATCH_R1_SUBI	include/opcode/nios2r1.h	457;"	d
MATCH_R1_SYNC	include/opcode/nios2r1.h	459;"	d
MATCH_R1_TRAP	include/opcode/nios2r1.h	461;"	d
MATCH_R1_WRCTL	include/opcode/nios2r1.h	463;"	d
MATCH_R1_WRPRS	include/opcode/nios2r1.h	465;"	d
MATCH_R1_XOR	include/opcode/nios2r1.h	467;"	d
MATCH_R1_XORHI	include/opcode/nios2r1.h	469;"	d
MATCH_R1_XORI	include/opcode/nios2r1.h	471;"	d
MATCH_R2_ADD	include/opcode/nios2r2.h	762;"	d
MATCH_R2_ADDI	include/opcode/nios2r2.h	764;"	d
MATCH_R2_ADDI_N	include/opcode/nios2r2.h	768;"	d
MATCH_R2_ADD_N	include/opcode/nios2r2.h	766;"	d
MATCH_R2_AND	include/opcode/nios2r2.h	770;"	d
MATCH_R2_ANDCHI	include/opcode/nios2r2.h	772;"	d
MATCH_R2_ANDCI	include/opcode/nios2r2.h	774;"	d
MATCH_R2_ANDHI	include/opcode/nios2r2.h	776;"	d
MATCH_R2_ANDI	include/opcode/nios2r2.h	778;"	d
MATCH_R2_ANDI_N	include/opcode/nios2r2.h	780;"	d
MATCH_R2_AND_N	include/opcode/nios2r2.h	782;"	d
MATCH_R2_BEQ	include/opcode/nios2r2.h	784;"	d
MATCH_R2_BEQZ_N	include/opcode/nios2r2.h	786;"	d
MATCH_R2_BGE	include/opcode/nios2r2.h	788;"	d
MATCH_R2_BGEU	include/opcode/nios2r2.h	790;"	d
MATCH_R2_BGT	include/opcode/nios2r2.h	792;"	d
MATCH_R2_BGTU	include/opcode/nios2r2.h	794;"	d
MATCH_R2_BLE	include/opcode/nios2r2.h	796;"	d
MATCH_R2_BLEU	include/opcode/nios2r2.h	798;"	d
MATCH_R2_BLT	include/opcode/nios2r2.h	800;"	d
MATCH_R2_BLTU	include/opcode/nios2r2.h	802;"	d
MATCH_R2_BNE	include/opcode/nios2r2.h	804;"	d
MATCH_R2_BNEZ_N	include/opcode/nios2r2.h	806;"	d
MATCH_R2_BR	include/opcode/nios2r2.h	808;"	d
MATCH_R2_BREAK	include/opcode/nios2r2.h	810;"	d
MATCH_R2_BREAK_N	include/opcode/nios2r2.h	812;"	d
MATCH_R2_BRET	include/opcode/nios2r2.h	814;"	d
MATCH_R2_BR_N	include/opcode/nios2r2.h	816;"	d
MATCH_R2_CALL	include/opcode/nios2r2.h	818;"	d
MATCH_R2_CALLR	include/opcode/nios2r2.h	820;"	d
MATCH_R2_CALLR_N	include/opcode/nios2r2.h	822;"	d
MATCH_R2_CMPEQ	include/opcode/nios2r2.h	824;"	d
MATCH_R2_CMPEQI	include/opcode/nios2r2.h	826;"	d
MATCH_R2_CMPGE	include/opcode/nios2r2.h	828;"	d
MATCH_R2_CMPGEI	include/opcode/nios2r2.h	830;"	d
MATCH_R2_CMPGEU	include/opcode/nios2r2.h	832;"	d
MATCH_R2_CMPGEUI	include/opcode/nios2r2.h	834;"	d
MATCH_R2_CMPGT	include/opcode/nios2r2.h	836;"	d
MATCH_R2_CMPGTI	include/opcode/nios2r2.h	838;"	d
MATCH_R2_CMPGTU	include/opcode/nios2r2.h	840;"	d
MATCH_R2_CMPGTUI	include/opcode/nios2r2.h	842;"	d
MATCH_R2_CMPLE	include/opcode/nios2r2.h	844;"	d
MATCH_R2_CMPLEI	include/opcode/nios2r2.h	846;"	d
MATCH_R2_CMPLEU	include/opcode/nios2r2.h	848;"	d
MATCH_R2_CMPLEUI	include/opcode/nios2r2.h	850;"	d
MATCH_R2_CMPLT	include/opcode/nios2r2.h	852;"	d
MATCH_R2_CMPLTI	include/opcode/nios2r2.h	854;"	d
MATCH_R2_CMPLTU	include/opcode/nios2r2.h	856;"	d
MATCH_R2_CMPLTUI	include/opcode/nios2r2.h	858;"	d
MATCH_R2_CMPNE	include/opcode/nios2r2.h	860;"	d
MATCH_R2_CMPNEI	include/opcode/nios2r2.h	862;"	d
MATCH_R2_CUSTOM	include/opcode/nios2r2.h	864;"	d
MATCH_R2_DCACHE	include/opcode/nios2r2.h	750;"	d
MATCH_R2_DIV	include/opcode/nios2r2.h	866;"	d
MATCH_R2_DIVU	include/opcode/nios2r2.h	868;"	d
MATCH_R2_ENI	include/opcode/nios2r2.h	870;"	d
MATCH_R2_ERET	include/opcode/nios2r2.h	872;"	d
MATCH_R2_EXTRACT	include/opcode/nios2r2.h	874;"	d
MATCH_R2_FLUSHD	include/opcode/nios2r2.h	876;"	d
MATCH_R2_FLUSHDA	include/opcode/nios2r2.h	878;"	d
MATCH_R2_FLUSHI	include/opcode/nios2r2.h	880;"	d
MATCH_R2_FLUSHP	include/opcode/nios2r2.h	882;"	d
MATCH_R2_I12	include/opcode/nios2r2.h	745;"	d
MATCH_R2_INITD	include/opcode/nios2r2.h	884;"	d
MATCH_R2_INITDA	include/opcode/nios2r2.h	886;"	d
MATCH_R2_INITI	include/opcode/nios2r2.h	888;"	d
MATCH_R2_INSERT	include/opcode/nios2r2.h	890;"	d
MATCH_R2_JMP	include/opcode/nios2r2.h	892;"	d
MATCH_R2_JMPI	include/opcode/nios2r2.h	894;"	d
MATCH_R2_JMPR_N	include/opcode/nios2r2.h	896;"	d
MATCH_R2_LDB	include/opcode/nios2r2.h	898;"	d
MATCH_R2_LDBIO	include/opcode/nios2r2.h	900;"	d
MATCH_R2_LDBU	include/opcode/nios2r2.h	902;"	d
MATCH_R2_LDBUIO	include/opcode/nios2r2.h	904;"	d
MATCH_R2_LDBU_N	include/opcode/nios2r2.h	906;"	d
MATCH_R2_LDEX	include/opcode/nios2r2.h	908;"	d
MATCH_R2_LDH	include/opcode/nios2r2.h	910;"	d
MATCH_R2_LDHIO	include/opcode/nios2r2.h	912;"	d
MATCH_R2_LDHU	include/opcode/nios2r2.h	914;"	d
MATCH_R2_LDHUIO	include/opcode/nios2r2.h	916;"	d
MATCH_R2_LDHU_N	include/opcode/nios2r2.h	918;"	d
MATCH_R2_LDSEX	include/opcode/nios2r2.h	920;"	d
MATCH_R2_LDW	include/opcode/nios2r2.h	922;"	d
MATCH_R2_LDWIO	include/opcode/nios2r2.h	924;"	d
MATCH_R2_LDWM	include/opcode/nios2r2.h	926;"	d
MATCH_R2_LDWSP_N	include/opcode/nios2r2.h	928;"	d
MATCH_R2_LDW_N	include/opcode/nios2r2.h	930;"	d
MATCH_R2_MERGE	include/opcode/nios2r2.h	932;"	d
MATCH_R2_MOV	include/opcode/nios2r2.h	934;"	d
MATCH_R2_MOVHI	include/opcode/nios2r2.h	936;"	d
MATCH_R2_MOVI	include/opcode/nios2r2.h	938;"	d
MATCH_R2_MOVI_N	include/opcode/nios2r2.h	944;"	d
MATCH_R2_MOVUI	include/opcode/nios2r2.h	940;"	d
MATCH_R2_MOV_N	include/opcode/nios2r2.h	942;"	d
MATCH_R2_MUL	include/opcode/nios2r2.h	946;"	d
MATCH_R2_MULI	include/opcode/nios2r2.h	948;"	d
MATCH_R2_MULXSS	include/opcode/nios2r2.h	950;"	d
MATCH_R2_MULXSU	include/opcode/nios2r2.h	952;"	d
MATCH_R2_MULXUU	include/opcode/nios2r2.h	954;"	d
MATCH_R2_NEG_N	include/opcode/nios2r2.h	956;"	d
MATCH_R2_NEXTPC	include/opcode/nios2r2.h	958;"	d
MATCH_R2_NOP	include/opcode/nios2r2.h	960;"	d
MATCH_R2_NOP_N	include/opcode/nios2r2.h	962;"	d
MATCH_R2_NOR	include/opcode/nios2r2.h	964;"	d
MATCH_R2_NOT_N	include/opcode/nios2r2.h	966;"	d
MATCH_R2_OP	include/opcode/nios2r2.h	724;"	d
MATCH_R2_OPX	include/opcode/nios2r2.h	735;"	d
MATCH_R2_OPX0	include/opcode/nios2r2.h	729;"	d
MATCH_R2_OR	include/opcode/nios2r2.h	968;"	d
MATCH_R2_ORHI	include/opcode/nios2r2.h	972;"	d
MATCH_R2_ORI	include/opcode/nios2r2.h	974;"	d
MATCH_R2_OR_N	include/opcode/nios2r2.h	970;"	d
MATCH_R2_POP_N	include/opcode/nios2r2.h	976;"	d
MATCH_R2_PUSH_N	include/opcode/nios2r2.h	978;"	d
MATCH_R2_RDCTL	include/opcode/nios2r2.h	980;"	d
MATCH_R2_RDPRS	include/opcode/nios2r2.h	982;"	d
MATCH_R2_RET	include/opcode/nios2r2.h	984;"	d
MATCH_R2_RET_N	include/opcode/nios2r2.h	986;"	d
MATCH_R2_ROL	include/opcode/nios2r2.h	988;"	d
MATCH_R2_ROLI	include/opcode/nios2r2.h	990;"	d
MATCH_R2_ROR	include/opcode/nios2r2.h	992;"	d
MATCH_R2_R_N	include/opcode/nios2r2.h	755;"	d
MATCH_R2_SLL	include/opcode/nios2r2.h	994;"	d
MATCH_R2_SLLI	include/opcode/nios2r2.h	996;"	d
MATCH_R2_SLLI_N	include/opcode/nios2r2.h	1000;"	d
MATCH_R2_SLL_N	include/opcode/nios2r2.h	998;"	d
MATCH_R2_SPADDI_N	include/opcode/nios2r2.h	1002;"	d
MATCH_R2_SPDECI_N	include/opcode/nios2r2.h	1004;"	d
MATCH_R2_SPINCI_N	include/opcode/nios2r2.h	1006;"	d
MATCH_R2_SRA	include/opcode/nios2r2.h	1008;"	d
MATCH_R2_SRAI	include/opcode/nios2r2.h	1010;"	d
MATCH_R2_SRL	include/opcode/nios2r2.h	1012;"	d
MATCH_R2_SRLI	include/opcode/nios2r2.h	1014;"	d
MATCH_R2_SRLI_N	include/opcode/nios2r2.h	1018;"	d
MATCH_R2_SRL_N	include/opcode/nios2r2.h	1016;"	d
MATCH_R2_STB	include/opcode/nios2r2.h	1020;"	d
MATCH_R2_STBIO	include/opcode/nios2r2.h	1022;"	d
MATCH_R2_STBZ_N	include/opcode/nios2r2.h	1026;"	d
MATCH_R2_STB_N	include/opcode/nios2r2.h	1024;"	d
MATCH_R2_STEX	include/opcode/nios2r2.h	1028;"	d
MATCH_R2_STH	include/opcode/nios2r2.h	1030;"	d
MATCH_R2_STHIO	include/opcode/nios2r2.h	1032;"	d
MATCH_R2_STH_N	include/opcode/nios2r2.h	1034;"	d
MATCH_R2_STSEX	include/opcode/nios2r2.h	1036;"	d
MATCH_R2_STW	include/opcode/nios2r2.h	1038;"	d
MATCH_R2_STWIO	include/opcode/nios2r2.h	1040;"	d
MATCH_R2_STWM	include/opcode/nios2r2.h	1042;"	d
MATCH_R2_STWSP_N	include/opcode/nios2r2.h	1044;"	d
MATCH_R2_STWZ_N	include/opcode/nios2r2.h	1048;"	d
MATCH_R2_STW_N	include/opcode/nios2r2.h	1046;"	d
MATCH_R2_SUB	include/opcode/nios2r2.h	1050;"	d
MATCH_R2_SUBI	include/opcode/nios2r2.h	1052;"	d
MATCH_R2_SUBI_N	include/opcode/nios2r2.h	1056;"	d
MATCH_R2_SUB_N	include/opcode/nios2r2.h	1054;"	d
MATCH_R2_SYNC	include/opcode/nios2r2.h	1058;"	d
MATCH_R2_TRAP	include/opcode/nios2r2.h	1060;"	d
MATCH_R2_TRAP_N	include/opcode/nios2r2.h	1062;"	d
MATCH_R2_WRCTL	include/opcode/nios2r2.h	1064;"	d
MATCH_R2_WRPIE	include/opcode/nios2r2.h	1066;"	d
MATCH_R2_WRPRS	include/opcode/nios2r2.h	1068;"	d
MATCH_R2_XOR	include/opcode/nios2r2.h	1070;"	d
MATCH_R2_XORHI	include/opcode/nios2r2.h	1072;"	d
MATCH_R2_XORI	include/opcode/nios2r2.h	1074;"	d
MATCH_R2_XOR_N	include/opcode/nios2r2.h	1076;"	d
MATCH_RDCYCLE	include/opcode/riscv-opc.h	26;"	d
MATCH_RDCYCLEH	include/opcode/riscv-opc.h	32;"	d
MATCH_RDINSTRET	include/opcode/riscv-opc.h	30;"	d
MATCH_RDINSTRETH	include/opcode/riscv-opc.h	36;"	d
MATCH_RDTIME	include/opcode/riscv-opc.h	28;"	d
MATCH_RDTIMEH	include/opcode/riscv-opc.h	34;"	d
MATCH_REM	include/opcode/riscv-opc.h	156;"	d
MATCH_REMU	include/opcode/riscv-opc.h	158;"	d
MATCH_REMUW	include/opcode/riscv-opc.h	168;"	d
MATCH_REMW	include/opcode/riscv-opc.h	166;"	d
MATCH_SB	include/opcode/riscv-opc.h	132;"	d
MATCH_SBREAK	include/opcode/riscv-opc.h	40;"	d
MATCH_SCALL	include/opcode/riscv-opc.h	38;"	d
MATCH_SC_D	include/opcode/riscv-opc.h	212;"	d
MATCH_SC_W	include/opcode/riscv-opc.h	190;"	d
MATCH_SD	include/opcode/riscv-opc.h	138;"	d
MATCH_SFENCE_VM	include/opcode/riscv-opc.h	228;"	d
MATCH_SFENCE_VMA	include/opcode/riscv-opc.h	230;"	d
MATCH_SH	include/opcode/riscv-opc.h	134;"	d
MATCH_SHORT	opcodes/mips-dis.c	/^  MATCH_SHORT$/;"	e	enum:match_kind	file:
MATCH_SLL	include/opcode/riscv-opc.h	84;"	d
MATCH_SLLI	include/opcode/riscv-opc.h	64;"	d
MATCH_SLLIW	include/opcode/riscv-opc.h	102;"	d
MATCH_SLLI_RV32	include/opcode/riscv-opc.h	4;"	d
MATCH_SLLW	include/opcode/riscv-opc.h	112;"	d
MATCH_SLT	include/opcode/riscv-opc.h	86;"	d
MATCH_SLTI	include/opcode/riscv-opc.h	66;"	d
MATCH_SLTIU	include/opcode/riscv-opc.h	68;"	d
MATCH_SLTU	include/opcode/riscv-opc.h	88;"	d
MATCH_SOURCE	gdb/completer.c	/^    MATCH_SOURCE,$/;"	e	enum:explicit_location_match_type	file:
MATCH_SRA	include/opcode/riscv-opc.h	94;"	d
MATCH_SRAI	include/opcode/riscv-opc.h	74;"	d
MATCH_SRAIW	include/opcode/riscv-opc.h	106;"	d
MATCH_SRAI_RV32	include/opcode/riscv-opc.h	8;"	d
MATCH_SRAW	include/opcode/riscv-opc.h	116;"	d
MATCH_SRET	include/opcode/riscv-opc.h	220;"	d
MATCH_SRL	include/opcode/riscv-opc.h	92;"	d
MATCH_SRLI	include/opcode/riscv-opc.h	72;"	d
MATCH_SRLIW	include/opcode/riscv-opc.h	104;"	d
MATCH_SRLI_RV32	include/opcode/riscv-opc.h	6;"	d
MATCH_SRLW	include/opcode/riscv-opc.h	114;"	d
MATCH_SUB	include/opcode/riscv-opc.h	82;"	d
MATCH_SUBW	include/opcode/riscv-opc.h	110;"	d
MATCH_SW	include/opcode/riscv-opc.h	136;"	d
MATCH_URET	include/opcode/riscv-opc.h	218;"	d
MATCH_WFI	include/opcode/riscv-opc.h	232;"	d
MATCH_XOR	include/opcode/riscv-opc.h	90;"	d
MATCH_XORI	include/opcode/riscv-opc.h	70;"	d
MATH_OP	sim/rx/rx.c	709;"	d	file:
MAUVE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      MAUVE,$/;"	e	enum:__anon1973	file:
MAX	bfd/elf32-nds32.c	84;"	d	file:
MAX	gdb/gnulib/import/getcwd.c	62;"	d	file:
MAX	gdb/gnulib/import/str-two-way.h	451;"	d
MAX	gdb/gnulib/import/str-two-way.h	71;"	d
MAX	gdb/ppc64-tdep.c	445;"	d	file:
MAX	libiberty/obstack.c	67;"	d	file:
MAX	libiberty/regex.c	400;"	d	file:
MAX	libiberty/regex.c	402;"	d	file:
MAX	libiberty/strerror.c	43;"	d	file:
MAX	libiberty/strsignal.c	48;"	d	file:
MAX	opcodes/alpha-opc.c	405;"	d	file:
MAX	opcodes/xtensa-dis.c	39;"	d	file:
MAX32	bfd/elf32-d30v.c	28;"	d	file:
MAX32	sim/d10v/d10v_sim.h	425;"	d
MAXARGS	opcodes/mep-asm.c	571;"	d	file:
MAXARGS	opcodes/mep-asm.c	775;"	d	file:
MAXBITS	zlib/contrib/blast/blast.c	37;"	d	file:
MAXBITS	zlib/contrib/infback9/inftree9.c	9;"	d	file:
MAXBITS	zlib/contrib/puff/puff.c	91;"	d	file:
MAXBITS	zlib/inftrees.c	9;"	d	file:
MAXBUFBYTES	gdb/gdbserver/server.h	111;"	d
MAXCC	readline/examples/rlfe/os.h	195;"	d
MAXCC	readline/examples/rlfe/os.h	197;"	d
MAXCC	readline/examples/rlfe/os.h	203;"	d
MAXCC	readline/examples/rlfe/os.h	205;"	d
MAXCHUNK	bfd/srec.c	124;"	d	file:
MAXCHUNK	bfd/tekhex.c	231;"	d	file:
MAXCODES	zlib/contrib/puff/puff.c	94;"	d	file:
MAXDCODES	zlib/contrib/puff/puff.c	93;"	d	file:
MAXFILENAME	zlib/contrib/minizip/miniunz.c	62;"	d	file:
MAXFILENAME	zlib/contrib/minizip/minizip.c	71;"	d	file:
MAXI	libdecnumber/decNumberLocal.h	166;"	d
MAXLCODES	zlib/contrib/puff/puff.c	92;"	d	file:
MAXLEN	libiberty/testsuite/demangler-fuzzer.c	26;"	d	file:
MAXLEN	opcodes/m68k-dis.c	174;"	d	file:
MAXLEN	opcodes/ns32k-dis.c	50;"	d	file:
MAXLEN	opcodes/vax-dis.c	70;"	d	file:
MAXLEN	opcodes/visium-dis.c	33;"	d	file:
MAXPATHLEN	libiberty/getcwd.c	37;"	d	file:
MAXPATHLEN	libiberty/getpwd.c	111;"	d	file:
MAXPATHLEN	readline/examples/rlfe/os.h	521;"	d
MAXPATHLEN	sim/ppc/emul_netbsd.c	81;"	d	file:
MAXPATHLEN	sim/ppc/emul_unix.c	129;"	d	file:
MAXRELOCS	bfd/elf32-arm.c	4968;"	d	file:
MAXRELOCS	bfd/elf32-arm.c	5130;"	d	file:
MAXSAME	sim/h8300/writecode.c	31;"	d	file:
MAXSEG_64K	zlib/zconf.h	195;"	d
MAXSYMLINKS	gdb/gnulib/import/canonicalize-lgpl.c	75;"	d	file:
MAXSYMLINKS	gdb/gnulib/import/canonicalize-lgpl.c	77;"	d	file:
MAXTHREADLISTRESULTS	gdb/remote.c	156;"	d	file:
MAXU32	zlib/contrib/minizip/ioapi.h	95;"	d
MAXWIN	zlib/contrib/blast/blast.c	38;"	d	file:
MAXWL	sim/mcore/interp.c	250;"	d	file:
MAX_ACTION_SIZE	gdb/remote.c	6391;"	d	file:
MAX_ADA_DIMENS	gdb/ada-lang.c	1574;"	d	file:
MAX_AGENT_EXPR_LEN	gdb/tracepoint.c	78;"	d	file:
MAX_ALLOCA_SIZE	include/libiberty.h	409;"	d
MAX_ALLOCA_SIZE	libiberty/regex.c	4979;"	d	file:
MAX_ARGS	include/opcode/ns32k.h	485;"	d
MAX_ARG_NUM_PLUS_2	include/opcode/loongarch.h	127;"	d
MAX_ARTIFICIAL_SECTION_SIZE	bfd/mmo.c	238;"	d	file:
MAX_AVR_FLASH	sim/avr/interp.c	40;"	d	file:
MAX_AVR_SRAM	sim/avr/interp.c	44;"	d	file:
MAX_BITS	zlib/deflate.h	48;"	d
MAX_BL_BITS	zlib/trees.c	47;"	d	file:
MAX_BPTS	gdb/arm-linux-nat.c	603;"	d	file:
MAX_BPTS	gdb/gdbserver/linux-arm-low.c	100;"	d	file:
MAX_BREAKPOINT_LEN	gdb/gdbserver/mem-break.c	25;"	d	file:
MAX_BUF_SIZE	libiberty/regex.c	2003;"	d	file:
MAX_BUF_SIZE	libiberty/regex.c	2006;"	d	file:
MAX_BYTES	gdb/testsuite/gdb.base/long_long.c	/^enum { MAX_BYTES = 16 };$/;"	e	enum:__anon2005	file:
MAX_BYTES	opcodes/opc2c.c	75;"	d	file:
MAX_BYTES	sim/m32c/opc2c.c	31;"	d	file:
MAX_BYTES_PER_CRIS_INSN	opcodes/cris-dis.c	32;"	d	file:
MAX_BYTE_READWRITE	sim/ppc/mon.c	66;"	d	file:
MAX_CALLBACK_FDS	include/gdb/callback.h	67;"	d
MAX_CHAIN_LENGTH	sim/common/cgen-scache.c	72;"	d	file:
MAX_CHUNK_REFS	gdb/stabsread.c	503;"	d	file:
MAX_CODES	gdb/m68hc11-tdep.c	399;"	d	file:
MAX_CODE_LENGTH	opcodes/i386-dis.c	3231;"	d	file:
MAX_CODE_NIBBLES	include/opcode/h8300.h	/^enum {MAX_CODE_NIBBLES = 33};$/;"	e	enum:__anon1283
MAX_COMPLETIONS_REACHED_ERROR	gdb/common/common-exceptions.h	/^  MAX_COMPLETIONS_REACHED_ERROR,$/;"	e	enum:errors
MAX_COMPRESSION_HEADER_SIZE	bfd/compress.c	27;"	d	file:
MAX_CONTENT_COUNT	gdb/tui/tui-data.h	62;"	d
MAX_CONTROL_REG	include/opcode/d30v.h	43;"	d
MAX_COPREG	include/opcode/crx.h	/^    MAX_COPREG$/;"	e	enum:__anon1261
MAX_COPY_BYTES	gdb/gcore.c	44;"	d	file:
MAX_DEBUG_REGISTER	gdb/nat/loongarch-linux-watch.h	24;"	d
MAX_DEBUG_REGISTER	gdb/nat/mips-linux-watch.h	24;"	d
MAX_DEBUG_VALUES	sim/common/sim-cpu.h	84;"	d
MAX_DECIMAL_STRING	gdb/target-float.c	1726;"	d	file:
MAX_DIST	zlib/deflate.h	289;"	d
MAX_EKEYLEN	bfd/vms-lib.c	40;"	d	file:
MAX_ENCLOSING_FRAME_LEVELS	gdb/ada-lang.h	60;"	d
MAX_EXP	gdb/gnulib/import/isnan.c	41;"	d	file:
MAX_EXP	gdb/gnulib/import/isnan.c	53;"	d	file:
MAX_EXP	gdb/gnulib/import/isnan.c	65;"	d	file:
MAX_FAILURE_ITEMS	libiberty/regex.c	1686;"	d	file:
MAX_FIELD_BITSIZE	gdb/xml-tdesc.c	35;"	d	file:
MAX_FIELD_SIZE	gdb/xml-tdesc.c	34;"	d	file:
MAX_FORTRAN_DIMS	gdb/language.h	42;"	d
MAX_GOT_SIZE	bfd/elf64-alpha.c	101;"	d	file:
MAX_GREGS	include/opcode/mmix.h	187;"	d
MAX_GRPS	sim/testsuite/sim/or1k/spr-defs.h	21;"	d
MAX_HASH	sim/cr16/interp.c	44;"	d	file:
MAX_HASH	sim/d10v/interp.c	47;"	d	file:
MAX_HASH_CHAIN_LENGTH	sim/common/cgen-scache.c	75;"	d	file:
MAX_HW	opcodes/epiphany-desc.h	293;"	d
MAX_HW	opcodes/fr30-desc.h	215;"	d
MAX_HW	opcodes/frv-desc.h	705;"	d
MAX_HW	opcodes/ip2k-desc.h	210;"	d
MAX_HW	opcodes/iq2000-desc.h	253;"	d
MAX_HW	opcodes/lm32-desc.h	159;"	d
MAX_HW	opcodes/m32c-desc.h	200;"	d
MAX_HW	opcodes/m32r-desc.h	190;"	d
MAX_HW	opcodes/mep-desc.h	219;"	d
MAX_HW	opcodes/mt-desc.h	196;"	d
MAX_HW	opcodes/or1k-desc.h	593;"	d
MAX_HW	opcodes/xc16x-desc.h	331;"	d
MAX_HW	opcodes/xstormy16-desc.h	240;"	d
MAX_HW	sim/cris/cris-desc.h	287;"	d
MAX_HW	sim/sh64/sh-desc.h	191;"	d
MAX_IFLD	opcodes/epiphany-desc.h	252;"	d
MAX_IFLD	opcodes/fr30-desc.h	184;"	d
MAX_IFLD	opcodes/frv-desc.h	668;"	d
MAX_IFLD	opcodes/ip2k-desc.h	182;"	d
MAX_IFLD	opcodes/iq2000-desc.h	227;"	d
MAX_IFLD	opcodes/lm32-desc.h	132;"	d
MAX_IFLD	opcodes/m32c-desc.h	154;"	d
MAX_IFLD	opcodes/m32r-desc.h	161;"	d
MAX_IFLD	opcodes/mep-desc.h	188;"	d
MAX_IFLD	opcodes/mt-desc.h	170;"	d
MAX_IFLD	opcodes/or1k-desc.h	408;"	d
MAX_IFLD	opcodes/xc16x-desc.h	300;"	d
MAX_IFLD	opcodes/xstormy16-desc.h	211;"	d
MAX_IFLD	sim/cris/cris-desc.h	251;"	d
MAX_IFLD	sim/sh64/sh-desc.h	155;"	d
MAX_IMM	opcodes/microblaze-opc.h	419;"	d
MAX_IMM15	opcodes/microblaze-opc.h	422;"	d
MAX_IMM5	opcodes/microblaze-opc.h	425;"	d
MAX_IMMEDIATE_OPERANDS	include/opcode/i386.h	130;"	d
MAX_INSNS	opcodes/epiphany-opc.h	147;"	d
MAX_INSNS	opcodes/fr30-opc.h	92;"	d
MAX_INSNS	opcodes/frv-opc.h	265;"	d
MAX_INSNS	opcodes/ip2k-opc.h	84;"	d
MAX_INSNS	opcodes/iq2000-opc.h	127;"	d
MAX_INSNS	opcodes/lm32-opc.h	73;"	d
MAX_INSNS	opcodes/m32c-opc.h	3068;"	d
MAX_INSNS	opcodes/m32r-opc.h	98;"	d
MAX_INSNS	opcodes/mep-opc.h	344;"	d
MAX_INSNS	opcodes/mt-opc.h	84;"	d
MAX_INSNS	opcodes/or1k-opc.h	80;"	d
MAX_INSNS	opcodes/xc16x-opc.h	155;"	d
MAX_INSNS	opcodes/xstormy16-opc.h	84;"	d
MAX_INSNS	sim/cris/cris-opc.h	106;"	d
MAX_INSNS	sim/sh64/sh-opc.h	136;"	d
MAX_INSN_ARGS	include/opcode/arc.h	32;"	d
MAX_INSN_FLGS	include/opcode/arc.h	36;"	d
MAX_INST_LEN	include/opcode/cr16.h	211;"	d
MAX_INST_LEN	include/opcode/crx.h	219;"	d
MAX_INT	sim/common/sim-fpu.c	173;"	d	file:
MAX_INT	sim/testsuite/common/alu-n-tst.h	256;"	d
MAX_INT	sim/testsuite/common/alu-n-tst.h	9;"	d
MAX_INT16	sim/testsuite/common/alu-tst.c	41;"	d	file:
MAX_INT32	sim/common/sim-fpu.c	165;"	d	file:
MAX_INT32	sim/testsuite/common/alu-tst.c	44;"	d	file:
MAX_INT64	sim/common/sim-fpu.c	169;"	d	file:
MAX_INT64	sim/testsuite/common/alu-tst.c	47;"	d	file:
MAX_INT8	sim/testsuite/common/alu-tst.c	38;"	d	file:
MAX_INT_HISTORY	sim/m68hc11/interrupts.h	81;"	d
MAX_INT_RELS_PER_EXT_REL	bfd/elf-bfd.h	703;"	d
MAX_ISAS	opcodes/epiphany-desc.h	205;"	d
MAX_ISAS	opcodes/fr30-desc.h	143;"	d
MAX_ISAS	opcodes/frv-desc.h	611;"	d
MAX_ISAS	opcodes/ip2k-desc.h	147;"	d
MAX_ISAS	opcodes/iq2000-desc.h	187;"	d
MAX_ISAS	opcodes/lm32-desc.h	98;"	d
MAX_ISAS	opcodes/m32c-desc.h	82;"	d
MAX_ISAS	opcodes/m32r-desc.h	122;"	d
MAX_ISAS	opcodes/mep-desc.h	117;"	d
MAX_ISAS	opcodes/mt-desc.h	120;"	d
MAX_ISAS	opcodes/or1k-desc.h	368;"	d
MAX_ISAS	opcodes/xc16x-desc.h	255;"	d
MAX_ISAS	opcodes/xstormy16-desc.h	171;"	d
MAX_ISAS	sim/cris/cris-desc.h	214;"	d
MAX_ISAS	sim/sh64/sh-desc.h	109;"	d
MAX_IT_BLOCK_PREFIX	gdb/arm-tdep.c	4215;"	d	file:
MAX_JUMP_SIZE	gdb/gdbserver/tracepoint.c	3064;"	d	file:
MAX_KEYLEN	bfd/vms-lib.c	39;"	d	file:
MAX_KEYWORD_LEN	opcodes/nds32-asm.c	42;"	d	file:
MAX_LEN	sim/testsuite/sim/bfin/mdma-skel.h	41;"	d
MAX_LEVEL	bfd/vms-lib.c	1558;"	d	file:
MAX_LEX_LEN	opcodes/nds32-asm.c	40;"	d	file:
MAX_LEX_NUM	opcodes/nds32-asm.c	38;"	d	file:
MAX_LIW_INSNS	sim/cris/cpuv10.h	29;"	d
MAX_LIW_INSNS	sim/cris/cpuv32.h	29;"	d
MAX_LIW_INSNS	sim/frv/cpu.h	29;"	d
MAX_LIW_INSNS	sim/iq2000/cpu.h	29;"	d
MAX_LIW_INSNS	sim/lm32/cpu.h	29;"	d
MAX_LIW_INSNS	sim/m32r/cpu.h	29;"	d
MAX_LIW_INSNS	sim/m32r/cpu2.h	29;"	d
MAX_LIW_INSNS	sim/m32r/cpux.h	29;"	d
MAX_LIW_INSNS	sim/or1k/cpu.h	30;"	d
MAX_LIW_INSNS	sim/sh64/cpu.h	29;"	d
MAX_LOCATOR_ELEMENT_LEN	gdb/tui/tui-data.h	187;"	d
MAX_LOCATOR_ELEMENT_LEN	gdb/tui/tui-data.h	189;"	d
MAX_MACHS	opcodes/epiphany-desc.h	206;"	d
MAX_MACHS	opcodes/fr30-desc.h	144;"	d
MAX_MACHS	opcodes/frv-desc.h	612;"	d
MAX_MACHS	opcodes/ip2k-desc.h	148;"	d
MAX_MACHS	opcodes/iq2000-desc.h	188;"	d
MAX_MACHS	opcodes/lm32-desc.h	99;"	d
MAX_MACHS	opcodes/m32c-desc.h	83;"	d
MAX_MACHS	opcodes/m32r-desc.h	123;"	d
MAX_MACHS	opcodes/mep-desc.h	118;"	d
MAX_MACHS	opcodes/mt-desc.h	121;"	d
MAX_MACHS	opcodes/or1k-desc.h	369;"	d
MAX_MACHS	opcodes/xc16x-desc.h	256;"	d
MAX_MACHS	opcodes/xstormy16-desc.h	172;"	d
MAX_MACHS	sim/cris/cris-desc.h	215;"	d
MAX_MACHS	sim/sh64/sh-desc.h	110;"	d
MAX_MAJOR_WINDOWS	gdb/tui/tui.h	/^  MAX_MAJOR_WINDOWS,$/;"	e	enum:tui_win_type
MAX_MATCH	zlib/contrib/amd64/amd64-match.S	/^#define	MAX_MATCH	(258)$/;"	d
MAX_MATCH	zlib/contrib/asm686/match.S	/^#define	MAX_MATCH	(258)$/;"	d
MAX_MATCH	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define    MAX_MATCH              258$/;"	d
MAX_MATCH	zlib/contrib/masmx64/gvmat64.asm	/^    MAX_MATCH           equ     258$/;"	d
MAX_MATCH	zlib/contrib/masmx86/match686.asm	/^    MAX_MATCH           equ     258$/;"	d
MAX_MATCH	zlib/contrib/masmx86/match686.asm	/^MAX_MATCH       equ     258$/;"	d
MAX_MATCH	zlib/zutil.h	78;"	d
MAX_MATCH_8	zlib/contrib/amd64/amd64-match.S	/^#define	MAX_MATCH_8	((MAX_MATCH + 7) & ~7)$/;"	d
MAX_MATCH_8	zlib/contrib/asm686/match.S	/^#define	MAX_MATCH_8	((MAX_MATCH + 7) & ~7)$/;"	d
MAX_MATCH_8_	zlib/contrib/masmx86/match686.asm	/^MAX_MATCH_8_     equ     ((MAX_MATCH + 7) AND 0FFF0h)$/;"	d
MAX_MEMORY_OPERANDS	include/opcode/i386.h	133;"	d
MAX_MEM_LEVEL	zlib/zconf.h	258;"	d
MAX_MEM_LEVEL	zlib/zconf.h	260;"	d
MAX_MIPS_ABI_REGSIZE	gdb/mips-tdep.c	275;"	d	file:
MAX_MNEM_SIZE	include/opcode/i386.h	136;"	d
MAX_MODELS	sim/cris/arch.h	32;"	d
MAX_MODELS	sim/frv/arch.h	33;"	d
MAX_MODELS	sim/iq2000/arch.h	32;"	d
MAX_MODELS	sim/lm32/arch.h	32;"	d
MAX_MODELS	sim/m32r/arch.h	33;"	d
MAX_MODELS	sim/or1k/arch.h	41;"	d
MAX_MODELS	sim/sh64/arch.h	35;"	d
MAX_MODES	sim/common/cgen-types.h	57;"	d
MAX_NAME_LEN	zlib/minigzip.c	132;"	d	file:
MAX_NAME_LEN	zlib/test/minigzip.c	136;"	d	file:
MAX_NEG	sim/testsuite/sim/bfin/cc-alu.S	/^#define MAX_NEG 0x80, 0x00000000$/;"	d
MAX_NESTED_IMPORTED_DECLARATIONS	gdb/dwarf2read.c	11057;"	d	file:
MAX_NOTESZ	gdb/osabi.c	389;"	d	file:
MAX_NR_PROCESSORS	sim/common/sim-config.h	94;"	d
MAX_NR_PROCESSORS	sim/common/sim-config.h	98;"	d
MAX_NR_PROCESSORS	sim/ppc/std-config.h	76;"	d
MAX_NR_PROCESSORS	sim/ppc/std-config.h	78;"	d
MAX_NR_SIGNAL_SIM_EVENTS	sim/common/sim-events.h	88;"	d
MAX_NR_STUFF	sim/sh/gencode.c	40;"	d	file:
MAX_NR_V1_DWO_SECTIONS	gdb/dwarf2read.c	12272;"	d	file:
MAX_NR_V2_DWO_SECTIONS	gdb/dwarf2read.c	795;"	d	file:
MAX_NUMBER_OF_KNOWN_TASKS	gdb/ada-tasks.c	/^static const int MAX_NUMBER_OF_KNOWN_TASKS = 1000;$/;"	v	file:
MAX_NUM_REGS	gdb/m68k-linux-nat.c	86;"	d	file:
MAX_OPCODES	opcodes/microblaze-opc.h	104;"	d
MAX_OPERANDS	include/opcode/cr16.h	207;"	d
MAX_OPERANDS	include/opcode/crx.h	215;"	d
MAX_OPERANDS	include/opcode/i386.h	127;"	d
MAX_OPERANDS	include/opcode/tic54x.h	123;"	d
MAX_OPERANDS	opcodes/epiphany-desc.h	348;"	d
MAX_OPERANDS	opcodes/fr30-desc.h	260;"	d
MAX_OPERANDS	opcodes/frv-desc.h	760;"	d
MAX_OPERANDS	opcodes/ip2k-desc.h	244;"	d
MAX_OPERANDS	opcodes/iq2000-desc.h	292;"	d
MAX_OPERANDS	opcodes/lm32-desc.h	194;"	d
MAX_OPERANDS	opcodes/m32c-desc.h	459;"	d
MAX_OPERANDS	opcodes/m32r-desc.h	230;"	d
MAX_OPERANDS	opcodes/mep-desc.h	291;"	d
MAX_OPERANDS	opcodes/mt-desc.h	240;"	d
MAX_OPERANDS	opcodes/or1k-desc.h	631;"	d
MAX_OPERANDS	opcodes/xc16x-desc.h	387;"	d
MAX_OPERANDS	opcodes/xstormy16-desc.h	280;"	d
MAX_OPERANDS	sim/cris/cris-desc.h	328;"	d
MAX_OPERANDS	sim/sh64/sh-desc.h	243;"	d
MAX_OPERAND_INSTANCES	opcodes/epiphany-desc.h	351;"	d
MAX_OPERAND_INSTANCES	opcodes/fr30-desc.h	263;"	d
MAX_OPERAND_INSTANCES	opcodes/frv-desc.h	763;"	d
MAX_OPERAND_INSTANCES	opcodes/ip2k-desc.h	247;"	d
MAX_OPERAND_INSTANCES	opcodes/iq2000-desc.h	295;"	d
MAX_OPERAND_INSTANCES	opcodes/lm32-desc.h	197;"	d
MAX_OPERAND_INSTANCES	opcodes/m32c-desc.h	462;"	d
MAX_OPERAND_INSTANCES	opcodes/m32r-desc.h	233;"	d
MAX_OPERAND_INSTANCES	opcodes/mep-desc.h	294;"	d
MAX_OPERAND_INSTANCES	opcodes/mt-desc.h	243;"	d
MAX_OPERAND_INSTANCES	opcodes/or1k-desc.h	634;"	d
MAX_OPERAND_INSTANCES	opcodes/xc16x-desc.h	390;"	d
MAX_OPERAND_INSTANCES	opcodes/xstormy16-desc.h	283;"	d
MAX_OPERAND_INSTANCES	sim/cris/cris-desc.h	331;"	d
MAX_OPERAND_INSTANCES	sim/sh64/sh-desc.h	246;"	d
MAX_OPRD	include/opcode/cr16.h	/^  MAX_OPRD$/;"	e	enum:__anon1328
MAX_OPRD	include/opcode/crx.h	/^    MAX_OPRD$/;"	e	enum:__anon1264
MAX_OUTREC_SIZE	bfd/vms.h	37;"	d
MAX_PARALLEL_INSNS	sim/cris/cpuv10.h	32;"	d
MAX_PARALLEL_INSNS	sim/cris/cpuv32.h	32;"	d
MAX_PARALLEL_INSNS	sim/frv/cpu.h	32;"	d
MAX_PARALLEL_INSNS	sim/iq2000/cpu.h	32;"	d
MAX_PARALLEL_INSNS	sim/lm32/cpu.h	32;"	d
MAX_PARALLEL_INSNS	sim/m32r/cpu.h	32;"	d
MAX_PARALLEL_INSNS	sim/m32r/cpu2.h	32;"	d
MAX_PARALLEL_INSNS	sim/m32r/cpux.h	32;"	d
MAX_PARALLEL_INSNS	sim/or1k/cpu.h	33;"	d
MAX_PARALLEL_INSNS	sim/sh64/cpu.h	32;"	d
MAX_PATH_LEN	sim/common/syscall.c	61;"	d	file:
MAX_PID_T_STRLEN	gdb/nat/linux-osdata.c	55;"	d	file:
MAX_PID_WIDTH	gdb/tui/tui-data.h	93;"	d
MAX_PORTS	sim/m68hc11/sim-main.h	143;"	d
MAX_POS	sim/testsuite/sim/bfin/cc-alu.S	/^#define MAX_POS 0x7f, 0xffffffff$/;"	d
MAX_PREG	include/opcode/cr16.h	/^  MAX_PREG$/;"	e	enum:__anon1325
MAX_PROC_NAME_SIZE	gdb/procfs.c	234;"	d	file:
MAX_PROC_NAME_SIZE	gdb/sparc64-tdep.c	72;"	d	file:
MAX_PROFILE_VALUES	sim/common/sim-profile.h	55;"	d
MAX_PROLOGUE_LENGTH	gdb/arc-tdep.c	/^const static int MAX_PROLOGUE_LENGTH$/;"	v	file:
MAX_PTR	zlib/zutil.c	199;"	d	file:
MAX_PUSHJ_STUB_SIZE	bfd/elf64-mmix.c	40;"	d	file:
MAX_PVR_REGNUM	opcodes/microblaze-opcm.h	98;"	d
MAX_RECURSION_COUNT	libiberty/cp-demangle.c	323;"	d	file:
MAX_REG	include/opcode/cr16.h	/^  MAX_REG$/;"	e	enum:__anon1324
MAX_REG	include/opcode/cris.h	33;"	d
MAX_REG	include/opcode/crx.h	/^    MAX_REG$/;"	e	enum:__anon1260
MAX_REGNAME_LEN	include/opcode/cr16.h	209;"	d
MAX_REGNAME_LEN	include/opcode/crx.h	217;"	d
MAX_REGNUM	libiberty/regex.c	2104;"	d	file:
MAX_REGNUM	opcodes/microblaze-opcm.h	95;"	d
MAX_REG_NAME_SIZE	include/opcode/i386.h	139;"	d
MAX_RELOC_INDEX	bfd/coff-ppc.c	1712;"	d	file:
MAX_RENAMING_CHAIN_LENGTH	gdb/ada-lang.h	65;"	d
MAX_SCNHDR_NLNNO	bfd/coff64-rs6000.c	63;"	d	file:
MAX_SCNHDR_NLNNO	bfd/coffswap.h	193;"	d
MAX_SCNHDR_NRELOC	bfd/coff64-rs6000.c	60;"	d	file:
MAX_SCNHDR_NRELOC	bfd/coffswap.h	184;"	d
MAX_SECTION_NAME_SIZE	bfd/mmo.c	235;"	d	file:
MAX_SEP_LEN	gdb/dwarf2read.c	22220;"	d	file:
MAX_SHIFT_READWRITE	sim/ppc/mon.c	67;"	d	file:
MAX_SHORT_PLT	bfd/elf32-sh.c	2049;"	d	file:
MAX_SI_INT	sim/ppc/dp-bit.c	87;"	d	file:
MAX_SPECIAL_REG	bfd/xtensa-modules.c	106;"	d	file:
MAX_SPE_FD	gdb/solib-spu.c	41;"	d	file:
MAX_SPRS_PER_GRP_BITS	sim/testsuite/sim/or1k/spr-defs.h	22;"	d
MAX_STORE	zlib/examples/gzlog.c	261;"	d	file:
MAX_STORED	zlib/deflate.c	1623;"	d	file:
MAX_STUB_SECTION_SIZE	bfd/elf32-nios2.c	2327;"	d	file:
MAX_SYMBOL_CACHE_SIZE	gdb/symtab.c	130;"	d	file:
MAX_SYMBOL_IMPLS	gdb/symtab.c	5690;"	d	file:
MAX_SYSCALLS	gdb/proc-events.c	60;"	d	file:
MAX_TAG_CPU_ARCH	include/elf/arm.h	112;"	d
MAX_TARGET_MODES	sim/common/cgen-types.h	56;"	d
MAX_TARGET_WIDTH	gdb/tui/tui-data.h	92;"	d
MAX_TEXT_SECTION_SIZE	bfd/peicode.h	671;"	d
MAX_TIB32	gdb/windows-tdep.c	/^static const int MAX_TIB32 =$/;"	v	file:
MAX_TIB64	gdb/windows-tdep.c	/^static const int MAX_TIB64 =$/;"	v	file:
MAX_TRACE_UPLOAD	gdb/tracefile-tfile.c	245;"	d	file:
MAX_TRACE_UPLOAD	gdb/tracefile.c	69;"	d	file:
MAX_TRACE_VALUES	sim/common/sim-trace.h	95;"	d
MAX_TRIES	gdb/remote.c	9550;"	d	file:
MAX_TYPES	libiberty/random.c	161;"	d	file:
MAX_UBYTE	bfd/elf32-cr16c.c	226;"	d	file:
MAX_UINT	sim/common/sim-fpu.c	175;"	d	file:
MAX_UINT32	sim/common/sim-fpu.c	166;"	d	file:
MAX_UINT64	sim/common/sim-fpu.c	170;"	d	file:
MAX_UNITS	sim/common/sim-model.h	47;"	d
MAX_UNITS	sim/cris/arch.h	45;"	d
MAX_UNITS	sim/frv/arch.h	89;"	d
MAX_UNITS	sim/iq2000/arch.h	39;"	d
MAX_UNITS	sim/lm32/arch.h	39;"	d
MAX_UNITS	sim/m32r/arch.h	45;"	d
MAX_UNITS	sim/or1k/arch.h	48;"	d
MAX_UNITS	sim/sh64/arch.h	214;"	d
MAX_USER_REG	bfd/xtensa-modules.c	107;"	d	file:
MAX_USI_INT	sim/ppc/dp-bit.c	88;"	d	file:
MAX_UWORD	bfd/elf32-cr16c.c	225;"	d	file:
MAX_VECTOR_SIZE	gdb/xml-tdesc.c	36;"	d	file:
MAX_WBITS	zlib/zconf.h	270;"	d
MAX_WCHARS	gdb/valprint.c	41;"	d	file:
MAX_WINDOWS	gdb/tui/tui.h	/^  MAX_WINDOWS,$/;"	e	enum:tui_win_type
MAX_WORD	sim/microblaze/microblaze.h	91;"	d
MAX_WPTS	gdb/arm-linux-nat.c	604;"	d	file:
MAX_WPTS	gdb/gdbserver/linux-arm-low.c	101;"	d	file:
MAX_XINCLUDE_DEPTH	gdb/xml-support.c	39;"	d	file:
MAYBE_CALL_SOME_FUNCTION	gdb/testsuite/gdb.threads/schedlock.c	66;"	d	file:
MAYBE_SWAP	gdb/dwarf-index-common.h	43;"	d
MAYBE_SWAP	gdb/dwarf-index-common.h	46;"	d
MA_GHOST	include/os9k.h	84;"	d
MA_MASK	include/os9k.h	86;"	d
MA_REENT	include/os9k.h	83;"	d
MA_SUPER	include/os9k.h	85;"	d
MB	opcodes/mmix-opc.c	81;"	d	file:
MB	opcodes/ppc-opc.c	1906;"	d	file:
MB6	opcodes/ppc-opc.c	2104;"	d	file:
MB6_MASK	opcodes/ppc-opc.c	2106;"	d	file:
MBE	opcodes/ppc-opc.c	2098;"	d	file:
MBLIT32	sim/common/sim-bits.h	546;"	d
MBLIT32	sim/ppc/bits.h	257;"	d
MBR	opcodes/alpha-opc.c	361;"	d	file:
MBR_	opcodes/alpha-opc.c	359;"	d	file:
MBR_MASK	opcodes/alpha-opc.c	360;"	d	file:
MBT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MBT:$/;"	l
MBT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MBT:$/;"	l
MBTYPE4	opcodes/ia64-opc.h	126;"	d
MB_CUR_MAX	readline/rlmbutil.h	129;"	d
MB_CUR_MAX	readline/rlmbutil.h	132;"	d
MB_FIND_ANY	readline/rlmbutil.h	91;"	d
MB_FIND_NONZERO	readline/rlmbutil.h	92;"	d
MB_INVALIDCH	gdb/completer.c	2304;"	d	file:
MB_INVALIDCH	readline/rlmbutil.h	123;"	d
MB_INVALIDCH	readline/rlmbutil.h	147;"	d
MB_LEN_MAX	libiberty/regex.c	190;"	d	file:
MB_LEN_MAX	readline/rlmbutil.h	128;"	d
MB_LEN_MAX	readline/rlmbutil.h	131;"	d
MB_LEN_MAX	readline/rlmbutil.h	73;"	d
MB_LEN_MAX	readline/rlmbutil.h	76;"	d
MB_MASK	opcodes/ppc-opc.c	1907;"	d	file:
MB_NEXTCHAR	readline/rlmbutil.h	114;"	d
MB_NEXTCHAR	readline/rlmbutil.h	144;"	d
MB_NULLWCH	gdb/completer.c	2305;"	d	file:
MB_NULLWCH	readline/rlmbutil.h	124;"	d
MB_NULLWCH	readline/rlmbutil.h	148;"	d
MB_PREVCHAR	readline/rlmbutil.h	118;"	d
MB_PREVCHAR	readline/rlmbutil.h	145;"	d
MC	opcodes/micromips-opc.c	267;"	d	file:
MC	opcodes/mips-opc.c	392;"	d	file:
MC	sim/bfin/dv-bfin_mmu.h	32;"	d
MCCR_ADDR	sim/m32r/dv-m32r_cache.h	42;"	d
MCCR_CM0	sim/m32r/dv-m32r_cache.h	45;"	d
MCCR_CM1	sim/m32r/dv-m32r_cache.h	46;"	d
MCCR_CP	sim/m32r/dv-m32r_cache.h	43;"	d
MCOND	opcodes/sparc-opc.c	190;"	d	file:
MCOREBADMAG	include/coff/mcore.h	32;"	d
MCOREMAGIC	include/coff/mcore.h	30;"	d
MCORE_INST_ADDI	opcodes/mcore-opc.h	123;"	d
MCORE_INST_BGENI_ALT	opcodes/mcore-opc.h	155;"	d
MCORE_INST_BMASKI_ALT	opcodes/mcore-opc.h	154;"	d
MCORE_INST_BR	opcodes/mcore-opc.h	181;"	d
MCORE_INST_BSR	bfd/elf32-mcore.c	495;"	d	file:
MCORE_INST_BSR	opcodes/mcore-opc.h	183;"	d
MCORE_INST_JMP	opcodes/mcore-opc.h	69;"	d
MCORE_INST_JMPI	opcodes/mcore-opc.h	161;"	d
MCORE_INST_JSR	opcodes/mcore-opc.h	71;"	d
MCORE_INST_JSRI	opcodes/mcore-opc.h	163;"	d
MCORE_PE	bfd/pe-mcore.c	35;"	d	file:
MCORE_PE	bfd/pei-mcore.c	37;"	d	file:
MCR	sim/arm/armdefs.h	/^  ARMul_MCRs *MCR[16];		\/* MCR instruction *\/$/;"	m	struct:ARMul_State
MCR_DRS	gdb/ser-go32.c	101;"	d	file:
MCR_DTR	gdb/ser-go32.c	103;"	d	file:
MCR_IENABLE	gdb/ser-go32.c	100;"	d	file:
MCR_LOOPBACK	gdb/ser-go32.c	99;"	d	file:
MCR_RTS	gdb/ser-go32.c	102;"	d	file:
MCT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MCT:$/;"	l
MCT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MCT:$/;"	l
MC_DATA	sim/rx/mem.h	/^     MC_DATA,$/;"	e	enum:mem_content_type
MC_NUM_TYPES	sim/rx/mem.h	/^     MC_NUM_TYPES$/;"	e	enum:mem_content_type
MC_PUSHED_PC	sim/rx/mem.h	/^     MC_PUSHED_PC,$/;"	e	enum:mem_content_type
MC_UNINIT	sim/rx/mem.h	/^     MC_UNINIT,$/;"	e	enum:mem_content_type
MCheck	sim/mips/sim-main.h	/^  MCheck                  = 24,$/;"	e	enum:ExceptionCause
MD	opcodes/ppc-opc.c	2848;"	d	file:
MD32	include/opcode/h8300.h	215;"	d
MDAH	sim/rl78/mem.c	92;"	d	file:
MDAL	sim/rl78/mem.c	91;"	d	file:
MDA_SET	sim/rl78/mem.c	99;"	d	file:
MDBH	sim/rl78/mem.c	94;"	d	file:
MDBL	sim/rl78/mem.c	93;"	d	file:
MDCH	sim/rl78/mem.c	96;"	d	file:
MDCL	sim/rl78/mem.c	95;"	d	file:
MDEBUGREAD_H	gdb/mdebugread.h	21;"	d
MDEBUG_EFI_SYMBOL_NAME	gdb/mdebugread.h	38;"	d
MDEF	bfd/linker.c	/^  MDEF,		\/* Multiple definition error.  *\/$/;"	e	enum:link_action	file:
MDISP	opcodes/alpha-opc.c	272;"	d	file:
MDMB_MASK	opcodes/ppc-opc.c	2855;"	d	file:
MDMX	sim/mips/sim-main.h	/^  MDMX                    = 22,$/;"	e	enum:ExceptionCause
MDMX_FMTSEL_IMM_OB	include/opcode/mips.h	223;"	d
MDMX_FMTSEL_IMM_QH	include/opcode/mips.h	222;"	d
MDMX_FMTSEL_VEC_OB	include/opcode/mips.h	225;"	d
MDMX_FMTSEL_VEC_QH	include/opcode/mips.h	224;"	d
MDMX_accumulator	sim/mips/sim-main.h	/^} MDMX_accumulator;$/;"	t	typeref:union:__anon848
MDR	opcodes/m10200-opc.c	100;"	d	file:
MDR	opcodes/m10300-opc.c	150;"	d	file:
MDS	opcodes/ppc-opc.c	2861;"	d	file:
MDSH_MASK	opcodes/ppc-opc.c	2858;"	d	file:
MDSMB_MASK	opcodes/ppc-opc.c	2868;"	d	file:
MDS_MASK	opcodes/ppc-opc.c	2865;"	d	file:
MDT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MDT:$/;"	l
MDT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MDT:$/;"	l
MDUC	sim/rl78/mem.c	90;"	d	file:
MD_MASK	opcodes/ppc-opc.c	2852;"	d	file:
ME	bfd/elf32-arc.c	1166;"	d	file:
ME	opcodes/ppc-opc.c	2090;"	d	file:
ME	sim/sh/interp.c	145;"	d	file:
ME6	opcodes/ppc-opc.c	2105;"	d	file:
MEC_ACC	sim/erc32/erc32.c	104;"	d	file:
MEC_BRK	sim/erc32/erc32.c	93;"	d	file:
MEC_DBG	sim/erc32/erc32.c	90;"	d	file:
MEC_END	sim/erc32/erc32.c	42;"	d	file:
MEC_ERSR	sim/erc32/erc32.c	89;"	d	file:
MEC_FFAR	sim/erc32/erc32.c	88;"	d	file:
MEC_GPT_COUNTER	sim/erc32/erc32.c	83;"	d	file:
MEC_GPT_RELOAD	sim/erc32/erc32.c	84;"	d	file:
MEC_GPT_SCALER	sim/erc32/erc32.c	85;"	d	file:
MEC_ICR	sim/erc32/erc32.c	76;"	d	file:
MEC_IFR	sim/erc32/erc32.c	77;"	d	file:
MEC_IMR	sim/erc32/erc32.c	75;"	d	file:
MEC_IOCR	sim/erc32/erc32.c	63;"	d	file:
MEC_IPR	sim/erc32/erc32.c	74;"	d	file:
MEC_ISR	sim/erc32/erc32.c	73;"	d	file:
MEC_MAR0	sim/erc32/erc32.c	66;"	d	file:
MEC_MAR1	sim/erc32/erc32.c	67;"	d	file:
MEC_MCR	sim/erc32/erc32.c	59;"	d	file:
MEC_MEMCFG	sim/erc32/erc32.c	62;"	d	file:
MEC_PWDR	sim/erc32/erc32.c	61;"	d	file:
MEC_RTC_COUNTER	sim/erc32/erc32.c	80;"	d	file:
MEC_RTC_RELOAD	sim/erc32/erc32.c	81;"	d	file:
MEC_RTC_SCALER	sim/erc32/erc32.c	82;"	d	file:
MEC_SEA1	sim/erc32/erc32.c	70;"	d	file:
MEC_SEA2	sim/erc32/erc32.c	72;"	d	file:
MEC_SFR	sim/erc32/erc32.c	60;"	d	file:
MEC_SFSR	sim/erc32/erc32.c	87;"	d	file:
MEC_SSA1	sim/erc32/erc32.c	69;"	d	file:
MEC_SSA2	sim/erc32/erc32.c	71;"	d	file:
MEC_START	sim/erc32/erc32.c	41;"	d	file:
MEC_TCR	sim/erc32/erc32.c	91;"	d	file:
MEC_TIMER_CTRL	sim/erc32/erc32.c	86;"	d	file:
MEC_TRAPD	sim/erc32/erc32.c	79;"	d	file:
MEC_UARTA	sim/erc32/erc32.c	96;"	d	file:
MEC_UARTB	sim/erc32/erc32.c	97;"	d	file:
MEC_UART_CTRL	sim/erc32/erc32.c	98;"	d	file:
MEC_WCR	sim/erc32/erc32.c	64;"	d	file:
MEC_WDOG	sim/erc32/erc32.c	78;"	d	file:
MEC_WPR	sim/erc32/erc32.c	94;"	d	file:
MEC_WS	sim/erc32/erc32.c	54;"	d	file:
MEM	opcodes/alpha-opc.c	351;"	d	file:
MEM	opcodes/m10200-opc.c	144;"	d	file:
MEM	opcodes/m10300-opc.c	425;"	d	file:
MEM	opcodes/nds32-asm.h	281;"	d
MEM	sim/ppc/idecode_expression.h	301;"	d
MEM	zlib/inflate.h	/^    MEM,        \/* got an inflate() memory error -- remain here until reset *\/$/;"	e	enum:__anon979
MEM2	opcodes/m10200-opc.c	145;"	d	file:
MEM2	opcodes/m10300-opc.c	428;"	d	file:
MEMATTR_H	gdb/memattr.h	21;"	d
MEMBAR	include/opcode/sparc.h	315;"	d
MEMCHR	gdb/gnulib/import/fnmatch.c	171;"	d	file:
MEMCHR	gdb/gnulib/import/fnmatch.c	198;"	d	file:
MEMCHR	gdb/gnulib/import/fnmatch_loop.c	1215;"	d	file:
MEMGR8_NAMES	opcodes/xc16x-desc.h	/^} MEMGR8_NAMES;$/;"	t	typeref:enum:memgr8_names
MEMINC	opcodes/m10300-opc.c	426;"	d	file:
MEMINC2	opcodes/m10300-opc.c	427;"	d	file:
MEMIND	include/opcode/h8300.h	/^  MEMIND =	0x0300,$/;"	e	enum:h8_flags
MEMOPS_DEFINE_INLINE	sim/common/cgen-utils.c	25;"	d	file:
MEMOPS_INLINE	sim/common/cgen-mem.h	25;"	d
MEMOPS_INLINE	sim/common/cgen-mem.h	27;"	d
MEMORY	include/opcode/arc.h	/^  MEMORY,$/;"	e	enum:__anon1255
MEMORY_ERROR	gdb/common/common-exceptions.h	/^  MEMORY_ERROR,$/;"	e	enum:errors
MEMORY_MAP_H	gdb/memory-map.h	22;"	d
MEMORY_OPERAND_OFFSET	gdb/arch/aarch64-insn.h	/^  MEMORY_OPERAND_OFFSET,$/;"	e	enum:aarch64_memory_operand_type
MEMORY_OPERAND_POSTINDEX	gdb/arch/aarch64-insn.h	/^  MEMORY_OPERAND_POSTINDEX,$/;"	e	enum:aarch64_memory_operand_type
MEMORY_OPERAND_PREINDEX	gdb/arch/aarch64-insn.h	/^  MEMORY_OPERAND_PREINDEX,$/;"	e	enum:aarch64_memory_operand_type
MEMPCPY	gdb/gnulib/import/fnmatch.c	163;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch.c	166;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch.c	168;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch.c	188;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch.c	193;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch.c	195;"	d	file:
MEMPCPY	gdb/gnulib/import/fnmatch_loop.c	1214;"	d	file:
MEMPTR	sim/cr16/simops.c	5126;"	d	file:
MEMPTR	sim/d10v/simops.c	3205;"	d	file:
MEMPTR	sim/v850/simops.c	1627;"	d	file:
MEMRANGE_H	gdb/memrange.h	21;"	d
MEMRELAX	include/opcode/h8300.h	/^  MEMRELAX = 	0x80000,		\/* Move insn which may relax.  *\/$/;"	e	enum:h8_flags
MEMSIZE	gdb/testsuite/gdb.base/memattr.c	18;"	d	file:
MEM_	opcodes/alpha-opc.c	349;"	d	file:
MEM_ALLOC	gdb/aarch64-tdep.c	3203;"	d	file:
MEM_ALLOC	gdb/arm-tdep.c	9694;"	d	file:
MEM_ALLOC	gdb/loongarch-tdep.c	1806;"	d	file:
MEM_BREAK_H	gdb/gdbserver/mem-break.h	22;"	d
MEM_DISP	gdb/alpha-tdep.c	56;"	d	file:
MEM_EX_WS	sim/erc32/erc32.c	45;"	d	file:
MEM_FLASH	gdb/memattr.h	/^  MEM_FLASH$/;"	e	enum:mem_access_mode
MEM_MASK	opcodes/alpha-opc.c	350;"	d	file:
MEM_NONE	gdb/memattr.h	/^  MEM_NONE,                     \/* Memory that is not physically present.  *\/$/;"	e	enum:mem_access_mode
MEM_RA	gdb/alpha-tdep.c	54;"	d	file:
MEM_RB	gdb/alpha-tdep.c	55;"	d	file:
MEM_RD_BYTE	sim/microblaze/microblaze.h	55;"	d
MEM_RD_HALF	sim/microblaze/microblaze.h	56;"	d
MEM_RD_UBYTE	sim/microblaze/microblaze.h	58;"	d
MEM_RD_UHALF	sim/microblaze/microblaze.h	59;"	d
MEM_RD_UWORD	sim/microblaze/microblaze.h	60;"	d
MEM_RD_WORD	sim/microblaze/microblaze.h	57;"	d
MEM_RO	gdb/memattr.h	/^  MEM_RO,			\/* read only *\/$/;"	e	enum:mem_access_mode
MEM_RW	gdb/memattr.h	/^  MEM_RW,			\/* read\/write *\/$/;"	e	enum:mem_access_mode
MEM_SIZE	sim/mips/interp.c	150;"	d	file:
MEM_SIZE	sim/rl78/mem.h	25;"	d
MEM_WIDTH_16	gdb/memattr.h	/^  MEM_WIDTH_16,			\/* 16  "      "    *\/$/;"	e	enum:mem_access_width
MEM_WIDTH_32	gdb/memattr.h	/^  MEM_WIDTH_32,			\/* 32  "      "    *\/$/;"	e	enum:mem_access_width
MEM_WIDTH_64	gdb/memattr.h	/^  MEM_WIDTH_64			\/* 64  "      "    *\/$/;"	e	enum:mem_access_width
MEM_WIDTH_8	gdb/memattr.h	/^  MEM_WIDTH_8,			\/*  8 bit accesses *\/$/;"	e	enum:mem_access_width
MEM_WIDTH_UNSPECIFIED	gdb/memattr.h	/^  MEM_WIDTH_UNSPECIFIED,$/;"	e	enum:mem_access_width
MEM_WO	gdb/memattr.h	/^  MEM_WO,			\/* write only *\/$/;"	e	enum:mem_access_mode
MEM_WR_BYTE	sim/microblaze/microblaze.h	62;"	d
MEM_WR_HALF	sim/microblaze/microblaze.h	63;"	d
MEM_WR_WORD	sim/microblaze/microblaze.h	64;"	d
MEPREL	bfd/elf32-mep.c	32;"	d	file:
MEP_ALL_COP_ISAS_MASK	opcodes/mep-opc.h	95;"	d
MEP_ALL_CORE_ISAS_MASK	opcodes/mep-opc.h	86;"	d
MEP_CCFG_REGNUM	gdb/mep-tdep.c	/^  MEP_CCFG_REGNUM,              \/* cache config *\/$/;"	e	enum:__anon1723	file:
MEP_CFG_REGNUM	gdb/mep-tdep.c	/^  MEP_CFG_REGNUM,               \/* processor configuration*\/$/;"	e	enum:__anon1723	file:
MEP_CONFIG	opcodes/mep-opc.h	66;"	d
MEP_COP16_ISA	opcodes/mep-opc.h	72;"	d
MEP_COP32_ISA	opcodes/mep-opc.h	73;"	d
MEP_COP48_ISA	opcodes/mep-opc.h	74;"	d
MEP_COP64_ISA	opcodes/mep-opc.h	75;"	d
MEP_COP_ISA	opcodes/mep-opc.h	76;"	d
MEP_CORE_ISA	opcodes/mep-opc.h	77;"	d
MEP_CPU	opcodes/mep-opc.h	67;"	d
MEP_CPU_H	opcodes/mep-desc.h	27;"	d
MEP_CSR10_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR10_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR11_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR11_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR22_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR22_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR29_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR29_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR30_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR30_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR31_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR31_REGNUM,             \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR3_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR3_REGNUM,              \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_CSR9_REGNUM	gdb/mep-tdep.c	/^  MEP_CSR9_REGNUM,              \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_DBG_REGNUM	gdb/mep-tdep.c	/^  MEP_DBG_REGNUM,               \/* debug *\/$/;"	e	enum:__anon1723	file:
MEP_DEPC_REGNUM	gdb/mep-tdep.c	/^  MEP_DEPC_REGNUM,              \/* Debug exception PC *\/$/;"	e	enum:__anon1723	file:
MEP_EPC_REGNUM	gdb/mep-tdep.c	/^  MEP_EPC_REGNUM,               \/* Exception program counter *\/$/;"	e	enum:__anon1723	file:
MEP_EXC_REGNUM	gdb/mep-tdep.c	/^  MEP_EXC_REGNUM,               \/* exception cause *\/$/;"	e	enum:__anon1723	file:
MEP_FIRST_CCR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_CCR_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_CR32_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_CR32_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_CR64_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_CR64_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_CSR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_CSR_REGNUM = MEP_FIRST_PSEUDO_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_FP_CR32_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_FP_CR32_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_FP_CR64_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_FP_CR64_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_FIRST_GPR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_GPR_REGNUM = 0,$/;"	e	enum:__anon1723	file:
MEP_FIRST_PSEUDO_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_PSEUDO_REGNUM = MEP_NUM_RAW_REGS,$/;"	e	enum:__anon1723	file:
MEP_FIRST_RAW_CCR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_RAW_CCR_REGNUM = 80,$/;"	e	enum:__anon1723	file:
MEP_FIRST_RAW_CR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_RAW_CR_REGNUM = 48,$/;"	e	enum:__anon1723	file:
MEP_FIRST_RAW_CSR_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_RAW_CSR_REGNUM = 16,$/;"	e	enum:__anon1723	file:
MEP_FIRST_RAW_REGNUM	gdb/mep-tdep.c	/^  MEP_FIRST_RAW_REGNUM = 0,$/;"	e	enum:__anon1723	file:
MEP_FP_REGNUM	gdb/mep-tdep.c	/^  MEP_FP_REGNUM = MEP_R8_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_F_0	opcodes/mep-desc.h	/^ , MEP_F_0, MEP_F_1, MEP_F_2, MEP_F_3$/;"	e	enum:ifield_type
MEP_F_1	opcodes/mep-desc.h	/^ , MEP_F_0, MEP_F_1, MEP_F_2, MEP_F_3$/;"	e	enum:ifield_type
MEP_F_10	opcodes/mep-desc.h	/^ , MEP_F_8, MEP_F_9, MEP_F_10, MEP_F_11$/;"	e	enum:ifield_type
MEP_F_11	opcodes/mep-desc.h	/^ , MEP_F_8, MEP_F_9, MEP_F_10, MEP_F_11$/;"	e	enum:ifield_type
MEP_F_12	opcodes/mep-desc.h	/^ , MEP_F_12, MEP_F_13, MEP_F_14, MEP_F_15$/;"	e	enum:ifield_type
MEP_F_12S20	opcodes/mep-desc.h	/^ , MEP_F_C5N6, MEP_F_C5N7, MEP_F_RL5, MEP_F_12S20$/;"	e	enum:ifield_type
MEP_F_12S4A2	opcodes/mep-desc.h	/^ , MEP_F_8S8A2, MEP_F_12S4A2, MEP_F_17S16A2, MEP_F_24S5A2N_HI$/;"	e	enum:ifield_type
MEP_F_12U16	opcodes/mep-desc.h	/^ , MEP_F_8S8, MEP_F_16U16, MEP_F_12U16, MEP_F_3U29$/;"	e	enum:ifield_type
MEP_F_13	opcodes/mep-desc.h	/^ , MEP_F_12, MEP_F_13, MEP_F_14, MEP_F_15$/;"	e	enum:ifield_type
MEP_F_14	opcodes/mep-desc.h	/^ , MEP_F_12, MEP_F_13, MEP_F_14, MEP_F_15$/;"	e	enum:ifield_type
MEP_F_15	opcodes/mep-desc.h	/^ , MEP_F_12, MEP_F_13, MEP_F_14, MEP_F_15$/;"	e	enum:ifield_type
MEP_F_16	opcodes/mep-desc.h	/^ , MEP_F_16, MEP_F_17, MEP_F_18, MEP_F_19$/;"	e	enum:ifield_type
MEP_F_16S16	opcodes/mep-desc.h	/^ , MEP_F_7U9A4, MEP_F_16S16, MEP_F_2U10, MEP_F_3U5$/;"	e	enum:ifield_type
MEP_F_16U16	opcodes/mep-desc.h	/^ , MEP_F_8S8, MEP_F_16U16, MEP_F_12U16, MEP_F_3U29$/;"	e	enum:ifield_type
MEP_F_17	opcodes/mep-desc.h	/^ , MEP_F_16, MEP_F_17, MEP_F_18, MEP_F_19$/;"	e	enum:ifield_type
MEP_F_17S16A2	opcodes/mep-desc.h	/^ , MEP_F_8S8A2, MEP_F_12S4A2, MEP_F_17S16A2, MEP_F_24S5A2N_HI$/;"	e	enum:ifield_type
MEP_F_18	opcodes/mep-desc.h	/^ , MEP_F_16, MEP_F_17, MEP_F_18, MEP_F_19$/;"	e	enum:ifield_type
MEP_F_19	opcodes/mep-desc.h	/^ , MEP_F_16, MEP_F_17, MEP_F_18, MEP_F_19$/;"	e	enum:ifield_type
MEP_F_2	opcodes/mep-desc.h	/^ , MEP_F_0, MEP_F_1, MEP_F_2, MEP_F_3$/;"	e	enum:ifield_type
MEP_F_20	opcodes/mep-desc.h	/^ , MEP_F_20, MEP_F_21, MEP_F_22, MEP_F_23$/;"	e	enum:ifield_type
MEP_F_21	opcodes/mep-desc.h	/^ , MEP_F_20, MEP_F_21, MEP_F_22, MEP_F_23$/;"	e	enum:ifield_type
MEP_F_22	opcodes/mep-desc.h	/^ , MEP_F_20, MEP_F_21, MEP_F_22, MEP_F_23$/;"	e	enum:ifield_type
MEP_F_23	opcodes/mep-desc.h	/^ , MEP_F_20, MEP_F_21, MEP_F_22, MEP_F_23$/;"	e	enum:ifield_type
MEP_F_24	opcodes/mep-desc.h	/^ , MEP_F_24, MEP_F_25, MEP_F_26, MEP_F_27$/;"	e	enum:ifield_type
MEP_F_24S5A2N	opcodes/mep-desc.h	/^ , MEP_F_24S5A2N_LO, MEP_F_24S5A2N, MEP_F_24U5A2N_HI, MEP_F_24U5A2N_LO$/;"	e	enum:ifield_type
MEP_F_24S5A2N_HI	opcodes/mep-desc.h	/^ , MEP_F_8S8A2, MEP_F_12S4A2, MEP_F_17S16A2, MEP_F_24S5A2N_HI$/;"	e	enum:ifield_type
MEP_F_24S5A2N_LO	opcodes/mep-desc.h	/^ , MEP_F_24S5A2N_LO, MEP_F_24S5A2N, MEP_F_24U5A2N_HI, MEP_F_24U5A2N_LO$/;"	e	enum:ifield_type
MEP_F_24S5A2N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24S5A2N_MULTI_IFIELD [] =$/;"	v
MEP_F_24S5A2N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24S5A2N_MULTI_IFIELD [];$/;"	v
MEP_F_24U4N	opcodes/mep-desc.h	/^ , MEP_F_24U4N_LO, MEP_F_24U4N, MEP_F_CALLNUM, MEP_F_CCRN_HI$/;"	e	enum:ifield_type
MEP_F_24U4N_HI	opcodes/mep-desc.h	/^ , MEP_F_24U8N_HI, MEP_F_24U8N_LO, MEP_F_24U8N, MEP_F_24U4N_HI$/;"	e	enum:ifield_type
MEP_F_24U4N_LO	opcodes/mep-desc.h	/^ , MEP_F_24U4N_LO, MEP_F_24U4N, MEP_F_CALLNUM, MEP_F_CCRN_HI$/;"	e	enum:ifield_type
MEP_F_24U4N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U4N_MULTI_IFIELD [] =$/;"	v
MEP_F_24U4N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U4N_MULTI_IFIELD [];$/;"	v
MEP_F_24U5A2N	opcodes/mep-desc.h	/^ , MEP_F_24U5A2N, MEP_F_2U6, MEP_F_7U9, MEP_F_7U9A2$/;"	e	enum:ifield_type
MEP_F_24U5A2N_HI	opcodes/mep-desc.h	/^ , MEP_F_24S5A2N_LO, MEP_F_24S5A2N, MEP_F_24U5A2N_HI, MEP_F_24U5A2N_LO$/;"	e	enum:ifield_type
MEP_F_24U5A2N_LO	opcodes/mep-desc.h	/^ , MEP_F_24S5A2N_LO, MEP_F_24S5A2N, MEP_F_24U5A2N_HI, MEP_F_24U5A2N_LO$/;"	e	enum:ifield_type
MEP_F_24U5A2N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U5A2N_MULTI_IFIELD [] =$/;"	v
MEP_F_24U5A2N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U5A2N_MULTI_IFIELD [];$/;"	v
MEP_F_24U8A4N	opcodes/mep-desc.h	/^ , MEP_F_CDISP10, MEP_F_24U8A4N_HI, MEP_F_24U8A4N_LO, MEP_F_24U8A4N$/;"	e	enum:ifield_type
MEP_F_24U8A4N_HI	opcodes/mep-desc.h	/^ , MEP_F_CDISP10, MEP_F_24U8A4N_HI, MEP_F_24U8A4N_LO, MEP_F_24U8A4N$/;"	e	enum:ifield_type
MEP_F_24U8A4N_LO	opcodes/mep-desc.h	/^ , MEP_F_CDISP10, MEP_F_24U8A4N_HI, MEP_F_24U8A4N_LO, MEP_F_24U8A4N$/;"	e	enum:ifield_type
MEP_F_24U8A4N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U8A4N_MULTI_IFIELD [] =$/;"	v
MEP_F_24U8A4N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U8A4N_MULTI_IFIELD [];$/;"	v
MEP_F_24U8N	opcodes/mep-desc.h	/^ , MEP_F_24U8N_HI, MEP_F_24U8N_LO, MEP_F_24U8N, MEP_F_24U4N_HI$/;"	e	enum:ifield_type
MEP_F_24U8N_HI	opcodes/mep-desc.h	/^ , MEP_F_24U8N_HI, MEP_F_24U8N_LO, MEP_F_24U8N, MEP_F_24U4N_HI$/;"	e	enum:ifield_type
MEP_F_24U8N_LO	opcodes/mep-desc.h	/^ , MEP_F_24U8N_HI, MEP_F_24U8N_LO, MEP_F_24U8N, MEP_F_24U4N_HI$/;"	e	enum:ifield_type
MEP_F_24U8N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U8N_MULTI_IFIELD [] =$/;"	v
MEP_F_24U8N_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_24U8N_MULTI_IFIELD [];$/;"	v
MEP_F_25	opcodes/mep-desc.h	/^ , MEP_F_24, MEP_F_25, MEP_F_26, MEP_F_27$/;"	e	enum:ifield_type
MEP_F_26	opcodes/mep-desc.h	/^ , MEP_F_24, MEP_F_25, MEP_F_26, MEP_F_27$/;"	e	enum:ifield_type
MEP_F_27	opcodes/mep-desc.h	/^ , MEP_F_24, MEP_F_25, MEP_F_26, MEP_F_27$/;"	e	enum:ifield_type
MEP_F_28	opcodes/mep-desc.h	/^ , MEP_F_28, MEP_F_29, MEP_F_30, MEP_F_31$/;"	e	enum:ifield_type
MEP_F_29	opcodes/mep-desc.h	/^ , MEP_F_28, MEP_F_29, MEP_F_30, MEP_F_31$/;"	e	enum:ifield_type
MEP_F_2U10	opcodes/mep-desc.h	/^ , MEP_F_7U9A4, MEP_F_16S16, MEP_F_2U10, MEP_F_3U5$/;"	e	enum:ifield_type
MEP_F_2U6	opcodes/mep-desc.h	/^ , MEP_F_24U5A2N, MEP_F_2U6, MEP_F_7U9, MEP_F_7U9A2$/;"	e	enum:ifield_type
MEP_F_3	opcodes/mep-desc.h	/^ , MEP_F_0, MEP_F_1, MEP_F_2, MEP_F_3$/;"	e	enum:ifield_type
MEP_F_30	opcodes/mep-desc.h	/^ , MEP_F_28, MEP_F_29, MEP_F_30, MEP_F_31$/;"	e	enum:ifield_type
MEP_F_31	opcodes/mep-desc.h	/^ , MEP_F_28, MEP_F_29, MEP_F_30, MEP_F_31$/;"	e	enum:ifield_type
MEP_F_3U29	opcodes/mep-desc.h	/^ , MEP_F_8S8, MEP_F_16U16, MEP_F_12U16, MEP_F_3U29$/;"	e	enum:ifield_type
MEP_F_3U5	opcodes/mep-desc.h	/^ , MEP_F_7U9A4, MEP_F_16S16, MEP_F_2U10, MEP_F_3U5$/;"	e	enum:ifield_type
MEP_F_4	opcodes/mep-desc.h	/^ , MEP_F_4, MEP_F_5, MEP_F_6, MEP_F_7$/;"	e	enum:ifield_type
MEP_F_4U8	opcodes/mep-desc.h	/^ , MEP_F_4U8, MEP_F_5U8, MEP_F_5U24, MEP_F_6S8$/;"	e	enum:ifield_type
MEP_F_5	opcodes/mep-desc.h	/^ , MEP_F_4, MEP_F_5, MEP_F_6, MEP_F_7$/;"	e	enum:ifield_type
MEP_F_5U24	opcodes/mep-desc.h	/^ , MEP_F_4U8, MEP_F_5U8, MEP_F_5U24, MEP_F_6S8$/;"	e	enum:ifield_type
MEP_F_5U8	opcodes/mep-desc.h	/^ , MEP_F_4U8, MEP_F_5U8, MEP_F_5U24, MEP_F_6S8$/;"	e	enum:ifield_type
MEP_F_6	opcodes/mep-desc.h	/^ , MEP_F_4, MEP_F_5, MEP_F_6, MEP_F_7$/;"	e	enum:ifield_type
MEP_F_6S8	opcodes/mep-desc.h	/^ , MEP_F_4U8, MEP_F_5U8, MEP_F_5U24, MEP_F_6S8$/;"	e	enum:ifield_type
MEP_F_7	opcodes/mep-desc.h	/^ , MEP_F_4, MEP_F_5, MEP_F_6, MEP_F_7$/;"	e	enum:ifield_type
MEP_F_7U9	opcodes/mep-desc.h	/^ , MEP_F_24U5A2N, MEP_F_2U6, MEP_F_7U9, MEP_F_7U9A2$/;"	e	enum:ifield_type
MEP_F_7U9A2	opcodes/mep-desc.h	/^ , MEP_F_24U5A2N, MEP_F_2U6, MEP_F_7U9, MEP_F_7U9A2$/;"	e	enum:ifield_type
MEP_F_7U9A4	opcodes/mep-desc.h	/^ , MEP_F_7U9A4, MEP_F_16S16, MEP_F_2U10, MEP_F_3U5$/;"	e	enum:ifield_type
MEP_F_8	opcodes/mep-desc.h	/^ , MEP_F_8, MEP_F_9, MEP_F_10, MEP_F_11$/;"	e	enum:ifield_type
MEP_F_8S8	opcodes/mep-desc.h	/^ , MEP_F_8S8, MEP_F_16U16, MEP_F_12U16, MEP_F_3U29$/;"	e	enum:ifield_type
MEP_F_8S8A2	opcodes/mep-desc.h	/^ , MEP_F_8S8A2, MEP_F_12S4A2, MEP_F_17S16A2, MEP_F_24S5A2N_HI$/;"	e	enum:ifield_type
MEP_F_9	opcodes/mep-desc.h	/^ , MEP_F_8, MEP_F_9, MEP_F_10, MEP_F_11$/;"	e	enum:ifield_type
MEP_F_ANYOF	opcodes/mep-desc.h	/^  MEP_F_NIL, MEP_F_ANYOF, MEP_F_MAJOR, MEP_F_RN$/;"	e	enum:ifield_type
MEP_F_C5N4	opcodes/mep-desc.h	/^ , MEP_F_CCRN_LO, MEP_F_CCRN, MEP_F_C5N4, MEP_F_C5N5$/;"	e	enum:ifield_type
MEP_F_C5N5	opcodes/mep-desc.h	/^ , MEP_F_CCRN_LO, MEP_F_CCRN, MEP_F_C5N4, MEP_F_C5N5$/;"	e	enum:ifield_type
MEP_F_C5N6	opcodes/mep-desc.h	/^ , MEP_F_C5N6, MEP_F_C5N7, MEP_F_RL5, MEP_F_12S20$/;"	e	enum:ifield_type
MEP_F_C5N7	opcodes/mep-desc.h	/^ , MEP_F_C5N6, MEP_F_C5N7, MEP_F_RL5, MEP_F_12S20$/;"	e	enum:ifield_type
MEP_F_C5_16U16	opcodes/mep-desc.h	/^ , MEP_F_C5_RNM, MEP_F_C5_RM, MEP_F_C5_16U16, MEP_F_C5_RMUIMM20$/;"	e	enum:ifield_type
MEP_F_C5_RM	opcodes/mep-desc.h	/^ , MEP_F_C5_RNM, MEP_F_C5_RM, MEP_F_C5_16U16, MEP_F_C5_RMUIMM20$/;"	e	enum:ifield_type
MEP_F_C5_RMUIMM20	opcodes/mep-desc.h	/^ , MEP_F_C5_RNM, MEP_F_C5_RM, MEP_F_C5_16U16, MEP_F_C5_RMUIMM20$/;"	e	enum:ifield_type
MEP_F_C5_RMUIMM20_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_C5_RMUIMM20_MULTI_IFIELD [] =$/;"	v
MEP_F_C5_RMUIMM20_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_C5_RMUIMM20_MULTI_IFIELD [];$/;"	v
MEP_F_C5_RNM	opcodes/mep-desc.h	/^ , MEP_F_C5_RNM, MEP_F_C5_RM, MEP_F_C5_16U16, MEP_F_C5_RMUIMM20$/;"	e	enum:ifield_type
MEP_F_C5_RNMUIMM24	opcodes/mep-desc.h	/^ , MEP_F_C5_RNMUIMM24, MEP_F_IVC2_2U4, MEP_F_IVC2_3U4, MEP_F_IVC2_8U4$/;"	e	enum:ifield_type
MEP_F_C5_RNMUIMM24_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_C5_RNMUIMM24_MULTI_IFIELD [] =$/;"	v
MEP_F_C5_RNMUIMM24_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_C5_RNMUIMM24_MULTI_IFIELD [];$/;"	v
MEP_F_CALLNUM	opcodes/mep-desc.h	/^ , MEP_F_24U4N_LO, MEP_F_24U4N, MEP_F_CALLNUM, MEP_F_CCRN_HI$/;"	e	enum:ifield_type
MEP_F_CALLNUM_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CALLNUM_MULTI_IFIELD [] =$/;"	v
MEP_F_CALLNUM_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CALLNUM_MULTI_IFIELD [];$/;"	v
MEP_F_CCRN	opcodes/mep-desc.h	/^ , MEP_F_CCRN_LO, MEP_F_CCRN, MEP_F_C5N4, MEP_F_C5N5$/;"	e	enum:ifield_type
MEP_F_CCRN_HI	opcodes/mep-desc.h	/^ , MEP_F_24U4N_LO, MEP_F_24U4N, MEP_F_CALLNUM, MEP_F_CCRN_HI$/;"	e	enum:ifield_type
MEP_F_CCRN_LO	opcodes/mep-desc.h	/^ , MEP_F_CCRN_LO, MEP_F_CCRN, MEP_F_C5N4, MEP_F_C5N5$/;"	e	enum:ifield_type
MEP_F_CCRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CCRN_MULTI_IFIELD [] =$/;"	v
MEP_F_CCRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CCRN_MULTI_IFIELD [];$/;"	v
MEP_F_CDISP10	opcodes/mep-desc.h	/^ , MEP_F_CDISP10, MEP_F_24U8A4N_HI, MEP_F_24U8A4N_LO, MEP_F_24U8A4N$/;"	e	enum:ifield_type
MEP_F_CRN	opcodes/mep-desc.h	/^ , MEP_F_EXT62, MEP_F_CRN, MEP_F_CSRN_HI, MEP_F_CSRN_LO$/;"	e	enum:ifield_type
MEP_F_CRNX	opcodes/mep-desc.h	/^ , MEP_F_CSRN, MEP_F_CRNX_HI, MEP_F_CRNX_LO, MEP_F_CRNX$/;"	e	enum:ifield_type
MEP_F_CRNX_HI	opcodes/mep-desc.h	/^ , MEP_F_CSRN, MEP_F_CRNX_HI, MEP_F_CRNX_LO, MEP_F_CRNX$/;"	e	enum:ifield_type
MEP_F_CRNX_LO	opcodes/mep-desc.h	/^ , MEP_F_CSRN, MEP_F_CRNX_HI, MEP_F_CRNX_LO, MEP_F_CRNX$/;"	e	enum:ifield_type
MEP_F_CRNX_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CRNX_MULTI_IFIELD [] =$/;"	v
MEP_F_CRNX_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CRNX_MULTI_IFIELD [];$/;"	v
MEP_F_CSRN	opcodes/mep-desc.h	/^ , MEP_F_CSRN, MEP_F_CRNX_HI, MEP_F_CRNX_LO, MEP_F_CRNX$/;"	e	enum:ifield_type
MEP_F_CSRN_HI	opcodes/mep-desc.h	/^ , MEP_F_EXT62, MEP_F_CRN, MEP_F_CSRN_HI, MEP_F_CSRN_LO$/;"	e	enum:ifield_type
MEP_F_CSRN_LO	opcodes/mep-desc.h	/^ , MEP_F_EXT62, MEP_F_CRN, MEP_F_CSRN_HI, MEP_F_CSRN_LO$/;"	e	enum:ifield_type
MEP_F_CSRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CSRN_MULTI_IFIELD [] =$/;"	v
MEP_F_CSRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_CSRN_MULTI_IFIELD [];$/;"	v
MEP_F_EXT	opcodes/mep-desc.h	/^ , MEP_F_SUB3, MEP_F_SUB4, MEP_F_EXT, MEP_F_EXT4$/;"	e	enum:ifield_type
MEP_F_EXT4	opcodes/mep-desc.h	/^ , MEP_F_SUB3, MEP_F_SUB4, MEP_F_EXT, MEP_F_EXT4$/;"	e	enum:ifield_type
MEP_F_EXT62	opcodes/mep-desc.h	/^ , MEP_F_EXT62, MEP_F_CRN, MEP_F_CSRN_HI, MEP_F_CSRN_LO$/;"	e	enum:ifield_type
MEP_F_IVC2_1U31	opcodes/mep-desc.h	/^ , MEP_F_IVC2_5U16, MEP_F_IVC2_5U21, MEP_F_IVC2_5U26, MEP_F_IVC2_1U31$/;"	e	enum:ifield_type
MEP_F_IVC2_1U6	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8S4, MEP_F_IVC2_1U6, MEP_F_IVC2_2U6, MEP_F_IVC2_3U6$/;"	e	enum:ifield_type
MEP_F_IVC2_2U0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_2U0, MEP_F_IVC2_3U0, MEP_F_IVC2_4U0, MEP_F_IVC2_5U0$/;"	e	enum:ifield_type
MEP_F_IVC2_2U18	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U12, MEP_F_IVC2_5U13, MEP_F_IVC2_2U18, MEP_F_IVC2_5U18$/;"	e	enum:ifield_type
MEP_F_IVC2_2U23	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U20, MEP_F_IVC2_8S20, MEP_F_IVC2_5U23, MEP_F_IVC2_2U23$/;"	e	enum:ifield_type
MEP_F_IVC2_2U4	opcodes/mep-desc.h	/^ , MEP_F_C5_RNMUIMM24, MEP_F_IVC2_2U4, MEP_F_IVC2_3U4, MEP_F_IVC2_8U4$/;"	e	enum:ifield_type
MEP_F_IVC2_2U6	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8S4, MEP_F_IVC2_1U6, MEP_F_IVC2_2U6, MEP_F_IVC2_3U6$/;"	e	enum:ifield_type
MEP_F_IVC2_3U0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_2U0, MEP_F_IVC2_3U0, MEP_F_IVC2_4U0, MEP_F_IVC2_5U0$/;"	e	enum:ifield_type
MEP_F_IVC2_3U12	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U12, MEP_F_IVC2_5U13, MEP_F_IVC2_2U18, MEP_F_IVC2_5U18$/;"	e	enum:ifield_type
MEP_F_IVC2_3U25	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U25, MEP_F_IVC2_IMM16P0, MEP_F_IVC2_SIMM16P0, MEP_F_IVC2_CCRN_C3HI$/;"	e	enum:ifield_type
MEP_F_IVC2_3U4	opcodes/mep-desc.h	/^ , MEP_F_C5_RNMUIMM24, MEP_F_IVC2_2U4, MEP_F_IVC2_3U4, MEP_F_IVC2_8U4$/;"	e	enum:ifield_type
MEP_F_IVC2_3U5	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U4, MEP_F_IVC2_3U5, MEP_F_IVC2_5U8, MEP_F_IVC2_4U10$/;"	e	enum:ifield_type
MEP_F_IVC2_3U6	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8S4, MEP_F_IVC2_1U6, MEP_F_IVC2_2U6, MEP_F_IVC2_3U6$/;"	e	enum:ifield_type
MEP_F_IVC2_3U9	opcodes/mep-desc.h	/^ , MEP_F_IVC2_6U6, MEP_F_IVC2_5U7, MEP_F_IVC2_4U8, MEP_F_IVC2_3U9$/;"	e	enum:ifield_type
MEP_F_IVC2_4U0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_2U0, MEP_F_IVC2_3U0, MEP_F_IVC2_4U0, MEP_F_IVC2_5U0$/;"	e	enum:ifield_type
MEP_F_IVC2_4U10	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U4, MEP_F_IVC2_3U5, MEP_F_IVC2_5U8, MEP_F_IVC2_4U10$/;"	e	enum:ifield_type
MEP_F_IVC2_4U16	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U16, MEP_F_IVC2_4U20, MEP_F_IVC2_4U24, MEP_F_IVC2_4U28$/;"	e	enum:ifield_type
MEP_F_IVC2_4U20	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U16, MEP_F_IVC2_4U20, MEP_F_IVC2_4U24, MEP_F_IVC2_4U28$/;"	e	enum:ifield_type
MEP_F_IVC2_4U24	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U16, MEP_F_IVC2_4U20, MEP_F_IVC2_4U24, MEP_F_IVC2_4U28$/;"	e	enum:ifield_type
MEP_F_IVC2_4U28	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U16, MEP_F_IVC2_4U20, MEP_F_IVC2_4U24, MEP_F_IVC2_4U28$/;"	e	enum:ifield_type
MEP_F_IVC2_4U4	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U4, MEP_F_IVC2_3U5, MEP_F_IVC2_5U8, MEP_F_IVC2_4U10$/;"	e	enum:ifield_type
MEP_F_IVC2_4U8	opcodes/mep-desc.h	/^ , MEP_F_IVC2_6U6, MEP_F_IVC2_5U7, MEP_F_IVC2_4U8, MEP_F_IVC2_3U9$/;"	e	enum:ifield_type
MEP_F_IVC2_5U0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_2U0, MEP_F_IVC2_3U0, MEP_F_IVC2_4U0, MEP_F_IVC2_5U0$/;"	e	enum:ifield_type
MEP_F_IVC2_5U13	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U12, MEP_F_IVC2_5U13, MEP_F_IVC2_2U18, MEP_F_IVC2_5U18$/;"	e	enum:ifield_type
MEP_F_IVC2_5U16	opcodes/mep-desc.h	/^ , MEP_F_IVC2_5U16, MEP_F_IVC2_5U21, MEP_F_IVC2_5U26, MEP_F_IVC2_1U31$/;"	e	enum:ifield_type
MEP_F_IVC2_5U18	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U12, MEP_F_IVC2_5U13, MEP_F_IVC2_2U18, MEP_F_IVC2_5U18$/;"	e	enum:ifield_type
MEP_F_IVC2_5U21	opcodes/mep-desc.h	/^ , MEP_F_IVC2_5U16, MEP_F_IVC2_5U21, MEP_F_IVC2_5U26, MEP_F_IVC2_1U31$/;"	e	enum:ifield_type
MEP_F_IVC2_5U23	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U20, MEP_F_IVC2_8S20, MEP_F_IVC2_5U23, MEP_F_IVC2_2U23$/;"	e	enum:ifield_type
MEP_F_IVC2_5U26	opcodes/mep-desc.h	/^ , MEP_F_IVC2_5U16, MEP_F_IVC2_5U21, MEP_F_IVC2_5U26, MEP_F_IVC2_1U31$/;"	e	enum:ifield_type
MEP_F_IVC2_5U3	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U0, MEP_F_IVC2_8S0, MEP_F_IVC2_6U2, MEP_F_IVC2_5U3$/;"	e	enum:ifield_type
MEP_F_IVC2_5U7	opcodes/mep-desc.h	/^ , MEP_F_IVC2_6U6, MEP_F_IVC2_5U7, MEP_F_IVC2_4U8, MEP_F_IVC2_3U9$/;"	e	enum:ifield_type
MEP_F_IVC2_5U8	opcodes/mep-desc.h	/^ , MEP_F_IVC2_4U4, MEP_F_IVC2_3U5, MEP_F_IVC2_5U8, MEP_F_IVC2_4U10$/;"	e	enum:ifield_type
MEP_F_IVC2_6U2	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U0, MEP_F_IVC2_8S0, MEP_F_IVC2_6U2, MEP_F_IVC2_5U3$/;"	e	enum:ifield_type
MEP_F_IVC2_6U6	opcodes/mep-desc.h	/^ , MEP_F_IVC2_6U6, MEP_F_IVC2_5U7, MEP_F_IVC2_4U8, MEP_F_IVC2_3U9$/;"	e	enum:ifield_type
MEP_F_IVC2_8S0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U0, MEP_F_IVC2_8S0, MEP_F_IVC2_6U2, MEP_F_IVC2_5U3$/;"	e	enum:ifield_type
MEP_F_IVC2_8S20	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U20, MEP_F_IVC2_8S20, MEP_F_IVC2_5U23, MEP_F_IVC2_2U23$/;"	e	enum:ifield_type
MEP_F_IVC2_8S4	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8S4, MEP_F_IVC2_1U6, MEP_F_IVC2_2U6, MEP_F_IVC2_3U6$/;"	e	enum:ifield_type
MEP_F_IVC2_8U0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U0, MEP_F_IVC2_8S0, MEP_F_IVC2_6U2, MEP_F_IVC2_5U3$/;"	e	enum:ifield_type
MEP_F_IVC2_8U20	opcodes/mep-desc.h	/^ , MEP_F_IVC2_8U20, MEP_F_IVC2_8S20, MEP_F_IVC2_5U23, MEP_F_IVC2_2U23$/;"	e	enum:ifield_type
MEP_F_IVC2_8U4	opcodes/mep-desc.h	/^ , MEP_F_C5_RNMUIMM24, MEP_F_IVC2_2U4, MEP_F_IVC2_3U4, MEP_F_IVC2_8U4$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CMOV3, MEP_F_IVC2_CCRN_C3, MEP_F_IVC2_CCRN, MEP_F_IVC2_CRNX$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_C3	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CMOV3, MEP_F_IVC2_CCRN_C3, MEP_F_IVC2_CCRN, MEP_F_IVC2_CRNX$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_C3HI	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U25, MEP_F_IVC2_IMM16P0, MEP_F_IVC2_SIMM16P0, MEP_F_IVC2_CCRN_C3HI$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_C3LO	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_C3LO, MEP_F_IVC2_CRN, MEP_F_IVC2_CRM, MEP_F_IVC2_CCRN_H1$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_C3_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CCRN_C3_MULTI_IFIELD [] =$/;"	v
MEP_F_IVC2_CCRN_C3_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CCRN_C3_MULTI_IFIELD [];$/;"	v
MEP_F_IVC2_CCRN_H1	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_C3LO, MEP_F_IVC2_CRN, MEP_F_IVC2_CRM, MEP_F_IVC2_CCRN_H1$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_H2	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_H2, MEP_F_IVC2_CCRN_LO, MEP_F_IVC2_CMOV1, MEP_F_IVC2_CMOV2$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_LO	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_H2, MEP_F_IVC2_CCRN_LO, MEP_F_IVC2_CMOV1, MEP_F_IVC2_CMOV2$/;"	e	enum:ifield_type
MEP_F_IVC2_CCRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CCRN_MULTI_IFIELD [] =$/;"	v
MEP_F_IVC2_CCRN_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CCRN_MULTI_IFIELD [];$/;"	v
MEP_F_IVC2_CMOV1	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_H2, MEP_F_IVC2_CCRN_LO, MEP_F_IVC2_CMOV1, MEP_F_IVC2_CMOV2$/;"	e	enum:ifield_type
MEP_F_IVC2_CMOV2	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_H2, MEP_F_IVC2_CCRN_LO, MEP_F_IVC2_CMOV1, MEP_F_IVC2_CMOV2$/;"	e	enum:ifield_type
MEP_F_IVC2_CMOV3	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CMOV3, MEP_F_IVC2_CCRN_C3, MEP_F_IVC2_CCRN, MEP_F_IVC2_CRNX$/;"	e	enum:ifield_type
MEP_F_IVC2_CRM	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_C3LO, MEP_F_IVC2_CRN, MEP_F_IVC2_CRM, MEP_F_IVC2_CCRN_H1$/;"	e	enum:ifield_type
MEP_F_IVC2_CRN	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CCRN_C3LO, MEP_F_IVC2_CRN, MEP_F_IVC2_CRM, MEP_F_IVC2_CCRN_H1$/;"	e	enum:ifield_type
MEP_F_IVC2_CRNX	opcodes/mep-desc.h	/^ , MEP_F_IVC2_CMOV3, MEP_F_IVC2_CCRN_C3, MEP_F_IVC2_CCRN, MEP_F_IVC2_CRNX$/;"	e	enum:ifield_type
MEP_F_IVC2_CRNX_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CRNX_MULTI_IFIELD [] =$/;"	v
MEP_F_IVC2_CRNX_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_CRNX_MULTI_IFIELD [];$/;"	v
MEP_F_IVC2_IMM16P0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U25, MEP_F_IVC2_IMM16P0, MEP_F_IVC2_SIMM16P0, MEP_F_IVC2_CCRN_C3HI$/;"	e	enum:ifield_type
MEP_F_IVC2_IMM16P0_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_IMM16P0_MULTI_IFIELD [] =$/;"	v
MEP_F_IVC2_IMM16P0_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_IMM16P0_MULTI_IFIELD [];$/;"	v
MEP_F_IVC2_SIMM16P0	opcodes/mep-desc.h	/^ , MEP_F_IVC2_3U25, MEP_F_IVC2_IMM16P0, MEP_F_IVC2_SIMM16P0, MEP_F_IVC2_CCRN_C3HI$/;"	e	enum:ifield_type
MEP_F_IVC2_SIMM16P0_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_SIMM16P0_MULTI_IFIELD [] =$/;"	v
MEP_F_IVC2_SIMM16P0_MULTI_IFIELD	opcodes/mep-desc.c	/^const CGEN_MAYBE_MULTI_IFLD MEP_F_IVC2_SIMM16P0_MULTI_IFIELD [];$/;"	v
MEP_F_MAJOR	opcodes/mep-desc.h	/^  MEP_F_NIL, MEP_F_ANYOF, MEP_F_MAJOR, MEP_F_RN$/;"	e	enum:ifield_type
MEP_F_MAX	opcodes/mep-desc.h	/^ , MEP_F_MAX$/;"	e	enum:ifield_type
MEP_F_NIL	opcodes/mep-desc.h	/^  MEP_F_NIL, MEP_F_ANYOF, MEP_F_MAJOR, MEP_F_RN$/;"	e	enum:ifield_type
MEP_F_RL	opcodes/mep-desc.h	/^ , MEP_F_RN3, MEP_F_RM, MEP_F_RL, MEP_F_SUB2$/;"	e	enum:ifield_type
MEP_F_RL5	opcodes/mep-desc.h	/^ , MEP_F_C5N6, MEP_F_C5N7, MEP_F_RL5, MEP_F_12S20$/;"	e	enum:ifield_type
MEP_F_RM	opcodes/mep-desc.h	/^ , MEP_F_RN3, MEP_F_RM, MEP_F_RL, MEP_F_SUB2$/;"	e	enum:ifield_type
MEP_F_RN	opcodes/mep-desc.h	/^  MEP_F_NIL, MEP_F_ANYOF, MEP_F_MAJOR, MEP_F_RN$/;"	e	enum:ifield_type
MEP_F_RN3	opcodes/mep-desc.h	/^ , MEP_F_RN3, MEP_F_RM, MEP_F_RL, MEP_F_SUB2$/;"	e	enum:ifield_type
MEP_F_SUB2	opcodes/mep-desc.h	/^ , MEP_F_RN3, MEP_F_RM, MEP_F_RL, MEP_F_SUB2$/;"	e	enum:ifield_type
MEP_F_SUB3	opcodes/mep-desc.h	/^ , MEP_F_SUB3, MEP_F_SUB4, MEP_F_EXT, MEP_F_EXT4$/;"	e	enum:ifield_type
MEP_F_SUB4	opcodes/mep-desc.h	/^ , MEP_F_SUB3, MEP_F_SUB4, MEP_F_EXT, MEP_F_EXT4$/;"	e	enum:ifield_type
MEP_GPR_SIZE	gdb/mep-tdep.c	636;"	d	file:
MEP_GP_REGNUM	gdb/mep-tdep.c	/^  MEP_GP_REGNUM = MEP_R14_REGNUM,	\/* (r14) Global pointer *\/$/;"	e	enum:__anon1723	file:
MEP_HI_REGNUM	gdb/mep-tdep.c	/^  MEP_HI_REGNUM,  \/* Upper 32 bits of the result of 64 bit mult\/div *\/$/;"	e	enum:__anon1723	file:
MEP_ID_REGNUM	gdb/mep-tdep.c	/^  MEP_ID_REGNUM,                \/* processor ID\/revision *\/$/;"	e	enum:__anon1723	file:
MEP_INSN_ABS	opcodes/mep-opc.h	/^ , MEP_INSN_ABS, MEP_INSN_AVE, MEP_INSN_MIN, MEP_INSN_MAX$/;"	e	enum:cgen_insn_type
MEP_INSN_ADD	opcodes/mep-opc.h	/^ , MEP_INSN_ADD, MEP_INSN_ADD3I, MEP_INSN_ADVCK3, MEP_INSN_SUB$/;"	e	enum:cgen_insn_type
MEP_INSN_ADD3	opcodes/mep-opc.h	/^ , MEP_INSN_MOVU24, MEP_INSN_MOVU16, MEP_INSN_MOVH, MEP_INSN_ADD3$/;"	e	enum:cgen_insn_type
MEP_INSN_ADD3I	opcodes/mep-opc.h	/^ , MEP_INSN_ADD, MEP_INSN_ADD3I, MEP_INSN_ADVCK3, MEP_INSN_SUB$/;"	e	enum:cgen_insn_type
MEP_INSN_ADD3X	opcodes/mep-opc.h	/^ , MEP_INSN_ADD3X, MEP_INSN_SLT3X, MEP_INSN_SLTU3X, MEP_INSN_OR$/;"	e	enum:cgen_insn_type
MEP_INSN_ADVCK3	opcodes/mep-opc.h	/^ , MEP_INSN_ADD, MEP_INSN_ADD3I, MEP_INSN_ADVCK3, MEP_INSN_SUB$/;"	e	enum:cgen_insn_type
MEP_INSN_AND	opcodes/mep-opc.h	/^ , MEP_INSN_AND, MEP_INSN_XOR, MEP_INSN_NOR, MEP_INSN_OR3$/;"	e	enum:cgen_insn_type
MEP_INSN_AND3	opcodes/mep-opc.h	/^ , MEP_INSN_AND3, MEP_INSN_XOR3, MEP_INSN_SRA, MEP_INSN_SRL$/;"	e	enum:cgen_insn_type
MEP_INSN_AVE	opcodes/mep-opc.h	/^ , MEP_INSN_ABS, MEP_INSN_AVE, MEP_INSN_MIN, MEP_INSN_MAX$/;"	e	enum:cgen_insn_type
MEP_INSN_BCLRM	opcodes/mep-opc.h	/^ , MEP_INSN_LDCB, MEP_INSN_BSETM, MEP_INSN_BCLRM, MEP_INSN_BNOTM$/;"	e	enum:cgen_insn_type
MEP_INSN_BCPAF	opcodes/mep-opc.h	/^ , MEP_INSN_BCPEQ, MEP_INSN_BCPNE, MEP_INSN_BCPAT, MEP_INSN_BCPAF$/;"	e	enum:cgen_insn_type
MEP_INSN_BCPAT	opcodes/mep-opc.h	/^ , MEP_INSN_BCPEQ, MEP_INSN_BCPNE, MEP_INSN_BCPAT, MEP_INSN_BCPAF$/;"	e	enum:cgen_insn_type
MEP_INSN_BCPEQ	opcodes/mep-opc.h	/^ , MEP_INSN_BCPEQ, MEP_INSN_BCPNE, MEP_INSN_BCPAT, MEP_INSN_BCPAF$/;"	e	enum:cgen_insn_type
MEP_INSN_BCPNE	opcodes/mep-opc.h	/^ , MEP_INSN_BCPEQ, MEP_INSN_BCPNE, MEP_INSN_BCPAT, MEP_INSN_BCPAF$/;"	e	enum:cgen_insn_type
MEP_INSN_BEQ	opcodes/mep-opc.h	/^ , MEP_INSN_BGEI, MEP_INSN_BEQ, MEP_INSN_BNE, MEP_INSN_BSR12$/;"	e	enum:cgen_insn_type
MEP_INSN_BEQI	opcodes/mep-opc.h	/^ , MEP_INSN_BNEZ, MEP_INSN_BEQI, MEP_INSN_BNEI, MEP_INSN_BLTI$/;"	e	enum:cgen_insn_type
MEP_INSN_BEQZ	opcodes/mep-opc.h	/^ , MEP_INSN_SLL3, MEP_INSN_FSFT, MEP_INSN_BRA, MEP_INSN_BEQZ$/;"	e	enum:cgen_insn_type
MEP_INSN_BGEI	opcodes/mep-opc.h	/^ , MEP_INSN_BGEI, MEP_INSN_BEQ, MEP_INSN_BNE, MEP_INSN_BSR12$/;"	e	enum:cgen_insn_type
MEP_INSN_BLTI	opcodes/mep-opc.h	/^ , MEP_INSN_BNEZ, MEP_INSN_BEQI, MEP_INSN_BNEI, MEP_INSN_BLTI$/;"	e	enum:cgen_insn_type
MEP_INSN_BNE	opcodes/mep-opc.h	/^ , MEP_INSN_BGEI, MEP_INSN_BEQ, MEP_INSN_BNE, MEP_INSN_BSR12$/;"	e	enum:cgen_insn_type
MEP_INSN_BNEI	opcodes/mep-opc.h	/^ , MEP_INSN_BNEZ, MEP_INSN_BEQI, MEP_INSN_BNEI, MEP_INSN_BLTI$/;"	e	enum:cgen_insn_type
MEP_INSN_BNEZ	opcodes/mep-opc.h	/^ , MEP_INSN_BNEZ, MEP_INSN_BEQI, MEP_INSN_BNEI, MEP_INSN_BLTI$/;"	e	enum:cgen_insn_type
MEP_INSN_BNOTM	opcodes/mep-opc.h	/^ , MEP_INSN_LDCB, MEP_INSN_BSETM, MEP_INSN_BCLRM, MEP_INSN_BNOTM$/;"	e	enum:cgen_insn_type
MEP_INSN_BRA	opcodes/mep-opc.h	/^ , MEP_INSN_SLL3, MEP_INSN_FSFT, MEP_INSN_BRA, MEP_INSN_BEQZ$/;"	e	enum:cgen_insn_type
MEP_INSN_BREAK	opcodes/mep-opc.h	/^ , MEP_INSN_SWI, MEP_INSN_BREAK, MEP_INSN_SYNCM, MEP_INSN_STCB$/;"	e	enum:cgen_insn_type
MEP_INSN_BSETM	opcodes/mep-opc.h	/^ , MEP_INSN_LDCB, MEP_INSN_BSETM, MEP_INSN_BCLRM, MEP_INSN_BNOTM$/;"	e	enum:cgen_insn_type
MEP_INSN_BSR12	opcodes/mep-opc.h	/^ , MEP_INSN_BGEI, MEP_INSN_BEQ, MEP_INSN_BNE, MEP_INSN_BSR12$/;"	e	enum:cgen_insn_type
MEP_INSN_BSR24	opcodes/mep-opc.h	/^ , MEP_INSN_BSR24, MEP_INSN_JMP, MEP_INSN_JMP24, MEP_INSN_JSR$/;"	e	enum:cgen_insn_type
MEP_INSN_BSRV	opcodes/mep-opc.h	/^ , MEP_INSN_SYNCCP, MEP_INSN_JSRV, MEP_INSN_BSRV, MEP_INSN_SIM_SYSCALL$/;"	e	enum:cgen_insn_type
MEP_INSN_BTSTM	opcodes/mep-opc.h	/^ , MEP_INSN_BTSTM, MEP_INSN_TAS, MEP_INSN_CACHE, MEP_INSN_MUL$/;"	e	enum:cgen_insn_type
MEP_INSN_C0NOP_P0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLLA1_W_C3, MEP_INSN_C0NOP_P0_P0S, MEP_INSN_CPADD3_B_P0S_P1, MEP_INSN_CPADD3_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_C1NOP_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_P0_P1, MEP_INSN_CDMOVIU_P0_P1, MEP_INSN_CDMOVI_P0_P1, MEP_INSN_C1NOP_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CACHE	opcodes/mep-opc.h	/^ , MEP_INSN_BTSTM, MEP_INSN_TAS, MEP_INSN_CACHE, MEP_INSN_MUL$/;"	e	enum:cgen_insn_type
MEP_INSN_CASB3	opcodes/mep-opc.h	/^ , MEP_INSN_PREFD, MEP_INSN_CASB3, MEP_INSN_CASH3, MEP_INSN_CASW3$/;"	e	enum:cgen_insn_type
MEP_INSN_CASH3	opcodes/mep-opc.h	/^ , MEP_INSN_PREFD, MEP_INSN_CASB3, MEP_INSN_CASH3, MEP_INSN_CASW3$/;"	e	enum:cgen_insn_type
MEP_INSN_CASW3	opcodes/mep-opc.h	/^ , MEP_INSN_PREFD, MEP_INSN_CASB3, MEP_INSN_CASH3, MEP_INSN_CASW3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDADD3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_C3, MEP_INSN_CDADD3_C3, MEP_INSN_CPSUB3_B_C3, MEP_INSN_CPSUB3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDADD3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDADD3_P0_P1, MEP_INSN_CPSUB3_B_P0_P1, MEP_INSN_CPSUB3_H_P0_P1, MEP_INSN_CPSUB3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCASTUW_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTB_W_C3, MEP_INSN_CPCASTUH_W_C3, MEP_INSN_CPCASTH_W_C3, MEP_INSN_CDCASTUW_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCASTUW_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTUW_P0S_P1, MEP_INSN_CDCASTW_P0S_P1, MEP_INSN_CPMOVFRCSAR0_P0S_P1, MEP_INSN_CPMOVFRCSAR1_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCASTW_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTW_C3, MEP_INSN_CPCMPEQZ_B_C3, MEP_INSN_CPCMPEQ_B_C3, MEP_INSN_CPCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCASTW_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTUW_P0S_P1, MEP_INSN_CDCASTW_P0S_P1, MEP_INSN_CPMOVFRCSAR0_P0S_P1, MEP_INSN_CPMOVFRCSAR1_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCLIPI3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCLIPIU3_W_C3, MEP_INSN_CPCLIPI3_W_C3, MEP_INSN_CDCLIPIU3_C3, MEP_INSN_CDCLIPI3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCLIPI3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCLIPIU3_P0_P1, MEP_INSN_CDCLIPI3_P0_P1, MEP_INSN_CPMOVI_H_P0_P1, MEP_INSN_CPMOVIU_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCLIPIU3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCLIPIU3_W_C3, MEP_INSN_CPCLIPI3_W_C3, MEP_INSN_CDCLIPIU3_C3, MEP_INSN_CDCLIPI3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDCLIPIU3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCLIPIU3_P0_P1, MEP_INSN_CDCLIPI3_P0_P1, MEP_INSN_CPMOVI_H_P0_P1, MEP_INSN_CPMOVIU_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDMOVIU_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_C3, MEP_INSN_CDMOVIU_C3, MEP_INSN_CDMOVI_C3, MEP_INSN_CPADDA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDMOVIU_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_P0_P1, MEP_INSN_CDMOVIU_P0_P1, MEP_INSN_CDMOVI_P0_P1, MEP_INSN_C1NOP_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDMOVI_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_C3, MEP_INSN_CDMOVIU_C3, MEP_INSN_CDMOVI_C3, MEP_INSN_CPADDA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDMOVI_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_P0_P1, MEP_INSN_CDMOVIU_P0_P1, MEP_INSN_CDMOVI_P0_P1, MEP_INSN_C1NOP_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSLL3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_H_C3, MEP_INSN_CPSLL3_W_C3, MEP_INSN_CPSSLL3_W_C3, MEP_INSN_CDSLL3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSLL3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_W_P0_P1, MEP_INSN_CDSLL3_P0_P1, MEP_INSN_CPSLA3_H_P0_P1, MEP_INSN_CPSLA3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSLLI3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_W_C3, MEP_INSN_CDSLLI3_C3, MEP_INSN_CPSLAI3_H_C3, MEP_INSN_CPSLAI3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSLLI3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_B_P0_P1, MEP_INSN_CPSLLI3_H_P0_P1, MEP_INSN_CPSLLI3_W_P0_P1, MEP_INSN_CDSLLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRA3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDSRA3_C3, MEP_INSN_CPSLL3_B_C3, MEP_INSN_CPSSLL3_B_C3, MEP_INSN_CPSLL3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRA3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_W_P0_P1, MEP_INSN_CPSSRA3_W_P0_P1, MEP_INSN_CDSRA3_P0_P1, MEP_INSN_CPSLL3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRAI3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_W_C3, MEP_INSN_CDSRAI3_C3, MEP_INSN_CPSLLI3_B_C3, MEP_INSN_CPSLLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRAI3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_B_P0_P1, MEP_INSN_CPSRAI3_H_P0_P1, MEP_INSN_CPSRAI3_W_P0_P1, MEP_INSN_CDSRAI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRL3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_W_C3, MEP_INSN_CDSRL3_C3, MEP_INSN_CPSRA3_B_C3, MEP_INSN_CPSSRA3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRL3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_H_P0_P1, MEP_INSN_CPSRL3_W_P0_P1, MEP_INSN_CPSSRL3_W_P0_P1, MEP_INSN_CDSRL3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRLI3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_W_C3, MEP_INSN_CDSRLI3_C3, MEP_INSN_CPSRAI3_B_C3, MEP_INSN_CPSRAI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSRLI3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_B_P0_P1, MEP_INSN_CPSRLI3_H_P0_P1, MEP_INSN_CPSRLI3_W_P0_P1, MEP_INSN_CDSRLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSUB3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUB3_W_C3, MEP_INSN_CDSUB3_C3, MEP_INSN_CPAND3_C3, MEP_INSN_CPOR3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CDSUB3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDSUB3_P0_P1, MEP_INSN_CPSADD3_H_P0_P1, MEP_INSN_CPSADD3_W_P0_P1, MEP_INSN_CPSSUB3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CLIP	opcodes/mep-opc.h	/^ , MEP_INSN_MINU, MEP_INSN_MAXU, MEP_INSN_CLIP, MEP_INSN_CLIPU$/;"	e	enum:cgen_insn_type
MEP_INSN_CLIPU	opcodes/mep-opc.h	/^ , MEP_INSN_MINU, MEP_INSN_MAXU, MEP_INSN_CLIP, MEP_INSN_CLIPU$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVC_CCRN_RM	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVC_CCRN_RM, MEP_INSN_CMOVC_RN_CCRM, MEP_INSN_CMOVH_CRN_RM, MEP_INSN_CMOVH_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVC_CCRN_RM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOV_CRN_RM_P0, MEP_INSN_CMOV_RN_CRM_P0, MEP_INSN_CMOVC_CCRN_RM_P0, MEP_INSN_CMOVC_RN_CCRM_P0$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVC_RN_CCRM	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVC_CCRN_RM, MEP_INSN_CMOVC_RN_CCRM, MEP_INSN_CMOVH_CRN_RM, MEP_INSN_CMOVH_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVC_RN_CCRM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOV_CRN_RM_P0, MEP_INSN_CMOV_RN_CRM_P0, MEP_INSN_CMOVC_CCRN_RM_P0, MEP_INSN_CMOVC_RN_CCRM_P0$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVH_CRN_RM	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVC_CCRN_RM, MEP_INSN_CMOVC_RN_CCRM, MEP_INSN_CMOVH_CRN_RM, MEP_INSN_CMOVH_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVH_CRN_RM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVH_CRN_RM_P0, MEP_INSN_CMOVH_RN_CRM_P0, MEP_INSN_CPADD3_B_C3, MEP_INSN_CPADD3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVH_RN_CRM	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVC_CCRN_RM, MEP_INSN_CMOVC_RN_CCRM, MEP_INSN_CMOVH_CRN_RM, MEP_INSN_CMOVH_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOVH_RN_CRM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVH_CRN_RM_P0, MEP_INSN_CMOVH_RN_CRM_P0, MEP_INSN_CPADD3_B_C3, MEP_INSN_CPADD3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOV_CRN_RM	opcodes/mep-opc.h	/^ , MEP_INSN_RI_23, MEP_INSN_RI_26, MEP_INSN_CMOV_CRN_RM, MEP_INSN_CMOV_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOV_CRN_RM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOV_CRN_RM_P0, MEP_INSN_CMOV_RN_CRM_P0, MEP_INSN_CMOVC_CCRN_RM_P0, MEP_INSN_CMOVC_RN_CCRM_P0$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOV_RN_CRM	opcodes/mep-opc.h	/^ , MEP_INSN_RI_23, MEP_INSN_RI_26, MEP_INSN_CMOV_CRN_RM, MEP_INSN_CMOV_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_CMOV_RN_CRM_P0	opcodes/mep-opc.h	/^ , MEP_INSN_CMOV_CRN_RM_P0, MEP_INSN_CMOV_RN_CRM_P0, MEP_INSN_CMOVC_CCRN_RM_P0, MEP_INSN_CMOVC_RN_CCRM_P0$/;"	e	enum:cgen_insn_type
MEP_INSN_COP_P	opcodes/mep-opc.h	98;"	d
MEP_INSN_CORE_P	opcodes/mep-opc.h	89;"	d
MEP_INSN_CPABS3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_H_C3, MEP_INSN_CPADDSR3_W_C3, MEP_INSN_CPABSU3_B_C3, MEP_INSN_CPABS3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABS3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_W_P0_P1, MEP_INSN_CPABSU3_B_P0_P1, MEP_INSN_CPABS3_B_P0_P1, MEP_INSN_CPABS3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABS3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABS3_H_C3, MEP_INSN_CPMAXU3_B_C3, MEP_INSN_CPMAX3_B_C3, MEP_INSN_CPMAX3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABS3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_W_P0_P1, MEP_INSN_CPABSU3_B_P0_P1, MEP_INSN_CPABS3_B_P0_P1, MEP_INSN_CPABS3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA0_H_P0S, MEP_INSN_CPABSA0U_B_P0S, MEP_INSN_CPABSA0_B_P0S, MEP_INSN_CPABSUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA0_H_P0S, MEP_INSN_CPABSA0U_B_P0S, MEP_INSN_CPABSA0_B_P0S, MEP_INSN_CPABSUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACA1_B_C3, MEP_INSN_CPSUBACUA1_H_C3, MEP_INSN_CPSUBACLA1_H_C3, MEP_INSN_CPABSA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA1_H_P1, MEP_INSN_CPABSA1U_B_P1, MEP_INSN_CPABSA1_B_P1, MEP_INSN_CPABSUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSA1_B_C3, MEP_INSN_CPABSUA1_H_C3, MEP_INSN_CPABSLA1_H_C3, MEP_INSN_CPSADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA1_H_P1, MEP_INSN_CPABSA1U_B_P1, MEP_INSN_CPABSA1_B_P1, MEP_INSN_CPABSUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA0_H_P0S, MEP_INSN_CPSADA0U_B_P0S, MEP_INSN_CPSADA0_B_P0S, MEP_INSN_CPSADUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSA1_B_C3, MEP_INSN_CPABSUA1_H_C3, MEP_INSN_CPABSLA1_H_C3, MEP_INSN_CPSADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA1_H_P1, MEP_INSN_CPSADA1U_B_P1, MEP_INSN_CPSADA1_B_P1, MEP_INSN_CPSADUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_H_C3, MEP_INSN_CPADDSR3_W_C3, MEP_INSN_CPABSU3_B_C3, MEP_INSN_CPABS3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_W_P0_P1, MEP_INSN_CPABSU3_B_P0_P1, MEP_INSN_CPABS3_B_P0_P1, MEP_INSN_CPABS3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA0_H_P0S, MEP_INSN_CPABSA0U_B_P0S, MEP_INSN_CPABSA0_B_P0S, MEP_INSN_CPABSUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSA1_B_C3, MEP_INSN_CPABSUA1_H_C3, MEP_INSN_CPABSLA1_H_C3, MEP_INSN_CPSADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA1_H_P1, MEP_INSN_CPABSA1U_B_P1, MEP_INSN_CPABSA1_B_P1, MEP_INSN_CPABSUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVTOCC_C3, MEP_INSN_CPMOV_C3, MEP_INSN_CPABSZ_B_C3, MEP_INSN_CPABSZ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_P0S_P1, MEP_INSN_CPFSFTBS1_P0S_P1, MEP_INSN_CPMOV_P0S_P1, MEP_INSN_CPABSZ_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVTOCC_C3, MEP_INSN_CPMOV_C3, MEP_INSN_CPABSZ_B_C3, MEP_INSN_CPABSZ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_H_P0S_P1, MEP_INSN_CPABSZ_W_P0S_P1, MEP_INSN_CPLDZ_H_P0S_P1, MEP_INSN_CPLDZ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_W_C3, MEP_INSN_CPLDZ_H_C3, MEP_INSN_CPLDZ_W_C3, MEP_INSN_CPNORM_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPABSZ_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_H_P0S_P1, MEP_INSN_CPABSZ_W_P0S_P1, MEP_INSN_CPLDZ_H_P0S_P1, MEP_INSN_CPLDZ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACCPA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA0_P0S, MEP_INSN_CPSRLA0_P0S, MEP_INSN_CPSRAA0_P0S, MEP_INSN_CPSLLA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACCPA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA1_P1, MEP_INSN_CPACSWP_P1, MEP_INSN_CPSRLA1_P1, MEP_INSN_CPSRAA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_W_C3, MEP_INSN_CPCMPGE_W_C3, MEP_INSN_CPACMPEQ_B_C3, MEP_INSN_CPACMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_B_P0_P1, MEP_INSN_CPACMPEQ_H_P0_P1, MEP_INSN_CPACMPEQ_W_P0_P1, MEP_INSN_CPACMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_W_C3, MEP_INSN_CPCMPGE_W_C3, MEP_INSN_CPACMPEQ_B_C3, MEP_INSN_CPACMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_B_P0_P1, MEP_INSN_CPACMPEQ_H_P0_P1, MEP_INSN_CPACMPEQ_W_P0_P1, MEP_INSN_CPACMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_W_C3, MEP_INSN_CPACMPNE_B_C3, MEP_INSN_CPACMPNE_H_C3, MEP_INSN_CPACMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPEQ_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_B_P0_P1, MEP_INSN_CPACMPEQ_H_P0_P1, MEP_INSN_CPACMPEQ_W_P0_P1, MEP_INSN_CPACMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGEU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_W_C3, MEP_INSN_CPACMPGEU_B_C3, MEP_INSN_CPACMPGE_B_C3, MEP_INSN_CPACMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGEU_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_H_P0_P1, MEP_INSN_CPACMPGTU_W_P0_P1, MEP_INSN_CPACMPGT_W_P0_P1, MEP_INSN_CPACMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGEU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGEU_W_C3, MEP_INSN_CPACMPGE_W_C3, MEP_INSN_CPOCMPEQ_B_C3, MEP_INSN_CPOCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGEU_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGE_B_P0_P1, MEP_INSN_CPACMPGE_H_P0_P1, MEP_INSN_CPACMPGEU_W_P0_P1, MEP_INSN_CPACMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_W_C3, MEP_INSN_CPACMPGEU_B_C3, MEP_INSN_CPACMPGE_B_C3, MEP_INSN_CPACMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGE_B_P0_P1, MEP_INSN_CPACMPGE_H_P0_P1, MEP_INSN_CPACMPGEU_W_P0_P1, MEP_INSN_CPACMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_W_C3, MEP_INSN_CPACMPGEU_B_C3, MEP_INSN_CPACMPGE_B_C3, MEP_INSN_CPACMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGE_B_P0_P1, MEP_INSN_CPACMPGE_H_P0_P1, MEP_INSN_CPACMPGEU_W_P0_P1, MEP_INSN_CPACMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGEU_W_C3, MEP_INSN_CPACMPGE_W_C3, MEP_INSN_CPOCMPEQ_B_C3, MEP_INSN_CPOCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGE_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGE_B_P0_P1, MEP_INSN_CPACMPGE_H_P0_P1, MEP_INSN_CPACMPGEU_W_P0_P1, MEP_INSN_CPACMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGTU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGTU_B_C3, MEP_INSN_CPACMPGT_B_C3, MEP_INSN_CPACMPGT_H_C3, MEP_INSN_CPACMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGTU_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPNE_H_P0_P1, MEP_INSN_CPACMPNE_W_P0_P1, MEP_INSN_CPACMPGTU_B_P0_P1, MEP_INSN_CPACMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGTU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGTU_B_C3, MEP_INSN_CPACMPGT_B_C3, MEP_INSN_CPACMPGT_H_C3, MEP_INSN_CPACMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGTU_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_H_P0_P1, MEP_INSN_CPACMPGTU_W_P0_P1, MEP_INSN_CPACMPGT_W_P0_P1, MEP_INSN_CPACMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGTU_B_C3, MEP_INSN_CPACMPGT_B_C3, MEP_INSN_CPACMPGT_H_C3, MEP_INSN_CPACMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPNE_H_P0_P1, MEP_INSN_CPACMPNE_W_P0_P1, MEP_INSN_CPACMPGTU_B_P0_P1, MEP_INSN_CPACMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGTU_B_C3, MEP_INSN_CPACMPGT_B_C3, MEP_INSN_CPACMPGT_H_C3, MEP_INSN_CPACMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_H_P0_P1, MEP_INSN_CPACMPGTU_W_P0_P1, MEP_INSN_CPACMPGT_W_P0_P1, MEP_INSN_CPACMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_W_C3, MEP_INSN_CPACMPGEU_B_C3, MEP_INSN_CPACMPGE_B_C3, MEP_INSN_CPACMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPGT_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGT_H_P0_P1, MEP_INSN_CPACMPGTU_W_P0_P1, MEP_INSN_CPACMPGT_W_P0_P1, MEP_INSN_CPACMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_W_C3, MEP_INSN_CPACMPNE_B_C3, MEP_INSN_CPACMPNE_H_C3, MEP_INSN_CPACMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_B_P0_P1, MEP_INSN_CPACMPEQ_H_P0_P1, MEP_INSN_CPACMPEQ_W_P0_P1, MEP_INSN_CPACMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_W_C3, MEP_INSN_CPACMPNE_B_C3, MEP_INSN_CPACMPNE_H_C3, MEP_INSN_CPACMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPNE_H_P0_P1, MEP_INSN_CPACMPNE_W_P0_P1, MEP_INSN_CPACMPGTU_B_P0_P1, MEP_INSN_CPACMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPEQ_W_C3, MEP_INSN_CPACMPNE_B_C3, MEP_INSN_CPACMPNE_H_C3, MEP_INSN_CPACMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACMPNE_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPNE_H_P0_P1, MEP_INSN_CPACMPNE_W_P0_P1, MEP_INSN_CPACMPGTU_B_P0_P1, MEP_INSN_CPACMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACSUMA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA0_W_P0S, MEP_INSN_CPMOVHUA0_W_P0S, MEP_INSN_CPMOVHLA0_W_P0S, MEP_INSN_CPACSUMA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACSUMA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_W_P1, MEP_INSN_CPMOVHUA1_W_P1, MEP_INSN_CPMOVHLA1_W_P1, MEP_INSN_CPACSUMA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPACSWP_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA1_P1, MEP_INSN_CPACSWP_P1, MEP_INSN_CPSRLA1_P1, MEP_INSN_CPSRAA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVH_CRN_RM_P0, MEP_INSN_CMOVH_RN_CRM_P0, MEP_INSN_CPADD3_B_C3, MEP_INSN_CPADD3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLLA1_W_C3, MEP_INSN_C0NOP_P0_P0S, MEP_INSN_CPADD3_B_P0S_P1, MEP_INSN_CPADD3_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CMOVH_CRN_RM_P0, MEP_INSN_CMOVH_RN_CRM_P0, MEP_INSN_CPADD3_B_C3, MEP_INSN_CPADD3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLLA1_W_C3, MEP_INSN_C0NOP_P0_P0S, MEP_INSN_CPADD3_B_P0S_P1, MEP_INSN_CPADD3_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_C3, MEP_INSN_CDADD3_C3, MEP_INSN_CPSUB3_B_C3, MEP_INSN_CPSUB3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADD3_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_P0S_P1, MEP_INSN_CPUNPACKU_B_P0S_P1, MEP_INSN_CPUNPACKU_H_P0S_P1, MEP_INSN_CPUNPACKU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGE_W_P0S_P1, MEP_INSN_CPADDA0U_B_P0S, MEP_INSN_CPADDA0_B_P0S, MEP_INSN_CPADDUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGE_W_P0S_P1, MEP_INSN_CPADDA0U_B_P0S, MEP_INSN_CPADDA0_B_P0S, MEP_INSN_CPADDUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_C3, MEP_INSN_CDMOVIU_C3, MEP_INSN_CDMOVI_C3, MEP_INSN_CPADDA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_P0S_P1, MEP_INSN_CPADDA1U_B_P1, MEP_INSN_CPADDA1_B_P1, MEP_INSN_CPADDUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDA1_B_C3, MEP_INSN_CPADDUA1_H_C3, MEP_INSN_CPADDLA1_H_C3, MEP_INSN_CPADDACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_P0S_P1, MEP_INSN_CPADDA1U_B_P1, MEP_INSN_CPADDA1_B_P1, MEP_INSN_CPADDUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA0_H_P0S, MEP_INSN_CPADDACA0U_B_P0S, MEP_INSN_CPADDACA0_B_P0S, MEP_INSN_CPADDACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA0_H_P0S, MEP_INSN_CPADDACA0U_B_P0S, MEP_INSN_CPADDACA0_B_P0S, MEP_INSN_CPADDACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDA1_B_C3, MEP_INSN_CPADDUA1_H_C3, MEP_INSN_CPADDLA1_H_C3, MEP_INSN_CPADDACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA1_H_P1, MEP_INSN_CPADDACA1U_B_P1, MEP_INSN_CPADDACA1_B_P1, MEP_INSN_CPADDACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACA1_B_C3, MEP_INSN_CPADDACUA1_H_C3, MEP_INSN_CPADDACLA1_H_C3, MEP_INSN_CPSUBA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA1_H_P1, MEP_INSN_CPADDACA1U_B_P1, MEP_INSN_CPADDACA1_B_P1, MEP_INSN_CPADDACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA0_H_P0S, MEP_INSN_CPSUBA0U_B_P0S, MEP_INSN_CPSUBA0_B_P0S, MEP_INSN_CPSUBUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACA1_B_C3, MEP_INSN_CPADDACUA1_H_C3, MEP_INSN_CPADDACLA1_H_C3, MEP_INSN_CPSUBA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA1_H_P1, MEP_INSN_CPSUBA1U_B_P1, MEP_INSN_CPSUBA1_B_P1, MEP_INSN_CPSUBUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA0_H_P0S, MEP_INSN_CPADDACA0U_B_P0S, MEP_INSN_CPADDACA0_B_P0S, MEP_INSN_CPADDACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACA1_B_C3, MEP_INSN_CPADDACUA1_H_C3, MEP_INSN_CPADDACLA1_H_C3, MEP_INSN_CPSUBA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDACUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA1_H_P1, MEP_INSN_CPADDACA1U_B_P1, MEP_INSN_CPADDACA1_B_P1, MEP_INSN_CPADDACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA0_H_P0S, MEP_INSN_CPADDACA0U_B_P0S, MEP_INSN_CPADDACA0_B_P0S, MEP_INSN_CPADDACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDA1_B_C3, MEP_INSN_CPADDUA1_H_C3, MEP_INSN_CPADDLA1_H_C3, MEP_INSN_CPADDACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDLA1_H_P1, MEP_INSN_CPADDACA1U_B_P1, MEP_INSN_CPADDACA1_B_P1, MEP_INSN_CPADDACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_H_C3, MEP_INSN_CPAVE3_W_C3, MEP_INSN_CPADDSRU3_B_C3, MEP_INSN_CPADDSR3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_W_P0_P1, MEP_INSN_CPADDSRU3_B_P0_P1, MEP_INSN_CPADDSR3_B_P0_P1, MEP_INSN_CPADDSR3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_H_C3, MEP_INSN_CPADDSR3_W_C3, MEP_INSN_CPABSU3_B_C3, MEP_INSN_CPABS3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_W_P0_P1, MEP_INSN_CPADDSRU3_B_P0_P1, MEP_INSN_CPADDSR3_B_P0_P1, MEP_INSN_CPADDSR3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_H_C3, MEP_INSN_CPADDSR3_W_C3, MEP_INSN_CPABSU3_B_C3, MEP_INSN_CPABS3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSR3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDSR3_W_P0_P1, MEP_INSN_CPABSU3_B_P0_P1, MEP_INSN_CPABS3_B_P0_P1, MEP_INSN_CPABS3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSRU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_H_C3, MEP_INSN_CPAVE3_W_C3, MEP_INSN_CPADDSRU3_B_C3, MEP_INSN_CPADDSR3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDSRU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_W_P0_P1, MEP_INSN_CPADDSRU3_B_P0_P1, MEP_INSN_CPADDSR3_B_P0_P1, MEP_INSN_CPADDSR3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGE_W_P0S_P1, MEP_INSN_CPADDA0U_B_P0S, MEP_INSN_CPADDA0_B_P0S, MEP_INSN_CPADDUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDA1_B_C3, MEP_INSN_CPADDUA1_H_C3, MEP_INSN_CPADDLA1_H_C3, MEP_INSN_CPADDACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPADDUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_P0S_P1, MEP_INSN_CPADDA1U_B_P1, MEP_INSN_CPADDA1_B_P1, MEP_INSN_CPADDUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMADIA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMADIA1U_B_P1, MEP_INSN_CPAMADIA1_B_P1, MEP_INSN_CPAMADIUA1_H_P1, MEP_INSN_CPAMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMADIA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMADIA1U_B_P1, MEP_INSN_CPAMADIA1_B_P1, MEP_INSN_CPAMADIUA1_H_P1, MEP_INSN_CPAMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMADILA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMADIA1U_B_P1, MEP_INSN_CPAMADIA1_B_P1, MEP_INSN_CPAMADIUA1_H_P1, MEP_INSN_CPAMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMADIUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMADIA1U_B_P1, MEP_INSN_CPAMADIA1_B_P1, MEP_INSN_CPAMADIUA1_H_P1, MEP_INSN_CPAMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMULIA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMULIA1U_B_P1, MEP_INSN_CPAMULIA1_B_P1, MEP_INSN_CPAMULIUA1_H_P1, MEP_INSN_CPAMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMULIA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMULIA1U_B_P1, MEP_INSN_CPAMULIA1_B_P1, MEP_INSN_CPAMULIUA1_H_P1, MEP_INSN_CPAMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMULILA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMULIA1U_B_P1, MEP_INSN_CPAMULIA1_B_P1, MEP_INSN_CPAMULIUA1_H_P1, MEP_INSN_CPAMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAMULIUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAMULIA1U_B_P1, MEP_INSN_CPAMULIA1_B_P1, MEP_INSN_CPAMULIUA1_H_P1, MEP_INSN_CPAMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAND3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUB3_W_C3, MEP_INSN_CDSUB3_C3, MEP_INSN_CPAND3_C3, MEP_INSN_CPOR3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAND3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAND3_P0_P1, MEP_INSN_CPOR3_P0_P1, MEP_INSN_CPNOR3_P0_P1, MEP_INSN_CPXOR3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUBU3_B_C3, MEP_INSN_CPEXTLSUB3_B_C3, MEP_INSN_CPAVEU3_B_C3, MEP_INSN_CPAVE3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUB3_B_P0_P1, MEP_INSN_CPAVEU3_B_P0_P1, MEP_INSN_CPAVE3_B_P0_P1, MEP_INSN_CPAVE3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_H_C3, MEP_INSN_CPAVE3_W_C3, MEP_INSN_CPADDSRU3_B_C3, MEP_INSN_CPADDSR3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUB3_B_P0_P1, MEP_INSN_CPAVEU3_B_P0_P1, MEP_INSN_CPAVE3_B_P0_P1, MEP_INSN_CPAVE3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_H_C3, MEP_INSN_CPAVE3_W_C3, MEP_INSN_CPADDSRU3_B_C3, MEP_INSN_CPADDSR3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVE3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAVE3_W_P0_P1, MEP_INSN_CPADDSRU3_B_P0_P1, MEP_INSN_CPADDSR3_B_P0_P1, MEP_INSN_CPADDSR3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVEU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUBU3_B_C3, MEP_INSN_CPEXTLSUB3_B_C3, MEP_INSN_CPAVEU3_B_C3, MEP_INSN_CPAVE3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPAVEU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUB3_B_P0_P1, MEP_INSN_CPAVEU3_B_P0_P1, MEP_INSN_CPAVE3_B_P0_P1, MEP_INSN_CPAVE3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_W_C3, MEP_INSN_CPCCADD_B_C3, MEP_INSN_CPBCAST_B_C3, MEP_INSN_CPBCAST_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_H_P0S_P1, MEP_INSN_CPHADD_W_P0S_P1, MEP_INSN_CPCCADD_B_P0S_P1, MEP_INSN_CPBCAST_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_W_C3, MEP_INSN_CPCCADD_B_C3, MEP_INSN_CPBCAST_B_C3, MEP_INSN_CPBCAST_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_H_P0S_P1, MEP_INSN_CPBCAST_W_P0S_P1, MEP_INSN_CPEXTUU_B_P0S_P1, MEP_INSN_CPEXTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_W_C3, MEP_INSN_CPEXTUU_B_C3, MEP_INSN_CPEXTU_B_C3, MEP_INSN_CPEXTUU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPBCAST_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_H_P0S_P1, MEP_INSN_CPBCAST_W_P0S_P1, MEP_INSN_CPEXTUU_B_P0S_P1, MEP_INSN_CPEXTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTB_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTL_H_C3, MEP_INSN_CPCASTUB_H_C3, MEP_INSN_CPCASTB_H_C3, MEP_INSN_CPCASTUB_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTB_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLU_H_P0S_P1, MEP_INSN_CPEXTL_H_P0S_P1, MEP_INSN_CPCASTUB_H_P0S_P1, MEP_INSN_CPCASTB_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTB_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTB_W_C3, MEP_INSN_CPCASTUH_W_C3, MEP_INSN_CPCASTH_W_C3, MEP_INSN_CDCASTUW_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTB_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTUB_W_P0S_P1, MEP_INSN_CPCASTB_W_P0S_P1, MEP_INSN_CPCASTUH_W_P0S_P1, MEP_INSN_CPCASTH_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTH_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTB_W_C3, MEP_INSN_CPCASTUH_W_C3, MEP_INSN_CPCASTH_W_C3, MEP_INSN_CDCASTUW_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTH_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTUB_W_P0S_P1, MEP_INSN_CPCASTB_W_P0S_P1, MEP_INSN_CPCASTUH_W_P0S_P1, MEP_INSN_CPCASTH_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUB_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTL_H_C3, MEP_INSN_CPCASTUB_H_C3, MEP_INSN_CPCASTB_H_C3, MEP_INSN_CPCASTUB_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUB_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLU_H_P0S_P1, MEP_INSN_CPEXTL_H_P0S_P1, MEP_INSN_CPCASTUB_H_P0S_P1, MEP_INSN_CPCASTB_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUB_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTL_H_C3, MEP_INSN_CPCASTUB_H_C3, MEP_INSN_CPCASTB_H_C3, MEP_INSN_CPCASTUB_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUB_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTUB_W_P0S_P1, MEP_INSN_CPCASTB_W_P0S_P1, MEP_INSN_CPCASTUH_W_P0S_P1, MEP_INSN_CPCASTH_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUH_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTB_W_C3, MEP_INSN_CPCASTUH_W_C3, MEP_INSN_CPCASTH_W_C3, MEP_INSN_CDCASTUW_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCASTUH_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCASTUB_W_P0S_P1, MEP_INSN_CPCASTB_W_P0S_P1, MEP_INSN_CPCASTUH_W_P0S_P1, MEP_INSN_CPCASTH_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCCADD_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_W_C3, MEP_INSN_CPCCADD_B_C3, MEP_INSN_CPBCAST_B_C3, MEP_INSN_CPBCAST_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCCADD_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_H_P0S_P1, MEP_INSN_CPHADD_W_P0S_P1, MEP_INSN_CPCCADD_B_P0S_P1, MEP_INSN_CPBCAST_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCLIPI3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCLIPIU3_W_C3, MEP_INSN_CPCLIPI3_W_C3, MEP_INSN_CDCLIPIU3_C3, MEP_INSN_CDCLIPI3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCLIPI3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLAI3_H_P0_P1, MEP_INSN_CPSLAI3_W_P0_P1, MEP_INSN_CPCLIPIU3_W_P0_P1, MEP_INSN_CPCLIPI3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCLIPIU3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCLIPIU3_W_C3, MEP_INSN_CPCLIPI3_W_C3, MEP_INSN_CDCLIPIU3_C3, MEP_INSN_CDCLIPI3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCLIPIU3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLAI3_H_P0_P1, MEP_INSN_CPSLAI3_W_P0_P1, MEP_INSN_CPCLIPIU3_W_P0_P1, MEP_INSN_CPCLIPI3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQZ_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTW_C3, MEP_INSN_CPCMPEQZ_B_C3, MEP_INSN_CPCMPEQ_B_C3, MEP_INSN_CPCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQZ_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQZ_B_P0S_P1, MEP_INSN_CPCMPEQ_B_P0S_P1, MEP_INSN_CPCMPEQ_H_P0S_P1, MEP_INSN_CPCMPEQ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTW_C3, MEP_INSN_CPCMPEQZ_B_C3, MEP_INSN_CPCMPEQ_B_C3, MEP_INSN_CPCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQZ_B_P0S_P1, MEP_INSN_CPCMPEQ_B_P0S_P1, MEP_INSN_CPCMPEQ_H_P0S_P1, MEP_INSN_CPCMPEQ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTW_C3, MEP_INSN_CPCMPEQZ_B_C3, MEP_INSN_CPCMPEQ_B_C3, MEP_INSN_CPCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQZ_B_P0S_P1, MEP_INSN_CPCMPEQ_B_P0S_P1, MEP_INSN_CPCMPEQ_H_P0S_P1, MEP_INSN_CPCMPEQ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQ_W_C3, MEP_INSN_CPCMPNE_B_C3, MEP_INSN_CPCMPNE_H_C3, MEP_INSN_CPCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPEQ_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQZ_B_P0S_P1, MEP_INSN_CPCMPEQ_B_P0S_P1, MEP_INSN_CPCMPEQ_H_P0S_P1, MEP_INSN_CPCMPEQ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGEU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_W_C3, MEP_INSN_CPCMPGEU_B_C3, MEP_INSN_CPCMPGE_B_C3, MEP_INSN_CPCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGEU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_B_P0S_P1, MEP_INSN_CPCMPGE_B_P0S_P1, MEP_INSN_CPCMPGE_H_P0S_P1, MEP_INSN_CPCMPGEU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGEU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_W_C3, MEP_INSN_CPCMPGE_W_C3, MEP_INSN_CPACMPEQ_B_C3, MEP_INSN_CPACMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGEU_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_B_P0S_P1, MEP_INSN_CPCMPGE_B_P0S_P1, MEP_INSN_CPCMPGE_H_P0S_P1, MEP_INSN_CPCMPGEU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_W_C3, MEP_INSN_CPCMPGEU_B_C3, MEP_INSN_CPCMPGE_B_C3, MEP_INSN_CPCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_B_P0S_P1, MEP_INSN_CPCMPGE_B_P0S_P1, MEP_INSN_CPCMPGE_H_P0S_P1, MEP_INSN_CPCMPGEU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_W_C3, MEP_INSN_CPCMPGEU_B_C3, MEP_INSN_CPCMPGE_B_C3, MEP_INSN_CPCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_B_P0S_P1, MEP_INSN_CPCMPGE_B_P0S_P1, MEP_INSN_CPCMPGE_H_P0S_P1, MEP_INSN_CPCMPGEU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGEU_W_C3, MEP_INSN_CPCMPGE_W_C3, MEP_INSN_CPACMPEQ_B_C3, MEP_INSN_CPACMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGE_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGE_W_P0S_P1, MEP_INSN_CPADDA0U_B_P0S, MEP_INSN_CPADDA0_B_P0S, MEP_INSN_CPADDUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGTU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGTU_B_C3, MEP_INSN_CPCMPGT_B_C3, MEP_INSN_CPCMPGT_H_C3, MEP_INSN_CPCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGTU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPNE_B_P0S_P1, MEP_INSN_CPCMPNE_H_P0S_P1, MEP_INSN_CPCMPNE_W_P0S_P1, MEP_INSN_CPCMPGTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGTU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGTU_B_C3, MEP_INSN_CPCMPGT_B_C3, MEP_INSN_CPCMPGT_H_C3, MEP_INSN_CPCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGTU_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_B_P0S_P1, MEP_INSN_CPCMPGT_H_P0S_P1, MEP_INSN_CPCMPGTU_W_P0S_P1, MEP_INSN_CPCMPGT_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGTU_B_C3, MEP_INSN_CPCMPGT_B_C3, MEP_INSN_CPCMPGT_H_C3, MEP_INSN_CPCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_B_P0S_P1, MEP_INSN_CPCMPGT_H_P0S_P1, MEP_INSN_CPCMPGTU_W_P0S_P1, MEP_INSN_CPCMPGT_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGTU_B_C3, MEP_INSN_CPCMPGT_B_C3, MEP_INSN_CPCMPGT_H_C3, MEP_INSN_CPCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_B_P0S_P1, MEP_INSN_CPCMPGT_H_P0S_P1, MEP_INSN_CPCMPGTU_W_P0S_P1, MEP_INSN_CPCMPGT_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_W_C3, MEP_INSN_CPCMPGEU_B_C3, MEP_INSN_CPCMPGE_B_C3, MEP_INSN_CPCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPGT_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPGT_B_P0S_P1, MEP_INSN_CPCMPGT_H_P0S_P1, MEP_INSN_CPCMPGTU_W_P0S_P1, MEP_INSN_CPCMPGT_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQ_W_C3, MEP_INSN_CPCMPNE_B_C3, MEP_INSN_CPCMPNE_H_C3, MEP_INSN_CPCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPNE_B_P0S_P1, MEP_INSN_CPCMPNE_H_P0S_P1, MEP_INSN_CPCMPNE_W_P0S_P1, MEP_INSN_CPCMPGTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQ_W_C3, MEP_INSN_CPCMPNE_B_C3, MEP_INSN_CPCMPNE_H_C3, MEP_INSN_CPCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPNE_B_P0S_P1, MEP_INSN_CPCMPNE_H_P0S_P1, MEP_INSN_CPCMPNE_W_P0S_P1, MEP_INSN_CPCMPGTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPEQ_W_C3, MEP_INSN_CPCMPNE_B_C3, MEP_INSN_CPCMPNE_H_C3, MEP_INSN_CPCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPCMPNE_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPCMPNE_B_P0S_P1, MEP_INSN_CPCMPNE_H_P0S_P1, MEP_INSN_CPCMPNE_W_P0S_P1, MEP_INSN_CPCMPGTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLADD3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADDU3_B_C3, MEP_INSN_CPEXTLADD3_B_C3, MEP_INSN_CPEXTUSUBU3_B_C3, MEP_INSN_CPEXTUSUB3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLADD3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADD3_B_P0_P1, MEP_INSN_CPEXTUSUBU3_B_P0_P1, MEP_INSN_CPEXTUSUB3_B_P0_P1, MEP_INSN_CPEXTLSUBU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLADDU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADDU3_B_C3, MEP_INSN_CPEXTLADD3_B_C3, MEP_INSN_CPEXTUSUBU3_B_C3, MEP_INSN_CPEXTUSUB3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLADDU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_W_P0_P1, MEP_INSN_CPEXTUADDU3_B_P0_P1, MEP_INSN_CPEXTUADD3_B_P0_P1, MEP_INSN_CPEXTLADDU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLSUB3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUBU3_B_C3, MEP_INSN_CPEXTLSUB3_B_C3, MEP_INSN_CPAVEU3_B_C3, MEP_INSN_CPAVE3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLSUB3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUB3_B_P0_P1, MEP_INSN_CPAVEU3_B_P0_P1, MEP_INSN_CPAVE3_B_P0_P1, MEP_INSN_CPAVE3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLSUBU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLSUBU3_B_C3, MEP_INSN_CPEXTLSUB3_B_C3, MEP_INSN_CPAVEU3_B_C3, MEP_INSN_CPAVE3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLSUBU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADD3_B_P0_P1, MEP_INSN_CPEXTUSUBU3_B_P0_P1, MEP_INSN_CPEXTUSUB3_B_P0_P1, MEP_INSN_CPEXTLSUBU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTU_H_C3, MEP_INSN_CPEXTLU_B_C3, MEP_INSN_CPEXTL_B_C3, MEP_INSN_CPEXTLU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTUU_H_P0S_P1, MEP_INSN_CPEXTU_H_P0S_P1, MEP_INSN_CPEXTLU_B_P0S_P1, MEP_INSN_CPEXTL_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLU_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTU_H_C3, MEP_INSN_CPEXTLU_B_C3, MEP_INSN_CPEXTL_B_C3, MEP_INSN_CPEXTLU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTLU_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLU_H_P0S_P1, MEP_INSN_CPEXTL_H_P0S_P1, MEP_INSN_CPCASTUB_H_P0S_P1, MEP_INSN_CPCASTB_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTL_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTU_H_C3, MEP_INSN_CPEXTLU_B_C3, MEP_INSN_CPEXTL_B_C3, MEP_INSN_CPEXTLU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTL_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTUU_H_P0S_P1, MEP_INSN_CPEXTU_H_P0S_P1, MEP_INSN_CPEXTLU_B_P0S_P1, MEP_INSN_CPEXTL_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTL_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTL_H_C3, MEP_INSN_CPCASTUB_H_C3, MEP_INSN_CPCASTB_H_C3, MEP_INSN_CPCASTUB_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTL_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLU_H_P0S_P1, MEP_INSN_CPEXTL_H_P0S_P1, MEP_INSN_CPCASTUB_H_P0S_P1, MEP_INSN_CPCASTB_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUADD3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_H_C3, MEP_INSN_CPSSUB3_W_C3, MEP_INSN_CPEXTUADDU3_B_C3, MEP_INSN_CPEXTUADD3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUADD3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_W_P0_P1, MEP_INSN_CPEXTUADDU3_B_P0_P1, MEP_INSN_CPEXTUADD3_B_P0_P1, MEP_INSN_CPEXTLADDU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUADDU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_H_C3, MEP_INSN_CPSSUB3_W_C3, MEP_INSN_CPEXTUADDU3_B_C3, MEP_INSN_CPEXTUADD3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUADDU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_W_P0_P1, MEP_INSN_CPEXTUADDU3_B_P0_P1, MEP_INSN_CPEXTUADD3_B_P0_P1, MEP_INSN_CPEXTLADDU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUSUB3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADDU3_B_C3, MEP_INSN_CPEXTLADD3_B_C3, MEP_INSN_CPEXTUSUBU3_B_C3, MEP_INSN_CPEXTUSUB3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUSUB3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADD3_B_P0_P1, MEP_INSN_CPEXTUSUBU3_B_P0_P1, MEP_INSN_CPEXTUSUB3_B_P0_P1, MEP_INSN_CPEXTLSUBU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUSUBU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADDU3_B_C3, MEP_INSN_CPEXTLADD3_B_C3, MEP_INSN_CPEXTUSUBU3_B_C3, MEP_INSN_CPEXTUSUB3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUSUBU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTLADD3_B_P0_P1, MEP_INSN_CPEXTUSUBU3_B_P0_P1, MEP_INSN_CPEXTUSUB3_B_P0_P1, MEP_INSN_CPEXTLSUBU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_W_C3, MEP_INSN_CPEXTUU_B_C3, MEP_INSN_CPEXTU_B_C3, MEP_INSN_CPEXTUU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_H_P0S_P1, MEP_INSN_CPBCAST_W_P0S_P1, MEP_INSN_CPEXTUU_B_P0S_P1, MEP_INSN_CPEXTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUU_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_W_C3, MEP_INSN_CPEXTUU_B_C3, MEP_INSN_CPEXTU_B_C3, MEP_INSN_CPEXTUU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTUU_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTUU_H_P0S_P1, MEP_INSN_CPEXTU_H_P0S_P1, MEP_INSN_CPEXTLU_B_P0S_P1, MEP_INSN_CPEXTL_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_W_C3, MEP_INSN_CPEXTUU_B_C3, MEP_INSN_CPEXTU_B_C3, MEP_INSN_CPEXTUU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPBCAST_H_P0S_P1, MEP_INSN_CPBCAST_W_P0S_P1, MEP_INSN_CPEXTUU_B_P0S_P1, MEP_INSN_CPEXTU_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTU_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTU_H_C3, MEP_INSN_CPEXTLU_B_C3, MEP_INSN_CPEXTL_B_C3, MEP_INSN_CPEXTLU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPEXTU_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPEXTUU_H_P0S_P1, MEP_INSN_CPEXTU_H_P0S_P1, MEP_INSN_CPEXTLU_B_P0S_P1, MEP_INSN_CPEXTL_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACA0S0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S0_B_P0S, MEP_INSN_CPFSFTBUA0S0_H_P0S, MEP_INSN_CPFSFTBLA0S0_H_P0S, MEP_INSN_CPFACA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACA0S0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S0_B_P0S, MEP_INSN_CPFACUA0S0_H_P0S, MEP_INSN_CPFACLA0S0_H_P0S, MEP_INSN_CPFSFTBA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACA0S1U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S1_B_P0S, MEP_INSN_CPFSFTBUA0S1_H_P0S, MEP_INSN_CPFSFTBLA0S1_H_P0S, MEP_INSN_CPFACA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACA0S1_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S1_B_P0S, MEP_INSN_CPFACUA0S1_H_P0S, MEP_INSN_CPFACLA0S1_H_P0S, MEP_INSN_CPFSFTBI_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACLA0S0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S0_B_P0S, MEP_INSN_CPFACUA0S0_H_P0S, MEP_INSN_CPFACLA0S0_H_P0S, MEP_INSN_CPFSFTBA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACLA0S1_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S1_B_P0S, MEP_INSN_CPFACUA0S1_H_P0S, MEP_INSN_CPFACLA0S1_H_P0S, MEP_INSN_CPFSFTBI_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACUA0S0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S0_B_P0S, MEP_INSN_CPFACUA0S0_H_P0S, MEP_INSN_CPFACLA0S0_H_P0S, MEP_INSN_CPFSFTBA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFACUA0S1_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S1_B_P0S, MEP_INSN_CPFACUA0S1_H_P0S, MEP_INSN_CPFACLA0S1_H_P0S, MEP_INSN_CPFSFTBI_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1S0U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S0U_B_P1, MEP_INSN_CPFMADIA1S0_B_P1, MEP_INSN_CPFMADIUA1S0_H_P1, MEP_INSN_CPFMADILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1S0_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S0U_B_P1, MEP_INSN_CPFMADIA1S0_B_P1, MEP_INSN_CPFMADIUA1S0_H_P1, MEP_INSN_CPFMADILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1S1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S1U_B_P1, MEP_INSN_CPFMADIA1S1_B_P1, MEP_INSN_CPFMADIUA1S1_H_P1, MEP_INSN_CPFMADILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1S1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S1U_B_P1, MEP_INSN_CPFMADIA1S1_B_P1, MEP_INSN_CPFMADIUA1S1_H_P1, MEP_INSN_CPFMADILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1U_B_P1, MEP_INSN_CPFMADIA1_B_P1, MEP_INSN_CPFMADIUA1_H_P1, MEP_INSN_CPFMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1U_B_P1, MEP_INSN_CPFMADIA1_B_P1, MEP_INSN_CPFMADIUA1_H_P1, MEP_INSN_CPFMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADILA1S0_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S0U_B_P1, MEP_INSN_CPFMADIA1S0_B_P1, MEP_INSN_CPFMADIUA1S0_H_P1, MEP_INSN_CPFMADILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADILA1S1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S1U_B_P1, MEP_INSN_CPFMADIA1S1_B_P1, MEP_INSN_CPFMADIUA1S1_H_P1, MEP_INSN_CPFMADILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADILA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1U_B_P1, MEP_INSN_CPFMADIA1_B_P1, MEP_INSN_CPFMADIUA1_H_P1, MEP_INSN_CPFMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIUA1S0_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S0U_B_P1, MEP_INSN_CPFMADIA1S0_B_P1, MEP_INSN_CPFMADIUA1S0_H_P1, MEP_INSN_CPFMADILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIUA1S1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1S1U_B_P1, MEP_INSN_CPFMADIA1S1_B_P1, MEP_INSN_CPFMADIUA1S1_H_P1, MEP_INSN_CPFMADILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMADIUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMADIA1U_B_P1, MEP_INSN_CPFMADIA1_B_P1, MEP_INSN_CPFMADIUA1_H_P1, MEP_INSN_CPFMADILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1S0U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S0U_B_P1, MEP_INSN_CPFMULIA1S0_B_P1, MEP_INSN_CPFMULIUA1S0_H_P1, MEP_INSN_CPFMULILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1S0_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S0U_B_P1, MEP_INSN_CPFMULIA1S0_B_P1, MEP_INSN_CPFMULIUA1S0_H_P1, MEP_INSN_CPFMULILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1S1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S1U_B_P1, MEP_INSN_CPFMULIA1S1_B_P1, MEP_INSN_CPFMULIUA1S1_H_P1, MEP_INSN_CPFMULILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1S1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S1U_B_P1, MEP_INSN_CPFMULIA1S1_B_P1, MEP_INSN_CPFMULIUA1S1_H_P1, MEP_INSN_CPFMULILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1U_B_P1, MEP_INSN_CPFMULIA1_B_P1, MEP_INSN_CPFMULIUA1_H_P1, MEP_INSN_CPFMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1U_B_P1, MEP_INSN_CPFMULIA1_B_P1, MEP_INSN_CPFMULIUA1_H_P1, MEP_INSN_CPFMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULILA1S0_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S0U_B_P1, MEP_INSN_CPFMULIA1S0_B_P1, MEP_INSN_CPFMULIUA1S0_H_P1, MEP_INSN_CPFMULILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULILA1S1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S1U_B_P1, MEP_INSN_CPFMULIA1S1_B_P1, MEP_INSN_CPFMULIUA1S1_H_P1, MEP_INSN_CPFMULILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULILA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1U_B_P1, MEP_INSN_CPFMULIA1_B_P1, MEP_INSN_CPFMULIUA1_H_P1, MEP_INSN_CPFMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIUA1S0_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S0U_B_P1, MEP_INSN_CPFMULIA1S0_B_P1, MEP_INSN_CPFMULIUA1S0_H_P1, MEP_INSN_CPFMULILA1S0_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIUA1S1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1S1U_B_P1, MEP_INSN_CPFMULIA1S1_B_P1, MEP_INSN_CPFMULIUA1S1_H_P1, MEP_INSN_CPFMULILA1S1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFMULIUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFMULIA1U_B_P1, MEP_INSN_CPFMULIA1_B_P1, MEP_INSN_CPFMULIUA1_H_P1, MEP_INSN_CPFMULILA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBA0S0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA0_P0S, MEP_INSN_CPSRAIA0_P0S, MEP_INSN_CPSLLIA0_P0S, MEP_INSN_CPFSFTBA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBA0S0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S0_B_P0S, MEP_INSN_CPFSFTBUA0S0_H_P0S, MEP_INSN_CPFSFTBLA0S0_H_P0S, MEP_INSN_CPFACA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBA0S1U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S0_B_P0S, MEP_INSN_CPFACUA0S0_H_P0S, MEP_INSN_CPFACLA0S0_H_P0S, MEP_INSN_CPFSFTBA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBA0S1_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S1_B_P0S, MEP_INSN_CPFSFTBUA0S1_H_P0S, MEP_INSN_CPFSFTBLA0S1_H_P0S, MEP_INSN_CPFACA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBI_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNOR3_C3, MEP_INSN_CPXOR3_C3, MEP_INSN_CPSEL_C3, MEP_INSN_CPFSFTBI_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBI_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFACA0S1_B_P0S, MEP_INSN_CPFACUA0S1_H_P0S, MEP_INSN_CPFACLA0S1_H_P0S, MEP_INSN_CPFSFTBI_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBLA0S0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S0_B_P0S, MEP_INSN_CPFSFTBUA0S0_H_P0S, MEP_INSN_CPFSFTBLA0S0_H_P0S, MEP_INSN_CPFACA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBLA0S1_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S1_B_P0S, MEP_INSN_CPFSFTBUA0S1_H_P0S, MEP_INSN_CPFSFTBLA0S1_H_P0S, MEP_INSN_CPFACA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBS0_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_C3, MEP_INSN_CPFSFTBS1_C3, MEP_INSN_CPUNPACKU_B_C3, MEP_INSN_CPUNPACKU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBS0_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_P0S_P1, MEP_INSN_CPFSFTBS1_P0S_P1, MEP_INSN_CPMOV_P0S_P1, MEP_INSN_CPABSZ_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBS1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_C3, MEP_INSN_CPFSFTBS1_C3, MEP_INSN_CPUNPACKU_B_C3, MEP_INSN_CPUNPACKU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBS1_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_P0S_P1, MEP_INSN_CPFSFTBS1_P0S_P1, MEP_INSN_CPMOV_P0S_P1, MEP_INSN_CPABSZ_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBUA0S0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S0_B_P0S, MEP_INSN_CPFSFTBUA0S0_H_P0S, MEP_INSN_CPFSFTBLA0S0_H_P0S, MEP_INSN_CPFACA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPFSFTBUA0S1_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBA0S1_B_P0S, MEP_INSN_CPFSFTBUA0S1_H_P0S, MEP_INSN_CPFSFTBLA0S1_H_P0S, MEP_INSN_CPFACA0S1U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADDU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_W_C3, MEP_INSN_CPHADDU_B_C3, MEP_INSN_CPHADD_B_C3, MEP_INSN_CPHADD_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADDU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_H_P0S_P1, MEP_INSN_CPNORM_W_P0S_P1, MEP_INSN_CPHADDU_B_P0S_P1, MEP_INSN_CPHADD_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_W_C3, MEP_INSN_CPHADDU_B_C3, MEP_INSN_CPHADD_B_C3, MEP_INSN_CPHADD_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_H_P0S_P1, MEP_INSN_CPNORM_W_P0S_P1, MEP_INSN_CPHADDU_B_P0S_P1, MEP_INSN_CPHADD_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_W_C3, MEP_INSN_CPHADDU_B_C3, MEP_INSN_CPHADD_B_C3, MEP_INSN_CPHADD_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_H_P0S_P1, MEP_INSN_CPHADD_W_P0S_P1, MEP_INSN_CPCCADD_B_P0S_P1, MEP_INSN_CPBCAST_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_W_C3, MEP_INSN_CPCCADD_B_C3, MEP_INSN_CPBCAST_B_C3, MEP_INSN_CPBCAST_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPHADD_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPHADD_H_P0S_P1, MEP_INSN_CPHADD_W_P0S_P1, MEP_INSN_CPCCADD_B_P0S_P1, MEP_INSN_CPBCAST_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPLDZ_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_W_C3, MEP_INSN_CPLDZ_H_C3, MEP_INSN_CPLDZ_W_C3, MEP_INSN_CPNORM_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPLDZ_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_H_P0S_P1, MEP_INSN_CPABSZ_W_P0S_P1, MEP_INSN_CPLDZ_H_P0S_P1, MEP_INSN_CPLDZ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPLDZ_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_W_C3, MEP_INSN_CPLDZ_H_C3, MEP_INSN_CPLDZ_W_C3, MEP_INSN_CPNORM_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPLDZ_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_H_P0S_P1, MEP_INSN_CPABSZ_W_P0S_P1, MEP_INSN_CPLDZ_H_P0S_P1, MEP_INSN_CPLDZ_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULLA1U_W_C3, MEP_INSN_CPMULUA1_W_C3, MEP_INSN_CPMULLA1_W_C3, MEP_INSN_CPMADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1U_B_P1, MEP_INSN_CPMADA1_B_P1, MEP_INSN_CPMADUA1_H_P1, MEP_INSN_CPMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1_B_C3, MEP_INSN_CPMADUA1_H_C3, MEP_INSN_CPMADLA1_H_C3, MEP_INSN_CPMADUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1U_B_P1, MEP_INSN_CPMADA1_B_P1, MEP_INSN_CPMADUA1_H_P1, MEP_INSN_CPMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADLA1U_W_C3, MEP_INSN_CPMADUA1_W_C3, MEP_INSN_CPMADLA1_W_C3, MEP_INSN_CPMSBUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADUA1U_W_P1, MEP_INSN_CPMADLA1U_W_P1, MEP_INSN_CPMADUA1_W_P1, MEP_INSN_CPMADLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1_B_C3, MEP_INSN_CPMADUA1_H_C3, MEP_INSN_CPMADLA1_H_C3, MEP_INSN_CPMADUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1U_B_P1, MEP_INSN_CPMADA1_B_P1, MEP_INSN_CPMADUA1_H_P1, MEP_INSN_CPMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADLA1U_W_C3, MEP_INSN_CPMADUA1_W_C3, MEP_INSN_CPMADLA1_W_C3, MEP_INSN_CPMSBUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADUA1U_W_P1, MEP_INSN_CPMADLA1U_W_P1, MEP_INSN_CPMADUA1_W_P1, MEP_INSN_CPMADLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1_B_C3, MEP_INSN_CPMADUA1_H_C3, MEP_INSN_CPMADLA1_H_C3, MEP_INSN_CPMADUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADUA1U_W_P1, MEP_INSN_CPMADLA1U_W_P1, MEP_INSN_CPMADUA1_W_P1, MEP_INSN_CPMADLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1_B_C3, MEP_INSN_CPMADUA1_H_C3, MEP_INSN_CPMADLA1_H_C3, MEP_INSN_CPMADUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADA1U_B_P1, MEP_INSN_CPMADA1_B_P1, MEP_INSN_CPMADUA1_H_P1, MEP_INSN_CPMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADLA1U_W_C3, MEP_INSN_CPMADUA1_W_C3, MEP_INSN_CPMADLA1_W_C3, MEP_INSN_CPMSBUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMADUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADUA1U_W_P1, MEP_INSN_CPMADLA1U_W_P1, MEP_INSN_CPMADUA1_W_P1, MEP_INSN_CPMADLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABS3_H_C3, MEP_INSN_CPMAXU3_B_C3, MEP_INSN_CPMAX3_B_C3, MEP_INSN_CPMAX3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAX3_B_P0_P1, MEP_INSN_CPMAX3_H_P0_P1, MEP_INSN_CPMAXU3_W_P0_P1, MEP_INSN_CPMAX3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABS3_H_C3, MEP_INSN_CPMAXU3_B_C3, MEP_INSN_CPMAX3_B_C3, MEP_INSN_CPMAX3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAX3_B_P0_P1, MEP_INSN_CPMAX3_H_P0_P1, MEP_INSN_CPMAXU3_W_P0_P1, MEP_INSN_CPMAX3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAXU3_W_C3, MEP_INSN_CPMAX3_W_C3, MEP_INSN_CPMINU3_B_C3, MEP_INSN_CPMIN3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAX3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAX3_B_P0_P1, MEP_INSN_CPMAX3_H_P0_P1, MEP_INSN_CPMAXU3_W_P0_P1, MEP_INSN_CPMAX3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAXU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABS3_H_C3, MEP_INSN_CPMAXU3_B_C3, MEP_INSN_CPMAX3_B_C3, MEP_INSN_CPMAX3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAXU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_P0_P1, MEP_INSN_CPPACK_B_P0_P1, MEP_INSN_CPPACK_H_P0_P1, MEP_INSN_CPMAXU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAXU3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAXU3_W_C3, MEP_INSN_CPMAX3_W_C3, MEP_INSN_CPMINU3_B_C3, MEP_INSN_CPMIN3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMAXU3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAX3_B_P0_P1, MEP_INSN_CPMAX3_H_P0_P1, MEP_INSN_CPMAXU3_W_P0_P1, MEP_INSN_CPMAX3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAXU3_W_C3, MEP_INSN_CPMAX3_W_C3, MEP_INSN_CPMINU3_B_C3, MEP_INSN_CPMIN3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMINU3_B_P0_P1, MEP_INSN_CPMIN3_B_P0_P1, MEP_INSN_CPMIN3_H_P0_P1, MEP_INSN_CPMINU3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_H_C3, MEP_INSN_CPMINU3_W_C3, MEP_INSN_CPMIN3_W_C3, MEP_INSN_CPMOVFRCSAR0_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMINU3_B_P0_P1, MEP_INSN_CPMIN3_B_P0_P1, MEP_INSN_CPMIN3_H_P0_P1, MEP_INSN_CPMINU3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_H_C3, MEP_INSN_CPMINU3_W_C3, MEP_INSN_CPMIN3_W_C3, MEP_INSN_CPMOVFRCSAR0_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMIN3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_W_P0_P1, MEP_INSN_CPSRL3_B_P0_P1, MEP_INSN_CPSSRL3_B_P0_P1, MEP_INSN_CPSRL3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMINU3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMAXU3_W_C3, MEP_INSN_CPMAX3_W_C3, MEP_INSN_CPMINU3_B_C3, MEP_INSN_CPMIN3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMINU3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMINU3_B_P0_P1, MEP_INSN_CPMIN3_B_P0_P1, MEP_INSN_CPMIN3_H_P0_P1, MEP_INSN_CPMINU3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMINU3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_H_C3, MEP_INSN_CPMINU3_W_C3, MEP_INSN_CPMIN3_W_C3, MEP_INSN_CPMOVFRCSAR0_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMINU3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMINU3_B_P0_P1, MEP_INSN_CPMIN3_B_P0_P1, MEP_INSN_CPMIN3_H_P0_P1, MEP_INSN_CPMINU3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA0_B_P0S, MEP_INSN_CPMOVUA0_H_P0S, MEP_INSN_CPMOVLA0_H_P0S, MEP_INSN_CPMOVUUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSETUA1_W_C3, MEP_INSN_CPSETLA1_W_C3, MEP_INSN_CPMOVA1_B_C3, MEP_INSN_CPMOVUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA1_B_P1, MEP_INSN_CPMOVUA1_H_P1, MEP_INSN_CPMOVLA1_H_P1, MEP_INSN_CPMOVUUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCC_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCSAR1_C3, MEP_INSN_CPMOVFRCC_C3, MEP_INSN_CPMOVTOCSAR0_C3, MEP_INSN_CPMOVTOCSAR1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCC_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCC_P0S_P1, MEP_INSN_CPMOVTOCSAR0_P0S_P1, MEP_INSN_CPMOVTOCSAR1_P0S_P1, MEP_INSN_CPMOVTOCC_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCSAR0_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_H_C3, MEP_INSN_CPMINU3_W_C3, MEP_INSN_CPMIN3_W_C3, MEP_INSN_CPMOVFRCSAR0_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCSAR0_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTUW_P0S_P1, MEP_INSN_CDCASTW_P0S_P1, MEP_INSN_CPMOVFRCSAR0_P0S_P1, MEP_INSN_CPMOVFRCSAR1_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCSAR1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCSAR1_C3, MEP_INSN_CPMOVFRCC_C3, MEP_INSN_CPMOVTOCSAR0_C3, MEP_INSN_CPMOVTOCSAR1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVFRCSAR1_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCASTUW_P0S_P1, MEP_INSN_CDCASTW_P0S_P1, MEP_INSN_CPMOVFRCSAR0_P0S_P1, MEP_INSN_CPMOVFRCSAR1_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHLA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA0_W_P0S, MEP_INSN_CPMOVHUA0_W_P0S, MEP_INSN_CPMOVHLA0_W_P0S, MEP_INSN_CPACSUMA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVHLA1_W_C3, MEP_INSN_CPSRLA1_C3, MEP_INSN_CPSRAA1_C3, MEP_INSN_CPSLLA1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_W_P1, MEP_INSN_CPMOVHUA1_W_P1, MEP_INSN_CPMOVHLA1_W_P1, MEP_INSN_CPACSUMA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHUA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA0_W_P0S, MEP_INSN_CPMOVHUA0_W_P0S, MEP_INSN_CPMOVHLA0_W_P0S, MEP_INSN_CPACSUMA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_H_C3, MEP_INSN_CPPACKUA1_W_C3, MEP_INSN_CPPACKLA1_W_C3, MEP_INSN_CPMOVHUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVHUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_W_P1, MEP_INSN_CPMOVHUA1_W_P1, MEP_INSN_CPMOVHLA1_W_P1, MEP_INSN_CPACSUMA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVIU_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_C3, MEP_INSN_CPMOVIU_H_C3, MEP_INSN_CPMOVI_H_C3, MEP_INSN_CPMOVIU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVIU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_C3, MEP_INSN_CPMOVIU_H_C3, MEP_INSN_CPMOVI_H_C3, MEP_INSN_CPMOVIU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVIU_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCLIPIU3_P0_P1, MEP_INSN_CDCLIPI3_P0_P1, MEP_INSN_CPMOVI_H_P0_P1, MEP_INSN_CPMOVIU_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_C3, MEP_INSN_CPMOVIU_H_C3, MEP_INSN_CPMOVI_H_C3, MEP_INSN_CPMOVIU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_P0S_P1, MEP_INSN_CPADDA1U_B_P1, MEP_INSN_CPADDA1_B_P1, MEP_INSN_CPADDUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_B_C3, MEP_INSN_CPMOVIU_H_C3, MEP_INSN_CPMOVI_H_C3, MEP_INSN_CPMOVIU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDCLIPIU3_P0_P1, MEP_INSN_CDCLIPI3_P0_P1, MEP_INSN_CPMOVI_H_P0_P1, MEP_INSN_CPMOVIU_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_C3, MEP_INSN_CDMOVIU_C3, MEP_INSN_CDMOVI_C3, MEP_INSN_CPADDA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVI_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVI_W_P0_P1, MEP_INSN_CDMOVIU_P0_P1, MEP_INSN_CDMOVI_P0_P1, MEP_INSN_C1NOP_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA0_B_P0S, MEP_INSN_CPMOVUA0_H_P0S, MEP_INSN_CPMOVLA0_H_P0S, MEP_INSN_CPMOVUUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLA1_H_C3, MEP_INSN_CPMOVUUA1_W_C3, MEP_INSN_CPMOVULA1_W_C3, MEP_INSN_CPMOVLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA1_B_P1, MEP_INSN_CPMOVUA1_H_P1, MEP_INSN_CPMOVLA1_H_P1, MEP_INSN_CPMOVUUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLLA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA0_W_P0S, MEP_INSN_CPMOVLUA0_W_P0S, MEP_INSN_CPMOVLLA0_W_P0S, MEP_INSN_CPPACKA0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLLA1_W_C3, MEP_INSN_CPPACKA1U_B_C3, MEP_INSN_CPPACKA1_B_C3, MEP_INSN_CPPACKUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA1_W_P1, MEP_INSN_CPMOVLUA1_W_P1, MEP_INSN_CPMOVLLA1_W_P1, MEP_INSN_CPPACKA1U_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLUA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA0_W_P0S, MEP_INSN_CPMOVLUA0_W_P0S, MEP_INSN_CPMOVLLA0_W_P0S, MEP_INSN_CPPACKA0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLA1_H_C3, MEP_INSN_CPMOVUUA1_W_C3, MEP_INSN_CPMOVULA1_W_C3, MEP_INSN_CPMOVLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVLUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA1_W_P1, MEP_INSN_CPMOVLUA1_W_P1, MEP_INSN_CPMOVLLA1_W_P1, MEP_INSN_CPPACKA1U_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCC_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVTOCC_C3, MEP_INSN_CPMOV_C3, MEP_INSN_CPABSZ_B_C3, MEP_INSN_CPABSZ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCC_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCC_P0S_P1, MEP_INSN_CPMOVTOCSAR0_P0S_P1, MEP_INSN_CPMOVTOCSAR1_P0S_P1, MEP_INSN_CPMOVTOCC_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCSAR0_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCSAR1_C3, MEP_INSN_CPMOVFRCC_C3, MEP_INSN_CPMOVTOCSAR0_C3, MEP_INSN_CPMOVTOCSAR1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCSAR0_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCC_P0S_P1, MEP_INSN_CPMOVTOCSAR0_P0S_P1, MEP_INSN_CPMOVTOCSAR1_P0S_P1, MEP_INSN_CPMOVTOCC_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCSAR1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCSAR1_C3, MEP_INSN_CPMOVFRCC_C3, MEP_INSN_CPMOVTOCSAR0_C3, MEP_INSN_CPMOVTOCSAR1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVTOCSAR1_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVFRCC_P0S_P1, MEP_INSN_CPMOVTOCSAR0_P0S_P1, MEP_INSN_CPMOVTOCSAR1_P0S_P1, MEP_INSN_CPMOVTOCC_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA0_B_P0S, MEP_INSN_CPMOVUA0_H_P0S, MEP_INSN_CPMOVLA0_H_P0S, MEP_INSN_CPMOVUUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSETUA1_W_C3, MEP_INSN_CPSETLA1_W_C3, MEP_INSN_CPMOVA1_B_C3, MEP_INSN_CPMOVUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA1_B_P1, MEP_INSN_CPMOVUA1_H_P1, MEP_INSN_CPMOVLA1_H_P1, MEP_INSN_CPMOVUUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVULA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA0_W_P0S, MEP_INSN_CPMOVLUA0_W_P0S, MEP_INSN_CPMOVLLA0_W_P0S, MEP_INSN_CPPACKA0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVULA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLA1_H_C3, MEP_INSN_CPMOVUUA1_W_C3, MEP_INSN_CPMOVULA1_W_C3, MEP_INSN_CPMOVLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVULA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA1_W_P1, MEP_INSN_CPMOVLUA1_W_P1, MEP_INSN_CPMOVLLA1_W_P1, MEP_INSN_CPPACKA1U_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUUA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA0_B_P0S, MEP_INSN_CPMOVUA0_H_P0S, MEP_INSN_CPMOVLA0_H_P0S, MEP_INSN_CPMOVUUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLA1_H_C3, MEP_INSN_CPMOVUUA1_W_C3, MEP_INSN_CPMOVULA1_W_C3, MEP_INSN_CPMOVLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOVUUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVA1_B_P1, MEP_INSN_CPMOVUA1_H_P1, MEP_INSN_CPMOVLA1_H_P1, MEP_INSN_CPMOVUUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOV_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVTOCC_C3, MEP_INSN_CPMOV_C3, MEP_INSN_CPABSZ_B_C3, MEP_INSN_CPABSZ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMOV_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_P0S_P1, MEP_INSN_CPFSFTBS1_P0S_P1, MEP_INSN_CPMOV_P0S_P1, MEP_INSN_CPABSZ_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_H_C3, MEP_INSN_CPMSBUA1U_W_C3, MEP_INSN_CPMSBLA1U_W_C3, MEP_INSN_CPMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_H_P1, MEP_INSN_CPMSBLA1_H_P1, MEP_INSN_CPMSBUA1U_W_P1, MEP_INSN_CPMSBLA1U_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_H_C3, MEP_INSN_CPMSBUA1U_W_C3, MEP_INSN_CPMSBLA1U_W_C3, MEP_INSN_CPMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_H_P1, MEP_INSN_CPMSBLA1_H_P1, MEP_INSN_CPMSBUA1U_W_P1, MEP_INSN_CPMSBLA1U_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_W_C3, MEP_INSN_CPSMADUA1_H_C3, MEP_INSN_CPSMADLA1_H_C3, MEP_INSN_CPSMADUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_W_P1, MEP_INSN_CPMSBLA1_W_P1, MEP_INSN_CPSMADUA1_H_P1, MEP_INSN_CPSMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_H_C3, MEP_INSN_CPMSBUA1U_W_C3, MEP_INSN_CPMSBLA1U_W_C3, MEP_INSN_CPMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_H_P1, MEP_INSN_CPMSBLA1_H_P1, MEP_INSN_CPMSBUA1U_W_P1, MEP_INSN_CPMSBLA1U_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMADLA1U_W_C3, MEP_INSN_CPMADUA1_W_C3, MEP_INSN_CPMADLA1_W_C3, MEP_INSN_CPMSBUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_H_P1, MEP_INSN_CPMSBLA1_H_P1, MEP_INSN_CPMSBUA1U_W_P1, MEP_INSN_CPMSBLA1U_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_H_C3, MEP_INSN_CPMSBUA1U_W_C3, MEP_INSN_CPMSBLA1U_W_C3, MEP_INSN_CPMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMSBUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_W_P1, MEP_INSN_CPMSBLA1_W_P1, MEP_INSN_CPSMADUA1_H_P1, MEP_INSN_CPSMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1_B_C3, MEP_INSN_CPSSDA1U_B_C3, MEP_INSN_CPSSDA1_B_C3, MEP_INSN_CPMULA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1U_B_P1, MEP_INSN_CPMULA1_B_P1, MEP_INSN_CPMULUA1_H_P1, MEP_INSN_CPMULLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1_B_C3, MEP_INSN_CPMULUA1_H_C3, MEP_INSN_CPMULLA1_H_C3, MEP_INSN_CPMULUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1U_B_P1, MEP_INSN_CPMULA1_B_P1, MEP_INSN_CPMULUA1_H_P1, MEP_INSN_CPMULLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULLA1U_W_C3, MEP_INSN_CPMULUA1_W_C3, MEP_INSN_CPMULLA1_W_C3, MEP_INSN_CPMADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULUA1U_W_P1, MEP_INSN_CPMULLA1U_W_P1, MEP_INSN_CPMULUA1_W_P1, MEP_INSN_CPMULLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1_B_C3, MEP_INSN_CPMULUA1_H_C3, MEP_INSN_CPMULLA1_H_C3, MEP_INSN_CPMULUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1U_B_P1, MEP_INSN_CPMULA1_B_P1, MEP_INSN_CPMULUA1_H_P1, MEP_INSN_CPMULLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULLA1U_W_C3, MEP_INSN_CPMULUA1_W_C3, MEP_INSN_CPMULLA1_W_C3, MEP_INSN_CPMADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULUA1U_W_P1, MEP_INSN_CPMULLA1U_W_P1, MEP_INSN_CPMULUA1_W_P1, MEP_INSN_CPMULLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBLA1_W_C3, MEP_INSN_CPMULSLUA1_H_C3, MEP_INSN_CPMULSLLA1_H_C3, MEP_INSN_CPMULSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBUA1_W_P1, MEP_INSN_CPSMSBLA1_W_P1, MEP_INSN_CPMULSLUA1_H_P1, MEP_INSN_CPMULSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLLA1_W_C3, MEP_INSN_CPSMADSLUA1_H_C3, MEP_INSN_CPSMADSLLA1_H_C3, MEP_INSN_CPSMADSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLUA1_W_P1, MEP_INSN_CPMULSLLA1_W_P1, MEP_INSN_CPSMADSLUA1_H_P1, MEP_INSN_CPSMADSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBLA1_W_C3, MEP_INSN_CPMULSLUA1_H_C3, MEP_INSN_CPMULSLLA1_H_C3, MEP_INSN_CPMULSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBUA1_W_P1, MEP_INSN_CPSMSBLA1_W_P1, MEP_INSN_CPMULSLUA1_H_P1, MEP_INSN_CPMULSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBLA1_W_C3, MEP_INSN_CPMULSLUA1_H_C3, MEP_INSN_CPMULSLLA1_H_C3, MEP_INSN_CPMULSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULSLUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLUA1_W_P1, MEP_INSN_CPMULSLLA1_W_P1, MEP_INSN_CPSMADSLUA1_H_P1, MEP_INSN_CPSMADSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1U_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1_B_C3, MEP_INSN_CPMULUA1_H_C3, MEP_INSN_CPMULLA1_H_C3, MEP_INSN_CPMULUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1U_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULUA1U_W_P1, MEP_INSN_CPMULLA1U_W_P1, MEP_INSN_CPMULUA1_W_P1, MEP_INSN_CPMULLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1_B_C3, MEP_INSN_CPMULUA1_H_C3, MEP_INSN_CPMULLA1_H_C3, MEP_INSN_CPMULUA1U_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULA1U_B_P1, MEP_INSN_CPMULA1_B_P1, MEP_INSN_CPMULUA1_H_P1, MEP_INSN_CPMULLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULLA1U_W_C3, MEP_INSN_CPMULUA1_W_C3, MEP_INSN_CPMULLA1_W_C3, MEP_INSN_CPMADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPMULUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULUA1U_W_P1, MEP_INSN_CPMULLA1U_W_P1, MEP_INSN_CPMULUA1_W_P1, MEP_INSN_CPMULLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNOR3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNOR3_C3, MEP_INSN_CPXOR3_C3, MEP_INSN_CPSEL_C3, MEP_INSN_CPFSFTBI_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNOR3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAND3_P0_P1, MEP_INSN_CPOR3_P0_P1, MEP_INSN_CPNOR3_P0_P1, MEP_INSN_CPXOR3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNORM_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSZ_W_C3, MEP_INSN_CPLDZ_H_C3, MEP_INSN_CPLDZ_W_C3, MEP_INSN_CPNORM_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNORM_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_H_P0S_P1, MEP_INSN_CPNORM_W_P0S_P1, MEP_INSN_CPHADDU_B_P0S_P1, MEP_INSN_CPHADD_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNORM_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_W_C3, MEP_INSN_CPHADDU_B_C3, MEP_INSN_CPHADD_B_C3, MEP_INSN_CPHADD_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPNORM_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPNORM_H_P0S_P1, MEP_INSN_CPNORM_W_P0S_P1, MEP_INSN_CPHADDU_B_P0S_P1, MEP_INSN_CPHADD_B_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGEU_W_C3, MEP_INSN_CPACMPGE_W_C3, MEP_INSN_CPOCMPEQ_B_C3, MEP_INSN_CPOCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_B_P0_P1, MEP_INSN_CPOCMPEQ_H_P0_P1, MEP_INSN_CPOCMPEQ_W_P0_P1, MEP_INSN_CPOCMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPACMPGEU_W_C3, MEP_INSN_CPACMPGE_W_C3, MEP_INSN_CPOCMPEQ_B_C3, MEP_INSN_CPOCMPEQ_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_B_P0_P1, MEP_INSN_CPOCMPEQ_H_P0_P1, MEP_INSN_CPOCMPEQ_W_P0_P1, MEP_INSN_CPOCMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_W_C3, MEP_INSN_CPOCMPNE_B_C3, MEP_INSN_CPOCMPNE_H_C3, MEP_INSN_CPOCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPEQ_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_B_P0_P1, MEP_INSN_CPOCMPEQ_H_P0_P1, MEP_INSN_CPOCMPEQ_W_P0_P1, MEP_INSN_CPOCMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGEU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_W_C3, MEP_INSN_CPOCMPGEU_B_C3, MEP_INSN_CPOCMPGE_B_C3, MEP_INSN_CPOCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGEU_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_H_P0_P1, MEP_INSN_CPOCMPGTU_W_P0_P1, MEP_INSN_CPOCMPGT_W_P0_P1, MEP_INSN_CPOCMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGEU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGEU_W_C3, MEP_INSN_CPOCMPGE_W_C3, MEP_INSN_CPSRLI3_B_C3, MEP_INSN_CPSRLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGEU_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGE_B_P0_P1, MEP_INSN_CPOCMPGE_H_P0_P1, MEP_INSN_CPOCMPGEU_W_P0_P1, MEP_INSN_CPOCMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_W_C3, MEP_INSN_CPOCMPGEU_B_C3, MEP_INSN_CPOCMPGE_B_C3, MEP_INSN_CPOCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGE_B_P0_P1, MEP_INSN_CPOCMPGE_H_P0_P1, MEP_INSN_CPOCMPGEU_W_P0_P1, MEP_INSN_CPOCMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_W_C3, MEP_INSN_CPOCMPGEU_B_C3, MEP_INSN_CPOCMPGE_B_C3, MEP_INSN_CPOCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGE_B_P0_P1, MEP_INSN_CPOCMPGE_H_P0_P1, MEP_INSN_CPOCMPGEU_W_P0_P1, MEP_INSN_CPOCMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGEU_W_C3, MEP_INSN_CPOCMPGE_W_C3, MEP_INSN_CPSRLI3_B_C3, MEP_INSN_CPSRLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGE_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGE_B_P0_P1, MEP_INSN_CPOCMPGE_H_P0_P1, MEP_INSN_CPOCMPGEU_W_P0_P1, MEP_INSN_CPOCMPGE_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGTU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGTU_B_C3, MEP_INSN_CPOCMPGT_B_C3, MEP_INSN_CPOCMPGT_H_C3, MEP_INSN_CPOCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGTU_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPNE_H_P0_P1, MEP_INSN_CPOCMPNE_W_P0_P1, MEP_INSN_CPOCMPGTU_B_P0_P1, MEP_INSN_CPOCMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGTU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGTU_B_C3, MEP_INSN_CPOCMPGT_B_C3, MEP_INSN_CPOCMPGT_H_C3, MEP_INSN_CPOCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGTU_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_H_P0_P1, MEP_INSN_CPOCMPGTU_W_P0_P1, MEP_INSN_CPOCMPGT_W_P0_P1, MEP_INSN_CPOCMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGTU_B_C3, MEP_INSN_CPOCMPGT_B_C3, MEP_INSN_CPOCMPGT_H_C3, MEP_INSN_CPOCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPNE_H_P0_P1, MEP_INSN_CPOCMPNE_W_P0_P1, MEP_INSN_CPOCMPGTU_B_P0_P1, MEP_INSN_CPOCMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGTU_B_C3, MEP_INSN_CPOCMPGT_B_C3, MEP_INSN_CPOCMPGT_H_C3, MEP_INSN_CPOCMPGTU_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_H_P0_P1, MEP_INSN_CPOCMPGTU_W_P0_P1, MEP_INSN_CPOCMPGT_W_P0_P1, MEP_INSN_CPOCMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_W_C3, MEP_INSN_CPOCMPGEU_B_C3, MEP_INSN_CPOCMPGE_B_C3, MEP_INSN_CPOCMPGE_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPGT_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGT_H_P0_P1, MEP_INSN_CPOCMPGTU_W_P0_P1, MEP_INSN_CPOCMPGT_W_P0_P1, MEP_INSN_CPOCMPGEU_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_W_C3, MEP_INSN_CPOCMPNE_B_C3, MEP_INSN_CPOCMPNE_H_C3, MEP_INSN_CPOCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_B_P0_P1, MEP_INSN_CPOCMPEQ_H_P0_P1, MEP_INSN_CPOCMPEQ_W_P0_P1, MEP_INSN_CPOCMPNE_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_W_C3, MEP_INSN_CPOCMPNE_B_C3, MEP_INSN_CPOCMPNE_H_C3, MEP_INSN_CPOCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPNE_H_P0_P1, MEP_INSN_CPOCMPNE_W_P0_P1, MEP_INSN_CPOCMPGTU_B_P0_P1, MEP_INSN_CPOCMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPEQ_W_C3, MEP_INSN_CPOCMPNE_B_C3, MEP_INSN_CPOCMPNE_H_C3, MEP_INSN_CPOCMPNE_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOCMPNE_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPNE_H_P0_P1, MEP_INSN_CPOCMPNE_W_P0_P1, MEP_INSN_CPOCMPGTU_B_P0_P1, MEP_INSN_CPOCMPGT_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOR3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUB3_W_C3, MEP_INSN_CDSUB3_C3, MEP_INSN_CPAND3_C3, MEP_INSN_CPOR3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPOR3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAND3_P0_P1, MEP_INSN_CPOR3_P0_P1, MEP_INSN_CPNOR3_P0_P1, MEP_INSN_CPXOR3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA0_W_P0S, MEP_INSN_CPMOVLUA0_W_P0S, MEP_INSN_CPMOVLLA0_W_P0S, MEP_INSN_CPPACKA0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA0_B_P0S, MEP_INSN_CPPACKUA0_H_P0S, MEP_INSN_CPPACKLA0_H_P0S, MEP_INSN_CPPACKUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLLA1_W_C3, MEP_INSN_CPPACKA1U_B_C3, MEP_INSN_CPPACKA1_B_C3, MEP_INSN_CPPACKUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVULA1_W_P1, MEP_INSN_CPMOVLUA1_W_P1, MEP_INSN_CPMOVLLA1_W_P1, MEP_INSN_CPPACKA1U_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLLA1_W_C3, MEP_INSN_CPPACKA1U_B_C3, MEP_INSN_CPPACKA1_B_C3, MEP_INSN_CPPACKUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA1_B_P1, MEP_INSN_CPPACKUA1_H_P1, MEP_INSN_CPPACKLA1_H_P1, MEP_INSN_CPPACKUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA0_B_P0S, MEP_INSN_CPPACKUA0_H_P0S, MEP_INSN_CPPACKLA0_H_P0S, MEP_INSN_CPPACKUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA0_W_P0S, MEP_INSN_CPMOVHUA0_W_P0S, MEP_INSN_CPMOVHLA0_W_P0S, MEP_INSN_CPACSUMA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_H_C3, MEP_INSN_CPPACKUA1_W_C3, MEP_INSN_CPPACKLA1_W_C3, MEP_INSN_CPMOVHUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA1_B_P1, MEP_INSN_CPPACKUA1_H_P1, MEP_INSN_CPPACKLA1_H_P1, MEP_INSN_CPPACKUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_H_C3, MEP_INSN_CPPACKUA1_W_C3, MEP_INSN_CPPACKLA1_W_C3, MEP_INSN_CPMOVHUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_W_P1, MEP_INSN_CPMOVHUA1_W_P1, MEP_INSN_CPMOVHLA1_W_P1, MEP_INSN_CPACSUMA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA0_B_P0S, MEP_INSN_CPPACKUA0_H_P0S, MEP_INSN_CPPACKLA0_H_P0S, MEP_INSN_CPPACKUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA0_B_P0S, MEP_INSN_CPPACKUA0_H_P0S, MEP_INSN_CPPACKLA0_H_P0S, MEP_INSN_CPPACKUA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVLLA1_W_C3, MEP_INSN_CPPACKA1U_B_C3, MEP_INSN_CPPACKA1_B_C3, MEP_INSN_CPPACKUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA1_B_P1, MEP_INSN_CPPACKUA1_H_P1, MEP_INSN_CPPACKLA1_H_P1, MEP_INSN_CPPACKUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKLA1_H_C3, MEP_INSN_CPPACKUA1_W_C3, MEP_INSN_CPPACKLA1_W_C3, MEP_INSN_CPMOVHUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKA1_B_P1, MEP_INSN_CPPACKUA1_H_P1, MEP_INSN_CPPACKLA1_H_P1, MEP_INSN_CPPACKUA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_C3, MEP_INSN_CPPACK_B_C3, MEP_INSN_CPPACK_H_C3, MEP_INSN_CPSRL3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACKU_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_P0_P1, MEP_INSN_CPPACK_B_P0_P1, MEP_INSN_CPPACK_H_P0_P1, MEP_INSN_CPMAXU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACK_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_C3, MEP_INSN_CPPACK_B_C3, MEP_INSN_CPPACK_H_C3, MEP_INSN_CPSRL3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACK_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_P0_P1, MEP_INSN_CPPACK_B_P0_P1, MEP_INSN_CPPACK_H_P0_P1, MEP_INSN_CPMAXU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACK_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_C3, MEP_INSN_CPPACK_B_C3, MEP_INSN_CPPACK_H_C3, MEP_INSN_CPSRL3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPPACK_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_P0_P1, MEP_INSN_CPPACK_B_P0_P1, MEP_INSN_CPPACK_H_P0_P1, MEP_INSN_CPMAXU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA0_H_P0S, MEP_INSN_CPSADA0U_B_P0S, MEP_INSN_CPSADA0_B_P0S, MEP_INSN_CPSADUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA0_H_P0S, MEP_INSN_CPSADA0U_B_P0S, MEP_INSN_CPSADA0_B_P0S, MEP_INSN_CPSADUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSA1_B_C3, MEP_INSN_CPABSUA1_H_C3, MEP_INSN_CPABSLA1_H_C3, MEP_INSN_CPSADA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA1_H_P1, MEP_INSN_CPSADA1U_B_P1, MEP_INSN_CPSADA1_B_P1, MEP_INSN_CPSADUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADA1_B_C3, MEP_INSN_CPSADUA1_H_C3, MEP_INSN_CPSADLA1_H_C3, MEP_INSN_CPSETA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA1_H_P1, MEP_INSN_CPSADA1U_B_P1, MEP_INSN_CPSADA1_B_P1, MEP_INSN_CPSADUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADD3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLA3_H_C3, MEP_INSN_CPSLA3_W_C3, MEP_INSN_CPSADD3_H_C3, MEP_INSN_CPSADD3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADD3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDSUB3_P0_P1, MEP_INSN_CPSADD3_H_P0_P1, MEP_INSN_CPSADD3_W_P0_P1, MEP_INSN_CPSSUB3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADD3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLA3_H_C3, MEP_INSN_CPSLA3_W_C3, MEP_INSN_CPSADD3_H_C3, MEP_INSN_CPSADD3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADD3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDSUB3_P0_P1, MEP_INSN_CPSADD3_H_P0_P1, MEP_INSN_CPSADD3_W_P0_P1, MEP_INSN_CPSSUB3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA0_H_P0S, MEP_INSN_CPSETA0_H_P0S, MEP_INSN_CPSETUA0_W_P0S, MEP_INSN_CPSETLA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADA1_B_C3, MEP_INSN_CPSADUA1_H_C3, MEP_INSN_CPSADLA1_H_C3, MEP_INSN_CPSETA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA1_H_P1, MEP_INSN_CPSETA1_H_P1, MEP_INSN_CPSETUA1_W_P1, MEP_INSN_CPSETLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA0_H_P0S, MEP_INSN_CPSADA0U_B_P0S, MEP_INSN_CPSADA0_B_P0S, MEP_INSN_CPSADUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADA1_B_C3, MEP_INSN_CPSADUA1_H_C3, MEP_INSN_CPSADLA1_H_C3, MEP_INSN_CPSETA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSADUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPABSLA1_H_P1, MEP_INSN_CPSADA1U_B_P1, MEP_INSN_CPSADA1_B_P1, MEP_INSN_CPSADUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSEL_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNOR3_C3, MEP_INSN_CPXOR3_C3, MEP_INSN_CPSEL_C3, MEP_INSN_CPFSFTBI_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSEL_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKL_B_P0S_P1, MEP_INSN_CPUNPACKL_H_P0S_P1, MEP_INSN_CPUNPACKL_W_P0S_P1, MEP_INSN_CPSEL_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA0_H_P0S, MEP_INSN_CPSETA0_H_P0S, MEP_INSN_CPSETUA0_W_P0S, MEP_INSN_CPSETLA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADA1_B_C3, MEP_INSN_CPSADUA1_H_C3, MEP_INSN_CPSADLA1_H_C3, MEP_INSN_CPSETA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA1_H_P1, MEP_INSN_CPSETA1_H_P1, MEP_INSN_CPSETUA1_W_P1, MEP_INSN_CPSETLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETLA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA0_H_P0S, MEP_INSN_CPSETA0_H_P0S, MEP_INSN_CPSETUA0_W_P0S, MEP_INSN_CPSETLA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSETUA1_W_C3, MEP_INSN_CPSETLA1_W_C3, MEP_INSN_CPMOVA1_B_C3, MEP_INSN_CPMOVUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA1_H_P1, MEP_INSN_CPSETA1_H_P1, MEP_INSN_CPSETUA1_W_P1, MEP_INSN_CPSETLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETUA0_W_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA0_H_P0S, MEP_INSN_CPSETA0_H_P0S, MEP_INSN_CPSETUA0_W_P0S, MEP_INSN_CPSETLA0_W_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSETUA1_W_C3, MEP_INSN_CPSETLA1_W_C3, MEP_INSN_CPMOVA1_B_C3, MEP_INSN_CPMOVUA1_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSETUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSADLA1_H_P1, MEP_INSN_CPSETA1_H_P1, MEP_INSN_CPSETUA1_W_P1, MEP_INSN_CPSETLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLA3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLA3_H_C3, MEP_INSN_CPSLA3_W_C3, MEP_INSN_CPSADD3_H_C3, MEP_INSN_CPSADD3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLA3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_W_P0_P1, MEP_INSN_CDSLL3_P0_P1, MEP_INSN_CPSLA3_H_P0_P1, MEP_INSN_CPSLA3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLA3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLA3_H_C3, MEP_INSN_CPSLA3_W_C3, MEP_INSN_CPSADD3_H_C3, MEP_INSN_CPSADD3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLA3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_W_P0_P1, MEP_INSN_CDSLL3_P0_P1, MEP_INSN_CPSLA3_H_P0_P1, MEP_INSN_CPSLA3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLAI3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_W_C3, MEP_INSN_CDSLLI3_C3, MEP_INSN_CPSLAI3_H_C3, MEP_INSN_CPSLAI3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLAI3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLAI3_H_P0_P1, MEP_INSN_CPSLAI3_W_P0_P1, MEP_INSN_CPCLIPIU3_W_P0_P1, MEP_INSN_CPCLIPI3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLAI3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_W_C3, MEP_INSN_CDSLLI3_C3, MEP_INSN_CPSLAI3_H_C3, MEP_INSN_CPSLAI3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLAI3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLAI3_H_P0_P1, MEP_INSN_CPSLAI3_W_P0_P1, MEP_INSN_CPCLIPIU3_W_P0_P1, MEP_INSN_CPCLIPI3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDSRA3_C3, MEP_INSN_CPSLL3_B_C3, MEP_INSN_CPSSLL3_B_C3, MEP_INSN_CPSLL3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_W_P0_P1, MEP_INSN_CPSSRA3_W_P0_P1, MEP_INSN_CDSRA3_P0_P1, MEP_INSN_CPSLL3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDSRA3_C3, MEP_INSN_CPSLL3_B_C3, MEP_INSN_CPSSLL3_B_C3, MEP_INSN_CPSLL3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_B_P0_P1, MEP_INSN_CPSLL3_H_P0_P1, MEP_INSN_CPSSLL3_H_P0_P1, MEP_INSN_CPSLL3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_H_C3, MEP_INSN_CPSLL3_W_C3, MEP_INSN_CPSSLL3_W_C3, MEP_INSN_CDSLL3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLL3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_B_P0_P1, MEP_INSN_CPSLL3_H_P0_P1, MEP_INSN_CPSSLL3_H_P0_P1, MEP_INSN_CPSLL3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA0_P0S, MEP_INSN_CPSRLA0_P0S, MEP_INSN_CPSRAA0_P0S, MEP_INSN_CPSLLA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLA1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVHLA1_W_C3, MEP_INSN_CPSRLA1_C3, MEP_INSN_CPSRAA1_C3, MEP_INSN_CPSLLA1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLA1_P1, MEP_INSN_CPSRLIA1_1_P1, MEP_INSN_CPSRAIA1_1_P1, MEP_INSN_CPSLLIA1_1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_W_C3, MEP_INSN_CDSRAI3_C3, MEP_INSN_CPSLLI3_B_C3, MEP_INSN_CPSLLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_B_P0_P1, MEP_INSN_CPSLLI3_H_P0_P1, MEP_INSN_CPSLLI3_W_P0_P1, MEP_INSN_CDSLLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_W_C3, MEP_INSN_CDSRAI3_C3, MEP_INSN_CPSLLI3_B_C3, MEP_INSN_CPSLLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_B_P0_P1, MEP_INSN_CPSLLI3_H_P0_P1, MEP_INSN_CPSLLI3_W_P0_P1, MEP_INSN_CDSLLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_W_C3, MEP_INSN_CDSLLI3_C3, MEP_INSN_CPSLAI3_H_C3, MEP_INSN_CPSLAI3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLI3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLI3_B_P0_P1, MEP_INSN_CPSLLI3_H_P0_P1, MEP_INSN_CPSLLI3_W_P0_P1, MEP_INSN_CDSLLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLIA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA0_P0S, MEP_INSN_CPSRAIA0_P0S, MEP_INSN_CPSLLIA0_P0S, MEP_INSN_CPFSFTBA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLIA1_1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLA1_P1, MEP_INSN_CPSRLIA1_1_P1, MEP_INSN_CPSRAIA1_1_P1, MEP_INSN_CPSLLIA1_1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSLLIA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA1_P1, MEP_INSN_CPSRAIA1_P1, MEP_INSN_CPSLLIA1_P1, MEP_INSN_CPSSQA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_W_C3, MEP_INSN_CPSMADUA1_H_C3, MEP_INSN_CPSMADLA1_H_C3, MEP_INSN_CPSMADUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_W_P1, MEP_INSN_CPMSBLA1_W_P1, MEP_INSN_CPSMADUA1_H_P1, MEP_INSN_CPSMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADLA1_W_C3, MEP_INSN_CPSMSBUA1_H_C3, MEP_INSN_CPSMSBLA1_H_C3, MEP_INSN_CPSMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADUA1_W_P1, MEP_INSN_CPSMADLA1_W_P1, MEP_INSN_CPSMSBUA1_H_P1, MEP_INSN_CPSMSBLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLLA1_W_C3, MEP_INSN_CPSMADSLUA1_H_C3, MEP_INSN_CPSMADSLLA1_H_C3, MEP_INSN_CPSMADSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLUA1_W_P1, MEP_INSN_CPMULSLLA1_W_P1, MEP_INSN_CPSMADSLUA1_H_P1, MEP_INSN_CPSMADSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLLA1_W_C3, MEP_INSN_CPSMSBSLUA1_H_C3, MEP_INSN_CPSMSBSLLA1_H_C3, MEP_INSN_CPSMSBSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLUA1_W_P1, MEP_INSN_CPSMADSLLA1_W_P1, MEP_INSN_CPSMSBSLUA1_H_P1, MEP_INSN_CPSMSBSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLLA1_W_C3, MEP_INSN_CPSMADSLUA1_H_C3, MEP_INSN_CPSMADSLLA1_H_C3, MEP_INSN_CPSMADSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLUA1_W_P1, MEP_INSN_CPMULSLLA1_W_P1, MEP_INSN_CPSMADSLUA1_H_P1, MEP_INSN_CPSMADSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMULSLLA1_W_C3, MEP_INSN_CPSMADSLUA1_H_C3, MEP_INSN_CPSMADSLLA1_H_C3, MEP_INSN_CPSMADSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADSLUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLUA1_W_P1, MEP_INSN_CPSMADSLLA1_W_P1, MEP_INSN_CPSMSBSLUA1_H_P1, MEP_INSN_CPSMSBSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_W_C3, MEP_INSN_CPSMADUA1_H_C3, MEP_INSN_CPSMADLA1_H_C3, MEP_INSN_CPSMADUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBUA1_W_P1, MEP_INSN_CPMSBLA1_W_P1, MEP_INSN_CPSMADUA1_H_P1, MEP_INSN_CPSMADLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMSBLA1_W_C3, MEP_INSN_CPSMADUA1_H_C3, MEP_INSN_CPSMADLA1_H_C3, MEP_INSN_CPSMADUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMADUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADUA1_W_P1, MEP_INSN_CPSMADLA1_W_P1, MEP_INSN_CPSMSBUA1_H_P1, MEP_INSN_CPSMSBLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADLA1_W_C3, MEP_INSN_CPSMSBUA1_H_C3, MEP_INSN_CPSMSBLA1_H_C3, MEP_INSN_CPSMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADUA1_W_P1, MEP_INSN_CPSMADLA1_W_P1, MEP_INSN_CPSMSBUA1_H_P1, MEP_INSN_CPSMSBLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBLA1_W_C3, MEP_INSN_CPMULSLUA1_H_C3, MEP_INSN_CPMULSLLA1_H_C3, MEP_INSN_CPMULSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBUA1_W_P1, MEP_INSN_CPSMSBLA1_W_P1, MEP_INSN_CPMULSLUA1_H_P1, MEP_INSN_CPMULSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLLA1_W_C3, MEP_INSN_CPSMSBSLUA1_H_C3, MEP_INSN_CPSMSBSLLA1_H_C3, MEP_INSN_CPSMSBSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLUA1_W_P1, MEP_INSN_CPSMADSLLA1_W_P1, MEP_INSN_CPSMSBSLUA1_H_P1, MEP_INSN_CPSMSBSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLLA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLLA1_W_C3, MEP_INSN_C0NOP_P0_P0S, MEP_INSN_CPADD3_B_P0S_P1, MEP_INSN_CPADD3_H_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLLA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLUA1_W_P1, MEP_INSN_CPSMSBSLLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLLA1_W_C3, MEP_INSN_CPSMSBSLUA1_H_C3, MEP_INSN_CPSMSBSLLA1_H_C3, MEP_INSN_CPSMSBSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLUA1_W_P1, MEP_INSN_CPSMADSLLA1_W_P1, MEP_INSN_CPSMSBSLUA1_H_P1, MEP_INSN_CPSMSBSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADSLLA1_W_C3, MEP_INSN_CPSMSBSLUA1_H_C3, MEP_INSN_CPSMSBSLLA1_H_C3, MEP_INSN_CPSMSBSLUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBSLUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBSLUA1_W_P1, MEP_INSN_CPSMSBSLLA1_W_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADLA1_W_C3, MEP_INSN_CPSMSBUA1_H_C3, MEP_INSN_CPSMSBLA1_H_C3, MEP_INSN_CPSMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADUA1_W_P1, MEP_INSN_CPSMADLA1_W_P1, MEP_INSN_CPSMSBUA1_H_P1, MEP_INSN_CPSMSBLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBUA1_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMADLA1_W_C3, MEP_INSN_CPSMSBUA1_H_C3, MEP_INSN_CPSMSBLA1_H_C3, MEP_INSN_CPSMSBUA1_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSMSBUA1_W_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSMSBUA1_W_P1, MEP_INSN_CPSMSBLA1_W_P1, MEP_INSN_CPMULSLUA1_H_P1, MEP_INSN_CPMULSLLA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_W_C3, MEP_INSN_CDSRL3_C3, MEP_INSN_CPSRA3_B_C3, MEP_INSN_CPSSRA3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_B_P0_P1, MEP_INSN_CPSSRA3_B_P0_P1, MEP_INSN_CPSRA3_H_P0_P1, MEP_INSN_CPSSRA3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_H_C3, MEP_INSN_CPSSRA3_H_C3, MEP_INSN_CPSRA3_W_C3, MEP_INSN_CPSSRA3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_B_P0_P1, MEP_INSN_CPSSRA3_B_P0_P1, MEP_INSN_CPSRA3_H_P0_P1, MEP_INSN_CPSSRA3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_H_C3, MEP_INSN_CPSSRA3_H_C3, MEP_INSN_CPSRA3_W_C3, MEP_INSN_CPSSRA3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRA3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_W_P0_P1, MEP_INSN_CPSSRA3_W_P0_P1, MEP_INSN_CDSRA3_P0_P1, MEP_INSN_CPSLL3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA0_P0S, MEP_INSN_CPSRLA0_P0S, MEP_INSN_CPSRAA0_P0S, MEP_INSN_CPSLLA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAA1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVHLA1_W_C3, MEP_INSN_CPSRLA1_C3, MEP_INSN_CPSRAA1_C3, MEP_INSN_CPSLLA1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA1_P1, MEP_INSN_CPACSWP_P1, MEP_INSN_CPSRLA1_P1, MEP_INSN_CPSRAA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_W_C3, MEP_INSN_CDSRLI3_C3, MEP_INSN_CPSRAI3_B_C3, MEP_INSN_CPSRAI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_B_P0_P1, MEP_INSN_CPSRAI3_H_P0_P1, MEP_INSN_CPSRAI3_W_P0_P1, MEP_INSN_CDSRAI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_W_C3, MEP_INSN_CDSRLI3_C3, MEP_INSN_CPSRAI3_B_C3, MEP_INSN_CPSRAI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_B_P0_P1, MEP_INSN_CPSRAI3_H_P0_P1, MEP_INSN_CPSRAI3_W_P0_P1, MEP_INSN_CDSRAI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_W_C3, MEP_INSN_CDSRAI3_C3, MEP_INSN_CPSLLI3_B_C3, MEP_INSN_CPSLLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAI3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRAI3_B_P0_P1, MEP_INSN_CPSRAI3_H_P0_P1, MEP_INSN_CPSRAI3_W_P0_P1, MEP_INSN_CDSRAI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAIA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA0_P0S, MEP_INSN_CPSRAIA0_P0S, MEP_INSN_CPSLLIA0_P0S, MEP_INSN_CPFSFTBA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAIA1_1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLA1_P1, MEP_INSN_CPSRLIA1_1_P1, MEP_INSN_CPSRAIA1_1_P1, MEP_INSN_CPSLLIA1_1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRAIA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA1_P1, MEP_INSN_CPSRAIA1_P1, MEP_INSN_CPSLLIA1_P1, MEP_INSN_CPSSQA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPPACKU_B_C3, MEP_INSN_CPPACK_B_C3, MEP_INSN_CPPACK_H_C3, MEP_INSN_CPSRL3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_W_P0_P1, MEP_INSN_CPSRL3_B_P0_P1, MEP_INSN_CPSSRL3_B_P0_P1, MEP_INSN_CPSRL3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_B_C3, MEP_INSN_CPSRL3_H_C3, MEP_INSN_CPSSRL3_H_C3, MEP_INSN_CPSRL3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_W_P0_P1, MEP_INSN_CPSRL3_B_P0_P1, MEP_INSN_CPSSRL3_B_P0_P1, MEP_INSN_CPSRL3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_B_C3, MEP_INSN_CPSRL3_H_C3, MEP_INSN_CPSSRL3_H_C3, MEP_INSN_CPSRL3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRL3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_H_P0_P1, MEP_INSN_CPSRL3_W_P0_P1, MEP_INSN_CPSSRL3_W_P0_P1, MEP_INSN_CDSRL3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA0_P0S, MEP_INSN_CPSRLA0_P0S, MEP_INSN_CPSRAA0_P0S, MEP_INSN_CPSLLA0_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLA1_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPMOVHLA1_W_C3, MEP_INSN_CPSRLA1_C3, MEP_INSN_CPSRAA1_C3, MEP_INSN_CPSLLA1_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPACCPA1_P1, MEP_INSN_CPACSWP_P1, MEP_INSN_CPSRLA1_P1, MEP_INSN_CPSRAA1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGEU_W_C3, MEP_INSN_CPOCMPGE_W_C3, MEP_INSN_CPSRLI3_B_C3, MEP_INSN_CPSRLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_B_P0_P1, MEP_INSN_CPSRLI3_H_P0_P1, MEP_INSN_CPSRLI3_W_P0_P1, MEP_INSN_CDSRLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPOCMPGEU_W_C3, MEP_INSN_CPOCMPGE_W_C3, MEP_INSN_CPSRLI3_B_C3, MEP_INSN_CPSRLI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_B_P0_P1, MEP_INSN_CPSRLI3_H_P0_P1, MEP_INSN_CPSRLI3_W_P0_P1, MEP_INSN_CDSRLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_W_C3, MEP_INSN_CDSRLI3_C3, MEP_INSN_CPSRAI3_B_C3, MEP_INSN_CPSRAI3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLI3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLI3_B_P0_P1, MEP_INSN_CPSRLI3_H_P0_P1, MEP_INSN_CPSRLI3_W_P0_P1, MEP_INSN_CDSRLI3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLIA0_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA0_P0S, MEP_INSN_CPSRAIA0_P0S, MEP_INSN_CPSLLIA0_P0S, MEP_INSN_CPFSFTBA0S0U_B_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLIA1_1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSLLA1_P1, MEP_INSN_CPSRLIA1_1_P1, MEP_INSN_CPSRAIA1_1_P1, MEP_INSN_CPSLLIA1_1_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSRLIA1_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA1_P1, MEP_INSN_CPSRAIA1_P1, MEP_INSN_CPSLLIA1_P1, MEP_INSN_CPSSQA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSDA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1_B_C3, MEP_INSN_CPSSDA1U_B_C3, MEP_INSN_CPSSDA1_B_C3, MEP_INSN_CPMULA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSDA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1U_B_P1, MEP_INSN_CPSSQA1_B_P1, MEP_INSN_CPSSDA1U_B_P1, MEP_INSN_CPSSDA1_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSDA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1_B_C3, MEP_INSN_CPSSDA1U_B_C3, MEP_INSN_CPSSDA1_B_C3, MEP_INSN_CPMULA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSDA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1U_B_P1, MEP_INSN_CPSSQA1_B_P1, MEP_INSN_CPSSDA1U_B_P1, MEP_INSN_CPSSDA1_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CDSRA3_C3, MEP_INSN_CPSLL3_B_C3, MEP_INSN_CPSSLL3_B_C3, MEP_INSN_CPSLL3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_B_P0_P1, MEP_INSN_CPSLL3_H_P0_P1, MEP_INSN_CPSSLL3_H_P0_P1, MEP_INSN_CPSLL3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_H_C3, MEP_INSN_CPSLL3_W_C3, MEP_INSN_CPSSLL3_W_C3, MEP_INSN_CDSLL3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_B_P0_P1, MEP_INSN_CPSLL3_H_P0_P1, MEP_INSN_CPSSLL3_H_P0_P1, MEP_INSN_CPSLL3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_H_C3, MEP_INSN_CPSLL3_W_C3, MEP_INSN_CPSSLL3_W_C3, MEP_INSN_CDSLL3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSLL3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSLL3_W_P0_P1, MEP_INSN_CDSLL3_P0_P1, MEP_INSN_CPSLA3_H_P0_P1, MEP_INSN_CPSLA3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSQA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRLIA1_P1, MEP_INSN_CPSRAIA1_P1, MEP_INSN_CPSLLIA1_P1, MEP_INSN_CPSSQA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSQA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1U_B_P1, MEP_INSN_CPSSQA1_B_P1, MEP_INSN_CPSSDA1U_B_P1, MEP_INSN_CPSSDA1_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSQA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1_B_C3, MEP_INSN_CPSSDA1U_B_C3, MEP_INSN_CPSSDA1_B_C3, MEP_INSN_CPMULA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSQA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSQA1U_B_P1, MEP_INSN_CPSSQA1_B_P1, MEP_INSN_CPSSDA1U_B_P1, MEP_INSN_CPSSDA1_B_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_W_C3, MEP_INSN_CDSRL3_C3, MEP_INSN_CPSRA3_B_C3, MEP_INSN_CPSSRA3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_B_P0_P1, MEP_INSN_CPSSRA3_B_P0_P1, MEP_INSN_CPSRA3_H_P0_P1, MEP_INSN_CPSSRA3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_H_C3, MEP_INSN_CPSSRA3_H_C3, MEP_INSN_CPSRA3_W_C3, MEP_INSN_CPSSRA3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_B_P0_P1, MEP_INSN_CPSSRA3_B_P0_P1, MEP_INSN_CPSRA3_H_P0_P1, MEP_INSN_CPSSRA3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_H_C3, MEP_INSN_CPSSRA3_H_C3, MEP_INSN_CPSRA3_W_C3, MEP_INSN_CPSSRA3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRA3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSRA3_W_P0_P1, MEP_INSN_CPSSRA3_W_P0_P1, MEP_INSN_CDSRA3_P0_P1, MEP_INSN_CPSLL3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_B_C3, MEP_INSN_CPSRL3_H_C3, MEP_INSN_CPSSRL3_H_C3, MEP_INSN_CPSRL3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPMIN3_W_P0_P1, MEP_INSN_CPSRL3_B_P0_P1, MEP_INSN_CPSSRL3_B_P0_P1, MEP_INSN_CPSRL3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_B_C3, MEP_INSN_CPSRL3_H_C3, MEP_INSN_CPSSRL3_H_C3, MEP_INSN_CPSRL3_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_H_P0_P1, MEP_INSN_CPSRL3_W_P0_P1, MEP_INSN_CPSSRL3_W_P0_P1, MEP_INSN_CDSRL3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_W_C3, MEP_INSN_CDSRL3_C3, MEP_INSN_CPSRA3_B_C3, MEP_INSN_CPSSRA3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSRL3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSRL3_H_P0_P1, MEP_INSN_CPSRL3_W_P0_P1, MEP_INSN_CPSSRL3_W_P0_P1, MEP_INSN_CDSRL3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSUB3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_H_C3, MEP_INSN_CPSSUB3_W_C3, MEP_INSN_CPEXTUADDU3_B_C3, MEP_INSN_CPEXTUADD3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSUB3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDSUB3_P0_P1, MEP_INSN_CPSADD3_H_P0_P1, MEP_INSN_CPSADD3_W_P0_P1, MEP_INSN_CPSSUB3_H_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSUB3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_H_C3, MEP_INSN_CPSSUB3_W_C3, MEP_INSN_CPEXTUADDU3_B_C3, MEP_INSN_CPEXTUADD3_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSSUB3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSSUB3_W_P0_P1, MEP_INSN_CPEXTUADDU3_B_P0_P1, MEP_INSN_CPEXTUADD3_B_P0_P1, MEP_INSN_CPEXTLADDU3_B_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_C3, MEP_INSN_CDADD3_C3, MEP_INSN_CPSUB3_B_C3, MEP_INSN_CPSUB3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_B_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDADD3_P0_P1, MEP_INSN_CPSUB3_B_P0_P1, MEP_INSN_CPSUB3_H_P0_P1, MEP_INSN_CPSUB3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_C3, MEP_INSN_CDADD3_C3, MEP_INSN_CPSUB3_B_C3, MEP_INSN_CPSUB3_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_H_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDADD3_P0_P1, MEP_INSN_CPSUB3_B_P0_P1, MEP_INSN_CPSUB3_H_P0_P1, MEP_INSN_CPSUB3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUB3_W_C3, MEP_INSN_CDSUB3_C3, MEP_INSN_CPAND3_C3, MEP_INSN_CPOR3_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUB3_W_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CDADD3_P0_P1, MEP_INSN_CPSUB3_B_P0_P1, MEP_INSN_CPSUB3_H_P0_P1, MEP_INSN_CPSUB3_W_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA0_H_P0S, MEP_INSN_CPSUBA0U_B_P0S, MEP_INSN_CPSUBA0_B_P0S, MEP_INSN_CPSUBUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA0_H_P0S, MEP_INSN_CPSUBA0U_B_P0S, MEP_INSN_CPSUBA0_B_P0S, MEP_INSN_CPSUBUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACA1_B_C3, MEP_INSN_CPADDACUA1_H_C3, MEP_INSN_CPADDACLA1_H_C3, MEP_INSN_CPSUBA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA1_H_P1, MEP_INSN_CPSUBA1U_B_P1, MEP_INSN_CPSUBA1_B_P1, MEP_INSN_CPSUBUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBA1_B_C3, MEP_INSN_CPSUBUA1_H_C3, MEP_INSN_CPSUBLA1_H_C3, MEP_INSN_CPSUBACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA1_H_P1, MEP_INSN_CPSUBA1U_B_P1, MEP_INSN_CPSUBA1_B_P1, MEP_INSN_CPSUBUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA0U_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA0_H_P0S, MEP_INSN_CPSUBACA0U_B_P0S, MEP_INSN_CPSUBACA0_B_P0S, MEP_INSN_CPSUBACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA0_B_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA0_H_P0S, MEP_INSN_CPSUBACA0U_B_P0S, MEP_INSN_CPSUBACA0_B_P0S, MEP_INSN_CPSUBACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA1U_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBA1_B_C3, MEP_INSN_CPSUBUA1_H_C3, MEP_INSN_CPSUBLA1_H_C3, MEP_INSN_CPSUBACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA1U_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA1_H_P1, MEP_INSN_CPSUBACA1U_B_P1, MEP_INSN_CPSUBACA1_B_P1, MEP_INSN_CPSUBACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA1_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACA1_B_C3, MEP_INSN_CPSUBACUA1_H_C3, MEP_INSN_CPSUBACLA1_H_C3, MEP_INSN_CPABSA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACA1_B_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA1_H_P1, MEP_INSN_CPSUBACA1U_B_P1, MEP_INSN_CPSUBACA1_B_P1, MEP_INSN_CPSUBACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA0_H_P0S, MEP_INSN_CPABSA0U_B_P0S, MEP_INSN_CPABSA0_B_P0S, MEP_INSN_CPABSUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACA1_B_C3, MEP_INSN_CPSUBACUA1_H_C3, MEP_INSN_CPSUBACLA1_H_C3, MEP_INSN_CPABSA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACLA1_H_P1, MEP_INSN_CPABSA1U_B_P1, MEP_INSN_CPABSA1_B_P1, MEP_INSN_CPABSUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA0_H_P0S, MEP_INSN_CPSUBACA0U_B_P0S, MEP_INSN_CPSUBACA0_B_P0S, MEP_INSN_CPSUBACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBACA1_B_C3, MEP_INSN_CPSUBACUA1_H_C3, MEP_INSN_CPSUBACLA1_H_C3, MEP_INSN_CPABSA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBACUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA1_H_P1, MEP_INSN_CPSUBACA1U_B_P1, MEP_INSN_CPSUBACA1_B_P1, MEP_INSN_CPSUBACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBLA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA0_H_P0S, MEP_INSN_CPSUBACA0U_B_P0S, MEP_INSN_CPSUBACA0_B_P0S, MEP_INSN_CPSUBACUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBLA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBA1_B_C3, MEP_INSN_CPSUBUA1_H_C3, MEP_INSN_CPSUBLA1_H_C3, MEP_INSN_CPSUBACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBLA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBLA1_H_P1, MEP_INSN_CPSUBACA1U_B_P1, MEP_INSN_CPSUBACA1_B_P1, MEP_INSN_CPSUBACUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBUA0_H_P0S	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA0_H_P0S, MEP_INSN_CPSUBA0U_B_P0S, MEP_INSN_CPSUBA0_B_P0S, MEP_INSN_CPSUBUA0_H_P0S$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBUA1_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPSUBA1_B_C3, MEP_INSN_CPSUBUA1_H_C3, MEP_INSN_CPSUBLA1_H_C3, MEP_INSN_CPSUBACA1U_B_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPSUBUA1_H_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADDACLA1_H_P1, MEP_INSN_CPSUBA1U_B_P1, MEP_INSN_CPSUBA1_B_P1, MEP_INSN_CPSUBUA1_H_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKU_W_C3, MEP_INSN_CPUNPACKL_B_C3, MEP_INSN_CPUNPACKL_H_C3, MEP_INSN_CPUNPACKL_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKL_B_P0S_P1, MEP_INSN_CPUNPACKL_H_P0S_P1, MEP_INSN_CPUNPACKL_W_P0S_P1, MEP_INSN_CPSEL_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKU_W_C3, MEP_INSN_CPUNPACKL_B_C3, MEP_INSN_CPUNPACKL_H_C3, MEP_INSN_CPUNPACKL_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKL_B_P0S_P1, MEP_INSN_CPUNPACKL_H_P0S_P1, MEP_INSN_CPUNPACKL_W_P0S_P1, MEP_INSN_CPSEL_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKU_W_C3, MEP_INSN_CPUNPACKL_B_C3, MEP_INSN_CPUNPACKL_H_C3, MEP_INSN_CPUNPACKL_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKL_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKL_B_P0S_P1, MEP_INSN_CPUNPACKL_H_P0S_P1, MEP_INSN_CPUNPACKL_W_P0S_P1, MEP_INSN_CPSEL_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_B_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_C3, MEP_INSN_CPFSFTBS1_C3, MEP_INSN_CPUNPACKU_B_C3, MEP_INSN_CPUNPACKU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_B_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_P0S_P1, MEP_INSN_CPUNPACKU_B_P0S_P1, MEP_INSN_CPUNPACKU_H_P0S_P1, MEP_INSN_CPUNPACKU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_H_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPFSFTBS0_C3, MEP_INSN_CPFSFTBS1_C3, MEP_INSN_CPUNPACKU_B_C3, MEP_INSN_CPUNPACKU_H_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_H_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_P0S_P1, MEP_INSN_CPUNPACKU_B_P0S_P1, MEP_INSN_CPUNPACKU_H_P0S_P1, MEP_INSN_CPUNPACKU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_W_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPUNPACKU_W_C3, MEP_INSN_CPUNPACKL_B_C3, MEP_INSN_CPUNPACKL_H_C3, MEP_INSN_CPUNPACKL_W_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPUNPACKU_W_P0S_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPADD3_W_P0S_P1, MEP_INSN_CPUNPACKU_B_P0S_P1, MEP_INSN_CPUNPACKU_H_P0S_P1, MEP_INSN_CPUNPACKU_W_P0S_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_CPXOR3_C3	opcodes/mep-opc.h	/^ , MEP_INSN_CPNOR3_C3, MEP_INSN_CPXOR3_C3, MEP_INSN_CPSEL_C3, MEP_INSN_CPFSFTBI_C3$/;"	e	enum:cgen_insn_type
MEP_INSN_CPXOR3_P0_P1	opcodes/mep-opc.h	/^ , MEP_INSN_CPAND3_P0_P1, MEP_INSN_CPOR3_P0_P1, MEP_INSN_CPNOR3_P0_P1, MEP_INSN_CPXOR3_P0_P1$/;"	e	enum:cgen_insn_type
MEP_INSN_DBREAK	opcodes/mep-opc.h	/^ , MEP_INSN_DIVU, MEP_INSN_DRET, MEP_INSN_DBREAK, MEP_INSN_LDZ$/;"	e	enum:cgen_insn_type
MEP_INSN_DI	opcodes/mep-opc.h	/^ , MEP_INSN_LDC_HI, MEP_INSN_LDC_LO, MEP_INSN_LDC, MEP_INSN_DI$/;"	e	enum:cgen_insn_type
MEP_INSN_DIV	opcodes/mep-opc.h	/^ , MEP_INSN_MADDU, MEP_INSN_MADDR, MEP_INSN_MADDRU, MEP_INSN_DIV$/;"	e	enum:cgen_insn_type
MEP_INSN_DIVU	opcodes/mep-opc.h	/^ , MEP_INSN_DIVU, MEP_INSN_DRET, MEP_INSN_DBREAK, MEP_INSN_LDZ$/;"	e	enum:cgen_insn_type
MEP_INSN_DRET	opcodes/mep-opc.h	/^ , MEP_INSN_DIVU, MEP_INSN_DRET, MEP_INSN_DBREAK, MEP_INSN_LDZ$/;"	e	enum:cgen_insn_type
MEP_INSN_DSP	opcodes/mep-opc.h	/^ , MEP_INSN_UCI, MEP_INSN_DSP, MEP_INSN_DSP0, MEP_INSN_DSP1$/;"	e	enum:cgen_insn_type
MEP_INSN_DSP0	opcodes/mep-opc.h	/^ , MEP_INSN_UCI, MEP_INSN_DSP, MEP_INSN_DSP0, MEP_INSN_DSP1$/;"	e	enum:cgen_insn_type
MEP_INSN_DSP1	opcodes/mep-opc.h	/^ , MEP_INSN_UCI, MEP_INSN_DSP, MEP_INSN_DSP0, MEP_INSN_DSP1$/;"	e	enum:cgen_insn_type
MEP_INSN_EI	opcodes/mep-opc.h	/^ , MEP_INSN_EI, MEP_INSN_RETI, MEP_INSN_HALT, MEP_INSN_SLEEP$/;"	e	enum:cgen_insn_type
MEP_INSN_EREPEAT	opcodes/mep-opc.h	/^ , MEP_INSN_RET, MEP_INSN_REPEAT, MEP_INSN_EREPEAT, MEP_INSN_STC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_EXTB	opcodes/mep-opc.h	/^ , MEP_INSN_EXTB, MEP_INSN_EXTH, MEP_INSN_EXTUB, MEP_INSN_EXTUH$/;"	e	enum:cgen_insn_type
MEP_INSN_EXTH	opcodes/mep-opc.h	/^ , MEP_INSN_EXTB, MEP_INSN_EXTH, MEP_INSN_EXTUB, MEP_INSN_EXTUH$/;"	e	enum:cgen_insn_type
MEP_INSN_EXTUB	opcodes/mep-opc.h	/^ , MEP_INSN_EXTB, MEP_INSN_EXTH, MEP_INSN_EXTUB, MEP_INSN_EXTUH$/;"	e	enum:cgen_insn_type
MEP_INSN_EXTUH	opcodes/mep-opc.h	/^ , MEP_INSN_EXTB, MEP_INSN_EXTH, MEP_INSN_EXTUB, MEP_INSN_EXTUH$/;"	e	enum:cgen_insn_type
MEP_INSN_FSFT	opcodes/mep-opc.h	/^ , MEP_INSN_SLL3, MEP_INSN_FSFT, MEP_INSN_BRA, MEP_INSN_BEQZ$/;"	e	enum:cgen_insn_type
MEP_INSN_HALT	opcodes/mep-opc.h	/^ , MEP_INSN_EI, MEP_INSN_RETI, MEP_INSN_HALT, MEP_INSN_SLEEP$/;"	e	enum:cgen_insn_type
MEP_INSN_INVALID	opcodes/mep-opc.h	/^  MEP_INSN_INVALID, MEP_INSN_STCB_R, MEP_INSN_LDCB_R, MEP_INSN_PREF$/;"	e	enum:cgen_insn_type
MEP_INSN_JMP	opcodes/mep-opc.h	/^ , MEP_INSN_BSR24, MEP_INSN_JMP, MEP_INSN_JMP24, MEP_INSN_JSR$/;"	e	enum:cgen_insn_type
MEP_INSN_JMP24	opcodes/mep-opc.h	/^ , MEP_INSN_BSR24, MEP_INSN_JMP, MEP_INSN_JMP24, MEP_INSN_JSR$/;"	e	enum:cgen_insn_type
MEP_INSN_JSR	opcodes/mep-opc.h	/^ , MEP_INSN_BSR24, MEP_INSN_JMP, MEP_INSN_JMP24, MEP_INSN_JSR$/;"	e	enum:cgen_insn_type
MEP_INSN_JSRV	opcodes/mep-opc.h	/^ , MEP_INSN_SYNCCP, MEP_INSN_JSRV, MEP_INSN_BSRV, MEP_INSN_SIM_SYSCALL$/;"	e	enum:cgen_insn_type
MEP_INSN_LB	opcodes/mep-opc.h	/^ , MEP_INSN_SB, MEP_INSN_SH, MEP_INSN_SW, MEP_INSN_LB$/;"	e	enum:cgen_insn_type
MEP_INSN_LB16	opcodes/mep-opc.h	/^ , MEP_INSN_SW16, MEP_INSN_LB16, MEP_INSN_LH16, MEP_INSN_LW16$/;"	e	enum:cgen_insn_type
MEP_INSN_LBCP	opcodes/mep-opc.h	/^ , MEP_INSN_SBCP, MEP_INSN_LBCP, MEP_INSN_LBUCP, MEP_INSN_SHCP$/;"	e	enum:cgen_insn_type
MEP_INSN_LBCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPA, MEP_INSN_LBCPA, MEP_INSN_SHCPA, MEP_INSN_LHCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LBCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM0, MEP_INSN_LBCPM0, MEP_INSN_SHCPM0, MEP_INSN_LHCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_LBCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM1, MEP_INSN_LBCPM1, MEP_INSN_SHCPM1, MEP_INSN_LHCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LBU	opcodes/mep-opc.h	/^ , MEP_INSN_LH, MEP_INSN_LW, MEP_INSN_LBU, MEP_INSN_LHU$/;"	e	enum:cgen_insn_type
MEP_INSN_LBU16	opcodes/mep-opc.h	/^ , MEP_INSN_LBU16, MEP_INSN_LHU16, MEP_INSN_SW24, MEP_INSN_LW24$/;"	e	enum:cgen_insn_type
MEP_INSN_LBUCP	opcodes/mep-opc.h	/^ , MEP_INSN_SBCP, MEP_INSN_LBCP, MEP_INSN_LBUCP, MEP_INSN_SHCP$/;"	e	enum:cgen_insn_type
MEP_INSN_LBUCPA	opcodes/mep-opc.h	/^ , MEP_INSN_LHCP, MEP_INSN_LHUCP, MEP_INSN_LBUCPA, MEP_INSN_LHUCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LBUCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_LBUCPM0, MEP_INSN_LHUCPM0, MEP_INSN_LBUCPM1, MEP_INSN_LHUCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LBUCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_LBUCPM0, MEP_INSN_LHUCPM0, MEP_INSN_LBUCPM1, MEP_INSN_LHUCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LBU_TP	opcodes/mep-opc.h	/^ , MEP_INSN_LBU_TP, MEP_INSN_LHU_TP, MEP_INSN_SB16, MEP_INSN_SH16$/;"	e	enum:cgen_insn_type
MEP_INSN_LB_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_TP, MEP_INSN_LB_TP, MEP_INSN_LH_TP, MEP_INSN_LW_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_LDC	opcodes/mep-opc.h	/^ , MEP_INSN_LDC_HI, MEP_INSN_LDC_LO, MEP_INSN_LDC, MEP_INSN_DI$/;"	e	enum:cgen_insn_type
MEP_INSN_LDCB	opcodes/mep-opc.h	/^ , MEP_INSN_LDCB, MEP_INSN_BSETM, MEP_INSN_BCLRM, MEP_INSN_BNOTM$/;"	e	enum:cgen_insn_type
MEP_INSN_LDCB_R	opcodes/mep-opc.h	/^  MEP_INSN_INVALID, MEP_INSN_STCB_R, MEP_INSN_LDCB_R, MEP_INSN_PREF$/;"	e	enum:cgen_insn_type
MEP_INSN_LDC_HI	opcodes/mep-opc.h	/^ , MEP_INSN_LDC_HI, MEP_INSN_LDC_LO, MEP_INSN_LDC, MEP_INSN_DI$/;"	e	enum:cgen_insn_type
MEP_INSN_LDC_LO	opcodes/mep-opc.h	/^ , MEP_INSN_LDC_HI, MEP_INSN_LDC_LO, MEP_INSN_LDC, MEP_INSN_DI$/;"	e	enum:cgen_insn_type
MEP_INSN_LDC_LP	opcodes/mep-opc.h	/^ , MEP_INSN_STC_HI, MEP_INSN_STC_LO, MEP_INSN_STC, MEP_INSN_LDC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_LDZ	opcodes/mep-opc.h	/^ , MEP_INSN_DIVU, MEP_INSN_DRET, MEP_INSN_DBREAK, MEP_INSN_LDZ$/;"	e	enum:cgen_insn_type
MEP_INSN_LH	opcodes/mep-opc.h	/^ , MEP_INSN_LH, MEP_INSN_LW, MEP_INSN_LBU, MEP_INSN_LHU$/;"	e	enum:cgen_insn_type
MEP_INSN_LH16	opcodes/mep-opc.h	/^ , MEP_INSN_SW16, MEP_INSN_LB16, MEP_INSN_LH16, MEP_INSN_LW16$/;"	e	enum:cgen_insn_type
MEP_INSN_LHCP	opcodes/mep-opc.h	/^ , MEP_INSN_LHCP, MEP_INSN_LHUCP, MEP_INSN_LBUCPA, MEP_INSN_LHUCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LHCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPA, MEP_INSN_LBCPA, MEP_INSN_SHCPA, MEP_INSN_LHCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LHCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM0, MEP_INSN_LBCPM0, MEP_INSN_SHCPM0, MEP_INSN_LHCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_LHCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM1, MEP_INSN_LBCPM1, MEP_INSN_SHCPM1, MEP_INSN_LHCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LHU	opcodes/mep-opc.h	/^ , MEP_INSN_LH, MEP_INSN_LW, MEP_INSN_LBU, MEP_INSN_LHU$/;"	e	enum:cgen_insn_type
MEP_INSN_LHU16	opcodes/mep-opc.h	/^ , MEP_INSN_LBU16, MEP_INSN_LHU16, MEP_INSN_SW24, MEP_INSN_LW24$/;"	e	enum:cgen_insn_type
MEP_INSN_LHUCP	opcodes/mep-opc.h	/^ , MEP_INSN_LHCP, MEP_INSN_LHUCP, MEP_INSN_LBUCPA, MEP_INSN_LHUCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LHUCPA	opcodes/mep-opc.h	/^ , MEP_INSN_LHCP, MEP_INSN_LHUCP, MEP_INSN_LBUCPA, MEP_INSN_LHUCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LHUCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_LBUCPM0, MEP_INSN_LHUCPM0, MEP_INSN_LBUCPM1, MEP_INSN_LHUCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LHUCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_LBUCPM0, MEP_INSN_LHUCPM0, MEP_INSN_LBUCPM1, MEP_INSN_LHUCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LHU_TP	opcodes/mep-opc.h	/^ , MEP_INSN_LBU_TP, MEP_INSN_LHU_TP, MEP_INSN_SB16, MEP_INSN_SH16$/;"	e	enum:cgen_insn_type
MEP_INSN_LH_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_TP, MEP_INSN_LB_TP, MEP_INSN_LH_TP, MEP_INSN_LW_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCP	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP, MEP_INSN_LWCP, MEP_INSN_SMCP, MEP_INSN_LMCP$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCP16	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP16, MEP_INSN_LWCP16, MEP_INSN_SMCP16, MEP_INSN_LMCP16$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPA, MEP_INSN_LWCPA, MEP_INSN_SMCPA, MEP_INSN_LMCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCPI	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPI, MEP_INSN_LWCPI, MEP_INSN_SMCPI, MEP_INSN_LMCPI$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM0, MEP_INSN_LWCPM0, MEP_INSN_SMCPM0, MEP_INSN_LMCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_LMCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM1, MEP_INSN_LWCPM1, MEP_INSN_SMCPM1, MEP_INSN_LMCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LW	opcodes/mep-opc.h	/^ , MEP_INSN_LH, MEP_INSN_LW, MEP_INSN_LBU, MEP_INSN_LHU$/;"	e	enum:cgen_insn_type
MEP_INSN_LW16	opcodes/mep-opc.h	/^ , MEP_INSN_SW16, MEP_INSN_LB16, MEP_INSN_LH16, MEP_INSN_LW16$/;"	e	enum:cgen_insn_type
MEP_INSN_LW24	opcodes/mep-opc.h	/^ , MEP_INSN_LBU16, MEP_INSN_LHU16, MEP_INSN_SW24, MEP_INSN_LW24$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCP	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP, MEP_INSN_LWCP, MEP_INSN_SMCP, MEP_INSN_LMCP$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCP16	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP16, MEP_INSN_LWCP16, MEP_INSN_SMCP16, MEP_INSN_LMCP16$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPA, MEP_INSN_LWCPA, MEP_INSN_SMCPA, MEP_INSN_LMCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCPI	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPI, MEP_INSN_LWCPI, MEP_INSN_SMCPI, MEP_INSN_LMCPI$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM0, MEP_INSN_LWCPM0, MEP_INSN_SMCPM0, MEP_INSN_LMCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_LWCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM1, MEP_INSN_LWCPM1, MEP_INSN_SMCPM1, MEP_INSN_LMCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_LW_SP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_SP, MEP_INSN_LW_SP, MEP_INSN_SB_TP, MEP_INSN_SH_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_LW_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_TP, MEP_INSN_LB_TP, MEP_INSN_LH_TP, MEP_INSN_LW_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_MADD	opcodes/mep-opc.h	/^ , MEP_INSN_MULU, MEP_INSN_MULR, MEP_INSN_MULRU, MEP_INSN_MADD$/;"	e	enum:cgen_insn_type
MEP_INSN_MADDR	opcodes/mep-opc.h	/^ , MEP_INSN_MADDU, MEP_INSN_MADDR, MEP_INSN_MADDRU, MEP_INSN_DIV$/;"	e	enum:cgen_insn_type
MEP_INSN_MADDRU	opcodes/mep-opc.h	/^ , MEP_INSN_MADDU, MEP_INSN_MADDR, MEP_INSN_MADDRU, MEP_INSN_DIV$/;"	e	enum:cgen_insn_type
MEP_INSN_MADDU	opcodes/mep-opc.h	/^ , MEP_INSN_MADDU, MEP_INSN_MADDR, MEP_INSN_MADDRU, MEP_INSN_DIV$/;"	e	enum:cgen_insn_type
MEP_INSN_MAX	opcodes/mep-opc.h	/^ , MEP_INSN_ABS, MEP_INSN_AVE, MEP_INSN_MIN, MEP_INSN_MAX$/;"	e	enum:cgen_insn_type
MEP_INSN_MAXU	opcodes/mep-opc.h	/^ , MEP_INSN_MINU, MEP_INSN_MAXU, MEP_INSN_CLIP, MEP_INSN_CLIPU$/;"	e	enum:cgen_insn_type
MEP_INSN_MIN	opcodes/mep-opc.h	/^ , MEP_INSN_ABS, MEP_INSN_AVE, MEP_INSN_MIN, MEP_INSN_MAX$/;"	e	enum:cgen_insn_type
MEP_INSN_MINU	opcodes/mep-opc.h	/^ , MEP_INSN_MINU, MEP_INSN_MAXU, MEP_INSN_CLIP, MEP_INSN_CLIPU$/;"	e	enum:cgen_insn_type
MEP_INSN_MOV	opcodes/mep-opc.h	/^ , MEP_INSN_SSARB, MEP_INSN_MOV, MEP_INSN_MOVI8, MEP_INSN_MOVI16$/;"	e	enum:cgen_insn_type
MEP_INSN_MOVH	opcodes/mep-opc.h	/^ , MEP_INSN_MOVU24, MEP_INSN_MOVU16, MEP_INSN_MOVH, MEP_INSN_ADD3$/;"	e	enum:cgen_insn_type
MEP_INSN_MOVI16	opcodes/mep-opc.h	/^ , MEP_INSN_SSARB, MEP_INSN_MOV, MEP_INSN_MOVI8, MEP_INSN_MOVI16$/;"	e	enum:cgen_insn_type
MEP_INSN_MOVI8	opcodes/mep-opc.h	/^ , MEP_INSN_SSARB, MEP_INSN_MOV, MEP_INSN_MOVI8, MEP_INSN_MOVI16$/;"	e	enum:cgen_insn_type
MEP_INSN_MOVU16	opcodes/mep-opc.h	/^ , MEP_INSN_MOVU24, MEP_INSN_MOVU16, MEP_INSN_MOVH, MEP_INSN_ADD3$/;"	e	enum:cgen_insn_type
MEP_INSN_MOVU24	opcodes/mep-opc.h	/^ , MEP_INSN_MOVU24, MEP_INSN_MOVU16, MEP_INSN_MOVH, MEP_INSN_ADD3$/;"	e	enum:cgen_insn_type
MEP_INSN_MUL	opcodes/mep-opc.h	/^ , MEP_INSN_BTSTM, MEP_INSN_TAS, MEP_INSN_CACHE, MEP_INSN_MUL$/;"	e	enum:cgen_insn_type
MEP_INSN_MULR	opcodes/mep-opc.h	/^ , MEP_INSN_MULU, MEP_INSN_MULR, MEP_INSN_MULRU, MEP_INSN_MADD$/;"	e	enum:cgen_insn_type
MEP_INSN_MULRU	opcodes/mep-opc.h	/^ , MEP_INSN_MULU, MEP_INSN_MULR, MEP_INSN_MULRU, MEP_INSN_MADD$/;"	e	enum:cgen_insn_type
MEP_INSN_MULU	opcodes/mep-opc.h	/^ , MEP_INSN_MULU, MEP_INSN_MULR, MEP_INSN_MULRU, MEP_INSN_MADD$/;"	e	enum:cgen_insn_type
MEP_INSN_NEG	opcodes/mep-opc.h	/^ , MEP_INSN_SBVCK3, MEP_INSN_NEG, MEP_INSN_SLT3, MEP_INSN_SLTU3$/;"	e	enum:cgen_insn_type
MEP_INSN_NOR	opcodes/mep-opc.h	/^ , MEP_INSN_AND, MEP_INSN_XOR, MEP_INSN_NOR, MEP_INSN_OR3$/;"	e	enum:cgen_insn_type
MEP_INSN_OR	opcodes/mep-opc.h	/^ , MEP_INSN_ADD3X, MEP_INSN_SLT3X, MEP_INSN_SLTU3X, MEP_INSN_OR$/;"	e	enum:cgen_insn_type
MEP_INSN_OR3	opcodes/mep-opc.h	/^ , MEP_INSN_AND, MEP_INSN_XOR, MEP_INSN_NOR, MEP_INSN_OR3$/;"	e	enum:cgen_insn_type
MEP_INSN_PREF	opcodes/mep-opc.h	/^  MEP_INSN_INVALID, MEP_INSN_STCB_R, MEP_INSN_LDCB_R, MEP_INSN_PREF$/;"	e	enum:cgen_insn_type
MEP_INSN_PREFD	opcodes/mep-opc.h	/^ , MEP_INSN_PREFD, MEP_INSN_CASB3, MEP_INSN_CASH3, MEP_INSN_CASW3$/;"	e	enum:cgen_insn_type
MEP_INSN_REPEAT	opcodes/mep-opc.h	/^ , MEP_INSN_RET, MEP_INSN_REPEAT, MEP_INSN_EREPEAT, MEP_INSN_STC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_RET	opcodes/mep-opc.h	/^ , MEP_INSN_RET, MEP_INSN_REPEAT, MEP_INSN_EREPEAT, MEP_INSN_STC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_RETI	opcodes/mep-opc.h	/^ , MEP_INSN_EI, MEP_INSN_RETI, MEP_INSN_HALT, MEP_INSN_SLEEP$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_0	opcodes/mep-opc.h	/^ , MEP_INSN_RI_0, MEP_INSN_RI_1, MEP_INSN_RI_2, MEP_INSN_RI_3$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_1	opcodes/mep-opc.h	/^ , MEP_INSN_RI_0, MEP_INSN_RI_1, MEP_INSN_RI_2, MEP_INSN_RI_3$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_10	opcodes/mep-opc.h	/^ , MEP_INSN_RI_8, MEP_INSN_RI_9, MEP_INSN_RI_10, MEP_INSN_RI_11$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_11	opcodes/mep-opc.h	/^ , MEP_INSN_RI_8, MEP_INSN_RI_9, MEP_INSN_RI_10, MEP_INSN_RI_11$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_12	opcodes/mep-opc.h	/^ , MEP_INSN_RI_12, MEP_INSN_RI_13, MEP_INSN_RI_14, MEP_INSN_RI_15$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_13	opcodes/mep-opc.h	/^ , MEP_INSN_RI_12, MEP_INSN_RI_13, MEP_INSN_RI_14, MEP_INSN_RI_15$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_14	opcodes/mep-opc.h	/^ , MEP_INSN_RI_12, MEP_INSN_RI_13, MEP_INSN_RI_14, MEP_INSN_RI_15$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_15	opcodes/mep-opc.h	/^ , MEP_INSN_RI_12, MEP_INSN_RI_13, MEP_INSN_RI_14, MEP_INSN_RI_15$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_17	opcodes/mep-opc.h	/^ , MEP_INSN_RI_17, MEP_INSN_RI_20, MEP_INSN_RI_21, MEP_INSN_RI_22$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_2	opcodes/mep-opc.h	/^ , MEP_INSN_RI_0, MEP_INSN_RI_1, MEP_INSN_RI_2, MEP_INSN_RI_3$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_20	opcodes/mep-opc.h	/^ , MEP_INSN_RI_17, MEP_INSN_RI_20, MEP_INSN_RI_21, MEP_INSN_RI_22$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_21	opcodes/mep-opc.h	/^ , MEP_INSN_RI_17, MEP_INSN_RI_20, MEP_INSN_RI_21, MEP_INSN_RI_22$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_22	opcodes/mep-opc.h	/^ , MEP_INSN_RI_17, MEP_INSN_RI_20, MEP_INSN_RI_21, MEP_INSN_RI_22$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_23	opcodes/mep-opc.h	/^ , MEP_INSN_RI_23, MEP_INSN_RI_26, MEP_INSN_CMOV_CRN_RM, MEP_INSN_CMOV_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_26	opcodes/mep-opc.h	/^ , MEP_INSN_RI_23, MEP_INSN_RI_26, MEP_INSN_CMOV_CRN_RM, MEP_INSN_CMOV_RN_CRM$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_3	opcodes/mep-opc.h	/^ , MEP_INSN_RI_0, MEP_INSN_RI_1, MEP_INSN_RI_2, MEP_INSN_RI_3$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_4	opcodes/mep-opc.h	/^ , MEP_INSN_RI_4, MEP_INSN_RI_5, MEP_INSN_RI_6, MEP_INSN_RI_7$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_5	opcodes/mep-opc.h	/^ , MEP_INSN_RI_4, MEP_INSN_RI_5, MEP_INSN_RI_6, MEP_INSN_RI_7$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_6	opcodes/mep-opc.h	/^ , MEP_INSN_RI_4, MEP_INSN_RI_5, MEP_INSN_RI_6, MEP_INSN_RI_7$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_7	opcodes/mep-opc.h	/^ , MEP_INSN_RI_4, MEP_INSN_RI_5, MEP_INSN_RI_6, MEP_INSN_RI_7$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_8	opcodes/mep-opc.h	/^ , MEP_INSN_RI_8, MEP_INSN_RI_9, MEP_INSN_RI_10, MEP_INSN_RI_11$/;"	e	enum:cgen_insn_type
MEP_INSN_RI_9	opcodes/mep-opc.h	/^ , MEP_INSN_RI_8, MEP_INSN_RI_9, MEP_INSN_RI_10, MEP_INSN_RI_11$/;"	e	enum:cgen_insn_type
MEP_INSN_SADD	opcodes/mep-opc.h	/^ , MEP_INSN_SADD, MEP_INSN_SSUB, MEP_INSN_SADDU, MEP_INSN_SSUBU$/;"	e	enum:cgen_insn_type
MEP_INSN_SADDU	opcodes/mep-opc.h	/^ , MEP_INSN_SADD, MEP_INSN_SSUB, MEP_INSN_SADDU, MEP_INSN_SSUBU$/;"	e	enum:cgen_insn_type
MEP_INSN_SB	opcodes/mep-opc.h	/^ , MEP_INSN_SB, MEP_INSN_SH, MEP_INSN_SW, MEP_INSN_LB$/;"	e	enum:cgen_insn_type
MEP_INSN_SB16	opcodes/mep-opc.h	/^ , MEP_INSN_LBU_TP, MEP_INSN_LHU_TP, MEP_INSN_SB16, MEP_INSN_SH16$/;"	e	enum:cgen_insn_type
MEP_INSN_SBCP	opcodes/mep-opc.h	/^ , MEP_INSN_SBCP, MEP_INSN_LBCP, MEP_INSN_LBUCP, MEP_INSN_SHCP$/;"	e	enum:cgen_insn_type
MEP_INSN_SBCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPA, MEP_INSN_LBCPA, MEP_INSN_SHCPA, MEP_INSN_LHCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_SBCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM0, MEP_INSN_LBCPM0, MEP_INSN_SHCPM0, MEP_INSN_LHCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_SBCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM1, MEP_INSN_LBCPM1, MEP_INSN_SHCPM1, MEP_INSN_LHCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_SBVCK3	opcodes/mep-opc.h	/^ , MEP_INSN_SBVCK3, MEP_INSN_NEG, MEP_INSN_SLT3, MEP_INSN_SLTU3$/;"	e	enum:cgen_insn_type
MEP_INSN_SB_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_SP, MEP_INSN_LW_SP, MEP_INSN_SB_TP, MEP_INSN_SH_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_SH	opcodes/mep-opc.h	/^ , MEP_INSN_SB, MEP_INSN_SH, MEP_INSN_SW, MEP_INSN_LB$/;"	e	enum:cgen_insn_type
MEP_INSN_SH16	opcodes/mep-opc.h	/^ , MEP_INSN_LBU_TP, MEP_INSN_LHU_TP, MEP_INSN_SB16, MEP_INSN_SH16$/;"	e	enum:cgen_insn_type
MEP_INSN_SHCP	opcodes/mep-opc.h	/^ , MEP_INSN_SBCP, MEP_INSN_LBCP, MEP_INSN_LBUCP, MEP_INSN_SHCP$/;"	e	enum:cgen_insn_type
MEP_INSN_SHCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPA, MEP_INSN_LBCPA, MEP_INSN_SHCPA, MEP_INSN_LHCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_SHCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM0, MEP_INSN_LBCPM0, MEP_INSN_SHCPM0, MEP_INSN_LHCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_SHCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SBCPM1, MEP_INSN_LBCPM1, MEP_INSN_SHCPM1, MEP_INSN_LHCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_SH_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_SP, MEP_INSN_LW_SP, MEP_INSN_SB_TP, MEP_INSN_SH_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_SIM_SYSCALL	opcodes/mep-opc.h	/^ , MEP_INSN_SYNCCP, MEP_INSN_JSRV, MEP_INSN_BSRV, MEP_INSN_SIM_SYSCALL$/;"	e	enum:cgen_insn_type
MEP_INSN_SL1AD3	opcodes/mep-opc.h	/^ , MEP_INSN_SLT3I, MEP_INSN_SLTU3I, MEP_INSN_SL1AD3, MEP_INSN_SL2AD3$/;"	e	enum:cgen_insn_type
MEP_INSN_SL2AD3	opcodes/mep-opc.h	/^ , MEP_INSN_SLT3I, MEP_INSN_SLTU3I, MEP_INSN_SL1AD3, MEP_INSN_SL2AD3$/;"	e	enum:cgen_insn_type
MEP_INSN_SLEEP	opcodes/mep-opc.h	/^ , MEP_INSN_EI, MEP_INSN_RETI, MEP_INSN_HALT, MEP_INSN_SLEEP$/;"	e	enum:cgen_insn_type
MEP_INSN_SLL	opcodes/mep-opc.h	/^ , MEP_INSN_SLL, MEP_INSN_SRAI, MEP_INSN_SRLI, MEP_INSN_SLLI$/;"	e	enum:cgen_insn_type
MEP_INSN_SLL3	opcodes/mep-opc.h	/^ , MEP_INSN_SLL3, MEP_INSN_FSFT, MEP_INSN_BRA, MEP_INSN_BEQZ$/;"	e	enum:cgen_insn_type
MEP_INSN_SLLI	opcodes/mep-opc.h	/^ , MEP_INSN_SLL, MEP_INSN_SRAI, MEP_INSN_SRLI, MEP_INSN_SLLI$/;"	e	enum:cgen_insn_type
MEP_INSN_SLT3	opcodes/mep-opc.h	/^ , MEP_INSN_SBVCK3, MEP_INSN_NEG, MEP_INSN_SLT3, MEP_INSN_SLTU3$/;"	e	enum:cgen_insn_type
MEP_INSN_SLT3I	opcodes/mep-opc.h	/^ , MEP_INSN_SLT3I, MEP_INSN_SLTU3I, MEP_INSN_SL1AD3, MEP_INSN_SL2AD3$/;"	e	enum:cgen_insn_type
MEP_INSN_SLT3X	opcodes/mep-opc.h	/^ , MEP_INSN_ADD3X, MEP_INSN_SLT3X, MEP_INSN_SLTU3X, MEP_INSN_OR$/;"	e	enum:cgen_insn_type
MEP_INSN_SLTU3	opcodes/mep-opc.h	/^ , MEP_INSN_SBVCK3, MEP_INSN_NEG, MEP_INSN_SLT3, MEP_INSN_SLTU3$/;"	e	enum:cgen_insn_type
MEP_INSN_SLTU3I	opcodes/mep-opc.h	/^ , MEP_INSN_SLT3I, MEP_INSN_SLTU3I, MEP_INSN_SL1AD3, MEP_INSN_SL2AD3$/;"	e	enum:cgen_insn_type
MEP_INSN_SLTU3X	opcodes/mep-opc.h	/^ , MEP_INSN_ADD3X, MEP_INSN_SLT3X, MEP_INSN_SLTU3X, MEP_INSN_OR$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCP	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP, MEP_INSN_LWCP, MEP_INSN_SMCP, MEP_INSN_LMCP$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCP16	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP16, MEP_INSN_LWCP16, MEP_INSN_SMCP16, MEP_INSN_LMCP16$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPA, MEP_INSN_LWCPA, MEP_INSN_SMCPA, MEP_INSN_LMCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCPI	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPI, MEP_INSN_LWCPI, MEP_INSN_SMCPI, MEP_INSN_LMCPI$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM0, MEP_INSN_LWCPM0, MEP_INSN_SMCPM0, MEP_INSN_LMCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_SMCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM1, MEP_INSN_LWCPM1, MEP_INSN_SMCPM1, MEP_INSN_LMCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_SRA	opcodes/mep-opc.h	/^ , MEP_INSN_AND3, MEP_INSN_XOR3, MEP_INSN_SRA, MEP_INSN_SRL$/;"	e	enum:cgen_insn_type
MEP_INSN_SRAI	opcodes/mep-opc.h	/^ , MEP_INSN_SLL, MEP_INSN_SRAI, MEP_INSN_SRLI, MEP_INSN_SLLI$/;"	e	enum:cgen_insn_type
MEP_INSN_SRL	opcodes/mep-opc.h	/^ , MEP_INSN_AND3, MEP_INSN_XOR3, MEP_INSN_SRA, MEP_INSN_SRL$/;"	e	enum:cgen_insn_type
MEP_INSN_SRLI	opcodes/mep-opc.h	/^ , MEP_INSN_SLL, MEP_INSN_SRAI, MEP_INSN_SRLI, MEP_INSN_SLLI$/;"	e	enum:cgen_insn_type
MEP_INSN_SSARB	opcodes/mep-opc.h	/^ , MEP_INSN_SSARB, MEP_INSN_MOV, MEP_INSN_MOVI8, MEP_INSN_MOVI16$/;"	e	enum:cgen_insn_type
MEP_INSN_SSUB	opcodes/mep-opc.h	/^ , MEP_INSN_SADD, MEP_INSN_SSUB, MEP_INSN_SADDU, MEP_INSN_SSUBU$/;"	e	enum:cgen_insn_type
MEP_INSN_SSUBU	opcodes/mep-opc.h	/^ , MEP_INSN_SADD, MEP_INSN_SSUB, MEP_INSN_SADDU, MEP_INSN_SSUBU$/;"	e	enum:cgen_insn_type
MEP_INSN_STC	opcodes/mep-opc.h	/^ , MEP_INSN_STC_HI, MEP_INSN_STC_LO, MEP_INSN_STC, MEP_INSN_LDC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_STCB	opcodes/mep-opc.h	/^ , MEP_INSN_SWI, MEP_INSN_BREAK, MEP_INSN_SYNCM, MEP_INSN_STCB$/;"	e	enum:cgen_insn_type
MEP_INSN_STCB_R	opcodes/mep-opc.h	/^  MEP_INSN_INVALID, MEP_INSN_STCB_R, MEP_INSN_LDCB_R, MEP_INSN_PREF$/;"	e	enum:cgen_insn_type
MEP_INSN_STC_HI	opcodes/mep-opc.h	/^ , MEP_INSN_STC_HI, MEP_INSN_STC_LO, MEP_INSN_STC, MEP_INSN_LDC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_STC_LO	opcodes/mep-opc.h	/^ , MEP_INSN_STC_HI, MEP_INSN_STC_LO, MEP_INSN_STC, MEP_INSN_LDC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_STC_LP	opcodes/mep-opc.h	/^ , MEP_INSN_RET, MEP_INSN_REPEAT, MEP_INSN_EREPEAT, MEP_INSN_STC_LP$/;"	e	enum:cgen_insn_type
MEP_INSN_SUB	opcodes/mep-opc.h	/^ , MEP_INSN_ADD, MEP_INSN_ADD3I, MEP_INSN_ADVCK3, MEP_INSN_SUB$/;"	e	enum:cgen_insn_type
MEP_INSN_SW	opcodes/mep-opc.h	/^ , MEP_INSN_SB, MEP_INSN_SH, MEP_INSN_SW, MEP_INSN_LB$/;"	e	enum:cgen_insn_type
MEP_INSN_SW16	opcodes/mep-opc.h	/^ , MEP_INSN_SW16, MEP_INSN_LB16, MEP_INSN_LH16, MEP_INSN_LW16$/;"	e	enum:cgen_insn_type
MEP_INSN_SW24	opcodes/mep-opc.h	/^ , MEP_INSN_LBU16, MEP_INSN_LHU16, MEP_INSN_SW24, MEP_INSN_LW24$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCP	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP, MEP_INSN_LWCP, MEP_INSN_SMCP, MEP_INSN_LMCP$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCP16	opcodes/mep-opc.h	/^ , MEP_INSN_SWCP16, MEP_INSN_LWCP16, MEP_INSN_SMCP16, MEP_INSN_LMCP16$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCPA	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPA, MEP_INSN_LWCPA, MEP_INSN_SMCPA, MEP_INSN_LMCPA$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCPI	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPI, MEP_INSN_LWCPI, MEP_INSN_SMCPI, MEP_INSN_LMCPI$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCPM0	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM0, MEP_INSN_LWCPM0, MEP_INSN_SMCPM0, MEP_INSN_LMCPM0$/;"	e	enum:cgen_insn_type
MEP_INSN_SWCPM1	opcodes/mep-opc.h	/^ , MEP_INSN_SWCPM1, MEP_INSN_LWCPM1, MEP_INSN_SMCPM1, MEP_INSN_LMCPM1$/;"	e	enum:cgen_insn_type
MEP_INSN_SWI	opcodes/mep-opc.h	/^ , MEP_INSN_SWI, MEP_INSN_BREAK, MEP_INSN_SYNCM, MEP_INSN_STCB$/;"	e	enum:cgen_insn_type
MEP_INSN_SW_SP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_SP, MEP_INSN_LW_SP, MEP_INSN_SB_TP, MEP_INSN_SH_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_SW_TP	opcodes/mep-opc.h	/^ , MEP_INSN_SW_TP, MEP_INSN_LB_TP, MEP_INSN_LH_TP, MEP_INSN_LW_TP$/;"	e	enum:cgen_insn_type
MEP_INSN_SYNCCP	opcodes/mep-opc.h	/^ , MEP_INSN_SYNCCP, MEP_INSN_JSRV, MEP_INSN_BSRV, MEP_INSN_SIM_SYSCALL$/;"	e	enum:cgen_insn_type
MEP_INSN_SYNCM	opcodes/mep-opc.h	/^ , MEP_INSN_SWI, MEP_INSN_BREAK, MEP_INSN_SYNCM, MEP_INSN_STCB$/;"	e	enum:cgen_insn_type
MEP_INSN_TAS	opcodes/mep-opc.h	/^ , MEP_INSN_BTSTM, MEP_INSN_TAS, MEP_INSN_CACHE, MEP_INSN_MUL$/;"	e	enum:cgen_insn_type
MEP_INSN_UCI	opcodes/mep-opc.h	/^ , MEP_INSN_UCI, MEP_INSN_DSP, MEP_INSN_DSP0, MEP_INSN_DSP1$/;"	e	enum:cgen_insn_type
MEP_INSN_XOR	opcodes/mep-opc.h	/^ , MEP_INSN_AND, MEP_INSN_XOR, MEP_INSN_NOR, MEP_INSN_OR3$/;"	e	enum:cgen_insn_type
MEP_INSN_XOR3	opcodes/mep-opc.h	/^ , MEP_INSN_AND3, MEP_INSN_XOR3, MEP_INSN_SRA, MEP_INSN_SRL$/;"	e	enum:cgen_insn_type
MEP_IVC2_SUPPORTED	opcodes/mep-opc.h	80;"	d
MEP_LAST_CCR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_CCR_REGNUM = MEP_FIRST_CCR_REGNUM + 63,$/;"	e	enum:__anon1723	file:
MEP_LAST_CR32_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_CR32_REGNUM = MEP_FIRST_CR32_REGNUM + 31,$/;"	e	enum:__anon1723	file:
MEP_LAST_CR64_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_CR64_REGNUM = MEP_FIRST_CR64_REGNUM + 31,$/;"	e	enum:__anon1723	file:
MEP_LAST_CSR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_CSR_REGNUM = MEP_CSR31_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_LAST_FP_CR32_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_FP_CR32_REGNUM = MEP_FIRST_FP_CR32_REGNUM + 31,$/;"	e	enum:__anon1723	file:
MEP_LAST_FP_CR64_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_FP_CR64_REGNUM = MEP_FIRST_FP_CR64_REGNUM + 31,$/;"	e	enum:__anon1723	file:
MEP_LAST_GPR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_GPR_REGNUM = MEP_R15_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_LAST_PSEUDO_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_PSEUDO_REGNUM = MEP_LAST_CCR_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_LAST_RAW_CCR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_RAW_CCR_REGNUM = MEP_FIRST_RAW_CCR_REGNUM + 63,$/;"	e	enum:__anon1723	file:
MEP_LAST_RAW_CR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_RAW_CR_REGNUM = MEP_FIRST_RAW_CR_REGNUM + 31,$/;"	e	enum:__anon1723	file:
MEP_LAST_RAW_CSR_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_RAW_CSR_REGNUM = MEP_RAW_CSR31_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_LAST_RAW_REGNUM	gdb/mep-tdep.c	/^  MEP_LAST_RAW_REGNUM = MEP_MODULE_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_LO_REGNUM	gdb/mep-tdep.c	/^  MEP_LO_REGNUM,  \/* Lower 32 bits of the result of 64 bit mult\/div *\/$/;"	e	enum:__anon1723	file:
MEP_LP_REGNUM	gdb/mep-tdep.c	/^  MEP_LP_REGNUM,                \/* Link pointer *\/$/;"	e	enum:__anon1723	file:
MEP_LP_SIZE	gdb/mep-tdep.c	638;"	d	file:
MEP_MB0_REGNUM	gdb/mep-tdep.c	/^  MEP_MB0_REGNUM,               \/* modulo begin address 0 *\/$/;"	e	enum:__anon1723	file:
MEP_MB1_REGNUM	gdb/mep-tdep.c	/^  MEP_MB1_REGNUM,               \/* modulo begin address 1 *\/$/;"	e	enum:__anon1723	file:
MEP_ME0_REGNUM	gdb/mep-tdep.c	/^  MEP_ME0_REGNUM,               \/* modulo end address 0 *\/$/;"	e	enum:__anon1723	file:
MEP_ME1_REGNUM	gdb/mep-tdep.c	/^  MEP_ME1_REGNUM,               \/* modulo end address 1 *\/$/;"	e	enum:__anon1723	file:
MEP_MODULE_REGNUM	gdb/mep-tdep.c	/^  MEP_MODULE_REGNUM,$/;"	e	enum:__anon1723	file:
MEP_NPC_REGNUM	gdb/mep-tdep.c	/^  MEP_NPC_REGNUM,               \/* Nonmaskable interrupt PC *\/$/;"	e	enum:__anon1723	file:
MEP_NUM_PSEUDO_REGS	gdb/mep-tdep.c	/^  MEP_NUM_PSEUDO_REGS = (MEP_LAST_PSEUDO_REGNUM - MEP_LAST_RAW_REGNUM),$/;"	e	enum:__anon1723	file:
MEP_NUM_RAW_REGS	gdb/mep-tdep.c	/^  MEP_NUM_RAW_REGS = MEP_LAST_RAW_REGNUM + 1,$/;"	e	enum:__anon1723	file:
MEP_NUM_REGS	gdb/mep-tdep.c	/^  MEP_NUM_REGS = MEP_NUM_RAW_REGS + MEP_NUM_PSEUDO_REGS$/;"	e	enum:__anon1723	file:
MEP_OMASK	opcodes/mep-opc.h	68;"	d
MEP_OPC_H	opcodes/mep-opc.h	27;"	d
MEP_OPERAND_ADDR24A4	opcodes/mep-desc.h	/^ , MEP_OPERAND_ADDR24A4, MEP_OPERAND_CODE24, MEP_OPERAND_CALLNUM, MEP_OPERAND_UIMM3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_C5RMUIMM20	opcodes/mep-desc.h	/^ , MEP_OPERAND_C5RMUIMM20, MEP_OPERAND_C5RNMUIMM24, MEP_OPERAND_CP_FLAG, MEP_OPERAND_IVC2_CSAR0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_C5RNMUIMM24	opcodes/mep-desc.h	/^ , MEP_OPERAND_C5RMUIMM20, MEP_OPERAND_C5RNMUIMM24, MEP_OPERAND_CP_FLAG, MEP_OPERAND_IVC2_CSAR0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CALLNUM	opcodes/mep-desc.h	/^ , MEP_OPERAND_ADDR24A4, MEP_OPERAND_CODE24, MEP_OPERAND_CALLNUM, MEP_OPERAND_UIMM3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CCCC	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRNX, MEP_OPERAND_CCRN, MEP_OPERAND_CCCC, MEP_OPERAND_PCREL8A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CCRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRNX, MEP_OPERAND_CCRN, MEP_OPERAND_CCCC, MEP_OPERAND_PCREL8A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CDISP10	opcodes/mep-desc.h	/^ , MEP_OPERAND_CIMM5, MEP_OPERAND_CDISP10, MEP_OPERAND_CDISP10A2, MEP_OPERAND_CDISP10A4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CDISP10A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_CIMM5, MEP_OPERAND_CDISP10, MEP_OPERAND_CDISP10A2, MEP_OPERAND_CDISP10A4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CDISP10A4	opcodes/mep-desc.h	/^ , MEP_OPERAND_CIMM5, MEP_OPERAND_CDISP10, MEP_OPERAND_CDISP10A2, MEP_OPERAND_CDISP10A4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CDISP10A8	opcodes/mep-desc.h	/^ , MEP_OPERAND_CDISP10A8, MEP_OPERAND_ZERO, MEP_OPERAND_RL5, MEP_OPERAND_CDISP12$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CDISP12	opcodes/mep-desc.h	/^ , MEP_OPERAND_CDISP10A8, MEP_OPERAND_ZERO, MEP_OPERAND_RL5, MEP_OPERAND_CDISP12$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CIMM4	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP7A4, MEP_OPERAND_UIMM7A4, MEP_OPERAND_UIMM24, MEP_OPERAND_CIMM4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CIMM5	opcodes/mep-desc.h	/^ , MEP_OPERAND_CIMM5, MEP_OPERAND_CDISP10, MEP_OPERAND_CDISP10A2, MEP_OPERAND_CDISP10A4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CODE16	opcodes/mep-desc.h	/^ , MEP_OPERAND_SDISP16, MEP_OPERAND_SIMM16, MEP_OPERAND_UIMM16, MEP_OPERAND_CODE16$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CODE24	opcodes/mep-desc.h	/^ , MEP_OPERAND_ADDR24A4, MEP_OPERAND_CODE24, MEP_OPERAND_CALLNUM, MEP_OPERAND_UIMM3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CP_FLAG	opcodes/mep-desc.h	/^ , MEP_OPERAND_C5RMUIMM20, MEP_OPERAND_C5RNMUIMM24, MEP_OPERAND_CP_FLAG, MEP_OPERAND_IVC2_CSAR0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_CSRN_IDX, MEP_OPERAND_CRN64, MEP_OPERAND_CRN, MEP_OPERAND_CRNX64$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRN64	opcodes/mep-desc.h	/^ , MEP_OPERAND_CSRN_IDX, MEP_OPERAND_CRN64, MEP_OPERAND_CRN, MEP_OPERAND_CRNX64$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRNX	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRNX, MEP_OPERAND_CCRN, MEP_OPERAND_CCCC, MEP_OPERAND_PCREL8A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRNX64	opcodes/mep-desc.h	/^ , MEP_OPERAND_CSRN_IDX, MEP_OPERAND_CRN64, MEP_OPERAND_CRN, MEP_OPERAND_CRNX64$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CROC	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_6, MEP_OPERAND_IVC2_ACC1_7, MEP_OPERAND_CROC, MEP_OPERAND_CRQC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CROP	opcodes/mep-desc.h	/^ , MEP_OPERAND_CROP, MEP_OPERAND_CRQP, MEP_OPERAND_CRPP, MEP_OPERAND_IVC_X_0_2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRPC	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRPC, MEP_OPERAND_IVC_X_6_1, MEP_OPERAND_IVC_X_6_2, MEP_OPERAND_IVC_X_6_3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRPP	opcodes/mep-desc.h	/^ , MEP_OPERAND_CROP, MEP_OPERAND_CRQP, MEP_OPERAND_CRPP, MEP_OPERAND_IVC_X_0_2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRQC	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_6, MEP_OPERAND_IVC2_ACC1_7, MEP_OPERAND_CROC, MEP_OPERAND_CRQC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CRQP	opcodes/mep-desc.h	/^ , MEP_OPERAND_CROP, MEP_OPERAND_CRQP, MEP_OPERAND_CRPP, MEP_OPERAND_IVC_X_0_2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CSRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_SP, MEP_OPERAND_TPR, MEP_OPERAND_SPR, MEP_OPERAND_CSRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_CSRN_IDX	opcodes/mep-desc.h	/^ , MEP_OPERAND_CSRN_IDX, MEP_OPERAND_CRN64, MEP_OPERAND_CRN, MEP_OPERAND_CRNX64$/;"	e	enum:cgen_operand_type
MEP_OPERAND_DBG	opcodes/mep-desc.h	/^ , MEP_OPERAND_EPC, MEP_OPERAND_EXC, MEP_OPERAND_NPC, MEP_OPERAND_DBG$/;"	e	enum:cgen_operand_type
MEP_OPERAND_DEPC	opcodes/mep-desc.h	/^ , MEP_OPERAND_DEPC, MEP_OPERAND_OPT, MEP_OPERAND_R1, MEP_OPERAND_TP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_EPC	opcodes/mep-desc.h	/^ , MEP_OPERAND_EPC, MEP_OPERAND_EXC, MEP_OPERAND_NPC, MEP_OPERAND_DBG$/;"	e	enum:cgen_operand_type
MEP_OPERAND_EXC	opcodes/mep-desc.h	/^ , MEP_OPERAND_EPC, MEP_OPERAND_EXC, MEP_OPERAND_NPC, MEP_OPERAND_DBG$/;"	e	enum:cgen_operand_type
MEP_OPERAND_HI	opcodes/mep-desc.h	/^ , MEP_OPERAND_SAR, MEP_OPERAND_HI, MEP_OPERAND_LO, MEP_OPERAND_MB0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM16P0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC_X_0_3, MEP_OPERAND_IVC_X_0_4, MEP_OPERAND_IVC_X_0_5, MEP_OPERAND_IMM16P0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM3P12	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P12, MEP_OPERAND_IMM4P4, MEP_OPERAND_IMM4P10, MEP_OPERAND_IMM5P8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM3P25	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM5P3, MEP_OPERAND_IMM6P2, MEP_OPERAND_IMM5P23, MEP_OPERAND_IMM3P25$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM3P4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P4, MEP_OPERAND_IMM3P9, MEP_OPERAND_IMM4P8, MEP_OPERAND_IMM5P7$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM3P5	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM6P6, MEP_OPERAND_IMM8P4, MEP_OPERAND_SIMM8P4, MEP_OPERAND_IMM3P5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM3P9	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P4, MEP_OPERAND_IMM3P9, MEP_OPERAND_IMM4P8, MEP_OPERAND_IMM5P7$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM4P10	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P12, MEP_OPERAND_IMM4P4, MEP_OPERAND_IMM4P10, MEP_OPERAND_IMM5P8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM4P4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P12, MEP_OPERAND_IMM4P4, MEP_OPERAND_IMM4P10, MEP_OPERAND_IMM5P8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM4P8	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P4, MEP_OPERAND_IMM3P9, MEP_OPERAND_IMM4P8, MEP_OPERAND_IMM5P7$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM5P23	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM5P3, MEP_OPERAND_IMM6P2, MEP_OPERAND_IMM5P23, MEP_OPERAND_IMM3P25$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM5P3	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM5P3, MEP_OPERAND_IMM6P2, MEP_OPERAND_IMM5P23, MEP_OPERAND_IMM3P25$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM5P7	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P4, MEP_OPERAND_IMM3P9, MEP_OPERAND_IMM4P8, MEP_OPERAND_IMM5P7$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM5P8	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM3P12, MEP_OPERAND_IMM4P4, MEP_OPERAND_IMM4P10, MEP_OPERAND_IMM5P8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM6P2	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM5P3, MEP_OPERAND_IMM6P2, MEP_OPERAND_IMM5P23, MEP_OPERAND_IMM3P25$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM6P6	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM6P6, MEP_OPERAND_IMM8P4, MEP_OPERAND_SIMM8P4, MEP_OPERAND_IMM3P5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM8P0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM8P0, MEP_OPERAND_SIMM8P0, MEP_OPERAND_SIMM8P20, MEP_OPERAND_IMM8P20$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM8P20	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM8P0, MEP_OPERAND_SIMM8P0, MEP_OPERAND_SIMM8P20, MEP_OPERAND_IMM8P20$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IMM8P4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM6P6, MEP_OPERAND_IMM8P4, MEP_OPERAND_SIMM8P4, MEP_OPERAND_IMM3P5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2C3CCRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2C3CCRN, MEP_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2CCRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_SIMM16P0, MEP_OPERAND_IVC2RM, MEP_OPERAND_IVC2CRN, MEP_OPERAND_IVC2CCRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2CRN	opcodes/mep-desc.h	/^ , MEP_OPERAND_SIMM16P0, MEP_OPERAND_IVC2RM, MEP_OPERAND_IVC2CRN, MEP_OPERAND_IVC2CCRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2RM	opcodes/mep-desc.h	/^ , MEP_OPERAND_SIMM16P0, MEP_OPERAND_IVC2RM, MEP_OPERAND_IVC2CRN, MEP_OPERAND_IVC2CCRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_COFA1, MEP_OPERAND_IVC2_CSAR1, MEP_OPERAND_IVC2_ACC0_0, MEP_OPERAND_IVC2_ACC0_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_1	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_COFA1, MEP_OPERAND_IVC2_CSAR1, MEP_OPERAND_IVC2_ACC0_0, MEP_OPERAND_IVC2_ACC0_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_2	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_2, MEP_OPERAND_IVC2_ACC0_3, MEP_OPERAND_IVC2_ACC0_4, MEP_OPERAND_IVC2_ACC0_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_3	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_2, MEP_OPERAND_IVC2_ACC0_3, MEP_OPERAND_IVC2_ACC0_4, MEP_OPERAND_IVC2_ACC0_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_2, MEP_OPERAND_IVC2_ACC0_3, MEP_OPERAND_IVC2_ACC0_4, MEP_OPERAND_IVC2_ACC0_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_5	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_2, MEP_OPERAND_IVC2_ACC0_3, MEP_OPERAND_IVC2_ACC0_4, MEP_OPERAND_IVC2_ACC0_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_6	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_6, MEP_OPERAND_IVC2_ACC0_7, MEP_OPERAND_IVC2_ACC1_0, MEP_OPERAND_IVC2_ACC1_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC0_7	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_6, MEP_OPERAND_IVC2_ACC0_7, MEP_OPERAND_IVC2_ACC1_0, MEP_OPERAND_IVC2_ACC1_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_6, MEP_OPERAND_IVC2_ACC0_7, MEP_OPERAND_IVC2_ACC1_0, MEP_OPERAND_IVC2_ACC1_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_1	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC0_6, MEP_OPERAND_IVC2_ACC0_7, MEP_OPERAND_IVC2_ACC1_0, MEP_OPERAND_IVC2_ACC1_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_2	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_2, MEP_OPERAND_IVC2_ACC1_3, MEP_OPERAND_IVC2_ACC1_4, MEP_OPERAND_IVC2_ACC1_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_3	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_2, MEP_OPERAND_IVC2_ACC1_3, MEP_OPERAND_IVC2_ACC1_4, MEP_OPERAND_IVC2_ACC1_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_2, MEP_OPERAND_IVC2_ACC1_3, MEP_OPERAND_IVC2_ACC1_4, MEP_OPERAND_IVC2_ACC1_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_5	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_2, MEP_OPERAND_IVC2_ACC1_3, MEP_OPERAND_IVC2_ACC1_4, MEP_OPERAND_IVC2_ACC1_5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_6	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_6, MEP_OPERAND_IVC2_ACC1_7, MEP_OPERAND_CROC, MEP_OPERAND_CRQC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_ACC1_7	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_ACC1_6, MEP_OPERAND_IVC2_ACC1_7, MEP_OPERAND_CROC, MEP_OPERAND_CRQC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_CC	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_CC, MEP_OPERAND_IVC2_COFR0, MEP_OPERAND_IVC2_COFR1, MEP_OPERAND_IVC2_COFA0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_COFA0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_CC, MEP_OPERAND_IVC2_COFR0, MEP_OPERAND_IVC2_COFR1, MEP_OPERAND_IVC2_COFA0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_COFA1	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_COFA1, MEP_OPERAND_IVC2_CSAR1, MEP_OPERAND_IVC2_ACC0_0, MEP_OPERAND_IVC2_ACC0_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_COFR0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_CC, MEP_OPERAND_IVC2_COFR0, MEP_OPERAND_IVC2_COFR1, MEP_OPERAND_IVC2_COFA0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_COFR1	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_CC, MEP_OPERAND_IVC2_COFR0, MEP_OPERAND_IVC2_COFR1, MEP_OPERAND_IVC2_COFA0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_CSAR0	opcodes/mep-desc.h	/^ , MEP_OPERAND_C5RMUIMM20, MEP_OPERAND_C5RNMUIMM24, MEP_OPERAND_CP_FLAG, MEP_OPERAND_IVC2_CSAR0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC2_CSAR1	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2_COFA1, MEP_OPERAND_IVC2_CSAR1, MEP_OPERAND_IVC2_ACC0_0, MEP_OPERAND_IVC2_ACC0_1$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_0_2	opcodes/mep-desc.h	/^ , MEP_OPERAND_CROP, MEP_OPERAND_CRQP, MEP_OPERAND_CRPP, MEP_OPERAND_IVC_X_0_2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_0_3	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC_X_0_3, MEP_OPERAND_IVC_X_0_4, MEP_OPERAND_IVC_X_0_5, MEP_OPERAND_IMM16P0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_0_4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC_X_0_3, MEP_OPERAND_IVC_X_0_4, MEP_OPERAND_IVC_X_0_5, MEP_OPERAND_IMM16P0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_0_5	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC_X_0_3, MEP_OPERAND_IVC_X_0_4, MEP_OPERAND_IVC_X_0_5, MEP_OPERAND_IMM16P0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_6_1	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRPC, MEP_OPERAND_IVC_X_6_1, MEP_OPERAND_IVC_X_6_2, MEP_OPERAND_IVC_X_6_3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_6_2	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRPC, MEP_OPERAND_IVC_X_6_1, MEP_OPERAND_IVC_X_6_2, MEP_OPERAND_IVC_X_6_3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_IVC_X_6_3	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRPC, MEP_OPERAND_IVC_X_6_1, MEP_OPERAND_IVC_X_6_2, MEP_OPERAND_IVC_X_6_3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_LO	opcodes/mep-desc.h	/^ , MEP_OPERAND_SAR, MEP_OPERAND_HI, MEP_OPERAND_LO, MEP_OPERAND_MB0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_LP	opcodes/mep-desc.h	/^ , MEP_OPERAND_RN3US, MEP_OPERAND_RN3L, MEP_OPERAND_RN3UL, MEP_OPERAND_LP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_MAX	opcodes/mep-desc.h	/^ , MEP_OPERAND_IVC2C3CCRN, MEP_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MEP_OPERAND_MB0	opcodes/mep-desc.h	/^ , MEP_OPERAND_SAR, MEP_OPERAND_HI, MEP_OPERAND_LO, MEP_OPERAND_MB0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_MB1	opcodes/mep-desc.h	/^ , MEP_OPERAND_ME0, MEP_OPERAND_MB1, MEP_OPERAND_ME1, MEP_OPERAND_PSW$/;"	e	enum:cgen_operand_type
MEP_OPERAND_ME0	opcodes/mep-desc.h	/^ , MEP_OPERAND_ME0, MEP_OPERAND_MB1, MEP_OPERAND_ME1, MEP_OPERAND_PSW$/;"	e	enum:cgen_operand_type
MEP_OPERAND_ME1	opcodes/mep-desc.h	/^ , MEP_OPERAND_ME0, MEP_OPERAND_MB1, MEP_OPERAND_ME1, MEP_OPERAND_PSW$/;"	e	enum:cgen_operand_type
MEP_OPERAND_NPC	opcodes/mep-desc.h	/^ , MEP_OPERAND_EPC, MEP_OPERAND_EXC, MEP_OPERAND_NPC, MEP_OPERAND_DBG$/;"	e	enum:cgen_operand_type
MEP_OPERAND_OPT	opcodes/mep-desc.h	/^ , MEP_OPERAND_DEPC, MEP_OPERAND_OPT, MEP_OPERAND_R1, MEP_OPERAND_TP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PC	opcodes/mep-desc.h	/^  MEP_OPERAND_PC, MEP_OPERAND_R0, MEP_OPERAND_RN, MEP_OPERAND_RM$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PCABS24A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_PCREL12A2, MEP_OPERAND_PCREL17A2, MEP_OPERAND_PCREL24A2, MEP_OPERAND_PCABS24A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PCREL12A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_PCREL12A2, MEP_OPERAND_PCREL17A2, MEP_OPERAND_PCREL24A2, MEP_OPERAND_PCABS24A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PCREL17A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_PCREL12A2, MEP_OPERAND_PCREL17A2, MEP_OPERAND_PCREL24A2, MEP_OPERAND_PCABS24A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PCREL24A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_PCREL12A2, MEP_OPERAND_PCREL17A2, MEP_OPERAND_PCREL24A2, MEP_OPERAND_PCABS24A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PCREL8A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_CRNX, MEP_OPERAND_CCRN, MEP_OPERAND_CCCC, MEP_OPERAND_PCREL8A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_PSW	opcodes/mep-desc.h	/^ , MEP_OPERAND_ME0, MEP_OPERAND_MB1, MEP_OPERAND_ME1, MEP_OPERAND_PSW$/;"	e	enum:cgen_operand_type
MEP_OPERAND_R0	opcodes/mep-desc.h	/^  MEP_OPERAND_PC, MEP_OPERAND_R0, MEP_OPERAND_RN, MEP_OPERAND_RM$/;"	e	enum:cgen_operand_type
MEP_OPERAND_R1	opcodes/mep-desc.h	/^ , MEP_OPERAND_DEPC, MEP_OPERAND_OPT, MEP_OPERAND_R1, MEP_OPERAND_TP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RL	opcodes/mep-desc.h	/^ , MEP_OPERAND_RL, MEP_OPERAND_RN3, MEP_OPERAND_RMA, MEP_OPERAND_RNC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RL5	opcodes/mep-desc.h	/^ , MEP_OPERAND_CDISP10A8, MEP_OPERAND_ZERO, MEP_OPERAND_RL5, MEP_OPERAND_CDISP12$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RM	opcodes/mep-desc.h	/^  MEP_OPERAND_PC, MEP_OPERAND_R0, MEP_OPERAND_RN, MEP_OPERAND_RM$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RMA	opcodes/mep-desc.h	/^ , MEP_OPERAND_RL, MEP_OPERAND_RN3, MEP_OPERAND_RMA, MEP_OPERAND_RNC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN	opcodes/mep-desc.h	/^  MEP_OPERAND_PC, MEP_OPERAND_R0, MEP_OPERAND_RN, MEP_OPERAND_RM$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3	opcodes/mep-desc.h	/^ , MEP_OPERAND_RL, MEP_OPERAND_RN3, MEP_OPERAND_RMA, MEP_OPERAND_RNC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3C	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUL, MEP_OPERAND_RN3C, MEP_OPERAND_RN3UC, MEP_OPERAND_RN3S$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3L	opcodes/mep-desc.h	/^ , MEP_OPERAND_RN3US, MEP_OPERAND_RN3L, MEP_OPERAND_RN3UL, MEP_OPERAND_LP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3S	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUL, MEP_OPERAND_RN3C, MEP_OPERAND_RN3UC, MEP_OPERAND_RN3S$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3UC	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUL, MEP_OPERAND_RN3C, MEP_OPERAND_RN3UC, MEP_OPERAND_RN3S$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3UL	opcodes/mep-desc.h	/^ , MEP_OPERAND_RN3US, MEP_OPERAND_RN3L, MEP_OPERAND_RN3UL, MEP_OPERAND_LP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RN3US	opcodes/mep-desc.h	/^ , MEP_OPERAND_RN3US, MEP_OPERAND_RN3L, MEP_OPERAND_RN3UL, MEP_OPERAND_LP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNC	opcodes/mep-desc.h	/^ , MEP_OPERAND_RL, MEP_OPERAND_RN3, MEP_OPERAND_RMA, MEP_OPERAND_RNC$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNL	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUC, MEP_OPERAND_RNS, MEP_OPERAND_RNUS, MEP_OPERAND_RNL$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNS	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUC, MEP_OPERAND_RNS, MEP_OPERAND_RNUS, MEP_OPERAND_RNL$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNUC	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUC, MEP_OPERAND_RNS, MEP_OPERAND_RNUS, MEP_OPERAND_RNL$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNUL	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUL, MEP_OPERAND_RN3C, MEP_OPERAND_RN3UC, MEP_OPERAND_RN3S$/;"	e	enum:cgen_operand_type
MEP_OPERAND_RNUS	opcodes/mep-desc.h	/^ , MEP_OPERAND_RNUC, MEP_OPERAND_RNS, MEP_OPERAND_RNUS, MEP_OPERAND_RNL$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SAR	opcodes/mep-desc.h	/^ , MEP_OPERAND_SAR, MEP_OPERAND_HI, MEP_OPERAND_LO, MEP_OPERAND_MB0$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SDISP16	opcodes/mep-desc.h	/^ , MEP_OPERAND_SDISP16, MEP_OPERAND_SIMM16, MEP_OPERAND_UIMM16, MEP_OPERAND_CODE16$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM16	opcodes/mep-desc.h	/^ , MEP_OPERAND_SDISP16, MEP_OPERAND_SIMM16, MEP_OPERAND_UIMM16, MEP_OPERAND_CODE16$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM16P0	opcodes/mep-desc.h	/^ , MEP_OPERAND_SIMM16P0, MEP_OPERAND_IVC2RM, MEP_OPERAND_IVC2CRN, MEP_OPERAND_IVC2CCRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM6	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP2, MEP_OPERAND_UIMM2, MEP_OPERAND_SIMM6, MEP_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM8	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP2, MEP_OPERAND_UIMM2, MEP_OPERAND_SIMM6, MEP_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM8P0	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM8P0, MEP_OPERAND_SIMM8P0, MEP_OPERAND_SIMM8P20, MEP_OPERAND_IMM8P20$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM8P20	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM8P0, MEP_OPERAND_SIMM8P0, MEP_OPERAND_SIMM8P20, MEP_OPERAND_IMM8P20$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SIMM8P4	opcodes/mep-desc.h	/^ , MEP_OPERAND_IMM6P6, MEP_OPERAND_IMM8P4, MEP_OPERAND_SIMM8P4, MEP_OPERAND_IMM3P5$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SP	opcodes/mep-desc.h	/^ , MEP_OPERAND_SP, MEP_OPERAND_TPR, MEP_OPERAND_SPR, MEP_OPERAND_CSRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_SPR	opcodes/mep-desc.h	/^ , MEP_OPERAND_SP, MEP_OPERAND_TPR, MEP_OPERAND_SPR, MEP_OPERAND_CSRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_TP	opcodes/mep-desc.h	/^ , MEP_OPERAND_DEPC, MEP_OPERAND_OPT, MEP_OPERAND_R1, MEP_OPERAND_TP$/;"	e	enum:cgen_operand_type
MEP_OPERAND_TPR	opcodes/mep-desc.h	/^ , MEP_OPERAND_SP, MEP_OPERAND_TPR, MEP_OPERAND_SPR, MEP_OPERAND_CSRN$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UDISP2	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP2, MEP_OPERAND_UIMM2, MEP_OPERAND_SIMM6, MEP_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UDISP7	opcodes/mep-desc.h	/^ , MEP_OPERAND_UIMM4, MEP_OPERAND_UIMM5, MEP_OPERAND_UDISP7, MEP_OPERAND_UDISP7A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UDISP7A2	opcodes/mep-desc.h	/^ , MEP_OPERAND_UIMM4, MEP_OPERAND_UIMM5, MEP_OPERAND_UDISP7, MEP_OPERAND_UDISP7A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UDISP7A4	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP7A4, MEP_OPERAND_UIMM7A4, MEP_OPERAND_UIMM24, MEP_OPERAND_CIMM4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM16	opcodes/mep-desc.h	/^ , MEP_OPERAND_SDISP16, MEP_OPERAND_SIMM16, MEP_OPERAND_UIMM16, MEP_OPERAND_CODE16$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM2	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP2, MEP_OPERAND_UIMM2, MEP_OPERAND_SIMM6, MEP_OPERAND_SIMM8$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM24	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP7A4, MEP_OPERAND_UIMM7A4, MEP_OPERAND_UIMM24, MEP_OPERAND_CIMM4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM3	opcodes/mep-desc.h	/^ , MEP_OPERAND_ADDR24A4, MEP_OPERAND_CODE24, MEP_OPERAND_CALLNUM, MEP_OPERAND_UIMM3$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM4	opcodes/mep-desc.h	/^ , MEP_OPERAND_UIMM4, MEP_OPERAND_UIMM5, MEP_OPERAND_UDISP7, MEP_OPERAND_UDISP7A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM5	opcodes/mep-desc.h	/^ , MEP_OPERAND_UIMM4, MEP_OPERAND_UIMM5, MEP_OPERAND_UDISP7, MEP_OPERAND_UDISP7A2$/;"	e	enum:cgen_operand_type
MEP_OPERAND_UIMM7A4	opcodes/mep-desc.h	/^ , MEP_OPERAND_UDISP7A4, MEP_OPERAND_UIMM7A4, MEP_OPERAND_UIMM24, MEP_OPERAND_CIMM4$/;"	e	enum:cgen_operand_type
MEP_OPERAND_ZERO	opcodes/mep-desc.h	/^ , MEP_OPERAND_CDISP10A8, MEP_OPERAND_ZERO, MEP_OPERAND_RL5, MEP_OPERAND_CDISP12$/;"	e	enum:cgen_operand_type
MEP_OPT_ABS	gdb/mep-tdep.c	/^  MEP_OPT_ABS = 1 << 18,        \/* absolute difference instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_AVE	gdb/mep-tdep.c	/^  MEP_OPT_AVE = 1 << 19,        \/* average instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_BIT	gdb/mep-tdep.c	/^  MEP_OPT_BIT = 1 << 23,        \/* bit manipulation instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_CLP	gdb/mep-tdep.c	/^  MEP_OPT_CLP = 1 << 21,        \/* clip instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_COP	gdb/mep-tdep.c	/^  MEP_OPT_COP = 1 << 4,         \/* coprocessor option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_DBG	gdb/mep-tdep.c	/^  MEP_OPT_DBG = 1 << 0,         \/* DBG function option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_DIV	gdb/mep-tdep.c	/^  MEP_OPT_DIV = 1 << 25,        \/* 32-bit divide instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_DSP	gdb/mep-tdep.c	/^  MEP_OPT_DSP = 1 << 2,         \/* DSP option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_LDZ	gdb/mep-tdep.c	/^  MEP_OPT_LDZ = 1 << 16,        \/* leading zero instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_MIN	gdb/mep-tdep.c	/^  MEP_OPT_MIN = 1 << 20,        \/* min\/max instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_MUL	gdb/mep-tdep.c	/^  MEP_OPT_MUL = 1 << 24,        \/* 32-bit multiply instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_REGNUM	gdb/mep-tdep.c	/^  MEP_OPT_REGNUM,               \/* options *\/$/;"	e	enum:__anon1723	file:
MEP_OPT_SAT	gdb/mep-tdep.c	/^  MEP_OPT_SAT = 1 << 22,        \/* saturation instruction option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_UCI	gdb/mep-tdep.c	/^  MEP_OPT_UCI = 1 << 1,         \/* UCI option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_VL32	gdb/mep-tdep.c	/^  MEP_OPT_VL32 = 1 << 5,        \/* 32-bit VLIW operation mode option *\/$/;"	e	enum:__anon1722	file:
MEP_OPT_VL64	gdb/mep-tdep.c	/^  MEP_OPT_VL64 = 1 << 6,        \/* 64-bit VLIW operation mode option *\/$/;"	e	enum:__anon1722	file:
MEP_PC_REGNUM	gdb/mep-tdep.c	/^  MEP_PC_REGNUM = MEP_FIRST_CSR_REGNUM, \/* Program counter *\/$/;"	e	enum:__anon1723	file:
MEP_PSW_REGNUM	gdb/mep-tdep.c	/^  MEP_PSW_REGNUM,               \/* program status word *\/$/;"	e	enum:__anon1723	file:
MEP_PSW_SIZE	gdb/mep-tdep.c	637;"	d	file:
MEP_R0_REGNUM	gdb/mep-tdep.c	/^  MEP_R0_REGNUM = 0,$/;"	e	enum:__anon1723	file:
MEP_R10_REGNUM	gdb/mep-tdep.c	/^  MEP_R10_REGNUM = 10,$/;"	e	enum:__anon1723	file:
MEP_R11_REGNUM	gdb/mep-tdep.c	/^  MEP_R11_REGNUM = 11,$/;"	e	enum:__anon1723	file:
MEP_R12_REGNUM	gdb/mep-tdep.c	/^  MEP_R12_REGNUM = 12,$/;"	e	enum:__anon1723	file:
MEP_R13_REGNUM	gdb/mep-tdep.c	/^  MEP_R13_REGNUM = 13,$/;"	e	enum:__anon1723	file:
MEP_R14_REGNUM	gdb/mep-tdep.c	/^  MEP_R14_REGNUM = 14,$/;"	e	enum:__anon1723	file:
MEP_R15_REGNUM	gdb/mep-tdep.c	/^  MEP_R15_REGNUM = 15,$/;"	e	enum:__anon1723	file:
MEP_R1_REGNUM	gdb/mep-tdep.c	/^  MEP_R1_REGNUM = 1,$/;"	e	enum:__anon1723	file:
MEP_R2_REGNUM	gdb/mep-tdep.c	/^  MEP_R2_REGNUM = 2,$/;"	e	enum:__anon1723	file:
MEP_R3_REGNUM	gdb/mep-tdep.c	/^  MEP_R3_REGNUM = 3,$/;"	e	enum:__anon1723	file:
MEP_R4_REGNUM	gdb/mep-tdep.c	/^  MEP_R4_REGNUM = 4,$/;"	e	enum:__anon1723	file:
MEP_R5_REGNUM	gdb/mep-tdep.c	/^  MEP_R5_REGNUM = 5,$/;"	e	enum:__anon1723	file:
MEP_R6_REGNUM	gdb/mep-tdep.c	/^  MEP_R6_REGNUM = 6,$/;"	e	enum:__anon1723	file:
MEP_R7_REGNUM	gdb/mep-tdep.c	/^  MEP_R7_REGNUM = 7,$/;"	e	enum:__anon1723	file:
MEP_R8_REGNUM	gdb/mep-tdep.c	/^  MEP_R8_REGNUM = 8,$/;"	e	enum:__anon1723	file:
MEP_R9_REGNUM	gdb/mep-tdep.c	/^  MEP_R9_REGNUM = 9,$/;"	e	enum:__anon1723	file:
MEP_RAW_CCFG_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CCFG_REGNUM  = 44,    \/* Raw cache config *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CFG_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CFG_REGNUM   = 37,    \/* Raw processor configuration*\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR10_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR10_REGNUM = 26,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR11_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR11_REGNUM = 27,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR22_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR22_REGNUM = 38,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR29_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR29_REGNUM = 45,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR30_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR30_REGNUM = 46,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR31_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR31_REGNUM = 47,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR3_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR3_REGNUM  = 19,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_CSR9_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_CSR9_REGNUM  = 25,    \/* csr3: reserved *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_DBG_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_DBG_REGNUM   = 40,    \/* Raw debug *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_DEPC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_DEPC_REGNUM  = 41,    \/* Debug exception PC *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_EPC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_EPC_REGNUM   = 35,    \/* Exception program counter *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_EXC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_EXC_REGNUM   = 36,    \/* Raw exception cause *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_HI_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_HI_REGNUM    = 23, \/* Upper 32 bits of result of 64 bit mult\/div *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_ID_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_ID_REGNUM    = 33,    \/* Raw processor ID\/revision *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_LO_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_LO_REGNUM    = 24, \/* Lower 32 bits of result of 64 bit mult\/div *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_LP_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_LP_REGNUM    = 17,    \/* Link pointer *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_MB0_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_MB0_REGNUM   = 28,    \/* Raw modulo begin address 0 *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_MB1_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_MB1_REGNUM   = 30,    \/* Raw modulo begin address 1 *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_ME0_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_ME0_REGNUM   = 29,    \/* Raw modulo end address 0 *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_ME1_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_ME1_REGNUM   = 31,    \/* Raw modulo end address 1 *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_NPC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_NPC_REGNUM   = 39,    \/* Nonmaskable interrupt PC *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_OPT_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_OPT_REGNUM   = 42,    \/* Raw options *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_PC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_PC_REGNUM    = 16,    \/* Program counter *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_PSW_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_PSW_REGNUM   = 32,    \/* Raw program status word *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_RCFG_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_RCFG_REGNUM  = 43,    \/* Raw local ram config *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_RPB_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_RPB_REGNUM   = 20,    \/* Raw repeat begin address *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_RPC_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_RPC_REGNUM   = 22,    \/* Repeat count *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_RPE_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_RPE_REGNUM   = 21,    \/* Repeat end address *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_SAR_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_SAR_REGNUM   = 18,    \/* Raw shift amount *\/$/;"	e	enum:__anon1723	file:
MEP_RAW_TMP_REGNUM	gdb/mep-tdep.c	/^  MEP_RAW_TMP_REGNUM   = 34,    \/* Temporary *\/$/;"	e	enum:__anon1723	file:
MEP_RCFG_REGNUM	gdb/mep-tdep.c	/^  MEP_RCFG_REGNUM,              \/* local ram config *\/$/;"	e	enum:__anon1723	file:
MEP_RPB_REGNUM	gdb/mep-tdep.c	/^  MEP_RPB_REGNUM,               \/* repeat begin address *\/$/;"	e	enum:__anon1723	file:
MEP_RPC_REGNUM	gdb/mep-tdep.c	/^  MEP_RPC_REGNUM,               \/* Repeat count *\/$/;"	e	enum:__anon1723	file:
MEP_RPE_REGNUM	gdb/mep-tdep.c	/^  MEP_RPE_REGNUM,               \/* Repeat end address *\/$/;"	e	enum:__anon1723	file:
MEP_SAR_REGNUM	gdb/mep-tdep.c	/^  MEP_SAR_REGNUM,               \/* shift amount *\/$/;"	e	enum:__anon1723	file:
MEP_SP_REGNUM	gdb/mep-tdep.c	/^  MEP_SP_REGNUM = MEP_R15_REGNUM,	\/* (r15) Stack pointer *\/$/;"	e	enum:__anon1723	file:
MEP_TMP_REGNUM	gdb/mep-tdep.c	/^  MEP_TMP_REGNUM,               \/* Temporary *\/$/;"	e	enum:__anon1723	file:
MEP_TP_REGNUM	gdb/mep-tdep.c	/^  MEP_TP_REGNUM = MEP_R13_REGNUM,	\/* (r13) Tiny data pointer *\/$/;"	e	enum:__anon1723	file:
MEP_VLIW	opcodes/mep-opc.h	69;"	d
MEP_VLIW32	opcodes/mep-opc.h	70;"	d
MEP_VLIW64	opcodes/mep-opc.h	71;"	d
MERGING_MASKING	opcodes/i386-opc.h	560;"	d
MES	bfd/elf32-arc.c	1185;"	d	file:
MES	bfd/elf32-arc.c	1377;"	d	file:
MET	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MET:$/;"	l
MET	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MET:$/;"	l
META	readline/chardefs.h	64;"	d
METAG_ELF_ABI_VERSION	bfd/elf32-metag.c	35;"	d	file:
METAG_ELF_DATA	bfd/elf-bfd.h	/^  METAG_ELF_DATA,$/;"	e	enum:elf_target_id
METAG_RELOC_AGAINST_DISCARDED_SECTION	bfd/elf32-metag.c	1395;"	d	file:
META_CHAR	readline/chardefs.h	61;"	d
METHOD	gdb/value.h	/^enum oload_search_type { NON_METHOD, METHOD, BOTH };$/;"	e	enum:oload_search_type
ME_MASK	opcodes/ppc-opc.c	2091;"	d	file:
MFB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MFB:$/;"	l
MFB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MFB:$/;"	l
MFC	opcodes/alpha-opc.c	356;"	d	file:
MFCP	opcodes/nds32-asm.h	291;"	d
MFCP_XR	opcodes/nds32-asm.h	292;"	d
MFC_	opcodes/alpha-opc.c	354;"	d	file:
MFC_MASK	opcodes/alpha-opc.c	355;"	d	file:
MFDEC1	opcodes/ppc-opc.c	3500;"	d	file:
MFDEC2	opcodes/ppc-opc.c	3501;"	d	file:
MFLR_0	bfd/elf32-ppc.c	171;"	d	file:
MFLR_12	bfd/elf32-ppc.c	172;"	d	file:
MFLR_R0	bfd/elf64-ppc.c	210;"	d	file:
MFLR_R11	bfd/elf64-ppc.c	201;"	d	file:
MFLR_R12	bfd/elf64-ppc.c	198;"	d	file:
MFT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MFT:$/;"	l
MFT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MFT:$/;"	l
MGB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MGB:$/;"	l
MGB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MGB:$/;"	l
MGET_MSET_MAX_REGS	include/opcode/metag.h	2052;"	d
MGT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MGT:$/;"	l
MGT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MGT:$/;"	l
MHB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MHB:$/;"	l
MHB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MHB:$/;"	l
MHCOM_BYTES_SIZE	include/os9k.h	102;"	d
MHD__C_MHDID	include/vms/lbr.h	295;"	d
MHD__C_MHDLEN	include/vms/lbr.h	296;"	d
MHD__C_USRDAT	include/vms/lbr.h	297;"	d
MHD__M_OBJTIR	include/vms/lbr.h	301;"	d
MHD__M_SELSRC	include/vms/lbr.h	300;"	d
MHD__M_WKSYM	include/vms/lbr.h	302;"	d
MHT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MHT:$/;"	l
MHT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MHT:$/;"	l
MHTYPE8	opcodes/ia64-opc.h	127;"	d
MI	sim/aarch64/decode.h	/^  MI = 0x4, \/* meaning N == 1 *\/$/;"	e	enum:CondCode
MI	sim/arm/armemu.h	28;"	d
MIB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MIB:$/;"	l
MIB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MIB:$/;"	l
MICOUART_IIR_RXRDY	sim/lm32/dv-lm32uart.c	60;"	d	file:
MICOUART_IIR_TXRDY	sim/lm32/dv-lm32uart.c	59;"	d	file:
MICROBLAZE_BREAKPOINT	gdb/microblaze-tdep.h	120;"	d
MICROBLAZE_BTR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_BTR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_DIS_H	opcodes/microblaze-dis.h	23;"	d
MICROBLAZE_EAR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_EAR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_ELF_DATA	bfd/elf-bfd.h	/^  MICROBLAZE_ELF_DATA,$/;"	e	enum:elf_target_id
MICROBLAZE_ESR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_ESR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_FIRST_ARGREG	gdb/microblaze-tdep.h	/^  MICROBLAZE_R5_REGNUM, MICROBLAZE_FIRST_ARGREG = MICROBLAZE_R5_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_FSR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_FSR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_H	sim/microblaze/microblaze.h	2;"	d
MICROBLAZE_HALT_INST	sim/microblaze/microblaze.h	92;"	d
MICROBLAZE_LAST_ARGREG	gdb/microblaze-tdep.h	/^  MICROBLAZE_R10_REGNUM, MICROBLAZE_LAST_ARGREG = MICROBLAZE_R10_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_MSR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_MSR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_MY_FRAME_IN_FP	gdb/microblaze-tdep.c	174;"	d	file:
MICROBLAZE_MY_FRAME_IN_SP	gdb/microblaze-tdep.c	167;"	d	file:
MICROBLAZE_NUM_CORE_REGS	gdb/microblaze-tdep.h	/^  MICROBLAZE_SLR_REGNUM, MICROBLAZE_NUM_CORE_REGS = MICROBLAZE_SLR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_NUM_REGS	gdb/microblaze-tdep.c	81;"	d	file:
MICROBLAZE_NUM_REGS	gdb/microblaze-tdep.h	/^  MICROBLAZE_NUM_REGS$/;"	e	enum:microblaze_regnum
MICROBLAZE_OPC	opcodes/microblaze-opc.h	24;"	d
MICROBLAZE_OPCM	opcodes/microblaze-opcm.h	24;"	d
MICROBLAZE_PC_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PC_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR0_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR0_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR10_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR10_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR11_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR11_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR1_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR1_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR2_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR2_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR3_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR3_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR4_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR4_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR5_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR5_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR6_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR6_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR7_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR7_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR8_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR8_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_PVR9_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_PVR9_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R0_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R0_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R10_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R10_REGNUM, MICROBLAZE_LAST_ARGREG = MICROBLAZE_R10_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R11_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R11_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R12_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R12_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R13_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R13_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R14_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R14_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R15_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R15_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R16_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R16_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R17_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R17_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R18_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R18_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R19_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R19_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R1_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R1_REGNUM, MICROBLAZE_SP_REGNUM = MICROBLAZE_R1_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R20_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R20_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R21_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R21_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R22_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R22_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R23_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R23_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R24_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R24_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R25_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R25_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R26_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R26_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R27_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R27_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R28_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R28_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R29_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R29_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R2_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R2_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R30_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R30_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R31_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R31_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R3_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R3_REGNUM, MICROBLAZE_RETVAL_REGNUM = MICROBLAZE_R3_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R4_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R4_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R5_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R5_REGNUM, MICROBLAZE_FIRST_ARGREG = MICROBLAZE_R5_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R6_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R6_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R7_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R7_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R8_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R8_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_R9_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R9_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_REDR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_REDR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_REGISTER_SIZE	gdb/microblaze-tdep.h	116;"	d
MICROBLAZE_RETVAL_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R3_REGNUM, MICROBLAZE_RETVAL_REGNUM = MICROBLAZE_R3_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RPID_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RPID_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RTLBHI_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RTLBHI_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RTLBLO_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RTLBLO_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RTLBSX_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RTLBSX_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RTLBX_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RTLBX_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_RZPR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_RZPR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_SEXT16	sim/microblaze/microblaze.h	68;"	d
MICROBLAZE_SEXT8	sim/microblaze/microblaze.h	67;"	d
MICROBLAZE_SHR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_SHR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_SIM_MAIN	sim/microblaze/sim-main.h	19;"	d
MICROBLAZE_SLR_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_SLR_REGNUM, MICROBLAZE_NUM_CORE_REGS = MICROBLAZE_SLR_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_SP_REGNUM	gdb/microblaze-tdep.h	/^  MICROBLAZE_R1_REGNUM, MICROBLAZE_SP_REGNUM = MICROBLAZE_R1_REGNUM,$/;"	e	enum:microblaze_regnum
MICROBLAZE_TDEP_H	gdb/microblaze-tdep.h	21;"	d
MICROMIPSOP_MASK_3BITPOS	include/opcode/mips.h	1966;"	d
MICROMIPSOP_MASK_ALN	include/opcode/mips.h	2091;"	d
MICROMIPSOP_MASK_BBITIND	include/opcode/mips.h	2111;"	d
MICROMIPSOP_MASK_BCC	include/opcode/mips.h	1990;"	d
MICROMIPSOP_MASK_BP	include/opcode/mips.h	2080;"	d
MICROMIPSOP_MASK_CACHE	include/opcode/mips.h	1960;"	d
MICROMIPSOP_MASK_CCC	include/opcode/mips.h	1992;"	d
MICROMIPSOP_MASK_CINSLM1	include/opcode/mips.h	2115;"	d
MICROMIPSOP_MASK_CINSPOS	include/opcode/mips.h	2113;"	d
MICROMIPSOP_MASK_CODE	include/opcode/mips.h	1956;"	d
MICROMIPSOP_MASK_CODE10	include/opcode/mips.h	1942;"	d
MICROMIPSOP_MASK_CODE19	include/opcode/mips.h	2089;"	d
MICROMIPSOP_MASK_CODE2	include/opcode/mips.h	1958;"	d
MICROMIPSOP_MASK_CODE20	include/opcode/mips.h	2085;"	d
MICROMIPSOP_MASK_COPZ	include/opcode/mips.h	1994;"	d
MICROMIPSOP_MASK_DELTA	include/opcode/mips.h	1940;"	d
MICROMIPSOP_MASK_DSPACC	include/opcode/mips.h	2066;"	d
MICROMIPSOP_MASK_DSPACC_S	include/opcode/mips.h	2097;"	d
MICROMIPSOP_MASK_DSPSFT	include/opcode/mips.h	2068;"	d
MICROMIPSOP_MASK_DSPSFT_7	include/opcode/mips.h	2099;"	d
MICROMIPSOP_MASK_EVAOFFSET	include/opcode/mips.h	2132;"	d
MICROMIPSOP_MASK_EXTLSB	include/opcode/mips.h	1950;"	d
MICROMIPSOP_MASK_EXTMSBD	include/opcode/mips.h	1952;"	d
MICROMIPSOP_MASK_FD	include/opcode/mips.h	1982;"	d
MICROMIPSOP_MASK_FR	include/opcode/mips.h	1984;"	d
MICROMIPSOP_MASK_FS	include/opcode/mips.h	1978;"	d
MICROMIPSOP_MASK_FT	include/opcode/mips.h	1980;"	d
MICROMIPSOP_MASK_FZ	include/opcode/mips.h	2128;"	d
MICROMIPSOP_MASK_IMM10	include/opcode/mips.h	2076;"	d
MICROMIPSOP_MASK_IMM8	include/opcode/mips.h	2074;"	d
MICROMIPSOP_MASK_IMMA	include/opcode/mips.h	2024;"	d
MICROMIPSOP_MASK_IMMB	include/opcode/mips.h	2026;"	d
MICROMIPSOP_MASK_IMMC	include/opcode/mips.h	2028;"	d
MICROMIPSOP_MASK_IMMD	include/opcode/mips.h	2030;"	d
MICROMIPSOP_MASK_IMME	include/opcode/mips.h	2032;"	d
MICROMIPSOP_MASK_IMMEDIATE	include/opcode/mips.h	1938;"	d
MICROMIPSOP_MASK_IMMF	include/opcode/mips.h	2034;"	d
MICROMIPSOP_MASK_IMMG	include/opcode/mips.h	2036;"	d
MICROMIPSOP_MASK_IMMH	include/opcode/mips.h	2038;"	d
MICROMIPSOP_MASK_IMMI	include/opcode/mips.h	2040;"	d
MICROMIPSOP_MASK_IMMJ	include/opcode/mips.h	2042;"	d
MICROMIPSOP_MASK_IMML	include/opcode/mips.h	2044;"	d
MICROMIPSOP_MASK_IMMM	include/opcode/mips.h	2046;"	d
MICROMIPSOP_MASK_IMMN	include/opcode/mips.h	2048;"	d
MICROMIPSOP_MASK_IMMO	include/opcode/mips.h	2050;"	d
MICROMIPSOP_MASK_IMMP	include/opcode/mips.h	2052;"	d
MICROMIPSOP_MASK_IMMQ	include/opcode/mips.h	2054;"	d
MICROMIPSOP_MASK_IMMU	include/opcode/mips.h	2056;"	d
MICROMIPSOP_MASK_IMMW	include/opcode/mips.h	2058;"	d
MICROMIPSOP_MASK_IMMX	include/opcode/mips.h	2060;"	d
MICROMIPSOP_MASK_IMMY	include/opcode/mips.h	2062;"	d
MICROMIPSOP_MASK_INSMSB	include/opcode/mips.h	1954;"	d
MICROMIPSOP_MASK_MB	include/opcode/mips.h	1997;"	d
MICROMIPSOP_MASK_MC	include/opcode/mips.h	1999;"	d
MICROMIPSOP_MASK_MD	include/opcode/mips.h	2001;"	d
MICROMIPSOP_MASK_ME	include/opcode/mips.h	2003;"	d
MICROMIPSOP_MASK_MF	include/opcode/mips.h	2005;"	d
MICROMIPSOP_MASK_MG	include/opcode/mips.h	2007;"	d
MICROMIPSOP_MASK_MH	include/opcode/mips.h	2009;"	d
MICROMIPSOP_MASK_MJ	include/opcode/mips.h	2011;"	d
MICROMIPSOP_MASK_ML	include/opcode/mips.h	2013;"	d
MICROMIPSOP_MASK_MM	include/opcode/mips.h	2015;"	d
MICROMIPSOP_MASK_MN	include/opcode/mips.h	2017;"	d
MICROMIPSOP_MASK_MP	include/opcode/mips.h	2019;"	d
MICROMIPSOP_MASK_MQ	include/opcode/mips.h	2021;"	d
MICROMIPSOP_MASK_MTACC_D	include/opcode/mips.h	2109;"	d
MICROMIPSOP_MASK_MTACC_T	include/opcode/mips.h	2107;"	d
MICROMIPSOP_MASK_MT_H	include/opcode/mips.h	2105;"	d
MICROMIPSOP_MASK_MT_U	include/opcode/mips.h	2103;"	d
MICROMIPSOP_MASK_OFFSET10	include/opcode/mips.h	1970;"	d
MICROMIPSOP_MASK_OFFSET12	include/opcode/mips.h	1964;"	d
MICROMIPSOP_MASK_OFFSET_A	include/opcode/mips.h	2120;"	d
MICROMIPSOP_MASK_OFFSET_B	include/opcode/mips.h	2122;"	d
MICROMIPSOP_MASK_OFFSET_C	include/opcode/mips.h	2124;"	d
MICROMIPSOP_MASK_PERFREG	include/opcode/mips.h	2087;"	d
MICROMIPSOP_MASK_PREFX	include/opcode/mips.h	1988;"	d
MICROMIPSOP_MASK_RD	include/opcode/mips.h	1976;"	d
MICROMIPSOP_MASK_RDDSP	include/opcode/mips.h	2101;"	d
MICROMIPSOP_MASK_RS	include/opcode/mips.h	1972;"	d
MICROMIPSOP_MASK_RS3	include/opcode/mips.h	1986;"	d
MICROMIPSOP_MASK_RT	include/opcode/mips.h	1974;"	d
MICROMIPSOP_MASK_RZ	include/opcode/mips.h	2126;"	d
MICROMIPSOP_MASK_SA3	include/opcode/mips.h	2070;"	d
MICROMIPSOP_MASK_SA4	include/opcode/mips.h	2072;"	d
MICROMIPSOP_MASK_SEL	include/opcode/mips.h	1962;"	d
MICROMIPSOP_MASK_SEQI	include/opcode/mips.h	2117;"	d
MICROMIPSOP_MASK_SHAMT	include/opcode/mips.h	1946;"	d
MICROMIPSOP_MASK_STYPE	include/opcode/mips.h	1968;"	d
MICROMIPSOP_MASK_TARGET	include/opcode/mips.h	1948;"	d
MICROMIPSOP_MASK_TRAP	include/opcode/mips.h	1944;"	d
MICROMIPSOP_MASK_VECALIGN	include/opcode/mips.h	2095;"	d
MICROMIPSOP_MASK_VECBYTE	include/opcode/mips.h	2093;"	d
MICROMIPSOP_MASK_WRDSP	include/opcode/mips.h	2078;"	d
MICROMIPSOP_SH_3BITPOS	include/opcode/mips.h	1967;"	d
MICROMIPSOP_SH_ALN	include/opcode/mips.h	2092;"	d
MICROMIPSOP_SH_BBITIND	include/opcode/mips.h	2112;"	d
MICROMIPSOP_SH_BCC	include/opcode/mips.h	1991;"	d
MICROMIPSOP_SH_BP	include/opcode/mips.h	2081;"	d
MICROMIPSOP_SH_CACHE	include/opcode/mips.h	1961;"	d
MICROMIPSOP_SH_CCC	include/opcode/mips.h	1993;"	d
MICROMIPSOP_SH_CINSLM1	include/opcode/mips.h	2116;"	d
MICROMIPSOP_SH_CINSPOS	include/opcode/mips.h	2114;"	d
MICROMIPSOP_SH_CODE	include/opcode/mips.h	1957;"	d
MICROMIPSOP_SH_CODE10	include/opcode/mips.h	1943;"	d
MICROMIPSOP_SH_CODE19	include/opcode/mips.h	2090;"	d
MICROMIPSOP_SH_CODE2	include/opcode/mips.h	1959;"	d
MICROMIPSOP_SH_CODE20	include/opcode/mips.h	2086;"	d
MICROMIPSOP_SH_COPZ	include/opcode/mips.h	1995;"	d
MICROMIPSOP_SH_DELTA	include/opcode/mips.h	1941;"	d
MICROMIPSOP_SH_DSPACC	include/opcode/mips.h	2067;"	d
MICROMIPSOP_SH_DSPACC_S	include/opcode/mips.h	2098;"	d
MICROMIPSOP_SH_DSPSFT	include/opcode/mips.h	2069;"	d
MICROMIPSOP_SH_DSPSFT_7	include/opcode/mips.h	2100;"	d
MICROMIPSOP_SH_EVAOFFSET	include/opcode/mips.h	2131;"	d
MICROMIPSOP_SH_EXTLSB	include/opcode/mips.h	1951;"	d
MICROMIPSOP_SH_EXTMSBD	include/opcode/mips.h	1953;"	d
MICROMIPSOP_SH_FD	include/opcode/mips.h	1983;"	d
MICROMIPSOP_SH_FR	include/opcode/mips.h	1985;"	d
MICROMIPSOP_SH_FS	include/opcode/mips.h	1979;"	d
MICROMIPSOP_SH_FT	include/opcode/mips.h	1981;"	d
MICROMIPSOP_SH_FZ	include/opcode/mips.h	2127;"	d
MICROMIPSOP_SH_IMM10	include/opcode/mips.h	2077;"	d
MICROMIPSOP_SH_IMM8	include/opcode/mips.h	2075;"	d
MICROMIPSOP_SH_IMMA	include/opcode/mips.h	2025;"	d
MICROMIPSOP_SH_IMMB	include/opcode/mips.h	2027;"	d
MICROMIPSOP_SH_IMMC	include/opcode/mips.h	2029;"	d
MICROMIPSOP_SH_IMMD	include/opcode/mips.h	2031;"	d
MICROMIPSOP_SH_IMME	include/opcode/mips.h	2033;"	d
MICROMIPSOP_SH_IMMEDIATE	include/opcode/mips.h	1939;"	d
MICROMIPSOP_SH_IMMF	include/opcode/mips.h	2035;"	d
MICROMIPSOP_SH_IMMG	include/opcode/mips.h	2037;"	d
MICROMIPSOP_SH_IMMH	include/opcode/mips.h	2039;"	d
MICROMIPSOP_SH_IMMI	include/opcode/mips.h	2041;"	d
MICROMIPSOP_SH_IMMJ	include/opcode/mips.h	2043;"	d
MICROMIPSOP_SH_IMML	include/opcode/mips.h	2045;"	d
MICROMIPSOP_SH_IMMM	include/opcode/mips.h	2047;"	d
MICROMIPSOP_SH_IMMN	include/opcode/mips.h	2049;"	d
MICROMIPSOP_SH_IMMO	include/opcode/mips.h	2051;"	d
MICROMIPSOP_SH_IMMP	include/opcode/mips.h	2053;"	d
MICROMIPSOP_SH_IMMQ	include/opcode/mips.h	2055;"	d
MICROMIPSOP_SH_IMMU	include/opcode/mips.h	2057;"	d
MICROMIPSOP_SH_IMMW	include/opcode/mips.h	2059;"	d
MICROMIPSOP_SH_IMMX	include/opcode/mips.h	2061;"	d
MICROMIPSOP_SH_IMMY	include/opcode/mips.h	2063;"	d
MICROMIPSOP_SH_INSMSB	include/opcode/mips.h	1955;"	d
MICROMIPSOP_SH_MB	include/opcode/mips.h	1998;"	d
MICROMIPSOP_SH_MC	include/opcode/mips.h	2000;"	d
MICROMIPSOP_SH_MD	include/opcode/mips.h	2002;"	d
MICROMIPSOP_SH_ME	include/opcode/mips.h	2004;"	d
MICROMIPSOP_SH_MF	include/opcode/mips.h	2006;"	d
MICROMIPSOP_SH_MG	include/opcode/mips.h	2008;"	d
MICROMIPSOP_SH_MH	include/opcode/mips.h	2010;"	d
MICROMIPSOP_SH_MJ	include/opcode/mips.h	2012;"	d
MICROMIPSOP_SH_ML	include/opcode/mips.h	2014;"	d
MICROMIPSOP_SH_MM	include/opcode/mips.h	2016;"	d
MICROMIPSOP_SH_MN	include/opcode/mips.h	2018;"	d
MICROMIPSOP_SH_MP	include/opcode/mips.h	2020;"	d
MICROMIPSOP_SH_MQ	include/opcode/mips.h	2022;"	d
MICROMIPSOP_SH_MTACC_D	include/opcode/mips.h	2110;"	d
MICROMIPSOP_SH_MTACC_T	include/opcode/mips.h	2108;"	d
MICROMIPSOP_SH_MT_H	include/opcode/mips.h	2106;"	d
MICROMIPSOP_SH_MT_U	include/opcode/mips.h	2104;"	d
MICROMIPSOP_SH_OFFSET10	include/opcode/mips.h	1971;"	d
MICROMIPSOP_SH_OFFSET12	include/opcode/mips.h	1965;"	d
MICROMIPSOP_SH_OFFSET_A	include/opcode/mips.h	2119;"	d
MICROMIPSOP_SH_OFFSET_B	include/opcode/mips.h	2121;"	d
MICROMIPSOP_SH_OFFSET_C	include/opcode/mips.h	2123;"	d
MICROMIPSOP_SH_PERFREG	include/opcode/mips.h	2088;"	d
MICROMIPSOP_SH_PREFX	include/opcode/mips.h	1989;"	d
MICROMIPSOP_SH_RD	include/opcode/mips.h	1977;"	d
MICROMIPSOP_SH_RDDSP	include/opcode/mips.h	2102;"	d
MICROMIPSOP_SH_RS	include/opcode/mips.h	1973;"	d
MICROMIPSOP_SH_RS3	include/opcode/mips.h	1987;"	d
MICROMIPSOP_SH_RT	include/opcode/mips.h	1975;"	d
MICROMIPSOP_SH_RZ	include/opcode/mips.h	2125;"	d
MICROMIPSOP_SH_SA3	include/opcode/mips.h	2071;"	d
MICROMIPSOP_SH_SA4	include/opcode/mips.h	2073;"	d
MICROMIPSOP_SH_SEL	include/opcode/mips.h	1963;"	d
MICROMIPSOP_SH_SEQI	include/opcode/mips.h	2118;"	d
MICROMIPSOP_SH_SHAMT	include/opcode/mips.h	1947;"	d
MICROMIPSOP_SH_STYPE	include/opcode/mips.h	1969;"	d
MICROMIPSOP_SH_TARGET	include/opcode/mips.h	1949;"	d
MICROMIPSOP_SH_TRAP	include/opcode/mips.h	1945;"	d
MICROMIPSOP_SH_VECALIGN	include/opcode/mips.h	2096;"	d
MICROMIPSOP_SH_VECBYTE	include/opcode/mips.h	2094;"	d
MICROMIPSOP_SH_WRDSP	include/opcode/mips.h	2079;"	d
MICROMIPS_DELAYSLOT_SIZE_16	sim/mips/sim-main.h	973;"	d
MICROMIPS_DELAYSLOT_SIZE_32	sim/mips/sim-main.h	974;"	d
MICROMIPS_DELAYSLOT_SIZE_ANY	sim/mips/sim-main.h	972;"	d
MICROMIPS_FUNCTION_STUB_BIG_SIZE	bfd/elfxx-mips.c	947;"	d	file:
MICROMIPS_FUNCTION_STUB_NORMAL_SIZE	bfd/elfxx-mips.c	946;"	d	file:
MICROMIPS_INSN32_FUNCTION_STUB_BIG_SIZE	bfd/elfxx-mips.c	949;"	d	file:
MICROMIPS_INSN32_FUNCTION_STUB_NORMAL_SIZE	bfd/elfxx-mips.c	948;"	d	file:
MICROMIPS_INST_LI_V0	gdb/mips-linux-tdep.c	748;"	d	file:
MICROMIPS_INST_POOL32A	gdb/mips-linux-tdep.c	749;"	d	file:
MICROMIPS_INST_SYSCALL	gdb/mips-linux-tdep.c	750;"	d	file:
MICROMIPS_MINOR_OPCODE	sim/mips/sim-main.h	970;"	d
MICROMIPS_P	bfd/elfxx-mips.c	800;"	d	file:
MID1	sim/testsuite/sim/bfin/se_rets_hazard.s	/^MID1:$/;"	l
MID2	sim/testsuite/sim/bfin/se_rets_hazard.s	/^MID2:$/;"	l
MIDDLE_ENDIAN	bfd/arc-plt.h	/^  MIDDLE_ENDIAN = (1 << 11)$/;"	e	enum:plt_reloc_symbol
MID_ONE	gdb/valprint.c	1474;"	d	file:
MID_TWO	gdb/valprint.c	1480;"	d	file:
MIN	bfd/elf32-nds32.c	83;"	d	file:
MIN	bfd/vms-alpha.c	73;"	d	file:
MIN	gdb/gnulib/import/getcwd.c	65;"	d	file:
MIN	gdb/target.c	862;"	d	file:
MIN	gdb/target.c	863;"	d	file:
MIN	libiberty/regex.c	401;"	d	file:
MIN	libiberty/regex.c	403;"	d	file:
MIN	zlib/deflate.c	1626;"	d	file:
MIN1	sim/testsuite/sim/or1k/flag.S	/^#define MIN1		-1 \/* 0xffffffff  *\/$/;"	d
MIN32	bfd/elf32-d30v.c	29;"	d	file:
MIN32	sim/d10v/d10v_sim.h	426;"	d
MIND	bfd/linker.c	/^  MIND,		\/* Multiple indirect symbols.  *\/$/;"	e	enum:link_action	file:
MINGW_NAME	libiberty/pex-win32.c	60;"	d	file:
MINGW_NAME_LEN	libiberty/pex-win32.c	61;"	d	file:
MINI	libdecnumber/decNumberLocal.h	167;"	d
MINIMAL_SYMBOL_HASH_SIZE	gdb/objfiles.h	180;"	d
MINISYM_THRESHOLD	bfd/aoutx.h	2606;"	d
MINISYM_THRESHOLD	bfd/pdp11.c	2106;"	d	file:
MINOR_OPCODE	include/opcode/metag.h	642;"	d
MINSN2OP_0C	include/opcode/arc.h	539;"	d
MINSN2OP_0L	include/opcode/arc.h	540;"	d
MINSN2OP_0U	include/opcode/arc.h	542;"	d
MINSN2OP_BC	include/opcode/arc.h	537;"	d
MINSN2OP_BL	include/opcode/arc.h	538;"	d
MINSN2OP_BU	include/opcode/arc.h	541;"	d
MINSN3OP_0BC	include/opcode/arc.h	513;"	d
MINSN3OP_0BL	include/opcode/arc.h	515;"	d
MINSN3OP_0BU	include/opcode/arc.h	519;"	d
MINSN3OP_0LC	include/opcode/arc.h	514;"	d
MINSN3OP_0LL	include/opcode/arc.h	516;"	d
MINSN3OP_0LS	include/opcode/arc.h	522;"	d
MINSN3OP_0LU	include/opcode/arc.h	520;"	d
MINSN3OP_ABC	include/opcode/arc.h	509;"	d
MINSN3OP_ABL	include/opcode/arc.h	511;"	d
MINSN3OP_ABU	include/opcode/arc.h	517;"	d
MINSN3OP_ALC	include/opcode/arc.h	510;"	d
MINSN3OP_ALL	include/opcode/arc.h	512;"	d
MINSN3OP_ALU	include/opcode/arc.h	518;"	d
MINSN3OP_BBS	include/opcode/arc.h	521;"	d
MINSN3OP_C0LC	include/opcode/arc.h	525;"	d
MINSN3OP_C0LL	include/opcode/arc.h	526;"	d
MINSN3OP_C0LU	include/opcode/arc.h	528;"	d
MINSN3OP_CBBC	include/opcode/arc.h	523;"	d
MINSN3OP_CBBL	include/opcode/arc.h	524;"	d
MINSN3OP_CBBU	include/opcode/arc.h	527;"	d
MINSYM	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^#define MINSYM nop; .globl minsym; minsym: nop$/;"	d
MINSYM	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*8*\/	MINSYM$/;"	l
MINSYMS_H	gdb/minsyms.h	21;"	d
MINSYM_TYPE_BITS	gdb/symtab.h	626;"	d
MINUS	opcodes/d10v-opc.c	160;"	d	file:
MINUS	opcodes/d30v-opc.c	402;"	d	file:
MINUS_1	gdb/testsuite/gdb.compile/compile.c	/^  MINUS_1 = -1,$/;"	e	enum:longer_enum_type	file:
MINUS_INF	sim/rx/fpu.c	57;"	d	file:
MINUS_MAX	sim/rx/fpu.c	55;"	d	file:
MINUS_ONE	bfd/coff-alpha.c	110;"	d	file:
MINUS_ONE	bfd/coff-mcore.c	57;"	d	file:
MINUS_ONE	bfd/coff-ppc.c	213;"	d	file:
MINUS_ONE	bfd/elf32-mips.c	99;"	d	file:
MINUS_ONE	bfd/elf32-score.c	152;"	d	file:
MINUS_ONE	bfd/elf32-score7.c	148;"	d	file:
MINUS_ONE	bfd/elf32-sh.c	58;"	d	file:
MINUS_ONE	bfd/elf64-alpha.c	479;"	d	file:
MINUS_ONE	bfd/elf64-mips.c	126;"	d	file:
MINUS_ONE	bfd/elf64-mmix.c	38;"	d	file:
MINUS_ONE	bfd/elf64-s390.c	33;"	d	file:
MINUS_ONE	bfd/elf64-sparc.c	30;"	d	file:
MINUS_ONE	bfd/elf64-x86-64.c	36;"	d	file:
MINUS_ONE	bfd/elfn32-mips.c	104;"	d	file:
MINUS_ONE	bfd/elfnn-loongarch.c	86;"	d	file:
MINUS_ONE	bfd/elfnn-riscv.c	40;"	d	file:
MINUS_ONE	bfd/elfxx-mips.c	892;"	d	file:
MINUS_ONE	bfd/elfxx-riscv.c	33;"	d	file:
MINUS_ONE	bfd/elfxx-sparc.c	38;"	d	file:
MINUS_ONE	bfd/mach-o-aarch64.c	75;"	d	file:
MINUS_ONE	bfd/mach-o-x86-64.c	65;"	d	file:
MINUS_ONE	bfd/vms-alpha.c	5323;"	d	file:
MINUS_ONE	include/coff/xcoff.h	423;"	d
MINUS_TWO	bfd/elf32-score.c	153;"	d	file:
MINUS_TWO	bfd/elf32-score7.c	149;"	d	file:
MINUS_TWO	bfd/elfxx-mips.c	893;"	d	file:
MINUS_ZERO	sim/rx/fpu.c	59;"	d	file:
MIN_BYTE	bfd/elf32-cr16c.c	223;"	d	file:
MIN_CMD_WIN_HEIGHT	gdb/tui/tui-data.h	79;"	d
MIN_EXP	gdb/gnulib/import/isnan.c	42;"	d	file:
MIN_EXP	gdb/gnulib/import/isnan.c	54;"	d	file:
MIN_EXP	gdb/gnulib/import/isnan.c	66;"	d	file:
MIN_GLEVEL	gdb/mdebugread.c	167;"	d	file:
MIN_HASH_CHAINS	sim/common/cgen-scache.c	78;"	d	file:
MIN_IMM	opcodes/microblaze-opc.h	418;"	d
MIN_IMM15	opcodes/microblaze-opc.h	421;"	d
MIN_IMM5	opcodes/microblaze-opc.h	424;"	d
MIN_INSN_LENGTH	bfd/elf32-xtensa.c	4027;"	d	file:
MIN_INT	sim/common/sim-fpu.c	174;"	d	file:
MIN_INT	sim/testsuite/common/alu-n-tst.h	10;"	d
MIN_INT	sim/testsuite/common/alu-n-tst.h	257;"	d
MIN_INT16	sim/testsuite/common/alu-tst.c	42;"	d	file:
MIN_INT32	sim/common/sim-fpu.c	167;"	d	file:
MIN_INT32	sim/testsuite/common/alu-tst.c	45;"	d	file:
MIN_INT64	sim/common/sim-fpu.c	171;"	d	file:
MIN_INT64	sim/testsuite/common/alu-tst.c	48;"	d	file:
MIN_INT8	sim/testsuite/common/alu-tst.c	39;"	d	file:
MIN_LINE_WIDTH	gdb/tui/tui-data.h	89;"	d
MIN_LOOKAHEAD	zlib/contrib/amd64/amd64-match.S	/^#define	MIN_LOOKAHEAD	(MAX_MATCH + MIN_MATCH + 1)$/;"	d
MIN_LOOKAHEAD	zlib/contrib/asm686/match.S	/^#define	MIN_LOOKAHEAD	(MAX_MATCH + MIN_MATCH + 1)$/;"	d
MIN_LOOKAHEAD	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define    MIN_LOOKAHEAD          (MAX_MATCH+MIN_MATCH+1)$/;"	d
MIN_LOOKAHEAD	zlib/contrib/masmx64/gvmat64.asm	/^    MIN_LOOKAHEAD       equ     (MAX_MATCH+MIN_MATCH+1)$/;"	d
MIN_LOOKAHEAD	zlib/contrib/masmx86/match686.asm	/^    MIN_LOOKAHEAD       equ     (MAX_MATCH+MIN_MATCH+1)$/;"	d
MIN_LOOKAHEAD	zlib/contrib/masmx86/match686.asm	/^MIN_LOOKAHEAD   equ     (MAX_MATCH + MIN_MATCH + 1)$/;"	d
MIN_LOOKAHEAD	zlib/deflate.h	284;"	d
MIN_MATCH	zlib/contrib/amd64/amd64-match.S	/^#define	MIN_MATCH	(3)$/;"	d
MIN_MATCH	zlib/contrib/asm686/match.S	/^#define	MIN_MATCH	(3)$/;"	d
MIN_MATCH	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define    MIN_MATCH              3$/;"	d
MIN_MATCH	zlib/contrib/masmx64/gvmat64.asm	/^    MIN_MATCH           equ     3$/;"	d
MIN_MATCH	zlib/contrib/masmx86/match686.asm	/^    MIN_MATCH           equ     3$/;"	d
MIN_MATCH	zlib/contrib/masmx86/match686.asm	/^MIN_MATCH       equ     3$/;"	d
MIN_MATCH	zlib/zutil.h	77;"	d
MIN_MEMORY_PACKET_SIZE	gdb/remote.c	1587;"	d	file:
MIN_OUTREC_LUFT	bfd/vms.h	38;"	d
MIN_PROC_WIDTH	gdb/tui/tui-data.h	91;"	d
MIN_PVR_REGNUM	opcodes/microblaze-opcm.h	97;"	d
MIN_REGNUM	opcodes/microblaze-opcm.h	94;"	d
MIN_SCACHE_SIZE	sim/common/cgen-scache.c	52;"	d	file:
MIN_VALUE_FOR_MAX_VALUE_SIZE	gdb/value.c	958;"	d	file:
MIN_WIN_HEIGHT	gdb/tui/tui-data.h	78;"	d
MIN_WORD	bfd/elf32-cr16c.c	224;"	d	file:
MIPS16OP_EXTRACT_REG32R	include/opcode/mips.h	1821;"	d
MIPS16OP_MASK_IMM11	include/opcode/mips.h	1803;"	d
MIPS16OP_MASK_IMM4	include/opcode/mips.h	1815;"	d
MIPS16OP_MASK_IMM5	include/opcode/mips.h	1811;"	d
MIPS16OP_MASK_IMM6	include/opcode/mips.h	1824;"	d
MIPS16OP_MASK_IMM8	include/opcode/mips.h	1807;"	d
MIPS16OP_MASK_MOVE32Z	include/opcode/mips.h	1822;"	d
MIPS16OP_MASK_OP	include/opcode/mips.h	1801;"	d
MIPS16OP_MASK_REG32R	include/opcode/mips.h	1819;"	d
MIPS16OP_MASK_REGR32	include/opcode/mips.h	1817;"	d
MIPS16OP_MASK_RX	include/opcode/mips.h	1805;"	d
MIPS16OP_MASK_RY	include/opcode/mips.h	1809;"	d
MIPS16OP_MASK_RZ	include/opcode/mips.h	1813;"	d
MIPS16OP_SH_IMM11	include/opcode/mips.h	1804;"	d
MIPS16OP_SH_IMM4	include/opcode/mips.h	1816;"	d
MIPS16OP_SH_IMM5	include/opcode/mips.h	1812;"	d
MIPS16OP_SH_IMM6	include/opcode/mips.h	1825;"	d
MIPS16OP_SH_IMM8	include/opcode/mips.h	1808;"	d
MIPS16OP_SH_MOVE32Z	include/opcode/mips.h	1823;"	d
MIPS16OP_SH_OP	include/opcode/mips.h	1802;"	d
MIPS16OP_SH_REG32R	include/opcode/mips.h	1820;"	d
MIPS16OP_SH_REGR32	include/opcode/mips.h	1818;"	d
MIPS16OP_SH_RX	include/opcode/mips.h	1806;"	d
MIPS16OP_SH_RY	include/opcode/mips.h	1810;"	d
MIPS16OP_SH_RZ	include/opcode/mips.h	1814;"	d
MIPS32_REGSIZE	gdb/mips-tdep.c	/^  MIPS32_REGSIZE = 4,$/;"	e	enum:__anon1787	file:
MIPS64OBSD_NUM_REGS	gdb/mips64-obsd-tdep.c	36;"	d	file:
MIPS64_BADVADDR	gdb/mips-linux-tdep.h	72;"	d
MIPS64_CAUSE	gdb/mips-linux-tdep.h	71;"	d
MIPS64_EF_CP0_BADVADDR	gdb/mips-linux-tdep.h	83;"	d
MIPS64_EF_CP0_CAUSE	gdb/mips-linux-tdep.h	85;"	d
MIPS64_EF_CP0_EPC	gdb/mips-linux-tdep.h	82;"	d
MIPS64_EF_CP0_STATUS	gdb/mips-linux-tdep.h	84;"	d
MIPS64_EF_HI	gdb/mips-linux-tdep.h	81;"	d
MIPS64_EF_LO	gdb/mips-linux-tdep.h	80;"	d
MIPS64_EF_REG0	gdb/mips-linux-tdep.h	78;"	d
MIPS64_EF_REG31	gdb/mips-linux-tdep.h	79;"	d
MIPS64_EF_SIZE	gdb/mips-linux-tdep.h	87;"	d
MIPS64_ELF_NFPREG	gdb/mips-linux-tdep.h	60;"	d
MIPS64_ELF_NGREG	gdb/mips-linux-tdep.h	59;"	d
MIPS64_FPC_CSR	gdb/mips-linux-tdep.h	75;"	d
MIPS64_FPC_EIR	gdb/mips-linux-tdep.h	76;"	d
MIPS64_FPR_BASE	gdb/mips-linux-tdep.h	69;"	d
MIPS64_LINUX_JB_PC	gdb/mips-linux-tdep.c	246;"	d	file:
MIPS64_MMHI	gdb/mips-linux-tdep.h	73;"	d
MIPS64_MMLO	gdb/mips-linux-tdep.h	74;"	d
MIPS64_PC	gdb/mips-linux-tdep.h	70;"	d
MIPS64_REGSIZE	gdb/mips-tdep.c	/^  MIPS64_REGSIZE = 8$/;"	e	enum:__anon1787	file:
MIPSECOFF	bfd/coff-mips.c	58;"	d	file:
MIPSNBSD_NUM_FPREGS	gdb/mips-nbsd-tdep.c	47;"	d	file:
MIPSNBSD_NUM_GREGS	gdb/mips-nbsd-tdep.c	44;"	d	file:
MIPSR6_P	bfd/elfxx-mips.c	804;"	d	file:
MIPS_A0_REGNUM	gdb/mips-tdep.h	/^  MIPS_A0_REGNUM = 4,		\/* Loc of first arg during a subr call.  *\/$/;"	e	enum:__anon1800
MIPS_ABI_EABI32	gdb/mips-tdep.h	/^    MIPS_ABI_EABI32,$/;"	e	enum:mips_abi
MIPS_ABI_EABI64	gdb/mips-tdep.h	/^    MIPS_ABI_EABI64,$/;"	e	enum:mips_abi
MIPS_ABI_LAST	gdb/mips-tdep.h	/^    MIPS_ABI_LAST$/;"	e	enum:mips_abi
MIPS_ABI_N32	gdb/mips-tdep.h	/^    MIPS_ABI_N32,$/;"	e	enum:mips_abi
MIPS_ABI_N64	gdb/mips-tdep.h	/^    MIPS_ABI_N64,$/;"	e	enum:mips_abi
MIPS_ABI_O32	gdb/mips-tdep.h	/^    MIPS_ABI_O32,$/;"	e	enum:mips_abi
MIPS_ABI_O64	gdb/mips-tdep.h	/^    MIPS_ABI_O64,$/;"	e	enum:mips_abi
MIPS_ABI_UNKNOWN	gdb/mips-tdep.h	/^    MIPS_ABI_UNKNOWN = 0,$/;"	e	enum:mips_abi
MIPS_AT_REGNUM	gdb/mips-tdep.h	/^  MIPS_AT_REGNUM = 1,$/;"	e	enum:__anon1800
MIPS_BP_KIND_MICROMIPS16	gdb/mips-tdep.c	/^  MIPS_BP_KIND_MICROMIPS16 = 3,$/;"	e	enum:mips_breakpoint_kind	file:
MIPS_BP_KIND_MICROMIPS32	gdb/mips-tdep.c	/^  MIPS_BP_KIND_MICROMIPS32 = 5,$/;"	e	enum:mips_breakpoint_kind	file:
MIPS_BP_KIND_MIPS16	gdb/mips-tdep.c	/^  MIPS_BP_KIND_MIPS16 = 2,$/;"	e	enum:mips_breakpoint_kind	file:
MIPS_BP_KIND_MIPS32	gdb/mips-tdep.c	/^  MIPS_BP_KIND_MIPS32 = 4,$/;"	e	enum:mips_breakpoint_kind	file:
MIPS_DEFAULT_FPU_TYPE	gdb/mips-tdep.c	202;"	d	file:
MIPS_EABI	gdb/mips-tdep.c	241;"	d	file:
MIPS_ECOFF_BADMAG	include/coff/mips.h	26;"	d
MIPS_ELF_ABIFLAGS_SECTION_NAME_P	bfd/elfxx-mips.c	826;"	d	file:
MIPS_ELF_ADD_DYNAMIC_ENTRY	bfd/elfxx-mips.c	880;"	d	file:
MIPS_ELF_DATA	bfd/elf-bfd.h	/^  MIPS_ELF_DATA,$/;"	e	enum:elf_target_id
MIPS_ELF_DYN_SIZE	bfd/elfxx-mips.c	846;"	d	file:
MIPS_ELF_GET_WORD	bfd/elfxx-mips.c	866;"	d	file:
MIPS_ELF_GNU_GOT1_MASK	bfd/elfxx-mips.c	898;"	d	file:
MIPS_ELF_GOT_MAX_SIZE	bfd/elfxx-mips.c	907;"	d	file:
MIPS_ELF_GOT_SIZE	bfd/elfxx-mips.c	850;"	d	file:
MIPS_ELF_LOAD_WORD	bfd/elfxx-mips.c	876;"	d	file:
MIPS_ELF_LOG_FILE_ALIGN	bfd/elfxx-mips.c	862;"	d	file:
MIPS_ELF_OPTIONS_SECTION_NAME	bfd/elfxx-mips.c	817;"	d	file:
MIPS_ELF_OPTIONS_SECTION_NAME_P	bfd/elfxx-mips.c	822;"	d	file:
MIPS_ELF_PUT_WORD	bfd/elfxx-mips.c	870;"	d	file:
MIPS_ELF_READONLY_SECTION	bfd/elfxx-mips.c	830;"	d	file:
MIPS_ELF_RELA_SIZE	bfd/elfxx-mips.c	842;"	d	file:
MIPS_ELF_REL_DYN_NAME	bfd/elfxx-mips.c	887;"	d	file:
MIPS_ELF_REL_SIZE	bfd/elfxx-mips.c	838;"	d	file:
MIPS_ELF_RLD_MAP_SIZE	bfd/elfxx-mips.c	854;"	d	file:
MIPS_ELF_RTYPE_TO_HOWTO	bfd/elfxx-mips.c	883;"	d	file:
MIPS_ELF_STUB_SECTION_NAME	bfd/elfxx-mips.c	835;"	d	file:
MIPS_ELF_SYM_SIZE	bfd/elfxx-mips.c	858;"	d	file:
MIPS_EMBED_BADVADDR_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_BADVADDR_REGNUM = 35,$/;"	e	enum:__anon1800
MIPS_EMBED_CAUSE_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_CAUSE_REGNUM = 36,$/;"	e	enum:__anon1800
MIPS_EMBED_FP0_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_FP0_REGNUM = 38,$/;"	e	enum:__anon1800
MIPS_EMBED_HI_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_HI_REGNUM = 34,$/;"	e	enum:__anon1800
MIPS_EMBED_LO_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_LO_REGNUM = 33,$/;"	e	enum:__anon1800
MIPS_EMBED_PC_REGNUM	gdb/mips-tdep.h	/^  MIPS_EMBED_PC_REGNUM = 37,$/;"	e	enum:__anon1800
MIPS_FBSD_NUM_FPREGS	gdb/mips-fbsd-tdep.c	44;"	d	file:
MIPS_FBSD_NUM_GREGS	gdb/mips-fbsd-tdep.c	38;"	d	file:
MIPS_FBSD_TDEP_H	gdb/mips-fbsd-tdep.h	21;"	d
MIPS_FIRST_EMBED_REGNUM	gdb/mips-tdep.h	/^  MIPS_FIRST_EMBED_REGNUM = 74,	\/* First CP0 register for embedded use.  *\/$/;"	e	enum:__anon1800
MIPS_FP0_REGNUM	gdb/mips-nbsd-tdep.c	38;"	d	file:
MIPS_FP0_REGNUM	gdb/mips64-obsd-nat.c	35;"	d	file:
MIPS_FPU_DOUBLE	gdb/mips-tdep.h	/^  MIPS_FPU_DOUBLE,		\/* Full double precision floating point.  *\/$/;"	e	enum:mips_fpu_type
MIPS_FPU_DOUBLE_REGSIZE	gdb/mips-tdep.c	/^  MIPS_FPU_DOUBLE_REGSIZE = 8$/;"	e	enum:__anon1786	file:
MIPS_FPU_NONE	gdb/mips-tdep.h	/^  MIPS_FPU_NONE			\/* No floating point.  *\/$/;"	e	enum:mips_fpu_type
MIPS_FPU_SINGLE	gdb/mips-tdep.h	/^  MIPS_FPU_SINGLE,		\/* Single precision floating point (R4650).  *\/$/;"	e	enum:mips_fpu_type
MIPS_FPU_SINGLE_REGSIZE	gdb/mips-tdep.c	/^  MIPS_FPU_SINGLE_REGSIZE = 4,$/;"	e	enum:__anon1786	file:
MIPS_FPU_TYPE	gdb/mips-tdep.c	251;"	d	file:
MIPS_FSR_REGNUM	gdb/mips-nbsd-tdep.c	39;"	d	file:
MIPS_FSR_REGNUM	gdb/mips64-obsd-nat.c	36;"	d	file:
MIPS_FUNCTION_STUB_BIG_SIZE	bfd/elfxx-mips.c	945;"	d	file:
MIPS_FUNCTION_STUB_NORMAL_SIZE	bfd/elfxx-mips.c	944;"	d	file:
MIPS_GP_REGNUM	gdb/mips-tdep.h	/^  MIPS_GP_REGNUM = 28,$/;"	e	enum:__anon1800
MIPS_HOWTO_COUNT	bfd/coff-mips.c	230;"	d	file:
MIPS_INSN16_SIZE	gdb/mips-tdep.h	/^  MIPS_INSN16_SIZE = 2,$/;"	e	enum:__anon1801
MIPS_INSN32_SIZE	gdb/mips-tdep.h	/^  MIPS_INSN32_SIZE = 4,$/;"	e	enum:__anon1801
MIPS_INST_ADDIU_A0_SP_N32	gdb/mips-fbsd-tdep.c	429;"	d	file:
MIPS_INST_ADDIU_A0_SP_O32	gdb/mips-fbsd-tdep.c	337;"	d	file:
MIPS_INST_BREAK	gdb/mips-fbsd-tdep.c	260;"	d	file:
MIPS_INST_DADDIU_A0_SP_N64	gdb/mips-fbsd-tdep.c	446;"	d	file:
MIPS_INST_LI_V0_N32_RT_SIGRETURN	gdb/mips-linux-tdep.c	745;"	d	file:
MIPS_INST_LI_V0_N64_RT_SIGRETURN	gdb/mips-linux-tdep.c	744;"	d	file:
MIPS_INST_LI_V0_RT_SIGRETURN	gdb/mips-linux-tdep.c	743;"	d	file:
MIPS_INST_LI_V0_SIGRETURN	gdb/mips-fbsd-tdep.c	258;"	d	file:
MIPS_INST_LI_V0_SIGRETURN	gdb/mips-linux-tdep.c	742;"	d	file:
MIPS_INST_SYSCALL	gdb/mips-fbsd-tdep.c	259;"	d	file:
MIPS_INST_SYSCALL	gdb/mips-linux-tdep.c	746;"	d	file:
MIPS_IS_STAB	include/coff/mips.h	116;"	d
MIPS_LAST_ARG_REGNUM	gdb/mips-tdep.c	248;"	d	file:
MIPS_LAST_EMBED_REGNUM	gdb/mips-tdep.h	/^  MIPS_LAST_EMBED_REGNUM = 89	\/* Last one.  *\/$/;"	e	enum:__anon1800
MIPS_LAST_FP_ARG_REGNUM	gdb/mips-tdep.c	245;"	d	file:
MIPS_LIBC_ABI_DEFAULT	bfd/elfxx-mips.c	/^  MIPS_LIBC_ABI_DEFAULT = 0,$/;"	e	enum:__anon1056	file:
MIPS_LIBC_ABI_MAX	bfd/elfxx-mips.c	/^  MIPS_LIBC_ABI_MAX$/;"	e	enum:__anon1056	file:
MIPS_LIBC_ABI_MIPS_O32_FP64	bfd/elfxx-mips.c	/^  MIPS_LIBC_ABI_MIPS_O32_FP64,$/;"	e	enum:__anon1056	file:
MIPS_LIBC_ABI_MIPS_PLT	bfd/elfxx-mips.c	/^  MIPS_LIBC_ABI_MIPS_PLT,$/;"	e	enum:__anon1056	file:
MIPS_LIBC_ABI_UNIQUE	bfd/elfxx-mips.c	/^  MIPS_LIBC_ABI_UNIQUE,$/;"	e	enum:__anon1056	file:
MIPS_LINUX_JB_ELEMENT_SIZE	gdb/mips-linux-tdep.c	92;"	d	file:
MIPS_LINUX_JB_PC	gdb/mips-linux-tdep.c	93;"	d	file:
MIPS_LINUX_SIGBUS	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGBUS = 10,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGCHLD	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGCHLD = 18,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGCLD	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGCLD = MIPS_LINUX_SIGCHLD,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGCONT	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGCONT = 25,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGEMT	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGEMT = 7,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGIO	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGIO = 22,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGPOLL	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGPOLL = MIPS_LINUX_SIGIO,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGPROF	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGPROF = 29,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGPWR	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGPWR = 19,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGRT64	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGRT64 = 64,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGRTMAX	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGRTMAX = 127,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGRTMIN	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGRTMIN = 32,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGSTOP	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGSTOP = 23,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGSYS	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGSYS = 12,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGTSTP	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGTSTP = 24,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGTTIN	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGTTIN = 26,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGTTOU	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGTTOU = 27,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGURG	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGURG = 21,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGUSR1	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGUSR1 = 16,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGUSR2	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGUSR2 = 17,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGVTALRM	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGVTALRM = 28,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGWINCH	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGWINCH = 20,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGXCPU	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGXCPU = 30,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_SIGXFSZ	gdb/mips-linux-tdep.c	/^    MIPS_LINUX_SIGXFSZ = 31,$/;"	e	enum:__anon1758	file:
MIPS_LINUX_WATCH_H	gdb/nat/loongarch-linux-watch.h	19;"	d
MIPS_LINUX_WATCH_H	gdb/nat/mips-linux-watch.h	19;"	d
MIPS_MACH	sim/mips/sim-main.h	1010;"	d
MIPS_MACH	sim/mips/sim-main.h	1012;"	d
MIPS_MACH_HAS_DIV_HILO_HAZARD	sim/mips/sim-main.h	1024;"	d
MIPS_MACH_HAS_MT_HILO_HAZARD	sim/mips/sim-main.h	1018;"	d
MIPS_MACH_HAS_MULT_HILO_HAZARD	sim/mips/sim-main.h	1021;"	d
MIPS_MAGIC_1	include/coff/ecoff.h	28;"	d
MIPS_MAGIC_BIG	include/coff/ecoff.h	30;"	d
MIPS_MAGIC_BIG2	include/coff/ecoff.h	35;"	d
MIPS_MAGIC_BIG3	include/coff/ecoff.h	40;"	d
MIPS_MAGIC_LITTLE	include/coff/ecoff.h	29;"	d
MIPS_MAGIC_LITTLE2	include/coff/ecoff.h	34;"	d
MIPS_MAGIC_LITTLE3	include/coff/ecoff.h	39;"	d
MIPS_MARK_STAB	include/coff/mips.h	117;"	d
MIPS_NBSD_TDEP_H	gdb/mips-nbsd-tdep.h	21;"	d
MIPS_NR_LINUX	gdb/mips-linux-tdep.c	733;"	d	file:
MIPS_NR_N32_LINUX	gdb/mips-linux-tdep.c	735;"	d	file:
MIPS_NR_N32_rt_sigreturn	gdb/mips-linux-tdep.c	740;"	d	file:
MIPS_NR_N64_LINUX	gdb/mips-linux-tdep.c	734;"	d	file:
MIPS_NR_N64_rt_sigreturn	gdb/mips-linux-tdep.c	739;"	d	file:
MIPS_NR_rt_sigreturn	gdb/mips-linux-tdep.c	738;"	d	file:
MIPS_NR_sigreturn	gdb/mips-linux-tdep.c	737;"	d	file:
MIPS_NUMREGS	gdb/mips-tdep.h	/^  MIPS_NUMREGS = 32$/;"	e	enum:__anon1801
MIPS_NUM_OPCODES	opcodes/mips-opc.c	3388;"	d	file:
MIPS_NUM_OPCODES	opcodes/mips-opc.c	3397;"	d	file:
MIPS_PC_REGNUM	gdb/mips-nbsd-tdep.c	37;"	d	file:
MIPS_PC_REGNUM	gdb/mips64-obsd-nat.c	34;"	d	file:
MIPS_PRID_REGNUM	gdb/mips-tdep.h	/^  MIPS_PRID_REGNUM = 89,	\/* Processor ID.  *\/$/;"	e	enum:__anon1800
MIPS_PS_REGNUM	gdb/mips-tdep.h	/^  MIPS_PS_REGNUM = 32,		\/* Contains processor status.  *\/$/;"	e	enum:__anon1800
MIPS_RA_REGNUM	gdb/mips-tdep.h	/^  MIPS_RA_REGNUM = 31,$/;"	e	enum:__anon1800
MIPS_RESERVED_GOTNO	bfd/elf32-mips.c	95;"	d	file:
MIPS_RESERVED_GOTNO	bfd/elf64-mips.c	129;"	d	file:
MIPS_RESERVED_GOTNO	bfd/elfn32-mips.c	100;"	d	file:
MIPS_RESTART_REGNUM	gdb/mips-linux-tdep.h	/^  MIPS_RESTART_REGNUM = 79$/;"	e	enum:__anon1773
MIPS_R_GPREL	include/coff/mips.h	106;"	d
MIPS_R_IGNORE	include/coff/mips.h	100;"	d
MIPS_R_JMPADDR	include/coff/mips.h	103;"	d
MIPS_R_LITERAL	include/coff/mips.h	107;"	d
MIPS_R_PCREL16	include/coff/mips.h	112;"	d
MIPS_R_REFHALF	include/coff/mips.h	101;"	d
MIPS_R_REFHI	include/coff/mips.h	104;"	d
MIPS_R_REFLO	include/coff/mips.h	105;"	d
MIPS_R_REFWORD	include/coff/mips.h	102;"	d
MIPS_S2_REGNUM	gdb/mips-tdep.h	/^  MIPS_S2_REGNUM = 18,		\/* Contains return address in MIPS16 thunks. *\/$/;"	e	enum:__anon1800
MIPS_SP_REGNUM	gdb/mips-tdep.h	/^  MIPS_SP_REGNUM = 29,$/;"	e	enum:__anon1800
MIPS_SVRS_ALL_ARGS	include/opcode/mips.h	1911;"	d
MIPS_SVRS_ALL_STATICS	include/opcode/mips.h	1912;"	d
MIPS_T9_REGNUM	gdb/mips-tdep.h	/^  MIPS_T9_REGNUM = 25,		\/* Contains address of callee in PIC.  *\/$/;"	e	enum:__anon1800
MIPS_TDEP_H	gdb/mips-tdep.h	21;"	d
MIPS_UNMARK_STAB	include/coff/mips.h	118;"	d
MIPS_UNUSED_REGNUM	gdb/mips-tdep.h	/^  MIPS_UNUSED_REGNUM = 73,	\/* Never used, FIXME.  *\/$/;"	e	enum:__anon1800
MIPS_V0_REGNUM	gdb/mips-tdep.h	/^  MIPS_V0_REGNUM = 2,		\/* Function integer return value.  *\/$/;"	e	enum:__anon1800
MIPS_ZERO_REGNUM	gdb/mips-tdep.h	/^  MIPS_ZERO_REGNUM = 0,		\/* Read-only register, always 0.  *\/$/;"	e	enum:__anon1800
MISC	include/opcode/arc.h	/^  MISC,$/;"	e	enum:__anon1255
MISC	opcodes/nds32-asm.h	280;"	d
MISSING_CLOSE_PARENTHESIS	opcodes/epiphany-asm.c	/^static const char * MISSING_CLOSE_PARENTHESIS = N_("missing `)'");$/;"	v	file:
MISSING_CLOSING_PARENTHESIS	opcodes/iq2000-asm.c	/^static const char * MISSING_CLOSING_PARENTHESIS = N_("missing `)'");$/;"	v	file:
MISSING_CLOSING_PARENTHESIS	opcodes/m32r-asm.c	/^static const char * MISSING_CLOSING_PARENTHESIS = N_("missing `)'");$/;"	v	file:
MISSING_CLOSING_PARENTHESIS	opcodes/or1k-asm.c	/^static const char * MISSING_CLOSING_PARENTHESIS = N_("missing `)'");$/;"	v	file:
MIT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MIT:$/;"	l
MIT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MIT:$/;"	l
MIV_FLOAT	sim/frv/frv-sim.h	/^  MIV_FLOAT = 0,$/;"	e	enum:frv_miv
MIV_MEDIA	sim/frv/frv-sim.h	/^  MIV_MEDIA = 1$/;"	e	enum:frv_miv
MIXED_ALIGNMENT	sim/common/sim-config.h	/^  MIXED_ALIGNMENT,$/;"	e	enum:sim_alignments
MI_CMDS_H	gdb/mi/mi-cmds.h	23;"	d
MI_CMD_BREAK_H	gdb/mi/mi-cmd-break.h	22;"	d
MI_COMMAND	gdb/mi/mi-parse.h	/^    MI_COMMAND, CLI_COMMAND$/;"	e	enum:mi_command_type
MI_COMMON_H	gdb/mi/mi-common.h	20;"	d
MI_CONSOLE_H	gdb/mi/mi-console.h	21;"	d
MI_GETOPT_H	gdb/mi/mi-getopt.h	21;"	d
MI_INTERP_H	gdb/mi/mi-interp.h	21;"	d
MI_MAIN_H	gdb/mi/mi-main.h	21;"	d
MI_OUT_H	gdb/mi/mi-out.h	21;"	d
MI_PARSE_H	gdb/mi/mi-parse.h	21;"	d
MI_PRINT_ALL_VALUES	gdb/extension.h	/^    MI_PRINT_ALL_VALUES = PRINT_ALL_VALUES,$/;"	e	enum:ext_lang_frame_args
MI_PRINT_ARGS	gdb/python/py-framefilter.c	/^  MI_PRINT_ARGS,$/;"	e	enum:mi_print_types	file:
MI_PRINT_LOCALS	gdb/python/py-framefilter.c	/^  MI_PRINT_LOCALS$/;"	e	enum:mi_print_types	file:
MI_PRINT_SIMPLE_VALUES	gdb/extension.h	/^    MI_PRINT_SIMPLE_VALUES = PRINT_SIMPLE_VALUES,$/;"	e	enum:ext_lang_frame_args
MI_TABLE_SIZE	gdb/mi/mi-cmds.c	/^    MI_TABLE_SIZE = 227$/;"	e	enum:__anon2096	file:
MJB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MJB:$/;"	l
MJB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MJB:$/;"	l
MJT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MJT:$/;"	l
MJT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MJT:$/;"	l
MK1	sim/rl78/rl78.c	337;"	d	file:
MKB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MKB:$/;"	l
MKB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MKB:$/;"	l
MKT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MKT:$/;"	l
MKT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MKT:$/;"	l
MLB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MLB:$/;"	l
MLB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MLB:$/;"	l
MLCR_ADDR	sim/m32r/dv-m32r_cache.h	35;"	d
MLCR_LM	sim/m32r/dv-m32r_cache.h	36;"	d
MLT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^MLT:$/;"	l
MLT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^MLT:$/;"	l
ML_ANY	include/os9k.h	71;"	d
ML_CBLCODE	include/os9k.h	76;"	d
ML_CCODE	include/os9k.h	75;"	d
ML_FRTNCODE	include/os9k.h	77;"	d
ML_ICODE	include/os9k.h	73;"	d
ML_MASK	include/os9k.h	78;"	d
ML_OBJECT	include/os9k.h	72;"	d
ML_PCODE	include/os9k.h	74;"	d
MMAP_FLAGS	sim/testsuite/sim/cris/c/mmap1.c	42;"	d	file:
MMAP_FLAGS	sim/testsuite/sim/cris/c/mmap4.c	4;"	d	file:
MMAP_FLAGS1	sim/testsuite/sim/cris/c/mmap5.c	46;"	d	file:
MMAP_FLAGS1	sim/testsuite/sim/cris/c/mmap8.c	5;"	d	file:
MMAP_FLAGS2	sim/testsuite/sim/cris/c/mmap5.c	69;"	d	file:
MMAP_FLAGS2	sim/testsuite/sim/cris/c/mmap6.c	6;"	d	file:
MMAP_FLAGS2	sim/testsuite/sim/cris/c/mmap7.c	13;"	d	file:
MMAP_PROT1	sim/testsuite/sim/cris/c/mmap5.c	42;"	d	file:
MMAP_PROT2	sim/testsuite/sim/cris/c/mmap5.c	65;"	d	file:
MMAP_SIZE1	sim/testsuite/sim/cris/c/mmap7.c	8;"	d	file:
MMAP_SIZE2	sim/testsuite/sim/cris/c/mmap7.c	12;"	d	file:
MMAP_SIZE2	sim/testsuite/sim/cris/c/mmap8.c	7;"	d	file:
MMAP_TEST_BAD	sim/testsuite/sim/cris/c/mmap5.c	80;"	d	file:
MMAP_TEST_BAD	sim/testsuite/sim/cris/c/mmap6.c	7;"	d	file:
MMAP_TEST_BAD	sim/testsuite/sim/cris/c/mmap8.c	8;"	d	file:
MMAP_TEST_BAD_ORIG	sim/testsuite/sim/cris/c/mmap5.c	77;"	d	file:
MMASKB	sim/sh/interp.c	1727;"	d	file:
MMBME_MASK	opcodes/ppc-opc.c	2842;"	d	file:
MME	opcodes/ppc-opc.c	2837;"	d	file:
MMHI	gdb/mips-linux-tdep.h	35;"	d
MMI	opcodes/mips-opc.c	348;"	d	file:
MMIX_LD_ALLOCATED_REG_CONTENTS_SECTION_NAME	include/elf/mmix.h	120;"	d
MMIX_LOC_SECTION_START_SYMBOL_PREFIX	include/elf/mmix.h	138;"	d
MMIX_OTHER_SPEC_SECTION_PREFIX	include/elf/mmix.h	133;"	d
MMIX_REG_CONTENTS_SECTION_NAME	include/elf/mmix.h	116;"	d
MMIX_REG_SECTION_NAME	include/elf/mmix.h	128;"	d
MMIX_START_SYMBOL_NAME	include/elf/mmix.h	141;"	d
MMLO	gdb/mips-linux-tdep.h	36;"	d
MMMM	opcodes/ppc-opc.c	2407;"	d	file:
MMO3_DATA	bfd/mmo.c	247;"	d	file:
MMO3_LEFT	bfd/mmo.c	241;"	d	file:
MMO3_MIDDLE	bfd/mmo.c	242;"	d	file:
MMO3_REGQUAL_BITS	bfd/mmo.c	245;"	d	file:
MMO3_RIGHT	bfd/mmo.c	243;"	d	file:
MMO3_SYMBITS	bfd/mmo.c	248;"	d	file:
MMO3_TYPEBITS	bfd/mmo.c	244;"	d	file:
MMO3_UNDEF	bfd/mmo.c	246;"	d	file:
MMO3_WCHAR	bfd/mmo.c	240;"	d	file:
MMOV_MAX_REGS	include/opcode/metag.h	2053;"	d
MMO_DATA_SECTION_NAME	include/elf/mmix.h	149;"	d
MMO_SEC_ALLOC	include/elf/mmix.h	154;"	d
MMO_SEC_CODE	include/elf/mmix.h	158;"	d
MMO_SEC_CONTENTS_CHUNK_SIZE	bfd/mmo.c	232;"	d	file:
MMO_SEC_DATA	include/elf/mmix.h	159;"	d
MMO_SEC_DEBUGGING	include/elf/mmix.h	162;"	d
MMO_SEC_IS_COMMON	include/elf/mmix.h	161;"	d
MMO_SEC_LOAD	include/elf/mmix.h	155;"	d
MMO_SEC_NEVER_LOAD	include/elf/mmix.h	160;"	d
MMO_SEC_READONLY	include/elf/mmix.h	157;"	d
MMO_SEC_RELOC	include/elf/mmix.h	156;"	d
MMO_TEXT_SECTION_NAME	include/elf/mmix.h	148;"	d
MMR	include/opcode/tic54x.h	112;"	d
MMRX	include/opcode/tic54x.h	113;"	d
MMRY	include/opcode/tic54x.h	114;"	d
MMUInit	sim/arm/armcopro.c	/^MMUInit (ARMul_State * state)$/;"	f	file:
MMUMCR	sim/arm/armcopro.c	/^MMUMCR (ARMul_State * state,$/;"	f	file:
MMUMRC	sim/arm/armcopro.c	/^MMUMRC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
MMURead	sim/arm/armcopro.c	/^MMURead (ARMul_State * state ATTRIBUTE_UNUSED, unsigned reg, ARMword * value)$/;"	f	file:
MMUReg	sim/arm/armcopro.c	/^static ARMword MMUReg[8];$/;"	v	file:
MMUWrite	sim/arm/armcopro.c	/^MMUWrite (ARMul_State * state, unsigned reg, ARMword value)$/;"	f	file:
MMU_STATE	sim/bfin/dv-bfin_mmu.c	305;"	d	file:
MN10200_H	include/opcode/mn10200.h	23;"	d
MN10200_OPERAND_AREG	include/opcode/mn10200.h	80;"	d
MN10200_OPERAND_DREG	include/opcode/mn10200.h	78;"	d
MN10200_OPERAND_EXTENDED	include/opcode/mn10200.h	94;"	d
MN10200_OPERAND_MDR	include/opcode/mn10200.h	84;"	d
MN10200_OPERAND_MEMADDR	include/opcode/mn10200.h	100;"	d
MN10200_OPERAND_NOCHECK	include/opcode/mn10200.h	96;"	d
MN10200_OPERAND_PAREN	include/opcode/mn10200.h	90;"	d
MN10200_OPERAND_PCREL	include/opcode/mn10200.h	98;"	d
MN10200_OPERAND_PROMOTE	include/opcode/mn10200.h	88;"	d
MN10200_OPERAND_PSW	include/opcode/mn10200.h	82;"	d
MN10200_OPERAND_RELAX	include/opcode/mn10200.h	102;"	d
MN10200_OPERAND_REPEATED	include/opcode/mn10200.h	92;"	d
MN10200_OPERAND_SIGNED	include/opcode/mn10200.h	86;"	d
MN103	include/opcode/mn10300.h	164;"	d
MN10300_CONVERT_CALL_TO_CALLS	bfd/elf-m10300.c	62;"	d	file:
MN10300_DELETED_PROLOGUE_BYTES	bfd/elf-m10300.c	66;"	d	file:
MN10300_ELF_DATA	bfd/elf-bfd.h	/^  MN10300_ELF_DATA,$/;"	e	enum:elf_target_id
MN10300_ELF_GREGSET_T_REG_INDEX_A0	gdb/mn10300-linux-tdep.c	70;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_A1	gdb/mn10300-linux-tdep.c	69;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_A2	gdb/mn10300-linux-tdep.c	50;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_A3	gdb/mn10300-linux-tdep.c	49;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_D0	gdb/mn10300-linux-tdep.c	72;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_D1	gdb/mn10300-linux-tdep.c	71;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_D2	gdb/mn10300-linux-tdep.c	52;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_D3	gdb/mn10300-linux-tdep.c	51;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E0	gdb/mn10300-linux-tdep.c	58;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E1	gdb/mn10300-linux-tdep.c	57;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E2	gdb/mn10300-linux-tdep.c	64;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E3	gdb/mn10300-linux-tdep.c	63;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E4	gdb/mn10300-linux-tdep.c	62;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E5	gdb/mn10300-linux-tdep.c	61;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E6	gdb/mn10300-linux-tdep.c	60;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_E7	gdb/mn10300-linux-tdep.c	59;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_EPSW	gdb/mn10300-linux-tdep.c	74;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_LAR	gdb/mn10300-linux-tdep.c	66;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_LIR	gdb/mn10300-linux-tdep.c	67;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_MCRH	gdb/mn10300-linux-tdep.c	55;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_MCRL	gdb/mn10300-linux-tdep.c	54;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_MCVF	gdb/mn10300-linux-tdep.c	53;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_MDR	gdb/mn10300-linux-tdep.c	68;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_MDRQ	gdb/mn10300-linux-tdep.c	56;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_ORIG_D0	gdb/mn10300-linux-tdep.c	73;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_PC	gdb/mn10300-linux-tdep.c	75;"	d	file:
MN10300_ELF_GREGSET_T_REG_INDEX_SP	gdb/mn10300-linux-tdep.c	65;"	d	file:
MN10300_ELF_NFPREG	gdb/mn10300-linux-tdep.c	36;"	d	file:
MN10300_ELF_NGREG	gdb/mn10300-linux-tdep.c	35;"	d	file:
MN10300_H	include/opcode/mn10300.h	23;"	d
MN10300_HASH_ENTRIES_INITIALIZED	bfd/elf-m10300.c	95;"	d	file:
MN10300_MAX_NUM_REGS	gdb/mn10300-tdep.c	41;"	d	file:
MN10300_MAX_OPERANDS	include/opcode/mn10300.h	27;"	d
MN10300_MAX_REGISTER_SIZE	gdb/mn10300-tdep.c	44;"	d	file:
MN10300_OPERAND_24BIT	include/opcode/mn10300.h	137;"	d
MN10300_OPERAND_AREG	include/opcode/mn10300.h	93;"	d
MN10300_OPERAND_DREG	include/opcode/mn10300.h	91;"	d
MN10300_OPERAND_EPSW	include/opcode/mn10300.h	129;"	d
MN10300_OPERAND_EXTENDED	include/opcode/mn10300.h	109;"	d
MN10300_OPERAND_FDREG	include/opcode/mn10300.h	141;"	d
MN10300_OPERAND_FPCR	include/opcode/mn10300.h	143;"	d
MN10300_OPERAND_FSREG	include/opcode/mn10300.h	139;"	d
MN10300_OPERAND_MDR	include/opcode/mn10300.h	99;"	d
MN10300_OPERAND_MEMADDR	include/opcode/mn10300.h	117;"	d
MN10300_OPERAND_MSP	include/opcode/mn10300.h	125;"	d
MN10300_OPERAND_PAREN	include/opcode/mn10300.h	105;"	d
MN10300_OPERAND_PC	include/opcode/mn10300.h	127;"	d
MN10300_OPERAND_PCREL	include/opcode/mn10300.h	115;"	d
MN10300_OPERAND_PLUS	include/opcode/mn10300.h	135;"	d
MN10300_OPERAND_PROMOTE	include/opcode/mn10300.h	103;"	d
MN10300_OPERAND_PSW	include/opcode/mn10300.h	97;"	d
MN10300_OPERAND_REG_LIST	include/opcode/mn10300.h	113;"	d
MN10300_OPERAND_RELAX	include/opcode/mn10300.h	119;"	d
MN10300_OPERAND_REPEATED	include/opcode/mn10300.h	107;"	d
MN10300_OPERAND_RREG	include/opcode/mn10300.h	131;"	d
MN10300_OPERAND_SIGNED	include/opcode/mn10300.h	101;"	d
MN10300_OPERAND_SP	include/opcode/mn10300.h	95;"	d
MN10300_OPERAND_SPLIT	include/opcode/mn10300.h	111;"	d
MN10300_OPERAND_SSP	include/opcode/mn10300.h	123;"	d
MN10300_OPERAND_USP	include/opcode/mn10300.h	121;"	d
MN10300_OPERAND_XRREG	include/opcode/mn10300.h	133;"	d
MNAME	bfd/elfxx-mips.c	960;"	d	file:
MNAME	bfd/elfxx-mips.c	969;"	d	file:
MNEM	opcodes/epiphany-opc.c	1437;"	d	file:
MNEM	opcodes/epiphany-opc.c	2101;"	d	file:
MNEM	opcodes/epiphany-opc.c	210;"	d	file:
MNEM	opcodes/epiphany-opc.c	3911;"	d	file:
MNEM	opcodes/fr30-opc.c	1174;"	d	file:
MNEM	opcodes/fr30-opc.c	1198;"	d	file:
MNEM	opcodes/fr30-opc.c	1248;"	d	file:
MNEM	opcodes/fr30-opc.c	169;"	d	file:
MNEM	opcodes/frv-opc.c	1507;"	d	file:
MNEM	opcodes/frv-opc.c	5980;"	d	file:
MNEM	opcodes/frv-opc.c	6020;"	d	file:
MNEM	opcodes/frv-opc.c	6114;"	d	file:
MNEM	opcodes/ip2k-opc.c	129;"	d	file:
MNEM	opcodes/ip2k-opc.c	660;"	d	file:
MNEM	opcodes/ip2k-opc.c	696;"	d	file:
MNEM	opcodes/ip2k-opc.c	779;"	d	file:
MNEM	opcodes/iq2000-opc.c	1894;"	d	file:
MNEM	opcodes/iq2000-opc.c	2282;"	d	file:
MNEM	opcodes/iq2000-opc.c	229;"	d	file:
MNEM	opcodes/iq2000-opc.c	3333;"	d	file:
MNEM	opcodes/lm32-opc.c	141;"	d	file:
MNEM	opcodes/lm32-opc.c	702;"	d	file:
MNEM	opcodes/lm32-opc.c	714;"	d	file:
MNEM	opcodes/lm32-opc.c	731;"	d	file:
MNEM	opcodes/m32c-opc.c	7873;"	d	file:
MNEM	opcodes/m32c-opc.c	80056;"	d	file:
MNEM	opcodes/m32c-opc.c	80072;"	d	file:
MNEM	opcodes/m32c-opc.c	80100;"	d	file:
MNEM	opcodes/m32r-opc.c	1115;"	d	file:
MNEM	opcodes/m32r-opc.c	1271;"	d	file:
MNEM	opcodes/m32r-opc.c	1684;"	d	file:
MNEM	opcodes/m32r-opc.c	212;"	d	file:
MNEM	opcodes/mep-opc.c	588;"	d	file:
MNEM	opcodes/mep-opc.c	6081;"	d	file:
MNEM	opcodes/mep-opc.c	6145;"	d	file:
MNEM	opcodes/mep-opc.c	6305;"	d	file:
MNEM	opcodes/mt-opc.c	260;"	d	file:
MNEM	opcodes/mt-opc.c	773;"	d	file:
MNEM	opcodes/mt-opc.c	785;"	d	file:
MNEM	opcodes/mt-opc.c	802;"	d	file:
MNEM	opcodes/or1k-opc.c	175;"	d	file:
MNEM	opcodes/or1k-opc.c	928;"	d	file:
MNEM	opcodes/or1k-opc.c	940;"	d	file:
MNEM	opcodes/or1k-opc.c	957;"	d	file:
MNEM	opcodes/xc16x-opc.c	2899;"	d	file:
MNEM	opcodes/xc16x-opc.c	2911;"	d	file:
MNEM	opcodes/xc16x-opc.c	2928;"	d	file:
MNEM	opcodes/xc16x-opc.c	304;"	d	file:
MNEM	opcodes/xstormy16-opc.c	1052;"	d	file:
MNEM	opcodes/xstormy16-opc.c	165;"	d	file:
MNEM	opcodes/xstormy16-opc.c	948;"	d	file:
MNEM	opcodes/xstormy16-opc.c	980;"	d	file:
MNSH_FS_DIRECT	gdb/nat/linux-namespaces.c	/^    MNSH_FS_DIRECT,$/;"	e	enum:mnsh_fs_code	file:
MNSH_FS_ERROR	gdb/nat/linux-namespaces.c	/^    MNSH_FS_ERROR = -1,$/;"	e	enum:mnsh_fs_code	file:
MNSH_FS_HELPER	gdb/nat/linux-namespaces.c	/^    MNSH_FS_HELPER$/;"	e	enum:mnsh_fs_code	file:
MNSH_MSG_ERROR	gdb/nat/linux-namespaces.c	/^    MNSH_MSG_ERROR,$/;"	e	enum:mnsh_msg_type	file:
MNSH_REQ_OPEN	gdb/nat/linux-namespaces.c	/^    MNSH_REQ_OPEN,$/;"	e	enum:mnsh_msg_type	file:
MNSH_REQ_READLINK	gdb/nat/linux-namespaces.c	/^    MNSH_REQ_READLINK,$/;"	e	enum:mnsh_msg_type	file:
MNSH_REQ_SETNS	gdb/nat/linux-namespaces.c	/^    MNSH_REQ_SETNS,$/;"	e	enum:mnsh_msg_type	file:
MNSH_REQ_UNLINK	gdb/nat/linux-namespaces.c	/^    MNSH_REQ_UNLINK,$/;"	e	enum:mnsh_msg_type	file:
MNSH_RET_FD	gdb/nat/linux-namespaces.c	/^    MNSH_RET_FD,$/;"	e	enum:mnsh_msg_type	file:
MNSH_RET_INT	gdb/nat/linux-namespaces.c	/^    MNSH_RET_INT,$/;"	e	enum:mnsh_msg_type	file:
MNSH_RET_INTSTR	gdb/nat/linux-namespaces.c	/^    MNSH_RET_INTSTR,$/;"	e	enum:mnsh_msg_type	file:
MO	opcodes/mmix-opc.c	84;"	d	file:
MO	opcodes/ppc-opc.c	1924;"	d	file:
MOD	include/opcode/tic54x.h	97;"	d
MOD	sim/sh/interp.c	429;"	d	file:
MOD	zlib/adler32.c	38;"	d	file:
MOD	zlib/adler32.c	57;"	d	file:
MOD28	zlib/adler32.c	33;"	d	file:
MOD28	zlib/adler32.c	58;"	d	file:
MOD63	zlib/adler32.c	43;"	d	file:
MOD63	zlib/adler32.c	59;"	d	file:
MODDI	include/cgen/basic-ops.h	181;"	d
MODDI	sim/common/cgen-ops.h	187;"	d
MODE	include/opcode/h8300.h	/^  MODE =	0x7F00,$/;"	e	enum:h8_flags
MODEBITS	sim/arm/armemu.h	130;"	d
MODEINCP_NO	sim/cris/cris-desc.h	/^  MODEINCP_NO, MODEINCP_YES$/;"	e	enum:insn_memincness_mode
MODEINCP_YES	sim/cris/cris-desc.h	/^  MODEINCP_NO, MODEINCP_YES$/;"	e	enum:insn_memincness_mode
MODEL_CRISV10	sim/cris/arch.h	/^  MODEL_CRISV10, MODEL_CRISV32, MODEL_MAX$/;"	e	enum:model_type
MODEL_CRISV10_DATA	sim/cris/cpuv10.h	/^} MODEL_CRISV10_DATA;$/;"	t	typeref:struct:__anon742
MODEL_CRISV32	sim/cris/arch.h	/^  MODEL_CRISV10, MODEL_CRISV32, MODEL_MAX$/;"	e	enum:model_type
MODEL_CRISV32_DATA	sim/cris/cpuv32.h	/^} MODEL_CRISV32_DATA;$/;"	t	typeref:struct:__anon698
MODEL_FN	sim/common/sim-model.h	/^typedef int (MODEL_FN) (sim_cpu *, void *);$/;"	t
MODEL_FR400	sim/frv/arch.h	/^ , MODEL_FR400, MODEL_FR450, MODEL_SIMPLE, MODEL_MAX$/;"	e	enum:model_type
MODEL_FR400_DATA	sim/frv/cpu.h	/^} MODEL_FR400_DATA;$/;"	t	typeref:struct:__anon113
MODEL_FR450	sim/frv/arch.h	/^ , MODEL_FR400, MODEL_FR450, MODEL_SIMPLE, MODEL_MAX$/;"	e	enum:model_type
MODEL_FR450_DATA	sim/frv/cpu.h	/^} MODEL_FR450_DATA;$/;"	t	typeref:struct:__anon114
MODEL_FR500	sim/frv/arch.h	/^  MODEL_FRV, MODEL_FR550, MODEL_FR500, MODEL_TOMCAT$/;"	e	enum:model_type
MODEL_FR500_DATA	sim/frv/cpu.h	/^} MODEL_FR500_DATA;$/;"	t	typeref:struct:__anon111
MODEL_FR550	sim/frv/arch.h	/^  MODEL_FRV, MODEL_FR550, MODEL_FR500, MODEL_TOMCAT$/;"	e	enum:model_type
MODEL_FR550_DATA	sim/frv/cpu.h	/^} MODEL_FR550_DATA;$/;"	t	typeref:struct:__anon110
MODEL_FRV	sim/frv/arch.h	/^  MODEL_FRV, MODEL_FR550, MODEL_FR500, MODEL_TOMCAT$/;"	e	enum:model_type
MODEL_FRV_DATA	sim/frv/cpu.h	/^} MODEL_FRV_DATA;$/;"	t	typeref:struct:__anon109
MODEL_INIT	sim/common/sim-model.h	136;"	d
MODEL_INLINE	sim/ppc/std-config.h	574;"	d
MODEL_IQ2000	sim/iq2000/arch.h	/^  MODEL_IQ2000, MODEL_MAX$/;"	e	enum:model_type
MODEL_IQ2000_DATA	sim/iq2000/cpu.h	/^} MODEL_IQ2000_DATA;$/;"	t	typeref:struct:__anon597
MODEL_ISSUE_IGNORE	sim/common/sim-config.h	279;"	d
MODEL_ISSUE_IGNORE	sim/ppc/std-config.h	250;"	d
MODEL_ISSUE_PROCESS	sim/common/sim-config.h	280;"	d
MODEL_ISSUE_PROCESS	sim/ppc/std-config.h	251;"	d
MODEL_LM32	sim/lm32/arch.h	/^  MODEL_LM32, MODEL_MAX$/;"	e	enum:model_type
MODEL_LM32_DATA	sim/lm32/cpu.h	/^} MODEL_LM32_DATA;$/;"	t	typeref:struct:__anon543
MODEL_M32R2	sim/m32r/arch.h	/^  MODEL_M32R_D, MODEL_TEST, MODEL_M32RX, MODEL_M32R2$/;"	e	enum:model_type
MODEL_M32R2_DATA	sim/m32r/cpu2.h	/^} MODEL_M32R2_DATA;$/;"	t	typeref:struct:__anon254
MODEL_M32RX	sim/m32r/arch.h	/^  MODEL_M32R_D, MODEL_TEST, MODEL_M32RX, MODEL_M32R2$/;"	e	enum:model_type
MODEL_M32RX_DATA	sim/m32r/cpux.h	/^} MODEL_M32RX_DATA;$/;"	t	typeref:struct:__anon384
MODEL_M32R_D	sim/m32r/arch.h	/^  MODEL_M32R_D, MODEL_TEST, MODEL_M32RX, MODEL_M32R2$/;"	e	enum:model_type
MODEL_M32R_D_DATA	sim/m32r/cpu.h	/^} MODEL_M32R_D_DATA;$/;"	t	typeref:struct:__anon356
MODEL_MACH	sim/common/sim-model.h	128;"	d
MODEL_MAX	sim/bfin/arch.h	/^  MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/cris/arch.h	/^  MODEL_CRISV10, MODEL_CRISV32, MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/frv/arch.h	/^ , MODEL_FR400, MODEL_FR450, MODEL_SIMPLE, MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/iq2000/arch.h	/^  MODEL_IQ2000, MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/lm32/arch.h	/^  MODEL_LM32, MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/m32r/arch.h	/^ , MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/or1k/arch.h	/^  MODEL_OR1200, MODEL_OR1200ND, MODEL_MAX$/;"	e	enum:model_type
MODEL_MAX	sim/sh64/arch.h	/^ , MODEL_SH3E, MODEL_MAX$/;"	e	enum:model_type
MODEL_NAME	sim/common/sim-model.h	126;"	d
MODEL_NUM	sim/common/sim-model.h	131;"	d
MODEL_OR1200	sim/or1k/arch.h	/^  MODEL_OR1200, MODEL_OR1200ND, MODEL_MAX$/;"	e	enum:model_type
MODEL_OR1200ND	sim/or1k/arch.h	/^  MODEL_OR1200, MODEL_OR1200ND, MODEL_MAX$/;"	e	enum:model_type
MODEL_OR1200ND_DATA	sim/or1k/cpu.h	/^} MODEL_OR1200ND_DATA;$/;"	t	typeref:struct:__anon89
MODEL_OR1200_DATA	sim/or1k/cpu.h	/^} MODEL_OR1200_DATA;$/;"	t	typeref:struct:__anon88
MODEL_SH2	sim/sh64/arch.h	/^ , MODEL_SH5_MEDIA, MODEL_SH2, MODEL_SH2E, MODEL_SH3$/;"	e	enum:model_type
MODEL_SH2A_FPU	sim/sh64/arch.h	/^  MODEL_SH2A_NOFPU, MODEL_SH2A_FPU, MODEL_SH4_NOFPU, MODEL_SH4$/;"	e	enum:model_type
MODEL_SH2A_NOFPU	sim/sh64/arch.h	/^  MODEL_SH2A_NOFPU, MODEL_SH2A_FPU, MODEL_SH4_NOFPU, MODEL_SH4$/;"	e	enum:model_type
MODEL_SH2E	sim/sh64/arch.h	/^ , MODEL_SH5_MEDIA, MODEL_SH2, MODEL_SH2E, MODEL_SH3$/;"	e	enum:model_type
MODEL_SH3	sim/sh64/arch.h	/^ , MODEL_SH5_MEDIA, MODEL_SH2, MODEL_SH2E, MODEL_SH3$/;"	e	enum:model_type
MODEL_SH3E	sim/sh64/arch.h	/^ , MODEL_SH3E, MODEL_MAX$/;"	e	enum:model_type
MODEL_SH4	sim/sh64/arch.h	/^  MODEL_SH2A_NOFPU, MODEL_SH2A_FPU, MODEL_SH4_NOFPU, MODEL_SH4$/;"	e	enum:model_type
MODEL_SH4A	sim/sh64/arch.h	/^ , MODEL_SH4A_NOFPU, MODEL_SH4A, MODEL_SH4AL, MODEL_SH5$/;"	e	enum:model_type
MODEL_SH4AL	sim/sh64/arch.h	/^ , MODEL_SH4A_NOFPU, MODEL_SH4A, MODEL_SH4AL, MODEL_SH5$/;"	e	enum:model_type
MODEL_SH4A_NOFPU	sim/sh64/arch.h	/^ , MODEL_SH4A_NOFPU, MODEL_SH4A, MODEL_SH4AL, MODEL_SH5$/;"	e	enum:model_type
MODEL_SH4_DATA	sim/sh64/cpu.h	/^} MODEL_SH4_DATA;$/;"	t	typeref:struct:__anon857
MODEL_SH4_NOFPU	sim/sh64/arch.h	/^  MODEL_SH2A_NOFPU, MODEL_SH2A_FPU, MODEL_SH4_NOFPU, MODEL_SH4$/;"	e	enum:model_type
MODEL_SH5	sim/sh64/arch.h	/^ , MODEL_SH4A_NOFPU, MODEL_SH4A, MODEL_SH4AL, MODEL_SH5$/;"	e	enum:model_type
MODEL_SH5_DATA	sim/sh64/cpu.h	/^} MODEL_SH5_DATA;$/;"	t	typeref:struct:__anon858
MODEL_SH5_MEDIA	sim/sh64/arch.h	/^ , MODEL_SH5_MEDIA, MODEL_SH2, MODEL_SH2E, MODEL_SH3$/;"	e	enum:model_type
MODEL_SH5_MEDIA_DATA	sim/sh64/cpu.h	/^} MODEL_SH5_MEDIA_DATA;$/;"	t	typeref:struct:__anon859
MODEL_SIMPLE	sim/frv/arch.h	/^ , MODEL_FR400, MODEL_FR450, MODEL_SIMPLE, MODEL_MAX$/;"	e	enum:model_type
MODEL_SIMPLE_DATA	sim/frv/cpu.h	/^} MODEL_SIMPLE_DATA;$/;"	t	typeref:struct:__anon115
MODEL_TEST	sim/m32r/arch.h	/^  MODEL_M32R_D, MODEL_TEST, MODEL_M32RX, MODEL_M32R2$/;"	e	enum:model_type
MODEL_TEST_DATA	sim/m32r/cpu.h	/^} MODEL_TEST_DATA;$/;"	t	typeref:struct:__anon357
MODEL_TIMING	sim/common/sim-model.h	134;"	d
MODEL_TOMCAT	sim/frv/arch.h	/^  MODEL_FRV, MODEL_FR550, MODEL_FR500, MODEL_TOMCAT$/;"	e	enum:model_type
MODEL_TOMCAT_DATA	sim/frv/cpu.h	/^} MODEL_TOMCAT_DATA;$/;"	t	typeref:struct:__anon112
MODEL_TYPE	sim/bfin/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/cris/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/frv/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/iq2000/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/lm32/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/m32r/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/or1k/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEL_TYPE	sim/sh64/arch.h	/^} MODEL_TYPE;$/;"	t	typeref:enum:model_type
MODEMEMP_NO	sim/cris/cris-desc.h	/^  MODEMEMP_NO, MODEMEMP_YES$/;"	e	enum:insn_memoryness_mode
MODEMEMP_YES	sim/cris/cris-desc.h	/^  MODEMEMP_NO, MODEMEMP_YES$/;"	e	enum:insn_memoryness_mode
MODET	sim/arm/thumbemu.c	25;"	d	file:
MODE_AUTOINCREMENT	sim/cris/cris-desc.h	/^  MODE_QUICK_IMMEDIATE, MODE_REGISTER, MODE_INDIRECT, MODE_AUTOINCREMENT$/;"	e	enum:insn_mode
MODE_BI	sim/common/cgen-types.h	/^  MODE_VOID, MODE_BI,$/;"	e	enum:mode_type
MODE_BLOCK	sim/mn10300/dv-mn103iop.c	/^  MODE_BLOCK,$/;"	e	enum:__anon803	file:
MODE_DF	sim/common/cgen-types.h	/^  MODE_SF, MODE_DF, MODE_XF, MODE_TF,$/;"	e	enum:mode_type
MODE_DI	sim/common/cgen-types.h	/^  MODE_QI, MODE_HI, MODE_SI, MODE_DI,$/;"	e	enum:mode_type
MODE_HI	sim/common/cgen-types.h	/^  MODE_QI, MODE_HI, MODE_SI, MODE_DI,$/;"	e	enum:mode_type
MODE_INDIRECT	sim/cris/cris-desc.h	/^  MODE_QUICK_IMMEDIATE, MODE_REGISTER, MODE_INDIRECT, MODE_AUTOINCREMENT$/;"	e	enum:insn_mode
MODE_INT	sim/common/cgen-types.h	/^  MODE_INT, MODE_UINT, MODE_PTR, \/*??? MODE_ADDR, MODE_IADDR,*\/$/;"	e	enum:mode_type
MODE_MAX	sim/common/cgen-types.h	/^  MODE_MAX$/;"	e	enum:mode_type
MODE_NAME	sim/common/cgen-types.h	60;"	d
MODE_PTR	sim/common/cgen-types.h	/^  MODE_INT, MODE_UINT, MODE_PTR, \/*??? MODE_ADDR, MODE_IADDR,*\/$/;"	e	enum:mode_type
MODE_QI	sim/common/cgen-types.h	/^  MODE_QI, MODE_HI, MODE_SI, MODE_DI,$/;"	e	enum:mode_type
MODE_QUICK_IMMEDIATE	sim/cris/cris-desc.h	/^  MODE_QUICK_IMMEDIATE, MODE_REGISTER, MODE_INDIRECT, MODE_AUTOINCREMENT$/;"	e	enum:insn_mode
MODE_REGISTER	sim/cris/cris-desc.h	/^  MODE_QUICK_IMMEDIATE, MODE_REGISTER, MODE_INDIRECT, MODE_AUTOINCREMENT$/;"	e	enum:insn_mode
MODE_SF	sim/common/cgen-types.h	/^  MODE_SF, MODE_DF, MODE_XF, MODE_TF,$/;"	e	enum:mode_type
MODE_SI	sim/common/cgen-types.h	/^  MODE_QI, MODE_HI, MODE_SI, MODE_DI,$/;"	e	enum:mode_type
MODE_TARGET_MAX	sim/common/cgen-types.h	/^  MODE_TARGET_MAX \/* = MODE_TF? *\/,$/;"	e	enum:mode_type
MODE_TF	sim/common/cgen-types.h	/^  MODE_SF, MODE_DF, MODE_XF, MODE_TF,$/;"	e	enum:mode_type
MODE_TYPE	sim/common/cgen-types.h	/^} MODE_TYPE;$/;"	t	typeref:enum:mode_type
MODE_UDI	sim/common/cgen-types.h	/^  MODE_UQI, MODE_UHI, MODE_USI, MODE_UDI,$/;"	e	enum:mode_type
MODE_UHI	sim/common/cgen-types.h	/^  MODE_UQI, MODE_UHI, MODE_USI, MODE_UDI,$/;"	e	enum:mode_type
MODE_UINT	sim/common/cgen-types.h	/^  MODE_INT, MODE_UINT, MODE_PTR, \/*??? MODE_ADDR, MODE_IADDR,*\/$/;"	e	enum:mode_type
MODE_UQI	sim/common/cgen-types.h	/^  MODE_UQI, MODE_UHI, MODE_USI, MODE_UDI,$/;"	e	enum:mode_type
MODE_USI	sim/common/cgen-types.h	/^  MODE_UQI, MODE_UHI, MODE_USI, MODE_UDI,$/;"	e	enum:mode_type
MODE_VOID	sim/common/cgen-types.h	/^  MODE_VOID, MODE_BI,$/;"	e	enum:mode_type
MODE_XF	sim/common/cgen-types.h	/^  MODE_SF, MODE_DF, MODE_XF, MODE_TF,$/;"	e	enum:mode_type
MODF	sim/bfin/dv-bfin_spi.h	44;"	d
MODHI	include/cgen/basic-ops.h	91;"	d
MODHI	sim/common/cgen-ops.h	97;"	d
MODNAME	include/os9k.h	96;"	d
MODQI	include/cgen/basic-ops.h	61;"	d
MODQI	sim/common/cgen-ops.h	67;"	d
MODREV	include/os9k.h	39;"	d
MODRM_CHECK	opcodes/i386-dis.c	3279;"	d	file:
MODRM_MOD_FIELD	include/opcode/i386.h	102;"	d
MODRM_REG_FIELD	include/opcode/i386.h	103;"	d
MODRM_RM_FIELD	include/opcode/i386.h	104;"	d
MODSI	include/cgen/basic-ops.h	121;"	d
MODSI	sim/common/cgen-ops.h	127;"	d
MODSYNC	include/os9k.h	32;"	d
MODSYNC	include/os9k.h	36;"	d
MODULE_DOMAIN	gdb/symtab.h	/^  MODULE_DOMAIN,$/;"	e	enum:domain_enum_tag
MODULE_INFO_FN	sim/common/sim-module.h	/^typedef void   (MODULE_INFO_FN) (SIM_DESC, int);$/;"	t
MODULE_INFO_LIST	sim/common/sim-module.h	/^} MODULE_INFO_LIST;$/;"	t	typeref:struct:module_info_list
MODULE_INIT_FN	sim/common/sim-module.h	/^typedef SIM_RC (MODULE_INIT_FN) (SIM_DESC);$/;"	t
MODULE_INIT_LIST	sim/common/sim-module.h	/^} MODULE_INIT_LIST;$/;"	t	typeref:struct:module_init_list
MODULE_INSTALL_FN	sim/common/sim-module.h	/^typedef SIM_RC (MODULE_INSTALL_FN) (SIM_DESC);$/;"	t
MODULE_RESUME_FN	sim/common/sim-module.h	/^typedef SIM_RC (MODULE_RESUME_FN) (SIM_DESC);$/;"	t
MODULE_RESUME_LIST	sim/common/sim-module.h	/^} MODULE_RESUME_LIST;$/;"	t	typeref:struct:module_resume_list
MODULE_SUSPEND_FN	sim/common/sim-module.h	/^typedef SIM_RC (MODULE_SUSPEND_FN) (SIM_DESC);$/;"	t
MODULE_SUSPEND_LIST	sim/common/sim-module.h	/^} MODULE_SUSPEND_LIST;$/;"	t	typeref:struct:module_suspend_list
MODULE_UNINSTALL_FN	sim/common/sim-module.h	/^typedef void   (MODULE_UNINSTALL_FN) (SIM_DESC);$/;"	t
MODULE_UNINSTALL_LIST	sim/common/sim-module.h	/^} MODULE_UNINSTALL_LIST;$/;"	t	typeref:struct:module_uninstall_list
MOD_0F01_REG_0	opcodes/i386-dis.c	/^  MOD_0F01_REG_0,$/;"	e	enum:__anon45	file:
MOD_0F01_REG_1	opcodes/i386-dis.c	/^  MOD_0F01_REG_1,$/;"	e	enum:__anon45	file:
MOD_0F01_REG_2	opcodes/i386-dis.c	/^  MOD_0F01_REG_2,$/;"	e	enum:__anon45	file:
MOD_0F01_REG_3	opcodes/i386-dis.c	/^  MOD_0F01_REG_3,$/;"	e	enum:__anon45	file:
MOD_0F01_REG_5	opcodes/i386-dis.c	/^  MOD_0F01_REG_5,$/;"	e	enum:__anon45	file:
MOD_0F01_REG_7	opcodes/i386-dis.c	/^  MOD_0F01_REG_7,$/;"	e	enum:__anon45	file:
MOD_0F12_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F12_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F13	opcodes/i386-dis.c	/^  MOD_0F13,$/;"	e	enum:__anon45	file:
MOD_0F16_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F16_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F17	opcodes/i386-dis.c	/^  MOD_0F17,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_0	opcodes/i386-dis.c	/^  MOD_0F18_REG_0,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_1	opcodes/i386-dis.c	/^  MOD_0F18_REG_1,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_2	opcodes/i386-dis.c	/^  MOD_0F18_REG_2,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_3	opcodes/i386-dis.c	/^  MOD_0F18_REG_3,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_4	opcodes/i386-dis.c	/^  MOD_0F18_REG_4,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_5	opcodes/i386-dis.c	/^  MOD_0F18_REG_5,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_6	opcodes/i386-dis.c	/^  MOD_0F18_REG_6,$/;"	e	enum:__anon45	file:
MOD_0F18_REG_7	opcodes/i386-dis.c	/^  MOD_0F18_REG_7,$/;"	e	enum:__anon45	file:
MOD_0F1A_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F1A_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F1B_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F1B_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F1B_PREFIX_1	opcodes/i386-dis.c	/^  MOD_0F1B_PREFIX_1,$/;"	e	enum:__anon45	file:
MOD_0F1C_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F1C_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F1E_PREFIX_1	opcodes/i386-dis.c	/^  MOD_0F1E_PREFIX_1,$/;"	e	enum:__anon45	file:
MOD_0F24	opcodes/i386-dis.c	/^  MOD_0F24,$/;"	e	enum:__anon45	file:
MOD_0F26	opcodes/i386-dis.c	/^  MOD_0F26,$/;"	e	enum:__anon45	file:
MOD_0F2B_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F2B_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F2B_PREFIX_1	opcodes/i386-dis.c	/^  MOD_0F2B_PREFIX_1,$/;"	e	enum:__anon45	file:
MOD_0F2B_PREFIX_2	opcodes/i386-dis.c	/^  MOD_0F2B_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_0F2B_PREFIX_3	opcodes/i386-dis.c	/^  MOD_0F2B_PREFIX_3,$/;"	e	enum:__anon45	file:
MOD_0F382A_PREFIX_2	opcodes/i386-dis.c	/^  MOD_0F382A_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_0F38F5_PREFIX_2	opcodes/i386-dis.c	/^  MOD_0F38F5_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_0F38F6_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F38F6_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F38F8_PREFIX_2	opcodes/i386-dis.c	/^  MOD_0F38F8_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_0F38F9_PREFIX_0	opcodes/i386-dis.c	/^  MOD_0F38F9_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_0F51	opcodes/i386-dis.c	/^  MOD_0F51,$/;"	e	enum:__anon45	file:
MOD_0F71_REG_2	opcodes/i386-dis.c	/^  MOD_0F71_REG_2,$/;"	e	enum:__anon45	file:
MOD_0F71_REG_4	opcodes/i386-dis.c	/^  MOD_0F71_REG_4,$/;"	e	enum:__anon45	file:
MOD_0F71_REG_6	opcodes/i386-dis.c	/^  MOD_0F71_REG_6,$/;"	e	enum:__anon45	file:
MOD_0F72_REG_2	opcodes/i386-dis.c	/^  MOD_0F72_REG_2,$/;"	e	enum:__anon45	file:
MOD_0F72_REG_4	opcodes/i386-dis.c	/^  MOD_0F72_REG_4,$/;"	e	enum:__anon45	file:
MOD_0F72_REG_6	opcodes/i386-dis.c	/^  MOD_0F72_REG_6,$/;"	e	enum:__anon45	file:
MOD_0F73_REG_2	opcodes/i386-dis.c	/^  MOD_0F73_REG_2,$/;"	e	enum:__anon45	file:
MOD_0F73_REG_3	opcodes/i386-dis.c	/^  MOD_0F73_REG_3,$/;"	e	enum:__anon45	file:
MOD_0F73_REG_6	opcodes/i386-dis.c	/^  MOD_0F73_REG_6,$/;"	e	enum:__anon45	file:
MOD_0F73_REG_7	opcodes/i386-dis.c	/^  MOD_0F73_REG_7,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_0	opcodes/i386-dis.c	/^  MOD_0FAE_REG_0,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_1	opcodes/i386-dis.c	/^  MOD_0FAE_REG_1,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_2	opcodes/i386-dis.c	/^  MOD_0FAE_REG_2,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_3	opcodes/i386-dis.c	/^  MOD_0FAE_REG_3,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_4	opcodes/i386-dis.c	/^  MOD_0FAE_REG_4,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_5	opcodes/i386-dis.c	/^  MOD_0FAE_REG_5,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_6	opcodes/i386-dis.c	/^  MOD_0FAE_REG_6,$/;"	e	enum:__anon45	file:
MOD_0FAE_REG_7	opcodes/i386-dis.c	/^  MOD_0FAE_REG_7,$/;"	e	enum:__anon45	file:
MOD_0FB2	opcodes/i386-dis.c	/^  MOD_0FB2,$/;"	e	enum:__anon45	file:
MOD_0FB4	opcodes/i386-dis.c	/^  MOD_0FB4,$/;"	e	enum:__anon45	file:
MOD_0FB5	opcodes/i386-dis.c	/^  MOD_0FB5,$/;"	e	enum:__anon45	file:
MOD_0FC3	opcodes/i386-dis.c	/^  MOD_0FC3,$/;"	e	enum:__anon45	file:
MOD_0FC7_REG_3	opcodes/i386-dis.c	/^  MOD_0FC7_REG_3,$/;"	e	enum:__anon45	file:
MOD_0FC7_REG_4	opcodes/i386-dis.c	/^  MOD_0FC7_REG_4,$/;"	e	enum:__anon45	file:
MOD_0FC7_REG_5	opcodes/i386-dis.c	/^  MOD_0FC7_REG_5,$/;"	e	enum:__anon45	file:
MOD_0FC7_REG_6	opcodes/i386-dis.c	/^  MOD_0FC7_REG_6,$/;"	e	enum:__anon45	file:
MOD_0FC7_REG_7	opcodes/i386-dis.c	/^  MOD_0FC7_REG_7,$/;"	e	enum:__anon45	file:
MOD_0FD7	opcodes/i386-dis.c	/^  MOD_0FD7,$/;"	e	enum:__anon45	file:
MOD_0FE7_PREFIX_2	opcodes/i386-dis.c	/^  MOD_0FE7_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_0FF0_PREFIX_3	opcodes/i386-dis.c	/^  MOD_0FF0_PREFIX_3,$/;"	e	enum:__anon45	file:
MOD_1	opcodes/micromips-opc.c	216;"	d	file:
MOD_1	opcodes/mips-opc.c	238;"	d	file:
MOD_1	opcodes/mips16-opc.c	171;"	d	file:
MOD_2	opcodes/micromips-opc.c	217;"	d	file:
MOD_2	opcodes/mips-opc.c	239;"	d	file:
MOD_2	opcodes/mips16-opc.c	172;"	d	file:
MOD_62_32BIT	opcodes/i386-dis.c	/^  MOD_62_32BIT,$/;"	e	enum:__anon45	file:
MOD_8D	opcodes/i386-dis.c	/^  MOD_8D = 0,$/;"	e	enum:__anon45	file:
MOD_C4_32BIT	opcodes/i386-dis.c	/^  MOD_C4_32BIT,$/;"	e	enum:__anon45	file:
MOD_C5_32BIT	opcodes/i386-dis.c	/^  MOD_C5_32BIT,$/;"	e	enum:__anon45	file:
MOD_C6_REG_7	opcodes/i386-dis.c	/^  MOD_C6_REG_7,$/;"	e	enum:__anon45	file:
MOD_C7_REG_7	opcodes/i386-dis.c	/^  MOD_C7_REG_7,$/;"	e	enum:__anon45	file:
MOD_DELTA	sim/sh/interp.c	450;"	d	file:
MOD_E	sim/cr16/cr16_sim.h	354;"	d
MOD_E	sim/d10v/d10v_sim.h	382;"	d
MOD_EVEX_0F10_PREFIX_1	opcodes/i386-dis.c	/^  MOD_EVEX_0F10_PREFIX_1,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F10_PREFIX_3	opcodes/i386-dis.c	/^  MOD_EVEX_0F10_PREFIX_3,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F11_PREFIX_1	opcodes/i386-dis.c	/^  MOD_EVEX_0F11_PREFIX_1,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F11_PREFIX_3	opcodes/i386-dis.c	/^  MOD_EVEX_0F11_PREFIX_3,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F12_PREFIX_0	opcodes/i386-dis.c	/^  MOD_EVEX_0F12_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F16_PREFIX_0	opcodes/i386-dis.c	/^  MOD_EVEX_0F16_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C6_REG_1	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C6_REG_1,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C6_REG_2	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C6_REG_2,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C6_REG_5	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C6_REG_5,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C6_REG_6	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C6_REG_6,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C7_REG_1	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C7_REG_1,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C7_REG_2	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C7_REG_2,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C7_REG_5	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C7_REG_5,$/;"	e	enum:__anon45	file:
MOD_EVEX_0F38C7_REG_6	opcodes/i386-dis.c	/^  MOD_EVEX_0F38C7_REG_6$/;"	e	enum:__anon45	file:
MOD_E_CR	sim/d10v/d10v_sim.h	/^  MOD_E_CR = 11,$/;"	e	enum:__anon499
MOD_FF_REG_3	opcodes/i386-dis.c	/^  MOD_FF_REG_3,$/;"	e	enum:__anon45	file:
MOD_FF_REG_5	opcodes/i386-dis.c	/^  MOD_FF_REG_5,$/;"	e	enum:__anon45	file:
MOD_HI	opcodes/mips-opc.c	257;"	d	file:
MOD_HILO	opcodes/micromips-opc.c	248;"	d	file:
MOD_HILO	opcodes/mips-opc.c	265;"	d	file:
MOD_LO	opcodes/mips-opc.c	261;"	d	file:
MOD_ME	sim/sh/interp.c	449;"	d	file:
MOD_REGNUM	gdb/sh-tdep.h	/^    MOD_REGNUM = 40,$/;"	e	enum:__anon1841
MOD_RRBS	opcodes/ia64-opc.h	42;"	d
MOD_S	sim/cr16/cr16_sim.h	351;"	d
MOD_S	sim/d10v/d10v_sim.h	379;"	d
MOD_SP	opcodes/mips-opc.c	269;"	d	file:
MOD_SP	opcodes/mips16-opc.c	192;"	d	file:
MOD_S_CR	sim/d10v/d10v_sim.h	/^  MOD_S_CR = 10,$/;"	e	enum:__anon499
MOD_TABLE	opcodes/i386-dis.c	707;"	d	file:
MOD_VEX_0F12_PREFIX_0	opcodes/i386-dis.c	/^  MOD_VEX_0F12_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_VEX_0F13	opcodes/i386-dis.c	/^  MOD_VEX_0F13,$/;"	e	enum:__anon45	file:
MOD_VEX_0F16_PREFIX_0	opcodes/i386-dis.c	/^  MOD_VEX_0F16_PREFIX_0,$/;"	e	enum:__anon45	file:
MOD_VEX_0F17	opcodes/i386-dis.c	/^  MOD_VEX_0F17,$/;"	e	enum:__anon45	file:
MOD_VEX_0F2B	opcodes/i386-dis.c	/^  MOD_VEX_0F2B,$/;"	e	enum:__anon45	file:
MOD_VEX_0F381A_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F381A_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F382A_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F382A_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F382C_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F382C_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F382D_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F382D_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F382E_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F382E_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F382F_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F382F_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F385A_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F385A_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F388C_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F388C_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F388E_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0F388E_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F50	opcodes/i386-dis.c	/^  MOD_VEX_0F50,$/;"	e	enum:__anon45	file:
MOD_VEX_0F71_REG_2	opcodes/i386-dis.c	/^  MOD_VEX_0F71_REG_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F71_REG_4	opcodes/i386-dis.c	/^  MOD_VEX_0F71_REG_4,$/;"	e	enum:__anon45	file:
MOD_VEX_0F71_REG_6	opcodes/i386-dis.c	/^  MOD_VEX_0F71_REG_6,$/;"	e	enum:__anon45	file:
MOD_VEX_0F72_REG_2	opcodes/i386-dis.c	/^  MOD_VEX_0F72_REG_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F72_REG_4	opcodes/i386-dis.c	/^  MOD_VEX_0F72_REG_4,$/;"	e	enum:__anon45	file:
MOD_VEX_0F72_REG_6	opcodes/i386-dis.c	/^  MOD_VEX_0F72_REG_6,$/;"	e	enum:__anon45	file:
MOD_VEX_0F73_REG_2	opcodes/i386-dis.c	/^  MOD_VEX_0F73_REG_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0F73_REG_3	opcodes/i386-dis.c	/^  MOD_VEX_0F73_REG_3,$/;"	e	enum:__anon45	file:
MOD_VEX_0F73_REG_6	opcodes/i386-dis.c	/^  MOD_VEX_0F73_REG_6,$/;"	e	enum:__anon45	file:
MOD_VEX_0F73_REG_7	opcodes/i386-dis.c	/^  MOD_VEX_0F73_REG_7,$/;"	e	enum:__anon45	file:
MOD_VEX_0FAE_REG_2	opcodes/i386-dis.c	/^  MOD_VEX_0FAE_REG_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0FAE_REG_3	opcodes/i386-dis.c	/^  MOD_VEX_0FAE_REG_3,$/;"	e	enum:__anon45	file:
MOD_VEX_0FD7_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0FD7_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0FE7_PREFIX_2	opcodes/i386-dis.c	/^  MOD_VEX_0FE7_PREFIX_2,$/;"	e	enum:__anon45	file:
MOD_VEX_0FF0_PREFIX_3	opcodes/i386-dis.c	/^  MOD_VEX_0FF0_PREFIX_3,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F3A30_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F3A30_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F3A31_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F3A31_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F3A32_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F3A32_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F3A33_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F3A33_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F41_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F41_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F41_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F41_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F42_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F42_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F42_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F42_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F44_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F44_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F44_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F44_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F45_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F45_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F45_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F45_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F46_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F46_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F46_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F46_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F47_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F47_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F47_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F47_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F4A_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F4A_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F4A_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F4A_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F4B_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F4B_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F4B_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F4B_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F91_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F91_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F91_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F91_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F92_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F92_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F92_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F92_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F92_P_3_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F92_P_3_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F93_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F93_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F93_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F93_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F93_P_3_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F93_P_3_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F98_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F98_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F98_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F98_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F99_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F99_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_0_0F99_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_0_0F99_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F3A30_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F3A30_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F3A31_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F3A31_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F3A32_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F3A32_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F3A33_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F3A33_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F41_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F41_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F41_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F41_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F42_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F42_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F42_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F42_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F44_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F44_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F44_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F44_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F45_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F45_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F45_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F45_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F46_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F46_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F46_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F46_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F47_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F47_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F47_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F47_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F4A_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F4A_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F4A_P_2_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F4A_P_2_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F4B_P_0_LEN_1	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F4B_P_0_LEN_1,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F91_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F91_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F91_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F91_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F92_P_3_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F92_P_3_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F93_P_3_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F93_P_3_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F98_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F98_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F98_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F98_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F99_P_0_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F99_P_0_LEN_0,$/;"	e	enum:__anon45	file:
MOD_VEX_W_1_0F99_P_2_LEN_0	opcodes/i386-dis.c	/^  MOD_VEX_W_1_0F99_P_2_LEN_0,$/;"	e	enum:__anon45	file:
MOD_a	opcodes/micromips-opc.c	261;"	d	file:
MOD_a	opcodes/mips-opc.c	381;"	d	file:
MOD_const	include/elf/dwarf.h	/^    MOD_const		= 0x03,$/;"	e	enum:dwarf_type_modifier
MOD_hi_user	include/elf/dwarf.h	265;"	d
MOD_lo_user	include/elf/dwarf.h	264;"	d
MOD_pointer_to	include/elf/dwarf.h	/^    MOD_pointer_to	= 0x01,$/;"	e	enum:dwarf_type_modifier
MOD_reference_to	include/elf/dwarf.h	/^    MOD_reference_to	= 0x02,$/;"	e	enum:dwarf_type_modifier
MOD_volatile	include/elf/dwarf.h	/^    MOD_volatile	= 0x04$/;"	e	enum:dwarf_type_modifier
MOF_REGNUM	gdb/cris-tdep.c	/^  MOF_REGNUM  = 23,$/;"	e	enum:cris_regnums	file:
MOK	sim/erc32/erc32.c	55;"	d	file:
MONITOR_BASE	sim/m68hc11/interp.c	30;"	d	file:
MONITOR_INSTRUCTION_ISSUE	sim/common/sim-config.h	263;"	d
MONITOR_INSTRUCTION_ISSUE	sim/ppc/std-config.h	230;"	d
MONITOR_LOAD_STORE_UNIT	sim/common/sim-config.h	264;"	d
MONITOR_LOAD_STORE_UNIT	sim/ppc/std-config.h	231;"	d
MONITOR_SIZE	sim/m68hc11/interp.c	31;"	d	file:
MON_INLINE	sim/ppc/std-config.h	494;"	d
MOUSE_MOVED	gdb/gdb_curses.h	29;"	d
MOV	gdb/arch/aarch64-insn.h	/^  MOV             = 0x52800000,$/;"	e	enum:aarch64_opcodes
MOV	opcodes/ia64-opc-i.c	119;"	d	file:
MOV	opcodes/ia64-opc-i.c	133;"	d	file:
MOVBE_Fixup	opcodes/i386-dis.c	/^MOVBE_Fixup (int bytemode, int sizeflag)$/;"	f	file:
MOVB_MR	sim/sh/interp.c	/^  MOVB_MR = 0x4000,$/;"	e	enum:__anon485	file:
MOVB_RM	sim/sh/interp.c	/^  MOVB_RM = 0x0000,$/;"	e	enum:__anon485	file:
MOVCC	opcodes/v850-opc.c	1072;"	d	file:
MOVE	include/opcode/arc.h	/^  MOVE,$/;"	e	enum:__anon1255
MOVE16_RD_FIELD	bfd/elfxx-mips.c	13269;"	d	file:
MOVE16_RS_FIELD	bfd/elfxx-mips.c	13270;"	d	file:
MOVE32_RD	bfd/elfxx-mips.c	13266;"	d	file:
MOVE32_RS	bfd/elfxx-mips.c	13267;"	d	file:
MOVEA	bfd/elf32-v850.c	3425;"	d	file:
MOVEA_MASK	bfd/elf32-v850.c	3426;"	d	file:
MOVEA_R1	bfd/elf32-v850.c	3427;"	d	file:
MOVEA_R2	bfd/elf32-v850.c	3428;"	d	file:
MOVED	sim/common/sim-bits.h	496;"	d
MOVED16	sim/common/sim-bits.h	493;"	d
MOVED32	sim/common/sim-bits.h	494;"	d
MOVED64	sim/common/sim-bits.h	495;"	d
MOVED8	sim/common/sim-bits.h	492;"	d
MOVE_ADDRESS	bfd/aoutx.h	2116;"	d
MOVE_ADDRESS	bfd/i386lynx.c	282;"	d	file:
MOVE_ADDRESS	bfd/pdp11.c	1727;"	d	file:
MOVE_BUFFER_POINTER	libiberty/regex.c	2016;"	d	file:
MOVE_BUFFER_POINTER	libiberty/regex.c	2031;"	d	file:
MOVE_M_TO_PREG_OPCODE	include/opcode/cris.h	199;"	d
MOVE_M_TO_PREG_ZBITS	include/opcode/cris.h	200;"	d
MOVE_PC_INCR_OPCODE_PREFIX	include/opcode/cris.h	203;"	d
MOVE_PC_INCR_OPCODE_SUFFIX	include/opcode/cris.h	205;"	d
MOVE_REG_SRC	gdb/iq2000-tdep.c	153;"	d	file:
MOVE_REG_TGT	gdb/iq2000-tdep.c	154;"	d	file:
MOVFROM_AD	include/opcode/h8300.h	492;"	d
MOVFROM_IMM	include/opcode/h8300.h	528;"	d
MOVFROM_IMM8	include/opcode/h8300.h	510;"	d
MOVFROM_REG_BW	include/opcode/h8300.h	546;"	d
MOVFROM_STD	include/opcode/h8300.h	474;"	d
MOVHI	bfd/elf32-v850.c	3421;"	d	file:
MOVHI_MASK	bfd/elf32-v850.c	3422;"	d	file:
MOVHI_R1	bfd/elf32-v850.c	3423;"	d	file:
MOVHI_R2	bfd/elf32-v850.c	3424;"	d	file:
MOVK	gdb/arch/aarch64-insn.h	/^  MOVK            = 0x20000000 | MOV,$/;"	e	enum:aarch64_opcodes
MOVL_MINOR	include/opcode/metag.h	639;"	d
MOVL_MR	sim/sh/interp.c	/^  MOVL_MR = 0x6000,$/;"	e	enum:__anon485	file:
MOVL_RM	sim/sh/interp.c	/^  MOVL_RM = 0x2000,$/;"	e	enum:__anon485	file:
MOVTO_REG_BW	include/opcode/h8300.h	564;"	d
MOVT_A0_3	bfd/elf32-metag.c	3450;"	d	file:
MOVT_A1LBP	bfd/elf32-metag.c	3453;"	d	file:
MOVU_BMR	sim/sh/interp.c	/^  MOVU_BMR = 0x8000,$/;"	e	enum:__anon485	file:
MOVU_WMR	sim/sh/interp.c	/^  MOVU_WMR = 0x9000,$/;"	e	enum:__anon485	file:
MOVW_MR	sim/sh/interp.c	/^  MOVW_MR = 0x5000,$/;"	e	enum:__anon485	file:
MOVW_RM	sim/sh/interp.c	/^  MOVW_RM = 0x1000,$/;"	e	enum:__anon485	file:
MOVX	opcodes/sh-opc.h	/^    MOVX,$/;"	e	enum:__anon61
MOVX_NOPY	opcodes/sh-opc.h	/^    MOVX_NOPY,$/;"	e	enum:__anon61
MOVY	opcodes/sh-opc.h	/^    MOVY,$/;"	e	enum:__anon61
MOVY_NOPX	opcodes/sh-opc.h	/^    MOVY_NOPX,$/;"	e	enum:__anon61
MOV_AX_DISP32	include/opcode/i386.h	47;"	d
MOV_EXT_MINOR	include/opcode/metag.h	638;"	d
MOV_PC_A0_3	bfd/elf32-metag.c	3458;"	d	file:
MOV_SOURCE	gdb/mep-tdep.c	1563;"	d	file:
MOV_TARGET	gdb/mep-tdep.c	1562;"	d	file:
MOXIE_BAD	include/opcode/moxie.h	63;"	d
MOXIE_CC_REGNUM	gdb/moxie-tdep.h	/^  MOXIE_CC_REGNUM = 17,$/;"	e	enum:moxie_regnum
MOXIE_F1_4	include/opcode/moxie.h	49;"	d
MOXIE_F1_4A	include/opcode/moxie.h	52;"	d
MOXIE_F1_A	include/opcode/moxie.h	45;"	d
MOXIE_F1_A4	include/opcode/moxie.h	48;"	d
MOXIE_F1_AB	include/opcode/moxie.h	46;"	d
MOXIE_F1_ABi	include/opcode/moxie.h	51;"	d
MOXIE_F1_ABi2	include/opcode/moxie.h	54;"	d
MOXIE_F1_AiB	include/opcode/moxie.h	50;"	d
MOXIE_F1_AiB2	include/opcode/moxie.h	53;"	d
MOXIE_F1_M	include/opcode/moxie.h	55;"	d
MOXIE_F1_NARG	include/opcode/moxie.h	44;"	d
MOXIE_F2_A8V	include/opcode/moxie.h	58;"	d
MOXIE_F2_NARG	include/opcode/moxie.h	57;"	d
MOXIE_F3_NARG	include/opcode/moxie.h	60;"	d
MOXIE_F3_PCREL	include/opcode/moxie.h	61;"	d
MOXIE_FP_REGNUM	gdb/moxie-tdep.h	/^  MOXIE_FP_REGNUM = 0,$/;"	e	enum:moxie_regnum
MOXIE_NUM_REGS	gdb/moxie-tdep.h	41;"	d
MOXIE_PC_REGNUM	gdb/moxie-tdep.h	/^  MOXIE_PC_REGNUM = 16,$/;"	e	enum:moxie_regnum
MOXIE_SP_REGNUM	gdb/moxie-tdep.h	/^  MOXIE_SP_REGNUM = 1,$/;"	e	enum:moxie_regnum
MOXIE_TDEP_H	gdb/moxie-tdep.h	21;"	d
MOXIE_TRACE_INSN	sim/moxie/interp.c	233;"	d	file:
MO_REVISION_NUMBER	intl/gmo.h	31;"	d
MPA_CONTENT_TYPE	sim/rx/mem.h	/^  MPA_CONTENT_TYPE,$/;"	e	enum:mem_ptr_action
MPA_DECODE_CACHE	sim/rx/mem.h	/^  MPA_DECODE_CACHE$/;"	e	enum:mem_ptr_action
MPA_READING	sim/rx/mem.h	/^  MPA_READING,$/;"	e	enum:mem_ptr_action
MPA_WRITING	sim/rx/mem.h	/^  MPA_WRITING,$/;"	e	enum:mem_ptr_action
MPC	sim/v850/sim-main.h	266;"	d
MPC_REGNO	sim/v850/sim-main.h	267;"	d
MPE_XL_interrupt_marker	gdb/hppa-tdep.h	/^    unsigned int MPE_XL_interrupt_marker:1;	\/* 0 *\/$/;"	m	struct:unwind_table_entry
MPFR_USE_INTMAX_T	gdb/target-float.c	1150;"	d	file:
MPM	sim/v850/sim-main.h	265;"	d
MPMR_ADDR	sim/m32r/dv-m32r_cache.h	39;"	d
MPM_AUE	sim/v850/sim-main.h	308;"	d
MPM_MPE	sim/v850/sim-main.h	309;"	d
MPROG	sim/bfin/dv-bfin_twi.h	25;"	d
MPU0_SR	sim/v850/sim-main.h	115;"	d
MPU1_SR	sim/v850/sim-main.h	116;"	d
MPX_BASE_MASK	gdb/i386-tdep.c	8735;"	d	file:
MPX_BD_MASK	gdb/i386-tdep.c	8767;"	d	file:
MPX_BD_MASK_32	gdb/i386-tdep.c	8769;"	d	file:
MPX_BT_MASK	gdb/i386-tdep.c	8768;"	d	file:
MPX_BT_MASK_32	gdb/i386-tdep.c	8770;"	d	file:
MPY	include/opcode/arc.h	/^  MPY,$/;"	e	enum:__anon1255
MPY1E	include/opcode/arc.h	/^  MPY1E    = (1U << 10),$/;"	e	enum:__anon1256
MPY6E	include/opcode/arc.h	/^  MPY6E    = (1U << 11),$/;"	e	enum:__anon1256
MPY7E	include/opcode/arc.h	/^  MPY7E    = (1U << 12),$/;"	e	enum:__anon1256
MPY8E	include/opcode/arc.h	/^  MPY8E    = (1U << 13),$/;"	e	enum:__anon1256
MPY9E	include/opcode/arc.h	/^  MPY9E    = (1U << 14),$/;"	e	enum:__anon1256
MP_GROUP_EXEC	include/os9k.h	48;"	d
MP_GROUP_MASK	include/os9k.h	54;"	d
MP_GROUP_READ	include/os9k.h	46;"	d
MP_GROUP_WRITE	include/os9k.h	47;"	d
MP_OWNER_EXEC	include/os9k.h	45;"	d
MP_OWNER_MASK	include/os9k.h	53;"	d
MP_OWNER_READ	include/os9k.h	43;"	d
MP_OWNER_WRITE	include/os9k.h	44;"	d
MP_SYSTM_MASK	include/os9k.h	56;"	d
MP_WORLD_ACCESS	include/os9k.h	52;"	d
MP_WORLD_EXEC	include/os9k.h	51;"	d
MP_WORLD_MASK	include/os9k.h	55;"	d
MP_WORLD_READ	include/os9k.h	49;"	d
MP_WORLD_WRITE	include/os9k.h	50;"	d
MR3	opcodes/ia64-opc.h	80;"	d
MRC	sim/arm/armdefs.h	/^  ARMul_MRCs *MRC[16];		\/* MRC instruction *\/$/;"	m	struct:ARMul_State
MREG	opcodes/bfin-dis.c	666;"	d	file:
MREG	sim/bfin/bfin-sim.h	115;"	d
MRS	gdb/arch/aarch64-insn.h	/^  MRS             = 0x00200000 | MSR,$/;"	e	enum:aarch64_opcodes
MRTS	sim/bfin/dv-bfin_uart.h	53;"	d
MR_0_3	bfd/elf32-ppc.c	169;"	d	file:
MR_3_0	bfd/elf32-ppc.c	170;"	d	file:
MR_MASK	include/os9k.h	87;"	d
MR_R0_R3	bfd/elf64-ppc.c	11032;"	d	file:
MR_R3_R0	bfd/elf64-ppc.c	11036;"	d	file:
MS	opcodes/i386-dis.c	411;"	d	file:
MS32	include/opcode/h8300.h	214;"	d
MSA	opcodes/micromips-opc.c	280;"	d	file:
MSA	opcodes/mips-opc.c	401;"	d	file:
MSA64	opcodes/micromips-opc.c	281;"	d	file:
MSA64	opcodes/mips-opc.c	402;"	d	file:
MSB	opcodes/mips-formats.h	59;"	d
MSBIT	sim/common/sim-bits.h	238;"	d
MSBIT	sim/common/sim-bits.h	241;"	d
MSBIT	sim/common/sim-bits.h	246;"	d
MSBIT16	sim/common/sim-bits.h	233;"	d
MSBIT32	sim/common/sim-bits.h	234;"	d
MSBIT64	sim/common/sim-bits.h	235;"	d
MSBIT8	sim/common/sim-bits.h	232;"	d
MSC_c	include/opcode/msp430-decode.h	/^  MSC_c,$/;"	e	enum:__anon1249
MSC_ge	include/opcode/msp430-decode.h	/^  MSC_ge,$/;"	e	enum:__anon1249
MSC_l	include/opcode/msp430-decode.h	/^  MSC_l,$/;"	e	enum:__anon1249
MSC_n	include/opcode/msp430-decode.h	/^  MSC_n,$/;"	e	enum:__anon1249
MSC_nc	include/opcode/msp430-decode.h	/^  MSC_nc,$/;"	e	enum:__anon1249
MSC_nz	include/opcode/msp430-decode.h	/^  MSC_nz = 0,$/;"	e	enum:__anon1249
MSC_true	include/opcode/msp430-decode.h	/^  MSC_true,$/;"	e	enum:__anon1249
MSC_z	include/opcode/msp430-decode.h	/^  MSC_z,$/;"	e	enum:__anon1249
MSDOS	zlib/zconf.h	169;"	d
MSEXTRACTEDn	sim/common/sim-n-bits.h	/^MSEXTRACTEDn (unsignedN val,$/;"	f
MSEXTRACTEDn	sim/common/sim-n-bits.h	212;"	d
MSEXTRACTEDn	sim/common/sim-n-bits.h	44;"	d
MSG_CMSG_CLOEXEC	gdb/nat/linux-namespaces.c	66;"	d	file:
MSHME_MASK	opcodes/ppc-opc.c	2845;"	d	file:
MSINSERTEDn	sim/common/sim-n-bits.h	/^MSINSERTEDn (unsignedN val,$/;"	f
MSINSERTEDn	sim/common/sim-n-bits.h	210;"	d
MSINSERTEDn	sim/common/sim-n-bits.h	46;"	d
MSMASK	sim/common/sim-bits.h	361;"	d
MSMASK16	sim/common/sim-bits.h	357;"	d
MSMASK32	sim/common/sim-bits.h	358;"	d
MSMASK64	sim/common/sim-bits.h	359;"	d
MSMASK8	sim/common/sim-bits.h	356;"	d
MSMASKEDn	sim/common/sim-n-bits.h	/^MSMASKEDn (unsignedN word,$/;"	f
MSMASKEDn	sim/common/sim-n-bits.h	215;"	d
MSMASKEDn	sim/common/sim-n-bits.h	42;"	d
MSMASKn	sim/common/sim-n-bits.h	216;"	d
MSMASKn	sim/common/sim-n-bits.h	40;"	d
MSOPC_CBCAST	opcodes/mt-desc.h	/^ , MSOPC_CBCAST, MSOPC_DUPCBCAST, MSOPC_WFBI, MSOPC_WFB$/;"	e	enum:insn_msopc
MSOPC_DUPCBCAST	opcodes/mt-desc.h	/^ , MSOPC_CBCAST, MSOPC_DUPCBCAST, MSOPC_WFBI, MSOPC_WFB$/;"	e	enum:insn_msopc
MSOPC_FBCB	opcodes/mt-desc.h	/^  MSOPC_LDCTXT, MSOPC_LDFB, MSOPC_STFB, MSOPC_FBCB$/;"	e	enum:insn_msopc
MSOPC_FBCBDR	opcodes/mt-desc.h	/^ , MSOPC_MFBRRI, MSOPC_FBCBDR, MSOPC_RCFBCB, MSOPC_MRCFBCB$/;"	e	enum:insn_msopc
MSOPC_FBCBINC	opcodes/mt-desc.h	/^ , MSOPC_RCRISC, MSOPC_FBCBINC, MSOPC_RCXMODE, MSOPC_INTLVR$/;"	e	enum:insn_msopc
MSOPC_FBCBINCRS	opcodes/mt-desc.h	/^ , MSOPC_FBCBINCS, MSOPC_MFBCBINCS, MSOPC_FBCBINCRS, MSOPC_MFBCBINCRS$/;"	e	enum:insn_msopc
MSOPC_FBCBINCS	opcodes/mt-desc.h	/^ , MSOPC_FBCBINCS, MSOPC_MFBCBINCS, MSOPC_FBCBINCRS, MSOPC_MFBCBINCRS$/;"	e	enum:insn_msopc
MSOPC_FBCCI	opcodes/mt-desc.h	/^ , MSOPC_MFBCB, MSOPC_FBCCI, MSOPC_FBRCI, MSOPC_FBCRI$/;"	e	enum:insn_msopc
MSOPC_FBCRI	opcodes/mt-desc.h	/^ , MSOPC_MFBCB, MSOPC_FBCCI, MSOPC_FBRCI, MSOPC_FBCRI$/;"	e	enum:insn_msopc
MSOPC_FBRCI	opcodes/mt-desc.h	/^ , MSOPC_MFBCB, MSOPC_FBCCI, MSOPC_FBRCI, MSOPC_FBCRI$/;"	e	enum:insn_msopc
MSOPC_FBRRI	opcodes/mt-desc.h	/^ , MSOPC_FBRRI, MSOPC_MFBCCI, MSOPC_MFBRCI, MSOPC_MFBCRI$/;"	e	enum:insn_msopc
MSOPC_INTLVR	opcodes/mt-desc.h	/^ , MSOPC_RCRISC, MSOPC_FBCBINC, MSOPC_RCXMODE, MSOPC_INTLVR$/;"	e	enum:insn_msopc
MSOPC_LDCTXT	opcodes/mt-desc.h	/^  MSOPC_LDCTXT, MSOPC_LDFB, MSOPC_STFB, MSOPC_FBCB$/;"	e	enum:insn_msopc
MSOPC_LDFB	opcodes/mt-desc.h	/^  MSOPC_LDCTXT, MSOPC_LDFB, MSOPC_STFB, MSOPC_FBCB$/;"	e	enum:insn_msopc
MSOPC_MFBCB	opcodes/mt-desc.h	/^ , MSOPC_MFBCB, MSOPC_FBCCI, MSOPC_FBRCI, MSOPC_FBCRI$/;"	e	enum:insn_msopc
MSOPC_MFBCBINCRS	opcodes/mt-desc.h	/^ , MSOPC_FBCBINCS, MSOPC_MFBCBINCS, MSOPC_FBCBINCRS, MSOPC_MFBCBINCRS$/;"	e	enum:insn_msopc
MSOPC_MFBCBINCS	opcodes/mt-desc.h	/^ , MSOPC_FBCBINCS, MSOPC_MFBCBINCS, MSOPC_FBCBINCRS, MSOPC_MFBCBINCRS$/;"	e	enum:insn_msopc
MSOPC_MFBCCI	opcodes/mt-desc.h	/^ , MSOPC_FBRRI, MSOPC_MFBCCI, MSOPC_MFBRCI, MSOPC_MFBCRI$/;"	e	enum:insn_msopc
MSOPC_MFBCRI	opcodes/mt-desc.h	/^ , MSOPC_FBRRI, MSOPC_MFBCCI, MSOPC_MFBRCI, MSOPC_MFBCRI$/;"	e	enum:insn_msopc
MSOPC_MFBRCI	opcodes/mt-desc.h	/^ , MSOPC_FBRRI, MSOPC_MFBCCI, MSOPC_MFBRCI, MSOPC_MFBCRI$/;"	e	enum:insn_msopc
MSOPC_MFBRRI	opcodes/mt-desc.h	/^ , MSOPC_MFBRRI, MSOPC_FBCBDR, MSOPC_RCFBCB, MSOPC_MRCFBCB$/;"	e	enum:insn_msopc
MSOPC_MRCFBCB	opcodes/mt-desc.h	/^ , MSOPC_MFBRRI, MSOPC_FBCBDR, MSOPC_RCFBCB, MSOPC_MRCFBCB$/;"	e	enum:insn_msopc
MSOPC_MWFBINC	opcodes/mt-desc.h	/^ , MSOPC_WFBINC, MSOPC_MWFBINC, MSOPC_WFBINCR, MSOPC_MWFBINCR$/;"	e	enum:insn_msopc
MSOPC_MWFBINCR	opcodes/mt-desc.h	/^ , MSOPC_WFBINC, MSOPC_MWFBINC, MSOPC_WFBINCR, MSOPC_MWFBINCR$/;"	e	enum:insn_msopc
MSOPC_RCFBCB	opcodes/mt-desc.h	/^ , MSOPC_MFBRRI, MSOPC_FBCBDR, MSOPC_RCFBCB, MSOPC_MRCFBCB$/;"	e	enum:insn_msopc
MSOPC_RCRISC	opcodes/mt-desc.h	/^ , MSOPC_RCRISC, MSOPC_FBCBINC, MSOPC_RCXMODE, MSOPC_INTLVR$/;"	e	enum:insn_msopc
MSOPC_RCXMODE	opcodes/mt-desc.h	/^ , MSOPC_RCRISC, MSOPC_FBCBINC, MSOPC_RCXMODE, MSOPC_INTLVR$/;"	e	enum:insn_msopc
MSOPC_STFB	opcodes/mt-desc.h	/^  MSOPC_LDCTXT, MSOPC_LDFB, MSOPC_STFB, MSOPC_FBCB$/;"	e	enum:insn_msopc
MSOPC_WFB	opcodes/mt-desc.h	/^ , MSOPC_CBCAST, MSOPC_DUPCBCAST, MSOPC_WFBI, MSOPC_WFB$/;"	e	enum:insn_msopc
MSOPC_WFBI	opcodes/mt-desc.h	/^ , MSOPC_CBCAST, MSOPC_DUPCBCAST, MSOPC_WFBI, MSOPC_WFB$/;"	e	enum:insn_msopc
MSOPC_WFBINC	opcodes/mt-desc.h	/^ , MSOPC_WFBINC, MSOPC_MWFBINC, MSOPC_WFBINCR, MSOPC_MWFBINCR$/;"	e	enum:insn_msopc
MSOPC_WFBINCR	opcodes/mt-desc.h	/^ , MSOPC_WFBINC, MSOPC_MWFBINC, MSOPC_WFBINCR, MSOPC_MWFBINCR$/;"	e	enum:insn_msopc
MSO_add	include/opcode/msp430-decode.h	/^  MSO_add,	\/* dest += src *\/$/;"	e	enum:__anon1245
MSO_addc	include/opcode/msp430-decode.h	/^  MSO_addc,	\/* dest += src + carry *\/$/;"	e	enum:__anon1245
MSO_and	include/opcode/msp430-decode.h	/^  MSO_and,	\/* dest &= src *\/$/;"	e	enum:__anon1245
MSO_bic	include/opcode/msp430-decode.h	/^  MSO_bic,	\/* dest &= ~src (bit clear) *\/$/;"	e	enum:__anon1245
MSO_bis	include/opcode/msp430-decode.h	/^  MSO_bis,	\/* dest |= src (bit set, OR) *\/$/;"	e	enum:__anon1245
MSO_bit	include/opcode/msp430-decode.h	/^  MSO_bit,	\/* dest & src -> status *\/$/;"	e	enum:__anon1245
MSO_call	include/opcode/msp430-decode.h	/^  MSO_call,$/;"	e	enum:__anon1245
MSO_cmp	include/opcode/msp430-decode.h	/^  MSO_cmp,	\/* dest - src -> status *\/$/;"	e	enum:__anon1245
MSO_dadd	include/opcode/msp430-decode.h	/^  MSO_dadd,	\/* dest += src (as BCD) *\/$/;"	e	enum:__anon1245
MSO_jmp	include/opcode/msp430-decode.h	/^  MSO_jmp,	\/* PC = SRC if .COND true.  *\/$/;"	e	enum:__anon1245
MSO_mov	include/opcode/msp430-decode.h	/^  MSO_mov,	\/* dest = src *\/$/;"	e	enum:__anon1245
MSO_pop	include/opcode/msp430-decode.h	/^  MSO_pop,	\/* Pop .REPEATS registers starting at DEST going towards R15.  *\/$/;"	e	enum:__anon1245
MSO_push	include/opcode/msp430-decode.h	/^  MSO_push,	\/* Push .REPEATS registers (or other op) starting at SRC going towards R0.  *\/$/;"	e	enum:__anon1245
MSO_reti	include/opcode/msp430-decode.h	/^  MSO_reti,$/;"	e	enum:__anon1245
MSO_rra	include/opcode/msp430-decode.h	/^  MSO_rra,	\/* Signed shift dest >>= .REPEATS.  *\/$/;"	e	enum:__anon1245
MSO_rrc	include/opcode/msp430-decode.h	/^  MSO_rrc,	\/* Rotate through carry, dest >>= .REPEATS.  *\/$/;"	e	enum:__anon1245
MSO_rru	include/opcode/msp430-decode.h	/^  MSO_rru,	\/* Unsigned shift right, dest >>= .REPEATS.  *\/$/;"	e	enum:__anon1245
MSO_sub	include/opcode/msp430-decode.h	/^  MSO_sub,	\/* dest -= src *\/$/;"	e	enum:__anon1245
MSO_subc	include/opcode/msp430-decode.h	/^  MSO_subc,	\/* dest -= (src-1) + carry *\/$/;"	e	enum:__anon1245
MSO_swpb	include/opcode/msp430-decode.h	/^  MSO_swpb,	\/* Swap lower bytes of operand.  *\/$/;"	e	enum:__anon1245
MSO_sxt	include/opcode/msp430-decode.h	/^  MSO_sxt,	\/* Sign extend lower byte.  *\/$/;"	e	enum:__anon1245
MSO_unknown	include/opcode/msp430-decode.h	/^  MSO_unknown,$/;"	e	enum:__anon1245
MSO_xor	include/opcode/msp430-decode.h	/^  MSO_xor,	\/* dest ^= src *\/$/;"	e	enum:__anon1245
MSP	opcodes/m10300-opc.c	227;"	d	file:
MSP430_CG_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_CG_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_CG_REGNUM	gdb/msp430-tdep.c	/^  MSP430_CG_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_CPU	sim/msp430/sim-main.h	44;"	d
MSP430_CPU_STATE	sim/msp430/sim-main.h	45;"	d
MSP430_Condition	include/opcode/msp430-decode.h	/^} MSP430_Condition;$/;"	t	typeref:enum:__anon1249
MSP430_FLAG_C	include/opcode/msp430-decode.h	103;"	d
MSP430_FLAG_N	include/opcode/msp430-decode.h	105;"	d
MSP430_FLAG_V	include/opcode/msp430-decode.h	106;"	d
MSP430_FLAG_Z	include/opcode/msp430-decode.h	104;"	d
MSP430_NUM_PSEUDO_REGS	gdb/msp430-tdep.c	/^  MSP430_NUM_PSEUDO_REGS = MSP430_NUM_TOTAL_REGS - MSP430_NUM_REGS$/;"	e	enum:__anon1778	file:
MSP430_NUM_REGS	gdb/msp430-tdep.c	/^  MSP430_NUM_REGS,$/;"	e	enum:__anon1778	file:
MSP430_NUM_TOTAL_REGS	gdb/msp430-tdep.c	/^  MSP430_NUM_TOTAL_REGS,$/;"	e	enum:__anon1778	file:
MSP430_Opcode_Decoded	include/opcode/msp430-decode.h	/^} MSP430_Opcode_Decoded;$/;"	t	typeref:struct:__anon1250
MSP430_Opcode_ID	include/opcode/msp430-decode.h	/^} MSP430_Opcode_ID;$/;"	t	typeref:enum:__anon1245
MSP430_Opcode_Operand	include/opcode/msp430-decode.h	/^} MSP430_Opcode_Operand;$/;"	t	typeref:struct:__anon1248
MSP430_Operand_Immediate	include/opcode/msp430-decode.h	/^  MSP430_Operand_Immediate,$/;"	e	enum:__anon1246
MSP430_Operand_Indirect	include/opcode/msp430-decode.h	/^  MSP430_Operand_Indirect,$/;"	e	enum:__anon1246
MSP430_Operand_Indirect_Postinc	include/opcode/msp430-decode.h	/^  MSP430_Operand_Indirect_Postinc$/;"	e	enum:__anon1246
MSP430_Operand_None	include/opcode/msp430-decode.h	/^  MSP430_Operand_None,$/;"	e	enum:__anon1246
MSP430_Operand_Register	include/opcode/msp430-decode.h	/^  MSP430_Operand_Register,$/;"	e	enum:__anon1246
MSP430_Operand_Type	include/opcode/msp430-decode.h	/^} MSP430_Operand_Type;$/;"	t	typeref:enum:__anon1246
MSP430_PC_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_PC_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_PC_REGNUM	gdb/msp430-tdep.c	/^  MSP430_PC_REGNUM = MSP430_NUM_REGS,$/;"	e	enum:__anon1778	file:
MSP430_R10_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R10_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R10_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R10_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R11_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R11_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R11_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R11_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R12_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R12_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R12_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R12_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R13_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R13_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R13_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R13_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R14_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R14_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R14_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R14_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R15_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R15_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R15_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R15_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R4_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R4_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R4_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R4_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R5_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R5_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R5_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R5_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R6_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R6_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R6_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R6_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R7_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R7_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R7_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R7_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R8_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R8_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R8_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R8_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R9_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R9_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_R9_REGNUM	gdb/msp430-tdep.c	/^  MSP430_R9_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_Register	include/opcode/msp430-decode.h	/^} MSP430_Register;$/;"	t	typeref:enum:__anon1247
MSP430_SP_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_SP_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_SP_REGNUM	gdb/msp430-tdep.c	/^  MSP430_SP_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_SR_RAW_REGNUM	gdb/msp430-tdep.c	/^  MSP430_SR_RAW_REGNUM,$/;"	e	enum:__anon1778	file:
MSP430_SR_REGNUM	gdb/msp430-tdep.c	/^  MSP430_SR_REGNUM,$/;"	e	enum:__anon1778	file:
MSPR_ADDR	sim/m32r/dv-m32r_cache.h	31;"	d
MSPR_PURGE	sim/m32r/dv-m32r_cache.h	32;"	d
MSP_INSN	include/opcode/msp430.h	55;"	d
MSP_ISA_MSP430	gdb/msp430-tdep.c	/^  MSP_ISA_MSP430,$/;"	e	enum:__anon1779	file:
MSP_ISA_MSP430X	gdb/msp430-tdep.c	/^  MSP_ISA_MSP430X$/;"	e	enum:__anon1779	file:
MSP_LARGE_CODE_MODEL	gdb/msp430-tdep.c	/^  MSP_LARGE_CODE_MODEL$/;"	e	enum:__anon1780	file:
MSP_SMALL_CODE_MODEL	gdb/msp430-tdep.c	/^  MSP_SMALL_CODE_MODEL,$/;"	e	enum:__anon1780	file:
MSR	gdb/arch/aarch64-insn.h	/^  MSR             = 0xd5100000,$/;"	e	enum:aarch64_opcodes
MSR	sim/microblaze/microblaze.h	50;"	d
MSR	sim/ppc/registers.h	342;"	d
MSR_0	include/opcode/msp430-decode.h	/^  MSR_0 = 0,$/;"	e	enum:__anon1247
MSR_CG	include/opcode/msp430-decode.h	/^  MSR_CG = 3,$/;"	e	enum:__anon1247
MSR_CTS	gdb/ser-go32.c	120;"	d	file:
MSR_DCD	gdb/ser-go32.c	117;"	d	file:
MSR_DCTS	gdb/ser-go32.c	124;"	d	file:
MSR_DDCD	gdb/ser-go32.c	121;"	d	file:
MSR_DDSR	gdb/ser-go32.c	123;"	d	file:
MSR_DSR	gdb/ser-go32.c	119;"	d	file:
MSR_None	include/opcode/msp430-decode.h	/^  MSR_None = 16,$/;"	e	enum:__anon1247
MSR_PC	include/opcode/msp430-decode.h	/^  MSR_PC = 0,$/;"	e	enum:__anon1247
MSR_R3	opcodes/ia64-opc.h	81;"	d
MSR_REGNUM	gdb/gdbserver/lynx-ppc-low.c	60;"	d	file:
MSR_RI	gdb/ser-go32.c	118;"	d	file:
MSR_SP	include/opcode/msp430-decode.h	/^  MSR_SP = 1,$/;"	e	enum:__anon1247
MSR_SR	include/opcode/msp430-decode.h	/^  MSR_SR = 2,$/;"	e	enum:__anon1247
MSR_TERI	gdb/ser-go32.c	122;"	d	file:
MSSEXTn	sim/common/sim-n-bits.h	/^MSSEXTn (signedN val,$/;"	f
MSSEXTn	sim/common/sim-n-bits.h	205;"	d
MSSEXTn	sim/common/sim-n-bits.h	50;"	d
MSTR	sim/bfin/dv-bfin_spi.h	38;"	d
MSUDIGITS	libdecnumber/decNumberLocal.h	270;"	d
MSYMBOL_BLOCK_VALUE	gdb/symtab.h	714;"	d
MSYMBOL_DEMANGLED_NAME	gdb/symtab.h	728;"	d
MSYMBOL_HAS_SIZE	gdb/symtab.h	697;"	d
MSYMBOL_IS_RTC	gdb/m68hc11-tdep.c	65;"	d	file:
MSYMBOL_IS_RTI	gdb/m68hc11-tdep.c	68;"	d	file:
MSYMBOL_IS_SPECIAL	gdb/arm-tdep.c	88;"	d	file:
MSYMBOL_LANGUAGE	gdb/symtab.h	716;"	d
MSYMBOL_LINKAGE_NAME	gdb/symtab.h	725;"	d
MSYMBOL_NATURAL_NAME	gdb/symtab.h	723;"	d
MSYMBOL_OBJ_SECTION	gdb/symtab.h	718;"	d
MSYMBOL_PRINT_NAME	gdb/symtab.h	726;"	d
MSYMBOL_SEARCH_NAME	gdb/symtab.h	732;"	d
MSYMBOL_SECTION	gdb/symtab.h	717;"	d
MSYMBOL_SET_LANGUAGE	gdb/symtab.h	730;"	d
MSYMBOL_SET_NAMES	gdb/symtab.h	734;"	d
MSYMBOL_SET_RTC	gdb/m68hc11-tdep.c	59;"	d	file:
MSYMBOL_SET_RTI	gdb/m68hc11-tdep.c	62;"	d	file:
MSYMBOL_SET_SPECIAL	gdb/arm-tdep.c	85;"	d	file:
MSYMBOL_SIZE	gdb/symtab.h	690;"	d
MSYMBOL_TARGET_FLAG_1	gdb/symtab.h	688;"	d
MSYMBOL_TARGET_FLAG_2	gdb/symtab.h	689;"	d
MSYMBOL_TARGET_FLAG_MICROMIPS	gdb/mips-tdep.h	53;"	d
MSYMBOL_TARGET_FLAG_MIPS16	gdb/mips-tdep.h	52;"	d
MSYMBOL_TYPE	gdb/symtab.h	698;"	d
MSYMBOL_VALUE	gdb/symtab.h	700;"	d
MSYMBOL_VALUE_ADDRESS	gdb/symtab.h	705;"	d
MSYMBOL_VALUE_BYTES	gdb/symtab.h	713;"	d
MSYMBOL_VALUE_CHAIN	gdb/symtab.h	715;"	d
MSYMBOL_VALUE_RAW_ADDRESS	gdb/symtab.h	702;"	d
MSYS_NO	opcodes/mt-desc.h	/^  MSYS_NO, MSYS_YES$/;"	e	enum:insn_msys
MSYS_SYMS	opcodes/mt-desc.h	/^} MSYS_SYMS;$/;"	t	typeref:enum:msys_syms
MSYS_YES	opcodes/mt-desc.h	/^  MSYS_NO, MSYS_YES$/;"	e	enum:insn_msys
MS_VC_EXCEPTION	gdb/windows-nat.c	183;"	d	file:
MT	opcodes/mmix-opc.c	83;"	d	file:
MT32	opcodes/mips-opc.c	389;"	d	file:
MTCP	opcodes/nds32-asm.h	294;"	d
MTCP_XR	opcodes/nds32-asm.h	295;"	d
MTCTR_0	bfd/elf32-ppc.c	173;"	d	file:
MTCTR_11	bfd/elf32-ppc.c	174;"	d	file:
MTCTR_R12	bfd/elf64-ppc.c	161;"	d	file:
MTLR_0	bfd/elf32-ppc.c	175;"	d	file:
MTLR_R0	bfd/elf64-ppc.c	211;"	d	file:
MTLR_R0	bfd/elf64-ppc.c	242;"	d	file:
MTLR_R11	bfd/elf64-ppc.c	11040;"	d	file:
MTLR_R12	bfd/elf64-ppc.c	203;"	d	file:
MTSP_R1	bfd/elf32-hppa.c	666;"	d	file:
MTSP_R1	bfd/elf32-hppa.c	884;"	d	file:
MTT_ACC_NOT_ALIGNED	sim/frv/frv-sim.h	/^  MTT_ACC_NOT_ALIGNED     = 2,$/;"	e	enum:frv_msr_mtt
MTT_ACC_NOT_IMPLEMENTED	sim/frv/frv-sim.h	/^  MTT_ACC_NOT_IMPLEMENTED = 2, \/* Yes -- same value as MTT_ACC_NOT_ALIGNED.  *\/$/;"	e	enum:frv_msr_mtt
MTT_CR_NOT_ALIGNED	sim/frv/frv-sim.h	/^  MTT_CR_NOT_ALIGNED      = 3,$/;"	e	enum:frv_msr_mtt
MTT_INVALID_FR	sim/frv/frv-sim.h	/^  MTT_INVALID_FR          = 6$/;"	e	enum:frv_msr_mtt
MTT_NONE	sim/frv/frv-sim.h	/^  MTT_NONE                = 0,$/;"	e	enum:frv_msr_mtt
MTT_OVERFLOW	sim/frv/frv-sim.h	/^  MTT_OVERFLOW            = 1,$/;"	e	enum:frv_msr_mtt
MTT_UNIMPLEMENTED_MPOP	sim/frv/frv-sim.h	/^  MTT_UNIMPLEMENTED_MPOP  = 5,$/;"	e	enum:frv_msr_mtt
MT_ANY	include/os9k.h	59;"	d
MT_CPU_H	opcodes/mt-desc.h	27;"	d
MT_DATA	include/os9k.h	63;"	d
MT_DEVDESC	include/os9k.h	68;"	d
MT_DEVDRVR	include/os9k.h	67;"	d
MT_FILEMAN	include/os9k.h	66;"	d
MT_F_A23	opcodes/mt-desc.h	/^ , MT_F_XMODE, MT_F_A23, MT_F_MASK1, MT_F_CR$/;"	e	enum:ifield_type
MT_F_ANYOF	opcodes/mt-desc.h	/^  MT_F_NIL, MT_F_ANYOF, MT_F_MSYS, MT_F_OPC$/;"	e	enum:ifield_type
MT_F_BALL	opcodes/mt-desc.h	/^ , MT_F_BALL, MT_F_COLNUM, MT_F_BRC, MT_F_INCR$/;"	e	enum:ifield_type
MT_F_BALL2	opcodes/mt-desc.h	/^ , MT_F_BRC2, MT_F_BALL2, MT_F_MAX$/;"	e	enum:ifield_type
MT_F_BANKADDR	opcodes/mt-desc.h	/^ , MT_F_UU_26_25, MT_F_MASK, MT_F_BANKADDR, MT_F_RDA$/;"	e	enum:ifield_type
MT_F_BRC	opcodes/mt-desc.h	/^ , MT_F_BALL, MT_F_COLNUM, MT_F_BRC, MT_F_INCR$/;"	e	enum:ifield_type
MT_F_BRC2	opcodes/mt-desc.h	/^ , MT_F_BRC2, MT_F_BALL2, MT_F_MAX$/;"	e	enum:ifield_type
MT_F_CB1INCR	opcodes/mt-desc.h	/^ , MT_F_CB1INCR, MT_F_CB2INCR, MT_F_RC3, MT_F_MSYSFRSR2$/;"	e	enum:ifield_type
MT_F_CB1SEL	opcodes/mt-desc.h	/^ , MT_F_IMM16L, MT_F_LOOPO, MT_F_CB1SEL, MT_F_CB2SEL$/;"	e	enum:ifield_type
MT_F_CB2INCR	opcodes/mt-desc.h	/^ , MT_F_CB1INCR, MT_F_CB2INCR, MT_F_RC3, MT_F_MSYSFRSR2$/;"	e	enum:ifield_type
MT_F_CB2SEL	opcodes/mt-desc.h	/^ , MT_F_IMM16L, MT_F_LOOPO, MT_F_CB1SEL, MT_F_CB2SEL$/;"	e	enum:ifield_type
MT_F_CBRB	opcodes/mt-desc.h	/^ , MT_F_RC1, MT_F_CCB, MT_F_CBRB, MT_F_CDB$/;"	e	enum:ifield_type
MT_F_CBS	opcodes/mt-desc.h	/^ , MT_F_TYPE, MT_F_INCAMT, MT_F_CBS, MT_F_UU_1_19$/;"	e	enum:ifield_type
MT_F_CBX	opcodes/mt-desc.h	/^ , MT_F_RC, MT_F_RCNUM, MT_F_ROWNUM, MT_F_CBX$/;"	e	enum:ifield_type
MT_F_CCB	opcodes/mt-desc.h	/^ , MT_F_RC1, MT_F_CCB, MT_F_CBRB, MT_F_CDB$/;"	e	enum:ifield_type
MT_F_CDB	opcodes/mt-desc.h	/^ , MT_F_RC1, MT_F_CCB, MT_F_CBRB, MT_F_CDB$/;"	e	enum:ifield_type
MT_F_CELL	opcodes/mt-desc.h	/^ , MT_F_ROWNUM2, MT_F_CELL, MT_F_UU_3_9, MT_F_CONTNUM$/;"	e	enum:ifield_type
MT_F_COLNUM	opcodes/mt-desc.h	/^ , MT_F_BALL, MT_F_COLNUM, MT_F_BRC, MT_F_INCR$/;"	e	enum:ifield_type
MT_F_CONTNUM	opcodes/mt-desc.h	/^ , MT_F_ROWNUM2, MT_F_CELL, MT_F_UU_3_9, MT_F_CONTNUM$/;"	e	enum:ifield_type
MT_F_CR	opcodes/mt-desc.h	/^ , MT_F_XMODE, MT_F_A23, MT_F_MASK1, MT_F_CR$/;"	e	enum:ifield_type
MT_F_CTXDISP	opcodes/mt-desc.h	/^ , MT_F_UU_1_6, MT_F_DUP, MT_F_RC2, MT_F_CTXDISP$/;"	e	enum:ifield_type
MT_F_DR	opcodes/mt-desc.h	/^ , MT_F_DR, MT_F_DRRR, MT_F_IMM16U, MT_F_IMM16S$/;"	e	enum:ifield_type
MT_F_DRRR	opcodes/mt-desc.h	/^ , MT_F_DR, MT_F_DRRR, MT_F_IMM16U, MT_F_IMM16S$/;"	e	enum:ifield_type
MT_F_DUP	opcodes/mt-desc.h	/^ , MT_F_UU_1_6, MT_F_DUP, MT_F_RC2, MT_F_CTXDISP$/;"	e	enum:ifield_type
MT_F_FBDISP	opcodes/mt-desc.h	/^ , MT_F_FBDISP, MT_F_UU_4_15, MT_F_LENGTH, MT_F_UU_1_15$/;"	e	enum:ifield_type
MT_F_FBINCR	opcodes/mt-desc.h	/^ , MT_F_UU_1_24, MT_F_WR, MT_F_FBINCR, MT_F_UU_2_23$/;"	e	enum:ifield_type
MT_F_ID	opcodes/mt-desc.h	/^ , MT_F_ID, MT_F_SIZE, MT_F_ROWNUM1, MT_F_UU_3_11$/;"	e	enum:ifield_type
MT_F_IMM	opcodes/mt-desc.h	/^ , MT_F_IMM, MT_F_UU24, MT_F_SR1, MT_F_SR2$/;"	e	enum:ifield_type
MT_F_IMM16A	opcodes/mt-desc.h	/^ , MT_F_IMM16A, MT_F_UU4A, MT_F_UU4B, MT_F_UU12$/;"	e	enum:ifield_type
MT_F_IMM16L	opcodes/mt-desc.h	/^ , MT_F_IMM16L, MT_F_LOOPO, MT_F_CB1SEL, MT_F_CB2SEL$/;"	e	enum:ifield_type
MT_F_IMM16S	opcodes/mt-desc.h	/^ , MT_F_DR, MT_F_DRRR, MT_F_IMM16U, MT_F_IMM16S$/;"	e	enum:ifield_type
MT_F_IMM16U	opcodes/mt-desc.h	/^ , MT_F_DR, MT_F_DRRR, MT_F_IMM16U, MT_F_IMM16S$/;"	e	enum:ifield_type
MT_F_INCAMT	opcodes/mt-desc.h	/^ , MT_F_TYPE, MT_F_INCAMT, MT_F_CBS, MT_F_UU_1_19$/;"	e	enum:ifield_type
MT_F_INCR	opcodes/mt-desc.h	/^ , MT_F_BALL, MT_F_COLNUM, MT_F_BRC, MT_F_INCR$/;"	e	enum:ifield_type
MT_F_LENGTH	opcodes/mt-desc.h	/^ , MT_F_FBDISP, MT_F_UU_4_15, MT_F_LENGTH, MT_F_UU_1_15$/;"	e	enum:ifield_type
MT_F_LOOPO	opcodes/mt-desc.h	/^ , MT_F_IMM16L, MT_F_LOOPO, MT_F_CB1SEL, MT_F_CB2SEL$/;"	e	enum:ifield_type
MT_F_MASK	opcodes/mt-desc.h	/^ , MT_F_UU_26_25, MT_F_MASK, MT_F_BANKADDR, MT_F_RDA$/;"	e	enum:ifield_type
MT_F_MASK1	opcodes/mt-desc.h	/^ , MT_F_XMODE, MT_F_A23, MT_F_MASK1, MT_F_CR$/;"	e	enum:ifield_type
MT_F_MAX	opcodes/mt-desc.h	/^ , MT_F_BRC2, MT_F_BALL2, MT_F_MAX$/;"	e	enum:ifield_type
MT_F_MODE	opcodes/mt-desc.h	/^ , MT_F_UU_2_25, MT_F_RBBC, MT_F_PERM, MT_F_MODE$/;"	e	enum:ifield_type
MT_F_MSOPC	opcodes/mt-desc.h	/^ , MT_F_UU8, MT_F_UU16, MT_F_UU1, MT_F_MSOPC$/;"	e	enum:ifield_type
MT_F_MSYS	opcodes/mt-desc.h	/^  MT_F_NIL, MT_F_ANYOF, MT_F_MSYS, MT_F_OPC$/;"	e	enum:ifield_type
MT_F_MSYSFRSR2	opcodes/mt-desc.h	/^ , MT_F_CB1INCR, MT_F_CB2INCR, MT_F_RC3, MT_F_MSYSFRSR2$/;"	e	enum:ifield_type
MT_F_NIL	opcodes/mt-desc.h	/^  MT_F_NIL, MT_F_ANYOF, MT_F_MSYS, MT_F_OPC$/;"	e	enum:ifield_type
MT_F_OPC	opcodes/mt-desc.h	/^  MT_F_NIL, MT_F_ANYOF, MT_F_MSYS, MT_F_OPC$/;"	e	enum:ifield_type
MT_F_PERM	opcodes/mt-desc.h	/^ , MT_F_UU_2_25, MT_F_RBBC, MT_F_PERM, MT_F_MODE$/;"	e	enum:ifield_type
MT_F_RBBC	opcodes/mt-desc.h	/^ , MT_F_UU_2_25, MT_F_RBBC, MT_F_PERM, MT_F_MODE$/;"	e	enum:ifield_type
MT_F_RC	opcodes/mt-desc.h	/^ , MT_F_RC, MT_F_RCNUM, MT_F_ROWNUM, MT_F_CBX$/;"	e	enum:ifield_type
MT_F_RC1	opcodes/mt-desc.h	/^ , MT_F_RC1, MT_F_CCB, MT_F_CBRB, MT_F_CDB$/;"	e	enum:ifield_type
MT_F_RC2	opcodes/mt-desc.h	/^ , MT_F_UU_1_6, MT_F_DUP, MT_F_RC2, MT_F_CTXDISP$/;"	e	enum:ifield_type
MT_F_RC3	opcodes/mt-desc.h	/^ , MT_F_CB1INCR, MT_F_CB2INCR, MT_F_RC3, MT_F_MSYSFRSR2$/;"	e	enum:ifield_type
MT_F_RCNUM	opcodes/mt-desc.h	/^ , MT_F_RC, MT_F_RCNUM, MT_F_ROWNUM, MT_F_CBX$/;"	e	enum:ifield_type
MT_F_RDA	opcodes/mt-desc.h	/^ , MT_F_UU_26_25, MT_F_MASK, MT_F_BANKADDR, MT_F_RDA$/;"	e	enum:ifield_type
MT_F_ROWNUM	opcodes/mt-desc.h	/^ , MT_F_RC, MT_F_RCNUM, MT_F_ROWNUM, MT_F_CBX$/;"	e	enum:ifield_type
MT_F_ROWNUM1	opcodes/mt-desc.h	/^ , MT_F_ID, MT_F_SIZE, MT_F_ROWNUM1, MT_F_UU_3_11$/;"	e	enum:ifield_type
MT_F_ROWNUM2	opcodes/mt-desc.h	/^ , MT_F_ROWNUM2, MT_F_CELL, MT_F_UU_3_9, MT_F_CONTNUM$/;"	e	enum:ifield_type
MT_F_SIZE	opcodes/mt-desc.h	/^ , MT_F_ID, MT_F_SIZE, MT_F_ROWNUM1, MT_F_UU_3_11$/;"	e	enum:ifield_type
MT_F_SR1	opcodes/mt-desc.h	/^ , MT_F_IMM, MT_F_UU24, MT_F_SR1, MT_F_SR2$/;"	e	enum:ifield_type
MT_F_SR2	opcodes/mt-desc.h	/^ , MT_F_IMM, MT_F_UU24, MT_F_SR1, MT_F_SR2$/;"	e	enum:ifield_type
MT_F_TYPE	opcodes/mt-desc.h	/^ , MT_F_TYPE, MT_F_INCAMT, MT_F_CBS, MT_F_UU_1_19$/;"	e	enum:ifield_type
MT_F_UU1	opcodes/mt-desc.h	/^ , MT_F_UU8, MT_F_UU16, MT_F_UU1, MT_F_MSOPC$/;"	e	enum:ifield_type
MT_F_UU12	opcodes/mt-desc.h	/^ , MT_F_IMM16A, MT_F_UU4A, MT_F_UU4B, MT_F_UU12$/;"	e	enum:ifield_type
MT_F_UU16	opcodes/mt-desc.h	/^ , MT_F_UU8, MT_F_UU16, MT_F_UU1, MT_F_MSOPC$/;"	e	enum:ifield_type
MT_F_UU24	opcodes/mt-desc.h	/^ , MT_F_IMM, MT_F_UU24, MT_F_SR1, MT_F_SR2$/;"	e	enum:ifield_type
MT_F_UU4A	opcodes/mt-desc.h	/^ , MT_F_IMM16A, MT_F_UU4A, MT_F_UU4B, MT_F_UU12$/;"	e	enum:ifield_type
MT_F_UU4B	opcodes/mt-desc.h	/^ , MT_F_IMM16A, MT_F_UU4A, MT_F_UU4B, MT_F_UU12$/;"	e	enum:ifield_type
MT_F_UU8	opcodes/mt-desc.h	/^ , MT_F_UU8, MT_F_UU16, MT_F_UU1, MT_F_MSOPC$/;"	e	enum:ifield_type
MT_F_UU_1_15	opcodes/mt-desc.h	/^ , MT_F_FBDISP, MT_F_UU_4_15, MT_F_LENGTH, MT_F_UU_1_15$/;"	e	enum:ifield_type
MT_F_UU_1_19	opcodes/mt-desc.h	/^ , MT_F_TYPE, MT_F_INCAMT, MT_F_CBS, MT_F_UU_1_19$/;"	e	enum:ifield_type
MT_F_UU_1_24	opcodes/mt-desc.h	/^ , MT_F_UU_1_24, MT_F_WR, MT_F_FBINCR, MT_F_UU_2_23$/;"	e	enum:ifield_type
MT_F_UU_1_6	opcodes/mt-desc.h	/^ , MT_F_UU_1_6, MT_F_DUP, MT_F_RC2, MT_F_CTXDISP$/;"	e	enum:ifield_type
MT_F_UU_26_25	opcodes/mt-desc.h	/^ , MT_F_UU_26_25, MT_F_MASK, MT_F_BANKADDR, MT_F_RDA$/;"	e	enum:ifield_type
MT_F_UU_2_23	opcodes/mt-desc.h	/^ , MT_F_UU_1_24, MT_F_WR, MT_F_FBINCR, MT_F_UU_2_23$/;"	e	enum:ifield_type
MT_F_UU_2_25	opcodes/mt-desc.h	/^ , MT_F_UU_2_25, MT_F_RBBC, MT_F_PERM, MT_F_MODE$/;"	e	enum:ifield_type
MT_F_UU_3_11	opcodes/mt-desc.h	/^ , MT_F_ID, MT_F_SIZE, MT_F_ROWNUM1, MT_F_UU_3_11$/;"	e	enum:ifield_type
MT_F_UU_3_9	opcodes/mt-desc.h	/^ , MT_F_ROWNUM2, MT_F_CELL, MT_F_UU_3_9, MT_F_CONTNUM$/;"	e	enum:ifield_type
MT_F_UU_4_15	opcodes/mt-desc.h	/^ , MT_F_FBDISP, MT_F_UU_4_15, MT_F_LENGTH, MT_F_UU_1_15$/;"	e	enum:ifield_type
MT_F_WR	opcodes/mt-desc.h	/^ , MT_F_UU_1_24, MT_F_WR, MT_F_FBINCR, MT_F_UU_2_23$/;"	e	enum:ifield_type
MT_F_XMODE	opcodes/mt-desc.h	/^ , MT_F_XMODE, MT_F_A23, MT_F_MASK1, MT_F_CR$/;"	e	enum:ifield_type
MT_INSN_ADD	opcodes/mt-opc.h	/^  MT_INSN_INVALID, MT_INSN_ADD, MT_INSN_ADDU, MT_INSN_ADDI$/;"	e	enum:cgen_insn_type
MT_INSN_ADDI	opcodes/mt-opc.h	/^  MT_INSN_INVALID, MT_INSN_ADD, MT_INSN_ADDU, MT_INSN_ADDI$/;"	e	enum:cgen_insn_type
MT_INSN_ADDU	opcodes/mt-opc.h	/^  MT_INSN_INVALID, MT_INSN_ADD, MT_INSN_ADDU, MT_INSN_ADDI$/;"	e	enum:cgen_insn_type
MT_INSN_ADDUI	opcodes/mt-opc.h	/^ , MT_INSN_ADDUI, MT_INSN_SUB, MT_INSN_SUBU, MT_INSN_SUBI$/;"	e	enum:cgen_insn_type
MT_INSN_AND	opcodes/mt-opc.h	/^ , MT_INSN_SUBUI, MT_INSN_MUL, MT_INSN_MULI, MT_INSN_AND$/;"	e	enum:cgen_insn_type
MT_INSN_ANDI	opcodes/mt-opc.h	/^ , MT_INSN_ANDI, MT_INSN_OR, MT_INSN_NOP, MT_INSN_ORI$/;"	e	enum:cgen_insn_type
MT_INSN_ASR	opcodes/mt-opc.h	/^ , MT_INSN_LSRI, MT_INSN_ASR, MT_INSN_ASRI, MT_INSN_BRLT$/;"	e	enum:cgen_insn_type
MT_INSN_ASRI	opcodes/mt-opc.h	/^ , MT_INSN_LSRI, MT_INSN_ASR, MT_INSN_ASRI, MT_INSN_BRLT$/;"	e	enum:cgen_insn_type
MT_INSN_BREAK	opcodes/mt-opc.h	/^ , MT_INSN_BREAK, MT_INSN_IFLUSH, MT_INSN_LDCTXT, MT_INSN_LDFB$/;"	e	enum:cgen_insn_type
MT_INSN_BREQ	opcodes/mt-opc.h	/^ , MT_INSN_BRLE, MT_INSN_BREQ, MT_INSN_BRNE, MT_INSN_JMP$/;"	e	enum:cgen_insn_type
MT_INSN_BRLE	opcodes/mt-opc.h	/^ , MT_INSN_BRLE, MT_INSN_BREQ, MT_INSN_BRNE, MT_INSN_JMP$/;"	e	enum:cgen_insn_type
MT_INSN_BRLT	opcodes/mt-opc.h	/^ , MT_INSN_LSRI, MT_INSN_ASR, MT_INSN_ASRI, MT_INSN_BRLT$/;"	e	enum:cgen_insn_type
MT_INSN_BRNE	opcodes/mt-opc.h	/^ , MT_INSN_BRLE, MT_INSN_BREQ, MT_INSN_BRNE, MT_INSN_JMP$/;"	e	enum:cgen_insn_type
MT_INSN_CBCAST	opcodes/mt-opc.h	/^ , MT_INSN_RCFBCB, MT_INSN_MRCFBCB, MT_INSN_CBCAST, MT_INSN_DUPCBCAST$/;"	e	enum:cgen_insn_type
MT_INSN_DBNZ	opcodes/mt-opc.h	/^ , MT_INSN_JAL, MT_INSN_DBNZ, MT_INSN_EI, MT_INSN_DI$/;"	e	enum:cgen_insn_type
MT_INSN_DFBC	opcodes/mt-opc.h	/^ , MT_INSN_DFBC, MT_INSN_DWFB, MT_INSN_FBWFB, MT_INSN_DFBR$/;"	e	enum:cgen_insn_type
MT_INSN_DFBR	opcodes/mt-opc.h	/^ , MT_INSN_DFBC, MT_INSN_DWFB, MT_INSN_FBWFB, MT_INSN_DFBR$/;"	e	enum:cgen_insn_type
MT_INSN_DI	opcodes/mt-opc.h	/^ , MT_INSN_JAL, MT_INSN_DBNZ, MT_INSN_EI, MT_INSN_DI$/;"	e	enum:cgen_insn_type
MT_INSN_DUPCBCAST	opcodes/mt-opc.h	/^ , MT_INSN_RCFBCB, MT_INSN_MRCFBCB, MT_INSN_CBCAST, MT_INSN_DUPCBCAST$/;"	e	enum:cgen_insn_type
MT_INSN_DWFB	opcodes/mt-opc.h	/^ , MT_INSN_DFBC, MT_INSN_DWFB, MT_INSN_FBWFB, MT_INSN_DFBR$/;"	e	enum:cgen_insn_type
MT_INSN_EI	opcodes/mt-opc.h	/^ , MT_INSN_JAL, MT_INSN_DBNZ, MT_INSN_EI, MT_INSN_DI$/;"	e	enum:cgen_insn_type
MT_INSN_FBCB	opcodes/mt-opc.h	/^ , MT_INSN_STFB, MT_INSN_FBCB, MT_INSN_MFBCB, MT_INSN_FBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_FBCBDR	opcodes/mt-opc.h	/^ , MT_INSN_MFBRCI, MT_INSN_MFBCRI, MT_INSN_MFBRRI, MT_INSN_FBCBDR$/;"	e	enum:cgen_insn_type
MT_INSN_FBCBINC	opcodes/mt-opc.h	/^ , MT_INSN_WFBI, MT_INSN_WFB, MT_INSN_RCRISC, MT_INSN_FBCBINC$/;"	e	enum:cgen_insn_type
MT_INSN_FBCBINCRS	opcodes/mt-opc.h	/^ , MT_INSN_FBCBINCRS, MT_INSN_MFBCBINCRS, MT_INSN_LOOP, MT_INSN_LOOPI$/;"	e	enum:cgen_insn_type
MT_INSN_FBCBINCS	opcodes/mt-opc.h	/^ , MT_INSN_WFBINCR, MT_INSN_MWFBINCR, MT_INSN_FBCBINCS, MT_INSN_MFBCBINCS$/;"	e	enum:cgen_insn_type
MT_INSN_FBCCI	opcodes/mt-opc.h	/^ , MT_INSN_STFB, MT_INSN_FBCB, MT_INSN_MFBCB, MT_INSN_FBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_FBCRI	opcodes/mt-opc.h	/^ , MT_INSN_FBRCI, MT_INSN_FBCRI, MT_INSN_FBRRI, MT_INSN_MFBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_FBRCI	opcodes/mt-opc.h	/^ , MT_INSN_FBRCI, MT_INSN_FBCRI, MT_INSN_FBRRI, MT_INSN_MFBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_FBRRI	opcodes/mt-opc.h	/^ , MT_INSN_FBRCI, MT_INSN_FBCRI, MT_INSN_FBRRI, MT_INSN_MFBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_FBWFB	opcodes/mt-opc.h	/^ , MT_INSN_DFBC, MT_INSN_DWFB, MT_INSN_FBWFB, MT_INSN_DFBR$/;"	e	enum:cgen_insn_type
MT_INSN_IFLUSH	opcodes/mt-opc.h	/^ , MT_INSN_BREAK, MT_INSN_IFLUSH, MT_INSN_LDCTXT, MT_INSN_LDFB$/;"	e	enum:cgen_insn_type
MT_INSN_INTERLEAVER	opcodes/mt-opc.h	/^ , MT_INSN_RCXMODE, MT_INSN_INTERLEAVER, MT_INSN_WFBINC, MT_INSN_MWFBINC$/;"	e	enum:cgen_insn_type
MT_INSN_INVALID	opcodes/mt-opc.h	/^  MT_INSN_INVALID, MT_INSN_ADD, MT_INSN_ADDU, MT_INSN_ADDI$/;"	e	enum:cgen_insn_type
MT_INSN_JAL	opcodes/mt-opc.h	/^ , MT_INSN_JAL, MT_INSN_DBNZ, MT_INSN_EI, MT_INSN_DI$/;"	e	enum:cgen_insn_type
MT_INSN_JMP	opcodes/mt-opc.h	/^ , MT_INSN_BRLE, MT_INSN_BREQ, MT_INSN_BRNE, MT_INSN_JMP$/;"	e	enum:cgen_insn_type
MT_INSN_LDCTXT	opcodes/mt-opc.h	/^ , MT_INSN_BREAK, MT_INSN_IFLUSH, MT_INSN_LDCTXT, MT_INSN_LDFB$/;"	e	enum:cgen_insn_type
MT_INSN_LDFB	opcodes/mt-opc.h	/^ , MT_INSN_BREAK, MT_INSN_IFLUSH, MT_INSN_LDCTXT, MT_INSN_LDFB$/;"	e	enum:cgen_insn_type
MT_INSN_LDUI	opcodes/mt-opc.h	/^ , MT_INSN_LDUI, MT_INSN_LSL, MT_INSN_LSLI, MT_INSN_LSR$/;"	e	enum:cgen_insn_type
MT_INSN_LDW	opcodes/mt-opc.h	/^ , MT_INSN_SI, MT_INSN_RETI, MT_INSN_LDW, MT_INSN_STW$/;"	e	enum:cgen_insn_type
MT_INSN_LOOP	opcodes/mt-opc.h	/^ , MT_INSN_FBCBINCRS, MT_INSN_MFBCBINCRS, MT_INSN_LOOP, MT_INSN_LOOPI$/;"	e	enum:cgen_insn_type
MT_INSN_LOOPI	opcodes/mt-opc.h	/^ , MT_INSN_FBCBINCRS, MT_INSN_MFBCBINCRS, MT_INSN_LOOP, MT_INSN_LOOPI$/;"	e	enum:cgen_insn_type
MT_INSN_LSL	opcodes/mt-opc.h	/^ , MT_INSN_LDUI, MT_INSN_LSL, MT_INSN_LSLI, MT_INSN_LSR$/;"	e	enum:cgen_insn_type
MT_INSN_LSLI	opcodes/mt-opc.h	/^ , MT_INSN_LDUI, MT_INSN_LSL, MT_INSN_LSLI, MT_INSN_LSR$/;"	e	enum:cgen_insn_type
MT_INSN_LSR	opcodes/mt-opc.h	/^ , MT_INSN_LDUI, MT_INSN_LSL, MT_INSN_LSLI, MT_INSN_LSR$/;"	e	enum:cgen_insn_type
MT_INSN_LSRI	opcodes/mt-opc.h	/^ , MT_INSN_LSRI, MT_INSN_ASR, MT_INSN_ASRI, MT_INSN_BRLT$/;"	e	enum:cgen_insn_type
MT_INSN_MFBCB	opcodes/mt-opc.h	/^ , MT_INSN_STFB, MT_INSN_FBCB, MT_INSN_MFBCB, MT_INSN_FBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_MFBCBINCRS	opcodes/mt-opc.h	/^ , MT_INSN_FBCBINCRS, MT_INSN_MFBCBINCRS, MT_INSN_LOOP, MT_INSN_LOOPI$/;"	e	enum:cgen_insn_type
MT_INSN_MFBCBINCS	opcodes/mt-opc.h	/^ , MT_INSN_WFBINCR, MT_INSN_MWFBINCR, MT_INSN_FBCBINCS, MT_INSN_MFBCBINCS$/;"	e	enum:cgen_insn_type
MT_INSN_MFBCCI	opcodes/mt-opc.h	/^ , MT_INSN_FBRCI, MT_INSN_FBCRI, MT_INSN_FBRRI, MT_INSN_MFBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_MFBCRI	opcodes/mt-opc.h	/^ , MT_INSN_MFBRCI, MT_INSN_MFBCRI, MT_INSN_MFBRRI, MT_INSN_FBCBDR$/;"	e	enum:cgen_insn_type
MT_INSN_MFBRCI	opcodes/mt-opc.h	/^ , MT_INSN_MFBRCI, MT_INSN_MFBCRI, MT_INSN_MFBRRI, MT_INSN_FBCBDR$/;"	e	enum:cgen_insn_type
MT_INSN_MFBRRI	opcodes/mt-opc.h	/^ , MT_INSN_MFBRCI, MT_INSN_MFBCRI, MT_INSN_MFBRRI, MT_INSN_FBCBDR$/;"	e	enum:cgen_insn_type
MT_INSN_MRCFBCB	opcodes/mt-opc.h	/^ , MT_INSN_RCFBCB, MT_INSN_MRCFBCB, MT_INSN_CBCAST, MT_INSN_DUPCBCAST$/;"	e	enum:cgen_insn_type
MT_INSN_MUL	opcodes/mt-opc.h	/^ , MT_INSN_SUBUI, MT_INSN_MUL, MT_INSN_MULI, MT_INSN_AND$/;"	e	enum:cgen_insn_type
MT_INSN_MULI	opcodes/mt-opc.h	/^ , MT_INSN_SUBUI, MT_INSN_MUL, MT_INSN_MULI, MT_INSN_AND$/;"	e	enum:cgen_insn_type
MT_INSN_MWFBINC	opcodes/mt-opc.h	/^ , MT_INSN_RCXMODE, MT_INSN_INTERLEAVER, MT_INSN_WFBINC, MT_INSN_MWFBINC$/;"	e	enum:cgen_insn_type
MT_INSN_MWFBINCR	opcodes/mt-opc.h	/^ , MT_INSN_WFBINCR, MT_INSN_MWFBINCR, MT_INSN_FBCBINCS, MT_INSN_MFBCBINCS$/;"	e	enum:cgen_insn_type
MT_INSN_NAND	opcodes/mt-opc.h	/^ , MT_INSN_XOR, MT_INSN_XORI, MT_INSN_NAND, MT_INSN_NANDI$/;"	e	enum:cgen_insn_type
MT_INSN_NANDI	opcodes/mt-opc.h	/^ , MT_INSN_XOR, MT_INSN_XORI, MT_INSN_NAND, MT_INSN_NANDI$/;"	e	enum:cgen_insn_type
MT_INSN_NOP	opcodes/mt-opc.h	/^ , MT_INSN_ANDI, MT_INSN_OR, MT_INSN_NOP, MT_INSN_ORI$/;"	e	enum:cgen_insn_type
MT_INSN_NOR	opcodes/mt-opc.h	/^ , MT_INSN_NOR, MT_INSN_NORI, MT_INSN_XNOR, MT_INSN_XNORI$/;"	e	enum:cgen_insn_type
MT_INSN_NORI	opcodes/mt-opc.h	/^ , MT_INSN_NOR, MT_INSN_NORI, MT_INSN_XNOR, MT_INSN_XNORI$/;"	e	enum:cgen_insn_type
MT_INSN_OR	opcodes/mt-opc.h	/^ , MT_INSN_ANDI, MT_INSN_OR, MT_INSN_NOP, MT_INSN_ORI$/;"	e	enum:cgen_insn_type
MT_INSN_ORI	opcodes/mt-opc.h	/^ , MT_INSN_ANDI, MT_INSN_OR, MT_INSN_NOP, MT_INSN_ORI$/;"	e	enum:cgen_insn_type
MT_INSN_RCFBCB	opcodes/mt-opc.h	/^ , MT_INSN_RCFBCB, MT_INSN_MRCFBCB, MT_INSN_CBCAST, MT_INSN_DUPCBCAST$/;"	e	enum:cgen_insn_type
MT_INSN_RCRISC	opcodes/mt-opc.h	/^ , MT_INSN_WFBI, MT_INSN_WFB, MT_INSN_RCRISC, MT_INSN_FBCBINC$/;"	e	enum:cgen_insn_type
MT_INSN_RCXMODE	opcodes/mt-opc.h	/^ , MT_INSN_RCXMODE, MT_INSN_INTERLEAVER, MT_INSN_WFBINC, MT_INSN_MWFBINC$/;"	e	enum:cgen_insn_type
MT_INSN_RETI	opcodes/mt-opc.h	/^ , MT_INSN_SI, MT_INSN_RETI, MT_INSN_LDW, MT_INSN_STW$/;"	e	enum:cgen_insn_type
MT_INSN_SI	opcodes/mt-opc.h	/^ , MT_INSN_SI, MT_INSN_RETI, MT_INSN_LDW, MT_INSN_STW$/;"	e	enum:cgen_insn_type
MT_INSN_STFB	opcodes/mt-opc.h	/^ , MT_INSN_STFB, MT_INSN_FBCB, MT_INSN_MFBCB, MT_INSN_FBCCI$/;"	e	enum:cgen_insn_type
MT_INSN_STW	opcodes/mt-opc.h	/^ , MT_INSN_SI, MT_INSN_RETI, MT_INSN_LDW, MT_INSN_STW$/;"	e	enum:cgen_insn_type
MT_INSN_SUB	opcodes/mt-opc.h	/^ , MT_INSN_ADDUI, MT_INSN_SUB, MT_INSN_SUBU, MT_INSN_SUBI$/;"	e	enum:cgen_insn_type
MT_INSN_SUBI	opcodes/mt-opc.h	/^ , MT_INSN_ADDUI, MT_INSN_SUB, MT_INSN_SUBU, MT_INSN_SUBI$/;"	e	enum:cgen_insn_type
MT_INSN_SUBU	opcodes/mt-opc.h	/^ , MT_INSN_ADDUI, MT_INSN_SUB, MT_INSN_SUBU, MT_INSN_SUBI$/;"	e	enum:cgen_insn_type
MT_INSN_SUBUI	opcodes/mt-opc.h	/^ , MT_INSN_SUBUI, MT_INSN_MUL, MT_INSN_MULI, MT_INSN_AND$/;"	e	enum:cgen_insn_type
MT_INSN_WFB	opcodes/mt-opc.h	/^ , MT_INSN_WFBI, MT_INSN_WFB, MT_INSN_RCRISC, MT_INSN_FBCBINC$/;"	e	enum:cgen_insn_type
MT_INSN_WFBI	opcodes/mt-opc.h	/^ , MT_INSN_WFBI, MT_INSN_WFB, MT_INSN_RCRISC, MT_INSN_FBCBINC$/;"	e	enum:cgen_insn_type
MT_INSN_WFBINC	opcodes/mt-opc.h	/^ , MT_INSN_RCXMODE, MT_INSN_INTERLEAVER, MT_INSN_WFBINC, MT_INSN_MWFBINC$/;"	e	enum:cgen_insn_type
MT_INSN_WFBINCR	opcodes/mt-opc.h	/^ , MT_INSN_WFBINCR, MT_INSN_MWFBINCR, MT_INSN_FBCBINCS, MT_INSN_MFBCBINCS$/;"	e	enum:cgen_insn_type
MT_INSN_XNOR	opcodes/mt-opc.h	/^ , MT_INSN_NOR, MT_INSN_NORI, MT_INSN_XNOR, MT_INSN_XNORI$/;"	e	enum:cgen_insn_type
MT_INSN_XNORI	opcodes/mt-opc.h	/^ , MT_INSN_NOR, MT_INSN_NORI, MT_INSN_XNOR, MT_INSN_XNORI$/;"	e	enum:cgen_insn_type
MT_INSN_XOR	opcodes/mt-opc.h	/^ , MT_INSN_XOR, MT_INSN_XORI, MT_INSN_NAND, MT_INSN_NANDI$/;"	e	enum:cgen_insn_type
MT_INSN_XORI	opcodes/mt-opc.h	/^ , MT_INSN_XOR, MT_INSN_XORI, MT_INSN_NAND, MT_INSN_NANDI$/;"	e	enum:cgen_insn_type
MT_MASK	include/os9k.h	69;"	d
MT_MULTI	include/os9k.h	62;"	d
MT_OPC_H	opcodes/mt-opc.h	27;"	d
MT_OPERAND_A23	opcodes/mt-desc.h	/^ , MT_OPERAND_A23, MT_OPERAND_CR, MT_OPERAND_CBS, MT_OPERAND_INCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_BALL	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK1, MT_OPERAND_BALL, MT_OPERAND_BRC, MT_OPERAND_RDA$/;"	e	enum:cgen_operand_type
MT_OPERAND_BALL2	opcodes/mt-desc.h	/^ , MT_OPERAND_WR, MT_OPERAND_BALL2, MT_OPERAND_BRC2, MT_OPERAND_PERM$/;"	e	enum:cgen_operand_type
MT_OPERAND_BANKADDR	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK, MT_OPERAND_BANKADDR, MT_OPERAND_INCAMT, MT_OPERAND_XMODE$/;"	e	enum:cgen_operand_type
MT_OPERAND_BRC	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK1, MT_OPERAND_BALL, MT_OPERAND_BRC, MT_OPERAND_RDA$/;"	e	enum:cgen_operand_type
MT_OPERAND_BRC2	opcodes/mt-desc.h	/^ , MT_OPERAND_WR, MT_OPERAND_BALL2, MT_OPERAND_BRC2, MT_OPERAND_PERM$/;"	e	enum:cgen_operand_type
MT_OPERAND_CB1INCR	opcodes/mt-desc.h	/^ , MT_OPERAND_CB2SEL, MT_OPERAND_CB1INCR, MT_OPERAND_CB2INCR, MT_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MT_OPERAND_CB1SEL	opcodes/mt-desc.h	/^ , MT_OPERAND_LOOPSIZE, MT_OPERAND_IMM16L, MT_OPERAND_RC3, MT_OPERAND_CB1SEL$/;"	e	enum:cgen_operand_type
MT_OPERAND_CB2INCR	opcodes/mt-desc.h	/^ , MT_OPERAND_CB2SEL, MT_OPERAND_CB1INCR, MT_OPERAND_CB2INCR, MT_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MT_OPERAND_CB2SEL	opcodes/mt-desc.h	/^ , MT_OPERAND_CB2SEL, MT_OPERAND_CB1INCR, MT_OPERAND_CB2INCR, MT_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MT_OPERAND_CBRB	opcodes/mt-desc.h	/^ , MT_OPERAND_RC1, MT_OPERAND_RC2, MT_OPERAND_CBRB, MT_OPERAND_CELL$/;"	e	enum:cgen_operand_type
MT_OPERAND_CBS	opcodes/mt-desc.h	/^ , MT_OPERAND_A23, MT_OPERAND_CR, MT_OPERAND_CBS, MT_OPERAND_INCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_CBX	opcodes/mt-desc.h	/^ , MT_OPERAND_LENGTH, MT_OPERAND_CBX, MT_OPERAND_CCB, MT_OPERAND_CDB$/;"	e	enum:cgen_operand_type
MT_OPERAND_CCB	opcodes/mt-desc.h	/^ , MT_OPERAND_LENGTH, MT_OPERAND_CBX, MT_OPERAND_CCB, MT_OPERAND_CDB$/;"	e	enum:cgen_operand_type
MT_OPERAND_CDB	opcodes/mt-desc.h	/^ , MT_OPERAND_LENGTH, MT_OPERAND_CBX, MT_OPERAND_CCB, MT_OPERAND_CDB$/;"	e	enum:cgen_operand_type
MT_OPERAND_CELL	opcodes/mt-desc.h	/^ , MT_OPERAND_RC1, MT_OPERAND_RC2, MT_OPERAND_CBRB, MT_OPERAND_CELL$/;"	e	enum:cgen_operand_type
MT_OPERAND_COLNUM	opcodes/mt-desc.h	/^ , MT_OPERAND_COLNUM, MT_OPERAND_ROWNUM, MT_OPERAND_ROWNUM1, MT_OPERAND_ROWNUM2$/;"	e	enum:cgen_operand_type
MT_OPERAND_CONTNUM	opcodes/mt-desc.h	/^ , MT_OPERAND_RC, MT_OPERAND_RCNUM, MT_OPERAND_CONTNUM, MT_OPERAND_RBBC$/;"	e	enum:cgen_operand_type
MT_OPERAND_CR	opcodes/mt-desc.h	/^ , MT_OPERAND_A23, MT_OPERAND_CR, MT_OPERAND_CBS, MT_OPERAND_INCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_CTXDISP	opcodes/mt-desc.h	/^ , MT_OPERAND_DUP, MT_OPERAND_CTXDISP, MT_OPERAND_FBDISP, MT_OPERAND_TYPE$/;"	e	enum:cgen_operand_type
MT_OPERAND_DUP	opcodes/mt-desc.h	/^ , MT_OPERAND_DUP, MT_OPERAND_CTXDISP, MT_OPERAND_FBDISP, MT_OPERAND_TYPE$/;"	e	enum:cgen_operand_type
MT_OPERAND_FBDISP	opcodes/mt-desc.h	/^ , MT_OPERAND_DUP, MT_OPERAND_CTXDISP, MT_OPERAND_FBDISP, MT_OPERAND_TYPE$/;"	e	enum:cgen_operand_type
MT_OPERAND_FBINCR	opcodes/mt-desc.h	/^ , MT_OPERAND_MODE, MT_OPERAND_ID, MT_OPERAND_SIZE, MT_OPERAND_FBINCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_FRDR	opcodes/mt-desc.h	/^  MT_OPERAND_PC, MT_OPERAND_FRSR1, MT_OPERAND_FRSR2, MT_OPERAND_FRDR$/;"	e	enum:cgen_operand_type
MT_OPERAND_FRDRRR	opcodes/mt-desc.h	/^ , MT_OPERAND_FRDRRR, MT_OPERAND_IMM16, MT_OPERAND_IMM16Z, MT_OPERAND_IMM16O$/;"	e	enum:cgen_operand_type
MT_OPERAND_FRSR1	opcodes/mt-desc.h	/^  MT_OPERAND_PC, MT_OPERAND_FRSR1, MT_OPERAND_FRSR2, MT_OPERAND_FRDR$/;"	e	enum:cgen_operand_type
MT_OPERAND_FRSR2	opcodes/mt-desc.h	/^  MT_OPERAND_PC, MT_OPERAND_FRSR1, MT_OPERAND_FRSR2, MT_OPERAND_FRDR$/;"	e	enum:cgen_operand_type
MT_OPERAND_ID	opcodes/mt-desc.h	/^ , MT_OPERAND_MODE, MT_OPERAND_ID, MT_OPERAND_SIZE, MT_OPERAND_FBINCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_IMM16	opcodes/mt-desc.h	/^ , MT_OPERAND_FRDRRR, MT_OPERAND_IMM16, MT_OPERAND_IMM16Z, MT_OPERAND_IMM16O$/;"	e	enum:cgen_operand_type
MT_OPERAND_IMM16L	opcodes/mt-desc.h	/^ , MT_OPERAND_LOOPSIZE, MT_OPERAND_IMM16L, MT_OPERAND_RC3, MT_OPERAND_CB1SEL$/;"	e	enum:cgen_operand_type
MT_OPERAND_IMM16O	opcodes/mt-desc.h	/^ , MT_OPERAND_FRDRRR, MT_OPERAND_IMM16, MT_OPERAND_IMM16Z, MT_OPERAND_IMM16O$/;"	e	enum:cgen_operand_type
MT_OPERAND_IMM16Z	opcodes/mt-desc.h	/^ , MT_OPERAND_FRDRRR, MT_OPERAND_IMM16, MT_OPERAND_IMM16Z, MT_OPERAND_IMM16O$/;"	e	enum:cgen_operand_type
MT_OPERAND_INCAMT	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK, MT_OPERAND_BANKADDR, MT_OPERAND_INCAMT, MT_OPERAND_XMODE$/;"	e	enum:cgen_operand_type
MT_OPERAND_INCR	opcodes/mt-desc.h	/^ , MT_OPERAND_A23, MT_OPERAND_CR, MT_OPERAND_CBS, MT_OPERAND_INCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_LENGTH	opcodes/mt-desc.h	/^ , MT_OPERAND_LENGTH, MT_OPERAND_CBX, MT_OPERAND_CCB, MT_OPERAND_CDB$/;"	e	enum:cgen_operand_type
MT_OPERAND_LOOPSIZE	opcodes/mt-desc.h	/^ , MT_OPERAND_LOOPSIZE, MT_OPERAND_IMM16L, MT_OPERAND_RC3, MT_OPERAND_CB1SEL$/;"	e	enum:cgen_operand_type
MT_OPERAND_MASK	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK, MT_OPERAND_BANKADDR, MT_OPERAND_INCAMT, MT_OPERAND_XMODE$/;"	e	enum:cgen_operand_type
MT_OPERAND_MASK1	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK1, MT_OPERAND_BALL, MT_OPERAND_BRC, MT_OPERAND_RDA$/;"	e	enum:cgen_operand_type
MT_OPERAND_MAX	opcodes/mt-desc.h	/^ , MT_OPERAND_CB2SEL, MT_OPERAND_CB1INCR, MT_OPERAND_CB2INCR, MT_OPERAND_MAX$/;"	e	enum:cgen_operand_type
MT_OPERAND_MODE	opcodes/mt-desc.h	/^ , MT_OPERAND_MODE, MT_OPERAND_ID, MT_OPERAND_SIZE, MT_OPERAND_FBINCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_PC	opcodes/mt-desc.h	/^  MT_OPERAND_PC, MT_OPERAND_FRSR1, MT_OPERAND_FRSR2, MT_OPERAND_FRDR$/;"	e	enum:cgen_operand_type
MT_OPERAND_PERM	opcodes/mt-desc.h	/^ , MT_OPERAND_WR, MT_OPERAND_BALL2, MT_OPERAND_BRC2, MT_OPERAND_PERM$/;"	e	enum:cgen_operand_type
MT_OPERAND_RBBC	opcodes/mt-desc.h	/^ , MT_OPERAND_RC, MT_OPERAND_RCNUM, MT_OPERAND_CONTNUM, MT_OPERAND_RBBC$/;"	e	enum:cgen_operand_type
MT_OPERAND_RC	opcodes/mt-desc.h	/^ , MT_OPERAND_RC, MT_OPERAND_RCNUM, MT_OPERAND_CONTNUM, MT_OPERAND_RBBC$/;"	e	enum:cgen_operand_type
MT_OPERAND_RC1	opcodes/mt-desc.h	/^ , MT_OPERAND_RC1, MT_OPERAND_RC2, MT_OPERAND_CBRB, MT_OPERAND_CELL$/;"	e	enum:cgen_operand_type
MT_OPERAND_RC2	opcodes/mt-desc.h	/^ , MT_OPERAND_RC1, MT_OPERAND_RC2, MT_OPERAND_CBRB, MT_OPERAND_CELL$/;"	e	enum:cgen_operand_type
MT_OPERAND_RC3	opcodes/mt-desc.h	/^ , MT_OPERAND_LOOPSIZE, MT_OPERAND_IMM16L, MT_OPERAND_RC3, MT_OPERAND_CB1SEL$/;"	e	enum:cgen_operand_type
MT_OPERAND_RCNUM	opcodes/mt-desc.h	/^ , MT_OPERAND_RC, MT_OPERAND_RCNUM, MT_OPERAND_CONTNUM, MT_OPERAND_RBBC$/;"	e	enum:cgen_operand_type
MT_OPERAND_RDA	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK1, MT_OPERAND_BALL, MT_OPERAND_BRC, MT_OPERAND_RDA$/;"	e	enum:cgen_operand_type
MT_OPERAND_ROWNUM	opcodes/mt-desc.h	/^ , MT_OPERAND_COLNUM, MT_OPERAND_ROWNUM, MT_OPERAND_ROWNUM1, MT_OPERAND_ROWNUM2$/;"	e	enum:cgen_operand_type
MT_OPERAND_ROWNUM1	opcodes/mt-desc.h	/^ , MT_OPERAND_COLNUM, MT_OPERAND_ROWNUM, MT_OPERAND_ROWNUM1, MT_OPERAND_ROWNUM2$/;"	e	enum:cgen_operand_type
MT_OPERAND_ROWNUM2	opcodes/mt-desc.h	/^ , MT_OPERAND_COLNUM, MT_OPERAND_ROWNUM, MT_OPERAND_ROWNUM1, MT_OPERAND_ROWNUM2$/;"	e	enum:cgen_operand_type
MT_OPERAND_SIZE	opcodes/mt-desc.h	/^ , MT_OPERAND_MODE, MT_OPERAND_ID, MT_OPERAND_SIZE, MT_OPERAND_FBINCR$/;"	e	enum:cgen_operand_type
MT_OPERAND_TYPE	opcodes/mt-desc.h	/^ , MT_OPERAND_DUP, MT_OPERAND_CTXDISP, MT_OPERAND_FBDISP, MT_OPERAND_TYPE$/;"	e	enum:cgen_operand_type
MT_OPERAND_WR	opcodes/mt-desc.h	/^ , MT_OPERAND_WR, MT_OPERAND_BALL2, MT_OPERAND_BRC2, MT_OPERAND_PERM$/;"	e	enum:cgen_operand_type
MT_OPERAND_XMODE	opcodes/mt-desc.h	/^ , MT_OPERAND_MASK, MT_OPERAND_BANKADDR, MT_OPERAND_INCAMT, MT_OPERAND_XMODE$/;"	e	enum:cgen_operand_type
MT_PROGRAM	include/os9k.h	60;"	d
MT_STACK_SIZE	include/elf/mt.h	44;"	d
MT_STACK_VALUE	include/elf/mt.h	43;"	d
MT_SUBROUT	include/os9k.h	61;"	d
MT_SYSTEM	include/os9k.h	65;"	d
MT_TRAPLIB	include/os9k.h	64;"	d
MU	include/opcode/d10v.h	69;"	d
MU	include/opcode/d30v.h	138;"	d
MUL	gdb/arch/aarch64-insn.h	/^  MUL             = 0x1b007c00,$/;"	e	enum:aarch64_opcodes
MUL1OFSI	sim/common/cgen-ops.h	/^MUL1OFSI (USI a, USI b)$/;"	f
MUL2OFSI	sim/common/cgen-ops.h	/^MUL2OFSI (SI a, SI b)$/;"	f
MULACCLEN	libdecnumber/decBasic.c	706;"	d	file:
MULACCReg	sim/arm/armemu.h	334;"	d
MULDESTReg	sim/arm/armemu.h	331;"	d
MULDI	include/cgen/basic-ops.h	178;"	d
MULDI	sim/common/cgen-ops.h	184;"	d
MULDI	sim/common/cgen-utils.c	/^MULDI (a, b)$/;"	f
MULHI	include/cgen/basic-ops.h	88;"	d
MULHI	sim/common/cgen-ops.h	94;"	d
MULHW	opcodes/ppc-opc.c	3519;"	d	file:
MULLHSReg	sim/arm/armemu.h	332;"	d
MULMAGIC	libdecnumber/decBasic.c	820;"	d	file:
MULOP2	intl/plural.c	16;"	d	file:
MULOPLEN	libdecnumber/decBasic.c	705;"	d	file:
MULQI	include/cgen/basic-ops.h	58;"	d
MULQI	sim/common/cgen-ops.h	64;"	d
MULRHSReg	sim/arm/armemu.h	333;"	d
MULSH	opcodes/mcore-opc.h	/^  MULSH, OPSR,$/;"	e	enum:__anon34
MULSHIFTA	libdecnumber/decBasic.c	822;"	d	file:
MULSHIFTB	libdecnumber/decBasic.c	823;"	d	file:
MULSI	include/cgen/basic-ops.h	118;"	d
MULSI	sim/common/cgen-ops.h	124;"	d
MULScc	sim/erc32/exec.c	137;"	d	file:
MULTBASE	libdecnumber/decBasic.c	704;"	d	file:
MULTF	include/opcode/dlx.h	61;"	d
MULTIPLE_COPYRIGHT_HEADERS	gdb/copyright.py	/^MULTIPLE_COPYRIGHT_HEADERS = ($/;"	v
MULTI_OBJFILE_P	gdb/objfiles.h	694;"	d
MULTUF	include/opcode/dlx.h	62;"	d
MULT_MATCH	readline/readline.h	811;"	d
MULUW3	include/longlong.h	1059;"	d
MULUW3	include/longlong.h	1061;"	d
MUL_ADDS	opcodes/tic30-dis.c	40;"	d	file:
MUL_ADD_IDEN	opcodes/tic30-dis.c	46;"	d	file:
MUL_MODE	opcodes/s12z-dis.c	/^enum MUL_MODE$/;"	g	file:
MUL_OPR_OPR	opcodes/s12z-dis.c	/^    MUL_OPR_OPR$/;"	e	enum:MUL_MODE	file:
MUL_REG_IMM	opcodes/s12z-dis.c	/^    MUL_REG_IMM,$/;"	e	enum:MUL_MODE	file:
MUL_REG_OPR	opcodes/s12z-dis.c	/^    MUL_REG_OPR,$/;"	e	enum:MUL_MODE	file:
MUL_REG_REG	opcodes/s12z-dis.c	/^    MUL_REG_REG,$/;"	e	enum:MUL_MODE	file:
MUST_CREATE	bfd/elf32-m68k.c	/^    MUST_CREATE$/;"	e	enum:elf_m68k_get_entry_howto	file:
MUST_FIND	bfd/elf32-m68k.c	/^    MUST_FIND,$/;"	e	enum:elf_m68k_get_entry_howto	file:
MVFSF	include/opcode/dlx.h	56;"	d
MVTSF	include/opcode/dlx.h	55;"	d
MVexVSIBDQWpX	opcodes/i386-dis.c	459;"	d	file:
MVexVSIBDWpX	opcodes/i386-dis.c	458;"	d	file:
MVexVSIBQDWpX	opcodes/i386-dis.c	461;"	d	file:
MVexVSIBQWpX	opcodes/i386-dis.c	460;"	d	file:
MW	opcodes/mmix-opc.c	82;"	d	file:
MWARN	bfd/linker.c	/^  MWARN,	\/* Make warning symbol.  *\/$/;"	e	enum:link_action	file:
MX	opcodes/i386-dis.c	372;"	d	file:
MX	opcodes/mips-opc.c	307;"	d	file:
MXC	opcodes/i386-dis.c	414;"	d	file:
MX_AbsDiff	sim/mips/sim-main.h	837;"	d
MX_AbsDiffC	sim/mips/sim-main.h	868;"	d
MX_Add	sim/mips/sim-main.h	824;"	d
MX_AddA	sim/mips/sim-main.h	860;"	d
MX_AddL	sim/mips/sim-main.h	861;"	d
MX_And	sim/mips/sim-main.h	825;"	d
MX_Avg	sim/mips/sim-main.h	838;"	d
MX_C_EQ	sim/mips/sim-main.h	840;"	d
MX_C_LT	sim/mips/sim-main.h	841;"	d
MX_Comp	sim/mips/sim-main.h	844;"	d
MX_FMT	sim/mips/mdmx.c	79;"	d	file:
MX_FMT_OB	sim/mips/sim-main.h	870;"	d
MX_FMT_QH	sim/mips/sim-main.h	871;"	d
MX_Max	sim/mips/sim-main.h	826;"	d
MX_Min	sim/mips/sim-main.h	827;"	d
MX_Msgn	sim/mips/sim-main.h	828;"	d
MX_Mul	sim/mips/sim-main.h	829;"	d
MX_MulA	sim/mips/sim-main.h	862;"	d
MX_MulL	sim/mips/sim-main.h	863;"	d
MX_MulS	sim/mips/sim-main.h	864;"	d
MX_MulSL	sim/mips/sim-main.h	865;"	d
MX_Nor	sim/mips/sim-main.h	830;"	d
MX_Or	sim/mips/sim-main.h	831;"	d
MX_Pick	sim/mips/sim-main.h	847;"	d
MX_RAC	sim/mips/sim-main.h	879;"	d
MX_RAC_H	sim/mips/sim-main.h	876;"	d
MX_RAC_L	sim/mips/sim-main.h	874;"	d
MX_RAC_M	sim/mips/sim-main.h	875;"	d
MX_RNAS	sim/mips/sim-main.h	894;"	d
MX_RNAU	sim/mips/sim-main.h	895;"	d
MX_RND_AS	sim/mips/sim-main.h	886;"	d
MX_RND_AU	sim/mips/sim-main.h	887;"	d
MX_RND_ES	sim/mips/sim-main.h	888;"	d
MX_RND_EU	sim/mips/sim-main.h	889;"	d
MX_RND_ZS	sim/mips/sim-main.h	890;"	d
MX_RND_ZU	sim/mips/sim-main.h	891;"	d
MX_RNES	sim/mips/sim-main.h	896;"	d
MX_RNEU	sim/mips/sim-main.h	897;"	d
MX_RZS	sim/mips/sim-main.h	898;"	d
MX_RZU	sim/mips/sim-main.h	899;"	d
MX_SHFL	sim/mips/sim-main.h	902;"	d
MX_ShiftLeftLogical	sim/mips/sim-main.h	832;"	d
MX_ShiftRightArith	sim/mips/sim-main.h	833;"	d
MX_ShiftRightLogical	sim/mips/sim-main.h	834;"	d
MX_Sub	sim/mips/sim-main.h	835;"	d
MX_SubA	sim/mips/sim-main.h	866;"	d
MX_SubL	sim/mips/sim-main.h	867;"	d
MX_VECT_ABSD	sim/mips/sim-main.h	820;"	d
MX_VECT_ABSDA	sim/mips/sim-main.h	857;"	d
MX_VECT_ADD	sim/mips/sim-main.h	813;"	d
MX_VECT_ADDA	sim/mips/sim-main.h	849;"	d
MX_VECT_ADDL	sim/mips/sim-main.h	850;"	d
MX_VECT_AND	sim/mips/sim-main.h	807;"	d
MX_VECT_AVG	sim/mips/sim-main.h	821;"	d
MX_VECT_MAX	sim/mips/sim-main.h	816;"	d
MX_VECT_MIN	sim/mips/sim-main.h	815;"	d
MX_VECT_MSGN	sim/mips/sim-main.h	818;"	d
MX_VECT_MUL	sim/mips/sim-main.h	817;"	d
MX_VECT_MULA	sim/mips/sim-main.h	851;"	d
MX_VECT_MULL	sim/mips/sim-main.h	852;"	d
MX_VECT_MULS	sim/mips/sim-main.h	853;"	d
MX_VECT_MULSL	sim/mips/sim-main.h	854;"	d
MX_VECT_NOR	sim/mips/sim-main.h	808;"	d
MX_VECT_OR	sim/mips/sim-main.h	809;"	d
MX_VECT_SLL	sim/mips/sim-main.h	811;"	d
MX_VECT_SRA	sim/mips/sim-main.h	819;"	d
MX_VECT_SRL	sim/mips/sim-main.h	812;"	d
MX_VECT_SUB	sim/mips/sim-main.h	814;"	d
MX_VECT_SUBA	sim/mips/sim-main.h	855;"	d
MX_VECT_SUBL	sim/mips/sim-main.h	856;"	d
MX_VECT_XOR	sim/mips/sim-main.h	810;"	d
MX_VT	sim/mips/mdmx.c	80;"	d	file:
MX_WACH	sim/mips/sim-main.h	884;"	d
MX_WACL	sim/mips/sim-main.h	882;"	d
MX_Xor	sim/mips/sim-main.h	836;"	d
MX_fmt	sim/mips/mdmx.c	/^} MX_fmt;$/;"	t	typeref:enum:__anon842	file:
MX_fmtsel	sim/mips/sim-main.h	/^typedef unsigned int MX_fmtsel;   \/* MDMX format select field (5 bits).  *\/$/;"	t
MY	bfd/aout-cris.c	65;"	d	file:
MY	bfd/aout-ns32k.c	44;"	d	file:
MY	bfd/aout-tic30.c	33;"	d	file:
MY	bfd/host-aout.c	84;"	d	file:
MY	bfd/i386aout.c	39;"	d	file:
MY	bfd/i386bsd.c	42;"	d	file:
MY	bfd/i386lynx.c	29;"	d	file:
MY	bfd/ns32knetbsd.c	33;"	d	file:
MY	bfd/pc532-mach.c	54;"	d	file:
MY	bfd/pdp11.c	49;"	d	file:
MY	bfd/vax1knetbsd.c	33;"	d	file:
MY	bfd/vaxnetbsd.c	33;"	d	file:
MY	sim/cris/cris-tmpl.c	28;"	d	file:
MYNS	bfd/aout-ns32k.c	30;"	d	file:
MY_A	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum {MY_A, MY_B, MY_C, MY_D};$/;"	e	enum:my_enum	file:
MY_B	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum {MY_A, MY_B, MY_C, MY_D};$/;"	e	enum:my_enum	file:
MY_BFD_TARGET	bfd/pdp11.c	133;"	d	file:
MY_C	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum {MY_A, MY_B, MY_C, MY_D};$/;"	e	enum:my_enum	file:
MY_D	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum {MY_A, MY_B, MY_C, MY_D};$/;"	e	enum:my_enum	file:
MY_FRAME	gdb/testsuite/gdb.python/py-unwind.c	41;"	d	file:
MY_FRAME_IN_FP	gdb/mn10300-tdep.h	/^  MY_FRAME_IN_FP = 0x2,$/;"	e	enum:frame_kind
MY_FRAME_IN_SP	gdb/mn10300-tdep.h	/^  MY_FRAME_IN_SP = 0x1,$/;"	e	enum:frame_kind
MY_FUNCAO	gdb/testsuite/gdb.base/utf8-identifiers.c	/^MY_FUNCAO (void)$/;"	f
MY_FUNCAO	gdb/testsuite/gdb.base/utf8-identifiers.c	28;"	d	file:
MY_INDEX	sim/ppc/emul_bugapi.c	492;"	d	file:
MY_ZCALLOC	zlib/zutil.c	191;"	d	file:
MY_ZCALLOC	zlib/zutil.c	273;"	d	file:
MY_add_dynamic_symbols	bfd/aout-target.h	286;"	d
MY_add_dynamic_symbols	bfd/aout-tic30.c	71;"	d	file:
MY_add_one_symbol	bfd/aout-target.h	289;"	d
MY_add_one_symbol	bfd/aout-tic30.c	74;"	d	file:
MY_backend_data	bfd/aout-target.h	320;"	d
MY_backend_data	bfd/aout-tic30.c	127;"	d	file:
MY_backend_data	bfd/i386aout.c	67;"	d	file:
MY_bfd_copy_link_hash_symbol_type	bfd/aout-target.h	546;"	d
MY_bfd_copy_link_hash_symbol_type	bfd/aout-tic30.c	1001;"	d	file:
MY_bfd_copy_private_bfd_data	bfd/aout-target.h	558;"	d
MY_bfd_copy_private_bfd_data	bfd/aout-tic30.c	1013;"	d	file:
MY_bfd_copy_private_header_data	bfd/aout-target.h	570;"	d
MY_bfd_copy_private_header_data	bfd/aout-tic30.c	1025;"	d	file:
MY_bfd_copy_private_section_data	bfd/aout-target.h	/^MY_bfd_copy_private_section_data (bfd *ibfd,$/;"	f
MY_bfd_copy_private_section_data	bfd/aout-tic30.c	/^MY_bfd_copy_private_section_data (bfd *ibfd,$/;"	f	file:
MY_bfd_copy_private_symbol_data	bfd/aout-target.h	566;"	d
MY_bfd_copy_private_symbol_data	bfd/aout-tic30.c	1021;"	d	file:
MY_bfd_debug_info_accumulate	bfd/aout-target.h	416;"	d
MY_bfd_debug_info_accumulate	bfd/aout-tic30.c	871;"	d	file:
MY_bfd_debug_info_end	bfd/aout-target.h	413;"	d
MY_bfd_debug_info_end	bfd/aout-tic30.c	868;"	d	file:
MY_bfd_debug_info_start	bfd/aout-target.h	410;"	d
MY_bfd_debug_info_start	bfd/aout-tic30.c	865;"	d	file:
MY_bfd_define_common_symbol	bfd/aout-target.h	513;"	d
MY_bfd_define_common_symbol	bfd/aout-tic30.c	968;"	d	file:
MY_bfd_define_start_stop	bfd/aout-target.h	519;"	d
MY_bfd_define_start_stop	bfd/aout-tic30.c	974;"	d	file:
MY_bfd_discard_group	bfd/aout-target.h	506;"	d
MY_bfd_discard_group	bfd/aout-tic30.c	961;"	d	file:
MY_bfd_final_link	bfd/aout-target.h	/^MY_bfd_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
MY_bfd_final_link	bfd/aout-tic30.c	/^MY_bfd_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
MY_bfd_free_cached_info	bfd/aout-target.h	590;"	d
MY_bfd_free_cached_info	bfd/aout-tic30.c	1045;"	d	file:
MY_bfd_gc_sections	bfd/aout-target.h	494;"	d
MY_bfd_gc_sections	bfd/aout-tic30.c	949;"	d	file:
MY_bfd_get_relocated_section_contents	bfd/aout-target.h	487;"	d
MY_bfd_get_relocated_section_contents	bfd/aout-tic30.c	942;"	d	file:
MY_bfd_is_group_section	bfd/aout-target.h	503;"	d
MY_bfd_is_group_section	bfd/aout-tic30.c	958;"	d	file:
MY_bfd_is_local_label_name	bfd/aout-target.h	582;"	d
MY_bfd_is_local_label_name	bfd/aout-tic30.c	1037;"	d	file:
MY_bfd_is_target_special_symbol	bfd/aout-target.h	586;"	d
MY_bfd_is_target_special_symbol	bfd/aout-tic30.c	1041;"	d	file:
MY_bfd_link_add_symbols	bfd/aout-target.h	540;"	d
MY_bfd_link_add_symbols	bfd/aout-tic30.c	995;"	d	file:
MY_bfd_link_check_relocs	bfd/aout-target.h	554;"	d
MY_bfd_link_check_relocs	bfd/aout-tic30.c	1009;"	d	file:
MY_bfd_link_hash_table_create	bfd/aout-target.h	537;"	d
MY_bfd_link_hash_table_create	bfd/aout-tic30.c	992;"	d	file:
MY_bfd_link_hide_symbol	bfd/aout-target.h	516;"	d
MY_bfd_link_hide_symbol	bfd/aout-tic30.c	971;"	d	file:
MY_bfd_link_just_syms	bfd/aout-target.h	543;"	d
MY_bfd_link_just_syms	bfd/aout-tic30.c	998;"	d	file:
MY_bfd_link_split_section	bfd/aout-target.h	550;"	d
MY_bfd_link_split_section	bfd/aout-tic30.c	1005;"	d	file:
MY_bfd_lookup_section_flags	bfd/aout-target.h	497;"	d
MY_bfd_lookup_section_flags	bfd/aout-tic30.c	952;"	d	file:
MY_bfd_make_debug_symbol	bfd/aout-target.h	528;"	d
MY_bfd_make_debug_symbol	bfd/aout-tic30.c	983;"	d	file:
MY_bfd_merge_private_bfd_data	bfd/aout-target.h	562;"	d
MY_bfd_merge_private_bfd_data	bfd/aout-tic30.c	1017;"	d	file:
MY_bfd_merge_sections	bfd/aout-target.h	500;"	d
MY_bfd_merge_sections	bfd/aout-tic30.c	955;"	d	file:
MY_bfd_print_private_bfd_data	bfd/aout-target.h	574;"	d
MY_bfd_print_private_bfd_data	bfd/aout-tic30.c	1029;"	d	file:
MY_bfd_relax_section	bfd/aout-target.h	491;"	d
MY_bfd_relax_section	bfd/aout-tic30.c	946;"	d	file:
MY_bfd_reloc_name_lookup	bfd/aout-target.h	525;"	d
MY_bfd_reloc_name_lookup	bfd/aout-tic30.c	980;"	d	file:
MY_bfd_reloc_type_lookup	bfd/aout-target.h	522;"	d
MY_bfd_reloc_type_lookup	bfd/aout-tic30.c	977;"	d	file:
MY_bfd_reloc_type_lookup	bfd/ns32knetbsd.c	46;"	d	file:
MY_bfd_reloc_type_lookup	bfd/pc532-mach.c	67;"	d	file:
MY_bfd_set_private_flags	bfd/aout-target.h	578;"	d
MY_bfd_set_private_flags	bfd/aout-tic30.c	1033;"	d	file:
MY_canonicalize_dynamic_reloc	bfd/aout-target.h	625;"	d
MY_canonicalize_dynamic_reloc	bfd/aout-tic30.c	1069;"	d	file:
MY_canonicalize_dynamic_symtab	bfd/aout-target.h	613;"	d
MY_canonicalize_dynamic_symtab	bfd/aout-tic30.c	1057;"	d	file:
MY_canonicalize_reloc	bfd/aout-target.h	450;"	d
MY_canonicalize_reloc	bfd/aout-tic30.c	905;"	d	file:
MY_canonicalize_reloc	bfd/i386lynx.c	546;"	d	file:
MY_canonicalize_symtab	bfd/aout-target.h	444;"	d
MY_canonicalize_symtab	bfd/aout-tic30.c	899;"	d	file:
MY_check_dynamic_reloc	bfd/aout-target.h	298;"	d
MY_check_dynamic_reloc	bfd/aout-tic30.c	83;"	d	file:
MY_close_and_cleanup	bfd/aout-target.h	/^MY_close_and_cleanup (bfd *abfd)$/;"	f
MY_close_and_cleanup	bfd/aout-tic30.c	1049;"	d	file:
MY_construct_extended_name_table	bfd/aout-target.h	372;"	d
MY_construct_extended_name_table	bfd/aout-tic30.c	827;"	d	file:
MY_core_file_failing_command	bfd/aout-target.h	393;"	d
MY_core_file_failing_command	bfd/aout-target.h	420;"	d
MY_core_file_failing_command	bfd/aout-tic30.c	848;"	d	file:
MY_core_file_failing_command	bfd/aout-tic30.c	875;"	d	file:
MY_core_file_failing_command	bfd/i386lynx.c	92;"	d	file:
MY_core_file_failing_signal	bfd/aout-target.h	396;"	d
MY_core_file_failing_signal	bfd/aout-target.h	423;"	d
MY_core_file_failing_signal	bfd/aout-tic30.c	851;"	d	file:
MY_core_file_failing_signal	bfd/aout-tic30.c	878;"	d	file:
MY_core_file_failing_signal	bfd/i386lynx.c	93;"	d	file:
MY_core_file_matches_executable_p	bfd/aout-target.h	399;"	d
MY_core_file_matches_executable_p	bfd/aout-target.h	426;"	d
MY_core_file_matches_executable_p	bfd/aout-tic30.c	854;"	d	file:
MY_core_file_matches_executable_p	bfd/aout-tic30.c	881;"	d	file:
MY_core_file_matches_executable_p	bfd/i386lynx.c	94;"	d	file:
MY_core_file_p	bfd/aout-target.h	406;"	d
MY_core_file_p	bfd/aout-tic30.c	861;"	d	file:
MY_core_file_p	bfd/i386lynx.c	95;"	d	file:
MY_core_file_pid	bfd/aout-target.h	403;"	d
MY_core_file_pid	bfd/aout-tic30.c	858;"	d	file:
MY_entry_is_text_address	bfd/aout-target.h	280;"	d
MY_entry_is_text_address	bfd/aout-tic30.c	65;"	d	file:
MY_entry_is_text_address	bfd/netbsd.h	64;"	d
MY_entry_is_text_address	bfd/pdp11.c	127;"	d	file:
MY_exec_hdr_flags	bfd/aout-cris.c	72;"	d	file:
MY_exec_hdr_flags	bfd/aout-target.h	268;"	d
MY_exec_hdr_flags	bfd/aout-tic30.c	53;"	d	file:
MY_exec_header_not_counted	bfd/aout-target.h	283;"	d
MY_exec_header_not_counted	bfd/aout-tic30.c	68;"	d	file:
MY_exec_header_not_counted	bfd/pc532-mach.c	75;"	d	file:
MY_final_link_callback	bfd/aout-target.h	/^MY_final_link_callback (bfd *abfd,$/;"	f
MY_final_link_callback	bfd/aout-tic30.c	/^MY_final_link_callback (bfd *abfd,$/;"	f	file:
MY_final_link_relocate	bfd/aout-ns32k.c	200;"	d	file:
MY_final_link_relocate	bfd/aout-tic30.c	46;"	d	file:
MY_final_link_relocate	bfd/aoutx.h	167;"	d
MY_final_link_relocate	bfd/pdp11.c	185;"	d	file:
MY_find_inliner_info	bfd/aout-target.h	481;"	d
MY_find_inliner_info	bfd/aout-tic30.c	936;"	d	file:
MY_find_line	bfd/aout-target.h	478;"	d
MY_find_line	bfd/aout-tic30.c	933;"	d	file:
MY_find_nearest_line	bfd/aout-target.h	475;"	d
MY_find_nearest_line	bfd/aout-tic30.c	930;"	d	file:
MY_finish_dynamic_link	bfd/aout-target.h	301;"	d
MY_finish_dynamic_link	bfd/aout-tic30.c	86;"	d	file:
MY_generic_stat_arch_elt	bfd/aout-target.h	363;"	d
MY_generic_stat_arch_elt	bfd/aout-tic30.c	818;"	d	file:
MY_get_dynamic_reloc_upper_bound	bfd/aout-target.h	621;"	d
MY_get_dynamic_reloc_upper_bound	bfd/aout-tic30.c	1065;"	d	file:
MY_get_dynamic_symtab_upper_bound	bfd/aout-target.h	609;"	d
MY_get_dynamic_symtab_upper_bound	bfd/aout-tic30.c	1053;"	d	file:
MY_get_elt_at_index	bfd/aout-target.h	360;"	d
MY_get_elt_at_index	bfd/aout-tic30.c	815;"	d	file:
MY_get_lineno	bfd/aout-target.h	469;"	d
MY_get_lineno	bfd/aout-tic30.c	924;"	d	file:
MY_get_reloc_upper_bound	bfd/aout-target.h	447;"	d
MY_get_reloc_upper_bound	bfd/aout-tic30.c	902;"	d	file:
MY_get_section_contents	bfd/aout-cris.c	106;"	d	file:
MY_get_section_contents	bfd/aout-target.h	432;"	d
MY_get_section_contents	bfd/aout-tic30.c	887;"	d	file:
MY_get_section_contents	bfd/pc532-mach.c	71;"	d	file:
MY_get_section_contents_in_window	bfd/aout-target.h	435;"	d
MY_get_section_contents_in_window	bfd/aout-tic30.c	890;"	d	file:
MY_get_symbol_info	bfd/aout-target.h	462;"	d
MY_get_symbol_info	bfd/aout-tic30.c	917;"	d	file:
MY_get_symbol_version_string	bfd/aout-target.h	465;"	d
MY_get_symbol_version_string	bfd/aout-tic30.c	920;"	d	file:
MY_get_symtab_upper_bound	bfd/aout-target.h	441;"	d
MY_get_symtab_upper_bound	bfd/aout-tic30.c	896;"	d	file:
MY_get_synthetic_symtab	bfd/aout-target.h	617;"	d
MY_get_synthetic_symtab	bfd/aout-tic30.c	1061;"	d	file:
MY_link_dynamic_object	bfd/aout-target.h	292;"	d
MY_link_dynamic_object	bfd/aout-tic30.c	77;"	d	file:
MY_make_empty_symbol	bfd/aout-target.h	456;"	d
MY_make_empty_symbol	bfd/aout-tic30.c	911;"	d	file:
MY_minisymbol_to_symbol	bfd/aout-target.h	534;"	d
MY_minisymbol_to_symbol	bfd/aout-tic30.c	989;"	d	file:
MY_mkobject	bfd/aout-target.h	201;"	d
MY_mkobject	bfd/aout-tic30.c	48;"	d	file:
MY_new_section_hook	bfd/aout-target.h	438;"	d
MY_new_section_hook	bfd/aout-tic30.c	893;"	d	file:
MY_object_p	bfd/aout-target.h	190;"	d
MY_object_p	bfd/aout-tic30.c	47;"	d	file:
MY_openr_next_archived_file	bfd/aout-target.h	357;"	d
MY_openr_next_archived_file	bfd/aout-tic30.c	812;"	d	file:
MY_print_symbol	bfd/aout-target.h	459;"	d
MY_print_symbol	bfd/aout-tic30.c	914;"	d	file:
MY_put_reloc	bfd/aout-ns32k.c	195;"	d	file:
MY_read_ar_hdr	bfd/aout-target.h	379;"	d
MY_read_ar_hdr	bfd/aout-tic30.c	834;"	d	file:
MY_read_minisymbols	bfd/aout-target.h	531;"	d
MY_read_minisymbols	bfd/aout-tic30.c	986;"	d	file:
MY_reloc_howto	bfd/aout-ns32k.c	165;"	d	file:
MY_reloc_howto	bfd/aout-tic30.c	44;"	d	file:
MY_relocate_contents	bfd/aout-ns32k.c	201;"	d	file:
MY_relocate_contents	bfd/aoutx.h	171;"	d
MY_relocate_contents	bfd/pdp11.c	189;"	d	file:
MY_section_already_linked	bfd/aout-target.h	509;"	d
MY_section_already_linked	bfd/aout-tic30.c	964;"	d	file:
MY_set_arch_mach	bfd/aout-cris.c	95;"	d	file:
MY_set_arch_mach	bfd/aout-target.h	472;"	d
MY_set_arch_mach	bfd/aout-tic30.c	927;"	d	file:
MY_set_reloc	bfd/aout-target.h	453;"	d
MY_set_reloc	bfd/aout-tic30.c	908;"	d	file:
MY_set_section_contents	bfd/aout-target.h	429;"	d
MY_set_section_contents	bfd/aout-tic30.c	884;"	d	file:
MY_set_sizes	bfd/aout-cris.c	87;"	d	file:
MY_set_sizes	bfd/aout-target.h	264;"	d
MY_set_sizes	bfd/aout-tic30.c	50;"	d	file:
MY_sizeof_headers	bfd/aout-target.h	484;"	d
MY_sizeof_headers	bfd/aout-tic30.c	939;"	d	file:
MY_slurp_armap	bfd/aout-target.h	366;"	d
MY_slurp_armap	bfd/aout-tic30.c	821;"	d	file:
MY_slurp_extended_name_table	bfd/aout-target.h	369;"	d
MY_slurp_extended_name_table	bfd/aout-tic30.c	824;"	d	file:
MY_swap_ext_reloc_in	bfd/aout-cris.c	83;"	d	file:
MY_swap_ext_reloc_in	bfd/aoutx.h	155;"	d
MY_swap_ext_reloc_out	bfd/aout-cris.c	80;"	d	file:
MY_swap_ext_reloc_out	bfd/aoutx.h	163;"	d
MY_swap_std_reloc_in	bfd/aout-ns32k.c	/^MY_swap_std_reloc_in (bfd *abfd,$/;"	f	file:
MY_swap_std_reloc_in	bfd/aout-ns32k.c	46;"	d	file:
MY_swap_std_reloc_in	bfd/aoutx.h	151;"	d
MY_swap_std_reloc_out	bfd/aout-ns32k.c	/^MY_swap_std_reloc_out (bfd *abfd,$/;"	f	file:
MY_swap_std_reloc_out	bfd/aout-ns32k.c	47;"	d	file:
MY_swap_std_reloc_out	bfd/aoutx.h	159;"	d
MY_symbol_leading_char	bfd/aout-target.h	631;"	d
MY_symbol_leading_char	bfd/aout-tic30.c	1075;"	d	file:
MY_text_includes_header	bfd/aout-target.h	277;"	d
MY_text_includes_header	bfd/aout-tic30.c	62;"	d	file:
MY_text_includes_header	bfd/netbsd.h	69;"	d
MY_text_includes_header	bfd/ns32knetbsd.c	42;"	d	file:
MY_text_includes_header	bfd/pc532-mach.c	73;"	d	file:
MY_text_includes_header	bfd/pdp11.c	131;"	d	file:
MY_truncate_arname	bfd/aout-target.h	385;"	d
MY_truncate_arname	bfd/aout-tic30.c	840;"	d	file:
MY_update_armap_timestamp	bfd/aout-target.h	388;"	d
MY_update_armap_timestamp	bfd/aout-tic30.c	843;"	d	file:
MY_write_ar_hdr	bfd/aout-target.h	382;"	d
MY_write_ar_hdr	bfd/aout-tic30.c	837;"	d	file:
MY_write_armap	bfd/aout-target.h	376;"	d
MY_write_armap	bfd/aout-tic30.c	831;"	d	file:
MY_write_dynamic_symbol	bfd/aout-target.h	295;"	d
MY_write_dynamic_symbol	bfd/aout-tic30.c	80;"	d	file:
MY_write_object_contents	bfd/aout-cris.c	74;"	d	file:
MY_write_object_contents	bfd/aout-target.h	244;"	d
MY_write_object_contents	bfd/aout-tic30.c	49;"	d	file:
MY_write_object_contents	bfd/i386aout.c	66;"	d	file:
MY_write_object_contents	bfd/netbsd.h	66;"	d
MY_write_object_contents	bfd/pc532-mach.c	106;"	d	file:
MY_write_object_contents	bfd/pdp11.c	129;"	d	file:
MY_zmagic_contiguous	bfd/aout-target.h	274;"	d
MY_zmagic_contiguous	bfd/aout-tic30.c	59;"	d	file:
M_29K	bfd/libaout.h	/^  M_29K = 101,		  \/* AMD 29000.  *\/$/;"	e	enum:machine_type
M_386	bfd/libaout.h	/^  M_386 = 100,$/;"	e	enum:machine_type
M_386_DYNIX	bfd/libaout.h	/^  M_386_DYNIX = 102,	  \/* Sequent running dynix.  *\/$/;"	e	enum:machine_type
M_386_NETBSD	bfd/libaout.h	/^  M_386_NETBSD = 134,	  \/* NetBSD\/i386 binary.  *\/$/;"	e	enum:machine_type
M_532_NETBSD	bfd/libaout.h	/^  M_532_NETBSD = 137,	  \/* NetBSD\/ns32k binary.  *\/$/;"	e	enum:machine_type
M_68010	bfd/libaout.h	/^  M_68010 = 1,$/;"	e	enum:machine_type
M_68020	bfd/libaout.h	/^  M_68020 = 2,$/;"	e	enum:machine_type
M_68K4K_NETBSD	bfd/libaout.h	/^  M_68K4K_NETBSD = 136,	  \/* NetBSD\/m68k4k binary.  *\/$/;"	e	enum:machine_type
M_68K_NETBSD	bfd/libaout.h	/^  M_68K_NETBSD = 135,	  \/* NetBSD\/m68k binary.  *\/$/;"	e	enum:machine_type
M_88K_OPENBSD	bfd/libaout.h	/^  M_88K_OPENBSD = 153,	  \/* OpenBSD\/m88k binary.  *\/$/;"	e	enum:machine_type
M_ABS	include/opcode/mips.h	/^  M_ABS,$/;"	e	enum:__anon1304
M_ACLR_AB	include/opcode/mips.h	/^  M_ACLR_AB,$/;"	e	enum:__anon1304
M_ADDU_I	include/opcode/mips.h	/^  M_ADDU_I,$/;"	e	enum:__anon1304
M_ADD_I	include/opcode/mips.h	/^  M_ADD_I,$/;"	e	enum:__anon1304
M_ALPHA_NETBSD	bfd/libaout.h	/^  M_ALPHA_NETBSD = 141,	  \/* NetBSD\/alpha binary.  *\/$/;"	e	enum:machine_type
M_AND_I	include/opcode/mips.h	/^  M_AND_I,$/;"	e	enum:__anon1304
M_ARM	bfd/libaout.h	/^  M_ARM = 103,		  \/* Advanced Risc Machines ARM.  *\/$/;"	e	enum:machine_type
M_ARM6_NETBSD	bfd/libaout.h	/^  M_ARM6_NETBSD = 143,	  \/* NetBSD\/arm32 binary.  *\/$/;"	e	enum:machine_type
M_ASET_AB	include/opcode/mips.h	/^  M_ASET_AB,$/;"	e	enum:__anon1304
M_BALIGN	include/opcode/mips.h	/^  M_BALIGN,$/;"	e	enum:__anon1304
M_BC1FL	include/opcode/mips.h	/^  M_BC1FL,$/;"	e	enum:__anon1304
M_BC1TL	include/opcode/mips.h	/^  M_BC1TL,$/;"	e	enum:__anon1304
M_BC2FL	include/opcode/mips.h	/^  M_BC2FL,$/;"	e	enum:__anon1304
M_BC2TL	include/opcode/mips.h	/^  M_BC2TL,$/;"	e	enum:__anon1304
M_BEQ	include/opcode/mips.h	/^  M_BEQ,$/;"	e	enum:__anon1304
M_BEQL	include/opcode/mips.h	/^  M_BEQL,$/;"	e	enum:__anon1304
M_BEQL_I	include/opcode/mips.h	/^  M_BEQL_I,$/;"	e	enum:__anon1304
M_BEQ_I	include/opcode/mips.h	/^  M_BEQ_I,$/;"	e	enum:__anon1304
M_BGE	include/opcode/mips.h	/^  M_BGE,$/;"	e	enum:__anon1304
M_BGEL	include/opcode/mips.h	/^  M_BGEL,$/;"	e	enum:__anon1304
M_BGEL_I	include/opcode/mips.h	/^  M_BGEL_I,$/;"	e	enum:__anon1304
M_BGEU	include/opcode/mips.h	/^  M_BGEU,$/;"	e	enum:__anon1304
M_BGEUL	include/opcode/mips.h	/^  M_BGEUL,$/;"	e	enum:__anon1304
M_BGEUL_I	include/opcode/mips.h	/^  M_BGEUL_I,$/;"	e	enum:__anon1304
M_BGEU_I	include/opcode/mips.h	/^  M_BGEU_I,$/;"	e	enum:__anon1304
M_BGEZ	include/opcode/mips.h	/^  M_BGEZ,$/;"	e	enum:__anon1304
M_BGEZALL	include/opcode/mips.h	/^  M_BGEZALL,$/;"	e	enum:__anon1304
M_BGEZL	include/opcode/mips.h	/^  M_BGEZL,$/;"	e	enum:__anon1304
M_BGE_I	include/opcode/mips.h	/^  M_BGE_I,$/;"	e	enum:__anon1304
M_BGT	include/opcode/mips.h	/^  M_BGT,$/;"	e	enum:__anon1304
M_BGTL	include/opcode/mips.h	/^  M_BGTL,$/;"	e	enum:__anon1304
M_BGTL_I	include/opcode/mips.h	/^  M_BGTL_I,$/;"	e	enum:__anon1304
M_BGTU	include/opcode/mips.h	/^  M_BGTU,$/;"	e	enum:__anon1304
M_BGTUL	include/opcode/mips.h	/^  M_BGTUL,$/;"	e	enum:__anon1304
M_BGTUL_I	include/opcode/mips.h	/^  M_BGTUL_I,$/;"	e	enum:__anon1304
M_BGTU_I	include/opcode/mips.h	/^  M_BGTU_I,$/;"	e	enum:__anon1304
M_BGTZ	include/opcode/mips.h	/^  M_BGTZ,$/;"	e	enum:__anon1304
M_BGTZL	include/opcode/mips.h	/^  M_BGTZL,$/;"	e	enum:__anon1304
M_BGT_I	include/opcode/mips.h	/^  M_BGT_I,$/;"	e	enum:__anon1304
M_BLE	include/opcode/mips.h	/^  M_BLE,$/;"	e	enum:__anon1304
M_BLEL	include/opcode/mips.h	/^  M_BLEL,$/;"	e	enum:__anon1304
M_BLEL_I	include/opcode/mips.h	/^  M_BLEL_I,$/;"	e	enum:__anon1304
M_BLEU	include/opcode/mips.h	/^  M_BLEU,$/;"	e	enum:__anon1304
M_BLEUL	include/opcode/mips.h	/^  M_BLEUL,$/;"	e	enum:__anon1304
M_BLEUL_I	include/opcode/mips.h	/^  M_BLEUL_I,$/;"	e	enum:__anon1304
M_BLEU_I	include/opcode/mips.h	/^  M_BLEU_I,$/;"	e	enum:__anon1304
M_BLEZ	include/opcode/mips.h	/^  M_BLEZ,$/;"	e	enum:__anon1304
M_BLEZL	include/opcode/mips.h	/^  M_BLEZL,$/;"	e	enum:__anon1304
M_BLE_I	include/opcode/mips.h	/^  M_BLE_I,$/;"	e	enum:__anon1304
M_BLT	include/opcode/mips.h	/^  M_BLT,$/;"	e	enum:__anon1304
M_BLTL	include/opcode/mips.h	/^  M_BLTL,$/;"	e	enum:__anon1304
M_BLTL_I	include/opcode/mips.h	/^  M_BLTL_I,$/;"	e	enum:__anon1304
M_BLTU	include/opcode/mips.h	/^  M_BLTU,$/;"	e	enum:__anon1304
M_BLTUL	include/opcode/mips.h	/^  M_BLTUL,$/;"	e	enum:__anon1304
M_BLTUL_I	include/opcode/mips.h	/^  M_BLTUL_I,$/;"	e	enum:__anon1304
M_BLTU_I	include/opcode/mips.h	/^  M_BLTU_I,$/;"	e	enum:__anon1304
M_BLTZ	include/opcode/mips.h	/^  M_BLTZ,$/;"	e	enum:__anon1304
M_BLTZALL	include/opcode/mips.h	/^  M_BLTZALL,$/;"	e	enum:__anon1304
M_BLTZL	include/opcode/mips.h	/^  M_BLTZL,$/;"	e	enum:__anon1304
M_BLT_I	include/opcode/mips.h	/^  M_BLT_I,$/;"	e	enum:__anon1304
M_BNE	include/opcode/mips.h	/^  M_BNE,$/;"	e	enum:__anon1304
M_BNEL	include/opcode/mips.h	/^  M_BNEL,$/;"	e	enum:__anon1304
M_BNEL_I	include/opcode/mips.h	/^  M_BNEL_I,$/;"	e	enum:__anon1304
M_BNE_I	include/opcode/mips.h	/^  M_BNE_I,$/;"	e	enum:__anon1304
M_CACHEE_AB	include/opcode/mips.h	/^  M_CACHEE_AB,$/;"	e	enum:__anon1304
M_CACHE_AB	include/opcode/mips.h	/^  M_CACHE_AB,$/;"	e	enum:__anon1304
M_CALL	include/opcode/riscv.h	/^  M_CALL,$/;"	e	enum:__anon1239
M_CLASS_INSN	include/opcode/tic4x.h	566;"	d
M_COP0	include/opcode/mips.h	/^  M_COP0,$/;"	e	enum:__anon1304
M_COP1	include/opcode/mips.h	/^  M_COP1,$/;"	e	enum:__anon1304
M_COP2	include/opcode/mips.h	/^  M_COP2,$/;"	e	enum:__anon1304
M_COP3	include/opcode/mips.h	/^  M_COP3,$/;"	e	enum:__anon1304
M_CRIS	bfd/libaout.h	/^  M_CRIS = 255		  \/* Axis CRIS binary.  *\/$/;"	e	enum:machine_type
M_DABS	include/opcode/mips.h	/^  M_DABS,$/;"	e	enum:__anon1304
M_DADDU_I	include/opcode/mips.h	/^  M_DADDU_I,$/;"	e	enum:__anon1304
M_DADD_I	include/opcode/mips.h	/^  M_DADD_I,$/;"	e	enum:__anon1304
M_DDIVU_3	include/opcode/mips.h	/^  M_DDIVU_3,$/;"	e	enum:__anon1304
M_DDIVU_3I	include/opcode/mips.h	/^  M_DDIVU_3I,$/;"	e	enum:__anon1304
M_DDIV_3	include/opcode/mips.h	/^  M_DDIV_3,$/;"	e	enum:__anon1304
M_DDIV_3I	include/opcode/mips.h	/^  M_DDIV_3I,$/;"	e	enum:__anon1304
M_DIVU_3	include/opcode/mips.h	/^  M_DIVU_3,$/;"	e	enum:__anon1304
M_DIVU_3I	include/opcode/mips.h	/^  M_DIVU_3I,$/;"	e	enum:__anon1304
M_DIV_3	include/opcode/mips.h	/^  M_DIV_3,$/;"	e	enum:__anon1304
M_DIV_3I	include/opcode/mips.h	/^  M_DIV_3I,$/;"	e	enum:__anon1304
M_DLA_AB	include/opcode/mips.h	/^  M_DLA_AB,$/;"	e	enum:__anon1304
M_DLCA_AB	include/opcode/mips.h	/^  M_DLCA_AB,$/;"	e	enum:__anon1304
M_DLI	include/opcode/mips.h	/^  M_DLI,$/;"	e	enum:__anon1304
M_DMUL	include/opcode/mips.h	/^  M_DMUL,$/;"	e	enum:__anon1304
M_DMULO	include/opcode/mips.h	/^  M_DMULO,$/;"	e	enum:__anon1304
M_DMULOU	include/opcode/mips.h	/^  M_DMULOU,$/;"	e	enum:__anon1304
M_DMULOU_I	include/opcode/mips.h	/^  M_DMULOU_I,$/;"	e	enum:__anon1304
M_DMULO_I	include/opcode/mips.h	/^  M_DMULO_I,$/;"	e	enum:__anon1304
M_DMUL_I	include/opcode/mips.h	/^  M_DMUL_I,$/;"	e	enum:__anon1304
M_DREMU_3	include/opcode/mips.h	/^  M_DREMU_3,$/;"	e	enum:__anon1304
M_DREMU_3I	include/opcode/mips.h	/^  M_DREMU_3I,$/;"	e	enum:__anon1304
M_DREM_3	include/opcode/mips.h	/^  M_DREM_3,$/;"	e	enum:__anon1304
M_DREM_3I	include/opcode/mips.h	/^  M_DREM_3I,$/;"	e	enum:__anon1304
M_DROL	include/opcode/mips.h	/^  M_DROL,$/;"	e	enum:__anon1304
M_DROL_I	include/opcode/mips.h	/^  M_DROL_I,$/;"	e	enum:__anon1304
M_DROR	include/opcode/mips.h	/^  M_DROR,$/;"	e	enum:__anon1304
M_DROR_I	include/opcode/mips.h	/^  M_DROR_I,$/;"	e	enum:__anon1304
M_DSUBU_I	include/opcode/mips.h	/^  M_DSUBU_I,$/;"	e	enum:__anon1304
M_DSUBU_I_2	include/opcode/mips.h	/^  M_DSUBU_I_2,$/;"	e	enum:__anon1304
M_DSUB_I	include/opcode/mips.h	/^  M_DSUB_I,$/;"	e	enum:__anon1304
M_FLD	include/opcode/riscv.h	/^  M_FLD,$/;"	e	enum:__anon1239
M_FLQ	include/opcode/riscv.h	/^  M_FLQ,$/;"	e	enum:__anon1239
M_FLW	include/opcode/riscv.h	/^  M_FLW,$/;"	e	enum:__anon1239
M_FSD	include/opcode/riscv.h	/^  M_FSD,$/;"	e	enum:__anon1239
M_FSQ	include/opcode/riscv.h	/^  M_FSQ,$/;"	e	enum:__anon1239
M_FSW	include/opcode/riscv.h	/^  M_FSW,$/;"	e	enum:__anon1239
M_FU	include/opcode/bfin.h	37;"	d
M_HP200	bfd/libaout.h	/^  M_HP200 = 200,	  \/* HP 200 (68010) BSD binary.  *\/$/;"	e	enum:machine_type
M_HP300	bfd/libaout.h	/^  M_HP300 = (300 % 256),  \/* HP 300 (68020+68881) BSD binary.  *\/$/;"	e	enum:machine_type
M_HPPA_OPENBSD	bfd/libaout.h	/^  M_HPPA_OPENBSD = 154,	  \/* OpenBSD\/hppa binary.  *\/$/;"	e	enum:machine_type
M_HPUX	bfd/libaout.h	/^  M_HPUX = (0x20c % 256), \/* HP 200\/300 HPUX binary.  *\/$/;"	e	enum:machine_type
M_IH	include/opcode/bfin.h	41;"	d
M_IS	include/opcode/bfin.h	39;"	d
M_ISS2	include/opcode/bfin.h	40;"	d
M_IU	include/opcode/bfin.h	42;"	d
M_J	include/opcode/riscv.h	/^  M_J,$/;"	e	enum:__anon1239
M_JALS_1	include/opcode/mips.h	/^  M_JALS_1,$/;"	e	enum:__anon1304
M_JALS_2	include/opcode/mips.h	/^  M_JALS_2,$/;"	e	enum:__anon1304
M_JALS_A	include/opcode/mips.h	/^  M_JALS_A,$/;"	e	enum:__anon1304
M_JAL_1	include/opcode/mips.h	/^  M_JAL_1,$/;"	e	enum:__anon1304
M_JAL_2	include/opcode/mips.h	/^  M_JAL_2,$/;"	e	enum:__anon1304
M_JAL_A	include/opcode/mips.h	/^  M_JAL_A,$/;"	e	enum:__anon1304
M_JRADDIUSP	include/opcode/mips.h	/^  M_JRADDIUSP,$/;"	e	enum:__anon1304
M_JRC	include/opcode/mips.h	/^  M_JRC,$/;"	e	enum:__anon1304
M_J_A	include/opcode/mips.h	/^  M_J_A,$/;"	e	enum:__anon1304
M_LA	include/opcode/riscv.h	/^  M_LA,$/;"	e	enum:__anon1239
M_LA_AB	include/opcode/mips.h	/^  M_LA_AB,$/;"	e	enum:__anon1304
M_LA_TLS_GD	include/opcode/riscv.h	/^  M_LA_TLS_GD,$/;"	e	enum:__anon1239
M_LA_TLS_IE	include/opcode/riscv.h	/^  M_LA_TLS_IE,$/;"	e	enum:__anon1239
M_LB	include/opcode/riscv.h	/^  M_LB,$/;"	e	enum:__anon1239
M_LBE_AB	include/opcode/mips.h	/^  M_LBE_AB,$/;"	e	enum:__anon1304
M_LBU	include/opcode/riscv.h	/^  M_LBU,$/;"	e	enum:__anon1239
M_LBUE_AB	include/opcode/mips.h	/^  M_LBUE_AB,$/;"	e	enum:__anon1304
M_LBU_AB	include/opcode/mips.h	/^  M_LBU_AB,$/;"	e	enum:__anon1304
M_LB_AB	include/opcode/mips.h	/^  M_LB_AB,$/;"	e	enum:__anon1304
M_LCA_AB	include/opcode/mips.h	/^  M_LCA_AB,$/;"	e	enum:__anon1304
M_LD	include/opcode/riscv.h	/^  M_LD,$/;"	e	enum:__anon1239
M_LDC1_AB	include/opcode/mips.h	/^  M_LDC1_AB,$/;"	e	enum:__anon1304
M_LDC2_AB	include/opcode/mips.h	/^  M_LDC2_AB,$/;"	e	enum:__anon1304
M_LDC3_AB	include/opcode/mips.h	/^  M_LDC3_AB,$/;"	e	enum:__anon1304
M_LDL_AB	include/opcode/mips.h	/^  M_LDL_AB,$/;"	e	enum:__anon1304
M_LDM_AB	include/opcode/mips.h	/^  M_LDM_AB,$/;"	e	enum:__anon1304
M_LDP_AB	include/opcode/mips.h	/^  M_LDP_AB,$/;"	e	enum:__anon1304
M_LDR_AB	include/opcode/mips.h	/^  M_LDR_AB,$/;"	e	enum:__anon1304
M_LD_AB	include/opcode/mips.h	/^  M_LD_AB,$/;"	e	enum:__anon1304
M_LH	include/opcode/riscv.h	/^  M_LH,$/;"	e	enum:__anon1239
M_LHE_AB	include/opcode/mips.h	/^  M_LHE_AB,$/;"	e	enum:__anon1304
M_LHU	include/opcode/riscv.h	/^  M_LHU,$/;"	e	enum:__anon1239
M_LHUE_AB	include/opcode/mips.h	/^  M_LHUE_AB,$/;"	e	enum:__anon1304
M_LHU_AB	include/opcode/mips.h	/^  M_LHU_AB,$/;"	e	enum:__anon1304
M_LH_AB	include/opcode/mips.h	/^  M_LH_AB,$/;"	e	enum:__anon1304
M_LI	include/opcode/mips.h	/^  M_LI,$/;"	e	enum:__anon1304
M_LI	include/opcode/riscv.h	/^  M_LI,$/;"	e	enum:__anon1239
M_LI	opcodes/tic80-dis.c	97;"	d	file:
M_LI	opcodes/tic80-opc.c	532;"	d	file:
M_LI_D	include/opcode/mips.h	/^  M_LI_D,$/;"	e	enum:__anon1304
M_LI_DD	include/opcode/mips.h	/^  M_LI_DD,$/;"	e	enum:__anon1304
M_LI_S	include/opcode/mips.h	/^  M_LI_S,$/;"	e	enum:__anon1304
M_LI_SS	include/opcode/mips.h	/^  M_LI_SS,$/;"	e	enum:__anon1304
M_LLA	include/opcode/riscv.h	/^  M_LLA,$/;"	e	enum:__anon1239
M_LLD_AB	include/opcode/mips.h	/^  M_LLD_AB,$/;"	e	enum:__anon1304
M_LLE_AB	include/opcode/mips.h	/^  M_LLE_AB,$/;"	e	enum:__anon1304
M_LL_AB	include/opcode/mips.h	/^  M_LL_AB,$/;"	e	enum:__anon1304
M_LQC2_AB	include/opcode/mips.h	/^  M_LQC2_AB,$/;"	e	enum:__anon1304
M_LQ_AB	include/opcode/mips.h	/^  M_LQ_AB,$/;"	e	enum:__anon1304
M_LW	include/opcode/riscv.h	/^  M_LW,$/;"	e	enum:__anon1239
M_LWC0_AB	include/opcode/mips.h	/^  M_LWC0_AB,$/;"	e	enum:__anon1304
M_LWC1_AB	include/opcode/mips.h	/^  M_LWC1_AB,$/;"	e	enum:__anon1304
M_LWC2_AB	include/opcode/mips.h	/^  M_LWC2_AB,$/;"	e	enum:__anon1304
M_LWC3_AB	include/opcode/mips.h	/^  M_LWC3_AB,$/;"	e	enum:__anon1304
M_LWE_AB	include/opcode/mips.h	/^  M_LWE_AB,$/;"	e	enum:__anon1304
M_LWLE_AB	include/opcode/mips.h	/^  M_LWLE_AB,$/;"	e	enum:__anon1304
M_LWL_AB	include/opcode/mips.h	/^  M_LWL_AB,$/;"	e	enum:__anon1304
M_LWM_AB	include/opcode/mips.h	/^  M_LWM_AB,$/;"	e	enum:__anon1304
M_LWP_AB	include/opcode/mips.h	/^  M_LWP_AB,$/;"	e	enum:__anon1304
M_LWRE_AB	include/opcode/mips.h	/^  M_LWRE_AB,$/;"	e	enum:__anon1304
M_LWR_AB	include/opcode/mips.h	/^  M_LWR_AB,$/;"	e	enum:__anon1304
M_LWU	include/opcode/riscv.h	/^  M_LWU,$/;"	e	enum:__anon1239
M_LWU_AB	include/opcode/mips.h	/^  M_LWU_AB,$/;"	e	enum:__anon1304
M_LW_AB	include/opcode/mips.h	/^  M_LW_AB,$/;"	e	enum:__anon1304
M_L_DAB	include/opcode/mips.h	/^  M_L_DAB,$/;"	e	enum:__anon1304
M_MASK	opcodes/ppc-opc.c	2830;"	d	file:
M_MIPS1	bfd/libaout.h	/^  M_MIPS1 = 151,	  \/* MIPS R2000\/R3000 binary.  *\/$/;"	e	enum:machine_type
M_MIPS2	bfd/libaout.h	/^  M_MIPS2 = 152,	  \/* MIPS R4000\/R6000 binary.  *\/$/;"	e	enum:machine_type
M_MOVE	include/opcode/mips.h	/^  M_MOVE,$/;"	e	enum:__anon1304
M_MOVEP	include/opcode/mips.h	/^  M_MOVEP,$/;"	e	enum:__anon1304
M_MSGLD	include/opcode/mips.h	/^  M_MSGLD,$/;"	e	enum:__anon1304
M_MSGLD_T	include/opcode/mips.h	/^  M_MSGLD_T,$/;"	e	enum:__anon1304
M_MSGSND	include/opcode/mips.h	/^  M_MSGSND,$/;"	e	enum:__anon1304
M_MSGWAIT	include/opcode/mips.h	/^  M_MSGWAIT,$/;"	e	enum:__anon1304
M_MSGWAIT_T	include/opcode/mips.h	/^  M_MSGWAIT_T,$/;"	e	enum:__anon1304
M_MUL	include/opcode/mips.h	/^  M_MUL,$/;"	e	enum:__anon1304
M_MULO	include/opcode/mips.h	/^  M_MULO,$/;"	e	enum:__anon1304
M_MULOU	include/opcode/mips.h	/^  M_MULOU,$/;"	e	enum:__anon1304
M_MULOU_I	include/opcode/mips.h	/^  M_MULOU_I,$/;"	e	enum:__anon1304
M_MULO_I	include/opcode/mips.h	/^  M_MULO_I,$/;"	e	enum:__anon1304
M_MUL_I	include/opcode/mips.h	/^  M_MUL_I,$/;"	e	enum:__anon1304
M_NOR_I	include/opcode/mips.h	/^  M_NOR_I,$/;"	e	enum:__anon1304
M_NS32032	bfd/libaout.h	/^  M_NS32032 = (64),	  \/* NS32032 running ?  *\/$/;"	e	enum:machine_type
M_NS32532	bfd/libaout.h	/^  M_NS32532 = (64 + 5),	  \/* NS32532 running mach.  *\/$/;"	e	enum:machine_type
M_NUM_MACROS	include/opcode/mips.h	/^  M_NUM_MACROS$/;"	e	enum:__anon1304
M_NUM_MACROS	include/opcode/riscv.h	/^  M_NUM_MACROS$/;"	e	enum:__anon1239
M_OFFSET	readline/display.c	1140;"	d	file:
M_OR_I	include/opcode/mips.h	/^  M_OR_I,$/;"	e	enum:__anon1304
M_PARITY	include/os9k.h	29;"	d
M_PI	libiberty/_doprnt.c	209;"	d	file:
M_PMAX_NETBSD	bfd/libaout.h	/^  M_PMAX_NETBSD = 139,	  \/* NetBSD\/pmax (MIPS little-endian) binary.  *\/$/;"	e	enum:machine_type
M_POWERPC_NETBSD	bfd/libaout.h	/^  M_POWERPC_NETBSD = 149, \/* NetBSD\/powerpc (big-endian) binary.  *\/$/;"	e	enum:machine_type
M_PREFE_AB	include/opcode/mips.h	/^  M_PREFE_AB,$/;"	e	enum:__anon1304
M_PREF_AB	include/opcode/mips.h	/^  M_PREF_AB,$/;"	e	enum:__anon1304
M_REG	opcodes/tic80-opc.c	531;"	d	file:
M_REMU_3	include/opcode/mips.h	/^  M_REMU_3,$/;"	e	enum:__anon1304
M_REMU_3I	include/opcode/mips.h	/^  M_REMU_3I,$/;"	e	enum:__anon1304
M_REM_3	include/opcode/mips.h	/^  M_REM_3,$/;"	e	enum:__anon1304
M_REM_3I	include/opcode/mips.h	/^  M_REM_3I,$/;"	e	enum:__anon1304
M_ROL	include/opcode/mips.h	/^  M_ROL,$/;"	e	enum:__anon1304
M_ROL_I	include/opcode/mips.h	/^  M_ROL_I,$/;"	e	enum:__anon1304
M_ROR	include/opcode/mips.h	/^  M_ROR,$/;"	e	enum:__anon1304
M_ROR_I	include/opcode/mips.h	/^  M_ROR_I,$/;"	e	enum:__anon1304
M_S2RND	include/opcode/bfin.h	34;"	d
M_SAAD_AB	include/opcode/mips.h	/^  M_SAAD_AB,$/;"	e	enum:__anon1304
M_SAA_AB	include/opcode/mips.h	/^  M_SAA_AB,$/;"	e	enum:__anon1304
M_SB	include/opcode/riscv.h	/^  M_SB,$/;"	e	enum:__anon1239
M_SBE_AB	include/opcode/mips.h	/^  M_SBE_AB,$/;"	e	enum:__anon1304
M_SB_AB	include/opcode/mips.h	/^  M_SB_AB,$/;"	e	enum:__anon1304
M_SCD_AB	include/opcode/mips.h	/^  M_SCD_AB,$/;"	e	enum:__anon1304
M_SCE_AB	include/opcode/mips.h	/^  M_SCE_AB,$/;"	e	enum:__anon1304
M_SC_AB	include/opcode/mips.h	/^  M_SC_AB,$/;"	e	enum:__anon1304
M_SD	include/opcode/riscv.h	/^  M_SD,$/;"	e	enum:__anon1239
M_SDC1_AB	include/opcode/mips.h	/^  M_SDC1_AB,$/;"	e	enum:__anon1304
M_SDC2_AB	include/opcode/mips.h	/^  M_SDC2_AB,$/;"	e	enum:__anon1304
M_SDC3_AB	include/opcode/mips.h	/^  M_SDC3_AB,$/;"	e	enum:__anon1304
M_SDL_AB	include/opcode/mips.h	/^  M_SDL_AB,$/;"	e	enum:__anon1304
M_SDM_AB	include/opcode/mips.h	/^  M_SDM_AB,$/;"	e	enum:__anon1304
M_SDP_AB	include/opcode/mips.h	/^  M_SDP_AB,$/;"	e	enum:__anon1304
M_SDR_AB	include/opcode/mips.h	/^  M_SDR_AB,$/;"	e	enum:__anon1304
M_SD_AB	include/opcode/mips.h	/^  M_SD_AB,$/;"	e	enum:__anon1304
M_SEQ	include/opcode/mips.h	/^  M_SEQ,$/;"	e	enum:__anon1304
M_SEQ_I	include/opcode/mips.h	/^  M_SEQ_I,$/;"	e	enum:__anon1304
M_SGE	include/opcode/mips.h	/^  M_SGE,$/;"	e	enum:__anon1304
M_SGEU	include/opcode/mips.h	/^  M_SGEU,$/;"	e	enum:__anon1304
M_SGEU_I	include/opcode/mips.h	/^  M_SGEU_I,$/;"	e	enum:__anon1304
M_SGE_I	include/opcode/mips.h	/^  M_SGE_I,$/;"	e	enum:__anon1304
M_SGT	include/opcode/mips.h	/^  M_SGT,$/;"	e	enum:__anon1304
M_SGTU	include/opcode/mips.h	/^  M_SGTU,$/;"	e	enum:__anon1304
M_SGTU_I	include/opcode/mips.h	/^  M_SGTU_I,$/;"	e	enum:__anon1304
M_SGT_I	include/opcode/mips.h	/^  M_SGT_I,$/;"	e	enum:__anon1304
M_SH	include/opcode/riscv.h	/^  M_SH,$/;"	e	enum:__anon1239
M_SHE_AB	include/opcode/mips.h	/^  M_SHE_AB,$/;"	e	enum:__anon1304
M_SH_AB	include/opcode/mips.h	/^  M_SH_AB,$/;"	e	enum:__anon1304
M_SI	opcodes/tic80-dis.c	96;"	d	file:
M_SI	opcodes/tic80-opc.c	535;"	d	file:
M_SLE	include/opcode/mips.h	/^  M_SLE,$/;"	e	enum:__anon1304
M_SLEU	include/opcode/mips.h	/^  M_SLEU,$/;"	e	enum:__anon1304
M_SLEU_I	include/opcode/mips.h	/^  M_SLEU_I,$/;"	e	enum:__anon1304
M_SLE_I	include/opcode/mips.h	/^  M_SLE_I,$/;"	e	enum:__anon1304
M_SLTU_I	include/opcode/mips.h	/^  M_SLTU_I,$/;"	e	enum:__anon1304
M_SLT_I	include/opcode/mips.h	/^  M_SLT_I,$/;"	e	enum:__anon1304
M_SNE	include/opcode/mips.h	/^  M_SNE,$/;"	e	enum:__anon1304
M_SNE_I	include/opcode/mips.h	/^  M_SNE_I,$/;"	e	enum:__anon1304
M_SPARC	bfd/libaout.h	/^  M_SPARC = 3,$/;"	e	enum:machine_type
M_SPARC64_NETBSD	bfd/libaout.h	/^  M_SPARC64_NETBSD = 156, \/* NetBSD\/sparc64 binary.  *\/$/;"	e	enum:machine_type
M_SPARC64_OPENBSD	bfd/netbsd-core.c	34;"	d	file:
M_SPARCLET	bfd/libaout.h	/^  M_SPARCLET = 131,	  \/* SPARClet = M_SPARC + 128.  *\/$/;"	e	enum:machine_type
M_SPARCLET_1	bfd/libaout.h	/^  M_SPARCLET_1 = 147,	  \/* 0x93, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLET_2	bfd/libaout.h	/^  M_SPARCLET_2 = 163,	  \/* 0xa3, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLET_3	bfd/libaout.h	/^  M_SPARCLET_3 = 179,	  \/* 0xb3, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLET_4	bfd/libaout.h	/^  M_SPARCLET_4 = 195,	  \/* 0xc3, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLET_5	bfd/libaout.h	/^  M_SPARCLET_5 = 211,	  \/* 0xd3, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLET_6	bfd/libaout.h	/^  M_SPARCLET_6 = 227,	  \/* 0xe3, reserved.  *\/$/;"	e	enum:machine_type
M_SPARCLITE_LE	bfd/libaout.h	/^  M_SPARCLITE_LE = 243,$/;"	e	enum:machine_type
M_SPARC_NETBSD	bfd/libaout.h	/^  M_SPARC_NETBSD = 138,	  \/* NetBSD\/sparc binary.  *\/$/;"	e	enum:machine_type
M_SPU_MAX	include/opcode/spu.h	/^        M_SPU_MAX$/;"	e	enum:spu_insns
M_SQC2_AB	include/opcode/mips.h	/^  M_SQC2_AB,$/;"	e	enum:__anon1304
M_SQ_AB	include/opcode/mips.h	/^  M_SQ_AB,$/;"	e	enum:__anon1304
M_SUBU_I	include/opcode/mips.h	/^  M_SUBU_I,$/;"	e	enum:__anon1304
M_SUBU_I_2	include/opcode/mips.h	/^  M_SUBU_I_2,$/;"	e	enum:__anon1304
M_SUB_I	include/opcode/mips.h	/^  M_SUB_I,$/;"	e	enum:__anon1304
M_SW	include/opcode/riscv.h	/^  M_SW,$/;"	e	enum:__anon1239
M_SWC0_AB	include/opcode/mips.h	/^  M_SWC0_AB,$/;"	e	enum:__anon1304
M_SWC1_AB	include/opcode/mips.h	/^  M_SWC1_AB,$/;"	e	enum:__anon1304
M_SWC2_AB	include/opcode/mips.h	/^  M_SWC2_AB,$/;"	e	enum:__anon1304
M_SWC3_AB	include/opcode/mips.h	/^  M_SWC3_AB,$/;"	e	enum:__anon1304
M_SWE_AB	include/opcode/mips.h	/^  M_SWE_AB,$/;"	e	enum:__anon1304
M_SWLE_AB	include/opcode/mips.h	/^  M_SWLE_AB,$/;"	e	enum:__anon1304
M_SWL_AB	include/opcode/mips.h	/^  M_SWL_AB,$/;"	e	enum:__anon1304
M_SWM_AB	include/opcode/mips.h	/^  M_SWM_AB,$/;"	e	enum:__anon1304
M_SWP_AB	include/opcode/mips.h	/^  M_SWP_AB,$/;"	e	enum:__anon1304
M_SWRE_AB	include/opcode/mips.h	/^  M_SWRE_AB,$/;"	e	enum:__anon1304
M_SWR_AB	include/opcode/mips.h	/^  M_SWR_AB,$/;"	e	enum:__anon1304
M_SW_AB	include/opcode/mips.h	/^  M_SW_AB,$/;"	e	enum:__anon1304
M_S_DA	include/opcode/mips.h	/^  M_S_DA,$/;"	e	enum:__anon1304
M_S_DAB	include/opcode/mips.h	/^  M_S_DAB,$/;"	e	enum:__anon1304
M_S_S	include/opcode/mips.h	/^  M_S_S,$/;"	e	enum:__anon1304
M_T	include/opcode/bfin.h	35;"	d
M_TEQ_I	include/opcode/mips.h	/^  M_TEQ_I,$/;"	e	enum:__anon1304
M_TFU	include/opcode/bfin.h	38;"	d
M_TGEU_I	include/opcode/mips.h	/^  M_TGEU_I,$/;"	e	enum:__anon1304
M_TGE_I	include/opcode/mips.h	/^  M_TGE_I,$/;"	e	enum:__anon1304
M_TLTU_I	include/opcode/mips.h	/^  M_TLTU_I,$/;"	e	enum:__anon1304
M_TLT_I	include/opcode/mips.h	/^  M_TLT_I,$/;"	e	enum:__anon1304
M_TNE_I	include/opcode/mips.h	/^  M_TNE_I,$/;"	e	enum:__anon1304
M_TRUNCWD	include/opcode/mips.h	/^  M_TRUNCWD,$/;"	e	enum:__anon1304
M_TRUNCWS	include/opcode/mips.h	/^  M_TRUNCWS,$/;"	e	enum:__anon1304
M_ULD_AB	include/opcode/mips.h	/^  M_ULD_AB,$/;"	e	enum:__anon1304
M_ULHU_AB	include/opcode/mips.h	/^  M_ULHU_AB,$/;"	e	enum:__anon1304
M_ULH_AB	include/opcode/mips.h	/^  M_ULH_AB,$/;"	e	enum:__anon1304
M_ULW_AB	include/opcode/mips.h	/^  M_ULW_AB,$/;"	e	enum:__anon1304
M_UNKNOWN	bfd/libaout.h	/^  M_UNKNOWN = 0,$/;"	e	enum:machine_type
M_USD_AB	include/opcode/mips.h	/^  M_USD_AB,$/;"	e	enum:__anon1304
M_USH_AB	include/opcode/mips.h	/^  M_USH_AB,$/;"	e	enum:__anon1304
M_USW_AB	include/opcode/mips.h	/^  M_USW_AB,$/;"	e	enum:__anon1304
M_VAX4K_NETBSD	bfd/libaout.h	/^  M_VAX4K_NETBSD = 150,	  \/* NetBSD\/vax 4K pages binary.  *\/$/;"	e	enum:machine_type
M_VAX_NETBSD	bfd/libaout.h	/^  M_VAX_NETBSD = 140,	  \/* NetBSD\/vax binary.  *\/$/;"	e	enum:machine_type
M_W32	include/opcode/bfin.h	36;"	d
M_X86_64_NETBSD	bfd/libaout.h	/^  M_X86_64_NETBSD = 157,  \/* NetBSD\/amd64 binary.  *\/$/;"	e	enum:machine_type
M_XOR_I	include/opcode/mips.h	/^  M_XOR_I,$/;"	e	enum:__anon1304
Ma	opcodes/i386-dis.c	270;"	d	file:
Machine	include/coff/pe.h	/^  char Machine[2];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
Magic	include/coff/internal.h	/^  short Magic;$/;"	m	struct:internal_extra_pe_aouthdr
MajorImageVersion	include/coff/internal.h	/^  short   MajorImageVersion;	\/* User defineable field to store version of *\/$/;"	m	struct:internal_extra_pe_aouthdr
MajorImageVersion	include/coff/pe.h	/^  char  MajorImageVersion[2];$/;"	m	struct:__anon1525
MajorImageVersion	include/coff/pe.h	/^  char  MajorImageVersion[2];$/;"	m	struct:__anon1526
MajorLinkerVersion	include/coff/internal.h	/^  char MajorLinkerVersion;$/;"	m	struct:internal_extra_pe_aouthdr
MajorOperatingSystemVersion	include/coff/internal.h	/^  short   MajorOperatingSystemVersion; \/* Minimum version of the operating.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
MajorOperatingSystemVersion	include/coff/pe.h	/^  char  MajorOperatingSystemVersion[2];$/;"	m	struct:__anon1525
MajorOperatingSystemVersion	include/coff/pe.h	/^  char  MajorOperatingSystemVersion[2];$/;"	m	struct:__anon1526
MajorSubsystemVersion	include/coff/internal.h	/^  short   MajorSubsystemVersion; \/* Minimum subsystem version required to *\/$/;"	m	struct:internal_extra_pe_aouthdr
MajorSubsystemVersion	include/coff/pe.h	/^  char  MajorSubsystemVersion[2];$/;"	m	struct:__anon1525
MajorSubsystemVersion	include/coff/pe.h	/^  char  MajorSubsystemVersion[2];$/;"	m	struct:__anon1526
MajorVersion	include/coff/internal.h	/^  unsigned short MajorVersion;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
MajorVersion	include/coff/pe.h	/^  char MajorVersion[2];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
MapRGB	sim/bfin/gui.c	/^  Uint32 (*MapRGB) (const SDL_PixelFormat * const format, const Uint8 r, const Uint8 g, const Uint8 b);$/;"	m	struct:__anon818	file:
MaskBDE	opcodes/i386-dis.c	454;"	d	file:
MaskE	opcodes/i386-dis.c	453;"	d	file:
MaskG	opcodes/i386-dis.c	452;"	d	file:
MaskR	opcodes/i386-dis.c	455;"	d	file:
MaskVex	opcodes/i386-dis.c	456;"	d	file:
Masking	opcodes/i386-opc.h	/^  Masking,$/;"	e	enum:__anon67
MasterCleanup	gdb/contrib/cleanup_check.py	/^class MasterCleanup(object):$/;"	c
Master_Completion_Sleep	gdb/ada-tasks.c	/^  Master_Completion_Sleep,$/;"	e	enum:task_states	file:
Master_Phase_2_Sleep	gdb/ada-tasks.c	/^  Master_Phase_2_Sleep,$/;"	e	enum:task_states	file:
MaxOB	sim/mips/mdmx.c	/^MaxOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
MaxQH	sim/mips/mdmx.c	/^MaxQH(signed16 ts, signed16 tt)$/;"	f	file:
Mb	opcodes/i386-dis.c	271;"	d	file:
Md	opcodes/i386-dis.c	272;"	d	file:
Measure	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^class Measure(object):$/;"	c
Measurement	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^class Measurement(object):$/;"	c
MeasurementCpuTime	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^class MeasurementCpuTime(Measurement):$/;"	c
MeasurementVmSize	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^class MeasurementVmSize(Measurement):$/;"	c
MeasurementWallTime	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^class MeasurementWallTime(Measurement):$/;"	c
Mem	opcodes/i386-opc.h	/^  Mem,$/;"	e	enum:__anon68
MemDataPtr	sim/arm/armdefs.h	/^  unsigned char *MemDataPtr;	\/* admin data *\/$/;"	m	struct:ARMul_State
MemInPtr	sim/arm/armdefs.h	/^  unsigned char *MemInPtr;	\/* the Data In bus *\/$/;"	m	struct:ARMul_State
MemOutPtr	sim/arm/armdefs.h	/^  unsigned char *MemOutPtr;	\/* the Data Out bus (which you may not need *\/$/;"	m	struct:ARMul_State
MemReadDebug	sim/arm/armdefs.h	/^  unsigned MemReadDebug, MemWriteDebug;$/;"	m	struct:ARMul_State
MemSize	sim/arm/armdefs.h	/^  ARMword MemSize;$/;"	m	struct:ARMul_State
MemSparePtr	sim/arm/armdefs.h	/^  unsigned char *MemSparePtr;	\/* extra space *\/$/;"	m	struct:ARMul_State
MemWriteDebug	sim/arm/armdefs.h	/^  unsigned MemReadDebug, MemWriteDebug;$/;"	m	struct:ARMul_State
Member	gdb/testsuite/gdb.cp/userdef.cc	/^class Member$/;"	c	file:
MemoryErrorString	gdb/testsuite/gdb.python/py-prettyprint.py	/^class MemoryErrorString (object):$/;"	c
MetaDataOffset	include/coff/pe.h	/^  char MetaDataOffset[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
MetaDataSize	include/coff/pe.h	/^  char MetaDataSize[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
Mh_com	include/os9k.h	/^} mh_com,*Mh_com;$/;"	t	typeref:struct:mh_com
Mh_config	include/os9k.h	/^typedef mh_com *Mh_config, mh_config;$/;"	t
Mh_data	include/os9k.h	/^typedef mh_com *Mh_data,mh_data;$/;"	t
Mh_dev	include/os9k.h	/^typedef	mh_com *Mh_dev,mh_dev;$/;"	t
Mh_drvr	include/os9k.h	/^typedef mh_com *Mh_drvr,mh_drvr;$/;"	t
Mh_exec	include/os9k.h	/^typedef mh_com *Mh_exec,mh_exec;$/;"	t
Mh_fman	include/os9k.h	/^typedef mh_com *Mh_fman,mh_fman;$/;"	t
Mh_trap	include/os9k.h	/^typedef	mh_com mh_trap, *Mh_trap;$/;"	t
MidUserCode	sim/testsuite/sim/bfin/c_except_illopcode.S	/^MidUserCode:$/;"	l
MidUserCode	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^MidUserCode:$/;"	l
Middle	gdb/testsuite/gdb.cp/virtbase.cc	/^    Middle(void): mc::Base() { y = 3; };$/;"	f	class:ph::Middle
Middle	gdb/testsuite/gdb.cp/virtbase.cc	/^  class Middle: public virtual mc::Base {$/;"	c	namespace:ph	file:
Middle	gdb/testsuite/gdb.trace/unavailable.cc	/^  Middle(void): Base() { y = 3; };$/;"	f	class:Middle
Middle	gdb/testsuite/gdb.trace/unavailable.cc	/^class Middle: public virtual Base$/;"	c	file:
Millicode	gdb/hppa-tdep.h	/^    unsigned int Millicode:1;	\/* 1 *\/$/;"	m	struct:unwind_table_entry
Millicode_save_sr0	gdb/hppa-tdep.h	/^    unsigned int Millicode_save_sr0:1;	\/* 2 *\/$/;"	m	struct:unwind_table_entry
MinOB	sim/mips/mdmx.c	/^MinOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
MinQH	sim/mips/mdmx.c	/^MinQH(signed16 ts, signed16 tt)$/;"	f	file:
MinorImageVersion	include/coff/internal.h	/^  short   MinorImageVersion;	\/*  exe or dll being created, default to 0.  *\/ $/;"	m	struct:internal_extra_pe_aouthdr
MinorImageVersion	include/coff/pe.h	/^  char  MinorImageVersion[2];$/;"	m	struct:__anon1525
MinorImageVersion	include/coff/pe.h	/^  char  MinorImageVersion[2];$/;"	m	struct:__anon1526
MinorLinkerVersion	include/coff/internal.h	/^  char MinorLinkerVersion;	$/;"	m	struct:internal_extra_pe_aouthdr
MinorOperatingSystemVersion	include/coff/internal.h	/^  short   MinorOperatingSystemVersion; \/* System req'd for exe, default to 1.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
MinorOperatingSystemVersion	include/coff/pe.h	/^  char  MinorOperatingSystemVersion[2];$/;"	m	struct:__anon1525
MinorOperatingSystemVersion	include/coff/pe.h	/^  char  MinorOperatingSystemVersion[2];$/;"	m	struct:__anon1526
MinorSubsystemVersion	include/coff/internal.h	/^  short   MinorSubsystemVersion; \/*  run exe; default to 3.1.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
MinorSubsystemVersion	include/coff/pe.h	/^  char  MinorSubsystemVersion[2];$/;"	m	struct:__anon1525
MinorSubsystemVersion	include/coff/pe.h	/^  char  MinorSubsystemVersion[2];$/;"	m	struct:__anon1526
MinorVersion	include/coff/internal.h	/^  unsigned short MinorVersion;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
MinorVersion	include/coff/pe.h	/^  char MinorVersion[2];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
MixedCaseFunc	gdb/testsuite/gdb.ada/bp_c_mixed_case/bar.c	/^MixedCaseFunc (void)$/;"	f
Mo	opcodes/i386-dis.c	273;"	d	file:
Mode	sim/arm/armdefs.h	/^  ARMword Mode;			\/* the current mode *\/$/;"	m	struct:ARMul_State
ModeToBank	sim/arm/armsupp.c	/^ModeToBank (ARMword mode)$/;"	f	file:
Modrm	opcodes/i386-opc.h	/^  Modrm,$/;"	e	enum:__anon67
Mp	opcodes/i386-dis.c	274;"	d	file:
MpxBound128Printer	gdb/python/lib/gdb/printer/bound_registers.py	/^class MpxBound128Printer:$/;"	c
Mq	opcodes/i386-dis.c	275;"	d	file:
MsgnQH	sim/mips/mdmx.c	/^MsgnQH(signed16 ts, signed16 tt)$/;"	f	file:
MulExpression	gdb/d-exp.y	/^MulExpression:$/;"	l
MulOB	sim/mips/mdmx.c	/^MulOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
MulQH	sim/mips/mdmx.c	/^MulQH(signed16 ts, signed16 tt)$/;"	f	file:
MultiChild	gdb/testsuite/gdb.cp/ref-params.cc	/^  MultiChild (int id0) : Parent(id0), OtherParent(id0 * 2) { }$/;"	f	struct:MultiChild
MultiChild	gdb/testsuite/gdb.cp/ref-params.cc	/^struct MultiChild : public Parent, OtherParent {$/;"	s	file:
MultiChild	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  MultiChild (int id0) : Parent (id0), OtherParent (id0 * 2) { }$/;"	f	struct:MultiChild
MultiChild	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^struct MultiChild : public Parent, OtherParent$/;"	s	file:
MultipleDerived	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    MultipleDerived() : B(2), C(3) {}$/;"	f	struct:MultipleDerived
MultipleDerived	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^struct MultipleDerived : public First, Base {$/;"	s	file:
Multiply	sim/mips/sim-main.h	754;"	d
Multiply64	sim/arm/armemu.c	/^Multiply64 (ARMul_State * state, ARMword instr, int msigned, int scc)$/;"	f	file:
Multiply64	sim/v850/simops.c	/^Multiply64 (int sign, unsigned long op0)$/;"	f	file:
MultiplyAdd	sim/mips/sim-main.h	765;"	d
MultiplyAdd64	sim/arm/armemu.c	/^MultiplyAdd64 (ARMul_State * state, ARMword instr, int msigned, int scc)$/;"	f	file:
MultiplyR	sim/mips/sim-main.h	788;"	d
MultiplySub	sim/mips/sim-main.h	768;"	d
Mx	opcodes/i386-dis.c	276;"	d	file:
Mxmm	opcodes/i386-dis.c	277;"	d	file:
MyBP	gdb/testsuite/gdb.python/py-breakpoint-create-fail.py	/^class MyBP(gdb.Breakpoint):$/;"	c
MyDoMinus64	zlib/contrib/testzlib/testzlib.c	/^void MyDoMinus64(LARGE_INTEGER *R,LARGE_INTEGER A,LARGE_INTEGER B)$/;"	f
MyFinishBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^class MyFinishBreakpoint (gdb.FinishBreakpoint):$/;"	c
MyPointer	gdb/testsuite/gdb.cp/smartp.cc	/^  MyPointer(Type1 *pointer){$/;"	f	class:MyPointer
MyPointer	gdb/testsuite/gdb.cp/smartp.cc	/^class MyPointer{$/;"	c	file:
MySetFilePointerEx	zlib/contrib/minizip/iowin32.c	/^static BOOL MySetFilePointerEx(HANDLE hFile, LARGE_INTEGER pos, LARGE_INTEGER *newPos,  DWORD dwMoveMethod)$/;"	f	file:
N	bfd/cpu-aarch64.c	103;"	d	file:
N	bfd/cpu-alpha.c	25;"	d	file:
N	bfd/cpu-arm.c	126;"	d	file:
N	bfd/cpu-avr.c	83;"	d	file:
N	bfd/cpu-cris.c	68;"	d	file:
N	bfd/cpu-m32r.c	25;"	d	file:
N	bfd/cpu-m68k.c	31;"	d	file:
N	bfd/cpu-mips.c	44;"	d	file:
N	bfd/cpu-msp430.c	44;"	d	file:
N	bfd/cpu-nds32.c	27;"	d	file:
N	bfd/cpu-nfp.c	39;"	d	file:
N	bfd/cpu-nios2.c	47;"	d	file:
N	bfd/cpu-ns32k.c	28;"	d	file:
N	bfd/cpu-pru.c	26;"	d	file:
N	bfd/cpu-riscv.c	42;"	d	file:
N	bfd/cpu-s390.c	26;"	d	file:
N	bfd/cpu-score.c	46;"	d	file:
N	bfd/cpu-v850.c	26;"	d	file:
N	bfd/cpu-wasm32.c	26;"	d	file:
N	bfd/cpu-z80.c	43;"	d	file:
N	bfd/elf32-mep.c	35;"	d	file:
N	bfd/elf32-mep.c	72;"	d	file:
N	gdb/testsuite/gdb.cp/ambiguous.cc	/^class N : public L, public M {$/;"	c	file:
N	gdb/testsuite/gdb.cp/baseenum.cc	/^namespace N$/;"	n	file:
N	gdb/testsuite/gdb.cp/derivation.cc	/^namespace N {$/;"	n	file:
N	gdb/testsuite/gdb.cp/koenig.cc	/^  namespace N {$/;"	n	namespace:M	file:
N	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace N{ int x; }$/;"	n	file:
N	gdb/testsuite/gdb.cp/nsusing.cc	/^namespace N$/;"	n	file:
N	gdb/testsuite/gdb.cp/operator.cc	/^namespace N$/;"	n	file:
N	gdb/testsuite/gdb.cp/overload.cc	/^namespace N {$/;"	n	file:
N	gdb/testsuite/gdb.threads/thread_check.c	27;"	d	file:
N	opcodes/mmix-opc.c	78;"	d	file:
N	sim/aarch64/cpustate.h	/^  N = 1 << N_IDX$/;"	e	enum:FlagMask
N	sim/common/sim-bits.c	255;"	d	file:
N	sim/common/sim-bits.c	257;"	d	file:
N	sim/common/sim-bits.c	259;"	d	file:
N	sim/common/sim-bits.c	261;"	d	file:
N	sim/common/sim-bits.c	263;"	d	file:
N	sim/common/sim-bits.c	265;"	d	file:
N	sim/common/sim-bits.c	267;"	d	file:
N	sim/common/sim-bits.c	269;"	d	file:
N	sim/common/sim-core.c	754;"	d	file:
N	sim/common/sim-core.c	757;"	d	file:
N	sim/common/sim-core.c	760;"	d	file:
N	sim/common/sim-core.c	764;"	d	file:
N	sim/common/sim-core.c	768;"	d	file:
N	sim/common/sim-core.c	772;"	d	file:
N	sim/common/sim-core.c	775;"	d	file:
N	sim/common/sim-core.c	779;"	d	file:
N	sim/common/sim-core.c	782;"	d	file:
N	sim/common/sim-endian.c	71;"	d	file:
N	sim/common/sim-endian.c	73;"	d	file:
N	sim/common/sim-endian.c	75;"	d	file:
N	sim/common/sim-endian.c	77;"	d	file:
N	sim/common/sim-endian.c	79;"	d	file:
N	sim/common/sim-endian.c	81;"	d	file:
N	sim/common/sim-endian.c	83;"	d	file:
N	sim/common/sim-endian.c	85;"	d	file:
N	sim/common/sim-endian.c	87;"	d	file:
N	sim/common/sim-endian.c	89;"	d	file:
N	sim/common/sim-n-core.h	397;"	d
N	sim/h8300/compile.c	448;"	d	file:
N	sim/ppc/corefile.c	394;"	d	file:
N	sim/ppc/corefile.c	396;"	d	file:
N	sim/ppc/corefile.c	398;"	d	file:
N	sim/ppc/corefile.c	400;"	d	file:
N	sim/ppc/corefile.c	402;"	d	file:
N	sim/ppc/corefile.c	404;"	d	file:
N	sim/ppc/corefile.c	406;"	d	file:
N	sim/ppc/corefile.c	408;"	d	file:
N	sim/ppc/corefile.c	410;"	d	file:
N	sim/ppc/corefile.c	412;"	d	file:
N	sim/ppc/sim-endian.c	57;"	d	file:
N	sim/ppc/sim-endian.c	59;"	d	file:
N	sim/ppc/sim-endian.c	61;"	d	file:
N	sim/ppc/sim-endian.c	63;"	d	file:
N	sim/ppc/sim-endian.c	65;"	d	file:
N	sim/ppc/sim-endian.c	67;"	d	file:
N	sim/ppc/sim-endian.c	69;"	d	file:
N	sim/ppc/sim-endian.c	71;"	d	file:
N	sim/ppc/vm.c	1175;"	d	file:
N	sim/ppc/vm.c	1177;"	d	file:
N	sim/ppc/vm.c	1179;"	d	file:
N	sim/ppc/vm.c	1181;"	d	file:
N	sim/ppc/vm.c	1183;"	d	file:
N	sim/ppc/vm.c	1185;"	d	file:
N	sim/ppc/vm.c	1187;"	d	file:
N	sim/ppc/vm.c	1189;"	d	file:
N	sim/ppc/vm.c	1191;"	d	file:
N	sim/ppc/vm.c	1193;"	d	file:
N	sim/testsuite/common/alu-tst.c	78;"	d	file:
N	sim/testsuite/common/alu-tst.c	80;"	d	file:
N	sim/testsuite/common/alu-tst.c	82;"	d	file:
N	sim/testsuite/common/alu-tst.c	84;"	d	file:
N	sim/testsuite/common/alu-tst.c	86;"	d	file:
N	sim/testsuite/common/alu-tst.c	88;"	d	file:
N	sim/testsuite/common/alu-tst.c	90;"	d	file:
N	sim/testsuite/common/alu-tst.c	92;"	d	file:
N15_T44_MOVD44	include/opcode/nds32.h	/^  N15_T44_MOVD44 = 0x7d,$/;"	e	enum:n16_opcodes
N16_BFMI333	include/opcode/nds32.h	127;"	d
N16_BFMI333_BMSKI33	include/opcode/nds32.h	/^  N16_BFMI333_BMSKI33 = 6,$/;"	e	enum:n16_opcodes
N16_BFMI333_FEXTI33	include/opcode/nds32.h	/^  N16_BFMI333_FEXTI33 = 7$/;"	e	enum:n16_opcodes
N16_BFMI333_SEB33	include/opcode/nds32.h	/^  N16_BFMI333_SEB33 = 2,$/;"	e	enum:n16_opcodes
N16_BFMI333_SEH33	include/opcode/nds32.h	/^  N16_BFMI333_SEH33 = 3,$/;"	e	enum:n16_opcodes
N16_BFMI333_X11B33	include/opcode/nds32.h	/^  N16_BFMI333_X11B33 = 5,$/;"	e	enum:n16_opcodes
N16_BFMI333_XLSB33	include/opcode/nds32.h	/^  N16_BFMI333_XLSB33 = 4,$/;"	e	enum:n16_opcodes
N16_BFMI333_ZEB33	include/opcode/nds32.h	/^  N16_BFMI333_ZEB33 = 0,$/;"	e	enum:n16_opcodes
N16_BFMI333_ZEH33	include/opcode/nds32.h	/^  N16_BFMI333_ZEH33 = 1,$/;"	e	enum:n16_opcodes
N16_IMM10S	include/opcode/nds32.h	178;"	d
N16_IMM3U	include/opcode/nds32.h	171;"	d
N16_IMM5S	include/opcode/nds32.h	173;"	d
N16_IMM5U	include/opcode/nds32.h	172;"	d
N16_IMM6U	include/opcode/nds32.h	174;"	d
N16_IMM7U	include/opcode/nds32.h	175;"	d
N16_IMM8S	include/opcode/nds32.h	176;"	d
N16_IMM9U	include/opcode/nds32.h	177;"	d
N16_LBU	include/opcode/score-inst.h	41;"	d
N16_LBUP	include/opcode/score-inst.h	49;"	d
N16_LH	include/opcode/score-inst.h	39;"	d
N16_LHP	include/opcode/score-inst.h	48;"	d
N16_LIU	include/opcode/score-inst.h	53;"	d
N16_LW	include/opcode/score-inst.h	38;"	d
N16_LWP	include/opcode/score-inst.h	47;"	d
N16_MISC33	include/opcode/nds32.h	125;"	d
N16_MISC33_0	include/opcode/nds32.h	/^  N16_MISC33_0 = 0,$/;"	e	enum:n16_opcodes
N16_MISC33_1	include/opcode/nds32.h	/^  N16_MISC33_1 = 1,$/;"	e	enum:n16_opcodes
N16_MISC33_AND33	include/opcode/nds32.h	/^  N16_MISC33_AND33 = 6,$/;"	e	enum:n16_opcodes
N16_MISC33_MUL33	include/opcode/nds32.h	/^  N16_MISC33_MUL33 = 4,$/;"	e	enum:n16_opcodes
N16_MISC33_NEG33	include/opcode/nds32.h	/^  N16_MISC33_NEG33 = 2,$/;"	e	enum:n16_opcodes
N16_MISC33_NOT33	include/opcode/nds32.h	/^  N16_MISC33_NOT33 = 3,$/;"	e	enum:n16_opcodes
N16_MISC33_OR33	include/opcode/nds32.h	/^  N16_MISC33_OR33 = 7,$/;"	e	enum:n16_opcodes
N16_MISC33_XOR33	include/opcode/nds32.h	/^  N16_MISC33_XOR33 = 5,$/;"	e	enum:n16_opcodes
N16_POP	include/opcode/score-inst.h	40;"	d
N16_PUSH	include/opcode/score-inst.h	44;"	d
N16_RA3	include/opcode/nds32.h	169;"	d
N16_RA5	include/opcode/nds32.h	168;"	d
N16_RB3	include/opcode/nds32.h	170;"	d
N16_RT3	include/opcode/nds32.h	165;"	d
N16_RT38	include/opcode/nds32.h	166;"	d
N16_RT4	include/opcode/nds32.h	164;"	d
N16_RT5	include/opcode/nds32.h	163;"	d
N16_RT8	include/opcode/nds32.h	167;"	d
N16_SB	include/opcode/score-inst.h	45;"	d
N16_SBP	include/opcode/score-inst.h	52;"	d
N16_SH	include/opcode/score-inst.h	43;"	d
N16_SHP	include/opcode/score-inst.h	51;"	d
N16_SW	include/opcode/score-inst.h	42;"	d
N16_SWP	include/opcode/score-inst.h	50;"	d
N16_T10_ADDI10S	include/opcode/nds32.h	/^  N16_T10_ADDI10S = 0x1b,$/;"	e	enum:n16_opcodes
N16_T25_POP25	include/opcode/nds32.h	/^  N16_T25_POP25 = 0xf9,$/;"	e	enum:n16_opcodes
N16_T25_PUSH25	include/opcode/nds32.h	/^  N16_T25_PUSH25 = 0xf8,$/;"	e	enum:n16_opcodes
N16_T333_0	include/opcode/nds32.h	/^  N16_T333_0 = 0,$/;"	e	enum:n16_opcodes
N16_T333_ADD333	include/opcode/nds32.h	/^  N16_T333_ADD333 = 0xc,$/;"	e	enum:n16_opcodes
N16_T333_ADDI333	include/opcode/nds32.h	/^  N16_T333_ADDI333 = 0xe,$/;"	e	enum:n16_opcodes
N16_T333_BFMI333	include/opcode/nds32.h	/^  N16_T333_BFMI333 = 0xb,$/;"	e	enum:n16_opcodes
N16_T333_LBI333	include/opcode/nds32.h	/^  N16_T333_LBI333 = 0x13,$/;"	e	enum:n16_opcodes
N16_T333_LHI333	include/opcode/nds32.h	/^  N16_T333_LHI333 = 0x12,$/;"	e	enum:n16_opcodes
N16_T333_LWI333	include/opcode/nds32.h	/^  N16_T333_LWI333 = 0x10,$/;"	e	enum:n16_opcodes
N16_T333_LWI333_BI	include/opcode/nds32.h	/^  N16_T333_LWI333_BI = 0x11,$/;"	e	enum:n16_opcodes
N16_T333_MISC33	include/opcode/nds32.h	/^  N16_T333_MISC33 = 0x3f,$/;"	e	enum:n16_opcodes
N16_T333_SBI333	include/opcode/nds32.h	/^  N16_T333_SBI333 = 0x17,$/;"	e	enum:n16_opcodes
N16_T333_SHI333	include/opcode/nds32.h	/^  N16_T333_SHI333 = 0x16,$/;"	e	enum:n16_opcodes
N16_T333_SLLI333	include/opcode/nds32.h	/^  N16_T333_SLLI333 = 0xa,$/;"	e	enum:n16_opcodes
N16_T333_SUB333	include/opcode/nds32.h	/^  N16_T333_SUB333 = 0xd,$/;"	e	enum:n16_opcodes
N16_T333_SUBI333	include/opcode/nds32.h	/^  N16_T333_SUBI333 = 0xf,$/;"	e	enum:n16_opcodes
N16_T333_SWI333	include/opcode/nds32.h	/^  N16_T333_SWI333 = 0x14,$/;"	e	enum:n16_opcodes
N16_T333_SWI333_BI	include/opcode/nds32.h	/^  N16_T333_SWI333_BI = 0x15,$/;"	e	enum:n16_opcodes
N16_T36_ADDRI36_SP	include/opcode/nds32.h	/^  N16_T36_ADDRI36_SP = 0x18,$/;"	e	enum:n16_opcodes
N16_T37_XWI37	include/opcode/nds32.h	/^  N16_T37_XWI37 = 0x7,$/;"	e	enum:n16_opcodes
N16_T37_XWI37SP	include/opcode/nds32.h	/^  N16_T37_XWI37SP = 0xe,$/;"	e	enum:n16_opcodes
N16_T38_BEQS38	include/opcode/nds32.h	/^  N16_T38_BEQS38 = 0xa,$/;"	e	enum:n16_opcodes
N16_T38_BEQZ38	include/opcode/nds32.h	/^  N16_T38_BEQZ38 = 0x8,$/;"	e	enum:n16_opcodes
N16_T38_BNES38	include/opcode/nds32.h	/^  N16_T38_BNES38 = 0xb,$/;"	e	enum:n16_opcodes
N16_T38_BNEZ38	include/opcode/nds32.h	/^  N16_T38_BNEZ38 = 0x9,$/;"	e	enum:n16_opcodes
N16_T45_0	include/opcode/nds32.h	/^  N16_T45_0 = 0,$/;"	e	enum:n16_opcodes
N16_T45_ADD45	include/opcode/nds32.h	/^  N16_T45_ADD45 = 0x4,$/;"	e	enum:n16_opcodes
N16_T45_ADDI45	include/opcode/nds32.h	/^  N16_T45_ADDI45 = 0x6,$/;"	e	enum:n16_opcodes
N16_T45_LWI450	include/opcode/nds32.h	/^  N16_T45_LWI450 = 0x1a,$/;"	e	enum:n16_opcodes
N16_T45_LWI45_FE	include/opcode/nds32.h	/^  N16_T45_LWI45_FE = 0x19,$/;"	e	enum:n16_opcodes
N16_T45_MOVPI45	include/opcode/nds32.h	/^  N16_T45_MOVPI45 = 0x3d,$/;"	e	enum:n16_opcodes
N16_T45_SLT45	include/opcode/nds32.h	/^  N16_T45_SLT45 = 0x31,$/;"	e	enum:n16_opcodes
N16_T45_SLTI45	include/opcode/nds32.h	/^  N16_T45_SLTI45 = 0x33,$/;"	e	enum:n16_opcodes
N16_T45_SLTS45	include/opcode/nds32.h	/^  N16_T45_SLTS45 = 0x30,$/;"	e	enum:n16_opcodes
N16_T45_SLTSI45	include/opcode/nds32.h	/^  N16_T45_SLTSI45 = 0x32,$/;"	e	enum:n16_opcodes
N16_T45_SRAI45	include/opcode/nds32.h	/^  N16_T45_SRAI45 = 0x8,$/;"	e	enum:n16_opcodes
N16_T45_SRLI45	include/opcode/nds32.h	/^  N16_T45_SRLI45 = 0x9,$/;"	e	enum:n16_opcodes
N16_T45_SUB45	include/opcode/nds32.h	/^  N16_T45_SUB45 = 0x5,$/;"	e	enum:n16_opcodes
N16_T45_SUBI45	include/opcode/nds32.h	/^  N16_T45_SUBI45 = 0x7,$/;"	e	enum:n16_opcodes
N16_T45_SWI450	include/opcode/nds32.h	/^  N16_T45_SWI450 = 0x1b,$/;"	e	enum:n16_opcodes
N16_T55_MOV55	include/opcode/nds32.h	/^  N16_T55_MOV55 = 0x0,$/;"	e	enum:n16_opcodes
N16_T55_MOVI55	include/opcode/nds32.h	/^  N16_T55_MOVI55 = 0x1,$/;"	e	enum:n16_opcodes
N16_T5_ADD5PC	include/opcode/nds32.h	/^  N16_T5_ADD5PC = 0x2ed,$/;"	e	enum:n16_opcodes
N16_T5_BREAK16	include/opcode/nds32.h	/^  N16_T5_BREAK16 = 0x350,$/;"	e	enum:n16_opcodes
N16_T5_EX9IT	include/opcode/nds32.h	/^  N16_T5_EX9IT = 0x2ea,$/;"	e	enum:n16_opcodes
N16_T5_JR5	include/opcode/nds32.h	/^  N16_T5_JR5 = 0x2e8,$/;"	e	enum:n16_opcodes
N16_T5_JRAL5	include/opcode/nds32.h	/^  N16_T5_JRAL5 = 0x2e9,$/;"	e	enum:n16_opcodes
N16_T5_RET5	include/opcode/nds32.h	/^  N16_T5_RET5 = 0x2ec,$/;"	e	enum:n16_opcodes
N16_T8_BEQZS8	include/opcode/nds32.h	/^  N16_T8_BEQZS8 = 0x68,$/;"	e	enum:n16_opcodes
N16_T8_BNEZS8	include/opcode/nds32.h	/^  N16_T8_BNEZS8 = 0x69,$/;"	e	enum:n16_opcodes
N16_T8_J8	include/opcode/nds32.h	/^  N16_T8_J8 = 0x55,$/;"	e	enum:n16_opcodes
N16_T9_EX9IT	include/opcode/nds32.h	/^  N16_T9_EX9IT = 0x35,$/;"	e	enum:n16_opcodes
N16_T9_IFCALL9	include/opcode/nds32.h	/^  N16_T9_IFCALL9 = 0x3c,$/;"	e	enum:n16_opcodes
N16_TYPE10	include/opcode/nds32.h	119;"	d
N16_TYPE25	include/opcode/nds32.h	121;"	d
N16_TYPE333	include/opcode/nds32.h	101;"	d
N16_TYPE36	include/opcode/nds32.h	104;"	d
N16_TYPE37	include/opcode/nds32.h	110;"	d
N16_TYPE38	include/opcode/nds32.h	107;"	d
N16_TYPE45	include/opcode/nds32.h	98;"	d
N16_TYPE5	include/opcode/nds32.h	113;"	d
N16_TYPE55	include/opcode/nds32.h	95;"	d
N16_TYPE8	include/opcode/nds32.h	115;"	d
N16_TYPE9	include/opcode/nds32.h	117;"	d
N32_AEXT_AADDL	opcodes/nds32-asm.h	/^  N32_AEXT_AADDL,$/;"	e	enum:__anon32
N32_AEXT_AMABBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMABBS,$/;"	e	enum:__anon32
N32_AEXT_AMABTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMABTS,$/;"	e	enum:__anon32
N32_AEXT_AMADD	opcodes/nds32-asm.h	/^  N32_AEXT_AMADD = 0,$/;"	e	enum:__anon32
N32_AEXT_AMADDS	opcodes/nds32-asm.h	/^  N32_AEXT_AMADDS,$/;"	e	enum:__anon32
N32_AEXT_AMATBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMATBS,$/;"	e	enum:__anon32
N32_AEXT_AMATTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMATTS,$/;"	e	enum:__anon32
N32_AEXT_AMAWBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMAWBS = 0x0c,$/;"	e	enum:__anon32
N32_AEXT_AMAWTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMAWTS,$/;"	e	enum:__anon32
N32_AEXT_AMBBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMBBS,$/;"	e	enum:__anon32
N32_AEXT_AMBTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMBTS,$/;"	e	enum:__anon32
N32_AEXT_AMFAR	opcodes/nds32-asm.h	/^  N32_AEXT_AMFAR,$/;"	e	enum:__anon32
N32_AEXT_AMNEGS	opcodes/nds32-asm.h	/^  N32_AEXT_AMNEGS,$/;"	e	enum:__anon32
N32_AEXT_AMSUB	opcodes/nds32-asm.h	/^  N32_AEXT_AMSUB,$/;"	e	enum:__anon32
N32_AEXT_AMSUBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMSUBS,$/;"	e	enum:__anon32
N32_AEXT_AMTARI	opcodes/nds32-asm.h	/^  N32_AEXT_AMTARI,$/;"	e	enum:__anon32
N32_AEXT_AMTBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMTBS,$/;"	e	enum:__anon32
N32_AEXT_AMTTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMTTS$/;"	e	enum:__anon32
N32_AEXT_AMULT	opcodes/nds32-asm.h	/^  N32_AEXT_AMULT,$/;"	e	enum:__anon32
N32_AEXT_AMULTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMULTS,$/;"	e	enum:__anon32
N32_AEXT_AMWBS	opcodes/nds32-asm.h	/^  N32_AEXT_AMWBS,$/;"	e	enum:__anon32
N32_AEXT_AMWTS	opcodes/nds32-asm.h	/^  N32_AEXT_AMWTS,$/;"	e	enum:__anon32
N32_ALU1	include/opcode/nds32.h	74;"	d
N32_ALU1_ADD	include/opcode/nds32.h	/^  N32_ALU1_ADD = 0x0,$/;"	e	enum:n32_opcodes
N32_ALU1_ADD_SLLI	include/opcode/nds32.h	/^  N32_ALU1_ADD_SLLI = 0x0,$/;"	e	enum:n32_opcodes
N32_ALU1_ADD_SRLI	include/opcode/nds32.h	/^  N32_ALU1_ADD_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_AND	include/opcode/nds32.h	/^  N32_ALU1_AND,$/;"	e	enum:n32_opcodes
N32_ALU1_AND_SLLI	include/opcode/nds32.h	/^  N32_ALU1_AND_SLLI,$/;"	e	enum:n32_opcodes
N32_ALU1_AND_SRLI	include/opcode/nds32.h	/^  N32_ALU1_AND_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_BITC	include/opcode/nds32.h	/^  N32_ALU1_BITC,$/;"	e	enum:n32_opcodes
N32_ALU1_CMOVN	include/opcode/nds32.h	/^  N32_ALU1_CMOVN,$/;"	e	enum:n32_opcodes
N32_ALU1_CMOVZ	include/opcode/nds32.h	/^  N32_ALU1_CMOVZ,$/;"	e	enum:n32_opcodes
N32_ALU1_DIVR	include/opcode/nds32.h	/^  N32_ALU1_DIVR,$/;"	e	enum:n32_opcodes
N32_ALU1_DIVSR	include/opcode/nds32.h	/^  N32_ALU1_DIVSR,$/;"	e	enum:n32_opcodes
N32_ALU1_NOR	include/opcode/nds32.h	/^  N32_ALU1_NOR,$/;"	e	enum:n32_opcodes
N32_ALU1_OR	include/opcode/nds32.h	/^  N32_ALU1_OR,$/;"	e	enum:n32_opcodes
N32_ALU1_OR_SLLI	include/opcode/nds32.h	/^  N32_ALU1_OR_SLLI,$/;"	e	enum:n32_opcodes
N32_ALU1_OR_SRLI	include/opcode/nds32.h	/^  N32_ALU1_OR_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_ROTR	include/opcode/nds32.h	/^  N32_ALU1_ROTR,$/;"	e	enum:n32_opcodes
N32_ALU1_ROTRI	include/opcode/nds32.h	/^  N32_ALU1_ROTRI,$/;"	e	enum:n32_opcodes
N32_ALU1_SEB	include/opcode/nds32.h	/^  N32_ALU1_SEB = 0x10,$/;"	e	enum:n32_opcodes
N32_ALU1_SEH	include/opcode/nds32.h	/^  N32_ALU1_SEH,$/;"	e	enum:n32_opcodes
N32_ALU1_SH	include/opcode/nds32.h	76;"	d
N32_ALU1_SLL	include/opcode/nds32.h	/^  N32_ALU1_SLL,$/;"	e	enum:n32_opcodes
N32_ALU1_SLLI	include/opcode/nds32.h	/^  N32_ALU1_SLLI = 0x8,$/;"	e	enum:n32_opcodes
N32_ALU1_SLT	include/opcode/nds32.h	/^  N32_ALU1_SLT,$/;"	e	enum:n32_opcodes
N32_ALU1_SLTS	include/opcode/nds32.h	/^  N32_ALU1_SLTS,$/;"	e	enum:n32_opcodes
N32_ALU1_SRA	include/opcode/nds32.h	/^  N32_ALU1_SRA,$/;"	e	enum:n32_opcodes
N32_ALU1_SRAI	include/opcode/nds32.h	/^  N32_ALU1_SRAI,$/;"	e	enum:n32_opcodes
N32_ALU1_SRL	include/opcode/nds32.h	/^  N32_ALU1_SRL,$/;"	e	enum:n32_opcodes
N32_ALU1_SRLI	include/opcode/nds32.h	/^  N32_ALU1_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_SUB	include/opcode/nds32.h	/^  N32_ALU1_SUB,$/;"	e	enum:n32_opcodes
N32_ALU1_SUB_SLLI	include/opcode/nds32.h	/^  N32_ALU1_SUB_SLLI,$/;"	e	enum:n32_opcodes
N32_ALU1_SUB_SRLI	include/opcode/nds32.h	/^  N32_ALU1_SUB_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_SVA	include/opcode/nds32.h	/^  N32_ALU1_SVA = 0x18,$/;"	e	enum:n32_opcodes
N32_ALU1_SVS	include/opcode/nds32.h	/^  N32_ALU1_SVS,$/;"	e	enum:n32_opcodes
N32_ALU1_WSBH	include/opcode/nds32.h	/^  N32_ALU1_WSBH,$/;"	e	enum:n32_opcodes
N32_ALU1_XOR	include/opcode/nds32.h	/^  N32_ALU1_XOR,$/;"	e	enum:n32_opcodes
N32_ALU1_XOR_SLLI	include/opcode/nds32.h	/^  N32_ALU1_XOR_SLLI,$/;"	e	enum:n32_opcodes
N32_ALU1_XOR_SRLI	include/opcode/nds32.h	/^  N32_ALU1_XOR_SRLI,$/;"	e	enum:n32_opcodes
N32_ALU1_ZEH	include/opcode/nds32.h	/^  N32_ALU1_ZEH,$/;"	e	enum:n32_opcodes
N32_ALU2	include/opcode/nds32.h	78;"	d
N32_ALU2_0x15	include/opcode/nds32.h	/^  N32_ALU2_0x15,$/;"	e	enum:n32_opcodes
N32_ALU2_0x16	include/opcode/nds32.h	/^  N32_ALU2_0x16,$/;"	e	enum:n32_opcodes
N32_ALU2_0x22	include/opcode/nds32.h	/^  N32_ALU2_0x22,$/;"	e	enum:n32_opcodes
N32_ALU2_0x23	include/opcode/nds32.h	/^  N32_ALU2_0x23,$/;"	e	enum:n32_opcodes
N32_ALU2_0x25	include/opcode/nds32.h	/^  N32_ALU2_0x25,$/;"	e	enum:n32_opcodes
N32_ALU2_0x26	include/opcode/nds32.h	/^  N32_ALU2_0x26,$/;"	e	enum:n32_opcodes
N32_ALU2_0x30	include/opcode/nds32.h	/^  N32_ALU2_0x30 = 0x30,$/;"	e	enum:n32_opcodes
N32_ALU2_0x32	include/opcode/nds32.h	/^  N32_ALU2_0x32,$/;"	e	enum:n32_opcodes
N32_ALU2_0x34	include/opcode/nds32.h	/^  N32_ALU2_0x34,$/;"	e	enum:n32_opcodes
N32_ALU2_ABS	include/opcode/nds32.h	/^  N32_ALU2_ABS,$/;"	e	enum:n32_opcodes
N32_ALU2_ADD_SC	include/opcode/nds32.h	/^  N32_ALU2_ADD_SC = 0x10,$/;"	e	enum:n32_opcodes
N32_ALU2_ADD_WC	include/opcode/nds32.h	/^  N32_ALU2_ADD_WC,$/;"	e	enum:n32_opcodes
N32_ALU2_AVE	include/opcode/nds32.h	/^  N32_ALU2_AVE,$/;"	e	enum:n32_opcodes
N32_ALU2_BCLR	include/opcode/nds32.h	/^  N32_ALU2_BCLR,$/;"	e	enum:n32_opcodes
N32_ALU2_BSE	include/opcode/nds32.h	/^  N32_ALU2_BSE,$/;"	e	enum:n32_opcodes
N32_ALU2_BSET	include/opcode/nds32.h	/^  N32_ALU2_BSET = 0x8,$/;"	e	enum:n32_opcodes
N32_ALU2_BSP	include/opcode/nds32.h	/^  N32_ALU2_BSP,$/;"	e	enum:n32_opcodes
N32_ALU2_BTGL	include/opcode/nds32.h	/^  N32_ALU2_BTGL,$/;"	e	enum:n32_opcodes
N32_ALU2_BTST	include/opcode/nds32.h	/^  N32_ALU2_BTST,$/;"	e	enum:n32_opcodes
N32_ALU2_CLIP	include/opcode/nds32.h	/^  N32_ALU2_CLIP,$/;"	e	enum:n32_opcodes
N32_ALU2_CLIPS	include/opcode/nds32.h	/^  N32_ALU2_CLIPS,$/;"	e	enum:n32_opcodes
N32_ALU2_CLO	include/opcode/nds32.h	/^  N32_ALU2_CLO,$/;"	e	enum:n32_opcodes
N32_ALU2_CLZ	include/opcode/nds32.h	/^  N32_ALU2_CLZ,$/;"	e	enum:n32_opcodes
N32_ALU2_DIV	include/opcode/nds32.h	/^  N32_ALU2_DIV,$/;"	e	enum:n32_opcodes
N32_ALU2_DIVS	include/opcode/nds32.h	/^  N32_ALU2_DIVS,$/;"	e	enum:n32_opcodes
N32_ALU2_FFB	include/opcode/nds32.h	/^  N32_ALU2_FFB,$/;"	e	enum:n32_opcodes
N32_ALU2_FFBI	include/opcode/nds32.h	/^  N32_ALU2_FFBI = 0xe,$/;"	e	enum:n32_opcodes
N32_ALU2_FFMISM	include/opcode/nds32.h	/^  N32_ALU2_FFMISM,$/;"	e	enum:n32_opcodes
N32_ALU2_FFZMISM	include/opcode/nds32.h	/^  N32_ALU2_FFZMISM,$/;"	e	enum:n32_opcodes
N32_ALU2_FLMISM	include/opcode/nds32.h	/^  N32_ALU2_FLMISM = 0xf,$/;"	e	enum:n32_opcodes
N32_ALU2_KADD	include/opcode/nds32.h	/^  N32_ALU2_KADD = 0x18,$/;"	e	enum:n32_opcodes
N32_ALU2_KMxy	include/opcode/nds32.h	/^  N32_ALU2_KMxy,$/;"	e	enum:n32_opcodes
N32_ALU2_KSLRA	include/opcode/nds32.h	/^  N32_ALU2_KSLRA,$/;"	e	enum:n32_opcodes
N32_ALU2_KSUB	include/opcode/nds32.h	/^  N32_ALU2_KSUB,$/;"	e	enum:n32_opcodes
N32_ALU2_MADD32	include/opcode/nds32.h	/^  N32_ALU2_MADD32,$/;"	e	enum:n32_opcodes
N32_ALU2_MADD64	include/opcode/nds32.h	/^  N32_ALU2_MADD64,$/;"	e	enum:n32_opcodes
N32_ALU2_MADDR32	include/opcode/nds32.h	/^  N32_ALU2_MADDR32 = 0x33,$/;"	e	enum:n32_opcodes
N32_ALU2_MADDS64	include/opcode/nds32.h	/^  N32_ALU2_MADDS64,$/;"	e	enum:n32_opcodes
N32_ALU2_MAX	include/opcode/nds32.h	/^  N32_ALU2_MAX = 0,$/;"	e	enum:n32_opcodes
N32_ALU2_MFUSR	include/opcode/nds32.h	/^  N32_ALU2_MFUSR = 0x20,$/;"	e	enum:n32_opcodes
N32_ALU2_MIN	include/opcode/nds32.h	/^  N32_ALU2_MIN,$/;"	e	enum:n32_opcodes
N32_ALU2_MSUB32	include/opcode/nds32.h	/^  N32_ALU2_MSUB32,$/;"	e	enum:n32_opcodes
N32_ALU2_MSUB64	include/opcode/nds32.h	/^  N32_ALU2_MSUB64,$/;"	e	enum:n32_opcodes
N32_ALU2_MSUBR32	include/opcode/nds32.h	/^  N32_ALU2_MSUBR32 = 0x35,$/;"	e	enum:n32_opcodes
N32_ALU2_MSUBS64	include/opcode/nds32.h	/^  N32_ALU2_MSUBS64,$/;"	e	enum:n32_opcodes
N32_ALU2_MTUSR	include/opcode/nds32.h	/^  N32_ALU2_MTUSR,$/;"	e	enum:n32_opcodes
N32_ALU2_MUL	include/opcode/nds32.h	/^  N32_ALU2_MUL,$/;"	e	enum:n32_opcodes
N32_ALU2_MULR64	include/opcode/nds32.h	/^  N32_ALU2_MULR64 = 0x29,$/;"	e	enum:n32_opcodes
N32_ALU2_MULSR64	include/opcode/nds32.h	/^  N32_ALU2_MULSR64 = 0x28,$/;"	e	enum:n32_opcodes
N32_ALU2_MULT32	include/opcode/nds32.h	/^  N32_ALU2_MULT32,$/;"	e	enum:n32_opcodes
N32_ALU2_MULT64	include/opcode/nds32.h	/^  N32_ALU2_MULT64,$/;"	e	enum:n32_opcodes
N32_ALU2_MULTS64	include/opcode/nds32.h	/^  N32_ALU2_MULTS64 = 0x28,$/;"	e	enum:n32_opcodes
N32_ALU2_SUB_SC	include/opcode/nds32.h	/^  N32_ALU2_SUB_SC,$/;"	e	enum:n32_opcodes
N32_ALU2_SUB_WC	include/opcode/nds32.h	/^  N32_ALU2_SUB_WC,$/;"	e	enum:n32_opcodes
N32_BIT	include/opcode/nds32.h	53;"	d
N32_BR1	include/opcode/nds32.h	80;"	d
N32_BR1_BEQ	include/opcode/nds32.h	/^  N32_BR1_BEQ = 0,$/;"	e	enum:n32_opcodes
N32_BR1_BNE	include/opcode/nds32.h	/^  N32_BR1_BNE = 1,$/;"	e	enum:n32_opcodes
N32_BR2	include/opcode/nds32.h	82;"	d
N32_BR2_BEQZ	include/opcode/nds32.h	/^  N32_BR2_BEQZ = 2,$/;"	e	enum:n32_opcodes
N32_BR2_BGEZ	include/opcode/nds32.h	/^  N32_BR2_BGEZ = 4,$/;"	e	enum:n32_opcodes
N32_BR2_BGEZAL	include/opcode/nds32.h	/^  N32_BR2_BGEZAL = 0xc,$/;"	e	enum:n32_opcodes
N32_BR2_BGTZ	include/opcode/nds32.h	/^  N32_BR2_BGTZ = 6,$/;"	e	enum:n32_opcodes
N32_BR2_BLEZ	include/opcode/nds32.h	/^  N32_BR2_BLEZ = 7,$/;"	e	enum:n32_opcodes
N32_BR2_BLTZ	include/opcode/nds32.h	/^  N32_BR2_BLTZ = 5,$/;"	e	enum:n32_opcodes
N32_BR2_BLTZAL	include/opcode/nds32.h	/^  N32_BR2_BLTZAL = 0xd,$/;"	e	enum:n32_opcodes
N32_BR2_BNEZ	include/opcode/nds32.h	/^  N32_BR2_BNEZ = 3,$/;"	e	enum:n32_opcodes
N32_BR2_IFCALL	include/opcode/nds32.h	/^  N32_BR2_IFCALL = 0,$/;"	e	enum:n32_opcodes
N32_BR2_SUB	include/opcode/nds32.h	186;"	d
N32_BR3	include/opcode/nds32.h	84;"	d
N32_BR3_BEQC	include/opcode/nds32.h	/^  N32_BR3_BEQC = 0,$/;"	e	enum:n32_opcodes
N32_BR3_BNEC	include/opcode/nds32.h	/^  N32_BR3_BNEC = 1,$/;"	e	enum:n32_opcodes
N32_COP_CP	include/opcode/nds32.h	188;"	d
N32_COP_CPE1	include/opcode/nds32.h	/^  N32_COP_CPE1 = 0,$/;"	e	enum:n32_opcodes
N32_COP_CPE2	include/opcode/nds32.h	/^  N32_COP_CPE2,$/;"	e	enum:n32_opcodes
N32_COP_CPE3	include/opcode/nds32.h	/^  N32_COP_CPE3 = 8,$/;"	e	enum:n32_opcodes
N32_COP_CPE4	include/opcode/nds32.h	/^  N32_COP_CPE4,$/;"	e	enum:n32_opcodes
N32_COP_CPLD	include/opcode/nds32.h	/^  N32_COP_CPLD,$/;"	e	enum:n32_opcodes
N32_COP_CPLW	include/opcode/nds32.h	/^  N32_COP_CPLW,$/;"	e	enum:n32_opcodes
N32_COP_CPSD	include/opcode/nds32.h	/^  N32_COP_CPSD,$/;"	e	enum:n32_opcodes
N32_COP_CPSW	include/opcode/nds32.h	/^  N32_COP_CPSW,$/;"	e	enum:n32_opcodes
N32_COP_MFCP	include/opcode/nds32.h	/^  N32_COP_MFCP,$/;"	e	enum:n32_opcodes
N32_COP_MTCP	include/opcode/nds32.h	/^  N32_COP_MTCP,$/;"	e	enum:n32_opcodes
N32_COP_SUB	include/opcode/nds32.h	187;"	d
N32_FLDI_SP	gdb/nds32-tdep.c	55;"	d	file:
N32_FPU_FD1	include/opcode/nds32.h	/^  N32_FPU_FD1 = 8,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_10	include/opcode/nds32.h	/^  N32_FPU_FD1_10,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_11	include/opcode/nds32.h	/^  N32_FPU_FD1_11,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_14	include/opcode/nds32.h	/^  N32_FPU_FD1_14,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP = 15,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FABSD	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FABSD = 0x05,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FD2S	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FD2S = 0x00,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FD2SI	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FD2SI = 0x18,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FD2SI_Z	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FD2SI_Z = 0x1c,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FD2UI	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FD2UI = 0x10,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FD2UI_Z	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FD2UI_Z = 0x14,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FSI2D	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FSI2D = 0x0c,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FSQRTD	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FSQRTD = 0x01,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_F2OP_FUI2D	include/opcode/nds32.h	/^  N32_FPU_FD1_F2OP_FUI2D = 0x08,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FADDD	include/opcode/nds32.h	/^  N32_FPU_FD1_FADDD = 0,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FCMOVND	include/opcode/nds32.h	/^  N32_FPU_FD1_FCMOVND,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FCMOVZD	include/opcode/nds32.h	/^  N32_FPU_FD1_FCMOVZD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FCPYNSD	include/opcode/nds32.h	/^  N32_FPU_FD1_FCPYNSD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FCPYSD	include/opcode/nds32.h	/^  N32_FPU_FD1_FCPYSD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FDIVD	include/opcode/nds32.h	/^  N32_FPU_FD1_FDIVD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FMADDD	include/opcode/nds32.h	/^  N32_FPU_FD1_FMADDD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FMSUBD	include/opcode/nds32.h	/^  N32_FPU_FD1_FMSUBD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FMULD	include/opcode/nds32.h	/^  N32_FPU_FD1_FMULD = 12,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FNMADDD	include/opcode/nds32.h	/^  N32_FPU_FD1_FNMADDD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FNMSUBD	include/opcode/nds32.h	/^  N32_FPU_FD1_FNMSUBD,$/;"	e	enum:n32_opcodes
N32_FPU_FD1_FSUBD	include/opcode/nds32.h	/^  N32_FPU_FD1_FSUBD,$/;"	e	enum:n32_opcodes
N32_FPU_FD2	include/opcode/nds32.h	/^  N32_FPU_FD2,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPEQD	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPEQD = 0x0,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPEQD_E	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPEQD_E = 0x1,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPLED	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPLED = 0x4,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPLED_E	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPLED_E = 0x5,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPLTD	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPLTD = 0x2,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPLTD_E	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPLTD_E = 0x3,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPUND	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPUND = 0x6,$/;"	e	enum:n32_opcodes
N32_FPU_FD2_FCMPUND_E	include/opcode/nds32.h	/^  N32_FPU_FD2_FCMPUND_E = 0x7,$/;"	e	enum:n32_opcodes
N32_FPU_FLD	include/opcode/nds32.h	/^  N32_FPU_FLD,$/;"	e	enum:n32_opcodes
N32_FPU_FLS	include/opcode/nds32.h	/^  N32_FPU_FLS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1	include/opcode/nds32.h	/^  N32_FPU_FS1 = 0,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_10	include/opcode/nds32.h	/^  N32_FPU_FS1_10,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_11	include/opcode/nds32.h	/^  N32_FPU_FS1_11,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_14	include/opcode/nds32.h	/^  N32_FPU_FS1_14,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP = 15,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FABSS	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FABSS  = 0x05,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FS2D	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FS2D = 0x00,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FS2SI	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FS2SI  = 0x18,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FS2SI_Z	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FS2SI_Z = 0x1c,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FS2UI	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FS2UI  = 0x10,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FS2UI_Z	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FS2UI_Z = 0x14,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FSI2S	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FSI2S  = 0x0c,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FSQRTS	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FSQRTS  = 0x01,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_F2OP_FUI2S	include/opcode/nds32.h	/^  N32_FPU_FS1_F2OP_FUI2S  = 0x08,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FADDS	include/opcode/nds32.h	/^  N32_FPU_FS1_FADDS = 0,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FCMOVNS	include/opcode/nds32.h	/^  N32_FPU_FS1_FCMOVNS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FCMOVZS	include/opcode/nds32.h	/^  N32_FPU_FS1_FCMOVZS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FCPYNSS	include/opcode/nds32.h	/^  N32_FPU_FS1_FCPYNSS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FCPYSS	include/opcode/nds32.h	/^  N32_FPU_FS1_FCPYSS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FDIVS	include/opcode/nds32.h	/^  N32_FPU_FS1_FDIVS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FMADDS	include/opcode/nds32.h	/^  N32_FPU_FS1_FMADDS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FMSUBS	include/opcode/nds32.h	/^  N32_FPU_FS1_FMSUBS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FMULS	include/opcode/nds32.h	/^  N32_FPU_FS1_FMULS = 12,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FNMADDS	include/opcode/nds32.h	/^  N32_FPU_FS1_FNMADDS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FNMSUBS	include/opcode/nds32.h	/^  N32_FPU_FS1_FNMSUBS,$/;"	e	enum:n32_opcodes
N32_FPU_FS1_FSUBS	include/opcode/nds32.h	/^  N32_FPU_FS1_FSUBS,$/;"	e	enum:n32_opcodes
N32_FPU_FS2	include/opcode/nds32.h	/^  N32_FPU_FS2,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPEQS	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPEQS = 0x0,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPEQS_E	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPEQS_E = 0x1,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPLES	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPLES = 0x4,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPLES_E	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPLES_E = 0x5,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPLTS	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPLTS = 0x2,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPLTS_E	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPLTS_E = 0x3,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPUNS	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPUNS = 0x6,$/;"	e	enum:n32_opcodes
N32_FPU_FS2_FCMPUNS_E	include/opcode/nds32.h	/^  N32_FPU_FS2_FCMPUNS_E = 0x7,$/;"	e	enum:n32_opcodes
N32_FPU_FSD	include/opcode/nds32.h	/^  N32_FPU_FSD,$/;"	e	enum:n32_opcodes
N32_FPU_FSS	include/opcode/nds32.h	/^  N32_FPU_FSS,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP	include/opcode/nds32.h	/^  N32_FPU_MFCP,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP_FMFDR	include/opcode/nds32.h	/^  N32_FPU_MFCP_FMFDR = 0x1,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP_FMFSR	include/opcode/nds32.h	/^  N32_FPU_MFCP_FMFSR = 0x0,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP_XR	include/opcode/nds32.h	/^  N32_FPU_MFCP_XR = 0xc,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP_XR_FMFCFG	include/opcode/nds32.h	/^  N32_FPU_MFCP_XR_FMFCFG = 0x0,$/;"	e	enum:n32_opcodes
N32_FPU_MFCP_XR_FMFCSR	include/opcode/nds32.h	/^  N32_FPU_MFCP_XR_FMFCSR = 0x1,$/;"	e	enum:n32_opcodes
N32_FPU_MTCP	include/opcode/nds32.h	/^  N32_FPU_MTCP,$/;"	e	enum:n32_opcodes
N32_FPU_MTCP_FMTDR	include/opcode/nds32.h	/^  N32_FPU_MTCP_FMTDR = 0x1,$/;"	e	enum:n32_opcodes
N32_FPU_MTCP_FMTSR	include/opcode/nds32.h	/^  N32_FPU_MTCP_FMTSR = 0x0,$/;"	e	enum:n32_opcodes
N32_FPU_MTCP_XR	include/opcode/nds32.h	/^  N32_FPU_MTCP_XR = 0xc,$/;"	e	enum:n32_opcodes
N32_FPU_MTCP_XR_FMTCSR	include/opcode/nds32.h	/^  N32_FPU_MTCP_XR_FMTCSR = 0x1$/;"	e	enum:n32_opcodes
N32_IMM12S	include/opcode/nds32.h	153;"	d
N32_IMM14S	include/opcode/nds32.h	154;"	d
N32_IMM15S	include/opcode/nds32.h	156;"	d
N32_IMM15U	include/opcode/nds32.h	155;"	d
N32_IMM16S	include/opcode/nds32.h	157;"	d
N32_IMM17S	include/opcode/nds32.h	158;"	d
N32_IMM20S	include/opcode/nds32.h	159;"	d
N32_IMM20U	include/opcode/nds32.h	160;"	d
N32_IMM24S	include/opcode/nds32.h	161;"	d
N32_IMM5U	include/opcode/nds32.h	152;"	d
N32_IMMS	include/opcode/nds32.h	151;"	d
N32_IMMU	include/opcode/nds32.h	150;"	d
N32_IS_RA3	include/opcode/nds32.h	192;"	d
N32_IS_RA4	include/opcode/nds32.h	195;"	d
N32_IS_RB3	include/opcode/nds32.h	193;"	d
N32_IS_RB4	include/opcode/nds32.h	196;"	d
N32_IS_RT3	include/opcode/nds32.h	191;"	d
N32_IS_RT4	include/opcode/nds32.h	194;"	d
N32_JI	include/opcode/nds32.h	88;"	d
N32_JI_J	include/opcode/nds32.h	/^  N32_JI_J = 0,$/;"	e	enum:n32_opcodes
N32_JI_JAL	include/opcode/nds32.h	/^  N32_JI_JAL = 1,$/;"	e	enum:n32_opcodes
N32_JREG	include/opcode/nds32.h	90;"	d
N32_JREG_HINT	include/opcode/nds32.h	185;"	d
N32_JREG_JR	include/opcode/nds32.h	/^  N32_JREG_JR = 0,$/;"	e	enum:n32_opcodes
N32_JREG_JRAL	include/opcode/nds32.h	/^  N32_JREG_JRAL = 1,$/;"	e	enum:n32_opcodes
N32_JREG_JRALNEZ	include/opcode/nds32.h	/^  N32_JREG_JRALNEZ = 3,$/;"	e	enum:n32_opcodes
N32_JREG_JRNEZ	include/opcode/nds32.h	/^  N32_JREG_JRNEZ = 2,$/;"	e	enum:n32_opcodes
N32_JREG_T	include/opcode/nds32.h	184;"	d
N32_LMW_BIM	gdb/nds32-tdep.c	53;"	d	file:
N32_LSMW_AD	include/opcode/nds32.h	/^  N32_LSMW_AD,$/;"	e	enum:n32_opcodes
N32_LSMW_ADM	include/opcode/nds32.h	/^  N32_LSMW_ADM,$/;"	e	enum:n32_opcodes
N32_LSMW_AI	include/opcode/nds32.h	/^  N32_LSMW_AI,$/;"	e	enum:n32_opcodes
N32_LSMW_AIM	include/opcode/nds32.h	/^  N32_LSMW_AIM,$/;"	e	enum:n32_opcodes
N32_LSMW_BD	include/opcode/nds32.h	/^  N32_LSMW_BD,$/;"	e	enum:n32_opcodes
N32_LSMW_BDM	include/opcode/nds32.h	/^  N32_LSMW_BDM,$/;"	e	enum:n32_opcodes
N32_LSMW_BI	include/opcode/nds32.h	/^  N32_LSMW_BI = 0,$/;"	e	enum:n32_opcodes
N32_LSMW_BIM	include/opcode/nds32.h	/^  N32_LSMW_BIM,$/;"	e	enum:n32_opcodes
N32_LSMW_ENABLE4	gdb/nds32-tdep.c	50;"	d	file:
N32_LSMW_LSMW	include/opcode/nds32.h	/^  N32_LSMW_LSMW = 0,$/;"	e	enum:n32_opcodes
N32_LSMW_LSMWA	include/opcode/nds32.h	/^  N32_LSMW_LSMWA,$/;"	e	enum:n32_opcodes
N32_LSMW_LSMWZB	include/opcode/nds32.h	/^  N32_LSMW_LSMWZB,$/;"	e	enum:n32_opcodes
N32_MEM	include/opcode/nds32.h	92;"	d
N32_MEM_0x17	include/opcode/nds32.h	/^  N32_MEM_0x17, \/* Not used.  *\/$/;"	e	enum:n32_opcodes
N32_MEM_DPREF	include/opcode/nds32.h	/^  N32_MEM_DPREF,$/;"	e	enum:n32_opcodes
N32_MEM_LB	include/opcode/nds32.h	/^  N32_MEM_LB = 0,$/;"	e	enum:n32_opcodes
N32_MEM_LBS	include/opcode/nds32.h	/^  N32_MEM_LBS,$/;"	e	enum:n32_opcodes
N32_MEM_LBS_BI	include/opcode/nds32.h	/^  N32_MEM_LBS_BI,$/;"	e	enum:n32_opcodes
N32_MEM_LBUP	include/opcode/nds32.h	/^  N32_MEM_LBUP = 0x20,$/;"	e	enum:n32_opcodes
N32_MEM_LB_BI	include/opcode/nds32.h	/^  N32_MEM_LB_BI,$/;"	e	enum:n32_opcodes
N32_MEM_LD	include/opcode/nds32.h	/^  N32_MEM_LD,$/;"	e	enum:n32_opcodes
N32_MEM_LD_BI	include/opcode/nds32.h	/^  N32_MEM_LD_BI,$/;"	e	enum:n32_opcodes
N32_MEM_LH	include/opcode/nds32.h	/^  N32_MEM_LH,$/;"	e	enum:n32_opcodes
N32_MEM_LHS	include/opcode/nds32.h	/^  N32_MEM_LHS,$/;"	e	enum:n32_opcodes
N32_MEM_LHS_BI	include/opcode/nds32.h	/^  N32_MEM_LHS_BI,$/;"	e	enum:n32_opcodes
N32_MEM_LH_BI	include/opcode/nds32.h	/^  N32_MEM_LH_BI,$/;"	e	enum:n32_opcodes
N32_MEM_LLW	include/opcode/nds32.h	/^  N32_MEM_LLW,$/;"	e	enum:n32_opcodes
N32_MEM_LW	include/opcode/nds32.h	/^  N32_MEM_LW,$/;"	e	enum:n32_opcodes
N32_MEM_LWS	include/opcode/nds32.h	/^  N32_MEM_LWS, \/* Not used.  *\/$/;"	e	enum:n32_opcodes
N32_MEM_LWS_BI	include/opcode/nds32.h	/^  N32_MEM_LWS_BI, \/* Not used.  *\/$/;"	e	enum:n32_opcodes
N32_MEM_LWUP	include/opcode/nds32.h	/^  N32_MEM_LWUP = 0x22,$/;"	e	enum:n32_opcodes
N32_MEM_LW_BI	include/opcode/nds32.h	/^  N32_MEM_LW_BI,$/;"	e	enum:n32_opcodes
N32_MEM_SB	include/opcode/nds32.h	/^  N32_MEM_SB,$/;"	e	enum:n32_opcodes
N32_MEM_SBUP	include/opcode/nds32.h	/^  N32_MEM_SBUP = 0x28,$/;"	e	enum:n32_opcodes
N32_MEM_SB_BI	include/opcode/nds32.h	/^  N32_MEM_SB_BI,$/;"	e	enum:n32_opcodes
N32_MEM_SCW	include/opcode/nds32.h	/^  N32_MEM_SCW,$/;"	e	enum:n32_opcodes
N32_MEM_SD	include/opcode/nds32.h	/^  N32_MEM_SD,$/;"	e	enum:n32_opcodes
N32_MEM_SD_BI	include/opcode/nds32.h	/^  N32_MEM_SD_BI,$/;"	e	enum:n32_opcodes
N32_MEM_SH	include/opcode/nds32.h	/^  N32_MEM_SH,$/;"	e	enum:n32_opcodes
N32_MEM_SH_BI	include/opcode/nds32.h	/^  N32_MEM_SH_BI,$/;"	e	enum:n32_opcodes
N32_MEM_SW	include/opcode/nds32.h	/^  N32_MEM_SW,$/;"	e	enum:n32_opcodes
N32_MEM_SWUP	include/opcode/nds32.h	/^  N32_MEM_SWUP = 0x2a,$/;"	e	enum:n32_opcodes
N32_MEM_SW_BI	include/opcode/nds32.h	/^  N32_MEM_SW_BI,$/;"	e	enum:n32_opcodes
N32_MISC_0xf	include/opcode/nds32.h	/^  N32_MISC_0xf,$/;"	e	enum:n32_opcodes
N32_MISC_BREAK	include/opcode/nds32.h	/^  N32_MISC_BREAK,$/;"	e	enum:n32_opcodes
N32_MISC_CCTL	include/opcode/nds32.h	/^  N32_MISC_CCTL,$/;"	e	enum:n32_opcodes
N32_MISC_DSB	include/opcode/nds32.h	/^  N32_MISC_DSB = 0x8,$/;"	e	enum:n32_opcodes
N32_MISC_IRET	include/opcode/nds32.h	/^  N32_MISC_IRET,$/;"	e	enum:n32_opcodes
N32_MISC_ISB	include/opcode/nds32.h	/^  N32_MISC_ISB,$/;"	e	enum:n32_opcodes
N32_MISC_ISYNC	include/opcode/nds32.h	/^  N32_MISC_ISYNC,$/;"	e	enum:n32_opcodes
N32_MISC_MFSR	include/opcode/nds32.h	/^  N32_MISC_MFSR,$/;"	e	enum:n32_opcodes
N32_MISC_MSYNC	include/opcode/nds32.h	/^  N32_MISC_MSYNC,$/;"	e	enum:n32_opcodes
N32_MISC_MTSR	include/opcode/nds32.h	/^  N32_MISC_MTSR,$/;"	e	enum:n32_opcodes
N32_MISC_STANDBY	include/opcode/nds32.h	/^  N32_MISC_STANDBY = 0,$/;"	e	enum:n32_opcodes
N32_MISC_SYSCALL	include/opcode/nds32.h	/^  N32_MISC_SYSCALL,$/;"	e	enum:n32_opcodes
N32_MISC_TEQZ	include/opcode/nds32.h	/^  N32_MISC_TEQZ,$/;"	e	enum:n32_opcodes
N32_MISC_TLBOP	include/opcode/nds32.h	/^  N32_MISC_TLBOP,$/;"	e	enum:n32_opcodes
N32_MISC_TNEZ	include/opcode/nds32.h	/^  N32_MISC_TNEZ,$/;"	e	enum:n32_opcodes
N32_MISC_TRAP	include/opcode/nds32.h	/^  N32_MISC_TRAP,$/;"	e	enum:n32_opcodes
N32_OP6	include/opcode/nds32.h	135;"	d
N32_OP6_0x34	include/opcode/nds32.h	/^  N32_OP6_0x34,$/;"	e	enum:n32_opcodes
N32_OP6_0x36	include/opcode/nds32.h	/^  N32_OP6_0x36,$/;"	e	enum:n32_opcodes
N32_OP6_0x37	include/opcode/nds32.h	/^  N32_OP6_0x37,$/;"	e	enum:n32_opcodes
N32_OP6_ADDI	include/opcode/nds32.h	/^  N32_OP6_ADDI = 0x28,$/;"	e	enum:n32_opcodes
N32_OP6_AEXT	include/opcode/nds32.h	/^  N32_OP6_AEXT = 0x30,$/;"	e	enum:n32_opcodes
N32_OP6_ALU1	include/opcode/nds32.h	/^  N32_OP6_ALU1 = 0x20,$/;"	e	enum:n32_opcodes
N32_OP6_ALU2	include/opcode/nds32.h	/^  N32_OP6_ALU2,$/;"	e	enum:n32_opcodes
N32_OP6_ANDI	include/opcode/nds32.h	/^  N32_OP6_ANDI,$/;"	e	enum:n32_opcodes
N32_OP6_BITCI	include/opcode/nds32.h	/^  N32_OP6_BITCI,$/;"	e	enum:n32_opcodes
N32_OP6_BR1	include/opcode/nds32.h	/^  N32_OP6_BR1,$/;"	e	enum:n32_opcodes
N32_OP6_BR2	include/opcode/nds32.h	/^  N32_OP6_BR2,$/;"	e	enum:n32_opcodes
N32_OP6_BR3	include/opcode/nds32.h	/^  N32_OP6_BR3,$/;"	e	enum:n32_opcodes
N32_OP6_CEXT	include/opcode/nds32.h	/^  N32_OP6_CEXT,$/;"	e	enum:n32_opcodes
N32_OP6_COP	include/opcode/nds32.h	/^  N32_OP6_COP,$/;"	e	enum:n32_opcodes
N32_OP6_DPREFI	include/opcode/nds32.h	/^  N32_OP6_DPREFI,$/;"	e	enum:n32_opcodes
N32_OP6_HWGP	include/opcode/nds32.h	/^  N32_OP6_HWGP,$/;"	e	enum:n32_opcodes
N32_OP6_JI	include/opcode/nds32.h	/^  N32_OP6_JI,$/;"	e	enum:n32_opcodes
N32_OP6_JREG	include/opcode/nds32.h	/^  N32_OP6_JREG,$/;"	e	enum:n32_opcodes
N32_OP6_LBGP	include/opcode/nds32.h	/^  N32_OP6_LBGP,$/;"	e	enum:n32_opcodes
N32_OP6_LBI	include/opcode/nds32.h	/^  N32_OP6_LBI = 0x0,$/;"	e	enum:n32_opcodes
N32_OP6_LBI_BI	include/opcode/nds32.h	/^  N32_OP6_LBI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LBSI	include/opcode/nds32.h	/^  N32_OP6_LBSI = 0x10,$/;"	e	enum:n32_opcodes
N32_OP6_LBSI_BI	include/opcode/nds32.h	/^  N32_OP6_LBSI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LDC	include/opcode/nds32.h	/^  N32_OP6_LDC,$/;"	e	enum:n32_opcodes
N32_OP6_LDI	include/opcode/nds32.h	/^  N32_OP6_LDI,$/;"	e	enum:n32_opcodes
N32_OP6_LDI_BI	include/opcode/nds32.h	/^  N32_OP6_LDI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LHI	include/opcode/nds32.h	/^  N32_OP6_LHI,$/;"	e	enum:n32_opcodes
N32_OP6_LHI_BI	include/opcode/nds32.h	/^  N32_OP6_LHI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LHSI	include/opcode/nds32.h	/^  N32_OP6_LHSI,$/;"	e	enum:n32_opcodes
N32_OP6_LHSI_BI	include/opcode/nds32.h	/^  N32_OP6_LHSI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LSMW	include/opcode/nds32.h	/^  N32_OP6_LSMW,$/;"	e	enum:n32_opcodes
N32_OP6_LWC	include/opcode/nds32.h	/^  N32_OP6_LWC = 0x18,$/;"	e	enum:n32_opcodes
N32_OP6_LWI	include/opcode/nds32.h	/^  N32_OP6_LWI,$/;"	e	enum:n32_opcodes
N32_OP6_LWI_BI	include/opcode/nds32.h	/^  N32_OP6_LWI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_LWSI	include/opcode/nds32.h	/^  N32_OP6_LWSI,$/;"	e	enum:n32_opcodes
N32_OP6_LWSI_BI	include/opcode/nds32.h	/^  N32_OP6_LWSI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_MEM	include/opcode/nds32.h	/^  N32_OP6_MEM,$/;"	e	enum:n32_opcodes
N32_OP6_MISC	include/opcode/nds32.h	/^  N32_OP6_MISC,$/;"	e	enum:n32_opcodes
N32_OP6_MOVI	include/opcode/nds32.h	/^  N32_OP6_MOVI,$/;"	e	enum:n32_opcodes
N32_OP6_ORI	include/opcode/nds32.h	/^  N32_OP6_ORI,$/;"	e	enum:n32_opcodes
N32_OP6_SBGP	include/opcode/nds32.h	/^  N32_OP6_SBGP,$/;"	e	enum:n32_opcodes
N32_OP6_SBI	include/opcode/nds32.h	/^  N32_OP6_SBI = 0x8,$/;"	e	enum:n32_opcodes
N32_OP6_SBI_BI	include/opcode/nds32.h	/^  N32_OP6_SBI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_SDC	include/opcode/nds32.h	/^  N32_OP6_SDC,$/;"	e	enum:n32_opcodes
N32_OP6_SDI	include/opcode/nds32.h	/^  N32_OP6_SDI,$/;"	e	enum:n32_opcodes
N32_OP6_SDI_BI	include/opcode/nds32.h	/^  N32_OP6_SDI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_SETHI	include/opcode/nds32.h	/^  N32_OP6_SETHI,$/;"	e	enum:n32_opcodes
N32_OP6_SHI	include/opcode/nds32.h	/^  N32_OP6_SHI,$/;"	e	enum:n32_opcodes
N32_OP6_SHI_BI	include/opcode/nds32.h	/^  N32_OP6_SHI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_SIMD	include/opcode/nds32.h	/^  N32_OP6_SIMD = 0x38,$/;"	e	enum:n32_opcodes
N32_OP6_SLTI	include/opcode/nds32.h	/^  N32_OP6_SLTI,$/;"	e	enum:n32_opcodes
N32_OP6_SLTSI	include/opcode/nds32.h	/^  N32_OP6_SLTSI,$/;"	e	enum:n32_opcodes
N32_OP6_SUBRI	include/opcode/nds32.h	/^  N32_OP6_SUBRI,$/;"	e	enum:n32_opcodes
N32_OP6_SWC	include/opcode/nds32.h	/^  N32_OP6_SWC,$/;"	e	enum:n32_opcodes
N32_OP6_SWI	include/opcode/nds32.h	/^  N32_OP6_SWI,$/;"	e	enum:n32_opcodes
N32_OP6_SWI_BI	include/opcode/nds32.h	/^  N32_OP6_SWI_BI,$/;"	e	enum:n32_opcodes
N32_OP6_XORI	include/opcode/nds32.h	/^  N32_OP6_XORI,$/;"	e	enum:n32_opcodes
N32_RA5	include/opcode/nds32.h	139;"	d
N32_RA53	include/opcode/nds32.h	140;"	d
N32_RA54	include/opcode/nds32.h	141;"	d
N32_RB5	include/opcode/nds32.h	142;"	d
N32_RB53	include/opcode/nds32.h	144;"	d
N32_RB54	include/opcode/nds32.h	145;"	d
N32_RD5	include/opcode/nds32.h	146;"	d
N32_RT5	include/opcode/nds32.h	136;"	d
N32_RT53	include/opcode/nds32.h	137;"	d
N32_RT54	include/opcode/nds32.h	138;"	d
N32_SH5	include/opcode/nds32.h	147;"	d
N32_SIGFRAME_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	1131;"	d	file:
N32_SIMD_PBSAD	include/opcode/nds32.h	/^  N32_SIMD_PBSAD = 0,$/;"	e	enum:n32_opcodes
N32_SIMD_PBSADA	include/opcode/nds32.h	/^  N32_SIMD_PBSADA = 1,$/;"	e	enum:n32_opcodes
N32_SMW_ADM	gdb/nds32-tdep.c	51;"	d	file:
N32_STACK_T_SIZE	gdb/mips-linux-tdep.c	1127;"	d	file:
N32_SUB5	include/opcode/nds32.h	148;"	d
N32_SWID	include/opcode/nds32.h	149;"	d
N32_TYPE0	include/opcode/nds32.h	72;"	d
N32_TYPE1	include/opcode/nds32.h	70;"	d
N32_TYPE2	include/opcode/nds32.h	68;"	d
N32_TYPE3	include/opcode/nds32.h	65;"	d
N32_TYPE4	include/opcode/nds32.h	61;"	d
N32_UB5	include/opcode/nds32.h	143;"	d
N32_UCONTEXT_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	1129;"	d	file:
N411	opcodes/mips-opc.c	321;"	d	file:
N412	opcodes/mips-opc.c	322;"	d	file:
N5	opcodes/mips-opc.c	323;"	d	file:
N54	opcodes/mips-opc.c	324;"	d	file:
N55	opcodes/mips-opc.c	325;"	d	file:
N64_SIGCONTEXT_DSPCTL	gdb/mips-linux-tdep.c	1150;"	d	file:
N64_SIGCONTEXT_FPCSR	gdb/mips-linux-tdep.c	1149;"	d	file:
N64_SIGCONTEXT_FPREGS	gdb/mips-linux-tdep.c	1139;"	d	file:
N64_SIGCONTEXT_HI	gdb/mips-linux-tdep.c	1140;"	d	file:
N64_SIGCONTEXT_HI1	gdb/mips-linux-tdep.c	1141;"	d	file:
N64_SIGCONTEXT_HI2	gdb/mips-linux-tdep.c	1142;"	d	file:
N64_SIGCONTEXT_HI3	gdb/mips-linux-tdep.c	1143;"	d	file:
N64_SIGCONTEXT_LO	gdb/mips-linux-tdep.c	1144;"	d	file:
N64_SIGCONTEXT_LO1	gdb/mips-linux-tdep.c	1145;"	d	file:
N64_SIGCONTEXT_LO2	gdb/mips-linux-tdep.c	1146;"	d	file:
N64_SIGCONTEXT_LO3	gdb/mips-linux-tdep.c	1147;"	d	file:
N64_SIGCONTEXT_PC	gdb/mips-linux-tdep.c	1148;"	d	file:
N64_SIGCONTEXT_REGS	gdb/mips-linux-tdep.c	1138;"	d	file:
N64_SIGCONTEXT_REG_SIZE	gdb/mips-linux-tdep.c	1152;"	d	file:
N64_SIGFRAME_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	1134;"	d	file:
N64_SIGFRAME_UCONTEXT_OFFSET	gdb/mips-fbsd-tdep.c	354;"	d	file:
N64_SIGSET_T_SIZE	gdb/mips-fbsd-tdep.c	355;"	d	file:
N64_STACK_T_SIZE	gdb/mips-linux-tdep.c	1128;"	d	file:
N64_UCONTEXT_FPREGS	gdb/mips-fbsd-tdep.c	364;"	d	file:
N64_UCONTEXT_FPUSED	gdb/mips-fbsd-tdep.c	363;"	d	file:
N64_UCONTEXT_HI	gdb/mips-fbsd-tdep.c	362;"	d	file:
N64_UCONTEXT_LO	gdb/mips-fbsd-tdep.c	361;"	d	file:
N64_UCONTEXT_ONSTACK	gdb/mips-fbsd-tdep.c	357;"	d	file:
N64_UCONTEXT_PC	gdb/mips-fbsd-tdep.c	358;"	d	file:
N64_UCONTEXT_REGS	gdb/mips-fbsd-tdep.c	359;"	d	file:
N64_UCONTEXT_REG_SIZE	gdb/mips-fbsd-tdep.c	366;"	d	file:
N64_UCONTEXT_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	1130;"	d	file:
N64_UCONTEXT_SR	gdb/mips-fbsd-tdep.c	360;"	d	file:
NAB	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^NAB:$/;"	l
NACLMASK	bfd/elf32-i386.c	4625;"	d	file:
NACLMASK	bfd/elf64-x86-64.c	5212;"	d	file:
NACL_PLT_ENTRY_SIZE	bfd/elf32-i386.c	4624;"	d	file:
NACL_PLT_ENTRY_SIZE	bfd/elf64-x86-64.c	5211;"	d	file:
NAME	bfd/aout-cris.c	66;"	d	file:
NAME	bfd/aout-ns32k.c	38;"	d	file:
NAME	bfd/aout-tic30.c	35;"	d	file:
NAME	bfd/aoutx.h	/^NAME (aout, adjust_sizes_and_vmas) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, bfd_free_cached_info) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, canonicalize_reloc) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, canonicalize_symtab) (bfd *abfd, asymbol **location)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, final_link) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, find_nearest_line) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, get_lineno) (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, get_reloc_upper_bound) (bfd *abfd, sec_ptr asect)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, get_symbol_info) (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, get_symtab_upper_bound) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, link_add_symbols) (bfd *abfd, struct bfd_link_info *info)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, link_hash_newfunc) (struct bfd_hash_entry *entry,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, link_hash_table_create) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, link_hash_table_init) (struct aout_link_hash_table *table,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, machine_type) (enum bfd_architecture arch,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, make_empty_symbol) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, make_sections) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, minisymbol_to_symbol) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, mkobject) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, new_section_hook) (bfd *abfd, asection *newsect)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, print_symbol) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, read_minisymbols) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, reloc_name_lookup) (bfd *abfd, const char *r_name)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, reloc_type_lookup) (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, set_arch_mach) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, set_section_contents) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, sizeof_headers) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, slurp_reloc_table) (bfd *abfd, sec_ptr asect, asymbol **symbols)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, slurp_symbol_table) (bfd *abfd)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, some_aout_object_p) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, squirt_out_relocs) (bfd *abfd, asection *section)$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_exec_header_in) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_exec_header_out) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_ext_reloc_in) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_ext_reloc_out) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_std_reloc_in) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, swap_std_reloc_out) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, translate_symbol_table) (bfd *abfd,$/;"	f
NAME	bfd/aoutx.h	/^NAME (aout, write_syms) (bfd *abfd)$/;"	f
NAME	bfd/elf-bfd.h	45;"	d
NAME	bfd/elf-bfd.h	48;"	d
NAME	bfd/elf-bfd.h	53;"	d
NAME	bfd/elfcode.h	/^NAME(_bfd_elf,bfd_from_remote_memory)$/;"	f
NAME	bfd/elfcode.h	/^NAME(elf,r_info) (bfd_vma sym, bfd_vma type)$/;"	f
NAME	bfd/elfcode.h	/^NAME(elf,r_sym) (bfd_vma r_info)$/;"	f
NAME	bfd/i386lynx.c	/^NAME(lynx,canonicalize_reloc) (bfd *abfd,$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,slurp_reloc_table) (bfd *abfd,$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,squirt_out_relocs) (bfd *abfd, asection *section)$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,swap_ext_reloc_in) (bfd *abfd,$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,swap_ext_reloc_out) (bfd *abfd,$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,swap_std_reloc_in) (bfd *abfd,$/;"	f	file:
NAME	bfd/i386lynx.c	/^NAME(lynx,swap_std_reloc_out) (bfd *abfd,$/;"	f	file:
NAME	bfd/libaout.h	62;"	d
NAME	bfd/libaout.h	74;"	d
NAME	bfd/libaout.h	85;"	d
NAME	bfd/ns32knetbsd.c	35;"	d	file:
NAME	bfd/pc532-mach.c	57;"	d	file:
NAME	bfd/pdp11.c	/^NAME (aout, adjust_sizes_and_vmas) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, bfd_free_cached_info) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, canonicalize_reloc) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, canonicalize_symtab) (bfd *abfd, asymbol **location)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, final_link) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, find_nearest_line) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, get_lineno) (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, get_reloc_upper_bound) (bfd *abfd, sec_ptr asect)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, get_symbol_info) (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, get_symtab_upper_bound) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, link_add_symbols) (bfd *abfd, struct bfd_link_info *info)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, link_hash_newfunc) (struct bfd_hash_entry *entry,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, link_hash_table_create) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, link_hash_table_init) (struct aout_link_hash_table *table,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, machine_type) (enum bfd_architecture arch,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, make_empty_symbol) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, make_sections) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, minisymbol_to_symbol) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, mkobject) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, new_section_hook) (bfd *abfd, asection *newsect)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, print_symbol) (bfd * abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, read_minisymbols) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, reloc_name_lookup) (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, reloc_type_lookup) (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, set_arch_mach) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, set_section_contents) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, sizeof_headers) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, slurp_reloc_table) (bfd *abfd, sec_ptr asect, asymbol **symbols)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, slurp_symbol_table) (bfd *abfd)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, some_aout_object_p) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, squirt_out_relocs) (bfd *abfd, asection *section)$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, swap_exec_header_in) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, swap_exec_header_out) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, translate_symbol_table) (bfd *abfd,$/;"	f
NAME	bfd/pdp11.c	/^NAME (aout, write_syms) (bfd *abfd)$/;"	f
NAME	gdb/gnu-nat.c	1341;"	d	file:
NAME	gdb/gnu-nat.c	1417;"	d	file:
NAME	zlib/inflate.h	/^    NAME,       \/* i: waiting for end of file name (gzip) *\/$/;"	e	enum:__anon979
NAMELEN	gdb/nat/linux-osdata.c	42;"	d	file:
NAMESPACE_H	gdb/namespace.h	20;"	d
NAME_STATE	zlib/deflate.h	59;"	d
NAME_swap_exec_header_in	bfd/aoutx.h	389;"	d
NAME_swap_exec_header_in	bfd/pdp11.c	401;"	d	file:
NAMLEN	sim/ppc/emul_netbsd.c	65;"	d	file:
NAMLEN	sim/ppc/emul_netbsd.c	68;"	d	file:
NAMLEN	sim/ppc/emul_unix.c	113;"	d	file:
NAMLEN	sim/ppc/emul_unix.c	116;"	d	file:
NAN	gdb/gnulib/import/math.in.h	132;"	d
NAN	gdb/gnulib/import/math.in.h	142;"	d
NAN	gdb/gnulib/import/math.in.h	144;"	d
NAN	libiberty/floatformat.c	54;"	d	file:
NAN	libiberty/floatformat.c	56;"	d	file:
NARS	sim/frv/cache.h	/^  FRV_CACHE_ARS NARS;         \/* BARS register.  *\/$/;"	m	struct:__anon244
NASM_ATTR_AUDIO_ISAEXT	opcodes/nds32-asm.h	/^  NASM_ATTR_AUDIO_ISAEXT	= 0x0010000,$/;"	e	enum:__anon30
NASM_ATTR_BRANCH	opcodes/nds32-asm.h	/^  NASM_ATTR_BRANCH		= 0x0200000,$/;"	e	enum:__anon30
NASM_ATTR_DIV	opcodes/nds32-asm.h	/^  NASM_ATTR_DIV			= 0x0000200,$/;"	e	enum:__anon30
NASM_ATTR_DXREG	opcodes/nds32-asm.h	/^  NASM_ATTR_DXREG		= 0x0100000,$/;"	e	enum:__anon30
NASM_ATTR_EX9_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_EX9_EXT		= 0x0040000,$/;"	e	enum:__anon30
NASM_ATTR_FPU	opcodes/nds32-asm.h	/^  NASM_ATTR_FPU			= 0x0000400,$/;"	e	enum:__anon30
NASM_ATTR_FPU_DP_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_FPU_DP_EXT		= 0x0001000,$/;"	e	enum:__anon30
NASM_ATTR_FPU_FMA	opcodes/nds32-asm.h	/^  NASM_ATTR_FPU_FMA		= 0x0080000,$/;"	e	enum:__anon30
NASM_ATTR_FPU_SP_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_FPU_SP_EXT		= 0x0000800,$/;"	e	enum:__anon30
NASM_ATTR_GPREL	opcodes/nds32-asm.h	/^  NASM_ATTR_GPREL		= 0x1000000,$/;"	e	enum:__anon30
NASM_ATTR_HI20	opcodes/nds32-asm.h	/^  NASM_ATTR_HI20		= 0x10000000,$/;"	e	enum:__anon30
NASM_ATTR_IFC_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_IFC_EXT		= 0x0020000,$/;"	e	enum:__anon30
NASM_ATTR_ISA_ALL	opcodes/nds32-asm.h	/^  NASM_ATTR_ISA_ALL		= 0x0f,$/;"	e	enum:__anon30
NASM_ATTR_ISA_V1	opcodes/nds32-asm.h	/^  NASM_ATTR_ISA_V1		= 0x01,$/;"	e	enum:__anon30
NASM_ATTR_ISA_V2	opcodes/nds32-asm.h	/^  NASM_ATTR_ISA_V2		= 0x02,$/;"	e	enum:__anon30
NASM_ATTR_ISA_V3	opcodes/nds32-asm.h	/^  NASM_ATTR_ISA_V3		= 0x04,$/;"	e	enum:__anon30
NASM_ATTR_ISA_V3M	opcodes/nds32-asm.h	/^  NASM_ATTR_ISA_V3M		= 0x08,$/;"	e	enum:__anon30
NASM_ATTR_LO12	opcodes/nds32-asm.h	/^  NASM_ATTR_LO12		= 0x20000000,$/;"	e	enum:__anon30
NASM_ATTR_LO20	opcodes/nds32-asm.h	/^  NASM_ATTR_LO20		= 0x40000000,$/;"	e	enum:__anon30
NASM_ATTR_MAC	opcodes/nds32-asm.h	/^  NASM_ATTR_MAC			= 0x0000100,$/;"	e	enum:__anon30
NASM_ATTR_PCREL	opcodes/nds32-asm.h	/^  NASM_ATTR_PCREL		= 0x0800000,$/;"	e	enum:__anon30
NASM_ATTR_PERF2_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_PERF2_EXT		= 0x0008000,$/;"	e	enum:__anon30
NASM_ATTR_PERF_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_PERF_EXT		= 0x0004000,$/;"	e	enum:__anon30
NASM_ATTR_RDREG	opcodes/nds32-asm.h	/^  NASM_ATTR_RDREG		= 0x000100$/;"	e	enum:__anon30
NASM_ATTR_SATURATION_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_SATURATION_EXT	= 0x0400000,$/;"	e	enum:__anon30
NASM_ATTR_STR_EXT	opcodes/nds32-asm.h	/^  NASM_ATTR_STR_EXT		= 0x0002000,$/;"	e	enum:__anon30
NASM_ERR_JUNK_EOL	opcodes/nds32-asm.h	/^  NASM_ERR_JUNK_EOL,$/;"	e	enum:__anon30
NASM_ERR_OPERAND	opcodes/nds32-asm.h	/^  NASM_ERR_OPERAND,$/;"	e	enum:__anon30
NASM_ERR_OUT_OF_RANGE	opcodes/nds32-asm.h	/^  NASM_ERR_OUT_OF_RANGE,$/;"	e	enum:__anon30
NASM_ERR_REG_REDUCED	opcodes/nds32-asm.h	/^  NASM_ERR_REG_REDUCED,$/;"	e	enum:__anon30
NASM_ERR_SYNTAX	opcodes/nds32-asm.h	/^  NASM_ERR_SYNTAX,$/;"	e	enum:__anon30
NASM_ERR_UNKNOWN_OP	opcodes/nds32-asm.h	/^  NASM_ERR_UNKNOWN_OP,$/;"	e	enum:__anon30
NASM_OK	opcodes/nds32-asm.h	/^  NASM_OK = 0,$/;"	e	enum:__anon30
NASM_OPEN_ARCH_MASK	opcodes/nds32-asm.h	/^  NASM_OPEN_ARCH_MASK		= 0xf,$/;"	e	enum:__anon30
NASM_OPEN_ARCH_V1	opcodes/nds32-asm.h	/^  NASM_OPEN_ARCH_V1		= 0x0,$/;"	e	enum:__anon30
NASM_OPEN_ARCH_V2	opcodes/nds32-asm.h	/^  NASM_OPEN_ARCH_V2		= 0x1,$/;"	e	enum:__anon30
NASM_OPEN_ARCH_V3	opcodes/nds32-asm.h	/^  NASM_OPEN_ARCH_V3		= 0x2,$/;"	e	enum:__anon30
NASM_OPEN_ARCH_V3M	opcodes/nds32-asm.h	/^  NASM_OPEN_ARCH_V3M		= 0x3,$/;"	e	enum:__anon30
NASM_OPEN_REDUCED_REG	opcodes/nds32-asm.h	/^  NASM_OPEN_REDUCED_REG		= 0x10,$/;"	e	enum:__anon30
NASM_R_CONST	opcodes/nds32-asm.h	/^  NASM_R_CONST,$/;"	e	enum:__anon30
NASM_R_ILLEGAL	opcodes/nds32-asm.h	/^  NASM_R_ILLEGAL,$/;"	e	enum:__anon30
NASM_R_SYMBOL	opcodes/nds32-asm.h	/^  NASM_R_SYMBOL,$/;"	e	enum:__anon30
NAT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NAT:$/;"	l
NAT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NAT:$/;"	l
NAT	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^NAT:$/;"	l
NAT_LINUX_PERSONALITY_H	gdb/nat/linux-personality.h	21;"	d
NB	opcodes/ppc-opc.c	2111;"	d	file:
NBB	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^NBB:$/;"	l
NBI	opcodes/ppc-opc.c	2116;"	d	file:
NBIT	sim/arm/armemu.h	48;"	d
NBIT16	sim/arm/iwmmxt.c	67;"	d	file:
NBIT32	sim/arm/iwmmxt.c	68;"	d	file:
NBIT64	sim/arm/iwmmxt.c	69;"	d	file:
NBIT8	sim/arm/iwmmxt.c	66;"	d	file:
NBOGUSTHR	gdb/testsuite/gdb.python/py-thrhandle.c	23;"	d	file:
NBPG	bfd/hosts/dpx2.h	24;"	d
NBPG	bfd/hosts/i386bsd.h	28;"	d
NBPG	bfd/hosts/i386sco.h	23;"	d
NBPG	bfd/hosts/riscos.h	25;"	d
NBPG	bfd/hosts/symmetry.h	22;"	d
NBPG	bfd/trad-core.c	50;"	d	file:
NBR_DEBUG_FLAGS	gdb/stubs/ia64vms-stub.c	159;"	d	file:
NBR_NOTES	bfd/elf64-ia64-vms.c	1161;"	d	file:
NBSD_MIPS_JB_ELEMENT_SIZE	gdb/mips-nbsd-tdep.c	252;"	d	file:
NBSD_MIPS_JB_OFFSET	gdb/mips-nbsd-tdep.c	253;"	d	file:
NBSD_MIPS_JB_PC	gdb/mips-nbsd-tdep.c	251;"	d	file:
NBSD_NAT_H	gdb/nbsd-nat.h	21;"	d
NBSD_TDEP_H	gdb/nbsd-tdep.h	21;"	d
NBT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NBT:$/;"	l
NBT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NBT:$/;"	l
NBT	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^NBT:$/;"	l
NBUSY	sim/bfin/dv-bfin_nfc.h	25;"	d
NBUSYIRQ	sim/bfin/dv-bfin_nfc.h	32;"	d
NCNT	gdb/ser-go32.c	145;"	d	file:
NCURSES_NOMACROS	gdb/gdb_curses.h	40;"	d
NCYCLE	sim/arm/armemu.h	308;"	d
NDS32V2_NEXT	bfd/cpu-nds32.c	32;"	d	file:
NDS32V3M_NEXT	bfd/cpu-nds32.c	34;"	d	file:
NDS32V3_NEXT	bfd/cpu-nds32.c	33;"	d	file:
NDS32_ASM_H	opcodes/nds32-asm.h	24;"	d
NDS32_ELF_DATA	bfd/elf-bfd.h	/^  NDS32_ELF_DATA,$/;"	e	enum:elf_target_id
NDS32_FD0_REGNUM	gdb/nds32-tdep.h	/^  NDS32_FD0_REGNUM = NDS32_NUM_REGS,$/;"	e	enum:nds32_regnum
NDS32_FP_REGNUM	gdb/nds32-tdep.h	/^  NDS32_FP_REGNUM = 28,		\/* Frame pointer.  *\/$/;"	e	enum:nds32_regnum
NDS32_GP_REGNUM	gdb/nds32-tdep.h	/^  NDS32_GP_REGNUM = 29,		\/* Global pointer.  *\/$/;"	e	enum:nds32_regnum
NDS32_INSN_AADDL	opcodes/nds32-opc.h	/^  NDS32_INSN_XOR_SRLI, NDS32_INSN_BITC, NDS32_INSN_BITCI, NDS32_INSN_AADDL,$/;"	e	enum:__anon37
NDS32_INSN_ABS	opcodes/nds32-opc.h	/^  NDS32_INSN_DIV, NDS32_INSN_ABS, NDS32_INSN_AVE, NDS32_INSN_MIN,$/;"	e	enum:__anon37
NDS32_INSN_ADD	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD, NDS32_INSN_SLTSI, NDS32_INSN_SLTS, NDS32_INSN_SLTI,$/;"	e	enum:__anon37
NDS32_INSN_ADD333	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI333, NDS32_INSN_ADD333, NDS32_INSN_SUBI333,$/;"	e	enum:__anon37
NDS32_INSN_ADD45	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD45, NDS32_INSN_SUBI45, NDS32_INSN_SUB45, NDS32_INSN_SRAI45,$/;"	e	enum:__anon37
NDS32_INSN_ADD5_PC	opcodes/nds32-opc.h	/^  NDS32_INSN_MOVD44, NDS32_INSN_ADD5_PC, NDS32_INSN_BREAK16V3,$/;"	e	enum:__anon37
NDS32_INSN_ADDI	opcodes/nds32-opc.h	/^  NDS32_INSN_INVALID, NDS32_INSN_MOVI, NDS32_INSN_SETHI, NDS32_INSN_ADDI,$/;"	e	enum:__anon37
NDS32_INSN_ADDI10_SP	opcodes/nds32-opc.h	/^  NDS32_INSN_BREAK16, NDS32_INSN_ADDI10_SP, NDS32_INSN_LWI37_SP,$/;"	e	enum:__anon37
NDS32_INSN_ADDI333	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI333, NDS32_INSN_ADD333, NDS32_INSN_SUBI333,$/;"	e	enum:__anon37
NDS32_INSN_ADDI45	opcodes/nds32-opc.h	/^  NDS32_INSN_PBSADA, NDS32_INSN_MOV55, NDS32_INSN_MOVI55, NDS32_INSN_ADDI45,$/;"	e	enum:__anon37
NDS32_INSN_ADDI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI_GP, NDS32_INSN_MADDR32, NDS32_INSN_MSUBR32,$/;"	e	enum:__anon37
NDS32_INSN_ADDRI36_SP	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDRI36_SP, NDS32_INSN_LWI45_FE, NDS32_INSN_NEG33,$/;"	e	enum:__anon37
NDS32_INSN_ADD_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD_SLLI, NDS32_INSN_ADD_SRLI, NDS32_INSN_SUB_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_ADD_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD_SLLI, NDS32_INSN_ADD_SRLI, NDS32_INSN_SUB_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_ALA	opcodes/nds32-opc.h	/^  NDS32_INSN_ASUBL, NDS32_INSN_ALA, NDS32_INSN_ALR, NDS32_INSN_ALR2,$/;"	e	enum:__anon37
NDS32_INSN_ALR	opcodes/nds32-opc.h	/^  NDS32_INSN_ASUBL, NDS32_INSN_ALA, NDS32_INSN_ALR, NDS32_INSN_ALR2,$/;"	e	enum:__anon37
NDS32_INSN_ALR2	opcodes/nds32-opc.h	/^  NDS32_INSN_ASUBL, NDS32_INSN_ALA, NDS32_INSN_ALR, NDS32_INSN_ALR2,$/;"	e	enum:__anon37
NDS32_INSN_AMABBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AZOL, NDS32_INSN_AMABBS, NDS32_INSN_AMABTS, NDS32_INSN_AMATBS,$/;"	e	enum:__anon37
NDS32_INSN_AMABBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABBSL2_S, NDS32_INSN_AMABBSL2_L, NDS32_INSN_AMABBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMABBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABBSL2_S, NDS32_INSN_AMABBSL2_L, NDS32_INSN_AMABBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMABBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTS, NDS32_INSN_AMABBSL_S, NDS32_INSN_AMABBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMABBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTS, NDS32_INSN_AMABBSL_S, NDS32_INSN_AMABBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMABBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABBSL2_S, NDS32_INSN_AMABBSL2_L, NDS32_INSN_AMABBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMABTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AZOL, NDS32_INSN_AMABBS, NDS32_INSN_AMABTS, NDS32_INSN_AMATBS,$/;"	e	enum:__anon37
NDS32_INSN_AMABTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL2_L, NDS32_INSN_AMABTSSA, NDS32_INSN_AMATBSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMABTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL_S, NDS32_INSN_AMABTSL_L, NDS32_INSN_AMABTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMABTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL_S, NDS32_INSN_AMABTSL_L, NDS32_INSN_AMABTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMABTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL_S, NDS32_INSN_AMABTSL_L, NDS32_INSN_AMABTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMABTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL2_L, NDS32_INSN_AMABTSSA, NDS32_INSN_AMATBSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADD	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADD, NDS32_INSN_AMADDL_S, NDS32_INSN_AMADDL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDL_L, NDS32_INSN_AMADDL2_L, NDS32_INSN_AMADDSA,$/;"	e	enum:__anon37
NDS32_INSN_AMADDL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADD, NDS32_INSN_AMADDL_S, NDS32_INSN_AMADDL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDL_L, NDS32_INSN_AMADDL2_L, NDS32_INSN_AMADDSA,$/;"	e	enum:__anon37
NDS32_INSN_AMADDL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADD, NDS32_INSN_AMADDL_S, NDS32_INSN_AMADDL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDS, NDS32_INSN_AMADDSL_S, NDS32_INSN_AMADDSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDL_L, NDS32_INSN_AMADDL2_L, NDS32_INSN_AMADDSA,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDSL_L, NDS32_INSN_AMADDSL2_L, NDS32_INSN_AMADDSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDS, NDS32_INSN_AMADDSL_S, NDS32_INSN_AMADDSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDSL_L, NDS32_INSN_AMADDSL2_L, NDS32_INSN_AMADDSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDS, NDS32_INSN_AMADDSL_S, NDS32_INSN_AMADDSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMADDSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMADDSL_L, NDS32_INSN_AMADDSL2_L, NDS32_INSN_AMADDSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMATBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AZOL, NDS32_INSN_AMABBS, NDS32_INSN_AMABTS, NDS32_INSN_AMATBS,$/;"	e	enum:__anon37
NDS32_INSN_AMATBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSL_L, NDS32_INSN_AMATBSL2_S, NDS32_INSN_AMATBSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSL_L, NDS32_INSN_AMATBSL2_S, NDS32_INSN_AMATBSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSL_L, NDS32_INSN_AMATBSL2_S, NDS32_INSN_AMATBSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMABTSL2_L, NDS32_INSN_AMABTSSA, NDS32_INSN_AMATBSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMATBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSSA, NDS32_INSN_AMATTSL_S, NDS32_INSN_AMATTSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTS, NDS32_INSN_AMBBS, NDS32_INSN_AMBTS, NDS32_INSN_AMTBS,$/;"	e	enum:__anon37
NDS32_INSN_AMATTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTSL2_S, NDS32_INSN_AMATTSL2_L, NDS32_INSN_AMATTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMATTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTSL2_S, NDS32_INSN_AMATTSL2_L, NDS32_INSN_AMATTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMATTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSSA, NDS32_INSN_AMATTSL_S, NDS32_INSN_AMATTSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATBSSA, NDS32_INSN_AMATTSL_S, NDS32_INSN_AMATTSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMATTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTSL2_S, NDS32_INSN_AMATTSL2_L, NDS32_INSN_AMATTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL2_L, NDS32_INSN_AMTTSSA, NDS32_INSN_AMAWBS,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL2_L, NDS32_INSN_AMAWBSSA, NDS32_INSN_AMAWTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL_S, NDS32_INSN_AMAWBSL_L, NDS32_INSN_AMAWBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL_S, NDS32_INSN_AMAWBSL_L, NDS32_INSN_AMAWBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL_S, NDS32_INSN_AMAWBSL_L, NDS32_INSN_AMAWBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL2_L, NDS32_INSN_AMAWBSSA, NDS32_INSN_AMAWTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTS, NDS32_INSN_AMWBS, NDS32_INSN_AMWTS,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSL_L, NDS32_INSN_AMAWTSL2_S, NDS32_INSN_AMAWTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSL_L, NDS32_INSN_AMAWTSL2_S, NDS32_INSN_AMAWTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSL_L, NDS32_INSN_AMAWTSL2_S, NDS32_INSN_AMAWTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWBSL2_L, NDS32_INSN_AMAWBSSA, NDS32_INSN_AMAWTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMAWTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSSA, NDS32_INSN_AMWBSL_S, NDS32_INSN_AMWBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMBBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTS, NDS32_INSN_AMBBS, NDS32_INSN_AMBTS, NDS32_INSN_AMTBS,$/;"	e	enum:__anon37
NDS32_INSN_AMBBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL2_L, NDS32_INSN_AMBBSSA, NDS32_INSN_AMBTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL_S, NDS32_INSN_AMBBSL_L, NDS32_INSN_AMBBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL_S, NDS32_INSN_AMBBSL_L, NDS32_INSN_AMBBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL_S, NDS32_INSN_AMBBSL_L, NDS32_INSN_AMBBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL2_L, NDS32_INSN_AMBBSSA, NDS32_INSN_AMBTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTS, NDS32_INSN_AMBBS, NDS32_INSN_AMBTS, NDS32_INSN_AMTBS,$/;"	e	enum:__anon37
NDS32_INSN_AMBTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSL_L, NDS32_INSN_AMBTSL2_S, NDS32_INSN_AMBTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMBTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSL_L, NDS32_INSN_AMBTSL2_S, NDS32_INSN_AMBTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMBTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSL_L, NDS32_INSN_AMBTSL2_S, NDS32_INSN_AMBTSL2_L,$/;"	e	enum:__anon37
NDS32_INSN_AMBTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBBSL2_L, NDS32_INSN_AMBBSSA, NDS32_INSN_AMBTSL_S,$/;"	e	enum:__anon37
NDS32_INSN_AMBTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSSA, NDS32_INSN_AMTBSL_S, NDS32_INSN_AMTBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMFAR	opcodes/nds32-opc.h	/^  NDS32_INSN_ASA, NDS32_INSN_ASR, NDS32_INSN_AUPI, NDS32_INSN_AMFAR,$/;"	e	enum:__anon37
NDS32_INSN_AMFAR2	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL2_L, NDS32_INSN_AMWTSSA, NDS32_INSN_AMFAR2,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGS, NDS32_INSN_AMNEGSL_S, NDS32_INSN_AMNEGSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGSL_L, NDS32_INSN_AMNEGSL2_L, NDS32_INSN_AMNEGSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGS, NDS32_INSN_AMNEGSL_S, NDS32_INSN_AMNEGSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGSL_L, NDS32_INSN_AMNEGSL2_L, NDS32_INSN_AMNEGSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGS, NDS32_INSN_AMNEGSL_S, NDS32_INSN_AMNEGSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMNEGSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMNEGSL_L, NDS32_INSN_AMNEGSL2_L, NDS32_INSN_AMNEGSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUB	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUB, NDS32_INSN_AMSUBL_S, NDS32_INSN_AMSUBL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBL_L, NDS32_INSN_AMSUBL2_L, NDS32_INSN_AMSUBSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUB, NDS32_INSN_AMSUBL_S, NDS32_INSN_AMSUBL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBL_L, NDS32_INSN_AMSUBL2_L, NDS32_INSN_AMSUBSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUB, NDS32_INSN_AMSUBL_S, NDS32_INSN_AMSUBL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBS, NDS32_INSN_AMSUBSL_S, NDS32_INSN_AMSUBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBL_L, NDS32_INSN_AMSUBL2_L, NDS32_INSN_AMSUBSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBSL_L, NDS32_INSN_AMSUBSL2_L, NDS32_INSN_AMSUBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBS, NDS32_INSN_AMSUBSL_S, NDS32_INSN_AMSUBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBSL_L, NDS32_INSN_AMSUBSL2_L, NDS32_INSN_AMSUBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBS, NDS32_INSN_AMSUBSL_S, NDS32_INSN_AMSUBSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMSUBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMSUBSL_L, NDS32_INSN_AMSUBSL2_L, NDS32_INSN_AMSUBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMTAR	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR, NDS32_INSN_AMTARI, NDS32_INSN_ASATS48, NDS32_INSN_AWEXT,$/;"	e	enum:__anon37
NDS32_INSN_AMTAR2	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR2, NDS32_INSN_FLS, NDS32_INSN_FLS_BI, NDS32_INSN_FLSI,$/;"	e	enum:__anon37
NDS32_INSN_AMTARI	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR, NDS32_INSN_AMTARI, NDS32_INSN_ASATS48, NDS32_INSN_AWEXT,$/;"	e	enum:__anon37
NDS32_INSN_AMTBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMATTS, NDS32_INSN_AMBBS, NDS32_INSN_AMBTS, NDS32_INSN_AMTBS,$/;"	e	enum:__anon37
NDS32_INSN_AMTBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTBSL2_S, NDS32_INSN_AMTBSL2_L, NDS32_INSN_AMTBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMTBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTBSL2_S, NDS32_INSN_AMTBSL2_L, NDS32_INSN_AMTBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMTBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSSA, NDS32_INSN_AMTBSL_S, NDS32_INSN_AMTBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMTBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMBTSSA, NDS32_INSN_AMTBSL_S, NDS32_INSN_AMTBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMTBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTBSL2_S, NDS32_INSN_AMTBSL2_L, NDS32_INSN_AMTBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMTTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTS, NDS32_INSN_AMABBSL_S, NDS32_INSN_AMABBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMTTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL2_L, NDS32_INSN_AMTTSSA, NDS32_INSN_AMAWBS,$/;"	e	enum:__anon37
NDS32_INSN_AMTTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL_S, NDS32_INSN_AMTTSL_L, NDS32_INSN_AMTTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMTTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL_S, NDS32_INSN_AMTTSL_L, NDS32_INSN_AMTTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMTTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL_S, NDS32_INSN_AMTTSL_L, NDS32_INSN_AMTTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMTTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTTSL2_L, NDS32_INSN_AMTTSSA, NDS32_INSN_AMAWBS,$/;"	e	enum:__anon37
NDS32_INSN_AMULT	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULT, NDS32_INSN_AMULTL_S, NDS32_INSN_AMULTL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTL_L, NDS32_INSN_AMULTL2_L, NDS32_INSN_AMULTSA,$/;"	e	enum:__anon37
NDS32_INSN_AMULTL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULT, NDS32_INSN_AMULTL_S, NDS32_INSN_AMULTL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTL_L, NDS32_INSN_AMULTL2_L, NDS32_INSN_AMULTSA,$/;"	e	enum:__anon37
NDS32_INSN_AMULTL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULT, NDS32_INSN_AMULTL_S, NDS32_INSN_AMULTL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTS, NDS32_INSN_AMULTSL_S, NDS32_INSN_AMULTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTL_L, NDS32_INSN_AMULTL2_L, NDS32_INSN_AMULTSA,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTSL_L, NDS32_INSN_AMULTSL2_L, NDS32_INSN_AMULTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTS, NDS32_INSN_AMULTSL_S, NDS32_INSN_AMULTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTSL_L, NDS32_INSN_AMULTSL2_L, NDS32_INSN_AMULTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTS, NDS32_INSN_AMULTSL_S, NDS32_INSN_AMULTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMULTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMULTSL_L, NDS32_INSN_AMULTSL2_L, NDS32_INSN_AMULTSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMWBS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTS, NDS32_INSN_AMWBS, NDS32_INSN_AMWTS,$/;"	e	enum:__anon37
NDS32_INSN_AMWBSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWBSL2_S, NDS32_INSN_AMWBSL2_L, NDS32_INSN_AMWBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMWBSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWBSL2_S, NDS32_INSN_AMWBSL2_L, NDS32_INSN_AMWBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMWBSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSSA, NDS32_INSN_AMWBSL_S, NDS32_INSN_AMWBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMWBSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTSSA, NDS32_INSN_AMWBSL_S, NDS32_INSN_AMWBSL_L,$/;"	e	enum:__anon37
NDS32_INSN_AMWBSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWBSL2_S, NDS32_INSN_AMWBSL2_L, NDS32_INSN_AMWBSSA,$/;"	e	enum:__anon37
NDS32_INSN_AMWTS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMAWTS, NDS32_INSN_AMWBS, NDS32_INSN_AMWTS,$/;"	e	enum:__anon37
NDS32_INSN_AMWTSL2_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL2_L, NDS32_INSN_AMWTSSA, NDS32_INSN_AMFAR2,$/;"	e	enum:__anon37
NDS32_INSN_AMWTSL2_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL_S, NDS32_INSN_AMWTSL_L, NDS32_INSN_AMWTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMWTSL_L	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL_S, NDS32_INSN_AMWTSL_L, NDS32_INSN_AMWTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMWTSL_S	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL_S, NDS32_INSN_AMWTSL_L, NDS32_INSN_AMWTSL2_S,$/;"	e	enum:__anon37
NDS32_INSN_AMWTSSA	opcodes/nds32-opc.h	/^  NDS32_INSN_AMWTSL2_L, NDS32_INSN_AMWTSSA, NDS32_INSN_AMFAR2,$/;"	e	enum:__anon37
NDS32_INSN_AND	opcodes/nds32-opc.h	/^  NDS32_INSN_AND, NDS32_INSN_XORI, NDS32_INSN_XOR, NDS32_INSN_ORI,$/;"	e	enum:__anon37
NDS32_INSN_AND33	opcodes/nds32-opc.h	/^  NDS32_INSN_NOT33, NDS32_INSN_MUL33, NDS32_INSN_XOR33, NDS32_INSN_AND33,$/;"	e	enum:__anon37
NDS32_INSN_ANDI	opcodes/nds32-opc.h	/^  NDS32_INSN_SLT, NDS32_INSN_SUBRI, NDS32_INSN_SUB, NDS32_INSN_ANDI,$/;"	e	enum:__anon37
NDS32_INSN_AND_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB_SRLI, NDS32_INSN_AND_SLLI, NDS32_INSN_AND_SRLI,$/;"	e	enum:__anon37
NDS32_INSN_AND_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB_SRLI, NDS32_INSN_AND_SLLI, NDS32_INSN_AND_SRLI,$/;"	e	enum:__anon37
NDS32_INSN_ASA	opcodes/nds32-opc.h	/^  NDS32_INSN_ASA, NDS32_INSN_ASR, NDS32_INSN_AUPI, NDS32_INSN_AMFAR,$/;"	e	enum:__anon37
NDS32_INSN_ASATS48	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR, NDS32_INSN_AMTARI, NDS32_INSN_ASATS48, NDS32_INSN_AWEXT,$/;"	e	enum:__anon37
NDS32_INSN_ASR	opcodes/nds32-opc.h	/^  NDS32_INSN_ASA, NDS32_INSN_ASR, NDS32_INSN_AUPI, NDS32_INSN_AMFAR,$/;"	e	enum:__anon37
NDS32_INSN_ASUBL	opcodes/nds32-opc.h	/^  NDS32_INSN_ASUBL, NDS32_INSN_ALA, NDS32_INSN_ALR, NDS32_INSN_ALR2,$/;"	e	enum:__anon37
NDS32_INSN_AUPI	opcodes/nds32-opc.h	/^  NDS32_INSN_ASA, NDS32_INSN_ASR, NDS32_INSN_AUPI, NDS32_INSN_AMFAR,$/;"	e	enum:__anon37
NDS32_INSN_AVE	opcodes/nds32-opc.h	/^  NDS32_INSN_DIV, NDS32_INSN_ABS, NDS32_INSN_AVE, NDS32_INSN_MIN,$/;"	e	enum:__anon37
NDS32_INSN_AWEXT	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR, NDS32_INSN_AMTARI, NDS32_INSN_ASATS48, NDS32_INSN_AWEXT,$/;"	e	enum:__anon37
NDS32_INSN_AZOL	opcodes/nds32-opc.h	/^  NDS32_INSN_AZOL, NDS32_INSN_AMABBS, NDS32_INSN_AMABTS, NDS32_INSN_AMATBS,$/;"	e	enum:__anon37
NDS32_INSN_BCLR	opcodes/nds32-opc.h	/^  NDS32_INSN_MAX, NDS32_INSN_BSET, NDS32_INSN_BTGL, NDS32_INSN_BCLR,$/;"	e	enum:__anon37
NDS32_INSN_BEQ	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL_ITON, NDS32_INSN_JRAL_TON, NDS32_INSN_BEQ, NDS32_INSN_BNE,$/;"	e	enum:__anon37
NDS32_INSN_BEQC	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQC, NDS32_INSN_BNEC, NDS32_INSN_JRALNEZ, NDS32_INSN_JRNEZ,$/;"	e	enum:__anon37
NDS32_INSN_BEQS38	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ38, NDS32_INSN_BNEZ38, NDS32_INSN_BEQS38,$/;"	e	enum:__anon37
NDS32_INSN_BEQZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ, NDS32_INSN_BNEZ, NDS32_INSN_BGEZ, NDS32_INSN_BLTZ,$/;"	e	enum:__anon37
NDS32_INSN_BEQZ38	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ38, NDS32_INSN_BNEZ38, NDS32_INSN_BEQS38,$/;"	e	enum:__anon37
NDS32_INSN_BEQZS8	opcodes/nds32-opc.h	/^  NDS32_INSN_SLTS45, NDS32_INSN_BEQZS8, NDS32_INSN_BNEZS8,$/;"	e	enum:__anon37
NDS32_INSN_BGEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ, NDS32_INSN_BNEZ, NDS32_INSN_BGEZ, NDS32_INSN_BLTZ,$/;"	e	enum:__anon37
NDS32_INSN_BGEZAL	opcodes/nds32-opc.h	/^  NDS32_INSN_BGTZ, NDS32_INSN_BLEZ, NDS32_INSN_BGEZAL, NDS32_INSN_BLTZAL,$/;"	e	enum:__anon37
NDS32_INSN_BGTZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BGTZ, NDS32_INSN_BLEZ, NDS32_INSN_BGEZAL, NDS32_INSN_BLTZAL,$/;"	e	enum:__anon37
NDS32_INSN_BITC	opcodes/nds32-opc.h	/^  NDS32_INSN_XOR_SRLI, NDS32_INSN_BITC, NDS32_INSN_BITCI, NDS32_INSN_AADDL,$/;"	e	enum:__anon37
NDS32_INSN_BITCI	opcodes/nds32-opc.h	/^  NDS32_INSN_XOR_SRLI, NDS32_INSN_BITC, NDS32_INSN_BITCI, NDS32_INSN_AADDL,$/;"	e	enum:__anon37
NDS32_INSN_BLEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BGTZ, NDS32_INSN_BLEZ, NDS32_INSN_BGEZAL, NDS32_INSN_BLTZAL,$/;"	e	enum:__anon37
NDS32_INSN_BLTZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ, NDS32_INSN_BNEZ, NDS32_INSN_BGEZ, NDS32_INSN_BLTZ,$/;"	e	enum:__anon37
NDS32_INSN_BLTZAL	opcodes/nds32-opc.h	/^  NDS32_INSN_BGTZ, NDS32_INSN_BLEZ, NDS32_INSN_BGEZAL, NDS32_INSN_BLTZAL,$/;"	e	enum:__anon37
NDS32_INSN_BMSKI33	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI37_SP, NDS32_INSN_BMSKI33, NDS32_INSN_FEXTI33,$/;"	e	enum:__anon37
NDS32_INSN_BNE	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL_ITON, NDS32_INSN_JRAL_TON, NDS32_INSN_BEQ, NDS32_INSN_BNE,$/;"	e	enum:__anon37
NDS32_INSN_BNEC	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQC, NDS32_INSN_BNEC, NDS32_INSN_JRALNEZ, NDS32_INSN_JRNEZ,$/;"	e	enum:__anon37
NDS32_INSN_BNES38	opcodes/nds32-opc.h	/^  NDS32_INSN_BNES38, NDS32_INSN_J8, NDS32_INSN_JR5, NDS32_INSN_RET5,$/;"	e	enum:__anon37
NDS32_INSN_BNEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ, NDS32_INSN_BNEZ, NDS32_INSN_BGEZ, NDS32_INSN_BLTZ,$/;"	e	enum:__anon37
NDS32_INSN_BNEZ38	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQZ38, NDS32_INSN_BNEZ38, NDS32_INSN_BEQS38,$/;"	e	enum:__anon37
NDS32_INSN_BNEZS8	opcodes/nds32-opc.h	/^  NDS32_INSN_SLTS45, NDS32_INSN_BEQZS8, NDS32_INSN_BNEZS8,$/;"	e	enum:__anon37
NDS32_INSN_BREAK	opcodes/nds32-opc.h	/^  NDS32_INSN_TEQZ, NDS32_INSN_TNEZ, NDS32_INSN_BREAK, NDS32_INSN_SYSCALL,$/;"	e	enum:__anon37
NDS32_INSN_BREAK16	opcodes/nds32-opc.h	/^  NDS32_INSN_BREAK16, NDS32_INSN_ADDI10_SP, NDS32_INSN_LWI37_SP,$/;"	e	enum:__anon37
NDS32_INSN_BREAK16V3	opcodes/nds32-opc.h	/^  NDS32_INSN_MOVD44, NDS32_INSN_ADD5_PC, NDS32_INSN_BREAK16V3,$/;"	e	enum:__anon37
NDS32_INSN_BSE	opcodes/nds32-opc.h	/^  NDS32_INSN_CLO, NDS32_INSN_BSE, NDS32_INSN_BSP, NDS32_INSN_PBSAD,$/;"	e	enum:__anon37
NDS32_INSN_BSET	opcodes/nds32-opc.h	/^  NDS32_INSN_MAX, NDS32_INSN_BSET, NDS32_INSN_BTGL, NDS32_INSN_BCLR,$/;"	e	enum:__anon37
NDS32_INSN_BSP	opcodes/nds32-opc.h	/^  NDS32_INSN_CLO, NDS32_INSN_BSE, NDS32_INSN_BSP, NDS32_INSN_PBSAD,$/;"	e	enum:__anon37
NDS32_INSN_BTGL	opcodes/nds32-opc.h	/^  NDS32_INSN_MAX, NDS32_INSN_BSET, NDS32_INSN_BTGL, NDS32_INSN_BCLR,$/;"	e	enum:__anon37
NDS32_INSN_BTST	opcodes/nds32-opc.h	/^  NDS32_INSN_BTST, NDS32_INSN_CLIPS, NDS32_INSN_CLIP, NDS32_INSN_CLZ,$/;"	e	enum:__anon37
NDS32_INSN_CCTL	opcodes/nds32-opc.h	/^  NDS32_INSN_IRET, NDS32_INSN_TLBOP, NDS32_INSN_CCTL, NDS32_INSN_DIVS,$/;"	e	enum:__anon37
NDS32_INSN_CLIP	opcodes/nds32-opc.h	/^  NDS32_INSN_BTST, NDS32_INSN_CLIPS, NDS32_INSN_CLIP, NDS32_INSN_CLZ,$/;"	e	enum:__anon37
NDS32_INSN_CLIPS	opcodes/nds32-opc.h	/^  NDS32_INSN_BTST, NDS32_INSN_CLIPS, NDS32_INSN_CLIP, NDS32_INSN_CLZ,$/;"	e	enum:__anon37
NDS32_INSN_CLO	opcodes/nds32-opc.h	/^  NDS32_INSN_CLO, NDS32_INSN_BSE, NDS32_INSN_BSP, NDS32_INSN_PBSAD,$/;"	e	enum:__anon37
NDS32_INSN_CLROV	opcodes/nds32-opc.h	/^  NDS32_INSN_CLROV, NDS32_INSN_IFCALL9, NDS32_INSN_IFCALL, NDS32_INSN_IFRET,$/;"	e	enum:__anon37
NDS32_INSN_CLZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BTST, NDS32_INSN_CLIPS, NDS32_INSN_CLIP, NDS32_INSN_CLZ,$/;"	e	enum:__anon37
NDS32_INSN_CMOVN	opcodes/nds32-opc.h	/^  NDS32_INSN_CMOVZ, NDS32_INSN_CMOVN, NDS32_INSN_DPREFI_D,$/;"	e	enum:__anon37
NDS32_INSN_CMOVZ	opcodes/nds32-opc.h	/^  NDS32_INSN_CMOVZ, NDS32_INSN_CMOVN, NDS32_INSN_DPREFI_D,$/;"	e	enum:__anon37
NDS32_INSN_CPE1_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_FUI2D, NDS32_INSN_CPE1_CP1, NDS32_INSN_CPE1_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE1_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_FUI2D, NDS32_INSN_CPE1_CP1, NDS32_INSN_CPE1_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE1_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE1_CP3, NDS32_INSN_CPE2_CP1, NDS32_INSN_CPE2_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE2_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE1_CP3, NDS32_INSN_CPE2_CP1, NDS32_INSN_CPE2_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE2_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE1_CP3, NDS32_INSN_CPE2_CP1, NDS32_INSN_CPE2_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE2_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE2_CP3, NDS32_INSN_CPE3_CP1, NDS32_INSN_CPE3_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE3_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE2_CP3, NDS32_INSN_CPE3_CP1, NDS32_INSN_CPE3_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE3_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE2_CP3, NDS32_INSN_CPE3_CP1, NDS32_INSN_CPE3_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE3_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE3_CP3, NDS32_INSN_CPE4_CP1, NDS32_INSN_CPE4_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE4_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE3_CP3, NDS32_INSN_CPE4_CP1, NDS32_INSN_CPE4_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE4_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE3_CP3, NDS32_INSN_CPE4_CP1, NDS32_INSN_CPE4_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPE4_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE4_CP3, NDS32_INSN_CPLD_CP1, NDS32_INSN_CPLD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_CP1, NDS32_INSN_CPLDI_BI_CP1, NDS32_INSN_CPLD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_BI_CP2, NDS32_INSN_CPLDI_CP2, NDS32_INSN_CPLDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_BI_CP3, NDS32_INSN_CPLW_CP1, NDS32_INSN_CPLW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_CP1, NDS32_INSN_CPLDI_BI_CP1, NDS32_INSN_CPLD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_BI_CP2, NDS32_INSN_CPLDI_CP2, NDS32_INSN_CPLDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLDI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_CP3, NDS32_INSN_CPLD_BI_CP3, NDS32_INSN_CPLDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE4_CP3, NDS32_INSN_CPLD_CP1, NDS32_INSN_CPLD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_BI_CP2, NDS32_INSN_CPLDI_CP2, NDS32_INSN_CPLDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_CP3, NDS32_INSN_CPLD_BI_CP3, NDS32_INSN_CPLDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPE4_CP3, NDS32_INSN_CPLD_CP1, NDS32_INSN_CPLD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_CP1, NDS32_INSN_CPLDI_BI_CP1, NDS32_INSN_CPLD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLD_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLD_CP3, NDS32_INSN_CPLD_BI_CP3, NDS32_INSN_CPLDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_CP1, NDS32_INSN_CPLWI_BI_CP1, NDS32_INSN_CPLW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_BI_CP2, NDS32_INSN_CPLWI_CP2, NDS32_INSN_CPLWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_BI_CP3, NDS32_INSN_CPSD_CP1, NDS32_INSN_CPSD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_CP1, NDS32_INSN_CPLWI_BI_CP1, NDS32_INSN_CPLW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_BI_CP2, NDS32_INSN_CPLWI_CP2, NDS32_INSN_CPLWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLWI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_CP3, NDS32_INSN_CPLW_BI_CP3, NDS32_INSN_CPLWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_BI_CP3, NDS32_INSN_CPLW_CP1, NDS32_INSN_CPLW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_BI_CP2, NDS32_INSN_CPLWI_CP2, NDS32_INSN_CPLWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_CP3, NDS32_INSN_CPLW_BI_CP3, NDS32_INSN_CPLWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLDI_BI_CP3, NDS32_INSN_CPLW_CP1, NDS32_INSN_CPLW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_CP1, NDS32_INSN_CPLWI_BI_CP1, NDS32_INSN_CPLW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPLW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLW_CP3, NDS32_INSN_CPLW_BI_CP3, NDS32_INSN_CPLWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_CP1, NDS32_INSN_CPSDI_BI_CP1, NDS32_INSN_CPSD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_BI_CP2, NDS32_INSN_CPSDI_CP2, NDS32_INSN_CPSDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_BI_CP3, NDS32_INSN_CPSW_CP1, NDS32_INSN_CPSW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_CP1, NDS32_INSN_CPSDI_BI_CP1, NDS32_INSN_CPSD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_BI_CP2, NDS32_INSN_CPSDI_CP2, NDS32_INSN_CPSDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSDI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_CP3, NDS32_INSN_CPSD_BI_CP3, NDS32_INSN_CPSDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_BI_CP3, NDS32_INSN_CPSD_CP1, NDS32_INSN_CPSD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_BI_CP2, NDS32_INSN_CPSDI_CP2, NDS32_INSN_CPSDI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_CP3, NDS32_INSN_CPSD_BI_CP3, NDS32_INSN_CPSDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPLWI_BI_CP3, NDS32_INSN_CPSD_CP1, NDS32_INSN_CPSD_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_CP1, NDS32_INSN_CPSDI_BI_CP1, NDS32_INSN_CPSD_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSD_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSD_CP3, NDS32_INSN_CPSD_BI_CP3, NDS32_INSN_CPSDI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_CP1, NDS32_INSN_CPSWI_BI_CP1, NDS32_INSN_CPSW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_BI_CP2, NDS32_INSN_CPSWI_CP2, NDS32_INSN_CPSWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_BI_CP3, NDS32_INSN_MFCPD_CP1, NDS32_INSN_MTCPD_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_CP1, NDS32_INSN_CPSWI_BI_CP1, NDS32_INSN_CPSW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_BI_CP2, NDS32_INSN_CPSWI_CP2, NDS32_INSN_CPSWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSWI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_CP3, NDS32_INSN_CPSW_BI_CP3, NDS32_INSN_CPSWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_BI_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_BI_CP3, NDS32_INSN_CPSW_CP1, NDS32_INSN_CPSW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_BI_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_BI_CP2, NDS32_INSN_CPSWI_CP2, NDS32_INSN_CPSWI_BI_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_BI_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_CP3, NDS32_INSN_CPSW_BI_CP3, NDS32_INSN_CPSWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSDI_BI_CP3, NDS32_INSN_CPSW_CP1, NDS32_INSN_CPSW_BI_CP1,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_CP1, NDS32_INSN_CPSWI_BI_CP1, NDS32_INSN_CPSW_CP2,$/;"	e	enum:__anon37
NDS32_INSN_CPSW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSW_CP3, NDS32_INSN_CPSW_BI_CP3, NDS32_INSN_CPSWI_CP3,$/;"	e	enum:__anon37
NDS32_INSN_DIV	opcodes/nds32-opc.h	/^  NDS32_INSN_DIV, NDS32_INSN_ABS, NDS32_INSN_AVE, NDS32_INSN_MIN,$/;"	e	enum:__anon37
NDS32_INSN_DIVR	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI_GP, NDS32_INSN_DIVR, NDS32_INSN_DIVSR, NDS32_INSN_LMWA_BI,$/;"	e	enum:__anon37
NDS32_INSN_DIVS	opcodes/nds32-opc.h	/^  NDS32_INSN_IRET, NDS32_INSN_TLBOP, NDS32_INSN_CCTL, NDS32_INSN_DIVS,$/;"	e	enum:__anon37
NDS32_INSN_DIVSR	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI_GP, NDS32_INSN_DIVR, NDS32_INSN_DIVSR, NDS32_INSN_LMWA_BI,$/;"	e	enum:__anon37
NDS32_INSN_DPREF	opcodes/nds32-opc.h	/^  NDS32_INSN_DPREFI_W, NDS32_INSN_DPREF, NDS32_INSN_ISYNC, NDS32_INSN_MSYNC,$/;"	e	enum:__anon37
NDS32_INSN_DPREFI_D	opcodes/nds32-opc.h	/^  NDS32_INSN_CMOVZ, NDS32_INSN_CMOVN, NDS32_INSN_DPREFI_D,$/;"	e	enum:__anon37
NDS32_INSN_DPREFI_W	opcodes/nds32-opc.h	/^  NDS32_INSN_DPREFI_W, NDS32_INSN_DPREF, NDS32_INSN_ISYNC, NDS32_INSN_MSYNC,$/;"	e	enum:__anon37
NDS32_INSN_DSB	opcodes/nds32-opc.h	/^  NDS32_INSN_ISB, NDS32_INSN_DSB, NDS32_INSN_STANDBY, NDS32_INSN_TRAP,$/;"	e	enum:__anon37
NDS32_INSN_EX5_IT	opcodes/nds32-opc.h	/^  NDS32_INSN_EX5_IT, NDS32_INSN_EX9_IT$/;"	e	enum:__anon37
NDS32_INSN_EX9_IT	opcodes/nds32-opc.h	/^  NDS32_INSN_EX5_IT, NDS32_INSN_EX9_IT$/;"	e	enum:__anon37
NDS32_INSN_FABSD	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSD, NDS32_INSN_FADDD, NDS32_INSN_FCMOVND,$/;"	e	enum:__anon37
NDS32_INSN_FABSS	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSS, NDS32_INSN_FADDS, NDS32_INSN_FCMOVNS,$/;"	e	enum:__anon37
NDS32_INSN_FADDD	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSD, NDS32_INSN_FADDD, NDS32_INSN_FCMOVND,$/;"	e	enum:__anon37
NDS32_INSN_FADDS	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSS, NDS32_INSN_FADDS, NDS32_INSN_FCMOVNS,$/;"	e	enum:__anon37
NDS32_INSN_FCMOVND	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSD, NDS32_INSN_FADDD, NDS32_INSN_FCMOVND,$/;"	e	enum:__anon37
NDS32_INSN_FCMOVNS	opcodes/nds32-opc.h	/^  NDS32_INSN_FABSS, NDS32_INSN_FADDS, NDS32_INSN_FCMOVNS,$/;"	e	enum:__anon37
NDS32_INSN_FCMOVZD	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZD, NDS32_INSN_FCMPEQD, NDS32_INSN_FCMPEQD_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMOVZS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZS, NDS32_INSN_FCMPEQS, NDS32_INSN_FCMPEQS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPEQD	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZD, NDS32_INSN_FCMPEQD, NDS32_INSN_FCMPEQD_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPEQD_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZD, NDS32_INSN_FCMPEQD, NDS32_INSN_FCMPEQD_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPEQS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZS, NDS32_INSN_FCMPEQS, NDS32_INSN_FCMPEQS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPEQS_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMOVZS, NDS32_INSN_FCMPEQS, NDS32_INSN_FCMPEQS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLED	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTD, NDS32_INSN_FCMPLTD_E, NDS32_INSN_FCMPLED,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLED_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLED_E, NDS32_INSN_FCMPUND, NDS32_INSN_FCMPUND_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLES	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTS, NDS32_INSN_FCMPLTS_E, NDS32_INSN_FCMPLES,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLES_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLES_E, NDS32_INSN_FCMPUNS, NDS32_INSN_FCMPUNS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLTD	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTD, NDS32_INSN_FCMPLTD_E, NDS32_INSN_FCMPLED,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLTD_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTD, NDS32_INSN_FCMPLTD_E, NDS32_INSN_FCMPLED,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLTS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTS, NDS32_INSN_FCMPLTS_E, NDS32_INSN_FCMPLES,$/;"	e	enum:__anon37
NDS32_INSN_FCMPLTS_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLTS, NDS32_INSN_FCMPLTS_E, NDS32_INSN_FCMPLES,$/;"	e	enum:__anon37
NDS32_INSN_FCMPUND	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLED_E, NDS32_INSN_FCMPUND, NDS32_INSN_FCMPUND_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPUND_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLED_E, NDS32_INSN_FCMPUND, NDS32_INSN_FCMPUND_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPUNS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLES_E, NDS32_INSN_FCMPUNS, NDS32_INSN_FCMPUNS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCMPUNS_E	opcodes/nds32-opc.h	/^  NDS32_INSN_FCMPLES_E, NDS32_INSN_FCMPUNS, NDS32_INSN_FCMPUNS_E,$/;"	e	enum:__anon37
NDS32_INSN_FCPYNSD	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSD, NDS32_INSN_FCPYSD, NDS32_INSN_FD2S, NDS32_INSN_FD2SI,$/;"	e	enum:__anon37
NDS32_INSN_FCPYNSS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSS, NDS32_INSN_FCPYSS, NDS32_INSN_FDIVS,$/;"	e	enum:__anon37
NDS32_INSN_FCPYSD	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSD, NDS32_INSN_FCPYSD, NDS32_INSN_FD2S, NDS32_INSN_FD2SI,$/;"	e	enum:__anon37
NDS32_INSN_FCPYSS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSS, NDS32_INSN_FCPYSS, NDS32_INSN_FDIVS,$/;"	e	enum:__anon37
NDS32_INSN_FD2S	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSD, NDS32_INSN_FCPYSD, NDS32_INSN_FD2S, NDS32_INSN_FD2SI,$/;"	e	enum:__anon37
NDS32_INSN_FD2SI	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSD, NDS32_INSN_FCPYSD, NDS32_INSN_FD2S, NDS32_INSN_FD2SI,$/;"	e	enum:__anon37
NDS32_INSN_FD2SI_Z	opcodes/nds32-opc.h	/^  NDS32_INSN_FD2SI_Z, NDS32_INSN_FD2UI, NDS32_INSN_FD2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FD2UI	opcodes/nds32-opc.h	/^  NDS32_INSN_FD2SI_Z, NDS32_INSN_FD2UI, NDS32_INSN_FD2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FD2UI_Z	opcodes/nds32-opc.h	/^  NDS32_INSN_FD2SI_Z, NDS32_INSN_FD2UI, NDS32_INSN_FD2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FDIVD	opcodes/nds32-opc.h	/^  NDS32_INSN_FDIVD, NDS32_INSN_FLD, NDS32_INSN_FLD_BI, NDS32_INSN_FLDI,$/;"	e	enum:__anon37
NDS32_INSN_FDIVS	opcodes/nds32-opc.h	/^  NDS32_INSN_FCPYNSS, NDS32_INSN_FCPYSS, NDS32_INSN_FDIVS,$/;"	e	enum:__anon37
NDS32_INSN_FEXTI33	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI37_SP, NDS32_INSN_BMSKI33, NDS32_INSN_FEXTI33,$/;"	e	enum:__anon37
NDS32_INSN_FFB	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPPW_CP3, NDS32_INSN_FFB, NDS32_INSN_FFBI, NDS32_INSN_FFMISM,$/;"	e	enum:__anon37
NDS32_INSN_FFBI	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPPW_CP3, NDS32_INSN_FFB, NDS32_INSN_FFBI, NDS32_INSN_FFMISM,$/;"	e	enum:__anon37
NDS32_INSN_FFMISM	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPPW_CP3, NDS32_INSN_FFB, NDS32_INSN_FFBI, NDS32_INSN_FFMISM,$/;"	e	enum:__anon37
NDS32_INSN_FFZMISM	opcodes/nds32-opc.h	/^  NDS32_INSN_FLMISM, NDS32_INSN_FFZMISM, NDS32_INSN_KADDW, NDS32_INSN_KSUBW,$/;"	e	enum:__anon37
NDS32_INSN_FLD	opcodes/nds32-opc.h	/^  NDS32_INSN_FDIVD, NDS32_INSN_FLD, NDS32_INSN_FLD_BI, NDS32_INSN_FLDI,$/;"	e	enum:__anon37
NDS32_INSN_FLDI	opcodes/nds32-opc.h	/^  NDS32_INSN_FDIVD, NDS32_INSN_FLD, NDS32_INSN_FLD_BI, NDS32_INSN_FLDI,$/;"	e	enum:__anon37
NDS32_INSN_FLDI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FLDI_BI, NDS32_INSN_FMADDD, NDS32_INSN_FMFDR,$/;"	e	enum:__anon37
NDS32_INSN_FLD_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FDIVD, NDS32_INSN_FLD, NDS32_INSN_FLD_BI, NDS32_INSN_FLDI,$/;"	e	enum:__anon37
NDS32_INSN_FLMISM	opcodes/nds32-opc.h	/^  NDS32_INSN_FLMISM, NDS32_INSN_FFZMISM, NDS32_INSN_KADDW, NDS32_INSN_KSUBW,$/;"	e	enum:__anon37
NDS32_INSN_FLS	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR2, NDS32_INSN_FLS, NDS32_INSN_FLS_BI, NDS32_INSN_FLSI,$/;"	e	enum:__anon37
NDS32_INSN_FLSI	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR2, NDS32_INSN_FLS, NDS32_INSN_FLS_BI, NDS32_INSN_FLSI,$/;"	e	enum:__anon37
NDS32_INSN_FLSI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FLSI_BI, NDS32_INSN_FMFCFG, NDS32_INSN_FMFCSR,$/;"	e	enum:__anon37
NDS32_INSN_FLS_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_AMTAR2, NDS32_INSN_FLS, NDS32_INSN_FLS_BI, NDS32_INSN_FLSI,$/;"	e	enum:__anon37
NDS32_INSN_FMADDD	opcodes/nds32-opc.h	/^  NDS32_INSN_FLDI_BI, NDS32_INSN_FMADDD, NDS32_INSN_FMFDR,$/;"	e	enum:__anon37
NDS32_INSN_FMADDS	opcodes/nds32-opc.h	/^  NDS32_INSN_FMADDS, NDS32_INSN_FMULS, NDS32_INSN_FMSUBS,$/;"	e	enum:__anon37
NDS32_INSN_FMFCFG	opcodes/nds32-opc.h	/^  NDS32_INSN_FLSI_BI, NDS32_INSN_FMFCFG, NDS32_INSN_FMFCSR,$/;"	e	enum:__anon37
NDS32_INSN_FMFCSR	opcodes/nds32-opc.h	/^  NDS32_INSN_FLSI_BI, NDS32_INSN_FMFCFG, NDS32_INSN_FMFCSR,$/;"	e	enum:__anon37
NDS32_INSN_FMFDR	opcodes/nds32-opc.h	/^  NDS32_INSN_FLDI_BI, NDS32_INSN_FMADDD, NDS32_INSN_FMFDR,$/;"	e	enum:__anon37
NDS32_INSN_FMFSR	opcodes/nds32-opc.h	/^  NDS32_INSN_FMTCSR, NDS32_INSN_FMFSR, NDS32_INSN_FMTSR, NDS32_INSN_FSS,$/;"	e	enum:__anon37
NDS32_INSN_FMSUBD	opcodes/nds32-opc.h	/^  NDS32_INSN_FMSUBD, NDS32_INSN_FMTDR, NDS32_INSN_FMULD, NDS32_INSN_FNMADDD,$/;"	e	enum:__anon37
NDS32_INSN_FMSUBS	opcodes/nds32-opc.h	/^  NDS32_INSN_FMADDS, NDS32_INSN_FMULS, NDS32_INSN_FMSUBS,$/;"	e	enum:__anon37
NDS32_INSN_FMTCSR	opcodes/nds32-opc.h	/^  NDS32_INSN_FMTCSR, NDS32_INSN_FMFSR, NDS32_INSN_FMTSR, NDS32_INSN_FSS,$/;"	e	enum:__anon37
NDS32_INSN_FMTDR	opcodes/nds32-opc.h	/^  NDS32_INSN_FMSUBD, NDS32_INSN_FMTDR, NDS32_INSN_FMULD, NDS32_INSN_FNMADDD,$/;"	e	enum:__anon37
NDS32_INSN_FMTSR	opcodes/nds32-opc.h	/^  NDS32_INSN_FMTCSR, NDS32_INSN_FMFSR, NDS32_INSN_FMTSR, NDS32_INSN_FSS,$/;"	e	enum:__anon37
NDS32_INSN_FMULD	opcodes/nds32-opc.h	/^  NDS32_INSN_FMSUBD, NDS32_INSN_FMTDR, NDS32_INSN_FMULD, NDS32_INSN_FNMADDD,$/;"	e	enum:__anon37
NDS32_INSN_FMULS	opcodes/nds32-opc.h	/^  NDS32_INSN_FMADDS, NDS32_INSN_FMULS, NDS32_INSN_FMSUBS,$/;"	e	enum:__anon37
NDS32_INSN_FNMADDD	opcodes/nds32-opc.h	/^  NDS32_INSN_FMSUBD, NDS32_INSN_FMTDR, NDS32_INSN_FMULD, NDS32_INSN_FNMADDD,$/;"	e	enum:__anon37
NDS32_INSN_FNMADDS	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMADDS, NDS32_INSN_FNMSUBS, NDS32_INSN_FS2SI,$/;"	e	enum:__anon37
NDS32_INSN_FNMSUBD	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMSUBD, NDS32_INSN_FSD, NDS32_INSN_FSD_BI, NDS32_INSN_FSDI,$/;"	e	enum:__anon37
NDS32_INSN_FNMSUBS	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMADDS, NDS32_INSN_FNMSUBS, NDS32_INSN_FS2SI,$/;"	e	enum:__anon37
NDS32_INSN_FS2D	opcodes/nds32-opc.h	/^  NDS32_INSN_FSS_BI, NDS32_INSN_FSSI, NDS32_INSN_FSSI_BI, NDS32_INSN_FS2D,$/;"	e	enum:__anon37
NDS32_INSN_FS2SI	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMADDS, NDS32_INSN_FNMSUBS, NDS32_INSN_FS2SI,$/;"	e	enum:__anon37
NDS32_INSN_FS2SI_Z	opcodes/nds32-opc.h	/^  NDS32_INSN_FS2SI_Z, NDS32_INSN_FS2UI, NDS32_INSN_FS2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FS2UI	opcodes/nds32-opc.h	/^  NDS32_INSN_FS2SI_Z, NDS32_INSN_FS2UI, NDS32_INSN_FS2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FS2UI_Z	opcodes/nds32-opc.h	/^  NDS32_INSN_FS2SI_Z, NDS32_INSN_FS2UI, NDS32_INSN_FS2UI_Z,$/;"	e	enum:__anon37
NDS32_INSN_FSD	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMSUBD, NDS32_INSN_FSD, NDS32_INSN_FSD_BI, NDS32_INSN_FSDI,$/;"	e	enum:__anon37
NDS32_INSN_FSDI	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMSUBD, NDS32_INSN_FSD, NDS32_INSN_FSD_BI, NDS32_INSN_FSDI,$/;"	e	enum:__anon37
NDS32_INSN_FSDI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FSDI_BI, NDS32_INSN_FSI2D, NDS32_INSN_FSQRTD, NDS32_INSN_FSUBD,$/;"	e	enum:__anon37
NDS32_INSN_FSD_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FNMSUBD, NDS32_INSN_FSD, NDS32_INSN_FSD_BI, NDS32_INSN_FSDI,$/;"	e	enum:__anon37
NDS32_INSN_FSI2D	opcodes/nds32-opc.h	/^  NDS32_INSN_FSDI_BI, NDS32_INSN_FSI2D, NDS32_INSN_FSQRTD, NDS32_INSN_FSUBD,$/;"	e	enum:__anon37
NDS32_INSN_FSI2S	opcodes/nds32-opc.h	/^  NDS32_INSN_FSI2S, NDS32_INSN_FSQRTS, NDS32_INSN_FSUBS, NDS32_INSN_FUI2S,$/;"	e	enum:__anon37
NDS32_INSN_FSQRTD	opcodes/nds32-opc.h	/^  NDS32_INSN_FSDI_BI, NDS32_INSN_FSI2D, NDS32_INSN_FSQRTD, NDS32_INSN_FSUBD,$/;"	e	enum:__anon37
NDS32_INSN_FSQRTS	opcodes/nds32-opc.h	/^  NDS32_INSN_FSI2S, NDS32_INSN_FSQRTS, NDS32_INSN_FSUBS, NDS32_INSN_FUI2S,$/;"	e	enum:__anon37
NDS32_INSN_FSS	opcodes/nds32-opc.h	/^  NDS32_INSN_FMTCSR, NDS32_INSN_FMFSR, NDS32_INSN_FMTSR, NDS32_INSN_FSS,$/;"	e	enum:__anon37
NDS32_INSN_FSSI	opcodes/nds32-opc.h	/^  NDS32_INSN_FSS_BI, NDS32_INSN_FSSI, NDS32_INSN_FSSI_BI, NDS32_INSN_FS2D,$/;"	e	enum:__anon37
NDS32_INSN_FSSI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FSS_BI, NDS32_INSN_FSSI, NDS32_INSN_FSSI_BI, NDS32_INSN_FS2D,$/;"	e	enum:__anon37
NDS32_INSN_FSS_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_FSS_BI, NDS32_INSN_FSSI, NDS32_INSN_FSSI_BI, NDS32_INSN_FS2D,$/;"	e	enum:__anon37
NDS32_INSN_FSUBD	opcodes/nds32-opc.h	/^  NDS32_INSN_FSDI_BI, NDS32_INSN_FSI2D, NDS32_INSN_FSQRTD, NDS32_INSN_FSUBD,$/;"	e	enum:__anon37
NDS32_INSN_FSUBS	opcodes/nds32-opc.h	/^  NDS32_INSN_FSI2S, NDS32_INSN_FSQRTS, NDS32_INSN_FSUBS, NDS32_INSN_FUI2S,$/;"	e	enum:__anon37
NDS32_INSN_FUI2D	opcodes/nds32-opc.h	/^  NDS32_INSN_FUI2D, NDS32_INSN_CPE1_CP1, NDS32_INSN_CPE1_CP2,$/;"	e	enum:__anon37
NDS32_INSN_FUI2S	opcodes/nds32-opc.h	/^  NDS32_INSN_FSI2S, NDS32_INSN_FSQRTS, NDS32_INSN_FSUBS, NDS32_INSN_FUI2S,$/;"	e	enum:__anon37
NDS32_INSN_IFCALL	opcodes/nds32-opc.h	/^  NDS32_INSN_CLROV, NDS32_INSN_IFCALL9, NDS32_INSN_IFCALL, NDS32_INSN_IFRET,$/;"	e	enum:__anon37
NDS32_INSN_IFCALL9	opcodes/nds32-opc.h	/^  NDS32_INSN_CLROV, NDS32_INSN_IFCALL9, NDS32_INSN_IFCALL, NDS32_INSN_IFRET,$/;"	e	enum:__anon37
NDS32_INSN_IFRET	opcodes/nds32-opc.h	/^  NDS32_INSN_CLROV, NDS32_INSN_IFCALL9, NDS32_INSN_IFCALL, NDS32_INSN_IFRET,$/;"	e	enum:__anon37
NDS32_INSN_INVALID	opcodes/nds32-opc.h	/^  NDS32_INSN_INVALID, NDS32_INSN_MOVI, NDS32_INSN_SETHI, NDS32_INSN_ADDI,$/;"	e	enum:__anon37
NDS32_INSN_IRET	opcodes/nds32-opc.h	/^  NDS32_INSN_IRET, NDS32_INSN_TLBOP, NDS32_INSN_CCTL, NDS32_INSN_DIVS,$/;"	e	enum:__anon37
NDS32_INSN_ISB	opcodes/nds32-opc.h	/^  NDS32_INSN_ISB, NDS32_INSN_DSB, NDS32_INSN_STANDBY, NDS32_INSN_TRAP,$/;"	e	enum:__anon37
NDS32_INSN_ISYNC	opcodes/nds32-opc.h	/^  NDS32_INSN_DPREFI_W, NDS32_INSN_DPREF, NDS32_INSN_ISYNC, NDS32_INSN_MSYNC,$/;"	e	enum:__anon37
NDS32_INSN_J	opcodes/nds32-opc.h	/^  NDS32_INSN_SCW, NDS32_INSN_J, NDS32_INSN_JAL, NDS32_INSN_JR,$/;"	e	enum:__anon37
NDS32_INSN_J8	opcodes/nds32-opc.h	/^  NDS32_INSN_BNES38, NDS32_INSN_J8, NDS32_INSN_JR5, NDS32_INSN_RET5,$/;"	e	enum:__anon37
NDS32_INSN_JAL	opcodes/nds32-opc.h	/^  NDS32_INSN_SCW, NDS32_INSN_J, NDS32_INSN_JAL, NDS32_INSN_JR,$/;"	e	enum:__anon37
NDS32_INSN_JR	opcodes/nds32-opc.h	/^  NDS32_INSN_SCW, NDS32_INSN_J, NDS32_INSN_JAL, NDS32_INSN_JR,$/;"	e	enum:__anon37
NDS32_INSN_JR5	opcodes/nds32-opc.h	/^  NDS32_INSN_BNES38, NDS32_INSN_J8, NDS32_INSN_JR5, NDS32_INSN_RET5,$/;"	e	enum:__anon37
NDS32_INSN_JRAL	opcodes/nds32-opc.h	/^  NDS32_INSN_RET_ITOFF, NDS32_INSN_RET_TOFF, NDS32_INSN_JRAL,$/;"	e	enum:__anon37
NDS32_INSN_JRAL5	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL5, NDS32_INSN_SLTI45, NDS32_INSN_SLTSI45, NDS32_INSN_SLT45,$/;"	e	enum:__anon37
NDS32_INSN_JRALNEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQC, NDS32_INSN_BNEC, NDS32_INSN_JRALNEZ, NDS32_INSN_JRNEZ,$/;"	e	enum:__anon37
NDS32_INSN_JRAL_ITON	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL_ITON, NDS32_INSN_JRAL_TON, NDS32_INSN_BEQ, NDS32_INSN_BNE,$/;"	e	enum:__anon37
NDS32_INSN_JRAL_TON	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL_ITON, NDS32_INSN_JRAL_TON, NDS32_INSN_BEQ, NDS32_INSN_BNE,$/;"	e	enum:__anon37
NDS32_INSN_JRNEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_BEQC, NDS32_INSN_BNEC, NDS32_INSN_JRALNEZ, NDS32_INSN_JRNEZ,$/;"	e	enum:__anon37
NDS32_INSN_JR_ITOFF	opcodes/nds32-opc.h	/^  NDS32_INSN_RET, NDS32_INSN_JR_ITOFF, NDS32_INSN_JR_TOFF,$/;"	e	enum:__anon37
NDS32_INSN_JR_TOFF	opcodes/nds32-opc.h	/^  NDS32_INSN_RET, NDS32_INSN_JR_ITOFF, NDS32_INSN_JR_TOFF,$/;"	e	enum:__anon37
NDS32_INSN_KADDH	opcodes/nds32-opc.h	/^  NDS32_INSN_KSLRAW, NDS32_INSN_KADDH, NDS32_INSN_KSUBH, NDS32_INSN_KDMBB,$/;"	e	enum:__anon37
NDS32_INSN_KADDW	opcodes/nds32-opc.h	/^  NDS32_INSN_FLMISM, NDS32_INSN_FFZMISM, NDS32_INSN_KADDW, NDS32_INSN_KSUBW,$/;"	e	enum:__anon37
NDS32_INSN_KDMBB	opcodes/nds32-opc.h	/^  NDS32_INSN_KSLRAW, NDS32_INSN_KADDH, NDS32_INSN_KSUBH, NDS32_INSN_KDMBB,$/;"	e	enum:__anon37
NDS32_INSN_KDMBT	opcodes/nds32-opc.h	/^  NDS32_INSN_KDMBT, NDS32_INSN_KDMTB, NDS32_INSN_KDMTT, NDS32_INSN_KHMBB,$/;"	e	enum:__anon37
NDS32_INSN_KDMTB	opcodes/nds32-opc.h	/^  NDS32_INSN_KDMBT, NDS32_INSN_KDMTB, NDS32_INSN_KDMTT, NDS32_INSN_KHMBB,$/;"	e	enum:__anon37
NDS32_INSN_KDMTT	opcodes/nds32-opc.h	/^  NDS32_INSN_KDMBT, NDS32_INSN_KDMTB, NDS32_INSN_KDMTT, NDS32_INSN_KHMBB,$/;"	e	enum:__anon37
NDS32_INSN_KHMBB	opcodes/nds32-opc.h	/^  NDS32_INSN_KDMBT, NDS32_INSN_KDMTB, NDS32_INSN_KDMTT, NDS32_INSN_KHMBB,$/;"	e	enum:__anon37
NDS32_INSN_KHMBT	opcodes/nds32-opc.h	/^  NDS32_INSN_KHMBT, NDS32_INSN_KHMTB, NDS32_INSN_KHMTT, NDS32_INSN_RDOV,$/;"	e	enum:__anon37
NDS32_INSN_KHMTB	opcodes/nds32-opc.h	/^  NDS32_INSN_KHMBT, NDS32_INSN_KHMTB, NDS32_INSN_KHMTT, NDS32_INSN_RDOV,$/;"	e	enum:__anon37
NDS32_INSN_KHMTT	opcodes/nds32-opc.h	/^  NDS32_INSN_KHMBT, NDS32_INSN_KHMTB, NDS32_INSN_KHMTT, NDS32_INSN_RDOV,$/;"	e	enum:__anon37
NDS32_INSN_KSLRAW	opcodes/nds32-opc.h	/^  NDS32_INSN_KSLRAW, NDS32_INSN_KADDH, NDS32_INSN_KSUBH, NDS32_INSN_KDMBB,$/;"	e	enum:__anon37
NDS32_INSN_KSUBH	opcodes/nds32-opc.h	/^  NDS32_INSN_KSLRAW, NDS32_INSN_KADDH, NDS32_INSN_KSUBH, NDS32_INSN_KDMBB,$/;"	e	enum:__anon37
NDS32_INSN_KSUBW	opcodes/nds32-opc.h	/^  NDS32_INSN_FLMISM, NDS32_INSN_FFZMISM, NDS32_INSN_KADDW, NDS32_INSN_KSUBW,$/;"	e	enum:__anon37
NDS32_INSN_LB	opcodes/nds32-opc.h	/^  NDS32_INSN_MTUSR, NDS32_INSN_LBI, NDS32_INSN_LBI_BI, NDS32_INSN_LB,$/;"	e	enum:__anon37
NDS32_INSN_LBI	opcodes/nds32-opc.h	/^  NDS32_INSN_MTUSR, NDS32_INSN_LBI, NDS32_INSN_LBI_BI, NDS32_INSN_LB,$/;"	e	enum:__anon37
NDS32_INSN_LBI333	opcodes/nds32-opc.h	/^  NDS32_INSN_LHI333, NDS32_INSN_LBI333, NDS32_INSN_SWI333,$/;"	e	enum:__anon37
NDS32_INSN_LBI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_MTUSR, NDS32_INSN_LBI, NDS32_INSN_LBI_BI, NDS32_INSN_LB,$/;"	e	enum:__anon37
NDS32_INSN_LBI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_GP, NDS32_INSN_SWI_GP, NDS32_INSN_LBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_LBS	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_BI, NDS32_INSN_LBS, NDS32_INSN_LBS_BI, NDS32_INSN_LHSI,$/;"	e	enum:__anon37
NDS32_INSN_LBSI	opcodes/nds32-opc.h	/^  NDS32_INSN_LW_BI, NDS32_INSN_LWUP, NDS32_INSN_SWUP, NDS32_INSN_LBSI,$/;"	e	enum:__anon37
NDS32_INSN_LBSI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_BI, NDS32_INSN_LBS, NDS32_INSN_LBS_BI, NDS32_INSN_LHSI,$/;"	e	enum:__anon37
NDS32_INSN_LBSI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_GP, NDS32_INSN_LHI_GP, NDS32_INSN_LHSI_GP,$/;"	e	enum:__anon37
NDS32_INSN_LBS_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_BI, NDS32_INSN_LBS, NDS32_INSN_LBS_BI, NDS32_INSN_LHSI,$/;"	e	enum:__anon37
NDS32_INSN_LBUP	opcodes/nds32-opc.h	/^  NDS32_INSN_LBUP, NDS32_INSN_SBUP, NDS32_INSN_LMWZB_B, NDS32_INSN_LMWZB_BM,$/;"	e	enum:__anon37
NDS32_INSN_LB_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LB_BI, NDS32_INSN_LHI, NDS32_INSN_LHI_BI, NDS32_INSN_LH,$/;"	e	enum:__anon37
NDS32_INSN_LH	opcodes/nds32-opc.h	/^  NDS32_INSN_LB_BI, NDS32_INSN_LHI, NDS32_INSN_LHI_BI, NDS32_INSN_LH,$/;"	e	enum:__anon37
NDS32_INSN_LHI	opcodes/nds32-opc.h	/^  NDS32_INSN_LB_BI, NDS32_INSN_LHI, NDS32_INSN_LHI_BI, NDS32_INSN_LH,$/;"	e	enum:__anon37
NDS32_INSN_LHI333	opcodes/nds32-opc.h	/^  NDS32_INSN_LHI333, NDS32_INSN_LBI333, NDS32_INSN_SWI333,$/;"	e	enum:__anon37
NDS32_INSN_LHI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LB_BI, NDS32_INSN_LHI, NDS32_INSN_LHI_BI, NDS32_INSN_LH,$/;"	e	enum:__anon37
NDS32_INSN_LHI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_GP, NDS32_INSN_LHI_GP, NDS32_INSN_LHSI_GP,$/;"	e	enum:__anon37
NDS32_INSN_LHS	opcodes/nds32-opc.h	/^  NDS32_INSN_LHSI_BI, NDS32_INSN_LHS, NDS32_INSN_LHS_BI, NDS32_INSN_SBI,$/;"	e	enum:__anon37
NDS32_INSN_LHSI	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_BI, NDS32_INSN_LBS, NDS32_INSN_LBS_BI, NDS32_INSN_LHSI,$/;"	e	enum:__anon37
NDS32_INSN_LHSI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LHSI_BI, NDS32_INSN_LHS, NDS32_INSN_LHS_BI, NDS32_INSN_SBI,$/;"	e	enum:__anon37
NDS32_INSN_LHSI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_LBSI_GP, NDS32_INSN_LHI_GP, NDS32_INSN_LHSI_GP,$/;"	e	enum:__anon37
NDS32_INSN_LHS_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LHSI_BI, NDS32_INSN_LHS, NDS32_INSN_LHS_BI, NDS32_INSN_SBI,$/;"	e	enum:__anon37
NDS32_INSN_LH_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LH_BI, NDS32_INSN_LWI, NDS32_INSN_LWI_BI, NDS32_INSN_LW,$/;"	e	enum:__anon37
NDS32_INSN_LLW	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_AIM, NDS32_INSN_SMW_AD, NDS32_INSN_SMW_ADM, NDS32_INSN_LLW,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_AD	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_AI, NDS32_INSN_LMWA_AIM, NDS32_INSN_LMWA_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_ADM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_ADM, NDS32_INSN_SMWA_BI, NDS32_INSN_SMWA_BIM,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_AI	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_AI, NDS32_INSN_LMWA_AIM, NDS32_INSN_LMWA_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_AIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_AI, NDS32_INSN_LMWA_AIM, NDS32_INSN_LMWA_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_BD	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_BIM, NDS32_INSN_LMWA_BD, NDS32_INSN_LMWA_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_BDM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_BIM, NDS32_INSN_LMWA_BD, NDS32_INSN_LMWA_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI_GP, NDS32_INSN_DIVR, NDS32_INSN_DIVSR, NDS32_INSN_LMWA_BI,$/;"	e	enum:__anon37
NDS32_INSN_LMWA_BIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_BIM, NDS32_INSN_LMWA_BD, NDS32_INSN_LMWA_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LMWZB_A	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWZB_A, NDS32_INSN_LMWZB_AM, NDS32_INSN_SMWZB_B,$/;"	e	enum:__anon37
NDS32_INSN_LMWZB_AM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWZB_A, NDS32_INSN_LMWZB_AM, NDS32_INSN_SMWZB_B,$/;"	e	enum:__anon37
NDS32_INSN_LMWZB_B	opcodes/nds32-opc.h	/^  NDS32_INSN_LBUP, NDS32_INSN_SBUP, NDS32_INSN_LMWZB_B, NDS32_INSN_LMWZB_BM,$/;"	e	enum:__anon37
NDS32_INSN_LMWZB_BM	opcodes/nds32-opc.h	/^  NDS32_INSN_LBUP, NDS32_INSN_SBUP, NDS32_INSN_LMWZB_B, NDS32_INSN_LMWZB_BM,$/;"	e	enum:__anon37
NDS32_INSN_LMW_AD	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_AI, NDS32_INSN_LMW_AIM, NDS32_INSN_LMW_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMW_ADM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_ADM, NDS32_INSN_SMW_BI, NDS32_INSN_SMW_BIM,$/;"	e	enum:__anon37
NDS32_INSN_LMW_AI	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_AI, NDS32_INSN_LMW_AIM, NDS32_INSN_LMW_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMW_AIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_AI, NDS32_INSN_LMW_AIM, NDS32_INSN_LMW_AD,$/;"	e	enum:__anon37
NDS32_INSN_LMW_BD	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_BIM, NDS32_INSN_LMW_BD, NDS32_INSN_LMW_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LMW_BDM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_BIM, NDS32_INSN_LMW_BD, NDS32_INSN_LMW_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LMW_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI_BI, NDS32_INSN_SW, NDS32_INSN_SW_BI, NDS32_INSN_LMW_BI,$/;"	e	enum:__anon37
NDS32_INSN_LMW_BIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_BIM, NDS32_INSN_LMW_BD, NDS32_INSN_LMW_BDM,$/;"	e	enum:__anon37
NDS32_INSN_LW	opcodes/nds32-opc.h	/^  NDS32_INSN_LH_BI, NDS32_INSN_LWI, NDS32_INSN_LWI_BI, NDS32_INSN_LW,$/;"	e	enum:__anon37
NDS32_INSN_LWI	opcodes/nds32-opc.h	/^  NDS32_INSN_LH_BI, NDS32_INSN_LWI, NDS32_INSN_LWI_BI, NDS32_INSN_LW,$/;"	e	enum:__anon37
NDS32_INSN_LWI333	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB333, NDS32_INSN_LWI333, NDS32_INSN_LWI333_BI,$/;"	e	enum:__anon37
NDS32_INSN_LWI333_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB333, NDS32_INSN_LWI333, NDS32_INSN_LWI333_BI,$/;"	e	enum:__anon37
NDS32_INSN_LWI37	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI450, NDS32_INSN_SWI450, NDS32_INSN_LWI37, NDS32_INSN_SWI37,$/;"	e	enum:__anon37
NDS32_INSN_LWI37_SP	opcodes/nds32-opc.h	/^  NDS32_INSN_BREAK16, NDS32_INSN_ADDI10_SP, NDS32_INSN_LWI37_SP,$/;"	e	enum:__anon37
NDS32_INSN_LWI450	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI450, NDS32_INSN_SWI450, NDS32_INSN_LWI37, NDS32_INSN_SWI37,$/;"	e	enum:__anon37
NDS32_INSN_LWI45_FE	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDRI36_SP, NDS32_INSN_LWI45_FE, NDS32_INSN_NEG33,$/;"	e	enum:__anon37
NDS32_INSN_LWI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LH_BI, NDS32_INSN_LWI, NDS32_INSN_LWI_BI, NDS32_INSN_LW,$/;"	e	enum:__anon37
NDS32_INSN_LWI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI_GP, NDS32_INSN_DIVR, NDS32_INSN_DIVSR, NDS32_INSN_LMWA_BI,$/;"	e	enum:__anon37
NDS32_INSN_LWUP	opcodes/nds32-opc.h	/^  NDS32_INSN_LW_BI, NDS32_INSN_LWUP, NDS32_INSN_SWUP, NDS32_INSN_LBSI,$/;"	e	enum:__anon37
NDS32_INSN_LW_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LW_BI, NDS32_INSN_LWUP, NDS32_INSN_SWUP, NDS32_INSN_LBSI,$/;"	e	enum:__anon37
NDS32_INSN_MADD32	opcodes/nds32-opc.h	/^  NDS32_INSN_MULT32, NDS32_INSN_MADD32, NDS32_INSN_MSUB32, NDS32_INSN_MFUSR,$/;"	e	enum:__anon37
NDS32_INSN_MADD64	opcodes/nds32-opc.h	/^  NDS32_INSN_MADD64, NDS32_INSN_MSUBS64, NDS32_INSN_MSUB64,$/;"	e	enum:__anon37
NDS32_INSN_MADDR32	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI_GP, NDS32_INSN_MADDR32, NDS32_INSN_MSUBR32,$/;"	e	enum:__anon37
NDS32_INSN_MADDS64	opcodes/nds32-opc.h	/^  NDS32_INSN_MUL, NDS32_INSN_MULTS64, NDS32_INSN_MULT64, NDS32_INSN_MADDS64,$/;"	e	enum:__anon37
NDS32_INSN_MAX	opcodes/nds32-opc.h	/^  NDS32_INSN_MAX, NDS32_INSN_BSET, NDS32_INSN_BTGL, NDS32_INSN_BCLR,$/;"	e	enum:__anon37
NDS32_INSN_MFCPD_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_BI_CP3, NDS32_INSN_MFCPD_CP1, NDS32_INSN_MTCPD_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MFCPD_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPD_CP2, NDS32_INSN_MTCPD_CP2, NDS32_INSN_MFCPD_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFCPD_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPD_CP2, NDS32_INSN_MTCPD_CP2, NDS32_INSN_MFCPD_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFCPPW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPW_CP3, NDS32_INSN_MFCPPW_CP1, NDS32_INSN_MTCPPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MFCPPW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPPW_CP2, NDS32_INSN_MTCPPW_CP2, NDS32_INSN_MFCPPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFCPPW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPPW_CP2, NDS32_INSN_MTCPPW_CP2, NDS32_INSN_MFCPPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFCPW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPD_CP3, NDS32_INSN_MFCPW_CP1, NDS32_INSN_MTCPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MFCPW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPW_CP2, NDS32_INSN_MTCPW_CP2, NDS32_INSN_MFCPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFCPW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPW_CP2, NDS32_INSN_MTCPW_CP2, NDS32_INSN_MFCPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MFSR	opcodes/nds32-opc.h	/^  NDS32_INSN_MFSR, NDS32_INSN_MTSR, NDS32_INSN_SETEND_L,$/;"	e	enum:__anon37
NDS32_INSN_MFUSR	opcodes/nds32-opc.h	/^  NDS32_INSN_MULT32, NDS32_INSN_MADD32, NDS32_INSN_MSUB32, NDS32_INSN_MFUSR,$/;"	e	enum:__anon37
NDS32_INSN_MIN	opcodes/nds32-opc.h	/^  NDS32_INSN_DIV, NDS32_INSN_ABS, NDS32_INSN_AVE, NDS32_INSN_MIN,$/;"	e	enum:__anon37
NDS32_INSN_MOV55	opcodes/nds32-opc.h	/^  NDS32_INSN_PBSADA, NDS32_INSN_MOV55, NDS32_INSN_MOVI55, NDS32_INSN_ADDI45,$/;"	e	enum:__anon37
NDS32_INSN_MOVD44	opcodes/nds32-opc.h	/^  NDS32_INSN_MOVD44, NDS32_INSN_ADD5_PC, NDS32_INSN_BREAK16V3,$/;"	e	enum:__anon37
NDS32_INSN_MOVI	opcodes/nds32-opc.h	/^  NDS32_INSN_INVALID, NDS32_INSN_MOVI, NDS32_INSN_SETHI, NDS32_INSN_ADDI,$/;"	e	enum:__anon37
NDS32_INSN_MOVI55	opcodes/nds32-opc.h	/^  NDS32_INSN_PBSADA, NDS32_INSN_MOV55, NDS32_INSN_MOVI55, NDS32_INSN_ADDI45,$/;"	e	enum:__anon37
NDS32_INSN_MOVPI45	opcodes/nds32-opc.h	/^  NDS32_INSN_OR33, NDS32_INSN_MOVPI45, NDS32_INSN_PUSH25, NDS32_INSN_POP25,$/;"	e	enum:__anon37
NDS32_INSN_MSUB32	opcodes/nds32-opc.h	/^  NDS32_INSN_MULT32, NDS32_INSN_MADD32, NDS32_INSN_MSUB32, NDS32_INSN_MFUSR,$/;"	e	enum:__anon37
NDS32_INSN_MSUB64	opcodes/nds32-opc.h	/^  NDS32_INSN_MADD64, NDS32_INSN_MSUBS64, NDS32_INSN_MSUB64,$/;"	e	enum:__anon37
NDS32_INSN_MSUBR32	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI_GP, NDS32_INSN_MADDR32, NDS32_INSN_MSUBR32,$/;"	e	enum:__anon37
NDS32_INSN_MSUBS64	opcodes/nds32-opc.h	/^  NDS32_INSN_MADD64, NDS32_INSN_MSUBS64, NDS32_INSN_MSUB64,$/;"	e	enum:__anon37
NDS32_INSN_MSYNC	opcodes/nds32-opc.h	/^  NDS32_INSN_DPREFI_W, NDS32_INSN_DPREF, NDS32_INSN_ISYNC, NDS32_INSN_MSYNC,$/;"	e	enum:__anon37
NDS32_INSN_MTCPD_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_CPSWI_BI_CP3, NDS32_INSN_MFCPD_CP1, NDS32_INSN_MTCPD_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MTCPD_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPD_CP2, NDS32_INSN_MTCPD_CP2, NDS32_INSN_MFCPD_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MTCPD_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPD_CP3, NDS32_INSN_MFCPW_CP1, NDS32_INSN_MTCPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MTCPPW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPW_CP3, NDS32_INSN_MFCPPW_CP1, NDS32_INSN_MTCPPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MTCPPW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPPW_CP2, NDS32_INSN_MTCPPW_CP2, NDS32_INSN_MFCPPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MTCPPW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPPW_CP3, NDS32_INSN_FFB, NDS32_INSN_FFBI, NDS32_INSN_FFMISM,$/;"	e	enum:__anon37
NDS32_INSN_MTCPW_CP1	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPD_CP3, NDS32_INSN_MFCPW_CP1, NDS32_INSN_MTCPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MTCPW_CP2	opcodes/nds32-opc.h	/^  NDS32_INSN_MFCPW_CP2, NDS32_INSN_MTCPW_CP2, NDS32_INSN_MFCPW_CP3,$/;"	e	enum:__anon37
NDS32_INSN_MTCPW_CP3	opcodes/nds32-opc.h	/^  NDS32_INSN_MTCPW_CP3, NDS32_INSN_MFCPPW_CP1, NDS32_INSN_MTCPPW_CP1,$/;"	e	enum:__anon37
NDS32_INSN_MTSR	opcodes/nds32-opc.h	/^  NDS32_INSN_MFSR, NDS32_INSN_MTSR, NDS32_INSN_SETEND_L,$/;"	e	enum:__anon37
NDS32_INSN_MTUSR	opcodes/nds32-opc.h	/^  NDS32_INSN_MTUSR, NDS32_INSN_LBI, NDS32_INSN_LBI_BI, NDS32_INSN_LB,$/;"	e	enum:__anon37
NDS32_INSN_MUL	opcodes/nds32-opc.h	/^  NDS32_INSN_MUL, NDS32_INSN_MULTS64, NDS32_INSN_MULT64, NDS32_INSN_MADDS64,$/;"	e	enum:__anon37
NDS32_INSN_MUL33	opcodes/nds32-opc.h	/^  NDS32_INSN_NOT33, NDS32_INSN_MUL33, NDS32_INSN_XOR33, NDS32_INSN_AND33,$/;"	e	enum:__anon37
NDS32_INSN_MULR64	opcodes/nds32-opc.h	/^  NDS32_INSN_MULR64, NDS32_INSN_MULSR64, NDS32_INSN_SBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_MULSR64	opcodes/nds32-opc.h	/^  NDS32_INSN_MULR64, NDS32_INSN_MULSR64, NDS32_INSN_SBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_MULT32	opcodes/nds32-opc.h	/^  NDS32_INSN_MULT32, NDS32_INSN_MADD32, NDS32_INSN_MSUB32, NDS32_INSN_MFUSR,$/;"	e	enum:__anon37
NDS32_INSN_MULT64	opcodes/nds32-opc.h	/^  NDS32_INSN_MUL, NDS32_INSN_MULTS64, NDS32_INSN_MULT64, NDS32_INSN_MADDS64,$/;"	e	enum:__anon37
NDS32_INSN_MULTS64	opcodes/nds32-opc.h	/^  NDS32_INSN_MUL, NDS32_INSN_MULTS64, NDS32_INSN_MULT64, NDS32_INSN_MADDS64,$/;"	e	enum:__anon37
NDS32_INSN_NEG33	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDRI36_SP, NDS32_INSN_LWI45_FE, NDS32_INSN_NEG33,$/;"	e	enum:__anon37
NDS32_INSN_NOR	opcodes/nds32-opc.h	/^  NDS32_INSN_OR, NDS32_INSN_NOR, NDS32_INSN_SVA, NDS32_INSN_SVS,$/;"	e	enum:__anon37
NDS32_INSN_NOT33	opcodes/nds32-opc.h	/^  NDS32_INSN_NOT33, NDS32_INSN_MUL33, NDS32_INSN_XOR33, NDS32_INSN_AND33,$/;"	e	enum:__anon37
NDS32_INSN_OR	opcodes/nds32-opc.h	/^  NDS32_INSN_OR, NDS32_INSN_NOR, NDS32_INSN_SVA, NDS32_INSN_SVS,$/;"	e	enum:__anon37
NDS32_INSN_OR33	opcodes/nds32-opc.h	/^  NDS32_INSN_OR33, NDS32_INSN_MOVPI45, NDS32_INSN_PUSH25, NDS32_INSN_POP25,$/;"	e	enum:__anon37
NDS32_INSN_ORI	opcodes/nds32-opc.h	/^  NDS32_INSN_AND, NDS32_INSN_XORI, NDS32_INSN_XOR, NDS32_INSN_ORI,$/;"	e	enum:__anon37
NDS32_INSN_OR_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_OR_SLLI, NDS32_INSN_OR_SRLI, NDS32_INSN_XOR_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_OR_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_OR_SLLI, NDS32_INSN_OR_SRLI, NDS32_INSN_XOR_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_PBSAD	opcodes/nds32-opc.h	/^  NDS32_INSN_CLO, NDS32_INSN_BSE, NDS32_INSN_BSP, NDS32_INSN_PBSAD,$/;"	e	enum:__anon37
NDS32_INSN_PBSADA	opcodes/nds32-opc.h	/^  NDS32_INSN_PBSADA, NDS32_INSN_MOV55, NDS32_INSN_MOVI55, NDS32_INSN_ADDI45,$/;"	e	enum:__anon37
NDS32_INSN_POP25	opcodes/nds32-opc.h	/^  NDS32_INSN_OR33, NDS32_INSN_MOVPI45, NDS32_INSN_PUSH25, NDS32_INSN_POP25,$/;"	e	enum:__anon37
NDS32_INSN_PUSH25	opcodes/nds32-opc.h	/^  NDS32_INSN_OR33, NDS32_INSN_MOVPI45, NDS32_INSN_PUSH25, NDS32_INSN_POP25,$/;"	e	enum:__anon37
NDS32_INSN_RDOV	opcodes/nds32-opc.h	/^  NDS32_INSN_KHMBT, NDS32_INSN_KHMTB, NDS32_INSN_KHMTT, NDS32_INSN_RDOV,$/;"	e	enum:__anon37
NDS32_INSN_RET	opcodes/nds32-opc.h	/^  NDS32_INSN_RET, NDS32_INSN_JR_ITOFF, NDS32_INSN_JR_TOFF,$/;"	e	enum:__anon37
NDS32_INSN_RET5	opcodes/nds32-opc.h	/^  NDS32_INSN_BNES38, NDS32_INSN_J8, NDS32_INSN_JR5, NDS32_INSN_RET5,$/;"	e	enum:__anon37
NDS32_INSN_RET_ITOFF	opcodes/nds32-opc.h	/^  NDS32_INSN_RET_ITOFF, NDS32_INSN_RET_TOFF, NDS32_INSN_JRAL,$/;"	e	enum:__anon37
NDS32_INSN_RET_TOFF	opcodes/nds32-opc.h	/^  NDS32_INSN_RET_ITOFF, NDS32_INSN_RET_TOFF, NDS32_INSN_JRAL,$/;"	e	enum:__anon37
NDS32_INSN_ROTR	opcodes/nds32-opc.h	/^  NDS32_INSN_ROTRI, NDS32_INSN_ROTR, NDS32_INSN_SRLI, NDS32_INSN_SRL,$/;"	e	enum:__anon37
NDS32_INSN_ROTRI	opcodes/nds32-opc.h	/^  NDS32_INSN_ROTRI, NDS32_INSN_ROTR, NDS32_INSN_SRLI, NDS32_INSN_SRL,$/;"	e	enum:__anon37
NDS32_INSN_SB	opcodes/nds32-opc.h	/^  NDS32_INSN_SBI_BI, NDS32_INSN_SB, NDS32_INSN_SB_BI, NDS32_INSN_SHI,$/;"	e	enum:__anon37
NDS32_INSN_SBI	opcodes/nds32-opc.h	/^  NDS32_INSN_LHSI_BI, NDS32_INSN_LHS, NDS32_INSN_LHS_BI, NDS32_INSN_SBI,$/;"	e	enum:__anon37
NDS32_INSN_SBI333	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI333_BI, NDS32_INSN_SHI333, NDS32_INSN_SBI333,$/;"	e	enum:__anon37
NDS32_INSN_SBI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SBI_BI, NDS32_INSN_SB, NDS32_INSN_SB_BI, NDS32_INSN_SHI,$/;"	e	enum:__anon37
NDS32_INSN_SBI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_MULR64, NDS32_INSN_MULSR64, NDS32_INSN_SBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_SBUP	opcodes/nds32-opc.h	/^  NDS32_INSN_LBUP, NDS32_INSN_SBUP, NDS32_INSN_LMWZB_B, NDS32_INSN_LMWZB_BM,$/;"	e	enum:__anon37
NDS32_INSN_SB_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SBI_BI, NDS32_INSN_SB, NDS32_INSN_SB_BI, NDS32_INSN_SHI,$/;"	e	enum:__anon37
NDS32_INSN_SCW	opcodes/nds32-opc.h	/^  NDS32_INSN_SCW, NDS32_INSN_J, NDS32_INSN_JAL, NDS32_INSN_JR,$/;"	e	enum:__anon37
NDS32_INSN_SEB	opcodes/nds32-opc.h	/^  NDS32_INSN_SEB, NDS32_INSN_SEH, NDS32_INSN_ZEH, NDS32_INSN_WSBH,$/;"	e	enum:__anon37
NDS32_INSN_SEB33	opcodes/nds32-opc.h	/^  NDS32_INSN_SRLI45, NDS32_INSN_SLLI333, NDS32_INSN_SEB33, NDS32_INSN_SEH33,$/;"	e	enum:__anon37
NDS32_INSN_SEH	opcodes/nds32-opc.h	/^  NDS32_INSN_SEB, NDS32_INSN_SEH, NDS32_INSN_ZEH, NDS32_INSN_WSBH,$/;"	e	enum:__anon37
NDS32_INSN_SEH33	opcodes/nds32-opc.h	/^  NDS32_INSN_SRLI45, NDS32_INSN_SLLI333, NDS32_INSN_SEB33, NDS32_INSN_SEH33,$/;"	e	enum:__anon37
NDS32_INSN_SETEND_B	opcodes/nds32-opc.h	/^  NDS32_INSN_SETEND_B, NDS32_INSN_SETGIE_D, NDS32_INSN_SETGIE_E,$/;"	e	enum:__anon37
NDS32_INSN_SETEND_L	opcodes/nds32-opc.h	/^  NDS32_INSN_MFSR, NDS32_INSN_MTSR, NDS32_INSN_SETEND_L,$/;"	e	enum:__anon37
NDS32_INSN_SETGIE_D	opcodes/nds32-opc.h	/^  NDS32_INSN_SETEND_B, NDS32_INSN_SETGIE_D, NDS32_INSN_SETGIE_E,$/;"	e	enum:__anon37
NDS32_INSN_SETGIE_E	opcodes/nds32-opc.h	/^  NDS32_INSN_SETEND_B, NDS32_INSN_SETGIE_D, NDS32_INSN_SETGIE_E,$/;"	e	enum:__anon37
NDS32_INSN_SETHI	opcodes/nds32-opc.h	/^  NDS32_INSN_INVALID, NDS32_INSN_MOVI, NDS32_INSN_SETHI, NDS32_INSN_ADDI,$/;"	e	enum:__anon37
NDS32_INSN_SH	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_BI, NDS32_INSN_SH, NDS32_INSN_SH_BI, NDS32_INSN_SWI,$/;"	e	enum:__anon37
NDS32_INSN_SHI	opcodes/nds32-opc.h	/^  NDS32_INSN_SBI_BI, NDS32_INSN_SB, NDS32_INSN_SB_BI, NDS32_INSN_SHI,$/;"	e	enum:__anon37
NDS32_INSN_SHI333	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI333_BI, NDS32_INSN_SHI333, NDS32_INSN_SBI333,$/;"	e	enum:__anon37
NDS32_INSN_SHI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_BI, NDS32_INSN_SH, NDS32_INSN_SH_BI, NDS32_INSN_SWI,$/;"	e	enum:__anon37
NDS32_INSN_SHI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_GP, NDS32_INSN_SWI_GP, NDS32_INSN_LBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_SH_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_BI, NDS32_INSN_SH, NDS32_INSN_SH_BI, NDS32_INSN_SWI,$/;"	e	enum:__anon37
NDS32_INSN_SLL	opcodes/nds32-opc.h	/^  NDS32_INSN_SLLI, NDS32_INSN_SLL, NDS32_INSN_SRAI, NDS32_INSN_SRA,$/;"	e	enum:__anon37
NDS32_INSN_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_SLLI, NDS32_INSN_SLL, NDS32_INSN_SRAI, NDS32_INSN_SRA,$/;"	e	enum:__anon37
NDS32_INSN_SLLI333	opcodes/nds32-opc.h	/^  NDS32_INSN_SRLI45, NDS32_INSN_SLLI333, NDS32_INSN_SEB33, NDS32_INSN_SEH33,$/;"	e	enum:__anon37
NDS32_INSN_SLT	opcodes/nds32-opc.h	/^  NDS32_INSN_SLT, NDS32_INSN_SUBRI, NDS32_INSN_SUB, NDS32_INSN_ANDI,$/;"	e	enum:__anon37
NDS32_INSN_SLT45	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL5, NDS32_INSN_SLTI45, NDS32_INSN_SLTSI45, NDS32_INSN_SLT45,$/;"	e	enum:__anon37
NDS32_INSN_SLTI	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD, NDS32_INSN_SLTSI, NDS32_INSN_SLTS, NDS32_INSN_SLTI,$/;"	e	enum:__anon37
NDS32_INSN_SLTI45	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL5, NDS32_INSN_SLTI45, NDS32_INSN_SLTSI45, NDS32_INSN_SLT45,$/;"	e	enum:__anon37
NDS32_INSN_SLTS	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD, NDS32_INSN_SLTSI, NDS32_INSN_SLTS, NDS32_INSN_SLTI,$/;"	e	enum:__anon37
NDS32_INSN_SLTS45	opcodes/nds32-opc.h	/^  NDS32_INSN_SLTS45, NDS32_INSN_BEQZS8, NDS32_INSN_BNEZS8,$/;"	e	enum:__anon37
NDS32_INSN_SLTSI	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD, NDS32_INSN_SLTSI, NDS32_INSN_SLTS, NDS32_INSN_SLTI,$/;"	e	enum:__anon37
NDS32_INSN_SLTSI45	opcodes/nds32-opc.h	/^  NDS32_INSN_JRAL5, NDS32_INSN_SLTI45, NDS32_INSN_SLTSI45, NDS32_INSN_SLT45,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_AD	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_AIM, NDS32_INSN_SMWA_AD, NDS32_INSN_SMWA_ADM,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_ADM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_AIM, NDS32_INSN_SMWA_AD, NDS32_INSN_SMWA_ADM,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_AI	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_BD, NDS32_INSN_SMWA_BDM, NDS32_INSN_SMWA_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_AIM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_AIM, NDS32_INSN_SMWA_AD, NDS32_INSN_SMWA_ADM,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_BD	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_BD, NDS32_INSN_SMWA_BDM, NDS32_INSN_SMWA_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_BDM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWA_BD, NDS32_INSN_SMWA_BDM, NDS32_INSN_SMWA_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_ADM, NDS32_INSN_SMWA_BI, NDS32_INSN_SMWA_BIM,$/;"	e	enum:__anon37
NDS32_INSN_SMWA_BIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWA_ADM, NDS32_INSN_SMWA_BI, NDS32_INSN_SMWA_BIM,$/;"	e	enum:__anon37
NDS32_INSN_SMWZB_A	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWZB_BM, NDS32_INSN_SMWZB_A, NDS32_INSN_SMWZB_AM,$/;"	e	enum:__anon37
NDS32_INSN_SMWZB_AM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWZB_BM, NDS32_INSN_SMWZB_A, NDS32_INSN_SMWZB_AM,$/;"	e	enum:__anon37
NDS32_INSN_SMWZB_B	opcodes/nds32-opc.h	/^  NDS32_INSN_LMWZB_A, NDS32_INSN_LMWZB_AM, NDS32_INSN_SMWZB_B,$/;"	e	enum:__anon37
NDS32_INSN_SMWZB_BM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMWZB_BM, NDS32_INSN_SMWZB_A, NDS32_INSN_SMWZB_AM,$/;"	e	enum:__anon37
NDS32_INSN_SMW_AD	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_AIM, NDS32_INSN_SMW_AD, NDS32_INSN_SMW_ADM, NDS32_INSN_LLW,$/;"	e	enum:__anon37
NDS32_INSN_SMW_ADM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_AIM, NDS32_INSN_SMW_AD, NDS32_INSN_SMW_ADM, NDS32_INSN_LLW,$/;"	e	enum:__anon37
NDS32_INSN_SMW_AI	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_BD, NDS32_INSN_SMW_BDM, NDS32_INSN_SMW_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMW_AIM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_AIM, NDS32_INSN_SMW_AD, NDS32_INSN_SMW_ADM, NDS32_INSN_LLW,$/;"	e	enum:__anon37
NDS32_INSN_SMW_BD	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_BD, NDS32_INSN_SMW_BDM, NDS32_INSN_SMW_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMW_BDM	opcodes/nds32-opc.h	/^  NDS32_INSN_SMW_BD, NDS32_INSN_SMW_BDM, NDS32_INSN_SMW_AI,$/;"	e	enum:__anon37
NDS32_INSN_SMW_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_ADM, NDS32_INSN_SMW_BI, NDS32_INSN_SMW_BIM,$/;"	e	enum:__anon37
NDS32_INSN_SMW_BIM	opcodes/nds32-opc.h	/^  NDS32_INSN_LMW_ADM, NDS32_INSN_SMW_BI, NDS32_INSN_SMW_BIM,$/;"	e	enum:__anon37
NDS32_INSN_SRA	opcodes/nds32-opc.h	/^  NDS32_INSN_SLLI, NDS32_INSN_SLL, NDS32_INSN_SRAI, NDS32_INSN_SRA,$/;"	e	enum:__anon37
NDS32_INSN_SRAI	opcodes/nds32-opc.h	/^  NDS32_INSN_SLLI, NDS32_INSN_SLL, NDS32_INSN_SRAI, NDS32_INSN_SRA,$/;"	e	enum:__anon37
NDS32_INSN_SRAI45	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD45, NDS32_INSN_SUBI45, NDS32_INSN_SUB45, NDS32_INSN_SRAI45,$/;"	e	enum:__anon37
NDS32_INSN_SRL	opcodes/nds32-opc.h	/^  NDS32_INSN_ROTRI, NDS32_INSN_ROTR, NDS32_INSN_SRLI, NDS32_INSN_SRL,$/;"	e	enum:__anon37
NDS32_INSN_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_ROTRI, NDS32_INSN_ROTR, NDS32_INSN_SRLI, NDS32_INSN_SRL,$/;"	e	enum:__anon37
NDS32_INSN_SRLI45	opcodes/nds32-opc.h	/^  NDS32_INSN_SRLI45, NDS32_INSN_SLLI333, NDS32_INSN_SEB33, NDS32_INSN_SEH33,$/;"	e	enum:__anon37
NDS32_INSN_STANDBY	opcodes/nds32-opc.h	/^  NDS32_INSN_ISB, NDS32_INSN_DSB, NDS32_INSN_STANDBY, NDS32_INSN_TRAP,$/;"	e	enum:__anon37
NDS32_INSN_SUB	opcodes/nds32-opc.h	/^  NDS32_INSN_SLT, NDS32_INSN_SUBRI, NDS32_INSN_SUB, NDS32_INSN_ANDI,$/;"	e	enum:__anon37
NDS32_INSN_SUB333	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB333, NDS32_INSN_LWI333, NDS32_INSN_LWI333_BI,$/;"	e	enum:__anon37
NDS32_INSN_SUB45	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD45, NDS32_INSN_SUBI45, NDS32_INSN_SUB45, NDS32_INSN_SRAI45,$/;"	e	enum:__anon37
NDS32_INSN_SUBI333	opcodes/nds32-opc.h	/^  NDS32_INSN_ADDI333, NDS32_INSN_ADD333, NDS32_INSN_SUBI333,$/;"	e	enum:__anon37
NDS32_INSN_SUBI45	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD45, NDS32_INSN_SUBI45, NDS32_INSN_SUB45, NDS32_INSN_SRAI45,$/;"	e	enum:__anon37
NDS32_INSN_SUBRI	opcodes/nds32-opc.h	/^  NDS32_INSN_SLT, NDS32_INSN_SUBRI, NDS32_INSN_SUB, NDS32_INSN_ANDI,$/;"	e	enum:__anon37
NDS32_INSN_SUB_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_ADD_SLLI, NDS32_INSN_ADD_SRLI, NDS32_INSN_SUB_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_SUB_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_SUB_SRLI, NDS32_INSN_AND_SLLI, NDS32_INSN_AND_SRLI,$/;"	e	enum:__anon37
NDS32_INSN_SVA	opcodes/nds32-opc.h	/^  NDS32_INSN_OR, NDS32_INSN_NOR, NDS32_INSN_SVA, NDS32_INSN_SVS,$/;"	e	enum:__anon37
NDS32_INSN_SVS	opcodes/nds32-opc.h	/^  NDS32_INSN_OR, NDS32_INSN_NOR, NDS32_INSN_SVA, NDS32_INSN_SVS,$/;"	e	enum:__anon37
NDS32_INSN_SW	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI_BI, NDS32_INSN_SW, NDS32_INSN_SW_BI, NDS32_INSN_LMW_BI,$/;"	e	enum:__anon37
NDS32_INSN_SWI	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_BI, NDS32_INSN_SH, NDS32_INSN_SH_BI, NDS32_INSN_SWI,$/;"	e	enum:__anon37
NDS32_INSN_SWI333	opcodes/nds32-opc.h	/^  NDS32_INSN_LHI333, NDS32_INSN_LBI333, NDS32_INSN_SWI333,$/;"	e	enum:__anon37
NDS32_INSN_SWI333_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI333_BI, NDS32_INSN_SHI333, NDS32_INSN_SBI333,$/;"	e	enum:__anon37
NDS32_INSN_SWI37	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI450, NDS32_INSN_SWI450, NDS32_INSN_LWI37, NDS32_INSN_SWI37,$/;"	e	enum:__anon37
NDS32_INSN_SWI37_SP	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI37_SP, NDS32_INSN_BMSKI33, NDS32_INSN_FEXTI33,$/;"	e	enum:__anon37
NDS32_INSN_SWI450	opcodes/nds32-opc.h	/^  NDS32_INSN_LWI450, NDS32_INSN_SWI450, NDS32_INSN_LWI37, NDS32_INSN_SWI37,$/;"	e	enum:__anon37
NDS32_INSN_SWI_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI_BI, NDS32_INSN_SW, NDS32_INSN_SW_BI, NDS32_INSN_LMW_BI,$/;"	e	enum:__anon37
NDS32_INSN_SWI_GP	opcodes/nds32-opc.h	/^  NDS32_INSN_SHI_GP, NDS32_INSN_SWI_GP, NDS32_INSN_LBI_GP,$/;"	e	enum:__anon37
NDS32_INSN_SWUP	opcodes/nds32-opc.h	/^  NDS32_INSN_LW_BI, NDS32_INSN_LWUP, NDS32_INSN_SWUP, NDS32_INSN_LBSI,$/;"	e	enum:__anon37
NDS32_INSN_SW_BI	opcodes/nds32-opc.h	/^  NDS32_INSN_SWI_BI, NDS32_INSN_SW, NDS32_INSN_SW_BI, NDS32_INSN_LMW_BI,$/;"	e	enum:__anon37
NDS32_INSN_SYSCALL	opcodes/nds32-opc.h	/^  NDS32_INSN_TEQZ, NDS32_INSN_TNEZ, NDS32_INSN_BREAK, NDS32_INSN_SYSCALL,$/;"	e	enum:__anon37
NDS32_INSN_TEQZ	opcodes/nds32-opc.h	/^  NDS32_INSN_TEQZ, NDS32_INSN_TNEZ, NDS32_INSN_BREAK, NDS32_INSN_SYSCALL,$/;"	e	enum:__anon37
NDS32_INSN_TLBOP	opcodes/nds32-opc.h	/^  NDS32_INSN_IRET, NDS32_INSN_TLBOP, NDS32_INSN_CCTL, NDS32_INSN_DIVS,$/;"	e	enum:__anon37
NDS32_INSN_TNEZ	opcodes/nds32-opc.h	/^  NDS32_INSN_TEQZ, NDS32_INSN_TNEZ, NDS32_INSN_BREAK, NDS32_INSN_SYSCALL,$/;"	e	enum:__anon37
NDS32_INSN_TRAP	opcodes/nds32-opc.h	/^  NDS32_INSN_ISB, NDS32_INSN_DSB, NDS32_INSN_STANDBY, NDS32_INSN_TRAP,$/;"	e	enum:__anon37
NDS32_INSN_WSBH	opcodes/nds32-opc.h	/^  NDS32_INSN_SEB, NDS32_INSN_SEH, NDS32_INSN_ZEH, NDS32_INSN_WSBH,$/;"	e	enum:__anon37
NDS32_INSN_X11B33	opcodes/nds32-opc.h	/^  NDS32_INSN_ZEB33, NDS32_INSN_ZEH33, NDS32_INSN_XLSB33, NDS32_INSN_X11B33,$/;"	e	enum:__anon37
NDS32_INSN_XLSB33	opcodes/nds32-opc.h	/^  NDS32_INSN_ZEB33, NDS32_INSN_ZEH33, NDS32_INSN_XLSB33, NDS32_INSN_X11B33,$/;"	e	enum:__anon37
NDS32_INSN_XOR	opcodes/nds32-opc.h	/^  NDS32_INSN_AND, NDS32_INSN_XORI, NDS32_INSN_XOR, NDS32_INSN_ORI,$/;"	e	enum:__anon37
NDS32_INSN_XOR33	opcodes/nds32-opc.h	/^  NDS32_INSN_NOT33, NDS32_INSN_MUL33, NDS32_INSN_XOR33, NDS32_INSN_AND33,$/;"	e	enum:__anon37
NDS32_INSN_XORI	opcodes/nds32-opc.h	/^  NDS32_INSN_AND, NDS32_INSN_XORI, NDS32_INSN_XOR, NDS32_INSN_ORI,$/;"	e	enum:__anon37
NDS32_INSN_XOR_SLLI	opcodes/nds32-opc.h	/^  NDS32_INSN_OR_SLLI, NDS32_INSN_OR_SRLI, NDS32_INSN_XOR_SLLI,$/;"	e	enum:__anon37
NDS32_INSN_XOR_SRLI	opcodes/nds32-opc.h	/^  NDS32_INSN_XOR_SRLI, NDS32_INSN_BITC, NDS32_INSN_BITCI, NDS32_INSN_AADDL,$/;"	e	enum:__anon37
NDS32_INSN_ZEB33	opcodes/nds32-opc.h	/^  NDS32_INSN_ZEB33, NDS32_INSN_ZEH33, NDS32_INSN_XLSB33, NDS32_INSN_X11B33,$/;"	e	enum:__anon37
NDS32_INSN_ZEH	opcodes/nds32-opc.h	/^  NDS32_INSN_SEB, NDS32_INSN_SEH, NDS32_INSN_ZEH, NDS32_INSN_WSBH,$/;"	e	enum:__anon37
NDS32_INSN_ZEH33	opcodes/nds32-opc.h	/^  NDS32_INSN_ZEB33, NDS32_INSN_ZEH33, NDS32_INSN_XLSB33, NDS32_INSN_X11B33,$/;"	e	enum:__anon37
NDS32_LOADSTORE_BYTE	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_BYTE = 0x1,$/;"	e	enum:__anon1163
NDS32_LOADSTORE_FLOAT_D	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_FLOAT_D = 0x10,$/;"	e	enum:__anon1163
NDS32_LOADSTORE_FLOAT_S	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_FLOAT_S = 0x8,$/;"	e	enum:__anon1163
NDS32_LOADSTORE_HALF	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_HALF = 0x2,$/;"	e	enum:__anon1163
NDS32_LOADSTORE_IMM	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_IMM = 0x20$/;"	e	enum:__anon1163
NDS32_LOADSTORE_NONE	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_NONE = 0x0,$/;"	e	enum:__anon1163
NDS32_LOADSTORE_WORD	bfd/elf32-nds32.h	/^  NDS32_LOADSTORE_WORD = 0x4,$/;"	e	enum:__anon1163
NDS32_LP_REGNUM	gdb/nds32-tdep.h	/^  NDS32_LP_REGNUM = 30,		\/* Link pointer.  *\/$/;"	e	enum:nds32_regnum
NDS32_NOP16	bfd/elf32-nds32.c	92;"	d	file:
NDS32_NOP32	bfd/elf32-nds32.c	91;"	d	file:
NDS32_NUM_REGS	gdb/nds32-tdep.h	/^  NDS32_NUM_REGS,$/;"	e	enum:nds32_regnum
NDS32_NUM_SAVED_REGS	gdb/nds32-tdep.c	530;"	d	file:
NDS32_OPC_H	opcodes/nds32-opc.h	24;"	d
NDS32_PARSE_EX9IT	opcodes/nds32-dis.c	42;"	d	file:
NDS32_PARSE_EX9TAB	opcodes/nds32-dis.c	43;"	d	file:
NDS32_PARSE_INSN16	opcodes/nds32-dis.c	40;"	d	file:
NDS32_PARSE_INSN32	opcodes/nds32-dis.c	41;"	d	file:
NDS32_PC_REGNUM	gdb/nds32-tdep.h	/^  NDS32_PC_REGNUM = 32,		\/* Program counter.  *\/$/;"	e	enum:nds32_regnum
NDS32_PREINIT_SYNTAX	opcodes/nds32-asm.c	1557;"	d	file:
NDS32_R0_REGNUM	gdb/nds32-tdep.h	/^  NDS32_R0_REGNUM = 0,$/;"	e	enum:nds32_regnum
NDS32_R5_REGNUM	gdb/nds32-tdep.h	/^  NDS32_R5_REGNUM = 5,$/;"	e	enum:nds32_regnum
NDS32_RELAX_EMPTY_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_EMPTY_ROUND$/;"	e	enum:__anon1164
NDS32_RELAX_EX9_BUILD_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_EX9_BUILD_ROUND,$/;"	e	enum:__anon1164
NDS32_RELAX_EX9_DONE	bfd/elf32-nds32.h	108;"	d
NDS32_RELAX_EX9_ON	bfd/elf32-nds32.h	112;"	d
NDS32_RELAX_EX9_REPLACE_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_EX9_REPLACE_ROUND,$/;"	e	enum:__anon1164
NDS32_RELAX_JUMP_IFC_DONE	bfd/elf32-nds32.h	107;"	d
NDS32_RELAX_JUMP_IFC_ON	bfd/elf32-nds32.h	111;"	d
NDS32_RELAX_JUMP_IFC_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_JUMP_IFC_ROUND,$/;"	e	enum:__anon1164
NDS32_RELAX_NONE_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_NONE_ROUND = 0,$/;"	e	enum:__anon1164
NDS32_RELAX_NORMAL_ROUND	bfd/elf32-nds32.h	/^  NDS32_RELAX_NORMAL_ROUND,$/;"	e	enum:__anon1164
NDS32_SP_REGNUM	gdb/nds32-tdep.h	/^  NDS32_SP_REGNUM = 31,		\/* Stack pointer.  *\/$/;"	e	enum:nds32_regnum
NDS32_TA_REGNUM	gdb/nds32-tdep.h	/^  NDS32_TA_REGNUM = 15,		\/* Temporary register.  *\/$/;"	e	enum:nds32_regnum
NDS32_TDEP_H	gdb/nds32-tdep.h	22;"	d
NDSIZE	sim/bfin/dv-bfin_dma.h	45;"	d
NDSIZE_0	sim/bfin/dv-bfin_dma.h	35;"	d
NDSIZE_1	sim/bfin/dv-bfin_dma.h	36;"	d
NDSIZE_2	sim/bfin/dv-bfin_dma.h	37;"	d
NDSIZE_3	sim/bfin/dv-bfin_dma.h	38;"	d
NDSIZE_4	sim/bfin/dv-bfin_dma.h	39;"	d
NDSIZE_5	sim/bfin/dv-bfin_dma.h	40;"	d
NDSIZE_6	sim/bfin/dv-bfin_dma.h	41;"	d
NDSIZE_7	sim/bfin/dv-bfin_dma.h	42;"	d
NDSIZE_8	sim/bfin/dv-bfin_dma.h	43;"	d
NDSIZE_9	sim/bfin/dv-bfin_dma.h	44;"	d
NDSIZE_SHIFT	sim/bfin/dv-bfin_dma.h	46;"	d
NDT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NDT:$/;"	l
NDT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NDT:$/;"	l
NDXD	opcodes/ppc-opc.c	1972;"	d	file:
NE	gdb/gdbserver/linux-aarch64-low.c	/^  NE = 0x1,$/;"	e	enum:aarch64_condition_codes	file:
NE	sim/aarch64/decode.h	/^  NE = 0x1, \/* meaning Z == 0 *\/$/;"	e	enum:CondCode
NE	sim/arm/armemu.h	25;"	d
NEBI	include/cgen/basic-ops.h	46;"	d
NEBI	sim/common/cgen-ops.h	52;"	d
NEDI	include/cgen/basic-ops.h	196;"	d
NEDI	sim/common/cgen-ops.h	202;"	d
NEEDBITS	zlib/contrib/infback9/infback9.c	150;"	d	file:
NEEDBITS	zlib/infback.c	183;"	d	file:
NEEDBITS	zlib/inflate.c	516;"	d	file:
NEEDS_PAGE	include/coff/ti.h	490;"	d
NEEDS_PAGE	include/coff/tic54x.h	52;"	d
NEEDTWO	libdecnumber/decNumber.c	4944;"	d	file:
NEED_DYNAMIC_RELOCATION_P	bfd/elfxx-x86.h	91;"	d
NEED_MALLOC_GNU	gdb/gnulib/import/malloc.c	24;"	d	file:
NEED_MALLOC_GNU	gdb/gnulib/import/malloc.c	28;"	d	file:
NEED_MOD_TABLE	opcodes/i386-dis.c	12308;"	d	file:
NEED_MOD_TABLE	opcodes/i386-dis.c	12310;"	d	file:
NEED_OPCODE_TABLE	opcodes/i386-dis.c	9518;"	d	file:
NEED_OPCODE_TABLE	opcodes/i386-dis.c	9520;"	d	file:
NEED_OWN_BCOPY	readline/examples/rlfe/os.h	153;"	d
NEED_PREFIX_TABLE	opcodes/i386-dis.c	7005;"	d	file:
NEED_PREFIX_TABLE	opcodes/i386-dis.c	7007;"	d	file:
NEED_REALLOC_GNU	gdb/gnulib/import/realloc.c	26;"	d	file:
NEED_REALLOC_GNU	gdb/gnulib/import/realloc.c	29;"	d	file:
NEED_REG_TABLE	opcodes/i386-dis.c	3838;"	d	file:
NEED_REG_TABLE	opcodes/i386-dis.c	3840;"	d	file:
NEED_VEX_W_TABLE	opcodes/i386-dis.c	11539;"	d	file:
NEED_VEX_W_TABLE	opcodes/i386-dis.c	11541;"	d	file:
NEG	sim/aarch64/simulator.c	1662;"	d	file:
NEG	sim/arm/armemu.h	65;"	d
NEG	sim/msp430/msp430-sim.c	828;"	d	file:
NEG64	sim/arm/maverick.c	31;"	d	file:
NEGATIVE_BIT_SET	opcodes/arm-dis.c	3379;"	d	file:
NEGATIVE_EDGE	sim/mn10300/dv-mn103int.c	/^  NEGATIVE_EDGE,$/;"	e	enum:mn103int_trigger	file:
NEGBI	include/cgen/basic-ops.h	42;"	d
NEGBI	sim/common/cgen-ops.h	48;"	d
NEGBRANCH	sim/arm/armemu.h	440;"	d
NEGDI	include/cgen/basic-ops.h	191;"	d
NEGDI	sim/common/cgen-ops.h	197;"	d
NEGHI	include/cgen/basic-ops.h	101;"	d
NEGHI	sim/common/cgen-ops.h	107;"	d
NEGQI	include/cgen/basic-ops.h	71;"	d
NEGQI	sim/common/cgen-ops.h	77;"	d
NEGSI	include/cgen/basic-ops.h	131;"	d
NEGSI	sim/common/cgen-ops.h	137;"	d
NEG_INT_MAX	sim/testsuite/sim/or1k/flag.S	/^#define NEG_INT_MAX	-2147483648 \/* 0x80000000  *\/$/;"	d
NEG_INT_MAX_PL1	sim/testsuite/sim/or1k/flag.S	/^#define NEG_INT_MAX_PL1	-2147483647 \/* 0x80000001  *\/$/;"	d
NEHI	include/cgen/basic-ops.h	106;"	d
NEHI	sim/common/cgen-ops.h	112;"	d
NELEMS	bfd/cpu-ia64-opc.c	32;"	d	file:
NELEMS	bfd/elf32-tilepro.c	917;"	d	file:
NELEMS	bfd/elfxx-ia64.c	63;"	d	file:
NELEMS	opcodes/ia64-dis.c	28;"	d	file:
NELEMS	opcodes/ia64-gen.c	68;"	d	file:
NELS	opcodes/ia64-asmtab.c	1762;"	d	file:
NEQI	include/cgen/basic-ops.h	76;"	d
NEQI	sim/common/cgen-ops.h	82;"	d
NESI	include/cgen/basic-ops.h	136;"	d
NESI	sim/common/cgen-ops.h	142;"	d
NESR_DI_SIZE	sim/frv/frv-sim.h	762;"	d
NESR_HI_SIZE	sim/frv/frv-sim.h	760;"	d
NESR_MEM_ADDRESS_NOT_ALIGNED	sim/frv/frv-sim.h	755;"	d
NESR_QI_SIZE	sim/frv/frv-sim.h	758;"	d
NESR_REGISTER_NOT_ALIGNED	sim/frv/frv-sim.h	756;"	d
NESR_SI_SIZE	sim/frv/frv-sim.h	761;"	d
NESR_UHI_SIZE	sim/frv/frv-sim.h	759;"	d
NESR_UQI_SIZE	sim/frv/frv-sim.h	757;"	d
NESR_XI_SIZE	sim/frv/frv-sim.h	763;"	d
NET	include/opcode/arc.h	/^  NET,$/;"	e	enum:__anon1255
NEWABI_P	bfd/elfxx-mips.c	797;"	d	file:
NEWHOWTO	bfd/bfd-in2.h	2618;"	d
NEWLINE	readline/chardefs.h	129;"	d
NEW_C	sim/mcore/interp.c	119;"	d	file:
NEW_PATTERN	gdb/gnulib/import/fnmatch_loop.c	1076;"	d	file:
NEW_PATTERN	gdb/gnulib/import/fnmatch_loop.c	1110;"	d	file:
NEW_PLT_ENTRY_SIZE	bfd/elf64-alpha.c	94;"	d	file:
NEW_PLT_HEADER_SIZE	bfd/elf64-alpha.c	93;"	d	file:
NEW_TTY_DRIVER	readline/rldefs.h	44;"	d
NEW_VERSION_ID	include/som/aout.h	67;"	d
NEXT	bfd/cpu-m32r.c	30;"	d	file:
NEXT	bfd/cpu-nds32.c	31;"	d	file:
NEXT	bfd/cpu-v850.c	30;"	d	file:
NEXT	bfd/cpu-v850.c	42;"	d	file:
NEXT	bfd/cpu-v850.c	43;"	d	file:
NEXT	sim/cris/semcrisv10f-switch.c	280;"	d	file:
NEXT	sim/cris/semcrisv10f-switch.c	285;"	d	file:
NEXT	sim/cris/semcrisv32f-switch.c	284;"	d	file:
NEXT	sim/cris/semcrisv32f-switch.c	289;"	d	file:
NEXT	sim/iq2000/sem-switch.c	221;"	d	file:
NEXT	sim/iq2000/sem-switch.c	226;"	d	file:
NEXT	sim/lm32/sem-switch.c	139;"	d	file:
NEXT	sim/lm32/sem-switch.c	144;"	d	file:
NEXT	sim/m32r/sem-switch.c	181;"	d	file:
NEXT	sim/m32r/sem-switch.c	186;"	d	file:
NEXT	sim/m32r/sem2-switch.c	372;"	d	file:
NEXT	sim/m32r/sem2-switch.c	377;"	d	file:
NEXT	sim/m32r/semx-switch.c	365;"	d	file:
NEXT	sim/m32r/semx-switch.c	370;"	d	file:
NEXT	sim/or1k/sem-switch.c	185;"	d	file:
NEXT	sim/or1k/sem-switch.c	190;"	d	file:
NEXT	sim/sh64/sem-compact-switch.c	271;"	d	file:
NEXT	sim/sh64/sem-compact-switch.c	276;"	d	file:
NEXT	sim/sh64/sem-media-switch.c	285;"	d	file:
NEXT	sim/sh64/sem-media-switch.c	290;"	d	file:
NEXT	zlib/examples/gun.c	155;"	d	file:
NEXT1	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT1:$/;"	l
NEXT10	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT10:$/;"	l
NEXT11	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT11:$/;"	l
NEXT12	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT12:$/;"	l
NEXT13	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT13:$/;"	l
NEXT14	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT14:$/;"	l
NEXT15	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT15:$/;"	l
NEXT16	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT16:$/;"	l
NEXT2	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT2:$/;"	l
NEXT3	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT3:$/;"	l
NEXT4	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT4:$/;"	l
NEXT5	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT5:$/;"	l
NEXT6	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT6:$/;"	l
NEXT7	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT7:$/;"	l
NEXT8	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT8:$/;"	l
NEXT9	sim/testsuite/sim/bfin/se_kills2.S	/^NEXT9:$/;"	l
NEXTBYTE	opcodes/m68k-dis.c	75;"	d	file:
NEXTBYTE	opcodes/vax-dis.c	53;"	d	file:
NEXTCYCLE	sim/arm/armemu.h	312;"	d
NEXTDOUBLE	opcodes/m68k-dis.c	135;"	d	file:
NEXTEXTEND	opcodes/m68k-dis.c	147;"	d	file:
NEXTLONG	opcodes/m68k-dis.c	101;"	d	file:
NEXTLONG	opcodes/vax-dis.c	65;"	d	file:
NEXTPACKED	opcodes/m68k-dis.c	162;"	d	file:
NEXTSINGLE	opcodes/m68k-dis.c	123;"	d	file:
NEXTULONG	opcodes/m68k-dis.c	112;"	d	file:
NEXTWORD	opcodes/m68k-dis.c	88;"	d	file:
NEXTWORD	opcodes/vax-dis.c	59;"	d	file:
NEXT_IS_ADDR	opcodes/ns32k-dis.c	95;"	d	file:
NEXT_LINE	readline/histsearch.c	85;"	d	file:
NEXT_SEC	bfd/elf32-arm.c	5352;"	d	file:
NEXT_SEC	bfd/elf32-arm.c	5424;"	d	file:
NEXT_TRACEFRAME	gdb/gdbserver/tracepoint.c	1189;"	d	file:
NEXT_TRACEFRAME_1	gdb/gdbserver/tracepoint.c	1186;"	d	file:
NE_NOFLAG	sim/frv/frv-sim.h	397;"	d
NFLAG	sim/arm/armemu.h	80;"	d
NFLDS	include/opcode/tic6x-insn-formats.h	43;"	d
NFLDS	include/opcode/tic6x-insn-formats.h	588;"	d
NFLDS1	include/opcode/tic6x-insn-formats.h	44;"	d
NFLDS1	include/opcode/tic6x-insn-formats.h	589;"	d
NFLDS2	include/opcode/tic6x-insn-formats.h	45;"	d
NFLDS2	include/opcode/tic6x-insn-formats.h	590;"	d
NFLDS3	include/opcode/tic6x-insn-formats.h	46;"	d
NFLDS3	include/opcode/tic6x-insn-formats.h	591;"	d
NFLDS5	include/opcode/tic6x-insn-formats.h	47;"	d
NFLDS5	include/opcode/tic6x-insn-formats.h	592;"	d
NFLDS6	include/opcode/tic6x-insn-formats.h	48;"	d
NFLDS6	include/opcode/tic6x-insn-formats.h	593;"	d
NFLDS7	include/opcode/tic6x-insn-formats.h	49;"	d
NFLDS7	include/opcode/tic6x-insn-formats.h	594;"	d
NFORKS	gdb/testsuite/gdb.threads/fork-plus-threads.c	27;"	d	file:
NFORKS	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	37;"	d	file:
NFPR	include/opcode/riscv.h	267;"	d
NFP_3200_CPPTGT_ARM	include/elf/nfp.h	54;"	d
NFP_3200_CPPTGT_CAP	include/elf/nfp.h	56;"	d
NFP_3200_CPPTGT_CLS	include/elf/nfp.h	58;"	d
NFP_3200_CPPTGT_CRYPTO	include/elf/nfp.h	55;"	d
NFP_3200_CPPTGT_CT	include/elf/nfp.h	57;"	d
NFP_3200_CPPTGT_GS	include/elf/nfp.h	52;"	d
NFP_3200_CPPTGT_HASH	include/elf/nfp.h	50;"	d
NFP_3200_CPPTGT_MSF0	include/elf/nfp.h	47;"	d
NFP_3200_CPPTGT_MSF1	include/elf/nfp.h	49;"	d
NFP_3200_CPPTGT_MU	include/elf/nfp.h	51;"	d
NFP_3200_CPPTGT_PCIE	include/elf/nfp.h	53;"	d
NFP_3200_CPPTGT_QDR	include/elf/nfp.h	48;"	d
NFP_6000_CPPTGT_ARM	include/elf/nfp.h	65;"	d
NFP_6000_CPPTGT_CLS	include/elf/nfp.h	68;"	d
NFP_6000_CPPTGT_CRYPTO	include/elf/nfp.h	66;"	d
NFP_6000_CPPTGT_CTXPB	include/elf/nfp.h	67;"	d
NFP_6000_CPPTGT_ILA	include/elf/nfp.h	62;"	d
NFP_6000_CPPTGT_MU	include/elf/nfp.h	63;"	d
NFP_6000_CPPTGT_NBI	include/elf/nfp.h	60;"	d
NFP_6000_CPPTGT_PCIE	include/elf/nfp.h	64;"	d
NFP_6000_CPPTGT_VQDR	include/elf/nfp.h	61;"	d
NFP_IREG_ENTRY_WO_COH	include/elf/nfp.h	204;"	d
NFP_IREG_ENTRY_WO_CTX	include/elf/nfp.h	202;"	d
NFP_IREG_ENTRY_WO_NLW	include/elf/nfp.h	201;"	d
NFP_IREG_ENTRY_WO_VTP	include/elf/nfp.h	203;"	d
NFP_IREG_VTP_CONST	include/elf/nfp.h	190;"	d
NFP_IREG_VTP_FORCE	include/elf/nfp.h	189;"	d
NFP_IREG_VTP_INVALID	include/elf/nfp.h	194;"	d
NFP_IREG_VTP_REQUIRED	include/elf/nfp.h	191;"	d
NFP_IREG_VTP_VOLATILE_INIT	include/elf/nfp.h	192;"	d
NFP_IREG_VTP_VOLATILE_NOINIT	include/elf/nfp.h	193;"	d
NFP_ME27_INSTR_ALU	include/opcode/nfp.h	50;"	d
NFP_ME27_INSTR_ALU_SHF	include/opcode/nfp.h	45;"	d
NFP_ME27_INSTR_BRANCH	include/opcode/nfp.h	75;"	d
NFP_ME27_INSTR_BR_ALU	include/opcode/nfp.h	90;"	d
NFP_ME27_INSTR_BR_BIT	include/opcode/nfp.h	85;"	d
NFP_ME27_INSTR_BR_BYTE	include/opcode/nfp.h	80;"	d
NFP_ME27_INSTR_CMD	include/opcode/nfp.h	40;"	d
NFP_ME27_INSTR_CTX_ARB	include/opcode/nfp.h	65;"	d
NFP_ME27_INSTR_IMMED	include/opcode/nfp.h	55;"	d
NFP_ME27_INSTR_IS_ALU	include/opcode/nfp.h	51;"	d
NFP_ME27_INSTR_IS_ALU_SHF	include/opcode/nfp.h	46;"	d
NFP_ME27_INSTR_IS_BRANCH	include/opcode/nfp.h	76;"	d
NFP_ME27_INSTR_IS_BR_ALU	include/opcode/nfp.h	91;"	d
NFP_ME27_INSTR_IS_BR_BIT	include/opcode/nfp.h	86;"	d
NFP_ME27_INSTR_IS_BR_BYTE	include/opcode/nfp.h	81;"	d
NFP_ME27_INSTR_IS_CMD	include/opcode/nfp.h	41;"	d
NFP_ME27_INSTR_IS_CTX_ARB	include/opcode/nfp.h	66;"	d
NFP_ME27_INSTR_IS_IMMED	include/opcode/nfp.h	56;"	d
NFP_ME27_INSTR_IS_LD_FIELD	include/opcode/nfp.h	61;"	d
NFP_ME27_INSTR_IS_LOCAL_CSR	include/opcode/nfp.h	71;"	d
NFP_ME27_INSTR_IS_MULT	include/opcode/nfp.h	96;"	d
NFP_ME27_INSTR_LD_FIELD	include/opcode/nfp.h	60;"	d
NFP_ME27_INSTR_LOCAL_CSR	include/opcode/nfp.h	70;"	d
NFP_ME27_INSTR_MASK_ALU	include/opcode/nfp.h	49;"	d
NFP_ME27_INSTR_MASK_ALU_SHF	include/opcode/nfp.h	44;"	d
NFP_ME27_INSTR_MASK_BRANCH	include/opcode/nfp.h	74;"	d
NFP_ME27_INSTR_MASK_BR_ALU	include/opcode/nfp.h	89;"	d
NFP_ME27_INSTR_MASK_BR_BIT	include/opcode/nfp.h	84;"	d
NFP_ME27_INSTR_MASK_BR_BYTE	include/opcode/nfp.h	79;"	d
NFP_ME27_INSTR_MASK_CMD	include/opcode/nfp.h	39;"	d
NFP_ME27_INSTR_MASK_CTX_ARB	include/opcode/nfp.h	64;"	d
NFP_ME27_INSTR_MASK_IMMED	include/opcode/nfp.h	54;"	d
NFP_ME27_INSTR_MASK_LD_FIELD	include/opcode/nfp.h	59;"	d
NFP_ME27_INSTR_MASK_LOCAL_CSR	include/opcode/nfp.h	69;"	d
NFP_ME27_INSTR_MASK_MULT	include/opcode/nfp.h	94;"	d
NFP_ME27_INSTR_MULT	include/opcode/nfp.h	95;"	d
NFP_ME28_INSTR_ALU	include/opcode/nfp.h	111;"	d
NFP_ME28_INSTR_ALU_SHF	include/opcode/nfp.h	106;"	d
NFP_ME28_INSTR_BRANCH	include/opcode/nfp.h	136;"	d
NFP_ME28_INSTR_BR_ALU	include/opcode/nfp.h	151;"	d
NFP_ME28_INSTR_BR_BIT	include/opcode/nfp.h	146;"	d
NFP_ME28_INSTR_BR_BYTE	include/opcode/nfp.h	141;"	d
NFP_ME28_INSTR_CMD	include/opcode/nfp.h	101;"	d
NFP_ME28_INSTR_CTX_ARB	include/opcode/nfp.h	126;"	d
NFP_ME28_INSTR_IMMED	include/opcode/nfp.h	116;"	d
NFP_ME28_INSTR_IS_ALU	include/opcode/nfp.h	112;"	d
NFP_ME28_INSTR_IS_ALU_SHF	include/opcode/nfp.h	107;"	d
NFP_ME28_INSTR_IS_BRANCH	include/opcode/nfp.h	137;"	d
NFP_ME28_INSTR_IS_BR_ALU	include/opcode/nfp.h	152;"	d
NFP_ME28_INSTR_IS_BR_BIT	include/opcode/nfp.h	147;"	d
NFP_ME28_INSTR_IS_BR_BYTE	include/opcode/nfp.h	142;"	d
NFP_ME28_INSTR_IS_CMD	include/opcode/nfp.h	102;"	d
NFP_ME28_INSTR_IS_CTX_ARB	include/opcode/nfp.h	127;"	d
NFP_ME28_INSTR_IS_IMMED	include/opcode/nfp.h	117;"	d
NFP_ME28_INSTR_IS_LD_FIELD	include/opcode/nfp.h	122;"	d
NFP_ME28_INSTR_IS_LOCAL_CSR	include/opcode/nfp.h	132;"	d
NFP_ME28_INSTR_IS_MULT	include/opcode/nfp.h	157;"	d
NFP_ME28_INSTR_LD_FIELD	include/opcode/nfp.h	121;"	d
NFP_ME28_INSTR_LOCAL_CSR	include/opcode/nfp.h	131;"	d
NFP_ME28_INSTR_MASK_ALU	include/opcode/nfp.h	110;"	d
NFP_ME28_INSTR_MASK_ALU_SHF	include/opcode/nfp.h	105;"	d
NFP_ME28_INSTR_MASK_BRANCH	include/opcode/nfp.h	135;"	d
NFP_ME28_INSTR_MASK_BR_ALU	include/opcode/nfp.h	150;"	d
NFP_ME28_INSTR_MASK_BR_BIT	include/opcode/nfp.h	145;"	d
NFP_ME28_INSTR_MASK_BR_BYTE	include/opcode/nfp.h	140;"	d
NFP_ME28_INSTR_MASK_CMD	include/opcode/nfp.h	100;"	d
NFP_ME28_INSTR_MASK_CTX_ARB	include/opcode/nfp.h	125;"	d
NFP_ME28_INSTR_MASK_IMMED	include/opcode/nfp.h	115;"	d
NFP_ME28_INSTR_MASK_LD_FIELD	include/opcode/nfp.h	120;"	d
NFP_ME28_INSTR_MASK_LOCAL_CSR	include/opcode/nfp.h	130;"	d
NFP_ME28_INSTR_MASK_MULT	include/opcode/nfp.h	155;"	d
NFP_ME28_INSTR_MULT	include/opcode/nfp.h	156;"	d
NF_COMPLEX	include/aout/stab_gnu.h	50;"	d
NF_COMPLEX16	include/aout/stab_gnu.h	51;"	d
NF_COMPLEX32	include/aout/stab_gnu.h	52;"	d
NF_DOUBLE	include/aout/stab_gnu.h	49;"	d
NF_LDOUBLE	include/aout/stab_gnu.h	53;"	d
NF_NONE	include/aout/stab_gnu.h	47;"	d
NF_SINGLE	include/aout/stab_gnu.h	48;"	d
NFlag	sim/arm/armdefs.h	/^  ARMword NFlag, ZFlag, CFlag, VFlag, IFFlags;	\/* dummy flags for speed *\/$/;"	m	struct:ARMul_State
NGARDS	sim/ppc/dp-bit.c	116;"	d	file:
NGARDS	sim/ppc/dp-bit.c	96;"	d	file:
NGETTEXT	intl/ngettext.c	/^NGETTEXT (msgid1, msgid2, n)$/;"	f
NGETTEXT	intl/ngettext.c	46;"	d	file:
NGETTEXT	intl/ngettext.c	49;"	d	file:
NGPR	include/opcode/riscv.h	266;"	d
NHANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NHANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^NHANDLE:            \/\/ NMI Handler 2$/;"	l
NIA	sim/ppc/idecode_fields.h	35;"	d
NIB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NIB:$/;"	l
NIB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NIB:$/;"	l
NIBBLE	bfd/ihex.c	134;"	d	file:
NIBBLE	bfd/srec.c	115;"	d	file:
NIBBLE	bfd/tekhex.c	91;"	d	file:
NIBBLE	bfd/verilog.c	65;"	d	file:
NIL	opcodes/dlx-dis.c	34;"	d	file:
NIL	zlib/contrib/puff/puff.h	29;"	d
NIL	zlib/deflate.c	107;"	d	file:
NINTR	gdb/ser-go32.c	174;"	d	file:
NIOS2R1_NEXT	bfd/cpu-nios2.c	64;"	d	file:
NIOS2R2_NEXT	bfd/cpu-nios2.c	65;"	d	file:
NIOS2_BADADDR_REGNUM	gdb/nios2-tdep.h	53;"	d
NIOS2_BA_REGNUM	gdb/nios2-tdep.h	37;"	d
NIOS2_BREAKPOINT	gdb/gdbserver/linux-nios2-low.c	102;"	d	file:
NIOS2_BREAKPOINT	gdb/gdbserver/linux-nios2-low.c	105;"	d	file:
NIOS2_BSTATUS_REGNUM	gdb/nios2-tdep.h	44;"	d
NIOS2_CDX_OPCODE_SIZE	gdb/nios2-tdep.h	67;"	d
NIOS2_CONFIG_REGNUM	gdb/nios2-tdep.h	54;"	d
NIOS2_CPUID_REGNUM	gdb/nios2-tdep.h	47;"	d
NIOS2_EA_REGNUM	gdb/nios2-tdep.h	36;"	d
NIOS2_ECCINJ_REGNUM	gdb/nios2-tdep.h	52;"	d
NIOS2_ELF_DATA	bfd/elf-bfd.h	/^  NIOS2_ELF_DATA,$/;"	e	enum:elf_target_id
NIOS2_ESTATUS_REGNUM	gdb/nios2-tdep.h	43;"	d
NIOS2_EXCEPTION_REGNUM	gdb/nios2-tdep.h	48;"	d
NIOS2_FIRST_ARGREG	gdb/nios2-tdep.h	59;"	d
NIOS2_FP_REGNUM	gdb/nios2-tdep.h	35;"	d
NIOS2_GP_REGNUM	gdb/nios2-tdep.h	33;"	d
NIOS2_GREGS_SIZE	gdb/nios2-linux-tdep.c	53;"	d	file:
NIOS2_IENABLE_REGNUM	gdb/nios2-tdep.h	45;"	d
NIOS2_INSN_CALL	include/opcode/nios2.h	174;"	d
NIOS2_INSN_CBRANCH	include/opcode/nios2.h	173;"	d
NIOS2_INSN_MACRO	include/opcode/nios2.h	166;"	d
NIOS2_INSN_MACRO_MOV	include/opcode/nios2.h	167;"	d
NIOS2_INSN_MACRO_MOVI	include/opcode/nios2.h	168;"	d
NIOS2_INSN_MACRO_MOVIA	include/opcode/nios2.h	169;"	d
NIOS2_INSN_OPTARG	include/opcode/nios2.h	176;"	d
NIOS2_INSN_RELAXABLE	include/opcode/nios2.h	171;"	d
NIOS2_INSN_UBRANCH	include/opcode/nios2.h	172;"	d
NIOS2_IPENDING_REGNUM	gdb/nios2-tdep.h	46;"	d
NIOS2_LAST_ARGREG	gdb/nios2-tdep.h	60;"	d
NIOS2_MPUACC_REGNUM	gdb/nios2-tdep.h	56;"	d
NIOS2_MPUBASE_REGNUM	gdb/nios2-tdep.h	55;"	d
NIOS2_NUM_R1_OPCODES	opcodes/nios2-opc.c	401;"	d	file:
NIOS2_NUM_R1_OPCODES	opcodes/nios2-opc.c	748;"	d	file:
NIOS2_NUM_R2_OPCODES	opcodes/nios2-opc.c	741;"	d	file:
NIOS2_NUM_R2_OPCODES	opcodes/nios2-opc.c	749;"	d	file:
NIOS2_NUM_REGS	gdb/nios2-tdep.c	/^gdb_static_assert (ARRAY_SIZE (nios2_dwarf2gdb_regno_map) == NIOS2_NUM_REGS);$/;"	v
NIOS2_NUM_REGS	gdb/nios2-tdep.h	63;"	d
NIOS2_NUM_REGS	opcodes/nios2-opc.c	163;"	d	file:
NIOS2_NUM_REGS	opcodes/nios2-opc.c	171;"	d	file:
NIOS2_OPCODE_SIZE	gdb/nios2-tdep.h	66;"	d
NIOS2_PC_REGNUM	gdb/nios2-tdep.h	39;"	d
NIOS2_PTEADDR_REGNUM	gdb/nios2-tdep.h	49;"	d
NIOS2_R2_REGNUM	gdb/nios2-tdep.h	28;"	d
NIOS2_R3_REGNUM	gdb/nios2-tdep.h	29;"	d
NIOS2_R4_REGNUM	gdb/nios2-tdep.h	31;"	d
NIOS2_R7_REGNUM	gdb/nios2-tdep.h	32;"	d
NIOS2_RA_REGNUM	gdb/nios2-tdep.h	38;"	d
NIOS2_SIGRETURN_REGSAVE_OFFSET	gdb/nios2-linux-tdep.c	131;"	d	file:
NIOS2_SIGRETURN_TRAMP_ADDR	gdb/nios2-linux-tdep.c	130;"	d	file:
NIOS2_SP_REGNUM	gdb/nios2-tdep.h	34;"	d
NIOS2_STATUS_REGNUM	gdb/nios2-tdep.h	42;"	d
NIOS2_TDEP_H	gdb/nios2-tdep.h	21;"	d
NIOS2_TLBACC_REGNUM	gdb/nios2-tdep.h	50;"	d
NIOS2_TLBMISC_REGNUM	gdb/nios2-tdep.h	51;"	d
NIOS2_Z_REGNUM	gdb/nios2-tdep.h	27;"	d
NIT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NIT:$/;"	l
NIT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NIT:$/;"	l
NJB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NJB:$/;"	l
NJB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NJB:$/;"	l
NJT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NJT:$/;"	l
NJT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NJT:$/;"	l
NKB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NKB:$/;"	l
NKB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NKB:$/;"	l
NKT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^NKT:$/;"	l
NKT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^NKT:$/;"	l
NL	libiberty/cp-demangle.c	1779;"	d	file:
NMAGIC	bfd/pdp11.c	90;"	d	file:
NMAGIC	include/aout/aout64.h	49;"	d
NMAGIC	include/aout/aout64.h	58;"	d
NMAGIC	include/bout.h	57;"	d
NMAX	zlib/adler32.c	13;"	d	file:
NMIReset	sim/mips/sim-main.h	/^  NMIReset                = 31,    \/* Reserved in MIPS32\/MIPS64.  *\/$/;"	e	enum:ExceptionCause
NMI_GROUP	sim/mn10300/dv-mn103int.c	/^  NMI_GROUP,$/;"	e	enum:mn103int_type	file:
NMI_PORT	sim/m68hc11/dv-m68hc11.c	/^  NMI_PORT,$/;"	e	enum:__anon524	file:
NMI_PORT	sim/mips/dv-tx3904cpu.c	/^  NMI_PORT,$/;"	e	enum:__anon851	file:
NMI_PORT	sim/mn10300/dv-mn103cpu.c	/^  NMI_PORT,$/;"	e	enum:__anon801	file:
NMI_PORT	sim/mn10300/dv-mn103int.c	/^  NMI_PORT,$/;"	e	enum:__anon792	file:
NMI_VEC	gdb/stubs/sh-stub.c	241;"	d	file:
NMI_VECTOR_START	sim/cr16/cr16_sim.h	411;"	d
NM_FBSD_H	gdb/config/i386/nm-fbsd.h	21;"	d
NM_I386GNU_H	gdb/config/i386/nm-i386gnu.h	20;"	d
NM_NTO_H	gdb/config/nm-nto.h	23;"	d
NM_SOL2_H	gdb/config/sparc/nm-sol2.h	21;"	d
NN	bfd/cpu-alpha.c	42;"	d	file:
NN	bfd/cpu-mips.c	111;"	d	file:
NN	bfd/cpu-riscv.c	66;"	d	file:
NNN	opcodes/ppc-opc.c	2449;"	d	file:
NO16_OPD	include/opcode/score-inst.h	/^  NO16_OPD,$/;"	e	enum:score_insn_type
NO371	opcodes/ppc-opc.c	3504;"	d	file:
NOACT	bfd/linker.c	/^  NOACT,	\/* No action.  *\/$/;"	e	enum:link_action	file:
NOCHECKS	bfd/aix386-core.c	35;"	d	file:
NODS	opcodes/micromips-opc.c	201;"	d	file:
NODS	opcodes/mips-opc.c	226;"	d	file:
NODS	opcodes/mips16-opc.c	186;"	d	file:
NODX_MASK	opcodes/ppc-opc.c	2806;"	d	file:
NOINLINE	gdb/testsuite/gdb.arch/i386-mpx-map.c	27;"	d	file:
NOINLINE	gdb/testsuite/gdb.arch/i386-mpx.c	24;"	d	file:
NOINLINE	gdb/testsuite/gdb.arch/i386-pkru.c	24;"	d	file:
NOKILL	gdb/procfs.c	/^enum { NOKILL, KILL };$/;"	e	enum:__anon1750	file:
NOMACROS	gdb/gdb_curses.h	39;"	d
NON32	opcodes/ppc-opc.c	3475;"	d	file:
NONE	include/opcode/arc.h	/^  NONE     = 0,$/;"	e	enum:__anon1256
NONE	include/opcode/hppa.h	39;"	d
NONEXISTANT	gdb/testsuite/gdb.base/fileio.c	69;"	d	file:
NONE_BOUND_DEFAULT	gdb/expression.h	/^  NONE_BOUND_DEFAULT,$/;"	e	enum:range_type
NONE_BOUND_DEFAULT_EXCLUSIVE	gdb/expression.h	/^  NONE_BOUND_DEFAULT_EXCLUSIVE,$/;"	e	enum:range_type
NONOPTION_P	libiberty/getopt.c	540;"	d	file:
NONPAGE_MASK	sim/rx/mem.h	44;"	d
NONSEQ	sim/arm/armemu.h	260;"	d
NONSTRICT_ALIGNMENT	sim/common/sim-config.h	/^  NONSTRICT_ALIGNMENT,$/;"	e	enum:sim_alignments
NONSTRICT_ALIGNMENT	sim/ppc/std-config.h	189;"	d
NON_ANCHORED_SEARCH	readline/histlib.h	73;"	d
NON_FUNCTION_BLOCK	gdb/mdebugread.c	/^enum block_type { FUNCTION_BLOCK, NON_FUNCTION_BLOCK };$/;"	e	enum:block_type	file:
NON_GOT	bfd/elf32-ppc.c	3292;"	d	file:
NON_GOT	bfd/elf64-ppc.c	4132;"	d	file:
NON_LAZY_PLT_ENTRY_SIZE	bfd/elf32-i386.c	543;"	d	file:
NON_LAZY_PLT_ENTRY_SIZE	bfd/elf64-x86-64.c	549;"	d	file:
NON_METHOD	gdb/value.h	/^enum oload_search_type { NON_METHOD, METHOD, BOTH };$/;"	e	enum:oload_search_type
NON_NEGATIVE	readline/chardefs.h	80;"	d
NON_NEGATIVE	readline/chardefs.h	82;"	d
NON_STANDARD	gdb/valops.c	/^enum oload_classification { STANDARD, NON_STANDARD, INCOMPATIBLE };$/;"	e	enum:oload_classification	file:
NOOP	gdb/stubs/m32r-stub.c	1157;"	d	file:
NOP	bfd/elf32-hppa.c	672;"	d	file:
NOP	bfd/elf32-hppa.c	889;"	d	file:
NOP	bfd/elf32-ppc.c	176;"	d	file:
NOP	bfd/elf32-spu.c	849;"	d	file:
NOP	bfd/elf64-ppc.c	217;"	d	file:
NOP	gdb/arch/aarch64-insn.h	/^  NOP             = (0 << 5) | HINT,$/;"	e	enum:aarch64_opcodes
NOP	gdb/testsuite/gdb.base/bp-permanent.c	28;"	d	file:
NOP	gdb/testsuite/gdb.base/bp-permanent.c	30;"	d	file:
NOP	gdb/testsuite/gdb.base/bp-permanent.c	32;"	d	file:
NOP	gdb/testsuite/gdb.threads/step-bg-decr-pc-switch-thread.c	26;"	d	file:
NOP	gdb/testsuite/gdb.threads/step-bg-decr-pc-switch-thread.c	28;"	d	file:
NOP	gdb/testsuite/gdb.trace/range-stepping.c	28;"	d	file:
NOP	gdb/testsuite/gdb.trace/range-stepping.c	30;"	d	file:
NOP	gdb/testsuite/gdb.trace/range-stepping.c	32;"	d	file:
NOP	include/opcode/d10v.h	35;"	d
NOP	include/opcode/d30v.h	29;"	d
NOP	sim/v850/sim-main.h	391;"	d
NOPAR	sim/m32r/decode2.c	32;"	d	file:
NOPAR	sim/m32r/decodex.c	32;"	d	file:
NOPCODES	opcodes/ns32k-dis.c	93;"	d	file:
NOPF	include/opcode/dlx.h	27;"	d
NOPX	opcodes/sh-opc.h	/^    NOPX,$/;"	e	enum:__anon61
NOPY	opcodes/sh-opc.h	/^    NOPY,$/;"	e	enum:__anon61
NOP_CNT_RESET	sim/or1k/or1k-sim.h	39;"	d
NOP_EXIT	sim/or1k/or1k-sim.h	36;"	d
NOP_EXIT_R3	sim/testsuite/sim/or1k/or1k-asm-test.h	111;"	d
NOP_EXIT_SILENT	sim/or1k/or1k-sim.h	46;"	d
NOP_Fixup1	opcodes/i386-dis.c	/^NOP_Fixup1 (int bytemode, int sizeflag)$/;"	f	file:
NOP_Fixup2	opcodes/i386-dis.c	/^NOP_Fixup2 (int bytemode, int sizeflag)$/;"	f	file:
NOP_GET_PS	sim/or1k/or1k-sim.h	41;"	d
NOP_GET_TICKS	sim/or1k/or1k-sim.h	40;"	d
NOP_INSN	bfd/elf32-m32r.c	27;"	d	file:
NOP_NOP	sim/or1k/or1k-sim.h	35;"	d
NOP_OPCODE	bfd/coff-sh.c	1117;"	d	file:
NOP_OPCODE	bfd/elf-m10300.c	2455;"	d	file:
NOP_OPCODE	bfd/elf32-sh.c	888;"	d	file:
NOP_OPCODE	bfd/elf32-v850.c	3420;"	d	file:
NOP_OPCODE	include/opcode/cris.h	214;"	d
NOP_OPCODE	include/opcode/i386.h	77;"	d
NOP_OPCODE_COMMON	include/opcode/cris.h	224;"	d
NOP_OPCODE_V32	include/opcode/cris.h	217;"	d
NOP_OPCODE_ZBITS_COMMON	include/opcode/cris.h	225;"	d
NOP_OR1KSIM	sim/or1k/or1k-sim.h	45;"	d
NOP_PUTC	sim/or1k/or1k-sim.h	38;"	d
NOP_RANDOM	sim/or1k/or1k-sim.h	44;"	d
NOP_REPORT	sim/or1k/or1k-sim.h	37;"	d
NOP_REPORT_R3	sim/testsuite/sim/or1k/or1k-asm-test.h	110;"	d
NOP_TRACE_OFF	sim/or1k/or1k-sim.h	43;"	d
NOP_TRACE_ON	sim/or1k/or1k-sim.h	42;"	d
NOP_Z_BITS	include/opcode/cris.h	215;"	d
NOP_Z_BITS_V32	include/opcode/cris.h	218;"	d
NORETURN	sim/common/sim-inline.h	331;"	d
NORETURN	sim/ppc/basics.h	102;"	d
NORMAL	gdb/utils.h	/^  NORMAL,$/;"	m	class:strncmp_iw_mode
NORMALCYCLE	sim/arm/armemu.h	266;"	d
NORMAL_32_TO_16	bfd/elf32-nds32.c	7868;"	d	file:
NORMAL_EXPMAX	sim/common/sim-fpu.c	160;"	d	file:
NORMAL_EXPMAX32	sim/common/sim-fpu.c	158;"	d	file:
NORMAL_EXPMAX64	sim/common/sim-fpu.c	159;"	d	file:
NORMAL_EXPMIN	sim/common/sim-fpu.c	156;"	d	file:
NORMAL_EXPMIN	sim/ppc/dp-bit.c	213;"	d	file:
NORMAL_FRAME	gdb/frame.h	/^  NORMAL_FRAME,$/;"	e	enum:frame_type
NORMAL_IDEN	opcodes/tic30-dis.c	44;"	d	file:
NORMAL_INSN	opcodes/tic30-dis.c	28;"	d	file:
NORMAL_SIGTRAMP	gdb/frv-linux-tdep.c	/^  NORMAL_SIGTRAMP = 1,$/;"	e	enum:__anon1647	file:
NOTBI	include/cgen/basic-ops.h	43;"	d
NOTBI	sim/common/cgen-ops.h	49;"	d
NOTB_LIKE	opcodes/arc-nps400-tbl.h	199;"	d
NOTDI	include/cgen/basic-ops.h	192;"	d
NOTDI	sim/common/cgen-ops.h	198;"	d
NOTE	include/opcode/ia64.h	274;"	d
NOTE_ARCH_STRING	bfd/cpu-arm.c	277;"	d	file:
NOTE_GNU_PROPERTY_SECTION_NAME	include/elf/common.h	739;"	d
NOTE_NAME	bfd/elf64-ia64-vms.c	1155;"	d	file:
NOTHALFWORDVALUE	sim/mips/sim-main.h	47;"	d
NOTHI	include/cgen/basic-ops.h	102;"	d
NOTHI	sim/common/cgen-ops.h	108;"	d
NOTHING	gdb/linespec.c	/^  NOTHING,$/;"	e	enum:linespec_complete_what	file:
NOTHING_SCHEDULED	gdb/ser-base.c	/^  NOTHING_SCHEDULED = -2$/;"	e	enum:__anon1760	file:
NOTIFY_AUTOBPT	gdb/nat/glibc_thread_db.h	/^  NOTIFY_AUTOBPT,		\/* Breakpoint at u.bptaddr is automatically$/;"	e	enum:__anon1697
NOTIFY_BPT	gdb/nat/glibc_thread_db.h	/^  NOTIFY_BPT,			\/* User must insert breakpoint at u.bptaddr. *\/$/;"	e	enum:__anon1697
NOTIFY_SYSCALL	gdb/nat/glibc_thread_db.h	/^  NOTIFY_SYSCALL		\/* System call u.syscallno will be invoked.  *\/$/;"	e	enum:__anon1697
NOTI_TO_REG	include/opcode/pyr.h	99;"	d
NOTK_TO_REG	include/opcode/pyr.h	98;"	d
NOTQI	include/cgen/basic-ops.h	72;"	d
NOTQI	sim/common/cgen-ops.h	78;"	d
NOTRACK	opcodes/i386-dis.c	482;"	d	file:
NOTRACK_Fixup	opcodes/i386-dis.c	/^NOTRACK_Fixup (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
NOTRACK_PREFIX	opcodes/i386-dis.c	12413;"	d	file:
NOTRACK_PREFIX_OPCODE	include/opcode/i386.h	74;"	d
NOTSI	include/cgen/basic-ops.h	132;"	d
NOTSI	sim/common/cgen-ops.h	138;"	d
NOT_AVAILABLE_ERROR	gdb/common/common-exceptions.h	/^  NOT_AVAILABLE_ERROR,$/;"	e	enum:errors
NOT_FOUND_ERROR	gdb/common/common-exceptions.h	/^  NOT_FOUND_ERROR,$/;"	e	enum:errors
NOT_FSF_LIST	gdb/copyright.py	/^NOT_FSF_LIST = ($/;"	v
NOT_HEX	bfd/tekhex.c	90;"	d	file:
NOT_SCHEDULED	gdb/gdbserver/remote-utils.c	/^  NOT_SCHEDULED = -1$/;"	e	enum:__anon1853	file:
NOT_STOPPING_THREADS	gdb/gdbserver/linux-low.c	/^    NOT_STOPPING_THREADS,$/;"	e	enum:stopping_threads_kind	file:
NOT_SUPPORTED_ERROR	gdb/common/common-exceptions.h	/^  NOT_SUPPORTED_ERROR,$/;"	e	enum:errors
NOUNCRYPT	zlib/contrib/minizip/unzip.c	72;"	d	file:
NOWRITE	gdb/testsuite/gdb.base/fileio.c	70;"	d	file:
NO_BASE_REGISTER	include/opcode/i386.h	94;"	d
NO_BASE_REGISTER_16	include/opcode/i386.h	95;"	d
NO_BELL	readline/rldefs.h	123;"	d
NO_COFF_LINENOS	bfd/coff-alpha.c	81;"	d	file:
NO_COFF_LINENOS	bfd/coff-mips.c	61;"	d	file:
NO_COFF_LINENOS	bfd/coff64-rs6000.c	80;"	d	file:
NO_COFF_LINENOS	bfd/elf64-alpha.c	37;"	d	file:
NO_COFF_RELOCS	bfd/coff-alpha.c	79;"	d	file:
NO_COFF_RELOCS	bfd/coff-mips.c	59;"	d	file:
NO_COFF_RELOCS	bfd/coff-rs6000.c	111;"	d	file:
NO_COFF_RELOCS	bfd/coff64-rs6000.c	275;"	d	file:
NO_COFF_RELOCS	bfd/elf64-alpha.c	35;"	d	file:
NO_COFF_SYMBOLS	bfd/coff-alpha.c	80;"	d	file:
NO_COFF_SYMBOLS	bfd/coff-mips.c	60;"	d	file:
NO_COFF_SYMBOLS	bfd/coff-rs6000.c	75;"	d	file:
NO_COFF_SYMBOLS	bfd/coff64-rs6000.c	233;"	d	file:
NO_COFF_SYMBOLS	bfd/elf64-alpha.c	36;"	d	file:
NO_CORE_COMMAND	bfd/hosts/mipsbsd.h	31;"	d
NO_CORE_COMMAND	bfd/hosts/vaxbsd.h	20;"	d
NO_CRIS_PREFIX	include/opcode/cris.h	148;"	d
NO_DATA_STRING	gdb/tui/tui-data.h	61;"	d
NO_DELAY_SLOT	opcodes/microblaze-opc.h	102;"	d
NO_DEMANGLING_STYLE_STRING	include/demangle.h	98;"	d
NO_DISASSEM_STRING	gdb/tui/tui-data.h	59;"	d
NO_DISP	include/opcode/tic30.h	145;"	d
NO_DI_MODE	sim/ppc/dp-bit.c	92;"	d	file:
NO_EMPTY_SOURCE_PROMPT	gdb/tui/tui-data.h	76;"	d
NO_ENDIAN_INLINE	sim/d10v/endian.c	5;"	d	file:
NO_ENTRY_VALUE_ERROR	gdb/common/common-exceptions.h	/^  NO_ENTRY_VALUE_ERROR,$/;"	e	enum:errors
NO_FCNTL	bfd/hosts/alphavms.h	46;"	d
NO_GET	bfd/aix386-core.c	220;"	d	file:
NO_GET	bfd/hppabsd-core.c	213;"	d	file:
NO_GET	bfd/hpux-core.c	374;"	d	file:
NO_GET	bfd/irix-core.c	275;"	d	file:
NO_GET	bfd/netbsd-core.c	257;"	d	file:
NO_GET	bfd/osf-core.c	169;"	d	file:
NO_GET	bfd/ptrace-core.c	160;"	d	file:
NO_GET	bfd/sco5-core.c	340;"	d	file:
NO_GET	bfd/trad-core.c	261;"	d	file:
NO_GET64	bfd/aix386-core.c	223;"	d	file:
NO_GET64	bfd/hppabsd-core.c	216;"	d	file:
NO_GET64	bfd/hpux-core.c	377;"	d	file:
NO_GET64	bfd/irix-core.c	278;"	d	file:
NO_GET64	bfd/netbsd-core.c	260;"	d	file:
NO_GET64	bfd/osf-core.c	172;"	d	file:
NO_GET64	bfd/ptrace-core.c	163;"	d	file:
NO_GET64	bfd/sco5-core.c	343;"	d	file:
NO_GET64	bfd/trad-core.c	264;"	d	file:
NO_GETS	bfd/aix386-core.c	222;"	d	file:
NO_GETS	bfd/hppabsd-core.c	215;"	d	file:
NO_GETS	bfd/hpux-core.c	376;"	d	file:
NO_GETS	bfd/irix-core.c	277;"	d	file:
NO_GETS	bfd/netbsd-core.c	259;"	d	file:
NO_GETS	bfd/osf-core.c	171;"	d	file:
NO_GETS	bfd/ptrace-core.c	162;"	d	file:
NO_GETS	bfd/sco5-core.c	342;"	d	file:
NO_GETS	bfd/trad-core.c	263;"	d	file:
NO_GETS64	bfd/aix386-core.c	225;"	d	file:
NO_GETS64	bfd/hppabsd-core.c	218;"	d	file:
NO_GETS64	bfd/hpux-core.c	379;"	d	file:
NO_GETS64	bfd/irix-core.c	280;"	d	file:
NO_GETS64	bfd/netbsd-core.c	262;"	d	file:
NO_GETS64	bfd/osf-core.c	174;"	d	file:
NO_GETS64	bfd/ptrace-core.c	165;"	d	file:
NO_GETS64	bfd/sco5-core.c	345;"	d	file:
NO_GETS64	bfd/trad-core.c	266;"	d	file:
NO_GZCOMPRESS	zlib/gzguts.h	54;"	d
NO_HIGHEST_ACTIVE_REG	libiberty/regex.c	5385;"	d	file:
NO_HIGHEST_ACTIVE_REG	libiberty/regex.c	8193;"	d	file:
NO_HILITE	gdb/tui/tui-data.h	72;"	d
NO_INDEX_REGISTER	include/opcode/i386.h	92;"	d
NO_INSERT	include/hashtab.h	/^enum insert_option {NO_INSERT, INSERT};$/;"	e	enum:insert_option
NO_LEADING_PERIOD	gdb/gnulib/import/fnmatch.c	73;"	d	file:
NO_LOCATOR	gdb/tui/tui-data.h	74;"	d
NO_LOWEST_ACTIVE_REG	libiberty/regex.c	5386;"	d	file:
NO_LOWEST_ACTIVE_REG	libiberty/regex.c	8194;"	d	file:
NO_MATCH	readline/readline.h	809;"	d
NO_MEMCPY	zlib/zutil.h	208;"	d
NO_MEMCPY	zlib/zutil.h	215;"	d
NO_MORE_FRAMES	gdb/mn10300-tdep.h	/^  NO_MORE_FRAMES = 0x4$/;"	e	enum:frame_kind
NO_MUNMAP	sim/testsuite/sim/cris/c/mmap6.c	5;"	d	file:
NO_MUNMAP	sim/testsuite/sim/cris/c/mmap8.c	6;"	d	file:
NO_NESR	sim/frv/frv-sim.h	752;"	d
NO_OFFSET	gdb/ppc-ravenscar-thread.c	28;"	d	file:
NO_OP	zlib/examples/gzlog.c	272;"	d	file:
NO_OPD	include/opcode/score-inst.h	/^  NO_OPD,$/;"	e	enum:score_insn_type
NO_OPD_RELOCS	bfd/elf64-ppc.c	250;"	d	file:
NO_OP_INST	opcodes/cr16-opc.c	436;"	d	file:
NO_OP_INST	opcodes/crx-opc.c	145;"	d	file:
NO_PARAMS	bfd/doc/chew.c	517;"	d	file:
NO_PCREL_MODES	bfd/som.c	635;"	d	file:
NO_PRED	opcodes/ia64-opc.h	37;"	d
NO_PREV_SUBST	readline/histlib.h	69;"	d
NO_PUT	bfd/aix386-core.c	221;"	d	file:
NO_PUT	bfd/hppabsd-core.c	214;"	d	file:
NO_PUT	bfd/hpux-core.c	375;"	d	file:
NO_PUT	bfd/irix-core.c	276;"	d	file:
NO_PUT	bfd/netbsd-core.c	258;"	d	file:
NO_PUT	bfd/osf-core.c	170;"	d	file:
NO_PUT	bfd/ptrace-core.c	161;"	d	file:
NO_PUT	bfd/sco5-core.c	341;"	d	file:
NO_PUT	bfd/trad-core.c	262;"	d	file:
NO_PUT64	bfd/aix386-core.c	224;"	d	file:
NO_PUT64	bfd/hppabsd-core.c	217;"	d	file:
NO_PUT64	bfd/hpux-core.c	378;"	d	file:
NO_PUT64	bfd/irix-core.c	279;"	d	file:
NO_PUT64	bfd/netbsd-core.c	261;"	d	file:
NO_PUT64	bfd/osf-core.c	173;"	d	file:
NO_PUT64	bfd/ptrace-core.c	164;"	d	file:
NO_PUT64	bfd/sco5-core.c	344;"	d	file:
NO_PUT64	bfd/trad-core.c	265;"	d	file:
NO_REGS_STRING	gdb/tui/tui-data.h	60;"	d
NO_RELOC	include/aout/aout64.h	/^  NO_RELOC$/;"	e	enum:reloc_type
NO_REQNO	sim/frv/cache.h	243;"	d
NO_RPTR	include/opcode/cr16.h	204;"	d
NO_RPTR	include/opcode/crx.h	212;"	d
NO_SHARED_LIB	gdb/gdb-dlfcn.c	29;"	d	file:
NO_SP	include/opcode/cr16.h	201;"	d
NO_SP	include/opcode/crx.h	209;"	d
NO_SP	sim/aarch64/simulator.c	35;"	d	file:
NO_SRC_STRING	gdb/tui/tui-data.h	58;"	d
NO_STMT_LIST_TYPE_UNIT_PSYMTAB	gdb/dwarf2read.c	7732;"	d	file:
NO_STMT_LIST_TYPE_UNIT_PSYMTAB_SIZE	gdb/dwarf2read.c	7733;"	d	file:
NO_STOP_QUIETLY	gdb/inferior.h	/^    NO_STOP_QUIETLY = 0,$/;"	e	enum:stop_kind
NO_SYMBOLS	include/opcode/h8300.h	/^  NO_SYMBOLS =  0x8000,$/;"	e	enum:h8_flags
NO_TTY_DRIVER	readline/rldefs.h	46;"	d
NO_TYPE_INS	include/opcode/cr16.h	159;"	d
NO_TYPE_INS	include/opcode/crx.h	155;"	d
NO_VALUES	gdb/extension.h	/^    NO_VALUES = PRINT_NO_VALUES,$/;"	e	enum:ext_lang_frame_args
NO_WRITE_HEADER_KLUDGE	bfd/i386aout.c	41;"	d	file:
NO_WRITE_HEADER_KLUDGE	bfd/libaout.h	612;"	d
NO_vsnprintf	zlib/gzguts.h	102;"	d
NO_vsnprintf	zlib/gzguts.h	79;"	d
NO_vsnprintf	zlib/gzguts.h	82;"	d
NO_vsnprintf	zlib/gzguts.h	93;"	d
NO_vsnprintf	zlib/gzguts.h	96;"	d
NO_vsnprintf	zlib/gzguts.h	99;"	d
NO_vsnprintf	zlib/zconf.h	538;"	d
NO_vsnprintf	zlib/zconf.h	546;"	d
NPC	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
NPS400	include/opcode/arc.h	/^  NPS400   = (1U << 15),$/;"	e	enum:__anon1256
NPS_ADDB_SIZE	opcodes/arc-opc.c	2221;"	d	file:
NPS_ANDB_SIZE	opcodes/arc-opc.c	2225;"	d	file:
NPS_BD	opcodes/arc-opc.c	2402;"	d	file:
NPS_BDLEN_MAX_LEN	opcodes/arc-opc.c	2343;"	d	file:
NPS_BD_TYPE	opcodes/arc-opc.c	2466;"	d	file:
NPS_BITOP_DST_POS	opcodes/arc-opc.c	2177;"	d	file:
NPS_BITOP_DST_POS1	opcodes/arc-opc.c	2293;"	d	file:
NPS_BITOP_DST_POS2	opcodes/arc-opc.c	2290;"	d	file:
NPS_BITOP_DST_POS3	opcodes/arc-opc.c	2287;"	d	file:
NPS_BITOP_DST_POS3_POS4	opcodes/arc-opc.c	2280;"	d	file:
NPS_BITOP_DST_POS4	opcodes/arc-opc.c	2284;"	d	file:
NPS_BITOP_DST_POS_SZ	opcodes/arc-opc.c	2187;"	d	file:
NPS_BITOP_INS_EXT	opcodes/arc-opc.c	2321;"	d	file:
NPS_BITOP_MOD1	opcodes/arc-opc.c	2318;"	d	file:
NPS_BITOP_MOD2	opcodes/arc-opc.c	2315;"	d	file:
NPS_BITOP_MOD3	opcodes/arc-opc.c	2312;"	d	file:
NPS_BITOP_MOD4	opcodes/arc-opc.c	2308;"	d	file:
NPS_BITOP_SIZE	opcodes/arc-opc.c	2183;"	d	file:
NPS_BITOP_SIZE1	opcodes/arc-opc.c	2276;"	d	file:
NPS_BITOP_SIZE2	opcodes/arc-opc.c	2272;"	d	file:
NPS_BITOP_SIZE_2B	opcodes/arc-opc.c	2191;"	d	file:
NPS_BITOP_SRC_POS	opcodes/arc-opc.c	2180;"	d	file:
NPS_BITOP_SRC_POS1	opcodes/arc-opc.c	2305;"	d	file:
NPS_BITOP_SRC_POS2	opcodes/arc-opc.c	2302;"	d	file:
NPS_BITOP_SRC_POS3	opcodes/arc-opc.c	2299;"	d	file:
NPS_BITOP_SRC_POS4	opcodes/arc-opc.c	2296;"	d	file:
NPS_BITOP_UIMM8	opcodes/arc-opc.c	2195;"	d	file:
NPS_BITS_TO_SCRAMBLE	opcodes/arc-opc.c	2336;"	d	file:
NPS_BMU_NUM	opcodes/arc-opc.c	2469;"	d	file:
NPS_CALC_ENTRY_SIZE	opcodes/arc-opc.c	2256;"	d	file:
NPS_CBD	opcodes/arc-opc.c	2438;"	d	file:
NPS_CD	opcodes/arc-opc.c	2434;"	d	file:
NPS_CJID	opcodes/arc-opc.c	2442;"	d	file:
NPS_CLBD	opcodes/arc-opc.c	2446;"	d	file:
NPS_CM	opcodes/arc-opc.c	2450;"	d	file:
NPS_CMEM_HIGH_VALUE	include/opcode/arc.h	469;"	d
NPS_CSD	opcodes/arc-opc.c	2454;"	d	file:
NPS_CXA	opcodes/arc-opc.c	2458;"	d	file:
NPS_CXD	opcodes/arc-opc.c	2462;"	d	file:
NPS_DIV_UIMM4	opcodes/arc-opc.c	2240;"	d	file:
NPS_DMA_IMM_ENTRY	opcodes/arc-opc.c	2484;"	d	file:
NPS_DMA_IMM_OFFSET	opcodes/arc-opc.c	2488;"	d	file:
NPS_DPI_DST	opcodes/arc-opc.c	2354;"	d	file:
NPS_DPI_SRC1_3B	opcodes/arc-opc.c	2359;"	d	file:
NPS_E4BY_INDEX0	opcodes/arc-opc.c	2386;"	d	file:
NPS_E4BY_INDEX1	opcodes/arc-opc.c	2389;"	d	file:
NPS_E4BY_INDEX2	opcodes/arc-opc.c	2392;"	d	file:
NPS_E4BY_INDEX3	opcodes/arc-opc.c	2395;"	d	file:
NPS_FIELD_SIZE	opcodes/arc-opc.c	2328;"	d	file:
NPS_FIELD_START_POS	opcodes/arc-opc.c	2325;"	d	file:
NPS_FXORB_SIZE	opcodes/arc-opc.c	2229;"	d	file:
NPS_HASH_BASEMAT	opcodes/arc-opc.c	2373;"	d	file:
NPS_HASH_BASEMAT2	opcodes/arc-opc.c	2383;"	d	file:
NPS_HASH_LEN	opcodes/arc-opc.c	2376;"	d	file:
NPS_HASH_NONLINEAR	opcodes/arc-opc.c	2370;"	d	file:
NPS_HASH_OFS	opcodes/arc-opc.c	2380;"	d	file:
NPS_HASH_PERM	opcodes/arc-opc.c	2367;"	d	file:
NPS_HASH_WIDTH	opcodes/arc-opc.c	2363;"	d	file:
NPS_JID	opcodes/arc-opc.c	2406;"	d	file:
NPS_LBD	opcodes/arc-opc.c	2410;"	d	file:
NPS_MBD	opcodes/arc-opc.c	2414;"	d	file:
NPS_MIN_HOFS	opcodes/arc-opc.c	2347;"	d	file:
NPS_MISC_IMM_OFFSET	opcodes/arc-opc.c	2495;"	d	file:
NPS_MISC_IMM_SIZE	opcodes/arc-opc.c	2492;"	d	file:
NPS_PMU_NUM_JOB	opcodes/arc-opc.c	2480;"	d	file:
NPS_PMU_NXT_DST	opcodes/arc-opc.c	2473;"	d	file:
NPS_PROTO_SIZE	opcodes/arc-opc.c	2542;"	d	file:
NPS_PSBC	opcodes/arc-opc.c	2351;"	d	file:
NPS_QCMP_M1	opcodes/arc-opc.c	2247;"	d	file:
NPS_QCMP_M2	opcodes/arc-opc.c	2250;"	d	file:
NPS_QCMP_M3	opcodes/arc-opc.c	2253;"	d	file:
NPS_QCMP_SIZE	opcodes/arc-opc.c	2243;"	d	file:
NPS_RA_64	opcodes/arc-opc.c	2523;"	d	file:
NPS_RB_64	opcodes/arc-opc.c	2526;"	d	file:
NPS_RBdouble_64	opcodes/arc-opc.c	2532;"	d	file:
NPS_RBdup_64	opcodes/arc-opc.c	2529;"	d	file:
NPS_RC_64	opcodes/arc-opc.c	2536;"	d	file:
NPS_RFLT_UIMM6	opcodes/arc-opc.c	2205;"	d	file:
NPS_R_DST	opcodes/arc-opc.c	2171;"	d	file:
NPS_R_DST_3B	opcodes/arc-opc.c	2159;"	d	file:
NPS_R_DST_3B_48	opcodes/arc-opc.c	2499;"	d	file:
NPS_R_DST_3B_64	opcodes/arc-opc.c	2511;"	d	file:
NPS_R_DST_3B_SHORT	opcodes/arc-opc.c	2260;"	d	file:
NPS_R_SRC1	opcodes/arc-opc.c	2174;"	d	file:
NPS_R_SRC1_3B	opcodes/arc-opc.c	2163;"	d	file:
NPS_R_SRC1_3B_48	opcodes/arc-opc.c	2503;"	d	file:
NPS_R_SRC1_3B_64	opcodes/arc-opc.c	2515;"	d	file:
NPS_R_SRC1_3B_SHORT	opcodes/arc-opc.c	2264;"	d	file:
NPS_R_SRC2_3B	opcodes/arc-opc.c	2167;"	d	file:
NPS_R_SRC2_3B_48	opcodes/arc-opc.c	2507;"	d	file:
NPS_R_SRC2_3B_64	opcodes/arc-opc.c	2519;"	d	file:
NPS_R_SRC2_3B_SHORT	opcodes/arc-opc.c	2268;"	d	file:
NPS_R_XLDST	opcodes/arc-opc.c	2237;"	d	file:
NPS_SD	opcodes/arc-opc.c	2418;"	d	file:
NPS_SHIFT_FACTOR	opcodes/arc-opc.c	2332;"	d	file:
NPS_SIMM16	opcodes/arc-opc.c	2202;"	d	file:
NPS_SM	opcodes/arc-opc.c	2422;"	d	file:
NPS_SRC1_POS	opcodes/arc-opc.c	2217;"	d	file:
NPS_SRC2_POS	opcodes/arc-opc.c	2213;"	d	file:
NPS_SRC2_POS_5B	opcodes/arc-opc.c	2340;"	d	file:
NPS_UIMM16	opcodes/arc-opc.c	2199;"	d	file:
NPS_UIMM16_0_64	opcodes/arc-opc.c	2539;"	d	file:
NPS_WHASH_SIZE	opcodes/arc-opc.c	2476;"	d	file:
NPS_WXORB_SIZE	opcodes/arc-opc.c	2233;"	d	file:
NPS_XA	opcodes/arc-opc.c	2426;"	d	file:
NPS_XD	opcodes/arc-opc.c	2430;"	d	file:
NPS_XLDST_UIMM16	opcodes/arc-opc.c	2209;"	d	file:
NPX	gdb/go32-nat.c	/^NPX;$/;"	t	typeref:struct:__anon1829	file:
NPXREG	gdb/go32-nat.c	/^NPXREG;$/;"	t	typeref:struct:__anon1828	file:
NRP_REGNUM	gdb/cris-tdep.c	/^  NRP_REGNUM  = 28,$/;"	e	enum:cris_regnums	file:
NR_16BIT_TIMERS	sim/mn10300/dv-mn103tim.c	92;"	d	file:
NR_8BIT_TIMERS	sim/mn10300/dv-mn103tim.c	91;"	d	file:
NR_BLOCKS	sim/mn10300/dv-mn103int.c	/^enum { ICR_BLOCK, IAGR_BLOCK, EXTMD_BLOCK, NR_BLOCKS };$/;"	e	enum:__anon791	file:
NR_BLOCKS	sim/mn10300/dv-mn103iop.c	/^  NR_BLOCKS$/;"	e	enum:__anon803	file:
NR_COP0_GPR	sim/mips/sim-main.h	428;"	d
NR_DOMAINS	gdb/symtab.h	/^  NR_DOMAINS$/;"	e	enum:domain_enum_tag
NR_ERRORS	gdb/common/common-exceptions.h	/^  NR_ERRORS$/;"	e	enum:errors
NR_EXPBITS	sim/common/sim-fpu.c	110;"	d	file:
NR_FGR	sim/mips/sim-main.h	437;"	d
NR_FRACBITS	sim/common/sim-fpu.c	111;"	d	file:
NR_FRAC_GUARD	sim/common/sim-fpu.c	148;"	d	file:
NR_FRAC_GUARD	sim/mips/cp1.c	1167;"	d	file:
NR_GPR	sim/iq2000/iq2000.c	/^  NR_GPR = 32,$/;"	e	enum:__anon594	file:
NR_GROUPS	sim/mn10300/dv-mn103int.c	/^  NR_GROUPS,$/;"	e	enum:__anon789	file:
NR_GUARDS	sim/common/sim-fpu.c	141;"	d	file:
NR_GUARDS32	sim/common/sim-fpu.c	139;"	d	file:
NR_GUARDS64	sim/common/sim-fpu.c	140;"	d	file:
NR_G_PORTS	sim/mn10300/dv-mn103int.c	/^  NR_G_PORTS = 124,$/;"	e	enum:__anon793	file:
NR_INTBITS	sim/common/sim-fpu.c	176;"	d	file:
NR_LEVELS	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	e	enum:level	file:
NR_OSC	sim/m68hc11/dv-m68hc11.c	136;"	d	file:
NR_PAD	sim/common/sim-fpu.c	136;"	d	file:
NR_PAD32	sim/common/sim-fpu.c	134;"	d	file:
NR_PAD64	sim/common/sim-fpu.c	135;"	d	file:
NR_PORTS	sim/mn10300/dv-mn103iop.c	75;"	d	file:
NR_PORT_A_OSC	sim/m68hc11/dv-m68hc11.c	132;"	d	file:
NR_PORT_B_OSC	sim/m68hc11/dv-m68hc11.c	133;"	d	file:
NR_PORT_C_OSC	sim/m68hc11/dv-m68hc11.c	134;"	d	file:
NR_PORT_D_OSC	sim/m68hc11/dv-m68hc11.c	135;"	d	file:
NR_REG_TIMERS	sim/mn10300/dv-mn103tim.c	93;"	d	file:
NR_SERIAL_DEVS	sim/mn10300/dv-mn103ser.c	77;"	d	file:
NR_SLOTS	sim/cr16/cr16_sim.h	/^ NR_SLOTS = 16$/;"	e	enum:__anon513
NR_SLOTS	sim/d10v/d10v_sim.h	/^ NR_SLOTS = 16,$/;"	e	enum:__anon495
NR_SOURCES	sim/mips/dv-tx3904irc.c	169;"	d	file:
NR_SPARE	sim/common/sim-fpu.c	152;"	d	file:
NR_THREADS	gdb/testsuite/gdb.threads/hand-call-in-threads.c	27;"	d	file:
NR_THREADS	gdb/testsuite/gdb.threads/interrupted-hand-call.c	28;"	d	file:
NR_THREADS	gdb/testsuite/gdb.threads/queue-signal.c	129;"	d	file:
NR_THREADS	gdb/testsuite/gdb.threads/watchthreads2.c	29;"	d	file:
NR_THREADS	gdb/testsuite/gdb.threads/wp-replication.c	32;"	d	file:
NR_TIMERS	sim/mn10300/dv-mn103tim.c	94;"	d	file:
NR_TIMER_BLOCKS	sim/mn10300/dv-mn103tim.c	/^enum { TIMER8_BLOCK, TIMER16_BLOCK, NR_TIMER_BLOCKS };$/;"	e	enum:__anon795	file:
NR_VECTORS	sim/mn10300/dv-mn103cpu.c	/^enum { NR_VECTORS = 7, };$/;"	e	enum:__anon800	file:
NR_Z_PACKET_TYPES	gdb/remote.c	/^  NR_Z_PACKET_TYPES$/;"	e	enum:Z_packet_type	file:
NR_spu_run	gdb/gdbserver/linux-ppc-low.c	198;"	d	file:
NR_spu_run	gdb/gdbserver/spu-low.c	51;"	d	file:
NR_spu_run	gdb/spu-linux-nat.c	41;"	d	file:
NR_spu_run	gdb/spu-multiarch.c	86;"	d	file:
NSI	opcodes/ppc-opc.c	2121;"	d	file:
NSIG	readline/examples/rlfe/os.h	439;"	d
NSIGS	gdb/testsuite/gdb.threads/sigthread.c	21;"	d	file:
NSISIGNOPT	opcodes/ppc-opc.c	2127;"	d	file:
NS_INTEGER_POINTER_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank NS_INTEGER_POINTER_CONVERSION_BADNESS = {3,0};$/;"	v	typeref:struct:rank
NS_POINTER_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank NS_POINTER_CONVERSION_BADNESS = {10,0};$/;"	v	typeref:struct:rank
NTHR	gdb/testsuite/gdb.python/py-thrhandle.c	22;"	d	file:
NTHREADS	gdb/testsuite/gdb.btrace/enable-running.c	21;"	d	file:
NTHREADS	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-mt.c	27;"	d	file:
NTHREADS	gdb/testsuite/gdb.mi/non-stop-exit.c	22;"	d	file:
NTHREADS	gdb/testsuite/gdb.threads/fork-plus-threads.c	30;"	d	file:
NTHREADS	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	31;"	d	file:
NTHREADS	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	24;"	d	file:
NTHREADS	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	35;"	d	file:
NTHREADS	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	24;"	d	file:
NTO_LOW_H	gdb/gdbserver/nto-low.h	20;"	d
NTO_REG_ALT	gdb/gdbserver/nto-low.h	/^  NTO_REG_ALT,$/;"	e	enum:regset_type
NTO_REG_ALT	gdb/nto-tdep.h	/^  NTO_REG_ALT,$/;"	e	enum:__anon1806
NTO_REG_END	gdb/gdbserver/nto-low.h	/^  NTO_REG_END$/;"	e	enum:regset_type
NTO_REG_END	gdb/nto-tdep.h	/^  NTO_REG_END$/;"	e	enum:__anon1806
NTO_REG_FLOAT	gdb/gdbserver/nto-low.h	/^  NTO_REG_FLOAT,$/;"	e	enum:regset_type
NTO_REG_FLOAT	gdb/nto-tdep.h	/^  NTO_REG_FLOAT,$/;"	e	enum:__anon1806
NTO_REG_GENERAL	gdb/gdbserver/nto-low.h	/^  NTO_REG_GENERAL,$/;"	e	enum:regset_type
NTO_REG_GENERAL	gdb/nto-tdep.h	/^  NTO_REG_GENERAL,$/;"	e	enum:__anon1806
NTO_REG_SYSTEM	gdb/gdbserver/nto-low.h	/^  NTO_REG_SYSTEM,$/;"	e	enum:regset_type
NTO_REG_SYSTEM	gdb/nto-tdep.h	/^  NTO_REG_SYSTEM,$/;"	e	enum:__anon1806
NT_386_IOPERM	include/elf/common.h	607;"	d
NT_386_TLS	include/elf/common.h	605;"	d
NT_ARCH	include/elf/common.h	712;"	d
NT_ARM_HW_BREAK	include/elf/common.h	642;"	d
NT_ARM_HW_WATCH	include/elf/common.h	644;"	d
NT_ARM_SVE	include/elf/common.h	646;"	d
NT_ARM_TLS	include/elf/common.h	640;"	d
NT_ARM_VFP	gdb/gdbserver/linux-aarch32-low.c	55;"	d	file:
NT_ARM_VFP	include/elf/common.h	637;"	d
NT_AUXV	include/elf/common.h	572;"	d
NT_DEF_COMMIT	include/coff/arm.h	99;"	d
NT_DEF_COMMIT	include/coff/i386.h	61;"	d
NT_DEF_COMMIT	include/coff/ia64.h	76;"	d
NT_DEF_COMMIT	include/coff/mcore.h	59;"	d
NT_DEF_COMMIT	include/coff/sh.h	43;"	d
NT_DEF_COMMIT	include/coff/x86_64.h	45;"	d
NT_DEF_RESERVE	include/coff/arm.h	98;"	d
NT_DEF_RESERVE	include/coff/i386.h	60;"	d
NT_DEF_RESERVE	include/coff/ia64.h	75;"	d
NT_DEF_RESERVE	include/coff/mcore.h	58;"	d
NT_DEF_RESERVE	include/coff/sh.h	42;"	d
NT_DEF_RESERVE	include/coff/x86_64.h	44;"	d
NT_DLL_IMAGE_BASE	include/coff/internal.h	175;"	d
NT_EXE_IMAGE_BASE	include/coff/internal.h	174;"	d
NT_FILE	include/elf/common.h	657;"	d
NT_FILE_ALIGNMENT	include/coff/arm.h	97;"	d
NT_FILE_ALIGNMENT	include/coff/i386.h	59;"	d
NT_FILE_ALIGNMENT	include/coff/ia64.h	74;"	d
NT_FILE_ALIGNMENT	include/coff/mcore.h	57;"	d
NT_FILE_ALIGNMENT	include/coff/sh.h	41;"	d
NT_FILE_ALIGNMENT	include/coff/x86_64.h	43;"	d
NT_FPREGS	include/elf/common.h	662;"	d
NT_FPREGSET	include/elf/common.h	569;"	d
NT_FREEBSD_ABI_TAG	include/elf/common.h	801;"	d
NT_FREEBSD_PROCSTAT_AUXV	include/elf/common.h	683;"	d
NT_FREEBSD_PROCSTAT_FILES	include/elf/common.h	676;"	d
NT_FREEBSD_PROCSTAT_GROUPS	include/elf/common.h	678;"	d
NT_FREEBSD_PROCSTAT_OSREL	include/elf/common.h	681;"	d
NT_FREEBSD_PROCSTAT_PROC	include/elf/common.h	675;"	d
NT_FREEBSD_PROCSTAT_PSSTRINGS	include/elf/common.h	682;"	d
NT_FREEBSD_PROCSTAT_RLIMIT	include/elf/common.h	680;"	d
NT_FREEBSD_PROCSTAT_UMASK	include/elf/common.h	679;"	d
NT_FREEBSD_PROCSTAT_VMMAP	include/elf/common.h	677;"	d
NT_FREEBSD_PTLWPINFO	include/elf/common.h	684;"	d
NT_FREEBSD_THRMISC	include/elf/common.h	674;"	d
NT_GNU_ABI_TAG	include/elf/common.h	716;"	d
NT_GNU_BUILD_ATTRIBUTE_FUNC	include/elf/common.h	723;"	d
NT_GNU_BUILD_ATTRIBUTE_OPEN	include/elf/common.h	722;"	d
NT_GNU_BUILD_ID	include/elf/common.h	718;"	d
NT_GNU_GOLD_VERSION	include/elf/common.h	719;"	d
NT_GNU_HWCAP	include/elf/common.h	717;"	d
NT_GNU_PROPERTY_TYPE_0	include/elf/common.h	720;"	d
NT_HP_COMPILER	include/elf/hppa.h	626;"	d
NT_HP_COPYRIGHT	include/elf/hppa.h	627;"	d
NT_HP_INSTRUMENTED	include/elf/hppa.h	631;"	d
NT_HP_LINKER	include/elf/hppa.h	630;"	d
NT_HP_SRCFILE_INFO	include/elf/hppa.h	629;"	d
NT_HP_UX_OPTIONS	include/elf/hppa.h	632;"	d
NT_HP_VERSION	include/elf/hppa.h	628;"	d
NT_LARCH_CPUCFG	include/elf/common.h	648;"	d
NT_LARCH_LASX	include/elf/common.h	654;"	d
NT_LARCH_LBT	include/elf/common.h	650;"	d
NT_LARCH_LSX	include/elf/common.h	652;"	d
NT_LWPSINFO	include/elf/common.h	665;"	d
NT_LWPSTATUS	include/elf/common.h	664;"	d
NT_NETBSDCORE_FIRSTMACH	include/elf/common.h	690;"	d
NT_NETBSDCORE_PROCINFO	include/elf/common.h	689;"	d
NT_NETBSD_IDENT	include/elf/common.h	792;"	d
NT_NETBSD_MARCH	include/elf/common.h	793;"	d
NT_OPENBSD_AUXV	include/elf/common.h	697;"	d
NT_OPENBSD_FPREGS	include/elf/common.h	699;"	d
NT_OPENBSD_IDENT	include/elf/common.h	797;"	d
NT_OPENBSD_PROCINFO	include/elf/common.h	696;"	d
NT_OPENBSD_REGS	include/elf/common.h	698;"	d
NT_OPENBSD_WCOOKIE	include/elf/common.h	701;"	d
NT_OPENBSD_XFPREGS	include/elf/common.h	700;"	d
NT_PPC_DSCR	include/elf/common.h	583;"	d
NT_PPC_EBB	include/elf/common.h	585;"	d
NT_PPC_PMU	include/elf/common.h	587;"	d
NT_PPC_PPR	include/elf/common.h	581;"	d
NT_PPC_TAR	include/elf/common.h	579;"	d
NT_PPC_TM_CDSCR	include/elf/common.h	603;"	d
NT_PPC_TM_CFPR	include/elf/common.h	591;"	d
NT_PPC_TM_CGPR	include/elf/common.h	589;"	d
NT_PPC_TM_CPPR	include/elf/common.h	601;"	d
NT_PPC_TM_CTAR	include/elf/common.h	599;"	d
NT_PPC_TM_CVMX	include/elf/common.h	593;"	d
NT_PPC_TM_CVSX	include/elf/common.h	595;"	d
NT_PPC_TM_SPR	include/elf/common.h	597;"	d
NT_PPC_VMX	include/elf/common.h	575;"	d
NT_PPC_VSX	include/elf/common.h	577;"	d
NT_PRPSINFO	include/elf/common.h	570;"	d
NT_PRSTATUS	include/elf/common.h	568;"	d
NT_PRXFPREG	include/elf/common.h	573;"	d
NT_PSINFO	include/elf/common.h	663;"	d
NT_PSTATUS	include/elf/common.h	661;"	d
NT_S390_CTRS	include/elf/common.h	619;"	d
NT_S390_GS_BC	include/elf/common.h	635;"	d
NT_S390_GS_CB	include/elf/common.h	633;"	d
NT_S390_HIGH_GPRS	include/elf/common.h	611;"	d
NT_S390_LAST_BREAK	include/elf/common.h	623;"	d
NT_S390_PREFIX	include/elf/common.h	621;"	d
NT_S390_SYSTEM_CALL	include/elf/common.h	625;"	d
NT_S390_TDB	include/elf/common.h	627;"	d
NT_S390_TIMER	include/elf/common.h	613;"	d
NT_S390_TODCMP	include/elf/common.h	615;"	d
NT_S390_TODPREG	include/elf/common.h	617;"	d
NT_S390_VXRS_HIGH	include/elf/common.h	631;"	d
NT_S390_VXRS_LOW	include/elf/common.h	629;"	d
NT_SECTION_ALIGNMENT	include/coff/arm.h	96;"	d
NT_SECTION_ALIGNMENT	include/coff/i386.h	58;"	d
NT_SECTION_ALIGNMENT	include/coff/ia64.h	73;"	d
NT_SECTION_ALIGNMENT	include/coff/mcore.h	56;"	d
NT_SECTION_ALIGNMENT	include/coff/sh.h	40;"	d
NT_SECTION_ALIGNMENT	include/coff/x86_64.h	42;"	d
NT_SIGINFO	include/elf/common.h	656;"	d
NT_SPU	include/elf/common.h	707;"	d
NT_STAPSDT	include/elf/common.h	669;"	d
NT_TASKSTRUCT	include/elf/common.h	571;"	d
NT_VERSION	include/elf/common.h	711;"	d
NT_VMS_EIDC	include/elf/ia64.h	251;"	d
NT_VMS_FPMODE	include/elf/ia64.h	252;"	d
NT_VMS_GSTNAM	include/elf/ia64.h	258;"	d
NT_VMS_IMGBID	include/elf/ia64.h	257;"	d
NT_VMS_IMGID	include/elf/ia64.h	255;"	d
NT_VMS_IMGNAM	include/elf/ia64.h	254;"	d
NT_VMS_LINKID	include/elf/ia64.h	256;"	d
NT_VMS_LINKTIME	include/elf/ia64.h	253;"	d
NT_VMS_LNM	include/elf/ia64.h	248;"	d
NT_VMS_MHD	include/elf/ia64.h	247;"	d
NT_VMS_ORIG_DYN	include/elf/ia64.h	259;"	d
NT_VMS_PATCHTIME	include/elf/ia64.h	260;"	d
NT_VMS_SRC	include/elf/ia64.h	249;"	d
NT_VMS_TITLE	include/elf/ia64.h	250;"	d
NT_WIN32PSTATUS	include/elf/common.h	666;"	d
NT_X86_XSTATE	include/elf/common.h	609;"	d
NULL	intl/explodename.c	32;"	d	file:
NULL	intl/explodename.c	34;"	d	file:
NULL	intl/l10nflist.c	44;"	d	file:
NULL	intl/l10nflist.c	46;"	d	file:
NULL	libiberty/alloca.c	81;"	d	file:
NULL	libiberty/argv.c	47;"	d	file:
NULL	libiberty/getopt1.c	64;"	d	file:
NULL	libiberty/random.c	73;"	d	file:
NULL	libiberty/random.c	78;"	d	file:
NULL	libiberty/regex.c	248;"	d	file:
NULL	libiberty/strsignal.c	44;"	d	file:
NULL	opcodes/cris-opc.c	27;"	d	file:
NULL	readline/shell.c	69;"	d	file:
NULL	readline/tilde.c	430;"	d	file:
NULL	readline/tilde.c	73;"	d	file:
NULL	readline/tilde.c	75;"	d	file:
NULL	sim/common/sim-basics.h	47;"	d
NULL	sim/igen/gen-itable.c	38;"	d	file:
NULL	sim/igen/gen-model.c	35;"	d	file:
NULL	sim/igen/ld-cache.c	34;"	d	file:
NULL	sim/igen/ld-decode.c	35;"	d	file:
NULL	sim/ppc/basics.h	106;"	d
NULL	sim/ppc/gen-itable.c	36;"	d	file:
NULL	sim/ppc/gen-model.c	34;"	d	file:
NULL	sim/ppc/ld-cache.c	27;"	d	file:
NULL	sim/ppc/ld-decode.c	28;"	d	file:
NULLIFY	sim/mips/interp.c	108;"	d	file:
NULLIFY_NEXT_INSTRUCTION	sim/mips/sim-main.h	267;"	d
NULLP	libiberty/concat.c	198;"	d	file:
NULL_CIA	sim/common/sim-base.h	62;"	d
NULL_PID	gdb/nto-procfs.c	48;"	d	file:
NULL_POINTER_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank NULL_POINTER_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
NULL_REGSET	gdb/gdbserver/linux-low.h	44;"	d
NULL_TYPE	gdb/gdbtypes.h	867;"	d
NUM	gdb/testsuite/gdb.base/watch_thread_num.c	32;"	d	file:
NUM	gdb/testsuite/gdb.mi/mi-pending.c	21;"	d	file:
NUM	gdb/testsuite/gdb.mi/nsintrall.c	25;"	d	file:
NUM	gdb/testsuite/gdb.threads/kill.c	23;"	d	file:
NUM	gdb/testsuite/gdb.threads/pending-step.c	24;"	d	file:
NUM	gdb/testsuite/gdb.threads/print-threads.c	10;"	d	file:
NUM	gdb/testsuite/gdb.threads/schedlock.c	25;"	d	file:
NUM	gdb/testsuite/gdb.threads/threadapply.c	27;"	d	file:
NUM	gdb/testsuite/gdb.threads/watchthreads.c	27;"	d	file:
NUM16	opcodes/d10v-opc.c	120;"	d	file:
NUM3	opcodes/d10v-opc.c	122;"	d	file:
NUM4	opcodes/d10v-opc.c	124;"	d	file:
NUMBER	intl/plural.c	17;"	d	file:
NUMBER_RECOGNIZED	gdb/stabsread.c	2079;"	d	file:
NUMB_RELAX_CODES	bfd/elf32-msp430.c	1533;"	d	file:
NUMCC	include/opcode/cr16.h	401;"	d
NUMCELLS	gdb/common/print-utils.c	25;"	d	file:
NUMCELLS	sim/mips/interp.c	2348;"	d	file:
NUMCINVS	opcodes/cr16-dis.c	/^static int NUMCINVS = ARRAY_SIZE (cr16_cinvs);$/;"	v	file:
NUMCINVS	opcodes/crx-dis.c	/^static int NUMCINVS = ((sizeof crx_cinvs)\/(sizeof crx_cinvs[0]));$/;"	v	file:
NUMCOPREGS	include/opcode/crx.h	379;"	d
NUMISSPECIAL	libdecnumber/decNumberLocal.h	321;"	d
NUMOPCODES	include/opcode/cr16.h	367;"	d
NUMOPCODES	include/opcode/crx.h	366;"	d
NUMOPCODES	include/opcode/hppa.h	1080;"	d
NUMOPCODES	include/opcode/mips.h	1765;"	d
NUMOPCODES	include/opcode/pru.h	404;"	d
NUMPAGES	sim/arm/armvirt.c	46;"	d	file:
NUMPREGPS	include/opcode/cr16.h	391;"	d
NUMPREGS	include/opcode/cr16.h	386;"	d
NUMREGBYTES	gdb/stubs/i386-stub.c	120;"	d	file:
NUMREGBYTES	gdb/stubs/m32r-stub.c	119;"	d	file:
NUMREGBYTES	gdb/stubs/m68k-stub.c	145;"	d	file:
NUMREGBYTES	gdb/stubs/sh-stub.c	187;"	d	file:
NUMREGBYTES	gdb/stubs/sparc-stub.c	109;"	d	file:
NUMREGISTERS	include/opcode/pru.h	405;"	d
NUMREGNAMES	opcodes/nios2-dis.c	215;"	d	file:
NUMREGNAMES	opcodes/pru-dis.c	66;"	d	file:
NUMREGPS	include/opcode/cr16.h	381;"	d
NUMREGS	gdb/stubs/i386-stub.c	117;"	d	file:
NUMREGS	gdb/stubs/m32r-stub.c	116;"	d	file:
NUMREGS	gdb/stubs/sparc-stub.c	106;"	d	file:
NUMREGS	include/opcode/cr16.h	376;"	d
NUMREGS	include/opcode/crx.h	374;"	d
NUMTH	gdb/testsuite/gdb.python/py-inferior.c	9;"	d	file:
NUMTHREADS	gdb/testsuite/gdb.threads/fork-thread-pending.c	28;"	d	file:
NUMTRAPS	include/opcode/cr16.h	396;"	d
NUMTRAPS	include/opcode/crx.h	384;"	d
NUM_ARM_OPTIONS	opcodes/arm-dis.c	3274;"	d	file:
NUM_BFIN_REGNAMES	gdb/bfin-tdep.c	141;"	d	file:
NUM_CHARS	gdb/testsuite/gdb.base/charset.c	45;"	d	file:
NUM_COND_EXTENSIONS	opcodes/s390-mkopc.c	112;"	d	file:
NUM_CRB_EXTENSIONS	opcodes/s390-mkopc.c	138;"	d	file:
NUM_CREATE	gdb/testsuite/gdb.threads/multi-create.c	23;"	d	file:
NUM_ELEM	bfd/coff-arm.c	71;"	d	file:
NUM_ELEM	bfd/coff-mcore.c	35;"	d	file:
NUM_ELEM	bfd/elf32-mcore.c	271;"	d	file:
NUM_ELEM	bfd/elf32-microblaze.c	532;"	d	file:
NUM_ELEM	opcodes/score-dis.c	489;"	d	file:
NUM_ELEM	opcodes/score7-dis.c	45;"	d	file:
NUM_ENTRIES	bfd/peicode.h	740;"	d
NUM_ENUM_ARM_ST_BRANCH_TYPE_BITS	include/elf/arm.h	374;"	d
NUM_EUROS	gdb/testsuite/gdb.base/utf8-identifiers.c	/^  int NUM_EUROS;$/;"	m	struct:S	file:
NUM_EUROS	gdb/testsuite/gdb.base/utf8-identifiers.c	/^int NUM_EUROS = 2000;$/;"	v
NUM_EUROS	gdb/testsuite/gdb.base/utf8-identifiers.c	31;"	d	file:
NUM_EXT_COND	opcodes/arc-ext.c	43;"	d	file:
NUM_EXT_CORE	opcodes/arc-ext.c	41;"	d	file:
NUM_FAILURE_ITEMS	libiberty/regex.c	1689;"	d	file:
NUM_FREGS	gdb/arm-tdep.h	51;"	d
NUM_FREGS	gdb/cris-tdep.c	/^  NUM_FREGS = 0,$/;"	e	enum:cris_num_regs	file:
NUM_FRV_INTERRUPT_CLASSES	sim/frv/frv-sim.h	/^  NUM_FRV_INTERRUPT_CLASSES$/;"	e	enum:frv_interrupt_class
NUM_FRV_INTERRUPT_KINDS	sim/frv/frv-sim.h	/^  NUM_FRV_INTERRUPT_KINDS$/;"	e	enum:frv_interrupt_kind
NUM_GENREGS	gdb/cris-tdep.c	/^  NUM_GENREGS = 16,$/;"	e	enum:cris_num_regs	file:
NUM_GPREGS	gdb/i386-nto-tdep.c	41;"	d	file:
NUM_GREGS	gdb/arm-tdep.h	53;"	d
NUM_GREGS	gdb/m68k-linux-nat.c	85;"	d	file:
NUM_HOWTOS	bfd/coff-i386.c	348;"	d	file:
NUM_HOWTOS	bfd/coff-mcore.c	277;"	d	file:
NUM_HOWTOS	bfd/coff-x86_64.c	458;"	d	file:
NUM_IA64_RAW_REGS	gdb/ia64-tdep.c	126;"	d	file:
NUM_ILF_RELOCS	bfd/peicode.h	402;"	d
NUM_ILF_SECTIONS	bfd/peicode.h	403;"	d
NUM_ILF_SYMS	bfd/peicode.h	404;"	d
NUM_KNOWN_OBJ_ATTRIBUTES	bfd/elf-bfd.h	1699;"	d
NUM_LINUX_NS_TYPES	gdb/nat/linux-namespaces.h	/^    NUM_LINUX_NS_TYPES$/;"	e	enum:linux_ns_type
NUM_LONGJMP_NAMES	gdb/breakpoint.c	3128;"	d	file:
NUM_MCORE_REGS	sim/mcore/sim-main.h	49;"	d
NUM_MIPS_PROCESSOR_REGS	gdb/mips-tdep.c	/^{ NUM_MIPS_PROCESSOR_REGS = (90 - 32) };$/;"	e	enum:__anon1788	file:
NUM_MOXIE_REGS	sim/moxie/interp.c	105;"	d	file:
NUM_MOXIE_SREGS	sim/moxie/interp.c	106;"	d	file:
NUM_NONREG_ITEMS	libiberty/regex.c	1677;"	d	file:
NUM_NONREG_ITEMS	libiberty/regex.c	1679;"	d	file:
NUM_OF_FUNCTIONS	gdb/xcoffread.c	441;"	d	file:
NUM_PROBES	gdb/solib-svr4.c	135;"	d	file:
NUM_READONE	readline/rlprivate.h	104;"	d
NUM_REGS	gdb/gdbserver/win32-low.c	97;"	d	file:
NUM_REGS	sim/microblaze/microblaze.h	87;"	d
NUM_REGS	sim/mips/sim-main.h	315;"	d
NUM_REGS_IN_SET	gdb/mep-tdep.c	633;"	d	file:
NUM_REG_ITEMS	libiberty/regex.c	1673;"	d	file:
NUM_RELOCS	bfd/coff-arm.c	505;"	d	file:
NUM_RELOC_SECTIONS	include/coff/ecoff.h	131;"	d
NUM_SAWDIGITS	readline/rlprivate.h	103;"	d
NUM_SAWMINUS	readline/rlprivate.h	102;"	d
NUM_SCORE_REGNAMES	opcodes/score-dis.c	509;"	d	file:
NUM_SCORE_REGNAMES	opcodes/score7-dis.c	537;"	d	file:
NUM_SHDR_ENTRIES	bfd/elf-bfd.h	40;"	d
NUM_SPECIAL	sim/microblaze/microblaze.h	88;"	d
NUM_SPECREGS	gdb/cris-tdep.c	/^  NUM_SPECREGS = 16,$/;"	e	enum:cris_num_regs	file:
NUM_SPR	sim/or1k/or1k-sim.h	48;"	d
NUM_SREGS	gdb/arm-tdep.h	52;"	d
NUM_STACK_ENTRIES	bfd/elf32-rl78.c	363;"	d	file:
NUM_STACK_ENTRIES	bfd/elf32-rx.c	428;"	d	file:
NUM_STATES	bfd/xtensa-modules.c	204;"	d	file:
NUM_SUPPREGS	gdb/cris-tdep.c	/^  NUM_SUPPREGS = 16$/;"	e	enum:cris_num_regs	file:
NUM_SYSREGS	bfd/xtensa-modules.c	105;"	d	file:
NUM_TC_STRINGS	readline/terminal.c	415;"	d	file:
NUM_THREAD	gdb/testsuite/gdb.threads/multi-create.c	24;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.mi/mi-threads-interrupt.c	21;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.mi/user-selected-context-sync.c	23;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.multi/multi-arch-exec.c	25;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.threads/attach-slow-waitpid.c	22;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.threads/continue-pending-status.c	26;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	22;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.threads/names.c	24;"	d	file:
NUM_THREADS	gdb/testsuite/gdb.threads/non-stop-fair-events.c	23;"	d	file:
NUM_V850_NOTES	include/elf/v850.h	327;"	d
NUM_WARS	sim/frv/cache.h	122;"	d
NV	sim/aarch64/decode.h	/^  NV = 0xf  \/* ditto *\/$/;"	e	enum:CondCode
NV	sim/arm/armemu.h	39;"	d
NVRAM_MAP_FILE	sim/m68hc11/dv-nvram.c	/^  NVRAM_MAP_FILE$/;"	e	enum:nvram_mode	file:
NVRAM_SAVE_ALL	sim/m68hc11/dv-nvram.c	/^  NVRAM_SAVE_ALL,$/;"	e	enum:nvram_mode	file:
NVRAM_SAVE_MODIFIED	sim/m68hc11/dv-nvram.c	/^  NVRAM_SAVE_MODIFIED,$/;"	e	enum:nvram_mode	file:
NWFPE_FPCR_OFFSET	gdb/arm-linux-tdep.h	36;"	d
NWFPE_FPSR_OFFSET	gdb/arm-linux-tdep.h	35;"	d
NWFPE_INITFLAG_OFFSET	gdb/arm-linux-tdep.h	38;"	d
NWFPE_TAGS_OFFSET	gdb/arm-linux-tdep.h	37;"	d
NWORDS	gdb/gnulib/import/isnan.c	78;"	d	file:
NYI_assert	sim/aarch64/simulator.c	74;"	d	file:
NZALLOC	sim/common/sim-utils.h	28;"	d
NZALLOC	sim/igen/misc.h	112;"	d
NZALLOC	sim/ppc/misc.h	60;"	d
NZCV	gdb/gdbserver/linux-aarch64-low.c	/^  NZCV =      (0x1 << 14) | (0x3 << 11) | (0x4 << 7) | (0x2 << 3) | 0x0,$/;"	e	enum:aarch64_system_control_registers	file:
N_	bfd/hosts/alphavms.h	68;"	d
N_	bfd/sysdep.h	209;"	d
N_	bfd/sysdep.h	211;"	d
N_	bfd/sysdep.h	226;"	d
N_	gdb/common/gdb_locale.h	30;"	d
N_	gdb/common/gdb_locale.h	32;"	d
N_	gdb/common/gdb_locale.h	36;"	d
N_	opcodes/opintl.h	45;"	d
N_	opcodes/opintl.h	47;"	d
N_	opcodes/opintl.h	62;"	d
N_ABS	bfd/ecoff.c	35;"	d	file:
N_ABS	bfd/pdp11.c	153;"	d	file:
N_ABS	bfd/pdp11.c	162;"	d	file:
N_ABS	include/aout/aout64.h	278;"	d
N_ABS	include/bout.h	125;"	d
N_ABS	include/coff/internal.h	493;"	d
N_ALLOCATED_HEADER_FILES	gdb/stabsread.h	113;"	d
N_BADMAG	bfd/pdp11.c	64;"	d	file:
N_BADMAG	include/aout/aout64.h	53;"	d
N_BADMAG	include/aout/aout64.h	68;"	d
N_BADMAG	include/aout/hp.h	68;"	d
N_BADMAG	include/aout/hp.h	69;"	d
N_BADMAG	include/bout.h	90;"	d
N_BADMAG	include/os9k.h	103;"	d
N_BALNAME	include/bout.h	164;"	d
N_BSS	bfd/pdp11.c	156;"	d	file:
N_BSS	bfd/pdp11.c	165;"	d	file:
N_BSS	include/aout/aout64.h	281;"	d
N_BSS	include/bout.h	128;"	d
N_BSSADDR	include/aout/aout64.h	221;"	d
N_BTMASK	bfd/cofflink.c	55;"	d	file:
N_BTMASK	gdb/coffread.c	108;"	d	file:
N_BTMASK	include/coff/ecoff.h	151;"	d
N_BTMASK	include/coff/external.h	174;"	d
N_BTMASK	include/coff/rs6000.h	143;"	d
N_BTMASK	include/coff/rs6k64.h	134;"	d
N_BTMASK	include/coff/ti.h	416;"	d
N_BTSHFT	bfd/coffgen.c	1546;"	d	file:
N_BTSHFT	bfd/cofflink.c	54;"	d	file:
N_BTSHFT	bfd/xcofflink.c	1250;"	d	file:
N_BTSHFT	bfd/xcofflink.c	2217;"	d	file:
N_BTSHFT	bfd/xcofflink.c	4152;"	d	file:
N_BTSHFT	bfd/xcofflink.c	5003;"	d	file:
N_BTSHFT	gdb/coffread.c	109;"	d	file:
N_BTSHFT	include/coff/ecoff.h	153;"	d
N_BTSHFT	include/coff/external.h	182;"	d
N_BTSHFT	include/coff/rs6000.h	145;"	d
N_BTSHFT	include/coff/rs6k64.h	136;"	d
N_BTSHFT	include/coff/ti.h	418;"	d
N_CALLNAME	include/bout.h	163;"	d
N_COMM	include/aout/aout64.h	282;"	d
N_COMPLETERS	gdb/guile/scm-cmd.c	121;"	d	file:
N_COMPLETERS	gdb/python/py-cmd.c	51;"	d	file:
N_CRISV32_BRANCH_PREDICTORS	sim/cris/cris-sim.h	75;"	d
N_DATA	bfd/pdp11.c	155;"	d	file:
N_DATA	bfd/pdp11.c	164;"	d	file:
N_DATA	include/aout/aout64.h	280;"	d
N_DATA	include/bout.h	127;"	d
N_DATADDR	include/aout/aout64.h	213;"	d
N_DATADDR	include/aout/encap.h	121;"	d
N_DATADDR	include/aout/encap.h	132;"	d
N_DATADDR	include/bout.h	99;"	d
N_DATOFF	bfd/pdp11.c	114;"	d	file:
N_DATOFF	include/aout/aout64.h	238;"	d
N_DATOFF	include/bout.h	92;"	d
N_DEBUG	include/coff/internal.h	494;"	d
N_DEBUG	libiberty/simple-object-xcoff.c	249;"	d	file:
N_DISK_BLOCK_SIZE	include/aout/aout64.h	178;"	d
N_DRELOFF	bfd/pdp11.c	116;"	d	file:
N_DRELOFF	include/aout/aout64.h	244;"	d
N_DRELOFF	include/bout.h	96;"	d
N_DROFF	include/bout.h	95;"	d
N_DYNAMIC	bfd/libaout.h	294;"	d
N_EXT	bfd/pdp11.c	159;"	d	file:
N_EXT	bfd/pdp11.c	168;"	d	file:
N_EXT	include/aout/aout64.h	288;"	d
N_EXT	include/bout.h	131;"	d
N_FLAGS	bfd/libaout.h	305;"	d
N_FLAGS	bfd/netbsd.h	39;"	d
N_FLAGS	bfd/pdp11.c	61;"	d	file:
N_FLAGS	include/aout/hp.h	57;"	d
N_FLAGS_COFF_ENCAPSULATE	include/aout/encap.h	40;"	d
N_FN	bfd/pdp11.c	158;"	d	file:
N_FN	bfd/pdp11.c	167;"	d	file:
N_FN	include/aout/aout64.h	283;"	d
N_FN	include/bout.h	129;"	d
N_FN_SEQ	include/aout/aout64.h	284;"	d
N_FPREGS_RANGES	gdb/gdbserver/linux-sparc-low.c	99;"	d	file:
N_GREGS_RANGES	gdb/gdbserver/linux-sparc-low.c	92;"	d	file:
N_HEADER_FILES	gdb/stabsread.h	110;"	d
N_HEADER_IN_TEXT	bfd/aout-cris.c	26;"	d	file:
N_HEADER_IN_TEXT	bfd/aout-tic30.c	23;"	d	file:
N_HEADER_IN_TEXT	bfd/i386aout.c	28;"	d	file:
N_HEADER_IN_TEXT	bfd/i386bsd.c	28;"	d	file:
N_HEADER_IN_TEXT	bfd/netbsd.h	31;"	d
N_HEADER_IN_TEXT	bfd/pc532-mach.c	33;"	d	file:
N_HEADER_IN_TEXT	bfd/pdp11.c	58;"	d	file:
N_HEADER_IN_TEXT	include/aout/aout64.h	138;"	d
N_HEADER_IN_TEXT	include/aout/sun4.h	30;"	d
N_HPPA_OPERAND_FORMATS	include/opcode/hppa.h	1090;"	d
N_IDX	sim/aarch64/cpustate.h	/^  N_IDX = 3$/;"	e	enum:FlagIdx
N_INCR	gdb/testsuite/gdb.base/bp-cmds-execution-x-script.c	24;"	d	file:
N_INDR	include/aout/aout64.h	292;"	d
N_IS_QMAGIC	include/aout/aout64.h	78;"	d
N_IS_QMAGIC	include/aout/aout64.h	80;"	d
N_MACHTYPE	bfd/libaout.h	301;"	d
N_MACHTYPE	bfd/netbsd.h	37;"	d
N_MACHTYPE	include/aout/hp.h	56;"	d
N_MACHTYPE	include/aout/hp.h	64;"	d
N_MAGIC	bfd/libaout.h	297;"	d
N_MAGIC	include/aout/hp.h	55;"	d
N_MAGIC	include/aout/hp.h	63;"	d
N_MAP	sim/rx/rx.c	157;"	d	file:
N_M_PARITY	include/os9k.h	27;"	d
N_ONES	bfd/elf32-nds32.c	2305;"	d	file:
N_ONES	bfd/libxcoff.h	209;"	d
N_ONES	bfd/libxcoff.h	211;"	d
N_ONES	bfd/reloc.c	465;"	d	file:
N_REG	bfd/pdp11.c	157;"	d	file:
N_REG	bfd/pdp11.c	166;"	d	file:
N_RXO	sim/rx/rx.c	155;"	d	file:
N_RXT	sim/rx/rx.c	156;"	d	file:
N_SC_FORM0	include/opcode/ft32.h	271;"	d
N_SC_FORM1	include/opcode/ft32.h	272;"	d
N_SC_FORM2	include/opcode/ft32.h	273;"	d
N_SC_FORM3	include/opcode/ft32.h	274;"	d
N_SEGSIZE	include/aout/aout64.h	96;"	d
N_SEGSIZE	include/aout/sun4.h	36;"	d
N_SETA	include/aout/aout64.h	306;"	d
N_SETB	include/aout/aout64.h	309;"	d
N_SETD	include/aout/aout64.h	308;"	d
N_SETT	include/aout/aout64.h	307;"	d
N_SETV	include/aout/aout64.h	312;"	d
N_SET_DYNAMIC	bfd/libaout.h	316;"	d
N_SET_FLAGS	bfd/libaout.h	333;"	d
N_SET_FLAGS	bfd/netbsd.h	49;"	d
N_SET_FLAGS	bfd/pdp11.c	63;"	d	file:
N_SET_FLAGS	include/aout/hp.h	61;"	d
N_SET_INFO	bfd/libaout.h	309;"	d
N_SET_INFO	bfd/netbsd.h	42;"	d
N_SET_INFO	include/aout/hp.h	58;"	d
N_SET_MACHTYPE	bfd/libaout.h	327;"	d
N_SET_MACHTYPE	bfd/netbsd.h	46;"	d
N_SET_MACHTYPE	include/aout/hp.h	60;"	d
N_SET_MACHTYPE	include/aout/hp.h	66;"	d
N_SET_MAGIC	bfd/libaout.h	322;"	d
N_SET_MAGIC	include/aout/hp.h	59;"	d
N_SET_MAGIC	include/aout/hp.h	65;"	d
N_SHARED_LIB	bfd/netbsd.h	34;"	d
N_SHARED_LIB	include/aout/aout64.h	145;"	d
N_SHARED_LIB	include/aout/sun4.h	47;"	d
N_SO_ANSI_C	include/aout/stab_gnu.h	40;"	d
N_SO_AS	include/aout/stab_gnu.h	38;"	d
N_SO_C	include/aout/stab_gnu.h	39;"	d
N_SO_CC	include/aout/stab_gnu.h	41;"	d
N_SO_FORTRAN	include/aout/stab_gnu.h	42;"	d
N_SO_PASCAL	include/aout/stab_gnu.h	43;"	d
N_STAB	include/aout/aout64.h	290;"	d
N_STAB	include/bout.h	133;"	d
N_STROFF	bfd/pdp11.c	118;"	d	file:
N_STROFF	include/aout/aout64.h	250;"	d
N_STROFF	include/bout.h	98;"	d
N_SYMNMLEN	libiberty/simple-object-xcoff.c	133;"	d	file:
N_SYMOFF	bfd/pdp11.c	117;"	d	file:
N_SYMOFF	include/aout/aout64.h	247;"	d
N_SYMOFF	include/bout.h	97;"	d
N_TEXT	bfd/pdp11.c	154;"	d	file:
N_TEXT	bfd/pdp11.c	163;"	d	file:
N_TEXT	include/aout/aout64.h	279;"	d
N_TEXT	include/bout.h	126;"	d
N_THREADS	gdb/testsuite/gdb.threads/tls.c	14;"	d	file:
N_TMASK	bfd/coffgen.c	1545;"	d	file:
N_TMASK	bfd/cofflink.c	53;"	d	file:
N_TMASK	bfd/xcofflink.c	1249;"	d	file:
N_TMASK	bfd/xcofflink.c	2216;"	d	file:
N_TMASK	bfd/xcofflink.c	4151;"	d	file:
N_TMASK	bfd/xcofflink.c	5002;"	d	file:
N_TMASK	gdb/coffread.c	110;"	d	file:
N_TMASK	include/coff/ecoff.h	152;"	d
N_TMASK	include/coff/external.h	178;"	d
N_TMASK	include/coff/rs6000.h	144;"	d
N_TMASK	include/coff/rs6k64.h	135;"	d
N_TMASK	include/coff/ti.h	417;"	d
N_TRELOFF	bfd/pdp11.c	115;"	d	file:
N_TRELOFF	include/aout/aout64.h	241;"	d
N_TRELOFF	include/bout.h	94;"	d
N_TROFF	include/bout.h	93;"	d
N_TSHIFT	gdb/coffread.c	111;"	d	file:
N_TSHIFT	include/coff/ecoff.h	154;"	d
N_TSHIFT	include/coff/external.h	186;"	d
N_TSHIFT	include/coff/rs6000.h	146;"	d
N_TSHIFT	include/coff/rs6k64.h	137;"	d
N_TSHIFT	include/coff/ti.h	419;"	d
N_TV	include/coff/internal.h	495;"	d
N_TXTADDR	bfd/aout-cris.c	40;"	d	file:
N_TXTADDR	bfd/i386aout.c	30;"	d	file:
N_TXTADDR	bfd/pc532-mach.c	40;"	d	file:
N_TXTADDR	include/aout/aout64.h	154;"	d
N_TXTADDR	include/aout/encap.h	120;"	d
N_TXTADDR	include/aout/encap.h	127;"	d
N_TXTADDR	include/aout/sun4.h	54;"	d
N_TXTADDR	include/bout.h	103;"	d
N_TXTOFF	bfd/aout-cris.c	27;"	d	file:
N_TXTOFF	bfd/i386aout.c	29;"	d	file:
N_TXTOFF	bfd/pdp11.c	113;"	d	file:
N_TXTOFF	include/aout/aout64.h	183;"	d
N_TXTOFF	include/bout.h	91;"	d
N_TXTSIZE	bfd/i386aout.c	31;"	d	file:
N_TXTSIZE	bfd/pc532-mach.c	34;"	d	file:
N_TXTSIZE	include/aout/aout64.h	199;"	d
N_TYPE	bfd/pdp11.c	151;"	d	file:
N_TYPE	bfd/pdp11.c	160;"	d	file:
N_TYPE	include/aout/aout64.h	289;"	d
N_TYPE	include/bout.h	132;"	d
N_UNDEF	include/coff/internal.h	492;"	d
N_UNDF	bfd/pdp11.c	152;"	d	file:
N_UNDF	bfd/pdp11.c	161;"	d	file:
N_UNDF	include/aout/aout64.h	277;"	d
N_UNDF	include/bout.h	124;"	d
N_WARNING	include/aout/aout64.h	318;"	d
N_WEAKA	include/aout/aout64.h	326;"	d
N_WEAKB	include/aout/aout64.h	329;"	d
N_WEAKD	include/aout/aout64.h	328;"	d
N_WEAKT	include/aout/aout64.h	327;"	d
N_WEAKU	include/aout/aout64.h	325;"	d
Name	include/coff/pe.h	/^    char Name[FILNMLEN_BIGOBJ];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1530
NameSpace	gdb/testsuite/gdb.linespec/lspec.h	/^namespace NameSpace {$/;"	n
NbStack	zlib/contrib/masmx86/match686.asm	/^    NbStack         equ     76$/;"	d
NbStackAdd	zlib/contrib/masmx86/match686.asm	/^    NbStackAdd      equ     (NbStack-24)$/;"	d
NegMultiplyAdd	sim/mips/sim-main.h	771;"	d
NegMultiplySub	sim/mips/sim-main.h	774;"	d
Negate	sim/mips/sim-main.h	748;"	d
Nested	gdb/testsuite/gdb.cp/breakpoint.cc	/^  class Nested {$/;"	c	class:C1	file:
Nested	gdb/testsuite/gdb.cp/classes.cc	/^    Nested(int i) : z(i) {}$/;"	f	class:Contains_nested_static_instance::Nested
Nested	gdb/testsuite/gdb.cp/classes.cc	/^  class Nested$/;"	c	class:Contains_nested_static_instance	file:
Nested	gdb/testsuite/gdb.cp/misc.cc	/^    Nested(int i) : z(i) {}$/;"	f	class:Contains_nested_static_instance::Nested
Nested	gdb/testsuite/gdb.cp/misc.cc	/^  class Nested$/;"	c	class:Contains_nested_static_instance	file:
Nested	gdb/testsuite/gdb.cp/pr9594.cc	/^namespace Nested {$/;"	n	namespace:Test_NS	file:
NestedClass	gdb/testsuite/gdb.cp/namespace.cc	/^    class NestedClass {$/;"	c	class:C::CClass	file:
NextInstr	sim/arm/armdefs.h	/^  unsigned NextInstr;$/;"	m	struct:ARMul_State
NextOverThrowDerivates	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^class NextOverThrowDerivates$/;"	c	file:
NfiqSig	sim/arm/armdefs.h	/^  unsigned NfiqSig;$/;"	m	struct:ARMul_State
NirqSig	sim/arm/armdefs.h	/^  unsigned NirqSig;$/;"	m	struct:ARMul_State
NoAVX	opcodes/i386-opc.h	/^  NoAVX,$/;"	e	enum:__anon67
NoArchive	djunpack.bat	/^:NoArchive$/;"	l
NoCoPro3R	sim/arm/armcopro.c	/^NoCoPro3R (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
NoCoPro4R	sim/arm/armcopro.c	/^NoCoPro4R (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
NoCoPro4W	sim/arm/armcopro.c	/^NoCoPro4W (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
NoDebugMixedCaseFunc	gdb/testsuite/gdb.ada/bp_c_mixed_case/qux.c	/^NoDebugMixedCaseFunc (void)$/;"	f
NoDefMask	opcodes/i386-opc.h	/^  NoDefMask,$/;"	e	enum:__anon67
NoDjTar	djunpack.bat	/^:NoDjTar$/;"	l
NoExtension	sim/aarch64/decode.h	/^  NoExtension = -1$/;"	e	enum:Extension
NoRex64	opcodes/i386-opc.h	/^  NoRex64,$/;"	e	enum:__anon67
NoSaturation	sim/arm/iwmmxt.c	130;"	d	file:
NoScaling	sim/aarch64/decode.h	/^  NoScaling = -1$/;"	e	enum:Scaling
NoSed	djunpack.bat	/^:NoSed$/;"	l
NoStringContainerPrinter	gdb/testsuite/gdb.python/py-prettyprint.py	/^class NoStringContainerPrinter (object):$/;"	c
NoTrackPrefixOk	opcodes/i386-opc.h	/^  NoTrackPrefixOk,$/;"	e	enum:__anon67
NoWriteBack	sim/aarch64/decode.h	/^  NoWriteBack = -1$/;"	e	enum:WriteBack
No_bSuf	opcodes/i386-opc.h	/^  No_bSuf,$/;"	e	enum:__anon67
No_lSuf	opcodes/i386-opc.h	/^  No_lSuf,$/;"	e	enum:__anon67
No_ldSuf	opcodes/i386-opc.h	/^  No_ldSuf,$/;"	e	enum:__anon67
No_qSuf	opcodes/i386-opc.h	/^  No_qSuf,$/;"	e	enum:__anon67
No_sSuf	opcodes/i386-opc.h	/^  No_sSuf,$/;"	e	enum:__anon67
No_wSuf	opcodes/i386-opc.h	/^  No_wSuf,$/;"	e	enum:__anon67
None	opcodes/i386-opc.h	857;"	d
None	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None = 0,$/;"	e	enum:DotZLib.CompressLevel	file:
None	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
NorOB	sim/mips/mdmx.c	/^NorOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
NorQH	sim/mips/mdmx.c	/^NorQH(signed16 ts, signed16 tt)$/;"	f	file:
Not	gdb/common/traits.h	/^struct Not : public std::integral_constant<bool, !Predicate::value>$/;"	s	namespace:gdb
NotReq	include/opcode/tic30.h	207;"	d
NotWordValue	sim/mips/sim-main.h	956;"	d
Note	readline/doc/texi2html	/^Note: 'Options' may be abbreviated. 'Type' specifications mean:$/;"	l
Now	sim/arm/armdefs.h	/^  unsigned long Now;		\/* time to the nearest cycle *\/$/;"	m	struct:ARMul_State
NresetSig	sim/arm/armdefs.h	/^  unsigned NresetSig;		\/* reset the processor *\/$/;"	m	struct:ARMul_State
NtransSig	sim/arm/armdefs.h	/^  unsigned NtransSig;$/;"	m	struct:ARMul_State
NullLookup	gdb/testsuite/gdb.perf/gmonster-null-lookup.py	/^class NullLookup(perftest.TestCaseWithBasicMeasurements):$/;"	c
NumCcycles	sim/arm/armdefs.h	/^  unsigned long NumScycles, NumNcycles, NumIcycles, NumCcycles, NumFcycles;	\/* emulated cycles used *\/$/;"	m	struct:ARMul_State
NumFcycles	sim/arm/armdefs.h	/^  unsigned long NumScycles, NumNcycles, NumIcycles, NumCcycles, NumFcycles;	\/* emulated cycles used *\/$/;"	m	struct:ARMul_State
NumIcycles	sim/arm/armdefs.h	/^  unsigned long NumScycles, NumNcycles, NumIcycles, NumCcycles, NumFcycles;	\/* emulated cycles used *\/$/;"	m	struct:ARMul_State
NumInstrs	sim/arm/armdefs.h	/^  unsigned long NumInstrs;	\/* the number of instructions executed *\/$/;"	m	struct:ARMul_State
NumNcycles	sim/arm/armdefs.h	/^  unsigned long NumScycles, NumNcycles, NumIcycles, NumCcycles, NumFcycles;	\/* emulated cycles used *\/$/;"	m	struct:ARMul_State
NumScycles	sim/arm/armdefs.h	/^  unsigned long NumScycles, NumNcycles, NumIcycles, NumCcycles, NumFcycles;	\/* emulated cycles used *\/$/;"	m	struct:ARMul_State
Number	include/coff/pe.h	/^    char Number[2];	   	\/* COMDAT associated section index.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
NumberOfLinenumbers	include/coff/pe.h	/^    char NumberOfLinenumbers[2];\/* # line numbers.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
NumberOfRelocations	include/coff/pe.h	/^    char NumberOfRelocations[2];\/* # relocation entries.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
NumberOfRvaAndSizes	include/coff/internal.h	/^  long    NumberOfRvaAndSizes;	\/* Number of entries in next entry, 16.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
NumberOfRvaAndSizes	include/coff/pe.h	/^  char  NumberOfRvaAndSizes[4];$/;"	m	struct:__anon1525
NumberOfRvaAndSizes	include/coff/pe.h	/^  char  NumberOfRvaAndSizes[4];$/;"	m	struct:__anon1526
NumberOfSections	include/coff/pe.h	/^  char NumberOfSections[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
NumberOfSymbols	include/coff/pe.h	/^  char NumberOfSymbols[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
O	gdb/testsuite/gdb.cp/koenig.cc	/^    class O {};$/;"	c	namespace:L::A::B	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O: public H::O {};$/;"	c	namespace:I	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O{};$/;"	c	namespace:E	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O{};$/;"	c	namespace:F	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O{};$/;"	c	namespace:G	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O{};$/;"	c	namespace:H	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^  class O{};$/;"	c	namespace:K	file:
O	gdb/testsuite/gdb.cp/koenig.cc	/^namespace O {$/;"	n	file:
O	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace O{ int x; }$/;"	n	file:
O	gdb/testsuite/gdb.cp/operator.cc	/^namespace O$/;"	n	file:
O	include/opcode/h8300.h	1044;"	d
O	opcodes/mmix-opc.c	70;"	d	file:
O	opcodes/mmix-opc.c	71;"	d	file:
O0	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O0	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
O1	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O1	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
O1R1	opcodes/mcore-opc.h	/^  O1R1,  OMb,  OMc,  SIa,$/;"	e	enum:__anon34
O2	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O2	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
O2R_REG_MASK	include/opcode/metag.h	2072;"	d
O3	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O32_SIGFRAME_UCONTEXT_OFFSET	gdb/mips-fbsd-tdep.c	262;"	d	file:
O32_SIGSET_T_SIZE	gdb/mips-fbsd-tdep.c	263;"	d	file:
O32_UCONTEXT_FPREGS	gdb/mips-fbsd-tdep.c	272;"	d	file:
O32_UCONTEXT_FPUSED	gdb/mips-fbsd-tdep.c	271;"	d	file:
O32_UCONTEXT_HI	gdb/mips-fbsd-tdep.c	270;"	d	file:
O32_UCONTEXT_LO	gdb/mips-fbsd-tdep.c	269;"	d	file:
O32_UCONTEXT_ONSTACK	gdb/mips-fbsd-tdep.c	265;"	d	file:
O32_UCONTEXT_PC	gdb/mips-fbsd-tdep.c	266;"	d	file:
O32_UCONTEXT_REGS	gdb/mips-fbsd-tdep.c	267;"	d	file:
O32_UCONTEXT_REG_SIZE	gdb/mips-fbsd-tdep.c	274;"	d	file:
O32_UCONTEXT_SR	gdb/mips-fbsd-tdep.c	268;"	d	file:
O4	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O5	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
O7	bfd/elfxx-sparc.c	4059;"	d	file:
O7	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
OA	gdb/testsuite/gdb.cp/subtypes.h	/^  enum class Oenum { OA, OB, OC, OD };$/;"	m	class:Outer::Oenum
OAB	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^OAB:$/;"	l
OACST	include/opcode/tic6x-opcode-table.h	3600;"	d
OACST	include/opcode/tic6x-opcode-table.h	46;"	d
OASYS_MAX_SEC_COUNT	include/oasys.h	22;"	d
OASYS_REV_NUMBER	include/oasys.h	141;"	d
OASYS_VERSION_NUMBER	include/oasys.h	140;"	d
OAT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OAT:$/;"	l
OAT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OAT:$/;"	l
OAT	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^OAT:$/;"	l
OB	gdb/testsuite/gdb.cp/subtypes.h	/^  enum class Oenum { OA, OB, OC, OD };$/;"	m	class:Outer::Oenum
OB	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
OB2	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
OBB	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^OBB:$/;"	l
OBF	opcodes/ppc-opc.c	1840;"	d	file:
OBITOP	sim/h8300/compile.c	1818;"	d	file:
OBJ1	zlib/contrib/delphi/zlibd32.mak	/^OBJ1 = adler32.obj compress.obj crc32.obj deflate.obj gzclose.obj gzlib.obj gzread.obj$/;"	m
OBJ1	zlib/contrib/pascal/zlibd32.mak	/^OBJ1 = adler32.obj compress.obj crc32.obj deflate.obj gzclose.obj gzlib.obj gzread.obj$/;"	m
OBJ2	zlib/contrib/delphi/zlibd32.mak	/^OBJ2 = gzwrite.obj infback.obj inffast.obj inflate.obj inftrees.obj trees.obj uncompr.obj zutil.obj$/;"	m
OBJ2	zlib/contrib/pascal/zlibd32.mak	/^OBJ2 = gzwrite.obj infback.obj inffast.obj inflate.obj inftrees.obj trees.obj uncompr.obj zutil.obj$/;"	m
OBJALLOC_ALIGN	include/objalloc.h	63;"	d
OBJALLOC_H	include/objalloc.h	21;"	d
OBJCOPY	gdb/contrib/test_pubnames_and_indexes.py	/^OBJCOPY = None$/;"	v
OBJC_LANG_H	gdb/objc-lang.h	21;"	d
OBJFILES_H	gdb/objfiles.h	21;"	d
OBJFILE_FLAGS_H	gdb/objfile-flags.h	21;"	d
OBJFPY_REQUIRE_VALID	gdb/python/py-objfile.c	62;"	d	file:
OBJF_MAINLINE	gdb/objfile-flags.h	/^    OBJF_MAINLINE = 1 << 5,$/;"	e	enum:objfile_flag
OBJF_NOT_FILENAME	gdb/objfile-flags.h	/^    OBJF_NOT_FILENAME = 1 << 6,$/;"	e	enum:objfile_flag
OBJF_PSYMTABS_READ	gdb/objfile-flags.h	/^    OBJF_PSYMTABS_READ = 1 << 4,$/;"	e	enum:objfile_flag
OBJF_READNEVER	gdb/objfile-flags.h	/^    OBJF_READNEVER = 1 << 7,$/;"	e	enum:objfile_flag
OBJF_READNOW	gdb/objfile-flags.h	/^    OBJF_READNOW = 1 << 2,	\/* Immediate full read *\/$/;"	e	enum:objfile_flag
OBJF_REORDERED	gdb/objfile-flags.h	/^    OBJF_REORDERED = 1 << 0,	\/* Functions are reordered *\/$/;"	e	enum:objfile_flag
OBJF_SHARED	gdb/objfile-flags.h	/^    OBJF_SHARED = 1 << 1,	\/* From a shared library *\/$/;"	e	enum:objfile_flag
OBJF_USERLOADED	gdb/objfile-flags.h	/^    OBJF_USERLOADED = 1 << 3,	\/* User loaded *\/$/;"	e	enum:objfile_flag
OBJP1	zlib/contrib/delphi/zlibd32.mak	/^OBJP1 = +adler32.obj+compress.obj+crc32.obj+deflate.obj+gzclose.obj+gzlib.obj+gzread.obj$/;"	m
OBJP1	zlib/contrib/pascal/zlibd32.mak	/^OBJP1 = +adler32.obj+compress.obj+crc32.obj+deflate.obj+gzclose.obj+gzlib.obj+gzread.obj$/;"	m
OBJP2	zlib/contrib/delphi/zlibd32.mak	/^OBJP2 = +gzwrite.obj+infback.obj+inffast.obj+inflate.obj+inftrees.obj+trees.obj+uncompr.obj+zutil.obj$/;"	m
OBJP2	zlib/contrib/pascal/zlibd32.mak	/^OBJP2 = +gzwrite.obj+infback.obj+inffast.obj+inflate.obj+inftrees.obj+trees.obj+uncompr.obj+zutil.obj$/;"	m
OBJS	zlib/watcom/watcom_f.mak	/^OBJS =      adler32.obj  compress.obj crc32.obj   deflate.obj    &$/;"	m
OBJS	zlib/watcom/watcom_l.mak	/^OBJS =      adler32.obj  compress.obj crc32.obj   deflate.obj    &$/;"	m
OBJSTAT	gdb/objfiles.h	174;"	d
OBJSTATS	gdb/objfiles.h	/^  OBJSTATS;$/;"	m	struct:objfile
OBJSTATS	gdb/objfiles.h	175;"	d
OBJ_ATTR_FIRST	bfd/elf-bfd.h	1735;"	d
OBJ_ATTR_GNU	bfd/elf-bfd.h	1734;"	d
OBJ_ATTR_LAST	bfd/elf-bfd.h	1736;"	d
OBJ_ATTR_PROC	bfd/elf-bfd.h	1733;"	d
OBR2	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
OBRa	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
OBRb	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
OBRc	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
OBSD_NAT_H	gdb/obsd-nat.h	21;"	d
OBSD_SIGABRT	gdb/obsd-tdep.c	/^    OBSD_SIGABRT = 6,$/;"	e	enum:__anon1784	file:
OBSD_SIGALRM	gdb/obsd-tdep.c	/^    OBSD_SIGALRM = 14,$/;"	e	enum:__anon1784	file:
OBSD_SIGBUS	gdb/obsd-tdep.c	/^    OBSD_SIGBUS = 10,$/;"	e	enum:__anon1784	file:
OBSD_SIGCHLD	gdb/obsd-tdep.c	/^    OBSD_SIGCHLD = 20,$/;"	e	enum:__anon1784	file:
OBSD_SIGCONT	gdb/obsd-tdep.c	/^    OBSD_SIGCONT = 19,$/;"	e	enum:__anon1784	file:
OBSD_SIGEMT	gdb/obsd-tdep.c	/^    OBSD_SIGEMT = 7,$/;"	e	enum:__anon1784	file:
OBSD_SIGFPE	gdb/obsd-tdep.c	/^    OBSD_SIGFPE = 8,$/;"	e	enum:__anon1784	file:
OBSD_SIGHUP	gdb/obsd-tdep.c	/^    OBSD_SIGHUP = 1,$/;"	e	enum:__anon1784	file:
OBSD_SIGILL	gdb/obsd-tdep.c	/^    OBSD_SIGILL = 4,$/;"	e	enum:__anon1784	file:
OBSD_SIGINFO	gdb/obsd-tdep.c	/^    OBSD_SIGINFO = 29,$/;"	e	enum:__anon1784	file:
OBSD_SIGINT	gdb/obsd-tdep.c	/^    OBSD_SIGINT = 2,$/;"	e	enum:__anon1784	file:
OBSD_SIGIO	gdb/obsd-tdep.c	/^    OBSD_SIGIO = 23,$/;"	e	enum:__anon1784	file:
OBSD_SIGKILL	gdb/obsd-tdep.c	/^    OBSD_SIGKILL = 9,$/;"	e	enum:__anon1784	file:
OBSD_SIGPIPE	gdb/obsd-tdep.c	/^    OBSD_SIGPIPE = 13,$/;"	e	enum:__anon1784	file:
OBSD_SIGPROF	gdb/obsd-tdep.c	/^    OBSD_SIGPROF = 27,$/;"	e	enum:__anon1784	file:
OBSD_SIGQUIT	gdb/obsd-tdep.c	/^    OBSD_SIGQUIT = 3,$/;"	e	enum:__anon1784	file:
OBSD_SIGSEGV	gdb/obsd-tdep.c	/^    OBSD_SIGSEGV = 11,$/;"	e	enum:__anon1784	file:
OBSD_SIGSTOP	gdb/obsd-tdep.c	/^    OBSD_SIGSTOP = 17,$/;"	e	enum:__anon1784	file:
OBSD_SIGSYS	gdb/obsd-tdep.c	/^    OBSD_SIGSYS = 12,$/;"	e	enum:__anon1784	file:
OBSD_SIGTERM	gdb/obsd-tdep.c	/^    OBSD_SIGTERM = 15,$/;"	e	enum:__anon1784	file:
OBSD_SIGTHR	gdb/obsd-tdep.c	/^    OBSD_SIGTHR = 32,$/;"	e	enum:__anon1784	file:
OBSD_SIGTRAP	gdb/obsd-tdep.c	/^    OBSD_SIGTRAP = 5,$/;"	e	enum:__anon1784	file:
OBSD_SIGTSTP	gdb/obsd-tdep.c	/^    OBSD_SIGTSTP = 18,$/;"	e	enum:__anon1784	file:
OBSD_SIGTTIN	gdb/obsd-tdep.c	/^    OBSD_SIGTTIN = 21,$/;"	e	enum:__anon1784	file:
OBSD_SIGTTOU	gdb/obsd-tdep.c	/^    OBSD_SIGTTOU = 22,$/;"	e	enum:__anon1784	file:
OBSD_SIGURG	gdb/obsd-tdep.c	/^    OBSD_SIGURG = 16,$/;"	e	enum:__anon1784	file:
OBSD_SIGUSR1	gdb/obsd-tdep.c	/^    OBSD_SIGUSR1 = 30,$/;"	e	enum:__anon1784	file:
OBSD_SIGUSR2	gdb/obsd-tdep.c	/^    OBSD_SIGUSR2 = 31,$/;"	e	enum:__anon1784	file:
OBSD_SIGVTALRM	gdb/obsd-tdep.c	/^    OBSD_SIGVTALRM = 26,$/;"	e	enum:__anon1784	file:
OBSD_SIGWINCH	gdb/obsd-tdep.c	/^    OBSD_SIGWINCH = 28,$/;"	e	enum:__anon1784	file:
OBSD_SIGXCPU	gdb/obsd-tdep.c	/^    OBSD_SIGXCPU = 24,$/;"	e	enum:__anon1784	file:
OBSD_SIGXFSZ	gdb/obsd-tdep.c	/^    OBSD_SIGXFSZ = 25,$/;"	e	enum:__anon1784	file:
OBSD_TDEP_H	gdb/obsd-tdep.h	21;"	d
OBSTACK_CALLOC	gdb/gdb_obstack.h	48;"	d
OBSTACK_ZALLOC	gdb/gdb_obstack.h	36;"	d
OBT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OBT:$/;"	l
OBT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OBT:$/;"	l
OBT	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^OBT:$/;"	l
OB_ACC	sim/mips/mdmx.c	/^typedef void (*OB_ACC)(signed24 *acc, unsigned8 ts, unsigned8 tt);$/;"	t	file:
OB_BIT	sim/mips/mdmx.c	1167;"	d	file:
OB_CLAMP	sim/mips/mdmx.c	75;"	d	file:
OB_ELEM	sim/mips/mdmx.c	85;"	d	file:
OB_FUNC	sim/mips/mdmx.c	/^typedef unsigned8 (*OB_FUNC)(unsigned8, unsigned8);$/;"	t	file:
OB_MAX	sim/mips/mdmx.c	71;"	d	file:
OB_ONES	sim/mips/mdmx.c	1168;"	d	file:
OB_ROUND	sim/mips/mdmx.c	/^typedef unsigned8 (*OB_ROUND)(signed24 a, unsigned8 s);$/;"	t	file:
OC	gdb/testsuite/gdb.cp/subtypes.h	/^  enum class Oenum { OA, OB, OC, OD };$/;"	m	class:Outer::Oenum
OC	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (char),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (double),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (float),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (half),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (int),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (long),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (short),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (uchar),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (uint),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (ulong),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	/^  OCL_P_TYPE (ushort),$/;"	e	enum:opencl_primitive_types	file:
OCL_P_TYPE	gdb/opencl-lang.c	32;"	d	file:
OCL_STRING	gdb/opencl-lang.c	1101;"	d	file:
OCTETS_PER_BYTE	include/coff/ti.h	79;"	d
OCTETS_PER_BYTE_POWER	include/coff/tic4x.h	27;"	d
OCTETS_PER_BYTE_POWER	include/coff/tic54x.h	28;"	d
OCTVALUE	readline/chardefs.h	121;"	d
ODD_PARITY	gdb/stubs/sh-stub.c	1367;"	d	file:
ODK_EXCEPTIONS	include/elf/mips.h	1024;"	d
ODK_FILL	include/elf/mips.h	1033;"	d
ODK_GP_GROUP	include/elf/mips.h	1045;"	d
ODK_HWAND	include/elf/mips.h	1039;"	d
ODK_HWOR	include/elf/mips.h	1042;"	d
ODK_HWPATCH	include/elf/mips.h	1030;"	d
ODK_IDENT	include/elf/mips.h	1048;"	d
ODK_NULL	include/elf/mips.h	1018;"	d
ODK_PAD	include/elf/mips.h	1027;"	d
ODK_REGINFO	include/elf/mips.h	1021;"	d
ODK_TAGS	include/elf/mips.h	1036;"	d
ODT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^ODT:$/;"	l
ODT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^ODT:$/;"	l
OE	sim/bfin/dv-bfin_uart.h	43;"	d
OEA_MEMORY_SIZE	sim/ppc/emul_generic.c	246;"	d	file:
OEX_DISMISS	include/elf/mips.h	1183;"	d
OEX_FPDBUG	include/elf/mips.h	1181;"	d
OEX_FPU_DIV0	include/elf/mips.h	1187;"	d
OEX_FPU_INEX	include/elf/mips.h	1190;"	d
OEX_FPU_INVAL	include/elf/mips.h	1186;"	d
OEX_FPU_MAX	include/elf/mips.h	1178;"	d
OEX_FPU_MIN	include/elf/mips.h	1177;"	d
OEX_FPU_OFLO	include/elf/mips.h	1188;"	d
OEX_FPU_UFLO	include/elf/mips.h	1189;"	d
OEX_PAGE0	include/elf/mips.h	1179;"	d
OEX_SMM	include/elf/mips.h	1180;"	d
OF	sim/aarch64/cpustate.h	/^  OF = (1 << OF_IDX),$/;"	e	enum:FPSRMask
OF	sim/mips/cp1.h	63;"	d
OF	zlib/contrib/minizip/ioapi.h	/^typedef ZPOS64_T (ZCALLBACK *tell64_file_func)    OF((voidpf opaque, voidpf stream));$/;"	t
OF	zlib/contrib/minizip/ioapi.h	/^typedef uLong    (ZCALLBACK *read_file_func)      OF((voidpf opaque, voidpf stream, void* buf, uLong size));$/;"	t
OF	zlib/contrib/minizip/ioapi.h	/^typedef uLong    (ZCALLBACK *write_file_func)     OF((voidpf opaque, voidpf stream, const void* buf, uLong size));$/;"	t
OF	zlib/contrib/minizip/ioapi.h	/^typedef voidpf   (ZCALLBACK *open64_file_func)    OF((voidpf opaque, const void* filename, int mode));$/;"	t
OF	zlib/contrib/minizip/ioapi.h	/^typedef voidpf   (ZCALLBACK *open_file_func)      OF((voidpf opaque, const char* filename, int mode));$/;"	t
OF	zlib/zconf.h	290;"	d
OF	zlib/zconf.h	292;"	d
OFBA_MSPABI_Tag_Code_Model	include/elf/msp430.h	59;"	d
OFBA_MSPABI_Tag_Data_Model	include/elf/msp430.h	60;"	d
OFBA_MSPABI_Tag_ISA	include/elf/msp430.h	58;"	d
OFFSET	gdb/testsuite/gdb.dwarf2/dw2-anon-mptr.S	/^#define OFFSET(LBL) .Ldie_ ## LBL - .Lcu1_begin$/;"	d
OFFSET	gdb/testsuite/gdb.dwarf2/dw2-double-set-die-type.S	/^#define OFFSET(LBL) .Ldie_ ## LBL - .Lcu1_begin$/;"	d
OFFSETBITS	sim/arm/armvirt.c	49;"	d	file:
OFFSET_14F_FROM_21L	bfd/elf-hppa.h	578;"	d
OFFSET_14R_FROM_21L	bfd/elf-hppa.h	577;"	d
OFFSET_ADDRESS_SIZE	libiberty/regex.c	613;"	d	file:
OFFSET_ADDRESS_SIZE	libiberty/regex.c	622;"	d	file:
OFFSET_ADDRESS_SIZE	libiberty/regex.c	8199;"	d	file:
OFFSET_FOR_RELOC	bfd/elf32-m32c.c	1282;"	d	file:
OFFSET_FOR_RELOC	bfd/elf32-rl78.c	1818;"	d	file:
OFFSET_FOR_RELOC	bfd/elf32-rx.c	1734;"	d	file:
OFFSET_SPC_LEN	gdb/c-typeprint.c	41;"	d	file:
OFF_BITS	sim/m32c/mem.c	48;"	d	file:
OFF_BITS	sim/rx/mem.c	42;"	d	file:
OFF_LEN	sim/m32c/mem.c	52;"	d	file:
OFF_LEN	sim/rx/mem.c	46;"	d	file:
OFF_SL_BR	opcodes/tic80-opc.c	437;"	d	file:
OFF_SL_BR_SCALED	opcodes/tic80-opc.c	443;"	d	file:
OFF_SL_PC	opcodes/tic80-opc.c	427;"	d	file:
OFF_SS_BR	opcodes/tic80-opc.c	432;"	d	file:
OFF_SS_PC	opcodes/tic80-opc.c	422;"	d	file:
OFILES	zlib/nintendods/Makefile	/^export OFILES	:=	$(addsuffix .o,$(BINFILES)) \\$/;"	m
OFULIST	include/opcode/tic6x-opcode-table.h	3609;"	d
OFULIST	include/opcode/tic6x-opcode-table.h	55;"	d
OF_IDX	sim/aarch64/cpustate.h	/^  OF_IDX = 2,$/;"	e	enum:FPSRIdx
OGP_GROUP	include/elf/mips.h	1207;"	d
OGP_SELF	include/elf/mips.h	1208;"	d
OHWA0_R4KEOP_CHECKED	include/elf/mips.h	1211;"	d
OHWA0_R4KEOP_CLEAN	include/elf/mips.h	1212;"	d
OHWCST0	include/opcode/tic6x-opcode-table.h	3603;"	d
OHWCST0	include/opcode/tic6x-opcode-table.h	49;"	d
OHWCST1	include/opcode/tic6x-opcode-table.h	3604;"	d
OHWCST1	include/opcode/tic6x-opcode-table.h	50;"	d
OHWCST16	include/opcode/tic6x-opcode-table.h	3606;"	d
OHWCST16	include/opcode/tic6x-opcode-table.h	52;"	d
OHWCST24	include/opcode/tic6x-opcode-table.h	3607;"	d
OHWCST24	include/opcode/tic6x-opcode-table.h	53;"	d
OHWCST31	include/opcode/tic6x-opcode-table.h	3608;"	d
OHWCST31	include/opcode/tic6x-opcode-table.h	54;"	d
OHWCST5	include/opcode/tic6x-opcode-table.h	3605;"	d
OHWCST5	include/opcode/tic6x-opcode-table.h	51;"	d
OHWCSTM1	include/opcode/tic6x-opcode-table.h	3602;"	d
OHWCSTM1	include/opcode/tic6x-opcode-table.h	48;"	d
OHW_R10KLDL	include/elf/mips.h	1203;"	d
OHW_R4KEOP	include/elf/mips.h	1198;"	d
OHW_R5KCVTL	include/elf/mips.h	1201;"	d
OHW_R5KEOP	include/elf/mips.h	1200;"	d
OHW_R8KPFETCH	include/elf/mips.h	1199;"	d
OI	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
OIB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OIB:$/;"	l
OIB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OIB:$/;"	l
OIMM5	opcodes/ppc-opc.c	2363;"	d	file:
OIT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OIT:$/;"	l
OIT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OIT:$/;"	l
OJB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OJB:$/;"	l
OJB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OJB:$/;"	l
OJT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OJT:$/;"	l
OJT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OJT:$/;"	l
OK	sim/erc32/sis.h	152;"	d
OKB	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OKB:$/;"	l
OKB	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OKB:$/;"	l
OKT	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^OKT:$/;"	l
OKT	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^OKT:$/;"	l
OLCST	include/opcode/tic6x-opcode-table.h	3601;"	d
OLCST	include/opcode/tic6x-opcode-table.h	47;"	d
OLDSR1	opcodes/v850-opc.c	1046;"	d	file:
OLDSR2	opcodes/v850-opc.c	1053;"	d	file:
OLD_CPOS_IN_PROMPT	readline/display.c	967;"	d	file:
OLD_DT_HIOS	include/elf/common.h	919;"	d
OLD_DT_LOOS	include/elf/common.h	916;"	d
OLD_M_PARITY	include/os9k.h	28;"	d
OLD_PLT_ENTRY_SIZE	bfd/elf64-alpha.c	92;"	d	file:
OLD_PLT_HEADER_SIZE	bfd/elf64-alpha.c	91;"	d	file:
OLD_VERSION_ID	include/som/aout.h	66;"	d
OM	sim/rx/rx.c	929;"	d	file:
OMAGIC	bfd/pdp11.c	88;"	d	file:
OMAGIC	include/aout/aout64.h	47;"	d
OMAGIC	include/aout/aout64.h	57;"	d
OMAGIC	include/bout.h	56;"	d
OMAGIC	include/coff/arm.h	89;"	d
OMAGIC	include/coff/i386.h	51;"	d
OMAGIC	include/coff/ia64.h	66;"	d
OMAGIC	include/coff/mcore.h	47;"	d
OMAGIC	include/coff/x86_64.h	35;"	d
OMODE_SUPV	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^#define OMODE_SUPV 0 \/\/ not used in the hardware$/;"	d
OMa	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
OMb	opcodes/mcore-opc.h	/^  O1R1,  OMb,  OMc,  SIa,$/;"	e	enum:__anon34
OMc	opcodes/mcore-opc.h	/^  O1R1,  OMb,  OMc,  SIa,$/;"	e	enum:__anon34
ONCE	sim/arm/armemu.h	446;"	d
ONE	gdb/testsuite/gdb.base/info-macros.c	40;"	d	file:
ONE	gdb/testsuite/gdb.base/info-macros.c	60;"	d	file:
ONE	gdb/testsuite/gdb.base/printcmds.c	/^enum flag_enum { ONE = 1, TWO = 2 };$/;"	e	enum:flag_enum	file:
ONE	gdb/testsuite/gdb.compile/compile.c	/^  ONE = 1,$/;"	e	enum:enum_type	file:
ONE	gdb/testsuite/gdb.guile/scm-math.c	/^    ONE = 1,$/;"	e	enum:e	file:
ONE	gdb/testsuite/gdb.guile/scm-value.c	/^    ONE = 1,$/;"	e	enum:e	file:
ONE	gdb/testsuite/gdb.python/py-value.c	/^    ONE = 1,$/;"	e	enum:e	file:
ONEKB	gdb/testsuite/gdb.arch/sparc64-adi.c	42;"	d	file:
ONES	bfd/elf64-ppc.c	270;"	d	file:
ONFCN	include/opcode/sparc.h	298;"	d
ONLY_NAME_HOWTO	bfd/elf32-cr16c.c	33;"	d	file:
ON_STACK	gdb/inferior.h	274;"	d
OOPSY	gdb/inflow.c	195;"	d	file:
OO_4op1	include/opcode/tic30.h	621;"	d
OO_4op2	include/opcode/tic30.h	622;"	d
OO_4op3	include/opcode/tic30.h	623;"	d
OO_5op1	include/opcode/tic30.h	624;"	d
OO_5op2	include/opcode/tic30.h	625;"	d
OO_PField	include/opcode/tic30.h	626;"	d
OP	bfd/elf32-rl78.c	541;"	d	file:
OP	bfd/elf32-rl78.c	641;"	d	file:
OP	bfd/elf32-rl78.c	642;"	d	file:
OP	bfd/elf32-rx.c	680;"	d	file:
OP	gdb/expprint.c	708;"	d	file:
OP	gdb/expprint.c	712;"	d	file:
OP	gdb/expression.h	/^    OP (OP_EXTENDED0)$/;"	e	enum:exp_opcode
OP	gdb/expression.h	44;"	d
OP	gdb/expression.h	56;"	d
OP	include/opcode/sparc.h	292;"	d
OP	libiberty/md5.c	315;"	d	file:
OP	libiberty/md5.c	356;"	d	file:
OP	libiberty/md5.c	357;"	d	file:
OP	opcodes/alpha-opc.c	335;"	d	file:
OP	opcodes/epiphany-desc.c	1932;"	d	file:
OP	opcodes/epiphany-desc.c	911;"	d	file:
OP	opcodes/epiphany-opc.c	1438;"	d	file:
OP	opcodes/epiphany-opc.c	2102;"	d	file:
OP	opcodes/epiphany-opc.c	211;"	d	file:
OP	opcodes/epiphany-opc.c	3912;"	d	file:
OP	opcodes/fr30-desc.c	1409;"	d	file:
OP	opcodes/fr30-desc.c	573;"	d	file:
OP	opcodes/fr30-opc.c	1175;"	d	file:
OP	opcodes/fr30-opc.c	1199;"	d	file:
OP	opcodes/fr30-opc.c	1249;"	d	file:
OP	opcodes/fr30-opc.c	170;"	d	file:
OP	opcodes/frv-desc.c	2423;"	d	file:
OP	opcodes/frv-desc.c	6149;"	d	file:
OP	opcodes/frv-opc.c	1508;"	d	file:
OP	opcodes/frv-opc.c	5981;"	d	file:
OP	opcodes/frv-opc.c	6021;"	d	file:
OP	opcodes/frv-opc.c	6115;"	d	file:
OP	opcodes/ip2k-desc.c	397;"	d	file:
OP	opcodes/ip2k-desc.c	838;"	d	file:
OP	opcodes/ip2k-opc.c	130;"	d	file:
OP	opcodes/ip2k-opc.c	661;"	d	file:
OP	opcodes/ip2k-opc.c	697;"	d	file:
OP	opcodes/ip2k-opc.c	780;"	d	file:
OP	opcodes/iq2000-desc.c	1843;"	d	file:
OP	opcodes/iq2000-desc.c	457;"	d	file:
OP	opcodes/iq2000-opc.c	1895;"	d	file:
OP	opcodes/iq2000-opc.c	2283;"	d	file:
OP	opcodes/iq2000-opc.c	230;"	d	file:
OP	opcodes/iq2000-opc.c	3334;"	d	file:
OP	opcodes/lm32-desc.c	359;"	d	file:
OP	opcodes/lm32-desc.c	825;"	d	file:
OP	opcodes/lm32-opc.c	142;"	d	file:
OP	opcodes/lm32-opc.c	703;"	d	file:
OP	opcodes/lm32-opc.c	715;"	d	file:
OP	opcodes/lm32-opc.c	732;"	d	file:
OP	opcodes/m32c-desc.c	2705;"	d	file:
OP	opcodes/m32c-desc.c	62856;"	d	file:
OP	opcodes/m32c-opc.c	7874;"	d	file:
OP	opcodes/m32c-opc.c	80057;"	d	file:
OP	opcodes/m32c-opc.c	80073;"	d	file:
OP	opcodes/m32c-opc.c	80101;"	d	file:
OP	opcodes/m32r-desc.c	1188;"	d	file:
OP	opcodes/m32r-desc.c	437;"	d	file:
OP	opcodes/m32r-opc.c	1116;"	d	file:
OP	opcodes/m32r-opc.c	1272;"	d	file:
OP	opcodes/m32r-opc.c	1685;"	d	file:
OP	opcodes/m32r-opc.c	213;"	d	file:
OP	opcodes/mep-desc.c	1473;"	d	file:
OP	opcodes/mep-desc.c	6049;"	d	file:
OP	opcodes/mep-opc.c	589;"	d	file:
OP	opcodes/mep-opc.c	6082;"	d	file:
OP	opcodes/mep-opc.c	6146;"	d	file:
OP	opcodes/mep-opc.c	6306;"	d	file:
OP	opcodes/mmix-opc.c	89;"	d	file:
OP	opcodes/msp430-decode.c	68;"	d	file:
OP	opcodes/mt-desc.c	543;"	d	file:
OP	opcodes/mt-desc.c	969;"	d	file:
OP	opcodes/mt-opc.c	261;"	d	file:
OP	opcodes/mt-opc.c	774;"	d	file:
OP	opcodes/mt-opc.c	786;"	d	file:
OP	opcodes/mt-opc.c	803;"	d	file:
OP	opcodes/or1k-desc.c	1145;"	d	file:
OP	opcodes/or1k-desc.c	1771;"	d	file:
OP	opcodes/or1k-opc.c	176;"	d	file:
OP	opcodes/or1k-opc.c	929;"	d	file:
OP	opcodes/or1k-opc.c	941;"	d	file:
OP	opcodes/or1k-opc.c	958;"	d	file:
OP	opcodes/pdp11-dis.c	212;"	d	file:
OP	opcodes/pdp11-dis.c	368;"	d	file:
OP	opcodes/ppc-opc.c	2640;"	d	file:
OP	opcodes/rl78-decode.c	44;"	d	file:
OP	opcodes/rx-decode.c	83;"	d	file:
OP	opcodes/v850-opc.c	28;"	d	file:
OP	opcodes/xc16x-desc.c	1011;"	d	file:
OP	opcodes/xc16x-desc.c	3172;"	d	file:
OP	opcodes/xc16x-opc.c	2900;"	d	file:
OP	opcodes/xc16x-opc.c	2912;"	d	file:
OP	opcodes/xc16x-opc.c	2929;"	d	file:
OP	opcodes/xc16x-opc.c	305;"	d	file:
OP	opcodes/xstormy16-desc.c	1140;"	d	file:
OP	opcodes/xstormy16-desc.c	489;"	d	file:
OP	opcodes/xstormy16-opc.c	1053;"	d	file:
OP	opcodes/xstormy16-opc.c	166;"	d	file:
OP	opcodes/xstormy16-opc.c	949;"	d	file:
OP	opcodes/xstormy16-opc.c	981;"	d	file:
OP	sim/cr16/interp.c	/^uint32 OP[4];$/;"	v
OP	sim/cris/cris-desc.c	1022;"	d	file:
OP	sim/cris/cris-desc.c	2443;"	d	file:
OP	sim/d10v/interp.c	/^uint16 OP[4];$/;"	v
OP	sim/sh64/sh-desc.c	1201;"	d	file:
OP	sim/sh64/sh-desc.c	3222;"	d	file:
OP	sim/v850/interp.c	/^uint32 OP[4];$/;"	v
OP0	include/opcode/tic6x-opcode-table.h	3595;"	d
OP0	include/opcode/tic6x-opcode-table.h	41;"	d
OP0	opcodes/aarch64-tbl.h	31;"	d
OP1	include/opcode/tic6x-opcode-table.h	3596;"	d
OP1	include/opcode/tic6x-opcode-table.h	42;"	d
OP1	opcodes/aarch64-tbl.h	32;"	d
OP10_ANDOUI	opcodes/iq2000-desc.h	/^  OP10_BMB = 6, OP10_ORUI = 15, OP10_BMBL = 22, OP10_ANDOUI = 47$/;"	e	enum:q10_opcodes
OP10_BBIL	opcodes/iq2000-desc.h	/^ , OP10_BBIL = 60, OP10_BBVL = 61, OP10_BBINL = 62, OP10_BBVNL = 63$/;"	e	enum:q10_opcodes
OP10_BBINL	opcodes/iq2000-desc.h	/^ , OP10_BBIL = 60, OP10_BBVL = 61, OP10_BBINL = 62, OP10_BBVNL = 63$/;"	e	enum:q10_opcodes
OP10_BBVL	opcodes/iq2000-desc.h	/^ , OP10_BBIL = 60, OP10_BBVL = 61, OP10_BBINL = 62, OP10_BBVNL = 63$/;"	e	enum:q10_opcodes
OP10_BBVNL	opcodes/iq2000-desc.h	/^ , OP10_BBIL = 60, OP10_BBVL = 61, OP10_BBINL = 62, OP10_BBVNL = 63$/;"	e	enum:q10_opcodes
OP10_BMB	opcodes/iq2000-desc.h	/^  OP10_BMB = 6, OP10_ORUI = 15, OP10_BMBL = 22, OP10_ANDOUI = 47$/;"	e	enum:q10_opcodes
OP10_BMBL	opcodes/iq2000-desc.h	/^  OP10_BMB = 6, OP10_ORUI = 15, OP10_BMBL = 22, OP10_ANDOUI = 47$/;"	e	enum:q10_opcodes
OP10_ORUI	opcodes/iq2000-desc.h	/^  OP10_BMB = 6, OP10_ORUI = 15, OP10_BMBL = 22, OP10_ANDOUI = 47$/;"	e	enum:q10_opcodes
OP16	opcodes/s390-opc.c	256;"	d	file:
OP16_SH_DISP11	include/opcode/score-inst.h	221;"	d
OP16_SH_DISP8	include/opcode/score-inst.h	220;"	d
OP16_SH_I45	include/opcode/score-inst.h	218;"	d
OP16_SH_I8	include/opcode/score-inst.h	219;"	d
OP16_SH_REGD	include/opcode/score-inst.h	216;"	d
OP16_SH_REGS1	include/opcode/score-inst.h	217;"	d
OP16_VALID_REG	bfd/elfxx-mips.c	13108;"	d	file:
OP1_0	opcodes/fr30-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_0	opcodes/m32r-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_0	opcodes/xc16x-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_0	opcodes/xstormy16-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_1	opcodes/fr30-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_1	opcodes/m32r-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_1	opcodes/xc16x-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_1	opcodes/xstormy16-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_10	opcodes/m32r-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_10	opcodes/xc16x-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_11	opcodes/m32r-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_11	opcodes/xc16x-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_12	opcodes/m32r-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_12	opcodes/xc16x-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_13	opcodes/m32r-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_13	opcodes/xc16x-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_14	opcodes/m32r-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_14	opcodes/xc16x-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_15	opcodes/m32r-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_15	opcodes/xc16x-desc.h	/^ , OP1_12, OP1_13, OP1_14, OP1_15$/;"	e	enum:insn_op1
OP1_2	opcodes/fr30-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_2	opcodes/m32r-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_2	opcodes/xc16x-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_2	opcodes/xstormy16-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_3	opcodes/fr30-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_3	opcodes/m32r-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_3	opcodes/xc16x-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_3	opcodes/xstormy16-desc.h	/^  OP1_0, OP1_1, OP1_2, OP1_3$/;"	e	enum:insn_op1
OP1_4	opcodes/fr30-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_4	opcodes/m32r-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_4	opcodes/xc16x-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_4	opcodes/xstormy16-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_5	opcodes/fr30-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_5	opcodes/m32r-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_5	opcodes/xc16x-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_5	opcodes/xstormy16-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_6	opcodes/fr30-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_6	opcodes/m32r-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_6	opcodes/xc16x-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_6	opcodes/xstormy16-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_7	opcodes/fr30-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_7	opcodes/m32r-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_7	opcodes/xc16x-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_7	opcodes/xstormy16-desc.h	/^ , OP1_4, OP1_5, OP1_6, OP1_7$/;"	e	enum:insn_op1
OP1_8	opcodes/fr30-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_8	opcodes/m32r-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_8	opcodes/xc16x-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_8	opcodes/xstormy16-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_9	opcodes/fr30-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_9	opcodes/m32r-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_9	opcodes/xc16x-desc.h	/^ , OP1_8, OP1_9, OP1_10, OP1_11$/;"	e	enum:insn_op1
OP1_9	opcodes/xstormy16-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_A	opcodes/fr30-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_A	opcodes/xstormy16-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_B	opcodes/fr30-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_B	opcodes/xstormy16-desc.h	/^ , OP1_8, OP1_9, OP1_A, OP1_B$/;"	e	enum:insn_op1
OP1_C	opcodes/fr30-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_C	opcodes/xstormy16-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_D	opcodes/fr30-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_D	opcodes/xstormy16-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_E	opcodes/fr30-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_E	opcodes/xstormy16-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_F	opcodes/fr30-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP1_F	opcodes/xstormy16-desc.h	/^ , OP1_C, OP1_D, OP1_E, OP1_F$/;"	e	enum:insn_op1
OP2	include/opcode/sparc.h	290;"	d
OP2	include/opcode/tic6x-opcode-table.h	3597;"	d
OP2	include/opcode/tic6x-opcode-table.h	43;"	d
OP2	opcodes/aarch64-tbl.h	33;"	d
OP2A_0	opcodes/xstormy16-desc.h	/^  OP2A_0, OP2A_2, OP2A_4, OP2A_6$/;"	e	enum:insn_op2a
OP2A_2	opcodes/xstormy16-desc.h	/^  OP2A_0, OP2A_2, OP2A_4, OP2A_6$/;"	e	enum:insn_op2a
OP2A_4	opcodes/xstormy16-desc.h	/^  OP2A_0, OP2A_2, OP2A_4, OP2A_6$/;"	e	enum:insn_op2a
OP2A_6	opcodes/xstormy16-desc.h	/^  OP2A_0, OP2A_2, OP2A_4, OP2A_6$/;"	e	enum:insn_op2a
OP2A_8	opcodes/xstormy16-desc.h	/^ , OP2A_8, OP2A_A, OP2A_C, OP2A_E$/;"	e	enum:insn_op2a
OP2A_A	opcodes/xstormy16-desc.h	/^ , OP2A_8, OP2A_A, OP2A_C, OP2A_E$/;"	e	enum:insn_op2a
OP2A_C	opcodes/xstormy16-desc.h	/^ , OP2A_8, OP2A_A, OP2A_C, OP2A_E$/;"	e	enum:insn_op2a
OP2A_E	opcodes/xstormy16-desc.h	/^ , OP2A_8, OP2A_A, OP2A_C, OP2A_E$/;"	e	enum:insn_op2a
OP2M_0	opcodes/xstormy16-desc.h	/^  OP2M_0, OP2M_1$/;"	e	enum:insn_op2m
OP2M_1	opcodes/xstormy16-desc.h	/^  OP2M_0, OP2M_1$/;"	e	enum:insn_op2m
OP2_0	opcodes/fr30-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_0	opcodes/m32r-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_0	opcodes/xc16x-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_0	opcodes/xstormy16-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_1	opcodes/fr30-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_1	opcodes/m32r-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_1	opcodes/xc16x-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_1	opcodes/xstormy16-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_10	opcodes/m32r-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_10	opcodes/xc16x-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_11	opcodes/m32r-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_11	opcodes/xc16x-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_12	opcodes/m32r-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_12	opcodes/xc16x-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_13	opcodes/m32r-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_13	opcodes/xc16x-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_14	opcodes/m32r-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_14	opcodes/xc16x-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_15	opcodes/m32r-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_15	opcodes/xc16x-desc.h	/^ , OP2_12, OP2_13, OP2_14, OP2_15$/;"	e	enum:insn_op2
OP2_2	opcodes/fr30-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_2	opcodes/m32r-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_2	opcodes/xc16x-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_2	opcodes/xstormy16-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_3	opcodes/fr30-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_3	opcodes/m32r-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_3	opcodes/xc16x-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_3	opcodes/xstormy16-desc.h	/^  OP2_0, OP2_1, OP2_2, OP2_3$/;"	e	enum:insn_op2
OP2_4	opcodes/fr30-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_4	opcodes/m32r-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_4	opcodes/xc16x-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_4	opcodes/xstormy16-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_5	opcodes/fr30-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_5	opcodes/m32r-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_5	opcodes/xc16x-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_5	opcodes/xstormy16-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_6	opcodes/fr30-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_6	opcodes/m32r-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_6	opcodes/xc16x-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_6	opcodes/xstormy16-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_7	opcodes/fr30-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_7	opcodes/m32r-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_7	opcodes/xc16x-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_7	opcodes/xstormy16-desc.h	/^ , OP2_4, OP2_5, OP2_6, OP2_7$/;"	e	enum:insn_op2
OP2_8	opcodes/fr30-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_8	opcodes/m32r-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_8	opcodes/xc16x-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_8	opcodes/xstormy16-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_9	opcodes/fr30-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_9	opcodes/m32r-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_9	opcodes/xc16x-desc.h	/^ , OP2_8, OP2_9, OP2_10, OP2_11$/;"	e	enum:insn_op2
OP2_9	opcodes/xstormy16-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_A	opcodes/fr30-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_A	opcodes/xstormy16-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_B	opcodes/fr30-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_B	opcodes/xstormy16-desc.h	/^ , OP2_8, OP2_9, OP2_A, OP2_B$/;"	e	enum:insn_op2
OP2_C	opcodes/fr30-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_C	opcodes/xstormy16-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_D	opcodes/fr30-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_D	opcodes/xstormy16-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_E	opcodes/fr30-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_E	opcodes/xstormy16-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_F	opcodes/fr30-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP2_F	opcodes/xstormy16-desc.h	/^ , OP2_C, OP2_D, OP2_E, OP2_F$/;"	e	enum:insn_op2
OP3	include/opcode/h8300.h	/^  OP3 =		0x40000,$/;"	e	enum:h8_flags
OP3	include/opcode/sparc.h	291;"	d
OP3	include/opcode/tic6x-opcode-table.h	3598;"	d
OP3	include/opcode/tic6x-opcode-table.h	44;"	d
OP3	opcodes/aarch64-tbl.h	34;"	d
OP32	opcodes/s390-opc.c	257;"	d	file:
OP32_SREG	bfd/elfxx-mips.c	13103;"	d	file:
OP32_TREG	bfd/elfxx-mips.c	13104;"	d	file:
OP3ABS16LIST	include/opcode/h8300.h	297;"	d
OP3ABS24LIST	include/opcode/h8300.h	298;"	d
OP3ABS32LIST	include/opcode/h8300.h	299;"	d
OP3ABS8LIST	include/opcode/h8300.h	296;"	d
OP3A_0	opcodes/xstormy16-desc.h	/^  OP3A_0, OP3A_1, OP3A_2, OP3A_3$/;"	e	enum:insn_op3a
OP3A_1	opcodes/xstormy16-desc.h	/^  OP3A_0, OP3A_1, OP3A_2, OP3A_3$/;"	e	enum:insn_op3a
OP3A_2	opcodes/xstormy16-desc.h	/^  OP3A_0, OP3A_1, OP3A_2, OP3A_3$/;"	e	enum:insn_op3a
OP3A_3	opcodes/xstormy16-desc.h	/^  OP3A_0, OP3A_1, OP3A_2, OP3A_3$/;"	e	enum:insn_op3a
OP3B_0	opcodes/xstormy16-desc.h	/^  OP3B_0, OP3B_2, OP3B_4, OP3B_6$/;"	e	enum:insn_op3b
OP3B_2	opcodes/xstormy16-desc.h	/^  OP3B_0, OP3B_2, OP3B_4, OP3B_6$/;"	e	enum:insn_op3b
OP3B_4	opcodes/xstormy16-desc.h	/^  OP3B_0, OP3B_2, OP3B_4, OP3B_6$/;"	e	enum:insn_op3b
OP3B_6	opcodes/xstormy16-desc.h	/^  OP3B_0, OP3B_2, OP3B_4, OP3B_6$/;"	e	enum:insn_op3b
OP3B_8	opcodes/xstormy16-desc.h	/^ , OP3B_8, OP3B_A, OP3B_C, OP3B_E$/;"	e	enum:insn_op3b
OP3B_A	opcodes/xstormy16-desc.h	/^ , OP3B_8, OP3B_A, OP3B_C, OP3B_E$/;"	e	enum:insn_op3b
OP3B_C	opcodes/xstormy16-desc.h	/^ , OP3B_8, OP3B_A, OP3B_C, OP3B_E$/;"	e	enum:insn_op3b
OP3B_E	opcodes/xstormy16-desc.h	/^ , OP3B_8, OP3B_A, OP3B_C, OP3B_E$/;"	e	enum:insn_op3b
OP3PCREL16	include/opcode/h8300.h	/^  OP3PCREL16 =	OP3 | PCREL | L_16,$/;"	e	enum:h8_flags
OP3PCREL8	include/opcode/h8300.h	/^  OP3PCREL8 =	OP3 | PCREL | L_8,$/;"	e	enum:h8_flags
OP3_0	opcodes/fr30-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_0	opcodes/xstormy16-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_1	opcodes/fr30-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_1	opcodes/xstormy16-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_2	opcodes/fr30-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_2	opcodes/xstormy16-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_3	opcodes/fr30-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_3	opcodes/xstormy16-desc.h	/^  OP3_0, OP3_1, OP3_2, OP3_3$/;"	e	enum:insn_op3
OP3_4	opcodes/fr30-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_4	opcodes/xstormy16-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_5	opcodes/fr30-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_5	opcodes/xstormy16-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_6	opcodes/fr30-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_6	opcodes/xstormy16-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_7	opcodes/fr30-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_7	opcodes/xstormy16-desc.h	/^ , OP3_4, OP3_5, OP3_6, OP3_7$/;"	e	enum:insn_op3
OP3_8	opcodes/fr30-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_8	opcodes/xstormy16-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_9	opcodes/fr30-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_9	opcodes/xstormy16-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_A	opcodes/fr30-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_A	opcodes/xstormy16-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_B	opcodes/fr30-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_B	opcodes/xstormy16-desc.h	/^ , OP3_8, OP3_9, OP3_A, OP3_B$/;"	e	enum:insn_op3
OP3_C	opcodes/fr30-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_C	opcodes/xstormy16-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_CALL	opcodes/ip2k-desc.h	/^  OP3_CALL = 6, OP3_JMP = 7$/;"	e	enum:insn_op3
OP3_D	opcodes/fr30-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_D	opcodes/xstormy16-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_E	opcodes/fr30-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_E	opcodes/xstormy16-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_F	opcodes/fr30-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_F	opcodes/xstormy16-desc.h	/^ , OP3_C, OP3_D, OP3_E, OP3_F$/;"	e	enum:insn_op3
OP3_JMP	opcodes/ip2k-desc.h	/^  OP3_CALL = 6, OP3_JMP = 7$/;"	e	enum:insn_op3
OP4	include/opcode/tic6x-opcode-table.h	3599;"	d
OP4	include/opcode/tic6x-opcode-table.h	45;"	d
OP4	opcodes/aarch64-tbl.h	35;"	d
OP48	opcodes/s390-opc.c	259;"	d	file:
OP4B_0	opcodes/xstormy16-desc.h	/^  OP4B_0, OP4B_1$/;"	e	enum:insn_op4b
OP4B_1	opcodes/xstormy16-desc.h	/^  OP4B_0, OP4B_1$/;"	e	enum:insn_op4b
OP4MID_ADD_L	opcodes/ip2k-desc.h	/^ , OP4MID_CMP_L = 9, OP4MID_SUB_L = 10, OP4MID_ADD_L = 11, OP4MID_MOV_L = 12$/;"	e	enum:insn_op4mid
OP4MID_AND_L	opcodes/ip2k-desc.h	/^ , OP4MID_OR_L = 13, OP4MID_AND_L = 14, OP4MID_XOR_L = 15$/;"	e	enum:insn_op4mid
OP4MID_CMP_L	opcodes/ip2k-desc.h	/^ , OP4MID_CMP_L = 9, OP4MID_SUB_L = 10, OP4MID_ADD_L = 11, OP4MID_MOV_L = 12$/;"	e	enum:insn_op4mid
OP4MID_CSE_L	opcodes/ip2k-desc.h	/^ , OP4MID_PUSH_L = 4, OP4MID_CSNE_L = 6, OP4MID_CSE_L = 7, OP4MID_RETW_L = 8$/;"	e	enum:insn_op4mid
OP4MID_CSNE_L	opcodes/ip2k-desc.h	/^ , OP4MID_PUSH_L = 4, OP4MID_CSNE_L = 6, OP4MID_CSE_L = 7, OP4MID_RETW_L = 8$/;"	e	enum:insn_op4mid
OP4MID_LOADH_L	opcodes/ip2k-desc.h	/^  OP4MID_LOADH_L = 0, OP4MID_LOADL_L = 1, OP4MID_MULU_L = 2, OP4MID_MULS_L = 3$/;"	e	enum:insn_op4mid
OP4MID_LOADL_L	opcodes/ip2k-desc.h	/^  OP4MID_LOADH_L = 0, OP4MID_LOADL_L = 1, OP4MID_MULU_L = 2, OP4MID_MULS_L = 3$/;"	e	enum:insn_op4mid
OP4MID_MOV_L	opcodes/ip2k-desc.h	/^ , OP4MID_CMP_L = 9, OP4MID_SUB_L = 10, OP4MID_ADD_L = 11, OP4MID_MOV_L = 12$/;"	e	enum:insn_op4mid
OP4MID_MULS_L	opcodes/ip2k-desc.h	/^  OP4MID_LOADH_L = 0, OP4MID_LOADL_L = 1, OP4MID_MULU_L = 2, OP4MID_MULS_L = 3$/;"	e	enum:insn_op4mid
OP4MID_MULU_L	opcodes/ip2k-desc.h	/^  OP4MID_LOADH_L = 0, OP4MID_LOADL_L = 1, OP4MID_MULU_L = 2, OP4MID_MULS_L = 3$/;"	e	enum:insn_op4mid
OP4MID_OR_L	opcodes/ip2k-desc.h	/^ , OP4MID_OR_L = 13, OP4MID_AND_L = 14, OP4MID_XOR_L = 15$/;"	e	enum:insn_op4mid
OP4MID_PUSH_L	opcodes/ip2k-desc.h	/^ , OP4MID_PUSH_L = 4, OP4MID_CSNE_L = 6, OP4MID_CSE_L = 7, OP4MID_RETW_L = 8$/;"	e	enum:insn_op4mid
OP4MID_RETW_L	opcodes/ip2k-desc.h	/^ , OP4MID_PUSH_L = 4, OP4MID_CSNE_L = 6, OP4MID_CSE_L = 7, OP4MID_RETW_L = 8$/;"	e	enum:insn_op4mid
OP4MID_SUB_L	opcodes/ip2k-desc.h	/^ , OP4MID_CMP_L = 9, OP4MID_SUB_L = 10, OP4MID_ADD_L = 11, OP4MID_MOV_L = 12$/;"	e	enum:insn_op4mid
OP4MID_XOR_L	opcodes/ip2k-desc.h	/^ , OP4MID_OR_L = 13, OP4MID_AND_L = 14, OP4MID_XOR_L = 15$/;"	e	enum:insn_op4mid
OP4M_0	opcodes/xstormy16-desc.h	/^  OP4M_0, OP4M_1$/;"	e	enum:insn_op4m
OP4M_1	opcodes/xstormy16-desc.h	/^  OP4M_0, OP4M_1$/;"	e	enum:insn_op4m
OP4_0	opcodes/fr30-desc.h	/^  OP4_0$/;"	e	enum:insn_op4
OP4_0	opcodes/xstormy16-desc.h	/^  OP4_0, OP4_1, OP4_2, OP4_3$/;"	e	enum:insn_op4
OP4_1	opcodes/xstormy16-desc.h	/^  OP4_0, OP4_1, OP4_2, OP4_3$/;"	e	enum:insn_op4
OP4_2	opcodes/xstormy16-desc.h	/^  OP4_0, OP4_1, OP4_2, OP4_3$/;"	e	enum:insn_op4
OP4_3	opcodes/xstormy16-desc.h	/^  OP4_0, OP4_1, OP4_2, OP4_3$/;"	e	enum:insn_op4
OP4_4	opcodes/xstormy16-desc.h	/^ , OP4_4, OP4_5, OP4_6, OP4_7$/;"	e	enum:insn_op4
OP4_5	opcodes/xstormy16-desc.h	/^ , OP4_4, OP4_5, OP4_6, OP4_7$/;"	e	enum:insn_op4
OP4_6	opcodes/xstormy16-desc.h	/^ , OP4_4, OP4_5, OP4_6, OP4_7$/;"	e	enum:insn_op4
OP4_7	opcodes/xstormy16-desc.h	/^ , OP4_4, OP4_5, OP4_6, OP4_7$/;"	e	enum:insn_op4
OP4_8	opcodes/xstormy16-desc.h	/^ , OP4_8, OP4_9, OP4_A, OP4_B$/;"	e	enum:insn_op4
OP4_9	opcodes/xstormy16-desc.h	/^ , OP4_8, OP4_9, OP4_A, OP4_B$/;"	e	enum:insn_op4
OP4_A	opcodes/xstormy16-desc.h	/^ , OP4_8, OP4_9, OP4_A, OP4_B$/;"	e	enum:insn_op4
OP4_ALU16	opcodes/epiphany-desc.h	/^ , OP4_BRANCH, OP4_LDSTRX, OP4_ALU16, OP4_IMM32$/;"	e	enum:insn_opc
OP4_ASHIFT16	opcodes/epiphany-desc.h	/^ , OP4_LDSTRD, OP4_LDSTRP, OP4_ASHIFT16, OP4_MISC$/;"	e	enum:insn_opc
OP4_B	opcodes/xstormy16-desc.h	/^ , OP4_8, OP4_9, OP4_A, OP4_B$/;"	e	enum:insn_op4
OP4_BRANCH	opcodes/epiphany-desc.h	/^ , OP4_BRANCH, OP4_LDSTRX, OP4_ALU16, OP4_IMM32$/;"	e	enum:insn_opc
OP4_BRANCH16	opcodes/epiphany-desc.h	/^  OP4_BRANCH16, OP4_LDSTR16X, OP4_FLOW16, OP4_IMM16$/;"	e	enum:insn_opc
OP4_C	opcodes/xstormy16-desc.h	/^ , OP4_C, OP4_D, OP4_E, OP4_F$/;"	e	enum:insn_op4
OP4_CLRB	opcodes/ip2k-desc.h	/^  OP4_LITERAL = 7, OP4_CLRB = 8, OP4_SETB = 9, OP4_SNB = 10$/;"	e	enum:insn_op4
OP4_D	opcodes/xstormy16-desc.h	/^ , OP4_C, OP4_D, OP4_E, OP4_F$/;"	e	enum:insn_op4
OP4_DSP16	opcodes/epiphany-desc.h	/^ , OP4_LDSTR16D, OP4_LDSTR16P, OP4_LSHIFT16, OP4_DSP16$/;"	e	enum:insn_opc
OP4_E	opcodes/xstormy16-desc.h	/^ , OP4_C, OP4_D, OP4_E, OP4_F$/;"	e	enum:insn_op4
OP4_F	opcodes/xstormy16-desc.h	/^ , OP4_C, OP4_D, OP4_E, OP4_F$/;"	e	enum:insn_op4
OP4_FLOW16	opcodes/epiphany-desc.h	/^  OP4_BRANCH16, OP4_LDSTR16X, OP4_FLOW16, OP4_IMM16$/;"	e	enum:insn_opc
OP4_IMM16	opcodes/epiphany-desc.h	/^  OP4_BRANCH16, OP4_LDSTR16X, OP4_FLOW16, OP4_IMM16$/;"	e	enum:insn_opc
OP4_IMM32	opcodes/epiphany-desc.h	/^ , OP4_BRANCH, OP4_LDSTRX, OP4_ALU16, OP4_IMM32$/;"	e	enum:insn_opc
OP4_LDSTR16D	opcodes/epiphany-desc.h	/^ , OP4_LDSTR16D, OP4_LDSTR16P, OP4_LSHIFT16, OP4_DSP16$/;"	e	enum:insn_opc
OP4_LDSTR16P	opcodes/epiphany-desc.h	/^ , OP4_LDSTR16D, OP4_LDSTR16P, OP4_LSHIFT16, OP4_DSP16$/;"	e	enum:insn_opc
OP4_LDSTR16X	opcodes/epiphany-desc.h	/^  OP4_BRANCH16, OP4_LDSTR16X, OP4_FLOW16, OP4_IMM16$/;"	e	enum:insn_opc
OP4_LDSTRD	opcodes/epiphany-desc.h	/^ , OP4_LDSTRD, OP4_LDSTRP, OP4_ASHIFT16, OP4_MISC$/;"	e	enum:insn_opc
OP4_LDSTRP	opcodes/epiphany-desc.h	/^ , OP4_LDSTRD, OP4_LDSTRP, OP4_ASHIFT16, OP4_MISC$/;"	e	enum:insn_opc
OP4_LDSTRX	opcodes/epiphany-desc.h	/^ , OP4_BRANCH, OP4_LDSTRX, OP4_ALU16, OP4_IMM32$/;"	e	enum:insn_opc
OP4_LITERAL	opcodes/ip2k-desc.h	/^  OP4_LITERAL = 7, OP4_CLRB = 8, OP4_SETB = 9, OP4_SNB = 10$/;"	e	enum:insn_op4
OP4_LSHIFT16	opcodes/epiphany-desc.h	/^ , OP4_LDSTR16D, OP4_LDSTR16P, OP4_LSHIFT16, OP4_DSP16$/;"	e	enum:insn_opc
OP4_MISC	opcodes/epiphany-desc.h	/^ , OP4_LDSTRD, OP4_LDSTRP, OP4_ASHIFT16, OP4_MISC$/;"	e	enum:insn_opc
OP4_SB	opcodes/ip2k-desc.h	/^ , OP4_SB = 11$/;"	e	enum:insn_op4
OP4_SETB	opcodes/ip2k-desc.h	/^  OP4_LITERAL = 7, OP4_CLRB = 8, OP4_SETB = 9, OP4_SNB = 10$/;"	e	enum:insn_op4
OP4_SNB	opcodes/ip2k-desc.h	/^  OP4_LITERAL = 7, OP4_CLRB = 8, OP4_SETB = 9, OP4_SNB = 10$/;"	e	enum:insn_op4
OP5	opcodes/aarch64-tbl.h	36;"	d
OP5A_0	opcodes/xstormy16-desc.h	/^  OP5A_0, OP5A_1$/;"	e	enum:insn_op5a
OP5A_1	opcodes/xstormy16-desc.h	/^  OP5A_0, OP5A_1$/;"	e	enum:insn_op5a
OP5_0	opcodes/fr30-desc.h	/^  OP5_0, OP5_1$/;"	e	enum:insn_op5
OP5_0	opcodes/xstormy16-desc.h	/^  OP5_0, OP5_1, OP5_2, OP5_3$/;"	e	enum:insn_op5
OP5_1	opcodes/fr30-desc.h	/^  OP5_0, OP5_1$/;"	e	enum:insn_op5
OP5_1	opcodes/xstormy16-desc.h	/^  OP5_0, OP5_1, OP5_2, OP5_3$/;"	e	enum:insn_op5
OP5_2	opcodes/xstormy16-desc.h	/^  OP5_0, OP5_1, OP5_2, OP5_3$/;"	e	enum:insn_op5
OP5_3	opcodes/xstormy16-desc.h	/^  OP5_0, OP5_1, OP5_2, OP5_3$/;"	e	enum:insn_op5
OP5_4	opcodes/xstormy16-desc.h	/^ , OP5_4, OP5_5, OP5_6, OP5_7$/;"	e	enum:insn_op5
OP5_5	opcodes/xstormy16-desc.h	/^ , OP5_4, OP5_5, OP5_6, OP5_7$/;"	e	enum:insn_op5
OP5_6	opcodes/xstormy16-desc.h	/^ , OP5_4, OP5_5, OP5_6, OP5_7$/;"	e	enum:insn_op5
OP5_7	opcodes/xstormy16-desc.h	/^ , OP5_4, OP5_5, OP5_6, OP5_7$/;"	e	enum:insn_op5
OP5_8	opcodes/xstormy16-desc.h	/^ , OP5_8, OP5_9, OP5_A, OP5_B$/;"	e	enum:insn_op5
OP5_9	opcodes/xstormy16-desc.h	/^ , OP5_8, OP5_9, OP5_A, OP5_B$/;"	e	enum:insn_op5
OP5_A	opcodes/xstormy16-desc.h	/^ , OP5_8, OP5_9, OP5_A, OP5_B$/;"	e	enum:insn_op5
OP5_B	opcodes/xstormy16-desc.h	/^ , OP5_8, OP5_9, OP5_A, OP5_B$/;"	e	enum:insn_op5
OP5_C	opcodes/xstormy16-desc.h	/^ , OP5_C, OP5_D, OP5_E, OP5_F$/;"	e	enum:insn_op5
OP5_D	opcodes/xstormy16-desc.h	/^ , OP5_C, OP5_D, OP5_E, OP5_F$/;"	e	enum:insn_op5
OP5_E	opcodes/xstormy16-desc.h	/^ , OP5_C, OP5_D, OP5_E, OP5_F$/;"	e	enum:insn_op5
OP5_F	opcodes/xstormy16-desc.h	/^ , OP5_C, OP5_D, OP5_E, OP5_F$/;"	e	enum:insn_op5
OP5_rvalueRs_SI15	include/opcode/score-inst.h	/^  OP5_rvalueRs_SI15,$/;"	e	enum:score_insn_type
OP6	opcodes/nds32-asm.h	270;"	d
OP6_ADD	opcodes/ip2k-desc.h	/^ , OP6_OR, OP6_AND, OP6_XOR, OP6_ADD$/;"	e	enum:insn_op6
OP6_ADDC	opcodes/ip2k-desc.h	/^ , OP6_MULU, OP6_MULS, OP6_INCSNZ, OP6_ADDC$/;"	e	enum:insn_op6
OP6_AND	opcodes/ip2k-desc.h	/^ , OP6_OR, OP6_AND, OP6_XOR, OP6_ADD$/;"	e	enum:insn_op6
OP6_CSE	opcodes/ip2k-desc.h	/^ , OP6_CSE, OP6_POP, OP6_SUBC, OP6_DECSNZ$/;"	e	enum:insn_op6
OP6_DEC	opcodes/ip2k-desc.h	/^  OP6_OTHER1, OP6_OTHER2, OP6_SUB, OP6_DEC$/;"	e	enum:insn_op6
OP6_DECSNZ	opcodes/ip2k-desc.h	/^ , OP6_CSE, OP6_POP, OP6_SUBC, OP6_DECSNZ$/;"	e	enum:insn_op6
OP6_DECSZ	opcodes/ip2k-desc.h	/^ , OP6_TEST, OP6_NOT, OP6_INC, OP6_DECSZ$/;"	e	enum:insn_op6
OP6_INC	opcodes/ip2k-desc.h	/^ , OP6_TEST, OP6_NOT, OP6_INC, OP6_DECSZ$/;"	e	enum:insn_op6
OP6_INCSNZ	opcodes/ip2k-desc.h	/^ , OP6_MULU, OP6_MULS, OP6_INCSNZ, OP6_ADDC$/;"	e	enum:insn_op6
OP6_INCSZ	opcodes/ip2k-desc.h	/^ , OP6_RR, OP6_RL, OP6_SWAP, OP6_INCSZ$/;"	e	enum:insn_op6
OP6_MULS	opcodes/ip2k-desc.h	/^ , OP6_MULU, OP6_MULS, OP6_INCSNZ, OP6_ADDC$/;"	e	enum:insn_op6
OP6_MULU	opcodes/ip2k-desc.h	/^ , OP6_MULU, OP6_MULS, OP6_INCSNZ, OP6_ADDC$/;"	e	enum:insn_op6
OP6_NOT	opcodes/ip2k-desc.h	/^ , OP6_TEST, OP6_NOT, OP6_INC, OP6_DECSZ$/;"	e	enum:insn_op6
OP6_OR	opcodes/ip2k-desc.h	/^ , OP6_OR, OP6_AND, OP6_XOR, OP6_ADD$/;"	e	enum:insn_op6
OP6_OTHER1	opcodes/ip2k-desc.h	/^  OP6_OTHER1, OP6_OTHER2, OP6_SUB, OP6_DEC$/;"	e	enum:insn_op6
OP6_OTHER2	opcodes/ip2k-desc.h	/^  OP6_OTHER1, OP6_OTHER2, OP6_SUB, OP6_DEC$/;"	e	enum:insn_op6
OP6_POP	opcodes/ip2k-desc.h	/^ , OP6_CSE, OP6_POP, OP6_SUBC, OP6_DECSNZ$/;"	e	enum:insn_op6
OP6_RL	opcodes/ip2k-desc.h	/^ , OP6_RR, OP6_RL, OP6_SWAP, OP6_INCSZ$/;"	e	enum:insn_op6
OP6_RR	opcodes/ip2k-desc.h	/^ , OP6_RR, OP6_RL, OP6_SWAP, OP6_INCSZ$/;"	e	enum:insn_op6
OP6_SUB	opcodes/ip2k-desc.h	/^  OP6_OTHER1, OP6_OTHER2, OP6_SUB, OP6_DEC$/;"	e	enum:insn_op6
OP6_SUBC	opcodes/ip2k-desc.h	/^ , OP6_CSE, OP6_POP, OP6_SUBC, OP6_DECSNZ$/;"	e	enum:insn_op6
OP6_SWAP	opcodes/ip2k-desc.h	/^ , OP6_RR, OP6_RL, OP6_SWAP, OP6_INCSZ$/;"	e	enum:insn_op6
OP6_TEST	opcodes/ip2k-desc.h	/^ , OP6_TEST, OP6_NOT, OP6_INC, OP6_DECSZ$/;"	e	enum:insn_op6
OP6_XOR	opcodes/ip2k-desc.h	/^ , OP6_OR, OP6_AND, OP6_XOR, OP6_ADD$/;"	e	enum:insn_op6
OP8	opcodes/s390-opc.c	255;"	d	file:
OPAD_POSTFIX	include/elf/mips.h	1194;"	d
OPAD_PREFIX	include/elf/mips.h	1193;"	d
OPAD_SYMBOL	include/elf/mips.h	1195;"	d
OPAQUETHREADBYTES	gdb/remote.c	87;"	d	file:
OPBE_FDEP	opcodes/epiphany-desc.h	/^  OPBE_FEXT, OPBE_FDEP, OPBE_LFSR$/;"	e	enum:insn_bopext
OPBE_FEXT	opcodes/epiphany-desc.h	/^  OPBE_FEXT, OPBE_FDEP, OPBE_LFSR$/;"	e	enum:insn_bopext
OPBE_LFSR	opcodes/epiphany-desc.h	/^  OPBE_FEXT, OPBE_FDEP, OPBE_LFSR$/;"	e	enum:insn_bopext
OPB_ADD	opcodes/epiphany-desc.h	/^  OPB_EOR, OPB_ADD, OPB_LSL, OPB_SUB$/;"	e	enum:insn_bop
OPB_AND	opcodes/epiphany-desc.h	/^ , OPB_LSR, OPB_AND, OPB_ASR, OPB_ORR$/;"	e	enum:insn_bop
OPB_ASR	opcodes/epiphany-desc.h	/^ , OPB_LSR, OPB_AND, OPB_ASR, OPB_ORR$/;"	e	enum:insn_bop
OPB_EOR	opcodes/epiphany-desc.h	/^  OPB_EOR, OPB_ADD, OPB_LSL, OPB_SUB$/;"	e	enum:insn_bop
OPB_LSL	opcodes/epiphany-desc.h	/^  OPB_EOR, OPB_ADD, OPB_LSL, OPB_SUB$/;"	e	enum:insn_bop
OPB_LSR	opcodes/epiphany-desc.h	/^ , OPB_LSR, OPB_AND, OPB_ASR, OPB_ORR$/;"	e	enum:insn_bop
OPB_ORR	opcodes/epiphany-desc.h	/^ , OPB_LSR, OPB_AND, OPB_ASR, OPB_ORR$/;"	e	enum:insn_bop
OPB_SUB	opcodes/epiphany-desc.h	/^  OPB_EOR, OPB_ADD, OPB_LSL, OPB_SUB$/;"	e	enum:insn_bop
OPC	opcodes/dlx-dis.c	36;"	d	file:
OPC16_PTMASK	include/elf/score.h	32;"	d
OPCODES	opcodes/iq2000-desc.h	/^} OPCODES;$/;"	t	typeref:enum:opcodes
OPCODES	opcodes/lm32-desc.h	/^} OPCODES;$/;"	t	typeref:enum:opcodes
OPCODES_AARCH64_ASM_H	opcodes/aarch64-asm.h	22;"	d
OPCODES_AARCH64_DIS_H	opcodes/aarch64-dis.h	22;"	d
OPCODES_AARCH64_OPC_H	opcodes/aarch64-opc.h	22;"	d
OPCODES_SIGJMP_BUF	opcodes/sysdep.h	66;"	d
OPCODES_SIGJMP_BUF	opcodes/sysdep.h	70;"	d
OPCODES_SIGLONGJMP	opcodes/sysdep.h	68;"	d
OPCODES_SIGLONGJMP	opcodes/sysdep.h	72;"	d
OPCODES_SIGSETJMP	opcodes/sysdep.h	67;"	d
OPCODES_SIGSETJMP	opcodes/sysdep.h	71;"	d
OPCODE_32BIT_INSN	opcodes/arc-dis.c	142;"	d	file:
OPCODE_AARCH64_H	include/opcode/aarch64.h	23;"	d
OPCODE_ALPHA_H	include/opcode/alpha.h	24;"	d
OPCODE_ARC_H	include/opcode/arc.h	25;"	d
OPCODE_BFIN_H	include/opcode/bfin.h	22;"	d
OPCODE_BITS	bfd/elfxx-ia64.c	358;"	d	file:
OPCODE_CGEN_H	include/opcode/cgen.h	22;"	d
OPCODE_DIVS	include/opcode/d10v.h	36;"	d
OPCODE_FAKE	include/opcode/d10v.h	60;"	d
OPCODE_HASH_SIZE	opcodes/nios2-dis.c	50;"	d	file:
OPCODE_I386_H	include/opcode/i386.h	38;"	d
OPCODE_MASK_H	opcodes/microblaze-opc.h	77;"	d
OPCODE_MASK_H1	opcodes/microblaze-opc.h	78;"	d
OPCODE_MASK_H12	opcodes/microblaze-opc.h	80;"	d
OPCODE_MASK_H1234	opcodes/microblaze-opc.h	90;"	d
OPCODE_MASK_H124	opcodes/microblaze-opc.h	89;"	d
OPCODE_MASK_H13S	opcodes/microblaze-opc.h	82;"	d
OPCODE_MASK_H14	opcodes/microblaze-opc.h	87;"	d
OPCODE_MASK_H2	opcodes/microblaze-opc.h	79;"	d
OPCODE_MASK_H23N	opcodes/microblaze-opc.h	97;"	d
OPCODE_MASK_H23S	opcodes/microblaze-opc.h	84;"	d
OPCODE_MASK_H24	opcodes/microblaze-opc.h	88;"	d
OPCODE_MASK_H3	opcodes/microblaze-opc.h	91;"	d
OPCODE_MASK_H32	opcodes/microblaze-opc.h	92;"	d
OPCODE_MASK_H34	opcodes/microblaze-opc.h	86;"	d
OPCODE_MASK_H34B	opcodes/microblaze-opc.h	93;"	d
OPCODE_MASK_H34C	opcodes/microblaze-opc.h	94;"	d
OPCODE_MASK_H4	opcodes/microblaze-opc.h	81;"	d
OPCODE_MASK_HN	opcodes/microblaze-opc.h	99;"	d
OPCODE_NDS32_H	include/opcode/nds32.h	21;"	d
OPCODE_SHIFT	bfd/elfxx-ia64.c	356;"	d	file:
OPCODE_TIC6X_H	include/opcode/tic6x.h	20;"	d
OPC_16	include/elf/score.h	35;"	d
OPC_32	include/elf/score.h	34;"	d
OPC_9	include/opcode/metag.h	/^  OPC_9,$/;"	e	enum:major_opcode
OPC_ADD	include/opcode/metag.h	/^  OPC_ADD,$/;"	e	enum:major_opcode
OPC_ADD	opcodes/mt-desc.h	/^  OPC_ADD = 0, OPC_ADDU = 1, OPC_SUB = 2, OPC_SUBU = 3$/;"	e	enum:insn_opc
OPC_ADDI	opcodes/or1k-desc.h	/^ , OPC_ADDI = 39, OPC_ADDIC = 40, OPC_ANDI = 41, OPC_ORI = 42$/;"	e	enum:insn_opcode
OPC_ADDIC	opcodes/or1k-desc.h	/^ , OPC_ADDI = 39, OPC_ADDIC = 40, OPC_ANDI = 41, OPC_ORI = 42$/;"	e	enum:insn_opcode
OPC_ADDR	include/opcode/metag.h	/^  OPC_ADDR,$/;"	e	enum:major_opcode
OPC_ADDU	opcodes/mt-desc.h	/^  OPC_ADD = 0, OPC_ADDU = 1, OPC_SUB = 2, OPC_SUBU = 3$/;"	e	enum:insn_opc
OPC_ALU	opcodes/or1k-desc.h	/^ , OPC_SH = 55, OPC_ALU = 56, OPC_SF = 57, OPC_CUST5 = 60$/;"	e	enum:insn_opcode
OPC_ALU_REGREG_ADD	opcodes/or1k-desc.h	/^  OPC_ALU_REGREG_ADD = 0, OPC_ALU_REGREG_ADDC = 1, OPC_ALU_REGREG_SUB = 2, OPC_ALU_REGREG_AND = 3$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_ADDC	opcodes/or1k-desc.h	/^  OPC_ALU_REGREG_ADD = 0, OPC_ALU_REGREG_ADDC = 1, OPC_ALU_REGREG_SUB = 2, OPC_ALU_REGREG_AND = 3$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_AND	opcodes/or1k-desc.h	/^  OPC_ALU_REGREG_ADD = 0, OPC_ALU_REGREG_ADDC = 1, OPC_ALU_REGREG_SUB = 2, OPC_ALU_REGREG_AND = 3$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_CMOV	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_EXTW = 13, OPC_ALU_REGREG_CMOV = 14, OPC_ALU_REGREG_FFL1 = 15$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_DIV	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_DIV = 9, OPC_ALU_REGREG_DIVU = 10, OPC_ALU_REGREG_MULU = 11, OPC_ALU_REGREG_EXTBH = 12$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_DIVU	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_DIV = 9, OPC_ALU_REGREG_DIVU = 10, OPC_ALU_REGREG_MULU = 11, OPC_ALU_REGREG_EXTBH = 12$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_EXTBH	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_DIV = 9, OPC_ALU_REGREG_DIVU = 10, OPC_ALU_REGREG_MULU = 11, OPC_ALU_REGREG_EXTBH = 12$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_EXTW	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_EXTW = 13, OPC_ALU_REGREG_CMOV = 14, OPC_ALU_REGREG_FFL1 = 15$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_FFL1	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_EXTW = 13, OPC_ALU_REGREG_CMOV = 14, OPC_ALU_REGREG_FFL1 = 15$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_MUL	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_OR = 4, OPC_ALU_REGREG_XOR = 5, OPC_ALU_REGREG_MUL = 6, OPC_ALU_REGREG_SHROT = 8$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_MULU	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_DIV = 9, OPC_ALU_REGREG_DIVU = 10, OPC_ALU_REGREG_MULU = 11, OPC_ALU_REGREG_EXTBH = 12$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_OR	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_OR = 4, OPC_ALU_REGREG_XOR = 5, OPC_ALU_REGREG_MUL = 6, OPC_ALU_REGREG_SHROT = 8$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_SHROT	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_OR = 4, OPC_ALU_REGREG_XOR = 5, OPC_ALU_REGREG_MUL = 6, OPC_ALU_REGREG_SHROT = 8$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_SUB	opcodes/or1k-desc.h	/^  OPC_ALU_REGREG_ADD = 0, OPC_ALU_REGREG_ADDC = 1, OPC_ALU_REGREG_SUB = 2, OPC_ALU_REGREG_AND = 3$/;"	e	enum:insn_opcode_alu_regreg
OPC_ALU_REGREG_XOR	opcodes/or1k-desc.h	/^ , OPC_ALU_REGREG_OR = 4, OPC_ALU_REGREG_XOR = 5, OPC_ALU_REGREG_MUL = 6, OPC_ALU_REGREG_SHROT = 8$/;"	e	enum:insn_opcode_alu_regreg
OPC_AND	include/opcode/metag.h	/^  OPC_AND,$/;"	e	enum:major_opcode
OPC_AND	opcodes/mt-desc.h	/^ , OPC_MUL = 4, OPC_AND = 8, OPC_OR = 9, OPC_XOR = 10$/;"	e	enum:insn_opc
OPC_ANDI	opcodes/or1k-desc.h	/^ , OPC_ADDI = 39, OPC_ADDIC = 40, OPC_ANDI = 41, OPC_ORI = 42$/;"	e	enum:insn_opcode
OPC_ASR	opcodes/mt-desc.h	/^ , OPC_LSL = 16, OPC_LSR = 17, OPC_ASR = 18, OPC_BRLT = 24$/;"	e	enum:insn_opc
OPC_B	opcodes/epiphany-desc.h	/^ , OPC_BLT, OPC_BLTE, OPC_B, OPC_BL$/;"	e	enum:insn_cond
OPC_BEQ	opcodes/epiphany-desc.h	/^ , OPC_LT, OPC_LTE, OPC_BEQ, OPC_BNE$/;"	e	enum:insn_cond
OPC_BF	opcodes/or1k-desc.h	/^  OPC_J = 0, OPC_JAL = 1, OPC_BNF = 3, OPC_BF = 4$/;"	e	enum:insn_opcode
OPC_BL	opcodes/epiphany-desc.h	/^ , OPC_BLT, OPC_BLTE, OPC_B, OPC_BL$/;"	e	enum:insn_cond
OPC_BLT	opcodes/epiphany-desc.h	/^ , OPC_BLT, OPC_BLTE, OPC_B, OPC_BL$/;"	e	enum:insn_cond
OPC_BLTE	opcodes/epiphany-desc.h	/^ , OPC_BLT, OPC_BLTE, OPC_B, OPC_BL$/;"	e	enum:insn_cond
OPC_BNE	opcodes/epiphany-desc.h	/^ , OPC_LT, OPC_LTE, OPC_BEQ, OPC_BNE$/;"	e	enum:insn_cond
OPC_BNF	opcodes/or1k-desc.h	/^  OPC_J = 0, OPC_JAL = 1, OPC_BNF = 3, OPC_BF = 4$/;"	e	enum:insn_opcode
OPC_BREAK	opcodes/mt-desc.h	/^ , OPC_RETI = 51, OPC_BREAK = 52, OPC_IFLUSH = 53$/;"	e	enum:insn_opc
OPC_BREQ	opcodes/mt-desc.h	/^ , OPC_BRLE = 25, OPC_BREQ = 26, OPC_JMP = 27, OPC_JAL = 28$/;"	e	enum:insn_opc
OPC_BRLE	opcodes/mt-desc.h	/^ , OPC_BRLE = 25, OPC_BREQ = 26, OPC_JMP = 27, OPC_JAL = 28$/;"	e	enum:insn_opc
OPC_BRLT	opcodes/mt-desc.h	/^ , OPC_LSL = 16, OPC_LSR = 17, OPC_ASR = 18, OPC_BRLT = 24$/;"	e	enum:insn_opc
OPC_BRNEQ	opcodes/mt-desc.h	/^ , OPC_BRNEQ = 29, OPC_DBNZ = 30, OPC_LOOP = 31, OPC_LDW = 32$/;"	e	enum:insn_opc
OPC_CMP	include/opcode/metag.h	/^  OPC_CMP,$/;"	e	enum:major_opcode
OPC_CPR	include/opcode/metag.h	/^  OPC_CPR,$/;"	e	enum:major_opcode
OPC_CUST1	opcodes/or1k-desc.h	/^ , OPC_LWA = 27, OPC_CUST1 = 28, OPC_CUST2 = 29, OPC_CUST3 = 30$/;"	e	enum:insn_opcode
OPC_CUST2	opcodes/or1k-desc.h	/^ , OPC_LWA = 27, OPC_CUST1 = 28, OPC_CUST2 = 29, OPC_CUST3 = 30$/;"	e	enum:insn_opcode
OPC_CUST3	opcodes/or1k-desc.h	/^ , OPC_LWA = 27, OPC_CUST1 = 28, OPC_CUST2 = 29, OPC_CUST3 = 30$/;"	e	enum:insn_opcode
OPC_CUST4	opcodes/or1k-desc.h	/^ , OPC_CUST4 = 31, OPC_LD = 32, OPC_LWZ = 33, OPC_LWS = 34$/;"	e	enum:insn_opcode
OPC_CUST5	opcodes/or1k-desc.h	/^ , OPC_SH = 55, OPC_ALU = 56, OPC_SF = 57, OPC_CUST5 = 60$/;"	e	enum:insn_opcode
OPC_CUST6	opcodes/or1k-desc.h	/^ , OPC_CUST6 = 61, OPC_CUST7 = 62, OPC_CUST8 = 63$/;"	e	enum:insn_opcode
OPC_CUST7	opcodes/or1k-desc.h	/^ , OPC_CUST6 = 61, OPC_CUST7 = 62, OPC_CUST8 = 63$/;"	e	enum:insn_opcode
OPC_CUST8	opcodes/or1k-desc.h	/^ , OPC_CUST6 = 61, OPC_CUST7 = 62, OPC_CUST8 = 63$/;"	e	enum:insn_opcode
OPC_DBNZ	opcodes/mt-desc.h	/^ , OPC_BRNEQ = 29, OPC_DBNZ = 30, OPC_LOOP = 31, OPC_LDW = 32$/;"	e	enum:insn_opc
OPC_DI	opcodes/mt-desc.h	/^ , OPC_STW = 33, OPC_EI = 48, OPC_DI = 49, OPC_SI = 50$/;"	e	enum:insn_opc
OPC_EI	opcodes/mt-desc.h	/^ , OPC_STW = 33, OPC_EI = 48, OPC_DI = 49, OPC_SI = 50$/;"	e	enum:insn_opc
OPC_EQ	opcodes/epiphany-desc.h	/^  OPC_EQ, OPC_NE, OPC_GTU, OPC_GTEU$/;"	e	enum:insn_cond
OPC_EXTBHS_EXTBS	opcodes/or1k-desc.h	/^  OPC_EXTBHS_EXTHS, OPC_EXTBHS_EXTBS, OPC_EXTBHS_EXTHZ, OPC_EXTBHS_EXTBZ$/;"	e	enum:insn_opcode_extbhs
OPC_EXTBHS_EXTBZ	opcodes/or1k-desc.h	/^  OPC_EXTBHS_EXTHS, OPC_EXTBHS_EXTBS, OPC_EXTBHS_EXTHZ, OPC_EXTBHS_EXTBZ$/;"	e	enum:insn_opcode_extbhs
OPC_EXTBHS_EXTHS	opcodes/or1k-desc.h	/^  OPC_EXTBHS_EXTHS, OPC_EXTBHS_EXTBS, OPC_EXTBHS_EXTHZ, OPC_EXTBHS_EXTBZ$/;"	e	enum:insn_opcode_extbhs
OPC_EXTBHS_EXTHZ	opcodes/or1k-desc.h	/^  OPC_EXTBHS_EXTHS, OPC_EXTBHS_EXTBS, OPC_EXTBHS_EXTHZ, OPC_EXTBHS_EXTBZ$/;"	e	enum:insn_opcode_extbhs
OPC_EXTWS_EXTWS	opcodes/or1k-desc.h	/^  OPC_EXTWS_EXTWS, OPC_EXTWS_EXTWZ$/;"	e	enum:insn_opcode_extws
OPC_EXTWS_EXTWZ	opcodes/or1k-desc.h	/^  OPC_EXTWS_EXTWS, OPC_EXTWS_EXTWZ$/;"	e	enum:insn_opcode_extws
OPC_FLOAT	opcodes/or1k-desc.h	/^ , OPC_SFI = 47, OPC_MTSPR = 48, OPC_MAC = 49, OPC_FLOAT = 50$/;"	e	enum:insn_opcode
OPC_FLOAT_REGREG_ADD_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFLT_S = 12, OPC_FLOAT_REGREG_SFLE_S = 13, OPC_FLOAT_REGREG_ADD_D = 16, OPC_FLOAT_REGREG_SUB_D = 17$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_ADD_S	opcodes/or1k-desc.h	/^  OPC_FLOAT_REGREG_ADD_S = 0, OPC_FLOAT_REGREG_SUB_S = 1, OPC_FLOAT_REGREG_MUL_S = 2, OPC_FLOAT_REGREG_DIV_S = 3$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_CUST1_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_CUST1_S = 208, OPC_FLOAT_REGREG_CUST1_D = 224$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_CUST1_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_CUST1_S = 208, OPC_FLOAT_REGREG_CUST1_D = 224$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_DIV_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_MUL_D = 18, OPC_FLOAT_REGREG_DIV_D = 19, OPC_FLOAT_REGREG_ITOF_D = 20, OPC_FLOAT_REGREG_FTOI_D = 21$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_DIV_S	opcodes/or1k-desc.h	/^  OPC_FLOAT_REGREG_ADD_S = 0, OPC_FLOAT_REGREG_SUB_S = 1, OPC_FLOAT_REGREG_MUL_S = 2, OPC_FLOAT_REGREG_DIV_S = 3$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_FTOI_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_MUL_D = 18, OPC_FLOAT_REGREG_DIV_D = 19, OPC_FLOAT_REGREG_ITOF_D = 20, OPC_FLOAT_REGREG_FTOI_D = 21$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_FTOI_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_ITOF_S = 4, OPC_FLOAT_REGREG_FTOI_S = 5, OPC_FLOAT_REGREG_REM_S = 6, OPC_FLOAT_REGREG_MADD_S = 7$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_ITOF_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_MUL_D = 18, OPC_FLOAT_REGREG_DIV_D = 19, OPC_FLOAT_REGREG_ITOF_D = 20, OPC_FLOAT_REGREG_FTOI_D = 21$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_ITOF_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_ITOF_S = 4, OPC_FLOAT_REGREG_FTOI_S = 5, OPC_FLOAT_REGREG_REM_S = 6, OPC_FLOAT_REGREG_MADD_S = 7$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_MADD_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_REM_D = 22, OPC_FLOAT_REGREG_MADD_D = 23, OPC_FLOAT_REGREG_SFEQ_D = 24, OPC_FLOAT_REGREG_SFNE_D = 25$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_MADD_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_ITOF_S = 4, OPC_FLOAT_REGREG_FTOI_S = 5, OPC_FLOAT_REGREG_REM_S = 6, OPC_FLOAT_REGREG_MADD_S = 7$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_MUL_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_MUL_D = 18, OPC_FLOAT_REGREG_DIV_D = 19, OPC_FLOAT_REGREG_ITOF_D = 20, OPC_FLOAT_REGREG_FTOI_D = 21$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_MUL_S	opcodes/or1k-desc.h	/^  OPC_FLOAT_REGREG_ADD_S = 0, OPC_FLOAT_REGREG_SUB_S = 1, OPC_FLOAT_REGREG_MUL_S = 2, OPC_FLOAT_REGREG_DIV_S = 3$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_REM_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_REM_D = 22, OPC_FLOAT_REGREG_MADD_D = 23, OPC_FLOAT_REGREG_SFEQ_D = 24, OPC_FLOAT_REGREG_SFNE_D = 25$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_REM_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_ITOF_S = 4, OPC_FLOAT_REGREG_FTOI_S = 5, OPC_FLOAT_REGREG_REM_S = 6, OPC_FLOAT_REGREG_MADD_S = 7$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFEQ_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_REM_D = 22, OPC_FLOAT_REGREG_MADD_D = 23, OPC_FLOAT_REGREG_SFEQ_D = 24, OPC_FLOAT_REGREG_SFNE_D = 25$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFEQ_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFEQ_S = 8, OPC_FLOAT_REGREG_SFNE_S = 9, OPC_FLOAT_REGREG_SFGT_S = 10, OPC_FLOAT_REGREG_SFGE_S = 11$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFGE_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFGT_D = 26, OPC_FLOAT_REGREG_SFGE_D = 27, OPC_FLOAT_REGREG_SFLT_D = 28, OPC_FLOAT_REGREG_SFLE_D = 29$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFGE_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFEQ_S = 8, OPC_FLOAT_REGREG_SFNE_S = 9, OPC_FLOAT_REGREG_SFGT_S = 10, OPC_FLOAT_REGREG_SFGE_S = 11$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFGT_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFGT_D = 26, OPC_FLOAT_REGREG_SFGE_D = 27, OPC_FLOAT_REGREG_SFLT_D = 28, OPC_FLOAT_REGREG_SFLE_D = 29$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFGT_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFEQ_S = 8, OPC_FLOAT_REGREG_SFNE_S = 9, OPC_FLOAT_REGREG_SFGT_S = 10, OPC_FLOAT_REGREG_SFGE_S = 11$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFLE_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFGT_D = 26, OPC_FLOAT_REGREG_SFGE_D = 27, OPC_FLOAT_REGREG_SFLT_D = 28, OPC_FLOAT_REGREG_SFLE_D = 29$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFLE_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFLT_S = 12, OPC_FLOAT_REGREG_SFLE_S = 13, OPC_FLOAT_REGREG_ADD_D = 16, OPC_FLOAT_REGREG_SUB_D = 17$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFLT_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFGT_D = 26, OPC_FLOAT_REGREG_SFGE_D = 27, OPC_FLOAT_REGREG_SFLT_D = 28, OPC_FLOAT_REGREG_SFLE_D = 29$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFLT_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFLT_S = 12, OPC_FLOAT_REGREG_SFLE_S = 13, OPC_FLOAT_REGREG_ADD_D = 16, OPC_FLOAT_REGREG_SUB_D = 17$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFNE_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_REM_D = 22, OPC_FLOAT_REGREG_MADD_D = 23, OPC_FLOAT_REGREG_SFEQ_D = 24, OPC_FLOAT_REGREG_SFNE_D = 25$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SFNE_S	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFEQ_S = 8, OPC_FLOAT_REGREG_SFNE_S = 9, OPC_FLOAT_REGREG_SFGT_S = 10, OPC_FLOAT_REGREG_SFGE_S = 11$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SUB_D	opcodes/or1k-desc.h	/^ , OPC_FLOAT_REGREG_SFLT_S = 12, OPC_FLOAT_REGREG_SFLE_S = 13, OPC_FLOAT_REGREG_ADD_D = 16, OPC_FLOAT_REGREG_SUB_D = 17$/;"	e	enum:insn_opcode_float_regreg
OPC_FLOAT_REGREG_SUB_S	opcodes/or1k-desc.h	/^  OPC_FLOAT_REGREG_ADD_S = 0, OPC_FLOAT_REGREG_SUB_S = 1, OPC_FLOAT_REGREG_MUL_S = 2, OPC_FLOAT_REGREG_DIV_S = 3$/;"	e	enum:insn_opcode_float_regreg
OPC_FPU	include/opcode/metag.h	/^  OPC_FPU,$/;"	e	enum:major_opcode
OPC_GET	include/opcode/metag.h	/^  OPC_GET,$/;"	e	enum:major_opcode
OPC_GT	opcodes/epiphany-desc.h	/^ , OPC_LTEU, OPC_LTU, OPC_GT, OPC_GTE$/;"	e	enum:insn_cond
OPC_GTE	opcodes/epiphany-desc.h	/^ , OPC_LTEU, OPC_LTU, OPC_GT, OPC_GTE$/;"	e	enum:insn_cond
OPC_GTEU	opcodes/epiphany-desc.h	/^  OPC_EQ, OPC_NE, OPC_GTU, OPC_GTEU$/;"	e	enum:insn_cond
OPC_GTU	opcodes/epiphany-desc.h	/^  OPC_EQ, OPC_NE, OPC_GTU, OPC_GTEU$/;"	e	enum:insn_cond
OPC_IFLUSH	opcodes/mt-desc.h	/^ , OPC_RETI = 51, OPC_BREAK = 52, OPC_IFLUSH = 53$/;"	e	enum:insn_opc
OPC_J	opcodes/or1k-desc.h	/^  OPC_J = 0, OPC_JAL = 1, OPC_BNF = 3, OPC_BF = 4$/;"	e	enum:insn_opcode
OPC_JAL	opcodes/mt-desc.h	/^ , OPC_BRLE = 25, OPC_BREQ = 26, OPC_JMP = 27, OPC_JAL = 28$/;"	e	enum:insn_opc
OPC_JAL	opcodes/or1k-desc.h	/^  OPC_J = 0, OPC_JAL = 1, OPC_BNF = 3, OPC_BF = 4$/;"	e	enum:insn_opcode
OPC_JALR	opcodes/or1k-desc.h	/^ , OPC_VECTOR = 10, OPC_JR = 17, OPC_JALR = 18, OPC_MACI = 19$/;"	e	enum:insn_opcode
OPC_JMP	opcodes/mt-desc.h	/^ , OPC_BRLE = 25, OPC_BREQ = 26, OPC_JMP = 27, OPC_JAL = 28$/;"	e	enum:insn_opc
OPC_JR	opcodes/or1k-desc.h	/^ , OPC_VECTOR = 10, OPC_JR = 17, OPC_JALR = 18, OPC_MACI = 19$/;"	e	enum:insn_opcode
OPC_LBS	opcodes/or1k-desc.h	/^ , OPC_LBZ = 35, OPC_LBS = 36, OPC_LHZ = 37, OPC_LHS = 38$/;"	e	enum:insn_opcode
OPC_LBZ	opcodes/or1k-desc.h	/^ , OPC_LBZ = 35, OPC_LBS = 36, OPC_LHZ = 37, OPC_LHS = 38$/;"	e	enum:insn_opcode
OPC_LD	opcodes/or1k-desc.h	/^ , OPC_CUST4 = 31, OPC_LD = 32, OPC_LWZ = 33, OPC_LWS = 34$/;"	e	enum:insn_opcode
OPC_LDUI	opcodes/mt-desc.h	/^ , OPC_NAND = 11, OPC_NOR = 12, OPC_XNOR = 13, OPC_LDUI = 14$/;"	e	enum:insn_opc
OPC_LDW	opcodes/mt-desc.h	/^ , OPC_BRNEQ = 29, OPC_DBNZ = 30, OPC_LOOP = 31, OPC_LDW = 32$/;"	e	enum:insn_opc
OPC_LHS	opcodes/or1k-desc.h	/^ , OPC_LBZ = 35, OPC_LBS = 36, OPC_LHZ = 37, OPC_LHS = 38$/;"	e	enum:insn_opcode
OPC_LHZ	opcodes/or1k-desc.h	/^ , OPC_LBZ = 35, OPC_LBS = 36, OPC_LHZ = 37, OPC_LHS = 38$/;"	e	enum:insn_opcode
OPC_LOOP	opcodes/mt-desc.h	/^ , OPC_BRNEQ = 29, OPC_DBNZ = 30, OPC_LOOP = 31, OPC_LDW = 32$/;"	e	enum:insn_opc
OPC_LSL	opcodes/mt-desc.h	/^ , OPC_LSL = 16, OPC_LSR = 17, OPC_ASR = 18, OPC_BRLT = 24$/;"	e	enum:insn_opc
OPC_LSR	opcodes/mt-desc.h	/^ , OPC_LSL = 16, OPC_LSR = 17, OPC_ASR = 18, OPC_BRLT = 24$/;"	e	enum:insn_opc
OPC_LT	opcodes/epiphany-desc.h	/^ , OPC_LT, OPC_LTE, OPC_BEQ, OPC_BNE$/;"	e	enum:insn_cond
OPC_LTE	opcodes/epiphany-desc.h	/^ , OPC_LT, OPC_LTE, OPC_BEQ, OPC_BNE$/;"	e	enum:insn_cond
OPC_LTEU	opcodes/epiphany-desc.h	/^ , OPC_LTEU, OPC_LTU, OPC_GT, OPC_GTE$/;"	e	enum:insn_cond
OPC_LTU	opcodes/epiphany-desc.h	/^ , OPC_LTEU, OPC_LTU, OPC_GT, OPC_GTE$/;"	e	enum:insn_cond
OPC_LWA	opcodes/or1k-desc.h	/^ , OPC_LWA = 27, OPC_CUST1 = 28, OPC_CUST2 = 29, OPC_CUST3 = 30$/;"	e	enum:insn_opcode
OPC_LWS	opcodes/or1k-desc.h	/^ , OPC_CUST4 = 31, OPC_LD = 32, OPC_LWZ = 33, OPC_LWS = 34$/;"	e	enum:insn_opcode
OPC_LWZ	opcodes/or1k-desc.h	/^ , OPC_CUST4 = 31, OPC_LD = 32, OPC_LWZ = 33, OPC_LWS = 34$/;"	e	enum:insn_opcode
OPC_MAC	opcodes/or1k-desc.h	/^ , OPC_SFI = 47, OPC_MTSPR = 48, OPC_MAC = 49, OPC_FLOAT = 50$/;"	e	enum:insn_opcode
OPC_MACI	opcodes/or1k-desc.h	/^ , OPC_VECTOR = 10, OPC_JR = 17, OPC_JALR = 18, OPC_MACI = 19$/;"	e	enum:insn_opcode
OPC_MAC_MAC	opcodes/or1k-desc.h	/^  OPC_MAC_MAC = 1, OPC_MAC_MSB = 2$/;"	e	enum:insn_opcode_mac
OPC_MAC_MSB	opcodes/or1k-desc.h	/^  OPC_MAC_MAC = 1, OPC_MAC_MSB = 2$/;"	e	enum:insn_opcode_mac
OPC_MFSPR	opcodes/or1k-desc.h	/^ , OPC_XORI = 43, OPC_MULI = 44, OPC_MFSPR = 45, OPC_SHROTI = 46$/;"	e	enum:insn_opcode
OPC_MISC	include/opcode/metag.h	/^  OPC_MISC,$/;"	e	enum:major_opcode
OPC_MOVHIMACRC	opcodes/or1k-desc.h	/^ , OPC_NOP = 5, OPC_MOVHIMACRC = 6, OPC_SYSTRAPSYNCS = 8, OPC_RFE = 9$/;"	e	enum:insn_opcode
OPC_MOVHIMACRC_MACRC	opcodes/or1k-desc.h	/^  OPC_MOVHIMACRC_MOVHI, OPC_MOVHIMACRC_MACRC$/;"	e	enum:insn_opcode_movehimacrc
OPC_MOVHIMACRC_MOVHI	opcodes/or1k-desc.h	/^  OPC_MOVHIMACRC_MOVHI, OPC_MOVHIMACRC_MACRC$/;"	e	enum:insn_opcode_movehimacrc
OPC_MTSPR	opcodes/or1k-desc.h	/^ , OPC_SFI = 47, OPC_MTSPR = 48, OPC_MAC = 49, OPC_FLOAT = 50$/;"	e	enum:insn_opcode
OPC_MUL	include/opcode/metag.h	/^  OPC_MUL,$/;"	e	enum:major_opcode
OPC_MUL	opcodes/mt-desc.h	/^ , OPC_MUL = 4, OPC_AND = 8, OPC_OR = 9, OPC_XOR = 10$/;"	e	enum:insn_opc
OPC_MULI	opcodes/or1k-desc.h	/^ , OPC_XORI = 43, OPC_MULI = 44, OPC_MFSPR = 45, OPC_SHROTI = 46$/;"	e	enum:insn_opcode
OPC_NAND	opcodes/mt-desc.h	/^ , OPC_NAND = 11, OPC_NOR = 12, OPC_XNOR = 13, OPC_LDUI = 14$/;"	e	enum:insn_opc
OPC_NE	opcodes/epiphany-desc.h	/^  OPC_EQ, OPC_NE, OPC_GTU, OPC_GTEU$/;"	e	enum:insn_cond
OPC_NOP	opcodes/or1k-desc.h	/^ , OPC_NOP = 5, OPC_MOVHIMACRC = 6, OPC_SYSTRAPSYNCS = 8, OPC_RFE = 9$/;"	e	enum:insn_opcode
OPC_NOR	opcodes/mt-desc.h	/^ , OPC_NAND = 11, OPC_NOR = 12, OPC_XNOR = 13, OPC_LDUI = 14$/;"	e	enum:insn_opc
OPC_OR	include/opcode/metag.h	/^  OPC_OR,$/;"	e	enum:major_opcode
OPC_OR	opcodes/mt-desc.h	/^ , OPC_MUL = 4, OPC_AND = 8, OPC_OR = 9, OPC_XOR = 10$/;"	e	enum:insn_opc
OPC_ORI	opcodes/or1k-desc.h	/^ , OPC_ADDI = 39, OPC_ADDIC = 40, OPC_ANDI = 41, OPC_ORI = 42$/;"	e	enum:insn_opcode
OPC_PE	include/elf/score.h	36;"	d
OPC_PSEUDOLDST_MASK	include/opcode/score-inst.h	55;"	d
OPC_PTMASK	include/elf/score.h	31;"	d
OPC_RETI	opcodes/mt-desc.h	/^ , OPC_RETI = 51, OPC_BREAK = 52, OPC_IFLUSH = 53$/;"	e	enum:insn_opc
OPC_RFE	opcodes/or1k-desc.h	/^ , OPC_NOP = 5, OPC_MOVHIMACRC = 6, OPC_SYSTRAPSYNCS = 8, OPC_RFE = 9$/;"	e	enum:insn_opcode
OPC_SB	opcodes/or1k-desc.h	/^ , OPC_SWA = 51, OPC_SD = 52, OPC_SW = 53, OPC_SB = 54$/;"	e	enum:insn_opcode
OPC_SD	opcodes/or1k-desc.h	/^ , OPC_SWA = 51, OPC_SD = 52, OPC_SW = 53, OPC_SB = 54$/;"	e	enum:insn_opcode
OPC_SET	include/opcode/metag.h	/^  OPC_SET,$/;"	e	enum:major_opcode
OPC_SF	opcodes/or1k-desc.h	/^ , OPC_SH = 55, OPC_ALU = 56, OPC_SF = 57, OPC_CUST5 = 60$/;"	e	enum:insn_opcode
OPC_SFI	opcodes/or1k-desc.h	/^ , OPC_SFI = 47, OPC_MTSPR = 48, OPC_MAC = 49, OPC_FLOAT = 50$/;"	e	enum:insn_opcode
OPC_SF_EQ	opcodes/or1k-desc.h	/^  OPC_SF_EQ = 0, OPC_SF_NE = 1, OPC_SF_GTU = 2, OPC_SF_GEU = 3$/;"	e	enum:insn_opcode_setflag
OPC_SF_GES	opcodes/or1k-desc.h	/^ , OPC_SF_LTU = 4, OPC_SF_LEU = 5, OPC_SF_GTS = 10, OPC_SF_GES = 11$/;"	e	enum:insn_opcode_setflag
OPC_SF_GEU	opcodes/or1k-desc.h	/^  OPC_SF_EQ = 0, OPC_SF_NE = 1, OPC_SF_GTU = 2, OPC_SF_GEU = 3$/;"	e	enum:insn_opcode_setflag
OPC_SF_GTS	opcodes/or1k-desc.h	/^ , OPC_SF_LTU = 4, OPC_SF_LEU = 5, OPC_SF_GTS = 10, OPC_SF_GES = 11$/;"	e	enum:insn_opcode_setflag
OPC_SF_GTU	opcodes/or1k-desc.h	/^  OPC_SF_EQ = 0, OPC_SF_NE = 1, OPC_SF_GTU = 2, OPC_SF_GEU = 3$/;"	e	enum:insn_opcode_setflag
OPC_SF_LES	opcodes/or1k-desc.h	/^ , OPC_SF_LTS = 12, OPC_SF_LES = 13$/;"	e	enum:insn_opcode_setflag
OPC_SF_LEU	opcodes/or1k-desc.h	/^ , OPC_SF_LTU = 4, OPC_SF_LEU = 5, OPC_SF_GTS = 10, OPC_SF_GES = 11$/;"	e	enum:insn_opcode_setflag
OPC_SF_LTS	opcodes/or1k-desc.h	/^ , OPC_SF_LTS = 12, OPC_SF_LES = 13$/;"	e	enum:insn_opcode_setflag
OPC_SF_LTU	opcodes/or1k-desc.h	/^ , OPC_SF_LTU = 4, OPC_SF_LEU = 5, OPC_SF_GTS = 10, OPC_SF_GES = 11$/;"	e	enum:insn_opcode_setflag
OPC_SF_NE	opcodes/or1k-desc.h	/^  OPC_SF_EQ = 0, OPC_SF_NE = 1, OPC_SF_GTU = 2, OPC_SF_GEU = 3$/;"	e	enum:insn_opcode_setflag
OPC_SH	opcodes/or1k-desc.h	/^ , OPC_SH = 55, OPC_ALU = 56, OPC_SF = 57, OPC_CUST5 = 60$/;"	e	enum:insn_opcode
OPC_SHIFT	include/opcode/metag.h	/^  OPC_SHIFT,$/;"	e	enum:major_opcode
OPC_SHROTI	opcodes/or1k-desc.h	/^ , OPC_XORI = 43, OPC_MULI = 44, OPC_MFSPR = 45, OPC_SHROTI = 46$/;"	e	enum:insn_opcode
OPC_SHROTS_ROR	opcodes/or1k-desc.h	/^  OPC_SHROTS_SLL, OPC_SHROTS_SRL, OPC_SHROTS_SRA, OPC_SHROTS_ROR$/;"	e	enum:insn_opcode_shorts
OPC_SHROTS_SLL	opcodes/or1k-desc.h	/^  OPC_SHROTS_SLL, OPC_SHROTS_SRL, OPC_SHROTS_SRA, OPC_SHROTS_ROR$/;"	e	enum:insn_opcode_shorts
OPC_SHROTS_SRA	opcodes/or1k-desc.h	/^  OPC_SHROTS_SLL, OPC_SHROTS_SRL, OPC_SHROTS_SRA, OPC_SHROTS_ROR$/;"	e	enum:insn_opcode_shorts
OPC_SHROTS_SRL	opcodes/or1k-desc.h	/^  OPC_SHROTS_SLL, OPC_SHROTS_SRL, OPC_SHROTS_SRA, OPC_SHROTS_ROR$/;"	e	enum:insn_opcode_shorts
OPC_SI	opcodes/mt-desc.h	/^ , OPC_STW = 33, OPC_EI = 48, OPC_DI = 49, OPC_SI = 50$/;"	e	enum:insn_opc
OPC_STW	opcodes/mt-desc.h	/^ , OPC_STW = 33, OPC_EI = 48, OPC_DI = 49, OPC_SI = 50$/;"	e	enum:insn_opc
OPC_SUB	include/opcode/metag.h	/^  OPC_SUB,$/;"	e	enum:major_opcode
OPC_SUB	opcodes/mt-desc.h	/^  OPC_ADD = 0, OPC_ADDU = 1, OPC_SUB = 2, OPC_SUBU = 3$/;"	e	enum:insn_opc
OPC_SUBU	opcodes/mt-desc.h	/^  OPC_ADD = 0, OPC_ADDU = 1, OPC_SUB = 2, OPC_SUBU = 3$/;"	e	enum:insn_opc
OPC_SW	opcodes/or1k-desc.h	/^ , OPC_SWA = 51, OPC_SD = 52, OPC_SW = 53, OPC_SB = 54$/;"	e	enum:insn_opcode
OPC_SWA	opcodes/or1k-desc.h	/^ , OPC_SWA = 51, OPC_SD = 52, OPC_SW = 53, OPC_SB = 54$/;"	e	enum:insn_opcode
OPC_SYSTRAPSYNCS	opcodes/or1k-desc.h	/^ , OPC_NOP = 5, OPC_MOVHIMACRC = 6, OPC_SYSTRAPSYNCS = 8, OPC_RFE = 9$/;"	e	enum:insn_opcode
OPC_SYSTRAPSYNCS_CSYNC	opcodes/or1k-desc.h	/^ , OPC_SYSTRAPSYNCS_CSYNC = 24$/;"	e	enum:insn_opcode_systrapsyncs
OPC_SYSTRAPSYNCS_MSYNC	opcodes/or1k-desc.h	/^  OPC_SYSTRAPSYNCS_SYSCALL = 0, OPC_SYSTRAPSYNCS_TRAP = 8, OPC_SYSTRAPSYNCS_MSYNC = 16, OPC_SYSTRAPSYNCS_PSYNC = 20$/;"	e	enum:insn_opcode_systrapsyncs
OPC_SYSTRAPSYNCS_PSYNC	opcodes/or1k-desc.h	/^  OPC_SYSTRAPSYNCS_SYSCALL = 0, OPC_SYSTRAPSYNCS_TRAP = 8, OPC_SYSTRAPSYNCS_MSYNC = 16, OPC_SYSTRAPSYNCS_PSYNC = 20$/;"	e	enum:insn_opcode_systrapsyncs
OPC_SYSTRAPSYNCS_SYSCALL	opcodes/or1k-desc.h	/^  OPC_SYSTRAPSYNCS_SYSCALL = 0, OPC_SYSTRAPSYNCS_TRAP = 8, OPC_SYSTRAPSYNCS_MSYNC = 16, OPC_SYSTRAPSYNCS_PSYNC = 20$/;"	e	enum:insn_opcode_systrapsyncs
OPC_SYSTRAPSYNCS_TRAP	opcodes/or1k-desc.h	/^  OPC_SYSTRAPSYNCS_SYSCALL = 0, OPC_SYSTRAPSYNCS_TRAP = 8, OPC_SYSTRAPSYNCS_MSYNC = 16, OPC_SYSTRAPSYNCS_PSYNC = 20$/;"	e	enum:insn_opcode_systrapsyncs
OPC_VECTOR	opcodes/or1k-desc.h	/^ , OPC_VECTOR = 10, OPC_JR = 17, OPC_JALR = 18, OPC_MACI = 19$/;"	e	enum:insn_opcode
OPC_XFR	include/opcode/metag.h	/^  OPC_XFR,$/;"	e	enum:major_opcode
OPC_XNOR	opcodes/mt-desc.h	/^ , OPC_NAND = 11, OPC_NOR = 12, OPC_XNOR = 13, OPC_LDUI = 14$/;"	e	enum:insn_opc
OPC_XOR	include/opcode/metag.h	/^  OPC_XOR,$/;"	e	enum:major_opcode
OPC_XOR	opcodes/mt-desc.h	/^ , OPC_MUL = 4, OPC_AND = 8, OPC_OR = 9, OPC_XOR = 10$/;"	e	enum:insn_opc
OPC_XORI	opcodes/or1k-desc.h	/^ , OPC_XORI = 43, OPC_MULI = 44, OPC_MFSPR = 45, OPC_SHROTI = 46$/;"	e	enum:insn_opcode
OPC_adc	opcodes/z8k-opc.h	78;"	d
OPC_adcb	opcodes/z8k-opc.h	79;"	d
OPC_add	opcodes/z8k-opc.h	80;"	d
OPC_addb	opcodes/z8k-opc.h	81;"	d
OPC_addl	opcodes/z8k-opc.h	82;"	d
OPC_and	opcodes/z8k-opc.h	83;"	d
OPC_andb	opcodes/z8k-opc.h	84;"	d
OPC_bit	opcodes/z8k-opc.h	85;"	d
OPC_bitb	opcodes/z8k-opc.h	86;"	d
OPC_bpt	opcodes/z8k-opc.h	266;"	d
OPC_brk	opcodes/z8k-opc.h	281;"	d
OPC_call	opcodes/z8k-opc.h	87;"	d
OPC_calr	opcodes/z8k-opc.h	88;"	d
OPC_clr	opcodes/z8k-opc.h	89;"	d
OPC_clrb	opcodes/z8k-opc.h	90;"	d
OPC_com	opcodes/z8k-opc.h	91;"	d
OPC_comb	opcodes/z8k-opc.h	92;"	d
OPC_comflg	opcodes/z8k-opc.h	93;"	d
OPC_cp	opcodes/z8k-opc.h	94;"	d
OPC_cpb	opcodes/z8k-opc.h	95;"	d
OPC_cpd	opcodes/z8k-opc.h	96;"	d
OPC_cpdb	opcodes/z8k-opc.h	97;"	d
OPC_cpdr	opcodes/z8k-opc.h	98;"	d
OPC_cpdrb	opcodes/z8k-opc.h	99;"	d
OPC_cpi	opcodes/z8k-opc.h	100;"	d
OPC_cpib	opcodes/z8k-opc.h	101;"	d
OPC_cpir	opcodes/z8k-opc.h	102;"	d
OPC_cpirb	opcodes/z8k-opc.h	103;"	d
OPC_cpl	opcodes/z8k-opc.h	104;"	d
OPC_cpsd	opcodes/z8k-opc.h	105;"	d
OPC_cpsdb	opcodes/z8k-opc.h	106;"	d
OPC_cpsdr	opcodes/z8k-opc.h	107;"	d
OPC_cpsdrb	opcodes/z8k-opc.h	108;"	d
OPC_cpsi	opcodes/z8k-opc.h	109;"	d
OPC_cpsib	opcodes/z8k-opc.h	110;"	d
OPC_cpsir	opcodes/z8k-opc.h	111;"	d
OPC_cpsirb	opcodes/z8k-opc.h	112;"	d
OPC_dab	opcodes/z8k-opc.h	113;"	d
OPC_dbjnz	opcodes/z8k-opc.h	114;"	d
OPC_dec	opcodes/z8k-opc.h	115;"	d
OPC_decb	opcodes/z8k-opc.h	116;"	d
OPC_di	opcodes/z8k-opc.h	117;"	d
OPC_div	opcodes/z8k-opc.h	118;"	d
OPC_divl	opcodes/z8k-opc.h	119;"	d
OPC_djnz	opcodes/z8k-opc.h	120;"	d
OPC_ei	opcodes/z8k-opc.h	121;"	d
OPC_ex	opcodes/z8k-opc.h	122;"	d
OPC_exb	opcodes/z8k-opc.h	123;"	d
OPC_ext0e	opcodes/z8k-opc.h	267;"	d
OPC_ext0f	opcodes/z8k-opc.h	268;"	d
OPC_ext8e	opcodes/z8k-opc.h	269;"	d
OPC_ext8f	opcodes/z8k-opc.h	270;"	d
OPC_exts	opcodes/z8k-opc.h	124;"	d
OPC_extsb	opcodes/z8k-opc.h	125;"	d
OPC_extsl	opcodes/z8k-opc.h	126;"	d
OPC_halt	opcodes/z8k-opc.h	127;"	d
OPC_in	opcodes/z8k-opc.h	128;"	d
OPC_inb	opcodes/z8k-opc.h	129;"	d
OPC_inc	opcodes/z8k-opc.h	130;"	d
OPC_incb	opcodes/z8k-opc.h	131;"	d
OPC_ind	opcodes/z8k-opc.h	132;"	d
OPC_indb	opcodes/z8k-opc.h	133;"	d
OPC_indr	opcodes/z8k-opc.h	134;"	d
OPC_indrb	opcodes/z8k-opc.h	135;"	d
OPC_ini	opcodes/z8k-opc.h	136;"	d
OPC_inib	opcodes/z8k-opc.h	137;"	d
OPC_inir	opcodes/z8k-opc.h	138;"	d
OPC_inirb	opcodes/z8k-opc.h	139;"	d
OPC_iret	opcodes/z8k-opc.h	140;"	d
OPC_jp	opcodes/z8k-opc.h	141;"	d
OPC_jr	opcodes/z8k-opc.h	142;"	d
OPC_ld	opcodes/z8k-opc.h	143;"	d
OPC_lda	opcodes/z8k-opc.h	144;"	d
OPC_ldar	opcodes/z8k-opc.h	145;"	d
OPC_ldb	opcodes/z8k-opc.h	146;"	d
OPC_ldctl	opcodes/z8k-opc.h	147;"	d
OPC_ldctlb	opcodes/z8k-opc.h	279;"	d
OPC_ldd	opcodes/z8k-opc.h	259;"	d
OPC_lddb	opcodes/z8k-opc.h	260;"	d
OPC_lddr	opcodes/z8k-opc.h	261;"	d
OPC_lddrb	opcodes/z8k-opc.h	262;"	d
OPC_ldi	opcodes/z8k-opc.h	263;"	d
OPC_ldib	opcodes/z8k-opc.h	264;"	d
OPC_ldir	opcodes/z8k-opc.h	148;"	d
OPC_ldirb	opcodes/z8k-opc.h	149;"	d
OPC_ldk	opcodes/z8k-opc.h	150;"	d
OPC_ldl	opcodes/z8k-opc.h	151;"	d
OPC_ldm	opcodes/z8k-opc.h	152;"	d
OPC_ldps	opcodes/z8k-opc.h	153;"	d
OPC_ldr	opcodes/z8k-opc.h	154;"	d
OPC_ldrb	opcodes/z8k-opc.h	155;"	d
OPC_ldrl	opcodes/z8k-opc.h	156;"	d
OPC_mbit	opcodes/z8k-opc.h	157;"	d
OPC_mreq	opcodes/z8k-opc.h	158;"	d
OPC_mres	opcodes/z8k-opc.h	159;"	d
OPC_mset	opcodes/z8k-opc.h	160;"	d
OPC_mult	opcodes/z8k-opc.h	161;"	d
OPC_multl	opcodes/z8k-opc.h	162;"	d
OPC_neg	opcodes/z8k-opc.h	163;"	d
OPC_negb	opcodes/z8k-opc.h	164;"	d
OPC_nop	opcodes/z8k-opc.h	165;"	d
OPC_or	opcodes/z8k-opc.h	166;"	d
OPC_orb	opcodes/z8k-opc.h	167;"	d
OPC_otdr	opcodes/z8k-opc.h	168;"	d
OPC_otdrb	opcodes/z8k-opc.h	169;"	d
OPC_otir	opcodes/z8k-opc.h	170;"	d
OPC_otirb	opcodes/z8k-opc.h	171;"	d
OPC_out	opcodes/z8k-opc.h	172;"	d
OPC_outb	opcodes/z8k-opc.h	173;"	d
OPC_outd	opcodes/z8k-opc.h	174;"	d
OPC_outdb	opcodes/z8k-opc.h	175;"	d
OPC_outi	opcodes/z8k-opc.h	176;"	d
OPC_outib	opcodes/z8k-opc.h	177;"	d
OPC_pop	opcodes/z8k-opc.h	178;"	d
OPC_popl	opcodes/z8k-opc.h	179;"	d
OPC_push	opcodes/z8k-opc.h	180;"	d
OPC_pushl	opcodes/z8k-opc.h	181;"	d
OPC_res	opcodes/z8k-opc.h	182;"	d
OPC_resb	opcodes/z8k-opc.h	183;"	d
OPC_resflg	opcodes/z8k-opc.h	184;"	d
OPC_ret	opcodes/z8k-opc.h	185;"	d
OPC_rl	opcodes/z8k-opc.h	186;"	d
OPC_rlb	opcodes/z8k-opc.h	187;"	d
OPC_rlc	opcodes/z8k-opc.h	188;"	d
OPC_rlcb	opcodes/z8k-opc.h	189;"	d
OPC_rldb	opcodes/z8k-opc.h	190;"	d
OPC_rr	opcodes/z8k-opc.h	191;"	d
OPC_rrb	opcodes/z8k-opc.h	192;"	d
OPC_rrc	opcodes/z8k-opc.h	193;"	d
OPC_rrcb	opcodes/z8k-opc.h	194;"	d
OPC_rrdb	opcodes/z8k-opc.h	195;"	d
OPC_rsvd36	opcodes/z8k-opc.h	271;"	d
OPC_rsvd38	opcodes/z8k-opc.h	272;"	d
OPC_rsvd78	opcodes/z8k-opc.h	273;"	d
OPC_rsvd7e	opcodes/z8k-opc.h	274;"	d
OPC_rsvd9d	opcodes/z8k-opc.h	275;"	d
OPC_rsvd9f	opcodes/z8k-opc.h	276;"	d
OPC_rsvdb9	opcodes/z8k-opc.h	277;"	d
OPC_rsvdbf	opcodes/z8k-opc.h	278;"	d
OPC_sbc	opcodes/z8k-opc.h	196;"	d
OPC_sbcb	opcodes/z8k-opc.h	197;"	d
OPC_sc	opcodes/z8k-opc.h	265;"	d
OPC_sda	opcodes/z8k-opc.h	198;"	d
OPC_sdab	opcodes/z8k-opc.h	199;"	d
OPC_sdal	opcodes/z8k-opc.h	200;"	d
OPC_sdl	opcodes/z8k-opc.h	201;"	d
OPC_sdlb	opcodes/z8k-opc.h	202;"	d
OPC_sdll	opcodes/z8k-opc.h	203;"	d
OPC_set	opcodes/z8k-opc.h	204;"	d
OPC_setb	opcodes/z8k-opc.h	205;"	d
OPC_setflg	opcodes/z8k-opc.h	206;"	d
OPC_sin	opcodes/z8k-opc.h	207;"	d
OPC_sinb	opcodes/z8k-opc.h	208;"	d
OPC_sind	opcodes/z8k-opc.h	209;"	d
OPC_sindb	opcodes/z8k-opc.h	210;"	d
OPC_sindr	opcodes/z8k-opc.h	211;"	d
OPC_sindrb	opcodes/z8k-opc.h	212;"	d
OPC_sini	opcodes/z8k-opc.h	213;"	d
OPC_sinib	opcodes/z8k-opc.h	214;"	d
OPC_sinir	opcodes/z8k-opc.h	215;"	d
OPC_sinirb	opcodes/z8k-opc.h	216;"	d
OPC_sla	opcodes/z8k-opc.h	217;"	d
OPC_slab	opcodes/z8k-opc.h	218;"	d
OPC_slal	opcodes/z8k-opc.h	219;"	d
OPC_sll	opcodes/z8k-opc.h	220;"	d
OPC_sllb	opcodes/z8k-opc.h	221;"	d
OPC_slll	opcodes/z8k-opc.h	222;"	d
OPC_sotdr	opcodes/z8k-opc.h	223;"	d
OPC_sotdrb	opcodes/z8k-opc.h	224;"	d
OPC_sotir	opcodes/z8k-opc.h	225;"	d
OPC_sotirb	opcodes/z8k-opc.h	226;"	d
OPC_sout	opcodes/z8k-opc.h	227;"	d
OPC_soutb	opcodes/z8k-opc.h	228;"	d
OPC_soutd	opcodes/z8k-opc.h	229;"	d
OPC_soutdb	opcodes/z8k-opc.h	230;"	d
OPC_souti	opcodes/z8k-opc.h	231;"	d
OPC_soutib	opcodes/z8k-opc.h	232;"	d
OPC_sra	opcodes/z8k-opc.h	233;"	d
OPC_srab	opcodes/z8k-opc.h	234;"	d
OPC_sral	opcodes/z8k-opc.h	235;"	d
OPC_srl	opcodes/z8k-opc.h	236;"	d
OPC_srlb	opcodes/z8k-opc.h	237;"	d
OPC_srll	opcodes/z8k-opc.h	238;"	d
OPC_sub	opcodes/z8k-opc.h	239;"	d
OPC_subb	opcodes/z8k-opc.h	240;"	d
OPC_subl	opcodes/z8k-opc.h	241;"	d
OPC_tcc	opcodes/z8k-opc.h	242;"	d
OPC_tccb	opcodes/z8k-opc.h	243;"	d
OPC_test	opcodes/z8k-opc.h	244;"	d
OPC_testb	opcodes/z8k-opc.h	245;"	d
OPC_testl	opcodes/z8k-opc.h	246;"	d
OPC_trdb	opcodes/z8k-opc.h	247;"	d
OPC_trdrb	opcodes/z8k-opc.h	248;"	d
OPC_trib	opcodes/z8k-opc.h	249;"	d
OPC_trirb	opcodes/z8k-opc.h	250;"	d
OPC_trtdb	opcodes/z8k-opc.h	280;"	d
OPC_trtdrb	opcodes/z8k-opc.h	251;"	d
OPC_trtib	opcodes/z8k-opc.h	252;"	d
OPC_trtirb	opcodes/z8k-opc.h	253;"	d
OPC_trtrb	opcodes/z8k-opc.h	254;"	d
OPC_tset	opcodes/z8k-opc.h	255;"	d
OPC_tsetb	opcodes/z8k-opc.h	256;"	d
OPC_xor	opcodes/z8k-opc.h	257;"	d
OPC_xorb	opcodes/z8k-opc.h	258;"	d
OPD_ENTRY_SIZE	bfd/elf64-hppa.c	35;"	d	file:
OPD_F_HAS_EXTRACTOR	opcodes/aarch64-opc.h	189;"	d
OPD_F_HAS_INSERTER	opcodes/aarch64-opc.h	188;"	d
OPD_F_MAYBE_SP	opcodes/aarch64-opc.h	194;"	d
OPD_F_NO_ZR	opcodes/aarch64-opc.h	197;"	d
OPD_F_OD_LSB	opcodes/aarch64-opc.h	196;"	d
OPD_F_OD_MASK	opcodes/aarch64-opc.h	195;"	d
OPD_F_SEXT	opcodes/aarch64-opc.h	190;"	d
OPD_F_SHIFT_BY_2	opcodes/aarch64-opc.h	191;"	d
OPD_NDX	bfd/elf64-ppc.c	3112;"	d	file:
OPE1_00	opcodes/frv-desc.h	/^  OPE1_00, OPE1_01, OPE1_02, OPE1_03$/;"	e	enum:insn_ope1
OPE1_01	opcodes/frv-desc.h	/^  OPE1_00, OPE1_01, OPE1_02, OPE1_03$/;"	e	enum:insn_ope1
OPE1_02	opcodes/frv-desc.h	/^  OPE1_00, OPE1_01, OPE1_02, OPE1_03$/;"	e	enum:insn_ope1
OPE1_03	opcodes/frv-desc.h	/^  OPE1_00, OPE1_01, OPE1_02, OPE1_03$/;"	e	enum:insn_ope1
OPE1_04	opcodes/frv-desc.h	/^ , OPE1_04, OPE1_05, OPE1_06, OPE1_07$/;"	e	enum:insn_ope1
OPE1_05	opcodes/frv-desc.h	/^ , OPE1_04, OPE1_05, OPE1_06, OPE1_07$/;"	e	enum:insn_ope1
OPE1_06	opcodes/frv-desc.h	/^ , OPE1_04, OPE1_05, OPE1_06, OPE1_07$/;"	e	enum:insn_ope1
OPE1_07	opcodes/frv-desc.h	/^ , OPE1_04, OPE1_05, OPE1_06, OPE1_07$/;"	e	enum:insn_ope1
OPE1_08	opcodes/frv-desc.h	/^ , OPE1_08, OPE1_09, OPE1_0A, OPE1_0B$/;"	e	enum:insn_ope1
OPE1_09	opcodes/frv-desc.h	/^ , OPE1_08, OPE1_09, OPE1_0A, OPE1_0B$/;"	e	enum:insn_ope1
OPE1_0A	opcodes/frv-desc.h	/^ , OPE1_08, OPE1_09, OPE1_0A, OPE1_0B$/;"	e	enum:insn_ope1
OPE1_0B	opcodes/frv-desc.h	/^ , OPE1_08, OPE1_09, OPE1_0A, OPE1_0B$/;"	e	enum:insn_ope1
OPE1_0C	opcodes/frv-desc.h	/^ , OPE1_0C, OPE1_0D, OPE1_0E, OPE1_0F$/;"	e	enum:insn_ope1
OPE1_0D	opcodes/frv-desc.h	/^ , OPE1_0C, OPE1_0D, OPE1_0E, OPE1_0F$/;"	e	enum:insn_ope1
OPE1_0E	opcodes/frv-desc.h	/^ , OPE1_0C, OPE1_0D, OPE1_0E, OPE1_0F$/;"	e	enum:insn_ope1
OPE1_0F	opcodes/frv-desc.h	/^ , OPE1_0C, OPE1_0D, OPE1_0E, OPE1_0F$/;"	e	enum:insn_ope1
OPE1_10	opcodes/frv-desc.h	/^ , OPE1_10, OPE1_11, OPE1_12, OPE1_13$/;"	e	enum:insn_ope1
OPE1_11	opcodes/frv-desc.h	/^ , OPE1_10, OPE1_11, OPE1_12, OPE1_13$/;"	e	enum:insn_ope1
OPE1_12	opcodes/frv-desc.h	/^ , OPE1_10, OPE1_11, OPE1_12, OPE1_13$/;"	e	enum:insn_ope1
OPE1_13	opcodes/frv-desc.h	/^ , OPE1_10, OPE1_11, OPE1_12, OPE1_13$/;"	e	enum:insn_ope1
OPE1_14	opcodes/frv-desc.h	/^ , OPE1_14, OPE1_15, OPE1_16, OPE1_17$/;"	e	enum:insn_ope1
OPE1_15	opcodes/frv-desc.h	/^ , OPE1_14, OPE1_15, OPE1_16, OPE1_17$/;"	e	enum:insn_ope1
OPE1_16	opcodes/frv-desc.h	/^ , OPE1_14, OPE1_15, OPE1_16, OPE1_17$/;"	e	enum:insn_ope1
OPE1_17	opcodes/frv-desc.h	/^ , OPE1_14, OPE1_15, OPE1_16, OPE1_17$/;"	e	enum:insn_ope1
OPE1_18	opcodes/frv-desc.h	/^ , OPE1_18, OPE1_19, OPE1_1A, OPE1_1B$/;"	e	enum:insn_ope1
OPE1_19	opcodes/frv-desc.h	/^ , OPE1_18, OPE1_19, OPE1_1A, OPE1_1B$/;"	e	enum:insn_ope1
OPE1_1A	opcodes/frv-desc.h	/^ , OPE1_18, OPE1_19, OPE1_1A, OPE1_1B$/;"	e	enum:insn_ope1
OPE1_1B	opcodes/frv-desc.h	/^ , OPE1_18, OPE1_19, OPE1_1A, OPE1_1B$/;"	e	enum:insn_ope1
OPE1_1C	opcodes/frv-desc.h	/^ , OPE1_1C, OPE1_1D, OPE1_1E, OPE1_1F$/;"	e	enum:insn_ope1
OPE1_1D	opcodes/frv-desc.h	/^ , OPE1_1C, OPE1_1D, OPE1_1E, OPE1_1F$/;"	e	enum:insn_ope1
OPE1_1E	opcodes/frv-desc.h	/^ , OPE1_1C, OPE1_1D, OPE1_1E, OPE1_1F$/;"	e	enum:insn_ope1
OPE1_1F	opcodes/frv-desc.h	/^ , OPE1_1C, OPE1_1D, OPE1_1E, OPE1_1F$/;"	e	enum:insn_ope1
OPE1_20	opcodes/frv-desc.h	/^ , OPE1_20, OPE1_21, OPE1_22, OPE1_23$/;"	e	enum:insn_ope1
OPE1_21	opcodes/frv-desc.h	/^ , OPE1_20, OPE1_21, OPE1_22, OPE1_23$/;"	e	enum:insn_ope1
OPE1_22	opcodes/frv-desc.h	/^ , OPE1_20, OPE1_21, OPE1_22, OPE1_23$/;"	e	enum:insn_ope1
OPE1_23	opcodes/frv-desc.h	/^ , OPE1_20, OPE1_21, OPE1_22, OPE1_23$/;"	e	enum:insn_ope1
OPE1_24	opcodes/frv-desc.h	/^ , OPE1_24, OPE1_25, OPE1_26, OPE1_27$/;"	e	enum:insn_ope1
OPE1_25	opcodes/frv-desc.h	/^ , OPE1_24, OPE1_25, OPE1_26, OPE1_27$/;"	e	enum:insn_ope1
OPE1_26	opcodes/frv-desc.h	/^ , OPE1_24, OPE1_25, OPE1_26, OPE1_27$/;"	e	enum:insn_ope1
OPE1_27	opcodes/frv-desc.h	/^ , OPE1_24, OPE1_25, OPE1_26, OPE1_27$/;"	e	enum:insn_ope1
OPE1_28	opcodes/frv-desc.h	/^ , OPE1_28, OPE1_29, OPE1_2A, OPE1_2B$/;"	e	enum:insn_ope1
OPE1_29	opcodes/frv-desc.h	/^ , OPE1_28, OPE1_29, OPE1_2A, OPE1_2B$/;"	e	enum:insn_ope1
OPE1_2A	opcodes/frv-desc.h	/^ , OPE1_28, OPE1_29, OPE1_2A, OPE1_2B$/;"	e	enum:insn_ope1
OPE1_2B	opcodes/frv-desc.h	/^ , OPE1_28, OPE1_29, OPE1_2A, OPE1_2B$/;"	e	enum:insn_ope1
OPE1_2C	opcodes/frv-desc.h	/^ , OPE1_2C, OPE1_2D, OPE1_2E, OPE1_2F$/;"	e	enum:insn_ope1
OPE1_2D	opcodes/frv-desc.h	/^ , OPE1_2C, OPE1_2D, OPE1_2E, OPE1_2F$/;"	e	enum:insn_ope1
OPE1_2E	opcodes/frv-desc.h	/^ , OPE1_2C, OPE1_2D, OPE1_2E, OPE1_2F$/;"	e	enum:insn_ope1
OPE1_2F	opcodes/frv-desc.h	/^ , OPE1_2C, OPE1_2D, OPE1_2E, OPE1_2F$/;"	e	enum:insn_ope1
OPE1_30	opcodes/frv-desc.h	/^ , OPE1_30, OPE1_31, OPE1_32, OPE1_33$/;"	e	enum:insn_ope1
OPE1_31	opcodes/frv-desc.h	/^ , OPE1_30, OPE1_31, OPE1_32, OPE1_33$/;"	e	enum:insn_ope1
OPE1_32	opcodes/frv-desc.h	/^ , OPE1_30, OPE1_31, OPE1_32, OPE1_33$/;"	e	enum:insn_ope1
OPE1_33	opcodes/frv-desc.h	/^ , OPE1_30, OPE1_31, OPE1_32, OPE1_33$/;"	e	enum:insn_ope1
OPE1_34	opcodes/frv-desc.h	/^ , OPE1_34, OPE1_35, OPE1_36, OPE1_37$/;"	e	enum:insn_ope1
OPE1_35	opcodes/frv-desc.h	/^ , OPE1_34, OPE1_35, OPE1_36, OPE1_37$/;"	e	enum:insn_ope1
OPE1_36	opcodes/frv-desc.h	/^ , OPE1_34, OPE1_35, OPE1_36, OPE1_37$/;"	e	enum:insn_ope1
OPE1_37	opcodes/frv-desc.h	/^ , OPE1_34, OPE1_35, OPE1_36, OPE1_37$/;"	e	enum:insn_ope1
OPE1_38	opcodes/frv-desc.h	/^ , OPE1_38, OPE1_39, OPE1_3A, OPE1_3B$/;"	e	enum:insn_ope1
OPE1_39	opcodes/frv-desc.h	/^ , OPE1_38, OPE1_39, OPE1_3A, OPE1_3B$/;"	e	enum:insn_ope1
OPE1_3A	opcodes/frv-desc.h	/^ , OPE1_38, OPE1_39, OPE1_3A, OPE1_3B$/;"	e	enum:insn_ope1
OPE1_3B	opcodes/frv-desc.h	/^ , OPE1_38, OPE1_39, OPE1_3A, OPE1_3B$/;"	e	enum:insn_ope1
OPE1_3C	opcodes/frv-desc.h	/^ , OPE1_3C, OPE1_3D, OPE1_3E, OPE1_3F$/;"	e	enum:insn_ope1
OPE1_3D	opcodes/frv-desc.h	/^ , OPE1_3C, OPE1_3D, OPE1_3E, OPE1_3F$/;"	e	enum:insn_ope1
OPE1_3E	opcodes/frv-desc.h	/^ , OPE1_3C, OPE1_3D, OPE1_3E, OPE1_3F$/;"	e	enum:insn_ope1
OPE1_3F	opcodes/frv-desc.h	/^ , OPE1_3C, OPE1_3D, OPE1_3E, OPE1_3F$/;"	e	enum:insn_ope1
OPE2_00	opcodes/frv-desc.h	/^  OPE2_00, OPE2_01, OPE2_02, OPE2_03$/;"	e	enum:insn_ope2
OPE2_01	opcodes/frv-desc.h	/^  OPE2_00, OPE2_01, OPE2_02, OPE2_03$/;"	e	enum:insn_ope2
OPE2_02	opcodes/frv-desc.h	/^  OPE2_00, OPE2_01, OPE2_02, OPE2_03$/;"	e	enum:insn_ope2
OPE2_03	opcodes/frv-desc.h	/^  OPE2_00, OPE2_01, OPE2_02, OPE2_03$/;"	e	enum:insn_ope2
OPE2_04	opcodes/frv-desc.h	/^ , OPE2_04, OPE2_05, OPE2_06, OPE2_07$/;"	e	enum:insn_ope2
OPE2_05	opcodes/frv-desc.h	/^ , OPE2_04, OPE2_05, OPE2_06, OPE2_07$/;"	e	enum:insn_ope2
OPE2_06	opcodes/frv-desc.h	/^ , OPE2_04, OPE2_05, OPE2_06, OPE2_07$/;"	e	enum:insn_ope2
OPE2_07	opcodes/frv-desc.h	/^ , OPE2_04, OPE2_05, OPE2_06, OPE2_07$/;"	e	enum:insn_ope2
OPE2_08	opcodes/frv-desc.h	/^ , OPE2_08, OPE2_09, OPE2_0A, OPE2_0B$/;"	e	enum:insn_ope2
OPE2_09	opcodes/frv-desc.h	/^ , OPE2_08, OPE2_09, OPE2_0A, OPE2_0B$/;"	e	enum:insn_ope2
OPE2_0A	opcodes/frv-desc.h	/^ , OPE2_08, OPE2_09, OPE2_0A, OPE2_0B$/;"	e	enum:insn_ope2
OPE2_0B	opcodes/frv-desc.h	/^ , OPE2_08, OPE2_09, OPE2_0A, OPE2_0B$/;"	e	enum:insn_ope2
OPE2_0C	opcodes/frv-desc.h	/^ , OPE2_0C, OPE2_0D, OPE2_0E, OPE2_0F$/;"	e	enum:insn_ope2
OPE2_0D	opcodes/frv-desc.h	/^ , OPE2_0C, OPE2_0D, OPE2_0E, OPE2_0F$/;"	e	enum:insn_ope2
OPE2_0E	opcodes/frv-desc.h	/^ , OPE2_0C, OPE2_0D, OPE2_0E, OPE2_0F$/;"	e	enum:insn_ope2
OPE2_0F	opcodes/frv-desc.h	/^ , OPE2_0C, OPE2_0D, OPE2_0E, OPE2_0F$/;"	e	enum:insn_ope2
OPE3_00	opcodes/frv-desc.h	/^  OPE3_00, OPE3_01, OPE3_02, OPE3_03$/;"	e	enum:insn_ope3
OPE3_01	opcodes/frv-desc.h	/^  OPE3_00, OPE3_01, OPE3_02, OPE3_03$/;"	e	enum:insn_ope3
OPE3_02	opcodes/frv-desc.h	/^  OPE3_00, OPE3_01, OPE3_02, OPE3_03$/;"	e	enum:insn_ope3
OPE3_03	opcodes/frv-desc.h	/^  OPE3_00, OPE3_01, OPE3_02, OPE3_03$/;"	e	enum:insn_ope3
OPE3_04	opcodes/frv-desc.h	/^ , OPE3_04, OPE3_05, OPE3_06, OPE3_07$/;"	e	enum:insn_ope3
OPE3_05	opcodes/frv-desc.h	/^ , OPE3_04, OPE3_05, OPE3_06, OPE3_07$/;"	e	enum:insn_ope3
OPE3_06	opcodes/frv-desc.h	/^ , OPE3_04, OPE3_05, OPE3_06, OPE3_07$/;"	e	enum:insn_ope3
OPE3_07	opcodes/frv-desc.h	/^ , OPE3_04, OPE3_05, OPE3_06, OPE3_07$/;"	e	enum:insn_ope3
OPE4_0	opcodes/frv-desc.h	/^  OPE4_0, OPE4_1, OPE4_2, OPE4_3$/;"	e	enum:insn_ope4
OPE4_1	opcodes/frv-desc.h	/^  OPE4_0, OPE4_1, OPE4_2, OPE4_3$/;"	e	enum:insn_ope4
OPE4_2	opcodes/frv-desc.h	/^  OPE4_0, OPE4_1, OPE4_2, OPE4_3$/;"	e	enum:insn_ope4
OPE4_3	opcodes/frv-desc.h	/^  OPE4_0, OPE4_1, OPE4_2, OPE4_3$/;"	e	enum:insn_ope4
OPENAT_BUFFER_SIZE	gdb/gnulib/import/openat-priv.h	40;"	d
OPENAT_BUFFER_SIZE	gdb/gnulib/import/openat-priv.h	42;"	d
OPENAT_BUFFER_SIZE	gdb/gnulib/import/openat-priv.h	44;"	d
OPEN_MAX_MAX	gdb/gnulib/import/fcntl.c	44;"	d	file:
OPEN_MODE	gdb/source.c	49;"	d	file:
OPERAND	opcodes/epiphany-desc.c	532;"	d	file:
OPERAND	opcodes/epiphany-opc.c	1436;"	d	file:
OPERAND	opcodes/epiphany-opc.c	209;"	d	file:
OPERAND	opcodes/epiphany-opc.c	2100;"	d	file:
OPERAND	opcodes/epiphany-opc.c	3910;"	d	file:
OPERAND	opcodes/fr30-desc.c	362;"	d	file:
OPERAND	opcodes/fr30-opc.c	1173;"	d	file:
OPERAND	opcodes/fr30-opc.c	1197;"	d	file:
OPERAND	opcodes/fr30-opc.c	1247;"	d	file:
OPERAND	opcodes/fr30-opc.c	168;"	d	file:
OPERAND	opcodes/frv-desc.c	2052;"	d	file:
OPERAND	opcodes/frv-opc.c	1506;"	d	file:
OPERAND	opcodes/frv-opc.c	5979;"	d	file:
OPERAND	opcodes/frv-opc.c	6019;"	d	file:
OPERAND	opcodes/frv-opc.c	6113;"	d	file:
OPERAND	opcodes/ip2k-desc.c	330;"	d	file:
OPERAND	opcodes/ip2k-opc.c	128;"	d	file:
OPERAND	opcodes/ip2k-opc.c	659;"	d	file:
OPERAND	opcodes/ip2k-opc.c	695;"	d	file:
OPERAND	opcodes/ip2k-opc.c	778;"	d	file:
OPERAND	opcodes/iq2000-desc.c	314;"	d	file:
OPERAND	opcodes/iq2000-opc.c	1893;"	d	file:
OPERAND	opcodes/iq2000-opc.c	2281;"	d	file:
OPERAND	opcodes/iq2000-opc.c	228;"	d	file:
OPERAND	opcodes/iq2000-opc.c	3332;"	d	file:
OPERAND	opcodes/lm32-desc.c	272;"	d	file:
OPERAND	opcodes/lm32-opc.c	140;"	d	file:
OPERAND	opcodes/lm32-opc.c	701;"	d	file:
OPERAND	opcodes/lm32-opc.c	713;"	d	file:
OPERAND	opcodes/lm32-opc.c	730;"	d	file:
OPERAND	opcodes/m32c-desc.c	1161;"	d	file:
OPERAND	opcodes/m32c-opc.c	7872;"	d	file:
OPERAND	opcodes/m32c-opc.c	80055;"	d	file:
OPERAND	opcodes/m32c-opc.c	80071;"	d	file:
OPERAND	opcodes/m32c-opc.c	80099;"	d	file:
OPERAND	opcodes/m32r-desc.c	310;"	d	file:
OPERAND	opcodes/m32r-opc.c	1114;"	d	file:
OPERAND	opcodes/m32r-opc.c	1270;"	d	file:
OPERAND	opcodes/m32r-opc.c	1683;"	d	file:
OPERAND	opcodes/m32r-opc.c	211;"	d	file:
OPERAND	opcodes/mep-desc.c	878;"	d	file:
OPERAND	opcodes/mep-opc.c	587;"	d	file:
OPERAND	opcodes/mep-opc.c	6080;"	d	file:
OPERAND	opcodes/mep-opc.c	6144;"	d	file:
OPERAND	opcodes/mep-opc.c	6304;"	d	file:
OPERAND	opcodes/mt-desc.c	308;"	d	file:
OPERAND	opcodes/mt-opc.c	259;"	d	file:
OPERAND	opcodes/mt-opc.c	772;"	d	file:
OPERAND	opcodes/mt-opc.c	784;"	d	file:
OPERAND	opcodes/mt-opc.c	801;"	d	file:
OPERAND	opcodes/or1k-desc.c	1006;"	d	file:
OPERAND	opcodes/or1k-opc.c	174;"	d	file:
OPERAND	opcodes/or1k-opc.c	927;"	d	file:
OPERAND	opcodes/or1k-opc.c	939;"	d	file:
OPERAND	opcodes/or1k-opc.c	956;"	d	file:
OPERAND	opcodes/xc16x-desc.c	736;"	d	file:
OPERAND	opcodes/xc16x-opc.c	2898;"	d	file:
OPERAND	opcodes/xc16x-opc.c	2910;"	d	file:
OPERAND	opcodes/xc16x-opc.c	2927;"	d	file:
OPERAND	opcodes/xc16x-opc.c	303;"	d	file:
OPERAND	opcodes/xstormy16-desc.c	318;"	d	file:
OPERAND	opcodes/xstormy16-opc.c	1051;"	d	file:
OPERAND	opcodes/xstormy16-opc.c	164;"	d	file:
OPERAND	opcodes/xstormy16-opc.c	947;"	d	file:
OPERAND	opcodes/xstormy16-opc.c	979;"	d	file:
OPERAND	sim/cris/cris-desc.c	835;"	d	file:
OPERAND	sim/sh64/sh-desc.c	870;"	d	file:
OPERAND_2REG	include/opcode/d30v.h	261;"	d
OPERAND_ACC	include/opcode/d30v.h	242;"	d
OPERAND_ACC0	include/opcode/d10v.h	158;"	d
OPERAND_ACC1	include/opcode/d10v.h	161;"	d
OPERAND_ADDR	include/opcode/d10v.h	140;"	d
OPERAND_ADDR	include/opcode/d30v.h	218;"	d
OPERAND_ATMINUS	include/opcode/d10v.h	173;"	d
OPERAND_ATMINUS	include/opcode/d30v.h	251;"	d
OPERAND_ATPAR	include/opcode/d10v.h	155;"	d
OPERAND_ATPAR	include/opcode/d30v.h	248;"	d
OPERAND_ATSIGN	include/opcode/d10v.h	152;"	d
OPERAND_ATSIGN	include/opcode/d30v.h	245;"	d
OPERAND_CFLAG	include/opcode/d10v.h	167;"	d
OPERAND_CONTROL	include/opcode/d10v.h	170;"	d
OPERAND_CONTROL	include/opcode/d30v.h	239;"	d
OPERAND_DEST	include/opcode/d10v.h	134;"	d
OPERAND_DEST	include/opcode/d30v.h	212;"	d
OPERAND_EVEN	include/opcode/d10v.h	127;"	d
OPERAND_FFLAG	include/opcode/d10v.h	164;"	d
OPERAND_FLAG	include/opcode/d30v.h	236;"	d
OPERAND_GPR	include/opcode/d10v.h	183;"	d
OPERAND_IMMEDIATE	gdb/gdbserver/linux-aarch64-low.c	/^  OPERAND_IMMEDIATE,$/;"	e	enum:aarch64_operand_type	file:
OPERAND_MINUS	include/opcode/d10v.h	149;"	d
OPERAND_MINUS	include/opcode/d30v.h	227;"	d
OPERAND_NAME	include/opcode/d30v.h	255;"	d
OPERAND_NOSP	include/opcode/d10v.h	195;"	d
OPERAND_NUM	include/opcode/d10v.h	137;"	d
OPERAND_NUM	include/opcode/d30v.h	215;"	d
OPERAND_ODD	include/opcode/d10v.h	130;"	d
OPERAND_PCREL	include/opcode/d30v.h	265;"	d
OPERAND_PLUS	include/opcode/d10v.h	146;"	d
OPERAND_PLUS	include/opcode/d30v.h	224;"	d
OPERAND_REG	include/opcode/d10v.h	143;"	d
OPERAND_REG	include/opcode/d30v.h	221;"	d
OPERAND_REGISTER	gdb/gdbserver/linux-aarch64-low.c	/^  OPERAND_REGISTER,$/;"	e	enum:aarch64_operand_type	file:
OPERAND_SEPARATOR	opcodes/pdp11-dis.c	26;"	d	file:
OPERAND_SHIFT	include/opcode/d10v.h	180;"	d
OPERAND_SHIFT	include/opcode/d30v.h	233;"	d
OPERAND_SIGNED	include/opcode/d10v.h	176;"	d
OPERAND_SIGNED	include/opcode/d30v.h	230;"	d
OPERAND_SP	include/opcode/d10v.h	190;"	d
OPERAND_SPECIAL	include/opcode/d30v.h	258;"	d
OPERAND_TYPE_ACC	opcodes/i386-init.h	1405;"	d
OPERAND_TYPE_ACC32	opcodes/i386-init.h	1445;"	d
OPERAND_TYPE_ACC64	opcodes/i386-init.h	1450;"	d
OPERAND_TYPE_ANYDISP	opcodes/i386-init.h	1470;"	d
OPERAND_TYPE_BASEINDEX	opcodes/i386-init.h	1330;"	d
OPERAND_TYPE_CONTROL	opcodes/i386-init.h	1370;"	d
OPERAND_TYPE_DEBUG	opcodes/i386-init.h	1380;"	d
OPERAND_TYPE_DISP16	opcodes/i386-init.h	1340;"	d
OPERAND_TYPE_DISP16_32	opcodes/i386-init.h	1465;"	d
OPERAND_TYPE_DISP32	opcodes/i386-init.h	1345;"	d
OPERAND_TYPE_DISP32S	opcodes/i386-init.h	1350;"	d
OPERAND_TYPE_DISP64	opcodes/i386-init.h	1355;"	d
OPERAND_TYPE_DISP8	opcodes/i386-init.h	1335;"	d
OPERAND_TYPE_ESSEG	opcodes/i386-init.h	1440;"	d
OPERAND_TYPE_FLOATACC	opcodes/i386-init.h	1390;"	d
OPERAND_TYPE_FLOATREG	opcodes/i386-init.h	1385;"	d
OPERAND_TYPE_IMM1	opcodes/i386-init.h	1295;"	d
OPERAND_TYPE_IMM16	opcodes/i386-init.h	1310;"	d
OPERAND_TYPE_IMM16_32	opcodes/i386-init.h	1475;"	d
OPERAND_TYPE_IMM16_32S	opcodes/i386-init.h	1480;"	d
OPERAND_TYPE_IMM16_32_32S	opcodes/i386-init.h	1485;"	d
OPERAND_TYPE_IMM32	opcodes/i386-init.h	1315;"	d
OPERAND_TYPE_IMM32S	opcodes/i386-init.h	1320;"	d
OPERAND_TYPE_IMM32_32S_64_DISP32	opcodes/i386-init.h	1505;"	d
OPERAND_TYPE_IMM32_32S_64_DISP32_64	opcodes/i386-init.h	1510;"	d
OPERAND_TYPE_IMM32_32S_DISP32	opcodes/i386-init.h	1495;"	d
OPERAND_TYPE_IMM32_64	opcodes/i386-init.h	1490;"	d
OPERAND_TYPE_IMM64	opcodes/i386-init.h	1325;"	d
OPERAND_TYPE_IMM64_DISP64	opcodes/i386-init.h	1500;"	d
OPERAND_TYPE_IMM8	opcodes/i386-init.h	1300;"	d
OPERAND_TYPE_IMM8S	opcodes/i386-init.h	1305;"	d
OPERAND_TYPE_INOUTPORTREG	opcodes/i386-init.h	1360;"	d
OPERAND_TYPE_INOUTPORTREG	opcodes/i386-init.h	1455;"	d
OPERAND_TYPE_JUMPABSOLUTE	opcodes/i386-init.h	1410;"	d
OPERAND_TYPE_NONE	opcodes/i386-init.h	1270;"	d
OPERAND_TYPE_REG16	opcodes/i386-init.h	1280;"	d
OPERAND_TYPE_REG16_INOUTPORTREG	opcodes/i386-init.h	1460;"	d
OPERAND_TYPE_REG32	opcodes/i386-init.h	1285;"	d
OPERAND_TYPE_REG64	opcodes/i386-init.h	1290;"	d
OPERAND_TYPE_REG8	opcodes/i386-init.h	1275;"	d
OPERAND_TYPE_REGBND	opcodes/i386-init.h	1520;"	d
OPERAND_TYPE_REGMASK	opcodes/i386-init.h	1435;"	d
OPERAND_TYPE_REGMMX	opcodes/i386-init.h	1415;"	d
OPERAND_TYPE_REGXMM	opcodes/i386-init.h	1420;"	d
OPERAND_TYPE_REGYMM	opcodes/i386-init.h	1425;"	d
OPERAND_TYPE_REGZMM	opcodes/i386-init.h	1430;"	d
OPERAND_TYPE_SHIFTCOUNT	opcodes/i386-init.h	1365;"	d
OPERAND_TYPE_SREG2	opcodes/i386-init.h	1395;"	d
OPERAND_TYPE_SREG3	opcodes/i386-init.h	1400;"	d
OPERAND_TYPE_TEST	opcodes/i386-init.h	1375;"	d
OPERAND_TYPE_VEC_IMM4	opcodes/i386-init.h	1515;"	d
OPERAND_WIDTH	opcodes/metag-dis.c	34;"	d	file:
OPERATING_ENVIRONMENT	sim/common/sim-config.h	/^  OPERATING_ENVIRONMENT$/;"	e	enum:sim_environment
OPERATING_ENVIRONMENT	sim/ppc/std-config.h	112;"	d
OPF	include/opcode/sparc.h	293;"	d
OPF_ADD	opcodes/epiphany-desc.h	/^  OPF_ADD, OPF_SUB, OPF_MUL, OPF_MADD$/;"	e	enum:insn_fop
OPF_FABS	opcodes/epiphany-desc.h	/^ , OPF_MSUB, OPF_FLOAT, OPF_FIX, OPF_FABS$/;"	e	enum:insn_fop
OPF_FIX	opcodes/epiphany-desc.h	/^ , OPF_MSUB, OPF_FLOAT, OPF_FIX, OPF_FABS$/;"	e	enum:insn_fop
OPF_FLOAT	opcodes/epiphany-desc.h	/^ , OPF_MSUB, OPF_FLOAT, OPF_FIX, OPF_FABS$/;"	e	enum:insn_fop
OPF_FRECIP	opcodes/epiphany-desc.h	/^  OPF_FRECIP, OPF_FSQRT$/;"	e	enum:insn_fopexn
OPF_FSQRT	opcodes/epiphany-desc.h	/^  OPF_FRECIP, OPF_FSQRT$/;"	e	enum:insn_fopexn
OPF_LOW4	include/opcode/sparc.h	295;"	d
OPF_LOW5	include/opcode/sparc.h	294;"	d
OPF_MADD	opcodes/epiphany-desc.h	/^  OPF_ADD, OPF_SUB, OPF_MUL, OPF_MADD$/;"	e	enum:insn_fop
OPF_MSUB	opcodes/epiphany-desc.h	/^ , OPF_MSUB, OPF_FLOAT, OPF_FIX, OPF_FABS$/;"	e	enum:insn_fop
OPF_MUL	opcodes/epiphany-desc.h	/^  OPF_ADD, OPF_SUB, OPF_MUL, OPF_MADD$/;"	e	enum:insn_fop
OPF_RETURN_REALPATH	gdb/source.h	/^  OPF_RETURN_REALPATH = 0x04,$/;"	e	enum:openp_flag
OPF_SEARCH_IN_PATH	gdb/source.h	/^  OPF_SEARCH_IN_PATH = 0x02,$/;"	e	enum:openp_flag
OPF_SUB	opcodes/epiphany-desc.h	/^  OPF_ADD, OPF_SUB, OPF_MUL, OPF_MADD$/;"	e	enum:insn_fop
OPF_TRY_CWD_FIRST	gdb/source.h	/^  OPF_TRY_CWD_FIRST = 0x01,$/;"	e	enum:openp_flag
OPI_25_2_MBZ	opcodes/epiphany-desc.h	/^  OPI_25_2_MBZ$/;"	e	enum:insn_dc_25_2
OPI_ADD	opcodes/epiphany-desc.h	/^  OPI_ADD = 1, OPI_SUB = 3, OPI_TRAP = 7$/;"	e	enum:insn_immop
OPI_SUB	opcodes/epiphany-desc.h	/^  OPI_ADD = 1, OPI_SUB = 3, OPI_TRAP = 7$/;"	e	enum:insn_immop
OPI_TRAP	opcodes/epiphany-desc.h	/^  OPI_ADD = 1, OPI_SUB = 3, OPI_TRAP = 7$/;"	e	enum:insn_immop
OPL	opcodes/ppc-opc.c	2652;"	d	file:
OPL_MASK	opcodes/ppc-opc.c	2653;"	d	file:
OPM	include/opcode/sparc.h	296;"	d
OPMI	include/opcode/sparc.h	297;"	d
OPND	opcodes/aarch64-tbl.h	30;"	d
OPPOSITE_BYTE_ORDER	gdb/target-float.c	1740;"	d	file:
OPR	opcodes/alpha-opc.c	368;"	d	file:
OPRL	opcodes/alpha-opc.c	369;"	d	file:
OPRL_	opcodes/alpha-opc.c	366;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3452;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3463;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3473;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3480;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3490;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3501;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3511;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3518;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3528;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3539;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3549;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3556;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3566;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3577;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3587;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3594;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3604;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3615;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3625;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3632;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3642;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3663;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3673;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3681;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3691;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3712;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3722;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3730;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3740;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3755;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3765;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3777;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3787;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3805;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3815;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3825;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3835;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3858;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3868;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3884;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3894;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3909;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3919;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3931;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3941;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3952;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3962;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3971;"	d	file:
OPRND	sim/m32r/sem2-switch.c	3981;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4004;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4014;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4030;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4040;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4051;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4061;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4068;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4078;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4089;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4099;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4106;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4116;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4127;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4137;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4144;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4154;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4165;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4175;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4182;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4192;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4207;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4217;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4229;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4239;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4254;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4264;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4276;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4286;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4307;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4317;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4327;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4337;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4348;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4358;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4367;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4377;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4388;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4398;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4405;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4415;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4426;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4436;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4443;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4453;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4464;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4474;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4481;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4491;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4502;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4512;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4519;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4529;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4540;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4550;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4557;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4567;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4588;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4598;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4606;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4616;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4627;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4637;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4644;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4654;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4672;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4682;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4690;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4700;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4711;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4721;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4728;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4738;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4749;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4759;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4766;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4776;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4787;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4797;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4804;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4814;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4825;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4835;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4842;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4852;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4863;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4873;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4880;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4890;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4901;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4911;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4918;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4928;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4939;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4949;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4956;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4966;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4977;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4987;"	d	file:
OPRND	sim/m32r/sem2-switch.c	4994;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5004;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5015;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5025;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5032;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5042;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5053;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5063;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5070;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5080;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5091;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5101;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5108;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5118;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5129;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5139;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5146;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5156;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5167;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5177;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5184;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5194;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5205;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5215;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5222;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5232;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5243;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5253;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5260;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5270;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5281;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5291;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5298;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5308;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5319;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5329;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5336;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5346;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5357;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5367;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5374;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5384;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5391;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5401;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5407;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5417;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5428;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5438;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5445;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5455;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5471;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5481;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5488;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5498;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5514;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5524;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5531;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5541;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5569;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5579;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5591;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5601;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5612;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5622;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5629;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5639;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5650;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5660;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5667;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5677;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5688;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5698;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5705;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5715;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5726;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5736;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5743;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5753;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5764;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5774;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5781;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5791;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5802;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5812;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5819;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5829;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5841;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5851;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5858;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5868;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5880;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5890;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5897;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5907;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5919;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5929;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5936;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5946;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5967;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5977;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5985;"	d	file:
OPRND	sim/m32r/sem2-switch.c	5995;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6016;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6026;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6034;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6044;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6065;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6075;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6083;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6093;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6114;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6124;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6132;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6142;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6153;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6163;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6170;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6180;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6201;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6211;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6219;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6229;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6250;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6260;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6268;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6278;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6316;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6326;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6340;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6350;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6373;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6383;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6394;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6404;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6415;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6425;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6432;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6442;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6453;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6463;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6470;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6480;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6491;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6501;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6508;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6518;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6529;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6539;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6546;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6556;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6567;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6577;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6584;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6594;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6605;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6615;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6622;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6632;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6640;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6650;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6656;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6666;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6674;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6684;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6690;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6700;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6711;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6721;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6728;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6738;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6749;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6759;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6766;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6776;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6787;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6797;"	d	file:
OPRND	sim/m32r/sem2-switch.c	6804;"	d	file:
OPRND	sim/m32r/semx-switch.c	3284;"	d	file:
OPRND	sim/m32r/semx-switch.c	3295;"	d	file:
OPRND	sim/m32r/semx-switch.c	3305;"	d	file:
OPRND	sim/m32r/semx-switch.c	3312;"	d	file:
OPRND	sim/m32r/semx-switch.c	3322;"	d	file:
OPRND	sim/m32r/semx-switch.c	3333;"	d	file:
OPRND	sim/m32r/semx-switch.c	3343;"	d	file:
OPRND	sim/m32r/semx-switch.c	3350;"	d	file:
OPRND	sim/m32r/semx-switch.c	3360;"	d	file:
OPRND	sim/m32r/semx-switch.c	3371;"	d	file:
OPRND	sim/m32r/semx-switch.c	3381;"	d	file:
OPRND	sim/m32r/semx-switch.c	3388;"	d	file:
OPRND	sim/m32r/semx-switch.c	3398;"	d	file:
OPRND	sim/m32r/semx-switch.c	3409;"	d	file:
OPRND	sim/m32r/semx-switch.c	3419;"	d	file:
OPRND	sim/m32r/semx-switch.c	3426;"	d	file:
OPRND	sim/m32r/semx-switch.c	3436;"	d	file:
OPRND	sim/m32r/semx-switch.c	3447;"	d	file:
OPRND	sim/m32r/semx-switch.c	3457;"	d	file:
OPRND	sim/m32r/semx-switch.c	3464;"	d	file:
OPRND	sim/m32r/semx-switch.c	3474;"	d	file:
OPRND	sim/m32r/semx-switch.c	3495;"	d	file:
OPRND	sim/m32r/semx-switch.c	3505;"	d	file:
OPRND	sim/m32r/semx-switch.c	3513;"	d	file:
OPRND	sim/m32r/semx-switch.c	3523;"	d	file:
OPRND	sim/m32r/semx-switch.c	3544;"	d	file:
OPRND	sim/m32r/semx-switch.c	3554;"	d	file:
OPRND	sim/m32r/semx-switch.c	3562;"	d	file:
OPRND	sim/m32r/semx-switch.c	3572;"	d	file:
OPRND	sim/m32r/semx-switch.c	3587;"	d	file:
OPRND	sim/m32r/semx-switch.c	3597;"	d	file:
OPRND	sim/m32r/semx-switch.c	3609;"	d	file:
OPRND	sim/m32r/semx-switch.c	3619;"	d	file:
OPRND	sim/m32r/semx-switch.c	3637;"	d	file:
OPRND	sim/m32r/semx-switch.c	3647;"	d	file:
OPRND	sim/m32r/semx-switch.c	3657;"	d	file:
OPRND	sim/m32r/semx-switch.c	3667;"	d	file:
OPRND	sim/m32r/semx-switch.c	3690;"	d	file:
OPRND	sim/m32r/semx-switch.c	3700;"	d	file:
OPRND	sim/m32r/semx-switch.c	3716;"	d	file:
OPRND	sim/m32r/semx-switch.c	3726;"	d	file:
OPRND	sim/m32r/semx-switch.c	3741;"	d	file:
OPRND	sim/m32r/semx-switch.c	3751;"	d	file:
OPRND	sim/m32r/semx-switch.c	3763;"	d	file:
OPRND	sim/m32r/semx-switch.c	3773;"	d	file:
OPRND	sim/m32r/semx-switch.c	3784;"	d	file:
OPRND	sim/m32r/semx-switch.c	3794;"	d	file:
OPRND	sim/m32r/semx-switch.c	3803;"	d	file:
OPRND	sim/m32r/semx-switch.c	3813;"	d	file:
OPRND	sim/m32r/semx-switch.c	3836;"	d	file:
OPRND	sim/m32r/semx-switch.c	3846;"	d	file:
OPRND	sim/m32r/semx-switch.c	3862;"	d	file:
OPRND	sim/m32r/semx-switch.c	3872;"	d	file:
OPRND	sim/m32r/semx-switch.c	3883;"	d	file:
OPRND	sim/m32r/semx-switch.c	3893;"	d	file:
OPRND	sim/m32r/semx-switch.c	3900;"	d	file:
OPRND	sim/m32r/semx-switch.c	3910;"	d	file:
OPRND	sim/m32r/semx-switch.c	3921;"	d	file:
OPRND	sim/m32r/semx-switch.c	3931;"	d	file:
OPRND	sim/m32r/semx-switch.c	3938;"	d	file:
OPRND	sim/m32r/semx-switch.c	3948;"	d	file:
OPRND	sim/m32r/semx-switch.c	3959;"	d	file:
OPRND	sim/m32r/semx-switch.c	3969;"	d	file:
OPRND	sim/m32r/semx-switch.c	3976;"	d	file:
OPRND	sim/m32r/semx-switch.c	3986;"	d	file:
OPRND	sim/m32r/semx-switch.c	3997;"	d	file:
OPRND	sim/m32r/semx-switch.c	4007;"	d	file:
OPRND	sim/m32r/semx-switch.c	4014;"	d	file:
OPRND	sim/m32r/semx-switch.c	4024;"	d	file:
OPRND	sim/m32r/semx-switch.c	4039;"	d	file:
OPRND	sim/m32r/semx-switch.c	4049;"	d	file:
OPRND	sim/m32r/semx-switch.c	4061;"	d	file:
OPRND	sim/m32r/semx-switch.c	4071;"	d	file:
OPRND	sim/m32r/semx-switch.c	4086;"	d	file:
OPRND	sim/m32r/semx-switch.c	4096;"	d	file:
OPRND	sim/m32r/semx-switch.c	4108;"	d	file:
OPRND	sim/m32r/semx-switch.c	4118;"	d	file:
OPRND	sim/m32r/semx-switch.c	4139;"	d	file:
OPRND	sim/m32r/semx-switch.c	4149;"	d	file:
OPRND	sim/m32r/semx-switch.c	4159;"	d	file:
OPRND	sim/m32r/semx-switch.c	4169;"	d	file:
OPRND	sim/m32r/semx-switch.c	4180;"	d	file:
OPRND	sim/m32r/semx-switch.c	4190;"	d	file:
OPRND	sim/m32r/semx-switch.c	4199;"	d	file:
OPRND	sim/m32r/semx-switch.c	4209;"	d	file:
OPRND	sim/m32r/semx-switch.c	4220;"	d	file:
OPRND	sim/m32r/semx-switch.c	4230;"	d	file:
OPRND	sim/m32r/semx-switch.c	4237;"	d	file:
OPRND	sim/m32r/semx-switch.c	4247;"	d	file:
OPRND	sim/m32r/semx-switch.c	4258;"	d	file:
OPRND	sim/m32r/semx-switch.c	4268;"	d	file:
OPRND	sim/m32r/semx-switch.c	4275;"	d	file:
OPRND	sim/m32r/semx-switch.c	4285;"	d	file:
OPRND	sim/m32r/semx-switch.c	4296;"	d	file:
OPRND	sim/m32r/semx-switch.c	4306;"	d	file:
OPRND	sim/m32r/semx-switch.c	4313;"	d	file:
OPRND	sim/m32r/semx-switch.c	4323;"	d	file:
OPRND	sim/m32r/semx-switch.c	4334;"	d	file:
OPRND	sim/m32r/semx-switch.c	4344;"	d	file:
OPRND	sim/m32r/semx-switch.c	4351;"	d	file:
OPRND	sim/m32r/semx-switch.c	4361;"	d	file:
OPRND	sim/m32r/semx-switch.c	4372;"	d	file:
OPRND	sim/m32r/semx-switch.c	4382;"	d	file:
OPRND	sim/m32r/semx-switch.c	4389;"	d	file:
OPRND	sim/m32r/semx-switch.c	4399;"	d	file:
OPRND	sim/m32r/semx-switch.c	4420;"	d	file:
OPRND	sim/m32r/semx-switch.c	4430;"	d	file:
OPRND	sim/m32r/semx-switch.c	4438;"	d	file:
OPRND	sim/m32r/semx-switch.c	4448;"	d	file:
OPRND	sim/m32r/semx-switch.c	4459;"	d	file:
OPRND	sim/m32r/semx-switch.c	4469;"	d	file:
OPRND	sim/m32r/semx-switch.c	4476;"	d	file:
OPRND	sim/m32r/semx-switch.c	4486;"	d	file:
OPRND	sim/m32r/semx-switch.c	4504;"	d	file:
OPRND	sim/m32r/semx-switch.c	4514;"	d	file:
OPRND	sim/m32r/semx-switch.c	4522;"	d	file:
OPRND	sim/m32r/semx-switch.c	4532;"	d	file:
OPRND	sim/m32r/semx-switch.c	4543;"	d	file:
OPRND	sim/m32r/semx-switch.c	4553;"	d	file:
OPRND	sim/m32r/semx-switch.c	4560;"	d	file:
OPRND	sim/m32r/semx-switch.c	4570;"	d	file:
OPRND	sim/m32r/semx-switch.c	4581;"	d	file:
OPRND	sim/m32r/semx-switch.c	4591;"	d	file:
OPRND	sim/m32r/semx-switch.c	4598;"	d	file:
OPRND	sim/m32r/semx-switch.c	4608;"	d	file:
OPRND	sim/m32r/semx-switch.c	4619;"	d	file:
OPRND	sim/m32r/semx-switch.c	4629;"	d	file:
OPRND	sim/m32r/semx-switch.c	4636;"	d	file:
OPRND	sim/m32r/semx-switch.c	4646;"	d	file:
OPRND	sim/m32r/semx-switch.c	4657;"	d	file:
OPRND	sim/m32r/semx-switch.c	4667;"	d	file:
OPRND	sim/m32r/semx-switch.c	4674;"	d	file:
OPRND	sim/m32r/semx-switch.c	4684;"	d	file:
OPRND	sim/m32r/semx-switch.c	4695;"	d	file:
OPRND	sim/m32r/semx-switch.c	4705;"	d	file:
OPRND	sim/m32r/semx-switch.c	4712;"	d	file:
OPRND	sim/m32r/semx-switch.c	4722;"	d	file:
OPRND	sim/m32r/semx-switch.c	4733;"	d	file:
OPRND	sim/m32r/semx-switch.c	4743;"	d	file:
OPRND	sim/m32r/semx-switch.c	4750;"	d	file:
OPRND	sim/m32r/semx-switch.c	4760;"	d	file:
OPRND	sim/m32r/semx-switch.c	4771;"	d	file:
OPRND	sim/m32r/semx-switch.c	4781;"	d	file:
OPRND	sim/m32r/semx-switch.c	4788;"	d	file:
OPRND	sim/m32r/semx-switch.c	4798;"	d	file:
OPRND	sim/m32r/semx-switch.c	4809;"	d	file:
OPRND	sim/m32r/semx-switch.c	4819;"	d	file:
OPRND	sim/m32r/semx-switch.c	4826;"	d	file:
OPRND	sim/m32r/semx-switch.c	4836;"	d	file:
OPRND	sim/m32r/semx-switch.c	4847;"	d	file:
OPRND	sim/m32r/semx-switch.c	4857;"	d	file:
OPRND	sim/m32r/semx-switch.c	4864;"	d	file:
OPRND	sim/m32r/semx-switch.c	4874;"	d	file:
OPRND	sim/m32r/semx-switch.c	4885;"	d	file:
OPRND	sim/m32r/semx-switch.c	4895;"	d	file:
OPRND	sim/m32r/semx-switch.c	4902;"	d	file:
OPRND	sim/m32r/semx-switch.c	4912;"	d	file:
OPRND	sim/m32r/semx-switch.c	4923;"	d	file:
OPRND	sim/m32r/semx-switch.c	4933;"	d	file:
OPRND	sim/m32r/semx-switch.c	4940;"	d	file:
OPRND	sim/m32r/semx-switch.c	4950;"	d	file:
OPRND	sim/m32r/semx-switch.c	4961;"	d	file:
OPRND	sim/m32r/semx-switch.c	4971;"	d	file:
OPRND	sim/m32r/semx-switch.c	4978;"	d	file:
OPRND	sim/m32r/semx-switch.c	4988;"	d	file:
OPRND	sim/m32r/semx-switch.c	4999;"	d	file:
OPRND	sim/m32r/semx-switch.c	5009;"	d	file:
OPRND	sim/m32r/semx-switch.c	5016;"	d	file:
OPRND	sim/m32r/semx-switch.c	5026;"	d	file:
OPRND	sim/m32r/semx-switch.c	5037;"	d	file:
OPRND	sim/m32r/semx-switch.c	5047;"	d	file:
OPRND	sim/m32r/semx-switch.c	5054;"	d	file:
OPRND	sim/m32r/semx-switch.c	5064;"	d	file:
OPRND	sim/m32r/semx-switch.c	5075;"	d	file:
OPRND	sim/m32r/semx-switch.c	5085;"	d	file:
OPRND	sim/m32r/semx-switch.c	5092;"	d	file:
OPRND	sim/m32r/semx-switch.c	5102;"	d	file:
OPRND	sim/m32r/semx-switch.c	5113;"	d	file:
OPRND	sim/m32r/semx-switch.c	5123;"	d	file:
OPRND	sim/m32r/semx-switch.c	5130;"	d	file:
OPRND	sim/m32r/semx-switch.c	5140;"	d	file:
OPRND	sim/m32r/semx-switch.c	5151;"	d	file:
OPRND	sim/m32r/semx-switch.c	5161;"	d	file:
OPRND	sim/m32r/semx-switch.c	5168;"	d	file:
OPRND	sim/m32r/semx-switch.c	5178;"	d	file:
OPRND	sim/m32r/semx-switch.c	5189;"	d	file:
OPRND	sim/m32r/semx-switch.c	5199;"	d	file:
OPRND	sim/m32r/semx-switch.c	5206;"	d	file:
OPRND	sim/m32r/semx-switch.c	5216;"	d	file:
OPRND	sim/m32r/semx-switch.c	5223;"	d	file:
OPRND	sim/m32r/semx-switch.c	5233;"	d	file:
OPRND	sim/m32r/semx-switch.c	5239;"	d	file:
OPRND	sim/m32r/semx-switch.c	5249;"	d	file:
OPRND	sim/m32r/semx-switch.c	5260;"	d	file:
OPRND	sim/m32r/semx-switch.c	5270;"	d	file:
OPRND	sim/m32r/semx-switch.c	5277;"	d	file:
OPRND	sim/m32r/semx-switch.c	5287;"	d	file:
OPRND	sim/m32r/semx-switch.c	5303;"	d	file:
OPRND	sim/m32r/semx-switch.c	5313;"	d	file:
OPRND	sim/m32r/semx-switch.c	5320;"	d	file:
OPRND	sim/m32r/semx-switch.c	5330;"	d	file:
OPRND	sim/m32r/semx-switch.c	5346;"	d	file:
OPRND	sim/m32r/semx-switch.c	5356;"	d	file:
OPRND	sim/m32r/semx-switch.c	5363;"	d	file:
OPRND	sim/m32r/semx-switch.c	5373;"	d	file:
OPRND	sim/m32r/semx-switch.c	5401;"	d	file:
OPRND	sim/m32r/semx-switch.c	5411;"	d	file:
OPRND	sim/m32r/semx-switch.c	5423;"	d	file:
OPRND	sim/m32r/semx-switch.c	5433;"	d	file:
OPRND	sim/m32r/semx-switch.c	5444;"	d	file:
OPRND	sim/m32r/semx-switch.c	5454;"	d	file:
OPRND	sim/m32r/semx-switch.c	5461;"	d	file:
OPRND	sim/m32r/semx-switch.c	5471;"	d	file:
OPRND	sim/m32r/semx-switch.c	5482;"	d	file:
OPRND	sim/m32r/semx-switch.c	5492;"	d	file:
OPRND	sim/m32r/semx-switch.c	5499;"	d	file:
OPRND	sim/m32r/semx-switch.c	5509;"	d	file:
OPRND	sim/m32r/semx-switch.c	5520;"	d	file:
OPRND	sim/m32r/semx-switch.c	5530;"	d	file:
OPRND	sim/m32r/semx-switch.c	5537;"	d	file:
OPRND	sim/m32r/semx-switch.c	5547;"	d	file:
OPRND	sim/m32r/semx-switch.c	5558;"	d	file:
OPRND	sim/m32r/semx-switch.c	5568;"	d	file:
OPRND	sim/m32r/semx-switch.c	5575;"	d	file:
OPRND	sim/m32r/semx-switch.c	5585;"	d	file:
OPRND	sim/m32r/semx-switch.c	5596;"	d	file:
OPRND	sim/m32r/semx-switch.c	5606;"	d	file:
OPRND	sim/m32r/semx-switch.c	5613;"	d	file:
OPRND	sim/m32r/semx-switch.c	5623;"	d	file:
OPRND	sim/m32r/semx-switch.c	5634;"	d	file:
OPRND	sim/m32r/semx-switch.c	5644;"	d	file:
OPRND	sim/m32r/semx-switch.c	5651;"	d	file:
OPRND	sim/m32r/semx-switch.c	5661;"	d	file:
OPRND	sim/m32r/semx-switch.c	5673;"	d	file:
OPRND	sim/m32r/semx-switch.c	5683;"	d	file:
OPRND	sim/m32r/semx-switch.c	5690;"	d	file:
OPRND	sim/m32r/semx-switch.c	5700;"	d	file:
OPRND	sim/m32r/semx-switch.c	5712;"	d	file:
OPRND	sim/m32r/semx-switch.c	5722;"	d	file:
OPRND	sim/m32r/semx-switch.c	5729;"	d	file:
OPRND	sim/m32r/semx-switch.c	5739;"	d	file:
OPRND	sim/m32r/semx-switch.c	5751;"	d	file:
OPRND	sim/m32r/semx-switch.c	5761;"	d	file:
OPRND	sim/m32r/semx-switch.c	5768;"	d	file:
OPRND	sim/m32r/semx-switch.c	5778;"	d	file:
OPRND	sim/m32r/semx-switch.c	5799;"	d	file:
OPRND	sim/m32r/semx-switch.c	5809;"	d	file:
OPRND	sim/m32r/semx-switch.c	5817;"	d	file:
OPRND	sim/m32r/semx-switch.c	5827;"	d	file:
OPRND	sim/m32r/semx-switch.c	5848;"	d	file:
OPRND	sim/m32r/semx-switch.c	5858;"	d	file:
OPRND	sim/m32r/semx-switch.c	5866;"	d	file:
OPRND	sim/m32r/semx-switch.c	5876;"	d	file:
OPRND	sim/m32r/semx-switch.c	5897;"	d	file:
OPRND	sim/m32r/semx-switch.c	5907;"	d	file:
OPRND	sim/m32r/semx-switch.c	5915;"	d	file:
OPRND	sim/m32r/semx-switch.c	5925;"	d	file:
OPRND	sim/m32r/semx-switch.c	5946;"	d	file:
OPRND	sim/m32r/semx-switch.c	5956;"	d	file:
OPRND	sim/m32r/semx-switch.c	5964;"	d	file:
OPRND	sim/m32r/semx-switch.c	5974;"	d	file:
OPRND	sim/m32r/semx-switch.c	5985;"	d	file:
OPRND	sim/m32r/semx-switch.c	5995;"	d	file:
OPRND	sim/m32r/semx-switch.c	6002;"	d	file:
OPRND	sim/m32r/semx-switch.c	6012;"	d	file:
OPRND	sim/m32r/semx-switch.c	6033;"	d	file:
OPRND	sim/m32r/semx-switch.c	6043;"	d	file:
OPRND	sim/m32r/semx-switch.c	6051;"	d	file:
OPRND	sim/m32r/semx-switch.c	6061;"	d	file:
OPRND	sim/m32r/semx-switch.c	6082;"	d	file:
OPRND	sim/m32r/semx-switch.c	6092;"	d	file:
OPRND	sim/m32r/semx-switch.c	6100;"	d	file:
OPRND	sim/m32r/semx-switch.c	6110;"	d	file:
OPRND	sim/m32r/semx-switch.c	6148;"	d	file:
OPRND	sim/m32r/semx-switch.c	6158;"	d	file:
OPRND	sim/m32r/semx-switch.c	6172;"	d	file:
OPRND	sim/m32r/semx-switch.c	6182;"	d	file:
OPRND	sim/m32r/semx-switch.c	6205;"	d	file:
OPRND	sim/m32r/semx-switch.c	6215;"	d	file:
OPRND	sim/m32r/semx-switch.c	6226;"	d	file:
OPRND	sim/m32r/semx-switch.c	6236;"	d	file:
OPRND	sim/m32r/semx-switch.c	6247;"	d	file:
OPRND	sim/m32r/semx-switch.c	6257;"	d	file:
OPRND	sim/m32r/semx-switch.c	6264;"	d	file:
OPRND	sim/m32r/semx-switch.c	6274;"	d	file:
OPRND	sim/m32r/semx-switch.c	6285;"	d	file:
OPRND	sim/m32r/semx-switch.c	6295;"	d	file:
OPRND	sim/m32r/semx-switch.c	6302;"	d	file:
OPRND	sim/m32r/semx-switch.c	6312;"	d	file:
OPRND	sim/m32r/semx-switch.c	6323;"	d	file:
OPRND	sim/m32r/semx-switch.c	6333;"	d	file:
OPRND	sim/m32r/semx-switch.c	6340;"	d	file:
OPRND	sim/m32r/semx-switch.c	6350;"	d	file:
OPRND	sim/m32r/semx-switch.c	6361;"	d	file:
OPRND	sim/m32r/semx-switch.c	6371;"	d	file:
OPRND	sim/m32r/semx-switch.c	6378;"	d	file:
OPRND	sim/m32r/semx-switch.c	6388;"	d	file:
OPRND	sim/m32r/semx-switch.c	6399;"	d	file:
OPRND	sim/m32r/semx-switch.c	6409;"	d	file:
OPRND	sim/m32r/semx-switch.c	6416;"	d	file:
OPRND	sim/m32r/semx-switch.c	6426;"	d	file:
OPRND	sim/m32r/semx-switch.c	6437;"	d	file:
OPRND	sim/m32r/semx-switch.c	6447;"	d	file:
OPRND	sim/m32r/semx-switch.c	6454;"	d	file:
OPRND	sim/m32r/semx-switch.c	6464;"	d	file:
OPRND	sim/m32r/semx-switch.c	6472;"	d	file:
OPRND	sim/m32r/semx-switch.c	6482;"	d	file:
OPRND	sim/m32r/semx-switch.c	6488;"	d	file:
OPRND	sim/m32r/semx-switch.c	6498;"	d	file:
OPRND	sim/m32r/semx-switch.c	6506;"	d	file:
OPRND	sim/m32r/semx-switch.c	6516;"	d	file:
OPRND	sim/m32r/semx-switch.c	6522;"	d	file:
OPRND	sim/m32r/semx-switch.c	6532;"	d	file:
OPRND	sim/m32r/semx-switch.c	6543;"	d	file:
OPRND	sim/m32r/semx-switch.c	6553;"	d	file:
OPRND	sim/m32r/semx-switch.c	6560;"	d	file:
OPRND	sim/m32r/semx-switch.c	6570;"	d	file:
OPRND	sim/m32r/semx-switch.c	6581;"	d	file:
OPRND	sim/m32r/semx-switch.c	6591;"	d	file:
OPRND	sim/m32r/semx-switch.c	6598;"	d	file:
OPRND	sim/m32r/semx-switch.c	6608;"	d	file:
OPRND	sim/m32r/semx-switch.c	6619;"	d	file:
OPRND	sim/m32r/semx-switch.c	6629;"	d	file:
OPRND	sim/m32r/semx-switch.c	6636;"	d	file:
OPR_	opcodes/alpha-opc.c	365;"	d	file:
OPR_EXT1	opcodes/s12z-dis.c	/^    OPR_EXT1,$/;"	e	enum:OPR_MODE	file:
OPR_EXT18	opcodes/s12z-dis.c	/^    OPR_EXT18,$/;"	e	enum:OPR_MODE	file:
OPR_EXT3_DIRECT	opcodes/s12z-dis.c	/^    OPR_EXT3_DIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_EXT3_INDIRECT	opcodes/s12z-dis.c	/^    OPR_EXT3_INDIRECT$/;"	e	enum:OPR_MODE	file:
OPR_FUNCTION	gdb/alpha-tdep.c	69;"	d	file:
OPR_HAS_IMMEDIATE	gdb/alpha-tdep.c	70;"	d	file:
OPR_IDX2_REG	opcodes/s12z-dis.c	/^    OPR_IDX2_REG,$/;"	e	enum:OPR_MODE	file:
OPR_IDX3_DIRECT	opcodes/s12z-dis.c	/^    OPR_IDX3_DIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_IDX3_DIRECT_REG	opcodes/s12z-dis.c	/^    OPR_IDX3_DIRECT_REG,$/;"	e	enum:OPR_MODE	file:
OPR_IDX3_INDIRECT	opcodes/s12z-dis.c	/^    OPR_IDX3_INDIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_IDX_DIRECT	opcodes/s12z-dis.c	/^    OPR_IDX_DIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_IDX_INDIRECT	opcodes/s12z-dis.c	/^    OPR_IDX_INDIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_IMMe4	opcodes/s12z-dis.c	/^    OPR_IMMe4,$/;"	e	enum:OPR_MODE	file:
OPR_LIT	gdb/alpha-tdep.c	73;"	d	file:
OPR_MASK	opcodes/alpha-opc.c	367;"	d	file:
OPR_MODE	opcodes/s12z-dis.c	/^enum OPR_MODE$/;"	g	file:
OPR_OFXYS	opcodes/s12z-dis.c	/^    OPR_OFXYS,$/;"	e	enum:OPR_MODE	file:
OPR_RA	gdb/alpha-tdep.c	71;"	d	file:
OPR_RC	gdb/alpha-tdep.c	72;"	d	file:
OPR_REG	opcodes/s12z-dis.c	/^    OPR_REG,$/;"	e	enum:OPR_MODE	file:
OPR_REG_DIRECT	opcodes/s12z-dis.c	/^    OPR_REG_DIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_REG_INDIRECT	opcodes/s12z-dis.c	/^    OPR_REG_INDIRECT,$/;"	e	enum:OPR_MODE	file:
OPR_S_POST_INC	opcodes/s12z-dis.c	/^    OPR_S_POST_INC,$/;"	e	enum:OPR_MODE	file:
OPR_S_PRE_DEC	opcodes/s12z-dis.c	/^    OPR_S_PRE_DEC,$/;"	e	enum:OPR_MODE	file:
OPR_XY_POST_DEC	opcodes/s12z-dis.c	/^    OPR_XY_POST_DEC,$/;"	e	enum:OPR_MODE	file:
OPR_XY_POST_INC	opcodes/s12z-dis.c	/^    OPR_XY_POST_INC,$/;"	e	enum:OPR_MODE	file:
OPR_XY_PRE_DEC	opcodes/s12z-dis.c	/^    OPR_XY_PRE_DEC,$/;"	e	enum:OPR_MODE	file:
OPR_XY_PRE_INC	opcodes/s12z-dis.c	/^    OPR_XY_PRE_INC,$/;"	e	enum:OPR_MODE	file:
OPSR	opcodes/mcore-opc.h	/^  MULSH, OPSR,$/;"	e	enum:__anon34
OPSUF	opcodes/i386-dis.c	415;"	d	file:
OPT	include/opcode/tic54x.h	/^  OPT = 0x8000,$/;"	e	enum:optype
OPTIMIZED_OUT_ERROR	gdb/common/common-exceptions.h	/^  OPTIMIZED_OUT_ERROR,$/;"	e	enum:errors
OPTION	sim/common/sim-options.h	/^} OPTION;$/;"	t	typeref:struct:__anon630
OPTIONAL_MAPPED_REG	opcodes/mips-formats.h	93;"	d
OPTIONAL_REG	opcodes/mips-formats.h	75;"	d
OPTIONS_INLINE	sim/ppc/std-config.h	583;"	d
OPTION_ADDR	sim/common/dv-sockser.c	/^  OPTION_ADDR = OPTION_START$/;"	e	enum:__anon644	file:
OPTION_ALIGNMENT	sim/common/sim-options.c	/^  OPTION_ALIGNMENT,$/;"	e	enum:__anon653	file:
OPTION_ARCHITECTURE	sim/common/sim-options.c	/^  OPTION_ARCHITECTURE,$/;"	e	enum:__anon653	file:
OPTION_ARCHITECTURE_INFO	sim/common/sim-options.c	/^  OPTION_ARCHITECTURE_INFO,$/;"	e	enum:__anon653	file:
OPTION_BOARD	sim/mips/interp.c	/^  OPTION_BOARD$/;"	e	enum:__anon841	file:
OPTION_BOARD	sim/mn10300/interp.c	/^  OPTION_BOARD = OPTION_START,$/;"	e	enum:__anon797	file:
OPTION_CPU_BOOTSTRAP	sim/m68hc11/m68hc11_sim.c	/^  OPTION_CPU_BOOTSTRAP,$/;"	e	enum:__anon521	file:
OPTION_CPU_CONFIG	sim/m68hc11/m68hc11_sim.c	/^  OPTION_CPU_CONFIG,$/;"	e	enum:__anon521	file:
OPTION_CPU_MODE	sim/m68hc11/m68hc11_sim.c	/^  OPTION_CPU_MODE$/;"	e	enum:__anon521	file:
OPTION_CPU_RESET	sim/m68hc11/m68hc11_sim.c	/^  OPTION_CPU_RESET = OPTION_START,$/;"	e	enum:__anon521	file:
OPTION_CRIS_900000XXIF	sim/cris/sim-if.c	/^  OPTION_CRIS_900000XXIF,$/;"	e	enum:__anon736	file:
OPTION_CRIS_NAKED	sim/cris/sim-if.c	/^  OPTION_CRIS_NAKED,$/;"	e	enum:__anon736	file:
OPTION_CRIS_PROGRAM_OFFSET	sim/cris/sim-if.c	/^  OPTION_CRIS_PROGRAM_OFFSET,$/;"	e	enum:__anon736	file:
OPTION_CRIS_STARTADDR	sim/cris/sim-if.c	/^  OPTION_CRIS_STARTADDR,$/;"	e	enum:__anon736	file:
OPTION_CRIS_STATS	sim/cris/sim-if.c	/^  OPTION_CRIS_STATS = OPTION_START,$/;"	e	enum:__anon736	file:
OPTION_CRIS_TRACE	sim/cris/sim-if.c	/^  OPTION_CRIS_TRACE,$/;"	e	enum:__anon736	file:
OPTION_CRIS_UNKNOWN_SYSCALL	sim/cris/sim-if.c	/^  OPTION_CRIS_UNKNOWN_SYSCALL$/;"	e	enum:__anon736	file:
OPTION_DEBUG	sim/common/sim-options.c	/^  OPTION_DEBUG,$/;"	e	enum:__anon653	file:
OPTION_DEBUG_FILE	sim/common/sim-options.c	/^  OPTION_DEBUG_FILE,$/;"	e	enum:__anon653	file:
OPTION_DEBUG_INSN	sim/common/sim-options.c	/^  OPTION_DEBUG_INSN = OPTION_START,$/;"	e	enum:__anon653	file:
OPTION_DINERO_FILE	sim/mips/interp.c	/^  OPTION_DINERO_FILE,$/;"	e	enum:__anon841	file:
OPTION_DINERO_TRACE	sim/mips/interp.c	/^  OPTION_DINERO_TRACE = OPTION_START,$/;"	e	enum:__anon841	file:
OPTION_DO_COMMAND	sim/common/sim-options.c	/^  OPTION_DO_COMMAND,$/;"	e	enum:__anon653	file:
OPTION_EMUL_OS	sim/m68hc11/m68hc11_sim.c	/^  OPTION_EMUL_OS,$/;"	e	enum:__anon521	file:
OPTION_ENDIAN	sim/common/sim-options.c	/^  OPTION_ENDIAN,$/;"	e	enum:__anon653	file:
OPTION_ENVIRONMENT	sim/common/sim-options.c	/^  OPTION_ENVIRONMENT,$/;"	e	enum:__anon653	file:
OPTION_FIRMWARE	sim/mips/interp.c	/^  OPTION_FIRMWARE,$/;"	e	enum:__anon841	file:
OPTION_FRV_DATA_CACHE	sim/frv/options.c	/^  OPTION_FRV_DATA_CACHE = OPTION_START,$/;"	e	enum:__anon105	file:
OPTION_FRV_INSN_CACHE	sim/frv/options.c	/^  OPTION_FRV_INSN_CACHE,$/;"	e	enum:__anon105	file:
OPTION_FRV_MEMORY_LATENCY	sim/frv/options.c	/^  OPTION_FRV_MEMORY_LATENCY$/;"	e	enum:__anon105	file:
OPTION_FRV_PROFILE_CACHE	sim/frv/options.c	/^  OPTION_FRV_PROFILE_CACHE,$/;"	e	enum:__anon105	file:
OPTION_FRV_PROFILE_PARALLEL	sim/frv/options.c	/^  OPTION_FRV_PROFILE_PARALLEL,$/;"	e	enum:__anon105	file:
OPTION_FRV_TIMER	sim/frv/options.c	/^  OPTION_FRV_TIMER,$/;"	e	enum:__anon105	file:
OPTION_H8300H	sim/h8300/compile.c	/^  OPTION_H8300H,$/;"	e	enum:__anon777	file:
OPTION_H8300S	sim/h8300/compile.c	/^  OPTION_H8300S,$/;"	e	enum:__anon777	file:
OPTION_H8300SX	sim/h8300/compile.c	/^  OPTION_H8300SX$/;"	e	enum:__anon777	file:
OPTION_HANDLER	sim/common/sim-options.h	/^typedef SIM_RC (OPTION_HANDLER) (SIM_DESC, sim_cpu *, int, char *, int);$/;"	t
OPTION_HELP	sim/common/sim-options.c	/^  OPTION_HELP,$/;"	e	enum:__anon653	file:
OPTION_HW_DEVICE	sim/common/sim-hw.c	/^  OPTION_HW_DEVICE,$/;"	e	enum:__anon628	file:
OPTION_HW_FILE	sim/common/sim-hw.c	/^  OPTION_HW_FILE,$/;"	e	enum:__anon628	file:
OPTION_HW_INFO	sim/common/sim-hw.c	/^  OPTION_HW_INFO = OPTION_START,$/;"	e	enum:__anon628	file:
OPTION_HW_LIST	sim/common/sim-hw.c	/^  OPTION_HW_LIST,$/;"	e	enum:__anon628	file:
OPTION_HW_TRACE	sim/common/sim-hw.c	/^  OPTION_HW_TRACE,$/;"	e	enum:__anon628	file:
OPTION_INFO_MEMORY	sim/mips/interp.c	/^  OPTION_INFO_MEMORY,$/;"	e	enum:__anon841	file:
OPTION_INTERRUPT_CATCH	sim/m68hc11/interrupts.c	/^  OPTION_INTERRUPT_CATCH,$/;"	e	enum:__anon519	file:
OPTION_INTERRUPT_CLEAR	sim/m68hc11/interrupts.c	/^  OPTION_INTERRUPT_CLEAR$/;"	e	enum:__anon519	file:
OPTION_INTERRUPT_INFO	sim/m68hc11/interrupts.c	/^  OPTION_INTERRUPT_INFO = OPTION_START,$/;"	e	enum:__anon519	file:
OPTION_LIST	sim/common/sim-options.h	/^} OPTION_LIST;$/;"	t	typeref:struct:option_list
OPTION_LOAD_LMA	sim/common/sim-options.c	/^  OPTION_LOAD_LMA,$/;"	e	enum:__anon653	file:
OPTION_LOAD_VMA	sim/common/sim-options.c	/^  OPTION_LOAD_VMA,$/;"	e	enum:__anon653	file:
OPTION_MACH_HW_BOARD_FILE	sim/bfin/machs.c	/^  OPTION_MACH_HW_BOARD_FILE,$/;"	e	enum:__anon828	file:
OPTION_MACH_SIREV	sim/bfin/machs.c	/^  OPTION_MACH_SIREV = OPTION_START,$/;"	e	enum:__anon828	file:
OPTION_MAP_INFO	sim/common/sim-memopt.c	/^  OPTION_MAP_INFO$/;"	e	enum:__anon688	file:
OPTION_MASK	opcodes/mep-opc.c	75;"	d	file:
OPTION_MEMORY_ALIAS	sim/common/sim-memopt.c	/^  OPTION_MEMORY_ALIAS,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_CLEAR	sim/common/sim-memopt.c	/^  OPTION_MEMORY_CLEAR,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_DELETE	sim/common/sim-memopt.c	/^  OPTION_MEMORY_DELETE = OPTION_START,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_FILL	sim/common/sim-memopt.c	/^  OPTION_MEMORY_FILL,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_INFO	sim/common/sim-memopt.c	/^  OPTION_MEMORY_INFO,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_MAPFILE	sim/common/sim-memopt.c	/^  OPTION_MEMORY_MAPFILE,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_REGION	sim/common/sim-memopt.c	/^  OPTION_MEMORY_REGION,$/;"	e	enum:__anon688	file:
OPTION_MEMORY_SIZE	sim/common/sim-memopt.c	/^  OPTION_MEMORY_SIZE,$/;"	e	enum:__anon688	file:
OPTION_MMU_SKIP_TABLES	sim/bfin/dv-bfin_mmu.c	/^  OPTION_MMU_SKIP_TABLES = OPTION_START,$/;"	e	enum:__anon829	file:
OPTION_MODEL	sim/common/sim-model.c	/^  OPTION_MODEL = OPTION_START,$/;"	e	enum:__anon694	file:
OPTION_MODEL_INFO	sim/common/sim-model.c	/^  OPTION_MODEL_INFO,$/;"	e	enum:__anon694	file:
OPTION_OR1K_CPUCFGR	sim/or1k/sim-if.c	/^  OPTION_OR1K_CPUCFGR = OPTION_START,$/;"	e	enum:__anon103	file:
OPTION_OR1K_UPR	sim/or1k/sim-if.c	/^  OPTION_OR1K_UPR,$/;"	e	enum:__anon103	file:
OPTION_OR1K_VR	sim/or1k/sim-if.c	/^  OPTION_OR1K_VR,$/;"	e	enum:__anon103	file:
OPTION_OSC_CLEAR	sim/m68hc11/dv-m68hc11.c	/^  OPTION_OSC_CLEAR,$/;"	e	enum:__anon523	file:
OPTION_OSC_INFO	sim/m68hc11/dv-m68hc11.c	/^  OPTION_OSC_INFO$/;"	e	enum:__anon523	file:
OPTION_OSC_SET	sim/m68hc11/dv-m68hc11.c	/^  OPTION_OSC_SET = OPTION_START,$/;"	e	enum:__anon523	file:
OPTION_PROFILE_CORE	sim/common/sim-profile.c	/^  OPTION_PROFILE_CORE,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_CPU_FREQUENCY	sim/common/sim-profile.c	/^  OPTION_PROFILE_CPU_FREQUENCY,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_FILE	sim/common/sim-profile.c	/^  OPTION_PROFILE_FILE,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_FUNCTION	sim/common/sim-profile.c	/^  OPTION_PROFILE_FUNCTION$/;"	e	enum:__anon610	file:
OPTION_PROFILE_INSN	sim/common/sim-profile.c	/^  OPTION_PROFILE_INSN = OPTION_START,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_MEMORY	sim/common/sim-profile.c	/^  OPTION_PROFILE_MEMORY,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_MODEL	sim/common/sim-profile.c	/^  OPTION_PROFILE_MODEL,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_PC	sim/common/sim-profile.c	/^  OPTION_PROFILE_PC,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_PC_GRANULARITY	sim/common/sim-profile.c	/^  OPTION_PROFILE_PC_GRANULARITY,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_PC_RANGE	sim/common/sim-profile.c	/^  OPTION_PROFILE_PC_RANGE,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_RANGE	sim/common/sim-profile.c	/^  OPTION_PROFILE_RANGE,$/;"	e	enum:__anon610	file:
OPTION_PROFILE_SCACHE	sim/common/cgen-scache.c	96;"	d	file:
OPTION_SRCDIR	opcodes/i386-gen.c	1510;"	d	file:
OPTION_SRCDIR	opcodes/ia64-gen.c	2767;"	d	file:
OPTION_START	sim/common/sim-options.h	118;"	d
OPTION_SYSROOT	sim/common/sim-options.c	/^  OPTION_SYSROOT$/;"	e	enum:__anon653	file:
OPTION_TARGET	sim/common/sim-options.c	/^  OPTION_TARGET,$/;"	e	enum:__anon653	file:
OPTION_TRACE_ALU	sim/common/sim-trace.c	/^  OPTION_TRACE_ALU,$/;"	e	enum:__anon613	file:
OPTION_TRACE_BRANCH	sim/common/sim-trace.c	/^  OPTION_TRACE_BRANCH,$/;"	e	enum:__anon613	file:
OPTION_TRACE_CORE	sim/common/sim-trace.c	/^  OPTION_TRACE_CORE,$/;"	e	enum:__anon613	file:
OPTION_TRACE_DEBUG	sim/common/sim-trace.c	/^  OPTION_TRACE_DEBUG,$/;"	e	enum:__anon613	file:
OPTION_TRACE_DECODE	sim/common/sim-trace.c	/^  OPTION_TRACE_DECODE,$/;"	e	enum:__anon613	file:
OPTION_TRACE_DISASM	sim/common/sim-trace.c	/^  OPTION_TRACE_DISASM,$/;"	e	enum:__anon613	file:
OPTION_TRACE_EVENTS	sim/common/sim-trace.c	/^  OPTION_TRACE_EVENTS,$/;"	e	enum:__anon613	file:
OPTION_TRACE_EXTRACT	sim/common/sim-trace.c	/^  OPTION_TRACE_EXTRACT,$/;"	e	enum:__anon613	file:
OPTION_TRACE_FILE	sim/common/sim-trace.c	/^  OPTION_TRACE_FILE,$/;"	e	enum:__anon613	file:
OPTION_TRACE_FPU	sim/common/sim-trace.c	/^  OPTION_TRACE_FPU,$/;"	e	enum:__anon613	file:
OPTION_TRACE_FUNCTION	sim/common/sim-trace.c	/^  OPTION_TRACE_FUNCTION,$/;"	e	enum:__anon613	file:
OPTION_TRACE_INSN	sim/common/sim-trace.c	/^  OPTION_TRACE_INSN	= OPTION_START,$/;"	e	enum:__anon613	file:
OPTION_TRACE_LINENUM	sim/common/sim-trace.c	/^  OPTION_TRACE_LINENUM,$/;"	e	enum:__anon613	file:
OPTION_TRACE_MEMORY	sim/common/sim-trace.c	/^  OPTION_TRACE_MEMORY,$/;"	e	enum:__anon613	file:
OPTION_TRACE_MODEL	sim/common/sim-trace.c	/^  OPTION_TRACE_MODEL,$/;"	e	enum:__anon613	file:
OPTION_TRACE_RANGE	sim/common/sim-trace.c	/^  OPTION_TRACE_RANGE,$/;"	e	enum:__anon613	file:
OPTION_TRACE_REGISTER	sim/common/sim-trace.c	/^  OPTION_TRACE_REGISTER$/;"	e	enum:__anon613	file:
OPTION_TRACE_SEMANTICS	sim/common/sim-trace.c	/^  OPTION_TRACE_SEMANTICS,$/;"	e	enum:__anon613	file:
OPTION_TRACE_SYSCALL	sim/common/sim-trace.c	/^  OPTION_TRACE_SYSCALL,$/;"	e	enum:__anon613	file:
OPTION_TRACE_VPU	sim/common/sim-trace.c	/^  OPTION_TRACE_VPU,$/;"	e	enum:__anon613	file:
OPTION_VALID_P	sim/common/sim-options.h	121;"	d
OPTION_VERBOSE	sim/common/sim-options.c	/^  OPTION_VERBOSE,$/;"	e	enum:__anon653	file:
OPTION_VERSION	sim/common/sim-options.c	/^  OPTION_VERSION,$/;"	e	enum:__anon653	file:
OPTION_WATCH_CLOCK	sim/common/sim-watch.c	/^  OPTION_WATCH_CLOCK,$/;"	e	enum:__anon623	file:
OPTION_WATCH_CYCLES	sim/common/sim-watch.c	/^  OPTION_WATCH_CYCLES,$/;"	e	enum:__anon623	file:
OPTION_WATCH_DELETE	sim/common/sim-watch.c	/^  OPTION_WATCH_DELETE                      = OPTION_START,$/;"	e	enum:__anon623	file:
OPTION_WATCH_INFO	sim/common/sim-watch.c	/^  OPTION_WATCH_INFO,$/;"	e	enum:__anon623	file:
OPTION_WATCH_OP	sim/common/sim-watch.c	/^  OPTION_WATCH_OP,$/;"	e	enum:__anon623	file:
OPTION_WATCH_PC	sim/common/sim-watch.c	/^  OPTION_WATCH_PC,$/;"	e	enum:__anon623	file:
OPTO	opcodes/ppc-opc.c	2646;"	d	file:
OPTO_MASK	opcodes/ppc-opc.c	2647;"	d	file:
OPTR	include/coff/sym.h	/^	} OPTR, *pOPTR;$/;"	t	typeref:struct:__anon1572
OPTYPE	include/opcode/tic54x.h	116;"	d
OPT_ACT	sim/rx/main.c	50;"	d	file:
OPT_BITS2_VALUE_SH_LEFT_BIG	include/coff/alpha.h	379;"	d
OPT_BITS2_VALUE_SH_LEFT_BIG	include/coff/mips.h	337;"	d
OPT_BITS2_VALUE_SH_LEFT_LITTLE	include/coff/alpha.h	380;"	d
OPT_BITS2_VALUE_SH_LEFT_LITTLE	include/coff/mips.h	338;"	d
OPT_BITS3_VALUE_SH_LEFT_BIG	include/coff/alpha.h	382;"	d
OPT_BITS3_VALUE_SH_LEFT_BIG	include/coff/mips.h	340;"	d
OPT_BITS3_VALUE_SH_LEFT_LITTLE	include/coff/alpha.h	383;"	d
OPT_BITS3_VALUE_SH_LEFT_LITTLE	include/coff/mips.h	341;"	d
OPT_BITS4_VALUE_SH_LEFT_BIG	include/coff/alpha.h	385;"	d
OPT_BITS4_VALUE_SH_LEFT_BIG	include/coff/mips.h	343;"	d
OPT_BITS4_VALUE_SH_LEFT_LITTLE	include/coff/alpha.h	386;"	d
OPT_BITS4_VALUE_SH_LEFT_LITTLE	include/coff/mips.h	344;"	d
OPT_PORT	sim/cris/rvdummy.c	/^enum opts { OPT_PORT = 1, OPT_TIMEOUT, OPT_VERBOSE };$/;"	e	enum:opts	file:
OPT_SCALE	sim/aarch64/simulator.c	522;"	d	file:
OPT_TIMEOUT	sim/cris/rvdummy.c	/^enum opts { OPT_PORT = 1, OPT_TIMEOUT, OPT_VERBOSE };$/;"	e	enum:opts	file:
OPT_VERBOSE	sim/cris/rvdummy.c	/^enum opts { OPT_PORT = 1, OPT_TIMEOUT, OPT_VERBOSE };$/;"	e	enum:opts	file:
OPVUP	opcodes/ppc-opc.c	2657;"	d	file:
OPVUPRT	opcodes/ppc-opc.c	2663;"	d	file:
OPVUPRT_MASK	opcodes/ppc-opc.c	2666;"	d	file:
OPVUP_MASK	opcodes/ppc-opc.c	2658;"	d	file:
OPW_BYTE	opcodes/epiphany-desc.h	/^  OPW_BYTE, OPW_SHORT, OPW_WORD, OPW_DOUBLE$/;"	e	enum:insn_wordsize
OPW_DOUBLE	opcodes/epiphany-desc.h	/^  OPW_BYTE, OPW_SHORT, OPW_WORD, OPW_DOUBLE$/;"	e	enum:insn_wordsize
OPW_SHORT	opcodes/epiphany-desc.h	/^  OPW_BYTE, OPW_SHORT, OPW_WORD, OPW_DOUBLE$/;"	e	enum:insn_wordsize
OPW_WORD	opcodes/epiphany-desc.h	/^  OPW_BYTE, OPW_SHORT, OPW_WORD, OPW_DOUBLE$/;"	e	enum:insn_wordsize
OPX	opcodes/msp430-decode.c	72;"	d	file:
OPX	opcodes/rl78-decode.c	47;"	d	file:
OP_0	sim/d10v/simops.c	/^OP_0 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_00	opcodes/frv-desc.h	/^  OP_00, OP_01, OP_02, OP_03$/;"	e	enum:insn_op
OP_01	opcodes/frv-desc.h	/^  OP_00, OP_01, OP_02, OP_03$/;"	e	enum:insn_op
OP_02	opcodes/frv-desc.h	/^  OP_00, OP_01, OP_02, OP_03$/;"	e	enum:insn_op
OP_03	opcodes/frv-desc.h	/^  OP_00, OP_01, OP_02, OP_03$/;"	e	enum:insn_op
OP_031	include/opcode/tic54x.h	/^  OP_031, \/* 0-31, numeric *\/$/;"	e	enum:optype
OP_04	opcodes/frv-desc.h	/^ , OP_04, OP_05, OP_06, OP_07$/;"	e	enum:insn_op
OP_05	opcodes/frv-desc.h	/^ , OP_04, OP_05, OP_06, OP_07$/;"	e	enum:insn_op
OP_06	opcodes/frv-desc.h	/^ , OP_04, OP_05, OP_06, OP_07$/;"	e	enum:insn_op
OP_07	opcodes/frv-desc.h	/^ , OP_04, OP_05, OP_06, OP_07$/;"	e	enum:insn_op
OP_08	opcodes/frv-desc.h	/^ , OP_08, OP_09, OP_0A, OP_0B$/;"	e	enum:insn_op
OP_09	opcodes/frv-desc.h	/^ , OP_08, OP_09, OP_0A, OP_0B$/;"	e	enum:insn_op
OP_0A	opcodes/frv-desc.h	/^ , OP_08, OP_09, OP_0A, OP_0B$/;"	e	enum:insn_op
OP_0B	opcodes/frv-desc.h	/^ , OP_08, OP_09, OP_0A, OP_0B$/;"	e	enum:insn_op
OP_0C	opcodes/frv-desc.h	/^ , OP_0C, OP_0D, OP_0E, OP_0F$/;"	e	enum:insn_op
OP_0D	opcodes/frv-desc.h	/^ , OP_0C, OP_0D, OP_0E, OP_0F$/;"	e	enum:insn_op
OP_0E	opcodes/frv-desc.h	/^ , OP_0C, OP_0D, OP_0E, OP_0F$/;"	e	enum:insn_op
OP_0F	opcodes/frv-desc.h	/^ , OP_0C, OP_0D, OP_0E, OP_0F$/;"	e	enum:insn_op
OP_0_20	sim/cr16/simops.c	/^OP_0_20 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_0f07	opcodes/i386-dis.c	/^OP_0f07 (int bytemode, int sizeflag)$/;"	f	file:
OP_1	sim/d10v/simops.c	/^OP_1 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10	opcodes/frv-desc.h	/^ , OP_10, OP_11, OP_12, OP_13$/;"	e	enum:insn_op
OP_100	sim/v850/simops.c	/^OP_100 (void)$/;"	f
OP_1000	sim/d10v/simops.c	/^OP_1000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1000000	sim/d10v/simops.c	/^OP_1000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10007E0	sim/v850/simops.c	/^OP_10007E0 (void)$/;"	f
OP_1001	sim/d10v/simops.c	/^OP_1001 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1003	sim/d10v/simops.c	/^OP_1003 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_102_14	sim/cr16/simops.c	/^OP_102_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_104_14	sim/cr16/simops.c	/^OP_104_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_105_14	sim/cr16/simops.c	/^OP_105_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_106_14	sim/cr16/simops.c	/^OP_106_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10720	sim/v850/simops.c	/^OP_10720 (void)$/;"	f
OP_10760	sim/v850/simops.c	/^OP_10760 (void)$/;"	f
OP_10780	sim/v850/simops.c	/^OP_10780 (void)$/;"	f
OP_107E0	sim/v850/simops.c	/^OP_107E0 (void)$/;"	f
OP_107F0	sim/v850/simops.c	/^OP_107F0 (void)$/;"	f
OP_107_14	sim/cr16/simops.c	/^OP_107_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_108_14	sim/cr16/simops.c	/^OP_108_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_109_14	sim/cr16/simops.c	/^OP_109_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10A_14	sim/cr16/simops.c	/^OP_10A_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10B_14	sim/cr16/simops.c	/^OP_10B_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10C_14	sim/cr16/simops.c	/^OP_10C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10D_14	sim/cr16/simops.c	/^OP_10D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10E_14	sim/cr16/simops.c	/^OP_10E_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10F_14	sim/cr16/simops.c	/^OP_10F_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_10_10	sim/cr16/simops.c	/^OP_10_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11	opcodes/frv-desc.h	/^ , OP_10, OP_11, OP_12, OP_13$/;"	e	enum:insn_op
OP_114_14	sim/cr16/simops.c	/^OP_114_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_115_14	sim/cr16/simops.c	/^OP_115_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_116_14	sim/cr16/simops.c	/^OP_116_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_117_14	sim/cr16/simops.c	/^OP_117_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_118_14	sim/cr16/simops.c	/^OP_118_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_119_14	sim/cr16/simops.c	/^OP_119_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11A_14	sim/cr16/simops.c	/^OP_11A_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11B_14	sim/cr16/simops.c	/^OP_11B_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11C_14	sim/cr16/simops.c	/^OP_11C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11D_14	sim/cr16/simops.c	/^OP_11D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11E_10	sim/cr16/simops.c	/^OP_11E_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11E_14	sim/cr16/simops.c	/^OP_11E_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_11F_14	sim/cr16/simops.c	/^OP_11F_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12	include/opcode/tic54x.h	/^  OP_12, \/* one or two *\/$/;"	e	enum:optype
OP_12	opcodes/frv-desc.h	/^ , OP_10, OP_11, OP_12, OP_13$/;"	e	enum:insn_op
OP_120	sim/v850/simops.c	/^OP_120 (void)$/;"	f
OP_1200	sim/d10v/simops.c	/^OP_1200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12007E0	sim/v850/simops.c	/^OP_12007E0 (void)$/;"	f
OP_1201	sim/d10v/simops.c	/^OP_1201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1203	sim/d10v/simops.c	/^OP_1203 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_120_14	sim/cr16/simops.c	/^OP_120_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_121_14	sim/cr16/simops.c	/^OP_121_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1223	sim/d10v/simops.c	/^OP_1223 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_122_14	sim/cr16/simops.c	/^OP_122_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_123	include/opcode/tic54x.h	/^  OP_123, \/* 1, 2, or 3 *\/$/;"	e	enum:optype
OP_123_14	sim/cr16/simops.c	/^OP_123_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_124_14	sim/cr16/simops.c	/^OP_124_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_125_14	sim/cr16/simops.c	/^OP_125_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_126_14	sim/cr16/simops.c	/^OP_126_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_127_14	sim/cr16/simops.c	/^OP_127_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_128_14	sim/cr16/simops.c	/^OP_128_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_129_14	sim/cr16/simops.c	/^OP_129_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12A_14	sim/cr16/simops.c	/^OP_12A_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12B_14	sim/cr16/simops.c	/^OP_12B_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12C_14	sim/cr16/simops.c	/^OP_12C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12D_14	sim/cr16/simops.c	/^OP_12D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12E_14	sim/cr16/simops.c	/^OP_12E_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_12F_14	sim/cr16/simops.c	/^OP_12F_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13	opcodes/frv-desc.h	/^ , OP_10, OP_11, OP_12, OP_13$/;"	e	enum:insn_op
OP_130780	sim/v850/simops.c	/^OP_130780 (void)$/;"	f
OP_130_14	sim/cr16/simops.c	/^OP_130_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_131_14	sim/cr16/simops.c	/^OP_131_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_132_14	sim/cr16/simops.c	/^OP_132_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_133_14	sim/cr16/simops.c	/^OP_133_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_134_14	sim/cr16/simops.c	/^OP_134_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_135_14	sim/cr16/simops.c	/^OP_135_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_136_14	sim/cr16/simops.c	/^OP_136_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_137_14	sim/cr16/simops.c	/^OP_137_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_138_14	sim/cr16/simops.c	/^OP_138_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_139_14	sim/cr16/simops.c	/^OP_139_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13A_14	sim/cr16/simops.c	/^OP_13A_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13B_14	sim/cr16/simops.c	/^OP_13B_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13C_14	sim/cr16/simops.c	/^OP_13C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13D_14	sim/cr16/simops.c	/^OP_13D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13E_14	sim/cr16/simops.c	/^OP_13E_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13F_14	sim/cr16/simops.c	/^OP_13F_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_13_9	sim/cr16/simops.c	/^OP_13_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14	opcodes/frv-desc.h	/^ , OP_14, OP_15, OP_16, OP_17$/;"	e	enum:insn_op
OP_140	sim/v850/simops.c	/^OP_140 (void)$/;"	f
OP_14002800	sim/d10v/simops.c	/^OP_14002800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1403	sim/d10v/simops.c	/^OP_1403 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_140_14	sim/cr16/simops.c	/^OP_140_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_141_14	sim/cr16/simops.c	/^OP_141_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_142_14	sim/cr16/simops.c	/^OP_142_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_143_14	sim/cr16/simops.c	/^OP_143_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_148_14	sim/cr16/simops.c	/^OP_148_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_149_14	sim/cr16/simops.c	/^OP_149_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14A_14	sim/cr16/simops.c	/^OP_14A_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14B_14	sim/cr16/simops.c	/^OP_14B_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14C_14	sim/cr16/simops.c	/^OP_14C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14D_14	sim/cr16/simops.c	/^OP_14D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14E_14	sim/cr16/simops.c	/^OP_14E_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14F_14	sim/cr16/simops.c	/^OP_14F_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_14_D	sim/cr16/simops.c	/^OP_14_D (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_15	opcodes/frv-desc.h	/^ , OP_14, OP_15, OP_16, OP_17$/;"	e	enum:insn_op
OP_15002A00	sim/d10v/simops.c	/^OP_15002A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_15002A02	sim/d10v/simops.c	/^OP_15002A02 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_15_D	sim/cr16/simops.c	/^OP_15_D (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_16	include/opcode/tic54x.h	/^  OP_16, \/* literal "16" *\/$/;"	e	enum:optype
OP_16	opcodes/frv-desc.h	/^ , OP_14, OP_15, OP_16, OP_17$/;"	e	enum:insn_op
OP_160	sim/v850/simops.c	/^OP_160 (void)$/;"	f
OP_16007E0	sim/v850/simops.c	/^OP_16007E0 (void)$/;"	f
OP_1603	sim/d10v/simops.c	/^OP_1603 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_16087E0	sim/v850/simops.c	/^OP_16087E0 (void)$/;"	f
OP_16_D	sim/cr16/simops.c	/^OP_16_D (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17	opcodes/frv-desc.h	/^ , OP_14, OP_15, OP_16, OP_17$/;"	e	enum:insn_op
OP_17000000	sim/d10v/simops.c	/^OP_17000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17000002	sim/d10v/simops.c	/^OP_17000002 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17000200	sim/d10v/simops.c	/^OP_17000200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17000202	sim/d10v/simops.c	/^OP_17000202 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17001000	sim/d10v/simops.c	/^OP_17001000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17001002	sim/d10v/simops.c	/^OP_17001002 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17001200	sim/d10v/simops.c	/^OP_17001200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17001202	sim/d10v/simops.c	/^OP_17001202 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_17_D	sim/cr16/simops.c	/^OP_17_D (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_18	opcodes/frv-desc.h	/^ , OP_18, OP_19, OP_1A, OP_1B$/;"	e	enum:insn_op
OP_180	sim/v850/simops.c	/^OP_180 (void)$/;"	f
OP_1800	sim/d10v/simops.c	/^OP_1800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_18007E0	sim/v850/simops.c	/^OP_18007E0 (void)$/;"	f
OP_18207E0	sim/v850/simops.c	/^OP_18207E0 (void)$/;"	f
OP_184_14	sim/cr16/simops.c	/^OP_184_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_185_14	sim/cr16/simops.c	/^OP_185_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_188_14	sim/cr16/simops.c	/^OP_188_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_189_14	sim/cr16/simops.c	/^OP_189_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_18C_14	sim/cr16/simops.c	/^OP_18C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_18D_14	sim/cr16/simops.c	/^OP_18D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_18_8	sim/cr16/simops.c	/^OP_18_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_19	opcodes/frv-desc.h	/^ , OP_18, OP_19, OP_1A, OP_1B$/;"	e	enum:insn_op
OP_194_14	sim/cr16/simops.c	/^OP_194_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_195_14	sim/cr16/simops.c	/^OP_195_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_198_14	sim/cr16/simops.c	/^OP_198_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_199_14	sim/cr16/simops.c	/^OP_199_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_19C_14	sim/cr16/simops.c	/^OP_19C_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_19D_14	sim/cr16/simops.c	/^OP_19D_14 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1A	opcodes/frv-desc.h	/^ , OP_18, OP_19, OP_1A, OP_1B$/;"	e	enum:insn_op
OP_1A0	sim/v850/simops.c	/^OP_1A0 (void)$/;"	f
OP_1A00	sim/d10v/simops.c	/^OP_1A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1AA_A	sim/cr16/simops.c	/^OP_1AA_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1AB_A	sim/cr16/simops.c	/^OP_1AB_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1B	opcodes/frv-desc.h	/^ , OP_18, OP_19, OP_1A, OP_1B$/;"	e	enum:insn_op
OP_1B0780	sim/v850/simops.c	/^OP_1B0780 (void)$/;"	f
OP_1C	opcodes/frv-desc.h	/^ , OP_1C, OP_1D, OP_1E, OP_1F$/;"	e	enum:insn_op
OP_1C0	sim/v850/simops.c	/^OP_1C0 (void)$/;"	f
OP_1C00	sim/d10v/simops.c	/^OP_1C00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1C007E0	sim/v850/simops.c	/^OP_1C007E0 (void)$/;"	f
OP_1C207E0	sim/v850/simops.c	/^OP_1C207E0 (void)$/;"	f
OP_1CA_A	sim/cr16/simops.c	/^OP_1CA_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1CB_A	sim/cr16/simops.c	/^OP_1CB_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1D	opcodes/frv-desc.h	/^ , OP_1C, OP_1D, OP_1E, OP_1F$/;"	e	enum:insn_op
OP_1E	opcodes/frv-desc.h	/^ , OP_1C, OP_1D, OP_1E, OP_1F$/;"	e	enum:insn_op
OP_1E0	sim/v850/simops.c	/^OP_1E0 (void)$/;"	f
OP_1E00	sim/d10v/simops.c	/^OP_1E00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1E01	sim/d10v/simops.c	/^OP_1E01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1E02	sim/d10v/simops.c	/^OP_1E02 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1E04	sim/d10v/simops.c	/^OP_1E04 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1E21	sim/d10v/simops.c	/^OP_1E21 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1E41	sim/d10v/simops.c	/^OP_1E41 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1EA_A	sim/cr16/simops.c	/^OP_1EA_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1EB_A	sim/cr16/simops.c	/^OP_1EB_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1F	opcodes/frv-desc.h	/^ , OP_1C, OP_1D, OP_1E, OP_1F$/;"	e	enum:insn_op
OP_1_4	sim/cr16/simops.c	/^OP_1_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_1_8	sim/cr16/simops.c	/^OP_1_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_20	opcodes/frv-desc.h	/^ , OP_20, OP_21, OP_22, OP_23$/;"	e	enum:insn_op
OP_20	sim/v850/simops.c	/^OP_20 (void)$/;"	f
OP_200	sim/d10v/simops.c	/^OP_200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_200	sim/v850/simops.c	/^OP_200 (void)$/;"	f
OP_2000	sim/d10v/simops.c	/^OP_2000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2000000	sim/d10v/simops.c	/^OP_2000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_20000000	sim/d10v/simops.c	/^OP_20000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_20007E0	sim/v850/simops.c	/^OP_20007E0 (void)$/;"	f
OP_2001	sim/d10v/simops.c	/^OP_2001 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_201	sim/d10v/simops.c	/^OP_201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_20B_C	sim/cr16/simops.c	/^OP_20B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_20_8	sim/cr16/simops.c	/^OP_20_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_21	opcodes/frv-desc.h	/^ , OP_20, OP_21, OP_22, OP_23$/;"	e	enum:insn_op
OP_218_A	sim/cr16/simops.c	/^OP_218_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_219_A	sim/cr16/simops.c	/^OP_219_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_21A_A	sim/cr16/simops.c	/^OP_21A_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_21B_A	sim/cr16/simops.c	/^OP_21B_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_21E_10	sim/cr16/simops.c	/^OP_21E_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_21_8	sim/cr16/simops.c	/^OP_21_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_22	opcodes/frv-desc.h	/^ , OP_20, OP_21, OP_22, OP_23$/;"	e	enum:insn_op
OP_220	sim/v850/simops.c	/^OP_220 (void)$/;"	f
OP_2200	sim/d10v/simops.c	/^OP_2200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_22007E0	sim/v850/simops.c	/^OP_22007E0 (void)$/;"	f
OP_2201	sim/d10v/simops.c	/^OP_2201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_22207E0	sim/v850/simops.c	/^OP_22207E0 (void)$/;"	f
OP_22B_C	sim/cr16/simops.c	/^OP_22B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_22_8	sim/cr16/simops.c	/^OP_22_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_23	opcodes/frv-desc.h	/^ , OP_20, OP_21, OP_22, OP_23$/;"	e	enum:insn_op
OP_23000000	sim/d10v/simops.c	/^OP_23000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_23_8	sim/cr16/simops.c	/^OP_23_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24	opcodes/frv-desc.h	/^ , OP_24, OP_25, OP_26, OP_27$/;"	e	enum:insn_op
OP_240	sim/v850/simops.c	/^OP_240 (void)$/;"	f
OP_2400	sim/d10v/simops.c	/^OP_2400 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24000000	sim/d10v/simops.c	/^OP_24000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24007E0	sim/v850/simops.c	/^OP_24007E0 (void)$/;"	f
OP_2401	sim/d10v/simops.c	/^OP_2401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24207E0	sim/v850/simops.c	/^OP_24207E0 (void)$/;"	f
OP_24800000	sim/d10v/simops.c	/^OP_24800000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24B_C	sim/cr16/simops.c	/^OP_24B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_24_8	sim/cr16/simops.c	/^OP_24_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_25	opcodes/frv-desc.h	/^ , OP_24, OP_25, OP_26, OP_27$/;"	e	enum:insn_op
OP_25000000	sim/d10v/simops.c	/^OP_25000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_25800000	sim/d10v/simops.c	/^OP_25800000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_25_7	sim/cr16/simops.c	/^OP_25_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_25_8	sim/cr16/simops.c	/^OP_25_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_26	opcodes/frv-desc.h	/^ , OP_24, OP_25, OP_26, OP_27$/;"	e	enum:insn_op
OP_260	sim/v850/simops.c	/^OP_260 (void)$/;"	f
OP_2600	sim/d10v/simops.c	/^OP_2600 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2601	sim/d10v/simops.c	/^OP_2601 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_26B_C	sim/cr16/simops.c	/^OP_26B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_26_7	sim/cr16/simops.c	/^OP_26_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_26_8	sim/cr16/simops.c	/^OP_26_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_27	opcodes/frv-desc.h	/^ , OP_24, OP_25, OP_26, OP_27$/;"	e	enum:insn_op
OP_27000000	sim/d10v/simops.c	/^OP_27000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_27_7	sim/cr16/simops.c	/^OP_27_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_27_8	sim/cr16/simops.c	/^OP_27_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_28	opcodes/frv-desc.h	/^ , OP_28, OP_29, OP_2A, OP_2B$/;"	e	enum:insn_op
OP_280	sim/v850/simops.c	/^OP_280 (void)$/;"	f
OP_2800	sim/d10v/simops.c	/^OP_2800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_28007E0	sim/v850/simops.c	/^OP_28007E0 (void)$/;"	f
OP_28207E0	sim/v850/simops.c	/^OP_28207E0 (void)$/;"	f
OP_28B_C	sim/cr16/simops.c	/^OP_28B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_28_8	sim/cr16/simops.c	/^OP_28_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_29	opcodes/frv-desc.h	/^ , OP_28, OP_29, OP_2A, OP_2B$/;"	e	enum:insn_op
OP_29_8	sim/cr16/simops.c	/^OP_29_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2A	opcodes/frv-desc.h	/^ , OP_28, OP_29, OP_2A, OP_2B$/;"	e	enum:insn_op
OP_2A0	sim/v850/simops.c	/^OP_2A0 (void)$/;"	f
OP_2A00	sim/d10v/simops.c	/^OP_2A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2AB_C	sim/cr16/simops.c	/^OP_2AB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2A_8	sim/cr16/simops.c	/^OP_2A_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2B	opcodes/frv-desc.h	/^ , OP_28, OP_29, OP_2A, OP_2B$/;"	e	enum:insn_op
OP_2B_8	sim/cr16/simops.c	/^OP_2B_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2C	opcodes/frv-desc.h	/^ , OP_2C, OP_2D, OP_2E, OP_2F$/;"	e	enum:insn_op
OP_2C0	sim/v850/simops.c	/^OP_2C0 (void)$/;"	f
OP_2C00	sim/d10v/simops.c	/^OP_2C00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2C007E0	sim/v850/simops.c	/^OP_2C007E0 (void)$/;"	f
OP_2C00_10	sim/cr16/simops.c	/^OP_2C00_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2C207E0	sim/v850/simops.c	/^OP_2C207E0 (void)$/;"	f
OP_2CB_C	sim/cr16/simops.c	/^OP_2CB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2C_8	sim/cr16/simops.c	/^OP_2C_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2D	opcodes/frv-desc.h	/^ , OP_2C, OP_2D, OP_2E, OP_2F$/;"	e	enum:insn_op
OP_2D_8	sim/cr16/simops.c	/^OP_2D_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2E	opcodes/frv-desc.h	/^ , OP_2C, OP_2D, OP_2E, OP_2F$/;"	e	enum:insn_op
OP_2E0	sim/v850/simops.c	/^OP_2E0 (void)$/;"	f
OP_2E00	sim/d10v/simops.c	/^OP_2E00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2EB_C	sim/cr16/simops.c	/^OP_2EB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2E_8	sim/cr16/simops.c	/^OP_2E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2F	opcodes/frv-desc.h	/^ , OP_2C, OP_2D, OP_2E, OP_2F$/;"	e	enum:insn_op
OP_2F000000	sim/d10v/simops.c	/^OP_2F000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2F_8	sim/cr16/simops.c	/^OP_2F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2_8	sim/cr16/simops.c	/^OP_2_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2_C	sim/cr16/simops.c	/^OP_2_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_2words	sim/avr/interp.c	198;"	d	file:
OP_30	opcodes/frv-desc.h	/^ , OP_30, OP_31, OP_32, OP_33$/;"	e	enum:insn_op
OP_3000	sim/d10v/simops.c	/^OP_3000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3000000	sim/d10v/simops.c	/^OP_3000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_30000000	sim/d10v/simops.c	/^OP_30000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3001	sim/d10v/simops.c	/^OP_3001 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_30780	sim/v850/simops.c	/^OP_30780 (void)$/;"	f
OP_307E0	sim/v850/simops.c	/^OP_307E0 (void)$/;"	f
OP_307F0	sim/v850/simops.c	/^OP_307F0 (void)$/;"	f
OP_30B_C	sim/cr16/simops.c	/^OP_30B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_30_8	sim/cr16/simops.c	/^OP_30_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_31	opcodes/frv-desc.h	/^ , OP_30, OP_31, OP_32, OP_33$/;"	e	enum:insn_op
OP_31000000	sim/d10v/simops.c	/^OP_31000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_318_A	sim/cr16/simops.c	/^OP_318_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_319_A	sim/cr16/simops.c	/^OP_319_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_31A_A	sim/cr16/simops.c	/^OP_31A_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_31B_A	sim/cr16/simops.c	/^OP_31B_A (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_31E_10	sim/cr16/simops.c	/^OP_31E_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_31_8	sim/cr16/simops.c	/^OP_31_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_32	opcodes/frv-desc.h	/^ , OP_30, OP_31, OP_32, OP_33$/;"	e	enum:insn_op
OP_3200	sim/d10v/simops.c	/^OP_3200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3201	sim/d10v/simops.c	/^OP_3201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_32010000	sim/d10v/simops.c	/^OP_32010000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3220	sim/d10v/simops.c	/^OP_3220 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_32B_C	sim/cr16/simops.c	/^OP_32B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_32_8	sim/cr16/simops.c	/^OP_32_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_33	opcodes/frv-desc.h	/^ , OP_30, OP_31, OP_32, OP_33$/;"	e	enum:insn_op
OP_33010000	sim/d10v/simops.c	/^OP_33010000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_33_8	sim/cr16/simops.c	/^OP_33_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_34	opcodes/frv-desc.h	/^ , OP_34, OP_35, OP_36, OP_37$/;"	e	enum:insn_op
OP_3400	sim/d10v/simops.c	/^OP_3400 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_34000000	sim/d10v/simops.c	/^OP_34000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3401	sim/d10v/simops.c	/^OP_3401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_34B_C	sim/cr16/simops.c	/^OP_34B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_34_8	sim/cr16/simops.c	/^OP_34_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_35	opcodes/frv-desc.h	/^ , OP_34, OP_35, OP_36, OP_37$/;"	e	enum:insn_op
OP_35000000	sim/d10v/simops.c	/^OP_35000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_35_8	sim/cr16/simops.c	/^OP_35_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_36	opcodes/frv-desc.h	/^ , OP_34, OP_35, OP_36, OP_37$/;"	e	enum:insn_op
OP_3600	sim/d10v/simops.c	/^OP_3600 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3601	sim/d10v/simops.c	/^OP_3601 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_36010000	sim/d10v/simops.c	/^OP_36010000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3602	sim/d10v/simops.c	/^OP_3602 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3603	sim/d10v/simops.c	/^OP_3603 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_36B_C	sim/cr16/simops.c	/^OP_36B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_36_7	sim/cr16/simops.c	/^OP_36_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_36_8	sim/cr16/simops.c	/^OP_36_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_37	opcodes/frv-desc.h	/^ , OP_34, OP_35, OP_36, OP_37$/;"	e	enum:insn_op
OP_37010000	sim/d10v/simops.c	/^OP_37010000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_37_8	sim/cr16/simops.c	/^OP_37_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_38	opcodes/frv-desc.h	/^ , OP_38, OP_39, OP_3A, OP_3B$/;"	e	enum:insn_op
OP_380	sim/v850/simops.c	/^OP_380 (void)$/;"	f
OP_3800	sim/d10v/simops.c	/^OP_3800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_38000000	sim/d10v/simops.c	/^OP_38000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_38B_C	sim/cr16/simops.c	/^OP_38B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_38_8	sim/cr16/simops.c	/^OP_38_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_39	opcodes/frv-desc.h	/^ , OP_38, OP_39, OP_3A, OP_3B$/;"	e	enum:insn_op
OP_39000000	sim/d10v/simops.c	/^OP_39000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_39_8	sim/cr16/simops.c	/^OP_39_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3A	opcodes/frv-desc.h	/^ , OP_38, OP_39, OP_3A, OP_3B$/;"	e	enum:insn_op
OP_3A00	sim/d10v/simops.c	/^OP_3A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3AB_C	sim/cr16/simops.c	/^OP_3AB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3A_7	sim/cr16/simops.c	/^OP_3A_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3A_8	sim/cr16/simops.c	/^OP_3A_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3B	opcodes/frv-desc.h	/^ , OP_38, OP_39, OP_3A, OP_3B$/;"	e	enum:insn_op
OP_3B_8	sim/cr16/simops.c	/^OP_3B_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3C	opcodes/frv-desc.h	/^ , OP_3C, OP_3D, OP_3E, OP_3F$/;"	e	enum:insn_op
OP_3C00	sim/d10v/simops.c	/^OP_3C00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3C000000	sim/d10v/simops.c	/^OP_3C000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3CB_C	sim/cr16/simops.c	/^OP_3CB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3C_8	sim/cr16/simops.c	/^OP_3C_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3D	opcodes/frv-desc.h	/^ , OP_3C, OP_3D, OP_3E, OP_3F$/;"	e	enum:insn_op
OP_3DNowSuffix	opcodes/i386-dis.c	/^OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_3D_8	sim/cr16/simops.c	/^OP_3D_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3E	opcodes/frv-desc.h	/^ , OP_3C, OP_3D, OP_3E, OP_3F$/;"	e	enum:insn_op
OP_3E00	sim/d10v/simops.c	/^OP_3E00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3E01	sim/d10v/simops.c	/^OP_3E01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3E03	sim/d10v/simops.c	/^OP_3E03 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3EB_C	sim/cr16/simops.c	/^OP_3EB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3E_7	sim/cr16/simops.c	/^OP_3E_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3E_8	sim/cr16/simops.c	/^OP_3E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3F	opcodes/frv-desc.h	/^ , OP_3C, OP_3D, OP_3E, OP_3F$/;"	e	enum:insn_op
OP_3F_8	sim/cr16/simops.c	/^OP_3F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3_10	sim/cr16/simops.c	/^OP_3_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3_8	sim/cr16/simops.c	/^OP_3_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3_9	sim/cr16/simops.c	/^OP_3_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_3_C	sim/cr16/simops.c	/^OP_3_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_40	opcodes/frv-desc.h	/^ , OP_40, OP_41, OP_42, OP_43$/;"	e	enum:insn_op
OP_400	sim/d10v/simops.c	/^OP_400 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4000	sim/d10v/simops.c	/^OP_4000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4000000	sim/d10v/simops.c	/^OP_4000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4001	sim/d10v/simops.c	/^OP_4001 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_401	sim/d10v/simops.c	/^OP_401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_41	opcodes/frv-desc.h	/^ , OP_40, OP_41, OP_42, OP_43$/;"	e	enum:insn_op
OP_41_8	sim/cr16/simops.c	/^OP_41_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_42	opcodes/frv-desc.h	/^ , OP_40, OP_41, OP_42, OP_43$/;"	e	enum:insn_op
OP_4201	sim/d10v/simops.c	/^OP_4201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4209	sim/d10v/simops.c	/^OP_4209 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_42_7	sim/cr16/simops.c	/^OP_42_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_42_8	sim/cr16/simops.c	/^OP_42_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_43	opcodes/frv-desc.h	/^ , OP_40, OP_41, OP_42, OP_43$/;"	e	enum:insn_op
OP_43_8	sim/cr16/simops.c	/^OP_43_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_44	opcodes/frv-desc.h	/^ , OP_44, OP_45, OP_46, OP_47$/;"	e	enum:insn_op
OP_4400	sim/d10v/simops.c	/^OP_4400 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4401	sim/d10v/simops.c	/^OP_4401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_44_8	sim/cr16/simops.c	/^OP_44_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_45	opcodes/frv-desc.h	/^ , OP_44, OP_45, OP_46, OP_47$/;"	e	enum:insn_op
OP_45_7	sim/cr16/simops.c	/^OP_45_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_45_8	sim/cr16/simops.c	/^OP_45_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_46	opcodes/frv-desc.h	/^ , OP_44, OP_45, OP_46, OP_47$/;"	e	enum:insn_op
OP_4600	sim/d10v/simops.c	/^OP_4600 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4603	sim/d10v/simops.c	/^OP_4603 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4605	sim/d10v/simops.c	/^OP_4605 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4607	sim/d10v/simops.c	/^OP_4607 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4609	sim/d10v/simops.c	/^OP_4609 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_460B	sim/d10v/simops.c	/^OP_460B (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4611	sim/d10v/simops.c	/^OP_4611 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4613	sim/d10v/simops.c	/^OP_4613 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_46_7	sim/cr16/simops.c	/^OP_46_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_46_8	sim/cr16/simops.c	/^OP_46_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_47	opcodes/frv-desc.h	/^ , OP_44, OP_45, OP_46, OP_47$/;"	e	enum:insn_op
OP_47C0	sim/v850/simops.c	/^OP_47C0 (void)$/;"	f
OP_47_7	sim/cr16/simops.c	/^OP_47_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_47_8	sim/cr16/simops.c	/^OP_47_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_48	opcodes/frv-desc.h	/^ , OP_48, OP_49, OP_4A, OP_4B$/;"	e	enum:insn_op
OP_480	sim/v850/simops.c	/^OP_480 (void)$/;"	f
OP_4800	sim/d10v/simops.c	/^OP_4800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_48_8	sim/cr16/simops.c	/^OP_48_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_49	opcodes/frv-desc.h	/^ , OP_48, OP_49, OP_4A, OP_4B$/;"	e	enum:insn_op
OP_4900	sim/d10v/simops.c	/^OP_4900 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_49_8	sim/cr16/simops.c	/^OP_49_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4A	opcodes/frv-desc.h	/^ , OP_48, OP_49, OP_4A, OP_4B$/;"	e	enum:insn_op
OP_4A00	sim/d10v/simops.c	/^OP_4A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4B	opcodes/frv-desc.h	/^ , OP_48, OP_49, OP_4A, OP_4B$/;"	e	enum:insn_op
OP_4B00	sim/d10v/simops.c	/^OP_4B00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4C	opcodes/frv-desc.h	/^ , OP_4C, OP_4D, OP_4E, OP_4F$/;"	e	enum:insn_op
OP_4C00	sim/d10v/simops.c	/^OP_4C00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4D	opcodes/frv-desc.h	/^ , OP_4C, OP_4D, OP_4E, OP_4F$/;"	e	enum:insn_op
OP_4D00	sim/d10v/simops.c	/^OP_4D00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E	opcodes/frv-desc.h	/^ , OP_4C, OP_4D, OP_4E, OP_4F$/;"	e	enum:insn_op
OP_4E00	sim/d10v/simops.c	/^OP_4E00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E02	sim/d10v/simops.c	/^OP_4E02 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E04	sim/d10v/simops.c	/^OP_4E04 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E09	sim/d10v/simops.c	/^OP_4E09 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E0F	sim/d10v/simops.c	/^OP_4E0F (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E20	sim/d10v/simops.c	/^OP_4E20 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E22	sim/d10v/simops.c	/^OP_4E22 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E24	sim/d10v/simops.c	/^OP_4E24 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E40	sim/d10v/simops.c	/^OP_4E40 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4E42	sim/d10v/simops.c	/^OP_4E42 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4F	opcodes/frv-desc.h	/^ , OP_4C, OP_4D, OP_4E, OP_4F$/;"	e	enum:insn_op
OP_4_10	sim/cr16/simops.c	/^OP_4_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4_8	sim/cr16/simops.c	/^OP_4_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_4_C	sim/cr16/simops.c	/^OP_4_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_50	opcodes/frv-desc.h	/^ , OP_50, OP_51, OP_52, OP_53$/;"	e	enum:insn_op
OP_5000	sim/d10v/simops.c	/^OP_5000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5000000	sim/d10v/simops.c	/^OP_5000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_501	sim/v850/simops.c	/^OP_501 (void)$/;"	f
OP_50B_C	sim/cr16/simops.c	/^OP_50B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_50_8	sim/cr16/simops.c	/^OP_50_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_51	opcodes/frv-desc.h	/^ , OP_50, OP_51, OP_52, OP_53$/;"	e	enum:insn_op
OP_51_8	sim/cr16/simops.c	/^OP_51_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_52	opcodes/frv-desc.h	/^ , OP_50, OP_51, OP_52, OP_53$/;"	e	enum:insn_op
OP_5200	sim/d10v/simops.c	/^OP_5200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5201	sim/d10v/simops.c	/^OP_5201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5209	sim/d10v/simops.c	/^void OP_5209 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_52B_C	sim/cr16/simops.c	/^OP_52B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_52_8	sim/cr16/simops.c	/^OP_52_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_53	opcodes/frv-desc.h	/^ , OP_50, OP_51, OP_52, OP_53$/;"	e	enum:insn_op
OP_53_8	sim/cr16/simops.c	/^OP_53_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_54	opcodes/frv-desc.h	/^ , OP_54, OP_55, OP_56, OP_57$/;"	e	enum:insn_op
OP_5400	sim/d10v/simops.c	/^OP_5400 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5401	sim/d10v/simops.c	/^OP_5401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_54B_C	sim/cr16/simops.c	/^OP_54B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_54_8	sim/cr16/simops.c	/^OP_54_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_55	opcodes/frv-desc.h	/^ , OP_54, OP_55, OP_56, OP_57$/;"	e	enum:insn_op
OP_55_8	sim/cr16/simops.c	/^OP_55_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_56	opcodes/frv-desc.h	/^ , OP_54, OP_55, OP_56, OP_57$/;"	e	enum:insn_op
OP_5600	sim/d10v/simops.c	/^OP_5600 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5601	sim/d10v/simops.c	/^OP_5601 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5605	sim/d10v/simops.c	/^OP_5605 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5607	sim/d10v/simops.c	/^OP_5607 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_56B_C	sim/cr16/simops.c	/^OP_56B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_56_8	sim/cr16/simops.c	/^OP_56_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_57	opcodes/frv-desc.h	/^ , OP_54, OP_55, OP_56, OP_57$/;"	e	enum:insn_op
OP_57_8	sim/cr16/simops.c	/^OP_57_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_58	opcodes/frv-desc.h	/^ , OP_58, OP_59, OP_5A, OP_5B$/;"	e	enum:insn_op
OP_58B_C	sim/cr16/simops.c	/^OP_58B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_58_8	sim/cr16/simops.c	/^OP_58_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_59	opcodes/frv-desc.h	/^ , OP_58, OP_59, OP_5A, OP_5B$/;"	e	enum:insn_op
OP_59_8	sim/cr16/simops.c	/^OP_59_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5A	opcodes/frv-desc.h	/^ , OP_58, OP_59, OP_5A, OP_5B$/;"	e	enum:insn_op
OP_5AB_C	sim/cr16/simops.c	/^OP_5AB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5A_8	sim/cr16/simops.c	/^OP_5A_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5B	opcodes/frv-desc.h	/^ , OP_58, OP_59, OP_5A, OP_5B$/;"	e	enum:insn_op
OP_5B_8	sim/cr16/simops.c	/^OP_5B_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5C	opcodes/frv-desc.h	/^ , OP_5C, OP_5D, OP_5E, OP_5F$/;"	e	enum:insn_op
OP_5C_8	sim/cr16/simops.c	/^OP_5C_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5D	opcodes/frv-desc.h	/^ , OP_5C, OP_5D, OP_5E, OP_5F$/;"	e	enum:insn_op
OP_5D_8	sim/cr16/simops.c	/^OP_5D_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5E	opcodes/frv-desc.h	/^ , OP_5C, OP_5D, OP_5E, OP_5F$/;"	e	enum:insn_op
OP_5E00	sim/d10v/simops.c	/^OP_5E00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5E_8	sim/cr16/simops.c	/^OP_5E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F	opcodes/frv-desc.h	/^ , OP_5C, OP_5D, OP_5E, OP_5F$/;"	e	enum:insn_op
OP_5F00	sim/d10v/simops.c	/^OP_5F00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F20	sim/d10v/simops.c	/^OP_5F20 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F40	sim/d10v/simops.c	/^OP_5F40 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F60	sim/d10v/simops.c	/^OP_5F60 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F80	sim/d10v/simops.c	/^OP_5F80 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5FC0	sim/d10v/simops.c	/^OP_5FC0 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5FE0	sim/d10v/simops.c	/^OP_5FE0 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5F_8	sim/cr16/simops.c	/^OP_5F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5_10	sim/cr16/simops.c	/^OP_5_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5_8	sim/cr16/simops.c	/^OP_5_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5_9	sim/cr16/simops.c	/^OP_5_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_5_C	sim/cr16/simops.c	/^OP_5_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_60	opcodes/frv-desc.h	/^ , OP_60, OP_61, OP_62, OP_63$/;"	e	enum:insn_op
OP_600	sim/d10v/simops.c	/^OP_600 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_600	sim/v850/simops.c	/^OP_600 (void)$/;"	f
OP_6000	sim/d10v/simops.c	/^OP_6000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6000000	sim/d10v/simops.c	/^OP_6000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6001	sim/d10v/simops.c	/^OP_6001 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_601	sim/d10v/simops.c	/^OP_601 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_60B_C	sim/cr16/simops.c	/^OP_60B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_60_8	sim/cr16/simops.c	/^OP_60_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_61	opcodes/frv-desc.h	/^ , OP_60, OP_61, OP_62, OP_63$/;"	e	enum:insn_op
OP_61_8	sim/cr16/simops.c	/^OP_61_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_62	opcodes/frv-desc.h	/^ , OP_60, OP_61, OP_62, OP_63$/;"	e	enum:insn_op
OP_6200	sim/d10v/simops.c	/^OP_6200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6201	sim/d10v/simops.c	/^OP_6201 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_62_7	sim/cr16/simops.c	/^OP_62_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_62_8	sim/cr16/simops.c	/^OP_62_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_63	opcodes/frv-desc.h	/^ , OP_60, OP_61, OP_62, OP_63$/;"	e	enum:insn_op
OP_63_8	sim/cr16/simops.c	/^OP_63_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_64	opcodes/frv-desc.h	/^ , OP_64, OP_65, OP_66, OP_67$/;"	e	enum:insn_op
OP_640	sim/v850/simops.c	/^OP_640 (void)$/;"	f
OP_6401	sim/d10v/simops.c	/^OP_6401 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_64B_C	sim/cr16/simops.c	/^OP_64B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_64_8	sim/cr16/simops.c	/^OP_64_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_65	opcodes/frv-desc.h	/^ , OP_64, OP_65, OP_66, OP_67$/;"	e	enum:insn_op
OP_65_7	sim/cr16/simops.c	/^OP_65_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_65_8	sim/cr16/simops.c	/^OP_65_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_66	opcodes/frv-desc.h	/^ , OP_64, OP_65, OP_66, OP_67$/;"	e	enum:insn_op
OP_660	sim/v850/simops.c	/^OP_660 (void)$/;"	f
OP_6601	sim/d10v/simops.c	/^OP_6601 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_66B_C	sim/cr16/simops.c	/^OP_66B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_66_7	sim/cr16/simops.c	/^OP_66_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_66_8	sim/cr16/simops.c	/^OP_66_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_67	opcodes/frv-desc.h	/^ , OP_64, OP_65, OP_66, OP_67$/;"	e	enum:insn_op
OP_67_7	sim/cr16/simops.c	/^OP_67_7 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_67_8	sim/cr16/simops.c	/^OP_67_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_68	opcodes/frv-desc.h	/^ , OP_68, OP_69, OP_6A, OP_6B$/;"	e	enum:insn_op
OP_680	sim/v850/simops.c	/^OP_680 (void)$/;"	f
OP_6800	sim/d10v/simops.c	/^OP_6800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6801	sim/d10v/simops.c	/^OP_6801 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_68_8	sim/cr16/simops.c	/^OP_68_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_69	opcodes/frv-desc.h	/^ , OP_68, OP_69, OP_6A, OP_6B$/;"	e	enum:insn_op
OP_69_8	sim/cr16/simops.c	/^OP_69_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6A	opcodes/frv-desc.h	/^ , OP_68, OP_69, OP_6A, OP_6B$/;"	e	enum:insn_op
OP_6A0	sim/v850/simops.c	/^OP_6A0 (void)$/;"	f
OP_6A00	sim/d10v/simops.c	/^OP_6A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6A01	sim/d10v/simops.c	/^OP_6A01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6B	opcodes/frv-desc.h	/^ , OP_68, OP_69, OP_6A, OP_6B$/;"	e	enum:insn_op
OP_6C	opcodes/frv-desc.h	/^ , OP_6C, OP_6D, OP_6E, OP_6F$/;"	e	enum:insn_op
OP_6C0	sim/v850/simops.c	/^OP_6C0 (void)$/;"	f
OP_6C01	sim/d10v/simops.c	/^OP_6C01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6C1F	sim/d10v/simops.c	/^OP_6C1F (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6D	opcodes/frv-desc.h	/^ , OP_6C, OP_6D, OP_6E, OP_6F$/;"	e	enum:insn_op
OP_6E	opcodes/frv-desc.h	/^ , OP_6C, OP_6D, OP_6E, OP_6F$/;"	e	enum:insn_op
OP_6E0	sim/v850/simops.c	/^OP_6E0 (void)$/;"	f
OP_6E01	sim/d10v/simops.c	/^OP_6E01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6E1F	sim/d10v/simops.c	/^OP_6E1F (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6E_8	sim/cr16/simops.c	/^OP_6E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6F	opcodes/frv-desc.h	/^ , OP_6C, OP_6D, OP_6E, OP_6F$/;"	e	enum:insn_op
OP_6F_8	sim/cr16/simops.c	/^OP_6F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6_10	sim/cr16/simops.c	/^OP_6_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6_8	sim/cr16/simops.c	/^OP_6_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_6_C	sim/cr16/simops.c	/^OP_6_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_70	opcodes/frv-desc.h	/^ , OP_70, OP_71, OP_72, OP_73$/;"	e	enum:insn_op
OP_700	sim/v850/simops.c	/^OP_700 (void)$/;"	f
OP_7000	sim/d10v/simops.c	/^OP_7000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7000000	sim/d10v/simops.c	/^OP_7000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_70_8	sim/cr16/simops.c	/^OP_70_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_71	opcodes/frv-desc.h	/^ , OP_70, OP_71, OP_72, OP_73$/;"	e	enum:insn_op
OP_71_8	sim/cr16/simops.c	/^OP_71_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_72	opcodes/frv-desc.h	/^ , OP_70, OP_71, OP_72, OP_73$/;"	e	enum:insn_op
OP_720	sim/v850/simops.c	/^OP_720 (void)$/;"	f
OP_7200	sim/d10v/simops.c	/^OP_7200 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_73	opcodes/frv-desc.h	/^ , OP_70, OP_71, OP_72, OP_73$/;"	e	enum:insn_op
OP_74	opcodes/frv-desc.h	/^ , OP_74, OP_75, OP_76, OP_77$/;"	e	enum:insn_op
OP_740	sim/v850/simops.c	/^OP_740 (void)$/;"	f
OP_75	opcodes/frv-desc.h	/^ , OP_74, OP_75, OP_76, OP_77$/;"	e	enum:insn_op
OP_76	opcodes/frv-desc.h	/^ , OP_74, OP_75, OP_76, OP_77$/;"	e	enum:insn_op
OP_760	sim/v850/simops.c	/^OP_760 (void)$/;"	f
OP_76_8	sim/cr16/simops.c	/^OP_76_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_77	opcodes/frv-desc.h	/^ , OP_74, OP_75, OP_76, OP_77$/;"	e	enum:insn_op
OP_77_8	sim/cr16/simops.c	/^OP_77_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_78	opcodes/frv-desc.h	/^ , OP_78, OP_79, OP_7A, OP_7B$/;"	e	enum:insn_op
OP_7800	sim/d10v/simops.c	/^OP_7800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_78_8	sim/cr16/simops.c	/^OP_78_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_79	opcodes/frv-desc.h	/^ , OP_78, OP_79, OP_7A, OP_7B$/;"	e	enum:insn_op
OP_79_8	sim/cr16/simops.c	/^OP_79_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7A	opcodes/frv-desc.h	/^ , OP_78, OP_79, OP_7A, OP_7B$/;"	e	enum:insn_op
OP_7B	opcodes/frv-desc.h	/^ , OP_78, OP_79, OP_7A, OP_7B$/;"	e	enum:insn_op
OP_7C	opcodes/frv-desc.h	/^ , OP_7C, OP_7D, OP_7E, OP_7F$/;"	e	enum:insn_op
OP_7C0	sim/v850/simops.c	/^OP_7C0 (void)$/;"	f
OP_7D	opcodes/frv-desc.h	/^ , OP_7C, OP_7D, OP_7E, OP_7F$/;"	e	enum:insn_op
OP_7E	opcodes/frv-desc.h	/^ , OP_7C, OP_7D, OP_7E, OP_7F$/;"	e	enum:insn_op
OP_7E0	sim/v850/simops.c	/^OP_7E0 (void)$/;"	f
OP_7E_8	sim/cr16/simops.c	/^OP_7E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7F	opcodes/frv-desc.h	/^ , OP_7C, OP_7D, OP_7E, OP_7F$/;"	e	enum:insn_op
OP_7F_8	sim/cr16/simops.c	/^OP_7F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7_10	sim/cr16/simops.c	/^OP_7_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7_8	sim/cr16/simops.c	/^OP_7_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7_9	sim/cr16/simops.c	/^OP_7_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_7_C	sim/cr16/simops.c	/^OP_7_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_80	sim/v850/simops.c	/^OP_80 (void)$/;"	f
OP_800	sim/d10v/simops.c	/^OP_800 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_8007E0	sim/v850/simops.c	/^OP_8007E0 (void)$/;"	f
OP_801	sim/d10v/simops.c	/^OP_801 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_80_9	sim/cr16/simops.c	/^OP_80_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_80_C	sim/cr16/simops.c	/^OP_80_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_81_8	sim/cr16/simops.c	/^OP_81_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_81_9	sim/cr16/simops.c	/^OP_81_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_81_C	sim/cr16/simops.c	/^OP_81_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_82_8	sim/cr16/simops.c	/^OP_82_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_82_C	sim/cr16/simops.c	/^OP_82_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_83_8	sim/cr16/simops.c	/^OP_83_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_83_C	sim/cr16/simops.c	/^OP_83_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_84_C	sim/cr16/simops.c	/^OP_84_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_85_C	sim/cr16/simops.c	/^OP_85_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_86_C	sim/cr16/simops.c	/^OP_86_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_87C0	sim/v850/simops.c	/^OP_87C0 (void)$/;"	f
OP_87_8	sim/cr16/simops.c	/^OP_87_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_87_C	sim/cr16/simops.c	/^OP_87_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_88_8	sim/cr16/simops.c	/^OP_88_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_88_C	sim/cr16/simops.c	/^OP_88_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_89_8	sim/cr16/simops.c	/^OP_89_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_89_C	sim/cr16/simops.c	/^OP_89_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_8A_C	sim/cr16/simops.c	/^OP_8A_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_8B_C	sim/cr16/simops.c	/^OP_8B_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_8C_C	sim/cr16/simops.c	/^OP_8C_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_8D_C	sim/cr16/simops.c	/^OP_8D_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_9E_8	sim/cr16/simops.c	/^OP_9E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_9F_8	sim/cr16/simops.c	/^OP_9F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_9_4	sim/cr16/simops.c	/^OP_9_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_9_C	sim/cr16/simops.c	/^OP_9_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A	include/opcode/tic54x.h	/^  OP_A, \/* ACC A only *\/$/;"	e	enum:optype
OP_A	opcodes/moxie-dis.c	34;"	d	file:
OP_A0	sim/v850/simops.c	/^OP_A0 (void)$/;"	f
OP_A00	sim/d10v/simops.c	/^OP_A00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A007E0	sim/v850/simops.c	/^OP_A007E0 (void)$/;"	f
OP_A01	sim/d10v/simops.c	/^OP_A01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A0_C	sim/cr16/simops.c	/^OP_A0_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A1_C	sim/cr16/simops.c	/^OP_A1_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A2_C	sim/cr16/simops.c	/^OP_A2_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A3_C	sim/cr16/simops.c	/^OP_A3_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A4_C	sim/cr16/simops.c	/^OP_A4_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A5_C	sim/cr16/simops.c	/^OP_A5_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A6_C	sim/cr16/simops.c	/^OP_A6_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A7_C	sim/cr16/simops.c	/^OP_A7_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A8_C	sim/cr16/simops.c	/^OP_A8_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A9_C	sim/cr16/simops.c	/^OP_A9_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_AA_C	sim/cr16/simops.c	/^OP_AA_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_ABS20	include/opcode/cr16.h	233;"	d
OP_ABS20_OUTPUT	sim/cr16/simops.c	/^  OP_ABS20_OUTPUT,$/;"	e	enum:op_types	file:
OP_ABS24	include/opcode/cr16.h	235;"	d
OP_ABS24_OUTPUT	sim/cr16/simops.c	/^  OP_ABS24_OUTPUT,$/;"	e	enum:op_types	file:
OP_AB_C	sim/cr16/simops.c	/^OP_AB_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_ACCUM	sim/d10v/simops.c	/^  OP_ACCUM,$/;"	e	enum:op_types	file:
OP_ACCUM_OUTPUT	sim/d10v/simops.c	/^  OP_ACCUM_OUTPUT,$/;"	e	enum:op_types	file:
OP_ACCUM_REVERSE	sim/d10v/simops.c	/^  OP_ACCUM_REVERSE,$/;"	e	enum:op_types	file:
OP_AC_C	sim/cr16/simops.c	/^OP_AC_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_ADCL	gdb/i386-tdep.c	/^  OP_ADCL,$/;"	e	enum:__anon1641	file:
OP_ADD	include/elf/dwarf.h	/^    OP_ADD	= 0x07,$/;"	e	enum:dwarf_location_atom
OP_ADD	include/opcode/aarch64.h	/^  OP_ADD,$/;"	e	enum:aarch64_op
OP_ADD	opcodes/lm32-desc.h	/^  OP_ADD = 45, OP_ADDI = 13, OP_AND = 40, OP_ANDI = 8$/;"	e	enum:opcodes
OP_ADDBF	bfd/libhppa.h	/^  OP_ADDBF   = 0x2a,$/;"	e	enum:hppa_opcode_type
OP_ADDBT	bfd/libhppa.h	/^  OP_ADDBT   = 0x28,$/;"	e	enum:hppa_opcode_type
OP_ADDC	sim/testsuite/common/alu-n-tst.h	14;"	d
OP_ADDC	sim/testsuite/common/alu-n-tst.h	243;"	d
OP_ADDC_C	sim/testsuite/common/alu-n-tst.h	15;"	d
OP_ADDC_C	sim/testsuite/common/alu-n-tst.h	244;"	d
OP_ADDI	bfd/libhppa.h	/^  OP_ADDI    = 0x2d,$/;"	e	enum:hppa_opcode_type
OP_ADDI	opcodes/iq2000-desc.h	/^ , OP_ADDI = 8, OP_ADDIU = 9, OP_SLTI = 10, OP_SLTIU = 11$/;"	e	enum:opcodes
OP_ADDI	opcodes/lm32-desc.h	/^  OP_ADD = 45, OP_ADDI = 13, OP_AND = 40, OP_ANDI = 8$/;"	e	enum:opcodes
OP_ADDIBF	bfd/libhppa.h	/^  OP_ADDIBF  = 0x2b,$/;"	e	enum:hppa_opcode_type
OP_ADDIBT	bfd/libhppa.h	/^  OP_ADDIBT  = 0x29,$/;"	e	enum:hppa_opcode_type
OP_ADDIL	bfd/libhppa.h	/^  OP_ADDIL   = 0x0a,$/;"	e	enum:hppa_opcode_type
OP_ADDIT	bfd/libhppa.h	/^  OP_ADDIT   = 0x2c,$/;"	e	enum:hppa_opcode_type
OP_ADDIU	opcodes/iq2000-desc.h	/^ , OP_ADDI = 8, OP_ADDIU = 9, OP_SLTI = 10, OP_SLTIU = 11$/;"	e	enum:opcodes
OP_ADDIUSP_INT	include/opcode/mips.h	/^  OP_ADDIUSP_INT,$/;"	e	enum:mips_operand_type
OP_ADDL	gdb/i386-tdep.c	/^  OP_ADDL,$/;"	e	enum:__anon1641	file:
OP_ADDR	include/elf/dwarf.h	/^    OP_ADDR	= 0x03,$/;"	e	enum:dwarf_location_atom
OP_AD_C	sim/cr16/simops.c	/^OP_AD_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_AE_8	sim/cr16/simops.c	/^OP_AE_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_AE_C	sim/cr16/simops.c	/^OP_AE_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_AF_8	sim/cr16/simops.c	/^OP_AF_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_AF_C	sim/cr16/simops.c	/^OP_AF_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_ALU	bfd/libhppa.h	/^  OP_ALU     = 0x02,$/;"	e	enum:hppa_opcode_type
OP_AND	opcodes/lm32-desc.h	/^  OP_ADD = 45, OP_ADDI = 13, OP_AND = 40, OP_ANDI = 8$/;"	e	enum:opcodes
OP_ANDHI	opcodes/lm32-desc.h	/^ , OP_ANDHI = 24, OP_B = 48, OP_BI = 56, OP_BE = 17$/;"	e	enum:opcodes
OP_ANDI	opcodes/iq2000-desc.h	/^ , OP_ANDI = 12, OP_ORI = 13, OP_XORI = 14, OP_LUI = 15$/;"	e	enum:opcodes
OP_ANDI	opcodes/lm32-desc.h	/^  OP_ADD = 45, OP_ADDI = 13, OP_AND = 40, OP_ANDI = 8$/;"	e	enum:opcodes
OP_ANDL	gdb/i386-tdep.c	/^  OP_ANDL,$/;"	e	enum:__anon1641	file:
OP_ANDOI	opcodes/iq2000-desc.h	/^ , OP_SW = 43, OP_ANDOI = 44, OP_BMB = 45, OP_ORUI = 47$/;"	e	enum:opcodes
OP_ANDOUI	opcodes/iq2000-desc.h	/^ , OP_LDW = 48, OP_SDW = 56, OP_ANDOUI = 63$/;"	e	enum:opcodes
OP_ARP	include/opcode/tic54x.h	/^  OP_ARP, \/* "ARP" *\/$/;"	e	enum:optype
OP_ARX	include/opcode/tic54x.h	/^  OP_ARX, \/* arX in bits 0-3 *\/$/;"	e	enum:optype
OP_ASM	include/opcode/tic54x.h	/^  OP_ASM, \/* "ASM" *\/$/;"	e	enum:optype
OP_ASR_IMM	include/opcode/aarch64.h	/^  OP_ASR_IMM,$/;"	e	enum:aarch64_op
OP_A_10	sim/cr16/simops.c	/^OP_A_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_A_4	sim/cr16/simops.c	/^OP_A_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_B	include/opcode/aarch64.h	/^  OP_B,$/;"	e	enum:aarch64_op
OP_B	include/opcode/tic54x.h	/^  OP_B, \/* ACC B only *\/$/;"	e	enum:optype
OP_B	opcodes/lm32-desc.h	/^ , OP_ANDHI = 24, OP_B = 48, OP_BI = 56, OP_BE = 17$/;"	e	enum:opcodes
OP_B	opcodes/moxie-dis.c	35;"	d	file:
OP_B0780	sim/v850/simops.c	/^OP_B0780 (void)$/;"	f
OP_BASEREG	include/elf/dwarf.h	/^    OP_BASEREG	= 0x02,$/;"	e	enum:dwarf_location_atom
OP_BB	bfd/libhppa.h	/^  OP_BB      = 0x31,$/;"	e	enum:hppa_opcode_type
OP_BBI	opcodes/iq2000-desc.h	/^ , OP_BBI = 28, OP_BBV = 29, OP_BBIN = 30, OP_BBVN = 31$/;"	e	enum:opcodes
OP_BBIN	opcodes/iq2000-desc.h	/^ , OP_BBI = 28, OP_BBV = 29, OP_BBIN = 30, OP_BBVN = 31$/;"	e	enum:opcodes
OP_BBV	opcodes/iq2000-desc.h	/^ , OP_BBI = 28, OP_BBV = 29, OP_BBIN = 30, OP_BBVN = 31$/;"	e	enum:opcodes
OP_BBVN	opcodes/iq2000-desc.h	/^ , OP_BBI = 28, OP_BBV = 29, OP_BBIN = 30, OP_BBVN = 31$/;"	e	enum:opcodes
OP_BE	bfd/libhppa.h	/^  OP_BE      = 0x38,$/;"	e	enum:hppa_opcode_type
OP_BE	opcodes/lm32-desc.h	/^ , OP_ANDHI = 24, OP_B = 48, OP_BI = 56, OP_BE = 17$/;"	e	enum:opcodes
OP_BEGIN	sim/testsuite/common/alu-n-tst.h	13;"	d
OP_BEGIN	sim/testsuite/common/alu-n-tst.h	242;"	d
OP_BEQ	opcodes/iq2000-desc.h	/^ , OP_BEQ = 4, OP_BNE = 5, OP_BLEZ = 6, OP_BGTZ = 7$/;"	e	enum:opcodes
OP_BEQL	opcodes/iq2000-desc.h	/^ , OP_BEQL = 20, OP_BNEL = 21, OP_BLEZL = 22, OP_BGTZL = 23$/;"	e	enum:opcodes
OP_BE_8	sim/cr16/simops.c	/^OP_BE_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_BFC	include/opcode/aarch64.h	/^  OP_BFC,		\/* ARMv8.2.  *\/$/;"	e	enum:aarch64_op
OP_BFI	include/opcode/aarch64.h	/^  OP_BFI,$/;"	e	enum:aarch64_op
OP_BFXIL	include/opcode/aarch64.h	/^  OP_BFXIL,$/;"	e	enum:aarch64_op
OP_BF_8	sim/cr16/simops.c	/^OP_BF_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_BG	opcodes/lm32-desc.h	/^ , OP_BG = 18, OP_BGE = 19, OP_BGEU = 20, OP_BGU = 21$/;"	e	enum:opcodes
OP_BGE	opcodes/lm32-desc.h	/^ , OP_BG = 18, OP_BGE = 19, OP_BGEU = 20, OP_BGU = 21$/;"	e	enum:opcodes
OP_BGEU	opcodes/lm32-desc.h	/^ , OP_BG = 18, OP_BGE = 19, OP_BGEU = 20, OP_BGU = 21$/;"	e	enum:opcodes
OP_BGTZ	opcodes/iq2000-desc.h	/^ , OP_BEQ = 4, OP_BNE = 5, OP_BLEZ = 6, OP_BGTZ = 7$/;"	e	enum:opcodes
OP_BGTZL	opcodes/iq2000-desc.h	/^ , OP_BEQL = 20, OP_BNEL = 21, OP_BLEZL = 22, OP_BGTZL = 23$/;"	e	enum:opcodes
OP_BGU	opcodes/lm32-desc.h	/^ , OP_BG = 18, OP_BGE = 19, OP_BGEU = 20, OP_BGU = 21$/;"	e	enum:opcodes
OP_BI	opcodes/lm32-desc.h	/^ , OP_ANDHI = 24, OP_B = 48, OP_BI = 56, OP_BE = 17$/;"	e	enum:opcodes
OP_BIC	include/opcode/aarch64.h	/^  OP_BIC,$/;"	e	enum:aarch64_op
OP_BIT	sim/v850/sim-main.h	/^  OP_BIT,$/;"	e	enum:op_types
OP_BITC	include/opcode/tic54x.h	/^  OP_BITC, \/* 0 to 16 *\/$/;"	e	enum:optype
OP_BITMASK	opcodes/m68hc11-opc.c	88;"	d	file:
OP_BIT_CHANGE	sim/v850/sim-main.h	/^  OP_BIT_CHANGE,$/;"	e	enum:op_types
OP_BL	bfd/libhppa.h	/^  OP_BL      = 0x3a$/;"	e	enum:hppa_opcode_type
OP_BL	include/opcode/aarch64.h	/^  OP_BL,$/;"	e	enum:aarch64_op
OP_BLE	bfd/libhppa.h	/^  OP_BLE     = 0x39,$/;"	e	enum:hppa_opcode_type
OP_BLEZ	opcodes/iq2000-desc.h	/^ , OP_BEQ = 4, OP_BNE = 5, OP_BLEZ = 6, OP_BGTZ = 7$/;"	e	enum:opcodes
OP_BLEZL	opcodes/iq2000-desc.h	/^ , OP_BEQL = 20, OP_BNEL = 21, OP_BLEZL = 22, OP_BGTZL = 23$/;"	e	enum:opcodes
OP_BMB	opcodes/iq2000-desc.h	/^ , OP_SW = 43, OP_ANDOI = 44, OP_BMB = 45, OP_ORUI = 47$/;"	e	enum:opcodes
OP_BMB0	opcodes/iq2000-desc.h	/^ , OP_BMB0 = 24, OP_BMB1 = 25, OP_BMB2 = 26, OP_BMB3 = 27$/;"	e	enum:opcodes
OP_BMB1	opcodes/iq2000-desc.h	/^ , OP_BMB0 = 24, OP_BMB1 = 25, OP_BMB2 = 26, OP_BMB3 = 27$/;"	e	enum:opcodes
OP_BMB2	opcodes/iq2000-desc.h	/^ , OP_BMB0 = 24, OP_BMB1 = 25, OP_BMB2 = 26, OP_BMB3 = 27$/;"	e	enum:opcodes
OP_BMB3	opcodes/iq2000-desc.h	/^ , OP_BMB0 = 24, OP_BMB1 = 25, OP_BMB2 = 26, OP_BMB3 = 27$/;"	e	enum:opcodes
OP_BNE	opcodes/iq2000-desc.h	/^ , OP_BEQ = 4, OP_BNE = 5, OP_BLEZ = 6, OP_BGTZ = 7$/;"	e	enum:opcodes
OP_BNE	opcodes/lm32-desc.h	/^ , OP_BNE = 23, OP_CALL = 54, OP_CALLI = 62, OP_CMPE = 57$/;"	e	enum:opcodes
OP_BNEL	opcodes/iq2000-desc.h	/^ , OP_BEQL = 20, OP_BNEL = 21, OP_BLEZL = 22, OP_BGTZL = 23$/;"	e	enum:opcodes
OP_BR	bfd/elf64-alpha.c	57;"	d	file:
OP_BRANCH	opcodes/m68hc11-opc.c	89;"	d	file:
OP_BSR	bfd/elf64-alpha.c	58;"	d	file:
OP_BUF_LEN	opcodes/rl78-decode.c	57;"	d	file:
OP_BVB	bfd/libhppa.h	/^  OP_BVB     = 0x30,$/;"	e	enum:hppa_opcode_type
OP_B_10	sim/cr16/simops.c	/^OP_B_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_B_4	sim/cr16/simops.c	/^OP_B_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_B_8	sim/cr16/simops.c	/^OP_B_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C	opcodes/i386-dis.c	/^OP_C (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_C0	sim/v850/simops.c	/^OP_C0 (void)$/;"	f
OP_C00	sim/d10v/simops.c	/^OP_C00 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C007E0	sim/v850/simops.c	/^OP_C007E0 (void)$/;"	f
OP_C01	sim/d10v/simops.c	/^OP_C01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C0_8	sim/cr16/simops.c	/^OP_C0_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C1_8	sim/cr16/simops.c	/^OP_C1_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C2_8	sim/cr16/simops.c	/^OP_C2_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C3X	include/opcode/tic4x.h	285;"	d
OP_C3_8	sim/cr16/simops.c	/^OP_C3_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C4X	include/opcode/tic4x.h	286;"	d
OP_C7C0	sim/v850/simops.c	/^OP_C7C0 (void)$/;"	f
OP_C7_8	sim/cr16/simops.c	/^OP_C7_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C8_8	sim/cr16/simops.c	/^OP_C8_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C9_8	sim/cr16/simops.c	/^OP_C9_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_CALL	opcodes/lm32-desc.h	/^ , OP_BNE = 23, OP_CALL = 54, OP_CALLI = 62, OP_CMPE = 57$/;"	e	enum:opcodes
OP_CALLI	opcodes/lm32-desc.h	/^ , OP_BNE = 23, OP_CALL = 54, OP_CALLI = 62, OP_CMPE = 57$/;"	e	enum:opcodes
OP_CC	include/opcode/tic54x.h	/^  OP_CC, \/* condition code *\/$/;"	e	enum:optype
OP_CC2	include/opcode/tic54x.h	/^  OP_CC2, \/* 4-bit condition code *\/$/;"	e	enum:optype
OP_CC3	include/opcode/tic54x.h	/^  OP_CC3, \/* 2-bit condition code *\/$/;"	e	enum:optype
OP_CCR	sim/h8300/sim-main.h	/^  OP_CCR,		\/* Condition Code Register.  *\/$/;"	e	enum:h8_typecodes
OP_CHECK_PREV	include/opcode/mips.h	/^  OP_CHECK_PREV,$/;"	e	enum:mips_operand_type
OP_CINC	include/opcode/aarch64.h	/^  OP_CINC,$/;"	e	enum:aarch64_op
OP_CINV	include/opcode/aarch64.h	/^  OP_CINV,$/;"	e	enum:aarch64_op
OP_CLO_CLZ_DEST	include/opcode/mips.h	/^  OP_CLO_CLZ_DEST,$/;"	e	enum:mips_operand_type
OP_CMPBDF	bfd/libhppa.h	/^  OP_CMPBDF  = 0x2f,$/;"	e	enum:hppa_opcode_type
OP_CMPBDT	bfd/libhppa.h	/^  OP_CMPBDT  = 0x27,$/;"	e	enum:hppa_opcode_type
OP_CMPE	opcodes/lm32-desc.h	/^ , OP_BNE = 23, OP_CALL = 54, OP_CALLI = 62, OP_CMPE = 57$/;"	e	enum:opcodes
OP_CMPEI	opcodes/lm32-desc.h	/^ , OP_CMPEI = 25, OP_CMPG = 58, OP_CMPGI = 26, OP_CMPGE = 59$/;"	e	enum:opcodes
OP_CMPG	opcodes/lm32-desc.h	/^ , OP_CMPEI = 25, OP_CMPG = 58, OP_CMPGI = 26, OP_CMPGE = 59$/;"	e	enum:opcodes
OP_CMPGE	opcodes/lm32-desc.h	/^ , OP_CMPEI = 25, OP_CMPG = 58, OP_CMPGI = 26, OP_CMPGE = 59$/;"	e	enum:opcodes
OP_CMPGEI	opcodes/lm32-desc.h	/^ , OP_CMPGEI = 27, OP_CMPGEU = 60, OP_CMPGEUI = 28, OP_CMPGU = 61$/;"	e	enum:opcodes
OP_CMPGEU	opcodes/lm32-desc.h	/^ , OP_CMPGEI = 27, OP_CMPGEU = 60, OP_CMPGEUI = 28, OP_CMPGU = 61$/;"	e	enum:opcodes
OP_CMPGEUI	opcodes/lm32-desc.h	/^ , OP_CMPGEI = 27, OP_CMPGEU = 60, OP_CMPGEUI = 28, OP_CMPGU = 61$/;"	e	enum:opcodes
OP_CMPGI	opcodes/lm32-desc.h	/^ , OP_CMPEI = 25, OP_CMPG = 58, OP_CMPGI = 26, OP_CMPGE = 59$/;"	e	enum:opcodes
OP_CMPGU	opcodes/lm32-desc.h	/^ , OP_CMPGEI = 27, OP_CMPGEU = 60, OP_CMPGEUI = 28, OP_CMPGU = 61$/;"	e	enum:opcodes
OP_CMPGUI	opcodes/lm32-desc.h	/^ , OP_CMPGUI = 29, OP_CMPNE = 63, OP_CMPNEI = 31, OP_DIVU = 35$/;"	e	enum:opcodes
OP_CMPIBD	bfd/libhppa.h	/^  OP_CMPIBD  = 0x3b,$/;"	e	enum:hppa_opcode_type
OP_CMPL	gdb/i386-tdep.c	/^  OP_CMPL,$/;"	e	enum:__anon1641	file:
OP_CMPNE	opcodes/lm32-desc.h	/^ , OP_CMPGUI = 29, OP_CMPNE = 63, OP_CMPNEI = 31, OP_DIVU = 35$/;"	e	enum:opcodes
OP_CMPNEI	opcodes/lm32-desc.h	/^ , OP_CMPGUI = 29, OP_CMPNE = 63, OP_CMPNEI = 31, OP_DIVU = 35$/;"	e	enum:opcodes
OP_CNEG	include/opcode/aarch64.h	/^  OP_CNEG,$/;"	e	enum:aarch64_op
OP_COMBF	bfd/libhppa.h	/^  OP_COMBF   = 0x22,$/;"	e	enum:hppa_opcode_type
OP_COMBT	bfd/libhppa.h	/^  OP_COMBT   = 0x20,$/;"	e	enum:hppa_opcode_type
OP_COMIBF	bfd/libhppa.h	/^  OP_COMIBF  = 0x23,$/;"	e	enum:hppa_opcode_type
OP_COMIBT	bfd/libhppa.h	/^  OP_COMIBT  = 0x21,$/;"	e	enum:hppa_opcode_type
OP_COMICLR	bfd/libhppa.h	/^  OP_COMICLR = 0x24,$/;"	e	enum:hppa_opcode_type
OP_COND	sim/cr16/simops.c	/^  OP_COND,$/;"	e	enum:op_types	file:
OP_COND_BR	sim/v850/sim-main.h	/^  OP_COND_BR,$/;"	e	enum:op_types
OP_CONST	include/elf/dwarf.h	/^    OP_CONST	= 0x04,$/;"	e	enum:dwarf_location_atom
OP_CONSTANT16	sim/cr16/simops.c	/^  OP_CONSTANT16,$/;"	e	enum:op_types	file:
OP_CONSTANT16	sim/d10v/simops.c	/^  OP_CONSTANT16,$/;"	e	enum:op_types	file:
OP_CONSTANT20	sim/cr16/simops.c	/^  OP_CONSTANT20,$/;"	e	enum:op_types	file:
OP_CONSTANT3	sim/cr16/simops.c	/^  OP_CONSTANT3,$/;"	e	enum:op_types	file:
OP_CONSTANT3	sim/d10v/simops.c	/^  OP_CONSTANT3,$/;"	e	enum:op_types	file:
OP_CONSTANT32	sim/cr16/simops.c	/^  OP_CONSTANT32,$/;"	e	enum:op_types	file:
OP_CONSTANT4	sim/cr16/simops.c	/^  OP_CONSTANT4,$/;"	e	enum:op_types	file:
OP_CONSTANT4	sim/d10v/simops.c	/^  OP_CONSTANT4,$/;"	e	enum:op_types	file:
OP_CONSTANT4_1	sim/cr16/simops.c	/^  OP_CONSTANT4_1,$/;"	e	enum:op_types	file:
OP_CONSTANT5	sim/cr16/simops.c	/^  OP_CONSTANT5,$/;"	e	enum:op_types	file:
OP_CONSTANT6	sim/cr16/simops.c	/^  OP_CONSTANT6,$/;"	e	enum:op_types	file:
OP_CONSTANT8	sim/d10v/simops.c	/^  OP_CONSTANT8,$/;"	e	enum:op_types	file:
OP_COP0	opcodes/iq2000-desc.h	/^ , OP_COP0 = 16, OP_COP1 = 17, OP_COP2 = 18, OP_COP3 = 19$/;"	e	enum:opcodes
OP_COP1	opcodes/iq2000-desc.h	/^ , OP_COP0 = 16, OP_COP1 = 17, OP_COP2 = 18, OP_COP3 = 19$/;"	e	enum:opcodes
OP_COP2	opcodes/iq2000-desc.h	/^ , OP_COP0 = 16, OP_COP1 = 17, OP_COP2 = 18, OP_COP3 = 19$/;"	e	enum:opcodes
OP_COP3	opcodes/iq2000-desc.h	/^ , OP_COP0 = 16, OP_COP1 = 17, OP_COP2 = 18, OP_COP3 = 19$/;"	e	enum:opcodes
OP_COPR	bfd/libhppa.h	/^  OP_COPR    = 0x0c,$/;"	e	enum:hppa_opcode_type
OP_COPRDW	bfd/libhppa.h	/^  OP_COPRDW  = 0x0b,$/;"	e	enum:hppa_opcode_type
OP_COPRW	bfd/libhppa.h	/^  OP_COPRW   = 0x09,$/;"	e	enum:hppa_opcode_type
OP_CR	sim/d10v/simops.c	/^  OP_CR,$/;"	e	enum:op_types	file:
OP_CR_OUTPUT	sim/d10v/simops.c	/^  OP_CR_OUTPUT,$/;"	e	enum:op_types	file:
OP_CR_REVERSE	sim/d10v/simops.c	/^  OP_CR_REVERSE,$/;"	e	enum:op_types	file:
OP_CSET	include/opcode/aarch64.h	/^  OP_CSET,$/;"	e	enum:aarch64_op
OP_CSETM	include/opcode/aarch64.h	/^  OP_CSETM,$/;"	e	enum:aarch64_op
OP_CST4	include/opcode/crx.h	229;"	d
OP_C_10	sim/cr16/simops.c	/^OP_C_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C_8	sim/cr16/simops.c	/^OP_C_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_C_C	sim/cr16/simops.c	/^OP_C_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D	opcodes/i386-dis.c	/^OP_D (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_D4_9	sim/cr16/simops.c	/^OP_D4_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D6_9	sim/cr16/simops.c	/^OP_D6_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D7_9	sim/cr16/simops.c	/^OP_D7_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_DBEQ_MARKER	opcodes/m68hc11-opc.c	100;"	d	file:
OP_DBNE_MARKER	opcodes/m68hc11-opc.c	101;"	d	file:
OP_DEC	include/opcode/cr16.h	223;"	d
OP_DEFN	gdb/ada-lang.c	13727;"	d	file:
OP_DEFN	gdb/ada-lang.c	13730;"	d	file:
OP_DEFN	gdb/ada-lang.c	13782;"	d	file:
OP_DEFN	gdb/ada-lang.c	13784;"	d	file:
OP_DEFN	gdb/ada-lang.c	13809;"	d	file:
OP_DEFN	gdb/ada-lang.c	13812;"	d	file:
OP_DEREF2	include/elf/dwarf.h	/^    OP_DEREF2	= 0x05,$/;"	e	enum:dwarf_location_atom
OP_DEREF4	include/elf/dwarf.h	/^    OP_DEREF4	= 0x06,$/;"	e	enum:dwarf_location_atom
OP_DE_8	sim/cr16/simops.c	/^OP_DE_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_DF_8	sim/cr16/simops.c	/^OP_DF_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_DIAG	bfd/libhppa.h	/^  OP_DIAG    = 0x05,$/;"	e	enum:hppa_opcode_type
OP_DIR	opcodes/i386-dis.c	/^OP_DIR (int dummy ATTRIBUTE_UNUSED, int sizeflag)$/;"	f	file:
OP_DIRECT	gdb/m68hc11-tdep.c	426;"	d	file:
OP_DIRECT	opcodes/m68hc11-opc.c	87;"	d	file:
OP_DISP	sim/h8300/sim-main.h	/^  OP_DISP,		\/* Register indirect w\/displacement.  *\/$/;"	e	enum:h8_typecodes
OP_DISP17	sim/cr16/simops.c	/^  OP_DISP17,$/;"	e	enum:op_types	file:
OP_DISP25	sim/cr16/simops.c	/^  OP_DISP25,$/;"	e	enum:op_types	file:
OP_DISP5	sim/cr16/simops.c	/^  OP_DISP5,$/;"	e	enum:op_types	file:
OP_DISPE9	sim/cr16/simops.c	/^  OP_DISPE9,$/;"	e	enum:op_types	file:
OP_DISPU4	include/opcode/crx.h	231;"	d
OP_DIVU	opcodes/lm32-desc.h	/^ , OP_CMPGUI = 29, OP_CMPNE = 63, OP_CMPNEI = 31, OP_DIVU = 35$/;"	e	enum:opcodes
OP_DM	opcodes/xgate-opc.c	89;"	d	file:
OP_DP	include/opcode/tic54x.h	/^  OP_DP, \/* "DP" *\/$/;"	e	enum:optype
OP_DREG	sim/d10v/simops.c	/^  OP_DREG,$/;"	e	enum:op_types	file:
OP_DREG_OUTPUT	sim/d10v/simops.c	/^  OP_DREG_OUTPUT,$/;"	e	enum:op_types	file:
OP_DST	include/opcode/tic54x.h	/^  OP_DST, \/* dst accumulator in bit 8 *\/$/;"	e	enum:optype
OP_DSreg	opcodes/i386-dis.c	/^OP_DSreg (int code, int sizeflag)$/;"	f	file:
OP_DYA	opcodes/xgate-opc.c	76;"	d	file:
OP_D_10	sim/cr16/simops.c	/^OP_D_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D_4	sim/cr16/simops.c	/^OP_D_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D_8	sim/cr16/simops.c	/^OP_D_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D_C	sim/cr16/simops.c	/^OP_D_C (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_D_IDX	opcodes/m68hc11-opc.c	85;"	d	file:
OP_D_IDX_2	opcodes/m68hc11-opc.c	86;"	d	file:
OP_E	opcodes/i386-dis.c	/^OP_E (int bytemode, int sizeflag)$/;"	f	file:
OP_E0	sim/v850/simops.c	/^OP_E0 (void)$/;"	f
OP_E007E0	sim/v850/simops.c	/^OP_E007E0 (void)$/;"	f
OP_E01	sim/d10v/simops.c	/^OP_E01 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E207E0	sim/v850/simops.c	/^OP_E207E0 (void)$/;"	f
OP_E407E0	sim/v850/simops.c	/^OP_E407E0 (void)$/;"	f
OP_E4_9	sim/cr16/simops.c	/^OP_E4_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E607E0	sim/v850/simops.c	/^OP_E607E0 (void)$/;"	f
OP_E6_9	sim/cr16/simops.c	/^OP_E6_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E7_9	sim/cr16/simops.c	/^OP_E7_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_EE_8	sim/cr16/simops.c	/^OP_EE_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_EF_8	sim/cr16/simops.c	/^OP_EF_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_EM	opcodes/i386-dis.c	/^OP_EM (int bytemode, int sizeflag)$/;"	f	file:
OP_EMC	opcodes/i386-dis.c	/^OP_EMC (int bytemode, int sizeflag)$/;"	f	file:
OP_ENH	include/opcode/tic4x.h	287;"	d
OP_ENT	opcodes/lm32-opinst.c	35;"	d	file:
OP_ENT	opcodes/lm32-opinst.c	363;"	d	file:
OP_ENT	opcodes/m32r-opinst.c	35;"	d	file:
OP_ENT	opcodes/m32r-opinst.c	592;"	d	file:
OP_ENT	opcodes/or1k-opinst.c	35;"	d	file:
OP_ENT	opcodes/or1k-opinst.c	445;"	d	file:
OP_ENTRY_EXIT_LIST	include/opcode/mips.h	/^  OP_ENTRY_EXIT_LIST,$/;"	e	enum:mips_operand_type
OP_ESC	include/opcode/cr16.h	231;"	d
OP_ESC	include/opcode/crx.h	239;"	d
OP_ESC1	include/opcode/cr16.h	237;"	d
OP_ESreg	opcodes/i386-dis.c	/^OP_ESreg (int code, int sizeflag)$/;"	f	file:
OP_EVEN	include/opcode/cr16.h	225;"	d
OP_EVEN	include/opcode/crx.h	233;"	d
OP_EX	opcodes/i386-dis.c	/^OP_EX (int bytemode, int sizeflag)$/;"	f	file:
OP_EX1	sim/v850/sim-main.h	/^  OP_EX1,$/;"	e	enum:op_types
OP_EX2	sim/v850/sim-main.h	/^  OP_EX2,$/;"	e	enum:op_types
OP_EXG_MARKER	opcodes/m68hc11-opc.c	98;"	d	file:
OP_EXP	include/opcode/msp430.h	32;"	d
OP_EXR	sim/h8300/sim-main.h	/^  OP_EXR,		\/* EXtended control Register.  *\/$/;"	e	enum:h8_typecodes
OP_EX_Vex	opcodes/i386-dis.c	/^OP_EX_Vex (int bytemode, int sizeflag)$/;"	f	file:
OP_EX_VexImmW	opcodes/i386-dis.c	/^OP_EX_VexImmW (int bytemode, int sizeflag)$/;"	f	file:
OP_EX_VexReg	opcodes/i386-dis.c	/^OP_EX_VexReg (int bytemode, int sizeflag, int reg)$/;"	f	file:
OP_EX_VexW	opcodes/i386-dis.c	/^OP_EX_VexW (int bytemode, int sizeflag)$/;"	f	file:
OP_E_10	sim/cr16/simops.c	/^OP_E_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E_4	sim/cr16/simops.c	/^OP_E_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E_8	sim/cr16/simops.c	/^OP_E_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_E_memory	opcodes/i386-dis.c	/^OP_E_memory (int bytemode, int sizeflag)$/;"	f	file:
OP_E_register	opcodes/i386-dis.c	/^OP_E_register (int bytemode, int sizeflag)$/;"	f	file:
OP_F000000	sim/d10v/simops.c	/^OP_F000000 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_F4_9	sim/cr16/simops.c	/^OP_F4_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_F6_9	sim/cr16/simops.c	/^OP_F6_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_F7_9	sim/cr16/simops.c	/^OP_F7_9 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_FCMLA_ELEM	include/opcode/aarch64.h	/^  OP_FCMLA_ELEM,	\/* ARMv8.3, indexed element version.  *\/$/;"	e	enum:aarch64_op
OP_FCVT	include/opcode/aarch64.h	/^  OP_FCVT,$/;"	e	enum:aarch64_op
OP_FCVTL	include/opcode/aarch64.h	/^  OP_FCVTL,$/;"	e	enum:aarch64_op
OP_FCVTL2	include/opcode/aarch64.h	/^  OP_FCVTL2,$/;"	e	enum:aarch64_op
OP_FCVTN	include/opcode/aarch64.h	/^  OP_FCVTN,$/;"	e	enum:aarch64_op
OP_FCVTN2	include/opcode/aarch64.h	/^  OP_FCVTN2,$/;"	e	enum:aarch64_op
OP_FCVTXN_S	include/opcode/aarch64.h	/^  OP_FCVTXN_S,		\/* Scalar version.  *\/$/;"	e	enum:aarch64_op
OP_FE_8	sim/cr16/simops.c	/^OP_FE_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_FF_8	sim/cr16/simops.c	/^OP_FF_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_FLAG	sim/d10v/simops.c	/^  OP_FLAG,$/;"	e	enum:op_types	file:
OP_FLAG_OUTPUT	sim/d10v/simops.c	/^  OP_FLAG_OUTPUT,$/;"	e	enum:op_types	file:
OP_FLDW	bfd/libhppa.h	/^  OP_FLDW    = 0x16,$/;"	e	enum:hppa_opcode_type
OP_FLOAT	bfd/libhppa.h	/^  OP_FLOAT   = 0x0e,$/;"	e	enum:hppa_opcode_type
OP_FMPYADD	bfd/libhppa.h	/^  OP_FMPYADD = 0x06,$/;"	e	enum:hppa_opcode_type
OP_FMPYSUB	bfd/libhppa.h	/^  OP_FMPYSUB = 0x26,$/;"	e	enum:hppa_opcode_type
OP_FPFUSED	bfd/libhppa.h	/^  OP_FPFUSED = 0x2e,$/;"	e	enum:hppa_opcode_type
OP_FSTW	bfd/libhppa.h	/^  OP_FSTW    = 0x1e,$/;"	e	enum:hppa_opcode_type
OP_F_10	sim/cr16/simops.c	/^OP_F_10 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_F_4	sim/cr16/simops.c	/^OP_F_4 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_F_8	sim/cr16/simops.c	/^OP_F_8 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
OP_G	opcodes/i386-dis.c	/^OP_G (int bytemode, int sizeflag)$/;"	f	file:
OP_GNU_push_tls_address	gdb/testsuite/gdb.dwarf2/pr10770.c	181;"	d	file:
OP_HASH_IDX	opcodes/riscv-dis.c	367;"	d	file:
OP_HI_USER	include/elf/dwarf.h	193;"	d
OP_I	opcodes/i386-dis.c	/^OP_I (int bytemode, int sizeflag)$/;"	f	file:
OP_I64	opcodes/i386-dis.c	/^OP_I64 (int bytemode, int sizeflag)$/;"	f	file:
OP_IBEQ_MARKER	opcodes/m68hc11-opc.c	104;"	d	file:
OP_IBNE_MARKER	opcodes/m68hc11-opc.c	105;"	d	file:
OP_IDLE2	include/opcode/tic4x.h	292;"	d
OP_IDO5	opcodes/xgate-opc.c	86;"	d	file:
OP_IDR	opcodes/xgate-opc.c	85;"	d	file:
OP_IDX	opcodes/m68hc11-opc.c	82;"	d	file:
OP_IDX_1	opcodes/m68hc11-opc.c	83;"	d	file:
OP_IDX_2	opcodes/m68hc11-opc.c	84;"	d	file:
OP_IDX_p2	opcodes/m68hc11-opc.c	95;"	d	file:
OP_IMM	sim/h8300/sim-main.h	/^  OP_IMM,		\/* Immediate value.  *\/$/;"	e	enum:h8_typecodes
OP_IMM16	opcodes/m68hc11-opc.c	77;"	d	file:
OP_IMM16	opcodes/xgate-opc.c	80;"	d	file:
OP_IMM16_REG_REG	sim/v850/sim-main.h	/^  OP_IMM16_REG_REG,$/;"	e	enum:op_types
OP_IMM3	opcodes/xgate-opc.c	77;"	d	file:
OP_IMM4	opcodes/xgate-opc.c	78;"	d	file:
OP_IMM8	opcodes/m68hc11-opc.c	76;"	d	file:
OP_IMM8	opcodes/xgate-opc.c	79;"	d	file:
OP_IMM_HIGH	gdb/m68hc11-tdep.c	428;"	d	file:
OP_IMM_INDEX	include/opcode/mips.h	/^  OP_IMM_INDEX,$/;"	e	enum:mips_operand_type
OP_IMM_LOW	gdb/m68hc11-tdep.c	427;"	d	file:
OP_IMM_REG	sim/v850/sim-main.h	/^  OP_IMM_REG,$/;"	e	enum:op_types
OP_IMM_REG_CMP	sim/v850/sim-main.h	/^  OP_IMM_REG_CMP,$/;"	e	enum:op_types
OP_IMM_REG_MOVE	sim/v850/sim-main.h	/^  OP_IMM_REG_MOVE,$/;"	e	enum:op_types
OP_IMM_REG_REG	sim/v850/sim-main.h	/^  OP_IMM_REG_REG,$/;"	e	enum:op_types
OP_IMM_REG_REG_REG	sim/v850/sim-main.h	/^  OP_IMM_REG_REG_REG,$/;"	e	enum:op_types
OP_IMM_TYPE	include/opcode/score-inst.h	200;"	d
OP_IMREG	opcodes/i386-dis.c	/^OP_IMREG (int code, int sizeflag)$/;"	f	file:
OP_IND16	opcodes/m68hc11-opc.c	80;"	d	file:
OP_IND16_p2	opcodes/m68hc11-opc.c	96;"	d	file:
OP_INDEXB	sim/h8300/sim-main.h	/^  OP_INDEXB,		\/* Byte index mode *\/$/;"	e	enum:h8_typecodes
OP_INDEXL	sim/h8300/sim-main.h	/^  OP_INDEXL		\/* Long index mode *\/$/;"	e	enum:h8_typecodes
OP_INDEXW	sim/h8300/sim-main.h	/^  OP_INDEXW,		\/* Word index mode *\/$/;"	e	enum:h8_typecodes
OP_INH	opcodes/xgate-opc.c	74;"	d	file:
OP_INT	include/opcode/mips.h	/^  OP_INT,$/;"	e	enum:mips_operand_type
OP_IX	opcodes/m68hc11-opc.c	78;"	d	file:
OP_IY	opcodes/m68hc11-opc.c	79;"	d	file:
OP_J	opcodes/i386-dis.c	/^OP_J (int bytemode, int sizeflag)$/;"	f	file:
OP_J	opcodes/iq2000-desc.h	/^  OP_SPECIAL = 0, OP_REGIMM = 1, OP_J = 2, OP_JAL = 3$/;"	e	enum:opcodes
OP_JAL	opcodes/iq2000-desc.h	/^  OP_SPECIAL = 0, OP_REGIMM = 1, OP_J = 2, OP_JAL = 3$/;"	e	enum:opcodes
OP_JUMP	sim/v850/sim-main.h	/^  OP_JUMP,$/;"	e	enum:op_types
OP_JUMP_REL	opcodes/m68hc11-opc.c	90;"	d	file:
OP_JUMP_REL16	opcodes/m68hc11-opc.c	91;"	d	file:
OP_KIND	include/opcode/h8300.h	1046;"	d
OP_LB	opcodes/iq2000-desc.h	/^ , OP_LB = 32, OP_LH = 33, OP_LW = 35, OP_LBU = 36$/;"	e	enum:opcodes
OP_LB	opcodes/lm32-desc.h	/^ , OP_LB = 4, OP_LBU = 16, OP_LH = 7, OP_LHU = 11$/;"	e	enum:opcodes
OP_LBU	opcodes/iq2000-desc.h	/^ , OP_LB = 32, OP_LH = 33, OP_LW = 35, OP_LBU = 36$/;"	e	enum:opcodes
OP_LBU	opcodes/lm32-desc.h	/^ , OP_LB = 4, OP_LBU = 16, OP_LH = 7, OP_LHU = 11$/;"	e	enum:opcodes
OP_LDA	bfd/elf64-alpha.c	54;"	d	file:
OP_LDAH	bfd/elf64-alpha.c	55;"	d	file:
OP_LDB	bfd/libhppa.h	/^  OP_LDB     = 0x10,$/;"	e	enum:hppa_opcode_type
OP_LDD	bfd/libhppa.h	/^  OP_LDD     = 0x14,$/;"	e	enum:hppa_opcode_type
OP_LDH	bfd/libhppa.h	/^  OP_LDH     = 0x11,$/;"	e	enum:hppa_opcode_type
OP_LDIL	bfd/libhppa.h	/^  OP_LDIL    = 0x08,$/;"	e	enum:hppa_opcode_type
OP_LDO	bfd/libhppa.h	/^  OP_LDO     = 0x0d,$/;"	e	enum:hppa_opcode_type
OP_LDQ	bfd/elf64-alpha.c	56;"	d	file:
OP_LDRB_POS	include/opcode/aarch64.h	/^  OP_LDRB_POS,$/;"	e	enum:aarch64_op
OP_LDRF_POS	include/opcode/aarch64.h	/^  OP_LDRF_POS,$/;"	e	enum:aarch64_op
OP_LDRH_POS	include/opcode/aarch64.h	/^  OP_LDRH_POS,$/;"	e	enum:aarch64_op
OP_LDRSB_POS	include/opcode/aarch64.h	/^  OP_LDRSB_POS,$/;"	e	enum:aarch64_op
OP_LDRSH_POS	include/opcode/aarch64.h	/^  OP_LDRSH_POS,$/;"	e	enum:aarch64_op
OP_LDRSW_LIT	include/opcode/aarch64.h	/^  OP_LDRSW_LIT,$/;"	e	enum:aarch64_op
OP_LDRSW_POS	include/opcode/aarch64.h	/^  OP_LDRSW_POS,$/;"	e	enum:aarch64_op
OP_LDRV_LIT	include/opcode/aarch64.h	/^  OP_LDRV_LIT,$/;"	e	enum:aarch64_op
OP_LDR_LIT	include/opcode/aarch64.h	/^  OP_LDR_LIT,$/;"	e	enum:aarch64_op
OP_LDR_POS	include/opcode/aarch64.h	/^  OP_LDR_POS,$/;"	e	enum:aarch64_op
OP_LDSR	sim/v850/sim-main.h	/^  OP_LDSR,$/;"	e	enum:op_types
OP_LDUR	include/opcode/aarch64.h	/^  OP_LDUR,$/;"	e	enum:aarch64_op
OP_LDURB	include/opcode/aarch64.h	/^  OP_LDURB,$/;"	e	enum:aarch64_op
OP_LDURH	include/opcode/aarch64.h	/^  OP_LDURH,$/;"	e	enum:aarch64_op
OP_LDURSB	include/opcode/aarch64.h	/^  OP_LDURSB,$/;"	e	enum:aarch64_op
OP_LDURSH	include/opcode/aarch64.h	/^  OP_LDURSH,$/;"	e	enum:aarch64_op
OP_LDURSW	include/opcode/aarch64.h	/^  OP_LDURSW,$/;"	e	enum:aarch64_op
OP_LDURV	include/opcode/aarch64.h	/^  OP_LDURV,$/;"	e	enum:aarch64_op
OP_LDW	bfd/libhppa.h	/^  OP_LDW     = 0x12,$/;"	e	enum:hppa_opcode_type
OP_LDW	opcodes/iq2000-desc.h	/^ , OP_LDW = 48, OP_SDW = 56, OP_ANDOUI = 63$/;"	e	enum:opcodes
OP_LDWL	bfd/libhppa.h	/^  OP_LDWL    = 0x17,$/;"	e	enum:hppa_opcode_type
OP_LDWM	bfd/libhppa.h	/^  OP_LDWM    = 0x13,$/;"	e	enum:hppa_opcode_type
OP_LH	opcodes/iq2000-desc.h	/^ , OP_LB = 32, OP_LH = 33, OP_LW = 35, OP_LBU = 36$/;"	e	enum:opcodes
OP_LH	opcodes/lm32-desc.h	/^ , OP_LB = 4, OP_LBU = 16, OP_LH = 7, OP_LHU = 11$/;"	e	enum:opcodes
OP_LHU	opcodes/iq2000-desc.h	/^ , OP_LHU = 37, OP_RAM = 39, OP_SB = 40, OP_SH = 41$/;"	e	enum:opcodes
OP_LHU	opcodes/lm32-desc.h	/^ , OP_LB = 4, OP_LBU = 16, OP_LH = 7, OP_LHU = 11$/;"	e	enum:opcodes
OP_LI	opcodes/tic80-opc.c	511;"	d	file:
OP_LOAD	opcodes/epiphany-desc.h	/^  OP_LOAD, OP_STORE$/;"	e	enum:insn_memory_access
OP_LOAD16	sim/v850/sim-main.h	/^  OP_LOAD16,$/;"	e	enum:op_types
OP_LOAD32	sim/v850/sim-main.h	/^  OP_LOAD32,$/;"	e	enum:op_types
OP_LOWREG	sim/h8300/sim-main.h	/^  OP_LOWREG,		\/* Special reg syntax for "bra".  *\/$/;"	e	enum:h8_typecodes
OP_LO_USER	include/elf/dwarf.h	192;"	d
OP_LPWR	include/opcode/tic4x.h	290;"	d
OP_LSL_IMM	include/opcode/aarch64.h	/^  OP_LSL_IMM,$/;"	e	enum:aarch64_op
OP_LSR_IMM	include/opcode/aarch64.h	/^  OP_LSR_IMM,$/;"	e	enum:aarch64_op
OP_LUI	opcodes/iq2000-desc.h	/^ , OP_ANDI = 12, OP_ORI = 13, OP_XORI = 14, OP_LUI = 15$/;"	e	enum:opcodes
OP_LW	opcodes/iq2000-desc.h	/^ , OP_LB = 32, OP_LH = 33, OP_LW = 35, OP_LBU = 36$/;"	e	enum:opcodes
OP_LW	opcodes/lm32-desc.h	/^ , OP_LW = 10, OP_MODU = 49, OP_MUL = 34, OP_MULI = 2$/;"	e	enum:opcodes
OP_LWM_SWM_LIST	include/opcode/mips.h	/^  OP_LWM_SWM_LIST,$/;"	e	enum:mips_operand_type
OP_LWPCB_E	opcodes/i386-dis.c	/^OP_LWPCB_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_LWP_E	opcodes/i386-dis.c	/^OP_LWP_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_Lmem	include/opcode/tic54x.h	/^  OP_Lmem, \/* 32-bit single-addressed (direct\/indirect) *\/$/;"	e	enum:optype
OP_M	opcodes/i386-dis.c	/^OP_M (int bytemode, int sizeflag)$/;"	f	file:
OP_MACH	sim/h8300/sim-main.h	/^  OP_MACH,		\/* Multiply Accumulator - high.  *\/$/;"	e	enum:h8_typecodes
OP_MACL	sim/h8300/sim-main.h	/^  OP_MACL,		\/* Multiply Accumulator - low.   *\/$/;"	e	enum:h8_typecodes
OP_MAPPED_INT	include/opcode/mips.h	/^  OP_MAPPED_INT,$/;"	e	enum:mips_operand_type
OP_MASK	opcodes/alpha-opc.c	336;"	d	file:
OP_MASK	opcodes/ppc-opc.c	2641;"	d	file:
OP_MASK	opcodes/v850-opc.c	29;"	d	file:
OP_MASK_3BITPOS	include/opcode/mips.h	195;"	d
OP_MASK_ALN	include/opcode/mips.h	147;"	d
OP_MASK_AQ	include/opcode/riscv.h	221;"	d
OP_MASK_BBITIND	include/opcode/mips.h	239;"	d
OP_MASK_BC	include/opcode/pru.h	284;"	d
OP_MASK_BCC	include/opcode/mips.h	74;"	d
OP_MASK_BCMP	include/opcode/pru.h	285;"	d
OP_MASK_BP	include/opcode/mips.h	182;"	d
OP_MASK_BROFF	include/opcode/pru.h	362;"	d
OP_MASK_BROFF70	include/opcode/pru.h	270;"	d
OP_MASK_BROFF98	include/opcode/pru.h	268;"	d
OP_MASK_BS	include/opcode/pru.h	282;"	d
OP_MASK_BURSTLEN0	include/opcode/pru.h	297;"	d
OP_MASK_BURSTLEN31	include/opcode/pru.h	293;"	d
OP_MASK_BURSTLEN64	include/opcode/pru.h	291;"	d
OP_MASK_CACHE	include/opcode/mips.h	84;"	d
OP_MASK_CB	include/opcode/pru.h	295;"	d
OP_MASK_CC	include/opcode/mips.h	118;"	d
OP_MASK_CCC	include/opcode/mips.h	92;"	d
OP_MASK_CFUNCT3	include/opcode/riscv.h	252;"	d
OP_MASK_CFUNCT4	include/opcode/riscv.h	250;"	d
OP_MASK_CINSLM1	include/opcode/mips.h	243;"	d
OP_MASK_CINSPOS	include/opcode/mips.h	241;"	d
OP_MASK_CMP	include/opcode/pru.h	277;"	d
OP_MASK_CODE	include/opcode/mips.h	76;"	d
OP_MASK_CODE10	include/opcode/mips.h	218;"	d
OP_MASK_CODE19	include/opcode/mips.h	145;"	d
OP_MASK_CODE2	include/opcode/mips.h	78;"	d
OP_MASK_CODE20	include/opcode/mips.h	94;"	d
OP_MASK_COP1CMP	include/opcode/mips.h	124;"	d
OP_MASK_COP1NORM	include/opcode/mips.h	120;"	d
OP_MASK_COP1SCLR	include/opcode/mips.h	123;"	d
OP_MASK_COP1SPEC	include/opcode/mips.h	122;"	d
OP_MASK_COPZ	include/opcode/mips.h	106;"	d
OP_MASK_CRS1S	include/opcode/riscv.h	245;"	d
OP_MASK_CRS2	include/opcode/riscv.h	243;"	d
OP_MASK_CRS2S	include/opcode/riscv.h	247;"	d
OP_MASK_CSR	include/opcode/riscv.h	228;"	d
OP_MASK_CUSTOM_IMM	include/opcode/riscv.h	226;"	d
OP_MASK_DELTA	include/opcode/mips.h	110;"	d
OP_MASK_DSPACC	include/opcode/mips.h	162;"	d
OP_MASK_DSPACC_S	include/opcode/mips.h	164;"	d
OP_MASK_DSPSFT	include/opcode/mips.h	166;"	d
OP_MASK_DSPSFT_7	include/opcode/mips.h	168;"	d
OP_MASK_EQ	include/opcode/pru.h	274;"	d
OP_MASK_EVAOFFSET	include/opcode/mips.h	335;"	d
OP_MASK_EXTLSB	include/opcode/mips.h	98;"	d
OP_MASK_EXTMSBD	include/opcode/mips.h	157;"	d
OP_MASK_FD	include/opcode/mips.h	102;"	d
OP_MASK_FMT	include/opcode/mips.h	72;"	d
OP_MASK_FMT1_OP	include/opcode/pru.h	155;"	d
OP_MASK_FMT2_OP	include/opcode/pru.h	159;"	d
OP_MASK_FMT4_OP	include/opcode/pru.h	163;"	d
OP_MASK_FMT5_OP	include/opcode/pru.h	167;"	d
OP_MASK_FMT6AB_OP	include/opcode/pru.h	171;"	d
OP_MASK_FMT6CD_OP	include/opcode/pru.h	175;"	d
OP_MASK_FORMAT	include/opcode/mips.h	127;"	d
OP_MASK_FR	include/opcode/mips.h	70;"	d
OP_MASK_FS	include/opcode/mips.h	88;"	d
OP_MASK_FT	include/opcode/mips.h	82;"	d
OP_MASK_FUNCT	include/opcode/mips.h	112;"	d
OP_MASK_FUNCT2	include/opcode/riscv.h	235;"	d
OP_MASK_FUNCT3	include/opcode/riscv.h	231;"	d
OP_MASK_FUNCT7	include/opcode/riscv.h	233;"	d
OP_MASK_FZ	include/opcode/mips.h	257;"	d
OP_MASK_GE	include/opcode/mips.h	131;"	d
OP_MASK_GT	include/opcode/pru.h	272;"	d
OP_MASK_HINT	include/opcode/mips.h	135;"	d
OP_MASK_IMM10	include/opcode/mips.h	176;"	d
OP_MASK_IMM16	include/opcode/pru.h	200;"	d
OP_MASK_IMM8	include/opcode/mips.h	174;"	d
OP_MASK_IMM8	include/opcode/pru.h	198;"	d
OP_MASK_IMMA	include/opcode/mips.h	296;"	d
OP_MASK_IMMB	include/opcode/mips.h	298;"	d
OP_MASK_IMMC	include/opcode/mips.h	300;"	d
OP_MASK_IMMEDIATE	include/opcode/mips.h	108;"	d
OP_MASK_IMMF	include/opcode/mips.h	302;"	d
OP_MASK_IMMG	include/opcode/mips.h	304;"	d
OP_MASK_IMMH	include/opcode/mips.h	306;"	d
OP_MASK_IMMI	include/opcode/mips.h	308;"	d
OP_MASK_IMMJ	include/opcode/mips.h	310;"	d
OP_MASK_IMML	include/opcode/mips.h	312;"	d
OP_MASK_IMMM	include/opcode/mips.h	314;"	d
OP_MASK_IMMN	include/opcode/mips.h	316;"	d
OP_MASK_IMMO	include/opcode/mips.h	318;"	d
OP_MASK_IMMP	include/opcode/mips.h	320;"	d
OP_MASK_IMMQ	include/opcode/mips.h	322;"	d
OP_MASK_IMMU	include/opcode/mips.h	324;"	d
OP_MASK_IMMW	include/opcode/mips.h	326;"	d
OP_MASK_IMMX	include/opcode/mips.h	328;"	d
OP_MASK_IMMY	include/opcode/mips.h	330;"	d
OP_MASK_INSMSB	include/opcode/mips.h	155;"	d
OP_MASK_IO	include/opcode/pru.h	183;"	d
OP_MASK_LOADSTORE	include/opcode/pru.h	289;"	d
OP_MASK_LOOP_INTERRUPTIBLE	include/opcode/pru.h	262;"	d
OP_MASK_LOOP_JMPOFFS	include/opcode/pru.h	264;"	d
OP_MASK_LOOP_OP	include/opcode/pru.h	392;"	d
OP_MASK_LT	include/opcode/pru.h	276;"	d
OP_MASK_MB	include/opcode/mips.h	270;"	d
OP_MASK_MC	include/opcode/mips.h	272;"	d
OP_MASK_MD	include/opcode/mips.h	274;"	d
OP_MASK_ME	include/opcode/mips.h	276;"	d
OP_MASK_MF	include/opcode/mips.h	278;"	d
OP_MASK_MG	include/opcode/mips.h	280;"	d
OP_MASK_MH	include/opcode/mips.h	282;"	d
OP_MASK_MJ	include/opcode/mips.h	284;"	d
OP_MASK_ML	include/opcode/mips.h	286;"	d
OP_MASK_MM	include/opcode/mips.h	288;"	d
OP_MASK_MMI	include/opcode/mips.h	137;"	d
OP_MASK_MMISUB	include/opcode/mips.h	139;"	d
OP_MASK_MN	include/opcode/mips.h	290;"	d
OP_MASK_MP	include/opcode/mips.h	292;"	d
OP_MASK_MQ	include/opcode/mips.h	294;"	d
OP_MASK_MTACC_D	include/opcode/mips.h	192;"	d
OP_MASK_MTACC_T	include/opcode/mips.h	190;"	d
OP_MASK_MT_H	include/opcode/mips.h	188;"	d
OP_MASK_MT_U	include/opcode/mips.h	186;"	d
OP_MASK_OFFSET10	include/opcode/mips.h	266;"	d
OP_MASK_OFFSET12	include/opcode/mips.h	197;"	d
OP_MASK_OFFSET_A	include/opcode/mips.h	249;"	d
OP_MASK_OFFSET_B	include/opcode/mips.h	251;"	d
OP_MASK_OFFSET_C	include/opcode/mips.h	253;"	d
OP_MASK_OP	include/opcode/mips.h	66;"	d
OP_MASK_OP	include/opcode/riscv.h	201;"	d
OP_MASK_OP2	include/opcode/riscv.h	240;"	d
OP_MASK_PERFREG	include/opcode/mips.h	140;"	d
OP_MASK_PRED	include/opcode/riscv.h	217;"	d
OP_MASK_PREFX	include/opcode/mips.h	90;"	d
OP_MASK_RD	include/opcode/mips.h	86;"	d
OP_MASK_RD	include/opcode/pru.h	196;"	d
OP_MASK_RD	include/opcode/riscv.h	209;"	d
OP_MASK_RDB	include/opcode/pru.h	299;"	d
OP_MASK_RDDSP	include/opcode/mips.h	180;"	d
OP_MASK_RDSEL	include/opcode/pru.h	194;"	d
OP_MASK_RL	include/opcode/riscv.h	223;"	d
OP_MASK_RM	include/opcode/riscv.h	215;"	d
OP_MASK_RS	include/opcode/mips.h	68;"	d
OP_MASK_RS1	include/opcode/pru.h	192;"	d
OP_MASK_RS1	include/opcode/riscv.h	205;"	d
OP_MASK_RS1SEL	include/opcode/pru.h	190;"	d
OP_MASK_RS2	include/opcode/pru.h	188;"	d
OP_MASK_RS2	include/opcode/riscv.h	203;"	d
OP_MASK_RS2SEL	include/opcode/pru.h	186;"	d
OP_MASK_RS3	include/opcode/mips.h	268;"	d
OP_MASK_RS3	include/opcode/riscv.h	207;"	d
OP_MASK_RT	include/opcode/mips.h	80;"	d
OP_MASK_RZ	include/opcode/mips.h	255;"	d
OP_MASK_SA3	include/opcode/mips.h	170;"	d
OP_MASK_SA4	include/opcode/mips.h	172;"	d
OP_MASK_SEL	include/opcode/mips.h	143;"	d
OP_MASK_SEQI	include/opcode/mips.h	245;"	d
OP_MASK_SHAMT	include/opcode/mips.h	96;"	d
OP_MASK_SHAMT	include/opcode/riscv.h	211;"	d
OP_MASK_SHAMTW	include/opcode/riscv.h	213;"	d
OP_MASK_SPEC	include/opcode/mips.h	114;"	d
OP_MASK_STYPE	include/opcode/mips.h	100;"	d
OP_MASK_SUBOP	include/opcode/pru.h	180;"	d
OP_MASK_SUBOP_XFR	include/opcode/pru.h	248;"	d
OP_MASK_SUCC	include/opcode/riscv.h	219;"	d
OP_MASK_TARGET	include/opcode/mips.h	104;"	d
OP_MASK_TRAP	include/opcode/mips.h	264;"	d
OP_MASK_TRUE	include/opcode/mips.h	129;"	d
OP_MASK_UDI1	include/opcode/mips.h	229;"	d
OP_MASK_UDI2	include/opcode/mips.h	231;"	d
OP_MASK_UDI3	include/opcode/mips.h	233;"	d
OP_MASK_UDI4	include/opcode/mips.h	235;"	d
OP_MASK_UNSIGNED	include/opcode/mips.h	133;"	d
OP_MASK_VECALIGN	include/opcode/mips.h	153;"	d
OP_MASK_VECBYTE	include/opcode/mips.h	150;"	d
OP_MASK_VSEL	include/opcode/mips.h	149;"	d
OP_MASK_WAKEONSTATUS	include/opcode/pru.h	244;"	d
OP_MASK_WRDSP	include/opcode/mips.h	178;"	d
OP_MASK_XFR_LENGTH	include/opcode/pru.h	254;"	d
OP_MASK_XFR_OP	include/opcode/pru.h	389;"	d
OP_MASK_XFR_S	include/opcode/pru.h	252;"	d
OP_MASK_XFR_WBA	include/opcode/pru.h	250;"	d
OP_MATCH_ADC	include/opcode/pru.h	309;"	d
OP_MATCH_ADD	include/opcode/pru.h	308;"	d
OP_MATCH_AND	include/opcode/pru.h	316;"	d
OP_MATCH_CLR	include/opcode/pru.h	322;"	d
OP_MATCH_FMT1_OP	include/opcode/pru.h	156;"	d
OP_MATCH_FMT2_OP	include/opcode/pru.h	160;"	d
OP_MATCH_FMT4_OP	include/opcode/pru.h	164;"	d
OP_MATCH_FMT5_OP	include/opcode/pru.h	168;"	d
OP_MATCH_FMT6AB_OP	include/opcode/pru.h	172;"	d
OP_MATCH_FMT6CD_OP	include/opcode/pru.h	176;"	d
OP_MATCH_HALT	include/opcode/pru.h	330;"	d
OP_MATCH_ILOOP	include/opcode/pru.h	341;"	d
OP_MATCH_JAL	include/opcode/pru.h	326;"	d
OP_MATCH_JMP	include/opcode/pru.h	325;"	d
OP_MATCH_LBBO	include/opcode/pru.h	356;"	d
OP_MATCH_LBCO	include/opcode/pru.h	358;"	d
OP_MATCH_LDI	include/opcode/pru.h	327;"	d
OP_MATCH_LMBD	include/opcode/pru.h	328;"	d
OP_MATCH_LOOP	include/opcode/pru.h	340;"	d
OP_MATCH_LSL	include/opcode/pru.h	312;"	d
OP_MATCH_LSR	include/opcode/pru.h	313;"	d
OP_MATCH_MAX	include/opcode/pru.h	321;"	d
OP_MATCH_MIN	include/opcode/pru.h	320;"	d
OP_MATCH_NOT	include/opcode/pru.h	319;"	d
OP_MATCH_OR	include/opcode/pru.h	317;"	d
OP_MATCH_QBA	include/opcode/pru.h	350;"	d
OP_MATCH_QBBC	include/opcode/pru.h	354;"	d
OP_MATCH_QBBS	include/opcode/pru.h	353;"	d
OP_MATCH_QBEQ	include/opcode/pru.h	348;"	d
OP_MATCH_QBGE	include/opcode/pru.h	345;"	d
OP_MATCH_QBGT	include/opcode/pru.h	344;"	d
OP_MATCH_QBLE	include/opcode/pru.h	347;"	d
OP_MATCH_QBLT	include/opcode/pru.h	346;"	d
OP_MATCH_QBNE	include/opcode/pru.h	349;"	d
OP_MATCH_RSB	include/opcode/pru.h	314;"	d
OP_MATCH_RSC	include/opcode/pru.h	315;"	d
OP_MATCH_SBBO	include/opcode/pru.h	357;"	d
OP_MATCH_SBCO	include/opcode/pru.h	359;"	d
OP_MATCH_SCAN	include/opcode/pru.h	329;"	d
OP_MATCH_SET	include/opcode/pru.h	323;"	d
OP_MATCH_SLP	include/opcode/pru.h	331;"	d
OP_MATCH_SUB	include/opcode/pru.h	310;"	d
OP_MATCH_SUC	include/opcode/pru.h	311;"	d
OP_MATCH_SXCHG	include/opcode/pru.h	339;"	d
OP_MATCH_SXFR	include/opcode/pru.h	333;"	d
OP_MATCH_SXIN	include/opcode/pru.h	337;"	d
OP_MATCH_SXOUT	include/opcode/pru.h	338;"	d
OP_MATCH_XCHG	include/opcode/pru.h	336;"	d
OP_MATCH_XFR	include/opcode/pru.h	332;"	d
OP_MATCH_XIN	include/opcode/pru.h	334;"	d
OP_MATCH_XOR	include/opcode/pru.h	318;"	d
OP_MATCH_XOUT	include/opcode/pru.h	335;"	d
OP_MDMX_IMM_REG	include/opcode/mips.h	/^  OP_MDMX_IMM_REG,$/;"	e	enum:mips_operand_type
OP_MEM	sim/h8300/sim-main.h	/^  OP_MEM,		\/* Absolute memory address.  *\/$/;"	e	enum:h8_typecodes
OP_MEMMNG	bfd/libhppa.h	/^  OP_MEMMNG  = 0x01,$/;"	e	enum:hppa_opcode_type
OP_MEMREF	sim/cr16/simops.c	/^  OP_MEMREF,$/;"	e	enum:op_types	file:
OP_MEMREF	sim/d10v/simops.c	/^  OP_MEMREF,$/;"	e	enum:op_types	file:
OP_MEMREF2	sim/cr16/simops.c	/^  OP_MEMREF2,$/;"	e	enum:op_types	file:
OP_MEMREF2	sim/d10v/simops.c	/^  OP_MEMREF2,$/;"	e	enum:op_types	file:
OP_MEMREF3	sim/cr16/simops.c	/^  OP_MEMREF3,$/;"	e	enum:op_types	file:
OP_MEMREF3	sim/d10v/simops.c	/^  OP_MEMREF3,$/;"	e	enum:op_types	file:
OP_MMR	include/opcode/tic54x.h	/^  OP_MMR,$/;"	e	enum:optype
OP_MMRX	include/opcode/tic54x.h	/^  OP_MMRX,$/;"	e	enum:optype
OP_MMRY	include/opcode/tic54x.h	/^  OP_MMRY,$/;"	e	enum:optype
OP_MMX	opcodes/i386-dis.c	/^OP_MMX (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_MODU	opcodes/lm32-desc.h	/^ , OP_LW = 10, OP_MODU = 49, OP_MUL = 34, OP_MULI = 2$/;"	e	enum:opcodes
OP_MON	opcodes/xgate-opc.c	81;"	d	file:
OP_MON_C_R	opcodes/xgate-opc.c	83;"	d	file:
OP_MON_R_C	opcodes/xgate-opc.c	82;"	d	file:
OP_MON_R_P	opcodes/xgate-opc.c	84;"	d	file:
OP_MOVB	bfd/libhppa.h	/^  OP_MOVB    = 0x32,$/;"	e	enum:hppa_opcode_type
OP_MOVIB	bfd/libhppa.h	/^  OP_MOVIB   = 0x33,$/;"	e	enum:hppa_opcode_type
OP_MOVK	include/opcode/aarch64.h	/^  OP_MOVK,$/;"	e	enum:aarch64_op
OP_MOVM_P_P_P	include/opcode/aarch64.h	/^  OP_MOVM_P_P_P,$/;"	e	enum:aarch64_op
OP_MOVN	include/opcode/aarch64.h	/^  OP_MOVN,$/;"	e	enum:aarch64_op
OP_MOVS_P_P	include/opcode/aarch64.h	/^  OP_MOVS_P_P,$/;"	e	enum:aarch64_op
OP_MOVZ	include/opcode/aarch64.h	/^  OP_MOVZ,$/;"	e	enum:aarch64_op
OP_MOVZS_P_P_P	include/opcode/aarch64.h	/^  OP_MOVZS_P_P_P,$/;"	e	enum:aarch64_op
OP_MOVZ_P_P_P	include/opcode/aarch64.h	/^  OP_MOVZ_P_P_P,$/;"	e	enum:aarch64_op
OP_MOV_IMM_LOG	include/opcode/aarch64.h	/^  OP_MOV_IMM_LOG,	\/* MOV alias for moving bitmask immediate.  *\/$/;"	e	enum:aarch64_op
OP_MOV_IMM_WIDE	include/opcode/aarch64.h	/^  OP_MOV_IMM_WIDE,	\/* MOV alias for moving wide immediate.  *\/$/;"	e	enum:aarch64_op
OP_MOV_IMM_WIDEN	include/opcode/aarch64.h	/^  OP_MOV_IMM_WIDEN,	\/* MOV alias for moving wide immediate (negated).  *\/$/;"	e	enum:aarch64_op
OP_MOV_P_P	include/opcode/aarch64.h	/^  OP_MOV_P_P,$/;"	e	enum:aarch64_op
OP_MOV_V	include/opcode/aarch64.h	/^  OP_MOV_V,		\/* MOV alias for moving vector register.  *\/$/;"	e	enum:aarch64_op
OP_MOV_Z_P_Z	include/opcode/aarch64.h	/^  OP_MOV_Z_P_Z,$/;"	e	enum:aarch64_op
OP_MOV_Z_V	include/opcode/aarch64.h	/^  OP_MOV_Z_V,$/;"	e	enum:aarch64_op
OP_MOV_Z_Z	include/opcode/aarch64.h	/^  OP_MOV_Z_Z,$/;"	e	enum:aarch64_op
OP_MOV_Z_Zi	include/opcode/aarch64.h	/^  OP_MOV_Z_Zi,$/;"	e	enum:aarch64_op
OP_MS	opcodes/i386-dis.c	/^OP_MS (int bytemode, int sizeflag)$/;"	f	file:
OP_MSB	include/opcode/mips.h	/^  OP_MSB,$/;"	e	enum:mips_operand_type
OP_MUL	opcodes/lm32-desc.h	/^ , OP_LW = 10, OP_MODU = 49, OP_MUL = 34, OP_MULI = 2$/;"	e	enum:opcodes
OP_MULI	opcodes/lm32-desc.h	/^ , OP_LW = 10, OP_MODU = 49, OP_MUL = 34, OP_MULI = 2$/;"	e	enum:opcodes
OP_MULT	include/elf/dwarf.h	/^    OP_MULT	= 0x80$/;"	e	enum:dwarf_location_atom
OP_MULTMED	bfd/libhppa.h	/^  OP_MULTMED = 0x3e,$/;"	e	enum:hppa_opcode_type
OP_MXC	opcodes/i386-dis.c	/^OP_MXC (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_Mask	opcodes/i386-dis.c	/^OP_Mask (int bytemode, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_Monitor	opcodes/i386-dis.c	/^OP_Monitor (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
OP_Mwait	opcodes/i386-dis.c	/^OP_Mwait (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
OP_Mwaitx	opcodes/i386-dis.c	/^OP_Mwaitx (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
OP_N	include/opcode/tic54x.h	/^  OP_N, \/* 0\/1 or ST0\/ST1 *\/$/;"	e	enum:optype
OP_NDXMEM	bfd/libhppa.h	/^  OP_NDXMEM  = 0x03,$/;"	e	enum:hppa_opcode_type
OP_NEG	include/opcode/cr16.h	221;"	d
OP_NEGB	sim/testsuite/common/alu-n-tst.h	21;"	d
OP_NEGC	sim/testsuite/common/alu-n-tst.h	20;"	d
OP_NIL	include/opcode/aarch64.h	/^  OP_NIL,$/;"	e	enum:aarch64_op
OP_NONE	opcodes/m68hc11-opc.c	72;"	d	file:
OP_NONE	opcodes/xgate-opc.c	73;"	d	file:
OP_NONE	sim/v850/sim-main.h	/^  OP_NONE,$/;"	e	enum:op_types
OP_NON_ZERO_REG	include/opcode/mips.h	/^  OP_NON_ZERO_REG$/;"	e	enum:mips_operand_type
OP_NOR	opcodes/lm32-desc.h	/^ , OP_NOR = 33, OP_NORI = 1, OP_OR = 46, OP_ORI = 14$/;"	e	enum:opcodes
OP_NORI	opcodes/lm32-desc.h	/^ , OP_NOR = 33, OP_NORI = 1, OP_OR = 46, OP_ORI = 14$/;"	e	enum:opcodes
OP_NOTS_P_P_P_Z	include/opcode/aarch64.h	/^  OP_NOTS_P_P_P_Z,$/;"	e	enum:aarch64_op
OP_NOT_P_P_P_Z	include/opcode/aarch64.h	/^  OP_NOT_P_P_P_Z,$/;"	e	enum:aarch64_op
OP_NULL	sim/h8300/sim-main.h	/^  OP_NULL,$/;"	e	enum:h8_typecodes
OP_None	include/opcode/tic54x.h	/^  OP_None = 0x0,$/;"	e	enum:optype
OP_OFF	opcodes/i386-dis.c	/^OP_OFF (int bytemode, int sizeflag)$/;"	f	file:
OP_OFF64	opcodes/i386-dis.c	/^OP_OFF64 (int bytemode, int sizeflag)$/;"	f	file:
OP_OPTIONAL_REG	include/opcode/mips.h	/^  OP_OPTIONAL_REG,$/;"	e	enum:mips_operand_type
OP_OP_COP0	include/opcode/mips.h	200;"	d
OP_OP_COP1	include/opcode/mips.h	201;"	d
OP_OP_COP2	include/opcode/mips.h	202;"	d
OP_OP_COP3	include/opcode/mips.h	203;"	d
OP_OP_LDC1	include/opcode/mips.h	207;"	d
OP_OP_LDC2	include/opcode/mips.h	208;"	d
OP_OP_LDC3	include/opcode/mips.h	209;"	d
OP_OP_LWC1	include/opcode/mips.h	204;"	d
OP_OP_LWC2	include/opcode/mips.h	205;"	d
OP_OP_LWC3	include/opcode/mips.h	206;"	d
OP_OP_SDC1	include/opcode/mips.h	213;"	d
OP_OP_SDC2	include/opcode/mips.h	214;"	d
OP_OP_SDC3	include/opcode/mips.h	215;"	d
OP_OP_SWC1	include/opcode/mips.h	210;"	d
OP_OP_SWC2	include/opcode/mips.h	211;"	d
OP_OP_SWC3	include/opcode/mips.h	212;"	d
OP_OR	opcodes/lm32-desc.h	/^ , OP_NOR = 33, OP_NORI = 1, OP_OR = 46, OP_ORI = 14$/;"	e	enum:opcodes
OP_ORHI	opcodes/lm32-desc.h	/^ , OP_ORHI = 30, OP_RAISE = 43, OP_RCSR = 36, OP_SB = 12$/;"	e	enum:opcodes
OP_ORI	opcodes/iq2000-desc.h	/^ , OP_ANDI = 12, OP_ORI = 13, OP_XORI = 14, OP_LUI = 15$/;"	e	enum:opcodes
OP_ORI	opcodes/lm32-desc.h	/^ , OP_NOR = 33, OP_NORI = 1, OP_OR = 46, OP_ORI = 14$/;"	e	enum:opcodes
OP_ORL	gdb/i386-tdep.c	/^  OP_ORL,$/;"	e	enum:__anon1641	file:
OP_ORUI	opcodes/iq2000-desc.h	/^ , OP_SW = 43, OP_ANDOI = 44, OP_BMB = 45, OP_ORUI = 47$/;"	e	enum:opcodes
OP_PA	include/opcode/tic54x.h	/^  OP_PA,$/;"	e	enum:optype
OP_PAGE	opcodes/m68hc11-opc.c	81;"	d	file:
OP_PAGE2	opcodes/m68hc11-opc.c	73;"	d	file:
OP_PAGE3	opcodes/m68hc11-opc.c	74;"	d	file:
OP_PAGE4	opcodes/m68hc11-opc.c	75;"	d	file:
OP_PAGE_MASK	opcodes/m68hc11-dis.c	46;"	d	file:
OP_PBYTE	gdb/m68hc11-tdep.c	429;"	d	file:
OP_PC	include/opcode/mips.h	/^  OP_PC,$/;"	e	enum:mips_operand_type
OP_PCREL	include/opcode/mips.h	/^  OP_PCREL,$/;"	e	enum:mips_operand_type
OP_PCREL	sim/h8300/sim-main.h	/^  OP_PCREL,		\/* PC Relative.  *\/$/;"	e	enum:h8_typecodes
OP_PERF_REG	include/opcode/mips.h	/^  OP_PERF_REG,$/;"	e	enum:mips_operand_type
OP_POSTDEC	sim/d10v/simops.c	/^  OP_POSTDEC,$/;"	e	enum:op_types	file:
OP_POSTDEC	sim/h8300/sim-main.h	/^  OP_POSTDEC,		\/* Register indirect w\/post-decrement.  *\/$/;"	e	enum:h8_typecodes
OP_POSTINC	sim/d10v/simops.c	/^  OP_POSTINC,$/;"	e	enum:op_types	file:
OP_POSTINC	sim/h8300/sim-main.h	/^  OP_POSTINC,		\/* Register indirect w\/post-increment.  *\/$/;"	e	enum:h8_typecodes
OP_PRDSPEC	bfd/libhppa.h	/^  OP_PRDSPEC = 0x0f,$/;"	e	enum:hppa_opcode_type
OP_PREDEC	sim/d10v/simops.c	/^  OP_PREDEC,$/;"	e	enum:op_types	file:
OP_PREDEC	sim/h8300/sim-main.h	/^  OP_PREDEC,		\/* Register indirect w\/pre-decrement.  *\/$/;"	e	enum:h8_typecodes
OP_PREINC	sim/h8300/sim-main.h	/^  OP_PREINC,		\/* Register indirect w\/pre-increment.  *\/$/;"	e	enum:h8_typecodes
OP_PRFM_LIT	include/opcode/aarch64.h	/^  OP_PRFM_LIT,$/;"	e	enum:aarch64_op
OP_PRFM_POS	include/opcode/aarch64.h	/^  OP_PRFM_POS,$/;"	e	enum:aarch64_op
OP_PRFUM	include/opcode/aarch64.h	/^  OP_PRFUM,$/;"	e	enum:aarch64_op
OP_PROC_REG	sim/cr16/simops.c	/^  OP_PROC_REG,$/;"	e	enum:op_types	file:
OP_PROC_REGP	sim/cr16/simops.c	/^  OP_PROC_REGP,$/;"	e	enum:op_types	file:
OP_PUSHPOP1	sim/v850/sim-main.h	/^  OP_PUSHPOP1,$/;"	e	enum:op_types
OP_PUSHPOP2	sim/v850/sim-main.h	/^  OP_PUSHPOP2,$/;"	e	enum:op_types
OP_PUSHPOP3	sim/v850/sim-main.h	/^  OP_PUSHPOP3,$/;"	e	enum:op_types
OP_R	opcodes/i386-dis.c	/^OP_R (int bytemode, int sizeflag)$/;"	f	file:
OP_R0	sim/d10v/simops.c	/^  OP_R0,$/;"	e	enum:op_types	file:
OP_R1	sim/d10v/simops.c	/^  OP_R1,$/;"	e	enum:op_types	file:
OP_R2	sim/d10v/simops.c	/^  OP_R2,$/;"	e	enum:op_types	file:
OP_RA	sim/cr16/simops.c	/^  OP_RA$/;"	e	enum:op_types	file:
OP_RAISE	opcodes/lm32-desc.h	/^ , OP_ORHI = 30, OP_RAISE = 43, OP_RCSR = 36, OP_SB = 12$/;"	e	enum:opcodes
OP_RAM	opcodes/iq2000-desc.h	/^ , OP_LHU = 37, OP_RAM = 39, OP_SB = 40, OP_SH = 41$/;"	e	enum:opcodes
OP_RCSR	opcodes/lm32-desc.h	/^ , OP_ORHI = 30, OP_RAISE = 43, OP_RCSR = 36, OP_SB = 12$/;"	e	enum:opcodes
OP_REG	include/elf/dwarf.h	/^    OP_REG	= 0x01,$/;"	e	enum:dwarf_location_atom
OP_REG	include/opcode/mips.h	/^  OP_REG,$/;"	e	enum:mips_operand_type
OP_REG	include/opcode/msp430.h	31;"	d
OP_REG	opcodes/i386-dis.c	/^OP_REG (int code, int sizeflag)$/;"	f	file:
OP_REG	opcodes/m68hc11-opc.c	92;"	d	file:
OP_REG	opcodes/tic80-opc.c	515;"	d	file:
OP_REG	sim/cr16/simops.c	/^  OP_REG,$/;"	e	enum:op_types	file:
OP_REG	sim/d10v/simops.c	/^  OP_REG,$/;"	e	enum:op_types	file:
OP_REG	sim/h8300/sim-main.h	/^  OP_REG,		\/* Register direct.  *\/$/;"	e	enum:h8_typecodes
OP_REG	sim/v850/sim-main.h	/^  OP_REG,$/;"	e	enum:op_types
OP_REG28	include/opcode/mips.h	/^  OP_REG28,$/;"	e	enum:mips_operand_type
OP_REGIMM	opcodes/iq2000-desc.h	/^  OP_SPECIAL = 0, OP_REGIMM = 1, OP_J = 2, OP_JAL = 3$/;"	e	enum:opcodes
OP_REGP	sim/cr16/simops.c	/^  OP_REGP,$/;"	e	enum:op_types	file:
OP_REG_1	opcodes/m68hc11-opc.c	93;"	d	file:
OP_REG_2	opcodes/m68hc11-opc.c	94;"	d	file:
OP_REG_ACC	include/opcode/mips.h	/^  OP_REG_ACC,$/;"	e	enum:mips_reg_operand_type
OP_REG_CCC	include/opcode/mips.h	/^  OP_REG_CCC,$/;"	e	enum:mips_reg_operand_type
OP_REG_COPRO	include/opcode/mips.h	/^  OP_REG_COPRO,$/;"	e	enum:mips_reg_operand_type
OP_REG_FP	include/opcode/mips.h	/^  OP_REG_FP,$/;"	e	enum:mips_reg_operand_type
OP_REG_GP	include/opcode/mips.h	/^  OP_REG_GP,$/;"	e	enum:mips_reg_operand_type
OP_REG_HW	include/opcode/mips.h	/^  OP_REG_HW,$/;"	e	enum:mips_reg_operand_type
OP_REG_INDEX	include/opcode/mips.h	/^  OP_REG_INDEX,$/;"	e	enum:mips_operand_type
OP_REG_MSA	include/opcode/mips.h	/^  OP_REG_MSA,$/;"	e	enum:mips_reg_operand_type
OP_REG_MSA_CTRL	include/opcode/mips.h	/^  OP_REG_MSA_CTRL$/;"	e	enum:mips_reg_operand_type
OP_REG_OUTPUT	sim/d10v/simops.c	/^  OP_REG_OUTPUT,$/;"	e	enum:op_types	file:
OP_REG_PAIR	include/opcode/mips.h	/^  OP_REG_PAIR,$/;"	e	enum:mips_operand_type
OP_REG_R5900_ACC	include/opcode/mips.h	/^  OP_REG_R5900_ACC,$/;"	e	enum:mips_reg_operand_type
OP_REG_R5900_I	include/opcode/mips.h	/^  OP_REG_R5900_I,$/;"	e	enum:mips_reg_operand_type
OP_REG_R5900_Q	include/opcode/mips.h	/^  OP_REG_R5900_Q,$/;"	e	enum:mips_reg_operand_type
OP_REG_R5900_R	include/opcode/mips.h	/^  OP_REG_R5900_R,$/;"	e	enum:mips_reg_operand_type
OP_REG_REG	sim/v850/sim-main.h	/^  OP_REG_REG,$/;"	e	enum:op_types
OP_REG_REG3	sim/v850/sim-main.h	/^  OP_REG_REG3,$/;"	e	enum:op_types
OP_REG_REG_CMP	sim/v850/sim-main.h	/^  OP_REG_REG_CMP,$/;"	e	enum:op_types
OP_REG_REG_MOVE	sim/v850/sim-main.h	/^  OP_REG_REG_MOVE,$/;"	e	enum:op_types
OP_REG_REG_REG	sim/v850/sim-main.h	/^  OP_REG_REG_REG,$/;"	e	enum:op_types
OP_REG_TYPE	include/opcode/score-inst.h	199;"	d
OP_REG_VEC	include/opcode/mips.h	/^  OP_REG_VEC,$/;"	e	enum:mips_reg_operand_type
OP_REG_VF	include/opcode/mips.h	/^  OP_REG_VF,$/;"	e	enum:mips_reg_operand_type
OP_REG_VI	include/opcode/mips.h	/^  OP_REG_VI,$/;"	e	enum:mips_reg_operand_type
OP_REG_VexI4	opcodes/i386-dis.c	/^OP_REG_VexI4 (int bytemode, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_REL10	opcodes/xgate-opc.c	88;"	d	file:
OP_REL9	opcodes/xgate-opc.c	87;"	d	file:
OP_REPEAT_DEST_REG	include/opcode/mips.h	/^  OP_REPEAT_DEST_REG,$/;"	e	enum:mips_operand_type
OP_REPEAT_PREV_REG	include/opcode/mips.h	/^  OP_REPEAT_PREV_REG,$/;"	e	enum:mips_operand_type
OP_RND	include/opcode/tic54x.h	/^  OP_RND, \/* rounded result dst accumulator, opposite of bit 8 *\/$/;"	e	enum:optype
OP_ROR_IMM	include/opcode/aarch64.h	/^  OP_ROR_IMM,$/;"	e	enum:aarch64_op
OP_RP_BASE_DISP14	sim/cr16/simops.c	/^  OP_RP_BASE_DISP14,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISP16	sim/cr16/simops.c	/^  OP_RP_BASE_DISP16,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISP20	sim/cr16/simops.c	/^  OP_RP_BASE_DISP20,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISP4	sim/cr16/simops.c	/^  OP_RP_BASE_DISP4,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISPE0	sim/cr16/simops.c	/^  OP_RP_BASE_DISPE0,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISPE20	sim/cr16/simops.c	/^  OP_RP_BASE_DISPE20,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISPE4	sim/cr16/simops.c	/^  OP_RP_BASE_DISPE4,$/;"	e	enum:op_types	file:
OP_RP_BASE_DISPS20	sim/cr16/simops.c	/^  OP_RP_BASE_DISPS20,$/;"	e	enum:op_types	file:
OP_RP_INDEX_DISP0	sim/cr16/simops.c	/^  OP_RP_INDEX_DISP0,$/;"	e	enum:op_types	file:
OP_RP_INDEX_DISP14	sim/cr16/simops.c	/^  OP_RP_INDEX_DISP14,$/;"	e	enum:op_types	file:
OP_RP_INDEX_DISP20	sim/cr16/simops.c	/^  OP_RP_INDEX_DISP20,$/;"	e	enum:op_types	file:
OP_RP_INDEX_DISPS20	sim/cr16/simops.c	/^  OP_RP_INDEX_DISPS20, $/;"	e	enum:op_types	file:
OP_R_BASE_DISP20	sim/cr16/simops.c	/^  OP_R_BASE_DISP20,$/;"	e	enum:op_types	file:
OP_R_BASE_DISPE20	sim/cr16/simops.c	/^  OP_R_BASE_DISPE20,$/;"	e	enum:op_types	file:
OP_R_BASE_DISPS16	sim/cr16/simops.c	/^  OP_R_BASE_DISPS16,$/;"	e	enum:op_types	file:
OP_R_BASE_DISPS20	sim/cr16/simops.c	/^  OP_R_BASE_DISPS20,$/;"	e	enum:op_types	file:
OP_R_INDEX7_ABS20	sim/cr16/simops.c	/^  OP_R_INDEX7_ABS20,$/;"	e	enum:op_types	file:
OP_R_INDEX8_ABS20	sim/cr16/simops.c	/^  OP_R_INDEX8_ABS20,$/;"	e	enum:op_types	file:
OP_Rounding	opcodes/i386-dis.c	/^OP_Rounding (int bytemode, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_SAME_RS_RT	include/opcode/mips.h	/^  OP_SAME_RS_RT,$/;"	e	enum:mips_operand_type
OP_SAVE_RESTORE_LIST	include/opcode/mips.h	/^  OP_SAVE_RESTORE_LIST,$/;"	e	enum:mips_operand_type
OP_SB	opcodes/iq2000-desc.h	/^ , OP_LHU = 37, OP_RAM = 39, OP_SB = 40, OP_SH = 41$/;"	e	enum:opcodes
OP_SB	opcodes/lm32-desc.h	/^ , OP_ORHI = 30, OP_RAISE = 43, OP_RCSR = 36, OP_SB = 12$/;"	e	enum:opcodes
OP_SBBL	gdb/i386-tdep.c	/^  OP_SBBL,$/;"	e	enum:__anon1641	file:
OP_SBFIZ	include/opcode/aarch64.h	/^  OP_SBFIZ,$/;"	e	enum:aarch64_op
OP_SBFX	include/opcode/aarch64.h	/^  OP_SBFX,$/;"	e	enum:aarch64_op
OP_SBIT	include/opcode/tic54x.h	/^  OP_SBIT, \/* status bit or 0-15 *\/$/;"	e	enum:optype
OP_SBR	sim/h8300/sim-main.h	/^  OP_SBR, 		\/* Vector Base Register.  *\/$/;"	e	enum:h8_typecodes
OP_SDW	opcodes/iq2000-desc.h	/^ , OP_LDW = 48, OP_SDW = 56, OP_ANDOUI = 63$/;"	e	enum:opcodes
OP_SEG	opcodes/i386-dis.c	/^OP_SEG (int bytemode, int sizeflag)$/;"	f	file:
OP_SEXTB	opcodes/lm32-desc.h	/^ , OP_SEXTB = 44, OP_SEXTH = 55, OP_SH = 3, OP_SL = 47$/;"	e	enum:opcodes
OP_SEXTH	opcodes/lm32-desc.h	/^ , OP_SEXTB = 44, OP_SEXTH = 55, OP_SH = 3, OP_SL = 47$/;"	e	enum:opcodes
OP_SH	opcodes/iq2000-desc.h	/^ , OP_LHU = 37, OP_RAM = 39, OP_SB = 40, OP_SH = 41$/;"	e	enum:opcodes
OP_SH	opcodes/lm32-desc.h	/^ , OP_SEXTB = 44, OP_SEXTH = 55, OP_SH = 3, OP_SL = 47$/;"	e	enum:opcodes
OP_SHEXDP0	bfd/libhppa.h	/^  OP_SHEXDP0 = 0x34,$/;"	e	enum:hppa_opcode_type
OP_SHEXDP1	bfd/libhppa.h	/^  OP_SHEXDP1 = 0x35,$/;"	e	enum:hppa_opcode_type
OP_SHEXDP2	bfd/libhppa.h	/^  OP_SHEXDP2 = 0x36,$/;"	e	enum:hppa_opcode_type
OP_SHEXDP3	bfd/libhppa.h	/^  OP_SHEXDP3 = 0x3c,$/;"	e	enum:hppa_opcode_type
OP_SHEXDP4	bfd/libhppa.h	/^  OP_SHEXDP4 = 0x3d,$/;"	e	enum:hppa_opcode_type
OP_SHFT	include/opcode/tic54x.h	/^  OP_SHFT, \/*   0 to 15 (SHIFT1 in summary), bits 0-3 *\/$/;"	e	enum:optype
OP_SHIFT	include/opcode/cr16.h	227;"	d
OP_SHIFT	include/opcode/crx.h	235;"	d
OP_SHIFT	include/opcode/tic54x.h	/^  OP_SHIFT, \/* -16 to 15 (SHIFT), bits 0-4 *\/$/;"	e	enum:optype
OP_SHIFT_DEC	include/opcode/cr16.h	229;"	d
OP_SHIFT_DEC	include/opcode/crx.h	237;"	d
OP_SH_3BITPOS	include/opcode/mips.h	196;"	d
OP_SH_ALN	include/opcode/mips.h	146;"	d
OP_SH_AQ	include/opcode/riscv.h	222;"	d
OP_SH_BBITIND	include/opcode/mips.h	238;"	d
OP_SH_BC	include/opcode/pru.h	283;"	d
OP_SH_BCC	include/opcode/mips.h	75;"	d
OP_SH_BP	include/opcode/mips.h	181;"	d
OP_SH_BROFF70	include/opcode/pru.h	269;"	d
OP_SH_BROFF98	include/opcode/pru.h	267;"	d
OP_SH_BS	include/opcode/pru.h	281;"	d
OP_SH_BURSTLEN0	include/opcode/pru.h	296;"	d
OP_SH_BURSTLEN31	include/opcode/pru.h	292;"	d
OP_SH_BURSTLEN64	include/opcode/pru.h	290;"	d
OP_SH_CACHE	include/opcode/mips.h	85;"	d
OP_SH_CB	include/opcode/pru.h	294;"	d
OP_SH_CCC	include/opcode/mips.h	93;"	d
OP_SH_CFUNCT3	include/opcode/riscv.h	253;"	d
OP_SH_CFUNCT4	include/opcode/riscv.h	251;"	d
OP_SH_CINSLM1	include/opcode/mips.h	242;"	d
OP_SH_CINSPOS	include/opcode/mips.h	240;"	d
OP_SH_CODE	include/opcode/mips.h	77;"	d
OP_SH_CODE10	include/opcode/mips.h	219;"	d
OP_SH_CODE19	include/opcode/mips.h	144;"	d
OP_SH_CODE2	include/opcode/mips.h	79;"	d
OP_SH_CODE20	include/opcode/mips.h	95;"	d
OP_SH_COP1CMP	include/opcode/mips.h	125;"	d
OP_SH_COP1NORM	include/opcode/mips.h	119;"	d
OP_SH_COP1SPEC	include/opcode/mips.h	121;"	d
OP_SH_COPID	include/opcode/score-inst.h	212;"	d
OP_SH_COPZ	include/opcode/mips.h	107;"	d
OP_SH_CRS1S	include/opcode/riscv.h	246;"	d
OP_SH_CRS2	include/opcode/riscv.h	244;"	d
OP_SH_CRS2S	include/opcode/riscv.h	248;"	d
OP_SH_CSR	include/opcode/riscv.h	229;"	d
OP_SH_CUSTOM_IMM	include/opcode/riscv.h	227;"	d
OP_SH_DELTA	include/opcode/mips.h	111;"	d
OP_SH_DISP19_p1	include/opcode/score-inst.h	208;"	d
OP_SH_DISP19_p2	include/opcode/score-inst.h	209;"	d
OP_SH_DISP24	include/opcode/score-inst.h	207;"	d
OP_SH_DSPACC	include/opcode/mips.h	161;"	d
OP_SH_DSPACC_S	include/opcode/mips.h	163;"	d
OP_SH_DSPSFT	include/opcode/mips.h	165;"	d
OP_SH_DSPSFT_7	include/opcode/mips.h	167;"	d
OP_SH_EQ	include/opcode/pru.h	273;"	d
OP_SH_EVAOFFSET	include/opcode/mips.h	334;"	d
OP_SH_EXTLSB	include/opcode/mips.h	99;"	d
OP_SH_EXTMSBD	include/opcode/mips.h	158;"	d
OP_SH_FD	include/opcode/mips.h	103;"	d
OP_SH_FMT	include/opcode/mips.h	73;"	d
OP_SH_FMT1_OP	include/opcode/pru.h	154;"	d
OP_SH_FMT2_OP	include/opcode/pru.h	158;"	d
OP_SH_FMT4_OP	include/opcode/pru.h	162;"	d
OP_SH_FMT5_OP	include/opcode/pru.h	166;"	d
OP_SH_FMT6AB_OP	include/opcode/pru.h	170;"	d
OP_SH_FMT6CD_OP	include/opcode/pru.h	174;"	d
OP_SH_FORMAT	include/opcode/mips.h	126;"	d
OP_SH_FR	include/opcode/mips.h	71;"	d
OP_SH_FS	include/opcode/mips.h	89;"	d
OP_SH_FT	include/opcode/mips.h	83;"	d
OP_SH_FUNCT	include/opcode/mips.h	113;"	d
OP_SH_FUNCT2	include/opcode/riscv.h	236;"	d
OP_SH_FUNCT3	include/opcode/riscv.h	232;"	d
OP_SH_FUNCT7	include/opcode/riscv.h	234;"	d
OP_SH_FZ	include/opcode/mips.h	256;"	d
OP_SH_GE	include/opcode/mips.h	130;"	d
OP_SH_GT	include/opcode/pru.h	271;"	d
OP_SH_HICC	include/opcode/mips.h	117;"	d
OP_SH_HINT	include/opcode/mips.h	134;"	d
OP_SH_I	include/opcode/score-inst.h	204;"	d
OP_SH_I10	include/opcode/score-inst.h	211;"	d
OP_SH_I12	include/opcode/score-inst.h	206;"	d
OP_SH_I15	include/opcode/score-inst.h	214;"	d
OP_SH_I5	include/opcode/score-inst.h	210;"	d
OP_SH_IMM10	include/opcode/mips.h	175;"	d
OP_SH_IMM16	include/opcode/pru.h	199;"	d
OP_SH_IMM8	include/opcode/mips.h	173;"	d
OP_SH_IMM8	include/opcode/pru.h	197;"	d
OP_SH_IMMA	include/opcode/mips.h	297;"	d
OP_SH_IMMB	include/opcode/mips.h	299;"	d
OP_SH_IMMC	include/opcode/mips.h	301;"	d
OP_SH_IMMEDIATE	include/opcode/mips.h	109;"	d
OP_SH_IMMF	include/opcode/mips.h	303;"	d
OP_SH_IMMG	include/opcode/mips.h	305;"	d
OP_SH_IMMH	include/opcode/mips.h	307;"	d
OP_SH_IMMI	include/opcode/mips.h	309;"	d
OP_SH_IMMJ	include/opcode/mips.h	311;"	d
OP_SH_IMML	include/opcode/mips.h	313;"	d
OP_SH_IMMM	include/opcode/mips.h	315;"	d
OP_SH_IMMN	include/opcode/mips.h	317;"	d
OP_SH_IMMO	include/opcode/mips.h	319;"	d
OP_SH_IMMP	include/opcode/mips.h	321;"	d
OP_SH_IMMQ	include/opcode/mips.h	323;"	d
OP_SH_IMMU	include/opcode/mips.h	325;"	d
OP_SH_IMMW	include/opcode/mips.h	327;"	d
OP_SH_IMMX	include/opcode/mips.h	329;"	d
OP_SH_IMMY	include/opcode/mips.h	331;"	d
OP_SH_INSMSB	include/opcode/mips.h	156;"	d
OP_SH_IO	include/opcode/pru.h	182;"	d
OP_SH_LOADSTORE	include/opcode/pru.h	288;"	d
OP_SH_LOCC	include/opcode/mips.h	116;"	d
OP_SH_LOOP_INTERRUPTIBLE	include/opcode/pru.h	261;"	d
OP_SH_LOOP_JMPOFFS	include/opcode/pru.h	263;"	d
OP_SH_LT	include/opcode/pru.h	275;"	d
OP_SH_MB	include/opcode/mips.h	271;"	d
OP_SH_MC	include/opcode/mips.h	273;"	d
OP_SH_MD	include/opcode/mips.h	275;"	d
OP_SH_ME	include/opcode/mips.h	277;"	d
OP_SH_MF	include/opcode/mips.h	279;"	d
OP_SH_MG	include/opcode/mips.h	281;"	d
OP_SH_MH	include/opcode/mips.h	283;"	d
OP_SH_MJ	include/opcode/mips.h	285;"	d
OP_SH_ML	include/opcode/mips.h	287;"	d
OP_SH_MM	include/opcode/mips.h	289;"	d
OP_SH_MMI	include/opcode/mips.h	136;"	d
OP_SH_MMISUB	include/opcode/mips.h	138;"	d
OP_SH_MN	include/opcode/mips.h	291;"	d
OP_SH_MP	include/opcode/mips.h	293;"	d
OP_SH_MQ	include/opcode/mips.h	295;"	d
OP_SH_MTACC_D	include/opcode/mips.h	191;"	d
OP_SH_MTACC_T	include/opcode/mips.h	189;"	d
OP_SH_MT_H	include/opcode/mips.h	187;"	d
OP_SH_MT_U	include/opcode/mips.h	185;"	d
OP_SH_OFFSET10	include/opcode/mips.h	267;"	d
OP_SH_OFFSET12	include/opcode/mips.h	198;"	d
OP_SH_OFFSET_A	include/opcode/mips.h	248;"	d
OP_SH_OFFSET_B	include/opcode/mips.h	250;"	d
OP_SH_OFFSET_C	include/opcode/mips.h	252;"	d
OP_SH_OP	include/opcode/mips.h	67;"	d
OP_SH_OP	include/opcode/riscv.h	202;"	d
OP_SH_OP2	include/opcode/riscv.h	241;"	d
OP_SH_PERFREG	include/opcode/mips.h	141;"	d
OP_SH_PRED	include/opcode/riscv.h	218;"	d
OP_SH_PREFX	include/opcode/mips.h	91;"	d
OP_SH_RD	include/opcode/mips.h	87;"	d
OP_SH_RD	include/opcode/pru.h	195;"	d
OP_SH_RD	include/opcode/riscv.h	210;"	d
OP_SH_RDB	include/opcode/pru.h	298;"	d
OP_SH_RDDSP	include/opcode/mips.h	179;"	d
OP_SH_RDSEL	include/opcode/pru.h	193;"	d
OP_SH_REGD	include/opcode/score-inst.h	201;"	d
OP_SH_REGS1	include/opcode/score-inst.h	202;"	d
OP_SH_REGS2	include/opcode/score-inst.h	203;"	d
OP_SH_RI15	include/opcode/score-inst.h	205;"	d
OP_SH_RL	include/opcode/riscv.h	224;"	d
OP_SH_RM	include/opcode/riscv.h	216;"	d
OP_SH_RS	include/opcode/mips.h	69;"	d
OP_SH_RS1	include/opcode/pru.h	191;"	d
OP_SH_RS1	include/opcode/riscv.h	206;"	d
OP_SH_RS1SEL	include/opcode/pru.h	189;"	d
OP_SH_RS2	include/opcode/pru.h	187;"	d
OP_SH_RS2	include/opcode/riscv.h	204;"	d
OP_SH_RS2SEL	include/opcode/pru.h	185;"	d
OP_SH_RS3	include/opcode/mips.h	269;"	d
OP_SH_RS3	include/opcode/riscv.h	208;"	d
OP_SH_RT	include/opcode/mips.h	81;"	d
OP_SH_RZ	include/opcode/mips.h	254;"	d
OP_SH_SA3	include/opcode/mips.h	169;"	d
OP_SH_SA4	include/opcode/mips.h	171;"	d
OP_SH_SEL	include/opcode/mips.h	142;"	d
OP_SH_SEQI	include/opcode/mips.h	244;"	d
OP_SH_SHAMT	include/opcode/mips.h	97;"	d
OP_SH_SHAMT	include/opcode/riscv.h	212;"	d
OP_SH_SHAMTW	include/opcode/riscv.h	214;"	d
OP_SH_SPEC	include/opcode/mips.h	115;"	d
OP_SH_STYPE	include/opcode/mips.h	101;"	d
OP_SH_SUBOP	include/opcode/pru.h	179;"	d
OP_SH_SUBOP_XFR	include/opcode/pru.h	247;"	d
OP_SH_SUCC	include/opcode/riscv.h	220;"	d
OP_SH_TARGET	include/opcode/mips.h	105;"	d
OP_SH_TRAP	include/opcode/mips.h	265;"	d
OP_SH_TRAPI5	include/opcode/score-inst.h	213;"	d
OP_SH_TRUE	include/opcode/mips.h	128;"	d
OP_SH_UDI1	include/opcode/mips.h	228;"	d
OP_SH_UDI2	include/opcode/mips.h	230;"	d
OP_SH_UDI3	include/opcode/mips.h	232;"	d
OP_SH_UDI4	include/opcode/mips.h	234;"	d
OP_SH_UNSIGNED	include/opcode/mips.h	132;"	d
OP_SH_VECALIGN	include/opcode/mips.h	154;"	d
OP_SH_VECBYTE	include/opcode/mips.h	152;"	d
OP_SH_VSEL	include/opcode/mips.h	148;"	d
OP_SH_WAKEONSTATUS	include/opcode/pru.h	243;"	d
OP_SH_WRDSP	include/opcode/mips.h	177;"	d
OP_SH_XFR_LENGTH	include/opcode/pru.h	253;"	d
OP_SH_XFR_S	include/opcode/pru.h	251;"	d
OP_SH_XFR_WBA	include/opcode/pru.h	249;"	d
OP_SI	opcodes/tic80-opc.c	507;"	d	file:
OP_SIGNED	include/opcode/cr16.h	219;"	d
OP_SIGNED	include/opcode/crx.h	227;"	d
OP_SIZE	include/opcode/h8300.h	1045;"	d
OP_SL	opcodes/lm32-desc.h	/^ , OP_SEXTB = 44, OP_SEXTH = 55, OP_SH = 3, OP_SL = 47$/;"	e	enum:opcodes
OP_SLI	opcodes/lm32-desc.h	/^ , OP_SLI = 15, OP_SR = 37, OP_SRI = 5, OP_SRU = 32$/;"	e	enum:opcodes
OP_SLTI	opcodes/iq2000-desc.h	/^ , OP_ADDI = 8, OP_ADDIU = 9, OP_SLTI = 10, OP_SLTIU = 11$/;"	e	enum:opcodes
OP_SLTIU	opcodes/iq2000-desc.h	/^ , OP_ADDI = 8, OP_ADDIU = 9, OP_SLTI = 10, OP_SLTIU = 11$/;"	e	enum:opcodes
OP_SPECIAL	opcodes/iq2000-desc.h	/^  OP_SPECIAL = 0, OP_REGIMM = 1, OP_J = 2, OP_JAL = 3$/;"	e	enum:opcodes
OP_SPOP	bfd/libhppa.h	/^  OP_SPOP    = 0x04,$/;"	e	enum:hppa_opcode_type
OP_SR	opcodes/lm32-desc.h	/^ , OP_SLI = 15, OP_SR = 37, OP_SRI = 5, OP_SRU = 32$/;"	e	enum:opcodes
OP_SRC	include/opcode/tic54x.h	/^  OP_SRC, \/* src accumulator in bit 9 *\/$/;"	e	enum:optype
OP_SRC1	include/opcode/tic54x.h	/^  OP_SRC1, \/* src accumulator in bit 8 *\/$/;"	e	enum:optype
OP_SRI	opcodes/lm32-desc.h	/^ , OP_SLI = 15, OP_SR = 37, OP_SRI = 5, OP_SRU = 32$/;"	e	enum:opcodes
OP_SRU	opcodes/lm32-desc.h	/^ , OP_SLI = 15, OP_SR = 37, OP_SRI = 5, OP_SRU = 32$/;"	e	enum:opcodes
OP_SRUI	opcodes/lm32-desc.h	/^ , OP_SRUI = 0, OP_SUB = 50, OP_SW = 22, OP_USER = 51$/;"	e	enum:opcodes
OP_ST	opcodes/i386-dis.c	/^OP_ST (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_STB	bfd/libhppa.h	/^  OP_STB     = 0x18,$/;"	e	enum:hppa_opcode_type
OP_STD	bfd/libhppa.h	/^  OP_STD     = 0x1c,$/;"	e	enum:hppa_opcode_type
OP_STH	bfd/libhppa.h	/^  OP_STH     = 0x19,$/;"	e	enum:hppa_opcode_type
OP_STORE	opcodes/epiphany-desc.h	/^  OP_LOAD, OP_STORE$/;"	e	enum:insn_memory_access
OP_STORE16	sim/v850/sim-main.h	/^  OP_STORE16,$/;"	e	enum:op_types
OP_STORE32	sim/v850/sim-main.h	/^  OP_STORE32,$/;"	e	enum:op_types
OP_STRB_POS	include/opcode/aarch64.h	/^  OP_STRB_POS,$/;"	e	enum:aarch64_op
OP_STRF_POS	include/opcode/aarch64.h	/^  OP_STRF_POS,$/;"	e	enum:aarch64_op
OP_STRH_POS	include/opcode/aarch64.h	/^  OP_STRH_POS,$/;"	e	enum:aarch64_op
OP_STR_POS	include/opcode/aarch64.h	/^  OP_STR_POS,$/;"	e	enum:aarch64_op
OP_STSR	sim/v850/sim-main.h	/^  OP_STSR,$/;"	e	enum:op_types
OP_STUR	include/opcode/aarch64.h	/^  OP_STUR,$/;"	e	enum:aarch64_op
OP_STURB	include/opcode/aarch64.h	/^  OP_STURB,$/;"	e	enum:aarch64_op
OP_STURH	include/opcode/aarch64.h	/^  OP_STURH,$/;"	e	enum:aarch64_op
OP_STURV	include/opcode/aarch64.h	/^  OP_STURV,$/;"	e	enum:aarch64_op
OP_STW	bfd/libhppa.h	/^  OP_STW     = 0x1a,$/;"	e	enum:hppa_opcode_type
OP_STWL	bfd/libhppa.h	/^  OP_STWL    = 0x1f,$/;"	e	enum:hppa_opcode_type
OP_STWM	bfd/libhppa.h	/^  OP_STWM    = 0x1b,$/;"	e	enum:hppa_opcode_type
OP_STi	opcodes/i386-dis.c	/^OP_STi (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_SUB	opcodes/lm32-desc.h	/^ , OP_SRUI = 0, OP_SUB = 50, OP_SW = 22, OP_USER = 51$/;"	e	enum:opcodes
OP_SUBB	sim/testsuite/common/alu-n-tst.h	17;"	d
OP_SUBB	sim/testsuite/common/alu-n-tst.h	245;"	d
OP_SUBB_B	sim/testsuite/common/alu-n-tst.h	18;"	d
OP_SUBB_B	sim/testsuite/common/alu-n-tst.h	248;"	d
OP_SUBC	sim/testsuite/common/alu-n-tst.h	16;"	d
OP_SUBC	sim/testsuite/common/alu-n-tst.h	246;"	d
OP_SUBC_X	sim/testsuite/common/alu-n-tst.h	19;"	d
OP_SUBC_X	sim/testsuite/common/alu-n-tst.h	247;"	d
OP_SUBI	bfd/libhppa.h	/^  OP_SUBI    = 0x25,$/;"	e	enum:hppa_opcode_type
OP_SUBL	gdb/i386-tdep.c	/^  OP_SUBL,$/;"	e	enum:__anon1641	file:
OP_SVE_B	opcodes/aarch64-tbl.h	1426;"	d
OP_SVE_BB	opcodes/aarch64-tbl.h	1430;"	d
OP_SVE_BBBU	opcodes/aarch64-tbl.h	1434;"	d
OP_SVE_BMB	opcodes/aarch64-tbl.h	1438;"	d
OP_SVE_BPB	opcodes/aarch64-tbl.h	1442;"	d
OP_SVE_BUB	opcodes/aarch64-tbl.h	1447;"	d
OP_SVE_BUBB	opcodes/aarch64-tbl.h	1451;"	d
OP_SVE_BUU	opcodes/aarch64-tbl.h	1455;"	d
OP_SVE_BZ	opcodes/aarch64-tbl.h	1459;"	d
OP_SVE_BZB	opcodes/aarch64-tbl.h	1463;"	d
OP_SVE_BZBB	opcodes/aarch64-tbl.h	1467;"	d
OP_SVE_BZU	opcodes/aarch64-tbl.h	1471;"	d
OP_SVE_DD	opcodes/aarch64-tbl.h	1475;"	d
OP_SVE_DDD	opcodes/aarch64-tbl.h	1479;"	d
OP_SVE_DMD	opcodes/aarch64-tbl.h	1483;"	d
OP_SVE_DMH	opcodes/aarch64-tbl.h	1487;"	d
OP_SVE_DMS	opcodes/aarch64-tbl.h	1491;"	d
OP_SVE_DU	opcodes/aarch64-tbl.h	1495;"	d
OP_SVE_DUD	opcodes/aarch64-tbl.h	1499;"	d
OP_SVE_DUU	opcodes/aarch64-tbl.h	1503;"	d
OP_SVE_DUV_BHS	opcodes/aarch64-tbl.h	1507;"	d
OP_SVE_DUV_BHSD	opcodes/aarch64-tbl.h	1513;"	d
OP_SVE_DZD	opcodes/aarch64-tbl.h	1520;"	d
OP_SVE_DZU	opcodes/aarch64-tbl.h	1524;"	d
OP_SVE_HB	opcodes/aarch64-tbl.h	1528;"	d
OP_SVE_HMD	opcodes/aarch64-tbl.h	1536;"	d
OP_SVE_HMH	opcodes/aarch64-tbl.h	1532;"	d
OP_SVE_HMS	opcodes/aarch64-tbl.h	1540;"	d
OP_SVE_HU	opcodes/aarch64-tbl.h	1544;"	d
OP_SVE_HUU	opcodes/aarch64-tbl.h	1548;"	d
OP_SVE_HZU	opcodes/aarch64-tbl.h	1552;"	d
OP_SVE_RR	opcodes/aarch64-tbl.h	1556;"	d
OP_SVE_RURV_BHSD	opcodes/aarch64-tbl.h	1561;"	d
OP_SVE_RUV_BHSD	opcodes/aarch64-tbl.h	1568;"	d
OP_SVE_SMD	opcodes/aarch64-tbl.h	1575;"	d
OP_SVE_SMH	opcodes/aarch64-tbl.h	1579;"	d
OP_SVE_SMS	opcodes/aarch64-tbl.h	1583;"	d
OP_SVE_SU	opcodes/aarch64-tbl.h	1587;"	d
OP_SVE_SUS	opcodes/aarch64-tbl.h	1591;"	d
OP_SVE_SUU	opcodes/aarch64-tbl.h	1595;"	d
OP_SVE_SZS	opcodes/aarch64-tbl.h	1599;"	d
OP_SVE_SZU	opcodes/aarch64-tbl.h	1603;"	d
OP_SVE_UB	opcodes/aarch64-tbl.h	1607;"	d
OP_SVE_UUD	opcodes/aarch64-tbl.h	1611;"	d
OP_SVE_UUS	opcodes/aarch64-tbl.h	1615;"	d
OP_SVE_VMR_BHSD	opcodes/aarch64-tbl.h	1619;"	d
OP_SVE_VMU_HSD	opcodes/aarch64-tbl.h	1626;"	d
OP_SVE_VMVD_BHS	opcodes/aarch64-tbl.h	1632;"	d
OP_SVE_VMVU_BHSD	opcodes/aarch64-tbl.h	1638;"	d
OP_SVE_VMVU_HSD	opcodes/aarch64-tbl.h	1645;"	d
OP_SVE_VMVVU_HSD	opcodes/aarch64-tbl.h	1669;"	d
OP_SVE_VMVV_BHSD	opcodes/aarch64-tbl.h	1651;"	d
OP_SVE_VMVV_HSD	opcodes/aarch64-tbl.h	1658;"	d
OP_SVE_VMVV_SD	opcodes/aarch64-tbl.h	1664;"	d
OP_SVE_VMV_BHSD	opcodes/aarch64-tbl.h	1675;"	d
OP_SVE_VMV_HSD	opcodes/aarch64-tbl.h	1682;"	d
OP_SVE_VMV_SD	opcodes/aarch64-tbl.h	1688;"	d
OP_SVE_VM_HSD	opcodes/aarch64-tbl.h	1693;"	d
OP_SVE_VPU_BHSD	opcodes/aarch64-tbl.h	1699;"	d
OP_SVE_VPV_BHSD	opcodes/aarch64-tbl.h	1710;"	d
OP_SVE_VRR_BHSD	opcodes/aarch64-tbl.h	1721;"	d
OP_SVE_VRU_BHSD	opcodes/aarch64-tbl.h	1728;"	d
OP_SVE_VR_BHSD	opcodes/aarch64-tbl.h	1735;"	d
OP_SVE_VUR_BHSD	opcodes/aarch64-tbl.h	1742;"	d
OP_SVE_VUU_BHSD	opcodes/aarch64-tbl.h	1749;"	d
OP_SVE_VUVV_BHSD	opcodes/aarch64-tbl.h	1756;"	d
OP_SVE_VUVV_HSD	opcodes/aarch64-tbl.h	1763;"	d
OP_SVE_VUV_BHSD	opcodes/aarch64-tbl.h	1769;"	d
OP_SVE_VUV_HSD	opcodes/aarch64-tbl.h	1776;"	d
OP_SVE_VUV_SD	opcodes/aarch64-tbl.h	1782;"	d
OP_SVE_VU_BHSD	opcodes/aarch64-tbl.h	1787;"	d
OP_SVE_VU_HSD	opcodes/aarch64-tbl.h	1794;"	d
OP_SVE_VU_HSD	opcodes/aarch64-tbl.h	1800;"	d
OP_SVE_VVD_BHS	opcodes/aarch64-tbl.h	1806;"	d
OP_SVE_VVU_BHSD	opcodes/aarch64-tbl.h	1812;"	d
OP_SVE_VVVU_H	opcodes/aarch64-tbl.h	1819;"	d
OP_SVE_VVVU_HSD	opcodes/aarch64-tbl.h	1827;"	d
OP_SVE_VVVU_S	opcodes/aarch64-tbl.h	1823;"	d
OP_SVE_VVV_BHSD	opcodes/aarch64-tbl.h	1833;"	d
OP_SVE_VVV_D	opcodes/aarch64-tbl.h	1840;"	d
OP_SVE_VVV_D_H	opcodes/aarch64-tbl.h	1844;"	d
OP_SVE_VVV_H	opcodes/aarch64-tbl.h	1848;"	d
OP_SVE_VVV_HSD	opcodes/aarch64-tbl.h	1852;"	d
OP_SVE_VVV_S	opcodes/aarch64-tbl.h	1858;"	d
OP_SVE_VVV_SD_BH	opcodes/aarch64-tbl.h	1866;"	d
OP_SVE_VVV_S_B	opcodes/aarch64-tbl.h	1862;"	d
OP_SVE_VV_BHSD	opcodes/aarch64-tbl.h	1871;"	d
OP_SVE_VV_BHSDQ	opcodes/aarch64-tbl.h	1878;"	d
OP_SVE_VV_HSD	opcodes/aarch64-tbl.h	1886;"	d
OP_SVE_VV_HSD_BHS	opcodes/aarch64-tbl.h	1892;"	d
OP_SVE_VV_SD	opcodes/aarch64-tbl.h	1898;"	d
OP_SVE_VWW_BHSD	opcodes/aarch64-tbl.h	1903;"	d
OP_SVE_VXX_BHSD	opcodes/aarch64-tbl.h	1910;"	d
OP_SVE_VZVD_BHS	opcodes/aarch64-tbl.h	1917;"	d
OP_SVE_VZVU_BHSD	opcodes/aarch64-tbl.h	1923;"	d
OP_SVE_VZVV_BHSD	opcodes/aarch64-tbl.h	1930;"	d
OP_SVE_VZVV_HSD	opcodes/aarch64-tbl.h	1937;"	d
OP_SVE_VZV_HSD	opcodes/aarch64-tbl.h	1943;"	d
OP_SVE_V_HSD	opcodes/aarch64-tbl.h	1949;"	d
OP_SVE_WU	opcodes/aarch64-tbl.h	1955;"	d
OP_SVE_WV_BHSD	opcodes/aarch64-tbl.h	1959;"	d
OP_SVE_XU	opcodes/aarch64-tbl.h	1966;"	d
OP_SVE_XUV_BHSD	opcodes/aarch64-tbl.h	1970;"	d
OP_SVE_XVW_BHSD	opcodes/aarch64-tbl.h	1977;"	d
OP_SVE_XV_BHSD	opcodes/aarch64-tbl.h	1984;"	d
OP_SVE_XWU	opcodes/aarch64-tbl.h	1991;"	d
OP_SVE_XXU	opcodes/aarch64-tbl.h	1995;"	d
OP_SW	opcodes/iq2000-desc.h	/^ , OP_SW = 43, OP_ANDOI = 44, OP_BMB = 45, OP_ORUI = 47$/;"	e	enum:opcodes
OP_SW	opcodes/lm32-desc.h	/^ , OP_SRUI = 0, OP_SUB = 50, OP_SW = 22, OP_USER = 51$/;"	e	enum:opcodes
OP_SXTL	include/opcode/aarch64.h	/^  OP_SXTL,$/;"	e	enum:aarch64_op
OP_SXTL2	include/opcode/aarch64.h	/^  OP_SXTL2,$/;"	e	enum:aarch64_op
OP_SYSOP	bfd/libhppa.h	/^  OP_SYSOP   = 0x00,$/;"	e	enum:hppa_opcode_type
OP_Sind	include/opcode/tic54x.h	/^  OP_Sind,$/;"	e	enum:optype
OP_Skip_MODRM	opcodes/i386-dis.c	/^OP_Skip_MODRM (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
OP_Smem	include/opcode/tic54x.h	/^  OP_Smem,$/;"	e	enum:optype
OP_T	include/opcode/tic54x.h	/^  OP_T, \/* "T" *\/$/;"	e	enum:optype
OP_T	opcodes/i386-dis.c	/^OP_T (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_TBEQ_MARKER	opcodes/m68hc11-opc.c	102;"	d	file:
OP_TBNE_MARKER	opcodes/m68hc11-opc.c	103;"	d	file:
OP_TFR_MARKER	opcodes/m68hc11-opc.c	99;"	d	file:
OP_TOTAL_NUM	include/opcode/aarch64.h	/^  OP_TOTAL_NUM,		\/* Pseudo.  *\/$/;"	e	enum:aarch64_op
OP_TRAP	sim/v850/sim-main.h	/^  OP_TRAP,$/;"	e	enum:op_types
OP_TRAP_ID	opcodes/m68hc11-opc.c	97;"	d	file:
OP_TRI	opcodes/xgate-opc.c	75;"	d	file:
OP_TRN	include/opcode/tic54x.h	/^  OP_TRN, \/* "TRN" *\/$/;"	e	enum:optype
OP_TS	include/opcode/tic54x.h	/^  OP_TS,$/;"	e	enum:optype
OP_UBFIZ	include/opcode/aarch64.h	/^  OP_UBFIZ,$/;"	e	enum:aarch64_op
OP_UBFX	include/opcode/aarch64.h	/^  OP_UBFX,$/;"	e	enum:aarch64_op
OP_UCONSTANT16	sim/cr16/simops.c	/^  OP_UCONSTANT16,$/;"	e	enum:op_types	file:
OP_UCONSTANT20	sim/cr16/simops.c	/^  OP_UCONSTANT20,$/;"	e	enum:op_types	file:
OP_UCONSTANT3	sim/cr16/simops.c	/^  OP_UCONSTANT3,$/;"	e	enum:op_types	file:
OP_UCONSTANT32	sim/cr16/simops.c	/^  OP_UCONSTANT32,$/;"	e	enum:op_types	file:
OP_UIMM16_REG_REG	sim/v850/sim-main.h	/^  OP_UIMM16_REG_REG,$/;"	e	enum:op_types
OP_UIMM_REG_REG	sim/v850/sim-main.h	/^  OP_UIMM_REG_REG,$/;"	e	enum:op_types
OP_UNDEF07	bfd/libhppa.h	/^  OP_UNDEF07 = 0x07,$/;"	e	enum:hppa_opcode_type
OP_UNDEF15	bfd/libhppa.h	/^  OP_UNDEF15 = 0x15,$/;"	e	enum:hppa_opcode_type
OP_UNDEF1d	bfd/libhppa.h	/^  OP_UNDEF1d = 0x1d,$/;"	e	enum:hppa_opcode_type
OP_UNDEF37	bfd/libhppa.h	/^  OP_UNDEF37 = 0x37,$/;"	e	enum:hppa_opcode_type
OP_UNDEF3f	bfd/libhppa.h	/^  OP_UNDEF3f = 0x3f,$/;"	e	enum:hppa_opcode_type
OP_UNKNOWN	sim/v850/sim-main.h	/^  OP_UNKNOWN,$/;"	e	enum:op_types
OP_UNSIGNED	include/opcode/cr16.h	217;"	d
OP_UNSIGNED	include/opcode/crx.h	225;"	d
OP_UNUSED_LAST	gdb/expression.h	/^    OP_UNUSED_LAST$/;"	e	enum:exp_opcode
OP_UPPER_64KB	include/opcode/crx.h	241;"	d
OP_USER	opcodes/lm32-desc.h	/^ , OP_SRUI = 0, OP_SUB = 50, OP_SW = 22, OP_USER = 51$/;"	e	enum:opcodes
OP_UXTB	include/opcode/aarch64.h	/^  OP_UXTB,$/;"	e	enum:aarch64_op
OP_UXTH	include/opcode/aarch64.h	/^  OP_UXTH,$/;"	e	enum:aarch64_op
OP_UXTL	include/opcode/aarch64.h	/^  OP_UXTL,$/;"	e	enum:aarch64_op
OP_UXTL2	include/opcode/aarch64.h	/^  OP_UXTL2,$/;"	e	enum:aarch64_op
OP_UXTW	include/opcode/aarch64.h	/^  OP_UXTW,$/;"	e	enum:aarch64_op
OP_V	opcodes/tic80-opc.c	580;"	d	file:
OP_VBR	sim/h8300/sim-main.h	/^  OP_VBR,		\/* Short-address Base Register.  *\/$/;"	e	enum:h8_typecodes
OP_VEX	opcodes/i386-dis.c	/^OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_VOID	sim/cr16/simops.c	/^  OP_VOID,$/;"	e	enum:op_types	file:
OP_VOID	sim/d10v/simops.c	/^  OP_VOID,$/;"	e	enum:op_types	file:
OP_VU0_MATCH_SUFFIX	include/opcode/mips.h	/^  OP_VU0_MATCH_SUFFIX,$/;"	e	enum:mips_operand_type
OP_VU0_SUFFIX	include/opcode/mips.h	/^  OP_VU0_SUFFIX,$/;"	e	enum:mips_operand_type
OP_Vex_2src	opcodes/i386-dis.c	/^OP_Vex_2src (int bytemode, int sizeflag)$/;"	f	file:
OP_Vex_2src_1	opcodes/i386-dis.c	/^OP_Vex_2src_1 (int bytemode, int sizeflag)$/;"	f	file:
OP_Vex_2src_2	opcodes/i386-dis.c	/^OP_Vex_2src_2 (int bytemode, int sizeflag)$/;"	f	file:
OP_WCSR	opcodes/lm32-desc.h	/^ , OP_WCSR = 52, OP_XNOR = 41, OP_XNORI = 9, OP_XOR = 38$/;"	e	enum:opcodes
OP_XMM	opcodes/i386-dis.c	/^OP_XMM (int bytemode, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
OP_XMM_Vex	opcodes/i386-dis.c	/^OP_XMM_Vex (int bytemode, int sizeflag)$/;"	f	file:
OP_XMM_VexW	opcodes/i386-dis.c	/^OP_XMM_VexW (int bytemode, int sizeflag)$/;"	f	file:
OP_XNOR	opcodes/lm32-desc.h	/^ , OP_WCSR = 52, OP_XNOR = 41, OP_XNORI = 9, OP_XOR = 38$/;"	e	enum:opcodes
OP_XNORI	opcodes/lm32-desc.h	/^ , OP_WCSR = 52, OP_XNOR = 41, OP_XNORI = 9, OP_XOR = 38$/;"	e	enum:opcodes
OP_XOR	opcodes/lm32-desc.h	/^ , OP_WCSR = 52, OP_XNOR = 41, OP_XNORI = 9, OP_XOR = 38$/;"	e	enum:opcodes
OP_XORI	opcodes/iq2000-desc.h	/^ , OP_ANDI = 12, OP_ORI = 13, OP_XORI = 14, OP_LUI = 15$/;"	e	enum:opcodes
OP_XORI	opcodes/lm32-desc.h	/^ , OP_XORI = 6$/;"	e	enum:opcodes
OP_XORL	gdb/i386-tdep.c	/^  OP_XORL,$/;"	e	enum:__anon1641	file:
OP_XS	opcodes/i386-dis.c	/^OP_XS (int bytemode, int sizeflag)$/;"	f	file:
OP_Xmem	include/opcode/tic54x.h	/^  OP_Xmem, \/* AR3 or AR4, indirect *\/$/;"	e	enum:optype
OP_Ymem	include/opcode/tic54x.h	/^  OP_Ymem, \/* AR3 or AR4, indirect *\/$/;"	e	enum:optype
OP_abs	gdb/testsuite/gdb.dwarf2/pr10770.c	45;"	d	file:
OP_adc	sim/avr/interp.c	/^    OP_adc,$/;"	e	enum:avr_opcode	file:
OP_add	sim/avr/interp.c	/^    OP_add,$/;"	e	enum:avr_opcode	file:
OP_adiw	sim/avr/interp.c	/^    OP_adiw,$/;"	e	enum:avr_opcode	file:
OP_and	gdb/testsuite/gdb.dwarf2/pr10770.c	46;"	d	file:
OP_and	sim/avr/interp.c	/^    OP_and,$/;"	e	enum:avr_opcode	file:
OP_andi	sim/avr/interp.c	/^    OP_andi,$/;"	e	enum:avr_opcode	file:
OP_asr	sim/avr/interp.c	/^    OP_asr,$/;"	e	enum:avr_opcode	file:
OP_bad	sim/avr/interp.c	/^    OP_bad,$/;"	e	enum:avr_opcode	file:
OP_bclr	sim/avr/interp.c	/^    OP_bclr,$/;"	e	enum:avr_opcode	file:
OP_bit_piece	gdb/testsuite/gdb.dwarf2/pr10770.c	178;"	d	file:
OP_bld	sim/avr/interp.c	/^    OP_bld,$/;"	e	enum:avr_opcode	file:
OP_bra	gdb/testsuite/gdb.dwarf2/pr10770.c	60;"	d	file:
OP_brbc	sim/avr/interp.c	/^    OP_brbc,$/;"	e	enum:avr_opcode	file:
OP_brbs	sim/avr/interp.c	/^    OP_brbs,$/;"	e	enum:avr_opcode	file:
OP_break	sim/avr/interp.c	/^    OP_break,$/;"	e	enum:avr_opcode	file:
OP_breg0	gdb/testsuite/gdb.dwarf2/pr10770.c	132;"	d	file:
OP_breg1	gdb/testsuite/gdb.dwarf2/pr10770.c	133;"	d	file:
OP_breg10	gdb/testsuite/gdb.dwarf2/pr10770.c	142;"	d	file:
OP_breg11	gdb/testsuite/gdb.dwarf2/pr10770.c	143;"	d	file:
OP_breg12	gdb/testsuite/gdb.dwarf2/pr10770.c	144;"	d	file:
OP_breg13	gdb/testsuite/gdb.dwarf2/pr10770.c	145;"	d	file:
OP_breg14	gdb/testsuite/gdb.dwarf2/pr10770.c	146;"	d	file:
OP_breg15	gdb/testsuite/gdb.dwarf2/pr10770.c	147;"	d	file:
OP_breg16	gdb/testsuite/gdb.dwarf2/pr10770.c	148;"	d	file:
OP_breg17	gdb/testsuite/gdb.dwarf2/pr10770.c	149;"	d	file:
OP_breg18	gdb/testsuite/gdb.dwarf2/pr10770.c	150;"	d	file:
OP_breg19	gdb/testsuite/gdb.dwarf2/pr10770.c	151;"	d	file:
OP_breg2	gdb/testsuite/gdb.dwarf2/pr10770.c	134;"	d	file:
OP_breg20	gdb/testsuite/gdb.dwarf2/pr10770.c	152;"	d	file:
OP_breg21	gdb/testsuite/gdb.dwarf2/pr10770.c	153;"	d	file:
OP_breg22	gdb/testsuite/gdb.dwarf2/pr10770.c	154;"	d	file:
OP_breg23	gdb/testsuite/gdb.dwarf2/pr10770.c	155;"	d	file:
OP_breg24	gdb/testsuite/gdb.dwarf2/pr10770.c	156;"	d	file:
OP_breg25	gdb/testsuite/gdb.dwarf2/pr10770.c	157;"	d	file:
OP_breg26	gdb/testsuite/gdb.dwarf2/pr10770.c	158;"	d	file:
OP_breg27	gdb/testsuite/gdb.dwarf2/pr10770.c	159;"	d	file:
OP_breg28	gdb/testsuite/gdb.dwarf2/pr10770.c	160;"	d	file:
OP_breg29	gdb/testsuite/gdb.dwarf2/pr10770.c	161;"	d	file:
OP_breg3	gdb/testsuite/gdb.dwarf2/pr10770.c	135;"	d	file:
OP_breg30	gdb/testsuite/gdb.dwarf2/pr10770.c	162;"	d	file:
OP_breg31	gdb/testsuite/gdb.dwarf2/pr10770.c	163;"	d	file:
OP_breg4	gdb/testsuite/gdb.dwarf2/pr10770.c	136;"	d	file:
OP_breg5	gdb/testsuite/gdb.dwarf2/pr10770.c	137;"	d	file:
OP_breg6	gdb/testsuite/gdb.dwarf2/pr10770.c	138;"	d	file:
OP_breg7	gdb/testsuite/gdb.dwarf2/pr10770.c	139;"	d	file:
OP_breg8	gdb/testsuite/gdb.dwarf2/pr10770.c	140;"	d	file:
OP_breg9	gdb/testsuite/gdb.dwarf2/pr10770.c	141;"	d	file:
OP_bregx	gdb/testsuite/gdb.dwarf2/pr10770.c	166;"	d	file:
OP_bset	sim/avr/interp.c	/^    OP_bset,$/;"	e	enum:avr_opcode	file:
OP_bst	sim/avr/interp.c	/^    OP_bst,$/;"	e	enum:avr_opcode	file:
OP_call	sim/avr/interp.c	/^    OP_call,$/;"	e	enum:avr_opcode	file:
OP_call2	gdb/testsuite/gdb.dwarf2/pr10770.c	173;"	d	file:
OP_call4	gdb/testsuite/gdb.dwarf2/pr10770.c	174;"	d	file:
OP_call_frame_cfa	gdb/testsuite/gdb.dwarf2/pr10770.c	177;"	d	file:
OP_cbi	sim/avr/interp.c	/^    OP_cbi,$/;"	e	enum:avr_opcode	file:
OP_com	sim/avr/interp.c	/^    OP_com,$/;"	e	enum:avr_opcode	file:
OP_const1s	gdb/testsuite/gdb.dwarf2/pr10770.c	29;"	d	file:
OP_const1u	gdb/testsuite/gdb.dwarf2/pr10770.c	28;"	d	file:
OP_const2s	gdb/testsuite/gdb.dwarf2/pr10770.c	31;"	d	file:
OP_const2u	gdb/testsuite/gdb.dwarf2/pr10770.c	30;"	d	file:
OP_const4s	gdb/testsuite/gdb.dwarf2/pr10770.c	33;"	d	file:
OP_const4u	gdb/testsuite/gdb.dwarf2/pr10770.c	32;"	d	file:
OP_const8s	gdb/testsuite/gdb.dwarf2/pr10770.c	35;"	d	file:
OP_const8u	gdb/testsuite/gdb.dwarf2/pr10770.c	34;"	d	file:
OP_consts	gdb/testsuite/gdb.dwarf2/pr10770.c	37;"	d	file:
OP_constu	gdb/testsuite/gdb.dwarf2/pr10770.c	36;"	d	file:
OP_cp	sim/avr/interp.c	/^    OP_cp,$/;"	e	enum:avr_opcode	file:
OP_cpc	sim/avr/interp.c	/^    OP_cpc,$/;"	e	enum:avr_opcode	file:
OP_cpi	sim/avr/interp.c	/^    OP_cpi,$/;"	e	enum:avr_opcode	file:
OP_cpse	sim/avr/interp.c	/^    OP_cpse,$/;"	e	enum:avr_opcode	file:
OP_dec	sim/avr/interp.c	/^    OP_dec,$/;"	e	enum:avr_opcode	file:
OP_deref	gdb/testsuite/gdb.dwarf2/pr10770.c	15;"	d	file:
OP_deref_size	gdb/testsuite/gdb.dwarf2/pr10770.c	168;"	d	file:
OP_div	gdb/testsuite/gdb.dwarf2/pr10770.c	47;"	d	file:
OP_dmad	include/opcode/tic54x.h	/^  OP_dmad, \/* DATA mem, direct *\/$/;"	e	enum:optype
OP_drop	gdb/testsuite/gdb.dwarf2/pr10770.c	39;"	d	file:
OP_dup	gdb/testsuite/gdb.dwarf2/pr10770.c	38;"	d	file:
OP_eicall	sim/avr/interp.c	/^    OP_eicall,$/;"	e	enum:avr_opcode	file:
OP_eijmp	sim/avr/interp.c	/^    OP_eijmp,$/;"	e	enum:avr_opcode	file:
OP_elpm	sim/avr/interp.c	/^    OP_elpm,$/;"	e	enum:avr_opcode	file:
OP_elpm_Z	sim/avr/interp.c	/^    OP_elpm_Z,$/;"	e	enum:avr_opcode	file:
OP_elpm_inc_Z	sim/avr/interp.c	/^    OP_elpm_inc_Z,$/;"	e	enum:avr_opcode	file:
OP_eor	sim/avr/interp.c	/^    OP_eor,$/;"	e	enum:avr_opcode	file:
OP_eq	gdb/testsuite/gdb.dwarf2/pr10770.c	61;"	d	file:
OP_fbreg	gdb/testsuite/gdb.dwarf2/pr10770.c	165;"	d	file:
OP_fmul	sim/avr/interp.c	/^    OP_fmul,$/;"	e	enum:avr_opcode	file:
OP_fmuls	sim/avr/interp.c	/^    OP_fmuls,$/;"	e	enum:avr_opcode	file:
OP_fmulsu	sim/avr/interp.c	/^    OP_fmulsu,$/;"	e	enum:avr_opcode	file:
OP_form_tls_address	gdb/testsuite/gdb.dwarf2/pr10770.c	176;"	d	file:
OP_ge	gdb/testsuite/gdb.dwarf2/pr10770.c	62;"	d	file:
OP_gt	gdb/testsuite/gdb.dwarf2/pr10770.c	63;"	d	file:
OP_icall	sim/avr/interp.c	/^    OP_icall,$/;"	e	enum:avr_opcode	file:
OP_ijmp	sim/avr/interp.c	/^    OP_ijmp,$/;"	e	enum:avr_opcode	file:
OP_in	sim/avr/interp.c	/^    OP_in,$/;"	e	enum:avr_opcode	file:
OP_inc	sim/avr/interp.c	/^    OP_inc,$/;"	e	enum:avr_opcode	file:
OP_indirE	opcodes/i386-dis.c	/^OP_indirE (int bytemode, int sizeflag)$/;"	f	file:
OP_jmp	sim/avr/interp.c	/^    OP_jmp,$/;"	e	enum:avr_opcode	file:
OP_k3	include/opcode/tic54x.h	/^  OP_k3, \/* 0-7 *\/$/;"	e	enum:optype
OP_k5	include/opcode/tic54x.h	/^  OP_k5, \/* 0 to 31 *\/$/;"	e	enum:optype
OP_k8	include/opcode/tic54x.h	/^  OP_k8, \/* -128 <= k <= 128 *\/$/;"	e	enum:optype
OP_k8u	include/opcode/tic54x.h	/^  OP_k8u, \/* 0 to 255 *\/$/;"	e	enum:optype
OP_k9	include/opcode/tic54x.h	/^  OP_k9, \/* 9 bits of data page (DP) address *\/$/;"	e	enum:optype
OP_ld_X	sim/avr/interp.c	/^    OP_ld_X,$/;"	e	enum:avr_opcode	file:
OP_ld_X_inc	sim/avr/interp.c	/^    OP_ld_X_inc,$/;"	e	enum:avr_opcode	file:
OP_ld_Y_inc	sim/avr/interp.c	/^    OP_ld_Y_inc,$/;"	e	enum:avr_opcode	file:
OP_ld_Z_inc	sim/avr/interp.c	/^    OP_ld_Z_inc,$/;"	e	enum:avr_opcode	file:
OP_ld_dec_X	sim/avr/interp.c	/^    OP_ld_dec_X,$/;"	e	enum:avr_opcode	file:
OP_ld_dec_Y	sim/avr/interp.c	/^    OP_ld_dec_Y,$/;"	e	enum:avr_opcode	file:
OP_ld_dec_Z	sim/avr/interp.c	/^    OP_ld_dec_Z,$/;"	e	enum:avr_opcode	file:
OP_ldd_Y	sim/avr/interp.c	/^    OP_ldd_Y,$/;"	e	enum:avr_opcode	file:
OP_ldd_Z	sim/avr/interp.c	/^    OP_ldd_Z,$/;"	e	enum:avr_opcode	file:
OP_ldi	sim/avr/interp.c	/^    OP_ldi,$/;"	e	enum:avr_opcode	file:
OP_lds	sim/avr/interp.c	/^    OP_lds$/;"	e	enum:avr_opcode	file:
OP_le	gdb/testsuite/gdb.dwarf2/pr10770.c	64;"	d	file:
OP_lit0	gdb/testsuite/gdb.dwarf2/pr10770.c	68;"	d	file:
OP_lit1	gdb/testsuite/gdb.dwarf2/pr10770.c	69;"	d	file:
OP_lit10	gdb/testsuite/gdb.dwarf2/pr10770.c	78;"	d	file:
OP_lit11	gdb/testsuite/gdb.dwarf2/pr10770.c	79;"	d	file:
OP_lit12	gdb/testsuite/gdb.dwarf2/pr10770.c	80;"	d	file:
OP_lit13	gdb/testsuite/gdb.dwarf2/pr10770.c	81;"	d	file:
OP_lit14	gdb/testsuite/gdb.dwarf2/pr10770.c	82;"	d	file:
OP_lit15	gdb/testsuite/gdb.dwarf2/pr10770.c	83;"	d	file:
OP_lit16	gdb/testsuite/gdb.dwarf2/pr10770.c	84;"	d	file:
OP_lit17	gdb/testsuite/gdb.dwarf2/pr10770.c	85;"	d	file:
OP_lit18	gdb/testsuite/gdb.dwarf2/pr10770.c	86;"	d	file:
OP_lit19	gdb/testsuite/gdb.dwarf2/pr10770.c	87;"	d	file:
OP_lit2	gdb/testsuite/gdb.dwarf2/pr10770.c	70;"	d	file:
OP_lit20	gdb/testsuite/gdb.dwarf2/pr10770.c	88;"	d	file:
OP_lit21	gdb/testsuite/gdb.dwarf2/pr10770.c	89;"	d	file:
OP_lit22	gdb/testsuite/gdb.dwarf2/pr10770.c	90;"	d	file:
OP_lit23	gdb/testsuite/gdb.dwarf2/pr10770.c	91;"	d	file:
OP_lit24	gdb/testsuite/gdb.dwarf2/pr10770.c	92;"	d	file:
OP_lit25	gdb/testsuite/gdb.dwarf2/pr10770.c	93;"	d	file:
OP_lit26	gdb/testsuite/gdb.dwarf2/pr10770.c	94;"	d	file:
OP_lit27	gdb/testsuite/gdb.dwarf2/pr10770.c	95;"	d	file:
OP_lit28	gdb/testsuite/gdb.dwarf2/pr10770.c	96;"	d	file:
OP_lit29	gdb/testsuite/gdb.dwarf2/pr10770.c	97;"	d	file:
OP_lit3	gdb/testsuite/gdb.dwarf2/pr10770.c	71;"	d	file:
OP_lit30	gdb/testsuite/gdb.dwarf2/pr10770.c	98;"	d	file:
OP_lit31	gdb/testsuite/gdb.dwarf2/pr10770.c	99;"	d	file:
OP_lit4	gdb/testsuite/gdb.dwarf2/pr10770.c	72;"	d	file:
OP_lit5	gdb/testsuite/gdb.dwarf2/pr10770.c	73;"	d	file:
OP_lit6	gdb/testsuite/gdb.dwarf2/pr10770.c	74;"	d	file:
OP_lit7	gdb/testsuite/gdb.dwarf2/pr10770.c	75;"	d	file:
OP_lit8	gdb/testsuite/gdb.dwarf2/pr10770.c	76;"	d	file:
OP_lit9	gdb/testsuite/gdb.dwarf2/pr10770.c	77;"	d	file:
OP_lk	include/opcode/tic54x.h	/^  OP_lk, \/* 16-bit immediate, '#' optional *\/$/;"	e	enum:optype
OP_lku	include/opcode/tic54x.h	/^  OP_lku, \/* 0 to 65535 *\/$/;"	e	enum:optype
OP_lpm	sim/avr/interp.c	/^    OP_lpm,$/;"	e	enum:avr_opcode	file:
OP_lpm_Z	sim/avr/interp.c	/^    OP_lpm_Z,$/;"	e	enum:avr_opcode	file:
OP_lpm_inc_Z	sim/avr/interp.c	/^    OP_lpm_inc_Z,$/;"	e	enum:avr_opcode	file:
OP_lsr	sim/avr/interp.c	/^    OP_lsr,$/;"	e	enum:avr_opcode	file:
OP_lt	gdb/testsuite/gdb.dwarf2/pr10770.c	65;"	d	file:
OP_mADD	opcodes/xgate-opc.c	91;"	d	file:
OP_mAND	opcodes/xgate-opc.c	92;"	d	file:
OP_mCPC	opcodes/xgate-opc.c	93;"	d	file:
OP_mLDW	opcodes/xgate-opc.c	94;"	d	file:
OP_mSUB	opcodes/xgate-opc.c	95;"	d	file:
OP_minus	gdb/testsuite/gdb.dwarf2/pr10770.c	48;"	d	file:
OP_mod	gdb/testsuite/gdb.dwarf2/pr10770.c	49;"	d	file:
OP_mov	sim/avr/interp.c	/^    OP_mov,$/;"	e	enum:avr_opcode	file:
OP_movw	sim/avr/interp.c	/^    OP_movw,$/;"	e	enum:avr_opcode	file:
OP_mul	gdb/testsuite/gdb.dwarf2/pr10770.c	50;"	d	file:
OP_mul	sim/avr/interp.c	/^    OP_mul,$/;"	e	enum:avr_opcode	file:
OP_muls	sim/avr/interp.c	/^    OP_muls,$/;"	e	enum:avr_opcode	file:
OP_mulsu	sim/avr/interp.c	/^    OP_mulsu,$/;"	e	enum:avr_opcode	file:
OP_ne	gdb/testsuite/gdb.dwarf2/pr10770.c	66;"	d	file:
OP_neg	gdb/testsuite/gdb.dwarf2/pr10770.c	51;"	d	file:
OP_neg	sim/avr/interp.c	/^    OP_neg,$/;"	e	enum:avr_opcode	file:
OP_nop	gdb/testsuite/gdb.dwarf2/pr10770.c	170;"	d	file:
OP_nop	sim/avr/interp.c	/^    OP_nop,$/;"	e	enum:avr_opcode	file:
OP_nop_termination	gdb/testsuite/gdb.dwarf2/pr10770.c	171;"	d	file:
OP_not	gdb/testsuite/gdb.dwarf2/pr10770.c	52;"	d	file:
OP_or	gdb/testsuite/gdb.dwarf2/pr10770.c	53;"	d	file:
OP_or	sim/avr/interp.c	/^    OP_or,$/;"	e	enum:avr_opcode	file:
OP_ori	sim/avr/interp.c	/^    OP_ori,$/;"	e	enum:avr_opcode	file:
OP_out	sim/avr/interp.c	/^    OP_out,$/;"	e	enum:avr_opcode	file:
OP_over	gdb/testsuite/gdb.dwarf2/pr10770.c	40;"	d	file:
OP_pick	gdb/testsuite/gdb.dwarf2/pr10770.c	41;"	d	file:
OP_piece	gdb/testsuite/gdb.dwarf2/pr10770.c	167;"	d	file:
OP_plus	gdb/testsuite/gdb.dwarf2/pr10770.c	54;"	d	file:
OP_plus_uconst	gdb/testsuite/gdb.dwarf2/pr10770.c	55;"	d	file:
OP_pmad	include/opcode/tic54x.h	/^  OP_pmad, \/* PROG mem, direct *\/$/;"	e	enum:optype
OP_pop	sim/avr/interp.c	/^    OP_pop,$/;"	e	enum:avr_opcode	file:
OP_push	sim/avr/interp.c	/^    OP_push,$/;"	e	enum:avr_opcode	file:
OP_push_object_address	gdb/testsuite/gdb.dwarf2/pr10770.c	172;"	d	file:
OP_rcall	sim/avr/interp.c	/^    OP_rcall,$/;"	e	enum:avr_opcode	file:
OP_reg0	gdb/testsuite/gdb.dwarf2/pr10770.c	100;"	d	file:
OP_reg1	gdb/testsuite/gdb.dwarf2/pr10770.c	101;"	d	file:
OP_reg10	gdb/testsuite/gdb.dwarf2/pr10770.c	110;"	d	file:
OP_reg11	gdb/testsuite/gdb.dwarf2/pr10770.c	111;"	d	file:
OP_reg12	gdb/testsuite/gdb.dwarf2/pr10770.c	112;"	d	file:
OP_reg13	gdb/testsuite/gdb.dwarf2/pr10770.c	113;"	d	file:
OP_reg14	gdb/testsuite/gdb.dwarf2/pr10770.c	114;"	d	file:
OP_reg15	gdb/testsuite/gdb.dwarf2/pr10770.c	115;"	d	file:
OP_reg16	gdb/testsuite/gdb.dwarf2/pr10770.c	116;"	d	file:
OP_reg17	gdb/testsuite/gdb.dwarf2/pr10770.c	117;"	d	file:
OP_reg18	gdb/testsuite/gdb.dwarf2/pr10770.c	118;"	d	file:
OP_reg19	gdb/testsuite/gdb.dwarf2/pr10770.c	119;"	d	file:
OP_reg2	gdb/testsuite/gdb.dwarf2/pr10770.c	102;"	d	file:
OP_reg20	gdb/testsuite/gdb.dwarf2/pr10770.c	120;"	d	file:
OP_reg21	gdb/testsuite/gdb.dwarf2/pr10770.c	121;"	d	file:
OP_reg22	gdb/testsuite/gdb.dwarf2/pr10770.c	122;"	d	file:
OP_reg23	gdb/testsuite/gdb.dwarf2/pr10770.c	123;"	d	file:
OP_reg24	gdb/testsuite/gdb.dwarf2/pr10770.c	124;"	d	file:
OP_reg25	gdb/testsuite/gdb.dwarf2/pr10770.c	125;"	d	file:
OP_reg26	gdb/testsuite/gdb.dwarf2/pr10770.c	126;"	d	file:
OP_reg27	gdb/testsuite/gdb.dwarf2/pr10770.c	127;"	d	file:
OP_reg28	gdb/testsuite/gdb.dwarf2/pr10770.c	128;"	d	file:
OP_reg29	gdb/testsuite/gdb.dwarf2/pr10770.c	129;"	d	file:
OP_reg3	gdb/testsuite/gdb.dwarf2/pr10770.c	103;"	d	file:
OP_reg30	gdb/testsuite/gdb.dwarf2/pr10770.c	130;"	d	file:
OP_reg31	gdb/testsuite/gdb.dwarf2/pr10770.c	131;"	d	file:
OP_reg4	gdb/testsuite/gdb.dwarf2/pr10770.c	104;"	d	file:
OP_reg5	gdb/testsuite/gdb.dwarf2/pr10770.c	105;"	d	file:
OP_reg6	gdb/testsuite/gdb.dwarf2/pr10770.c	106;"	d	file:
OP_reg7	gdb/testsuite/gdb.dwarf2/pr10770.c	107;"	d	file:
OP_reg8	gdb/testsuite/gdb.dwarf2/pr10770.c	108;"	d	file:
OP_reg9	gdb/testsuite/gdb.dwarf2/pr10770.c	109;"	d	file:
OP_regx	gdb/testsuite/gdb.dwarf2/pr10770.c	164;"	d	file:
OP_ret	sim/avr/interp.c	/^    OP_ret,$/;"	e	enum:avr_opcode	file:
OP_reti	sim/avr/interp.c	/^    OP_reti,$/;"	e	enum:avr_opcode	file:
OP_rjmp	sim/avr/interp.c	/^    OP_rjmp,$/;"	e	enum:avr_opcode	file:
OP_ror	sim/avr/interp.c	/^    OP_ror,$/;"	e	enum:avr_opcode	file:
OP_rot	gdb/testsuite/gdb.dwarf2/pr10770.c	43;"	d	file:
OP_sI	opcodes/i386-dis.c	/^OP_sI (int bytemode, int sizeflag)$/;"	f	file:
OP_sbc	sim/avr/interp.c	/^    OP_sbc,$/;"	e	enum:avr_opcode	file:
OP_sbci	sim/avr/interp.c	/^    OP_sbci,$/;"	e	enum:avr_opcode	file:
OP_sbi	sim/avr/interp.c	/^    OP_sbi,$/;"	e	enum:avr_opcode	file:
OP_sbic	sim/avr/interp.c	/^    OP_sbic,$/;"	e	enum:avr_opcode	file:
OP_sbis	sim/avr/interp.c	/^    OP_sbis,$/;"	e	enum:avr_opcode	file:
OP_sbiw	sim/avr/interp.c	/^    OP_sbiw,$/;"	e	enum:avr_opcode	file:
OP_sbrc	sim/avr/interp.c	/^    OP_sbrc,$/;"	e	enum:avr_opcode	file:
OP_sbrs	sim/avr/interp.c	/^    OP_sbrs,$/;"	e	enum:avr_opcode	file:
OP_shl	gdb/testsuite/gdb.dwarf2/pr10770.c	56;"	d	file:
OP_shr	gdb/testsuite/gdb.dwarf2/pr10770.c	57;"	d	file:
OP_shra	gdb/testsuite/gdb.dwarf2/pr10770.c	58;"	d	file:
OP_skip	gdb/testsuite/gdb.dwarf2/pr10770.c	67;"	d	file:
OP_st_X	sim/avr/interp.c	/^    OP_st_X,$/;"	e	enum:avr_opcode	file:
OP_st_X_inc	sim/avr/interp.c	/^    OP_st_X_inc,$/;"	e	enum:avr_opcode	file:
OP_st_Y_inc	sim/avr/interp.c	/^    OP_st_Y_inc,$/;"	e	enum:avr_opcode	file:
OP_st_Z_inc	sim/avr/interp.c	/^    OP_st_Z_inc,$/;"	e	enum:avr_opcode	file:
OP_st_dec_X	sim/avr/interp.c	/^    OP_st_dec_X,$/;"	e	enum:avr_opcode	file:
OP_st_dec_Y	sim/avr/interp.c	/^    OP_st_dec_Y,$/;"	e	enum:avr_opcode	file:
OP_st_dec_Z	sim/avr/interp.c	/^    OP_st_dec_Z,$/;"	e	enum:avr_opcode	file:
OP_stack_value	gdb/testsuite/gdb.dwarf2/pr10770.c	180;"	d	file:
OP_std_Y	sim/avr/interp.c	/^    OP_std_Y,$/;"	e	enum:avr_opcode	file:
OP_std_Z	sim/avr/interp.c	/^    OP_std_Z,$/;"	e	enum:avr_opcode	file:
OP_sts	sim/avr/interp.c	/^    OP_sts,$/;"	e	enum:avr_opcode	file:
OP_sub	sim/avr/interp.c	/^    OP_sub,$/;"	e	enum:avr_opcode	file:
OP_subi	sim/avr/interp.c	/^    OP_subi,$/;"	e	enum:avr_opcode	file:
OP_swap	gdb/testsuite/gdb.dwarf2/pr10770.c	42;"	d	file:
OP_swap	sim/avr/interp.c	/^    OP_swap,$/;"	e	enum:avr_opcode	file:
OP_unknown	sim/avr/interp.c	/^    OP_unknown,$/;"	e	enum:avr_opcode	file:
OP_xderef	gdb/testsuite/gdb.dwarf2/pr10770.c	44;"	d	file:
OP_xderef_size	gdb/testsuite/gdb.dwarf2/pr10770.c	169;"	d	file:
OP_xor	gdb/testsuite/gdb.dwarf2/pr10770.c	59;"	d	file:
OP_xpmad	include/opcode/tic54x.h	/^  OP_xpmad,$/;"	e	enum:optype
OP_xpmad_ms7	include/opcode/tic54x.h	/^  OP_xpmad_ms7,$/;"	e	enum:optype
OPs	opcodes/rx-decode.c	86;"	d	file:
OQK_MISC	opcodes/aarch64-opc.c	/^  OQK_MISC,$/;"	e	enum:operand_qualifier_kind	file:
OQK_NIL	opcodes/aarch64-opc.c	/^  OQK_NIL,$/;"	e	enum:operand_qualifier_kind	file:
OQK_OPD_VARIANT	opcodes/aarch64-opc.c	/^  OQK_OPD_VARIANT,$/;"	e	enum:operand_qualifier_kind	file:
OQK_VALUE_IN_RANGE	opcodes/aarch64-opc.c	/^  OQK_VALUE_IN_RANGE,$/;"	e	enum:operand_qualifier_kind	file:
OR16	include/opcode/h8300.h	/^  OR16 =	RS16,$/;"	e	enum:h8_flags
OR1K32BF_CPU_DATA	sim/or1k/cpu.h	/^} OR1K32BF_CPU_DATA;$/;"	t	typeref:struct:__anon86
OR1K32BF_DECODE_H	sim/or1k/decode.h	26;"	d
OR1K32BF_INSN_LF_ADD_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST7, OR1K32BF_INSN_L_CUST8, OR1K32BF_INSN_LF_ADD_S, OR1K32BF_INSN_LF_SUB_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_CUST1_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_CUST1_S, OR1K32BF_INSN__MAX$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_DIV_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_MUL_S, OR1K32BF_INSN_LF_DIV_S, OR1K32BF_INSN_LF_REM_S, OR1K32BF_INSN_LF_ITOF_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_EQ_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_FTOI_S, OR1K32BF_INSN_LF_EQ_S, OR1K32BF_INSN_LF_NE_S, OR1K32BF_INSN_LF_GE_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_FTOI_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_FTOI_S, OR1K32BF_INSN_LF_EQ_S, OR1K32BF_INSN_LF_NE_S, OR1K32BF_INSN_LF_GE_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_GE_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_FTOI_S, OR1K32BF_INSN_LF_EQ_S, OR1K32BF_INSN_LF_NE_S, OR1K32BF_INSN_LF_GE_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_GT_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_GT_S, OR1K32BF_INSN_LF_LT_S, OR1K32BF_INSN_LF_LE_S, OR1K32BF_INSN_LF_MADD_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_ITOF_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_MUL_S, OR1K32BF_INSN_LF_DIV_S, OR1K32BF_INSN_LF_REM_S, OR1K32BF_INSN_LF_ITOF_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_LE_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_GT_S, OR1K32BF_INSN_LF_LT_S, OR1K32BF_INSN_LF_LE_S, OR1K32BF_INSN_LF_MADD_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_LT_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_GT_S, OR1K32BF_INSN_LF_LT_S, OR1K32BF_INSN_LF_LE_S, OR1K32BF_INSN_LF_MADD_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_MADD_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_GT_S, OR1K32BF_INSN_LF_LT_S, OR1K32BF_INSN_LF_LE_S, OR1K32BF_INSN_LF_MADD_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_MUL_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_MUL_S, OR1K32BF_INSN_LF_DIV_S, OR1K32BF_INSN_LF_REM_S, OR1K32BF_INSN_LF_ITOF_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_NE_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_FTOI_S, OR1K32BF_INSN_LF_EQ_S, OR1K32BF_INSN_LF_NE_S, OR1K32BF_INSN_LF_GE_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_REM_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_MUL_S, OR1K32BF_INSN_LF_DIV_S, OR1K32BF_INSN_LF_REM_S, OR1K32BF_INSN_LF_ITOF_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_LF_SUB_S	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST7, OR1K32BF_INSN_L_CUST8, OR1K32BF_INSN_LF_ADD_S, OR1K32BF_INSN_LF_SUB_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ADD	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XOR, OR1K32BF_INSN_L_ADD, OR1K32BF_INSN_L_SUB, OR1K32BF_INSN_L_ADDC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ADDC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XOR, OR1K32BF_INSN_L_ADD, OR1K32BF_INSN_L_SUB, OR1K32BF_INSN_L_ADDC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ADDI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XORI, OR1K32BF_INSN_L_ADDI, OR1K32BF_INSN_L_ADDIC, OR1K32BF_INSN_L_MULI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ADDIC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XORI, OR1K32BF_INSN_L_ADDI, OR1K32BF_INSN_L_ADDIC, OR1K32BF_INSN_L_MULI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_AND	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_ROR, OR1K32BF_INSN_L_RORI, OR1K32BF_INSN_L_AND, OR1K32BF_INSN_L_OR$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ANDI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_FF1, OR1K32BF_INSN_L_FL1, OR1K32BF_INSN_L_ANDI, OR1K32BF_INSN_L_ORI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_BF	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_JR, OR1K32BF_INSN_L_JALR, OR1K32BF_INSN_L_BNF, OR1K32BF_INSN_L_BF$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_BNF	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_JR, OR1K32BF_INSN_L_JALR, OR1K32BF_INSN_L_BNF, OR1K32BF_INSN_L_BF$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CMOV	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTWS, OR1K32BF_INSN_L_EXTWZ, OR1K32BF_INSN_L_CMOV, OR1K32BF_INSN_L_SFGTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CSYNC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CSYNC, OR1K32BF_INSN_L_RFE, OR1K32BF_INSN_L_NOP_IMM, OR1K32BF_INSN_L_MOVHI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST1	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MSB, OR1K32BF_INSN_L_MACI, OR1K32BF_INSN_L_CUST1, OR1K32BF_INSN_L_CUST2$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST2	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MSB, OR1K32BF_INSN_L_MACI, OR1K32BF_INSN_L_CUST1, OR1K32BF_INSN_L_CUST2$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST3	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST3, OR1K32BF_INSN_L_CUST4, OR1K32BF_INSN_L_CUST5, OR1K32BF_INSN_L_CUST6$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST4	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST3, OR1K32BF_INSN_L_CUST4, OR1K32BF_INSN_L_CUST5, OR1K32BF_INSN_L_CUST6$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST5	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST3, OR1K32BF_INSN_L_CUST4, OR1K32BF_INSN_L_CUST5, OR1K32BF_INSN_L_CUST6$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST6	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST3, OR1K32BF_INSN_L_CUST4, OR1K32BF_INSN_L_CUST5, OR1K32BF_INSN_L_CUST6$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST7	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST7, OR1K32BF_INSN_L_CUST8, OR1K32BF_INSN_LF_ADD_S, OR1K32BF_INSN_LF_SUB_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_CUST8	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CUST7, OR1K32BF_INSN_L_CUST8, OR1K32BF_INSN_LF_ADD_S, OR1K32BF_INSN_LF_SUB_S$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_DIV	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MUL, OR1K32BF_INSN_L_MULU, OR1K32BF_INSN_L_DIV, OR1K32BF_INSN_L_DIVU$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_DIVU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MUL, OR1K32BF_INSN_L_MULU, OR1K32BF_INSN_L_DIV, OR1K32BF_INSN_L_DIVU$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTBS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTHS, OR1K32BF_INSN_L_EXTBS, OR1K32BF_INSN_L_EXTHZ, OR1K32BF_INSN_L_EXTBZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTBZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTHS, OR1K32BF_INSN_L_EXTBS, OR1K32BF_INSN_L_EXTHZ, OR1K32BF_INSN_L_EXTBZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTHS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTHS, OR1K32BF_INSN_L_EXTBS, OR1K32BF_INSN_L_EXTHZ, OR1K32BF_INSN_L_EXTBZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTHZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTHS, OR1K32BF_INSN_L_EXTBS, OR1K32BF_INSN_L_EXTHZ, OR1K32BF_INSN_L_EXTBZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTWS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTWS, OR1K32BF_INSN_L_EXTWZ, OR1K32BF_INSN_L_CMOV, OR1K32BF_INSN_L_SFGTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_EXTWZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTWS, OR1K32BF_INSN_L_EXTWZ, OR1K32BF_INSN_L_CMOV, OR1K32BF_INSN_L_SFGTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_FF1	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_FF1, OR1K32BF_INSN_L_FL1, OR1K32BF_INSN_L_ANDI, OR1K32BF_INSN_L_ORI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_FL1	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_FF1, OR1K32BF_INSN_L_FL1, OR1K32BF_INSN_L_ANDI, OR1K32BF_INSN_L_ORI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_J	sim/or1k/decode.h	/^ , OR1K32BF_INSN_X_CHAIN, OR1K32BF_INSN_X_BEGIN, OR1K32BF_INSN_L_J, OR1K32BF_INSN_L_JAL$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_JAL	sim/or1k/decode.h	/^ , OR1K32BF_INSN_X_CHAIN, OR1K32BF_INSN_X_BEGIN, OR1K32BF_INSN_L_J, OR1K32BF_INSN_L_JAL$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_JALR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_JR, OR1K32BF_INSN_L_JALR, OR1K32BF_INSN_L_BNF, OR1K32BF_INSN_L_BF$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_JR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_JR, OR1K32BF_INSN_L_JALR, OR1K32BF_INSN_L_BNF, OR1K32BF_INSN_L_BF$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LBS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LWS, OR1K32BF_INSN_L_LWA, OR1K32BF_INSN_L_LBZ, OR1K32BF_INSN_L_LBS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LBZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LWS, OR1K32BF_INSN_L_LWA, OR1K32BF_INSN_L_LBZ, OR1K32BF_INSN_L_LBS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LHS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LHZ, OR1K32BF_INSN_L_LHS, OR1K32BF_INSN_L_SW, OR1K32BF_INSN_L_SB$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LHZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LHZ, OR1K32BF_INSN_L_LHS, OR1K32BF_INSN_L_SW, OR1K32BF_INSN_L_SB$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LWA	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LWS, OR1K32BF_INSN_L_LWA, OR1K32BF_INSN_L_LBZ, OR1K32BF_INSN_L_LBS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LWS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LWS, OR1K32BF_INSN_L_LWA, OR1K32BF_INSN_L_LBZ, OR1K32BF_INSN_L_LBS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_LWZ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MACRC, OR1K32BF_INSN_L_MFSPR, OR1K32BF_INSN_L_MTSPR, OR1K32BF_INSN_L_LWZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MAC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFEQI, OR1K32BF_INSN_L_SFNE, OR1K32BF_INSN_L_SFNEI, OR1K32BF_INSN_L_MAC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MACI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MSB, OR1K32BF_INSN_L_MACI, OR1K32BF_INSN_L_CUST1, OR1K32BF_INSN_L_CUST2$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MACRC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MACRC, OR1K32BF_INSN_L_MFSPR, OR1K32BF_INSN_L_MTSPR, OR1K32BF_INSN_L_LWZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MFSPR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MACRC, OR1K32BF_INSN_L_MFSPR, OR1K32BF_INSN_L_MTSPR, OR1K32BF_INSN_L_LWZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MOVHI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CSYNC, OR1K32BF_INSN_L_RFE, OR1K32BF_INSN_L_NOP_IMM, OR1K32BF_INSN_L_MOVHI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MSB	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MSB, OR1K32BF_INSN_L_MACI, OR1K32BF_INSN_L_CUST1, OR1K32BF_INSN_L_CUST2$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MSYNC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_TRAP, OR1K32BF_INSN_L_SYS, OR1K32BF_INSN_L_MSYNC, OR1K32BF_INSN_L_PSYNC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MTSPR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MACRC, OR1K32BF_INSN_L_MFSPR, OR1K32BF_INSN_L_MTSPR, OR1K32BF_INSN_L_LWZ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MUL	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MUL, OR1K32BF_INSN_L_MULU, OR1K32BF_INSN_L_DIV, OR1K32BF_INSN_L_DIVU$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MULI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XORI, OR1K32BF_INSN_L_ADDI, OR1K32BF_INSN_L_ADDIC, OR1K32BF_INSN_L_MULI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_MULU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_MUL, OR1K32BF_INSN_L_MULU, OR1K32BF_INSN_L_DIV, OR1K32BF_INSN_L_DIVU$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_NOP_IMM	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CSYNC, OR1K32BF_INSN_L_RFE, OR1K32BF_INSN_L_NOP_IMM, OR1K32BF_INSN_L_MOVHI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_OR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_ROR, OR1K32BF_INSN_L_RORI, OR1K32BF_INSN_L_AND, OR1K32BF_INSN_L_OR$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ORI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_FF1, OR1K32BF_INSN_L_FL1, OR1K32BF_INSN_L_ANDI, OR1K32BF_INSN_L_ORI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_PSYNC	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_TRAP, OR1K32BF_INSN_L_SYS, OR1K32BF_INSN_L_MSYNC, OR1K32BF_INSN_L_PSYNC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_RFE	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_CSYNC, OR1K32BF_INSN_L_RFE, OR1K32BF_INSN_L_NOP_IMM, OR1K32BF_INSN_L_MOVHI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_ROR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_ROR, OR1K32BF_INSN_L_RORI, OR1K32BF_INSN_L_AND, OR1K32BF_INSN_L_OR$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_RORI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_ROR, OR1K32BF_INSN_L_RORI, OR1K32BF_INSN_L_AND, OR1K32BF_INSN_L_OR$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SB	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LHZ, OR1K32BF_INSN_L_LHS, OR1K32BF_INSN_L_SW, OR1K32BF_INSN_L_SB$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFEQ	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLESI, OR1K32BF_INSN_L_SFLEU, OR1K32BF_INSN_L_SFLEUI, OR1K32BF_INSN_L_SFEQ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFEQI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFEQI, OR1K32BF_INSN_L_SFNE, OR1K32BF_INSN_L_SFNEI, OR1K32BF_INSN_L_MAC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGES	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGTSI, OR1K32BF_INSN_L_SFGTU, OR1K32BF_INSN_L_SFGTUI, OR1K32BF_INSN_L_SFGES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGESI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGESI, OR1K32BF_INSN_L_SFGEU, OR1K32BF_INSN_L_SFGEUI, OR1K32BF_INSN_L_SFLTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGEU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGESI, OR1K32BF_INSN_L_SFGEU, OR1K32BF_INSN_L_SFGEUI, OR1K32BF_INSN_L_SFLTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGEUI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGESI, OR1K32BF_INSN_L_SFGEU, OR1K32BF_INSN_L_SFGEUI, OR1K32BF_INSN_L_SFLTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGTS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_EXTWS, OR1K32BF_INSN_L_EXTWZ, OR1K32BF_INSN_L_CMOV, OR1K32BF_INSN_L_SFGTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGTSI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGTSI, OR1K32BF_INSN_L_SFGTU, OR1K32BF_INSN_L_SFGTUI, OR1K32BF_INSN_L_SFGES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGTU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGTSI, OR1K32BF_INSN_L_SFGTU, OR1K32BF_INSN_L_SFGTUI, OR1K32BF_INSN_L_SFGES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFGTUI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGTSI, OR1K32BF_INSN_L_SFGTU, OR1K32BF_INSN_L_SFGTUI, OR1K32BF_INSN_L_SFGES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLES	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLTSI, OR1K32BF_INSN_L_SFLTU, OR1K32BF_INSN_L_SFLTUI, OR1K32BF_INSN_L_SFLES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLESI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLESI, OR1K32BF_INSN_L_SFLEU, OR1K32BF_INSN_L_SFLEUI, OR1K32BF_INSN_L_SFEQ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLEU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLESI, OR1K32BF_INSN_L_SFLEU, OR1K32BF_INSN_L_SFLEUI, OR1K32BF_INSN_L_SFEQ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLEUI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLESI, OR1K32BF_INSN_L_SFLEU, OR1K32BF_INSN_L_SFLEUI, OR1K32BF_INSN_L_SFEQ$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLTS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFGESI, OR1K32BF_INSN_L_SFGEU, OR1K32BF_INSN_L_SFGEUI, OR1K32BF_INSN_L_SFLTS$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLTSI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLTSI, OR1K32BF_INSN_L_SFLTU, OR1K32BF_INSN_L_SFLTUI, OR1K32BF_INSN_L_SFLES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLTU	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLTSI, OR1K32BF_INSN_L_SFLTU, OR1K32BF_INSN_L_SFLTUI, OR1K32BF_INSN_L_SFLES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFLTUI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFLTSI, OR1K32BF_INSN_L_SFLTU, OR1K32BF_INSN_L_SFLTUI, OR1K32BF_INSN_L_SFLES$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFNE	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFEQI, OR1K32BF_INSN_L_SFNE, OR1K32BF_INSN_L_SFNEI, OR1K32BF_INSN_L_MAC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SFNEI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SFEQI, OR1K32BF_INSN_L_SFNE, OR1K32BF_INSN_L_SFNEI, OR1K32BF_INSN_L_MAC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SH	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SH, OR1K32BF_INSN_L_SWA, OR1K32BF_INSN_L_SLL, OR1K32BF_INSN_L_SLLI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SLL	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SH, OR1K32BF_INSN_L_SWA, OR1K32BF_INSN_L_SLL, OR1K32BF_INSN_L_SLLI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SLLI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SH, OR1K32BF_INSN_L_SWA, OR1K32BF_INSN_L_SLL, OR1K32BF_INSN_L_SLLI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SRA	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SRL, OR1K32BF_INSN_L_SRLI, OR1K32BF_INSN_L_SRA, OR1K32BF_INSN_L_SRAI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SRAI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SRL, OR1K32BF_INSN_L_SRLI, OR1K32BF_INSN_L_SRA, OR1K32BF_INSN_L_SRAI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SRL	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SRL, OR1K32BF_INSN_L_SRLI, OR1K32BF_INSN_L_SRA, OR1K32BF_INSN_L_SRAI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SRLI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SRL, OR1K32BF_INSN_L_SRLI, OR1K32BF_INSN_L_SRA, OR1K32BF_INSN_L_SRAI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SUB	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XOR, OR1K32BF_INSN_L_ADD, OR1K32BF_INSN_L_SUB, OR1K32BF_INSN_L_ADDC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SW	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_LHZ, OR1K32BF_INSN_L_LHS, OR1K32BF_INSN_L_SW, OR1K32BF_INSN_L_SB$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SWA	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_SH, OR1K32BF_INSN_L_SWA, OR1K32BF_INSN_L_SLL, OR1K32BF_INSN_L_SLLI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_SYS	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_TRAP, OR1K32BF_INSN_L_SYS, OR1K32BF_INSN_L_MSYNC, OR1K32BF_INSN_L_PSYNC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_TRAP	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_TRAP, OR1K32BF_INSN_L_SYS, OR1K32BF_INSN_L_MSYNC, OR1K32BF_INSN_L_PSYNC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_XOR	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XOR, OR1K32BF_INSN_L_ADD, OR1K32BF_INSN_L_SUB, OR1K32BF_INSN_L_ADDC$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_L_XORI	sim/or1k/decode.h	/^ , OR1K32BF_INSN_L_XORI, OR1K32BF_INSN_L_ADDI, OR1K32BF_INSN_L_ADDIC, OR1K32BF_INSN_L_MULI$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_TYPE	sim/or1k/decode.h	/^} OR1K32BF_INSN_TYPE;$/;"	t	typeref:enum:or1k32bf_insn_type
OR1K32BF_INSN_X_AFTER	sim/or1k/decode.h	/^  OR1K32BF_INSN_X_INVALID, OR1K32BF_INSN_X_AFTER, OR1K32BF_INSN_X_BEFORE, OR1K32BF_INSN_X_CTI_CHAIN$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_X_BEFORE	sim/or1k/decode.h	/^  OR1K32BF_INSN_X_INVALID, OR1K32BF_INSN_X_AFTER, OR1K32BF_INSN_X_BEFORE, OR1K32BF_INSN_X_CTI_CHAIN$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_X_BEGIN	sim/or1k/decode.h	/^ , OR1K32BF_INSN_X_CHAIN, OR1K32BF_INSN_X_BEGIN, OR1K32BF_INSN_L_J, OR1K32BF_INSN_L_JAL$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_X_CHAIN	sim/or1k/decode.h	/^ , OR1K32BF_INSN_X_CHAIN, OR1K32BF_INSN_X_BEGIN, OR1K32BF_INSN_L_J, OR1K32BF_INSN_L_JAL$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_X_CTI_CHAIN	sim/or1k/decode.h	/^  OR1K32BF_INSN_X_INVALID, OR1K32BF_INSN_X_AFTER, OR1K32BF_INSN_X_BEFORE, OR1K32BF_INSN_X_CTI_CHAIN$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN_X_INVALID	sim/or1k/decode.h	/^  OR1K32BF_INSN_X_INVALID, OR1K32BF_INSN_X_AFTER, OR1K32BF_INSN_X_BEFORE, OR1K32BF_INSN_X_CTI_CHAIN$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_INSN__MAX	sim/or1k/decode.h	/^ , OR1K32BF_INSN_LF_CUST1_S, OR1K32BF_INSN__MAX$/;"	e	enum:or1k32bf_insn_type
OR1K32BF_SFMT_EMPTY	sim/or1k/decode.h	/^  OR1K32BF_SFMT_EMPTY, OR1K32BF_SFMT_L_J, OR1K32BF_SFMT_L_JAL, OR1K32BF_SFMT_L_JR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_LF_ADD_S	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_LF_ADD_S, OR1K32BF_SFMT_LF_ITOF_S, OR1K32BF_SFMT_LF_FTOI_S, OR1K32BF_SFMT_LF_EQ_S$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_LF_EQ_S	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_LF_ADD_S, OR1K32BF_SFMT_LF_ITOF_S, OR1K32BF_SFMT_LF_FTOI_S, OR1K32BF_SFMT_LF_EQ_S$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_LF_FTOI_S	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_LF_ADD_S, OR1K32BF_SFMT_LF_ITOF_S, OR1K32BF_SFMT_LF_FTOI_S, OR1K32BF_SFMT_LF_EQ_S$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_LF_ITOF_S	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_LF_ADD_S, OR1K32BF_SFMT_LF_ITOF_S, OR1K32BF_SFMT_LF_FTOI_S, OR1K32BF_SFMT_LF_EQ_S$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_LF_MADD_S	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_LF_MADD_S$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_ADD	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SLL, OR1K32BF_SFMT_L_SLLI, OR1K32BF_SFMT_L_AND, OR1K32BF_SFMT_L_ADD$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_ADDC	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDC, OR1K32BF_SFMT_L_DIV, OR1K32BF_SFMT_L_FF1, OR1K32BF_SFMT_L_XORI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_ADDI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDI, OR1K32BF_SFMT_L_ADDIC, OR1K32BF_SFMT_L_EXTHS, OR1K32BF_SFMT_L_CMOV$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_ADDIC	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDI, OR1K32BF_SFMT_L_ADDIC, OR1K32BF_SFMT_L_EXTHS, OR1K32BF_SFMT_L_CMOV$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_AND	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SLL, OR1K32BF_SFMT_L_SLLI, OR1K32BF_SFMT_L_AND, OR1K32BF_SFMT_L_ADD$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_BNF	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_JALR, OR1K32BF_SFMT_L_BNF, OR1K32BF_SFMT_L_TRAP, OR1K32BF_SFMT_L_MSYNC$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_CMOV	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDI, OR1K32BF_SFMT_L_ADDIC, OR1K32BF_SFMT_L_EXTHS, OR1K32BF_SFMT_L_CMOV$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_DIV	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDC, OR1K32BF_SFMT_L_DIV, OR1K32BF_SFMT_L_FF1, OR1K32BF_SFMT_L_XORI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_EXTHS	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDI, OR1K32BF_SFMT_L_ADDIC, OR1K32BF_SFMT_L_EXTHS, OR1K32BF_SFMT_L_CMOV$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_FF1	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDC, OR1K32BF_SFMT_L_DIV, OR1K32BF_SFMT_L_FF1, OR1K32BF_SFMT_L_XORI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_J	sim/or1k/decode.h	/^  OR1K32BF_SFMT_EMPTY, OR1K32BF_SFMT_L_J, OR1K32BF_SFMT_L_JAL, OR1K32BF_SFMT_L_JR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_JAL	sim/or1k/decode.h	/^  OR1K32BF_SFMT_EMPTY, OR1K32BF_SFMT_L_J, OR1K32BF_SFMT_L_JAL, OR1K32BF_SFMT_L_JR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_JALR	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_JALR, OR1K32BF_SFMT_L_BNF, OR1K32BF_SFMT_L_TRAP, OR1K32BF_SFMT_L_MSYNC$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_JR	sim/or1k/decode.h	/^  OR1K32BF_SFMT_EMPTY, OR1K32BF_SFMT_L_J, OR1K32BF_SFMT_L_JAL, OR1K32BF_SFMT_L_JR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LBS	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_LBZ, OR1K32BF_SFMT_L_LBS, OR1K32BF_SFMT_L_LHZ, OR1K32BF_SFMT_L_LHS$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LBZ	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_LBZ, OR1K32BF_SFMT_L_LBS, OR1K32BF_SFMT_L_LHZ, OR1K32BF_SFMT_L_LHS$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LHS	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_LBZ, OR1K32BF_SFMT_L_LBS, OR1K32BF_SFMT_L_LHZ, OR1K32BF_SFMT_L_LHS$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LHZ	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_LBZ, OR1K32BF_SFMT_L_LBS, OR1K32BF_SFMT_L_LHZ, OR1K32BF_SFMT_L_LHS$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LWA	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_MTSPR, OR1K32BF_SFMT_L_LWZ, OR1K32BF_SFMT_L_LWS, OR1K32BF_SFMT_L_LWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LWS	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_MTSPR, OR1K32BF_SFMT_L_LWZ, OR1K32BF_SFMT_L_LWS, OR1K32BF_SFMT_L_LWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_LWZ	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_MTSPR, OR1K32BF_SFMT_L_LWZ, OR1K32BF_SFMT_L_LWS, OR1K32BF_SFMT_L_LWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MAC	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SFGTS, OR1K32BF_SFMT_L_SFGTSI, OR1K32BF_SFMT_L_MAC, OR1K32BF_SFMT_L_MACI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MACI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SFGTS, OR1K32BF_SFMT_L_SFGTSI, OR1K32BF_SFMT_L_MAC, OR1K32BF_SFMT_L_MACI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MACRC	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_NOP_IMM, OR1K32BF_SFMT_L_MOVHI, OR1K32BF_SFMT_L_MACRC, OR1K32BF_SFMT_L_MFSPR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MFSPR	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_NOP_IMM, OR1K32BF_SFMT_L_MOVHI, OR1K32BF_SFMT_L_MACRC, OR1K32BF_SFMT_L_MFSPR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MOVHI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_NOP_IMM, OR1K32BF_SFMT_L_MOVHI, OR1K32BF_SFMT_L_MACRC, OR1K32BF_SFMT_L_MFSPR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MSYNC	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_JALR, OR1K32BF_SFMT_L_BNF, OR1K32BF_SFMT_L_TRAP, OR1K32BF_SFMT_L_MSYNC$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_MTSPR	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_MTSPR, OR1K32BF_SFMT_L_LWZ, OR1K32BF_SFMT_L_LWS, OR1K32BF_SFMT_L_LWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_NOP_IMM	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_NOP_IMM, OR1K32BF_SFMT_L_MOVHI, OR1K32BF_SFMT_L_MACRC, OR1K32BF_SFMT_L_MFSPR$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SB	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SW, OR1K32BF_SFMT_L_SB, OR1K32BF_SFMT_L_SH, OR1K32BF_SFMT_L_SWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SFGTS	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SFGTS, OR1K32BF_SFMT_L_SFGTSI, OR1K32BF_SFMT_L_MAC, OR1K32BF_SFMT_L_MACI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SFGTSI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SFGTS, OR1K32BF_SFMT_L_SFGTSI, OR1K32BF_SFMT_L_MAC, OR1K32BF_SFMT_L_MACI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SH	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SW, OR1K32BF_SFMT_L_SB, OR1K32BF_SFMT_L_SH, OR1K32BF_SFMT_L_SWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SLL	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SLL, OR1K32BF_SFMT_L_SLLI, OR1K32BF_SFMT_L_AND, OR1K32BF_SFMT_L_ADD$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SLLI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SLL, OR1K32BF_SFMT_L_SLLI, OR1K32BF_SFMT_L_AND, OR1K32BF_SFMT_L_ADD$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SW	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SW, OR1K32BF_SFMT_L_SB, OR1K32BF_SFMT_L_SH, OR1K32BF_SFMT_L_SWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_SWA	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_SW, OR1K32BF_SFMT_L_SB, OR1K32BF_SFMT_L_SH, OR1K32BF_SFMT_L_SWA$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_TRAP	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_JALR, OR1K32BF_SFMT_L_BNF, OR1K32BF_SFMT_L_TRAP, OR1K32BF_SFMT_L_MSYNC$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_L_XORI	sim/or1k/decode.h	/^ , OR1K32BF_SFMT_L_ADDC, OR1K32BF_SFMT_L_DIV, OR1K32BF_SFMT_L_FF1, OR1K32BF_SFMT_L_XORI$/;"	e	enum:or1k32bf_sfmt_type
OR1K32BF_SFMT_TYPE	sim/or1k/decode.h	/^} OR1K32BF_SFMT_TYPE;$/;"	t	typeref:enum:or1k32bf_sfmt_type
OR1K_ARCH_H	sim/or1k/arch.h	26;"	d
OR1K_ASM_H	sim/testsuite/sim/or1k/or1k-asm.h	19;"	d
OR1K_ASM_TEST_ENV_H	sim/testsuite/sim/or1k/or1k-asm-test-env.h	19;"	d
OR1K_ASM_TEST_H	sim/testsuite/sim/or1k/or1k-asm-test.h	19;"	d
OR1K_ASM_TEST_HELPERS_H	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	19;"	d
OR1K_CPUALL_H	sim/or1k/cpuall.h	26;"	d
OR1K_CPU_H	opcodes/or1k-desc.h	27;"	d
OR1K_DEFAULT_MEM_SIZE	sim/or1k/sim-main.h	36;"	d
OR1K_DELAYED	sim/testsuite/sim/or1k/or1k-asm.h	24;"	d
OR1K_DELAYED_NOP	sim/testsuite/sim/or1k/or1k-asm.h	25;"	d
OR1K_ELF_DATA	bfd/elf-bfd.h	/^  OR1K_ELF_DATA,$/;"	e	enum:elf_target_id
OR1K_FIRST_ARG_REGNUM	gdb/or1k-tdep.h	34;"	d
OR1K_FIRST_SAVED_REGNUM	gdb/or1k-tdep.h	37;"	d
OR1K_FP_REGNUM	gdb/or1k-tdep.h	33;"	d
OR1K_FRAME_RED_ZONE_SIZE	gdb/or1k-tdep.h	54;"	d
OR1K_F_ANYOF	opcodes/or1k-desc.h	/^  OR1K_F_NIL, OR1K_F_ANYOF, OR1K_F_OPCODE, OR1K_F_R1$/;"	e	enum:ifield_type
OR1K_F_DISP26	opcodes/or1k-desc.h	/^ , OR1K_F_DISP26, OR1K_F_UIMM16, OR1K_F_SIMM16, OR1K_F_UIMM6$/;"	e	enum:ifield_type
OR1K_F_IMM16_10_11	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_7_4, OR1K_F_RESV_5_2, OR1K_F_IMM16_25_5, OR1K_F_IMM16_10_11$/;"	e	enum:ifield_type
OR1K_F_IMM16_25_5	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_7_4, OR1K_F_RESV_5_2, OR1K_F_IMM16_25_5, OR1K_F_IMM16_10_11$/;"	e	enum:ifield_type
OR1K_F_MAX	opcodes/or1k-desc.h	/^ , OR1K_F_UIMM16_SPLIT, OR1K_F_SIMM16_SPLIT, OR1K_F_MAX$/;"	e	enum:ifield_type
OR1K_F_NIL	opcodes/or1k-desc.h	/^  OR1K_F_NIL, OR1K_F_ANYOF, OR1K_F_OPCODE, OR1K_F_R1$/;"	e	enum:ifield_type
OR1K_F_OPCODE	opcodes/or1k-desc.h	/^  OR1K_F_NIL, OR1K_F_ANYOF, OR1K_F_OPCODE, OR1K_F_R1$/;"	e	enum:ifield_type
OR1K_F_OP_16_1	opcodes/or1k-desc.h	/^ , OR1K_F_OP_16_1, OR1K_F_OP_7_4, OR1K_F_OP_3_4, OR1K_F_OP_9_2$/;"	e	enum:ifield_type
OR1K_F_OP_25_2	opcodes/or1k-desc.h	/^ , OR1K_F_R2, OR1K_F_R3, OR1K_F_OP_25_2, OR1K_F_OP_25_5$/;"	e	enum:ifield_type
OR1K_F_OP_25_5	opcodes/or1k-desc.h	/^ , OR1K_F_R2, OR1K_F_R3, OR1K_F_OP_25_2, OR1K_F_OP_25_5$/;"	e	enum:ifield_type
OR1K_F_OP_3_4	opcodes/or1k-desc.h	/^ , OR1K_F_OP_16_1, OR1K_F_OP_7_4, OR1K_F_OP_3_4, OR1K_F_OP_9_2$/;"	e	enum:ifield_type
OR1K_F_OP_7_2	opcodes/or1k-desc.h	/^ , OR1K_F_OP_9_4, OR1K_F_OP_7_8, OR1K_F_OP_7_2, OR1K_F_RESV_25_26$/;"	e	enum:ifield_type
OR1K_F_OP_7_4	opcodes/or1k-desc.h	/^ , OR1K_F_OP_16_1, OR1K_F_OP_7_4, OR1K_F_OP_3_4, OR1K_F_OP_9_2$/;"	e	enum:ifield_type
OR1K_F_OP_7_8	opcodes/or1k-desc.h	/^ , OR1K_F_OP_9_4, OR1K_F_OP_7_8, OR1K_F_OP_7_2, OR1K_F_RESV_25_26$/;"	e	enum:ifield_type
OR1K_F_OP_9_2	opcodes/or1k-desc.h	/^ , OR1K_F_OP_16_1, OR1K_F_OP_7_4, OR1K_F_OP_3_4, OR1K_F_OP_9_2$/;"	e	enum:ifield_type
OR1K_F_OP_9_4	opcodes/or1k-desc.h	/^ , OR1K_F_OP_9_4, OR1K_F_OP_7_8, OR1K_F_OP_7_2, OR1K_F_RESV_25_26$/;"	e	enum:ifield_type
OR1K_F_R1	opcodes/or1k-desc.h	/^  OR1K_F_NIL, OR1K_F_ANYOF, OR1K_F_OPCODE, OR1K_F_R1$/;"	e	enum:ifield_type
OR1K_F_R2	opcodes/or1k-desc.h	/^ , OR1K_F_R2, OR1K_F_R3, OR1K_F_OP_25_2, OR1K_F_OP_25_5$/;"	e	enum:ifield_type
OR1K_F_R3	opcodes/or1k-desc.h	/^ , OR1K_F_R2, OR1K_F_R3, OR1K_F_OP_25_2, OR1K_F_OP_25_5$/;"	e	enum:ifield_type
OR1K_F_RESV_10_1	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_10_11, OR1K_F_RESV_10_7, OR1K_F_RESV_10_3, OR1K_F_RESV_10_1$/;"	e	enum:ifield_type
OR1K_F_RESV_10_11	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_10_11, OR1K_F_RESV_10_7, OR1K_F_RESV_10_3, OR1K_F_RESV_10_1$/;"	e	enum:ifield_type
OR1K_F_RESV_10_3	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_10_11, OR1K_F_RESV_10_7, OR1K_F_RESV_10_3, OR1K_F_RESV_10_1$/;"	e	enum:ifield_type
OR1K_F_RESV_10_7	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_10_11, OR1K_F_RESV_10_7, OR1K_F_RESV_10_3, OR1K_F_RESV_10_1$/;"	e	enum:ifield_type
OR1K_F_RESV_15_6	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_20_5, OR1K_F_RESV_20_4, OR1K_F_RESV_15_8, OR1K_F_RESV_15_6$/;"	e	enum:ifield_type
OR1K_F_RESV_15_8	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_20_5, OR1K_F_RESV_20_4, OR1K_F_RESV_15_8, OR1K_F_RESV_15_6$/;"	e	enum:ifield_type
OR1K_F_RESV_20_21	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_25_10, OR1K_F_RESV_25_5, OR1K_F_RESV_23_8, OR1K_F_RESV_20_21$/;"	e	enum:ifield_type
OR1K_F_RESV_20_4	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_20_5, OR1K_F_RESV_20_4, OR1K_F_RESV_15_8, OR1K_F_RESV_15_6$/;"	e	enum:ifield_type
OR1K_F_RESV_20_5	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_20_5, OR1K_F_RESV_20_4, OR1K_F_RESV_15_8, OR1K_F_RESV_15_6$/;"	e	enum:ifield_type
OR1K_F_RESV_23_8	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_25_10, OR1K_F_RESV_25_5, OR1K_F_RESV_23_8, OR1K_F_RESV_20_21$/;"	e	enum:ifield_type
OR1K_F_RESV_25_10	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_25_10, OR1K_F_RESV_25_5, OR1K_F_RESV_23_8, OR1K_F_RESV_20_21$/;"	e	enum:ifield_type
OR1K_F_RESV_25_26	opcodes/or1k-desc.h	/^ , OR1K_F_OP_9_4, OR1K_F_OP_7_8, OR1K_F_OP_7_2, OR1K_F_RESV_25_26$/;"	e	enum:ifield_type
OR1K_F_RESV_25_5	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_25_10, OR1K_F_RESV_25_5, OR1K_F_RESV_23_8, OR1K_F_RESV_20_21$/;"	e	enum:ifield_type
OR1K_F_RESV_5_2	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_7_4, OR1K_F_RESV_5_2, OR1K_F_IMM16_25_5, OR1K_F_IMM16_10_11$/;"	e	enum:ifield_type
OR1K_F_RESV_7_4	opcodes/or1k-desc.h	/^ , OR1K_F_RESV_7_4, OR1K_F_RESV_5_2, OR1K_F_IMM16_25_5, OR1K_F_IMM16_10_11$/;"	e	enum:ifield_type
OR1K_F_SIMM16	opcodes/or1k-desc.h	/^ , OR1K_F_DISP26, OR1K_F_UIMM16, OR1K_F_SIMM16, OR1K_F_UIMM6$/;"	e	enum:ifield_type
OR1K_F_SIMM16_SPLIT	opcodes/or1k-desc.h	/^ , OR1K_F_UIMM16_SPLIT, OR1K_F_SIMM16_SPLIT, OR1K_F_MAX$/;"	e	enum:ifield_type
OR1K_F_SIMM16_SPLIT_MULTI_IFIELD	opcodes/or1k-desc.c	/^const CGEN_MAYBE_MULTI_IFLD OR1K_F_SIMM16_SPLIT_MULTI_IFIELD [] =$/;"	v
OR1K_F_SIMM16_SPLIT_MULTI_IFIELD	opcodes/or1k-desc.c	/^const CGEN_MAYBE_MULTI_IFLD OR1K_F_SIMM16_SPLIT_MULTI_IFIELD [];$/;"	v
OR1K_F_UIMM16	opcodes/or1k-desc.h	/^ , OR1K_F_DISP26, OR1K_F_UIMM16, OR1K_F_SIMM16, OR1K_F_UIMM6$/;"	e	enum:ifield_type
OR1K_F_UIMM16_SPLIT	opcodes/or1k-desc.h	/^ , OR1K_F_UIMM16_SPLIT, OR1K_F_SIMM16_SPLIT, OR1K_F_MAX$/;"	e	enum:ifield_type
OR1K_F_UIMM16_SPLIT_MULTI_IFIELD	opcodes/or1k-desc.c	/^const CGEN_MAYBE_MULTI_IFLD OR1K_F_UIMM16_SPLIT_MULTI_IFIELD [] =$/;"	v
OR1K_F_UIMM16_SPLIT_MULTI_IFIELD	opcodes/or1k-desc.c	/^const CGEN_MAYBE_MULTI_IFLD OR1K_F_UIMM16_SPLIT_MULTI_IFIELD [];$/;"	v
OR1K_F_UIMM6	opcodes/or1k-desc.h	/^ , OR1K_F_DISP26, OR1K_F_UIMM16, OR1K_F_SIMM16, OR1K_F_UIMM6$/;"	e	enum:ifield_type
OR1K_INSN_INVALID	opcodes/or1k-opc.h	/^  OR1K_INSN_INVALID, OR1K_INSN_L_J, OR1K_INSN_L_JAL, OR1K_INSN_L_JR$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_ADD_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST7, OR1K_INSN_L_CUST8, OR1K_INSN_LF_ADD_S, OR1K_INSN_LF_ADD_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_ADD_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST7, OR1K_INSN_L_CUST8, OR1K_INSN_LF_ADD_S, OR1K_INSN_LF_ADD_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_CUST1_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_MADD_S, OR1K_INSN_LF_MADD_D, OR1K_INSN_LF_CUST1_S, OR1K_INSN_LF_CUST1_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_CUST1_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_MADD_S, OR1K_INSN_LF_MADD_D, OR1K_INSN_LF_CUST1_S, OR1K_INSN_LF_CUST1_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_DIV_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_DIV_S, OR1K_INSN_LF_DIV_D, OR1K_INSN_LF_REM_S, OR1K_INSN_LF_REM_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_DIV_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_DIV_S, OR1K_INSN_LF_DIV_D, OR1K_INSN_LF_REM_S, OR1K_INSN_LF_REM_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_EQ_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_EQ_S, OR1K_INSN_LF_EQ_D, OR1K_INSN_LF_NE_S, OR1K_INSN_LF_NE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_EQ_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_EQ_S, OR1K_INSN_LF_EQ_D, OR1K_INSN_LF_NE_S, OR1K_INSN_LF_NE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_FTOI_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_ITOF_S, OR1K_INSN_LF_ITOF_D, OR1K_INSN_LF_FTOI_S, OR1K_INSN_LF_FTOI_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_FTOI_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_ITOF_S, OR1K_INSN_LF_ITOF_D, OR1K_INSN_LF_FTOI_S, OR1K_INSN_LF_FTOI_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_GE_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_GE_S, OR1K_INSN_LF_GE_D, OR1K_INSN_LF_GT_S, OR1K_INSN_LF_GT_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_GE_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_GE_S, OR1K_INSN_LF_GE_D, OR1K_INSN_LF_GT_S, OR1K_INSN_LF_GT_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_GT_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_GE_S, OR1K_INSN_LF_GE_D, OR1K_INSN_LF_GT_S, OR1K_INSN_LF_GT_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_GT_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_GE_S, OR1K_INSN_LF_GE_D, OR1K_INSN_LF_GT_S, OR1K_INSN_LF_GT_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_ITOF_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_ITOF_S, OR1K_INSN_LF_ITOF_D, OR1K_INSN_LF_FTOI_S, OR1K_INSN_LF_FTOI_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_ITOF_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_ITOF_S, OR1K_INSN_LF_ITOF_D, OR1K_INSN_LF_FTOI_S, OR1K_INSN_LF_FTOI_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_LE_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_LT_S, OR1K_INSN_LF_LT_D, OR1K_INSN_LF_LE_S, OR1K_INSN_LF_LE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_LE_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_LT_S, OR1K_INSN_LF_LT_D, OR1K_INSN_LF_LE_S, OR1K_INSN_LF_LE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_LT_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_LT_S, OR1K_INSN_LF_LT_D, OR1K_INSN_LF_LE_S, OR1K_INSN_LF_LE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_LT_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_LT_S, OR1K_INSN_LF_LT_D, OR1K_INSN_LF_LE_S, OR1K_INSN_LF_LE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_MADD_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_MADD_S, OR1K_INSN_LF_MADD_D, OR1K_INSN_LF_CUST1_S, OR1K_INSN_LF_CUST1_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_MADD_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_MADD_S, OR1K_INSN_LF_MADD_D, OR1K_INSN_LF_CUST1_S, OR1K_INSN_LF_CUST1_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_MUL_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_SUB_S, OR1K_INSN_LF_SUB_D, OR1K_INSN_LF_MUL_S, OR1K_INSN_LF_MUL_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_MUL_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_SUB_S, OR1K_INSN_LF_SUB_D, OR1K_INSN_LF_MUL_S, OR1K_INSN_LF_MUL_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_NE_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_EQ_S, OR1K_INSN_LF_EQ_D, OR1K_INSN_LF_NE_S, OR1K_INSN_LF_NE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_NE_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_EQ_S, OR1K_INSN_LF_EQ_D, OR1K_INSN_LF_NE_S, OR1K_INSN_LF_NE_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_REM_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_DIV_S, OR1K_INSN_LF_DIV_D, OR1K_INSN_LF_REM_S, OR1K_INSN_LF_REM_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_REM_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_DIV_S, OR1K_INSN_LF_DIV_D, OR1K_INSN_LF_REM_S, OR1K_INSN_LF_REM_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_SUB_D	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_SUB_S, OR1K_INSN_LF_SUB_D, OR1K_INSN_LF_MUL_S, OR1K_INSN_LF_MUL_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_LF_SUB_S	opcodes/or1k-opc.h	/^ , OR1K_INSN_LF_SUB_S, OR1K_INSN_LF_SUB_D, OR1K_INSN_LF_MUL_S, OR1K_INSN_LF_MUL_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ADD	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XOR, OR1K_INSN_L_ADD, OR1K_INSN_L_SUB, OR1K_INSN_L_ADDC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ADDC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XOR, OR1K_INSN_L_ADD, OR1K_INSN_L_SUB, OR1K_INSN_L_ADDC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ADDI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XORI, OR1K_INSN_L_ADDI, OR1K_INSN_L_ADDIC, OR1K_INSN_L_MULI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ADDIC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XORI, OR1K_INSN_L_ADDI, OR1K_INSN_L_ADDIC, OR1K_INSN_L_MULI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_AND	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_ROR, OR1K_INSN_L_RORI, OR1K_INSN_L_AND, OR1K_INSN_L_OR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ANDI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_FF1, OR1K_INSN_L_FL1, OR1K_INSN_L_ANDI, OR1K_INSN_L_ORI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_BF	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_JALR, OR1K_INSN_L_BNF, OR1K_INSN_L_BF, OR1K_INSN_L_TRAP$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_BNF	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_JALR, OR1K_INSN_L_BNF, OR1K_INSN_L_BF, OR1K_INSN_L_TRAP$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CMOV	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTWS, OR1K_INSN_L_EXTWZ, OR1K_INSN_L_CMOV, OR1K_INSN_L_SFGTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CSYNC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SYS, OR1K_INSN_L_MSYNC, OR1K_INSN_L_PSYNC, OR1K_INSN_L_CSYNC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST1	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MSB, OR1K_INSN_L_MACI, OR1K_INSN_L_CUST1, OR1K_INSN_L_CUST2$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST2	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MSB, OR1K_INSN_L_MACI, OR1K_INSN_L_CUST1, OR1K_INSN_L_CUST2$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST3	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST3, OR1K_INSN_L_CUST4, OR1K_INSN_L_CUST5, OR1K_INSN_L_CUST6$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST4	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST3, OR1K_INSN_L_CUST4, OR1K_INSN_L_CUST5, OR1K_INSN_L_CUST6$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST5	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST3, OR1K_INSN_L_CUST4, OR1K_INSN_L_CUST5, OR1K_INSN_L_CUST6$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST6	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST3, OR1K_INSN_L_CUST4, OR1K_INSN_L_CUST5, OR1K_INSN_L_CUST6$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST7	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST7, OR1K_INSN_L_CUST8, OR1K_INSN_LF_ADD_S, OR1K_INSN_LF_ADD_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_CUST8	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_CUST7, OR1K_INSN_L_CUST8, OR1K_INSN_LF_ADD_S, OR1K_INSN_LF_ADD_D$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_DIV	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MUL, OR1K_INSN_L_MULU, OR1K_INSN_L_DIV, OR1K_INSN_L_DIVU$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_DIVU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MUL, OR1K_INSN_L_MULU, OR1K_INSN_L_DIV, OR1K_INSN_L_DIVU$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTBS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTHS, OR1K_INSN_L_EXTBS, OR1K_INSN_L_EXTHZ, OR1K_INSN_L_EXTBZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTBZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTHS, OR1K_INSN_L_EXTBS, OR1K_INSN_L_EXTHZ, OR1K_INSN_L_EXTBZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTHS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTHS, OR1K_INSN_L_EXTBS, OR1K_INSN_L_EXTHZ, OR1K_INSN_L_EXTBZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTHZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTHS, OR1K_INSN_L_EXTBS, OR1K_INSN_L_EXTHZ, OR1K_INSN_L_EXTBZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTWS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTWS, OR1K_INSN_L_EXTWZ, OR1K_INSN_L_CMOV, OR1K_INSN_L_SFGTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_EXTWZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTWS, OR1K_INSN_L_EXTWZ, OR1K_INSN_L_CMOV, OR1K_INSN_L_SFGTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_FF1	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_FF1, OR1K_INSN_L_FL1, OR1K_INSN_L_ANDI, OR1K_INSN_L_ORI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_FL1	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_FF1, OR1K_INSN_L_FL1, OR1K_INSN_L_ANDI, OR1K_INSN_L_ORI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_J	opcodes/or1k-opc.h	/^  OR1K_INSN_INVALID, OR1K_INSN_L_J, OR1K_INSN_L_JAL, OR1K_INSN_L_JR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_JAL	opcodes/or1k-opc.h	/^  OR1K_INSN_INVALID, OR1K_INSN_L_J, OR1K_INSN_L_JAL, OR1K_INSN_L_JR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_JALR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_JALR, OR1K_INSN_L_BNF, OR1K_INSN_L_BF, OR1K_INSN_L_TRAP$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_JR	opcodes/or1k-opc.h	/^  OR1K_INSN_INVALID, OR1K_INSN_L_J, OR1K_INSN_L_JAL, OR1K_INSN_L_JR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LBS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LWS, OR1K_INSN_L_LWA, OR1K_INSN_L_LBZ, OR1K_INSN_L_LBS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LBZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LWS, OR1K_INSN_L_LWA, OR1K_INSN_L_LBZ, OR1K_INSN_L_LBS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LHS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LHZ, OR1K_INSN_L_LHS, OR1K_INSN_L_SW, OR1K_INSN_L_SB$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LHZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LHZ, OR1K_INSN_L_LHS, OR1K_INSN_L_SW, OR1K_INSN_L_SB$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LWA	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LWS, OR1K_INSN_L_LWA, OR1K_INSN_L_LBZ, OR1K_INSN_L_LBS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LWS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LWS, OR1K_INSN_L_LWA, OR1K_INSN_L_LBZ, OR1K_INSN_L_LBS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_LWZ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MACRC, OR1K_INSN_L_MFSPR, OR1K_INSN_L_MTSPR, OR1K_INSN_L_LWZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MAC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFEQI, OR1K_INSN_L_SFNE, OR1K_INSN_L_SFNEI, OR1K_INSN_L_MAC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MACI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MSB, OR1K_INSN_L_MACI, OR1K_INSN_L_CUST1, OR1K_INSN_L_CUST2$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MACRC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MACRC, OR1K_INSN_L_MFSPR, OR1K_INSN_L_MTSPR, OR1K_INSN_L_LWZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MFSPR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MACRC, OR1K_INSN_L_MFSPR, OR1K_INSN_L_MTSPR, OR1K_INSN_L_LWZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MOVHI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_RFE, OR1K_INSN_L_NOP_IMM, OR1K_INSN_L_NOP, OR1K_INSN_L_MOVHI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MSB	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MSB, OR1K_INSN_L_MACI, OR1K_INSN_L_CUST1, OR1K_INSN_L_CUST2$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MSYNC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SYS, OR1K_INSN_L_MSYNC, OR1K_INSN_L_PSYNC, OR1K_INSN_L_CSYNC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MTSPR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MACRC, OR1K_INSN_L_MFSPR, OR1K_INSN_L_MTSPR, OR1K_INSN_L_LWZ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MUL	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MUL, OR1K_INSN_L_MULU, OR1K_INSN_L_DIV, OR1K_INSN_L_DIVU$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MULI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XORI, OR1K_INSN_L_ADDI, OR1K_INSN_L_ADDIC, OR1K_INSN_L_MULI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_MULU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_MUL, OR1K_INSN_L_MULU, OR1K_INSN_L_DIV, OR1K_INSN_L_DIVU$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_NOP	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_RFE, OR1K_INSN_L_NOP_IMM, OR1K_INSN_L_NOP, OR1K_INSN_L_MOVHI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_NOP_IMM	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_RFE, OR1K_INSN_L_NOP_IMM, OR1K_INSN_L_NOP, OR1K_INSN_L_MOVHI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_OR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_ROR, OR1K_INSN_L_RORI, OR1K_INSN_L_AND, OR1K_INSN_L_OR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ORI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_FF1, OR1K_INSN_L_FL1, OR1K_INSN_L_ANDI, OR1K_INSN_L_ORI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_PSYNC	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SYS, OR1K_INSN_L_MSYNC, OR1K_INSN_L_PSYNC, OR1K_INSN_L_CSYNC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_RFE	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_RFE, OR1K_INSN_L_NOP_IMM, OR1K_INSN_L_NOP, OR1K_INSN_L_MOVHI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_ROR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_ROR, OR1K_INSN_L_RORI, OR1K_INSN_L_AND, OR1K_INSN_L_OR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_RORI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_ROR, OR1K_INSN_L_RORI, OR1K_INSN_L_AND, OR1K_INSN_L_OR$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SB	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LHZ, OR1K_INSN_L_LHS, OR1K_INSN_L_SW, OR1K_INSN_L_SB$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFEQ	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLESI, OR1K_INSN_L_SFLEU, OR1K_INSN_L_SFLEUI, OR1K_INSN_L_SFEQ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFEQI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFEQI, OR1K_INSN_L_SFNE, OR1K_INSN_L_SFNEI, OR1K_INSN_L_MAC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGES	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGTSI, OR1K_INSN_L_SFGTU, OR1K_INSN_L_SFGTUI, OR1K_INSN_L_SFGES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGESI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGESI, OR1K_INSN_L_SFGEU, OR1K_INSN_L_SFGEUI, OR1K_INSN_L_SFLTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGEU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGESI, OR1K_INSN_L_SFGEU, OR1K_INSN_L_SFGEUI, OR1K_INSN_L_SFLTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGEUI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGESI, OR1K_INSN_L_SFGEU, OR1K_INSN_L_SFGEUI, OR1K_INSN_L_SFLTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGTS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_EXTWS, OR1K_INSN_L_EXTWZ, OR1K_INSN_L_CMOV, OR1K_INSN_L_SFGTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGTSI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGTSI, OR1K_INSN_L_SFGTU, OR1K_INSN_L_SFGTUI, OR1K_INSN_L_SFGES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGTU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGTSI, OR1K_INSN_L_SFGTU, OR1K_INSN_L_SFGTUI, OR1K_INSN_L_SFGES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFGTUI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGTSI, OR1K_INSN_L_SFGTU, OR1K_INSN_L_SFGTUI, OR1K_INSN_L_SFGES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLES	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLTSI, OR1K_INSN_L_SFLTU, OR1K_INSN_L_SFLTUI, OR1K_INSN_L_SFLES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLESI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLESI, OR1K_INSN_L_SFLEU, OR1K_INSN_L_SFLEUI, OR1K_INSN_L_SFEQ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLEU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLESI, OR1K_INSN_L_SFLEU, OR1K_INSN_L_SFLEUI, OR1K_INSN_L_SFEQ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLEUI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLESI, OR1K_INSN_L_SFLEU, OR1K_INSN_L_SFLEUI, OR1K_INSN_L_SFEQ$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLTS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFGESI, OR1K_INSN_L_SFGEU, OR1K_INSN_L_SFGEUI, OR1K_INSN_L_SFLTS$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLTSI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLTSI, OR1K_INSN_L_SFLTU, OR1K_INSN_L_SFLTUI, OR1K_INSN_L_SFLES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLTU	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLTSI, OR1K_INSN_L_SFLTU, OR1K_INSN_L_SFLTUI, OR1K_INSN_L_SFLES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFLTUI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFLTSI, OR1K_INSN_L_SFLTU, OR1K_INSN_L_SFLTUI, OR1K_INSN_L_SFLES$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFNE	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFEQI, OR1K_INSN_L_SFNE, OR1K_INSN_L_SFNEI, OR1K_INSN_L_MAC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SFNEI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SFEQI, OR1K_INSN_L_SFNE, OR1K_INSN_L_SFNEI, OR1K_INSN_L_MAC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SH	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SH, OR1K_INSN_L_SWA, OR1K_INSN_L_SLL, OR1K_INSN_L_SLLI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SLL	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SH, OR1K_INSN_L_SWA, OR1K_INSN_L_SLL, OR1K_INSN_L_SLLI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SLLI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SH, OR1K_INSN_L_SWA, OR1K_INSN_L_SLL, OR1K_INSN_L_SLLI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SRA	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SRL, OR1K_INSN_L_SRLI, OR1K_INSN_L_SRA, OR1K_INSN_L_SRAI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SRAI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SRL, OR1K_INSN_L_SRLI, OR1K_INSN_L_SRA, OR1K_INSN_L_SRAI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SRL	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SRL, OR1K_INSN_L_SRLI, OR1K_INSN_L_SRA, OR1K_INSN_L_SRAI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SRLI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SRL, OR1K_INSN_L_SRLI, OR1K_INSN_L_SRA, OR1K_INSN_L_SRAI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SUB	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XOR, OR1K_INSN_L_ADD, OR1K_INSN_L_SUB, OR1K_INSN_L_ADDC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SW	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_LHZ, OR1K_INSN_L_LHS, OR1K_INSN_L_SW, OR1K_INSN_L_SB$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SWA	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SH, OR1K_INSN_L_SWA, OR1K_INSN_L_SLL, OR1K_INSN_L_SLLI$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_SYS	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_SYS, OR1K_INSN_L_MSYNC, OR1K_INSN_L_PSYNC, OR1K_INSN_L_CSYNC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_TRAP	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_JALR, OR1K_INSN_L_BNF, OR1K_INSN_L_BF, OR1K_INSN_L_TRAP$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_XOR	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XOR, OR1K_INSN_L_ADD, OR1K_INSN_L_SUB, OR1K_INSN_L_ADDC$/;"	e	enum:cgen_insn_type
OR1K_INSN_L_XORI	opcodes/or1k-opc.h	/^ , OR1K_INSN_L_XORI, OR1K_INSN_L_ADDI, OR1K_INSN_L_ADDIC, OR1K_INSN_L_MULI$/;"	e	enum:cgen_insn_type
OR1K_INST	sim/testsuite/sim/or1k/or1k-asm.h	21;"	d
OR1K_INSTBITLEN	gdb/or1k-tdep.h	52;"	d
OR1K_INSTLEN	gdb/or1k-tdep.h	51;"	d
OR1K_LAST_ARG_REGNUM	gdb/or1k-tdep.h	35;"	d
OR1K_LR_REGNUM	gdb/or1k-tdep.h	36;"	d
OR1K_MAX_GPR_REGS	gdb/or1k-tdep.h	47;"	d
OR1K_MISC_PROFILE	sim/or1k/or1k-sim.h	/^} OR1K_MISC_PROFILE;$/;"	t	typeref:struct:__anon104
OR1K_NPC_REGNUM	gdb/or1k-tdep.h	40;"	d
OR1K_NUM_PSEUDO_REGS	gdb/or1k-tdep.h	48;"	d
OR1K_NUM_REGS	gdb/or1k-tdep.h	49;"	d
OR1K_NUM_TAP_RECORDS	gdb/or1k-tdep.h	53;"	d
OR1K_OPC_H	opcodes/or1k-opc.h	27;"	d
OR1K_OPERAND_ATOMIC_ADDRESS	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_MAC_MACHI, OR1K_OPERAND_MAC_MACLO, OR1K_OPERAND_ATOMIC_RESERVE, OR1K_OPERAND_ATOMIC_ADDRESS$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_ATOMIC_RESERVE	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_MAC_MACHI, OR1K_OPERAND_MAC_MACLO, OR1K_OPERAND_ATOMIC_RESERVE, OR1K_OPERAND_ATOMIC_ADDRESS$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_DISP26	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_DISP26, OR1K_OPERAND_SIMM16, OR1K_OPERAND_UIMM16, OR1K_OPERAND_SIMM16_SPLIT$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_MAC_MACHI	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_MAC_MACHI, OR1K_OPERAND_MAC_MACLO, OR1K_OPERAND_ATOMIC_RESERVE, OR1K_OPERAND_ATOMIC_ADDRESS$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_MAC_MACLO	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_MAC_MACHI, OR1K_OPERAND_MAC_MACLO, OR1K_OPERAND_ATOMIC_RESERVE, OR1K_OPERAND_ATOMIC_ADDRESS$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_MAX	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_RDDF, OR1K_OPERAND_RADF, OR1K_OPERAND_RBDF, OR1K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_PC	opcodes/or1k-desc.h	/^  OR1K_OPERAND_PC, OR1K_OPERAND_SYS_SR, OR1K_OPERAND_SYS_ESR0, OR1K_OPERAND_SYS_EPCR0$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RA	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM6, OR1K_OPERAND_RD, OR1K_OPERAND_RA, OR1K_OPERAND_RB$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RADF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_RDDF, OR1K_OPERAND_RADF, OR1K_OPERAND_RBDF, OR1K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RASF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM16_SPLIT, OR1K_OPERAND_RDSF, OR1K_OPERAND_RASF, OR1K_OPERAND_RBSF$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RB	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM6, OR1K_OPERAND_RD, OR1K_OPERAND_RA, OR1K_OPERAND_RB$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RBDF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_RDDF, OR1K_OPERAND_RADF, OR1K_OPERAND_RBDF, OR1K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RBSF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM16_SPLIT, OR1K_OPERAND_RDSF, OR1K_OPERAND_RASF, OR1K_OPERAND_RBSF$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RD	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM6, OR1K_OPERAND_RD, OR1K_OPERAND_RA, OR1K_OPERAND_RB$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RDDF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_RDDF, OR1K_OPERAND_RADF, OR1K_OPERAND_RBDF, OR1K_OPERAND_MAX$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_RDSF	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM16_SPLIT, OR1K_OPERAND_RDSF, OR1K_OPERAND_RASF, OR1K_OPERAND_RBSF$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SIMM16	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_DISP26, OR1K_OPERAND_SIMM16, OR1K_OPERAND_UIMM16, OR1K_OPERAND_SIMM16_SPLIT$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SIMM16_SPLIT	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_DISP26, OR1K_OPERAND_SIMM16, OR1K_OPERAND_UIMM16, OR1K_OPERAND_SIMM16_SPLIT$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_CPUCFGR_ND	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_OVE, OR1K_OPERAND_SYS_CPUCFGR_OB64S, OR1K_OPERAND_SYS_CPUCFGR_ND, OR1K_OPERAND_SYS_FPCSR_RM$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_CPUCFGR_OB64S	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_OVE, OR1K_OPERAND_SYS_CPUCFGR_OB64S, OR1K_OPERAND_SYS_CPUCFGR_ND, OR1K_OPERAND_SYS_FPCSR_RM$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_EPCR0	opcodes/or1k-desc.h	/^  OR1K_OPERAND_PC, OR1K_OPERAND_SYS_SR, OR1K_OPERAND_SYS_ESR0, OR1K_OPERAND_SYS_EPCR0$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_ESR0	opcodes/or1k-desc.h	/^  OR1K_OPERAND_PC, OR1K_OPERAND_SYS_SR, OR1K_OPERAND_SYS_ESR0, OR1K_OPERAND_SYS_EPCR0$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_FPCSR_RM	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_OVE, OR1K_OPERAND_SYS_CPUCFGR_OB64S, OR1K_OPERAND_SYS_CPUCFGR_ND, OR1K_OPERAND_SYS_FPCSR_RM$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR	opcodes/or1k-desc.h	/^  OR1K_OPERAND_PC, OR1K_OPERAND_SYS_SR, OR1K_OPERAND_SYS_ESR0, OR1K_OPERAND_SYS_EPCR0$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR_CY	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_LEE, OR1K_OPERAND_SYS_SR_F, OR1K_OPERAND_SYS_SR_CY, OR1K_OPERAND_SYS_SR_OV$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR_F	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_LEE, OR1K_OPERAND_SYS_SR_F, OR1K_OPERAND_SYS_SR_CY, OR1K_OPERAND_SYS_SR_OV$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR_LEE	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_LEE, OR1K_OPERAND_SYS_SR_F, OR1K_OPERAND_SYS_SR_CY, OR1K_OPERAND_SYS_SR_OV$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR_OV	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_LEE, OR1K_OPERAND_SYS_SR_F, OR1K_OPERAND_SYS_SR_CY, OR1K_OPERAND_SYS_SR_OV$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_SYS_SR_OVE	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_SYS_SR_OVE, OR1K_OPERAND_SYS_CPUCFGR_OB64S, OR1K_OPERAND_SYS_CPUCFGR_ND, OR1K_OPERAND_SYS_FPCSR_RM$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_UIMM16	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_DISP26, OR1K_OPERAND_SIMM16, OR1K_OPERAND_UIMM16, OR1K_OPERAND_SIMM16_SPLIT$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_UIMM16_SPLIT	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM16_SPLIT, OR1K_OPERAND_RDSF, OR1K_OPERAND_RASF, OR1K_OPERAND_RBSF$/;"	e	enum:cgen_operand_type
OR1K_OPERAND_UIMM6	opcodes/or1k-desc.h	/^ , OR1K_OPERAND_UIMM6, OR1K_OPERAND_RD, OR1K_OPERAND_RA, OR1K_OPERAND_RB$/;"	e	enum:cgen_operand_type
OR1K_PPC_REGNUM	gdb/or1k-tdep.h	39;"	d
OR1K_RV_REGNUM	gdb/or1k-tdep.h	38;"	d
OR1K_SIM_H	sim/or1k/or1k-sim.h	20;"	d
OR1K_SP_REGNUM	gdb/or1k-tdep.h	32;"	d
OR1K_SR_REGNUM	gdb/or1k-tdep.h	41;"	d
OR1K_STACK_ALIGN	gdb/or1k-tdep.h	50;"	d
OR1K_TDEP__H	gdb/or1k-tdep.h	21;"	d
OR1K_ZERO_REGNUM	gdb/or1k-tdep.h	31;"	d
OR32	include/opcode/h8300.h	/^  OR32 =	RS32,$/;"	e	enum:h8_flags
OR8	include/opcode/h8300.h	/^  OR8  =	RS8,		\/* ??? OR as in One Register.  *\/$/;"	e	enum:h8_flags
ORANGE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      ORANGE,$/;"	e	enum:__anon1973	file:
ORAREG1	include/opcode/tic6x-opcode-table.h	3617;"	d
ORAREG1	include/opcode/tic6x-opcode-table.h	70;"	d
ORB15REG1	include/opcode/tic6x-opcode-table.h	3649;"	d
ORB15REG1	include/opcode/tic6x-opcode-table.h	68;"	d
ORBI	include/cgen/basic-ops.h	40;"	d
ORBI	sim/common/cgen-ops.h	46;"	d
ORCREG1	include/opcode/tic6x-opcode-table.h	3646;"	d
ORCREG1	include/opcode/tic6x-opcode-table.h	97;"	d
ORDI	include/cgen/basic-ops.h	189;"	d
ORDI	sim/common/cgen-ops.h	195;"	d
ORDI	sim/common/cgen-utils.c	/^ORDI (a, b)$/;"	f
ORDREG1	include/opcode/tic6x-opcode-table.h	3615;"	d
ORDREG1	include/opcode/tic6x-opcode-table.h	65;"	d
ORDREGD1	include/opcode/tic6x-opcode-table.h	3638;"	d
ORDREGD1	include/opcode/tic6x-opcode-table.h	88;"	d
ORD_col_major	include/elf/dwarf.h	/^    ORD_col_major	= 1$/;"	e	enum:dwarf_array_dim_ordering
ORD_row_major	include/elf/dwarf.h	/^    ORD_row_major	= 0,$/;"	e	enum:dwarf_array_dim_ordering
ORF	include/opcode/dlx.h	44;"	d
ORHI	include/cgen/basic-ops.h	99;"	d
ORHI	sim/common/cgen-ops.h	105;"	d
ORIF	include/cgen/basic-ops.h	36;"	d
ORIF	sim/common/cgen-ops.h	42;"	d
ORIG_EAX	gdb/gdbserver/linux-x86-low.c	119;"	d	file:
ORIOP	include/opcode/dlx.h	91;"	d
ORIRP1	include/opcode/tic6x-opcode-table.h	3610;"	d
ORIRP1	include/opcode/tic6x-opcode-table.h	56;"	d
ORI_R0_R0_0	bfd/elf64-ppc.c	230;"	d	file:
ORMEMDW	include/opcode/tic6x-opcode-table.h	100;"	d
ORMEMDW	include/opcode/tic6x-opcode-table.h	3651;"	d
ORMEMLB	include/opcode/tic6x-opcode-table.h	104;"	d
ORMEMLB	include/opcode/tic6x-opcode-table.h	3655;"	d
ORMEMLH	include/opcode/tic6x-opcode-table.h	108;"	d
ORMEMLH	include/opcode/tic6x-opcode-table.h	3659;"	d
ORMEMLW	include/opcode/tic6x-opcode-table.h	112;"	d
ORMEMLW	include/opcode/tic6x-opcode-table.h	3663;"	d
ORMEMND	include/opcode/tic6x-opcode-table.h	116;"	d
ORMEMND	include/opcode/tic6x-opcode-table.h	3667;"	d
ORMEMSB	include/opcode/tic6x-opcode-table.h	102;"	d
ORMEMSB	include/opcode/tic6x-opcode-table.h	3653;"	d
ORMEMSD	include/opcode/tic6x-opcode-table.h	114;"	d
ORMEMSD	include/opcode/tic6x-opcode-table.h	3665;"	d
ORMEMSH	include/opcode/tic6x-opcode-table.h	106;"	d
ORMEMSH	include/opcode/tic6x-opcode-table.h	3657;"	d
ORMEMSW	include/opcode/tic6x-opcode-table.h	110;"	d
ORMEMSW	include/opcode/tic6x-opcode-table.h	3661;"	d
ORN	gdb/arch/aarch64-insn.h	/^  ORN             = 0x00200000 | ORR,$/;"	e	enum:aarch64_opcodes
ORNRP1	include/opcode/tic6x-opcode-table.h	3611;"	d
ORNRP1	include/opcode/tic6x-opcode-table.h	57;"	d
ORQI	include/cgen/basic-ops.h	69;"	d
ORQI	sim/common/cgen-ops.h	75;"	d
ORR	gdb/arch/aarch64-insn.h	/^  ORR             = 0x20000000 | AND,$/;"	e	enum:aarch64_opcodes
ORREG1	include/opcode/tic6x-opcode-table.h	3614;"	d
ORREG1	include/opcode/tic6x-opcode-table.h	64;"	d
ORREG12	include/opcode/tic6x-opcode-table.h	3619;"	d
ORREG12	include/opcode/tic6x-opcode-table.h	72;"	d
ORREG14	include/opcode/tic6x-opcode-table.h	3620;"	d
ORREG14	include/opcode/tic6x-opcode-table.h	73;"	d
ORREG1B	include/opcode/tic6x-opcode-table.h	61;"	d
ORREG1BNORS	include/opcode/tic6x-opcode-table.h	62;"	d
ORREGD1	include/opcode/tic6x-opcode-table.h	3635;"	d
ORREGD1	include/opcode/tic6x-opcode-table.h	85;"	d
ORREGD12	include/opcode/tic6x-opcode-table.h	3640;"	d
ORREGD12	include/opcode/tic6x-opcode-table.h	92;"	d
ORREGD1234	include/opcode/tic6x-opcode-table.h	94;"	d
ORREGD1324	include/opcode/tic6x-opcode-table.h	3643;"	d
ORREGL1	include/opcode/tic6x-opcode-table.h	3627;"	d
ORREGL1	include/opcode/tic6x-opcode-table.h	81;"	d
ORSI	include/cgen/basic-ops.h	129;"	d
ORSI	sim/common/cgen-ops.h	135;"	d
ORTREG1	include/opcode/tic6x-opcode-table.h	3629;"	d
ORTREG1	include/opcode/tic6x-opcode-table.h	66;"	d
ORTREGD1	include/opcode/tic6x-opcode-table.h	3630;"	d
ORTREGD1	include/opcode/tic6x-opcode-table.h	89;"	d
ORWREG1	include/opcode/tic6x-opcode-table.h	3616;"	d
ORWREG1	include/opcode/tic6x-opcode-table.h	67;"	d
ORXREG1	include/opcode/tic6x-opcode-table.h	3618;"	d
ORXREG1	include/opcode/tic6x-opcode-table.h	71;"	d
ORXREG14	include/opcode/tic6x-opcode-table.h	3621;"	d
ORXREG14	include/opcode/tic6x-opcode-table.h	74;"	d
ORXREGD12	include/opcode/tic6x-opcode-table.h	3641;"	d
ORXREGD12	include/opcode/tic6x-opcode-table.h	93;"	d
ORXREGD1234	include/opcode/tic6x-opcode-table.h	3642;"	d
ORXREGD1324	include/opcode/tic6x-opcode-table.h	95;"	d
OR_MSR_SIE	sim/frv/frv-sim.h	611;"	d
OS	zlib/inflate.h	/^    OS,         \/* i: waiting for extra flags and operating system (gzip) *\/$/;"	e	enum:__anon979
OS2	gdb/gnulib/import/localcharset.c	43;"	d	file:
OS2	intl/localcharset.c	50;"	d	file:
OS2	zlib/zconf.h	172;"	d
OSABI_H	gdb/osabi.h	20;"	d
OSDATA_H	gdb/osdata.h	21;"	d
OSIZE	gdb/symfile.c	/^    VMA, OSIZE, LMA, MAPPED$/;"	e	enum:ovly_index	file:
OSTYPE_NTO	gdb/nto-procfs.c	1516;"	d	file:
OSTYPE_NTO	gdb/nto-tdep.h	/^  OSTYPE_NTO$/;"	e	enum:__anon1805
OSTYPE_QNX4	gdb/nto-tdep.h	/^  OSTYPE_QNX4,$/;"	e	enum:__anon1805
OS_CODE	zlib/zutil.h	103;"	d
OS_CODE	zlib/zutil.h	107;"	d
OS_CODE	zlib/zutil.h	114;"	d
OS_CODE	zlib/zutil.h	116;"	d
OS_CODE	zlib/zutil.h	118;"	d
OS_CODE	zlib/zutil.h	123;"	d
OS_CODE	zlib/zutil.h	127;"	d
OS_CODE	zlib/zutil.h	134;"	d
OS_CODE	zlib/zutil.h	147;"	d
OS_CODE	zlib/zutil.h	151;"	d
OS_CODE	zlib/zutil.h	155;"	d
OS_CODE	zlib/zutil.h	159;"	d
OS_CODE	zlib/zutil.h	163;"	d
OS_CODE	zlib/zutil.h	198;"	d
OS_CODE	zlib/zutil.h	86;"	d
OS_EMUL_INLINE	sim/ppc/std-config.h	603;"	d
OSblock	sim/arm/armos.c	/^struct OSblock$/;"	s	file:
OSptr	sim/arm/armdefs.h	/^  unsigned char *OSptr;		\/* OS Handle *\/$/;"	m	struct:ARMul_State
OT	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
OTHEROFF	bfd/elf32-ip2k.c	561;"	d	file:
OTHEROFF	bfd/stabs.c	47;"	d	file:
OTHEROFF	bfd/syms.c	964;"	d	file:
OTMax	opcodes/i386-opc.h	/^  OTMax$/;"	e	enum:__anon68
OTNumOfBits	opcodes/i386-opc.h	774;"	d
OTNumOfUints	opcodes/i386-opc.h	772;"	d
OTUnused	opcodes/i386-opc.h	779;"	d
OT_BYTE	gdb/i386-tdep.c	/^  OT_BYTE = 0,$/;"	e	enum:__anon1640	file:
OT_DQUAD	gdb/i386-tdep.c	/^  OT_DQUAD,$/;"	e	enum:__anon1640	file:
OT_LONG	gdb/i386-tdep.c	/^  OT_LONG,$/;"	e	enum:__anon1640	file:
OT_QUAD	gdb/i386-tdep.c	/^  OT_QUAD,$/;"	e	enum:__anon1640	file:
OT_WORD	gdb/i386-tdep.c	/^  OT_WORD,$/;"	e	enum:__anon1640	file:
OUR_SIZE	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	21;"	d	file:
OUR_SIZE	gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c	21;"	d	file:
OUT	opcodes/bfin-dis.c	487;"	d	file:
OUT	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_bug_ui.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_bug_ui2.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_bug_ui3.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_illegalcombination.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^OUT:$/;"	l
OUT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^OUT:$/;"	l
OUT1	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^OUT1:$/;"	l
OUT1	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^OUT1:$/;"	l
OUT1	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^OUT1:$/;"	l
OUTER	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	e	enum:level	file:
OUTMSG	gdb/gdbserver/win32-low.c	42;"	d	file:
OUTMSG2	gdb/gdbserver/win32-low.c	44;"	d	file:
OUTPUT	opcodes/lm32-opinst.c	365;"	d	file:
OUTPUT	opcodes/lm32-opinst.c	37;"	d	file:
OUTPUT	opcodes/m32r-opinst.c	37;"	d	file:
OUTPUT	opcodes/m32r-opinst.c	594;"	d	file:
OUTPUT	opcodes/or1k-opinst.c	37;"	d	file:
OUTPUT	opcodes/or1k-opinst.c	447;"	d	file:
OUTPUT	zlib/nintendods/Makefile	/^export OUTPUT	:=	$(CURDIR)\/lib\/libz.a$/;"	m
OUTPUTCP	sim/arm/armemu.h	307;"	d
OUTPUTS	gdb/features/Makefile	/^OUTPUTS = $(patsubst %,$(outdir)\/%.dat,$(WHICH))$/;"	m
OUTPUT_BEING_FLUSHED	readline/rltty.c	348;"	d	file:
OUTPUT_BEING_FLUSHED	readline/rltty.c	350;"	d	file:
OUTPUT_BLOCK	sim/mn10300/dv-mn103iop.c	/^  OUTPUT_BLOCK,$/;"	e	enum:__anon803	file:
OUTPUT_REG	gdb/linux-record.c	85;"	d	file:
OUTPUT_TXT	gdb/testsuite/gdb.base/signals-state-child.c	25;"	d	file:
OUTS	opcodes/bfin-dis.c	485;"	d	file:
OVERFLOWS	bfd/elf32-v850.c	441;"	d	file:
OVERFLOWS	bfd/elf32-v850.c	467;"	d	file:
OVERFLOW_EVENT	sim/m68hc11/dv-m68hc11tim.c	/^  OVERFLOW_EVENT,$/;"	e	enum:event_type	file:
OVERFLOW_RESULT	sim/testsuite/common/alu-n-tst.h	251;"	d
OVERFLOW_RESULT	sim/testsuite/common/alu-n-tst.h	26;"	d
OVERLAY_RODATA	bfd/elf32-spu.h	36;"	d
OVERRIDE	include/ansidecl.h	351;"	d
OVERRIDE	include/ansidecl.h	354;"	d
OVERRIDE	include/ansidecl.h	359;"	d
OVERRIDE	include/ansidecl.h	363;"	d
OVERRIDE	include/ansidecl.h	368;"	d
OWB15REG1	include/opcode/tic6x-opcode-table.h	3650;"	d
OWB15REG1	include/opcode/tic6x-opcode-table.h	69;"	d
OWCREG1	include/opcode/tic6x-opcode-table.h	3647;"	d
OWCREG1	include/opcode/tic6x-opcode-table.h	98;"	d
OWDREG5	include/opcode/tic6x-opcode-table.h	3625;"	d
OWDREG5	include/opcode/tic6x-opcode-table.h	78;"	d
OWDREGD5	include/opcode/tic6x-opcode-table.h	3639;"	d
OWDREGD5	include/opcode/tic6x-opcode-table.h	90;"	d
OWILC1	include/opcode/tic6x-opcode-table.h	3645;"	d
OWILC1	include/opcode/tic6x-opcode-table.h	99;"	d
OWMEMDW	include/opcode/tic6x-opcode-table.h	101;"	d
OWMEMDW	include/opcode/tic6x-opcode-table.h	3652;"	d
OWMEMLB	include/opcode/tic6x-opcode-table.h	105;"	d
OWMEMLB	include/opcode/tic6x-opcode-table.h	3656;"	d
OWMEMLH	include/opcode/tic6x-opcode-table.h	109;"	d
OWMEMLH	include/opcode/tic6x-opcode-table.h	3660;"	d
OWMEMLW	include/opcode/tic6x-opcode-table.h	113;"	d
OWMEMLW	include/opcode/tic6x-opcode-table.h	3664;"	d
OWMEMND	include/opcode/tic6x-opcode-table.h	117;"	d
OWMEMND	include/opcode/tic6x-opcode-table.h	3668;"	d
OWMEMSB	include/opcode/tic6x-opcode-table.h	103;"	d
OWMEMSB	include/opcode/tic6x-opcode-table.h	3654;"	d
OWMEMSD	include/opcode/tic6x-opcode-table.h	115;"	d
OWMEMSD	include/opcode/tic6x-opcode-table.h	3666;"	d
OWMEMSH	include/opcode/tic6x-opcode-table.h	107;"	d
OWMEMSH	include/opcode/tic6x-opcode-table.h	3658;"	d
OWMEMSW	include/opcode/tic6x-opcode-table.h	111;"	d
OWMEMSW	include/opcode/tic6x-opcode-table.h	3662;"	d
OWREG1	include/opcode/tic6x-opcode-table.h	3612;"	d
OWREG1	include/opcode/tic6x-opcode-table.h	58;"	d
OWREG1NORS	include/opcode/tic6x-opcode-table.h	60;"	d
OWREG1Z	include/opcode/tic6x-opcode-table.h	3648;"	d
OWREG1Z	include/opcode/tic6x-opcode-table.h	59;"	d
OWREG2	include/opcode/tic6x-opcode-table.h	3622;"	d
OWREG2	include/opcode/tic6x-opcode-table.h	75;"	d
OWREG4	include/opcode/tic6x-opcode-table.h	3623;"	d
OWREG4	include/opcode/tic6x-opcode-table.h	76;"	d
OWREG9	include/opcode/tic6x-opcode-table.h	3624;"	d
OWREG9	include/opcode/tic6x-opcode-table.h	77;"	d
OWREGD1	include/opcode/tic6x-opcode-table.h	3628;"	d
OWREGD1	include/opcode/tic6x-opcode-table.h	82;"	d
OWREGD12	include/opcode/tic6x-opcode-table.h	3633;"	d
OWREGD12	include/opcode/tic6x-opcode-table.h	83;"	d
OWREGD4	include/opcode/tic6x-opcode-table.h	3634;"	d
OWREGD4	include/opcode/tic6x-opcode-table.h	84;"	d
OWREGD45	include/opcode/tic6x-opcode-table.h	3636;"	d
OWREGD45	include/opcode/tic6x-opcode-table.h	86;"	d
OWREGD67	include/opcode/tic6x-opcode-table.h	3637;"	d
OWREGD67	include/opcode/tic6x-opcode-table.h	87;"	d
OWREGD910	include/opcode/tic6x-opcode-table.h	3644;"	d
OWREGD910	include/opcode/tic6x-opcode-table.h	96;"	d
OWREGL1	include/opcode/tic6x-opcode-table.h	3626;"	d
OWREGL1	include/opcode/tic6x-opcode-table.h	80;"	d
OWRETREG1	include/opcode/tic6x-opcode-table.h	3613;"	d
OWRETREG1	include/opcode/tic6x-opcode-table.h	63;"	d
OWTREG5	include/opcode/tic6x-opcode-table.h	3631;"	d
OWTREG5	include/opcode/tic6x-opcode-table.h	79;"	d
OWTREGD5	include/opcode/tic6x-opcode-table.h	3632;"	d
OWTREGD5	include/opcode/tic6x-opcode-table.h	91;"	d
O_16	include/opcode/pj.h	25;"	d
O_32	include/opcode/pj.h	32;"	d
O_8	include/opcode/pj.h	28;"	d
O_ACCMODE	bfd/hosts/alphavms.h	49;"	d
O_ACCMODE	bfd/sysdep.h	109;"	d
O_ACCMODE	gdb/inflow.c	739;"	d	file:
O_ADD	include/opcode/h8300.h	/^  O_ADD,$/;"	e	enum:h8_asm_codes
O_ADDS	include/opcode/h8300.h	/^  O_ADDS,$/;"	e	enum:h8_asm_codes
O_ADDX	include/opcode/h8300.h	/^  O_ADDX,$/;"	e	enum:h8_asm_codes
O_AND	include/opcode/h8300.h	/^  O_AND,$/;"	e	enum:h8_asm_codes
O_ANDC	include/opcode/h8300.h	/^  O_ANDC,$/;"	e	enum:h8_asm_codes
O_BAND	include/opcode/h8300.h	/^  O_BAND,$/;"	e	enum:h8_asm_codes
O_BCC	include/opcode/h8300.h	/^  O_BCC,$/;"	e	enum:h8_asm_codes
O_BCLR	include/opcode/h8300.h	/^  O_BCLR,$/;"	e	enum:h8_asm_codes
O_BCLREQ	include/opcode/h8300.h	/^  O_BCLREQ,$/;"	e	enum:h8_asm_codes
O_BCLRNE	include/opcode/h8300.h	/^  O_BCLRNE,$/;"	e	enum:h8_asm_codes
O_BCS	include/opcode/h8300.h	/^  O_BCS,$/;"	e	enum:h8_asm_codes
O_BEQ	include/opcode/h8300.h	/^  O_BEQ,$/;"	e	enum:h8_asm_codes
O_BFLD	include/opcode/h8300.h	/^  O_BFLD,$/;"	e	enum:h8_asm_codes
O_BFST	include/opcode/h8300.h	/^  O_BFST,$/;"	e	enum:h8_asm_codes
O_BGE	include/opcode/h8300.h	/^  O_BGE,$/;"	e	enum:h8_asm_codes
O_BGT	include/opcode/h8300.h	/^  O_BGT,$/;"	e	enum:h8_asm_codes
O_BHI	include/opcode/h8300.h	/^  O_BHI,$/;"	e	enum:h8_asm_codes
O_BIAND	include/opcode/h8300.h	/^  O_BIAND,$/;"	e	enum:h8_asm_codes
O_BILD	include/opcode/h8300.h	/^  O_BILD,$/;"	e	enum:h8_asm_codes
O_BINARY	bfd/sysdep.h	113;"	d
O_BINARY	gdb/defs.h	106;"	d
O_BINARY	include/binary-io.h	30;"	d
O_BINARY	include/binary-io.h	35;"	d
O_BINARY	include/binary-io.h	57;"	d
O_BINARY	include/binary-io.h	58;"	d
O_BINARY	intl/loadmsgcat.c	480;"	d	file:
O_BINARY	intl/loadmsgcat.c	485;"	d	file:
O_BINARY	intl/loadmsgcat.c	490;"	d	file:
O_BINARY	libiberty/mkstemps.c	55;"	d	file:
O_BINARY	readline/histfile.c	84;"	d	file:
O_BINARY	readline/histfile.c	87;"	d	file:
O_BINARY	readline/histfile.c	88;"	d	file:
O_BIOR	include/opcode/h8300.h	/^  O_BIOR,$/;"	e	enum:h8_asm_codes
O_BIST	include/opcode/h8300.h	/^  O_BIST,$/;"	e	enum:h8_asm_codes
O_BISTZ	include/opcode/h8300.h	/^  O_BISTZ,$/;"	e	enum:h8_asm_codes
O_BIXOR	include/opcode/h8300.h	/^  O_BIXOR,$/;"	e	enum:h8_asm_codes
O_BLD	include/opcode/h8300.h	/^  O_BLD,$/;"	e	enum:h8_asm_codes
O_BLE	include/opcode/h8300.h	/^  O_BLE,$/;"	e	enum:h8_asm_codes
O_BLS	include/opcode/h8300.h	/^  O_BLS,$/;"	e	enum:h8_asm_codes
O_BLT	include/opcode/h8300.h	/^  O_BLT,$/;"	e	enum:h8_asm_codes
O_BMI	include/opcode/h8300.h	/^  O_BMI,$/;"	e	enum:h8_asm_codes
O_BNE	include/opcode/h8300.h	/^  O_BNE,$/;"	e	enum:h8_asm_codes
O_BNOT	include/opcode/h8300.h	/^  O_BNOT,$/;"	e	enum:h8_asm_codes
O_BOR	include/opcode/h8300.h	/^  O_BOR,$/;"	e	enum:h8_asm_codes
O_BPL	include/opcode/h8300.h	/^  O_BPL,$/;"	e	enum:h8_asm_codes
O_BPT	include/opcode/h8300.h	/^  O_BPT,$/;"	e	enum:h8_asm_codes
O_BRA	include/opcode/h8300.h	/^  O_BRA,$/;"	e	enum:h8_asm_codes
O_BRAB	include/opcode/h8300.h	/^  O_BRAB,$/;"	e	enum:h8_asm_codes
O_BRABC	include/opcode/h8300.h	/^  O_BRABC,$/;"	e	enum:h8_asm_codes
O_BRABS	include/opcode/h8300.h	/^  O_BRABS,$/;"	e	enum:h8_asm_codes
O_BRAL	include/opcode/h8300.h	/^  O_BRAL,$/;"	e	enum:h8_asm_codes
O_BRAS	include/opcode/h8300.h	/^  O_BRAS,$/;"	e	enum:h8_asm_codes
O_BRAW	include/opcode/h8300.h	/^  O_BRAW,$/;"	e	enum:h8_asm_codes
O_BRN	include/opcode/h8300.h	/^  O_BRN,$/;"	e	enum:h8_asm_codes
O_BSET	include/opcode/h8300.h	/^  O_BSET,$/;"	e	enum:h8_asm_codes
O_BSETEQ	include/opcode/h8300.h	/^  O_BSETEQ,$/;"	e	enum:h8_asm_codes
O_BSETNE	include/opcode/h8300.h	/^  O_BSETNE,$/;"	e	enum:h8_asm_codes
O_BSR	include/opcode/h8300.h	/^  O_BSR,$/;"	e	enum:h8_asm_codes
O_BSRBC	include/opcode/h8300.h	/^  O_BSRBC,$/;"	e	enum:h8_asm_codes
O_BSRBS	include/opcode/h8300.h	/^  O_BSRBS,$/;"	e	enum:h8_asm_codes
O_BST	include/opcode/h8300.h	/^  O_BST,$/;"	e	enum:h8_asm_codes
O_BSTZ	include/opcode/h8300.h	/^  O_BSTZ,$/;"	e	enum:h8_asm_codes
O_BTST	include/opcode/h8300.h	/^  O_BTST,$/;"	e	enum:h8_asm_codes
O_BVC	include/opcode/h8300.h	/^  O_BVC,$/;"	e	enum:h8_asm_codes
O_BVS	include/opcode/h8300.h	/^  O_BVS,$/;"	e	enum:h8_asm_codes
O_BXOR	include/opcode/h8300.h	/^  O_BXOR,$/;"	e	enum:h8_asm_codes
O_CLOEXEC	gdb/common/filestuff.c	44;"	d	file:
O_CLRMAC	include/opcode/h8300.h	/^  O_CLRMAC,$/;"	e	enum:h8_asm_codes
O_CMP	include/opcode/h8300.h	/^  O_CMP,$/;"	e	enum:h8_asm_codes
O_DAA	include/opcode/h8300.h	/^  O_DAA,$/;"	e	enum:h8_asm_codes
O_DAS	include/opcode/h8300.h	/^  O_DAS,$/;"	e	enum:h8_asm_codes
O_DEC	include/opcode/h8300.h	/^  O_DEC,$/;"	e	enum:h8_asm_codes
O_DIVS	include/opcode/h8300.h	/^  O_DIVS,$/;"	e	enum:h8_asm_codes
O_DIVU	include/opcode/h8300.h	/^  O_DIVU,$/;"	e	enum:h8_asm_codes
O_DIVXS	include/opcode/h8300.h	/^  O_DIVXS,$/;"	e	enum:h8_asm_codes
O_DIVXU	include/opcode/h8300.h	/^  O_DIVXU,$/;"	e	enum:h8_asm_codes
O_EEPMOV	include/opcode/h8300.h	/^  O_EEPMOV,$/;"	e	enum:h8_asm_codes
O_EXTS	include/opcode/h8300.h	/^  O_EXTS,$/;"	e	enum:h8_asm_codes
O_EXTU	include/opcode/h8300.h	/^  O_EXTU,$/;"	e	enum:h8_asm_codes
O_ILL	include/opcode/h8300.h	/^  O_ILL,$/;"	e	enum:h8_asm_codes
O_INC	include/opcode/h8300.h	/^  O_INC,$/;"	e	enum:h8_asm_codes
O_JMP	include/opcode/h8300.h	/^  O_JMP,$/;"	e	enum:h8_asm_codes
O_JSR	include/opcode/h8300.h	/^  O_JSR,$/;"	e	enum:h8_asm_codes
O_LARGEFILE	gdb/corelow.c	50;"	d	file:
O_LARGEFILE	gdb/gdbserver/linux-low.c	75;"	d	file:
O_LARGEFILE	gdb/linux-nat.c	186;"	d	file:
O_LARGEFILE	gdb/testsuite/gdb.base/bigcore.c	150;"	d	file:
O_LARGEFILE	gdb/tracefile-tfile.c	38;"	d	file:
O_LAST	include/opcode/h8300.h	/^  O_LAST,$/;"	e	enum:h8_asm_codes
O_LDC	include/opcode/h8300.h	/^  O_LDC,$/;"	e	enum:h8_asm_codes
O_LDM	include/opcode/h8300.h	/^  O_LDM,$/;"	e	enum:h8_asm_codes
O_LDMAC	include/opcode/h8300.h	/^  O_LDMAC,$/;"	e	enum:h8_asm_codes
O_MAC	include/opcode/h8300.h	/^  O_MAC,$/;"	e	enum:h8_asm_codes
O_MOV	include/opcode/h8300.h	/^  O_MOV,$/;"	e	enum:h8_asm_codes
O_MOVAB	include/opcode/h8300.h	/^  O_MOVAB,$/;"	e	enum:h8_asm_codes
O_MOVAL	include/opcode/h8300.h	/^  O_MOVAL,$/;"	e	enum:h8_asm_codes
O_MOVAW	include/opcode/h8300.h	/^  O_MOVAW,$/;"	e	enum:h8_asm_codes
O_MOVMD	include/opcode/h8300.h	/^  O_MOVMD,$/;"	e	enum:h8_asm_codes
O_MOVSD	include/opcode/h8300.h	/^  O_MOVSD,$/;"	e	enum:h8_asm_codes
O_MULS	include/opcode/h8300.h	/^  O_MULS,$/;"	e	enum:h8_asm_codes
O_MULSU	include/opcode/h8300.h	/^  O_MULSU,$/;"	e	enum:h8_asm_codes
O_MULU	include/opcode/h8300.h	/^  O_MULU,$/;"	e	enum:h8_asm_codes
O_MULUU	include/opcode/h8300.h	/^  O_MULUU,$/;"	e	enum:h8_asm_codes
O_MULXS	include/opcode/h8300.h	/^  O_MULXS,$/;"	e	enum:h8_asm_codes
O_MULXU	include/opcode/h8300.h	/^  O_MULXU,$/;"	e	enum:h8_asm_codes
O_N	include/opcode/pj.h	24;"	d
O_NDELAY	readline/input.c	74;"	d	file:
O_NDELAY	readline/shell.c	176;"	d	file:
O_NDELAY	sim/common/dv-sockser.c	67;"	d	file:
O_NDELAY	sim/common/dv-sockser.c	69;"	d	file:
O_NEG	include/opcode/h8300.h	/^  O_NEG,$/;"	e	enum:h8_asm_codes
O_NOCTTY	gdb/inflow.c	44;"	d	file:
O_NOCTTY	gdb/top.c	78;"	d	file:
O_NOCTTY	readline/examples/rlfe/pty.c	109;"	d	file:
O_NOFOLLOW	gdb/gnulib/import/localcharset.c	87;"	d	file:
O_NONBLOCK	readline/examples/rlfe/os.h	372;"	d
O_NONBLOCK	readline/examples/rlfe/os.h	376;"	d
O_NONBLOCK	sim/common/dv-sockser.c	75;"	d	file:
O_NONBLOCK	sim/common/dv-sockser.c	77;"	d	file:
O_NOP	include/opcode/h8300.h	/^  O_NOP,$/;"	e	enum:h8_asm_codes
O_NOT	include/opcode/h8300.h	/^  O_NOT,$/;"	e	enum:h8_asm_codes
O_OR	include/opcode/h8300.h	/^  O_OR,$/;"	e	enum:h8_asm_codes
O_ORC	include/opcode/h8300.h	/^  O_ORC,$/;"	e	enum:h8_asm_codes
O_R16	include/opcode/pj.h	27;"	d
O_R32	include/opcode/pj.h	31;"	d
O_R8	include/opcode/pj.h	30;"	d
O_RDONLY	bfd/sysdep.h	100;"	d
O_RDWR	bfd/sysdep.h	106;"	d
O_RECOMPILE	include/opcode/h8300.h	/^  O_RECOMPILE =	 0,$/;"	e	enum:h8_asm_codes
O_RECOMPILE	sim/sh/interp.c	103;"	d	file:
O_ROTL	include/opcode/h8300.h	/^  O_ROTL,$/;"	e	enum:h8_asm_codes
O_ROTR	include/opcode/h8300.h	/^  O_ROTR,$/;"	e	enum:h8_asm_codes
O_ROTXL	include/opcode/h8300.h	/^  O_ROTXL,$/;"	e	enum:h8_asm_codes
O_ROTXR	include/opcode/h8300.h	/^  O_ROTXR,$/;"	e	enum:h8_asm_codes
O_RTE	include/opcode/h8300.h	/^  O_RTE,$/;"	e	enum:h8_asm_codes
O_RTEL	include/opcode/h8300.h	/^  O_RTEL,$/;"	e	enum:h8_asm_codes
O_RTS	include/opcode/h8300.h	/^  O_RTS,$/;"	e	enum:h8_asm_codes
O_RTSL	include/opcode/h8300.h	/^  O_RTSL,$/;"	e	enum:h8_asm_codes
O_SHAL	include/opcode/h8300.h	/^  O_SHAL,$/;"	e	enum:h8_asm_codes
O_SHAR	include/opcode/h8300.h	/^  O_SHAR,$/;"	e	enum:h8_asm_codes
O_SHLL	include/opcode/h8300.h	/^  O_SHLL,$/;"	e	enum:h8_asm_codes
O_SHLR	include/opcode/h8300.h	/^  O_SHLR,$/;"	e	enum:h8_asm_codes
O_SLEEP	include/opcode/h8300.h	/^  O_SLEEP,$/;"	e	enum:h8_asm_codes
O_STC	include/opcode/h8300.h	/^  O_STC,$/;"	e	enum:h8_asm_codes
O_STM	include/opcode/h8300.h	/^  O_STM,$/;"	e	enum:h8_asm_codes
O_STMAC	include/opcode/h8300.h	/^  O_STMAC,$/;"	e	enum:h8_asm_codes
O_SUB	include/opcode/h8300.h	/^  O_SUB,$/;"	e	enum:h8_asm_codes
O_SUBS	include/opcode/h8300.h	/^  O_SUBS,$/;"	e	enum:h8_asm_codes
O_SUBX	include/opcode/h8300.h	/^  O_SUBX,$/;"	e	enum:h8_asm_codes
O_SYSCALL	include/opcode/h8300.h	/^  O_SYSCALL,$/;"	e	enum:h8_asm_codes
O_SYS_CLOSE	include/opcode/h8300.h	/^  O_SYS_CLOSE,$/;"	e	enum:h8_asm_codes
O_SYS_CMDLINE	include/opcode/h8300.h	/^ O_SYS_CMDLINE$/;"	e	enum:h8_asm_codes
O_SYS_CREAT	include/opcode/h8300.h	/^  O_SYS_CREAT,$/;"	e	enum:h8_asm_codes
O_SYS_FSTAT	include/opcode/h8300.h	/^  O_SYS_FSTAT,$/;"	e	enum:h8_asm_codes
O_SYS_LSEEK	include/opcode/h8300.h	/^  O_SYS_LSEEK,$/;"	e	enum:h8_asm_codes
O_SYS_OPEN	include/opcode/h8300.h	/^  O_SYS_OPEN,$/;"	e	enum:h8_asm_codes
O_SYS_READ	include/opcode/h8300.h	/^  O_SYS_READ,$/;"	e	enum:h8_asm_codes
O_SYS_STAT	include/opcode/h8300.h	/^  O_SYS_STAT,$/;"	e	enum:h8_asm_codes
O_SYS_WRITE	include/opcode/h8300.h	/^  O_SYS_WRITE,$/;"	e	enum:h8_asm_codes
O_TAS	include/opcode/h8300.h	/^  O_TAS,$/;"	e	enum:h8_asm_codes
O_TEXT	include/binary-io.h	31;"	d
O_TEXT	include/binary-io.h	36;"	d
O_TEXT	intl/loadmsgcat.c	481;"	d	file:
O_TEXT	intl/loadmsgcat.c	486;"	d	file:
O_TRAPA	include/opcode/h8300.h	/^  O_TRAPA,$/;"	e	enum:h8_asm_codes
O_U16	include/opcode/pj.h	26;"	d
O_U8	include/opcode/pj.h	29;"	d
O_WRONLY	bfd/sysdep.h	103;"	d
O_XOR	include/opcode/h8300.h	/^  O_XOR,$/;"	e	enum:h8_asm_codes
O_XORC	include/opcode/h8300.h	/^  O_XORC,$/;"	e	enum:h8_asm_codes
Ob	opcodes/i386-dis.c	356;"	d	file:
Obj	gdb/testsuite/gdb.cp/arg-reference.cc	/^Obj::Obj ()$/;"	f	class:Obj
Obj	gdb/testsuite/gdb.cp/arg-reference.cc	/^class Obj$/;"	c	file:
Obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Obj::Obj ()$/;"	f	class:Obj
Obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Obj::Obj (const Obj &obj)$/;"	f	class:Obj
Obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^class Obj {$/;"	c	file:
Obj	gdb/testsuite/gdb.cp/virtfunc2.cc	/^class Obj : virtual public interface$/;"	c	file:
Obj2	gdb/testsuite/gdb.cp/virtfunc2.cc	/^class Obj2 : Obj,  virtual public interface$/;"	c	file:
Oenum	gdb/testsuite/gdb.cp/subtypes.h	/^  enum class Oenum { OA, OB, OC, OD };$/;"	c	struct:Outer
Offset	include/coff/pe.h	/^  char Offset[4];$/;"	m	struct:_CV_INFO_PDB20
OnDataAvailable	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected void OnDataAvailable()$/;"	m	class:DotZLib.CodecBase
One	gdb/testsuite/gdb.base/structs3.c	/^struct One$/;"	s	file:
Op	opcodes/ia64-opc.h	31;"	d
OpBtypePaWhaD	opcodes/ia64-opc-b.c	505;"	d	file:
OpBtypePaWhaD	opcodes/ia64-opc-b.c	53;"	d	file:
OpBtypePaWhaD	opcodes/ia64-opc-x.c	187;"	d	file:
OpBtypePaWhaD	opcodes/ia64-opc-x.c	56;"	d	file:
OpBtypePaWhaDPr	opcodes/ia64-opc-b.c	506;"	d	file:
OpBtypePaWhaDPr	opcodes/ia64-opc-b.c	56;"	d	file:
OpBtypePaWhaDPr	opcodes/ia64-opc-x.c	188;"	d	file:
OpBtypePaWhaDPr	opcodes/ia64-opc-x.c	59;"	d	file:
OpIhWhb	opcodes/ia64-opc-b.c	509;"	d	file:
OpIhWhb	opcodes/ia64-opc-b.c	65;"	d	file:
OpMXX6a	opcodes/ia64-opc-m.c	2230;"	d	file:
OpMXX6a	opcodes/ia64-opc-m.c	78;"	d	file:
OpMXX6aHint	opcodes/ia64-opc-m.c	2231;"	d	file:
OpMXX6aHint	opcodes/ia64-opc-m.c	80;"	d	file:
OpMXX6aHintHlf	opcodes/ia64-opc-m.c	2233;"	d	file:
OpMXX6aHintHlf	opcodes/ia64-opc-m.c	83;"	d	file:
OpMXX6aHintHlfa	opcodes/ia64-opc-m.c	2232;"	d	file:
OpMXX6aHintHlfa	opcodes/ia64-opc-m.c	86;"	d	file:
OpMXY1X6aHintHlf	opcodes/ia64-opc-m.c	2234;"	d	file:
OpMXY1X6aHintHlf	opcodes/ia64-opc-m.c	89;"	d	file:
OpPaWhaD	opcodes/ia64-opc-b.c	49;"	d	file:
OpPaWhaD	opcodes/ia64-opc-b.c	503;"	d	file:
OpPaWhaD	opcodes/ia64-opc-x.c	186;"	d	file:
OpPaWhaD	opcodes/ia64-opc-x.c	54;"	d	file:
OpPaWhcD	opcodes/ia64-opc-b.c	504;"	d	file:
OpPaWhcD	opcodes/ia64-opc-b.c	51;"	d	file:
OpR3a	opcodes/ia64-opc-a.c	408;"	d	file:
OpR3b	opcodes/ia64-opc-a.c	409;"	d	file:
OpR3b	opcodes/ia64-opc-a.c	61;"	d	file:
OpRaRbTaSf	opcodes/ia64-opc-f.c	650;"	d	file:
OpRaRbTaSf	opcodes/ia64-opc-f.c	66;"	d	file:
OpTa	opcodes/ia64-opc-f.c	651;"	d	file:
OpTa	opcodes/ia64-opc-f.c	69;"	d	file:
OpType	opcodes/opc2c.c	/^} OpType;$/;"	t	typeref:enum:__anon21	file:
OpType	sim/m32c/opc2c.c	/^} OpType;$/;"	t	typeref:enum:__anon531	file:
OpVc	opcodes/ia64-opc-x.c	185;"	d	file:
OpVc	opcodes/ia64-opc-x.c	53;"	d	file:
OpX2TaC	opcodes/ia64-opc-a.c	415;"	d	file:
OpX2TaC	opcodes/ia64-opc-a.c	76;"	d	file:
OpX2TaTbYaC	opcodes/ia64-opc-i.c	335;"	d	file:
OpX2TaTbYaC	opcodes/ia64-opc-i.c	85;"	d	file:
OpX2TaTbYaXcC	opcodes/ia64-opc-i.c	88;"	d	file:
OpX2TbTaC	opcodes/ia64-opc-a.c	414;"	d	file:
OpX2TbTaC	opcodes/ia64-opc-a.c	73;"	d	file:
OpX2X	opcodes/ia64-opc-i.c	332;"	d	file:
OpX2X	opcodes/ia64-opc-i.c	80;"	d	file:
OpX2XYa	opcodes/ia64-opc-i.c	333;"	d	file:
OpX2XYa	opcodes/ia64-opc-i.c	81;"	d	file:
OpX2XYb	opcodes/ia64-opc-i.c	334;"	d	file:
OpX2XYb	opcodes/ia64-opc-i.c	83;"	d	file:
OpX2aVe	opcodes/ia64-opc-a.c	410;"	d	file:
OpX2aVe	opcodes/ia64-opc-a.c	62;"	d	file:
OpX2aVeImm14	opcodes/ia64-opc-a.c	411;"	d	file:
OpX2aVeImm14	opcodes/ia64-opc-a.c	66;"	d	file:
OpX2aVeR3a	opcodes/ia64-opc-a.c	64;"	d	file:
OpX2aVeX4	opcodes/ia64-opc-a.c	412;"	d	file:
OpX2aVeX4	opcodes/ia64-opc-a.c	68;"	d	file:
OpX2aVeX4X2b	opcodes/ia64-opc-a.c	413;"	d	file:
OpX2aVeX4X2b	opcodes/ia64-opc-a.c	70;"	d	file:
OpX2aZaZbX4	opcodes/ia64-opc-a.c	416;"	d	file:
OpX2aZaZbX4	opcodes/ia64-opc-a.c	78;"	d	file:
OpX2aZaZbX4X2b	opcodes/ia64-opc-a.c	417;"	d	file:
OpX2aZaZbX4X2b	opcodes/ia64-opc-a.c	81;"	d	file:
OpX3	opcodes/ia64-opc-i.c	336;"	d	file:
OpX3	opcodes/ia64-opc-i.c	91;"	d	file:
OpX3	opcodes/ia64-opc-m.c	2224;"	d	file:
OpX3	opcodes/ia64-opc-m.c	59;"	d	file:
OpX3X4	opcodes/ia64-opc-m.c	2226;"	d	file:
OpX3X4	opcodes/ia64-opc-m.c	64;"	d	file:
OpX3X4X2	opcodes/ia64-opc-m.c	2227;"	d	file:
OpX3X4X2	opcodes/ia64-opc-m.c	66;"	d	file:
OpX3X4X2Y	opcodes/ia64-opc-m.c	68;"	d	file:
OpX3X4X2YZ	opcodes/ia64-opc-m.c	70;"	d	file:
OpX3X6	opcodes/ia64-opc-i.c	337;"	d	file:
OpX3X6	opcodes/ia64-opc-i.c	92;"	d	file:
OpX3X6	opcodes/ia64-opc-x.c	184;"	d	file:
OpX3X6	opcodes/ia64-opc-x.c	49;"	d	file:
OpX3X6Y	opcodes/ia64-opc-x.c	51;"	d	file:
OpX3X6Yb	opcodes/ia64-opc-i.c	94;"	d	file:
OpX3X6b	opcodes/ia64-opc-m.c	2225;"	d	file:
OpX3X6b	opcodes/ia64-opc-m.c	60;"	d	file:
OpX3X6bX7	opcodes/ia64-opc-m.c	62;"	d	file:
OpX3XbIhWh	opcodes/ia64-opc-i.c	338;"	d	file:
OpX3XbIhWh	opcodes/ia64-opc-i.c	96;"	d	file:
OpX3XbIhWhTag13	opcodes/ia64-opc-i.c	339;"	d	file:
OpX3XbIhWhTag13	opcodes/ia64-opc-i.c	99;"	d	file:
OpX6	opcodes/ia64-opc-b.c	48;"	d	file:
OpX6	opcodes/ia64-opc-b.c	502;"	d	file:
OpX6BtypePaWhaD	opcodes/ia64-opc-b.c	507;"	d	file:
OpX6BtypePaWhaD	opcodes/ia64-opc-b.c	59;"	d	file:
OpX6BtypePaWhaDPr	opcodes/ia64-opc-b.c	508;"	d	file:
OpX6BtypePaWhaDPr	opcodes/ia64-opc-b.c	62;"	d	file:
OpX6IhWhb	opcodes/ia64-opc-b.c	510;"	d	file:
OpX6IhWhb	opcodes/ia64-opc-b.c	68;"	d	file:
OpX6aHint	opcodes/ia64-opc-m.c	2228;"	d	file:
OpX6aHint	opcodes/ia64-opc-m.c	72;"	d	file:
OpX6aHintHlf	opcodes/ia64-opc-m.c	74;"	d	file:
OpX6aHintHlf	opcodes/ia64-opc-m.c	92;"	d	file:
OpXX6aHint	opcodes/ia64-opc-m.c	2229;"	d	file:
OpXX6aHint	opcodes/ia64-opc-m.c	76;"	d	file:
OpXa	opcodes/ia64-opc-f.c	54;"	d	file:
OpXa	opcodes/ia64-opc-f.c	644;"	d	file:
OpXaSf	opcodes/ia64-opc-f.c	55;"	d	file:
OpXaSf	opcodes/ia64-opc-f.c	645;"	d	file:
OpXaSfF2	opcodes/ia64-opc-f.c	56;"	d	file:
OpXaSfF2	opcodes/ia64-opc-f.c	646;"	d	file:
OpXaSfF2F4	opcodes/ia64-opc-f.c	60;"	d	file:
OpXaSfF2F4	opcodes/ia64-opc-f.c	648;"	d	file:
OpXaSfF4	opcodes/ia64-opc-f.c	58;"	d	file:
OpXaSfF4	opcodes/ia64-opc-f.c	647;"	d	file:
OpXaX2	opcodes/ia64-opc-f.c	63;"	d	file:
OpXaX2	opcodes/ia64-opc-f.c	649;"	d	file:
OpXaX2F2	opcodes/ia64-opc-f.c	64;"	d	file:
OpXbQSf	opcodes/ia64-opc-f.c	652;"	d	file:
OpXbQSf	opcodes/ia64-opc-f.c	70;"	d	file:
OpXbX6	opcodes/ia64-opc-f.c	653;"	d	file:
OpXbX6	opcodes/ia64-opc-f.c	72;"	d	file:
OpXbX6F2	opcodes/ia64-opc-f.c	654;"	d	file:
OpXbX6F2	opcodes/ia64-opc-f.c	76;"	d	file:
OpXbX6Sf	opcodes/ia64-opc-f.c	655;"	d	file:
OpXbX6Sf	opcodes/ia64-opc-f.c	78;"	d	file:
OpXbX6Y	opcodes/ia64-opc-f.c	74;"	d	file:
OpZaZbVeX2aX2b	opcodes/ia64-opc-i.c	330;"	d	file:
OpZaZbVeX2aX2b	opcodes/ia64-opc-i.c	74;"	d	file:
OpZaZbVeX2aX2bX2c	opcodes/ia64-opc-i.c	331;"	d	file:
OpZaZbVeX2aX2bX2c	opcodes/ia64-opc-i.c	77;"	d	file:
Opcode_D	opcodes/i386-opc.h	845;"	d
Opcode_FloatD	opcodes/i386-opc.h	849;"	d
Opcode_FloatR	opcodes/i386-opc.h	848;"	d
Opcode_Modifier_Max	opcodes/i386-opc.h	/^  Opcode_Modifier_Max$/;"	e	enum:__anon67
Opcode_abs_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_abs_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_abs_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_abs_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_abs_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_abs_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_abs_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {$/;"	v
Opcode_abs_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_abs_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_abs_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_abs_s_encode_fns[] = {$/;"	v
Opcode_add_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_add_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_add_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_add_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_add_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {$/;"	v
Opcode_add_n_Slot_inst16a_encode	bfd/xtensa-modules.c	/^Opcode_add_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {$/;"	v
Opcode_add_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_add_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_add_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_add_s_encode_fns[] = {$/;"	v
Opcode_addi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_addi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addi_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_addi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addi_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_addi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {$/;"	v
Opcode_addi_n_Slot_inst16a_encode	bfd/xtensa-modules.c	/^Opcode_addi_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addi_n_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_addi_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addi_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {$/;"	v
Opcode_addmi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_addmi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addmi_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_addmi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addmi_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_addmi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addmi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {$/;"	v
Opcode_addx2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_addx2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx2_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_addx2_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx2_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_addx2_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx2_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_addx2_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {$/;"	v
Opcode_addx4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_addx4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx4_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_addx4_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx4_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_addx4_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx4_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_addx4_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {$/;"	v
Opcode_addx8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_addx8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx8_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_addx8_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx8_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_addx8_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_addx8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {$/;"	v
Opcode_all4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_all4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_all4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_all4_encode_fns[] = {$/;"	v
Opcode_all8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_all8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_all8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_all8_encode_fns[] = {$/;"	v
Opcode_and_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_and_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_and_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_and_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_and_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_and_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_and_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_and_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_and_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {$/;"	v
Opcode_andb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_andb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_andb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_andb_encode_fns[] = {$/;"	v
Opcode_andbc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_andbc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_andbc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_andbc_encode_fns[] = {$/;"	v
Opcode_any4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_any4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_any4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_any4_encode_fns[] = {$/;"	v
Opcode_any8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_any8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_any8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_any8_encode_fns[] = {$/;"	v
Opcode_ball_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ball_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ball_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {$/;"	v
Opcode_ball_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_ball_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ball_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ball_w18_encode_fns[] = {$/;"	v
Opcode_bany_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bany_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bany_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {$/;"	v
Opcode_bany_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bany_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bany_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bany_w18_encode_fns[] = {$/;"	v
Opcode_bbc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bbc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {$/;"	v
Opcode_bbc_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bbc_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbc_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbc_w18_encode_fns[] = {$/;"	v
Opcode_bbci_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bbci_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbci_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {$/;"	v
Opcode_bbci_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bbci_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbci_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbci_w18_encode_fns[] = {$/;"	v
Opcode_bbs_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bbs_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbs_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {$/;"	v
Opcode_bbs_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bbs_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbs_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbs_w18_encode_fns[] = {$/;"	v
Opcode_bbsi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bbsi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbsi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {$/;"	v
Opcode_bbsi_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bbsi_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bbsi_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bbsi_w18_encode_fns[] = {$/;"	v
Opcode_beq_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_beq_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beq_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {$/;"	v
Opcode_beq_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_beq_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beq_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beq_w18_encode_fns[] = {$/;"	v
Opcode_beqi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_beqi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beqi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {$/;"	v
Opcode_beqi_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_beqi_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beqi_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beqi_w18_encode_fns[] = {$/;"	v
Opcode_beqz_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_beqz_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beqz_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {$/;"	v
Opcode_beqz_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_beqz_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beqz_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {$/;"	v
Opcode_beqz_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_beqz_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_beqz_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_beqz_w18_encode_fns[] = {$/;"	v
Opcode_bf_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bf_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bf_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bf_encode_fns[] = {$/;"	v
Opcode_bge_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bge_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bge_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {$/;"	v
Opcode_bge_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bge_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bge_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bge_w18_encode_fns[] = {$/;"	v
Opcode_bgei_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bgei_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgei_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {$/;"	v
Opcode_bgei_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bgei_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgei_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgei_w18_encode_fns[] = {$/;"	v
Opcode_bgeu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bgeu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgeu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {$/;"	v
Opcode_bgeu_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bgeu_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgeu_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgeu_w18_encode_fns[] = {$/;"	v
Opcode_bgeui_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bgeui_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgeui_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {$/;"	v
Opcode_bgeui_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bgeui_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgeui_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgeui_w18_encode_fns[] = {$/;"	v
Opcode_bgez_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bgez_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgez_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {$/;"	v
Opcode_bgez_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bgez_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bgez_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bgez_w18_encode_fns[] = {$/;"	v
Opcode_blt_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_blt_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_blt_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {$/;"	v
Opcode_blt_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_blt_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_blt_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_blt_w18_encode_fns[] = {$/;"	v
Opcode_blti_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_blti_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_blti_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {$/;"	v
Opcode_blti_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_blti_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_blti_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_blti_w18_encode_fns[] = {$/;"	v
Opcode_bltu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bltu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {$/;"	v
Opcode_bltu_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bltu_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltu_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltu_w18_encode_fns[] = {$/;"	v
Opcode_bltui_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bltui_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltui_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {$/;"	v
Opcode_bltui_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bltui_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltui_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltui_w18_encode_fns[] = {$/;"	v
Opcode_bltz_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bltz_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltz_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {$/;"	v
Opcode_bltz_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bltz_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bltz_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bltz_w18_encode_fns[] = {$/;"	v
Opcode_bnall_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bnall_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnall_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {$/;"	v
Opcode_bnall_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bnall_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnall_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnall_w18_encode_fns[] = {$/;"	v
Opcode_bne_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bne_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bne_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {$/;"	v
Opcode_bne_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bne_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bne_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bne_w18_encode_fns[] = {$/;"	v
Opcode_bnei_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bnei_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnei_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {$/;"	v
Opcode_bnei_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bnei_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnei_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnei_w18_encode_fns[] = {$/;"	v
Opcode_bnez_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bnez_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnez_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {$/;"	v
Opcode_bnez_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_bnez_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnez_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {$/;"	v
Opcode_bnez_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bnez_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnez_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnez_w18_encode_fns[] = {$/;"	v
Opcode_bnone_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bnone_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnone_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {$/;"	v
Opcode_bnone_w18_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_bnone_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bnone_w18_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bnone_w18_encode_fns[] = {$/;"	v
Opcode_break_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_break_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_break_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {$/;"	v
Opcode_break_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_break_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_break_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {$/;"	v
Opcode_bt_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_bt_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_bt_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_bt_encode_fns[] = {$/;"	v
Opcode_call0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_call0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_call0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {$/;"	v
Opcode_call12_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_call12_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_call12_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {$/;"	v
Opcode_call4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_call4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_call4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {$/;"	v
Opcode_call8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_call8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_call8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {$/;"	v
Opcode_callx0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_callx0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_callx0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {$/;"	v
Opcode_callx12_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_callx12_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_callx12_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {$/;"	v
Opcode_callx4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_callx4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_callx4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {$/;"	v
Opcode_callx8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_callx8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_callx8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {$/;"	v
Opcode_ceil_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ceil_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ceil_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ceil_s_encode_fns[] = {$/;"	v
Opcode_clamps_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_clamps_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_clamps_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_clamps_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_clamps_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_clamps_encode_fns[] = {$/;"	v
Opcode_dhi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dhi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dhi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dhi_encode_fns[] = {$/;"	v
Opcode_dhu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dhu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dhu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dhu_encode_fns[] = {$/;"	v
Opcode_dhwb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dhwb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dhwb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dhwb_encode_fns[] = {$/;"	v
Opcode_dhwbi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dhwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dhwbi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dhwbi_encode_fns[] = {$/;"	v
Opcode_dii_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dii_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dii_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dii_encode_fns[] = {$/;"	v
Opcode_diu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_diu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_diu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_diu_encode_fns[] = {$/;"	v
Opcode_diwb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_diwb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_diwb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_diwb_encode_fns[] = {$/;"	v
Opcode_diwbi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_diwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_diwbi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_diwbi_encode_fns[] = {$/;"	v
Opcode_dpfl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dpfl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dpfl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dpfl_encode_fns[] = {$/;"	v
Opcode_dpfr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dpfr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dpfr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dpfr_encode_fns[] = {$/;"	v
Opcode_dpfro_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dpfro_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dpfro_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dpfro_encode_fns[] = {$/;"	v
Opcode_dpfw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dpfw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dpfw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dpfw_encode_fns[] = {$/;"	v
Opcode_dpfwo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dpfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dpfwo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dpfwo_encode_fns[] = {$/;"	v
Opcode_dsync_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_dsync_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_dsync_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {$/;"	v
Opcode_entry_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_entry_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_entry_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {$/;"	v
Opcode_esync_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_esync_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_esync_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {$/;"	v
Opcode_excw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_excw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_excw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {$/;"	v
Opcode_extui_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_extui_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_extui_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_extui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_extui_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_extui_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_extui_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {$/;"	v
Opcode_extw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_extw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_extw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {$/;"	v
Opcode_float_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_float_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_float_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_float_s_encode_fns[] = {$/;"	v
Opcode_floor_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_floor_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_floor_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_floor_s_encode_fns[] = {$/;"	v
Opcode_hwwdtlba_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_hwwdtlba_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_hwwdtlba_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_hwwdtlba_encode_fns[] = {$/;"	v
Opcode_hwwitlba_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_hwwitlba_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_hwwitlba_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_hwwitlba_encode_fns[] = {$/;"	v
Opcode_idtlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_idtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_idtlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {$/;"	v
Opcode_ihi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ihi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ihi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ihi_encode_fns[] = {$/;"	v
Opcode_ihu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ihu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ihu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ihu_encode_fns[] = {$/;"	v
Opcode_iii_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_iii_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_iii_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_iii_encode_fns[] = {$/;"	v
Opcode_iitlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_iitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_iitlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {$/;"	v
Opcode_iiu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_iiu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_iiu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_iiu_encode_fns[] = {$/;"	v
Opcode_ill_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ill_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ill_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {$/;"	v
Opcode_ill_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_ill_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ill_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {$/;"	v
Opcode_ipf_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ipf_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ipf_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ipf_encode_fns[] = {$/;"	v
Opcode_ipfl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ipfl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ipfl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ipfl_encode_fns[] = {$/;"	v
Opcode_isync_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_isync_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_isync_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {$/;"	v
Opcode_j_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_j_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_j_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_j_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_j_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {$/;"	v
Opcode_jx_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_jx_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_jx_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_jx_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_jx_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {$/;"	v
Opcode_l16si_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l16si_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l16si_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_l16si_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l16si_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {$/;"	v
Opcode_l16ui_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l16ui_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l16ui_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_l16ui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l16ui_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {$/;"	v
Opcode_l32ai_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l32ai_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32ai_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {$/;"	v
Opcode_l32e_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l32e_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32e_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {$/;"	v
Opcode_l32i_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l32i_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32i_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_l32i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32i_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {$/;"	v
Opcode_l32i_n_Slot_inst16a_encode	bfd/xtensa-modules.c	/^Opcode_l32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32i_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {$/;"	v
Opcode_l32r_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l32r_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32r_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_l32r_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l32r_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {$/;"	v
Opcode_l8ui_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_l8ui_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l8ui_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_l8ui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_l8ui_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {$/;"	v
Opcode_ldct_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ldct_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ldct_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ldct_encode_fns[] = {$/;"	v
Opcode_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lddec_encode_fns[] = {$/;"	v
Opcode_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ldinc_encode_fns[] = {$/;"	v
Opcode_ldpte_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ldpte_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ldpte_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ldpte_encode_fns[] = {$/;"	v
Opcode_lict_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lict_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lict_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lict_encode_fns[] = {$/;"	v
Opcode_licw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_licw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_licw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_licw_encode_fns[] = {$/;"	v
Opcode_loop_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_loop_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_loop_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {$/;"	v
Opcode_loopgtz_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_loopgtz_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_loopgtz_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {$/;"	v
Opcode_loopnez_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_loopnez_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_loopnez_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {$/;"	v
Opcode_lsi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lsi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lsi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lsi_encode_fns[] = {$/;"	v
Opcode_lsiu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lsiu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lsiu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lsiu_encode_fns[] = {$/;"	v
Opcode_lsx_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lsx_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lsx_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lsx_encode_fns[] = {$/;"	v
Opcode_lsxu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_lsxu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_lsxu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_lsxu_encode_fns[] = {$/;"	v
Opcode_madd_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_madd_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_madd_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_madd_s_encode_fns[] = {$/;"	v
Opcode_max_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_max_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_max_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_max_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_max_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_max_encode_fns[] = {$/;"	v
Opcode_maxu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_maxu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_maxu_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_maxu_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_maxu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_maxu_encode_fns[] = {$/;"	v
Opcode_memw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_memw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_memw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {$/;"	v
Opcode_min_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_min_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_min_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_min_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_min_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_min_encode_fns[] = {$/;"	v
Opcode_minu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_minu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_minu_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_minu_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_minu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_minu_encode_fns[] = {$/;"	v
Opcode_mov_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_mov_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mov_n_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_mov_n_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mov_n_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_mov_n_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mov_n_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_mov_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mov_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {$/;"	v
Opcode_mov_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mov_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mov_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mov_s_encode_fns[] = {$/;"	v
Opcode_moveqz_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_moveqz_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_moveqz_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_moveqz_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_moveqz_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_moveqz_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_moveqz_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {$/;"	v
Opcode_moveqz_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_moveqz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_moveqz_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_moveqz_s_encode_fns[] = {$/;"	v
Opcode_movf_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movf_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movf_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movf_encode_fns[] = {$/;"	v
Opcode_movf_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movf_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movf_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movf_s_encode_fns[] = {$/;"	v
Opcode_movgez_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movgez_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movgez_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_movgez_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movgez_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_movgez_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movgez_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {$/;"	v
Opcode_movgez_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movgez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movgez_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movgez_s_encode_fns[] = {$/;"	v
Opcode_movi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movi_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_movi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movi_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_movi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {$/;"	v
Opcode_movi_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_movi_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movi_n_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_movi_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movi_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {$/;"	v
Opcode_movltz_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movltz_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movltz_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_movltz_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movltz_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_movltz_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movltz_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {$/;"	v
Opcode_movltz_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movltz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movltz_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movltz_s_encode_fns[] = {$/;"	v
Opcode_movnez_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movnez_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movnez_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_movnez_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movnez_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_movnez_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movnez_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {$/;"	v
Opcode_movnez_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movnez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movnez_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movnez_s_encode_fns[] = {$/;"	v
Opcode_movsp_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movsp_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movsp_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {$/;"	v
Opcode_movt_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movt_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movt_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movt_encode_fns[] = {$/;"	v
Opcode_movt_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_movt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_movt_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_movt_s_encode_fns[] = {$/;"	v
Opcode_msub_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_msub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_msub_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_msub_s_encode_fns[] = {$/;"	v
Opcode_mul16s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul16s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16s_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_mul16s_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16s_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_mul16s_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {$/;"	v
Opcode_mul16u_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul16u_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16u_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_mul16u_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16u_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_mul16u_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul16u_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {$/;"	v
Opcode_mul_aa_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_aa_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_aa_hh_encode_fns[] = {$/;"	v
Opcode_mul_aa_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_aa_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_aa_hl_encode_fns[] = {$/;"	v
Opcode_mul_aa_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_aa_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_aa_lh_encode_fns[] = {$/;"	v
Opcode_mul_aa_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_aa_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_aa_ll_encode_fns[] = {$/;"	v
Opcode_mul_ad_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_ad_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_ad_hh_encode_fns[] = {$/;"	v
Opcode_mul_ad_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_ad_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_ad_hl_encode_fns[] = {$/;"	v
Opcode_mul_ad_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_ad_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_ad_lh_encode_fns[] = {$/;"	v
Opcode_mul_ad_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_ad_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_ad_ll_encode_fns[] = {$/;"	v
Opcode_mul_da_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_da_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_da_hh_encode_fns[] = {$/;"	v
Opcode_mul_da_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_da_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_da_hl_encode_fns[] = {$/;"	v
Opcode_mul_da_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_da_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_da_lh_encode_fns[] = {$/;"	v
Opcode_mul_da_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_da_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_da_ll_encode_fns[] = {$/;"	v
Opcode_mul_dd_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_dd_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_dd_hh_encode_fns[] = {$/;"	v
Opcode_mul_dd_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_dd_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_dd_hl_encode_fns[] = {$/;"	v
Opcode_mul_dd_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_dd_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_dd_lh_encode_fns[] = {$/;"	v
Opcode_mul_dd_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_dd_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_dd_ll_encode_fns[] = {$/;"	v
Opcode_mul_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mul_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mul_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mul_s_encode_fns[] = {$/;"	v
Opcode_mula_aa_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_aa_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_aa_hh_encode_fns[] = {$/;"	v
Opcode_mula_aa_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_aa_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_aa_hl_encode_fns[] = {$/;"	v
Opcode_mula_aa_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_aa_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_aa_lh_encode_fns[] = {$/;"	v
Opcode_mula_aa_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_aa_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_aa_ll_encode_fns[] = {$/;"	v
Opcode_mula_ad_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_ad_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_ad_hh_encode_fns[] = {$/;"	v
Opcode_mula_ad_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_ad_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_ad_hl_encode_fns[] = {$/;"	v
Opcode_mula_ad_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_ad_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_ad_lh_encode_fns[] = {$/;"	v
Opcode_mula_ad_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_ad_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_ad_ll_encode_fns[] = {$/;"	v
Opcode_mula_da_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hh_encode_fns[] = {$/;"	v
Opcode_mula_da_hh_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hh_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hh_lddec_encode_fns[] = {$/;"	v
Opcode_mula_da_hh_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hh_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hh_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_da_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hl_encode_fns[] = {$/;"	v
Opcode_mula_da_hl_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hl_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hl_lddec_encode_fns[] = {$/;"	v
Opcode_mula_da_hl_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_hl_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_hl_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_da_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_lh_encode_fns[] = {$/;"	v
Opcode_mula_da_lh_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_lh_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_lh_lddec_encode_fns[] = {$/;"	v
Opcode_mula_da_lh_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_lh_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_lh_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_da_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_ll_encode_fns[] = {$/;"	v
Opcode_mula_da_ll_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_ll_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_ll_lddec_encode_fns[] = {$/;"	v
Opcode_mula_da_ll_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_da_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_da_ll_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_da_ll_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_dd_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hh_encode_fns[] = {$/;"	v
Opcode_mula_dd_hh_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hh_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hh_lddec_encode_fns[] = {$/;"	v
Opcode_mula_dd_hh_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hh_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hh_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_dd_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hl_encode_fns[] = {$/;"	v
Opcode_mula_dd_hl_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hl_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hl_lddec_encode_fns[] = {$/;"	v
Opcode_mula_dd_hl_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_hl_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_hl_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_dd_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_lh_encode_fns[] = {$/;"	v
Opcode_mula_dd_lh_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_lh_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_lh_lddec_encode_fns[] = {$/;"	v
Opcode_mula_dd_lh_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_lh_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_lh_ldinc_encode_fns[] = {$/;"	v
Opcode_mula_dd_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_ll_encode_fns[] = {$/;"	v
Opcode_mula_dd_ll_lddec_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_ll_lddec_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_ll_lddec_encode_fns[] = {$/;"	v
Opcode_mula_dd_ll_ldinc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mula_dd_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mula_dd_ll_ldinc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mula_dd_ll_ldinc_encode_fns[] = {$/;"	v
Opcode_mull_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mull_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mull_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_mull_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mull_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_mull_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mull_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {$/;"	v
Opcode_muls_aa_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_aa_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_aa_hh_encode_fns[] = {$/;"	v
Opcode_muls_aa_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_aa_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_aa_hl_encode_fns[] = {$/;"	v
Opcode_muls_aa_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_aa_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_aa_lh_encode_fns[] = {$/;"	v
Opcode_muls_aa_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_aa_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_aa_ll_encode_fns[] = {$/;"	v
Opcode_muls_ad_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_ad_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_ad_hh_encode_fns[] = {$/;"	v
Opcode_muls_ad_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_ad_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_ad_hl_encode_fns[] = {$/;"	v
Opcode_muls_ad_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_ad_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_ad_lh_encode_fns[] = {$/;"	v
Opcode_muls_ad_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_ad_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_ad_ll_encode_fns[] = {$/;"	v
Opcode_muls_da_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_da_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_da_hh_encode_fns[] = {$/;"	v
Opcode_muls_da_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_da_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_da_hl_encode_fns[] = {$/;"	v
Opcode_muls_da_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_da_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_da_lh_encode_fns[] = {$/;"	v
Opcode_muls_da_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_da_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_da_ll_encode_fns[] = {$/;"	v
Opcode_muls_dd_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_dd_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_dd_hh_encode_fns[] = {$/;"	v
Opcode_muls_dd_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_dd_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_dd_hl_encode_fns[] = {$/;"	v
Opcode_muls_dd_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_dd_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_dd_lh_encode_fns[] = {$/;"	v
Opcode_muls_dd_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muls_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muls_dd_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muls_dd_ll_encode_fns[] = {$/;"	v
Opcode_mulsh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_mulsh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_mulsh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_mulsh_encode_fns[] = {$/;"	v
Opcode_muluh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_muluh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_muluh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_muluh_encode_fns[] = {$/;"	v
Opcode_neg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_neg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_neg_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_neg_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_neg_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_neg_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_neg_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_neg_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_neg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {$/;"	v
Opcode_neg_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_neg_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_neg_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_neg_s_encode_fns[] = {$/;"	v
Opcode_nop_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_nop_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_nop_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_nop_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_nop_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_Slot_xt_flix64_slot3_encode	bfd/xtensa-modules.c	/^Opcode_nop_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {$/;"	v
Opcode_nop_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_nop_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nop_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {$/;"	v
Opcode_nsa_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_nsa_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nsa_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_nsa_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nsa_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {$/;"	v
Opcode_nsau_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_nsau_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nsau_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_nsau_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_nsau_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {$/;"	v
Opcode_oeq_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_oeq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_oeq_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_oeq_s_encode_fns[] = {$/;"	v
Opcode_ole_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ole_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ole_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ole_s_encode_fns[] = {$/;"	v
Opcode_olt_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_olt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_olt_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_olt_s_encode_fns[] = {$/;"	v
Opcode_or_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_or_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_or_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_or_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_or_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_or_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_or_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_or_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_or_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {$/;"	v
Opcode_orb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_orb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_orb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_orb_encode_fns[] = {$/;"	v
Opcode_orbc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_orbc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_orbc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_orbc_encode_fns[] = {$/;"	v
Opcode_pdtlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_pdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_pdtlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {$/;"	v
Opcode_pitlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_pitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_pitlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {$/;"	v
Opcode_quos_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_quos_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_quos_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_quos_encode_fns[] = {$/;"	v
Opcode_quou_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_quou_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_quou_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_quou_encode_fns[] = {$/;"	v
Opcode_rdtlb0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rdtlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rdtlb0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {$/;"	v
Opcode_rdtlb1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rdtlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rdtlb1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {$/;"	v
Opcode_rems_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rems_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rems_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rems_encode_fns[] = {$/;"	v
Opcode_remu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_remu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_remu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_remu_encode_fns[] = {$/;"	v
Opcode_ret_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ret_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ret_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {$/;"	v
Opcode_ret_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_ret_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ret_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {$/;"	v
Opcode_retw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_retw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_retw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {$/;"	v
Opcode_retw_n_Slot_inst16b_encode	bfd/xtensa-modules.c	/^Opcode_retw_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_retw_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {$/;"	v
Opcode_rfdd_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfdd_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfdd_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {$/;"	v
Opcode_rfde_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfde_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfde_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {$/;"	v
Opcode_rfdo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfdo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfdo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {$/;"	v
Opcode_rfe_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfe_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfe_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {$/;"	v
Opcode_rfi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {$/;"	v
Opcode_rfr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfr_encode_fns[] = {$/;"	v
Opcode_rfwo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfwo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {$/;"	v
Opcode_rfwu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rfwu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rfwu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {$/;"	v
Opcode_ritlb0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ritlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ritlb0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {$/;"	v
Opcode_ritlb1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ritlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ritlb1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {$/;"	v
Opcode_rotw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rotw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rotw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {$/;"	v
Opcode_round_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_round_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_round_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_round_s_encode_fns[] = {$/;"	v
Opcode_rsil_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsil_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsil_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {$/;"	v
Opcode_rsr_176_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_176_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_176_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_176_encode_fns[] = {$/;"	v
Opcode_rsr_208_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_208_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_208_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_208_encode_fns[] = {$/;"	v
Opcode_rsr_acchi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_acchi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_acchi_encode_fns[] = {$/;"	v
Opcode_rsr_acclo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_acclo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_acclo_encode_fns[] = {$/;"	v
Opcode_rsr_br_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_br_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_br_encode_fns[] = {$/;"	v
Opcode_rsr_ccompare0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ccompare0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {$/;"	v
Opcode_rsr_ccompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ccompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ccompare1_encode_fns[] = {$/;"	v
Opcode_rsr_ccompare2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ccompare2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ccompare2_encode_fns[] = {$/;"	v
Opcode_rsr_ccount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ccount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {$/;"	v
Opcode_rsr_cpenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_cpenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_cpenable_encode_fns[] = {$/;"	v
Opcode_rsr_dbreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_dbreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {$/;"	v
Opcode_rsr_dbreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_dbreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {$/;"	v
Opcode_rsr_dbreakc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_dbreakc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {$/;"	v
Opcode_rsr_dbreakc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_dbreakc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {$/;"	v
Opcode_rsr_ddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {$/;"	v
Opcode_rsr_debugcause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_debugcause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {$/;"	v
Opcode_rsr_depc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_depc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {$/;"	v
Opcode_rsr_dtlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_dtlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_dtlbcfg_encode_fns[] = {$/;"	v
Opcode_rsr_epc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {$/;"	v
Opcode_rsr_epc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {$/;"	v
Opcode_rsr_epc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {$/;"	v
Opcode_rsr_epc4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {$/;"	v
Opcode_rsr_epc5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc5_encode_fns[] = {$/;"	v
Opcode_rsr_epc6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc6_encode_fns[] = {$/;"	v
Opcode_rsr_epc7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_epc7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_epc7_encode_fns[] = {$/;"	v
Opcode_rsr_eps2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {$/;"	v
Opcode_rsr_eps3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {$/;"	v
Opcode_rsr_eps4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {$/;"	v
Opcode_rsr_eps5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps5_encode_fns[] = {$/;"	v
Opcode_rsr_eps6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps6_encode_fns[] = {$/;"	v
Opcode_rsr_eps7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_eps7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_eps7_encode_fns[] = {$/;"	v
Opcode_rsr_exccause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_exccause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {$/;"	v
Opcode_rsr_excsave1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {$/;"	v
Opcode_rsr_excsave2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {$/;"	v
Opcode_rsr_excsave3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {$/;"	v
Opcode_rsr_excsave4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {$/;"	v
Opcode_rsr_excsave5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave5_encode_fns[] = {$/;"	v
Opcode_rsr_excsave6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave6_encode_fns[] = {$/;"	v
Opcode_rsr_excsave7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excsave7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excsave7_encode_fns[] = {$/;"	v
Opcode_rsr_excvaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_excvaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {$/;"	v
Opcode_rsr_ibreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ibreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {$/;"	v
Opcode_rsr_ibreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ibreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {$/;"	v
Opcode_rsr_ibreakenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ibreakenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {$/;"	v
Opcode_rsr_icount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_icount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {$/;"	v
Opcode_rsr_icountlevel_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_icountlevel_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {$/;"	v
Opcode_rsr_intenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_intenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {$/;"	v
Opcode_rsr_interrupt_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_interrupt_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_interrupt_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {$/;"	v
Opcode_rsr_itlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_itlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_itlbcfg_encode_fns[] = {$/;"	v
Opcode_rsr_lbeg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_lbeg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {$/;"	v
Opcode_rsr_lcount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_lcount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {$/;"	v
Opcode_rsr_lend_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_lend_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {$/;"	v
Opcode_rsr_litbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_litbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {$/;"	v
Opcode_rsr_m0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_m0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_m0_encode_fns[] = {$/;"	v
Opcode_rsr_m1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_m1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_m1_encode_fns[] = {$/;"	v
Opcode_rsr_m2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_m2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_m2_encode_fns[] = {$/;"	v
Opcode_rsr_m3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_m3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_m3_encode_fns[] = {$/;"	v
Opcode_rsr_misc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_misc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {$/;"	v
Opcode_rsr_misc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_misc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {$/;"	v
Opcode_rsr_misc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_misc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_misc2_encode_fns[] = {$/;"	v
Opcode_rsr_misc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_misc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_misc3_encode_fns[] = {$/;"	v
Opcode_rsr_prid_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_prid_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_prid_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {$/;"	v
Opcode_rsr_ps_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ps_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {$/;"	v
Opcode_rsr_ptevaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_ptevaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_ptevaddr_encode_fns[] = {$/;"	v
Opcode_rsr_rasid_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_rasid_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_rasid_encode_fns[] = {$/;"	v
Opcode_rsr_sar_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_sar_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {$/;"	v
Opcode_rsr_scompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_scompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_scompare1_encode_fns[] = {$/;"	v
Opcode_rsr_vecbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_vecbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {$/;"	v
Opcode_rsr_windowbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_windowbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {$/;"	v
Opcode_rsr_windowstart_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsr_windowstart_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {$/;"	v
Opcode_rsync_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rsync_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rsync_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {$/;"	v
Opcode_rur_fcr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rur_fcr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rur_fcr_encode_fns[] = {$/;"	v
Opcode_rur_fsr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rur_fsr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rur_fsr_encode_fns[] = {$/;"	v
Opcode_rur_threadptr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_rur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_rur_threadptr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_rur_threadptr_encode_fns[] = {$/;"	v
Opcode_s16i_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s16i_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s16i_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_s16i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s16i_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {$/;"	v
Opcode_s32c1i_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s32c1i_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32c1i_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s32c1i_encode_fns[] = {$/;"	v
Opcode_s32e_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s32e_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32e_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {$/;"	v
Opcode_s32i_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32i_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_s32i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32i_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {$/;"	v
Opcode_s32i_n_Slot_inst16a_encode	bfd/xtensa-modules.c	/^Opcode_s32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32i_n_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {$/;"	v
Opcode_s32ri_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s32ri_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s32ri_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {$/;"	v
Opcode_s8i_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_s8i_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s8i_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_s8i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_s8i_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {$/;"	v
Opcode_sdct_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sdct_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sdct_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sdct_encode_fns[] = {$/;"	v
Opcode_sext_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sext_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sext_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_sext_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sext_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_sext_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sext_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_sext_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sext_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {$/;"	v
Opcode_sict_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sict_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sict_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sict_encode_fns[] = {$/;"	v
Opcode_sicw_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sicw_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sicw_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sicw_encode_fns[] = {$/;"	v
Opcode_simcall_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_simcall_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_simcall_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {$/;"	v
Opcode_sll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sll_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_sll_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sll_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_sll_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {$/;"	v
Opcode_slli_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_slli_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_slli_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_slli_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_slli_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_slli_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_slli_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {$/;"	v
Opcode_sra_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sra_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sra_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_sra_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sra_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_sra_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sra_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_sra_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sra_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {$/;"	v
Opcode_srai_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_srai_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srai_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_srai_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srai_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_srai_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srai_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_srai_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srai_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {$/;"	v
Opcode_src_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_src_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_src_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_src_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_src_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_src_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_src_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {$/;"	v
Opcode_srl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_srl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srl_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_srl_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srl_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_srl_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srl_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_srl_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {$/;"	v
Opcode_srli_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_srli_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srli_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_srli_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srli_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_srli_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srli_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_srli_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_srli_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {$/;"	v
Opcode_ssa8b_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssa8b_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssa8b_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_ssa8b_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssa8b_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {$/;"	v
Opcode_ssa8l_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssa8l_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssa8l_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_ssa8l_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssa8l_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {$/;"	v
Opcode_ssai_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssai_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssai_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_ssai_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssai_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {$/;"	v
Opcode_ssi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssi_encode_fns[] = {$/;"	v
Opcode_ssiu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssiu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssiu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssiu_encode_fns[] = {$/;"	v
Opcode_ssl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssl_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_ssl_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssl_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_ssl_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {$/;"	v
Opcode_ssr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssr_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_ssr_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {$/;"	v
Opcode_ssx_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssx_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssx_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssx_encode_fns[] = {$/;"	v
Opcode_ssxu_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ssxu_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ssxu_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ssxu_encode_fns[] = {$/;"	v
Opcode_sub_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sub_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sub_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_sub_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sub_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_sub_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sub_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_sub_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sub_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {$/;"	v
Opcode_sub_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_sub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_sub_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_sub_s_encode_fns[] = {$/;"	v
Opcode_subx2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_subx2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx2_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_subx2_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {$/;"	v
Opcode_subx4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_subx4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx4_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_subx4_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {$/;"	v
Opcode_subx8_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_subx8_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx8_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_subx8_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_subx8_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {$/;"	v
Opcode_syscall_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_syscall_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_syscall_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {$/;"	v
Opcode_trunc_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_trunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_trunc_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_trunc_s_encode_fns[] = {$/;"	v
Opcode_ueq_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ueq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ueq_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ueq_s_encode_fns[] = {$/;"	v
Opcode_ufloat_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ufloat_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ufloat_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ufloat_s_encode_fns[] = {$/;"	v
Opcode_ule_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ule_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ule_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ule_s_encode_fns[] = {$/;"	v
Opcode_ult_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_ult_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_ult_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_ult_s_encode_fns[] = {$/;"	v
Opcode_umul_aa_hh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_umul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_umul_aa_hh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_umul_aa_hh_encode_fns[] = {$/;"	v
Opcode_umul_aa_hl_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_umul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_umul_aa_hl_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_umul_aa_hl_encode_fns[] = {$/;"	v
Opcode_umul_aa_lh_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_umul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_umul_aa_lh_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_umul_aa_lh_encode_fns[] = {$/;"	v
Opcode_umul_aa_ll_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_umul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_umul_aa_ll_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_umul_aa_ll_encode_fns[] = {$/;"	v
Opcode_un_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_un_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_un_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_un_s_encode_fns[] = {$/;"	v
Opcode_utrunc_s_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_utrunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_utrunc_s_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_utrunc_s_encode_fns[] = {$/;"	v
Opcode_waiti_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_waiti_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_waiti_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {$/;"	v
Opcode_wdtlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wdtlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {$/;"	v
Opcode_wfr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wfr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wfr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wfr_encode_fns[] = {$/;"	v
Opcode_witlb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_witlb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_witlb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {$/;"	v
Opcode_wsr_acchi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_acchi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_acchi_encode_fns[] = {$/;"	v
Opcode_wsr_acclo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_acclo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_acclo_encode_fns[] = {$/;"	v
Opcode_wsr_br_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_br_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_br_encode_fns[] = {$/;"	v
Opcode_wsr_ccompare0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ccompare0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {$/;"	v
Opcode_wsr_ccompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ccompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ccompare1_encode_fns[] = {$/;"	v
Opcode_wsr_ccompare2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ccompare2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ccompare2_encode_fns[] = {$/;"	v
Opcode_wsr_ccount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ccount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {$/;"	v
Opcode_wsr_cpenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_cpenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_cpenable_encode_fns[] = {$/;"	v
Opcode_wsr_dbreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_dbreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {$/;"	v
Opcode_wsr_dbreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_dbreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {$/;"	v
Opcode_wsr_dbreakc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_dbreakc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {$/;"	v
Opcode_wsr_dbreakc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_dbreakc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {$/;"	v
Opcode_wsr_ddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {$/;"	v
Opcode_wsr_debugcause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_debugcause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {$/;"	v
Opcode_wsr_depc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_depc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {$/;"	v
Opcode_wsr_dtlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_dtlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_dtlbcfg_encode_fns[] = {$/;"	v
Opcode_wsr_epc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {$/;"	v
Opcode_wsr_epc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {$/;"	v
Opcode_wsr_epc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {$/;"	v
Opcode_wsr_epc4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {$/;"	v
Opcode_wsr_epc5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc5_encode_fns[] = {$/;"	v
Opcode_wsr_epc6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc6_encode_fns[] = {$/;"	v
Opcode_wsr_epc7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_epc7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_epc7_encode_fns[] = {$/;"	v
Opcode_wsr_eps2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {$/;"	v
Opcode_wsr_eps3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {$/;"	v
Opcode_wsr_eps4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {$/;"	v
Opcode_wsr_eps5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps5_encode_fns[] = {$/;"	v
Opcode_wsr_eps6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps6_encode_fns[] = {$/;"	v
Opcode_wsr_eps7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_eps7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_eps7_encode_fns[] = {$/;"	v
Opcode_wsr_exccause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_exccause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {$/;"	v
Opcode_wsr_excsave1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {$/;"	v
Opcode_wsr_excsave2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {$/;"	v
Opcode_wsr_excsave3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {$/;"	v
Opcode_wsr_excsave4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {$/;"	v
Opcode_wsr_excsave5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave5_encode_fns[] = {$/;"	v
Opcode_wsr_excsave6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave6_encode_fns[] = {$/;"	v
Opcode_wsr_excsave7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excsave7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excsave7_encode_fns[] = {$/;"	v
Opcode_wsr_excvaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_excvaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {$/;"	v
Opcode_wsr_ibreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ibreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {$/;"	v
Opcode_wsr_ibreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ibreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {$/;"	v
Opcode_wsr_ibreakenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ibreakenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {$/;"	v
Opcode_wsr_icount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_icount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {$/;"	v
Opcode_wsr_icountlevel_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_icountlevel_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {$/;"	v
Opcode_wsr_intclear_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_intclear_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_intclear_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {$/;"	v
Opcode_wsr_intenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_intenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {$/;"	v
Opcode_wsr_intset_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_intset_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_intset_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {$/;"	v
Opcode_wsr_itlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_itlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_itlbcfg_encode_fns[] = {$/;"	v
Opcode_wsr_lbeg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_lbeg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {$/;"	v
Opcode_wsr_lcount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_lcount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {$/;"	v
Opcode_wsr_lend_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_lend_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {$/;"	v
Opcode_wsr_litbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_litbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {$/;"	v
Opcode_wsr_m0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_m0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_m0_encode_fns[] = {$/;"	v
Opcode_wsr_m1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_m1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_m1_encode_fns[] = {$/;"	v
Opcode_wsr_m2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_m2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_m2_encode_fns[] = {$/;"	v
Opcode_wsr_m3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_m3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_m3_encode_fns[] = {$/;"	v
Opcode_wsr_misc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_misc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {$/;"	v
Opcode_wsr_misc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_misc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {$/;"	v
Opcode_wsr_misc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_misc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_misc2_encode_fns[] = {$/;"	v
Opcode_wsr_misc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_misc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_misc3_encode_fns[] = {$/;"	v
Opcode_wsr_mmid_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_mmid_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_mmid_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {$/;"	v
Opcode_wsr_ps_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ps_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {$/;"	v
Opcode_wsr_ptevaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_ptevaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_ptevaddr_encode_fns[] = {$/;"	v
Opcode_wsr_rasid_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_rasid_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_rasid_encode_fns[] = {$/;"	v
Opcode_wsr_sar_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_sar_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {$/;"	v
Opcode_wsr_scompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_scompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_scompare1_encode_fns[] = {$/;"	v
Opcode_wsr_vecbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_vecbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {$/;"	v
Opcode_wsr_windowbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_windowbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {$/;"	v
Opcode_wsr_windowstart_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wsr_windowstart_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {$/;"	v
Opcode_wur_fcr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wur_fcr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wur_fcr_encode_fns[] = {$/;"	v
Opcode_wur_fsr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wur_fsr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wur_fsr_encode_fns[] = {$/;"	v
Opcode_wur_threadptr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_wur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_wur_threadptr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_wur_threadptr_encode_fns[] = {$/;"	v
Opcode_xor_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xor_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xor_Slot_xt_flix64_slot0_encode	bfd/xtensa-modules.c	/^Opcode_xor_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xor_Slot_xt_flix64_slot1_encode	bfd/xtensa-modules.c	/^Opcode_xor_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xor_Slot_xt_flix64_slot2_encode	bfd/xtensa-modules.c	/^Opcode_xor_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xor_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {$/;"	v
Opcode_xorb_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xorb_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xorb_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xorb_encode_fns[] = {$/;"	v
Opcode_xsr_acchi_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_acchi_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_acchi_encode_fns[] = {$/;"	v
Opcode_xsr_acclo_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_acclo_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_acclo_encode_fns[] = {$/;"	v
Opcode_xsr_br_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_br_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_br_encode_fns[] = {$/;"	v
Opcode_xsr_ccompare0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ccompare0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {$/;"	v
Opcode_xsr_ccompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ccompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ccompare1_encode_fns[] = {$/;"	v
Opcode_xsr_ccompare2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ccompare2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ccompare2_encode_fns[] = {$/;"	v
Opcode_xsr_ccount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ccount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {$/;"	v
Opcode_xsr_cpenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_cpenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_cpenable_encode_fns[] = {$/;"	v
Opcode_xsr_dbreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_dbreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {$/;"	v
Opcode_xsr_dbreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_dbreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {$/;"	v
Opcode_xsr_dbreakc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_dbreakc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {$/;"	v
Opcode_xsr_dbreakc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_dbreakc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {$/;"	v
Opcode_xsr_ddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {$/;"	v
Opcode_xsr_debugcause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_debugcause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {$/;"	v
Opcode_xsr_depc_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_depc_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {$/;"	v
Opcode_xsr_dtlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_dtlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_dtlbcfg_encode_fns[] = {$/;"	v
Opcode_xsr_epc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {$/;"	v
Opcode_xsr_epc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {$/;"	v
Opcode_xsr_epc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {$/;"	v
Opcode_xsr_epc4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {$/;"	v
Opcode_xsr_epc5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc5_encode_fns[] = {$/;"	v
Opcode_xsr_epc6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc6_encode_fns[] = {$/;"	v
Opcode_xsr_epc7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_epc7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_epc7_encode_fns[] = {$/;"	v
Opcode_xsr_eps2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {$/;"	v
Opcode_xsr_eps3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {$/;"	v
Opcode_xsr_eps4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {$/;"	v
Opcode_xsr_eps5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps5_encode_fns[] = {$/;"	v
Opcode_xsr_eps6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps6_encode_fns[] = {$/;"	v
Opcode_xsr_eps7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_eps7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_eps7_encode_fns[] = {$/;"	v
Opcode_xsr_exccause_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_exccause_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {$/;"	v
Opcode_xsr_excsave1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {$/;"	v
Opcode_xsr_excsave2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {$/;"	v
Opcode_xsr_excsave3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {$/;"	v
Opcode_xsr_excsave4_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave4_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {$/;"	v
Opcode_xsr_excsave5_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave5_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave5_encode_fns[] = {$/;"	v
Opcode_xsr_excsave6_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave6_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave6_encode_fns[] = {$/;"	v
Opcode_xsr_excsave7_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excsave7_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excsave7_encode_fns[] = {$/;"	v
Opcode_xsr_excvaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_excvaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {$/;"	v
Opcode_xsr_ibreaka0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ibreaka0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {$/;"	v
Opcode_xsr_ibreaka1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ibreaka1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {$/;"	v
Opcode_xsr_ibreakenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ibreakenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {$/;"	v
Opcode_xsr_icount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_icount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {$/;"	v
Opcode_xsr_icountlevel_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_icountlevel_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {$/;"	v
Opcode_xsr_intenable_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_intenable_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {$/;"	v
Opcode_xsr_itlbcfg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_itlbcfg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_itlbcfg_encode_fns[] = {$/;"	v
Opcode_xsr_lbeg_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_lbeg_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {$/;"	v
Opcode_xsr_lcount_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_lcount_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {$/;"	v
Opcode_xsr_lend_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_lend_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {$/;"	v
Opcode_xsr_litbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_litbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {$/;"	v
Opcode_xsr_m0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_m0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_m0_encode_fns[] = {$/;"	v
Opcode_xsr_m1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_m1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_m1_encode_fns[] = {$/;"	v
Opcode_xsr_m2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_m2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_m2_encode_fns[] = {$/;"	v
Opcode_xsr_m3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_m3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_m3_encode_fns[] = {$/;"	v
Opcode_xsr_misc0_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_misc0_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {$/;"	v
Opcode_xsr_misc1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_misc1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {$/;"	v
Opcode_xsr_misc2_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_misc2_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_misc2_encode_fns[] = {$/;"	v
Opcode_xsr_misc3_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_misc3_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_misc3_encode_fns[] = {$/;"	v
Opcode_xsr_ps_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ps_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {$/;"	v
Opcode_xsr_ptevaddr_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_ptevaddr_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_ptevaddr_encode_fns[] = {$/;"	v
Opcode_xsr_rasid_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_rasid_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_rasid_encode_fns[] = {$/;"	v
Opcode_xsr_sar_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_sar_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {$/;"	v
Opcode_xsr_scompare1_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_scompare1_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_scompare1_encode_fns[] = {$/;"	v
Opcode_xsr_vecbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_vecbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {$/;"	v
Opcode_xsr_windowbase_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_windowbase_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {$/;"	v
Opcode_xsr_windowstart_Slot_inst_encode	bfd/xtensa-modules.c	/^Opcode_xsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)$/;"	f	file:
Opcode_xsr_windowstart_encode_fns	bfd/xtensa-modules.c	/^xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {$/;"	v
Opcodes	sim/cr16/gencode.c	/^long Opcodes[512];$/;"	v
Opcodes	sim/d10v/gencode.c	/^long Opcodes[512];$/;"	v
OpenPTY	readline/examples/rlfe/pty.c	/^OpenPTY(ttyn)$/;"	f
OpenProcessToken	gdb/windows-nat.c	/^static OpenProcessToken_ftype *OpenProcessToken;$/;"	v	file:
OpenProcessToken	gdb/windows-nat.c	79;"	d	file:
OpenProcessToken_ftype	gdb/windows-nat.c	/^typedef BOOL WINAPI (OpenProcessToken_ftype) (HANDLE, DWORD, PHANDLE);$/;"	t	file:
Operand_ai4const_decode	bfd/xtensa-modules.c	/^Operand_ai4const_decode (uint32 *valp)$/;"	f	file:
Operand_ai4const_encode	bfd/xtensa-modules.c	/^Operand_ai4const_encode (uint32 *valp)$/;"	f	file:
Operand_ar0_decode	bfd/xtensa-modules.c	/^Operand_ar0_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ar0_encode	bfd/xtensa-modules.c	/^Operand_ar0_encode (uint32 *valp)$/;"	f	file:
Operand_ar12_decode	bfd/xtensa-modules.c	/^Operand_ar12_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ar12_encode	bfd/xtensa-modules.c	/^Operand_ar12_encode (uint32 *valp)$/;"	f	file:
Operand_ar4_decode	bfd/xtensa-modules.c	/^Operand_ar4_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ar4_encode	bfd/xtensa-modules.c	/^Operand_ar4_encode (uint32 *valp)$/;"	f	file:
Operand_ar8_decode	bfd/xtensa-modules.c	/^Operand_ar8_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ar8_encode	bfd/xtensa-modules.c	/^Operand_ar8_encode (uint32 *valp)$/;"	f	file:
Operand_arr_decode	bfd/xtensa-modules.c	/^Operand_arr_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_arr_encode	bfd/xtensa-modules.c	/^Operand_arr_encode (uint32 *valp)$/;"	f	file:
Operand_ars_decode	bfd/xtensa-modules.c	/^Operand_ars_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ars_encode	bfd/xtensa-modules.c	/^Operand_ars_encode (uint32 *valp)$/;"	f	file:
Operand_ars_entry_decode	bfd/xtensa-modules.c	/^Operand_ars_entry_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_ars_entry_encode	bfd/xtensa-modules.c	/^Operand_ars_entry_encode (uint32 *valp)$/;"	f	file:
Operand_art_decode	bfd/xtensa-modules.c	/^Operand_art_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_art_encode	bfd/xtensa-modules.c	/^Operand_art_encode (uint32 *valp)$/;"	f	file:
Operand_b4const_decode	bfd/xtensa-modules.c	/^Operand_b4const_decode (uint32 *valp)$/;"	f	file:
Operand_b4const_encode	bfd/xtensa-modules.c	/^Operand_b4const_encode (uint32 *valp)$/;"	f	file:
Operand_b4constu_decode	bfd/xtensa-modules.c	/^Operand_b4constu_decode (uint32 *valp)$/;"	f	file:
Operand_b4constu_encode	bfd/xtensa-modules.c	/^Operand_b4constu_encode (uint32 *valp)$/;"	f	file:
Operand_br16_decode	bfd/xtensa-modules.c	/^Operand_br16_decode (uint32 *valp)$/;"	f	file:
Operand_br16_encode	bfd/xtensa-modules.c	/^Operand_br16_encode (uint32 *valp)$/;"	f	file:
Operand_br2_decode	bfd/xtensa-modules.c	/^Operand_br2_decode (uint32 *valp)$/;"	f	file:
Operand_br2_encode	bfd/xtensa-modules.c	/^Operand_br2_encode (uint32 *valp)$/;"	f	file:
Operand_br4_decode	bfd/xtensa-modules.c	/^Operand_br4_decode (uint32 *valp)$/;"	f	file:
Operand_br4_encode	bfd/xtensa-modules.c	/^Operand_br4_encode (uint32 *valp)$/;"	f	file:
Operand_br8_decode	bfd/xtensa-modules.c	/^Operand_br8_decode (uint32 *valp)$/;"	f	file:
Operand_br8_encode	bfd/xtensa-modules.c	/^Operand_br8_encode (uint32 *valp)$/;"	f	file:
Operand_br_decode	bfd/xtensa-modules.c	/^Operand_br_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_br_encode	bfd/xtensa-modules.c	/^Operand_br_encode (uint32 *valp)$/;"	f	file:
Operand_brall_decode	bfd/xtensa-modules.c	/^Operand_brall_decode (uint32 *valp)$/;"	f	file:
Operand_brall_encode	bfd/xtensa-modules.c	/^Operand_brall_encode (uint32 *valp)$/;"	f	file:
Operand_bs16_decode	bfd/xtensa-modules.c	/^Operand_bs16_decode (uint32 *valp)$/;"	f	file:
Operand_bs16_encode	bfd/xtensa-modules.c	/^Operand_bs16_encode (uint32 *valp)$/;"	f	file:
Operand_bs2_decode	bfd/xtensa-modules.c	/^Operand_bs2_decode (uint32 *valp)$/;"	f	file:
Operand_bs2_encode	bfd/xtensa-modules.c	/^Operand_bs2_encode (uint32 *valp)$/;"	f	file:
Operand_bs4_decode	bfd/xtensa-modules.c	/^Operand_bs4_decode (uint32 *valp)$/;"	f	file:
Operand_bs4_encode	bfd/xtensa-modules.c	/^Operand_bs4_encode (uint32 *valp)$/;"	f	file:
Operand_bs8_decode	bfd/xtensa-modules.c	/^Operand_bs8_decode (uint32 *valp)$/;"	f	file:
Operand_bs8_encode	bfd/xtensa-modules.c	/^Operand_bs8_encode (uint32 *valp)$/;"	f	file:
Operand_bs_decode	bfd/xtensa-modules.c	/^Operand_bs_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_bs_encode	bfd/xtensa-modules.c	/^Operand_bs_encode (uint32 *valp)$/;"	f	file:
Operand_bt16_decode	bfd/xtensa-modules.c	/^Operand_bt16_decode (uint32 *valp)$/;"	f	file:
Operand_bt16_encode	bfd/xtensa-modules.c	/^Operand_bt16_encode (uint32 *valp)$/;"	f	file:
Operand_bt2_decode	bfd/xtensa-modules.c	/^Operand_bt2_decode (uint32 *valp)$/;"	f	file:
Operand_bt2_encode	bfd/xtensa-modules.c	/^Operand_bt2_encode (uint32 *valp)$/;"	f	file:
Operand_bt4_decode	bfd/xtensa-modules.c	/^Operand_bt4_decode (uint32 *valp)$/;"	f	file:
Operand_bt4_encode	bfd/xtensa-modules.c	/^Operand_bt4_encode (uint32 *valp)$/;"	f	file:
Operand_bt8_decode	bfd/xtensa-modules.c	/^Operand_bt8_decode (uint32 *valp)$/;"	f	file:
Operand_bt8_encode	bfd/xtensa-modules.c	/^Operand_bt8_encode (uint32 *valp)$/;"	f	file:
Operand_bt_decode	bfd/xtensa-modules.c	/^Operand_bt_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_bt_encode	bfd/xtensa-modules.c	/^Operand_bt_encode (uint32 *valp)$/;"	f	file:
Operand_cimm8x4_decode	bfd/xtensa-modules.c	/^Operand_cimm8x4_decode (uint32 *valp)$/;"	f	file:
Operand_cimm8x4_encode	bfd/xtensa-modules.c	/^Operand_cimm8x4_encode (uint32 *valp)$/;"	f	file:
Operand_frr_decode	bfd/xtensa-modules.c	/^Operand_frr_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_frr_encode	bfd/xtensa-modules.c	/^Operand_frr_encode (uint32 *valp)$/;"	f	file:
Operand_frs_decode	bfd/xtensa-modules.c	/^Operand_frs_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_frs_encode	bfd/xtensa-modules.c	/^Operand_frs_encode (uint32 *valp)$/;"	f	file:
Operand_frt_decode	bfd/xtensa-modules.c	/^Operand_frt_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_frt_encode	bfd/xtensa-modules.c	/^Operand_frt_encode (uint32 *valp)$/;"	f	file:
Operand_immrx4_decode	bfd/xtensa-modules.c	/^Operand_immrx4_decode (uint32 *valp)$/;"	f	file:
Operand_immrx4_encode	bfd/xtensa-modules.c	/^Operand_immrx4_encode (uint32 *valp)$/;"	f	file:
Operand_imms_decode	bfd/xtensa-modules.c	/^Operand_imms_decode (uint32 *valp)$/;"	f	file:
Operand_imms_encode	bfd/xtensa-modules.c	/^Operand_imms_encode (uint32 *valp)$/;"	f	file:
Operand_immt_decode	bfd/xtensa-modules.c	/^Operand_immt_decode (uint32 *valp)$/;"	f	file:
Operand_immt_encode	bfd/xtensa-modules.c	/^Operand_immt_encode (uint32 *valp)$/;"	f	file:
Operand_label12_ator	bfd/xtensa-modules.c	/^Operand_label12_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_label12_decode	bfd/xtensa-modules.c	/^Operand_label12_decode (uint32 *valp)$/;"	f	file:
Operand_label12_encode	bfd/xtensa-modules.c	/^Operand_label12_encode (uint32 *valp)$/;"	f	file:
Operand_label12_rtoa	bfd/xtensa-modules.c	/^Operand_label12_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_label8_ator	bfd/xtensa-modules.c	/^Operand_label8_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_label8_decode	bfd/xtensa-modules.c	/^Operand_label8_decode (uint32 *valp)$/;"	f	file:
Operand_label8_encode	bfd/xtensa-modules.c	/^Operand_label8_encode (uint32 *valp)$/;"	f	file:
Operand_label8_rtoa	bfd/xtensa-modules.c	/^Operand_label8_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_lsi4x4_decode	bfd/xtensa-modules.c	/^Operand_lsi4x4_decode (uint32 *valp)$/;"	f	file:
Operand_lsi4x4_encode	bfd/xtensa-modules.c	/^Operand_lsi4x4_encode (uint32 *valp)$/;"	f	file:
Operand_mr0_decode	bfd/xtensa-modules.c	/^Operand_mr0_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mr0_encode	bfd/xtensa-modules.c	/^Operand_mr0_encode (uint32 *valp)$/;"	f	file:
Operand_mr1_decode	bfd/xtensa-modules.c	/^Operand_mr1_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mr1_encode	bfd/xtensa-modules.c	/^Operand_mr1_encode (uint32 *valp)$/;"	f	file:
Operand_mr2_decode	bfd/xtensa-modules.c	/^Operand_mr2_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mr2_encode	bfd/xtensa-modules.c	/^Operand_mr2_encode (uint32 *valp)$/;"	f	file:
Operand_mr3_decode	bfd/xtensa-modules.c	/^Operand_mr3_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mr3_encode	bfd/xtensa-modules.c	/^Operand_mr3_encode (uint32 *valp)$/;"	f	file:
Operand_msalp32_decode	bfd/xtensa-modules.c	/^Operand_msalp32_decode (uint32 *valp)$/;"	f	file:
Operand_msalp32_encode	bfd/xtensa-modules.c	/^Operand_msalp32_encode (uint32 *valp)$/;"	f	file:
Operand_mw_decode	bfd/xtensa-modules.c	/^Operand_mw_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mw_encode	bfd/xtensa-modules.c	/^Operand_mw_encode (uint32 *valp)$/;"	f	file:
Operand_mx_decode	bfd/xtensa-modules.c	/^Operand_mx_decode (uint32 *valp ATTRIBUTE_UNUSED)$/;"	f	file:
Operand_mx_encode	bfd/xtensa-modules.c	/^Operand_mx_encode (uint32 *valp)$/;"	f	file:
Operand_my_decode	bfd/xtensa-modules.c	/^Operand_my_decode (uint32 *valp)$/;"	f	file:
Operand_my_encode	bfd/xtensa-modules.c	/^Operand_my_encode (uint32 *valp)$/;"	f	file:
Operand_op2p1_decode	bfd/xtensa-modules.c	/^Operand_op2p1_decode (uint32 *valp)$/;"	f	file:
Operand_op2p1_encode	bfd/xtensa-modules.c	/^Operand_op2p1_encode (uint32 *valp)$/;"	f	file:
Operand_simm12b_decode	bfd/xtensa-modules.c	/^Operand_simm12b_decode (uint32 *valp)$/;"	f	file:
Operand_simm12b_encode	bfd/xtensa-modules.c	/^Operand_simm12b_encode (uint32 *valp)$/;"	f	file:
Operand_simm4_decode	bfd/xtensa-modules.c	/^Operand_simm4_decode (uint32 *valp)$/;"	f	file:
Operand_simm4_encode	bfd/xtensa-modules.c	/^Operand_simm4_encode (uint32 *valp)$/;"	f	file:
Operand_simm7_decode	bfd/xtensa-modules.c	/^Operand_simm7_decode (uint32 *valp)$/;"	f	file:
Operand_simm7_encode	bfd/xtensa-modules.c	/^Operand_simm7_encode (uint32 *valp)$/;"	f	file:
Operand_simm8_decode	bfd/xtensa-modules.c	/^Operand_simm8_decode (uint32 *valp)$/;"	f	file:
Operand_simm8_encode	bfd/xtensa-modules.c	/^Operand_simm8_encode (uint32 *valp)$/;"	f	file:
Operand_simm8x256_decode	bfd/xtensa-modules.c	/^Operand_simm8x256_decode (uint32 *valp)$/;"	f	file:
Operand_simm8x256_encode	bfd/xtensa-modules.c	/^Operand_simm8x256_encode (uint32 *valp)$/;"	f	file:
Operand_soffset_ator	bfd/xtensa-modules.c	/^Operand_soffset_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_soffset_decode	bfd/xtensa-modules.c	/^Operand_soffset_decode (uint32 *valp)$/;"	f	file:
Operand_soffset_encode	bfd/xtensa-modules.c	/^Operand_soffset_encode (uint32 *valp)$/;"	f	file:
Operand_soffset_rtoa	bfd/xtensa-modules.c	/^Operand_soffset_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_soffsetx4_ator	bfd/xtensa-modules.c	/^Operand_soffsetx4_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_soffsetx4_decode	bfd/xtensa-modules.c	/^Operand_soffsetx4_decode (uint32 *valp)$/;"	f	file:
Operand_soffsetx4_encode	bfd/xtensa-modules.c	/^Operand_soffsetx4_encode (uint32 *valp)$/;"	f	file:
Operand_soffsetx4_rtoa	bfd/xtensa-modules.c	/^Operand_soffsetx4_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_tp7_decode	bfd/xtensa-modules.c	/^Operand_tp7_decode (uint32 *valp)$/;"	f	file:
Operand_tp7_encode	bfd/xtensa-modules.c	/^Operand_tp7_encode (uint32 *valp)$/;"	f	file:
Operand_uimm12x8_decode	bfd/xtensa-modules.c	/^Operand_uimm12x8_decode (uint32 *valp)$/;"	f	file:
Operand_uimm12x8_encode	bfd/xtensa-modules.c	/^Operand_uimm12x8_encode (uint32 *valp)$/;"	f	file:
Operand_uimm16x4_ator	bfd/xtensa-modules.c	/^Operand_uimm16x4_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_uimm16x4_decode	bfd/xtensa-modules.c	/^Operand_uimm16x4_decode (uint32 *valp)$/;"	f	file:
Operand_uimm16x4_encode	bfd/xtensa-modules.c	/^Operand_uimm16x4_encode (uint32 *valp)$/;"	f	file:
Operand_uimm16x4_rtoa	bfd/xtensa-modules.c	/^Operand_uimm16x4_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_uimm4x16_decode	bfd/xtensa-modules.c	/^Operand_uimm4x16_decode (uint32 *valp)$/;"	f	file:
Operand_uimm4x16_encode	bfd/xtensa-modules.c	/^Operand_uimm4x16_encode (uint32 *valp)$/;"	f	file:
Operand_uimm6_ator	bfd/xtensa-modules.c	/^Operand_uimm6_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_uimm6_decode	bfd/xtensa-modules.c	/^Operand_uimm6_decode (uint32 *valp)$/;"	f	file:
Operand_uimm6_encode	bfd/xtensa-modules.c	/^Operand_uimm6_encode (uint32 *valp)$/;"	f	file:
Operand_uimm6_rtoa	bfd/xtensa-modules.c	/^Operand_uimm6_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_uimm8_decode	bfd/xtensa-modules.c	/^Operand_uimm8_decode (uint32 *valp)$/;"	f	file:
Operand_uimm8_encode	bfd/xtensa-modules.c	/^Operand_uimm8_encode (uint32 *valp)$/;"	f	file:
Operand_uimm8x2_decode	bfd/xtensa-modules.c	/^Operand_uimm8x2_decode (uint32 *valp)$/;"	f	file:
Operand_uimm8x2_encode	bfd/xtensa-modules.c	/^Operand_uimm8x2_encode (uint32 *valp)$/;"	f	file:
Operand_uimm8x4_decode	bfd/xtensa-modules.c	/^Operand_uimm8x4_decode (uint32 *valp)$/;"	f	file:
Operand_uimm8x4_encode	bfd/xtensa-modules.c	/^Operand_uimm8x4_encode (uint32 *valp)$/;"	f	file:
Operand_ulabel8_ator	bfd/xtensa-modules.c	/^Operand_ulabel8_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_ulabel8_decode	bfd/xtensa-modules.c	/^Operand_ulabel8_decode (uint32 *valp)$/;"	f	file:
Operand_ulabel8_encode	bfd/xtensa-modules.c	/^Operand_ulabel8_encode (uint32 *valp)$/;"	f	file:
Operand_ulabel8_rtoa	bfd/xtensa-modules.c	/^Operand_ulabel8_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_xt_wbr15_label_ator	bfd/xtensa-modules.c	/^Operand_xt_wbr15_label_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_xt_wbr15_label_decode	bfd/xtensa-modules.c	/^Operand_xt_wbr15_label_decode (uint32 *valp)$/;"	f	file:
Operand_xt_wbr15_label_encode	bfd/xtensa-modules.c	/^Operand_xt_wbr15_label_encode (uint32 *valp)$/;"	f	file:
Operand_xt_wbr15_label_rtoa	bfd/xtensa-modules.c	/^Operand_xt_wbr15_label_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_xt_wbr18_label_ator	bfd/xtensa-modules.c	/^Operand_xt_wbr18_label_ator (uint32 *valp, uint32 pc)$/;"	f	file:
Operand_xt_wbr18_label_decode	bfd/xtensa-modules.c	/^Operand_xt_wbr18_label_decode (uint32 *valp)$/;"	f	file:
Operand_xt_wbr18_label_encode	bfd/xtensa-modules.c	/^Operand_xt_wbr18_label_encode (uint32 *valp)$/;"	f	file:
Operand_xt_wbr18_label_rtoa	bfd/xtensa-modules.c	/^Operand_xt_wbr18_label_rtoa (uint32 *valp, uint32 pc)$/;"	f	file:
Operator	include/hp-symtab.h	/^  unsigned int   Operator:  1;  \/* operator function            *\/$/;"	m	struct:quick_procedure
Optimize	opcodes/i386-opc.h	/^  Optimize,$/;"	e	enum:__anon67
Or	gdb/common/traits.h	/^struct Or<> : public std::false_type$/;"	s	namespace:gdb
Or	gdb/common/traits.h	/^struct Or<B1, B2, B3, Bn...>$/;"	s	namespace:gdb
Or	gdb/common/traits.h	/^struct Or<B1, B2>$/;"	s	namespace:gdb
Or	gdb/common/traits.h	/^struct Or<B1> : public B1$/;"	s	namespace:gdb
OrExpression	gdb/d-exp.y	/^OrExpression:$/;"	l
OrOB	sim/mips/mdmx.c	/^OrOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
OrOrExpression	gdb/d-exp.y	/^OrOrExpression:$/;"	l
OrQH	sim/mips/mdmx.c	/^OrQH(signed16 ts, signed16 tt)$/;"	f	file:
OtherFileClass	gdb/testsuite/gdb.cp/namespace1.cc	/^  class OtherFileClass {$/;"	c	namespace:C	file:
OtherParent	gdb/testsuite/gdb.cp/ref-params.cc	/^  OtherParent (int other_id0) : other_id(other_id0) { }$/;"	f	struct:OtherParent
OtherParent	gdb/testsuite/gdb.cp/ref-params.cc	/^struct OtherParent {$/;"	s	file:
OtherParent	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  OtherParent (int other_id0) : other_id (other_id0) { }$/;"	f	struct:OtherParent
OtherParent	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^struct OtherParent$/;"	s	file:
OtherReg	include/opcode/tic30.h	193;"	d
Outer	gdb/testsuite/gdb.cp/classes.cc	/^struct Outer$/;"	s	file:
Outer	gdb/testsuite/gdb.cp/subtypes-2.cc	/^Outer::Outer (): p (new Inner), e (Oenum::OC)$/;"	f	class:Outer
Outer	gdb/testsuite/gdb.cp/subtypes.h	/^struct Outer$/;"	s
Ov	opcodes/i386-dis.c	357;"	d	file:
OverlayLoad	gdb/testsuite/gdb.base/d10vovly.c	/^OverlayLoad (unsigned long ovlyno)$/;"	f
OverlayLoad	gdb/testsuite/gdb.base/m32rovly.c	/^OverlayLoad (unsigned long ovlyno)$/;"	f
OverlayLoad	gdb/testsuite/gdb.base/ovlymgr.c	/^OverlayLoad (unsigned long ovlyno)$/;"	f
OverlayUnload	gdb/testsuite/gdb.base/d10vovly.c	/^OverlayUnload (unsigned long ovlyno)$/;"	f
OverlayUnload	gdb/testsuite/gdb.base/m32rovly.c	/^OverlayUnload (unsigned long ovlyno)$/;"	f
OverlayUnload	gdb/testsuite/gdb.base/ovlymgr.c	/^OverlayUnload (unsigned long ovlyno)$/;"	f
P	bfd/elf32-arc.c	1188;"	d	file:
P	bfd/elf32-arc.c	1378;"	d	file:
P	gdb/testsuite/gdb.cp/koenig.cc	/^namespace P {$/;"	n	file:
P	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace P{ int x; }$/;"	n	file:
P	gdb/testsuite/gdb.cp/operator.cc	/^  namespace P$/;"	n	namespace:O	file:
P	libiberty/safe-ctype.c	145;"	d	file:
P	opcodes/mmix-opc.c	87;"	d	file:
P	opcodes/rx-decode.c	141;"	d	file:
P	sim/bfin/arch.h	25;"	d
P	sim/bfin/arch.h	27;"	d
P	sim/bfin/machs.c	1392;"	d	file:
P	sim/bfin/machs.c	1401;"	d	file:
P	sim/bfin/machs.c	1942;"	d	file:
P	sim/bfin/machs.c	1944;"	d	file:
P	sim/h8300/compile.c	443;"	d	file:
P0	sim/bfin/linux-fixed-code.s	/^	P0 = 173;$/;"	d
P0	sim/testsuite/sim/bfin/10799.s	/^	P0 = R1;$/;"	d
P0	sim/testsuite/sim/bfin/a0shift.S	/^		P0 = ASTAT;$/;"	d
P0	sim/testsuite/sim/bfin/a0shift.S	/^P0 = ASTAT;$/;"	d
P0	sim/testsuite/sim/bfin/a1.s	/^	P0 = -64;$/;"	d
P0	sim/testsuite/sim/bfin/a1.s	/^	P0 = 63;$/;"	d
P0	sim/testsuite/sim/bfin/c_except_illopcode.S	/^P0 = 0x200C (Z);              \/\/ 0xFFE0200C EVT3 EXCEPTION$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_disable.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_pending.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_timer.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	P0 = 7;$/;"	d
P0	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        P0 = R5;$/;"	d
P0	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^P0 = 0x200C (Z);              \/\/ 0xFFE0200C EVT3 EXCEPTION$/;"	d
P0	sim/testsuite/sim/bfin/cec-ifetch.S	/^	P0 = 1;$/;"	d
P0	sim/testsuite/sim/bfin/d2.s	/^	P0 = 16;$/;"	d
P0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    P0 = [ SP ++ ];$/;"	d
P0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    P0 = [ SP ++ ];$/;"	d
P0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    P0 = [ SP ++ ];$/;"	d
P0	sim/testsuite/sim/bfin/hwloop-nested.s	/^	P0 = 2;$/;"	d
P0	sim/testsuite/sim/bfin/issue205.s	/^	P0 = 0;	P1 = 0; P2 = 0; P4 = 0; P5 = 0;$/;"	d
P0	sim/testsuite/sim/bfin/loop_strncpy.s	/^	P0 = R0 ;       \/* dst*\/$/;"	d
P0	sim/testsuite/sim/bfin/loop_strncpy.s	/^	P0 = R0;$/;"	d
P0	sim/testsuite/sim/bfin/lp0.s	/^	P0 = 3;$/;"	d
P0	sim/testsuite/sim/bfin/lp1.s	/^	P0 = 10;$/;"	d
P0	sim/testsuite/sim/bfin/lsetup.s	/^	P0 = R0;$/;"	d
P0	sim/testsuite/sim/bfin/pr.s	/^	P0 = R4;$/;"	d
P0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	P0 = L0;$/;"	d
P0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	P0 = \\tochk;$/;"	d
P0	sim/testsuite/sim/bfin/s0.s	/^	P0 = R0;$/;"	d
P0	sim/testsuite/sim/bfin/s2.s	/^	P0 = R0;$/;"	d
P0	sim/testsuite/sim/bfin/saatest.s	/^	P0 = 64 (X);$/;"	d
P0	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P0, _location$/;"	v
P0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^    P0 = 0x0100 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^    P0 = 0x0200 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_event_quad.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_disable.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_kill.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    P0 = 0x1 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    P0 = 0x1 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_lr.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_ppm.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_mv2lp.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    P0 = 0x5 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_stall_if2.S	/^    P0 = 0x0100 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/se_stall_if2.S	/^    P0 = 0x0200 (Z);$/;"	d
P0	sim/testsuite/sim/bfin/up0.s	/^	P0 = 4;$/;"	d
P0	sim/testsuite/sim/bfin/up0.s	/^	P0 = I2;$/;"	d
P0DIR	sim/mn10300/dv-mn103iop.c	/^  P0DIR,$/;"	e	enum:io_port_register_types	file:
P0IN	sim/mn10300/dv-mn103iop.c	/^  P0IN,$/;"	e	enum:io_port_register_types	file:
P0MD	sim/mn10300/dv-mn103iop.c	/^  P0MD,$/;"	e	enum:io_port_register_types	file:
P0OUT	sim/mn10300/dv-mn103iop.c	/^  P0OUT,$/;"	e	enum:io_port_register_types	file:
P0_REGNUM	gdb/cris-tdep.c	/^  P0_REGNUM   = 16,$/;"	e	enum:cris_regnums	file:
P1	opcodes/ia64-opc.h	67;"	d
P1	opcodes/tic80-opc.c	559;"	d	file:
P1	sim/testsuite/sim/bfin/10799.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	P1 = 4;$/;"	d
P1	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	P1 = 4;$/;"	d
P1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	P1 = R1;	\/\/ regmv$/;"	d
P1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	P1 = -15;	\/\/ compi2opp_pr_eq_i7$/;"	d
P1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = FP + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = FP + ( P5 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P1 + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P2 + ( FP << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P2 + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P3 + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P4 + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P4 + ( P2 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P5 + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = P5 + ( P3 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = SP + ( P1 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P1 = SP + ( P4 << 1 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = FP + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = FP + ( P5 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P1 + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P2 + ( FP << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P2 + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P3 + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P4 + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P4 + ( P2 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P5 + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = P5 + ( P3 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = SP + ( P1 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P1 = SP + ( P4 << 2 );$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -17;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -1;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -25;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -33;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -41;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -49;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -57;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -64;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P1 = -9;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 17;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 25;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 33;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 41;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 49;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 57;$/;"	d
P1	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P1 = 9;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	P1 = A0.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P1 = A1.w;$/;"	d
P1	sim/testsuite/sim/bfin/c_except_illopcode.S	/^P1 = 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        P1 = 0;$/;"	d
P1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_interr_pending.S	/^        P1 = 0x0;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P1 = 0x0003 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P1 = 0x0030 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P1 = 0x0300 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P1 = 0x3000 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P1 = 0x0003 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P1 = 0x0030 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P1 = 0x0300 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P1 = 0x3000 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P1 = -32768 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P1 = 0x1234 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P1 = 0x7abc (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P1 = [ FP ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P1 = [ P2 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P1 = [ P4 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P1 = [ P5 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ FP -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ P2 -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ P3 -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ P4 -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ P5 -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P1 = [ SP -- ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P1 = [ FP ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P1 = [ P2 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P1 = [ P4 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P1 = [ P5 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ FP + 40 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ P1 + 24 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ P2 + -128 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ P3 + 56 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ P4 + 44 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ P5 + 16 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P1 = [ SP + -72 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P1 = 0x2125 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P1 = 0x3456 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P1 = 0x5bcd (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ FP + 40 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ P1 + 24 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ P2 + 28 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ P3 + 56 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ P4 + 44 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ P5 + 16 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P1 = [ SP + 12 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P1 = 0x2125 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P1 = 0x3456 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P1 = 0x5bcd (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P1 = 0x0000;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P1 = [ FP + -112 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P1 = [ FP + -28 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P1 = [ FP + -56 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P1 = [ FP + -84 ];$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P1 = 0x0004;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P1 = 0x0008;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P1 = 0x0010;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P1 = 0x0002;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P1 = 0x0002;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P1 = 0x0004;$/;"	d
P1	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P1 = 0x0002;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P1 = 12;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P1 = 04;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P1 = 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P1 = 12;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P1 = 8;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P1 = 8;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^P1 = 30;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^P1 = 12;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^P1 = 12;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	P1 = 9;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P1 = 12;$/;"	d
P1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P1 = 3;$/;"	d
P1	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^P1 = 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = FP >> 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = P1 << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = P2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = P3 << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = P4 >> 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = P5 << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P1 = SP << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + FP ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + P1 ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + P2 ) << 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + P3 ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + P4 ) << 1;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + P5 ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P1 = ( P1 + SP ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P1 = 0;$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P1 = 0xa1 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P1 = 0;$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P1 = 0xa1 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P1 = 0;$/;"	d
P1	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P1 = 0xa1 (X);$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P1 = 0x3A3B (Z);$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R4;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R6;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P1 = R7;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	P1 = M1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P1 = L3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P1 = M1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	P1 = I1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = B0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = B1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = B2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = B3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = I0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = I1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = I2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = I3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = L0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = L1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = L2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = L3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = M0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = M1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = M2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P1 = M3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = FP;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = I0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = I1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = L0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = L1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = P0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = P2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P1 = P4;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P1 = R3;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P1 = R4;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P1 = FP;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P1 = P1;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P1 = P2;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P1 = P4;$/;"	d
P1	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P1 = P5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P1 = R7;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P1 = R3;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P1 = R3;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P1 = R5;$/;"	d
P1	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	P1 = P0;$/;"	d
P1	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	P1 = P5;$/;"	d
P1	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	P1 = P5;$/;"	d
P1	sim/testsuite/sim/bfin/cec-system-call.S	/^	P1 = P5;$/;"	d
P1	sim/testsuite/sim/bfin/d2.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    P1 = [ P0 ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    P1 = [ SP ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    P1 = [ P0 ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    P1 = [ SP ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    P1 = [ P0 ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    P1 = [ SP ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^	 P1 = 0x0006;$/;"	d
P1	sim/testsuite/sim/bfin/e0.s	/^	P1 = re (Z);		\/\/ load a pointer to ihandler interrupt 1$/;"	d
P1	sim/testsuite/sim/bfin/fir.s	/^	P1 = 128 (X);	\/\/ Load loop bounds in R5, R6, and divide by 2$/;"	d
P1	sim/testsuite/sim/bfin/hwloop-nested.s	/^	P1 = 2;$/;"	d
P1	sim/testsuite/sim/bfin/issue126.s	/^	P1 = ( P1 + P0 ) << 2;$/;"	d
P1	sim/testsuite/sim/bfin/issue126.s	/^	P1 = R0;$/;"	d
P1	sim/testsuite/sim/bfin/l0.s	/^	P1 = [ P0 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^	P1 = P2;$/;"	d
P1	sim/testsuite/sim/bfin/loop_strncpy.s	/^	P1 = R1 ;       \/* src*\/$/;"	d
P1	sim/testsuite/sim/bfin/lsetup.s	/^	P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/mem3.s	/^	P1 = [ P0 ];$/;"	d
P1	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	P1 = L1;$/;"	d
P1	sim/testsuite/sim/bfin/s1.s	/^	P1 = R1;$/;"	d
P1	sim/testsuite/sim/bfin/s3.s	/^	P1 = P0;$/;"	d
P1	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P1, _table;$/;"	v
P1	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P1, _usr;$/;"	v
P1	sim/testsuite/sim/bfin/se_event_quad.S	/^    P1 = 0xa (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_kills2.S	/^    P1 = 11;$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_disable.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_kill.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    P1 = 0x2 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    P1 = 0x2 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_lr.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^    P1 = 0x4 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^    P1 = 0x4 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^    P1 = 0x3 (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^    P1 = 0xa (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_mv2lp.S	/^    P1 = 0xa (Z);$/;"	d
P1	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    P1 = 0xa (Z);$/;"	d
P1	sim/testsuite/sim/bfin/stk.s	/^	P1 = [ P0 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/stk2.s	/^	P1 = [ P0 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/stk3.s	/^	P1 = [ P0 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/stk4.s	/^	P1 = [ P0 ++ ];$/;"	d
P1	sim/testsuite/sim/bfin/stk6.s	/^	P1 = SP;$/;"	d
P1	sim/testsuite/sim/bfin/viterbi2.s	/^	P1 = 16;$/;"	d
P1	sim/testsuite/sim/bfin/viterbi2.s	/^	P1 = 18;$/;"	d
P1DIR	sim/mn10300/dv-mn103iop.c	/^  P1DIR,$/;"	e	enum:io_port_register_types	file:
P1IN	sim/mn10300/dv-mn103iop.c	/^  P1IN,$/;"	e	enum:io_port_register_types	file:
P1MD	sim/mn10300/dv-mn103iop.c	/^  P1MD,$/;"	e	enum:io_port_register_types	file:
P1OUT	sim/mn10300/dv-mn103iop.c	/^  P1OUT,$/;"	e	enum:io_port_register_types	file:
P2	opcodes/ia64-opc.h	68;"	d
P2	opcodes/tic80-opc.c	556;"	d	file:
P2	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	P2 = 6;$/;"	d
P2	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	P2 = [ SP ];$/;"	d
P2	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	P2 = 6;$/;"	d
P2	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	P2 = P1;			\/\/ REGMV PREG-PREG killed$/;"	d
P2	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	P2 = P1;			\/\/ REGMV PREG-PREG killed$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	P2 = R1;	\/\/ regmv$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	P2 = A1.w;	\/\/ regmv$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = FP + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = FP + ( P4 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P1 + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P1 + ( SP << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P2 + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P3 + ( FP << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P3 + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P4 + ( P1 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P4 + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = P5 + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = SP + ( P2 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P2 = SP + ( P3 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = FP + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = FP + ( P4 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P1 + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P1 + ( SP << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P2 + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P3 + ( FP << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P3 + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P4 + ( P1 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P4 + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = P5 + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = SP + ( P2 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P2 = SP + ( P3 << 2 );$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -10;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -18;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -26;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -2;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -34;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -42;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -50;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -58;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P2 = -64;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 10;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 18;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 26;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 34;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 42;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 50;$/;"	d
P2	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P2 = 58;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	P2 = A1.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P2 = A0.w;$/;"	d
P2	sim/testsuite/sim/bfin/c_except_illopcode.S	/^P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P2 = 0x0005 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P2 = 0x0050 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P2 = 0x0500 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P2 = 0x5000 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P2 = 0x0005 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P2 = 0x0050 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P2 = 0x0500 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P2 = 0x5000 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P2 = -2222 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P2 = 0x2345 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P2 = 0x6def (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P2 = [ FP ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P2 = [ P1 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P2 = [ P4 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P2 = [ P5 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ FP -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ P1 -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ P3 -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ P4 -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ P5 -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P2 = [ SP -- ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P2 = [ FP ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P2 = [ P1 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P2 = [ P4 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P2 = [ P5 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ FP + 44 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ P1 + 12 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ P2 + -132 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ P3 + -104 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ P4 + -40 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ P5 + 12 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P2 = [ SP + 16 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P2 = 0x1122 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P2 = 0x1234 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P2 = 0x7345 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ FP + 44 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ P1 + 0 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ P2 + 32 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ P3 + 60 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ P4 + 40 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ P5 + 12 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P2 = [ SP + 16 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P2 = 0x1122 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P2 = 0x1234 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P2 = 0x7345 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P2 = [ FP + -116 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P2 = [ FP + -32 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P2 = [ FP + -4 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P2 = [ FP + -60 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P2 = [ FP + -88 ];$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P2 = 0x0008;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P2 = 0x000C;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P2 = 0x0002;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P2 = 0x0002;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P2 = 0x0002;$/;"	d
P2	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P2 = 14;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P2 = 08;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P2 = 14;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P2 = 10;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P2 = 10;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^P2 = 40;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^P2 = 14;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^P2 = 14;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	P2 = 8;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P2 = 14;$/;"	d
P2	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P2 = 4;$/;"	d
P2	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    P2 = 16;$/;"	d
P2	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x0006;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x000e;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x0016;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x001e;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	P2 = 0x0026;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x0002;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x0004;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x000c;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x0014;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x001c;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ P2 = 0x0024;$/;"	d
P2	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^P2 = 0x99aa (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = FP >> 1;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = P1 >> 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = P2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = P3 >> 1;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = P4 << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = P5 >> 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P2 = SP << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + FP ) << 1;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + P1 ) << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + P2 ) << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + P3 ) << 1;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + P4 ) << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + P5 ) << 2;$/;"	d
P2	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P2 = ( P2 + SP ) << 1;$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P2 = 0;$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P2 = 0xa2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P2 = 0xb2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P2 = 0;$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P2 = 0xa2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P2 = 0xb2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P2 = 0;$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P2 = 0xa2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P2 = 0xb2 (X);$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P2 = 0x4A4B (Z);$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R3;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R4;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R5;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P2 = R7;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	P2 = M2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P2 = B0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P2 = M2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	P2 = I2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = B0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = B1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = B2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = B3;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = I0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = I1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = I2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = I3;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = L0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = L1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = L2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = L3;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = M0;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = M1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = M2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P2 = M3;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P2 = I1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P2 = I2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P2 = L2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P2 = R1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P2 = R4;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P2 = R5;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P2 = FP;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P2 = P1;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P2 = P2;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P2 = P4;$/;"	d
P2	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P2 = P5;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P2 = R1;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P2 = R2;$/;"	d
P2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P2 = R6;$/;"	d
P2	sim/testsuite/sim/bfin/div0.s	/^	P2 = 16;$/;"	d
P2	sim/testsuite/sim/bfin/fir.s	/^	P2 = 64 (X);$/;"	d
P2	sim/testsuite/sim/bfin/iir.s	/^	P2 = 10;$/;"	d
P2	sim/testsuite/sim/bfin/iir.s	/^	P2 = 2;$/;"	d
P2	sim/testsuite/sim/bfin/issue126.s	/^	P2 = ( P2 + P0 ) << 1;$/;"	d
P2	sim/testsuite/sim/bfin/issue126.s	/^	P2 = R0;$/;"	d
P2	sim/testsuite/sim/bfin/loop_strncpy.s	/^	P2 = R2 ;       \/* size *\/$/;"	d
P2	sim/testsuite/sim/bfin/s2.s	/^	P2 = P1 + ( P4 << 1 );$/;"	d
P2	sim/testsuite/sim/bfin/se_allopcodes.h	/^	P2 = P1;$/;"	v
P2	sim/testsuite/sim/bfin/se_event_quad.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_kill.S	/^    P2 = 0x0200 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    P2 = 0x0200 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    P2 = 0x3 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    P2 = 0x3 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_mv2lp.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    P2 = 0x0100 (Z);$/;"	d
P2	sim/testsuite/sim/bfin/stk.s	/^	P2 = [ P0 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/stk2.s	/^	P2 = [ P0 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/stk3.s	/^	P2 = [ P0 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/stk4.s	/^	P2 = [ P0 ++ ];$/;"	d
P2	sim/testsuite/sim/bfin/vecadd.s	/^	P2 = 0;$/;"	d
P2DIR	sim/mn10300/dv-mn103iop.c	/^  P2DIR,$/;"	e	enum:io_port_register_types	file:
P2IN	sim/mn10300/dv-mn103iop.c	/^  P2IN,$/;"	e	enum:io_port_register_types	file:
P2MD	sim/mn10300/dv-mn103iop.c	/^  P2MD,$/;"	e	enum:io_port_register_types	file:
P2OUT	sim/mn10300/dv-mn103iop.c	/^  P2OUT,$/;"	e	enum:io_port_register_types	file:
P2SS	sim/mn10300/dv-mn103iop.c	/^  P2SS,$/;"	e	enum:io_port_register_types	file:
P3	opcodes/mips-opc.c	313;"	d	file:
P3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	P3 = I0;$/;"	d
P3	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^P3 = 0;$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = FP + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P1 + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P1 + ( P5 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P2 + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P2 + ( SP << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P3 + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P4 + ( FP << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P4 + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P5 + ( P1 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = P5 + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = SP + ( P2 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P3 = SP + ( P3 << 1 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = FP + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P1 + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P1 + ( P5 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P2 + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P2 + ( SP << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P3 + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P4 + ( FP << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P4 + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P5 + ( P1 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = P5 + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = SP + ( P2 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P3 = SP + ( P3 << 2 );$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -11;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -19;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -27;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -35;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -3;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -43;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -51;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -59;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P3 = -64;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 11;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 19;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 27;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 35;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 3;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 43;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 51;$/;"	d
P3	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P3 = 59;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P3 = A1.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_except_illopcode.S	/^P3 = 3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P3 = 0x0007 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P3 = 0x0070 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P3 = 0x0700 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P3 = 0x7000 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P3 = 0x0007 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P3 = 0x0070 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P3 = 0x0700 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P3 = 0x7000 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P3 = -3333 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P3 = 0x3456 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P3 = 0x5f56 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ FP -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ P1 -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ P2 -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ P4 -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ P5 -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P3 = [ SP -- ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	 P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ FP + 96 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ P1 + 44 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ P2 + -36 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ P3 + 84 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ P4 + -96 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ P5 + 96 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P3 = [ SP + -80 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P3 = 0x0123 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P3 = 0x3230 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P3 = 0x3455 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ FP + 48 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ P1 + 4 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ P2 + 36 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ P3 + 64 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ P4 + 36 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ P5 + 8 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P3 = [ SP + 20 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P3 = 0x0004;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = [ FP + -120 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = [ FP + -36 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = [ FP + -64 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = [ FP + -8 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P3 = [ FP + -92 ];$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P3 = 0x0004;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P3 = 0x0008;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P3 = 0x0002;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P3 = 0x0004;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P3 = 0x0002;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P3 = 0x0004;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P3 = 0x0002;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P3 = 0x0004;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P3 = I0; SP = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P3 = I1; SP = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P3 = 16;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P3 = 10;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P3 = 6;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P3 = 16;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P3 = 12;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P3 = 12;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^P3 = 50;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^P3 = 16;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^P3 = 16;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P3 = 16;$/;"	d
P3	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P3 = 5;$/;"	d
P3	sim/testsuite/sim/bfin/c_mode_user.S	/^P3 = A0.w;$/;"	d
P3	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^P3 = 3;$/;"	d
P3	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^P3 = 0xbbcc (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = FP << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = P1 << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = P2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = P3 >> 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = P4 << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = P5 << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P3 = SP >> 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + FP ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + P1 ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + P2 ) << 1;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + P3 ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + P4 ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + P5 ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P3 = ( P3 + SP ) << 2;$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P3 = 0;$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P3 = 0xa3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P3 = 0xb3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P3 = 0xc3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P3 = 0;$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P3 = 0xa3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P3 = 0xb3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P3 = 0xc3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P3 = 0;$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P3 = 0xa3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P3 = 0xb3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P3 = 0xc3 (X);$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P3 = 0x5A5B (Z);$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	P3 = M3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P3 = B1;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P3 = M3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	P3 = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = B0;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = B1;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = B2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = B3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = I0;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = I1;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = L0;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = L1;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = L2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = L3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = M0;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = M1;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = M2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P3 = M3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P3 = I2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P3 = I3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P3 = L3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P3 = P2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P3 = R2;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P3 = R5;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P3 = R5;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P3 = R5;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P3 = R5;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P3 = R3;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P3 = R6;$/;"	d
P3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P3 = R7;$/;"	d
P3	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    P3 = 0x4 (Z);$/;"	d
P3	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    P3 = 0x4 (Z);$/;"	d
P3DIR	sim/mn10300/dv-mn103iop.c	/^  P3DIR,$/;"	e	enum:io_port_register_types	file:
P3IN	sim/mn10300/dv-mn103iop.c	/^  P3IN,$/;"	e	enum:io_port_register_types	file:
P3MD	sim/mn10300/dv-mn103iop.c	/^  P3MD,$/;"	e	enum:io_port_register_types	file:
P3OUT	sim/mn10300/dv-mn103iop.c	/^  P3OUT,$/;"	e	enum:io_port_register_types	file:
P4	sim/testsuite/sim/bfin/PN_generator.s	/^	P4 = 32;$/;"	d
P4	sim/testsuite/sim/bfin/PN_generator.s	/^	P4 = 4;$/;"	d
P4	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	P4 = 4;$/;"	d
P4	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	P4 = I0;$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = FP + ( P2 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = FP + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P1 + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P2 + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P2 + ( P5 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P3 + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P3 + ( SP << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P4 + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P5 + ( FP << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = P5 + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = SP + ( P1 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P4 = SP + ( P4 << 1 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = FP + ( P2 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = FP + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P1 + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P2 + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P2 + ( P5 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P3 + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P3 + ( SP << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P4 + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P5 + ( FP << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = P5 + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = SP + ( P1 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P4 = SP + ( P4 << 2 );$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -12;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -20;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -28;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -36;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -44;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -4;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -52;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -60;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P4 = -64;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 12;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 20;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 28;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 36;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 44;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 4;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 52;$/;"	d
P4	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P4 = 60;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P4 = A0.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_except_illopcode.S	/^P4 = 4;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P4 = 0x0009 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P4 = 0x0090 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P4 = 0x0900 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P4 = 0x9000 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P4 = 0x0009 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P4 = 0x0090 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P4 = 0x0900 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P4 = 0x9000 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P4 = -4444 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P4 = 0x4567 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P4 = 0x7dd7 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P4 = [ FP ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P4 = [ P1 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P4 = [ P2 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P4 = [ P5 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ FP -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ P1 -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ P2 -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ P3 -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ P5 -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P4 = [ SP -- ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P4 = [ FP ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P4 = [ P1 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P4 = [ P2 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P4 = [ P5 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ FP + 52 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ P1 + 8 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ P2 + -40 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ P3 + 80 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ P4 + -32 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ P5 + 0 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P4 = [ SP + 92 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P4 = 0x4567 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P4 = 0x5789 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P4 = 0x6677 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ FP + 52 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ P1 + 8 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ P2 + 40 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ P3 + 60 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ P4 + 32 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ P5 + 0 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P4 = [ SP + 24 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P4 = 0x4567 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P4 = 0x5789 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P4 = 0x6677 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P4 = 0x0000;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P4 = [ FP + -12 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P4 = [ FP + -124 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P4 = [ FP + -40 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P4 = [ FP + -68 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P4 = [ FP + -96 ];$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P4 = 0x0004;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P4 = 0x0008;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P4 = 0x0002;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P4 = 0x0004;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P4 = 0x0002;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P4 = 0x0004;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P4 = 0x0002;$/;"	d
P4	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P4 = 0x0004;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P4 = 18;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P4 = 12;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P4 = 8;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P4 = 18;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P4 = 14;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P4 = 14;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^P4 = 60;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^P4 = 18;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^P4 = 18;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P4 = 18;$/;"	d
P4	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P4 = 6;$/;"	d
P4	sim/testsuite/sim/bfin/c_mode_user.S	/^P4 = A1.w;$/;"	d
P4	sim/testsuite/sim/bfin/c_mode_user.S	/^P4 = R5;$/;"	d
P4	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^P4 = 4;$/;"	d
P4	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^P4 = 0xddee (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = FP >> 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = P1 >> 1;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = P2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = P3 << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = P4 >> 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = P5 << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P4 = SP << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + FP ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + P1 ) << 1;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + P2 ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + P3 ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + P4 ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + P5 ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P4 = ( P4 + SP ) << 2;$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P4 = 0;$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P4 = 0xa4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P4 = 0xb4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P4 = 0xc4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P4 = 0xd4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P4 = 0;$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P4 = 0xa4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P4 = 0xb4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P4 = 0xc4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P4 = 0xd4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P4 = 0;$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P4 = 0xa4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P4 = 0xb4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P4 = 0xc4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P4 = 0xd4 (X);$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P4 = 0x6A6B (Z);$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R5;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P4 = R7;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	P4 = I0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P4 = B2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P4 = I0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	P4 = M0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = B0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = B1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = B2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = B3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = I0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = I1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = I2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = I3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = L0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = L1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = L2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = L3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = M0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = M1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = M2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P4 = M3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P4 = B0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P4 = I3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P4 = M0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P4 = P1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P4 = R0;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P4 = R3;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P4 = R7;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P4 = FP;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P4 = P1;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P4 = P2;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P4 = P4;$/;"	d
P4	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P4 = P5;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P4 = R4;$/;"	d
P4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    P4 = R6;$/;"	d
P4	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	P4 = 2(Z);$/;"	d
P4	sim/testsuite/sim/bfin/dotproduct2.s	/^	P4 = 63;$/;"	d
P4	sim/testsuite/sim/bfin/double_prec_mult.s	/^	P4 = 10;$/;"	d
P4	sim/testsuite/sim/bfin/s2.s	/^	P4 = 0;$/;"	d
P4	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P4, _location;$/;"	v
P4	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    P4 = 0x5 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    P4 = 0x5 (Z);$/;"	d
P4	sim/testsuite/sim/bfin/stk.s	/^	P4 = [ P0 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/stk2.s	/^	P4 = [ P0 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/stk3.s	/^	P4 = [ P0 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/stk4.s	/^	P4 = [ P0 ++ ];$/;"	d
P4	sim/testsuite/sim/bfin/stk6.s	/^	P4 = (8+6);		\/\/ 8 data registers and 6 pointer registers are being stored.$/;"	d
P4	sim/testsuite/sim/bfin/viterbi2.s	/^	P4 = P5;$/;"	d
P4SS	sim/mn10300/dv-mn103iop.c	/^  P4SS,$/;"	e	enum:io_port_register_types	file:
P4_REGNUM	gdb/cris-tdep.c	/^  P4_REGNUM   = 20,$/;"	e	enum:cris_regnums	file:
P5	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^P5 = R5;$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = FP + ( P1 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = FP + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P1 + ( P3 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P1 + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P2 + ( P4 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P2 + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P3 + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P4 + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P4 + ( SP << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = P5 + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = SP + ( FP << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	P5 = SP + ( P5 << 1 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = FP + ( P1 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = FP + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P1 + ( P3 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P1 + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P2 + ( P4 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P2 + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P3 + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P4 + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P4 + ( SP << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = P5 + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = SP + ( FP << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	P5 = SP + ( P5 << 2 );$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -13;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -21;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -29;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -37;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -45;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -53;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -5;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -61;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	P5 = -64;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 13;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 21;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 29;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 37;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 45;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 53;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 5;$/;"	d
P5	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	P5 = 61;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P5 = A0.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	P5 = A1.w;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P5 = 0x000b (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P5 = 0x00b0 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P5 = 0x0b00 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	P5 = 0xb000 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P5 = 0x000b (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P5 = 0x00b0 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P5 = 0x0b00 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	P5 = 0xb000 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P5 = -5555 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P5 = 0x4abd (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	P5 = 0x5678 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P5 = [ FP ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P5 = [ P1 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P5 = [ P2 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p.s	/^	P5 = [ P4 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ FP -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ P1 -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ P2 -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ P3 -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ P4 -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	P5 = [ SP -- ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P5 = [ FP ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P5 = [ P1 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P5 = [ P2 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s	/^	P5 = [ P4 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ FP + 104 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ P1 + 156 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ P2 + -144 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ P3 + -56 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ P4 + -68 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ P5 + -84 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	P5 = [ SP + -28 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P5 = 0x58ab (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P5 = 0x5e23 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	P5 = 0x79ab (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ FP + 56 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ P1 + 12 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ P2 + 44 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ P3 + 56 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ P4 + 28 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ P5 + 4 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	P5 = [ SP + 28 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P5 = 0x58ab (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P5 = 0x5e23 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	P5 = 0x79ab (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	P5 = 0x0000;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P5 = [ FP + -100 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P5 = [ FP + -128 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P5 = [ FP + -16 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P5 = [ FP + -44 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	P5 = [ FP + -72 ];$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P5 = 0x0000;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P5 = 0x0004;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	P5 = 0x0010;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P5 = 0x0000;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P5 = 0x0002;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	P5 = 0x0004;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P5 = 0x0000;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	P5 = 0x0002;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	P5 = 0x0004;$/;"	d
P5	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	P5 = 0x0002;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P5 = 20;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P5 = 10;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^P5 = 14;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P5 = 12;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P5 = 16;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P5 = 16;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^P5 = 20;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^P5 = 20;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^P5 = 20;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	P5 = 5;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P5 = 20;$/;"	d
P5	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^P5 = 7;$/;"	d
P5	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^P5 = 0x1234 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = FP << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = P1 >> 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = P2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = P3 << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = P4 << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = P5 >> 1;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	P5 = SP >> 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + FP ) << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + P1 ) << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + P2 ) << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + P3 ) << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + P4 ) << 1;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + P5 ) << 1;$/;"	d
P5	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	P5 = ( P5 + SP ) << 2;$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0;$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0xa5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0xb5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0xc5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0xd5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	P5 = 0xe5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0;$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0xa5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0xb5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0xc5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0xd5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	P5 = 0xe5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0;$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0xa5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0xb5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0xc5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0xd5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s	/^	P5 = 0xe5 (X);$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P5 = 0x7A7B (Z);$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^P5 = R5;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	P5 = R5;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R4;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R5;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R6;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_dr_pr.s	/^	P5 = R7;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	P5 = I1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P5 = B3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	P5 = I1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	P5 = M1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = B0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = B1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = B2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = B3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = I0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = I1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = I2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = I3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = L0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = L1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = L2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = L3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = M0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = M1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = M2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	P5 = M3;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P5 = B1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P5 = M0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P5 = M1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	P5 = P4;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P5 = R0;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P5 = R1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P5 = R4;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P5 = R5;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	P5 = R7;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P5 = FP;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P5 = P1;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P5 = P2;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P5 = P4;$/;"	d
P5	sim/testsuite/sim/bfin/c_regmv_pr_pr.s	/^	P5 = P5;$/;"	d
P5	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	P5 = 2 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	P5 = 8 (Z);$/;"	d
P5	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P5, _usr;$/;"	v
P5	sim/testsuite/sim/bfin/stk.s	/^	P5 = [ P0 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/stk2.s	/^	P5 = [ P0 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/stk3.s	/^	P5 = [ P0 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/stk4.s	/^	P5 = [ P0 ++ ];$/;"	d
P5	sim/testsuite/sim/bfin/stk5.s	/^	P5 = 8;$/;"	d
P5	sim/testsuite/sim/bfin/vecadd.s	/^	P5 = 128 (X);$/;"	d
P5	sim/testsuite/sim/bfin/viterbi2.s	/^	P5 = FP;$/;"	d
P8_REGNUM	gdb/cris-tdep.c	/^  P8_REGNUM   = 24,$/;"	e	enum:cris_regnums	file:
PACKAGE_NAME	gdb/common/common-defs.h	25;"	d
PACKAGE_NAME	gdb/common/common-defs.h	36;"	d
PACKAGE_STRING	gdb/common/common-defs.h	27;"	d
PACKAGE_STRING	gdb/common/common-defs.h	38;"	d
PACKAGE_TARNAME	gdb/common/common-defs.h	28;"	d
PACKAGE_TARNAME	gdb/common/common-defs.h	39;"	d
PACKAGE_VERSION	gdb/common/common-defs.h	26;"	d
PACKAGE_VERSION	gdb/common/common-defs.h	37;"	d
PACKET_BreakpointCommands	gdb/remote.c	/^  PACKET_BreakpointCommands,$/;"	e	enum:__anon1886	file:
PACKET_ConditionalBreakpoints	gdb/remote.c	/^  PACKET_ConditionalBreakpoints,$/;"	e	enum:__anon1886	file:
PACKET_ConditionalTracepoints	gdb/remote.c	/^  PACKET_ConditionalTracepoints,$/;"	e	enum:__anon1886	file:
PACKET_DISABLE	gdb/remote.c	/^    PACKET_DISABLE$/;"	e	enum:packet_support	file:
PACKET_DisconnectedTracing_feature	gdb/remote.c	/^  PACKET_DisconnectedTracing_feature,$/;"	e	enum:__anon1886	file:
PACKET_ENABLE	gdb/remote.c	/^    PACKET_ENABLE,$/;"	e	enum:packet_support	file:
PACKET_ERROR	gdb/remote.c	/^  PACKET_ERROR,$/;"	e	enum:packet_result	file:
PACKET_EnableDisableTracepoints_feature	gdb/remote.c	/^  PACKET_EnableDisableTracepoints_feature,$/;"	e	enum:__anon1886	file:
PACKET_FastTracepoints	gdb/remote.c	/^  PACKET_FastTracepoints,$/;"	e	enum:__anon1886	file:
PACKET_InstallInTrace	gdb/remote.c	/^  PACKET_InstallInTrace,$/;"	e	enum:__anon1886	file:
PACKET_MAX	gdb/remote.c	/^  PACKET_MAX$/;"	e	enum:__anon1886	file:
PACKET_OK	gdb/remote.c	/^  PACKET_OK,$/;"	e	enum:packet_result	file:
PACKET_P	gdb/remote.c	/^  PACKET_P,$/;"	e	enum:__anon1886	file:
PACKET_QAgent	gdb/remote.c	/^  PACKET_QAgent,$/;"	e	enum:__anon1886	file:
PACKET_QAllow	gdb/remote.c	/^  PACKET_QAllow,$/;"	e	enum:__anon1886	file:
PACKET_QCatchSyscalls	gdb/remote.c	/^  PACKET_QCatchSyscalls,$/;"	e	enum:__anon1886	file:
PACKET_QDisableRandomization	gdb/remote.c	/^  PACKET_QDisableRandomization,$/;"	e	enum:__anon1886	file:
PACKET_QEnvironmentHexEncoded	gdb/remote.c	/^  PACKET_QEnvironmentHexEncoded,$/;"	e	enum:__anon1886	file:
PACKET_QEnvironmentReset	gdb/remote.c	/^  PACKET_QEnvironmentReset,$/;"	e	enum:__anon1886	file:
PACKET_QEnvironmentUnset	gdb/remote.c	/^  PACKET_QEnvironmentUnset,$/;"	e	enum:__anon1886	file:
PACKET_QNonStop	gdb/remote.c	/^  PACKET_QNonStop,$/;"	e	enum:__anon1886	file:
PACKET_QPassSignals	gdb/remote.c	/^  PACKET_QPassSignals,$/;"	e	enum:__anon1886	file:
PACKET_QProgramSignals	gdb/remote.c	/^  PACKET_QProgramSignals,$/;"	e	enum:__anon1886	file:
PACKET_QSetWorkingDir	gdb/remote.c	/^  PACKET_QSetWorkingDir,$/;"	e	enum:__anon1886	file:
PACKET_QStartNoAckMode	gdb/remote.c	/^  PACKET_QStartNoAckMode,$/;"	e	enum:__anon1886	file:
PACKET_QStartupWithShell	gdb/remote.c	/^  PACKET_QStartupWithShell,$/;"	e	enum:__anon1886	file:
PACKET_QTBuffer_size	gdb/remote.c	/^  PACKET_QTBuffer_size,$/;"	e	enum:__anon1886	file:
PACKET_QThreadEvents	gdb/remote.c	/^  PACKET_QThreadEvents,$/;"	e	enum:__anon1886	file:
PACKET_Qbtrace_bts	gdb/remote.c	/^  PACKET_Qbtrace_bts,$/;"	e	enum:__anon1886	file:
PACKET_Qbtrace_conf_bts_size	gdb/remote.c	/^  PACKET_Qbtrace_conf_bts_size,$/;"	e	enum:__anon1886	file:
PACKET_Qbtrace_conf_pt_size	gdb/remote.c	/^  PACKET_Qbtrace_conf_pt_size,$/;"	e	enum:__anon1886	file:
PACKET_Qbtrace_off	gdb/remote.c	/^  PACKET_Qbtrace_off,$/;"	e	enum:__anon1886	file:
PACKET_Qbtrace_pt	gdb/remote.c	/^  PACKET_Qbtrace_pt,$/;"	e	enum:__anon1886	file:
PACKET_SUPPORT_UNKNOWN	gdb/remote.c	/^    PACKET_SUPPORT_UNKNOWN = 0,$/;"	e	enum:packet_support	file:
PACKET_StaticTracepoints	gdb/remote.c	/^  PACKET_StaticTracepoints,$/;"	e	enum:__anon1886	file:
PACKET_TracepointSource	gdb/remote.c	/^  PACKET_TracepointSource,$/;"	e	enum:__anon1886	file:
PACKET_UNKNOWN	gdb/remote.c	/^  PACKET_UNKNOWN$/;"	e	enum:packet_result	file:
PACKET_X	gdb/remote.c	/^  PACKET_X,$/;"	e	enum:__anon1886	file:
PACKET_Z0	gdb/remote.c	/^  PACKET_Z0,$/;"	e	enum:__anon1886	file:
PACKET_Z1	gdb/remote.c	/^  PACKET_Z1,$/;"	e	enum:__anon1886	file:
PACKET_Z2	gdb/remote.c	/^  PACKET_Z2,$/;"	e	enum:__anon1886	file:
PACKET_Z3	gdb/remote.c	/^  PACKET_Z3,$/;"	e	enum:__anon1886	file:
PACKET_Z4	gdb/remote.c	/^  PACKET_Z4,$/;"	e	enum:__anon1886	file:
PACKET_augmented_libraries_svr4_read_feature	gdb/remote.c	/^  PACKET_augmented_libraries_svr4_read_feature,$/;"	e	enum:__anon1886	file:
PACKET_bc	gdb/remote.c	/^  PACKET_bc,$/;"	e	enum:__anon1886	file:
PACKET_bs	gdb/remote.c	/^  PACKET_bs,$/;"	e	enum:__anon1886	file:
PACKET_exec_event_feature	gdb/remote.c	/^  PACKET_exec_event_feature,$/;"	e	enum:__anon1886	file:
PACKET_fork_event_feature	gdb/remote.c	/^  PACKET_fork_event_feature,$/;"	e	enum:__anon1886	file:
PACKET_hwbreak_feature	gdb/remote.c	/^  PACKET_hwbreak_feature,$/;"	e	enum:__anon1886	file:
PACKET_multiprocess_feature	gdb/remote.c	/^  PACKET_multiprocess_feature,$/;"	e	enum:__anon1886	file:
PACKET_no_resumed	gdb/remote.c	/^  PACKET_no_resumed,$/;"	e	enum:__anon1886	file:
PACKET_p	gdb/remote.c	/^  PACKET_p,$/;"	e	enum:__anon1886	file:
PACKET_qAttached	gdb/remote.c	/^  PACKET_qAttached,$/;"	e	enum:__anon1886	file:
PACKET_qCRC	gdb/remote.c	/^  PACKET_qCRC,$/;"	e	enum:__anon1886	file:
PACKET_qGetTIBAddr	gdb/remote.c	/^  PACKET_qGetTIBAddr,$/;"	e	enum:__anon1886	file:
PACKET_qGetTLSAddr	gdb/remote.c	/^  PACKET_qGetTLSAddr,$/;"	e	enum:__anon1886	file:
PACKET_qSearch_memory	gdb/remote.c	/^  PACKET_qSearch_memory,$/;"	e	enum:__anon1886	file:
PACKET_qSupported	gdb/remote.c	/^  PACKET_qSupported,$/;"	e	enum:__anon1886	file:
PACKET_qSymbol	gdb/remote.c	/^  PACKET_qSymbol,$/;"	e	enum:__anon1886	file:
PACKET_qTStatus	gdb/remote.c	/^  PACKET_qTStatus,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_auxv	gdb/remote.c	/^  PACKET_qXfer_auxv,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_btrace	gdb/remote.c	/^  PACKET_qXfer_btrace,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_btrace_conf	gdb/remote.c	/^  PACKET_qXfer_btrace_conf,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_exec_file	gdb/remote.c	/^  PACKET_qXfer_exec_file,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_fdpic	gdb/remote.c	/^  PACKET_qXfer_fdpic,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_features	gdb/remote.c	/^  PACKET_qXfer_features,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_libraries	gdb/remote.c	/^  PACKET_qXfer_libraries,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_libraries_svr4	gdb/remote.c	/^  PACKET_qXfer_libraries_svr4,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_loongarch_read	gdb/remote.c	/^  PACKET_qXfer_loongarch_read,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_loongarch_write	gdb/remote.c	/^  PACKET_qXfer_loongarch_write,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_memory_map	gdb/remote.c	/^  PACKET_qXfer_memory_map,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_osdata	gdb/remote.c	/^  PACKET_qXfer_osdata,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_siginfo_read	gdb/remote.c	/^  PACKET_qXfer_siginfo_read,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_siginfo_write	gdb/remote.c	/^  PACKET_qXfer_siginfo_write,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_spu_read	gdb/remote.c	/^  PACKET_qXfer_spu_read,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_spu_write	gdb/remote.c	/^  PACKET_qXfer_spu_write,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_statictrace_read	gdb/remote.c	/^  PACKET_qXfer_statictrace_read,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_threads	gdb/remote.c	/^  PACKET_qXfer_threads,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_traceframe_info	gdb/remote.c	/^  PACKET_qXfer_traceframe_info,$/;"	e	enum:__anon1886	file:
PACKET_qXfer_uib	gdb/remote.c	/^  PACKET_qXfer_uib,$/;"	e	enum:__anon1886	file:
PACKET_swbreak_feature	gdb/remote.c	/^  PACKET_swbreak_feature,$/;"	e	enum:__anon1886	file:
PACKET_tracenz_feature	gdb/remote.c	/^  PACKET_tracenz_feature,$/;"	e	enum:__anon1886	file:
PACKET_vAttach	gdb/remote.c	/^  PACKET_vAttach,$/;"	e	enum:__anon1886	file:
PACKET_vCont	gdb/remote.c	/^  PACKET_vCont = 0,$/;"	e	enum:__anon1886	file:
PACKET_vContSupported	gdb/remote.c	/^  PACKET_vContSupported,$/;"	e	enum:__anon1886	file:
PACKET_vCtrlC	gdb/remote.c	/^  PACKET_vCtrlC,$/;"	e	enum:__anon1886	file:
PACKET_vFile_close	gdb/remote.c	/^  PACKET_vFile_close,$/;"	e	enum:__anon1886	file:
PACKET_vFile_fstat	gdb/remote.c	/^  PACKET_vFile_fstat,$/;"	e	enum:__anon1886	file:
PACKET_vFile_open	gdb/remote.c	/^  PACKET_vFile_open,$/;"	e	enum:__anon1886	file:
PACKET_vFile_pread	gdb/remote.c	/^  PACKET_vFile_pread,$/;"	e	enum:__anon1886	file:
PACKET_vFile_pwrite	gdb/remote.c	/^  PACKET_vFile_pwrite,$/;"	e	enum:__anon1886	file:
PACKET_vFile_readlink	gdb/remote.c	/^  PACKET_vFile_readlink,$/;"	e	enum:__anon1886	file:
PACKET_vFile_setfs	gdb/remote.c	/^  PACKET_vFile_setfs,$/;"	e	enum:__anon1886	file:
PACKET_vFile_unlink	gdb/remote.c	/^  PACKET_vFile_unlink,$/;"	e	enum:__anon1886	file:
PACKET_vKill	gdb/remote.c	/^  PACKET_vKill,$/;"	e	enum:__anon1886	file:
PACKET_vRun	gdb/remote.c	/^  PACKET_vRun,$/;"	e	enum:__anon1886	file:
PACKET_vfork_event_feature	gdb/remote.c	/^  PACKET_vfork_event_feature,$/;"	e	enum:__anon1886	file:
PADMASK	sim/common/sim-fpu.c	137;"	d	file:
PAD_AVAIL_IN	zlib/contrib/inflate86/inffas86.c	101;"	d	file:
PAD_AVAIL_IN	zlib/contrib/masmx64/inffas8664.c	117;"	d	file:
PAD_AVAIL_OUT	zlib/contrib/inflate86/inffas86.c	102;"	d	file:
PAD_AVAIL_OUT	zlib/contrib/masmx64/inffas8664.c	118;"	d	file:
PAD_VLIW_COMBO	opcodes/frv-opc.h	45;"	d
PAGE	readline/chardefs.h	150;"	d
PAGE	readline/chardefs.h	152;"	d
PAGE2_PREBYTE	opcodes/s12z.h	6;"	d
PAGEBITS	sim/arm/armvirt.c	48;"	d	file:
PAGENO	bfd/elf32-epiphany.c	172;"	d	file:
PAGENO	bfd/elf32-ip2k.c	266;"	d	file:
PAGESIZE	sim/arm/armvirt.c	47;"	d	file:
PAGE_ADDR	sim/bfin/dv-bfin_otp.h	86;"	d
PAGE_BITS	sim/rx/mem.h	42;"	d
PAGE_MASK	include/coff/ti.h	491;"	d
PAGE_MASK	include/coff/tic54x.h	53;"	d
PAGE_REGNUM	sim/m68hc11/sim-main.h	74;"	d
PAGE_ROUND	gdb/darwin-nat.c	123;"	d	file:
PAGE_SIZE	sim/bfin/dv-bfin_mmu.h	51;"	d
PAGE_SIZE	sim/rx/mem.h	43;"	d
PAGE_SIZE_1K	sim/bfin/dv-bfin_mmu.h	52;"	d
PAGE_SIZE_1K	sim/testsuite/sim/bfin/test.h	98;"	d
PAGE_SIZE_1M	sim/bfin/dv-bfin_mmu.h	54;"	d
PAGE_SIZE_1M	sim/testsuite/sim/bfin/test.h	100;"	d
PAGE_SIZE_4K	sim/bfin/dv-bfin_mmu.h	53;"	d
PAGE_SIZE_4K	sim/testsuite/sim/bfin/test.h	99;"	d
PAGE_SIZE_4M	sim/bfin/dv-bfin_mmu.h	55;"	d
PAGE_SIZE_4M	sim/testsuite/sim/bfin/test.h	101;"	d
PAGE_TRUNC	gdb/darwin-nat.c	122;"	d	file:
PALFN	opcodes/alpha-opc.c	281;"	d	file:
PAR	include/opcode/d10v.h	78;"	d
PARALLEL_GROUP	sim/bfin/bfin-sim.h	140;"	d
PARALLEL_INSN	opcodes/tic30-dis.c	29;"	d	file:
PARAMETER_RELOCATION	gdb/hppa-tdep.h	/^    PARAMETER_RELOCATION = 2,$/;"	e	enum:unwind_stub_types
PARAMS	gdb/testsuite/gdb.base/callfuncs.c	23;"	d	file:
PARAMS	gdb/testsuite/gdb.base/callfuncs.c	25;"	d	file:
PARAMS	gdb/testsuite/gdb.base/ovlymgr.h	6;"	d
PARAMS	gdb/testsuite/gdb.base/ovlymgr.h	8;"	d
PARAMS	intl/gettextP.h	41;"	d
PARAMS	intl/gettextP.h	43;"	d
PARAMS	intl/hash-string.h	23;"	d
PARAMS	intl/hash-string.h	25;"	d
PARAMS	intl/loadinfo.h	37;"	d
PARAMS	intl/loadinfo.h	39;"	d
PARAMS	intl/plural-exp.h	25;"	d
PARAMS	intl/plural-exp.h	27;"	d
PARAMS	readline/rlstdc.h	33;"	d
PARAMS	readline/rlstdc.h	35;"	d
PARAMS	readline/tilde.h	36;"	d
PARAMS	readline/tilde.h	38;"	d
PARAM_ENCODING	bfd/pef-traceback.h	143;"	d
PAREN	opcodes/m10200-opc.c	132;"	d	file:
PAREN	opcodes/m10300-opc.c	186;"	d	file:
PAREXEC	sim/common/cgen-defs.h	/^typedef struct parexec PAREXEC;$/;"	t	typeref:struct:parexec
PARITY_ON	gdb/stubs/sh-stub.c	1366;"	d	file:
PARM1	sim/cr16/simops.c	5113;"	d	file:
PARM1	sim/d10v/simops.c	3192;"	d	file:
PARM1	sim/mcore/interp.c	131;"	d	file:
PARM1	sim/v850/simops.c	1616;"	d	file:
PARM2	sim/cr16/simops.c	5114;"	d	file:
PARM2	sim/d10v/simops.c	3193;"	d	file:
PARM2	sim/mcore/interp.c	132;"	d	file:
PARM2	sim/v850/simops.c	1617;"	d	file:
PARM3	sim/cr16/simops.c	5115;"	d	file:
PARM3	sim/d10v/simops.c	3194;"	d	file:
PARM3	sim/mcore/interp.c	133;"	d	file:
PARM3	sim/v850/simops.c	1618;"	d	file:
PARM4	sim/cr16/simops.c	5116;"	d	file:
PARM4	sim/d10v/simops.c	3195;"	d	file:
PARM4	sim/mcore/interp.c	134;"	d	file:
PARONLY	include/opcode/d10v.h	76;"	d
PARSER_DEFS_H	gdb/parser-defs.h	24;"	d
PARSER_EXPLICIT	gdb/linespec.c	330;"	d	file:
PARSER_RESULT	gdb/linespec.c	301;"	d	file:
PARSER_STATE	gdb/linespec.c	297;"	d	file:
PARSER_STREAM	gdb/linespec.c	286;"	d	file:
PARSE_PREFIX	opcodes/cris-dis.c	38;"	d	file:
PARSE_SIGNED	opcodes/m32c-asm.c	94;"	d	file:
PARSE_TQ	gdb/mdebugread.c	1767;"	d	file:
PARSE_TQ	gdb/mdebugread.c	1779;"	d	file:
PARSE_UNSIGNED	opcodes/m32c-asm.c	81;"	d	file:
PAR_STORE	opcodes/tic30-dis.c	39;"	d	file:
PAR_STORE_IDEN	opcodes/tic30-dis.c	45;"	d	file:
PASS	sim/testsuite/sim/bfin/test.h	39;"	d
PAT	gdb/testsuite/gdb.arch/sparc64-adi.c	43;"	d	file:
PATCHR15	sim/arm/armemu.h	172;"	d
PATCHR15	sim/arm/armemu.h	174;"	d
PATFETCH	libiberty/regex.c	1884;"	d	file:
PATFETCH	libiberty/regex.c	1890;"	d	file:
PATFETCH	libiberty/regex.c	8167;"	d	file:
PATFETCH_RAW	libiberty/regex.c	1900;"	d	file:
PATFETCH_RAW	libiberty/regex.c	8168;"	d	file:
PATHSTUFF_H	gdb/common/pathstuff.h	21;"	d
PATH_FMT	gdb/nto-tdep.c	100;"	d	file:
PATH_INCR	intl/dcigettext.c	162;"	d	file:
PATH_MAX	gdb/gnulib/import/getcwd.c	73;"	d	file:
PATH_MAX	gdb/gnulib/import/pathmax.h	56;"	d
PATH_MAX	gdb/gnulib/import/pathmax.h	64;"	d
PATH_MAX	gdb/gnulib/import/pathmax.h	65;"	d
PATH_MAX	gdb/gnulib/import/pathmax.h	79;"	d
PATH_MAX	gdb/gnulib/import/pathmax.h	80;"	d
PATH_MAX	intl/dcigettext.c	177;"	d	file:
PATH_MAX	intl/dcigettext.c	186;"	d	file:
PATH_MAX	intl/dcigettext.c	190;"	d	file:
PATH_MAX	sim/arm/armos.c	67;"	d	file:
PATH_MAX	sim/ppc/emul_netbsd.c	128;"	d	file:
PATH_MAX	sim/ppc/emul_unix.c	146;"	d	file:
PATH_SEPARATOR	intl/loadinfo.h	56;"	d
PATH_SEPARATOR	intl/loadinfo.h	59;"	d
PATH_SEPARATOR	libiberty/make-relative-prefix.c	87;"	d	file:
PATH_SEPARATOR	libiberty/make-relative-prefix.c	89;"	d	file:
PATIENCE	zlib/examples/gzlog.c	258;"	d	file:
PATUNFETCH	libiberty/regex.c	1906;"	d	file:
PATUNFETCH	libiberty/regex.c	8169;"	d	file:
PA_2_0	bfd/som.h	30;"	d
PA_DISP12	include/opcode/hppa.h	1087;"	d
PA_DISP17	include/opcode/hppa.h	1088;"	d
PA_IMM11_AT_31	include/opcode/hppa.h	1084;"	d
PA_IMM14_AT_31	include/opcode/hppa.h	1085;"	d
PA_IMM21_AT_31	include/opcode/hppa.h	1086;"	d
PA_PAGESIZE	bfd/libhppa.h	28;"	d
PB0IOR	gdb/stubs/sh-stub.c	1418;"	d	file:
PB0MD	gdb/stubs/sh-stub.c	1483;"	d	file:
PB0MD0	gdb/stubs/sh-stub.c	1474;"	d	file:
PB0MD1	gdb/stubs/sh-stub.c	1473;"	d	file:
PB10IOR	gdb/stubs/sh-stub.c	1408;"	d	file:
PB10MD	gdb/stubs/sh-stub.c	1446;"	d	file:
PB10MD0	gdb/stubs/sh-stub.c	1435;"	d	file:
PB10MD1	gdb/stubs/sh-stub.c	1434;"	d	file:
PB11IOR	gdb/stubs/sh-stub.c	1407;"	d	file:
PB11MD	gdb/stubs/sh-stub.c	1445;"	d	file:
PB11MD0	gdb/stubs/sh-stub.c	1433;"	d	file:
PB11MD1	gdb/stubs/sh-stub.c	1432;"	d	file:
PB12IOR	gdb/stubs/sh-stub.c	1406;"	d	file:
PB12MD	gdb/stubs/sh-stub.c	1444;"	d	file:
PB12MD0	gdb/stubs/sh-stub.c	1431;"	d	file:
PB12MD1	gdb/stubs/sh-stub.c	1430;"	d	file:
PB13IOR	gdb/stubs/sh-stub.c	1405;"	d	file:
PB13MD	gdb/stubs/sh-stub.c	1443;"	d	file:
PB13MD0	gdb/stubs/sh-stub.c	1429;"	d	file:
PB13MD1	gdb/stubs/sh-stub.c	1428;"	d	file:
PB14IOR	gdb/stubs/sh-stub.c	1404;"	d	file:
PB14MD	gdb/stubs/sh-stub.c	1442;"	d	file:
PB14MD0	gdb/stubs/sh-stub.c	1427;"	d	file:
PB14MD1	gdb/stubs/sh-stub.c	1426;"	d	file:
PB15IOR	gdb/stubs/sh-stub.c	1403;"	d	file:
PB15MD	gdb/stubs/sh-stub.c	1441;"	d	file:
PB15MD0	gdb/stubs/sh-stub.c	1425;"	d	file:
PB15MD1	gdb/stubs/sh-stub.c	1424;"	d	file:
PB1IOR	gdb/stubs/sh-stub.c	1417;"	d	file:
PB1MD	gdb/stubs/sh-stub.c	1482;"	d	file:
PB1MD0	gdb/stubs/sh-stub.c	1472;"	d	file:
PB1MD1	gdb/stubs/sh-stub.c	1471;"	d	file:
PB2IOR	gdb/stubs/sh-stub.c	1416;"	d	file:
PB2MD	gdb/stubs/sh-stub.c	1481;"	d	file:
PB2MD0	gdb/stubs/sh-stub.c	1470;"	d	file:
PB2MD1	gdb/stubs/sh-stub.c	1469;"	d	file:
PB3IOR	gdb/stubs/sh-stub.c	1415;"	d	file:
PB3MD	gdb/stubs/sh-stub.c	1480;"	d	file:
PB3MD0	gdb/stubs/sh-stub.c	1468;"	d	file:
PB3MD1	gdb/stubs/sh-stub.c	1467;"	d	file:
PB4IOR	gdb/stubs/sh-stub.c	1414;"	d	file:
PB4MD	gdb/stubs/sh-stub.c	1479;"	d	file:
PB4MD0	gdb/stubs/sh-stub.c	1466;"	d	file:
PB4MD1	gdb/stubs/sh-stub.c	1465;"	d	file:
PB5IOR	gdb/stubs/sh-stub.c	1413;"	d	file:
PB5MD	gdb/stubs/sh-stub.c	1478;"	d	file:
PB5MD0	gdb/stubs/sh-stub.c	1464;"	d	file:
PB5MD1	gdb/stubs/sh-stub.c	1463;"	d	file:
PB6IOR	gdb/stubs/sh-stub.c	1412;"	d	file:
PB6MD	gdb/stubs/sh-stub.c	1477;"	d	file:
PB6MD0	gdb/stubs/sh-stub.c	1462;"	d	file:
PB6MD1	gdb/stubs/sh-stub.c	1461;"	d	file:
PB7IOR	gdb/stubs/sh-stub.c	1411;"	d	file:
PB7MD	gdb/stubs/sh-stub.c	1476;"	d	file:
PB7MD0	gdb/stubs/sh-stub.c	1460;"	d	file:
PB7MD1	gdb/stubs/sh-stub.c	1459;"	d	file:
PB8IOR	gdb/stubs/sh-stub.c	1410;"	d	file:
PB8MD	gdb/stubs/sh-stub.c	1448;"	d	file:
PB8MD0	gdb/stubs/sh-stub.c	1439;"	d	file:
PB8MD1	gdb/stubs/sh-stub.c	1438;"	d	file:
PB9IOR	gdb/stubs/sh-stub.c	1409;"	d	file:
PB9MD	gdb/stubs/sh-stub.c	1447;"	d	file:
PB9MD0	gdb/stubs/sh-stub.c	1437;"	d	file:
PB9MD1	gdb/stubs/sh-stub.c	1436;"	d	file:
PBB_UPDATE_INSN_COUNT	sim/common/cgen-engine.h	199;"	d
PBCR1	gdb/stubs/sh-stub.c	1423;"	d	file:
PBCR2	gdb/stubs/sh-stub.c	1458;"	d	file:
PBIOR	gdb/stubs/sh-stub.c	1402;"	d	file:
PBS00	sim/bfin/dv-bfin_otp.h	45;"	d
PBS01	sim/bfin/dv-bfin_otp.h	46;"	d
PBS02	sim/bfin/dv-bfin_otp.h	47;"	d
PBS03	sim/bfin/dv-bfin_otp.h	48;"	d
PBUFSIZ	gdb/gdbserver/server.h	116;"	d
PB_RXD0	gdb/stubs/sh-stub.c	1453;"	d	file:
PB_RXD1	gdb/stubs/sh-stub.c	1451;"	d	file:
PB_TXD0	gdb/stubs/sh-stub.c	1452;"	d	file:
PB_TXD1	gdb/stubs/sh-stub.c	1450;"	d	file:
PC	gdb/mips-linux-tdep.h	32;"	d
PC	gdb/stub-termcap.c	/^char PC __attribute__((weak));$/;"	v
PC	gdb/stubs/i386-stub.c	/^	       PC \/* also known as eip *\/,$/;"	e	enum:regnames	file:
PC	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
PC	gdb/stubs/m68k-stub.c	/^               PS,PC,$/;"	e	enum:regnames	file:
PC	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
PC	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
PC	include/opcode/convex.h	52;"	d
PC	opcodes/m10300-opc.c	231;"	d	file:
PC	opcodes/rl78-dis.c	129;"	d	file:
PC	opcodes/rx-dis.c	129;"	d	file:
PC	readline/tcap.h	41;"	d
PC	sim/arm/armemu.h	150;"	d
PC	sim/cr16/cr16_sim.h	326;"	d
PC	sim/d10v/d10v_sim.h	355;"	d
PC	sim/microblaze/microblaze.h	49;"	d
PC	sim/mips/sim-main.h	338;"	d
PC	sim/mn10300/mn10300_sim.h	63;"	d
PC	sim/msp430/msp430-sim.c	227;"	d	file:
PC	sim/sh/interp.c	155;"	d	file:
PC	sim/v850/sim-main.h	121;"	d
PCADDR	sim/common/cgen-defs.h	/^typedef IADDR PCADDR;$/;"	t
PCBITS	sim/arm/armemu.h	125;"	d
PCBITS	sim/arm/armemu.h	127;"	d
PCB_REGS_FP	gdb/m68k-bsd-nat.c	187;"	d	file:
PCB_REGS_SP	gdb/m68k-bsd-nat.c	190;"	d	file:
PCD	opcodes/alpha-opc.c	374;"	d	file:
PCD_	opcodes/alpha-opc.c	372;"	d	file:
PCD_MASK	opcodes/alpha-opc.c	373;"	d	file:
PCIDX	sim/mips/sim-main.h	337;"	d
PCIDX	sim/moxie/sim-main.h	27;"	d
PCIDXB	include/opcode/h8300.h	/^  PCIDXB =      0x1500,$/;"	e	enum:h8_flags
PCIDXL	include/opcode/h8300.h	/^  PCIDXL =      0x1700,$/;"	e	enum:h8_flags
PCIDXW	include/opcode/h8300.h	/^  PCIDXW =      0x1600,$/;"	e	enum:h8_flags
PCINCEDNONSEQ	sim/arm/armemu.h	262;"	d
PCINCEDSEQ	sim/arm/armemu.h	261;"	d
PCLMUL	opcodes/i386-dis.c	442;"	d	file:
PCLMUL_Fixup	opcodes/i386-dis.c	/^PCLMUL_Fixup (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
PCL_EL	opcodes/arc-opc.c	1917;"	d	file:
PCL_S	opcodes/arc-opc.c	1878;"	d	file:
PCMASK	sim/arm/armemu.h	143;"	d
PCMASK	sim/arm/armemu.h	146;"	d
PCMPESTR_Fixup	opcodes/i386-dis.c	/^PCMPESTR_Fixup (int bytemode, int sizeflag)$/;"	f	file:
PCREG	sim/bfin/bfin-sim.h	136;"	d
PCREL	include/opcode/h8300.h	/^  PCREL =	0x0B00,$/;"	e	enum:h8_flags
PCREL	include/opcode/pj.h	35;"	d
PCREL	opcodes/mips-formats.h	115;"	d
PCREL16	include/opcode/h8300.h	/^  PCREL16 =	PCREL | L_16,$/;"	e	enum:h8_flags
PCREL8	include/opcode/h8300.h	/^  PCREL8 =	PCREL | L_8,$/;"	e	enum:h8_flags
PCRELIMM_8BY2	opcodes/sh-opc.h	/^    PCRELIMM_8BY2,$/;"	e	enum:__anon61
PCRELIMM_8BY4	opcodes/sh-opc.h	/^    PCRELIMM_8BY4,$/;"	e	enum:__anon61
PCRELOFFSET	bfd/coff-arm.c	165;"	d	file:
PCRELOFFSET	bfd/coff-i386.c	200;"	d	file:
PCRELOFFSET	bfd/coff-x86_64.c	208;"	d	file:
PCRELOFFSET	bfd/pe-arm.c	44;"	d	file:
PCRELOFFSET	bfd/pe-i386.c	27;"	d	file:
PCRELOFFSET	bfd/pe-mcore.c	32;"	d	file:
PCRELOFFSET	bfd/pe-sh.c	27;"	d	file:
PCRELOFFSET	bfd/pe-x86_64.c	31;"	d	file:
PCRELOFFSET	bfd/pei-arm.c	33;"	d	file:
PCRELOFFSET	bfd/pei-i386.c	28;"	d	file:
PCRELOFFSET	bfd/pei-ia64.c	33;"	d	file:
PCRELOFFSET	bfd/pei-mcore.c	33;"	d	file:
PCRELOFFSET	bfd/pei-sh.c	29;"	d	file:
PCRELOFFSET	bfd/pei-x86_64.c	31;"	d	file:
PCRel	include/opcode/tic30.h	228;"	d
PCWRAP	sim/arm/armemu.h	144;"	d
PCWRAP	sim/arm/armemu.h	147;"	d
PC_BOUNDS_HIGH_LOW	gdb/dwarf2read.c	/^  PC_BOUNDS_HIGH_LOW,$/;"	e	enum:pc_bounds_kind	file:
PC_BOUNDS_INVALID	gdb/dwarf2read.c	/^  PC_BOUNDS_INVALID,$/;"	e	enum:pc_bounds_kind	file:
PC_BOUNDS_NOT_PRESENT	gdb/dwarf2read.c	/^  PC_BOUNDS_NOT_PRESENT,$/;"	e	enum:pc_bounds_kind	file:
PC_BOUNDS_RANGES	gdb/dwarf2read.c	/^  PC_BOUNDS_RANGES,$/;"	e	enum:pc_bounds_kind	file:
PC_CR	sim/cr16/cr16_sim.h	/^  PC_CR   = 0,$/;"	e	enum:__anon515
PC_CR	sim/d10v/d10v_sim.h	/^  PC_CR = 2,$/;"	e	enum:__anon499
PC_DISP11div2	include/opcode/score-inst.h	/^  PC_DISP11div2,$/;"	e	enum:score_insn_type
PC_DISP19div2	include/opcode/score-inst.h	/^  PC_DISP19div2,$/;"	e	enum:score_insn_type
PC_DISP24div2	include/opcode/score-inst.h	/^  PC_DISP24div2,$/;"	e	enum:score_insn_type
PC_DISP8div2	include/opcode/score-inst.h	/^  PC_DISP8div2,$/;"	e	enum:score_insn_type
PC_FETCH_FN	sim/common/sim-cpu.h	/^typedef sim_cia (PC_FETCH_FN) (sim_cpu *);$/;"	t
PC_IN_PROFILE_RANGE_P	sim/common/cgen-engine.h	426;"	d
PC_IN_TRACE_RANGE_P	sim/common/cgen-engine.h	423;"	d
PC_MASK	opcodes/d10v-dis.c	28;"	d	file:
PC_MASK	opcodes/d30v-dis.c	27;"	d	file:
PC_MASK	sim/avr/interp.c	41;"	d	file:
PC_PREFIX	gdb/tui/tui-data.h	84;"	d
PC_REGNO	sim/moxie/interp.c	107;"	d	file:
PC_REGNUM	gdb/gdbserver/lynx-ppc-low.c	59;"	d	file:
PC_REGNUM	gdb/sh-tdep.h	/^    PC_REGNUM = 16,$/;"	e	enum:__anon1841
PC_REGNUM	opcodes/m68hc11-dis.c	29;"	d	file:
PC_REGNUM	sim/h8300/sim-main.h	/^  PC_REGNUM  = 9,		\/* Contains program counter *\/$/;"	e	enum:h8_regnum
PC_REGNUM	sim/iq2000/iq2000.c	/^  PC_REGNUM = 32$/;"	e	enum:__anon594	file:
PC_REGNUM	sim/m32r/m32r-sim.h	29;"	d
PC_REGNUM	sim/m68hc11/sim-main.h	70;"	d
PC_REGNUM	sim/or1k/or1k-sim.h	26;"	d
PC_STORE_FN	sim/common/sim-cpu.h	/^typedef void (PC_STORE_FN) (sim_cpu *, sim_cia);$/;"	t
PD	opcodes/tic80-opc.c	553;"	d	file:
PD	sim/rl78/rl78.c	293;"	d	file:
PD	sim/rx/rx.c	649;"	d	file:
PDATA	bfd/elf32-arc.c	1195;"	d	file:
PDATA_ROW_SIZE	bfd/peXXigen.c	1886;"	d	file:
PDATA_ROW_SIZE	bfd/peXXigen.c	2018;"	d	file:
PDATA_ROW_SIZE	bfd/peXXigen.c	2085;"	d	file:
PDATA_ROW_SIZE	bfd/peXXigen.c	2198;"	d	file:
PDATA_ROW_SIZE	bfd/pei-x86_64.c	41;"	d	file:
PDC	opcodes/sh-opc.h	/^    PDC,$/;"	e	enum:__anon61
PDC_FAILURE	gdb/aix-thread.c	83;"	d	file:
PDC_SUCCESS	gdb/aix-thread.c	82;"	d	file:
PDP11_BASIC	include/opcode/pdp11.h	55;"	d
PDP11_CIS	include/opcode/pdp11.h	57;"	d
PDP11_CSM	include/opcode/pdp11.h	56;"	d
PDP11_EIS	include/opcode/pdp11.h	58;"	d
PDP11_EXT_NUM	include/opcode/pdp11.h	69;"	d
PDP11_FIS	include/opcode/pdp11.h	59;"	d
PDP11_FPP	include/opcode/pdp11.h	60;"	d
PDP11_LEIS	include/opcode/pdp11.h	61;"	d
PDP11_MFPT	include/opcode/pdp11.h	63;"	d
PDP11_MPROC	include/opcode/pdp11.h	64;"	d
PDP11_MXPS	include/opcode/pdp11.h	66;"	d
PDP11_NONE	include/opcode/pdp11.h	54;"	d
PDP11_OPCODE_AC_FOP	include/opcode/pdp11.h	29;"	d
PDP11_OPCODE_AC_OP	include/opcode/pdp11.h	42;"	d
PDP11_OPCODE_DISPL	include/opcode/pdp11.h	32;"	d
PDP11_OPCODE_FOP	include/opcode/pdp11.h	41;"	d
PDP11_OPCODE_FOP_AC	include/opcode/pdp11.h	39;"	d
PDP11_OPCODE_ILLEGAL	include/opcode/pdp11.h	38;"	d
PDP11_OPCODE_IMM3	include/opcode/pdp11.h	37;"	d
PDP11_OPCODE_IMM6	include/opcode/pdp11.h	36;"	d
PDP11_OPCODE_IMM8	include/opcode/pdp11.h	35;"	d
PDP11_OPCODE_NO_OPS	include/opcode/pdp11.h	23;"	d
PDP11_OPCODE_OP	include/opcode/pdp11.h	25;"	d
PDP11_OPCODE_OP_AC	include/opcode/pdp11.h	44;"	d
PDP11_OPCODE_OP_OP	include/opcode/pdp11.h	31;"	d
PDP11_OPCODE_REG	include/opcode/pdp11.h	24;"	d
PDP11_OPCODE_REG_DISPL	include/opcode/pdp11.h	33;"	d
PDP11_OPCODE_REG_OP	include/opcode/pdp11.h	26;"	d
PDP11_OPCODE_REG_OP_REV	include/opcode/pdp11.h	27;"	d
PDP11_SPL	include/opcode/pdp11.h	67;"	d
PDP11_UCODE	include/opcode/pdp11.h	68;"	d
PDR	include/coff/sym.h	/^	} PDR, *pPDR;$/;"	t	typeref:struct:pdr
PDR_BITS1_GP_USED_BIG	include/coff/alpha.h	275;"	d
PDR_BITS1_GP_USED_LITTLE	include/coff/alpha.h	283;"	d
PDR_BITS1_PROF_BIG	include/coff/alpha.h	277;"	d
PDR_BITS1_PROF_LITTLE	include/coff/alpha.h	285;"	d
PDR_BITS1_REG_FRAME_BIG	include/coff/alpha.h	276;"	d
PDR_BITS1_REG_FRAME_LITTLE	include/coff/alpha.h	284;"	d
PDR_BITS1_RESERVED_BIG	include/coff/alpha.h	278;"	d
PDR_BITS1_RESERVED_LITTLE	include/coff/alpha.h	286;"	d
PDR_BITS1_RESERVED_SH_LEFT_BIG	include/coff/alpha.h	279;"	d
PDR_BITS1_RESERVED_SH_LITTLE	include/coff/alpha.h	287;"	d
PDR_BITS2_RESERVED_BIG	include/coff/alpha.h	280;"	d
PDR_BITS2_RESERVED_LITTLE	include/coff/alpha.h	288;"	d
PDR_BITS2_RESERVED_SH_BIG	include/coff/alpha.h	281;"	d
PDR_BITS2_RESERVED_SH_LEFT_LITTLE	include/coff/alpha.h	289;"	d
PDR_SIZE	bfd/elf32-score.c	155;"	d	file:
PDR_SIZE	bfd/elf32-score7.c	151;"	d	file:
PDR_SIZE	bfd/elfxx-mips.c	12566;"	d	file:
PDS_NAME	include/opcode/tic80.h	266;"	d
PDS_VALUE	include/opcode/tic80.h	267;"	d
PD_TID	gdb/aix-thread.c	73;"	d	file:
PD_USER	gdb/aix-thread.c	78;"	d	file:
PE	sim/bfin/dv-bfin_uart.h	42;"	d
PE32MAGIC	include/coff/ia64.h	58;"	d
PE32PBADMAG	include/coff/ia64.h	61;"	d
PE32PMAGIC	include/coff/ia64.h	59;"	d
PEAOUTHDR	bfd/coff-ia64.c	46;"	d	file:
PEAOUTHDR	bfd/coff-x86_64.c	46;"	d	file:
PEAOUTHDR	bfd/peXXigen.c	95;"	d	file:
PEAOUTHDR	bfd/pei-x86_64.c	77;"	d	file:
PEAOUTHDR	include/coff/pe.h	/^} PEAOUTHDR;$/;"	t	typeref:struct:__anon1525
PEI_HEADERS	bfd/pei-x86_64.c	64;"	d	file:
PEMCORE	include/coff/mcore.h	45;"	d
PENALIZE1	sim/cris/crisv32f.c	49;"	d	file:
PENDINGSIZE	gdb/buildsym.h	99;"	d
PENDING_BIT	sim/mips/sim-main.h	213;"	d
PENDING_FILL	sim/mips/sim-main.h	221;"	d
PENDING_FLUSH	sim/mips/sim-main.h	217;"	d
PENDING_FP	sim/mips/sim-main.h	218;"	d
PENDING_IN	sim/mips/sim-main.h	172;"	d
PENDING_INVALIDATE	sim/mips/sim-main.h	184;"	d
PENDING_LIST	gdb/mdebugread.c	108;"	d	file:
PENDING_OUT	sim/mips/sim-main.h	173;"	d
PENDING_SCHED	sim/mips/sim-main.h	193;"	d
PENDING_SLOT_BIT	sim/mips/sim-main.h	176;"	d
PENDING_SLOT_DELAY	sim/mips/sim-main.h	177;"	d
PENDING_SLOT_DEST	sim/mips/sim-main.h	178;"	d
PENDING_SLOT_SIZE	sim/mips/sim-main.h	175;"	d
PENDING_SLOT_VALUE	sim/mips/sim-main.h	179;"	d
PENDING_TICK	sim/mips/sim-main.h	215;"	d
PENDING_TOTAL	sim/mips/sim-main.h	174;"	d
PENDING_TRACE	sim/mips/sim-main.h	170;"	d
PENDING_WRITE	sim/mips/sim-main.h	212;"	d
PEPAOUTHDR	include/coff/pe.h	/^} PEPAOUTHDR;$/;"	t	typeref:struct:__anon1526
PEPAOUTSZ	include/coff/pe.h	314;"	d
PEPAOUTSZ	include/coff/pe.h	316;"	d
PERMUTE	libiberty/getopt.c	/^  REQUIRE_ORDER, PERMUTE, RETURN_IN_ORDER$/;"	e	enum:__anon1189	file:
PER_BIT	gdb/s390-linux-nat.c	102;"	d	file:
PER_CONTROL_ALTERATION	gdb/s390-linux-nat.c	109;"	d	file:
PER_CONTROL_BRANCH_ADDRESS	gdb/s390-linux-nat.c	107;"	d	file:
PER_CONTROL_SUSPENSION	gdb/s390-linux-nat.c	108;"	d	file:
PER_EVENT_BRANCH	gdb/s390-linux-nat.c	103;"	d	file:
PER_EVENT_IFETCH	gdb/s390-linux-nat.c	104;"	d	file:
PER_EVENT_NULLIFICATION	gdb/s390-linux-nat.c	106;"	d	file:
PER_EVENT_STORE	gdb/s390-linux-nat.c	105;"	d	file:
PEX64_GET_UNWINDDATA_UNIFIED_RVA	include/coff/pe.h	440;"	d
PEX64_IS_RUNTIME_FUNCTION_CHAINED	include/coff/pe.h	438;"	d
PEX64_OFFSET_TO_HANDLER_RVA	include/coff/pe.h	554;"	d
PEX64_OFFSET_TO_SCOPE_COUNT	include/coff/pe.h	558;"	d
PEX64_OFFSET_TO_UNWIND_CODE	include/coff/pe.h	552;"	d
PEX64_SCOPE_ENTRY	include/coff/pe.h	561;"	d
PEX64_SCOPE_ENTRY_SIZE	include/coff/pe.h	535;"	d
PEX64_UNWCODE_CODE	include/coff/pe.h	476;"	d
PEX64_UNWCODE_INFO	include/coff/pe.h	477;"	d
PEX64_UWI_FLAGS	include/coff/pe.h	546;"	d
PEX64_UWI_FRAMEOFF	include/coff/pe.h	548;"	d
PEX64_UWI_FRAMEREG	include/coff/pe.h	547;"	d
PEX64_UWI_SIZEOF_UWCODE_ARRAY	include/coff/pe.h	549;"	d
PEX64_UWI_VERSION	include/coff/pe.h	545;"	d
PEXECUTE_FIRST	include/libiberty.h	620;"	d
PEXECUTE_LAST	include/libiberty.h	621;"	d
PEXECUTE_ONE	include/libiberty.h	622;"	d
PEXECUTE_SEARCH	include/libiberty.h	623;"	d
PEXECUTE_VERBOSE	include/libiberty.h	624;"	d
PEX_BINARY_ERROR	include/libiberty.h	461;"	d
PEX_BINARY_INPUT	include/libiberty.h	442;"	d
PEX_BINARY_OUTPUT	include/libiberty.h	449;"	d
PEX_COMMON_H	libiberty/pex-common.h	22;"	d
PEX_LAST	include/libiberty.h	429;"	d
PEX_MSDOS_FD_OFFSET	libiberty/pex-msdos.c	42;"	d	file:
PEX_MSDOS_FILE_COUNT	libiberty/pex-msdos.c	40;"	d	file:
PEX_RECORD_TIMES	include/libiberty.h	392;"	d
PEX_SAVE_TEMPS	include/libiberty.h	398;"	d
PEX_SEARCH	include/libiberty.h	432;"	d
PEX_STDERR_APPEND	include/libiberty.h	467;"	d
PEX_STDERR_TO_PIPE	include/libiberty.h	457;"	d
PEX_STDERR_TO_STDOUT	include/libiberty.h	438;"	d
PEX_STDOUT_APPEND	include/libiberty.h	464;"	d
PEX_SUFFIX	include/libiberty.h	435;"	d
PEX_USE_PIPES	include/libiberty.h	395;"	d
PE_ARCHITECTURE	include/coff/internal.h	124;"	d
PE_BASE_RELOCATION_TABLE	include/coff/internal.h	122;"	d
PE_BOUND_IMPORT_TABLE	include/coff/internal.h	128;"	d
PE_CERTIFICATE_TABLE	include/coff/internal.h	121;"	d
PE_CLR_RUNTIME_HEADER	include/coff/internal.h	131;"	d
PE_DEBUG_DATA	include/coff/internal.h	123;"	d
PE_DEF_FILE_ALIGNMENT	include/coff/internal.h	185;"	d
PE_DEF_SECTION_ALIGNMENT	include/coff/internal.h	183;"	d
PE_DELAY_IMPORT_DESCRIPTOR	include/coff/internal.h	130;"	d
PE_EXCEPTION_TABLE	include/coff/internal.h	120;"	d
PE_EXPORT_TABLE	include/coff/internal.h	117;"	d
PE_GLOBAL_PTR	include/coff/internal.h	125;"	d
PE_IMAGE_DEBUG_TYPE_BORLAND	include/coff/internal.h	157;"	d
PE_IMAGE_DEBUG_TYPE_CLSID	include/coff/internal.h	159;"	d
PE_IMAGE_DEBUG_TYPE_CODEVIEW	include/coff/internal.h	150;"	d
PE_IMAGE_DEBUG_TYPE_COFF	include/coff/internal.h	149;"	d
PE_IMAGE_DEBUG_TYPE_EXCEPTION	include/coff/internal.h	153;"	d
PE_IMAGE_DEBUG_TYPE_FIXUP	include/coff/internal.h	154;"	d
PE_IMAGE_DEBUG_TYPE_FPO	include/coff/internal.h	151;"	d
PE_IMAGE_DEBUG_TYPE_MISC	include/coff/internal.h	152;"	d
PE_IMAGE_DEBUG_TYPE_OMAP_FROM_SRC	include/coff/internal.h	156;"	d
PE_IMAGE_DEBUG_TYPE_OMAP_TO_SRC	include/coff/internal.h	155;"	d
PE_IMAGE_DEBUG_TYPE_RESERVED10	include/coff/internal.h	158;"	d
PE_IMAGE_DEBUG_TYPE_UNKNOWN	include/coff/internal.h	148;"	d
PE_IMPORT_ADDRESS_TABLE	include/coff/internal.h	129;"	d
PE_IMPORT_TABLE	include/coff/internal.h	118;"	d
PE_LOAD_CONFIG_TABLE	include/coff/internal.h	127;"	d
PE_RESOURCE_TABLE	include/coff/internal.h	119;"	d
PE_SECTION_INDEX_BSS	gdb/coff-pe-read.c	65;"	d	file:
PE_SECTION_INDEX_DATA	gdb/coff-pe-read.c	64;"	d	file:
PE_SECTION_INDEX_INVALID	gdb/coff-pe-read.c	67;"	d	file:
PE_SECTION_INDEX_TEXT	gdb/coff-pe-read.c	63;"	d	file:
PE_SECTION_TABLE_SIZE	gdb/coff-pe-read.c	66;"	d	file:
PE_TLS_TABLE	include/coff/internal.h	126;"	d
PF	bfd/peXXigen.c	2756;"	d	file:
PF	bfd/peXXigen.c	2757;"	d	file:
PF	bfd/peXXigen.c	2769;"	d	file:
PFN_MS_EX	libiberty/physmem.c	/^typedef WINBOOL (WINAPI *PFN_MS_EX) (lMEMORYSTATUSEX*);$/;"	t	file:
PFPFPc_i_PFl_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef PFl_i (*PFPFPc_i_PFl_i)(PFPc_i);$/;"	t	file:
PFPFPc_s_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef int   (*PFPFPc_s_i)(PFPc_s);$/;"	t	file:
PFPFPl_s_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef int   (*PFPFPl_s_i)(PFPl_s);$/;"	t	file:
PFPc_PFl_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef PFl_i (*PFPc_PFl_i)(char *);$/;"	t	file:
PFPc_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef int   (*PFPc_i)(char *);$/;"	t	file:
PFPc_s	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef short (*PFPc_s)(char *);$/;"	t	file:
PFPi_PFl_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef PFl_i (*PFPi_PFl_i)(int *);$/;"	t	file:
PFPl_s	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef short (*PFPl_s)(long *);$/;"	t	file:
PF_ARM_ABS	include/elf/arm.h	91;"	d
PF_ARM_PI	include/elf/arm.h	90;"	d
PF_ARM_SB	include/elf/arm.h	89;"	d
PF_HP_CODE	include/elf/hppa.h	538;"	d
PF_HP_CODE_DEPR	include/elf/hppa.h	544;"	d
PF_HP_FAR_SHARED	include/elf/hppa.h	541;"	d
PF_HP_LAZYSWAP	include/elf/hppa.h	543;"	d
PF_HP_LAZYSWAP_DEPR	include/elf/hppa.h	546;"	d
PF_HP_MODIFY	include/elf/hppa.h	539;"	d
PF_HP_MODIFY_DEPR	include/elf/hppa.h	545;"	d
PF_HP_NEAR_SHARED	include/elf/hppa.h	542;"	d
PF_HP_PAGE_SIZE	include/elf/hppa.h	540;"	d
PF_HP_SBP	include/elf/hppa.h	548;"	d
PF_IA_64_NORECOV	include/elf/ia64.h	117;"	d
PF_MASKOS	include/elf/common.h	480;"	d
PF_MASKPROC	include/elf/common.h	481;"	d
PF_OVERLAY	include/elf/spu.h	52;"	d
PF_PARISC_SBP	include/elf/hppa.h	547;"	d
PF_PPC_VLE	include/elf/ppc.h	201;"	d
PF_R	include/elf/common.h	478;"	d
PF_W	include/elf/common.h	477;"	d
PF_X	include/elf/common.h	476;"	d
PFl_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef int   (*PFl_i)(long);$/;"	t	file:
PFs_PFl_i	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef PFl_i (*PFs_PFl_i)(short);$/;"	t	file:
PG	bfd/elfxx-aarch64.h	26;"	d
PG_DATA	include/coff/tic54x.h	48;"	d
PG_IO	include/coff/tic54x.h	49;"	d
PG_OFFSET	bfd/elfxx-aarch64.h	27;"	d
PG_PROG	include/coff/tic54x.h	47;"	d
PG_RD_STAT	sim/bfin/dv-bfin_nfc.h	28;"	d
PG_TO_FLAG	include/coff/tic54x.h	55;"	d
PG_WR_STAT	sim/bfin/dv-bfin_nfc.h	27;"	d
PH2T	sim/sh/interp.c	685;"	d	file:
PHALF	libdecnumber/decBasic.c	3268;"	d	file:
PHA_BOUND	include/elf/tic6x.h	133;"	d
PHA_NULL	include/elf/tic6x.h	130;"	d
PHA_READONLY	include/elf/tic6x.h	136;"	d
PHI_16	gdb/stubs/sh-stub.c	1371;"	d	file:
PHI_4	gdb/stubs/sh-stub.c	1372;"	d	file:
PHI_64	gdb/stubs/sh-stub.c	1370;"	d	file:
PHONY_ICONV	gdb/gdb_wchar.h	49;"	d
PHONY_ICONV	gdb/gdb_wchar.h	98;"	d
PHYAD	sim/bfin/dv-bfin_emac.h	40;"	d
PHYAD_MASK	sim/bfin/dv-bfin_emac.h	39;"	d
PHYAD_SHIFT	sim/bfin/dv-bfin_emac.h	38;"	d
PHYIE	sim/bfin/dv-bfin_emac.h	43;"	d
PIC_FLAG	bfd/coff-arm.c	42;"	d	file:
PIC_OBJECT_P	bfd/elfxx-mips.c	781;"	d	file:
PIC_PLT_ENTRY_SIZE	bfd/elf-m10300.c	4731;"	d	file:
PID_REGNUM	gdb/cris-tdep.c	/^  PID_REGNUM  = 18,$/;"	e	enum:cris_regnums	file:
PID_T	gdb/nat/linux-osdata.c	/^typedef long long  PID_T;$/;"	t	file:
PIECE	zlib/examples/gun.c	77;"	d	file:
PINK	gdb/testsuite/gdb.base/call-ar-st.c	/^	      PINK,$/;"	e	enum:__anon1973	file:
PINT_PIQS	sim/bfin/machs.c	1049;"	d	file:
PIN_BLOCK	sim/mn10300/dv-mn103iop.c	/^  PIN_BLOCK,$/;"	e	enum:__anon803	file:
PIPE_ATTR	opcodes/m32r-desc.h	/^} PIPE_ATTR;$/;"	t	typeref:enum:pipe_attr
PIPE_ATTR	opcodes/xc16x-desc.h	/^} PIPE_ATTR;$/;"	t	typeref:enum:pipe_attr
PIPE_BUF	sim/common/callback.c	58;"	d	file:
PIPE_CLOSE_TIMEOUT	gdb/ser-pipe.c	160;"	d	file:
PIPE_NONE	opcodes/m32r-desc.h	/^  PIPE_NONE, PIPE_O, PIPE_S, PIPE_OS$/;"	e	enum:pipe_attr
PIPE_NONE	opcodes/xc16x-desc.h	/^  PIPE_NONE, PIPE_OS$/;"	e	enum:pipe_attr
PIPE_O	opcodes/m32r-desc.h	/^  PIPE_NONE, PIPE_O, PIPE_S, PIPE_OS$/;"	e	enum:pipe_attr
PIPE_OS	opcodes/m32r-desc.h	/^  PIPE_NONE, PIPE_O, PIPE_S, PIPE_OS$/;"	e	enum:pipe_attr
PIPE_OS	opcodes/xc16x-desc.h	/^  PIPE_NONE, PIPE_OS$/;"	e	enum:pipe_attr
PIPE_O_OS	opcodes/m32r-desc.h	/^ , PIPE_O_OS$/;"	e	enum:pipe_attr
PIPE_S	opcodes/m32r-desc.h	/^  PIPE_NONE, PIPE_O, PIPE_S, PIPE_OS$/;"	e	enum:pipe_attr
PIQ_PORTS	sim/bfin/dv-bfin_pint.c	179;"	d	file:
PKR_R3	opcodes/ia64-opc.h	82;"	d
PL	sim/aarch64/decode.h	/^  PL = 0x5, \/* meaning N == 0 *\/$/;"	e	enum:CondCode
PL	sim/arm/armemu.h	29;"	d
PLR	gdb/stubs/sh-stub.c	/^    TICKS, STALLS, CYCLES, INSTS, PLR$/;"	e	enum:regnames	file:
PLT0_ENTRY_SIZE	bfd/elf-m10300.c	4729;"	d	file:
PLT0_ENTRY_WORD0	bfd/elf32-lm32.c	32;"	d	file:
PLT0_ENTRY_WORD0	bfd/elf32-m32r.c	63;"	d	file:
PLT0_ENTRY_WORD0	bfd/elf32-nds32.c	101;"	d	file:
PLT0_ENTRY_WORD0	bfd/elf32-or1k.c	32;"	d	file:
PLT0_ENTRY_WORD1	bfd/elf32-lm32.c	33;"	d	file:
PLT0_ENTRY_WORD1	bfd/elf32-m32r.c	64;"	d	file:
PLT0_ENTRY_WORD1	bfd/elf32-nds32.c	102;"	d	file:
PLT0_ENTRY_WORD1	bfd/elf32-or1k.c	33;"	d	file:
PLT0_ENTRY_WORD2	bfd/elf32-lm32.c	34;"	d	file:
PLT0_ENTRY_WORD2	bfd/elf32-m32r.c	65;"	d	file:
PLT0_ENTRY_WORD2	bfd/elf32-nds32.c	103;"	d	file:
PLT0_ENTRY_WORD2	bfd/elf32-or1k.c	34;"	d	file:
PLT0_ENTRY_WORD3	bfd/elf32-lm32.c	35;"	d	file:
PLT0_ENTRY_WORD3	bfd/elf32-m32r.c	66;"	d	file:
PLT0_ENTRY_WORD3	bfd/elf32-nds32.c	104;"	d	file:
PLT0_ENTRY_WORD3	bfd/elf32-or1k.c	35;"	d	file:
PLT0_ENTRY_WORD4	bfd/elf32-lm32.c	36;"	d	file:
PLT0_ENTRY_WORD4	bfd/elf32-m32r.c	67;"	d	file:
PLT0_ENTRY_WORD4	bfd/elf32-nds32.c	105;"	d	file:
PLT0_ENTRY_WORD4	bfd/elf32-or1k.c	36;"	d	file:
PLT0_PIC_ENTRY_WORD0	bfd/elf32-lm32.c	38;"	d	file:
PLT0_PIC_ENTRY_WORD0	bfd/elf32-m32r.c	69;"	d	file:
PLT0_PIC_ENTRY_WORD0	bfd/elf32-nds32.c	108;"	d	file:
PLT0_PIC_ENTRY_WORD0	bfd/elf32-or1k.c	38;"	d	file:
PLT0_PIC_ENTRY_WORD1	bfd/elf32-lm32.c	39;"	d	file:
PLT0_PIC_ENTRY_WORD1	bfd/elf32-m32r.c	70;"	d	file:
PLT0_PIC_ENTRY_WORD1	bfd/elf32-nds32.c	109;"	d	file:
PLT0_PIC_ENTRY_WORD1	bfd/elf32-or1k.c	39;"	d	file:
PLT0_PIC_ENTRY_WORD2	bfd/elf32-lm32.c	40;"	d	file:
PLT0_PIC_ENTRY_WORD2	bfd/elf32-m32r.c	71;"	d	file:
PLT0_PIC_ENTRY_WORD2	bfd/elf32-nds32.c	110;"	d	file:
PLT0_PIC_ENTRY_WORD2	bfd/elf32-or1k.c	40;"	d	file:
PLT0_PIC_ENTRY_WORD3	bfd/elf32-lm32.c	41;"	d	file:
PLT0_PIC_ENTRY_WORD3	bfd/elf32-m32r.c	72;"	d	file:
PLT0_PIC_ENTRY_WORD3	bfd/elf32-nds32.c	111;"	d	file:
PLT0_PIC_ENTRY_WORD3	bfd/elf32-or1k.c	41;"	d	file:
PLT0_PIC_ENTRY_WORD4	bfd/elf32-lm32.c	42;"	d	file:
PLT0_PIC_ENTRY_WORD4	bfd/elf32-m32r.c	73;"	d	file:
PLT0_PIC_ENTRY_WORD4	bfd/elf32-nds32.c	112;"	d	file:
PLT0_PIC_ENTRY_WORD4	bfd/elf32-or1k.c	42;"	d	file:
PLT0_PIC_ENTRY_WORD5	bfd/elf32-nds32.c	113;"	d	file:
PLT32_ENTRY_SIZE	bfd/elfxx-sparc.c	803;"	d	file:
PLT32_ENTRY_WORD0	bfd/elfxx-sparc.c	812;"	d	file:
PLT32_ENTRY_WORD1	bfd/elfxx-sparc.c	814;"	d	file:
PLT32_ENTRY_WORD2	bfd/elfxx-sparc.c	816;"	d	file:
PLT32_HEADER_SIZE	bfd/elfxx-sparc.c	804;"	d	file:
PLT64_ENTRY_SIZE	bfd/elfxx-sparc.c	839;"	d	file:
PLT64_HEADER_SIZE	bfd/elfxx-sparc.c	840;"	d	file:
PLT64_LARGE_THRESHOLD	bfd/elfxx-sparc.c	841;"	d	file:
PLTRESOLVE_RELOCS	bfd/elf32-i386.c	843;"	d	file:
PLTRESOLVE_RELOCS_SHLIB	bfd/elf32-i386.c	842;"	d	file:
PLT_CIE_LENGTH	bfd/elfxx-x86.h	29;"	d
PLT_DO_RELOCS_FOR_ENTRY	bfd/elf32-arc.c	2141;"	d	file:
PLT_ELEM	bfd/arc-plt.h	100;"	d
PLT_ELEM	bfd/arc-plt.h	109;"	d
PLT_ELEM	bfd/arc-plt.h	119;"	d
PLT_ELEM	bfd/arc-plt.h	128;"	d
PLT_ELEM	bfd/arc-plt.h	137;"	d
PLT_ELEM	bfd/arc-plt.h	146;"	d
PLT_ELEM	bfd/arc-plt.h	156;"	d
PLT_ELEM	bfd/arc-plt.h	165;"	d
PLT_ELEM	bfd/arc-plt.h	180;"	d
PLT_ELEM	bfd/arc-plt.h	191;"	d
PLT_ELEM	bfd/arc-plt.h	65;"	d
PLT_ELEM	bfd/arc-plt.h	79;"	d
PLT_EMPTY	bfd/elf32-m32r.c	52;"	d	file:
PLT_ENTRIES_PER_CHUNK	bfd/elf32-xtensa.c	526;"	d	file:
PLT_ENTRY	bfd/arc-plt.h	108;"	d
PLT_ENTRY	bfd/arc-plt.h	118;"	d
PLT_ENTRY	bfd/arc-plt.h	127;"	d
PLT_ENTRY	bfd/arc-plt.h	136;"	d
PLT_ENTRY	bfd/arc-plt.h	145;"	d
PLT_ENTRY	bfd/arc-plt.h	155;"	d
PLT_ENTRY	bfd/arc-plt.h	164;"	d
PLT_ENTRY	bfd/arc-plt.h	179;"	d
PLT_ENTRY	bfd/arc-plt.h	190;"	d
PLT_ENTRY	bfd/arc-plt.h	64;"	d
PLT_ENTRY	bfd/arc-plt.h	78;"	d
PLT_ENTRY	bfd/arc-plt.h	99;"	d
PLT_ENTRY_INSNS	bfd/elfnn-loongarch.c	96;"	d	file:
PLT_ENTRY_INSNS	bfd/elfnn-riscv.c	147;"	d	file:
PLT_ENTRY_SIZE	bfd/elf-m10300.c	4730;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-cris.c	607;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-hppa.c	137;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-lm32.c	30;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-m32r.c	56;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-m68k.c	487;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-metag.c	91;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-microblaze.c	2300;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-nds32.c	95;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-or1k.c	30;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-s390.c	449;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-tic6x.c	38;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-tilepro.c	1041;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-vax.c	364;"	d	file:
PLT_ENTRY_SIZE	bfd/elf32-xtensa.c	514;"	d	file:
PLT_ENTRY_SIZE	bfd/elf64-alpha.c	98;"	d	file:
PLT_ENTRY_SIZE	bfd/elf64-hppa.c	33;"	d	file:
PLT_ENTRY_SIZE	bfd/elf64-ppc.c	132;"	d	file:
PLT_ENTRY_SIZE	bfd/elf64-s390.c	478;"	d	file:
PLT_ENTRY_SIZE	bfd/elfnn-aarch64.c	268;"	d	file:
PLT_ENTRY_SIZE	bfd/elfnn-loongarch.c	97;"	d	file:
PLT_ENTRY_SIZE	bfd/elfnn-riscv.c	149;"	d	file:
PLT_ENTRY_SIZE	bfd/elfxx-tilegx.c	1160;"	d	file:
PLT_ENTRY_SIZE_IN_BUNDLES	bfd/elf32-tilepro.c	1037;"	d	file:
PLT_ENTRY_SIZE_IN_BUNDLES	bfd/elfxx-tilegx.c	1155;"	d	file:
PLT_ENTRY_SIZE_V32	bfd/elf32-cris.c	608;"	d	file:
PLT_ENTRY_WORD0	bfd/elf32-m32r.c	75;"	d	file:
PLT_ENTRY_WORD0	bfd/elf32-nds32.c	115;"	d	file:
PLT_ENTRY_WORD0	bfd/elf32-or1k.c	44;"	d	file:
PLT_ENTRY_WORD0b	bfd/elf32-m32r.c	77;"	d	file:
PLT_ENTRY_WORD1	bfd/elf32-m32r.c	76;"	d	file:
PLT_ENTRY_WORD1	bfd/elf32-nds32.c	116;"	d	file:
PLT_ENTRY_WORD1	bfd/elf32-or1k.c	45;"	d	file:
PLT_ENTRY_WORD1b	bfd/elf32-m32r.c	78;"	d	file:
PLT_ENTRY_WORD2	bfd/elf32-m32r.c	79;"	d	file:
PLT_ENTRY_WORD2	bfd/elf32-nds32.c	117;"	d	file:
PLT_ENTRY_WORD2	bfd/elf32-or1k.c	46;"	d	file:
PLT_ENTRY_WORD3	bfd/elf32-m32r.c	80;"	d	file:
PLT_ENTRY_WORD3	bfd/elf32-nds32.c	118;"	d	file:
PLT_ENTRY_WORD3	bfd/elf32-or1k.c	47;"	d	file:
PLT_ENTRY_WORD4	bfd/elf32-m32r.c	81;"	d	file:
PLT_ENTRY_WORD4	bfd/elf32-nds32.c	119;"	d	file:
PLT_ENTRY_WORD4	bfd/elf32-or1k.c	48;"	d	file:
PLT_ENTRY_WORD_0	bfd/elf32-microblaze.c	2302;"	d	file:
PLT_ENTRY_WORD_1	bfd/elf32-microblaze.c	2303;"	d	file:
PLT_ENTRY_WORD_1_NOPIC	bfd/elf32-microblaze.c	2304;"	d	file:
PLT_ENTRY_WORD_2	bfd/elf32-microblaze.c	2305;"	d	file:
PLT_ENTRY_WORD_3	bfd/elf32-microblaze.c	2306;"	d	file:
PLT_FDE_LENGTH	bfd/elfxx-x86.h	30;"	d
PLT_FDE_LEN_OFFSET	bfd/elfxx-x86.h	32;"	d
PLT_FDE_START_OFFSET	bfd/elfxx-x86.h	31;"	d
PLT_FIRST_ENTRY_SIZE	bfd/elf32-s390.c	447;"	d	file:
PLT_FIRST_ENTRY_SIZE	bfd/elf64-s390.c	476;"	d	file:
PLT_FULL_ENTRY_SIZE	bfd/elf64-ia64-vms.c	264;"	d	file:
PLT_FULL_ENTRY_SIZE	bfd/elfnn-ia64.c	222;"	d	file:
PLT_GOT_FDE_LENGTH	bfd/elf32-i386.c	740;"	d	file:
PLT_GOT_FDE_LENGTH	bfd/elf64-x86-64.c	815;"	d	file:
PLT_HEADER_INSNS	bfd/elfnn-loongarch.c	93;"	d	file:
PLT_HEADER_INSNS	bfd/elfnn-riscv.c	146;"	d	file:
PLT_HEADER_SIZE	bfd/elf32-m32r.c	57;"	d	file:
PLT_HEADER_SIZE	bfd/elf32-nds32.c	96;"	d	file:
PLT_HEADER_SIZE	bfd/elf32-tilepro.c	1039;"	d	file:
PLT_HEADER_SIZE	bfd/elf64-alpha.c	96;"	d	file:
PLT_HEADER_SIZE	bfd/elfnn-ia64.c	220;"	d	file:
PLT_HEADER_SIZE	bfd/elfnn-loongarch.c	94;"	d	file:
PLT_HEADER_SIZE	bfd/elfnn-riscv.c	148;"	d	file:
PLT_HEADER_SIZE	bfd/elfxx-tilegx.c	1158;"	d	file:
PLT_HEADER_SIZE_IN_BUNDLES	bfd/elf32-tilepro.c	1036;"	d	file:
PLT_HEADER_SIZE_IN_BUNDLES	bfd/elfxx-tilegx.c	1154;"	d	file:
PLT_IFUNC	bfd/elf32-ppc.c	3290;"	d	file:
PLT_IFUNC	bfd/elf64-ppc.c	4130;"	d	file:
PLT_INITIAL_ENTRY_SIZE	bfd/elf64-ppc.c	136;"	d	file:
PLT_KEEP	bfd/elf32-ppc.c	3291;"	d	file:
PLT_KEEP	bfd/elf64-ppc.c	4131;"	d	file:
PLT_LOCAL_IFUNC_P	bfd/elfxx-x86.h	192;"	d
PLT_MAX	bfd/arc-plt.h	/^  PLT_MAX$/;"	e	enum:plt_types_enum
PLT_MIN_ENTRY_SIZE	bfd/elfnn-ia64.c	221;"	d	file:
PLT_NEW	bfd/elf32-ppc.h	/^  PLT_NEW,$/;"	e	enum:ppc_elf_plt_type
PLT_NON_JUMP_SLOT_RELOCS	bfd/elf32-i386.c	844;"	d	file:
PLT_NUM_SINGLE_ENTRIES	bfd/elf32-ppc.c	67;"	d	file:
PLT_OLD	bfd/elf32-ppc.h	/^  PLT_OLD,$/;"	e	enum:ppc_elf_plt_type
PLT_PIC_ENTRY_WORD0	bfd/elf32-nds32.c	121;"	d	file:
PLT_PIC_ENTRY_WORD0	bfd/elf32-or1k.c	50;"	d	file:
PLT_PIC_ENTRY_WORD1	bfd/elf32-nds32.c	122;"	d	file:
PLT_PIC_ENTRY_WORD1	bfd/elf32-or1k.c	51;"	d	file:
PLT_PIC_ENTRY_WORD2	bfd/elf32-nds32.c	123;"	d	file:
PLT_PIC_ENTRY_WORD2	bfd/elf32-or1k.c	52;"	d	file:
PLT_PIC_ENTRY_WORD3	bfd/elf32-nds32.c	124;"	d	file:
PLT_PIC_ENTRY_WORD3	bfd/elf32-or1k.c	53;"	d	file:
PLT_PIC_ENTRY_WORD4	bfd/elf32-nds32.c	125;"	d	file:
PLT_PIC_ENTRY_WORD4	bfd/elf32-or1k.c	54;"	d	file:
PLT_PIC_ENTRY_WORD5	bfd/elf32-nds32.c	126;"	d	file:
PLT_RESERVED_WORDS	bfd/elfnn-ia64.c	223;"	d	file:
PLT_SMALL_ENTRY_SIZE	bfd/elfnn-aarch64.c	269;"	d	file:
PLT_START	bfd/arc-plt.h	/^  PLT_START = -1,$/;"	e	enum:plt_types_enum
PLT_STUB_ENTRY	bfd/elf32-hppa.c	146;"	d	file:
PLT_TAIL_SIZE	bfd/elfxx-tilegx.c	1162;"	d	file:
PLT_TAIL_SIZE_IN_BUNDLES	bfd/elfxx-tilegx.c	1156;"	d	file:
PLT_THUMB_STUB_SIZE	bfd/elf32-arm.c	2442;"	d	file:
PLT_TLSDESC_ENTRY_SIZE	bfd/elfnn-aarch64.c	270;"	d	file:
PLT_TYPE_END	bfd/arc-plt.h	107;"	d
PLT_TYPE_END	bfd/arc-plt.h	115;"	d
PLT_TYPE_END	bfd/arc-plt.h	126;"	d
PLT_TYPE_END	bfd/arc-plt.h	135;"	d
PLT_TYPE_END	bfd/arc-plt.h	144;"	d
PLT_TYPE_END	bfd/arc-plt.h	152;"	d
PLT_TYPE_END	bfd/arc-plt.h	163;"	d
PLT_TYPE_END	bfd/arc-plt.h	178;"	d
PLT_TYPE_END	bfd/arc-plt.h	189;"	d
PLT_TYPE_END	bfd/arc-plt.h	63;"	d
PLT_TYPE_END	bfd/arc-plt.h	77;"	d
PLT_TYPE_END	bfd/arc-plt.h	98;"	d
PLT_TYPE_START	bfd/arc-plt.h	106;"	d
PLT_TYPE_START	bfd/arc-plt.h	113;"	d
PLT_TYPE_START	bfd/arc-plt.h	125;"	d
PLT_TYPE_START	bfd/arc-plt.h	133;"	d
PLT_TYPE_START	bfd/arc-plt.h	143;"	d
PLT_TYPE_START	bfd/arc-plt.h	150;"	d
PLT_TYPE_START	bfd/arc-plt.h	162;"	d
PLT_TYPE_START	bfd/arc-plt.h	170;"	d
PLT_TYPE_START	bfd/arc-plt.h	188;"	d
PLT_TYPE_START	bfd/arc-plt.h	62;"	d
PLT_TYPE_START	bfd/arc-plt.h	76;"	d
PLT_TYPE_START	bfd/arc-plt.h	96;"	d
PLT_UNSET	bfd/elf32-ppc.h	/^  PLT_UNSET,$/;"	e	enum:ppc_elf_plt_type
PLT_VXWORKS	bfd/elf32-ppc.h	/^  PLT_VXWORKS$/;"	e	enum:ppc_elf_plt_type
PLUGIN_API_H	include/plugin-api.h	27;"	d
PLURAL_PARSE	intl/plural-exp.h	102;"	d
PLURAL_PARSE	intl/plural-exp.h	107;"	d
PLURAL_PARSE	intl/plural-exp.h	97;"	d
PLUS	opcodes/d10v-opc.c	158;"	d	file:
PLUS	opcodes/d30v-opc.c	400;"	d	file:
PLUS	opcodes/m10300-opc.c	272;"	d	file:
PLUS_INF	sim/rx/fpu.c	56;"	d	file:
PLUS_MAX	sim/rx/fpu.c	54;"	d	file:
PLUS_ZERO	sim/rx/fpu.c	58;"	d	file:
PL_FLAG_SI	gdb/fbsd-tdep.c	49;"	d	file:
PMC_R3	opcodes/ia64-opc.h	83;"	d
PMD_R3	opcodes/ia64-opc.h	84;"	d
PMF	gdb/testsuite/gdb.cp/member-ptr.cc	/^typedef int (A::*PMF)(int);$/;"	t	file:
PMGR_REG	sim/mips/dv-tx3904tmr.c	/^  PMGR_REG = 12,$/;"	e	enum:__anon849	file:
PMI	gdb/testsuite/gdb.cp/member-ptr.cc	/^typedef int A::*PMI;$/;"	t	class:A	file:
PMOD_DISP	opcodes/epiphany-desc.h	/^  PMOD_DISP, PMOD_POST$/;"	e	enum:disp_post_modify
PMOD_POST	opcodes/epiphany-desc.h	/^  PMOD_DISP, PMOD_POST$/;"	e	enum:disp_post_modify
PMR	opcodes/ppc-opc.c	2301;"	d	file:
PMU	include/opcode/arc.h	/^  PMU,$/;"	e	enum:__anon1255
PMUL	opcodes/sh-opc.h	/^    PMUL,$/;"	e	enum:__anon61
PN_XNUM	include/elf/common.h	447;"	d
POINTER_LOCAL_IFUNC_P	bfd/elfxx-x86.h	186;"	d
POINTER_TO_OFFSET	libiberty/regex.c	5259;"	d	file:
POINTER_TO_OFFSET	libiberty/regex.c	5267;"	d	file:
POINTER_TO_OFFSET	libiberty/regex.c	8185;"	d	file:
POLL_INTERVAL	gdb/ser-tcp.c	82;"	d	file:
POLL_QUIT_INTERVAL	sim/common/sim-io.c	39;"	d	file:
POLL_QUIT_INTERVAL	sim/h8300/compile.c	/^enum { POLL_QUIT_INTERVAL = 0x80000 };$/;"	e	enum:__anon776	file:
POLL_QUIT_INTERVAL	sim/ppc/sim_calls.c	51;"	d	file:
POLL_QUIT_INTERVAL	sim/sh/interp.c	109;"	d	file:
POP	include/opcode/arc.h	/^  POP,$/;"	e	enum:__anon1255
POP	opcodes/m32c-asm.c	915;"	d	file:
POP	opcodes/m32c-dis.c	190;"	d	file:
POP_FAILURE_ELT	libiberty/regex.c	1570;"	d	file:
POP_FAILURE_ELT	libiberty/regex.c	8158;"	d	file:
POP_FAILURE_INT	libiberty/regex.c	1569;"	d	file:
POP_FAILURE_INT	libiberty/regex.c	8157;"	d	file:
POP_FAILURE_POINT	libiberty/regex.c	1711;"	d	file:
POP_FAILURE_POINT	libiberty/regex.c	8162;"	d	file:
POP_FAILURE_POINTER	libiberty/regex.c	1568;"	d	file:
POP_FAILURE_POINTER	libiberty/regex.c	8156;"	d	file:
POP_SEG_SHORT	include/opcode/i386.h	48;"	d
PORT	sim/bfin/machs.c	69;"	d	file:
PORT_A	sim/m68hc11/dv-m68hc11.c	/^  PORT_A,$/;"	e	enum:__anon524	file:
PORT_B	sim/m68hc11/dv-m68hc11.c	/^  PORT_B,$/;"	e	enum:__anon524	file:
PORT_C	sim/m68hc11/dv-m68hc11.c	/^  PORT_C,$/;"	e	enum:__anon524	file:
PORT_D	sim/m68hc11/dv-m68hc11.c	/^  PORT_D,$/;"	e	enum:__anon524	file:
PORT_DIR	sim/bfin/dv-bfin_ppi.h	27;"	d
PORT_EN	sim/bfin/dv-bfin_ppi.h	26;"	d
POS	sim/aarch64/simulator.c	1663;"	d	file:
POS	sim/arm/armemu.h	64;"	d
POS	sim/msp430/msp430-sim.c	827;"	d	file:
POS6	opcodes/ia64-opc.h	128;"	d
POS64	sim/arm/maverick.c	30;"	d	file:
POSBRANCH	sim/arm/armemu.h	439;"	d
POSITIVE_EDGE	sim/mn10300/dv-mn103int.c	/^  POSITIVE_EDGE,$/;"	e	enum:mn103int_trigger	file:
POSIX	gdb/gnulib/import/glob.c	44;"	d	file:
POSTDEC	include/opcode/h8300.h	/^  POSTDEC =	0x0800,$/;"	e	enum:h8_flags
POSTINC	include/opcode/h8300.h	/^  POSTINC =	0x0700,$/;"	e	enum:h8_flags
POSTINC	opcodes/ia64-opc.h	43;"	d
POST_INDEX	opcodes/epiphany-desc.h	/^} POST_INDEX;$/;"	t	typeref:enum:post_index
POS_L	opcodes/v850-opc.c	1249;"	d	file:
POS_M	opcodes/v850-opc.c	1246;"	d	file:
POS_U	opcodes/v850-opc.c	1243;"	d	file:
POWER	opcodes/ppc-opc.c	3492;"	d	file:
POWER2	opcodes/ppc-opc.c	3493;"	d	file:
POWER4	opcodes/ppc-opc.c	3467;"	d	file:
POWER5	opcodes/ppc-opc.c	3468;"	d	file:
POWER6	opcodes/ppc-opc.c	3469;"	d	file:
POWER7	opcodes/ppc-opc.c	3470;"	d	file:
POWER8	opcodes/ppc-opc.c	3471;"	d	file:
POWER9	opcodes/ppc-opc.c	3472;"	d	file:
POWERPC32_PLT_CHECK_LEN	gdb/ppc-linux-tdep.c	294;"	d	file:
POWERPC_DIALECT	opcodes/ppc-dis.c	45;"	d	file:
POWERPC_ELF_AUTO	gdb/ppc-tdep.h	/^  POWERPC_ELF_AUTO,$/;"	e	enum:powerpc_elf_abi
POWERPC_ELF_LAST	gdb/ppc-tdep.h	/^  POWERPC_ELF_LAST$/;"	e	enum:powerpc_elf_abi
POWERPC_ELF_V1	gdb/ppc-tdep.h	/^  POWERPC_ELF_V1,$/;"	e	enum:powerpc_elf_abi
POWERPC_ELF_V2	gdb/ppc-tdep.h	/^  POWERPC_ELF_V2,$/;"	e	enum:powerpc_elf_abi
POWERPC_LE_PE	bfd/coff-ppc.c	1915;"	d	file:
POWERPC_LONG_DOUBLE_AUTO	gdb/ppc-tdep.h	/^  POWERPC_LONG_DOUBLE_AUTO,$/;"	e	enum:powerpc_long_double_abi
POWERPC_LONG_DOUBLE_IBM128	gdb/ppc-tdep.h	/^  POWERPC_LONG_DOUBLE_IBM128,$/;"	e	enum:powerpc_long_double_abi
POWERPC_LONG_DOUBLE_IEEE128	gdb/ppc-tdep.h	/^  POWERPC_LONG_DOUBLE_IEEE128,$/;"	e	enum:powerpc_long_double_abi
POWERPC_LONG_DOUBLE_LAST	gdb/ppc-tdep.h	/^  POWERPC_LONG_DOUBLE_LAST$/;"	e	enum:powerpc_long_double_abi
POWERPC_VEC_ALTIVEC	gdb/ppc-tdep.h	/^  POWERPC_VEC_ALTIVEC,$/;"	e	enum:powerpc_vector_abi
POWERPC_VEC_AUTO	gdb/ppc-tdep.h	/^  POWERPC_VEC_AUTO,$/;"	e	enum:powerpc_vector_abi
POWERPC_VEC_GENERIC	gdb/ppc-tdep.h	/^  POWERPC_VEC_GENERIC,$/;"	e	enum:powerpc_vector_abi
POWERPC_VEC_LAST	gdb/ppc-tdep.h	/^  POWERPC_VEC_LAST$/;"	e	enum:powerpc_vector_abi
POWERPC_VEC_SPE	gdb/ppc-tdep.h	/^  POWERPC_VEC_SPE,$/;"	e	enum:powerpc_vector_abi
PPA	sim/v850/sim-main.h	269;"	d
PPA2ADDR	sim/v850/sim-main.h	355;"	d
PPC	opcodes/ppc-opc.c	3464;"	d	file:
PPC	opcodes/ppc-opc.c	3465;"	d	file:
PPC	sim/v850/sim-main.h	271;"	d
PPC32_ELF_DATA	bfd/elf-bfd.h	/^  PPC32_ELF_DATA,$/;"	e	enum:elf_target_id
PPC403	opcodes/ppc-opc.c	3477;"	d	file:
PPC405	opcodes/ppc-opc.c	3478;"	d	file:
PPC440	opcodes/ppc-opc.c	3479;"	d	file:
PPC464	opcodes/ppc-opc.c	3480;"	d	file:
PPC476	opcodes/ppc-opc.c	3481;"	d	file:
PPC64	opcodes/ppc-opc.c	3474;"	d	file:
PPC64_ELF_DATA	bfd/elf-bfd.h	/^  PPC64_ELF_DATA,$/;"	e	enum:elf_target_id
PPC64_LOCAL_ENTRY_OFFSET	include/elf/ppc64.h	240;"	d
PPC64_OPT_LOCALENTRY	include/elf/ppc64.h	258;"	d
PPC64_OPT_MULTI_TOC	include/elf/ppc64.h	257;"	d
PPC64_OPT_TLS	include/elf/ppc64.h	256;"	d
PPC64_SET_LOCAL_ENTRY_OFFSET	include/elf/ppc64.h	244;"	d
PPC64_TDEP_H	gdb/ppc64-tdep.h	21;"	d
PPC7450	opcodes/ppc-opc.c	3483;"	d	file:
PPC750	opcodes/ppc-opc.c	3482;"	d	file:
PPC860	opcodes/ppc-opc.c	3484;"	d	file:
PPCA2	opcodes/ppc-opc.c	3517;"	d	file:
PPCBADMAG	include/coff/powerpc.h	44;"	d
PPCBOOT_SYMS	bfd/ppcboot.c	93;"	d	file:
PPCBRLK	opcodes/ppc-opc.c	3511;"	d	file:
PPCCHLK	opcodes/ppc-opc.c	3514;"	d	file:
PPCCOM	opcodes/ppc-opc.c	3466;"	d	file:
PPCE300	opcodes/ppc-opc.c	3505;"	d	file:
PPCEFS	opcodes/ppc-opc.c	3509;"	d	file:
PPCEFS2	opcodes/ppc-opc.c	3510;"	d	file:
PPCHTM	opcodes/ppc-opc.c	3523;"	d	file:
PPCISEL	opcodes/ppc-opc.c	3508;"	d	file:
PPCLSP	opcodes/ppc-opc.c	3525;"	d	file:
PPCMAGIC	include/coff/powerpc.h	39;"	d
PPCPMR	opcodes/ppc-opc.c	3512;"	d	file:
PPCPS	opcodes/ppc-opc.c	3485;"	d	file:
PPCPWR2	opcodes/ppc-opc.c	3495;"	d	file:
PPCRFMCI	opcodes/ppc-opc.c	3515;"	d	file:
PPCSPE	opcodes/ppc-opc.c	3506;"	d	file:
PPCSPE2	opcodes/ppc-opc.c	3507;"	d	file:
PPCTMR	opcodes/ppc-opc.c	3513;"	d	file:
PPCVEC	opcodes/ppc-opc.c	3486;"	d	file:
PPCVEC2	opcodes/ppc-opc.c	3487;"	d	file:
PPCVEC3	opcodes/ppc-opc.c	3488;"	d	file:
PPCVLE	opcodes/ppc-opc.c	3522;"	d	file:
PPCVSX	opcodes/ppc-opc.c	3489;"	d	file:
PPCVSX2	opcodes/ppc-opc.c	3490;"	d	file:
PPCVSX3	opcodes/ppc-opc.c	3491;"	d	file:
PPC_APUINFO_BRLOCK	include/elf/ppc.h	224;"	d
PPC_APUINFO_CACHELCK	include/elf/ppc.h	221;"	d
PPC_APUINFO_EFS	include/elf/ppc.h	223;"	d
PPC_APUINFO_ISEL	include/elf/ppc.h	218;"	d
PPC_APUINFO_PMR	include/elf/ppc.h	219;"	d
PPC_APUINFO_RFMCI	include/elf/ppc.h	220;"	d
PPC_APUINFO_SPE	include/elf/ppc.h	222;"	d
PPC_APUINFO_VLE	include/elf/ppc.h	225;"	d
PPC_BD	gdb/gdbserver/linux-ppc-low.c	42;"	d	file:
PPC_BIT	gdb/rs6000-tdep.c	3690;"	d	file:
PPC_BO	gdb/gdbserver/linux-ppc-low.c	40;"	d	file:
PPC_BO	gdb/rs6000-tdep.c	3685;"	d	file:
PPC_BREAKPOINT_CONDITION_AND	gdb/ppc-linux-nat.c	120;"	d	file:
PPC_BREAKPOINT_CONDITION_AND_OR	gdb/ppc-linux-nat.c	123;"	d	file:
PPC_BREAKPOINT_CONDITION_BE	gdb/ppc-linux-nat.c	126;"	d	file:
PPC_BREAKPOINT_CONDITION_BE_ALL	gdb/ppc-linux-nat.c	124;"	d	file:
PPC_BREAKPOINT_CONDITION_BE_SHIFT	gdb/ppc-linux-nat.c	125;"	d	file:
PPC_BREAKPOINT_CONDITION_EXACT	gdb/ppc-linux-nat.c	121;"	d	file:
PPC_BREAKPOINT_CONDITION_NONE	gdb/ppc-linux-nat.c	119;"	d	file:
PPC_BREAKPOINT_CONDITION_OR	gdb/ppc-linux-nat.c	122;"	d	file:
PPC_BREAKPOINT_MODE_EXACT	gdb/ppc-linux-nat.c	113;"	d	file:
PPC_BREAKPOINT_MODE_MASK	gdb/ppc-linux-nat.c	116;"	d	file:
PPC_BREAKPOINT_MODE_RANGE_EXCLUSIVE	gdb/ppc-linux-nat.c	115;"	d	file:
PPC_BREAKPOINT_MODE_RANGE_INCLUSIVE	gdb/ppc-linux-nat.c	114;"	d	file:
PPC_BREAKPOINT_TRIGGER_EXECUTE	gdb/ppc-linux-nat.c	107;"	d	file:
PPC_BREAKPOINT_TRIGGER_READ	gdb/ppc-linux-nat.c	108;"	d	file:
PPC_BREAKPOINT_TRIGGER_RW	gdb/ppc-linux-nat.c	110;"	d	file:
PPC_BREAKPOINT_TRIGGER_WRITE	gdb/ppc-linux-nat.c	109;"	d	file:
PPC_CR_REGNUM	gdb/ppc-tdep.h	/^  PPC_CR_REGNUM = 66,$/;"	e	enum:__anon1639
PPC_CTR_REGNUM	gdb/ppc-tdep.h	/^  PPC_CTR_REGNUM = 68,$/;"	e	enum:__anon1639
PPC_D	gdb/rs6000-tdep.c	3687;"	d	file:
PPC_DEBUG_CURRENT_VERSION	gdb/ppc-linux-nat.c	1215;"	d	file:
PPC_DEBUG_FEATURE_DATA_BP_DAWR	gdb/ppc-linux-nat.c	133;"	d	file:
PPC_DEBUG_FEATURE_DATA_BP_MASK	gdb/ppc-linux-nat.c	93;"	d	file:
PPC_DEBUG_FEATURE_DATA_BP_RANGE	gdb/ppc-linux-nat.c	92;"	d	file:
PPC_DEBUG_FEATURE_INSN_BP_MASK	gdb/ppc-linux-nat.c	91;"	d	file:
PPC_DEBUG_FEATURE_INSN_BP_RANGE	gdb/ppc-linux-nat.c	90;"	d	file:
PPC_DQ	gdb/rs6000-tdep.c	3689;"	d	file:
PPC_DS	gdb/rs6000-tdep.c	3688;"	d	file:
PPC_EXTOP	gdb/rs6000-tdep.c	3675;"	d	file:
PPC_F0_REGNUM	gdb/ppc-tdep.h	/^  PPC_F0_REGNUM = 32,$/;"	e	enum:__anon1639
PPC_FBSD_TDEP_H	gdb/ppc-fbsd-tdep.h	21;"	d
PPC_FEATURE2_ARCH_2_07	gdb/testsuite/gdb.arch/ppc64-isa207-atomic-inst.c	23;"	d	file:
PPC_FEATURE_BOOKE	gdb/nat/ppc-linux.h	40;"	d
PPC_FEATURE_CELL	gdb/nat/ppc-linux.h	37;"	d
PPC_FEATURE_HAS_ALTIVEC	gdb/nat/ppc-linux.h	49;"	d
PPC_FEATURE_HAS_DFP	gdb/arch/ppc-linux-common.c	30;"	d	file:
PPC_FEATURE_HAS_DFP	gdb/nat/ppc-linux.h	43;"	d
PPC_FEATURE_HAS_DFP	gdb/testsuite/gdb.arch/ppc-dfp.c	27;"	d	file:
PPC_FEATURE_HAS_SPE	gdb/nat/ppc-linux.h	52;"	d
PPC_FEATURE_HAS_VSX	gdb/nat/ppc-linux.h	46;"	d
PPC_FIELD	gdb/gdbserver/linux-ppc-low.c	33;"	d	file:
PPC_FIELD	gdb/rs6000-tdep.c	3668;"	d	file:
PPC_FPSCR_REGNUM	gdb/ppc-tdep.h	/^  PPC_FPSCR_REGNUM = 70,$/;"	e	enum:__anon1639
PPC_FRT	gdb/rs6000-tdep.c	3682;"	d	file:
PPC_H	include/opcode/ppc.h	23;"	d
PPC_HA	bfd/elf32-ppc.c	7905;"	d	file:
PPC_HA	bfd/elf64-ppc.c	10170;"	d	file:
PPC_HI	bfd/elf32-ppc.c	7904;"	d	file:
PPC_HI	bfd/elf64-ppc.c	10169;"	d	file:
PPC_IND	bfd/ppcboot.c	82;"	d	file:
PPC_INSN_SIZE	gdb/ppc-tdep.h	338;"	d
PPC_INT_FMT	include/opcode/ppc.h	34;"	d
PPC_INT_FMT	include/opcode/ppc.h	36;"	d
PPC_INT_FMT	include/opcode/ppc.h	38;"	d
PPC_LEV	gdb/rs6000-tdep.c	3696;"	d	file:
PPC_LI	gdb/gdbserver/linux-ppc-low.c	41;"	d	file:
PPC_LINUX_H	gdb/nat/ppc-linux.h	19;"	d
PPC_LINUX_SIZEOF_VRREGSET	gdb/arch/ppc-linux-common.h	30;"	d
PPC_LINUX_SIZEOF_VSXREGSET	gdb/arch/ppc-linux-common.h	32;"	d
PPC_LINUX_TDEP_H	gdb/ppc-linux-tdep.h	21;"	d
PPC_LK	gdb/rs6000-tdep.c	3694;"	d	file:
PPC_LO	bfd/elf32-ppc.c	7903;"	d	file:
PPC_LO	bfd/elf64-ppc.c	10168;"	d	file:
PPC_LR_REGNUM	gdb/ppc-tdep.h	/^  PPC_LR_REGNUM = 67,$/;"	e	enum:__anon1639
PPC_MAX_EPILOGUE_INSTRUCTIONS	gdb/ppc-tdep.h	341;"	d
PPC_MAX_REGISTER_SIZE	gdb/ppc-tdep.h	316;"	d
PPC_MQ_REGNUM	gdb/ppc-tdep.h	/^  PPC_MQ_REGNUM = 71,$/;"	e	enum:__anon1639
PPC_MSR_REGNUM	gdb/ppc-tdep.h	/^  PPC_MSR_REGNUM = 65,$/;"	e	enum:__anon1639
PPC_NB	gdb/rs6000-tdep.c	3680;"	d	file:
PPC_NBSD_TDEP_H	gdb/ppc-nbsd-tdep.h	21;"	d
PPC_NUM_FT_COLLECT_GREGS	gdb/gdbserver/linux-ppc-ipa.c	68;"	d	file:
PPC_NUM_REGS	gdb/ppc-tdep.h	/^  PPC_NUM_REGS$/;"	e	enum:__anon1639
PPC_OBSD_TDEP_H	gdb/ppc-obsd-tdep.h	21;"	d
PPC_OE	gdb/rs6000-tdep.c	3691;"	d	file:
PPC_OP	include/opcode/ppc.h	238;"	d
PPC_OP6	gdb/gdbserver/linux-ppc-low.c	39;"	d	file:
PPC_OP6	gdb/rs6000-tdep.c	3674;"	d	file:
PPC_OPCD_SEGS	opcodes/ppc-dis.c	370;"	d	file:
PPC_OPCODE_403	include/opcode/ppc.h	121;"	d
PPC_OPCODE_405	include/opcode/ppc.h	175;"	d
PPC_OPCODE_440	include/opcode/ppc.h	154;"	d
PPC_OPCODE_476	include/opcode/ppc.h	187;"	d
PPC_OPCODE_601	include/opcode/ppc.h	101;"	d
PPC_OPCODE_64	include/opcode/ppc.h	96;"	d
PPC_OPCODE_64_BRIDGE	include/opcode/ppc.h	115;"	d
PPC_OPCODE_7450	include/opcode/ppc.h	211;"	d
PPC_OPCODE_750	include/opcode/ppc.h	208;"	d
PPC_OPCODE_860	include/opcode/ppc.h	214;"	d
PPC_OPCODE_A2	include/opcode/ppc.h	184;"	d
PPC_OPCODE_ALTIVEC	include/opcode/ppc.h	118;"	d
PPC_OPCODE_ANY	include/opcode/ppc.h	112;"	d
PPC_OPCODE_BOOKE	include/opcode/ppc.h	124;"	d
PPC_OPCODE_BRLOCK	include/opcode/ppc.h	142;"	d
PPC_OPCODE_CACHELCK	include/opcode/ppc.h	148;"	d
PPC_OPCODE_CELL	include/opcode/ppc.h	166;"	d
PPC_OPCODE_COMMON	include/opcode/ppc.h	108;"	d
PPC_OPCODE_E200Z4	include/opcode/ppc.h	220;"	d
PPC_OPCODE_E300	include/opcode/ppc.h	160;"	d
PPC_OPCODE_E500	include/opcode/ppc.h	193;"	d
PPC_OPCODE_E500MC	include/opcode/ppc.h	172;"	d
PPC_OPCODE_E6500	include/opcode/ppc.h	196;"	d
PPC_OPCODE_EFS	include/opcode/ppc.h	139;"	d
PPC_OPCODE_EFS2	include/opcode/ppc.h	235;"	d
PPC_OPCODE_ISEL	include/opcode/ppc.h	136;"	d
PPC_OPCODE_LSP	include/opcode/ppc.h	229;"	d
PPC_OPCODE_PMR	include/opcode/ppc.h	145;"	d
PPC_OPCODE_POWER	include/opcode/ppc.h	90;"	d
PPC_OPCODE_POWER2	include/opcode/ppc.h	93;"	d
PPC_OPCODE_POWER4	include/opcode/ppc.h	127;"	d
PPC_OPCODE_POWER5	include/opcode/ppc.h	157;"	d
PPC_OPCODE_POWER6	include/opcode/ppc.h	163;"	d
PPC_OPCODE_POWER7	include/opcode/ppc.h	181;"	d
PPC_OPCODE_POWER8	include/opcode/ppc.h	205;"	d
PPC_OPCODE_POWER9	include/opcode/ppc.h	217;"	d
PPC_OPCODE_PPC	include/opcode/ppc.h	87;"	d
PPC_OPCODE_PPCPS	include/opcode/ppc.h	169;"	d
PPC_OPCODE_RAW	include/opcode/ppc.h	226;"	d
PPC_OPCODE_RFMCI	include/opcode/ppc.h	151;"	d
PPC_OPCODE_SPE	include/opcode/ppc.h	133;"	d
PPC_OPCODE_SPE2	include/opcode/ppc.h	232;"	d
PPC_OPCODE_TITAN	include/opcode/ppc.h	190;"	d
PPC_OPCODE_TMR	include/opcode/ppc.h	199;"	d
PPC_OPCODE_VLE	include/opcode/ppc.h	202;"	d
PPC_OPCODE_VSX	include/opcode/ppc.h	178;"	d
PPC_OPERAND_ABSOLUTE	include/opcode/ppc.h	374;"	d
PPC_OPERAND_CR_BIT	include/opcode/ppc.h	356;"	d
PPC_OPERAND_CR_REG	include/opcode/ppc.h	360;"	d
PPC_OPERAND_DQ	include/opcode/ppc.h	396;"	d
PPC_OPERAND_DS	include/opcode/ppc.h	393;"	d
PPC_OPERAND_FCR	include/opcode/ppc.h	435;"	d
PPC_OPERAND_FPR	include/opcode/ppc.h	339;"	d
PPC_OPERAND_FSL	include/opcode/ppc.h	434;"	d
PPC_OPERAND_GPR	include/opcode/ppc.h	332;"	d
PPC_OPERAND_GPR_0	include/opcode/ppc.h	335;"	d
PPC_OPERAND_GQR	include/opcode/ppc.h	366;"	d
PPC_OPERAND_NEGATIVE	include/opcode/ppc.h	403;"	d
PPC_OPERAND_NEXT	include/opcode/ppc.h	422;"	d
PPC_OPERAND_OPTIONAL	include/opcode/ppc.h	414;"	d
PPC_OPERAND_OPTIONAL32	include/opcode/ppc.h	431;"	d
PPC_OPERAND_OPTIONAL_VALUE	include/opcode/ppc.h	427;"	d
PPC_OPERAND_PARENS	include/opcode/ppc.h	390;"	d
PPC_OPERAND_PLUS1	include/opcode/ppc.h	406;"	d
PPC_OPERAND_RELATIVE	include/opcode/ppc.h	370;"	d
PPC_OPERAND_SIGNED	include/opcode/ppc.h	377;"	d
PPC_OPERAND_SIGNOPT	include/opcode/ppc.h	383;"	d
PPC_OPERAND_SPR	include/opcode/ppc.h	363;"	d
PPC_OPERAND_UDI	include/opcode/ppc.h	436;"	d
PPC_OPERAND_VR	include/opcode/ppc.h	343;"	d
PPC_OPERAND_VSR	include/opcode/ppc.h	347;"	d
PPC_OPSHIFT_INV	include/opcode/ppc.h	325;"	d
PPC_OPT_TLS	include/elf/ppc.h	191;"	d
PPC_OP_SE_VLE	include/opcode/ppc.h	241;"	d
PPC_ORIG_R3_REGNUM	gdb/ppc-linux-tdep.h	/^  PPC_ORIG_R3_REGNUM = PPC_NUM_REGS,$/;"	e	enum:__anon2097
PPC_PC_REGNUM	gdb/ppc-tdep.h	/^  PPC_PC_REGNUM = 64,$/;"	e	enum:__anon1639
PPC_PE	bfd/pe-ppc.c	26;"	d	file:
PPC_PE	bfd/pei-ppc.c	27;"	d	file:
PPC_PPC	sim/v850/sim-main.h	356;"	d
PPC_PPE	sim/v850/sim-main.h	294;"	d
PPC_PPE	sim/v850/sim-main.h	357;"	d
PPC_PPM	sim/v850/sim-main.h	358;"	d
PPC_PTRACE_DELHWDEBUG	gdb/ppc-linux-nat.c	76;"	d	file:
PPC_PTRACE_GETHWDBGINFO	gdb/ppc-linux-nat.c	74;"	d	file:
PPC_PTRACE_SETHWDEBUG	gdb/ppc-linux-nat.c	75;"	d	file:
PPC_R0_REGNUM	gdb/ppc-tdep.h	/^  PPC_R0_REGNUM = 0,$/;"	e	enum:__anon1639
PPC_RA	gdb/rs6000-tdep.c	3678;"	d	file:
PPC_RAVENSCAR_THREAD_H	gdb/ppc-ravenscar-thread.h	21;"	d
PPC_RB	gdb/rs6000-tdep.c	3679;"	d	file:
PPC_RC	gdb/rs6000-tdep.c	3692;"	d	file:
PPC_REGNUM	sim/or1k/or1k-sim.h	25;"	d
PPC_RS	gdb/rs6000-tdep.c	3677;"	d	file:
PPC_RT	gdb/rs6000-tdep.c	3676;"	d	file:
PPC_Rc	gdb/rs6000-tdep.c	3693;"	d	file:
PPC_SEXT	gdb/gdbserver/linux-ppc-low.c	35;"	d	file:
PPC_SEXT	gdb/rs6000-tdep.c	3670;"	d	file:
PPC_SPE_ACC_REGNUM	gdb/ppc-tdep.h	/^  PPC_SPE_ACC_REGNUM = 104,$/;"	e	enum:__anon1639
PPC_SPE_FSCR_REGNUM	gdb/ppc-tdep.h	/^  PPC_SPE_FSCR_REGNUM = 105,$/;"	e	enum:__anon1639
PPC_SPE_UPPER_GP0_REGNUM	gdb/ppc-tdep.h	/^  PPC_SPE_UPPER_GP0_REGNUM = 72,$/;"	e	enum:__anon1639
PPC_SPR	gdb/rs6000-tdep.c	3683;"	d	file:
PPC_T	gdb/rs6000-tdep.c	3686;"	d	file:
PPC_TDEP_H	gdb/ppc-tdep.h	21;"	d
PPC_TDESC_ALTIVEC	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_ALTIVEC,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_BASE	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_BASE,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_CELL	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_CELL,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_E500	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_E500,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_ISA205	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_ISA205,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_ISA205_ALTIVEC	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_ISA205_ALTIVEC,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_ISA205_VSX	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_ISA205_VSX,$/;"	e	enum:ppc_linux_tdesc
PPC_TDESC_VSX	gdb/gdbserver/linux-ppc-tdesc-init.h	/^  PPC_TDESC_VSX,$/;"	e	enum:ppc_linux_tdesc
PPC_TRAP_REGNUM	gdb/ppc-linux-tdep.h	/^  PPC_TRAP_REGNUM,$/;"	e	enum:__anon2097
PPC_TX	gdb/rs6000-tdep.c	3695;"	d	file:
PPC_VR0_REGNUM	gdb/ppc-tdep.h	/^  PPC_VR0_REGNUM = 106,$/;"	e	enum:__anon1639
PPC_VRSAVE_REGNUM	gdb/ppc-tdep.h	/^  PPC_VRSAVE_REGNUM = 139,$/;"	e	enum:__anon1639
PPC_VRT	gdb/rs6000-tdep.c	3681;"	d	file:
PPC_VSCR_REGNUM	gdb/ppc-tdep.h	/^  PPC_VSCR_REGNUM = 138,$/;"	e	enum:__anon1639
PPC_VSR0_UPPER_REGNUM	gdb/ppc-tdep.h	/^  PPC_VSR0_UPPER_REGNUM = 140,$/;"	e	enum:__anon1639
PPC_VSR31_UPPER_REGNUM	gdb/ppc-tdep.h	/^  PPC_VSR31_UPPER_REGNUM = 171,$/;"	e	enum:__anon1639
PPC_XER_NB	gdb/rs6000-tdep.c	3699;"	d	file:
PPC_XER_REGNUM	gdb/ppc-tdep.h	/^  PPC_XER_REGNUM = 69,$/;"	e	enum:__anon1639
PPC_XT	gdb/rs6000-tdep.c	3698;"	d	file:
PPI	opcodes/sh-opc.h	/^    PPI,$/;"	e	enum:__anon61
PPI3	opcodes/sh-opc.h	/^    PPI3,$/;"	e	enum:__anon61
PPI3NC	opcodes/sh-opc.h	/^    PPI3NC,$/;"	e	enum:__anon61
PPIC	opcodes/sh-opc.h	/^    PPIC,$/;"	e	enum:__anon61
PPM	sim/v850/sim-main.h	270;"	d
PR	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
PR	opcodes/ia64-opc.h	53;"	d
PR	opcodes/rl78-dis.c	127;"	d	file:
PR	opcodes/rx-dis.c	127;"	d	file:
PR	sim/bfin/dv-bfin_emac.h	27;"	d
PR	sim/sh/interp.c	152;"	d	file:
PRB	opcodes/alpha-opc.c	230;"	d	file:
PRB_REGNUM	gdb/sh-tdep.h	/^    PRB_REGNUM = 60,$/;"	e	enum:__anon1841
PRECISE	sim/frv/interrupts.c	31;"	d	file:
PREC_ABOVE_COMMA	gdb/parser-defs.h	/^    PREC_NULL, PREC_COMMA, PREC_ABOVE_COMMA, PREC_ASSIGN, PREC_LOGICAL_OR,$/;"	e	enum:precedence
PREC_ADD	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_ASSIGN	gdb/parser-defs.h	/^    PREC_NULL, PREC_COMMA, PREC_ABOVE_COMMA, PREC_ASSIGN, PREC_LOGICAL_OR,$/;"	e	enum:precedence
PREC_BITWISE_AND	gdb/parser-defs.h	/^    PREC_LOGICAL_AND, PREC_BITWISE_IOR, PREC_BITWISE_AND, PREC_BITWISE_XOR,$/;"	e	enum:precedence
PREC_BITWISE_IOR	gdb/parser-defs.h	/^    PREC_LOGICAL_AND, PREC_BITWISE_IOR, PREC_BITWISE_AND, PREC_BITWISE_XOR,$/;"	e	enum:precedence
PREC_BITWISE_XOR	gdb/parser-defs.h	/^    PREC_LOGICAL_AND, PREC_BITWISE_IOR, PREC_BITWISE_AND, PREC_BITWISE_XOR,$/;"	e	enum:precedence
PREC_BUILTIN_FUNCTION	gdb/parser-defs.h	/^    PREC_HYPER, PREC_PREFIX, PREC_SUFFIX, PREC_BUILTIN_FUNCTION$/;"	e	enum:precedence
PREC_COMMA	gdb/parser-defs.h	/^    PREC_NULL, PREC_COMMA, PREC_ABOVE_COMMA, PREC_ASSIGN, PREC_LOGICAL_OR,$/;"	e	enum:precedence
PREC_EQUAL	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_HYPER	gdb/parser-defs.h	/^    PREC_HYPER, PREC_PREFIX, PREC_SUFFIX, PREC_BUILTIN_FUNCTION$/;"	e	enum:precedence
PREC_LOGICAL_AND	gdb/parser-defs.h	/^    PREC_LOGICAL_AND, PREC_BITWISE_IOR, PREC_BITWISE_AND, PREC_BITWISE_XOR,$/;"	e	enum:precedence
PREC_LOGICAL_OR	gdb/parser-defs.h	/^    PREC_NULL, PREC_COMMA, PREC_ABOVE_COMMA, PREC_ASSIGN, PREC_LOGICAL_OR,$/;"	e	enum:precedence
PREC_MUL	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_NULL	gdb/parser-defs.h	/^    PREC_NULL, PREC_COMMA, PREC_ABOVE_COMMA, PREC_ASSIGN, PREC_LOGICAL_OR,$/;"	e	enum:precedence
PREC_ORDER	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_PREFIX	gdb/parser-defs.h	/^    PREC_HYPER, PREC_PREFIX, PREC_SUFFIX, PREC_BUILTIN_FUNCTION$/;"	e	enum:precedence
PREC_REPEAT	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_SHIFT	gdb/parser-defs.h	/^    PREC_EQUAL, PREC_ORDER, PREC_SHIFT, PREC_ADD, PREC_MUL, PREC_REPEAT,$/;"	e	enum:precedence
PREC_SUFFIX	gdb/parser-defs.h	/^    PREC_HYPER, PREC_PREFIX, PREC_SUFFIX, PREC_BUILTIN_FUNCTION$/;"	e	enum:precedence
PREDEC	include/opcode/h8300.h	/^  PREDEC =	0x0A00,$/;"	e	enum:h8_flags
PREDICATE_BITS	bfd/elfxx-ia64.c	366;"	d	file:
PRED_INV_BIT	include/opcode/mmix.h	174;"	d
PREFETCH	libiberty/regex.c	5279;"	d	file:
PREFETCH	libiberty/regex.c	8187;"	d	file:
PREFIX	gdb/gdbserver/utils.c	22;"	d	file:
PREFIX	gdb/gdbserver/utils.c	25;"	d	file:
PREFIX	gdb/top.c	84;"	d	file:
PREFIX	libiberty/regex.c	/^typedef union PREFIX(fail_stack_elt) PREFIX(fail_stack_elt_t);$/;"	t	typeref:union:	file:
PREFIX	libiberty/regex.c	/^union PREFIX(fail_stack_elt)$/;"	f
PREFIX	libiberty/regex.c	/^} PREFIX(fail_stack_type);$/;"	t	typeref:struct:__anon1181	file:
PREFIX	libiberty/regex.c	/^} PREFIX(fail_stack_type);$/;"	t	typeref:struct:__anon1182	file:
PREFIX	libiberty/regex.c	/^} PREFIX(register_info_type);$/;"	t	typeref:union:__anon1183	file:
PREFIX	libiberty/regex.c	614;"	d	file:
PREFIX	libiberty/regex.c	624;"	d	file:
PREFIX	libiberty/regex.c	8201;"	d	file:
PREFIX	sim/testsuite/sim/cris/c/openpf3.c	12;"	d	file:
PREFIX	sim/testsuite/sim/cris/c/openpf4.c	4;"	d	file:
PREFIX	sim/testsuite/sim/cris/c/truncate1.c	10;"	d	file:
PREFIX	sim/testsuite/sim/cris/c/truncate2.c	5;"	d	file:
PREFIXFPDP	sim/ppc/dp-bit.c	114;"	d	file:
PREFIXIFY	gdb/testsuite/gdb.cp/local-static.c	29;"	d	file:
PREFIXLDC	include/opcode/h8300.h	1041;"	d
PREFIXSFDF	sim/ppc/dp-bit.c	115;"	d	file:
PREFIXSTC	include/opcode/h8300.h	1042;"	d
PREFIX_010	include/opcode/h8300.h	311;"	d
PREFIX_0100	include/opcode/h8300.h	315;"	d
PREFIX_0101	include/opcode/h8300.h	317;"	d
PREFIX_0102	include/opcode/h8300.h	318;"	d
PREFIX_0103	include/opcode/h8300.h	319;"	d
PREFIX_0104	include/opcode/h8300.h	320;"	d
PREFIX_0105	include/opcode/h8300.h	321;"	d
PREFIX_0106	include/opcode/h8300.h	322;"	d
PREFIX_0107	include/opcode/h8300.h	323;"	d
PREFIX_0108	include/opcode/h8300.h	324;"	d
PREFIX_0109	include/opcode/h8300.h	325;"	d
PREFIX_010A	include/opcode/h8300.h	326;"	d
PREFIX_010D	include/opcode/h8300.h	327;"	d
PREFIX_010E	include/opcode/h8300.h	328;"	d
PREFIX_010_D2	include/opcode/h8300.h	316;"	d
PREFIX_015	include/opcode/h8300.h	312;"	d
PREFIX_0150	include/opcode/h8300.h	330;"	d
PREFIX_0151	include/opcode/h8300.h	332;"	d
PREFIX_0152	include/opcode/h8300.h	333;"	d
PREFIX_0153	include/opcode/h8300.h	334;"	d
PREFIX_0154	include/opcode/h8300.h	335;"	d
PREFIX_0155	include/opcode/h8300.h	336;"	d
PREFIX_0156	include/opcode/h8300.h	337;"	d
PREFIX_0157	include/opcode/h8300.h	338;"	d
PREFIX_0158	include/opcode/h8300.h	339;"	d
PREFIX_0159	include/opcode/h8300.h	340;"	d
PREFIX_015A	include/opcode/h8300.h	341;"	d
PREFIX_015D	include/opcode/h8300.h	342;"	d
PREFIX_015E	include/opcode/h8300.h	343;"	d
PREFIX_015F	include/opcode/h8300.h	344;"	d
PREFIX_015_D2	include/opcode/h8300.h	331;"	d
PREFIX_017	include/opcode/h8300.h	313;"	d
PREFIX_0170	include/opcode/h8300.h	346;"	d
PREFIX_0171	include/opcode/h8300.h	349;"	d
PREFIX_0172	include/opcode/h8300.h	350;"	d
PREFIX_0173	include/opcode/h8300.h	351;"	d
PREFIX_0174	include/opcode/h8300.h	352;"	d
PREFIX_0175	include/opcode/h8300.h	353;"	d
PREFIX_0176	include/opcode/h8300.h	354;"	d
PREFIX_0177	include/opcode/h8300.h	355;"	d
PREFIX_0178	include/opcode/h8300.h	356;"	d
PREFIX_0179	include/opcode/h8300.h	357;"	d
PREFIX_017A	include/opcode/h8300.h	358;"	d
PREFIX_017D	include/opcode/h8300.h	359;"	d
PREFIX_017E	include/opcode/h8300.h	360;"	d
PREFIX_017F	include/opcode/h8300.h	361;"	d
PREFIX_017_D2D	include/opcode/h8300.h	348;"	d
PREFIX_017_D2S	include/opcode/h8300.h	347;"	d
PREFIX_0F09	opcodes/i386-dis.c	/^  PREFIX_0F09,$/;"	e	enum:__anon47	file:
PREFIX_0F10	opcodes/i386-dis.c	/^  PREFIX_0F10,$/;"	e	enum:__anon47	file:
PREFIX_0F11	opcodes/i386-dis.c	/^  PREFIX_0F11,$/;"	e	enum:__anon47	file:
PREFIX_0F12	opcodes/i386-dis.c	/^  PREFIX_0F12,$/;"	e	enum:__anon47	file:
PREFIX_0F16	opcodes/i386-dis.c	/^  PREFIX_0F16,$/;"	e	enum:__anon47	file:
PREFIX_0F1A	opcodes/i386-dis.c	/^  PREFIX_0F1A,$/;"	e	enum:__anon47	file:
PREFIX_0F1B	opcodes/i386-dis.c	/^  PREFIX_0F1B,$/;"	e	enum:__anon47	file:
PREFIX_0F1C	opcodes/i386-dis.c	/^  PREFIX_0F1C,$/;"	e	enum:__anon47	file:
PREFIX_0F1E	opcodes/i386-dis.c	/^  PREFIX_0F1E,$/;"	e	enum:__anon47	file:
PREFIX_0F2A	opcodes/i386-dis.c	/^  PREFIX_0F2A,$/;"	e	enum:__anon47	file:
PREFIX_0F2B	opcodes/i386-dis.c	/^  PREFIX_0F2B,$/;"	e	enum:__anon47	file:
PREFIX_0F2C	opcodes/i386-dis.c	/^  PREFIX_0F2C,$/;"	e	enum:__anon47	file:
PREFIX_0F2D	opcodes/i386-dis.c	/^  PREFIX_0F2D,$/;"	e	enum:__anon47	file:
PREFIX_0F2E	opcodes/i386-dis.c	/^  PREFIX_0F2E,$/;"	e	enum:__anon47	file:
PREFIX_0F2F	opcodes/i386-dis.c	/^  PREFIX_0F2F,$/;"	e	enum:__anon47	file:
PREFIX_0F3810	opcodes/i386-dis.c	/^  PREFIX_0F3810,$/;"	e	enum:__anon47	file:
PREFIX_0F3814	opcodes/i386-dis.c	/^  PREFIX_0F3814,$/;"	e	enum:__anon47	file:
PREFIX_0F3815	opcodes/i386-dis.c	/^  PREFIX_0F3815,$/;"	e	enum:__anon47	file:
PREFIX_0F3817	opcodes/i386-dis.c	/^  PREFIX_0F3817,$/;"	e	enum:__anon47	file:
PREFIX_0F3820	opcodes/i386-dis.c	/^  PREFIX_0F3820,$/;"	e	enum:__anon47	file:
PREFIX_0F3821	opcodes/i386-dis.c	/^  PREFIX_0F3821,$/;"	e	enum:__anon47	file:
PREFIX_0F3822	opcodes/i386-dis.c	/^  PREFIX_0F3822,$/;"	e	enum:__anon47	file:
PREFIX_0F3823	opcodes/i386-dis.c	/^  PREFIX_0F3823,$/;"	e	enum:__anon47	file:
PREFIX_0F3824	opcodes/i386-dis.c	/^  PREFIX_0F3824,$/;"	e	enum:__anon47	file:
PREFIX_0F3825	opcodes/i386-dis.c	/^  PREFIX_0F3825,$/;"	e	enum:__anon47	file:
PREFIX_0F3828	opcodes/i386-dis.c	/^  PREFIX_0F3828,$/;"	e	enum:__anon47	file:
PREFIX_0F3829	opcodes/i386-dis.c	/^  PREFIX_0F3829,$/;"	e	enum:__anon47	file:
PREFIX_0F382A	opcodes/i386-dis.c	/^  PREFIX_0F382A,$/;"	e	enum:__anon47	file:
PREFIX_0F382B	opcodes/i386-dis.c	/^  PREFIX_0F382B,$/;"	e	enum:__anon47	file:
PREFIX_0F3830	opcodes/i386-dis.c	/^  PREFIX_0F3830,$/;"	e	enum:__anon47	file:
PREFIX_0F3831	opcodes/i386-dis.c	/^  PREFIX_0F3831,$/;"	e	enum:__anon47	file:
PREFIX_0F3832	opcodes/i386-dis.c	/^  PREFIX_0F3832,$/;"	e	enum:__anon47	file:
PREFIX_0F3833	opcodes/i386-dis.c	/^  PREFIX_0F3833,$/;"	e	enum:__anon47	file:
PREFIX_0F3834	opcodes/i386-dis.c	/^  PREFIX_0F3834,$/;"	e	enum:__anon47	file:
PREFIX_0F3835	opcodes/i386-dis.c	/^  PREFIX_0F3835,$/;"	e	enum:__anon47	file:
PREFIX_0F3837	opcodes/i386-dis.c	/^  PREFIX_0F3837,$/;"	e	enum:__anon47	file:
PREFIX_0F3838	opcodes/i386-dis.c	/^  PREFIX_0F3838,$/;"	e	enum:__anon47	file:
PREFIX_0F3839	opcodes/i386-dis.c	/^  PREFIX_0F3839,$/;"	e	enum:__anon47	file:
PREFIX_0F383A	opcodes/i386-dis.c	/^  PREFIX_0F383A,$/;"	e	enum:__anon47	file:
PREFIX_0F383B	opcodes/i386-dis.c	/^  PREFIX_0F383B,$/;"	e	enum:__anon47	file:
PREFIX_0F383C	opcodes/i386-dis.c	/^  PREFIX_0F383C,$/;"	e	enum:__anon47	file:
PREFIX_0F383D	opcodes/i386-dis.c	/^  PREFIX_0F383D,$/;"	e	enum:__anon47	file:
PREFIX_0F383E	opcodes/i386-dis.c	/^  PREFIX_0F383E,$/;"	e	enum:__anon47	file:
PREFIX_0F383F	opcodes/i386-dis.c	/^  PREFIX_0F383F,$/;"	e	enum:__anon47	file:
PREFIX_0F3840	opcodes/i386-dis.c	/^  PREFIX_0F3840,$/;"	e	enum:__anon47	file:
PREFIX_0F3841	opcodes/i386-dis.c	/^  PREFIX_0F3841,$/;"	e	enum:__anon47	file:
PREFIX_0F3880	opcodes/i386-dis.c	/^  PREFIX_0F3880,$/;"	e	enum:__anon47	file:
PREFIX_0F3881	opcodes/i386-dis.c	/^  PREFIX_0F3881,$/;"	e	enum:__anon47	file:
PREFIX_0F3882	opcodes/i386-dis.c	/^  PREFIX_0F3882,$/;"	e	enum:__anon47	file:
PREFIX_0F38C8	opcodes/i386-dis.c	/^  PREFIX_0F38C8,$/;"	e	enum:__anon47	file:
PREFIX_0F38C9	opcodes/i386-dis.c	/^  PREFIX_0F38C9,$/;"	e	enum:__anon47	file:
PREFIX_0F38CA	opcodes/i386-dis.c	/^  PREFIX_0F38CA,$/;"	e	enum:__anon47	file:
PREFIX_0F38CB	opcodes/i386-dis.c	/^  PREFIX_0F38CB,$/;"	e	enum:__anon47	file:
PREFIX_0F38CC	opcodes/i386-dis.c	/^  PREFIX_0F38CC,$/;"	e	enum:__anon47	file:
PREFIX_0F38CD	opcodes/i386-dis.c	/^  PREFIX_0F38CD,$/;"	e	enum:__anon47	file:
PREFIX_0F38CF	opcodes/i386-dis.c	/^  PREFIX_0F38CF,$/;"	e	enum:__anon47	file:
PREFIX_0F38DB	opcodes/i386-dis.c	/^  PREFIX_0F38DB,$/;"	e	enum:__anon47	file:
PREFIX_0F38DC	opcodes/i386-dis.c	/^  PREFIX_0F38DC,$/;"	e	enum:__anon47	file:
PREFIX_0F38DD	opcodes/i386-dis.c	/^  PREFIX_0F38DD,$/;"	e	enum:__anon47	file:
PREFIX_0F38DE	opcodes/i386-dis.c	/^  PREFIX_0F38DE,$/;"	e	enum:__anon47	file:
PREFIX_0F38DF	opcodes/i386-dis.c	/^  PREFIX_0F38DF,$/;"	e	enum:__anon47	file:
PREFIX_0F38F0	opcodes/i386-dis.c	/^  PREFIX_0F38F0,$/;"	e	enum:__anon47	file:
PREFIX_0F38F1	opcodes/i386-dis.c	/^  PREFIX_0F38F1,$/;"	e	enum:__anon47	file:
PREFIX_0F38F5	opcodes/i386-dis.c	/^  PREFIX_0F38F5,$/;"	e	enum:__anon47	file:
PREFIX_0F38F6	opcodes/i386-dis.c	/^  PREFIX_0F38F6,$/;"	e	enum:__anon47	file:
PREFIX_0F38F8	opcodes/i386-dis.c	/^  PREFIX_0F38F8,$/;"	e	enum:__anon47	file:
PREFIX_0F38F9	opcodes/i386-dis.c	/^  PREFIX_0F38F9,$/;"	e	enum:__anon47	file:
PREFIX_0F3A08	opcodes/i386-dis.c	/^  PREFIX_0F3A08,$/;"	e	enum:__anon47	file:
PREFIX_0F3A09	opcodes/i386-dis.c	/^  PREFIX_0F3A09,$/;"	e	enum:__anon47	file:
PREFIX_0F3A0A	opcodes/i386-dis.c	/^  PREFIX_0F3A0A,$/;"	e	enum:__anon47	file:
PREFIX_0F3A0B	opcodes/i386-dis.c	/^  PREFIX_0F3A0B,$/;"	e	enum:__anon47	file:
PREFIX_0F3A0C	opcodes/i386-dis.c	/^  PREFIX_0F3A0C,$/;"	e	enum:__anon47	file:
PREFIX_0F3A0D	opcodes/i386-dis.c	/^  PREFIX_0F3A0D,$/;"	e	enum:__anon47	file:
PREFIX_0F3A0E	opcodes/i386-dis.c	/^  PREFIX_0F3A0E,$/;"	e	enum:__anon47	file:
PREFIX_0F3A14	opcodes/i386-dis.c	/^  PREFIX_0F3A14,$/;"	e	enum:__anon47	file:
PREFIX_0F3A15	opcodes/i386-dis.c	/^  PREFIX_0F3A15,$/;"	e	enum:__anon47	file:
PREFIX_0F3A16	opcodes/i386-dis.c	/^  PREFIX_0F3A16,$/;"	e	enum:__anon47	file:
PREFIX_0F3A17	opcodes/i386-dis.c	/^  PREFIX_0F3A17,$/;"	e	enum:__anon47	file:
PREFIX_0F3A20	opcodes/i386-dis.c	/^  PREFIX_0F3A20,$/;"	e	enum:__anon47	file:
PREFIX_0F3A21	opcodes/i386-dis.c	/^  PREFIX_0F3A21,$/;"	e	enum:__anon47	file:
PREFIX_0F3A22	opcodes/i386-dis.c	/^  PREFIX_0F3A22,$/;"	e	enum:__anon47	file:
PREFIX_0F3A40	opcodes/i386-dis.c	/^  PREFIX_0F3A40,$/;"	e	enum:__anon47	file:
PREFIX_0F3A41	opcodes/i386-dis.c	/^  PREFIX_0F3A41,$/;"	e	enum:__anon47	file:
PREFIX_0F3A42	opcodes/i386-dis.c	/^  PREFIX_0F3A42,$/;"	e	enum:__anon47	file:
PREFIX_0F3A44	opcodes/i386-dis.c	/^  PREFIX_0F3A44,$/;"	e	enum:__anon47	file:
PREFIX_0F3A60	opcodes/i386-dis.c	/^  PREFIX_0F3A60,$/;"	e	enum:__anon47	file:
PREFIX_0F3A61	opcodes/i386-dis.c	/^  PREFIX_0F3A61,$/;"	e	enum:__anon47	file:
PREFIX_0F3A62	opcodes/i386-dis.c	/^  PREFIX_0F3A62,$/;"	e	enum:__anon47	file:
PREFIX_0F3A63	opcodes/i386-dis.c	/^  PREFIX_0F3A63,$/;"	e	enum:__anon47	file:
PREFIX_0F3ACC	opcodes/i386-dis.c	/^  PREFIX_0F3ACC,$/;"	e	enum:__anon47	file:
PREFIX_0F3ACE	opcodes/i386-dis.c	/^  PREFIX_0F3ACE,$/;"	e	enum:__anon47	file:
PREFIX_0F3ACF	opcodes/i386-dis.c	/^  PREFIX_0F3ACF,$/;"	e	enum:__anon47	file:
PREFIX_0F3ADF	opcodes/i386-dis.c	/^  PREFIX_0F3ADF,$/;"	e	enum:__anon47	file:
PREFIX_0F51	opcodes/i386-dis.c	/^  PREFIX_0F51,$/;"	e	enum:__anon47	file:
PREFIX_0F52	opcodes/i386-dis.c	/^  PREFIX_0F52,$/;"	e	enum:__anon47	file:
PREFIX_0F53	opcodes/i386-dis.c	/^  PREFIX_0F53,$/;"	e	enum:__anon47	file:
PREFIX_0F58	opcodes/i386-dis.c	/^  PREFIX_0F58,$/;"	e	enum:__anon47	file:
PREFIX_0F59	opcodes/i386-dis.c	/^  PREFIX_0F59,$/;"	e	enum:__anon47	file:
PREFIX_0F5A	opcodes/i386-dis.c	/^  PREFIX_0F5A,$/;"	e	enum:__anon47	file:
PREFIX_0F5B	opcodes/i386-dis.c	/^  PREFIX_0F5B,$/;"	e	enum:__anon47	file:
PREFIX_0F5C	opcodes/i386-dis.c	/^  PREFIX_0F5C,$/;"	e	enum:__anon47	file:
PREFIX_0F5D	opcodes/i386-dis.c	/^  PREFIX_0F5D,$/;"	e	enum:__anon47	file:
PREFIX_0F5E	opcodes/i386-dis.c	/^  PREFIX_0F5E,$/;"	e	enum:__anon47	file:
PREFIX_0F5F	opcodes/i386-dis.c	/^  PREFIX_0F5F,$/;"	e	enum:__anon47	file:
PREFIX_0F60	opcodes/i386-dis.c	/^  PREFIX_0F60,$/;"	e	enum:__anon47	file:
PREFIX_0F61	opcodes/i386-dis.c	/^  PREFIX_0F61,$/;"	e	enum:__anon47	file:
PREFIX_0F62	opcodes/i386-dis.c	/^  PREFIX_0F62,$/;"	e	enum:__anon47	file:
PREFIX_0F6C	opcodes/i386-dis.c	/^  PREFIX_0F6C,$/;"	e	enum:__anon47	file:
PREFIX_0F6D	opcodes/i386-dis.c	/^  PREFIX_0F6D,$/;"	e	enum:__anon47	file:
PREFIX_0F6F	opcodes/i386-dis.c	/^  PREFIX_0F6F,$/;"	e	enum:__anon47	file:
PREFIX_0F70	opcodes/i386-dis.c	/^  PREFIX_0F70,$/;"	e	enum:__anon47	file:
PREFIX_0F73_REG_3	opcodes/i386-dis.c	/^  PREFIX_0F73_REG_3,$/;"	e	enum:__anon47	file:
PREFIX_0F73_REG_7	opcodes/i386-dis.c	/^  PREFIX_0F73_REG_7,$/;"	e	enum:__anon47	file:
PREFIX_0F78	opcodes/i386-dis.c	/^  PREFIX_0F78,$/;"	e	enum:__anon47	file:
PREFIX_0F79	opcodes/i386-dis.c	/^  PREFIX_0F79,$/;"	e	enum:__anon47	file:
PREFIX_0F7C	opcodes/i386-dis.c	/^  PREFIX_0F7C,$/;"	e	enum:__anon47	file:
PREFIX_0F7D	opcodes/i386-dis.c	/^  PREFIX_0F7D,$/;"	e	enum:__anon47	file:
PREFIX_0F7E	opcodes/i386-dis.c	/^  PREFIX_0F7E,$/;"	e	enum:__anon47	file:
PREFIX_0F7F	opcodes/i386-dis.c	/^  PREFIX_0F7F,$/;"	e	enum:__anon47	file:
PREFIX_0FAE_REG_0	opcodes/i386-dis.c	/^  PREFIX_0FAE_REG_0,$/;"	e	enum:__anon47	file:
PREFIX_0FAE_REG_1	opcodes/i386-dis.c	/^  PREFIX_0FAE_REG_1,$/;"	e	enum:__anon47	file:
PREFIX_0FAE_REG_2	opcodes/i386-dis.c	/^  PREFIX_0FAE_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_0FAE_REG_3	opcodes/i386-dis.c	/^  PREFIX_0FAE_REG_3,$/;"	e	enum:__anon47	file:
PREFIX_0FAE_REG_7	opcodes/i386-dis.c	/^  PREFIX_0FAE_REG_7,$/;"	e	enum:__anon47	file:
PREFIX_0FB8	opcodes/i386-dis.c	/^  PREFIX_0FB8,$/;"	e	enum:__anon47	file:
PREFIX_0FBC	opcodes/i386-dis.c	/^  PREFIX_0FBC,$/;"	e	enum:__anon47	file:
PREFIX_0FBD	opcodes/i386-dis.c	/^  PREFIX_0FBD,$/;"	e	enum:__anon47	file:
PREFIX_0FC2	opcodes/i386-dis.c	/^  PREFIX_0FC2,$/;"	e	enum:__anon47	file:
PREFIX_0FD0	opcodes/i386-dis.c	/^  PREFIX_0FD0,$/;"	e	enum:__anon47	file:
PREFIX_0FD6	opcodes/i386-dis.c	/^  PREFIX_0FD6,$/;"	e	enum:__anon47	file:
PREFIX_0FE6	opcodes/i386-dis.c	/^  PREFIX_0FE6,$/;"	e	enum:__anon47	file:
PREFIX_0FE7	opcodes/i386-dis.c	/^  PREFIX_0FE7,$/;"	e	enum:__anon47	file:
PREFIX_0FF0	opcodes/i386-dis.c	/^  PREFIX_0FF0,$/;"	e	enum:__anon47	file:
PREFIX_0FF7	opcodes/i386-dis.c	/^  PREFIX_0FF7,$/;"	e	enum:__anon47	file:
PREFIX_6A15	include/opcode/h8300.h	363;"	d
PREFIX_6A35	include/opcode/h8300.h	364;"	d
PREFIX_6B15	include/opcode/h8300.h	365;"	d
PREFIX_6B35	include/opcode/h8300.h	366;"	d
PREFIX_78R4	include/opcode/h8300.h	368;"	d
PREFIX_78R4W	include/opcode/h8300.h	373;"	d
PREFIX_78R4WD	include/opcode/h8300.h	378;"	d
PREFIX_78R5	include/opcode/h8300.h	369;"	d
PREFIX_78R5W	include/opcode/h8300.h	374;"	d
PREFIX_78R5WD	include/opcode/h8300.h	379;"	d
PREFIX_78R6	include/opcode/h8300.h	370;"	d
PREFIX_78R6W	include/opcode/h8300.h	375;"	d
PREFIX_78R6WD	include/opcode/h8300.h	380;"	d
PREFIX_78R7	include/opcode/h8300.h	371;"	d
PREFIX_78R7W	include/opcode/h8300.h	376;"	d
PREFIX_78R7WD	include/opcode/h8300.h	381;"	d
PREFIX_7974	include/opcode/h8300.h	383;"	d
PREFIX_7A74	include/opcode/h8300.h	384;"	d
PREFIX_7A7C	include/opcode/h8300.h	385;"	d
PREFIX_90	opcodes/i386-dis.c	/^  PREFIX_90 = 0,$/;"	e	enum:__anon47	file:
PREFIX_ADDR	gdb/i386-tdep.c	4612;"	d	file:
PREFIX_ADDR	opcodes/i386-dis.c	188;"	d	file:
PREFIX_ASSIGN_MODE	gdb/cris-tdep.c	/^  PREFIX_ASSIGN_MODE = 3,$/;"	e	enum:cris_prefix_addressing_modes	file:
PREFIX_CS	opcodes/i386-dis.c	181;"	d	file:
PREFIX_DATA	gdb/i386-tdep.c	4611;"	d	file:
PREFIX_DATA	opcodes/i386-dis.c	187;"	d	file:
PREFIX_DS	opcodes/i386-dis.c	183;"	d	file:
PREFIX_ES	opcodes/i386-dis.c	184;"	d	file:
PREFIX_EVEX_0F10	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F10,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F11	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F11,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F12	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F12,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F13	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F13,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F14	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F14,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F15	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F15,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F16	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F16,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F17	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F17,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F28	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F28,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F29	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F29,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F2F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F2F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3800	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3800,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3804	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3804,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F380B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F380B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F380C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F380C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F380D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F380D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3810	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3810,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3811	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3811,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3812	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3812,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3813	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3813,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3814	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3814,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3815	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3815,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3816	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3816,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3818	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3818,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3819	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3819,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F381F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F381F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3820	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3820,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3821	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3821,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3822	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3822,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3823	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3823,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3824	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3824,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3825	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3825,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3826	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3826,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3827	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3827,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3828	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3828,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3829	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3829,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F382A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F382A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F382B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F382B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F382C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F382C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F382D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F382D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3830	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3830,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3831	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3831,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3832	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3832,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3833	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3833,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3834	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3834,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3835	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3835,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3836	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3836,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3837	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3837,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3838	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3838,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3839	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3839,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F383F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F383F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3840	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3840,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3842	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3842,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3843	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3843,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3844	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3844,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3845	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3845,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3846	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3846,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3847	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3847,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F384C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F384C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F384D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F384D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F384E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F384E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F384F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F384F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3850	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3850,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3851	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3851,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3852	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3852,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3853	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3853,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3854	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3854,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3855	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3855,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3858	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3858,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3859	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3859,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F385A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F385A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F385B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F385B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3862	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3862,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3863	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3863,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3864	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3864,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3865	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3865,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3866	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3866,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3870	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3870,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3871	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3871,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3872	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3872,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3873	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3873,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3875	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3875,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3876	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3876,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3877	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3877,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3878	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3878,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3879	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3879,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F387F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F387F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3883	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3883,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3888	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3888,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3889	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3889,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F388A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F388A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F388B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F388B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F388D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F388D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F388F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F388F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3890	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3890,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3891	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3891,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3892	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3892,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3893	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3893,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3896	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3896,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3897	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3897,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3898	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3898,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3899	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3899,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F389F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F389F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A0	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A0,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A3	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A3,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A7	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A7,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38A9	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38A9,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38AF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38AF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B7	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B7,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38B9	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38B9,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38BF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38BF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C6_REG_1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C6_REG_1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C6_REG_2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C6_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C6_REG_5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C6_REG_5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C6_REG_6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C6_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C7_REG_1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C7_REG_1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C7_REG_2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C7_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C7_REG_5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C7_REG_5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C7_REG_6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C7_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38C8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38C8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38CA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38CA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38CB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38CB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38CC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38CC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38CD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38CD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38CF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38CF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38DC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38DC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38DD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38DD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38DE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38DE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F38DF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F38DF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A00	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A00,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A01	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A01,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A03	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A03,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A04	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A04,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A05	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A05,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A08	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A08,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A09	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A09,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A0A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A0A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A0B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A0B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A0F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A0F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A14	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A14,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A15	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A15,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A16	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A16,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A17	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A17,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A18	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A18,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A19	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A19,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A1A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A1A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A1B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A1B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A1D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A1D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A1E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A1E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A1F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A1F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A20	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A20,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A21	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A21,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A22	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A22,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A23	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A23,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A25	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A25,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A26	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A26,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A27	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A27,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A38	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A38,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A39	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A39,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A3A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A3A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A3B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A3B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A3E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A3E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A3F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A3F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A42	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A42,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A43	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A43,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A44	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A44,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A50	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A50,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A51	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A51,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A54	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A54,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A55	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A55,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A56	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A56,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A57	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A57,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A66	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A66,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A67	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A67,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A70	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A70,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A71	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A71,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A72	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A72,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3A73	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3A73,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3ACE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3ACE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F3ACF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F3ACF$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F51	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F51,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F54	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F54,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F55	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F55,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F56	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F56,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F57	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F57,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F58	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F58,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F59	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F59,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F5F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F5F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F60	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F60,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F61	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F61,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F62	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F62,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F63	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F63,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F64	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F64,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F65	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F65,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F66	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F66,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F67	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F67,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F68	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F68,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F69	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F69,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6C	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6C,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6D	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6D,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F6F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F6F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F70	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F70,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F71_REG_2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F71_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F71_REG_4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F71_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F71_REG_6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F71_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F72_REG_0	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F72_REG_0,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F72_REG_1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F72_REG_1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F72_REG_2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F72_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F72_REG_4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F72_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F72_REG_6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F72_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F73_REG_2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F73_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F73_REG_3	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F73_REG_3,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F73_REG_6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F73_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F73_REG_7	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F73_REG_7,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F74	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F74,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F75	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F75,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F76	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F76,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F78	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F78,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F79	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F79,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F7A	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F7A,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F7B	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F7B,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F7E	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F7E,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0F7F	opcodes/i386-dis.c	/^  PREFIX_EVEX_0F7F,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FC2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FC2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FC4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FC4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FC5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FC5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FC6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FC6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD3	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD3,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FD9	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FD9,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FDF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FDF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE0	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE0,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE3	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE3,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE7	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE7,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FE9	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FE9,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FEA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FEA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FEB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FEB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FEC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FEC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FED	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FED,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FEE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FEE,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FEF	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FEF,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF1	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF1,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF2	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF2,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF3	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF3,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF4	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF4,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF5	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF5,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF6	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF6,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF8	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF8,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FF9	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FF9,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FFA	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FFA,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FFB	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FFB,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FFC	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FFC,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FFD	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FFD,$/;"	e	enum:__anon47	file:
PREFIX_EVEX_0FFE	opcodes/i386-dis.c	/^  PREFIX_EVEX_0FFE,$/;"	e	enum:__anon47	file:
PREFIX_FS	opcodes/i386-dis.c	185;"	d	file:
PREFIX_FWAIT	opcodes/i386-dis.c	189;"	d	file:
PREFIX_GS	opcodes/i386-dis.c	186;"	d	file:
PREFIX_IGNORED	opcodes/i386-dis.c	241;"	d	file:
PREFIX_IGNORED_ADDR	opcodes/i386-dis.c	232;"	d	file:
PREFIX_IGNORED_DATA	opcodes/i386-dis.c	231;"	d	file:
PREFIX_IGNORED_LOCK	opcodes/i386-dis.c	233;"	d	file:
PREFIX_IGNORED_REPNZ	opcodes/i386-dis.c	230;"	d	file:
PREFIX_IGNORED_REPZ	opcodes/i386-dis.c	229;"	d	file:
PREFIX_IGNORED_SHIFT	opcodes/i386-dis.c	228;"	d	file:
PREFIX_INDEX_MODE	gdb/cris-tdep.c	/^  PREFIX_INDEX_MODE  = 2,$/;"	e	enum:cris_prefix_addressing_modes	file:
PREFIX_LOCK	gdb/i386-tdep.c	4610;"	d	file:
PREFIX_LOCK	opcodes/i386-dis.c	180;"	d	file:
PREFIX_META_HACK	readline/rlconf.h	36;"	d
PREFIX_MOD_0_0F01_REG_5	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0F01_REG_5,$/;"	e	enum:__anon47	file:
PREFIX_MOD_0_0FAE_REG_4	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0FAE_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_MOD_0_0FAE_REG_5	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0FAE_REG_5,$/;"	e	enum:__anon47	file:
PREFIX_MOD_0_0FAE_REG_6	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0FAE_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_MOD_0_0FC3	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0FC3,$/;"	e	enum:__anon47	file:
PREFIX_MOD_0_0FC7_REG_6	opcodes/i386-dis.c	/^  PREFIX_MOD_0_0FC7_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_MOD_1_0FAE_REG_6	opcodes/i386-dis.c	/^  PREFIX_MOD_1_0FAE_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0F01_REG_5_RM_0	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0F01_REG_5_RM_0,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0F01_REG_5_RM_2	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0F01_REG_5_RM_2,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0FAE_REG_4	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0FAE_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0FAE_REG_5	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0FAE_REG_5,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0FC7_REG_6	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0FC7_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_MOD_3_0FC7_REG_7	opcodes/i386-dis.c	/^  PREFIX_MOD_3_0FC7_REG_7,$/;"	e	enum:__anon47	file:
PREFIX_OFFSET_MODE	gdb/cris-tdep.c	/^  PREFIX_OFFSET_MODE = 2$/;"	e	enum:cris_prefix_addressing_modes	file:
PREFIX_OPCODE	opcodes/i386-dis.c	236;"	d	file:
PREFIX_REPNZ	gdb/i386-tdep.c	4609;"	d	file:
PREFIX_REPNZ	opcodes/i386-dis.c	179;"	d	file:
PREFIX_REPZ	gdb/i386-tdep.c	4608;"	d	file:
PREFIX_REPZ	opcodes/i386-dis.c	178;"	d	file:
PREFIX_SS	opcodes/i386-dis.c	182;"	d	file:
PREFIX_TABLE	opcodes/i386-dis.c	709;"	d	file:
PREFIX_VEX_0F10	opcodes/i386-dis.c	/^  PREFIX_VEX_0F10,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F11	opcodes/i386-dis.c	/^  PREFIX_VEX_0F11,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F12	opcodes/i386-dis.c	/^  PREFIX_VEX_0F12,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F16	opcodes/i386-dis.c	/^  PREFIX_VEX_0F16,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F2A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F2A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F2C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F2C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F2D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F2D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F2E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F2E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F2F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F2F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3800	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3800,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3801	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3801,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3802	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3802,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3803	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3803,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3804	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3804,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3805	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3805,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3806	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3806,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3807	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3807,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3808	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3808,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3809	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3809,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F380F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F380F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3813	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3813,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3816	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3816,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3817	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3817,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3818	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3818,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3819	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3819,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F381A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F381A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F381C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F381C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F381D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F381D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F381E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F381E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3820	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3820,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3821	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3821,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3822	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3822,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3823	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3823,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3824	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3824,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3825	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3825,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3828	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3828,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3829	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3829,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F382F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F382F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3830	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3830,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3831	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3831,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3832	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3832,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3833	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3833,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3834	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3834,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3835	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3835,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3836	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3836,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3837	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3837,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3838	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3838,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3839	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3839,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F383F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F383F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3840	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3840,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3841	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3841,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3845	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3845,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3846	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3846,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3847	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3847,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3858	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3858,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3859	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3859,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F385A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F385A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3878	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3878,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3879	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3879,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F388C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F388C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F388E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F388E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3890	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3890,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3891	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3891,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3892	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3892,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3893	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3893,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3896	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3896,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3897	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3897,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3898	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3898,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3899	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3899,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F389F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F389F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38A6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38A6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38A7	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38A7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38A8	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38A8,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38A9	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38A9,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AA	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AA,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AB	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AC	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AD	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AD,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AE	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38AF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38AF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38B6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38B6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38B7	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38B7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38B8	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38B8,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38B9	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38B9,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BA	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BA,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BB	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BC	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BD	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BD,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BE	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38BF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38BF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38CF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38CF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38DB	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38DB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38DC	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38DC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38DD	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38DD,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38DE	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38DE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38DF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38DF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F2	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F3_REG_1	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F3_REG_1,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F3_REG_2	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F3_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F3_REG_3	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F3_REG_3,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F5	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F5,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F38F7	opcodes/i386-dis.c	/^  PREFIX_VEX_0F38F7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A00	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A00,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A01	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A01,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A02	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A02,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A04	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A04,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A05	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A05,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A06	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A06,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A08	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A08,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A09	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A09,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A0F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A0F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A14	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A14,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A15	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A15,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A16	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A16,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A17	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A17,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A18	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A18,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A19	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A19,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A1D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A1D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A20	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A20,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A21	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A21,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A22	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A22,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A30	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A30,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A31	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A31,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A32	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A32,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A33	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A33,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A38	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A38,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A39	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A39,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A40	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A40,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A41	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A41,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A42	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A42,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A44	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A44,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A46	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A46,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A48	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A48,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A49	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A49,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A4A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A4A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A4B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A4B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A4C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A4C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A5C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A5C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A5D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A5D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A5E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A5E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A5F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A5F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A60	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A60,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A61	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A61,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A62	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A62,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A63	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A63,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A68	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A68,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A69	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A69,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A6F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A6F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A78	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A78,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A79	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A79,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3A7F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3A7F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3ACE	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3ACE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3ACF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3ACF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3ADF	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3ADF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F3AF0	opcodes/i386-dis.c	/^  PREFIX_VEX_0F3AF0,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F41	opcodes/i386-dis.c	/^  PREFIX_VEX_0F41,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F42	opcodes/i386-dis.c	/^  PREFIX_VEX_0F42,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F44	opcodes/i386-dis.c	/^  PREFIX_VEX_0F44,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F45	opcodes/i386-dis.c	/^  PREFIX_VEX_0F45,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F46	opcodes/i386-dis.c	/^  PREFIX_VEX_0F46,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F47	opcodes/i386-dis.c	/^  PREFIX_VEX_0F47,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F4A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F4A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F4B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F4B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F51	opcodes/i386-dis.c	/^  PREFIX_VEX_0F51,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F52	opcodes/i386-dis.c	/^  PREFIX_VEX_0F52,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F53	opcodes/i386-dis.c	/^  PREFIX_VEX_0F53,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F58	opcodes/i386-dis.c	/^  PREFIX_VEX_0F58,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F59	opcodes/i386-dis.c	/^  PREFIX_VEX_0F59,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F5F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F5F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F60	opcodes/i386-dis.c	/^  PREFIX_VEX_0F60,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F61	opcodes/i386-dis.c	/^  PREFIX_VEX_0F61,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F62	opcodes/i386-dis.c	/^  PREFIX_VEX_0F62,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F63	opcodes/i386-dis.c	/^  PREFIX_VEX_0F63,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F64	opcodes/i386-dis.c	/^  PREFIX_VEX_0F64,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F65	opcodes/i386-dis.c	/^  PREFIX_VEX_0F65,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F66	opcodes/i386-dis.c	/^  PREFIX_VEX_0F66,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F67	opcodes/i386-dis.c	/^  PREFIX_VEX_0F67,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F68	opcodes/i386-dis.c	/^  PREFIX_VEX_0F68,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F69	opcodes/i386-dis.c	/^  PREFIX_VEX_0F69,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6A	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6A,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6B	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6B,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F6F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F6F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F70	opcodes/i386-dis.c	/^  PREFIX_VEX_0F70,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F71_REG_2	opcodes/i386-dis.c	/^  PREFIX_VEX_0F71_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F71_REG_4	opcodes/i386-dis.c	/^  PREFIX_VEX_0F71_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F71_REG_6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F71_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F72_REG_2	opcodes/i386-dis.c	/^  PREFIX_VEX_0F72_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F72_REG_4	opcodes/i386-dis.c	/^  PREFIX_VEX_0F72_REG_4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F72_REG_6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F72_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F73_REG_2	opcodes/i386-dis.c	/^  PREFIX_VEX_0F73_REG_2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F73_REG_3	opcodes/i386-dis.c	/^  PREFIX_VEX_0F73_REG_3,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F73_REG_6	opcodes/i386-dis.c	/^  PREFIX_VEX_0F73_REG_6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F73_REG_7	opcodes/i386-dis.c	/^  PREFIX_VEX_0F73_REG_7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F74	opcodes/i386-dis.c	/^  PREFIX_VEX_0F74,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F75	opcodes/i386-dis.c	/^  PREFIX_VEX_0F75,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F76	opcodes/i386-dis.c	/^  PREFIX_VEX_0F76,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F77	opcodes/i386-dis.c	/^  PREFIX_VEX_0F77,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F7C	opcodes/i386-dis.c	/^  PREFIX_VEX_0F7C,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F7D	opcodes/i386-dis.c	/^  PREFIX_VEX_0F7D,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F7E	opcodes/i386-dis.c	/^  PREFIX_VEX_0F7E,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F7F	opcodes/i386-dis.c	/^  PREFIX_VEX_0F7F,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F90	opcodes/i386-dis.c	/^  PREFIX_VEX_0F90,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F91	opcodes/i386-dis.c	/^  PREFIX_VEX_0F91,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F92	opcodes/i386-dis.c	/^  PREFIX_VEX_0F92,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F93	opcodes/i386-dis.c	/^  PREFIX_VEX_0F93,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F98	opcodes/i386-dis.c	/^  PREFIX_VEX_0F98,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0F99	opcodes/i386-dis.c	/^  PREFIX_VEX_0F99,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FC2	opcodes/i386-dis.c	/^  PREFIX_VEX_0FC2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FC4	opcodes/i386-dis.c	/^  PREFIX_VEX_0FC4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FC5	opcodes/i386-dis.c	/^  PREFIX_VEX_0FC5,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD0	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD0,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD1	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD1,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD2	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD3	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD3,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD4	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD5	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD5,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD6	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD7	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD8	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD8,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FD9	opcodes/i386-dis.c	/^  PREFIX_VEX_0FD9,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDA	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDA,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDB	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDC	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDD	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDD,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDE	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FDF	opcodes/i386-dis.c	/^  PREFIX_VEX_0FDF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE0	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE0,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE1	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE1,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE2	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE3	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE3,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE4	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE5	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE5,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE6	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE7	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE8	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE8,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FE9	opcodes/i386-dis.c	/^  PREFIX_VEX_0FE9,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FEA	opcodes/i386-dis.c	/^  PREFIX_VEX_0FEA,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FEB	opcodes/i386-dis.c	/^  PREFIX_VEX_0FEB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FEC	opcodes/i386-dis.c	/^  PREFIX_VEX_0FEC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FED	opcodes/i386-dis.c	/^  PREFIX_VEX_0FED,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FEE	opcodes/i386-dis.c	/^  PREFIX_VEX_0FEE,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FEF	opcodes/i386-dis.c	/^  PREFIX_VEX_0FEF,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF0	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF0,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF1	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF1,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF2	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF2,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF3	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF3,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF4	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF4,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF5	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF5,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF6	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF6,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF7	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF7,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF8	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF8,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FF9	opcodes/i386-dis.c	/^  PREFIX_VEX_0FF9,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FFA	opcodes/i386-dis.c	/^  PREFIX_VEX_0FFA,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FFB	opcodes/i386-dis.c	/^  PREFIX_VEX_0FFB,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FFC	opcodes/i386-dis.c	/^  PREFIX_VEX_0FFC,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FFD	opcodes/i386-dis.c	/^  PREFIX_VEX_0FFD,$/;"	e	enum:__anon47	file:
PREFIX_VEX_0FFE	opcodes/i386-dis.c	/^  PREFIX_VEX_0FFE,$/;"	e	enum:__anon47	file:
PREFIX_WIDTH	opcodes/metag-dis.c	31;"	d	file:
PREFOP	opcodes/v850-opc.c	1285;"	d	file:
PREG	opcodes/bfin-dis.c	662;"	d	file:
PREG	sim/bfin/bfin-sim.h	111;"	d
PREINC	include/opcode/h8300.h	/^  PREINC =	0x0900,$/;"	e	enum:h8_flags
PRESET_DICT	zlib/zutil.h	81;"	d
PRETEND	bfd/elf-bfd.h	/^    PRETEND = 2$/;"	e	enum:action_discarded
PREVCOC1	sim/mips/sim-main.h	92;"	d
PREV_CHECK	opcodes/mips-formats.h	141;"	d
PREV_SEC	bfd/elf32-arm.c	5317;"	d	file:
PREV_SEC	bfd/elf32-arm.c	5423;"	d	file:
PREV_SEC	bfd/elf32-hppa.c	2485;"	d	file:
PREV_SEC	bfd/elf32-hppa.c	2571;"	d	file:
PREV_SEC	bfd/elf32-metag.c	3645;"	d	file:
PREV_SEC	bfd/elf32-metag.c	3725;"	d	file:
PREV_SEC	bfd/elfnn-aarch64.c	3375;"	d	file:
PREV_SEC	bfd/elfnn-aarch64.c	3474;"	d	file:
PRE_BIT_SET	opcodes/arm-dis.c	3380;"	d	file:
PRIMEPIPE	sim/arm/armemu.h	263;"	d
PRINT12	bfd/coff-rs6000.c	1758;"	d	file:
PRINT12_OCTAL	bfd/coff-rs6000.c	1762;"	d	file:
PRINT20	bfd/coff-rs6000.c	1754;"	d	file:
PRINT4	bfd/coff-rs6000.c	1766;"	d	file:
PRINTF	opcodes/bfin-dis.c	27;"	d	file:
PRINTF_HAS_LONG_LONG	gdb/common/format.h	27;"	d
PRINT_ALL_VALUES	gdb/mi/mi-cmds.h	/^   PRINT_ALL_VALUES,$/;"	e	enum:print_values
PRINT_ANSI_QUALIFIERS	libiberty/cplus-dem.c	151;"	d	file:
PRINT_ARGS	gdb/extension.h	/^    PRINT_ARGS = 1 << 2,$/;"	e	enum:frame_filter_flag
PRINT_ARG_TYPES	libiberty/cplus-dem.c	152;"	d	file:
PRINT_CELL_SIZE	gdb/common/print-utils.h	25;"	d
PRINT_CHAR	libiberty/_doprnt.c	53;"	d	file:
PRINT_CYCLE	sim/m68hc11/sim-main.h	573;"	d
PRINT_DEBUG_RELOC_INFO_AFTER	bfd/elf32-arc.c	1248;"	d	file:
PRINT_DEBUG_RELOC_INFO_AFTER	bfd/elf32-arc.c	1258;"	d	file:
PRINT_DEBUG_RELOC_INFO_BEFORE	bfd/elf32-arc.c	1213;"	d	file:
PRINT_DEBUG_RELOC_INFO_BEFORE	bfd/elf32-arc.c	1257;"	d	file:
PRINT_DEV_INFO	gdb/testsuite/lib/cl_util.c	213;"	d	file:
PRINT_DEV_INFO	gdb/testsuite/lib/cl_util.c	373;"	d	file:
PRINT_FIELD	gdb/darwin-nat-info.c	55;"	d	file:
PRINT_FRAME_INFO	gdb/extension.h	/^    PRINT_FRAME_INFO = 1 << 1,$/;"	e	enum:frame_filter_flag
PRINT_HIDE	gdb/extension.h	/^    PRINT_HIDE = 1 << 5,$/;"	e	enum:frame_filter_flag
PRINT_INSN_ARG_INVALID_OPERAND	opcodes/m68k-dis.c	/^    PRINT_INSN_ARG_INVALID_OPERAND = -1,$/;"	e	enum:print_insn_arg_error	file:
PRINT_INSN_ARG_INVALID_OP_TABLE	opcodes/m68k-dis.c	/^    PRINT_INSN_ARG_INVALID_OP_TABLE = -2,$/;"	e	enum:print_insn_arg_error	file:
PRINT_INSN_ARG_MEMORY_ERROR	opcodes/m68k-dis.c	/^    PRINT_INSN_ARG_MEMORY_ERROR = -3,$/;"	e	enum:print_insn_arg_error	file:
PRINT_LEVEL	gdb/extension.h	/^    PRINT_LEVEL = 1 << 0,$/;"	e	enum:frame_filter_flag
PRINT_LITERAL_FORM	gdb/language.h	567;"	d
PRINT_LOCALS	gdb/extension.h	/^    PRINT_LOCALS = 1 << 3,$/;"	e	enum:frame_filter_flag
PRINT_MAX_DEFAULT	gdb/valprint.c	90;"	d	file:
PRINT_MORE_FRAMES	gdb/extension.h	/^    PRINT_MORE_FRAMES = 1 << 4,$/;"	e	enum:frame_filter_flag
PRINT_NOTHING	gdb/breakpoint.h	/^  PRINT_NOTHING$/;"	e	enum:print_stop_action
PRINT_NO_VALUES	gdb/mi/mi-cmds.h	/^   PRINT_NO_VALUES,$/;"	e	enum:print_values
PRINT_PF_INFO	gdb/testsuite/lib/cl_util.c	164;"	d	file:
PRINT_PF_INFO	gdb/testsuite/lib/cl_util.c	175;"	d	file:
PRINT_SIMPLE_VALUES	gdb/mi/mi-cmds.h	/^   PRINT_SIMPLE_VALUES$/;"	e	enum:print_values
PRINT_SOURCE_LINES_FILENAME	gdb/symtab.h	/^    PRINT_SOURCE_LINES_FILENAME = (1 << 1)$/;"	e	enum:print_source_lines_flag
PRINT_SOURCE_LINES_NOERROR	gdb/symtab.h	/^    PRINT_SOURCE_LINES_NOERROR = (1 << 0),$/;"	e	enum:print_source_lines_flag
PRINT_SRC_AND_LOC	gdb/breakpoint.h	/^  PRINT_SRC_AND_LOC,$/;"	e	enum:print_stop_action
PRINT_SRC_ONLY	gdb/breakpoint.h	/^  PRINT_SRC_ONLY,$/;"	e	enum:print_stop_action
PRINT_TIME	sim/m68hc11/sim-main.h	572;"	d
PRINT_TV_FIELD	gdb/darwin-nat-info.c	58;"	d	file:
PRINT_TYPE	bfd/bfd.c	649;"	d	file:
PRINT_TYPE	libiberty/_doprnt.c	61;"	d	file:
PRINT_UNKNOWN	gdb/breakpoint.h	/^  PRINT_UNKNOWN = -1,$/;"	e	enum:print_stop_action
PRIV	bfd/vms-alpha.c	337;"	d	file:
PRIV	opcodes/ia64-opc.h	36;"	d
PRIV000	sim/bfin/dv-bfin_otp.h	51;"	d
PRIV2	bfd/vms-alpha.c	335;"	d	file:
PRIVCRC000	sim/bfin/dv-bfin_otp.h	52;"	d
PRIVILEDGED	sim/rx/rx.c	844;"	d	file:
PRIX16	gdb/gnulib/import/inttypes.in.h	146;"	d
PRIX16	gdb/gnulib/import/inttypes.in.h	148;"	d
PRIX16	intl/loadmsgcat.c	144;"	d	file:
PRIX16	intl/loadmsgcat.c	145;"	d	file:
PRIX32	gdb/gnulib/import/inttypes.in.h	182;"	d
PRIX32	gdb/gnulib/import/inttypes.in.h	184;"	d
PRIX32	intl/loadmsgcat.c	168;"	d	file:
PRIX32	intl/loadmsgcat.c	169;"	d	file:
PRIX64	gdb/gnulib/import/inttypes.in.h	225;"	d
PRIX64	gdb/gnulib/import/inttypes.in.h	226;"	d
PRIX64	intl/loadmsgcat.c	192;"	d	file:
PRIX64	intl/loadmsgcat.c	193;"	d	file:
PRIX8	gdb/gnulib/import/inttypes.in.h	110;"	d
PRIX8	gdb/gnulib/import/inttypes.in.h	112;"	d
PRIX8	intl/loadmsgcat.c	120;"	d	file:
PRIX8	intl/loadmsgcat.c	121;"	d	file:
PRIXFAST16	gdb/gnulib/import/inttypes.in.h	420;"	d
PRIXFAST16	gdb/gnulib/import/inttypes.in.h	422;"	d
PRIXFAST16	intl/loadmsgcat.c	336;"	d	file:
PRIXFAST16	intl/loadmsgcat.c	337;"	d	file:
PRIXFAST32	gdb/gnulib/import/inttypes.in.h	468;"	d
PRIXFAST32	gdb/gnulib/import/inttypes.in.h	470;"	d
PRIXFAST32	intl/loadmsgcat.c	360;"	d	file:
PRIXFAST32	intl/loadmsgcat.c	361;"	d	file:
PRIXFAST64	gdb/gnulib/import/inttypes.in.h	499;"	d
PRIXFAST64	gdb/gnulib/import/inttypes.in.h	500;"	d
PRIXFAST64	intl/loadmsgcat.c	384;"	d	file:
PRIXFAST64	intl/loadmsgcat.c	385;"	d	file:
PRIXFAST8	gdb/gnulib/import/inttypes.in.h	372;"	d
PRIXFAST8	gdb/gnulib/import/inttypes.in.h	374;"	d
PRIXFAST8	intl/loadmsgcat.c	312;"	d	file:
PRIXFAST8	intl/loadmsgcat.c	313;"	d	file:
PRIXLEAST16	gdb/gnulib/import/inttypes.in.h	275;"	d
PRIXLEAST16	gdb/gnulib/import/inttypes.in.h	276;"	d
PRIXLEAST16	intl/loadmsgcat.c	240;"	d	file:
PRIXLEAST16	intl/loadmsgcat.c	241;"	d	file:
PRIXLEAST32	gdb/gnulib/import/inttypes.in.h	299;"	d
PRIXLEAST32	gdb/gnulib/import/inttypes.in.h	300;"	d
PRIXLEAST32	intl/loadmsgcat.c	264;"	d	file:
PRIXLEAST32	intl/loadmsgcat.c	265;"	d	file:
PRIXLEAST64	gdb/gnulib/import/inttypes.in.h	326;"	d
PRIXLEAST64	gdb/gnulib/import/inttypes.in.h	327;"	d
PRIXLEAST64	intl/loadmsgcat.c	288;"	d	file:
PRIXLEAST64	intl/loadmsgcat.c	289;"	d	file:
PRIXLEAST8	gdb/gnulib/import/inttypes.in.h	251;"	d
PRIXLEAST8	gdb/gnulib/import/inttypes.in.h	252;"	d
PRIXLEAST8	intl/loadmsgcat.c	216;"	d	file:
PRIXLEAST8	intl/loadmsgcat.c	217;"	d	file:
PRIXMAX	gdb/gnulib/import/inttypes.in.h	545;"	d
PRIXMAX	gdb/gnulib/import/inttypes.in.h	547;"	d
PRIXMAX	intl/loadmsgcat.c	408;"	d	file:
PRIXMAX	intl/loadmsgcat.c	409;"	d	file:
PRIXPTR	gdb/gnulib/import/inttypes.in.h	584;"	d
PRIXPTR	gdb/gnulib/import/inttypes.in.h	586;"	d
PRIXPTR	intl/loadmsgcat.c	447;"	d	file:
PRIXPTR	intl/loadmsgcat.c	448;"	d	file:
PRI_TA	sim/common/sim-types.h	134;"	d
PRI_TC	sim/common/sim-types.h	150;"	d
PRI_TF	sim/common/sim-types.h	163;"	d
PRI_TW	sim/common/sim-types.h	114;"	d
PRId16	gdb/gnulib/import/inttypes.in.h	116;"	d
PRId16	gdb/gnulib/import/inttypes.in.h	118;"	d
PRId16	intl/loadmsgcat.c	124;"	d	file:
PRId16	intl/loadmsgcat.c	125;"	d	file:
PRId32	gdb/gnulib/import/inttypes.in.h	152;"	d
PRId32	gdb/gnulib/import/inttypes.in.h	154;"	d
PRId32	intl/loadmsgcat.c	148;"	d	file:
PRId32	intl/loadmsgcat.c	149;"	d	file:
PRId64	bfd/bfd-in.h	105;"	d
PRId64	bfd/bfd-in.h	106;"	d
PRId64	bfd/bfd-in2.h	112;"	d
PRId64	bfd/bfd-in2.h	113;"	d
PRId64	gdb/gnulib/import/inttypes.in.h	196;"	d
PRId64	gdb/gnulib/import/inttypes.in.h	197;"	d
PRId64	intl/loadmsgcat.c	172;"	d	file:
PRId64	intl/loadmsgcat.c	173;"	d	file:
PRId8	gdb/gnulib/import/inttypes.in.h	80;"	d
PRId8	gdb/gnulib/import/inttypes.in.h	82;"	d
PRId8	intl/loadmsgcat.c	100;"	d	file:
PRId8	intl/loadmsgcat.c	101;"	d	file:
PRIdFAST16	gdb/gnulib/import/inttypes.in.h	380;"	d
PRIdFAST16	gdb/gnulib/import/inttypes.in.h	382;"	d
PRIdFAST16	intl/loadmsgcat.c	316;"	d	file:
PRIdFAST16	intl/loadmsgcat.c	317;"	d	file:
PRIdFAST32	gdb/gnulib/import/inttypes.in.h	428;"	d
PRIdFAST32	gdb/gnulib/import/inttypes.in.h	430;"	d
PRIdFAST32	intl/loadmsgcat.c	340;"	d	file:
PRIdFAST32	intl/loadmsgcat.c	341;"	d	file:
PRIdFAST64	gdb/gnulib/import/inttypes.in.h	477;"	d
PRIdFAST64	gdb/gnulib/import/inttypes.in.h	478;"	d
PRIdFAST64	intl/loadmsgcat.c	364;"	d	file:
PRIdFAST64	intl/loadmsgcat.c	365;"	d	file:
PRIdFAST8	gdb/gnulib/import/inttypes.in.h	332;"	d
PRIdFAST8	gdb/gnulib/import/inttypes.in.h	334;"	d
PRIdFAST8	intl/loadmsgcat.c	292;"	d	file:
PRIdFAST8	intl/loadmsgcat.c	293;"	d	file:
PRIdLEAST16	gdb/gnulib/import/inttypes.in.h	255;"	d
PRIdLEAST16	gdb/gnulib/import/inttypes.in.h	256;"	d
PRIdLEAST16	intl/loadmsgcat.c	220;"	d	file:
PRIdLEAST16	intl/loadmsgcat.c	221;"	d	file:
PRIdLEAST32	gdb/gnulib/import/inttypes.in.h	279;"	d
PRIdLEAST32	gdb/gnulib/import/inttypes.in.h	280;"	d
PRIdLEAST32	intl/loadmsgcat.c	244;"	d	file:
PRIdLEAST32	intl/loadmsgcat.c	245;"	d	file:
PRIdLEAST64	gdb/gnulib/import/inttypes.in.h	304;"	d
PRIdLEAST64	gdb/gnulib/import/inttypes.in.h	305;"	d
PRIdLEAST64	intl/loadmsgcat.c	268;"	d	file:
PRIdLEAST64	intl/loadmsgcat.c	269;"	d	file:
PRIdLEAST8	gdb/gnulib/import/inttypes.in.h	231;"	d
PRIdLEAST8	gdb/gnulib/import/inttypes.in.h	232;"	d
PRIdLEAST8	intl/loadmsgcat.c	196;"	d	file:
PRIdLEAST8	intl/loadmsgcat.c	197;"	d	file:
PRIdMAX	gdb/gnulib/import/inttypes.in.h	505;"	d
PRIdMAX	gdb/gnulib/import/inttypes.in.h	507;"	d
PRIdMAX	intl/loadmsgcat.c	388;"	d	file:
PRIdMAX	intl/loadmsgcat.c	389;"	d	file:
PRIdPTR	gdb/gnulib/import/inttypes.in.h	554;"	d
PRIdPTR	gdb/gnulib/import/inttypes.in.h	556;"	d
PRIdPTR	intl/loadmsgcat.c	412;"	d	file:
PRIdPTR	intl/loadmsgcat.c	413;"	d	file:
PRIi16	gdb/gnulib/import/inttypes.in.h	122;"	d
PRIi16	gdb/gnulib/import/inttypes.in.h	124;"	d
PRIi16	intl/loadmsgcat.c	128;"	d	file:
PRIi16	intl/loadmsgcat.c	129;"	d	file:
PRIi32	gdb/gnulib/import/inttypes.in.h	158;"	d
PRIi32	gdb/gnulib/import/inttypes.in.h	160;"	d
PRIi32	intl/loadmsgcat.c	152;"	d	file:
PRIi32	intl/loadmsgcat.c	153;"	d	file:
PRIi64	gdb/gnulib/import/inttypes.in.h	200;"	d
PRIi64	gdb/gnulib/import/inttypes.in.h	201;"	d
PRIi64	intl/loadmsgcat.c	176;"	d	file:
PRIi64	intl/loadmsgcat.c	177;"	d	file:
PRIi8	gdb/gnulib/import/inttypes.in.h	86;"	d
PRIi8	gdb/gnulib/import/inttypes.in.h	88;"	d
PRIi8	intl/loadmsgcat.c	104;"	d	file:
PRIi8	intl/loadmsgcat.c	105;"	d	file:
PRIiFAST16	gdb/gnulib/import/inttypes.in.h	388;"	d
PRIiFAST16	gdb/gnulib/import/inttypes.in.h	390;"	d
PRIiFAST16	intl/loadmsgcat.c	320;"	d	file:
PRIiFAST16	intl/loadmsgcat.c	321;"	d	file:
PRIiFAST32	gdb/gnulib/import/inttypes.in.h	436;"	d
PRIiFAST32	gdb/gnulib/import/inttypes.in.h	438;"	d
PRIiFAST32	intl/loadmsgcat.c	344;"	d	file:
PRIiFAST32	intl/loadmsgcat.c	345;"	d	file:
PRIiFAST64	gdb/gnulib/import/inttypes.in.h	481;"	d
PRIiFAST64	gdb/gnulib/import/inttypes.in.h	482;"	d
PRIiFAST64	intl/loadmsgcat.c	368;"	d	file:
PRIiFAST64	intl/loadmsgcat.c	369;"	d	file:
PRIiFAST8	gdb/gnulib/import/inttypes.in.h	340;"	d
PRIiFAST8	gdb/gnulib/import/inttypes.in.h	342;"	d
PRIiFAST8	intl/loadmsgcat.c	296;"	d	file:
PRIiFAST8	intl/loadmsgcat.c	297;"	d	file:
PRIiLEAST16	gdb/gnulib/import/inttypes.in.h	259;"	d
PRIiLEAST16	gdb/gnulib/import/inttypes.in.h	260;"	d
PRIiLEAST16	intl/loadmsgcat.c	224;"	d	file:
PRIiLEAST16	intl/loadmsgcat.c	225;"	d	file:
PRIiLEAST32	gdb/gnulib/import/inttypes.in.h	283;"	d
PRIiLEAST32	gdb/gnulib/import/inttypes.in.h	284;"	d
PRIiLEAST32	intl/loadmsgcat.c	248;"	d	file:
PRIiLEAST32	intl/loadmsgcat.c	249;"	d	file:
PRIiLEAST64	gdb/gnulib/import/inttypes.in.h	308;"	d
PRIiLEAST64	gdb/gnulib/import/inttypes.in.h	309;"	d
PRIiLEAST64	intl/loadmsgcat.c	272;"	d	file:
PRIiLEAST64	intl/loadmsgcat.c	273;"	d	file:
PRIiLEAST8	gdb/gnulib/import/inttypes.in.h	235;"	d
PRIiLEAST8	gdb/gnulib/import/inttypes.in.h	236;"	d
PRIiLEAST8	intl/loadmsgcat.c	200;"	d	file:
PRIiLEAST8	intl/loadmsgcat.c	201;"	d	file:
PRIiMAX	gdb/gnulib/import/inttypes.in.h	513;"	d
PRIiMAX	gdb/gnulib/import/inttypes.in.h	515;"	d
PRIiMAX	intl/loadmsgcat.c	392;"	d	file:
PRIiMAX	intl/loadmsgcat.c	393;"	d	file:
PRIiPTR	gdb/gnulib/import/inttypes.in.h	560;"	d
PRIiPTR	gdb/gnulib/import/inttypes.in.h	562;"	d
PRIiPTR	intl/loadmsgcat.c	419;"	d	file:
PRIiPTR	intl/loadmsgcat.c	420;"	d	file:
PRIiTA	sim/common/sim-types.h	135;"	d
PRIiTC	sim/common/sim-types.h	151;"	d
PRIiTF	sim/common/sim-types.h	164;"	d
PRIiTW	sim/common/sim-types.h	115;"	d
PRIo16	gdb/gnulib/import/inttypes.in.h	128;"	d
PRIo16	gdb/gnulib/import/inttypes.in.h	130;"	d
PRIo16	intl/loadmsgcat.c	132;"	d	file:
PRIo16	intl/loadmsgcat.c	133;"	d	file:
PRIo32	gdb/gnulib/import/inttypes.in.h	164;"	d
PRIo32	gdb/gnulib/import/inttypes.in.h	166;"	d
PRIo32	intl/loadmsgcat.c	156;"	d	file:
PRIo32	intl/loadmsgcat.c	157;"	d	file:
PRIo64	gdb/gnulib/import/inttypes.in.h	213;"	d
PRIo64	gdb/gnulib/import/inttypes.in.h	214;"	d
PRIo64	intl/loadmsgcat.c	180;"	d	file:
PRIo64	intl/loadmsgcat.c	181;"	d	file:
PRIo8	gdb/gnulib/import/inttypes.in.h	92;"	d
PRIo8	gdb/gnulib/import/inttypes.in.h	94;"	d
PRIo8	intl/loadmsgcat.c	108;"	d	file:
PRIo8	intl/loadmsgcat.c	109;"	d	file:
PRIoFAST16	gdb/gnulib/import/inttypes.in.h	396;"	d
PRIoFAST16	gdb/gnulib/import/inttypes.in.h	398;"	d
PRIoFAST16	intl/loadmsgcat.c	324;"	d	file:
PRIoFAST16	intl/loadmsgcat.c	325;"	d	file:
PRIoFAST32	gdb/gnulib/import/inttypes.in.h	444;"	d
PRIoFAST32	gdb/gnulib/import/inttypes.in.h	446;"	d
PRIoFAST32	intl/loadmsgcat.c	348;"	d	file:
PRIoFAST32	intl/loadmsgcat.c	349;"	d	file:
PRIoFAST64	gdb/gnulib/import/inttypes.in.h	487;"	d
PRIoFAST64	gdb/gnulib/import/inttypes.in.h	488;"	d
PRIoFAST64	intl/loadmsgcat.c	372;"	d	file:
PRIoFAST64	intl/loadmsgcat.c	373;"	d	file:
PRIoFAST8	gdb/gnulib/import/inttypes.in.h	348;"	d
PRIoFAST8	gdb/gnulib/import/inttypes.in.h	350;"	d
PRIoFAST8	intl/loadmsgcat.c	300;"	d	file:
PRIoFAST8	intl/loadmsgcat.c	301;"	d	file:
PRIoLEAST16	gdb/gnulib/import/inttypes.in.h	263;"	d
PRIoLEAST16	gdb/gnulib/import/inttypes.in.h	264;"	d
PRIoLEAST16	intl/loadmsgcat.c	228;"	d	file:
PRIoLEAST16	intl/loadmsgcat.c	229;"	d	file:
PRIoLEAST32	gdb/gnulib/import/inttypes.in.h	287;"	d
PRIoLEAST32	gdb/gnulib/import/inttypes.in.h	288;"	d
PRIoLEAST32	intl/loadmsgcat.c	252;"	d	file:
PRIoLEAST32	intl/loadmsgcat.c	253;"	d	file:
PRIoLEAST64	gdb/gnulib/import/inttypes.in.h	314;"	d
PRIoLEAST64	gdb/gnulib/import/inttypes.in.h	315;"	d
PRIoLEAST64	intl/loadmsgcat.c	276;"	d	file:
PRIoLEAST64	intl/loadmsgcat.c	277;"	d	file:
PRIoLEAST8	gdb/gnulib/import/inttypes.in.h	239;"	d
PRIoLEAST8	gdb/gnulib/import/inttypes.in.h	240;"	d
PRIoLEAST8	intl/loadmsgcat.c	204;"	d	file:
PRIoLEAST8	intl/loadmsgcat.c	205;"	d	file:
PRIoMAX	gdb/gnulib/import/inttypes.in.h	521;"	d
PRIoMAX	gdb/gnulib/import/inttypes.in.h	523;"	d
PRIoMAX	intl/loadmsgcat.c	396;"	d	file:
PRIoMAX	intl/loadmsgcat.c	397;"	d	file:
PRIoPTR	gdb/gnulib/import/inttypes.in.h	566;"	d
PRIoPTR	gdb/gnulib/import/inttypes.in.h	568;"	d
PRIoPTR	intl/loadmsgcat.c	426;"	d	file:
PRIoPTR	intl/loadmsgcat.c	427;"	d	file:
PRIu16	gdb/gnulib/import/inttypes.in.h	134;"	d
PRIu16	gdb/gnulib/import/inttypes.in.h	136;"	d
PRIu16	intl/loadmsgcat.c	136;"	d	file:
PRIu16	intl/loadmsgcat.c	137;"	d	file:
PRIu32	gdb/gnulib/import/inttypes.in.h	170;"	d
PRIu32	gdb/gnulib/import/inttypes.in.h	172;"	d
PRIu32	intl/loadmsgcat.c	160;"	d	file:
PRIu32	intl/loadmsgcat.c	161;"	d	file:
PRIu64	bfd/bfd-in.h	107;"	d
PRIu64	bfd/bfd-in.h	108;"	d
PRIu64	bfd/bfd-in2.h	114;"	d
PRIu64	bfd/bfd-in2.h	115;"	d
PRIu64	gdb/gnulib/import/inttypes.in.h	217;"	d
PRIu64	gdb/gnulib/import/inttypes.in.h	218;"	d
PRIu64	intl/loadmsgcat.c	184;"	d	file:
PRIu64	intl/loadmsgcat.c	185;"	d	file:
PRIu8	gdb/gnulib/import/inttypes.in.h	100;"	d
PRIu8	gdb/gnulib/import/inttypes.in.h	98;"	d
PRIu8	intl/loadmsgcat.c	112;"	d	file:
PRIu8	intl/loadmsgcat.c	113;"	d	file:
PRIuFAST16	gdb/gnulib/import/inttypes.in.h	404;"	d
PRIuFAST16	gdb/gnulib/import/inttypes.in.h	406;"	d
PRIuFAST16	intl/loadmsgcat.c	328;"	d	file:
PRIuFAST16	intl/loadmsgcat.c	329;"	d	file:
PRIuFAST32	gdb/gnulib/import/inttypes.in.h	452;"	d
PRIuFAST32	gdb/gnulib/import/inttypes.in.h	454;"	d
PRIuFAST32	intl/loadmsgcat.c	352;"	d	file:
PRIuFAST32	intl/loadmsgcat.c	353;"	d	file:
PRIuFAST64	gdb/gnulib/import/inttypes.in.h	491;"	d
PRIuFAST64	gdb/gnulib/import/inttypes.in.h	492;"	d
PRIuFAST64	intl/loadmsgcat.c	376;"	d	file:
PRIuFAST64	intl/loadmsgcat.c	377;"	d	file:
PRIuFAST8	gdb/gnulib/import/inttypes.in.h	356;"	d
PRIuFAST8	gdb/gnulib/import/inttypes.in.h	358;"	d
PRIuFAST8	intl/loadmsgcat.c	304;"	d	file:
PRIuFAST8	intl/loadmsgcat.c	305;"	d	file:
PRIuLEAST16	gdb/gnulib/import/inttypes.in.h	267;"	d
PRIuLEAST16	gdb/gnulib/import/inttypes.in.h	268;"	d
PRIuLEAST16	intl/loadmsgcat.c	232;"	d	file:
PRIuLEAST16	intl/loadmsgcat.c	233;"	d	file:
PRIuLEAST32	gdb/gnulib/import/inttypes.in.h	291;"	d
PRIuLEAST32	gdb/gnulib/import/inttypes.in.h	292;"	d
PRIuLEAST32	intl/loadmsgcat.c	256;"	d	file:
PRIuLEAST32	intl/loadmsgcat.c	257;"	d	file:
PRIuLEAST64	gdb/gnulib/import/inttypes.in.h	318;"	d
PRIuLEAST64	gdb/gnulib/import/inttypes.in.h	319;"	d
PRIuLEAST64	intl/loadmsgcat.c	280;"	d	file:
PRIuLEAST64	intl/loadmsgcat.c	281;"	d	file:
PRIuLEAST8	gdb/gnulib/import/inttypes.in.h	243;"	d
PRIuLEAST8	gdb/gnulib/import/inttypes.in.h	244;"	d
PRIuLEAST8	intl/loadmsgcat.c	208;"	d	file:
PRIuLEAST8	intl/loadmsgcat.c	209;"	d	file:
PRIuMAX	gdb/gnulib/import/inttypes.in.h	529;"	d
PRIuMAX	gdb/gnulib/import/inttypes.in.h	531;"	d
PRIuMAX	intl/loadmsgcat.c	400;"	d	file:
PRIuMAX	intl/loadmsgcat.c	401;"	d	file:
PRIuPTR	gdb/gnulib/import/inttypes.in.h	572;"	d
PRIuPTR	gdb/gnulib/import/inttypes.in.h	574;"	d
PRIuPTR	intl/loadmsgcat.c	433;"	d	file:
PRIuPTR	intl/loadmsgcat.c	434;"	d	file:
PRIx16	gdb/gnulib/import/inttypes.in.h	140;"	d
PRIx16	gdb/gnulib/import/inttypes.in.h	142;"	d
PRIx16	intl/loadmsgcat.c	140;"	d	file:
PRIx16	intl/loadmsgcat.c	141;"	d	file:
PRIx32	gdb/gnulib/import/inttypes.in.h	176;"	d
PRIx32	gdb/gnulib/import/inttypes.in.h	178;"	d
PRIx32	intl/loadmsgcat.c	164;"	d	file:
PRIx32	intl/loadmsgcat.c	165;"	d	file:
PRIx64	bfd/bfd-in.h	109;"	d
PRIx64	bfd/bfd-in.h	110;"	d
PRIx64	bfd/bfd-in2.h	116;"	d
PRIx64	bfd/bfd-in2.h	117;"	d
PRIx64	gdb/gnulib/import/inttypes.in.h	221;"	d
PRIx64	gdb/gnulib/import/inttypes.in.h	222;"	d
PRIx64	intl/loadmsgcat.c	188;"	d	file:
PRIx64	intl/loadmsgcat.c	189;"	d	file:
PRIx8	gdb/gnulib/import/inttypes.in.h	104;"	d
PRIx8	gdb/gnulib/import/inttypes.in.h	106;"	d
PRIx8	intl/loadmsgcat.c	116;"	d	file:
PRIx8	intl/loadmsgcat.c	117;"	d	file:
PRIxFAST16	gdb/gnulib/import/inttypes.in.h	412;"	d
PRIxFAST16	gdb/gnulib/import/inttypes.in.h	414;"	d
PRIxFAST16	intl/loadmsgcat.c	332;"	d	file:
PRIxFAST16	intl/loadmsgcat.c	333;"	d	file:
PRIxFAST32	gdb/gnulib/import/inttypes.in.h	460;"	d
PRIxFAST32	gdb/gnulib/import/inttypes.in.h	462;"	d
PRIxFAST32	intl/loadmsgcat.c	356;"	d	file:
PRIxFAST32	intl/loadmsgcat.c	357;"	d	file:
PRIxFAST64	gdb/gnulib/import/inttypes.in.h	495;"	d
PRIxFAST64	gdb/gnulib/import/inttypes.in.h	496;"	d
PRIxFAST64	intl/loadmsgcat.c	380;"	d	file:
PRIxFAST64	intl/loadmsgcat.c	381;"	d	file:
PRIxFAST8	gdb/gnulib/import/inttypes.in.h	364;"	d
PRIxFAST8	gdb/gnulib/import/inttypes.in.h	366;"	d
PRIxFAST8	intl/loadmsgcat.c	308;"	d	file:
PRIxFAST8	intl/loadmsgcat.c	309;"	d	file:
PRIxLEAST16	gdb/gnulib/import/inttypes.in.h	271;"	d
PRIxLEAST16	gdb/gnulib/import/inttypes.in.h	272;"	d
PRIxLEAST16	intl/loadmsgcat.c	236;"	d	file:
PRIxLEAST16	intl/loadmsgcat.c	237;"	d	file:
PRIxLEAST32	gdb/gnulib/import/inttypes.in.h	295;"	d
PRIxLEAST32	gdb/gnulib/import/inttypes.in.h	296;"	d
PRIxLEAST32	intl/loadmsgcat.c	260;"	d	file:
PRIxLEAST32	intl/loadmsgcat.c	261;"	d	file:
PRIxLEAST64	gdb/gnulib/import/inttypes.in.h	322;"	d
PRIxLEAST64	gdb/gnulib/import/inttypes.in.h	323;"	d
PRIxLEAST64	intl/loadmsgcat.c	284;"	d	file:
PRIxLEAST64	intl/loadmsgcat.c	285;"	d	file:
PRIxLEAST8	gdb/gnulib/import/inttypes.in.h	247;"	d
PRIxLEAST8	gdb/gnulib/import/inttypes.in.h	248;"	d
PRIxLEAST8	intl/loadmsgcat.c	212;"	d	file:
PRIxLEAST8	intl/loadmsgcat.c	213;"	d	file:
PRIxMAX	gdb/gnulib/import/inttypes.in.h	537;"	d
PRIxMAX	gdb/gnulib/import/inttypes.in.h	539;"	d
PRIxMAX	intl/loadmsgcat.c	404;"	d	file:
PRIxMAX	intl/loadmsgcat.c	405;"	d	file:
PRIxPTR	gdb/gnulib/import/inttypes.in.h	578;"	d
PRIxPTR	gdb/gnulib/import/inttypes.in.h	580;"	d
PRIxPTR	intl/loadmsgcat.c	440;"	d	file:
PRIxPTR	intl/loadmsgcat.c	441;"	d	file:
PRIxTA	sim/common/sim-types.h	136;"	d
PRIxTC	sim/common/sim-types.h	152;"	d
PRIxTF	sim/common/sim-types.h	165;"	d
PRIxTW	sim/common/sim-types.h	116;"	d
PROBES_INTERFACE_FAILED	gdb/solib-svr4.c	/^  PROBES_INTERFACE_FAILED,$/;"	e	enum:probe_action	file:
PROBE_H	gdb/probe.h	21;"	d
PROBE_LOCATION	gdb/location.h	/^  PROBE_LOCATION$/;"	e	enum:event_location_type
PROCESSOR_ALL	include/opcode/v850.h	86;"	d
PROCESSOR_MASK	include/opcode/v850.h	88;"	d
PROCESSOR_NOT_V850	include/opcode/v850.h	89;"	d
PROCESSOR_OPTION_ALIAS	include/opcode/v850.h	95;"	d
PROCESSOR_OPTION_EXTENSION	include/opcode/v850.h	94;"	d
PROCESSOR_UNKNOWN	include/opcode/v850.h	91;"	d
PROCESSOR_V850	include/opcode/v850.h	74;"	d
PROCESSOR_V850E	include/opcode/v850.h	75;"	d
PROCESSOR_V850E1	include/opcode/v850.h	76;"	d
PROCESSOR_V850E2	include/opcode/v850.h	77;"	d
PROCESSOR_V850E2V3	include/opcode/v850.h	78;"	d
PROCESSOR_V850E2V3_UP	include/opcode/v850.h	83;"	d
PROCESSOR_V850E2_UP	include/opcode/v850.h	84;"	d
PROCESSOR_V850E3V5	include/opcode/v850.h	79;"	d
PROCESSOR_V850E3V5_UP	include/opcode/v850.h	82;"	d
PROCESSOR_V850E_UP	include/opcode/v850.h	85;"	d
PROCESS_SPECIAL_ADDRESS	sim/sh/interp.c	289;"	d	file:
PROCFS_NOTE	gdb/proc-utils.h	109;"	d
PROC_FRAME_OFFSET	gdb/alpha-mdebug-tdep.c	79;"	d	file:
PROC_FRAME_REG	gdb/alpha-mdebug-tdep.c	80;"	d	file:
PROC_FREG_MASK	gdb/alpha-mdebug-tdep.c	82;"	d	file:
PROC_FREG_OFFSET	gdb/alpha-mdebug-tdep.c	84;"	d	file:
PROC_INFO_HAS_THREAD_ID	bfd/hpux-core.c	75;"	d	file:
PROC_LOCALOFF	gdb/alpha-mdebug-tdep.c	86;"	d	file:
PROC_LOW_ADDR	gdb/alpha-mdebug-tdep.c	78;"	d	file:
PROC_PC_REG	gdb/alpha-mdebug-tdep.c	85;"	d	file:
PROC_PREFIX	gdb/tui/tui-data.h	82;"	d
PROC_PRETTYFPRINT_STATUS	gdb/proc-utils.h	110;"	d
PROC_REG_MASK	gdb/alpha-mdebug-tdep.c	81;"	d	file:
PROC_REG_OFFSET	gdb/alpha-mdebug-tdep.c	83;"	d	file:
PROC_SELF_FD_FORMAT	gdb/gnulib/import/openat-proc.c	57;"	d	file:
PROC_STATE_DEAD	gdb/nat/linux-procfs.c	/^  PROC_STATE_DEAD,$/;"	e	enum:proc_state	file:
PROC_STATE_STOPPED	gdb/nat/linux-procfs.c	/^  PROC_STATE_STOPPED,$/;"	e	enum:proc_state	file:
PROC_STATE_TRACING_STOP	gdb/nat/linux-procfs.c	/^  PROC_STATE_TRACING_STOP,$/;"	e	enum:proc_state	file:
PROC_STATE_UNKNOWN	gdb/nat/linux-procfs.c	/^  PROC_STATE_UNKNOWN,$/;"	e	enum:proc_state	file:
PROC_STATE_ZOMBIE	gdb/nat/linux-procfs.c	/^  PROC_STATE_ZOMBIE,$/;"	e	enum:proc_state	file:
PROC_TID_TASK	gdb/gnu-nat.h	77;"	d
PRODUCER_H	gdb/producer.h	21;"	d
PROFILE_ANY_P	sim/common/sim-profile.h	240;"	d
PROFILE_BRANCH_TAKEN	sim/common/sim-profile.h	287;"	d
PROFILE_BRANCH_TAKEN	sim/common/sim-profile.h	298;"	d
PROFILE_BRANCH_UNTAKEN	sim/common/sim-profile.h	292;"	d
PROFILE_BRANCH_UNTAKEN	sim/common/sim-profile.h	299;"	d
PROFILE_CACHE_IDX	sim/frv/profile.h	/^  PROFILE_CACHE_IDX = PROFILE_NEXT_IDX,$/;"	e	enum:__anon249
PROFILE_CORE_COUNT	sim/common/sim-profile.h	165;"	d
PROFILE_CORE_IDX	sim/common/sim-profile.h	/^  PROFILE_CORE_IDX,$/;"	e	enum:__anon654
PROFILE_CORE_P	sim/common/sim-profile.h	246;"	d
PROFILE_COUNT_CORE	sim/common/sim-profile.h	277;"	d
PROFILE_COUNT_CORE	sim/common/sim-profile.h	283;"	d
PROFILE_COUNT_FILLNOPS	sim/m32r/m32r-sim.h	106;"	d
PROFILE_COUNT_INSN	sim/common/sim-profile.h	251;"	d
PROFILE_COUNT_INSN	sim/common/sim-profile.h	257;"	d
PROFILE_COUNT_LONGINSNS	sim/m32r/m32r-sim.h	128;"	d
PROFILE_COUNT_PARINSNS	sim/m32r/m32r-sim.h	114;"	d
PROFILE_COUNT_READ	sim/common/sim-profile.h	261;"	d
PROFILE_COUNT_READ	sim/common/sim-profile.h	272;"	d
PROFILE_COUNT_SCACHE_CHAIN_LENGTH	sim/common/cgen-scache.h	141;"	d
PROFILE_COUNT_SCACHE_CHAIN_LENGTH	sim/common/cgen-scache.h	156;"	d
PROFILE_COUNT_SCACHE_FULL_FLUSH	sim/common/cgen-scache.h	146;"	d
PROFILE_COUNT_SCACHE_FULL_FLUSH	sim/common/cgen-scache.h	157;"	d
PROFILE_COUNT_SCACHE_HIT	sim/common/cgen-scache.h	131;"	d
PROFILE_COUNT_SCACHE_HIT	sim/common/cgen-scache.h	154;"	d
PROFILE_COUNT_SCACHE_MISS	sim/common/cgen-scache.h	136;"	d
PROFILE_COUNT_SCACHE_MISS	sim/common/cgen-scache.h	155;"	d
PROFILE_COUNT_SHORTINSNS	sim/m32r/m32r-sim.h	121;"	d
PROFILE_COUNT_WRITE	sim/common/sim-profile.h	266;"	d
PROFILE_COUNT_WRITE	sim/common/sim-profile.h	273;"	d
PROFILE_CPU_FREQ	sim/common/sim-profile.h	148;"	d
PROFILE_DATA	sim/common/sim-profile.h	/^} PROFILE_DATA;$/;"	t	typeref:struct:__anon655
PROFILE_FILE	sim/common/sim-profile.h	211;"	d
PROFILE_FLAGS	sim/common/sim-profile.h	139;"	d
PROFILE_FR400_H	sim/frv/profile-fr400.h	21;"	d
PROFILE_FR500_H	sim/frv/profile-fr500.h	21;"	d
PROFILE_FR550_H	sim/frv/profile-fr550.h	21;"	d
PROFILE_FREQ	sim/sh/sim-main.h	110;"	d
PROFILE_H	sim/frv/profile.h	21;"	d
PROFILE_HISTOGRAM_WIDTH	sim/common/sim-profile.h	110;"	d
PROFILE_INFO_CALLBACK_FN	sim/common/sim-profile.h	/^typedef void (PROFILE_INFO_CALLBACK_FN) (SIM_DESC, int);$/;"	t
PROFILE_INFO_CPU_CALLBACK	sim/common/sim-profile.h	216;"	d
PROFILE_INFO_CPU_CALLBACK_FN	sim/common/sim-profile.h	/^typedef void (PROFILE_INFO_CPU_CALLBACK_FN) (struct _sim_cpu *cpu, int verbose);$/;"	t
PROFILE_INSN_COUNT	sim/common/sim-profile.c	45;"	d	file:
PROFILE_INSN_COUNT	sim/common/sim-profile.h	152;"	d
PROFILE_INSN_IDX	sim/common/sim-profile.h	/^  PROFILE_INSN_IDX = 1,$/;"	e	enum:__anon654
PROFILE_INSN_P	sim/common/sim-profile.h	241;"	d
PROFILE_LABEL_WIDTH	sim/common/sim-profile.h	113;"	d
PROFILE_MEMORY_IDX	sim/common/sim-profile.h	/^  PROFILE_MEMORY_IDX,$/;"	e	enum:__anon654
PROFILE_MEMORY_P	sim/common/sim-profile.h	242;"	d
PROFILE_MODEL_CTI_STALL_CYCLES	sim/common/sim-profile.h	175;"	d
PROFILE_MODEL_CUR_INSN_CYCLES	sim/common/sim-profile.h	180;"	d
PROFILE_MODEL_IDX	sim/common/sim-profile.h	/^  PROFILE_MODEL_IDX,$/;"	e	enum:__anon654
PROFILE_MODEL_LOAD_STALL_CYCLES	sim/common/sim-profile.h	177;"	d
PROFILE_MODEL_P	sim/common/sim-profile.h	243;"	d
PROFILE_MODEL_TAKEN_COUNT	sim/common/sim-profile.h	184;"	d
PROFILE_MODEL_TOTAL_CYCLES	sim/common/sim-profile.h	172;"	d
PROFILE_MODEL_UNTAKEN_COUNT	sim/common/sim-profile.h	185;"	d
PROFILE_NEXT_IDX	sim/common/sim-profile.h	/^  PROFILE_NEXT_IDX$/;"	e	enum:__anon654
PROFILE_P	sim/common/sim-profile.h	235;"	d
PROFILE_PARALLEL_IDX	sim/frv/profile.h	/^  PROFILE_PARALLEL_IDX$/;"	e	enum:__anon249
PROFILE_PC_BUCKET_SIZE	sim/common/sim-profile.h	201;"	d
PROFILE_PC_COUNT	sim/common/sim-profile.h	203;"	d
PROFILE_PC_END	sim/common/sim-profile.c	44;"	d	file:
PROFILE_PC_END	sim/common/sim-profile.h	198;"	d
PROFILE_PC_EVENT	sim/common/sim-profile.h	205;"	d
PROFILE_PC_FREQ	sim/common/sim-profile.c	40;"	d	file:
PROFILE_PC_FREQ	sim/common/sim-profile.h	192;"	d
PROFILE_PC_IDX	sim/common/sim-profile.h	/^  PROFILE_PC_IDX,$/;"	e	enum:__anon654
PROFILE_PC_NR_BUCKETS	sim/common/sim-profile.c	41;"	d	file:
PROFILE_PC_NR_BUCKETS	sim/common/sim-profile.h	194;"	d
PROFILE_PC_P	sim/common/sim-profile.h	245;"	d
PROFILE_PC_SHIFT	sim/common/sim-profile.c	42;"	d	file:
PROFILE_PC_SHIFT	sim/common/sim-profile.h	200;"	d
PROFILE_PC_START	sim/common/sim-profile.c	43;"	d	file:
PROFILE_PC_START	sim/common/sim-profile.h	196;"	d
PROFILE_RANGE	sim/common/sim-profile.h	227;"	d
PROFILE_READ_COUNT	sim/common/sim-profile.h	157;"	d
PROFILE_SCACHE_IDX	sim/common/sim-profile.h	/^  PROFILE_SCACHE_IDX,$/;"	e	enum:__anon654
PROFILE_SCACHE_P	sim/common/sim-profile.h	244;"	d
PROFILE_SHIFT	sim/sh/sim-main.h	111;"	d
PROFILE_TOTAL_INSN_COUNT	sim/common/sim-profile.h	144;"	d
PROFILE_USEFUL_MASK	sim/common/sim-profile.h	61;"	d
PROFILE_WRITE_COUNT	sim/common/sim-profile.h	159;"	d
PROFILE_cache	sim/frv/profile.h	198;"	d
PROFILE_core	sim/common/sim-profile.h	87;"	d
PROFILE_insn	sim/common/sim-profile.h	82;"	d
PROFILE_memory	sim/common/sim-profile.h	83;"	d
PROFILE_model	sim/common/sim-profile.h	84;"	d
PROFILE_parallel	sim/frv/profile.h	199;"	d
PROFILE_pc	sim/common/sim-profile.h	86;"	d
PROFILE_scache	sim/common/sim-profile.h	85;"	d
PROG	gdb/gdbserver/server.h	52;"	d
PROG	gdb/gdbserver/server.h	54;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRAM_STACK	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define PROGRAM_STACK    0x000FF100$/;"	d
PROGRESS	include/progress.h	31;"	d
PROGSPACE_AND_THREAD_H	gdb/progspace-and-thread.h	20;"	d
PROGSPACE_H	gdb/progspace.h	22;"	d
PROLOGUE_VALUE_H	gdb/prologue-value.h	20;"	d
PROMPT	gdb/top.c	83;"	d	file:
PROMPTED	gdb/top.h	/^  PROMPTED,$/;"	e	enum:prompt_state
PROMPT_BLOCKED	gdb/top.h	/^  PROMPT_BLOCKED,$/;"	e	enum:prompt_state
PROMPT_ENDING_INDEX	readline/display.c	115;"	d	file:
PROMPT_NEEDED	gdb/top.h	/^  PROMPT_NEEDED,$/;"	e	enum:prompt_state
PROPERTY_GP32	gdb/mips-tdep.c	211;"	d	file:
PROPERTY_GP64	gdb/mips-tdep.c	212;"	d	file:
PROP_ADDR_OFFSET	gdb/gdbtypes.h	/^  PROP_ADDR_OFFSET, \/* Address offset.  *\/$/;"	e	enum:dynamic_prop_kind
PROP_CONST	gdb/gdbtypes.h	/^  PROP_CONST,     \/* Constant.  *\/$/;"	e	enum:dynamic_prop_kind
PROP_LOCEXPR	gdb/gdbtypes.h	/^  PROP_LOCEXPR,   \/* Location expression.  *\/$/;"	e	enum:dynamic_prop_kind
PROP_LOCLIST	gdb/gdbtypes.h	/^  PROP_LOCLIST    \/* Location list.  *\/$/;"	e	enum:dynamic_prop_kind
PROP_UNDEFINED	gdb/gdbtypes.h	/^  PROP_UNDEFINED, \/* Not defined.  *\/$/;"	e	enum:dynamic_prop_kind
PROTOCOL_DECODE	include/opcode/arc.h	/^  PROTOCOL_DECODE,$/;"	e	enum:__anon1255
PROT_ADI	gdb/testsuite/gdb.arch/sparc64-adi.c	48;"	d	file:
PROT_EXC	sim/erc32/erc32.c	102;"	d	file:
PROT_READ	gdb/testsuite/gdb.arch/spu-info.c	131;"	d	file:
PRPSINFO_OFFSET_PR_FNAME	bfd/elfnn-loongarch.c	3134;"	d	file:
PRPSINFO_OFFSET_PR_FNAME	bfd/elfnn-riscv.c	3520;"	d	file:
PRPSINFO_OFFSET_PR_FNAME	bfd/elfnn-riscv.c	3530;"	d	file:
PRPSINFO_OFFSET_PR_PID	bfd/elfnn-loongarch.c	3133;"	d	file:
PRPSINFO_OFFSET_PR_PID	bfd/elfnn-riscv.c	3519;"	d	file:
PRPSINFO_OFFSET_PR_PID	bfd/elfnn-riscv.c	3529;"	d	file:
PRPSINFO_OFFSET_PR_PSARGS	bfd/elfnn-loongarch.c	3135;"	d	file:
PRPSINFO_OFFSET_PR_PSARGS	bfd/elfnn-riscv.c	3521;"	d	file:
PRPSINFO_OFFSET_PR_PSARGS	bfd/elfnn-riscv.c	3531;"	d	file:
PRPSINFO_SIZE	bfd/elfnn-loongarch.c	3132;"	d	file:
PRPSINFO_SIZE	bfd/elfnn-riscv.c	3518;"	d	file:
PRPSINFO_SIZE	bfd/elfnn-riscv.c	3528;"	d	file:
PRPSINFO_SIZE_PR_FNAMW	bfd/elfnn-loongarch.c	3136;"	d	file:
PRPSINFO_SIZE_PR_PSARGS	bfd/elfnn-loongarch.c	3137;"	d	file:
PRS	opcodes/ppc-opc.c	2489;"	d	file:
PRSTATUS_OFFSET_PR_CURSIG	bfd/elfnn-loongarch.c	3127;"	d	file:
PRSTATUS_OFFSET_PR_CURSIG	bfd/elfnn-riscv.c	3514;"	d	file:
PRSTATUS_OFFSET_PR_CURSIG	bfd/elfnn-riscv.c	3524;"	d	file:
PRSTATUS_OFFSET_PR_PID	bfd/elfnn-loongarch.c	3128;"	d	file:
PRSTATUS_OFFSET_PR_PID	bfd/elfnn-riscv.c	3515;"	d	file:
PRSTATUS_OFFSET_PR_PID	bfd/elfnn-riscv.c	3525;"	d	file:
PRSTATUS_OFFSET_PR_REG	bfd/elfnn-loongarch.c	3129;"	d	file:
PRSTATUS_OFFSET_PR_REG	bfd/elfnn-riscv.c	3516;"	d	file:
PRSTATUS_OFFSET_PR_REG	bfd/elfnn-riscv.c	3526;"	d	file:
PRSTATUS_SIZE	bfd/elfnn-loongarch.c	3126;"	d	file:
PRSTATUS_SIZE	bfd/elfnn-riscv.c	3513;"	d	file:
PRSTATUS_SIZE	bfd/elfnn-riscv.c	3523;"	d	file:
PRT__C_ER	include/vms/prt.h	33;"	d
PRT__C_ERKW	include/vms/prt.h	32;"	d
PRT__C_EW	include/vms/prt.h	31;"	d
PRT__C_KR	include/vms/prt.h	29;"	d
PRT__C_KW	include/vms/prt.h	28;"	d
PRT__C_NA	include/vms/prt.h	26;"	d
PRT__C_RESERVED	include/vms/prt.h	27;"	d
PRT__C_SR	include/vms/prt.h	37;"	d
PRT__C_SREW	include/vms/prt.h	35;"	d
PRT__C_SRKW	include/vms/prt.h	36;"	d
PRT__C_SW	include/vms/prt.h	34;"	d
PRT__C_UR	include/vms/prt.h	41;"	d
PRT__C_UREW	include/vms/prt.h	39;"	d
PRT__C_URKW	include/vms/prt.h	40;"	d
PRT__C_URSW	include/vms/prt.h	38;"	d
PRT__C_UW	include/vms/prt.h	30;"	d
PRU_ELF_DATA	bfd/elf-bfd.h	/^  PRU_ELF_DATA,$/;"	e	enum:elf_target_id
PRU_INSN_LDI32	include/opcode/pru.h	133;"	d
PRU_INSN_MACRO	include/opcode/pru.h	129;"	d
PRU_NUM_OPCODES	opcodes/pru-opc.c	231;"	d	file:
PRU_NUM_OPCODES	opcodes/pru-opc.c	235;"	d	file:
PRU_NUM_REGS	opcodes/pru-opc.c	82;"	d	file:
PRU_NUM_REGS	opcodes/pru-opc.c	86;"	d	file:
PR_REGNUM	gdb/sh-tdep.h	/^    PR_REGNUM = 17,$/;"	e	enum:__anon1841
PR_ROT	opcodes/ia64-opc.h	54;"	d
PS	gdb/stubs/i386-stub.c	/^	       PS \/* also known as eflags *\/,$/;"	e	enum:regnames	file:
PS	gdb/stubs/m68k-stub.c	/^               PS,PC,$/;"	e	enum:regnames	file:
PS	opcodes/msp430-dis.c	38;"	d	file:
PS	opcodes/ppc-opc.c	2411;"	d	file:
PS	opcodes/rl78-dis.c	128;"	d	file:
PS	opcodes/rx-dis.c	128;"	d	file:
PS	sim/rl78/rl78.c	294;"	d	file:
PS	sim/rx/rx.c	650;"	d	file:
PS2	sim/rx/rx.c	651;"	d	file:
PSCALE	opcodes/rx-decode.c	/^static int PSCALE[] = { 4, 1, 1, 1, 2, 2, 2, 3, 4 };$/;"	v	file:
PSD	opcodes/ppc-opc.c	2468;"	d	file:
PSEUDO	opcodes/ia64-opc.h	39;"	d
PSEUDO_BANK_REGNUM	gdb/sh-tdep.h	/^    PSEUDO_BANK_REGNUM = 67,$/;"	e	enum:__anon1841
PSEUDO_CALLOUT_110	sim/aarch64/decode.h	/^  PSEUDO_CALLOUT_110, \/* CALLOUT -- bits [24,0] identify call\/ret sig.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_HALT_111	sim/aarch64/decode.h	/^  PSEUDO_HALT_111     \/* HALT -- bits [24, 0] identify halt code.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_000	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_000, \/* Unallocated.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_001	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_001, \/* Ditto.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_010	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_010, \/* Ditto.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_011	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_011, \/* Ditto.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_100	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_100, \/* Ditto.  *\/$/;"	e	enum:DispatchPseudo
PSEUDO_UNALLOC_101	sim/aarch64/decode.h	/^  PSEUDO_UNALLOC_101, \/* Ditto.  *\/$/;"	e	enum:DispatchPseudo
PSH	opcodes/sh-opc.h	/^    PSH,$/;"	e	enum:__anon61
PSIM_EXTERN_SEMANTICS	sim/ppc/inline.h	319;"	d
PSIM_EXTERN_SEMANTICS	sim/ppc/inline.h	322;"	d
PSIM_EXTERN_SEMANTICS	sim/ppc/inline.h	326;"	d
PSIM_INLINE	sim/ppc/std-config.h	596;"	d
PSIM_INLINE_ICACHE	sim/ppc/inline.h	366;"	d
PSIM_INLINE_ICACHE	sim/ppc/inline.h	369;"	d
PSIM_INLINE_ICACHE	sim/ppc/inline.h	373;"	d
PSIM_INLINE_IDECODE	sim/ppc/inline.h	342;"	d
PSIM_INLINE_IDECODE	sim/ppc/inline.h	345;"	d
PSIM_INLINE_IDECODE	sim/ppc/inline.h	349;"	d
PSIM_INLINE_LOCALS	sim/ppc/std-config.h	420;"	d
PSIM_INLINE_SEMANTICS	sim/ppc/inline.h	318;"	d
PSIM_INLINE_SEMANTICS	sim/ppc/inline.h	321;"	d
PSIM_INLINE_SEMANTICS	sim/ppc/inline.h	325;"	d
PSIM_INLINE_SUPPORT	sim/ppc/inline.h	390;"	d
PSIM_INLINE_SUPPORT	sim/ppc/inline.h	393;"	d
PSIM_INLINE_SUPPORT	sim/ppc/inline.h	397;"	d
PSIZE	sim/mips/sim-main.h	936;"	d
PSLOTS	sim/mips/sim-main.h	156;"	d
PSLower	sim/mips/sim-main.h	726;"	d
PSQ	opcodes/ppc-opc.c	2460;"	d	file:
PSQM	opcodes/ppc-opc.c	2464;"	d	file:
PSR	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
PSR	opcodes/ia64-opc.h	55;"	d
PSR	sim/cr16/cr16_sim.h	282;"	d
PSR_C	sim/cr16/cr16_sim.h	320;"	d
PSR_C	sim/erc32/exec.c	76;"	d	file:
PSR_CBITS	sim/arm/armemu.h	114;"	d
PSR_CC	sim/erc32/exec.c	77;"	d	file:
PSR_CR	sim/cr16/cr16_sim.h	/^  PSR_CR  = 10,$/;"	e	enum:__anon515
PSR_CWP	sim/erc32/exec.c	78;"	d	file:
PSR_CWP	sim/erc32/interf.c	34;"	d	file:
PSR_C_BIT	sim/cr16/cr16_sim.h	/^  PSR_C_BIT = 0x0001$/;"	e	enum:__anon516
PSR_DB	sim/cr16/cr16_sim.h	293;"	d
PSR_E	sim/cr16/cr16_sim.h	299;"	d
PSR_EF	gdb/sparc-nbsd-tdep.c	163;"	d	file:
PSR_EF	sim/erc32/exec.c	70;"	d	file:
PSR_ET	sim/erc32/exec.c	69;"	d	file:
PSR_E_BIT	sim/cr16/cr16_sim.h	/^  PSR_E_BIT = 0x0200,$/;"	e	enum:__anon516
PSR_F	sim/cr16/cr16_sim.h	308;"	d
PSR_FBITS	sim/arm/armemu.h	111;"	d
PSR_F_BIT	sim/cr16/cr16_sim.h	/^  PSR_F_BIT = 0x0020,$/;"	e	enum:__anon516
PSR_HW_MASK	sim/cr16/simops.c	/^  PSR_HW_MASK = (PSR_MASK)$/;"	e	enum:__anon517	file:
PSR_I	sim/cr16/cr16_sim.h	290;"	d
PSR_ICC	gdb/sparc64-tdep.c	1867;"	d	file:
PSR_IMPL	gdb/sparc64-tdep.c	1871;"	d	file:
PSR_I_BIT	sim/cr16/cr16_sim.h	/^  PSR_I_BIT = 0x0800,$/;"	e	enum:__anon516
PSR_L	opcodes/ia64-opc.h	56;"	d
PSR_L	sim/cr16/cr16_sim.h	314;"	d
PSR_L_BIT	sim/cr16/cr16_sim.h	/^  PSR_L_BIT = 0x0004,$/;"	e	enum:__anon516
PSR_MASK	sim/cr16/simops.c	/^  PSR_MASK = (PSR_I_BIT$/;"	e	enum:__anon517	file:
PSR_N	sim/cr16/cr16_sim.h	302;"	d
PSR_N	sim/erc32/exec.c	73;"	d	file:
PSR_N_BIT	sim/cr16/cr16_sim.h	/^  PSR_N_BIT = 0x0080,$/;"	e	enum:__anon516
PSR_P	sim/cr16/cr16_sim.h	296;"	d
PSR_PIL	sim/erc32/exec.c	79;"	d	file:
PSR_PS	sim/erc32/exec.c	71;"	d	file:
PSR_P_BIT	sim/cr16/cr16_sim.h	/^  PSR_P_BIT = 0x0400,$/;"	e	enum:__anon516
PSR_S	gdb/sparc64-tdep.c	1865;"	d	file:
PSR_S	sim/erc32/exec.c	72;"	d	file:
PSR_SBITS	sim/arm/armemu.h	112;"	d
PSR_SM	sim/cr16/cr16_sim.h	287;"	d
PSR_SYSCALL	gdb/sparc-linux-tdep.c	251;"	d	file:
PSR_T	sim/cr16/cr16_sim.h	317;"	d
PSR_T_BIT	sim/cr16/cr16_sim.h	/^  PSR_T_BIT = 0x0002,$/;"	e	enum:__anon516
PSR_U	sim/cr16/cr16_sim.h	311;"	d
PSR_UM	opcodes/ia64-opc.h	57;"	d
PSR_U_BIT	sim/cr16/cr16_sim.h	/^  PSR_U_BIT = 0x0008,$/;"	e	enum:__anon516
PSR_V	sim/erc32/exec.c	75;"	d	file:
PSR_V8PLUS	gdb/sparc64-tdep.c	1873;"	d	file:
PSR_VERS	gdb/sparc64-tdep.c	1869;"	d	file:
PSR_XBITS	sim/arm/armemu.h	113;"	d
PSR_XCC	gdb/sparc64-tdep.c	1874;"	d	file:
PSR_Z	sim/cr16/cr16_sim.h	305;"	d
PSR_Z	sim/erc32/exec.c	74;"	d	file:
PSR_Z_BIT	sim/cr16/cr16_sim.h	/^  PSR_Z_BIT = 0x0040,$/;"	e	enum:__anon516
PSSE	sim/bfin/dv-bfin_spi.h	32;"	d
PST_LANGUAGE	gdb/dbxread.c	104;"	d	file:
PST_NOT_SEARCHED	gdb/psympriv.h	/^    PST_NOT_SEARCHED,$/;"	e	enum:psymtab_search_status
PST_PRIVATE	gdb/mdebugread.c	103;"	d	file:
PST_SEARCHED_AND_FOUND	gdb/psympriv.h	/^    PST_SEARCHED_AND_FOUND,$/;"	e	enum:psymtab_search_status
PST_SEARCHED_AND_NOT_FOUND	gdb/psympriv.h	/^    PST_SEARCHED_AND_NOT_FOUND$/;"	e	enum:psymtab_search_status
PSUpper	sim/mips/sim-main.h	728;"	d
PSW	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
PSW	include/opcode/convex.h	49;"	d
PSW	opcodes/m10200-opc.c	96;"	d	file:
PSW	opcodes/m10300-opc.c	146;"	d	file:
PSW	opcodes/ppc-opc.c	1980;"	d	file:
PSW	sim/d10v/d10v_sim.h	311;"	d
PSW	sim/mn10300/mn10300_sim.h	66;"	d
PSW	sim/v850/sim-main.h	131;"	d
PSW1	sim/rl78/cpu.c	244;"	d	file:
PSWM	opcodes/ppc-opc.c	2454;"	d	file:
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld-d.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld-i.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld-id.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld-im.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld-ip.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld2w-d.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld2w-i.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld2w-id.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld2w-im.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-ld2w-ip.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-d.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-i.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-id.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-im.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-ip.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st-is.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-d.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-i.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-id.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-im.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-ip.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-ae-st2w-is.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-dbt.s	/^	PSW_BITS = PSW_DM$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-rdt.s	/^	PSW_BITS = PSW_C|PSW_F0|PSW_F1$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-rie-xx.s	/^	PSW_BITS = 0$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-rte.s	/^	PSW_BITS = PSW_C|PSW_F0|PSW_F1$/;"	d
PSW_BITS	sim/testsuite/d10v-elf/t-sadd.s	/^	PSW_BITS = PSW_FX|PSW_ST|PSW_SM$/;"	d
PSW_C	sim/d10v/d10v_sim.h	349;"	d
PSW_C	sim/mn10300/mn10300_sim.h	69;"	d
PSW_CR	sim/d10v/d10v_sim.h	/^  PSW_CR = 0,$/;"	e	enum:__anon499
PSW_CY	sim/v850/sim-main.h	152;"	d
PSW_C_BIT	sim/d10v/d10v_sim.h	/^  PSW_C_BIT =  0x0001,$/;"	e	enum:__anon500
PSW_DB	sim/d10v/d10v_sim.h	322;"	d
PSW_DB_BIT	sim/d10v/d10v_sim.h	/^  PSW_DB_BIT = 0x1000,$/;"	e	enum:__anon500
PSW_DM	sim/d10v/d10v_sim.h	325;"	d
PSW_DMP	sim/v850/sim-main.h	158;"	d
PSW_DM_BIT	sim/d10v/d10v_sim.h	/^  PSW_DM_BIT = 0x0800,$/;"	e	enum:__anon500
PSW_EA	sim/d10v/d10v_sim.h	319;"	d
PSW_EA_BIT	sim/d10v/d10v_sim.h	/^  PSW_EA_BIT = 0x2000,$/;"	e	enum:__anon500
PSW_EP	sim/v850/sim-main.h	149;"	d
PSW_F0	sim/d10v/d10v_sim.h	343;"	d
PSW_F0_BIT	sim/d10v/d10v_sim.h	/^  PSW_F0_BIT = 0x0008,$/;"	e	enum:__anon500
PSW_F1	sim/d10v/d10v_sim.h	346;"	d
PSW_F1_BIT	sim/d10v/d10v_sim.h	/^  PSW_F1_BIT = 0x0004,$/;"	e	enum:__anon500
PSW_FE	sim/mn10300/mn10300_sim.h	128;"	d
PSW_FX	sim/d10v/d10v_sim.h	337;"	d
PSW_FX_BIT	sim/d10v/d10v_sim.h	/^  PSW_FX_BIT = 0x0080,$/;"	e	enum:__anon500
PSW_HW_MASK	sim/d10v/simops.c	/^  PSW_HW_MASK = (PSW_MASK | PSW_DM_BIT)$/;"	e	enum:__anon503	file:
PSW_ID	sim/v850/sim-main.h	150;"	d
PSW_IE	sim/d10v/d10v_sim.h	328;"	d
PSW_IE	sim/mn10300/mn10300_sim.h	71;"	d
PSW_IE_BIT	sim/d10v/d10v_sim.h	/^  PSW_IE_BIT = 0x0400,$/;"	e	enum:__anon500
PSW_IMP	sim/v850/sim-main.h	159;"	d
PSW_LM	sim/mn10300/mn10300_sim.h	72;"	d
PSW_MASK	sim/d10v/simops.c	/^  PSW_MASK = (PSW_SM_BIT$/;"	e	enum:__anon503	file:
PSW_MD	sim/d10v/d10v_sim.h	334;"	d
PSW_MD_BIT	sim/d10v/d10v_sim.h	/^  PSW_MD_BIT = 0x0100,$/;"	e	enum:__anon500
PSW_N	sim/mn10300/mn10300_sim.h	68;"	d
PSW_NAMES	opcodes/xc16x-desc.h	/^} PSW_NAMES;$/;"	t	typeref:enum:psw_names
PSW_NP	sim/v850/sim-main.h	148;"	d
PSW_NPV	sim/v850/sim-main.h	157;"	d
PSW_OFFSET	gdb/m32r-linux-tdep.c	342;"	d	file:
PSW_OV	sim/v850/sim-main.h	153;"	d
PSW_REGMAP	gdb/m32r-linux-nat.c	59;"	d	file:
PSW_REGNO	sim/v850/sim-main.h	132;"	d
PSW_REGNUM	gdb/m32r-tdep.h	/^  PSW_REGNUM = 16,$/;"	e	enum:m32r_regnum
PSW_REGNUM	sim/m32r/m32r-sim.h	24;"	d
PSW_REGNUM	sim/m68hc11/sim-main.h	73;"	d
PSW_RP	sim/d10v/d10v_sim.h	331;"	d
PSW_RP_BIT	sim/d10v/d10v_sim.h	/^  PSW_RP_BIT = 0x0200,$/;"	e	enum:__anon500
PSW_S	sim/v850/sim-main.h	154;"	d
PSW_SAT	sim/v850/sim-main.h	151;"	d
PSW_SM	sim/d10v/d10v_sim.h	316;"	d
PSW_SM_BIT	sim/d10v/d10v_sim.h	/^  PSW_SM_BIT = 0x8000,$/;"	e	enum:__anon500
PSW_ST	sim/d10v/d10v_sim.h	340;"	d
PSW_ST_BIT	sim/d10v/d10v_sim.h	/^  PSW_ST_BIT = 0x0040,$/;"	e	enum:__anon500
PSW_US	sim/v850/sim-main.h	147;"	d
PSW_V	sim/mn10300/mn10300_sim.h	70;"	d
PSW_Z	sim/mn10300/mn10300_sim.h	67;"	d
PSW_Z	sim/v850/sim-main.h	155;"	d
PSWreg	gdb/stubs/m32r-stub.c	/^struct PSWreg$/;"	s	file:
PSYMBOL_CLASS	gdb/psympriv.h	54;"	d
PSYMBOL_DOMAIN	gdb/psympriv.h	53;"	d
PSYMPRIV_H	gdb/psympriv.h	21;"	d
PSYMTAB_H	gdb/psymtab.h	21;"	d
PS_CALLINC_MASK	gdb/xtensa-tdep.c	88;"	d	file:
PS_CALLINC_SHIFT	gdb/xtensa-tdep.c	87;"	d	file:
PS_EXC	gdb/xtensa-tdep.c	120;"	d	file:
PS_WOE	gdb/xtensa-tdep.c	119;"	d	file:
PT2H	sim/sh/interp.c	683;"	d	file:
PTID_H	gdb/common/ptid.h	21;"	d
PTR	gdb/testsuite/gdb.guile/scm-value.c	/^typedef struct s *PTR;$/;"	t	typeref:struct:s	file:
PTR	gdb/testsuite/gdb.python/py-value.c	/^typedef struct s *PTR;$/;"	t	typeref:struct:s	file:
PTR	include/ansidecl.h	73;"	d
PTR	include/ansidecl.h	94;"	d
PTR	libiberty/random.c	71;"	d	file:
PTR	libiberty/random.c	76;"	d	file:
PTR2op	include/opcode/bfin.h	/^} PTR2op;$/;"	t	typeref:struct:__anon1363
PTR2op_code_bits	include/opcode/bfin.h	1377;"	d
PTR2op_code_mask	include/opcode/bfin.h	1378;"	d
PTR2op_dst_bits	include/opcode/bfin.h	1371;"	d
PTR2op_dst_mask	include/opcode/bfin.h	1372;"	d
PTR2op_opc_bits	include/opcode/bfin.h	1375;"	d
PTR2op_opc_mask	include/opcode/bfin.h	1376;"	d
PTR2op_opcode	include/opcode/bfin.h	1370;"	d
PTR2op_src_bits	include/opcode/bfin.h	1373;"	d
PTR2op_src_mask	include/opcode/bfin.h	1374;"	d
PTRACE	gdb/darwin-nat.c	83;"	d	file:
PTRACE	sim/ppc/debug.h	143;"	d
PTRACE_ARCH_PRCTL	gdb/amd64-linux-nat.c	45;"	d	file:
PTRACE_ARCH_PRCTL	gdb/gdbserver/linux-x86-low.c	84;"	d	file:
PTRACE_EVENT_CLONE	gdb/nat/linux-ptrace.h	74;"	d
PTRACE_EVENT_EXEC	gdb/nat/linux-ptrace.h	75;"	d
PTRACE_EVENT_EXIT	gdb/nat/linux-ptrace.h	77;"	d
PTRACE_EVENT_FORK	gdb/nat/linux-ptrace.h	72;"	d
PTRACE_EVENT_VFORK	gdb/nat/linux-ptrace.h	73;"	d
PTRACE_EVENT_VFORK_DONE	gdb/nat/linux-ptrace.h	76;"	d
PTRACE_GETEVENTMSG	gdb/nat/linux-ptrace.h	60;"	d
PTRACE_GETEVRREGS	gdb/nat/ppc-linux.h	81;"	d
PTRACE_GETFDPIC	gdb/nat/linux-ptrace.h	88;"	d
PTRACE_GETFDPIC_EXEC	gdb/nat/linux-ptrace.h	89;"	d
PTRACE_GETFDPIC_INTERP	gdb/nat/linux-ptrace.h	90;"	d
PTRACE_GETFPREGS	gdb/ppc-linux-nat.c	145;"	d	file:
PTRACE_GETFPREGS	gdb/sparc-nat.c	74;"	d	file:
PTRACE_GETHBPREGS	gdb/arm-linux-nat.c	63;"	d	file:
PTRACE_GETHBPREGS	gdb/gdbserver/linux-arm-low.c	64;"	d	file:
PTRACE_GETREGS	gdb/ppc-linux-nat.c	139;"	d	file:
PTRACE_GETREGS	gdb/sparc-nat.c	66;"	d	file:
PTRACE_GETREGSET	gdb/nat/linux-ptrace.h	48;"	d
PTRACE_GETSIGINFO	gdb/nat/linux-ptrace.h	43;"	d
PTRACE_GETSIGINFO	gdb/ppc-linux-nat.c	62;"	d	file:
PTRACE_GETVFPREGS	gdb/arm-linux-nat.c	58;"	d	file:
PTRACE_GETVFPREGS	gdb/gdbserver/linux-arm-low.c	59;"	d	file:
PTRACE_GETVRREGS	gdb/nat/ppc-linux.h	67;"	d
PTRACE_GETVSXREGS	gdb/nat/ppc-linux.h	73;"	d
PTRACE_GETWMMXREGS	gdb/arm-linux-nat.c	53;"	d	file:
PTRACE_GETWMMXREGS	gdb/gdbserver/linux-arm-low.c	54;"	d	file:
PTRACE_GET_DEBUGREG	gdb/ppc-linux-nat.c	56;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/arm-linux-nat.c	49;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-arm-low.c	50;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-crisv32-low.c	31;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-mips-low.c	50;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-nios2-low.c	31;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-tic6x-low.c	33;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/gdbserver/linux-x86-low.c	79;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/m68k-linux-nat.c	57;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/mips-linux-nat.c	42;"	d	file:
PTRACE_GET_THREAD_AREA	gdb/x86-linux-nat.c	303;"	d	file:
PTRACE_GET_WATCH_REGS	gdb/nat/loongarch-linux-watch.h	30;"	d
PTRACE_GET_WATCH_REGS	gdb/nat/mips-linux-watch.h	30;"	d
PTRACE_O_EXITKILL	gdb/nat/linux-ptrace.h	83;"	d
PTRACE_O_TRACECLONE	gdb/nat/linux-ptrace.h	66;"	d
PTRACE_O_TRACEEXEC	gdb/nat/linux-ptrace.h	67;"	d
PTRACE_O_TRACEEXIT	gdb/nat/linux-ptrace.h	69;"	d
PTRACE_O_TRACEFORK	gdb/nat/linux-ptrace.h	64;"	d
PTRACE_O_TRACESYSGOOD	gdb/nat/linux-ptrace.h	63;"	d
PTRACE_O_TRACEVFORK	gdb/nat/linux-ptrace.h	65;"	d
PTRACE_O_TRACEVFORKDONE	gdb/nat/linux-ptrace.h	68;"	d
PTRACE_SETEVRREGS	gdb/nat/ppc-linux.h	82;"	d
PTRACE_SETFPREGS	gdb/ppc-linux-nat.c	148;"	d	file:
PTRACE_SETFPREGS	gdb/sparc-nat.c	78;"	d	file:
PTRACE_SETHBPREGS	gdb/arm-linux-nat.c	64;"	d	file:
PTRACE_SETHBPREGS	gdb/gdbserver/linux-arm-low.c	65;"	d	file:
PTRACE_SETOPTIONS	gdb/nat/linux-ptrace.h	59;"	d
PTRACE_SETREGS	gdb/ppc-linux-nat.c	142;"	d	file:
PTRACE_SETREGS	gdb/sparc-nat.c	70;"	d	file:
PTRACE_SETREGSET	gdb/nat/linux-ptrace.h	52;"	d
PTRACE_SETSIGINFO	gdb/nat/linux-ptrace.h	44;"	d
PTRACE_SETVFPREGS	gdb/arm-linux-nat.c	59;"	d	file:
PTRACE_SETVFPREGS	gdb/gdbserver/linux-arm-low.c	60;"	d	file:
PTRACE_SETVRREGS	gdb/nat/ppc-linux.h	68;"	d
PTRACE_SETVSXREGS	gdb/nat/ppc-linux.h	74;"	d
PTRACE_SETWMMXREGS	gdb/arm-linux-nat.c	54;"	d	file:
PTRACE_SETWMMXREGS	gdb/gdbserver/linux-arm-low.c	55;"	d	file:
PTRACE_SET_DEBUGREG	gdb/ppc-linux-nat.c	59;"	d	file:
PTRACE_SET_WATCH_REGS	gdb/nat/loongarch-linux-watch.h	31;"	d
PTRACE_SET_WATCH_REGS	gdb/nat/mips-linux-watch.h	31;"	d
PTRACE_TYPE_ARG3	gdb/gdbserver/spu-low.c	39;"	d	file:
PTRACE_TYPE_ARG3	gdb/nat/gdb_ptrace.h	141;"	d
PTRACE_TYPE_ARG3	gdb/nat/gdb_ptrace.h	142;"	d
PTRACE_TYPE_ARG3	gdb/nat/linux-ptrace.h	35;"	d
PTRACE_TYPE_ARG4	gdb/nat/linux-ptrace.h	39;"	d
PTRACE_TYPE_RET	gdb/gdbserver/spu-low.c	38;"	d	file:
PTRACE_XFER_TYPE	gdb/gdbserver/linux-low.h	31;"	d
PTRSZ	sim/m32c/syscalls.c	148;"	d	file:
PTRSZ	sim/rx/syscalls.c	113;"	d	file:
PTR_INT_TYPE	libiberty/regex.c	48;"	d	file:
PTR_INT_TYPE	libiberty/regex.c	52;"	d	file:
PTR_T	readline/ansi_stdlib.h	37;"	d
PTR_T	readline/ansi_stdlib.h	39;"	d
PTR_T	readline/xmalloc.h	34;"	d
PTR_T	readline/xmalloc.h	36;"	d
PTWO	sim/h8300/writecode.c	33;"	d	file:
PTYRANGE0	readline/examples/rlfe/pty.c	63;"	d	file:
PTYRANGE1	readline/examples/rlfe/pty.c	66;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	151;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	168;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	192;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	220;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	246;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	289;"	d	file:
PTY_DONE	readline/examples/rlfe/pty.c	319;"	d	file:
PT_AARCH64_ARCHEXT	include/elf/aarch64.h	28;"	d
PT_ARM_EXIDX	include/elf/arm.h	39;"	d
PT_ATTACH	gdb/nat/gdb_ptrace.h	99;"	d
PT_C6000_PHATTR	include/elf/tic6x.h	105;"	d
PT_CONTINUE	gdb/nat/gdb_ptrace.h	77;"	d
PT_CONTINUE	gdb/nat/gdb_ptrace.h	79;"	d
PT_CR27	gdb/hppa-linux-offsets.h	96;"	d
PT_DATA_ADDR	gdb/gdbserver/linux-low.c	87;"	d	file:
PT_DATA_ADDR	gdb/gdbserver/linux-low.c	93;"	d	file:
PT_DATA_ADDR	gdb/gdbserver/linux-low.c	97;"	d	file:
PT_DETACH	gdb/nat/gdb_ptrace.h	105;"	d
PT_DYNAMIC	include/elf/common.h	453;"	d
PT_FR0	gdb/hppa-linux-offsets.h	52;"	d
PT_FR1	gdb/hppa-linux-offsets.h	53;"	d
PT_FR10	gdb/hppa-linux-offsets.h	62;"	d
PT_FR11	gdb/hppa-linux-offsets.h	63;"	d
PT_FR12	gdb/hppa-linux-offsets.h	64;"	d
PT_FR13	gdb/hppa-linux-offsets.h	65;"	d
PT_FR14	gdb/hppa-linux-offsets.h	66;"	d
PT_FR15	gdb/hppa-linux-offsets.h	67;"	d
PT_FR16	gdb/hppa-linux-offsets.h	68;"	d
PT_FR17	gdb/hppa-linux-offsets.h	69;"	d
PT_FR18	gdb/hppa-linux-offsets.h	70;"	d
PT_FR19	gdb/hppa-linux-offsets.h	71;"	d
PT_FR2	gdb/hppa-linux-offsets.h	54;"	d
PT_FR20	gdb/hppa-linux-offsets.h	72;"	d
PT_FR21	gdb/hppa-linux-offsets.h	73;"	d
PT_FR22	gdb/hppa-linux-offsets.h	74;"	d
PT_FR23	gdb/hppa-linux-offsets.h	75;"	d
PT_FR24	gdb/hppa-linux-offsets.h	76;"	d
PT_FR25	gdb/hppa-linux-offsets.h	77;"	d
PT_FR26	gdb/hppa-linux-offsets.h	78;"	d
PT_FR27	gdb/hppa-linux-offsets.h	79;"	d
PT_FR28	gdb/hppa-linux-offsets.h	80;"	d
PT_FR29	gdb/hppa-linux-offsets.h	81;"	d
PT_FR3	gdb/hppa-linux-offsets.h	55;"	d
PT_FR30	gdb/hppa-linux-offsets.h	82;"	d
PT_FR31	gdb/hppa-linux-offsets.h	83;"	d
PT_FR4	gdb/hppa-linux-offsets.h	56;"	d
PT_FR5	gdb/hppa-linux-offsets.h	57;"	d
PT_FR6	gdb/hppa-linux-offsets.h	58;"	d
PT_FR7	gdb/hppa-linux-offsets.h	59;"	d
PT_FR8	gdb/hppa-linux-offsets.h	60;"	d
PT_FR9	gdb/hppa-linux-offsets.h	61;"	d
PT_GNU_EH_FRAME	include/elf/common.h	464;"	d
PT_GNU_MBIND_HI	include/elf/common.h	472;"	d
PT_GNU_MBIND_LO	include/elf/common.h	471;"	d
PT_GNU_MBIND_NUM	include/elf/common.h	470;"	d
PT_GNU_RELRO	include/elf/common.h	467;"	d
PT_GNU_STACK	include/elf/common.h	466;"	d
PT_GR1	gdb/hppa-linux-offsets.h	21;"	d
PT_GR10	gdb/hppa-linux-offsets.h	30;"	d
PT_GR11	gdb/hppa-linux-offsets.h	31;"	d
PT_GR12	gdb/hppa-linux-offsets.h	32;"	d
PT_GR13	gdb/hppa-linux-offsets.h	33;"	d
PT_GR14	gdb/hppa-linux-offsets.h	34;"	d
PT_GR15	gdb/hppa-linux-offsets.h	35;"	d
PT_GR16	gdb/hppa-linux-offsets.h	36;"	d
PT_GR17	gdb/hppa-linux-offsets.h	37;"	d
PT_GR18	gdb/hppa-linux-offsets.h	38;"	d
PT_GR19	gdb/hppa-linux-offsets.h	39;"	d
PT_GR2	gdb/hppa-linux-offsets.h	22;"	d
PT_GR20	gdb/hppa-linux-offsets.h	40;"	d
PT_GR21	gdb/hppa-linux-offsets.h	41;"	d
PT_GR22	gdb/hppa-linux-offsets.h	42;"	d
PT_GR23	gdb/hppa-linux-offsets.h	43;"	d
PT_GR24	gdb/hppa-linux-offsets.h	44;"	d
PT_GR25	gdb/hppa-linux-offsets.h	45;"	d
PT_GR26	gdb/hppa-linux-offsets.h	46;"	d
PT_GR27	gdb/hppa-linux-offsets.h	47;"	d
PT_GR28	gdb/hppa-linux-offsets.h	48;"	d
PT_GR29	gdb/hppa-linux-offsets.h	49;"	d
PT_GR3	gdb/hppa-linux-offsets.h	23;"	d
PT_GR30	gdb/hppa-linux-offsets.h	50;"	d
PT_GR31	gdb/hppa-linux-offsets.h	51;"	d
PT_GR4	gdb/hppa-linux-offsets.h	24;"	d
PT_GR5	gdb/hppa-linux-offsets.h	25;"	d
PT_GR6	gdb/hppa-linux-offsets.h	26;"	d
PT_GR7	gdb/hppa-linux-offsets.h	27;"	d
PT_GR8	gdb/hppa-linux-offsets.h	28;"	d
PT_GR9	gdb/hppa-linux-offsets.h	29;"	d
PT_HIOS	include/elf/common.h	460;"	d
PT_HIPROC	include/elf/common.h	462;"	d
PT_HP_CORE_COMM	include/elf/hppa.h	605;"	d
PT_HP_CORE_KERNEL	include/elf/hppa.h	604;"	d
PT_HP_CORE_LOADABLE	include/elf/hppa.h	607;"	d
PT_HP_CORE_MMF	include/elf/hppa.h	610;"	d
PT_HP_CORE_NONE	include/elf/hppa.h	602;"	d
PT_HP_CORE_PROC	include/elf/hppa.h	606;"	d
PT_HP_CORE_SHM	include/elf/hppa.h	609;"	d
PT_HP_CORE_STACK	include/elf/hppa.h	608;"	d
PT_HP_CORE_UTSNAME	include/elf/hppa.h	616;"	d
PT_HP_CORE_VERSION	include/elf/hppa.h	603;"	d
PT_HP_FASTBIND	include/elf/hppa.h	612;"	d
PT_HP_HSL_ANNOT	include/elf/hppa.h	614;"	d
PT_HP_OPT_ANNOT	include/elf/hppa.h	613;"	d
PT_HP_PARALLEL	include/elf/hppa.h	611;"	d
PT_HP_STACK	include/elf/hppa.h	615;"	d
PT_HP_TLS	include/elf/hppa.h	601;"	d
PT_IAOQ0	gdb/hppa-linux-offsets.h	94;"	d
PT_IAOQ1	gdb/hppa-linux-offsets.h	95;"	d
PT_IASQ0	gdb/hppa-linux-offsets.h	92;"	d
PT_IASQ1	gdb/hppa-linux-offsets.h	93;"	d
PT_IA_64_ARCHEXT	include/elf/ia64.h	121;"	d
PT_IA_64_HP_HSL_ANOT	include/elf/ia64.h	129;"	d
PT_IA_64_HP_OPT_ANOT	include/elf/ia64.h	128;"	d
PT_IA_64_HP_STACK	include/elf/ia64.h	130;"	d
PT_IA_64_UNWIND	include/elf/ia64.h	122;"	d
PT_IIR	gdb/hppa-linux-offsets.h	101;"	d
PT_INTERP	include/elf/common.h	454;"	d
PT_IOR	gdb/hppa-linux-offsets.h	103;"	d
PT_ISR	gdb/hppa-linux-offsets.h	102;"	d
PT_KILL	gdb/nat/gdb_ptrace.h	84;"	d
PT_KPC	gdb/hppa-linux-offsets.h	99;"	d
PT_KSP	gdb/hppa-linux-offsets.h	98;"	d
PT_LOAD	include/elf/common.h	452;"	d
PT_LOOS	include/elf/common.h	459;"	d
PT_LOPROC	include/elf/common.h	461;"	d
PT_MIPS_ABIFLAGS	include/elf/mips.h	619;"	d
PT_MIPS_OPTIONS	include/elf/mips.h	616;"	d
PT_MIPS_REGINFO	include/elf/mips.h	610;"	d
PT_MIPS_RTPROC	include/elf/mips.h	613;"	d
PT_NOTE	include/elf/common.h	455;"	d
PT_NULL	include/elf/common.h	451;"	d
PT_ORIG_R28	gdb/hppa-linux-offsets.h	97;"	d
PT_ORIG_R3	gdb/nat/ppc-linux.h	26;"	d
PT_PARISC_ARCHEXT	include/elf/hppa.h	509;"	d
PT_PARISC_UNWIND	include/elf/hppa.h	510;"	d
PT_PARISC_WEAKORDER	include/elf/hppa.h	511;"	d
PT_PHDR	include/elf/common.h	457;"	d
PT_PSW	gdb/hppa-linux-offsets.h	20;"	d
PT_READ_D	gdb/nat/gdb_ptrace.h	51;"	d
PT_READ_I	gdb/nat/gdb_ptrace.h	47;"	d
PT_READ_U	gdb/nat/gdb_ptrace.h	55;"	d
PT_S390_PGSTE	include/elf/s390.h	41;"	d
PT_SAR	gdb/hppa-linux-offsets.h	100;"	d
PT_SHLIB	include/elf/common.h	456;"	d
PT_SPU_INFO	include/elf/spu.h	55;"	d
PT_SR0	gdb/hppa-linux-offsets.h	84;"	d
PT_SR1	gdb/hppa-linux-offsets.h	85;"	d
PT_SR2	gdb/hppa-linux-offsets.h	86;"	d
PT_SR3	gdb/hppa-linux-offsets.h	87;"	d
PT_SR4	gdb/hppa-linux-offsets.h	88;"	d
PT_SR5	gdb/hppa-linux-offsets.h	89;"	d
PT_SR6	gdb/hppa-linux-offsets.h	90;"	d
PT_SR7	gdb/hppa-linux-offsets.h	91;"	d
PT_STEP	gdb/nat/gdb_ptrace.h	89;"	d
PT_STEP	gdb/nat/gdb_ptrace.h	91;"	d
PT_SUNW_EH_FRAME	include/elf/common.h	465;"	d
PT_SYSCALL	gdb/nat/gdb_ptrace.h	118;"	d
PT_SYSCALL	gdb/nat/gdb_ptrace.h	120;"	d
PT_TEXT_ADDR	gdb/gdbserver/linux-low.c	86;"	d	file:
PT_TEXT_ADDR	gdb/gdbserver/linux-low.c	91;"	d	file:
PT_TEXT_ADDR	gdb/gdbserver/linux-low.c	96;"	d	file:
PT_TEXT_END_ADDR	gdb/gdbserver/linux-low.c	88;"	d	file:
PT_TEXT_END_ADDR	gdb/gdbserver/linux-low.c	92;"	d	file:
PT_TEXT_END_ADDR	gdb/gdbserver/linux-low.c	98;"	d	file:
PT_TLS	include/elf/common.h	458;"	d
PT_TRACE_ME	gdb/nat/gdb_ptrace.h	43;"	d
PT_TRAP	gdb/nat/ppc-linux.h	29;"	d
PT_WRITE_D	gdb/nat/gdb_ptrace.h	63;"	d
PT_WRITE_I	gdb/nat/gdb_ptrace.h	59;"	d
PT_WRITE_U	gdb/nat/gdb_ptrace.h	67;"	d
PUB000	sim/bfin/dv-bfin_otp.h	49;"	d
PUBCRC000	sim/bfin/dv-bfin_otp.h	50;"	d
PUBLIC_MODE	libiberty/pex-unix.c	110;"	d	file:
PUBLIC_MODE	libiberty/pex-unix.c	113;"	d	file:
PULL	zlib/contrib/infback9/infback9.c	125;"	d	file:
PULL	zlib/infback.c	158;"	d	file:
PULL2	zlib/examples/gzlog.c	278;"	d	file:
PULL4	zlib/examples/gzlog.c	279;"	d	file:
PULL8	zlib/examples/gzlog.c	280;"	d	file:
PULLBYTE	zlib/contrib/infback9/infback9.c	139;"	d	file:
PULLBYTE	zlib/infback.c	172;"	d	file:
PULLBYTE	zlib/inflate.c	506;"	d	file:
PURPLE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      PURPLE,$/;"	e	enum:__anon1973	file:
PUSH	include/opcode/arc.h	/^  PUSH,$/;"	e	enum:__anon1255
PUSH	opcodes/m32c-asm.c	916;"	d	file:
PUSH	opcodes/m32c-dis.c	191;"	d	file:
PUSHGO_INSN_BYTE	include/opcode/mmix.h	176;"	d
PUSHRBP	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^#define PUSHRBP push %rbp; mov %rsp, %rbp; nop$/;"	d
PUSHRBP	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*1*\/	PUSHRBP$/;"	l
PUSH_FAILURE_ELT	libiberty/regex.c	1563;"	d	file:
PUSH_FAILURE_ELT	libiberty/regex.c	8155;"	d	file:
PUSH_FAILURE_INT	libiberty/regex.c	1557;"	d	file:
PUSH_FAILURE_INT	libiberty/regex.c	8154;"	d	file:
PUSH_FAILURE_POINT	libiberty/regex.c	1591;"	d	file:
PUSH_FAILURE_POINT	libiberty/regex.c	8161;"	d	file:
PUSH_FAILURE_POINTER	libiberty/regex.c	1551;"	d	file:
PUSH_FAILURE_POINTER	libiberty/regex.c	8153;"	d	file:
PUSH_PATTERN_OP	libiberty/regex.c	1541;"	d	file:
PUSH_PATTERN_OP	libiberty/regex.c	8152;"	d	file:
PUT2	zlib/examples/gzlog.c	283;"	d	file:
PUT4	zlib/examples/gzlog.c	284;"	d	file:
PUT8	zlib/examples/gzlog.c	285;"	d	file:
PUT_AOUTHDR_BSIZE	bfd/coff-alpha.c	57;"	d	file:
PUT_AOUTHDR_BSIZE	bfd/coff64-rs6000.c	44;"	d	file:
PUT_AOUTHDR_BSIZE	bfd/coffswap.h	122;"	d
PUT_AOUTHDR_BSIZE	bfd/libpei.h	149;"	d
PUT_AOUTHDR_DATA_START	bfd/coff-alpha.c	63;"	d	file:
PUT_AOUTHDR_DATA_START	bfd/coff64-rs6000.c	36;"	d	file:
PUT_AOUTHDR_DATA_START	bfd/coffswap.h	140;"	d
PUT_AOUTHDR_DATA_START	bfd/libpei.h	167;"	d
PUT_AOUTHDR_DSIZE	bfd/coff-alpha.c	55;"	d	file:
PUT_AOUTHDR_DSIZE	bfd/coff64-rs6000.c	42;"	d	file:
PUT_AOUTHDR_DSIZE	bfd/coffswap.h	116;"	d
PUT_AOUTHDR_DSIZE	bfd/libpei.h	143;"	d
PUT_AOUTHDR_ENTRY	bfd/coff-alpha.c	59;"	d	file:
PUT_AOUTHDR_ENTRY	bfd/coff64-rs6000.c	46;"	d	file:
PUT_AOUTHDR_ENTRY	bfd/coffswap.h	128;"	d
PUT_AOUTHDR_ENTRY	bfd/libpei.h	155;"	d
PUT_AOUTHDR_TEXT_START	bfd/coff-alpha.c	61;"	d	file:
PUT_AOUTHDR_TEXT_START	bfd/coff64-rs6000.c	38;"	d	file:
PUT_AOUTHDR_TEXT_START	bfd/coffswap.h	134;"	d
PUT_AOUTHDR_TEXT_START	bfd/libpei.h	161;"	d
PUT_AOUTHDR_TSIZE	bfd/coff-alpha.c	53;"	d	file:
PUT_AOUTHDR_TSIZE	bfd/coff64-rs6000.c	40;"	d	file:
PUT_AOUTHDR_TSIZE	bfd/coffswap.h	110;"	d
PUT_AOUTHDR_TSIZE	bfd/libpei.h	137;"	d
PUT_BYTE	sim/bfin/bfin-sim.h	323;"	d
PUT_BYTE	sim/ft32/interp.c	231;"	d	file:
PUT_CHAR	libiberty/regex.c	616;"	d	file:
PUT_CHAR	libiberty/regex.c	627;"	d	file:
PUT_CHAR	libiberty/regex.c	8203;"	d	file:
PUT_FCN_ENDNDX	bfd/coffswap.h	45;"	d
PUT_FCN_ENDNDX	bfd/libpei.h	72;"	d
PUT_FCN_LNNOPTR	bfd/coffswap.h	41;"	d
PUT_FCN_LNNOPTR	bfd/libpei.h	68;"	d
PUT_FILEHDR_SYMPTR	bfd/coff-alpha.c	51;"	d	file:
PUT_FILEHDR_SYMPTR	bfd/coff64-rs6000.c	34;"	d	file:
PUT_FILEHDR_SYMPTR	bfd/coffswap.h	102;"	d
PUT_FILEHDR_SYMPTR	bfd/libpei.h	129;"	d
PUT_LINENO_LNNO	bfd/coffswap.h	93;"	d
PUT_LINENO_LNNO	bfd/libpei.h	120;"	d
PUT_LINENO_LNNO	include/coff/external.h	132;"	d
PUT_LINENO_LNNO	include/coff/external.h	136;"	d
PUT_LNSZ_LNNO	bfd/coffswap.h	57;"	d
PUT_LNSZ_LNNO	bfd/libpei.h	84;"	d
PUT_LNSZ_SIZE	bfd/coffswap.h	61;"	d
PUT_LNSZ_SIZE	bfd/libpei.h	88;"	d
PUT_LNSZ_SIZE	include/coff/ti.h	482;"	d
PUT_LONG	sim/bfin/bfin-sim.h	325;"	d
PUT_MAGIC	bfd/libaout.h	60;"	d
PUT_MAGIC	bfd/libaout.h	72;"	d
PUT_MAGIC	bfd/libaout.h	83;"	d
PUT_OPTHDR_IMAGE_BASE	bfd/libpei.h	211;"	d
PUT_OPTHDR_IMAGE_BASE	bfd/libpei.h	246;"	d
PUT_OPTHDR_IMAGE_BASE	bfd/libpei.h	281;"	d
PUT_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	219;"	d
PUT_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	254;"	d
PUT_OPTHDR_SIZE_OF_HEAP_COMMIT	bfd/libpei.h	289;"	d
PUT_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	217;"	d
PUT_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	252;"	d
PUT_OPTHDR_SIZE_OF_HEAP_RESERVE	bfd/libpei.h	287;"	d
PUT_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	215;"	d
PUT_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	250;"	d
PUT_OPTHDR_SIZE_OF_STACK_COMMIT	bfd/libpei.h	285;"	d
PUT_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	213;"	d
PUT_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	248;"	d
PUT_OPTHDR_SIZE_OF_STACK_RESERVE	bfd/libpei.h	283;"	d
PUT_RELOC_VADDR	bfd/coff64-rs6000.c	66;"	d	file:
PUT_RELOC_VADDR	bfd/coffswap.h	209;"	d
PUT_SCNHDR_FLAGS	bfd/coff-tic80.c	49;"	d	file:
PUT_SCNHDR_FLAGS	bfd/coffswap.h	202;"	d
PUT_SCNHDR_FLAGS	include/coff/ti.h	260;"	d
PUT_SCNHDR_FLAGS	include/coff/ti.h	301;"	d
PUT_SCNHDR_LNNOPTR	bfd/coff-alpha.c	75;"	d	file:
PUT_SCNHDR_LNNOPTR	bfd/coff64-rs6000.c	58;"	d	file:
PUT_SCNHDR_LNNOPTR	bfd/coffswap.h	178;"	d
PUT_SCNHDR_LNNOPTR	bfd/libpei.h	205;"	d
PUT_SCNHDR_NLNNO	bfd/coff64-rs6000.c	64;"	d	file:
PUT_SCNHDR_NLNNO	bfd/coffswap.h	196;"	d
PUT_SCNHDR_NLNNO	include/coff/ti.h	240;"	d
PUT_SCNHDR_NLNNO	include/coff/ti.h	297;"	d
PUT_SCNHDR_NRELOC	bfd/coff64-rs6000.c	61;"	d	file:
PUT_SCNHDR_NRELOC	bfd/coffswap.h	187;"	d
PUT_SCNHDR_NRELOC	include/coff/ti.h	227;"	d
PUT_SCNHDR_PADDR	bfd/coff-alpha.c	65;"	d	file:
PUT_SCNHDR_PADDR	bfd/coff64-rs6000.c	48;"	d	file:
PUT_SCNHDR_PADDR	bfd/coffswap.h	148;"	d
PUT_SCNHDR_PADDR	bfd/libpei.h	175;"	d
PUT_SCNHDR_PAGE	include/coff/ti.h	281;"	d
PUT_SCNHDR_PAGE	include/coff/ti.h	306;"	d
PUT_SCNHDR_RELPTR	bfd/coff-alpha.c	73;"	d	file:
PUT_SCNHDR_RELPTR	bfd/coff64-rs6000.c	56;"	d	file:
PUT_SCNHDR_RELPTR	bfd/coffswap.h	172;"	d
PUT_SCNHDR_RELPTR	bfd/libpei.h	199;"	d
PUT_SCNHDR_SCNPTR	bfd/coff-alpha.c	71;"	d	file:
PUT_SCNHDR_SCNPTR	bfd/coff64-rs6000.c	54;"	d	file:
PUT_SCNHDR_SCNPTR	bfd/coffswap.h	166;"	d
PUT_SCNHDR_SCNPTR	bfd/libpei.h	193;"	d
PUT_SCNHDR_SIZE	bfd/coff-alpha.c	69;"	d	file:
PUT_SCNHDR_SIZE	bfd/coff64-rs6000.c	52;"	d	file:
PUT_SCNHDR_SIZE	bfd/coffswap.h	160;"	d
PUT_SCNHDR_SIZE	bfd/libpei.h	187;"	d
PUT_SCNHDR_SIZE	include/coff/ti.h	317;"	d
PUT_SCNHDR_VADDR	bfd/coff-alpha.c	67;"	d	file:
PUT_SCNHDR_VADDR	bfd/coff64-rs6000.c	50;"	d	file:
PUT_SCNHDR_VADDR	bfd/coffswap.h	154;"	d
PUT_SCNHDR_VADDR	bfd/libpei.h	181;"	d
PUT_SCN_NLINNO	bfd/coffswap.h	85;"	d
PUT_SCN_NLINNO	bfd/libpei.h	112;"	d
PUT_SCN_NRELOC	bfd/coffswap.h	81;"	d
PUT_SCN_NRELOC	bfd/libpei.h	108;"	d
PUT_SCN_SCNLEN	bfd/coffswap.h	77;"	d
PUT_SCN_SCNLEN	bfd/libpei.h	104;"	d
PUT_SCN_SCNLEN	include/coff/ti.h	475;"	d
PUT_WORD	bfd/libaout.h	59;"	d
PUT_WORD	bfd/libaout.h	71;"	d
PUT_WORD	bfd/libaout.h	82;"	d
PUT_WORD	sim/bfin/bfin-sim.h	324;"	d
PWAIT_ERROR	libiberty/pex-djgpp.c	39;"	d	file:
PWAIT_ERROR	libiberty/pex-djgpp.c	41;"	d	file:
PWR2COM	opcodes/ppc-opc.c	3494;"	d	file:
PWRCOM	opcodes/ppc-opc.c	3499;"	d	file:
PXDB_VERSION_2_1	include/hp-symtab.h	1614;"	d
PXDB_VERSION_7_4	include/hp-symtab.h	1608;"	d
PXDB_VERSION_CPLUSPLUS	include/hp-symtab.h	1607;"	d
PXDB_VERSION_CPP_30	include/hp-symtab.h	1609;"	d
PXDB_VERSION_DDE_3_2	include/hp-symtab.h	1611;"	d
PXDB_VERSION_DDE_3_2A	include/hp-symtab.h	1610;"	d
PXDB_VERSION_DDE_4_0	include/hp-symtab.h	1612;"	d
PXDB_header	include/hp-symtab.h	/^} PXDB_header, *PXDB_header_ptr;$/;"	t	typeref:struct:PXDB_struct
PXDB_header_ptr	include/hp-symtab.h	/^} PXDB_header, *PXDB_header_ptr;$/;"	t	typeref:struct:PXDB_struct
PXDB_struct	include/hp-symtab.h	/^typedef struct PXDB_struct$/;"	s
PYTHONDIR	gdb/python/lib/gdb/__init__.py	/^PYTHONDIR = os.path.dirname(os.path.dirname(__file__))$/;"	v
PY_SSIZE_T_CLEAN	gdb/python/python-internal.h	95;"	d
P_16_BIT_INSR_MAX	gdb/bfin-tdep.c	58;"	d	file:
P_32_BIT_INSR_MAX	gdb/bfin-tdep.c	62;"	d	file:
P_32_BIT_INSR_MIN	gdb/bfin-tdep.c	60;"	d	file:
P_ADDAL_SP	gdb/m68k-tdep.c	46;"	d	file:
P_ADDAW_SP	gdb/m68k-tdep.c	45;"	d	file:
P_ARG	opcodes/cr16-dis.c	/^    P_ARG,$/;"	e	enum:REG_ARG_TYPE	file:
P_BIT	opcodes/arm-dis.c	3375;"	d	file:
P_BIT_MULTI_INS_1	gdb/bfin-tdep.c	116;"	d	file:
P_BIT_MULTI_INS_2	gdb/bfin-tdep.c	118;"	d	file:
P_CALL_MAX	gdb/bfin-tdep.c	106;"	d	file:
P_CALL_MIN	gdb/bfin-tdep.c	104;"	d	file:
P_CALL_PC_PLUS_PREG_MAX	gdb/bfin-tdep.c	102;"	d	file:
P_CALL_PC_PLUS_PREG_MIN	gdb/bfin-tdep.c	100;"	d	file:
P_CALL_PREG_MAX	gdb/bfin-tdep.c	98;"	d	file:
P_CALL_PREG_MIN	gdb/bfin-tdep.c	96;"	d	file:
P_CLASS_INSN	include/opcode/tic4x.h	627;"	d
P_EXCPT_MAX	gdb/bfin-tdep.c	114;"	d	file:
P_EXCPT_MIN	gdb/bfin-tdep.c	112;"	d	file:
P_FIELD	opcodes/tic30-dis.c	56;"	d	file:
P_FMOVEMX_SP	gdb/m68k-tdep.c	51;"	d	file:
P_IF_CC_JUMP_BP_MAX	gdb/bfin-tdep.c	86;"	d	file:
P_IF_CC_JUMP_BP_MIN	gdb/bfin-tdep.c	84;"	d	file:
P_IF_CC_JUMP_MAX	gdb/bfin-tdep.c	82;"	d	file:
P_IF_CC_JUMP_MIN	gdb/bfin-tdep.c	80;"	d	file:
P_IF_NOT_CC_JUMP_BP_MAX	gdb/bfin-tdep.c	94;"	d	file:
P_IF_NOT_CC_JUMP_BP_MIN	gdb/bfin-tdep.c	92;"	d	file:
P_IF_NOT_CC_JUMP_MAX	gdb/bfin-tdep.c	90;"	d	file:
P_IF_NOT_CC_JUMP_MIN	gdb/bfin-tdep.c	88;"	d	file:
P_JUMP_L_MAX	gdb/bfin-tdep.c	78;"	d	file:
P_JUMP_L_MIN	gdb/bfin-tdep.c	76;"	d	file:
P_JUMP_PC_PLUS_PREG_MAX	gdb/bfin-tdep.c	70;"	d	file:
P_JUMP_PC_PLUS_PREG_MIN	gdb/bfin-tdep.c	68;"	d	file:
P_JUMP_PREG_MAX	gdb/bfin-tdep.c	66;"	d	file:
P_JUMP_PREG_MIN	gdb/bfin-tdep.c	64;"	d	file:
P_JUMP_S_MAX	gdb/bfin-tdep.c	74;"	d	file:
P_JUMP_S_MIN	gdb/bfin-tdep.c	72;"	d	file:
P_LAST	gdb/m68hc11-tdep.c	/^  P_LAST = 0,$/;"	e	enum:m6811_seq_type	file:
P_LEA_PC_A5	gdb/m68k-tdep.c	50;"	d	file:
P_LEA_SP_SP	gdb/m68k-tdep.c	49;"	d	file:
P_LINKAGE	gdb/bfin-tdep.c	44;"	d	file:
P_LINKL_FP	gdb/m68k-tdep.c	41;"	d	file:
P_LINKW_FP	gdb/m68k-tdep.c	42;"	d	file:
P_LOCAL_1	gdb/m68hc11-tdep.c	/^  P_LOCAL_1,   \/* Allocate 1 byte for locals.  *\/$/;"	e	enum:m6811_seq_type	file:
P_LOCAL_2	gdb/m68hc11-tdep.c	/^  P_LOCAL_2,   \/* Allocate 2 bytes for locals.  *\/$/;"	e	enum:m6811_seq_type	file:
P_LOCAL_N	gdb/m68hc11-tdep.c	/^  P_LOCAL_N    \/* Allocate N bytes for locals.  *\/$/;"	e	enum:m6811_seq_type	file:
P_MINUS_MINUS_SP_EQ_RETS	gdb/bfin-tdep.c	54;"	d	file:
P_MINUS_SP1	gdb/bfin-tdep.c	45;"	d	file:
P_MINUS_SP2	gdb/bfin-tdep.c	46;"	d	file:
P_MINUS_SP3	gdb/bfin-tdep.c	47;"	d	file:
P_MINUS_SP4	gdb/bfin-tdep.c	48;"	d	file:
P_MNOP	gdb/bfin-tdep.c	110;"	d	file:
P_MOVEAL_SP_FP	gdb/m68k-tdep.c	44;"	d	file:
P_MOVEL_SP	gdb/m68k-tdep.c	52;"	d	file:
P_MOVEML_SP	gdb/m68k-tdep.c	53;"	d	file:
P_NAMES_V10	sim/cris/cris-desc.h	/^} P_NAMES_V10;$/;"	t	typeref:enum:p_names_v10
P_NAMES_V32	sim/cris/cris-desc.h	/^} P_NAMES_V32;$/;"	t	typeref:enum:p_names_v32
P_NAMES_V32_X	sim/cris/cris-desc.h	/^} P_NAMES_V32_X;$/;"	t	typeref:enum:p_names_v32_x
P_P2_HIGH	gdb/bfin-tdep.c	51;"	d	file:
P_P2_LOW	gdb/bfin-tdep.c	50;"	d	file:
P_PEA_FP	gdb/m68k-tdep.c	43;"	d	file:
P_RTS	gdb/bfin-tdep.c	108;"	d	file:
P_SAVE_REG	gdb/m68hc11-tdep.c	/^  P_SAVE_REG,  \/* Save a register on the stack.  *\/$/;"	e	enum:m6811_seq_type	file:
P_SET_FRAME	gdb/m68hc11-tdep.c	/^  P_SET_FRAME, \/* Setup the frame pointer.  *\/$/;"	e	enum:m6811_seq_type	file:
P_SP_EQ_P2_PLUS_SP	gdb/bfin-tdep.c	53;"	d	file:
P_SP_EQ_SP_PLUS_P2	gdb/bfin-tdep.c	52;"	d	file:
P_SP_PLUS	gdb/bfin-tdep.c	49;"	d	file:
P_SUBQL_SP	gdb/m68k-tdep.c	48;"	d	file:
P_SUBQW_SP	gdb/m68k-tdep.c	47;"	d	file:
P_TV	include/coff/internal.h	496;"	d
P_tmpdir	gdb/gnulib/import/tempname.c	35;"	d	file:
P_tmpdir	libiberty/tmpnam.c	21;"	d	file:
Pa	bfd/elf32-arm.c	66;"	d	file:
PackPS	sim/mips/sim-main.h	730;"	d
Padding	gdb/testsuite/gdb.cp/member-ptr.cc	/^class Padding$/;"	c	file:
Parent	gdb/testsuite/gdb.cp/ref-params.cc	/^  Parent (int id0) : id(id0) { }$/;"	f	struct:Parent
Parent	gdb/testsuite/gdb.cp/ref-params.cc	/^struct Parent {$/;"	s	file:
Parent	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  Parent (int id0) : id (id0) { }$/;"	f	struct:Parent
Parent	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^struct Parent$/;"	s	file:
Partial	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
PdbFileName	include/coff/pe.h	/^  char PdbFileName[];$/;"	m	struct:_CV_INFO_PDB20
PdbFileName	include/coff/pe.h	/^  char PdbFileName[];$/;"	m	struct:_CV_INFO_PDB70
PervasiveTypedef	gdb/testsuite/gdb.perf/gmonster-pervasive-typedef.py	/^class PervasiveTypedef(perftest.TestCaseWithBasicMeasurements):$/;"	c
Pix	gdb/testsuite/gdb.cp/templates.cc	/^typedef void *Pix;$/;"	t	file:
PointerExplorer	gdb/python/lib/gdb/command/explore.py	/^class PointerExplorer(object):$/;"	c
PointerToRawData	include/coff/internal.h	/^  unsigned long  PointerToRawData;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
PointerToRawData	include/coff/pe.h	/^  char PointerToRawData[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
PointerToSymbolTable	include/coff/pe.h	/^  char PointerToSymbolTable[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
Pos	zlib/deflate.h	/^typedef ush Pos;$/;"	t
Posf	zlib/deflate.h	/^typedef Pos FAR Posf;$/;"	t
Position	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override long Position$/;"	p	class:DotZLib.GZipStream
Post	sim/aarch64/decode.h	/^  Post = 0,$/;"	e	enum:WriteBack
PostDisp_Add_Circ	include/opcode/tic30.h	113;"	d
PostDisp_Add_Mod	include/opcode/tic30.h	111;"	d
PostDisp_Sub_Circ	include/opcode/tic30.h	114;"	d
PostDisp_Sub_Mod	include/opcode/tic30.h	112;"	d
PostIR0_Add_BitRev	include/opcode/tic30.h	135;"	d
PostIR0_Add_Circ	include/opcode/tic30.h	122;"	d
PostIR0_Add_Mod	include/opcode/tic30.h	120;"	d
PostIR0_Sub_Circ	include/opcode/tic30.h	123;"	d
PostIR0_Sub_Mod	include/opcode/tic30.h	121;"	d
PostIR1_Add_Circ	include/opcode/tic30.h	131;"	d
PostIR1_Add_Mod	include/opcode/tic30.h	129;"	d
PostIR1_Sub_Circ	include/opcode/tic30.h	132;"	d
PostIR1_Sub_Mod	include/opcode/tic30.h	130;"	d
PostfixExpression	gdb/d-exp.y	/^PostfixExpression:$/;"	l
PowExpression	gdb/d-exp.y	/^PowExpression:$/;"	l
Pre	sim/aarch64/decode.h	/^  Pre = 1,$/;"	e	enum:WriteBack
PreDisp_Add	include/opcode/tic30.h	107;"	d
PreDisp_Add_Mod	include/opcode/tic30.h	109;"	d
PreDisp_Sub	include/opcode/tic30.h	108;"	d
PreDisp_Sub_Mod	include/opcode/tic30.h	110;"	d
PreIR0_Add	include/opcode/tic30.h	116;"	d
PreIR0_Add_Mod	include/opcode/tic30.h	118;"	d
PreIR0_Sub	include/opcode/tic30.h	117;"	d
PreIR0_Sub_Mod	include/opcode/tic30.h	119;"	d
PreIR1_Add	include/opcode/tic30.h	125;"	d
PreIR1_Add_Mod	include/opcode/tic30.h	127;"	d
PreIR1_Sub	include/opcode/tic30.h	126;"	d
PreIR1_Sub_Mod	include/opcode/tic30.h	128;"	d
PrettyPrinter	gdb/python/lib/gdb/printing.py	/^class PrettyPrinter(object):$/;"	c
PrimaryExpression	gdb/d-exp.y	/^PrimaryExpression:$/;"	l
PrintCerr	gdb/testsuite/gdb.perf/gmonster-print-cerr.py	/^class PrintCerr(perftest.TestCaseWithBasicMeasurements):$/;"	c
PrintFunctionLookup	gdb/testsuite/gdb.python/py-pp-maint.py	/^    class PrintFunctionLookup(object):$/;"	c	function:lookup_function_lookup_test
PrintFunctionLookup	gdb/testsuite/gdb.python/py-pp-registration.py	/^    class PrintFunctionLookup(object):$/;"	c	function:lookup_function_lookup_test
PrintIndex	readline/doc/texi2html	/^sub PrintIndex$/;"	s
PrintIndexPage	readline/doc/texi2html	/^sub PrintIndexPage$/;"	s
PrivEnum	gdb/testsuite/gdb.cp/classes.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	g	class:ClassWithEnum	file:
PrivEnum	gdb/testsuite/gdb.cp/misc.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	g	class:ClassWithEnum	file:
Process_Instruction	sim/arm/iwmmxt.c	/^Process_Instruction (ARMul_State * state, ARMword instr)$/;"	f	file:
ProgCtrl	include/opcode/bfin.h	/^} ProgCtrl;$/;"	t	typeref:struct:__anon1351
ProgCtrl_code_bits	include/opcode/bfin.h	888;"	d
ProgCtrl_code_mask	include/opcode/bfin.h	889;"	d
ProgCtrl_opcode	include/opcode/bfin.h	883;"	d
ProgCtrl_poprnd_bits	include/opcode/bfin.h	884;"	d
ProgCtrl_poprnd_mask	include/opcode/bfin.h	885;"	d
ProgCtrl_prgfunc_bits	include/opcode/bfin.h	886;"	d
ProgCtrl_prgfunc_mask	include/opcode/bfin.h	887;"	d
Progress	zlib/contrib/delphi/ZLib.pas	/^    procedure Progress(Sender: TObject); dynamic;$/;"	p
PseudoChr	include/opcode/bfin.h	/^} PseudoChr;$/;"	t	typeref:struct:__anon1355
PseudoChr_ch_bits	include/opcode/bfin.h	1038;"	d
PseudoChr_ch_mask	include/opcode/bfin.h	1039;"	d
PseudoChr_code_bits	include/opcode/bfin.h	1040;"	d
PseudoChr_code_mask	include/opcode/bfin.h	1041;"	d
PseudoChr_opcode	include/opcode/bfin.h	1037;"	d
PseudoDbg	include/opcode/bfin.h	/^} PseudoDbg;$/;"	t	typeref:struct:__anon1353
PseudoDbg_Assert	include/opcode/bfin.h	/^} PseudoDbg_Assert;$/;"	t	typeref:struct:__anon1354
PseudoDbg_Assert_code_bits	include/opcode/bfin.h	1008;"	d
PseudoDbg_Assert_code_mask	include/opcode/bfin.h	1009;"	d
PseudoDbg_Assert_dbgop_bits	include/opcode/bfin.h	1004;"	d
PseudoDbg_Assert_dbgop_mask	include/opcode/bfin.h	1005;"	d
PseudoDbg_Assert_dontcare_bits	include/opcode/bfin.h	1006;"	d
PseudoDbg_Assert_dontcare_mask	include/opcode/bfin.h	1007;"	d
PseudoDbg_Assert_expected_bits	include/opcode/bfin.h	998;"	d
PseudoDbg_Assert_expected_mask	include/opcode/bfin.h	999;"	d
PseudoDbg_Assert_grp_bits	include/opcode/bfin.h	1002;"	d
PseudoDbg_Assert_grp_mask	include/opcode/bfin.h	1003;"	d
PseudoDbg_Assert_opcode	include/opcode/bfin.h	997;"	d
PseudoDbg_Assert_regtest_bits	include/opcode/bfin.h	1000;"	d
PseudoDbg_Assert_regtest_mask	include/opcode/bfin.h	1001;"	d
PseudoDbg_code_bits	include/opcode/bfin.h	961;"	d
PseudoDbg_code_mask	include/opcode/bfin.h	962;"	d
PseudoDbg_fn_bits	include/opcode/bfin.h	959;"	d
PseudoDbg_fn_mask	include/opcode/bfin.h	960;"	d
PseudoDbg_grp_bits	include/opcode/bfin.h	957;"	d
PseudoDbg_grp_mask	include/opcode/bfin.h	958;"	d
PseudoDbg_opcode	include/opcode/bfin.h	954;"	d
PseudoDbg_reg_bits	include/opcode/bfin.h	955;"	d
PseudoDbg_reg_mask	include/opcode/bfin.h	956;"	d
Ptr	bfd/bfd.c	/^    Ptr$/;"	e	enum:_bfd_doprnt_args::__anon1007	file:
PtyName	readline/examples/rlfe/pty.c	/^static char PtyName[32], TtyName[32];$/;"	v	file:
PtyProto	readline/examples/rlfe/pty.c	/^static char PtyProto[] = "\/dev\/ptyXY";$/;"	v	file:
PtyProto	readline/examples/rlfe/pty.c	/^static char PtyProto[] = "\/dev\/ptym\/ptyXY";$/;"	v	file:
PtyProto	readline/examples/rlfe/pty.c	/^static char PtyProto[] = "\/dev\/ptypXY";$/;"	v	file:
PushPopMultiple	include/opcode/bfin.h	/^} PushPopMultiple;$/;"	t	typeref:struct:__anon1357
PushPopMultiple_W_bits	include/opcode/bfin.h	1116;"	d
PushPopMultiple_W_mask	include/opcode/bfin.h	1117;"	d
PushPopMultiple_code_bits	include/opcode/bfin.h	1122;"	d
PushPopMultiple_code_mask	include/opcode/bfin.h	1123;"	d
PushPopMultiple_d_bits	include/opcode/bfin.h	1120;"	d
PushPopMultiple_d_mask	include/opcode/bfin.h	1121;"	d
PushPopMultiple_dr_bits	include/opcode/bfin.h	1114;"	d
PushPopMultiple_dr_mask	include/opcode/bfin.h	1115;"	d
PushPopMultiple_opcode	include/opcode/bfin.h	1111;"	d
PushPopMultiple_p_bits	include/opcode/bfin.h	1118;"	d
PushPopMultiple_p_mask	include/opcode/bfin.h	1119;"	d
PushPopMultiple_pr_bits	include/opcode/bfin.h	1112;"	d
PushPopMultiple_pr_mask	include/opcode/bfin.h	1113;"	d
PushPopReg	include/opcode/bfin.h	/^} PushPopReg;$/;"	t	typeref:struct:__anon1358
PushPopReg_W_bits	include/opcode/bfin.h	1160;"	d
PushPopReg_W_mask	include/opcode/bfin.h	1161;"	d
PushPopReg_code_bits	include/opcode/bfin.h	1162;"	d
PushPopReg_code_mask	include/opcode/bfin.h	1163;"	d
PushPopReg_grp_bits	include/opcode/bfin.h	1158;"	d
PushPopReg_grp_mask	include/opcode/bfin.h	1159;"	d
PushPopReg_opcode	include/opcode/bfin.h	1155;"	d
PushPopReg_reg_bits	include/opcode/bfin.h	1156;"	d
PushPopReg_reg_mask	include/opcode/bfin.h	1157;"	d
Put	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public bool Put(byte b)$/;"	m	class:DotZLib.CircularBuffer
Put	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public int Put(byte[] source, int offset, int count)$/;"	m	class:DotZLib.CircularBuffer
PutWord	sim/arm/armvirt.c	/^PutWord (ARMul_State * state, ARMword address, ARMword data, int check)$/;"	f	file:
PyErr_NewException	gdb/python/python-internal.h	263;"	d
PyEval_InitThreads	gdb/python/python-internal.h	149;"	d
PyEval_ReleaseLock	gdb/python/python-internal.h	151;"	d
PyGILState_Ensure	gdb/python/python-internal.h	147;"	d
PyGILState_Release	gdb/python/python-internal.h	148;"	d
PyInt_AsLong	gdb/python/python-internal.h	114;"	d
PyInt_AsSsize_t	gdb/python/python-internal.h	115;"	d
PyInt_Check	gdb/python/python-internal.h	111;"	d
PyInt_FromLong	gdb/python/python-internal.h	112;"	d
PyInt_FromSsize_t	gdb/python/python-internal.h	113;"	d
PyMem_RawMalloc	gdb/python/python-internal.h	187;"	d
PyObject	gdb/varobj.c	/^typedef int PyObject;$/;"	t	file:
PyObject_CallMethod	gdb/python/python-internal.h	250;"	d
PyObject_CallMethod	gdb/python/python-internal.h	251;"	d
PyObject_GetAttrString	gdb/python/python-internal.h	217;"	d
PyObject_HasAttrString	gdb/python/python-internal.h	230;"	d
PyString_Check	gdb/python/python-internal.h	120;"	d
PyString_Decode	gdb/python/python-internal.h	118;"	d
PyString_FromFormat	gdb/python/python-internal.h	119;"	d
PyString_FromString	gdb/python/python-internal.h	117;"	d
PySys_GetObject	gdb/python/python-internal.h	275;"	d
PySys_SetPath	gdb/python/python-internal.h	293;"	d
PyThreadState_Swap	gdb/python/python-internal.h	150;"	d
PyVarObject_HEAD_INIT	gdb/python/python-internal.h	133;"	d
Py_DECREF	gdb/python/python-internal.h	203;"	d
Py_DECREF	gdb/python/python-internal.h	204;"	d
Py_Finalize	gdb/configure	/^          Py_Finalize ();$/;"	f
Py_Initialize	gdb/configure	/^          Py_Initialize ();$/;"	f
Py_Initialize	gdb/configure	/^Py_Initialize ();$/;"	f
Py_TPFLAGS_CHECKTYPES	gdb/python/python-internal.h	109;"	d
Py_TPFLAGS_HAVE_ITER	gdb/python/python-internal.h	108;"	d
Py_TYPE	gdb/python/python-internal.h	140;"	d
Py_hash_t	gdb/python/python-internal.h	/^typedef long Py_hash_t;$/;"	t
Py_ssize_t	gdb/python/python-internal.h	/^typedef int Py_ssize_t;$/;"	t
Q	gdb/testsuite/gdb.cp/koenig.cc	/^  class Q{$/;"	c	namespace:P	file:
Q	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Q{ int x; }$/;"	n	file:
Q	gdb/testsuite/gdb.mi/gdb792.cc	/^class Q$/;"	c	file:
Q	sim/sh/interp.c	187;"	d	file:
Q10S_FUNCTIONS	opcodes/iq2000-desc.h	/^} Q10S_FUNCTIONS;$/;"	t	typeref:enum:q10s_functions
Q10_OPCODES	opcodes/iq2000-desc.h	/^} Q10_OPCODES;$/;"	t	typeref:enum:q10_opcodes
QBIT_0	opcodes/xc16x-desc.h	/^  QBIT_0, QBIT_1, QBIT_2, QBIT_3$/;"	e	enum:insn_qcond
QBIT_1	opcodes/xc16x-desc.h	/^  QBIT_0, QBIT_1, QBIT_2, QBIT_3$/;"	e	enum:insn_qcond
QBIT_10	opcodes/xc16x-desc.h	/^ , QBIT_8, QBIT_9, QBIT_10, QBIT_11$/;"	e	enum:insn_qcond
QBIT_11	opcodes/xc16x-desc.h	/^ , QBIT_8, QBIT_9, QBIT_10, QBIT_11$/;"	e	enum:insn_qcond
QBIT_12	opcodes/xc16x-desc.h	/^ , QBIT_12, QBIT_13, QBIT_14, QBIT_15$/;"	e	enum:insn_qcond
QBIT_13	opcodes/xc16x-desc.h	/^ , QBIT_12, QBIT_13, QBIT_14, QBIT_15$/;"	e	enum:insn_qcond
QBIT_14	opcodes/xc16x-desc.h	/^ , QBIT_12, QBIT_13, QBIT_14, QBIT_15$/;"	e	enum:insn_qcond
QBIT_15	opcodes/xc16x-desc.h	/^ , QBIT_12, QBIT_13, QBIT_14, QBIT_15$/;"	e	enum:insn_qcond
QBIT_2	opcodes/xc16x-desc.h	/^  QBIT_0, QBIT_1, QBIT_2, QBIT_3$/;"	e	enum:insn_qcond
QBIT_3	opcodes/xc16x-desc.h	/^  QBIT_0, QBIT_1, QBIT_2, QBIT_3$/;"	e	enum:insn_qcond
QBIT_4	opcodes/xc16x-desc.h	/^ , QBIT_4, QBIT_5, QBIT_6, QBIT_7$/;"	e	enum:insn_qcond
QBIT_5	opcodes/xc16x-desc.h	/^ , QBIT_4, QBIT_5, QBIT_6, QBIT_7$/;"	e	enum:insn_qcond
QBIT_6	opcodes/xc16x-desc.h	/^ , QBIT_4, QBIT_5, QBIT_6, QBIT_7$/;"	e	enum:insn_qcond
QBIT_7	opcodes/xc16x-desc.h	/^ , QBIT_4, QBIT_5, QBIT_6, QBIT_7$/;"	e	enum:insn_qcond
QBIT_8	opcodes/xc16x-desc.h	/^ , QBIT_8, QBIT_9, QBIT_10, QBIT_11$/;"	e	enum:insn_qcond
QBIT_9	opcodes/xc16x-desc.h	/^ , QBIT_8, QBIT_9, QBIT_10, QBIT_11$/;"	e	enum:insn_qcond
QC_CLASS_INSN	include/opcode/tic4x.h	659;"	d
QFTHREADINFO_LEN	gdb/stubs/ia64vms-stub.c	1325;"	d	file:
QHI_BCC	sim/cris/cris-desc.h	/^  QHI_BCC, QHI_BDAP, QHI_OTHER2, QHI_OTHER3$/;"	e	enum:insn_qihi_opc
QHI_BDAP	sim/cris/cris-desc.h	/^  QHI_BCC, QHI_BDAP, QHI_OTHER2, QHI_OTHER3$/;"	e	enum:insn_qihi_opc
QHI_OTHER2	sim/cris/cris-desc.h	/^  QHI_BCC, QHI_BDAP, QHI_OTHER2, QHI_OTHER3$/;"	e	enum:insn_qihi_opc
QHI_OTHER3	sim/cris/cris-desc.h	/^  QHI_BCC, QHI_BDAP, QHI_OTHER2, QHI_OTHER3$/;"	e	enum:insn_qihi_opc
QH_ACC	sim/mips/mdmx.c	/^typedef void (*QH_ACC)(signed48 *a, signed16 ts, signed16 tt);$/;"	t	file:
QH_BIT	sim/mips/mdmx.c	1000;"	d	file:
QH_CLAMP	sim/mips/mdmx.c	76;"	d	file:
QH_ELEM	sim/mips/mdmx.c	83;"	d	file:
QH_FUNC	sim/mips/mdmx.c	/^typedef signed16 (*QH_FUNC)(signed16, signed16);$/;"	t	file:
QH_MAX	sim/mips/mdmx.c	73;"	d	file:
QH_MIN	sim/mips/mdmx.c	72;"	d	file:
QH_ONES	sim/mips/mdmx.c	1001;"	d	file:
QH_ROUND	sim/mips/mdmx.c	/^typedef signed16 (*QH_ROUND)(signed48 a, signed16 s);$/;"	t	file:
QI	include/cgen/basic-modes.h	/^typedef int8_t QI;$/;"	t
QI	sim/common/cgen-types.h	/^typedef signed8 QI;$/;"	t
QI	sim/m32c/cpu.h	/^typedef unsigned char QI;$/;"	t
QI	sim/rl78/cpu.h	/^typedef uint8_t QI;$/;"	t
QI	sim/rx/cpu.h	/^typedef uint8_t QI;$/;"	t
QLF	opcodes/aarch64-tbl.h	38;"	d
QLF1	opcodes/aarch64-tbl.h	39;"	d
QLF2	opcodes/aarch64-tbl.h	40;"	d
QLF3	opcodes/aarch64-tbl.h	41;"	d
QLF4	opcodes/aarch64-tbl.h	42;"	d
QLF5	opcodes/aarch64-tbl.h	43;"	d
QL_2SAMED	opcodes/aarch64-tbl.h	493;"	d
QL_2SAMES	opcodes/aarch64-tbl.h	487;"	d
QL_ADRP	opcodes/aarch64-tbl.h	72;"	d
QL_BF	opcodes/aarch64-tbl.h	237;"	d
QL_BF1	opcodes/aarch64-tbl.h	244;"	d
QL_BF2	opcodes/aarch64-tbl.h	251;"	d
QL_CCMP	opcodes/aarch64-tbl.h	678;"	d
QL_CCMP_IMM	opcodes/aarch64-tbl.h	685;"	d
QL_CSEL	opcodes/aarch64-tbl.h	223;"	d
QL_DST_H	opcodes/aarch64-tbl.h	659;"	d
QL_DST_R	opcodes/aarch64-tbl.h	230;"	d
QL_DST_SD	opcodes/aarch64-tbl.h	652;"	d
QL_DST_X	opcodes/aarch64-tbl.h	54;"	d
QL_DUP_VR	opcodes/aarch64-tbl.h	717;"	d
QL_DUP_VX	opcodes/aarch64-tbl.h	705;"	d
QL_ELEMENT	opcodes/aarch64-tbl.h	1298;"	d
QL_ELEMENT_FP	opcodes/aarch64-tbl.h	1321;"	d
QL_ELEMENT_FP_H	opcodes/aarch64-tbl.h	1329;"	d
QL_ELEMENT_L	opcodes/aarch64-tbl.h	1307;"	d
QL_ELEMENT_L2	opcodes/aarch64-tbl.h	1314;"	d
QL_ELEMENT_ROT	opcodes/aarch64-tbl.h	1336;"	d
QL_EXT	opcodes/aarch64-tbl.h	368;"	d
QL_EXTR	opcodes/aarch64-tbl.h	354;"	d
QL_EXT_W	opcodes/aarch64-tbl.h	375;"	d
QL_FCCMP	opcodes/aarch64-tbl.h	692;"	d
QL_FCCMP_H	opcodes/aarch64-tbl.h	699;"	d
QL_FCVT	opcodes/aarch64-tbl.h	573;"	d
QL_FIX2FP	opcodes/aarch64-tbl.h	258;"	d
QL_FIX2FP_H	opcodes/aarch64-tbl.h	267;"	d
QL_FP2	opcodes/aarch64-tbl.h	584;"	d
QL_FP2FIX	opcodes/aarch64-tbl.h	274;"	d
QL_FP2FIX_H	opcodes/aarch64-tbl.h	283;"	d
QL_FP2INT	opcodes/aarch64-tbl.h	313;"	d
QL_FP2INT_FMOV	opcodes/aarch64-tbl.h	322;"	d
QL_FP2INT_H	opcodes/aarch64-tbl.h	329;"	d
QL_FP2INT_W_D	opcodes/aarch64-tbl.h	336;"	d
QL_FP2_H	opcodes/aarch64-tbl.h	591;"	d
QL_FP3	opcodes/aarch64-tbl.h	626;"	d
QL_FP3_H	opcodes/aarch64-tbl.h	633;"	d
QL_FP4	opcodes/aarch64-tbl.h	639;"	d
QL_FP4_H	opcodes/aarch64-tbl.h	646;"	d
QL_FP_COND	opcodes/aarch64-tbl.h	665;"	d
QL_FP_COND_H	opcodes/aarch64-tbl.h	672;"	d
QL_FP_PCREL	opcodes/aarch64-tbl.h	109;"	d
QL_I1X	opcodes/aarch64-tbl.h	123;"	d
QL_I2SAME	opcodes/aarch64-tbl.h	129;"	d
QL_I2SAMER	opcodes/aarch64-tbl.h	164;"	d
QL_I2SAMEW	opcodes/aarch64-tbl.h	153;"	d
QL_I2SAMEX	opcodes/aarch64-tbl.h	159;"	d
QL_I2SP	opcodes/aarch64-tbl.h	144;"	d
QL_I2_EXT	opcodes/aarch64-tbl.h	136;"	d
QL_I3SAMEL	opcodes/aarch64-tbl.h	211;"	d
QL_I3SAMER	opcodes/aarch64-tbl.h	189;"	d
QL_I3SAMEW	opcodes/aarch64-tbl.h	171;"	d
QL_I3SAMEX	opcodes/aarch64-tbl.h	177;"	d
QL_I3WWX	opcodes/aarch64-tbl.h	183;"	d
QL_I3_EXT	opcodes/aarch64-tbl.h	196;"	d
QL_I4SAMEL	opcodes/aarch64-tbl.h	217;"	d
QL_I4SAMER	opcodes/aarch64-tbl.h	204;"	d
QL_INS_XR	opcodes/aarch64-tbl.h	729;"	d
QL_INT2FP	opcodes/aarch64-tbl.h	290;"	d
QL_INT2FP_FMOV	opcodes/aarch64-tbl.h	299;"	d
QL_INT2FP_H	opcodes/aarch64-tbl.h	306;"	d
QL_LDST_FP	opcodes/aarch64-tbl.h	1155;"	d
QL_LDST_PAIR_FP	opcodes/aarch64-tbl.h	1223;"	d
QL_LDST_PAIR_R	opcodes/aarch64-tbl.h	1216;"	d
QL_LDST_PAIR_X32	opcodes/aarch64-tbl.h	1210;"	d
QL_LDST_PRFM	opcodes/aarch64-tbl.h	1204;"	d
QL_LDST_R	opcodes/aarch64-tbl.h	1165;"	d
QL_LDST_R16	opcodes/aarch64-tbl.h	1197;"	d
QL_LDST_R8	opcodes/aarch64-tbl.h	1178;"	d
QL_LDST_W16	opcodes/aarch64-tbl.h	1185;"	d
QL_LDST_W8	opcodes/aarch64-tbl.h	1172;"	d
QL_LDST_X32	opcodes/aarch64-tbl.h	1191;"	d
QL_MOV	opcodes/aarch64-tbl.h	757;"	d
QL_PCREL_14	opcodes/aarch64-tbl.h	84;"	d
QL_PCREL_26	opcodes/aarch64-tbl.h	90;"	d
QL_PCREL_NIL	opcodes/aarch64-tbl.h	78;"	d
QL_PRFM_PCREL	opcodes/aarch64-tbl.h	117;"	d
QL_R1NIL	opcodes/aarch64-tbl.h	1108;"	d
QL_R2NIL	opcodes/aarch64-tbl.h	1134;"	d
QL_R2_LDST_EXC	opcodes/aarch64-tbl.h	1121;"	d
QL_R3_LDST_EXC	opcodes/aarch64-tbl.h	1148;"	d
QL_R4NIL	opcodes/aarch64-tbl.h	1141;"	d
QL_RMIF	opcodes/aarch64-tbl.h	2080;"	d
QL_R_PCREL	opcodes/aarch64-tbl.h	102;"	d
QL_SETF	opcodes/aarch64-tbl.h	2086;"	d
QL_SHA256UPT	opcodes/aarch64-tbl.h	1096;"	d
QL_SHA512UPT	opcodes/aarch64-tbl.h	2014;"	d
QL_SHAUPT	opcodes/aarch64-tbl.h	1090;"	d
QL_SHIFT	opcodes/aarch64-tbl.h	361;"	d
QL_SIMD_IMM_B	opcodes/aarch64-tbl.h	1372;"	d
QL_SIMD_IMM_D	opcodes/aarch64-tbl.h	1378;"	d
QL_SIMD_IMM_H	opcodes/aarch64-tbl.h	1384;"	d
QL_SIMD_IMM_S	opcodes/aarch64-tbl.h	1365;"	d
QL_SIMD_IMM_S0H	opcodes/aarch64-tbl.h	1358;"	d
QL_SIMD_IMM_S0W	opcodes/aarch64-tbl.h	1344;"	d
QL_SIMD_IMM_S1W	opcodes/aarch64-tbl.h	1351;"	d
QL_SIMD_IMM_V2D	opcodes/aarch64-tbl.h	1391;"	d
QL_SIMD_LDST	opcodes/aarch64-tbl.h	1231;"	d
QL_SIMD_LDSTONE	opcodes/aarch64-tbl.h	1256;"	d
QL_SIMD_LDST_ANY	opcodes/aarch64-tbl.h	1243;"	d
QL_SISDL_HS	opcodes/aarch64-tbl.h	619;"	d
QL_SISD_CMP_0	opcodes/aarch64-tbl.h	499;"	d
QL_SISD_FCMP_0	opcodes/aarch64-tbl.h	505;"	d
QL_SISD_FCMP_H_0	opcodes/aarch64-tbl.h	512;"	d
QL_SISD_HS	opcodes/aarch64-tbl.h	612;"	d
QL_SISD_NARROW	opcodes/aarch64-tbl.h	559;"	d
QL_SISD_NARROW_S	opcodes/aarch64-tbl.h	567;"	d
QL_SISD_PAIR	opcodes/aarch64-tbl.h	518;"	d
QL_SISD_PAIR_D	opcodes/aarch64-tbl.h	531;"	d
QL_SISD_PAIR_H	opcodes/aarch64-tbl.h	525;"	d
QL_SM3TT	opcodes/aarch64-tbl.h	2050;"	d
QL_SMOV	opcodes/aarch64-tbl.h	738;"	d
QL_SRC_X	opcodes/aarch64-tbl.h	48;"	d
QL_SSHIFT	opcodes/aarch64-tbl.h	381;"	d
QL_SSHIFTN	opcodes/aarch64-tbl.h	409;"	d
QL_SSHIFT_D	opcodes/aarch64-tbl.h	390;"	d
QL_SSHIFT_H	opcodes/aarch64-tbl.h	403;"	d
QL_SSHIFT_SD	opcodes/aarch64-tbl.h	396;"	d
QL_STLW	opcodes/aarch64-tbl.h	2092;"	d
QL_STLX	opcodes/aarch64-tbl.h	2098;"	d
QL_SYS	opcodes/aarch64-tbl.h	60;"	d
QL_SYSL	opcodes/aarch64-tbl.h	66;"	d
QL_S_2SAME	opcodes/aarch64-tbl.h	537;"	d
QL_S_2SAMEH	opcodes/aarch64-tbl.h	553;"	d
QL_S_2SAMESD	opcodes/aarch64-tbl.h	546;"	d
QL_S_3SAME	opcodes/aarch64-tbl.h	597;"	d
QL_S_3SAMED	opcodes/aarch64-tbl.h	606;"	d
QL_TABLE	opcodes/aarch64-tbl.h	480;"	d
QL_UMOV	opcodes/aarch64-tbl.h	748;"	d
QL_V2DOT	opcodes/aarch64-tbl.h	2007;"	d
QL_V2FML2S	opcodes/aarch64-tbl.h	2068;"	d
QL_V2FML4S	opcodes/aarch64-tbl.h	2074;"	d
QL_V2LONGBHS	opcodes/aarch64-tbl.h	836;"	d
QL_V2LONGBHS2	opcodes/aarch64-tbl.h	844;"	d
QL_V2LONGHS	opcodes/aarch64-tbl.h	901;"	d
QL_V2LONGHS2	opcodes/aarch64-tbl.h	908;"	d
QL_V2NARRBHS	opcodes/aarch64-tbl.h	915;"	d
QL_V2NARRBHS2	opcodes/aarch64-tbl.h	923;"	d
QL_V2NARRHS	opcodes/aarch64-tbl.h	887;"	d
QL_V2NARRHS2	opcodes/aarch64-tbl.h	894;"	d
QL_V2NARRS	opcodes/aarch64-tbl.h	875;"	d
QL_V2NARRS2	opcodes/aarch64-tbl.h	881;"	d
QL_V2PAIRWISELONGBHS	opcodes/aarch64-tbl.h	825;"	d
QL_V2SAME	opcodes/aarch64-tbl.h	764;"	d
QL_V2SAME16B	opcodes/aarch64-tbl.h	938;"	d
QL_V2SAME2D	opcodes/aarch64-tbl.h	2020;"	d
QL_V2SAME4S	opcodes/aarch64-tbl.h	944;"	d
QL_V2SAMEB	opcodes/aarch64-tbl.h	818;"	d
QL_V2SAMEB	opcodes/aarch64-tbl.h	931;"	d
QL_V2SAMEBH	opcodes/aarch64-tbl.h	783;"	d
QL_V2SAMEBHS	opcodes/aarch64-tbl.h	800;"	d
QL_V2SAMEH	opcodes/aarch64-tbl.h	811;"	d
QL_V2SAMES	opcodes/aarch64-tbl.h	776;"	d
QL_V2SAMESD	opcodes/aarch64-tbl.h	792;"	d
QL_V3DOT	opcodes/aarch64-tbl.h	2000;"	d
QL_V3FML2S	opcodes/aarch64-tbl.h	2056;"	d
QL_V3FML4S	opcodes/aarch64-tbl.h	2062;"	d
QL_V3LONGB	opcodes/aarch64-tbl.h	1066;"	d
QL_V3LONGB2	opcodes/aarch64-tbl.h	1078;"	d
QL_V3LONGBHS	opcodes/aarch64-tbl.h	1018;"	d
QL_V3LONGBHS2	opcodes/aarch64-tbl.h	1026;"	d
QL_V3LONGD	opcodes/aarch64-tbl.h	1072;"	d
QL_V3LONGD2	opcodes/aarch64-tbl.h	1084;"	d
QL_V3LONGHS	opcodes/aarch64-tbl.h	1004;"	d
QL_V3LONGHS2	opcodes/aarch64-tbl.h	1011;"	d
QL_V3NARRBHS	opcodes/aarch64-tbl.h	1050;"	d
QL_V3NARRBHS2	opcodes/aarch64-tbl.h	1058;"	d
QL_V3SAME	opcodes/aarch64-tbl.h	852;"	d
QL_V3SAME2D	opcodes/aarch64-tbl.h	2026;"	d
QL_V3SAME4S	opcodes/aarch64-tbl.h	950;"	d
QL_V3SAMEB	opcodes/aarch64-tbl.h	956;"	d
QL_V3SAMEBHS	opcodes/aarch64-tbl.h	864;"	d
QL_V3SAMEH	opcodes/aarch64-tbl.h	997;"	d
QL_V3SAMEHS	opcodes/aarch64-tbl.h	970;"	d
QL_V3SAMEHSD_ROT	opcodes/aarch64-tbl.h	987;"	d
QL_V3SAMESD	opcodes/aarch64-tbl.h	979;"	d
QL_V3WIDEBHS	opcodes/aarch64-tbl.h	1034;"	d
QL_V3WIDEBHS2	opcodes/aarch64-tbl.h	1042;"	d
QL_V4SAME16B	opcodes/aarch64-tbl.h	2032;"	d
QL_V4SAME4S	opcodes/aarch64-tbl.h	2038;"	d
QL_VD1X	opcodes/aarch64-tbl.h	348;"	d
QL_VEXT	opcodes/aarch64-tbl.h	963;"	d
QL_VSHIFT	opcodes/aarch64-tbl.h	420;"	d
QL_VSHIFTL	opcodes/aarch64-tbl.h	464;"	d
QL_VSHIFTL2	opcodes/aarch64-tbl.h	472;"	d
QL_VSHIFTN	opcodes/aarch64-tbl.h	447;"	d
QL_VSHIFTN2	opcodes/aarch64-tbl.h	455;"	d
QL_VSHIFT_H	opcodes/aarch64-tbl.h	440;"	d
QL_VSHIFT_SD	opcodes/aarch64-tbl.h	432;"	d
QL_W1_LDST_EXC	opcodes/aarch64-tbl.h	1102;"	d
QL_W2_LDST_EXC	opcodes/aarch64-tbl.h	1115;"	d
QL_X1NIL	opcodes/aarch64-tbl.h	1128;"	d
QL_XAR	opcodes/aarch64-tbl.h	2044;"	d
QL_XLANES	opcodes/aarch64-tbl.h	1265;"	d
QL_XLANES_FP	opcodes/aarch64-tbl.h	1275;"	d
QL_XLANES_FP_H	opcodes/aarch64-tbl.h	1281;"	d
QL_XLANES_L	opcodes/aarch64-tbl.h	1288;"	d
QL_XVD1	opcodes/aarch64-tbl.h	342;"	d
QL_X_PCREL	opcodes/aarch64-tbl.h	96;"	d
QMAGIC	bfd/aout64.c	29;"	d	file:
QMAGIC	bfd/pdp11.c	96;"	d	file:
QMAGIC	include/aout/aout64.h	65;"	d
QNX_INFO_SECT_NAME	gdb/nto-tdep.c	38;"	d	file:
QNX_NOTE_NAME	gdb/nto-tdep.c	37;"	d	file:
QSFUNC	gdb/completer.c	/^typedef int QSFUNC (const void *, const void *);$/;"	t	file:
QSFUNC	readline/complete.c	/^typedef int QSFUNC ();$/;"	t	file:
QSFUNC	readline/complete.c	/^typedef int QSFUNC (const void *, const void *);$/;"	t	file:
QSFUNC	readline/funmap.c	/^typedef int QSFUNC ();$/;"	t	file:
QSFUNC	readline/funmap.c	/^typedef int QSFUNC (const void *, const void *);$/;"	t	file:
QSTHREADINFO_LEN	gdb/stubs/ia64vms-stub.c	1327;"	d	file:
QSUPPORTED_LEN	gdb/stubs/ia64vms-stub.c	1331;"	d	file:
QTHREADEXTRAINFO_LEN	gdb/stubs/ia64vms-stub.c	1329;"	d	file:
QUAD	libdecnumber/decCommon.c	54;"	d	file:
QUAD	libdecnumber/decCommon.c	59;"	d	file:
QUAD	libdecnumber/decCommon.c	64;"	d	file:
QUADZERO	libdecnumber/decNumberLocal.h	365;"	d
QUARKSE1	include/opcode/arc.h	/^  QUARKSE1 = (1U << 16),$/;"	e	enum:__anon1256
QUARKSE2	include/opcode/arc.h	/^  QUARKSE2 = (1U << 17),$/;"	e	enum:__anon1256
QUERY_0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^QUERY_0:$/;"	l
QUERY_1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^QUERY_1:$/;"	l
QUEUE	gdb/common/queue.h	93;"	d
QUEUE	gdb/gdbserver/server.c	/^in_queued_stop_replies_ptid (QUEUE (notif_event_p) *q,$/;"	f	file:
QUEUE	gdb/gdbserver/server.c	/^remove_all_on_match_ptid (QUEUE (notif_event_p) *q,$/;"	f	file:
QUEUE_ELEM	gdb/common/queue.h	94;"	d
QUEUE_H	gdb/common/queue.h	21;"	d
QUEUE_ITER	gdb/common/queue.h	95;"	d
QUEUE_ITER_FUNC	gdb/common/queue.h	96;"	d
QUEUE_alloc	gdb/common/queue.h	70;"	d
QUEUE_deque	gdb/common/queue.h	59;"	d
QUEUE_enque	gdb/common/queue.h	55;"	d
QUEUE_free	gdb/common/queue.h	76;"	d
QUEUE_is_empty	gdb/common/queue.h	66;"	d
QUEUE_iterate	gdb/common/queue.h	83;"	d
QUEUE_length	gdb/common/queue.h	73;"	d
QUEUE_peek	gdb/common/queue.h	63;"	d
QUEUE_remove_elem	gdb/common/queue.h	88;"	d
QUIET_NAN	sim/common/sim-fpu.c	122;"	d	file:
QUIET_NAN	sim/ppc/dp-bit.c	104;"	d	file:
QUIET_NAN	sim/ppc/dp-bit.c	124;"	d	file:
QUIT	gdb/defs.h	179;"	d
QUOT10	libdecnumber/decNumber.c	221;"	d	file:
QUOT10	libdecnumber/dpd/decimal64.c	613;"	d	file:
Q_ADDQ	sim/cris/cris-desc.h	/^ , Q_ADDQ, Q_MOVEQ, Q_SUBQ, Q_CMPQ$/;"	e	enum:insn_qi_opc
Q_ANDQ	sim/cris/cris-desc.h	/^ , Q_ANDQ, Q_ORQ, Q_ASHQ, Q_LSHQ$/;"	e	enum:insn_qi_opc
Q_ASHQ	sim/cris/cris-desc.h	/^ , Q_ANDQ, Q_ORQ, Q_ASHQ, Q_LSHQ$/;"	e	enum:insn_qi_opc
Q_BCC_0	sim/cris/cris-desc.h	/^  Q_BCC_0, Q_BCC_1, Q_BCC_2, Q_BCC_3$/;"	e	enum:insn_qi_opc
Q_BCC_1	sim/cris/cris-desc.h	/^  Q_BCC_0, Q_BCC_1, Q_BCC_2, Q_BCC_3$/;"	e	enum:insn_qi_opc
Q_BCC_2	sim/cris/cris-desc.h	/^  Q_BCC_0, Q_BCC_1, Q_BCC_2, Q_BCC_3$/;"	e	enum:insn_qi_opc
Q_BCC_3	sim/cris/cris-desc.h	/^  Q_BCC_0, Q_BCC_1, Q_BCC_2, Q_BCC_3$/;"	e	enum:insn_qi_opc
Q_BDAP_0	sim/cris/cris-desc.h	/^ , Q_BDAP_0, Q_BDAP_1, Q_BDAP_2, Q_BDAP_3$/;"	e	enum:insn_qi_opc
Q_BDAP_1	sim/cris/cris-desc.h	/^ , Q_BDAP_0, Q_BDAP_1, Q_BDAP_2, Q_BDAP_3$/;"	e	enum:insn_qi_opc
Q_BDAP_2	sim/cris/cris-desc.h	/^ , Q_BDAP_0, Q_BDAP_1, Q_BDAP_2, Q_BDAP_3$/;"	e	enum:insn_qi_opc
Q_BDAP_3	sim/cris/cris-desc.h	/^ , Q_BDAP_0, Q_BDAP_1, Q_BDAP_2, Q_BDAP_3$/;"	e	enum:insn_qi_opc
Q_CLASS_INSN	include/opcode/tic4x.h	641;"	d
Q_CMPQ	sim/cris/cris-desc.h	/^ , Q_ADDQ, Q_MOVEQ, Q_SUBQ, Q_CMPQ$/;"	e	enum:insn_qi_opc
Q_LSHQ	sim/cris/cris-desc.h	/^ , Q_ANDQ, Q_ORQ, Q_ASHQ, Q_LSHQ$/;"	e	enum:insn_qi_opc
Q_MASK	opcodes/ppc-opc.c	2208;"	d	file:
Q_MOVEQ	sim/cris/cris-desc.h	/^ , Q_ADDQ, Q_MOVEQ, Q_SUBQ, Q_CMPQ$/;"	e	enum:insn_qi_opc
Q_ORQ	sim/cris/cris-desc.h	/^ , Q_ANDQ, Q_ORQ, Q_ASHQ, Q_LSHQ$/;"	e	enum:insn_qi_opc
Q_REGISTER_SIZE	gdb/aarch64-tdep.h	47;"	d
Q_SUBQ	sim/cris/cris-desc.h	/^ , Q_ADDQ, Q_MOVEQ, Q_SUBQ, Q_CMPQ$/;"	e	enum:insn_qi_opc
Quit	sim/bfin/gui.c	/^  void (*Quit) (void);$/;"	m	struct:__anon818	file:
Qux	gdb/testsuite/gdb.cp/templates.cc	/^class Qux {$/;"	c	file:
Qux1	gdb/testsuite/gdb.cp/templates.cc	/^class Qux1 {$/;"	c	file:
Qword	opcodes/i386-opc.h	/^  Qword,$/;"	e	enum:__anon68
R	bfd/cpu-v850_rh850.c	26;"	d	file:
R	gdb/m32c-tdep.c	727;"	d	file:
R	gdb/mips-tdep.c	170;"	d	file:
R	gdb/mips-tdep.c	175;"	d	file:
R	gdb/mips-tdep.c	193;"	d	file:
R	gdb/mips-tdep.c	198;"	d	file:
R	gdb/testsuite/gdb.cp/koenig.cc	/^class R {$/;"	c	file:
R	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace R{ int x; }$/;"	n	file:
R	gdb/testsuite/gdb.cp/templates.cc	/^class R {$/;"	c	file:
R	libiberty/sha1.c	310;"	d	file:
R	opcodes/ppc-opc.c	2483;"	d	file:
R0	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R0	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R0	opcodes/arc-opc.c	1856;"	d	file:
R0	sim/aarch64/cpustate.h	/^  R0,$/;"	e	enum:GReg
R0	sim/bfin/linux-fixed-code.s	/^	R0 = R1 & R0;$/;"	d
R0	sim/bfin/linux-fixed-code.s	/^	R0 = R1 + R0;$/;"	d
R0	sim/bfin/linux-fixed-code.s	/^	R0 = R1 - R0;$/;"	d
R0	sim/bfin/linux-fixed-code.s	/^	R0 = R1 ^ R0;$/;"	d
R0	sim/bfin/linux-fixed-code.s	/^	R0 = R1 | R0;$/;"	d
R0	sim/bfin/linux-fixed-code.s	/^	R0 = [P0];$/;"	d
R0	sim/sh/interp.c	130;"	d	file:
R0	sim/testsuite/sim/bfin/10272_small.s	/^	R0 = DEPOSIT(R1, R0);$/;"	d
R0	sim/testsuite/sim/bfin/10272_small.s	/^	R0 = R1+R4;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 =   0;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 =   1;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 =   30;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 = MAX (R0,R2) || R2 = [P0++] || NOP;$/;"	d
R0	sim/testsuite/sim/bfin/10799.s	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/7641.s	/^	R0 = B [P0];			\/\/ R0 should get 00$/;"	d
R0	sim/testsuite/sim/bfin/7641.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/a0.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^		R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^		R0 = A0.x;$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^		R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^R0 = A0.w$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^R0 = A0.x$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^R0 = A1.w$/;"	d
R0	sim/testsuite/sim/bfin/a0shift.S	/^R0 = A1.x$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = -64;$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = 63;$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = P0;	DBGA ( R0.H , 0x2222 );$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = P0;	DBGA ( R0.L , 0x2222 );$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = P0;	DBGA ( R0.L , 0xffc0 );$/;"	d
R0	sim/testsuite/sim/bfin/a1.s	/^	R0 = P0;	DBGA ( R0.L , 63 );$/;"	d
R0	sim/testsuite/sim/bfin/a10.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/a11.S	/^	R0 = 0xfff0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/a11.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/a12.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -100 ];	DBGA ( R0.L , 25 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -104 ];	DBGA ( R0.L , 24 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -108 ];	DBGA ( R0.L , 23 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -112 ];	DBGA ( R0.L , 22 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -116 ];	DBGA ( R0.L , 21 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -12 ];	DBGA ( R0.L , 47 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -16 ];	DBGA ( R0.L , 46 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -20 ];	DBGA ( R0.L , 45 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -24 ];	DBGA ( R0.L , 44 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -28 ];	DBGA ( R0.L , 43 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -32 ];	DBGA ( R0.L , 42 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -36 ];	DBGA ( R0.L , 41 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -4 ];	DBGA ( R0.L , 49 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -40 ];	DBGA ( R0.L , 40 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -44 ];	DBGA ( R0.L , 39 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -48 ];	DBGA ( R0.L , 38 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -52 ];	DBGA ( R0.L , 37 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -56 ];	DBGA ( R0.L , 36 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -60 ];	DBGA ( R0.L , 35 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -64 ];	DBGA ( R0.L , 34 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -68 ];	DBGA ( R0.L , 33 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -72 ];	DBGA ( R0.L , 32 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -76 ];	DBGA ( R0.L , 31 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -8 ];	DBGA ( R0.L , 48 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -80 ];	DBGA ( R0.L , 30 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -84 ];	DBGA ( R0.L , 29 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -88 ];	DBGA ( R0.L , 28 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -92 ];	DBGA ( R0.L , 27 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + -96 ];	DBGA ( R0.L , 26 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 0 ];	DBGA ( R0.L , 50 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 12 ];	DBGA ( R0.L , 53 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 16 ];	DBGA ( R0.L , 54 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 20 ];	DBGA ( R0.L , 55 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 24 ];	DBGA ( R0.L , 56 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 28 ];	DBGA ( R0.L , 57 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 32 ];	DBGA ( R0.L , 58 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 36 ];	DBGA ( R0.L , 59 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 4 ];	DBGA ( R0.L , 51 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 40 ];	DBGA ( R0.L , 60 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 44 ];	DBGA ( R0.L , 61 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 48 ];	DBGA ( R0.L , 62 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 52 ];	DBGA ( R0.L , 63 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 56 ];	DBGA ( R0.L , 64 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 60 ];	DBGA ( R0.L , 65 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ FP + 8 ];	DBGA ( R0.L , 52 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -12 ];	DBGA ( R0.L , 47 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -16 ];	DBGA ( R0.L , 46 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -20 ];	DBGA ( R0.L , 45 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -24 ];	DBGA ( R0.L , 44 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -28 ];	DBGA ( R0.L , 43 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -32 ];	DBGA ( R0.L , 42 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -4 ];	DBGA ( R0.L , 49 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + -8 ];	DBGA ( R0.L , 48 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 0 ];	DBGA ( R0.L , 50 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 12 ];	DBGA ( R0.L , 53 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 16 ];	DBGA ( R0.L , 54 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 20 ];	DBGA ( R0.L , 55 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 24 ];	DBGA ( R0.L , 56 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 28 ];	DBGA ( R0.L , 57 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 4 ];	DBGA ( R0.L , 51 );$/;"	d
R0	sim/testsuite/sim/bfin/a2.s	/^	R0 = [ P0 + 8 ];	DBGA ( R0.L , 52 );$/;"	d
R0	sim/testsuite/sim/bfin/a20.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/a20.S	/^	R0 = ABS R1;$/;"	d
R0	sim/testsuite/sim/bfin/a20.S	/^	R0 = PACK( R0.H , R1.L );$/;"	d
R0	sim/testsuite/sim/bfin/a20.S	/^	R0 = R0 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/a20.S	/^	R0 = R1 +|+ R1 (CO);$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0x00000001;$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0x7f (X);$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0x80 (X);$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0xff (X);$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0xfffffff0;$/;"	d
R0	sim/testsuite/sim/bfin/a21.s	/^	R0 = 0xffffffff;$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0x00000000;$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0x0;$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0x1;$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0x7f (X);$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0x80 (X);$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0xff (X);$/;"	d
R0	sim/testsuite/sim/bfin/a22.s	/^	R0 = 0xffffffff;$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0x00000000;$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0x00000001;$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0x00000002;$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0x7f (X);$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0x80 (X);$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0xff (X);$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0xfffffff0;$/;"	d
R0	sim/testsuite/sim/bfin/a23.s	/^	R0 = 0xffffffff;$/;"	d
R0	sim/testsuite/sim/bfin/a24.s	/^	R0 = 0x1111 (X);$/;"	d
R0	sim/testsuite/sim/bfin/a26.s	/^	R0 = 4;$/;"	d
R0	sim/testsuite/sim/bfin/a26.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/a26.s	/^	R0 = A1.w;$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -10 ] (Z);	DBGA ( R0.L , 45 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -12 ] (Z);	DBGA ( R0.L , 44 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -14 ] (Z);	DBGA ( R0.L , 43 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -16 ] (Z);	DBGA ( R0.L , 42 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -18 ] (Z);	DBGA ( R0.L , 41 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -2 ] (Z);		DBGA ( R0.L , 49 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -20 ] (Z);	DBGA ( R0.L , 40 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -22 ] (Z);	DBGA ( R0.L , 39 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -24 ] (Z);	DBGA ( R0.L , 38 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -26 ] (Z);	DBGA ( R0.L , 37 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -28 ] (Z);	DBGA ( R0.L , 36 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -30 ] (Z);	DBGA ( R0.L , 35 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -32 ] (Z);	DBGA ( R0.L , 34 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -34 ] (Z);	DBGA ( R0.L , 33 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -36 ] (Z);	DBGA ( R0.L , 32 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -38 ] (Z);	DBGA ( R0.L , 31 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -4 ] (Z);		DBGA ( R0.L , 48 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -40 ] (Z);	DBGA ( R0.L , 30 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -42 ] (Z);	DBGA ( R0.L , 29 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -44 ] (Z);	DBGA ( R0.L , 28 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -46 ] (Z);	DBGA ( R0.L , 27 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -48 ] (Z);	DBGA ( R0.L , 26 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -50 ] (Z);	DBGA ( R0.L , 25 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -52 ] (Z);	DBGA ( R0.L , 24 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -54 ] (Z);	DBGA ( R0.L , 23 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -56 ] (Z);	DBGA ( R0.L , 22 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -58 ] (Z);	DBGA ( R0.L , 21 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -6 ] (Z);		DBGA ( R0.L , 47 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -60 ] (Z);	DBGA ( R0.L , 20 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -62 ] (Z);	DBGA ( R0.L , 19 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -64 ] (Z);	DBGA ( R0.L , 18 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -66 ] (Z);	DBGA ( R0.L , 17 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -68 ] (Z);	DBGA ( R0.L , 16 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -70 ] (Z);	DBGA ( R0.L , 15 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -72 ] (Z);	DBGA ( R0.L , 14 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -74 ] (Z);	DBGA ( R0.L , 13 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -76 ] (Z);	DBGA ( R0.L , 12 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -78 ] (Z);	DBGA ( R0.L , 11 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -8 ] (Z);		DBGA ( R0.L , 46 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -80 ] (Z);	DBGA ( R0.L , 10 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -82 ] (Z);	DBGA ( R0.L , 9 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -84 ] (Z);	DBGA ( R0.L , 8 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -86 ] (Z);	DBGA ( R0.L , 7 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -88 ] (Z);	DBGA ( R0.L , 6 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -90 ] (Z);	DBGA ( R0.L , 5 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -92 ] (Z);	DBGA ( R0.L , 4 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -94 ] (Z);	DBGA ( R0.L , 3 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -96 ] (Z);	DBGA ( R0.L , 2 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + -98 ] (Z);	DBGA ( R0.L , 1 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 0 ] (Z);		DBGA ( R0.L , 50 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 10 ] (Z);		DBGA ( R0.L , 55 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 12 ] (Z);		DBGA ( R0.L , 56 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 14 ] (Z);		DBGA ( R0.L , 57 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 16 ] (Z);		DBGA ( R0.L , 58 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 18 ] (Z);		DBGA ( R0.L , 59 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 2 ] (Z);		DBGA ( R0.L , 51 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 20 ] (Z);		DBGA ( R0.L , 60 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 22 ] (Z);		DBGA ( R0.L , 61 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 24 ] (Z);		DBGA ( R0.L , 62 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 26 ] (Z);		DBGA ( R0.L , 63 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 28 ] (Z);		DBGA ( R0.L , 64 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 30 ] (Z);		DBGA ( R0.L , 65 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 32 ] (Z);		DBGA ( R0.L , 66 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 34 ] (Z);		DBGA ( R0.L , 67 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 36 ] (Z);		DBGA ( R0.L , 68 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 38 ] (Z);		DBGA ( R0.L , 69 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 4 ] (Z);		DBGA ( R0.L , 52 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 40 ] (Z);		DBGA ( R0.L , 70 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 42 ] (Z);		DBGA ( R0.L , 71 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 44 ] (Z);		DBGA ( R0.L , 72 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 46 ] (Z);		DBGA ( R0.L , 73 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 48 ] (Z);		DBGA ( R0.L , 74 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 50 ] (Z);		DBGA ( R0.L , 75 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 52 ] (Z);		DBGA ( R0.L , 76 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 54 ] (Z);		DBGA ( R0.L , 77 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 56 ] (Z);		DBGA ( R0.L , 78 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 58 ] (Z);		DBGA ( R0.L , 79 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 6 ] (Z);		DBGA ( R0.L , 53 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 60 ] (Z);		DBGA ( R0.L , 80 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 62 ] (Z);		DBGA ( R0.L , 81 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 64 ] (Z);		DBGA ( R0.L , 82 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 66 ] (Z);		DBGA ( R0.L , 83 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 68 ] (Z);		DBGA ( R0.L , 84 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 70 ] (Z);		DBGA ( R0.L , 85 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 72 ] (Z);		DBGA ( R0.L , 86 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 74 ] (Z);		DBGA ( R0.L , 87 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 76 ] (Z);		DBGA ( R0.L , 88 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 78 ] (Z);		DBGA ( R0.L , 89 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 8 ] (Z);		DBGA ( R0.L , 54 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 80 ] (Z);		DBGA ( R0.L , 90 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 82 ] (Z);		DBGA ( R0.L , 91 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 84 ] (Z);		DBGA ( R0.L , 92 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 86 ] (Z);		DBGA ( R0.L , 93 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 88 ] (Z);		DBGA ( R0.L , 94 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 90 ] (Z);		DBGA ( R0.L , 95 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 92 ] (Z);		DBGA ( R0.L , 96 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 94 ] (Z);		DBGA ( R0.L , 97 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 96 ] (Z);		DBGA ( R0.L , 98 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ FP + 98 ] (Z);		DBGA ( R0.L , 99 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -10 ] (Z);	DBGA ( R0.L , 45 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -12 ] (Z);	DBGA ( R0.L , 44 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -14 ] (Z);	DBGA ( R0.L , 43 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -16 ] (Z);	DBGA ( R0.L , 42 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -18 ] (Z);	DBGA ( R0.L , 41 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -2 ] (Z);		DBGA ( R0.L , 49 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -20 ] (Z);	DBGA ( R0.L , 40 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -22 ] (Z);	DBGA ( R0.L , 39 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -24 ] (Z);	DBGA ( R0.L , 38 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -26 ] (Z);	DBGA ( R0.L , 37 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -28 ] (Z);	DBGA ( R0.L , 36 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -30 ] (Z);	DBGA ( R0.L , 35 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -32 ] (Z);	DBGA ( R0.L , 34 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -34 ] (Z);	DBGA ( R0.L , 33 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -36 ] (Z);	DBGA ( R0.L , 32 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -38 ] (Z);	DBGA ( R0.L , 31 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -4 ] (Z);		DBGA ( R0.L , 48 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -40 ] (Z);	DBGA ( R0.L , 30 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -42 ] (Z);	DBGA ( R0.L , 29 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -44 ] (Z);	DBGA ( R0.L , 28 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -46 ] (Z);	DBGA ( R0.L , 27 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -48 ] (Z);	DBGA ( R0.L , 26 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -50 ] (Z);	DBGA ( R0.L , 25 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -52 ] (Z);	DBGA ( R0.L , 24 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -54 ] (Z);	DBGA ( R0.L , 23 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -56 ] (Z);	DBGA ( R0.L , 22 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -58 ] (Z);	DBGA ( R0.L , 21 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -6 ] (Z);		DBGA ( R0.L , 47 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -60 ] (Z);	DBGA ( R0.L , 20 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -62 ] (Z);	DBGA ( R0.L , 19 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -64 ] (Z);	DBGA ( R0.L , 18 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -66 ] (Z);	DBGA ( R0.L , 17 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -68 ] (Z);	DBGA ( R0.L , 16 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -70 ] (Z);	DBGA ( R0.L , 15 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -72 ] (Z);	DBGA ( R0.L , 14 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -74 ] (Z);	DBGA ( R0.L , 13 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -76 ] (Z);	DBGA ( R0.L , 12 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -78 ] (Z);	DBGA ( R0.L , 11 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -8 ] (Z);		DBGA ( R0.L , 46 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -80 ] (Z);	DBGA ( R0.L , 10 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -82 ] (Z);	DBGA ( R0.L , 9 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -84 ] (Z);	DBGA ( R0.L , 8 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -86 ] (Z);	DBGA ( R0.L , 7 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -88 ] (Z);	DBGA ( R0.L , 6 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -90 ] (Z);	DBGA ( R0.L , 5 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -92 ] (Z);	DBGA ( R0.L , 4 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -94 ] (Z);	DBGA ( R0.L , 3 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -96 ] (Z);	DBGA ( R0.L , 2 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + -98 ] (Z);	DBGA ( R0.L , 1 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 0 ] (Z);		DBGA ( R0.L , 50 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 10 ] (Z);		DBGA ( R0.L , 55 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 12 ] (Z);		DBGA ( R0.L , 56 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 14 ] (Z);		DBGA ( R0.L , 57 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 16 ] (Z);		DBGA ( R0.L , 58 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 18 ] (Z);		DBGA ( R0.L , 59 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 2 ] (Z);		DBGA ( R0.L , 51 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 20 ] (Z);		DBGA ( R0.L , 60 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 22 ] (Z);		DBGA ( R0.L , 61 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 24 ] (Z);		DBGA ( R0.L , 62 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 26 ] (Z);		DBGA ( R0.L , 63 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 28 ] (Z);		DBGA ( R0.L , 64 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 30 ] (Z);		DBGA ( R0.L , 65 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 32 ] (Z);		DBGA ( R0.L , 66 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 34 ] (Z);		DBGA ( R0.L , 67 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 36 ] (Z);		DBGA ( R0.L , 68 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 38 ] (Z);		DBGA ( R0.L , 69 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 4 ] (Z);		DBGA ( R0.L , 52 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 40 ] (Z);		DBGA ( R0.L , 70 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 42 ] (Z);		DBGA ( R0.L , 71 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 44 ] (Z);		DBGA ( R0.L , 72 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 46 ] (Z);		DBGA ( R0.L , 73 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 48 ] (Z);		DBGA ( R0.L , 74 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 50 ] (Z);		DBGA ( R0.L , 75 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 52 ] (Z);		DBGA ( R0.L , 76 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 54 ] (Z);		DBGA ( R0.L , 77 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 56 ] (Z);		DBGA ( R0.L , 78 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 58 ] (Z);		DBGA ( R0.L , 79 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 6 ] (Z);		DBGA ( R0.L , 53 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 60 ] (Z);		DBGA ( R0.L , 80 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 62 ] (Z);		DBGA ( R0.L , 81 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 64 ] (Z);		DBGA ( R0.L , 82 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 66 ] (Z);		DBGA ( R0.L , 83 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 68 ] (Z);		DBGA ( R0.L , 84 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 70 ] (Z);		DBGA ( R0.L , 85 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 72 ] (Z);		DBGA ( R0.L , 86 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 74 ] (Z);		DBGA ( R0.L , 87 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 76 ] (Z);		DBGA ( R0.L , 88 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 78 ] (Z);		DBGA ( R0.L , 89 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 8 ] (Z);		DBGA ( R0.L , 54 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 80 ] (Z);		DBGA ( R0.L , 90 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 82 ] (Z);		DBGA ( R0.L , 91 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 84 ] (Z);		DBGA ( R0.L , 92 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 86 ] (Z);		DBGA ( R0.L , 93 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 88 ] (Z);		DBGA ( R0.L , 94 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 90 ] (Z);		DBGA ( R0.L , 95 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 92 ] (Z);		DBGA ( R0.L , 96 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 94 ] (Z);		DBGA ( R0.L , 97 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 96 ] (Z);		DBGA ( R0.L , 98 );$/;"	d
R0	sim/testsuite/sim/bfin/a3.s	/^	R0 = W [ P1 + 98 ] (Z);		DBGA ( R0.L , 99 );$/;"	d
R0	sim/testsuite/sim/bfin/a30.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/a30.s	/^	R0 = R2 +|+ R3, R1 = R2 -|- R3 (S , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/a4.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/a4.s	/^	R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/a4.s	/^	R0 = 3;$/;"	d
R0	sim/testsuite/sim/bfin/a7.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/a7.s	/^	R0 = R0 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/a7.s	/^	R0 = R1 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/a7.s	/^	R0 = R1 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/acp5_4.s	/^	R0 = 1 (X);$/;"	d
R0	sim/testsuite/sim/bfin/acp5_4.s	/^	R0 = R0.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/add_sub_acc.s	/^	R0 = 0x0;$/;"	d
R0	sim/testsuite/sim/bfin/add_sub_acc.s	/^	R0 = 0x1 (z);$/;"	d
R0	sim/testsuite/sim/bfin/ashift_flags.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = - R0;$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AC0|_AC0_COPY|_CC|_AZ);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AC0|_CC|_AN);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AV0|_AC0|_AC0_COPY|_AZ);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AV0|_AC0|_CC|_AN);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AV1|_AV0|_AC0|_AC0_COPY|_AZ);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AV1|_AV0|_AC0|_AQ|_CC|_AN);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_AV1|_AV0|_AC0|_CC|_AN);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_CC);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = ASTAT;	CHECKREG R0, (_CC|_AN);$/;"	d
R0	sim/testsuite/sim/bfin/b0.S	/^	R0 = R0 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/b1.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/b2.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R0;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R1;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R2;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R3;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R4;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R5;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R6;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R0 >>>= R7;$/;"	l
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R0.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R1.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R2.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R3.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R4.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R5.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R6.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R0 = R7.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R0.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R1.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R2.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R3.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R4.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R5.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R6.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R0 = R7.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = - R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = R0.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = R2.L (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = R3.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = R4.B (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R0 = ~ R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R0 = - R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R0 = ~ R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R0.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R1.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R2.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R3.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R4.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R5.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R6.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R0 = R7.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R0.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R1.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R2.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R3.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R4.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R5.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R6.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R0 = R7.L (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R0 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R1 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R2 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R3 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R4 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R5 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R6 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R0 = ( R0 + R7 ) << 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R0 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R1 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R2 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R3 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R4 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R5 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R6 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R0 = ( R0 + R7 ) << 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R0 = R1 + R2;		\/\/ COMP3op   killed$/;"	d
R0	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R0 = R1 + R2;	\/\/ COMP3op   killed$/;"	d
R0	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	R0 = LC0;$/;"	d
R0	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R0 = R1 + R2;		\/\/ COMP3op   killed$/;"	d
R0	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R0 = R1 + R2;		\/\/ COMP3op   killed$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R0 = ASTAT;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R0 = CC;	\/\/$/;"	d
R0	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R0 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R0	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R0 = R0 +|- R1 , R6 = R0 -|+ R1 (ASR);	\/\/ dsp32alu sft$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R0 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R1 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R1 & R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R2 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R2 & R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R3 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R4 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R4 & R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R5 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R5 & R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R6 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R6 & R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R7 & R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R7 & R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R0 = R7 & R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R0 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R1 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R1 - R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R2 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R2 - R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R3 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R4 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R4 - R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R5 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R5 - R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R6 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R6 - R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R7 - R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R7 - R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R0 = R7 - R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R0 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R1 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R1 + R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R2 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R3 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R4 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R5 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R6 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R0 = R7 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R0 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R1 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R1 | R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R2 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R2 | R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R3 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R4 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R4 | R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R5 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R5 | R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R6 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R6 | R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R7 | R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R7 | R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R0 = R7 | R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R0 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R1 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R1 + R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R2 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R2 + R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R3 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R3 + R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R4 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R4 + R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R5 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R5 + R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R6 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R6 + R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R7 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R0 = R7 + R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R0 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R1 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R1 ^ R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R2 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R2 ^ R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R3 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R4 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R4 ^ R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R5 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R5 ^ R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R6 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R6 ^ R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R7 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R7 ^ R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R0 = R7 ^ R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -16;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -24;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -32;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -40;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -48;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -56;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -64;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += -8;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R0 += 0;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 0;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 16;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 24;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 32;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 40;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 48;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 56;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R0 += 8;$/;"	l
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -0;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -16;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -24;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -32;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -40;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -48;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -56;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -64;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R0 = -8;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 16;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 24;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 32;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 40;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 48;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 56;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R0 = 8;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R0 = R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R0 = R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -0;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -16;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -24;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -32;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -40;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -48;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -56;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -64;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	R0 = -8;$/;"	d
R0	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	R0 = 32;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R0 = ABS R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R0 = ABS R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R0 = ABS R0 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R0 = ABS R7 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R0 = A1.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R0 = BYTEOP1P ( R1:0 , R3:2 ) (T , R);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R0 = BYTEOP1P ( R3:2 , R1:0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R0 = BYTEOP2P ( R3:2 , R1:0 ) (RNDL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R0 = BYTEOP2P ( R3:2 , R1:0 ) (TL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R0 = BYTEOP3P ( R3:2 , R1:0 ) (LO);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R0 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R1 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R1 , R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R1 , R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R2 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R3 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R4 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R5 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R6 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R0 = MAX ( R7 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R0 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R1 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R1 , R5 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R1 , R6 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R2 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R3 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R4 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R5 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R6 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R0 = MAX ( R7 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R0 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R1 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R1 , R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R1 , R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R2 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R3 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R4 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R5 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R6 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R0 = MIN ( R7 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R0 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R1 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R1 , R5 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R1 , R6 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R2 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R3 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R4 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R5 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R6 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R0 = MIN ( R7 , R0 ) (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R0 = ( A0 += A1 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R0 = - R0 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R0 = - R6 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R0 = - R7 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R0 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R0 - R2 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R0 - R7 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R1 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R2 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R3 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R4 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R5 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R6 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R0 = R7 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R0 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R1 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R1 -|- R5 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R1 -|- R6 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R2 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R3 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R4 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R5 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R6 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R0 = R7 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R0 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R1 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R1 -|+ R5 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R1 -|+ R6 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R2 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R3 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R4 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R5 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R6 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R0 = R7 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R0 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R0 + R2 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R0 + R7 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R1 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R2 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R3 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R4 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R5 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R6 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R0 = R7 + R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R0 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R1 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R1 +|- R5 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R1 +|- R6 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R2 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R3 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R4 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R5 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R6 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R0 = R7 +|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R0 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R1 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R1 +|+ R5 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R1 +|+ R6 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R2 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R3 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R4 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R5 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R6 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R0 = R7 +|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R0 + R0, R7 = R0 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R1 + R0, R7 = R1 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R1 + R6, R1 = R1 - R6 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R2 + R0, R7 = R2 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R2 + R4, R5 = R2 - R4 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R3 + R0, R7 = R3 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R4 + R0, R7 = R4 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R5 + R0, R7 = R5 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R6 + R0, R7 = R6 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R0 = R7 + R0, R7 = R7 - R0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R0 = A0 + A1, R2 = A0 - A1 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R0 = A1 + A0, R7 = A1 - A0 (NS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R0 +|- R0 , R2 = R0 -|+ R0 (SCO);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R0 +|- R0 , R7 = R0 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R1 +|- R0 , R7 = R1 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R2 +|- R0 , R7 = R2 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R3 +|- R0 , R7 = R3 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R4 +|- R0 , R7 = R4 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R5 +|- R0 , R7 = R5 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R5 +|- R3 , R5 = R5 -|+ R3 (CO);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R6 +|- R0 , R7 = R6 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R0 = R7 +|- R0 , R7 = R7 -|+ R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R0 +|- R0 , R2 = R0 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R0 +|- R0 , R7 = R0 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R1 +|- R0 , R7 = R1 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R2 +|- R0 , R7 = R2 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R3 +|- R0 , R7 = R3 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R4 +|- R0 , R7 = R4 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R5 +|- R0 , R7 = R5 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R5 +|- R3 , R5 = R5 -|+ R3 (ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R6 +|- R0 , R7 = R6 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R0 = R7 +|- R0 , R7 = R7 -|+ R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R0 +|- R0 , R2 = R0 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R0 +|- R0 , R7 = R0 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R1 +|- R0 , R7 = R1 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R2 +|- R0 , R7 = R2 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R3 +|- R0 , R7 = R3 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R4 +|- R0 , R7 = R4 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R5 +|- R0 , R7 = R5 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R5 +|- R3 , R5 = R5 -|+ R3 (CO , ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R6 +|- R0 , R7 = R6 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R0 = R7 +|- R0 , R7 = R7 -|+ R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R0 +|+ R0, R2 = R0 -|- R0 (SCO);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R0 +|+ R0, R7 = R0 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R1 +|+ R0, R7 = R1 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R2 +|+ R0, R7 = R2 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R3 +|+ R0, R7 = R3 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R4 +|+ R0, R7 = R4 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R5 +|+ R0, R7 = R5 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R5 +|+ R3, R5 = R5 -|- R3 (CO);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R6 +|+ R0, R7 = R6 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R0 = R7 +|+ R0, R7 = R7 -|- R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R0 +|+ R0, R2 = R0 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R0 +|+ R0, R7 = R0 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R1 +|+ R0, R7 = R1 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R2 +|+ R0, R7 = R2 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R3 +|+ R0, R7 = R3 -|- R0 (ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R4 +|+ R0, R7 = R4 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R5 +|+ R0, R7 = R5 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R5 +|+ R3, R5 = R5 -|- R3 (ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R6 +|+ R0, R7 = R6 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R0 = R7 +|+ R0, R7 = R7 -|- R0 (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R0 +|+ R0, R2 = R0 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R0 +|+ R0, R7 = R0 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R1 +|+ R0, R7 = R1 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R2 +|+ R0, R7 = R2 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R3 +|+ R0, R7 = R3 -|- R0 (CO , ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R4 +|+ R0, R7 = R4 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R5 +|+ R0, R7 = R5 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R5 +|+ R3, R5 = R5 -|- R3 (CO , ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R6 +|+ R0, R7 = R6 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R0 = R7 +|+ R0, R7 = R7 -|- R0 (CO , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R0 = A1.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R0 = ( A0 += R6.L * R7.H ) (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R0 = ( A0 = R2.H * R3.L ) (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R0 = ( A0 = R5.L * R3.L ) (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R0 = ( A0 += R6.L * R7.H ) (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R0 = ( A0 -= R2.H * R3.L ) (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R0 = ( A0 = R5.L * R3.L ) (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R0 = ( A0 += R6.L * R7.H );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R0 = ( A0 = R2.H * R3.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R0 = ( A0 = R5.L * R3.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R0 = ( A0 += R6.L * R7.H ) (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R0 = ( A0 -= R5.L * R3.L ) (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R0 = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R0 = ( A0 -= R6.L * R7.H ) (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R0 = ( A0 = R2.H * R3.L ) (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R0 = ( A0 = R5.L * R3.L ) (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R0 = R0.L * R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R0 = R0.L * R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R0 = R2.L * R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R0 = R4.L * R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R0 = R6.L * R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R0 = R0.L * R0.L (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R0 = R0.L * R7.L (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R0 = R2.L * R2.L (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R0 = R4.L * R4.L (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R0 = R6.L * R6.L (IS);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R0 = R0.L * R0.L (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R0 = R0.L * R7.L (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R0 = R2.L * R2.L (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R0 = R4.L * R4.L (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R0 = R6.L * R6.L (ISS2);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R0 = R0.L * R0.L (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R0 = R0.L * R7.L (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R0 = R2.L * R2.L (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R0 = R4.L * R4.L (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R0 = R6.L * R6.L (S2RND);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R0 = R0.L * R0.L (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R0 = R0.L * R7.L (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R0 = R2.L * R2.L (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R0 = R4.L * R4.L (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R0 = R6.L * R6.L (FU);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R0 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R0 = ASHIFT R0 BY R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R0 = ASHIFT R1 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R0 = ASHIFT R1 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R0 = ASHIFT R2 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R0 = ASHIFT R3 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R0 = ASHIFT R0 BY R7.L (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R0 = ASHIFT R1 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R0 = ASHIFT R1 BY R6.L (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R0 = ASHIFT R2 BY R5.L (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R0 = ASHIFT R3 BY R6.L (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R1.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R2.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R3.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R4.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R5.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R6.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R0 BY R7.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R1 BY R0.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R1 BY R6.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R2 BY R5.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R4 BY R3.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R5 BY R2.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R0 = ASHIFT R6 BY R1.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R1.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R2.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R3.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R4.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R5.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R6.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R0 BY R7.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R1 BY R0.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R1 BY R6.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R2 BY R5.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R4 BY R3.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R5 BY R2.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R0 = ASHIFT R6 BY R1.L (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R1 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R2 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R3 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R4 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R0 , R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R0 = ALIGN16 ( R7 , R7 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R1 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R2 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R3 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R4 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R0 , R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R0 = ALIGN24 ( R7 , R7 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R1 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R2 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R3 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R4 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R0 , R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R0 = ALIGN8 ( R7 , R7 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R0 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R1 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R2 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R3 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R4 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R0, R6 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R3, R5 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R0 = DEPOSIT( R7, R7 );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R0.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R1.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R2.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R3.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R4.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R5.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R0, R6.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R0 = EXTRACT( R7, R7.L ) (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R0 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R0 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R0 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R0 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R0 BY R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R1 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R1 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R2 BY R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R2 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R4 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R4 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R5 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R6 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R0 = LSHIFT R7 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R1.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R2.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R3.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R4.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R5.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R6.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R0 BY R7.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R1 BY R6.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R2 BY R5.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R4 BY R3.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R5 BY R2.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R6 BY R1.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R0 = LSHIFT R7 BY R0.L (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R0.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R1.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R2.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R3.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R4.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R5.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R6.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R0.L , R7.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R1.L , R6.H );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R2.H , R5.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R4.L , R3.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R5.L , R2.H );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R6.H , R1.L );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R0 = PACK( R7.H , R0.H );$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R0 BY R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R1 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R2 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R4 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R5 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R6 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R0 = ROT R7 BY R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R4.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R0 BY R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R1 BY R6.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R2 BY R5.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R4 BY R3.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R5 BY R2.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R6 BY R1.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R0 = ROT R7 BY R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R0 = VIT_MAX( R0 , R2 ) (ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R0 = VIT_MAX( R0 , R7 ) (ASL);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R0 = VIT_MAX( R0 , R7 ) (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R0 = VIT_MAX( R4 , R0 ) (ASR);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R0 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R0 = R0 << 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R0 = R2 >>> 7;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R0 = R0 << 0 (S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R0 = R2 >>> 7;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R0 = R0 << 0 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R0 = R1 >>> 8 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R0 = R0 << 0 (V , S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R0 = R1 >>> 8 (V, S);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R0 = R0 << 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R0 = R2 >> 7;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R0 = R0 << 0 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R0 = R1 >> 8 (V);$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R0 = ROT R0 BY 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R0 = ROT R2 BY -8;$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R0 = [ I0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R0 = [ I1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R0 = [ I2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R0 = [ I3 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I2 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I3 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R0 = [ I3 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R0 = [ I0 ++ M0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R0 = [ I1 ++ M0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R0 = [ I2 ++ M3 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R0 = [ I3 ++ M1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R0 = [ I3 ++ M2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R0 = [ I0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R0 = [ I0 ++ M0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R0 = [ I0 ++ M2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R0 = [ I0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R0 = [ I0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R0 = MidUserCode (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R0 = exception_handler (Z);   \/\/ wr address of exception handler to MMR EVT3$/;"	d
R0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R0 = RETN;$/;"	d
R0	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R0 = R1 + R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R0 = R3.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R0 = R7.B (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nested.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R0 = -32768 (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R0 = 0x0123 (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R0 = 0x7fff (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R0 = 0x0001 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R0 = 0x0010 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R0 = 0x0100 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R0 = 0x1000 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R0 = 0x0001 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R0 = 0x0010 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R0 = 0x0100 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R0 = 0x1000 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R0 = [ P2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R0 = B [ P1 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R0 = B [ P2 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R0 = W [ P1 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R0 = W [ P2 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ FP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ P1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ P2 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ P3 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ P4 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ P5 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R0 = [ SP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R0 = B [ FP -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R0 = B [ P5 -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R0 = B [ SP -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R0 = W [ FP -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R0 = W [ P5 -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R0 = B [ P1 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R0 = B [ P2 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R0 = B [ P3 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R0 = W [ P1 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R0 = W [ P2 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R0 = W [ P3 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R0 = W [ P4 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R0 = [ FP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R0 = [ P4 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R0 = [ P5 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R0 = B [ FP ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R0 = B [ P5 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R0 = W [ FP ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R0 = W [ P5 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R0 = B [ P1 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R0 = B [ P2 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R0 = B [ P3 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R0 = B [ P4 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R0 = W [ P1 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R0 = W [ P2 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R0 = W [ P4 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ FP ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ FP -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P1 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P1 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P2 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P2 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P4 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P4 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P5 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = B [ P5 -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ FP ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ FP -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P1 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P1 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P2 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P2 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P4 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P4 -- ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P5 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R0 = W [ P5 -- ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R0 = B [ P2 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R0 = W [ P2 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^	R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^	R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^	R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ FP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ FP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ P1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ P4 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R0 = [ SP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R0 = [ FP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R0 = [ P1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ FP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ P1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ P3 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ P4 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ P5 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R0 = [ SP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ FP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ FP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P1 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P2 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P3 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P3 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P4 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P4 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P5 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ P5 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ SP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R0 = [ SP -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R0 = B [ FP + 99 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R0 = B [ P1 + 151 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R0 = B [ P2 + -121 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R0 = B [ P4 + 47 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R0 = B [ P5 + -14 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ FP + 90 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ P1 + 154 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ P2 + -120 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ P3 + 56 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ P4 + 42 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ P5 + -14 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R0 = W [ SP + 46 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ FP + 99 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ P1 + 151 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ P2 + -121 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ P3 + 56 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ P4 + 47 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ P5 + -14 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R0 = B [ SP + 46 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ FP + 90 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ P1 + 154 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ P2 + -120 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ P3 + 56 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ P4 + 42 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ P5 + -14 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R0 = W [ SP + 46 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R0 = [ FP + 92 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R0 = [ P1 + 156 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R0 = [ P2 + -120 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R0 = [ P4 + 44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R0 = [ P5 + -16 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R0 = B [ FP + 0x1055 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R0 = B [ P2 + -0x1013 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R0 = B [ P3 + 0x1025 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R0 = B [ SP + -0x1041 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R0 = W [ FP + 0x1054 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R0 = W [ P2 + -0x1034 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R0 = W [ P3 + 0x1022 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R0 = W [ SP + -0x1054 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R0 = [ FP + 0x1044 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R0 = [ P2 + -0x1028 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R0 = [ P3 + 0x1044 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R0 = [ SP + -0x1024 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R0 = [ FP + 0x1144 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R0 = [ P2 + -0x1028 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R0 = [ P3 + 0x1044 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R0 = [ SP + -0x1024 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ FP + 12 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ P1 + 0 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ P2 + 28 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ P3 + 56 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ P4 + 44 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ P5 + 16 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R0 = W [ SP + 40 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ FP + 12 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ P1 + 0 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ P2 + 28 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ P3 + 56 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ P4 + 44 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ P5 + 16 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R0 = W [ SP + 40 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ FP + 12 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ P1 + 0 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ P2 + 28 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ P3 + 56 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ P4 + 44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ P5 + 16 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R0 = [ SP + 40 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R0 = W [ FP + 54 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R0 = W [ P2 + 14 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R0 = W [ P3 + 22 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R0 = W [ SP + 44 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R0 = [ FP + 44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R0 = [ P2 + 28 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R0 = [ P3 + 44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R0 = [ SP + 24 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R0 = [ FP + 44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + -12 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + -40 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + 112 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + 32 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + 56 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R0 = [ FP + 84 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R0 = [ FP + -108 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R0 = [ FP + -28 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R0 = [ FP + -44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R0 = [ FP + -88 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R0 = [ FP + -108 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R0 = [ FP + -44 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R0 = [ FP + -88 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ FP ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ P1 ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ P2 ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ P3 ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ P4 ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ P5 ++ P3 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R0 = [ SP ++ P5 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ FP ++ P5 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ P1 ++ P5 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ P2 ++ P5 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ P3 ++ P5 ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ P4 ++ P5 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ P5 ++ P1 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R0 = W [ SP ++ P5 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ FP ++ P2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ P1 ++ SP ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ P2 ++ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ P3 ++ SP ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ P4 ++ P2 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ P5 ++ SP ];$/;"	d
R0	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R0 = [ SP ++ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_linkage.s	/^	R0 = 5;$/;"	d
R0	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R0 <<= 1; \/* r0 = 0x00000000 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R0 >>= 1; \/* r0 = 0x20000000 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R0 >>= 1; \/* r0 = 0x40000000 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R0 >>>= 1; \/* r0 = 0x20000000 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R0 >>>= 1; \/* r0 = 0xc0000000 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 0; \/* r0 = 0x41111111 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 0; \/* r0 = 0x81111111 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 16; \/* r0 = 0x00004333 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 16; \/* r0 = 0xFFFF8333 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 24; \/* r0 = 0x00000044 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 24; \/* r0 = 0xFFFFFF84 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 8; \/* r0 = 0x00422222 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R0 >>>= 8; \/* r0 = 0xFF822222 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R0 <<= 0; \/* r0 = 0x81111111 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R0 <<= 0;$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R0 <<= 16;$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R0 <<= 24;$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R0 <<= 8;$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 0; \/* r0 = 0x41111111 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 0; \/* r0 = 0x81111111 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 16; \/* r0 = 0x00004333 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 16; \/* r0 = 0x00008333 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 24; \/* r0 = 0x00000044 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 24; \/* r0 = 0x00000084 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 8; \/* r0 = 0x00422222 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R0 >>= 8; \/* r0 = 0x00822222 *\/$/;"	l
R0	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R0 = 0x04;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R0 = 0x06;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R0 = 0x05;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R0 = 0x10;$/;"	d
R0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^      R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R0 = [ P1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^      R0 = [ P0 ++ ];   \/\/ 16 bit instr$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R0 = RETN;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^R0 += 2;     \/\/ we have to add 2 to point to next instr after return (16-bit illegal instr)$/;"	l
R0	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^R0 = RETX;   \/\/ error handler:RETX has the address of the same Illegal instr$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^R0 += 2;     \/\/ we have to add 2 to point to next instr after return (16-bit illegal instr)$/;"	l
R0	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^R0 = RETX;   \/\/ error handler:RETX has the address of the same Illegal instr$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^    R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^    R0 = RETN;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user.S	/^R0 = R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = RETN;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R0 = RETX;$/;"	d
R0	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R0 = MidUserCode (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R0 = exception_handler (Z);   \/\/ wr address of exception handler to MMR EVT3$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = 10;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R0 = 2;$/;"	d
R0	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R0 = A0.x;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = P0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R0 = R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R4;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R5;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R6;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R0 = R7;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R0 = I1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = B1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = B2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = B3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = I1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = I2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = I3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = L1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = L2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = M1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = M2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = B0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = B1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = B2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = B3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = I1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = I2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = I3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = L1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = L2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = M0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = M1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = M2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R0 = M3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R0 = P1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R0 = I3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R0 = L3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R0 = P1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = FP;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = P1;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = P2;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = P3;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = P4;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R0 = 0xa01 (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R0 = 0xa41 (X);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R0 = P1;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R0 = 0x00;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R0 = 0x01;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R0 = 11;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R0 = 12;$/;"	d
R0	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/cc-alu.S	/^	R0 = \\a0x;$/;"	d
R0	sim/testsuite/sim/bfin/cc0.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/cc0.s	/^	R0 = R0 + R1;$/;"	d
R0	sim/testsuite/sim/bfin/cc0.s	/^	R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/cc1.s	/^	R0 = - R0;$/;"	d
R0	sim/testsuite/sim/bfin/cc1.s	/^	R0 = 0x1234 (X);$/;"	d
R0	sim/testsuite/sim/bfin/cc5.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/cc5.S	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	R0 = [P0++];$/;"	d
R0	sim/testsuite/sim/bfin/cec-ifetch.S	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	R0 = R0 & R1;$/;"	d
R0	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	R0 = [P3];$/;"	d
R0	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R0 = RETI;$/;"	d
R0	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/cir.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/cli-sti.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/cli-sti.s	/^	R0 = 0xff;$/;"	d
R0	sim/testsuite/sim/bfin/compare.s	/^	R0 = 0 (X);$/;"	d
R0	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	R0 = 0x0000;$/;"	d
R0	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	R0 = W [ P0 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/cycles.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/d0.s	/^	R0 = I1;$/;"	d
R0	sim/testsuite/sim/bfin/d0.s	/^	R0 = I2;$/;"	d
R0	sim/testsuite/sim/bfin/d1.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/d1.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/d2.s	/^	R0 = B[P1] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/d2.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/d2.s	/^	R0 = R1 + R2$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = R0 << 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = R0 >> 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = SEQSTAT;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R0 = [ SP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = R0 << 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = R0 >> 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = SEQSTAT;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R0 = [ SP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = R0 << 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = R0 >> 26;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = SEQSTAT;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R0 = [ SP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^        R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^        R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^        R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/div0.s	/^	R0 = 3272 (X);$/;"	d
R0	sim/testsuite/sim/bfin/div0.s	/^	R0 = 32767 (X);$/;"	d
R0	sim/testsuite/sim/bfin/div0.s	/^	R0 = 70 (X);$/;"	d
R0	sim/testsuite/sim/bfin/dotproduct.s	/^	R0 = ( A0 += A1 );$/;"	d
R0	sim/testsuite/sim/bfin/dotproduct.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dotproduct2.s	/^	R0 = ( A0 += A1 );$/;"	d
R0	sim/testsuite/sim/bfin/dotproduct2.s	/^	R0 = [ I0 ++ ];	R1 = [ I1 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R0 = [ P1 ++ ];	DBGA ( R0.H , 0xfeae ); DBGA ( R0.L , 0x9b9f );$/;"	d
R0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R0 = [ P1 ++ ];	DBGA ( R0.H , 0xfeae ); DBGA ( R0.L , 0xa0e3 );$/;"	d
R0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R0 = [ P1 ++ ];	DBGA ( R0.H , 0xfeae ); DBGA ( R0.L , 0xa627 );$/;"	d
R0	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R0 = [ P1 ++ ];	DBGA ( R0.H , 0xfeae ); DBGA ( R0.L , 0xab6b );$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d0.s	/^	R0 = 4;$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d0.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d0.s	/^	R0 = [ I3 ++ M1 ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d1.s	/^	R0 = [ I0 ++ M1 ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d1.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_d1.s	/^	R0 = [ I0 -- ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_neg.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/dsp_s1.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/dsp_s1.s	/^	R0 = [ P1 + 0 ];$/;"	d
R0	sim/testsuite/sim/bfin/e0.s	/^	R0 = -1;	\/* unmask all interrupts *\/$/;"	d
R0	sim/testsuite/sim/bfin/e0.s	/^	R0 = SEQSTAT;$/;"	d
R0	sim/testsuite/sim/bfin/e0.s	/^	R0 = start_uspace (Z);$/;"	d
R0	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/events.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/f221.s	/^	R0 = 0xcafe (Z);$/;"	d
R0	sim/testsuite/sim/bfin/f221.s	/^	R0 = R0 + R2;$/;"	d
R0	sim/testsuite/sim/bfin/f221.s	/^	R0 = RETX;$/;"	d
R0	sim/testsuite/sim/bfin/f221.s	/^	R0 = UserCode (Z);$/;"	d
R0	sim/testsuite/sim/bfin/f221.s	/^	R0 = exception_handler (Z);$/;"	d
R0	sim/testsuite/sim/bfin/fact.s	/^	R0 = \\num (Z);$/;"	d
R0	sim/testsuite/sim/bfin/fir.s	/^	R0 = 0;	R1 = 0; R2 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/fsm.s	/^	R0 = 14;$/;"	d
R0	sim/testsuite/sim/bfin/fsm.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/fsm.s	/^	R0 = 20;$/;"	d
R0	sim/testsuite/sim/bfin/fsm.s	/^	R0 = 4;$/;"	d
R0	sim/testsuite/sim/bfin/fsm.s	/^	R0 = R1;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LB0;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LB1;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LC0;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LC1;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LT0;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R0 = LT1;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	R0 = LT0;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	R0 = LT1;$/;"	d
R0	sim/testsuite/sim/bfin/hwloop-nested.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/i0.s	/^	R0 = -50;$/;"	d
R0	sim/testsuite/sim/bfin/i0.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/i0.s	/^	R0 = R0 + R1;$/;"	d
R0	sim/testsuite/sim/bfin/iir.s	/^	R0 = 0;	R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue103.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue112.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue112.s	/^	R0 = A1.w;$/;"	d
R0	sim/testsuite/sim/bfin/issue117.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue118.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/issue119.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue121.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue124.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue125.s	/^	R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/issue126.s	/^	R0 = R0;$/;"	d
R0	sim/testsuite/sim/bfin/issue127.s	/^	R0 = A0.x;	DBGA ( R0.L , 0 );$/;"	d
R0	sim/testsuite/sim/bfin/issue127.s	/^	R0 = A1.x;	DBGA ( R0.L , 0 );$/;"	d
R0	sim/testsuite/sim/bfin/issue129.s	/^	R0 = P4;$/;"	d
R0	sim/testsuite/sim/bfin/issue139.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue140.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue142.s	/^	R0 = 0x0000 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/issue142.s	/^	R0 = A0.w$/;"	d
R0	sim/testsuite/sim/bfin/issue142.s	/^	R0 = A0.x$/;"	d
R0	sim/testsuite/sim/bfin/issue146.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue146.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/issue175.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue175.s	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/issue175.s	/^	R0 = R1 +|+ R0, R2 = R1 -|- R0 (S , ASL);$/;"	d
R0	sim/testsuite/sim/bfin/issue205.s	/^	R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/issue205.s	/^	R0 = 0;	R1 = 0; R2 = 0; R3 = 0; R4 = 0; R5 = 0; R6 = 0; R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue257.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/issue257.s	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/issue272.S	/^	R0 = ASTAT;$/;"	d
R0	sim/testsuite/sim/bfin/issue83.s	/^	R0 = 31;$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = B [ P0 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = B [ P0 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = B [ P5 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = P1;$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = W [ P0 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = W [ P0 ++ ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/l0.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/l2_loop.s	/^	R0 = R0 - R2;$/;"	d
R0	sim/testsuite/sim/bfin/link-2.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/link.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R0 = 0;R1 = 0;R2 = 0;R3 = 0;R4 = 0;R5 = 0;R6 = 0;R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R0 = 0;R1 = 0;R2 = 0;R3 = 0;R4 = 0;R5 = 0;R6 = 0;R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	R0 = 0;R1 = 0;R2 = 0;R3 = 0;R4 = 0;R5 = 0;R6 = 0;R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	R0 = [ P1 ];$/;"	d
R0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	R0 = 0;R1 = 0;R2 = 0;R3 = 0;R4 = 0;R5 = 0;R6 = 0;R7 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/load.s	/^	R0 = 0x01 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/load.s	/^	R0 = [ \\preg1\\() ];$/;"	d
R0	sim/testsuite/sim/bfin/load.s	/^	R0 = \\preg0;$/;"	d
R0	sim/testsuite/sim/bfin/logic.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/lsetup.s	/^	R0 = 0x123;$/;"	d
R0	sim/testsuite/sim/bfin/lsetup.s	/^	R0 = 0x50;$/;"	d
R0	sim/testsuite/sim/bfin/lsetup.s	/^	R0 = 10 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/lsetup.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/lsetup.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/m0boundary.s	/^	R0 = I0;$/;"	d
R0	sim/testsuite/sim/bfin/m1.S	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m10.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m11.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m12.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m13.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m14.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m15.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m16.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m17.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m2.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m3.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m4.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m5.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m6.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m7.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m8.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/m9.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/math.s	/^	R0 = -1 (X);$/;"	d
R0	sim/testsuite/sim/bfin/math.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/math.s	/^	R0 = 5;$/;"	d
R0	sim/testsuite/sim/bfin/mc_s2.s	/^	R0 = [ P1 + 0 ];$/;"	d
R0	sim/testsuite/sim/bfin/mmr-exception.s	/^	R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/mmr-exception.s	/^	R0 = R0.B;$/;"	d
R0	sim/testsuite/sim/bfin/mmr-exception.s	/^	R0 = SEQSTAT;$/;"	d
R0	sim/testsuite/sim/bfin/mult.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	R0 = L0;$/;"	d
R0	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	R0 = \\tochk;$/;"	d
R0	sim/testsuite/sim/bfin/push-pop.s	/^	R0 = [SP];$/;"	d
R0	sim/testsuite/sim/bfin/random_0006.S	/^	R0 = BYTEOP3P (R1:0, R1:0) (LO);$/;"	d
R0	sim/testsuite/sim/bfin/random_0009.S	/^	R0 = (A0 -= R4.L * R1.L) (IU);$/;"	d
R0	sim/testsuite/sim/bfin/random_0010.S	/^	R0 = R1 << 0x17 (V, S);$/;"	d
R0	sim/testsuite/sim/bfin/random_0010.S	/^	R0 = R2 << 0x1c (V, S);$/;"	d
R0	sim/testsuite/sim/bfin/random_0014.S	/^	R0 = ASHIFT R0 BY R7.L;$/;"	d
R0	sim/testsuite/sim/bfin/random_0020.S	/^	R0 = (A0 += R1.L * R4.H) (IU);$/;"	d
R0	sim/testsuite/sim/bfin/random_0025.S	/^	R0 = R4 >>> 0x10 (V);$/;"	d
R0	sim/testsuite/sim/bfin/random_0025.S	/^	R0 = R4 >>> 0x1e (V);$/;"	d
R0	sim/testsuite/sim/bfin/random_0025.S	/^	R0 = R5 >>> 0x12 (V);$/;"	d
R0	sim/testsuite/sim/bfin/random_0034.S	/^	R0 = A1.L + A1.H, R4 = A0.L + A0.H;$/;"	d
R0	sim/testsuite/sim/bfin/random_0034.S	/^	R0 = A1.L + A1.H, R5 = A0.L + A0.H;$/;"	d
R0	sim/testsuite/sim/bfin/s0.s	/^	R0 = 10;$/;"	d
R0	sim/testsuite/sim/bfin/s1.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/s11.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/s11.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/s13.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/s14.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/s2.s	/^	R0 = W [ P2 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/s21.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/s3.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/s4.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/s4.s	/^	R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/s9.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/saatest.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R0 = R0 + R1;$/;"	d
R0	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R0 = R0 | R1;$/;"	d
R0	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R0 = R1 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R0 = R2 << 16;$/;"	d
R0	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R0 = R0 | R1;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R0 = R1 + R0;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R0 = R2 << 16;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg1opcodes.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/se_all64bitg2opcodes.S	/^	R0 = R2;$/;"	d
R0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_cof.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_cof.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_cof.S	/^    R0 = [ P0 ];  \/\/ MMR load will Stall$/;"	d
R0	sim/testsuite/sim/bfin/se_event_quad.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_event_quad.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_event_quad.S	/^    R0 = 0xf0f0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_kills2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_disable.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_disable.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^    R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_lr.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_lr.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^	R0 = LC0;$/;"	d
R0	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^	R0 = LC1;$/;"	d
R0	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R0 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_mv2lp.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_mv2lp.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R0 = [ P2 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_popkill.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_popkill.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x182 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x297c (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x2bca (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x2c58 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x32b0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x3b8c (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x59c4 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x62da (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x6b18 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x6d4a (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x7c60 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0x8c66 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0xb1ae (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0xd4a4 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0xd5a2 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R0 = 0xea72 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_rts_rti.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_rts_rti.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/se_stall_if2.S	/^    R0 = -1;$/;"	d
R0	sim/testsuite/sim/bfin/se_stall_if2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_stall_if2.S	/^    R0 = [ P0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R0 = 0 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/sign.s	/^	R0 = 0x10 (Z);$/;"	d
R0	sim/testsuite/sim/bfin/simple0.s	/^	R0 = 5;$/;"	d
R0	sim/testsuite/sim/bfin/sri.s	/^	R0 = A0.w;$/;"	d
R0	sim/testsuite/sim/bfin/stk.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/stk.s	/^	R0 = FP;$/;"	d
R0	sim/testsuite/sim/bfin/stk.s	/^	R0 = R0 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/stk.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = FP;$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = R0 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = [ SP ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/stk2.s	/^	R0 = [ SP ];$/;"	d
R0	sim/testsuite/sim/bfin/stk3.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/stk3.s	/^	R0 = FP;$/;"	d
R0	sim/testsuite/sim/bfin/stk3.s	/^	R0 = R0 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/stk3.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/stk3.s	/^	R0 = [ FP + 8 ];$/;"	d
R0	sim/testsuite/sim/bfin/stk4.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/stk4.s	/^	R0 = FP;$/;"	d
R0	sim/testsuite/sim/bfin/stk4.s	/^	R0 = R0 ^ R0;$/;"	d
R0	sim/testsuite/sim/bfin/stk4.s	/^	R0 = SP;$/;"	d
R0	sim/testsuite/sim/bfin/stk4.s	/^	R0 = [ FP + 8 ];$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P0;	DBGA ( R0.L , 9 );$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P1;	DBGA ( R0.L , 10 );$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P2;	DBGA ( R0.L , 11 );$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P3;	DBGA ( R0.L , 12 );$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P4;	DBGA ( R0.L , 13 );$/;"	d
R0	sim/testsuite/sim/bfin/stk6.s	/^	R0 = P5;	DBGA ( R0.L , 14 );$/;"	d
R0	sim/testsuite/sim/bfin/syscfg.s	/^	R0 = SYSCFG;$/;"	d
R0	sim/testsuite/sim/bfin/testset2.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/testset2.s	/^	R0 = B [ P0 ] (Z);$/;"	d
R0	sim/testsuite/sim/bfin/testset2.s	/^	R0 = CC;$/;"	d
R0	sim/testsuite/sim/bfin/unlink.S	/^	R0 = R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/unlink.S	/^	R0 = W[P0];$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = 0x0333 (X);$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = 45;$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = A0.x;$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = P0;$/;"	d
R0	sim/testsuite/sim/bfin/up0.s	/^	R0 = [ P0 ];$/;"	d
R0	sim/testsuite/sim/bfin/vecadd.s	/^	R0 = 0;$/;"	d
R0	sim/testsuite/sim/bfin/vecadd.s	/^	R0 = W [ P0 ++ ] (X);$/;"	d
R0	sim/testsuite/sim/bfin/vecadd.s	/^	R0 = [ I0 ++ ];$/;"	d
R0	sim/testsuite/sim/bfin/vit_max.s	/^	R0 = A0.W;$/;"	d
R0	sim/testsuite/sim/bfin/vit_max2.s	/^	R0 = VIT_MAX (R1, R2) (ASL) || W[P0] = R0.L;$/;"	d
R0	sim/testsuite/sim/bfin/viterbi2.s	/^	R0 = [ I0 ++ ];	\/\/ load R0 = (D1 D0)$/;"	d
R0	sim/testsuite/sim/bfin/x1.s	/^	R0 = 1;$/;"	d
R0	sim/testsuite/sim/bfin/x1.s	/^	R0 = R0 | R1;$/;"	d
R0	sim/testsuite/sim/bfin/x1.s	/^	R0 = R2 +|+ R3, R1 = R2 -|- R3 (S , ASR);$/;"	d
R0	sim/testsuite/sim/bfin/zcall.s	/^	R0 = 1;$/;"	d
R0_BANK0_REGNUM	gdb/sh-tdep.h	/^    R0_BANK0_REGNUM = 43,$/;"	e	enum:__anon1841
R0_REGNUM	gdb/gdbserver/lynx-ppc-low.c	57;"	d	file:
R0_REGNUM	gdb/m32r-tdep.h	/^  R0_REGNUM = 0,$/;"	e	enum:m32r_regnum
R0_REGNUM	gdb/moxie-tdep.h	/^  R0_REGNUM = 2,$/;"	e	enum:moxie_regnum
R0_REGNUM	gdb/sh-tdep.h	/^    R0_REGNUM = 0,$/;"	e	enum:__anon1841
R0_REGNUM	sim/h8300/sim-main.h	/^  R0_REGNUM = 0,$/;"	e	enum:h8_regnum
R0_S	opcodes/arc-opc.c	1857;"	d	file:
R1	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R1	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R1	opcodes/arc-opc.c	1859;"	d	file:
R1	opcodes/ia64-opc.h	69;"	d
R1	opcodes/v850-opc.c	974;"	d	file:
R1	sim/aarch64/cpustate.h	/^  R1,$/;"	e	enum:GReg
R1	sim/bfin/linux-fixed-code.s	/^	R1 = [P0];$/;"	d
R1	sim/testsuite/sim/bfin/10272_small.s	/^	R1 = W[P5 + 0x6 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/10799.s	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/10799.s	/^	R1 = [I0++];$/;"	d
R1	sim/testsuite/sim/bfin/7641.s	/^	R1 = B [P1];			\/\/ R1 should get 02$/;"	d
R1	sim/testsuite/sim/bfin/7641.s	/^	R1 = CC;$/;"	d
R1	sim/testsuite/sim/bfin/PN_generator.s	/^	R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/a11.S	/^	R1 = 0x0000 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/a12.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/a20.S	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/a24.s	/^	R1 = A0.x;$/;"	d
R1	sim/testsuite/sim/bfin/a26.s	/^	R1 = 5;$/;"	d
R1	sim/testsuite/sim/bfin/a30.s	/^	R1 = R0 << 16;$/;"	d
R1	sim/testsuite/sim/bfin/a30.s	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/a4.s	/^	R1 = 3 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/a7.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/a7.s	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/a7.s	/^	R1 = R0 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/abs-2.S	/^	R1 = ABS R0;$/;"	d
R1	sim/testsuite/sim/bfin/abs-3.S	/^	R1 = ABS R0;$/;"	d
R1	sim/testsuite/sim/bfin/abs-4.S	/^	R1 = ABS R0;$/;"	d
R1	sim/testsuite/sim/bfin/abs.S	/^	R1 = ABS R0;$/;"	d
R1	sim/testsuite/sim/bfin/add_sub_acc.s	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/add_sub_acc.s	/^	R1 = 2 (z);$/;"	d
R1	sim/testsuite/sim/bfin/ashift_flags.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R0;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R1;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R2;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R3;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R4;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R5;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R6;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R1 >>>= R7;$/;"	l
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R0.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R1.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R2.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R3.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R4.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R5.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R6.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R1 = R7.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R0.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R1.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R2.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R3.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R4.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R5.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R6.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R1 = R7.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = - R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = R0.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = R1.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = R3.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = R4.B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = R7.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R1 = ~ R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R1 = - R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R1 = ~ R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R0.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R1.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R2.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R3.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R4.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R5.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R6.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R1 = R7.B (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R0.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R1.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R2.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R3.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R4.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R5.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R6.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R1 = R7.L (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R0 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R1 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R2 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R3 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R4 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R5 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R6 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R1 = ( R1 + R7 ) << 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R0 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R1 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R2 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R3 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R4 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R5 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R6 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R1 = ( R1 + R7 ) << 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R1 = 21;$/;"	d
R1	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R1 = 21;$/;"	d
R1	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	R1 = 21;$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^	R1 = 1;			\/\/ if go here, error$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R1 = ( A1 += R4.L * R5.H ), A0 += R4.H * R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R1 = 21;$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R1 = ( A1 += R4.L * R5.H ), A0 += R4.H * R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R1 = 21;$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R1 = CC;$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R1 = ASTAT;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R1 = CC;	\/\/$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R1 = R0 +|- R1 , R6 = R0 -|+ R1 (ASR);	\/\/ dsp32alu sft$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R1 = R0 +|- R1 , R6 = R0 -|+ R1 (ASR);	\/\/ dsp32alu sft$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^R1 = ( A1 = R7.L * R4.L ), R0 = ( A0 = R7.H * R4.H ) (S2RND);	\/\/ dsp32mac pair$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^R1 = R0 +|- R1 , R6 = R0 -|+ R1 (ASR);	\/\/ dsp32alu sft$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R1 = ( A1 = R7.L * R4.L ),  R0 = ( A0 = R7.H * R4.H )  (S2RND);	\/\/ dsp32mac pair$/;"	d
R1	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R1 = R0 +|- R1 , R5 = R0 -|+ R1 (ASR);	\/\/ dsp32alu sft$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R0 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R0 & R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R0 & R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R1 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R2 & R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R2 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R2 & R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R3 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R4 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R5 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R5 & R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R6 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R6 & R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R7 & R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R1 = R7 & R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R0 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R0 - R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R0 - R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R1 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R2 - R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R2 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R2 - R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R3 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R4 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R5 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R5 - R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R6 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R6 - R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R7 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R1 = R7 - R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R0 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R1 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R2 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R3 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R3 - R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R4 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R5 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R6 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R1 = R7 - R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R0 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R0 | R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R0 | R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R1 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R2 | R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R2 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R2 | R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R3 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R4 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R5 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R5 | R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R6 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R6 | R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R7 | R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R1 = R7 | R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R0 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R0 + R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R1 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R2 + R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R2 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R2 + R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R3 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R4 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R4 + R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R5 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R5 + R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R6 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R6 + R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R7 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R1 = R7 + R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R0 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R0 ^ R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R0 ^ R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R1 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R2 ^ R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R2 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R2 ^ R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R3 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R4 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R5 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R5 ^ R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R6 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R6 ^ R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R7 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R1 = R7 ^ R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -17;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -1;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -25;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -33;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -41;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -49;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -57;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -64;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R1 += -9;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 17;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 1;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 25;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 33;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 41;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 49;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 57;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R1 += 9;$/;"	l
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -17;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -25;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -33;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -41;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -49;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -57;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -64;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R1 = -9;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 17;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 25;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 33;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 41;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 49;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 57;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R1 = 9;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R1 = R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R1 = R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R1 = ABS R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R1 = ABS R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R1 = ABS R1 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R1 = ABS R6 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R1 = A0.x;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R1 = A1.x;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R1 = BYTEOP1P ( R3:2 , R1:0 ) (R);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R1 = BYTEOP2P ( R3:2 , R1:0 ) (RNDL , R);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R1 = BYTEOP2P ( R3:2 , R1:0 ) (TL , R);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R1 = BYTEOP3P ( R3:2 , R1:0 ) (LO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R0 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R0 , R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R1 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R2 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R3 , R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R3 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R4 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R5 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R6 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R1 = MAX ( R7 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R0 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R0 , R6 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R1 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R2 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R3 , R0 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R3 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R4 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R5 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R6 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R1 = MAX ( R7 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R0 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R0 , R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R1 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R2 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R3 , R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R3 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R4 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R5 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R6 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R1 = MIN ( R7 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R0 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R0 , R6 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R1 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R2 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R3 , R0 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R3 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R4 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R5 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R6 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R1 = MIN ( R7 , R1 ) (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R1 = ( A0 += A1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R1 = - R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R1 = - R1 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R1 = - R7 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R0 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R1 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R2 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R3 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R4 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R5 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R6 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R6 - R5 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R7 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R1 = R7 - R6 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R0 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R0 -|- R6 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R1 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R2 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R3 -|- R0 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R3 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R4 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R5 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R6 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R1 = R7 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R0 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R0 -|+ R6 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R1 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R2 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R3 -|+ R0 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R3 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R4 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R5 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R6 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R1 = R7 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R0 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R1 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R2 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R3 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R4 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R5 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R6 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R6 + R5 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R7 + R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R1 = R7 + R6 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R0 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R0 +|- R6 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R1 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R2 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R3 +|- R0 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R3 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R4 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R5 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R6 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R1 = R7 +|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R0 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R0 +|+ R6 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R1 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R2 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R3 +|+ R0 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R3 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R4 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R5 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R6 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R1 = R7 +|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R0 + R1, R6 = R0 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R1 + R1, R6 = R1 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R1 + R5, R6 = R1 - R5 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R2 + R1, R6 = R2 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R3 + R1, R6 = R3 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R4 + R1, R6 = R4 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R5 + R1, R6 = R5 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R5 + R7, R0 = R5 - R7 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R6 + R1, R6 = R6 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R1 = R7 + R1, R6 = R7 - R1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R1 = A0 + A1, R0 = A0 - A1 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R1 = A0 + A1, R6 = A0 - A1 (NS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R0 +|- R1 , R6 = R0 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R1 +|- R1 , R6 = R1 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R2 +|- R1 , R6 = R2 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R3 +|- R1 , R4 = R3 -|+ R1 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R3 +|- R1 , R6 = R3 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R4 +|- R1 , R6 = R4 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R5 +|- R1 , R6 = R5 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R6 +|- R1 , R6 = R6 -|+ R1 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R6 +|- R1 , R6 = R6 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R1 = R7 +|- R1 , R6 = R7 -|+ R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R0 +|- R1 , R6 = R0 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R1 +|- R1 , R6 = R1 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R2 +|- R1 , R6 = R2 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R3 +|- R1 , R4 = R3 -|+ R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R3 +|- R1 , R6 = R3 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R4 +|- R1 , R6 = R4 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R5 +|- R1 , R6 = R5 -|+ R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R6 +|- R1 , R6 = R6 -|+ R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R1 = R7 +|- R1 , R6 = R7 -|+ R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R0 +|- R1 , R6 = R0 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R1 +|- R1 , R6 = R1 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R2 +|- R1 , R6 = R2 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R3 +|- R1 , R4 = R3 -|+ R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R3 +|- R1 , R6 = R3 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R4 +|- R1 , R6 = R4 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R5 +|- R1 , R6 = R5 -|+ R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R6 +|- R1 , R6 = R6 -|+ R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R1 = R7 +|- R1 , R6 = R7 -|+ R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R0 +|+ R1, R6 = R0 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R1 +|+ R1, R6 = R1 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R2 +|+ R1, R6 = R2 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R3 +|+ R1, R4 = R3 -|- R1 (CO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R3 +|+ R1, R6 = R3 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R4 +|+ R1, R6 = R4 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R5 +|+ R1, R6 = R5 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R6 +|+ R1, R6 = R6 -|- R1 (SCO);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R6 +|+ R1, R6 = R6 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R1 = R7 +|+ R1, R6 = R7 -|- R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R0 +|+ R1, R6 = R0 -|- R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R1 +|+ R1, R6 = R1 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R2 +|+ R1, R6 = R2 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R3 +|+ R1, R4 = R3 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R3 +|+ R1, R6 = R3 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R4 +|+ R1, R6 = R4 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R5 +|+ R1, R6 = R5 -|- R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R6 +|+ R1, R6 = R6 -|- R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R6 +|+ R1, R6 = R6 -|- R1 (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R1 = R7 +|+ R1, R6 = R7 -|- R1 (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R0 +|+ R1, R6 = R0 -|- R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R1 +|+ R1, R6 = R1 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R2 +|+ R1, R6 = R2 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R3 +|+ R1, R4 = R3 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R3 +|+ R1, R6 = R3 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R4 +|+ R1, R6 = R4 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R5 +|+ R1, R6 = R5 -|- R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R6 +|+ R1, R6 = R6 -|- R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R6 +|+ R1, R6 = R6 -|- R1 (CO , ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R1 = R7 +|+ R1, R6 = R7 -|- R1 (CO , ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R1 = ( A1 += R4.H * R5.L ), A0 -= R4.H * R5.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R1 = ( A1 += R5.H * R3.H ), A0 = R5.L * R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R1 = ( A1 += R6.L * R7.H ), A0 += R6.L * R7.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R1 = ( A1 = R2.L * R3.H ), A0 -= R2.H * R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R1 = ( A1 = R2.L * R3.L ), A0 += R2.H * R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 += R5.H * R3.H ) (M,IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 += R5.H * R3.H ), A0 = R5.L * R3.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 += R6.L * R7.H ) (M), A0 += R6.L * R7.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 += R6.L * R7.H ), A0 += R6.L * R7.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 -= R4.H * R5.L ), A0 += R4.H * R5.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 = R2.H * R3.L ) (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 = R2.L * R3.H ) (M), A0 -= R2.H * R3.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 = R2.L * R3.H ), A0 = R2.H * R3.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = ( A1 = R2.L * R3.L ), A0 -= R2.H * R3.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R1 = A1 , A0 += R4.H * R5.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 += R5.H * R3.H ) (M,ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 += R5.H * R3.H ), A0 = R5.L * R3.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 += R6.L * R7.H ) (M), A0 += R6.L * R7.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 += R6.L * R7.H ), A0 += R6.L * R7.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 -= R2.L * R3.H ) (M), A0 = R2.H * R3.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 -= R5.L * R3.H ), A0 = R5.H * R3.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 = R2.H * R3.L ) (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 = R4.L * R3.L ), A0 = R4.H * R3.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = ( A1 = R7.H * R5.L ), A0 += R7.H * R5.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R1 = A1 , A0 += R4.H * R5.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R1 = ( A1 += R5.H * R3.H ) (M);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R1 = ( A1 += R6.L * R7.H ) (M), A0 += R6.L * R7.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R1 = ( A1 -= R2.H * R3.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R1 = ( A1 = R2.L * R3.H ) (M), A0 = R2.H * R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R1 = A1 , A0 += R4.H * R5.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 += R5.H * R3.H ) (M,S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 += R5.H * R3.H ), A0 = R5.L * R3.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 += R6.L * R7.H ) (M), A0 += R6.L * R7.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 += R6.L * R7.H ), A0 += R6.L * R7.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 -= R2.H * R3.L ) (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 -= R2.L * R3.H ) (M), A0 = R2.H * R3.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 -= R4.L * R3.L ), A0 = R4.H * R3.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 = R5.L * R3.H ), A0 -= R5.H * R3.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = ( A1 = R7.H * R5.L ), A0 += R7.H * R5.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R1 = A1 , A0 -= R4.H * R5.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 += R4.L * R7.H ) (M), A0 += R4.L * R7.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 += R5.H * R3.H ) (M,FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 += R5.H * R3.H ), A0 -= R5.L * R3.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 += R6.L * R7.H ), A0 += R6.L * R7.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 -= R0.H * R5.L ), A0 += R0.H * R5.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 = R1.L * R3.H ) (M), A0 = R1.H * R3.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 = R2.H * R3.L ) (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 = R2.L * R3.H ), A0 = R2.H * R3.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = ( A1 = R2.L * R3.L ), A0 = R2.H * R3.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R1 = A1 , A0 += R4.H * R5.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R1 = ( A1 += R5.H * R3.H ),  R0 = ( A0 = R5.L * R3.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R1 = ( A1 += R6.L * R7.H ),  R0 = ( A0 += R6.L * R7.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R1 = ( A1 = R2.L * R3.H ),  R0 = ( A0 -= R2.H * R3.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R1 = ( A1 = R2.L * R3.L ),  R0 = ( A0 = R2.H * R3.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R1 = ( A1 = R4.H * R5.L ),  R0 = ( A0 += R4.H * R5.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 += R5.H * R3.H ),  R0 = ( A0 = R5.L * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 += R6.L * R7.H ),  R0 = ( A0 += R6.L * R7.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 -= R4.H * R5.L ),  R0 = ( A0 += R4.H * R5.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 = R2.L * R3.H ),  R0 = ( A0 -= R2.H * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 = R2.L * R3.L ) (M),  R0 = ( A0 = R2.H * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 = R2.L * R3.L ),  R0 = ( A0 = R2.H * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = ( A1 = R4.H * R5.L ) (M),  R0 = ( A0 += R4.H * R5.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = A1,  R0 = ( A0 += R6.L * R7.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = A1,  R0 = ( A0 = R2.H * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R1 = A1,  R0 = ( A0 = R5.L * R3.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 += R5.H * R3.H ),  R0 = ( A0 = R5.L * R3.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 += R6.L * R1.H ),  R0 = ( A0 += R6.L * R1.H )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 = R2.L * R3.H ),  R0 = ( A0 = R2.H * R3.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 = R2.L * R3.L ) (M),  R0 = ( A0 = R2.H * R3.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 = R3.L * R1.L ),  R0 = ( A0 = R3.H * R1.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 = R4.H * R5.L ) (M),  R0 = ( A0 += R4.H * R5.H )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = ( A1 = R4.H * R5.L ),  R0 = ( A0 += R4.H * R5.H )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = A1,  R0 = ( A0 += R6.L * R7.H )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = A1,  R0 = ( A0 = R4.H * R3.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R1 = A1,  R0 = ( A0 = R5.L * R3.L )  (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R1 = ( A1 = R2.H * R6.L ) (M),  R0 = ( A0 += R2.H * R6.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R1 = ( A1 = R3.L * R2.L ) (M),  R0 = ( A0 = R3.H * R2.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R1 = A1,  R0 = ( A0 -= R0.H * R5.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R1 = A1,  R0 = ( A0 -= R4.L * R6.H )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R1 = A1,  R0 = ( A0 = R5.L * R2.L )  (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 += R5.H * R3.H ),  R0 = ( A0 = R5.L * R3.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 += R6.L * R7.H ),  R0 = ( A0 += R6.L * R7.H )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 -= R2.L * R3.L ) (M),  R0 = ( A0 = R2.H * R3.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 = R2.H * R5.L ) (M),  R0 = ( A0 += R2.H * R5.H )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 = R2.L * R3.H ),  R0 = ( A0 = R2.H * R3.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 = R2.L * R3.L ),  R0 = ( A0 = R2.H * R3.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = ( A1 = R4.H * R5.L ),  R0 = ( A0 += R4.H * R5.H )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = A1,  R0 = ( A0 += R4.L * R6.H )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = A1,  R0 = ( A0 -= R5.L * R3.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R1 = A1,  R0 = ( A0 = R2.H * R1.L )  (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 += R5.H * R3.H ),  R0 = ( A0 = R5.L * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 += R6.L * R7.H ),  R0 = ( A0 += R6.L * R7.H )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 -= R2.L * R3.H ),  R0 = ( A0 = R2.H * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 = R2.L * R3.L ) (M),  R0 = ( A0 = R2.H * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 = R2.L * R3.L ),  R0 = ( A0 = R2.H * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 = R4.H * R5.L ) (M),  R0 = ( A0 -= R4.H * R5.H )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = ( A1 = R4.H * R5.L ),  R0 = ( A0 += R4.H * R5.H )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = A1,  R0 = ( A0 -= R2.H * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = A1,  R0 = ( A0 -= R5.L * R3.L )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R1 = A1,  R0 = ( A0 -= R6.L * R7.H )  (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R0.L * R0.L, R0 = R0.L * R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R1.H * R4.L, R0 = R1.H * R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R2.H * R7.L, R0 = R2.L * R7.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R2.L * R2.L, R0 = R2.L * R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R3.L * R0.H (M), R0 = R3.H * R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R3.L * R2.L (M), R0 = R3.L * R2.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R4.L * R4.L, R0 = R4.L * R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R1 = R6.L * R6.L, R0 = R6.L * R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R0.L * R0.L, R0 = R0.L * R0.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R1.H * R4.L, R0 = R1.H * R4.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R2.H * R7.L, R0 = R2.L * R7.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R2.L * R2.L, R0 = R2.L * R2.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R3.L * R0.H (M), R0 = R3.H * R0.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R3.L * R2.L (M), R0 = R3.L * R2.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R4.L * R4.L, R0 = R4.L * R4.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R1 = R6.L * R6.L, R0 = R6.L * R6.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R0.L * R0.L, R0 = R0.L * R0.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R1.H * R4.L, R0 = R1.H * R4.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R2.H * R7.L, R0 = R2.L * R7.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R2.L * R2.L, R0 = R2.L * R2.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R3.L * R0.H (M), R0 = R3.H * R0.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R3.L * R2.L (M), R0 = R3.L * R2.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R4.L * R4.L, R0 = R4.L * R4.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R1 = R6.L * R6.L, R0 = R6.L * R6.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R1 = R4.L * R0.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R1 = R6.H * R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R1 = R7.H * R0.H;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R1 = R4.L * R0.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R1 = R6.H * R4.L (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R1 = R7.H * R0.H (IS);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R1 = R4.L * R0.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R1 = R6.H * R4.L (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R1 = R7.H * R0.H (ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R1 = R4.L * R0.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R1 = R6.H * R4.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R1 = R7.H * R0.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R1 = R4.L * R0.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R1 = R6.H * R4.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R1 = R7.H * R0.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R0.L * R0.L, R0 = R0.L * R0.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R1.H * R4.L, R0 = R1.H * R4.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R2.H * R7.L, R0 = R2.L * R7.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R2.L * R2.L, R0 = R2.L * R2.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R3.L * R0.H (M), R0 = R3.H * R0.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R3.L * R2.L (M), R0 = R3.L * R2.H (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R4.L * R4.L, R0 = R4.L * R4.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R1 = R6.L * R6.L, R0 = R6.L * R6.L (S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R0.L * R0.L, R0 = R0.L * R0.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R1.H * R4.L, R0 = R1.H * R4.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R2.H * R7.L, R0 = R2.L * R7.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R2.L * R2.L, R0 = R2.L * R2.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R3.L * R0.H (M), R0 = R3.H * R0.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R3.L * R2.L (M), R0 = R3.L * R2.H (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R4.L * R4.L, R0 = R4.L * R4.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R1 = R6.L * R6.L, R0 = R6.L * R6.L (FU);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R1 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R1 = ASHIFT R1 BY R7.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R1 = ASHIFT R2 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R1 = ASHIFT R3 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R1 = ASHIFT R4 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R1 = ASHIFT R1 BY R7.L (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R1 = ASHIFT R2 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R1 = ASHIFT R3 BY R5.L (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R1 = ASHIFT R4 BY R6.L (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R0.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R2.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R3.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R4.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R5.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R6.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R1 BY R7.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R2 BY R0.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R2 BY R6.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R3 BY R5.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R5 BY R3.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R6 BY R2.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R1 = ASHIFT R7 BY R1.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R0.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R2.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R3.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R4.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R5.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R6.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R1 BY R7.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R2 BY R0.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R2 BY R6.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R3 BY R5.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R5 BY R3.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R6 BY R2.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R1 = ASHIFT R7 BY R1.L (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R0 , R7 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R2 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R3 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R4 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R5 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R1 = ALIGN16 ( R1 , R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R0 , R7 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R2 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R3 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R4 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R5 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R1 = ALIGN24 ( R1 , R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R0 , R7 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R2 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R3 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R4 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R5 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R1 = ALIGN8 ( R1 , R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s	/^	R1 = A0.x;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^R1 = 58;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R0, R7 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R0 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R1 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R2 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R3 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R4 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R1, R6 );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R1 = DEPOSIT( R4, R5 ) (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R0, R7.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R0.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R1.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R2.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R3.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R4.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R5.L ) (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R1 = EXTRACT( R1, R6.L ) (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R1 BY R7.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R2 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R2 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R3 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R3 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R5 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R5 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R6 BY R1.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R6 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R1 = LSHIFT R7 BY R1.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R0 BY R0.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R0.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R2.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R3.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R4.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R5.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R6.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R1 BY R7.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R2 BY R6.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R3 BY R5.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R5 BY R3.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R6 BY R2.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R1 = LSHIFT R7 BY R1.L (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R0.L , R0.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R0.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R1.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R2.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R3.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R4.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R5.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R6.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R1.L , R7.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R2.H , R6.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R3.H , R5.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R5.L , R3.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R6.H , R2.L );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R1 = PACK( R7.H , R1.H );$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R0 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R1 BY R7.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R2 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R3 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R5 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R6 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R1 = ROT R7 BY R1.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R0 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R0.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R4.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R1 BY R7.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R2 BY R6.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R3 BY R5.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R5 BY R3.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R6 BY R2.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R1 = ROT R7 BY R1.L;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R1 = VIT_MAX( R1 , R0 ) (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R1 = VIT_MAX( R1 , R0 ) (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R1 = VIT_MAX( R1 , R3 ) (ASL);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R1 = VIT_MAX( R5 , R1 ) (ASR);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R1 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R1 = R1 << 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R1 = R3 >>> 8;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R1 = R1 << 3 (S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R1 = R3 >>> 8;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R1 = R1 << 3 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R1 = R2 >>> 14 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R1 = R1 << 3 (V , S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R1 = R2 >>> 14 (V, S);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R1 = R1 << 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R1 = R3 >> 8;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R1 = R1 << 3 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R1 = R2 >> 14 (V);$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R1 = ROT R1 BY 5;$/;"	d
R1	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R1 = ROT R3 BY -7;$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R1 = [ I0 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R1 = [ I1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R1 = [ I2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R1 = [ I3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I0 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I3 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R1 = [ I3 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R1 = [ I0 ++ M2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R1 = [ I0 ++ M3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R1 = [ I1 ++ M1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R1 = [ I2 ++ M1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R1 = [ I3 ++ M0 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R1 = [ I1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R1 = [ I1 ++ M1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R1 = [ I1 ++ M3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R1 = [ I1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R1 = [ I1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R1 = SEQSTAT;$/;"	d
R1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R1 = RETI;$/;"	d
R1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R1 = RETX;$/;"	d
R1	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R1 = R2 + R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R1 = R2.L (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nested.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R1 = -1111 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R1 = 0x1234 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R1 = 0x7ffe (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R1 = B1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R1 = B1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R1 = 0x0003 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R1 = 0x0030 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R1 = 0x0300 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R1 = 0x3000 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R1 = B1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R1 = 0x0003 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R1 = 0x0030 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R1 = 0x0300 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R1 = 0x3000 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R1 = B1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R1 = M1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R1 = [ P2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R1 = 0x43;$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R1 = B [ P2 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R1 = B [ P3 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R1 = 0x4243 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R1 = W [ P2 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R1 = W [ P3 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ FP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ P1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ P2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ P3 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ P4 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ P5 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R1 = [ SP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R1 = B [ P1 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R1 = B [ P5 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R1 = B [ SP -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R1 = W [ P1 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R1 = W [ P5 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R1 = B [ P2 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R1 = B [ P3 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R1 = B [ P4 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R1 = W [ FP -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R1 = W [ P2 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R1 = W [ P3 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R1 = W [ P4 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R1 = [ FP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R1 = [ P4 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R1 = [ P5 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R1 = B [ P1 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R1 = B [ P5 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R1 = W [ P1 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R1 = W [ P5 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R1 = B [ FP ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R1 = B [ P2 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R1 = B [ P3 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R1 = B [ P4 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R1 = W [ FP ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R1 = W [ P2 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R1 = W [ P4 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ FP ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ FP -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P1 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P1 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P2 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P2 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P4 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P4 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P5 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = B [ P5 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ FP ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ FP -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P1 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P1 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P2 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P2 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P4 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P4 -- ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P5 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R1 = W [ P5 -- ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R1 = W [ P3 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^	R1 = [ P2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^	R1 = [ P2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^	R1 = [ P2 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ P2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ P5 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ SP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R1 = [ SP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R1 = [ P1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R1 = [ P2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R1 = [ SP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ FP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ P1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ P2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ P4 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ P5 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R1 = [ SP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ FP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ FP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P2 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P3 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P3 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P4 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P4 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P5 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ P5 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ SP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R1 = [ SP -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R1 = [ P4 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^	R1 = [ P4 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R1 = B [ FP + -15 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R1 = B [ P1 + 83 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R1 = B [ P2 + -113 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R1 = B [ P4 + -41 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R1 = B [ P5 + 12 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ FP + -14 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ P1 + 84 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ P2 + -114 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ P3 + 62 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ P4 + -40 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ P5 + 12 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R1 = W [ SP + -42 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ FP + -15 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ P1 + 83 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ P2 + -113 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ P3 + 62 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ P4 + -41 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ P5 + 12 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R1 = B [ SP + -41 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ FP + -14 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ P1 + 84 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ P2 + -114 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ P3 + 62 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ P4 + -40 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ P5 + 12 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R1 = W [ SP + -42 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R1 = [ FP + -16 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R1 = [ P1 + 84 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R1 = [ P2 + -112 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R1 = [ P4 + -40 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R1 = [ P5 + 12 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R1 = B [ FP + 0x1057 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R1 = B [ P2 + -0x1015 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R1 = B [ P3 + 0x1027 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R1 = B [ SP + -0x1045 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R1 = W [ FP + 0x1056 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R1 = W [ P2 + -0x1046 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R1 = W [ P3 + 0x1024 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R1 = W [ SP + -0x1078 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R1 = [ FP + 0x1048 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R1 = [ P2 + -0x1030 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R1 = [ P3 + 0x1048 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R1 = [ SP + -0x1030 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R1 = [ FP + 0x2048 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R1 = [ P2 + -0x1034 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R1 = [ P3 + 0x1048 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R1 = [ SP + -0x1034 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ FP + 16 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ P1 + 4 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ P2 + 32 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ P3 + 60 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ P4 + 40 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ P5 + 12 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R1 = W [ SP + 44 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ FP + 16 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ P1 + 4 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ P2 + 32 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ P3 + 60 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ P4 + 40 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ P5 + 12 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R1 = W [ SP + 44 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ FP + 16 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ P1 + 4 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ P2 + 32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ P3 + 60 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ P4 + 40 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ P5 + 12 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R1 = [ SP + 44 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R1 = W [ FP + 56 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R1 = W [ P2 + 16 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R1 = W [ P3 + 24 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R1 = W [ SP + 48 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R1 = [ FP + 48 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R1 = [ P2 + 32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R1 = [ P3 + 48 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R1 = [ SP + 32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R1 = [ P2 + 32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + -16 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + -44 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + 116 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + 36 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + 4 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + 60 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R1 = [ FP + 88 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R1 = [ FP + -112 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R1 = [ FP + -32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R1 = [ FP + -48 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R1 = [ FP + -96 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R1 = [ FP + -32 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R1 = [ FP + -96 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ FP ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ P1 ++ P3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ P2 ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ P3 ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ P4 ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ P5 ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R1 = [ SP ++ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ FP ++ P1 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ P1 ++ P2 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ P2 ++ P1 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ P3 ++ P1 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ P4 ++ P1 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ P5 ++ P1 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R1 = W [ SP ++ P1 ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ FP ++ P3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ P1 ++ FP ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ P2 ++ P3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ P3 ++ FP ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ P4 ++ P3 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ P5 ++ FP ];$/;"	d
R1	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R1 = [ SP ++ FP ];$/;"	d
R1	sim/testsuite/sim/bfin/c_linkage.s	/^	R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R1 <<= 1; \/* r1 = 0x40888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R1 >>= 1; \/* r1 = 0x00888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R1 >>= 1; \/* r1 = 0x40888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R1 >>>= 1; \/* r1 = 0x00888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R1 >>>= 1; \/* r1 = 0xc0888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 17; \/* r1 = 0x00002199 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 17; \/* r1 = 0xFFFFC199 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 1; \/* r1 = 0x20888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 1; \/* r1 = 0xC0888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 25; \/* r1 = 0x00000022 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 25; \/* r1 = 0xFFFFFFC2 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 9; \/* r1 = 0x00211111 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R1 >>>= 9; \/* r1 = 0xFFC11111 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R1 = CC;$/;"	d
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R1 <<= 17;$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R1 <<= 1; \/* r1 = 0x40888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R1 <<= 1;$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R1 <<= 25;$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R1 <<= 9;$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 17; \/* r1 = 0x00002199 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 17; \/* r1 = 0x00004199 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 1; \/* r1 = 0x20888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 1; \/* r1 = 0x40888888 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 25; \/* r1 = 0x00000022 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 25; \/* r1 = 0x00000042 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 9; \/* r1 = 0x00211111 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R1 >>= 9; \/* r1 = 0x00411111 *\/$/;"	l
R1	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R1 = CC;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R1 = 0x08;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R1 = 0x06;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R1 = [ I1 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R1 = 0x10;$/;"	d
R1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R1 = 0x15;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R1 = RETI;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R1 = [ P0 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_user.S	/^    R1 = RETI;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_user.S	/^    R1 = RETX;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_user.S	/^R1 = ( A1 += R5.L * R6.H ), A0 = R5.H * R6.L;   \/\/ dsp32mac_pair$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_user.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	R1 = R6 +|+ R3, R5 = R6 -|- R3 || R6 = [ P1 ] || R3 = [ I0 -- ];$/;"	d
R1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	R1 = R6 +|+ R3, R5 = R6 -|- R3 || R6 = [ P1 ] || [ I0 -- ] = R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	R1 = R6 +|+ R3, R5 = R6 -|- R3 || R6 = B [ P1 ] (X) || [ I0 -- ] = R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	R1 = 0x1111 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R1 = [ P0 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R1 += 1;$/;"	l
R1	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R1 = 11;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ R1 = 0x1111 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R1 = 0x1111 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R1 = M1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R1 = P1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R1 = A0.x;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R1 = A1.x;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = M2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = P1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R4;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R5;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R6;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R1 = R7;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R1 = M1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R1 = M2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R1 = I2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R1 = M1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R1 = M2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = B0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = B1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = B2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = B3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = I0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = I2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = I3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = L0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = L3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = M0;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = M1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = M2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R1 = M3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R1 = M2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R1 = P2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R1 = P4;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R1 = I2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R1 = L2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R1 = P2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = FP;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = P1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = P2;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = P3;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = P4;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = P5;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R1 = SP;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R1 = 0xb02 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R1 = 0xb52 (X);$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R1 = P2;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R1 = 3;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R1 = 0x00;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R1 = 0x02;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R1 = 0x12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R1 = 12;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R1 = [ P1 ];$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R1 = 13;$/;"	d
R1	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R1 = I1;$/;"	d
R1	sim/testsuite/sim/bfin/c_ujump.s	/^ R1 = 0x1111 (X);$/;"	d
R1	sim/testsuite/sim/bfin/cc-alu.S	/^	R1 = \\a1x;$/;"	d
R1	sim/testsuite/sim/bfin/cc0.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/cc0.s	/^	R1 = 1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/cc0.s	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/cc5.S	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	R1 = ~0x1f;$/;"	d
R1	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R1 = [P0];$/;"	d
R1	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R1 = CC;$/;"	d
R1	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R1 = [P0];$/;"	d
R1	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/cec-system-call.S	/^	R1 = RETI;$/;"	d
R1	sim/testsuite/sim/bfin/cec-system-call.S	/^	R1 = RETX;$/;"	d
R1	sim/testsuite/sim/bfin/cir.s	/^	R1 = 0x40 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/compare.s	/^	R1 = 0 (X);$/;"	d
R1	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	R1 = 0;	R2 = 0;R3 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/conv_enc_gen.s	/^	R1 = ROT R1 BY 1;			\/\/ CC -> R1$/;"	d
R1	sim/testsuite/sim/bfin/cycles.s	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R1 = 0x0011 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^    R1 = [ SP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R1 = 0x0011 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^    R1 = [ SP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R1 = 0x0011 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^    R1 = [ SP ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R1 = R0 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/div0.s	/^	R1 = 55;$/;"	d
R1	sim/testsuite/sim/bfin/div0.s	/^	R1 = 5;$/;"	d
R1	sim/testsuite/sim/bfin/dotproduct.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R1 = [ P1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/dsp_d1.s	/^	R1 = R7 - R2$/;"	d
R1	sim/testsuite/sim/bfin/dsp_d1.s	/^	R1 = R7 - R2;$/;"	d
R1	sim/testsuite/sim/bfin/dsp_s1.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/dsp_s1.s	/^	R1 = [ P1 + 4 ];$/;"	d
R1	sim/testsuite/sim/bfin/e0.s	/^	R1 = 0x1234 (X);$/;"	d
R1	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/fsm.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/fsm.s	/^	R1 = R1 ^ R5;$/;"	d
R1	sim/testsuite/sim/bfin/hwloop-nested.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/i0.s	/^	R1 = -77 (X);$/;"	d
R1	sim/testsuite/sim/bfin/iir.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/issue103.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue112.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue112.s	/^	R1 = A1.x;$/;"	d
R1	sim/testsuite/sim/bfin/issue117.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue118.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue119.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue125.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue139.S	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue142.s	/^	R1 = A1.w;$/;"	d
R1	sim/testsuite/sim/bfin/issue142.s	/^	R1 = A1.x;$/;"	d
R1	sim/testsuite/sim/bfin/issue146.S	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue175.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/issue205.s	/^	R1 = 0x1234 (X);$/;"	d
R1	sim/testsuite/sim/bfin/issue257.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/l0.s	/^	R1 = B [ P0 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/l0.s	/^	R1 = B [ P0 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/l0.s	/^	R1 = W [ P0 ++ ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/l0.s	/^	R1 = W [ P5 ++ ] (X);$/;"	d
R1	sim/testsuite/sim/bfin/l0.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/link-2.s	/^	R1 = SP;$/;"	d
R1	sim/testsuite/sim/bfin/link.s	/^	R1 = FP;$/;"	d
R1	sim/testsuite/sim/bfin/link.s	/^	R1 = RETS;$/;"	d
R1	sim/testsuite/sim/bfin/link.s	/^	R1 = SP;$/;"	d
R1	sim/testsuite/sim/bfin/link.s	/^	R1 = [SP + 4];$/;"	d
R1	sim/testsuite/sim/bfin/link.s	/^	R1 = [SP];$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0398 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x04B1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0586 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x058E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0799 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0ABD (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0C6D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0F36 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x0FF6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x102F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1152 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1372 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1452 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x148E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x15FB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x167E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x19A1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1B37 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1CFB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1D70 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1DDC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1E4D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1F1A (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x1F56 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2043 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x237C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x23D3 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2620 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x26FB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2781 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2847 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x28CC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x28D9 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2BE1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2C67 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2D85 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2DDA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x2F1C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x30E4 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x31D2 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x31DF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3305 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x334E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3359 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x33FA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x345B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x353C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x36A6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x373B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x388F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3B54 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3D0D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3F54 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x3F78 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x41C6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x4287 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x42DC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x446B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x4487 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x48EE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x493F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x4A7B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x4B76 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x4DAA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x500F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x52BF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5358 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5648 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5656 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5690 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5929 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x59E2 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5DC5 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x5E65 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6006 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x60E3 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6102 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6113 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6201 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6231 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x62FF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x63AA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x63DA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x63DE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6488 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6799 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6956 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x69D8 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6B53 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6E9D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6EEA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6F59 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x6FBE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x718F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x751F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7566 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x773C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7809 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x794B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7A5F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7A79 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7AAE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7BCD (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7D55 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R1 = 0x7DE1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0398 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x04B1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0586 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x058E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0799 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0ABD (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0C6D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0F36 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x0FF6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x102F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1152 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1372 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1452 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x148E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x15FB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x167E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x19A1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1B37 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1CFB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1D70 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1DDC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1E4D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1F1A (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x1F56 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2043 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x237C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x23D3 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2620 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x26FB (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2781 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2847 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x28CC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x28D9 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2BE1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2C67 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2D85 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2DDA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x2F1C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x30E4 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x31D2 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x31DF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3305 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x334E (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3359 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x33FA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x345B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x353C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x36A6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x373B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x388F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3B54 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3D0D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3F54 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x3F78 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x41C6 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x4287 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x42DC (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x446B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x4487 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x48EE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x493F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x4A7B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x4B76 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x4DAA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x500F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x52BF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5358 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5648 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5656 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5690 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5929 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x59E2 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5DC5 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x5E65 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6006 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x60E3 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6102 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6113 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6201 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6231 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x62FF (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x63AA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x63DA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x63DE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6488 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6799 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6956 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x69D8 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6B53 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6E9D (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6EEA (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6F59 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x6FBE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x718F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x751F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7566 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x773C (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7809 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x794B (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7A5F (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7A79 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7AAE (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7BCD (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7D55 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R1 = 0x7DE1 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/logic.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/loop_strncpy.s	/^	R1 = B [P0++];$/;"	d
R1	sim/testsuite/sim/bfin/loop_strncpy.s	/^	R1 = B [P1++] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/lp0.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/lsetup.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/lsetup.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/lsetup.s	/^	R1 = R0 + R1;$/;"	d
R1	sim/testsuite/sim/bfin/m1.S	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m10.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m11.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m12.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m13.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m14.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m15.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m16.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m17.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m2.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m3.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m4.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m5.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m6.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m7.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m8.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/m9.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/math.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/math.s	/^	R1 = 4;$/;"	d
R1	sim/testsuite/sim/bfin/mc_s2.s	/^	R1 = [ P1 + 4 ];$/;"	d
R1	sim/testsuite/sim/bfin/mem3.s	/^	R1 = B [ P0 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/mem3.s	/^	R1 = W [ P0 ] (Z);$/;"	d
R1	sim/testsuite/sim/bfin/mem3.s	/^	R1 = [ P0 ];$/;"	d
R1	sim/testsuite/sim/bfin/mmr-exception.s	/^	R1 = 0x2e (x);$/;"	d
R1	sim/testsuite/sim/bfin/mmr-exception.s	/^	R1 = RETX;$/;"	d
R1	sim/testsuite/sim/bfin/mult.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/neg-2.S	/^	R1 = -R0;$/;"	d
R1	sim/testsuite/sim/bfin/neg-3.S	/^	R1 = -R0;$/;"	d
R1	sim/testsuite/sim/bfin/neg.S	/^	R1 = -R0;$/;"	d
R1	sim/testsuite/sim/bfin/pr.s	/^	R1 = R1 + R0;$/;"	d
R1	sim/testsuite/sim/bfin/pr.s	/^	R1 = [ P1 + 0x0 ];$/;"	d
R1	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	R1 = L1;$/;"	d
R1	sim/testsuite/sim/bfin/push-pop.s	/^	R1 = \\reg;$/;"	d
R1	sim/testsuite/sim/bfin/random_0010.S	/^	R1 = R2 << 0x16 (V, S);$/;"	d
R1	sim/testsuite/sim/bfin/random_0020.S	/^	R1 = (A1 += R4.L * R3.L) (IU);$/;"	d
R1	sim/testsuite/sim/bfin/random_0020.S	/^	R1 = (A1 = R7.L * R2.H) (M, IU);$/;"	d
R1	sim/testsuite/sim/bfin/random_0024.S	/^	R1 = ASHIFT R4 BY R1.L (S);$/;"	d
R1	sim/testsuite/sim/bfin/random_0024.S	/^	R1 = R6 << 0x1e (S);$/;"	d
R1	sim/testsuite/sim/bfin/random_0025.S	/^	R1 = R7 >>> 0x13 (V);$/;"	d
R1	sim/testsuite/sim/bfin/random_0027.S	/^	R1 = (A1 += R3.L * R6.H) (M, IS);$/;"	d
R1	sim/testsuite/sim/bfin/random_0028.S	/^	R1 = (A1 += R2.L * R5.H) (M, S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/random_0028.S	/^	R1 = (A1 -= R2.L * R4.H) (M, S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/random_0028.S	/^	R1 = (A1 -= R3.L * R7.H) (M, S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/random_0028.S	/^	R1 = (A1 -= R7.L * R4.H) (M, S2RND);$/;"	d
R1	sim/testsuite/sim/bfin/random_0029.S	/^	R1 = (A1 += R1.L * R5.L) (M, ISS2);$/;"	d
R1	sim/testsuite/sim/bfin/s1.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/s21.s	/^	R1 = A0.w;$/;"	d
R1	sim/testsuite/sim/bfin/s3.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/s4.s	/^	R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = -31;$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = 0xc1 (X);$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = 31;$/;"	d
R1	sim/testsuite/sim/bfin/s5.s	/^	R1 = 7;$/;"	d
R1	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^	R1 = 0xC000 (Z);$/;"	d
R1	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R1 = 0x800;$/;"	d
R1	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R1 = R2 >> 16;$/;"	d
R1	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R1 = -1 (x);$/;"	d
R1	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R1 = R2 >> 16;$/;"	d
R1	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym R1, _evx;$/;"	v
R1	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_kills2.S	/^    R1 = 1;$/;"	d
R1	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R1 = [ P2 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = ASTAT;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = CYCLES2;   \/\/ KLUDGE moved read after that for cycles$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = CYCLES;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LB0;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LB1;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LC0;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LC1;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LT0;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = LT1;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = RETE;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = RETI;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = RETN;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = RETS;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = RETX;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = SEQSTAT;$/;"	d
R1	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^    R1 = SYSCFG;$/;"	d
R1	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_stall_if2.S	/^    R1 = [ P0 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
R1	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R1 = -1;$/;"	d
R1	sim/testsuite/sim/bfin/seqstat.s	/^	R1 = SEQSTAT;$/;"	d
R1	sim/testsuite/sim/bfin/stk.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/stk.s	/^	R1 = R1 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/stk2.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/stk2.s	/^	R1 = R1 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/stk3.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/stk3.s	/^	R1 = R1 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/stk4.s	/^	R1 = 2;$/;"	d
R1	sim/testsuite/sim/bfin/stk4.s	/^	R1 = R1 ^ R1;$/;"	d
R1	sim/testsuite/sim/bfin/stk6.s	/^	R1 = 0;$/;"	d
R1	sim/testsuite/sim/bfin/syscfg.s	/^	R1 = SYSCFG;$/;"	d
R1	sim/testsuite/sim/bfin/unlink.S	/^	R1 = FP;$/;"	d
R1	sim/testsuite/sim/bfin/unlink.S	/^	R1 = RETS;$/;"	d
R1	sim/testsuite/sim/bfin/unlink.S	/^	R1 = SP;$/;"	d
R1	sim/testsuite/sim/bfin/up0.s	/^	R1 = 22;$/;"	d
R1	sim/testsuite/sim/bfin/usp.S	/^	R1 = SP;$/;"	d
R1	sim/testsuite/sim/bfin/usp.S	/^	R1 = USP;$/;"	d
R1	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R1 = ABS R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R1 = ABS R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vec-abs.S	/^	R1 = ABS R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R1 = -R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R1 = -R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vec-neg.S	/^	R1 = -R0 (V);$/;"	d
R1	sim/testsuite/sim/bfin/vecadd.s	/^	R1 = 128 (X);$/;"	d
R1	sim/testsuite/sim/bfin/vecadd.s	/^	R1 = [ I1 ++ ];$/;"	d
R1	sim/testsuite/sim/bfin/viterbi2.s	/^	R1 = [ P0 ];	\/\/ R1=(InputData[SymNo*2+1] InputData[SymNo*2])$/;"	d
R1	sim/testsuite/sim/bfin/x1.s	/^	R1 = R0 << 16;$/;"	d
R1	sim/testsuite/sim/bfin/x1.s	/^	R1 = R0;$/;"	d
R1	sim/testsuite/sim/bfin/zcall.s	/^	R1 = 2;$/;"	d
R10	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R10	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R10	sim/aarch64/cpustate.h	/^  R10,$/;"	e	enum:GReg
R11	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R11	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R11	sim/aarch64/cpustate.h	/^  R11,$/;"	e	enum:GReg
R12	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R12	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R12	sim/aarch64/cpustate.h	/^  R12,$/;"	e	enum:GReg
R13	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R13	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R13	sim/aarch64/cpustate.h	/^  R13,$/;"	e	enum:GReg
R13_EL	opcodes/arc-opc.c	1908;"	d	file:
R14	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R14	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R14	sim/aarch64/cpustate.h	/^  R14,$/;"	e	enum:GReg
R15	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R15	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
R15	sim/aarch64/cpustate.h	/^  R15,$/;"	e	enum:GReg
R15CCINTMODE	sim/arm/armemu.h	151;"	d
R15FBIT	sim/arm/armemu.h	61;"	d
R15IBIT	sim/arm/armemu.h	60;"	d
R15IFBITS	sim/arm/armemu.h	62;"	d
R15INT	sim/arm/armemu.h	152;"	d
R15INTBITS	sim/arm/armemu.h	131;"	d
R15INTMODE	sim/arm/armemu.h	155;"	d
R15INTPC	sim/arm/armemu.h	153;"	d
R15INTPCMODE	sim/arm/armemu.h	154;"	d
R15MODE	sim/arm/armemu.h	158;"	d
R15MODEBITS	sim/arm/armemu.h	140;"	d
R15PC	sim/arm/armemu.h	156;"	d
R15PCBITS	sim/arm/armemu.h	134;"	d
R15PCBITS	sim/arm/armemu.h	136;"	d
R15PCMODE	sim/arm/armemu.h	157;"	d
R15PCMODEBITS	sim/arm/armemu.h	139;"	d
R16	sim/aarch64/cpustate.h	/^  R16,$/;"	e	enum:GReg
R16U	gdb/m32c-tdep.c	736;"	d	file:
R17	sim/aarch64/cpustate.h	/^  R17,$/;"	e	enum:GReg
R18	sim/aarch64/cpustate.h	/^  R18,$/;"	e	enum:GReg
R19	sim/aarch64/cpustate.h	/^  R19,$/;"	e	enum:GReg
R19_STUBS	bfd/elf32-hppa.c	678;"	d	file:
R1_BANG	opcodes/v850-opc.c	986;"	d	file:
R1_EVEN	opcodes/v850-opc.c	982;"	d	file:
R1_NOTR0	opcodes/v850-opc.c	978;"	d	file:
R1_OPX_ADD	include/opcode/nios2r1.h	229;"	d
R1_OPX_AND	include/opcode/nios2r1.h	205;"	d
R1_OPX_BREAK	include/opcode/nios2r1.h	230;"	d
R1_OPX_BRET	include/opcode/nios2r1.h	201;"	d
R1_OPX_CALLR	include/opcode/nios2r1.h	216;"	d
R1_OPX_CMPEQ	include/opcode/nios2r1.h	219;"	d
R1_OPX_CMPGE	include/opcode/nios2r1.h	200;"	d
R1_OPX_CMPGEU	include/opcode/nios2r1.h	224;"	d
R1_OPX_CMPLT	include/opcode/nios2r1.h	206;"	d
R1_OPX_CMPLTU	include/opcode/nios2r1.h	228;"	d
R1_OPX_CMPNE	include/opcode/nios2r1.h	212;"	d
R1_OPX_DIV	include/opcode/nios2r1.h	221;"	d
R1_OPX_DIVU	include/opcode/nios2r1.h	220;"	d
R1_OPX_ERET	include/opcode/nios2r1.h	193;"	d
R1_OPX_FLUSHI	include/opcode/nios2r1.h	203;"	d
R1_OPX_FLUSHP	include/opcode/nios2r1.h	196;"	d
R1_OPX_INITI	include/opcode/nios2r1.h	225;"	d
R1_OPX_JMP	include/opcode/nios2r1.h	204;"	d
R1_OPX_MUL	include/opcode/nios2r1.h	223;"	d
R1_OPX_MULXSS	include/opcode/nios2r1.h	218;"	d
R1_OPX_MULXSU	include/opcode/nios2r1.h	211;"	d
R1_OPX_MULXUU	include/opcode/nios2r1.h	199;"	d
R1_OPX_NEXTPC	include/opcode/nios2r1.h	215;"	d
R1_OPX_NOR	include/opcode/nios2r1.h	198;"	d
R1_OPX_OR	include/opcode/nios2r1.h	210;"	d
R1_OPX_RDCTL	include/opcode/nios2r1.h	222;"	d
R1_OPX_RET	include/opcode/nios2r1.h	197;"	d
R1_OPX_ROL	include/opcode/nios2r1.h	195;"	d
R1_OPX_ROLI	include/opcode/nios2r1.h	194;"	d
R1_OPX_ROR	include/opcode/nios2r1.h	202;"	d
R1_OPX_SLL	include/opcode/nios2r1.h	208;"	d
R1_OPX_SLLI	include/opcode/nios2r1.h	207;"	d
R1_OPX_SRA	include/opcode/nios2r1.h	234;"	d
R1_OPX_SRAI	include/opcode/nios2r1.h	233;"	d
R1_OPX_SRL	include/opcode/nios2r1.h	214;"	d
R1_OPX_SRLI	include/opcode/nios2r1.h	213;"	d
R1_OPX_SUB	include/opcode/nios2r1.h	232;"	d
R1_OPX_SYNC	include/opcode/nios2r1.h	231;"	d
R1_OPX_TRAP	include/opcode/nios2r1.h	226;"	d
R1_OPX_WRCTL	include/opcode/nios2r1.h	227;"	d
R1_OPX_WRPRS	include/opcode/nios2r1.h	209;"	d
R1_OPX_XOR	include/opcode/nios2r1.h	217;"	d
R1_OP_ADDI	include/opcode/nios2r1.h	149;"	d
R1_OP_ANDHI	include/opcode/nios2r1.h	177;"	d
R1_OP_ANDI	include/opcode/nios2r1.h	155;"	d
R1_OP_BEQ	include/opcode/nios2r1.h	173;"	d
R1_OP_BGE	include/opcode/nios2r1.h	157;"	d
R1_OP_BGEU	include/opcode/nios2r1.h	179;"	d
R1_OP_BLT	include/opcode/nios2r1.h	163;"	d
R1_OP_BLTU	include/opcode/nios2r1.h	186;"	d
R1_OP_BNE	include/opcode/nios2r1.h	168;"	d
R1_OP_BR	include/opcode/nios2r1.h	151;"	d
R1_OP_CALL	include/opcode/nios2r1.h	146;"	d
R1_OP_CMPEQI	include/opcode/nios2r1.h	169;"	d
R1_OP_CMPGEI	include/opcode/nios2r1.h	153;"	d
R1_OP_CMPGEUI	include/opcode/nios2r1.h	175;"	d
R1_OP_CMPLTI	include/opcode/nios2r1.h	159;"	d
R1_OP_CMPLTUI	include/opcode/nios2r1.h	181;"	d
R1_OP_CMPNEI	include/opcode/nios2r1.h	165;"	d
R1_OP_CUSTOM	include/opcode/nios2r1.h	182;"	d
R1_OP_FLUSHD	include/opcode/nios2r1.h	190;"	d
R1_OP_FLUSHDA	include/opcode/nios2r1.h	166;"	d
R1_OP_INITD	include/opcode/nios2r1.h	183;"	d
R1_OP_INITDA	include/opcode/nios2r1.h	160;"	d
R1_OP_JMPI	include/opcode/nios2r1.h	147;"	d
R1_OP_LDB	include/opcode/nios2r1.h	152;"	d
R1_OP_LDBIO	include/opcode/nios2r1.h	174;"	d
R1_OP_LDBU	include/opcode/nios2r1.h	148;"	d
R1_OP_LDBUIO	include/opcode/nios2r1.h	170;"	d
R1_OP_LDH	include/opcode/nios2r1.h	158;"	d
R1_OP_LDHIO	include/opcode/nios2r1.h	180;"	d
R1_OP_LDHU	include/opcode/nios2r1.h	154;"	d
R1_OP_LDHUIO	include/opcode/nios2r1.h	176;"	d
R1_OP_LDW	include/opcode/nios2r1.h	164;"	d
R1_OP_LDWIO	include/opcode/nios2r1.h	187;"	d
R1_OP_MULI	include/opcode/nios2r1.h	171;"	d
R1_OP_OPX	include/opcode/nios2r1.h	189;"	d
R1_OP_ORHI	include/opcode/nios2r1.h	184;"	d
R1_OP_ORI	include/opcode/nios2r1.h	161;"	d
R1_OP_RDPRS	include/opcode/nios2r1.h	188;"	d
R1_OP_STB	include/opcode/nios2r1.h	150;"	d
R1_OP_STBIO	include/opcode/nios2r1.h	172;"	d
R1_OP_STH	include/opcode/nios2r1.h	156;"	d
R1_OP_STHIO	include/opcode/nios2r1.h	178;"	d
R1_OP_STW	include/opcode/nios2r1.h	162;"	d
R1_OP_STWIO	include/opcode/nios2r1.h	185;"	d
R1_OP_XORHI	include/opcode/nios2r1.h	191;"	d
R1_OP_XORI	include/opcode/nios2r1.h	167;"	d
R1_PERCENT	opcodes/v850-opc.c	990;"	d	file:
R1_REGNUM	gdb/moxie-tdep.h	/^  R1_REGNUM = 3,$/;"	e	enum:moxie_regnum
R1_REGNUM	sim/h8300/sim-main.h	/^  R1_REGNUM = 1,$/;"	e	enum:h8_regnum
R1_S	opcodes/arc-opc.c	1860;"	d	file:
R2	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R2	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R2	opcodes/arc-opc.c	1862;"	d	file:
R2	opcodes/ia64-opc.h	70;"	d
R2	opcodes/v850-opc.c	994;"	d	file:
R2	sim/aarch64/cpustate.h	/^  R2,$/;"	e	enum:GReg
R2	sim/testsuite/sim/bfin/10799.s	/^	R2 =   4;$/;"	d
R2	sim/testsuite/sim/bfin/7641.s	/^	R2 = B [P0];			\/\/ R2 should get 80$/;"	d
R2	sim/testsuite/sim/bfin/a20.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/a30.s	/^	R2 = R0 +|+ R1, R3 = R0 -|- R1 (S , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/a7.s	/^	R2 = R0 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/acc-rot.s	/^	R2 = \\acc\\().W;$/;"	d
R2	sim/testsuite/sim/bfin/acc-rot.s	/^	R2 = \\cc;$/;"	d
R2	sim/testsuite/sim/bfin/ashift_flags.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/brevadd.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R0;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R1;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R2;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R3;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R4;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R5;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R6;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R2 >>>= R7;$/;"	l
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R0.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R1.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R2.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R3.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R4.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R5.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R6.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R2 = R7.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R0.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R1.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R2.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R3.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R4.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R5.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R6.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R2 = R7.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = - R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = R0.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = R1.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = R2.L (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = R4.B (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = R7.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R2 = ~ R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R2 = - R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R2 = ~ R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R0.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R1.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R2.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R3.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R4.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R5.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R6.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R2 = R7.B (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R0.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R1.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R2.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R3.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R4.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R5.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R6.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R2 = R7.L (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R0 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R1 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R2 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R3 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R4 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R5 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R6 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R2 = ( R2 + R7 ) << 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R0 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R1 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R2 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R3 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R4 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R5 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R6 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R2 = ( R2 + R7 ) << 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R2 = - R2;		\/\/ ALU2op    killed$/;"	d
R2	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R2 = - R2;	\/\/ ALU2op    killed$/;"	d
R2	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	R2 = R1 + R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R2 = - R2;		\/\/ ALU2op    killed$/;"	d
R2	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R2 = R2 +|+ R3;			\/\/ DSP32ALU killed$/;"	d
R2	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R2 = - R2;		\/\/ ALU2op    killed$/;"	d
R2	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R2 = R2 +|+ R3;			\/\/ DSP32ALU killed$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R2 = CC;$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R2 = ASTAT;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R2 = CC;	\/\/$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R2 = ROT R2 BY 1;	\/\/ dsp32shiftim_rot$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R2 = ROT R2 BY 1;	\/\/ dsp32shiftim_rot$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R2 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R2 = ROT R2 BY 1;	\/\/ dsp32shiftim_rot$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R2 = ROT R2 BY 1;		\/\/ dsp32shiftim_rot$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R2 = ROT R2 BY 1;			\/\/ dsp32shiftim_rot$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^ R2 = R0 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R2 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R2	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R2 = R0 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R0 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R0 & R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R1 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R1 & R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R1 & R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R2 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R3 & R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R3 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R3 & R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R4 & R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R4 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R5 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R6 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R7 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R2 = R7 & R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R0 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R0 - R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R1 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R1 - R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R1 - R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R2 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R3 - R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R3 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R3 - R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R4 - R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R4 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R5 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R6 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R7 - R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R2 = R7 - R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R0 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R1 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R2 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R3 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R4 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R4 & R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R5 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R6 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R2 = R7 & R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R0 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R0 | R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R1 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R1 | R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R1 | R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R2 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R3 | R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R3 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R3 | R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R4 | R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R4 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R5 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R6 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R7 | R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R2 = R7 | R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R0 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R0 + R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R1 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R1 + R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R2 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R3 + R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R3 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R3 + R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R4 + R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R4 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R5 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R6 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R6 + R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R7 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R2 = R7 + R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R0 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R0 ^ R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R1 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R1 ^ R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R1 ^ R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R2 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R3 ^ R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R3 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R3 ^ R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R4 ^ R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R4 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R5 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R6 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R7 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R2 = R7 ^ R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -10;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -18;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -26;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -2;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -34;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -42;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -50;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -58;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R2 += -64;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 10;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 18;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 26;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 2;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 34;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 42;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 50;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R2 += 58;$/;"	l
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -10;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -18;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -26;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -2;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -34;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -42;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -50;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -58;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R2 = -64;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 10;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 18;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 26;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 34;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 42;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 50;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R2 = 58;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R2 = R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R2 = R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^R2 = A1.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^R2 = A1.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R2 = ABS R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R2 = ABS R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R2 = ABS R2 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R2 = ABS R5 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R2 = A0.x;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R2 = A1.x;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R2 = A1.L + A1.H, R3 = A0.L + A0.H; \/* 0x *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R2 = BYTEOP1P ( R3:2 , R1:0 ) (T);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R2 = BYTEOP2P ( R3:2 , R1:0 ) (RNDH);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R2 = BYTEOP2P ( R3:2 , R1:0 ) (TH);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R2 = BYTEOP3P ( R3:2 , R1:0 ) (HI);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R0 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R1 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R2 , R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R2 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R3 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R4 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R5 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R6 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R6 , R3 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R2 = MAX ( R7 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R0 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R1 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R2 , R1 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R2 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R3 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R4 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R5 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R6 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R6 , R3 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R2 = MAX ( R7 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R0 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R1 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R2 , R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R2 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R3 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R4 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R5 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R6 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R6 , R3 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R2 = MIN ( R7 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R0 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R1 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R2 , R1 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R2 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R3 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R4 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R5 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R6 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R6 , R3 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R2 = MIN ( R7 , R2 ) (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R2 = R0 +|+ R1 (SCO);	\/* 0x80007FFF *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R2 = R0 +|+ R1, R3 = R0 -|- R1 (SCO);	\/* 0x         *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R2 = R1 + R0 (NS);	\/* 0xACF13578 *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R2 = R1 + R0 (S);	\/* 0x7FFFFFFF *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R2 = ( A0 += A1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R2 = - R0 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R2 = - R1 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R2 = - R2 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R0 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R1 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R2 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R3 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R4 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R5 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R5 - R5 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R6 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R7 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R2 = R7 - R7 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R0 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R1 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R2 -|- R1 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R2 -|- R2 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R2 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R3 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R4 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R5 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R6 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R6 -|- R3 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R2 = R7 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R0 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R1 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R2 -|+ R1 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R2 -|+ R2 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R2 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R3 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R4 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R5 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R6 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R6 -|+ R3 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R2 = R7 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R0 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R1 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R2 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R3 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R4 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R5 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R5 + R5 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R6 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R7 + R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R2 = R7 + R7 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R0 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R1 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R2 +|- R1 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R2 +|- R2 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R2 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R3 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R4 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R5 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R6 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R6 +|- R3 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R2 = R7 +|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R0 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R1 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R2 +|+ R1 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R2 +|+ R2 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R2 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R3 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R4 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R5 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R6 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R6 +|+ R3 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R2 = R7 +|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^R2 = A1.L + A1.H, R3 = A0.L + A0.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R0 + R2, R5 = R0 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R1 + R2, R5 = R1 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R2 + R2, R5 = R2 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R3 + R2, R5 = R3 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R4 + R0, R7 = R4 - R0 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R4 + R2, R5 = R4 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R5 + R2, R5 = R5 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R5 + R6, R7 = R5 - R6 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R6 + R2, R5 = R6 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R2 = R7 + R2, R5 = R7 - R2 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R2 = A1 + A0, R1 = A1 - A0 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R2 = A1 + A0, R5 = A1 - A0 (NS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R0 +|- R2 , R5 = R0 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R1 +|- R2 , R5 = R1 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R2 +|- R2 , R5 = R2 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R2 +|- R6 , R1 = R2 -|+ R6 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R3 +|- R2 , R5 = R3 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R4 +|- R2 , R5 = R4 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R5 +|- R2 , R5 = R5 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R6 +|- R2 , R0 = R6 -|+ R2 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R6 +|- R2 , R5 = R6 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R2 = R7 +|- R2 , R5 = R7 -|+ R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R0 +|- R2 , R5 = R0 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R1 +|- R2 , R5 = R1 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R2 +|- R2 , R5 = R2 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R2 +|- R6 , R1 = R2 -|+ R6 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R3 +|- R2 , R5 = R3 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R4 +|- R2 , R5 = R4 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R5 +|- R2 , R5 = R5 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R6 +|- R2 , R0 = R6 -|+ R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R6 +|- R2 , R5 = R6 -|+ R2 (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R2 = R7 +|- R2 , R5 = R7 -|+ R2 (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R0 +|- R2 , R5 = R0 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R1 +|- R2 , R5 = R1 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R2 +|- R2 , R5 = R2 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R2 +|- R6 , R1 = R2 -|+ R6 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R3 +|- R2 , R5 = R3 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R4 +|- R2 , R5 = R4 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R5 +|- R2 , R5 = R5 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R6 +|- R2 , R0 = R6 -|+ R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R6 +|- R2 , R5 = R6 -|+ R2 (CO , ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R2 = R7 +|- R2 , R5 = R7 -|+ R2 (CO , ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R0 +|+ R2, R5 = R0 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R1 +|+ R2, R5 = R1 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R2 +|+ R2, R5 = R2 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R2 +|+ R6, R1 = R2 -|- R6 (CO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R3 +|+ R2, R5 = R3 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R4 +|+ R2, R5 = R4 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R5 +|+ R2, R5 = R5 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R6 +|+ R2, R0 = R6 -|- R2 (SCO);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R6 +|+ R2, R5 = R6 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R2 = R7 +|+ R2, R5 = R7 -|- R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R0 +|+ R2, R5 = R0 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R1 +|+ R2, R5 = R1 -|- R2 (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R2 +|+ R2, R5 = R2 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R2 +|+ R6, R1 = R2 -|- R6 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R3 +|+ R2, R5 = R3 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R4 +|+ R2, R5 = R4 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R5 +|+ R2, R5 = R5 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R6 +|+ R2, R0 = R6 -|- R2 (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R6 +|+ R2, R5 = R6 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R2 = R7 +|+ R2, R5 = R7 -|- R2 (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R0 +|+ R2, R5 = R0 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R1 +|+ R2, R5 = R1 -|- R2 (CO , ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R2 +|+ R2, R5 = R2 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R2 +|+ R6, R1 = R2 -|- R6 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R3 +|+ R2, R5 = R3 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R4 +|+ R2, R5 = R4 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R5 +|+ R2, R5 = R5 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R6 +|+ R2, R0 = R6 -|- R2 (CO , ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R6 +|+ R2, R5 = R6 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R2 = R7 +|+ R2, R5 = R7 -|- R2 (CO , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R2 = A1.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R2 = ( A0 += R4.H * R5.H ) (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R2 = ( A0 += R4.H * R5.H ) (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R2 = ( A0 += R4.H * R5.H );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R2 = ( A0 -= R4.H * R5.H ) (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R2 = ( A0 += R4.H * R5.H ) (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R2 = R0.L * R1.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R2 = R1.L * R6.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R2 = R2.L * R3.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R2 = R4.L * R5.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R2 = R6.L * R7.H;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R2 = R0.L * R1.H (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R2 = R1.L * R6.H (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R2 = R2.L * R3.H (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R2 = R4.L * R5.H (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R2 = R6.L * R7.H (IS);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R2 = R0.L * R1.H (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R2 = R1.L * R6.H (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R2 = R2.L * R3.H (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R2 = R4.L * R5.H (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R2 = R6.L * R7.H (ISS2);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R2 = R0.L * R1.H (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R2 = R1.L * R6.H (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R2 = R2.L * R3.H (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R2 = R4.L * R5.H (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R2 = R6.L * R7.H (S2RND);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R2 = R0.L * R1.H (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R2 = R1.L * R6.H (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R2 = R2.L * R3.H (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R2 = R4.L * R5.H (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R2 = R6.L * R7.H (FU);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R2 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R2 = 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R2 = ASHIFT R2 BY R7.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R2 = ASHIFT R3 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R2 = ASHIFT R4 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R2 = ASHIFT R5 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R2 = ASHIFT R2 BY R7.L (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R2 = ASHIFT R3 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R2 = ASHIFT R4 BY R5.L (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R2 = ASHIFT R5 BY R6.L (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R0 BY R1.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R0.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R1.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R3.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R4.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R5.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R6.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R2 BY R7.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R3 BY R0.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R3 BY R6.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R4 BY R5.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R6 BY R3.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R2 = ASHIFT R7 BY R2.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R0 BY R1.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R0.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R1.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R3.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R4.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R5.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R6.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R2 BY R7.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R3 BY R0.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R3 BY R6.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R4 BY R5.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R6 BY R3.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R2 = ASHIFT R7 BY R2.L (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R1 , R7 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R3 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R4 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R5 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R2 = ALIGN16 ( R2 , R6 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R1 , R7 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R3 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R4 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R5 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R2 = ALIGN24 ( R2 , R6 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R1 , R7 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R3 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R4 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R5 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R2 = ALIGN8 ( R2 , R6 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R1, R7 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R0 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R1 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R2 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R3 ) (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R4 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R2, R6 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R2 = DEPOSIT( R6, R5 );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R1, R7.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R0.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R1.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R2.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R3.L ) (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R4.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R5.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R2 = EXTRACT( R2, R6.L ) (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R2.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R2 BY R7.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R3 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R3 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R4 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R4 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R5 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R5 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R6 BY R2.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R6 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R2 = LSHIFT R7 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R0 BY R1.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R1 BY R0.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R0.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R1.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R3.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R4.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R5.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R6.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R2 BY R7.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R3 BY R6.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R4 BY R5.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R6 BY R3.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R2 = LSHIFT R7 BY R2.L (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R0.L , R1.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R1.L , R0.H );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R0.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R1.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R2.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R3.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R4.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R5.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R6.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R2.H , R7.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R3.H , R6.H );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R4.L , R5.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R6.H , R3.L );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R2 = PACK( R7.H , R2.H );$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = 16;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R0 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R1 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R2 BY R7.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R3 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R4 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R6 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R2 = ROT R7 BY R2.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R0 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R1 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R0.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R1.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R4.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R2 BY R7.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R3 BY R6.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R4 BY R5.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R6 BY R3.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R2 = ROT R7 BY R2.L;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R2 = VIT_MAX( R2 , R1 ) (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R2 = VIT_MAX( R2 , R1 ) (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R2 = VIT_MAX( R2 , R4 ) (ASL);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R2 = VIT_MAX( R6 , R2 ) (ASR);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R2 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R2 = R2 << 7;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R2 = R4 >>> 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R2 = R2 << 7 (S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R2 = R4 >>> 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R2 = R2 << 5 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R2 = R3 >>> 15 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R2 = R2 << 5 (V , S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R2 = R3 >>> 15 (V, S);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R2 = R2 << 7;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R2 = R4 >> 15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R2 = R2 << 5 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R2 = R3 >> 15 (V);$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R2 = ROT R2 BY 9;$/;"	d
R2	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R2 = ROT R4 BY -15;$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R2 = [ I0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R2 = [ I1 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R2 = [ I2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R2 = [ I3 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I0 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I1 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I3 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R2 = [ I3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R2 = [ I0 ++ M0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R2 = [ I1 ++ M0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R2 = [ I1 ++ M3 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R2 = [ I2 ++ M2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R2 = [ I3 ++ M2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R2 = [ I2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R2 = [ I2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R2 = [ I2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R2 = [ I2 ++ M0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R2 = [ I2 ++ M2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R2 = [ I2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R2 = [ I2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R2 = [ I2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R2 = [ I2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R2 = [ I2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R2 = [ I2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R2 = 0x10;      \/\/ EXCAUSE 0x10 means Single Step (exception)$/;"	d
R2	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R2 = RETI;$/;"	d
R2	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R2 = R0 + R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R2 = ( R2 + R5 ) << 1;   \/\/ alu2op$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R2 = - R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_nested.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R2 = 1;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R2 = -2222 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R2 = 0x2345 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R2 = 32767 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R2 = B2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R2 = B2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R2 = 0x0005 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R2 = 0x0050 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R2 = 0x0500 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R2 = 0x5000 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R2 = B2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R2 = 0x0005 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R2 = 0x0050 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R2 = 0x0500 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R2 = 0x5000 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R2 = B2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R2 = M2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R2 = [ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R2 = 0x43 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R2 = B [ P3 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R2 = 0x4243 (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R2 = 0x4243(Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R2 = W [ P3 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ FP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ P1 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ P2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ P3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ P4 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ P5 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R2 = [ SP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R2 = B [ P1 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R2 = B [ P2 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R2 = B [ P5 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R2 = W [ P1 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R2 = W [ P2 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R2 = W [ P5 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R2 = B [ FP -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R2 = B [ P3 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R2 = B [ P4 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R2 = W [ FP -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R2 = W [ P3 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R2 = W [ P4 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R2 = W [ SP -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R2 = [ FP ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R2 = [ P1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R2 = [ P4 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R2 = [ P5 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R2 = B [ P1 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R2 = B [ P2 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R2 = B [ P5 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R2 = W [ P1 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R2 = W [ P2 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R2 = W [ P5 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R2 = B [ FP ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R2 = B [ P3 ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R2 = B [ P4 ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R2 = B [ SP ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R2 = W [ FP ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R2 = W [ P4 ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ FP ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ FP -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P1 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P1 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P2 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P2 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P4 ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P4 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P5 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = B [ P5 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ FP ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ FP -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P1 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P1 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P2 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P2 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P4 ++ ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P4 -- ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P5 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R2 = W [ P5 -- ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R2 = B [ P4 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R2 = W [ P4 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R2 = [ FP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R2 = [ P1 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R2 = [ P3 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R2 = [ P3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R2 = [ P2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R2 = [ P3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R2 = [ FP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R2 = [ P2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R2 = [ P3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R2 = [ P5 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R2 = [ SP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ FP ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ FP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P1 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P2 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P3 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P3 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P4 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P4 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P5 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ P5 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ SP ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R2 = [ SP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R2 = [ P1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R2 = [ P1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R2 = [ FP -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^	R2 = [ FP ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R2 = B [ FP + 41 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R2 = B [ P1 + 45 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R2 = B [ P2 + -35 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R2 = B [ P4 + 38 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R2 = B [ P5 + -6 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ FP + 42 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ P1 + 48 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ P2 + -36 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ P3 + -64 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ P4 + 38 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ P5 + -6 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R2 = W [ SP + 48 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ FP + 41 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ P1 + 45 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ P2 + -35 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ P3 + -63 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ P4 + 38 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ P5 + -6 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R2 = B [ SP + 48 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ FP + 42 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ P1 + 48 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ P2 + -36 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ P3 + -64 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ P4 + 38 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ P5 + -6 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R2 = W [ SP + 48 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R2 = [ FP + 40 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R2 = [ P1 + 48 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R2 = [ P2 + -36 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R2 = [ P4 + 36 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R2 = [ P5 + -8 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R2 = B [ FP + 0x1059 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R2 = B [ P2 + -0x1019 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R2 = B [ P4 + -0x1029 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R2 = B [ SP + -0x1049 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R2 = W [ FP + 0x1058 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R2 = W [ P2 + -0x1010 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R2 = W [ P4 + -0x1026 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R2 = W [ SP + -0x1042 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R2 = [ FP + 0x1050 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R2 = [ P2 + -0x1020 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R2 = [ P4 + -0x1050 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R2 = [ SP + -0x1020 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R2 = [ FP + 0x1050 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R2 = [ P2 + -0x1020 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R2 = [ P4 + -0x1054 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R2 = [ SP + -0x1020 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ FP + 20 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ P1 + 8 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ P2 + 36 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ P3 + 64 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ P4 + 36 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ P5 + 8 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R2 = W [ SP + 48 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ FP + 20 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ P1 + 8 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ P2 + 36 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ P3 + 64 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ P4 + 36 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ P5 + 8 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R2 = W [ SP + 48 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ FP + 20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ P1 + 8 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ P2 + 36 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ P3 + 64 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ P4 + 36 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ P5 + 8 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R2 = [ SP + 48 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R2 = W [ FP + 58 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R2 = W [ P2 + 10 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R2 = W [ P4 + 26 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R2 = W [ SP + 42 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R2 = [ FP + 52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R2 = [ P2 + 20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R2 = [ P4 + 52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R2 = [ SP + 20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R2 = [ FP + 52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R2 = [ P2 + 20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R2 = [ P4 + 52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + -20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + -48 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + 120 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + 40 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + 64 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + 8 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R2 = [ FP + 92 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R2 = [ FP + -116 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R2 = [ FP + -20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R2 = [ FP + -52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R2 = [ FP + -84 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R2 = [ FP + -116 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R2 = [ FP + -20 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R2 = [ FP + -52 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R2 = [ FP + -84 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ FP ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ P1 ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ P2 ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ P3 ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ P4 ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ P5 ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R2 = [ SP ++ P2 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ FP ++ P2 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ P1 ++ P2 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ P2 ++ P2 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ P3 ++ P2 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ P4 ++ P2 ] (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ P5 ++ P2 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R2 = W [ SP ++ P2 ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ FP ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ P1 ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ P2 ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ P3 ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ P4 ++ P1 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ P5 ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R2 = [ SP ++ P4 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_linkage.s	/^	R2 = RETS;	\/\/ for checking$/;"	d
R2	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R2 <<= 2; \/* r2 = 0x88888888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R2 >>= 2; \/* r2 = 0x08888888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R2 >>= 2; \/* r2 = 0x48888888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R2 >>>= 2; \/* r2 = 0x08888888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R2 >>>= 2; \/* r2 = 0xe8888888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 10; \/* r2 = 0x00108888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 10; \/* r2 = 0xFFE08888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 18; \/* r2 = 0x000010CC *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 18; \/* r2 = 0xFFFFE0CC *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 26; \/* r2 = 0x00000011 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 26; \/* r2 = 0xFFFFFFE1 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 2; \/* r2 = 0x10444444 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R2 >>>= 2; \/* r2 = 0xE0444444 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R2 = CC;$/;"	d
R2	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R2 <<= 10;$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R2 <<= 18;$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R2 <<= 26;$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R2 <<= 2; \/* r2 = 0x20444444 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R2 <<= 2;$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 10; \/* r2 = 0x00108888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 10; \/* r2 = 0x00208888 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 18; \/* r2 = 0x000010CC *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 18; \/* r2 = 0x000020CC *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 26; \/* r2 = 0x00000011 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 26; \/* r2 = 0x00000021 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 2; \/* r2 = 0x10444444 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R2 >>= 2; \/* r2 = 0x20444444 *\/$/;"	l
R2	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R2 = CC;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R2 = 0x12;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R2 = 0x14;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R2 = 0x08;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R2 = 0x12;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R2 = 0x14;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R2 = 0x08;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R2 = 0x10;$/;"	d
R2	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R2 = [ P1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R2 = RETI;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R2 = [ P0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_user.S	/^    R2 = RETI;$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_user.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_user.S	/^R2 = R0;                          \/\/ regmv$/;"	d
R2	sim/testsuite/sim/bfin/c_mode_user.S	/^R2 >>>= R3;                         \/\/ c_alu2op_arith_r_sft.dsp$/;"	l
R2	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	R2 = R0 +|+ R7, R4 = R0 -|- R7 (ASR) || R1 = [ I1 ++ ] || R0 = [ I0 -- ];$/;"	d
R2	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	R2 = R0 +|+ R7, R4 = R0 -|- R7 (ASR) || R0 = [ I1 ++ ] || [ I0 -- ] = R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	R2 = R0 +|+ R7, R4 = R0 -|- R7 (ASR) || R0 = B [ P1 ++ ] (X) || [ I0 -- ] = R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	R2 = 0x2222 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R2 = [ P0 ];$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R2 += 2;$/;"	l
R2	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R2 = 12;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ R2 = 0x2222 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R2 = 0x2222 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R2 = 5;$/;"	d
R2	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R2 = A0.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R2 = A1.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R2 = M2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R2 = P2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R2 = A1.w;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = M1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = P2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R2 = R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R0;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R4;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R5;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R6;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R2 = R7;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = I3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = L3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = M1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R2 = M2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R2 = I3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R2 = M1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R2 = M2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = B0;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = B1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = B2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = B3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = I0;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = I1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = I3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = L0;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = L3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = M0;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = M1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = M2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R2 = M3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R2 = M1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R2 = P3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R2 = SP;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R2 = I1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R2 = L1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R2 = P3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = FP;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = P2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = P3;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = P5;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R2 = SP;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R2 = L2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R2 = 0xc03 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R2 = 0xc63 (X);$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R2 = P3;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R2 = P1;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R2 = 0x00;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R2 = 0x03;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R2 = 0x13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R2 = 0x23;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R2 = 13;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R2 = 14;$/;"	d
R2	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R2 = I2;$/;"	d
R2	sim/testsuite/sim/bfin/c_ujump.s	/^ R2 = 0x2222 (X);$/;"	d
R2	sim/testsuite/sim/bfin/cc-astat-bits.s	/^	R2 = ASTAT;$/;"	d
R2	sim/testsuite/sim/bfin/cc5.S	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R2 = SYSCFG;$/;"	d
R2	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	R2 = RETI;$/;"	d
R2	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R2 = CC;$/;"	d
R2	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R2 = SYSCFG;$/;"	d
R2	sim/testsuite/sim/bfin/cli-sti.s	/^	R2 = 0x1f;$/;"	d
R2	sim/testsuite/sim/bfin/cycles.s	/^	R2 = CYCLES2;$/;"	d
R2	sim/testsuite/sim/bfin/cycles.s	/^	R2 = CYCLES;$/;"	d
R2	sim/testsuite/sim/bfin/d2.s	/^	R2 = I0;$/;"	d
R2	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R2 = R0 + R2;$/;"	d
R2	sim/testsuite/sim/bfin/dsp_s1.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/e0.s	/^	R2 = 0x20;$/;"	d
R2	sim/testsuite/sim/bfin/eu_dsp32mac_s.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/f221.s	/^	R2 = R2 - R1;$/;"	d
R2	sim/testsuite/sim/bfin/i0.s	/^	R2 = -99 (X);$/;"	d
R2	sim/testsuite/sim/bfin/issue103.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/issue112.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/issue117.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/issue119.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/issue139.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/issue205.s	/^	R2 = -2000 (X);$/;"	d
R2	sim/testsuite/sim/bfin/issue257.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/l0.s	/^	R2 = B [ P0 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/l0.s	/^	R2 = W [ P0 ++ ] (Z);$/;"	d
R2	sim/testsuite/sim/bfin/l0.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/l2_loop.s	/^	R2 = i0;$/;"	d
R2	sim/testsuite/sim/bfin/link.s	/^	R2 = FP;$/;"	d
R2	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/load.s	/^	R2 = A0.x;$/;"	d
R2	sim/testsuite/sim/bfin/logic.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/loop_strncpy.s	/^	R2 = B [P1++];$/;"	d
R2	sim/testsuite/sim/bfin/loop_strncpy.s	/^	R2 = LC0;$/;"	d
R2	sim/testsuite/sim/bfin/lsetup.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/m10.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m11.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m12.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m13.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m14.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m15.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m16.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m17.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m2.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m3.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m4.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m5.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m6.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m7.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m8.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/m9.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/math.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/mem3.s	/^	R2 = R0;$/;"	d
R2	sim/testsuite/sim/bfin/mult.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/random_0009.S	/^	R2 = (A0 -= R0.L * R3.H) (FU);$/;"	d
R2	sim/testsuite/sim/bfin/random_0010.S	/^	R2 = R3 << 0x19 (V, S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0010.S	/^	R2 = R5 << 0x11 (V, S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0020.S	/^	R2 = (A0 += R3.L * R1.H) (IU);$/;"	d
R2	sim/testsuite/sim/bfin/random_0020.S	/^	R2 = (A0 += R6.H * R0.L) (IU);$/;"	d
R2	sim/testsuite/sim/bfin/random_0024.S	/^	R2 = ASHIFT R7 BY R4.L (S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0024.S	/^	R2 = R0 << 0x1e (S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0024.S	/^	R2 = R1 << 0xa (S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0024.S	/^	R2 = R5 << 0x1a (S);$/;"	d
R2	sim/testsuite/sim/bfin/random_0025.S	/^	R2 = R1 >>> 0x10 (V);$/;"	d
R2	sim/testsuite/sim/bfin/random_0025.S	/^	R2 = R2 >>> 0x1c (V);$/;"	d
R2	sim/testsuite/sim/bfin/random_0025.S	/^	R2 = R3 >>> 0x10 (V);$/;"	d
R2	sim/testsuite/sim/bfin/s1.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/s2.s	/^	R2 = P4;$/;"	d
R2	sim/testsuite/sim/bfin/s20.s	/^	R2 = ALIGN16 ( R1 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/s20.s	/^	R2 = ALIGN24 ( R1 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/s20.s	/^	R2 = ALIGN8 ( R1 , R0 );$/;"	d
R2	sim/testsuite/sim/bfin/s3.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/s4.s	/^	R2 = [ P0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/saatest.s	/^	R2 = A1.L + A1.H, R3 = A0.L + A0.H;$/;"	d
R2	sim/testsuite/sim/bfin/saatest.s	/^	R2 = [ I0 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/saatest.s	/^	R2 = [ I1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^	R2 = W[P5];$/;"	d
R2	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R2 = R0 & R1;$/;"	d
R2	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^	R2 = [P5];$/;"	d
R2	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R2 = R0;$/;"	d
R2	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^	R2 = [P5];$/;"	d
R2	sim/testsuite/sim/bfin/se_all64bitg1opcodes.S	/^	R2 = W[P5 + 4];$/;"	d
R2	sim/testsuite/sim/bfin/se_all64bitg2opcodes.S	/^	R2 = W[P5 + 6];$/;"	d
R2	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R2 = [ P1 ];$/;"	d
R2	sim/testsuite/sim/bfin/se_kills2.S	/^    R2 = 2;$/;"	d
R2	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R2 = [ P2 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/se_ssync.S	/^    R2 = [ P0 ];$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = RETE;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = RETI;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = RETN;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = RETX;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = SEQSTAT;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = SYSCFG;$/;"	d
R2	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R2 = USP;$/;"	d
R2	sim/testsuite/sim/bfin/stk.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/stk.s	/^	R2 = R2 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/stk2.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/stk2.s	/^	R2 = R2 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/stk3.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/stk3.s	/^	R2 = R2 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/stk4.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/stk4.s	/^	R2 = R2 ^ R2;$/;"	d
R2	sim/testsuite/sim/bfin/testset.s	/^	R2 = [P4];$/;"	d
R2	sim/testsuite/sim/bfin/up0.s	/^	R2 = 3;$/;"	d
R2	sim/testsuite/sim/bfin/vecadd.s	/^	R2 = 0;$/;"	d
R2	sim/testsuite/sim/bfin/vecadd.s	/^	R2 = R0 +|+ R1 || R0 = [ I0 ++ ] || R1 = [ I1 ++ ];$/;"	d
R2	sim/testsuite/sim/bfin/vit_max.s	/^	R2 = A0.W;$/;"	d
R2	sim/testsuite/sim/bfin/x1.s	/^	R2 = R0 +|+ R1, R3 = R0 -|- R1 (S , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/x1.s	/^	R2 = R2 +|+ R2, R3 = R2 -|- R2 (S , ASL);$/;"	d
R2	sim/testsuite/sim/bfin/x1.s	/^	R2 = R2 +|+ R3, R3 = R2 -|- R3 (S , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/x1.s	/^	R2 = R2 +|+ R4, R3 = R2 -|- R4 (S , ASR);$/;"	d
R2	sim/testsuite/sim/bfin/x1.s	/^R2 = R0 +|+ R1, R3 = R0 -|- R1 (S, ASL);$/;"	d
R20	sim/aarch64/cpustate.h	/^  R20,$/;"	e	enum:GReg
R21	sim/aarch64/cpustate.h	/^  R21,$/;"	e	enum:GReg
R22	sim/aarch64/cpustate.h	/^  R22,$/;"	e	enum:GReg
R23	sim/aarch64/cpustate.h	/^  R23,$/;"	e	enum:GReg
R24	sim/aarch64/cpustate.h	/^  R24,$/;"	e	enum:GReg
R25	sim/aarch64/cpustate.h	/^  R25,$/;"	e	enum:GReg
R26	sim/aarch64/cpustate.h	/^  R26,$/;"	e	enum:GReg
R27	sim/aarch64/cpustate.h	/^  R27,$/;"	e	enum:GReg
R28	sim/aarch64/cpustate.h	/^  R28,$/;"	e	enum:GReg
R29	sim/aarch64/cpustate.h	/^  R29,$/;"	e	enum:GReg
R2_ASI_N_ADDI_N	include/opcode/nios2r2.h	710;"	d
R2_ASI_N_SUBI_N	include/opcode/nios2r2.h	711;"	d
R2_AS_N_ADD_N	include/opcode/nios2r2.h	691;"	d
R2_AS_N_SUB_N	include/opcode/nios2r2.h	692;"	d
R2_DCACHE_FLUSHD	include/opcode/nios2r2.h	688;"	d
R2_DCACHE_FLUSHDA	include/opcode/nios2r2.h	689;"	d
R2_DCACHE_INITD	include/opcode/nios2r2.h	686;"	d
R2_DCACHE_INITDA	include/opcode/nios2r2.h	687;"	d
R2_DISPOSE	opcodes/v850-opc.c	1006;"	d	file:
R2_EVEN	opcodes/v850-opc.c	1002;"	d	file:
R2_I12_DCACHE	include/opcode/nios2r2.h	676;"	d
R2_I12_LDBIO	include/opcode/nios2r2.h	673;"	d
R2_I12_LDBUIO	include/opcode/nios2r2.h	675;"	d
R2_I12_LDHIO	include/opcode/nios2r2.h	677;"	d
R2_I12_LDHUIO	include/opcode/nios2r2.h	679;"	d
R2_I12_LDWIO	include/opcode/nios2r2.h	681;"	d
R2_I12_LDWM	include/opcode/nios2r2.h	683;"	d
R2_I12_RDPRS	include/opcode/nios2r2.h	680;"	d
R2_I12_STBIO	include/opcode/nios2r2.h	674;"	d
R2_I12_STHIO	include/opcode/nios2r2.h	678;"	d
R2_I12_STWIO	include/opcode/nios2r2.h	682;"	d
R2_I12_STWM	include/opcode/nios2r2.h	684;"	d
R2_NOTR0	opcodes/v850-opc.c	998;"	d	file:
R2_OPX_ADD	include/opcode/nios2r2.h	660;"	d
R2_OPX_AND	include/opcode/nios2r2.h	633;"	d
R2_OPX_BREAK	include/opcode/nios2r2.h	662;"	d
R2_OPX_BRET	include/opcode/nios2r2.h	629;"	d
R2_OPX_CALLR	include/opcode/nios2r2.h	644;"	d
R2_OPX_CMPEQ	include/opcode/nios2r2.h	653;"	d
R2_OPX_CMPGE	include/opcode/nios2r2.h	634;"	d
R2_OPX_CMPGEU	include/opcode/nios2r2.h	659;"	d
R2_OPX_CMPLT	include/opcode/nios2r2.h	640;"	d
R2_OPX_CMPLTU	include/opcode/nios2r2.h	666;"	d
R2_OPX_CMPNE	include/opcode/nios2r2.h	647;"	d
R2_OPX_DIV	include/opcode/nios2r2.h	650;"	d
R2_OPX_DIVU	include/opcode/nios2r2.h	649;"	d
R2_OPX_ENI	include/opcode/nios2r2.h	628;"	d
R2_OPX_ERET	include/opcode/nios2r2.h	621;"	d
R2_OPX_EXTRACT	include/opcode/nios2r2.h	661;"	d
R2_OPX_FLUSHI	include/opcode/nios2r2.h	631;"	d
R2_OPX_FLUSHP	include/opcode/nios2r2.h	624;"	d
R2_OPX_HBREAK	include/opcode/nios2r2.h	656;"	d
R2_OPX_INITI	include/opcode/nios2r2.h	654;"	d
R2_OPX_INSERT	include/opcode/nios2r2.h	648;"	d
R2_OPX_JMP	include/opcode/nios2r2.h	632;"	d
R2_OPX_LDEX	include/opcode/nios2r2.h	663;"	d
R2_OPX_LDSEX	include/opcode/nios2r2.h	665;"	d
R2_OPX_MERGE	include/opcode/nios2r2.h	655;"	d
R2_OPX_MUL	include/opcode/nios2r2.h	652;"	d
R2_OPX_MULXSS	include/opcode/nios2r2.h	646;"	d
R2_OPX_MULXSU	include/opcode/nios2r2.h	639;"	d
R2_OPX_MULXUU	include/opcode/nios2r2.h	627;"	d
R2_OPX_NEXTPC	include/opcode/nios2r2.h	643;"	d
R2_OPX_NOR	include/opcode/nios2r2.h	626;"	d
R2_OPX_OR	include/opcode/nios2r2.h	638;"	d
R2_OPX_RDCTL	include/opcode/nios2r2.h	651;"	d
R2_OPX_RET	include/opcode/nios2r2.h	625;"	d
R2_OPX_ROL	include/opcode/nios2r2.h	623;"	d
R2_OPX_ROLI	include/opcode/nios2r2.h	622;"	d
R2_OPX_ROR	include/opcode/nios2r2.h	630;"	d
R2_OPX_SLL	include/opcode/nios2r2.h	636;"	d
R2_OPX_SLLI	include/opcode/nios2r2.h	635;"	d
R2_OPX_SRA	include/opcode/nios2r2.h	669;"	d
R2_OPX_SRAI	include/opcode/nios2r2.h	668;"	d
R2_OPX_SRL	include/opcode/nios2r2.h	642;"	d
R2_OPX_SRLI	include/opcode/nios2r2.h	641;"	d
R2_OPX_STEX	include/opcode/nios2r2.h	670;"	d
R2_OPX_STSEX	include/opcode/nios2r2.h	671;"	d
R2_OPX_SUB	include/opcode/nios2r2.h	667;"	d
R2_OPX_SYNC	include/opcode/nios2r2.h	664;"	d
R2_OPX_TRAP	include/opcode/nios2r2.h	657;"	d
R2_OPX_WRCTL	include/opcode/nios2r2.h	658;"	d
R2_OPX_WRPIE	include/opcode/nios2r2.h	620;"	d
R2_OPX_WRPRS	include/opcode/nios2r2.h	637;"	d
R2_OPX_XOR	include/opcode/nios2r2.h	645;"	d
R2_OP_ADDI	include/opcode/nios2r2.h	565;"	d
R2_OP_ANDCHI	include/opcode/nios2r2.h	618;"	d
R2_OP_ANDCI	include/opcode/nios2r2.h	589;"	d
R2_OP_ANDHI	include/opcode/nios2r2.h	602;"	d
R2_OP_ANDI	include/opcode/nios2r2.h	572;"	d
R2_OP_ANDI_N	include/opcode/nios2r2.h	571;"	d
R2_OP_ASI_N	include/opcode/nios2r2.h	576;"	d
R2_OP_AS_N	include/opcode/nios2r2.h	562;"	d
R2_OP_BEQ	include/opcode/nios2r2.h	600;"	d
R2_OP_BEQZ_N	include/opcode/nios2r2.h	601;"	d
R2_OP_BGE	include/opcode/nios2r2.h	577;"	d
R2_OP_BGEU	include/opcode/nios2r2.h	607;"	d
R2_OP_BLT	include/opcode/nios2r2.h	584;"	d
R2_OP_BLTU	include/opcode/nios2r2.h	613;"	d
R2_OP_BNE	include/opcode/nios2r2.h	592;"	d
R2_OP_BNEZ_N	include/opcode/nios2r2.h	593;"	d
R2_OP_BR	include/opcode/nios2r2.h	563;"	d
R2_OP_BR_N	include/opcode/nios2r2.h	564;"	d
R2_OP_CALL	include/opcode/nios2r2.h	561;"	d
R2_OP_CMPEQI	include/opcode/nios2r2.h	604;"	d
R2_OP_CMPGEI	include/opcode/nios2r2.h	581;"	d
R2_OP_CMPGEUI	include/opcode/nios2r2.h	611;"	d
R2_OP_CMPLTI	include/opcode/nios2r2.h	588;"	d
R2_OP_CMPLTUI	include/opcode/nios2r2.h	617;"	d
R2_OP_CMPNEI	include/opcode/nios2r2.h	596;"	d
R2_OP_CUSTOM	include/opcode/nios2r2.h	606;"	d
R2_OP_I12	include/opcode/nios2r2.h	598;"	d
R2_OP_JMPI	include/opcode/nios2r2.h	569;"	d
R2_OP_LDB	include/opcode/nios2r2.h	568;"	d
R2_OP_LDBU	include/opcode/nios2r2.h	567;"	d
R2_OP_LDBU_N	include/opcode/nios2r2.h	566;"	d
R2_OP_LDH	include/opcode/nios2r2.h	575;"	d
R2_OP_LDHU	include/opcode/nios2r2.h	574;"	d
R2_OP_LDHU_N	include/opcode/nios2r2.h	573;"	d
R2_OP_LDW	include/opcode/nios2r2.h	582;"	d
R2_OP_LDWSP_N	include/opcode/nios2r2.h	578;"	d
R2_OP_LDW_N	include/opcode/nios2r2.h	580;"	d
R2_OP_MOVI_N	include/opcode/nios2r2.h	585;"	d
R2_OP_MOV_N	include/opcode/nios2r2.h	614;"	d
R2_OP_MULI	include/opcode/nios2r2.h	594;"	d
R2_OP_OPX	include/opcode/nios2r2.h	590;"	d
R2_OP_ORHI	include/opcode/nios2r2.h	609;"	d
R2_OP_ORI	include/opcode/nios2r2.h	579;"	d
R2_OP_PP_N	include/opcode/nios2r2.h	591;"	d
R2_OP_R_N	include/opcode/nios2r2.h	570;"	d
R2_OP_SHI_N	include/opcode/nios2r2.h	583;"	d
R2_OP_SPADDI_N	include/opcode/nios2r2.h	616;"	d
R2_OP_SPI_N	include/opcode/nios2r2.h	599;"	d
R2_OP_STB	include/opcode/nios2r2.h	597;"	d
R2_OP_STB_N	include/opcode/nios2r2.h	595;"	d
R2_OP_STH	include/opcode/nios2r2.h	605;"	d
R2_OP_STH_N	include/opcode/nios2r2.h	603;"	d
R2_OP_STW	include/opcode/nios2r2.h	612;"	d
R2_OP_STWSP_N	include/opcode/nios2r2.h	608;"	d
R2_OP_STW_N	include/opcode/nios2r2.h	610;"	d
R2_OP_STZ_N	include/opcode/nios2r2.h	587;"	d
R2_OP_XORHI	include/opcode/nios2r2.h	615;"	d
R2_OP_XORI	include/opcode/nios2r2.h	586;"	d
R2_PP_N_POP_N	include/opcode/nios2r2.h	716;"	d
R2_PP_N_PUSH_N	include/opcode/nios2r2.h	717;"	d
R2_REGNUM	sim/h8300/sim-main.h	/^  R2_REGNUM = 2,$/;"	e	enum:h8_regnum
R2_R_N_AND_N	include/opcode/nios2r2.h	694;"	d
R2_R_N_BREAK_N	include/opcode/nios2r2.h	703;"	d
R2_R_N_CALLR_N	include/opcode/nios2r2.h	701;"	d
R2_R_N_JMPR_N	include/opcode/nios2r2.h	702;"	d
R2_R_N_NEG_N	include/opcode/nios2r2.h	700;"	d
R2_R_N_NOT_N	include/opcode/nios2r2.h	699;"	d
R2_R_N_OR_N	include/opcode/nios2r2.h	695;"	d
R2_R_N_RET_N	include/opcode/nios2r2.h	705;"	d
R2_R_N_SLL_N	include/opcode/nios2r2.h	697;"	d
R2_R_N_SRL_N	include/opcode/nios2r2.h	698;"	d
R2_R_N_TRAP_N	include/opcode/nios2r2.h	704;"	d
R2_R_N_XOR_N	include/opcode/nios2r2.h	696;"	d
R2_S	opcodes/arc-opc.c	1863;"	d	file:
R2_SHI_N_SLLI_N	include/opcode/nios2r2.h	713;"	d
R2_SHI_N_SRLI_N	include/opcode/nios2r2.h	714;"	d
R2_SPI_N_SPDECI_N	include/opcode/nios2r2.h	708;"	d
R2_SPI_N_SPINCI_N	include/opcode/nios2r2.h	707;"	d
R2_STZ_N_STBZ_N	include/opcode/nios2r2.h	720;"	d
R2_STZ_N_STWZ_N	include/opcode/nios2r2.h	719;"	d
R3	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R3	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R3	opcodes/arc-opc.c	1865;"	d	file:
R3	opcodes/ia64-opc.h	71;"	d
R3	opcodes/v850-opc.c	1010;"	d	file:
R3	sim/aarch64/cpustate.h	/^  R3,$/;"	e	enum:GReg
R3	sim/testsuite/sim/bfin/10799.s	/^	R3 = R0;$/;"	d
R3	sim/testsuite/sim/bfin/7641.s	/^	R3 = B [P1];			\/\/ R3 should get 02$/;"	d
R3	sim/testsuite/sim/bfin/a0shift.S	/^	R3 = R3 +|- R5 , R6 = R3 -|+ R5 (CO);$/;"	d
R3	sim/testsuite/sim/bfin/a0shift.S	/^	R3 = R6.H * R5.L (FU);$/;"	d
R3	sim/testsuite/sim/bfin/a0shift.S	/^	R3 = R7.L * R6.H, R2 = R7.L * R6.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/a20.S	/^	R3 = R1 +|+ R2;$/;"	d
R3	sim/testsuite/sim/bfin/a21.s	/^	R3 = A0 + A1, R4 = A0 - A1 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/a21.s	/^	R3 = A1 + A0, R4 = A1 - A0 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/a21.s	/^	R3 = A1 + A0, R4 = A1 - A0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/a22.s	/^	R3 = - R0 (V);$/;"	d
R3	sim/testsuite/sim/bfin/a5.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/a7.s	/^	R3 = R0 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/acc-rot.s	/^	R3 = \\shift$/;"	d
R3	sim/testsuite/sim/bfin/ashift_flags.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R0;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R1;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R2;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R3;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R4;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R5;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R6;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R3 >>>= R7;$/;"	l
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R0.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R1.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R2.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R3.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R4.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R5.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R6.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R3 = R7.B (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R0.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R1.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R2.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R3.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R4.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R5.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R6.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R3 = R7.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = - R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = R0.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = R1.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = R2.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = R3.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = R7.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R3 = ~ R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R3 = - R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R3 = ~ R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R0.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R1.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R2.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R3.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R4.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R5.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R6.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R3 = R7.B (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R0.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R1.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R2.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R3.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R4.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R5.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R6.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R3 = R7.L (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R0 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R1 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R2 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R3 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R4 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R5 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R6 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R3 = ( R3 + R7 ) << 1;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R0 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R1 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R2 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R3 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R4 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R5 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R6 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R3 = ( R3 + R7 ) << 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^	R3 = 3;			\/\/ if go here, error$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R3 = LSHIFT R2 BY R3.L (V);	\/\/ dsp32shift killed$/;"	d
R3	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R3 = LSHIFT R2 BY R3.L (V);	\/\/ dsp32shift killed$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R3 = CC;$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R3 = ASTAT;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R3 = CC;	\/\/$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 = R7.H * R4.H )  (S2RND);	\/\/ dsp32mac pair$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R3 = ROT R0 BY -3;	\/\/ dsp32shiftim_rot$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 = R7.H * R4.H )  (S2RND);	\/\/ dsp32mac pair$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R3 = ROT R0 BY -3;	\/\/ dsp32shiftim_rot$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 = R7.H * R4.H )  (S2RND);	\/\/ dsp32mac pair$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R3 = ROT R3 BY 1;		\/\/ dsp32shiftim_rot$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R3 = ROT R3 BY 1;			\/\/ dsp32shiftim_rot$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R3 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R3	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R3 = ROT R2 BY 1;	\/\/ dsp32shiftim_rot$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R3 = ASTAT; \/\/ nop;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R3 = ASTAT; \/\/ nop;$/;"	d
R3	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R0 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R1 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R1 & R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R2 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R2 & R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R2 & R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R3 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R4 & R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R4 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R4 & R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R5 & R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R5 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R6 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R7 & R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R3 = R7 & R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R0 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R1 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R1 - R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R2 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R2 - R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R2 - R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R3 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R4 - R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R4 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R4 - R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R5 - R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R5 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R6 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R7 - R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R3 = R7 - R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R0 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R1 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R2 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R3 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R4 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R5 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R5 | R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R6 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R3 = R7 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R0 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R1 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R1 | R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R2 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R2 | R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R2 | R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R3 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R4 | R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R4 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R4 | R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R5 | R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R5 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R6 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R7 | R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R3 = R7 | R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R0 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R0 + R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R1 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R1 + R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R2 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R2 + R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R3 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R4 + R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R4 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R4 + R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R5 + R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R5 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R6 + R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R6 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R3 = R7 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R0 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R1 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R1 ^ R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R2 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R2 ^ R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R2 ^ R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R3 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R4 ^ R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R4 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R4 ^ R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R5 ^ R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R5 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R6 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R7 ^ R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R3 = R7 ^ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -11;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -19;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -27;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -35;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -3;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -43;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -51;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -59;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R3 += -64;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 11;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 19;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 27;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 35;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 3;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 43;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 51;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R3 += 59;$/;"	l
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -11;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -19;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -27;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -35;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -3;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -43;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -51;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -59;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R3 = -64;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 11;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 19;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 27;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 35;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 43;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 51;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R3 = 59;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R3 = ABS R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R3 = ABS R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R3 = ABS R3 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R3 = ABS R4 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R3 = BYTEOP1P ( R3:2 , R1:0 ) (T , R);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R3 = BYTEOP2P ( R3:2 , R1:0 ) (RNDH , R);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R3 = BYTEOP2P ( R3:2 , R1:0 ) (TH , R);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R3 = BYTEOP3P ( R3:2 , R1:0 ) (HI);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R0 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R1 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R2 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R3 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R4 , R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R4 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R5 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R6 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R3 = MAX ( R7 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R0 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R1 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R2 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R3 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R4 , R0 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R4 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R5 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R6 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R3 = MAX ( R7 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R0 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R1 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R2 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R3 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R4 , R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R4 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R5 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R6 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R3 = MIN ( R7 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R0 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R1 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R2 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R3 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R4 , R0 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R4 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R5 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R6 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R3 = MIN ( R7 , R3 ) (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R3 = MAX ( R0 , R1 ) (V);	\/* 0x6789ABCD *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R3 = MAX ( R0 , R1 );	\/* 0x6789ABCD *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R3 = R0 +|- R1 (S);	\/* 0x7FFFDDDE *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R3 = R1 - R0 (NS);	\/* 0x22222222 *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R3 = R2 + R0 (NS);	\/* 0xACF13578 *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R3 = ( A0 += A1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R3 = - R1 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R3 = - R2 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R3 = - R3 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R0 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R1 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R1 - R4 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R2 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R3 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R3 - R3 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R4 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R5 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R6 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R3 = R7 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R0 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R1 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R2 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R3 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R4 -|- R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R4 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R5 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R6 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R3 = R7 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R0 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R1 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R2 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R3 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R4 -|+ R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R4 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R5 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R6 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R3 = R7 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R0 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R1 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R1 + R4 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R2 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R3 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R3 + R3 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R4 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R5 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R6 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R3 = R7 + R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R0 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R1 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R2 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R3 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R4 +|- R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R4 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R5 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R6 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R3 = R7 +|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R0 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R1 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R2 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R3 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R4 +|+ R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R4 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R5 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R6 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R3 = R7 +|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R0 + R3, R4 = R0 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R1 + R3, R4 = R1 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R2 + R3, R4 = R2 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R3 + R3, R4 = R3 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R4 + R3, R4 = R4 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R4 + R7, R0 = R4 - R7 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R5 + R3, R4 = R5 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R6 + R3, R4 = R6 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R7 + R1, R6 = R7 - R1 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R3 = R7 + R3, R4 = R7 - R3 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R3 = A0 + A1, R4 = A0 - A1 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R3 = A1 + A0, R7 = A1 - A0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R0 +|- R3 , R4 = R0 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R1 +|- R3 , R4 = R1 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R2 +|- R3 , R4 = R2 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R3 +|- R3 , R4 = R3 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R4 +|- R0 , R2 = R4 -|+ R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R4 +|- R3 , R4 = R4 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R5 +|- R3 , R4 = R5 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R5 +|- R5 , R7 = R5 -|+ R5 (CO);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R6 +|- R3 , R4 = R6 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R3 = R7 +|- R3 , R4 = R7 -|+ R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R0 +|- R3 , R4 = R0 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R1 +|- R3 , R4 = R1 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R2 +|- R3 , R4 = R2 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R3 +|- R3 , R4 = R3 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R4 +|- R0 , R2 = R4 -|+ R0 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R4 +|- R3 , R4 = R4 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R5 +|- R3 , R4 = R5 -|+ R3 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R5 +|- R5 , R7 = R5 -|+ R5 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R6 +|- R3 , R4 = R6 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R3 = R7 +|- R3 , R4 = R7 -|+ R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R0 +|- R3 , R4 = R0 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R1 +|- R3 , R4 = R1 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R2 +|- R3 , R4 = R2 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R3 +|- R3 , R4 = R3 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R4 +|- R0 , R2 = R4 -|+ R0 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R4 +|- R3 , R4 = R4 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R5 +|- R3 , R4 = R5 -|+ R3 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R5 +|- R5 , R7 = R5 -|+ R5 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R6 +|- R3 , R4 = R6 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R3 = R7 +|- R3 , R4 = R7 -|+ R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R0 +|+ R3, R4 = R0 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R1 +|+ R3, R4 = R1 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R2 +|+ R3, R4 = R2 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R3 +|+ R3, R4 = R3 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R4 +|+ R0, R2 = R4 -|- R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R4 +|+ R3, R4 = R4 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R5 +|+ R3, R4 = R5 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R5 +|+ R5, R7 = R5 -|- R5 (CO);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R6 +|+ R3, R4 = R6 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R3 = R7 +|+ R3, R4 = R7 -|- R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R0 +|+ R3, R4 = R0 -|- R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R1 +|+ R3, R4 = R1 -|- R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R2 +|+ R3, R4 = R2 -|- R3 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R3 +|+ R3, R4 = R3 -|- R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R4 +|+ R0, R2 = R4 -|- R0 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R4 +|+ R3, R4 = R4 -|- R3 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R5 +|+ R3, R4 = R5 -|- R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R5 +|+ R5, R7 = R5 -|- R5 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R6 +|+ R3, R4 = R6 -|- R3 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R3 = R7 +|+ R3, R4 = R7 -|- R3 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R0 +|+ R3, R4 = R0 -|- R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R1 +|+ R3, R4 = R1 -|- R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R2 +|+ R3, R4 = R2 -|- R3 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R3 +|+ R3, R4 = R3 -|- R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R4 +|+ R0, R2 = R4 -|- R0 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R4 +|+ R3, R4 = R4 -|- R3 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R5 +|+ R3, R4 = R5 -|- R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R5 +|+ R5, R7 = R5 -|- R5 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R6 +|+ R3, R4 = R6 -|- R3 (CO , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R3 = R7 +|+ R3, R4 = R7 -|- R3 (CO , ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^R3 = A1.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^R3 = ( A1 -= R1.L * R0.H ) (M), R2 = ( A0 += R1.H * R0.L ) (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^R3 = ( A1 -= R5.L * R4.H ), R2 = ( A0 -= R5.H * R4.L ) (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^R3 = ( A1 = R1.L * R0.H ), A0 = R1.H * R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R3 = ( A1 -= R4.L * R5.H ), A0 += R4.H * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R3 = ( A1 -= R7.L * R4.L ), A0 += R7.H * R4.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R3 = ( A1 = R2.H * R1.H ), A0 -= R2.H * R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 -= R2.H * R1.H ), A0 = R2.H * R1.L (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 -= R4.L * R5.H ) (M), A0 += R4.H * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 = R2.H * R1.H ) (M,IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 = R4.L * R5.H ), A0 -= R4.H * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 = R7.L * R4.H ) (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R3 = ( A1 = R7.L * R4.L ), A0 += R7.H * R4.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 -= R4.L * R2.H ), A0 += R4.H * R2.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 -= R7.L * R4.H ) (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 = R2.H * R1.H ) (M,ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 = R2.H * R1.H ), A0 = R2.H * R1.L (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 = R4.L * R5.H ) (M), A0 += R4.H * R5.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R3 = ( A1 = R7.L * R2.L ), A0 += R7.H * R2.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R3 = ( A1 -= R4.L * R5.H ) (M), A0 += R4.H * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R3 = ( A1 = R2.H * R1.H ) (M);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R3 = ( A1 = R7.L * R4.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 -= R2.H * R1.H ) (M,S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 -= R2.H * R1.H ), A0 = R2.H * R1.L (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 -= R4.L * R5.H ) (M), A0 -= R4.H * R5.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 -= R7.L * R2.L ), A0 += R7.H * R2.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 = R4.L * R2.H ), A0 += R4.H * R2.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R3 = ( A1 = R7.L * R4.H ) (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 -= R2.H * R1.H ) (M,FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 -= R2.L * R6.H ) (M), A0 += R2.H * R6.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 -= R7.L * R4.H ) (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 = R2.H * R1.H ), A0 -= R2.H * R1.L (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 = R4.L * R5.H ), A0 += R4.H * R5.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R3 = ( A1 = R7.L * R4.L ), A0 += R7.H * R4.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R3 = ( A1 -= R4.L * R5.H ),  R2 = ( A0 += R4.H * R5.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R3 = ( A1 = R2.H * R1.H ),  R2 = ( A0 = R2.H * R1.L );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 += R7.H * R4.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = ( A1 -= R4.L * R5.H ),  R2 = ( A0 += R4.H * R5.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = ( A1 -= R7.L * R4.L ) (M),  R2 = ( A0 -= R7.H * R4.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = ( A1 = R2.H * R1.H ) (M),  R2 = ( A0 = R2.H * R1.L )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = ( A1 = R2.H * R1.H ),  R2 = ( A0 -= R2.H * R1.L )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 += R7.H * R4.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R3 = A1,  R2 = ( A0 -= R4.H * R5.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = ( A1 = R2.H * R1.H ) (M),  R2 = ( A0 = R2.H * R1.L )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = ( A1 = R2.H * R1.H ),  R2 = ( A0 = R2.H * R1.L )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = ( A1 = R7.L * R2.L ),  R2 = ( A0 += R7.H * R2.H )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = ( A1 = R7.L * R4.L ) (M),  R2 = ( A0 += R7.H * R4.H )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = ( A1 = R7.L * R5.H ),  R2 = ( A0 += R7.H * R5.H )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R3 = A1,  R2 = ( A0 += R2.H * R5.H )  (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R3 = ( A1 -= R7.L * R6.L ) (M),  R2 = ( A0 += R7.H * R6.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R3 = ( A1 = R3.H * R1.H ) (M),  R2 = ( A0 -= R3.H * R1.L )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R3 = A1,  R2 = ( A0 += R2.H * R7.H )  (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = ( A1 -= R2.H * R1.H ) (M),  R2 = ( A0 = R2.H * R1.L )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = ( A1 -= R7.L * R4.L ) (M),  R2 = ( A0 += R7.H * R4.H )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = ( A1 = R2.H * R1.H ),  R2 = ( A0 = R2.H * R1.L )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = ( A1 = R4.L * R5.H ),  R2 = ( A0 += R4.H * R5.H )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = ( A1 = R7.L * R4.L ),  R2 = ( A0 += R7.H * R4.H )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R3 = A1,  R2 = ( A0 += R7.H * R5.H )  (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = ( A1 -= R2.H * R1.H ),  R2 = ( A0 = R2.H * R1.L )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = ( A1 -= R7.L * R4.L ) (M),  R2 = ( A0 += R7.H * R4.H )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = ( A1 -= R7.L * R4.L ),  R2 = ( A0 += R7.H * R4.H )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = ( A1 = R2.H * R1.H ) (M),  R2 = ( A0 = R2.H * R1.L )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = ( A1 = R4.L * R5.H ),  R2 = ( A0 += R4.H * R5.H )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R3 = A1,  R2 = ( A0 += R4.H * R5.H )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^R3 = ( A1 = R1.L * R0.H ), A0 = R1.H * R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^R3 = ( A1 = R1.L * R0.H ), R2 = ( A0 += R1.H * R0.L ) (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R0.L * R1.L, R2 = R0.L * R1.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R1.L * R0.H, R2 = R1.H * R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R2.L * R3.L, R2 = R2.L * R3.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R2.L * R5.L, R2 = R2.L * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R4.L * R5.L, R2 = R4.L * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R6.H * R5.L, R2 = R6.L * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R6.L * R5.L, R2 = R6.L * R5.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R3 = R6.L * R7.L, R2 = R6.L * R7.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R0.L * R1.L, R2 = R0.L * R1.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R1.L * R0.H, R2 = R1.H * R0.L (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R2.L * R3.L, R2 = R2.L * R3.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R2.L * R5.L, R2 = R2.L * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R4.L * R5.L, R2 = R4.L * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R6.H * R5.L, R2 = R6.L * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R6.L * R5.L, R2 = R6.L * R5.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R3 = R6.L * R7.L, R2 = R6.L * R7.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R0.L * R1.L, R2 = R0.L * R1.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R1.L * R0.H, R2 = R1.H * R0.L (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R2.L * R3.L, R2 = R2.L * R3.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R2.L * R5.L, R2 = R2.L * R5.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R4.L * R5.L, R2 = R4.L * R5.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R6.H * R5.L, R2 = R6.L * R5.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R6.L * R5.L, R2 = R6.L * R5.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R3 = R6.L * R7.L, R2 = R6.L * R7.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R3 = R5.L * R3.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R3 = R6.H * R1.H;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R3 = R5.L * R3.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R3 = R6.H * R1.H (IS);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R3 = R5.L * R3.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R3 = R6.H * R1.H (ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R3 = R5.L * R3.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R3 = R6.H * R1.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R3 = R5.L * R3.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R3 = R6.H * R1.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R0.L * R1.L, R2 = R0.L * R1.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R1.L * R0.H, R2 = R1.H * R0.L (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R2.L * R3.L, R2 = R2.L * R3.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R2.L * R5.L, R2 = R2.L * R5.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R4.L * R5.L, R2 = R4.L * R5.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R6.H * R5.L, R2 = R6.L * R5.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R6.L * R5.L, R2 = R6.L * R5.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R3 = R6.L * R7.L, R2 = R6.L * R7.H (S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R0.L * R1.L, R2 = R0.L * R1.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R1.L * R0.H, R2 = R1.H * R0.L (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R2.L * R3.L, R2 = R2.L * R3.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R2.L * R5.L, R2 = R2.L * R5.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R4.L * R5.L, R2 = R4.L * R5.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R6.H * R5.L, R2 = R6.L * R5.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R6.L * R5.L, R2 = R6.L * R5.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R3 = R6.L * R7.L, R2 = R6.L * R7.H (FU);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R3 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R3 = ASHIFT R3 BY R7.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R3 = ASHIFT R4 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R3 = ASHIFT R5 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R3 = ASHIFT R6 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R3 = ASHIFT R3 BY R7.L (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R3 = ASHIFT R4 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R3 = ASHIFT R5 BY R5.L (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R3 = ASHIFT R6 BY R6.L (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R0 BY R2.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R1 BY R1.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R0.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R1.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R2.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R4.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R5.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R6.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R3 BY R7.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R4 BY R0.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R4 BY R6.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R5 BY R5.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R3 = ASHIFT R7 BY R3.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R0 BY R2.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R1 BY R1.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R0.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R1.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R2.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R4.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R5.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R6.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R3 BY R7.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R4 BY R0.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R4 BY R6.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R5 BY R5.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R3 = ASHIFT R7 BY R3.L (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R2 , R7 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R2 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R4 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R5 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R3 = ALIGN16 ( R3 , R6 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R2 , R7 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R2 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R4 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R5 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R3 = ALIGN24 ( R3 , R6 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R2 , R7 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R2 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R4 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R5 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R3 = ALIGN8 ( R3 , R6 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R2, R7 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R0 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R2 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R3 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R4 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R3, R6 ) (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R3 = DEPOSIT( R7, R5 );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R2, R7.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R0.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R1.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R2.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R3.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R4.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R5.L ) (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R3 = EXTRACT( R3, R6.L ) (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R0 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R3.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R3 BY R7.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R4 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R4 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R4 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R5 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R5 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R5 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R7 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R3 = LSHIFT R7 BY R3.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R0 BY R2.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R1 BY R1.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R2 BY R0.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R0.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R1.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R2.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R4.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R5.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R6.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R3 BY R7.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R4 BY R6.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R5 BY R5.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R3 = LSHIFT R7 BY R3.L (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R0.L , R2.L );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R1.L , R1.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R2.H , R0.L );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R0.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R1.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R2.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R3.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R4.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R5.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R6.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R3.H , R7.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R4.L , R6.L );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R5.L , R5.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R3 = PACK( R7.H , R3.H );$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R0 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R1 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R2 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R3 BY R7.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R4 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R5 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R3 = ROT R7 BY R3.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R0 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R1 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R2 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R0.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R1.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R2.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R4.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R3 BY R7.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R4 BY R6.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R5 BY R5.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R3 = ROT R7 BY R3.L;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R3 = VIT_MAX( R3 , R2 ) (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R3 = VIT_MAX( R3 , R2 ) (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R3 = VIT_MAX( R3 , R6 ) (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R3 = VIT_MAX( R7 , R3 ) (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R3 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R3 = R3 << 8;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R3 = R5 >>> 24;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R3 = R3 << 8 (S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R3 = R5 >>> 24;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R3 = R3 << 8 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R3 = R4 >>> 11 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R3 = R3 << 8 (V , S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R3 = R4 >>> 11 (V, S);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R3 = R3 << 8;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R3 = R5 >> 24;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R3 = R3 << 8 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R3 = R4 >> 10 (V);$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R3 = ROT R3 BY 8;$/;"	d
R3	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R3 = ROT R5 BY -24;$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R3 = [ I0 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R3 = [ I1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R3 = [ I2 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R3 = [ I3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I0 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I1 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I2 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R3 = [ I3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R3 = [ I0 ++ M2 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R3 = [ I1 ++ M1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R3 = [ I2 ++ M0 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R3 = [ I2 ++ M1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R3 = [ I3 ++ M3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R3 = [ I3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R3 = [ I3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R3 = [ I3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R3 = [ I3 ++ M1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R3 = [ I3 ++ M3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R3 = [ I3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R3 = [ I3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R3 = [ I3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R3 = [ I3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R3 = [ I3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R3 = [ I3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R3 = RETI;$/;"	d
R3	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R3 = 4;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R3 = R0 + R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R3 = ( A0 += A1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R3 = R4.L (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_nested.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R3 = 2;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R3 = -3333 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R3 = 0x3456 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R3 = 32766 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R3 = B3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R3 = B3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R3 = 0x0007 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R3 = 0x0070 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R3 = 0x0700 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R3 = 0x7000 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R3 = B3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R3 = 0x0007 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R3 = 0x0070 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R3 = 0x0700 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R3 = 0x7000 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R3 = B3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R3 = M3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R3 = [ P4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R3 = [ P5 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R3 = B [ P4 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R3 = W [ P4 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ FP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ P1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ P2 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ P3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ P4 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ P5 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R3 = [ SP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R3 = B [ P1 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R3 = B [ P2 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R3 = B [ P3 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R3 = B [ P5 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R3 = W [ P1 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R3 = W [ P2 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R3 = W [ P5 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R3 = B [ FP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R3 = B [ P4 -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R3 = B [ SP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R3 = W [ FP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R3 = W [ P4 -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R3 = W [ SP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R3 = [ FP ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R3 = [ P1 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R3 = [ P2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R3 = [ P4 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R3 = [ P5 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R3 = B [ P1 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R3 = B [ P2 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R3 = B [ P5 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R3 = W [ P1 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R3 = W [ P2 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R3 = W [ P3 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R3 = W [ P5 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R3 = B [ FP ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R3 = B [ P4 ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R3 = B [ SP ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R3 = W [ FP ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R3 = W [ P4 ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ FP ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ FP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P1 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P1 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P2 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P2 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P4 ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P4 -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P5 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = B [ P5 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ FP ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ FP -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P1 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P1 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P2 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P2 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P4 ++ ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P4 -- ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P5 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R3 = W [ P5 -- ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R3 = B [ P5 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R3 = W [ P5 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^	R3 = [ P4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^	R3 = [ P4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^	R3 = [ P4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P1 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P2 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P4 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ P4 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R3 = [ SP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R3 = [ P1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R3 = [ P3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R3 = [ P4 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R3 = [ FP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R3 = [ P1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R3 = [ P3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R3 = [ P4 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R3 = [ SP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ FP ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ FP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P1 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P1 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P2 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P3 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P3 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P4 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P4 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P5 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ P5 -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ SP ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R3 = [ SP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R3 = [ P2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R3 = [ P4 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R3 = [ P2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R3 = [ P4 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R3 = [ SP -- ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R3 = B [ FP + -65 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R3 = B [ P1 + 17 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R3 = B [ P2 + -27 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R3 = B [ P4 + -31 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R3 = B [ P5 + 4 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ FP + -66 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ P1 + 10 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ P2 + -22 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ P3 + 60 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ P4 + -32 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ P5 + 4 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R3 = W [ SP + 50 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ FP + -65 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ P1 + 17 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ P2 + -27 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ P3 + 61 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ P4 + -31 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ P5 + 4 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R3 = B [ SP + 51 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ FP + -66 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ P1 + 10 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ P2 + -22 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ P3 + 60 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ P4 + -32 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ P5 + 4 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R3 = W [ SP + 50 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R3 = [ FP + -64 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R3 = [ P1 + 12 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R3 = [ P2 + -24 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R3 = [ P4 + -32 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R3 = [ P5 + 4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R3 = B [ FP + 0x1051 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R3 = B [ P1 + 0x1007 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R3 = B [ P3 + 0x1011 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R3 = B [ P5 + 0x1047 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R3 = W [ FP + 0x1050 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R3 = W [ P1 + 0x1008 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R3 = W [ P3 + 0x1018 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R3 = W [ P5 + 0x1040 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R3 = [ FP + 0x1034 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R3 = [ P1 + 0x1014 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R3 = [ P3 + 0x1034 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R3 = [ P5 + 1016 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R3 = [ FP + 0x1034 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R3 = [ P1 + 0x1018 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R3 = [ P3 + 0x1034 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R3 = [ P5 + 0x1018 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ FP + 24 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ P1 + 12 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ P2 + 40 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ P3 + 60 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ P4 + 32 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ P5 + 4 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R3 = W [ SP + 52 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ FP + 24 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ P1 + 12 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ P2 + 40 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ P3 + 60 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ P4 + 32 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ P5 + 4 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R3 = W [ SP + 52 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ FP + 24 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ P1 + 12 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ P2 + 40 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ P3 + 60 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ P4 + 32 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ P5 + 4 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R3 = [ SP + 52 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R3 = W [ FP + 50 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R3 = W [ P1 + 8 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R3 = W [ P3 + 18 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R3 = W [ P5 + 40 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R3 = [ FP + 36 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R3 = [ P1 + 16 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R3 = [ P3 + 36 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R3 = [ P5 + 16 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R3 = [ FP + 36 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + -24 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + -64 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + 12 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + 124 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + 44 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + 68 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R3 = [ FP + 96 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R3 = [ FP + -100 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R3 = [ FP + -16 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R3 = [ FP + -36 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R3 = [ FP + -80 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R3 = [ FP + -36 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ FP ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ P1 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ P2 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ P3 ++ P1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ P4 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ P5 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R3 = [ SP ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ FP ++ P3 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ P1 ++ P3 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ P2 ++ P3 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ P3 ++ P3 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ P4 ++ P3 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ P5 ++ P3 ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R3 = W [ SP ++ P3 ] (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ FP ++ P5 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ P1 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ P2 ++ P5 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ P3 ++ P1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ P4 ++ SP ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ P5 ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R3 = [ SP ++ P3 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R3 <<= 8; \/* r3 = 0x33333300 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R3 >>= 8; \/* r3 = 0x00333333 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R3 >>= 8; \/* r3 = 0x40333333 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R3 >>>= 8; \/* r3 = 0x00333333 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 11; \/* r3 = 0x00084444 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 11; \/* r3 = 0xFFF04444 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 19; \/* r3 = 0x00000866 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 19; \/* r3 = 0xFFFFF066 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 27; \/* r3 = 0x00000008 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 27; \/* r3 = 0xFFFFFFF0 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 3; \/* r3 = 0x08222222 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R3 >>>= 3; \/* r3 = 0xF0222222 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R3 = CC;$/;"	d
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R3 <<= 11;$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R3 <<= 19;$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R3 <<= 27;$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R3 <<= 3; \/* r3 = 0x10222222 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R3 <<= 3;$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^	R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 11; \/* r3 = 0x00084444 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 11; \/* r3 = 0x00104444 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 19; \/* r3 = 0x00000866 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 19; \/* r3 = 0x00001066 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 27; \/* r3 = 0x00000008 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 27; \/* r3 = 0x00000010 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 3; \/* r3 = 0x08222222 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R3 >>= 3; \/* r3 = 0x10222222 *\/$/;"	l
R3	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^	R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R3 = CC;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R3 = 0x18;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R3 = 0x20;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R3 = 0x32;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R3 = 0x0C;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R3 = 0x18;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R3 = 0x10;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R3 = ( A0 += A1 );$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R3 = 0x10;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R3 = 0x26;$/;"	d
R3	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R3 = 0x30;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R3 = [ P1 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R3 = RETI;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R3 = RETX;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R3 = [ P0 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_user.S	/^    R3 = RETI;$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_user.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	R3 = 0x3333 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R3 = [ P0 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R3 += 3;$/;"	l
R3	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R3 = 13;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ R3 = 0x3333 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R3 = 0x3333 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R3 = 6;$/;"	d
R3	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R3 = 0x34;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R3 = 0x34;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R3 = 0x34;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R3 = A0.x;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R3 = A1.x;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R3 = M3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R3 = P3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R3 = A1.x;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = M0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = P3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R3 = R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R4;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R5;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R6;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R3 = R7;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = I2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = L2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = M0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R3 = M3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R3 = M0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R3 = M3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = B0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = B1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = B2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = B3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = I0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = I1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = I2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = L1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = L2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = M0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = M1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = M2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R3 = M3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R3 = M0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R3 = P1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R3 = I0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R3 = L0;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = FP;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = P1;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = P3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = P5;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R3 = SP;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R3 = L3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R3 = 0xd04 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R3 = 0xd74 (X);$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R3 = P2;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R3 = [ P1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R3 = [ P1 ];$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R3 = 0x00;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R3 = 0x04;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R3 = 0x14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R3 = 0x24;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R3 = 14;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R3 = P4;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R3 = 15;$/;"	d
R3	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R3 = I3;$/;"	d
R3	sim/testsuite/sim/bfin/c_ujump.s	/^ R3 = 0x3333 (X);$/;"	d
R3	sim/testsuite/sim/bfin/cc5.S	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R3 = R3 & R4;$/;"	d
R3	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R3 = SEQSTAT;$/;"	d
R3	sim/testsuite/sim/bfin/cycles.s	/^	R3 = CYCLES2;$/;"	d
R3	sim/testsuite/sim/bfin/d2.s	/^	R3 = P0;$/;"	d
R3	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R3 = R0 + R3;$/;"	d
R3	sim/testsuite/sim/bfin/dsp_a4.s	/^	R3 = R0 + R0 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/dsp_a4.s	/^	R3 = R0 + R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/dsp_a4.s	/^	R3 = R1 + R0 (NS);$/;"	d
R3	sim/testsuite/sim/bfin/dsp_a4.s	/^	R3 = R1 - R0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/dsp_s1.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	R3 = LC0;$/;"	d
R3	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	R3 = LC0;$/;"	d
R3	sim/testsuite/sim/bfin/hwloop-nested.s	/^	R3 = LC0;$/;"	d
R3	sim/testsuite/sim/bfin/hwloop-nested.s	/^	R3 = LC1;$/;"	d
R3	sim/testsuite/sim/bfin/i0.s	/^	R3 = 32767 (X);$/;"	d
R3	sim/testsuite/sim/bfin/issue103.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/issue112.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/issue117.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/issue119.s	/^	R3 = ( A1 = R0.L * R1.H ) (M),  R2 = ( A0 = R0.L * R1.L )  (FU);$/;"	d
R3	sim/testsuite/sim/bfin/issue119.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/issue139.S	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/issue139.S	/^	R3 = R1 +|+ R0, R2 = R1 -|- R0 (ASL);$/;"	d
R3	sim/testsuite/sim/bfin/issue139.S	/^	R3 = R1 +|+ R0, R2 = R1 -|- R0 (ASR);$/;"	d
R3	sim/testsuite/sim/bfin/issue139.S	/^	R3 = R1 +|+ R0, R2 = R1 -|- R0 (S , ASL);$/;"	d
R3	sim/testsuite/sim/bfin/issue146.S	/^	R3 = A1 + A0, R7 = A1 - A0 (S);$/;"	d
R3	sim/testsuite/sim/bfin/issue205.s	/^	R3 = 2000 (X);$/;"	d
R3	sim/testsuite/sim/bfin/l0.s	/^	R3 = B [ P0 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/l0.s	/^	R3 = W [ P0 ++ ] (Z);$/;"	d
R3	sim/testsuite/sim/bfin/l0.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/load.s	/^	R3 = A0.w;$/;"	d
R3	sim/testsuite/sim/bfin/logic.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/lp1.s	/^	R3 = 7;$/;"	d
R3	sim/testsuite/sim/bfin/m1.S	/^	R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/m1.S	/^R3 = ASTAT;$/;"	d
R3	sim/testsuite/sim/bfin/m10.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m11.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m12.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m13.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m14.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m15.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m16.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m17.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m2.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m3.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m4.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m5.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m6.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m7.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m8.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/m9.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/math.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/mult.s	/^	R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/mult.s	/^	R3 = 0x1 (Z);$/;"	d
R3	sim/testsuite/sim/bfin/random_0003.S	/^	R3 = (A1 -= R3.L * R3.L) (M, S2RND);$/;"	d
R3	sim/testsuite/sim/bfin/random_0010.S	/^	R3 = R4 << 0x1a (V, S);$/;"	d
R3	sim/testsuite/sim/bfin/random_0020.S	/^	R3 = (A1 += R5.L * R4.L) (M, IU);$/;"	d
R3	sim/testsuite/sim/bfin/random_0020.S	/^	R3 = (A1 += R6.L * R0.L) (M, IU);$/;"	d
R3	sim/testsuite/sim/bfin/random_0020.S	/^	R3 = (A1 += R6.L * R1.L) (M, IU);$/;"	d
R3	sim/testsuite/sim/bfin/random_0020.S	/^	R3 = (A1 -= R3.L * R6.H) (M, IU);$/;"	d
R3	sim/testsuite/sim/bfin/random_0023.S	/^	R3 = (A1 -= R3.L * R1.L) (M, FU);$/;"	d
R3	sim/testsuite/sim/bfin/random_0024.S	/^	R3 = R5 << 0x9 (S);$/;"	d
R3	sim/testsuite/sim/bfin/random_0025.S	/^	R3 = R2 >>> 0x10 (V);$/;"	d
R3	sim/testsuite/sim/bfin/random_0025.S	/^	R3 = R6 >>> 0x10 (V);$/;"	d
R3	sim/testsuite/sim/bfin/random_0027.S	/^	R3 = (A1 += R4.L * R7.L) (M, IS);$/;"	d
R3	sim/testsuite/sim/bfin/random_0029.S	/^	R3 = (A1 += R7.L * R6.L) (M, ISS2);$/;"	d
R3	sim/testsuite/sim/bfin/random_0034.S	/^	R3 = A1.L + A1.H, R0 = A0.L + A0.H;$/;"	d
R3	sim/testsuite/sim/bfin/random_0034.S	/^	R3 = A1.L + A1.H, R4 = A0.L + A0.H;$/;"	d
R3	sim/testsuite/sim/bfin/s3.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/s4.s	/^	R3 = [ P0 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/se_allopcodes.h	/^	R3 = SEQSTAT;$/;"	v
R3	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R3 = 0;$/;"	d
R3	sim/testsuite/sim/bfin/se_kills2.S	/^    R3 = 3;$/;"	d
R3	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R3 = [ P2 ++ ];$/;"	d
R3	sim/testsuite/sim/bfin/se_popkill.S	/^    R3 = SEQSTAT;$/;"	d
R3	sim/testsuite/sim/bfin/se_ssync.S	/^    R3 = [ P1 ];$/;"	d
R3	sim/testsuite/sim/bfin/stk.s	/^	R3 = -7;$/;"	d
R3	sim/testsuite/sim/bfin/stk2.s	/^	R3 = -7;$/;"	d
R3	sim/testsuite/sim/bfin/stk3.s	/^	R3 = -7;$/;"	d
R3	sim/testsuite/sim/bfin/stk4.s	/^	R3 = -7;$/;"	d
R3	sim/testsuite/sim/bfin/up0.s	/^	R3 = 0x0444 (X);$/;"	d
R3	sim/testsuite/sim/bfin/vecadd.s	/^	R3 = 128 (X);$/;"	d
R3	sim/testsuite/sim/bfin/vit_max.s	/^	R3 = R3.L;$/;"	d
R3	sim/testsuite/sim/bfin/wtf.s	/^	R3 = I0;$/;"	d
R3	sim/testsuite/sim/bfin/wtf.s	/^	R3 = P0;$/;"	d
R30	sim/aarch64/cpustate.h	/^  R30,$/;"	e	enum:GReg
R31	sim/aarch64/cpustate.h	/^  R31,$/;"	e	enum:GReg
R32	opcodes/aarch64-opc.c	2756;"	d	file:
R32	opcodes/aarch64-opc.c	2761;"	d	file:
R3_16	include/opcode/h8300.h	/^  R3_16 =       OP3 | L_16 | REG,$/;"	e	enum:h8_flags
R3_2	opcodes/ia64-opc.h	72;"	d
R3_32	include/opcode/h8300.h	/^  R3_32 =       OP3 | L_32 | REG,$/;"	e	enum:h8_flags
R3_8	include/opcode/h8300.h	/^  R3_8  =       OP3 | L_8  | REG,$/;"	e	enum:h8_flags
R3_EVEN	opcodes/v850-opc.c	1018;"	d	file:
R3_EVEN_NOTR0	opcodes/v850-opc.c	1022;"	d	file:
R3_IND	include/opcode/h8300.h	/^  R3_IND = 	OP3 | IND,$/;"	e	enum:h8_flags
R3_NOTR0	opcodes/v850-opc.c	1014;"	d	file:
R3_REGNUM	gdb/m32r-tdep.h	/^  R3_REGNUM = 3,$/;"	e	enum:m32r_regnum
R3_REGNUM	sim/h8300/sim-main.h	/^  R3_REGNUM = 3,$/;"	e	enum:h8_regnum
R3_S	opcodes/arc-opc.c	1866;"	d	file:
R4	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R4	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R4	opcodes/v850-opc.c	1026;"	d	file:
R4	sim/aarch64/cpustate.h	/^  R4,$/;"	e	enum:GReg
R4	sim/testsuite/sim/bfin/a0shift.S	/^	R4 = R6 +|- R5 , R3 = R6 -|+ R5;$/;"	d
R4	sim/testsuite/sim/bfin/a22.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/a22.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/a23.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/a23.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/a25.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/a7.s	/^	R4 = R0 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/a8.s	/^	R4 = R0.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/abs-2.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs-2.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs-3.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs-3.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs-4.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs-4.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/abs.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/ashift_flags.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R0;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R1;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R2;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R3;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R4;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R5;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R6;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R4 >>>= R7;$/;"	l
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R0.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R1.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R2.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R3.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R4.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R5.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R6.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R4 = R7.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R0.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R1.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R2.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R3.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R4.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R5.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R6.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R4 = R7.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R0.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R1.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R2.L (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R3.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R4.B (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = R7.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R4 = ~ R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R4 = - R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R4 = ~ R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R0.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R1.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R2.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R3.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R4.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R5.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R6.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R4 = R7.B (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R0.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R1.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R2.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R3.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R4.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R5.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R6.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R4 = R7.L (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R0 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R1 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R2 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R3 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R4 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R5 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R6 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R4 = ( R4 + R7 ) << 1;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R0 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R1 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R2 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R3 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R4 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R5 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R6 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R4 = ( R4 + R7 ) << 2;$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R4 = CC;$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R4 = ASTAT;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R4 = CC;	\/\/$/;"	d
R4	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R4 = R5 + R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R4 = ROT R0 BY -3;	\/\/ dsp32shiftim_rot$/;"	d
R4	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R4 = R5 + R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^R4 = R5 + R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^R4 >>= R7;	\/\/ alu2op sft$/;"	l
R4	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R0 & R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R0 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R1 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R1 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R2 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R3 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R3 & R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R3 & R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R4 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R5 & R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R5 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R5 & R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R6 & R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R6 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R4 = R7 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R0 - R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R0 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R1 - R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R1 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R2 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R3 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R3 - R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R3 - R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R4 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R5 - R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R5 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R5 - R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R6 - R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R6 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R4 = R7 - R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R0 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R1 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R2 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R3 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R4 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R5 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R6 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R6 & R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R4 = R7 & R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R0 | R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R0 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R1 | R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R1 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R2 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R3 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R3 | R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R3 | R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R4 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R5 | R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R5 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R5 | R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R6 | R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R6 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R4 = R7 | R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R0 + R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R0 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R1 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R2 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R2 + R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R3 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R3 + R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R4 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R5 + R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R5 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R5 + R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R6 + R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R6 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R7 + R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R4 = R7 + R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R0 ^ R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R0 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R1 ^ R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R1 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R2 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R3 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R3 ^ R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R3 ^ R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R4 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R5 ^ R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R5 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R5 ^ R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R6 ^ R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R6 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R4 = R7 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -12;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -20;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -28;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -36;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -44;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -4;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -52;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -60;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R4 += -64;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 12;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 20;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 28;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 36;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 44;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 4;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 52;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R4 += 60;$/;"	l
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -12;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -20;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -28;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -36;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -44;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -4;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -52;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -60;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R4 = -64;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 12;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 20;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 28;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 36;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 44;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 52;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R4 = 60;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R4 = ASTAT;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R4 = ABS R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R4 = ABS R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R4 = ABS R3 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R4 = ABS R4 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R4 = BYTEOP1P ( R1:0 , R3:2 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R4 = BYTEOP1P ( R3:2 , R1:0 ) (T , R);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R4 = BYTEOP2P ( R1:0 , R3:2 ) (RNDL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R4 = BYTEOP2P ( R1:0 , R3:2 ) (TL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R4 = BYTEOP3P ( R1:0 , R3:2 ) (LO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R4 = BYTEPACK ( R0 , R0 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R4 = BYTEPACK ( R1 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R4 = BYTEPACK ( R2 , R0 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R4 = BYTEPACK ( R3 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R0 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R1 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R2 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R3 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R4 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R4 , R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R5 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R6 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R4 = MAX ( R7 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R0 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R1 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R2 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R3 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R4 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R4 , R7 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R5 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R6 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R4 = MAX ( R7 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R0 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R1 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R2 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R3 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R4 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R4 , R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R5 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R6 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R4 = MIN ( R7 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R0 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R1 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R2 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R3 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R4 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R4 , R7 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R5 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R6 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R4 = MIN ( R7 , R4 ) (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R4 = ( A0 += A1 );	\/* 0x         *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R4 = MIN ( R0 , R1 ) (V);	\/* 0x456789AB *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R4 = MIN ( R0 , R1 );	\/* 0x456789AB *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R4 = R0 +|- R1 , R5 = R0 -|+ R1 (CO);	\/* 0x         *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R4 = R0 -|+ R1 (SCO);	\/* 0x8000DDDE)*\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R4 = ( A0 += A1 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R4 = - R2 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R4 = - R3 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R4 = - R4 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R0 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R1 - R2 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R1 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R2 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R3 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R4 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R5 - R0 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R5 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R6 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R4 = R7 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R0 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R1 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R2 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R3 -|- R4 (CO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R3 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R4 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R4 -|- R7 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R5 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R6 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R4 = R7 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R0 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R1 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R2 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R3 -|+ R4 (CO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R3 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R4 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R4 -|+ R7 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R5 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R6 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R4 = R7 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R0 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R1 + R2 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R1 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R2 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R3 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R4 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R5 + R0 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R5 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R6 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R4 = R7 + R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R0 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R1 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R2 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R3 +|- R4 (CO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R3 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R4 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R4 +|- R7 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R5 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R6 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R4 = R7 +|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R0 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R1 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R2 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R3 +|+ R4 (CO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R3 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R4 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R4 +|+ R7 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R5 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R6 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R4 = R7 +|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^R4 = A1.L + A1.H, R5 = A0.L + A0.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R0 + R2, R5 = R0 - R2 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R0 + R4, R3 = R0 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R1 + R4, R3 = R1 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R2 + R4, R3 = R2 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R3 + R0, R1 = R3 - R0 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R3 + R4, R3 = R3 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R4 + R4, R3 = R4 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R5 + R4, R3 = R5 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R6 + R4, R3 = R6 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R4 = R7 + R4, R3 = R7 - R4 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R4 = A0 + A1, R6 = A0 - A1 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R4 = A1 + A0, R0 = A1 - A0 (NS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R0 +|- R4 , R3 = R0 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R1 +|- R4 , R3 = R1 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R2 +|- R4 , R3 = R2 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R2 +|- R5 , R3 = R2 -|+ R5 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R3 +|- R3 , R5 = R3 -|+ R3 (SCO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R3 +|- R4 , R3 = R3 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R4 +|- R4 , R3 = R4 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R5 +|- R4 , R3 = R5 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R6 +|- R4 , R3 = R6 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R4 = R7 +|- R4 , R3 = R7 -|+ R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R0 +|- R4 , R3 = R0 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R1 +|- R4 , R3 = R1 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R2 +|- R4 , R3 = R2 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R2 +|- R5 , R3 = R2 -|+ R5 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R3 +|- R3 , R5 = R3 -|+ R3 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R3 +|- R4 , R3 = R3 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R4 +|- R4 , R3 = R4 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R5 +|- R4 , R3 = R5 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R6 +|- R4 , R3 = R6 -|+ R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R4 = R7 +|- R4 , R3 = R7 -|+ R4 (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R0 +|- R4 , R3 = R0 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R1 +|- R4 , R3 = R1 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R2 +|- R4 , R3 = R2 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R2 +|- R5 , R3 = R2 -|+ R5 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R3 +|- R3 , R5 = R3 -|+ R3 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R3 +|- R4 , R3 = R3 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R4 +|- R4 , R3 = R4 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R5 +|- R4 , R3 = R5 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R6 +|- R4 , R3 = R6 -|+ R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R4 = R7 +|- R4 , R3 = R7 -|+ R4 (CO , ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R0 +|+ R4, R3 = R0 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R1 +|+ R4, R3 = R1 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R2 +|+ R4, R3 = R2 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R2 +|+ R5, R3 = R2 -|- R5 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R3 +|+ R3, R5 = R3 -|- R3 (SCO);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R3 +|+ R4, R3 = R3 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R4 +|+ R4, R3 = R4 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R5 +|+ R4, R3 = R5 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R6 +|+ R4, R3 = R6 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R4 = R7 +|+ R4, R3 = R7 -|- R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R0 +|+ R4, R3 = R0 -|- R4 (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R1 +|+ R4, R3 = R1 -|- R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R2 +|+ R4, R3 = R2 -|- R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R2 +|+ R5, R3 = R2 -|- R5 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R3 +|+ R3, R5 = R3 -|- R3 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R3 +|+ R4, R3 = R3 -|- R4 (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R4 +|+ R4, R3 = R4 -|- R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R5 +|+ R4, R3 = R5 -|- R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R6 +|+ R4, R3 = R6 -|- R4 (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R4 = R7 +|+ R4, R3 = R7 -|- R4 (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R0 +|+ R4, R3 = R0 -|- R4 (CO , ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R1 +|+ R4, R3 = R1 -|- R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R2 +|+ R4, R3 = R2 -|- R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R2 +|+ R5, R3 = R2 -|- R5 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R3 +|+ R3, R5 = R3 -|- R3 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R3 +|+ R4, R3 = R3 -|- R4 (CO , ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R4 +|+ R4, R3 = R4 -|- R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R5 +|+ R4, R3 = R5 -|- R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R6 +|+ R4, R3 = R6 -|- R4 (CO , ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R4 = R7 +|+ R4, R3 = R7 -|- R4 (CO , ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	R4 = A1.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R4 = ( A0 += R6.L * R7.H ) (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R4 = ( A0 -= R1.L * R0.L ) (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R4 = ( A0 += R6.L * R7.H ) (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R4 = ( A0 = R1.L * R0.L ) (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R4 = ( A0 += R6.L * R7.H );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R4 = ( A0 -= R1.L * R0.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R4 = ( A0 += R6.L * R7.H ) (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R4 = ( A0 = R1.L * R0.L ) (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R4 = ( A0 += R6.L * R7.H ) (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R4 = ( A0 -= R1.L * R0.L ) (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R4 = R1.H * R1.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R4 = R3.H * R2.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R4 = R3.H * R4.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R4 = R5.H * R5.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R4 = R7.H * R7.H;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R4 = R1.H * R1.H (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R4 = R3.H * R2.H (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R4 = R3.H * R4.H (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R4 = R5.H * R5.H (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R4 = R7.H * R7.H (IS);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R4 = R1.H * R1.H (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R4 = R3.H * R2.H (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R4 = R3.H * R4.H (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R4 = R5.H * R5.H (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R4 = R7.H * R7.H (ISS2);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R4 = R1.H * R1.H (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R4 = R3.H * R2.H (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R4 = R3.H * R4.H (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R4 = R5.H * R5.H (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R4 = R7.H * R7.H (S2RND);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R4 = R1.H * R1.H (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R4 = R3.H * R2.H (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R4 = R3.H * R4.H (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R4 = R5.H * R5.H (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R4 = R7.H * R7.H (FU);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R4 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R0 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R2 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R3 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R3 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R4 BY R7.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R5 BY R4.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R4 = ASHIFT R6 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R0 BY R0.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R2 BY R2.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R3 BY R1.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R3 BY R3.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R4 BY R7.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R5 BY R4.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R4 = ASHIFT R6 BY R5.L (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R0 BY R3.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R1 BY R2.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R2 BY R1.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R0.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R1.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R2.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R3.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R4.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R5.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R6.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R4 BY R7.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R5 BY R0.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R5 BY R6.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R4 = ASHIFT R6 BY R5.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R0 BY R3.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R1 BY R2.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R2 BY R1.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R0.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R1.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R2.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R3.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R4.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R5.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R6.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R4 BY R7.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R5 BY R0.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R5 BY R6.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R4 = ASHIFT R6 BY R5.L (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R3 , R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R0 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R1 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R2 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R3 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R5 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R4 = ALIGN16 ( R4 , R6 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R3 , R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R0 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R1 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R2 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R3 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R5 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R4 = ALIGN24 ( R4 , R6 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R3 , R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R0 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R1 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R2 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R3 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R5 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R4 = ALIGN8 ( R4 , R6 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R3, R7 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R0 ) (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R1 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R2 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R3 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R4 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R4, R6 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R4 = DEPOSIT( R5, R5 );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R3, R7.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R0.L ) (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R1.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R2.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R3.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R4.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R5.L ) (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R4 = EXTRACT( R4, R6.L ) (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R0 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R1 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R3 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R3 BY R4.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R4 BY R7.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R5 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R6 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R4 = LSHIFT R6 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R0 BY R3.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R1 BY R2.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R2 BY R1.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R3 BY R0.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R0.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R1.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R2.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R3.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R4.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R5.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R6.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R4 BY R7.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R5 BY R6.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R4 = LSHIFT R6 BY R5.L (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R0.L , R3.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R1.L , R2.H );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R2.H , R1.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R3.H , R0.H );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R0.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R1.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R2.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R3.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R4.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R5.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R6.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R4.L , R7.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R5.L , R6.H );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R4 = PACK( R6.H , R5.L );$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R0 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R1 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R2 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R3 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R4.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R4 BY R7.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R5 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R4 = ROT R6 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R0 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R1 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R2 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R3 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R0.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R1.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R2.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R3.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R4.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R4 BY R7.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R5 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R4 = ROT R6 BY R5.L;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R4 = VIT_MAX( R0 , R4 ) (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R4 = VIT_MAX( R4 , R3 ) (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R4 = VIT_MAX( R4 , R3 ) (ASR);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R4 = VIT_MAX( R4 , R5 ) (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R4 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R4 = R4 << 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R4 = R6 >>> 31;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R4 = R4 << 15 (S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R4 = R6 >>> 31;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R4 = R4 << 9 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R4 = R5 >>> 4 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R4 = R4 << 9 (V , S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R4 = R5 >>> 4 (V, S);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R4 = R4 << 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R4 = R6 >> 31;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R4 = R4 << 9 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R4 = R5 >> 2 (V);$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R4 = ROT R4 BY 24;$/;"	d
R4	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R4 = ROT R6 BY -31;$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R4 = [ I0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R4 = [ I1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R4 = [ I2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R4 = [ I3 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I0 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I1 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I1 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I3 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R4 = [ I3 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R4 = [ I0 ++ M1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R4 = [ I1 ++ M3 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R4 = [ I2 ++ M2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R4 = [ I3 ++ M1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R4 = [ I3 ++ M2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R4 = [ I0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R4 = [ I0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R4 = [ I0 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R4 = [ I0 ++ M1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R4 = [ I0 ++ M3 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R4 = [ I0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R4 = [ I0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R4 = [ I0 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R4 = [ I0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R4 = [ I0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R4 = [ I0 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R4 += 4;     \/\/ we have to add 4 to point to next instr after return$/;"	l
R4	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R4 = RETX;   \/\/ error handler: RETX has the address of the same Illegal instr$/;"	d
R4	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R4 = RETI;$/;"	d
R4	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R4 = R4 + R0;   \/\/ comp3op$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_nested.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R4 = -32768 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R4 = -4444 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R4 = 0x4567 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R4 = 0x0009 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R4 = 0x0090 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R4 = 0x0900 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R4 = 0x9000 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R4 = 0x0009 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R4 = 0x0090 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R4 = 0x0900 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R4 = 0x9000 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R4 = [ FP ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R4 = [ P5 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R4 = B [ P5 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R4 = W [ P5 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ FP -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ P1 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ P2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ P3 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ P4 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ P5 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R4 = [ SP -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R4 = B [ P1 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R4 = B [ P2 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R4 = B [ P3 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R4 = B [ P4 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R4 = W [ P1 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R4 = W [ P2 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R4 = W [ P4 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R4 = B [ FP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R4 = B [ SP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R4 = W [ FP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R4 = W [ P5 -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R4 = W [ SP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R4 = [ FP ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R4 = [ P1 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R4 = [ P5 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R4 = B [ P1 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R4 = B [ P2 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R4 = B [ P4 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R4 = W [ P1 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R4 = W [ P2 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R4 = W [ P3 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R4 = W [ P4 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R4 = B [ FP ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R4 = B [ P5 ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R4 = B [ SP ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R4 = W [ FP ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R4 = W [ P5 ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ FP ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ FP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P1 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P1 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P2 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P2 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P4 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P4 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P5 ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = B [ P5 -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ FP ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ FP -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P1 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P1 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P2 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P2 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P4 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P4 -- ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P5 ++ ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R4 = W [ P5 -- ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R4 = B [ FP ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R4 = B [ P5 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R4 = W [ FP ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R4 = W [ P5 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^	R4 = [ P5 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^	R4 = [ P5 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^	R4 = [ P5 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P3 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P5 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R4 = [ P5 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R4 = [ P2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R4 = [ P4 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R4 = [ P5 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R4 = [ P1 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R4 = [ P2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R4 = [ P4 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R4 = [ P5 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ FP ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ FP -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P1 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P1 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P2 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P3 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P3 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P4 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P5 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ P5 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ SP ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R4 = [ SP -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R4 = [ P5 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R4 = [ P5 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R4 = [ P4 -- ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^	R4 = [ P4 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R4 = B [ FP + 25 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R4 = B [ P1 + 39 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R4 = B [ P2 + -49 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R4 = B [ P4 + 28 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R4 = B [ P5 + 0 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ FP + 26 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ P1 + 34 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ P2 + -44 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ P3 + -56 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ P4 + 28 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ P5 + 0 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R4 = W [ SP + -102 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ FP + 25 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ P1 + 39 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ P2 + -49 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ P3 + -59 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ P4 + 28 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ P5 + 0 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R4 = B [ SP + -102 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ FP + 26 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ P1 + 34 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ P2 + -44 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ P3 + -56 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ P4 + 28 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ P5 + 0 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R4 = W [ SP + -102 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R4 = [ FP + 28 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R4 = [ P1 + 36 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R4 = [ P2 + -44 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R4 = [ P4 + 28 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R4 = [ P5 + 0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R4 = B [ FP + 0x1053 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R4 = B [ P1 + 0x1015 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R4 = B [ P3 + 0x1023 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R4 = B [ P5 + 0x1035 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R4 = W [ FP + 0x1052 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R4 = W [ P1 + 0x1006 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R4 = W [ P3 + 0x1020 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R4 = W [ P5 + 0x1038 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R4 = [ FP + 0x1040 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R4 = [ P1 + 0x1010 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R4 = [ P3 + 0x1040 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R4 = [ P5 + 1008 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R4 = [ FP + 0x2040 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R4 = [ P1 + 0x1014 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R4 = [ P3 + 0x1040 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R4 = [ P5 + 0x1014 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ FP + 28 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ P1 + 16 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ P2 + 44 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ P3 + 56 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ P4 + 28 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ P5 + 0 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R4 = W [ SP + 56 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ FP + 28 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ P1 + 16 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ P2 + 44 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ P3 + 56 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ P4 + 28 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ P5 + 0 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R4 = W [ SP + 56 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ FP + 28 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ P1 + 16 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ P2 + 44 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ P3 + 56 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ P4 + 28 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ P5 + 0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R4 = [ SP + 56 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R4 = W [ FP + 52 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R4 = W [ P1 + 6 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R4 = W [ P3 + 20 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R4 = W [ P5 + 38 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R4 = [ FP + 40 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R4 = [ P1 + 12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R4 = [ P3 + 40 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R4 = [ P5 + 12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R4 = [ FP + 40 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R4 = [ P1 + 12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R4 = [ P5 + 12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + -28 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + -88 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + 100 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + 128 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + 16 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + 48 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R4 = [ FP + 72 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R4 = [ FP + -104 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R4 = [ FP + -12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R4 = [ FP + -40 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R4 = [ FP + -76 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R4 = [ FP + -104 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R4 = [ FP + -12 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R4 = [ FP + -40 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R4 = [ FP + -76 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ FP ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ P1 ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ P2 ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ P3 ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ P4 ++ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ P5 ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R4 = [ SP ++ P4 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ FP ++ P4 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ P1 ++ P4 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ P2 ++ P4 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ P3 ++ P4 ] (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ P4 ++ P4 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ P5 ++ P4 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R4 = W [ SP ++ P4 ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ FP ++ P1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ P1 ++ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ P2 ++ P1 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ P3 ++ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ P4 ++ FP ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ P5 ++ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R4 = [ SP ++ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R4 <<= 1; \/* r4 = 0x88888888 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R4 >>= 1; \/* r4 = 0x22222222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R4 >>= 1; \/* r4 = 0xa2222222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R4 >>>= 1; \/* r4 = 0x22222222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 12; \/* r4 = 0x00042222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 12; \/* r4 = 0xFFF82222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 20; \/* r4 = 0x00000433 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 20; \/* r4 = 0xFFFFF833 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 28; \/* r4 = 0x00000004 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 28; \/* r4 = 0xFFFFFFF8 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 4; \/* r4 = 0x04111111 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R4 >>>= 4; \/* r4 = 0xF8111111 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R4 = CC;$/;"	d
R4	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R4 <<= 12;$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R4 <<= 20;$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R4 <<= 28;$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R4 <<= 4; \/* r4 = 0x08111111 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R4 <<= 4;$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 12; \/* r4 = 0x00042222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 12; \/* r4 = 0x00082222 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 20; \/* r4 = 0x00000433 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 20; \/* r4 = 0x00000833 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 28; \/* r4 = 0x00000004 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 28; \/* r4 = 0x00000008 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 4; \/* r4 = 0x04111111 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R4 >>= 4; \/* r4 = 0x08111111 *\/$/;"	l
R4	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R4 = CC;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R4 = 0x18;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R4 = 0x20;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R4 = 0x46 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R4 = 0x16;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R4 = 0x18;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R4 = 0x12;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R4 = R4 + R0;	\/\/ comp3op$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R4 = 0x20;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R4 = 0x30;$/;"	d
R4	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R4 = 0x40 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R4 = [ P1 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R4 = RETI;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R4 = [ P0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_user.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_user.S	/^    R4 = RETI;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_user.S	/^R4 = R2 - R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	R4 = 0x4444 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R4 = [ P0 ];$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R4 += 4;     \/\/ we have to add 4 to point to next instr after return$/;"	l
R4	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^R4 = RETX;   \/\/ error handler: RETX has the address of the same Illegal instr$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ R4 = 0x4444 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R4 = 0x4444 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R4 = P2;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R4 = 7;$/;"	d
R4	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0x35;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R4 = 0x45 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0x35;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R4 = 0x45 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0x35;$/;"	d
R4	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R4 = 0x45 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R4 = P4;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R4 = A0.x;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = I3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = P4;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R4 = R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R4;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R5;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R6;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R4 = R7;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R4 = I3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R4 = I3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R4 = M1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = B1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = B2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = I1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = I2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = I3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = L0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = L1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = L2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = L3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = M1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = M2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R4 = M3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R4 = I0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R4 = I3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R4 = L3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R4 = M3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R4 = P5;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R4 = B3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R4 = M3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R4 = P5;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = FP;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = P1;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = P2;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = P4;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = P5;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R4 = SP;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R4 = B0;$/;"	d
R4	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R4 = M0;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R4 = 0xe05 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R4 = 0xe85 (X);$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R4 = P1;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R4 = P1;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R4 = P4;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R4 = P4;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R4 = 0x00;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R4 = 0x05;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R4 = 0x15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R4 = 0x25;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R4 = 15;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R4 = P3;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R4 = 16;$/;"	d
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R4 += 4;     \/\/ we have to add 4 to point to next instr after return$/;"	l
R4	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^R4 = RETX;   \/\/ error handler: RETX has the address of the same Illegal instr$/;"	d
R4	sim/testsuite/sim/bfin/c_ujump.s	/^ R4 = 0x4444 (X);$/;"	d
R4	sim/testsuite/sim/bfin/cc5.S	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R4 = 0x10;$/;"	d
R4	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R4 = 0x3f;$/;"	d
R4	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R4 = BYTEOP1P (R1:0, R3:2) || R7 = [I##n--];       EXP (R7, n);$/;"	d
R4	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R4 = BYTEOP2P (R1:0, R3:2) (RNDH) || R7 = [I##n--];       EXP (R7, n);$/;"	d
R4	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R4 = BYTEOP3P (R1:0, R3:2) (HI) || R7 = [I##n--];       EXP (R7, n);$/;"	d
R4	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R4 = BYTEPACK (R0, R1) || R7 = [I##n--];       EXP (R7, n);$/;"	d
R4	sim/testsuite/sim/bfin/dotproduct.s	/^	R4 = 64 (X);$/;"	d
R4	sim/testsuite/sim/bfin/dsp_s1.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/dsp_s1.s	/^	R4 = [ P1 + 16 ];$/;"	d
R4	sim/testsuite/sim/bfin/f221.s	/^	R4 = 0xec39 (Z);$/;"	d
R4	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R4 = R6;$/;"	d
R4	sim/testsuite/sim/bfin/hwloop-lt-bits.s	/^	R4 = R6;$/;"	d
R4	sim/testsuite/sim/bfin/i0.s	/^	R4 = -32768 (X);$/;"	d
R4	sim/testsuite/sim/bfin/issue103.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/issue139.S	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/issue140.S	/^	R4 = R6.L * R1.H;$/;"	d
R4	sim/testsuite/sim/bfin/issue175.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/issue175.s	/^	R4 = R1 +|+ R0, R0 = R1 -|- R0 (S , ASL);$/;"	d
R4	sim/testsuite/sim/bfin/issue205.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/issue89.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/l0.s	/^	R4 = W [ P0 ++ ] (Z);$/;"	d
R4	sim/testsuite/sim/bfin/l0.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/link.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R4 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R4	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R4 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R4	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	R4 = 0;R5 = 0;R6 = 0;R7 = 0;			\/\/ Exception handler will set these, reset them first$/;"	d
R4	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	R4 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R4	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	R4 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R4	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	R4 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R4	sim/testsuite/sim/bfin/logic.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/lsetup.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/m1.S	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/m10.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m11.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m12.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m13.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m14.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m15.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m16.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m17.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/m17.s	/^	R4 = A0;$/;"	d
R4	sim/testsuite/sim/bfin/m2.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m3.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m4.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m5.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m6.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m7.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m8.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/m9.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/math.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/mc_s2.s	/^	R4 = [ P1 + 16 ];$/;"	d
R4	sim/testsuite/sim/bfin/neg-2.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/neg-2.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/neg-3.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/neg-3.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/neg.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/neg.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = 0x10$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = 0x14;$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = 0x24;$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = 0x34;$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = R3 + R4$/;"	d
R4	sim/testsuite/sim/bfin/pr.s	/^	R4 = R4 + R3;$/;"	d
R4	sim/testsuite/sim/bfin/random_0001.s	/^	R4 = A0 (IU);$/;"	d
R4	sim/testsuite/sim/bfin/random_0004.S	/^	R4 = A0;$/;"	d
R4	sim/testsuite/sim/bfin/random_0006.S	/^	R4 = BYTEOP1P (R1:0, R1:0) (T, R);$/;"	d
R4	sim/testsuite/sim/bfin/random_0024.S	/^	R4 = R1 << 0x9 (S);$/;"	d
R4	sim/testsuite/sim/bfin/random_0024.S	/^	R4 = R1 << 0xb (S);$/;"	d
R4	sim/testsuite/sim/bfin/random_0024.S	/^	R4 = R2 << 0x8 (S);$/;"	d
R4	sim/testsuite/sim/bfin/random_0024.S	/^	R4 = R6 << 0x3 (S);$/;"	d
R4	sim/testsuite/sim/bfin/random_0024.S	/^	R4 = R6 << 0x8 (S);$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = ASHIFT R1 BY R6.L;$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = R1 >>> 0x10 (V);$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = R1 >>> 0x12 (V);$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = R3 >>> 0x1e (V);$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = R7 >>> 0x10 (V);$/;"	d
R4	sim/testsuite/sim/bfin/random_0025.S	/^	R4 = R7 >>> 0x1d (V);$/;"	d
R4	sim/testsuite/sim/bfin/random_0034.S	/^	R4 = A1.L + A1.H, R3 = A0.L + A0.H;$/;"	d
R4	sim/testsuite/sim/bfin/random_0034.S	/^	R4 = A1.L + A1.H, R6 = A0.L + A0.H;$/;"	d
R4	sim/testsuite/sim/bfin/s1.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/s21.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/s3.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/s30.s	/^	R4 = A0.w;$/;"	d
R4	sim/testsuite/sim/bfin/s4.s	/^	R4 = [ P0 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/se_kills2.S	/^    R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^    R4 = [ P2 ++ ];$/;"	d
R4	sim/testsuite/sim/bfin/se_popkill.S	/^    R4 = RETX;$/;"	d
R4	sim/testsuite/sim/bfin/se_ssync.S	/^    R4 = [ P2 ];$/;"	d
R4	sim/testsuite/sim/bfin/stk.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/stk.s	/^	R4 = R4 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/stk2.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/stk2.s	/^	R4 = R4 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/stk3.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/stk3.s	/^	R4 = R4 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/stk4.s	/^	R4 = 4;$/;"	d
R4	sim/testsuite/sim/bfin/stk4.s	/^	R4 = R4 ^ R4;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-abs.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg.S	/^	R4 = R6 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vec-neg.S	/^	R4 = R7 & R3;$/;"	d
R4	sim/testsuite/sim/bfin/vit_max.s	/^	R4 = 0 (x);$/;"	d
R4	sim/testsuite/sim/bfin/vit_max.s	/^	R4 = A0;$/;"	d
R4	sim/testsuite/sim/bfin/vit_max2.s	/^	R4 = W[P0];$/;"	d
R4	sim/testsuite/sim/bfin/x1.s	/^	R4 = 0;$/;"	d
R4	sim/testsuite/sim/bfin/x1.s	/^	R4 = R2 +|+ R2, R5 = R2 -|- R2 (ASL);$/;"	d
R4	sim/testsuite/sim/bfin/x1.s	/^R4 = R0 +|+ R1, R5 = R0 -|- R1 (ASL);$/;"	d
R4_EVEN	opcodes/v850-opc.c	1030;"	d	file:
R4_REGNUM	sim/h8300/sim-main.h	/^  R4_REGNUM = 4,$/;"	e	enum:h8_regnum
R5	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R5	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R5	sim/aarch64/cpustate.h	/^  R5,$/;"	e	enum:GReg
R5	sim/testsuite/sim/bfin/11080.s	/^	R5 = R5 << 26;$/;"	d
R5	sim/testsuite/sim/bfin/11080.s	/^	R5 = R5 >> 26;$/;"	d
R5	sim/testsuite/sim/bfin/a0shift.S	/^	R5 = ( A1 = R7.L * R7.L ),  R4 = ( A0 -= R7.H * R7.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/a22.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/a22.s	/^	R5 = A1.x;$/;"	d
R5	sim/testsuite/sim/bfin/a23.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/a23.s	/^	R5 = A1.x;$/;"	d
R5	sim/testsuite/sim/bfin/a25.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/a7.s	/^	R5 = R0 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/a8.s	/^	R5 = R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/abs-2.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/abs-3.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/abs-4.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/abs.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/b2.S	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/brcc.s	/^	R5 = cc;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R0;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R1;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R2;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R3;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R4;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R5;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R6;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R5 >>>= R7;$/;"	l
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R0.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R1.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R2.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R3.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R4.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R5.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R6.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R5 = R7.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R0.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R1.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R2.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R3.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R4.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R5.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R6.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R5 = R7.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R0.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R1.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R2.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R3.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R4.B (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R5 = R7.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R5 = - R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R5 = ~ R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R0.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R1.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R2.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R3.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R4.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R5.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R6.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R5 = R7.B (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R0.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R1.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R2.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R3.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R4.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R5.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R6.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R5 = R7.L (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R0 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R1 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R2 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R3 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R4 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R5 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R6 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R5 = ( R5 + R7 ) << 1;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R0 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R1 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R2 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R3 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R4 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R5 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R6 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R5 = ( R5 + R7 ) << 2;$/;"	d
R5	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R5 = 25;		\/\/ LDIMMHALF killed$/;"	d
R5	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R5 = 25;	\/\/ LDIMMHALF killed$/;"	d
R5	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R5 = 25;		\/\/ LDIMMHALF killed$/;"	d
R5	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R5 = P1;			\/\/ REGMV Pr-to-Dr  killed$/;"	d
R5	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R5 = 25;		\/\/ LDIMMHALF killed$/;"	d
R5	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R5 = P1;			\/\/ REGMV Pr-to-Dr  killed$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R5 = CC;$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R5 = ASTAT;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R5 = CC;	\/\/$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R5 = R5 + R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R5 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R5 = R5 + R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R5 = ROT R6 BY R7.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^R5 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R5 = ( A1 = R7.L * R4.H ),  R4 = ( A0 = R7.H * R4.L );	\/\/ dsp32mac pair$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R5 = R3.L * R4.H, R4 = R3.H * R4.L;	\/\/ dsp32mult$/;"	d
R5	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R5 = ROT R3 BY 1;	\/\/ dsp32shiftim_rot$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R0 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R1 & R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R1 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R2 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R2 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R3 & R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R3 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R4 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R4 & R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R5 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R6 & R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R6 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R6 & R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R7 & R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R5 = R7 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R0 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R1 - R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R1 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R2 - R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R2 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R3 - R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R3 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R4 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R4 - R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R5 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R6 - R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R6 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R6 - R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R7 - R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R5 = R7 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R0 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R1 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R2 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R3 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R4 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R5 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R6 & R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R5 = R7 - R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R0 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R1 | R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R1 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R2 | R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R2 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R3 | R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R3 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R4 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R4 | R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R5 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R6 | R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R6 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R6 | R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R7 | R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R5 = R7 | R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R0 + R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R0 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R1 + R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R1 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R2 + R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R2 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R3 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R4 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R4 + R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R5 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R6 + R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R6 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R6 + R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R7 + R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R5 = R7 + R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R0 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R1 ^ R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R1 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R2 ^ R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R2 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R3 ^ R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R3 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R4 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R4 ^ R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R5 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R6 ^ R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R6 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R6 ^ R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R7 ^ R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R5 = R7 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -13;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -21;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -29;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -37;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -45;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -53;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -5;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -61;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R5 += -64;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 13;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 21;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 29;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 37;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 45;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 53;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 5;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R5 += 61;$/;"	l
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -13;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -21;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -29;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -37;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -45;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -53;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -5;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -61;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R5 = -64;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 13;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 21;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 29;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 37;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 45;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 53;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R5 = 61;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R5 = ABS R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R5 = ABS R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R5 = ABS R2 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R5 = ABS R5 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R5 = A1.x;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R5 = ( A0 += A1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R5 = BYTEOP1P ( R1:0 , R3:2 ) (R);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R5 = BYTEOP1P ( R3:2 , R1:0 ) (T , R);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R5 = BYTEOP2P ( R1:0 , R3:2 ) (RNDL , R);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R5 = BYTEOP2P ( R1:0 , R3:2 ) (TL , R);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R5 = BYTEOP3P ( R1:0 , R3:2 ) (HI);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R5 = BYTEOP3P ( R1:0 , R3:2 ) (LO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R5 = BYTEPACK ( R0 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R5 = BYTEPACK ( R1 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R5 = BYTEPACK ( R2 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R5 = BYTEPACK ( R3 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R0 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R1 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R2 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R3 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R4 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R5 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R5 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R6 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R5 = MAX ( R7 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R0 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R1 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R2 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R3 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R4 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R5 , R1 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R5 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R6 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R5 = MAX ( R7 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R0 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R1 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R2 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R3 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R4 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R5 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R5 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R6 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R5 = MIN ( R7 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R0 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R1 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R2 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R3 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R4 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R5 , R1 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R5 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R6 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R5 = MIN ( R7 , R5 ) (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R5 = ABS R0 (V);	\/* 0x45677655 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R5 = ABS R0;	\/* 0x456789AB *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R5 = R0 -|- R1 (SCO);	\/* 0xDDDEDDDE *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R5 = ( A0 += A1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R5 = - R3 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R5 = - R4 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R5 = - R5 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R0 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R1 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R2 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R3 - R1 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R3 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R4 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R5 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R6 - R4 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R6 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R5 = R7 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R0 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R1 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R2 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R3 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R4 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R5 -|- R1 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R5 -|- R5 (CO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R5 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R6 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R5 = R7 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R0 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R1 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R2 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R3 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R4 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R5 -|+ R1 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R5 -|+ R5 (CO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R5 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R6 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R5 = R7 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R0 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R1 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R2 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R3 + R1 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R3 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R4 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R5 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R6 + R4 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R6 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R5 = R7 + R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R0 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R1 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R2 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R3 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R4 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R5 +|- R1 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R5 +|- R5 (CO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R5 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R6 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R5 = R7 +|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R0 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R1 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R2 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R3 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R4 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R5 +|+ R1 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R5 +|+ R5 (CO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R5 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R6 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R5 = R7 +|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R0 + R5, R2 = R0 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R1 + R5, R2 = R1 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R2 + R5, R2 = R2 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R3 + R5, R2 = R3 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R4 + R3, R4 = R4 - R3 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R4 + R5, R2 = R4 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R5 + R5, R2 = R5 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R6 + R1, R2 = R6 - R1 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R6 + R5, R2 = R6 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R5 = R7 + R5, R2 = R7 - R5 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R5 = A0 + A1, R1 = A0 - A1 (NS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R5 = A1 + A0, R4 = A1 - A0 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R0 +|- R4 , R7 = R0 -|+ R4 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R0 +|- R5 , R2 = R0 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R1 +|- R5 , R2 = R1 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R2 +|- R5 , R2 = R2 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R3 +|- R5 , R2 = R3 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R4 +|- R5 , R2 = R4 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R5 +|- R5 , R2 = R5 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R6 +|- R5 , R2 = R6 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R7 +|- R5 , R2 = R7 -|+ R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R5 = R7 +|- R7 , R3 = R7 -|+ R7 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R0 +|- R4 , R7 = R0 -|+ R4 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R0 +|- R5 , R2 = R0 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R1 +|- R5 , R2 = R1 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R2 +|- R5 , R2 = R2 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R3 +|- R5 , R2 = R3 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R4 +|- R5 , R2 = R4 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R5 +|- R5 , R2 = R5 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R6 +|- R5 , R2 = R6 -|+ R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R7 +|- R5 , R2 = R7 -|+ R5 (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R5 = R7 +|- R7 , R3 = R7 -|+ R7 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R0 +|- R4 , R7 = R0 -|+ R4 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R0 +|- R5 , R2 = R0 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R1 +|- R5 , R2 = R1 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R2 +|- R5 , R2 = R2 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R3 +|- R5 , R2 = R3 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R4 +|- R5 , R2 = R4 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R5 +|- R5 , R2 = R5 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R6 +|- R5 , R2 = R6 -|+ R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R7 +|- R5 , R2 = R7 -|+ R5 (CO , ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R5 = R7 +|- R7 , R3 = R7 -|+ R7 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R0 +|+ R4, R7 = R0 -|- R4 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R0 +|+ R5, R2 = R0 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R1 +|+ R5, R2 = R1 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R2 +|+ R5, R2 = R2 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R3 +|+ R5, R2 = R3 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R4 +|+ R5, R2 = R4 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R5 +|+ R5, R2 = R5 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R6 +|+ R5, R2 = R6 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R7 +|+ R5, R2 = R7 -|- R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R5 = R7 +|+ R7, R3 = R7 -|- R7 (SCO);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R0 +|+ R4, R7 = R0 -|- R4 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R0 +|+ R5, R2 = R0 -|- R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R1 +|+ R5, R2 = R1 -|- R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R2 +|+ R5, R2 = R2 -|- R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R3 +|+ R5, R2 = R3 -|- R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R4 +|+ R5, R2 = R4 -|- R5 (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R5 +|+ R5, R2 = R5 -|- R5 (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R6 +|+ R5, R2 = R6 -|- R5 (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R7 +|+ R5, R2 = R7 -|- R5 (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R5 = R7 +|+ R7, R3 = R7 -|- R7 (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R0 +|+ R4, R7 = R0 -|- R4 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R0 +|+ R5, R2 = R0 -|- R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R1 +|+ R5, R2 = R1 -|- R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R2 +|+ R5, R2 = R2 -|- R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R3 +|+ R5, R2 = R3 -|- R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R4 +|+ R5, R2 = R4 -|- R5 (CO , ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R5 +|+ R5, R2 = R5 -|- R5 (CO , ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R6 +|+ R5, R2 = R6 -|- R5 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R7 +|+ R5, R2 = R7 -|- R5 (CO , ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R5 = R7 +|+ R7, R3 = R7 -|- R7 (CO , ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S	/^	R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s	/^	R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s	/^	R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s	/^	R5 = A0.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^R5 = ( A1 = R1.L * R0.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R5 = ( A1 += R1.H * R0.L ), A0 = R1.L * R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R5 = ( A1 += R1.L * R0.H ), A0 -= R1.L * R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R5 = ( A1 += R6.H * R7.L ), A0 += R6.L * R7.H;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R5 = ( A1 -= R6.L * R5.L ), A0 -= R6.L * R5.H;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R5 = ( A1 -= R7.H * R0.H ), A0 += R7.H * R0.H;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R1.H * R0.L ), A0 -= R1.L * R0.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R1.L * R0.H ) (M), A0 = R1.L * R0.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R1.L * R0.H ), A0 = R1.L * R0.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R6.H * R5.H ) (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R6.H * R7.L ), A0 += R6.L * R7.H (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 += R6.L * R5.L ), A0 += R6.L * R5.H (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 -= R7.H * R0.H ) (M,IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = ( A1 -= R7.H * R0.H ), A0 += R7.H * R0.H (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = A1 , A0 += R6.L * R7.H (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R5 = A1 , A0 -= R1.L * R0.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R1.H * R0.L ), A0 -= R1.L * R0.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R1.L * R0.H ) (M), A0 = R1.L * R0.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R1.L * R0.H ), A0 = R1.L * R0.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R6.H * R4.L ), A0 += R6.L * R4.H (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R6.H * R5.H ) (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 += R6.L * R1.L ), A0 += R6.L * R1.H (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 -= R7.H * R0.H ) (M,ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = ( A1 -= R7.H * R0.H ), A0 += R7.H * R0.H (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = A1 , A0 += R6.L * R7.H (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R5 = A1 , A0 -= R1.L * R0.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R5 = ( A1 += R1.L * R0.H ) (M), A0 = R1.L * R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R5 = ( A1 += R6.H * R5.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R5 = ( A1 -= R7.H * R0.H ) (M);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R5 = A1 , A0 += R6.L * R7.H;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R5 = A1 , A0 = R1.L * R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R1.H * R0.L ), A0 -= R1.L * R0.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R1.L * R0.H ) (M), A0 = R1.L * R0.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R1.L * R0.H ), A0 = R1.L * R0.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R6.H * R4.L ), A0 += R6.L * R4.H (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R6.H * R5.H ) (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 += R6.L * R1.L ), A0 += R6.L * R1.H (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 = R7.H * R0.H ) (M,S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = ( A1 = R7.H * R0.H ), A0 += R7.H * R0.H (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = A1 , A0 += R6.L * R7.H (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R5 = A1 , A0 -= R1.L * R0.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R1.L * R0.H ), A0 = R1.L * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R5.L * R0.H ) (M), A0 = R5.L * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R6.H * R1.L ), A0 += R6.L * R1.H (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R6.H * R5.H ) (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R6.L * R5.L ), A0 += R6.L * R5.H (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 += R7.H * R3.L ), A0 = R7.L * R3.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 = R7.H * R0.H ) (M,FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = ( A1 = R7.H * R0.H ), A0 += R7.H * R0.H (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = A1 , A0 += R6.L * R7.H (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R5 = A1 , A0 = R1.L * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R5 = ( A1 += R1.H * R0.L ),  R4 = ( A0 = R1.L * R0.L );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R5 = ( A1 += R1.L * R0.H ),  R4 = ( A0 = R1.L * R0.L );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R5 = ( A1 += R6.H * R7.L ),  R4 = ( A0 += R6.L * R7.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R5 = ( A1 += R6.L * R5.L ),  R4 = ( A0 += R6.L * R5.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R5 = ( A1 -= R7.H * R0.H ),  R4 = ( A0 += R7.H * R0.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R1.H * R0.L ) (M),  R4 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R1.H * R0.L ),  R4 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R1.L * R0.H ),  R4 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R6.H * R7.L ),  R4 = ( A0 += R6.L * R7.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R6.L * R5.L ) (M),  R4 = ( A0 += R6.L * R5.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 += R6.L * R5.L ),  R4 = ( A0 += R6.L * R5.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 = R7.H * R0.H ) (M),  R4 = ( A0 += R7.H * R0.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = ( A1 = R7.H * R0.H ),  R4 = ( A0 += R7.H * R0.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = A1,  R4 = ( A0 -= R6.L * R7.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R5 = A1,  R4 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R1.H * R0.L ) (M),  R4 = ( A0 = R1.L * R0.L )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R1.H * R0.L ),  R4 = ( A0 = R1.L * R0.L )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R2.H * R7.L ),  R4 = ( A0 += R2.L * R7.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R4.L * R0.H ),  R4 = ( A0 = R4.L * R0.L )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R5.L * R6.L ),  R4 = ( A0 += R5.L * R6.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 += R6.L * R5.L ) (M),  R4 = ( A0 += R6.L * R5.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 = R7.H * R0.H ) (M),  R4 = ( A0 += R7.H * R0.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = ( A1 = R7.H * R0.H ),  R4 = ( A0 += R7.H * R0.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = A1,  R4 = ( A0 += R6.L * R7.H )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R5 = A1,  R4 = ( A0 = R1.L * R0.L )  (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R5 = ( A1 += R4.H * R3.L ) (M),  R4 = ( A0 = R4.L * R3.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R5 = ( A1 += R5.L * R4.L ) (M),  R4 = ( A0 += R5.L * R4.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R5 = ( A1 = R7.H * R0.H ) (M),  R4 = ( A0 += R7.H * R0.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R5 = A1,  R4 = ( A0 += R7.L * R1.H )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R5 = A1,  R4 = ( A0 = R3.L * R1.L )  (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R1.H * R0.L ),  R4 = ( A0 = R1.L * R0.L )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R1.H * R6.L ) (M),  R4 = ( A0 = R1.L * R6.L )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R1.L * R0.H ),  R4 = ( A0 = R1.L * R0.L )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R6.H * R7.L ),  R4 = ( A0 += R6.L * R7.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R6.L * R5.L ) (M),  R4 = ( A0 += R6.L * R5.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 += R6.L * R5.L ),  R4 = ( A0 += R6.L * R5.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 = R7.H * R0.H ) (M),  R4 = ( A0 -= R7.H * R0.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = ( A1 = R7.H * R0.H ),  R4 = ( A0 += R7.H * R0.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = A1,  R4 = ( A0 += R0.L * R7.H )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R5 = A1,  R4 = ( A0 = R3.L * R0.L )  (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 += R1.H * R0.L ) (M),  R4 = ( A0 = R1.L * R0.L )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 += R1.H * R0.L ),  R4 = ( A0 = R1.L * R0.L )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 += R1.L * R0.H ),  R4 = ( A0 -= R1.L * R0.L )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 += R6.H * R7.L ),  R4 = ( A0 -= R6.L * R7.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 += R6.L * R5.L ),  R4 = ( A0 += R6.L * R5.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 -= R6.L * R5.L ) (M),  R4 = ( A0 -= R6.L * R5.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 -= R7.H * R0.H ),  R4 = ( A0 += R7.H * R0.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = ( A1 = R7.H * R0.H ) (M),  R4 = ( A0 += R7.H * R0.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = A1,  R4 = ( A0 += R6.L * R7.H )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R5 = A1,  R4 = ( A0 = R1.L * R0.L )  (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^R5 = ( A1 = R1.L * R0.H ) (M), R4 = ( A0 -= R1.H * R0.L ) (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^R5 = ( A1 = R1.L * R0.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R1.L * R0.L, R4 = R1.H * R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R1.L * R3.L (M), R4 = R1.H * R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R1.L * R4.L (M), R4 = R1.H * R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R3.H * R6.L, R4 = R3.L * R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R3.L * R2.L, R4 = R3.H * R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R5.L * R4.L, R4 = R5.H * R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R7.H * R4.L, R4 = R7.H * R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R5 = R7.L * R6.L, R4 = R7.H * R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R1.L * R0.L, R4 = R1.H * R0.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R1.L * R3.L (M), R4 = R1.H * R3.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R1.L * R4.L (M), R4 = R1.H * R4.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R3.H * R6.L, R4 = R3.L * R6.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R3.L * R2.L, R4 = R3.H * R2.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R5.L * R4.L, R4 = R5.H * R4.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R7.H * R4.L, R4 = R7.H * R4.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R5 = R7.L * R6.L, R4 = R7.H * R6.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R1.L * R0.L, R4 = R1.H * R0.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R1.L * R3.L (M), R4 = R1.H * R3.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R1.L * R4.L (M), R4 = R1.H * R4.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R3.H * R6.L, R4 = R3.L * R6.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R3.L * R2.L, R4 = R3.H * R2.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R5.L * R4.L, R4 = R5.H * R4.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R7.H * R4.L, R4 = R7.H * R4.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R5 = R7.L * R6.L, R4 = R7.H * R6.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R5 = R1.L * R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R5 = R3.H * R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R5 = R5.H * R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R5 = R1.L * R2.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R5 = R3.H * R1.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R5 = R5.H * R2.L (IS);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R5 = R1.L * R2.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R5 = R3.H * R1.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R5 = R5.H * R2.L (ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R5 = R1.L * R2.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R5 = R3.H * R1.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R5 = R5.H * R2.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R5 = R1.L * R2.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R5 = R3.H * R1.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R5 = R5.H * R2.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R1.L * R0.L, R4 = R1.H * R0.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R1.L * R3.L (M), R4 = R1.H * R3.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R1.L * R4.L (M), R4 = R1.H * R4.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R3.H * R6.L, R4 = R3.L * R6.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R3.L * R2.L, R4 = R3.H * R2.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R5.L * R4.L, R4 = R5.H * R4.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R7.H * R4.L, R4 = R7.H * R4.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R5 = R7.L * R6.L, R4 = R7.H * R6.L (S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R1.L * R0.L, R4 = R1.H * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R1.L * R3.L (M), R4 = R1.H * R3.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R1.L * R4.L (M), R4 = R1.H * R4.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R3.H * R6.L, R4 = R3.L * R6.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R3.L * R2.L, R4 = R3.H * R2.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R5.L * R4.L, R4 = R5.H * R4.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R7.H * R4.L, R4 = R7.H * R4.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R5 = R7.L * R6.L, R4 = R7.H * R6.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R5 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R0 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R0 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R1 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R2 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R3 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R5 BY R7.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R6 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R5 = ASHIFT R7 BY R5.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R0 BY R1.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R0 BY R6.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R1 BY R0.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R2 BY R3.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R3 BY R2.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R5 BY R7.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R6 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R5 = ASHIFT R7 BY R5.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R0 BY R0.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R1 BY R3.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R2 BY R2.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R3 BY R1.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R0.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R1.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R2.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R3.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R4.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R6.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R5 BY R7.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R6 BY R6.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R5 = ASHIFT R7 BY R5.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R0 BY R0.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R1 BY R3.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R2 BY R2.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R3 BY R1.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R0.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R1.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R2.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R3.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R4.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R6.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R5 BY R7.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R6 BY R6.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R5 = ASHIFT R7 BY R5.L (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R4 , R7 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R0 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R2 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R3 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R4 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R5 = ALIGN16 ( R5 , R6 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R4 , R7 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R0 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R2 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R3 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R4 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R5 = ALIGN24 ( R5 , R6 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R4 , R7 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R0 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R1 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R2 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R3 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R4 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R5 = ALIGN8 ( R5 , R6 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R5 = A0.w; \/* r5 = 0x00080008 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R5 = ASHIFT R4 BY R1.L; \/* r5 = 0x60000006 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R5 = ASHIFT R4 BY R1.L; \/* r5 = 0xc000000c like LSHIFT *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R0, R5 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R4, R7 ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R0 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R1 ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R2 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R3 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R4 ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R5 = DEPOSIT( R5, R6 );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R4, R7.L ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R0.L ) (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R1.L ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R2.L ) (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R3.L ) (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R4.L ) (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R5.L ) (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R5 = EXTRACT( R5, R6.L ) (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R1 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R2 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R2 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R5 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R5 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R5 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R5 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R5 BY R7.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R6 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R6 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R7 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R5 = LSHIFT R7 BY R5.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R1 BY R3.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R2 BY R2.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R3 BY R1.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R4 BY R0.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R0.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R1.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R2.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R3.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R4.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R6.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R5 BY R7.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R6 BY R6.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R5 = LSHIFT R7 BY R5.L (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R5 = A0.w; \/* r5 = 0x00080008 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R1.L , R3.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R2.H , R2.L );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R3.H , R1.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R4.L , R0.L );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R0.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R1.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R2.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R3.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R4.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R5.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R6.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R5.L , R7.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R6.H , R6.L );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R5 = PACK( R7.H , R5.H );$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R1 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R2 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R3 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R4 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R5 BY R7.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R6 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R5 = ROT R7 BY R5.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R1 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R2 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R3 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R4 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R0.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R1.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R2.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R3.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R4.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R5 BY R7.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R6 BY R6.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R5 = ROT R7 BY R5.L;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R5 = VIT_MAX( R1 , R5 ) (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R5 = VIT_MAX( R5 , R4 ) (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R5 = VIT_MAX( R5 , R4 ) (ASR);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R5 = VIT_MAX( R5 , R7 ) (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R5 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R5 = R5 << 24;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R5 = R7 >>> 20;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R5 = R5 << 24 (S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R5 = R7 >>> 20;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R5 = R5 << 15 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R5 = R6 >>> 9 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R5 = R5 << 15 (V , S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R5 = R6 >>> 9 (V, S);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R5 = A0.w; \/* r5 = 0x00080008 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R5 = R4 << 1; \/* r5 = 0x60000006 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R5 = R5 << 24;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R5 = R7 >> 20;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R5 = R5 << 15 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R5 = R6 >> 9 (V);$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R5 = A0.w; \/* r5 = 0x00080008 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R5 = R4 << 1; \/* r5 = 0x60000006 *\/$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R5 = ROT R5 BY 31;$/;"	d
R5	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R5 = ROT R7 BY -22;$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R5 = [ I0 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R5 = [ I1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R5 = [ I2 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R5 = [ I3 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I0 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I2 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I2 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I3 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R5 = [ I3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R5 = [ I0 ++ M2 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R5 = [ I0 ++ M3 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R5 = [ I1 ++ M2 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R5 = [ I2 ++ M0 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R5 = [ I3 ++ M3 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R5 = [ I1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R5 = [ I1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R5 = [ I1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R5 = [ I1 ++ M0 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R5 = [ I1 ++ M2 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R5 = [ I1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R5 = [ I1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R5 = [ I1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R5 = [ I1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R5 = [ I1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R5 = [ I1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R5 = R7.L (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R5 = -32767 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R5 = -5555 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R5 = 0x5678 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R5 = 0x000b (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R5 = 0x00b0 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R5 = 0x0b00 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R5 = 0xb000 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R5 = 0x000b (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R5 = 0x00b0 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R5 = 0x0b00 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R5 = 0xb000 (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R5 = [ FP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R5 = [ P5 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R5 = B [ FP ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R5 = B [ P5 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R5 = W [ FP ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R5 = W [ P5 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ P1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ P2 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ P3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ P4 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ P5 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R5 = [ SP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R5 = B [ FP -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R5 = B [ P2 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R5 = B [ P3 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R5 = B [ P4 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R5 = W [ FP -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R5 = W [ P2 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R5 = W [ P4 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R5 = B [ P5 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R5 = B [ SP -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R5 = W [ P1 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R5 = W [ P5 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R5 = W [ SP -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R5 = [ P1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R5 = [ P2 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R5 = [ P4 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R5 = [ P5 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R5 = B [ FP ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R5 = B [ P2 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R5 = B [ P4 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R5 = W [ FP ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R5 = W [ P2 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R5 = W [ P3 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R5 = W [ P4 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R5 = B [ P1 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R5 = B [ P5 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R5 = B [ SP ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R5 = W [ P1 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R5 = W [ P5 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ FP ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ FP -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P1 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P1 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P2 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P2 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P4 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P4 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P5 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = B [ P5 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ FP ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ FP -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P1 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P1 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P2 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P2 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P4 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P4 -- ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P5 ++ ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R5 = W [ P5 -- ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R5 = B [ FP ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R5 = W [ FP ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d.s	/^	R5 = [ FP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s	/^	R5 = [ FP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s	/^	R5 = [ FP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ P1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ P3 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ P3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ P4 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R5 = [ P5 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R5 = [ P3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R5 = [ P5 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R5 = [ P1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R5 = [ P2 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R5 = [ P3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R5 = [ P5 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P1 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P2 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P2 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P3 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P3 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P4 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P4 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P5 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ P5 -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ SP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R5 = [ SP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R5 = [ P4 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R5 = [ P5 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R5 = [ P4 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R5 = [ P5 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^	R5 = [ P4 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R5 = [ FP -- ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s	/^	R5 = [ FP ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R5 = B [ FP + -34 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R5 = B [ P1 + 21 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R5 = B [ P2 + -5 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R5 = B [ P4 + 26 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R5 = B [ P5 + -2 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ FP + -34 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ P1 + 20 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ P2 + -6 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ P3 + 10 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ P4 + 26 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ P5 + -2 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R5 = W [ SP + 82 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ FP + -34 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ P1 + 21 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ P2 + -5 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ P3 + 11 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ P4 + 26 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ P5 + -2 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R5 = B [ SP + 89 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ FP + -34 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ P1 + 20 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ P2 + -6 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ P3 + 10 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ P4 + 26 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ P5 + -2 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R5 = W [ SP + 82 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R5 = [ FP + -32 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R5 = [ P1 + 20 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R5 = [ P2 + -8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R5 = [ P4 + 24 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R5 = [ P5 + -4 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R5 = B [ FP + 0x1061 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R5 = B [ P1 + 0x1013 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R5 = B [ P4 + -0x1021 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R5 = B [ P5 + 0x1033 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R5 = W [ FP + 0x1060 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R5 = W [ P1 + 0x1004 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R5 = W [ P4 + -0x1028 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R5 = W [ P5 + 0x1036 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R5 = [ FP + 0x1054 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R5 = [ P1 + 0x1008 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R5 = [ P4 + -0x1054 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R5 = [ P5 + 1012 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R5 = [ FP + 0x2058 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R5 = [ P1 + 0x1008 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R5 = [ P4 + -0x1058 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R5 = [ P5 + 0x1008 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ FP + 32 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ P1 + 20 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ P2 + 48 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ P3 + 52 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ P4 + 24 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ P5 + 4 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R5 = W [ SP + 60 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ FP + 32 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ P1 + 20 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ P2 + 48 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ P3 + 52 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ P4 + 24 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ P5 + 4 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R5 = W [ SP + 60 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ FP + 32 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ P1 + 20 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ P2 + 48 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ P3 + 52 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ P4 + 24 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ P5 + 4 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R5 = [ SP + 60 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R5 = W [ FP + 60 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R5 = W [ P1 + 4 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R5 = W [ P4 + 28 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R5 = W [ P5 + 36 ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R5 = [ FP + 56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R5 = [ P1 + 8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R5 = [ P4 + 56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R5 = [ P5 + 8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R5 = [ FP + 56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R5 = [ P1 + 8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R5 = [ P4 + 56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R5 = [ P5 + 8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + -32 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + -4 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + -96 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + 104 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + 20 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + 52 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R5 = [ FP + 76 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R5 = [ FP + -120 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R5 = [ FP + -56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R5 = [ FP + -72 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R5 = [ FP + -8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R5 = [ FP + -120 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R5 = [ FP + -56 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R5 = [ FP + -72 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R5 = [ FP + -8 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ FP ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ P1 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ P2 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ P3 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ P4 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ P5 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R5 = [ SP ++ FP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ FP ++ SP ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ P1 ++ SP ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ P2 ++ SP ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ P3 ++ SP ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ P4 ++ SP ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ P5 ++ SP ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R5 = W [ SP ++ P1 ] (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ FP ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ P1 ++ P5 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ P2 ++ SP ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ P3 ++ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ P4 ++ P5 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ P5 ++ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R5 = [ SP ++ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R5 <<= 27; \/* r5 = 0xa8000000 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R5 >>= 27; \/* r5 = 0x0000000a *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R5 >>>= 27; \/* r5 = 0x0000000a *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 13; \/* r5 = 0x00021111 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 13; \/* r5 = 0xFFFC1111 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 21; \/* r5 = 0x00000219 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 21; \/* r5 = 0xFFFFFC19 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 29; \/* r5 = 0x00000002 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 29; \/* r5 = 0xFFFFFFFC *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 5; \/* r5 = 0x02088888 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R5 >>>= 5; \/* r5 = 0xFC088888 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R5 = CC;$/;"	d
R5	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R5 <<= 13;$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R5 <<= 21;$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R5 <<= 29;$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R5 <<= 5; \/* r5 = 0x04088888 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R5 <<= 5;$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 13; \/* r5 = 0x00021111 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 13; \/* r5 = 0x00041111 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 21; \/* r5 = 0x00000219 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 21; \/* r5 = 0x00000419 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 29; \/* r5 = 0x00000002 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 29; \/* r5 = 0x00000004 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 5; \/* r5 = 0x02088888 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R5 >>= 5; \/* r5 = 0x04088888 *\/$/;"	l
R5	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R5 = CC;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R5 = 0x12;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R5 = 0x14;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R5 = 0x20;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R5 = 0x04;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R5 = 0x14;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R5 = R5 + R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R5 = 0x08;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R5 = 0x20;$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R5 = 0x40 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R5 = 0x50 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R5 = [ P1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_mode_user.S	/^    R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_mode_user.S	/^R5 = R3.L * R1.L, R4 = R3.L * R1.L;            \/\/ dsp32mult_pair$/;"	d
R5	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	R5 = R4 +|+ R2, R0 = R4 -|- R2 (CO) || NOP || R4 = [ I0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	R5 = R4 +|+ R2, R0 = R4 -|- R2 (CO) || NOP || [ I0 ++ ] = R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	R5 = R4 +|+ R2, R0 = R4 -|- R2 || R3 = B [ P2 ++ ] (X) || R7 = [ I1 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^	R5 = 0x5555 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R5 = RETI;$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^ R5 = 0x5555 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R5 = 0x5555 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R5 = 8;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x36;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x46 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R5 = 0x56 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x36;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x46 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R5 = 0x56 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x36;$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x46 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R5 = 0x56 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R5 = P5;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R5 = A1.w;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = I2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = P5;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R5 = R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R0;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R4;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R5;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R6;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R5 = R7;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R5 = I2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R5 = I2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R5 = M2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = B0;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = B3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = I0;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = I2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = I3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = L0;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = L1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = L2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = L3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = M0;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = M2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R5 = M3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R5 = I1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R5 = I2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R5 = L2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R5 = M2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R5 = SP;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R5 = B2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R5 = M2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R5 = P2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = FP;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = P1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = P2;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = P5;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R5 = SP;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R5 = B1;$/;"	d
R5	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R5 = M1;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R5 = 0xf06 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R5 = 0xf96 (X);$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R5 = P1;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R5 = P2;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R5 = P1;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R5 = P2;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R5 = P4;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R5 = [ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R5 = [ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R5 = [ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R5 = [ P1 ];$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R5 = 0x00;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R5 = 0x06;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R5 = 0x16;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R5 = 0x26;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R5 = P3;$/;"	d
R5	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/c_ujump.s	/^ R5 = 0x5555 (X);$/;"	d
R5	sim/testsuite/sim/bfin/cc-alu.S	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R5 = R6;$/;"	d
R5	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R5 = BYTEOP1P (R1:0, R3:2) || R6 = [I##n++];       EXP (R6, n); \\$/;"	d
R5	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R5 = BYTEOP2P (R1:0, R3:2) (RNDL) || R6 = [I##n++];       EXP (R6, n); \\$/;"	d
R5	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R5 = BYTEOP3P (R1:0, R3:2) (LO) || R6 = [I##n++];       EXP (R6, n); \\$/;"	d
R5	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R5 = BYTEPACK (R0, R1) || R6 = [I##n++];       EXP (R6, n); \\$/;"	d
R5	sim/testsuite/sim/bfin/dsp_s1.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/fsm.s	/^	R5 = 13;$/;"	d
R5	sim/testsuite/sim/bfin/fsm.s	/^	R5 = 17;$/;"	d
R5	sim/testsuite/sim/bfin/fsm.s	/^	R5 = 19;$/;"	d
R5	sim/testsuite/sim/bfin/hwloop-bits.S	/^	R5 = R7;$/;"	d
R5	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/i0.s	/^	R5 = 256 (X);$/;"	d
R5	sim/testsuite/sim/bfin/iir.s	/^	R5 = PACK( R3.L , R4.L ) || R3 = [ I0 ++ ] || NOP;$/;"	d
R5	sim/testsuite/sim/bfin/issue103.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/issue103.s	/^	R5 = A1 , A0 = R1.L * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/issue124.s	/^	R5 = ( A0 += A1 );$/;"	d
R5	sim/testsuite/sim/bfin/issue126.s	/^	R5 = ASTAT;$/;"	d
R5	sim/testsuite/sim/bfin/issue139.S	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/issue139.S	/^	R5 = R1 +|+ R0, R4 = R1 -|- R0 (CO , ASR);$/;"	d
R5	sim/testsuite/sim/bfin/issue205.s	/^	R5 = 1;$/;"	d
R5	sim/testsuite/sim/bfin/issue89.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/l0.s	/^	R5 = W [ P0 ++ ] (Z);$/;"	d
R5	sim/testsuite/sim/bfin/l0.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	R5 = 0;R6 = 0;R7 = 0;				\/\/ Exception handler will set these, reset them first$/;"	d
R5	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	R5 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R5	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^	R5 = 0;R6 = 0;R7 = 0;			\/\/ Exception handler will set these, reset them first$/;"	d
R5	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^	R5 = SEQSTAT;	\/\/ Get exception cause$/;"	d
R5	sim/testsuite/sim/bfin/lsetup.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/m1.S	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/m16.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/m17.s	/^	R5 = ( A1 += R0.H * R0.H ), A0 += R0.H * R0.H;$/;"	d
R5	sim/testsuite/sim/bfin/m17.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/m17.s	/^	R5 = A1;$/;"	d
R5	sim/testsuite/sim/bfin/m3.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/m8.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/math.s	/^	R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/math.s	/^	R5 = A1 , A0 = R1.L * R0.L (FU);$/;"	d
R5	sim/testsuite/sim/bfin/neg-2.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/neg-3.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/neg.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/random_0010.S	/^	R5 = R7 << 0x18 (V, S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0018.S	/^	R5 = R5 >>> 0x1d (V);$/;"	d
R5	sim/testsuite/sim/bfin/random_0020.S	/^	R5 = (A1 += R4.L * R3.H) (M, IU);$/;"	d
R5	sim/testsuite/sim/bfin/random_0020.S	/^	R5 = (A1 += R7.L * R7.H) (M, IU);$/;"	d
R5	sim/testsuite/sim/bfin/random_0020.S	/^	R5 = (A1 -= R1.L * R7.H) (M, IU);$/;"	d
R5	sim/testsuite/sim/bfin/random_0020.S	/^	R5 = (A1 -= R7.L * R5.L) (M, IU);$/;"	d
R5	sim/testsuite/sim/bfin/random_0024.S	/^	R5 = ASHIFT R2 BY R7.L (S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0024.S	/^	R5 = R1 << 0xa (S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0024.S	/^	R5 = R2 << 0x10 (S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0024.S	/^	R5 = R6 << 0x2 (S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0024.S	/^	R5 = R7 << 0x15 (S);$/;"	d
R5	sim/testsuite/sim/bfin/random_0025.S	/^	R5 = R6 >>> 0x1f (V);$/;"	d
R5	sim/testsuite/sim/bfin/random_0025.S	/^	R5 = R7 >>> 0x10 (V);$/;"	d
R5	sim/testsuite/sim/bfin/random_0028.S	/^	R5 = (A1 += R3.L * R0.L) (M, S2RND);$/;"	d
R5	sim/testsuite/sim/bfin/random_0029.S	/^	R5 = (A1 -= R6.L * R5.H) (M, ISS2);$/;"	d
R5	sim/testsuite/sim/bfin/s1.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/s21.s	/^	R5 = -9;$/;"	d
R5	sim/testsuite/sim/bfin/s21.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/s3.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/s30.s	/^	R5 = A0.x;$/;"	d
R5	sim/testsuite/sim/bfin/s4.s	/^	R5 = [ P0 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R5 = 0;$/;"	d
R5	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R5 = 1;         \/\/ Set a Flag$/;"	d
R5	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R5 = 1;         \/\/ Set a Flag$/;"	d
R5	sim/testsuite/sim/bfin/se_kills2.S	/^    R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^    R5 = [ P2 ++ ];$/;"	d
R5	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R5 = -1;        \/\/ set flag to indicate success$/;"	d
R5	sim/testsuite/sim/bfin/se_ssync.S	/^    R5 = [ P3 ];$/;"	d
R5	sim/testsuite/sim/bfin/stk.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/stk.s	/^	R5 = R5 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/stk2.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/stk2.s	/^	R5 = R5 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/stk3.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/stk3.s	/^	R5 = R5 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/stk4.s	/^	R5 = 5;$/;"	d
R5	sim/testsuite/sim/bfin/stk4.s	/^	R5 = R5 ^ R5;$/;"	d
R5	sim/testsuite/sim/bfin/stk5.s	/^	R5 = 0x1234 (X);$/;"	d
R5	sim/testsuite/sim/bfin/stk5.s	/^	R5 = 0xdead (Z);$/;"	d
R5	sim/testsuite/sim/bfin/stk5.s	/^	R5 = [ FP + 12 ];$/;"	d
R5	sim/testsuite/sim/bfin/stk5.s	/^	R5 = [ FP + 8 ];$/;"	d
R5	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vec-abs.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vec-neg.S	/^	R5 = R7 & R3;$/;"	d
R5	sim/testsuite/sim/bfin/vit_max.s	/^	R5 = VIT_MAX (R3, R2) (ASL);$/;"	d
R5	sim/testsuite/sim/bfin/viterbi2.s	/^	R5 = R3 +|- R2 , R4 = R3 -|+ R2 || R0 = [ I0 ++ ] || NOP;$/;"	d
R5	sim/testsuite/sim/bfin/viterbi2.s	/^	R5 = R3 +|- R2 , R4 = R3 -|+ R2;$/;"	d
R5H	opcodes/arc-opc.c	1841;"	d	file:
R5Hdup	opcodes/arc-opc.c	1846;"	d	file:
R5_REGNUM	sim/h8300/sim-main.h	/^  R5_REGNUM = 5,$/;"	e	enum:h8_regnum
R6	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R6	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R6	sim/aarch64/cpustate.h	/^  R6,$/;"	e	enum:GReg
R6	sim/testsuite/sim/bfin/11080.s	/^	R6 = R6 << 26;$/;"	d
R6	sim/testsuite/sim/bfin/11080.s	/^	R6 = R6 >> 26;$/;"	d
R6	sim/testsuite/sim/bfin/a10.s	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/a7.s	/^	R6 = R0 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/a8.s	/^	R6 = R1.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/a9.s	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/abs-2.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/abs-3.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/abs-4.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/abs.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/acc-rot.s	/^	R6 = R6.B (z);$/;"	d
R6	sim/testsuite/sim/bfin/acc-rot.s	/^	R6 = \\acc\\().X;$/;"	d
R6	sim/testsuite/sim/bfin/brcc.s	/^	R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/byteop1p.s	/^	R6 = BYTEOP1P (R1:0, R3:2) (R);$/;"	d
R6	sim/testsuite/sim/bfin/byteop1p.s	/^	R6 = BYTEOP1P (R1:0, R3:2) (T);$/;"	d
R6	sim/testsuite/sim/bfin/byteop1p.s	/^	R6 = BYTEOP1P (R1:0, R3:2) (T, R);$/;"	d
R6	sim/testsuite/sim/bfin/byteop1p.s	/^	R6 = BYTEOP1P (R1:0, R3:2);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (rndh);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (rndh, r);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (rndl);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (rndl, r);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (th);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (th, r);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (tl);$/;"	d
R6	sim/testsuite/sim/bfin/byteop2p.s	/^	R6 = BYTEOP2P (R1:0, R3:2) (tl, r);$/;"	d
R6	sim/testsuite/sim/bfin/byteop3p.s	/^	R6 = BYTEOP3P (R1:0, R3:2) (HI);$/;"	d
R6	sim/testsuite/sim/bfin/byteop3p.s	/^	R6 = BYTEOP3P (R1:0, R3:2) (HI, R);$/;"	d
R6	sim/testsuite/sim/bfin/byteop3p.s	/^	R6 = BYTEOP3P (R1:0, R3:2) (LO);$/;"	d
R6	sim/testsuite/sim/bfin/byteop3p.s	/^	R6 = BYTEOP3P (R1:0, R3:2) (LO, R);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R0;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R1;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R2;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R3;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R4;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R5;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R6;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R6 >>>= R7;$/;"	l
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R0.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R1.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R2.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R3.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R4.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R5.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R6.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R6 = R7.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R0.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R1.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R2.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R3.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R4.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R5.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R6.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R6 = R7.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = - R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = R0.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = R1.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = R2.L (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = R3.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = R4.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R6 = ~ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R6 = - R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R6 = ~ R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R0.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R1.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R2.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R3.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R4.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R5.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R6.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R6 = R7.B (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R0.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R1.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R2.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R3.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R4.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R5.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R6.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R6 = R7.L (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R0 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R1 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R2 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R3 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R4 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R5 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R6 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R6 = ( R6 + R7 ) << 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R0 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R1 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R2 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R3 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R4 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R5 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R6 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R6 = ( R6 + R7 ) << 2;$/;"	d
R6	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R6 = CC;		\/\/ CC2REG    killed$/;"	d
R6	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R6 = CC;	\/\/ CC2REG    killed$/;"	d
R6	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R6 = ASTAT;			\/\/ REGMV sys-to-Dr killed$/;"	d
R6	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R6 = CC;		\/\/ CC2REG    killed$/;"	d
R6	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R6 = ASTAT;			\/\/ REGMV sys-to-Dr killed$/;"	d
R6	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R6 = CC;		\/\/ CC2REG    killed$/;"	d
R6	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R6 = CC;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R6 = ASTAT;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R6 = CC;	\/\/$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R6 = R0 + R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R6 = R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R6 = R0 + R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R6 = ROT R4 BY 5;	\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R6 = R6 + R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R6 = ROT R4 BY 5;	\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R6 = R6 + R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R6 = ROT R4 BY 5;	\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R6 = R0 + R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R6 = ROT R4 BY 5;		\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R6 = ROT R4 BY 5;			\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R6 = R0 + R2;	\/\/ comp3op dr plus dr$/;"	d
R6	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R6 = ROT R4 BY 5;	\/\/ dsp32shiftim_rot$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R0 & R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R0 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R1 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R2 & R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R2 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R3 & R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R3 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R4 & R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R4 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R5 & R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R5 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R6 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R7 & R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R7 & R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R6 = R7 & R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R0 - R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R0 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R1 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R2 - R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R2 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R3 - R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R3 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R4 - R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R4 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R5 - R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R5 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R6 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R7 - R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R7 - R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R6 = R7 - R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R0 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R1 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R2 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R3 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R4 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R5 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R6 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R6 = R7 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R0 | R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R0 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R1 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R2 | R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R2 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R3 | R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R3 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R4 | R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R4 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R5 | R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R5 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R6 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R7 | R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R7 | R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R6 = R7 | R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R0 + R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R0 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R1 + R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R1 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R2 + R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R2 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R3 + R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R3 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R4 + R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R4 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R5 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R6 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R7 + R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R7 + R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R6 = R7 + R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R0 ^ R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R0 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R1 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R2 ^ R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R2 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R3 ^ R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R3 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R4 ^ R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R4 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R5 ^ R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R5 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R6 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R7 ^ R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R7 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R6 = R7 ^ R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -14;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -22;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -30;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -38;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -46;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -54;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -62;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -64;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R6 += -6;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 14;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 22;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 30;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 38;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 46;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 54;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 62;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R6 += 6;$/;"	l
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -14;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -22;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -30;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -38;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -46;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -54;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -62;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -64;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R6 = -6;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 14;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 22;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 30;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 38;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 46;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 54;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 62;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R6 = ABS R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R6 = ABS R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R6 = ABS R1 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R6 = ABS R6 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R6 = A0.x;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R6 = BYTEOP1P ( R1:0 , R3:2 ) (T);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R6 = BYTEOP1P ( R3:2 , R1:0 ) (T , R);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R6 = BYTEOP2P ( R1:0 , R3:2 ) (RNDH);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R6 = BYTEOP2P ( R1:0 , R3:2 ) (TH);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R6 = BYTEOP3P ( R1:0 , R3:2 ) (HI);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R6 = BYTEOP3P ( R1:0 , R3:2 ) (LO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R6 = BYTEPACK ( R0 , R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R6 = BYTEPACK ( R1 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R6 = BYTEPACK ( R2 , R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R6 = BYTEPACK ( R3 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R0 , R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R0 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R1 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R2 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R3 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R4 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R5 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R6 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R6 , R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R6 = MAX ( R7 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R0 , R4 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R0 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R1 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R2 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R3 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R4 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R5 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R6 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R6 , R7 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R6 = MAX ( R7 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R0 , R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R0 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R1 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R2 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R3 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R4 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R5 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R6 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R6 , R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R6 = MIN ( R7 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R0 , R4 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R0 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R1 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R2 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R3 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R4 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R5 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R6 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R6 , R7 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R6 = MIN ( R7 , R6 ) (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R6 = A1.L + A1.H, R7 = A0.L + A0.H;	\/* 0x         *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R6 = R0 + R1, R7 = R0 - R1 (S);	\/* 0x         *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R6 = ( A0 += A1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R6 = - R4 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R6 = - R5 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R6 = - R6 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R0 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R1 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R2 - R1 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R2 - R3 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R2 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R3 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R4 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R5 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R6 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R6 = R7 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R0 -|- R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R0 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R1 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R2 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R3 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R4 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R5 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R6 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R6 -|- R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R6 = R7 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R0 -|+ R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R0 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R1 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R2 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R3 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R4 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R5 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R6 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R6 -|+ R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R6 = R7 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R0 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R1 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R2 + R1 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R2 + R3 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R2 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R3 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R4 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R5 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R6 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R6 = R7 + R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R0 +|- R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R0 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R1 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R2 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R3 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R4 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R5 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R6 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R6 +|- R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R6 = R7 +|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R0 +|+ R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R0 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R1 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R2 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R3 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R4 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R5 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R6 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R6 +|+ R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R6 = R7 +|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^R6 = A1.L + A1.H, R7 = A0.L + A0.H;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R0 + R6, R1 = R0 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R1 + R6, R1 = R1 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R2 + R4, R3 = R2 - R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R2 + R6, R1 = R2 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R3 + R6, R1 = R3 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R4 + R6, R1 = R4 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R5 + R6, R1 = R5 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R6 + R6, R1 = R6 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R7 + R2, R3 = R7 - R2 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R6 = R7 + R6, R1 = R7 - R6 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R6 = A0 + A1, R2 = A0 - A1 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R6 = A0 + A1, R5 = A0 - A1 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R0 +|- R6 , R1 = R0 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R1 +|- R4 , R4 = R1 -|+ R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R1 +|- R6 , R1 = R1 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R1 +|- R7 , R1 = R1 -|+ R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R2 +|- R6 , R1 = R2 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R3 +|- R6 , R1 = R3 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R4 +|- R6 , R1 = R4 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R5 +|- R6 , R1 = R5 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R6 +|- R6 , R1 = R6 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R6 = R7 +|- R6 , R1 = R7 -|+ R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R0 +|- R6 , R1 = R0 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R1 +|- R4 , R4 = R1 -|+ R4 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R1 +|- R6 , R1 = R1 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R1 +|- R7 , R1 = R1 -|+ R7 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R2 +|- R6 , R1 = R2 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R3 +|- R6 , R1 = R3 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R4 +|- R6 , R1 = R4 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R5 +|- R6 , R1 = R5 -|+ R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R6 +|- R6 , R1 = R6 -|+ R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R6 = R7 +|- R6 , R1 = R7 -|+ R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R0 +|- R6 , R1 = R0 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R1 +|- R4 , R4 = R1 -|+ R4 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R1 +|- R6 , R1 = R1 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R1 +|- R7 , R1 = R1 -|+ R7 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R2 +|- R6 , R1 = R2 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R3 +|- R6 , R1 = R3 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R4 +|- R6 , R1 = R4 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R5 +|- R6 , R1 = R5 -|+ R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R6 +|- R6 , R1 = R6 -|+ R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R6 = R7 +|- R6 , R1 = R7 -|+ R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R0 +|+ R6, R1 = R0 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R1 +|+ R4, R4 = R1 -|- R4 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R1 +|+ R6, R1 = R1 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R1 +|+ R7, R1 = R1 -|- R7 (SCO);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R2 +|+ R6, R1 = R2 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R3 +|+ R6, R1 = R3 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R4 +|+ R6, R1 = R4 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R5 +|+ R6, R1 = R5 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R6 +|+ R6, R1 = R6 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R6 = R7 +|+ R6, R1 = R7 -|- R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R0 +|+ R6, R1 = R0 -|- R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R1 +|+ R4, R4 = R1 -|- R4 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R1 +|+ R6, R1 = R1 -|- R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R1 +|+ R7, R1 = R1 -|- R7 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R2 +|+ R6, R1 = R2 -|- R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R3 +|+ R6, R1 = R3 -|- R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R4 +|+ R6, R1 = R4 -|- R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R5 +|+ R6, R1 = R5 -|- R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R6 +|+ R6, R1 = R6 -|- R6 (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R6 = R7 +|+ R6, R1 = R7 -|- R6 (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R0 +|+ R6, R1 = R0 -|- R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R1 +|+ R4, R4 = R1 -|- R4 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R1 +|+ R6, R1 = R1 -|- R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R1 +|+ R7, R1 = R1 -|- R7 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R2 +|+ R6, R1 = R2 -|- R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R3 +|+ R6, R1 = R3 -|- R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R4 +|+ R6, R1 = R4 -|- R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R5 +|+ R6, R1 = R5 -|- R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R6 +|+ R6, R1 = R6 -|- R6 (CO , ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R6 = R7 +|+ R6, R1 = R7 -|- R6 (CO , ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R6 = ( A0 += R4.L * R6.H ) (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s	/^	R6 = ( A0 -= R2.H * R3.L ) (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R6 = ( A0 += R4.L * R6.H ) (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s	/^	R6 = ( A0 = R2.H * R3.L ) (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R6 = ( A0 += R4.L * R6.H );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s	/^	R6 = ( A0 -= R2.H * R3.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R6 = ( A0 += R4.L * R6.H ) (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s	/^	R6 = ( A0 = R2.H * R3.L ) (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R6 = ( A0 += R4.L * R6.H ) (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s	/^	R6 = ( A0 = R2.H * R3.L ) (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R6 = R0.L * R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R6 = R2.L * R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R6 = R4.L * R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R6 = R4.L * R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R6 = R6.L * R7.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R6 = R0.L * R0.L (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R6 = R2.L * R3.L (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R6 = R4.L * R3.L (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R6 = R4.L * R5.L (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R6 = R6.L * R7.L (IS);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R6 = R0.L * R0.L (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R6 = R2.L * R3.L (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R6 = R4.L * R3.L (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R6 = R4.L * R5.L (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R6 = R6.L * R7.L (ISS2);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R6 = R0.L * R0.L (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R6 = R2.L * R3.L (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R6 = R4.L * R3.L (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R6 = R4.L * R5.L (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R6 = R6.L * R7.L (S2RND);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R6 = R0.L * R0.L (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R6 = R2.L * R3.L (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R6 = R4.L * R3.L (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R6 = R4.L * R5.L (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R6 = R6.L * R7.L (FU);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R6 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R0 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R0 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R1 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R1 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R2 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R6 BY R7.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R7 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R6 = ASHIFT R7 BY R6.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R0 BY R2.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R0 BY R5.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R1 BY R1.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R1 BY R3.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R2 BY R0.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R6 BY R7.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R7 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R6 = ASHIFT R7 BY R6.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R0 BY R5.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R2 BY R3.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R3 BY R2.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R4 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R0.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R2.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R3.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R4.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R5.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R6 BY R7.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R7 BY R0.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R6 = ASHIFT R7 BY R6.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R0 BY R5.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R2 BY R3.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R3 BY R2.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R4 BY R1.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R0.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R1.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R2.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R3.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R4.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R5.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R6 BY R7.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R7 BY R0.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R6 = ASHIFT R7 BY R6.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R5 , R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R0 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R3 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R5 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R6 = ALIGN16 ( R6 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R5 , R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R0 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R3 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R5 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R6 = ALIGN24 ( R6 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R5 , R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R0 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R3 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R5 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R6 = ALIGN8 ( R6 , R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L (S); \/* r6 = 0x80000000 zero bubble tru MSB *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L (S); \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L (V); \/* r4 = 0x08000800 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L (V); \/* r6 = 0x00020002 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L (V); \/* r6 = 0xc078c078 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L; \/* r6 = 0x00080010 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L; \/* r6 = 0x02000200 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L; \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R6 = ASHIFT R0 BY R1.L; \/* r6 = 0xf01e101e *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R1, R5 ) (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R5, R7 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R0 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R2 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R3 ) (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R4 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R6 = DEPOSIT( R6, R6 );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R5, R7.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R0.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R1.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R2.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R3.L ) (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R4.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R5.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R6 = EXTRACT( R6, R6.L ) (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R0 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R1 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R1 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R1 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R2 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R3 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R6 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R6 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R6 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R6 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R6 BY R7.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R7 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R6 = LSHIFT R7 BY R6.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R0 BY R5.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R2 BY R3.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R3 BY R2.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R4 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R5 BY R0.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R0.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R2.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R3.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R4.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R5.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R6 BY R7.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R6 = LSHIFT R7 BY R6.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L (V); \/* r4 = 0x08000800 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L (V); \/* r6 = 0x00020002 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L (V); \/* r6 = 0x40784078 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L; \/* r6 = 0x00080010 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L; \/* r6 = 0x02000200 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L; \/* r6 = 0x101e101e *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R0 BY R1.L; \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R6 = LSHIFT R4 BY R1.L; \/* r5 = 0x60000006 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R0.L , R5.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R2.H , R3.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R3.H , R2.H );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R4.L , R1.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R5.L , R0.H );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R0.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R1.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R2.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R3.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R4.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R5.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R6.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R6.H , R7.L );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R6 = PACK( R7.H , R6.H );$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R0 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R2 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R3 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R4 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R5 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R6 BY R7.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R6 = ROT R7 BY R6.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R0 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R2 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R3 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R4 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R5 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R0.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R2.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R4.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R5.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R6 BY R7.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R6 = ROT R7 BY R6.L;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R6 = VIT_MAX( R2 , R6 ) (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R6 = VIT_MAX( R6 , R0 ) (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R6 = VIT_MAX( R6 , R5 ) (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R6 = VIT_MAX( R6 , R5 ) (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R6 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R6 = R0 >>> 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R6 = R6 << 31;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R6 = R0 >>> 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R6 = R6 << 31 (S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R6 = R6 << 7 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R6 = R7 >>> 6 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R6 = R6 << 7 (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R6 = R7 >>> 6 (V, S);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = ASHIFT R4 BY R1.L; \/* r5 = 0xc000000c like LSHIFT *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 1 (V); \/* r6 = 0x00020002 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 31 (S); \/* r6 = 0x80000000 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 3; \/* r6 = 0x00080010 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 4 (S); \/* r6 = 0x80000000 zero bubble tru MSB *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 4 (S); \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 << 4; \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 >>> 1 (V); \/* r4 = 0x08000800 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 >>> 1 (V); \/* r6 = 0xc078c078 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 >>> 3; \/* r6 = 0x02000200 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R6 = R0 >>> 3; \/* r6 = 0xf01e101e *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R6 = R0 >> 1;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R6 = R6 << 31;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R6 = R6 << 7 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R6 = R7 >> 6 (V);$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 << 1 (V); \/* r6 = 0x00020002 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 << 3; \/* r6 = 0x00080010 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 << 4; \/* r6 = 0x80fe00f0 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 >> 1 (V); \/* r4 = 0x08000800 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 >> 1 (V); \/* r6 = 0x40784078 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 >> 3; \/* r6 = 0x02000200 *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R0 >> 3; \/* r6 = 0x101e101e *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R6 = R4 << 2; \/* r6 = 0xc000000c like LSHIFT *\/$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R6 = ROT R0 BY -3;$/;"	d
R6	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R6 = ROT R6 BY 14;$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R6 = [ I0 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R6 = [ I1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R6 = [ I2 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R6 = [ I3 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I0 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I0 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I1 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I1 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I3 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R6 = [ I3 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R6 = [ I0 ++ M1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R6 = [ I1 ++ M0 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R6 = [ I1 ++ M3 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R6 = [ I2 ++ M3 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R6 = [ I3 ++ M1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R6 = [ I2 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R6 = [ I2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R6 = [ I2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R6 = [ I2 ++ M1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R6 = [ I2 ++ M3 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R6 = [ I2 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R6 = [ I2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R6 = [ I2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R6 = [ I2 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R6 = [ I2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R6 = [ I2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R6 = RETI;$/;"	d
R6	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R6 = ( A0 += A1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R6 = - R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R6 = R7.B (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R6 = ~ R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R6 = -6666 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R6 = 0x6789 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R6 = 0x000d (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R6 = 0x00d0 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R6 = 0x0d00 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R6 = 0xd000 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R6 = 0x000d (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R6 = 0x00d0 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R6 = 0x0d00 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R6 = 0xd000 (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R6 = [ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R6 = B [ FP ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R6 = W [ FP ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ FP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ P1 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ P2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ P3 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ P4 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ P5 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R6 = B [ FP -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R6 = B [ P3 -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R6 = B [ P4 -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R6 = B [ SP -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R6 = W [ FP -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R6 = W [ P4 -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R6 = B [ P1 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R6 = B [ P5 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R6 = W [ P1 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R6 = W [ P2 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R6 = W [ P5 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R6 = [ FP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R6 = [ P1 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R6 = [ P2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R6 = [ P4 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R6 = [ P5 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R6 = B [ FP ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R6 = B [ P4 ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R6 = W [ FP ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R6 = W [ P3 ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R6 = W [ P4 ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R6 = B [ P1 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R6 = B [ P2 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R6 = B [ P5 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R6 = W [ P1 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R6 = W [ P2 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R6 = W [ P5 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ FP ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ FP -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P1 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P1 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P2 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P2 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P4 ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P4 -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P5 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = B [ P5 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ FP ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ FP -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P1 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P1 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P2 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P2 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P4 ++ ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P4 -- ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P5 ++ ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R6 = W [ P5 -- ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ FP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ P2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ P4 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ P4 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ P5 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ SP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R6 = [ FP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R6 = [ P4 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ FP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ P1 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ P2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ P3 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ P4 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ FP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ FP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P1 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P1 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P2 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P2 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P3 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P3 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P4 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P4 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P5 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ P5 -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ SP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R6 = [ FP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R6 = [ P5 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R6 = [ FP ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R6 = [ P5 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_p.s	/^	R6 = [ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^	R6 = [ SP -- ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R6 = B [ FP + 37 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R6 = B [ P1 + 123 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R6 = B [ P2 + -51 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R6 = B [ P4 + -22 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R6 = B [ P5 + 8 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ FP + 38 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ P1 + 126 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ P2 + -52 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ P3 + -28 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ P4 + -22 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ P5 + 8 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R6 = W [ SP + 62 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ FP + 37 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ P1 + 123 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ P2 + -51 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ P3 + -23 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ P4 + -22 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ P5 + 8 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R6 = B [ SP + 62 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ FP + 38 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ P1 + 126 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ P2 + -52 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ P3 + -28 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ P4 + -22 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ P5 + 8 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R6 = W [ SP + 62 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R6 = [ FP + 36 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R6 = [ P1 + 128 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R6 = [ P2 + -52 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R6 = [ P4 + -20 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R6 = [ P5 + 8 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R6 = B [ FP + 0x1063 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R6 = B [ P1 + 0x1101 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R6 = B [ P4 + -0x1033 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R6 = B [ P5 + 0x1031 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R6 = W [ FP + 0x1062 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R6 = W [ P1 + 0x1002 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R6 = W [ P4 + -0x1030 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R6 = W [ P5 + 0x1034 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R6 = [ FP + 0x1060 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R6 = [ P1 + 0x1004 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R6 = [ P4 + -0x1060 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R6 = [ P5 + 1004 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R6 = [ FP + 0x1160 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R6 = [ P1 + 0x1004 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R6 = [ P4 + -0x1060 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R6 = [ P5 + 0x1004 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ FP + 36 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ P1 + 24 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ P2 + 52 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ P3 + 48 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ P4 + 20 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ P5 + 8 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^	R6 = W [ SP + 64 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ FP + 36 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ P1 + 24 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ P2 + 52 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ P3 + 48 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ P4 + 20 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ P5 + 8 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^	R6 = W [ SP + 64 ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ FP + 36 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ P1 + 24 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ P2 + 52 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ P3 + 48 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ P4 + 20 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ P5 + 8 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^	R6 = [ SP + 64 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R6 = W [ FP + 62 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R6 = W [ P1 + 2 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R6 = W [ P4 + 30 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R6 = W [ P5 + 34 ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R6 = [ FP + 60 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R6 = [ P1 + 4 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R6 = [ P4 + 60 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R6 = [ P5 + 4 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R6 = [ P5 + 4 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + -128 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + -36 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + -8 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + 108 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + 24 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R6 = [ FP + 80 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R6 = [ FP + -124 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R6 = [ FP + -4 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R6 = [ FP + -60 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R6 = [ FP + -68 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R6 = [ FP + -4 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R6 = [ FP + -68 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ FP ++ SP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ P1 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ P2 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ P3 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ P4 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ P5 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	R6 = [ SP ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ FP ++ FP ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ P1 ++ FP ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ P2 ++ FP ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ P3 ++ FP ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ P4 ++ FP ] (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ P5 ++ FP ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	R6 = W [ SP ++ FP ] (Z);$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ FP ++ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ P1 ++ P5 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ P2 ++ FP ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ P3 ++ P5 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ P4 ++ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ P5 ++ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	R6 = [ SP ++ P5 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R6 <<= 30; \/* r5 = 0x80000000 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R6 >>= 30; \/* r5 = 0x00000001 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R6 >>>= 30; \/* r5 = 0x00000001 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 14; \/* r6 = 0x00010888 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 14; \/* r6 = 0xFFFE0888 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 22; \/* r6 = 0x0000010C *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 22; \/* r6 = 0xFFFFFE0C *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 30; \/* r6 = 0x00000001 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 30; \/* r6 = 0xFFFFFFFE *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 6; \/* r6 = 0x01044444 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R6 >>>= 6; \/* r6 = 0xFE044444 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R6 = CC;$/;"	d
R6	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R6 <<= 14;$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R6 <<= 22;$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R6 <<= 30;$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R6 <<= 6; \/* r6 = 0x02044444 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R6 <<= 6;$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 14; \/* r6 = 0x00010888 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 14; \/* r6 = 0x00020888 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 22; \/* r6 = 0x0000010C *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 22; \/* r6 = 0x0000020C *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 30; \/* r6 = 0x00000001 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 30; \/* r6 = 0x00000002 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 6; \/* r6 = 0x01044444 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R6 >>= 6; \/* r6 = 0x02044444 *\/$/;"	l
R6	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R6 = CC;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R6 = 0x16;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R6 = 0x24;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R6 = 0x32;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R6 = 0x68 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R6 = 0x14;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R6 = 0x16;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R6 = 0x30;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R6 = 0x16;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^	R6 = ( A0 += A1 );$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R6 = 0x25;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R6 = 0x30;$/;"	d
R6	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R6 = 0x60 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R6 = [ P1 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R6 = RETI;$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_mode_user.S	/^    R6 = RETI;$/;"	d
R6	sim/testsuite/sim/bfin/c_mode_user.S	/^R6 += -3;                                  \/\/c_compi2opd_dr_add_i7_n.dsp$/;"	l
R6	sim/testsuite/sim/bfin/c_mode_user.S	/^R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_mode_user.S	/^R6 = P4;$/;"	d
R6	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R6 = 0x1;$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R6 = 0x6666 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R6 = P4;$/;"	d
R6	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R6 = 9;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x37;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x47 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x57 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R6 = 0x67 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x37;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x47 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x57 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R6 = 0x67 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x37;$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x47 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x57 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R6 = 0x67 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R6 = A1.x;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = FP;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = I1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R6 = R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R0;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R4;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R5;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R6;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R6 = R7;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R6 = I1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R6 = I1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R6 = M3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = B0;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = B3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = I0;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = I1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = I3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = L0;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = L1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = L2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = L3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = M0;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = M1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R6 = M3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R6 = I2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R6 = FP;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R6 = I1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R6 = L1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R6 = M1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R6 = B1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R6 = M1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = FP;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = P2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = P4;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = P5;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R6 = SP;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R6 = B2;$/;"	d
R6	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R6 = M2;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R6 = 0x107 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R6 = 0x1a7 (X);$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R6 = P3;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R6 = [ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R6 = [ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R6 = [ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R6 = [ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R6 = 0x00;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R6 = 0x07;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R6 = 0x17;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R6 = 0x27;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R6 = P1;$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R6 = [ P1 ];$/;"	d
R6	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R6 = 18;$/;"	d
R6	sim/testsuite/sim/bfin/c_ujump.s	/^ R6 = 0x6666 (X);$/;"	d
R6	sim/testsuite/sim/bfin/cc-alu.S	/^	R6 = \\exp;$/;"	d
R6	sim/testsuite/sim/bfin/cc5.S	/^	R6 = ( A0 += A1 );$/;"	d
R6	sim/testsuite/sim/bfin/cc5.S	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/cc5.S	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R6 = 3;$/;"	d
R6	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R6 = 4;$/;"	d
R6	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R6 = 3;$/;"	d
R6	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R6 = ROT R6 BY 1;$/;"	d
R6	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^		R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R6 = BYTEOP1P (R1:0, R3:2) || R5 = [I##n ++ M##n]; EXP (R5, n); \\$/;"	d
R6	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R6 = BYTEOP2P (R1:0, R3:2) (TH)   || R5 = [I##n ++ M##n]; EXP (R5, n); \\$/;"	d
R6	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R6 = BYTEOP3P (R1:0, R3:2) (HI) || R5 = [I##n ++ M##n]; EXP (R5, n); \\$/;"	d
R6	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R6 = BYTEPACK (R0, R1) || R5 = [I##n ++ M##n]; EXP (R5, n); \\$/;"	d
R6	sim/testsuite/sim/bfin/dsp_a8.s	/^	R6 = R0 + R1, R7 = R0 - R1 (NS);$/;"	d
R6	sim/testsuite/sim/bfin/dsp_a8.s	/^	R6 = R0 + R1, R7 = R0 - R1 (S);$/;"	d
R6	sim/testsuite/sim/bfin/dsp_s1.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/i0.s	/^	R6 = -1;$/;"	d
R6	sim/testsuite/sim/bfin/i0.s	/^	R6 = 128 (X);$/;"	d
R6	sim/testsuite/sim/bfin/issue139.S	/^	R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/issue205.s	/^	R6 = 5555 (X);$/;"	d
R6	sim/testsuite/sim/bfin/issue205.s	/^	R6 = [ P2 ];$/;"	d
R6	sim/testsuite/sim/bfin/l0.s	/^	R6 = [ P0 ++ ];$/;"	d
R6	sim/testsuite/sim/bfin/link.s	/^	R6 = R7;$/;"	d
R6	sim/testsuite/sim/bfin/lsetup.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/m1.S	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/m1.S	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/m2.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/m2.s	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/m3.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/m3.s	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/m4.s	/^	R6 = A1.w;$/;"	d
R6	sim/testsuite/sim/bfin/mc_s2.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/neg-2.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/neg-3.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/neg.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/random_0006.S	/^	R6 = BYTEOP2P (R1:0, R1:0) (RNDH);$/;"	d
R6	sim/testsuite/sim/bfin/random_0010.S	/^	R6 = R4 << 0x14 (V, S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0010.S	/^	R6 = R5 << 0x19 (V, S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0023.S	/^	R6 = (A0 -= R3.L * R2.L) (FU);$/;"	d
R6	sim/testsuite/sim/bfin/random_0024.S	/^	R6 = ASHIFT R0 BY R7.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0024.S	/^	R6 = ASHIFT R6 BY R6.L (S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0024.S	/^	R6 = R2 << 0x1b (S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0024.S	/^	R6 = R4 << 0x11 (S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0024.S	/^	R6 = R6 << 0x15 (S);$/;"	d
R6	sim/testsuite/sim/bfin/random_0025.S	/^	R6 = ASHIFT R2 BY R6.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/random_0025.S	/^	R6 = R1 >>> 0x10 (V);$/;"	d
R6	sim/testsuite/sim/bfin/random_0025.S	/^	R6 = R2 >>> 0x10 (V);$/;"	d
R6	sim/testsuite/sim/bfin/random_0034.S	/^	R6 = A1.L + A1.H, R1 = A0.L + A0.H;$/;"	d
R6	sim/testsuite/sim/bfin/random_0034.S	/^	R6 = A1.L + A1.H, R3 = A0.L + A0.H;$/;"	d
R6	sim/testsuite/sim/bfin/s1.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ASHIFT R0 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = LSHIFT R0 BY R3.L;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = R0 << 1;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY -1;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY -31;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY 0;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY 1;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY 31;$/;"	d
R6	sim/testsuite/sim/bfin/s14.s	/^	R6 = ROT R0 BY 7;$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 << 1 (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 << 1 (V);$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 << 15 (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 << 15 (V);$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 >> 15 (V);$/;"	d
R6	sim/testsuite/sim/bfin/s18.s	/^	R6 = R0 >>> 15 (V);$/;"	d
R6	sim/testsuite/sim/bfin/s19.s	/^	R6 = ASHIFT R0 BY R1.L (V , S);$/;"	d
R6	sim/testsuite/sim/bfin/s19.s	/^	R6 = ASHIFT R0 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/s19.s	/^	R6 = LSHIFT R0 BY R1.L (V);$/;"	d
R6	sim/testsuite/sim/bfin/s3.s	/^	R6 = A0.w;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 << 1;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 << 31;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 >> 1;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 >> 31;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 >>> 1;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = R0 >>> 31;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY -1;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY -31;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY 0;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY 1;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY 31;$/;"	d
R6	sim/testsuite/sim/bfin/s4.s	/^	R6 = ROT R0 BY 7;$/;"	d
R6	sim/testsuite/sim/bfin/s5.s	/^	R6 = ROT R0 BY R1.L;$/;"	d
R6	sim/testsuite/sim/bfin/s6.s	/^	R6 = VIT_MAX( R1 , R0 ) (ASL);$/;"	d
R6	sim/testsuite/sim/bfin/s7.s	/^	R6 = VIT_MAX( R1 , R0 ) (ASR);$/;"	d
R6	sim/testsuite/sim/bfin/saatest.s	/^	R6 = A1.L + A1.H, R7 = A0.L + A0.H;$/;"	d
R6	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R6 = 0x22;      \/\/ Also accept illegal insn combo$/;"	d
R6	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R6 = 0x22;      \/\/ Also accept illegal insn combo$/;"	d
R6	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R6 = A0.X; CHECKREG(R6, 0);$/;"	d
R6	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R6 = A0;   CHECKREG(R6, 0);$/;"	d
R6	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R6 = A0;   CHECKREG(R6, 3);$/;"	d
R6	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R6 = 0;$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R6 = 0x02;      \/\/ EXCAUSE 0x02 means EXCPT 2 instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R6 = 0x24;      \/\/ EXCAUSE 0x24 means DAG misalign$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R6 = 0x02;      \/\/ EXCAUSE 0x02 means EXCPT 2 instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R6 = 0x2E;      \/\/ EXCAUSE 0x2E means Illegal Use Supervisor Resource$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R6 = 0x10;      \/\/ EXCAUSE 0x10 means Single Step$/;"	d
R6	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R6 = 15;      \/\/ EXCAUSE 15 means EXCPT 15 instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R6 = 0x22;      \/\/ EXCAUSE 0x22 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_kills2.S	/^    R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R6 = 0x2A;      \/\/ EXCAUSE 0x2A means I-Fetch Misaligned Access$/;"	d
R6	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R6 = 0x02;      \/\/ EXCAUSE 0x02 means EXCPT 2$/;"	d
R6	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R6 = 0x10;      \/\/ EXCAUSE 0x10 means Single Step$/;"	d
R6	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R6 = 0x23;      \/\/ EXCAUSE 0x23 means DAG Protection Violation$/;"	d
R6	sim/testsuite/sim/bfin/se_ssync.S	/^    R6 = [ P4 ];      \/\/ should be updated$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R6 = 0x22;      \/\/ Also accept illegal insn combo$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^R6 = 0x22;$/;"	d
R6	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R6 = 0x21;      \/\/ EXCAUSE 0x21 means I-Fetch Undefined Instruction$/;"	d
R6	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R6 = 0x22;      \/\/ EXCAUSE 0x22 means Illegal Insn Combination$/;"	d
R6	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R6 = 0x2E;      \/\/ EXCAUSE 0x2E means Illegal Use Supervidor Resource$/;"	d
R6	sim/testsuite/sim/bfin/stk.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/stk.s	/^	R6 = R6 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/stk2.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/stk2.s	/^	R6 = R6 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/stk3.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/stk3.s	/^	R6 = R6 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/stk4.s	/^	R6 = 6;$/;"	d
R6	sim/testsuite/sim/bfin/stk4.s	/^	R6 = R6 ^ R6;$/;"	d
R6	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vec-abs.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vec-neg.S	/^	R6 = ASTAT;$/;"	d
R6	sim/testsuite/sim/bfin/vit_max.s	/^	R6 = A0.W;$/;"	d
R6	sim/testsuite/sim/bfin/vit_max2.s	/^	R6 = VIT_MAX (R5, R4) (ASR) || W[P0] = R6.L;$/;"	d
R6	sim/testsuite/sim/bfin/viterbi2.s	/^	R6 = 0;	R0 = 0;            	\/\/ inits$/;"	d
R6	sim/testsuite/sim/bfin/viterbi2.s	/^	R6 = VIT_MAX( R5 , R4 ) (ASR) || R3.L = W [ I1 ++ ] || NOP;$/;"	d
R6	sim/testsuite/sim/bfin/viterbi2.s	/^	R6 = VIT_MAX( R5 , R4 ) (ASR);$/;"	d
R64	opcodes/aarch64-opc.c	2757;"	d	file:
R64	opcodes/aarch64-opc.c	2760;"	d	file:
R6H	opcodes/arc-opc.c	1838;"	d	file:
R6_REGNUM	sim/h8300/sim-main.h	/^  R6_REGNUM = 6,$/;"	e	enum:h8_regnum
R7	gdb/stubs/m32r-stub.c	/^{ R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R7	gdb/stubs/sh-stub.c	/^    R0, R1, R2, R3, R4, R5, R6, R7,$/;"	e	enum:regnames	file:
R7	sim/aarch64/cpustate.h	/^  R7,$/;"	e	enum:GReg
R7	sim/testsuite/sim/bfin/11080.s	/^	R7 = 0x24 (z);$/;"	d
R7	sim/testsuite/sim/bfin/a0shift.S	/^	R7 = ( A1 += R4.L * R1.L ) (M),  R6 = ( A0 += R4.L * R1.H );$/;"	d
R7	sim/testsuite/sim/bfin/a0shift.S	/^	R7 = ( A1 = R7.H * R1.H ) (M), A0 -= R7.H * R1.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/a10.s	/^	R7 = ABS R0 (V);$/;"	d
R7	sim/testsuite/sim/bfin/a10.s	/^	R7 = MAX ( R0 , R1 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/a10.s	/^	R7 = MIN ( R0 , R1 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/a11.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/a20.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/a26.s	/^	R7 = P0;$/;"	d
R7	sim/testsuite/sim/bfin/a5.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/a6.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/a6.s	/^	R7 = R0 +|+ R1 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/a6.s	/^	R7 = R0 +|+ R1 (S);$/;"	d
R7	sim/testsuite/sim/bfin/a6.s	/^	R7 = R0 +|+ R1 (SCO);$/;"	d
R7	sim/testsuite/sim/bfin/a6.s	/^	R7 = R0 +|+ R1;$/;"	d
R7	sim/testsuite/sim/bfin/a7.s	/^	R7 = R0 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/a8.s	/^	R7 = R1.B;$/;"	d
R7	sim/testsuite/sim/bfin/a9.s	/^	R7 = ABS R0;$/;"	d
R7	sim/testsuite/sim/bfin/a9.s	/^	R7 = MAX ( R0 , R1 );$/;"	d
R7	sim/testsuite/sim/bfin/a9.s	/^	R7 = MIN ( R0 , R1 );$/;"	d
R7	sim/testsuite/sim/bfin/abs-2.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/abs-3.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/abs-4.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/abs.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/acc-rot.s	/^	R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/ashift_flags.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R0;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R1;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R2;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R3;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R4;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R5;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R6;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^R7 >>>= R7;$/;"	l
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R0.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R1.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R2.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R3.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R4.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R5.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R6.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^R7 = R7.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R0.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R1.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R2.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R3.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R4.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R5.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R6.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^R7 = R7.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = - R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = R1.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = R2.L (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = R3.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = R4.B (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^R7 = R7.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^R7 = - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^R7 = ~ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R0.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R1.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R2.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R3.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R4.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R5.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R6.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^R7 = R7.B (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R0.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R1.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R2.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R3.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R4.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R5.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R6.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^R7 = R7.L (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R0 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R1 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R2 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R3 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R4 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R5 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R6 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^R7 = ( R7 + R7 ) << 1;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R0 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R1 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R2 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R3 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R4 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R5 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R6 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^R7 = ( R7 + R7 ) << 2;$/;"	d
R7	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^	R7 = [ P5 ];		\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^	R7 = [ P5 ];	\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^	R7 = [ P5 ];	\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^	R7 = [ P5 ];	\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R7 = [ I0 ];			\/\/ DSPLDST  load   killed$/;"	d
R7	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^	R7 = [ P5 ];		\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R7 = [ I0 ];			\/\/ DSPLDST  load   killed$/;"	d
R7	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^	R7 = [ P5 ];		\/\/ LDST      killed$/;"	d
R7	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2dreg.s	/^R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S	/^	R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = 0x02;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = 0x20;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = 0x22;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = 0x20;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = 0x40 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = 0x60 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S	/^	R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S	/^	R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = 0x01;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = 0x20;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = 0x21;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = ASTAT;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^R7 = CC;	\/\/$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S	/^	R7 = R3 + R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R7 = R5 - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^	R7 = ROT R6 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R7 = R1.L * R4.L, R6 = R1.H * R4.H;		\/\/ dsp32mult$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R7 = R5 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s	/^	R7 = ROT R6 BY R7.L;	\/\/ dsp32shiftim_rot$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R7 = R1.L * R4.L, R6 = R1.H * R4.H;	\/\/ dsp32mult$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R7 = R5 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s	/^	R7 = ROT R6 BY R7.L;	\/\/ dsp32shiftim_rot$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R7 = R5 - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^	R7 = ROT R6 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^	R7 = R0 + R2;				\/\/ comp3op dr plus dr$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^ R7 = R5 - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R7 = R5 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R7 = R5 - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S	/^	R7 = ROT R6 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_a0a1.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R0 & R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R0 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R1 & R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R1 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R2 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R3 & R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R3 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R4 & R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R4 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R5 & R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R5 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R6 & R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R6 & R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R6 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^R7 = R7 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R0 - R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R0 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R1 - R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R1 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R2 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R3 - R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R3 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R4 - R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R4 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R5 - R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R5 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R6 - R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R6 - R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R6 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^R7 = R7 - R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R0 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R1 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R2 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R3 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R4 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R5 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R6 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^R7 = R7 & R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R0 | R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R0 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R1 | R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R1 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R2 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R3 | R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R3 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R4 | R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R4 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R5 | R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R5 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R6 | R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R6 | R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R6 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^R7 = R7 | R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R0 + R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R0 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R1 + R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R1 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R2 + R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R2 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R3 + R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R3 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R4 + R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R4 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R5 + R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R5 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R6 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R6 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^R7 = R7 + R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R0 ^ R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R0 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R1 ^ R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R1 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R2 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R3 ^ R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R3 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R4 ^ R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R4 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R5 ^ R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R5 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R6 ^ R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R6 ^ R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R6 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^R7 = R7 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -15;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -23;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -31;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -39;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -47;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -55;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -63;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -64;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^R7 += -7;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 15;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 23;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 31;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 39;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 47;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 55;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 63;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^R7 += 7;$/;"	l
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -15;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -23;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -31;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -39;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -47;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -55;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -63;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -64;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^R7 = -7;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 15;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 23;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 31;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 39;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 47;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 55;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 63;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_flags.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^ R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R7 = ABS R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^R7 = ABS R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R7 = ABS R0 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^R7 = ABS R7 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R7 = A0.x;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R7 = BYTEOP1P ( R1:0 , R3:2 ) (T , R);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s	/^	R7 = BYTEOP1P ( R3:2 , R1:0 ) (T , R);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R7 = BYTEOP2P ( R1:0 , R3:2 ) (RNDH , R);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s	/^	R7 = BYTEOP2P ( R1:0 , R3:2 ) (TH , R);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s	/^	R7 = BYTEOP3P ( R1:0 , R3:2 ) (HI);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R7 = BYTEPACK ( R0 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R7 = BYTEPACK ( R1 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R7 = BYTEPACK ( R2 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^R7 = BYTEPACK ( R3 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R0 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R1 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R2 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R3 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R4 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R5 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R6 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R7 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R7 , R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^R7 = MAX ( R7 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R0 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R1 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R2 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R3 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R4 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R5 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R6 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R7 , R3 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R7 , R4 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^R7 = MAX ( R7 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R0 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R1 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R2 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R3 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R4 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R5 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R6 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R7 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R7 , R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^R7 = MIN ( R7 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R0 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R1 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R2 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R3 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R4 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R5 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R6 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R7 , R3 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R7 , R4 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^R7 = MIN ( R7 , R7 ) (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_mix.s	/^	R7 = - R0 (V);	\/* 0x         *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^R7 = ( A0 += A1 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R7 = - R5 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R7 = - R6 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^R7 = - R7 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R0 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R1 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R2 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R3 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R4 - R0 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R4 - R6 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R4 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R5 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R6 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^R7 = R7 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R0 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R1 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R2 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R3 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R4 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R5 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R6 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R7 -|- R3 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R7 -|- R4 (SCO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^R7 = R7 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R0 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R1 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R2 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R3 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R4 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R5 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R6 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R7 -|+ R3 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R7 -|+ R4 (SCO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^R7 = R7 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R0 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R1 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R2 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R3 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R4 + R0 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R4 + R6 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R4 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R5 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R6 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^R7 = R7 + R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R0 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R1 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R2 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R3 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R4 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R5 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R6 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R7 +|- R3 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R7 +|- R4 (SCO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^R7 = R7 +|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R0 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R1 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R2 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R3 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R4 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R5 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R6 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R7 +|+ R3 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R7 +|+ R4 (SCO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^R7 = R7 +|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R0 + R3, R4 = R0 - R3 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R0 + R7, R0 = R0 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R1 + R7, R0 = R1 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R2 + R7, R0 = R2 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R3 + R5, R2 = R3 - R5 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R3 + R7, R0 = R3 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R4 + R7, R0 = R4 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R5 + R7, R0 = R5 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R6 + R7, R0 = R6 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^R7 = R7 + R7, R0 = R7 - R7 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R7 = A1 + A0, R3 = A1 - A0 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^R7 = A1 + A0, R3 = A1 - A0 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R0 +|- R7 , R0 = R0 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R1 +|- R7 , R0 = R1 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R2 +|- R7 , R0 = R2 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R3 +|- R7 , R0 = R3 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R4 +|- R2 , R0 = R4 -|+ R2 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R4 +|- R7 , R0 = R4 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R5 +|- R7 , R0 = R5 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R6 +|- R7 , R0 = R6 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R7 +|- R6 , R6 = R7 -|+ R6 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^R7 = R7 +|- R7 , R0 = R7 -|+ R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R0 +|- R7 , R0 = R0 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R1 +|- R7 , R0 = R1 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R2 +|- R7 , R0 = R2 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R3 +|- R7 , R0 = R3 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R4 +|- R2 , R0 = R4 -|+ R2 (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R4 +|- R7 , R0 = R4 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R5 +|- R7 , R0 = R5 -|+ R7 (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R6 +|- R7 , R0 = R6 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R7 +|- R6 , R6 = R7 -|+ R6 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s	/^	R7 = R7 +|- R7 , R0 = R7 -|+ R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R0 +|- R7 , R0 = R0 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R1 +|- R7 , R0 = R1 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R2 +|- R7 , R0 = R2 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R3 +|- R7 , R0 = R3 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R4 +|- R2 , R0 = R4 -|+ R2 (CO , ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R4 +|- R7 , R0 = R4 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R5 +|- R7 , R0 = R5 -|+ R7 (CO , ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R6 +|- R7 , R0 = R6 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R7 +|- R6 , R6 = R7 -|+ R6 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s	/^	R7 = R7 +|- R7 , R0 = R7 -|+ R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R0 +|+ R7, R0 = R0 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R1 +|+ R7, R0 = R1 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R2 +|+ R7, R0 = R2 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R3 +|+ R7, R0 = R3 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R4 +|+ R2, R0 = R4 -|- R2 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R4 +|+ R7, R0 = R4 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R5 +|+ R7, R0 = R5 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R6 +|+ R7, R0 = R6 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R7 +|+ R6, R6 = R7 -|- R6 (CO);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^R7 = R7 +|+ R7, R0 = R7 -|- R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R0 +|+ R7, R0 = R0 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R1 +|+ R7, R0 = R1 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R2 +|+ R7, R0 = R2 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R3 +|+ R7, R0 = R3 -|- R7 (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R4 +|+ R2, R0 = R4 -|- R2 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R4 +|+ R7, R0 = R4 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R5 +|+ R7, R0 = R5 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R6 +|+ R7, R0 = R6 -|- R7 (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R7 +|+ R6, R6 = R7 -|- R6 (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s	/^	R7 = R7 +|+ R7, R0 = R7 -|- R7 (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R0 +|+ R7, R0 = R0 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R1 +|+ R7, R0 = R1 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R2 +|+ R7, R0 = R2 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R3 +|+ R7, R0 = R3 -|- R7 (CO , ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R4 +|+ R2, R0 = R4 -|- R2 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R4 +|+ R7, R0 = R4 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R5 +|+ R7, R0 = R5 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R6 +|+ R7, R0 = R6 -|- R7 (CO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R7 +|+ R6, R6 = R7 -|- R6 (CO , ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s	/^	R7 = R7 +|+ R7, R0 = R7 -|- R7 (CO , ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32alu_saa.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^R7 = ( A1 += R1.L * R0.H ) (M), A0 -= R1.H * R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R7 = ( A1 += R1.L * R0.L ), A0 = R1.L * R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R7 = ( A1 += R4.H * R6.H ), A0 += R4.L * R6.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s	/^	R7 = ( A1 -= R2.H * R3.L ), A0 -= R2.H * R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = ( A1 += R1.L * R0.L ) (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = ( A1 += R1.L * R0.L ), A0 = R1.L * R0.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = ( A1 += R4.H * R6.H ) (M,IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = ( A1 += R4.H * R6.H ), A0 -= R4.L * R6.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = ( A1 -= R2.H * R3.L ), A0 = R2.H * R3.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s	/^	R7 = A1 , A0 = R2.H * R3.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = ( A1 += R1.L * R0.L ) (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = ( A1 += R4.H * R6.H ) (M,ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = ( A1 += R4.H * R6.H ), A0 += R4.L * R6.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = ( A1 += R5.L * R0.L ), A0 = R5.L * R0.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = ( A1 -= R2.H * R3.L ), A0 -= R2.H * R3.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s	/^	R7 = A1 , A0 = R2.H * R3.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R7 = ( A1 += R1.L * R0.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R7 = ( A1 += R4.H * R6.H ) (M);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s	/^	R7 = A1 , A0 -= R2.H * R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = ( A1 += R1.L * R0.L ) (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = ( A1 += R4.H * R6.H ) (M,S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = ( A1 += R4.H * R6.H ), A0 += R4.L * R6.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = ( A1 += R5.L * R0.L ), A0 = R5.L * R0.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = ( A1 = R2.H * R3.L ), A0 -= R2.H * R3.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s	/^	R7 = A1 , A0 = R2.H * R3.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = ( A1 += R1.L * R0.L ) (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = ( A1 += R1.L * R0.L ), A0 = R1.L * R0.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = ( A1 += R4.H * R6.H ) (M,FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = ( A1 += R4.H * R6.H ), A0 += R4.L * R6.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = ( A1 = R2.H * R4.L ), A0 -= R2.H * R4.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s	/^	R7 = A1 , A0 = R2.H * R3.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R7 = ( A1 += R1.L * R0.L ),  R6 = ( A0 = R1.L * R0.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R7 = ( A1 -= R2.H * R3.L ),  R6 = ( A0 -= R2.H * R3.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	R7 = ( A1 -= R4.H * R6.H ),  R6 = ( A0 -= R4.L * R6.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = ( A1 += R1.L * R0.L ) (M),  R6 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = ( A1 += R1.L * R0.L ),  R6 = ( A0 = R1.L * R0.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = ( A1 += R4.H * R6.H ),  R6 = ( A0 += R4.L * R6.H )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = ( A1 = R2.H * R3.L ),  R6 = ( A0 = R2.H * R3.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = A1,  R6 = ( A0 += R4.L * R6.H )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	R7 = A1,  R6 = ( A0 = R2.H * R3.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = ( A1 += R1.L * R0.L ) (M),  R6 = ( A0 = R1.L * R0.L )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = ( A1 += R4.H * R6.H ),  R6 = ( A0 += R4.L * R6.H )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = ( A1 += R4.L * R0.L ),  R6 = ( A0 = R4.L * R0.L )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = ( A1 = R6.H * R3.L ),  R6 = ( A0 = R6.H * R3.L )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = A1,  R6 = ( A0 += R4.L * R6.H )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	R7 = A1,  R6 = ( A0 = R2.H * R3.L )  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R7 = ( A1 += R0.L * R1.L ) (M),  R6 = ( A0 = R0.L * R1.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R7 = A1,  R6 = ( A0 += R4.L * R6.H )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	R7 = A1,  R6 = ( A0 = R5.H * R0.L )  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = ( A1 += R1.L * R0.L ) (M),  R6 = ( A0 = R1.L * R0.L )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = ( A1 += R1.L * R0.L ),  R6 = ( A0 = R1.L * R0.L )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = ( A1 += R4.H * R6.H ),  R6 = ( A0 += R4.L * R6.H )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = ( A1 = R2.H * R3.L ),  R6 = ( A0 = R2.H * R3.L )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = A1,  R6 = ( A0 += R4.L * R6.H )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	R7 = A1,  R6 = ( A0 -= R4.H * R3.L )  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = ( A1 += R1.L * R0.L ) (M),  R6 = ( A0 = R1.L * R0.L )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = ( A1 += R1.L * R0.L ),  R6 = ( A0 = R1.L * R0.L )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = ( A1 += R4.H * R6.H ),  R6 = ( A0 += R4.L * R6.H )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = ( A1 -= R2.H * R3.L ),  R6 = ( A0 = R2.H * R3.L )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = A1,  R6 = ( A0 += R4.L * R6.H )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	R7 = A1,  R6 = ( A0 = R2.H * R3.L )  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^R7 = ( A1 = R1.L * R0.H ) (M), A0 = R1.H * R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R1.L * R1.L, R6 = R1.H * R1.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R2.H * R7.L, R6 = R2.H * R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R2.L * R0.H (M), R6 = R2.H * R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R3.L * R3.L, R6 = R3.H * R3.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R4.L * R0.H, R6 = R4.H * R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R5.L * R5.L, R6 = R5.H * R5.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R5.L * R6.L (M), R6 = R5.H * R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^R7 = R7.L * R7.L, R6 = R7.H * R7.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R1.L * R1.L, R6 = R1.H * R1.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R2.H * R7.L, R6 = R2.H * R7.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R2.L * R0.H (M), R6 = R2.H * R0.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R3.L * R3.L, R6 = R3.H * R3.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R4.L * R0.H, R6 = R4.H * R0.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R5.L * R5.L, R6 = R5.H * R5.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R5.L * R6.L (M), R6 = R5.H * R6.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^R7 = R7.L * R7.L, R6 = R7.H * R7.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R1.L * R1.L, R6 = R1.H * R1.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R2.H * R7.L, R6 = R2.H * R7.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R2.L * R0.H (M), R6 = R2.H * R0.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R3.L * R3.L, R6 = R3.H * R3.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R4.L * R0.H, R6 = R4.H * R0.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R5.L * R5.L, R6 = R5.H * R5.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R5.L * R6.L (M), R6 = R5.H * R6.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^R7 = R7.L * R7.L, R6 = R7.H * R7.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R7 = R1.H * R2.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R7 = R4.H * R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^R7 = R4.L * R3.H;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R7 = R1.H * R2.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R7 = R4.H * R2.L (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^R7 = R4.L * R3.H (IS);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R7 = R1.H * R2.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R7 = R4.H * R2.L (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^R7 = R4.L * R3.H (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R7 = R1.H * R2.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R7 = R4.H * R2.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^R7 = R4.L * R3.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R7 = R1.H * R2.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R7 = R4.H * R2.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^R7 = R4.L * R3.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R1.L * R1.L, R6 = R1.H * R1.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R2.H * R7.L, R6 = R2.H * R7.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R2.L * R0.H (M), R6 = R2.H * R0.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R3.L * R3.L, R6 = R3.H * R3.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R4.L * R0.H, R6 = R4.H * R0.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R5.L * R5.L, R6 = R5.H * R5.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R5.L * R6.L (M), R6 = R5.H * R6.L (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^R7 = R7.L * R7.L, R6 = R7.H * R7.H (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R1.L * R1.L, R6 = R1.H * R1.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R2.H * R7.L, R6 = R2.H * R7.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R2.L * R0.H (M), R6 = R2.H * R0.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R3.L * R3.L, R6 = R3.H * R3.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R4.L * R0.H, R6 = R4.H * R0.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R5.L * R5.L, R6 = R5.H * R5.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R5.L * R6.L (M), R6 = R5.H * R6.L (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^R7 = R7.L * R7.L, R6 = R7.H * R7.H (FU);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s	/^	R7 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R0 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R0 BY R4.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R1 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R1 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R2 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R2 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R3 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af.s	/^	R7 = ASHIFT R7 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R0 BY R3.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R0 BY R4.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R1 BY R2.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R1 BY R5.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R2 BY R1.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R2 BY R6.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R3 BY R0.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_af_s.s	/^	R7 = ASHIFT R7 BY R7.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R0 BY R6.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R1 BY R5.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R3 BY R3.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R4 BY R2.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R5 BY R1.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R6 BY R0.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R0.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R1.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R2.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R3.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R4.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R5.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R6.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^R7 = ASHIFT R7 BY R7.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R0 BY R6.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R1 BY R5.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R3 BY R3.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R4 BY R2.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R5 BY R1.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R6 BY R0.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R0.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R1.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R2.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R3.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R4.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R5.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R6.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^R7 = ASHIFT R7 BY R7.L (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R6 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R0 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R1 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R2 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R5 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^R7 = ALIGN16 ( R7 , R6 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R6 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R0 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R1 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R2 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R5 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^R7 = ALIGN24 ( R7 , R6 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R6 , R7 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R0 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R1 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R2 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R5 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^R7 = ALIGN8 ( R7 , R6 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L (S); \/* r7 = 0x80000000 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L (S); \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L (V); \/* r4 = 0x04000400 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L (V); \/* r7 = 0x00080008 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L (V); \/* r7 = 0xe03ce03c *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L; \/* r7 = 0x01000100 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L; \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L; \/* r7 = 0xf80f080f *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^R7 = ASHIFT R2 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R2, R5 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R6, R7 ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R0 ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R1 ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R2 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R3 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R4 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^R7 = DEPOSIT( R7, R6 );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R6, R7.L ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R0.L ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R1.L ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R2.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R3.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R4.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R5.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^R7 = EXTRACT( R7, R6.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R0 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R0 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R0 BY R4.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R0 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R1 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R3 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R4 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^R7 = LSHIFT R7 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R0 BY R6.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R1 BY R5.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R3 BY R3.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R4 BY R2.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R5 BY R1.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R6 BY R0.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R0.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R1.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R2.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R3.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R4.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R5.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R6.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^R7 = LSHIFT R7 BY R7.L (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L (V); \/* r4 = 0x04000400 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L (V); \/* r7 = 0x00080008 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L (V); \/* r7 = 0x203c203c *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L; \/* r7 = 0x01000100 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L; \/* r7 = 0x080f080f *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L; \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R2 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^R7 = LSHIFT R4 BY R1.L; \/* r5 = 0xc000000c like LSHIFT *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R0.L , R6.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R1.L , R5.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R3.H , R3.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R4.L , R2.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R5.L , R1.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R6.H , R0.L );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R0.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R1.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R2.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R3.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R4.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R5.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R6.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^R7 = PACK( R7.H , R7.H );$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R0 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R1 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R3 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R4 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R5 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R6 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R4.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot.s	/^	R7 = ROT R7 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R0 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R1 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R3 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R4 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R4 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R5 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R6 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R0.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R1.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R2.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R3.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R4.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R5.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R6.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s	/^	R7 = ROT R7 BY R7.L;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R7 = VIT_MAX( R3 , R7 ) (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R7 = VIT_MAX( R7 , R1 ) (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R7 = VIT_MAX( R7 , R6 ) (ASL);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^R7 = VIT_MAX( R7 , R6 ) (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s	/^	R7 = A0.w;	\/* r5 = 0x00000000 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R7 = R1 >>> 3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^R7 = R7 << 20;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R7 = R1 >>> 3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^R7 = R7 << 20 (S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R7 = R0 >>> 1 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^R7 = R7 << 13 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R7 = R0 >>> 1 (V, S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^R7 = R7 << 13 (V , S);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 2 (V); \/* r7 = 0x00080008 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 31 (S); \/* r7 = 0x80000000 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 4;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 5 (S); \/* r7 = 0x80000000 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 5 (S); \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 << 5; \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 >>> 2 (V); \/* r4 = 0x04000400 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 >>> 2 (V); \/* r7 = 0xe03ce03c *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 >>> 4; \/* r7 = 0x01000100 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^R7 = R2 >>> 4; \/* r7 = 0xf80f080f *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R7 = R1 >> 3;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^R7 = R7 << 20;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R7 = R0 >> 11 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^R7 = R7 << 13 (V);$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 << 2 (V); \/* r7 = 0x00080008 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 << 4;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 << 5; \/* r7 = 0x81fc01e0 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 >> 2 (V); \/* r4 = 0x04000400 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 >> 2 (V); \/* r7 = 0x203c203c *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 >> 4; \/* r7 = 0x01000100 *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^R7 = R2 >> 4; \/* r7 = 0x080f080f *\/$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R7 = ROT R1 BY -9;$/;"	d
R7	sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s	/^	R7 = ROT R7 BY 25;$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R7 = [ I0 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R7 = [ I1 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R7 = [ I2 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s	/^	R7 = [ I3 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I0 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I0 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I1 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I1 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I2 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I2 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I3 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s	/^	R7 = [ I3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R7 = [ I0 ++ M3 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R7 = [ I1 ++ M2 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R7 = [ I2 ++ M0 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R7 = [ I2 ++ M1 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s	/^	R7 = [ I3 ++ M0 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s	/^	R7 = [ I3 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R7 = [ I3 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^	R7 = [ I3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R7 = [ I3 ++ M0 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s	/^	R7 = [ I3 ++ M2 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s	/^	R7 = [ I3 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R7 = [ I3 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^	R7 = [ I3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s	/^	R7 = [ I3 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R7 = [ I3 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^	R7 = [ I3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_except_illopcode.S	/^R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^    R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/c_except_user_mode.S	/^    R7 = RETI;$/;"	d
R7	sim/testsuite/sim/bfin/c_except_user_mode.S	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_disable.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_excpt.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^         R7 = ( A0 += A1 );$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_nested.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_nmi.S	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_pending.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R7 = 0;                                     \/\/ reset r7$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R7 = -7777 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^R7 = 0x789a (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s	/^	R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s	/^	R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R7 = 0x000f (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R7 = 0x00f0 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R7 = 0x0f00 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^R7 = 0xf000 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R7 = 0x000f (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R7 = 0x00f0 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R7 = 0x0f00 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^R7 = 0xf000 (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p.s	/^	R7 = [ P1 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s	/^	R7 = B [ P1 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s	/^	R7 = W [ P1 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ FP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ P1 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ P2 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ P3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ P4 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ P5 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^	R7 = [ SP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R7 = B [ FP -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R7 = B [ P4 -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^	R7 = B [ SP -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R7 = W [ FP -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^	R7 = W [ P4 -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R7 = B [ P1 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R7 = B [ P2 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^	R7 = B [ P5 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R7 = W [ P1 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R7 = W [ P2 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R7 = W [ P3 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^	R7 = W [ P5 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R7 = [ FP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R7 = [ P1 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R7 = [ P2 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R7 = [ P4 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s	/^	R7 = [ P5 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R7 = B [ FP ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s	/^	R7 = B [ P4 ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R7 = W [ FP ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s	/^	R7 = W [ P4 ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R7 = B [ P1 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R7 = B [ P2 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R7 = B [ P3 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^	R7 = B [ P5 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R7 = W [ P1 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R7 = W [ P2 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^	R7 = W [ P5 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ FP ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ FP -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P1 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P1 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P2 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P2 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P4 ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P4 -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P5 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = B [ P5 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ FP ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ FP -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P1 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P1 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P2 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P2 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P4 ++ ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P4 -- ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P5 ++ ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s	/^	R7 = W [ P5 -- ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s	/^	R7 = B [ P1 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s	/^	R7 = W [ P1 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R7 = [ FP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R7 = [ P3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R7 = [ P5 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R7 = [ P5 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^	R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R7 = [ P5 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^	R7 = [ SP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R7 = [ P2 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R7 = [ P3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R7 = [ P4 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R7 = [ P5 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^	R7 = [ SP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ FP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ FP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P1 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P1 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P2 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P2 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P3 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P3 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P4 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P4 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P5 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ P5 -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^	R7 = [ SP -- ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s	/^	R7 = [ FP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s	/^	R7 = [ FP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R7 = B [ FP + -97 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R7 = B [ P1 + 155 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R7 = B [ P2 + -147 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R7 = B [ P4 + 105 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^	R7 = B [ P5 + -107 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ FP + -98 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ P1 + 154 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ P2 + -146 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ P3 + -110 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ P4 + 106 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ P5 + -108 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^	R7 = W [ SP + 46 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ FP + -97 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ P1 + 155 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ P2 + -147 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ P3 + -111 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ P4 + 105 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ P5 + -107 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^	R7 = B [ SP + 43 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ FP + -98 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ P1 + 154 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ P2 + -146 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ P3 + -110 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ P4 + 106 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ P5 + -108 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^	R7 = W [ SP + 46 ] (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R7 = [ FP + -96 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R7 = [ P1 + 156 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R7 = [ P2 + -148 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R7 = [ P4 + 108 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^	R7 = [ P5 + -108 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R7 = B [ FP + 0x1065 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R7 = B [ P2 + -0x1011 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R7 = B [ P4 + -0x1035 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^	R7 = B [ SP + -0x1043 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R7 = W [ FP + 0x1064 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R7 = W [ P2 + -0x1022 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R7 = W [ P4 + -0x1052 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^	R7 = W [ SP + -0x1066 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R7 = [ FP + 0x1064 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R7 = [ P2 + -0x1024 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R7 = [ P4 + -0x1064 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^	R7 = [ SP + -0x1028 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R7 = [ FP + 0x2064 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R7 = [ P2 + -0x1024 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R7 = [ P4 + -0x1064 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	R7 = [ SP + -0x1028 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R7 = W [ FP + 64 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R7 = W [ P2 + 12 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R7 = W [ P4 + 32 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s	/^	R7 = W [ SP + 46 ] (Z);$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R7 = [ FP + 64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R7 = [ P2 + 24 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R7 = [ P4 + 64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_dreg.s	/^	R7 = [ SP + 28 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R7 = [ FP + 64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R7 = [ P2 + 24 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstii_st_preg.s	/^	R7 = [ P4 + 64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R7 = [ FP + 28 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	R7 = [ FP + 56 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R7 = [ FP + -128 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R7 = [ FP + -24 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R7 = [ FP + -64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^	R7 = [ FP + -92 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R7 = [ FP + -24 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^	R7 = [ FP + -64 ];$/;"	d
R7	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R7 <<= 31; \/* r5 = 0x80000000 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R7 >>= 31; \/* r5 = 0x00000000 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^R7 >>>= 31; \/* r5 = 0x00000000 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 15; \/* r7 = 0x00008444 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 15; \/* r7 = 0xFFFF0444 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 23; \/* r7 = 0x00000086 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 23; \/* r7 = 0xFFFFFF06 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 31; \/* r7 = 0x00000000 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 31; \/* r7 = 0xFFFFFFFF *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 7; \/* r7 = 0x00822222 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^R7 >>>= 7; \/* r7 = 0xFF022222 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R7 <<= 15;$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R7 <<= 23;$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R7 <<= 31;$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R7 <<= 7; \/* r7 = 0x01022222 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^R7 <<= 7;$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 15; \/* r7 = 0x00008444 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 15; \/* r7 = 0x00010444 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 23; \/* r7 = 0x00000086 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 23; \/* r7 = 0x00000106 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 31; \/* r7 = 0x00000000 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 31; \/* r7 = 0x00000001 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 7; \/* r7 = 0x00822222 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^R7 >>= 7; \/* r7 = 0x01022222 *\/$/;"	l
R7	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R7 = 0x16;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R7 = 0x46 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^R7 = 0x72 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R7 = 0x30;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R7 = 0x32;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R7 = 0x30;$/;"	d
R7	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	R7 = 0x70 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R7 = 0x00006789 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_loop.S	/^    R7 = [ P1 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^    R7 = RETI;$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^    R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^    R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/c_mmr_timer.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_mode_user.S	/^    R7 = RETI;$/;"	d
R7	sim/testsuite/sim/bfin/c_mode_user.S	/^R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_mode_user.S	/^R7 = I2;$/;"	d
R7	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s	/^	R7 = A1.w;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R7 = 0x0;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^        R7 = R7 + R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^	R7 = 0x7777 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^R7 = P5;$/;"	d
R7	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x38;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x48 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x58 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x68 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s	/^	R7 = 0x78 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x38;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x48 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x58 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x68 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s	/^	R7 = 0x78 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x38;$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x48 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x58 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x68 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s	/^	R7 = 0x78 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_acc_acc.s	/^	R7 = A1.x;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s	/^	R7 = A1.x;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = RETS;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	R7 = SP;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R4;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R5;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R6;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^R7 = R7;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = B1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = B2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = I1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = I2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = L0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = L1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = L2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = L3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = M0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = M1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = M2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R7 = I3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R7 = FP;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R7 = L0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	R7 = M0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R7 = B0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	R7 = M0;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = FP;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = P1;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = P4;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = P5;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^R7 = SP;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R7 = B3;$/;"	d
R7	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^R7 = M3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R7 = 0x208 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^        R7 = 0x2b8 (X);$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^    R7 = P4;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^    R7 = P4;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^    R7 = P2;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R7 = 0x00;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R7 = 0x08;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R7 = 0x18;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^        R7 = 0x28;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^    R7 = P3;$/;"	d
R7	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^   R7 = 19;$/;"	d
R7	sim/testsuite/sim/bfin/c_ujump.s	/^ R7 = 0x7777 (X);$/;"	d
R7	sim/testsuite/sim/bfin/cc5.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/cc5.S	/^	R7 = A0.x;$/;"	d
R7	sim/testsuite/sim/bfin/cc5.S	/^	R7 = A1.x;$/;"	d
R7	sim/testsuite/sim/bfin/cc5.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	R7 = RETX;$/;"	d
R7	sim/testsuite/sim/bfin/cec-ifetch.S	/^	R7 = RETX;$/;"	d
R7	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	R7 = 0 (x);$/;"	d
R7	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	R7 = [P2];$/;"	d
R7	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	R7 = -1;$/;"	d
R7	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	R7 = [P0];$/;"	d
R7	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/cec-system-call.S	/^	R7 = -1;$/;"	d
R7	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^		R7 = 10;$/;"	d
R7	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^    	R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R7 = BYTEOP1P (R1:0, R3:2) || R4 = [I##n];         EXP (R4, n); \\$/;"	d
R7	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R7 = BYTEOP2P (R1:0, R3:2) (TL)   || R4 = [I##n];         EXP (R4, n); \\$/;"	d
R7	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R7 = BYTEOP3P (R1:0, R3:2) (LO) || R4 = [I##n];         EXP (R4, n); \\$/;"	d
R7	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^	R7 = BYTEPACK (R0, R1) || R4 = [I##n];         EXP (R4, n); \\$/;"	d
R7	sim/testsuite/sim/bfin/double_prec_mult.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a4.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a7.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a7.s	/^	R7 = R0 +|- R1 (S);$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a7.s	/^	R7 = R0 +|- R1;$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a7.s	/^	R7 = R0 -|+ R1 (S);$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a7.s	/^	R7 = R0 -|- R1 (S);$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a8.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a8.s	/^	R7 = R0 + R1, R6 = R0 - R1 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/dsp_a8.s	/^	R7 = R0 + R1, R6 = R0 - R1 (S);$/;"	d
R7	sim/testsuite/sim/bfin/dsp_d1.s	/^	R7 = I0;$/;"	d
R7	sim/testsuite/sim/bfin/fact.s	/^	R7 = R0;$/;"	d
R7	sim/testsuite/sim/bfin/fact.s	/^	R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/fsm.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/i0.s	/^	R7 = 1023 (X);$/;"	d
R7	sim/testsuite/sim/bfin/issue124.s	/^	R7 = A0.w;	DBGA ( R7.H , 0 ); DBGA ( R7.L , 0 );$/;"	d
R7	sim/testsuite/sim/bfin/issue124.s	/^	R7 = A0.x;	DBGA ( R7.L , 0xff80 );$/;"	d
R7	sim/testsuite/sim/bfin/issue139.S	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/issue139.S	/^	R7 = ASTAT$/;"	d
R7	sim/testsuite/sim/bfin/issue139.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/issue139.S	/^	R7 = R1 +|+ R0, R6 = R1 -|- R0 (SCO , ASR);$/;"	d
R7	sim/testsuite/sim/bfin/issue140.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/issue144.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/issue144.s	/^	R7 = A0.x;$/;"	d
R7	sim/testsuite/sim/bfin/issue175.s	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/issue205.s	/^	R7 = -1000 (X);$/;"	d
R7	sim/testsuite/sim/bfin/issue83.s	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/l0.s	/^	R7 = [ P0 ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	R7 = RETX;	\/\/ get address of excepting instruction$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R0 & R1;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R0 ^ R1;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R0 | R1;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R2 & R3;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R2 ^ R3;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = R2 | R3;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = ~ R0;$/;"	d
R7	sim/testsuite/sim/bfin/logic.s	/^	R7 = ~ R2;$/;"	d
R7	sim/testsuite/sim/bfin/lsetup.s	/^	R7 = 4;$/;"	d
R7	sim/testsuite/sim/bfin/lsetup.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/lsetup.s	/^	R7 = 8;$/;"	d
R7	sim/testsuite/sim/bfin/m13.s	/^	R7 = A1,  R6 = A0  (IS);$/;"	d
R7	sim/testsuite/sim/bfin/m13.s	/^	R7 = A1,  R6 = A0;$/;"	d
R7	sim/testsuite/sim/bfin/m14.s	/^	R7 = A1,  R6 = A0  (FU);$/;"	d
R7	sim/testsuite/sim/bfin/m15.s	/^	R7 = A1,  R6 = A0  (ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/m15.s	/^	R7 = A1,  R6 = A0  (S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/m2.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/m2.s	/^	R7 = ASTAT;	_dbg astat;$/;"	d
R7	sim/testsuite/sim/bfin/m2.s	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/m5.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/m5.s	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/neg-2.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/neg-3.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/neg.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/quadaddsub.s	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/random_0010.S	/^	R7 = R3 << 0x1f (V, S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0020.S	/^	R7 = (A1 += R2.L * R6.L) (M, IU);$/;"	d
R7	sim/testsuite/sim/bfin/random_0020.S	/^	R7 = (A1 -= R0.L * R1.L) (M, IU);$/;"	d
R7	sim/testsuite/sim/bfin/random_0020.S	/^	R7 = (A1 -= R3.L * R3.H) (M, IU);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = ASHIFT R3 BY R3.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = ASHIFT R3 BY R7.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = ASHIFT R5 BY R7.L (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R2 << 0x8 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R2 << 0xa (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R3 << 0x6 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R5 << 0x13 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R5 << 0x19 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R6 << 0x14 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R6 << 0x8 (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R7 << 0x1d (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0024.S	/^	R7 = R7 << 0xe (S);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R0 >>> 0x10 (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R2 >>> 0x1f (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R6 >>> 0x10 (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R6 >>> 0x1f (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R7 >>> 0x10 (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0025.S	/^	R7 = R7 >>> 0x1e (V);$/;"	d
R7	sim/testsuite/sim/bfin/random_0027.S	/^	R7 = (A1 -= R4.L * R1.L) (M, IS);$/;"	d
R7	sim/testsuite/sim/bfin/random_0028.S	/^	R7 = (A1 += R1.L * R7.H) (M, S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/random_0028.S	/^	R7 = (A1 -= R4.L * R2.L) (M, S2RND);$/;"	d
R7	sim/testsuite/sim/bfin/random_0029.S	/^	R7 = (A1 += R0.L * R4.L) (M, ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/random_0029.S	/^	R7 = (A1 += R0.L * R5.L) (M, ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/random_0029.S	/^	R7 = (A1 += R1.L * R3.H) (M, ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/random_0029.S	/^	R7 = (A1 += R4.L * R1.L) (M, ISS2);$/;"	d
R7	sim/testsuite/sim/bfin/s1.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/s13.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s13.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/s14.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s14.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/s14.s	/^	R7 = CC;	DBGA ( R7.L , 0x0000 );$/;"	d
R7	sim/testsuite/sim/bfin/s14.s	/^	R7 = CC;	DBGA ( R7.L , 0x0001 );$/;"	d
R7	sim/testsuite/sim/bfin/s15.s	/^	R7 = EXTRACT( R0, R1.L ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/s15.s	/^	R7 = EXTRACT( R0, R1.L ) (Z);$/;"	d
R7	sim/testsuite/sim/bfin/s16.s	/^	R7 = DEPOSIT( R0, R1 ) (X);$/;"	d
R7	sim/testsuite/sim/bfin/s16.s	/^	R7 = DEPOSIT( R0, R1 );$/;"	d
R7	sim/testsuite/sim/bfin/s17.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s18.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s19.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s21.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s21.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/s21.s	/^	R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/s3.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s4.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s4.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/s4.s	/^	R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/s5.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s5.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/s5.s	/^	R7 = CC;$/;"	d
R7	sim/testsuite/sim/bfin/s6.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/s7.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/s8.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/s9.s	/^	R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/s9.s	/^	R7 = 1;$/;"	d
R7	sim/testsuite/sim/bfin/saatest.s	/^	R7 = R2 + R3 (NS);$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui2.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_bug_ui3.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R7 = A1.X; CHECKREG(R7, 0);$/;"	d
R7	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R7 = A1;   CHECKREG(R7, 1);$/;"	d
R7	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    R7 = CC;   CHECKREG(R7, 0);$/;"	d
R7	sim/testsuite/sim/bfin/se_cc_kill.S	/^    R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_illegalcombination.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_kills2.S	/^    R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R7 = P1;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R7 = 0;$/;"	d
R7	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R7 = RETX;$/;"	d
R7	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^    R7 = [ P0 ];          \/\/ cause DAG PROTECTION VIOLATION (p0 is an MMR)$/;"	d
R7	sim/testsuite/sim/bfin/se_ssync.S	/^    R7 = [ P5 ];      \/\/ read back MMRs$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R7 = RETX;      \/\/ Fix up return address$/;"	d
R7	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^    R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/seqstat.s	/^	R7 = SEQSTAT;$/;"	d
R7	sim/testsuite/sim/bfin/stk.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/stk.s	/^	R7 = R7 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/stk2.s	/^	R7 = 0x1234 (X);$/;"	d
R7	sim/testsuite/sim/bfin/stk2.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/stk2.s	/^	R7 = R7 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/stk2.s	/^	R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/stk3.s	/^	R7 = 0x1234 (X);$/;"	d
R7	sim/testsuite/sim/bfin/stk3.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/stk3.s	/^	R7 = R7 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/stk4.s	/^	R7 = 0x1234 (X);$/;"	d
R7	sim/testsuite/sim/bfin/stk4.s	/^	R7 = 7;$/;"	d
R7	sim/testsuite/sim/bfin/stk4.s	/^	R7 = R7 ^ R7;$/;"	d
R7	sim/testsuite/sim/bfin/stk4.s	/^	R7 = [ SP ++ ];$/;"	d
R7	sim/testsuite/sim/bfin/vec-abs-2.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vec-abs-3.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vec-abs.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vec-neg-2.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vec-neg-3.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vec-neg.S	/^	R7 = ASTAT;$/;"	d
R7	sim/testsuite/sim/bfin/vit_max.s	/^	R7 = VIT_MAX (R1, R0) (ASR);$/;"	d
R7	sim/testsuite/sim/bfin/viterbi2.s	/^	R7 = A0.w;$/;"	d
R7	sim/testsuite/sim/bfin/zcall.s	/^	R7 = 3;$/;"	d
R7	sim/testsuite/sim/bfin/zcall.s	/^	R7 = [ FP + 8 ];$/;"	d
R7_REGNUM	sim/h8300/sim-main.h	/^  R7_REGNUM = 7,$/;"	e	enum:h8_regnum
R8	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R8	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R8	sim/aarch64/cpustate.h	/^  R8,$/;"	e	enum:GReg
R8_NAMES	opcodes/xc16x-desc.h	/^} R8_NAMES;$/;"	t	typeref:enum:r8_names
R9	gdb/stubs/m32r-stub.c	/^  R8, R9, R10, R11, R12, R13, R14, R15,$/;"	e	enum:regnames	file:
R9	gdb/stubs/sh-stub.c	/^    R8, R9, R10, R11, R12, R13, R14,$/;"	e	enum:regnames	file:
R9	sim/aarch64/cpustate.h	/^  R9,$/;"	e	enum:GReg
RA	bfd/elfxx-mips.c	13099;"	d	file:
RA	gdb/m32c-tdep.c	741;"	d	file:
RA	include/opcode/cr16.h	/^  era = 14, sp = 15, RA,$/;"	e	enum:__anon1324
RA	opcodes/alpha-opc.c	206;"	d	file:
RA	opcodes/arc-opc.c	1806;"	d	file:
RA	opcodes/nds32-asm.c	217;"	d	file:
RA	opcodes/ppc-opc.c	2132;"	d	file:
RA	sim/microblaze/microblaze.h	30;"	d
RA	sim/mips/sim-main.h	422;"	d
RA0	opcodes/ppc-opc.c	2137;"	d	file:
RA16	opcodes/arc-opc.c	1826;"	d	file:
RA5	opcodes/nds32-asm.c	219;"	d	file:
RAB	opcodes/ppc-opc.c	1789;"	d	file:
RABS	bfd/pdp11.c	176;"	d	file:
RAD	opcodes/arc-opc.c	1819;"	d	file:
RAIDX	sim/mips/sim-main.h	421;"	d
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 12;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 2;    \/\/ RTN   \/\/ exception because we execute this in USER mode$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_disable.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^RAISE 7;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 12;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 15;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 5;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 8;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 12;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 15;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_pending.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_pending.S	/^RAISE 7;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RAISE 8;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RAISE 9;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_timer.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RAISE 12;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RAISE 13;$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 12;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 15;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 12;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 10;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 11;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 12;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 13;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 14;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 15;   \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 15;   \/\/ after we RTI, INT 15 should be taken,& return to BEGIN in$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 2;    \/\/ RTN$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 5;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 6;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 7;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 8;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RAISE 9;    \/\/ RTI$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^RAISE 15;    \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_bug_ui.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_cc_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_cof.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_event_quad.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 10;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 11;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 12;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 13;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 14;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 2;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 5;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 6;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 7;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 8;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RAISE 9;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_kills2.S	/^RAISE 13;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_disable.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_lr.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_ppm.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RAISE 2;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RAISE 5;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_mv2lp.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_popkill.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 10;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 11;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 12;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 13;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 14;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 2;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 5;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 6;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 7;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 8;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_rts_rti.S	/^RAISE 9;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_stall_if2.S	/^RAISE 15;$/;"	l
RAISE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RAISE 15;       \/\/ after we RTI, INT 15 should be taken$/;"	l
RAISE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RAISE 15;$/;"	l
RAISE_EXCEPTION	sim/sh/interp.c	268;"	d	file:
RAISE_EXCEPTIONS	sim/aarch64/simulator.c	8284;"	d	file:
RAISE_EXCEPTION_IF_IN_DELAY_SLOT	sim/sh/interp.c	271;"	d	file:
RAL	opcodes/ppc-opc.c	2149;"	d	file:
RAM	opcodes/ppc-opc.c	2154;"	d	file:
RAMPZ	sim/avr/interp.c	64;"	d	file:
RAM_BIAS	gdb/ft32-tdep.c	46;"	d	file:
RAM_BIAS	sim/ft32/interp.c	53;"	d	file:
RAM_END	sim/erc32/erc32.c	199;"	d	file:
RAM_END_SLITE	sim/erc32/erc32.c	204;"	d	file:
RAM_MASK	sim/erc32/erc32.c	200;"	d	file:
RAM_MASK_SLITE	sim/erc32/erc32.c	205;"	d	file:
RAM_START	sim/erc32/erc32.c	198;"	d	file:
RAM_START_SLITE	sim/erc32/erc32.c	203;"	d	file:
RAN	include/opcode/tic6x-opcode-table.h	34;"	d
RAN	include/opcode/tic6x-opcode-table.h	3588;"	d
RANDOM_BITS	gdb/gnulib/import/tempname.c	78;"	d	file:
RANDOM_DATA_SIZE	gdb/testsuite/gdb.base/remote.c	29;"	d	file:
RANDOM_DATA_SIZE	gdb/testsuite/gdb.base/remote.c	36;"	d	file:
RAND_HEAD_LEN	zlib/contrib/minizip/crypt.h	84;"	d
RANGE	bfd/elf32-rl78.c	828;"	d	file:
RANGE	bfd/elf32-rx.c	674;"	d	file:
RANGE_CHECK	gdb/language.h	518;"	d
RANK	zlib/deflate.c	155;"	d	file:
RANLIBMAG	include/aout/ranlib.h	35;"	d
RANLIBSKEW	include/aout/ranlib.h	36;"	d
RAOPT	opcodes/ppc-opc.c	2165;"	d	file:
RAQ	opcodes/ppc-opc.c	2142;"	d	file:
RAS	opcodes/aarch64-tbl.h	2173;"	d
RAS	opcodes/ppc-opc.c	2160;"	d	file:
RAVENSCAR_THREAD_H	gdb/ravenscar-thread.h	21;"	d
RAWHZ	gdb/ser-go32.c	138;"	d	file:
RAWLEN	zlib/examples/fitblk.c	68;"	d	file:
RAW_FUNCTION_ADDRESS_FORMAT	gdb/infcall.c	46;"	d	file:
RAW_FUNCTION_ADDRESS_SIZE	gdb/infcall.c	47;"	d	file:
RAX	opcodes/ppc-opc.c	2143;"	d	file:
RA_CHK	opcodes/arc-opc.c	1808;"	d	file:
RA_LOW	opcodes/microblaze-opcm.h	128;"	d
RA_MASK	opcodes/microblaze-opcm.h	134;"	d
RA_MASK	opcodes/ppc-opc.c	2133;"	d	file:
RA_REGISTER_MASK	bfd/elf32-ppc.c	57;"	d	file:
RA_REGISTER_SHIFT	bfd/elf32-ppc.c	59;"	d	file:
RA_S	opcodes/arc-opc.c	1827;"	d	file:
RB	opcodes/alpha-opc.c	208;"	d	file:
RB	opcodes/arc-opc.c	1810;"	d	file:
RB	opcodes/nds32-asm.c	218;"	d	file:
RB	opcodes/ppc-opc.c	2169;"	d	file:
RB	opcodes/rl78-decode.c	66;"	d	file:
RB	sim/cr16/cr16_sim.h	389;"	d
RB	sim/d10v/d10v_sim.h	447;"	d
RB	sim/microblaze/microblaze.h	31;"	d
RB16	opcodes/arc-opc.c	1829;"	d	file:
RB16dup	opcodes/arc-opc.c	1832;"	d	file:
RBA	gdb/m32c-tdep.c	763;"	d	file:
RBA	opcodes/alpha-opc.c	239;"	d	file:
RBAT	sim/sh/interp.c	577;"	d	file:
RBD	gdb/m32c-tdep.c	757;"	d	file:
RBOPT	opcodes/ppc-opc.c	2184;"	d	file:
RBSS	bfd/pdp11.c	179;"	d	file:
RBSY	sim/bfin/dv-bfin_spi.h	47;"	d
RBX	opcodes/ppc-opc.c	2180;"	d	file:
RB_CHK	opcodes/arc-opc.c	1812;"	d	file:
RB_LOW	opcodes/microblaze-opcm.h	129;"	d
RB_MASK	opcodes/microblaze-opcm.h	135;"	d
RB_MASK	opcodes/ppc-opc.c	2170;"	d	file:
RB_S	opcodes/arc-opc.c	1830;"	d	file:
RB_Sdup	opcodes/arc-opc.c	1833;"	d	file:
RBdup	opcodes/arc-opc.c	1816;"	d	file:
RC	gdb/m32c-tdep.c	746;"	d	file:
RC	opcodes/alpha-opc.c	210;"	d	file:
RC	opcodes/arc-opc.c	1814;"	d	file:
RC	opcodes/ppc-opc.c	2188;"	d	file:
RC16	opcodes/arc-opc.c	1835;"	d	file:
RCA	opcodes/alpha-opc.c	243;"	d	file:
RCD	opcodes/arc-opc.c	1821;"	d	file:
RCOND	opcodes/sparc-opc.c	193;"	d	file:
RCPC	opcodes/aarch64-tbl.h	2180;"	d
RCPC_INSN	opcodes/aarch64-tbl.h	2219;"	d
RC_S	opcodes/arc-opc.c	1836;"	d	file:
RD	include/opcode/sparc.h	311;"	d
RD	opcodes/ppc-opc.c	2197;"	d	file:
RD	sim/mcore/interp.c	265;"	d	file:
RD	sim/microblaze/microblaze.h	29;"	d
RD0	opcodes/m10300-opc.c	279;"	d	file:
RD16	include/opcode/h8300.h	/^  RD16 =	DST | L_16 | REG,$/;"	e	enum:h8_flags
RD2	opcodes/m10300-opc.c	282;"	d	file:
RD32	include/opcode/h8300.h	/^  RD32 =	DST | L_32 | REG,$/;"	e	enum:h8_flags
RD8	include/opcode/h8300.h	/^  RD8  =	DST | L_8  | REG,$/;"	e	enum:h8_flags
RDAT	sim/sh/interp.c	588;"	d	file:
RDATA	bfd/pdp11.c	178;"	d	file:
RDBR_CORE	sim/bfin/dv-bfin_spi.h	26;"	d
RDBR_DMA	sim/bfin/dv-bfin_spi.h	28;"	d
RDCHECK	sim/rx/mem.c	26;"	d	file:
RDDEC	include/opcode/h8300.h	/^  RDDEC =	DST | DEC,$/;"	e	enum:h8_flags
RDEP	include/opcode/ia64.h	273;"	d
RDIError_AddressException	sim/arm/dbg_rdi.h	31;"	d
RDIError_BadCPUStateSetting	sim/arm/dbg_rdi.h	43;"	d
RDIError_BadCoProState	sim/arm/dbg_rdi.h	46;"	d
RDIError_BadConfigData	sim/arm/dbg_rdi.h	61;"	d
RDIError_BadImageFormat	sim/arm/dbg_rdi.h	67;"	d
RDIError_BadInstruction	sim/arm/dbg_rdi.h	41;"	d
RDIError_BadPointSize	sim/arm/dbg_rdi.h	49;"	d
RDIError_BadPointType	sim/arm/dbg_rdi.h	47;"	d
RDIError_BigEndian	sim/arm/dbg_rdi.h	71;"	d
RDIError_BranchThrough0	sim/arm/dbg_rdi.h	35;"	d
RDIError_BreakpointReached	sim/arm/dbg_rdi.h	52;"	d
RDIError_BufferFull	sim/arm/dbg_rdi.h	63;"	d
RDIError_CantLoadConfig	sim/arm/dbg_rdi.h	60;"	d
RDIError_CantSetPoint	sim/arm/dbg_rdi.h	57;"	d
RDIError_DataAbort	sim/arm/dbg_rdi.h	30;"	d
RDIError_Error	sim/arm/dbg_rdi.h	34;"	d
RDIError_FIQ	sim/arm/dbg_rdi.h	33;"	d
RDIError_IRQ	sim/arm/dbg_rdi.h	32;"	d
RDIError_IllegalInstruction	sim/arm/dbg_rdi.h	42;"	d
RDIError_IncompatibleRDILevels	sim/arm/dbg_rdi.h	58;"	d
RDIError_InsufficientPrivilege	sim/arm/dbg_rdi.h	74;"	d
RDIError_LittleEndian	sim/arm/dbg_rdi.h	70;"	d
RDIError_NoError	sim/arm/dbg_rdi.h	24;"	d
RDIError_NoMorePoints	sim/arm/dbg_rdi.h	51;"	d
RDIError_NoSuchConfig	sim/arm/dbg_rdi.h	62;"	d
RDIError_NoSuchPoint	sim/arm/dbg_rdi.h	54;"	d
RDIError_NotInDownload	sim/arm/dbg_rdi.h	65;"	d
RDIError_NotInitialised	sim/arm/dbg_rdi.h	37;"	d
RDIError_OutOfStore	sim/arm/dbg_rdi.h	64;"	d
RDIError_PointInUse	sim/arm/dbg_rdi.h	66;"	d
RDIError_PrefetchAbort	sim/arm/dbg_rdi.h	29;"	d
RDIError_ProgramFinishedInStep	sim/arm/dbg_rdi.h	55;"	d
RDIError_Reset	sim/arm/dbg_rdi.h	26;"	d
RDIError_SoftInitialiseError	sim/arm/dbg_rdi.h	72;"	d
RDIError_SoftwareInterrupt	sim/arm/dbg_rdi.h	28;"	d
RDIError_TargetRunning	sim/arm/dbg_rdi.h	68;"	d
RDIError_UnableToInitialise	sim/arm/dbg_rdi.h	38;"	d
RDIError_UnableToTerminate	sim/arm/dbg_rdi.h	40;"	d
RDIError_UndefinedInstruction	sim/arm/dbg_rdi.h	27;"	d
RDIError_UndefinedMessage	sim/arm/dbg_rdi.h	76;"	d
RDIError_UnimplementedMessage	sim/arm/dbg_rdi.h	75;"	d
RDIError_UnimplementedSize	sim/arm/dbg_rdi.h	50;"	d
RDIError_UnimplementedType	sim/arm/dbg_rdi.h	48;"	d
RDIError_UnknownCoPro	sim/arm/dbg_rdi.h	44;"	d
RDIError_UnknownCoProState	sim/arm/dbg_rdi.h	45;"	d
RDIError_UserInterrupt	sim/arm/dbg_rdi.h	56;"	d
RDIError_WatchpointAccessed	sim/arm/dbg_rdi.h	53;"	d
RDIError_WrongByteSex	sim/arm/dbg_rdi.h	39;"	d
RDINC	include/opcode/h8300.h	/^  RDINC =	DST | INC,$/;"	e	enum:h8_flags
RDIND	include/opcode/h8300.h	/^  RDIND =	DST | IND,$/;"	e	enum:h8_flags
RDMA	opcodes/aarch64-tbl.h	2170;"	d
RDMA_INSN	opcodes/aarch64-tbl.h	2204;"	d
RDP	include/opcode/h8300.h	/^  RDP =		DST | L_P | REG,$/;"	e	enum:h8_flags
RDPOSTDEC	include/opcode/h8300.h	/^  RDPOSTDEC =	DST | POSTDEC,$/;"	e	enum:h8_flags
RDPOSTINC	include/opcode/h8300.h	/^  RDPOSTINC =	DST | POSTINC,$/;"	e	enum:h8_flags
RDPREDEC	include/opcode/h8300.h	/^  RDPREDEC =	DST | PREDEC,$/;"	e	enum:h8_flags
RDPREINC	include/opcode/h8300.h	/^  RDPREINC =	DST | PREINC,$/;"	e	enum:h8_flags
RDPSR	sim/erc32/exec.c	166;"	d	file:
RDR0	gdb/stubs/sh-stub.c	1351;"	d	file:
RDR1	gdb/stubs/sh-stub.c	1358;"	d	file:
RDR1	sim/sh/interp.c	739;"	d	file:
RDST	opcodes/d10v-opc.c	108;"	d	file:
RDSTE	opcodes/d10v-opc.c	118;"	d	file:
RDTBR	sim/erc32/exec.c	168;"	d	file:
RDWIM	sim/erc32/exec.c	167;"	d	file:
RDY	sim/erc32/exec.c	165;"	d	file:
RD_1	opcodes/micromips-opc.c	212;"	d	file:
RD_1	opcodes/mips-opc.c	233;"	d	file:
RD_1	opcodes/mips16-opc.c	167;"	d	file:
RD_16	opcodes/mips16-opc.c	189;"	d	file:
RD_2	opcodes/micromips-opc.c	213;"	d	file:
RD_2	opcodes/mips-opc.c	234;"	d	file:
RD_2	opcodes/mips16-opc.c	168;"	d	file:
RD_3	opcodes/micromips-opc.c	214;"	d	file:
RD_3	opcodes/mips-opc.c	235;"	d	file:
RD_3	opcodes/mips16-opc.c	169;"	d	file:
RD_31	opcodes/micromips-opc.c	224;"	d	file:
RD_31	opcodes/mips-opc.c	237;"	d	file:
RD_31	opcodes/mips16-opc.c	193;"	d	file:
RD_4	opcodes/micromips-opc.c	215;"	d	file:
RD_4	opcodes/mips-opc.c	236;"	d	file:
RD_4	opcodes/mips16-opc.c	170;"	d	file:
RD_C0	opcodes/micromips-opc.c	232;"	d	file:
RD_C0	opcodes/mips-opc.c	244;"	d	file:
RD_C0	opcodes/mips16-opc.c	178;"	d	file:
RD_C1	opcodes/micromips-opc.c	233;"	d	file:
RD_C1	opcodes/mips-opc.c	245;"	d	file:
RD_C2	opcodes/micromips-opc.c	234;"	d	file:
RD_C2	opcodes/mips-opc.c	246;"	d	file:
RD_C3	opcodes/mips-opc.c	247;"	d	file:
RD_CC	opcodes/micromips-opc.c	231;"	d	file:
RD_CC	opcodes/mips-opc.c	243;"	d	file:
RD_EVEN	opcodes/ppc-opc.c	2200;"	d	file:
RD_G0	include/opcode/sparc.h	321;"	d
RD_HI	opcodes/micromips-opc.c	241;"	d	file:
RD_HI	opcodes/mips-opc.c	256;"	d	file:
RD_HI	opcodes/mips16-opc.c	183;"	d	file:
RD_HILO	opcodes/micromips-opc.c	247;"	d	file:
RD_HILO	opcodes/mips-opc.c	264;"	d	file:
RD_LO	opcodes/micromips-opc.c	244;"	d	file:
RD_LO	opcodes/mips-opc.c	260;"	d	file:
RD_LO	opcodes/mips16-opc.c	184;"	d	file:
RD_LOW	opcodes/microblaze-opcm.h	127;"	d
RD_MACC	opcodes/mips-opc.c	274;"	d	file:
RD_MASK	opcodes/microblaze-opcm.h	133;"	d
RD_MMR	sim/testsuite/sim/bfin/test.h	82;"	d
RD_PC	opcodes/mips16-opc.c	194;"	d	file:
RD_RDY	sim/bfin/dv-bfin_nfc.h	35;"	d
RD_SP	opcodes/mips-opc.c	267;"	d	file:
RD_SP	opcodes/mips16-opc.c	190;"	d	file:
RD_T	opcodes/mips16-opc.c	174;"	d	file:
RD_a	opcodes/micromips-opc.c	260;"	d	file:
RD_a	opcodes/mips-opc.c	380;"	d	file:
RD_pc	opcodes/micromips-opc.c	225;"	d	file:
RD_pc	opcodes/mips-opc.c	276;"	d	file:
RD_sp	opcodes/micromips-opc.c	222;"	d	file:
RE	sim/bfin/dv-bfin_emac.h	25;"	d
RE	sim/sh/interp.c	428;"	d	file:
READ	bfd/ecoff.c	3747;"	d	file:
READ	bfd/ecoff.c	3783;"	d	file:
READ	bfd/elf64-alpha.c	1389;"	d	file:
READ	bfd/elf64-alpha.c	1415;"	d	file:
READ	bfd/elfxx-mips.c	1344;"	d	file:
READ	bfd/elfxx-mips.c	1370;"	d	file:
READ20	bfd/coff-rs6000.c	1770;"	d	file:
READDIR_RESULT_INITIALIZER	gdb/gnulib/import/glob.c	166;"	d	file:
READELF	gdb/contrib/test_pubnames_and_indexes.py	/^READELF = None$/;"	v
READERR	readline/readline.h	801;"	d
READLINE_CALLBACKS	readline/rlconf.h	56;"	d
READLINE_LIBRARY	readline/bind.c	22;"	d	file:
READLINE_LIBRARY	readline/callback.c	22;"	d	file:
READLINE_LIBRARY	readline/compat.c	22;"	d	file:
READLINE_LIBRARY	readline/complete.c	22;"	d	file:
READLINE_LIBRARY	readline/display.c	22;"	d	file:
READLINE_LIBRARY	readline/funmap.c	22;"	d	file:
READLINE_LIBRARY	readline/histexpand.c	22;"	d	file:
READLINE_LIBRARY	readline/histfile.c	26;"	d	file:
READLINE_LIBRARY	readline/history.c	25;"	d	file:
READLINE_LIBRARY	readline/histsearch.c	22;"	d	file:
READLINE_LIBRARY	readline/input.c	22;"	d	file:
READLINE_LIBRARY	readline/isearch.c	28;"	d	file:
READLINE_LIBRARY	readline/keymaps.c	22;"	d	file:
READLINE_LIBRARY	readline/kill.c	22;"	d	file:
READLINE_LIBRARY	readline/macro.c	22;"	d	file:
READLINE_LIBRARY	readline/mbutil.c	22;"	d	file:
READLINE_LIBRARY	readline/misc.c	22;"	d	file:
READLINE_LIBRARY	readline/nls.c	22;"	d	file:
READLINE_LIBRARY	readline/parens.c	22;"	d	file:
READLINE_LIBRARY	readline/readline.c	23;"	d	file:
READLINE_LIBRARY	readline/rltty.c	23;"	d	file:
READLINE_LIBRARY	readline/savestring.c	22;"	d	file:
READLINE_LIBRARY	readline/search.c	22;"	d	file:
READLINE_LIBRARY	readline/shell.c	23;"	d	file:
READLINE_LIBRARY	readline/signals.c	22;"	d	file:
READLINE_LIBRARY	readline/terminal.c	22;"	d	file:
READLINE_LIBRARY	readline/text.c	22;"	d	file:
READLINE_LIBRARY	readline/undo.c	23;"	d	file:
READLINE_LIBRARY	readline/util.c	22;"	d	file:
READLINE_LIBRARY	readline/vi_mode.c	23;"	d	file:
READLINE_LIBRARY	readline/xfree.c	22;"	d	file:
READLINE_LIBRARY	readline/xmalloc.c	22;"	d	file:
READNOW_READNEVER_HELP	gdb/symfile.c	3768;"	d	file:
READ_16	sim/d10v/d10v_sim.h	468;"	d
READ_16	zlib/contrib/minizip/mztools.c	15;"	d	file:
READ_32	zlib/contrib/minizip/mztools.c	16;"	d	file:
READ_64	sim/d10v/d10v_sim.h	470;"	d
READ_8	zlib/contrib/minizip/mztools.c	14;"	d	file:
READ_BUFFER_LEN	gdb/gdbserver/win32-low.c	757;"	d	file:
READ_BUFFER_LEN	gdb/gdbserver/win32-low.c	795;"	d	file:
READ_BUSERROR	sim/sh/interp.c	337;"	d	file:
READ_LEB128	bfd/wasm-module.c	167;"	d	file:
READ_PORT	libiberty/pex-common.h	46;"	d
READ_WATCHFLAG	gdb/procfs.c	/^enum { READ_WATCHFLAG  = WA_READ,$/;"	e	enum:__anon1748	file:
READ_WP	gdb/mi/mi-cmd-break.c	/^  READ_WP,$/;"	e	enum:wp_type	file:
REAL	bfd/linker.c	565;"	d	file:
REAL	bfd/linker.c	566;"	d	file:
REAL	bfd/linker.c	593;"	d	file:
REALLOC	libiberty/regex.c	2004;"	d	file:
REALLOC	libiberty/regex.c	2007;"	d	file:
REALLY_MINUS_1	gdb/testsuite/gdb.compile/compile.c	/^  REALLY_MINUS_1 = -1UL,$/;"	e	enum:ulonger_enum_type	file:
REALPATH_LIMIT	libiberty/lrealpath.c	61;"	d	file:
REALPATH_LIMIT	libiberty/lrealpath.c	64;"	d	file:
REALTIME_HI	gdb/common/signals.c	37;"	d	file:
REALTIME_HI	gdb/common/signals.c	40;"	d	file:
REALTIME_HI	gdb/config/nm-nto.h	27;"	d
REALTIME_LO	gdb/common/signals.c	36;"	d	file:
REALTIME_LO	gdb/common/signals.c	39;"	d	file:
REALTIME_LO	gdb/config/nm-nto.h	26;"	d
REAL_DIR_ENTRY	readline/posixdir.h	56;"	d
REAL_DIR_ENTRY	readline/posixdir.h	58;"	d
REAL_LIBC	readline/examples/rl-fgets.c	133;"	d	file:
REAL_LIBC	readline/examples/rl-fgets.c	135;"	d	file:
RECORD_ALIGN	bfd/elf32-avr.h	/^    RECORD_ALIGN = 2,$/;"	e	enum:avr_property_record::__anon1085
RECORD_ALIGN_AND_FILL	bfd/elf32-avr.h	/^    RECORD_ALIGN_AND_FILL = 3$/;"	e	enum:avr_property_record::__anon1085
RECORD_ARCH_GET_FS	gdb/amd64-linux-tdep.c	1449;"	d	file:
RECORD_ARCH_GET_GS	gdb/amd64-linux-tdep.c	1450;"	d	file:
RECORD_BTRACE_H	gdb/record-btrace.h	23;"	d
RECORD_FULL_FILE_MAGIC	gdb/record-full.c	69;"	d	file:
RECORD_FULL_H	gdb/record-full.h	21;"	d
RECORD_FULL_IS_REPLAY	gdb/record-full.c	66;"	d	file:
RECORD_METHOD_BTRACE	gdb/record.h	/^  RECORD_METHOD_BTRACE$/;"	e	enum:record_method
RECORD_METHOD_FULL	gdb/record.h	/^  RECORD_METHOD_FULL,$/;"	e	enum:record_method
RECORD_METHOD_NONE	gdb/record.h	/^  RECORD_METHOD_NONE,$/;"	e	enum:record_method
RECORD_MSGCTL	gdb/linux-record.c	69;"	d	file:
RECORD_MSGGET	gdb/linux-record.c	68;"	d	file:
RECORD_MSGRCV	gdb/linux-record.c	67;"	d	file:
RECORD_MSGSND	gdb/linux-record.c	66;"	d	file:
RECORD_ORG	bfd/elf32-avr.h	/^    RECORD_ORG = 0,$/;"	e	enum:avr_property_record::__anon1085
RECORD_ORG_AND_FILL	bfd/elf32-avr.h	/^    RECORD_ORG_AND_FILL = 1,$/;"	e	enum:avr_property_record::__anon1085
RECORD_PRINT_INDENT_CALLS	gdb/record.h	/^  RECORD_PRINT_INDENT_CALLS = (1 << 2)$/;"	e	enum:record_print_flag
RECORD_PRINT_INSN_RANGE	gdb/record.h	/^  RECORD_PRINT_INSN_RANGE = (1 << 1),$/;"	e	enum:record_print_flag
RECORD_PRINT_SRC_LINE	gdb/record.h	/^  RECORD_PRINT_SRC_LINE = (1 << 0),$/;"	e	enum:record_print_flag
RECORD_PTRACE_PEEKDATA	gdb/linux-record.c	33;"	d	file:
RECORD_PTRACE_PEEKTEXT	gdb/linux-record.c	32;"	d	file:
RECORD_PTRACE_PEEKUSR	gdb/linux-record.c	34;"	d	file:
RECORD_Q_GETFMT	gdb/linux-record.c	79;"	d	file:
RECORD_Q_GETINFO	gdb/linux-record.c	80;"	d	file:
RECORD_Q_GETQUOTA	gdb/linux-record.c	81;"	d	file:
RECORD_Q_XGETQSTAT	gdb/linux-record.c	82;"	d	file:
RECORD_Q_XGETQUOTA	gdb/linux-record.c	83;"	d	file:
RECORD_SEMCTL	gdb/linux-record.c	64;"	d	file:
RECORD_SEMGET	gdb/linux-record.c	63;"	d	file:
RECORD_SEMOP	gdb/linux-record.c	62;"	d	file:
RECORD_SEMTIMEDOP	gdb/linux-record.c	65;"	d	file:
RECORD_SHMAT	gdb/linux-record.c	70;"	d	file:
RECORD_SHMCTL	gdb/linux-record.c	73;"	d	file:
RECORD_SHMDT	gdb/linux-record.c	71;"	d	file:
RECORD_SHMGET	gdb/linux-record.c	72;"	d	file:
RECORD_SYS_ACCEPT	gdb/linux-record.c	44;"	d	file:
RECORD_SYS_BIND	gdb/linux-record.c	41;"	d	file:
RECORD_SYS_CONNECT	gdb/linux-record.c	42;"	d	file:
RECORD_SYS_GETPEERNAME	gdb/linux-record.c	46;"	d	file:
RECORD_SYS_GETSOCKNAME	gdb/linux-record.c	45;"	d	file:
RECORD_SYS_GETSOCKOPT	gdb/linux-record.c	54;"	d	file:
RECORD_SYS_LISTEN	gdb/linux-record.c	43;"	d	file:
RECORD_SYS_RECV	gdb/linux-record.c	49;"	d	file:
RECORD_SYS_RECVFROM	gdb/linux-record.c	51;"	d	file:
RECORD_SYS_RECVMSG	gdb/linux-record.c	56;"	d	file:
RECORD_SYS_SEND	gdb/linux-record.c	48;"	d	file:
RECORD_SYS_SENDMSG	gdb/linux-record.c	55;"	d	file:
RECORD_SYS_SENDTO	gdb/linux-record.c	50;"	d	file:
RECORD_SYS_SETSOCKOPT	gdb/linux-record.c	53;"	d	file:
RECORD_SYS_SHUTDOWN	gdb/linux-record.c	52;"	d	file:
RECORD_SYS_SOCKET	gdb/linux-record.c	40;"	d	file:
RECORD_SYS_SOCKETPAIR	gdb/linux-record.c	47;"	d	file:
RECURSE_UNMARK	bfd/elf32-spu.c	3594;"	d	file:
REC_POS_LEN0	bfd/vms-lib.c	762;"	d	file:
REC_POS_LEN1	bfd/vms-lib.c	763;"	d	file:
REC_POS_NL	bfd/vms-lib.c	760;"	d	file:
REC_POS_PAD	bfd/vms-lib.c	761;"	d	file:
RED	gdb/testsuite/gdb.base/call-ar-st.c	/^	      RED,$/;"	e	enum:__anon1973	file:
REF	bfd/linker.c	/^  REF,		\/* Mark defined symbol referenced.  *\/$/;"	e	enum:link_action	file:
REFC	bfd/linker.c	/^  REFC,		\/* Mark indirect symbol referenced and then CYCLE.  *\/$/;"	e	enum:link_action	file:
REFCOUNTED_OBJECT_H	gdb/common/refcounted-object.h	20;"	d
REFERENCE_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank REFERENCE_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
REFERENCE_CONVERSION_CONST_LVALUE	gdb/gdbtypes.h	2016;"	d
REFERENCE_CONVERSION_RVALUE	gdb/gdbtypes.h	2014;"	d
REF_CHUNK_SIZE	gdb/stabsread.c	504;"	d	file:
REF_MAP_SIZE	gdb/stabsread.c	505;"	d	file:
REF_VAL	gdb/testsuite/gdb.base/infcall-nested-structs.c	61;"	d	file:
REG	bfd/cpu-ia64-opc.c	467;"	d	file:
REG	include/opcode/h8300.h	/^  REG =		0x0100,$/;"	e	enum:h8_flags
REG	opcodes/cr16-opc.c	466;"	d	file:
REG	opcodes/crx-opc.c	594;"	d	file:
REG	opcodes/mips-formats.h	67;"	d
REG	sim/msp430/msp430-sim.c	226;"	d	file:
REG	sim/rl78/cpu.c	59;"	d	file:
REG0	sim/mn10300/op_utils.c	30;"	d	file:
REG0_16	sim/mn10300/op_utils.c	35;"	d	file:
REG0_4	sim/mn10300/op_utils.c	32;"	d	file:
REG0_8	sim/mn10300/op_utils.c	33;"	d	file:
REG0_NAME	opcodes/xc16x-desc.h	/^} REG0_NAME;$/;"	t	typeref:enum:reg0_name
REG0_NAME1	opcodes/xc16x-desc.h	/^} REG0_NAME1;$/;"	t	typeref:enum:reg0_name1
REG1	sim/mn10300/op_utils.c	31;"	d	file:
REG1_16	sim/mn10300/op_utils.c	36;"	d	file:
REG1_8	sim/mn10300/op_utils.c	34;"	d	file:
REG1_FLAG_INST	opcodes/cr16-opc.c	192;"	d	file:
REG1_FLAG_INST	opcodes/crx-opc.c	210;"	d	file:
REG1_INST	opcodes/cr16-opc.c	183;"	d	file:
REG1_INST	opcodes/crx-opc.c	205;"	d	file:
REG2VAL	sim/mn10300/interp.c	599;"	d	file:
REG2_INST	opcodes/crx-opc.c	248;"	d	file:
REG3_INST	opcodes/cr16-opc.c	232;"	d	file:
REGAD	sim/bfin/dv-bfin_emac.h	37;"	d
REGAD_MASK	sim/bfin/dv-bfin_emac.h	36;"	d
REGAD_SHIFT	sim/bfin/dv-bfin_emac.h	35;"	d
REGBANK_GBR	sim/sh/interp.c	/^  REGBANK_GBR  = 18,$/;"	e	enum:__anon486	file:
REGBANK_IVN	sim/sh/interp.c	/^  REGBANK_IVN  = 16,$/;"	e	enum:__anon486	file:
REGBANK_MACH	sim/sh/interp.c	/^  REGBANK_MACH = 15,$/;"	e	enum:__anon486	file:
REGBANK_MACL	sim/sh/interp.c	/^  REGBANK_MACL = 19$/;"	e	enum:__anon486	file:
REGBANK_PR	sim/sh/interp.c	/^  REGBANK_PR   = 17,$/;"	e	enum:__anon486	file:
REGBMEM8_NAMES	opcodes/xc16x-desc.h	/^} REGBMEM8_NAMES;$/;"	t	typeref:enum:regbmem8_names
REGCACHE_H	gdb/gdbserver/regcache.h	20;"	d
REGCACHE_H	gdb/regcache.h	21;"	d
REGCACHE_MAP_SKIP	gdb/regcache.h	/^    REGCACHE_MAP_SKIP = -1,$/;"	e	enum:__anon2068
REGDEF_H	gdb/regformats/regdef.h	20;"	d
REGDIV8_NAMES	opcodes/xc16x-desc.h	/^} REGDIV8_NAMES;$/;"	t	typeref:enum:regdiv8_names
REGEXP_BP	gdb/mi/mi-cmd-break.c	/^    REGEXP_BP$/;"	e	enum:bp_type	file:
REGEX_ALLOCATE	libiberty/regex.c	319;"	d	file:
REGEX_ALLOCATE	libiberty/regex.c	339;"	d	file:
REGEX_ALLOCATE_STACK	libiberty/regex.c	355;"	d	file:
REGEX_ALLOCATE_STACK	libiberty/regex.c	366;"	d	file:
REGEX_ALLOCATE_STACK	libiberty/regex.c	372;"	d	file:
REGEX_FREE	libiberty/regex.c	321;"	d	file:
REGEX_FREE	libiberty/regex.c	347;"	d	file:
REGEX_FREE_STACK	libiberty/regex.c	359;"	d	file:
REGEX_FREE_STACK	libiberty/regex.c	368;"	d	file:
REGEX_FREE_STACK	libiberty/regex.c	377;"	d	file:
REGEX_REALLOCATE	libiberty/regex.c	320;"	d	file:
REGEX_REALLOCATE	libiberty/regex.c	342;"	d	file:
REGEX_REALLOCATE_STACK	libiberty/regex.c	357;"	d	file:
REGEX_REALLOCATE_STACK	libiberty/regex.c	367;"	d	file:
REGEX_REALLOCATE_STACK	libiberty/regex.c	374;"	d	file:
REGEX_TALLOC	libiberty/regex.c	394;"	d	file:
REGGROUPS_H	gdb/reggroups.h	23;"	d
REGIMM_FUNCTIONS	opcodes/iq2000-desc.h	/^} REGIMM_FUNCTIONS;$/;"	t	typeref:enum:regimm_functions
REGISTERS	sim/mips/sim-main.h	330;"	d
REGISTERS_H	sim/frv/registers.h	21;"	d
REGISTERS_INLINE	sim/ppc/std-config.h	507;"	d
REGISTER_ADDRESS	sim/rl78/cpu.c	39;"	d	file:
REGISTER_MASK	include/opcode/d10v.h	210;"	d
REGISTER_MASK	include/opcode/d30v.h	289;"	d
REGISTER_MODE	gdb/cris-tdep.c	/^  REGISTER_MODE = 1,$/;"	e	enum:cris_addressing_modes	file:
REGISTER_NAMES	opcodes/ip2k-desc.h	/^} REGISTER_NAMES;$/;"	t	typeref:enum:register_names
REGISTER_P	include/opcode/avr.h	80;"	d
REGISTER_PREFIX_CHAR	opcodes/cris-dis.c	42;"	d	file:
REGISTER_SIZE	gdb/xtensa-tdep.c	83;"	d	file:
REGISTRY_ACCESS_FIELD	gdb/registry.h	85;"	d
REGISTRY_FIELDS	gdb/gdb_bfd.c	/^  REGISTRY_FIELDS = {};$/;"	m	struct:gdb_bfd_data	file:
REGISTRY_FIELDS	gdb/inferior.h	/^  REGISTRY_FIELDS;$/;"	m	class:inferior
REGISTRY_FIELDS	gdb/progspace.h	/^  REGISTRY_FIELDS;$/;"	m	struct:address_space
REGISTRY_FIELDS	gdb/registry.h	78;"	d
REGISTRY_H	gdb/registry.h	21;"	d
REGLIST_INST	opcodes/cr16-opc.c	262;"	d	file:
REGLIST_INST	opcodes/crx-opc.c	467;"	d	file:
REGMEM8_NAMES	opcodes/xc16x-desc.h	/^} REGMEM8_NAMES;$/;"	t	typeref:enum:regmem8_names
REGMEM_FIELD_HAS_MEM	include/opcode/i386.h	99;"	d
REGMEM_FIELD_HAS_REG	include/opcode/i386.h	98;"	d
REGNAME	opcodes/bfin-dis.c	272;"	d	file:
REGNAM_AL	opcodes/i386-opc.h	903;"	d
REGNAM_AX	opcodes/i386-opc.h	904;"	d
REGNAM_EAX	opcodes/i386-opc.h	905;"	d
REGP	opcodes/cr16-opc.c	468;"	d	file:
REGP1_INST	opcodes/cr16-opc.c	187;"	d	file:
REGPP2_INST	opcodes/cr16-opc.c	253;"	d	file:
REGS	opcodes/m10300-opc.c	215;"	d	file:
REGSET_H	gdb/regset.h	21;"	d
REGSET_VARIABLE_SIZE	gdb/regset.h	52;"	d
REGSE_SHIFT8	opcodes/m10300-opc.c	207;"	d	file:
REGSIZE	gdb/gdbserver/linux-x86-low.c	120;"	d	file:
REGSIZE	gdb/gdbserver/linux-x86-low.c	172;"	d	file:
REGS_FIXED	include/xregex2.h	374;"	d
REGS_REALLOCATE	include/xregex2.h	373;"	d
REGS_SHIFT8	opcodes/m10300-opc.c	211;"	d	file:
REGS_UNALLOCATED	include/xregex2.h	372;"	d
REGSx16	gdb/sh-linux-tdep.c	33;"	d	file:
REGTYPE	zlib/contrib/untgz/untgz.c	42;"	d	file:
REGTYPE_ACC	sim/frv/profile.h	226;"	d
REGTYPE_FR	sim/frv/profile.h	225;"	d
REGTYPE_NONE	sim/frv/profile.h	224;"	d
REGX	sim/avr/interp.c	66;"	d	file:
REGY	sim/avr/interp.c	67;"	d	file:
REGZ	sim/avr/interp.c	68;"	d	file:
REGZ_HI	sim/avr/interp.c	70;"	d	file:
REGZ_LO	sim/avr/interp.c	69;"	d	file:
REG_0	opcodes/tic80-opc.c	384;"	d	file:
REG_0F00	opcodes/i386-dis.c	/^  REG_0F00,$/;"	e	enum:__anon44	file:
REG_0F01	opcodes/i386-dis.c	/^  REG_0F01,$/;"	e	enum:__anon44	file:
REG_0F0D	opcodes/i386-dis.c	/^  REG_0F0D,$/;"	e	enum:__anon44	file:
REG_0F18	opcodes/i386-dis.c	/^  REG_0F18,$/;"	e	enum:__anon44	file:
REG_0F1C_MOD_0	opcodes/i386-dis.c	/^  REG_0F1C_MOD_0,$/;"	e	enum:__anon44	file:
REG_0F1E_MOD_3	opcodes/i386-dis.c	/^  REG_0F1E_MOD_3,$/;"	e	enum:__anon44	file:
REG_0F71	opcodes/i386-dis.c	/^  REG_0F71,$/;"	e	enum:__anon44	file:
REG_0F72	opcodes/i386-dis.c	/^  REG_0F72,$/;"	e	enum:__anon44	file:
REG_0F73	opcodes/i386-dis.c	/^  REG_0F73,$/;"	e	enum:__anon44	file:
REG_0FA6	opcodes/i386-dis.c	/^  REG_0FA6,$/;"	e	enum:__anon44	file:
REG_0FA7	opcodes/i386-dis.c	/^  REG_0FA7,$/;"	e	enum:__anon44	file:
REG_0FAE	opcodes/i386-dis.c	/^  REG_0FAE,$/;"	e	enum:__anon44	file:
REG_0FBA	opcodes/i386-dis.c	/^  REG_0FBA,$/;"	e	enum:__anon44	file:
REG_0FC7	opcodes/i386-dis.c	/^  REG_0FC7,$/;"	e	enum:__anon44	file:
REG_0_E	opcodes/tic80-opc.c	389;"	d	file:
REG_22	opcodes/tic80-opc.c	394;"	d	file:
REG_22_E	opcodes/tic80-opc.c	399;"	d	file:
REG_3BIT	include/opcode/nios2.h	182;"	d
REG_80	opcodes/i386-dis.c	/^  REG_80 = 0,$/;"	e	enum:__anon44	file:
REG_81	opcodes/i386-dis.c	/^  REG_81,$/;"	e	enum:__anon44	file:
REG_83	opcodes/i386-dis.c	/^  REG_83,$/;"	e	enum:__anon44	file:
REG_8F	opcodes/i386-dis.c	/^  REG_8F,$/;"	e	enum:__anon44	file:
REG_A0	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_A0	sim/mn10300/mn10300_sim.h	78;"	d
REG_A0w	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_A0x	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_A1	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_A1w	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_A1x	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_AC0	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AC0_COPY	opcodes/bfin-dis.c	/^  REG_AC0_COPY, REG_V_COPY, REG_RND_MOD,$/;"	e	enum:machine_registers	file:
REG_AC1	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_ADDR	gdb/i386-gnu-nat.c	54;"	d	file:
REG_ALLOC	gdb/aarch64-tdep.c	3191;"	d	file:
REG_ALLOC	gdb/arm-tdep.c	9682;"	d	file:
REG_ALLOC	gdb/loongarch-tdep.c	1794;"	d	file:
REG_AN	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AQ	opcodes/bfin-dis.c	/^  REG_AQ, REG_V, REG_VS,$/;"	e	enum:machine_registers	file:
REG_AR0	include/opcode/tic4x.h	/^    REG_AR0, REG_AR1, REG_AR2, REG_AR3,$/;"	e	enum:__anon1259
REG_AR0	opcodes/tic30-dis.c	58;"	d	file:
REG_AR1	include/opcode/tic4x.h	/^    REG_AR0, REG_AR1, REG_AR2, REG_AR3,$/;"	e	enum:__anon1259
REG_AR2	include/opcode/tic4x.h	/^    REG_AR0, REG_AR1, REG_AR2, REG_AR3,$/;"	e	enum:__anon1259
REG_AR3	include/opcode/tic4x.h	/^    REG_AR0, REG_AR1, REG_AR2, REG_AR3,$/;"	e	enum:__anon1259
REG_AR4	include/opcode/tic4x.h	/^    REG_AR4, REG_AR5, REG_AR6, REG_AR7,$/;"	e	enum:__anon1259
REG_AR5	include/opcode/tic4x.h	/^    REG_AR4, REG_AR5, REG_AR6, REG_AR7,$/;"	e	enum:__anon1259
REG_AR6	include/opcode/tic4x.h	/^    REG_AR4, REG_AR5, REG_AR6, REG_AR7,$/;"	e	enum:__anon1259
REG_AR7	include/opcode/tic4x.h	/^    REG_AR4, REG_AR5, REG_AR6, REG_AR7,$/;"	e	enum:__anon1259
REG_ARG	opcodes/cr16-dis.c	/^    REG_ARG = 0,$/;"	e	enum:REG_ARG_TYPE	file:
REG_ARG	opcodes/crx-dis.c	/^    REG_ARG = 0,$/;"	e	enum:REG_ARG_TYPE	file:
REG_ARG_TYPE	opcodes/cr16-dis.c	/^REG_ARG_TYPE;$/;"	t	typeref:enum:REG_ARG_TYPE	file:
REG_ARG_TYPE	opcodes/cr16-dis.c	/^typedef enum REG_ARG_TYPE$/;"	g	file:
REG_ARG_TYPE	opcodes/crx-dis.c	/^REG_ARG_TYPE;$/;"	t	typeref:enum:REG_ARG_TYPE	file:
REG_ARG_TYPE	opcodes/crx-dis.c	/^typedef enum REG_ARG_TYPE$/;"	g	file:
REG_ARn	include/opcode/tic30.h	38;"	d
REG_AS	opcodes/microblaze-opcm.h	124;"	d
REG_ASTAT	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_AV0	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AV0S	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AV1	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AV1S	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_AZ	opcodes/bfin-dis.c	/^  REG_AZ, REG_AN, REG_AC0, REG_AC1, REG_AV0, REG_AV1, REG_AV0S, REG_AV1S,$/;"	e	enum:machine_registers	file:
REG_B	opcodes/sh-opc.h	/^    REG_B,$/;"	e	enum:__anon61
REG_B0	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_B1	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_B2	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_B3	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_BADBR	include/xregex2.h	/^  REG_BADBR,		\/* Invalid contents of \\{\\}.  *\/$/;"	e	enum:__anon1421
REG_BADPAT	include/xregex2.h	/^  REG_BADPAT,		\/* Invalid pattern.  *\/$/;"	e	enum:__anon1421
REG_BADRPT	include/xregex2.h	/^  REG_BADRPT,		\/* No preceding re for repetition op.  *\/$/;"	e	enum:__anon1421
REG_BANK	sim/m32c/cpu.h	79;"	d
REG_BASE	opcodes/tic80-opc.c	468;"	d	file:
REG_BASE_M_LI	opcodes/tic80-opc.c	480;"	d	file:
REG_BASE_M_SI	opcodes/tic80-opc.c	474;"	d	file:
REG_BH0	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_BH1	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_BH2	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_BH3	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_BIT_Dn	opcodes/s12z.h	42;"	d
REG_BIT_XY	opcodes/s12z.h	66;"	d
REG_BIT_XYS	opcodes/s12z.h	53;"	d
REG_BIT_XYSP	opcodes/s12z.h	59;"	d
REG_BK	include/opcode/tic4x.h	/^    REG_DP, REG_IR0, REG_IR1, REG_BK,$/;"	e	enum:__anon1259
REG_BL0	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_BL1	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_BL2	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_BL3	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_BP	gdb/mi/mi-cmd-break.c	/^    REG_BP,$/;"	e	enum:bp_type	file:
REG_BR0	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR1	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR2	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR3	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR4	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR5	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR6	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_BR7	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_BTR	opcodes/microblaze-opcm.h	105;"	d
REG_BTR_MASK	opcodes/microblaze-opcm.h	81;"	d
REG_C	opcodes/crx-opc.c	638;"	d	file:
REG_C0	opcodes/i386-dis.c	/^  REG_C0,$/;"	e	enum:__anon44	file:
REG_C1	opcodes/i386-dis.c	/^  REG_C1,$/;"	e	enum:__anon44	file:
REG_C6	opcodes/i386-dis.c	/^  REG_C6,$/;"	e	enum:__anon44	file:
REG_C7	opcodes/i386-dis.c	/^  REG_C7,$/;"	e	enum:__anon44	file:
REG_CC	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_CCH	opcodes/s12z.h	/^    REG_CCH,$/;"	e	enum:__anon35
REG_CCL	opcodes/s12z.h	/^    REG_CCL,$/;"	e	enum:__anon35
REG_CCW	opcodes/s12z.h	/^    REG_CCW$/;"	e	enum:__anon35
REG_CFG	opcodes/crx-opc.c	619;"	d	file:
REG_CONTROL	include/opcode/nios2.h	180;"	d
REG_COPROCESSOR	include/opcode/nios2.h	181;"	d
REG_CS	opcodes/crx-opc.c	646;"	d	file:
REG_CYCLES	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_CYCLES2	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_D0	opcodes/i386-dis.c	/^  REG_D0,$/;"	e	enum:__anon44	file:
REG_D0	opcodes/s12z.h	/^    REG_D0,$/;"	e	enum:__anon35
REG_D0	sim/mn10300/mn10300_sim.h	77;"	d
REG_D1	opcodes/i386-dis.c	/^  REG_D1,$/;"	e	enum:__anon44	file:
REG_D1	opcodes/s12z.h	/^    REG_D1,$/;"	e	enum:__anon35
REG_D2	opcodes/i386-dis.c	/^  REG_D2,$/;"	e	enum:__anon44	file:
REG_D2	opcodes/s12z.h	/^    REG_D2 = 0,$/;"	e	enum:__anon35
REG_D3	opcodes/i386-dis.c	/^  REG_D3,$/;"	e	enum:__anon44	file:
REG_D3	opcodes/s12z.h	/^    REG_D3,$/;"	e	enum:__anon35
REG_D4	opcodes/s12z.h	/^    REG_D4,$/;"	e	enum:__anon35
REG_D5	opcodes/s12z.h	/^    REG_D5,$/;"	e	enum:__anon35
REG_D6	opcodes/s12z.h	/^    REG_D6,$/;"	e	enum:__anon35
REG_D7	opcodes/s12z.h	/^    REG_D7,$/;"	e	enum:__anon35
REG_DEST	opcodes/tic80-opc.c	404;"	d	file:
REG_DEST_E	opcodes/tic80-opc.c	409;"	d	file:
REG_DIE	include/opcode/tic4x.h	/^    REG_SP, REG_ST, REG_DIE, REG_IIE,$/;"	e	enum:__anon1259
REG_DP	include/opcode/tic30.h	39;"	d
REG_DP	include/opcode/tic4x.h	/^    REG_DP, REG_IR0, REG_IR1, REG_BK,$/;"	e	enum:__anon1259
REG_E0	sim/mn10300/mn10300_sim.h	86;"	d
REG_EAR	opcodes/microblaze-opcm.h	102;"	d
REG_EAR_MASK	opcodes/microblaze-opcm.h	78;"	d
REG_EBRACE	include/xregex2.h	/^  REG_EBRACE,		\/* Unmatched \\{.  *\/$/;"	e	enum:__anon1421
REG_EBRACK	include/xregex2.h	/^  REG_EBRACK,		\/* Unmatched left bracket.  *\/$/;"	e	enum:__anon1421
REG_ECOLLATE	include/xregex2.h	/^  REG_ECOLLATE,		\/* Not implemented.  *\/$/;"	e	enum:__anon1421
REG_ECTYPE	include/xregex2.h	/^  REG_ECTYPE,		\/* Invalid character class name.  *\/$/;"	e	enum:__anon1421
REG_EDR	opcodes/microblaze-opcm.h	106;"	d
REG_EDR_MASK	opcodes/microblaze-opcm.h	82;"	d
REG_EEND	include/xregex2.h	/^  REG_EEND,		\/* Premature end.  *\/$/;"	e	enum:__anon1421
REG_EESCAPE	include/xregex2.h	/^  REG_EESCAPE,		\/* Trailing backslash.  *\/$/;"	e	enum:__anon1421
REG_EMUDAT	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_ENOSYS	include/xregex2.h	/^  REG_ENOSYS = -1,	\/* This will never happen for this implementation.  *\/$/;"	e	enum:__anon1421
REG_EPAREN	include/xregex2.h	/^  REG_EPAREN,		\/* Parenthesis imbalance.  *\/$/;"	e	enum:__anon1421
REG_ERANGE	include/xregex2.h	/^  REG_ERANGE,		\/* Invalid range end.  *\/$/;"	e	enum:__anon1421
REG_ERPAREN	include/xregex2.h	/^  REG_ERPAREN		\/* Unmatched ) or \\); not returned from regcomp.  *\/$/;"	e	enum:__anon1421
REG_ESIZE	include/xregex2.h	/^  REG_ESIZE,		\/* Compiled pattern bigger than 2^16 bytes.  *\/$/;"	e	enum:__anon1421
REG_ESPACE	include/xregex2.h	/^  REG_ESPACE,		\/* Ran out of memory.  *\/$/;"	e	enum:__anon1421
REG_ESR	opcodes/microblaze-opcm.h	103;"	d
REG_ESR_MASK	opcodes/microblaze-opcm.h	79;"	d
REG_ESUBREG	include/xregex2.h	/^  REG_ESUBREG,		\/* Invalid back reference.  *\/$/;"	e	enum:__anon1421
REG_EVEX_0F38C6	opcodes/i386-dis.c	/^  REG_EVEX_0F38C6,$/;"	e	enum:__anon44	file:
REG_EVEX_0F38C7	opcodes/i386-dis.c	/^  REG_EVEX_0F38C7$/;"	e	enum:__anon44	file:
REG_EVEX_0F71	opcodes/i386-dis.c	/^  REG_EVEX_0F71,$/;"	e	enum:__anon44	file:
REG_EVEX_0F72	opcodes/i386-dis.c	/^  REG_EVEX_0F72,$/;"	e	enum:__anon44	file:
REG_EVEX_0F73	opcodes/i386-dis.c	/^  REG_EVEX_0F73,$/;"	e	enum:__anon44	file:
REG_EXTENDED	include/xregex2.h	259;"	d
REG_F6	opcodes/i386-dis.c	/^  REG_F6,$/;"	e	enum:__anon44	file:
REG_F7	opcodes/i386-dis.c	/^  REG_F7,$/;"	e	enum:__anon44	file:
REG_FE	opcodes/i386-dis.c	/^  REG_FE,$/;"	e	enum:__anon44	file:
REG_FF	opcodes/i386-dis.c	/^  REG_FF,$/;"	e	enum:__anon44	file:
REG_FHP	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_FLP	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_FP	include/opcode/nds32.h	33;"	d
REG_FP	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_FPA	opcodes/tic80-opc.c	417;"	d	file:
REG_FPCR	sim/mn10300/mn10300_sim.h	94;"	d
REG_FSR	opcodes/microblaze-opcm.h	104;"	d
REG_FSR_MASK	opcodes/microblaze-opcm.h	80;"	d
REG_GET	sim/msp430/msp430-sim.c	253;"	d	file:
REG_GP	include/opcode/nds32.h	34;"	d
REG_H_L	sim/bfin/bfin-sim.h	108;"	d
REG_I0	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_I1	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_I2	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_I3	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_ICASE	include/xregex2.h	263;"	d
REG_IE	include/opcode/tic4x.h	49;"	d
REG_IF	include/opcode/tic4x.h	50;"	d
REG_IH0	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_IH1	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_IH2	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_IH3	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_IIE	include/opcode/tic4x.h	/^    REG_SP, REG_ST, REG_DIE, REG_IIE,$/;"	e	enum:__anon1259
REG_IIF	include/opcode/tic4x.h	/^    REG_IIF, REG_RS, REG_RE, REG_RC,$/;"	e	enum:__anon1259
REG_IL0	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_IL1	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_IL2	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_IL3	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_INVALID	opcodes/arc-ext.h	/^  REG_INVALID,$/;"	e	enum:ExtReadWrite
REG_IOF	include/opcode/tic4x.h	51;"	d
REG_IR0	include/opcode/tic4x.h	/^    REG_DP, REG_IR0, REG_IR1, REG_BK,$/;"	e	enum:__anon1259
REG_IR1	include/opcode/tic4x.h	/^    REG_DP, REG_IR0, REG_IR1, REG_BK,$/;"	e	enum:__anon1259
REG_IVTP	include/opcode/tic4x.h	/^    REG_IVTP, REG_TVTP$/;"	e	enum:__anon1259
REG_L0	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_L1	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_L2	opcodes/bfin-dis.c	/^  REG_L2, REG_L3,$/;"	e	enum:machine_registers	file:
REG_L3	opcodes/bfin-dis.c	/^  REG_L2, REG_L3,$/;"	e	enum:machine_registers	file:
REG_LAR	sim/mn10300/mn10300_sim.h	84;"	d
REG_LASTREG	opcodes/bfin-dis.c	/^  REG_LASTREG,$/;"	e	enum:machine_registers	file:
REG_LB0	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_LB1	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_LC0	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_LC1	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_LDWM	include/opcode/nios2.h	183;"	d
REG_LH0	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_LH1	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_LH2	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_LH3	opcodes/bfin-dis.c	/^  REG_BH0, REG_BH1, REG_BH2, REG_BH3, REG_LH0, REG_LH1, REG_LH2, REG_LH3,$/;"	e	enum:machine_registers	file:
REG_LIR	sim/mn10300/mn10300_sim.h	83;"	d
REG_LIST	include/opcode/cr16.h	178;"	d
REG_LIST	include/opcode/crx.h	179;"	d
REG_LL0	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_LL1	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_LL2	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_LL3	opcodes/bfin-dis.c	/^  REG_BL0, REG_BL1, REG_BL2, REG_BL3, REG_LL0, REG_LL1, REG_LL2, REG_LL3,$/;"	e	enum:machine_registers	file:
REG_LP	include/opcode/nds32.h	35;"	d
REG_LT0	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_LT1	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_M	opcodes/sh-opc.h	/^    REG_M,$/;"	e	enum:__anon61
REG_M0	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_M1	opcodes/bfin-dis.c	/^  REG_A0, REG_A1, REG_I0, REG_I1, REG_I2, REG_I3, REG_M0, REG_M1,$/;"	e	enum:machine_registers	file:
REG_M2	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_M3	opcodes/bfin-dis.c	/^  REG_M2, REG_M3, REG_B0, REG_B1, REG_B2, REG_B3, REG_L0, REG_L1,$/;"	e	enum:machine_registers	file:
REG_MASK	include/opcode/metag.h	2043;"	d
REG_MATCH_NULL_STRING_P	libiberty/regex.c	1811;"	d	file:
REG_MCRH	sim/mn10300/mn10300_sim.h	90;"	d
REG_MCRL	sim/mn10300/mn10300_sim.h	91;"	d
REG_MCVF	sim/mn10300/mn10300_sim.h	92;"	d
REG_MDR	sim/mn10300/mn10300_sim.h	81;"	d
REG_MDRQ	sim/mn10300/mn10300_sim.h	85;"	d
REG_MH0	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_MH1	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_MH2	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_MH3	opcodes/bfin-dis.c	/^  REG_IH0, REG_IH1, REG_IH2, REG_IH3, REG_MH0, REG_MH1, REG_MH2, REG_MH3,$/;"	e	enum:machine_registers	file:
REG_ML0	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_ML1	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_ML2	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_ML3	opcodes/bfin-dis.c	/^  REG_IL0, REG_IL1, REG_IL2, REG_IL3, REG_ML0, REG_ML1, REG_ML2, REG_ML3,$/;"	e	enum:machine_registers	file:
REG_MSP	sim/mn10300/mn10300_sim.h	88;"	d
REG_MSR	opcodes/microblaze-opcm.h	101;"	d
REG_MSR_MASK	opcodes/microblaze-opcm.h	77;"	d
REG_N	opcodes/sh-opc.h	/^    REG_N,$/;"	e	enum:__anon61
REG_NEWLINE	include/xregex2.h	268;"	d
REG_NM	opcodes/sh-opc.h	/^    REG_NM,$/;"	e	enum:__anon61
REG_NOERROR	include/xregex2.h	/^  REG_NOERROR = 0,	\/* Success.  *\/$/;"	e	enum:__anon1421
REG_NOMATCH	include/xregex2.h	/^  REG_NOMATCH,		\/* Didn't find a match (for regexec).  *\/$/;"	e	enum:__anon1421
REG_NONE	include/opcode/ia64.h	252;"	d
REG_NORMAL	include/opcode/nios2.h	179;"	d
REG_NOSUB	include/xregex2.h	272;"	d
REG_NOTBOL	include/xregex2.h	282;"	d
REG_NOTEOL	include/xregex2.h	285;"	d
REG_N_B01	opcodes/sh-opc.h	/^    REG_N_B01,   \/* nn01 *\/$/;"	e	enum:__anon61
REG_N_D	opcodes/sh-opc.h	/^    REG_N_D,     \/* nnn0 *\/$/;"	e	enum:__anon61
REG_OFFSET	gdb/amd64-fbsd-nat.c	55;"	d	file:
REG_OFFSET	gdb/i386-bsd-nat.c	43;"	d	file:
REG_OFFSET	gdb/i386-gnu-nat.c	42;"	d	file:
REG_OTHER	include/opcode/tic30.h	40;"	d
REG_OVERLAP	sim/frv/profile-fr550.c	204;"	d	file:
REG_P	opcodes/s12z.h	/^    REG_P,$/;"	e	enum:__anon35
REG_P0	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_P1	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_P2	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_P3	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_P4	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_P5	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_PAIR	opcodes/mips-formats.h	103;"	d
REG_PC	include/opcode/cris.h	35;"	d
REG_PC	opcodes/microblaze-opcm.h	100;"	d
REG_PC	sim/mn10300/mn10300_sim.h	80;"	d
REG_PC_MASK	opcodes/microblaze-opcm.h	76;"	d
REG_PH0	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PH1	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PH2	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PH3	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PH4	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PH5	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_PHY_SIZE	sim/bfin/dv-eth_phy.c	32;"	d	file:
REG_PID	opcodes/microblaze-opcm.h	111;"	d
REG_PID_MASK	opcodes/microblaze-opcm.h	87;"	d
REG_PL0	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_PL1	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_PL2	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_PL3	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_PL4	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_PL5	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_POP	include/opcode/nios2.h	184;"	d
REG_PSW	sim/mn10300/mn10300_sim.h	82;"	d
REG_PUT	sim/msp430/msp430-sim.c	252;"	d	file:
REG_PVR	opcodes/microblaze-opcm.h	109;"	d
REG_PVR_MASK	opcodes/microblaze-opcm.h	83;"	d
REG_R	opcodes/cr16-opc.c	472;"	d	file:
REG_R	opcodes/crx-opc.c	599;"	d	file:
REG_R0	include/opcode/tic4x.h	/^    REG_R0, REG_R1, REG_R2, REG_R3,$/;"	e	enum:__anon1259
REG_R0	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R1	include/opcode/tic4x.h	/^    REG_R0, REG_R1, REG_R2, REG_R3,$/;"	e	enum:__anon1259
REG_R1	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R10	include/opcode/nds32.h	26;"	d
REG_R10	include/opcode/tic4x.h	/^    REG_R8, REG_R9, REG_R10, REG_R11,$/;"	e	enum:__anon1259
REG_R11	include/opcode/tic4x.h	/^    REG_R8, REG_R9, REG_R10, REG_R11,$/;"	e	enum:__anon1259
REG_R12	include/opcode/nds32.h	27;"	d
REG_R15	include/opcode/nds32.h	28;"	d
REG_R16	include/opcode/nds32.h	29;"	d
REG_R1_0	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_R2	include/opcode/tic4x.h	/^    REG_R0, REG_R1, REG_R2, REG_R3,$/;"	e	enum:__anon1259
REG_R2	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R20	include/opcode/nds32.h	30;"	d
REG_R3	include/opcode/tic4x.h	/^    REG_R0, REG_R1, REG_R2, REG_R3,$/;"	e	enum:__anon1259
REG_R3	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R3_2	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_R4	include/opcode/tic4x.h	/^    REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:__anon1259
REG_R4	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R5	include/opcode/nds32.h	24;"	d
REG_R5	include/opcode/tic4x.h	/^    REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:__anon1259
REG_R5	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R5_4	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_R6	include/opcode/tic4x.h	/^    REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:__anon1259
REG_R6	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R7	include/opcode/tic4x.h	/^    REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:__anon1259
REG_R7	opcodes/bfin-dis.c	/^  REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7,$/;"	e	enum:machine_registers	file:
REG_R7_6	opcodes/bfin-dis.c	/^  REG_R1_0, REG_R3_2, REG_R5_4, REG_R7_6, REG_P0, REG_P1, REG_P2, REG_P3,$/;"	e	enum:machine_registers	file:
REG_R8	include/opcode/nds32.h	25;"	d
REG_R8	include/opcode/tic4x.h	/^    REG_R8, REG_R9, REG_R10, REG_R11,$/;"	e	enum:__anon1259
REG_R9	include/opcode/tic4x.h	/^    REG_R8, REG_R9, REG_R10, REG_R11,$/;"	e	enum:__anon1259
REG_RC	include/opcode/tic4x.h	/^    REG_IIF, REG_RS, REG_RE, REG_RC,$/;"	e	enum:__anon1259
REG_RE	include/opcode/tic4x.h	/^    REG_IIF, REG_RS, REG_RE, REG_RC,$/;"	e	enum:__anon1259
REG_READ	opcodes/arc-ext.h	/^  REG_READ,$/;"	e	enum:ExtReadWrite
REG_READWRITE	opcodes/arc-ext.h	/^  REG_READWRITE$/;"	e	enum:ExtReadWrite
REG_RETE	opcodes/bfin-dis.c	/^  REG_RETE, REG_EMUDAT, REG_BR0, REG_BR1, REG_BR2, REG_BR3, REG_BR4, REG_BR5, REG_BR6,$/;"	e	enum:machine_registers	file:
REG_RETI	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_RETN	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_RETS	opcodes/bfin-dis.c	/^  REG_LC1, REG_ASTAT, REG_RETS, REG_LT0, REG_LB0, REG_LT1, REG_LB1,$/;"	e	enum:machine_registers	file:
REG_RETX	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_RH0	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH1	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH2	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH3	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH4	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH5	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH6	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RH7	opcodes/bfin-dis.c	/^  REG_RH0, REG_RH1, REG_RH2, REG_RH3, REG_RH4, REG_RH5, REG_RH6, REG_RH7,$/;"	e	enum:machine_registers	file:
REG_RL0	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL1	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL2	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL3	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL4	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL5	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL6	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RL7	opcodes/bfin-dis.c	/^  REG_RL0, REG_RL1, REG_RL2, REG_RL3, REG_RL4, REG_RL5, REG_RL6, REG_RL7,$/;"	e	enum:machine_registers	file:
REG_RND_MOD	opcodes/bfin-dis.c	/^  REG_AC0_COPY, REG_V_COPY, REG_RND_MOD,$/;"	e	enum:machine_registers	file:
REG_ROSDP	opcodes/microblaze-opcm.h	120;"	d
REG_RP	opcodes/cr16-opc.c	489;"	d	file:
REG_RS	include/opcode/tic4x.h	/^    REG_IIF, REG_RS, REG_RE, REG_RC,$/;"	e	enum:__anon1259
REG_RWSDP	opcodes/microblaze-opcm.h	121;"	d
REG_Rn	include/opcode/tic30.h	37;"	d
REG_S	opcodes/s12z.h	/^    REG_S,$/;"	e	enum:__anon35
REG_SCALED	opcodes/tic80-opc.c	485;"	d	file:
REG_SEQSTAT	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_SHP	opcodes/bfin-dis.c	/^  REG_PH0, REG_PH1, REG_PH2, REG_PH3, REG_PH4, REG_PH5, REG_SHP, REG_FHP,$/;"	e	enum:machine_registers	file:
REG_SHR	opcodes/microblaze-opcm.h	107;"	d
REG_SHR_MASK	opcodes/microblaze-opcm.h	85;"	d
REG_SLP	opcodes/bfin-dis.c	/^  REG_BR7, REG_PL0, REG_PL1, REG_PL2, REG_PL3, REG_PL4, REG_PL5, REG_SLP, REG_FLP,$/;"	e	enum:machine_registers	file:
REG_SLR	opcodes/microblaze-opcm.h	108;"	d
REG_SLR_MASK	opcodes/microblaze-opcm.h	84;"	d
REG_SP	include/opcode/cris.h	34;"	d
REG_SP	include/opcode/nds32.h	36;"	d
REG_SP	include/opcode/tic4x.h	/^    REG_SP, REG_ST, REG_DIE, REG_IIE,$/;"	e	enum:__anon1259
REG_SP	opcodes/bfin-dis.c	/^  REG_P4, REG_P5, REG_SP, REG_FP, REG_A0x, REG_A1x, REG_A0w, REG_A1w,$/;"	e	enum:machine_registers	file:
REG_SP	opcodes/microblaze-opcm.h	119;"	d
REG_SP	sim/avr/interp.c	62;"	d	file:
REG_SP	sim/mn10300/mn10300_sim.h	79;"	d
REG_SSP	sim/mn10300/mn10300_sim.h	87;"	d
REG_ST	include/opcode/tic4x.h	/^    REG_SP, REG_ST, REG_DIE, REG_IIE,$/;"	e	enum:__anon1259
REG_SYSCFG	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_TA	include/opcode/nds32.h	31;"	d
REG_TABLE	opcodes/i386-dis.c	706;"	d	file:
REG_TABLE_SIZE	include/opcode/tic4x.h	57;"	d
REG_TLBHI	opcodes/microblaze-opcm.h	115;"	d
REG_TLBHI_MASK	opcodes/microblaze-opcm.h	91;"	d
REG_TLBLO	opcodes/microblaze-opcm.h	114;"	d
REG_TLBLO_MASK	opcodes/microblaze-opcm.h	90;"	d
REG_TLBSX	opcodes/microblaze-opcm.h	116;"	d
REG_TLBSX_MASK	opcodes/microblaze-opcm.h	92;"	d
REG_TLBX	opcodes/microblaze-opcm.h	113;"	d
REG_TLBX_MASK	opcodes/microblaze-opcm.h	89;"	d
REG_TMP	include/opcode/score-inst.h	197;"	d
REG_TP	include/opcode/nds32.h	32;"	d
REG_TVTP	include/opcode/tic4x.h	/^    REG_IVTP, REG_TVTP$/;"	e	enum:__anon1259
REG_U	opcodes/crx-opc.c	609;"	d	file:
REG_UNAVAIL	gdb/ft32-tdep.c	/^enum { REG_UNAVAIL = (CORE_ADDR) (-1) };$/;"	e	enum:__anon1721	file:
REG_UNAVAIL	gdb/iq2000-tdep.c	/^enum { REG_UNAVAIL = (CORE_ADDR) -1 };$/;"	e	enum:__anon2067	file:
REG_UNAVAIL	gdb/moxie-tdep.c	/^enum { REG_UNAVAIL = (CORE_ADDR) -1 };$/;"	e	enum:__anon1633	file:
REG_UNAVAIL	gdb/nds32-tdep.c	/^enum { REG_UNAVAIL = (CORE_ADDR) -1 };$/;"	e	enum:__anon1818	file:
REG_UNAVAIL	gdb/xstormy16-tdep.c	/^enum { REG_UNAVAIL = (CORE_ADDR) -1 };$/;"	e	enum:__anon1842	file:
REG_UNSET	libiberty/regex.c	1841;"	d	file:
REG_UNSET	libiberty/regex.c	8165;"	d	file:
REG_UNSET_VALUE	libiberty/regex.c	1840;"	d	file:
REG_UNSET_VALUE	libiberty/regex.c	8164;"	d	file:
REG_USP	opcodes/bfin-dis.c	/^  REG_CYCLES, REG_CYCLES2, REG_USP, REG_SEQSTAT, REG_SYSCFG, REG_RETI, REG_RETX, REG_RETN,$/;"	e	enum:machine_registers	file:
REG_USP	sim/mn10300/mn10300_sim.h	89;"	d
REG_V	opcodes/bfin-dis.c	/^  REG_AQ, REG_V, REG_VS,$/;"	e	enum:machine_registers	file:
REG_VEX_0F38F3	opcodes/i386-dis.c	/^  REG_VEX_0F38F3,$/;"	e	enum:__anon44	file:
REG_VEX_0F71	opcodes/i386-dis.c	/^  REG_VEX_0F71,$/;"	e	enum:__anon44	file:
REG_VEX_0F72	opcodes/i386-dis.c	/^  REG_VEX_0F72,$/;"	e	enum:__anon44	file:
REG_VEX_0F73	opcodes/i386-dis.c	/^  REG_VEX_0F73,$/;"	e	enum:__anon44	file:
REG_VEX_0FAE	opcodes/i386-dis.c	/^  REG_VEX_0FAE,$/;"	e	enum:__anon44	file:
REG_VS	opcodes/bfin-dis.c	/^  REG_AQ, REG_V, REG_VS,$/;"	e	enum:machine_registers	file:
REG_V_COPY	opcodes/bfin-dis.c	/^  REG_AC0_COPY, REG_V_COPY, REG_RND_MOD,$/;"	e	enum:machine_registers	file:
REG_WIDTH	opcodes/metag-dis.c	36;"	d	file:
REG_WP	gdb/mi/mi-cmd-break.c	/^  REG_WP,$/;"	e	enum:wp_type	file:
REG_WRITE	opcodes/arc-ext.h	/^  REG_WRITE,$/;"	e	enum:ExtReadWrite
REG_X	opcodes/s12z.h	/^    REG_X,$/;"	e	enum:__anon35
REG_XOP_LWP	opcodes/i386-dis.c	/^  REG_XOP_LWP,$/;"	e	enum:__anon44	file:
REG_XOP_LWPCB	opcodes/i386-dis.c	/^  REG_XOP_LWPCB,$/;"	e	enum:__anon44	file:
REG_XOP_TBM_01	opcodes/i386-dis.c	/^  REG_XOP_TBM_01,$/;"	e	enum:__anon44	file:
REG_XOP_TBM_02	opcodes/i386-dis.c	/^  REG_XOP_TBM_02,$/;"	e	enum:__anon44	file:
REG_Y	opcodes/s12z.h	/^    REG_Y,$/;"	e	enum:__anon35
REG_ZERO	opcodes/microblaze-opcm.h	125;"	d
REG_ZPR	opcodes/microblaze-opcm.h	112;"	d
REG_ZPR_MASK	opcodes/microblaze-opcm.h	88;"	d
REG_emucause	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_excause	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_hwerrcause	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_idle_req	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_omode	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REG_sftreset	opcodes/bfin-dis.c	/^  REG_sftreset, REG_omode, REG_excause, REG_emucause, REG_idle_req, REG_hwerrcause, REG_CC, REG_LC0,$/;"	e	enum:machine_registers	file:
REL	bfd/cpu-ia64-opc.c	470;"	d	file:
REL12S3	opcodes/d30v-opc.c	378;"	d	file:
REL18S3	opcodes/d30v-opc.c	382;"	d	file:
REL32	opcodes/d30v-opc.c	386;"	d	file:
REL6S3	opcodes/d30v-opc.c	376;"	d	file:
RELATIVE	bfd/arc-plt.h	/^  RELATIVE = (1 << 8),$/;"	e	enum:plt_reloc_symbol
RELATIVE_DYNRELOCS	bfd/elf32-hppa.c	161;"	d	file:
RELATIVE_INSN_24	bfd/arc-plt.h	/^  RELATIVE_INSN_24 = (1 << 10),$/;"	e	enum:plt_reloc_symbol
RELATIVE_INSN_32	bfd/arc-plt.h	/^  RELATIVE_INSN_32 = (1 << 9),$/;"	e	enum:plt_reloc_symbol
RELAXABLE	include/opcode/cr16.h	193;"	d
RELAXABLE	include/opcode/crx.h	199;"	d
RELAX_GETTLSOFF_INITIAL_EXEC_P	bfd/elf32-frv.c	2902;"	d	file:
RELAX_GETTLSOFF_LOCAL_EXEC_P	bfd/elf32-frv.c	2899;"	d	file:
RELAX_GOTTLSOFF_LOCAL_EXEC_P	bfd/elf32-frv.c	2911;"	d	file:
RELAX_TLSDESC_INITIAL_EXEC_P	bfd/elf32-frv.c	2908;"	d	file:
RELAX_TLSDESC_LOCAL_EXEC_P	bfd/elf32-frv.c	2906;"	d	file:
RELA_ENTRY_SIZE	bfd/elf32-s390.c	453;"	d	file:
RELA_ENTRY_SIZE	bfd/elf64-s390.c	482;"	d	file:
RELC_MASK	bfd/vms-alpha.c	1773;"	d	file:
RELC_NONE	bfd/vms-alpha.c	1769;"	d	file:
RELC_REL	bfd/vms-alpha.c	1770;"	d	file:
RELC_SEC_BASE	bfd/vms-alpha.c	1772;"	d	file:
RELC_SHR_BASE	bfd/vms-alpha.c	1771;"	d	file:
RELFLG	bfd/pdp11.c	172;"	d	file:
RELOC	include/coff/alpha.h	103;"	d
RELOC	include/coff/arm.h	113;"	d
RELOC	include/coff/arm.h	125;"	d
RELOC	include/coff/i386.h	72;"	d
RELOC	include/coff/ia64.h	87;"	d
RELOC	include/coff/mcore.h	69;"	d
RELOC	include/coff/mips.h	66;"	d
RELOC	include/coff/powerpc.h	55;"	d
RELOC	include/coff/rs6000.h	226;"	d
RELOC	include/coff/rs6k64.h	215;"	d
RELOC	include/coff/sh.h	69;"	d
RELOC	include/coff/ti.h	544;"	d
RELOC	include/coff/tic30.h	42;"	d
RELOC	include/coff/tic80.h	97;"	d
RELOC	include/coff/x86_64.h	56;"	d
RELOC	include/coff/z80.h	59;"	d
RELOC	include/coff/z8k.h	47;"	d
RELOCATABLE_DLL_EXPORTED	intl/relocatable.h	30;"	d
RELOCATABLE_DLL_EXPORTED	intl/relocatable.h	32;"	d
RELOCATION_32BIT_BIT	include/oasys.h	154;"	d
RELOCATION_PCREL_BIT	include/oasys.h	153;"	d
RELOCATION_SECT_BITS	include/oasys.h	160;"	d
RELOCATION_TYPE_ABS	include/oasys.h	156;"	d
RELOCATION_TYPE_BITS	include/oasys.h	155;"	d
RELOCATION_TYPE_COM	include/oasys.h	159;"	d
RELOCATION_TYPE_REL	include/oasys.h	157;"	d
RELOCATION_TYPE_UND	include/oasys.h	158;"	d
RELOC_11	include/aout/aout64.h	/^  RELOC_11,	$/;"	e	enum:reloc_type
RELOC_13	include/aout/aout64.h	/^  RELOC_13,			\/* data[0:12] = (addend + sv)		*\/$/;"	e	enum:reloc_type
RELOC_16	include/aout/aout64.h	/^  RELOC_16,			\/* data[0:15] = addend + sv 		*\/$/;"	e	enum:reloc_type
RELOC_22	include/aout/aout64.h	/^  RELOC_22,			\/* data[0:21] = (addend + sv) 		*\/$/;"	e	enum:reloc_type
RELOC_32	include/aout/aout64.h	/^  RELOC_32,			\/* data[0:31] = addend + sv 		*\/$/;"	e	enum:reloc_type
RELOC_8	include/aout/aout64.h	/^  RELOC_8,			\/* data[0:7] = addend + sv 		*\/$/;"	e	enum:reloc_type
RELOC_ABS	include/opcode/d30v.h	185;"	d
RELOC_AGAINST_DISCARDED_SECTION	bfd/elf-bfd.h	2817;"	d
RELOC_BASE10	include/aout/aout64.h	/^  RELOC_BASE10,  		\/* Not sure - maybe we can do this the *\/$/;"	e	enum:reloc_type
RELOC_BASE13	include/aout/aout64.h	/^  RELOC_BASE13,			\/* right way now *\/$/;"	e	enum:reloc_type
RELOC_BASE22	include/aout/aout64.h	/^  RELOC_BASE22,$/;"	e	enum:reloc_type
RELOC_BITS0_SYMNDX_SH_LEFT_BIG	include/coff/mips.h	72;"	d
RELOC_BITS0_SYMNDX_SH_LEFT_LITTLE	include/coff/mips.h	73;"	d
RELOC_BITS0_TYPE_LITTLE	include/coff/alpha.h	110;"	d
RELOC_BITS0_TYPE_SH_LITTLE	include/coff/alpha.h	111;"	d
RELOC_BITS1_EXTERN_LITTLE	include/coff/alpha.h	113;"	d
RELOC_BITS1_OFFSET_LITTLE	include/coff/alpha.h	115;"	d
RELOC_BITS1_OFFSET_SH_LITTLE	include/coff/alpha.h	116;"	d
RELOC_BITS1_RESERVED_LITTLE	include/coff/alpha.h	118;"	d
RELOC_BITS1_RESERVED_SH_LITTLE	include/coff/alpha.h	119;"	d
RELOC_BITS1_SYMNDX_SH_LEFT_BIG	include/coff/mips.h	75;"	d
RELOC_BITS1_SYMNDX_SH_LEFT_LITTLE	include/coff/mips.h	76;"	d
RELOC_BITS2_RESERVED_LITTLE	include/coff/alpha.h	120;"	d
RELOC_BITS2_RESERVED_SH_LEFT_LITTLE	include/coff/alpha.h	121;"	d
RELOC_BITS2_SYMNDX_SH_LEFT_BIG	include/coff/mips.h	78;"	d
RELOC_BITS2_SYMNDX_SH_LEFT_LITTLE	include/coff/mips.h	79;"	d
RELOC_BITS3_EXTERN_BIG	include/coff/mips.h	94;"	d
RELOC_BITS3_EXTERN_LITTLE	include/coff/mips.h	95;"	d
RELOC_BITS3_RESERVED_LITTLE	include/coff/alpha.h	122;"	d
RELOC_BITS3_RESERVED_SH_LEFT_LITTLE	include/coff/alpha.h	123;"	d
RELOC_BITS3_SIZE_LITTLE	include/coff/alpha.h	125;"	d
RELOC_BITS3_SIZE_SH_LITTLE	include/coff/alpha.h	126;"	d
RELOC_BITS3_TYPEHI_LITTLE	include/coff/mips.h	91;"	d
RELOC_BITS3_TYPEHI_SH_LITTLE	include/coff/mips.h	92;"	d
RELOC_BITS3_TYPE_BIG	include/coff/mips.h	87;"	d
RELOC_BITS3_TYPE_LITTLE	include/coff/mips.h	89;"	d
RELOC_BITS3_TYPE_SH_BIG	include/coff/mips.h	88;"	d
RELOC_BITS3_TYPE_SH_LITTLE	include/coff/mips.h	90;"	d
RELOC_DISP16	include/aout/aout64.h	/^  RELOC_DISP16,			\/* data[0:15] = addend - pc + sv 	*\/$/;"	e	enum:reloc_type
RELOC_DISP32	include/aout/aout64.h	/^  RELOC_DISP32,			\/* data[0:31] = addend - pc + sv 	*\/$/;"	e	enum:reloc_type
RELOC_DISP8	include/aout/aout64.h	/^  RELOC_DISP8,			\/* data[0:7] = addend - pc + sv 	*\/$/;"	e	enum:reloc_type
RELOC_EXT_BITS_EXTERN_BIG	include/aout/aout64.h	416;"	d
RELOC_EXT_BITS_EXTERN_LITTLE	bfd/aout-cris.c	101;"	d	file:
RELOC_EXT_BITS_EXTERN_LITTLE	include/aout/aout64.h	420;"	d
RELOC_EXT_BITS_TYPE_BIG	include/aout/aout64.h	424;"	d
RELOC_EXT_BITS_TYPE_LITTLE	bfd/aout-cris.c	102;"	d	file:
RELOC_EXT_BITS_TYPE_LITTLE	include/aout/aout64.h	432;"	d
RELOC_EXT_BITS_TYPE_SH_BIG	include/aout/aout64.h	428;"	d
RELOC_EXT_BITS_TYPE_SH_LITTLE	bfd/aout-cris.c	103;"	d	file:
RELOC_EXT_BITS_TYPE_SH_LITTLE	include/aout/aout64.h	436;"	d
RELOC_EXT_SIZE	include/aout/aout64.h	440;"	d
RELOC_FOR_GLOBAL_SYMBOL	bfd/elf-bfd.h	2744;"	d
RELOC_GLOB_DAT	include/aout/aout64.h	/^  RELOC_GLOB_DAT,$/;"	e	enum:reloc_type
RELOC_HI22	include/aout/aout64.h	/^  RELOC_HI22,			\/* data[0:21] = (addend + sv)>>10 	*\/$/;"	e	enum:reloc_type
RELOC_JMP_SLOT	include/aout/aout64.h	/^  RELOC_JMP_SLOT,$/;"	e	enum:reloc_type
RELOC_JMP_TBL	include/aout/aout64.h	/^  RELOC_JMP_TBL,$/;"	e	enum:reloc_type
RELOC_LO10	include/aout/aout64.h	/^  RELOC_LO10,			\/* data[0:9] = (addend + sv)		*\/$/;"	e	enum:reloc_type
RELOC_MAGIC	include/som/aout.h	70;"	d
RELOC_MAP	include/elf/cr16c.h	/^} RELOC_MAP;$/;"	t	typeref:struct:reloc_map
RELOC_NUMBER	include/elf/reloc-macros.h	107;"	d
RELOC_NUMBER	include/elf/reloc-macros.h	122;"	d
RELOC_PC10	include/aout/aout64.h	/^  RELOC_PC10,$/;"	e	enum:reloc_type
RELOC_PC22	include/aout/aout64.h	/^  RELOC_PC22,$/;"	e	enum:reloc_type
RELOC_PCREL	include/opcode/d30v.h	184;"	d
RELOC_PROCESSING	bfd/coff-tic30.c	151;"	d	file:
RELOC_PROCESSING	bfd/coff-tic4x.c	55;"	d	file:
RELOC_PROCESSING	bfd/coff-tic54x.c	284;"	d	file:
RELOC_PROCESSING	bfd/coff-z80.c	151;"	d	file:
RELOC_PROCESSING	bfd/coff-z8k.c	167;"	d	file:
RELOC_RELATIVE	include/aout/aout64.h	/^  RELOC_RELATIVE,$/;"	e	enum:reloc_type
RELOC_SECTION	bfd/elf32-arm.c	35;"	d	file:
RELOC_SECTION_ABS	include/coff/ecoff.h	128;"	d
RELOC_SECTION_BSS	include/coff/ecoff.h	120;"	d
RELOC_SECTION_DATA	include/coff/ecoff.h	117;"	d
RELOC_SECTION_FINI	include/coff/ecoff.h	126;"	d
RELOC_SECTION_INIT	include/coff/ecoff.h	121;"	d
RELOC_SECTION_LIT4	include/coff/ecoff.h	123;"	d
RELOC_SECTION_LIT8	include/coff/ecoff.h	122;"	d
RELOC_SECTION_LITA	include/coff/ecoff.h	127;"	d
RELOC_SECTION_NONE	include/coff/ecoff.h	114;"	d
RELOC_SECTION_PDATA	include/coff/ecoff.h	125;"	d
RELOC_SECTION_RCONST	include/coff/ecoff.h	129;"	d
RELOC_SECTION_RDATA	include/coff/ecoff.h	116;"	d
RELOC_SECTION_SBSS	include/coff/ecoff.h	119;"	d
RELOC_SECTION_SDATA	include/coff/ecoff.h	118;"	d
RELOC_SECTION_TEXT	include/coff/ecoff.h	115;"	d
RELOC_SECTION_XDATA	include/coff/ecoff.h	124;"	d
RELOC_SEGOFF16	include/aout/aout64.h	/^  RELOC_SEGOFF16,$/;"	e	enum:reloc_type
RELOC_SFA_BASE	include/aout/aout64.h	/^  RELOC_SFA_BASE,		$/;"	e	enum:reloc_type
RELOC_SFA_OFF13	include/aout/aout64.h	/^  RELOC_SFA_OFF13,$/;"	e	enum:reloc_type
RELOC_SIZE	bfd/elf32-arm.c	40;"	d	file:
RELOC_SIZE	bfd/elfnn-aarch64.c	264;"	d	file:
RELOC_SIZE	bfd/pdp11.c	170;"	d	file:
RELOC_SPARC_REV32	bfd/aoutx.h	206;"	d
RELOC_STACKSIZE	bfd/coff-alpha.c	717;"	d	file:
RELOC_STD_BITS_BASEREL_BIG	include/aout/aout64.h	365;"	d
RELOC_STD_BITS_BASEREL_LITTLE	include/aout/aout64.h	366;"	d
RELOC_STD_BITS_EXTERN_BIG	include/aout/aout64.h	362;"	d
RELOC_STD_BITS_EXTERN_LITTLE	include/aout/aout64.h	363;"	d
RELOC_STD_BITS_JMPTABLE_BIG	include/aout/aout64.h	368;"	d
RELOC_STD_BITS_JMPTABLE_LITTLE	include/aout/aout64.h	369;"	d
RELOC_STD_BITS_LENGTH_BIG	include/aout/aout64.h	357;"	d
RELOC_STD_BITS_LENGTH_LITTLE	include/aout/aout64.h	359;"	d
RELOC_STD_BITS_LENGTH_SH_BIG	include/aout/aout64.h	358;"	d
RELOC_STD_BITS_LENGTH_SH_LITTLE	include/aout/aout64.h	360;"	d
RELOC_STD_BITS_NS32K_TYPE_BIG	bfd/aout-ns32k.c	138;"	d	file:
RELOC_STD_BITS_NS32K_TYPE_LITTLE	bfd/aout-ns32k.c	139;"	d	file:
RELOC_STD_BITS_NS32K_TYPE_SH_BIG	bfd/aout-ns32k.c	140;"	d	file:
RELOC_STD_BITS_NS32K_TYPE_SH_LITTLE	bfd/aout-ns32k.c	141;"	d	file:
RELOC_STD_BITS_PCREL_BIG	include/aout/aout64.h	354;"	d
RELOC_STD_BITS_PCREL_LITTLE	include/aout/aout64.h	355;"	d
RELOC_STD_BITS_RELATIVE_BIG	include/aout/aout64.h	371;"	d
RELOC_STD_BITS_RELATIVE_LITTLE	include/aout/aout64.h	372;"	d
RELOC_STD_SIZE	include/aout/aout64.h	374;"	d
RELOC_WDISP19	include/aout/aout64.h	/^  RELOC_WDISP19,$/;"	e	enum:reloc_type
RELOC_WDISP22	include/aout/aout64.h	/^  RELOC_WDISP22,		\/* data[0:21] = (addend + sv - pc)>>2 	*\/$/;"	e	enum:reloc_type
RELOC_WDISP2_14	include/aout/aout64.h	/^  RELOC_WDISP2_14,$/;"	e	enum:reloc_type
RELOC_WDISP30	include/aout/aout64.h	/^  RELOC_WDISP30,		\/* data[0:29] = (addend + sv - pc)>>2 	*\/$/;"	e	enum:reloc_type
RELSZ	include/coff/alpha.h	104;"	d
RELSZ	include/coff/arm.h	114;"	d
RELSZ	include/coff/arm.h	126;"	d
RELSZ	include/coff/i386.h	73;"	d
RELSZ	include/coff/ia64.h	88;"	d
RELSZ	include/coff/mcore.h	70;"	d
RELSZ	include/coff/mips.h	67;"	d
RELSZ	include/coff/powerpc.h	56;"	d
RELSZ	include/coff/rs6000.h	227;"	d
RELSZ	include/coff/rs6k64.h	216;"	d
RELSZ	include/coff/sh.h	71;"	d
RELSZ	include/coff/sh.h	73;"	d
RELSZ	include/coff/ti.h	546;"	d
RELSZ	include/coff/tic30.h	43;"	d
RELSZ	include/coff/tic80.h	98;"	d
RELSZ	include/coff/x86_64.h	57;"	d
RELSZ	include/coff/z80.h	60;"	d
RELSZ	include/coff/z8k.h	48;"	d
RELSZ_V0	include/coff/ti.h	545;"	d
REL_ALLOC	libiberty/regex.c	126;"	d	file:
REMAINDER	libdecnumber/decBasic.c	55;"	d	file:
REMAINDER	libdecnumber/decNumber.c	192;"	d	file:
REMAINING_AVAIL_SLOTS	libiberty/regex.c	1696;"	d	file:
REMNEAR	libdecnumber/decBasic.c	57;"	d	file:
REMNEAR	libdecnumber/decNumber.c	194;"	d	file:
REMOTE_ALIGN_WRITES	gdb/remote.c	/^enum { REMOTE_ALIGN_WRITES = 16 };$/;"	e	enum:__anon1885	file:
REMOTE_DEBUG_MAX_CHAR	gdb/remote.c	1057;"	d	file:
REMOTE_FILEIO_H	gdb/remote-fileio.h	23;"	d
REMOTE_H	gdb/remote.h	20;"	d
REMOTE_NOTIF_H	gdb/remote-notif.h	21;"	d
REMOTE_NOTIF_ID	gdb/remote-notif.h	/^enum REMOTE_NOTIF_ID$/;"	g
REMOTE_NOTIF_LAST	gdb/remote-notif.c	/^gdb_static_assert (ARRAY_SIZE (notifs) == REMOTE_NOTIF_LAST);$/;"	v
REMOTE_NOTIF_LAST	gdb/remote-notif.h	/^  REMOTE_NOTIF_LAST,$/;"	e	enum:REMOTE_NOTIF_ID
REMOTE_NOTIF_STOP	gdb/remote-notif.h	/^  REMOTE_NOTIF_STOP = 0,$/;"	e	enum:REMOTE_NOTIF_ID
REMOTE_SIM_H	include/gdb/remote-sim.h	21;"	d
REMOTE_UTILS_H	gdb/gdbserver/remote-utils.h	20;"	d
REMOVE_BREAKPOINT	gdb/breakpoint.h	/^  REMOVE_BREAKPOINT,$/;"	e	enum:remove_bp_reason
RENAMED	gdb/testsuite/gdb.base/fileio.c	68;"	d	file:
REPEAT	opcodes/sh-opc.h	/^    REPEAT,$/;"	e	enum:__anon61
REPE_PREFIX_OPCODE	include/opcode/i386.h	70;"	d
REPLACE_FCHDIR	gdb/gnulib/import/fdopendir.c	37;"	d	file:
REPLACE_FUNC_STAT_DIR	gdb/gnulib/import/stat.c	34;"	d	file:
REPLACE_FUNC_STAT_DIR	gdb/gnulib/import/stat.c	40;"	d	file:
REPLACE_FUNC_STAT_FILE	gdb/gnulib/import/stat.c	35;"	d	file:
REPLACE_FUNC_STAT_FILE	gdb/gnulib/import/stat.c	41;"	d	file:
REPLACE_OP	zlib/examples/gzlog.c	275;"	d	file:
REPLACE_OPEN_DIRECTORY	gdb/gnulib/import/fchdir.c	36;"	d	file:
REPLACE_OPEN_DIRECTORY	gdb/gnulib/import/open.c	49;"	d	file:
REPLACE_bits16	include/opcode/arc-func.h	51;"	d
REPLACE_bits24	include/opcode/arc-func.h	65;"	d
REPLACE_bits24_be	include/opcode/arc-func.h	80;"	d
REPLACE_bits8	include/opcode/arc-func.h	37;"	d
REPLACE_disp12s	include/opcode/arc-func.h	270;"	d
REPLACE_disp13s	include/opcode/arc-func.h	241;"	d
REPLACE_disp21h	include/opcode/arc-func.h	136;"	d
REPLACE_disp21w	include/opcode/arc-func.h	151;"	d
REPLACE_disp25h	include/opcode/arc-func.h	166;"	d
REPLACE_disp25w	include/opcode/arc-func.h	182;"	d
REPLACE_disp9	include/opcode/arc-func.h	198;"	d
REPLACE_disp9ls	include/opcode/arc-func.h	212;"	d
REPLACE_disp9s	include/opcode/arc-func.h	227;"	d
REPLACE_disp9s1	include/opcode/arc-func.h	255;"	d
REPLACE_jli	include/opcode/arc-func.h	284;"	d
REPLACE_limm	include/opcode/arc-func.h	108;"	d
REPLACE_limms	include/opcode/arc-func.h	122;"	d
REPLACE_none	include/opcode/arc-func.h	24;"	d
REPLACE_word32	include/opcode/arc-func.h	94;"	d
REPNE_PREFIX_OPCODE	include/opcode/i386.h	69;"	d
REPORT_BUGS_TO	bfd/version.h	22;"	d
REPZC	opcodes/msp430-decode.c	283;"	d	file:
REPZ_11_138	zlib/trees.c	59;"	d	file:
REPZ_3_10	zlib/trees.c	56;"	d	file:
REP_3_6	zlib/trees.c	53;"	d	file:
REP_Fixup	opcodes/i386-dis.c	/^REP_Fixup (int bytemode, int sizeflag)$/;"	f	file:
REP_PREFIX	opcodes/i386-dis.c	12409;"	d	file:
REQUIRE	bfd/elf-eh-frame.c	1057;"	d	file:
REQUIRE	bfd/elf-eh-frame.c	581;"	d	file:
REQUIRE_ORDER	libiberty/getopt.c	/^  REQUIRE_ORDER, PERMUTE, RETURN_IN_ORDER$/;"	e	enum:__anon1189	file:
RESERV1	include/opcode/h8300.h	/^  RESERV1 = 	0x4400,$/;"	e	enum:h8_flags
RESERV2	include/opcode/h8300.h	/^  RESERV2 = 	0x4500,$/;"	e	enum:h8_flags
RESERV3	include/opcode/h8300.h	/^  RESERV3 =	0x4C00,$/;"	e	enum:h8_flags
RESERV4	include/opcode/h8300.h	/^  RESERV4 = 	0x4D00,$/;"	e	enum:h8_flags
RESERV5	include/opcode/h8300.h	/^  RESERV5 = 	0x4E00,$/;"	e	enum:h8_flags
RESERV6	include/opcode/h8300.h	/^  RESERV6 = 	0x4F00,$/;"	e	enum:h8_flags
RESERVE	sim/ppc/idecode_fields.h	41;"	d
RESERVED	sim/frv/registers.c	30;"	d	file:
RESERVED_SIZE	gdb/testsuite/gdb.base/morestack.c	52;"	d	file:
RESERVE_ADDR	sim/ppc/idecode_fields.h	42;"	d
RESERVE_DATA	sim/ppc/idecode_fields.h	43;"	d
RESET	readline/examples/rlptytest.c	/^static enum { RESET, TCBREAK } ttystate = RESET;$/;"	e	enum:__anon2107	file:
RESET_FAIL_STACK	libiberty/regex.c	1506;"	d	file:
RESET_FAIL_STACK	libiberty/regex.c	1513;"	d	file:
RESET_FAIL_STACK	libiberty/regex.c	8150;"	d	file:
RESET_PORT	sim/m68hc11/dv-m68hc11.c	/^  RESET_PORT,$/;"	e	enum:__anon524	file:
RESET_PORT	sim/m68hc11/dv-m68hc11eepr.c	/^  RESET_PORT$/;"	e	enum:__anon520	file:
RESET_PORT	sim/m68hc11/dv-m68hc11sio.c	/^  RESET_PORT$/;"	e	enum:__anon525	file:
RESET_PORT	sim/m68hc11/dv-m68hc11spi.c	/^  RESET_PORT$/;"	e	enum:__anon518	file:
RESET_PORT	sim/m68hc11/dv-m68hc11tim.c	/^  RESET_PORT,$/;"	e	enum:__anon522	file:
RESET_PORT	sim/mips/dv-tx3904cpu.c	/^  RESET_PORT,$/;"	e	enum:__anon851	file:
RESET_PORT	sim/mips/dv-tx3904irc.c	/^  RESET_PORT,$/;"	e	enum:__anon837	file:
RESET_PORT	sim/mips/dv-tx3904sio.c	/^  RESET_PORT,$/;"	e	enum:__anon839	file:
RESET_PORT	sim/mips/dv-tx3904tmr.c	/^  RESET_PORT,$/;"	e	enum:__anon850	file:
RESET_PORT	sim/mn10300/dv-mn103cpu.c	/^  RESET_PORT,$/;"	e	enum:__anon801	file:
RESET_SPECIAL	readline/rltty.c	791;"	d	file:
RESET_SPECIAL	readline/rltty.c	805;"	d	file:
RESET_SPECIAL	readline/rltty.c	845;"	d	file:
RESOLVED_LOCALLY_P	bfd/elfxx-x86.h	157;"	d
REST	opcodes/tic54x-opc.c	232;"	d	file:
RESTART	sim/bfin/dv-bfin_dma.h	32;"	d
RESTORE	sim/erc32/exec.c	178;"	d	file:
RESTORE	zlib/infback.c	139;"	d	file:
RESTORE	zlib/inflate.c	487;"	d	file:
RESTORE_FP_REGS	gdb/stubs/m68k-stub.c	220;"	d	file:
RESTORE_FP_REGS	gdb/stubs/m68k-stub.c	232;"	d	file:
RESTRICTED_NUM3	include/opcode/d10v.h	187;"	d
RESULT	libiberty/_doprnt.c	212;"	d	file:
RESULT	sim/testsuite/common/alu-n-tst.h	24;"	d
RESULT	sim/testsuite/common/alu-n-tst.h	253;"	d
RESUME	sim/arm/armemu.h	264;"	d
RESUME_ALL	gdb/infrun.c	348;"	d	file:
RESUME_H	gdb/target/resume.h	21;"	d
RET	gdb/arch/aarch64-insn.h	/^  RET             = 0xd65f0000,$/;"	e	enum:aarch64_opcodes
RET1	sim/mcore/interp.c	135;"	d	file:
RET1_REGNUM	gdb/m32r-tdep.h	/^  RET1_REGNUM = R0_REGNUM,$/;"	e	enum:m32r_regnum
RET1_REGNUM	gdb/moxie-tdep.h	/^  RET1_REGNUM = R0_REGNUM,$/;"	e	enum:moxie_regnum
RETALLOC	libiberty/regex.c	391;"	d	file:
RETALLOC_IF	libiberty/regex.c	392;"	d	file:
RETCODE_NWORDS	gdb/alpha-nbsd-tdep.c	194;"	d	file:
RETCODE_SIZE	gdb/alpha-nbsd-tdep.c	195;"	d	file:
RETE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETE = r0;$/;"	d
RETE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETE = r0;$/;"	d
RETE	sim/testsuite/sim/bfin/se_popkill.S	/^RETE = R7;$/;"	d
RETE	sim/testsuite/sim/bfin/se_popkill.S	/^RETE = [ SP ++ ];$/;"	d
RETE	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^RETE = USP;$/;"	d
RETE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETE = [sp++];$/;"	d
RETE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETE = r0;$/;"	d
RETE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETE = r1;$/;"	d
RETEREG	sim/bfin/bfin-sim.h	135;"	d
RETERR	sim/cr16/simops.c	5122;"	d	file:
RETERR	sim/d10v/simops.c	3201;"	d	file:
RETERR	sim/v850/simops.c	1623;"	d	file:
RETHINT	opcodes/alpha-opc.c	291;"	d	file:
RETI	sim/testsuite/sim/bfin/c_except_illopcode.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r1;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r2;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r3;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r4;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r5;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r6;$/;"	d
RETI	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_disable.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_excpt.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_nested.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_pending.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_timer.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r1;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r2;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r3;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r4;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r5;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r6;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mmr_timer.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r1;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r2;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r3;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r4;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r5;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r6;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RETI = r0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/cec-exact-exception.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-ifetch.S	/^	RETI = R4;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-multi-pending.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	RETI = R4;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-raise-reti.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	RETI = R4;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/cec-system-call.S	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^RETI = r7;$/;"	d
RETI	sim/testsuite/sim/bfin/e0.s	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/f221.s	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/hwloop-bits.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^	RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/mmr-exception.s	/^	RETI = R1;$/;"	d
RETI	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_bug_ui.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_bug_ui2.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_bug_ui3.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_cc_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_cof.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_event_quad.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETI = r0;      \/\/ prevent Xs later on$/;"	d
RETI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETI = r0;      \/\/ prevent Xs later on$/;"	d
RETI	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_illegalcombination.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_disable.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_lr.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_ppm.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RETI = [ SP ++ ];$/;"	d
RETI	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_mv2lp.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_popkill.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_popkill.S	/^RETI = [ SP ++ ];$/;"	d
RETI	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^RETI = USP;$/;"	d
RETI	sim/testsuite/sim/bfin/se_rts_rti.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_stall_if2.S	/^RETI = R0;$/;"	d
RETI	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETI = [sp++];$/;"	d
RETI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETI = r0;      \/\/ We need to load the return address$/;"	d
RETI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETI = r0;      \/\/ prevent Xs later on$/;"	d
RETI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETI = r1;$/;"	d
RETI	sim/testsuite/sim/bfin/unlink.S	/^	RETI = P1;$/;"	d
RETIREG	sim/bfin/bfin-sim.h	132;"	d
RETN	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/c_mode_user.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RETN = [ SP ++ ];$/;"	d
RETN	sim/testsuite/sim/bfin/se_popkill.S	/^RETN = R7;$/;"	d
RETN	sim/testsuite/sim/bfin/se_popkill.S	/^RETN = [ SP ++ ];$/;"	d
RETN	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^RETN = USP;$/;"	d
RETN	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETN = [sp++];$/;"	d
RETN	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETN = r0;$/;"	d
RETN	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETN = r1;$/;"	d
RETNREG	sim/bfin/bfin-sim.h	134;"	d
RETREG	sim/microblaze/microblaze.h	52;"	d
RETS	sim/testsuite/sim/bfin/c_interr_excpt.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_linkage.s	/^	RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/c_linkage.s	/^	RETS = R1;	\/\/ initialize rets by a different value$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_mmr_timer.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/c_progctrl_rts.s	/^	RETS = R2;$/;"	d
RETS	sim/testsuite/sim/bfin/c_progctrl_rts.s	/^	RETS = R3;$/;"	d
RETS	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	RETS = R4;$/;"	d
RETS	sim/testsuite/sim/bfin/cec-ifetch.S	/^	RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^	RETS = R1;$/;"	d
RETS	sim/testsuite/sim/bfin/link.s	/^	RETS = R4;$/;"	d
RETS	sim/testsuite/sim/bfin/link.s	/^	RETS = R7;$/;"	d
RETS	sim/testsuite/sim/bfin/se_bug_ui.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_bug_ui2.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_bug_ui3.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/se_cc_kill.S	/^RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_illegalcombination.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/se_popkill.S	/^RETS = R7;$/;"	d
RETS	sim/testsuite/sim/bfin/se_popkill.S	/^RETS = [ SP ++ ];$/;"	d
RETS	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^RETS = USP;$/;"	d
RETS	sim/testsuite/sim/bfin/se_rets_hazard.s	/^	RETS = [sp++];$/;"	d
RETS	sim/testsuite/sim/bfin/se_rets_hazard.s	/^	RETS = r1;$/;"	d
RETS	sim/testsuite/sim/bfin/se_rts_rti.S	/^RETS = R0;$/;"	d
RETS	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETS	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETS = r0;      \/\/ prevent X's breaking LINK instruction$/;"	d
RETSIGTYPE	readline/signals.c	53;"	d	file:
RETSIGTYPE	readline/signals.c	55;"	d	file:
RETSREG	opcodes/bfin-dis.c	674;"	d	file:
RETSREG	sim/bfin/bfin-sim.h	131;"	d
RETT	sim/erc32/exec.c	175;"	d	file:
RETURN	readline/chardefs.h	133;"	d
RETURN_ENTRY	readline/histexpand.c	164;"	d	file:
RETURN_ENTRY	readline/histexpand.c	299;"	d	file:
RETURN_ERROR	gdb/common/common-exceptions.h	/^    RETURN_ERROR$/;"	e	enum:return_reason
RETURN_FP	gdb/xtensa-tdep.c	1126;"	d	file:
RETURN_IN_ORDER	libiberty/getopt.c	/^  REQUIRE_ORDER, PERMUTE, RETURN_IN_ORDER$/;"	e	enum:__anon1189	file:
RETURN_MASK	gdb/common/common-exceptions.h	38;"	d
RETURN_MASK_ALL	gdb/common/common-exceptions.h	/^  RETURN_MASK_ALL = (RETURN_MASK_QUIT | RETURN_MASK_ERROR)$/;"	e	enum:__anon1762
RETURN_MASK_ERROR	gdb/common/common-exceptions.h	/^  RETURN_MASK_ERROR = RETURN_MASK (RETURN_ERROR),$/;"	e	enum:__anon1762
RETURN_MASK_QUIT	gdb/common/common-exceptions.h	/^  RETURN_MASK_QUIT = RETURN_MASK (RETURN_QUIT),$/;"	e	enum:__anon1762
RETURN_QUIT	gdb/common/common-exceptions.h	/^    RETURN_QUIT = -2,$/;"	e	enum:return_reason
RETURN_RET	gdb/xtensa-tdep.c	2006;"	d	file:
RETURN_RTC	gdb/m68hc11-tdep.c	/^  RETURN_RTC,$/;"	e	enum:insn_return_kind	file:
RETURN_RTI	gdb/m68hc11-tdep.c	/^  RETURN_RTI$/;"	e	enum:insn_return_kind	file:
RETURN_RTS	gdb/m68hc11-tdep.c	/^  RETURN_RTS,$/;"	e	enum:insn_return_kind	file:
RETURN_TYPE	gdb/gnulib/import/memmem.c	31;"	d	file:
RETURN_TYPE	gdb/gnulib/import/str-two-way.h	452;"	d
RETURN_TYPE	gdb/gnulib/import/strstr.c	33;"	d	file:
RETURN_VALUE_ABI_PRESERVES_ADDRESS	gdb/defs.h	/^  RETURN_VALUE_ABI_PRESERVES_ADDRESS,$/;"	e	enum:return_value_convention
RETURN_VALUE_ABI_RETURNS_ADDRESS	gdb/defs.h	/^  RETURN_VALUE_ABI_RETURNS_ADDRESS,$/;"	e	enum:return_value_convention
RETURN_VALUE_R11	sim/testsuite/sim/or1k/or1k-asm-test.h	32;"	d
RETURN_VALUE_REGISTER_CONVENTION	gdb/defs.h	/^  RETURN_VALUE_REGISTER_CONVENTION,$/;"	e	enum:return_value_convention
RETURN_VALUE_STRUCT_CONVENTION	gdb/defs.h	/^  RETURN_VALUE_STRUCT_CONVENTION,$/;"	e	enum:return_value_convention
RETVAL	sim/cr16/simops.c	5120;"	d	file:
RETVAL	sim/d10v/simops.c	3199;"	d	file:
RETVAL	sim/v850/simops.c	1622;"	d	file:
RETVAL32	sim/cr16/simops.c	5121;"	d	file:
RETVAL32	sim/d10v/simops.c	3200;"	d	file:
RETX	sim/testsuite/sim/bfin/c_except_illopcode.S	/^RETX = R4;$/;"	d
RETX	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RETX = r1;$/;"	d
RETX	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RETX = r3;$/;"	d
RETX	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^RETX = R0;$/;"	d
RETX	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^RETX = R0;$/;"	d
RETX	sim/testsuite/sim/bfin/c_mode_user.S	/^RETX = r1;$/;"	d
RETX	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RETX = r0;$/;"	d
RETX	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^RETX = R4;$/;"	d
RETX	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RETX = R4;$/;"	d
RETX	sim/testsuite/sim/bfin/cec-ifetch.S	/^	RETX = R5;$/;"	d
RETX	sim/testsuite/sim/bfin/f221.s	/^	RETX = R0;$/;"	d
RETX	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^	RETX = P2;$/;"	d
RETX	sim/testsuite/sim/bfin/se_bug_ui.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_bug_ui2.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_bug_ui3.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETX = r0;$/;"	d
RETX	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETX = r0;$/;"	d
RETX	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_illegalcombination.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RETX = [ SP ++ ];$/;"	d
RETX	sim/testsuite/sim/bfin/se_popkill.S	/^RETX = R4;$/;"	d
RETX	sim/testsuite/sim/bfin/se_popkill.S	/^RETX = R7;$/;"	d
RETX	sim/testsuite/sim/bfin/se_popkill.S	/^RETX = [ SP ++ ];$/;"	d
RETX	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^RETX = USP;$/;"	d
RETX	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^RETX = R7;      \/\/ skip offending instruction$/;"	d
RETX	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETX	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETX = [sp++];$/;"	d
RETX	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETX = r0;$/;"	d
RETX	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETX = r1;$/;"	d
RETX	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^RETX = r7;      \/\/ and put back in RETX$/;"	d
RETXREG	sim/bfin/bfin-sim.h	133;"	d
RET_DR	gdb/gdbserver/win32-i386-low.c	81;"	d	file:
RET_DR	gdb/gdbserver/win32-i386-low.c	95;"	d	file:
RET_REGNUM	gdb/cris-tdep.c	/^  RET_REGNUM  = 10,$/;"	e	enum:cris_regnums	file:
REVEAL_MODULE	sim/ppc/std-config.h	417;"	d
REVEAL_MODULE_P	sim/common/sim-inline.h	279;"	d
REVERSE_MATCH	include/opcode/cr16.h	182;"	d
REVERSE_MATCH	include/opcode/crx.h	182;"	d
REVERSE_STATE_REGISTER	gdb/tilegx-tdep.c	/^    REVERSE_STATE_REGISTER,$/;"	e	enum:reverse_state	file:
REVERSE_STATE_UNKNOWN	gdb/tilegx-tdep.c	/^    REVERSE_STATE_UNKNOWN$/;"	e	enum:reverse_state	file:
REVERSE_STATE_VALUE	gdb/tilegx-tdep.c	/^    REVERSE_STATE_VALUE,$/;"	e	enum:reverse_state	file:
REVFCN	include/opcode/sparc.h	299;"	d
REV_COP_INST	opcodes/crx-opc.c	520;"	d	file:
REXT	bfd/pdp11.c	180;"	d	file:
REX_B	include/opcode/i386.h	124;"	d
REX_OPCODE	include/opcode/i386.h	112;"	d
REX_PREFIX_P	include/opcode/i386.h	115;"	d
REX_R	include/opcode/i386.h	120;"	d
REX_W	include/opcode/i386.h	118;"	d
REX_X	include/opcode/i386.h	122;"	d
RE_12	opcodes/s390-opc.c	66;"	d	file:
RE_16	opcodes/s390-opc.c	68;"	d	file:
RE_20	opcodes/s390-opc.c	70;"	d	file:
RE_24	opcodes/s390-opc.c	72;"	d	file:
RE_28	opcodes/s390-opc.c	74;"	d	file:
RE_32	opcodes/s390-opc.c	76;"	d	file:
RE_8	opcodes/s390-opc.c	64;"	d	file:
RE_BACKSLASH_ESCAPE_IN_LISTS	include/xregex2.h	57;"	d
RE_BK_PLUS_QM	include/xregex2.h	62;"	d
RE_CHAR_CLASSES	include/xregex2.h	68;"	d
RE_CONTEXT_INDEP_ANCHORS	include/xregex2.h	82;"	d
RE_CONTEXT_INDEP_OPS	include/xregex2.h	90;"	d
RE_CONTEXT_INVALID_OPS	include/xregex2.h	94;"	d
RE_DEBUG	include/xregex2.h	162;"	d
RE_DOT_NEWLINE	include/xregex2.h	98;"	d
RE_DOT_NOT_NULL	include/xregex2.h	102;"	d
RE_DUP_MAX	include/xregex2.h	249;"	d
RE_DUP_MAX	include/xregex2.h	252;"	d
RE_HAT_LISTS_NOT_NEWLINE	include/xregex2.h	106;"	d
RE_INTERVALS	include/xregex2.h	111;"	d
RE_INVALID_INTERVAL_ORD	include/xregex2.h	167;"	d
RE_LIMITED_OPS	include/xregex2.h	115;"	d
RE_NEWLINE_ALT	include/xregex2.h	119;"	d
RE_NO_BK_BRACES	include/xregex2.h	124;"	d
RE_NO_BK_PARENS	include/xregex2.h	128;"	d
RE_NO_BK_REFS	include/xregex2.h	132;"	d
RE_NO_BK_VBAR	include/xregex2.h	136;"	d
RE_NO_EMPTY_RANGES	include/xregex2.h	142;"	d
RE_NO_GNU_OPS	include/xregex2.h	154;"	d
RE_NO_POSIX_BACKTRACKING	include/xregex2.h	150;"	d
RE_NREGS	include/xregex2.h	418;"	d
RE_REGNUM	gdb/sh-tdep.h	/^    RE_REGNUM = 44,$/;"	e	enum:__anon1841
RE_SYNTAX_AWK	include/xregex2.h	181;"	d
RE_SYNTAX_ED	include/xregex2.h	212;"	d
RE_SYNTAX_EGREP	include/xregex2.h	201;"	d
RE_SYNTAX_EMACS	include/xregex2.h	179;"	d
RE_SYNTAX_GNU_AWK	include/xregex2.h	188;"	d
RE_SYNTAX_GREP	include/xregex2.h	196;"	d
RE_SYNTAX_POSIX_AWK	include/xregex2.h	192;"	d
RE_SYNTAX_POSIX_BASIC	include/xregex2.h	221;"	d
RE_SYNTAX_POSIX_EGREP	include/xregex2.h	207;"	d
RE_SYNTAX_POSIX_EXTENDED	include/xregex2.h	230;"	d
RE_SYNTAX_POSIX_MINIMAL_BASIC	include/xregex2.h	227;"	d
RE_SYNTAX_POSIX_MINIMAL_EXTENDED	include/xregex2.h	238;"	d
RE_SYNTAX_SED	include/xregex2.h	214;"	d
RE_TRANSLATE_TYPE	include/xregex2.h	327;"	d
RE_UNMATCHED_RIGHT_PAREN_ORD	include/xregex2.h	146;"	d
RF0	include/opcode/d10v.h	82;"	d
RFADEF__C_INDEX	include/vms/lbr.h	220;"	d
RFDT	include/coff/sym.h	/^typedef long RFDT, *pRFDT;$/;"	t
RFEOP	include/opcode/dlx.h	94;"	d
RFI	include/opcode/visium.h	99;"	d
RFIT	sim/bfin/dv-bfin_uart.h	54;"	d
RFIX_ABS	sim/cris/cris-desc.h	/^ , RFIX_MOVE_R_S, RFIX_MOVE_S_R, RFIX_ABS, RFIX_DSTEP$/;"	e	enum:insn_rfix_opc
RFIX_ADDC	sim/cris/cris-desc.h	/^ , RFIX_SCC, RFIX_ADDC, RFIX_SETF, RFIX_CLEARF$/;"	e	enum:insn_rfix_opc
RFIX_ADDX	sim/cris/cris-desc.h	/^  RFIX_ADDX, RFIX_MOVX, RFIX_SUBX, RFIX_BTST$/;"	e	enum:insn_rfix_opc
RFIX_BTST	sim/cris/cris-desc.h	/^  RFIX_ADDX, RFIX_MOVX, RFIX_SUBX, RFIX_BTST$/;"	e	enum:insn_rfix_opc
RFIX_CLEARF	sim/cris/cris-desc.h	/^ , RFIX_SCC, RFIX_ADDC, RFIX_SETF, RFIX_CLEARF$/;"	e	enum:insn_rfix_opc
RFIX_DSTEP	sim/cris/cris-desc.h	/^ , RFIX_MOVE_R_S, RFIX_MOVE_S_R, RFIX_ABS, RFIX_DSTEP$/;"	e	enum:insn_rfix_opc
RFIX_LZ	sim/cris/cris-desc.h	/^ , RFIX_LZ, RFIX_SWAP, RFIX_XOR, RFIX_MSTEP$/;"	e	enum:insn_rfix_opc
RFIX_MOVE_R_S	sim/cris/cris-desc.h	/^ , RFIX_MOVE_R_S, RFIX_MOVE_S_R, RFIX_ABS, RFIX_DSTEP$/;"	e	enum:insn_rfix_opc
RFIX_MOVE_S_R	sim/cris/cris-desc.h	/^ , RFIX_MOVE_R_S, RFIX_MOVE_S_R, RFIX_ABS, RFIX_DSTEP$/;"	e	enum:insn_rfix_opc
RFIX_MOVX	sim/cris/cris-desc.h	/^  RFIX_ADDX, RFIX_MOVX, RFIX_SUBX, RFIX_BTST$/;"	e	enum:insn_rfix_opc
RFIX_MSTEP	sim/cris/cris-desc.h	/^ , RFIX_LZ, RFIX_SWAP, RFIX_XOR, RFIX_MSTEP$/;"	e	enum:insn_rfix_opc
RFIX_SCC	sim/cris/cris-desc.h	/^ , RFIX_SCC, RFIX_ADDC, RFIX_SETF, RFIX_CLEARF$/;"	e	enum:insn_rfix_opc
RFIX_SETF	sim/cris/cris-desc.h	/^ , RFIX_SCC, RFIX_ADDC, RFIX_SETF, RFIX_CLEARF$/;"	e	enum:insn_rfix_opc
RFIX_SUBX	sim/cris/cris-desc.h	/^  RFIX_ADDX, RFIX_MOVX, RFIX_SUBX, RFIX_BTST$/;"	e	enum:insn_rfix_opc
RFIX_SWAP	sim/cris/cris-desc.h	/^ , RFIX_LZ, RFIX_SWAP, RFIX_XOR, RFIX_MSTEP$/;"	e	enum:insn_rfix_opc
RFIX_XOR	sim/cris/cris-desc.h	/^ , RFIX_LZ, RFIX_SWAP, RFIX_XOR, RFIX_MSTEP$/;"	e	enum:insn_rfix_opc
RFRT	sim/bfin/dv-bfin_uart.h	55;"	d
RFSL_MASK	opcodes/microblaze-opcm.h	145;"	d
RF_CLASS_INSN	include/opcode/tic4x.h	682;"	d
RG	opcodes/arc-opc.c	1851;"	d	file:
RHA	gdb/testsuite/gdb.cp/virtbase.cc	/^  RHA() : mA(0xaaaaaaaa) {}$/;"	f	class:RHA
RHA	gdb/testsuite/gdb.cp/virtbase.cc	/^class RHA$/;"	c	file:
RHANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^RHANDLE:            \/\/ Reset Handler 1$/;"	l
RHB	gdb/testsuite/gdb.cp/virtbase.cc	/^  RHB() : mB(0xbbbbbbbb) {}$/;"	f	class:RHB
RHB	gdb/testsuite/gdb.cp/virtbase.cc	/^class RHB$/;"	c	file:
RHC	gdb/testsuite/gdb.cp/virtbase.cc	/^  RHC() : RHA(), RHB() {}$/;"	f	class:RHC
RHC	gdb/testsuite/gdb.cp/virtbase.cc	/^class RHC : public RHA,$/;"	c	file:
RHF_CORD	include/elf/mips.h	805;"	d
RHF_DEFAULT_DELAY_LOAD	include/elf/mips.h	796;"	d
RHF_DELTA_C_PLUS_PLUS	include/elf/mips.h	786;"	d
RHF_GUARANTEE_INIT	include/elf/mips.h	783;"	d
RHF_GUARANTEE_START_INIT	include/elf/mips.h	790;"	d
RHF_NONE	include/elf/mips.h	764;"	d
RHF_NOTPOT	include/elf/mips.h	770;"	d
RHF_NO_MOVE	include/elf/mips.h	776;"	d
RHF_NO_UNRES_UNDEF	include/elf/mips.h	808;"	d
RHF_PIXIE	include/elf/mips.h	793;"	d
RHF_QUICKSTART	include/elf/mips.h	767;"	d
RHF_REQUICKSTART	include/elf/mips.h	799;"	d
RHF_REQUICKSTARTED	include/elf/mips.h	802;"	d
RHF_RLD_ORDER_SAFE	include/elf/mips.h	811;"	d
RHF_SGI_ONLY	include/elf/mips.h	779;"	d
RHSReg	sim/arm/armemu.h	317;"	d
RHS_NO_LIBRARY_REPLACEMENT	include/elf/mips.h	773;"	d
RH_S	opcodes/arc-opc.c	1843;"	d	file:
RH_Sdup	opcodes/arc-opc.c	1847;"	d	file:
RI	opcodes/m10300-opc.c	291;"	d	file:
RI10	include/opcode/spu.h	/^  RI10,$/;"	e	enum:__anon1274
RI16	include/opcode/spu.h	/^  RI16,$/;"	e	enum:__anon1274
RI18	include/opcode/spu.h	/^  RI18,$/;"	e	enum:__anon1274
RI7	include/opcode/spu.h	/^  RI7,$/;"	e	enum:__anon1274
RI8	include/opcode/spu.h	/^  RI8,$/;"	e	enum:__anon1274
RIAT	sim/sh/interp.c	578;"	d	file:
RIC	opcodes/ppc-opc.c	2486;"	d	file:
RIDXMASK	bfd/pdp11.c	174;"	d	file:
RIE_IMM4	opcodes/v850-opc.c	1267;"	d	file:
RIE_IMM5	opcodes/v850-opc.c	1264;"	d	file:
RIE_VECTOR_START	sim/cr16/cr16_sim.h	404;"	d
RIE_VECTOR_START	sim/d10v/d10v_sim.h	475;"	d
RIGHT_FIRST	sim/d10v/interp.c	/^enum _leftright { LEFT_FIRST, RIGHT_FIRST };$/;"	e	enum:_leftright	file:
RIGHT_SCROLL	gdb/tui/tui-data.h	/^  RIGHT_SCROLL$/;"	e	enum:tui_scroll_direction
RINDEX	bfd/pdp11.c	182;"	d	file:
RISCV_A0_REGNUM	gdb/riscv-tdep.h	/^  RISCV_A0_REGNUM = 10,		\/* First argument.  *\/$/;"	e	enum:__anon1848
RISCV_A1_REGNUM	gdb/riscv-tdep.h	/^  RISCV_A1_REGNUM = 11,		\/* Second argument.  *\/$/;"	e	enum:__anon1848
RISCV_BIGIMM_BITS	include/opcode/riscv.h	190;"	d
RISCV_BIGIMM_REACH	include/opcode/riscv.h	192;"	d
RISCV_BRANCH_ALIGN	include/opcode/riscv.h	196;"	d
RISCV_BRANCH_ALIGN_BITS	include/opcode/riscv.h	195;"	d
RISCV_BRANCH_BITS	include/opcode/riscv.h	194;"	d
RISCV_BRANCH_REACH	include/opcode/riscv.h	197;"	d
RISCV_CONST_HIGH_PART	include/opcode/riscv.h	178;"	d
RISCV_CONST_LOW_PART	include/opcode/riscv.h	180;"	d
RISCV_CSR_LEGACY_MISA_REGNUM	gdb/riscv-tdep.h	/^  RISCV_CSR_LEGACY_MISA_REGNUM = 0xf10,$/;"	e	enum:__anon1848
RISCV_ELF_DATA	bfd/elf-bfd.h	/^  RISCV_ELF_DATA,$/;"	e	enum:elf_target_id
RISCV_ELF_LOG_WORD_BYTES	bfd/elfnn-riscv.c	42;"	d	file:
RISCV_ELF_WORD_BYTES	bfd/elfnn-riscv.c	44;"	d	file:
RISCV_ENCODING_H	include/opcode/riscv-opc.h	3;"	d
RISCV_FA0_REGNUM	gdb/riscv-tdep.h	/^  RISCV_FA0_REGNUM = 43,$/;"	e	enum:__anon1848
RISCV_FA1_REGNUM	gdb/riscv-tdep.h	/^  RISCV_FA1_REGNUM = RISCV_FA0_REGNUM + 1,$/;"	e	enum:__anon1848
RISCV_FIRST_CSR_REGNUM	gdb/riscv-tdep.h	/^  RISCV_FIRST_CSR_REGNUM = 65,  \/* First CSR *\/$/;"	e	enum:__anon1848
RISCV_FIRST_FP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_FIRST_FP_REGNUM = 33,	\/* First Floating Point Register *\/$/;"	e	enum:__anon1848
RISCV_FP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_FP_REGNUM = 8,		\/* Frame Pointer.  *\/$/;"	e	enum:__anon1848
RISCV_GP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_GP_REGNUM = 3,		\/* Global Pointer.  *\/$/;"	e	enum:__anon1848
RISCV_GP_SYMBOL	include/elf/riscv.h	117;"	d
RISCV_IMM_BITS	include/opcode/riscv.h	189;"	d
RISCV_IMM_REACH	include/opcode/riscv.h	191;"	d
RISCV_ITYPE	include/opcode/riscv.h	164;"	d
RISCV_JUMP_ALIGN	include/opcode/riscv.h	186;"	d
RISCV_JUMP_ALIGN_BITS	include/opcode/riscv.h	185;"	d
RISCV_JUMP_BITS	include/opcode/riscv.h	184;"	d
RISCV_JUMP_REACH	include/opcode/riscv.h	187;"	d
RISCV_LAST_CSR_REGNUM	gdb/riscv-tdep.h	/^  RISCV_LAST_CSR_REGNUM = 4160,$/;"	e	enum:__anon1848
RISCV_LAST_FP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_LAST_FP_REGNUM = 64,	\/* Last Floating Point Register *\/$/;"	e	enum:__anon1848
RISCV_LAST_REGNUM	gdb/riscv-tdep.h	/^  RISCV_LAST_REGNUM = RISCV_PRIV_REGNUM$/;"	e	enum:__anon1848
RISCV_NOP	include/opcode/riscv.h	175;"	d
RISCV_PCREL_HIGH_PART	include/opcode/riscv.h	181;"	d
RISCV_PCREL_LOW_PART	include/opcode/riscv.h	182;"	d
RISCV_PC_REGNUM	gdb/riscv-tdep.h	/^  RISCV_PC_REGNUM = 32,		\/* Program Counter.  *\/$/;"	e	enum:__anon1848
RISCV_PRIV_REGNUM	gdb/riscv-tdep.h	/^  RISCV_PRIV_REGNUM = 4161,$/;"	e	enum:__anon1848
RISCV_RA_REGNUM	gdb/riscv-tdep.h	/^  RISCV_RA_REGNUM = 1,		\/* Return Address.  *\/$/;"	e	enum:__anon1848
RISCV_RTYPE	include/opcode/riscv.h	162;"	d
RISCV_RVC_IMM_REACH	include/opcode/riscv.h	193;"	d
RISCV_SBTYPE	include/opcode/riscv.h	168;"	d
RISCV_SP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_SP_REGNUM = 2,		\/* Stack Pointer.  *\/$/;"	e	enum:__anon1848
RISCV_STYPE	include/opcode/riscv.h	166;"	d
RISCV_TDEP_H	gdb/riscv-tdep.h	21;"	d
RISCV_TP_REGNUM	gdb/riscv-tdep.h	/^  RISCV_TP_REGNUM = 4,		\/* Thread Pointer.  *\/$/;"	e	enum:__anon1848
RISCV_UJTYPE	include/opcode/riscv.h	172;"	d
RISCV_UTYPE	include/opcode/riscv.h	170;"	d
RISCV_ZERO_REGNUM	gdb/riscv-tdep.h	/^  RISCV_ZERO_REGNUM = 0,	\/* Read-only register, always 0.  *\/$/;"	e	enum:__anon1848
RL	sim/rx/rx.c	256;"	d	file:
RL	sim/rx/rx.c	325;"	d	file:
RL78REL	bfd/elf32-rl78.c	31;"	d	file:
RL78_AX_REGNUM	gdb/rl78-tdep.c	/^  RL78_AX_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_A_REGNUM	gdb/rl78-tdep.c	/^  RL78_A_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0	gdb/rl78-tdep.c	/^  RL78_BANK0 = 0,$/;"	e	enum:__anon1642	file:
RL78_BANK0_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP0_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP0_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP1_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP1_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP2_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP2_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP3_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP3_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK0_RP3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK0_RP3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1	gdb/rl78-tdep.c	/^  RL78_BANK1 = 1,$/;"	e	enum:__anon1642	file:
RL78_BANK1_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP0_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP0_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP1_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP1_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP2_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP2_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP3_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP3_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK1_RP3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK1_RP3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2	gdb/rl78-tdep.c	/^  RL78_BANK2 = 2,$/;"	e	enum:__anon1642	file:
RL78_BANK2_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP0_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP0_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP1_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP1_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP2_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP2_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP3_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP3_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK2_RP3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK2_RP3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3	gdb/rl78-tdep.c	/^  RL78_BANK3 = 3,$/;"	e	enum:__anon1642	file:
RL78_BANK3_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP0_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP0_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP0_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP1_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP1_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP1_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP2_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP2_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP2_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP3_PTR_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP3_PTR_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BANK3_RP3_REGNUM	gdb/rl78-tdep.c	/^  RL78_BANK3_RP3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_BC_REGNUM	gdb/rl78-tdep.c	/^  RL78_BC_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_B_REGNUM	gdb/rl78-tdep.c	/^  RL78_B_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_Byte	include/opcode/rl78.h	/^  RL78_Byte = 0,$/;"	e	enum:__anon1374
RL78_CS_REGNUM	gdb/rl78-tdep.c	/^  RL78_CS_REGNUM,	\/* 8 bits *\/$/;"	e	enum:__anon1643	file:
RL78_C_REGNUM	gdb/rl78-tdep.c	/^  RL78_C_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_Condition	include/opcode/rl78.h	/^} RL78_Condition;$/;"	t	typeref:enum:__anon1375
RL78_Condition_C	include/opcode/rl78.h	/^  RL78_Condition_C,$/;"	e	enum:__anon1375
RL78_Condition_F	include/opcode/rl78.h	/^  RL78_Condition_F,$/;"	e	enum:__anon1375
RL78_Condition_H	include/opcode/rl78.h	/^  RL78_Condition_H,$/;"	e	enum:__anon1375
RL78_Condition_NC	include/opcode/rl78.h	/^  RL78_Condition_NC,$/;"	e	enum:__anon1375
RL78_Condition_NH	include/opcode/rl78.h	/^  RL78_Condition_NH,$/;"	e	enum:__anon1375
RL78_Condition_NZ	include/opcode/rl78.h	/^  RL78_Condition_NZ$/;"	e	enum:__anon1375
RL78_Condition_T	include/opcode/rl78.h	/^  RL78_Condition_T,$/;"	e	enum:__anon1375
RL78_Condition_Z	include/opcode/rl78.h	/^  RL78_Condition_Z,$/;"	e	enum:__anon1375
RL78_DE_REGNUM	gdb/rl78-tdep.c	/^  RL78_DE_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_D_REGNUM	gdb/rl78-tdep.c	/^  RL78_D_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_Data	opcodes/rl78-dis.c	/^} RL78_Data;$/;"	t	typeref:struct:__anon29	file:
RL78_Data	sim/rl78/rl78.c	/^} RL78_Data;$/;"	t	typeref:struct:__anon834	file:
RL78_Dis_Isa	include/opcode/rl78.h	/^} RL78_Dis_Isa;$/;"	t	typeref:enum:__anon1372
RL78_ES_REGNUM	gdb/rl78-tdep.c	/^  RL78_ES_REGNUM,	\/* 8 bits *\/$/;"	e	enum:__anon1643	file:
RL78_EXITED	sim/rl78/cpu.h	77;"	d
RL78_EXIT_STATUS	sim/rl78/cpu.h	78;"	d
RL78_E_REGNUM	gdb/rl78-tdep.c	/^  RL78_E_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_HIT_BREAK	sim/rl78/cpu.h	76;"	d
RL78_HL_REGNUM	gdb/rl78-tdep.c	/^  RL78_HL_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_H_REGNUM	gdb/rl78-tdep.c	/^  RL78_H_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_ISA_DEFAULT	include/opcode/rl78.h	/^  RL78_ISA_DEFAULT,$/;"	e	enum:__anon1372
RL78_ISA_G10	include/opcode/rl78.h	/^  RL78_ISA_G10,$/;"	e	enum:__anon1372
RL78_ISA_G13	include/opcode/rl78.h	/^  RL78_ISA_G13,$/;"	e	enum:__anon1372
RL78_ISA_G14	include/opcode/rl78.h	/^  RL78_ISA_G14,$/;"	e	enum:__anon1372
RL78_L_REGNUM	gdb/rl78-tdep.c	/^  RL78_L_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_MAKE_EXITED	sim/rl78/cpu.h	72;"	d
RL78_MAKE_HIT_BREAK	sim/rl78/cpu.h	71;"	d
RL78_MAKE_STEPPED	sim/rl78/cpu.h	70;"	d
RL78_MAKE_STOPPED	sim/rl78/cpu.h	73;"	d
RL78_MEM_REGNUM	gdb/rl78-tdep.c	/^  RL78_MEM_REGNUM,	\/* 8 bits ?? *\/$/;"	e	enum:__anon1643	file:
RL78_NUMBANKS	gdb/rl78-tdep.c	/^  RL78_NUMBANKS = 4,$/;"	e	enum:__anon1642	file:
RL78_NUM_PSEUDO_REGS	gdb/rl78-tdep.c	/^  RL78_NUM_PSEUDO_REGS = RL78_NUM_TOTAL_REGS - RL78_NUM_REGS$/;"	e	enum:__anon1643	file:
RL78_NUM_REGS	gdb/rl78-tdep.c	/^  RL78_NUM_REGS,$/;"	e	enum:__anon1643	file:
RL78_NUM_TOTAL_REGS	gdb/rl78-tdep.c	/^  RL78_NUM_TOTAL_REGS,$/;"	e	enum:__anon1643	file:
RL78_OPCODES_H_INCLUDED	include/opcode/rl78.h	27;"	d
RL78_OP_REL	bfd/elf32-rl78.c	39;"	d	file:
RL78_Opcode_Decoded	include/opcode/rl78.h	/^} RL78_Opcode_Decoded;$/;"	t	typeref:struct:__anon1379
RL78_Opcode_ID	include/opcode/rl78.h	/^} RL78_Opcode_ID;$/;"	t	typeref:enum:__anon1377
RL78_Opcode_Operand	include/opcode/rl78.h	/^} RL78_Opcode_Operand;$/;"	t	typeref:struct:__anon1378
RL78_Operand_Bit	include/opcode/rl78.h	/^  RL78_Operand_Bit,		\/* reg.bit *\/$/;"	e	enum:__anon1376
RL78_Operand_BitIndirect	include/opcode/rl78.h	/^  RL78_Operand_BitIndirect,	\/* [reg+reg2+addend].bit *\/$/;"	e	enum:__anon1376
RL78_Operand_Immediate	include/opcode/rl78.h	/^  RL78_Operand_Immediate,	\/* #addend *\/$/;"	e	enum:__anon1376
RL78_Operand_Indirect	include/opcode/rl78.h	/^  RL78_Operand_Indirect,	\/* [reg + reg2 + addend] *\/$/;"	e	enum:__anon1376
RL78_Operand_None	include/opcode/rl78.h	/^  RL78_Operand_None = 0,$/;"	e	enum:__anon1376
RL78_Operand_PostInc	include/opcode/rl78.h	/^  RL78_Operand_PostInc		\/* [reg++] = pop *\/$/;"	e	enum:__anon1376
RL78_Operand_PreDec	include/opcode/rl78.h	/^  RL78_Operand_PreDec,		\/* [--reg] = push *\/$/;"	e	enum:__anon1376
RL78_Operand_Register	include/opcode/rl78.h	/^  RL78_Operand_Register,	\/* reg *\/$/;"	e	enum:__anon1376
RL78_Operand_Type	include/opcode/rl78.h	/^} RL78_Operand_Type;$/;"	t	typeref:enum:__anon1376
RL78_PC_REGNUM	gdb/rl78-tdep.c	/^  RL78_PC_REGNUM = RL78_NUM_REGS,$/;"	e	enum:__anon1643	file:
RL78_PMC_REGNUM	gdb/rl78-tdep.c	/^  RL78_PMC_REGNUM,	\/* 8 bits *\/$/;"	e	enum:__anon1643	file:
RL78_PSW_AC	include/opcode/rl78.h	151;"	d
RL78_PSW_CY	include/opcode/rl78.h	155;"	d
RL78_PSW_IE	include/opcode/rl78.h	148;"	d
RL78_PSW_ISP0	include/opcode/rl78.h	154;"	d
RL78_PSW_ISP1	include/opcode/rl78.h	153;"	d
RL78_PSW_RBS0	include/opcode/rl78.h	152;"	d
RL78_PSW_RBS1	include/opcode/rl78.h	150;"	d
RL78_PSW_REGNUM	gdb/rl78-tdep.c	/^  RL78_PSW_REGNUM,	\/* 8 bits *\/$/;"	e	enum:__anon1643	file:
RL78_PSW_Z	include/opcode/rl78.h	149;"	d
RL78_RAW_BANK0_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R0_REGNUM = 0,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK0_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK0_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK1_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK1_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK2_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK2_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R0_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R0_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R1_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R1_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R2_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R2_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R3_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R3_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R4_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R4_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R5_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R5_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R6_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R6_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_BANK3_R7_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_BANK3_R7_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_RAW_PC_REGNUM	gdb/rl78-tdep.c	/^  RL78_RAW_PC_REGNUM,	\/* 20 bits; we'll use 32 bits for it.  *\/$/;"	e	enum:__anon1643	file:
RL78_REGS_PER_BANK	gdb/rl78-tdep.c	/^  RL78_REGS_PER_BANK = 8$/;"	e	enum:__anon1642	file:
RL78_RELAXA_ADDR16	include/elf/rl78.h	118;"	d
RL78_RELAXA_ALIGN	include/elf/rl78.h	121;"	d
RL78_RELAXA_ANUM	include/elf/rl78.h	123;"	d
RL78_RELAXA_BRA	include/elf/rl78.h	117;"	d
RL78_RELAXA_ELIGN	include/elf/rl78.h	122;"	d
RL78_RELAXA_MASK	include/elf/rl78.h	116;"	d
RL78_RELAXA_RNUM	include/elf/rl78.h	119;"	d
RL78_Reg_A	include/opcode/rl78.h	/^  RL78_Reg_A,$/;"	e	enum:__anon1373
RL78_Reg_AX	include/opcode/rl78.h	/^  RL78_Reg_AX,$/;"	e	enum:__anon1373
RL78_Reg_B	include/opcode/rl78.h	/^  RL78_Reg_B,$/;"	e	enum:__anon1373
RL78_Reg_BC	include/opcode/rl78.h	/^  RL78_Reg_BC,$/;"	e	enum:__anon1373
RL78_Reg_C	include/opcode/rl78.h	/^  RL78_Reg_C,$/;"	e	enum:__anon1373
RL78_Reg_CS	include/opcode/rl78.h	/^  RL78_Reg_CS,$/;"	e	enum:__anon1373
RL78_Reg_D	include/opcode/rl78.h	/^  RL78_Reg_D,$/;"	e	enum:__anon1373
RL78_Reg_DE	include/opcode/rl78.h	/^  RL78_Reg_DE,$/;"	e	enum:__anon1373
RL78_Reg_E	include/opcode/rl78.h	/^  RL78_Reg_E,$/;"	e	enum:__anon1373
RL78_Reg_ES	include/opcode/rl78.h	/^  RL78_Reg_ES,$/;"	e	enum:__anon1373
RL78_Reg_H	include/opcode/rl78.h	/^  RL78_Reg_H,$/;"	e	enum:__anon1373
RL78_Reg_HL	include/opcode/rl78.h	/^  RL78_Reg_HL,$/;"	e	enum:__anon1373
RL78_Reg_L	include/opcode/rl78.h	/^  RL78_Reg_L,$/;"	e	enum:__anon1373
RL78_Reg_MEM	include/opcode/rl78.h	/^  RL78_Reg_MEM$/;"	e	enum:__anon1373
RL78_Reg_None	include/opcode/rl78.h	/^  RL78_Reg_None,$/;"	e	enum:__anon1373
RL78_Reg_PMC	include/opcode/rl78.h	/^  RL78_Reg_PMC,$/;"	e	enum:__anon1373
RL78_Reg_PSW	include/opcode/rl78.h	/^  RL78_Reg_PSW,$/;"	e	enum:__anon1373
RL78_Reg_SP	include/opcode/rl78.h	/^  RL78_Reg_SP,$/;"	e	enum:__anon1373
RL78_Reg_X	include/opcode/rl78.h	/^  RL78_Reg_X,$/;"	e	enum:__anon1373
RL78_Register	include/opcode/rl78.h	/^} RL78_Register;$/;"	t	typeref:enum:__anon1373
RL78_SFR_CS	include/opcode/rl78.h	159;"	d
RL78_SFR_ES	include/opcode/rl78.h	160;"	d
RL78_SFR_MEM	include/opcode/rl78.h	162;"	d
RL78_SFR_PMC	include/opcode/rl78.h	161;"	d
RL78_SFR_PSW	include/opcode/rl78.h	158;"	d
RL78_SFR_SP	include/opcode/rl78.h	157;"	d
RL78_SPH_REGNUM	gdb/rl78-tdep.c	/^  RL78_SPH_REGNUM,	\/* 8 bits; upper half of SP *\/$/;"	e	enum:__anon1643	file:
RL78_SPL_REGNUM	gdb/rl78-tdep.c	/^  RL78_SPL_REGNUM,	\/* 8 bits; lower half of SP *\/$/;"	e	enum:__anon1643	file:
RL78_SP_ADDR	gdb/rl78-tdep.c	208;"	d	file:
RL78_SP_REGNUM	gdb/rl78-tdep.c	/^  RL78_SP_REGNUM,$/;"	e	enum:__anon1643	file:
RL78_STACK_POP	bfd/elf32-rl78.c	377;"	d	file:
RL78_STACK_POP	bfd/elf32-rl78.c	539;"	d	file:
RL78_STACK_PUSH	bfd/elf32-rl78.c	367;"	d	file:
RL78_STACK_PUSH	bfd/elf32-rl78.c	538;"	d	file:
RL78_STEPPED	sim/rl78/cpu.h	75;"	d
RL78_STOPPED	sim/rl78/cpu.h	79;"	d
RL78_STOP_SIG	sim/rl78/cpu.h	80;"	d
RL78_Size	include/opcode/rl78.h	/^} RL78_Size;$/;"	t	typeref:enum:__anon1374
RL78_Word	include/opcode/rl78.h	/^  RL78_Word$/;"	e	enum:__anon1374
RL78_X_REGNUM	gdb/rl78-tdep.c	/^  RL78_X_REGNUM,$/;"	e	enum:__anon1643	file:
RLAT	sim/sh/interp.c	576;"	d	file:
RLA_NBYTES	bfd/elf32-m32c.c	1345;"	d	file:
RLA_RELOCS	bfd/elf32-m32c.c	1343;"	d	file:
RLD	sim/rx/rx.c	265;"	d	file:
RLD	sim/rx/rx.c	326;"	d	file:
RLIMIT_CAP	gdb/testsuite/gdb.base/bigcore.c	35;"	d	file:
RLIM_INFINITY	gdb/testsuite/gdb.base/auxv.c	40;"	d	file:
RLIM_SAVED_CUR	gdb/gnulib/import/getdtablesize.c	93;"	d	file:
RLIM_SAVED_MAX	gdb/gnulib/import/getdtablesize.c	96;"	d	file:
RLO_add	include/opcode/rl78.h	/^  RLO_add,			\/* d += s *\/$/;"	e	enum:__anon1377
RLO_addc	include/opcode/rl78.h	/^  RLO_addc,			\/* d += s + CY *\/$/;"	e	enum:__anon1377
RLO_and	include/opcode/rl78.h	/^  RLO_and,			\/* d &= s (byte, word, bit) *\/$/;"	e	enum:__anon1377
RLO_branch	include/opcode/rl78.h	/^  RLO_branch,			\/* pc = d *\/$/;"	e	enum:__anon1377
RLO_branch_cond	include/opcode/rl78.h	/^  RLO_branch_cond,		\/* pc = d if cond(src) *\/$/;"	e	enum:__anon1377
RLO_branch_cond_clear	include/opcode/rl78.h	/^  RLO_branch_cond_clear,	\/* pc = d if cond(src), and clear(src) *\/$/;"	e	enum:__anon1377
RLO_break	include/opcode/rl78.h	/^  RLO_break,			\/* BRK *\/$/;"	e	enum:__anon1377
RLO_call	include/opcode/rl78.h	/^  RLO_call,			\/* call *\/$/;"	e	enum:__anon1377
RLO_cmp	include/opcode/rl78.h	/^  RLO_cmp,			\/* cmp d, s *\/$/;"	e	enum:__anon1377
RLO_divhu	include/opcode/rl78.h	/^  RLO_divhu,			\/* DIVHU *\/$/;"	e	enum:__anon1377
RLO_divwu	include/opcode/rl78.h	/^  RLO_divwu,			\/* DIVWU *\/$/;"	e	enum:__anon1377
RLO_halt	include/opcode/rl78.h	/^  RLO_halt,			\/* HALT *\/$/;"	e	enum:__anon1377
RLO_mach	include/opcode/rl78.h	/^  RLO_mach,			\/* MACH *\/$/;"	e	enum:__anon1377
RLO_machu	include/opcode/rl78.h	/^  RLO_machu,			\/* MACHU *\/$/;"	e	enum:__anon1377
RLO_mov	include/opcode/rl78.h	/^  RLO_mov,			\/* d = s *\/$/;"	e	enum:__anon1377
RLO_mulh	include/opcode/rl78.h	/^  RLO_mulh,			\/* MULH *\/$/;"	e	enum:__anon1377
RLO_mulhu	include/opcode/rl78.h	/^  RLO_mulhu,			\/* MULHU *\/$/;"	e	enum:__anon1377
RLO_mulu	include/opcode/rl78.h	/^  RLO_mulu,			\/* MULU *\/$/;"	e	enum:__anon1377
RLO_nop	include/opcode/rl78.h	/^  RLO_nop,			\/* NOP *\/$/;"	e	enum:__anon1377
RLO_or	include/opcode/rl78.h	/^  RLO_or,			\/* d |= s *\/$/;"	e	enum:__anon1377
RLO_ret	include/opcode/rl78.h	/^  RLO_ret,			\/* RET *\/$/;"	e	enum:__anon1377
RLO_reti	include/opcode/rl78.h	/^  RLO_reti,			\/* RETI *\/$/;"	e	enum:__anon1377
RLO_rol	include/opcode/rl78.h	/^  RLO_rol,			\/* d <<= s, MSB to LSB and CY *\/$/;"	e	enum:__anon1377
RLO_rolc	include/opcode/rl78.h	/^  RLO_rolc,			\/* d <<= s, MSB to CY, CY, to LSB *\/$/;"	e	enum:__anon1377
RLO_ror	include/opcode/rl78.h	/^  RLO_ror,			\/* d >>= s, LSB to MSB and CY *\/$/;"	e	enum:__anon1377
RLO_rorc	include/opcode/rl78.h	/^  RLO_rorc,			\/* d >>= s, LSB to CY, CY, to MSB *\/$/;"	e	enum:__anon1377
RLO_sar	include/opcode/rl78.h	/^  RLO_sar,			\/* d >>= s, signed *\/$/;"	e	enum:__anon1377
RLO_sel	include/opcode/rl78.h	/^  RLO_sel,			\/* rb = s *\/$/;"	e	enum:__anon1377
RLO_shl	include/opcode/rl78.h	/^  RLO_shl,			\/* d <<= s *\/$/;"	e	enum:__anon1377
RLO_shr	include/opcode/rl78.h	/^  RLO_shr,			\/* d >>= s, unsigned *\/$/;"	e	enum:__anon1377
RLO_skip	include/opcode/rl78.h	/^  RLO_skip,			\/* skip next insn is cond(s) *\/$/;"	e	enum:__anon1377
RLO_stop	include/opcode/rl78.h	/^  RLO_stop,			\/* STOP *\/$/;"	e	enum:__anon1377
RLO_sub	include/opcode/rl78.h	/^  RLO_sub,			\/* d -= s *\/$/;"	e	enum:__anon1377
RLO_subc	include/opcode/rl78.h	/^  RLO_subc,			\/* d -= s - CY *\/$/;"	e	enum:__anon1377
RLO_unknown	include/opcode/rl78.h	/^  RLO_unknown,$/;"	e	enum:__anon1377
RLO_xch	include/opcode/rl78.h	/^  RLO_xch,			\/* swap d, s  *\/$/;"	e	enum:__anon1377
RLO_xor	include/opcode/rl78.h	/^  RLO_xor,			\/* d ^= s *\/$/;"	e	enum:__anon1377
RLW	sim/cr16/cr16_sim.h	400;"	d
RLW	sim/d10v/d10v_sim.h	467;"	d
RLW	sim/v850/sim-main.h	395;"	d
RL_CHECK_SIGNALS	readline/rlprivate.h	40;"	d
RL_COMMENT_BEGIN_DEFAULT	readline/rlconf.h	52;"	d
RL_COMMENT_BEGIN_DEFAULT	readline/text.c	1210;"	d	file:
RL_IM_DEFAULT	readline/rldefs.h	102;"	d
RL_IM_INSERT	readline/rldefs.h	99;"	d
RL_IM_OVERWRITE	readline/rldefs.h	100;"	d
RL_ISSTATE	readline/readline.h	845;"	d
RL_LIBRARY_VERSION	readline/readline.c	76;"	d	file:
RL_PROMPT_END_IGNORE	readline/readline.h	805;"	d
RL_PROMPT_START_IGNORE	readline/readline.h	804;"	d
RL_QF_BACKSLASH	gdb/completer.c	206;"	d	file:
RL_QF_BACKSLASH	readline/rldefs.h	139;"	d
RL_QF_DOUBLE_QUOTE	gdb/completer.c	205;"	d	file:
RL_QF_DOUBLE_QUOTE	readline/rldefs.h	138;"	d
RL_QF_OTHER_QUOTE	gdb/completer.c	207;"	d	file:
RL_QF_OTHER_QUOTE	readline/rldefs.h	140;"	d
RL_QF_SINGLE_QUOTE	gdb/completer.c	204;"	d	file:
RL_QF_SINGLE_QUOTE	readline/rldefs.h	137;"	d
RL_READLINE_VERSION	readline/readline.c	80;"	d	file:
RL_READLINE_VERSION	readline/readline.h	42;"	d
RL_SEARCH_CSEARCH	readline/rlprivate.h	53;"	d
RL_SEARCH_ISEARCH	readline/rlprivate.h	51;"	d
RL_SEARCH_NSEARCH	readline/rlprivate.h	52;"	d
RL_SETSTATE	readline/readline.h	843;"	d
RL_STATE_CALLBACK	readline/readline.h	835;"	d
RL_STATE_COMPLETING	readline/readline.h	830;"	d
RL_STATE_DISPATCHING	readline/readline.h	821;"	d
RL_STATE_DONE	readline/readline.h	841;"	d
RL_STATE_INITIALIZED	readline/readline.h	817;"	d
RL_STATE_INITIALIZING	readline/readline.h	816;"	d
RL_STATE_INPUTPENDING	readline/readline.h	833;"	d
RL_STATE_ISEARCH	readline/readline.h	823;"	d
RL_STATE_MACRODEF	readline/readline.h	828;"	d
RL_STATE_MACROINPUT	readline/readline.h	827;"	d
RL_STATE_METANEXT	readline/readline.h	820;"	d
RL_STATE_MOREINPUT	readline/readline.h	822;"	d
RL_STATE_MULTIKEY	readline/readline.h	837;"	d
RL_STATE_NONE	readline/readline.h	814;"	d
RL_STATE_NSEARCH	readline/readline.h	824;"	d
RL_STATE_NUMERICARG	readline/readline.h	826;"	d
RL_STATE_OVERWRITE	readline/readline.h	829;"	d
RL_STATE_READCMD	readline/readline.h	819;"	d
RL_STATE_REDISPLAYING	readline/readline.h	839;"	d
RL_STATE_SEARCH	readline/readline.h	825;"	d
RL_STATE_SIGHANDLER	readline/readline.h	831;"	d
RL_STATE_TERMPREPPED	readline/readline.h	818;"	d
RL_STATE_TTYCSAVED	readline/readline.h	834;"	d
RL_STATE_UNDOING	readline/readline.h	832;"	d
RL_STATE_VICMDONCE	readline/readline.h	838;"	d
RL_STATE_VIMOTION	readline/readline.h	836;"	d
RL_TYPE_1ADDR	opcodes/m32c-desc.h	/^  RL_TYPE_NONE, RL_TYPE_JUMP, RL_TYPE_1ADDR, RL_TYPE_2ADDR$/;"	e	enum:rl_type_attr
RL_TYPE_2ADDR	opcodes/m32c-desc.h	/^  RL_TYPE_NONE, RL_TYPE_JUMP, RL_TYPE_1ADDR, RL_TYPE_2ADDR$/;"	e	enum:rl_type_attr
RL_TYPE_ATTR	opcodes/m32c-desc.h	/^} RL_TYPE_ATTR;$/;"	t	typeref:enum:rl_type_attr
RL_TYPE_JUMP	opcodes/m32c-desc.h	/^  RL_TYPE_NONE, RL_TYPE_JUMP, RL_TYPE_1ADDR, RL_TYPE_2ADDR$/;"	e	enum:rl_type_attr
RL_TYPE_NONE	opcodes/m32c-desc.h	/^  RL_TYPE_NONE, RL_TYPE_JUMP, RL_TYPE_1ADDR, RL_TYPE_2ADDR$/;"	e	enum:rl_type_attr
RL_UNSETSTATE	readline/readline.h	844;"	d
RL_VERSION_MAJOR	readline/readline.h	43;"	d
RL_VERSION_MINOR	readline/readline.h	44;"	d
RL_VIMOVENUMARG	readline/vi_mode.c	1090;"	d	file:
RM	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
RM	opcodes/ppc-opc.c	1859;"	d	file:
RM0	opcodes/m10300-opc.c	251;"	d	file:
RM1	opcodes/m10300-opc.c	255;"	d	file:
RM2	opcodes/m10300-opc.c	259;"	d	file:
RM6	opcodes/m10300-opc.c	325;"	d	file:
RMAH	opcodes/i386-dis.c	325;"	d	file:
RMAL	opcodes/i386-dis.c	321;"	d	file:
RMASK_MASK	include/opcode/metag.h	2045;"	d
RMAX	opcodes/i386-dis.c	329;"	d	file:
RMBH	opcodes/i386-dis.c	328;"	d	file:
RMBL	opcodes/i386-dis.c	324;"	d	file:
RMC	opcodes/ppc-opc.c	2479;"	d	file:
RMCH	opcodes/i386-dis.c	326;"	d	file:
RMCL	opcodes/i386-dis.c	322;"	d	file:
RMDH	opcodes/i386-dis.c	327;"	d	file:
RMDL	opcodes/i386-dis.c	323;"	d	file:
RMDX	opcodes/i386-dis.c	330;"	d	file:
RME$C_SETRFM	bfd/vms-misc.c	40;"	d	file:
RMEM	include/opcode/d10v.h	80;"	d
RM_0F01_REG_0	opcodes/i386-dis.c	/^  RM_0F01_REG_0,$/;"	e	enum:__anon46	file:
RM_0F01_REG_1	opcodes/i386-dis.c	/^  RM_0F01_REG_1,$/;"	e	enum:__anon46	file:
RM_0F01_REG_2	opcodes/i386-dis.c	/^  RM_0F01_REG_2,$/;"	e	enum:__anon46	file:
RM_0F01_REG_3	opcodes/i386-dis.c	/^  RM_0F01_REG_3,$/;"	e	enum:__anon46	file:
RM_0F01_REG_5	opcodes/i386-dis.c	/^  RM_0F01_REG_5,$/;"	e	enum:__anon46	file:
RM_0F01_REG_7	opcodes/i386-dis.c	/^  RM_0F01_REG_7,$/;"	e	enum:__anon46	file:
RM_0F1E_MOD_3_REG_7	opcodes/i386-dis.c	/^  RM_0F1E_MOD_3_REG_7,$/;"	e	enum:__anon46	file:
RM_0FAE_REG_6	opcodes/i386-dis.c	/^  RM_0FAE_REG_6,$/;"	e	enum:__anon46	file:
RM_0FAE_REG_7	opcodes/i386-dis.c	/^  RM_0FAE_REG_7$/;"	e	enum:__anon46	file:
RM_C6_REG_7	opcodes/i386-dis.c	/^  RM_C6_REG_7 = 0,$/;"	e	enum:__anon46	file:
RM_C7_REG_7	opcodes/i386-dis.c	/^  RM_C7_REG_7,$/;"	e	enum:__anon46	file:
RM_GENERATE_ERROR	include/bfdlink.h	/^  RM_GENERATE_ERROR$/;"	e	enum:report_method
RM_GENERATE_WARNING	include/bfdlink.h	/^  RM_GENERATE_WARNING,$/;"	e	enum:report_method
RM_IGNORE	include/bfdlink.h	/^  RM_IGNORE,$/;"	e	enum:report_method
RM_MASK	sim/mn10300/mn10300_sim.h	99;"	d
RM_NOT_YET_SET	include/bfdlink.h	/^  RM_NOT_YET_SET = 0,$/;"	e	enum:report_method
RM_TABLE	opcodes/i386-dis.c	708;"	d	file:
RMeAX	opcodes/i386-dis.c	305;"	d	file:
RMeBP	opcodes/i386-dis.c	310;"	d	file:
RMeBX	opcodes/i386-dis.c	306;"	d	file:
RMeCX	opcodes/i386-dis.c	307;"	d	file:
RMeDI	opcodes/i386-dis.c	312;"	d	file:
RMeDX	opcodes/i386-dis.c	308;"	d	file:
RMeSI	opcodes/i386-dis.c	311;"	d	file:
RMeSP	opcodes/i386-dis.c	309;"	d	file:
RMrAX	opcodes/i386-dis.c	313;"	d	file:
RMrBP	opcodes/i386-dis.c	318;"	d	file:
RMrBX	opcodes/i386-dis.c	314;"	d	file:
RMrCX	opcodes/i386-dis.c	315;"	d	file:
RMrDI	opcodes/i386-dis.c	320;"	d	file:
RMrDX	opcodes/i386-dis.c	316;"	d	file:
RMrSI	opcodes/i386-dis.c	319;"	d	file:
RMrSP	opcodes/i386-dis.c	317;"	d	file:
RN0	opcodes/m10300-opc.c	243;"	d	file:
RN02	opcodes/m10300-opc.c	262;"	d	file:
RN2	opcodes/m10300-opc.c	247;"	d	file:
RN4	opcodes/m10300-opc.c	329;"	d	file:
RNASQH	sim/mips/mdmx.c	/^RNASQH(signed48 a, signed16 s)$/;"	f	file:
RNAUOB	sim/mips/mdmx.c	/^RNAUOB(signed24 a, unsigned8 s)$/;"	f	file:
RNAUQH	sim/mips/mdmx.c	/^RNAUQH(signed48 a, signed16 s)$/;"	f	file:
RNDXR	include/coff/sym.h	/^	} RNDXR, *pRNDXR;$/;"	t	typeref:struct:__anon1569
RNDX_BITS0_RFD_SH_LEFT_BIG	include/coff/ecoff.h	218;"	d
RNDX_BITS0_RFD_SH_LEFT_LITTLE	include/coff/ecoff.h	222;"	d
RNDX_BITS1_INDEX_BIG	include/coff/ecoff.h	226;"	d
RNDX_BITS1_INDEX_LITTLE	include/coff/ecoff.h	231;"	d
RNDX_BITS1_INDEX_SH_LEFT_BIG	include/coff/ecoff.h	227;"	d
RNDX_BITS1_INDEX_SH_LITTLE	include/coff/ecoff.h	232;"	d
RNDX_BITS1_RFD_BIG	include/coff/ecoff.h	219;"	d
RNDX_BITS1_RFD_LITTLE	include/coff/ecoff.h	223;"	d
RNDX_BITS1_RFD_SH_BIG	include/coff/ecoff.h	220;"	d
RNDX_BITS1_RFD_SH_LEFT_LITTLE	include/coff/ecoff.h	224;"	d
RNDX_BITS2_INDEX_SH_LEFT_BIG	include/coff/ecoff.h	228;"	d
RNDX_BITS2_INDEX_SH_LEFT_LITTLE	include/coff/ecoff.h	233;"	d
RNDX_BITS3_INDEX_SH_LEFT_BIG	include/coff/ecoff.h	229;"	d
RNDX_BITS3_INDEX_SH_LEFT_LITTLE	include/coff/ecoff.h	234;"	d
RND_MOD_BIT	sim/bfin/bfin-sim.h	230;"	d
RNESQH	sim/mips/mdmx.c	/^RNESQH(signed48 a, signed16 s)$/;"	f	file:
RNEUOB	sim/mips/mdmx.c	/^RNEUOB(signed24 a, unsigned8 s)$/;"	f	file:
RNEUQH	sim/mips/mdmx.c	/^RNEUQH(signed48 a, signed16 s)$/;"	f	file:
ROLHI	sim/common/cgen-utils.c	/^ROLHI (val, shift)$/;"	f
ROLQI	sim/common/cgen-utils.c	/^ROLQI (val, shift)$/;"	f
ROLSI	sim/common/cgen-utils.c	/^ROLSI (val, shift)$/;"	f
ROM_MASK	sim/erc32/erc32.c	195;"	d	file:
ROM_SZ	sim/erc32/erc32.c	194;"	d	file:
ROOM	zlib/contrib/infback9/infback9.c	177;"	d	file:
ROOM	zlib/infback.c	210;"	d	file:
ROR	sim/aarch64/decode.h	/^  ROR = 3$/;"	e	enum:Shift
ROR	sim/arm/armemu.h	45;"	d
RORHI	sim/common/cgen-utils.c	/^RORHI (val, shift)$/;"	f
RORQI	sim/common/cgen-utils.c	/^RORQI (val, shift)$/;"	f
RORSI	sim/common/cgen-utils.c	/^RORSI (val, shift)$/;"	f
ROTATE	opcodes/tic80-opc.c	490;"	d	file:
ROTATER	sim/arm/armemu.h	383;"	d
ROTLn	sim/common/sim-n-bits.h	/^ROTLn (unsignedN val,$/;"	f
ROTLn	sim/common/sim-n-bits.h	206;"	d
ROTLn	sim/common/sim-n-bits.h	48;"	d
ROTRn	sim/common/sim-n-bits.h	/^ROTRn (unsignedN val,$/;"	f
ROTRn	sim/common/sim-n-bits.h	207;"	d
ROTRn	sim/common/sim-n-bits.h	49;"	d
ROTn	sim/common/sim-n-bits.h	/^ROTn (unsignedN val,$/;"	f
ROTn	sim/common/sim-n-bits.h	208;"	d
ROTn	sim/common/sim-n-bits.h	47;"	d
ROUND	sim/mn10300/interp.c	600;"	d	file:
ROUNDDOWN	libdecnumber/decNumberLocal.h	142;"	d
ROUNDDOWN4	libdecnumber/decNumberLocal.h	143;"	d
ROUNDUP	libdecnumber/decNumberLocal.h	138;"	d
ROUNDUP4	libdecnumber/decNumberLocal.h	139;"	d
ROUND_MODE	opcodes/mmix-dis.c	49;"	d	file:
ROUND_Q30_Q15	sim/v850/sim-main.h	678;"	d
ROUND_Q31_Q15	sim/v850/sim-main.h	677;"	d
ROUND_Q62_Q15	sim/v850/sim-main.h	676;"	d
ROUND_Q62_Q31	sim/v850/sim-main.h	675;"	d
RO_SDA_ANCHOR_NAME	include/elf/microblaze.h	67;"	d
RP	gdb/m32c-tdep.c	751;"	d	file:
RPDR	bfd/elfxx-mips.c	/^} RPDR, *pRPDR;$/;"	t	typeref:struct:runtime_pdr	file:
RPT_C	sim/cr16/cr16_sim.h	342;"	d
RPT_C	sim/d10v/d10v_sim.h	370;"	d
RPT_C_CR	sim/d10v/d10v_sim.h	/^  RPT_C_CR = 7,$/;"	e	enum:__anon499
RPT_E	sim/cr16/cr16_sim.h	348;"	d
RPT_E	sim/d10v/d10v_sim.h	376;"	d
RPT_E_CR	sim/d10v/d10v_sim.h	/^  RPT_E_CR = 9,$/;"	e	enum:__anon499
RPT_S	sim/cr16/cr16_sim.h	345;"	d
RPT_S	sim/d10v/d10v_sim.h	373;"	d
RPT_S_CR	sim/d10v/d10v_sim.h	/^  RPT_S_CR = 8,$/;"	e	enum:__anon499
RQ	opcodes/mcore-opc.h	/^  RM,    RQ,   JSR,  JMP,  OBRa,  OBRb,  OBRc,  OBR2,$/;"	e	enum:__anon34
RR	include/opcode/spu.h	/^  RR,$/;"	e	enum:__anon1274
RRANGE_EL	opcodes/arc-opc.c	1905;"	d	file:
RRR	include/opcode/spu.h	/^  RRR,$/;"	e	enum:__anon1274
RR_R3	opcodes/ia64-opc.h	86;"	d
RS	opcodes/ppc-opc.c	2194;"	d	file:
RS	sim/mcore/interp.c	266;"	d	file:
RS	sim/sh/interp.c	427;"	d	file:
RS1	include/opcode/sparc.h	312;"	d
RS16	include/opcode/h8300.h	/^  RS16 =	SRC | L_16 | REG,$/;"	e	enum:h8_flags
RS1_G0	include/opcode/sparc.h	322;"	d
RS2	include/opcode/sparc.h	308;"	d
RS2_G0	include/opcode/sparc.h	323;"	d
RS3	include/opcode/sparc.h	313;"	d
RS32	include/opcode/h8300.h	/^  RS32 =	SRC | L_32 | REG,$/;"	e	enum:h8_flags
RS6000COFF_C	bfd/coff-rs6000.c	61;"	d	file:
RS6000COFF_C	bfd/coff64-rs6000.c	219;"	d	file:
RS6000COFF_C	bfd/rs6000-core.c	33;"	d	file:
RS6000_AIX_TDEP_H	gdb/rs6000-aix-tdep.h	19;"	d
RS6K_AOUTHDR_NMAGIC	include/coff/xcoff.h	93;"	d
RS6K_AOUTHDR_OMAGIC	include/coff/xcoff.h	92;"	d
RS6K_AOUTHDR_ZMAGIC	include/coff/xcoff.h	94;"	d
RS8	include/opcode/h8300.h	/^  RS8  =	SRC | L_8  | REG,$/;"	e	enum:h8_flags
RSB	opcodes/ppc-opc.c	2175;"	d	file:
RSBAT	sim/sh/interp.c	586;"	d	file:
RSEL_15_0	include/opcode/pru.h	206;"	d
RSEL_15_8	include/opcode/pru.h	203;"	d
RSEL_23_16	include/opcode/pru.h	204;"	d
RSEL_23_8	include/opcode/pru.h	207;"	d
RSEL_31_0	include/opcode/pru.h	209;"	d
RSEL_31_16	include/opcode/pru.h	208;"	d
RSEL_31_24	include/opcode/pru.h	205;"	d
RSEL_7_0	include/opcode/pru.h	202;"	d
RSEL_NUM_ITEMS	include/opcode/pru.h	210;"	d
RSI	opcodes/mcore-opc.h	/^  JC,    JU,   JL,   RSI,  DO21,  OB2$/;"	e	enum:__anon34
RSINC	include/opcode/h8300.h	/^  RSINC =	SRC | INC,$/;"	e	enum:h8_flags
RSIND	include/opcode/h8300.h	/^  RSIND =	SRC | IND,$/;"	e	enum:h8_flags
RSLAT	sim/sh/interp.c	585;"	d	file:
RSO	opcodes/ppc-opc.c	2212;"	d	file:
RSP	include/opcode/h8300.h	/^  RSP =		SRC | L_P | REG,$/;"	e	enum:h8_flags
RSP	opcodes/arc-opc.c	1868;"	d	file:
RSPOSTDEC	include/opcode/h8300.h	/^  RSPOSTDEC =	SRC | POSTDEC,$/;"	e	enum:h8_flags
RSPOSTINC	include/opcode/h8300.h	/^  RSPOSTINC =	SRC | POSTINC,$/;"	e	enum:h8_flags
RSPREDEC	include/opcode/h8300.h	/^  RSPREDEC =	SRC | PREDEC,$/;"	e	enum:h8_flags
RSPREINC	include/opcode/h8300.h	/^  RSPREINC =	SRC | PREINC,$/;"	e	enum:h8_flags
RSQ	opcodes/ppc-opc.c	2206;"	d	file:
RSRC	opcodes/d10v-opc.c	102;"	d	file:
RSRC2	opcodes/d10v-opc.c	140;"	d	file:
RSRC2E	opcodes/d10v-opc.c	142;"	d	file:
RSRCE	opcodes/d10v-opc.c	116;"	d	file:
RSRC_NOSP	opcodes/d10v-opc.c	106;"	d	file:
RSRC_SP	opcodes/d10v-opc.c	104;"	d	file:
RSS_GP	include/elf/mips.h	973;"	d
RSS_GP0	include/elf/mips.h	976;"	d
RSS_LOC	include/elf/mips.h	979;"	d
RSS_UNDEF	include/elf/mips.h	970;"	d
RSTR_ADDRESS	sim/frv/frv-sim.h	36;"	d
RSTR_HARDWARE_RESET	sim/frv/frv-sim.h	38;"	d
RSTR_INITIAL_VALUE	sim/frv/frv-sim.h	37;"	d
RSTR_SOFTWARE_RESET	sim/frv/frv-sim.h	39;"	d
RST_ISR	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^RST_ISR:$/;"	l
RST_ISR	sim/testsuite/sim/bfin/se_cc_kill.S	/^RST_ISR:$/;"	l
RSVD_INSTRUCTION	sim/mips/interp.c	75;"	d	file:
RSVD_INSTRUCTION_ARG_MASK	sim/mips/interp.c	79;"	d	file:
RSVD_INSTRUCTION_ARG_SHIFT	sim/mips/interp.c	78;"	d	file:
RSVD_INSTRUCTION_MASK	sim/mips/interp.c	76;"	d	file:
RSWAT	sim/sh/interp.c	584;"	d	file:
RS_EVEN	opcodes/ppc-opc.c	2201;"	d	file:
RS_REGNUM	gdb/sh-tdep.h	/^    RS_REGNUM = 43,$/;"	e	enum:__anon1841
RSquareRoot	sim/mips/sim-main.h	762;"	d
RSquareRoot1	sim/mips/sim-main.h	794;"	d
RSquareRoot2	sim/mips/sim-main.h	796;"	d
RT	opcodes/nds32-asm.c	216;"	d	file:
RT	opcodes/ppc-opc.c	2195;"	d	file:
RTEXT	bfd/pdp11.c	177;"	d	file:
RTE_INSTR	gdb/stubs/sh-stub.c	170;"	d	file:
RTI	sim/testsuite/sim/bfin/se_allopcodes.h	/^	RTI;$/;"	v
RTINIT_DESCRIPTOR_SIZE	include/coff/xcoff.h	443;"	d
RTI_EVENT	sim/m68hc11/dv-m68hc11tim.c	/^  RTI_EVENT,$/;"	e	enum:event_type	file:
RTLD_NOW	bfd/plugin.c	43;"	d	file:
RTO	opcodes/ppc-opc.c	2213;"	d	file:
RTQ	opcodes/ppc-opc.c	2207;"	d	file:
RTSIGFRAME_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	937;"	d	file:
RTSIGFRAME_SIGINFO_SIZE	gdb/mips-linux-tdep.c	934;"	d	file:
RTS_INSTR	gdb/stubs/sh-stub.c	169;"	d	file:
RTTI_base	gdb/testsuite/gdb.cp/virtbase.cc	/^class RTTI_base$/;"	c	file:
RTTI_data	gdb/testsuite/gdb.cp/virtbase.cc	/^  RTTI_data() : data(1) {}$/;"	f	class:RTTI_data
RTTI_data	gdb/testsuite/gdb.cp/virtbase.cc	/^class RTTI_data$/;"	c	file:
RTYPE	bfd/pdp11.c	173;"	d	file:
RTYPE2HOWTO	bfd/coff-arm.c	519;"	d	file:
RTYPE2HOWTO	bfd/coff-i386.c	356;"	d	file:
RTYPE2HOWTO	bfd/coff-ia64.c	49;"	d	file:
RTYPE2HOWTO	bfd/coff-mcore.c	293;"	d	file:
RTYPE2HOWTO	bfd/coff-ppc.c	1895;"	d	file:
RTYPE2HOWTO	bfd/coff-rs6000.c	76;"	d	file:
RTYPE2HOWTO	bfd/coff-sh.c	526;"	d	file:
RTYPE2HOWTO	bfd/coff-tic30.c	144;"	d	file:
RTYPE2HOWTO	bfd/coff-tic80.c	446;"	d	file:
RTYPE2HOWTO	bfd/coff-x86_64.c	466;"	d	file:
RTYPE2HOWTO	bfd/coff-z80.c	107;"	d	file:
RTYPE2HOWTO	bfd/coff-z8k.c	117;"	d	file:
RTYPE2HOWTO	bfd/coff64-rs6000.c	234;"	d	file:
RT_MASK	opcodes/ppc-opc.c	2196;"	d	file:
RT_SIGTRAMP	gdb/frv-linux-tdep.c	/^  RT_SIGTRAMP = 2$/;"	e	enum:__anon1647	file:
RUBOUT	readline/chardefs.h	137;"	d
RUN	sim/arm/armemu.h	447;"	d
RUN_ARGS_HELP	gdb/infcmd.c	3234;"	d	file:
RUN_NORMAL	gdb/infcmd.c	/^    RUN_NORMAL,$/;"	e	enum:run_how	file:
RUN_STOP_AT_FIRST_INSN	gdb/infcmd.c	/^    RUN_STOP_AT_FIRST_INSN$/;"	e	enum:run_how	file:
RUN_STOP_AT_MAIN	gdb/infcmd.c	/^    RUN_STOP_AT_MAIN,$/;"	e	enum:run_how	file:
RUN_TIME_CLOCK_H	gdb/common/run-time-clock.h	20;"	d
RUN_TIME_MMX	zlib/contrib/inflate86/inffast.S	/^#define RUN_TIME_MMX$/;"	d
RUSAGE_SELF	libiberty/getruntime.c	69;"	d	file:
RUST_DEMANGLING	include/demangle.h	124;"	d
RUST_DEMANGLING_STYLE_STRING	include/demangle.h	109;"	d
RUST_ENUM_PREFIX	gdb/dwarf2read.c	9852;"	d	file:
RUST_LANG_H	gdb/rust-lang.h	21;"	d
RUWAT	sim/sh/interp.c	583;"	d	file:
RVC_BRANCH_BITS	include/opcode/riscv.h	58;"	d
RVC_BRANCH_REACH	include/opcode/riscv.h	59;"	d
RVC_JUMP_BITS	include/opcode/riscv.h	55;"	d
RVC_JUMP_REACH	include/opcode/riscv.h	56;"	d
RVC_NOP	include/opcode/riscv.h	176;"	d
RV_FAMILY_NAME	sim/cris/dv-rv.c	295;"	d	file:
RV_GET_IPROP	sim/cris/dv-rv.c	1076;"	d	file:
RV_GET_IPROP	sim/cris/dv-rv.c	1087;"	d	file:
RV_GET_PROP	sim/cris/dv-rv.c	1077;"	d	file:
RV_GET_PROP	sim/cris/dv-rv.c	1078;"	d	file:
RV_IMM_SIGN	include/opcode/riscv.h	62;"	d
RV_IRQ_CMD	sim/cris/dv-rv.c	/^  RV_IRQ_CMD = 2,$/;"	e	enum:rv_command	file:
RV_IRQ_CMD	sim/cris/rvdummy.c	/^  RV_IRQ_CMD = 2,$/;"	e	enum:rv_command	file:
RV_MBOX_HANDLE_CMD	sim/cris/dv-rv.c	/^  RV_MBOX_HANDLE_CMD = 5,$/;"	e	enum:rv_command	file:
RV_MBOX_HANDLE_CMD	sim/cris/rvdummy.c	/^  RV_MBOX_HANDLE_CMD = 5,$/;"	e	enum:rv_command	file:
RV_MBOX_PUT_CMD	sim/cris/dv-rv.c	/^  RV_MBOX_PUT_CMD = 6,$/;"	e	enum:rv_command	file:
RV_MBOX_PUT_CMD	sim/cris/rvdummy.c	/^  RV_MBOX_PUT_CMD = 6,$/;"	e	enum:rv_command	file:
RV_MEM_RD_CMD	sim/cris/dv-rv.c	/^  RV_MEM_RD_CMD = 3,$/;"	e	enum:rv_command	file:
RV_MEM_RD_CMD	sim/cris/rvdummy.c	/^  RV_MEM_RD_CMD = 3,$/;"	e	enum:rv_command	file:
RV_MEM_WR_CMD	sim/cris/dv-rv.c	/^  RV_MEM_WR_CMD = 4,$/;"	e	enum:rv_command	file:
RV_MEM_WR_CMD	sim/cris/rvdummy.c	/^  RV_MEM_WR_CMD = 4,$/;"	e	enum:rv_command	file:
RV_READ_CMD	sim/cris/dv-rv.c	/^  RV_READ_CMD = 0,$/;"	e	enum:rv_command	file:
RV_READ_CMD	sim/cris/rvdummy.c	/^  RV_READ_CMD = 0,$/;"	e	enum:rv_command	file:
RV_WATCHDOG_CMD	sim/cris/dv-rv.c	/^  RV_WATCHDOG_CMD = 7$/;"	e	enum:rv_command	file:
RV_WATCHDOG_CMD	sim/cris/rvdummy.c	/^  RV_WATCHDOG_CMD = 7$/;"	e	enum:rv_command	file:
RV_WRITE_CMD	sim/cris/dv-rv.c	/^  RV_WRITE_CMD = 1,$/;"	e	enum:rv_command	file:
RV_WRITE_CMD	sim/cris/rvdummy.c	/^  RV_WRITE_CMD = 1,$/;"	e	enum:rv_command	file:
RV_X	include/opcode/riscv.h	61;"	d
RW	opcodes/rl78-decode.c	67;"	d	file:
RW	sim/cr16/cr16_sim.h	391;"	d
RW	sim/d10v/d10v_sim.h	465;"	d
RWAT	sim/sh/interp.c	575;"	d	file:
RW_SDA_ANCHOR_NAME	include/elf/microblaze.h	68;"	d
RX	opcodes/ppc-opc.c	2217;"	d	file:
RX	sim/mcore/interp.c	267;"	d	file:
RXCKS	sim/bfin/dv-bfin_emac.h	45;"	d
RXC_always	include/opcode/rx.h	202;"	d
RXC_c	include/opcode/rx.h	190;"	d
RXC_eq	include/opcode/rx.h	186;"	d
RXC_ge	include/opcode/rx.h	196;"	d
RXC_gt	include/opcode/rx.h	198;"	d
RXC_gtu	include/opcode/rx.h	192;"	d
RXC_le	include/opcode/rx.h	199;"	d
RXC_leu	include/opcode/rx.h	193;"	d
RXC_lt	include/opcode/rx.h	197;"	d
RXC_n	include/opcode/rx.h	195;"	d
RXC_nc	include/opcode/rx.h	191;"	d
RXC_ne	include/opcode/rx.h	188;"	d
RXC_never	include/opcode/rx.h	203;"	d
RXC_no	include/opcode/rx.h	201;"	d
RXC_nz	include/opcode/rx.h	189;"	d
RXC_o	include/opcode/rx.h	200;"	d
RXC_pz	include/opcode/rx.h	194;"	d
RXC_z	include/opcode/rx.h	187;"	d
RXDWA	sim/bfin/dv-bfin_emac.h	44;"	d
RXO_abs	include/opcode/rx.h	/^  RXO_abs,	\/* d = |s| *\/$/;"	e	enum:__anon1403
RXO_adc	include/opcode/rx.h	/^  RXO_adc,	\/* d = d + s + carry *\/$/;"	e	enum:__anon1403
RXO_add	include/opcode/rx.h	/^  RXO_add,$/;"	e	enum:__anon1403
RXO_and	include/opcode/rx.h	/^  RXO_and,$/;"	e	enum:__anon1403
RXO_bclr	include/opcode/rx.h	/^  RXO_bclr,	\/* d &= ~(1<<s) *\/$/;"	e	enum:__anon1403
RXO_bmcc	include/opcode/rx.h	/^  RXO_bmcc,	\/* d<s> = cond(s2) *\/$/;"	e	enum:__anon1403
RXO_bnot	include/opcode/rx.h	/^  RXO_bnot,	\/* d ^= (1<<s) *\/$/;"	e	enum:__anon1403
RXO_branch	include/opcode/rx.h	/^  RXO_branch,	\/* pc = d if cond(s) *\/$/;"	e	enum:__anon1403
RXO_branchrel	include/opcode/rx.h	/^  RXO_branchrel,\/* pc += d if cond(s) *\/$/;"	e	enum:__anon1403
RXO_brk	include/opcode/rx.h	/^  RXO_brk,$/;"	e	enum:__anon1403
RXO_bset	include/opcode/rx.h	/^  RXO_bset,	\/* d |= (1<<s) *\/$/;"	e	enum:__anon1403
RXO_btst	include/opcode/rx.h	/^  RXO_btst,	\/* s & (1<<s2) *\/$/;"	e	enum:__anon1403
RXO_clrpsw	include/opcode/rx.h	/^  RXO_clrpsw,	\/* flag index in d *\/$/;"	e	enum:__anon1403
RXO_dbt	include/opcode/rx.h	/^  RXO_dbt,	\/* undocumented *\/$/;"	e	enum:__anon1403
RXO_div	include/opcode/rx.h	/^  RXO_div,$/;"	e	enum:__anon1403
RXO_divu	include/opcode/rx.h	/^  RXO_divu,$/;"	e	enum:__anon1403
RXO_emaca	include/opcode/rx.h	/^  RXO_emaca,$/;"	e	enum:__anon1403
RXO_emsba	include/opcode/rx.h	/^  RXO_emsba,$/;"	e	enum:__anon1403
RXO_emul	include/opcode/rx.h	/^  RXO_emul,	\/* d:64 = d:32 * s *\/$/;"	e	enum:__anon1403
RXO_emula	include/opcode/rx.h	/^  RXO_emula,$/;"	e	enum:__anon1403
RXO_emulu	include/opcode/rx.h	/^  RXO_emulu,	\/* d:64 = d:32 * s (unsigned) *\/$/;"	e	enum:__anon1403
RXO_fadd	include/opcode/rx.h	/^  RXO_fadd,	\/* d op= s *\/$/;"	e	enum:__anon1403
RXO_fcmp	include/opcode/rx.h	/^  RXO_fcmp,$/;"	e	enum:__anon1403
RXO_fdiv	include/opcode/rx.h	/^  RXO_fdiv,$/;"	e	enum:__anon1403
RXO_fmul	include/opcode/rx.h	/^  RXO_fmul,$/;"	e	enum:__anon1403
RXO_fsqrt	include/opcode/rx.h	/^  RXO_fsqrt,$/;"	e	enum:__anon1403
RXO_fsub	include/opcode/rx.h	/^  RXO_fsub,$/;"	e	enum:__anon1403
RXO_ftoi	include/opcode/rx.h	/^  RXO_ftoi,$/;"	e	enum:__anon1403
RXO_ftou	include/opcode/rx.h	/^  RXO_ftou,$/;"	e	enum:__anon1403
RXO_int	include/opcode/rx.h	/^  RXO_int,	\/* vector id in s *\/$/;"	e	enum:__anon1403
RXO_itof	include/opcode/rx.h	/^  RXO_itof,$/;"	e	enum:__anon1403
RXO_jsr	include/opcode/rx.h	/^  RXO_jsr,	\/* pc = d *\/$/;"	e	enum:__anon1403
RXO_jsrrel	include/opcode/rx.h	/^  RXO_jsrrel,	\/* pc += d *\/$/;"	e	enum:__anon1403
RXO_machi	include/opcode/rx.h	/^  RXO_machi,$/;"	e	enum:__anon1403
RXO_maclh	include/opcode/rx.h	/^  RXO_maclh,$/;"	e	enum:__anon1403
RXO_maclo	include/opcode/rx.h	/^  RXO_maclo,$/;"	e	enum:__anon1403
RXO_max	include/opcode/rx.h	/^  RXO_max,	\/* d = max(d,s) *\/$/;"	e	enum:__anon1403
RXO_min	include/opcode/rx.h	/^  RXO_min,	\/* d = min(d,s) *\/$/;"	e	enum:__anon1403
RXO_mov	include/opcode/rx.h	/^  RXO_mov,	\/* d = s (signed) *\/$/;"	e	enum:__anon1403
RXO_movbi	include/opcode/rx.h	/^  RXO_movbi,	\/* d = [s,s2] (signed) *\/$/;"	e	enum:__anon1403
RXO_movbir	include/opcode/rx.h	/^  RXO_movbir,	\/* [s,s2] = d (signed) *\/$/;"	e	enum:__anon1403
RXO_movco	include/opcode/rx.h	/^  RXO_movco,$/;"	e	enum:__anon1403
RXO_movli	include/opcode/rx.h	/^  RXO_movli,$/;"	e	enum:__anon1403
RXO_msbhi	include/opcode/rx.h	/^  RXO_msbhi,$/;"	e	enum:__anon1403
RXO_msblh	include/opcode/rx.h	/^  RXO_msblh,$/;"	e	enum:__anon1403
RXO_msblo	include/opcode/rx.h	/^  RXO_msblo,$/;"	e	enum:__anon1403
RXO_mul	include/opcode/rx.h	/^  RXO_mul,$/;"	e	enum:__anon1403
RXO_mulhi	include/opcode/rx.h	/^  RXO_mulhi,$/;"	e	enum:__anon1403
RXO_mullh	include/opcode/rx.h	/^  RXO_mullh,$/;"	e	enum:__anon1403
RXO_mullo	include/opcode/rx.h	/^  RXO_mullo,$/;"	e	enum:__anon1403
RXO_mvfacgu	include/opcode/rx.h	/^  RXO_mvfacgu,$/;"	e	enum:__anon1403
RXO_mvfachi	include/opcode/rx.h	/^  RXO_mvfachi,$/;"	e	enum:__anon1403
RXO_mvfaclo	include/opcode/rx.h	/^  RXO_mvfaclo,$/;"	e	enum:__anon1403
RXO_mvfacmi	include/opcode/rx.h	/^  RXO_mvfacmi,$/;"	e	enum:__anon1403
RXO_mvtacgu	include/opcode/rx.h	/^  RXO_mvtacgu,$/;"	e	enum:__anon1403
RXO_mvtachi	include/opcode/rx.h	/^  RXO_mvtachi,$/;"	e	enum:__anon1403
RXO_mvtaclo	include/opcode/rx.h	/^  RXO_mvtaclo,$/;"	e	enum:__anon1403
RXO_mvtipl	include/opcode/rx.h	/^  RXO_mvtipl,	\/* new IPL in s *\/$/;"	e	enum:__anon1403
RXO_nop	include/opcode/rx.h	/^  RXO_nop,$/;"	e	enum:__anon1403
RXO_nop2	include/opcode/rx.h	/^  RXO_nop2,$/;"	e	enum:__anon1403
RXO_nop3	include/opcode/rx.h	/^  RXO_nop3,$/;"	e	enum:__anon1403
RXO_nop4	include/opcode/rx.h	/^  RXO_nop4,$/;"	e	enum:__anon1403
RXO_nop5	include/opcode/rx.h	/^  RXO_nop5,$/;"	e	enum:__anon1403
RXO_nop6	include/opcode/rx.h	/^  RXO_nop6,$/;"	e	enum:__anon1403
RXO_nop7	include/opcode/rx.h	/^  RXO_nop7,$/;"	e	enum:__anon1403
RXO_or	include/opcode/rx.h	/^  RXO_or,$/;"	e	enum:__anon1403
RXO_popm	include/opcode/rx.h	/^  RXO_popm,	\/* s..s2 *\/$/;"	e	enum:__anon1403
RXO_pushm	include/opcode/rx.h	/^  RXO_pushm,	\/* s..s2 *\/$/;"	e	enum:__anon1403
RXO_racl	include/opcode/rx.h	/^  RXO_racl,$/;"	e	enum:__anon1403
RXO_racw	include/opcode/rx.h	/^  RXO_racw,$/;"	e	enum:__anon1403
RXO_rdacl	include/opcode/rx.h	/^  RXO_rdacl,$/;"	e	enum:__anon1403
RXO_rdacw	include/opcode/rx.h	/^  RXO_rdacw,$/;"	e	enum:__anon1403
RXO_revl	include/opcode/rx.h	/^  RXO_revl,	\/* d = revl(s) *\/$/;"	e	enum:__anon1403
RXO_revw	include/opcode/rx.h	/^  RXO_revw,	\/* d = revw(s) *\/$/;"	e	enum:__anon1403
RXO_rmpa	include/opcode/rx.h	/^  RXO_rmpa,$/;"	e	enum:__anon1403
RXO_rolc	include/opcode/rx.h	/^  RXO_rolc,	\/* d <<= 1 through carry *\/$/;"	e	enum:__anon1403
RXO_rorc	include/opcode/rx.h	/^  RXO_rorc,	\/* d >>= 1 through carry*\/$/;"	e	enum:__anon1403
RXO_rotl	include/opcode/rx.h	/^  RXO_rotl,	\/* d <<= #s without carry *\/$/;"	e	enum:__anon1403
RXO_rotr	include/opcode/rx.h	/^  RXO_rotr,	\/* d >>= #s without carry*\/$/;"	e	enum:__anon1403
RXO_round	include/opcode/rx.h	/^  RXO_round,$/;"	e	enum:__anon1403
RXO_rtd	include/opcode/rx.h	/^  RXO_rtd,	\/* undocumented *\/$/;"	e	enum:__anon1403
RXO_rte	include/opcode/rx.h	/^  RXO_rte,$/;"	e	enum:__anon1403
RXO_rtfi	include/opcode/rx.h	/^  RXO_rtfi,$/;"	e	enum:__anon1403
RXO_rts	include/opcode/rx.h	/^  RXO_rts,$/;"	e	enum:__anon1403
RXO_rtsd	include/opcode/rx.h	/^  RXO_rtsd,	\/* rtsd, 1=imm, 2-0 = reg if reg type *\/$/;"	e	enum:__anon1403
RXO_sat	include/opcode/rx.h	/^  RXO_sat,	\/* sat(d) *\/$/;"	e	enum:__anon1403
RXO_satr	include/opcode/rx.h	/^  RXO_satr,$/;"	e	enum:__anon1403
RXO_sbb	include/opcode/rx.h	/^  RXO_sbb,	\/* d = d - s - ~carry *\/$/;"	e	enum:__anon1403
RXO_sccnd	include/opcode/rx.h	/^  RXO_sccnd,	\/* d = cond(s) ? 1 : 0 *\/$/;"	e	enum:__anon1403
RXO_scmpu	include/opcode/rx.h	/^  RXO_scmpu,$/;"	e	enum:__anon1403
RXO_setpsw	include/opcode/rx.h	/^  RXO_setpsw,	\/* flag index in d *\/$/;"	e	enum:__anon1403
RXO_shar	include/opcode/rx.h	/^  RXO_shar,$/;"	e	enum:__anon1403
RXO_shll	include/opcode/rx.h	/^  RXO_shll,$/;"	e	enum:__anon1403
RXO_shlr	include/opcode/rx.h	/^  RXO_shlr,$/;"	e	enum:__anon1403
RXO_smovb	include/opcode/rx.h	/^  RXO_smovb,$/;"	e	enum:__anon1403
RXO_smovf	include/opcode/rx.h	/^  RXO_smovf,$/;"	e	enum:__anon1403
RXO_smovu	include/opcode/rx.h	/^  RXO_smovu,$/;"	e	enum:__anon1403
RXO_sstr	include/opcode/rx.h	/^  RXO_sstr,$/;"	e	enum:__anon1403
RXO_stcc	include/opcode/rx.h	/^  RXO_stcc,	\/* d = s if cond(s2) *\/$/;"	e	enum:__anon1403
RXO_stop	include/opcode/rx.h	/^  RXO_stop,$/;"	e	enum:__anon1403
RXO_sub	include/opcode/rx.h	/^  RXO_sub,$/;"	e	enum:__anon1403
RXO_suntil	include/opcode/rx.h	/^  RXO_suntil,$/;"	e	enum:__anon1403
RXO_swhile	include/opcode/rx.h	/^  RXO_swhile,$/;"	e	enum:__anon1403
RXO_unknown	include/opcode/rx.h	/^  RXO_unknown,$/;"	e	enum:__anon1403
RXO_utof	include/opcode/rx.h	/^  RXO_utof,$/;"	e	enum:__anon1403
RXO_wait	include/opcode/rx.h	/^  RXO_wait,$/;"	e	enum:__anon1403
RXO_xchg	include/opcode/rx.h	/^  RXO_xchg,	\/* s <-> d *\/$/;"	e	enum:__anon1403
RXO_xor	include/opcode/rx.h	/^  RXO_xor,$/;"	e	enum:__anon1403
RXREL	bfd/elf32-rx.c	43;"	d	file:
RXS	sim/bfin/dv-bfin_spi.h	48;"	d
RX_3Byte	include/opcode/rx.h	/^  RX_3Byte,$/;"	e	enum:__anon1401
RX_ACCEPT	sim/bfin/dv-bfin_emac.h	52;"	d
RX_ACC_REGNUM	gdb/rx-tdep.c	/^  RX_ACC_REGNUM = 25,$/;"	e	enum:__anon1785	file:
RX_AnySize	include/opcode/rx.h	/^  RX_AnySize = 0,$/;"	e	enum:__anon1401
RX_BPC_REGNUM	gdb/rx-tdep.c	/^  RX_BPC_REGNUM = 22,$/;"	e	enum:__anon1785	file:
RX_BPSW_REGNUM	gdb/rx-tdep.c	/^  RX_BPSW_REGNUM = 21,$/;"	e	enum:__anon1785	file:
RX_Bad_Size	include/opcode/rx.h	/^  RX_Bad_Size,$/;"	e	enum:__anon1401
RX_Byte	include/opcode/rx.h	/^  RX_Byte, \/* undefined extension *\/$/;"	e	enum:__anon1401
RX_COMP	sim/bfin/dv-bfin_emac.h	50;"	d
RX_Data	opcodes/rx-dis.c	/^} RX_Data;$/;"	t	typeref:struct:__anon16	file:
RX_Data	sim/rx/rx.c	/^} RX_Data;$/;"	t	typeref:struct:__anon509	file:
RX_EXITED	sim/rx/cpu.h	221;"	d
RX_EXIT_STATUS	sim/rx/cpu.h	222;"	d
RX_FPSW_REGNUM	gdb/rx-tdep.c	/^  RX_FPSW_REGNUM = 24,$/;"	e	enum:__anon1785	file:
RX_FP_REGNUM	gdb/rx-tdep.c	/^  RX_FP_REGNUM = 6,$/;"	e	enum:__anon1785	file:
RX_FRAME_TYPE_EXCEPTION	gdb/rx-tdep.c	/^  RX_FRAME_TYPE_EXCEPTION,$/;"	e	enum:rx_frame_type	file:
RX_FRAME_TYPE_FAST_INTERRUPT	gdb/rx-tdep.c	/^  RX_FRAME_TYPE_FAST_INTERRUPT$/;"	e	enum:rx_frame_type	file:
RX_FRAME_TYPE_NORMAL	gdb/rx-tdep.c	/^  RX_FRAME_TYPE_NORMAL,$/;"	e	enum:rx_frame_type	file:
RX_FRLEN	sim/bfin/dv-bfin_emac.h	49;"	d
RX_HIT_BREAK	sim/rx/cpu.h	220;"	d
RX_Long	include/opcode/rx.h	/^  RX_Long,$/;"	e	enum:__anon1401
RX_MAKE_EXITED	sim/rx/cpu.h	216;"	d
RX_MAKE_HIT_BREAK	sim/rx/cpu.h	215;"	d
RX_MAKE_STEPPED	sim/rx/cpu.h	214;"	d
RX_MAKE_STOPPED	sim/rx/cpu.h	217;"	d
RX_MAX_SIZE	include/opcode/rx.h	/^  RX_MAX_SIZE$/;"	e	enum:__anon1401
RX_NUM_REGS	gdb/rx-tdep.c	/^  RX_NUM_REGS = 26$/;"	e	enum:__anon1785	file:
RX_OK	sim/bfin/dv-bfin_emac.h	51;"	d
RX_OPCODE_BIG_ENDIAN	bfd/elf32-rx.c	30;"	d	file:
RX_OPCODE_BIG_ENDIAN	opcodes/rx-decode.c	33;"	d	file:
RX_Opcode_Decoded	include/opcode/rx.h	/^} RX_Opcode_Decoded;$/;"	t	typeref:struct:__anon1405
RX_Opcode_ID	include/opcode/rx.h	/^} RX_Opcode_ID;$/;"	t	typeref:enum:__anon1403
RX_Opcode_Operand	include/opcode/rx.h	/^} RX_Opcode_Operand;$/;"	t	typeref:struct:__anon1404
RX_Operand_Condition	include/opcode/rx.h	/^  RX_Operand_Condition,	\/* eq, gtu, etc *\/$/;"	e	enum:__anon1402
RX_Operand_Flag	include/opcode/rx.h	/^  RX_Operand_Flag,	\/* [UIOSZC] *\/$/;"	e	enum:__anon1402
RX_Operand_Immediate	include/opcode/rx.h	/^  RX_Operand_Immediate,	\/* #addend *\/$/;"	e	enum:__anon1402
RX_Operand_Indirect	include/opcode/rx.h	/^  RX_Operand_Indirect,	\/* [Rn + addend] *\/$/;"	e	enum:__anon1402
RX_Operand_None	include/opcode/rx.h	/^  RX_Operand_None,$/;"	e	enum:__anon1402
RX_Operand_Postinc	include/opcode/rx.h	/^  RX_Operand_Postinc,	\/* [Rn+] *\/$/;"	e	enum:__anon1402
RX_Operand_Predec	include/opcode/rx.h	/^  RX_Operand_Predec,	\/* [-Rn] *\/$/;"	e	enum:__anon1402
RX_Operand_Register	include/opcode/rx.h	/^  RX_Operand_Register,	\/* Rn *\/$/;"	e	enum:__anon1402
RX_Operand_TwoReg	include/opcode/rx.h	/^  RX_Operand_TwoReg,	\/* [Rn + scale*R2] *\/$/;"	e	enum:__anon1402
RX_Operand_Type	include/opcode/rx.h	/^} RX_Operand_Type;$/;"	t	typeref:enum:__anon1402
RX_Operand_Zero_Indirect	include/opcode/rx.h	/^  RX_Operand_Zero_Indirect,\/* [Rn] *\/$/;"	e	enum:__anon1402
RX_PC_REGNUM	gdb/rx-tdep.c	/^  RX_PC_REGNUM = 19,$/;"	e	enum:__anon1785	file:
RX_PSW_REGNUM	gdb/rx-tdep.c	/^  RX_PSW_REGNUM = 18,$/;"	e	enum:__anon1785	file:
RX_R15_REGNUM	gdb/rx-tdep.c	/^  RX_R15_REGNUM = 15,$/;"	e	enum:__anon1785	file:
RX_R1_REGNUM	gdb/rx-tdep.c	/^  RX_R1_REGNUM = 1,$/;"	e	enum:__anon1785	file:
RX_R4_REGNUM	gdb/rx-tdep.c	/^  RX_R4_REGNUM = 4,$/;"	e	enum:__anon1785	file:
RX_RELAXA_ALIGN	include/elf/rx.h	137;"	d
RX_RELAXA_ANUM	include/elf/rx.h	139;"	d
RX_RELAXA_BRA	include/elf/rx.h	134;"	d
RX_RELAXA_DSP14	include/elf/rx.h	133;"	d
RX_RELAXA_DSP4	include/elf/rx.h	131;"	d
RX_RELAXA_DSP6	include/elf/rx.h	132;"	d
RX_RELAXA_ELIGN	include/elf/rx.h	138;"	d
RX_RELAXA_IMM12	include/elf/rx.h	130;"	d
RX_RELAXA_IMM6	include/elf/rx.h	129;"	d
RX_RELAXA_RNUM	include/elf/rx.h	135;"	d
RX_SByte	include/opcode/rx.h	/^  RX_SByte,$/;"	e	enum:__anon1401
RX_SP_REGNUM	gdb/rx-tdep.c	/^  RX_SP_REGNUM = 0,$/;"	e	enum:__anon1785	file:
RX_STACK_POP	bfd/elf32-rx.c	442;"	d	file:
RX_STACK_PUSH	bfd/elf32-rx.c	432;"	d	file:
RX_STEPPED	sim/rx/cpu.h	219;"	d
RX_STOPPED	sim/rx/cpu.h	223;"	d
RX_STOP_SIG	sim/rx/cpu.h	224;"	d
RX_SWord	include/opcode/rx.h	/^  RX_SWord,$/;"	e	enum:__anon1401
RX_Size	include/opcode/rx.h	/^} RX_Size;$/;"	t	typeref:enum:__anon1401
RX_Table_Info	bfd/elf32-rx.c	/^} RX_Table_Info;$/;"	t	typeref:struct:__anon1082	file:
RX_UByte	include/opcode/rx.h	/^  RX_UByte,$/;"	e	enum:__anon1401
RX_USP_REGNUM	gdb/rx-tdep.c	/^  RX_USP_REGNUM = 16,$/;"	e	enum:__anon1785	file:
RX_UWord	include/opcode/rx.h	/^  RX_UWord,$/;"	e	enum:__anon1401
RX_Word	include/opcode/rx.h	/^  RX_Word, \/* undefined extension *\/$/;"	e	enum:__anon1401
RY	opcodes/ppc-opc.c	2225;"	d	file:
RZ	opcodes/ppc-opc.c	2226;"	d	file:
RZSQH	sim/mips/mdmx.c	/^RZSQH(signed48 a, signed16 s)$/;"	f	file:
RZUOB	sim/mips/mdmx.c	/^RZUOB(signed24 a, unsigned8 s)$/;"	f	file:
RZUQH	sim/mips/mdmx.c	/^RZUQH(signed48 a, signed16 s)$/;"	f	file:
R_12	opcodes/s390-opc.c	49;"	d	file:
R_16	bfd/elf32-m68k.c	/^enum elf_m68k_got_offset_size { R_8, R_16, R_32, R_LAST };$/;"	e	enum:elf_m68k_got_offset_size	file:
R_16	opcodes/s390-opc.c	51;"	d	file:
R_16C_ABS	include/elf/cr16c.h	227;"	d
R_16C_ABS20	include/elf/cr16c.h	171;"	d
R_16C_ABS20_C	include/elf/cr16c.h	174;"	d
R_16C_ABS24	include/elf/cr16c.h	177;"	d
R_16C_ABS24_C	include/elf/cr16c.h	180;"	d
R_16C_DISP04	include/elf/cr16c.h	111;"	d
R_16C_DISP04_C	include/elf/cr16c.h	114;"	d
R_16C_DISP08	include/elf/cr16c.h	117;"	d
R_16C_DISP08_C	include/elf/cr16c.h	120;"	d
R_16C_DISP16	include/elf/cr16c.h	123;"	d
R_16C_DISP16_C	include/elf/cr16c.h	126;"	d
R_16C_DISP24	include/elf/cr16c.h	129;"	d
R_16C_DISP24_C	include/elf/cr16c.h	132;"	d
R_16C_DISP24a	include/elf/cr16c.h	135;"	d
R_16C_DISP24a_C	include/elf/cr16c.h	138;"	d
R_16C_DISPL	include/elf/cr16c.h	226;"	d
R_16C_IMM04	include/elf/cr16c.h	183;"	d
R_16C_IMM04_C	include/elf/cr16c.h	186;"	d
R_16C_IMM16	include/elf/cr16c.h	189;"	d
R_16C_IMM16_C	include/elf/cr16c.h	192;"	d
R_16C_IMM20	include/elf/cr16c.h	195;"	d
R_16C_IMM20_C	include/elf/cr16c.h	198;"	d
R_16C_IMM24	include/elf/cr16c.h	201;"	d
R_16C_IMM24_C	include/elf/cr16c.h	204;"	d
R_16C_IMM32	include/elf/cr16c.h	207;"	d
R_16C_IMM32_C	include/elf/cr16c.h	210;"	d
R_16C_IMMED	include/elf/cr16c.h	229;"	d
R_16C_NUM08	include/elf/cr16c.h	93;"	d
R_16C_NUM08_C	include/elf/cr16c.h	96;"	d
R_16C_NUM16	include/elf/cr16c.h	99;"	d
R_16C_NUM16_C	include/elf/cr16c.h	102;"	d
R_16C_NUM32	include/elf/cr16c.h	105;"	d
R_16C_NUM32_C	include/elf/cr16c.h	108;"	d
R_16C_REG04	include/elf/cr16c.h	141;"	d
R_16C_REG04_C	include/elf/cr16c.h	144;"	d
R_16C_REG04a	include/elf/cr16c.h	147;"	d
R_16C_REG04a_C	include/elf/cr16c.h	150;"	d
R_16C_REG14	include/elf/cr16c.h	153;"	d
R_16C_REG14_C	include/elf/cr16c.h	156;"	d
R_16C_REG16	include/elf/cr16c.h	159;"	d
R_16C_REG16_C	include/elf/cr16c.h	162;"	d
R_16C_REG20	include/elf/cr16c.h	165;"	d
R_16C_REG20_C	include/elf/cr16c.h	168;"	d
R_16C_REGREL	include/elf/cr16c.h	228;"	d
R_20	opcodes/s390-opc.c	53;"	d	file:
R_24	opcodes/s390-opc.c	55;"	d	file:
R_28	opcodes/s390-opc.c	57;"	d	file:
R_32	bfd/elf32-m68k.c	/^enum elf_m68k_got_offset_size { R_8, R_16, R_32, R_LAST };$/;"	e	enum:elf_m68k_got_offset_size	file:
R_32	opcodes/s390-opc.c	59;"	d	file:
R_386_ext	bfd/elf32-i386.c	107;"	d	file:
R_386_ext2	bfd/elf32-i386.c	148;"	d	file:
R_386_ext_offset	bfd/elf32-i386.c	73;"	d	file:
R_386_standard	bfd/elf32-i386.c	72;"	d	file:
R_386_tls_offset	bfd/elf32-i386.c	108;"	d	file:
R_386_vt	bfd/elf32-i386.c	181;"	d	file:
R_386_vt_offset	bfd/elf32-i386.c	149;"	d	file:
R_8	bfd/elf32-m68k.c	/^enum elf_m68k_got_offset_size { R_8, R_16, R_32, R_LAST };$/;"	e	enum:elf_m68k_got_offset_size	file:
R_8	opcodes/s390-opc.c	47;"	d	file:
R_A0	gdb/gdbserver/linux-xtensa-low.c	/^	R_A0 = 64$/;"	e	enum:regnum	file:
R_AARCH64_P32_TLSDESC_ADD_LO12	bfd/elfnn-aarch64.c	167;"	d	file:
R_ABS	include/coff/ti.h	552;"	d
R_ABS	include/coff/tic80.h	102;"	d
R_ABS	include/elf/cr16c.h	220;"	d
R_ABS_CALL	include/som/reloc.h	35;"	d
R_ADD	sim/cris/cris-desc.h	/^ , R_ADD, R_MOVE, R_SUB, R_CMP$/;"	e	enum:insn_r_opc
R_ADDI	sim/cris/cris-desc.h	/^ , R_ADDI, R_BIAP, R_NEG, R_BOUND$/;"	e	enum:insn_r_opc
R_ADDRESS	include/elf/cr16c.h	215;"	d
R_ADDRTYPE	include/elf/cr16c.h	214;"	d
R_ADDX	sim/cris/cris-desc.h	/^  R_ADDX, R_MOVX, R_SUBX, R_LSL$/;"	e	enum:insn_r_opc
R_ALT_ENTRY	include/som/reloc.h	46;"	d
R_AMD64_ABS	include/coff/internal.h	678;"	d
R_AMD64_DIR32	include/coff/internal.h	680;"	d
R_AMD64_DIR64	include/coff/internal.h	679;"	d
R_AMD64_IMAGEBASE	include/coff/internal.h	681;"	d
R_AMD64_PCRLONG	include/coff/internal.h	682;"	d
R_AMD64_PCRLONG_1	include/coff/internal.h	683;"	d
R_AMD64_PCRLONG_2	include/coff/internal.h	684;"	d
R_AMD64_PCRLONG_3	include/coff/internal.h	685;"	d
R_AMD64_PCRLONG_4	include/coff/internal.h	686;"	d
R_AMD64_PCRLONG_5	include/coff/internal.h	687;"	d
R_AMD64_PCRQUAD	include/coff/internal.h	692;"	d
R_AMD64_SECREL	include/coff/internal.h	689;"	d
R_AMD64_SECREL7	include/coff/internal.h	690;"	d
R_AMD64_SECTION	include/coff/internal.h	688;"	d
R_AMD64_TOKEN	include/coff/internal.h	691;"	d
R_AND	sim/cris/cris-desc.h	/^ , R_AND, R_OR, R_ASR, R_LSR$/;"	e	enum:insn_r_opc
R_ASR	sim/cris/cris-desc.h	/^ , R_AND, R_OR, R_ASR, R_LSR$/;"	e	enum:insn_r_opc
R_AUX_UNWIND	include/som/reloc.h	64;"	d
R_BA	include/coff/xcoff.h	107;"	d
R_BCC_INV	include/coff/internal.h	788;"	d
R_BEGIN_BRTAB	include/som/reloc.h	50;"	d
R_BEGIN_TRY	include/som/reloc.h	48;"	d
R_BIAP	sim/cris/cris-desc.h	/^ , R_ADDI, R_BIAP, R_NEG, R_BOUND$/;"	e	enum:insn_r_opc
R_BIT	gdb/nat/loongarch-linux-watch.h	83;"	d
R_BIT	gdb/nat/mips-linux-watch.h	80;"	d
R_BOUND	sim/cris/cris-desc.h	/^ , R_ADDI, R_BIAP, R_NEG, R_BOUND$/;"	e	enum:insn_r_opc
R_BR	include/coff/xcoff.h	108;"	d
R_BREAKPOINT	include/som/reloc.h	44;"	d
R_CAI	include/coff/xcoff.h	116;"	d
R_CALL	include/coff/internal.h	799;"	d
R_CALLR	include/coff/internal.h	802;"	d
R_CLASS_INSN	include/opcode/tic4x.h	674;"	d
R_CMP	sim/cris/cris-desc.h	/^ , R_ADD, R_MOVE, R_SUB, R_CMP$/;"	e	enum:insn_r_opc
R_CODE_ADDR	include/elf/cr16c.h	216;"	d
R_CODE_EXPR	include/som/reloc.h	54;"	d
R_CODE_ONE_SYMBOL	include/som/reloc.h	41;"	d
R_CODE_PLABEL	include/som/reloc.h	43;"	d
R_COMMENT	include/som/reloc.h	75;"	d
R_COMP1	include/som/reloc.h	65;"	d
R_COMP2	include/som/reloc.h	66;"	d
R_COMP3	include/som/reloc.h	67;"	d
R_CREL	include/coff/xcoff.h	117;"	d
R_DATA_EXPR	include/som/reloc.h	53;"	d
R_DATA_GPREL	include/som/reloc.h	37;"	d
R_DATA_ONE_SYMBOL	include/som/reloc.h	28;"	d
R_DATA_OVERRIDE	include/som/reloc.h	62;"	d
R_DATA_PLABEL	include/som/reloc.h	29;"	d
R_DIR16	include/coff/internal.h	696;"	d
R_DIR32	include/coff/internal.h	698;"	d
R_DISP7	include/coff/internal.h	805;"	d
R_DLT_REL	include/som/reloc.h	40;"	d
R_DP_RELATIVE	include/som/reloc.h	36;"	d
R_D_MODE	include/som/reloc.h	60;"	d
R_END_BRTAB	include/som/reloc.h	51;"	d
R_END_TRY	include/som/reloc.h	49;"	d
R_ENTRY	include/som/reloc.h	45;"	d
R_ERROR	opcodes/dlx-dis.c	26;"	d	file:
R_EXIT	include/som/reloc.h	47;"	d
R_EXTWORD	include/coff/ti.h	556;"	d
R_EXTWORD16	include/coff/ti.h	557;"	d
R_EXTWORDMS7	include/coff/ti.h	558;"	d
R_FORMAT	include/elf/cr16c.h	224;"	d
R_FSEL	include/som/reloc.h	55;"	d
R_GETPA	include/coff/internal.h	711;"	d
R_GETSEG	include/coff/internal.h	710;"	d
R_GL	include/coff/xcoff.h	105;"	d
R_H8_DIR16A8_X	bfd/elf32-h8300.c	118;"	d	file:
R_H8_DIR16R8_X	bfd/elf32-h8300.c	132;"	d	file:
R_H8_DIR16_X	bfd/elf32-h8300.c	90;"	d	file:
R_H8_DIR24A8_X	bfd/elf32-h8300.c	146;"	d	file:
R_H8_DIR24R8_X	bfd/elf32-h8300.c	160;"	d	file:
R_H8_DIR32A16_X	bfd/elf32-h8300.c	174;"	d	file:
R_H8_DIR32_X	bfd/elf32-h8300.c	76;"	d	file:
R_H8_DIR8_X	bfd/elf32-h8300.c	104;"	d	file:
R_H8_DISP32A16_X	bfd/elf32-h8300.c	188;"	d	file:
R_H8_NONE_X	bfd/elf32-h8300.c	62;"	d	file:
R_H8_PCREL16_X	bfd/elf32-h8300.c	202;"	d	file:
R_H8_PCREL8_X	bfd/elf32-h8300.c	216;"	d	file:
R_HPPA	bfd/elf32-hppa.h	78;"	d
R_HPPA	bfd/elf64-hppa.h	45;"	d
R_HPPA	bfd/som.h	221;"	d
R_HPPA_ABS_CALL	bfd/elf32-hppa.h	81;"	d
R_HPPA_ABS_CALL	bfd/elf64-hppa.h	48;"	d
R_HPPA_ABS_CALL	bfd/som.h	223;"	d
R_HPPA_BEGIN_BRTAB	bfd/som.h	228;"	d
R_HPPA_BEGIN_TRY	bfd/som.h	230;"	d
R_HPPA_COMPLEX	bfd/elf32-hppa.h	82;"	d
R_HPPA_COMPLEX	bfd/elf64-hppa.h	49;"	d
R_HPPA_COMPLEX	bfd/som.h	227;"	d
R_HPPA_END_BRTAB	bfd/som.h	229;"	d
R_HPPA_END_TRY	bfd/som.h	231;"	d
R_HPPA_ENTRY	bfd/som.h	225;"	d
R_HPPA_EXIT	bfd/som.h	226;"	d
R_HPPA_E_ABS	bfd/libhppa.h	/^    R_HPPA_E_ABS = 18$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_E_CON	bfd/libhppa.h	/^    R_HPPA_E_CON = 3,$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_E_ONE	bfd/libhppa.h	/^    R_HPPA_E_ONE = 0,$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_E_PCREL	bfd/libhppa.h	/^    R_HPPA_E_PCREL = 2,$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_E_PLABEL	bfd/libhppa.h	/^    R_HPPA_E_PLABEL = 7,$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_E_TWO	bfd/libhppa.h	/^    R_HPPA_E_TWO = 1,$/;"	e	enum:hppa_reloc_expr_type
R_HPPA_FSEL	bfd/libhppa.h	/^    R_HPPA_FSEL = 0x0,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_GOTOFF	bfd/elf32-hppa.h	79;"	d
R_HPPA_GOTOFF	bfd/elf64-hppa.h	46;"	d
R_HPPA_GOTOFF	bfd/som.h	224;"	d
R_HPPA_LDSEL	bfd/libhppa.h	/^    R_HPPA_LDSEL = 0x5,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LPSEL	bfd/libhppa.h	/^    R_HPPA_LPSEL = 0xd,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LRSEL	bfd/libhppa.h	/^    R_HPPA_LRSEL = 0x7,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LSEL	bfd/libhppa.h	/^    R_HPPA_LSEL = 0x3,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LSSEL	bfd/libhppa.h	/^    R_HPPA_LSSEL = 0x1,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LTPSEL	bfd/libhppa.h	/^    R_HPPA_LTPSEL = 0x12,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_LTSEL	bfd/libhppa.h	/^    R_HPPA_LTSEL = 0x10,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_NLRSEL	bfd/libhppa.h	/^    R_HPPA_NLRSEL  = 0xb,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_NLSEL	bfd/libhppa.h	/^    R_HPPA_NLSEL  = 0xa,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_NONE	bfd/elf32-hppa.h	77;"	d
R_HPPA_NONE	bfd/elf64-hppa.h	44;"	d
R_HPPA_NONE	bfd/som.h	220;"	d
R_HPPA_NSEL	bfd/libhppa.h	/^    R_HPPA_NSEL  = 0x9,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_PCREL_CALL	bfd/elf32-hppa.h	80;"	d
R_HPPA_PCREL_CALL	bfd/elf64-hppa.h	47;"	d
R_HPPA_PCREL_CALL	bfd/som.h	222;"	d
R_HPPA_PSEL	bfd/libhppa.h	/^    R_HPPA_PSEL = 0xc,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RDSEL	bfd/libhppa.h	/^    R_HPPA_RDSEL = 0x6,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RPSEL	bfd/libhppa.h	/^    R_HPPA_RPSEL = 0xe,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RRSEL	bfd/libhppa.h	/^    R_HPPA_RRSEL = 0x8,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RSEL	bfd/libhppa.h	/^    R_HPPA_RSEL = 0x4,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RSSEL	bfd/libhppa.h	/^    R_HPPA_RSSEL = 0x2,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RTPSEL	bfd/libhppa.h	/^    R_HPPA_RTPSEL = 0x13$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_RTSEL	bfd/libhppa.h	/^    R_HPPA_RTSEL = 0x11,$/;"	e	enum:hppa_reloc_field_selector_type
R_HPPA_TSEL	bfd/libhppa.h	/^    R_HPPA_TSEL = 0xf,$/;"	e	enum:hppa_reloc_field_selector_type
R_HVRT16	include/coff/internal.h	720;"	d
R_IMAGEBASE	include/coff/internal.h	699;"	d
R_IMM16	include/coff/internal.h	794;"	d
R_IMM24	include/coff/internal.h	809;"	d
R_IMM32	include/coff/internal.h	798;"	d
R_IMM4H	include/coff/internal.h	804;"	d
R_IMM4L	include/coff/internal.h	796;"	d
R_IMM8	include/coff/internal.h	797;"	d
R_INDIRECT_CALL	include/som/reloc.h	38;"	d
R_IPRLONG	include/coff/internal.h	709;"	d
R_IPRSHORT	include/coff/internal.h	708;"	d
R_JMP1	include/coff/internal.h	738;"	d
R_JMP2	include/coff/internal.h	742;"	d
R_JMPL1	include/coff/internal.h	750;"	d
R_JMPL2	include/coff/internal.h	754;"	d
R_JMP_DEL	include/coff/internal.h	791;"	d
R_JP	include/coff/internal.h	800;"	d
R_JR	include/coff/internal.h	795;"	d
R_JUMPTARG	include/coff/internal.h	713;"	d
R_LAST	bfd/elf32-m68k.c	/^enum elf_m68k_got_offset_size { R_8, R_16, R_32, R_LAST };$/;"	e	enum:elf_m68k_got_offset_size	file:
R_LBEG	gdb/gdbserver/linux-xtensa-low.c	/^	R_LBEG,	R_LEND,	R_LCOUNT,$/;"	e	enum:regnum	file:
R_LCOUNT	gdb/gdbserver/linux-xtensa-low.c	/^	R_LBEG,	R_LEND,	R_LCOUNT,$/;"	e	enum:regnum	file:
R_LEND	gdb/gdbserver/linux-xtensa-low.c	/^	R_LBEG,	R_LEND,	R_LCOUNT,$/;"	e	enum:regnum	file:
R_LINETAB	include/som/reloc.h	72;"	d
R_LINETAB_ESC	include/som/reloc.h	73;"	d
R_LONG_PCREL_MODE	include/som/reloc.h	34;"	d
R_LSEL	include/som/reloc.h	56;"	d
R_LSL	sim/cris/cris-desc.h	/^  R_ADDX, R_MOVX, R_SUBX, R_LSL$/;"	e	enum:insn_r_opc
R_LSR	sim/cris/cris-desc.h	/^ , R_AND, R_OR, R_ASR, R_LSR$/;"	e	enum:insn_r_opc
R_LTP_OVERRIDE	include/som/reloc.h	74;"	d
R_LVRT16	include/coff/internal.h	721;"	d
R_MASK	gdb/nat/loongarch-linux-watch.h	87;"	d
R_MASK	gdb/nat/mips-linux-watch.h	84;"	d
R_MEM_INDIRECT	include/coff/internal.h	770;"	d
R_MILLI_REL	include/som/reloc.h	42;"	d
R_MN10200_16	bfd/elf-m10200.c	/^  R_MN10200_16,$/;"	e	enum:reloc_type	file:
R_MN10200_24	bfd/elf-m10200.c	/^  R_MN10200_24,$/;"	e	enum:reloc_type	file:
R_MN10200_32	bfd/elf-m10200.c	/^  R_MN10200_32,$/;"	e	enum:reloc_type	file:
R_MN10200_8	bfd/elf-m10200.c	/^  R_MN10200_8,$/;"	e	enum:reloc_type	file:
R_MN10200_MAX	bfd/elf-m10200.c	/^  R_MN10200_MAX$/;"	e	enum:reloc_type	file:
R_MN10200_NONE	bfd/elf-m10200.c	/^  R_MN10200_NONE = 0,$/;"	e	enum:reloc_type	file:
R_MN10200_PCREL16	bfd/elf-m10200.c	/^  R_MN10200_PCREL16,$/;"	e	enum:reloc_type	file:
R_MN10200_PCREL24	bfd/elf-m10200.c	/^  R_MN10200_PCREL24,$/;"	e	enum:reloc_type	file:
R_MN10200_PCREL8	bfd/elf-m10200.c	/^  R_MN10200_PCREL8,$/;"	e	enum:reloc_type	file:
R_MOV16B1	include/coff/internal.h	728;"	d
R_MOV16B2	include/coff/internal.h	733;"	d
R_MOV24B1	include/coff/internal.h	760;"	d
R_MOV24B2	include/coff/internal.h	765;"	d
R_MOVE	sim/cris/cris-desc.h	/^ , R_ADD, R_MOVE, R_SUB, R_CMP$/;"	e	enum:insn_r_opc
R_MOVL1	include/coff/internal.h	779;"	d
R_MOVL2	include/coff/internal.h	783;"	d
R_MOVX	sim/cris/cris-desc.h	/^  R_ADDX, R_MOVX, R_SUBX, R_LSL$/;"	e	enum:insn_r_opc
R_MPPCR	include/coff/tic80.h	123;"	d
R_MPPCR15W	include/coff/tic80.h	122;"	d
R_N0SEL	include/som/reloc.h	70;"	d
R_N1SEL	include/som/reloc.h	71;"	d
R_NDS32_INSN16_CONVERT_FLAG	bfd/elf32-nds32.h	61;"	d
R_NDS32_INSN16_FP7U2_FLAG	bfd/elf32-nds32.h	66;"	d
R_NDS32_RELAX_ENTRY_DISABLE_RELAX_FLAG	bfd/elf32-nds32.h	34;"	d
R_NDS32_RELAX_ENTRY_EX9_FLAG	bfd/elf32-nds32.h	46;"	d
R_NDS32_RELAX_ENTRY_ICT_LARGE	bfd/elf32-nds32.h	53;"	d
R_NDS32_RELAX_ENTRY_ICT_MASK	bfd/elf32-nds32.h	55;"	d
R_NDS32_RELAX_ENTRY_ICT_SMALL	bfd/elf32-nds32.h	51;"	d
R_NDS32_RELAX_ENTRY_IFC_FLAG	bfd/elf32-nds32.h	48;"	d
R_NDS32_RELAX_ENTRY_OPTIMIZE_FLAG	bfd/elf32-nds32.h	36;"	d
R_NDS32_RELAX_ENTRY_OPTIMIZE_FOR_SPACE_FLAG	bfd/elf32-nds32.h	39;"	d
R_NDS32_RELAX_ENTRY_VERBATIM_FLAG	bfd/elf32-nds32.h	42;"	d
R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG	bfd/elf32-nds32.h	80;"	d
R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG	bfd/elf32-nds32.h	75;"	d
R_NDS32_RELAX_REGION_NO_EX9_FLAG	bfd/elf32-nds32.h	77;"	d
R_NDS32_RELAX_REGION_OMIT_FP_FLAG	bfd/elf32-nds32.h	72;"	d
R_NEG	include/coff/xcoff.h	101;"	d
R_NEG	sim/cris/cris-desc.h	/^ , R_ADDI, R_BIAP, R_NEG, R_BOUND$/;"	e	enum:insn_r_opc
R_NO_RELOCATION	include/som/reloc.h	24;"	d
R_NUMBER	include/elf/cr16c.h	225;"	d
R_N_MODE	include/som/reloc.h	58;"	d
R_OFF8	include/coff/internal.h	808;"	d
R_OK	libiberty/make-relative-prefix.c	70;"	d	file:
R_OK	libiberty/make-temp-file.c	44;"	d	file:
R_OK	readline/examples/rlfe/os.h	328;"	d
R_OR	sim/cris/cris-desc.h	/^ , R_AND, R_OR, R_ASR, R_LSR$/;"	e	enum:insn_r_opc
R_PARISC_TLS_IE14R	include/elf/hppa.h	501;"	d
R_PARISC_TLS_IE21L	include/elf/hppa.h	500;"	d
R_PARISC_TLS_LE14R	include/elf/hppa.h	499;"	d
R_PARISC_TLS_LE21L	include/elf/hppa.h	498;"	d
R_PARISC_TLS_TPREL32	include/elf/hppa.h	502;"	d
R_PARISC_TLS_TPREL64	include/elf/hppa.h	503;"	d
R_PARTLS16	include/coff/internal.h	714;"	d
R_PARTLS7	include/coff/ti.h	554;"	d
R_PARTMS8	include/coff/internal.h	715;"	d
R_PARTMS9	include/coff/ti.h	555;"	d
R_PC	gdb/gdbserver/linux-xtensa-low.c	/^	R_PC=0,	R_PS,$/;"	e	enum:regnum	file:
R_PCR16L	include/coff/internal.h	717;"	d
R_PCR24	include/coff/internal.h	707;"	d
R_PCR26L	include/coff/internal.h	718;"	d
R_PCRBYTE	include/coff/internal.h	704;"	d
R_PCREL	include/elf/cr16c.h	221;"	d
R_PCREL_CALL	include/som/reloc.h	32;"	d
R_PCRLONG	include/coff/internal.h	706;"	d
R_PCRWORD	include/coff/internal.h	705;"	d
R_PCRWORD_B	include/coff/internal.h	774;"	d
R_PLT_REL	include/som/reloc.h	39;"	d
R_POS	include/coff/xcoff.h	100;"	d
R_PP15	include/coff/tic80.h	106;"	d
R_PP15H	include/coff/tic80.h	108;"	d
R_PP15W	include/coff/tic80.h	107;"	d
R_PP16B	include/coff/tic80.h	109;"	d
R_PPBASE	include/coff/tic80.h	104;"	d
R_PPL15	include/coff/tic80.h	110;"	d
R_PPL15H	include/coff/tic80.h	112;"	d
R_PPL15W	include/coff/tic80.h	111;"	d
R_PPL16B	include/coff/tic80.h	113;"	d
R_PPLBASE	include/coff/tic80.h	105;"	d
R_PPLN15	include/coff/tic80.h	118;"	d
R_PPLN15H	include/coff/tic80.h	120;"	d
R_PPLN15W	include/coff/tic80.h	119;"	d
R_PPLN16B	include/coff/tic80.h	121;"	d
R_PPN15	include/coff/tic80.h	114;"	d
R_PPN15H	include/coff/tic80.h	116;"	d
R_PPN15W	include/coff/tic80.h	115;"	d
R_PPN16B	include/coff/tic80.h	117;"	d
R_PREV_FIXUP	include/som/reloc.h	68;"	d
R_PS	gdb/gdbserver/linux-xtensa-low.c	/^	R_PC=0,	R_PS,$/;"	e	enum:regnum	file:
R_RBA	include/coff/xcoff.h	118;"	d
R_RBAC	include/coff/xcoff.h	119;"	d
R_RBR	include/coff/xcoff.h	120;"	d
R_RBRC	include/coff/xcoff.h	121;"	d
R_REF	include/coff/xcoff.h	111;"	d
R_REL	include/coff/xcoff.h	102;"	d
R_REL13	include/coff/ti.h	553;"	d
R_REL16	include/coff/internal.h	801;"	d
R_REL24	include/coff/internal.h	697;"	d
R_RELBYTE	include/coff/internal.h	701;"	d
R_RELLONG	include/coff/internal.h	703;"	d
R_RELLONGX	include/coff/tic80.h	103;"	d
R_RELLONG_NEG	include/coff/internal.h	745;"	d
R_RELOCATION	include/som/reloc.h	27;"	d
R_RELTO	include/elf/cr16c.h	219;"	d
R_RELWORD	include/coff/internal.h	702;"	d
R_REPEATED_INIT	include/som/reloc.h	31;"	d
R_RESERVED	include/som/reloc.h	77;"	d
R_RISCV_DELETE	bfd/elfnn-riscv.c	36;"	d	file:
R_RL	include/coff/xcoff.h	109;"	d
R_RLA	include/coff/xcoff.h	110;"	d
R_RRTBA	include/coff/xcoff.h	115;"	d
R_RRTBI	include/coff/xcoff.h	114;"	d
R_RSEL	include/som/reloc.h	57;"	d
R_RTB	include/coff/xcoff.h	104;"	d
R_RX_RH_ABS5p5B	bfd/elf32-rx.c	192;"	d	file:
R_RX_RH_ABS5p5L	bfd/elf32-rx.c	196;"	d	file:
R_RX_RH_ABS5p5W	bfd/elf32-rx.c	194;"	d	file:
R_RX_RH_ABS5p8B	bfd/elf32-rx.c	184;"	d	file:
R_RX_RH_ABS5p8L	bfd/elf32-rx.c	188;"	d	file:
R_RX_RH_ABS5p8W	bfd/elf32-rx.c	186;"	d	file:
R_RX_RH_UIMM4p8	bfd/elf32-rx.c	199;"	d	file:
R_RX_RH_UNEG4p8	bfd/elf32-rx.c	202;"	d	file:
R_R_MODE	include/som/reloc.h	61;"	d
R_SAR	gdb/gdbserver/linux-xtensa-low.c	/^	R_SAR,$/;"	e	enum:regnum	file:
R_SCALED	opcodes/tic80-dis.c	98;"	d	file:
R_SECREL32	include/coff/internal.h	700;"	d
R_SEC_STMT	include/som/reloc.h	69;"	d
R_SEG	include/coff/internal.h	803;"	d
R_SHORT_PCREL_MODE	bfd/som.c	636;"	d	file:
R_SHORT_PCREL_MODE	include/som/reloc.h	33;"	d
R_SH_ALIGN	include/coff/sh.h	127;"	d
R_SH_CODE	include/coff/sh.h	136;"	d
R_SH_COUNT	include/coff/sh.h	122;"	d
R_SH_DATA	include/coff/sh.h	137;"	d
R_SH_HIGH8	include/coff/sh.h	82;"	d
R_SH_IMAGEBASE	include/coff/sh.h	91;"	d
R_SH_IMM16	include/coff/sh.h	99;"	d
R_SH_IMM24	include/coff/sh.h	84;"	d
R_SH_IMM32	include/coff/sh.h	89;"	d
R_SH_IMM32CE	include/coff/sh.h	79;"	d
R_SH_IMM4	include/coff/sh.h	94;"	d
R_SH_IMM4BY2	include/coff/sh.h	95;"	d
R_SH_IMM4BY4	include/coff/sh.h	96;"	d
R_SH_IMM8	include/coff/sh.h	90;"	d
R_SH_IMM8BY2	include/coff/sh.h	92;"	d
R_SH_IMM8BY4	include/coff/sh.h	93;"	d
R_SH_LABEL	include/coff/sh.h	143;"	d
R_SH_LOOP_END	include/coff/sh.h	148;"	d
R_SH_LOOP_START	include/coff/sh.h	147;"	d
R_SH_LOW16	include/coff/sh.h	83;"	d
R_SH_PCDISP	include/coff/sh.h	88;"	d
R_SH_PCDISP8	include/coff/sh.h	87;"	d
R_SH_PCDISP8BY2	include/coff/sh.h	86;"	d
R_SH_PCDISP8BY4	include/coff/sh.h	85;"	d
R_SH_PCREL16	include/coff/sh.h	81;"	d
R_SH_PCREL8	include/coff/sh.h	80;"	d
R_SH_PCRELIMM8BY2	include/coff/sh.h	97;"	d
R_SH_PCRELIMM8BY4	include/coff/sh.h	98;"	d
R_SH_SWITCH16	include/coff/sh.h	107;"	d
R_SH_SWITCH32	include/coff/sh.h	108;"	d
R_SH_SWITCH8	include/coff/sh.h	106;"	d
R_SH_UNUSED	include/coff/sh.h	78;"	d
R_SH_USES	include/coff/sh.h	115;"	d
R_SIZESP	include/elf/cr16c.h	232;"	d
R_SPACE_REF	include/som/reloc.h	30;"	d
R_STATEMENT	include/som/reloc.h	52;"	d
R_SUB	sim/cris/cris-desc.h	/^ , R_ADD, R_MOVE, R_SUB, R_CMP$/;"	e	enum:insn_r_opc
R_SUBX	sim/cris/cris-desc.h	/^  R_ADDX, R_MOVX, R_SUBX, R_LSL$/;"	e	enum:insn_r_opc
R_S_16C_04	include/elf/cr16c.h	233;"	d
R_S_16C_04_a	include/elf/cr16c.h	234;"	d
R_S_16C_08	include/elf/cr16c.h	235;"	d
R_S_16C_14	include/elf/cr16c.h	236;"	d
R_S_16C_16	include/elf/cr16c.h	237;"	d
R_S_16C_20	include/elf/cr16c.h	238;"	d
R_S_16C_24	include/elf/cr16c.h	240;"	d
R_S_16C_24_a	include/elf/cr16c.h	239;"	d
R_S_16C_32	include/elf/cr16c.h	241;"	d
R_S_MODE	include/som/reloc.h	59;"	d
R_TAGWORD	include/coff/internal.h	712;"	d
R_TCL	include/coff/xcoff.h	106;"	d
R_THREADPTR	gdb/gdbserver/linux-xtensa-low.c	/^	R_THREADPTR,$/;"	e	enum:regnum	file:
R_TIC30_ABS16	include/coff/tic30.h	47;"	d
R_TIC30_ABS24	include/coff/tic30.h	48;"	d
R_TIC30_ABS32	include/coff/tic30.h	49;"	d
R_TIC30_LDP	include/coff/tic30.h	50;"	d
R_TIC30_PC16	include/coff/tic30.h	51;"	d
R_TLS	include/coff/xcoff.h	122;"	d
R_TLSM	include/coff/xcoff.h	126;"	d
R_TLSML	include/coff/xcoff.h	127;"	d
R_TLS_IE	include/coff/xcoff.h	123;"	d
R_TLS_LD	include/coff/xcoff.h	124;"	d
R_TLS_LE	include/coff/xcoff.h	125;"	d
R_TOC	include/coff/xcoff.h	103;"	d
R_TOCL	include/coff/xcoff.h	129;"	d
R_TOCU	include/coff/xcoff.h	128;"	d
R_TP_OVERRIDE	include/som/reloc.h	76;"	d
R_TRANSLATED	include/som/reloc.h	63;"	d
R_TRL	include/coff/xcoff.h	112;"	d
R_TRLA	include/coff/xcoff.h	113;"	d
R_TYPE	opcodes/dlx-dis.c	27;"	d	file:
R_UNINIT	include/som/reloc.h	26;"	d
R_VRT16	include/coff/internal.h	719;"	d
R_VRT32	include/coff/internal.h	722;"	d
R_WB	gdb/gdbserver/linux-xtensa-low.c	/^	R_WS, R_WB,$/;"	e	enum:regnum	file:
R_WS	gdb/gdbserver/linux-xtensa-low.c	/^	R_WS, R_WB,$/;"	e	enum:regnum	file:
R_X86_64_converted_reloc_bit	bfd/elf64-x86-64.c	200;"	d	file:
R_X86_64_standard	bfd/elf64-x86-64.c	181;"	d	file:
R_X86_64_vt_offset	bfd/elf64-x86-64.c	182;"	d	file:
R_ZEROES	include/som/reloc.h	25;"	d
Ra	opcodes/d30v-opc.c	348;"	d	file:
Ra2	opcodes/d30v-opc.c	350;"	d	file:
Ra3	opcodes/d30v-opc.c	352;"	d	file:
Ra_I9_I5	include/opcode/score-inst.h	/^  Ra_I9_I5,$/;"	e	enum:score_insn_type
Rb	opcodes/d30v-opc.c	354;"	d	file:
Rb2	opcodes/d30v-opc.c	356;"	d	file:
Rc	opcodes/d30v-opc.c	358;"	d	file:
Rd	opcodes/i386-dis.c	286;"	d	file:
Rd_HighRs	include/opcode/score-inst.h	/^  Rd_HighRs,$/;"	e	enum:score_insn_type
Rd_I16	include/opcode/score-inst.h	/^  Rd_I16,$/;"	e	enum:score_insn_type
Rd_I30	include/opcode/score-inst.h	/^  Rd_I30, $/;"	e	enum:score_insn_type
Rd_I32	include/opcode/score-inst.h	/^  Rd_I32, $/;"	e	enum:score_insn_type
Rd_I4	include/opcode/score-inst.h	/^  Rd_I4,$/;"	e	enum:score_insn_type
Rd_I5	include/opcode/score-inst.h	/^  Rd_I5,$/;"	e	enum:score_insn_type
Rd_I8	include/opcode/score-inst.h	/^  Rd_I8,$/;"	e	enum:score_insn_type
Rd_LowRs	include/opcode/score-inst.h	/^  Rd_LowRs,$/;"	e	enum:score_insn_type
Rd_Rs	include/opcode/score-inst.h	/^  Rd_Rs,$/;"	e	enum:score_insn_type
Rd_Rs_I14	include/opcode/score-inst.h	/^  Rd_Rs_I14,$/;"	e	enum:score_insn_type
Rd_Rs_I5	include/opcode/score-inst.h	/^  Rd_Rs_I5,$/;"	e	enum:score_insn_type
Rd_Rs_Rs	include/opcode/score-inst.h	/^  Rd_Rs_Rs,$/;"	e	enum:score_insn_type
Rd_Rs_Rs_imm	include/opcode/score-inst.h	/^  Rd_Rs_Rs_imm,$/;"	e	enum:score_insn_type
Rd_Rs_SI14	include/opcode/score-inst.h	/^  Rd_Rs_SI14,$/;"	e	enum:score_insn_type
Rd_Rs_x	include/opcode/score-inst.h	/^  Rd_Rs_x,$/;"	e	enum:score_insn_type
Rd_SI16	include/opcode/score-inst.h	/^  Rd_SI16,$/;"	e	enum:score_insn_type
Rd_SI5	include/opcode/score-inst.h	/^  Rd_SI5,$/;"	e	enum:score_insn_type
Rd_SI6	include/opcode/score-inst.h	/^  Rd_SI6,$/;"	e	enum:score_insn_type
Rd_lvalue32Rs	include/opcode/score-inst.h	/^  Rd_lvalue32Rs,$/;"	e	enum:score_insn_type
Rd_lvalueBP_I5	include/opcode/score-inst.h	/^  Rd_lvalueBP_I5,$/;"	e	enum:score_insn_type
Rd_lvalueRs	include/opcode/score-inst.h	/^  Rd_lvalueRs,$/;"	e	enum:score_insn_type
Rd_lvalueRs_SI10	include/opcode/score-inst.h	/^  Rd_lvalueRs_SI10,$/;"	e	enum:score_insn_type
Rd_lvalueRs_SI15	include/opcode/score-inst.h	/^  Rd_lvalueRs_SI15,$/;"	e	enum:score_insn_type
Rd_lvalueRs_post4	include/opcode/score-inst.h	/^  Rd_lvalueRs_post4,$/;"	e	enum:score_insn_type
Rd_lvalueRs_postSI12	include/opcode/score-inst.h	/^  Rd_lvalueRs_postSI12,$/;"	e	enum:score_insn_type
Rd_lvalueRs_preSI12	include/opcode/score-inst.h	/^  Rd_lvalueRs_preSI12,$/;"	e	enum:score_insn_type
Rd_rvalue32Rs	include/opcode/score-inst.h	/^  Rd_rvalue32Rs,$/;"	e	enum:score_insn_type
Rd_rvalueBP_I5	include/opcode/score-inst.h	/^  Rd_rvalueBP_I5,$/;"	e	enum:score_insn_type
Rd_rvalueRs	include/opcode/score-inst.h	/^  Rd_rvalueRs,$/;"	e	enum:score_insn_type
Rd_rvalueRs_SI10	include/opcode/score-inst.h	/^  Rd_rvalueRs_SI10,$/;"	e	enum:score_insn_type
Rd_rvalueRs_SI15	include/opcode/score-inst.h	/^  Rd_rvalueRs_SI15,$/;"	e	enum:score_insn_type
Rd_rvalueRs_post4	include/opcode/score-inst.h	/^  Rd_rvalueRs_post4,$/;"	e	enum:score_insn_type
Rd_rvalueRs_postSI12	include/opcode/score-inst.h	/^  Rd_rvalueRs_postSI12,$/;"	e	enum:score_insn_type
Rd_rvalueRs_preSI12	include/opcode/score-inst.h	/^  Rd_rvalueRs_preSI12,$/;"	e	enum:score_insn_type
Rd_x_I5	include/opcode/score-inst.h	/^  Rd_x_I5,$/;"	e	enum:score_insn_type
Rd_x_Rs	include/opcode/score-inst.h	/^  Rd_x_Rs,$/;"	e	enum:score_insn_type
Rd_x_x	include/opcode/score-inst.h	/^  Rd_x_x,$/;"	e	enum:score_insn_type
Rdq	opcodes/i386-dis.c	287;"	d	file:
Read	zlib/contrib/delphi/ZLib.pas	/^    function Read(var Buffer; Count: Longint): Longint; override;$/;"	f
Read	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override int Read(byte[] buffer, int offset, int count)$/;"	m	class:DotZLib.GZipStream
ReadByte	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override int ReadByte()$/;"	m	class:DotZLib.GZipStream
ReadFileMemory	zlib/contrib/testzlib/testzlib.c	/^int ReadFileMemory(const char* filename,long* plFileSize,unsigned char** pFilePtr)$/;"	f
ReadFileName	sim/arm/armos.c	/^ReadFileName (ARMul_State * state, char *buf, ARMword src, size_t n)$/;"	f	file:
Recip	sim/mips/sim-main.h	758;"	d
Recip1	sim/mips/sim-main.h	790;"	d
Recip2	sim/mips/sim-main.h	792;"	d
Recognizer	gdb/testsuite/gdb.python/py-typeprint.py	/^class Recognizer(object):$/;"	c
Rectangle	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^  type, public :: Rectangle$/;"	t	module:class_Rectangle
ReferenceExplorer	gdb/python/lib/gdb/command/explore.py	/^class ReferenceExplorer(object):$/;"	c
Reg	include/opcode/tic30.h	213;"	d
Reg	opcodes/i386-opc.h	/^  Reg = 0,$/;"	e	enum:__anon68
Reg	sim/arm/armdefs.h	/^  ARMword Reg[16];		\/* the current register file *\/$/;"	m	struct:ARMul_State
RegBND	opcodes/i386-opc.h	/^  RegBND,$/;"	e	enum:__anon68
RegBank	sim/arm/armdefs.h	/^  ARMword RegBank[7][16];	\/* all the registers *\/$/;"	m	struct:ARMul_State
RegBank	sim/rl78/cpu.c	/^} RegBank;$/;"	t	typeref:struct:__anon835	file:
RegEip	opcodes/i386-opc.h	891;"	d
RegEiz	opcodes/i386-opc.h	893;"	d
RegFlat	opcodes/i386-opc.h	896;"	d
RegKludge	opcodes/i386-opc.h	/^  RegKludge,$/;"	e	enum:__anon67
RegMMX	opcodes/i386-opc.h	/^  RegMMX,$/;"	e	enum:__anon68
RegMask	opcodes/i386-opc.h	/^  RegMask,$/;"	e	enum:__anon68
RegMem	opcodes/i386-opc.h	/^  RegMem,$/;"	e	enum:__anon68
RegMv	include/opcode/bfin.h	/^} RegMv;$/;"	t	typeref:struct:__anon1368
RegMv_code_bits	include/opcode/bfin.h	1600;"	d
RegMv_code_mask	include/opcode/bfin.h	1601;"	d
RegMv_dst_bits	include/opcode/bfin.h	1594;"	d
RegMv_dst_mask	include/opcode/bfin.h	1595;"	d
RegMv_gd_bits	include/opcode/bfin.h	1598;"	d
RegMv_gd_mask	include/opcode/bfin.h	1599;"	d
RegMv_gs_bits	include/opcode/bfin.h	1596;"	d
RegMv_gs_mask	include/opcode/bfin.h	1597;"	d
RegMv_opcode	include/opcode/bfin.h	1591;"	d
RegMv_src_bits	include/opcode/bfin.h	1592;"	d
RegMv_src_mask	include/opcode/bfin.h	1593;"	d
RegRex	opcodes/i386-opc.h	886;"	d
RegRex64	opcodes/i386-opc.h	887;"	d
RegRip	opcodes/i386-opc.h	890;"	d
RegRiz	opcodes/i386-opc.h	894;"	d
RegSIMD	opcodes/i386-opc.h	/^  RegSIMD,$/;"	e	enum:__anon68
RegVRex	opcodes/i386-opc.h	888;"	d
RegexpCollectionPrettyPrinter	gdb/python/lib/gdb/printing.py	/^class RegexpCollectionPrettyPrinter(PrettyPrinter):$/;"	c
RegexpSubprinter	gdb/python/lib/gdb/printing.py	/^    class RegexpSubprinter(SubPrettyPrinter):$/;"	c	class:RegexpCollectionPrettyPrinter
Region_description	gdb/hppa-tdep.h	/^    unsigned int Region_description:2;	\/* 3..4 *\/$/;"	m	struct:unwind_table_entry
RelExpression	gdb/d-exp.y	/^RelExpression:$/;"	l
RepPrefixOk	opcodes/i386-opc.h	/^  RepPrefixOk,$/;"	e	enum:__anon67
Reporter	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^class Reporter(object):$/;"	c
Reserved1	include/coff/internal.h	/^  long    Reserved1;		\/* Seems to be 0.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
Reserved1	include/coff/pe.h	/^  char  Reserved1[4];$/;"	m	struct:__anon1525
Reserved1	include/coff/pe.h	/^  char  Reserved1[4];$/;"	m	struct:__anon1526
ReservedInstruction	sim/mips/sim-main.h	/^  ReservedInstruction     = 10,$/;"	e	enum:ExceptionCause
Reset	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public void Reset() { _current = 0; }$/;"	m	class:DotZLib.ChecksumGeneratorBase
Reset	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Reset();$/;"	m	interface:DotZLib.ChecksumGenerator
Reseted	sim/arm/armdefs.h	/^  ARMword Reseted;		\/* sticky flag for Reset *\/$/;"	m	struct:ARMul_State
ResultFactory	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^class ResultFactory(object):$/;"	c
ReverseEndian	sim/mips/sim-main.h	602;"	d
Reverse_Function	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^class Reverse_Function (FrameDecorator):$/;"	c
Reverse_Function	gdb/testsuite/gdb.python/py-framefilter.py	/^class Reverse_Function (FrameDecorator):$/;"	c
Rex64	opcodes/i386-opc.h	/^  Rex64,$/;"	e	enum:__anon67
Right	gdb/testsuite/gdb.cp/member-ptr.cc	/^class Right : public Base {$/;"	c	file:
Rm	opcodes/i386-dis.c	288;"	d	file:
Rm	sim/sh/interp.c	132;"	d	file:
Rn	include/opcode/tic30.h	190;"	d
Rn	sim/sh/interp.c	131;"	d	file:
Rn_BANK	sim/sh/interp.c	162;"	d	file:
Rotate	include/opcode/tic30.h	230;"	d
Runnable	gdb/ada-tasks.c	/^  Runnable,$/;"	e	enum:task_states	file:
S	bfd/elf32-arc.c	1171;"	d	file:
S	bfd/elf32-arc.c	1371;"	d	file:
S	bfd/elf32-mep.c	36;"	d	file:
S	bfd/elf32-mep.c	73;"	d	file:
S	gdb/m32c-tdep.c	793;"	d	file:
S	gdb/remote.c	/^  bool S = false;$/;"	m	struct:vCont_action_support	file:
S	gdb/testsuite/gdb.base/pointers.c	/^} S;$/;"	t	typeref:struct:__anon2020	file:
S	gdb/testsuite/gdb.base/symbol-alias.c	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.base/symbol-alias2.c	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.base/utf8-identifiers.c	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.cp/chained-calls.cc	/^  S () { }$/;"	f	class:S
S	gdb/testsuite/gdb.cp/chained-calls.cc	/^S::S (S &obj)$/;"	f	class:S
S	gdb/testsuite/gdb.cp/chained-calls.cc	/^class S$/;"	c	file:
S	gdb/testsuite/gdb.cp/koenig.cc	/^  struct S{};$/;"	s	namespace:J	file:
S	gdb/testsuite/gdb.cp/local-static.c	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace S{ int x; }$/;"	n	file:
S	gdb/testsuite/gdb.cp/save-bp-qualified.cc	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.cp/temargs.cc	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.cp/templates.cc	/^class S {$/;"	c	file:
S	gdb/testsuite/gdb.cp/var-tag.cc	/^struct S {} S;$/;"	s	file:
S	gdb/testsuite/gdb.cp/var-tag.cc	/^struct S {} S;$/;"	v	typeref:struct:S
S	gdb/testsuite/gdb.dwarf2/implptr.c	/^struct S$/;"	s	file:
S	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^struct S {$/;"	s	file:
S	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct S { int i; int j; };$/;"	s	file:
S	include/opcode/convex.h	43;"	d
S	libiberty/safe-ctype.c	153;"	d	file:
S	opcodes/ppc-opc.c	2495;"	d	file:
S	opcodes/tic80-opc.c	550;"	d	file:
S	sim/aarch64/cpustate.h	/^  float        S[4];$/;"	m	union:FRegisterValue
S	sim/m32c/mem.c	193;"	d	file:
S	sim/rx/mem.c	245;"	d	file:
S	sim/sh/interp.c	188;"	d	file:
S0_REGNUM	gdb/cris-tdep.c	/^  S0_REGNUM = 33,$/;"	e	enum:cris_regnums	file:
S1	gdb/testsuite/gdb.go/types.go	/^type S1 struct { p_s2 *S2 }$/;"	t
S10	gdb/testsuite/gdb.cp/nested-types.cc	/^struct S10 {$/;"	s	file:
S10_REGNUM	gdb/cris-tdep.c	/^  S10_REGNUM = 43,$/;"	e	enum:cris_regnums	file:
S11	gdb/testsuite/gdb.cp/nested-types.cc	/^  struct S11 {$/;"	s	struct:S10	file:
S11_REGNUM	gdb/cris-tdep.c	/^  S11_REGNUM = 44,$/;"	e	enum:cris_regnums	file:
S12	gdb/testsuite/gdb.cp/nested-types.cc	/^    struct S12 {$/;"	s	struct:S10::S11	file:
S12Z_H	opcodes/s12z.h	2;"	d
S12Z_N_REGISTERS	opcodes/s12z.h	19;"	d
S12_REGNUM	gdb/cris-tdep.c	/^  S12_REGNUM = 45,$/;"	e	enum:cris_regnums	file:
S13	gdb/testsuite/gdb.cp/nested-types.cc	/^      struct S13 {$/;"	s	struct:S10::S11::S12	file:
S13_REGNUM	gdb/cris-tdep.c	/^  S13_REGNUM = 46,$/;"	e	enum:cris_regnums	file:
S14	gdb/testsuite/gdb.cp/nested-types.cc	/^        struct S14 {$/;"	s	struct:S10::S11::S12::S13	file:
S14_REGNUM	gdb/cris-tdep.c	/^  S14_REGNUM = 47,$/;"	e	enum:cris_regnums	file:
S15	gdb/testsuite/gdb.cp/nested-types.cc	/^          struct S15 {$/;"	s	struct:S10::S11::S12::S13::S14	file:
S15_REGNUM	gdb/cris-tdep.c	/^  S15_REGNUM = 48,$/;"	e	enum:cris_regnums	file:
S16	gdb/testsuite/gdb.cp/nested-types.cc	/^            struct S16 {$/;"	s	struct:S10::S11::S12::S13::S14::S15	file:
S17	gdb/testsuite/gdb.cp/nested-types.cc	/^              struct S17 {$/;"	s	struct:S10::S11::S12::S13::S14::S15::S16	file:
S18	gdb/testsuite/gdb.cp/nested-types.cc	/^                struct S18 {$/;"	s	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
S19	gdb/testsuite/gdb.cp/nested-types.cc	/^                  struct S19 {$/;"	s	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
S1_REGNUM	gdb/cris-tdep.c	/^  S1_REGNUM = 34,$/;"	e	enum:cris_regnums	file:
S2	gdb/testsuite/gdb.cp/local-static.c	/^struct S2$/;"	s	file:
S2	gdb/testsuite/gdb.cp/var-tag-3.cc	/^struct S2 {} S2;$/;"	s	file:
S2	gdb/testsuite/gdb.cp/var-tag-3.cc	/^struct S2 {} S2;$/;"	v	typeref:struct:S2
S2	gdb/testsuite/gdb.go/types.go	/^type S2 struct { p_s1 *S1 }$/;"	t
S2	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct S2 : S {};$/;"	s	file:
S21	gdb/testsuite/gdb.cp/nested-types.cc	/^  struct S21 {$/;"	s	struct:S10	file:
S22	gdb/testsuite/gdb.cp/nested-types.cc	/^    struct S22 {$/;"	s	struct:S10::S21	file:
S23	gdb/testsuite/gdb.cp/nested-types.cc	/^      struct S23 {$/;"	s	struct:S10::S21::S22	file:
S24	gdb/testsuite/gdb.cp/nested-types.cc	/^        struct S24 {$/;"	s	struct:S10::S21::S22::S23	file:
S25	gdb/testsuite/gdb.cp/nested-types.cc	/^          struct S25 {$/;"	s	struct:S10::S21::S22::S23::S24	file:
S26	gdb/testsuite/gdb.cp/nested-types.cc	/^            struct S26 {$/;"	s	struct:S10::S21::S22::S23::S24::S25	file:
S27	gdb/testsuite/gdb.cp/nested-types.cc	/^              struct S27 {$/;"	s	struct:S10::S21::S22::S23::S24::S25::S26	file:
S28	gdb/testsuite/gdb.cp/nested-types.cc	/^                struct S28 {$/;"	s	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
S29	gdb/testsuite/gdb.cp/nested-types.cc	/^                  struct S29 {$/;"	s	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
S2C	opcodes/rx-decode.c	129;"	d	file:
S2D	opcodes/rx-decode.c	133;"	d	file:
S2I	opcodes/rx-decode.c	131;"	d	file:
S2Is	opcodes/rx-decode.c	132;"	d	file:
S2P	opcodes/rx-decode.c	134;"	d	file:
S2Pm	opcodes/rx-decode.c	135;"	d	file:
S2R	opcodes/rx-decode.c	130;"	d	file:
S2SZ	sim/rx/rx.c	657;"	d	file:
S2_CLASS_INSN	include/opcode/tic4x.h	739;"	d
S2_REGNUM	gdb/cris-tdep.c	/^  S2_REGNUM = 35,$/;"	e	enum:cris_regnums	file:
S2cc	opcodes/rx-decode.c	136;"	d	file:
S3	gdb/testsuite/gdb.cp/temargs.cc	/^struct S3$/;"	s	file:
S31	gdb/testsuite/gdb.cp/nested-types.cc	/^  struct S31 {$/;"	s	struct:S10	file:
S32	gdb/testsuite/gdb.cp/nested-types.cc	/^    struct S32 {$/;"	s	struct:S10::S31	file:
S33	gdb/testsuite/gdb.cp/nested-types.cc	/^      struct S33 {$/;"	s	struct:S10::S31::S32	file:
S34	gdb/testsuite/gdb.cp/nested-types.cc	/^        struct S34 {$/;"	s	struct:S10::S31::S32::S33	file:
S35	gdb/testsuite/gdb.cp/nested-types.cc	/^          struct S35 {$/;"	s	struct:S10::S31::S32::S33::S34	file:
S36	gdb/testsuite/gdb.cp/nested-types.cc	/^            struct S36 {$/;"	s	struct:S10::S31::S32::S33::S34::S35	file:
S37	gdb/testsuite/gdb.cp/nested-types.cc	/^              struct S37 {$/;"	s	struct:S10::S31::S32::S33::S34::S35::S36	file:
S38	gdb/testsuite/gdb.cp/nested-types.cc	/^                struct S38 {$/;"	s	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
S39	gdb/testsuite/gdb.cp/nested-types.cc	/^                  struct S39 {$/;"	s	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
S390_A0_REGNUM	gdb/s390-tdep.h	183;"	d
S390_A10_REGNUM	gdb/s390-tdep.h	193;"	d
S390_A11_REGNUM	gdb/s390-tdep.h	194;"	d
S390_A12_REGNUM	gdb/s390-tdep.h	195;"	d
S390_A13_REGNUM	gdb/s390-tdep.h	196;"	d
S390_A14_REGNUM	gdb/s390-tdep.h	197;"	d
S390_A15_REGNUM	gdb/s390-tdep.h	198;"	d
S390_A1_REGNUM	gdb/s390-tdep.h	184;"	d
S390_A2_REGNUM	gdb/s390-tdep.h	185;"	d
S390_A3_REGNUM	gdb/s390-tdep.h	186;"	d
S390_A4_REGNUM	gdb/s390-tdep.h	187;"	d
S390_A5_REGNUM	gdb/s390-tdep.h	188;"	d
S390_A6_REGNUM	gdb/s390-tdep.h	189;"	d
S390_A7_REGNUM	gdb/s390-tdep.h	190;"	d
S390_A8_REGNUM	gdb/s390-tdep.h	191;"	d
S390_A9_REGNUM	gdb/s390-tdep.h	192;"	d
S390_BC_GSD_REGNUM	gdb/s390-tdep.h	296;"	d
S390_BC_GSEPLA_REGNUM	gdb/s390-tdep.h	298;"	d
S390_BC_GSSM_REGNUM	gdb/s390-tdep.h	297;"	d
S390_ELF_DATA	bfd/elf-bfd.h	/^  S390_ELF_DATA,$/;"	e	enum:elf_target_id
S390_F0_REGNUM	gdb/s390-tdep.h	202;"	d
S390_F10_REGNUM	gdb/s390-tdep.h	212;"	d
S390_F11_REGNUM	gdb/s390-tdep.h	213;"	d
S390_F12_REGNUM	gdb/s390-tdep.h	214;"	d
S390_F13_REGNUM	gdb/s390-tdep.h	215;"	d
S390_F14_REGNUM	gdb/s390-tdep.h	216;"	d
S390_F15_REGNUM	gdb/s390-tdep.h	217;"	d
S390_F1_REGNUM	gdb/s390-tdep.h	203;"	d
S390_F2_REGNUM	gdb/s390-tdep.h	204;"	d
S390_F3_REGNUM	gdb/s390-tdep.h	205;"	d
S390_F4_REGNUM	gdb/s390-tdep.h	206;"	d
S390_F5_REGNUM	gdb/s390-tdep.h	207;"	d
S390_F6_REGNUM	gdb/s390-tdep.h	208;"	d
S390_F7_REGNUM	gdb/s390-tdep.h	209;"	d
S390_F8_REGNUM	gdb/s390-tdep.h	210;"	d
S390_F9_REGNUM	gdb/s390-tdep.h	211;"	d
S390_FPC_REGNUM	gdb/s390-tdep.h	200;"	d
S390_FRAME_REGNUM	gdb/s390-tdep.h	310;"	d
S390_GSD_REGNUM	gdb/s390-tdep.h	293;"	d
S390_GSEPLA_REGNUM	gdb/s390-tdep.h	295;"	d
S390_GSSM_REGNUM	gdb/s390-tdep.h	294;"	d
S390_H	include/opcode/s390.h	23;"	d
S390_INSTR_FLAG_FACILITY_MASK	include/opcode/s390.h	55;"	d
S390_INSTR_FLAG_HTM	include/opcode/s390.h	53;"	d
S390_INSTR_FLAG_OPTPARM	include/opcode/s390.h	50;"	d
S390_INSTR_FLAG_OPTPARM2	include/opcode/s390.h	51;"	d
S390_INSTR_FLAG_VX	include/opcode/s390.h	54;"	d
S390_IS_FPREGSET_REGNUM	gdb/s390-linux-tdep.h	28;"	d
S390_IS_GREGSET_REGNUM	gdb/s390-linux-tdep.h	23;"	d
S390_IS_TDBREGSET_REGNUM	gdb/s390-linux-tdep.h	31;"	d
S390_LAST_BREAK_REGNUM	gdb/s390-tdep.h	237;"	d
S390_LINUX_TDEP_H	gdb/s390-linux-tdep.h	21;"	d
S390_MAX_INSTR_SIZE	gdb/s390-tdep.h	305;"	d
S390_NUM_FPRS	gdb/s390-tdep.h	303;"	d
S390_NUM_GPRS	gdb/s390-tdep.h	302;"	d
S390_NUM_REGS	gdb/s390-tdep.h	300;"	d
S390_OPCODE_ARCH12	include/opcode/s390.h	/^    S390_OPCODE_ARCH12,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_ESA	include/opcode/s390.h	/^    S390_OPCODE_ESA = 0,$/;"	e	enum:s390_opcode_mode_val
S390_OPCODE_G5	include/opcode/s390.h	/^    S390_OPCODE_G5 = 0,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_G6	include/opcode/s390.h	/^    S390_OPCODE_G6,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_MAXCPU	include/opcode/s390.h	/^    S390_OPCODE_MAXCPU$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z10	include/opcode/s390.h	/^    S390_OPCODE_Z10,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z13	include/opcode/s390.h	/^    S390_OPCODE_Z13,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z196	include/opcode/s390.h	/^    S390_OPCODE_Z196,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z900	include/opcode/s390.h	/^    S390_OPCODE_Z900,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z990	include/opcode/s390.h	/^    S390_OPCODE_Z990,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z9_109	include/opcode/s390.h	/^    S390_OPCODE_Z9_109,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_Z9_EC	include/opcode/s390.h	/^    S390_OPCODE_Z9_EC,$/;"	e	enum:s390_opcode_cpu_val
S390_OPCODE_ZARCH	include/opcode/s390.h	/^    S390_OPCODE_ZARCH$/;"	e	enum:s390_opcode_mode_val
S390_OPCODE_ZEC12	include/opcode/s390.h	/^    S390_OPCODE_ZEC12,$/;"	e	enum:s390_opcode_cpu_val
S390_OPERAND_AR	include/opcode/s390.h	135;"	d
S390_OPERAND_BASE	include/opcode/s390.h	145;"	d
S390_OPERAND_CP16	include/opcode/s390.h	167;"	d
S390_OPERAND_CR	include/opcode/s390.h	139;"	d
S390_OPERAND_DISP	include/opcode/s390.h	142;"	d
S390_OPERAND_FPR	include/opcode/s390.h	131;"	d
S390_OPERAND_GPR	include/opcode/s390.h	127;"	d
S390_OPERAND_INDEX	include/opcode/s390.h	148;"	d
S390_OPERAND_LENGTH	include/opcode/s390.h	158;"	d
S390_OPERAND_OR1	include/opcode/s390.h	169;"	d
S390_OPERAND_OR2	include/opcode/s390.h	170;"	d
S390_OPERAND_OR8	include/opcode/s390.h	171;"	d
S390_OPERAND_PCREL	include/opcode/s390.h	152;"	d
S390_OPERAND_REG_PAIR	include/opcode/s390.h	161;"	d
S390_OPERAND_SIGNED	include/opcode/s390.h	155;"	d
S390_OPERAND_VR	include/opcode/s390.h	165;"	d
S390_ORIG_R2_REGNUM	gdb/s390-tdep.h	236;"	d
S390_PSWA_OFFSET	gdb/s390-linux-nat.c	97;"	d	file:
S390_PSWA_REGNUM	gdb/s390-tdep.h	164;"	d
S390_PSWM_OFFSET	gdb/s390-linux-nat.c	96;"	d	file:
S390_PSWM_REGNUM	gdb/s390-tdep.h	163;"	d
S390_R0_REGNUM	gdb/s390-tdep.h	166;"	d
S390_R0_UPPER_REGNUM	gdb/s390-tdep.h	219;"	d
S390_R10_REGNUM	gdb/s390-tdep.h	176;"	d
S390_R10_UPPER_REGNUM	gdb/s390-tdep.h	229;"	d
S390_R11_REGNUM	gdb/s390-tdep.h	177;"	d
S390_R11_UPPER_REGNUM	gdb/s390-tdep.h	230;"	d
S390_R12_REGNUM	gdb/s390-tdep.h	178;"	d
S390_R12_UPPER_REGNUM	gdb/s390-tdep.h	231;"	d
S390_R13_REGNUM	gdb/s390-tdep.h	179;"	d
S390_R13_UPPER_REGNUM	gdb/s390-tdep.h	232;"	d
S390_R14_REGNUM	gdb/s390-tdep.h	180;"	d
S390_R14_UPPER_REGNUM	gdb/s390-tdep.h	233;"	d
S390_R15_REGNUM	gdb/s390-tdep.h	181;"	d
S390_R15_UPPER_REGNUM	gdb/s390-tdep.h	234;"	d
S390_R1_REGNUM	gdb/s390-tdep.h	167;"	d
S390_R1_UPPER_REGNUM	gdb/s390-tdep.h	220;"	d
S390_R2_REGNUM	gdb/s390-tdep.h	168;"	d
S390_R2_UPPER_REGNUM	gdb/s390-tdep.h	221;"	d
S390_R3_REGNUM	gdb/s390-tdep.h	169;"	d
S390_R3_UPPER_REGNUM	gdb/s390-tdep.h	222;"	d
S390_R4_REGNUM	gdb/s390-tdep.h	170;"	d
S390_R4_UPPER_REGNUM	gdb/s390-tdep.h	223;"	d
S390_R5_REGNUM	gdb/s390-tdep.h	171;"	d
S390_R5_UPPER_REGNUM	gdb/s390-tdep.h	224;"	d
S390_R6_REGNUM	gdb/s390-tdep.h	172;"	d
S390_R6_UPPER_REGNUM	gdb/s390-tdep.h	225;"	d
S390_R7_REGNUM	gdb/s390-tdep.h	173;"	d
S390_R7_UPPER_REGNUM	gdb/s390-tdep.h	226;"	d
S390_R8_REGNUM	gdb/s390-tdep.h	174;"	d
S390_R8_UPPER_REGNUM	gdb/s390-tdep.h	227;"	d
S390_R9_REGNUM	gdb/s390-tdep.h	175;"	d
S390_R9_UPPER_REGNUM	gdb/s390-tdep.h	228;"	d
S390_RETADDR_REGNUM	gdb/s390-tdep.h	309;"	d
S390_SP_REGNUM	gdb/s390-tdep.h	308;"	d
S390_SYSTEM_CALL_REGNUM	gdb/s390-tdep.h	238;"	d
S390_TDB_ABORT_CODE_REGNUM	gdb/s390-tdep.h	241;"	d
S390_TDB_ATIA_REGNUM	gdb/s390-tdep.h	243;"	d
S390_TDB_CONFLICT_TOKEN_REGNUM	gdb/s390-tdep.h	242;"	d
S390_TDB_DWORD0_REGNUM	gdb/s390-tdep.h	240;"	d
S390_TDB_R0_REGNUM	gdb/s390-tdep.h	244;"	d
S390_TDB_R10_REGNUM	gdb/s390-tdep.h	254;"	d
S390_TDB_R11_REGNUM	gdb/s390-tdep.h	255;"	d
S390_TDB_R12_REGNUM	gdb/s390-tdep.h	256;"	d
S390_TDB_R13_REGNUM	gdb/s390-tdep.h	257;"	d
S390_TDB_R14_REGNUM	gdb/s390-tdep.h	258;"	d
S390_TDB_R15_REGNUM	gdb/s390-tdep.h	259;"	d
S390_TDB_R1_REGNUM	gdb/s390-tdep.h	245;"	d
S390_TDB_R2_REGNUM	gdb/s390-tdep.h	246;"	d
S390_TDB_R3_REGNUM	gdb/s390-tdep.h	247;"	d
S390_TDB_R4_REGNUM	gdb/s390-tdep.h	248;"	d
S390_TDB_R5_REGNUM	gdb/s390-tdep.h	249;"	d
S390_TDB_R6_REGNUM	gdb/s390-tdep.h	250;"	d
S390_TDB_R7_REGNUM	gdb/s390-tdep.h	251;"	d
S390_TDB_R8_REGNUM	gdb/s390-tdep.h	252;"	d
S390_TDB_R9_REGNUM	gdb/s390-tdep.h	253;"	d
S390_TDEP_H	gdb/s390-tdep.h	21;"	d
S390_TDESC_32	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_32,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_32V1	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_32V1,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_32V2	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_32V2,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_64	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_64,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_64V1	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_64V1,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_64V2	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_64V2,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_GS	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_GS,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_TE	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_TE,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_TEVX	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_TEVX,$/;"	e	enum:s390_linux_tdesc
S390_TDESC_VX	gdb/gdbserver/linux-s390-tdesc.h	/^  S390_TDESC_VX,$/;"	e	enum:s390_linux_tdesc
S390_V0_LOWER_REGNUM	gdb/s390-tdep.h	261;"	d
S390_V10_LOWER_REGNUM	gdb/s390-tdep.h	271;"	d
S390_V11_LOWER_REGNUM	gdb/s390-tdep.h	272;"	d
S390_V12_LOWER_REGNUM	gdb/s390-tdep.h	273;"	d
S390_V13_LOWER_REGNUM	gdb/s390-tdep.h	274;"	d
S390_V14_LOWER_REGNUM	gdb/s390-tdep.h	275;"	d
S390_V15_LOWER_REGNUM	gdb/s390-tdep.h	276;"	d
S390_V16_REGNUM	gdb/s390-tdep.h	277;"	d
S390_V17_REGNUM	gdb/s390-tdep.h	278;"	d
S390_V18_REGNUM	gdb/s390-tdep.h	279;"	d
S390_V19_REGNUM	gdb/s390-tdep.h	280;"	d
S390_V1_LOWER_REGNUM	gdb/s390-tdep.h	262;"	d
S390_V20_REGNUM	gdb/s390-tdep.h	281;"	d
S390_V21_REGNUM	gdb/s390-tdep.h	282;"	d
S390_V22_REGNUM	gdb/s390-tdep.h	283;"	d
S390_V23_REGNUM	gdb/s390-tdep.h	284;"	d
S390_V24_REGNUM	gdb/s390-tdep.h	285;"	d
S390_V25_REGNUM	gdb/s390-tdep.h	286;"	d
S390_V26_REGNUM	gdb/s390-tdep.h	287;"	d
S390_V27_REGNUM	gdb/s390-tdep.h	288;"	d
S390_V28_REGNUM	gdb/s390-tdep.h	289;"	d
S390_V29_REGNUM	gdb/s390-tdep.h	290;"	d
S390_V2_LOWER_REGNUM	gdb/s390-tdep.h	263;"	d
S390_V30_REGNUM	gdb/s390-tdep.h	291;"	d
S390_V31_REGNUM	gdb/s390-tdep.h	292;"	d
S390_V3_LOWER_REGNUM	gdb/s390-tdep.h	264;"	d
S390_V4_LOWER_REGNUM	gdb/s390-tdep.h	265;"	d
S390_V5_LOWER_REGNUM	gdb/s390-tdep.h	266;"	d
S390_V6_LOWER_REGNUM	gdb/s390-tdep.h	267;"	d
S390_V7_LOWER_REGNUM	gdb/s390-tdep.h	268;"	d
S390_V8_LOWER_REGNUM	gdb/s390-tdep.h	269;"	d
S390_V9_LOWER_REGNUM	gdb/s390-tdep.h	270;"	d
S390_VECTOR_ABI_128	gdb/s390-tdep.h	/^  S390_VECTOR_ABI_128$/;"	e	enum:s390_vector_abi_kind
S390_VECTOR_ABI_NONE	gdb/s390-tdep.h	/^  S390_VECTOR_ABI_NONE,$/;"	e	enum:s390_vector_abi_kind
S3_REGNUM	gdb/cris-tdep.c	/^  S3_REGNUM = 36,$/;"	e	enum:cris_regnums	file:
S41	gdb/testsuite/gdb.cp/nested-types.cc	/^  struct S41 {$/;"	s	struct:S10	file:
S42	gdb/testsuite/gdb.cp/nested-types.cc	/^    struct S42 {$/;"	s	struct:S10::S41	file:
S43	gdb/testsuite/gdb.cp/nested-types.cc	/^      struct S43 {$/;"	s	struct:S10::S41::S42	file:
S44	gdb/testsuite/gdb.cp/nested-types.cc	/^        struct S44 {$/;"	s	struct:S10::S41::S42::S43	file:
S45	gdb/testsuite/gdb.cp/nested-types.cc	/^          struct S45 {$/;"	s	struct:S10::S41::S42::S43::S44	file:
S46	gdb/testsuite/gdb.cp/nested-types.cc	/^            struct S46 {$/;"	s	struct:S10::S41::S42::S43::S44::S45	file:
S47	gdb/testsuite/gdb.cp/nested-types.cc	/^              struct S47 {$/;"	s	struct:S10::S41::S42::S43::S44::S45::S46	file:
S48	gdb/testsuite/gdb.cp/nested-types.cc	/^                struct S48 {$/;"	s	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
S49	gdb/testsuite/gdb.cp/nested-types.cc	/^                  struct S49 {$/;"	s	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
S4_REGNUM	gdb/cris-tdep.c	/^  S4_REGNUM = 37,$/;"	e	enum:cris_regnums	file:
S51	gdb/testsuite/gdb.cp/nested-types.cc	/^  struct S51 {$/;"	s	struct:S10	file:
S52	gdb/testsuite/gdb.cp/nested-types.cc	/^    struct S52 {$/;"	s	struct:S10::S51	file:
S53	gdb/testsuite/gdb.cp/nested-types.cc	/^      struct S53 {$/;"	s	struct:S10::S51::S52	file:
S54	gdb/testsuite/gdb.cp/nested-types.cc	/^        struct S54 {$/;"	s	struct:S10::S51::S52::S53	file:
S55	gdb/testsuite/gdb.cp/nested-types.cc	/^          struct S55 {$/;"	s	struct:S10::S51::S52::S53::S54	file:
S56	gdb/testsuite/gdb.cp/nested-types.cc	/^            struct S56 {$/;"	s	struct:S10::S51::S52::S53::S54::S55	file:
S57	gdb/testsuite/gdb.cp/nested-types.cc	/^              struct S57 {$/;"	s	struct:S10::S51::S52::S53::S54::S55::S56	file:
S58	gdb/testsuite/gdb.cp/nested-types.cc	/^                struct S58 {$/;"	s	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
S59	gdb/testsuite/gdb.cp/nested-types.cc	/^                  struct S59 {$/;"	s	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
S5_REGNUM	gdb/cris-tdep.c	/^  S5_REGNUM = 38,$/;"	e	enum:cris_regnums	file:
S6_REGNUM	gdb/cris-tdep.c	/^  S6_REGNUM = 39,$/;"	e	enum:cris_regnums	file:
S7_REGNUM	gdb/cris-tdep.c	/^  S7_REGNUM = 40,$/;"	e	enum:cris_regnums	file:
S8_REGNUM	gdb/cris-tdep.c	/^  S8_REGNUM = 41,$/;"	e	enum:cris_regnums	file:
S9_REGNUM	gdb/cris-tdep.c	/^  S9_REGNUM = 42,$/;"	e	enum:cris_regnums	file:
SA	bfd/peXXigen.c	671;"	d	file:
SA	opcodes/msp430-decode.c	91;"	d	file:
SA	sim/microblaze/microblaze.h	34;"	d
SAA	sim/testsuite/sim/bfin/disalnexcpt_implicit.S	/^#define SAA(n) \\$/;"	d
SADDR	opcodes/rl78-decode.c	168;"	d	file:
SAE	opcodes/i386-opc.h	/^  SAE,$/;"	e	enum:__anon67
SAFER_ALLOCA	gdb/gnulib/import/openat-priv.h	37;"	d
SAFER_ALLOCA_MAX	gdb/gnulib/import/openat-priv.h	35;"	d
SAFE_CTYPE_H	include/safe-ctype.h	36;"	d
SALPY_REQUIRE_VALID	gdb/python/py-symtab.c	78;"	d	file:
SAME_INODE	gdb/gnulib/import/same-inode.h	22;"	d
SAME_INODE	gdb/gnulib/import/same-inode.h	28;"	d
SAME_INODE_H	gdb/gnulib/import/same-inode.h	19;"	d
SANE_LIBRARY_HANDLING	gdb/gnulib/import/msvc-inval.h	57;"	d
SARMAG	include/aout/ar.h	32;"	d
SAT	include/opcode/tic6x-insn-formats.h	23;"	d
SAT	include/opcode/tic6x-insn-formats.h	616;"	d
SAT16	sim/v850/sim-main.h	680;"	d
SAT32	sim/v850/sim-main.h	698;"	d
SAVE	sim/erc32/exec.c	177;"	d	file:
SAVE_1	sim/v850/sim-main.h	86;"	d
SAVE_2	sim/v850/sim-main.h	98;"	d
SAVE_CWD_H	gdb/gnulib/import/save-cwd.h	22;"	d
SAVE_ERRCODE	gdb/stubs/i386-stub.c	198;"	d	file:
SAVE_FP_REGS	gdb/stubs/m68k-stub.c	217;"	d	file:
SAVE_FP_REGS	gdb/stubs/m68k-stub.c	231;"	d	file:
SAVE_LAST	opcodes/i386-dis.c	13990;"	d	file:
SAVE_REGISTERS1	gdb/stubs/i386-stub.c	181;"	d	file:
SAVE_REGISTERS2	gdb/stubs/i386-stub.c	201;"	d	file:
SAVE_REST_FLAGS	gdb/xtensa-tdep.c	781;"	d	file:
SAVE_REST_VALID	gdb/xtensa-tdep.c	785;"	d	file:
SA_RESTART	readline/signals.c	78;"	d	file:
SB	include/opcode/h8300.h	/^  SB =	 0,$/;"	e	enum:h8_size
SB	opcodes/rl78-decode.c	133;"	d	file:
SB	sim/cr16/cr16_sim.h	388;"	d
SB	sim/d10v/d10v_sim.h	448;"	d
SB1	opcodes/mips-opc.c	320;"	d	file:
SBFM	gdb/arch/aarch64-insn.h	/^  SBFM            = 0x13000000,$/;"	e	enum:aarch64_opcodes
SBGR_REG	sim/mips/dv-tx3904sio.c	/^  SBGR_REG = 5,$/;"	e	enum:__anon838	file:
SBGR_SET_BYTE	sim/mips/dv-tx3904sio.c	182;"	d	file:
SBGR_WR_MASK	sim/mips/dv-tx3904sio.c	181;"	d	file:
SBIT	include/opcode/tic54x.h	111;"	d
SBIT	sim/arm/armemu.h	52;"	d
SBIT	sim/sh/interp.c	129;"	d	file:
SBM	opcodes/cr16-dis.c	37;"	d	file:
SBM	opcodes/crx-dis.c	38;"	d	file:
SBOP	include/opcode/dlx.h	114;"	d
SBR	include/opcode/h8300.h	/^  SBR = 	0x4700,$/;"	e	enum:h8_flags
SBR_REGNUM	sim/h8300/sim-main.h	/^  SBR_REGNUM =  16,$/;"	e	enum:h8_regnum
SB_ARITHMETIC	opcodes/s12z-dis.c	/^    SB_ARITHMETIC,$/;"	e	enum:SB_TYPE	file:
SB_DIR	opcodes/s12z-dis.c	/^enum SB_DIR$/;"	g	file:
SB_LEFT	opcodes/s12z-dis.c	/^    SB_LEFT,$/;"	e	enum:SB_DIR	file:
SB_LOGICAL	opcodes/s12z-dis.c	/^    SB_LOGICAL$/;"	e	enum:SB_TYPE	file:
SB_MODE	opcodes/s12z-dis.c	/^enum SB_MODE$/;"	g	file:
SB_OPR_N	opcodes/s12z-dis.c	/^    SB_OPR_N$/;"	e	enum:SB_MODE	file:
SB_REG_OPR_EFF	opcodes/s12z-dis.c	/^    SB_REG_OPR_EFF,$/;"	e	enum:SB_MODE	file:
SB_REG_OPR_OPR	opcodes/s12z-dis.c	/^    SB_REG_OPR_OPR,$/;"	e	enum:SB_MODE	file:
SB_REG_REG_N	opcodes/s12z-dis.c	/^    SB_REG_REG_N,$/;"	e	enum:SB_MODE	file:
SB_REG_REG_N_EFF	opcodes/s12z-dis.c	/^    SB_REG_REG_N_EFF,$/;"	e	enum:SB_MODE	file:
SB_RIGHT	opcodes/s12z-dis.c	/^    SB_RIGHT$/;"	e	enum:SB_DIR	file:
SB_ROT	opcodes/s12z-dis.c	/^    SB_ROT,$/;"	e	enum:SB_MODE	file:
SB_TYPE	opcodes/s12z-dis.c	/^enum SB_TYPE$/;"	g	file:
SC	opcodes/msp430-decode.c	88;"	d	file:
SC	opcodes/ppc-opc.c	2871;"	d	file:
SC	opcodes/rl78-decode.c	126;"	d	file:
SC	opcodes/rx-decode.c	119;"	d	file:
SC0CTR	sim/mn10300/dv-mn103ser.c	/^    SC0CTR,$/;"	e	enum:serial_register_types	file:
SC0ICR	sim/mn10300/dv-mn103ser.c	/^    SC0ICR,$/;"	e	enum:serial_register_types	file:
SC0RXB	sim/mn10300/dv-mn103ser.c	/^    SC0RXB,$/;"	e	enum:serial_register_types	file:
SC0STR	sim/mn10300/dv-mn103ser.c	/^    SC0STR,$/;"	e	enum:serial_register_types	file:
SC0TXB	sim/mn10300/dv-mn103ser.c	/^    SC0TXB,$/;"	e	enum:serial_register_types	file:
SC1CTR	sim/mn10300/dv-mn103ser.c	/^    SC1CTR,$/;"	e	enum:serial_register_types	file:
SC1ICR	sim/mn10300/dv-mn103ser.c	/^    SC1ICR,$/;"	e	enum:serial_register_types	file:
SC1RXB	sim/mn10300/dv-mn103ser.c	/^    SC1RXB,$/;"	e	enum:serial_register_types	file:
SC1STR	sim/mn10300/dv-mn103ser.c	/^    SC1STR,$/;"	e	enum:serial_register_types	file:
SC1TXB	sim/mn10300/dv-mn103ser.c	/^    SC1TXB,$/;"	e	enum:serial_register_types	file:
SC2CTR	sim/mn10300/dv-mn103ser.c	/^    SC2CTR,$/;"	e	enum:serial_register_types	file:
SC2ICR	sim/mn10300/dv-mn103ser.c	/^    SC2ICR,$/;"	e	enum:serial_register_types	file:
SC2RXB	sim/mn10300/dv-mn103ser.c	/^    SC2RXB,$/;"	e	enum:serial_register_types	file:
SC2STR	sim/mn10300/dv-mn103ser.c	/^    SC2STR,$/;"	e	enum:serial_register_types	file:
SC2TIM	sim/mn10300/dv-mn103ser.c	/^    SC2TIM,$/;"	e	enum:serial_register_types	file:
SC2TXB	sim/mn10300/dv-mn103ser.c	/^    SC2TXB,$/;"	e	enum:serial_register_types	file:
SCACHE	sim/common/cgen-defs.h	/^typedef struct scache SCACHE;$/;"	t	typeref:struct:scache
SCACHE_DEFAULT_CACHE_SIZE	sim/common/cgen-scache.c	41;"	d	file:
SCACHE_DEFAULT_CACHE_SIZE	sim/common/cgen-scache.c	43;"	d	file:
SCACHE_DEFINE_INLINE	sim/common/cgen-scache.c	20;"	d	file:
SCACHE_HASH_PC	sim/common/cgen-scache.h	103;"	d
SCACHE_HASH_RATIO	sim/common/cgen-scache.c	84;"	d	file:
SCACHE_MAP	sim/common/cgen-scache.h	/^} SCACHE_MAP;$/;"	t	typeref:struct:__anon609
SCALE	opcodes/rx-decode.c	/^static int SCALE[] = { 1, 2, 4, 0 };$/;"	v	file:
SCALE	sim/aarch64/simulator.c	512;"	d	file:
SCALEBMAX	libdecnumber/decBasic.c	3353;"	d	file:
SCAN	sim/erc32/exec.c	169;"	d	file:
SCD_OPCODE	gdb/mips-tdep.c	3878;"	d	file:
SCHAR_MAX	gdb/gnulib/import/intprops.h	/^verify (TYPE_MAXIMUM (signed char) == SCHAR_MAX);$/;"	v
SCHAR_MIN	gdb/gnulib/import/intprops.h	/^verify (TYPE_MINIMUM (signed char) == SCHAR_MIN);$/;"	v
SCHAR_WIDTH	gdb/gnulib/import/limits.in.h	50;"	d
SCI8	opcodes/ppc-opc.c	2882;"	d	file:
SCI8BF	opcodes/ppc-opc.c	2886;"	d	file:
SCI8BF_MASK	opcodes/ppc-opc.c	2890;"	d	file:
SCI8_MASK	opcodes/ppc-opc.c	2883;"	d	file:
SCI_CKE0	gdb/stubs/sh-stub.c	1384;"	d	file:
SCI_CKE1	gdb/stubs/sh-stub.c	1383;"	d	file:
SCI_FER	gdb/stubs/sh-stub.c	1392;"	d	file:
SCI_MPB	gdb/stubs/sh-stub.c	1395;"	d	file:
SCI_MPBT	gdb/stubs/sh-stub.c	1396;"	d	file:
SCI_MPIE	gdb/stubs/sh-stub.c	1381;"	d	file:
SCI_ORER	gdb/stubs/sh-stub.c	1391;"	d	file:
SCI_PER	gdb/stubs/sh-stub.c	1393;"	d	file:
SCI_RDRF	gdb/stubs/sh-stub.c	1390;"	d	file:
SCI_RDRF	sim/sh/interp.c	741;"	d	file:
SCI_RE	gdb/stubs/sh-stub.c	1380;"	d	file:
SCI_RIE	gdb/stubs/sh-stub.c	1378;"	d	file:
SCI_TDRE	gdb/stubs/sh-stub.c	1389;"	d	file:
SCI_TDRE	sim/sh/interp.c	742;"	d	file:
SCI_TE	gdb/stubs/sh-stub.c	1379;"	d	file:
SCI_TEIE	gdb/stubs/sh-stub.c	1382;"	d	file:
SCI_TEND	gdb/stubs/sh-stub.c	1394;"	d	file:
SCI_TIE	gdb/stubs/sh-stub.c	1377;"	d	file:
SCLSCI8	opcodes/ppc-opc.c	2234;"	d	file:
SCLSCI8N	opcodes/ppc-opc.c	2239;"	d	file:
SCLSEN	sim/bfin/dv-bfin_twi.h	32;"	d
SCM_ARG1	gdb/guile/lib/gdb/support.scm	/^(define-public SCM_ARG1 1)$/;"	f
SCM_ARG2	gdb/guile/lib/gdb/support.scm	/^(define-public SCM_ARG2 2)$/;"	f
SCNHDR	bfd/rs6000-core.c	56;"	d	file:
SCNHDR	include/coff/alpha.h	91;"	d
SCNHDR	include/coff/external.h	92;"	d
SCNHDR	include/coff/rs6000.h	96;"	d
SCNHDR	include/coff/rs6k64.h	92;"	d
SCNHDR	include/coff/ti.h	214;"	d
SCNHDR	include/coff/tic80.h	77;"	d
SCNHDR_V01	include/coff/ti.h	213;"	d
SCNHSZ	include/coff/alpha.h	92;"	d
SCNHSZ	include/coff/external.h	93;"	d
SCNHSZ	include/coff/rs6000.h	97;"	d
SCNHSZ	include/coff/rs6k64.h	94;"	d
SCNHSZ	include/coff/ti.h	216;"	d
SCNHSZ	include/coff/tic80.h	78;"	d
SCNHSZ32	libiberty/simple-object-xcoff.c	119;"	d	file:
SCNHSZ64	libiberty/simple-object-xcoff.c	120;"	d	file:
SCNHSZ_V01	include/coff/ti.h	215;"	d
SCNNMLEN	include/coff/internal.h	392;"	d
SCNNMLEN	libiberty/simple-object-coff.c	84;"	d	file:
SCNNMLEN	libiberty/simple-object-xcoff.c	124;"	d	file:
SCNd16	gdb/gnulib/import/inttypes.in.h	621;"	d
SCNd16	gdb/gnulib/import/inttypes.in.h	623;"	d
SCNd32	gdb/gnulib/import/inttypes.in.h	651;"	d
SCNd32	gdb/gnulib/import/inttypes.in.h	653;"	d
SCNd64	gdb/gnulib/import/inttypes.in.h	689;"	d
SCNd64	gdb/gnulib/import/inttypes.in.h	690;"	d
SCNd8	gdb/gnulib/import/inttypes.in.h	591;"	d
SCNd8	gdb/gnulib/import/inttypes.in.h	593;"	d
SCNdFAST16	gdb/gnulib/import/inttypes.in.h	865;"	d
SCNdFAST16	gdb/gnulib/import/inttypes.in.h	867;"	d
SCNdFAST32	gdb/gnulib/import/inttypes.in.h	915;"	d
SCNdFAST32	gdb/gnulib/import/inttypes.in.h	917;"	d
SCNdFAST64	gdb/gnulib/import/inttypes.in.h	956;"	d
SCNdFAST64	gdb/gnulib/import/inttypes.in.h	957;"	d
SCNdFAST8	gdb/gnulib/import/inttypes.in.h	805;"	d
SCNdFAST8	gdb/gnulib/import/inttypes.in.h	807;"	d
SCNdLEAST16	gdb/gnulib/import/inttypes.in.h	740;"	d
SCNdLEAST16	gdb/gnulib/import/inttypes.in.h	741;"	d
SCNdLEAST32	gdb/gnulib/import/inttypes.in.h	760;"	d
SCNdLEAST32	gdb/gnulib/import/inttypes.in.h	761;"	d
SCNdLEAST64	gdb/gnulib/import/inttypes.in.h	781;"	d
SCNdLEAST64	gdb/gnulib/import/inttypes.in.h	782;"	d
SCNdLEAST8	gdb/gnulib/import/inttypes.in.h	720;"	d
SCNdLEAST8	gdb/gnulib/import/inttypes.in.h	721;"	d
SCNdMAX	gdb/gnulib/import/inttypes.in.h	980;"	d
SCNdMAX	gdb/gnulib/import/inttypes.in.h	982;"	d
SCNdPTR	gdb/gnulib/import/inttypes.in.h	1021;"	d
SCNdPTR	gdb/gnulib/import/inttypes.in.h	1023;"	d
SCNi16	gdb/gnulib/import/inttypes.in.h	627;"	d
SCNi16	gdb/gnulib/import/inttypes.in.h	629;"	d
SCNi32	gdb/gnulib/import/inttypes.in.h	657;"	d
SCNi32	gdb/gnulib/import/inttypes.in.h	659;"	d
SCNi64	gdb/gnulib/import/inttypes.in.h	693;"	d
SCNi64	gdb/gnulib/import/inttypes.in.h	694;"	d
SCNi8	gdb/gnulib/import/inttypes.in.h	597;"	d
SCNi8	gdb/gnulib/import/inttypes.in.h	599;"	d
SCNiFAST16	gdb/gnulib/import/inttypes.in.h	875;"	d
SCNiFAST16	gdb/gnulib/import/inttypes.in.h	877;"	d
SCNiFAST32	gdb/gnulib/import/inttypes.in.h	923;"	d
SCNiFAST32	gdb/gnulib/import/inttypes.in.h	925;"	d
SCNiFAST64	gdb/gnulib/import/inttypes.in.h	960;"	d
SCNiFAST64	gdb/gnulib/import/inttypes.in.h	961;"	d
SCNiFAST8	gdb/gnulib/import/inttypes.in.h	817;"	d
SCNiFAST8	gdb/gnulib/import/inttypes.in.h	819;"	d
SCNiLEAST16	gdb/gnulib/import/inttypes.in.h	744;"	d
SCNiLEAST16	gdb/gnulib/import/inttypes.in.h	745;"	d
SCNiLEAST32	gdb/gnulib/import/inttypes.in.h	764;"	d
SCNiLEAST32	gdb/gnulib/import/inttypes.in.h	765;"	d
SCNiLEAST64	gdb/gnulib/import/inttypes.in.h	785;"	d
SCNiLEAST64	gdb/gnulib/import/inttypes.in.h	786;"	d
SCNiLEAST8	gdb/gnulib/import/inttypes.in.h	724;"	d
SCNiLEAST8	gdb/gnulib/import/inttypes.in.h	725;"	d
SCNiMAX	gdb/gnulib/import/inttypes.in.h	988;"	d
SCNiMAX	gdb/gnulib/import/inttypes.in.h	990;"	d
SCNiPTR	gdb/gnulib/import/inttypes.in.h	1027;"	d
SCNiPTR	gdb/gnulib/import/inttypes.in.h	1029;"	d
SCNo16	gdb/gnulib/import/inttypes.in.h	633;"	d
SCNo16	gdb/gnulib/import/inttypes.in.h	635;"	d
SCNo32	gdb/gnulib/import/inttypes.in.h	663;"	d
SCNo32	gdb/gnulib/import/inttypes.in.h	665;"	d
SCNo64	gdb/gnulib/import/inttypes.in.h	706;"	d
SCNo64	gdb/gnulib/import/inttypes.in.h	707;"	d
SCNo8	gdb/gnulib/import/inttypes.in.h	603;"	d
SCNo8	gdb/gnulib/import/inttypes.in.h	605;"	d
SCNoFAST16	gdb/gnulib/import/inttypes.in.h	885;"	d
SCNoFAST16	gdb/gnulib/import/inttypes.in.h	887;"	d
SCNoFAST32	gdb/gnulib/import/inttypes.in.h	931;"	d
SCNoFAST32	gdb/gnulib/import/inttypes.in.h	933;"	d
SCNoFAST64	gdb/gnulib/import/inttypes.in.h	966;"	d
SCNoFAST64	gdb/gnulib/import/inttypes.in.h	967;"	d
SCNoFAST8	gdb/gnulib/import/inttypes.in.h	829;"	d
SCNoFAST8	gdb/gnulib/import/inttypes.in.h	831;"	d
SCNoLEAST16	gdb/gnulib/import/inttypes.in.h	748;"	d
SCNoLEAST16	gdb/gnulib/import/inttypes.in.h	749;"	d
SCNoLEAST32	gdb/gnulib/import/inttypes.in.h	768;"	d
SCNoLEAST32	gdb/gnulib/import/inttypes.in.h	769;"	d
SCNoLEAST64	gdb/gnulib/import/inttypes.in.h	791;"	d
SCNoLEAST64	gdb/gnulib/import/inttypes.in.h	792;"	d
SCNoLEAST8	gdb/gnulib/import/inttypes.in.h	728;"	d
SCNoLEAST8	gdb/gnulib/import/inttypes.in.h	729;"	d
SCNoMAX	gdb/gnulib/import/inttypes.in.h	996;"	d
SCNoMAX	gdb/gnulib/import/inttypes.in.h	998;"	d
SCNoPTR	gdb/gnulib/import/inttypes.in.h	1033;"	d
SCNoPTR	gdb/gnulib/import/inttypes.in.h	1035;"	d
SCNu16	gdb/gnulib/import/inttypes.in.h	639;"	d
SCNu16	gdb/gnulib/import/inttypes.in.h	641;"	d
SCNu32	gdb/gnulib/import/inttypes.in.h	669;"	d
SCNu32	gdb/gnulib/import/inttypes.in.h	671;"	d
SCNu64	gdb/gnulib/import/inttypes.in.h	710;"	d
SCNu64	gdb/gnulib/import/inttypes.in.h	711;"	d
SCNu8	gdb/gnulib/import/inttypes.in.h	609;"	d
SCNu8	gdb/gnulib/import/inttypes.in.h	611;"	d
SCNuFAST16	gdb/gnulib/import/inttypes.in.h	895;"	d
SCNuFAST16	gdb/gnulib/import/inttypes.in.h	897;"	d
SCNuFAST32	gdb/gnulib/import/inttypes.in.h	939;"	d
SCNuFAST32	gdb/gnulib/import/inttypes.in.h	941;"	d
SCNuFAST64	gdb/gnulib/import/inttypes.in.h	970;"	d
SCNuFAST64	gdb/gnulib/import/inttypes.in.h	971;"	d
SCNuFAST8	gdb/gnulib/import/inttypes.in.h	841;"	d
SCNuFAST8	gdb/gnulib/import/inttypes.in.h	843;"	d
SCNuLEAST16	gdb/gnulib/import/inttypes.in.h	752;"	d
SCNuLEAST16	gdb/gnulib/import/inttypes.in.h	753;"	d
SCNuLEAST32	gdb/gnulib/import/inttypes.in.h	772;"	d
SCNuLEAST32	gdb/gnulib/import/inttypes.in.h	773;"	d
SCNuLEAST64	gdb/gnulib/import/inttypes.in.h	795;"	d
SCNuLEAST64	gdb/gnulib/import/inttypes.in.h	796;"	d
SCNuLEAST8	gdb/gnulib/import/inttypes.in.h	732;"	d
SCNuLEAST8	gdb/gnulib/import/inttypes.in.h	733;"	d
SCNuMAX	gdb/gnulib/import/inttypes.in.h	1004;"	d
SCNuMAX	gdb/gnulib/import/inttypes.in.h	1006;"	d
SCNuPTR	gdb/gnulib/import/inttypes.in.h	1039;"	d
SCNuPTR	gdb/gnulib/import/inttypes.in.h	1041;"	d
SCNx16	gdb/gnulib/import/inttypes.in.h	645;"	d
SCNx16	gdb/gnulib/import/inttypes.in.h	647;"	d
SCNx32	gdb/gnulib/import/inttypes.in.h	675;"	d
SCNx32	gdb/gnulib/import/inttypes.in.h	677;"	d
SCNx64	gdb/gnulib/import/inttypes.in.h	714;"	d
SCNx64	gdb/gnulib/import/inttypes.in.h	715;"	d
SCNx8	gdb/gnulib/import/inttypes.in.h	615;"	d
SCNx8	gdb/gnulib/import/inttypes.in.h	617;"	d
SCNxFAST16	gdb/gnulib/import/inttypes.in.h	905;"	d
SCNxFAST16	gdb/gnulib/import/inttypes.in.h	907;"	d
SCNxFAST32	gdb/gnulib/import/inttypes.in.h	947;"	d
SCNxFAST32	gdb/gnulib/import/inttypes.in.h	949;"	d
SCNxFAST64	gdb/gnulib/import/inttypes.in.h	974;"	d
SCNxFAST64	gdb/gnulib/import/inttypes.in.h	975;"	d
SCNxFAST8	gdb/gnulib/import/inttypes.in.h	853;"	d
SCNxFAST8	gdb/gnulib/import/inttypes.in.h	855;"	d
SCNxLEAST16	gdb/gnulib/import/inttypes.in.h	756;"	d
SCNxLEAST16	gdb/gnulib/import/inttypes.in.h	757;"	d
SCNxLEAST32	gdb/gnulib/import/inttypes.in.h	776;"	d
SCNxLEAST32	gdb/gnulib/import/inttypes.in.h	777;"	d
SCNxLEAST64	gdb/gnulib/import/inttypes.in.h	799;"	d
SCNxLEAST64	gdb/gnulib/import/inttypes.in.h	800;"	d
SCNxLEAST8	gdb/gnulib/import/inttypes.in.h	736;"	d
SCNxLEAST8	gdb/gnulib/import/inttypes.in.h	737;"	d
SCNxMAX	gdb/gnulib/import/inttypes.in.h	1012;"	d
SCNxMAX	gdb/gnulib/import/inttypes.in.h	1014;"	d
SCNxPTR	gdb/gnulib/import/inttypes.in.h	1045;"	d
SCNxPTR	gdb/gnulib/import/inttypes.in.h	1047;"	d
SCOMMON	include/coff/ecoff.h	109;"	d
SCOND_A	include/opcode/metag.h	/^  SCOND_A,$/;"	e	enum:scond_code
SCOND_EEQ	include/opcode/metag.h	/^  SCOND_EEQ,$/;"	e	enum:scond_code
SCOND_ELO	include/opcode/metag.h	/^  SCOND_ELO,$/;"	e	enum:scond_code
SCOND_HEQ	include/opcode/metag.h	/^  SCOND_HEQ,$/;"	e	enum:scond_code
SCOND_HGR	include/opcode/metag.h	/^  SCOND_HGR,$/;"	e	enum:scond_code
SCOND_HHS	include/opcode/metag.h	/^  SCOND_HHS,$/;"	e	enum:scond_code
SCOND_HLE	include/opcode/metag.h	/^  SCOND_HLE,$/;"	e	enum:scond_code
SCOND_HLO	include/opcode/metag.h	/^  SCOND_HLO,$/;"	e	enum:scond_code
SCOND_HNE	include/opcode/metag.h	/^  SCOND_HNE,$/;"	e	enum:scond_code
SCOND_LEQ	include/opcode/metag.h	/^  SCOND_LEQ,$/;"	e	enum:scond_code
SCOND_LGR	include/opcode/metag.h	/^  SCOND_LGR,$/;"	e	enum:scond_code
SCOND_LHS	include/opcode/metag.h	/^  SCOND_LHS,$/;"	e	enum:scond_code
SCOND_LLE	include/opcode/metag.h	/^  SCOND_LLE,$/;"	e	enum:scond_code
SCOND_LLO	include/opcode/metag.h	/^  SCOND_LLO,$/;"	e	enum:scond_code
SCOND_LNE	include/opcode/metag.h	/^  SCOND_LNE,$/;"	e	enum:scond_code
SCOND_NV	include/opcode/metag.h	/^  SCOND_NV,$/;"	e	enum:scond_code
SCOPED_FD_H	gdb/common/scoped_fd.h	21;"	d
SCOPED_MMAP_H	gdb/common/scoped_mmap.h	21;"	d
SCOPED_RESTORE_H	gdb/common/scoped_restore.h	21;"	d
SCOPE_ALL	opcodes/m68k-opc.c	243;"	d	file:
SCOPE_ALL	opcodes/m68k-opc.c	255;"	d	file:
SCOPE_LINE	opcodes/m68k-opc.c	241;"	d	file:
SCOPE_LINE	opcodes/m68k-opc.c	253;"	d	file:
SCOPE_PAGE	opcodes/m68k-opc.c	242;"	d	file:
SCOPE_PAGE	opcodes/m68k-opc.c	254;"	d	file:
SCOPE_STRING	libiberty/cplus-dem.c	342;"	d	file:
SCORE16_INSTLEN	gdb/score-tdep.h	48;"	d
SCORE3_NUM_REGS	gdb/score-tdep.h	43;"	d
SCORE7_LINUX_EPC_OFFSET	gdb/score-tdep.c	1416;"	d	file:
SCORE7_LINUX_SIZEOF_GREGSET	gdb/score-tdep.c	1417;"	d	file:
SCORE7_NUM_REGS	gdb/score-tdep.h	42;"	d
SCORE_A0_REGNUM	gdb/score-tdep.h	/^  SCORE_A0_REGNUM = 4,$/;"	e	enum:gdb_regnum
SCORE_A0_REGNUM	gdb/score-tdep.h	39;"	d
SCORE_A1_REGNUM	gdb/score-tdep.h	40;"	d
SCORE_AL_REGNUM	gdb/score-tdep.h	/^  SCORE_AL_REGNUM = 7,$/;"	e	enum:gdb_regnum
SCORE_BEGIN_ARG_REGNUM	gdb/score-tdep.h	44;"	d
SCORE_DATA_DEPENDENCY_H	include/opcode/score-datadep.h	26;"	d
SCORE_ELF_ADD_DYNAMIC_ENTRY	bfd/elf32-score.c	178;"	d	file:
SCORE_ELF_ADD_DYNAMIC_ENTRY	bfd/elf32-score7.c	175;"	d	file:
SCORE_ELF_DYN_SIZE	bfd/elf32-score.c	182;"	d	file:
SCORE_ELF_DYN_SIZE	bfd/elf32-score7.c	179;"	d	file:
SCORE_ELF_GOT_MAX_SIZE	bfd/elf32-score.c	165;"	d	file:
SCORE_ELF_GOT_MAX_SIZE	bfd/elf32-score7.c	162;"	d	file:
SCORE_ELF_GOT_SIZE	bfd/elf32-score.c	175;"	d	file:
SCORE_ELF_GOT_SIZE	bfd/elf32-score7.c	172;"	d	file:
SCORE_ELF_LOG_FILE_ALIGN	bfd/elf32-score.c	190;"	d	file:
SCORE_ELF_LOG_FILE_ALIGN	bfd/elf32-score7.c	187;"	d	file:
SCORE_ELF_REL_SIZE	bfd/elf32-score.c	186;"	d	file:
SCORE_ELF_REL_SIZE	bfd/elf32-score7.c	183;"	d	file:
SCORE_ELF_STUB_SECTION_NAME	bfd/elf32-score.c	167;"	d	file:
SCORE_ELF_STUB_SECTION_NAME	bfd/elf32-score7.c	164;"	d	file:
SCORE_ELF_SYM_SIZE	bfd/elf32-score.c	147;"	d	file:
SCORE_ELF_SYM_SIZE	bfd/elf32-score7.c	143;"	d	file:
SCORE_EPC_REGNUM	gdb/score-tdep.h	/^  SCORE_EPC_REGNUM = 37,$/;"	e	enum:gdb_regnum
SCORE_FP_REGNUM	gdb/score-tdep.h	/^  SCORE_FP_REGNUM = 2,$/;"	e	enum:gdb_regnum
SCORE_FUNCTION_STUB_SIZE	bfd/elf32-score.c	168;"	d	file:
SCORE_FUNCTION_STUB_SIZE	bfd/elf32-score7.c	165;"	d	file:
SCORE_INSTLEN	gdb/score-tdep.h	47;"	d
SCORE_INST_H	include/opcode/score-inst.h	26;"	d
SCORE_LAST_ARG_REGNUM	gdb/score-tdep.h	45;"	d
SCORE_PC_REGNUM	gdb/score-tdep.h	/^  SCORE_PC_REGNUM = 49,$/;"	e	enum:gdb_regnum
SCORE_RA_REGNUM	gdb/score-tdep.h	/^  SCORE_RA_REGNUM = 3,$/;"	e	enum:gdb_regnum
SCORE_READONLY_SECTION	bfd/elf32-score.c	2913;"	d	file:
SCORE_READONLY_SECTION	bfd/elf32-score7.c	2718;"	d	file:
SCORE_REGSIZE	gdb/score-tdep.h	41;"	d
SCORE_RESERVED_GOTNO	bfd/elf32-score.c	159;"	d	file:
SCORE_RESERVED_GOTNO	bfd/elf32-score7.c	155;"	d	file:
SCORE_SIMULATOR_ACTIVE	include/elf/score.h	30;"	d
SCORE_SP_REGNUM	gdb/score-tdep.h	/^  SCORE_SP_REGNUM = 0,$/;"	e	enum:gdb_regnum
SCORE_TDEP_H	gdb/score-tdep.h	25;"	d
SCR0	gdb/stubs/sh-stub.c	1348;"	d	file:
SCR1	gdb/stubs/sh-stub.c	1355;"	d	file:
SCR1	sim/sh/interp.c	736;"	d	file:
SCRATCH_BUFFER_NPAGES	gdb/gdbserver/tracepoint.c	7429;"	d	file:
SCRATCH_SRAM_BASE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define SCRATCH_SRAM_BASE 	 SR_BASE + 0x300000$/;"	d
SCRATCH_SRAM_SIZE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define SCRATCH_SRAM_SIZE 	0x1000$/;"	d
SCROLL_THRESHOLD	gdb/tui/tui-winsource.h	77;"	d
SCTS	sim/bfin/dv-bfin_uart2.h	28;"	d
SCY	opcodes/rl78-decode.c	134;"	d	file:
SCYCLE	sim/arm/armemu.h	309;"	d
SC_CLASS_INSN	include/opcode/tic4x.h	716;"	d
SC_FP_OFFSET	gdb/i386-bsd-nat.c	299;"	d	file:
SC_IS_BSS	gdb/mdebugread.c	120;"	d	file:
SC_IS_COMMON	gdb/mdebugread.c	119;"	d	file:
SC_IS_DATA	gdb/mdebugread.c	114;"	d	file:
SC_IS_SBSS	gdb/mdebugread.c	121;"	d	file:
SC_IS_TEXT	gdb/mdebugread.c	110;"	d	file:
SC_IS_UNDEF	gdb/mdebugread.c	122;"	d	file:
SC_MASK	opcodes/ppc-opc.c	2875;"	d	file:
SC_OPCODE	gdb/mips-tdep.c	3877;"	d	file:
SC_PC_OFFSET	gdb/i386-bsd-nat.c	297;"	d	file:
SC_RBP_OFFSET	gdb/amd64-fbsd-nat.c	239;"	d	file:
SC_REG_OFFSET	gdb/amd64-fbsd-nat.c	231;"	d	file:
SC_REG_OFFSET	gdb/i386-bsd-nat.c	280;"	d	file:
SC_RIP_OFFSET	gdb/amd64-fbsd-nat.c	237;"	d	file:
SC_RSP_OFFSET	gdb/amd64-fbsd-nat.c	238;"	d	file:
SC_SP_OFFSET	gdb/i386-bsd-nat.c	298;"	d	file:
SD	opcodes/rx-decode.c	124;"	d	file:
SD	sim/mips/cp1.c	47;"	d	file:
SD	sim/mips/dv-tx3904cpu.c	147;"	d	file:
SD	sim/mips/dv-tx3904cpu.c	194;"	d	file:
SD	sim/mips/interp.c	68;"	d	file:
SD	sim/mips/m16run.c	26;"	d	file:
SD	sim/mips/mdmx.c	27;"	d	file:
SD	sim/mips/micromipsrun.c	37;"	d	file:
SD16	opcodes/m10200-opc.c	112;"	d	file:
SD16	opcodes/m10300-opc.c	162;"	d	file:
SD24	opcodes/m10300-opc.c	295;"	d	file:
SD2U	libdecnumber/decNumberLocal.h	266;"	d
SD4	opcodes/ppc-opc.c	2893;"	d	file:
SD4_MASK	opcodes/ppc-opc.c	2894;"	d	file:
SD8	opcodes/m10200-opc.c	108;"	d	file:
SD8	opcodes/m10300-opc.c	158;"	d	file:
SD8N	opcodes/m10300-opc.c	166;"	d	file:
SD8N_PCREL	opcodes/m10200-opc.c	116;"	d	file:
SD8N_PCREL	opcodes/m10300-opc.c	170;"	d	file:
SD8N_SHIFT8	opcodes/m10300-opc.c	174;"	d	file:
SDASEN	sim/bfin/dv-bfin_twi.h	31;"	d
SDA_SECTION_NUM	bfd/elf32-nds32.c	3086;"	d	file:
SDBT_VECTOR_START	sim/cr16/cr16_sim.h	408;"	d
SDBT_VECTOR_START	sim/d10v/d10v_sim.h	479;"	d
SDB_TYPE	gdb/coffread.c	76;"	d	file:
SDEC	bfd/cpu-ia64-opc.c	472;"	d	file:
SDICR_GET_ERIE	sim/mips/dv-tx3904sio.c	163;"	d	file:
SDICR_GET_RDIE	sim/mips/dv-tx3904sio.c	165;"	d	file:
SDICR_GET_SDMAE	sim/mips/dv-tx3904sio.c	162;"	d	file:
SDICR_GET_TDIE	sim/mips/dv-tx3904sio.c	164;"	d	file:
SDICR_REG	sim/mips/dv-tx3904sio.c	/^  SDICR_REG = 2,$/;"	e	enum:__anon838	file:
SDICR_SET_BYTE	sim/mips/dv-tx3904sio.c	161;"	d	file:
SDICR_WR_MASK	sim/mips/dv-tx3904sio.c	160;"	d	file:
SDISR_CLEAR_FLAG_BYTE	sim/mips/dv-tx3904sio.c	169;"	d	file:
SDISR_GET_RDIS	sim/mips/dv-tx3904sio.c	172;"	d	file:
SDISR_GET_TDIS	sim/mips/dv-tx3904sio.c	170;"	d	file:
SDISR_REG	sim/mips/dv-tx3904sio.c	/^  SDISR_REG = 3,$/;"	e	enum:__anon838	file:
SDISR_SET_BYTE	sim/mips/dv-tx3904sio.c	168;"	d	file:
SDISR_SET_RDIS	sim/mips/dv-tx3904sio.c	173;"	d	file:
SDISR_SET_TDIS	sim/mips/dv-tx3904sio.c	171;"	d	file:
SDISR_WR_MASK	sim/mips/dv-tx3904sio.c	167;"	d	file:
SDIV	sim/erc32/exec.c	143;"	d	file:
SDIVCC	sim/erc32/exec.c	144;"	d	file:
SDL_ConvertBlitLineFrom	sim/bfin/gui.c	/^SDL_ConvertBlitLineFrom (const Uint8 *src, const SDL_PixelFormat * const format,$/;"	f	file:
SDR00	sim/rl78/mem.c	85;"	d	file:
SDT_REG_N	opcodes/sh-opc.h	/^    SDT_REG_N,$/;"	e	enum:__anon61
SE	opcodes/rl78-decode.c	132;"	d	file:
SEARCH	bfd/elf32-m68k.c	/^    SEARCH,$/;"	e	enum:elf_m68k_get_entry_howto	file:
SEARCH_CHUNK_SIZE	gdb/gdbserver/server.c	1134;"	d	file:
SEARCH_CHUNK_SIZE	gdb/target.c	2260;"	d	file:
SEARCH_NAME	gdb/symtab.h	/^  SEARCH_NAME,$/;"	m	class:symbol_name_match_type
SECONDS	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	118;"	d	file:
SECONDS	gdb/testsuite/gdb.threads/non-stop-fair-events.c	29;"	d	file:
SECTION_RELATIVE_ABSOLUTE_SYMBOL_P	include/coff/ti.h	522;"	d
SECTION_SCRIPT_ID_NEVER_USE	include/gdb/section-scripts.h	35;"	d
SECTION_SCRIPT_ID_PYTHON_FILE	include/gdb/section-scripts.h	38;"	d
SECTION_SCRIPT_ID_PYTHON_TEXT	include/gdb/section-scripts.h	51;"	d
SECTION_SCRIPT_ID_SCHEME_FILE	include/gdb/section-scripts.h	46;"	d
SECTION_SCRIPT_ID_SCHEME_TEXT	include/gdb/section-scripts.h	60;"	d
SECTION_SIZE	bfd/elf.c	6581;"	d	file:
SECTION_SIZE	bfd/elf.c	7184;"	d	file:
SECTSTAR	bfd/elf32-arc.c	1379;"	d	file:
SECTSTART	bfd/elf32-arc.c	1199;"	d	file:
SECTSTART	bfd/elf32-arc.c	1380;"	d	file:
SECT_OFF_BSS	gdb/objfiles.h	690;"	d
SECT_OFF_DATA	gdb/objfiles.h	669;"	d
SECT_OFF_RODATA	gdb/objfiles.h	675;"	d
SECT_OFF_TEXT	gdb/objfiles.h	681;"	d
SEC_ALLOC	bfd/bfd-in2.h	1295;"	d
SEC_CODE	bfd/bfd-in2.h	1309;"	d
SEC_COFF_NOREAD	bfd/bfd-in2.h	1476;"	d
SEC_COFF_SHARED	bfd/bfd-in2.h	1449;"	d
SEC_COFF_SHARED_LIBRARY	bfd/bfd-in2.h	1440;"	d
SEC_CONSTRUCTOR	bfd/bfd-in2.h	1327;"	d
SEC_DATA	bfd/bfd-in2.h	1312;"	d
SEC_DEBUGGING	bfd/bfd-in2.h	1357;"	d
SEC_ELF_COMPRESS	bfd/bfd-in2.h	1453;"	d
SEC_ELF_PURECODE	bfd/bfd-in2.h	1479;"	d
SEC_ELF_RENAME	bfd/bfd-in2.h	1464;"	d
SEC_ELF_REVERSE_COPY	bfd/bfd-in2.h	1445;"	d
SEC_EXCLUDE	bfd/bfd-in2.h	1367;"	d
SEC_FIXED_SIZE	bfd/bfd-in2.h	1344;"	d
SEC_GENERIC_ERROR	sim/testsuite/sim/or1k/or1k-asm-test.h	116;"	d
SEC_GROUP	bfd/bfd-in2.h	1429;"	d
SEC_HAS_CONTENTS	bfd/bfd-in2.h	1332;"	d
SEC_INFO_TYPE_EH_FRAME	bfd/bfd-in2.h	1514;"	d
SEC_INFO_TYPE_EH_FRAME_ENTRY	bfd/bfd-in2.h	1517;"	d
SEC_INFO_TYPE_JUST_SYMS	bfd/bfd-in2.h	1515;"	d
SEC_INFO_TYPE_MERGE	bfd/bfd-in2.h	1513;"	d
SEC_INFO_TYPE_NONE	bfd/bfd-in2.h	1511;"	d
SEC_INFO_TYPE_STABS	bfd/bfd-in2.h	1512;"	d
SEC_INFO_TYPE_TARGET	bfd/bfd-in2.h	1516;"	d
SEC_IN_MEMORY	bfd/bfd-in2.h	1362;"	d
SEC_IS_COMMON	bfd/bfd-in2.h	1351;"	d
SEC_KEEP	bfd/bfd-in2.h	1413;"	d
SEC_LINKER_CREATED	bfd/bfd-in2.h	1408;"	d
SEC_LINK_DUPLICATES	bfd/bfd-in2.h	1383;"	d
SEC_LINK_DUPLICATES_DISCARD	bfd/bfd-in2.h	1387;"	d
SEC_LINK_DUPLICATES_ONE_ONLY	bfd/bfd-in2.h	1392;"	d
SEC_LINK_DUPLICATES_SAME_CONTENTS	bfd/bfd-in2.h	1401;"	d
SEC_LINK_DUPLICATES_SAME_SIZE	bfd/bfd-in2.h	1396;"	d
SEC_LINK_ONCE	bfd/bfd-in2.h	1379;"	d
SEC_LOAD	bfd/bfd-in2.h	1299;"	d
SEC_MARK	bfd/xcofflink.c	40;"	d	file:
SEC_MEP_VLIW	bfd/bfd-in2.h	1472;"	d
SEC_MERGE	bfd/bfd-in2.h	1421;"	d
SEC_NEVER_LOAD	bfd/bfd-in2.h	1336;"	d
SEC_NO_FLAGS	bfd/bfd-in2.h	1291;"	d
SEC_READONLY	bfd/bfd-in2.h	1306;"	d
SEC_RELOC	bfd/bfd-in2.h	1303;"	d
SEC_RETURNED_FROM_MAIN	sim/testsuite/sim/or1k/or1k-asm-test.h	115;"	d
SEC_ROM	bfd/bfd-in2.h	1315;"	d
SEC_SMALL_DATA	bfd/bfd-in2.h	1417;"	d
SEC_SORT_ENTRIES	bfd/bfd-in2.h	1373;"	d
SEC_STRINGS	bfd/bfd-in2.h	1426;"	d
SEC_SUCCESS	sim/testsuite/sim/or1k/or1k-asm-test.h	114;"	d
SEC_THREAD_LOCAL	bfd/bfd-in2.h	1339;"	d
SEC_TIC54X_BLOCK	bfd/bfd-in2.h	1460;"	d
SEC_TIC54X_CLINK	bfd/bfd-in2.h	1469;"	d
SEEK_CUR	bfd/sysdep.h	120;"	d
SEEK_CUR	gdb/defs.h	96;"	d
SEEK_CUR	zlib/contrib/minizip/zip.c	80;"	d	file:
SEEK_CUR	zlib/zconf.h	499;"	d
SEEK_END	zlib/contrib/minizip/zip.c	84;"	d	file:
SEEK_END	zlib/zconf.h	500;"	d
SEEK_SET	bfd/sysdep.h	117;"	d
SEEK_SET	gdb/defs.h	93;"	d
SEEK_SET	libiberty/simple-object.c	44;"	d	file:
SEEK_SET	sim/ppc/hw_disk.c	35;"	d	file:
SEEK_SET	zlib/contrib/minizip/zip.c	88;"	d	file:
SEEK_SET	zlib/zconf.h	498;"	d
SEGMENTS_END	intl/gmo.h	144;"	d
SEGMENT_AFTER_SEGMENT	bfd/elf.c	6671;"	d	file:
SEGMENT_AFTER_SEGMENT	bfd/elf.c	7192;"	d	file:
SEGMENT_END	bfd/elf.c	6577;"	d	file:
SEGMENT_END	bfd/elf.c	7183;"	d	file:
SEGMENT_OVERLAPS	bfd/elf.c	6680;"	d	file:
SEGMENT_OVERLAPS	bfd/elf.c	7193;"	d	file:
SEGMENT_SIZE	bfd/aout-cris.c	43;"	d	file:
SEGMENT_SIZE	bfd/aout-target.h	27;"	d
SEGMENT_SIZE	bfd/aout-tic30.c	26;"	d	file:
SEGMENT_SIZE	bfd/host-aout.c	49;"	d	file:
SEGMENT_SIZE	bfd/host-aout.c	51;"	d	file:
SEGMENT_SIZE	bfd/i386aout.c	33;"	d	file:
SEGMENT_SIZE	bfd/i386bsd.c	34;"	d	file:
SEGMENT_SIZE	bfd/i386lynx.c	23;"	d	file:
SEGMENT_SIZE	bfd/ns32knetbsd.c	25;"	d	file:
SEGMENT_SIZE	bfd/pc532-mach.c	46;"	d	file:
SEGMENT_SIZE	bfd/pc532-mach.c	48;"	d	file:
SEGMENT_SIZE	bfd/vax1knetbsd.c	25;"	d	file:
SEGMENT_SIZE	bfd/vaxnetbsd.c	25;"	d	file:
SEGMENT_SIZE	include/aout/encap.h	130;"	d
SEGMENT_SIZE	include/aout/host.h	26;"	d
SEGMENT_SIZE	include/aout/host.h	30;"	d
SEGMENT_SIZE	include/aout/hp.h	81;"	d
SEGMENT_SIZE	sim/d10v/d10v_sim.h	/^  SEGMENT_SIZE = 0x20000, \/* 128KB - MAX(IMAP_BLOCK_SIZE,DMAP_BLOCK_SIZE) *\/$/;"	e	enum:__anon497
SEGMENT__SIZE	bfd/pdp11.c	41;"	d	file:
SEGREG	sim/ppc/registers.h	336;"	d
SEGV_ACCADI	gdb/sparc64-linux-tdep.c	38;"	d	file:
SEGV_ADIDERR	gdb/sparc64-linux-tdep.c	41;"	d	file:
SEGV_ADIPERR	gdb/sparc64-linux-tdep.c	44;"	d	file:
SEG_SIZE_SPARC	include/aout/sun4.h	26;"	d
SEG_SIZE_SUN3	include/aout/sun4.h	27;"	d
SELECT_RELOC	bfd/coff-arm.c	880;"	d	file:
SELECT_RELOC	bfd/coff-i386.c	352;"	d	file:
SELECT_RELOC	bfd/coff-mcore.c	542;"	d	file:
SELECT_RELOC	bfd/coff-ppc.c	1908;"	d	file:
SELECT_RELOC	bfd/coff-rs6000.c	63;"	d	file:
SELECT_RELOC	bfd/coff-tic30.c	104;"	d	file:
SELECT_RELOC	bfd/coff-x86_64.c	462;"	d	file:
SELECT_RELOC	bfd/coff64-rs6000.c	221;"	d	file:
SELFTEST_ARCH_H	gdb/selftest-arch.h	20;"	d
SELFTEST_H	gdb/common/selftest.h	20;"	d
SELF_CHECK	gdb/common/selftest.h	67;"	d
SELF_LINK	gdb/testsuite/gdb.base/sym-file-loader.c	139;"	d	file:
SELF_LINK	gdb/testsuite/gdb.base/sym-file-loader.c	141;"	d	file:
SELF_LINK	gdb/testsuite/gdb.base/sym-file-loader.c	143;"	d	file:
SELF_LINK	gdb/testsuite/gdb.base/sym-file-loader.c	145;"	d	file:
SELID	opcodes/v850-opc.c	1261;"	d	file:
SEMANTICS_INLINE	sim/ppc/std-config.h	548;"	d
SEMANTIC_FN	sim/common/cgen-engine.h	/^typedef SEM_PC (SEMANTIC_FN) (SIM_CPU *, SEM_ARG);$/;"	t
SEMANTIC_FN	sim/common/cgen-engine.h	/^typedef SEM_PC (SEMANTIC_FN) (SIM_CPU *, SEM_ARG, PAREXEC *);$/;"	t
SEMANTIC_FN	sim/common/cgen-engine.h	/^typedef SEM_STATUS (SEMANTIC_FN) (SIM_CPU *, SEM_ARG, CGEN_INSN_WORD);$/;"	t
SEMANTIC_FN	sim/common/cgen-engine.h	/^typedef SEM_STATUS (SEMANTIC_FN) (SIM_CPU *, SEM_ARG, PAREXEC *, CGEN_INSN_WORD);$/;"	t
SEMANTIC_FUNCTION_ACTUAL	sim/ppc/igen.h	166;"	d
SEMANTIC_FUNCTION_FORMAL	sim/ppc/igen.h	161;"	d
SEMANTIC_FUNCTION_TYPE	sim/ppc/igen.h	171;"	d
SEMOPS_DEFINE_INLINE	include/cgen/basic-ops.h	28;"	d
SEMOPS_DEFINE_INLINE	sim/common/cgen-ops.h	29;"	d
SEMOPS_DEFINE_INLINE	sim/common/cgen-utils.c	28;"	d	file:
SEMOPS_INLINE	include/cgen/basic-ops.h	29;"	d
SEMOPS_INLINE	include/cgen/basic-ops.h	31;"	d
SEMOPS_INLINE	sim/common/cgen-ops.h	30;"	d
SEMOPS_INLINE	sim/common/cgen-ops.h	32;"	d
SEM_ARG	sim/common/cgen-defs.h	/^typedef SCACHE *SEM_ARG;$/;"	t
SEM_ARGBUF	sim/common/cgen-engine.h	185;"	d
SEM_BRANCH_CACHEABLE	sim/common/cgen-defs.h	/^  SEM_BRANCH_CACHEABLE$/;"	e	enum:__anon651
SEM_BRANCH_FINI	sim/common/cgen-engine.h	212;"	d
SEM_BRANCH_FINI	sim/common/cgen-engine.h	218;"	d
SEM_BRANCH_FINI	sim/common/cgen-engine.h	260;"	d
SEM_BRANCH_FINI	sim/common/cgen-engine.h	303;"	d
SEM_BRANCH_INIT	sim/common/cgen-engine.h	204;"	d
SEM_BRANCH_INIT	sim/common/cgen-engine.h	254;"	d
SEM_BRANCH_INIT	sim/common/cgen-engine.h	285;"	d
SEM_BRANCH_TYPE	sim/common/cgen-defs.h	/^} SEM_BRANCH_TYPE;$/;"	t	typeref:enum:__anon651
SEM_BRANCH_UNCACHEABLE	sim/common/cgen-defs.h	/^  SEM_BRANCH_UNCACHEABLE,$/;"	e	enum:__anon651
SEM_BRANCH_UNTAKEN	sim/common/cgen-defs.h	/^  SEM_BRANCH_UNTAKEN,$/;"	e	enum:__anon651
SEM_BRANCH_VIA_ADDR	sim/common/cgen-engine.h	231;"	d
SEM_BRANCH_VIA_ADDR	sim/common/cgen-engine.h	269;"	d
SEM_BRANCH_VIA_ADDR	sim/common/cgen-engine.h	294;"	d
SEM_BRANCH_VIA_CACHE	sim/common/cgen-engine.h	225;"	d
SEM_BRANCH_VIA_CACHE	sim/common/cgen-engine.h	263;"	d
SEM_BRANCH_VIA_CACHE	sim/common/cgen-engine.h	288;"	d
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addxcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addxi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,addxicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,andcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,andcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,andi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,andicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,andncr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bar) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcclr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bceqlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcgelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcgtlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bchilr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bclelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bclr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bclslr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcltlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcnclr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcnelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcnlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcnolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcnvlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcplr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcralr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bctrlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bcvlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,beq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,beqlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bgelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bgtlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bhilr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ble) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,blelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,blslr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,blt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bltlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bn) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnclr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bnvlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bplr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bralr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,break) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,bvlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cadd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,caddcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,call) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,callil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,calll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cand) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,candcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ccalll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ccklt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckn) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ccknc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ccknv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cckv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfabss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfcklg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfcklt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfcko) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfcku) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckue) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckug) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckuge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfckule) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfcmps) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfdivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfitos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmas) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmovs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfnegs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfstoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cfsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cjmpl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cklt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckn) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cknc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cknv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ckv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldbf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldbfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clddf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clddfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clddu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldhf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldhfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldqu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldsb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldsbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldsh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldshu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cldubu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clduh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clduhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clrfa) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clrfr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clrga) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,clrgr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmaddhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmaddhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmand) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmbtoh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmbtohe) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmcpxis) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmcpxiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmcpxrs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmcpxru) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmexpdhd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmexpdhw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmhtob) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmmachs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmmachu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmmulhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmmulhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmnot) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmovfg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmovfgd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmovgf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmovgfd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmpb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmpba) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqaddhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqaddhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqmachs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqmachu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqmulhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqmulhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqsubhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmqsubhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmsubhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmsubhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cmxor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cnot) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,commitfa) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,commitfr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,commitga) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,commitgr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cop1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cop2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,corcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cscan) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csdiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csllcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csmul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csmulcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csracc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csrl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csrlcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cst) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstbf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstbfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstdf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstdfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstdu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csthf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csthfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csthu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cstu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,csubcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cswap) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cudiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cxor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,cxorcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dcef) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dcei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dcf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dci) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dcpl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dcul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,dtlbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fabsd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fabss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,faddd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbeqlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbgelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbgtlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fble) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fblelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fblg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fblglr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fblt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbltlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbnelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbnolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbralr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbue) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbuelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbug) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbuge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbugelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbuglr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbule) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbulelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbullr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fbulr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbeqlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbgelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbgtlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcblelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcblglr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbltlr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbnelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbnolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbolr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbralr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbuelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbugelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbuglr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbulelr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbullr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcbulr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcklg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcklt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcko) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcku) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckue) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckug) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckuge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fckule) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcmpd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fcmps) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdabss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdcmps) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fddivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fditos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdivd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmas) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmovs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmulcs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdnegs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdsads) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdstoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fdtoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fitod) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fitos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmad) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmaddd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmas) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmovd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmovs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmsd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmsubd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmuld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fnegd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fnegs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fnop) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fsqrtd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fstoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fsubd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fteq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftieq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftige) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftigt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftile) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftilg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftilt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftine) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftino) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftio) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftira) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiue) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiug) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiuge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftiule) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftlg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftlt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,fto) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftue) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftug) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftuge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ftule) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,icei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ici) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,icpl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,icul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,itlbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,jmpil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,jmpl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldbf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldbfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldbfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lddu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldhf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldhfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldhfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldqu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldsb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldsbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldsbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldsh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldshi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldshu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldubi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ldubu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lduh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lduhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lduhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lrad) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,lrai) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mabshs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,maddaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,maddhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,maddhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mand) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,masaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,maveh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mbtoh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mbtohe) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mclracc_0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mclracc_1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcmpsh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcmpuh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcop1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcop2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcplhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcpli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcpxis) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcpxiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcpxrs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcpxru) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcut) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcuti) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcutss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mcutssi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdaddaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdasaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdcutssi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdpackh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdrotli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdsubaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mdunpackh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,membar) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mexpdhd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mexpdhw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhdseth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhdsets) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhsethih) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhsethis) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhsetloh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhsetlos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mhtob) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmachs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmachu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmrdhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmrdhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmulhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmulhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmulxhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mmulxhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mnop) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mnot) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movfg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movfgd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movfgq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movgf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movgfd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movgfq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movgs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,movsg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mpackh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqaddhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqaddhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqcpxis) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqcpxiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqcpxrs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqcpxru) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqlclrhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqlmths) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmachs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmachu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmacxhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmulhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmulhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmulxhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqmulxhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqsaths) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqsllhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqsrahi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqsubhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqsubhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqxmachs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mqxmacxhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mrdacc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mrdaccg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mrotli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mrotri) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msaths) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msathu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msllhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msrahi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msrlhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msubaccs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msubhss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,msubhus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mtrap) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,munpackh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mwcut) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mwcuti) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mwtacc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mwtaccg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,mxor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nandcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nandncr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdcmps) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfddivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfditos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdmadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdmas) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdmss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdmulcs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdsads) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdstoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfdsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfitos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfmadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfmas) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfmss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfmsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfstoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nfsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldbf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldbfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldbfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlddf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlddfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlddfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlddi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlddu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldhf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldhfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldhfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldqf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldqfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldqfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldqu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldsb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldsbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldsbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldsh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldshi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldshu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldubi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nldubu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlduh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlduhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nlduhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,norcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,norncr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,not) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,notcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nsdiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nsdivi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nudiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,nudivi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,orcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,orcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,ori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,oricc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,orncr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,rei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,rett) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,scan) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,scani) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,scutss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sdiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sdivi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sethi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,setlo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,setlos) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,slass) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sllcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,slli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sllicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smass) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smsss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smulcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smuli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,smulicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sracc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,srai) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sraicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,srl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,srlcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,srli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,srlicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,st) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stbf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stbfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stbfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,std) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stdu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sthf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sthfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sthfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sthi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sthu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sti) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqcu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqfi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqfu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stqu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,stu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subxcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subxi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,subxicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,swap) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,swapi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,teq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,thi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tic) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tieq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tige) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tigt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tihi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tile) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tils) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tilt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tinc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tine) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tino) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tinv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tip) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tira) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tlbpr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tle) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tlt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tn) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tnc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tno) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tnv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,tv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,udiv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,udivi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,umul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,umulcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,umuli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,umulicc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,wdtlb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,witlb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,xorcc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,xorcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,xori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	/^SEM_FN_NAME (frvbf,xoricc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/frv/sem.c	38;"	d	file:
SEM_FN_NAME	sim/frv/sem.c	42;"	d	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,addiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,addu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ado16) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,andi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,andoi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,andoui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bbin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bbv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bbvn) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc0f) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc0fl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc0t) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc0tl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc3f) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc3fl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc3t) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bc3tl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bctxt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,beq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,beql) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgez) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgezal) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgezall) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgezl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgtz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bgtzl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,blez) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,blezl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bltz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bltzal) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bltzall) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bltzl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bmb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bmb0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bmb1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bmb2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bmb3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,bnel) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,break) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,cfc0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,cfc1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,cfc2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,cfc3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,chkhdr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ctc0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ctc1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ctc2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ctc3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,j) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,jal) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,jalr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,jcr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,jr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ldw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luc32) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luc32l) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luc64) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luc64l) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luk) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lulck) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lum32) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lum32l) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lum64) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lum64l) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lur) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lurl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,luulck) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,lw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mfc0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mfc1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mfc2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mfc3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mrgb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mtc0) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mtc1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mtc2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,mtc3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,nor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,orui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,pkrl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,pkrlr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,pkrlr30) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,ram) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rbr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rbr30) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rfe) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rxr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,rxr30) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sdw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sleep) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sllv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,slmv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,slt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,slti) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sltiu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sltu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srav) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srlv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srmv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srrd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srrdl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srulck) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srwr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,srwru) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,subu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,sw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,syscall) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,trapqfl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,trapqne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,traprel) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wbr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wbr1u) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wbr30) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wbr30u) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wxr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wxr1u) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wxr30) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wxr30u) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,wxu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	/^SEM_FN_NAME (iq2000bf,xori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/iq2000/sem.c	38;"	d	file:
SEM_FN_NAME	sim/iq2000/sem.c	42;"	d	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,andhii) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,andi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,b) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,be) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bgeu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bgu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,bne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,break) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,call) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,calli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpe) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgeu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgeui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpgui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,cmpnei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,divu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,lb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,lbu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,lh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,lhu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,lw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,modu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,mul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,muli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,nor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,nori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,orhii) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,ori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,rcsr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,scall) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sextb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sexth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sri) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sru) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,srui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,sw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,user) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,wcsr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,xnor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,xnori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	/^SEM_FN_NAME (lm32bf,xori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/lm32/sem.c	38;"	d	file:
SEM_FN_NAME	sim/lm32/sem.c	42;"	d	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,add3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,addv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,addv3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,addx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,and3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bc24) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bc8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bclr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,beq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,beqz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bgez) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bgtz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bl24) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bl8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,blez) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bltz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bnc24) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bnc8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bnez) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bra24) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bra8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,bset) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,btst) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,clrpsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,cmp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,cmpi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,cmpu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,cmpui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,div) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,divu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,jl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,jmp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ld24) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ld_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ld_plus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldb_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldh_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldi16) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldi8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,ldub_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,lduh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,lduh_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,lock) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,machi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,maclo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,macwhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,macwlo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mulhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mullo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mulwhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mulwlo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvfachi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvfaclo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvfacmi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvfc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvtachi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvtaclo) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,mvtc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,neg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,nop) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,not) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,or3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,rac) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,rach) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,rem) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,remu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,rte) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,seth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,setpsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sll3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,slli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sra3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,srai) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,srl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,srl3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,srli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,st) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,st_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,st_minus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,st_plus) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,stb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,stb_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sth) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sth_d) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,subv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,subx) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,trap) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,unlock) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	/^SEM_FN_NAME (m32rbf,xor3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/m32r/sem.c	38;"	d	file:
SEM_FN_NAME	sim/m32r/sem.c	42;"	d	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_addc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_addic) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_andi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_bf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_bnf) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cmov) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_csync) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust4) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust5) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust6) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust7) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_cust8) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_div) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_divu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_extbs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_extbz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_exths) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_exthz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_extws) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_extwz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_ff1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_fl1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_j) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_jal) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_jalr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_jr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lbs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lbz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lhs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lhz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lwa) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lws) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_lwz) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_mac) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_maci) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_macrc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_mfspr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_movhi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_msb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_msync) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_mtspr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_mul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_muli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_mulu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_nop_imm) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_ori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_psync) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_rfe) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_ror) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_rori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfeqi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfges) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgesi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgeu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgeui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgtsi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgtu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfgtui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfles) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sflesi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfleu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfleui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sflts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfltsi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfltu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfltui) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sfnei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sh) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sll) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_slli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sra) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_srai) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_srl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_srli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_swa) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_sys) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_trap) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,l_xori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_add_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_cust1_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_div_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_eq_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_ftoi_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_ge_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_gt_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_itof_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_le_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_lt_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_madd_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_mul_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_ne_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_rem_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,lf_sub_s) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	/^SEM_FN_NAME (or1k32bf,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/or1k/sem.c	39;"	d	file:
SEM_FN_NAME	sim/or1k/sem.c	43;"	d	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,add_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,addc_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,addi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,addv_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,and_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,andb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,andi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bf_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bfs_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bra_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,braf_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,brk_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bsr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bsrf_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,bts_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,clrmac_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,clrs_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,clrt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmpeq_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmpeqi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmpge_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmpgt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmphi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmphs_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmppl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmppz_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,cmpstr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,div0s_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,div0u_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,div1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,divu_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,dmulsl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,dmulul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,dt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,extsb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,extsw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,extub_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,extuw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fabs_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fadd_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fcmpeq_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fcmpgt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fcnvds_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fcnvsd_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fdiv_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fipr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fldi0_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fldi1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,flds_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,float_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmac_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov3_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov4_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov5_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov6_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov7_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmov9_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fmul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fneg_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,frchg_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fschg_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fsqrt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fsts_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,fsub_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ftrc_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ftrv_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,jmp_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,jsr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldc_gbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldc_sr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldc_vbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldcl_gbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldcl_vbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,lds_fpscr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,lds_fpul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,lds_mach_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,lds_macl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,lds_pr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldsl_fpscr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldsl_fpul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldsl_mach_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldsl_macl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ldsl_pr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,macl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,macw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,mov_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,mova_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb10_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb3_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb4_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb5_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb6_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb7_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movb9_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movcal_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movcol_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movi20_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl10_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl11_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl12_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl13_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl3_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl4_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl5_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl6_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl7_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movl9_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movt_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movual2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movual_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw10_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw11_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw1_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw3_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw4_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw5_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw6_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw7_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,movw9_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,mull_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,mulr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,mulsw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,muluw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,neg_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,negc_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,nop_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,not_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ocbi_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ocbp_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ocbwb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,or_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,orb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,ori_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,pref_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,rotcl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,rotcr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,rotl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,rotr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,rts_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sets_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sett_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shad_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shal_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shar_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shld_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shll16_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shll2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shll8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shll_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shlr16_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shlr2_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shlr8_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,shlr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stc_gbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stc_vbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stcl_gbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stcl_vbr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sts_fpscr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sts_fpul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sts_mach_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sts_macl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sts_pr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stsl_fpscr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stsl_fpul_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stsl_mach_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stsl_macl_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,stsl_pr_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,sub_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,subc_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,subv_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,swapb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,swapw_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,tasb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,trapa_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,tst_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,tstb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,tsti_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,xor_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,xorb_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,xori_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	/^SEM_FN_NAME (sh64_compact,xtrct_compact) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	38;"	d	file:
SEM_FN_NAME	sim/sh64/sem-compact.c	42;"	d	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,add) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,addi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,addil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,addl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,addzl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,alloco) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,and) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,andc) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,andi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,beq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,beqi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bge) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bgeu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bgtu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,blink) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,bnei) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,brk) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,byterev) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,cmpeq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,cmpgt) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,cmpgtu) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,cmveq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,cmvne) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fabsd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fabss) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,faddd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fadds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpeqd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpeqs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpged) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpges) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpgtd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpgts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpund) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcmpuns) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcnvds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fcnvsd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fdivd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fdivs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fgetscr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fiprs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fldd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fldp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,flds) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fldxd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fldxp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fldxs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,floatld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,floatls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,floatqd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,floatqs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmacs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovdq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovqd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmovsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmuld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fmuls) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fnegd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fnegs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fputscr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fsqrtd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fsqrts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fstd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fstp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fsts) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fstxd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fstxp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fstxs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fsubd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,fsubs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ftrcdl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ftrcdq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ftrcsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ftrcsq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ftrvs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,getcfg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,getcon) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,gettr) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,icbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,init_idesc_table) (SIM_CPU *current_cpu)$/;"	f
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldhil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldhiq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldlol) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldloq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,lduw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxuw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ldxw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mabsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mabsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,maddl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,maddsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,maddsub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,maddsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,maddw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpeqb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpeql) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpeqw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpgtl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpgtub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmpgtw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcmv) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcnvslw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcnvswb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mcnvswub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr1) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr2) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr3) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr4) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr5) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr6) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mextr7) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmacfxwl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmacnfx_wl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulfxl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulfxrpw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulfxw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulhiwl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmull) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmullowl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulsumwq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mmulw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,movi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mpermw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msadubq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshaldsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshaldsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshardl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshardsq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshardw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshfhib) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshfhil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshfhiw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshflob) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshflol) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshflow) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshlldl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshlldw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshlrdl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mshlrdw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msubl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msubsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msubsub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msubsw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,msubw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mulsl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,mulul) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,nop) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,nsb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ocbi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ocbp) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ocbwb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,or) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,prefi) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,pta) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ptabs) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ptb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,ptrel) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,putcfg) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,putcon) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,rte) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shard) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shardl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shari) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,sharil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlld) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlldl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlli) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shllil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlrd) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlrdl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlri) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shlril) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,shori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,sleep) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,sthil) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,sthiq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stlol) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stloq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stxb) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stxl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stxq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,stxw) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,sub) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,subl) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,swapq) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,synci) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,synco) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,trapa) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_after) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_before) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_begin) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_cti_chain) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,x_invalid) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,xor) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	/^SEM_FN_NAME (sh64_media,xori) (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f	file:
SEM_FN_NAME	sim/sh64/sem-media.c	38;"	d	file:
SEM_FN_NAME	sim/sh64/sem-media.c	42;"	d	file:
SEM_IN_SWITCH	sim/sh64/mloop-compact.c	4;"	d	file:
SEM_IN_SWITCH	sim/sh64/mloop-media.c	4;"	d	file:
SEM_NBRANCH_FINI	sim/common/cgen-engine.h	309;"	d
SEM_NEXT_VPC	sim/common/cgen-engine.h	196;"	d
SEM_NEXT_VPC	sim/common/cgen-engine.h	251;"	d
SEM_NEXT_VPC	sim/common/cgen-engine.h	283;"	d
SEM_PC	sim/common/cgen-defs.h	/^typedef IADDR SEM_PC;$/;"	t
SEM_PC	sim/common/cgen-defs.h	/^typedef SCACHE *SEM_PC;$/;"	t
SEM_SEM_ARG	sim/common/cgen-engine.h	192;"	d
SEM_SEM_ARG	sim/common/cgen-engine.h	249;"	d
SEM_SEM_ARG	sim/common/cgen-engine.h	281;"	d
SEM_SET_CODE	sim/common/cgen-engine.h	161;"	d
SEM_SET_FAST_CODE	sim/common/cgen-engine.h	150;"	d
SEM_SET_FAST_CODE	sim/common/cgen-engine.h	153;"	d
SEM_SET_FAST_CODE	sim/common/cgen-engine.h	157;"	d
SEM_SET_FULL_CODE	sim/common/cgen-engine.h	137;"	d
SEM_SET_FULL_CODE	sim/common/cgen-engine.h	140;"	d
SEM_SET_FULL_CODE	sim/common/cgen-engine.h	144;"	d
SEM_SKIP_COMPILE	sim/common/cgen-engine.h	237;"	d
SEM_SKIP_INSN	sim/common/cgen-engine.h	242;"	d
SEM_STATUS	sim/common/cgen-engine.h	/^typedef unsigned int SEM_STATUS;$/;"	t
SENTINEL_CLEANUP	gdb/common/cleanups.c	59;"	d	file:
SENTINEL_FRAME	gdb/frame.h	/^  SENTINEL_FRAME$/;"	e	enum:frame_type
SENTINEL_FRAME_H	gdb/sentinel-frame.h	21;"	d
SENTINEL_GENERIC_START	opcodes/arm-dis.c	/^  SENTINEL_GENERIC_START$/;"	e	enum:opcode_sentinel_enum	file:
SENTINEL_IWMMXT_END	opcodes/arm-dis.c	/^  SENTINEL_IWMMXT_END,$/;"	e	enum:opcode_sentinel_enum	file:
SENTINEL_IWMMXT_START	opcodes/arm-dis.c	/^  SENTINEL_IWMMXT_START = 1,$/;"	e	enum:opcode_sentinel_enum	file:
SEPARATOR	zlib/trees.c	322;"	d	file:
SEP_0	libiberty/random.c	131;"	d	file:
SEP_1	libiberty/random.c	137;"	d	file:
SEP_2	libiberty/random.c	143;"	d	file:
SEP_3	libiberty/random.c	149;"	d	file:
SEP_4	libiberty/random.c	155;"	d	file:
SEQ	include/opcode/d10v.h	77;"	d
SEQ	sim/arm/armemu.h	259;"	d
SEQF	include/opcode/dlx.h	47;"	d
SEQIOP	include/opcode/dlx.h	100;"	d
SEQSTAT	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^SEQSTAT = USP;$/;"	d
SEQSTAT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^SEQSTAT = [sp++];$/;"	d
SEQSTAT	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^SEQSTAT = r1;$/;"	d
SEQSTAT	sim/testsuite/sim/bfin/seqstat.s	/^	SEQSTAT = R0;$/;"	d
SEQSTATREG	sim/bfin/bfin-sim.h	129;"	d
SEQUF	include/opcode/dlx.h	32;"	d
SEQUIOP	include/opcode/dlx.h	119;"	d
SERIAL0_RECEIVE	sim/mn10300/dv-mn103ser.c	/^  SERIAL0_RECEIVE,$/;"	e	enum:__anon794	file:
SERIAL0_SEND	sim/mn10300/dv-mn103ser.c	/^  SERIAL0_SEND,$/;"	e	enum:__anon794	file:
SERIAL1_RECEIVE	sim/mn10300/dv-mn103ser.c	/^  SERIAL1_RECEIVE,$/;"	e	enum:__anon794	file:
SERIAL1_SEND	sim/mn10300/dv-mn103ser.c	/^  SERIAL1_SEND,$/;"	e	enum:__anon794	file:
SERIAL2_RECEIVE	sim/mn10300/dv-mn103ser.c	/^  SERIAL2_RECEIVE,$/;"	e	enum:__anon794	file:
SERIAL2_SEND	sim/mn10300/dv-mn103ser.c	/^  SERIAL2_SEND,$/;"	e	enum:__anon794	file:
SERIAL_1_AND_A_HALF_STOPBITS	gdb/serial.h	181;"	d
SERIAL_1_STOPBITS	gdb/serial.h	180;"	d
SERIAL_2_STOPBITS	gdb/serial.h	182;"	d
SERIAL_BREAK	gdb/serial.c	61;"	d	file:
SERIAL_EOF	gdb/serial.h	/^  SERIAL_EOF = -3	\/* General end-of-file or remote target$/;"	e	enum:serial_rc
SERIAL_ERROR	gdb/serial.h	/^  SERIAL_ERROR = -1,	\/* General error.  *\/$/;"	e	enum:serial_rc
SERIAL_H	gdb/serial.h	20;"	d
SERIAL_TIMEOUT	gdb/serial.h	/^  SERIAL_TIMEOUT = -2,	\/* Timeout or data-not-ready during read.$/;"	e	enum:serial_rc
SERVER_COMMAND_PREFIX	gdb/event-top.c	671;"	d	file:
SERVER_H	gdb/gdbserver/server.h	20;"	d
SER_BASE_H	gdb/ser-base.h	21;"	d
SER_EVENT_H	gdb/ser-event.h	20;"	d
SER_TCP_H	gdb/ser-tcp.h	21;"	d
SER_UNIX_H	gdb/ser-unix.h	21;"	d
SESR	sim/v850/sim-main.h	673;"	d
SESR_OV	sim/v850/sim-main.h	670;"	d
SESR_SOV	sim/v850/sim-main.h	671;"	d
SET	bfd/ecofflink.c	1435;"	d	file:
SET	bfd/ecofflink.c	1455;"	d	file:
SET	bfd/ecofflink.c	597;"	d	file:
SET	bfd/ecofflink.c	616;"	d	file:
SET	bfd/linker.c	/^  SET,		\/* Add value to set.  *\/$/;"	e	enum:link_action	file:
SET	gdb/common/signals.c	53;"	d	file:
SET	gdb/common/signals.c	55;"	d	file:
SET	gdb/frame.c	2816;"	d	file:
SET	gdb/frame.c	2819;"	d	file:
SET	gdb/frame.c	2849;"	d	file:
SET	gdb/frame.c	2852;"	d	file:
SET	gdb/frame.h	525;"	d
SET	gdb/frame.h	531;"	d
SET	gdb/guile/scm-frame.c	1054;"	d	file:
SET	gdb/guile/scm-frame.c	1057;"	d	file:
SET	gdb/python/py-frame.c	713;"	d	file:
SET	gdb/python/py-frame.c	717;"	d	file:
SET	include/gdb/signals.h	52;"	d
SET	include/gdb/signals.h	55;"	d
SET64HI	sim/mips/sim-main.h	42;"	d
SET64LO	sim/mips/sim-main.h	41;"	d
SETABORT	sim/arm/armemu.h	202;"	d
SETATTR	readline/rltty.c	323;"	d	file:
SETATTR	readline/rltty.c	325;"	d	file:
SETATTR	readline/rltty.c	331;"	d	file:
SETC	sim/arm/armemu.h	91;"	d
SETFCC	sim/mips/cp1.h	49;"	d
SETHI	sim/erc32/exec.c	162;"	d	file:
SETHIDI	sim/common/cgen-types.h	77;"	d
SETHIDI	sim/common/cgen-types.h	90;"	d
SETLODI	sim/common/cgen-types.h	76;"	d
SETLODI	sim/common/cgen-types.h	89;"	d
SETL_INSN_BYTE	include/opcode/mmix.h	178;"	d
SETN	sim/arm/armemu.h	81;"	d
SETPSR_C	sim/arm/armemu.h	181;"	d
SETPSR_F	sim/arm/armemu.h	178;"	d
SETPSR_S	sim/arm/armemu.h	179;"	d
SETPSR_X	sim/arm/armemu.h	180;"	d
SETR15PSR	sim/arm/armemu.h	183;"	d
SETS	sim/arm/armemu.h	101;"	d
SETS1	bfd/coff-sh.c	1582;"	d	file:
SETS1_REG	bfd/coff-sh.c	1583;"	d	file:
SETS2	bfd/coff-sh.c	1587;"	d	file:
SETS2_REG	bfd/coff-sh.c	1588;"	d	file:
SETSAS	bfd/coff-sh.c	1620;"	d	file:
SETSAS_REG	bfd/coff-sh.c	1621;"	d	file:
SETSF1	bfd/coff-sh.c	1614;"	d	file:
SETSF1_REG	bfd/coff-sh.c	1615;"	d	file:
SETSR0	bfd/coff-sh.c	1591;"	d	file:
SETSSP	bfd/coff-sh.c	1594;"	d	file:
SETT	sim/arm/armemu.h	72;"	d
SETTWI	sim/frv/frv-sim.h	119;"	d
SETTWI	sim/m32r/m32r-sim.h	135;"	d
SETTWI	sim/or1k/or1k-sim.h	57;"	d
SETV	sim/arm/armemu.h	96;"	d
SETZ	sim/arm/armemu.h	86;"	d
SET_ACC	sim/d10v/d10v_sim.h	252;"	d
SET_APCS_FLAGS	bfd/coff-arm.c	48;"	d	file:
SET_ARCH_MACH	bfd/aout-cris.c	96;"	d	file:
SET_ARCH_MACH	bfd/host-aout.c	73;"	d	file:
SET_ARCH_MACH	bfd/host-aout.c	76;"	d	file:
SET_AREG	sim/bfin/bfin-sim.h	180;"	d
SET_AREG32	sim/bfin/bfin-sim.h	186;"	d
SET_ARRAY_FIELD	gdb/ctf.c	1008;"	d	file:
SET_ASTAT	sim/bfin/bfin-sim.h	269;"	d
SET_ASTATREG	sim/bfin/bfin-sim.h	289;"	d
SET_AWREG	sim/bfin/bfin-sim.h	178;"	d
SET_AXREG	sim/bfin/bfin-sim.h	177;"	d
SET_BANKN	sim/sh/interp.c	210;"	d	file:
SET_BINARY	include/binary-io.h	51;"	d
SET_BINARY	include/binary-io.h	53;"	d
SET_BINARY	include/binary-io.h	59;"	d
SET_BINARY_MODE	zlib/contrib/iostream2/zstream.h	35;"	d
SET_BINARY_MODE	zlib/contrib/iostream2/zstream.h	37;"	d
SET_BINARY_MODE	zlib/contrib/puff/pufftest.c	26;"	d	file:
SET_BINARY_MODE	zlib/contrib/puff/pufftest.c	28;"	d	file:
SET_BINARY_MODE	zlib/examples/zpipe.c	23;"	d	file:
SET_BINARY_MODE	zlib/examples/zpipe.c	25;"	d	file:
SET_BINARY_MODE	zlib/minigzip.c	38;"	d	file:
SET_BINARY_MODE	zlib/minigzip.c	40;"	d	file:
SET_BINARY_MODE	zlib/test/minigzip.c	38;"	d	file:
SET_BINARY_MODE	zlib/test/minigzip.c	40;"	d	file:
SET_BPC	sim/cr16/cr16_sim.h	334;"	d
SET_BPC	sim/d10v/d10v_sim.h	362;"	d
SET_BPSR	sim/cr16/cr16_sim.h	331;"	d
SET_BPSW	sim/d10v/d10v_sim.h	359;"	d
SET_BREG	sim/bfin/bfin-sim.h	161;"	d
SET_BROFF_URAW	include/opcode/pru.h	370;"	d
SET_BURSTLEN	include/opcode/pru.h	381;"	d
SET_B_REG	sim/h8300/compile.c	1232;"	d	file:
SET_C	opcodes/m68hc11-opc.c	65;"	d	file:
SET_C	opcodes/xgate-opc.c	66;"	d	file:
SET_C	sim/m68hc11/gencode.c	65;"	d	file:
SET_C	sim/mcore/interp.c	117;"	d	file:
SET_CCREG	sim/bfin/bfin-sim.h	305;"	d
SET_CHECK_DEPTH	gdb/compile/compile-loc2c.c	366;"	d	file:
SET_CHECK_DEPTH	gdb/compile/compile-loc2c.c	93;"	d	file:
SET_CREG	sim/cr16/cr16_sim.h	223;"	d
SET_CREG	sim/d10v/d10v_sim.h	243;"	d
SET_CTI_VPC	sim/sh64/mloop-compact.c	159;"	d	file:
SET_CTI_VPC	sim/sh64/mloop-media.c	159;"	d	file:
SET_CYCLES2REG	sim/bfin/bfin-sim.h	201;"	d
SET_CYCLES2SHDREG	sim/bfin/bfin-sim.h	202;"	d
SET_CYCLESREG	sim/bfin/bfin-sim.h	200;"	d
SET_C_CLR_V_CHG_NZ	opcodes/m68hc11-opc.c	68;"	d	file:
SET_C_CLR_V_CHG_NZ	opcodes/xgate-opc.c	69;"	d	file:
SET_C_CLR_V_CHG_NZ	sim/m68hc11/gencode.c	68;"	d	file:
SET_DPC	sim/cr16/cr16_sim.h	340;"	d
SET_DPC	sim/d10v/d10v_sim.h	368;"	d
SET_DPSR	sim/cr16/cr16_sim.h	337;"	d
SET_DPSW	sim/d10v/d10v_sim.h	365;"	d
SET_DR	sim/sh/interp.c	397;"	d	file:
SET_DREG	sim/bfin/bfin-sim.h	157;"	d
SET_DREG_H	sim/bfin/bfin-sim.h	169;"	d
SET_DREG_L	sim/bfin/bfin-sim.h	168;"	d
SET_DREG_L_H	sim/bfin/bfin-sim.h	167;"	d
SET_EAR	sim/frv/frv-sim.h	478;"	d
SET_EDR	sim/frv/frv-sim.h	481;"	d
SET_ENUM_FIELD	gdb/ctf.c	934;"	d	file:
SET_EPCR	sim/frv/frv-sim.h	475;"	d
SET_ESFR	sim/frv/frv-sim.h	486;"	d
SET_ESFR_FLAG	sim/frv/frv-sim.h	495;"	d
SET_ESR	sim/frv/frv-sim.h	439;"	d
SET_ESR_DAEC	sim/frv/frv-sim.h	457;"	d
SET_ESR_EAV	sim/frv/frv-sim.h	461;"	d
SET_ESR_EC	sim/frv/frv-sim.h	445;"	d
SET_ESR_EDN	sim/frv/frv-sim.h	471;"	d
SET_ESR_EDV	sim/frv/frv-sim.h	465;"	d
SET_ESR_IAEC	sim/frv/frv-sim.h	453;"	d
SET_ESR_REC	sim/frv/frv-sim.h	449;"	d
SET_ESR_VALID	sim/frv/frv-sim.h	442;"	d
SET_EXCAUSE	sim/bfin/bfin-sim.h	221;"	d
SET_FI	sim/sh/interp.c	417;"	d	file:
SET_FIELD_BITPOS	gdb/gdbtypes.h	1428;"	d
SET_FIELD_DWARF_BLOCK	gdb/gdbtypes.h	1440;"	d
SET_FIELD_ENUMVAL	gdb/gdbtypes.h	1431;"	d
SET_FIELD_PHYSADDR	gdb/gdbtypes.h	1437;"	d
SET_FIELD_PHYSNAME	gdb/gdbtypes.h	1434;"	d
SET_FPCC	sim/v850/sim-main.h	231;"	d
SET_FPREG	sim/bfin/bfin-sim.h	198;"	d
SET_FPSCR	sim/sh/interp.c	261;"	d	file:
SET_FPUCW	gdb/gnulib/import/fpucw.h	100;"	d
SET_FPUCW	gdb/gnulib/import/fpucw.h	78;"	d
SET_FQ	sim/frv/frv-sim.h	552;"	d
SET_FQ_CEXC	sim/frv/frv-sim.h	567;"	d
SET_FQ_FTT	sim/frv/frv-sim.h	563;"	d
SET_FQ_MIV	sim/frv/frv-sim.h	555;"	d
SET_FQ_OPC	sim/frv/frv-sim.h	574;"	d
SET_FQ_SIE	sim/frv/frv-sim.h	559;"	d
SET_FQ_VALID	sim/frv/frv-sim.h	572;"	d
SET_FR	sim/sh/interp.c	421;"	d	file:
SET_FSR	sim/frv/frv-sim.h	510;"	d
SET_FSR_AEXC	sim/frv/frv-sim.h	527;"	d
SET_FSR_FTT	sim/frv/frv-sim.h	520;"	d
SET_FSR_QNE	sim/frv/frv-sim.h	517;"	d
SET_GPR	sim/cr16/cr16_sim.h	205;"	d
SET_GPR	sim/d10v/d10v_sim.h	235;"	d
SET_GPR32	sim/cr16/cr16_sim.h	212;"	d
SET_GPR32	sim/d10v/d10v_sim.h	239;"	d
SET_HELD_SP	sim/cr16/cr16_sim.h	228;"	d
SET_HELD_SP	sim/d10v/d10v_sim.h	248;"	d
SET_HIGH_BOUND	libiberty/regex.c	2015;"	d	file:
SET_HSR0	sim/frv/frv-sim.h	131;"	d
SET_HSR0_DCE	sim/frv/frv-sim.h	138;"	d
SET_HSR0_ICE	sim/frv/frv-sim.h	134;"	d
SET_HWERRCAUSE	sim/bfin/bfin-sim.h	222;"	d
SET_HW_CREG	sim/cr16/cr16_sim.h	224;"	d
SET_HW_CREG	sim/d10v/d10v_sim.h	244;"	d
SET_HW_PSR	sim/cr16/cr16_sim.h	284;"	d
SET_HW_PSW	sim/d10v/d10v_sim.h	313;"	d
SET_H_ACC40S	sim/frv/cpu.h	252;"	d
SET_H_ACC40U	sim/frv/cpu.h	261;"	d
SET_H_ACCG	sim/frv/cpu.h	247;"	d
SET_H_ACCUM	sim/m32r/cpu.h	62;"	d
SET_H_ACCUM	sim/m32r/cpu2.h	62;"	d
SET_H_ACCUM	sim/m32r/cpux.h	62;"	d
SET_H_ACCUM	sim/m32r/m32r-sim.h	70;"	d
SET_H_ACCUMS	sim/m32r/cpu2.h	69;"	d
SET_H_ACCUMS	sim/m32r/cpux.h	69;"	d
SET_H_ATOMIC_ADDRESS	sim/or1k/cpu.h	69;"	d
SET_H_ATOMIC_RESERVE	sim/or1k/cpu.h	65;"	d
SET_H_BBPSW	sim/m32r/cpu.h	84;"	d
SET_H_BBPSW	sim/m32r/cpu2.h	91;"	d
SET_H_BBPSW	sim/m32r/cpux.h	91;"	d
SET_H_BPSR_BET	sim/frv/cpu.h	122;"	d
SET_H_BPSR_BS	sim/frv/cpu.h	118;"	d
SET_H_BPSW	sim/m32r/cpu.h	80;"	d
SET_H_BPSW	sim/m32r/cpu2.h	87;"	d
SET_H_BPSW	sim/m32r/cpux.h	87;"	d
SET_H_CBIT	sim/cris/cpuv10.h	84;"	d
SET_H_CBIT	sim/cris/cpuv32.h	118;"	d
SET_H_CBIT_MOVE	sim/cris/cpuv10.h	158;"	d
SET_H_CBIT_MOVE	sim/cris/cpuv32.h	260;"	d
SET_H_CBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	163;"	d
SET_H_CBIT_MOVE_V32	sim/cris/cpuv32.h	265;"	d
SET_H_CCCR	sim/frv/cpu.h	159;"	d
SET_H_COND	sim/m32r/cpu.h	69;"	d
SET_H_COND	sim/m32r/cpu2.h	76;"	d
SET_H_COND	sim/m32r/cpux.h	76;"	d
SET_H_CPR	sim/frv/cpu.h	140;"	d
SET_H_CPR_DOUBLE	sim/frv/cpu.h	242;"	d
SET_H_CR	sim/m32r/cpu.h	55;"	d
SET_H_CR	sim/m32r/cpu2.h	55;"	d
SET_H_CR	sim/m32r/cpux.h	55;"	d
SET_H_CR	sim/m32r/m32r-sim.h	50;"	d
SET_H_CR	sim/sh64/cpu.h	68;"	d
SET_H_CSR	sim/lm32/cpu.h	55;"	d
SET_H_DR	sim/sh64/cpu.h	182;"	d
SET_H_DRC	sim/sh64/cpu.h	200;"	d
SET_H_ENDIAN	sim/sh64/cpu.h	190;"	d
SET_H_FCCR	sim/frv/cpu.h	155;"	d
SET_H_FMOV	sim/sh64/cpu.h	102;"	d
SET_H_FMTX	sim/sh64/cpu.h	177;"	d
SET_H_FP	sim/sh64/cpu.h	167;"	d
SET_H_FPSCR	sim/sh64/cpu.h	83;"	d
SET_H_FR	sim/frv/cpu.h	133;"	d
SET_H_FR	sim/sh64/cpu.h	87;"	d
SET_H_FRBIT	sim/sh64/cpu.h	137;"	d
SET_H_FRC	sim/sh64/cpu.h	195;"	d
SET_H_FR_0	sim/frv/cpu.h	202;"	d
SET_H_FR_1	sim/frv/cpu.h	212;"	d
SET_H_FR_2	sim/frv/cpu.h	222;"	d
SET_H_FR_3	sim/frv/cpu.h	232;"	d
SET_H_FR_DOUBLE	sim/frv/cpu.h	182;"	d
SET_H_FR_HI	sim/frv/cpu.h	192;"	d
SET_H_FR_INT	sim/frv/cpu.h	187;"	d
SET_H_FR_LO	sim/frv/cpu.h	197;"	d
SET_H_FSD	sim/sh64/cpu.h	91;"	d
SET_H_FSR	sim/or1k/cpu.h	77;"	d
SET_H_FV	sim/sh64/cpu.h	172;"	d
SET_H_FVC	sim/sh64/cpu.h	215;"	d
SET_H_GBIT	sim/cris/cpuv32.h	146;"	d
SET_H_GBR	sim/sh64/cpu.h	220;"	d
SET_H_GPR	sim/or1k/cpu.h	58;"	d
SET_H_GR	sim/cris/cpuv10.h	133;"	d
SET_H_GR	sim/cris/cpuv32.h	240;"	d
SET_H_GR	sim/frv/cpu.h	126;"	d
SET_H_GR	sim/iq2000/cpu.h	54;"	d
SET_H_GR	sim/lm32/cpu.h	51;"	d
SET_H_GR	sim/m32r/cpu.h	51;"	d
SET_H_GR	sim/m32r/cpu2.h	51;"	d
SET_H_GR	sim/m32r/cpux.h	51;"	d
SET_H_GR	sim/sh64/cpu.h	57;"	d
SET_H_GRC	sim/sh64/cpu.h	132;"	d
SET_H_GR_ACR	sim/cris/cpuv32.h	54;"	d
SET_H_GR_DOUBLE	sim/frv/cpu.h	167;"	d
SET_H_GR_HI	sim/frv/cpu.h	172;"	d
SET_H_GR_LO	sim/frv/cpu.h	177;"	d
SET_H_GR_PC	sim/cris/cpuv10.h	138;"	d
SET_H_GR_REAL_PC	sim/cris/cpuv10.h	54;"	d
SET_H_IACC0	sim/frv/cpu.h	270;"	d
SET_H_IBIT	sim/cris/cpuv10.h	198;"	d
SET_H_IBIT	sim/cris/cpuv32.h	300;"	d
SET_H_IBIT_PRE_V32	sim/cris/cpuv10.h	104;"	d
SET_H_IBIT_V32	sim/cris/cpuv32.h	170;"	d
SET_H_ICCR	sim/frv/cpu.h	151;"	d
SET_H_INSN_PREFIXED_P	sim/cris/cpuv10.h	208;"	d
SET_H_INSN_PREFIXED_P	sim/cris/cpuv32.h	310;"	d
SET_H_INSN_PREFIXED_P_PRE_V32	sim/cris/cpuv10.h	116;"	d
SET_H_INSN_PREFIXED_P_V32	sim/cris/cpuv32.h	315;"	d
SET_H_ISM	sim/sh64/cpu.h	121;"	d
SET_H_KERNEL_SP	sim/cris/cpuv32.h	150;"	d
SET_H_LOCK	sim/m32r/cpu.h	88;"	d
SET_H_LOCK	sim/m32r/cpu2.h	95;"	d
SET_H_LOCK	sim/m32r/cpux.h	95;"	d
SET_H_MACH	sim/sh64/cpu.h	240;"	d
SET_H_MACL	sim/sh64/cpu.h	235;"	d
SET_H_MAC_MACHI	sim/or1k/cpu.h	2957;"	d
SET_H_MAC_MACLO	sim/or1k/cpu.h	2952;"	d
SET_H_MBIT	sim/cris/cpuv32.h	188;"	d
SET_H_MBIT	sim/sh64/cpu.h	157;"	d
SET_H_NBIT	sim/cris/cpuv10.h	96;"	d
SET_H_NBIT	sim/cris/cpuv32.h	130;"	d
SET_H_NBIT_MOVE	sim/cris/cpuv10.h	188;"	d
SET_H_NBIT_MOVE	sim/cris/cpuv32.h	290;"	d
SET_H_NBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	193;"	d
SET_H_NBIT_MOVE_V32	sim/cris/cpuv32.h	295;"	d
SET_H_PBIT	sim/cris/cpuv10.h	108;"	d
SET_H_PBIT	sim/cris/cpuv32.h	138;"	d
SET_H_PC	sim/cris/cpuv10.h	47;"	d
SET_H_PC	sim/cris/cpuv32.h	47;"	d
SET_H_PC	sim/frv/cpu.h	51;"	d
SET_H_PC	sim/iq2000/cpu.h	47;"	d
SET_H_PC	sim/lm32/cpu.h	47;"	d
SET_H_PC	sim/m32r/cpu.h	47;"	d
SET_H_PC	sim/m32r/cpu2.h	47;"	d
SET_H_PC	sim/m32r/cpux.h	47;"	d
SET_H_PC	sim/or1k/cpu.h	48;"	d
SET_H_PC	sim/sh64/cpu.h	47;"	d
SET_H_PR	sim/sh64/cpu.h	230;"	d
SET_H_PRBIT	sim/sh64/cpu.h	147;"	d
SET_H_PREFIXREG_PRE_V32	sim/cris/cpuv10.h	120;"	d
SET_H_PREFIXREG_V32	sim/cris/cpuv32.h	320;"	d
SET_H_PSR_BE	sim/frv/cpu.h	75;"	d
SET_H_PSR_CM	sim/frv/cpu.h	71;"	d
SET_H_PSR_EF	sim/frv/cpu.h	83;"	d
SET_H_PSR_EM	sim/frv/cpu.h	87;"	d
SET_H_PSR_ESR	sim/frv/cpu.h	79;"	d
SET_H_PSR_ET	sim/frv/cpu.h	99;"	d
SET_H_PSR_ICE	sim/frv/cpu.h	63;"	d
SET_H_PSR_IMPLE	sim/frv/cpu.h	55;"	d
SET_H_PSR_NEM	sim/frv/cpu.h	67;"	d
SET_H_PSR_PIL	sim/frv/cpu.h	91;"	d
SET_H_PSR_PS	sim/frv/cpu.h	95;"	d
SET_H_PSR_S	sim/frv/cpu.h	103;"	d
SET_H_PSR_VER	sim/frv/cpu.h	59;"	d
SET_H_PSW	sim/m32r/cpu.h	73;"	d
SET_H_PSW	sim/m32r/cpu2.h	80;"	d
SET_H_PSW	sim/m32r/cpux.h	80;"	d
SET_H_PSW	sim/m32r/m32r-sim.h	60;"	d
SET_H_QBIT	sim/cris/cpuv32.h	202;"	d
SET_H_QBIT	sim/sh64/cpu.h	162;"	d
SET_H_RAW_GR_ACR	sim/cris/cpuv32.h	245;"	d
SET_H_RAW_GR_PC	sim/cris/cpuv10.h	148;"	d
SET_H_RBIT	sim/cris/cpuv32.h	142;"	d
SET_H_RELOC_ANN	sim/frv/cpu.h	47;"	d
SET_H_SBIT	sim/cris/cpuv32.h	213;"	d
SET_H_SBIT	sim/sh64/cpu.h	152;"	d
SET_H_SPR	sim/frv/cpu.h	144;"	d
SET_H_SPR	sim/or1k/cpu.h	82;"	d
SET_H_SR	sim/cris/cpuv10.h	153;"	d
SET_H_SR	sim/cris/cpuv32.h	250;"	d
SET_H_SR	sim/sh64/cpu.h	79;"	d
SET_H_SR_V10	sim/cris/cpuv10.h	58;"	d
SET_H_SR_V32	sim/cris/cpuv32.h	58;"	d
SET_H_SUPR	sim/cris/cpuv32.h	255;"	d
SET_H_SYS_CPUCFGR	sim/or1k/cpu.h	97;"	d
SET_H_SYS_CPUCFGR_CGF	sim/or1k/cpu.h	3047;"	d
SET_H_SYS_CPUCFGR_ND	sim/or1k/cpu.h	3077;"	d
SET_H_SYS_CPUCFGR_NSGR	sim/or1k/cpu.h	3042;"	d
SET_H_SYS_CPUCFGR_OB32S	sim/or1k/cpu.h	3052;"	d
SET_H_SYS_CPUCFGR_OB64S	sim/or1k/cpu.h	3057;"	d
SET_H_SYS_CPUCFGR_OF32S	sim/or1k/cpu.h	3062;"	d
SET_H_SYS_CPUCFGR_OF64S	sim/or1k/cpu.h	3067;"	d
SET_H_SYS_CPUCFGR_OV64S	sim/or1k/cpu.h	3072;"	d
SET_H_SYS_DCCFGR	sim/or1k/cpu.h	112;"	d
SET_H_SYS_DCFGR	sim/or1k/cpu.h	122;"	d
SET_H_SYS_DMMUCFGR	sim/or1k/cpu.h	102;"	d
SET_H_SYS_EEAR0	sim/or1k/cpu.h	232;"	d
SET_H_SYS_EEAR1	sim/or1k/cpu.h	237;"	d
SET_H_SYS_EEAR10	sim/or1k/cpu.h	282;"	d
SET_H_SYS_EEAR11	sim/or1k/cpu.h	287;"	d
SET_H_SYS_EEAR12	sim/or1k/cpu.h	292;"	d
SET_H_SYS_EEAR13	sim/or1k/cpu.h	297;"	d
SET_H_SYS_EEAR14	sim/or1k/cpu.h	302;"	d
SET_H_SYS_EEAR15	sim/or1k/cpu.h	307;"	d
SET_H_SYS_EEAR2	sim/or1k/cpu.h	242;"	d
SET_H_SYS_EEAR3	sim/or1k/cpu.h	247;"	d
SET_H_SYS_EEAR4	sim/or1k/cpu.h	252;"	d
SET_H_SYS_EEAR5	sim/or1k/cpu.h	257;"	d
SET_H_SYS_EEAR6	sim/or1k/cpu.h	262;"	d
SET_H_SYS_EEAR7	sim/or1k/cpu.h	267;"	d
SET_H_SYS_EEAR8	sim/or1k/cpu.h	272;"	d
SET_H_SYS_EEAR9	sim/or1k/cpu.h	277;"	d
SET_H_SYS_EPCR0	sim/or1k/cpu.h	152;"	d
SET_H_SYS_EPCR1	sim/or1k/cpu.h	157;"	d
SET_H_SYS_EPCR10	sim/or1k/cpu.h	202;"	d
SET_H_SYS_EPCR11	sim/or1k/cpu.h	207;"	d
SET_H_SYS_EPCR12	sim/or1k/cpu.h	212;"	d
SET_H_SYS_EPCR13	sim/or1k/cpu.h	217;"	d
SET_H_SYS_EPCR14	sim/or1k/cpu.h	222;"	d
SET_H_SYS_EPCR15	sim/or1k/cpu.h	227;"	d
SET_H_SYS_EPCR2	sim/or1k/cpu.h	162;"	d
SET_H_SYS_EPCR3	sim/or1k/cpu.h	167;"	d
SET_H_SYS_EPCR4	sim/or1k/cpu.h	172;"	d
SET_H_SYS_EPCR5	sim/or1k/cpu.h	177;"	d
SET_H_SYS_EPCR6	sim/or1k/cpu.h	182;"	d
SET_H_SYS_EPCR7	sim/or1k/cpu.h	187;"	d
SET_H_SYS_EPCR8	sim/or1k/cpu.h	192;"	d
SET_H_SYS_EPCR9	sim/or1k/cpu.h	197;"	d
SET_H_SYS_ESR0	sim/or1k/cpu.h	312;"	d
SET_H_SYS_ESR1	sim/or1k/cpu.h	317;"	d
SET_H_SYS_ESR10	sim/or1k/cpu.h	362;"	d
SET_H_SYS_ESR11	sim/or1k/cpu.h	367;"	d
SET_H_SYS_ESR12	sim/or1k/cpu.h	372;"	d
SET_H_SYS_ESR13	sim/or1k/cpu.h	377;"	d
SET_H_SYS_ESR14	sim/or1k/cpu.h	382;"	d
SET_H_SYS_ESR15	sim/or1k/cpu.h	387;"	d
SET_H_SYS_ESR2	sim/or1k/cpu.h	322;"	d
SET_H_SYS_ESR3	sim/or1k/cpu.h	327;"	d
SET_H_SYS_ESR4	sim/or1k/cpu.h	332;"	d
SET_H_SYS_ESR5	sim/or1k/cpu.h	337;"	d
SET_H_SYS_ESR6	sim/or1k/cpu.h	342;"	d
SET_H_SYS_ESR7	sim/or1k/cpu.h	347;"	d
SET_H_SYS_ESR8	sim/or1k/cpu.h	352;"	d
SET_H_SYS_ESR9	sim/or1k/cpu.h	357;"	d
SET_H_SYS_FPCSR	sim/or1k/cpu.h	147;"	d
SET_H_SYS_FPCSR_DZF	sim/or1k/cpu.h	3222;"	d
SET_H_SYS_FPCSR_FPEE	sim/or1k/cpu.h	3172;"	d
SET_H_SYS_FPCSR_INF	sim/or1k/cpu.h	3217;"	d
SET_H_SYS_FPCSR_IVF	sim/or1k/cpu.h	3212;"	d
SET_H_SYS_FPCSR_IXF	sim/or1k/cpu.h	3207;"	d
SET_H_SYS_FPCSR_OVF	sim/or1k/cpu.h	3182;"	d
SET_H_SYS_FPCSR_QNF	sim/or1k/cpu.h	3197;"	d
SET_H_SYS_FPCSR_RM	sim/or1k/cpu.h	3177;"	d
SET_H_SYS_FPCSR_SNF	sim/or1k/cpu.h	3192;"	d
SET_H_SYS_FPCSR_UNF	sim/or1k/cpu.h	3187;"	d
SET_H_SYS_FPCSR_ZF	sim/or1k/cpu.h	3202;"	d
SET_H_SYS_GPR0	sim/or1k/cpu.h	392;"	d
SET_H_SYS_GPR1	sim/or1k/cpu.h	397;"	d
SET_H_SYS_GPR10	sim/or1k/cpu.h	442;"	d
SET_H_SYS_GPR100	sim/or1k/cpu.h	892;"	d
SET_H_SYS_GPR101	sim/or1k/cpu.h	897;"	d
SET_H_SYS_GPR102	sim/or1k/cpu.h	902;"	d
SET_H_SYS_GPR103	sim/or1k/cpu.h	907;"	d
SET_H_SYS_GPR104	sim/or1k/cpu.h	912;"	d
SET_H_SYS_GPR105	sim/or1k/cpu.h	917;"	d
SET_H_SYS_GPR106	sim/or1k/cpu.h	922;"	d
SET_H_SYS_GPR107	sim/or1k/cpu.h	927;"	d
SET_H_SYS_GPR108	sim/or1k/cpu.h	932;"	d
SET_H_SYS_GPR109	sim/or1k/cpu.h	937;"	d
SET_H_SYS_GPR11	sim/or1k/cpu.h	447;"	d
SET_H_SYS_GPR110	sim/or1k/cpu.h	942;"	d
SET_H_SYS_GPR111	sim/or1k/cpu.h	947;"	d
SET_H_SYS_GPR112	sim/or1k/cpu.h	952;"	d
SET_H_SYS_GPR113	sim/or1k/cpu.h	957;"	d
SET_H_SYS_GPR114	sim/or1k/cpu.h	962;"	d
SET_H_SYS_GPR115	sim/or1k/cpu.h	967;"	d
SET_H_SYS_GPR116	sim/or1k/cpu.h	972;"	d
SET_H_SYS_GPR117	sim/or1k/cpu.h	977;"	d
SET_H_SYS_GPR118	sim/or1k/cpu.h	982;"	d
SET_H_SYS_GPR119	sim/or1k/cpu.h	987;"	d
SET_H_SYS_GPR12	sim/or1k/cpu.h	452;"	d
SET_H_SYS_GPR120	sim/or1k/cpu.h	992;"	d
SET_H_SYS_GPR121	sim/or1k/cpu.h	997;"	d
SET_H_SYS_GPR122	sim/or1k/cpu.h	1002;"	d
SET_H_SYS_GPR123	sim/or1k/cpu.h	1007;"	d
SET_H_SYS_GPR124	sim/or1k/cpu.h	1012;"	d
SET_H_SYS_GPR125	sim/or1k/cpu.h	1017;"	d
SET_H_SYS_GPR126	sim/or1k/cpu.h	1022;"	d
SET_H_SYS_GPR127	sim/or1k/cpu.h	1027;"	d
SET_H_SYS_GPR128	sim/or1k/cpu.h	1032;"	d
SET_H_SYS_GPR129	sim/or1k/cpu.h	1037;"	d
SET_H_SYS_GPR13	sim/or1k/cpu.h	457;"	d
SET_H_SYS_GPR130	sim/or1k/cpu.h	1042;"	d
SET_H_SYS_GPR131	sim/or1k/cpu.h	1047;"	d
SET_H_SYS_GPR132	sim/or1k/cpu.h	1052;"	d
SET_H_SYS_GPR133	sim/or1k/cpu.h	1057;"	d
SET_H_SYS_GPR134	sim/or1k/cpu.h	1062;"	d
SET_H_SYS_GPR135	sim/or1k/cpu.h	1067;"	d
SET_H_SYS_GPR136	sim/or1k/cpu.h	1072;"	d
SET_H_SYS_GPR137	sim/or1k/cpu.h	1077;"	d
SET_H_SYS_GPR138	sim/or1k/cpu.h	1082;"	d
SET_H_SYS_GPR139	sim/or1k/cpu.h	1087;"	d
SET_H_SYS_GPR14	sim/or1k/cpu.h	462;"	d
SET_H_SYS_GPR140	sim/or1k/cpu.h	1092;"	d
SET_H_SYS_GPR141	sim/or1k/cpu.h	1097;"	d
SET_H_SYS_GPR142	sim/or1k/cpu.h	1102;"	d
SET_H_SYS_GPR143	sim/or1k/cpu.h	1107;"	d
SET_H_SYS_GPR144	sim/or1k/cpu.h	1112;"	d
SET_H_SYS_GPR145	sim/or1k/cpu.h	1117;"	d
SET_H_SYS_GPR146	sim/or1k/cpu.h	1122;"	d
SET_H_SYS_GPR147	sim/or1k/cpu.h	1127;"	d
SET_H_SYS_GPR148	sim/or1k/cpu.h	1132;"	d
SET_H_SYS_GPR149	sim/or1k/cpu.h	1137;"	d
SET_H_SYS_GPR15	sim/or1k/cpu.h	467;"	d
SET_H_SYS_GPR150	sim/or1k/cpu.h	1142;"	d
SET_H_SYS_GPR151	sim/or1k/cpu.h	1147;"	d
SET_H_SYS_GPR152	sim/or1k/cpu.h	1152;"	d
SET_H_SYS_GPR153	sim/or1k/cpu.h	1157;"	d
SET_H_SYS_GPR154	sim/or1k/cpu.h	1162;"	d
SET_H_SYS_GPR155	sim/or1k/cpu.h	1167;"	d
SET_H_SYS_GPR156	sim/or1k/cpu.h	1172;"	d
SET_H_SYS_GPR157	sim/or1k/cpu.h	1177;"	d
SET_H_SYS_GPR158	sim/or1k/cpu.h	1182;"	d
SET_H_SYS_GPR159	sim/or1k/cpu.h	1187;"	d
SET_H_SYS_GPR16	sim/or1k/cpu.h	472;"	d
SET_H_SYS_GPR160	sim/or1k/cpu.h	1192;"	d
SET_H_SYS_GPR161	sim/or1k/cpu.h	1197;"	d
SET_H_SYS_GPR162	sim/or1k/cpu.h	1202;"	d
SET_H_SYS_GPR163	sim/or1k/cpu.h	1207;"	d
SET_H_SYS_GPR164	sim/or1k/cpu.h	1212;"	d
SET_H_SYS_GPR165	sim/or1k/cpu.h	1217;"	d
SET_H_SYS_GPR166	sim/or1k/cpu.h	1222;"	d
SET_H_SYS_GPR167	sim/or1k/cpu.h	1227;"	d
SET_H_SYS_GPR168	sim/or1k/cpu.h	1232;"	d
SET_H_SYS_GPR169	sim/or1k/cpu.h	1237;"	d
SET_H_SYS_GPR17	sim/or1k/cpu.h	477;"	d
SET_H_SYS_GPR170	sim/or1k/cpu.h	1242;"	d
SET_H_SYS_GPR171	sim/or1k/cpu.h	1247;"	d
SET_H_SYS_GPR172	sim/or1k/cpu.h	1252;"	d
SET_H_SYS_GPR173	sim/or1k/cpu.h	1257;"	d
SET_H_SYS_GPR174	sim/or1k/cpu.h	1262;"	d
SET_H_SYS_GPR175	sim/or1k/cpu.h	1267;"	d
SET_H_SYS_GPR176	sim/or1k/cpu.h	1272;"	d
SET_H_SYS_GPR177	sim/or1k/cpu.h	1277;"	d
SET_H_SYS_GPR178	sim/or1k/cpu.h	1282;"	d
SET_H_SYS_GPR179	sim/or1k/cpu.h	1287;"	d
SET_H_SYS_GPR18	sim/or1k/cpu.h	482;"	d
SET_H_SYS_GPR180	sim/or1k/cpu.h	1292;"	d
SET_H_SYS_GPR181	sim/or1k/cpu.h	1297;"	d
SET_H_SYS_GPR182	sim/or1k/cpu.h	1302;"	d
SET_H_SYS_GPR183	sim/or1k/cpu.h	1307;"	d
SET_H_SYS_GPR184	sim/or1k/cpu.h	1312;"	d
SET_H_SYS_GPR185	sim/or1k/cpu.h	1317;"	d
SET_H_SYS_GPR186	sim/or1k/cpu.h	1322;"	d
SET_H_SYS_GPR187	sim/or1k/cpu.h	1327;"	d
SET_H_SYS_GPR188	sim/or1k/cpu.h	1332;"	d
SET_H_SYS_GPR189	sim/or1k/cpu.h	1337;"	d
SET_H_SYS_GPR19	sim/or1k/cpu.h	487;"	d
SET_H_SYS_GPR190	sim/or1k/cpu.h	1342;"	d
SET_H_SYS_GPR191	sim/or1k/cpu.h	1347;"	d
SET_H_SYS_GPR192	sim/or1k/cpu.h	1352;"	d
SET_H_SYS_GPR193	sim/or1k/cpu.h	1357;"	d
SET_H_SYS_GPR194	sim/or1k/cpu.h	1362;"	d
SET_H_SYS_GPR195	sim/or1k/cpu.h	1367;"	d
SET_H_SYS_GPR196	sim/or1k/cpu.h	1372;"	d
SET_H_SYS_GPR197	sim/or1k/cpu.h	1377;"	d
SET_H_SYS_GPR198	sim/or1k/cpu.h	1382;"	d
SET_H_SYS_GPR199	sim/or1k/cpu.h	1387;"	d
SET_H_SYS_GPR2	sim/or1k/cpu.h	402;"	d
SET_H_SYS_GPR20	sim/or1k/cpu.h	492;"	d
SET_H_SYS_GPR200	sim/or1k/cpu.h	1392;"	d
SET_H_SYS_GPR201	sim/or1k/cpu.h	1397;"	d
SET_H_SYS_GPR202	sim/or1k/cpu.h	1402;"	d
SET_H_SYS_GPR203	sim/or1k/cpu.h	1407;"	d
SET_H_SYS_GPR204	sim/or1k/cpu.h	1412;"	d
SET_H_SYS_GPR205	sim/or1k/cpu.h	1417;"	d
SET_H_SYS_GPR206	sim/or1k/cpu.h	1422;"	d
SET_H_SYS_GPR207	sim/or1k/cpu.h	1427;"	d
SET_H_SYS_GPR208	sim/or1k/cpu.h	1432;"	d
SET_H_SYS_GPR209	sim/or1k/cpu.h	1437;"	d
SET_H_SYS_GPR21	sim/or1k/cpu.h	497;"	d
SET_H_SYS_GPR210	sim/or1k/cpu.h	1442;"	d
SET_H_SYS_GPR211	sim/or1k/cpu.h	1447;"	d
SET_H_SYS_GPR212	sim/or1k/cpu.h	1452;"	d
SET_H_SYS_GPR213	sim/or1k/cpu.h	1457;"	d
SET_H_SYS_GPR214	sim/or1k/cpu.h	1462;"	d
SET_H_SYS_GPR215	sim/or1k/cpu.h	1467;"	d
SET_H_SYS_GPR216	sim/or1k/cpu.h	1472;"	d
SET_H_SYS_GPR217	sim/or1k/cpu.h	1477;"	d
SET_H_SYS_GPR218	sim/or1k/cpu.h	1482;"	d
SET_H_SYS_GPR219	sim/or1k/cpu.h	1487;"	d
SET_H_SYS_GPR22	sim/or1k/cpu.h	502;"	d
SET_H_SYS_GPR220	sim/or1k/cpu.h	1492;"	d
SET_H_SYS_GPR221	sim/or1k/cpu.h	1497;"	d
SET_H_SYS_GPR222	sim/or1k/cpu.h	1502;"	d
SET_H_SYS_GPR223	sim/or1k/cpu.h	1507;"	d
SET_H_SYS_GPR224	sim/or1k/cpu.h	1512;"	d
SET_H_SYS_GPR225	sim/or1k/cpu.h	1517;"	d
SET_H_SYS_GPR226	sim/or1k/cpu.h	1522;"	d
SET_H_SYS_GPR227	sim/or1k/cpu.h	1527;"	d
SET_H_SYS_GPR228	sim/or1k/cpu.h	1532;"	d
SET_H_SYS_GPR229	sim/or1k/cpu.h	1537;"	d
SET_H_SYS_GPR23	sim/or1k/cpu.h	507;"	d
SET_H_SYS_GPR230	sim/or1k/cpu.h	1542;"	d
SET_H_SYS_GPR231	sim/or1k/cpu.h	1547;"	d
SET_H_SYS_GPR232	sim/or1k/cpu.h	1552;"	d
SET_H_SYS_GPR233	sim/or1k/cpu.h	1557;"	d
SET_H_SYS_GPR234	sim/or1k/cpu.h	1562;"	d
SET_H_SYS_GPR235	sim/or1k/cpu.h	1567;"	d
SET_H_SYS_GPR236	sim/or1k/cpu.h	1572;"	d
SET_H_SYS_GPR237	sim/or1k/cpu.h	1577;"	d
SET_H_SYS_GPR238	sim/or1k/cpu.h	1582;"	d
SET_H_SYS_GPR239	sim/or1k/cpu.h	1587;"	d
SET_H_SYS_GPR24	sim/or1k/cpu.h	512;"	d
SET_H_SYS_GPR240	sim/or1k/cpu.h	1592;"	d
SET_H_SYS_GPR241	sim/or1k/cpu.h	1597;"	d
SET_H_SYS_GPR242	sim/or1k/cpu.h	1602;"	d
SET_H_SYS_GPR243	sim/or1k/cpu.h	1607;"	d
SET_H_SYS_GPR244	sim/or1k/cpu.h	1612;"	d
SET_H_SYS_GPR245	sim/or1k/cpu.h	1617;"	d
SET_H_SYS_GPR246	sim/or1k/cpu.h	1622;"	d
SET_H_SYS_GPR247	sim/or1k/cpu.h	1627;"	d
SET_H_SYS_GPR248	sim/or1k/cpu.h	1632;"	d
SET_H_SYS_GPR249	sim/or1k/cpu.h	1637;"	d
SET_H_SYS_GPR25	sim/or1k/cpu.h	517;"	d
SET_H_SYS_GPR250	sim/or1k/cpu.h	1642;"	d
SET_H_SYS_GPR251	sim/or1k/cpu.h	1647;"	d
SET_H_SYS_GPR252	sim/or1k/cpu.h	1652;"	d
SET_H_SYS_GPR253	sim/or1k/cpu.h	1657;"	d
SET_H_SYS_GPR254	sim/or1k/cpu.h	1662;"	d
SET_H_SYS_GPR255	sim/or1k/cpu.h	1667;"	d
SET_H_SYS_GPR256	sim/or1k/cpu.h	1672;"	d
SET_H_SYS_GPR257	sim/or1k/cpu.h	1677;"	d
SET_H_SYS_GPR258	sim/or1k/cpu.h	1682;"	d
SET_H_SYS_GPR259	sim/or1k/cpu.h	1687;"	d
SET_H_SYS_GPR26	sim/or1k/cpu.h	522;"	d
SET_H_SYS_GPR260	sim/or1k/cpu.h	1692;"	d
SET_H_SYS_GPR261	sim/or1k/cpu.h	1697;"	d
SET_H_SYS_GPR262	sim/or1k/cpu.h	1702;"	d
SET_H_SYS_GPR263	sim/or1k/cpu.h	1707;"	d
SET_H_SYS_GPR264	sim/or1k/cpu.h	1712;"	d
SET_H_SYS_GPR265	sim/or1k/cpu.h	1717;"	d
SET_H_SYS_GPR266	sim/or1k/cpu.h	1722;"	d
SET_H_SYS_GPR267	sim/or1k/cpu.h	1727;"	d
SET_H_SYS_GPR268	sim/or1k/cpu.h	1732;"	d
SET_H_SYS_GPR269	sim/or1k/cpu.h	1737;"	d
SET_H_SYS_GPR27	sim/or1k/cpu.h	527;"	d
SET_H_SYS_GPR270	sim/or1k/cpu.h	1742;"	d
SET_H_SYS_GPR271	sim/or1k/cpu.h	1747;"	d
SET_H_SYS_GPR272	sim/or1k/cpu.h	1752;"	d
SET_H_SYS_GPR273	sim/or1k/cpu.h	1757;"	d
SET_H_SYS_GPR274	sim/or1k/cpu.h	1762;"	d
SET_H_SYS_GPR275	sim/or1k/cpu.h	1767;"	d
SET_H_SYS_GPR276	sim/or1k/cpu.h	1772;"	d
SET_H_SYS_GPR277	sim/or1k/cpu.h	1777;"	d
SET_H_SYS_GPR278	sim/or1k/cpu.h	1782;"	d
SET_H_SYS_GPR279	sim/or1k/cpu.h	1787;"	d
SET_H_SYS_GPR28	sim/or1k/cpu.h	532;"	d
SET_H_SYS_GPR280	sim/or1k/cpu.h	1792;"	d
SET_H_SYS_GPR281	sim/or1k/cpu.h	1797;"	d
SET_H_SYS_GPR282	sim/or1k/cpu.h	1802;"	d
SET_H_SYS_GPR283	sim/or1k/cpu.h	1807;"	d
SET_H_SYS_GPR284	sim/or1k/cpu.h	1812;"	d
SET_H_SYS_GPR285	sim/or1k/cpu.h	1817;"	d
SET_H_SYS_GPR286	sim/or1k/cpu.h	1822;"	d
SET_H_SYS_GPR287	sim/or1k/cpu.h	1827;"	d
SET_H_SYS_GPR288	sim/or1k/cpu.h	1832;"	d
SET_H_SYS_GPR289	sim/or1k/cpu.h	1837;"	d
SET_H_SYS_GPR29	sim/or1k/cpu.h	537;"	d
SET_H_SYS_GPR290	sim/or1k/cpu.h	1842;"	d
SET_H_SYS_GPR291	sim/or1k/cpu.h	1847;"	d
SET_H_SYS_GPR292	sim/or1k/cpu.h	1852;"	d
SET_H_SYS_GPR293	sim/or1k/cpu.h	1857;"	d
SET_H_SYS_GPR294	sim/or1k/cpu.h	1862;"	d
SET_H_SYS_GPR295	sim/or1k/cpu.h	1867;"	d
SET_H_SYS_GPR296	sim/or1k/cpu.h	1872;"	d
SET_H_SYS_GPR297	sim/or1k/cpu.h	1877;"	d
SET_H_SYS_GPR298	sim/or1k/cpu.h	1882;"	d
SET_H_SYS_GPR299	sim/or1k/cpu.h	1887;"	d
SET_H_SYS_GPR3	sim/or1k/cpu.h	407;"	d
SET_H_SYS_GPR30	sim/or1k/cpu.h	542;"	d
SET_H_SYS_GPR300	sim/or1k/cpu.h	1892;"	d
SET_H_SYS_GPR301	sim/or1k/cpu.h	1897;"	d
SET_H_SYS_GPR302	sim/or1k/cpu.h	1902;"	d
SET_H_SYS_GPR303	sim/or1k/cpu.h	1907;"	d
SET_H_SYS_GPR304	sim/or1k/cpu.h	1912;"	d
SET_H_SYS_GPR305	sim/or1k/cpu.h	1917;"	d
SET_H_SYS_GPR306	sim/or1k/cpu.h	1922;"	d
SET_H_SYS_GPR307	sim/or1k/cpu.h	1927;"	d
SET_H_SYS_GPR308	sim/or1k/cpu.h	1932;"	d
SET_H_SYS_GPR309	sim/or1k/cpu.h	1937;"	d
SET_H_SYS_GPR31	sim/or1k/cpu.h	547;"	d
SET_H_SYS_GPR310	sim/or1k/cpu.h	1942;"	d
SET_H_SYS_GPR311	sim/or1k/cpu.h	1947;"	d
SET_H_SYS_GPR312	sim/or1k/cpu.h	1952;"	d
SET_H_SYS_GPR313	sim/or1k/cpu.h	1957;"	d
SET_H_SYS_GPR314	sim/or1k/cpu.h	1962;"	d
SET_H_SYS_GPR315	sim/or1k/cpu.h	1967;"	d
SET_H_SYS_GPR316	sim/or1k/cpu.h	1972;"	d
SET_H_SYS_GPR317	sim/or1k/cpu.h	1977;"	d
SET_H_SYS_GPR318	sim/or1k/cpu.h	1982;"	d
SET_H_SYS_GPR319	sim/or1k/cpu.h	1987;"	d
SET_H_SYS_GPR32	sim/or1k/cpu.h	552;"	d
SET_H_SYS_GPR320	sim/or1k/cpu.h	1992;"	d
SET_H_SYS_GPR321	sim/or1k/cpu.h	1997;"	d
SET_H_SYS_GPR322	sim/or1k/cpu.h	2002;"	d
SET_H_SYS_GPR323	sim/or1k/cpu.h	2007;"	d
SET_H_SYS_GPR324	sim/or1k/cpu.h	2012;"	d
SET_H_SYS_GPR325	sim/or1k/cpu.h	2017;"	d
SET_H_SYS_GPR326	sim/or1k/cpu.h	2022;"	d
SET_H_SYS_GPR327	sim/or1k/cpu.h	2027;"	d
SET_H_SYS_GPR328	sim/or1k/cpu.h	2032;"	d
SET_H_SYS_GPR329	sim/or1k/cpu.h	2037;"	d
SET_H_SYS_GPR33	sim/or1k/cpu.h	557;"	d
SET_H_SYS_GPR330	sim/or1k/cpu.h	2042;"	d
SET_H_SYS_GPR331	sim/or1k/cpu.h	2047;"	d
SET_H_SYS_GPR332	sim/or1k/cpu.h	2052;"	d
SET_H_SYS_GPR333	sim/or1k/cpu.h	2057;"	d
SET_H_SYS_GPR334	sim/or1k/cpu.h	2062;"	d
SET_H_SYS_GPR335	sim/or1k/cpu.h	2067;"	d
SET_H_SYS_GPR336	sim/or1k/cpu.h	2072;"	d
SET_H_SYS_GPR337	sim/or1k/cpu.h	2077;"	d
SET_H_SYS_GPR338	sim/or1k/cpu.h	2082;"	d
SET_H_SYS_GPR339	sim/or1k/cpu.h	2087;"	d
SET_H_SYS_GPR34	sim/or1k/cpu.h	562;"	d
SET_H_SYS_GPR340	sim/or1k/cpu.h	2092;"	d
SET_H_SYS_GPR341	sim/or1k/cpu.h	2097;"	d
SET_H_SYS_GPR342	sim/or1k/cpu.h	2102;"	d
SET_H_SYS_GPR343	sim/or1k/cpu.h	2107;"	d
SET_H_SYS_GPR344	sim/or1k/cpu.h	2112;"	d
SET_H_SYS_GPR345	sim/or1k/cpu.h	2117;"	d
SET_H_SYS_GPR346	sim/or1k/cpu.h	2122;"	d
SET_H_SYS_GPR347	sim/or1k/cpu.h	2127;"	d
SET_H_SYS_GPR348	sim/or1k/cpu.h	2132;"	d
SET_H_SYS_GPR349	sim/or1k/cpu.h	2137;"	d
SET_H_SYS_GPR35	sim/or1k/cpu.h	567;"	d
SET_H_SYS_GPR350	sim/or1k/cpu.h	2142;"	d
SET_H_SYS_GPR351	sim/or1k/cpu.h	2147;"	d
SET_H_SYS_GPR352	sim/or1k/cpu.h	2152;"	d
SET_H_SYS_GPR353	sim/or1k/cpu.h	2157;"	d
SET_H_SYS_GPR354	sim/or1k/cpu.h	2162;"	d
SET_H_SYS_GPR355	sim/or1k/cpu.h	2167;"	d
SET_H_SYS_GPR356	sim/or1k/cpu.h	2172;"	d
SET_H_SYS_GPR357	sim/or1k/cpu.h	2177;"	d
SET_H_SYS_GPR358	sim/or1k/cpu.h	2182;"	d
SET_H_SYS_GPR359	sim/or1k/cpu.h	2187;"	d
SET_H_SYS_GPR36	sim/or1k/cpu.h	572;"	d
SET_H_SYS_GPR360	sim/or1k/cpu.h	2192;"	d
SET_H_SYS_GPR361	sim/or1k/cpu.h	2197;"	d
SET_H_SYS_GPR362	sim/or1k/cpu.h	2202;"	d
SET_H_SYS_GPR363	sim/or1k/cpu.h	2207;"	d
SET_H_SYS_GPR364	sim/or1k/cpu.h	2212;"	d
SET_H_SYS_GPR365	sim/or1k/cpu.h	2217;"	d
SET_H_SYS_GPR366	sim/or1k/cpu.h	2222;"	d
SET_H_SYS_GPR367	sim/or1k/cpu.h	2227;"	d
SET_H_SYS_GPR368	sim/or1k/cpu.h	2232;"	d
SET_H_SYS_GPR369	sim/or1k/cpu.h	2237;"	d
SET_H_SYS_GPR37	sim/or1k/cpu.h	577;"	d
SET_H_SYS_GPR370	sim/or1k/cpu.h	2242;"	d
SET_H_SYS_GPR371	sim/or1k/cpu.h	2247;"	d
SET_H_SYS_GPR372	sim/or1k/cpu.h	2252;"	d
SET_H_SYS_GPR373	sim/or1k/cpu.h	2257;"	d
SET_H_SYS_GPR374	sim/or1k/cpu.h	2262;"	d
SET_H_SYS_GPR375	sim/or1k/cpu.h	2267;"	d
SET_H_SYS_GPR376	sim/or1k/cpu.h	2272;"	d
SET_H_SYS_GPR377	sim/or1k/cpu.h	2277;"	d
SET_H_SYS_GPR378	sim/or1k/cpu.h	2282;"	d
SET_H_SYS_GPR379	sim/or1k/cpu.h	2287;"	d
SET_H_SYS_GPR38	sim/or1k/cpu.h	582;"	d
SET_H_SYS_GPR380	sim/or1k/cpu.h	2292;"	d
SET_H_SYS_GPR381	sim/or1k/cpu.h	2297;"	d
SET_H_SYS_GPR382	sim/or1k/cpu.h	2302;"	d
SET_H_SYS_GPR383	sim/or1k/cpu.h	2307;"	d
SET_H_SYS_GPR384	sim/or1k/cpu.h	2312;"	d
SET_H_SYS_GPR385	sim/or1k/cpu.h	2317;"	d
SET_H_SYS_GPR386	sim/or1k/cpu.h	2322;"	d
SET_H_SYS_GPR387	sim/or1k/cpu.h	2327;"	d
SET_H_SYS_GPR388	sim/or1k/cpu.h	2332;"	d
SET_H_SYS_GPR389	sim/or1k/cpu.h	2337;"	d
SET_H_SYS_GPR39	sim/or1k/cpu.h	587;"	d
SET_H_SYS_GPR390	sim/or1k/cpu.h	2342;"	d
SET_H_SYS_GPR391	sim/or1k/cpu.h	2347;"	d
SET_H_SYS_GPR392	sim/or1k/cpu.h	2352;"	d
SET_H_SYS_GPR393	sim/or1k/cpu.h	2357;"	d
SET_H_SYS_GPR394	sim/or1k/cpu.h	2362;"	d
SET_H_SYS_GPR395	sim/or1k/cpu.h	2367;"	d
SET_H_SYS_GPR396	sim/or1k/cpu.h	2372;"	d
SET_H_SYS_GPR397	sim/or1k/cpu.h	2377;"	d
SET_H_SYS_GPR398	sim/or1k/cpu.h	2382;"	d
SET_H_SYS_GPR399	sim/or1k/cpu.h	2387;"	d
SET_H_SYS_GPR4	sim/or1k/cpu.h	412;"	d
SET_H_SYS_GPR40	sim/or1k/cpu.h	592;"	d
SET_H_SYS_GPR400	sim/or1k/cpu.h	2392;"	d
SET_H_SYS_GPR401	sim/or1k/cpu.h	2397;"	d
SET_H_SYS_GPR402	sim/or1k/cpu.h	2402;"	d
SET_H_SYS_GPR403	sim/or1k/cpu.h	2407;"	d
SET_H_SYS_GPR404	sim/or1k/cpu.h	2412;"	d
SET_H_SYS_GPR405	sim/or1k/cpu.h	2417;"	d
SET_H_SYS_GPR406	sim/or1k/cpu.h	2422;"	d
SET_H_SYS_GPR407	sim/or1k/cpu.h	2427;"	d
SET_H_SYS_GPR408	sim/or1k/cpu.h	2432;"	d
SET_H_SYS_GPR409	sim/or1k/cpu.h	2437;"	d
SET_H_SYS_GPR41	sim/or1k/cpu.h	597;"	d
SET_H_SYS_GPR410	sim/or1k/cpu.h	2442;"	d
SET_H_SYS_GPR411	sim/or1k/cpu.h	2447;"	d
SET_H_SYS_GPR412	sim/or1k/cpu.h	2452;"	d
SET_H_SYS_GPR413	sim/or1k/cpu.h	2457;"	d
SET_H_SYS_GPR414	sim/or1k/cpu.h	2462;"	d
SET_H_SYS_GPR415	sim/or1k/cpu.h	2467;"	d
SET_H_SYS_GPR416	sim/or1k/cpu.h	2472;"	d
SET_H_SYS_GPR417	sim/or1k/cpu.h	2477;"	d
SET_H_SYS_GPR418	sim/or1k/cpu.h	2482;"	d
SET_H_SYS_GPR419	sim/or1k/cpu.h	2487;"	d
SET_H_SYS_GPR42	sim/or1k/cpu.h	602;"	d
SET_H_SYS_GPR420	sim/or1k/cpu.h	2492;"	d
SET_H_SYS_GPR421	sim/or1k/cpu.h	2497;"	d
SET_H_SYS_GPR422	sim/or1k/cpu.h	2502;"	d
SET_H_SYS_GPR423	sim/or1k/cpu.h	2507;"	d
SET_H_SYS_GPR424	sim/or1k/cpu.h	2512;"	d
SET_H_SYS_GPR425	sim/or1k/cpu.h	2517;"	d
SET_H_SYS_GPR426	sim/or1k/cpu.h	2522;"	d
SET_H_SYS_GPR427	sim/or1k/cpu.h	2527;"	d
SET_H_SYS_GPR428	sim/or1k/cpu.h	2532;"	d
SET_H_SYS_GPR429	sim/or1k/cpu.h	2537;"	d
SET_H_SYS_GPR43	sim/or1k/cpu.h	607;"	d
SET_H_SYS_GPR430	sim/or1k/cpu.h	2542;"	d
SET_H_SYS_GPR431	sim/or1k/cpu.h	2547;"	d
SET_H_SYS_GPR432	sim/or1k/cpu.h	2552;"	d
SET_H_SYS_GPR433	sim/or1k/cpu.h	2557;"	d
SET_H_SYS_GPR434	sim/or1k/cpu.h	2562;"	d
SET_H_SYS_GPR435	sim/or1k/cpu.h	2567;"	d
SET_H_SYS_GPR436	sim/or1k/cpu.h	2572;"	d
SET_H_SYS_GPR437	sim/or1k/cpu.h	2577;"	d
SET_H_SYS_GPR438	sim/or1k/cpu.h	2582;"	d
SET_H_SYS_GPR439	sim/or1k/cpu.h	2587;"	d
SET_H_SYS_GPR44	sim/or1k/cpu.h	612;"	d
SET_H_SYS_GPR440	sim/or1k/cpu.h	2592;"	d
SET_H_SYS_GPR441	sim/or1k/cpu.h	2597;"	d
SET_H_SYS_GPR442	sim/or1k/cpu.h	2602;"	d
SET_H_SYS_GPR443	sim/or1k/cpu.h	2607;"	d
SET_H_SYS_GPR444	sim/or1k/cpu.h	2612;"	d
SET_H_SYS_GPR445	sim/or1k/cpu.h	2617;"	d
SET_H_SYS_GPR446	sim/or1k/cpu.h	2622;"	d
SET_H_SYS_GPR447	sim/or1k/cpu.h	2627;"	d
SET_H_SYS_GPR448	sim/or1k/cpu.h	2632;"	d
SET_H_SYS_GPR449	sim/or1k/cpu.h	2637;"	d
SET_H_SYS_GPR45	sim/or1k/cpu.h	617;"	d
SET_H_SYS_GPR450	sim/or1k/cpu.h	2642;"	d
SET_H_SYS_GPR451	sim/or1k/cpu.h	2647;"	d
SET_H_SYS_GPR452	sim/or1k/cpu.h	2652;"	d
SET_H_SYS_GPR453	sim/or1k/cpu.h	2657;"	d
SET_H_SYS_GPR454	sim/or1k/cpu.h	2662;"	d
SET_H_SYS_GPR455	sim/or1k/cpu.h	2667;"	d
SET_H_SYS_GPR456	sim/or1k/cpu.h	2672;"	d
SET_H_SYS_GPR457	sim/or1k/cpu.h	2677;"	d
SET_H_SYS_GPR458	sim/or1k/cpu.h	2682;"	d
SET_H_SYS_GPR459	sim/or1k/cpu.h	2687;"	d
SET_H_SYS_GPR46	sim/or1k/cpu.h	622;"	d
SET_H_SYS_GPR460	sim/or1k/cpu.h	2692;"	d
SET_H_SYS_GPR461	sim/or1k/cpu.h	2697;"	d
SET_H_SYS_GPR462	sim/or1k/cpu.h	2702;"	d
SET_H_SYS_GPR463	sim/or1k/cpu.h	2707;"	d
SET_H_SYS_GPR464	sim/or1k/cpu.h	2712;"	d
SET_H_SYS_GPR465	sim/or1k/cpu.h	2717;"	d
SET_H_SYS_GPR466	sim/or1k/cpu.h	2722;"	d
SET_H_SYS_GPR467	sim/or1k/cpu.h	2727;"	d
SET_H_SYS_GPR468	sim/or1k/cpu.h	2732;"	d
SET_H_SYS_GPR469	sim/or1k/cpu.h	2737;"	d
SET_H_SYS_GPR47	sim/or1k/cpu.h	627;"	d
SET_H_SYS_GPR470	sim/or1k/cpu.h	2742;"	d
SET_H_SYS_GPR471	sim/or1k/cpu.h	2747;"	d
SET_H_SYS_GPR472	sim/or1k/cpu.h	2752;"	d
SET_H_SYS_GPR473	sim/or1k/cpu.h	2757;"	d
SET_H_SYS_GPR474	sim/or1k/cpu.h	2762;"	d
SET_H_SYS_GPR475	sim/or1k/cpu.h	2767;"	d
SET_H_SYS_GPR476	sim/or1k/cpu.h	2772;"	d
SET_H_SYS_GPR477	sim/or1k/cpu.h	2777;"	d
SET_H_SYS_GPR478	sim/or1k/cpu.h	2782;"	d
SET_H_SYS_GPR479	sim/or1k/cpu.h	2787;"	d
SET_H_SYS_GPR48	sim/or1k/cpu.h	632;"	d
SET_H_SYS_GPR480	sim/or1k/cpu.h	2792;"	d
SET_H_SYS_GPR481	sim/or1k/cpu.h	2797;"	d
SET_H_SYS_GPR482	sim/or1k/cpu.h	2802;"	d
SET_H_SYS_GPR483	sim/or1k/cpu.h	2807;"	d
SET_H_SYS_GPR484	sim/or1k/cpu.h	2812;"	d
SET_H_SYS_GPR485	sim/or1k/cpu.h	2817;"	d
SET_H_SYS_GPR486	sim/or1k/cpu.h	2822;"	d
SET_H_SYS_GPR487	sim/or1k/cpu.h	2827;"	d
SET_H_SYS_GPR488	sim/or1k/cpu.h	2832;"	d
SET_H_SYS_GPR489	sim/or1k/cpu.h	2837;"	d
SET_H_SYS_GPR49	sim/or1k/cpu.h	637;"	d
SET_H_SYS_GPR490	sim/or1k/cpu.h	2842;"	d
SET_H_SYS_GPR491	sim/or1k/cpu.h	2847;"	d
SET_H_SYS_GPR492	sim/or1k/cpu.h	2852;"	d
SET_H_SYS_GPR493	sim/or1k/cpu.h	2857;"	d
SET_H_SYS_GPR494	sim/or1k/cpu.h	2862;"	d
SET_H_SYS_GPR495	sim/or1k/cpu.h	2867;"	d
SET_H_SYS_GPR496	sim/or1k/cpu.h	2872;"	d
SET_H_SYS_GPR497	sim/or1k/cpu.h	2877;"	d
SET_H_SYS_GPR498	sim/or1k/cpu.h	2882;"	d
SET_H_SYS_GPR499	sim/or1k/cpu.h	2887;"	d
SET_H_SYS_GPR5	sim/or1k/cpu.h	417;"	d
SET_H_SYS_GPR50	sim/or1k/cpu.h	642;"	d
SET_H_SYS_GPR500	sim/or1k/cpu.h	2892;"	d
SET_H_SYS_GPR501	sim/or1k/cpu.h	2897;"	d
SET_H_SYS_GPR502	sim/or1k/cpu.h	2902;"	d
SET_H_SYS_GPR503	sim/or1k/cpu.h	2907;"	d
SET_H_SYS_GPR504	sim/or1k/cpu.h	2912;"	d
SET_H_SYS_GPR505	sim/or1k/cpu.h	2917;"	d
SET_H_SYS_GPR506	sim/or1k/cpu.h	2922;"	d
SET_H_SYS_GPR507	sim/or1k/cpu.h	2927;"	d
SET_H_SYS_GPR508	sim/or1k/cpu.h	2932;"	d
SET_H_SYS_GPR509	sim/or1k/cpu.h	2937;"	d
SET_H_SYS_GPR51	sim/or1k/cpu.h	647;"	d
SET_H_SYS_GPR510	sim/or1k/cpu.h	2942;"	d
SET_H_SYS_GPR511	sim/or1k/cpu.h	2947;"	d
SET_H_SYS_GPR52	sim/or1k/cpu.h	652;"	d
SET_H_SYS_GPR53	sim/or1k/cpu.h	657;"	d
SET_H_SYS_GPR54	sim/or1k/cpu.h	662;"	d
SET_H_SYS_GPR55	sim/or1k/cpu.h	667;"	d
SET_H_SYS_GPR56	sim/or1k/cpu.h	672;"	d
SET_H_SYS_GPR57	sim/or1k/cpu.h	677;"	d
SET_H_SYS_GPR58	sim/or1k/cpu.h	682;"	d
SET_H_SYS_GPR59	sim/or1k/cpu.h	687;"	d
SET_H_SYS_GPR6	sim/or1k/cpu.h	422;"	d
SET_H_SYS_GPR60	sim/or1k/cpu.h	692;"	d
SET_H_SYS_GPR61	sim/or1k/cpu.h	697;"	d
SET_H_SYS_GPR62	sim/or1k/cpu.h	702;"	d
SET_H_SYS_GPR63	sim/or1k/cpu.h	707;"	d
SET_H_SYS_GPR64	sim/or1k/cpu.h	712;"	d
SET_H_SYS_GPR65	sim/or1k/cpu.h	717;"	d
SET_H_SYS_GPR66	sim/or1k/cpu.h	722;"	d
SET_H_SYS_GPR67	sim/or1k/cpu.h	727;"	d
SET_H_SYS_GPR68	sim/or1k/cpu.h	732;"	d
SET_H_SYS_GPR69	sim/or1k/cpu.h	737;"	d
SET_H_SYS_GPR7	sim/or1k/cpu.h	427;"	d
SET_H_SYS_GPR70	sim/or1k/cpu.h	742;"	d
SET_H_SYS_GPR71	sim/or1k/cpu.h	747;"	d
SET_H_SYS_GPR72	sim/or1k/cpu.h	752;"	d
SET_H_SYS_GPR73	sim/or1k/cpu.h	757;"	d
SET_H_SYS_GPR74	sim/or1k/cpu.h	762;"	d
SET_H_SYS_GPR75	sim/or1k/cpu.h	767;"	d
SET_H_SYS_GPR76	sim/or1k/cpu.h	772;"	d
SET_H_SYS_GPR77	sim/or1k/cpu.h	777;"	d
SET_H_SYS_GPR78	sim/or1k/cpu.h	782;"	d
SET_H_SYS_GPR79	sim/or1k/cpu.h	787;"	d
SET_H_SYS_GPR8	sim/or1k/cpu.h	432;"	d
SET_H_SYS_GPR80	sim/or1k/cpu.h	792;"	d
SET_H_SYS_GPR81	sim/or1k/cpu.h	797;"	d
SET_H_SYS_GPR82	sim/or1k/cpu.h	802;"	d
SET_H_SYS_GPR83	sim/or1k/cpu.h	807;"	d
SET_H_SYS_GPR84	sim/or1k/cpu.h	812;"	d
SET_H_SYS_GPR85	sim/or1k/cpu.h	817;"	d
SET_H_SYS_GPR86	sim/or1k/cpu.h	822;"	d
SET_H_SYS_GPR87	sim/or1k/cpu.h	827;"	d
SET_H_SYS_GPR88	sim/or1k/cpu.h	832;"	d
SET_H_SYS_GPR89	sim/or1k/cpu.h	837;"	d
SET_H_SYS_GPR9	sim/or1k/cpu.h	437;"	d
SET_H_SYS_GPR90	sim/or1k/cpu.h	842;"	d
SET_H_SYS_GPR91	sim/or1k/cpu.h	847;"	d
SET_H_SYS_GPR92	sim/or1k/cpu.h	852;"	d
SET_H_SYS_GPR93	sim/or1k/cpu.h	857;"	d
SET_H_SYS_GPR94	sim/or1k/cpu.h	862;"	d
SET_H_SYS_GPR95	sim/or1k/cpu.h	867;"	d
SET_H_SYS_GPR96	sim/or1k/cpu.h	872;"	d
SET_H_SYS_GPR97	sim/or1k/cpu.h	877;"	d
SET_H_SYS_GPR98	sim/or1k/cpu.h	882;"	d
SET_H_SYS_GPR99	sim/or1k/cpu.h	887;"	d
SET_H_SYS_ICCFGR	sim/or1k/cpu.h	117;"	d
SET_H_SYS_IMMUCFGR	sim/or1k/cpu.h	107;"	d
SET_H_SYS_NPC	sim/or1k/cpu.h	132;"	d
SET_H_SYS_PCCFGR	sim/or1k/cpu.h	127;"	d
SET_H_SYS_PPC	sim/or1k/cpu.h	142;"	d
SET_H_SYS_SR	sim/or1k/cpu.h	137;"	d
SET_H_SYS_SR_CE	sim/or1k/cpu.h	3122;"	d
SET_H_SYS_SR_CID	sim/or1k/cpu.h	3167;"	d
SET_H_SYS_SR_CY	sim/or1k/cpu.h	3132;"	d
SET_H_SYS_SR_DCE	sim/or1k/cpu.h	3097;"	d
SET_H_SYS_SR_DME	sim/or1k/cpu.h	3107;"	d
SET_H_SYS_SR_DSX	sim/or1k/cpu.h	3147;"	d
SET_H_SYS_SR_EPH	sim/or1k/cpu.h	3152;"	d
SET_H_SYS_SR_F	sim/or1k/cpu.h	3127;"	d
SET_H_SYS_SR_FO	sim/or1k/cpu.h	3157;"	d
SET_H_SYS_SR_ICE	sim/or1k/cpu.h	3102;"	d
SET_H_SYS_SR_IEE	sim/or1k/cpu.h	3092;"	d
SET_H_SYS_SR_IME	sim/or1k/cpu.h	3112;"	d
SET_H_SYS_SR_LEE	sim/or1k/cpu.h	3117;"	d
SET_H_SYS_SR_OV	sim/or1k/cpu.h	3137;"	d
SET_H_SYS_SR_OVE	sim/or1k/cpu.h	3142;"	d
SET_H_SYS_SR_SM	sim/or1k/cpu.h	3082;"	d
SET_H_SYS_SR_SUMRA	sim/or1k/cpu.h	3162;"	d
SET_H_SYS_SR_TEE	sim/or1k/cpu.h	3087;"	d
SET_H_SYS_UPR	sim/or1k/cpu.h	92;"	d
SET_H_SYS_UPR_CUP	sim/or1k/cpu.h	3037;"	d
SET_H_SYS_UPR_DCP	sim/or1k/cpu.h	2987;"	d
SET_H_SYS_UPR_DMP	sim/or1k/cpu.h	2997;"	d
SET_H_SYS_UPR_DUP	sim/or1k/cpu.h	3012;"	d
SET_H_SYS_UPR_ICP	sim/or1k/cpu.h	2992;"	d
SET_H_SYS_UPR_IMP	sim/or1k/cpu.h	3007;"	d
SET_H_SYS_UPR_MP	sim/or1k/cpu.h	3002;"	d
SET_H_SYS_UPR_PCUP	sim/or1k/cpu.h	3017;"	d
SET_H_SYS_UPR_PICP	sim/or1k/cpu.h	3022;"	d
SET_H_SYS_UPR_PMP	sim/or1k/cpu.h	3027;"	d
SET_H_SYS_UPR_TTP	sim/or1k/cpu.h	3032;"	d
SET_H_SYS_UPR_UP	sim/or1k/cpu.h	2982;"	d
SET_H_SYS_VR	sim/or1k/cpu.h	87;"	d
SET_H_SYS_VR_CFG	sim/or1k/cpu.h	2972;"	d
SET_H_SYS_VR_REV	sim/or1k/cpu.h	2967;"	d
SET_H_SYS_VR_VER	sim/or1k/cpu.h	2977;"	d
SET_H_SZBIT	sim/sh64/cpu.h	142;"	d
SET_H_TBIT	sim/sh64/cpu.h	245;"	d
SET_H_TBR_TBA	sim/frv/cpu.h	110;"	d
SET_H_TBR_TT	sim/frv/cpu.h	114;"	d
SET_H_TICK_TTMR	sim/or1k/cpu.h	2962;"	d
SET_H_TR	sim/sh64/cpu.h	117;"	d
SET_H_UBIT	sim/cris/cpuv10.h	203;"	d
SET_H_UBIT	sim/cris/cpuv32.h	305;"	d
SET_H_UBIT_PRE_V32	sim/cris/cpuv10.h	112;"	d
SET_H_UBIT_V32	sim/cris/cpuv32.h	154;"	d
SET_H_V32_NON_V32	sim/cris/cpuv10.h	128;"	d
SET_H_V32_V32	sim/cris/cpuv32.h	235;"	d
SET_H_VBIT	sim/cris/cpuv10.h	88;"	d
SET_H_VBIT	sim/cris/cpuv32.h	122;"	d
SET_H_VBIT_MOVE	sim/cris/cpuv10.h	168;"	d
SET_H_VBIT_MOVE	sim/cris/cpuv32.h	270;"	d
SET_H_VBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	173;"	d
SET_H_VBIT_MOVE_V32	sim/cris/cpuv32.h	275;"	d
SET_H_VBR	sim/sh64/cpu.h	225;"	d
SET_H_XBIT	sim/cris/cpuv10.h	100;"	d
SET_H_XBIT	sim/cris/cpuv32.h	134;"	d
SET_H_XD	sim/sh64/cpu.h	210;"	d
SET_H_XF	sim/sh64/cpu.h	205;"	d
SET_H_ZBIT	sim/cris/cpuv10.h	92;"	d
SET_H_ZBIT	sim/cris/cpuv32.h	126;"	d
SET_H_ZBIT_MOVE	sim/cris/cpuv10.h	178;"	d
SET_H_ZBIT_MOVE	sim/cris/cpuv32.h	280;"	d
SET_H_ZBIT_MOVE_PRE_V32	sim/cris/cpuv10.h	183;"	d
SET_H_ZBIT_MOVE_V32	sim/cris/cpuv32.h	285;"	d
SET_I	opcodes/m68hc11-opc.c	64;"	d	file:
SET_I	opcodes/xgate-opc.c	65;"	d	file:
SET_I	sim/m68hc11/gencode.c	64;"	d	file:
SET_IBA	sim/cr16/cr16_sim.h	358;"	d
SET_IBA	sim/d10v/d10v_sim.h	386;"	d
SET_INSN_COUNT	sim/sh64/mloop-compact.c	161;"	d	file:
SET_INSN_COUNT	sim/sh64/mloop-media.c	161;"	d	file:
SET_INSN_FIELD	include/opcode/pru.h	146;"	d
SET_INT32_FIELD	gdb/ctf.c	929;"	d	file:
SET_INTERWORK_FLAG	bfd/coff-arm.c	62;"	d	file:
SET_IREG	sim/bfin/bfin-sim.h	159;"	d
SET_ISR	sim/frv/frv-sim.h	421;"	d
SET_ISR_AEXC	sim/frv/frv-sim.h	430;"	d
SET_ISR_DTT	sim/frv/frv-sim.h	426;"	d
SET_ITMR_TIIE	sim/mips/dv-tx3904tmr.c	170;"	d	file:
SET_ITMR_TZCE	sim/mips/dv-tx3904tmr.c	172;"	d	file:
SET_IW_CUSTOM_A	include/opcode/nios2r1.h	101;"	d
SET_IW_CUSTOM_B	include/opcode/nios2r1.h	108;"	d
SET_IW_CUSTOM_C	include/opcode/nios2r1.h	115;"	d
SET_IW_CUSTOM_N	include/opcode/nios2r1.h	143;"	d
SET_IW_CUSTOM_READA	include/opcode/nios2r1.h	122;"	d
SET_IW_CUSTOM_READB	include/opcode/nios2r1.h	129;"	d
SET_IW_CUSTOM_READC	include/opcode/nios2r1.h	136;"	d
SET_IW_F1I5_B	include/opcode/nios2r2.h	544;"	d
SET_IW_F1I5_IMM5	include/opcode/nios2r2.h	537;"	d
SET_IW_F1X1_A	include/opcode/nios2r2.h	509;"	d
SET_IW_F1X1_RSV	include/opcode/nios2r2.h	516;"	d
SET_IW_F1X4I12_A	include/opcode/nios2r2.h	96;"	d
SET_IW_F1X4I12_IMM12	include/opcode/nios2r2.h	110;"	d
SET_IW_F1X4I12_X	include/opcode/nios2r2.h	103;"	d
SET_IW_F1X4L17_A	include/opcode/nios2r2.h	117;"	d
SET_IW_F1X4L17_ID	include/opcode/nios2r2.h	124;"	d
SET_IW_F1X4L17_PC	include/opcode/nios2r2.h	145;"	d
SET_IW_F1X4L17_REGMASK	include/opcode/nios2r2.h	159;"	d
SET_IW_F1X4L17_RS	include/opcode/nios2r2.h	138;"	d
SET_IW_F1X4L17_RSV	include/opcode/nios2r2.h	152;"	d
SET_IW_F1X4L17_WB	include/opcode/nios2r2.h	131;"	d
SET_IW_F2I16_A	include/opcode/nios2r2.h	46;"	d
SET_IW_F2I16_B	include/opcode/nios2r2.h	53;"	d
SET_IW_F2I16_IMM16	include/opcode/nios2r2.h	60;"	d
SET_IW_F2X4I12_A	include/opcode/nios2r2.h	75;"	d
SET_IW_F2X4I12_B	include/opcode/nios2r2.h	82;"	d
SET_IW_F2X4I12_IMM12	include/opcode/nios2r2.h	89;"	d
SET_IW_F2X6L10_A	include/opcode/nios2r2.h	203;"	d
SET_IW_F2X6L10_B	include/opcode/nios2r2.h	210;"	d
SET_IW_F2X6L10_LSB	include/opcode/nios2r2.h	217;"	d
SET_IW_F2X6L10_MSB	include/opcode/nios2r2.h	224;"	d
SET_IW_F2_A	include/opcode/nios2r2.h	551;"	d
SET_IW_F2_B	include/opcode/nios2r2.h	558;"	d
SET_IW_F3X6L5_A	include/opcode/nios2r2.h	175;"	d
SET_IW_F3X6L5_B	include/opcode/nios2r2.h	182;"	d
SET_IW_F3X6L5_C	include/opcode/nios2r2.h	189;"	d
SET_IW_F3X6L5_IMM5	include/opcode/nios2r2.h	196;"	d
SET_IW_F3X8_A	include/opcode/nios2r2.h	231;"	d
SET_IW_F3X8_B	include/opcode/nios2r2.h	238;"	d
SET_IW_F3X8_C	include/opcode/nios2r2.h	245;"	d
SET_IW_F3X8_N	include/opcode/nios2r2.h	273;"	d
SET_IW_F3X8_READA	include/opcode/nios2r2.h	252;"	d
SET_IW_F3X8_READB	include/opcode/nios2r2.h	259;"	d
SET_IW_F3X8_READC	include/opcode/nios2r2.h	266;"	d
SET_IW_I10_IMM10	include/opcode/nios2r2.h	282;"	d
SET_IW_I12_X	include/opcode/nios2r2.h	68;"	d
SET_IW_I_A	include/opcode/nios2r1.h	38;"	d
SET_IW_I_B	include/opcode/nios2r1.h	45;"	d
SET_IW_I_IMM16	include/opcode/nios2r1.h	52;"	d
SET_IW_J_IMM26	include/opcode/nios2r1.h	94;"	d
SET_IW_L26_IMM26	include/opcode/nios2r2.h	39;"	d
SET_IW_L5I4X1_CS	include/opcode/nios2r2.h	387;"	d
SET_IW_L5I4X1_FP	include/opcode/nios2r2.h	380;"	d
SET_IW_L5I4X1_IMM4	include/opcode/nios2r2.h	366;"	d
SET_IW_L5I4X1_REGRANGE	include/opcode/nios2r2.h	373;"	d
SET_IW_L5I4X1_X	include/opcode/nios2r2.h	394;"	d
SET_IW_OPX_X	include/opcode/nios2r2.h	167;"	d
SET_IW_R1_OP	include/opcode/nios2r1.h	31;"	d
SET_IW_R2_OP	include/opcode/nios2r2.h	32;"	d
SET_IW_R_A	include/opcode/nios2r1.h	59;"	d
SET_IW_R_B	include/opcode/nios2r1.h	66;"	d
SET_IW_R_C	include/opcode/nios2r1.h	73;"	d
SET_IW_R_IMM5	include/opcode/nios2r1.h	87;"	d
SET_IW_R_N_X	include/opcode/nios2r2.h	488;"	d
SET_IW_R_OPX	include/opcode/nios2r1.h	80;"	d
SET_IW_T1I7_A3	include/opcode/nios2r2.h	289;"	d
SET_IW_T1I7_IMM7	include/opcode/nios2r2.h	296;"	d
SET_IW_T1X1I6_A3	include/opcode/nios2r2.h	324;"	d
SET_IW_T1X1I6_IMM6	include/opcode/nios2r2.h	331;"	d
SET_IW_T1X1I6_X	include/opcode/nios2r2.h	338;"	d
SET_IW_T2I4_A3	include/opcode/nios2r2.h	303;"	d
SET_IW_T2I4_B3	include/opcode/nios2r2.h	310;"	d
SET_IW_T2I4_IMM4	include/opcode/nios2r2.h	317;"	d
SET_IW_T2X1I3_A3	include/opcode/nios2r2.h	429;"	d
SET_IW_T2X1I3_B3	include/opcode/nios2r2.h	436;"	d
SET_IW_T2X1I3_IMM3	include/opcode/nios2r2.h	443;"	d
SET_IW_T2X1I3_X	include/opcode/nios2r2.h	450;"	d
SET_IW_T2X1L3_A3	include/opcode/nios2r2.h	401;"	d
SET_IW_T2X1L3_B3	include/opcode/nios2r2.h	408;"	d
SET_IW_T2X1L3_SHAMT	include/opcode/nios2r2.h	415;"	d
SET_IW_T2X1L3_X	include/opcode/nios2r2.h	422;"	d
SET_IW_T2X3_A3	include/opcode/nios2r2.h	495;"	d
SET_IW_T2X3_B3	include/opcode/nios2r2.h	502;"	d
SET_IW_T3X1_A3	include/opcode/nios2r2.h	457;"	d
SET_IW_T3X1_B3	include/opcode/nios2r2.h	464;"	d
SET_IW_T3X1_C3	include/opcode/nios2r2.h	471;"	d
SET_IW_T3X1_X	include/opcode/nios2r2.h	478;"	d
SET_IW_X1I7_IMM7	include/opcode/nios2r2.h	345;"	d
SET_IW_X1I7_RSV	include/opcode/nios2r2.h	352;"	d
SET_IW_X1I7_X	include/opcode/nios2r2.h	359;"	d
SET_IW_X2L5_IMM5	include/opcode/nios2r2.h	523;"	d
SET_IW_X2L5_RSV	include/opcode/nios2r2.h	530;"	d
SET_KSPREG	sim/bfin/bfin-sim.h	203;"	d
SET_LBREG	sim/bfin/bfin-sim.h	165;"	d
SET_LCREG	sim/bfin/bfin-sim.h	163;"	d
SET_LDST	sim/sh/interp.c	222;"	d	file:
SET_LIST_BIT	libiberty/regex.c	2148;"	d	file:
SET_LREG	sim/bfin/bfin-sim.h	162;"	d
SET_LTREG	sim/bfin/bfin-sim.h	164;"	d
SET_L_REG	sim/h8300/compile.c	1236;"	d	file:
SET_ME	sim/sh/interp.c	214;"	d	file:
SET_MEMORY_B	sim/h8300/compile.c	1274;"	d	file:
SET_MEMORY_L	sim/h8300/compile.c	1259;"	d	file:
SET_MEMORY_W	sim/h8300/compile.c	1267;"	d	file:
SET_MOD	sim/sh/interp.c	430;"	d	file:
SET_MODULE_PARSED	bfd/vms-alpha.c	4150;"	d	file:
SET_MOD_E	sim/cr16/cr16_sim.h	355;"	d
SET_MOD_E	sim/d10v/d10v_sim.h	383;"	d
SET_MOD_S	sim/cr16/cr16_sim.h	352;"	d
SET_MOD_S	sim/d10v/d10v_sim.h	380;"	d
SET_MREG	sim/bfin/bfin-sim.h	160;"	d
SET_MSR	sim/frv/frv-sim.h	595;"	d
SET_MSR_AOVF	sim/frv/frv-sim.h	599;"	d
SET_MSR_MTT	sim/frv/frv-sim.h	621;"	d
SET_MSR_OVF	sim/frv/frv-sim.h	604;"	d
SET_MSYMBOL_SIZE	gdb/symtab.h	691;"	d
SET_MSYMBOL_VALUE_ADDRESS	gdb/symtab.h	711;"	d
SET_MULTI_INSTRUCTION_BIT	include/opcode/bfin.h	28;"	d
SET_NEEAR	sim/frv/frv-sim.h	808;"	d
SET_NESR	sim/frv/frv-sim.h	766;"	d
SET_NESR_DAEC	sim/frv/frv-sim.h	794;"	d
SET_NESR_DRN	sim/frv/frv-sim.h	781;"	d
SET_NESR_EAV	sim/frv/frv-sim.h	774;"	d
SET_NESR_EC	sim/frv/frv-sim.h	804;"	d
SET_NESR_FR	sim/frv/frv-sim.h	777;"	d
SET_NESR_NEAN	sim/frv/frv-sim.h	789;"	d
SET_NESR_REC	sim/frv/frv-sim.h	799;"	d
SET_NESR_SIZE	sim/frv/frv-sim.h	785;"	d
SET_NESR_VALID	sim/frv/frv-sim.h	772;"	d
SET_NE_FLAG	sim/frv/frv-sim.h	833;"	d
SET_NE_FLAGS	sim/frv/frv-sim.h	818;"	d
SET_NIP	sim/sh/interp.c	689;"	d	file:
SET_PC	sim/cr16/cr16_sim.h	327;"	d
SET_PC	sim/d10v/d10v_sim.h	356;"	d
SET_PCREG	sim/bfin/bfin-sim.h	211;"	d
SET_PMGR_FFI	sim/mips/dv-tx3904tmr.c	181;"	d	file:
SET_PMGR_TPIAE	sim/mips/dv-tx3904tmr.c	179;"	d	file:
SET_PMGR_TPIBE	sim/mips/dv-tx3904tmr.c	177;"	d	file:
SET_PORT_A	sim/m68hc11/dv-m68hc11.c	/^  SET_PORT_A,$/;"	e	enum:__anon524	file:
SET_PORT_C	sim/m68hc11/dv-m68hc11.c	/^  SET_PORT_C,$/;"	e	enum:__anon524	file:
SET_PORT_D	sim/m68hc11/dv-m68hc11.c	/^  SET_PORT_D,$/;"	e	enum:__anon524	file:
SET_PREG	sim/bfin/bfin-sim.h	158;"	d
SET_PROCESSOR_MASK	include/opcode/v850.h	97;"	d
SET_PSR	sim/cr16/cr16_sim.h	283;"	d
SET_PSR_BIT	sim/cr16/cr16_sim.h	285;"	d
SET_PSR_C	sim/cr16/cr16_sim.h	321;"	d
SET_PSR_DB	sim/cr16/cr16_sim.h	294;"	d
SET_PSR_E	sim/cr16/cr16_sim.h	300;"	d
SET_PSR_ET	sim/frv/frv-sim.h	409;"	d
SET_PSR_F	sim/cr16/cr16_sim.h	309;"	d
SET_PSR_I	sim/cr16/cr16_sim.h	291;"	d
SET_PSR_L	sim/cr16/cr16_sim.h	315;"	d
SET_PSR_N	sim/cr16/cr16_sim.h	303;"	d
SET_PSR_P	sim/cr16/cr16_sim.h	297;"	d
SET_PSR_S	sim/frv/frv-sim.h	415;"	d
SET_PSR_SM	sim/cr16/cr16_sim.h	288;"	d
SET_PSR_T	sim/cr16/cr16_sim.h	318;"	d
SET_PSR_U	sim/cr16/cr16_sim.h	312;"	d
SET_PSR_Z	sim/cr16/cr16_sim.h	306;"	d
SET_PSW	sim/d10v/d10v_sim.h	312;"	d
SET_PSW_BIT	sim/d10v/d10v_sim.h	314;"	d
SET_PSW_C	sim/d10v/d10v_sim.h	350;"	d
SET_PSW_DB	sim/d10v/d10v_sim.h	323;"	d
SET_PSW_DM	sim/d10v/d10v_sim.h	326;"	d
SET_PSW_EA	sim/d10v/d10v_sim.h	320;"	d
SET_PSW_F0	sim/d10v/d10v_sim.h	344;"	d
SET_PSW_F1	sim/d10v/d10v_sim.h	347;"	d
SET_PSW_FX	sim/d10v/d10v_sim.h	338;"	d
SET_PSW_IE	sim/d10v/d10v_sim.h	329;"	d
SET_PSW_MD	sim/d10v/d10v_sim.h	335;"	d
SET_PSW_RP	sim/d10v/d10v_sim.h	332;"	d
SET_PSW_SM	sim/d10v/d10v_sim.h	317;"	d
SET_PSW_ST	sim/d10v/d10v_sim.h	341;"	d
SET_RC	sim/sh/interp.c	229;"	d	file:
SET_REGMAP	gdb/gdbserver/linux-s390-ipa.c	312;"	d	file:
SET_REGS_MATCHED	libiberty/regex.c	1820;"	d	file:
SET_RETEREG	sim/bfin/bfin-sim.h	210;"	d
SET_RETIREG	sim/bfin/bfin-sim.h	207;"	d
SET_RETNREG	sim/bfin/bfin-sim.h	209;"	d
SET_RETSREG	sim/bfin/bfin-sim.h	206;"	d
SET_RETXREG	sim/bfin/bfin-sim.h	208;"	d
SET_ROW	bfd/linker.c	/^  SET_ROW		\/* Member of set.  *\/$/;"	e	enum:link_row	file:
SET_RPT_C	sim/cr16/cr16_sim.h	343;"	d
SET_RPT_C	sim/d10v/d10v_sim.h	371;"	d
SET_RPT_E	sim/cr16/cr16_sim.h	349;"	d
SET_RPT_E	sim/d10v/d10v_sim.h	377;"	d
SET_RPT_S	sim/cr16/cr16_sim.h	346;"	d
SET_RPT_S	sim/d10v/d10v_sim.h	374;"	d
SET_RSTR_H	sim/frv/frv-sim.h	44;"	d
SET_RSTR_S	sim/frv/frv-sim.h	45;"	d
SET_Rn_BANK	sim/sh/interp.c	163;"	d	file:
SET_SEQSTATREG	sim/bfin/bfin-sim.h	220;"	d
SET_SIGS	gdb/infrun.c	321;"	d	file:
SET_SPECIAL	readline/rltty.c	785;"	d	file:
SET_SPECIAL	readline/rltty.c	790;"	d	file:
SET_SPREG	sim/bfin/bfin-sim.h	199;"	d
SET_SR	sim/sh/interp.c	227;"	d	file:
SET_SR_BIT	sim/sh/interp.c	200;"	d	file:
SET_SR_BO	sim/sh/interp.c	208;"	d	file:
SET_SR_CS	sim/sh/interp.c	209;"	d	file:
SET_SR_M	sim/sh/interp.c	218;"	d	file:
SET_SR_Q	sim/sh/interp.c	219;"	d	file:
SET_SR_S	sim/sh/interp.c	220;"	d	file:
SET_SR_T	sim/sh/interp.c	221;"	d	file:
SET_STRING_FIELD	gdb/ctf.c	1032;"	d	file:
SET_SYSCFGREG	sim/bfin/bfin-sim.h	205;"	d
SET_TISR_TIIS	sim/mips/dv-tx3904tmr.c	165;"	d	file:
SET_TISR_TPIAS	sim/mips/dv-tx3904tmr.c	164;"	d	file:
SET_TISR_TPIBS	sim/mips/dv-tx3904tmr.c	163;"	d	file:
SET_TISR_TWIS	sim/mips/dv-tx3904tmr.c	162;"	d	file:
SET_TYPE_FIELD_IGNORE	gdb/gdbtypes.h	1471;"	d
SET_TYPE_FIELD_PRIVATE	gdb/gdbtypes.h	1467;"	d
SET_TYPE_FIELD_PROTECTED	gdb/gdbtypes.h	1469;"	d
SET_TYPE_FIELD_VIRTUAL	gdb/gdbtypes.h	1473;"	d
SET_UNALLOCATED	bfd/coff-ppc.c	66;"	d	file:
SET_USPREG	sim/bfin/bfin-sim.h	204;"	d
SET_V	opcodes/m68hc11-opc.c	66;"	d	file:
SET_V	opcodes/xgate-opc.c	67;"	d	file:
SET_V	sim/m68hc11/gencode.c	66;"	d	file:
SET_VEC_ELEMENT	sim/aarch64/cpustate.c	496;"	d	file:
SET_WTMR_TWC	sim/mips/dv-tx3904tmr.c	188;"	d	file:
SET_WTMR_TWIE	sim/mips/dv-tx3904tmr.c	184;"	d	file:
SET_WTMR_WDIS	sim/mips/dv-tx3904tmr.c	186;"	d	file:
SET_W_REG	sim/h8300/compile.c	1234;"	d	file:
SET_XF	sim/sh/interp.c	425;"	d	file:
SET_XTENSA_PROP_ALIGNMENT	include/elf/xtensa.h	206;"	d
SET_XTENSA_PROP_BT_ALIGN	include/elf/xtensa.h	185;"	d
SET_Z_CHG_HNVC	opcodes/m68hc11-opc.c	69;"	d	file:
SET_Z_CHG_HNVC	opcodes/xgate-opc.c	70;"	d	file:
SET_Z_CHG_HNVC	sim/m68hc11/gencode.c	69;"	d	file:
SET_Z_CLR_NVC	opcodes/m68hc11-opc.c	67;"	d	file:
SET_Z_CLR_NVC	opcodes/xgate-opc.c	68;"	d	file:
SET_Z_CLR_NVC	sim/m68hc11/gencode.c	67;"	d	file:
SET_wCSSF	sim/arm/iwmmxt.c	113;"	d	file:
SET_wCSSFvec	sim/arm/iwmmxt.c	120;"	d	file:
SEVEN_BIT_DATA	gdb/stubs/sh-stub.c	1365;"	d	file:
SEVL	gdb/arch/aarch64-insn.h	/^  SEVL            = (5 << 5) | HINT,$/;"	e	enum:aarch64_opcodes
SEX	opcodes/sparc-dis.c	65;"	d	file:
SEXT	gdb/mep-tdep.c	1486;"	d	file:
SEXT	sim/common/sim-bits.h	596;"	d
SEXT	sim/common/sim-bits.h	602;"	d
SEXT	sim/sh/interp.c	672;"	d	file:
SEXT	sim/sh/interp.c	98;"	d	file:
SEXT10	opcodes/score-dis.c	726;"	d	file:
SEXT10	opcodes/score-dis.c	918;"	d	file:
SEXT12	sim/sh/interp.c	673;"	d	file:
SEXT16	sim/common/sim-bits.h	593;"	d
SEXT16	sim/common/sim-bits.h	599;"	d
SEXT16	sim/cr16/cr16_sim.h	368;"	d
SEXT16	sim/cr16/cr16_sim.h	380;"	d
SEXT16	sim/d10v/d10v_sim.h	395;"	d
SEXT16	sim/d10v/d10v_sim.h	408;"	d
SEXT17	bfd/elf32-v850.c	34;"	d	file:
SEXT20	opcodes/score-dis.c	717;"	d	file:
SEXT20	opcodes/score7-dis.c	578;"	d	file:
SEXT22	bfd/elf32-v850.c	37;"	d	file:
SEXT22	sim/v850/sim-main.h	373;"	d
SEXT24	sim/cr16/cr16_sim.h	383;"	d
SEXT3	sim/cr16/cr16_sim.h	371;"	d
SEXT3	sim/d10v/d10v_sim.h	399;"	d
SEXT3	sim/v850/sim-main.h	361;"	d
SEXT32	sim/common/sim-bits.h	594;"	d
SEXT32	sim/common/sim-bits.h	600;"	d
SEXT32	sim/cr16/cr16_sim.h	369;"	d
SEXT32	sim/cr16/cr16_sim.h	386;"	d
SEXT32	sim/d10v/d10v_sim.h	396;"	d
SEXT32	sim/d10v/d10v_sim.h	411;"	d
SEXT32	sim/sh/interp.c	678;"	d	file:
SEXT32	sim/sh/interp.c	99;"	d	file:
SEXT4	sim/cr16/cr16_sim.h	374;"	d
SEXT4	sim/d10v/d10v_sim.h	402;"	d
SEXT4	sim/v850/sim-main.h	364;"	d
SEXT40	sim/d10v/d10v_sim.h	414;"	d
SEXT40	sim/v850/sim-main.h	376;"	d
SEXT44	sim/d10v/d10v_sim.h	417;"	d
SEXT44	sim/v850/sim-main.h	381;"	d
SEXT5	sim/v850/sim-main.h	367;"	d
SEXT56	sim/d10v/d10v_sim.h	420;"	d
SEXT60	sim/d10v/d10v_sim.h	423;"	d
SEXT60	sim/v850/sim-main.h	386;"	d
SEXT64	sim/common/sim-bits.h	595;"	d
SEXT64	sim/common/sim-bits.h	601;"	d
SEXT8	sim/common/sim-bits.h	592;"	d
SEXT8	sim/common/sim-bits.h	598;"	d
SEXT8	sim/cr16/cr16_sim.h	367;"	d
SEXT8	sim/cr16/cr16_sim.h	377;"	d
SEXT8	sim/d10v/d10v_sim.h	394;"	d
SEXT8	sim/d10v/d10v_sim.h	405;"	d
SEXT9	opcodes/score7-dis.c	755;"	d	file:
SEXT9	sim/v850/sim-main.h	370;"	d
SEXTCHAR	sim/h8300/compile.c	471;"	d	file:
SEXTCHAR	sim/h8300/compile.c	475;"	d	file:
SEXTSHORT	sim/h8300/compile.c	480;"	d	file:
SEXTW	sim/sh/interp.c	674;"	d	file:
SE_ALL_BITS	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^#define SE_ALL_BITS 16$/;"	d
SE_ALL_BITS	sim/testsuite/sim/bfin/se_all32bitopcodes.S	/^#define SE_ALL_BITS 32$/;"	d
SE_ALL_BITS	sim/testsuite/sim/bfin/se_all64bitg0opcodes.S	/^#define SE_ALL_BITS 32$/;"	d
SE_ALL_BITS	sim/testsuite/sim/bfin/se_all64bitg1opcodes.S	/^#define SE_ALL_BITS 16$/;"	d
SE_ALL_BITS	sim/testsuite/sim/bfin/se_all64bitg2opcodes.S	/^#define SE_ALL_BITS 16$/;"	d
SE_ALL_NEW_INSN_STUB	sim/testsuite/sim/bfin/se_all16bitopcodes.S	/^#define SE_ALL_NEW_INSN_STUB$/;"	d
SE_IM5	opcodes/ppc-opc.c	2897;"	d	file:
SE_IM5_MASK	opcodes/ppc-opc.c	2900;"	d	file:
SE_R	opcodes/ppc-opc.c	2903;"	d	file:
SE_RR	opcodes/ppc-opc.c	2909;"	d	file:
SE_RR_MASK	opcodes/ppc-opc.c	2912;"	d	file:
SE_R_MASK	opcodes/ppc-opc.c	2906;"	d	file:
SE_SD	opcodes/ppc-opc.c	2244;"	d	file:
SE_SDH	opcodes/ppc-opc.c	2248;"	d	file:
SE_SDW	opcodes/ppc-opc.c	2252;"	d	file:
SF	opcodes/mips-opc.c	345;"	d	file:
SF	sim/common/cgen-fpu.h	/^typedef USI SF;$/;"	t
SF16_INSN	opcodes/aarch64-tbl.h	2208;"	d
SFCR_GET_FRSTE	sim/mips/dv-tx3904sio.c	179;"	d	file:
SFCR_GET_RFRST	sim/mips/dv-tx3904sio.c	178;"	d	file:
SFCR_GET_TFRST	sim/mips/dv-tx3904sio.c	177;"	d	file:
SFCR_REG	sim/mips/dv-tx3904sio.c	/^  SFCR_REG = 4,$/;"	e	enum:__anon838	file:
SFCR_SET_BYTE	sim/mips/dv-tx3904sio.c	176;"	d	file:
SFCR_WR_MASK	sim/mips/dv-tx3904sio.c	175;"	d	file:
SFIELD	gdb/mep-tdep.c	1492;"	d	file:
SFIFO_REG	sim/mips/dv-tx3904sio.c	/^  SFIFO_REG = 12,$/;"	e	enum:__anon838	file:
SFILE	sim/common/cgen-trace.h	/^} SFILE;$/;"	t	typeref:struct:__anon626
SFILES	zlib/nintendods/Makefile	/^SFILES		:=	$(foreach dir,$(SOURCES),$(notdir $(wildcard $(dir)\/*.s)))$/;"	m
SFLAG	sim/arm/armemu.h	100;"	d
SFLDS	include/opcode/tic6x-insn-formats.h	56;"	d
SFLDS	include/opcode/tic6x-insn-formats.h	595;"	d
SFLDS1	include/opcode/tic6x-insn-formats.h	57;"	d
SFLDS1	include/opcode/tic6x-insn-formats.h	596;"	d
SFLDS2	include/opcode/tic6x-insn-formats.h	58;"	d
SFLDS2	include/opcode/tic6x-insn-formats.h	597;"	d
SFLDS3	include/opcode/tic6x-insn-formats.h	598;"	d
SFLDS3	include/opcode/tic6x-insn-formats.h	59;"	d
SFLDS4	include/opcode/tic6x-insn-formats.h	599;"	d
SFLDS4	include/opcode/tic6x-insn-formats.h	60;"	d
SFLDS5	include/opcode/tic6x-insn-formats.h	600;"	d
SFLDS5	include/opcode/tic6x-insn-formats.h	61;"	d
SFLDS6	include/opcode/tic6x-insn-formats.h	601;"	d
SFLDS6	include/opcode/tic6x-insn-formats.h	62;"	d
SFLDS7	include/opcode/tic6x-insn-formats.h	602;"	d
SFLDS7	include/opcode/tic6x-insn-formats.h	63;"	d
SFPR_MAX	bfd/elf64-ppc.c	6713;"	d	file:
SFR	opcodes/rl78-decode.c	169;"	d	file:
SF_CHGKMAP	readline/rlprivate.h	59;"	d
SF_FAILED	readline/rlprivate.h	58;"	d
SF_FOUND	readline/rlprivate.h	57;"	d
SF_REVERSE	readline/rlprivate.h	56;"	d
SFlag	sim/arm/armdefs.h	/^  ARMword SFlag;$/;"	m	struct:ARMul_State
SFtype	sim/ppc/double.c	26;"	d	file:
SFtype	sim/ppc/dp-bit.c	/^typedef SFtype __attribute__ ((mode (SF)));$/;"	t	file:
SGEF	include/opcode/dlx.h	52;"	d
SGEIOP	include/opcode/dlx.h	105;"	d
SGEUF	include/opcode/dlx.h	37;"	d
SGEUIOP	include/opcode/dlx.h	124;"	d
SGI_COMPAT	bfd/elf32-mips.c	91;"	d	file:
SGI_COMPAT	bfd/elfn32-mips.c	96;"	d	file:
SGI_COMPAT	bfd/elfxx-mips.c	813;"	d	file:
SGOT	bfd/arc-plt.h	/^  SGOT = 1,$/;"	e	enum:plt_reloc_symbol
SGR	sim/sh/interp.c	148;"	d	file:
SGTF	include/opcode/dlx.h	50;"	d
SGTIOP	include/opcode/dlx.h	103;"	d
SGTTY_SET	readline/rltty.c	95;"	d	file:
SGTUF	include/opcode/dlx.h	35;"	d
SGTUIOP	include/opcode/dlx.h	122;"	d
SH	bfd/coff-sh.c	373;"	d	file:
SH	opcodes/mips16-opc.c	198;"	d	file:
SH	opcodes/ppc-opc.c	2256;"	d	file:
SH16	opcodes/ppc-opc.c	2505;"	d	file:
SH2A_NEXT	bfd/cpu-sh.c	41;"	d	file:
SH2A_NOFPU_NEXT	bfd/cpu-sh.c	42;"	d	file:
SH2A_NOFPU_OR_SH3_NOMMU_NEXT	bfd/cpu-sh.c	44;"	d	file:
SH2A_NOFPU_OR_SH4_NOMMU_NOFPU_NEXT	bfd/cpu-sh.c	43;"	d	file:
SH2A_OR_SH3E_NEXT	bfd/cpu-sh.c	46;"	d	file:
SH2A_OR_SH4_NEXT	bfd/cpu-sh.c	45;"	d	file:
SH2E_NEXT	bfd/cpu-sh.c	29;"	d	file:
SH2_NEXT	bfd/cpu-sh.c	28;"	d	file:
SH3E_NEXT	bfd/cpu-sh.c	34;"	d	file:
SH3_DSP_NEXT	bfd/cpu-sh.c	33;"	d	file:
SH3_NEXT	bfd/cpu-sh.c	31;"	d	file:
SH3_NOMMU_NEXT	bfd/cpu-sh.c	32;"	d	file:
SH4AL_DSP_NEXT	bfd/cpu-sh.c	37;"	d	file:
SH4A_GROUP_ATTR	sim/sh64/sh-desc.h	/^} SH4A_GROUP_ATTR;$/;"	t	typeref:enum:sh4a_group_attr
SH4A_GROUP_BR	sim/sh64/sh-desc.h	/^  SH4A_GROUP_NONE, SH4A_GROUP_MT, SH4A_GROUP_EX, SH4A_GROUP_BR$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_CO	sim/sh64/sh-desc.h	/^ , SH4A_GROUP_LS, SH4A_GROUP_FE, SH4A_GROUP_CO, SH4A_GROUP_MAX$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_EX	sim/sh64/sh-desc.h	/^  SH4A_GROUP_NONE, SH4A_GROUP_MT, SH4A_GROUP_EX, SH4A_GROUP_BR$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_FE	sim/sh64/sh-desc.h	/^ , SH4A_GROUP_LS, SH4A_GROUP_FE, SH4A_GROUP_CO, SH4A_GROUP_MAX$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_LS	sim/sh64/sh-desc.h	/^ , SH4A_GROUP_LS, SH4A_GROUP_FE, SH4A_GROUP_CO, SH4A_GROUP_MAX$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_MAX	sim/sh64/sh-desc.h	/^ , SH4A_GROUP_LS, SH4A_GROUP_FE, SH4A_GROUP_CO, SH4A_GROUP_MAX$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_MT	sim/sh64/sh-desc.h	/^  SH4A_GROUP_NONE, SH4A_GROUP_MT, SH4A_GROUP_EX, SH4A_GROUP_BR$/;"	e	enum:sh4a_group_attr
SH4A_GROUP_NONE	sim/sh64/sh-desc.h	/^  SH4A_GROUP_NONE, SH4A_GROUP_MT, SH4A_GROUP_EX, SH4A_GROUP_BR$/;"	e	enum:sh4a_group_attr
SH4A_NEXT	bfd/cpu-sh.c	36;"	d	file:
SH4A_NOFPU_NEXT	bfd/cpu-sh.c	40;"	d	file:
SH4_GROUP_ATTR	sim/sh64/sh-desc.h	/^} SH4_GROUP_ATTR;$/;"	t	typeref:enum:sh4_group_attr
SH4_GROUP_BR	sim/sh64/sh-desc.h	/^  SH4_GROUP_NONE, SH4_GROUP_MT, SH4_GROUP_EX, SH4_GROUP_BR$/;"	e	enum:sh4_group_attr
SH4_GROUP_CO	sim/sh64/sh-desc.h	/^ , SH4_GROUP_LS, SH4_GROUP_FE, SH4_GROUP_CO, SH4_GROUP_MAX$/;"	e	enum:sh4_group_attr
SH4_GROUP_EX	sim/sh64/sh-desc.h	/^  SH4_GROUP_NONE, SH4_GROUP_MT, SH4_GROUP_EX, SH4_GROUP_BR$/;"	e	enum:sh4_group_attr
SH4_GROUP_FE	sim/sh64/sh-desc.h	/^ , SH4_GROUP_LS, SH4_GROUP_FE, SH4_GROUP_CO, SH4_GROUP_MAX$/;"	e	enum:sh4_group_attr
SH4_GROUP_LS	sim/sh64/sh-desc.h	/^ , SH4_GROUP_LS, SH4_GROUP_FE, SH4_GROUP_CO, SH4_GROUP_MAX$/;"	e	enum:sh4_group_attr
SH4_GROUP_MAX	sim/sh64/sh-desc.h	/^ , SH4_GROUP_LS, SH4_GROUP_FE, SH4_GROUP_CO, SH4_GROUP_MAX$/;"	e	enum:sh4_group_attr
SH4_GROUP_MT	sim/sh64/sh-desc.h	/^  SH4_GROUP_NONE, SH4_GROUP_MT, SH4_GROUP_EX, SH4_GROUP_BR$/;"	e	enum:sh4_group_attr
SH4_GROUP_NONE	sim/sh64/sh-desc.h	/^  SH4_GROUP_NONE, SH4_GROUP_MT, SH4_GROUP_EX, SH4_GROUP_BR$/;"	e	enum:sh4_group_attr
SH4_NEXT	bfd/cpu-sh.c	35;"	d	file:
SH4_NOFPU_NEXT	bfd/cpu-sh.c	38;"	d	file:
SH4_NOMMU_NOFPU_NEXT	bfd/cpu-sh.c	39;"	d	file:
SH6	opcodes/ppc-opc.c	2275;"	d	file:
SH64_COMPACT_DECODE_H	sim/sh64/decode-compact.h	25;"	d
SH64_COMPACT_INSN_ADDC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ADDC_COMPACT, SH64_COMPACT_INSN_ADDV_COMPACT, SH64_COMPACT_INSN_AND_COMPACT, SH64_COMPACT_INSN_ANDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ADDI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_X_CHAIN, SH64_COMPACT_INSN_X_BEGIN, SH64_COMPACT_INSN_ADD_COMPACT, SH64_COMPACT_INSN_ADDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ADDV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ADDC_COMPACT, SH64_COMPACT_INSN_ADDV_COMPACT, SH64_COMPACT_INSN_AND_COMPACT, SH64_COMPACT_INSN_ANDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ADD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_X_CHAIN, SH64_COMPACT_INSN_X_BEGIN, SH64_COMPACT_INSN_ADD_COMPACT, SH64_COMPACT_INSN_ADDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ANDB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ANDB_COMPACT, SH64_COMPACT_INSN_BF_COMPACT, SH64_COMPACT_INSN_BFS_COMPACT, SH64_COMPACT_INSN_BRA_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ANDI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ADDC_COMPACT, SH64_COMPACT_INSN_ADDV_COMPACT, SH64_COMPACT_INSN_AND_COMPACT, SH64_COMPACT_INSN_ANDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_AND_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ADDC_COMPACT, SH64_COMPACT_INSN_ADDV_COMPACT, SH64_COMPACT_INSN_AND_COMPACT, SH64_COMPACT_INSN_ANDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BFS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ANDB_COMPACT, SH64_COMPACT_INSN_BF_COMPACT, SH64_COMPACT_INSN_BFS_COMPACT, SH64_COMPACT_INSN_BRA_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ANDB_COMPACT, SH64_COMPACT_INSN_BF_COMPACT, SH64_COMPACT_INSN_BFS_COMPACT, SH64_COMPACT_INSN_BRA_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BRAF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BRAF_COMPACT, SH64_COMPACT_INSN_BRK_COMPACT, SH64_COMPACT_INSN_BSR_COMPACT, SH64_COMPACT_INSN_BSRF_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BRA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ANDB_COMPACT, SH64_COMPACT_INSN_BF_COMPACT, SH64_COMPACT_INSN_BFS_COMPACT, SH64_COMPACT_INSN_BRA_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BRK_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BRAF_COMPACT, SH64_COMPACT_INSN_BRK_COMPACT, SH64_COMPACT_INSN_BSR_COMPACT, SH64_COMPACT_INSN_BSRF_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BSRF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BRAF_COMPACT, SH64_COMPACT_INSN_BRK_COMPACT, SH64_COMPACT_INSN_BSR_COMPACT, SH64_COMPACT_INSN_BSRF_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BSR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BRAF_COMPACT, SH64_COMPACT_INSN_BRK_COMPACT, SH64_COMPACT_INSN_BSR_COMPACT, SH64_COMPACT_INSN_BSRF_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BTS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BT_COMPACT, SH64_COMPACT_INSN_BTS_COMPACT, SH64_COMPACT_INSN_CLRMAC_COMPACT, SH64_COMPACT_INSN_CLRS_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_BT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BT_COMPACT, SH64_COMPACT_INSN_BTS_COMPACT, SH64_COMPACT_INSN_CLRMAC_COMPACT, SH64_COMPACT_INSN_CLRS_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CLRMAC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BT_COMPACT, SH64_COMPACT_INSN_BTS_COMPACT, SH64_COMPACT_INSN_CLRMAC_COMPACT, SH64_COMPACT_INSN_CLRS_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CLRS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_BT_COMPACT, SH64_COMPACT_INSN_BTS_COMPACT, SH64_COMPACT_INSN_CLRMAC_COMPACT, SH64_COMPACT_INSN_CLRS_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CLRT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CLRT_COMPACT, SH64_COMPACT_INSN_CMPEQ_COMPACT, SH64_COMPACT_INSN_CMPEQI_COMPACT, SH64_COMPACT_INSN_CMPGE_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPEQI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CLRT_COMPACT, SH64_COMPACT_INSN_CMPEQ_COMPACT, SH64_COMPACT_INSN_CMPEQI_COMPACT, SH64_COMPACT_INSN_CMPGE_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPEQ_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CLRT_COMPACT, SH64_COMPACT_INSN_CMPEQ_COMPACT, SH64_COMPACT_INSN_CMPEQI_COMPACT, SH64_COMPACT_INSN_CMPGE_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPGE_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CLRT_COMPACT, SH64_COMPACT_INSN_CMPEQ_COMPACT, SH64_COMPACT_INSN_CMPEQI_COMPACT, SH64_COMPACT_INSN_CMPGE_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPGT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPGT_COMPACT, SH64_COMPACT_INSN_CMPHI_COMPACT, SH64_COMPACT_INSN_CMPHS_COMPACT, SH64_COMPACT_INSN_CMPPL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPHI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPGT_COMPACT, SH64_COMPACT_INSN_CMPHI_COMPACT, SH64_COMPACT_INSN_CMPHS_COMPACT, SH64_COMPACT_INSN_CMPPL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPHS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPGT_COMPACT, SH64_COMPACT_INSN_CMPHI_COMPACT, SH64_COMPACT_INSN_CMPHS_COMPACT, SH64_COMPACT_INSN_CMPPL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPPL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPGT_COMPACT, SH64_COMPACT_INSN_CMPHI_COMPACT, SH64_COMPACT_INSN_CMPHS_COMPACT, SH64_COMPACT_INSN_CMPPL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPPZ_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPPZ_COMPACT, SH64_COMPACT_INSN_CMPSTR_COMPACT, SH64_COMPACT_INSN_DIV0S_COMPACT, SH64_COMPACT_INSN_DIV0U_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_CMPSTR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPPZ_COMPACT, SH64_COMPACT_INSN_CMPSTR_COMPACT, SH64_COMPACT_INSN_DIV0S_COMPACT, SH64_COMPACT_INSN_DIV0U_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DIV0S_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPPZ_COMPACT, SH64_COMPACT_INSN_CMPSTR_COMPACT, SH64_COMPACT_INSN_DIV0S_COMPACT, SH64_COMPACT_INSN_DIV0U_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DIV0U_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_CMPPZ_COMPACT, SH64_COMPACT_INSN_CMPSTR_COMPACT, SH64_COMPACT_INSN_DIV0S_COMPACT, SH64_COMPACT_INSN_DIV0U_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DIV1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DIV1_COMPACT, SH64_COMPACT_INSN_DIVU_COMPACT, SH64_COMPACT_INSN_MULR_COMPACT, SH64_COMPACT_INSN_DMULSL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DIVU_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DIV1_COMPACT, SH64_COMPACT_INSN_DIVU_COMPACT, SH64_COMPACT_INSN_MULR_COMPACT, SH64_COMPACT_INSN_DMULSL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DMULSL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DIV1_COMPACT, SH64_COMPACT_INSN_DIVU_COMPACT, SH64_COMPACT_INSN_MULR_COMPACT, SH64_COMPACT_INSN_DMULSL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DMULUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DMULUL_COMPACT, SH64_COMPACT_INSN_DT_COMPACT, SH64_COMPACT_INSN_EXTSB_COMPACT, SH64_COMPACT_INSN_EXTSW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_DT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DMULUL_COMPACT, SH64_COMPACT_INSN_DT_COMPACT, SH64_COMPACT_INSN_EXTSB_COMPACT, SH64_COMPACT_INSN_EXTSW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_EXTSB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DMULUL_COMPACT, SH64_COMPACT_INSN_DT_COMPACT, SH64_COMPACT_INSN_EXTSB_COMPACT, SH64_COMPACT_INSN_EXTSW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_EXTSW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DMULUL_COMPACT, SH64_COMPACT_INSN_DT_COMPACT, SH64_COMPACT_INSN_EXTSB_COMPACT, SH64_COMPACT_INSN_EXTSW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_EXTUB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_EXTUB_COMPACT, SH64_COMPACT_INSN_EXTUW_COMPACT, SH64_COMPACT_INSN_FABS_COMPACT, SH64_COMPACT_INSN_FADD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_EXTUW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_EXTUB_COMPACT, SH64_COMPACT_INSN_EXTUW_COMPACT, SH64_COMPACT_INSN_FABS_COMPACT, SH64_COMPACT_INSN_FADD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FABS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_EXTUB_COMPACT, SH64_COMPACT_INSN_EXTUW_COMPACT, SH64_COMPACT_INSN_FABS_COMPACT, SH64_COMPACT_INSN_FADD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FADD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_EXTUB_COMPACT, SH64_COMPACT_INSN_EXTUW_COMPACT, SH64_COMPACT_INSN_FABS_COMPACT, SH64_COMPACT_INSN_FADD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FCMPEQ_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FCMPEQ_COMPACT, SH64_COMPACT_INSN_FCMPGT_COMPACT, SH64_COMPACT_INSN_FCNVDS_COMPACT, SH64_COMPACT_INSN_FCNVSD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FCMPGT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FCMPEQ_COMPACT, SH64_COMPACT_INSN_FCMPGT_COMPACT, SH64_COMPACT_INSN_FCNVDS_COMPACT, SH64_COMPACT_INSN_FCNVSD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FCNVDS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FCMPEQ_COMPACT, SH64_COMPACT_INSN_FCMPGT_COMPACT, SH64_COMPACT_INSN_FCNVDS_COMPACT, SH64_COMPACT_INSN_FCNVSD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FCNVSD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FCMPEQ_COMPACT, SH64_COMPACT_INSN_FCMPGT_COMPACT, SH64_COMPACT_INSN_FCNVDS_COMPACT, SH64_COMPACT_INSN_FCNVSD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FDIV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FDIV_COMPACT, SH64_COMPACT_INSN_FIPR_COMPACT, SH64_COMPACT_INSN_FLDS_COMPACT, SH64_COMPACT_INSN_FLDI0_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FIPR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FDIV_COMPACT, SH64_COMPACT_INSN_FIPR_COMPACT, SH64_COMPACT_INSN_FLDS_COMPACT, SH64_COMPACT_INSN_FLDI0_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FLDI0_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FDIV_COMPACT, SH64_COMPACT_INSN_FIPR_COMPACT, SH64_COMPACT_INSN_FLDS_COMPACT, SH64_COMPACT_INSN_FLDI0_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FLDI1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FLDI1_COMPACT, SH64_COMPACT_INSN_FLOAT_COMPACT, SH64_COMPACT_INSN_FMAC_COMPACT, SH64_COMPACT_INSN_FMOV1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FLDS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FDIV_COMPACT, SH64_COMPACT_INSN_FIPR_COMPACT, SH64_COMPACT_INSN_FLDS_COMPACT, SH64_COMPACT_INSN_FLDI0_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FLOAT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FLDI1_COMPACT, SH64_COMPACT_INSN_FLOAT_COMPACT, SH64_COMPACT_INSN_FMAC_COMPACT, SH64_COMPACT_INSN_FMOV1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMAC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FLDI1_COMPACT, SH64_COMPACT_INSN_FLOAT_COMPACT, SH64_COMPACT_INSN_FMAC_COMPACT, SH64_COMPACT_INSN_FMOV1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FLDI1_COMPACT, SH64_COMPACT_INSN_FLOAT_COMPACT, SH64_COMPACT_INSN_FMAC_COMPACT, SH64_COMPACT_INSN_FMOV1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV2_COMPACT, SH64_COMPACT_INSN_FMOV3_COMPACT, SH64_COMPACT_INSN_FMOV4_COMPACT, SH64_COMPACT_INSN_FMOV5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV2_COMPACT, SH64_COMPACT_INSN_FMOV3_COMPACT, SH64_COMPACT_INSN_FMOV4_COMPACT, SH64_COMPACT_INSN_FMOV5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV2_COMPACT, SH64_COMPACT_INSN_FMOV3_COMPACT, SH64_COMPACT_INSN_FMOV4_COMPACT, SH64_COMPACT_INSN_FMOV5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV2_COMPACT, SH64_COMPACT_INSN_FMOV3_COMPACT, SH64_COMPACT_INSN_FMOV4_COMPACT, SH64_COMPACT_INSN_FMOV5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV6_COMPACT, SH64_COMPACT_INSN_FMOV7_COMPACT, SH64_COMPACT_INSN_FMOV8_COMPACT, SH64_COMPACT_INSN_FMOV9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV6_COMPACT, SH64_COMPACT_INSN_FMOV7_COMPACT, SH64_COMPACT_INSN_FMOV8_COMPACT, SH64_COMPACT_INSN_FMOV9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV6_COMPACT, SH64_COMPACT_INSN_FMOV7_COMPACT, SH64_COMPACT_INSN_FMOV8_COMPACT, SH64_COMPACT_INSN_FMOV9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMOV9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMOV6_COMPACT, SH64_COMPACT_INSN_FMOV7_COMPACT, SH64_COMPACT_INSN_FMOV8_COMPACT, SH64_COMPACT_INSN_FMOV9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FMUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMUL_COMPACT, SH64_COMPACT_INSN_FNEG_COMPACT, SH64_COMPACT_INSN_FRCHG_COMPACT, SH64_COMPACT_INSN_FSCHG_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FNEG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMUL_COMPACT, SH64_COMPACT_INSN_FNEG_COMPACT, SH64_COMPACT_INSN_FRCHG_COMPACT, SH64_COMPACT_INSN_FSCHG_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FRCHG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMUL_COMPACT, SH64_COMPACT_INSN_FNEG_COMPACT, SH64_COMPACT_INSN_FRCHG_COMPACT, SH64_COMPACT_INSN_FSCHG_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FSCHG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FMUL_COMPACT, SH64_COMPACT_INSN_FNEG_COMPACT, SH64_COMPACT_INSN_FRCHG_COMPACT, SH64_COMPACT_INSN_FSCHG_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FSQRT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FSQRT_COMPACT, SH64_COMPACT_INSN_FSTS_COMPACT, SH64_COMPACT_INSN_FSUB_COMPACT, SH64_COMPACT_INSN_FTRC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FSTS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FSQRT_COMPACT, SH64_COMPACT_INSN_FSTS_COMPACT, SH64_COMPACT_INSN_FSUB_COMPACT, SH64_COMPACT_INSN_FTRC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FSUB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FSQRT_COMPACT, SH64_COMPACT_INSN_FSTS_COMPACT, SH64_COMPACT_INSN_FSUB_COMPACT, SH64_COMPACT_INSN_FTRC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FTRC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FSQRT_COMPACT, SH64_COMPACT_INSN_FSTS_COMPACT, SH64_COMPACT_INSN_FSUB_COMPACT, SH64_COMPACT_INSN_FTRC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_FTRV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FTRV_COMPACT, SH64_COMPACT_INSN_JMP_COMPACT, SH64_COMPACT_INSN_JSR_COMPACT, SH64_COMPACT_INSN_LDC_GBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_JMP_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FTRV_COMPACT, SH64_COMPACT_INSN_JMP_COMPACT, SH64_COMPACT_INSN_JSR_COMPACT, SH64_COMPACT_INSN_LDC_GBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_JSR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FTRV_COMPACT, SH64_COMPACT_INSN_JMP_COMPACT, SH64_COMPACT_INSN_JSR_COMPACT, SH64_COMPACT_INSN_LDC_GBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDCL_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDC_VBR_COMPACT, SH64_COMPACT_INSN_LDC_SR_COMPACT, SH64_COMPACT_INSN_LDCL_GBR_COMPACT, SH64_COMPACT_INSN_LDCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDCL_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDC_VBR_COMPACT, SH64_COMPACT_INSN_LDC_SR_COMPACT, SH64_COMPACT_INSN_LDCL_GBR_COMPACT, SH64_COMPACT_INSN_LDCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDC_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_FTRV_COMPACT, SH64_COMPACT_INSN_JMP_COMPACT, SH64_COMPACT_INSN_JSR_COMPACT, SH64_COMPACT_INSN_LDC_GBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDC_SR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDC_VBR_COMPACT, SH64_COMPACT_INSN_LDC_SR_COMPACT, SH64_COMPACT_INSN_LDCL_GBR_COMPACT, SH64_COMPACT_INSN_LDCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDC_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDC_VBR_COMPACT, SH64_COMPACT_INSN_LDC_SR_COMPACT, SH64_COMPACT_INSN_LDCL_GBR_COMPACT, SH64_COMPACT_INSN_LDCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDSL_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_FPSCR_COMPACT, SH64_COMPACT_INSN_LDSL_FPSCR_COMPACT, SH64_COMPACT_INSN_LDS_FPUL_COMPACT, SH64_COMPACT_INSN_LDSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDSL_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_FPSCR_COMPACT, SH64_COMPACT_INSN_LDSL_FPSCR_COMPACT, SH64_COMPACT_INSN_LDS_FPUL_COMPACT, SH64_COMPACT_INSN_LDSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDSL_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_MACH_COMPACT, SH64_COMPACT_INSN_LDSL_MACH_COMPACT, SH64_COMPACT_INSN_LDS_MACL_COMPACT, SH64_COMPACT_INSN_LDSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDSL_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_MACH_COMPACT, SH64_COMPACT_INSN_LDSL_MACH_COMPACT, SH64_COMPACT_INSN_LDS_MACL_COMPACT, SH64_COMPACT_INSN_LDSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDSL_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_PR_COMPACT, SH64_COMPACT_INSN_LDSL_PR_COMPACT, SH64_COMPACT_INSN_MACL_COMPACT, SH64_COMPACT_INSN_MACW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDS_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_FPSCR_COMPACT, SH64_COMPACT_INSN_LDSL_FPSCR_COMPACT, SH64_COMPACT_INSN_LDS_FPUL_COMPACT, SH64_COMPACT_INSN_LDSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDS_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_FPSCR_COMPACT, SH64_COMPACT_INSN_LDSL_FPSCR_COMPACT, SH64_COMPACT_INSN_LDS_FPUL_COMPACT, SH64_COMPACT_INSN_LDSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDS_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_MACH_COMPACT, SH64_COMPACT_INSN_LDSL_MACH_COMPACT, SH64_COMPACT_INSN_LDS_MACL_COMPACT, SH64_COMPACT_INSN_LDSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDS_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_MACH_COMPACT, SH64_COMPACT_INSN_LDSL_MACH_COMPACT, SH64_COMPACT_INSN_LDS_MACL_COMPACT, SH64_COMPACT_INSN_LDSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_LDS_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_PR_COMPACT, SH64_COMPACT_INSN_LDSL_PR_COMPACT, SH64_COMPACT_INSN_MACL_COMPACT, SH64_COMPACT_INSN_MACW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_PR_COMPACT, SH64_COMPACT_INSN_LDSL_PR_COMPACT, SH64_COMPACT_INSN_MACL_COMPACT, SH64_COMPACT_INSN_MACW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MACW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_LDS_PR_COMPACT, SH64_COMPACT_INSN_LDSL_PR_COMPACT, SH64_COMPACT_INSN_MACL_COMPACT, SH64_COMPACT_INSN_MACW_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW11_COMPACT, SH64_COMPACT_INSN_MOVA_COMPACT, SH64_COMPACT_INSN_MOVCAL_COMPACT, SH64_COMPACT_INSN_MOVCOL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB10_COMPACT, SH64_COMPACT_INSN_MOVL1_COMPACT, SH64_COMPACT_INSN_MOVL2_COMPACT, SH64_COMPACT_INSN_MOVL3_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOV_COMPACT, SH64_COMPACT_INSN_MOVI_COMPACT, SH64_COMPACT_INSN_MOVI20_COMPACT, SH64_COMPACT_INSN_MOVB1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB2_COMPACT, SH64_COMPACT_INSN_MOVB3_COMPACT, SH64_COMPACT_INSN_MOVB4_COMPACT, SH64_COMPACT_INSN_MOVB5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB2_COMPACT, SH64_COMPACT_INSN_MOVB3_COMPACT, SH64_COMPACT_INSN_MOVB4_COMPACT, SH64_COMPACT_INSN_MOVB5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB2_COMPACT, SH64_COMPACT_INSN_MOVB3_COMPACT, SH64_COMPACT_INSN_MOVB4_COMPACT, SH64_COMPACT_INSN_MOVB5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB2_COMPACT, SH64_COMPACT_INSN_MOVB3_COMPACT, SH64_COMPACT_INSN_MOVB4_COMPACT, SH64_COMPACT_INSN_MOVB5_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB6_COMPACT, SH64_COMPACT_INSN_MOVB7_COMPACT, SH64_COMPACT_INSN_MOVB8_COMPACT, SH64_COMPACT_INSN_MOVB9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB6_COMPACT, SH64_COMPACT_INSN_MOVB7_COMPACT, SH64_COMPACT_INSN_MOVB8_COMPACT, SH64_COMPACT_INSN_MOVB9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB6_COMPACT, SH64_COMPACT_INSN_MOVB7_COMPACT, SH64_COMPACT_INSN_MOVB8_COMPACT, SH64_COMPACT_INSN_MOVB9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVB9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB6_COMPACT, SH64_COMPACT_INSN_MOVB7_COMPACT, SH64_COMPACT_INSN_MOVB8_COMPACT, SH64_COMPACT_INSN_MOVB9_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVCAL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW11_COMPACT, SH64_COMPACT_INSN_MOVA_COMPACT, SH64_COMPACT_INSN_MOVCAL_COMPACT, SH64_COMPACT_INSN_MOVCOL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVCOL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW11_COMPACT, SH64_COMPACT_INSN_MOVA_COMPACT, SH64_COMPACT_INSN_MOVCAL_COMPACT, SH64_COMPACT_INSN_MOVCOL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVI20_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOV_COMPACT, SH64_COMPACT_INSN_MOVI_COMPACT, SH64_COMPACT_INSN_MOVI20_COMPACT, SH64_COMPACT_INSN_MOVB1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOV_COMPACT, SH64_COMPACT_INSN_MOVI_COMPACT, SH64_COMPACT_INSN_MOVI20_COMPACT, SH64_COMPACT_INSN_MOVB1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL8_COMPACT, SH64_COMPACT_INSN_MOVL9_COMPACT, SH64_COMPACT_INSN_MOVL10_COMPACT, SH64_COMPACT_INSN_MOVL11_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL11_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL8_COMPACT, SH64_COMPACT_INSN_MOVL9_COMPACT, SH64_COMPACT_INSN_MOVL10_COMPACT, SH64_COMPACT_INSN_MOVL11_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL12_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL12_COMPACT, SH64_COMPACT_INSN_MOVL13_COMPACT, SH64_COMPACT_INSN_MOVW1_COMPACT, SH64_COMPACT_INSN_MOVW2_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL13_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL12_COMPACT, SH64_COMPACT_INSN_MOVL13_COMPACT, SH64_COMPACT_INSN_MOVW1_COMPACT, SH64_COMPACT_INSN_MOVW2_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB10_COMPACT, SH64_COMPACT_INSN_MOVL1_COMPACT, SH64_COMPACT_INSN_MOVL2_COMPACT, SH64_COMPACT_INSN_MOVL3_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB10_COMPACT, SH64_COMPACT_INSN_MOVL1_COMPACT, SH64_COMPACT_INSN_MOVL2_COMPACT, SH64_COMPACT_INSN_MOVL3_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVB10_COMPACT, SH64_COMPACT_INSN_MOVL1_COMPACT, SH64_COMPACT_INSN_MOVL2_COMPACT, SH64_COMPACT_INSN_MOVL3_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL4_COMPACT, SH64_COMPACT_INSN_MOVL5_COMPACT, SH64_COMPACT_INSN_MOVL6_COMPACT, SH64_COMPACT_INSN_MOVL7_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL4_COMPACT, SH64_COMPACT_INSN_MOVL5_COMPACT, SH64_COMPACT_INSN_MOVL6_COMPACT, SH64_COMPACT_INSN_MOVL7_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL4_COMPACT, SH64_COMPACT_INSN_MOVL5_COMPACT, SH64_COMPACT_INSN_MOVL6_COMPACT, SH64_COMPACT_INSN_MOVL7_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL4_COMPACT, SH64_COMPACT_INSN_MOVL5_COMPACT, SH64_COMPACT_INSN_MOVL6_COMPACT, SH64_COMPACT_INSN_MOVL7_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL8_COMPACT, SH64_COMPACT_INSN_MOVL9_COMPACT, SH64_COMPACT_INSN_MOVL10_COMPACT, SH64_COMPACT_INSN_MOVL11_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVL9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL8_COMPACT, SH64_COMPACT_INSN_MOVL9_COMPACT, SH64_COMPACT_INSN_MOVL10_COMPACT, SH64_COMPACT_INSN_MOVL11_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVT_COMPACT, SH64_COMPACT_INSN_MOVUAL_COMPACT, SH64_COMPACT_INSN_MOVUAL2_COMPACT, SH64_COMPACT_INSN_MULL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVUAL2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVT_COMPACT, SH64_COMPACT_INSN_MOVUAL_COMPACT, SH64_COMPACT_INSN_MOVUAL2_COMPACT, SH64_COMPACT_INSN_MULL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVUAL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVT_COMPACT, SH64_COMPACT_INSN_MOVUAL_COMPACT, SH64_COMPACT_INSN_MOVUAL2_COMPACT, SH64_COMPACT_INSN_MULL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW7_COMPACT, SH64_COMPACT_INSN_MOVW8_COMPACT, SH64_COMPACT_INSN_MOVW9_COMPACT, SH64_COMPACT_INSN_MOVW10_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW11_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW11_COMPACT, SH64_COMPACT_INSN_MOVA_COMPACT, SH64_COMPACT_INSN_MOVCAL_COMPACT, SH64_COMPACT_INSN_MOVCOL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL12_COMPACT, SH64_COMPACT_INSN_MOVL13_COMPACT, SH64_COMPACT_INSN_MOVW1_COMPACT, SH64_COMPACT_INSN_MOVW2_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVL12_COMPACT, SH64_COMPACT_INSN_MOVL13_COMPACT, SH64_COMPACT_INSN_MOVW1_COMPACT, SH64_COMPACT_INSN_MOVW2_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW3_COMPACT, SH64_COMPACT_INSN_MOVW4_COMPACT, SH64_COMPACT_INSN_MOVW5_COMPACT, SH64_COMPACT_INSN_MOVW6_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW3_COMPACT, SH64_COMPACT_INSN_MOVW4_COMPACT, SH64_COMPACT_INSN_MOVW5_COMPACT, SH64_COMPACT_INSN_MOVW6_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW3_COMPACT, SH64_COMPACT_INSN_MOVW4_COMPACT, SH64_COMPACT_INSN_MOVW5_COMPACT, SH64_COMPACT_INSN_MOVW6_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW3_COMPACT, SH64_COMPACT_INSN_MOVW4_COMPACT, SH64_COMPACT_INSN_MOVW5_COMPACT, SH64_COMPACT_INSN_MOVW6_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW7_COMPACT, SH64_COMPACT_INSN_MOVW8_COMPACT, SH64_COMPACT_INSN_MOVW9_COMPACT, SH64_COMPACT_INSN_MOVW10_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW7_COMPACT, SH64_COMPACT_INSN_MOVW8_COMPACT, SH64_COMPACT_INSN_MOVW9_COMPACT, SH64_COMPACT_INSN_MOVW10_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOVW9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVW7_COMPACT, SH64_COMPACT_INSN_MOVW8_COMPACT, SH64_COMPACT_INSN_MOVW9_COMPACT, SH64_COMPACT_INSN_MOVW10_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MOV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOV_COMPACT, SH64_COMPACT_INSN_MOVI_COMPACT, SH64_COMPACT_INSN_MOVI20_COMPACT, SH64_COMPACT_INSN_MOVB1_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MULL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MOVT_COMPACT, SH64_COMPACT_INSN_MOVUAL_COMPACT, SH64_COMPACT_INSN_MOVUAL2_COMPACT, SH64_COMPACT_INSN_MULL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MULR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_DIV1_COMPACT, SH64_COMPACT_INSN_DIVU_COMPACT, SH64_COMPACT_INSN_MULR_COMPACT, SH64_COMPACT_INSN_DMULSL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MULSW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MULSW_COMPACT, SH64_COMPACT_INSN_MULUW_COMPACT, SH64_COMPACT_INSN_NEG_COMPACT, SH64_COMPACT_INSN_NEGC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_MULUW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MULSW_COMPACT, SH64_COMPACT_INSN_MULUW_COMPACT, SH64_COMPACT_INSN_NEG_COMPACT, SH64_COMPACT_INSN_NEGC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_NEGC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MULSW_COMPACT, SH64_COMPACT_INSN_MULUW_COMPACT, SH64_COMPACT_INSN_NEG_COMPACT, SH64_COMPACT_INSN_NEGC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_NEG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_MULSW_COMPACT, SH64_COMPACT_INSN_MULUW_COMPACT, SH64_COMPACT_INSN_NEG_COMPACT, SH64_COMPACT_INSN_NEGC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_NOP_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_NOP_COMPACT, SH64_COMPACT_INSN_NOT_COMPACT, SH64_COMPACT_INSN_OCBI_COMPACT, SH64_COMPACT_INSN_OCBP_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_NOT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_NOP_COMPACT, SH64_COMPACT_INSN_NOT_COMPACT, SH64_COMPACT_INSN_OCBI_COMPACT, SH64_COMPACT_INSN_OCBP_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_OCBI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_NOP_COMPACT, SH64_COMPACT_INSN_NOT_COMPACT, SH64_COMPACT_INSN_OCBI_COMPACT, SH64_COMPACT_INSN_OCBP_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_OCBP_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_NOP_COMPACT, SH64_COMPACT_INSN_NOT_COMPACT, SH64_COMPACT_INSN_OCBI_COMPACT, SH64_COMPACT_INSN_OCBP_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_OCBWB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_OCBWB_COMPACT, SH64_COMPACT_INSN_OR_COMPACT, SH64_COMPACT_INSN_ORI_COMPACT, SH64_COMPACT_INSN_ORB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ORB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_OCBWB_COMPACT, SH64_COMPACT_INSN_OR_COMPACT, SH64_COMPACT_INSN_ORI_COMPACT, SH64_COMPACT_INSN_ORB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ORI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_OCBWB_COMPACT, SH64_COMPACT_INSN_OR_COMPACT, SH64_COMPACT_INSN_ORI_COMPACT, SH64_COMPACT_INSN_ORB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_OR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_OCBWB_COMPACT, SH64_COMPACT_INSN_OR_COMPACT, SH64_COMPACT_INSN_ORI_COMPACT, SH64_COMPACT_INSN_ORB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_PREF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_PREF_COMPACT, SH64_COMPACT_INSN_ROTCL_COMPACT, SH64_COMPACT_INSN_ROTCR_COMPACT, SH64_COMPACT_INSN_ROTL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ROTCL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_PREF_COMPACT, SH64_COMPACT_INSN_ROTCL_COMPACT, SH64_COMPACT_INSN_ROTCR_COMPACT, SH64_COMPACT_INSN_ROTL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ROTCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_PREF_COMPACT, SH64_COMPACT_INSN_ROTCL_COMPACT, SH64_COMPACT_INSN_ROTCR_COMPACT, SH64_COMPACT_INSN_ROTL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ROTL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_PREF_COMPACT, SH64_COMPACT_INSN_ROTCL_COMPACT, SH64_COMPACT_INSN_ROTCR_COMPACT, SH64_COMPACT_INSN_ROTL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_ROTR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ROTR_COMPACT, SH64_COMPACT_INSN_RTS_COMPACT, SH64_COMPACT_INSN_SETS_COMPACT, SH64_COMPACT_INSN_SETT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_RTS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ROTR_COMPACT, SH64_COMPACT_INSN_RTS_COMPACT, SH64_COMPACT_INSN_SETS_COMPACT, SH64_COMPACT_INSN_SETT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SETS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ROTR_COMPACT, SH64_COMPACT_INSN_RTS_COMPACT, SH64_COMPACT_INSN_SETS_COMPACT, SH64_COMPACT_INSN_SETT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SETT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_ROTR_COMPACT, SH64_COMPACT_INSN_RTS_COMPACT, SH64_COMPACT_INSN_SETS_COMPACT, SH64_COMPACT_INSN_SETT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHAD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHAD_COMPACT, SH64_COMPACT_INSN_SHAL_COMPACT, SH64_COMPACT_INSN_SHAR_COMPACT, SH64_COMPACT_INSN_SHLD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHAL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHAD_COMPACT, SH64_COMPACT_INSN_SHAL_COMPACT, SH64_COMPACT_INSN_SHAR_COMPACT, SH64_COMPACT_INSN_SHLD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHAR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHAD_COMPACT, SH64_COMPACT_INSN_SHAL_COMPACT, SH64_COMPACT_INSN_SHAR_COMPACT, SH64_COMPACT_INSN_SHLD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHAD_COMPACT, SH64_COMPACT_INSN_SHAL_COMPACT, SH64_COMPACT_INSN_SHAR_COMPACT, SH64_COMPACT_INSN_SHLD_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLL16_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLL_COMPACT, SH64_COMPACT_INSN_SHLL2_COMPACT, SH64_COMPACT_INSN_SHLL8_COMPACT, SH64_COMPACT_INSN_SHLL16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLL2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLL_COMPACT, SH64_COMPACT_INSN_SHLL2_COMPACT, SH64_COMPACT_INSN_SHLL8_COMPACT, SH64_COMPACT_INSN_SHLL16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLL8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLL_COMPACT, SH64_COMPACT_INSN_SHLL2_COMPACT, SH64_COMPACT_INSN_SHLL8_COMPACT, SH64_COMPACT_INSN_SHLL16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLL_COMPACT, SH64_COMPACT_INSN_SHLL2_COMPACT, SH64_COMPACT_INSN_SHLL8_COMPACT, SH64_COMPACT_INSN_SHLL16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLR16_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLR_COMPACT, SH64_COMPACT_INSN_SHLR2_COMPACT, SH64_COMPACT_INSN_SHLR8_COMPACT, SH64_COMPACT_INSN_SHLR16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLR2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLR_COMPACT, SH64_COMPACT_INSN_SHLR2_COMPACT, SH64_COMPACT_INSN_SHLR8_COMPACT, SH64_COMPACT_INSN_SHLR16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLR8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLR_COMPACT, SH64_COMPACT_INSN_SHLR2_COMPACT, SH64_COMPACT_INSN_SHLR8_COMPACT, SH64_COMPACT_INSN_SHLR16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SHLR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SHLR_COMPACT, SH64_COMPACT_INSN_SHLR2_COMPACT, SH64_COMPACT_INSN_SHLR8_COMPACT, SH64_COMPACT_INSN_SHLR16_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STCL_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STC_GBR_COMPACT, SH64_COMPACT_INSN_STC_VBR_COMPACT, SH64_COMPACT_INSN_STCL_GBR_COMPACT, SH64_COMPACT_INSN_STCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STCL_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STC_GBR_COMPACT, SH64_COMPACT_INSN_STC_VBR_COMPACT, SH64_COMPACT_INSN_STCL_GBR_COMPACT, SH64_COMPACT_INSN_STCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STC_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STC_GBR_COMPACT, SH64_COMPACT_INSN_STC_VBR_COMPACT, SH64_COMPACT_INSN_STCL_GBR_COMPACT, SH64_COMPACT_INSN_STCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STC_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STC_GBR_COMPACT, SH64_COMPACT_INSN_STC_VBR_COMPACT, SH64_COMPACT_INSN_STCL_GBR_COMPACT, SH64_COMPACT_INSN_STCL_VBR_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STSL_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_FPSCR_COMPACT, SH64_COMPACT_INSN_STSL_FPSCR_COMPACT, SH64_COMPACT_INSN_STS_FPUL_COMPACT, SH64_COMPACT_INSN_STSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STSL_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_FPSCR_COMPACT, SH64_COMPACT_INSN_STSL_FPSCR_COMPACT, SH64_COMPACT_INSN_STS_FPUL_COMPACT, SH64_COMPACT_INSN_STSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STSL_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_MACH_COMPACT, SH64_COMPACT_INSN_STSL_MACH_COMPACT, SH64_COMPACT_INSN_STS_MACL_COMPACT, SH64_COMPACT_INSN_STSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STSL_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_MACH_COMPACT, SH64_COMPACT_INSN_STSL_MACH_COMPACT, SH64_COMPACT_INSN_STS_MACL_COMPACT, SH64_COMPACT_INSN_STSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STSL_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_PR_COMPACT, SH64_COMPACT_INSN_STSL_PR_COMPACT, SH64_COMPACT_INSN_SUB_COMPACT, SH64_COMPACT_INSN_SUBC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STS_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_FPSCR_COMPACT, SH64_COMPACT_INSN_STSL_FPSCR_COMPACT, SH64_COMPACT_INSN_STS_FPUL_COMPACT, SH64_COMPACT_INSN_STSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STS_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_FPSCR_COMPACT, SH64_COMPACT_INSN_STSL_FPSCR_COMPACT, SH64_COMPACT_INSN_STS_FPUL_COMPACT, SH64_COMPACT_INSN_STSL_FPUL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STS_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_MACH_COMPACT, SH64_COMPACT_INSN_STSL_MACH_COMPACT, SH64_COMPACT_INSN_STS_MACL_COMPACT, SH64_COMPACT_INSN_STSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STS_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_MACH_COMPACT, SH64_COMPACT_INSN_STSL_MACH_COMPACT, SH64_COMPACT_INSN_STS_MACL_COMPACT, SH64_COMPACT_INSN_STSL_MACL_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_STS_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_PR_COMPACT, SH64_COMPACT_INSN_STSL_PR_COMPACT, SH64_COMPACT_INSN_SUB_COMPACT, SH64_COMPACT_INSN_SUBC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SUBC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_PR_COMPACT, SH64_COMPACT_INSN_STSL_PR_COMPACT, SH64_COMPACT_INSN_SUB_COMPACT, SH64_COMPACT_INSN_SUBC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SUBV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SUBV_COMPACT, SH64_COMPACT_INSN_SWAPB_COMPACT, SH64_COMPACT_INSN_SWAPW_COMPACT, SH64_COMPACT_INSN_TASB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SUB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_STS_PR_COMPACT, SH64_COMPACT_INSN_STSL_PR_COMPACT, SH64_COMPACT_INSN_SUB_COMPACT, SH64_COMPACT_INSN_SUBC_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SWAPB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SUBV_COMPACT, SH64_COMPACT_INSN_SWAPB_COMPACT, SH64_COMPACT_INSN_SWAPW_COMPACT, SH64_COMPACT_INSN_TASB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_SWAPW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SUBV_COMPACT, SH64_COMPACT_INSN_SWAPB_COMPACT, SH64_COMPACT_INSN_SWAPW_COMPACT, SH64_COMPACT_INSN_TASB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TASB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_SUBV_COMPACT, SH64_COMPACT_INSN_SWAPB_COMPACT, SH64_COMPACT_INSN_SWAPW_COMPACT, SH64_COMPACT_INSN_TASB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TRAPA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_TRAPA_COMPACT, SH64_COMPACT_INSN_TST_COMPACT, SH64_COMPACT_INSN_TSTI_COMPACT, SH64_COMPACT_INSN_TSTB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TSTB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_TRAPA_COMPACT, SH64_COMPACT_INSN_TST_COMPACT, SH64_COMPACT_INSN_TSTI_COMPACT, SH64_COMPACT_INSN_TSTB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TSTI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_TRAPA_COMPACT, SH64_COMPACT_INSN_TST_COMPACT, SH64_COMPACT_INSN_TSTI_COMPACT, SH64_COMPACT_INSN_TSTB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TST_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_TRAPA_COMPACT, SH64_COMPACT_INSN_TST_COMPACT, SH64_COMPACT_INSN_TSTI_COMPACT, SH64_COMPACT_INSN_TSTB_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_TYPE	sim/sh64/decode-compact.h	/^} SH64_COMPACT_INSN_TYPE;$/;"	t	typeref:enum:sh64_compact_insn_type
SH64_COMPACT_INSN_XORB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_XOR_COMPACT, SH64_COMPACT_INSN_XORI_COMPACT, SH64_COMPACT_INSN_XORB_COMPACT, SH64_COMPACT_INSN_XTRCT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_XORI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_XOR_COMPACT, SH64_COMPACT_INSN_XORI_COMPACT, SH64_COMPACT_INSN_XORB_COMPACT, SH64_COMPACT_INSN_XTRCT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_XOR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_XOR_COMPACT, SH64_COMPACT_INSN_XORI_COMPACT, SH64_COMPACT_INSN_XORB_COMPACT, SH64_COMPACT_INSN_XTRCT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_XTRCT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_XOR_COMPACT, SH64_COMPACT_INSN_XORI_COMPACT, SH64_COMPACT_INSN_XORB_COMPACT, SH64_COMPACT_INSN_XTRCT_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_AFTER	sim/sh64/decode-compact.h	/^  SH64_COMPACT_INSN_X_INVALID, SH64_COMPACT_INSN_X_AFTER, SH64_COMPACT_INSN_X_BEFORE, SH64_COMPACT_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_BEFORE	sim/sh64/decode-compact.h	/^  SH64_COMPACT_INSN_X_INVALID, SH64_COMPACT_INSN_X_AFTER, SH64_COMPACT_INSN_X_BEFORE, SH64_COMPACT_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_BEGIN	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_X_CHAIN, SH64_COMPACT_INSN_X_BEGIN, SH64_COMPACT_INSN_ADD_COMPACT, SH64_COMPACT_INSN_ADDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_CHAIN	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN_X_CHAIN, SH64_COMPACT_INSN_X_BEGIN, SH64_COMPACT_INSN_ADD_COMPACT, SH64_COMPACT_INSN_ADDI_COMPACT$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_CTI_CHAIN	sim/sh64/decode-compact.h	/^  SH64_COMPACT_INSN_X_INVALID, SH64_COMPACT_INSN_X_AFTER, SH64_COMPACT_INSN_X_BEFORE, SH64_COMPACT_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN_X_INVALID	sim/sh64/decode-compact.h	/^  SH64_COMPACT_INSN_X_INVALID, SH64_COMPACT_INSN_X_AFTER, SH64_COMPACT_INSN_X_BEFORE, SH64_COMPACT_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_INSN__MAX	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_INSN__MAX$/;"	e	enum:sh64_compact_insn_type
SH64_COMPACT_SFMT_ADDC_COMPACT	sim/sh64/decode-compact.h	/^  SH64_COMPACT_SFMT_EMPTY, SH64_COMPACT_SFMT_ADD_COMPACT, SH64_COMPACT_SFMT_ADDI_COMPACT, SH64_COMPACT_SFMT_ADDC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ADDI_COMPACT	sim/sh64/decode-compact.h	/^  SH64_COMPACT_SFMT_EMPTY, SH64_COMPACT_SFMT_ADD_COMPACT, SH64_COMPACT_SFMT_ADDI_COMPACT, SH64_COMPACT_SFMT_ADDC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ADDV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ADDV_COMPACT, SH64_COMPACT_SFMT_AND_COMPACT, SH64_COMPACT_SFMT_ANDI_COMPACT, SH64_COMPACT_SFMT_ANDB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ADD_COMPACT	sim/sh64/decode-compact.h	/^  SH64_COMPACT_SFMT_EMPTY, SH64_COMPACT_SFMT_ADD_COMPACT, SH64_COMPACT_SFMT_ADDI_COMPACT, SH64_COMPACT_SFMT_ADDC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ANDB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ADDV_COMPACT, SH64_COMPACT_SFMT_AND_COMPACT, SH64_COMPACT_SFMT_ANDI_COMPACT, SH64_COMPACT_SFMT_ANDB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ANDI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ADDV_COMPACT, SH64_COMPACT_SFMT_AND_COMPACT, SH64_COMPACT_SFMT_ANDI_COMPACT, SH64_COMPACT_SFMT_ANDB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_AND_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ADDV_COMPACT, SH64_COMPACT_SFMT_AND_COMPACT, SH64_COMPACT_SFMT_ANDI_COMPACT, SH64_COMPACT_SFMT_ANDB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BFS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BF_COMPACT, SH64_COMPACT_SFMT_BFS_COMPACT, SH64_COMPACT_SFMT_BRA_COMPACT, SH64_COMPACT_SFMT_BRAF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BF_COMPACT, SH64_COMPACT_SFMT_BFS_COMPACT, SH64_COMPACT_SFMT_BRA_COMPACT, SH64_COMPACT_SFMT_BRAF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BRAF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BF_COMPACT, SH64_COMPACT_SFMT_BFS_COMPACT, SH64_COMPACT_SFMT_BRA_COMPACT, SH64_COMPACT_SFMT_BRAF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BRA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BF_COMPACT, SH64_COMPACT_SFMT_BFS_COMPACT, SH64_COMPACT_SFMT_BRA_COMPACT, SH64_COMPACT_SFMT_BRAF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BRK_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BRK_COMPACT, SH64_COMPACT_SFMT_BSR_COMPACT, SH64_COMPACT_SFMT_BSRF_COMPACT, SH64_COMPACT_SFMT_CLRMAC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BSRF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BRK_COMPACT, SH64_COMPACT_SFMT_BSR_COMPACT, SH64_COMPACT_SFMT_BSRF_COMPACT, SH64_COMPACT_SFMT_CLRMAC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_BSR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BRK_COMPACT, SH64_COMPACT_SFMT_BSR_COMPACT, SH64_COMPACT_SFMT_BSRF_COMPACT, SH64_COMPACT_SFMT_CLRMAC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CLRMAC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_BRK_COMPACT, SH64_COMPACT_SFMT_BSR_COMPACT, SH64_COMPACT_SFMT_BSRF_COMPACT, SH64_COMPACT_SFMT_CLRMAC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CLRS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CLRS_COMPACT, SH64_COMPACT_SFMT_CLRT_COMPACT, SH64_COMPACT_SFMT_CMPEQ_COMPACT, SH64_COMPACT_SFMT_CMPEQI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CLRT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CLRS_COMPACT, SH64_COMPACT_SFMT_CLRT_COMPACT, SH64_COMPACT_SFMT_CMPEQ_COMPACT, SH64_COMPACT_SFMT_CMPEQI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CMPEQI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CLRS_COMPACT, SH64_COMPACT_SFMT_CLRT_COMPACT, SH64_COMPACT_SFMT_CMPEQ_COMPACT, SH64_COMPACT_SFMT_CMPEQI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CMPEQ_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CLRS_COMPACT, SH64_COMPACT_SFMT_CLRT_COMPACT, SH64_COMPACT_SFMT_CMPEQ_COMPACT, SH64_COMPACT_SFMT_CMPEQI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_CMPPL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CMPPL_COMPACT, SH64_COMPACT_SFMT_DIV0S_COMPACT, SH64_COMPACT_SFMT_DIV0U_COMPACT, SH64_COMPACT_SFMT_DIV1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DIV0S_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CMPPL_COMPACT, SH64_COMPACT_SFMT_DIV0S_COMPACT, SH64_COMPACT_SFMT_DIV0U_COMPACT, SH64_COMPACT_SFMT_DIV1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DIV0U_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CMPPL_COMPACT, SH64_COMPACT_SFMT_DIV0S_COMPACT, SH64_COMPACT_SFMT_DIV0U_COMPACT, SH64_COMPACT_SFMT_DIV1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DIV1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_CMPPL_COMPACT, SH64_COMPACT_SFMT_DIV0S_COMPACT, SH64_COMPACT_SFMT_DIV0U_COMPACT, SH64_COMPACT_SFMT_DIV1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DIVU_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_DIVU_COMPACT, SH64_COMPACT_SFMT_DMULSL_COMPACT, SH64_COMPACT_SFMT_DT_COMPACT, SH64_COMPACT_SFMT_EXTSB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DMULSL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_DIVU_COMPACT, SH64_COMPACT_SFMT_DMULSL_COMPACT, SH64_COMPACT_SFMT_DT_COMPACT, SH64_COMPACT_SFMT_EXTSB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_DT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_DIVU_COMPACT, SH64_COMPACT_SFMT_DMULSL_COMPACT, SH64_COMPACT_SFMT_DT_COMPACT, SH64_COMPACT_SFMT_EXTSB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_EMPTY	sim/sh64/decode-compact.h	/^  SH64_COMPACT_SFMT_EMPTY, SH64_COMPACT_SFMT_ADD_COMPACT, SH64_COMPACT_SFMT_ADDI_COMPACT, SH64_COMPACT_SFMT_ADDC_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_EXTSB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_DIVU_COMPACT, SH64_COMPACT_SFMT_DMULSL_COMPACT, SH64_COMPACT_SFMT_DT_COMPACT, SH64_COMPACT_SFMT_EXTSB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FABS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FABS_COMPACT, SH64_COMPACT_SFMT_FADD_COMPACT, SH64_COMPACT_SFMT_FCMPEQ_COMPACT, SH64_COMPACT_SFMT_FCNVDS_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FADD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FABS_COMPACT, SH64_COMPACT_SFMT_FADD_COMPACT, SH64_COMPACT_SFMT_FCMPEQ_COMPACT, SH64_COMPACT_SFMT_FCNVDS_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FCMPEQ_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FABS_COMPACT, SH64_COMPACT_SFMT_FADD_COMPACT, SH64_COMPACT_SFMT_FCMPEQ_COMPACT, SH64_COMPACT_SFMT_FCNVDS_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FCNVDS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FABS_COMPACT, SH64_COMPACT_SFMT_FADD_COMPACT, SH64_COMPACT_SFMT_FCMPEQ_COMPACT, SH64_COMPACT_SFMT_FCNVDS_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FCNVSD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FCNVSD_COMPACT, SH64_COMPACT_SFMT_FIPR_COMPACT, SH64_COMPACT_SFMT_FLDS_COMPACT, SH64_COMPACT_SFMT_FLDI0_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FIPR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FCNVSD_COMPACT, SH64_COMPACT_SFMT_FIPR_COMPACT, SH64_COMPACT_SFMT_FLDS_COMPACT, SH64_COMPACT_SFMT_FLDI0_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FLDI0_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FCNVSD_COMPACT, SH64_COMPACT_SFMT_FIPR_COMPACT, SH64_COMPACT_SFMT_FLDS_COMPACT, SH64_COMPACT_SFMT_FLDI0_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FLDS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FCNVSD_COMPACT, SH64_COMPACT_SFMT_FIPR_COMPACT, SH64_COMPACT_SFMT_FLDS_COMPACT, SH64_COMPACT_SFMT_FLDI0_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FLOAT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FLOAT_COMPACT, SH64_COMPACT_SFMT_FMAC_COMPACT, SH64_COMPACT_SFMT_FMOV1_COMPACT, SH64_COMPACT_SFMT_FMOV2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMAC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FLOAT_COMPACT, SH64_COMPACT_SFMT_FMAC_COMPACT, SH64_COMPACT_SFMT_FMOV1_COMPACT, SH64_COMPACT_SFMT_FMOV2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FLOAT_COMPACT, SH64_COMPACT_SFMT_FMAC_COMPACT, SH64_COMPACT_SFMT_FMOV1_COMPACT, SH64_COMPACT_SFMT_FMOV2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FLOAT_COMPACT, SH64_COMPACT_SFMT_FMAC_COMPACT, SH64_COMPACT_SFMT_FMOV1_COMPACT, SH64_COMPACT_SFMT_FMOV2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV3_COMPACT, SH64_COMPACT_SFMT_FMOV4_COMPACT, SH64_COMPACT_SFMT_FMOV5_COMPACT, SH64_COMPACT_SFMT_FMOV6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV3_COMPACT, SH64_COMPACT_SFMT_FMOV4_COMPACT, SH64_COMPACT_SFMT_FMOV5_COMPACT, SH64_COMPACT_SFMT_FMOV6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV3_COMPACT, SH64_COMPACT_SFMT_FMOV4_COMPACT, SH64_COMPACT_SFMT_FMOV5_COMPACT, SH64_COMPACT_SFMT_FMOV6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV3_COMPACT, SH64_COMPACT_SFMT_FMOV4_COMPACT, SH64_COMPACT_SFMT_FMOV5_COMPACT, SH64_COMPACT_SFMT_FMOV6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV7_COMPACT, SH64_COMPACT_SFMT_FMOV8_COMPACT, SH64_COMPACT_SFMT_FMOV9_COMPACT, SH64_COMPACT_SFMT_FRCHG_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV7_COMPACT, SH64_COMPACT_SFMT_FMOV8_COMPACT, SH64_COMPACT_SFMT_FMOV9_COMPACT, SH64_COMPACT_SFMT_FRCHG_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FMOV9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV7_COMPACT, SH64_COMPACT_SFMT_FMOV8_COMPACT, SH64_COMPACT_SFMT_FMOV9_COMPACT, SH64_COMPACT_SFMT_FRCHG_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FRCHG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FMOV7_COMPACT, SH64_COMPACT_SFMT_FMOV8_COMPACT, SH64_COMPACT_SFMT_FMOV9_COMPACT, SH64_COMPACT_SFMT_FRCHG_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FSCHG_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FSCHG_COMPACT, SH64_COMPACT_SFMT_FSTS_COMPACT, SH64_COMPACT_SFMT_FTRC_COMPACT, SH64_COMPACT_SFMT_FTRV_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FSTS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FSCHG_COMPACT, SH64_COMPACT_SFMT_FSTS_COMPACT, SH64_COMPACT_SFMT_FTRC_COMPACT, SH64_COMPACT_SFMT_FTRV_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FTRC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FSCHG_COMPACT, SH64_COMPACT_SFMT_FSTS_COMPACT, SH64_COMPACT_SFMT_FTRC_COMPACT, SH64_COMPACT_SFMT_FTRV_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_FTRV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_FSCHG_COMPACT, SH64_COMPACT_SFMT_FSTS_COMPACT, SH64_COMPACT_SFMT_FTRC_COMPACT, SH64_COMPACT_SFMT_FTRV_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDCL_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDC_GBR_COMPACT, SH64_COMPACT_SFMT_LDC_VBR_COMPACT, SH64_COMPACT_SFMT_LDC_SR_COMPACT, SH64_COMPACT_SFMT_LDCL_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDCL_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDCL_VBR_COMPACT, SH64_COMPACT_SFMT_LDS_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDS_FPUL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDC_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDC_GBR_COMPACT, SH64_COMPACT_SFMT_LDC_VBR_COMPACT, SH64_COMPACT_SFMT_LDC_SR_COMPACT, SH64_COMPACT_SFMT_LDCL_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDC_SR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDC_GBR_COMPACT, SH64_COMPACT_SFMT_LDC_VBR_COMPACT, SH64_COMPACT_SFMT_LDC_SR_COMPACT, SH64_COMPACT_SFMT_LDCL_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDC_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDC_GBR_COMPACT, SH64_COMPACT_SFMT_LDC_VBR_COMPACT, SH64_COMPACT_SFMT_LDC_SR_COMPACT, SH64_COMPACT_SFMT_LDCL_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDSL_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDCL_VBR_COMPACT, SH64_COMPACT_SFMT_LDS_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDS_FPUL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDSL_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_FPUL_COMPACT, SH64_COMPACT_SFMT_LDS_MACH_COMPACT, SH64_COMPACT_SFMT_LDSL_MACH_COMPACT, SH64_COMPACT_SFMT_LDS_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDSL_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_FPUL_COMPACT, SH64_COMPACT_SFMT_LDS_MACH_COMPACT, SH64_COMPACT_SFMT_LDSL_MACH_COMPACT, SH64_COMPACT_SFMT_LDS_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDSL_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_MACL_COMPACT, SH64_COMPACT_SFMT_LDS_PR_COMPACT, SH64_COMPACT_SFMT_LDSL_PR_COMPACT, SH64_COMPACT_SFMT_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDSL_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_MACL_COMPACT, SH64_COMPACT_SFMT_LDS_PR_COMPACT, SH64_COMPACT_SFMT_LDSL_PR_COMPACT, SH64_COMPACT_SFMT_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDS_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDCL_VBR_COMPACT, SH64_COMPACT_SFMT_LDS_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDS_FPUL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDS_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDCL_VBR_COMPACT, SH64_COMPACT_SFMT_LDS_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_LDS_FPUL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDS_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_FPUL_COMPACT, SH64_COMPACT_SFMT_LDS_MACH_COMPACT, SH64_COMPACT_SFMT_LDSL_MACH_COMPACT, SH64_COMPACT_SFMT_LDS_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDS_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_FPUL_COMPACT, SH64_COMPACT_SFMT_LDS_MACH_COMPACT, SH64_COMPACT_SFMT_LDSL_MACH_COMPACT, SH64_COMPACT_SFMT_LDS_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_LDS_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_MACL_COMPACT, SH64_COMPACT_SFMT_LDS_PR_COMPACT, SH64_COMPACT_SFMT_LDSL_PR_COMPACT, SH64_COMPACT_SFMT_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_LDSL_MACL_COMPACT, SH64_COMPACT_SFMT_LDS_PR_COMPACT, SH64_COMPACT_SFMT_LDSL_PR_COMPACT, SH64_COMPACT_SFMT_MACL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MACW_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MACW_COMPACT, SH64_COMPACT_SFMT_MOV_COMPACT, SH64_COMPACT_SFMT_MOVI_COMPACT, SH64_COMPACT_SFMT_MOVI20_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW10_COMPACT, SH64_COMPACT_SFMT_MOVW11_COMPACT, SH64_COMPACT_SFMT_MOVA_COMPACT, SH64_COMPACT_SFMT_MOVCAL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB9_COMPACT, SH64_COMPACT_SFMT_MOVB10_COMPACT, SH64_COMPACT_SFMT_MOVL1_COMPACT, SH64_COMPACT_SFMT_MOVL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB1_COMPACT, SH64_COMPACT_SFMT_MOVB2_COMPACT, SH64_COMPACT_SFMT_MOVB3_COMPACT, SH64_COMPACT_SFMT_MOVB4_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB1_COMPACT, SH64_COMPACT_SFMT_MOVB2_COMPACT, SH64_COMPACT_SFMT_MOVB3_COMPACT, SH64_COMPACT_SFMT_MOVB4_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB1_COMPACT, SH64_COMPACT_SFMT_MOVB2_COMPACT, SH64_COMPACT_SFMT_MOVB3_COMPACT, SH64_COMPACT_SFMT_MOVB4_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB1_COMPACT, SH64_COMPACT_SFMT_MOVB2_COMPACT, SH64_COMPACT_SFMT_MOVB3_COMPACT, SH64_COMPACT_SFMT_MOVB4_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB5_COMPACT, SH64_COMPACT_SFMT_MOVB6_COMPACT, SH64_COMPACT_SFMT_MOVB7_COMPACT, SH64_COMPACT_SFMT_MOVB8_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB5_COMPACT, SH64_COMPACT_SFMT_MOVB6_COMPACT, SH64_COMPACT_SFMT_MOVB7_COMPACT, SH64_COMPACT_SFMT_MOVB8_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB5_COMPACT, SH64_COMPACT_SFMT_MOVB6_COMPACT, SH64_COMPACT_SFMT_MOVB7_COMPACT, SH64_COMPACT_SFMT_MOVB8_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB5_COMPACT, SH64_COMPACT_SFMT_MOVB6_COMPACT, SH64_COMPACT_SFMT_MOVB7_COMPACT, SH64_COMPACT_SFMT_MOVB8_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVB9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB9_COMPACT, SH64_COMPACT_SFMT_MOVB10_COMPACT, SH64_COMPACT_SFMT_MOVL1_COMPACT, SH64_COMPACT_SFMT_MOVL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVCAL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW10_COMPACT, SH64_COMPACT_SFMT_MOVW11_COMPACT, SH64_COMPACT_SFMT_MOVA_COMPACT, SH64_COMPACT_SFMT_MOVCAL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVCOL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVCOL_COMPACT, SH64_COMPACT_SFMT_MOVT_COMPACT, SH64_COMPACT_SFMT_MOVUAL_COMPACT, SH64_COMPACT_SFMT_MOVUAL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVI20_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MACW_COMPACT, SH64_COMPACT_SFMT_MOV_COMPACT, SH64_COMPACT_SFMT_MOVI_COMPACT, SH64_COMPACT_SFMT_MOVI20_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MACW_COMPACT, SH64_COMPACT_SFMT_MOV_COMPACT, SH64_COMPACT_SFMT_MOVI_COMPACT, SH64_COMPACT_SFMT_MOVI20_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL7_COMPACT, SH64_COMPACT_SFMT_MOVL8_COMPACT, SH64_COMPACT_SFMT_MOVL9_COMPACT, SH64_COMPACT_SFMT_MOVL10_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL11_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL11_COMPACT, SH64_COMPACT_SFMT_MOVL12_COMPACT, SH64_COMPACT_SFMT_MOVL13_COMPACT, SH64_COMPACT_SFMT_MOVW1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL12_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL11_COMPACT, SH64_COMPACT_SFMT_MOVL12_COMPACT, SH64_COMPACT_SFMT_MOVL13_COMPACT, SH64_COMPACT_SFMT_MOVW1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL13_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL11_COMPACT, SH64_COMPACT_SFMT_MOVL12_COMPACT, SH64_COMPACT_SFMT_MOVL13_COMPACT, SH64_COMPACT_SFMT_MOVW1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB9_COMPACT, SH64_COMPACT_SFMT_MOVB10_COMPACT, SH64_COMPACT_SFMT_MOVL1_COMPACT, SH64_COMPACT_SFMT_MOVL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVB9_COMPACT, SH64_COMPACT_SFMT_MOVB10_COMPACT, SH64_COMPACT_SFMT_MOVL1_COMPACT, SH64_COMPACT_SFMT_MOVL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL3_COMPACT, SH64_COMPACT_SFMT_MOVL4_COMPACT, SH64_COMPACT_SFMT_MOVL5_COMPACT, SH64_COMPACT_SFMT_MOVL6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL3_COMPACT, SH64_COMPACT_SFMT_MOVL4_COMPACT, SH64_COMPACT_SFMT_MOVL5_COMPACT, SH64_COMPACT_SFMT_MOVL6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL3_COMPACT, SH64_COMPACT_SFMT_MOVL4_COMPACT, SH64_COMPACT_SFMT_MOVL5_COMPACT, SH64_COMPACT_SFMT_MOVL6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL3_COMPACT, SH64_COMPACT_SFMT_MOVL4_COMPACT, SH64_COMPACT_SFMT_MOVL5_COMPACT, SH64_COMPACT_SFMT_MOVL6_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL7_COMPACT, SH64_COMPACT_SFMT_MOVL8_COMPACT, SH64_COMPACT_SFMT_MOVL9_COMPACT, SH64_COMPACT_SFMT_MOVL10_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL7_COMPACT, SH64_COMPACT_SFMT_MOVL8_COMPACT, SH64_COMPACT_SFMT_MOVL9_COMPACT, SH64_COMPACT_SFMT_MOVL10_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVL9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL7_COMPACT, SH64_COMPACT_SFMT_MOVL8_COMPACT, SH64_COMPACT_SFMT_MOVL9_COMPACT, SH64_COMPACT_SFMT_MOVL10_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVT_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVCOL_COMPACT, SH64_COMPACT_SFMT_MOVT_COMPACT, SH64_COMPACT_SFMT_MOVUAL_COMPACT, SH64_COMPACT_SFMT_MOVUAL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVUAL2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVCOL_COMPACT, SH64_COMPACT_SFMT_MOVT_COMPACT, SH64_COMPACT_SFMT_MOVUAL_COMPACT, SH64_COMPACT_SFMT_MOVUAL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVUAL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVCOL_COMPACT, SH64_COMPACT_SFMT_MOVT_COMPACT, SH64_COMPACT_SFMT_MOVUAL_COMPACT, SH64_COMPACT_SFMT_MOVUAL2_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW10_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW10_COMPACT, SH64_COMPACT_SFMT_MOVW11_COMPACT, SH64_COMPACT_SFMT_MOVA_COMPACT, SH64_COMPACT_SFMT_MOVCAL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW11_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW10_COMPACT, SH64_COMPACT_SFMT_MOVW11_COMPACT, SH64_COMPACT_SFMT_MOVA_COMPACT, SH64_COMPACT_SFMT_MOVCAL_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW1_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVL11_COMPACT, SH64_COMPACT_SFMT_MOVL12_COMPACT, SH64_COMPACT_SFMT_MOVL13_COMPACT, SH64_COMPACT_SFMT_MOVW1_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW2_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW2_COMPACT, SH64_COMPACT_SFMT_MOVW3_COMPACT, SH64_COMPACT_SFMT_MOVW4_COMPACT, SH64_COMPACT_SFMT_MOVW5_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW3_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW2_COMPACT, SH64_COMPACT_SFMT_MOVW3_COMPACT, SH64_COMPACT_SFMT_MOVW4_COMPACT, SH64_COMPACT_SFMT_MOVW5_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW4_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW2_COMPACT, SH64_COMPACT_SFMT_MOVW3_COMPACT, SH64_COMPACT_SFMT_MOVW4_COMPACT, SH64_COMPACT_SFMT_MOVW5_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW5_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW2_COMPACT, SH64_COMPACT_SFMT_MOVW3_COMPACT, SH64_COMPACT_SFMT_MOVW4_COMPACT, SH64_COMPACT_SFMT_MOVW5_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW6_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW6_COMPACT, SH64_COMPACT_SFMT_MOVW7_COMPACT, SH64_COMPACT_SFMT_MOVW8_COMPACT, SH64_COMPACT_SFMT_MOVW9_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW7_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW6_COMPACT, SH64_COMPACT_SFMT_MOVW7_COMPACT, SH64_COMPACT_SFMT_MOVW8_COMPACT, SH64_COMPACT_SFMT_MOVW9_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW8_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW6_COMPACT, SH64_COMPACT_SFMT_MOVW7_COMPACT, SH64_COMPACT_SFMT_MOVW8_COMPACT, SH64_COMPACT_SFMT_MOVW9_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOVW9_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MOVW6_COMPACT, SH64_COMPACT_SFMT_MOVW7_COMPACT, SH64_COMPACT_SFMT_MOVW8_COMPACT, SH64_COMPACT_SFMT_MOVW9_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MOV_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MACW_COMPACT, SH64_COMPACT_SFMT_MOV_COMPACT, SH64_COMPACT_SFMT_MOVI_COMPACT, SH64_COMPACT_SFMT_MOVI20_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_MULL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MULL_COMPACT, SH64_COMPACT_SFMT_NEGC_COMPACT, SH64_COMPACT_SFMT_NOP_COMPACT, SH64_COMPACT_SFMT_PREF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_NEGC_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MULL_COMPACT, SH64_COMPACT_SFMT_NEGC_COMPACT, SH64_COMPACT_SFMT_NOP_COMPACT, SH64_COMPACT_SFMT_PREF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_NOP_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MULL_COMPACT, SH64_COMPACT_SFMT_NEGC_COMPACT, SH64_COMPACT_SFMT_NOP_COMPACT, SH64_COMPACT_SFMT_PREF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_PREF_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_MULL_COMPACT, SH64_COMPACT_SFMT_NEGC_COMPACT, SH64_COMPACT_SFMT_NOP_COMPACT, SH64_COMPACT_SFMT_PREF_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_ROTCL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ROTCL_COMPACT, SH64_COMPACT_SFMT_RTS_COMPACT, SH64_COMPACT_SFMT_SHAD_COMPACT, SH64_COMPACT_SFMT_STC_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_RTS_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ROTCL_COMPACT, SH64_COMPACT_SFMT_RTS_COMPACT, SH64_COMPACT_SFMT_SHAD_COMPACT, SH64_COMPACT_SFMT_STC_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_SHAD_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ROTCL_COMPACT, SH64_COMPACT_SFMT_RTS_COMPACT, SH64_COMPACT_SFMT_SHAD_COMPACT, SH64_COMPACT_SFMT_STC_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STCL_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STC_VBR_COMPACT, SH64_COMPACT_SFMT_STCL_GBR_COMPACT, SH64_COMPACT_SFMT_STCL_VBR_COMPACT, SH64_COMPACT_SFMT_STS_FPSCR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STCL_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STC_VBR_COMPACT, SH64_COMPACT_SFMT_STCL_GBR_COMPACT, SH64_COMPACT_SFMT_STCL_VBR_COMPACT, SH64_COMPACT_SFMT_STS_FPSCR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STC_GBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_ROTCL_COMPACT, SH64_COMPACT_SFMT_RTS_COMPACT, SH64_COMPACT_SFMT_SHAD_COMPACT, SH64_COMPACT_SFMT_STC_GBR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STC_VBR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STC_VBR_COMPACT, SH64_COMPACT_SFMT_STCL_GBR_COMPACT, SH64_COMPACT_SFMT_STCL_VBR_COMPACT, SH64_COMPACT_SFMT_STS_FPSCR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STSL_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_STS_FPUL_COMPACT, SH64_COMPACT_SFMT_STSL_FPUL_COMPACT, SH64_COMPACT_SFMT_STS_MACH_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STSL_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_STS_FPUL_COMPACT, SH64_COMPACT_SFMT_STSL_FPUL_COMPACT, SH64_COMPACT_SFMT_STS_MACH_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STSL_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_MACH_COMPACT, SH64_COMPACT_SFMT_STS_MACL_COMPACT, SH64_COMPACT_SFMT_STSL_MACL_COMPACT, SH64_COMPACT_SFMT_STS_PR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STSL_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_MACH_COMPACT, SH64_COMPACT_SFMT_STS_MACL_COMPACT, SH64_COMPACT_SFMT_STSL_MACL_COMPACT, SH64_COMPACT_SFMT_STS_PR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STSL_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_PR_COMPACT, SH64_COMPACT_SFMT_TASB_COMPACT, SH64_COMPACT_SFMT_TRAPA_COMPACT, SH64_COMPACT_SFMT_TSTI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STS_FPSCR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STC_VBR_COMPACT, SH64_COMPACT_SFMT_STCL_GBR_COMPACT, SH64_COMPACT_SFMT_STCL_VBR_COMPACT, SH64_COMPACT_SFMT_STS_FPSCR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STS_FPUL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_STS_FPUL_COMPACT, SH64_COMPACT_SFMT_STSL_FPUL_COMPACT, SH64_COMPACT_SFMT_STS_MACH_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STS_MACH_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_FPSCR_COMPACT, SH64_COMPACT_SFMT_STS_FPUL_COMPACT, SH64_COMPACT_SFMT_STSL_FPUL_COMPACT, SH64_COMPACT_SFMT_STS_MACH_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STS_MACL_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_MACH_COMPACT, SH64_COMPACT_SFMT_STS_MACL_COMPACT, SH64_COMPACT_SFMT_STSL_MACL_COMPACT, SH64_COMPACT_SFMT_STS_PR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_STS_PR_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_MACH_COMPACT, SH64_COMPACT_SFMT_STS_MACL_COMPACT, SH64_COMPACT_SFMT_STSL_MACL_COMPACT, SH64_COMPACT_SFMT_STS_PR_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_TASB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_PR_COMPACT, SH64_COMPACT_SFMT_TASB_COMPACT, SH64_COMPACT_SFMT_TRAPA_COMPACT, SH64_COMPACT_SFMT_TSTI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_TRAPA_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_PR_COMPACT, SH64_COMPACT_SFMT_TASB_COMPACT, SH64_COMPACT_SFMT_TRAPA_COMPACT, SH64_COMPACT_SFMT_TSTI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_TSTB_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_TSTB_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_TSTI_COMPACT	sim/sh64/decode-compact.h	/^ , SH64_COMPACT_SFMT_STSL_PR_COMPACT, SH64_COMPACT_SFMT_TASB_COMPACT, SH64_COMPACT_SFMT_TRAPA_COMPACT, SH64_COMPACT_SFMT_TSTI_COMPACT$/;"	e	enum:sh64_compact_sfmt_type
SH64_COMPACT_SFMT_TYPE	sim/sh64/decode-compact.h	/^} SH64_COMPACT_SFMT_TYPE;$/;"	t	typeref:enum:sh64_compact_sfmt_type
SH64_CPU_DATA	sim/sh64/cpu.h	/^} SH64_CPU_DATA;$/;"	t	typeref:struct:__anon855
SH64_DEFAULT_MEM_SIZE	sim/sh64/sim-main.h	70;"	d
SH64_MEDIA_DECODE_H	sim/sh64/decode-media.h	25;"	d
SH64_MEDIA_INSN_ADD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_X_CHAIN, SH64_MEDIA_INSN_X_BEGIN, SH64_MEDIA_INSN_ADD, SH64_MEDIA_INSN_ADDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ADDI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_ADDI, SH64_MEDIA_INSN_ADDIL, SH64_MEDIA_INSN_ADDZL, SH64_MEDIA_INSN_ALLOCO$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ADDIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_ADDI, SH64_MEDIA_INSN_ADDIL, SH64_MEDIA_INSN_ADDZL, SH64_MEDIA_INSN_ALLOCO$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ADDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_X_CHAIN, SH64_MEDIA_INSN_X_BEGIN, SH64_MEDIA_INSN_ADD, SH64_MEDIA_INSN_ADDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ADDZL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_ADDI, SH64_MEDIA_INSN_ADDIL, SH64_MEDIA_INSN_ADDZL, SH64_MEDIA_INSN_ALLOCO$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ALLOCO	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_ADDI, SH64_MEDIA_INSN_ADDIL, SH64_MEDIA_INSN_ADDZL, SH64_MEDIA_INSN_ALLOCO$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_AND	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_AND, SH64_MEDIA_INSN_ANDC, SH64_MEDIA_INSN_ANDI, SH64_MEDIA_INSN_BEQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ANDC	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_AND, SH64_MEDIA_INSN_ANDC, SH64_MEDIA_INSN_ANDI, SH64_MEDIA_INSN_BEQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ANDI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_AND, SH64_MEDIA_INSN_ANDC, SH64_MEDIA_INSN_ANDI, SH64_MEDIA_INSN_BEQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BEQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_AND, SH64_MEDIA_INSN_ANDC, SH64_MEDIA_INSN_ANDI, SH64_MEDIA_INSN_BEQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BEQI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BEQI, SH64_MEDIA_INSN_BGE, SH64_MEDIA_INSN_BGEU, SH64_MEDIA_INSN_BGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BGE	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BEQI, SH64_MEDIA_INSN_BGE, SH64_MEDIA_INSN_BGEU, SH64_MEDIA_INSN_BGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BGEU	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BEQI, SH64_MEDIA_INSN_BGE, SH64_MEDIA_INSN_BGEU, SH64_MEDIA_INSN_BGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BGT	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BEQI, SH64_MEDIA_INSN_BGE, SH64_MEDIA_INSN_BGEU, SH64_MEDIA_INSN_BGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BGTU	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BGTU, SH64_MEDIA_INSN_BLINK, SH64_MEDIA_INSN_BNE, SH64_MEDIA_INSN_BNEI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BLINK	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BGTU, SH64_MEDIA_INSN_BLINK, SH64_MEDIA_INSN_BNE, SH64_MEDIA_INSN_BNEI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BNE	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BGTU, SH64_MEDIA_INSN_BLINK, SH64_MEDIA_INSN_BNE, SH64_MEDIA_INSN_BNEI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BNEI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BGTU, SH64_MEDIA_INSN_BLINK, SH64_MEDIA_INSN_BNE, SH64_MEDIA_INSN_BNEI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BRK	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BRK, SH64_MEDIA_INSN_BYTEREV, SH64_MEDIA_INSN_CMPEQ, SH64_MEDIA_INSN_CMPGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_BYTEREV	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BRK, SH64_MEDIA_INSN_BYTEREV, SH64_MEDIA_INSN_CMPEQ, SH64_MEDIA_INSN_CMPGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_CMPEQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BRK, SH64_MEDIA_INSN_BYTEREV, SH64_MEDIA_INSN_CMPEQ, SH64_MEDIA_INSN_CMPGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_CMPGT	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_BRK, SH64_MEDIA_INSN_BYTEREV, SH64_MEDIA_INSN_CMPEQ, SH64_MEDIA_INSN_CMPGT$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_CMPGTU	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_CMPGTU, SH64_MEDIA_INSN_CMVEQ, SH64_MEDIA_INSN_CMVNE, SH64_MEDIA_INSN_FABSD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_CMVEQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_CMPGTU, SH64_MEDIA_INSN_CMVEQ, SH64_MEDIA_INSN_CMVNE, SH64_MEDIA_INSN_FABSD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_CMVNE	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_CMPGTU, SH64_MEDIA_INSN_CMVEQ, SH64_MEDIA_INSN_CMVNE, SH64_MEDIA_INSN_FABSD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FABSD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_CMPGTU, SH64_MEDIA_INSN_CMVEQ, SH64_MEDIA_INSN_CMVNE, SH64_MEDIA_INSN_FABSD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FABSS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FABSS, SH64_MEDIA_INSN_FADDD, SH64_MEDIA_INSN_FADDS, SH64_MEDIA_INSN_FCMPEQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FADDD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FABSS, SH64_MEDIA_INSN_FADDD, SH64_MEDIA_INSN_FADDS, SH64_MEDIA_INSN_FCMPEQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FADDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FABSS, SH64_MEDIA_INSN_FADDD, SH64_MEDIA_INSN_FADDS, SH64_MEDIA_INSN_FCMPEQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPEQD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FABSS, SH64_MEDIA_INSN_FADDD, SH64_MEDIA_INSN_FADDS, SH64_MEDIA_INSN_FCMPEQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPEQS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPEQS, SH64_MEDIA_INSN_FCMPGED, SH64_MEDIA_INSN_FCMPGES, SH64_MEDIA_INSN_FCMPGTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPGED	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPEQS, SH64_MEDIA_INSN_FCMPGED, SH64_MEDIA_INSN_FCMPGES, SH64_MEDIA_INSN_FCMPGTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPGES	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPEQS, SH64_MEDIA_INSN_FCMPGED, SH64_MEDIA_INSN_FCMPGES, SH64_MEDIA_INSN_FCMPGTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPGTD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPEQS, SH64_MEDIA_INSN_FCMPGED, SH64_MEDIA_INSN_FCMPGES, SH64_MEDIA_INSN_FCMPGTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPGTS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPGTS, SH64_MEDIA_INSN_FCMPUND, SH64_MEDIA_INSN_FCMPUNS, SH64_MEDIA_INSN_FCNVDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPUND	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPGTS, SH64_MEDIA_INSN_FCMPUND, SH64_MEDIA_INSN_FCMPUNS, SH64_MEDIA_INSN_FCNVDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCMPUNS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPGTS, SH64_MEDIA_INSN_FCMPUND, SH64_MEDIA_INSN_FCMPUNS, SH64_MEDIA_INSN_FCNVDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCNVDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCMPGTS, SH64_MEDIA_INSN_FCMPUND, SH64_MEDIA_INSN_FCMPUNS, SH64_MEDIA_INSN_FCNVDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FCNVSD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCNVSD, SH64_MEDIA_INSN_FDIVD, SH64_MEDIA_INSN_FDIVS, SH64_MEDIA_INSN_FGETSCR$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FDIVD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCNVSD, SH64_MEDIA_INSN_FDIVD, SH64_MEDIA_INSN_FDIVS, SH64_MEDIA_INSN_FGETSCR$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FDIVS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCNVSD, SH64_MEDIA_INSN_FDIVD, SH64_MEDIA_INSN_FDIVS, SH64_MEDIA_INSN_FGETSCR$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FGETSCR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FCNVSD, SH64_MEDIA_INSN_FDIVD, SH64_MEDIA_INSN_FDIVS, SH64_MEDIA_INSN_FGETSCR$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FIPRS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FIPRS, SH64_MEDIA_INSN_FLDD, SH64_MEDIA_INSN_FLDP, SH64_MEDIA_INSN_FLDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FIPRS, SH64_MEDIA_INSN_FLDD, SH64_MEDIA_INSN_FLDP, SH64_MEDIA_INSN_FLDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FIPRS, SH64_MEDIA_INSN_FLDD, SH64_MEDIA_INSN_FLDP, SH64_MEDIA_INSN_FLDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FIPRS, SH64_MEDIA_INSN_FLDD, SH64_MEDIA_INSN_FLDP, SH64_MEDIA_INSN_FLDS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDXD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLDXD, SH64_MEDIA_INSN_FLDXP, SH64_MEDIA_INSN_FLDXS, SH64_MEDIA_INSN_FLOATLD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDXP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLDXD, SH64_MEDIA_INSN_FLDXP, SH64_MEDIA_INSN_FLDXS, SH64_MEDIA_INSN_FLOATLD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLDXS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLDXD, SH64_MEDIA_INSN_FLDXP, SH64_MEDIA_INSN_FLDXS, SH64_MEDIA_INSN_FLOATLD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLOATLD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLDXD, SH64_MEDIA_INSN_FLDXP, SH64_MEDIA_INSN_FLDXS, SH64_MEDIA_INSN_FLOATLD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLOATLS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLOATLS, SH64_MEDIA_INSN_FLOATQD, SH64_MEDIA_INSN_FLOATQS, SH64_MEDIA_INSN_FMACS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLOATQD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLOATLS, SH64_MEDIA_INSN_FLOATQD, SH64_MEDIA_INSN_FLOATQS, SH64_MEDIA_INSN_FMACS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FLOATQS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLOATLS, SH64_MEDIA_INSN_FLOATQD, SH64_MEDIA_INSN_FLOATQS, SH64_MEDIA_INSN_FMACS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMACS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FLOATLS, SH64_MEDIA_INSN_FLOATQD, SH64_MEDIA_INSN_FLOATQS, SH64_MEDIA_INSN_FMACS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVD, SH64_MEDIA_INSN_FMOVDQ, SH64_MEDIA_INSN_FMOVLS, SH64_MEDIA_INSN_FMOVQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVD, SH64_MEDIA_INSN_FMOVDQ, SH64_MEDIA_INSN_FMOVLS, SH64_MEDIA_INSN_FMOVQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVLS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVD, SH64_MEDIA_INSN_FMOVDQ, SH64_MEDIA_INSN_FMOVLS, SH64_MEDIA_INSN_FMOVQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVQD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVD, SH64_MEDIA_INSN_FMOVDQ, SH64_MEDIA_INSN_FMOVLS, SH64_MEDIA_INSN_FMOVQD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVS, SH64_MEDIA_INSN_FMOVSL, SH64_MEDIA_INSN_FMULD, SH64_MEDIA_INSN_FMULS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMOVSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVS, SH64_MEDIA_INSN_FMOVSL, SH64_MEDIA_INSN_FMULD, SH64_MEDIA_INSN_FMULS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMULD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVS, SH64_MEDIA_INSN_FMOVSL, SH64_MEDIA_INSN_FMULD, SH64_MEDIA_INSN_FMULS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FMULS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FMOVS, SH64_MEDIA_INSN_FMOVSL, SH64_MEDIA_INSN_FMULD, SH64_MEDIA_INSN_FMULS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FNEGD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FNEGD, SH64_MEDIA_INSN_FNEGS, SH64_MEDIA_INSN_FPUTSCR, SH64_MEDIA_INSN_FSQRTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FNEGS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FNEGD, SH64_MEDIA_INSN_FNEGS, SH64_MEDIA_INSN_FPUTSCR, SH64_MEDIA_INSN_FSQRTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FPUTSCR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FNEGD, SH64_MEDIA_INSN_FNEGS, SH64_MEDIA_INSN_FPUTSCR, SH64_MEDIA_INSN_FSQRTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSQRTD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FNEGD, SH64_MEDIA_INSN_FNEGS, SH64_MEDIA_INSN_FPUTSCR, SH64_MEDIA_INSN_FSQRTD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSQRTS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSQRTS, SH64_MEDIA_INSN_FSTD, SH64_MEDIA_INSN_FSTP, SH64_MEDIA_INSN_FSTS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSQRTS, SH64_MEDIA_INSN_FSTD, SH64_MEDIA_INSN_FSTP, SH64_MEDIA_INSN_FSTS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSQRTS, SH64_MEDIA_INSN_FSTD, SH64_MEDIA_INSN_FSTP, SH64_MEDIA_INSN_FSTS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSQRTS, SH64_MEDIA_INSN_FSTD, SH64_MEDIA_INSN_FSTP, SH64_MEDIA_INSN_FSTS$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTXD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSTXD, SH64_MEDIA_INSN_FSTXP, SH64_MEDIA_INSN_FSTXS, SH64_MEDIA_INSN_FSUBD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTXP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSTXD, SH64_MEDIA_INSN_FSTXP, SH64_MEDIA_INSN_FSTXS, SH64_MEDIA_INSN_FSUBD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSTXS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSTXD, SH64_MEDIA_INSN_FSTXP, SH64_MEDIA_INSN_FSTXS, SH64_MEDIA_INSN_FSUBD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSUBD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSTXD, SH64_MEDIA_INSN_FSTXP, SH64_MEDIA_INSN_FSTXS, SH64_MEDIA_INSN_FSUBD$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FSUBS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSUBS, SH64_MEDIA_INSN_FTRCDL, SH64_MEDIA_INSN_FTRCSL, SH64_MEDIA_INSN_FTRCDQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FTRCDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSUBS, SH64_MEDIA_INSN_FTRCDL, SH64_MEDIA_INSN_FTRCSL, SH64_MEDIA_INSN_FTRCDQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FTRCDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSUBS, SH64_MEDIA_INSN_FTRCDL, SH64_MEDIA_INSN_FTRCSL, SH64_MEDIA_INSN_FTRCDQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FTRCSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FSUBS, SH64_MEDIA_INSN_FTRCDL, SH64_MEDIA_INSN_FTRCSL, SH64_MEDIA_INSN_FTRCDQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FTRCSQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FTRCSQ, SH64_MEDIA_INSN_FTRVS, SH64_MEDIA_INSN_GETCFG, SH64_MEDIA_INSN_GETCON$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_FTRVS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FTRCSQ, SH64_MEDIA_INSN_FTRVS, SH64_MEDIA_INSN_GETCFG, SH64_MEDIA_INSN_GETCON$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_GETCFG	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FTRCSQ, SH64_MEDIA_INSN_FTRVS, SH64_MEDIA_INSN_GETCFG, SH64_MEDIA_INSN_GETCON$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_GETCON	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_FTRCSQ, SH64_MEDIA_INSN_FTRVS, SH64_MEDIA_INSN_GETCFG, SH64_MEDIA_INSN_GETCON$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_GETTR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_GETTR, SH64_MEDIA_INSN_ICBI, SH64_MEDIA_INSN_LDB, SH64_MEDIA_INSN_LDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ICBI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_GETTR, SH64_MEDIA_INSN_ICBI, SH64_MEDIA_INSN_LDB, SH64_MEDIA_INSN_LDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_GETTR, SH64_MEDIA_INSN_ICBI, SH64_MEDIA_INSN_LDB, SH64_MEDIA_INSN_LDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDHIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDHIL, SH64_MEDIA_INSN_LDHIQ, SH64_MEDIA_INSN_LDLOL, SH64_MEDIA_INSN_LDLOQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDHIQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDHIL, SH64_MEDIA_INSN_LDHIQ, SH64_MEDIA_INSN_LDLOL, SH64_MEDIA_INSN_LDLOQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_GETTR, SH64_MEDIA_INSN_ICBI, SH64_MEDIA_INSN_LDB, SH64_MEDIA_INSN_LDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDLOL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDHIL, SH64_MEDIA_INSN_LDHIQ, SH64_MEDIA_INSN_LDLOL, SH64_MEDIA_INSN_LDLOQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDLOQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDHIL, SH64_MEDIA_INSN_LDHIQ, SH64_MEDIA_INSN_LDLOL, SH64_MEDIA_INSN_LDLOQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDQ, SH64_MEDIA_INSN_LDUB, SH64_MEDIA_INSN_LDUW, SH64_MEDIA_INSN_LDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDQ, SH64_MEDIA_INSN_LDUB, SH64_MEDIA_INSN_LDUW, SH64_MEDIA_INSN_LDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDUW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDQ, SH64_MEDIA_INSN_LDUB, SH64_MEDIA_INSN_LDUW, SH64_MEDIA_INSN_LDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDQ, SH64_MEDIA_INSN_LDUB, SH64_MEDIA_INSN_LDUW, SH64_MEDIA_INSN_LDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXB, SH64_MEDIA_INSN_LDXL, SH64_MEDIA_INSN_LDXQ, SH64_MEDIA_INSN_LDXUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXB, SH64_MEDIA_INSN_LDXL, SH64_MEDIA_INSN_LDXQ, SH64_MEDIA_INSN_LDXUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXB, SH64_MEDIA_INSN_LDXL, SH64_MEDIA_INSN_LDXQ, SH64_MEDIA_INSN_LDXUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXB, SH64_MEDIA_INSN_LDXL, SH64_MEDIA_INSN_LDXQ, SH64_MEDIA_INSN_LDXUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXUW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXUW, SH64_MEDIA_INSN_LDXW, SH64_MEDIA_INSN_MABSL, SH64_MEDIA_INSN_MABSW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_LDXW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXUW, SH64_MEDIA_INSN_LDXW, SH64_MEDIA_INSN_MABSL, SH64_MEDIA_INSN_MABSW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MABSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXUW, SH64_MEDIA_INSN_LDXW, SH64_MEDIA_INSN_MABSL, SH64_MEDIA_INSN_MABSW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MABSW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_LDXUW, SH64_MEDIA_INSN_LDXW, SH64_MEDIA_INSN_MABSL, SH64_MEDIA_INSN_MABSW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MADDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDL, SH64_MEDIA_INSN_MADDW, SH64_MEDIA_INSN_MADDSL, SH64_MEDIA_INSN_MADDSUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MADDSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDL, SH64_MEDIA_INSN_MADDW, SH64_MEDIA_INSN_MADDSL, SH64_MEDIA_INSN_MADDSUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MADDSUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDL, SH64_MEDIA_INSN_MADDW, SH64_MEDIA_INSN_MADDSL, SH64_MEDIA_INSN_MADDSUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MADDSW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDSW, SH64_MEDIA_INSN_MCMPEQB, SH64_MEDIA_INSN_MCMPEQL, SH64_MEDIA_INSN_MCMPEQW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MADDW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDL, SH64_MEDIA_INSN_MADDW, SH64_MEDIA_INSN_MADDSL, SH64_MEDIA_INSN_MADDSUB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPEQB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDSW, SH64_MEDIA_INSN_MCMPEQB, SH64_MEDIA_INSN_MCMPEQL, SH64_MEDIA_INSN_MCMPEQW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPEQL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDSW, SH64_MEDIA_INSN_MCMPEQB, SH64_MEDIA_INSN_MCMPEQL, SH64_MEDIA_INSN_MCMPEQW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPEQW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MADDSW, SH64_MEDIA_INSN_MCMPEQB, SH64_MEDIA_INSN_MCMPEQL, SH64_MEDIA_INSN_MCMPEQW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPGTL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCMPGTL, SH64_MEDIA_INSN_MCMPGTUB, SH64_MEDIA_INSN_MCMPGTW, SH64_MEDIA_INSN_MCMV$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPGTUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCMPGTL, SH64_MEDIA_INSN_MCMPGTUB, SH64_MEDIA_INSN_MCMPGTW, SH64_MEDIA_INSN_MCMV$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMPGTW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCMPGTL, SH64_MEDIA_INSN_MCMPGTUB, SH64_MEDIA_INSN_MCMPGTW, SH64_MEDIA_INSN_MCMV$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCMV	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCMPGTL, SH64_MEDIA_INSN_MCMPGTUB, SH64_MEDIA_INSN_MCMPGTW, SH64_MEDIA_INSN_MCMV$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCNVSLW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCNVSLW, SH64_MEDIA_INSN_MCNVSWB, SH64_MEDIA_INSN_MCNVSWUB, SH64_MEDIA_INSN_MEXTR1$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCNVSWB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCNVSLW, SH64_MEDIA_INSN_MCNVSWB, SH64_MEDIA_INSN_MCNVSWUB, SH64_MEDIA_INSN_MEXTR1$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MCNVSWUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCNVSLW, SH64_MEDIA_INSN_MCNVSWB, SH64_MEDIA_INSN_MCNVSWUB, SH64_MEDIA_INSN_MEXTR1$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR1	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MCNVSLW, SH64_MEDIA_INSN_MCNVSWB, SH64_MEDIA_INSN_MCNVSWUB, SH64_MEDIA_INSN_MEXTR1$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR2	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR2, SH64_MEDIA_INSN_MEXTR3, SH64_MEDIA_INSN_MEXTR4, SH64_MEDIA_INSN_MEXTR5$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR3	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR2, SH64_MEDIA_INSN_MEXTR3, SH64_MEDIA_INSN_MEXTR4, SH64_MEDIA_INSN_MEXTR5$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR4	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR2, SH64_MEDIA_INSN_MEXTR3, SH64_MEDIA_INSN_MEXTR4, SH64_MEDIA_INSN_MEXTR5$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR5	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR2, SH64_MEDIA_INSN_MEXTR3, SH64_MEDIA_INSN_MEXTR4, SH64_MEDIA_INSN_MEXTR5$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR6	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR6, SH64_MEDIA_INSN_MEXTR7, SH64_MEDIA_INSN_MMACFXWL, SH64_MEDIA_INSN_MMACNFX_WL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MEXTR7	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR6, SH64_MEDIA_INSN_MEXTR7, SH64_MEDIA_INSN_MMACFXWL, SH64_MEDIA_INSN_MMACNFX_WL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMACFXWL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR6, SH64_MEDIA_INSN_MEXTR7, SH64_MEDIA_INSN_MMACFXWL, SH64_MEDIA_INSN_MMACNFX_WL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMACNFX_WL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MEXTR6, SH64_MEDIA_INSN_MEXTR7, SH64_MEDIA_INSN_MMACFXWL, SH64_MEDIA_INSN_MMACNFX_WL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULFXL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULL, SH64_MEDIA_INSN_MMULW, SH64_MEDIA_INSN_MMULFXL, SH64_MEDIA_INSN_MMULFXW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULFXRPW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULFXRPW, SH64_MEDIA_INSN_MMULHIWL, SH64_MEDIA_INSN_MMULLOWL, SH64_MEDIA_INSN_MMULSUMWQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULFXW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULL, SH64_MEDIA_INSN_MMULW, SH64_MEDIA_INSN_MMULFXL, SH64_MEDIA_INSN_MMULFXW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULHIWL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULFXRPW, SH64_MEDIA_INSN_MMULHIWL, SH64_MEDIA_INSN_MMULLOWL, SH64_MEDIA_INSN_MMULSUMWQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULL, SH64_MEDIA_INSN_MMULW, SH64_MEDIA_INSN_MMULFXL, SH64_MEDIA_INSN_MMULFXW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULLOWL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULFXRPW, SH64_MEDIA_INSN_MMULHIWL, SH64_MEDIA_INSN_MMULLOWL, SH64_MEDIA_INSN_MMULSUMWQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULSUMWQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULFXRPW, SH64_MEDIA_INSN_MMULHIWL, SH64_MEDIA_INSN_MMULLOWL, SH64_MEDIA_INSN_MMULSUMWQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MMULW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MMULL, SH64_MEDIA_INSN_MMULW, SH64_MEDIA_INSN_MMULFXL, SH64_MEDIA_INSN_MMULFXW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MOVI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MOVI, SH64_MEDIA_INSN_MPERMW, SH64_MEDIA_INSN_MSADUBQ, SH64_MEDIA_INSN_MSHALDSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MPERMW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MOVI, SH64_MEDIA_INSN_MPERMW, SH64_MEDIA_INSN_MSADUBQ, SH64_MEDIA_INSN_MSHALDSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSADUBQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MOVI, SH64_MEDIA_INSN_MPERMW, SH64_MEDIA_INSN_MSADUBQ, SH64_MEDIA_INSN_MSHALDSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHALDSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MOVI, SH64_MEDIA_INSN_MPERMW, SH64_MEDIA_INSN_MSADUBQ, SH64_MEDIA_INSN_MSHALDSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHALDSW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHALDSW, SH64_MEDIA_INSN_MSHARDL, SH64_MEDIA_INSN_MSHARDW, SH64_MEDIA_INSN_MSHARDSQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHARDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHALDSW, SH64_MEDIA_INSN_MSHARDL, SH64_MEDIA_INSN_MSHARDW, SH64_MEDIA_INSN_MSHARDSQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHARDSQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHALDSW, SH64_MEDIA_INSN_MSHARDL, SH64_MEDIA_INSN_MSHARDW, SH64_MEDIA_INSN_MSHARDSQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHARDW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHALDSW, SH64_MEDIA_INSN_MSHARDL, SH64_MEDIA_INSN_MSHARDW, SH64_MEDIA_INSN_MSHARDSQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFHIB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFHIB, SH64_MEDIA_INSN_MSHFHIL, SH64_MEDIA_INSN_MSHFHIW, SH64_MEDIA_INSN_MSHFLOB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFHIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFHIB, SH64_MEDIA_INSN_MSHFHIL, SH64_MEDIA_INSN_MSHFHIW, SH64_MEDIA_INSN_MSHFLOB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFHIW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFHIB, SH64_MEDIA_INSN_MSHFHIL, SH64_MEDIA_INSN_MSHFHIW, SH64_MEDIA_INSN_MSHFLOB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFLOB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFHIB, SH64_MEDIA_INSN_MSHFHIL, SH64_MEDIA_INSN_MSHFHIW, SH64_MEDIA_INSN_MSHFLOB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFLOL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFLOL, SH64_MEDIA_INSN_MSHFLOW, SH64_MEDIA_INSN_MSHLLDL, SH64_MEDIA_INSN_MSHLLDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHFLOW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFLOL, SH64_MEDIA_INSN_MSHFLOW, SH64_MEDIA_INSN_MSHLLDL, SH64_MEDIA_INSN_MSHLLDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHLLDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFLOL, SH64_MEDIA_INSN_MSHFLOW, SH64_MEDIA_INSN_MSHLLDL, SH64_MEDIA_INSN_MSHLLDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHLLDW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHFLOL, SH64_MEDIA_INSN_MSHFLOW, SH64_MEDIA_INSN_MSHLLDL, SH64_MEDIA_INSN_MSHLLDW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHLRDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHLRDL, SH64_MEDIA_INSN_MSHLRDW, SH64_MEDIA_INSN_MSUBL, SH64_MEDIA_INSN_MSUBW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSHLRDW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHLRDL, SH64_MEDIA_INSN_MSHLRDW, SH64_MEDIA_INSN_MSUBL, SH64_MEDIA_INSN_MSUBW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSUBL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHLRDL, SH64_MEDIA_INSN_MSHLRDW, SH64_MEDIA_INSN_MSUBL, SH64_MEDIA_INSN_MSUBW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSUBSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSUBSL, SH64_MEDIA_INSN_MSUBSUB, SH64_MEDIA_INSN_MSUBSW, SH64_MEDIA_INSN_MULSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSUBSUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSUBSL, SH64_MEDIA_INSN_MSUBSUB, SH64_MEDIA_INSN_MSUBSW, SH64_MEDIA_INSN_MULSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSUBSW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSUBSL, SH64_MEDIA_INSN_MSUBSUB, SH64_MEDIA_INSN_MSUBSW, SH64_MEDIA_INSN_MULSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MSUBW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSHLRDL, SH64_MEDIA_INSN_MSHLRDW, SH64_MEDIA_INSN_MSUBL, SH64_MEDIA_INSN_MSUBW$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MULSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MSUBSL, SH64_MEDIA_INSN_MSUBSUB, SH64_MEDIA_INSN_MSUBSW, SH64_MEDIA_INSN_MULSL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_MULUL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MULUL, SH64_MEDIA_INSN_NOP, SH64_MEDIA_INSN_NSB, SH64_MEDIA_INSN_OCBI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_NOP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MULUL, SH64_MEDIA_INSN_NOP, SH64_MEDIA_INSN_NSB, SH64_MEDIA_INSN_OCBI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_NSB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MULUL, SH64_MEDIA_INSN_NOP, SH64_MEDIA_INSN_NSB, SH64_MEDIA_INSN_OCBI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_OCBI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_MULUL, SH64_MEDIA_INSN_NOP, SH64_MEDIA_INSN_NSB, SH64_MEDIA_INSN_OCBI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_OCBP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_OCBP, SH64_MEDIA_INSN_OCBWB, SH64_MEDIA_INSN_OR, SH64_MEDIA_INSN_ORI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_OCBWB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_OCBP, SH64_MEDIA_INSN_OCBWB, SH64_MEDIA_INSN_OR, SH64_MEDIA_INSN_ORI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_OR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_OCBP, SH64_MEDIA_INSN_OCBWB, SH64_MEDIA_INSN_OR, SH64_MEDIA_INSN_ORI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_ORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_OCBP, SH64_MEDIA_INSN_OCBWB, SH64_MEDIA_INSN_OR, SH64_MEDIA_INSN_ORI$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PREFI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PREFI, SH64_MEDIA_INSN_PTA, SH64_MEDIA_INSN_PTABS, SH64_MEDIA_INSN_PTB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PTA	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PREFI, SH64_MEDIA_INSN_PTA, SH64_MEDIA_INSN_PTABS, SH64_MEDIA_INSN_PTB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PTABS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PREFI, SH64_MEDIA_INSN_PTA, SH64_MEDIA_INSN_PTABS, SH64_MEDIA_INSN_PTB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PTB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PREFI, SH64_MEDIA_INSN_PTA, SH64_MEDIA_INSN_PTABS, SH64_MEDIA_INSN_PTB$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PTREL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PTREL, SH64_MEDIA_INSN_PUTCFG, SH64_MEDIA_INSN_PUTCON, SH64_MEDIA_INSN_RTE$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PUTCFG	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PTREL, SH64_MEDIA_INSN_PUTCFG, SH64_MEDIA_INSN_PUTCON, SH64_MEDIA_INSN_RTE$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_PUTCON	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PTREL, SH64_MEDIA_INSN_PUTCFG, SH64_MEDIA_INSN_PUTCON, SH64_MEDIA_INSN_RTE$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_RTE	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_PTREL, SH64_MEDIA_INSN_PUTCFG, SH64_MEDIA_INSN_PUTCON, SH64_MEDIA_INSN_RTE$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHARD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHARD, SH64_MEDIA_INSN_SHARDL, SH64_MEDIA_INSN_SHARI, SH64_MEDIA_INSN_SHARIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHARDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHARD, SH64_MEDIA_INSN_SHARDL, SH64_MEDIA_INSN_SHARI, SH64_MEDIA_INSN_SHARIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHARI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHARD, SH64_MEDIA_INSN_SHARDL, SH64_MEDIA_INSN_SHARI, SH64_MEDIA_INSN_SHARIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHARIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHARD, SH64_MEDIA_INSN_SHARDL, SH64_MEDIA_INSN_SHARI, SH64_MEDIA_INSN_SHARIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLLD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLLD, SH64_MEDIA_INSN_SHLLDL, SH64_MEDIA_INSN_SHLLI, SH64_MEDIA_INSN_SHLLIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLLDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLLD, SH64_MEDIA_INSN_SHLLDL, SH64_MEDIA_INSN_SHLLI, SH64_MEDIA_INSN_SHLLIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLLI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLLD, SH64_MEDIA_INSN_SHLLDL, SH64_MEDIA_INSN_SHLLI, SH64_MEDIA_INSN_SHLLIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLLIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLLD, SH64_MEDIA_INSN_SHLLDL, SH64_MEDIA_INSN_SHLLI, SH64_MEDIA_INSN_SHLLIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLRD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLRD, SH64_MEDIA_INSN_SHLRDL, SH64_MEDIA_INSN_SHLRI, SH64_MEDIA_INSN_SHLRIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLRDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLRD, SH64_MEDIA_INSN_SHLRDL, SH64_MEDIA_INSN_SHLRI, SH64_MEDIA_INSN_SHLRIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLRI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLRD, SH64_MEDIA_INSN_SHLRDL, SH64_MEDIA_INSN_SHLRI, SH64_MEDIA_INSN_SHLRIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHLRIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHLRD, SH64_MEDIA_INSN_SHLRDL, SH64_MEDIA_INSN_SHLRI, SH64_MEDIA_INSN_SHLRIL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SHORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHORI, SH64_MEDIA_INSN_SLEEP, SH64_MEDIA_INSN_STB, SH64_MEDIA_INSN_STL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SLEEP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHORI, SH64_MEDIA_INSN_SLEEP, SH64_MEDIA_INSN_STB, SH64_MEDIA_INSN_STL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHORI, SH64_MEDIA_INSN_SLEEP, SH64_MEDIA_INSN_STB, SH64_MEDIA_INSN_STL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STHIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STQ, SH64_MEDIA_INSN_STW, SH64_MEDIA_INSN_STHIL, SH64_MEDIA_INSN_STHIQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STHIQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STQ, SH64_MEDIA_INSN_STW, SH64_MEDIA_INSN_STHIL, SH64_MEDIA_INSN_STHIQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SHORI, SH64_MEDIA_INSN_SLEEP, SH64_MEDIA_INSN_STB, SH64_MEDIA_INSN_STL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STLOL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STLOL, SH64_MEDIA_INSN_STLOQ, SH64_MEDIA_INSN_STXB, SH64_MEDIA_INSN_STXL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STLOQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STLOL, SH64_MEDIA_INSN_STLOQ, SH64_MEDIA_INSN_STXB, SH64_MEDIA_INSN_STXL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STQ, SH64_MEDIA_INSN_STW, SH64_MEDIA_INSN_STHIL, SH64_MEDIA_INSN_STHIQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STQ, SH64_MEDIA_INSN_STW, SH64_MEDIA_INSN_STHIL, SH64_MEDIA_INSN_STHIQ$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STXB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STLOL, SH64_MEDIA_INSN_STLOQ, SH64_MEDIA_INSN_STXB, SH64_MEDIA_INSN_STXL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STXL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STLOL, SH64_MEDIA_INSN_STLOQ, SH64_MEDIA_INSN_STXB, SH64_MEDIA_INSN_STXL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STXQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STXQ, SH64_MEDIA_INSN_STXW, SH64_MEDIA_INSN_SUB, SH64_MEDIA_INSN_SUBL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_STXW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STXQ, SH64_MEDIA_INSN_STXW, SH64_MEDIA_INSN_SUB, SH64_MEDIA_INSN_SUBL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STXQ, SH64_MEDIA_INSN_STXW, SH64_MEDIA_INSN_SUB, SH64_MEDIA_INSN_SUBL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SUBL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_STXQ, SH64_MEDIA_INSN_STXW, SH64_MEDIA_INSN_SUB, SH64_MEDIA_INSN_SUBL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SWAPQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SWAPQ, SH64_MEDIA_INSN_SYNCI, SH64_MEDIA_INSN_SYNCO, SH64_MEDIA_INSN_TRAPA$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SYNCI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SWAPQ, SH64_MEDIA_INSN_SYNCI, SH64_MEDIA_INSN_SYNCO, SH64_MEDIA_INSN_TRAPA$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_SYNCO	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SWAPQ, SH64_MEDIA_INSN_SYNCI, SH64_MEDIA_INSN_SYNCO, SH64_MEDIA_INSN_TRAPA$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_TRAPA	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_SWAPQ, SH64_MEDIA_INSN_SYNCI, SH64_MEDIA_INSN_SYNCO, SH64_MEDIA_INSN_TRAPA$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_TYPE	sim/sh64/decode-media.h	/^} SH64_MEDIA_INSN_TYPE;$/;"	t	typeref:enum:sh64_media_insn_type
SH64_MEDIA_INSN_XOR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_XOR, SH64_MEDIA_INSN_XORI, SH64_MEDIA_INSN__MAX$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_XORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_XOR, SH64_MEDIA_INSN_XORI, SH64_MEDIA_INSN__MAX$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_AFTER	sim/sh64/decode-media.h	/^  SH64_MEDIA_INSN_X_INVALID, SH64_MEDIA_INSN_X_AFTER, SH64_MEDIA_INSN_X_BEFORE, SH64_MEDIA_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_BEFORE	sim/sh64/decode-media.h	/^  SH64_MEDIA_INSN_X_INVALID, SH64_MEDIA_INSN_X_AFTER, SH64_MEDIA_INSN_X_BEFORE, SH64_MEDIA_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_BEGIN	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_X_CHAIN, SH64_MEDIA_INSN_X_BEGIN, SH64_MEDIA_INSN_ADD, SH64_MEDIA_INSN_ADDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_CHAIN	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_X_CHAIN, SH64_MEDIA_INSN_X_BEGIN, SH64_MEDIA_INSN_ADD, SH64_MEDIA_INSN_ADDL$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_CTI_CHAIN	sim/sh64/decode-media.h	/^  SH64_MEDIA_INSN_X_INVALID, SH64_MEDIA_INSN_X_AFTER, SH64_MEDIA_INSN_X_BEFORE, SH64_MEDIA_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN_X_INVALID	sim/sh64/decode-media.h	/^  SH64_MEDIA_INSN_X_INVALID, SH64_MEDIA_INSN_X_AFTER, SH64_MEDIA_INSN_X_BEFORE, SH64_MEDIA_INSN_X_CTI_CHAIN$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_INSN__MAX	sim/sh64/decode-media.h	/^ , SH64_MEDIA_INSN_XOR, SH64_MEDIA_INSN_XORI, SH64_MEDIA_INSN__MAX$/;"	e	enum:sh64_media_insn_type
SH64_MEDIA_SFMT_ADD	sim/sh64/decode-media.h	/^  SH64_MEDIA_SFMT_EMPTY, SH64_MEDIA_SFMT_ADD, SH64_MEDIA_SFMT_ADDI, SH64_MEDIA_SFMT_ALLOCO$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_ADDI	sim/sh64/decode-media.h	/^  SH64_MEDIA_SFMT_EMPTY, SH64_MEDIA_SFMT_ADD, SH64_MEDIA_SFMT_ADDI, SH64_MEDIA_SFMT_ALLOCO$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_ALLOCO	sim/sh64/decode-media.h	/^  SH64_MEDIA_SFMT_EMPTY, SH64_MEDIA_SFMT_ADD, SH64_MEDIA_SFMT_ADDI, SH64_MEDIA_SFMT_ALLOCO$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BEQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BEQ, SH64_MEDIA_SFMT_BEQI, SH64_MEDIA_SFMT_BLINK, SH64_MEDIA_SFMT_BNEI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BEQI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BEQ, SH64_MEDIA_SFMT_BEQI, SH64_MEDIA_SFMT_BLINK, SH64_MEDIA_SFMT_BNEI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BLINK	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BEQ, SH64_MEDIA_SFMT_BEQI, SH64_MEDIA_SFMT_BLINK, SH64_MEDIA_SFMT_BNEI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BNEI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BEQ, SH64_MEDIA_SFMT_BEQI, SH64_MEDIA_SFMT_BLINK, SH64_MEDIA_SFMT_BNEI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BRK	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BRK, SH64_MEDIA_SFMT_BYTEREV, SH64_MEDIA_SFMT_CMVEQ, SH64_MEDIA_SFMT_FABSD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_BYTEREV	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BRK, SH64_MEDIA_SFMT_BYTEREV, SH64_MEDIA_SFMT_CMVEQ, SH64_MEDIA_SFMT_FABSD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_CMVEQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BRK, SH64_MEDIA_SFMT_BYTEREV, SH64_MEDIA_SFMT_CMVEQ, SH64_MEDIA_SFMT_FABSD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_EMPTY	sim/sh64/decode-media.h	/^  SH64_MEDIA_SFMT_EMPTY, SH64_MEDIA_SFMT_ADD, SH64_MEDIA_SFMT_ADDI, SH64_MEDIA_SFMT_ALLOCO$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FABSD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_BRK, SH64_MEDIA_SFMT_BYTEREV, SH64_MEDIA_SFMT_CMVEQ, SH64_MEDIA_SFMT_FABSD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FABSS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FABSS, SH64_MEDIA_SFMT_FADDD, SH64_MEDIA_SFMT_FADDS, SH64_MEDIA_SFMT_FCMPEQD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FADDD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FABSS, SH64_MEDIA_SFMT_FADDD, SH64_MEDIA_SFMT_FADDS, SH64_MEDIA_SFMT_FCMPEQD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FADDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FABSS, SH64_MEDIA_SFMT_FADDD, SH64_MEDIA_SFMT_FADDS, SH64_MEDIA_SFMT_FCMPEQD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FCMPEQD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FABSS, SH64_MEDIA_SFMT_FADDD, SH64_MEDIA_SFMT_FADDS, SH64_MEDIA_SFMT_FCMPEQD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FCMPEQS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FCMPEQS, SH64_MEDIA_SFMT_FCNVDS, SH64_MEDIA_SFMT_FCNVSD, SH64_MEDIA_SFMT_FGETSCR$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FCNVDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FCMPEQS, SH64_MEDIA_SFMT_FCNVDS, SH64_MEDIA_SFMT_FCNVSD, SH64_MEDIA_SFMT_FGETSCR$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FCNVSD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FCMPEQS, SH64_MEDIA_SFMT_FCNVDS, SH64_MEDIA_SFMT_FCNVSD, SH64_MEDIA_SFMT_FGETSCR$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FGETSCR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FCMPEQS, SH64_MEDIA_SFMT_FCNVDS, SH64_MEDIA_SFMT_FCNVSD, SH64_MEDIA_SFMT_FGETSCR$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FIPRS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FIPRS, SH64_MEDIA_SFMT_FLDD, SH64_MEDIA_SFMT_FLDP, SH64_MEDIA_SFMT_FLDS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FIPRS, SH64_MEDIA_SFMT_FLDD, SH64_MEDIA_SFMT_FLDP, SH64_MEDIA_SFMT_FLDS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FIPRS, SH64_MEDIA_SFMT_FLDD, SH64_MEDIA_SFMT_FLDP, SH64_MEDIA_SFMT_FLDS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FIPRS, SH64_MEDIA_SFMT_FLDD, SH64_MEDIA_SFMT_FLDP, SH64_MEDIA_SFMT_FLDS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDXD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FLDXD, SH64_MEDIA_SFMT_FLDXP, SH64_MEDIA_SFMT_FLDXS, SH64_MEDIA_SFMT_FMACS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDXP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FLDXD, SH64_MEDIA_SFMT_FLDXP, SH64_MEDIA_SFMT_FLDXS, SH64_MEDIA_SFMT_FMACS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FLDXS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FLDXD, SH64_MEDIA_SFMT_FLDXP, SH64_MEDIA_SFMT_FLDXS, SH64_MEDIA_SFMT_FMACS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FMACS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FLDXD, SH64_MEDIA_SFMT_FLDXP, SH64_MEDIA_SFMT_FLDXS, SH64_MEDIA_SFMT_FMACS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FMOVDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FMOVDQ, SH64_MEDIA_SFMT_FMOVLS, SH64_MEDIA_SFMT_FMOVQD, SH64_MEDIA_SFMT_FMOVSL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FMOVLS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FMOVDQ, SH64_MEDIA_SFMT_FMOVLS, SH64_MEDIA_SFMT_FMOVQD, SH64_MEDIA_SFMT_FMOVSL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FMOVQD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FMOVDQ, SH64_MEDIA_SFMT_FMOVLS, SH64_MEDIA_SFMT_FMOVQD, SH64_MEDIA_SFMT_FMOVSL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FMOVSL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FMOVDQ, SH64_MEDIA_SFMT_FMOVLS, SH64_MEDIA_SFMT_FMOVQD, SH64_MEDIA_SFMT_FMOVSL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FPUTSCR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FPUTSCR, SH64_MEDIA_SFMT_FSTD, SH64_MEDIA_SFMT_FSTS, SH64_MEDIA_SFMT_FSTXD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FSTD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FPUTSCR, SH64_MEDIA_SFMT_FSTD, SH64_MEDIA_SFMT_FSTS, SH64_MEDIA_SFMT_FSTXD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FSTS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FPUTSCR, SH64_MEDIA_SFMT_FSTD, SH64_MEDIA_SFMT_FSTS, SH64_MEDIA_SFMT_FSTXD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FSTXD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FPUTSCR, SH64_MEDIA_SFMT_FSTD, SH64_MEDIA_SFMT_FSTS, SH64_MEDIA_SFMT_FSTXD$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FSTXS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FSTXS, SH64_MEDIA_SFMT_FSUBD, SH64_MEDIA_SFMT_FTRCDQ, SH64_MEDIA_SFMT_FTRVS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FSUBD	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FSTXS, SH64_MEDIA_SFMT_FSUBD, SH64_MEDIA_SFMT_FTRCDQ, SH64_MEDIA_SFMT_FTRVS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FTRCDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FSTXS, SH64_MEDIA_SFMT_FSUBD, SH64_MEDIA_SFMT_FTRCDQ, SH64_MEDIA_SFMT_FTRVS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_FTRVS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_FSTXS, SH64_MEDIA_SFMT_FSUBD, SH64_MEDIA_SFMT_FTRCDQ, SH64_MEDIA_SFMT_FTRVS$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_GETCFG	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_GETCFG, SH64_MEDIA_SFMT_GETCON, SH64_MEDIA_SFMT_GETTR, SH64_MEDIA_SFMT_LDB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_GETCON	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_GETCFG, SH64_MEDIA_SFMT_GETCON, SH64_MEDIA_SFMT_GETTR, SH64_MEDIA_SFMT_LDB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_GETTR	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_GETCFG, SH64_MEDIA_SFMT_GETCON, SH64_MEDIA_SFMT_GETTR, SH64_MEDIA_SFMT_LDB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_GETCFG, SH64_MEDIA_SFMT_GETCON, SH64_MEDIA_SFMT_GETTR, SH64_MEDIA_SFMT_LDB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDHIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDL, SH64_MEDIA_SFMT_LDQ, SH64_MEDIA_SFMT_LDUW, SH64_MEDIA_SFMT_LDHIL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDHIQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDHIQ, SH64_MEDIA_SFMT_LDLOL, SH64_MEDIA_SFMT_LDLOQ, SH64_MEDIA_SFMT_LDXB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDL, SH64_MEDIA_SFMT_LDQ, SH64_MEDIA_SFMT_LDUW, SH64_MEDIA_SFMT_LDHIL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDLOL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDHIQ, SH64_MEDIA_SFMT_LDLOL, SH64_MEDIA_SFMT_LDLOQ, SH64_MEDIA_SFMT_LDXB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDLOQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDHIQ, SH64_MEDIA_SFMT_LDLOL, SH64_MEDIA_SFMT_LDLOQ, SH64_MEDIA_SFMT_LDXB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDL, SH64_MEDIA_SFMT_LDQ, SH64_MEDIA_SFMT_LDUW, SH64_MEDIA_SFMT_LDHIL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDUW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDL, SH64_MEDIA_SFMT_LDQ, SH64_MEDIA_SFMT_LDUW, SH64_MEDIA_SFMT_LDHIL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDHIQ, SH64_MEDIA_SFMT_LDLOL, SH64_MEDIA_SFMT_LDLOQ, SH64_MEDIA_SFMT_LDXB$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXL, SH64_MEDIA_SFMT_LDXQ, SH64_MEDIA_SFMT_LDXUB, SH64_MEDIA_SFMT_LDXUW$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXL, SH64_MEDIA_SFMT_LDXQ, SH64_MEDIA_SFMT_LDXUB, SH64_MEDIA_SFMT_LDXUW$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXUB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXL, SH64_MEDIA_SFMT_LDXQ, SH64_MEDIA_SFMT_LDXUB, SH64_MEDIA_SFMT_LDXUW$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXUW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXL, SH64_MEDIA_SFMT_LDXQ, SH64_MEDIA_SFMT_LDXUB, SH64_MEDIA_SFMT_LDXUW$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_LDXW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXW, SH64_MEDIA_SFMT_MCMV, SH64_MEDIA_SFMT_MMACNFX_WL, SH64_MEDIA_SFMT_MOVI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_MCMV	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXW, SH64_MEDIA_SFMT_MCMV, SH64_MEDIA_SFMT_MMACNFX_WL, SH64_MEDIA_SFMT_MOVI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_MMACNFX_WL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXW, SH64_MEDIA_SFMT_MCMV, SH64_MEDIA_SFMT_MMACNFX_WL, SH64_MEDIA_SFMT_MOVI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_MOVI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_LDXW, SH64_MEDIA_SFMT_MCMV, SH64_MEDIA_SFMT_MMACNFX_WL, SH64_MEDIA_SFMT_MOVI$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_NOP	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_NOP, SH64_MEDIA_SFMT_ORI, SH64_MEDIA_SFMT_PREFI, SH64_MEDIA_SFMT_PTA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_ORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_NOP, SH64_MEDIA_SFMT_ORI, SH64_MEDIA_SFMT_PREFI, SH64_MEDIA_SFMT_PTA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PREFI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_NOP, SH64_MEDIA_SFMT_ORI, SH64_MEDIA_SFMT_PREFI, SH64_MEDIA_SFMT_PTA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PTA	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_NOP, SH64_MEDIA_SFMT_ORI, SH64_MEDIA_SFMT_PREFI, SH64_MEDIA_SFMT_PTA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PTABS	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_PTABS, SH64_MEDIA_SFMT_PTREL, SH64_MEDIA_SFMT_PUTCFG, SH64_MEDIA_SFMT_PUTCON$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PTREL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_PTABS, SH64_MEDIA_SFMT_PTREL, SH64_MEDIA_SFMT_PUTCFG, SH64_MEDIA_SFMT_PUTCON$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PUTCFG	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_PTABS, SH64_MEDIA_SFMT_PTREL, SH64_MEDIA_SFMT_PUTCFG, SH64_MEDIA_SFMT_PUTCON$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_PUTCON	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_PTABS, SH64_MEDIA_SFMT_PTREL, SH64_MEDIA_SFMT_PUTCFG, SH64_MEDIA_SFMT_PUTCON$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_SHARI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_SHARI, SH64_MEDIA_SFMT_SHORI, SH64_MEDIA_SFMT_STB, SH64_MEDIA_SFMT_STL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_SHORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_SHARI, SH64_MEDIA_SFMT_SHORI, SH64_MEDIA_SFMT_STB, SH64_MEDIA_SFMT_STL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_SHARI, SH64_MEDIA_SFMT_SHORI, SH64_MEDIA_SFMT_STB, SH64_MEDIA_SFMT_STL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STHIL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STQ, SH64_MEDIA_SFMT_STW, SH64_MEDIA_SFMT_STHIL, SH64_MEDIA_SFMT_STHIQ$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STHIQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STQ, SH64_MEDIA_SFMT_STW, SH64_MEDIA_SFMT_STHIL, SH64_MEDIA_SFMT_STHIQ$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_SHARI, SH64_MEDIA_SFMT_SHORI, SH64_MEDIA_SFMT_STB, SH64_MEDIA_SFMT_STL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STLOL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STLOL, SH64_MEDIA_SFMT_STLOQ, SH64_MEDIA_SFMT_STXB, SH64_MEDIA_SFMT_STXL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STLOQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STLOL, SH64_MEDIA_SFMT_STLOQ, SH64_MEDIA_SFMT_STXB, SH64_MEDIA_SFMT_STXL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STQ, SH64_MEDIA_SFMT_STW, SH64_MEDIA_SFMT_STHIL, SH64_MEDIA_SFMT_STHIQ$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STQ, SH64_MEDIA_SFMT_STW, SH64_MEDIA_SFMT_STHIL, SH64_MEDIA_SFMT_STHIQ$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STXB	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STLOL, SH64_MEDIA_SFMT_STLOQ, SH64_MEDIA_SFMT_STXB, SH64_MEDIA_SFMT_STXL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STXL	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STLOL, SH64_MEDIA_SFMT_STLOQ, SH64_MEDIA_SFMT_STXB, SH64_MEDIA_SFMT_STXL$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STXQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STXQ, SH64_MEDIA_SFMT_STXW, SH64_MEDIA_SFMT_SWAPQ, SH64_MEDIA_SFMT_TRAPA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_STXW	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STXQ, SH64_MEDIA_SFMT_STXW, SH64_MEDIA_SFMT_SWAPQ, SH64_MEDIA_SFMT_TRAPA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_SWAPQ	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STXQ, SH64_MEDIA_SFMT_STXW, SH64_MEDIA_SFMT_SWAPQ, SH64_MEDIA_SFMT_TRAPA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_TRAPA	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_STXQ, SH64_MEDIA_SFMT_STXW, SH64_MEDIA_SFMT_SWAPQ, SH64_MEDIA_SFMT_TRAPA$/;"	e	enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_TYPE	sim/sh64/decode-media.h	/^} SH64_MEDIA_SFMT_TYPE;$/;"	t	typeref:enum:sh64_media_sfmt_type
SH64_MEDIA_SFMT_XORI	sim/sh64/decode-media.h	/^ , SH64_MEDIA_SFMT_XORI$/;"	e	enum:sh64_media_sfmt_type
SH64_SIM_H	sim/sh64/sh64-sim.h	21;"	d
SH6_MASK	opcodes/ppc-opc.c	2276;"	d	file:
SHA1_H	include/sha1.h	20;"	d
SHA2	opcodes/aarch64-tbl.h	2181;"	d
SHA2_INSN	opcodes/aarch64-tbl.h	2221;"	d
SHA3	opcodes/aarch64-tbl.h	2184;"	d
SHA3_INSN	opcodes/aarch64-tbl.h	2229;"	d
SHARE_MAGIC	include/som/aout.h	72;"	d
SHB	opcodes/ppc-opc.c	2415;"	d	file:
SHBADMAG	include/coff/sh.h	33;"	d
SHDOWNWB	sim/arm/armemu.c	56;"	d	file:
SHELL_FILE	gdb/nat/fork-inferior.c	35;"	d	file:
SHFT	include/opcode/tic54x.h	104;"	d
SHFT1	include/opcode/arc.h	/^  SHFT1    = (1U << 18),$/;"	e	enum:__anon1256
SHFT2	include/opcode/arc.h	/^  SHFT2    = (1U << 19),$/;"	e	enum:__anon1256
SHF_ALLOC	include/elf/common.h	532;"	d
SHF_ALPHA_GPREL	include/elf/alpha.h	41;"	d
SHF_ARM_PURECODE	include/elf/arm.h	85;"	d
SHF_COMDEF	include/elf/aarch64.h	36;"	d
SHF_COMDEF	include/elf/arm.h	86;"	d
SHF_COMPRESSED	include/elf/common.h	541;"	d
SHF_ENTRYSECT	include/elf/aarch64.h	34;"	d
SHF_ENTRYSECT	include/elf/arm.h	84;"	d
SHF_EXCLUDE	include/elf/common.h	550;"	d
SHF_EXCLUDE	libiberty/simple-object-elf.c	203;"	d	file:
SHF_EXECINSTR	include/elf/common.h	533;"	d
SHF_EXECINSTR	libiberty/simple-object-elf.c	202;"	d	file:
SHF_GHS_ABS	include/elf/v850.h	175;"	d
SHF_GNU_BUILD_NOTE	include/elf/common.h	545;"	d
SHF_GNU_MBIND	include/elf/common.h	557;"	d
SHF_GROUP	include/elf/common.h	539;"	d
SHF_HP_COMDAT	include/elf/hppa.h	517;"	d
SHF_HP_CONST	include/elf/hppa.h	518;"	d
SHF_HP_FAR_SHARED	include/elf/hppa.h	516;"	d
SHF_HP_NEAR_SHARED	include/elf/hppa.h	515;"	d
SHF_HP_TLS	include/elf/hppa.h	514;"	d
SHF_IA_64_HP_TLS	include/elf/ia64.h	69;"	d
SHF_IA_64_NORECOV	include/elf/ia64.h	67;"	d
SHF_IA_64_SHORT	include/elf/ia64.h	66;"	d
SHF_IA_64_VMS_ALLOC_64BIT	include/elf/ia64.h	75;"	d
SHF_IA_64_VMS_GLOBAL	include/elf/ia64.h	71;"	d
SHF_IA_64_VMS_OVERLAID	include/elf/ia64.h	72;"	d
SHF_IA_64_VMS_PROTECTED	include/elf/ia64.h	76;"	d
SHF_IA_64_VMS_SHARED	include/elf/ia64.h	73;"	d
SHF_IA_64_VMS_VECTOR	include/elf/ia64.h	74;"	d
SHF_INFO_LINK	include/elf/common.h	536;"	d
SHF_INFO_LINK	libiberty/simple-object-elf.c	201;"	d	file:
SHF_LINK_ORDER	include/elf/common.h	537;"	d
SHF_M32R_CAN_RELAX	include/elf/m32r.h	91;"	d
SHF_MASKOS	include/elf/common.h	544;"	d
SHF_MASKPROC	include/elf/common.h	546;"	d
SHF_MCORE_NOREAD	include/elf/mcore.h	45;"	d
SHF_MEP_VLIW	include/elf/mep.h	25;"	d
SHF_MERGE	include/elf/common.h	534;"	d
SHF_MICROBLAZE_NOREAD	include/elf/microblaze.h	71;"	d
SHF_MIPS_ADDR	include/elf/mips.h	589;"	d
SHF_MIPS_GPREL	include/elf/mips.h	582;"	d
SHF_MIPS_LOCAL	include/elf/mips.h	598;"	d
SHF_MIPS_MERGE	include/elf/mips.h	585;"	d
SHF_MIPS_NAMES	include/elf/mips.h	601;"	d
SHF_MIPS_NODUPES	include/elf/mips.h	605;"	d
SHF_MIPS_NOSTRIP	include/elf/mips.h	595;"	d
SHF_MIPS_STRING	include/elf/mips.h	592;"	d
SHF_MMIX_CANRELAX	include/elf/mmix.h	103;"	d
SHF_NFP_INIT	include/elf/nfp.h	102;"	d
SHF_NFP_INIT2	include/elf/nfp.h	103;"	d
SHF_NFP_SCS	include/elf/nfp.h	104;"	d
SHF_NFP_SET_SCS	include/elf/nfp.h	105;"	d
SHF_NIOS2_GPREL	include/elf/nios2.h	108;"	d
SHF_ORDERED	include/elf/sparc.h	53;"	d
SHF_OS_NONCONFORMING	include/elf/common.h	538;"	d
SHF_PARISC_HUGE	include/elf/hppa.h	94;"	d
SHF_PARISC_SBP	include/elf/hppa.h	91;"	d
SHF_PARISC_SHORT	include/elf/hppa.h	97;"	d
SHF_PARISC_WEAKORDER	include/elf/hppa.h	100;"	d
SHF_PPC_VLE	include/elf/ppc.h	204;"	d
SHF_RENESAS_ABS	include/elf/v850.h	174;"	d
SHF_SCORE_ADDR	include/elf/score.h	68;"	d
SHF_SCORE_GPREL	include/elf/score.h	61;"	d
SHF_SCORE_LOCAL	include/elf/score.h	77;"	d
SHF_SCORE_MERGE	include/elf/score.h	64;"	d
SHF_SCORE_NAMES	include/elf/score.h	80;"	d
SHF_SCORE_NODUPES	include/elf/score.h	84;"	d
SHF_SCORE_NOSTRIP	include/elf/score.h	74;"	d
SHF_SCORE_STRING	include/elf/score.h	71;"	d
SHF_SH5_ISA32	include/elf/sh.h	105;"	d
SHF_SH5_ISA32_MIXED	include/elf/sh.h	109;"	d
SHF_STRINGS	include/elf/common.h	535;"	d
SHF_TLS	include/elf/common.h	540;"	d
SHF_V850_EPREL	include/elf/v850.h	148;"	d
SHF_V850_GPREL	include/elf/v850.h	145;"	d
SHF_V850_R0REL	include/elf/v850.h	151;"	d
SHF_WRITE	include/elf/common.h	531;"	d
SHF_X86_64_LARGE	include/elf/x86-64.h	97;"	d
SHIFT	gdb/valprint.c	1652;"	d	file:
SHIFT	include/opcode/tic54x.h	103;"	d
SHIFT_INS	include/opcode/cr16.h	164;"	d
SHIFT_INS	include/opcode/crx.h	161;"	d
SHIFT_INST	opcodes/crx-opc.c	87;"	d	file:
SHIFT_INST_A	opcodes/cr16-opc.c	138;"	d	file:
SHIFT_INST_L	opcodes/cr16-opc.c	150;"	d	file:
SHIFT_OP	sim/rx/rx.c	735;"	d	file:
SHI_NFP_3200_ISLAND	include/elf/nfp.h	166;"	d
SHI_NFP_3200_MENUM	include/elf/nfp.h	167;"	d
SHI_NFP_6000_IS_IREG_MECSR	include/elf/nfp.h	147;"	d
SHI_NFP_DOMAIN	include/elf/nfp.h	125;"	d
SHI_NFP_IREG_CPPACTRD	include/elf/nfp.h	132;"	d
SHI_NFP_IREG_CPPACTWR	include/elf/nfp.h	134;"	d
SHI_NFP_IREG_CPPTGT	include/elf/nfp.h	131;"	d
SHI_NFP_IREG_CPPTOKRD	include/elf/nfp.h	133;"	d
SHI_NFP_IREG_CPPTOKWR	include/elf/nfp.h	135;"	d
SHI_NFP_IREG_ISLAND	include/elf/nfp.h	130;"	d
SHI_NFP_IREG_ORDER	include/elf/nfp.h	136;"	d
SHI_NFP_IREG_ORDER_TRANSIENT	include/elf/nfp.h	158;"	d
SHI_NFP_ISLAND	include/elf/nfp.h	171;"	d
SHI_NFP_MEMTYPE	include/elf/nfp.h	126;"	d
SHI_NFP_MEMTYPE_CLS	include/elf/nfp.h	179;"	d
SHI_NFP_MEMTYPE_DRAM	include/elf/nfp.h	180;"	d
SHI_NFP_MEMTYPE_EMU_CACHE	include/elf/nfp.h	186;"	d
SHI_NFP_MEMTYPE_GS	include/elf/nfp.h	183;"	d
SHI_NFP_MEMTYPE_LMEM	include/elf/nfp.h	178;"	d
SHI_NFP_MEMTYPE_MU	include/elf/nfp.h	181;"	d
SHI_NFP_MEMTYPE_NONE	include/elf/nfp.h	176;"	d
SHI_NFP_MEMTYPE_PPC_LMEM	include/elf/nfp.h	184;"	d
SHI_NFP_MEMTYPE_PPC_SMEM	include/elf/nfp.h	185;"	d
SHI_NFP_MEMTYPE_SRAM	include/elf/nfp.h	182;"	d
SHI_NFP_MEMTYPE_USTORE	include/elf/nfp.h	177;"	d
SHI_NFP_MENUM	include/elf/nfp.h	172;"	d
SHI_NFP_SET_3200_ISLAND	include/elf/nfp.h	168;"	d
SHI_NFP_SET_3200_MENUM	include/elf/nfp.h	169;"	d
SHI_NFP_SET_DOMAIN	include/elf/nfp.h	127;"	d
SHI_NFP_SET_IREG_CPPACTRD	include/elf/nfp.h	139;"	d
SHI_NFP_SET_IREG_CPPACTWR	include/elf/nfp.h	141;"	d
SHI_NFP_SET_IREG_CPPTGT	include/elf/nfp.h	138;"	d
SHI_NFP_SET_IREG_CPPTOKRD	include/elf/nfp.h	140;"	d
SHI_NFP_SET_IREG_CPPTOKWR	include/elf/nfp.h	142;"	d
SHI_NFP_SET_IREG_ISLAND	include/elf/nfp.h	137;"	d
SHI_NFP_SET_IREG_ORDER	include/elf/nfp.h	143;"	d
SHI_NFP_SET_ISLAND	include/elf/nfp.h	173;"	d
SHI_NFP_SET_MEMTYPE	include/elf/nfp.h	128;"	d
SHI_NFP_SET_MENUM	include/elf/nfp.h	174;"	d
SHLDI	sim/common/cgen-utils.c	/^SHLDI (val, shift)$/;"	f
SHLIB_COMPAT	gdb/gnulib/import/canonicalize-lgpl.c	46;"	d	file:
SHL_MAGIC	include/som/aout.h	76;"	d
SHMAGIC	include/coff/arm.h	92;"	d
SHMAGIC	include/coff/i386.h	54;"	d
SHMAGIC	include/coff/ia64.h	69;"	d
SHMAGIC	include/coff/mcore.h	50;"	d
SHMAGIC	include/coff/x86_64.h	38;"	d
SHMEM_MAGIC	include/som/aout.h	73;"	d
SHMSIZE	gdb/testsuite/gdb.arch/sparc64-adi.c	46;"	d	file:
SHNBSD_SIZEOF_GREGS	gdb/sh-nbsd-nat.c	49;"	d	file:
SHN_ABS	include/elf/external.h	45;"	d
SHN_ABS	include/elf/internal.h	47;"	d
SHN_ABS	include/elf/internal.h	57;"	d
SHN_AFTER	include/elf/sparc.h	49;"	d
SHN_BAD	include/elf/internal.h	61;"	d
SHN_BEFORE	include/elf/sparc.h	48;"	d
SHN_COMMON	include/elf/external.h	46;"	d
SHN_COMMON	include/elf/internal.h	48;"	d
SHN_COMMON	include/elf/internal.h	58;"	d
SHN_COMMON	libiberty/simple-object-elf.c	127;"	d	file:
SHN_CR16C_FCOMMON	include/elf/cr16c.h	249;"	d
SHN_CR16C_NCOMMON	include/elf/cr16c.h	250;"	d
SHN_FS_COMMON	include/elf/hppa.h	523;"	d
SHN_FS_UNDEF	include/elf/hppa.h	525;"	d
SHN_HIOS	include/elf/external.h	44;"	d
SHN_HIOS	include/elf/internal.h	46;"	d
SHN_HIOS	include/elf/internal.h	56;"	d
SHN_HIPROC	include/elf/external.h	42;"	d
SHN_HIPROC	include/elf/internal.h	44;"	d
SHN_HIPROC	include/elf/internal.h	54;"	d
SHN_HIRESERVE	include/elf/external.h	48;"	d
SHN_HIRESERVE	include/elf/internal.h	50;"	d
SHN_HIRESERVE	include/elf/internal.h	60;"	d
SHN_HIRESERVE	libiberty/simple-object-elf.c	129;"	d	file:
SHN_HP_EXTERN	include/elf/hppa.h	526;"	d
SHN_HP_EXTHINT	include/elf/hppa.h	527;"	d
SHN_HP_UNDEF_BIND_IMM	include/elf/hppa.h	528;"	d
SHN_IA_64_ANSI_COMMON	include/elf/ia64.h	189;"	d
SHN_IA_64_VMS_SYMVEC	include/elf/ia64.h	193;"	d
SHN_LOOS	include/elf/external.h	43;"	d
SHN_LOOS	include/elf/internal.h	45;"	d
SHN_LOOS	include/elf/internal.h	55;"	d
SHN_LOPROC	include/elf/external.h	41;"	d
SHN_LOPROC	include/elf/internal.h	43;"	d
SHN_LOPROC	include/elf/internal.h	53;"	d
SHN_LORESERVE	include/elf/external.h	40;"	d
SHN_LORESERVE	include/elf/internal.h	42;"	d
SHN_LORESERVE	include/elf/internal.h	52;"	d
SHN_LORESERVE	libiberty/simple-object-elf.c	126;"	d	file:
SHN_M32R_SCOMMON	include/elf/m32r.h	83;"	d
SHN_MIPS_ACOMMON	include/elf/mips.h	310;"	d
SHN_MIPS_DATA	include/elf/mips.h	318;"	d
SHN_MIPS_SCOMMON	include/elf/mips.h	321;"	d
SHN_MIPS_SUNDEFINED	include/elf/mips.h	324;"	d
SHN_MIPS_TEXT	include/elf/mips.h	314;"	d
SHN_NS_COMMON	include/elf/hppa.h	522;"	d
SHN_NS_UNDEF	include/elf/hppa.h	524;"	d
SHN_PARISC_ANSI_COMMON	include/elf/hppa.h	57;"	d
SHN_PARISC_HUGE_COMMON	include/elf/hppa.h	61;"	d
SHN_REGISTER	include/elf/mmix.h	107;"	d
SHN_SCORE_DATA	include/elf/score.h	54;"	d
SHN_SCORE_SCOMMON	include/elf/score.h	56;"	d
SHN_SCORE_TEXT	include/elf/score.h	53;"	d
SHN_TIC6X_SCOMMON	include/elf/tic6x.h	100;"	d
SHN_TLS_COMMON	include/elf/hppa.h	521;"	d
SHN_UNDEF	include/elf/internal.h	41;"	d
SHN_UNDEF	include/elf/internal.h	51;"	d
SHN_UNDEF	libiberty/simple-object-elf.c	125;"	d	file:
SHN_V850_SCOMMON	include/elf/v850.h	122;"	d
SHN_V850_TCOMMON	include/elf/v850.h	125;"	d
SHN_V850_ZCOMMON	include/elf/v850.h	128;"	d
SHN_X86_64_LCOMMON	include/elf/x86-64.h	95;"	d
SHN_XINDEX	include/elf/external.h	47;"	d
SHN_XINDEX	include/elf/internal.h	49;"	d
SHN_XINDEX	include/elf/internal.h	59;"	d
SHN_XINDEX	libiberty/simple-object-elf.c	128;"	d	file:
SHO	opcodes/ppc-opc.c	2281;"	d	file:
SHOP	include/opcode/dlx.h	115;"	d
SHORTNAMESIZE	zlib/contrib/untgz/untgz.c	66;"	d	file:
SHORT_2	include/opcode/d10v.h	51;"	d
SHORT_A	include/opcode/d30v.h	90;"	d
SHORT_A1	include/opcode/d30v.h	109;"	d
SHORT_A2	include/opcode/d30v.h	117;"	d
SHORT_A5	include/opcode/d30v.h	106;"	d
SHORT_AA	include/opcode/d30v.h	110;"	d
SHORT_AF	include/opcode/d30v.h	104;"	d
SHORT_AR	include/opcode/d30v.h	119;"	d
SHORT_B	include/opcode/d10v.h	52;"	d
SHORT_B1	include/opcode/d30v.h	91;"	d
SHORT_B2	include/opcode/d30v.h	92;"	d
SHORT_B2r	include/opcode/d30v.h	93;"	d
SHORT_B3	include/opcode/d30v.h	94;"	d
SHORT_B3b	include/opcode/d30v.h	96;"	d
SHORT_B3br	include/opcode/d30v.h	97;"	d
SHORT_B3r	include/opcode/d30v.h	95;"	d
SHORT_C1	include/opcode/d30v.h	114;"	d
SHORT_C2	include/opcode/d30v.h	115;"	d
SHORT_CMP	include/opcode/d30v.h	107;"	d
SHORT_CMPU	include/opcode/d30v.h	108;"	d
SHORT_D1r	include/opcode/d30v.h	98;"	d
SHORT_D2	include/opcode/d30v.h	99;"	d
SHORT_D2Br	include/opcode/d30v.h	101;"	d
SHORT_D2r	include/opcode/d30v.h	100;"	d
SHORT_F	include/opcode/d30v.h	103;"	d
SHORT_FIRST_MESSAGE	gdb/complaints.c	/^  SHORT_FIRST_MESSAGE,$/;"	e	enum:complaint_series	file:
SHORT_M	include/opcode/d30v.h	88;"	d
SHORT_M2	include/opcode/d30v.h	89;"	d
SHORT_MODDEC	include/opcode/d30v.h	113;"	d
SHORT_MODINC	include/opcode/d30v.h	112;"	d
SHORT_NONE	include/opcode/d30v.h	118;"	d
SHORT_OPCODE	include/opcode/d10v.h	49;"	d
SHORT_RA	include/opcode/d30v.h	111;"	d
SHORT_T	include/opcode/d30v.h	105;"	d
SHORT_U	include/opcode/d30v.h	102;"	d
SHORT_UF	include/opcode/d30v.h	116;"	d
SHORT_UNIT_MASK	include/opcode/metag.h	2041;"	d
SHPREDOWN	sim/arm/armemu.c	68;"	d	file:
SHPREDOWNWB	sim/arm/armemu.c	72;"	d	file:
SHPREUP	sim/arm/armemu.c	78;"	d	file:
SHPREUPWB	sim/arm/armemu.c	82;"	d	file:
SHRT_MAX	gdb/gnulib/import/intprops.h	/^verify (TYPE_MAXIMUM (short int) == SHRT_MAX);$/;"	v
SHRT_MAX	sim/testsuite/sim/or1k/flag.S	/^#define SHRT_MAX	32767$/;"	d
SHRT_MIN	gdb/gnulib/import/intprops.h	/^verify (TYPE_MINIMUM (short int) == SHRT_MIN);$/;"	v
SHRT_MIN	sim/testsuite/sim/or1k/flag.S	/^#define SHRT_MIN	(-32768)$/;"	d
SHRT_WIDTH	gdb/gnulib/import/limits.in.h	52;"	d
SHT_AARCH64_ATTRIBUTES	include/elf/aarch64.h	31;"	d
SHT_ALPHA_DEBUG	include/elf/alpha.h	45;"	d
SHT_ALPHA_REGINFO	include/elf/alpha.h	48;"	d
SHT_ARC_ATTRIBUTES	include/elf/arc.h	67;"	d
SHT_ARM_ATTRIBUTES	include/elf/arm.h	79;"	d
SHT_ARM_DEBUGOVERLAY	include/elf/arm.h	80;"	d
SHT_ARM_EXIDX	include/elf/arm.h	77;"	d
SHT_ARM_OVERLAYSECTION	include/elf/arm.h	81;"	d
SHT_ARM_PREEMPTMAP	include/elf/arm.h	78;"	d
SHT_C6000_ATTRIBUTES	include/elf/tic6x.h	78;"	d
SHT_C6000_PREEMPTMAP	include/elf/tic6x.h	75;"	d
SHT_C6000_UNWIND	include/elf/tic6x.h	72;"	d
SHT_DYNAMIC	include/elf/common.h	491;"	d
SHT_DYNSYM	include/elf/common.h	496;"	d
SHT_FINI_ARRAY	include/elf/common.h	499;"	d
SHT_GNU_ATTRIBUTES	include/elf/common.h	508;"	d
SHT_GNU_HASH	include/elf/common.h	509;"	d
SHT_GNU_INCREMENTAL_INPUTS	include/elf/common.h	507;"	d
SHT_GNU_LIBLIST	include/elf/common.h	510;"	d
SHT_GNU_verdef	include/elf/common.h	519;"	d
SHT_GNU_verneed	include/elf/common.h	520;"	d
SHT_GNU_versym	include/elf/common.h	521;"	d
SHT_GROUP	include/elf/common.h	501;"	d
SHT_GROUP	libiberty/simple-object-elf.c	196;"	d	file:
SHT_HASH	include/elf/common.h	490;"	d
SHT_HIOS	include/elf/common.h	505;"	d
SHT_HIPROC	include/elf/common.h	524;"	d
SHT_HIUSER	include/elf/common.h	527;"	d
SHT_HP_ANNOT	include/elf/hppa.h	535;"	d
SHT_HP_COMDAT	include/elf/hppa.h	533;"	d
SHT_HP_DLKM	include/elf/hppa.h	532;"	d
SHT_HP_OBJDICT	include/elf/hppa.h	534;"	d
SHT_HP_OVLBITS	include/elf/hppa.h	531;"	d
SHT_IA_64_EXT	include/elf/ia64.h	80;"	d
SHT_IA_64_HIPSREG	include/elf/ia64.h	84;"	d
SHT_IA_64_HP_OPT_ANOT	include/elf/ia64.h	91;"	d
SHT_IA_64_LOPSREG	include/elf/ia64.h	82;"	d
SHT_IA_64_PRIORITY_INIT	include/elf/ia64.h	85;"	d
SHT_IA_64_UNWIND	include/elf/ia64.h	81;"	d
SHT_IA_64_VMS_DEBUG	include/elf/ia64.h	101;"	d
SHT_IA_64_VMS_DEBUG_STR	include/elf/ia64.h	103;"	d
SHT_IA_64_VMS_DISPLAY_NAME_INFO	include/elf/ia64.h	113;"	d
SHT_IA_64_VMS_FIXUP	include/elf/ia64.h	111;"	d
SHT_IA_64_VMS_LINKAGES	include/elf/ia64.h	106;"	d
SHT_IA_64_VMS_SYMBOL_VECTOR	include/elf/ia64.h	109;"	d
SHT_IA_64_VMS_TIE_SIGNATURES	include/elf/ia64.h	99;"	d
SHT_IA_64_VMS_TRACE	include/elf/ia64.h	96;"	d
SHT_INIT_ARRAY	include/elf/common.h	498;"	d
SHT_LOOS	include/elf/common.h	504;"	d
SHT_LOPROC	include/elf/common.h	523;"	d
SHT_LOUSER	include/elf/common.h	525;"	d
SHT_MIPS_ABIFLAGS	include/elf/mips.h	451;"	d
SHT_MIPS_AUXSYM	include/elf/mips.h	390;"	d
SHT_MIPS_CONFLICT	include/elf/mips.h	337;"	d
SHT_MIPS_CONTENT	include/elf/mips.h	366;"	d
SHT_MIPS_DEBUG	include/elf/mips.h	348;"	d
SHT_MIPS_DELTACLASS	include/elf/mips.h	411;"	d
SHT_MIPS_DELTADECL	include/elf/mips.h	417;"	d
SHT_MIPS_DELTAINST	include/elf/mips.h	408;"	d
SHT_MIPS_DELTASYM	include/elf/mips.h	405;"	d
SHT_MIPS_DENSE	include/elf/mips.h	381;"	d
SHT_MIPS_DWARF	include/elf/mips.h	414;"	d
SHT_MIPS_EH_REGION	include/elf/mips.h	442;"	d
SHT_MIPS_EVENTS	include/elf/mips.h	424;"	d
SHT_MIPS_EXTSYM	include/elf/mips.h	378;"	d
SHT_MIPS_FDESC	include/elf/mips.h	375;"	d
SHT_MIPS_GPTAB	include/elf/mips.h	340;"	d
SHT_MIPS_IFACE	include/elf/mips.h	363;"	d
SHT_MIPS_LIBLIST	include/elf/mips.h	330;"	d
SHT_MIPS_LINE	include/elf/mips.h	399;"	d
SHT_MIPS_LOCSTR	include/elf/mips.h	396;"	d
SHT_MIPS_LOCSYM	include/elf/mips.h	387;"	d
SHT_MIPS_MSYM	include/elf/mips.h	333;"	d
SHT_MIPS_OPTIONS	include/elf/mips.h	369;"	d
SHT_MIPS_OPTSYM	include/elf/mips.h	393;"	d
SHT_MIPS_PACKAGE	include/elf/mips.h	354;"	d
SHT_MIPS_PACKSYM	include/elf/mips.h	357;"	d
SHT_MIPS_PDESC	include/elf/mips.h	384;"	d
SHT_MIPS_PDR_EXCEPTION	include/elf/mips.h	448;"	d
SHT_MIPS_PIXIE	include/elf/mips.h	430;"	d
SHT_MIPS_REGINFO	include/elf/mips.h	351;"	d
SHT_MIPS_RELD	include/elf/mips.h	360;"	d
SHT_MIPS_RFDESC	include/elf/mips.h	402;"	d
SHT_MIPS_SHDR	include/elf/mips.h	372;"	d
SHT_MIPS_SYMBOL_LIB	include/elf/mips.h	421;"	d
SHT_MIPS_TRANSLATE	include/elf/mips.h	427;"	d
SHT_MIPS_UCODE	include/elf/mips.h	344;"	d
SHT_MIPS_WHIRL	include/elf/mips.h	439;"	d
SHT_MIPS_XLATE	include/elf/mips.h	433;"	d
SHT_MIPS_XLATE_DEBUG	include/elf/mips.h	436;"	d
SHT_MIPS_XLATE_OLD	include/elf/mips.h	445;"	d
SHT_MSP430_ATTRIBUTES	include/elf/msp430.h	53;"	d
SHT_MSP430_SEC_FLAGS	include/elf/msp430.h	54;"	d
SHT_MSP430_SYM_ALIASES	include/elf/msp430.h	55;"	d
SHT_NFP_INITREG	include/elf/nfp.h	75;"	d
SHT_NFP_MECONFIG	include/elf/nfp.h	74;"	d
SHT_NFP_UDEBUG	include/elf/nfp.h	76;"	d
SHT_NOBITS	include/elf/common.h	493;"	d
SHT_NOTE	include/elf/common.h	492;"	d
SHT_NULL	include/elf/common.h	485;"	d
SHT_NULL	libiberty/simple-object-elf.c	190;"	d	file:
SHT_ORDERED	include/elf/i370.h	31;"	d
SHT_ORDERED	include/elf/ppc.h	208;"	d
SHT_PARISC_ANNOT	include/elf/hppa.h	75;"	d
SHT_PARISC_DLKM	include/elf/hppa.h	78;"	d
SHT_PARISC_DOC	include/elf/hppa.h	72;"	d
SHT_PARISC_EXT	include/elf/hppa.h	66;"	d
SHT_PARISC_STUBS	include/elf/hppa.h	86;"	d
SHT_PARISC_SYMEXTN	include/elf/hppa.h	83;"	d
SHT_PARISC_UNWIND	include/elf/hppa.h	69;"	d
SHT_PREINIT_ARRAY	include/elf/common.h	500;"	d
SHT_PROGBITS	include/elf/common.h	486;"	d
SHT_PROGBITS	libiberty/simple-object-elf.c	191;"	d	file:
SHT_REL	include/elf/common.h	494;"	d
SHT_REL	libiberty/simple-object-elf.c	195;"	d	file:
SHT_RELA	include/elf/common.h	489;"	d
SHT_RELA	libiberty/simple-object-elf.c	194;"	d	file:
SHT_RENESAS_INFO	include/elf/v850.h	283;"	d
SHT_RENESAS_IOP	include/elf/v850.h	172;"	d
SHT_SH5_CR_SORTED	include/elf/sh.h	113;"	d
SHT_SHLIB	include/elf/common.h	495;"	d
SHT_STRTAB	include/elf/common.h	488;"	d
SHT_STRTAB	libiberty/simple-object-elf.c	193;"	d	file:
SHT_SUNW_dof	gdb/dtrace-probe.c	41;"	d	file:
SHT_SUNW_verdef	include/elf/common.h	515;"	d
SHT_SUNW_verneed	include/elf/common.h	516;"	d
SHT_SUNW_versym	include/elf/common.h	517;"	d
SHT_SYMTAB	include/elf/common.h	487;"	d
SHT_SYMTAB	libiberty/simple-object-elf.c	192;"	d	file:
SHT_SYMTAB_SHNDX	include/elf/common.h	502;"	d
SHT_SYMTAB_SHNDX	libiberty/simple-object-elf.c	197;"	d	file:
SHT_TI_HANDLER	include/elf/tic6x.h	87;"	d
SHT_TI_ICODE	include/elf/tic6x.h	81;"	d
SHT_TI_INITINFO	include/elf/tic6x.h	90;"	d
SHT_TI_PHATTRS	include/elf/tic6x.h	93;"	d
SHT_TI_XREF	include/elf/tic6x.h	84;"	d
SHT_V850_SCOMMON	include/elf/v850.h	134;"	d
SHT_V850_TCOMMON	include/elf/v850.h	137;"	d
SHT_V850_ZCOMMON	include/elf/v850.h	140;"	d
SHT_X86_64_UNWIND	include/elf/x86-64.h	91;"	d
SHUFFLED	sim/common/sim-bits.h	457;"	d
SHUFFLED	sim/ppc/bits.h	213;"	d
SHUFFLED32	sim/common/sim-bits.h	454;"	d
SHUFFLED32	sim/ppc/bits.h	210;"	d
SHUFFLED64	sim/common/sim-bits.h	455;"	d
SHUFFLED64	sim/ppc/bits.h	211;"	d
SHUPWB	sim/arm/armemu.c	62;"	d	file:
SHW	opcodes/ppc-opc.c	2592;"	d	file:
SH_ARCH_H	sim/sh64/arch.h	25;"	d
SH_ARCH_MAGIC_BIG	include/coff/sh.h	28;"	d
SH_ARCH_MAGIC_LITTLE	include/coff/sh.h	29;"	d
SH_ARCH_MAGIC_WINCE	include/coff/sh.h	30;"	d
SH_ARCH_SET_HAS_DSP	opcodes/sh-opc.h	275;"	d
SH_ARCH_SET_HAS_FPU	opcodes/sh-opc.h	273;"	d
SH_ARCH_UNKNOWN_ARCH	opcodes/sh-opc.h	282;"	d
SH_COFF_HOWTO_COUNT	bfd/coff-sh.c	367;"	d	file:
SH_CPUALL_H	sim/sh64/cpuall.h	25;"	d
SH_CPU_H	sim/sh64/sh-desc.h	25;"	d
SH_DSP_NEXT	bfd/cpu-sh.c	30;"	d	file:
SH_ELF_DATA	bfd/elf-bfd.h	/^  SH_ELF_DATA,$/;"	e	enum:elf_target_id
SH_ELF_RELOC	bfd/elf32-sh-relocs.h	1097;"	d
SH_ELF_RELOC	bfd/elf32-sh.c	69;"	d	file:
SH_ELF_RELOC	bfd/elf32-sh.c	77;"	d	file:
SH_F_11_1	sim/sh64/sh-desc.h	/^ , SH_F_RN, SH_F_RM, SH_F_7_1, SH_F_11_1$/;"	e	enum:ifield_type
SH_F_16_4	sim/sh64/sh-desc.h	/^ , SH_F_16_4, SH_F_DISP8, SH_F_DISP12, SH_F_IMM8$/;"	e	enum:ifield_type
SH_F_23_2	sim/sh64/sh-desc.h	/^ , SH_F_TRB, SH_F_LIKELY, SH_F_6_3, SH_F_23_2$/;"	e	enum:ifield_type
SH_F_6_3	sim/sh64/sh-desc.h	/^ , SH_F_TRB, SH_F_LIKELY, SH_F_6_3, SH_F_23_2$/;"	e	enum:ifield_type
SH_F_7_1	sim/sh64/sh-desc.h	/^ , SH_F_RN, SH_F_RM, SH_F_7_1, SH_F_11_1$/;"	e	enum:ifield_type
SH_F_ANYOF	sim/sh64/sh-desc.h	/^  SH_F_NIL, SH_F_ANYOF, SH_F_OP4, SH_F_OP8$/;"	e	enum:ifield_type
SH_F_DEST	sim/sh64/sh-desc.h	/^ , SH_F_RIGHT, SH_F_DEST, SH_F_LEFT_RIGHT, SH_F_TRA$/;"	e	enum:ifield_type
SH_F_DISP10	sim/sh64/sh-desc.h	/^ , SH_F_UIMM16, SH_F_DISP6, SH_F_DISP6X32, SH_F_DISP10$/;"	e	enum:ifield_type
SH_F_DISP10X2	sim/sh64/sh-desc.h	/^ , SH_F_DISP10X8, SH_F_DISP10X4, SH_F_DISP10X2, SH_F_DISP16$/;"	e	enum:ifield_type
SH_F_DISP10X4	sim/sh64/sh-desc.h	/^ , SH_F_DISP10X8, SH_F_DISP10X4, SH_F_DISP10X2, SH_F_DISP16$/;"	e	enum:ifield_type
SH_F_DISP10X8	sim/sh64/sh-desc.h	/^ , SH_F_DISP10X8, SH_F_DISP10X4, SH_F_DISP10X2, SH_F_DISP16$/;"	e	enum:ifield_type
SH_F_DISP12	sim/sh64/sh-desc.h	/^ , SH_F_16_4, SH_F_DISP8, SH_F_DISP12, SH_F_IMM8$/;"	e	enum:ifield_type
SH_F_DISP16	sim/sh64/sh-desc.h	/^ , SH_F_DISP10X8, SH_F_DISP10X4, SH_F_DISP10X2, SH_F_DISP16$/;"	e	enum:ifield_type
SH_F_DISP6	sim/sh64/sh-desc.h	/^ , SH_F_UIMM16, SH_F_DISP6, SH_F_DISP6X32, SH_F_DISP10$/;"	e	enum:ifield_type
SH_F_DISP6X32	sim/sh64/sh-desc.h	/^ , SH_F_UIMM16, SH_F_DISP6, SH_F_DISP6X32, SH_F_DISP10$/;"	e	enum:ifield_type
SH_F_DISP8	sim/sh64/sh-desc.h	/^ , SH_F_16_4, SH_F_DISP8, SH_F_DISP12, SH_F_IMM8$/;"	e	enum:ifield_type
SH_F_DM	sim/sh64/sh-desc.h	/^ , SH_F_DM, SH_F_VN, SH_F_VM, SH_F_XN$/;"	e	enum:ifield_type
SH_F_DN	sim/sh64/sh-desc.h	/^ , SH_F_IMM8X4, SH_F_IMM12X4, SH_F_IMM12X8, SH_F_DN$/;"	e	enum:ifield_type
SH_F_EXT	sim/sh64/sh-desc.h	/^ , SH_F_OP, SH_F_EXT, SH_F_RSVD, SH_F_LEFT$/;"	e	enum:ifield_type
SH_F_IMM10	sim/sh64/sh-desc.h	/^ , SH_F_IMM6, SH_F_IMM10, SH_F_IMM16, SH_F_UIMM6$/;"	e	enum:ifield_type
SH_F_IMM12X4	sim/sh64/sh-desc.h	/^ , SH_F_IMM8X4, SH_F_IMM12X4, SH_F_IMM12X8, SH_F_DN$/;"	e	enum:ifield_type
SH_F_IMM12X8	sim/sh64/sh-desc.h	/^ , SH_F_IMM8X4, SH_F_IMM12X4, SH_F_IMM12X8, SH_F_DN$/;"	e	enum:ifield_type
SH_F_IMM16	sim/sh64/sh-desc.h	/^ , SH_F_IMM6, SH_F_IMM10, SH_F_IMM16, SH_F_UIMM6$/;"	e	enum:ifield_type
SH_F_IMM20	sim/sh64/sh-desc.h	/^ , SH_F_XM, SH_F_IMM20_HI, SH_F_IMM20_LO, SH_F_IMM20$/;"	e	enum:ifield_type
SH_F_IMM20_HI	sim/sh64/sh-desc.h	/^ , SH_F_XM, SH_F_IMM20_HI, SH_F_IMM20_LO, SH_F_IMM20$/;"	e	enum:ifield_type
SH_F_IMM20_LO	sim/sh64/sh-desc.h	/^ , SH_F_XM, SH_F_IMM20_HI, SH_F_IMM20_LO, SH_F_IMM20$/;"	e	enum:ifield_type
SH_F_IMM20_MULTI_IFIELD	sim/sh64/sh-desc.c	/^const CGEN_MAYBE_MULTI_IFLD SH_F_IMM20_MULTI_IFIELD [] =$/;"	v
SH_F_IMM20_MULTI_IFIELD	sim/sh64/sh-desc.c	/^const CGEN_MAYBE_MULTI_IFLD SH_F_IMM20_MULTI_IFIELD [];$/;"	v
SH_F_IMM4	sim/sh64/sh-desc.h	/^ , SH_F_IMM4, SH_F_IMM4X2, SH_F_IMM4X4, SH_F_IMM8X2$/;"	e	enum:ifield_type
SH_F_IMM4X2	sim/sh64/sh-desc.h	/^ , SH_F_IMM4, SH_F_IMM4X2, SH_F_IMM4X4, SH_F_IMM8X2$/;"	e	enum:ifield_type
SH_F_IMM4X4	sim/sh64/sh-desc.h	/^ , SH_F_IMM4, SH_F_IMM4X2, SH_F_IMM4X4, SH_F_IMM8X2$/;"	e	enum:ifield_type
SH_F_IMM6	sim/sh64/sh-desc.h	/^ , SH_F_IMM6, SH_F_IMM10, SH_F_IMM16, SH_F_UIMM6$/;"	e	enum:ifield_type
SH_F_IMM8	sim/sh64/sh-desc.h	/^ , SH_F_16_4, SH_F_DISP8, SH_F_DISP12, SH_F_IMM8$/;"	e	enum:ifield_type
SH_F_IMM8X2	sim/sh64/sh-desc.h	/^ , SH_F_IMM4, SH_F_IMM4X2, SH_F_IMM4X4, SH_F_IMM8X2$/;"	e	enum:ifield_type
SH_F_IMM8X4	sim/sh64/sh-desc.h	/^ , SH_F_IMM8X4, SH_F_IMM12X4, SH_F_IMM12X8, SH_F_DN$/;"	e	enum:ifield_type
SH_F_LEFT	sim/sh64/sh-desc.h	/^ , SH_F_OP, SH_F_EXT, SH_F_RSVD, SH_F_LEFT$/;"	e	enum:ifield_type
SH_F_LEFT_RIGHT	sim/sh64/sh-desc.h	/^ , SH_F_RIGHT, SH_F_DEST, SH_F_LEFT_RIGHT, SH_F_TRA$/;"	e	enum:ifield_type
SH_F_LEFT_RIGHT_MULTI_IFIELD	sim/sh64/sh-desc.c	/^const CGEN_MAYBE_MULTI_IFLD SH_F_LEFT_RIGHT_MULTI_IFIELD [] =$/;"	v
SH_F_LEFT_RIGHT_MULTI_IFIELD	sim/sh64/sh-desc.c	/^const CGEN_MAYBE_MULTI_IFLD SH_F_LEFT_RIGHT_MULTI_IFIELD [];$/;"	v
SH_F_LIKELY	sim/sh64/sh-desc.h	/^ , SH_F_TRB, SH_F_LIKELY, SH_F_6_3, SH_F_23_2$/;"	e	enum:ifield_type
SH_F_MAX	sim/sh64/sh-desc.h	/^ , SH_F_MAX$/;"	e	enum:ifield_type
SH_F_NIL	sim/sh64/sh-desc.h	/^  SH_F_NIL, SH_F_ANYOF, SH_F_OP4, SH_F_OP8$/;"	e	enum:ifield_type
SH_F_OP	sim/sh64/sh-desc.h	/^ , SH_F_OP, SH_F_EXT, SH_F_RSVD, SH_F_LEFT$/;"	e	enum:ifield_type
SH_F_OP16	sim/sh64/sh-desc.h	/^ , SH_F_OP16, SH_F_SUB4, SH_F_SUB8, SH_F_SUB10$/;"	e	enum:ifield_type
SH_F_OP4	sim/sh64/sh-desc.h	/^  SH_F_NIL, SH_F_ANYOF, SH_F_OP4, SH_F_OP8$/;"	e	enum:ifield_type
SH_F_OP8	sim/sh64/sh-desc.h	/^  SH_F_NIL, SH_F_ANYOF, SH_F_OP4, SH_F_OP8$/;"	e	enum:ifield_type
SH_F_RIGHT	sim/sh64/sh-desc.h	/^ , SH_F_RIGHT, SH_F_DEST, SH_F_LEFT_RIGHT, SH_F_TRA$/;"	e	enum:ifield_type
SH_F_RM	sim/sh64/sh-desc.h	/^ , SH_F_RN, SH_F_RM, SH_F_7_1, SH_F_11_1$/;"	e	enum:ifield_type
SH_F_RN	sim/sh64/sh-desc.h	/^ , SH_F_RN, SH_F_RM, SH_F_7_1, SH_F_11_1$/;"	e	enum:ifield_type
SH_F_RSVD	sim/sh64/sh-desc.h	/^ , SH_F_OP, SH_F_EXT, SH_F_RSVD, SH_F_LEFT$/;"	e	enum:ifield_type
SH_F_SUB10	sim/sh64/sh-desc.h	/^ , SH_F_OP16, SH_F_SUB4, SH_F_SUB8, SH_F_SUB10$/;"	e	enum:ifield_type
SH_F_SUB4	sim/sh64/sh-desc.h	/^ , SH_F_OP16, SH_F_SUB4, SH_F_SUB8, SH_F_SUB10$/;"	e	enum:ifield_type
SH_F_SUB8	sim/sh64/sh-desc.h	/^ , SH_F_OP16, SH_F_SUB4, SH_F_SUB8, SH_F_SUB10$/;"	e	enum:ifield_type
SH_F_TRA	sim/sh64/sh-desc.h	/^ , SH_F_RIGHT, SH_F_DEST, SH_F_LEFT_RIGHT, SH_F_TRA$/;"	e	enum:ifield_type
SH_F_TRB	sim/sh64/sh-desc.h	/^ , SH_F_TRB, SH_F_LIKELY, SH_F_6_3, SH_F_23_2$/;"	e	enum:ifield_type
SH_F_UIMM16	sim/sh64/sh-desc.h	/^ , SH_F_UIMM16, SH_F_DISP6, SH_F_DISP6X32, SH_F_DISP10$/;"	e	enum:ifield_type
SH_F_UIMM6	sim/sh64/sh-desc.h	/^ , SH_F_IMM6, SH_F_IMM10, SH_F_IMM16, SH_F_UIMM6$/;"	e	enum:ifield_type
SH_F_VM	sim/sh64/sh-desc.h	/^ , SH_F_DM, SH_F_VN, SH_F_VM, SH_F_XN$/;"	e	enum:ifield_type
SH_F_VN	sim/sh64/sh-desc.h	/^ , SH_F_DM, SH_F_VN, SH_F_VM, SH_F_XN$/;"	e	enum:ifield_type
SH_F_XM	sim/sh64/sh-desc.h	/^ , SH_F_XM, SH_F_IMM20_HI, SH_F_IMM20_LO, SH_F_IMM20$/;"	e	enum:ifield_type
SH_F_XN	sim/sh64/sh-desc.h	/^ , SH_F_DM, SH_F_VN, SH_F_VM, SH_F_XN$/;"	e	enum:ifield_type
SH_INSN_ADD	sim/sh64/sh-opc.h	/^ , SH_INSN_XORI_COMPACT, SH_INSN_XORB_COMPACT, SH_INSN_XTRCT_COMPACT, SH_INSN_ADD$/;"	e	enum:cgen_insn_type
SH_INSN_ADDC_COMPACT	sim/sh64/sh-opc.h	/^  SH_INSN_INVALID, SH_INSN_ADD_COMPACT, SH_INSN_ADDI_COMPACT, SH_INSN_ADDC_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ADDI	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDL, SH_INSN_ADDI, SH_INSN_ADDIL, SH_INSN_ADDZL$/;"	e	enum:cgen_insn_type
SH_INSN_ADDIL	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDL, SH_INSN_ADDI, SH_INSN_ADDIL, SH_INSN_ADDZL$/;"	e	enum:cgen_insn_type
SH_INSN_ADDI_COMPACT	sim/sh64/sh-opc.h	/^  SH_INSN_INVALID, SH_INSN_ADD_COMPACT, SH_INSN_ADDI_COMPACT, SH_INSN_ADDC_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ADDL	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDL, SH_INSN_ADDI, SH_INSN_ADDIL, SH_INSN_ADDZL$/;"	e	enum:cgen_insn_type
SH_INSN_ADDV_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDV_COMPACT, SH_INSN_AND_COMPACT, SH_INSN_ANDI_COMPACT, SH_INSN_ANDB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ADDZL	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDL, SH_INSN_ADDI, SH_INSN_ADDIL, SH_INSN_ADDZL$/;"	e	enum:cgen_insn_type
SH_INSN_ADD_COMPACT	sim/sh64/sh-opc.h	/^  SH_INSN_INVALID, SH_INSN_ADD_COMPACT, SH_INSN_ADDI_COMPACT, SH_INSN_ADDC_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ALLOCO	sim/sh64/sh-opc.h	/^ , SH_INSN_ALLOCO, SH_INSN_AND, SH_INSN_ANDC, SH_INSN_ANDI$/;"	e	enum:cgen_insn_type
SH_INSN_AND	sim/sh64/sh-opc.h	/^ , SH_INSN_ALLOCO, SH_INSN_AND, SH_INSN_ANDC, SH_INSN_ANDI$/;"	e	enum:cgen_insn_type
SH_INSN_ANDB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDV_COMPACT, SH_INSN_AND_COMPACT, SH_INSN_ANDI_COMPACT, SH_INSN_ANDB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ANDC	sim/sh64/sh-opc.h	/^ , SH_INSN_ALLOCO, SH_INSN_AND, SH_INSN_ANDC, SH_INSN_ANDI$/;"	e	enum:cgen_insn_type
SH_INSN_ANDI	sim/sh64/sh-opc.h	/^ , SH_INSN_ALLOCO, SH_INSN_AND, SH_INSN_ANDC, SH_INSN_ANDI$/;"	e	enum:cgen_insn_type
SH_INSN_ANDI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDV_COMPACT, SH_INSN_AND_COMPACT, SH_INSN_ANDI_COMPACT, SH_INSN_ANDB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_AND_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ADDV_COMPACT, SH_INSN_AND_COMPACT, SH_INSN_ANDI_COMPACT, SH_INSN_ANDB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BEQ	sim/sh64/sh-opc.h	/^ , SH_INSN_BEQ, SH_INSN_BEQI, SH_INSN_BGE, SH_INSN_BGEU$/;"	e	enum:cgen_insn_type
SH_INSN_BEQI	sim/sh64/sh-opc.h	/^ , SH_INSN_BEQ, SH_INSN_BEQI, SH_INSN_BGE, SH_INSN_BGEU$/;"	e	enum:cgen_insn_type
SH_INSN_BFS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BF_COMPACT, SH_INSN_BFS_COMPACT, SH_INSN_BRA_COMPACT, SH_INSN_BRAF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BF_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BF_COMPACT, SH_INSN_BFS_COMPACT, SH_INSN_BRA_COMPACT, SH_INSN_BRAF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BGE	sim/sh64/sh-opc.h	/^ , SH_INSN_BEQ, SH_INSN_BEQI, SH_INSN_BGE, SH_INSN_BGEU$/;"	e	enum:cgen_insn_type
SH_INSN_BGEU	sim/sh64/sh-opc.h	/^ , SH_INSN_BEQ, SH_INSN_BEQI, SH_INSN_BGE, SH_INSN_BGEU$/;"	e	enum:cgen_insn_type
SH_INSN_BGT	sim/sh64/sh-opc.h	/^ , SH_INSN_BGT, SH_INSN_BGTU, SH_INSN_BLINK, SH_INSN_BNE$/;"	e	enum:cgen_insn_type
SH_INSN_BGTU	sim/sh64/sh-opc.h	/^ , SH_INSN_BGT, SH_INSN_BGTU, SH_INSN_BLINK, SH_INSN_BNE$/;"	e	enum:cgen_insn_type
SH_INSN_BLINK	sim/sh64/sh-opc.h	/^ , SH_INSN_BGT, SH_INSN_BGTU, SH_INSN_BLINK, SH_INSN_BNE$/;"	e	enum:cgen_insn_type
SH_INSN_BNE	sim/sh64/sh-opc.h	/^ , SH_INSN_BGT, SH_INSN_BGTU, SH_INSN_BLINK, SH_INSN_BNE$/;"	e	enum:cgen_insn_type
SH_INSN_BNEI	sim/sh64/sh-opc.h	/^ , SH_INSN_BNEI, SH_INSN_BRK, SH_INSN_BYTEREV, SH_INSN_CMPEQ$/;"	e	enum:cgen_insn_type
SH_INSN_BRAF_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BF_COMPACT, SH_INSN_BFS_COMPACT, SH_INSN_BRA_COMPACT, SH_INSN_BRAF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BRA_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BF_COMPACT, SH_INSN_BFS_COMPACT, SH_INSN_BRA_COMPACT, SH_INSN_BRAF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BRK	sim/sh64/sh-opc.h	/^ , SH_INSN_BNEI, SH_INSN_BRK, SH_INSN_BYTEREV, SH_INSN_CMPEQ$/;"	e	enum:cgen_insn_type
SH_INSN_BRK_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BRK_COMPACT, SH_INSN_BSR_COMPACT, SH_INSN_BSRF_COMPACT, SH_INSN_BT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BSRF_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BRK_COMPACT, SH_INSN_BSR_COMPACT, SH_INSN_BSRF_COMPACT, SH_INSN_BT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BSR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BRK_COMPACT, SH_INSN_BSR_COMPACT, SH_INSN_BSRF_COMPACT, SH_INSN_BT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BTS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BTS_COMPACT, SH_INSN_CLRMAC_COMPACT, SH_INSN_CLRS_COMPACT, SH_INSN_CLRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BRK_COMPACT, SH_INSN_BSR_COMPACT, SH_INSN_BSRF_COMPACT, SH_INSN_BT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_BYTEREV	sim/sh64/sh-opc.h	/^ , SH_INSN_BNEI, SH_INSN_BRK, SH_INSN_BYTEREV, SH_INSN_CMPEQ$/;"	e	enum:cgen_insn_type
SH_INSN_CLRMAC_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BTS_COMPACT, SH_INSN_CLRMAC_COMPACT, SH_INSN_CLRS_COMPACT, SH_INSN_CLRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CLRS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BTS_COMPACT, SH_INSN_CLRMAC_COMPACT, SH_INSN_CLRS_COMPACT, SH_INSN_CLRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CLRT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_BTS_COMPACT, SH_INSN_CLRMAC_COMPACT, SH_INSN_CLRS_COMPACT, SH_INSN_CLRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPEQ	sim/sh64/sh-opc.h	/^ , SH_INSN_BNEI, SH_INSN_BRK, SH_INSN_BYTEREV, SH_INSN_CMPEQ$/;"	e	enum:cgen_insn_type
SH_INSN_CMPEQI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPEQ_COMPACT, SH_INSN_CMPEQI_COMPACT, SH_INSN_CMPGE_COMPACT, SH_INSN_CMPGT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPEQ_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPEQ_COMPACT, SH_INSN_CMPEQI_COMPACT, SH_INSN_CMPGE_COMPACT, SH_INSN_CMPGT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPGE_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPEQ_COMPACT, SH_INSN_CMPEQI_COMPACT, SH_INSN_CMPGE_COMPACT, SH_INSN_CMPGT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPGT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPGT, SH_INSN_CMPGTU, SH_INSN_CMVEQ, SH_INSN_CMVNE$/;"	e	enum:cgen_insn_type
SH_INSN_CMPGTU	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPGT, SH_INSN_CMPGTU, SH_INSN_CMVEQ, SH_INSN_CMVNE$/;"	e	enum:cgen_insn_type
SH_INSN_CMPGT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPEQ_COMPACT, SH_INSN_CMPEQI_COMPACT, SH_INSN_CMPGE_COMPACT, SH_INSN_CMPGT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPHI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPHI_COMPACT, SH_INSN_CMPHS_COMPACT, SH_INSN_CMPPL_COMPACT, SH_INSN_CMPPZ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPHS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPHI_COMPACT, SH_INSN_CMPHS_COMPACT, SH_INSN_CMPPL_COMPACT, SH_INSN_CMPPZ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPPL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPHI_COMPACT, SH_INSN_CMPHS_COMPACT, SH_INSN_CMPPL_COMPACT, SH_INSN_CMPPZ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPPZ_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPHI_COMPACT, SH_INSN_CMPHS_COMPACT, SH_INSN_CMPPL_COMPACT, SH_INSN_CMPPZ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMPSTR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPSTR_COMPACT, SH_INSN_DIV0S_COMPACT, SH_INSN_DIV0U_COMPACT, SH_INSN_DIV1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_CMVEQ	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPGT, SH_INSN_CMPGTU, SH_INSN_CMVEQ, SH_INSN_CMVNE$/;"	e	enum:cgen_insn_type
SH_INSN_CMVNE	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPGT, SH_INSN_CMPGTU, SH_INSN_CMVEQ, SH_INSN_CMVNE$/;"	e	enum:cgen_insn_type
SH_INSN_DIV0S_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPSTR_COMPACT, SH_INSN_DIV0S_COMPACT, SH_INSN_DIV0U_COMPACT, SH_INSN_DIV1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DIV0U_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPSTR_COMPACT, SH_INSN_DIV0S_COMPACT, SH_INSN_DIV0U_COMPACT, SH_INSN_DIV1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DIV1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_CMPSTR_COMPACT, SH_INSN_DIV0S_COMPACT, SH_INSN_DIV0U_COMPACT, SH_INSN_DIV1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DIVU_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DIVU_COMPACT, SH_INSN_MULR_COMPACT, SH_INSN_DMULSL_COMPACT, SH_INSN_DMULUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DMULSL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DIVU_COMPACT, SH_INSN_MULR_COMPACT, SH_INSN_DMULSL_COMPACT, SH_INSN_DMULUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DMULUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DIVU_COMPACT, SH_INSN_MULR_COMPACT, SH_INSN_DMULSL_COMPACT, SH_INSN_DMULUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_DT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DT_COMPACT, SH_INSN_EXTSB_COMPACT, SH_INSN_EXTSW_COMPACT, SH_INSN_EXTUB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_EXTSB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DT_COMPACT, SH_INSN_EXTSB_COMPACT, SH_INSN_EXTSW_COMPACT, SH_INSN_EXTUB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_EXTSW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DT_COMPACT, SH_INSN_EXTSB_COMPACT, SH_INSN_EXTSW_COMPACT, SH_INSN_EXTUB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_EXTUB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DT_COMPACT, SH_INSN_EXTSB_COMPACT, SH_INSN_EXTSW_COMPACT, SH_INSN_EXTUB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_EXTUW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_EXTUW_COMPACT, SH_INSN_FABS_COMPACT, SH_INSN_FADD_COMPACT, SH_INSN_FCMPEQ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FABSD	sim/sh64/sh-opc.h	/^ , SH_INSN_FABSD, SH_INSN_FABSS, SH_INSN_FADDD, SH_INSN_FADDS$/;"	e	enum:cgen_insn_type
SH_INSN_FABSS	sim/sh64/sh-opc.h	/^ , SH_INSN_FABSD, SH_INSN_FABSS, SH_INSN_FADDD, SH_INSN_FADDS$/;"	e	enum:cgen_insn_type
SH_INSN_FABS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_EXTUW_COMPACT, SH_INSN_FABS_COMPACT, SH_INSN_FADD_COMPACT, SH_INSN_FCMPEQ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FADDD	sim/sh64/sh-opc.h	/^ , SH_INSN_FABSD, SH_INSN_FABSS, SH_INSN_FADDD, SH_INSN_FADDS$/;"	e	enum:cgen_insn_type
SH_INSN_FADDS	sim/sh64/sh-opc.h	/^ , SH_INSN_FABSD, SH_INSN_FABSS, SH_INSN_FADDD, SH_INSN_FADDS$/;"	e	enum:cgen_insn_type
SH_INSN_FADD_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_EXTUW_COMPACT, SH_INSN_FABS_COMPACT, SH_INSN_FADD_COMPACT, SH_INSN_FCMPEQ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPEQD	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPEQD, SH_INSN_FCMPEQS, SH_INSN_FCMPGED, SH_INSN_FCMPGES$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPEQS	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPEQD, SH_INSN_FCMPEQS, SH_INSN_FCMPGED, SH_INSN_FCMPGES$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPEQ_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_EXTUW_COMPACT, SH_INSN_FABS_COMPACT, SH_INSN_FADD_COMPACT, SH_INSN_FCMPEQ_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPGED	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPEQD, SH_INSN_FCMPEQS, SH_INSN_FCMPGED, SH_INSN_FCMPGES$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPGES	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPEQD, SH_INSN_FCMPEQS, SH_INSN_FCMPGED, SH_INSN_FCMPGES$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPGTD	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGTD, SH_INSN_FCMPGTS, SH_INSN_FCMPUND, SH_INSN_FCMPUNS$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPGTS	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGTD, SH_INSN_FCMPGTS, SH_INSN_FCMPUND, SH_INSN_FCMPUNS$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPGT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGT_COMPACT, SH_INSN_FCNVDS_COMPACT, SH_INSN_FCNVSD_COMPACT, SH_INSN_FDIV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPUND	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGTD, SH_INSN_FCMPGTS, SH_INSN_FCMPUND, SH_INSN_FCMPUNS$/;"	e	enum:cgen_insn_type
SH_INSN_FCMPUNS	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGTD, SH_INSN_FCMPGTS, SH_INSN_FCMPUND, SH_INSN_FCMPUNS$/;"	e	enum:cgen_insn_type
SH_INSN_FCNVDS	sim/sh64/sh-opc.h	/^ , SH_INSN_FCNVDS, SH_INSN_FCNVSD, SH_INSN_FDIVD, SH_INSN_FDIVS$/;"	e	enum:cgen_insn_type
SH_INSN_FCNVDS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGT_COMPACT, SH_INSN_FCNVDS_COMPACT, SH_INSN_FCNVSD_COMPACT, SH_INSN_FDIV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FCNVSD	sim/sh64/sh-opc.h	/^ , SH_INSN_FCNVDS, SH_INSN_FCNVSD, SH_INSN_FDIVD, SH_INSN_FDIVS$/;"	e	enum:cgen_insn_type
SH_INSN_FCNVSD_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGT_COMPACT, SH_INSN_FCNVDS_COMPACT, SH_INSN_FCNVSD_COMPACT, SH_INSN_FDIV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FDIVD	sim/sh64/sh-opc.h	/^ , SH_INSN_FCNVDS, SH_INSN_FCNVSD, SH_INSN_FDIVD, SH_INSN_FDIVS$/;"	e	enum:cgen_insn_type
SH_INSN_FDIVS	sim/sh64/sh-opc.h	/^ , SH_INSN_FCNVDS, SH_INSN_FCNVSD, SH_INSN_FDIVD, SH_INSN_FDIVS$/;"	e	enum:cgen_insn_type
SH_INSN_FDIV_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FCMPGT_COMPACT, SH_INSN_FCNVDS_COMPACT, SH_INSN_FCNVSD_COMPACT, SH_INSN_FDIV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FGETSCR	sim/sh64/sh-opc.h	/^ , SH_INSN_FGETSCR, SH_INSN_FIPRS, SH_INSN_FLDD, SH_INSN_FLDP$/;"	e	enum:cgen_insn_type
SH_INSN_FIPRS	sim/sh64/sh-opc.h	/^ , SH_INSN_FGETSCR, SH_INSN_FIPRS, SH_INSN_FLDD, SH_INSN_FLDP$/;"	e	enum:cgen_insn_type
SH_INSN_FIPR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FIPR_COMPACT, SH_INSN_FLDS_COMPACT, SH_INSN_FLDI0_COMPACT, SH_INSN_FLDI1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FLDD	sim/sh64/sh-opc.h	/^ , SH_INSN_FGETSCR, SH_INSN_FIPRS, SH_INSN_FLDD, SH_INSN_FLDP$/;"	e	enum:cgen_insn_type
SH_INSN_FLDI0_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FIPR_COMPACT, SH_INSN_FLDS_COMPACT, SH_INSN_FLDI0_COMPACT, SH_INSN_FLDI1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FLDI1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FIPR_COMPACT, SH_INSN_FLDS_COMPACT, SH_INSN_FLDI0_COMPACT, SH_INSN_FLDI1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FLDP	sim/sh64/sh-opc.h	/^ , SH_INSN_FGETSCR, SH_INSN_FIPRS, SH_INSN_FLDD, SH_INSN_FLDP$/;"	e	enum:cgen_insn_type
SH_INSN_FLDS	sim/sh64/sh-opc.h	/^ , SH_INSN_FLDS, SH_INSN_FLDXD, SH_INSN_FLDXP, SH_INSN_FLDXS$/;"	e	enum:cgen_insn_type
SH_INSN_FLDS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FIPR_COMPACT, SH_INSN_FLDS_COMPACT, SH_INSN_FLDI0_COMPACT, SH_INSN_FLDI1_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FLDXD	sim/sh64/sh-opc.h	/^ , SH_INSN_FLDS, SH_INSN_FLDXD, SH_INSN_FLDXP, SH_INSN_FLDXS$/;"	e	enum:cgen_insn_type
SH_INSN_FLDXP	sim/sh64/sh-opc.h	/^ , SH_INSN_FLDS, SH_INSN_FLDXD, SH_INSN_FLDXP, SH_INSN_FLDXS$/;"	e	enum:cgen_insn_type
SH_INSN_FLDXS	sim/sh64/sh-opc.h	/^ , SH_INSN_FLDS, SH_INSN_FLDXD, SH_INSN_FLDXP, SH_INSN_FLDXS$/;"	e	enum:cgen_insn_type
SH_INSN_FLOATLD	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOATLD, SH_INSN_FLOATLS, SH_INSN_FLOATQD, SH_INSN_FLOATQS$/;"	e	enum:cgen_insn_type
SH_INSN_FLOATLS	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOATLD, SH_INSN_FLOATLS, SH_INSN_FLOATQD, SH_INSN_FLOATQS$/;"	e	enum:cgen_insn_type
SH_INSN_FLOATQD	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOATLD, SH_INSN_FLOATLS, SH_INSN_FLOATQD, SH_INSN_FLOATQS$/;"	e	enum:cgen_insn_type
SH_INSN_FLOATQS	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOATLD, SH_INSN_FLOATLS, SH_INSN_FLOATQD, SH_INSN_FLOATQS$/;"	e	enum:cgen_insn_type
SH_INSN_FLOAT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOAT_COMPACT, SH_INSN_FMAC_COMPACT, SH_INSN_FMOV1_COMPACT, SH_INSN_FMOV2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMACS	sim/sh64/sh-opc.h	/^ , SH_INSN_FMACS, SH_INSN_FMOVD, SH_INSN_FMOVDQ, SH_INSN_FMOVLS$/;"	e	enum:cgen_insn_type
SH_INSN_FMAC_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOAT_COMPACT, SH_INSN_FMAC_COMPACT, SH_INSN_FMOV1_COMPACT, SH_INSN_FMOV2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOAT_COMPACT, SH_INSN_FMAC_COMPACT, SH_INSN_FMOV1_COMPACT, SH_INSN_FMOV2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FLOAT_COMPACT, SH_INSN_FMAC_COMPACT, SH_INSN_FMOV1_COMPACT, SH_INSN_FMOV2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV3_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV3_COMPACT, SH_INSN_FMOV4_COMPACT, SH_INSN_FMOV5_COMPACT, SH_INSN_FMOV6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV4_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV3_COMPACT, SH_INSN_FMOV4_COMPACT, SH_INSN_FMOV5_COMPACT, SH_INSN_FMOV6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV5_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV3_COMPACT, SH_INSN_FMOV4_COMPACT, SH_INSN_FMOV5_COMPACT, SH_INSN_FMOV6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV6_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV3_COMPACT, SH_INSN_FMOV4_COMPACT, SH_INSN_FMOV5_COMPACT, SH_INSN_FMOV6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV7_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV7_COMPACT, SH_INSN_FMOV8_COMPACT, SH_INSN_FMOV9_COMPACT, SH_INSN_FMUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV7_COMPACT, SH_INSN_FMOV8_COMPACT, SH_INSN_FMOV9_COMPACT, SH_INSN_FMUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOV9_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV7_COMPACT, SH_INSN_FMOV8_COMPACT, SH_INSN_FMOV9_COMPACT, SH_INSN_FMUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVD	sim/sh64/sh-opc.h	/^ , SH_INSN_FMACS, SH_INSN_FMOVD, SH_INSN_FMOVDQ, SH_INSN_FMOVLS$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVDQ	sim/sh64/sh-opc.h	/^ , SH_INSN_FMACS, SH_INSN_FMOVD, SH_INSN_FMOVDQ, SH_INSN_FMOVLS$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVLS	sim/sh64/sh-opc.h	/^ , SH_INSN_FMACS, SH_INSN_FMOVD, SH_INSN_FMOVDQ, SH_INSN_FMOVLS$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVQD	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOVQD, SH_INSN_FMOVS, SH_INSN_FMOVSL, SH_INSN_FMULD$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVS	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOVQD, SH_INSN_FMOVS, SH_INSN_FMOVSL, SH_INSN_FMULD$/;"	e	enum:cgen_insn_type
SH_INSN_FMOVSL	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOVQD, SH_INSN_FMOVS, SH_INSN_FMOVSL, SH_INSN_FMULD$/;"	e	enum:cgen_insn_type
SH_INSN_FMULD	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOVQD, SH_INSN_FMOVS, SH_INSN_FMOVSL, SH_INSN_FMULD$/;"	e	enum:cgen_insn_type
SH_INSN_FMULS	sim/sh64/sh-opc.h	/^ , SH_INSN_FMULS, SH_INSN_FNEGD, SH_INSN_FNEGS, SH_INSN_FPUTSCR$/;"	e	enum:cgen_insn_type
SH_INSN_FMUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FMOV7_COMPACT, SH_INSN_FMOV8_COMPACT, SH_INSN_FMOV9_COMPACT, SH_INSN_FMUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FNEGD	sim/sh64/sh-opc.h	/^ , SH_INSN_FMULS, SH_INSN_FNEGD, SH_INSN_FNEGS, SH_INSN_FPUTSCR$/;"	e	enum:cgen_insn_type
SH_INSN_FNEGS	sim/sh64/sh-opc.h	/^ , SH_INSN_FMULS, SH_INSN_FNEGD, SH_INSN_FNEGS, SH_INSN_FPUTSCR$/;"	e	enum:cgen_insn_type
SH_INSN_FNEG_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FNEG_COMPACT, SH_INSN_FRCHG_COMPACT, SH_INSN_FSCHG_COMPACT, SH_INSN_FSQRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FPUTSCR	sim/sh64/sh-opc.h	/^ , SH_INSN_FMULS, SH_INSN_FNEGD, SH_INSN_FNEGS, SH_INSN_FPUTSCR$/;"	e	enum:cgen_insn_type
SH_INSN_FRCHG_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FNEG_COMPACT, SH_INSN_FRCHG_COMPACT, SH_INSN_FSCHG_COMPACT, SH_INSN_FSQRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FSCHG_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FNEG_COMPACT, SH_INSN_FRCHG_COMPACT, SH_INSN_FSCHG_COMPACT, SH_INSN_FSQRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FSQRTD	sim/sh64/sh-opc.h	/^ , SH_INSN_FSQRTD, SH_INSN_FSQRTS, SH_INSN_FSTD, SH_INSN_FSTP$/;"	e	enum:cgen_insn_type
SH_INSN_FSQRTS	sim/sh64/sh-opc.h	/^ , SH_INSN_FSQRTD, SH_INSN_FSQRTS, SH_INSN_FSTD, SH_INSN_FSTP$/;"	e	enum:cgen_insn_type
SH_INSN_FSQRT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FNEG_COMPACT, SH_INSN_FRCHG_COMPACT, SH_INSN_FSCHG_COMPACT, SH_INSN_FSQRT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FSTD	sim/sh64/sh-opc.h	/^ , SH_INSN_FSQRTD, SH_INSN_FSQRTS, SH_INSN_FSTD, SH_INSN_FSTP$/;"	e	enum:cgen_insn_type
SH_INSN_FSTP	sim/sh64/sh-opc.h	/^ , SH_INSN_FSQRTD, SH_INSN_FSQRTS, SH_INSN_FSTD, SH_INSN_FSTP$/;"	e	enum:cgen_insn_type
SH_INSN_FSTS	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS, SH_INSN_FSTXD, SH_INSN_FSTXP, SH_INSN_FSTXS$/;"	e	enum:cgen_insn_type
SH_INSN_FSTS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS_COMPACT, SH_INSN_FSUB_COMPACT, SH_INSN_FTRC_COMPACT, SH_INSN_FTRV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FSTXD	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS, SH_INSN_FSTXD, SH_INSN_FSTXP, SH_INSN_FSTXS$/;"	e	enum:cgen_insn_type
SH_INSN_FSTXP	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS, SH_INSN_FSTXD, SH_INSN_FSTXP, SH_INSN_FSTXS$/;"	e	enum:cgen_insn_type
SH_INSN_FSTXS	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS, SH_INSN_FSTXD, SH_INSN_FSTXP, SH_INSN_FSTXS$/;"	e	enum:cgen_insn_type
SH_INSN_FSUBD	sim/sh64/sh-opc.h	/^ , SH_INSN_FSUBD, SH_INSN_FSUBS, SH_INSN_FTRCDL, SH_INSN_FTRCSL$/;"	e	enum:cgen_insn_type
SH_INSN_FSUBS	sim/sh64/sh-opc.h	/^ , SH_INSN_FSUBD, SH_INSN_FSUBS, SH_INSN_FTRCDL, SH_INSN_FTRCSL$/;"	e	enum:cgen_insn_type
SH_INSN_FSUB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS_COMPACT, SH_INSN_FSUB_COMPACT, SH_INSN_FTRC_COMPACT, SH_INSN_FTRV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FTRCDL	sim/sh64/sh-opc.h	/^ , SH_INSN_FSUBD, SH_INSN_FSUBS, SH_INSN_FTRCDL, SH_INSN_FTRCSL$/;"	e	enum:cgen_insn_type
SH_INSN_FTRCDQ	sim/sh64/sh-opc.h	/^ , SH_INSN_FTRCDQ, SH_INSN_FTRCSQ, SH_INSN_FTRVS, SH_INSN_GETCFG$/;"	e	enum:cgen_insn_type
SH_INSN_FTRCSL	sim/sh64/sh-opc.h	/^ , SH_INSN_FSUBD, SH_INSN_FSUBS, SH_INSN_FTRCDL, SH_INSN_FTRCSL$/;"	e	enum:cgen_insn_type
SH_INSN_FTRCSQ	sim/sh64/sh-opc.h	/^ , SH_INSN_FTRCDQ, SH_INSN_FTRCSQ, SH_INSN_FTRVS, SH_INSN_GETCFG$/;"	e	enum:cgen_insn_type
SH_INSN_FTRC_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS_COMPACT, SH_INSN_FSUB_COMPACT, SH_INSN_FTRC_COMPACT, SH_INSN_FTRV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_FTRVS	sim/sh64/sh-opc.h	/^ , SH_INSN_FTRCDQ, SH_INSN_FTRCSQ, SH_INSN_FTRVS, SH_INSN_GETCFG$/;"	e	enum:cgen_insn_type
SH_INSN_FTRV_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_FSTS_COMPACT, SH_INSN_FSUB_COMPACT, SH_INSN_FTRC_COMPACT, SH_INSN_FTRV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_GETCFG	sim/sh64/sh-opc.h	/^ , SH_INSN_FTRCDQ, SH_INSN_FTRCSQ, SH_INSN_FTRVS, SH_INSN_GETCFG$/;"	e	enum:cgen_insn_type
SH_INSN_GETCON	sim/sh64/sh-opc.h	/^ , SH_INSN_GETCON, SH_INSN_GETTR, SH_INSN_ICBI, SH_INSN_LDB$/;"	e	enum:cgen_insn_type
SH_INSN_GETTR	sim/sh64/sh-opc.h	/^ , SH_INSN_GETCON, SH_INSN_GETTR, SH_INSN_ICBI, SH_INSN_LDB$/;"	e	enum:cgen_insn_type
SH_INSN_ICBI	sim/sh64/sh-opc.h	/^ , SH_INSN_GETCON, SH_INSN_GETTR, SH_INSN_ICBI, SH_INSN_LDB$/;"	e	enum:cgen_insn_type
SH_INSN_INVALID	sim/sh64/sh-opc.h	/^  SH_INSN_INVALID, SH_INSN_ADD_COMPACT, SH_INSN_ADDI_COMPACT, SH_INSN_ADDC_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_JMP_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_JMP_COMPACT, SH_INSN_JSR_COMPACT, SH_INSN_LDC_GBR_COMPACT, SH_INSN_LDC_VBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_JSR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_JMP_COMPACT, SH_INSN_JSR_COMPACT, SH_INSN_LDC_GBR_COMPACT, SH_INSN_LDC_VBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDB	sim/sh64/sh-opc.h	/^ , SH_INSN_GETCON, SH_INSN_GETTR, SH_INSN_ICBI, SH_INSN_LDB$/;"	e	enum:cgen_insn_type
SH_INSN_LDCL_GBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDC_SR_COMPACT, SH_INSN_LDCL_GBR_COMPACT, SH_INSN_LDCL_VBR_COMPACT, SH_INSN_LDS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDCL_VBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDC_SR_COMPACT, SH_INSN_LDCL_GBR_COMPACT, SH_INSN_LDCL_VBR_COMPACT, SH_INSN_LDS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDC_GBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_JMP_COMPACT, SH_INSN_JSR_COMPACT, SH_INSN_LDC_GBR_COMPACT, SH_INSN_LDC_VBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDC_SR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDC_SR_COMPACT, SH_INSN_LDCL_GBR_COMPACT, SH_INSN_LDCL_VBR_COMPACT, SH_INSN_LDS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDC_VBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_JMP_COMPACT, SH_INSN_JSR_COMPACT, SH_INSN_LDC_GBR_COMPACT, SH_INSN_LDC_VBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDHIL	sim/sh64/sh-opc.h	/^ , SH_INSN_LDW, SH_INSN_LDHIL, SH_INSN_LDHIQ, SH_INSN_LDLOL$/;"	e	enum:cgen_insn_type
SH_INSN_LDHIQ	sim/sh64/sh-opc.h	/^ , SH_INSN_LDW, SH_INSN_LDHIL, SH_INSN_LDHIQ, SH_INSN_LDLOL$/;"	e	enum:cgen_insn_type
SH_INSN_LDL	sim/sh64/sh-opc.h	/^ , SH_INSN_LDL, SH_INSN_LDQ, SH_INSN_LDUB, SH_INSN_LDUW$/;"	e	enum:cgen_insn_type
SH_INSN_LDLOL	sim/sh64/sh-opc.h	/^ , SH_INSN_LDW, SH_INSN_LDHIL, SH_INSN_LDHIQ, SH_INSN_LDLOL$/;"	e	enum:cgen_insn_type
SH_INSN_LDLOQ	sim/sh64/sh-opc.h	/^ , SH_INSN_LDLOQ, SH_INSN_LDXB, SH_INSN_LDXL, SH_INSN_LDXQ$/;"	e	enum:cgen_insn_type
SH_INSN_LDQ	sim/sh64/sh-opc.h	/^ , SH_INSN_LDL, SH_INSN_LDQ, SH_INSN_LDUB, SH_INSN_LDUW$/;"	e	enum:cgen_insn_type
SH_INSN_LDSL_FPSCR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_FPSCR_COMPACT, SH_INSN_LDS_FPUL_COMPACT, SH_INSN_LDSL_FPUL_COMPACT, SH_INSN_LDS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDSL_FPUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_FPSCR_COMPACT, SH_INSN_LDS_FPUL_COMPACT, SH_INSN_LDSL_FPUL_COMPACT, SH_INSN_LDS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDSL_MACH_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_MACH_COMPACT, SH_INSN_LDS_MACL_COMPACT, SH_INSN_LDSL_MACL_COMPACT, SH_INSN_LDS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDSL_MACL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_MACH_COMPACT, SH_INSN_LDS_MACL_COMPACT, SH_INSN_LDSL_MACL_COMPACT, SH_INSN_LDS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDSL_PR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_PR_COMPACT, SH_INSN_MACL_COMPACT, SH_INSN_MACW_COMPACT, SH_INSN_MOV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDS_FPSCR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDC_SR_COMPACT, SH_INSN_LDCL_GBR_COMPACT, SH_INSN_LDCL_VBR_COMPACT, SH_INSN_LDS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDS_FPUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_FPSCR_COMPACT, SH_INSN_LDS_FPUL_COMPACT, SH_INSN_LDSL_FPUL_COMPACT, SH_INSN_LDS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDS_MACH_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_FPSCR_COMPACT, SH_INSN_LDS_FPUL_COMPACT, SH_INSN_LDSL_FPUL_COMPACT, SH_INSN_LDS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDS_MACL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_MACH_COMPACT, SH_INSN_LDS_MACL_COMPACT, SH_INSN_LDSL_MACL_COMPACT, SH_INSN_LDS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDS_PR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_MACH_COMPACT, SH_INSN_LDS_MACL_COMPACT, SH_INSN_LDSL_MACL_COMPACT, SH_INSN_LDS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_LDUB	sim/sh64/sh-opc.h	/^ , SH_INSN_LDL, SH_INSN_LDQ, SH_INSN_LDUB, SH_INSN_LDUW$/;"	e	enum:cgen_insn_type
SH_INSN_LDUW	sim/sh64/sh-opc.h	/^ , SH_INSN_LDL, SH_INSN_LDQ, SH_INSN_LDUB, SH_INSN_LDUW$/;"	e	enum:cgen_insn_type
SH_INSN_LDW	sim/sh64/sh-opc.h	/^ , SH_INSN_LDW, SH_INSN_LDHIL, SH_INSN_LDHIQ, SH_INSN_LDLOL$/;"	e	enum:cgen_insn_type
SH_INSN_LDXB	sim/sh64/sh-opc.h	/^ , SH_INSN_LDLOQ, SH_INSN_LDXB, SH_INSN_LDXL, SH_INSN_LDXQ$/;"	e	enum:cgen_insn_type
SH_INSN_LDXL	sim/sh64/sh-opc.h	/^ , SH_INSN_LDLOQ, SH_INSN_LDXB, SH_INSN_LDXL, SH_INSN_LDXQ$/;"	e	enum:cgen_insn_type
SH_INSN_LDXQ	sim/sh64/sh-opc.h	/^ , SH_INSN_LDLOQ, SH_INSN_LDXB, SH_INSN_LDXL, SH_INSN_LDXQ$/;"	e	enum:cgen_insn_type
SH_INSN_LDXUB	sim/sh64/sh-opc.h	/^ , SH_INSN_LDXUB, SH_INSN_LDXUW, SH_INSN_LDXW, SH_INSN_MABSL$/;"	e	enum:cgen_insn_type
SH_INSN_LDXUW	sim/sh64/sh-opc.h	/^ , SH_INSN_LDXUB, SH_INSN_LDXUW, SH_INSN_LDXW, SH_INSN_MABSL$/;"	e	enum:cgen_insn_type
SH_INSN_LDXW	sim/sh64/sh-opc.h	/^ , SH_INSN_LDXUB, SH_INSN_LDXUW, SH_INSN_LDXW, SH_INSN_MABSL$/;"	e	enum:cgen_insn_type
SH_INSN_MABSL	sim/sh64/sh-opc.h	/^ , SH_INSN_LDXUB, SH_INSN_LDXUW, SH_INSN_LDXW, SH_INSN_MABSL$/;"	e	enum:cgen_insn_type
SH_INSN_MABSW	sim/sh64/sh-opc.h	/^ , SH_INSN_MABSW, SH_INSN_MADDL, SH_INSN_MADDW, SH_INSN_MADDSL$/;"	e	enum:cgen_insn_type
SH_INSN_MACL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_PR_COMPACT, SH_INSN_MACL_COMPACT, SH_INSN_MACW_COMPACT, SH_INSN_MOV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MACW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_PR_COMPACT, SH_INSN_MACL_COMPACT, SH_INSN_MACW_COMPACT, SH_INSN_MOV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MADDL	sim/sh64/sh-opc.h	/^ , SH_INSN_MABSW, SH_INSN_MADDL, SH_INSN_MADDW, SH_INSN_MADDSL$/;"	e	enum:cgen_insn_type
SH_INSN_MADDSL	sim/sh64/sh-opc.h	/^ , SH_INSN_MABSW, SH_INSN_MADDL, SH_INSN_MADDW, SH_INSN_MADDSL$/;"	e	enum:cgen_insn_type
SH_INSN_MADDSUB	sim/sh64/sh-opc.h	/^ , SH_INSN_MADDSUB, SH_INSN_MADDSW, SH_INSN_MCMPEQB, SH_INSN_MCMPEQL$/;"	e	enum:cgen_insn_type
SH_INSN_MADDSW	sim/sh64/sh-opc.h	/^ , SH_INSN_MADDSUB, SH_INSN_MADDSW, SH_INSN_MCMPEQB, SH_INSN_MCMPEQL$/;"	e	enum:cgen_insn_type
SH_INSN_MADDW	sim/sh64/sh-opc.h	/^ , SH_INSN_MABSW, SH_INSN_MADDL, SH_INSN_MADDW, SH_INSN_MADDSL$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPEQB	sim/sh64/sh-opc.h	/^ , SH_INSN_MADDSUB, SH_INSN_MADDSW, SH_INSN_MCMPEQB, SH_INSN_MCMPEQL$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPEQL	sim/sh64/sh-opc.h	/^ , SH_INSN_MADDSUB, SH_INSN_MADDSW, SH_INSN_MCMPEQB, SH_INSN_MCMPEQL$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPEQW	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMPEQW, SH_INSN_MCMPGTL, SH_INSN_MCMPGTUB, SH_INSN_MCMPGTW$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPGTL	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMPEQW, SH_INSN_MCMPGTL, SH_INSN_MCMPGTUB, SH_INSN_MCMPGTW$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPGTUB	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMPEQW, SH_INSN_MCMPGTL, SH_INSN_MCMPGTUB, SH_INSN_MCMPGTW$/;"	e	enum:cgen_insn_type
SH_INSN_MCMPGTW	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMPEQW, SH_INSN_MCMPGTL, SH_INSN_MCMPGTUB, SH_INSN_MCMPGTW$/;"	e	enum:cgen_insn_type
SH_INSN_MCMV	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMV, SH_INSN_MCNVSLW, SH_INSN_MCNVSWB, SH_INSN_MCNVSWUB$/;"	e	enum:cgen_insn_type
SH_INSN_MCNVSLW	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMV, SH_INSN_MCNVSLW, SH_INSN_MCNVSWB, SH_INSN_MCNVSWUB$/;"	e	enum:cgen_insn_type
SH_INSN_MCNVSWB	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMV, SH_INSN_MCNVSLW, SH_INSN_MCNVSWB, SH_INSN_MCNVSWUB$/;"	e	enum:cgen_insn_type
SH_INSN_MCNVSWUB	sim/sh64/sh-opc.h	/^ , SH_INSN_MCMV, SH_INSN_MCNVSLW, SH_INSN_MCNVSWB, SH_INSN_MCNVSWUB$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR1	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR1, SH_INSN_MEXTR2, SH_INSN_MEXTR3, SH_INSN_MEXTR4$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR2	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR1, SH_INSN_MEXTR2, SH_INSN_MEXTR3, SH_INSN_MEXTR4$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR3	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR1, SH_INSN_MEXTR2, SH_INSN_MEXTR3, SH_INSN_MEXTR4$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR4	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR1, SH_INSN_MEXTR2, SH_INSN_MEXTR3, SH_INSN_MEXTR4$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR5	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR5, SH_INSN_MEXTR6, SH_INSN_MEXTR7, SH_INSN_MMACFXWL$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR6	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR5, SH_INSN_MEXTR6, SH_INSN_MEXTR7, SH_INSN_MMACFXWL$/;"	e	enum:cgen_insn_type
SH_INSN_MEXTR7	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR5, SH_INSN_MEXTR6, SH_INSN_MEXTR7, SH_INSN_MMACFXWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMACFXWL	sim/sh64/sh-opc.h	/^ , SH_INSN_MEXTR5, SH_INSN_MEXTR6, SH_INSN_MEXTR7, SH_INSN_MMACFXWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMACNFX_WL	sim/sh64/sh-opc.h	/^ , SH_INSN_MMACNFX_WL, SH_INSN_MMULL, SH_INSN_MMULW, SH_INSN_MMULFXL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULFXL	sim/sh64/sh-opc.h	/^ , SH_INSN_MMACNFX_WL, SH_INSN_MMULL, SH_INSN_MMULW, SH_INSN_MMULFXL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULFXRPW	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULFXW, SH_INSN_MMULFXRPW, SH_INSN_MMULHIWL, SH_INSN_MMULLOWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULFXW	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULFXW, SH_INSN_MMULFXRPW, SH_INSN_MMULHIWL, SH_INSN_MMULLOWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULHIWL	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULFXW, SH_INSN_MMULFXRPW, SH_INSN_MMULHIWL, SH_INSN_MMULLOWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULL	sim/sh64/sh-opc.h	/^ , SH_INSN_MMACNFX_WL, SH_INSN_MMULL, SH_INSN_MMULW, SH_INSN_MMULFXL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULLOWL	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULFXW, SH_INSN_MMULFXRPW, SH_INSN_MMULHIWL, SH_INSN_MMULLOWL$/;"	e	enum:cgen_insn_type
SH_INSN_MMULSUMWQ	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULSUMWQ, SH_INSN_MOVI, SH_INSN_MPERMW, SH_INSN_MSADUBQ$/;"	e	enum:cgen_insn_type
SH_INSN_MMULW	sim/sh64/sh-opc.h	/^ , SH_INSN_MMACNFX_WL, SH_INSN_MMULL, SH_INSN_MMULW, SH_INSN_MMULFXL$/;"	e	enum:cgen_insn_type
SH_INSN_MOVA_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVA_COMPACT, SH_INSN_MOVCAL_COMPACT, SH_INSN_MOVCOL_COMPACT, SH_INSN_MOVT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB10_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB7_COMPACT, SH_INSN_MOVB8_COMPACT, SH_INSN_MOVB9_COMPACT, SH_INSN_MOVB10_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVI_COMPACT, SH_INSN_MOVI20_COMPACT, SH_INSN_MOVB1_COMPACT, SH_INSN_MOVB2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVI_COMPACT, SH_INSN_MOVI20_COMPACT, SH_INSN_MOVB1_COMPACT, SH_INSN_MOVB2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB3_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB3_COMPACT, SH_INSN_MOVB4_COMPACT, SH_INSN_MOVB5_COMPACT, SH_INSN_MOVB6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB4_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB3_COMPACT, SH_INSN_MOVB4_COMPACT, SH_INSN_MOVB5_COMPACT, SH_INSN_MOVB6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB5_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB3_COMPACT, SH_INSN_MOVB4_COMPACT, SH_INSN_MOVB5_COMPACT, SH_INSN_MOVB6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB6_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB3_COMPACT, SH_INSN_MOVB4_COMPACT, SH_INSN_MOVB5_COMPACT, SH_INSN_MOVB6_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB7_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB7_COMPACT, SH_INSN_MOVB8_COMPACT, SH_INSN_MOVB9_COMPACT, SH_INSN_MOVB10_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB7_COMPACT, SH_INSN_MOVB8_COMPACT, SH_INSN_MOVB9_COMPACT, SH_INSN_MOVB10_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVB9_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVB7_COMPACT, SH_INSN_MOVB8_COMPACT, SH_INSN_MOVB9_COMPACT, SH_INSN_MOVB10_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVCAL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVA_COMPACT, SH_INSN_MOVCAL_COMPACT, SH_INSN_MOVCOL_COMPACT, SH_INSN_MOVT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVCOL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVA_COMPACT, SH_INSN_MOVCAL_COMPACT, SH_INSN_MOVCOL_COMPACT, SH_INSN_MOVT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVI	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULSUMWQ, SH_INSN_MOVI, SH_INSN_MPERMW, SH_INSN_MSADUBQ$/;"	e	enum:cgen_insn_type
SH_INSN_MOVI20_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVI_COMPACT, SH_INSN_MOVI20_COMPACT, SH_INSN_MOVB1_COMPACT, SH_INSN_MOVB2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVI_COMPACT, SH_INSN_MOVI20_COMPACT, SH_INSN_MOVB1_COMPACT, SH_INSN_MOVB2_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL10_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL9_COMPACT, SH_INSN_MOVL10_COMPACT, SH_INSN_MOVL11_COMPACT, SH_INSN_MOVL12_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL11_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL9_COMPACT, SH_INSN_MOVL10_COMPACT, SH_INSN_MOVL11_COMPACT, SH_INSN_MOVL12_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL12_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL9_COMPACT, SH_INSN_MOVL10_COMPACT, SH_INSN_MOVL11_COMPACT, SH_INSN_MOVL12_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL13_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL13_COMPACT, SH_INSN_MOVW1_COMPACT, SH_INSN_MOVW2_COMPACT, SH_INSN_MOVW3_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL1_COMPACT, SH_INSN_MOVL2_COMPACT, SH_INSN_MOVL3_COMPACT, SH_INSN_MOVL4_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL1_COMPACT, SH_INSN_MOVL2_COMPACT, SH_INSN_MOVL3_COMPACT, SH_INSN_MOVL4_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL3_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL1_COMPACT, SH_INSN_MOVL2_COMPACT, SH_INSN_MOVL3_COMPACT, SH_INSN_MOVL4_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL4_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL1_COMPACT, SH_INSN_MOVL2_COMPACT, SH_INSN_MOVL3_COMPACT, SH_INSN_MOVL4_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL5_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL5_COMPACT, SH_INSN_MOVL6_COMPACT, SH_INSN_MOVL7_COMPACT, SH_INSN_MOVL8_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL6_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL5_COMPACT, SH_INSN_MOVL6_COMPACT, SH_INSN_MOVL7_COMPACT, SH_INSN_MOVL8_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL7_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL5_COMPACT, SH_INSN_MOVL6_COMPACT, SH_INSN_MOVL7_COMPACT, SH_INSN_MOVL8_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL5_COMPACT, SH_INSN_MOVL6_COMPACT, SH_INSN_MOVL7_COMPACT, SH_INSN_MOVL8_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVL9_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL9_COMPACT, SH_INSN_MOVL10_COMPACT, SH_INSN_MOVL11_COMPACT, SH_INSN_MOVL12_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVA_COMPACT, SH_INSN_MOVCAL_COMPACT, SH_INSN_MOVCOL_COMPACT, SH_INSN_MOVT_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVUAL2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVUAL_COMPACT, SH_INSN_MOVUAL2_COMPACT, SH_INSN_MULL_COMPACT, SH_INSN_MULSW_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVUAL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVUAL_COMPACT, SH_INSN_MOVUAL2_COMPACT, SH_INSN_MULL_COMPACT, SH_INSN_MULSW_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW10_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW8_COMPACT, SH_INSN_MOVW9_COMPACT, SH_INSN_MOVW10_COMPACT, SH_INSN_MOVW11_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW11_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW8_COMPACT, SH_INSN_MOVW9_COMPACT, SH_INSN_MOVW10_COMPACT, SH_INSN_MOVW11_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW1_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL13_COMPACT, SH_INSN_MOVW1_COMPACT, SH_INSN_MOVW2_COMPACT, SH_INSN_MOVW3_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL13_COMPACT, SH_INSN_MOVW1_COMPACT, SH_INSN_MOVW2_COMPACT, SH_INSN_MOVW3_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW3_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVL13_COMPACT, SH_INSN_MOVW1_COMPACT, SH_INSN_MOVW2_COMPACT, SH_INSN_MOVW3_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW4_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW4_COMPACT, SH_INSN_MOVW5_COMPACT, SH_INSN_MOVW6_COMPACT, SH_INSN_MOVW7_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW5_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW4_COMPACT, SH_INSN_MOVW5_COMPACT, SH_INSN_MOVW6_COMPACT, SH_INSN_MOVW7_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW6_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW4_COMPACT, SH_INSN_MOVW5_COMPACT, SH_INSN_MOVW6_COMPACT, SH_INSN_MOVW7_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW7_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW4_COMPACT, SH_INSN_MOVW5_COMPACT, SH_INSN_MOVW6_COMPACT, SH_INSN_MOVW7_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW8_COMPACT, SH_INSN_MOVW9_COMPACT, SH_INSN_MOVW10_COMPACT, SH_INSN_MOVW11_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOVW9_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVW8_COMPACT, SH_INSN_MOVW9_COMPACT, SH_INSN_MOVW10_COMPACT, SH_INSN_MOVW11_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MOV_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_LDSL_PR_COMPACT, SH_INSN_MACL_COMPACT, SH_INSN_MACW_COMPACT, SH_INSN_MOV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MPERMW	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULSUMWQ, SH_INSN_MOVI, SH_INSN_MPERMW, SH_INSN_MSADUBQ$/;"	e	enum:cgen_insn_type
SH_INSN_MSADUBQ	sim/sh64/sh-opc.h	/^ , SH_INSN_MMULSUMWQ, SH_INSN_MOVI, SH_INSN_MPERMW, SH_INSN_MSADUBQ$/;"	e	enum:cgen_insn_type
SH_INSN_MSHALDSL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHALDSL, SH_INSN_MSHALDSW, SH_INSN_MSHARDL, SH_INSN_MSHARDW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHALDSW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHALDSL, SH_INSN_MSHALDSW, SH_INSN_MSHARDL, SH_INSN_MSHARDW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHARDL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHALDSL, SH_INSN_MSHALDSW, SH_INSN_MSHARDL, SH_INSN_MSHARDW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHARDSQ	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHARDSQ, SH_INSN_MSHFHIB, SH_INSN_MSHFHIL, SH_INSN_MSHFHIW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHARDW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHALDSL, SH_INSN_MSHALDSW, SH_INSN_MSHARDL, SH_INSN_MSHARDW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFHIB	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHARDSQ, SH_INSN_MSHFHIB, SH_INSN_MSHFHIL, SH_INSN_MSHFHIW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFHIL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHARDSQ, SH_INSN_MSHFHIB, SH_INSN_MSHFHIL, SH_INSN_MSHFHIW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFHIW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHARDSQ, SH_INSN_MSHFHIB, SH_INSN_MSHFHIL, SH_INSN_MSHFHIW$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFLOB	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHFLOB, SH_INSN_MSHFLOL, SH_INSN_MSHFLOW, SH_INSN_MSHLLDL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFLOL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHFLOB, SH_INSN_MSHFLOL, SH_INSN_MSHFLOW, SH_INSN_MSHLLDL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHFLOW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHFLOB, SH_INSN_MSHFLOL, SH_INSN_MSHFLOW, SH_INSN_MSHLLDL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHLLDL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHFLOB, SH_INSN_MSHFLOL, SH_INSN_MSHFLOW, SH_INSN_MSHLLDL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHLLDW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHLLDW, SH_INSN_MSHLRDL, SH_INSN_MSHLRDW, SH_INSN_MSUBL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHLRDL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHLLDW, SH_INSN_MSHLRDL, SH_INSN_MSHLRDW, SH_INSN_MSUBL$/;"	e	enum:cgen_insn_type
SH_INSN_MSHLRDW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHLLDW, SH_INSN_MSHLRDL, SH_INSN_MSHLRDW, SH_INSN_MSUBL$/;"	e	enum:cgen_insn_type
SH_INSN_MSUBL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSHLLDW, SH_INSN_MSHLRDL, SH_INSN_MSHLRDW, SH_INSN_MSUBL$/;"	e	enum:cgen_insn_type
SH_INSN_MSUBSL	sim/sh64/sh-opc.h	/^ , SH_INSN_MSUBW, SH_INSN_MSUBSL, SH_INSN_MSUBSUB, SH_INSN_MSUBSW$/;"	e	enum:cgen_insn_type
SH_INSN_MSUBSUB	sim/sh64/sh-opc.h	/^ , SH_INSN_MSUBW, SH_INSN_MSUBSL, SH_INSN_MSUBSUB, SH_INSN_MSUBSW$/;"	e	enum:cgen_insn_type
SH_INSN_MSUBSW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSUBW, SH_INSN_MSUBSL, SH_INSN_MSUBSUB, SH_INSN_MSUBSW$/;"	e	enum:cgen_insn_type
SH_INSN_MSUBW	sim/sh64/sh-opc.h	/^ , SH_INSN_MSUBW, SH_INSN_MSUBSL, SH_INSN_MSUBSUB, SH_INSN_MSUBSW$/;"	e	enum:cgen_insn_type
SH_INSN_MULL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVUAL_COMPACT, SH_INSN_MOVUAL2_COMPACT, SH_INSN_MULL_COMPACT, SH_INSN_MULSW_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MULR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_DIVU_COMPACT, SH_INSN_MULR_COMPACT, SH_INSN_DMULSL_COMPACT, SH_INSN_DMULUL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MULSL	sim/sh64/sh-opc.h	/^ , SH_INSN_MULSL, SH_INSN_MULUL, SH_INSN_NOP, SH_INSN_NSB$/;"	e	enum:cgen_insn_type
SH_INSN_MULSW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MOVUAL_COMPACT, SH_INSN_MOVUAL2_COMPACT, SH_INSN_MULL_COMPACT, SH_INSN_MULSW_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_MULUL	sim/sh64/sh-opc.h	/^ , SH_INSN_MULSL, SH_INSN_MULUL, SH_INSN_NOP, SH_INSN_NSB$/;"	e	enum:cgen_insn_type
SH_INSN_MULUW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MULUW_COMPACT, SH_INSN_NEG_COMPACT, SH_INSN_NEGC_COMPACT, SH_INSN_NOP_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_NEGC_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MULUW_COMPACT, SH_INSN_NEG_COMPACT, SH_INSN_NEGC_COMPACT, SH_INSN_NOP_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_NEG_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MULUW_COMPACT, SH_INSN_NEG_COMPACT, SH_INSN_NEGC_COMPACT, SH_INSN_NOP_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_NOP	sim/sh64/sh-opc.h	/^ , SH_INSN_MULSL, SH_INSN_MULUL, SH_INSN_NOP, SH_INSN_NSB$/;"	e	enum:cgen_insn_type
SH_INSN_NOP_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_MULUW_COMPACT, SH_INSN_NEG_COMPACT, SH_INSN_NEGC_COMPACT, SH_INSN_NOP_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_NOT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_NOT_COMPACT, SH_INSN_OCBI_COMPACT, SH_INSN_OCBP_COMPACT, SH_INSN_OCBWB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_NSB	sim/sh64/sh-opc.h	/^ , SH_INSN_MULSL, SH_INSN_MULUL, SH_INSN_NOP, SH_INSN_NSB$/;"	e	enum:cgen_insn_type
SH_INSN_OCBI	sim/sh64/sh-opc.h	/^ , SH_INSN_OCBI, SH_INSN_OCBP, SH_INSN_OCBWB, SH_INSN_OR$/;"	e	enum:cgen_insn_type
SH_INSN_OCBI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_NOT_COMPACT, SH_INSN_OCBI_COMPACT, SH_INSN_OCBP_COMPACT, SH_INSN_OCBWB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_OCBP	sim/sh64/sh-opc.h	/^ , SH_INSN_OCBI, SH_INSN_OCBP, SH_INSN_OCBWB, SH_INSN_OR$/;"	e	enum:cgen_insn_type
SH_INSN_OCBP_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_NOT_COMPACT, SH_INSN_OCBI_COMPACT, SH_INSN_OCBP_COMPACT, SH_INSN_OCBWB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_OCBWB	sim/sh64/sh-opc.h	/^ , SH_INSN_OCBI, SH_INSN_OCBP, SH_INSN_OCBWB, SH_INSN_OR$/;"	e	enum:cgen_insn_type
SH_INSN_OCBWB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_NOT_COMPACT, SH_INSN_OCBI_COMPACT, SH_INSN_OCBP_COMPACT, SH_INSN_OCBWB_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_OR	sim/sh64/sh-opc.h	/^ , SH_INSN_OCBI, SH_INSN_OCBP, SH_INSN_OCBWB, SH_INSN_OR$/;"	e	enum:cgen_insn_type
SH_INSN_ORB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_OR_COMPACT, SH_INSN_ORI_COMPACT, SH_INSN_ORB_COMPACT, SH_INSN_PREF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ORI	sim/sh64/sh-opc.h	/^ , SH_INSN_ORI, SH_INSN_PREFI, SH_INSN_PTA, SH_INSN_PTABS$/;"	e	enum:cgen_insn_type
SH_INSN_ORI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_OR_COMPACT, SH_INSN_ORI_COMPACT, SH_INSN_ORB_COMPACT, SH_INSN_PREF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_OR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_OR_COMPACT, SH_INSN_ORI_COMPACT, SH_INSN_ORB_COMPACT, SH_INSN_PREF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_PREFI	sim/sh64/sh-opc.h	/^ , SH_INSN_ORI, SH_INSN_PREFI, SH_INSN_PTA, SH_INSN_PTABS$/;"	e	enum:cgen_insn_type
SH_INSN_PREF_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_OR_COMPACT, SH_INSN_ORI_COMPACT, SH_INSN_ORB_COMPACT, SH_INSN_PREF_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_PTA	sim/sh64/sh-opc.h	/^ , SH_INSN_ORI, SH_INSN_PREFI, SH_INSN_PTA, SH_INSN_PTABS$/;"	e	enum:cgen_insn_type
SH_INSN_PTABS	sim/sh64/sh-opc.h	/^ , SH_INSN_ORI, SH_INSN_PREFI, SH_INSN_PTA, SH_INSN_PTABS$/;"	e	enum:cgen_insn_type
SH_INSN_PTB	sim/sh64/sh-opc.h	/^ , SH_INSN_PTB, SH_INSN_PTREL, SH_INSN_PUTCFG, SH_INSN_PUTCON$/;"	e	enum:cgen_insn_type
SH_INSN_PTREL	sim/sh64/sh-opc.h	/^ , SH_INSN_PTB, SH_INSN_PTREL, SH_INSN_PUTCFG, SH_INSN_PUTCON$/;"	e	enum:cgen_insn_type
SH_INSN_PUTCFG	sim/sh64/sh-opc.h	/^ , SH_INSN_PTB, SH_INSN_PTREL, SH_INSN_PUTCFG, SH_INSN_PUTCON$/;"	e	enum:cgen_insn_type
SH_INSN_PUTCON	sim/sh64/sh-opc.h	/^ , SH_INSN_PTB, SH_INSN_PTREL, SH_INSN_PUTCFG, SH_INSN_PUTCON$/;"	e	enum:cgen_insn_type
SH_INSN_ROTCL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ROTCL_COMPACT, SH_INSN_ROTCR_COMPACT, SH_INSN_ROTL_COMPACT, SH_INSN_ROTR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ROTCR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ROTCL_COMPACT, SH_INSN_ROTCR_COMPACT, SH_INSN_ROTL_COMPACT, SH_INSN_ROTR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ROTL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ROTCL_COMPACT, SH_INSN_ROTCR_COMPACT, SH_INSN_ROTL_COMPACT, SH_INSN_ROTR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_ROTR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_ROTCL_COMPACT, SH_INSN_ROTCR_COMPACT, SH_INSN_ROTL_COMPACT, SH_INSN_ROTR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_RTE	sim/sh64/sh-opc.h	/^ , SH_INSN_RTE, SH_INSN_SHARD, SH_INSN_SHARDL, SH_INSN_SHARI$/;"	e	enum:cgen_insn_type
SH_INSN_RTS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_RTS_COMPACT, SH_INSN_SETS_COMPACT, SH_INSN_SETT_COMPACT, SH_INSN_SHAD_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SETS_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_RTS_COMPACT, SH_INSN_SETS_COMPACT, SH_INSN_SETT_COMPACT, SH_INSN_SHAD_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SETT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_RTS_COMPACT, SH_INSN_SETS_COMPACT, SH_INSN_SETT_COMPACT, SH_INSN_SHAD_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHAD_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_RTS_COMPACT, SH_INSN_SETS_COMPACT, SH_INSN_SETT_COMPACT, SH_INSN_SHAD_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHAL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHAL_COMPACT, SH_INSN_SHAR_COMPACT, SH_INSN_SHLD_COMPACT, SH_INSN_SHLL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHARD	sim/sh64/sh-opc.h	/^ , SH_INSN_RTE, SH_INSN_SHARD, SH_INSN_SHARDL, SH_INSN_SHARI$/;"	e	enum:cgen_insn_type
SH_INSN_SHARDL	sim/sh64/sh-opc.h	/^ , SH_INSN_RTE, SH_INSN_SHARD, SH_INSN_SHARDL, SH_INSN_SHARI$/;"	e	enum:cgen_insn_type
SH_INSN_SHARI	sim/sh64/sh-opc.h	/^ , SH_INSN_RTE, SH_INSN_SHARD, SH_INSN_SHARDL, SH_INSN_SHARI$/;"	e	enum:cgen_insn_type
SH_INSN_SHARIL	sim/sh64/sh-opc.h	/^ , SH_INSN_SHARIL, SH_INSN_SHLLD, SH_INSN_SHLLDL, SH_INSN_SHLLI$/;"	e	enum:cgen_insn_type
SH_INSN_SHAR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHAL_COMPACT, SH_INSN_SHAR_COMPACT, SH_INSN_SHLD_COMPACT, SH_INSN_SHLL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLD_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHAL_COMPACT, SH_INSN_SHAR_COMPACT, SH_INSN_SHLD_COMPACT, SH_INSN_SHLL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLL16_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLL2_COMPACT, SH_INSN_SHLL8_COMPACT, SH_INSN_SHLL16_COMPACT, SH_INSN_SHLR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLL2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLL2_COMPACT, SH_INSN_SHLL8_COMPACT, SH_INSN_SHLL16_COMPACT, SH_INSN_SHLR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLL8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLL2_COMPACT, SH_INSN_SHLL8_COMPACT, SH_INSN_SHLL16_COMPACT, SH_INSN_SHLR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLLD	sim/sh64/sh-opc.h	/^ , SH_INSN_SHARIL, SH_INSN_SHLLD, SH_INSN_SHLLDL, SH_INSN_SHLLI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLLDL	sim/sh64/sh-opc.h	/^ , SH_INSN_SHARIL, SH_INSN_SHLLD, SH_INSN_SHLLDL, SH_INSN_SHLLI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLLI	sim/sh64/sh-opc.h	/^ , SH_INSN_SHARIL, SH_INSN_SHLLD, SH_INSN_SHLLDL, SH_INSN_SHLLI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLLIL	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLLIL, SH_INSN_SHLRD, SH_INSN_SHLRDL, SH_INSN_SHLRI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHAL_COMPACT, SH_INSN_SHAR_COMPACT, SH_INSN_SHLD_COMPACT, SH_INSN_SHLL_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLR16_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLR2_COMPACT, SH_INSN_SHLR8_COMPACT, SH_INSN_SHLR16_COMPACT, SH_INSN_STC_GBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLR2_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLR2_COMPACT, SH_INSN_SHLR8_COMPACT, SH_INSN_SHLR16_COMPACT, SH_INSN_STC_GBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLR8_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLR2_COMPACT, SH_INSN_SHLR8_COMPACT, SH_INSN_SHLR16_COMPACT, SH_INSN_STC_GBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHLRD	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLLIL, SH_INSN_SHLRD, SH_INSN_SHLRDL, SH_INSN_SHLRI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLRDL	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLLIL, SH_INSN_SHLRD, SH_INSN_SHLRDL, SH_INSN_SHLRI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLRI	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLLIL, SH_INSN_SHLRD, SH_INSN_SHLRDL, SH_INSN_SHLRI$/;"	e	enum:cgen_insn_type
SH_INSN_SHLRIL	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLRIL, SH_INSN_SHORI, SH_INSN_SLEEP, SH_INSN_STB$/;"	e	enum:cgen_insn_type
SH_INSN_SHLR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLL2_COMPACT, SH_INSN_SHLL8_COMPACT, SH_INSN_SHLL16_COMPACT, SH_INSN_SHLR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SHORI	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLRIL, SH_INSN_SHORI, SH_INSN_SLEEP, SH_INSN_STB$/;"	e	enum:cgen_insn_type
SH_INSN_SLEEP	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLRIL, SH_INSN_SHORI, SH_INSN_SLEEP, SH_INSN_STB$/;"	e	enum:cgen_insn_type
SH_INSN_STB	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLRIL, SH_INSN_SHORI, SH_INSN_SLEEP, SH_INSN_STB$/;"	e	enum:cgen_insn_type
SH_INSN_STCL_GBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STC_VBR_COMPACT, SH_INSN_STCL_GBR_COMPACT, SH_INSN_STCL_VBR_COMPACT, SH_INSN_STS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STCL_VBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STC_VBR_COMPACT, SH_INSN_STCL_GBR_COMPACT, SH_INSN_STCL_VBR_COMPACT, SH_INSN_STS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STC_GBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SHLR2_COMPACT, SH_INSN_SHLR8_COMPACT, SH_INSN_SHLR16_COMPACT, SH_INSN_STC_GBR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STC_VBR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STC_VBR_COMPACT, SH_INSN_STCL_GBR_COMPACT, SH_INSN_STCL_VBR_COMPACT, SH_INSN_STS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STHIL	sim/sh64/sh-opc.h	/^ , SH_INSN_STL, SH_INSN_STQ, SH_INSN_STW, SH_INSN_STHIL$/;"	e	enum:cgen_insn_type
SH_INSN_STHIQ	sim/sh64/sh-opc.h	/^ , SH_INSN_STHIQ, SH_INSN_STLOL, SH_INSN_STLOQ, SH_INSN_STXB$/;"	e	enum:cgen_insn_type
SH_INSN_STL	sim/sh64/sh-opc.h	/^ , SH_INSN_STL, SH_INSN_STQ, SH_INSN_STW, SH_INSN_STHIL$/;"	e	enum:cgen_insn_type
SH_INSN_STLOL	sim/sh64/sh-opc.h	/^ , SH_INSN_STHIQ, SH_INSN_STLOL, SH_INSN_STLOQ, SH_INSN_STXB$/;"	e	enum:cgen_insn_type
SH_INSN_STLOQ	sim/sh64/sh-opc.h	/^ , SH_INSN_STHIQ, SH_INSN_STLOL, SH_INSN_STLOQ, SH_INSN_STXB$/;"	e	enum:cgen_insn_type
SH_INSN_STQ	sim/sh64/sh-opc.h	/^ , SH_INSN_STL, SH_INSN_STQ, SH_INSN_STW, SH_INSN_STHIL$/;"	e	enum:cgen_insn_type
SH_INSN_STSL_FPSCR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_FPSCR_COMPACT, SH_INSN_STS_FPUL_COMPACT, SH_INSN_STSL_FPUL_COMPACT, SH_INSN_STS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STSL_FPUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_FPSCR_COMPACT, SH_INSN_STS_FPUL_COMPACT, SH_INSN_STSL_FPUL_COMPACT, SH_INSN_STS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STSL_MACH_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_MACH_COMPACT, SH_INSN_STS_MACL_COMPACT, SH_INSN_STSL_MACL_COMPACT, SH_INSN_STS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STSL_MACL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_MACH_COMPACT, SH_INSN_STS_MACL_COMPACT, SH_INSN_STSL_MACL_COMPACT, SH_INSN_STS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STSL_PR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_PR_COMPACT, SH_INSN_SUB_COMPACT, SH_INSN_SUBC_COMPACT, SH_INSN_SUBV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STS_FPSCR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STC_VBR_COMPACT, SH_INSN_STCL_GBR_COMPACT, SH_INSN_STCL_VBR_COMPACT, SH_INSN_STS_FPSCR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STS_FPUL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_FPSCR_COMPACT, SH_INSN_STS_FPUL_COMPACT, SH_INSN_STSL_FPUL_COMPACT, SH_INSN_STS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STS_MACH_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_FPSCR_COMPACT, SH_INSN_STS_FPUL_COMPACT, SH_INSN_STSL_FPUL_COMPACT, SH_INSN_STS_MACH_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STS_MACL_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_MACH_COMPACT, SH_INSN_STS_MACL_COMPACT, SH_INSN_STSL_MACL_COMPACT, SH_INSN_STS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STS_PR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_MACH_COMPACT, SH_INSN_STS_MACL_COMPACT, SH_INSN_STSL_MACL_COMPACT, SH_INSN_STS_PR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_STW	sim/sh64/sh-opc.h	/^ , SH_INSN_STL, SH_INSN_STQ, SH_INSN_STW, SH_INSN_STHIL$/;"	e	enum:cgen_insn_type
SH_INSN_STXB	sim/sh64/sh-opc.h	/^ , SH_INSN_STHIQ, SH_INSN_STLOL, SH_INSN_STLOQ, SH_INSN_STXB$/;"	e	enum:cgen_insn_type
SH_INSN_STXL	sim/sh64/sh-opc.h	/^ , SH_INSN_STXL, SH_INSN_STXQ, SH_INSN_STXW, SH_INSN_SUB$/;"	e	enum:cgen_insn_type
SH_INSN_STXQ	sim/sh64/sh-opc.h	/^ , SH_INSN_STXL, SH_INSN_STXQ, SH_INSN_STXW, SH_INSN_SUB$/;"	e	enum:cgen_insn_type
SH_INSN_STXW	sim/sh64/sh-opc.h	/^ , SH_INSN_STXL, SH_INSN_STXQ, SH_INSN_STXW, SH_INSN_SUB$/;"	e	enum:cgen_insn_type
SH_INSN_SUB	sim/sh64/sh-opc.h	/^ , SH_INSN_STXL, SH_INSN_STXQ, SH_INSN_STXW, SH_INSN_SUB$/;"	e	enum:cgen_insn_type
SH_INSN_SUBC_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_PR_COMPACT, SH_INSN_SUB_COMPACT, SH_INSN_SUBC_COMPACT, SH_INSN_SUBV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SUBL	sim/sh64/sh-opc.h	/^ , SH_INSN_SUBL, SH_INSN_SWAPQ, SH_INSN_SYNCI, SH_INSN_SYNCO$/;"	e	enum:cgen_insn_type
SH_INSN_SUBV_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_PR_COMPACT, SH_INSN_SUB_COMPACT, SH_INSN_SUBC_COMPACT, SH_INSN_SUBV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SUB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_STSL_PR_COMPACT, SH_INSN_SUB_COMPACT, SH_INSN_SUBC_COMPACT, SH_INSN_SUBV_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SWAPB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SWAPB_COMPACT, SH_INSN_SWAPW_COMPACT, SH_INSN_TASB_COMPACT, SH_INSN_TRAPA_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SWAPQ	sim/sh64/sh-opc.h	/^ , SH_INSN_SUBL, SH_INSN_SWAPQ, SH_INSN_SYNCI, SH_INSN_SYNCO$/;"	e	enum:cgen_insn_type
SH_INSN_SWAPW_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SWAPB_COMPACT, SH_INSN_SWAPW_COMPACT, SH_INSN_TASB_COMPACT, SH_INSN_TRAPA_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_SYNCI	sim/sh64/sh-opc.h	/^ , SH_INSN_SUBL, SH_INSN_SWAPQ, SH_INSN_SYNCI, SH_INSN_SYNCO$/;"	e	enum:cgen_insn_type
SH_INSN_SYNCO	sim/sh64/sh-opc.h	/^ , SH_INSN_SUBL, SH_INSN_SWAPQ, SH_INSN_SYNCI, SH_INSN_SYNCO$/;"	e	enum:cgen_insn_type
SH_INSN_TASB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SWAPB_COMPACT, SH_INSN_SWAPW_COMPACT, SH_INSN_TASB_COMPACT, SH_INSN_TRAPA_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_TRAPA	sim/sh64/sh-opc.h	/^ , SH_INSN_TRAPA, SH_INSN_XOR, SH_INSN_XORI$/;"	e	enum:cgen_insn_type
SH_INSN_TRAPA_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_SWAPB_COMPACT, SH_INSN_SWAPW_COMPACT, SH_INSN_TASB_COMPACT, SH_INSN_TRAPA_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_TSTB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_TST_COMPACT, SH_INSN_TSTI_COMPACT, SH_INSN_TSTB_COMPACT, SH_INSN_XOR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_TSTI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_TST_COMPACT, SH_INSN_TSTI_COMPACT, SH_INSN_TSTB_COMPACT, SH_INSN_XOR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_TST_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_TST_COMPACT, SH_INSN_TSTI_COMPACT, SH_INSN_TSTB_COMPACT, SH_INSN_XOR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_XOR	sim/sh64/sh-opc.h	/^ , SH_INSN_TRAPA, SH_INSN_XOR, SH_INSN_XORI$/;"	e	enum:cgen_insn_type
SH_INSN_XORB_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_XORI_COMPACT, SH_INSN_XORB_COMPACT, SH_INSN_XTRCT_COMPACT, SH_INSN_ADD$/;"	e	enum:cgen_insn_type
SH_INSN_XORI	sim/sh64/sh-opc.h	/^ , SH_INSN_TRAPA, SH_INSN_XOR, SH_INSN_XORI$/;"	e	enum:cgen_insn_type
SH_INSN_XORI_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_XORI_COMPACT, SH_INSN_XORB_COMPACT, SH_INSN_XTRCT_COMPACT, SH_INSN_ADD$/;"	e	enum:cgen_insn_type
SH_INSN_XOR_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_TST_COMPACT, SH_INSN_TSTI_COMPACT, SH_INSN_TSTB_COMPACT, SH_INSN_XOR_COMPACT$/;"	e	enum:cgen_insn_type
SH_INSN_XTRCT_COMPACT	sim/sh64/sh-opc.h	/^ , SH_INSN_XORI_COMPACT, SH_INSN_XORB_COMPACT, SH_INSN_XTRCT_COMPACT, SH_INSN_ADD$/;"	e	enum:cgen_insn_type
SH_MASK	opcodes/ppc-opc.c	2257;"	d	file:
SH_MERGE_ARCH_SET	opcodes/sh-opc.h	262;"	d
SH_MERGE_ARCH_SET_VALID	opcodes/sh-opc.h	270;"	d
SH_MOVW	gdb/sh-linux-tdep.c	141;"	d	file:
SH_NEXT	bfd/cpu-sh.c	27;"	d	file:
SH_NR_RT_SIGRETURN	gdb/sh-linux-tdep.c	147;"	d	file:
SH_NR_SIGRETURN	gdb/sh-linux-tdep.c	146;"	d	file:
SH_NUM_REGS	gdb/sh-tdep.c	69;"	d	file:
SH_OPC_H	sim/sh64/sh-opc.h	25;"	d
SH_OPERAND_CRJ	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DRH, SH_OPERAND_DRF, SH_OPERAND_DRGH, SH_OPERAND_CRJ$/;"	e	enum:cgen_operand_type
SH_OPERAND_CRK	sim/sh64/sh-desc.h	/^ , SH_OPERAND_CRK, SH_OPERAND_TRA, SH_OPERAND_TRB, SH_OPERAND_DISP6$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP10	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP6X32, SH_OPERAND_DISP10, SH_OPERAND_DISP10X2, SH_OPERAND_DISP10X4$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP10X2	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP6X32, SH_OPERAND_DISP10, SH_OPERAND_DISP10X2, SH_OPERAND_DISP10X4$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP10X4	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP6X32, SH_OPERAND_DISP10, SH_OPERAND_DISP10X2, SH_OPERAND_DISP10X4$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP10X8	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP10X8, SH_OPERAND_DISP16, SH_OPERAND_IMM6, SH_OPERAND_IMM10$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP12	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP12, SH_OPERAND_IMM12X4, SH_OPERAND_IMM12X8, SH_OPERAND_RM64$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP16	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP10X8, SH_OPERAND_DISP16, SH_OPERAND_IMM6, SH_OPERAND_IMM10$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP6	sim/sh64/sh-desc.h	/^ , SH_OPERAND_CRK, SH_OPERAND_TRA, SH_OPERAND_TRB, SH_OPERAND_DISP6$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP6X32	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP6X32, SH_OPERAND_DISP10, SH_OPERAND_DISP10X2, SH_OPERAND_DISP10X4$/;"	e	enum:cgen_operand_type
SH_OPERAND_DISP8	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM4X4, SH_OPERAND_IMM8X2, SH_OPERAND_IMM8X4, SH_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRF	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DRH, SH_OPERAND_DRF, SH_OPERAND_DRGH, SH_OPERAND_CRJ$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRG	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVH, SH_OPERAND_FVF, SH_OPERAND_MTRXG, SH_OPERAND_DRG$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRGH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DRH, SH_OPERAND_DRF, SH_OPERAND_DRGH, SH_OPERAND_CRJ$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DRH, SH_OPERAND_DRF, SH_OPERAND_DRGH, SH_OPERAND_CRJ$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRM	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVM, SH_OPERAND_DRN, SH_OPERAND_DRM, SH_OPERAND_IMM4$/;"	e	enum:cgen_operand_type
SH_OPERAND_DRN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVM, SH_OPERAND_DRN, SH_OPERAND_DRM, SH_OPERAND_IMM4$/;"	e	enum:cgen_operand_type
SH_OPERAND_ENDIAN	sim/sh64/sh-desc.h	/^  SH_OPERAND_PC, SH_OPERAND_ENDIAN, SH_OPERAND_ISM, SH_OPERAND_RM$/;"	e	enum:cgen_operand_type
SH_OPERAND_FMOVM	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FR0, SH_OPERAND_FMOVN, SH_OPERAND_FMOVM, SH_OPERAND_FVN$/;"	e	enum:cgen_operand_type
SH_OPERAND_FMOVN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FR0, SH_OPERAND_FMOVN, SH_OPERAND_FMOVM, SH_OPERAND_FVN$/;"	e	enum:cgen_operand_type
SH_OPERAND_FPF	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FRF, SH_OPERAND_FRGH, SH_OPERAND_FPF, SH_OPERAND_FVG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FPSCR	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FPSCR, SH_OPERAND_TBIT, SH_OPERAND_SBIT, SH_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_FPUL	sim/sh64/sh-desc.h	/^ , SH_OPERAND_QBIT, SH_OPERAND_FPUL, SH_OPERAND_FRBIT, SH_OPERAND_SZBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_FR0	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FR0, SH_OPERAND_FMOVN, SH_OPERAND_FMOVM, SH_OPERAND_FVN$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_QBIT, SH_OPERAND_FPUL, SH_OPERAND_FRBIT, SH_OPERAND_SZBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRF	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FRF, SH_OPERAND_FRGH, SH_OPERAND_FPF, SH_OPERAND_FVG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRG	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FSDN, SH_OPERAND_RD, SH_OPERAND_FRG, SH_OPERAND_FRH$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRGH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FRF, SH_OPERAND_FRGH, SH_OPERAND_FPF, SH_OPERAND_FVG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FSDN, SH_OPERAND_RD, SH_OPERAND_FRG, SH_OPERAND_FRH$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRM	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN, SH_OPERAND_R0, SH_OPERAND_FRN, SH_OPERAND_FRM$/;"	e	enum:cgen_operand_type
SH_OPERAND_FRN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN, SH_OPERAND_R0, SH_OPERAND_FRN, SH_OPERAND_FRM$/;"	e	enum:cgen_operand_type
SH_OPERAND_FSDM	sim/sh64/sh-desc.h	/^ , SH_OPERAND_PRBIT, SH_OPERAND_MACL, SH_OPERAND_MACH, SH_OPERAND_FSDM$/;"	e	enum:cgen_operand_type
SH_OPERAND_FSDN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FSDN, SH_OPERAND_RD, SH_OPERAND_FRG, SH_OPERAND_FRH$/;"	e	enum:cgen_operand_type
SH_OPERAND_FVF	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVH, SH_OPERAND_FVF, SH_OPERAND_MTRXG, SH_OPERAND_DRG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FVG	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FRF, SH_OPERAND_FRGH, SH_OPERAND_FPF, SH_OPERAND_FVG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FVH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVH, SH_OPERAND_FVF, SH_OPERAND_MTRXG, SH_OPERAND_DRG$/;"	e	enum:cgen_operand_type
SH_OPERAND_FVM	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVM, SH_OPERAND_DRN, SH_OPERAND_DRM, SH_OPERAND_IMM4$/;"	e	enum:cgen_operand_type
SH_OPERAND_FVN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FR0, SH_OPERAND_FMOVN, SH_OPERAND_FMOVM, SH_OPERAND_FVN$/;"	e	enum:cgen_operand_type
SH_OPERAND_GBR	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN64, SH_OPERAND_GBR, SH_OPERAND_VBR, SH_OPERAND_PR$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM10	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP10X8, SH_OPERAND_DISP16, SH_OPERAND_IMM6, SH_OPERAND_IMM10$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM12X4	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP12, SH_OPERAND_IMM12X4, SH_OPERAND_IMM12X8, SH_OPERAND_RM64$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM12X8	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP12, SH_OPERAND_IMM12X4, SH_OPERAND_IMM12X8, SH_OPERAND_RM64$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM16	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM16, SH_OPERAND_UIMM6, SH_OPERAND_UIMM16, SH_OPERAND_LIKELY$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM20	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM8, SH_OPERAND_UIMM8, SH_OPERAND_IMM20, SH_OPERAND_IMM4X2$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM4	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVM, SH_OPERAND_DRN, SH_OPERAND_DRM, SH_OPERAND_IMM4$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM4X2	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM8, SH_OPERAND_UIMM8, SH_OPERAND_IMM20, SH_OPERAND_IMM4X2$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM4X4	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM4X4, SH_OPERAND_IMM8X2, SH_OPERAND_IMM8X4, SH_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM6	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP10X8, SH_OPERAND_DISP16, SH_OPERAND_IMM6, SH_OPERAND_IMM10$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM8	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM8, SH_OPERAND_UIMM8, SH_OPERAND_IMM20, SH_OPERAND_IMM4X2$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM8X2	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM4X4, SH_OPERAND_IMM8X2, SH_OPERAND_IMM8X4, SH_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
SH_OPERAND_IMM8X4	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM4X4, SH_OPERAND_IMM8X2, SH_OPERAND_IMM8X4, SH_OPERAND_DISP8$/;"	e	enum:cgen_operand_type
SH_OPERAND_ISM	sim/sh64/sh-desc.h	/^  SH_OPERAND_PC, SH_OPERAND_ENDIAN, SH_OPERAND_ISM, SH_OPERAND_RM$/;"	e	enum:cgen_operand_type
SH_OPERAND_LIKELY	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM16, SH_OPERAND_UIMM6, SH_OPERAND_UIMM16, SH_OPERAND_LIKELY$/;"	e	enum:cgen_operand_type
SH_OPERAND_MACH	sim/sh64/sh-desc.h	/^ , SH_OPERAND_PRBIT, SH_OPERAND_MACL, SH_OPERAND_MACH, SH_OPERAND_FSDM$/;"	e	enum:cgen_operand_type
SH_OPERAND_MACL	sim/sh64/sh-desc.h	/^ , SH_OPERAND_PRBIT, SH_OPERAND_MACL, SH_OPERAND_MACH, SH_OPERAND_FSDM$/;"	e	enum:cgen_operand_type
SH_OPERAND_MAX	sim/sh64/sh-desc.h	/^ , SH_OPERAND_MAX$/;"	e	enum:cgen_operand_type
SH_OPERAND_MBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FPSCR, SH_OPERAND_TBIT, SH_OPERAND_SBIT, SH_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_MTRXG	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FVH, SH_OPERAND_FVF, SH_OPERAND_MTRXG, SH_OPERAND_DRG$/;"	e	enum:cgen_operand_type
SH_OPERAND_PC	sim/sh64/sh-desc.h	/^  SH_OPERAND_PC, SH_OPERAND_ENDIAN, SH_OPERAND_ISM, SH_OPERAND_RM$/;"	e	enum:cgen_operand_type
SH_OPERAND_PR	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN64, SH_OPERAND_GBR, SH_OPERAND_VBR, SH_OPERAND_PR$/;"	e	enum:cgen_operand_type
SH_OPERAND_PRBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_PRBIT, SH_OPERAND_MACL, SH_OPERAND_MACH, SH_OPERAND_FSDM$/;"	e	enum:cgen_operand_type
SH_OPERAND_QBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_QBIT, SH_OPERAND_FPUL, SH_OPERAND_FRBIT, SH_OPERAND_SZBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_R0	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN, SH_OPERAND_R0, SH_OPERAND_FRN, SH_OPERAND_FRM$/;"	e	enum:cgen_operand_type
SH_OPERAND_RD	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FSDN, SH_OPERAND_RD, SH_OPERAND_FRG, SH_OPERAND_FRH$/;"	e	enum:cgen_operand_type
SH_OPERAND_RM	sim/sh64/sh-desc.h	/^  SH_OPERAND_PC, SH_OPERAND_ENDIAN, SH_OPERAND_ISM, SH_OPERAND_RM$/;"	e	enum:cgen_operand_type
SH_OPERAND_RM64	sim/sh64/sh-desc.h	/^ , SH_OPERAND_DISP12, SH_OPERAND_IMM12X4, SH_OPERAND_IMM12X8, SH_OPERAND_RM64$/;"	e	enum:cgen_operand_type
SH_OPERAND_RN	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN, SH_OPERAND_R0, SH_OPERAND_FRN, SH_OPERAND_FRM$/;"	e	enum:cgen_operand_type
SH_OPERAND_RN64	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN64, SH_OPERAND_GBR, SH_OPERAND_VBR, SH_OPERAND_PR$/;"	e	enum:cgen_operand_type
SH_OPERAND_SBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FPSCR, SH_OPERAND_TBIT, SH_OPERAND_SBIT, SH_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_SZBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_QBIT, SH_OPERAND_FPUL, SH_OPERAND_FRBIT, SH_OPERAND_SZBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_TBIT	sim/sh64/sh-desc.h	/^ , SH_OPERAND_FPSCR, SH_OPERAND_TBIT, SH_OPERAND_SBIT, SH_OPERAND_MBIT$/;"	e	enum:cgen_operand_type
SH_OPERAND_TRA	sim/sh64/sh-desc.h	/^ , SH_OPERAND_CRK, SH_OPERAND_TRA, SH_OPERAND_TRB, SH_OPERAND_DISP6$/;"	e	enum:cgen_operand_type
SH_OPERAND_TRB	sim/sh64/sh-desc.h	/^ , SH_OPERAND_CRK, SH_OPERAND_TRA, SH_OPERAND_TRB, SH_OPERAND_DISP6$/;"	e	enum:cgen_operand_type
SH_OPERAND_UIMM16	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM16, SH_OPERAND_UIMM6, SH_OPERAND_UIMM16, SH_OPERAND_LIKELY$/;"	e	enum:cgen_operand_type
SH_OPERAND_UIMM6	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM16, SH_OPERAND_UIMM6, SH_OPERAND_UIMM16, SH_OPERAND_LIKELY$/;"	e	enum:cgen_operand_type
SH_OPERAND_UIMM8	sim/sh64/sh-desc.h	/^ , SH_OPERAND_IMM8, SH_OPERAND_UIMM8, SH_OPERAND_IMM20, SH_OPERAND_IMM4X2$/;"	e	enum:cgen_operand_type
SH_OPERAND_VBR	sim/sh64/sh-desc.h	/^ , SH_OPERAND_RN64, SH_OPERAND_GBR, SH_OPERAND_VBR, SH_OPERAND_PR$/;"	e	enum:cgen_operand_type
SH_OR_R0_R0	gdb/sh-linux-tdep.c	143;"	d	file:
SH_PARTIAL32	bfd/elf32-sh-relocs.h	1095;"	d
SH_PARTIAL32	bfd/elf32-sh.c	67;"	d	file:
SH_PARTIAL32	bfd/elf32-sh.c	75;"	d	file:
SH_PE_MAGIC	include/coff/sh.h	31;"	d
SH_SRC_MASK32	bfd/elf32-sh-relocs.h	1096;"	d
SH_SRC_MASK32	bfd/elf32-sh.c	68;"	d	file:
SH_SRC_MASK32	bfd/elf32-sh.c	76;"	d	file:
SH_TDEP_H	gdb/sh-tdep.h	20;"	d
SH_TRAP	gdb/sh-linux-tdep.c	142;"	d	file:
SH_VALID_ARCH_SET	opcodes/sh-opc.h	266;"	d
SH_VALID_BASE_ARCH_SET	opcodes/sh-opc.h	263;"	d
SH_VALID_CO_ARCH_SET	opcodes/sh-opc.h	265;"	d
SH_VALID_MMU_ARCH_SET	opcodes/sh-opc.h	264;"	d
SI	include/cgen/basic-modes.h	/^typedef int32_t SI;$/;"	t
SI	opcodes/mcore-opc.h	/^  OMa,   SI,   I7,   LS,   BR,    BL,    LR,    LJ,$/;"	e	enum:__anon34
SI	opcodes/msp430-decode.c	92;"	d	file:
SI	opcodes/ppc-opc.c	2286;"	d	file:
SI	opcodes/rx-decode.c	122;"	d	file:
SI	sim/common/cgen-types.h	/^typedef signed32 SI;$/;"	t
SI	sim/m32c/cpu.h	/^typedef unsigned long SI;$/;"	t
SI	sim/rl78/cpu.h	/^typedef uint32_t SI;$/;"	t
SI	sim/rx/cpu.h	/^typedef uint32_t SI;$/;"	t
SI8	opcodes/ppc-opc.c	2295;"	d	file:
SIB_BASE_FIELD	include/opcode/i386.h	109;"	d
SIB_INDEX_FIELD	include/opcode/i386.h	108;"	d
SIB_SCALE_FIELD	include/opcode/i386.h	107;"	d
SIC	sim/bfin/machs.c	76;"	d	file:
SIC_PORTS	sim/bfin/dv-bfin_sic.c	607;"	d	file:
SIE_FRi	sim/frv/frv-sim.h	/^  SIE_FRi   = 1,$/;"	e	enum:frv_sie
SIE_FRi_1	sim/frv/frv-sim.h	/^  SIE_FRi_1 = 2$/;"	e	enum:frv_sie
SIE_NIL	sim/frv/frv-sim.h	/^  SIE_NIL   = 0,$/;"	e	enum:frv_sie
SIGARG	readline/examples/rlfe/os.h	418;"	d
SIGARG	readline/examples/rlfe/os.h	422;"	d
SIGBUS	bfd/cisco-core.c	36;"	d	file:
SIGBUS	sim/common/sim-signal.c	34;"	d	file:
SIGBUS	sim/sh/interp.c	86;"	d	file:
SIGCHLD	readline/examples/rlfe/os.h	426;"	d
SIGCONTEXT_BADVADDR	gdb/mips-linux-tdep.c	949;"	d	file:
SIGCONTEXT_CAUSE	gdb/mips-linux-tdep.c	948;"	d	file:
SIGCONTEXT_DSPCTL	gdb/mips-linux-tdep.c	945;"	d	file:
SIGCONTEXT_FPCSR	gdb/mips-linux-tdep.c	944;"	d	file:
SIGCONTEXT_FPREGS	gdb/mips-linux-tdep.c	943;"	d	file:
SIGCONTEXT_HI	gdb/mips-linux-tdep.c	946;"	d	file:
SIGCONTEXT_HI1	gdb/mips-linux-tdep.c	950;"	d	file:
SIGCONTEXT_HI2	gdb/mips-linux-tdep.c	952;"	d	file:
SIGCONTEXT_HI3	gdb/mips-linux-tdep.c	954;"	d	file:
SIGCONTEXT_LO	gdb/mips-linux-tdep.c	947;"	d	file:
SIGCONTEXT_LO1	gdb/mips-linux-tdep.c	951;"	d	file:
SIGCONTEXT_LO2	gdb/mips-linux-tdep.c	953;"	d	file:
SIGCONTEXT_LO3	gdb/mips-linux-tdep.c	955;"	d	file:
SIGCONTEXT_OFFSET	gdb/bfin-linux-tdep.c	34;"	d	file:
SIGCONTEXT_PC	gdb/mips-linux-tdep.c	941;"	d	file:
SIGCONTEXT_REGS	gdb/mips-linux-tdep.c	942;"	d	file:
SIGCONTEXT_REG_SIZE	gdb/mips-linux-tdep.c	957;"	d	file:
SIGDEFARG	readline/examples/rlfe/os.h	417;"	d
SIGDEFARG	readline/examples/rlfe/os.h	421;"	d
SIGEMT	bfd/cisco-core.c	228;"	d	file:
SIGEMT	bfd/cisco-core.c	33;"	d	file:
SIGFRAME_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	932;"	d	file:
SIGHANDLER_RETURN	readline/signals.c	60;"	d	file:
SIGHANDLER_RETURN	readline/signals.c	62;"	d	file:
SIGHASARG	readline/examples/rlfe/os.h	412;"	d
SIGJMP_BUF	gdb/common/gdb_setjmp.h	25;"	d
SIGJMP_BUF	gdb/common/gdb_setjmp.h	29;"	d
SIGLONGJMP	gdb/common/gdb_setjmp.h	27;"	d
SIGLONGJMP	gdb/common/gdb_setjmp.h	31;"	d
SIGN	sim/msp430/msp430-sim.c	826;"	d	file:
SIGN32	sim/sh/interp.c	680;"	d	file:
SIGNATURE0	bfd/ppcboot.c	78;"	d	file:
SIGNATURE1	bfd/ppcboot.c	79;"	d	file:
SIGNBIT	sim/common/sim-fpu.c	112;"	d	file:
SIGNED32	sim/common/sim-types.h	52;"	d
SIGNED32	sim/common/sim-types.h	57;"	d
SIGNED64	sim/common/sim-types.h	53;"	d
SIGNED64	sim/common/sim-types.h	58;"	d
SIGNED64	sim/ppc/idecode_expression.h	58;"	d
SIGNED_BYTE	sim/cris/cris-desc.h	/^  SIGNED_UNDEF_SIZE_0, SIGNED_UNDEF_SIZE_1, SIGNED_BYTE, SIGNED_WORD$/;"	e	enum:insn_signed_size
SIGNED_BYTE_EXTEND_MASK	gdb/cris-tdep.c	/^  SIGNED_BYTE_EXTEND_MASK         = 0xFFFFFF00,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_BYTE_MASK	gdb/cris-tdep.c	/^  SIGNED_BYTE_MASK                = 0x80,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_DWORD_MASK	gdb/cris-tdep.c	/^  SIGNED_DWORD_MASK               = 0x80000000,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_EXTEND_BIT_MASK	gdb/cris-tdep.c	/^  SIGNED_EXTEND_BIT_MASK          = 0x2,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_EXTRACT	include/opcode/spu.h	90;"	d
SIGNED_QUICK_VALUE_EXTEND_MASK	gdb/cris-tdep.c	/^  SIGNED_QUICK_VALUE_EXTEND_MASK  = 0xFFFFFFC0$/;"	e	enum:cris_opcode_masks	file:
SIGNED_QUICK_VALUE_MASK	gdb/cris-tdep.c	/^  SIGNED_QUICK_VALUE_MASK         = 0x20,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_SHORT	gdb/rs6000-tdep.c	1065;"	d	file:
SIGNED_UNDEF_SIZE_0	sim/cris/cris-desc.h	/^  SIGNED_UNDEF_SIZE_0, SIGNED_UNDEF_SIZE_1, SIGNED_BYTE, SIGNED_WORD$/;"	e	enum:insn_signed_size
SIGNED_UNDEF_SIZE_1	sim/cris/cris-desc.h	/^  SIGNED_UNDEF_SIZE_0, SIGNED_UNDEF_SIZE_1, SIGNED_BYTE, SIGNED_WORD$/;"	e	enum:insn_signed_size
SIGNED_WORD	sim/cris/cris-desc.h	/^  SIGNED_UNDEF_SIZE_0, SIGNED_UNDEF_SIZE_1, SIGNED_BYTE, SIGNED_WORD$/;"	e	enum:insn_signed_size
SIGNED_WORD_EXTEND_MASK	gdb/cris-tdep.c	/^  SIGNED_WORD_EXTEND_MASK         = 0xFFFF0000,$/;"	e	enum:cris_opcode_masks	file:
SIGNED_WORD_MASK	gdb/cris-tdep.c	/^  SIGNED_WORD_MASK                = 0x8000,$/;"	e	enum:cris_opcode_masks	file:
SIGNEXTEND	opcodes/bfin-dis.c	38;"	d	file:
SIGNEXTEND	sim/bfin/bfin-sim.c	35;"	d	file:
SIGN_32	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_32, SIGN_32, UNSIGN_MAC_32, SIGN_MAC_32 } hwmult_type;$/;"	e	enum:__anon832
SIGN_64	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_64, SIGN_64 } hw32mult_type;$/;"	e	enum:__anon833
SIGN_BIT	sim/erc32/exec.c	212;"	d	file:
SIGN_BITS	opcodes/pdp11-dis.c	34;"	d	file:
SIGN_BIT_U64	sim/aarch64/simulator.c	13078;"	d	file:
SIGN_EXTEND_CHAR	libiberty/regex.c	255;"	d	file:
SIGN_EXTEND_CHAR	libiberty/regex.c	257;"	d	file:
SIGN_EXTEND_CHAR	libiberty/regex.c	260;"	d	file:
SIGN_MAC_32	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_32, SIGN_32, UNSIGN_MAC_32, SIGN_MAC_32 } hwmult_type;$/;"	e	enum:__anon832
SIGN_SHIFT_U64	sim/aarch64/simulator.c	13076;"	d	file:
SIGPROTOARG	readline/examples/rlfe/os.h	416;"	d
SIGPROTOARG	readline/examples/rlfe/os.h	420;"	d
SIGQUIT	sim/common/sim-signal.c	37;"	d	file:
SIGQUIT	sim/sh/interp.c	90;"	d	file:
SIGRETURN	readline/examples/rlfe/os.h	403;"	d
SIGRETURN	readline/examples/rlfe/os.h	406;"	d
SIGSETJMP	gdb/common/gdb_setjmp.h	26;"	d
SIGSETJMP	gdb/common/gdb_setjmp.h	30;"	d
SIGTERM_TIMEOUT	gdb/ser-pipe.c	165;"	d	file:
SIGTRAMP_FRAME	gdb/frame.h	/^  SIGTRAMP_FRAME,$/;"	e	enum:frame_type
SIGTRAMP_INSN0	gdb/cris-tdep.c	170;"	d	file:
SIGTRAMP_INSN1	gdb/cris-tdep.c	172;"	d	file:
SIGTRAMP_LEN	gdb/cris-tdep.c	181;"	d	file:
SIGTRAMP_OFFSET0	gdb/cris-tdep.c	171;"	d	file:
SIGTRAMP_OFFSET1	gdb/cris-tdep.c	173;"	d	file:
SIGTRAP	bfd/cisco-core.c	30;"	d	file:
SIGTRAP	sim/common/sim-signal.c	31;"	d	file:
SIGTRAP	sim/cr16/cr16_sim.h	426;"	d
SIGTRAP	sim/h8300/compile.c	40;"	d	file:
SIGTRAP	sim/sh/interp.c	94;"	d	file:
SIG_CODE_BONDARY_FAULT	gdb/i386-linux-tdep.c	388;"	d	file:
SIG_CR16_BUS	sim/cr16/cr16_sim.h	363;"	d
SIG_CR16_EXIT	sim/cr16/cr16_sim.h	362;"	d
SIG_CR16_IAD	sim/cr16/cr16_sim.h	364;"	d
SIG_CR16_STOP	sim/cr16/cr16_sim.h	361;"	d
SIG_D10V_BUS	sim/d10v/d10v_sim.h	391;"	d
SIG_D10V_EXIT	sim/d10v/d10v_sim.h	390;"	d
SIG_D10V_STOP	sim/d10v/d10v_sim.h	389;"	d
SIG_FRAME_FP_OFFSET	gdb/rs6000-aix-tdep.c	51;"	d	file:
SIG_FRAME_LR_OFFSET	gdb/rs6000-aix-tdep.c	50;"	d	file:
SIG_FRAME_PC_OFFSET	gdb/rs6000-aix-tdep.c	49;"	d	file:
SIG_WORDS	gdb/fbsd-tdep.c	109;"	d	file:
SILENCE	gdb/silent-rules.mk	/^SILENCE = @$/;"	m
SILVER	gdb/testsuite/gdb.base/call-ar-st.c	/^	      SILVER,$/;"	e	enum:__anon1973	file:
SIM	gdb/m32c-tdep.c	732;"	d	file:
SIMD	opcodes/aarch64-tbl.h	2165;"	d
SIMD	opcodes/nds32-asm.h	277;"	d
SIMD16_SET	sim/arm/iwmmxt.c	55;"	d	file:
SIMD32_SET	sim/arm/iwmmxt.c	56;"	d	file:
SIMD64_SET	sim/arm/iwmmxt.c	57;"	d	file:
SIMD8_SET	sim/arm/iwmmxt.c	54;"	d	file:
SIMD_CBIT	sim/arm/iwmmxt.c	62;"	d	file:
SIMD_F16	opcodes/aarch64-tbl.h	2172;"	d
SIMD_INSN	opcodes/aarch64-tbl.h	2194;"	d
SIMD_NBIT	sim/arm/iwmmxt.c	60;"	d	file:
SIMD_VBIT	sim/arm/iwmmxt.c	63;"	d	file:
SIMD_ZBIT	sim/arm/iwmmxt.c	61;"	d	file:
SIMM	opcodes/ppc-opc.c	2388;"	d	file:
SIMM10	include/opcode/sparc.h	310;"	d
SIMM10_A16_7_S	opcodes/arc-opc.c	2021;"	d	file:
SIMM10_A16_7_Sbis	opcodes/arc-opc.c	2026;"	d	file:
SIMM11_A32_13_S	opcodes/arc-opc.c	2112;"	d	file:
SIMM11_A32_7_S	opcodes/arc-opc.c	1986;"	d	file:
SIMM12_20	opcodes/arc-opc.c	1943;"	d	file:
SIMM12_20R	opcodes/arc-opc.c	1947;"	d	file:
SIMM13	include/opcode/sparc.h	309;"	d
SIMM13_A16_20	opcodes/arc-opc.c	2136;"	d	file:
SIMM13_A32_5_S	opcodes/arc-opc.c	2049;"	d	file:
SIMM16	opcodes/m10200-opc.c	124;"	d	file:
SIMM16	opcodes/m10300-opc.c	182;"	d	file:
SIMM16N	opcodes/m10200-opc.c	128;"	d	file:
SIMM21_A16_5	opcodes/arc-opc.c	2009;"	d	file:
SIMM21_A32_5	opcodes/arc-opc.c	2037;"	d	file:
SIMM24	opcodes/m10300-opc.c	305;"	d	file:
SIMM25_A16_5	opcodes/arc-opc.c	2015;"	d	file:
SIMM25_A32_5	opcodes/arc-opc.c	2043;"	d	file:
SIMM3_5_S	opcodes/arc-opc.c	1956;"	d	file:
SIMM4_2	opcodes/m10300-opc.c	337;"	d	file:
SIMM4_6	opcodes/m10300-opc.c	341;"	d	file:
SIMM7_A16_10_S	opcodes/arc-opc.c	2031;"	d	file:
SIMM8	opcodes/m10200-opc.c	120;"	d	file:
SIMM8	opcodes/m10300-opc.c	178;"	d	file:
SIMM8_A16_9_S	opcodes/arc-opc.c	2055;"	d	file:
SIMM9_7_S	opcodes/arc-opc.c	2095;"	d	file:
SIMM9_8	opcodes/arc-opc.c	2079;"	d	file:
SIMM9_8R	opcodes/arc-opc.c	2084;"	d	file:
SIMM9_A16_8	opcodes/arc-opc.c	1999;"	d	file:
SIMOPS_H	sim/v850/simops.h	2;"	d
SIMPLE_OBJECT_H	include/simple-object.h	21;"	d
SIMPLE_OBJECT_MATCH_HEADER_LEN	libiberty/simple-object-common.h	96;"	d
SIMPLE_REMAP	bfd/elfxx-tilegx.c	657;"	d	file:
SIMPLE_REMAP	bfd/elfxx-tilegx.c	773;"	d	file:
SIM_AARCH64_H	include/gdb/sim-aarch64.h	23;"	d
SIM_AARCH64_NUM_REGS	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_NUM_REGS$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_PC_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_PC_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R0_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R0_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R10_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R10_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R11_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R11_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R12_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R12_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R13_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R13_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R14_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R14_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R15_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R15_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R1_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R1_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R2_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R2_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R3_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R3_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R4_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R4_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R5_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R5_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R6_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R6_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R7_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R7_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R8_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R8_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_R9_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_R9_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_AARCH64_SP_REGNUM	include/gdb/sim-aarch64.h	/^  SIM_AARCH64_SP_REGNUM,$/;"	e	enum:sim_aarch64_regnum
SIM_ADDR	include/gdb/remote-sim.h	/^typedef CORE_ADDR_TYPE SIM_ADDR;$/;"	t
SIM_ADDR	include/gdb/remote-sim.h	/^typedef unsigned int SIM_ADDR;$/;"	t
SIM_ALU_H	sim/common/sim-alu.h	24;"	d
SIM_ARANGE_C	sim/common/sim-arange.c	21;"	d	file:
SIM_ARANGE_C_INCLUDED	sim/common/sim-arange.h	84;"	d
SIM_ARANGE_H	sim/common/sim-arange.h	23;"	d
SIM_ARANGE_INLINE	sim/common/sim-arange.h	66;"	d
SIM_ARANGE_INLINE	sim/common/sim-arange.h	68;"	d
SIM_ARANGE_INLINE	sim/common/sim-arange.h	71;"	d
SIM_ARGS	sim/mips/sim-main.h	257;"	d
SIM_ARM_FP0_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP0_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP1_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP1_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP2_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP2_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP3_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP3_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP4_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP4_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP5_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP5_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP6_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP6_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FP7_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FP7_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_FPS_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_FPS_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_H	include/gdb/sim-arm.h	23;"	d
SIM_ARM_IWMMXT_COP0R0_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R0_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R10_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R10_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R11_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R11_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R12_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R12_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R13_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R13_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R14_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R14_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R15_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R15_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R1_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R1_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R2_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R2_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R3_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R3_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R4_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R4_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R5_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R5_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R6_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R6_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R7_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R7_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R8_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R8_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP0R9_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP0R9_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R0_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R0_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R10_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R10_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R11_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R11_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R12_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R12_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R13_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R13_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R14_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R14_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R15_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R15_REGNUM$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R1_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R1_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R2_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R2_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R3_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R3_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R4_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R4_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R5_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R5_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R6_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R6_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R7_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R7_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R8_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R8_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_IWMMXT_COP1R9_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_IWMMXT_COP1R9_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R0_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R0_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R10_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R10_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R11_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R11_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R12_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R12_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R13_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R13_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R14_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R14_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R15_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R15_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R1_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R1_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R2_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R2_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R3_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R3_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R4_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R4_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R5_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R5_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R6_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R6_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R7_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R7_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R8_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R8_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_COP0R9_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_COP0R9_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_MAVERIC_DSPSC_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_MAVERIC_DSPSC_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_PS_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_PS_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R0_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R0_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R10_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R10_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R11_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R11_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R12_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R12_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R13_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R13_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R14_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R14_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R15_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R15_REGNUM, \/* PC *\/$/;"	e	enum:sim_arm_regs
SIM_ARM_R1_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R1_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R2_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R2_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R3_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R3_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R4_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R4_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R5_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R5_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R6_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R6_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R7_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R7_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R8_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R8_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ARM_R9_REGNUM	include/gdb/sim-arm.h	/^  SIM_ARM_R9_REGNUM,$/;"	e	enum:sim_arm_regs
SIM_ASSERT	sim/common/sim-assert.h	32;"	d
SIM_ASSERT	sim/common/sim-assert.h	47;"	d
SIM_ASSERT_H	sim/common/sim-assert.h	22;"	d
SIM_BASE_H	sim/common/sim-base.h	56;"	d
SIM_BASICS_H	sim/common/sim-basics.h	24;"	d
SIM_BFIN_A0_DOT_W_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_A0_DOT_W_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_A0_DOT_X_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_A0_DOT_X_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_A1_DOT_W_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_A1_DOT_W_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_A1_DOT_X_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_A1_DOT_X_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_ASTAT_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_ASTAT_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_B0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_B0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_B1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_B1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_B2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_B2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_B3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_B3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_CC_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_CC_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_CYCLES2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_CYCLES2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_CYCLES_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_CYCLES_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_DATA_ADDR	include/gdb/sim-bfin.h	/^  SIM_BFIN_DATA_ADDR,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_FP_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_FP_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_I0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_I0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_I1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_I1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_I2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_I2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_I3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_I3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_IPEND_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_IPEND_REGNUM$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_L0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_L0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_L1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_L1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_L2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_L2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_L3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_L3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LB0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LB0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LB1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LB1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LC0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LC0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LC1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LC1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LT0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LT0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_LT1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_LT1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_M0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_M0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_M1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_M1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_M2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_M2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_M3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_M3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P0_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P4_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P4_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_P5_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_P5_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_PC_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_PC_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R0_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R0_REGNUM = 0,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R1_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R1_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R2_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R2_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R3_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R3_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R4_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R4_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R5_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R5_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R6_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R6_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_R7_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_R7_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_RETE_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_RETE_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_RETI_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_RETI_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_RETN_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_RETN_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_RETS_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_RETS_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_RETX_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_RETX_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_SEQSTAT_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_SEQSTAT_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_SP_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_SP_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_SYSCFG_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_SYSCFG_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_TEXT_ADDR	include/gdb/sim-bfin.h	/^  SIM_BFIN_TEXT_ADDR,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_TEXT_END_ADDR	include/gdb/sim-bfin.h	/^  SIM_BFIN_TEXT_END_ADDR,$/;"	e	enum:sim_bfin_regnum
SIM_BFIN_TRACE_DEPTH	sim/bfin/dv-bfin_trace.c	35;"	d	file:
SIM_BFIN_TRACE_LEN	sim/bfin/dv-bfin_trace.c	37;"	d	file:
SIM_BFIN_TRACE_LEN_MASK	sim/bfin/dv-bfin_trace.c	38;"	d	file:
SIM_BFIN_USP_REGNUM	include/gdb/sim-bfin.h	/^  SIM_BFIN_USP_REGNUM,$/;"	e	enum:sim_bfin_regnum
SIM_BITS_H	sim/common/sim-bits.h	24;"	d
SIM_BITS_INLINE	sim/common/sim-inline.h	361;"	d
SIM_BITS_INLINE	sim/testsuite/common/alu-tst.c	15;"	d	file:
SIM_BITS_INLINE	sim/testsuite/common/fpu-tst.c	10;"	d	file:
SIM_CLOSE_HOOK	sim/common/sim-close.c	29;"	d	file:
SIM_CLOSE_HOOK	sim/frv/sim-main.h	53;"	d
SIM_CLOSE_HOOK	sim/mips/sim-main.h	476;"	d
SIM_CONFIG_H	sim/common/sim-config.h	24;"	d
SIM_CORE_C	sim/common/sim-core.c	24;"	d	file:
SIM_CORE_H	sim/common/sim-core.h	24;"	d
SIM_CORE_INLINE	sim/common/sim-inline.h	392;"	d
SIM_CORE_SIGNAL	sim/common/sim-core.c	97;"	d	file:
SIM_CORE_SIGNAL	sim/cris/sim-main.h	222;"	d
SIM_CORE_SIGNAL	sim/frv/sim-main.h	125;"	d
SIM_CORE_SIGNAL	sim/iq2000/sim-main.h	64;"	d
SIM_CORE_SIGNAL	sim/lm32/sim-main.h	77;"	d
SIM_CORE_SIGNAL	sim/m32r/sim-main.h	65;"	d
SIM_CORE_SIGNAL	sim/mips/sim-main.h	26;"	d
SIM_CORE_SIGNAL	sim/mn10300/sim-main.h	41;"	d
SIM_CORE_SIGNAL	sim/sh64/sim-main.h	65;"	d
SIM_CORE_SIGNAL_FN	sim/common/sim-core.h	/^typedef void (SIM_CORE_SIGNAL_FN)$/;"	t
SIM_CPU	sim/common/sim-base.h	/^typedef struct _sim_cpu SIM_CPU;$/;"	t	typeref:struct:_sim_cpu
SIM_CPU_EXCEPTION_RESUME	sim/mips/sim-main.h	405;"	d
SIM_CPU_EXCEPTION_RESUME	sim/mn10300/mn10300_sim.h	58;"	d
SIM_CPU_EXCEPTION_SUSPEND	sim/mips/sim-main.h	404;"	d
SIM_CPU_EXCEPTION_SUSPEND	sim/mn10300/mn10300_sim.h	57;"	d
SIM_CPU_EXCEPTION_TRIGGER	sim/mips/sim-main.h	403;"	d
SIM_CPU_EXCEPTION_TRIGGER	sim/mn10300/mn10300_sim.h	56;"	d
SIM_CPU_H	sim/common/sim-cpu.h	26;"	d
SIM_CR16_CAR0_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_CAR0_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_CAR1_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_CAR1_REGNUM$/;"	e	enum:sim_cr16_regs
SIM_CR16_CFG_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_CFG_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_DBS_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_DBS_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_DCR_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_DCR_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_DSR_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_DSR_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_H	include/gdb/sim-cr16.h	21;"	d
SIM_CR16_INTBASE_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_INTBASE_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_ISP_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_ISP_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_NR_A_REGS	include/gdb/sim-cr16.h	/^  SIM_CR16_NR_A_REGS = 2,$/;"	e	enum:__anon1623
SIM_CR16_NR_CR_REGS	include/gdb/sim-cr16.h	/^  SIM_CR16_NR_CR_REGS = 11$/;"	e	enum:__anon1623
SIM_CR16_NR_DMAP_REGS	include/gdb/sim-cr16.h	/^  SIM_CR16_NR_DMAP_REGS = 4,$/;"	e	enum:__anon1623
SIM_CR16_NR_IMAP_REGS	include/gdb/sim-cr16.h	/^  SIM_CR16_NR_IMAP_REGS = 2,$/;"	e	enum:__anon1623
SIM_CR16_NR_R_REGS	include/gdb/sim-cr16.h	/^  SIM_CR16_NR_R_REGS = 16,$/;"	e	enum:__anon1623
SIM_CR16_PC_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_PC_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_PSR_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_PSR_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R0_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R0_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R10_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R10_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R11_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R11_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R12_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R12_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R13_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R13_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R14_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R14_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R15_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R15_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R1_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R1_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R2_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R2_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R3_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R3_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R4_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R4_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R5_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R5_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R6_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R6_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R7_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R7_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R8_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R8_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_R9_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_R9_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_CR16_USP_REGNUM	include/gdb/sim-cr16.h	/^  SIM_CR16_USP_REGNUM,$/;"	e	enum:sim_cr16_regs
SIM_D10V_A0_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_A0_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_A1_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_A1_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR0_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR0_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR10_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR10_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR11_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR11_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR12_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR12_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR13_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR13_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR14_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR14_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR15_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR15_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR1_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR1_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR2_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR2_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR3_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR3_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR4_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR4_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR5_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR5_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR6_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR6_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR7_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR7_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR8_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR8_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_CR9_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_CR9_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_DMAP0_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_DMAP0_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_DMAP1_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_DMAP1_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_DMAP2_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_DMAP2_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_DMAP3_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_DMAP3_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_H	include/gdb/sim-d10v.h	21;"	d
SIM_D10V_IMAP0_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_IMAP0_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_IMAP1_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_IMAP1_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_MEMORY_DATA	include/gdb/sim-d10v.h	/^    SIM_D10V_MEMORY_DATA = 0x02000000,$/;"	e	enum:__anon1619
SIM_D10V_MEMORY_DMAP	include/gdb/sim-d10v.h	/^    SIM_D10V_MEMORY_DMAP = 0x10000000,$/;"	e	enum:__anon1619
SIM_D10V_MEMORY_IMAP	include/gdb/sim-d10v.h	/^    SIM_D10V_MEMORY_IMAP = 0x11000000$/;"	e	enum:__anon1619
SIM_D10V_MEMORY_INSN	include/gdb/sim-d10v.h	/^    SIM_D10V_MEMORY_INSN = 0x01000000,$/;"	e	enum:__anon1619
SIM_D10V_MEMORY_UNIFIED	include/gdb/sim-d10v.h	/^    SIM_D10V_MEMORY_UNIFIED = 0x00000000,$/;"	e	enum:__anon1619
SIM_D10V_NR_A_REGS	include/gdb/sim-d10v.h	/^  SIM_D10V_NR_A_REGS = 2,$/;"	e	enum:__anon1620
SIM_D10V_NR_CR_REGS	include/gdb/sim-d10v.h	/^  SIM_D10V_NR_CR_REGS = 16$/;"	e	enum:__anon1620
SIM_D10V_NR_DMAP_REGS	include/gdb/sim-d10v.h	/^  SIM_D10V_NR_DMAP_REGS = 4,$/;"	e	enum:__anon1620
SIM_D10V_NR_IMAP_REGS	include/gdb/sim-d10v.h	/^  SIM_D10V_NR_IMAP_REGS = 2,$/;"	e	enum:__anon1620
SIM_D10V_NR_R_REGS	include/gdb/sim-d10v.h	/^  SIM_D10V_NR_R_REGS = 16,$/;"	e	enum:__anon1620
SIM_D10V_R0_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R0_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R10_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R10_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R11_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R11_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R12_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R12_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R13_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R13_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R14_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R14_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R15_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R15_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R1_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R1_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R2_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R2_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R3_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R3_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R4_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R4_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R5_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R5_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R6_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R6_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R7_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R7_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R8_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R8_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_R9_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_R9_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_SPI_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_SPI_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_SPU_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_SPU_REGNUM,$/;"	e	enum:sim_d10v_regs
SIM_D10V_TS2_DMAP_REGNUM	include/gdb/sim-d10v.h	/^  SIM_D10V_TS2_DMAP_REGNUM$/;"	e	enum:sim_d10v_regs
SIM_DESC	include/gdb/remote-sim.h	/^typedef struct sim_state *SIM_DESC;$/;"	t	typeref:struct:sim_state
SIM_ELAPSED_TIME	sim/common/sim-utils.h	/^typedef unsigned long SIM_ELAPSED_TIME;$/;"	t
SIM_ENDIAN_H	sim/common/sim-endian.h	24;"	d
SIM_ENDIAN_INLINE	sim/common/sim-inline.h	423;"	d
SIM_ENDIAN_INLINE	sim/ppc/std-config.h	452;"	d
SIM_ENGINE_H	sim/common/sim-engine.h	21;"	d
SIM_ENGINE_HALT_HOOK	sim/common/sim-engine.h	71;"	d
SIM_ENGINE_HALT_HOOK	sim/frv/sim-main.h	38;"	d
SIM_ENGINE_HALT_HOOK	sim/mn10300/sim-main.h	25;"	d
SIM_ENGINE_POSTFIX_HOOK	sim/common/cgen-run.c	43;"	d	file:
SIM_ENGINE_PREFIX_HOOK	sim/common/cgen-run.c	40;"	d	file:
SIM_ENGINE_RESTART_HOOK	sim/common/sim-engine.h	94;"	d
SIM_ENGINE_RESTART_HOOK	sim/frv/sim-main.h	41;"	d
SIM_ERRACTION_DEBUG	sim/rx/err.h	/^  SIM_ERRACTION_DEBUG,$/;"	e	enum:execution_error_action
SIM_ERRACTION_EXIT	sim/rx/err.h	/^  SIM_ERRACTION_EXIT,$/;"	e	enum:execution_error_action
SIM_ERRACTION_IGNORE	sim/rx/err.h	/^  SIM_ERRACTION_IGNORE,$/;"	e	enum:execution_error_action
SIM_ERRACTION_NUM_ACTIONS	sim/rx/err.h	/^  SIM_ERRACTION_NUM_ACTIONS$/;"	e	enum:execution_error_action
SIM_ERRACTION_WARN	sim/rx/err.h	/^  SIM_ERRACTION_WARN,$/;"	e	enum:execution_error_action
SIM_ERR_CORRUPT_STACK	sim/rx/err.h	/^  SIM_ERR_CORRUPT_STACK,$/;"	e	enum:execution_error
SIM_ERR_NONE	sim/rx/err.h	/^  SIM_ERR_NONE,$/;"	e	enum:execution_error
SIM_ERR_NULL_POINTER_DEREFERENCE	sim/rx/err.h	/^  SIM_ERR_NULL_POINTER_DEREFERENCE,$/;"	e	enum:execution_error
SIM_ERR_NUM_ERRORS	sim/rx/err.h	/^  SIM_ERR_NUM_ERRORS$/;"	e	enum:execution_error
SIM_ERR_READ_UNWRITTEN_BYTES	sim/rx/err.h	/^  SIM_ERR_READ_UNWRITTEN_BYTES,$/;"	e	enum:execution_error
SIM_ERR_READ_UNWRITTEN_PAGES	sim/rx/err.h	/^  SIM_ERR_READ_UNWRITTEN_PAGES,$/;"	e	enum:execution_error
SIM_EVENTS_H	sim/common/sim-events.h	24;"	d
SIM_EVENTS_INLINE	sim/common/sim-inline.h	454;"	d
SIM_EVENTS_POLL_RATE	sim/common/sim-events.c	138;"	d	file:
SIM_EVENTS_POLL_RATE	sim/ppc/events.c	31;"	d	file:
SIM_FPU_C	sim/common/sim-fpu.c	36;"	d	file:
SIM_FPU_H	sim/common/sim-fpu.h	25;"	d
SIM_FPU_INLINE	sim/common/sim-inline.h	485;"	d
SIM_FPU_IS_NDENORM	sim/common/sim-fpu.h	/^  SIM_FPU_IS_NDENORM = 7, \/* -denorm - ( MIN .. 0 ) *\/$/;"	e	enum:__anon693
SIM_FPU_IS_NINF	sim/common/sim-fpu.h	/^  SIM_FPU_IS_NINF = 3, \/* -infinity *\/$/;"	e	enum:__anon693
SIM_FPU_IS_NNUMBER	sim/common/sim-fpu.h	/^  SIM_FPU_IS_NNUMBER = 5, \/* -number - [ -MAX .. -MIN ] *\/$/;"	e	enum:__anon693
SIM_FPU_IS_NZERO	sim/common/sim-fpu.h	/^  SIM_FPU_IS_NZERO = 9, \/* -0 *\/$/;"	e	enum:__anon693
SIM_FPU_IS_PDENORM	sim/common/sim-fpu.h	/^  SIM_FPU_IS_PDENORM = 8, \/* +denorm - ( 0 .. MIN ) *\/$/;"	e	enum:__anon693
SIM_FPU_IS_PINF	sim/common/sim-fpu.h	/^  SIM_FPU_IS_PINF = 4, \/* +infinity *\/$/;"	e	enum:__anon693
SIM_FPU_IS_PNUMBER	sim/common/sim-fpu.h	/^  SIM_FPU_IS_PNUMBER = 6, \/* +number - [ +MIN .. +MAX ] *\/$/;"	e	enum:__anon693
SIM_FPU_IS_PZERO	sim/common/sim-fpu.h	/^  SIM_FPU_IS_PZERO = 10, \/* +0 *\/$/;"	e	enum:__anon693
SIM_FPU_IS_QNAN	sim/common/sim-fpu.h	/^  SIM_FPU_IS_QNAN = 2, \/* Quiet not-a-number *\/$/;"	e	enum:__anon693
SIM_FPU_IS_SNAN	sim/common/sim-fpu.h	/^  SIM_FPU_IS_SNAN = 1, \/* Noisy not-a-number *\/$/;"	e	enum:__anon693
SIM_FRV_FR0_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_FR0_REGNUM  = 64,$/;"	e	enum:sim_frv_regs
SIM_FRV_FR63_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_FR63_REGNUM = 127,$/;"	e	enum:sim_frv_regs
SIM_FRV_GR0_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_GR0_REGNUM  = 0,$/;"	e	enum:sim_frv_regs
SIM_FRV_GR63_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_GR63_REGNUM = 63,$/;"	e	enum:sim_frv_regs
SIM_FRV_H	include/gdb/sim-frv.h	23;"	d
SIM_FRV_PC_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_PC_REGNUM   = 128,$/;"	e	enum:sim_frv_regs
SIM_FRV_SPR0_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_SPR0_REGNUM = 129,$/;"	e	enum:sim_frv_regs
SIM_FRV_SPR4095_REGNUM	include/gdb/sim-frv.h	/^  SIM_FRV_SPR4095_REGNUM = SIM_FRV_SPR0_REGNUM + 4095$/;"	e	enum:sim_frv_regs
SIM_H8300_ARG_FIRST_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_ARG_FIRST_REGNUM = SIM_H8300_R0_REGNUM, \/* first reg in which an arg$/;"	e	enum:__anon1630
SIM_H8300_ARG_LAST_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_ARG_LAST_REGNUM = SIM_H8300_R3_REGNUM,  \/* last  reg in which an arg$/;"	e	enum:__anon1630
SIM_H8300_CCR_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_CCR_REGNUM,  \/* Contains processor status *\/$/;"	e	enum:sim_h8300_regs
SIM_H8300_CYCLE_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_CYCLE_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_EXR_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_EXR_REGNUM,  \/* Contains extended processor status$/;"	e	enum:sim_h8300_regs
SIM_H8300_FP_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_FP_REGNUM = SIM_H8300_R6_REGNUM, \/* Contain address of executing$/;"	e	enum:__anon1630
SIM_H8300_H	include/gdb/sim-h8300.h	20;"	d
SIM_H8300_INST_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_INST_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_MACH_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_MACH_REGNUM, \/* High part of MAC register (26xx only) *\/$/;"	e	enum:sim_h8300_regs
SIM_H8300_MACL_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_MACL_REGNUM, \/* Lower part of MAC register (26xx only)*\/$/;"	e	enum:sim_h8300_regs
SIM_H8300_NUM_COMMON_REGS	include/gdb/sim-h8300.h	/^    SIM_H8300_NUM_COMMON_REGS = 10,$/;"	e	enum:__anon1631
SIM_H8300_NUM_REGS	include/gdb/sim-h8300.h	/^    SIM_H8300_NUM_REGS = 16$/;"	e	enum:__anon1631
SIM_H8300_PC_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_PC_REGNUM,   \/* Contains program counter *\/$/;"	e	enum:sim_h8300_regs
SIM_H8300_R0_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R0_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R1_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R1_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R2_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R2_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R3_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R3_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R4_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R4_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R5_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R5_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R6_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R6_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_R7_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_R7_REGNUM,$/;"	e	enum:sim_h8300_regs
SIM_H8300_SP_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_SP_REGNUM = SIM_H8300_R7_REGNUM  \/* Contains address of top of stack *\/$/;"	e	enum:__anon1630
SIM_H8300_S_NUM_REGS	include/gdb/sim-h8300.h	/^    SIM_H8300_S_NUM_REGS = 13,$/;"	e	enum:__anon1631
SIM_H8300_TICK_REGNUM	include/gdb/sim-h8300.h	/^    SIM_H8300_TICK_REGNUM$/;"	e	enum:sim_h8300_regs
SIM_HAVE_ADDR_RANGE	sim/common/cgen-types.h	30;"	d
SIM_HAVE_ADDR_RANGE	sim/common/cgen-types.h	31;"	d
SIM_HW_H	sim/common/sim-hw.h	21;"	d
SIM_INLINE_C	sim/common/sim-inline.c	24;"	d	file:
SIM_INLINE_H	sim/common/sim-inline.h	24;"	d
SIM_INLINE_P	sim/common/sim-inline.c	26;"	d	file:
SIM_INLINE_P	sim/common/sim-inline.c	27;"	d	file:
SIM_INLINE_P	sim/common/sim-inline.c	93;"	d	file:
SIM_INLINE_P	sim/common/sim-inline.c	94;"	d	file:
SIM_INSTANCE_NEEDED	gdb/remote-sim.c	/^enum {SIM_INSTANCE_NOT_NEEDED = 0, SIM_INSTANCE_NEEDED = 1};$/;"	e	enum:__anon1717	file:
SIM_INSTANCE_NOT_NEEDED	gdb/remote-sim.c	/^enum {SIM_INSTANCE_NOT_NEEDED = 0, SIM_INSTANCE_NEEDED = 1};$/;"	e	enum:__anon1717	file:
SIM_IO_H	sim/common/sim-io.h	24;"	d
SIM_LM32_BA_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_BA_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_DEBA_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_DEBA_REGNUM, $/;"	e	enum:sim_lm32_regs
SIM_LM32_EA_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_EA_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_EBA_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_EBA_REGNUM,  $/;"	e	enum:sim_lm32_regs
SIM_LM32_EID_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_EID_REGNUM,$/;"	e	enum:sim_lm32_regs
SIM_LM32_FP_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_FP_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_GP_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_GP_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_H	include/gdb/sim-lm32.h	22;"	d
SIM_LM32_IE_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_IE_REGNUM,  $/;"	e	enum:sim_lm32_regs
SIM_LM32_IM_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_IM_REGNUM,  $/;"	e	enum:sim_lm32_regs
SIM_LM32_IP_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_IP_REGNUM,  $/;"	e	enum:sim_lm32_regs
SIM_LM32_NUM_REGS	include/gdb/sim-lm32.h	/^  SIM_LM32_NUM_REGS      $/;"	e	enum:sim_lm32_regs
SIM_LM32_PC_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_PC_REGNUM,$/;"	e	enum:sim_lm32_regs
SIM_LM32_R0_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R0_REGNUM,$/;"	e	enum:sim_lm32_regs
SIM_LM32_R10_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R10_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R11_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R11_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R12_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R12_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R13_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R13_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R14_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R14_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R15_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R15_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R16_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R16_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R17_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R17_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R18_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R18_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R19_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R19_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R1_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R1_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R20_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R20_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R21_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R21_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R22_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R22_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R23_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R23_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R24_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R24_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R25_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R25_REGNUM,    $/;"	e	enum:sim_lm32_regs
SIM_LM32_R2_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R2_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R3_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R3_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R4_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R4_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R5_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R5_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R6_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R6_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R7_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R7_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R8_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R8_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_R9_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_R9_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_RA_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_RA_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LM32_SP_REGNUM	include/gdb/sim-lm32.h	/^  SIM_LM32_SP_REGNUM,     $/;"	e	enum:sim_lm32_regs
SIM_LOAD	sim/erc32/erc32.c	99;"	d	file:
SIM_M32C_H	include/gdb/sim-m32c.h	20;"	d
SIM_MACH	sim/common/sim-model.h	/^} SIM_MACH;$/;"	t	typeref:struct:__anon634
SIM_MACH_IMP_PROPERTIES	sim/common/sim-model.h	/^} SIM_MACH_IMP_PROPERTIES;$/;"	t	typeref:struct:__anon633
SIM_MAGIC_NUMBER	sim/common/sim-base.h	219;"	d
SIM_MAIN_C	sim/mips/sim-main.c	20;"	d	file:
SIM_MAIN_C	sim/mn10300/sim-main.c	2;"	d	file:
SIM_MAIN_H	sim/arm/sim-main.h	20;"	d
SIM_MAIN_H	sim/avr/sim-main.h	20;"	d
SIM_MAIN_H	sim/cr16/sim-main.h	20;"	d
SIM_MAIN_H	sim/cris/sim-main.h	25;"	d
SIM_MAIN_H	sim/d10v/sim-main.h	20;"	d
SIM_MAIN_H	sim/ft32/sim-main.h	22;"	d
SIM_MAIN_H	sim/h8300/sim-main.h	7;"	d
SIM_MAIN_H	sim/iq2000/sim-main.h	5;"	d
SIM_MAIN_H	sim/lm32/sim-main.h	24;"	d
SIM_MAIN_H	sim/m32r/sim-main.h	4;"	d
SIM_MAIN_H	sim/mcore/sim-main.h	20;"	d
SIM_MAIN_H	sim/mips/sim-main.h	21;"	d
SIM_MAIN_H	sim/mn10300/sim-main.h	23;"	d
SIM_MAIN_H	sim/moxie/sim-main.h	21;"	d
SIM_MAIN_H	sim/or1k/sim-main.h	20;"	d
SIM_MAIN_H	sim/sh/sim-main.h	20;"	d
SIM_MAIN_H	sim/sh64/sim-main.h	4;"	d
SIM_MAIN_H	sim/v850/sim-main.h	2;"	d
SIM_MAIN_INLINE	sim/common/sim-inline.h	543;"	d
SIM_MAX_ALLOC_CHUNK	sim/cris/traps.c	169;"	d	file:
SIM_MEMOPT_H	sim/common/sim-memopt.h	21;"	d
SIM_MODEL	sim/common/sim-model.h	/^} SIM_MODEL;$/;"	t	typeref:struct:model
SIM_MODEL_H	sim/common/sim-model.h	34;"	d
SIM_MODULES_H	sim/common/sim-module.h	23;"	d
SIM_OPEN_DEBUG	include/gdb/remote-sim.h	/^  SIM_OPEN_DEBUG       \/* simulator used by debugger (gdb) *\/$/;"	e	enum:__anon1621
SIM_OPEN_KIND	include/gdb/remote-sim.h	/^} SIM_OPEN_KIND;$/;"	t	typeref:enum:__anon1621
SIM_OPEN_STANDALONE	include/gdb/remote-sim.h	/^  SIM_OPEN_STANDALONE, \/* simulator used standalone (run.c) *\/$/;"	e	enum:__anon1621
SIM_OPTIONS_H	sim/common/sim-options.h	21;"	d
SIM_PATHMAX	sim/cris/traps.c	49;"	d	file:
SIM_PATHMAX	sim/cris/traps.c	52;"	d	file:
SIM_PATHMAX	sim/cris/traps.c	54;"	d	file:
SIM_PPC_H	include/gdb/sim-ppc.h	23;"	d
SIM_PRI_TB	sim/common/sim-types.h	91;"	d
SIM_PROFILE_H	sim/common/sim-profile.h	21;"	d
SIM_QUIET_NAN_NEGATED	sim/mips/sim-main.h	24;"	d
SIM_RC	include/gdb/remote-sim.h	/^} SIM_RC;$/;"	t	typeref:enum:__anon1622
SIM_RC_FAIL	include/gdb/remote-sim.h	/^  SIM_RC_FAIL = 0,$/;"	e	enum:__anon1622
SIM_RC_OK	include/gdb/remote-sim.h	/^  SIM_RC_OK = 1$/;"	e	enum:__anon1622
SIM_REGNO_DOES_NOT_EXIST	gdb/sim-regno.h	/^  SIM_REGNO_DOES_NOT_EXIST = -1,$/;"	e	enum:sim_regno
SIM_REGNO_H	gdb/sim-regno.h	23;"	d
SIM_RL78_CPU_H_	sim/rl78/cpu.h	23;"	d
SIM_RL78_H	include/gdb/sim-rl78.h	23;"	d
SIM_RL78_LOAD_H_	sim/rl78/load.h	23;"	d
SIM_RL78_MEM_H_	sim/rl78/mem.h	23;"	d
SIM_RL78_TRACE_H_	sim/rl78/trace.h	22;"	d
SIM_RX_H	include/gdb/sim-rx.h	23;"	d
SIM_SH4_NUM_REGS	include/gdb/sim-sh.h	/^  SIM_SH4_NUM_REGS, \/* 77 *\/$/;"	e	enum:__anon1624
SIM_SH64_FPCSR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_FPCSR_REGNUM = 76,$/;"	e	enum:__anon1625
SIM_SH64_FR0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_FR0_REGNUM = 77$/;"	e	enum:__anon1625
SIM_SH64_NR_FP_REGS	include/gdb/sim-sh.h	/^  SIM_SH64_NR_FP_REGS = 64 \/* number of floating point registers *\/$/;"	e	enum:__anon1626
SIM_SH64_NR_REGS	include/gdb/sim-sh.h	/^  SIM_SH64_NR_REGS = 141,  \/* total number of architectural registers *\/$/;"	e	enum:__anon1626
SIM_SH64_NR_R_REGS	include/gdb/sim-sh.h	/^  SIM_SH64_NR_R_REGS = 64, \/* number of general registers *\/$/;"	e	enum:__anon1626
SIM_SH64_NR_TR_REGS	include/gdb/sim-sh.h	/^  SIM_SH64_NR_TR_REGS = 8, \/* number of target registers *\/$/;"	e	enum:__anon1626
SIM_SH64_PC_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_PC_REGNUM = 64,$/;"	e	enum:__anon1625
SIM_SH64_R0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_R0_REGNUM = 0,$/;"	e	enum:__anon1625
SIM_SH64_SPC_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_SPC_REGNUM = 67,$/;"	e	enum:__anon1625
SIM_SH64_SP_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_SP_REGNUM = 15,$/;"	e	enum:__anon1625
SIM_SH64_SR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_SR_REGNUM = 65,$/;"	e	enum:__anon1625
SIM_SH64_SSR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_SSR_REGNUM = 66,$/;"	e	enum:__anon1625
SIM_SH64_TR0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH64_TR0_REGNUM = 68,$/;"	e	enum:__anon1625
SIM_SH_A0G_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_A0G_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_A0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_A0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_A1G_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_A1G_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_A1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_A1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_BANK_GBR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_GBR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_BANK_IVN_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_IVN_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_BANK_MACH_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_MACH_REGNUM$/;"	e	enum:__anon1624
SIM_SH_BANK_MACL_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_MACL_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_BANK_PR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_PR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_DBR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_DBR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_DSR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_DSR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FPSCR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FPSCR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FPUL_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FPUL_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR0_REGNUM, \/* FRn registers: sh3e \/ sh4 *\/$/;"	e	enum:__anon1624
SIM_SH_FR10_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR10_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR11_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR11_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR12_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR12_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR13_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR13_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR14_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR14_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR15_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR15_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR2_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR2_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR3_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR3_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR4_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR4_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR5_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR5_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR6_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR6_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR7_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR7_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR8_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR8_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_FR9_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_FR9_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_GBR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_GBR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_H	include/gdb/sim-sh.h	20;"	d
SIM_SH_IBCR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_IBCR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_IBNR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_IBNR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_M0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_M0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_M1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_M1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_MACH_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_MACH_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_MACL_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_MACL_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_MOD_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_MOD_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_PC_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_PC_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_PR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_PR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R0_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R0_BANK0_REGNUM, \/* SIM_SH_Rn_BANKm_REGNUM: sh3[e] \/ sh4 *\/$/;"	e	enum:__anon1624
SIM_SH_R0_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R0_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R0_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R0_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R0_REGNUM = 0,$/;"	e	enum:__anon1624
SIM_SH_R10_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R10_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R11_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R11_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R12_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R12_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R13_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R13_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R14_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R14_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R15_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R15_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R1_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R1_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R1_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R1_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R1_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R1_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R2_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R2_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R2_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R2_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R2_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R2_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R2_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R2_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R3_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R3_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R3_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R3_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R3_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R3_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R3_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R3_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R4_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R4_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R4_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R4_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R4_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R4_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R4_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R4_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R5_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R5_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R5_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R5_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R5_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R5_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R5_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R5_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R6_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R6_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R6_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R6_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R6_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R6_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R6_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R6_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R7_BANK0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R7_BANK0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R7_BANK1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R7_BANK1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R7_BANK_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R7_BANK_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R7_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R7_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R8_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R8_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_R9_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_R9_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_RE_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_RE_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_RS_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_RS_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_SGR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_SGR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_SPC_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_SPC_REGNUM, \/* sh3{,e,-dsp}, sh4 *\/$/;"	e	enum:__anon1624
SIM_SH_SR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_SR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_SSR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_SSR_REGNUM, \/* sh3{,e,-dsp}, sh4 *\/$/;"	e	enum:__anon1624
SIM_SH_TBR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_TBR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_VBR_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_VBR_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_X0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_X0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_X1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_X1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF10_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF10_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF11_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF11_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF12_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF12_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF13_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF13_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF14_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF14_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF15_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF15_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF1_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF2_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF2_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF3_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF3_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF4_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF4_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF5_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF5_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF6_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF6_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF7_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF7_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF8_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF8_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_XF9_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_XF9_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_Y0_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_Y0_REGNUM,$/;"	e	enum:__anon1624
SIM_SH_Y1_REGNUM	include/gdb/sim-sh.h	/^  SIM_SH_Y1_REGNUM,$/;"	e	enum:__anon1624
SIM_SIGABRT	sim/common/sim-signal.h	/^  SIM_SIGABRT$/;"	e	enum:__anon612
SIM_SIGBUS	sim/common/sim-signal.h	/^  SIM_SIGBUS,$/;"	e	enum:__anon612
SIM_SIGFPE	sim/common/sim-signal.h	/^  SIM_SIGFPE,$/;"	e	enum:__anon612
SIM_SIGILL	sim/common/sim-signal.h	/^  SIM_SIGILL,$/;"	e	enum:__anon612
SIM_SIGINT	sim/common/sim-signal.h	/^  SIM_SIGINT,$/;"	e	enum:__anon612
SIM_SIGNAL	sim/common/sim-signal.h	/^} SIM_SIGNAL;$/;"	t	typeref:enum:__anon612
SIM_SIGNAL_H	sim/common/sim-signal.h	21;"	d
SIM_SIGNONE	sim/common/sim-signal.h	/^  SIM_SIGNONE = 64,$/;"	e	enum:__anon612
SIM_SIGSEGV	sim/common/sim-signal.h	/^  SIM_SIGSEGV,$/;"	e	enum:__anon612
SIM_SIGTRAP	sim/common/sim-signal.h	/^  SIM_SIGTRAP,$/;"	e	enum:__anon612
SIM_SIGXCPU	sim/common/sim-signal.h	/^  SIM_SIGXCPU,$/;"	e	enum:__anon612
SIM_STATE	sim/mips/sim-main.h	256;"	d
SIM_STOP_WHEN_RAISED	sim/m68hc11/interrupts.h	97;"	d
SIM_STOP_WHEN_TAKEN	sim/m68hc11/interrupts.h	98;"	d
SIM_SYSCALL_H	sim/common/sim-syscall.h	21;"	d
SIM_TARGET_MAX_THREADS	sim/cris/traps.c	168;"	d	file:
SIM_TRACE_H	sim/common/sim-trace.h	23;"	d
SIM_TYPES_H	sim/common/sim-types.h	24;"	d
SIM_UTILS_H	sim/common/sim-utils.h	21;"	d
SIM_WATCH_H	sim/common/sim-watch.h	22;"	d
SIM_WEXITSTATUS	sim/h8300/sim-main.h	163;"	d
SIM_WIFEXITED	sim/h8300/sim-main.h	161;"	d
SIM_WIFSTOPPED	sim/h8300/sim-main.h	162;"	d
SIM_WSTOPSIG	sim/h8300/sim-main.h	164;"	d
SINGLE	libdecnumber/decCommon.c	52;"	d	file:
SINGLE	libdecnumber/decCommon.c	57;"	d	file:
SINGLE	libdecnumber/decCommon.c	62;"	d	file:
SINGLESTEP	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^SINGLESTEP:$/;"	l
SINGLEZERO	libdecnumber/decNumberLocal.h	363;"	d
SINGLE_KEY	gdb/tui/tui-data.h	85;"	d
SINGLE_MATCH	readline/readline.h	810;"	d
SINT	opcodes/mips-formats.h	35;"	d
SIO0_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
SIO1_PORT	sim/mips/dv-tx3904irc.c	/^  DMAC3_PORT, DMAC2_PORT, DMAC1_PORT, DMAC0_PORT, SIO0_PORT, SIO1_PORT,$/;"	e	enum:__anon837	file:
SIO_STAT_RRDY	sim/mn10300/dv-mn103ser.c	78;"	d	file:
SISIGNOPT	opcodes/ppc-opc.c	2291;"	d	file:
SIX	opcodes/ppc-opc.c	2406;"	d	file:
SIZE	gdb/gnulib/import/isnan.c	48;"	d	file:
SIZE	gdb/gnulib/import/isnan.c	60;"	d	file:
SIZE	gdb/gnulib/import/isnan.c	72;"	d	file:
SIZE	gdb/testsuite/gdb.arch/i386-mpx-map.c	30;"	d	file:
SIZE	gdb/testsuite/gdb.base/d10vovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
SIZE	gdb/testsuite/gdb.base/m32rovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
SIZE	gdb/testsuite/gdb.base/ovlymgr.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
SIZE	gdb/testsuite/gdb.base/vla-datatypes.c	19;"	d	file:
SIZE	gdb/testsuite/gdb.base/vla-ptr.c	18;"	d	file:
SIZE	gdb/testsuite/gdb.base/vla-sideeffect.c	19;"	d	file:
SIZE	gdb/testsuite/lib/opencl_hostapp.c	38;"	d	file:
SIZE	include/opcode/h8300.h	/^  SIZE =	0xF0,$/;"	e	enum:h8_flags
SIZE	zlib/examples/gun.c	76;"	d	file:
SIZE32_SIGINFO_T	gdb/fbsd-tdep.c	53;"	d	file:
SIZE64_SIGINFO_T	gdb/fbsd-tdep.c	52;"	d	file:
SIZECENTRALDIRITEM	zlib/contrib/minizip/unzip.c	118;"	d	file:
SIZECENTRALHEADER	zlib/contrib/minizip/zip.c	112;"	d	file:
SIZEDATA_INDATABLOCK	zlib/contrib/minizip/zip.c	101;"	d	file:
SIZEOF_AR_FILE_HDR	include/coff/xcoff.h	498;"	d
SIZEOF_AR_FILE_HDR_BIG	include/coff/xcoff.h	529;"	d
SIZEOF_AR_HDR	include/coff/xcoff.h	567;"	d
SIZEOF_AR_HDR_BIG	include/coff/xcoff.h	605;"	d
SIZEOF_DBL	gdb/gnulib/import/float+.h	139;"	d
SIZEOF_FLT	gdb/gnulib/import/float+.h	138;"	d
SIZEOF_IDATA2	bfd/peicode.h	417;"	d
SIZEOF_IDATA4	bfd/peicode.h	421;"	d
SIZEOF_IDATA4	bfd/peicode.h	424;"	d
SIZEOF_IDATA5	bfd/peicode.h	422;"	d
SIZEOF_IDATA5	bfd/peicode.h	425;"	d
SIZEOF_IDATA6	bfd/peicode.h	428;"	d
SIZEOF_IDATA7	bfd/peicode.h	429;"	d
SIZEOF_ILF_EXT_SYMS	bfd/peicode.h	410;"	d
SIZEOF_ILF_INT_RELOCS	bfd/peicode.h	412;"	d
SIZEOF_ILF_NATIVE_SYMS	bfd/peicode.h	408;"	d
SIZEOF_ILF_RELOCS	bfd/peicode.h	411;"	d
SIZEOF_ILF_SECTIONS	bfd/peicode.h	430;"	d
SIZEOF_ILF_STRINGS	bfd/peicode.h	413;"	d
SIZEOF_ILF_SYMS	bfd/peicode.h	406;"	d
SIZEOF_ILF_SYM_PTR_TABLE	bfd/peicode.h	409;"	d
SIZEOF_ILF_SYM_TABLE	bfd/peicode.h	407;"	d
SIZEOF_LDBL	gdb/gnulib/import/float+.h	140;"	d
SIZEOF_N_SECTION_OFFSETS	gdb/symtab.h	1301;"	d
SIZEOF_V850_NOTE	include/elf/v850.h	300;"	d
SIZEOF_WASM_MAGIC	bfd/wasm-module.h	26;"	d
SIZEOF_WASM_VERSION	bfd/wasm-module.h	28;"	d
SIZEZIPLOCALHEADER	zlib/contrib/minizip/unzip.c	119;"	d	file:
SIZE_BYTE	sim/cris/cris-desc.h	/^  SIZE_BYTE, SIZE_WORD, SIZE_DWORD, SIZE_FIXED$/;"	e	enum:insn_size
SIZE_CYCLE_COUNT	sim/common/cgen-trace.c	44;"	d	file:
SIZE_DWORD	sim/cris/cris-desc.h	/^  SIZE_BYTE, SIZE_WORD, SIZE_DWORD, SIZE_FIXED$/;"	e	enum:insn_size
SIZE_FIELD	include/opcode/cris.h	/^  SIZE_FIELD$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_FIELD_SIGNED	include/opcode/cris.h	/^  SIZE_FIELD_SIGNED,$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_FIELD_UNSIGNED	include/opcode/cris.h	/^  SIZE_FIELD_UNSIGNED,$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_FIXED	sim/cris/cris-desc.h	/^  SIZE_BYTE, SIZE_WORD, SIZE_DWORD, SIZE_FIXED$/;"	e	enum:insn_size
SIZE_FIX_32	include/opcode/cris.h	/^  SIZE_FIX_32,$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_INSTRUCTION	sim/common/cgen-trace.c	28;"	d	file:
SIZE_INSTRUCTION	sim/cr16/simops.c	214;"	d	file:
SIZE_INSTRUCTION	sim/d10v/simops.c	134;"	d	file:
SIZE_INSTRUCTION	sim/v850/simops.c	50;"	d	file:
SIZE_LINE_NUMBER	sim/common/cgen-trace.c	40;"	d	file:
SIZE_LINE_NUMBER	sim/common/sim-trace.c	56;"	d	file:
SIZE_LINE_NUMBER	sim/cr16/simops.c	234;"	d	file:
SIZE_LINE_NUMBER	sim/d10v/simops.c	154;"	d	file:
SIZE_LOCATION	sim/common/cgen-trace.c	32;"	d	file:
SIZE_LOCATION	sim/common/sim-trace.c	48;"	d	file:
SIZE_LOCATION	sim/cr16/simops.c	226;"	d	file:
SIZE_LOCATION	sim/d10v/simops.c	146;"	d	file:
SIZE_MAX	gdb/gnulib/import/canonicalize-lgpl.c	88;"	d	file:
SIZE_MAX	gdb/gnulib/import/fnmatch.c	67;"	d	file:
SIZE_NONE	include/opcode/cris.h	/^  SIZE_NONE,$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_OPERANDS	sim/cr16/simops.c	218;"	d	file:
SIZE_OPERANDS	sim/d10v/simops.c	138;"	d	file:
SIZE_PC	sim/common/cgen-trace.c	36;"	d	file:
SIZE_PC	sim/common/sim-trace.c	52;"	d	file:
SIZE_PC	sim/cr16/simops.c	230;"	d	file:
SIZE_PC	sim/d10v/simops.c	150;"	d	file:
SIZE_PHASE	sim/common/sim-trace.c	44;"	d	file:
SIZE_SPEC_REG	include/opcode/cris.h	/^  SIZE_SPEC_REG,$/;"	e	enum:cris_imm_oprnd_size_type
SIZE_TOTAL_CYCLE_COUNT	sim/common/cgen-trace.c	48;"	d	file:
SIZE_TRACE_BUF	sim/common/cgen-trace.c	52;"	d	file:
SIZE_VALUES	sim/cr16/simops.c	222;"	d	file:
SIZE_VALUES	sim/d10v/simops.c	142;"	d	file:
SIZE_VALUES	sim/v850/simops.c	54;"	d	file:
SIZE_WORD	sim/cris/cris-desc.h	/^  SIZE_BYTE, SIZE_WORD, SIZE_DWORD, SIZE_FIXED$/;"	e	enum:insn_size
SI_TYPE_SIZE	sim/common/cgen-utils.c	213;"	d	file:
SIa	opcodes/mcore-opc.h	/^  O1R1,  OMb,  OMc,  SIa,$/;"	e	enum:__anon34
SIs	opcodes/rx-decode.c	123;"	d	file:
SItype	sim/ppc/double.c	30;"	d	file:
SItype	sim/ppc/dp-bit.c	/^typedef int SItype __attribute__ ((mode (SI)));$/;"	t	file:
SJLI	include/opcode/arc.h	/^  SJLI,$/;"	e	enum:__anon1255
SKIP_H	gdb/skip.h	19;"	d
SKIP_HOWTO	bfd/elf64-alpha.c	482;"	d	file:
SKIP_INSN	sim/sh/interp.c	687;"	d	file:
SKIP_RELOCS	bfd/elf-eh-frame.c	680;"	d	file:
SL	include/opcode/h8300.h	/^  SL =	 2,$/;"	e	enum:h8_size
SLADI	sim/common/cgen-utils.c	/^SLADI (val, shift)$/;"	f
SLASH_STRING	gdb/common/host-defs.h	58;"	d
SLCBCC	opcodes/sparc-opc.c	1939;"	d	file:
SLCBCC	opcodes/sparc-opc.c	1962;"	d	file:
SLCBCC2	opcodes/sparc-opc.c	1936;"	d	file:
SLCBCC2	opcodes/sparc-opc.c	1961;"	d	file:
SLCPOP	include/opcode/sparc.h	316;"	d
SLCR_REG	sim/mips/dv-tx3904sio.c	/^  SLCR_REG = 0,$/;"	e	enum:__anon838	file:
SLCR_SET_BYTE	sim/mips/dv-tx3904sio.c	156;"	d	file:
SLCR_WR_MASK	sim/mips/dv-tx3904sio.c	155;"	d	file:
SLEB128	gdb/testsuite/gdb.dwarf2/pr10770.c	16;"	d	file:
SLEF	include/opcode/dlx.h	51;"	d
SLEIOP	include/opcode/dlx.h	104;"	d
SLEUF	include/opcode/dlx.h	36;"	d
SLEUIOP	include/opcode/dlx.h	123;"	d
SLL	sim/erc32/exec.c	151;"	d	file:
SLLDI	include/cgen/basic-ops.h	185;"	d
SLLDI	sim/common/cgen-ops.h	191;"	d
SLLF	include/opcode/dlx.h	28;"	d
SLLHI	include/cgen/basic-ops.h	95;"	d
SLLHI	sim/common/cgen-ops.h	101;"	d
SLLIOP	include/opcode/dlx.h	126;"	d
SLLOB	sim/mips/mdmx.c	/^SLLOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
SLLQH	sim/mips/mdmx.c	/^SLLQH(signed16 ts, signed16 tt)$/;"	f	file:
SLLQI	include/cgen/basic-ops.h	65;"	d
SLLQI	sim/common/cgen-ops.h	71;"	d
SLLSI	include/cgen/basic-ops.h	125;"	d
SLLSI	sim/common/cgen-ops.h	131;"	d
SLOT	sim/cr16/cr16_sim.h	110;"	d
SLOT	sim/d10v/d10v_sim.h	102;"	d
SLOT2	opcodes/ia64-opc.h	38;"	d
SLOTS_ATTR	opcodes/mep-desc.h	/^} SLOTS_ATTR;$/;"	t	typeref:enum:slots_attr
SLOTS_C3	opcodes/mep-desc.h	/^  SLOTS_CORE, SLOTS_C3, SLOTS_P0S, SLOTS_P0$/;"	e	enum:slots_attr
SLOTS_CORE	opcodes/mep-desc.h	/^  SLOTS_CORE, SLOTS_C3, SLOTS_P0S, SLOTS_P0$/;"	e	enum:slots_attr
SLOTS_P0	opcodes/mep-desc.h	/^  SLOTS_CORE, SLOTS_C3, SLOTS_P0S, SLOTS_P0$/;"	e	enum:slots_attr
SLOTS_P0S	opcodes/mep-desc.h	/^  SLOTS_CORE, SLOTS_C3, SLOTS_P0S, SLOTS_P0$/;"	e	enum:slots_attr
SLOTS_P1	opcodes/mep-desc.h	/^ , SLOTS_P1$/;"	e	enum:slots_attr
SLOT_DISCARD	sim/cr16/cr16_sim.h	136;"	d
SLOT_DISCARD	sim/d10v/d10v_sim.h	132;"	d
SLOT_DUMP	sim/cr16/cr16_sim.h	162;"	d
SLOT_DUMP	sim/d10v/d10v_sim.h	162;"	d
SLOT_FLUSH	sim/cr16/cr16_sim.h	137;"	d
SLOT_FLUSH	sim/d10v/d10v_sim.h	133;"	d
SLOT_MULTIPLIER	gdb/ia64-tdep.c	104;"	d	file:
SLOT_NR	sim/cr16/cr16_sim.h	111;"	d
SLOT_NR	sim/d10v/d10v_sim.h	103;"	d
SLOT_PEND	sim/cr16/cr16_sim.h	135;"	d
SLOT_PEND	sim/d10v/d10v_sim.h	131;"	d
SLOT_PEND_MASK	sim/cr16/cr16_sim.h	112;"	d
SLOT_PEND_MASK	sim/d10v/d10v_sim.h	104;"	d
SLSR_REG	sim/mips/dv-tx3904sio.c	/^  SLSR_REG = 1,$/;"	e	enum:__anon838	file:
SLSR_WR_MASK	sim/mips/dv-tx3904sio.c	158;"	d	file:
SLTF	include/opcode/dlx.h	49;"	d
SLTIOP	include/opcode/dlx.h	102;"	d
SLTNIL	include/hp-symtab.h	192;"	d
SLTUF	include/opcode/dlx.h	34;"	d
SLTUIOP	include/opcode/dlx.h	121;"	d
SLT_ASSIST	include/hp-symtab.h	/^  SLT_ASSIST,$/;"	e	enum:slttype
SLT_BEGIN	include/hp-symtab.h	/^  SLT_BEGIN,$/;"	e	enum:slttype
SLT_CLASS_SCOPE	include/hp-symtab.h	/^  SLT_CLASS_SCOPE,$/;"	e	enum:slttype
SLT_END	include/hp-symtab.h	/^  SLT_END,$/;"	e	enum:slttype
SLT_ENTRY	include/hp-symtab.h	/^  SLT_ENTRY,$/;"	e	enum:slttype
SLT_EXIT	include/hp-symtab.h	/^  SLT_EXIT,$/;"	e	enum:slttype
SLT_FUNCTION	include/hp-symtab.h	/^  SLT_FUNCTION,$/;"	e	enum:slttype
SLT_INLN	include/hp-symtab.h	/^  SLT_INLN,$/;"	e	enum:slttype
SLT_MARKER	include/hp-symtab.h	/^  SLT_MARKER,$/;"	e	enum:slttype
SLT_MODULE	include/hp-symtab.h	/^  SLT_MODULE,$/;"	e	enum:slttype
SLT_NORMAL	include/hp-symtab.h	/^  SLT_NORMAL,$/;"	e	enum:slttype
SLT_NORMAL_OFFSET	include/hp-symtab.h	/^  SLT_NORMAL_OFFSET,$/;"	e	enum:slttype
SLT_SRCFILE	include/hp-symtab.h	/^  SLT_SRCFILE,$/;"	e	enum:slttype
SLT_WITH	include/hp-symtab.h	/^  SLT_WITH,$/;"	e	enum:slttype
SLW	sim/cr16/cr16_sim.h	392;"	d
SLW	sim/d10v/d10v_sim.h	466;"	d
SM	opcodes/micromips-opc.c	204;"	d	file:
SM	opcodes/mips-opc.c	229;"	d	file:
SM	opcodes/msp430-decode.c	90;"	d	file:
SM	opcodes/rl78-decode.c	130;"	d	file:
SM2	opcodes/rl78-decode.c	131;"	d	file:
SM4	opcodes/aarch64-tbl.h	2185;"	d
SM4_INSN	opcodes/aarch64-tbl.h	2231;"	d
SMALLBUFSIZE	zlib/contrib/iostream3/zfstream.cc	16;"	d	file:
SMALLEST	zlib/trees.c	422;"	d	file:
SMALL_AOUTSZ	include/coff/rs6000.h	77;"	d
SMALL_AOUTSZ	include/coff/rs6k64.h	72;"	d
SMALL_MEDIUM	zlib/zconf.h	313;"	d
SMALL_MEDIUM	zlib/zconf.h	322;"	d
SMR0	gdb/stubs/sh-stub.c	1346;"	d	file:
SMR1	gdb/stubs/sh-stub.c	1353;"	d	file:
SMR1	sim/sh/interp.c	734;"	d	file:
SMT	opcodes/mips-opc.c	304;"	d	file:
SMTYP_ALIGN	include/coff/internal.h	634;"	d
SMTYP_ALIGN	include/coff/xcoff.h	143;"	d
SMTYP_SMTYP	include/coff/internal.h	635;"	d
SMTYP_SMTYP	include/coff/xcoff.h	144;"	d
SMUL	sim/erc32/exec.c	139;"	d	file:
SMULCC	sim/erc32/exec.c	140;"	d	file:
SMUL_TIME	include/longlong.h	926;"	d
SMUL_TIME	include/longlong.h	982;"	d
SN	include/opcode/h8300.h	/^  SN =	 3$/;"	e	enum:h8_size
SNEF	include/opcode/dlx.h	48;"	d
SNEIOP	include/opcode/dlx.h	101;"	d
SNEUF	include/opcode/dlx.h	33;"	d
SNEUIOP	include/opcode/dlx.h	120;"	d
SNIP	bfd/elf32-rl78.c	2274;"	d	file:
SNIP	bfd/elf32-rx.c	2214;"	d	file:
SNIPNR	bfd/elf32-rl78.c	2271;"	d	file:
SNIPNR	bfd/elf32-rx.c	2212;"	d	file:
SOCKSER_OPTIONS	sim/common/dv-sockser.c	/^} SOCKSER_OPTIONS;$/;"	t	typeref:enum:__anon644	file:
SOCKSER_TIMEOUT_FREQ	sim/common/dv-sockser.c	321;"	d	file:
SOCK_CLOEXEC	gdb/common/filestuff.c	48;"	d	file:
SOCK_DIR	gdb/common/agent.c	126;"	d	file:
SOCK_DIR	gdb/gdbserver/tracepoint.c	6863;"	d	file:
SOF	opcodes/ia64-opc.h	102;"	d
SOFTVECTORCODE	sim/arm/armos.h	24;"	d
SOFT_D1_REGNUM	gdb/m68hc11-tdep.c	111;"	d	file:
SOFT_D32_REGNUM	gdb/m68hc11-tdep.c	112;"	d	file:
SOFT_FLOATING_POINT	sim/common/sim-config.h	244;"	d
SOFT_FLOATING_POINT	sim/ppc/std-config.h	206;"	d
SOFT_FP_REGNUM	gdb/m68hc11-tdep.c	106;"	d	file:
SOFT_TMP_REGNUM	gdb/m68hc11-tdep.c	107;"	d	file:
SOFT_UNUSED_REGNUM	gdb/m68hc11-tdep.c	110;"	d	file:
SOFT_XY_REGNUM	gdb/m68hc11-tdep.c	109;"	d	file:
SOFT_ZS_REGNUM	gdb/m68hc11-tdep.c	108;"	d	file:
SOFT_Z_REGNUM	gdb/m68hc11-tdep.c	101;"	d	file:
SOL	opcodes/ia64-opc.h	103;"	d
SOL2_TDEP_H	gdb/sol2-tdep.h	21;"	d
SOLARIS_NCC	sim/ppc/emul_unix.c	1254;"	d	file:
SOLARIS_NCCS	sim/ppc/emul_unix.c	1255;"	d	file:
SOLARIS_ST_FSTYPSZ	sim/ppc/emul_unix.c	1077;"	d	file:
SOLARIS_TIOC	sim/ppc/emul_unix.c	1253;"	d	file:
SOLARIS_VDISCARD	sim/ppc/emul_unix.c	1270;"	d	file:
SOLARIS_VDSUSP	sim/ppc/emul_unix.c	1268;"	d	file:
SOLARIS_VEOF	sim/ppc/emul_unix.c	1261;"	d	file:
SOLARIS_VEOL	sim/ppc/emul_unix.c	1262;"	d	file:
SOLARIS_VEOL2	sim/ppc/emul_unix.c	1263;"	d	file:
SOLARIS_VERASE	sim/ppc/emul_unix.c	1259;"	d	file:
SOLARIS_VINTR	sim/ppc/emul_unix.c	1257;"	d	file:
SOLARIS_VKILL	sim/ppc/emul_unix.c	1260;"	d	file:
SOLARIS_VLNEXT	sim/ppc/emul_unix.c	1272;"	d	file:
SOLARIS_VQUIT	sim/ppc/emul_unix.c	1258;"	d	file:
SOLARIS_VREPRINT	sim/ppc/emul_unix.c	1269;"	d	file:
SOLARIS_VSTART	sim/ppc/emul_unix.c	1265;"	d	file:
SOLARIS_VSTOP	sim/ppc/emul_unix.c	1266;"	d	file:
SOLARIS_VSUSP	sim/ppc/emul_unix.c	1267;"	d	file:
SOLARIS_VSWTCH	sim/ppc/emul_unix.c	1264;"	d	file:
SOLARIS_VWERASE	sim/ppc/emul_unix.c	1271;"	d	file:
SOLIB_AIX_H	gdb/solib-aix.h	19;"	d
SOLIB_DARWIN_H	gdb/solib-darwin.h	21;"	d
SOLIB_H	gdb/solib.h	21;"	d
SOLIB_SPU_H	gdb/solib-spu.h	21;"	d
SOLIB_SVR4_H	gdb/solib-svr4.h	21;"	d
SOLIB_TARGET_H	gdb/solib-target.h	21;"	d
SOLIST_H	gdb/solist.h	20;"	d
SOME_INFORMATION	opcodes/loongarch-opc.c	105;"	d	file:
SOME_MACRO	gdb/testsuite/gdb.compile/compile.c	18;"	d	file:
SOME_PID	gdb/go32-nat.c	232;"	d	file:
SOMO_INDEX_PRESENT	libiberty/simple-object-mach-o.c	397;"	d	file:
SOMO_LONGN_PRESENT	libiberty/simple-object-mach-o.c	399;"	d	file:
SOMO_NAMES_PRESENT	libiberty/simple-object-mach-o.c	398;"	d	file:
SOMO_SECTS_PRESENT	libiberty/simple-object-mach-o.c	396;"	d	file:
SOMO_WRAPPING	libiberty/simple-object-mach-o.c	400;"	d	file:
SOM_ALIGN	bfd/som.c	107;"	d	file:
SOM_AUX_ID_APPEND	include/som/aout.h	91;"	d
SOM_AUX_ID_COPY	include/som/aout.h	90;"	d
SOM_AUX_ID_IGNORE	include/som/aout.h	92;"	d
SOM_AUX_ID_MANDATORY	include/som/aout.h	89;"	d
SOM_AUX_ID_TYPE_MASK	include/som/aout.h	94;"	d
SOM_AUX_ID_TYPE_SH	include/som/aout.h	93;"	d
SOM_HOWTO	bfd/som.c	639;"	d	file:
SOM_LST_HASH_SIZE	bfd/som.c	101;"	d	file:
SOM_LST_MODULE_LIMIT	bfd/som.c	104;"	d	file:
SOM_SPACE_HAS_INTERMEDIATE_CODE	include/som/aout.h	140;"	d
SOM_SPACE_IS_DEFINED	include/som/aout.h	138;"	d
SOM_SPACE_IS_LOADABLE	include/som/aout.h	137;"	d
SOM_SPACE_IS_PRIVATE	include/som/aout.h	139;"	d
SOM_SPACE_IS_TSPECIFIC	include/som/aout.h	141;"	d
SOM_SPACE_SORT_KEY_MASK	include/som/aout.h	143;"	d
SOM_SPACE_SORT_KEY_SH	include/som/aout.h	142;"	d
SOM_SUBSPACE_ACCESS_CONTROL_BITS_MASK	include/som/aout.h	160;"	d
SOM_SUBSPACE_ACCESS_CONTROL_BITS_SH	include/som/aout.h	159;"	d
SOM_SUBSPACE_CODE_ONLY	include/som/aout.h	169;"	d
SOM_SUBSPACE_CONTINUATION	include/som/aout.h	173;"	d
SOM_SUBSPACE_DUP_COMMON	include/som/aout.h	162;"	d
SOM_SUBSPACE_INITIALLY_FROZEN	include/som/aout.h	167;"	d
SOM_SUBSPACE_IS_COMDAT	include/som/aout.h	175;"	d
SOM_SUBSPACE_IS_COMMON	include/som/aout.h	163;"	d
SOM_SUBSPACE_IS_FIRST	include/som/aout.h	168;"	d
SOM_SUBSPACE_IS_LOADABLE	include/som/aout.h	164;"	d
SOM_SUBSPACE_IS_TSPECIFIC	include/som/aout.h	174;"	d
SOM_SUBSPACE_MEMORY_RESIDENT	include/som/aout.h	161;"	d
SOM_SUBSPACE_QUADRANT_MASK	include/som/aout.h	166;"	d
SOM_SUBSPACE_QUADRANT_SH	include/som/aout.h	165;"	d
SOM_SUBSPACE_REPLICATE_INIT	include/som/aout.h	172;"	d
SOM_SUBSPACE_SORT_KEY_MASK	include/som/aout.h	171;"	d
SOM_SUBSPACE_SORT_KEY_SH	include/som/aout.h	170;"	d
SOM_SYMBOL_ARG_RELOC_MASK	include/som/aout.h	214;"	d
SOM_SYMBOL_ARG_RELOC_SH	include/som/aout.h	213;"	d
SOM_SYMBOL_CHECK_LEVEL_MASK	include/som/aout.h	205;"	d
SOM_SYMBOL_CHECK_LEVEL_SH	include/som/aout.h	204;"	d
SOM_SYMBOL_DUP_COMMON	include/som/aout.h	210;"	d
SOM_SYMBOL_HAS_LONG_RETURN	include/som/aout.h	217;"	d
SOM_SYMBOL_HIDDEN	include/som/aout.h	198;"	d
SOM_SYMBOL_INITIALLY_FROZEN	include/som/aout.h	207;"	d
SOM_SYMBOL_IS_COMDAT	include/som/aout.h	219;"	d
SOM_SYMBOL_IS_COMMON	include/som/aout.h	209;"	d
SOM_SYMBOL_MEMORY_RESIDENT	include/som/aout.h	208;"	d
SOM_SYMBOL_MUST_QUALIFY	include/som/aout.h	206;"	d
SOM_SYMBOL_NO_RELOCATION	include/som/aout.h	218;"	d
SOM_SYMBOL_SCOPE_MASK	include/som/aout.h	203;"	d
SOM_SYMBOL_SCOPE_SH	include/som/aout.h	202;"	d
SOM_SYMBOL_SECONDARY_DEF	include/som/aout.h	199;"	d
SOM_SYMBOL_SYMBOL_INFO_MASK	include/som/aout.h	221;"	d
SOM_SYMBOL_SYMBOL_INFO_SH	include/som/aout.h	220;"	d
SOM_SYMBOL_TYPE_MASK	include/som/aout.h	201;"	d
SOM_SYMBOL_TYPE_SH	include/som/aout.h	200;"	d
SOM_SYMBOL_XLEAST_SH	include/som/aout.h	211;"	d
SOM_SYMBOL_XLEAT_MASK	include/som/aout.h	212;"	d
SOM_TMP_BUFSIZE	bfd/som.c	98;"	d	file:
SOR	opcodes/ia64-opc.h	104;"	d
SORT_H	include/sort.h	23;"	d
SOURCES	zlib/nintendods/Makefile	/^SOURCES		:=	..\/..\/$/;"	m
SOURCE_H	gdb/source.h	20;"	d
SO_NAME_MAX_PATH_SIZE	gdb/solist.h	22;"	d
SP	gdb/stubs/sparc-stub.c	/^		 O0, O1, O2, O3, O4, O5, SP, O7,$/;"	e	enum:regnames	file:
SP	include/opcode/arc.h	/^  SP       = (1U << 21),$/;"	e	enum:__anon1256
SP	opcodes/m10300-opc.c	142;"	d	file:
SP	opcodes/ppc-opc.c	2492;"	d	file:
SP	opcodes/rx-decode.c	125;"	d	file:
SP	opcodes/v850-opc.c	1034;"	d	file:
SP	sim/aarch64/cpustate.h	/^  SP = R31,$/;"	e	enum:GReg
SP	sim/h8300/compile.c	53;"	d	file:
SP	sim/microblaze/microblaze.h	51;"	d
SP	sim/mips/sim-main.h	420;"	d
SP	sim/mn10300/mn10300_sim.h	64;"	d
SP	sim/msp430/msp430-sim.c	228;"	d	file:
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = FP + ( FP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = FP + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P1 + ( P2 << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P1 + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P2 + ( P3 << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P2 + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P3 + ( P4 << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P3 + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P4 + ( P5 << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P4 + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = P5 + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s	/^	SP = SP + ( SP << 1 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = FP + ( FP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = FP + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P1 + ( P2 << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P1 + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P2 + ( P3 << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P2 + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P3 + ( P4 << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P3 + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P4 + ( P5 << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P4 + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = P5 + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s	/^	SP = SP + ( SP << 2 );$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -14;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -22;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -30;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -38;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -46;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -54;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -62;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -64;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s	/^	SP = -6;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 14;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 22;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 30;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 38;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 46;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 54;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 62;$/;"	d
SP	sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s	/^	SP = 6;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s	/^	SP = A1.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s	/^	SP = A1.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s	/^	SP = A1.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s	/^	SP = A1.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	SP = A0.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s	/^	SP = A1.w;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	SP = 0x000f (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	SP = 0x00f0 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	SP = 0x0f00 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s	/^	SP = 0xf000 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	SP = 0x000f (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	SP = 0x00f0 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	SP = 0x0f00 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s	/^	SP = 0xf000 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	SP = -7777 (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	SP = 0x789a (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s	/^	SP = 0x7ffa (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ FP -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ P1 -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ P2 -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ P3 -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ P4 -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^	SP = [ P5 -- ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ FP + 60 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ P1 + 16 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ P2 + -48 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ P3 + 52 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ P4 + 84 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ P5 + -44 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^	SP = [ SP + -36 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	SP = 0x1ace (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^	SP = 0x6378 (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ FP + 60 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ P1 + 16 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ P2 + 48 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ P3 + 52 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ P4 + 24 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ P5 + 4 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^	SP = [ SP + 36 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	SP = 0x0000;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	SP = [ FP + -104 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	SP = [ FP + -20 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	SP = [ FP + -4 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	SP = [ FP + -48 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	SP = [ FP + -76 ];$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	SP = 0x0004;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	SP = 0x0008;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^	SP = 0x000c;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	SP = 0x0002;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^	SP = 0x0004;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^	SP = 0x0002;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	SP = 0x0004;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^	SP = 0x0008;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	SP = 0x0002;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	SP = 0x0004;$/;"	d
SP	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^	SP = 0x0006;$/;"	d
SP	sim/testsuite/sim/bfin/c_linkage.s	/^	SP = 0x3333 (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^SP = 22;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^SP = 12;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^SP = 16;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^SP = 14;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^SP = 18;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^SP = 18;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^SP = 80 (X);$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^SP = 22;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^SP = 22;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^SP = 22;$/;"	d
SP	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^SP = 8;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = FP >> 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = P1 << 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = P2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = P3 >> 1;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = P4 >> 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = P5 >> 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s	/^	SP = SP >> 1;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + FP ) << 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + P1 ) << 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + P2 ) << 1;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + P3 ) << 1;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + P4 ) << 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + P5 ) << 2;$/;"	d
SP	sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s	/^	SP = ( SP + SP ) << 1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s	/^	SP = R6;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s	/^	SP = I2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	SP = I2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s	/^	SP = L1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s	/^	SP = M3;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = B0;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = B1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = B2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = B3;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = I0;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = I1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = I2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = I3;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = L0;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = L1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = L2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = L3;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = M0;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = M1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = M2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_imlb_pr.s	/^	SP = M3;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	SP = B2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	SP = M1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	SP = M2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s	/^	SP = P5;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	SP = R0;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	SP = R1;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	SP = R2;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	SP = R5;$/;"	d
SP	sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s	/^	SP = R6;$/;"	d
SP	sim/testsuite/sim/bfin/se_kills2.S	/^SP = 0 (Z);$/;"	d
SP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^SP = R0;$/;"	d
SP	sim/testsuite/sim/bfin/stk.s	/^	SP = P0;$/;"	d
SP	sim/testsuite/sim/bfin/stk2.s	/^	SP = P0;$/;"	d
SP	sim/testsuite/sim/bfin/stk3.s	/^	SP = P0;$/;"	d
SP	sim/testsuite/sim/bfin/stk4.s	/^	SP = P0;$/;"	d
SP	sim/testsuite/sim/bfin/stk5.s	/^	SP = SP + P5;$/;"	d
SP	sim/testsuite/sim/bfin/usp.S	/^	SP = R5;$/;"	d
SP	sim/testsuite/sim/bfin/usp.S	/^	SP = R6;$/;"	d
SP	sim/v850/sim-main.h	123;"	d
SPACE	readline/chardefs.h	155;"	d
SPACE	readline/chardefs.h	157;"	d
SPAL	sim/v850/sim-main.h	275;"	d
SPAL_SPE	sim/v850/sim-main.h	295;"	d
SPAL_SPS	sim/v850/sim-main.h	296;"	d
SPAN	zlib/examples/zran.c	62;"	d	file:
SPARC32OBSD_UTHREAD_FP_OFFSET	gdb/sparc-obsd-tdep.c	148;"	d	file:
SPARC32OBSD_UTHREAD_PC_OFFSET	gdb/sparc-obsd-tdep.c	149;"	d	file:
SPARC32_CP0_REGISTERS	gdb/sparc-tdep.c	363;"	d	file:
SPARC32_CSR_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_CSR_REGNUM,		\/* %csr *\/$/;"	e	enum:sparc32_regnum
SPARC32_D0_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_D0_REGNUM = 0,	\/* %d0 *\/$/;"	e	enum:sparc32_pseudo_regnum
SPARC32_D30_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_D30_REGNUM		\/* %d30 *\/$/;"	e	enum:sparc32_pseudo_regnum
SPARC32_FPU_REGISTERS	gdb/sparc-tdep.c	358;"	d	file:
SPARC32_FSR_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_FSR_REGNUM,		\/* %fsr *\/$/;"	e	enum:sparc32_regnum
SPARC32_NPC_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_NPC_REGNUM,		\/* %npc *\/$/;"	e	enum:sparc32_regnum
SPARC32_NUM_PSEUDO_REGS	gdb/sparc-tdep.c	390;"	d	file:
SPARC32_NUM_REGS	gdb/sparc-tdep.c	378;"	d	file:
SPARC32_PC_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_PC_REGNUM,		\/* %pc *\/$/;"	e	enum:sparc32_regnum
SPARC32_PSR_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_PSR_REGNUM,		\/* %psr *\/$/;"	e	enum:sparc32_regnum
SPARC32_TBR_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_TBR_REGNUM,		\/* %tbr *\/$/;"	e	enum:sparc32_regnum
SPARC32_WIM_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_WIM_REGNUM,		\/* %wim *\/$/;"	e	enum:sparc32_regnum
SPARC32_Y_REGNUM	gdb/sparc-tdep.h	/^  SPARC32_Y_REGNUM		\/* %y *\/$/;"	e	enum:sparc32_regnum
SPARC64OBSD_UTHREAD_FP_OFFSET	gdb/sparc64-obsd-tdep.c	319;"	d	file:
SPARC64OBSD_UTHREAD_PC_OFFSET	gdb/sparc64-obsd-tdep.c	320;"	d	file:
SPARC64_ASI_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_ASI_REGNUM,		\/* %asi *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_CCR_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_CCR_REGNUM,		\/* %ccr *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_CP0_REGISTERS	gdb/sparc64-tdep.c	765;"	d	file:
SPARC64_CWP_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_CWP_REGNUM = 0,	\/* %cwp *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_D0_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_D0_REGNUM,		\/* %d0 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_D10_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_D10_REGNUM		\/* %d10 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_D30_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_D30_REGNUM		\/* %d30 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_D32_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_D32_REGNUM		\/* %d32 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_D62_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_D62_REGNUM		\/* %d62 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_F32_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_F32_REGNUM		\/* %f32 *\/$/;"	e	enum:sparc64_regnum
SPARC64_F62_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_F62_REGNUM		\/* %f62 *\/$/;"	e	enum:sparc64_regnum
SPARC64_FPRS_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_FPRS_REGNUM,		\/* %fprs *\/$/;"	e	enum:sparc64_regnum
SPARC64_FPU_REGISTERS	gdb/sparc64-tdep.c	758;"	d	file:
SPARC64_FSR_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_FSR_REGNUM,		\/* %fsr *\/$/;"	e	enum:sparc64_regnum
SPARC64_NPC_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_NPC_REGNUM,		\/* %npc *\/$/;"	e	enum:sparc64_regnum
SPARC64_NUM_PSEUDO_REGS	gdb/sparc64-tdep.c	803;"	d	file:
SPARC64_NUM_REGS	gdb/sparc64-tdep.c	784;"	d	file:
SPARC64_PC_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_PC_REGNUM,		\/* %pc *\/$/;"	e	enum:sparc64_regnum
SPARC64_PSTATE_AG	gdb/sparc64-tdep.h	89;"	d
SPARC64_PSTATE_AM	gdb/sparc64-tdep.h	92;"	d
SPARC64_PSTATE_CLE	gdb/sparc64-tdep.h	96;"	d
SPARC64_PSTATE_IE	gdb/sparc64-tdep.h	90;"	d
SPARC64_PSTATE_PEF	gdb/sparc64-tdep.h	93;"	d
SPARC64_PSTATE_PID0	gdb/sparc64-tdep.h	97;"	d
SPARC64_PSTATE_PID1	gdb/sparc64-tdep.h	98;"	d
SPARC64_PSTATE_PRIV	gdb/sparc64-tdep.h	91;"	d
SPARC64_PSTATE_RED	gdb/sparc64-tdep.h	94;"	d
SPARC64_PSTATE_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_PSTATE_REGNUM,	\/* %pstate *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_PSTATE_TLE	gdb/sparc64-tdep.h	95;"	d
SPARC64_Q0_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Q0_REGNUM,		\/* %q0 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_Q28_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Q28_REGNUM		\/* %q28 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_Q32_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Q32_REGNUM		\/* %q32 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_Q60_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Q60_REGNUM		\/* %q60 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_Q8_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Q8_REGNUM		\/* %q8 *\/$/;"	e	enum:sparc64_pseudo_regnum
SPARC64_STATE_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_STATE_REGNUM,$/;"	e	enum:sparc64_regnum
SPARC64_TDEP_H	gdb/sparc64-tdep.h	21;"	d
SPARC64_WCOOKIE_OFFSET	bfd/netbsd-core.c	42;"	d	file:
SPARC64_Y_REGNUM	gdb/sparc64-tdep.h	/^  SPARC64_Y_REGNUM,		\/* %y *\/$/;"	e	enum:sparc64_regnum
SPARC_CONTROL_REGS_NUM	gdb/gdbserver/linux-sparc-low.c	40;"	d	file:
SPARC_CORE_REGISTERS	gdb/sparc-tdep.h	23;"	d
SPARC_ELF_BUILD_PLT_ENTRY	bfd/elfxx-sparc.c	1007;"	d	file:
SPARC_ELF_DATA	bfd/elf-bfd.h	/^  SPARC_ELF_DATA,$/;"	e	enum:elf_target_id
SPARC_ELF_DTPMOD_RELOC	bfd/elfxx-sparc.c	1001;"	d	file:
SPARC_ELF_DTPOFF_RELOC	bfd/elfxx-sparc.c	998;"	d	file:
SPARC_ELF_PUT_WORD	bfd/elfxx-sparc.c	983;"	d	file:
SPARC_ELF_RELA_BYTES	bfd/elfxx-sparc.c	995;"	d	file:
SPARC_ELF_R_INFO	bfd/elfxx-sparc.c	986;"	d	file:
SPARC_ELF_R_SYMNDX	bfd/elfxx-sparc.c	989;"	d	file:
SPARC_ELF_R_TYPE	bfd/elfxx-sparc.c	650;"	d	file:
SPARC_ELF_TPOFF_RELOC	bfd/elfxx-sparc.c	1004;"	d	file:
SPARC_ELF_WORD_BYTES	bfd/elfxx-sparc.c	992;"	d	file:
SPARC_F0_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F0_REGNUM,		\/* %f0 *\/$/;"	e	enum:sparc_regnum
SPARC_F1_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F1_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F2_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F2_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F31_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F31_REGNUM		\/* %f31 *\/$/;"	e	enum:sparc_regnum
SPARC_F3_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F3_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F4_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F4_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F5_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F5_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F6_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F6_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_F7_REGNUM	gdb/sparc-tdep.h	/^  SPARC_F7_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_FP_REGNUM	gdb/sparc-tdep.h	/^  SPARC_FP_REGNUM,		\/* %fp (%i6) *\/$/;"	e	enum:sparc_regnum
SPARC_F_REGS_NUM	gdb/gdbserver/linux-sparc-low.c	39;"	d	file:
SPARC_G0_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G0_REGNUM = 0,		\/* %g0 *\/$/;"	e	enum:sparc_regnum
SPARC_G1_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G1_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G2_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G2_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G3_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G3_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G4_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G4_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G5_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G5_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G6_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G6_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_G7_REGNUM	gdb/sparc-tdep.h	/^  SPARC_G7_REGNUM,		\/* %g7 *\/$/;"	e	enum:sparc_regnum
SPARC_I0_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I0_REGNUM,		\/* %i0 *\/$/;"	e	enum:sparc_regnum
SPARC_I1_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I1_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_I2_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I2_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_I3_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I3_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_I4_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I4_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_I5_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I5_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_I7_REGNUM	gdb/sparc-tdep.h	/^  SPARC_I7_REGNUM,		\/* %i7 *\/$/;"	e	enum:sparc_regnum
SPARC_INSN_BYTES	bfd/elfxx-sparc.c	673;"	d	file:
SPARC_L0_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L0_REGNUM,		\/* %l0 *\/$/;"	e	enum:sparc_regnum
SPARC_L1_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L1_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L2_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L2_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L3_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L3_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L4_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L4_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L5_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L5_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L6_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L6_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_L7_REGNUM	gdb/sparc-tdep.h	/^  SPARC_L7_REGNUM,		\/* %l7 *\/$/;"	e	enum:sparc_regnum
SPARC_LINUX_SIGBUS	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGBUS = 10,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGCHLD	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGCHLD = 20,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGCONT	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGCONT = 19,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGEMT	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGEMT = 7,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGIO	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGIO = 23,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGLOST	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGLOST = 29,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGPOLL	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGPOLL = SPARC_LINUX_SIGIO,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGPWR	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGPWR = SPARC_LINUX_SIGLOST,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGSTOP	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGSTOP = 17,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGSYS	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGSYS = 12,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGTSTP	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGTSTP = 18,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGURG	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGURG = 16,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGUSR1	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGUSR1 = 30,$/;"	e	enum:__anon1737	file:
SPARC_LINUX_SIGUSR2	gdb/sparc-linux-tdep.c	/^    SPARC_LINUX_SIGUSR2 = 31,$/;"	e	enum:__anon1737	file:
SPARC_NAT_H	gdb/sparc-nat.h	21;"	d
SPARC_NOP	bfd/elfxx-sparc.c	671;"	d	file:
SPARC_O0_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O0_REGNUM,		\/* %o0 *\/$/;"	e	enum:sparc_regnum
SPARC_O1_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O1_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_O2_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O2_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_O3_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O3_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_O4_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O4_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_O5_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O5_REGNUM,$/;"	e	enum:sparc_regnum
SPARC_O7_REGNUM	gdb/sparc-tdep.h	/^  SPARC_O7_REGNUM,		\/* %o7 *\/$/;"	e	enum:sparc_regnum
SPARC_OPCODE_ARCH_BAD	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_BAD  \/* Error return from sparc_opcode_lookup_arch.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_LEON	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_LEON,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_M8	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_M8,  \/* V9 with OSA2017 and M8 additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_MASK	include/opcode/sparc.h	69;"	d
SPARC_OPCODE_ARCH_MAX	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_MAX = SPARC_OPCODE_ARCH_M8,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_SPARCLET	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_SPARCLET,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_SPARCLITE	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_SPARCLITE,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V6	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V6 = 0,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V7	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V7,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V8	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V8,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9,$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9A	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9A, \/* V9 with ultrasparc additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9B	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9B, \/* V9 with ultrasparc and cheetah additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9C	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9C, \/* V9 with UA2005 and T1 additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9D	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9D, \/* V9 with UA2007 and T3 additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9E	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9E, \/* V9 with OSA2011 and T4 additions modulus integer multiply-add.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9M	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9M, \/* V9 with OSA2015 and M7 additions.  *\/$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9V	include/opcode/sparc.h	/^  SPARC_OPCODE_ARCH_V9V, \/* V9 with OSA2011 and T4 additions, integer$/;"	e	enum:sparc_opcode_arch_val
SPARC_OPCODE_ARCH_V9_P	include/opcode/sparc.h	72;"	d
SPARC_OPCODE_CONFLICT_P	include/opcode/sparc.h	100;"	d
SPARC_OPCODE_SUPPORTED	include/opcode/sparc.h	96;"	d
SPARC_RAVENSCAR_THREAD_H	gdb/sparc-ravenscar-thread.h	21;"	d
SPARC_R_REGS_NUM	gdb/gdbserver/linux-sparc-low.c	38;"	d	file:
SPARC_SP_REGNUM	gdb/sparc-tdep.h	/^  SPARC_SP_REGNUM,		\/* %sp (%o6) *\/$/;"	e	enum:sparc_regnum
SPARC_TDEP_H	gdb/sparc-tdep.h	21;"	d
SPARC_WCOOKIE_OFFSET	bfd/netbsd-core.c	38;"	d	file:
SPAU	sim/v850/sim-main.h	276;"	d
SPC	sim/sh/interp.c	147;"	d	file:
SPCD	opcodes/alpha-opc.c	379;"	d	file:
SPCD_	opcodes/alpha-opc.c	377;"	d	file:
SPCD_MASK	opcodes/alpha-opc.c	378;"	d	file:
SPC_REGNUM	gdb/cris-tdep.c	/^  SPC_REGNUM  = 31,$/;"	e	enum:cris_regnums	file:
SPC_REGNUM	gdb/sh-tdep.h	/^    SPC_REGNUM = 42,$/;"	e	enum:__anon1841
SPE	sim/bfin/dv-bfin_spi.h	40;"	d
SPE2_OPCD_SEGS	opcodes/ppc-dis.c	374;"	d	file:
SPE2_XOP	include/opcode/ppc.h	250;"	d
SPE2_XOP_TO_SEG	include/opcode/ppc.h	253;"	d
SPECIAL	opcodes/mips-formats.h	135;"	d
SPECIALARG	libdecnumber/decNumber.c	286;"	d	file:
SPECIALARGS	libdecnumber/decNumber.c	287;"	d	file:
SPECIALOP	include/opcode/dlx.h	25;"	d
SPECIAL_32_TO_16	bfd/elf32-nds32.c	7869;"	d	file:
SPECIAL_ADDR	sim/rl78/mem.c	305;"	d	file:
SPECIFIC_U_CONST16_FN	sim/cris/crisv32f.c	26;"	d	file:
SPECIFIC_U_CONST32_FN	sim/cris/crisv32f.c	27;"	d	file:
SPECIFIC_U_EXEC_FN	sim/cris/crisv32f.c	24;"	d	file:
SPECIFIC_U_MEM_FN	sim/cris/crisv32f.c	28;"	d	file:
SPECIFIC_U_MOVEM_FN	sim/cris/crisv32f.c	29;"	d	file:
SPECIFIC_U_SKIP4_FN	sim/cris/crisv32f.c	25;"	d	file:
SPEC_DATA_SECTION	bfd/mmo.c	226;"	d	file:
SPEED_TOLERANCE	gdb/ser-go32.c	55;"	d	file:
SPFI	opcodes/tic80-opc.c	379;"	d	file:
SPFP_PARAM	bfd/pef-traceback.h	140;"	d
SPI	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
SPIDX	sim/mips/sim-main.h	419;"	d
SPIF	sim/bfin/dv-bfin_spi.h	43;"	d
SPI_MIDDLE_BIT	sim/m68hc11/dv-m68hc11spi.c	235;"	d	file:
SPI_OFFSET	gdb/m32r-linux-tdep.c	345;"	d	file:
SPI_REGMAP	gdb/m32r-linux-nat.c	62;"	d	file:
SPI_REGNUM	gdb/m32r-tdep.h	/^  SPI_REGNUM = 19,$/;"	e	enum:m32r_regnum
SPI_REGNUM	sim/m32r/m32r-sim.h	26;"	d
SPI_START_BIT	sim/m68hc11/dv-m68hc11spi.c	234;"	d	file:
SPI_START_BYTE	sim/m68hc11/dv-m68hc11spi.c	233;"	d	file:
SPLICE	gdb/testsuite/gdb.base/macscp1.c	3;"	d	file:
SPLICE	gdb/testsuite/gdb.base/macscp4.h	/^SPLICE (macscp4_1_, MACSCP4_INCLUSION) ()$/;"	f
SPLICE	gdb/testsuite/gdb.base/macscp4.h	/^SPLICE (macscp4_2_, MACSCP4_INCLUSION) ()$/;"	f
SPOP	opcodes/rl78-decode.c	136;"	d	file:
SPR	opcodes/ppc-opc.c	2300;"	d	file:
SPRBAT	opcodes/ppc-opc.c	2307;"	d	file:
SPRBAT_MASK	opcodes/ppc-opc.c	2308;"	d	file:
SPREG	opcodes/bfin-dis.c	663;"	d	file:
SPREG	sim/bfin/bfin-sim.h	112;"	d
SPREG	sim/ppc/registers.h	323;"	d
SPREG_INLINE	sim/ppc/std-config.h	532;"	d
SPRG	opcodes/ppc-opc.c	2312;"	d	file:
SPRGROUP_D	sim/testsuite/sim/or1k/spr-defs.h	31;"	d
SPRGROUP_DC	sim/testsuite/sim/or1k/spr-defs.h	28;"	d
SPRGROUP_DMMU	sim/testsuite/sim/or1k/spr-defs.h	26;"	d
SPRGROUP_FP	sim/testsuite/sim/or1k/spr-defs.h	36;"	d
SPRGROUP_IC	sim/testsuite/sim/or1k/spr-defs.h	29;"	d
SPRGROUP_IMMU	sim/testsuite/sim/or1k/spr-defs.h	27;"	d
SPRGROUP_MAC	sim/testsuite/sim/or1k/spr-defs.h	30;"	d
SPRGROUP_PC	sim/testsuite/sim/or1k/spr-defs.h	32;"	d
SPRGROUP_PIC	sim/testsuite/sim/or1k/spr-defs.h	34;"	d
SPRGROUP_PM	sim/testsuite/sim/or1k/spr-defs.h	33;"	d
SPRGROUP_SYS	sim/testsuite/sim/or1k/spr-defs.h	25;"	d
SPRGROUP_TT	sim/testsuite/sim/or1k/spr-defs.h	35;"	d
SPR_0_	sim/ppc/idecode_fields.h	70;"	d
SPR_0_4_	sim/ppc/idecode_fields.h	69;"	d
SPR_5_9_	sim/ppc/idecode_fields.h	68;"	d
SPR_ADDR	sim/or1k/or1k-sim.h	51;"	d
SPR_CPUCFGR	sim/testsuite/sim/or1k/spr-defs.h	41;"	d
SPR_DCBFR	sim/testsuite/sim/or1k/spr-defs.h	80;"	d
SPR_DCBIR	sim/testsuite/sim/or1k/spr-defs.h	81;"	d
SPR_DCBLR	sim/testsuite/sim/or1k/spr-defs.h	83;"	d
SPR_DCBPR	sim/testsuite/sim/or1k/spr-defs.h	79;"	d
SPR_DCBWR	sim/testsuite/sim/or1k/spr-defs.h	82;"	d
SPR_DCCFGR	sim/testsuite/sim/or1k/spr-defs.h	44;"	d
SPR_DCCR	sim/testsuite/sim/or1k/spr-defs.h	78;"	d
SPR_DCFGR	sim/testsuite/sim/or1k/spr-defs.h	46;"	d
SPR_DCR_BASE	sim/testsuite/sim/or1k/spr-defs.h	84;"	d
SPR_DCR_LAST	sim/testsuite/sim/or1k/spr-defs.h	85;"	d
SPR_DEFS_H	sim/testsuite/sim/or1k/spr-defs.h	19;"	d
SPR_DMMUCFGR	sim/testsuite/sim/or1k/spr-defs.h	42;"	d
SPR_DMMUCR	sim/testsuite/sim/or1k/spr-defs.h	61;"	d
SPR_DMMUPR	sim/testsuite/sim/or1k/spr-defs.h	62;"	d
SPR_DTLBEIR	sim/testsuite/sim/or1k/spr-defs.h	63;"	d
SPR_DTLBMR_BASE	sim/testsuite/sim/or1k/spr-defs.h	64;"	d
SPR_DTLBMR_LAST	sim/testsuite/sim/or1k/spr-defs.h	65;"	d
SPR_DTLBTR_BASE	sim/testsuite/sim/or1k/spr-defs.h	66;"	d
SPR_DTLBTR_LAST	sim/testsuite/sim/or1k/spr-defs.h	67;"	d
SPR_EEAR_BASE	sim/testsuite/sim/or1k/spr-defs.h	54;"	d
SPR_EEAR_LAST	sim/testsuite/sim/or1k/spr-defs.h	55;"	d
SPR_EPCR_BASE	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	MOVE_TO_SPR SPR_EPCR_BASE, ZERO_R0$/;"	v
SPR_EPCR_BASE	sim/testsuite/sim/or1k/spr-defs.h	52;"	d
SPR_EPCR_LAST	sim/testsuite/sim/or1k/spr-defs.h	53;"	d
SPR_ESR_BASE	sim/testsuite/sim/or1k/spr-defs.h	56;"	d
SPR_ESR_LAST	sim/testsuite/sim/or1k/spr-defs.h	57;"	d
SPR_FIELD_LSBS	opcodes/or1k-desc.h	/^} SPR_FIELD_LSBS;$/;"	t	typeref:enum:spr_field_lsbs
SPR_FIELD_MASKS	opcodes/or1k-desc.h	/^} SPR_FIELD_MASKS;$/;"	t	typeref:enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_CGF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_CGF = 16, SPR_FIELD_MASK_SYS_CPUCFGR_OB32S = 32, SPR_FIELD_MASK_SYS_CPUCFGR_OB64S = 64, SPR_FIELD_MASK_SYS_CPUCFGR_OF32S = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_ND	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_OF64S = 256, SPR_FIELD_MASK_SYS_CPUCFGR_OV64S = 512, SPR_FIELD_MASK_SYS_CPUCFGR_ND = 1024, SPR_FIELD_MASK_SYS_SR_SM = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_NSGR	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_PMP = 512, SPR_FIELD_MASK_SYS_UPR_TTP = 1024, SPR_FIELD_MASK_SYS_UPR_CUP = 0xff000000, SPR_FIELD_MASK_SYS_CPUCFGR_NSGR = 15$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_OB32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_CGF = 16, SPR_FIELD_MASK_SYS_CPUCFGR_OB32S = 32, SPR_FIELD_MASK_SYS_CPUCFGR_OB64S = 64, SPR_FIELD_MASK_SYS_CPUCFGR_OF32S = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_OB64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_CGF = 16, SPR_FIELD_MASK_SYS_CPUCFGR_OB32S = 32, SPR_FIELD_MASK_SYS_CPUCFGR_OB64S = 64, SPR_FIELD_MASK_SYS_CPUCFGR_OF32S = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_OF32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_CGF = 16, SPR_FIELD_MASK_SYS_CPUCFGR_OB32S = 32, SPR_FIELD_MASK_SYS_CPUCFGR_OB64S = 64, SPR_FIELD_MASK_SYS_CPUCFGR_OF32S = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_OF64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_OF64S = 256, SPR_FIELD_MASK_SYS_CPUCFGR_OV64S = 512, SPR_FIELD_MASK_SYS_CPUCFGR_ND = 1024, SPR_FIELD_MASK_SYS_SR_SM = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_CPUCFGR_OV64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_OF64S = 256, SPR_FIELD_MASK_SYS_CPUCFGR_OV64S = 512, SPR_FIELD_MASK_SYS_CPUCFGR_ND = 1024, SPR_FIELD_MASK_SYS_SR_SM = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_DZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_IXF = 256, SPR_FIELD_MASK_SYS_FPCSR_IVF = 512, SPR_FIELD_MASK_SYS_FPCSR_INF = 1024, SPR_FIELD_MASK_SYS_FPCSR_DZF = 2048$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_FPEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_CID = 0xf0000000, SPR_FIELD_MASK_SYS_FPCSR_FPEE = 1, SPR_FIELD_MASK_SYS_FPCSR_RM = 6, SPR_FIELD_MASK_SYS_FPCSR_OVF = 8$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_INF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_IXF = 256, SPR_FIELD_MASK_SYS_FPCSR_IVF = 512, SPR_FIELD_MASK_SYS_FPCSR_INF = 1024, SPR_FIELD_MASK_SYS_FPCSR_DZF = 2048$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_IVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_IXF = 256, SPR_FIELD_MASK_SYS_FPCSR_IVF = 512, SPR_FIELD_MASK_SYS_FPCSR_INF = 1024, SPR_FIELD_MASK_SYS_FPCSR_DZF = 2048$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_IXF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_IXF = 256, SPR_FIELD_MASK_SYS_FPCSR_IVF = 512, SPR_FIELD_MASK_SYS_FPCSR_INF = 1024, SPR_FIELD_MASK_SYS_FPCSR_DZF = 2048$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_OVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_CID = 0xf0000000, SPR_FIELD_MASK_SYS_FPCSR_FPEE = 1, SPR_FIELD_MASK_SYS_FPCSR_RM = 6, SPR_FIELD_MASK_SYS_FPCSR_OVF = 8$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_QNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_UNF = 16, SPR_FIELD_MASK_SYS_FPCSR_SNF = 32, SPR_FIELD_MASK_SYS_FPCSR_QNF = 64, SPR_FIELD_MASK_SYS_FPCSR_ZF = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_RM	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_CID = 0xf0000000, SPR_FIELD_MASK_SYS_FPCSR_FPEE = 1, SPR_FIELD_MASK_SYS_FPCSR_RM = 6, SPR_FIELD_MASK_SYS_FPCSR_OVF = 8$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_SNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_UNF = 16, SPR_FIELD_MASK_SYS_FPCSR_SNF = 32, SPR_FIELD_MASK_SYS_FPCSR_QNF = 64, SPR_FIELD_MASK_SYS_FPCSR_ZF = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_UNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_UNF = 16, SPR_FIELD_MASK_SYS_FPCSR_SNF = 32, SPR_FIELD_MASK_SYS_FPCSR_QNF = 64, SPR_FIELD_MASK_SYS_FPCSR_ZF = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_FPCSR_ZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_FPCSR_UNF = 16, SPR_FIELD_MASK_SYS_FPCSR_SNF = 32, SPR_FIELD_MASK_SYS_FPCSR_QNF = 64, SPR_FIELD_MASK_SYS_FPCSR_ZF = 128$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_CE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DME = 32, SPR_FIELD_MASK_SYS_SR_IME = 64, SPR_FIELD_MASK_SYS_SR_LEE = 128, SPR_FIELD_MASK_SYS_SR_CE = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_CID	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_CID = 0xf0000000, SPR_FIELD_MASK_SYS_FPCSR_FPEE = 1, SPR_FIELD_MASK_SYS_FPCSR_RM = 6, SPR_FIELD_MASK_SYS_FPCSR_OVF = 8$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_CY	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_F = 512, SPR_FIELD_MASK_SYS_SR_CY = 1024, SPR_FIELD_MASK_SYS_SR_OV = 2048, SPR_FIELD_MASK_SYS_SR_OVE = 4096$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_DCE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_TEE = 2, SPR_FIELD_MASK_SYS_SR_IEE = 4, SPR_FIELD_MASK_SYS_SR_DCE = 8, SPR_FIELD_MASK_SYS_SR_ICE = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_DME	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DME = 32, SPR_FIELD_MASK_SYS_SR_IME = 64, SPR_FIELD_MASK_SYS_SR_LEE = 128, SPR_FIELD_MASK_SYS_SR_CE = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_DSX	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DSX = 8192, SPR_FIELD_MASK_SYS_SR_EPH = 16384, SPR_FIELD_MASK_SYS_SR_FO = 32768, SPR_FIELD_MASK_SYS_SR_SUMRA = 65536$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_EPH	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DSX = 8192, SPR_FIELD_MASK_SYS_SR_EPH = 16384, SPR_FIELD_MASK_SYS_SR_FO = 32768, SPR_FIELD_MASK_SYS_SR_SUMRA = 65536$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_F	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_F = 512, SPR_FIELD_MASK_SYS_SR_CY = 1024, SPR_FIELD_MASK_SYS_SR_OV = 2048, SPR_FIELD_MASK_SYS_SR_OVE = 4096$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_FO	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DSX = 8192, SPR_FIELD_MASK_SYS_SR_EPH = 16384, SPR_FIELD_MASK_SYS_SR_FO = 32768, SPR_FIELD_MASK_SYS_SR_SUMRA = 65536$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_ICE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_TEE = 2, SPR_FIELD_MASK_SYS_SR_IEE = 4, SPR_FIELD_MASK_SYS_SR_DCE = 8, SPR_FIELD_MASK_SYS_SR_ICE = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_IEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_TEE = 2, SPR_FIELD_MASK_SYS_SR_IEE = 4, SPR_FIELD_MASK_SYS_SR_DCE = 8, SPR_FIELD_MASK_SYS_SR_ICE = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_IME	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DME = 32, SPR_FIELD_MASK_SYS_SR_IME = 64, SPR_FIELD_MASK_SYS_SR_LEE = 128, SPR_FIELD_MASK_SYS_SR_CE = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_LEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DME = 32, SPR_FIELD_MASK_SYS_SR_IME = 64, SPR_FIELD_MASK_SYS_SR_LEE = 128, SPR_FIELD_MASK_SYS_SR_CE = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_OV	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_F = 512, SPR_FIELD_MASK_SYS_SR_CY = 1024, SPR_FIELD_MASK_SYS_SR_OV = 2048, SPR_FIELD_MASK_SYS_SR_OVE = 4096$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_OVE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_F = 512, SPR_FIELD_MASK_SYS_SR_CY = 1024, SPR_FIELD_MASK_SYS_SR_OV = 2048, SPR_FIELD_MASK_SYS_SR_OVE = 4096$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_SM	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_CPUCFGR_OF64S = 256, SPR_FIELD_MASK_SYS_CPUCFGR_OV64S = 512, SPR_FIELD_MASK_SYS_CPUCFGR_ND = 1024, SPR_FIELD_MASK_SYS_SR_SM = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_SUMRA	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_DSX = 8192, SPR_FIELD_MASK_SYS_SR_EPH = 16384, SPR_FIELD_MASK_SYS_SR_FO = 32768, SPR_FIELD_MASK_SYS_SR_SUMRA = 65536$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_SR_TEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_SR_TEE = 2, SPR_FIELD_MASK_SYS_SR_IEE = 4, SPR_FIELD_MASK_SYS_SR_DCE = 8, SPR_FIELD_MASK_SYS_SR_ICE = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_CUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_PMP = 512, SPR_FIELD_MASK_SYS_UPR_TTP = 1024, SPR_FIELD_MASK_SYS_UPR_CUP = 0xff000000, SPR_FIELD_MASK_SYS_CPUCFGR_NSGR = 15$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_DCP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_DCP = 2, SPR_FIELD_MASK_SYS_UPR_ICP = 4, SPR_FIELD_MASK_SYS_UPR_DMP = 8, SPR_FIELD_MASK_SYS_UPR_MP = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_DMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_DCP = 2, SPR_FIELD_MASK_SYS_UPR_ICP = 4, SPR_FIELD_MASK_SYS_UPR_DMP = 8, SPR_FIELD_MASK_SYS_UPR_MP = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_DUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_IMP = 32, SPR_FIELD_MASK_SYS_UPR_DUP = 64, SPR_FIELD_MASK_SYS_UPR_PCUP = 128, SPR_FIELD_MASK_SYS_UPR_PICP = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_ICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_DCP = 2, SPR_FIELD_MASK_SYS_UPR_ICP = 4, SPR_FIELD_MASK_SYS_UPR_DMP = 8, SPR_FIELD_MASK_SYS_UPR_MP = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_IMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_IMP = 32, SPR_FIELD_MASK_SYS_UPR_DUP = 64, SPR_FIELD_MASK_SYS_UPR_PCUP = 128, SPR_FIELD_MASK_SYS_UPR_PICP = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_MP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_DCP = 2, SPR_FIELD_MASK_SYS_UPR_ICP = 4, SPR_FIELD_MASK_SYS_UPR_DMP = 8, SPR_FIELD_MASK_SYS_UPR_MP = 16$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_PCUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_IMP = 32, SPR_FIELD_MASK_SYS_UPR_DUP = 64, SPR_FIELD_MASK_SYS_UPR_PCUP = 128, SPR_FIELD_MASK_SYS_UPR_PICP = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_PICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_IMP = 32, SPR_FIELD_MASK_SYS_UPR_DUP = 64, SPR_FIELD_MASK_SYS_UPR_PCUP = 128, SPR_FIELD_MASK_SYS_UPR_PICP = 256$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_PMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_PMP = 512, SPR_FIELD_MASK_SYS_UPR_TTP = 1024, SPR_FIELD_MASK_SYS_UPR_CUP = 0xff000000, SPR_FIELD_MASK_SYS_CPUCFGR_NSGR = 15$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_TTP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MASK_SYS_UPR_PMP = 512, SPR_FIELD_MASK_SYS_UPR_TTP = 1024, SPR_FIELD_MASK_SYS_UPR_CUP = 0xff000000, SPR_FIELD_MASK_SYS_CPUCFGR_NSGR = 15$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_UPR_UP	opcodes/or1k-desc.h	/^  SPR_FIELD_MASK_SYS_VR_REV = 63, SPR_FIELD_MASK_SYS_VR_CFG = 16711680, SPR_FIELD_MASK_SYS_VR_VER = 0xff000000, SPR_FIELD_MASK_SYS_UPR_UP = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_VR_CFG	opcodes/or1k-desc.h	/^  SPR_FIELD_MASK_SYS_VR_REV = 63, SPR_FIELD_MASK_SYS_VR_CFG = 16711680, SPR_FIELD_MASK_SYS_VR_VER = 0xff000000, SPR_FIELD_MASK_SYS_UPR_UP = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_VR_REV	opcodes/or1k-desc.h	/^  SPR_FIELD_MASK_SYS_VR_REV = 63, SPR_FIELD_MASK_SYS_VR_CFG = 16711680, SPR_FIELD_MASK_SYS_VR_VER = 0xff000000, SPR_FIELD_MASK_SYS_UPR_UP = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MASK_SYS_VR_VER	opcodes/or1k-desc.h	/^  SPR_FIELD_MASK_SYS_VR_REV = 63, SPR_FIELD_MASK_SYS_VR_CFG = 16711680, SPR_FIELD_MASK_SYS_VR_VER = 0xff000000, SPR_FIELD_MASK_SYS_UPR_UP = 1$/;"	e	enum:spr_field_masks
SPR_FIELD_MSBS	opcodes/or1k-desc.h	/^} SPR_FIELD_MSBS;$/;"	t	typeref:enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_CGF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_CGF = 4, SPR_FIELD_MSB_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_MSB_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_MSB_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_ND	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_MSB_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_MSB_SYS_CPUCFGR_ND = 10, SPR_FIELD_MSB_SYS_SR_SM = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_NSGR	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_PMP = 9, SPR_FIELD_MSB_SYS_UPR_TTP = 10, SPR_FIELD_MSB_SYS_UPR_CUP = 31, SPR_FIELD_MSB_SYS_CPUCFGR_NSGR = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_OB32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_CGF = 4, SPR_FIELD_MSB_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_MSB_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_MSB_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_OB64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_CGF = 4, SPR_FIELD_MSB_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_MSB_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_MSB_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_OF32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_CGF = 4, SPR_FIELD_MSB_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_MSB_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_MSB_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_OF64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_MSB_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_MSB_SYS_CPUCFGR_ND = 10, SPR_FIELD_MSB_SYS_SR_SM = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_CPUCFGR_OV64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_MSB_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_MSB_SYS_CPUCFGR_ND = 10, SPR_FIELD_MSB_SYS_SR_SM = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_DZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_IXF = 8, SPR_FIELD_MSB_SYS_FPCSR_IVF = 9, SPR_FIELD_MSB_SYS_FPCSR_INF = 10, SPR_FIELD_MSB_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_FPEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_CID = 31, SPR_FIELD_MSB_SYS_FPCSR_FPEE = 0, SPR_FIELD_MSB_SYS_FPCSR_RM = 2, SPR_FIELD_MSB_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_INF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_IXF = 8, SPR_FIELD_MSB_SYS_FPCSR_IVF = 9, SPR_FIELD_MSB_SYS_FPCSR_INF = 10, SPR_FIELD_MSB_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_IVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_IXF = 8, SPR_FIELD_MSB_SYS_FPCSR_IVF = 9, SPR_FIELD_MSB_SYS_FPCSR_INF = 10, SPR_FIELD_MSB_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_IXF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_IXF = 8, SPR_FIELD_MSB_SYS_FPCSR_IVF = 9, SPR_FIELD_MSB_SYS_FPCSR_INF = 10, SPR_FIELD_MSB_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_OVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_CID = 31, SPR_FIELD_MSB_SYS_FPCSR_FPEE = 0, SPR_FIELD_MSB_SYS_FPCSR_RM = 2, SPR_FIELD_MSB_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_QNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_UNF = 4, SPR_FIELD_MSB_SYS_FPCSR_SNF = 5, SPR_FIELD_MSB_SYS_FPCSR_QNF = 6, SPR_FIELD_MSB_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_RM	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_CID = 31, SPR_FIELD_MSB_SYS_FPCSR_FPEE = 0, SPR_FIELD_MSB_SYS_FPCSR_RM = 2, SPR_FIELD_MSB_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_SNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_UNF = 4, SPR_FIELD_MSB_SYS_FPCSR_SNF = 5, SPR_FIELD_MSB_SYS_FPCSR_QNF = 6, SPR_FIELD_MSB_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_UNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_UNF = 4, SPR_FIELD_MSB_SYS_FPCSR_SNF = 5, SPR_FIELD_MSB_SYS_FPCSR_QNF = 6, SPR_FIELD_MSB_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_FPCSR_ZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_FPCSR_UNF = 4, SPR_FIELD_MSB_SYS_FPCSR_SNF = 5, SPR_FIELD_MSB_SYS_FPCSR_QNF = 6, SPR_FIELD_MSB_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_CE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DME = 5, SPR_FIELD_MSB_SYS_SR_IME = 6, SPR_FIELD_MSB_SYS_SR_LEE = 7, SPR_FIELD_MSB_SYS_SR_CE = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_CID	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_CID = 31, SPR_FIELD_MSB_SYS_FPCSR_FPEE = 0, SPR_FIELD_MSB_SYS_FPCSR_RM = 2, SPR_FIELD_MSB_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_CY	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_F = 9, SPR_FIELD_MSB_SYS_SR_CY = 10, SPR_FIELD_MSB_SYS_SR_OV = 11, SPR_FIELD_MSB_SYS_SR_OVE = 12$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_DCE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_TEE = 1, SPR_FIELD_MSB_SYS_SR_IEE = 2, SPR_FIELD_MSB_SYS_SR_DCE = 3, SPR_FIELD_MSB_SYS_SR_ICE = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_DME	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DME = 5, SPR_FIELD_MSB_SYS_SR_IME = 6, SPR_FIELD_MSB_SYS_SR_LEE = 7, SPR_FIELD_MSB_SYS_SR_CE = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_DSX	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DSX = 13, SPR_FIELD_MSB_SYS_SR_EPH = 14, SPR_FIELD_MSB_SYS_SR_FO = 15, SPR_FIELD_MSB_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_EPH	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DSX = 13, SPR_FIELD_MSB_SYS_SR_EPH = 14, SPR_FIELD_MSB_SYS_SR_FO = 15, SPR_FIELD_MSB_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_F	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_F = 9, SPR_FIELD_MSB_SYS_SR_CY = 10, SPR_FIELD_MSB_SYS_SR_OV = 11, SPR_FIELD_MSB_SYS_SR_OVE = 12$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_FO	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DSX = 13, SPR_FIELD_MSB_SYS_SR_EPH = 14, SPR_FIELD_MSB_SYS_SR_FO = 15, SPR_FIELD_MSB_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_ICE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_TEE = 1, SPR_FIELD_MSB_SYS_SR_IEE = 2, SPR_FIELD_MSB_SYS_SR_DCE = 3, SPR_FIELD_MSB_SYS_SR_ICE = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_IEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_TEE = 1, SPR_FIELD_MSB_SYS_SR_IEE = 2, SPR_FIELD_MSB_SYS_SR_DCE = 3, SPR_FIELD_MSB_SYS_SR_ICE = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_IME	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DME = 5, SPR_FIELD_MSB_SYS_SR_IME = 6, SPR_FIELD_MSB_SYS_SR_LEE = 7, SPR_FIELD_MSB_SYS_SR_CE = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_LEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DME = 5, SPR_FIELD_MSB_SYS_SR_IME = 6, SPR_FIELD_MSB_SYS_SR_LEE = 7, SPR_FIELD_MSB_SYS_SR_CE = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_OV	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_F = 9, SPR_FIELD_MSB_SYS_SR_CY = 10, SPR_FIELD_MSB_SYS_SR_OV = 11, SPR_FIELD_MSB_SYS_SR_OVE = 12$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_OVE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_F = 9, SPR_FIELD_MSB_SYS_SR_CY = 10, SPR_FIELD_MSB_SYS_SR_OV = 11, SPR_FIELD_MSB_SYS_SR_OVE = 12$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_SM	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_MSB_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_MSB_SYS_CPUCFGR_ND = 10, SPR_FIELD_MSB_SYS_SR_SM = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_SUMRA	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_DSX = 13, SPR_FIELD_MSB_SYS_SR_EPH = 14, SPR_FIELD_MSB_SYS_SR_FO = 15, SPR_FIELD_MSB_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_SR_TEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_SR_TEE = 1, SPR_FIELD_MSB_SYS_SR_IEE = 2, SPR_FIELD_MSB_SYS_SR_DCE = 3, SPR_FIELD_MSB_SYS_SR_ICE = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_CUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_PMP = 9, SPR_FIELD_MSB_SYS_UPR_TTP = 10, SPR_FIELD_MSB_SYS_UPR_CUP = 31, SPR_FIELD_MSB_SYS_CPUCFGR_NSGR = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_DCP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_DCP = 1, SPR_FIELD_MSB_SYS_UPR_ICP = 2, SPR_FIELD_MSB_SYS_UPR_DMP = 3, SPR_FIELD_MSB_SYS_UPR_MP = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_DMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_DCP = 1, SPR_FIELD_MSB_SYS_UPR_ICP = 2, SPR_FIELD_MSB_SYS_UPR_DMP = 3, SPR_FIELD_MSB_SYS_UPR_MP = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_DUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_IMP = 5, SPR_FIELD_MSB_SYS_UPR_DUP = 6, SPR_FIELD_MSB_SYS_UPR_PCUP = 7, SPR_FIELD_MSB_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_ICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_DCP = 1, SPR_FIELD_MSB_SYS_UPR_ICP = 2, SPR_FIELD_MSB_SYS_UPR_DMP = 3, SPR_FIELD_MSB_SYS_UPR_MP = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_IMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_IMP = 5, SPR_FIELD_MSB_SYS_UPR_DUP = 6, SPR_FIELD_MSB_SYS_UPR_PCUP = 7, SPR_FIELD_MSB_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_MP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_DCP = 1, SPR_FIELD_MSB_SYS_UPR_ICP = 2, SPR_FIELD_MSB_SYS_UPR_DMP = 3, SPR_FIELD_MSB_SYS_UPR_MP = 4$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_PCUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_IMP = 5, SPR_FIELD_MSB_SYS_UPR_DUP = 6, SPR_FIELD_MSB_SYS_UPR_PCUP = 7, SPR_FIELD_MSB_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_PICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_IMP = 5, SPR_FIELD_MSB_SYS_UPR_DUP = 6, SPR_FIELD_MSB_SYS_UPR_PCUP = 7, SPR_FIELD_MSB_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_PMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_PMP = 9, SPR_FIELD_MSB_SYS_UPR_TTP = 10, SPR_FIELD_MSB_SYS_UPR_CUP = 31, SPR_FIELD_MSB_SYS_CPUCFGR_NSGR = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_TTP	opcodes/or1k-desc.h	/^ , SPR_FIELD_MSB_SYS_UPR_PMP = 9, SPR_FIELD_MSB_SYS_UPR_TTP = 10, SPR_FIELD_MSB_SYS_UPR_CUP = 31, SPR_FIELD_MSB_SYS_CPUCFGR_NSGR = 3$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_UPR_UP	opcodes/or1k-desc.h	/^  SPR_FIELD_MSB_SYS_VR_REV = 5, SPR_FIELD_MSB_SYS_VR_CFG = 23, SPR_FIELD_MSB_SYS_VR_VER = 31, SPR_FIELD_MSB_SYS_UPR_UP = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_VR_CFG	opcodes/or1k-desc.h	/^  SPR_FIELD_MSB_SYS_VR_REV = 5, SPR_FIELD_MSB_SYS_VR_CFG = 23, SPR_FIELD_MSB_SYS_VR_VER = 31, SPR_FIELD_MSB_SYS_UPR_UP = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_VR_REV	opcodes/or1k-desc.h	/^  SPR_FIELD_MSB_SYS_VR_REV = 5, SPR_FIELD_MSB_SYS_VR_CFG = 23, SPR_FIELD_MSB_SYS_VR_VER = 31, SPR_FIELD_MSB_SYS_UPR_UP = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_MSB_SYS_VR_VER	opcodes/or1k-desc.h	/^  SPR_FIELD_MSB_SYS_VR_REV = 5, SPR_FIELD_MSB_SYS_VR_CFG = 23, SPR_FIELD_MSB_SYS_VR_VER = 31, SPR_FIELD_MSB_SYS_UPR_UP = 0$/;"	e	enum:spr_field_msbs
SPR_FIELD_SIZE_SYS_CPUCFGR_CGF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_CGF = 4, SPR_FIELD_SIZE_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_SIZE_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_SIZE_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_ND	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_SIZE_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_SIZE_SYS_CPUCFGR_ND = 10, SPR_FIELD_SIZE_SYS_SR_SM = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_NSGR	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_PMP = 9, SPR_FIELD_SIZE_SYS_UPR_TTP = 10, SPR_FIELD_SIZE_SYS_UPR_CUP = 24, SPR_FIELD_SIZE_SYS_CPUCFGR_NSGR = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_OB32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_CGF = 4, SPR_FIELD_SIZE_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_SIZE_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_SIZE_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_OB64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_CGF = 4, SPR_FIELD_SIZE_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_SIZE_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_SIZE_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_OF32S	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_CGF = 4, SPR_FIELD_SIZE_SYS_CPUCFGR_OB32S = 5, SPR_FIELD_SIZE_SYS_CPUCFGR_OB64S = 6, SPR_FIELD_SIZE_SYS_CPUCFGR_OF32S = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_OF64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_SIZE_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_SIZE_SYS_CPUCFGR_ND = 10, SPR_FIELD_SIZE_SYS_SR_SM = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_CPUCFGR_OV64S	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_SIZE_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_SIZE_SYS_CPUCFGR_ND = 10, SPR_FIELD_SIZE_SYS_SR_SM = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_DZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_IXF = 8, SPR_FIELD_SIZE_SYS_FPCSR_IVF = 9, SPR_FIELD_SIZE_SYS_FPCSR_INF = 10, SPR_FIELD_SIZE_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_FPEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_CID = 28, SPR_FIELD_SIZE_SYS_FPCSR_FPEE = 0, SPR_FIELD_SIZE_SYS_FPCSR_RM = 1, SPR_FIELD_SIZE_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_INF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_IXF = 8, SPR_FIELD_SIZE_SYS_FPCSR_IVF = 9, SPR_FIELD_SIZE_SYS_FPCSR_INF = 10, SPR_FIELD_SIZE_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_IVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_IXF = 8, SPR_FIELD_SIZE_SYS_FPCSR_IVF = 9, SPR_FIELD_SIZE_SYS_FPCSR_INF = 10, SPR_FIELD_SIZE_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_IXF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_IXF = 8, SPR_FIELD_SIZE_SYS_FPCSR_IVF = 9, SPR_FIELD_SIZE_SYS_FPCSR_INF = 10, SPR_FIELD_SIZE_SYS_FPCSR_DZF = 11$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_OVF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_CID = 28, SPR_FIELD_SIZE_SYS_FPCSR_FPEE = 0, SPR_FIELD_SIZE_SYS_FPCSR_RM = 1, SPR_FIELD_SIZE_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_QNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_UNF = 4, SPR_FIELD_SIZE_SYS_FPCSR_SNF = 5, SPR_FIELD_SIZE_SYS_FPCSR_QNF = 6, SPR_FIELD_SIZE_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_RM	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_CID = 28, SPR_FIELD_SIZE_SYS_FPCSR_FPEE = 0, SPR_FIELD_SIZE_SYS_FPCSR_RM = 1, SPR_FIELD_SIZE_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_SNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_UNF = 4, SPR_FIELD_SIZE_SYS_FPCSR_SNF = 5, SPR_FIELD_SIZE_SYS_FPCSR_QNF = 6, SPR_FIELD_SIZE_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_UNF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_UNF = 4, SPR_FIELD_SIZE_SYS_FPCSR_SNF = 5, SPR_FIELD_SIZE_SYS_FPCSR_QNF = 6, SPR_FIELD_SIZE_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_FPCSR_ZF	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_FPCSR_UNF = 4, SPR_FIELD_SIZE_SYS_FPCSR_SNF = 5, SPR_FIELD_SIZE_SYS_FPCSR_QNF = 6, SPR_FIELD_SIZE_SYS_FPCSR_ZF = 7$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_CE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DME = 5, SPR_FIELD_SIZE_SYS_SR_IME = 6, SPR_FIELD_SIZE_SYS_SR_LEE = 7, SPR_FIELD_SIZE_SYS_SR_CE = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_CID	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_CID = 28, SPR_FIELD_SIZE_SYS_FPCSR_FPEE = 0, SPR_FIELD_SIZE_SYS_FPCSR_RM = 1, SPR_FIELD_SIZE_SYS_FPCSR_OVF = 3$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_CY	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_F = 9, SPR_FIELD_SIZE_SYS_SR_CY = 10, SPR_FIELD_SIZE_SYS_SR_OV = 11, SPR_FIELD_SIZE_SYS_SR_OVE = 12$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_DCE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_TEE = 1, SPR_FIELD_SIZE_SYS_SR_IEE = 2, SPR_FIELD_SIZE_SYS_SR_DCE = 3, SPR_FIELD_SIZE_SYS_SR_ICE = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_DME	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DME = 5, SPR_FIELD_SIZE_SYS_SR_IME = 6, SPR_FIELD_SIZE_SYS_SR_LEE = 7, SPR_FIELD_SIZE_SYS_SR_CE = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_DSX	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DSX = 13, SPR_FIELD_SIZE_SYS_SR_EPH = 14, SPR_FIELD_SIZE_SYS_SR_FO = 15, SPR_FIELD_SIZE_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_EPH	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DSX = 13, SPR_FIELD_SIZE_SYS_SR_EPH = 14, SPR_FIELD_SIZE_SYS_SR_FO = 15, SPR_FIELD_SIZE_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_F	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_F = 9, SPR_FIELD_SIZE_SYS_SR_CY = 10, SPR_FIELD_SIZE_SYS_SR_OV = 11, SPR_FIELD_SIZE_SYS_SR_OVE = 12$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_FO	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DSX = 13, SPR_FIELD_SIZE_SYS_SR_EPH = 14, SPR_FIELD_SIZE_SYS_SR_FO = 15, SPR_FIELD_SIZE_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_ICE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_TEE = 1, SPR_FIELD_SIZE_SYS_SR_IEE = 2, SPR_FIELD_SIZE_SYS_SR_DCE = 3, SPR_FIELD_SIZE_SYS_SR_ICE = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_IEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_TEE = 1, SPR_FIELD_SIZE_SYS_SR_IEE = 2, SPR_FIELD_SIZE_SYS_SR_DCE = 3, SPR_FIELD_SIZE_SYS_SR_ICE = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_IME	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DME = 5, SPR_FIELD_SIZE_SYS_SR_IME = 6, SPR_FIELD_SIZE_SYS_SR_LEE = 7, SPR_FIELD_SIZE_SYS_SR_CE = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_LEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DME = 5, SPR_FIELD_SIZE_SYS_SR_IME = 6, SPR_FIELD_SIZE_SYS_SR_LEE = 7, SPR_FIELD_SIZE_SYS_SR_CE = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_OV	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_F = 9, SPR_FIELD_SIZE_SYS_SR_CY = 10, SPR_FIELD_SIZE_SYS_SR_OV = 11, SPR_FIELD_SIZE_SYS_SR_OVE = 12$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_OVE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_F = 9, SPR_FIELD_SIZE_SYS_SR_CY = 10, SPR_FIELD_SIZE_SYS_SR_OV = 11, SPR_FIELD_SIZE_SYS_SR_OVE = 12$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_SM	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_CPUCFGR_OF64S = 8, SPR_FIELD_SIZE_SYS_CPUCFGR_OV64S = 9, SPR_FIELD_SIZE_SYS_CPUCFGR_ND = 10, SPR_FIELD_SIZE_SYS_SR_SM = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_SUMRA	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_DSX = 13, SPR_FIELD_SIZE_SYS_SR_EPH = 14, SPR_FIELD_SIZE_SYS_SR_FO = 15, SPR_FIELD_SIZE_SYS_SR_SUMRA = 16$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_SR_TEE	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_SR_TEE = 1, SPR_FIELD_SIZE_SYS_SR_IEE = 2, SPR_FIELD_SIZE_SYS_SR_DCE = 3, SPR_FIELD_SIZE_SYS_SR_ICE = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_CUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_PMP = 9, SPR_FIELD_SIZE_SYS_UPR_TTP = 10, SPR_FIELD_SIZE_SYS_UPR_CUP = 24, SPR_FIELD_SIZE_SYS_CPUCFGR_NSGR = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_DCP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_DCP = 1, SPR_FIELD_SIZE_SYS_UPR_ICP = 2, SPR_FIELD_SIZE_SYS_UPR_DMP = 3, SPR_FIELD_SIZE_SYS_UPR_MP = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_DMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_DCP = 1, SPR_FIELD_SIZE_SYS_UPR_ICP = 2, SPR_FIELD_SIZE_SYS_UPR_DMP = 3, SPR_FIELD_SIZE_SYS_UPR_MP = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_DUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_IMP = 5, SPR_FIELD_SIZE_SYS_UPR_DUP = 6, SPR_FIELD_SIZE_SYS_UPR_PCUP = 7, SPR_FIELD_SIZE_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_ICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_DCP = 1, SPR_FIELD_SIZE_SYS_UPR_ICP = 2, SPR_FIELD_SIZE_SYS_UPR_DMP = 3, SPR_FIELD_SIZE_SYS_UPR_MP = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_IMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_IMP = 5, SPR_FIELD_SIZE_SYS_UPR_DUP = 6, SPR_FIELD_SIZE_SYS_UPR_PCUP = 7, SPR_FIELD_SIZE_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_MP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_DCP = 1, SPR_FIELD_SIZE_SYS_UPR_ICP = 2, SPR_FIELD_SIZE_SYS_UPR_DMP = 3, SPR_FIELD_SIZE_SYS_UPR_MP = 4$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_PCUP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_IMP = 5, SPR_FIELD_SIZE_SYS_UPR_DUP = 6, SPR_FIELD_SIZE_SYS_UPR_PCUP = 7, SPR_FIELD_SIZE_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_PICP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_IMP = 5, SPR_FIELD_SIZE_SYS_UPR_DUP = 6, SPR_FIELD_SIZE_SYS_UPR_PCUP = 7, SPR_FIELD_SIZE_SYS_UPR_PICP = 8$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_PMP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_PMP = 9, SPR_FIELD_SIZE_SYS_UPR_TTP = 10, SPR_FIELD_SIZE_SYS_UPR_CUP = 24, SPR_FIELD_SIZE_SYS_CPUCFGR_NSGR = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_TTP	opcodes/or1k-desc.h	/^ , SPR_FIELD_SIZE_SYS_UPR_PMP = 9, SPR_FIELD_SIZE_SYS_UPR_TTP = 10, SPR_FIELD_SIZE_SYS_UPR_CUP = 24, SPR_FIELD_SIZE_SYS_CPUCFGR_NSGR = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_UPR_UP	opcodes/or1k-desc.h	/^  SPR_FIELD_SIZE_SYS_VR_REV = 0, SPR_FIELD_SIZE_SYS_VR_CFG = 16, SPR_FIELD_SIZE_SYS_VR_VER = 24, SPR_FIELD_SIZE_SYS_UPR_UP = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_VR_CFG	opcodes/or1k-desc.h	/^  SPR_FIELD_SIZE_SYS_VR_REV = 0, SPR_FIELD_SIZE_SYS_VR_CFG = 16, SPR_FIELD_SIZE_SYS_VR_VER = 24, SPR_FIELD_SIZE_SYS_UPR_UP = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_VR_REV	opcodes/or1k-desc.h	/^  SPR_FIELD_SIZE_SYS_VR_REV = 0, SPR_FIELD_SIZE_SYS_VR_CFG = 16, SPR_FIELD_SIZE_SYS_VR_VER = 24, SPR_FIELD_SIZE_SYS_UPR_UP = 0$/;"	e	enum:spr_field_lsbs
SPR_FIELD_SIZE_SYS_VR_VER	opcodes/or1k-desc.h	/^  SPR_FIELD_SIZE_SYS_VR_REV = 0, SPR_FIELD_SIZE_SYS_VR_CFG = 16, SPR_FIELD_SIZE_SYS_VR_VER = 24, SPR_FIELD_SIZE_SYS_UPR_UP = 0$/;"	e	enum:spr_field_lsbs
SPR_FPCSR	sim/testsuite/sim/or1k/spr-defs.h	51;"	d
SPR_GPR_BASE	sim/testsuite/sim/or1k/spr-defs.h	58;"	d
SPR_GROUPS	opcodes/or1k-desc.h	/^} SPR_GROUPS;$/;"	t	typeref:enum:spr_groups
SPR_GROUP_DCACHE	opcodes/or1k-desc.h	/^  SPR_GROUP_SYS, SPR_GROUP_DMMU, SPR_GROUP_IMMU, SPR_GROUP_DCACHE$/;"	e	enum:spr_groups
SPR_GROUP_DEBUG	opcodes/or1k-desc.h	/^ , SPR_GROUP_ICACHE, SPR_GROUP_MAC, SPR_GROUP_DEBUG, SPR_GROUP_PERF$/;"	e	enum:spr_groups
SPR_GROUP_DMMU	opcodes/or1k-desc.h	/^  SPR_GROUP_SYS, SPR_GROUP_DMMU, SPR_GROUP_IMMU, SPR_GROUP_DCACHE$/;"	e	enum:spr_groups
SPR_GROUP_FIRST	sim/or1k/or1k-sim.h	50;"	d
SPR_GROUP_FPU	opcodes/or1k-desc.h	/^ , SPR_GROUP_POWER, SPR_GROUP_PIC, SPR_GROUP_TICK, SPR_GROUP_FPU$/;"	e	enum:spr_groups
SPR_GROUP_ICACHE	opcodes/or1k-desc.h	/^ , SPR_GROUP_ICACHE, SPR_GROUP_MAC, SPR_GROUP_DEBUG, SPR_GROUP_PERF$/;"	e	enum:spr_groups
SPR_GROUP_IMMU	opcodes/or1k-desc.h	/^  SPR_GROUP_SYS, SPR_GROUP_DMMU, SPR_GROUP_IMMU, SPR_GROUP_DCACHE$/;"	e	enum:spr_groups
SPR_GROUP_MAC	opcodes/or1k-desc.h	/^ , SPR_GROUP_ICACHE, SPR_GROUP_MAC, SPR_GROUP_DEBUG, SPR_GROUP_PERF$/;"	e	enum:spr_groups
SPR_GROUP_PERF	opcodes/or1k-desc.h	/^ , SPR_GROUP_ICACHE, SPR_GROUP_MAC, SPR_GROUP_DEBUG, SPR_GROUP_PERF$/;"	e	enum:spr_groups
SPR_GROUP_PIC	opcodes/or1k-desc.h	/^ , SPR_GROUP_POWER, SPR_GROUP_PIC, SPR_GROUP_TICK, SPR_GROUP_FPU$/;"	e	enum:spr_groups
SPR_GROUP_POWER	opcodes/or1k-desc.h	/^ , SPR_GROUP_POWER, SPR_GROUP_PIC, SPR_GROUP_TICK, SPR_GROUP_FPU$/;"	e	enum:spr_groups
SPR_GROUP_SHIFT	sim/or1k/or1k-sim.h	49;"	d
SPR_GROUP_SYS	opcodes/or1k-desc.h	/^  SPR_GROUP_SYS, SPR_GROUP_DMMU, SPR_GROUP_IMMU, SPR_GROUP_DCACHE$/;"	e	enum:spr_groups
SPR_GROUP_TICK	opcodes/or1k-desc.h	/^ , SPR_GROUP_POWER, SPR_GROUP_PIC, SPR_GROUP_TICK, SPR_GROUP_FPU$/;"	e	enum:spr_groups
SPR_ICBIR	sim/testsuite/sim/or1k/spr-defs.h	90;"	d
SPR_ICBLR	sim/testsuite/sim/or1k/spr-defs.h	91;"	d
SPR_ICBPR	sim/testsuite/sim/or1k/spr-defs.h	89;"	d
SPR_ICCFGR	sim/testsuite/sim/or1k/spr-defs.h	45;"	d
SPR_ICCR	sim/testsuite/sim/or1k/spr-defs.h	88;"	d
SPR_ICR_BASE	sim/testsuite/sim/or1k/spr-defs.h	92;"	d
SPR_ICR_LAST	sim/testsuite/sim/or1k/spr-defs.h	93;"	d
SPR_IMMUCFGR	sim/testsuite/sim/or1k/spr-defs.h	43;"	d
SPR_IMMUCR	sim/testsuite/sim/or1k/spr-defs.h	70;"	d
SPR_INDEX_MAC_MACHI	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR511 = 1535, SPR_INDEX_MAC_MACLO = 1, SPR_INDEX_MAC_MACHI = 2, SPR_INDEX_TICK_TTMR = 0$/;"	e	enum:spr_reg_indices
SPR_INDEX_MAC_MACLO	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR511 = 1535, SPR_INDEX_MAC_MACLO = 1, SPR_INDEX_MAC_MACHI = 2, SPR_INDEX_TICK_TTMR = 0$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_CPUCFGR	opcodes/or1k-desc.h	/^  SPR_INDEX_SYS_VR = 0, SPR_INDEX_SYS_UPR = 1, SPR_INDEX_SYS_CPUCFGR = 2, SPR_INDEX_SYS_DMMUCFGR = 3$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_DCCFGR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_IMMUCFGR = 4, SPR_INDEX_SYS_DCCFGR = 5, SPR_INDEX_SYS_ICCFGR = 6, SPR_INDEX_SYS_DCFGR = 7$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_DCFGR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_IMMUCFGR = 4, SPR_INDEX_SYS_DCCFGR = 5, SPR_INDEX_SYS_ICCFGR = 6, SPR_INDEX_SYS_DCFGR = 7$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_DMMUCFGR	opcodes/or1k-desc.h	/^  SPR_INDEX_SYS_VR = 0, SPR_INDEX_SYS_UPR = 1, SPR_INDEX_SYS_CPUCFGR = 2, SPR_INDEX_SYS_DMMUCFGR = 3$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR0	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR15 = 47, SPR_INDEX_SYS_EEAR0 = 48, SPR_INDEX_SYS_EEAR1 = 49, SPR_INDEX_SYS_EEAR2 = 50$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR1	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR15 = 47, SPR_INDEX_SYS_EEAR0 = 48, SPR_INDEX_SYS_EEAR1 = 49, SPR_INDEX_SYS_EEAR2 = 50$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR10	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR7 = 55, SPR_INDEX_SYS_EEAR8 = 56, SPR_INDEX_SYS_EEAR9 = 57, SPR_INDEX_SYS_EEAR10 = 58$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR11	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR11 = 59, SPR_INDEX_SYS_EEAR12 = 60, SPR_INDEX_SYS_EEAR13 = 61, SPR_INDEX_SYS_EEAR14 = 62$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR12	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR11 = 59, SPR_INDEX_SYS_EEAR12 = 60, SPR_INDEX_SYS_EEAR13 = 61, SPR_INDEX_SYS_EEAR14 = 62$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR13	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR11 = 59, SPR_INDEX_SYS_EEAR12 = 60, SPR_INDEX_SYS_EEAR13 = 61, SPR_INDEX_SYS_EEAR14 = 62$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR14	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR11 = 59, SPR_INDEX_SYS_EEAR12 = 60, SPR_INDEX_SYS_EEAR13 = 61, SPR_INDEX_SYS_EEAR14 = 62$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR15	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR15 = 63, SPR_INDEX_SYS_ESR0 = 64, SPR_INDEX_SYS_ESR1 = 65, SPR_INDEX_SYS_ESR2 = 66$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR2	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR15 = 47, SPR_INDEX_SYS_EEAR0 = 48, SPR_INDEX_SYS_EEAR1 = 49, SPR_INDEX_SYS_EEAR2 = 50$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR3	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR3 = 51, SPR_INDEX_SYS_EEAR4 = 52, SPR_INDEX_SYS_EEAR5 = 53, SPR_INDEX_SYS_EEAR6 = 54$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR4	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR3 = 51, SPR_INDEX_SYS_EEAR4 = 52, SPR_INDEX_SYS_EEAR5 = 53, SPR_INDEX_SYS_EEAR6 = 54$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR5	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR3 = 51, SPR_INDEX_SYS_EEAR4 = 52, SPR_INDEX_SYS_EEAR5 = 53, SPR_INDEX_SYS_EEAR6 = 54$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR6	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR3 = 51, SPR_INDEX_SYS_EEAR4 = 52, SPR_INDEX_SYS_EEAR5 = 53, SPR_INDEX_SYS_EEAR6 = 54$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR7	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR7 = 55, SPR_INDEX_SYS_EEAR8 = 56, SPR_INDEX_SYS_EEAR9 = 57, SPR_INDEX_SYS_EEAR10 = 58$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR8	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR7 = 55, SPR_INDEX_SYS_EEAR8 = 56, SPR_INDEX_SYS_EEAR9 = 57, SPR_INDEX_SYS_EEAR10 = 58$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EEAR9	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR7 = 55, SPR_INDEX_SYS_EEAR8 = 56, SPR_INDEX_SYS_EEAR9 = 57, SPR_INDEX_SYS_EEAR10 = 58$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR0	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_FPCSR = 20, SPR_INDEX_SYS_EPCR0 = 32, SPR_INDEX_SYS_EPCR1 = 33, SPR_INDEX_SYS_EPCR2 = 34$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR1	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_FPCSR = 20, SPR_INDEX_SYS_EPCR0 = 32, SPR_INDEX_SYS_EPCR1 = 33, SPR_INDEX_SYS_EPCR2 = 34$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR10	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR7 = 39, SPR_INDEX_SYS_EPCR8 = 40, SPR_INDEX_SYS_EPCR9 = 41, SPR_INDEX_SYS_EPCR10 = 42$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR11	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR11 = 43, SPR_INDEX_SYS_EPCR12 = 44, SPR_INDEX_SYS_EPCR13 = 45, SPR_INDEX_SYS_EPCR14 = 46$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR12	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR11 = 43, SPR_INDEX_SYS_EPCR12 = 44, SPR_INDEX_SYS_EPCR13 = 45, SPR_INDEX_SYS_EPCR14 = 46$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR13	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR11 = 43, SPR_INDEX_SYS_EPCR12 = 44, SPR_INDEX_SYS_EPCR13 = 45, SPR_INDEX_SYS_EPCR14 = 46$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR14	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR11 = 43, SPR_INDEX_SYS_EPCR12 = 44, SPR_INDEX_SYS_EPCR13 = 45, SPR_INDEX_SYS_EPCR14 = 46$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR15	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR15 = 47, SPR_INDEX_SYS_EEAR0 = 48, SPR_INDEX_SYS_EEAR1 = 49, SPR_INDEX_SYS_EEAR2 = 50$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR2	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_FPCSR = 20, SPR_INDEX_SYS_EPCR0 = 32, SPR_INDEX_SYS_EPCR1 = 33, SPR_INDEX_SYS_EPCR2 = 34$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR3	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR3 = 35, SPR_INDEX_SYS_EPCR4 = 36, SPR_INDEX_SYS_EPCR5 = 37, SPR_INDEX_SYS_EPCR6 = 38$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR4	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR3 = 35, SPR_INDEX_SYS_EPCR4 = 36, SPR_INDEX_SYS_EPCR5 = 37, SPR_INDEX_SYS_EPCR6 = 38$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR5	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR3 = 35, SPR_INDEX_SYS_EPCR4 = 36, SPR_INDEX_SYS_EPCR5 = 37, SPR_INDEX_SYS_EPCR6 = 38$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR6	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR3 = 35, SPR_INDEX_SYS_EPCR4 = 36, SPR_INDEX_SYS_EPCR5 = 37, SPR_INDEX_SYS_EPCR6 = 38$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR7	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR7 = 39, SPR_INDEX_SYS_EPCR8 = 40, SPR_INDEX_SYS_EPCR9 = 41, SPR_INDEX_SYS_EPCR10 = 42$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR8	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR7 = 39, SPR_INDEX_SYS_EPCR8 = 40, SPR_INDEX_SYS_EPCR9 = 41, SPR_INDEX_SYS_EPCR10 = 42$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_EPCR9	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EPCR7 = 39, SPR_INDEX_SYS_EPCR8 = 40, SPR_INDEX_SYS_EPCR9 = 41, SPR_INDEX_SYS_EPCR10 = 42$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR0	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR15 = 63, SPR_INDEX_SYS_ESR0 = 64, SPR_INDEX_SYS_ESR1 = 65, SPR_INDEX_SYS_ESR2 = 66$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR1	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR15 = 63, SPR_INDEX_SYS_ESR0 = 64, SPR_INDEX_SYS_ESR1 = 65, SPR_INDEX_SYS_ESR2 = 66$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR10	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR7 = 71, SPR_INDEX_SYS_ESR8 = 72, SPR_INDEX_SYS_ESR9 = 73, SPR_INDEX_SYS_ESR10 = 74$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR11	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR11 = 75, SPR_INDEX_SYS_ESR12 = 76, SPR_INDEX_SYS_ESR13 = 77, SPR_INDEX_SYS_ESR14 = 78$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR12	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR11 = 75, SPR_INDEX_SYS_ESR12 = 76, SPR_INDEX_SYS_ESR13 = 77, SPR_INDEX_SYS_ESR14 = 78$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR13	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR11 = 75, SPR_INDEX_SYS_ESR12 = 76, SPR_INDEX_SYS_ESR13 = 77, SPR_INDEX_SYS_ESR14 = 78$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR14	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR11 = 75, SPR_INDEX_SYS_ESR12 = 76, SPR_INDEX_SYS_ESR13 = 77, SPR_INDEX_SYS_ESR14 = 78$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR15	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR15 = 79, SPR_INDEX_SYS_GPR0 = 1024, SPR_INDEX_SYS_GPR1 = 1025, SPR_INDEX_SYS_GPR2 = 1026$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR2	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_EEAR15 = 63, SPR_INDEX_SYS_ESR0 = 64, SPR_INDEX_SYS_ESR1 = 65, SPR_INDEX_SYS_ESR2 = 66$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR3	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR3 = 67, SPR_INDEX_SYS_ESR4 = 68, SPR_INDEX_SYS_ESR5 = 69, SPR_INDEX_SYS_ESR6 = 70$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR4	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR3 = 67, SPR_INDEX_SYS_ESR4 = 68, SPR_INDEX_SYS_ESR5 = 69, SPR_INDEX_SYS_ESR6 = 70$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR5	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR3 = 67, SPR_INDEX_SYS_ESR4 = 68, SPR_INDEX_SYS_ESR5 = 69, SPR_INDEX_SYS_ESR6 = 70$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR6	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR3 = 67, SPR_INDEX_SYS_ESR4 = 68, SPR_INDEX_SYS_ESR5 = 69, SPR_INDEX_SYS_ESR6 = 70$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR7	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR7 = 71, SPR_INDEX_SYS_ESR8 = 72, SPR_INDEX_SYS_ESR9 = 73, SPR_INDEX_SYS_ESR10 = 74$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR8	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR7 = 71, SPR_INDEX_SYS_ESR8 = 72, SPR_INDEX_SYS_ESR9 = 73, SPR_INDEX_SYS_ESR10 = 74$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ESR9	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR7 = 71, SPR_INDEX_SYS_ESR8 = 72, SPR_INDEX_SYS_ESR9 = 73, SPR_INDEX_SYS_ESR10 = 74$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_FPCSR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_FPCSR = 20, SPR_INDEX_SYS_EPCR0 = 32, SPR_INDEX_SYS_EPCR1 = 33, SPR_INDEX_SYS_EPCR2 = 34$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR0	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR15 = 79, SPR_INDEX_SYS_GPR0 = 1024, SPR_INDEX_SYS_GPR1 = 1025, SPR_INDEX_SYS_GPR2 = 1026$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR1	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR15 = 79, SPR_INDEX_SYS_GPR0 = 1024, SPR_INDEX_SYS_GPR1 = 1025, SPR_INDEX_SYS_GPR2 = 1026$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR10	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR7 = 1031, SPR_INDEX_SYS_GPR8 = 1032, SPR_INDEX_SYS_GPR9 = 1033, SPR_INDEX_SYS_GPR10 = 1034$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR100	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR99 = 1123, SPR_INDEX_SYS_GPR100 = 1124, SPR_INDEX_SYS_GPR101 = 1125, SPR_INDEX_SYS_GPR102 = 1126$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR101	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR99 = 1123, SPR_INDEX_SYS_GPR100 = 1124, SPR_INDEX_SYS_GPR101 = 1125, SPR_INDEX_SYS_GPR102 = 1126$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR102	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR99 = 1123, SPR_INDEX_SYS_GPR100 = 1124, SPR_INDEX_SYS_GPR101 = 1125, SPR_INDEX_SYS_GPR102 = 1126$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR103	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR103 = 1127, SPR_INDEX_SYS_GPR104 = 1128, SPR_INDEX_SYS_GPR105 = 1129, SPR_INDEX_SYS_GPR106 = 1130$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR104	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR103 = 1127, SPR_INDEX_SYS_GPR104 = 1128, SPR_INDEX_SYS_GPR105 = 1129, SPR_INDEX_SYS_GPR106 = 1130$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR105	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR103 = 1127, SPR_INDEX_SYS_GPR104 = 1128, SPR_INDEX_SYS_GPR105 = 1129, SPR_INDEX_SYS_GPR106 = 1130$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR106	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR103 = 1127, SPR_INDEX_SYS_GPR104 = 1128, SPR_INDEX_SYS_GPR105 = 1129, SPR_INDEX_SYS_GPR106 = 1130$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR107	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR107 = 1131, SPR_INDEX_SYS_GPR108 = 1132, SPR_INDEX_SYS_GPR109 = 1133, SPR_INDEX_SYS_GPR110 = 1134$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR108	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR107 = 1131, SPR_INDEX_SYS_GPR108 = 1132, SPR_INDEX_SYS_GPR109 = 1133, SPR_INDEX_SYS_GPR110 = 1134$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR109	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR107 = 1131, SPR_INDEX_SYS_GPR108 = 1132, SPR_INDEX_SYS_GPR109 = 1133, SPR_INDEX_SYS_GPR110 = 1134$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR11	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR11 = 1035, SPR_INDEX_SYS_GPR12 = 1036, SPR_INDEX_SYS_GPR13 = 1037, SPR_INDEX_SYS_GPR14 = 1038$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR110	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR107 = 1131, SPR_INDEX_SYS_GPR108 = 1132, SPR_INDEX_SYS_GPR109 = 1133, SPR_INDEX_SYS_GPR110 = 1134$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR111	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR111 = 1135, SPR_INDEX_SYS_GPR112 = 1136, SPR_INDEX_SYS_GPR113 = 1137, SPR_INDEX_SYS_GPR114 = 1138$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR112	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR111 = 1135, SPR_INDEX_SYS_GPR112 = 1136, SPR_INDEX_SYS_GPR113 = 1137, SPR_INDEX_SYS_GPR114 = 1138$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR113	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR111 = 1135, SPR_INDEX_SYS_GPR112 = 1136, SPR_INDEX_SYS_GPR113 = 1137, SPR_INDEX_SYS_GPR114 = 1138$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR114	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR111 = 1135, SPR_INDEX_SYS_GPR112 = 1136, SPR_INDEX_SYS_GPR113 = 1137, SPR_INDEX_SYS_GPR114 = 1138$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR115	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR115 = 1139, SPR_INDEX_SYS_GPR116 = 1140, SPR_INDEX_SYS_GPR117 = 1141, SPR_INDEX_SYS_GPR118 = 1142$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR116	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR115 = 1139, SPR_INDEX_SYS_GPR116 = 1140, SPR_INDEX_SYS_GPR117 = 1141, SPR_INDEX_SYS_GPR118 = 1142$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR117	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR115 = 1139, SPR_INDEX_SYS_GPR116 = 1140, SPR_INDEX_SYS_GPR117 = 1141, SPR_INDEX_SYS_GPR118 = 1142$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR118	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR115 = 1139, SPR_INDEX_SYS_GPR116 = 1140, SPR_INDEX_SYS_GPR117 = 1141, SPR_INDEX_SYS_GPR118 = 1142$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR119	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR119 = 1143, SPR_INDEX_SYS_GPR120 = 1144, SPR_INDEX_SYS_GPR121 = 1145, SPR_INDEX_SYS_GPR122 = 1146$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR12	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR11 = 1035, SPR_INDEX_SYS_GPR12 = 1036, SPR_INDEX_SYS_GPR13 = 1037, SPR_INDEX_SYS_GPR14 = 1038$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR120	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR119 = 1143, SPR_INDEX_SYS_GPR120 = 1144, SPR_INDEX_SYS_GPR121 = 1145, SPR_INDEX_SYS_GPR122 = 1146$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR121	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR119 = 1143, SPR_INDEX_SYS_GPR120 = 1144, SPR_INDEX_SYS_GPR121 = 1145, SPR_INDEX_SYS_GPR122 = 1146$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR122	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR119 = 1143, SPR_INDEX_SYS_GPR120 = 1144, SPR_INDEX_SYS_GPR121 = 1145, SPR_INDEX_SYS_GPR122 = 1146$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR123	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR123 = 1147, SPR_INDEX_SYS_GPR124 = 1148, SPR_INDEX_SYS_GPR125 = 1149, SPR_INDEX_SYS_GPR126 = 1150$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR124	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR123 = 1147, SPR_INDEX_SYS_GPR124 = 1148, SPR_INDEX_SYS_GPR125 = 1149, SPR_INDEX_SYS_GPR126 = 1150$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR125	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR123 = 1147, SPR_INDEX_SYS_GPR124 = 1148, SPR_INDEX_SYS_GPR125 = 1149, SPR_INDEX_SYS_GPR126 = 1150$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR126	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR123 = 1147, SPR_INDEX_SYS_GPR124 = 1148, SPR_INDEX_SYS_GPR125 = 1149, SPR_INDEX_SYS_GPR126 = 1150$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR127	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR127 = 1151, SPR_INDEX_SYS_GPR128 = 1152, SPR_INDEX_SYS_GPR129 = 1153, SPR_INDEX_SYS_GPR130 = 1154$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR128	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR127 = 1151, SPR_INDEX_SYS_GPR128 = 1152, SPR_INDEX_SYS_GPR129 = 1153, SPR_INDEX_SYS_GPR130 = 1154$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR129	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR127 = 1151, SPR_INDEX_SYS_GPR128 = 1152, SPR_INDEX_SYS_GPR129 = 1153, SPR_INDEX_SYS_GPR130 = 1154$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR13	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR11 = 1035, SPR_INDEX_SYS_GPR12 = 1036, SPR_INDEX_SYS_GPR13 = 1037, SPR_INDEX_SYS_GPR14 = 1038$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR130	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR127 = 1151, SPR_INDEX_SYS_GPR128 = 1152, SPR_INDEX_SYS_GPR129 = 1153, SPR_INDEX_SYS_GPR130 = 1154$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR131	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR131 = 1155, SPR_INDEX_SYS_GPR132 = 1156, SPR_INDEX_SYS_GPR133 = 1157, SPR_INDEX_SYS_GPR134 = 1158$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR132	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR131 = 1155, SPR_INDEX_SYS_GPR132 = 1156, SPR_INDEX_SYS_GPR133 = 1157, SPR_INDEX_SYS_GPR134 = 1158$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR133	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR131 = 1155, SPR_INDEX_SYS_GPR132 = 1156, SPR_INDEX_SYS_GPR133 = 1157, SPR_INDEX_SYS_GPR134 = 1158$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR134	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR131 = 1155, SPR_INDEX_SYS_GPR132 = 1156, SPR_INDEX_SYS_GPR133 = 1157, SPR_INDEX_SYS_GPR134 = 1158$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR135	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR135 = 1159, SPR_INDEX_SYS_GPR136 = 1160, SPR_INDEX_SYS_GPR137 = 1161, SPR_INDEX_SYS_GPR138 = 1162$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR136	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR135 = 1159, SPR_INDEX_SYS_GPR136 = 1160, SPR_INDEX_SYS_GPR137 = 1161, SPR_INDEX_SYS_GPR138 = 1162$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR137	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR135 = 1159, SPR_INDEX_SYS_GPR136 = 1160, SPR_INDEX_SYS_GPR137 = 1161, SPR_INDEX_SYS_GPR138 = 1162$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR138	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR135 = 1159, SPR_INDEX_SYS_GPR136 = 1160, SPR_INDEX_SYS_GPR137 = 1161, SPR_INDEX_SYS_GPR138 = 1162$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR139	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR139 = 1163, SPR_INDEX_SYS_GPR140 = 1164, SPR_INDEX_SYS_GPR141 = 1165, SPR_INDEX_SYS_GPR142 = 1166$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR14	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR11 = 1035, SPR_INDEX_SYS_GPR12 = 1036, SPR_INDEX_SYS_GPR13 = 1037, SPR_INDEX_SYS_GPR14 = 1038$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR140	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR139 = 1163, SPR_INDEX_SYS_GPR140 = 1164, SPR_INDEX_SYS_GPR141 = 1165, SPR_INDEX_SYS_GPR142 = 1166$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR141	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR139 = 1163, SPR_INDEX_SYS_GPR140 = 1164, SPR_INDEX_SYS_GPR141 = 1165, SPR_INDEX_SYS_GPR142 = 1166$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR142	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR139 = 1163, SPR_INDEX_SYS_GPR140 = 1164, SPR_INDEX_SYS_GPR141 = 1165, SPR_INDEX_SYS_GPR142 = 1166$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR143	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR143 = 1167, SPR_INDEX_SYS_GPR144 = 1168, SPR_INDEX_SYS_GPR145 = 1169, SPR_INDEX_SYS_GPR146 = 1170$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR144	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR143 = 1167, SPR_INDEX_SYS_GPR144 = 1168, SPR_INDEX_SYS_GPR145 = 1169, SPR_INDEX_SYS_GPR146 = 1170$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR145	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR143 = 1167, SPR_INDEX_SYS_GPR144 = 1168, SPR_INDEX_SYS_GPR145 = 1169, SPR_INDEX_SYS_GPR146 = 1170$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR146	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR143 = 1167, SPR_INDEX_SYS_GPR144 = 1168, SPR_INDEX_SYS_GPR145 = 1169, SPR_INDEX_SYS_GPR146 = 1170$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR147	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR147 = 1171, SPR_INDEX_SYS_GPR148 = 1172, SPR_INDEX_SYS_GPR149 = 1173, SPR_INDEX_SYS_GPR150 = 1174$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR148	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR147 = 1171, SPR_INDEX_SYS_GPR148 = 1172, SPR_INDEX_SYS_GPR149 = 1173, SPR_INDEX_SYS_GPR150 = 1174$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR149	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR147 = 1171, SPR_INDEX_SYS_GPR148 = 1172, SPR_INDEX_SYS_GPR149 = 1173, SPR_INDEX_SYS_GPR150 = 1174$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR15	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR15 = 1039, SPR_INDEX_SYS_GPR16 = 1040, SPR_INDEX_SYS_GPR17 = 1041, SPR_INDEX_SYS_GPR18 = 1042$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR150	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR147 = 1171, SPR_INDEX_SYS_GPR148 = 1172, SPR_INDEX_SYS_GPR149 = 1173, SPR_INDEX_SYS_GPR150 = 1174$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR151	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR151 = 1175, SPR_INDEX_SYS_GPR152 = 1176, SPR_INDEX_SYS_GPR153 = 1177, SPR_INDEX_SYS_GPR154 = 1178$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR152	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR151 = 1175, SPR_INDEX_SYS_GPR152 = 1176, SPR_INDEX_SYS_GPR153 = 1177, SPR_INDEX_SYS_GPR154 = 1178$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR153	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR151 = 1175, SPR_INDEX_SYS_GPR152 = 1176, SPR_INDEX_SYS_GPR153 = 1177, SPR_INDEX_SYS_GPR154 = 1178$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR154	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR151 = 1175, SPR_INDEX_SYS_GPR152 = 1176, SPR_INDEX_SYS_GPR153 = 1177, SPR_INDEX_SYS_GPR154 = 1178$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR155	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR155 = 1179, SPR_INDEX_SYS_GPR156 = 1180, SPR_INDEX_SYS_GPR157 = 1181, SPR_INDEX_SYS_GPR158 = 1182$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR156	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR155 = 1179, SPR_INDEX_SYS_GPR156 = 1180, SPR_INDEX_SYS_GPR157 = 1181, SPR_INDEX_SYS_GPR158 = 1182$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR157	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR155 = 1179, SPR_INDEX_SYS_GPR156 = 1180, SPR_INDEX_SYS_GPR157 = 1181, SPR_INDEX_SYS_GPR158 = 1182$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR158	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR155 = 1179, SPR_INDEX_SYS_GPR156 = 1180, SPR_INDEX_SYS_GPR157 = 1181, SPR_INDEX_SYS_GPR158 = 1182$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR159	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR159 = 1183, SPR_INDEX_SYS_GPR160 = 1184, SPR_INDEX_SYS_GPR161 = 1185, SPR_INDEX_SYS_GPR162 = 1186$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR16	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR15 = 1039, SPR_INDEX_SYS_GPR16 = 1040, SPR_INDEX_SYS_GPR17 = 1041, SPR_INDEX_SYS_GPR18 = 1042$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR160	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR159 = 1183, SPR_INDEX_SYS_GPR160 = 1184, SPR_INDEX_SYS_GPR161 = 1185, SPR_INDEX_SYS_GPR162 = 1186$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR161	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR159 = 1183, SPR_INDEX_SYS_GPR160 = 1184, SPR_INDEX_SYS_GPR161 = 1185, SPR_INDEX_SYS_GPR162 = 1186$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR162	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR159 = 1183, SPR_INDEX_SYS_GPR160 = 1184, SPR_INDEX_SYS_GPR161 = 1185, SPR_INDEX_SYS_GPR162 = 1186$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR163	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR163 = 1187, SPR_INDEX_SYS_GPR164 = 1188, SPR_INDEX_SYS_GPR165 = 1189, SPR_INDEX_SYS_GPR166 = 1190$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR164	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR163 = 1187, SPR_INDEX_SYS_GPR164 = 1188, SPR_INDEX_SYS_GPR165 = 1189, SPR_INDEX_SYS_GPR166 = 1190$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR165	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR163 = 1187, SPR_INDEX_SYS_GPR164 = 1188, SPR_INDEX_SYS_GPR165 = 1189, SPR_INDEX_SYS_GPR166 = 1190$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR166	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR163 = 1187, SPR_INDEX_SYS_GPR164 = 1188, SPR_INDEX_SYS_GPR165 = 1189, SPR_INDEX_SYS_GPR166 = 1190$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR167	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR167 = 1191, SPR_INDEX_SYS_GPR168 = 1192, SPR_INDEX_SYS_GPR169 = 1193, SPR_INDEX_SYS_GPR170 = 1194$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR168	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR167 = 1191, SPR_INDEX_SYS_GPR168 = 1192, SPR_INDEX_SYS_GPR169 = 1193, SPR_INDEX_SYS_GPR170 = 1194$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR169	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR167 = 1191, SPR_INDEX_SYS_GPR168 = 1192, SPR_INDEX_SYS_GPR169 = 1193, SPR_INDEX_SYS_GPR170 = 1194$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR17	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR15 = 1039, SPR_INDEX_SYS_GPR16 = 1040, SPR_INDEX_SYS_GPR17 = 1041, SPR_INDEX_SYS_GPR18 = 1042$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR170	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR167 = 1191, SPR_INDEX_SYS_GPR168 = 1192, SPR_INDEX_SYS_GPR169 = 1193, SPR_INDEX_SYS_GPR170 = 1194$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR171	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR171 = 1195, SPR_INDEX_SYS_GPR172 = 1196, SPR_INDEX_SYS_GPR173 = 1197, SPR_INDEX_SYS_GPR174 = 1198$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR172	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR171 = 1195, SPR_INDEX_SYS_GPR172 = 1196, SPR_INDEX_SYS_GPR173 = 1197, SPR_INDEX_SYS_GPR174 = 1198$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR173	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR171 = 1195, SPR_INDEX_SYS_GPR172 = 1196, SPR_INDEX_SYS_GPR173 = 1197, SPR_INDEX_SYS_GPR174 = 1198$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR174	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR171 = 1195, SPR_INDEX_SYS_GPR172 = 1196, SPR_INDEX_SYS_GPR173 = 1197, SPR_INDEX_SYS_GPR174 = 1198$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR175	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR175 = 1199, SPR_INDEX_SYS_GPR176 = 1200, SPR_INDEX_SYS_GPR177 = 1201, SPR_INDEX_SYS_GPR178 = 1202$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR176	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR175 = 1199, SPR_INDEX_SYS_GPR176 = 1200, SPR_INDEX_SYS_GPR177 = 1201, SPR_INDEX_SYS_GPR178 = 1202$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR177	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR175 = 1199, SPR_INDEX_SYS_GPR176 = 1200, SPR_INDEX_SYS_GPR177 = 1201, SPR_INDEX_SYS_GPR178 = 1202$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR178	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR175 = 1199, SPR_INDEX_SYS_GPR176 = 1200, SPR_INDEX_SYS_GPR177 = 1201, SPR_INDEX_SYS_GPR178 = 1202$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR179	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR179 = 1203, SPR_INDEX_SYS_GPR180 = 1204, SPR_INDEX_SYS_GPR181 = 1205, SPR_INDEX_SYS_GPR182 = 1206$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR18	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR15 = 1039, SPR_INDEX_SYS_GPR16 = 1040, SPR_INDEX_SYS_GPR17 = 1041, SPR_INDEX_SYS_GPR18 = 1042$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR180	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR179 = 1203, SPR_INDEX_SYS_GPR180 = 1204, SPR_INDEX_SYS_GPR181 = 1205, SPR_INDEX_SYS_GPR182 = 1206$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR181	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR179 = 1203, SPR_INDEX_SYS_GPR180 = 1204, SPR_INDEX_SYS_GPR181 = 1205, SPR_INDEX_SYS_GPR182 = 1206$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR182	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR179 = 1203, SPR_INDEX_SYS_GPR180 = 1204, SPR_INDEX_SYS_GPR181 = 1205, SPR_INDEX_SYS_GPR182 = 1206$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR183	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR183 = 1207, SPR_INDEX_SYS_GPR184 = 1208, SPR_INDEX_SYS_GPR185 = 1209, SPR_INDEX_SYS_GPR186 = 1210$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR184	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR183 = 1207, SPR_INDEX_SYS_GPR184 = 1208, SPR_INDEX_SYS_GPR185 = 1209, SPR_INDEX_SYS_GPR186 = 1210$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR185	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR183 = 1207, SPR_INDEX_SYS_GPR184 = 1208, SPR_INDEX_SYS_GPR185 = 1209, SPR_INDEX_SYS_GPR186 = 1210$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR186	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR183 = 1207, SPR_INDEX_SYS_GPR184 = 1208, SPR_INDEX_SYS_GPR185 = 1209, SPR_INDEX_SYS_GPR186 = 1210$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR187	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR187 = 1211, SPR_INDEX_SYS_GPR188 = 1212, SPR_INDEX_SYS_GPR189 = 1213, SPR_INDEX_SYS_GPR190 = 1214$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR188	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR187 = 1211, SPR_INDEX_SYS_GPR188 = 1212, SPR_INDEX_SYS_GPR189 = 1213, SPR_INDEX_SYS_GPR190 = 1214$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR189	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR187 = 1211, SPR_INDEX_SYS_GPR188 = 1212, SPR_INDEX_SYS_GPR189 = 1213, SPR_INDEX_SYS_GPR190 = 1214$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR19	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR19 = 1043, SPR_INDEX_SYS_GPR20 = 1044, SPR_INDEX_SYS_GPR21 = 1045, SPR_INDEX_SYS_GPR22 = 1046$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR190	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR187 = 1211, SPR_INDEX_SYS_GPR188 = 1212, SPR_INDEX_SYS_GPR189 = 1213, SPR_INDEX_SYS_GPR190 = 1214$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR191	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR191 = 1215, SPR_INDEX_SYS_GPR192 = 1216, SPR_INDEX_SYS_GPR193 = 1217, SPR_INDEX_SYS_GPR194 = 1218$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR192	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR191 = 1215, SPR_INDEX_SYS_GPR192 = 1216, SPR_INDEX_SYS_GPR193 = 1217, SPR_INDEX_SYS_GPR194 = 1218$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR193	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR191 = 1215, SPR_INDEX_SYS_GPR192 = 1216, SPR_INDEX_SYS_GPR193 = 1217, SPR_INDEX_SYS_GPR194 = 1218$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR194	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR191 = 1215, SPR_INDEX_SYS_GPR192 = 1216, SPR_INDEX_SYS_GPR193 = 1217, SPR_INDEX_SYS_GPR194 = 1218$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR195	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR195 = 1219, SPR_INDEX_SYS_GPR196 = 1220, SPR_INDEX_SYS_GPR197 = 1221, SPR_INDEX_SYS_GPR198 = 1222$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR196	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR195 = 1219, SPR_INDEX_SYS_GPR196 = 1220, SPR_INDEX_SYS_GPR197 = 1221, SPR_INDEX_SYS_GPR198 = 1222$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR197	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR195 = 1219, SPR_INDEX_SYS_GPR196 = 1220, SPR_INDEX_SYS_GPR197 = 1221, SPR_INDEX_SYS_GPR198 = 1222$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR198	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR195 = 1219, SPR_INDEX_SYS_GPR196 = 1220, SPR_INDEX_SYS_GPR197 = 1221, SPR_INDEX_SYS_GPR198 = 1222$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR199	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR199 = 1223, SPR_INDEX_SYS_GPR200 = 1224, SPR_INDEX_SYS_GPR201 = 1225, SPR_INDEX_SYS_GPR202 = 1226$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR2	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_ESR15 = 79, SPR_INDEX_SYS_GPR0 = 1024, SPR_INDEX_SYS_GPR1 = 1025, SPR_INDEX_SYS_GPR2 = 1026$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR20	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR19 = 1043, SPR_INDEX_SYS_GPR20 = 1044, SPR_INDEX_SYS_GPR21 = 1045, SPR_INDEX_SYS_GPR22 = 1046$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR200	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR199 = 1223, SPR_INDEX_SYS_GPR200 = 1224, SPR_INDEX_SYS_GPR201 = 1225, SPR_INDEX_SYS_GPR202 = 1226$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR201	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR199 = 1223, SPR_INDEX_SYS_GPR200 = 1224, SPR_INDEX_SYS_GPR201 = 1225, SPR_INDEX_SYS_GPR202 = 1226$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR202	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR199 = 1223, SPR_INDEX_SYS_GPR200 = 1224, SPR_INDEX_SYS_GPR201 = 1225, SPR_INDEX_SYS_GPR202 = 1226$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR203	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR203 = 1227, SPR_INDEX_SYS_GPR204 = 1228, SPR_INDEX_SYS_GPR205 = 1229, SPR_INDEX_SYS_GPR206 = 1230$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR204	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR203 = 1227, SPR_INDEX_SYS_GPR204 = 1228, SPR_INDEX_SYS_GPR205 = 1229, SPR_INDEX_SYS_GPR206 = 1230$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR205	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR203 = 1227, SPR_INDEX_SYS_GPR204 = 1228, SPR_INDEX_SYS_GPR205 = 1229, SPR_INDEX_SYS_GPR206 = 1230$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR206	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR203 = 1227, SPR_INDEX_SYS_GPR204 = 1228, SPR_INDEX_SYS_GPR205 = 1229, SPR_INDEX_SYS_GPR206 = 1230$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR207	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR207 = 1231, SPR_INDEX_SYS_GPR208 = 1232, SPR_INDEX_SYS_GPR209 = 1233, SPR_INDEX_SYS_GPR210 = 1234$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR208	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR207 = 1231, SPR_INDEX_SYS_GPR208 = 1232, SPR_INDEX_SYS_GPR209 = 1233, SPR_INDEX_SYS_GPR210 = 1234$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR209	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR207 = 1231, SPR_INDEX_SYS_GPR208 = 1232, SPR_INDEX_SYS_GPR209 = 1233, SPR_INDEX_SYS_GPR210 = 1234$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR21	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR19 = 1043, SPR_INDEX_SYS_GPR20 = 1044, SPR_INDEX_SYS_GPR21 = 1045, SPR_INDEX_SYS_GPR22 = 1046$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR210	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR207 = 1231, SPR_INDEX_SYS_GPR208 = 1232, SPR_INDEX_SYS_GPR209 = 1233, SPR_INDEX_SYS_GPR210 = 1234$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR211	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR211 = 1235, SPR_INDEX_SYS_GPR212 = 1236, SPR_INDEX_SYS_GPR213 = 1237, SPR_INDEX_SYS_GPR214 = 1238$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR212	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR211 = 1235, SPR_INDEX_SYS_GPR212 = 1236, SPR_INDEX_SYS_GPR213 = 1237, SPR_INDEX_SYS_GPR214 = 1238$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR213	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR211 = 1235, SPR_INDEX_SYS_GPR212 = 1236, SPR_INDEX_SYS_GPR213 = 1237, SPR_INDEX_SYS_GPR214 = 1238$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR214	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR211 = 1235, SPR_INDEX_SYS_GPR212 = 1236, SPR_INDEX_SYS_GPR213 = 1237, SPR_INDEX_SYS_GPR214 = 1238$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR215	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR215 = 1239, SPR_INDEX_SYS_GPR216 = 1240, SPR_INDEX_SYS_GPR217 = 1241, SPR_INDEX_SYS_GPR218 = 1242$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR216	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR215 = 1239, SPR_INDEX_SYS_GPR216 = 1240, SPR_INDEX_SYS_GPR217 = 1241, SPR_INDEX_SYS_GPR218 = 1242$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR217	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR215 = 1239, SPR_INDEX_SYS_GPR216 = 1240, SPR_INDEX_SYS_GPR217 = 1241, SPR_INDEX_SYS_GPR218 = 1242$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR218	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR215 = 1239, SPR_INDEX_SYS_GPR216 = 1240, SPR_INDEX_SYS_GPR217 = 1241, SPR_INDEX_SYS_GPR218 = 1242$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR219	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR219 = 1243, SPR_INDEX_SYS_GPR220 = 1244, SPR_INDEX_SYS_GPR221 = 1245, SPR_INDEX_SYS_GPR222 = 1246$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR22	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR19 = 1043, SPR_INDEX_SYS_GPR20 = 1044, SPR_INDEX_SYS_GPR21 = 1045, SPR_INDEX_SYS_GPR22 = 1046$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR220	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR219 = 1243, SPR_INDEX_SYS_GPR220 = 1244, SPR_INDEX_SYS_GPR221 = 1245, SPR_INDEX_SYS_GPR222 = 1246$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR221	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR219 = 1243, SPR_INDEX_SYS_GPR220 = 1244, SPR_INDEX_SYS_GPR221 = 1245, SPR_INDEX_SYS_GPR222 = 1246$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR222	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR219 = 1243, SPR_INDEX_SYS_GPR220 = 1244, SPR_INDEX_SYS_GPR221 = 1245, SPR_INDEX_SYS_GPR222 = 1246$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR223	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR223 = 1247, SPR_INDEX_SYS_GPR224 = 1248, SPR_INDEX_SYS_GPR225 = 1249, SPR_INDEX_SYS_GPR226 = 1250$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR224	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR223 = 1247, SPR_INDEX_SYS_GPR224 = 1248, SPR_INDEX_SYS_GPR225 = 1249, SPR_INDEX_SYS_GPR226 = 1250$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR225	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR223 = 1247, SPR_INDEX_SYS_GPR224 = 1248, SPR_INDEX_SYS_GPR225 = 1249, SPR_INDEX_SYS_GPR226 = 1250$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR226	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR223 = 1247, SPR_INDEX_SYS_GPR224 = 1248, SPR_INDEX_SYS_GPR225 = 1249, SPR_INDEX_SYS_GPR226 = 1250$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR227	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR227 = 1251, SPR_INDEX_SYS_GPR228 = 1252, SPR_INDEX_SYS_GPR229 = 1253, SPR_INDEX_SYS_GPR230 = 1254$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR228	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR227 = 1251, SPR_INDEX_SYS_GPR228 = 1252, SPR_INDEX_SYS_GPR229 = 1253, SPR_INDEX_SYS_GPR230 = 1254$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR229	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR227 = 1251, SPR_INDEX_SYS_GPR228 = 1252, SPR_INDEX_SYS_GPR229 = 1253, SPR_INDEX_SYS_GPR230 = 1254$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR23	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR23 = 1047, SPR_INDEX_SYS_GPR24 = 1048, SPR_INDEX_SYS_GPR25 = 1049, SPR_INDEX_SYS_GPR26 = 1050$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR230	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR227 = 1251, SPR_INDEX_SYS_GPR228 = 1252, SPR_INDEX_SYS_GPR229 = 1253, SPR_INDEX_SYS_GPR230 = 1254$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR231	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR231 = 1255, SPR_INDEX_SYS_GPR232 = 1256, SPR_INDEX_SYS_GPR233 = 1257, SPR_INDEX_SYS_GPR234 = 1258$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR232	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR231 = 1255, SPR_INDEX_SYS_GPR232 = 1256, SPR_INDEX_SYS_GPR233 = 1257, SPR_INDEX_SYS_GPR234 = 1258$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR233	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR231 = 1255, SPR_INDEX_SYS_GPR232 = 1256, SPR_INDEX_SYS_GPR233 = 1257, SPR_INDEX_SYS_GPR234 = 1258$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR234	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR231 = 1255, SPR_INDEX_SYS_GPR232 = 1256, SPR_INDEX_SYS_GPR233 = 1257, SPR_INDEX_SYS_GPR234 = 1258$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR235	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR235 = 1259, SPR_INDEX_SYS_GPR236 = 1260, SPR_INDEX_SYS_GPR237 = 1261, SPR_INDEX_SYS_GPR238 = 1262$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR236	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR235 = 1259, SPR_INDEX_SYS_GPR236 = 1260, SPR_INDEX_SYS_GPR237 = 1261, SPR_INDEX_SYS_GPR238 = 1262$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR237	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR235 = 1259, SPR_INDEX_SYS_GPR236 = 1260, SPR_INDEX_SYS_GPR237 = 1261, SPR_INDEX_SYS_GPR238 = 1262$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR238	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR235 = 1259, SPR_INDEX_SYS_GPR236 = 1260, SPR_INDEX_SYS_GPR237 = 1261, SPR_INDEX_SYS_GPR238 = 1262$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR239	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR239 = 1263, SPR_INDEX_SYS_GPR240 = 1264, SPR_INDEX_SYS_GPR241 = 1265, SPR_INDEX_SYS_GPR242 = 1266$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR24	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR23 = 1047, SPR_INDEX_SYS_GPR24 = 1048, SPR_INDEX_SYS_GPR25 = 1049, SPR_INDEX_SYS_GPR26 = 1050$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR240	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR239 = 1263, SPR_INDEX_SYS_GPR240 = 1264, SPR_INDEX_SYS_GPR241 = 1265, SPR_INDEX_SYS_GPR242 = 1266$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR241	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR239 = 1263, SPR_INDEX_SYS_GPR240 = 1264, SPR_INDEX_SYS_GPR241 = 1265, SPR_INDEX_SYS_GPR242 = 1266$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR242	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR239 = 1263, SPR_INDEX_SYS_GPR240 = 1264, SPR_INDEX_SYS_GPR241 = 1265, SPR_INDEX_SYS_GPR242 = 1266$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR243	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR243 = 1267, SPR_INDEX_SYS_GPR244 = 1268, SPR_INDEX_SYS_GPR245 = 1269, SPR_INDEX_SYS_GPR246 = 1270$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR244	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR243 = 1267, SPR_INDEX_SYS_GPR244 = 1268, SPR_INDEX_SYS_GPR245 = 1269, SPR_INDEX_SYS_GPR246 = 1270$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR245	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR243 = 1267, SPR_INDEX_SYS_GPR244 = 1268, SPR_INDEX_SYS_GPR245 = 1269, SPR_INDEX_SYS_GPR246 = 1270$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR246	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR243 = 1267, SPR_INDEX_SYS_GPR244 = 1268, SPR_INDEX_SYS_GPR245 = 1269, SPR_INDEX_SYS_GPR246 = 1270$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR247	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR247 = 1271, SPR_INDEX_SYS_GPR248 = 1272, SPR_INDEX_SYS_GPR249 = 1273, SPR_INDEX_SYS_GPR250 = 1274$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR248	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR247 = 1271, SPR_INDEX_SYS_GPR248 = 1272, SPR_INDEX_SYS_GPR249 = 1273, SPR_INDEX_SYS_GPR250 = 1274$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR249	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR247 = 1271, SPR_INDEX_SYS_GPR248 = 1272, SPR_INDEX_SYS_GPR249 = 1273, SPR_INDEX_SYS_GPR250 = 1274$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR25	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR23 = 1047, SPR_INDEX_SYS_GPR24 = 1048, SPR_INDEX_SYS_GPR25 = 1049, SPR_INDEX_SYS_GPR26 = 1050$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR250	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR247 = 1271, SPR_INDEX_SYS_GPR248 = 1272, SPR_INDEX_SYS_GPR249 = 1273, SPR_INDEX_SYS_GPR250 = 1274$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR251	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR251 = 1275, SPR_INDEX_SYS_GPR252 = 1276, SPR_INDEX_SYS_GPR253 = 1277, SPR_INDEX_SYS_GPR254 = 1278$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR252	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR251 = 1275, SPR_INDEX_SYS_GPR252 = 1276, SPR_INDEX_SYS_GPR253 = 1277, SPR_INDEX_SYS_GPR254 = 1278$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR253	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR251 = 1275, SPR_INDEX_SYS_GPR252 = 1276, SPR_INDEX_SYS_GPR253 = 1277, SPR_INDEX_SYS_GPR254 = 1278$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR254	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR251 = 1275, SPR_INDEX_SYS_GPR252 = 1276, SPR_INDEX_SYS_GPR253 = 1277, SPR_INDEX_SYS_GPR254 = 1278$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR255	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR255 = 1279, SPR_INDEX_SYS_GPR256 = 1280, SPR_INDEX_SYS_GPR257 = 1281, SPR_INDEX_SYS_GPR258 = 1282$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR256	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR255 = 1279, SPR_INDEX_SYS_GPR256 = 1280, SPR_INDEX_SYS_GPR257 = 1281, SPR_INDEX_SYS_GPR258 = 1282$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR257	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR255 = 1279, SPR_INDEX_SYS_GPR256 = 1280, SPR_INDEX_SYS_GPR257 = 1281, SPR_INDEX_SYS_GPR258 = 1282$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR258	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR255 = 1279, SPR_INDEX_SYS_GPR256 = 1280, SPR_INDEX_SYS_GPR257 = 1281, SPR_INDEX_SYS_GPR258 = 1282$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR259	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR259 = 1283, SPR_INDEX_SYS_GPR260 = 1284, SPR_INDEX_SYS_GPR261 = 1285, SPR_INDEX_SYS_GPR262 = 1286$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR26	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR23 = 1047, SPR_INDEX_SYS_GPR24 = 1048, SPR_INDEX_SYS_GPR25 = 1049, SPR_INDEX_SYS_GPR26 = 1050$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR260	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR259 = 1283, SPR_INDEX_SYS_GPR260 = 1284, SPR_INDEX_SYS_GPR261 = 1285, SPR_INDEX_SYS_GPR262 = 1286$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR261	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR259 = 1283, SPR_INDEX_SYS_GPR260 = 1284, SPR_INDEX_SYS_GPR261 = 1285, SPR_INDEX_SYS_GPR262 = 1286$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR262	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR259 = 1283, SPR_INDEX_SYS_GPR260 = 1284, SPR_INDEX_SYS_GPR261 = 1285, SPR_INDEX_SYS_GPR262 = 1286$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR263	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR263 = 1287, SPR_INDEX_SYS_GPR264 = 1288, SPR_INDEX_SYS_GPR265 = 1289, SPR_INDEX_SYS_GPR266 = 1290$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR264	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR263 = 1287, SPR_INDEX_SYS_GPR264 = 1288, SPR_INDEX_SYS_GPR265 = 1289, SPR_INDEX_SYS_GPR266 = 1290$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR265	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR263 = 1287, SPR_INDEX_SYS_GPR264 = 1288, SPR_INDEX_SYS_GPR265 = 1289, SPR_INDEX_SYS_GPR266 = 1290$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR266	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR263 = 1287, SPR_INDEX_SYS_GPR264 = 1288, SPR_INDEX_SYS_GPR265 = 1289, SPR_INDEX_SYS_GPR266 = 1290$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR267	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR267 = 1291, SPR_INDEX_SYS_GPR268 = 1292, SPR_INDEX_SYS_GPR269 = 1293, SPR_INDEX_SYS_GPR270 = 1294$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR268	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR267 = 1291, SPR_INDEX_SYS_GPR268 = 1292, SPR_INDEX_SYS_GPR269 = 1293, SPR_INDEX_SYS_GPR270 = 1294$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR269	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR267 = 1291, SPR_INDEX_SYS_GPR268 = 1292, SPR_INDEX_SYS_GPR269 = 1293, SPR_INDEX_SYS_GPR270 = 1294$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR27	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR27 = 1051, SPR_INDEX_SYS_GPR28 = 1052, SPR_INDEX_SYS_GPR29 = 1053, SPR_INDEX_SYS_GPR30 = 1054$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR270	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR267 = 1291, SPR_INDEX_SYS_GPR268 = 1292, SPR_INDEX_SYS_GPR269 = 1293, SPR_INDEX_SYS_GPR270 = 1294$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR271	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR271 = 1295, SPR_INDEX_SYS_GPR272 = 1296, SPR_INDEX_SYS_GPR273 = 1297, SPR_INDEX_SYS_GPR274 = 1298$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR272	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR271 = 1295, SPR_INDEX_SYS_GPR272 = 1296, SPR_INDEX_SYS_GPR273 = 1297, SPR_INDEX_SYS_GPR274 = 1298$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR273	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR271 = 1295, SPR_INDEX_SYS_GPR272 = 1296, SPR_INDEX_SYS_GPR273 = 1297, SPR_INDEX_SYS_GPR274 = 1298$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR274	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR271 = 1295, SPR_INDEX_SYS_GPR272 = 1296, SPR_INDEX_SYS_GPR273 = 1297, SPR_INDEX_SYS_GPR274 = 1298$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR275	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR275 = 1299, SPR_INDEX_SYS_GPR276 = 1300, SPR_INDEX_SYS_GPR277 = 1301, SPR_INDEX_SYS_GPR278 = 1302$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR276	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR275 = 1299, SPR_INDEX_SYS_GPR276 = 1300, SPR_INDEX_SYS_GPR277 = 1301, SPR_INDEX_SYS_GPR278 = 1302$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR277	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR275 = 1299, SPR_INDEX_SYS_GPR276 = 1300, SPR_INDEX_SYS_GPR277 = 1301, SPR_INDEX_SYS_GPR278 = 1302$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR278	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR275 = 1299, SPR_INDEX_SYS_GPR276 = 1300, SPR_INDEX_SYS_GPR277 = 1301, SPR_INDEX_SYS_GPR278 = 1302$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR279	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR279 = 1303, SPR_INDEX_SYS_GPR280 = 1304, SPR_INDEX_SYS_GPR281 = 1305, SPR_INDEX_SYS_GPR282 = 1306$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR28	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR27 = 1051, SPR_INDEX_SYS_GPR28 = 1052, SPR_INDEX_SYS_GPR29 = 1053, SPR_INDEX_SYS_GPR30 = 1054$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR280	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR279 = 1303, SPR_INDEX_SYS_GPR280 = 1304, SPR_INDEX_SYS_GPR281 = 1305, SPR_INDEX_SYS_GPR282 = 1306$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR281	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR279 = 1303, SPR_INDEX_SYS_GPR280 = 1304, SPR_INDEX_SYS_GPR281 = 1305, SPR_INDEX_SYS_GPR282 = 1306$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR282	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR279 = 1303, SPR_INDEX_SYS_GPR280 = 1304, SPR_INDEX_SYS_GPR281 = 1305, SPR_INDEX_SYS_GPR282 = 1306$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR283	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR283 = 1307, SPR_INDEX_SYS_GPR284 = 1308, SPR_INDEX_SYS_GPR285 = 1309, SPR_INDEX_SYS_GPR286 = 1310$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR284	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR283 = 1307, SPR_INDEX_SYS_GPR284 = 1308, SPR_INDEX_SYS_GPR285 = 1309, SPR_INDEX_SYS_GPR286 = 1310$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR285	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR283 = 1307, SPR_INDEX_SYS_GPR284 = 1308, SPR_INDEX_SYS_GPR285 = 1309, SPR_INDEX_SYS_GPR286 = 1310$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR286	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR283 = 1307, SPR_INDEX_SYS_GPR284 = 1308, SPR_INDEX_SYS_GPR285 = 1309, SPR_INDEX_SYS_GPR286 = 1310$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR287	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR287 = 1311, SPR_INDEX_SYS_GPR288 = 1312, SPR_INDEX_SYS_GPR289 = 1313, SPR_INDEX_SYS_GPR290 = 1314$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR288	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR287 = 1311, SPR_INDEX_SYS_GPR288 = 1312, SPR_INDEX_SYS_GPR289 = 1313, SPR_INDEX_SYS_GPR290 = 1314$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR289	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR287 = 1311, SPR_INDEX_SYS_GPR288 = 1312, SPR_INDEX_SYS_GPR289 = 1313, SPR_INDEX_SYS_GPR290 = 1314$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR29	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR27 = 1051, SPR_INDEX_SYS_GPR28 = 1052, SPR_INDEX_SYS_GPR29 = 1053, SPR_INDEX_SYS_GPR30 = 1054$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR290	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR287 = 1311, SPR_INDEX_SYS_GPR288 = 1312, SPR_INDEX_SYS_GPR289 = 1313, SPR_INDEX_SYS_GPR290 = 1314$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR291	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR291 = 1315, SPR_INDEX_SYS_GPR292 = 1316, SPR_INDEX_SYS_GPR293 = 1317, SPR_INDEX_SYS_GPR294 = 1318$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR292	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR291 = 1315, SPR_INDEX_SYS_GPR292 = 1316, SPR_INDEX_SYS_GPR293 = 1317, SPR_INDEX_SYS_GPR294 = 1318$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR293	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR291 = 1315, SPR_INDEX_SYS_GPR292 = 1316, SPR_INDEX_SYS_GPR293 = 1317, SPR_INDEX_SYS_GPR294 = 1318$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR294	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR291 = 1315, SPR_INDEX_SYS_GPR292 = 1316, SPR_INDEX_SYS_GPR293 = 1317, SPR_INDEX_SYS_GPR294 = 1318$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR295	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR295 = 1319, SPR_INDEX_SYS_GPR296 = 1320, SPR_INDEX_SYS_GPR297 = 1321, SPR_INDEX_SYS_GPR298 = 1322$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR296	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR295 = 1319, SPR_INDEX_SYS_GPR296 = 1320, SPR_INDEX_SYS_GPR297 = 1321, SPR_INDEX_SYS_GPR298 = 1322$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR297	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR295 = 1319, SPR_INDEX_SYS_GPR296 = 1320, SPR_INDEX_SYS_GPR297 = 1321, SPR_INDEX_SYS_GPR298 = 1322$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR298	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR295 = 1319, SPR_INDEX_SYS_GPR296 = 1320, SPR_INDEX_SYS_GPR297 = 1321, SPR_INDEX_SYS_GPR298 = 1322$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR299	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR299 = 1323, SPR_INDEX_SYS_GPR300 = 1324, SPR_INDEX_SYS_GPR301 = 1325, SPR_INDEX_SYS_GPR302 = 1326$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR3	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR3 = 1027, SPR_INDEX_SYS_GPR4 = 1028, SPR_INDEX_SYS_GPR5 = 1029, SPR_INDEX_SYS_GPR6 = 1030$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR30	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR27 = 1051, SPR_INDEX_SYS_GPR28 = 1052, SPR_INDEX_SYS_GPR29 = 1053, SPR_INDEX_SYS_GPR30 = 1054$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR300	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR299 = 1323, SPR_INDEX_SYS_GPR300 = 1324, SPR_INDEX_SYS_GPR301 = 1325, SPR_INDEX_SYS_GPR302 = 1326$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR301	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR299 = 1323, SPR_INDEX_SYS_GPR300 = 1324, SPR_INDEX_SYS_GPR301 = 1325, SPR_INDEX_SYS_GPR302 = 1326$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR302	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR299 = 1323, SPR_INDEX_SYS_GPR300 = 1324, SPR_INDEX_SYS_GPR301 = 1325, SPR_INDEX_SYS_GPR302 = 1326$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR303	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR303 = 1327, SPR_INDEX_SYS_GPR304 = 1328, SPR_INDEX_SYS_GPR305 = 1329, SPR_INDEX_SYS_GPR306 = 1330$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR304	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR303 = 1327, SPR_INDEX_SYS_GPR304 = 1328, SPR_INDEX_SYS_GPR305 = 1329, SPR_INDEX_SYS_GPR306 = 1330$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR305	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR303 = 1327, SPR_INDEX_SYS_GPR304 = 1328, SPR_INDEX_SYS_GPR305 = 1329, SPR_INDEX_SYS_GPR306 = 1330$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR306	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR303 = 1327, SPR_INDEX_SYS_GPR304 = 1328, SPR_INDEX_SYS_GPR305 = 1329, SPR_INDEX_SYS_GPR306 = 1330$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR307	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR307 = 1331, SPR_INDEX_SYS_GPR308 = 1332, SPR_INDEX_SYS_GPR309 = 1333, SPR_INDEX_SYS_GPR310 = 1334$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR308	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR307 = 1331, SPR_INDEX_SYS_GPR308 = 1332, SPR_INDEX_SYS_GPR309 = 1333, SPR_INDEX_SYS_GPR310 = 1334$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR309	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR307 = 1331, SPR_INDEX_SYS_GPR308 = 1332, SPR_INDEX_SYS_GPR309 = 1333, SPR_INDEX_SYS_GPR310 = 1334$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR31	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR31 = 1055, SPR_INDEX_SYS_GPR32 = 1056, SPR_INDEX_SYS_GPR33 = 1057, SPR_INDEX_SYS_GPR34 = 1058$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR310	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR307 = 1331, SPR_INDEX_SYS_GPR308 = 1332, SPR_INDEX_SYS_GPR309 = 1333, SPR_INDEX_SYS_GPR310 = 1334$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR311	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR311 = 1335, SPR_INDEX_SYS_GPR312 = 1336, SPR_INDEX_SYS_GPR313 = 1337, SPR_INDEX_SYS_GPR314 = 1338$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR312	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR311 = 1335, SPR_INDEX_SYS_GPR312 = 1336, SPR_INDEX_SYS_GPR313 = 1337, SPR_INDEX_SYS_GPR314 = 1338$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR313	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR311 = 1335, SPR_INDEX_SYS_GPR312 = 1336, SPR_INDEX_SYS_GPR313 = 1337, SPR_INDEX_SYS_GPR314 = 1338$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR314	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR311 = 1335, SPR_INDEX_SYS_GPR312 = 1336, SPR_INDEX_SYS_GPR313 = 1337, SPR_INDEX_SYS_GPR314 = 1338$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR315	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR315 = 1339, SPR_INDEX_SYS_GPR316 = 1340, SPR_INDEX_SYS_GPR317 = 1341, SPR_INDEX_SYS_GPR318 = 1342$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR316	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR315 = 1339, SPR_INDEX_SYS_GPR316 = 1340, SPR_INDEX_SYS_GPR317 = 1341, SPR_INDEX_SYS_GPR318 = 1342$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR317	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR315 = 1339, SPR_INDEX_SYS_GPR316 = 1340, SPR_INDEX_SYS_GPR317 = 1341, SPR_INDEX_SYS_GPR318 = 1342$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR318	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR315 = 1339, SPR_INDEX_SYS_GPR316 = 1340, SPR_INDEX_SYS_GPR317 = 1341, SPR_INDEX_SYS_GPR318 = 1342$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR319	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR319 = 1343, SPR_INDEX_SYS_GPR320 = 1344, SPR_INDEX_SYS_GPR321 = 1345, SPR_INDEX_SYS_GPR322 = 1346$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR32	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR31 = 1055, SPR_INDEX_SYS_GPR32 = 1056, SPR_INDEX_SYS_GPR33 = 1057, SPR_INDEX_SYS_GPR34 = 1058$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR320	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR319 = 1343, SPR_INDEX_SYS_GPR320 = 1344, SPR_INDEX_SYS_GPR321 = 1345, SPR_INDEX_SYS_GPR322 = 1346$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR321	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR319 = 1343, SPR_INDEX_SYS_GPR320 = 1344, SPR_INDEX_SYS_GPR321 = 1345, SPR_INDEX_SYS_GPR322 = 1346$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR322	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR319 = 1343, SPR_INDEX_SYS_GPR320 = 1344, SPR_INDEX_SYS_GPR321 = 1345, SPR_INDEX_SYS_GPR322 = 1346$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR323	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR323 = 1347, SPR_INDEX_SYS_GPR324 = 1348, SPR_INDEX_SYS_GPR325 = 1349, SPR_INDEX_SYS_GPR326 = 1350$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR324	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR323 = 1347, SPR_INDEX_SYS_GPR324 = 1348, SPR_INDEX_SYS_GPR325 = 1349, SPR_INDEX_SYS_GPR326 = 1350$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR325	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR323 = 1347, SPR_INDEX_SYS_GPR324 = 1348, SPR_INDEX_SYS_GPR325 = 1349, SPR_INDEX_SYS_GPR326 = 1350$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR326	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR323 = 1347, SPR_INDEX_SYS_GPR324 = 1348, SPR_INDEX_SYS_GPR325 = 1349, SPR_INDEX_SYS_GPR326 = 1350$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR327	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR327 = 1351, SPR_INDEX_SYS_GPR328 = 1352, SPR_INDEX_SYS_GPR329 = 1353, SPR_INDEX_SYS_GPR330 = 1354$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR328	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR327 = 1351, SPR_INDEX_SYS_GPR328 = 1352, SPR_INDEX_SYS_GPR329 = 1353, SPR_INDEX_SYS_GPR330 = 1354$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR329	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR327 = 1351, SPR_INDEX_SYS_GPR328 = 1352, SPR_INDEX_SYS_GPR329 = 1353, SPR_INDEX_SYS_GPR330 = 1354$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR33	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR31 = 1055, SPR_INDEX_SYS_GPR32 = 1056, SPR_INDEX_SYS_GPR33 = 1057, SPR_INDEX_SYS_GPR34 = 1058$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR330	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR327 = 1351, SPR_INDEX_SYS_GPR328 = 1352, SPR_INDEX_SYS_GPR329 = 1353, SPR_INDEX_SYS_GPR330 = 1354$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR331	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR331 = 1355, SPR_INDEX_SYS_GPR332 = 1356, SPR_INDEX_SYS_GPR333 = 1357, SPR_INDEX_SYS_GPR334 = 1358$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR332	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR331 = 1355, SPR_INDEX_SYS_GPR332 = 1356, SPR_INDEX_SYS_GPR333 = 1357, SPR_INDEX_SYS_GPR334 = 1358$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR333	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR331 = 1355, SPR_INDEX_SYS_GPR332 = 1356, SPR_INDEX_SYS_GPR333 = 1357, SPR_INDEX_SYS_GPR334 = 1358$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR334	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR331 = 1355, SPR_INDEX_SYS_GPR332 = 1356, SPR_INDEX_SYS_GPR333 = 1357, SPR_INDEX_SYS_GPR334 = 1358$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR335	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR335 = 1359, SPR_INDEX_SYS_GPR336 = 1360, SPR_INDEX_SYS_GPR337 = 1361, SPR_INDEX_SYS_GPR338 = 1362$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR336	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR335 = 1359, SPR_INDEX_SYS_GPR336 = 1360, SPR_INDEX_SYS_GPR337 = 1361, SPR_INDEX_SYS_GPR338 = 1362$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR337	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR335 = 1359, SPR_INDEX_SYS_GPR336 = 1360, SPR_INDEX_SYS_GPR337 = 1361, SPR_INDEX_SYS_GPR338 = 1362$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR338	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR335 = 1359, SPR_INDEX_SYS_GPR336 = 1360, SPR_INDEX_SYS_GPR337 = 1361, SPR_INDEX_SYS_GPR338 = 1362$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR339	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR339 = 1363, SPR_INDEX_SYS_GPR340 = 1364, SPR_INDEX_SYS_GPR341 = 1365, SPR_INDEX_SYS_GPR342 = 1366$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR34	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR31 = 1055, SPR_INDEX_SYS_GPR32 = 1056, SPR_INDEX_SYS_GPR33 = 1057, SPR_INDEX_SYS_GPR34 = 1058$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR340	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR339 = 1363, SPR_INDEX_SYS_GPR340 = 1364, SPR_INDEX_SYS_GPR341 = 1365, SPR_INDEX_SYS_GPR342 = 1366$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR341	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR339 = 1363, SPR_INDEX_SYS_GPR340 = 1364, SPR_INDEX_SYS_GPR341 = 1365, SPR_INDEX_SYS_GPR342 = 1366$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR342	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR339 = 1363, SPR_INDEX_SYS_GPR340 = 1364, SPR_INDEX_SYS_GPR341 = 1365, SPR_INDEX_SYS_GPR342 = 1366$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR343	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR343 = 1367, SPR_INDEX_SYS_GPR344 = 1368, SPR_INDEX_SYS_GPR345 = 1369, SPR_INDEX_SYS_GPR346 = 1370$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR344	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR343 = 1367, SPR_INDEX_SYS_GPR344 = 1368, SPR_INDEX_SYS_GPR345 = 1369, SPR_INDEX_SYS_GPR346 = 1370$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR345	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR343 = 1367, SPR_INDEX_SYS_GPR344 = 1368, SPR_INDEX_SYS_GPR345 = 1369, SPR_INDEX_SYS_GPR346 = 1370$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR346	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR343 = 1367, SPR_INDEX_SYS_GPR344 = 1368, SPR_INDEX_SYS_GPR345 = 1369, SPR_INDEX_SYS_GPR346 = 1370$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR347	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR347 = 1371, SPR_INDEX_SYS_GPR348 = 1372, SPR_INDEX_SYS_GPR349 = 1373, SPR_INDEX_SYS_GPR350 = 1374$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR348	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR347 = 1371, SPR_INDEX_SYS_GPR348 = 1372, SPR_INDEX_SYS_GPR349 = 1373, SPR_INDEX_SYS_GPR350 = 1374$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR349	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR347 = 1371, SPR_INDEX_SYS_GPR348 = 1372, SPR_INDEX_SYS_GPR349 = 1373, SPR_INDEX_SYS_GPR350 = 1374$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR35	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR35 = 1059, SPR_INDEX_SYS_GPR36 = 1060, SPR_INDEX_SYS_GPR37 = 1061, SPR_INDEX_SYS_GPR38 = 1062$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR350	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR347 = 1371, SPR_INDEX_SYS_GPR348 = 1372, SPR_INDEX_SYS_GPR349 = 1373, SPR_INDEX_SYS_GPR350 = 1374$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR351	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR351 = 1375, SPR_INDEX_SYS_GPR352 = 1376, SPR_INDEX_SYS_GPR353 = 1377, SPR_INDEX_SYS_GPR354 = 1378$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR352	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR351 = 1375, SPR_INDEX_SYS_GPR352 = 1376, SPR_INDEX_SYS_GPR353 = 1377, SPR_INDEX_SYS_GPR354 = 1378$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR353	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR351 = 1375, SPR_INDEX_SYS_GPR352 = 1376, SPR_INDEX_SYS_GPR353 = 1377, SPR_INDEX_SYS_GPR354 = 1378$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR354	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR351 = 1375, SPR_INDEX_SYS_GPR352 = 1376, SPR_INDEX_SYS_GPR353 = 1377, SPR_INDEX_SYS_GPR354 = 1378$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR355	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR355 = 1379, SPR_INDEX_SYS_GPR356 = 1380, SPR_INDEX_SYS_GPR357 = 1381, SPR_INDEX_SYS_GPR358 = 1382$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR356	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR355 = 1379, SPR_INDEX_SYS_GPR356 = 1380, SPR_INDEX_SYS_GPR357 = 1381, SPR_INDEX_SYS_GPR358 = 1382$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR357	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR355 = 1379, SPR_INDEX_SYS_GPR356 = 1380, SPR_INDEX_SYS_GPR357 = 1381, SPR_INDEX_SYS_GPR358 = 1382$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR358	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR355 = 1379, SPR_INDEX_SYS_GPR356 = 1380, SPR_INDEX_SYS_GPR357 = 1381, SPR_INDEX_SYS_GPR358 = 1382$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR359	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR359 = 1383, SPR_INDEX_SYS_GPR360 = 1384, SPR_INDEX_SYS_GPR361 = 1385, SPR_INDEX_SYS_GPR362 = 1386$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR36	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR35 = 1059, SPR_INDEX_SYS_GPR36 = 1060, SPR_INDEX_SYS_GPR37 = 1061, SPR_INDEX_SYS_GPR38 = 1062$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR360	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR359 = 1383, SPR_INDEX_SYS_GPR360 = 1384, SPR_INDEX_SYS_GPR361 = 1385, SPR_INDEX_SYS_GPR362 = 1386$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR361	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR359 = 1383, SPR_INDEX_SYS_GPR360 = 1384, SPR_INDEX_SYS_GPR361 = 1385, SPR_INDEX_SYS_GPR362 = 1386$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR362	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR359 = 1383, SPR_INDEX_SYS_GPR360 = 1384, SPR_INDEX_SYS_GPR361 = 1385, SPR_INDEX_SYS_GPR362 = 1386$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR363	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR363 = 1387, SPR_INDEX_SYS_GPR364 = 1388, SPR_INDEX_SYS_GPR365 = 1389, SPR_INDEX_SYS_GPR366 = 1390$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR364	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR363 = 1387, SPR_INDEX_SYS_GPR364 = 1388, SPR_INDEX_SYS_GPR365 = 1389, SPR_INDEX_SYS_GPR366 = 1390$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR365	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR363 = 1387, SPR_INDEX_SYS_GPR364 = 1388, SPR_INDEX_SYS_GPR365 = 1389, SPR_INDEX_SYS_GPR366 = 1390$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR366	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR363 = 1387, SPR_INDEX_SYS_GPR364 = 1388, SPR_INDEX_SYS_GPR365 = 1389, SPR_INDEX_SYS_GPR366 = 1390$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR367	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR367 = 1391, SPR_INDEX_SYS_GPR368 = 1392, SPR_INDEX_SYS_GPR369 = 1393, SPR_INDEX_SYS_GPR370 = 1394$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR368	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR367 = 1391, SPR_INDEX_SYS_GPR368 = 1392, SPR_INDEX_SYS_GPR369 = 1393, SPR_INDEX_SYS_GPR370 = 1394$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR369	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR367 = 1391, SPR_INDEX_SYS_GPR368 = 1392, SPR_INDEX_SYS_GPR369 = 1393, SPR_INDEX_SYS_GPR370 = 1394$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR37	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR35 = 1059, SPR_INDEX_SYS_GPR36 = 1060, SPR_INDEX_SYS_GPR37 = 1061, SPR_INDEX_SYS_GPR38 = 1062$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR370	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR367 = 1391, SPR_INDEX_SYS_GPR368 = 1392, SPR_INDEX_SYS_GPR369 = 1393, SPR_INDEX_SYS_GPR370 = 1394$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR371	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR371 = 1395, SPR_INDEX_SYS_GPR372 = 1396, SPR_INDEX_SYS_GPR373 = 1397, SPR_INDEX_SYS_GPR374 = 1398$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR372	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR371 = 1395, SPR_INDEX_SYS_GPR372 = 1396, SPR_INDEX_SYS_GPR373 = 1397, SPR_INDEX_SYS_GPR374 = 1398$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR373	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR371 = 1395, SPR_INDEX_SYS_GPR372 = 1396, SPR_INDEX_SYS_GPR373 = 1397, SPR_INDEX_SYS_GPR374 = 1398$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR374	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR371 = 1395, SPR_INDEX_SYS_GPR372 = 1396, SPR_INDEX_SYS_GPR373 = 1397, SPR_INDEX_SYS_GPR374 = 1398$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR375	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR375 = 1399, SPR_INDEX_SYS_GPR376 = 1400, SPR_INDEX_SYS_GPR377 = 1401, SPR_INDEX_SYS_GPR378 = 1402$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR376	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR375 = 1399, SPR_INDEX_SYS_GPR376 = 1400, SPR_INDEX_SYS_GPR377 = 1401, SPR_INDEX_SYS_GPR378 = 1402$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR377	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR375 = 1399, SPR_INDEX_SYS_GPR376 = 1400, SPR_INDEX_SYS_GPR377 = 1401, SPR_INDEX_SYS_GPR378 = 1402$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR378	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR375 = 1399, SPR_INDEX_SYS_GPR376 = 1400, SPR_INDEX_SYS_GPR377 = 1401, SPR_INDEX_SYS_GPR378 = 1402$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR379	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR379 = 1403, SPR_INDEX_SYS_GPR380 = 1404, SPR_INDEX_SYS_GPR381 = 1405, SPR_INDEX_SYS_GPR382 = 1406$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR38	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR35 = 1059, SPR_INDEX_SYS_GPR36 = 1060, SPR_INDEX_SYS_GPR37 = 1061, SPR_INDEX_SYS_GPR38 = 1062$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR380	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR379 = 1403, SPR_INDEX_SYS_GPR380 = 1404, SPR_INDEX_SYS_GPR381 = 1405, SPR_INDEX_SYS_GPR382 = 1406$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR381	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR379 = 1403, SPR_INDEX_SYS_GPR380 = 1404, SPR_INDEX_SYS_GPR381 = 1405, SPR_INDEX_SYS_GPR382 = 1406$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR382	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR379 = 1403, SPR_INDEX_SYS_GPR380 = 1404, SPR_INDEX_SYS_GPR381 = 1405, SPR_INDEX_SYS_GPR382 = 1406$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR383	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR383 = 1407, SPR_INDEX_SYS_GPR384 = 1408, SPR_INDEX_SYS_GPR385 = 1409, SPR_INDEX_SYS_GPR386 = 1410$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR384	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR383 = 1407, SPR_INDEX_SYS_GPR384 = 1408, SPR_INDEX_SYS_GPR385 = 1409, SPR_INDEX_SYS_GPR386 = 1410$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR385	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR383 = 1407, SPR_INDEX_SYS_GPR384 = 1408, SPR_INDEX_SYS_GPR385 = 1409, SPR_INDEX_SYS_GPR386 = 1410$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR386	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR383 = 1407, SPR_INDEX_SYS_GPR384 = 1408, SPR_INDEX_SYS_GPR385 = 1409, SPR_INDEX_SYS_GPR386 = 1410$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR387	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR387 = 1411, SPR_INDEX_SYS_GPR388 = 1412, SPR_INDEX_SYS_GPR389 = 1413, SPR_INDEX_SYS_GPR390 = 1414$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR388	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR387 = 1411, SPR_INDEX_SYS_GPR388 = 1412, SPR_INDEX_SYS_GPR389 = 1413, SPR_INDEX_SYS_GPR390 = 1414$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR389	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR387 = 1411, SPR_INDEX_SYS_GPR388 = 1412, SPR_INDEX_SYS_GPR389 = 1413, SPR_INDEX_SYS_GPR390 = 1414$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR39	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR39 = 1063, SPR_INDEX_SYS_GPR40 = 1064, SPR_INDEX_SYS_GPR41 = 1065, SPR_INDEX_SYS_GPR42 = 1066$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR390	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR387 = 1411, SPR_INDEX_SYS_GPR388 = 1412, SPR_INDEX_SYS_GPR389 = 1413, SPR_INDEX_SYS_GPR390 = 1414$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR391	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR391 = 1415, SPR_INDEX_SYS_GPR392 = 1416, SPR_INDEX_SYS_GPR393 = 1417, SPR_INDEX_SYS_GPR394 = 1418$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR392	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR391 = 1415, SPR_INDEX_SYS_GPR392 = 1416, SPR_INDEX_SYS_GPR393 = 1417, SPR_INDEX_SYS_GPR394 = 1418$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR393	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR391 = 1415, SPR_INDEX_SYS_GPR392 = 1416, SPR_INDEX_SYS_GPR393 = 1417, SPR_INDEX_SYS_GPR394 = 1418$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR394	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR391 = 1415, SPR_INDEX_SYS_GPR392 = 1416, SPR_INDEX_SYS_GPR393 = 1417, SPR_INDEX_SYS_GPR394 = 1418$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR395	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR395 = 1419, SPR_INDEX_SYS_GPR396 = 1420, SPR_INDEX_SYS_GPR397 = 1421, SPR_INDEX_SYS_GPR398 = 1422$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR396	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR395 = 1419, SPR_INDEX_SYS_GPR396 = 1420, SPR_INDEX_SYS_GPR397 = 1421, SPR_INDEX_SYS_GPR398 = 1422$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR397	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR395 = 1419, SPR_INDEX_SYS_GPR396 = 1420, SPR_INDEX_SYS_GPR397 = 1421, SPR_INDEX_SYS_GPR398 = 1422$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR398	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR395 = 1419, SPR_INDEX_SYS_GPR396 = 1420, SPR_INDEX_SYS_GPR397 = 1421, SPR_INDEX_SYS_GPR398 = 1422$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR399	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR399 = 1423, SPR_INDEX_SYS_GPR400 = 1424, SPR_INDEX_SYS_GPR401 = 1425, SPR_INDEX_SYS_GPR402 = 1426$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR4	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR3 = 1027, SPR_INDEX_SYS_GPR4 = 1028, SPR_INDEX_SYS_GPR5 = 1029, SPR_INDEX_SYS_GPR6 = 1030$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR40	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR39 = 1063, SPR_INDEX_SYS_GPR40 = 1064, SPR_INDEX_SYS_GPR41 = 1065, SPR_INDEX_SYS_GPR42 = 1066$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR400	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR399 = 1423, SPR_INDEX_SYS_GPR400 = 1424, SPR_INDEX_SYS_GPR401 = 1425, SPR_INDEX_SYS_GPR402 = 1426$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR401	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR399 = 1423, SPR_INDEX_SYS_GPR400 = 1424, SPR_INDEX_SYS_GPR401 = 1425, SPR_INDEX_SYS_GPR402 = 1426$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR402	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR399 = 1423, SPR_INDEX_SYS_GPR400 = 1424, SPR_INDEX_SYS_GPR401 = 1425, SPR_INDEX_SYS_GPR402 = 1426$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR403	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR403 = 1427, SPR_INDEX_SYS_GPR404 = 1428, SPR_INDEX_SYS_GPR405 = 1429, SPR_INDEX_SYS_GPR406 = 1430$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR404	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR403 = 1427, SPR_INDEX_SYS_GPR404 = 1428, SPR_INDEX_SYS_GPR405 = 1429, SPR_INDEX_SYS_GPR406 = 1430$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR405	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR403 = 1427, SPR_INDEX_SYS_GPR404 = 1428, SPR_INDEX_SYS_GPR405 = 1429, SPR_INDEX_SYS_GPR406 = 1430$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR406	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR403 = 1427, SPR_INDEX_SYS_GPR404 = 1428, SPR_INDEX_SYS_GPR405 = 1429, SPR_INDEX_SYS_GPR406 = 1430$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR407	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR407 = 1431, SPR_INDEX_SYS_GPR408 = 1432, SPR_INDEX_SYS_GPR409 = 1433, SPR_INDEX_SYS_GPR410 = 1434$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR408	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR407 = 1431, SPR_INDEX_SYS_GPR408 = 1432, SPR_INDEX_SYS_GPR409 = 1433, SPR_INDEX_SYS_GPR410 = 1434$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR409	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR407 = 1431, SPR_INDEX_SYS_GPR408 = 1432, SPR_INDEX_SYS_GPR409 = 1433, SPR_INDEX_SYS_GPR410 = 1434$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR41	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR39 = 1063, SPR_INDEX_SYS_GPR40 = 1064, SPR_INDEX_SYS_GPR41 = 1065, SPR_INDEX_SYS_GPR42 = 1066$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR410	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR407 = 1431, SPR_INDEX_SYS_GPR408 = 1432, SPR_INDEX_SYS_GPR409 = 1433, SPR_INDEX_SYS_GPR410 = 1434$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR411	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR411 = 1435, SPR_INDEX_SYS_GPR412 = 1436, SPR_INDEX_SYS_GPR413 = 1437, SPR_INDEX_SYS_GPR414 = 1438$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR412	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR411 = 1435, SPR_INDEX_SYS_GPR412 = 1436, SPR_INDEX_SYS_GPR413 = 1437, SPR_INDEX_SYS_GPR414 = 1438$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR413	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR411 = 1435, SPR_INDEX_SYS_GPR412 = 1436, SPR_INDEX_SYS_GPR413 = 1437, SPR_INDEX_SYS_GPR414 = 1438$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR414	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR411 = 1435, SPR_INDEX_SYS_GPR412 = 1436, SPR_INDEX_SYS_GPR413 = 1437, SPR_INDEX_SYS_GPR414 = 1438$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR415	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR415 = 1439, SPR_INDEX_SYS_GPR416 = 1440, SPR_INDEX_SYS_GPR417 = 1441, SPR_INDEX_SYS_GPR418 = 1442$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR416	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR415 = 1439, SPR_INDEX_SYS_GPR416 = 1440, SPR_INDEX_SYS_GPR417 = 1441, SPR_INDEX_SYS_GPR418 = 1442$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR417	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR415 = 1439, SPR_INDEX_SYS_GPR416 = 1440, SPR_INDEX_SYS_GPR417 = 1441, SPR_INDEX_SYS_GPR418 = 1442$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR418	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR415 = 1439, SPR_INDEX_SYS_GPR416 = 1440, SPR_INDEX_SYS_GPR417 = 1441, SPR_INDEX_SYS_GPR418 = 1442$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR419	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR419 = 1443, SPR_INDEX_SYS_GPR420 = 1444, SPR_INDEX_SYS_GPR421 = 1445, SPR_INDEX_SYS_GPR422 = 1446$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR42	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR39 = 1063, SPR_INDEX_SYS_GPR40 = 1064, SPR_INDEX_SYS_GPR41 = 1065, SPR_INDEX_SYS_GPR42 = 1066$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR420	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR419 = 1443, SPR_INDEX_SYS_GPR420 = 1444, SPR_INDEX_SYS_GPR421 = 1445, SPR_INDEX_SYS_GPR422 = 1446$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR421	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR419 = 1443, SPR_INDEX_SYS_GPR420 = 1444, SPR_INDEX_SYS_GPR421 = 1445, SPR_INDEX_SYS_GPR422 = 1446$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR422	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR419 = 1443, SPR_INDEX_SYS_GPR420 = 1444, SPR_INDEX_SYS_GPR421 = 1445, SPR_INDEX_SYS_GPR422 = 1446$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR423	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR423 = 1447, SPR_INDEX_SYS_GPR424 = 1448, SPR_INDEX_SYS_GPR425 = 1449, SPR_INDEX_SYS_GPR426 = 1450$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR424	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR423 = 1447, SPR_INDEX_SYS_GPR424 = 1448, SPR_INDEX_SYS_GPR425 = 1449, SPR_INDEX_SYS_GPR426 = 1450$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR425	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR423 = 1447, SPR_INDEX_SYS_GPR424 = 1448, SPR_INDEX_SYS_GPR425 = 1449, SPR_INDEX_SYS_GPR426 = 1450$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR426	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR423 = 1447, SPR_INDEX_SYS_GPR424 = 1448, SPR_INDEX_SYS_GPR425 = 1449, SPR_INDEX_SYS_GPR426 = 1450$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR427	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR427 = 1451, SPR_INDEX_SYS_GPR428 = 1452, SPR_INDEX_SYS_GPR429 = 1453, SPR_INDEX_SYS_GPR430 = 1454$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR428	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR427 = 1451, SPR_INDEX_SYS_GPR428 = 1452, SPR_INDEX_SYS_GPR429 = 1453, SPR_INDEX_SYS_GPR430 = 1454$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR429	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR427 = 1451, SPR_INDEX_SYS_GPR428 = 1452, SPR_INDEX_SYS_GPR429 = 1453, SPR_INDEX_SYS_GPR430 = 1454$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR43	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR43 = 1067, SPR_INDEX_SYS_GPR44 = 1068, SPR_INDEX_SYS_GPR45 = 1069, SPR_INDEX_SYS_GPR46 = 1070$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR430	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR427 = 1451, SPR_INDEX_SYS_GPR428 = 1452, SPR_INDEX_SYS_GPR429 = 1453, SPR_INDEX_SYS_GPR430 = 1454$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR431	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR431 = 1455, SPR_INDEX_SYS_GPR432 = 1456, SPR_INDEX_SYS_GPR433 = 1457, SPR_INDEX_SYS_GPR434 = 1458$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR432	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR431 = 1455, SPR_INDEX_SYS_GPR432 = 1456, SPR_INDEX_SYS_GPR433 = 1457, SPR_INDEX_SYS_GPR434 = 1458$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR433	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR431 = 1455, SPR_INDEX_SYS_GPR432 = 1456, SPR_INDEX_SYS_GPR433 = 1457, SPR_INDEX_SYS_GPR434 = 1458$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR434	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR431 = 1455, SPR_INDEX_SYS_GPR432 = 1456, SPR_INDEX_SYS_GPR433 = 1457, SPR_INDEX_SYS_GPR434 = 1458$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR435	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR435 = 1459, SPR_INDEX_SYS_GPR436 = 1460, SPR_INDEX_SYS_GPR437 = 1461, SPR_INDEX_SYS_GPR438 = 1462$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR436	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR435 = 1459, SPR_INDEX_SYS_GPR436 = 1460, SPR_INDEX_SYS_GPR437 = 1461, SPR_INDEX_SYS_GPR438 = 1462$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR437	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR435 = 1459, SPR_INDEX_SYS_GPR436 = 1460, SPR_INDEX_SYS_GPR437 = 1461, SPR_INDEX_SYS_GPR438 = 1462$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR438	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR435 = 1459, SPR_INDEX_SYS_GPR436 = 1460, SPR_INDEX_SYS_GPR437 = 1461, SPR_INDEX_SYS_GPR438 = 1462$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR439	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR439 = 1463, SPR_INDEX_SYS_GPR440 = 1464, SPR_INDEX_SYS_GPR441 = 1465, SPR_INDEX_SYS_GPR442 = 1466$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR44	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR43 = 1067, SPR_INDEX_SYS_GPR44 = 1068, SPR_INDEX_SYS_GPR45 = 1069, SPR_INDEX_SYS_GPR46 = 1070$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR440	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR439 = 1463, SPR_INDEX_SYS_GPR440 = 1464, SPR_INDEX_SYS_GPR441 = 1465, SPR_INDEX_SYS_GPR442 = 1466$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR441	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR439 = 1463, SPR_INDEX_SYS_GPR440 = 1464, SPR_INDEX_SYS_GPR441 = 1465, SPR_INDEX_SYS_GPR442 = 1466$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR442	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR439 = 1463, SPR_INDEX_SYS_GPR440 = 1464, SPR_INDEX_SYS_GPR441 = 1465, SPR_INDEX_SYS_GPR442 = 1466$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR443	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR443 = 1467, SPR_INDEX_SYS_GPR444 = 1468, SPR_INDEX_SYS_GPR445 = 1469, SPR_INDEX_SYS_GPR446 = 1470$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR444	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR443 = 1467, SPR_INDEX_SYS_GPR444 = 1468, SPR_INDEX_SYS_GPR445 = 1469, SPR_INDEX_SYS_GPR446 = 1470$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR445	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR443 = 1467, SPR_INDEX_SYS_GPR444 = 1468, SPR_INDEX_SYS_GPR445 = 1469, SPR_INDEX_SYS_GPR446 = 1470$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR446	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR443 = 1467, SPR_INDEX_SYS_GPR444 = 1468, SPR_INDEX_SYS_GPR445 = 1469, SPR_INDEX_SYS_GPR446 = 1470$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR447	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR447 = 1471, SPR_INDEX_SYS_GPR448 = 1472, SPR_INDEX_SYS_GPR449 = 1473, SPR_INDEX_SYS_GPR450 = 1474$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR448	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR447 = 1471, SPR_INDEX_SYS_GPR448 = 1472, SPR_INDEX_SYS_GPR449 = 1473, SPR_INDEX_SYS_GPR450 = 1474$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR449	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR447 = 1471, SPR_INDEX_SYS_GPR448 = 1472, SPR_INDEX_SYS_GPR449 = 1473, SPR_INDEX_SYS_GPR450 = 1474$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR45	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR43 = 1067, SPR_INDEX_SYS_GPR44 = 1068, SPR_INDEX_SYS_GPR45 = 1069, SPR_INDEX_SYS_GPR46 = 1070$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR450	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR447 = 1471, SPR_INDEX_SYS_GPR448 = 1472, SPR_INDEX_SYS_GPR449 = 1473, SPR_INDEX_SYS_GPR450 = 1474$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR451	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR451 = 1475, SPR_INDEX_SYS_GPR452 = 1476, SPR_INDEX_SYS_GPR453 = 1477, SPR_INDEX_SYS_GPR454 = 1478$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR452	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR451 = 1475, SPR_INDEX_SYS_GPR452 = 1476, SPR_INDEX_SYS_GPR453 = 1477, SPR_INDEX_SYS_GPR454 = 1478$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR453	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR451 = 1475, SPR_INDEX_SYS_GPR452 = 1476, SPR_INDEX_SYS_GPR453 = 1477, SPR_INDEX_SYS_GPR454 = 1478$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR454	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR451 = 1475, SPR_INDEX_SYS_GPR452 = 1476, SPR_INDEX_SYS_GPR453 = 1477, SPR_INDEX_SYS_GPR454 = 1478$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR455	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR455 = 1479, SPR_INDEX_SYS_GPR456 = 1480, SPR_INDEX_SYS_GPR457 = 1481, SPR_INDEX_SYS_GPR458 = 1482$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR456	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR455 = 1479, SPR_INDEX_SYS_GPR456 = 1480, SPR_INDEX_SYS_GPR457 = 1481, SPR_INDEX_SYS_GPR458 = 1482$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR457	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR455 = 1479, SPR_INDEX_SYS_GPR456 = 1480, SPR_INDEX_SYS_GPR457 = 1481, SPR_INDEX_SYS_GPR458 = 1482$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR458	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR455 = 1479, SPR_INDEX_SYS_GPR456 = 1480, SPR_INDEX_SYS_GPR457 = 1481, SPR_INDEX_SYS_GPR458 = 1482$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR459	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR459 = 1483, SPR_INDEX_SYS_GPR460 = 1484, SPR_INDEX_SYS_GPR461 = 1485, SPR_INDEX_SYS_GPR462 = 1486$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR46	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR43 = 1067, SPR_INDEX_SYS_GPR44 = 1068, SPR_INDEX_SYS_GPR45 = 1069, SPR_INDEX_SYS_GPR46 = 1070$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR460	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR459 = 1483, SPR_INDEX_SYS_GPR460 = 1484, SPR_INDEX_SYS_GPR461 = 1485, SPR_INDEX_SYS_GPR462 = 1486$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR461	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR459 = 1483, SPR_INDEX_SYS_GPR460 = 1484, SPR_INDEX_SYS_GPR461 = 1485, SPR_INDEX_SYS_GPR462 = 1486$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR462	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR459 = 1483, SPR_INDEX_SYS_GPR460 = 1484, SPR_INDEX_SYS_GPR461 = 1485, SPR_INDEX_SYS_GPR462 = 1486$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR463	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR463 = 1487, SPR_INDEX_SYS_GPR464 = 1488, SPR_INDEX_SYS_GPR465 = 1489, SPR_INDEX_SYS_GPR466 = 1490$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR464	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR463 = 1487, SPR_INDEX_SYS_GPR464 = 1488, SPR_INDEX_SYS_GPR465 = 1489, SPR_INDEX_SYS_GPR466 = 1490$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR465	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR463 = 1487, SPR_INDEX_SYS_GPR464 = 1488, SPR_INDEX_SYS_GPR465 = 1489, SPR_INDEX_SYS_GPR466 = 1490$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR466	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR463 = 1487, SPR_INDEX_SYS_GPR464 = 1488, SPR_INDEX_SYS_GPR465 = 1489, SPR_INDEX_SYS_GPR466 = 1490$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR467	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR467 = 1491, SPR_INDEX_SYS_GPR468 = 1492, SPR_INDEX_SYS_GPR469 = 1493, SPR_INDEX_SYS_GPR470 = 1494$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR468	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR467 = 1491, SPR_INDEX_SYS_GPR468 = 1492, SPR_INDEX_SYS_GPR469 = 1493, SPR_INDEX_SYS_GPR470 = 1494$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR469	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR467 = 1491, SPR_INDEX_SYS_GPR468 = 1492, SPR_INDEX_SYS_GPR469 = 1493, SPR_INDEX_SYS_GPR470 = 1494$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR47	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR47 = 1071, SPR_INDEX_SYS_GPR48 = 1072, SPR_INDEX_SYS_GPR49 = 1073, SPR_INDEX_SYS_GPR50 = 1074$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR470	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR467 = 1491, SPR_INDEX_SYS_GPR468 = 1492, SPR_INDEX_SYS_GPR469 = 1493, SPR_INDEX_SYS_GPR470 = 1494$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR471	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR471 = 1495, SPR_INDEX_SYS_GPR472 = 1496, SPR_INDEX_SYS_GPR473 = 1497, SPR_INDEX_SYS_GPR474 = 1498$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR472	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR471 = 1495, SPR_INDEX_SYS_GPR472 = 1496, SPR_INDEX_SYS_GPR473 = 1497, SPR_INDEX_SYS_GPR474 = 1498$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR473	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR471 = 1495, SPR_INDEX_SYS_GPR472 = 1496, SPR_INDEX_SYS_GPR473 = 1497, SPR_INDEX_SYS_GPR474 = 1498$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR474	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR471 = 1495, SPR_INDEX_SYS_GPR472 = 1496, SPR_INDEX_SYS_GPR473 = 1497, SPR_INDEX_SYS_GPR474 = 1498$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR475	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR475 = 1499, SPR_INDEX_SYS_GPR476 = 1500, SPR_INDEX_SYS_GPR477 = 1501, SPR_INDEX_SYS_GPR478 = 1502$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR476	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR475 = 1499, SPR_INDEX_SYS_GPR476 = 1500, SPR_INDEX_SYS_GPR477 = 1501, SPR_INDEX_SYS_GPR478 = 1502$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR477	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR475 = 1499, SPR_INDEX_SYS_GPR476 = 1500, SPR_INDEX_SYS_GPR477 = 1501, SPR_INDEX_SYS_GPR478 = 1502$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR478	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR475 = 1499, SPR_INDEX_SYS_GPR476 = 1500, SPR_INDEX_SYS_GPR477 = 1501, SPR_INDEX_SYS_GPR478 = 1502$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR479	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR479 = 1503, SPR_INDEX_SYS_GPR480 = 1504, SPR_INDEX_SYS_GPR481 = 1505, SPR_INDEX_SYS_GPR482 = 1506$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR48	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR47 = 1071, SPR_INDEX_SYS_GPR48 = 1072, SPR_INDEX_SYS_GPR49 = 1073, SPR_INDEX_SYS_GPR50 = 1074$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR480	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR479 = 1503, SPR_INDEX_SYS_GPR480 = 1504, SPR_INDEX_SYS_GPR481 = 1505, SPR_INDEX_SYS_GPR482 = 1506$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR481	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR479 = 1503, SPR_INDEX_SYS_GPR480 = 1504, SPR_INDEX_SYS_GPR481 = 1505, SPR_INDEX_SYS_GPR482 = 1506$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR482	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR479 = 1503, SPR_INDEX_SYS_GPR480 = 1504, SPR_INDEX_SYS_GPR481 = 1505, SPR_INDEX_SYS_GPR482 = 1506$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR483	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR483 = 1507, SPR_INDEX_SYS_GPR484 = 1508, SPR_INDEX_SYS_GPR485 = 1509, SPR_INDEX_SYS_GPR486 = 1510$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR484	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR483 = 1507, SPR_INDEX_SYS_GPR484 = 1508, SPR_INDEX_SYS_GPR485 = 1509, SPR_INDEX_SYS_GPR486 = 1510$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR485	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR483 = 1507, SPR_INDEX_SYS_GPR484 = 1508, SPR_INDEX_SYS_GPR485 = 1509, SPR_INDEX_SYS_GPR486 = 1510$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR486	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR483 = 1507, SPR_INDEX_SYS_GPR484 = 1508, SPR_INDEX_SYS_GPR485 = 1509, SPR_INDEX_SYS_GPR486 = 1510$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR487	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR487 = 1511, SPR_INDEX_SYS_GPR488 = 1512, SPR_INDEX_SYS_GPR489 = 1513, SPR_INDEX_SYS_GPR490 = 1514$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR488	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR487 = 1511, SPR_INDEX_SYS_GPR488 = 1512, SPR_INDEX_SYS_GPR489 = 1513, SPR_INDEX_SYS_GPR490 = 1514$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR489	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR487 = 1511, SPR_INDEX_SYS_GPR488 = 1512, SPR_INDEX_SYS_GPR489 = 1513, SPR_INDEX_SYS_GPR490 = 1514$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR49	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR47 = 1071, SPR_INDEX_SYS_GPR48 = 1072, SPR_INDEX_SYS_GPR49 = 1073, SPR_INDEX_SYS_GPR50 = 1074$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR490	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR487 = 1511, SPR_INDEX_SYS_GPR488 = 1512, SPR_INDEX_SYS_GPR489 = 1513, SPR_INDEX_SYS_GPR490 = 1514$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR491	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR491 = 1515, SPR_INDEX_SYS_GPR492 = 1516, SPR_INDEX_SYS_GPR493 = 1517, SPR_INDEX_SYS_GPR494 = 1518$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR492	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR491 = 1515, SPR_INDEX_SYS_GPR492 = 1516, SPR_INDEX_SYS_GPR493 = 1517, SPR_INDEX_SYS_GPR494 = 1518$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR493	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR491 = 1515, SPR_INDEX_SYS_GPR492 = 1516, SPR_INDEX_SYS_GPR493 = 1517, SPR_INDEX_SYS_GPR494 = 1518$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR494	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR491 = 1515, SPR_INDEX_SYS_GPR492 = 1516, SPR_INDEX_SYS_GPR493 = 1517, SPR_INDEX_SYS_GPR494 = 1518$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR495	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR495 = 1519, SPR_INDEX_SYS_GPR496 = 1520, SPR_INDEX_SYS_GPR497 = 1521, SPR_INDEX_SYS_GPR498 = 1522$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR496	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR495 = 1519, SPR_INDEX_SYS_GPR496 = 1520, SPR_INDEX_SYS_GPR497 = 1521, SPR_INDEX_SYS_GPR498 = 1522$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR497	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR495 = 1519, SPR_INDEX_SYS_GPR496 = 1520, SPR_INDEX_SYS_GPR497 = 1521, SPR_INDEX_SYS_GPR498 = 1522$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR498	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR495 = 1519, SPR_INDEX_SYS_GPR496 = 1520, SPR_INDEX_SYS_GPR497 = 1521, SPR_INDEX_SYS_GPR498 = 1522$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR499	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR499 = 1523, SPR_INDEX_SYS_GPR500 = 1524, SPR_INDEX_SYS_GPR501 = 1525, SPR_INDEX_SYS_GPR502 = 1526$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR5	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR3 = 1027, SPR_INDEX_SYS_GPR4 = 1028, SPR_INDEX_SYS_GPR5 = 1029, SPR_INDEX_SYS_GPR6 = 1030$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR50	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR47 = 1071, SPR_INDEX_SYS_GPR48 = 1072, SPR_INDEX_SYS_GPR49 = 1073, SPR_INDEX_SYS_GPR50 = 1074$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR500	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR499 = 1523, SPR_INDEX_SYS_GPR500 = 1524, SPR_INDEX_SYS_GPR501 = 1525, SPR_INDEX_SYS_GPR502 = 1526$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR501	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR499 = 1523, SPR_INDEX_SYS_GPR500 = 1524, SPR_INDEX_SYS_GPR501 = 1525, SPR_INDEX_SYS_GPR502 = 1526$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR502	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR499 = 1523, SPR_INDEX_SYS_GPR500 = 1524, SPR_INDEX_SYS_GPR501 = 1525, SPR_INDEX_SYS_GPR502 = 1526$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR503	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR503 = 1527, SPR_INDEX_SYS_GPR504 = 1528, SPR_INDEX_SYS_GPR505 = 1529, SPR_INDEX_SYS_GPR506 = 1530$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR504	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR503 = 1527, SPR_INDEX_SYS_GPR504 = 1528, SPR_INDEX_SYS_GPR505 = 1529, SPR_INDEX_SYS_GPR506 = 1530$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR505	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR503 = 1527, SPR_INDEX_SYS_GPR504 = 1528, SPR_INDEX_SYS_GPR505 = 1529, SPR_INDEX_SYS_GPR506 = 1530$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR506	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR503 = 1527, SPR_INDEX_SYS_GPR504 = 1528, SPR_INDEX_SYS_GPR505 = 1529, SPR_INDEX_SYS_GPR506 = 1530$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR507	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR507 = 1531, SPR_INDEX_SYS_GPR508 = 1532, SPR_INDEX_SYS_GPR509 = 1533, SPR_INDEX_SYS_GPR510 = 1534$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR508	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR507 = 1531, SPR_INDEX_SYS_GPR508 = 1532, SPR_INDEX_SYS_GPR509 = 1533, SPR_INDEX_SYS_GPR510 = 1534$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR509	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR507 = 1531, SPR_INDEX_SYS_GPR508 = 1532, SPR_INDEX_SYS_GPR509 = 1533, SPR_INDEX_SYS_GPR510 = 1534$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR51	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR51 = 1075, SPR_INDEX_SYS_GPR52 = 1076, SPR_INDEX_SYS_GPR53 = 1077, SPR_INDEX_SYS_GPR54 = 1078$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR510	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR507 = 1531, SPR_INDEX_SYS_GPR508 = 1532, SPR_INDEX_SYS_GPR509 = 1533, SPR_INDEX_SYS_GPR510 = 1534$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR511	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR511 = 1535, SPR_INDEX_MAC_MACLO = 1, SPR_INDEX_MAC_MACHI = 2, SPR_INDEX_TICK_TTMR = 0$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR52	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR51 = 1075, SPR_INDEX_SYS_GPR52 = 1076, SPR_INDEX_SYS_GPR53 = 1077, SPR_INDEX_SYS_GPR54 = 1078$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR53	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR51 = 1075, SPR_INDEX_SYS_GPR52 = 1076, SPR_INDEX_SYS_GPR53 = 1077, SPR_INDEX_SYS_GPR54 = 1078$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR54	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR51 = 1075, SPR_INDEX_SYS_GPR52 = 1076, SPR_INDEX_SYS_GPR53 = 1077, SPR_INDEX_SYS_GPR54 = 1078$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR55	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR55 = 1079, SPR_INDEX_SYS_GPR56 = 1080, SPR_INDEX_SYS_GPR57 = 1081, SPR_INDEX_SYS_GPR58 = 1082$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR56	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR55 = 1079, SPR_INDEX_SYS_GPR56 = 1080, SPR_INDEX_SYS_GPR57 = 1081, SPR_INDEX_SYS_GPR58 = 1082$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR57	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR55 = 1079, SPR_INDEX_SYS_GPR56 = 1080, SPR_INDEX_SYS_GPR57 = 1081, SPR_INDEX_SYS_GPR58 = 1082$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR58	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR55 = 1079, SPR_INDEX_SYS_GPR56 = 1080, SPR_INDEX_SYS_GPR57 = 1081, SPR_INDEX_SYS_GPR58 = 1082$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR59	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR59 = 1083, SPR_INDEX_SYS_GPR60 = 1084, SPR_INDEX_SYS_GPR61 = 1085, SPR_INDEX_SYS_GPR62 = 1086$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR6	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR3 = 1027, SPR_INDEX_SYS_GPR4 = 1028, SPR_INDEX_SYS_GPR5 = 1029, SPR_INDEX_SYS_GPR6 = 1030$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR60	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR59 = 1083, SPR_INDEX_SYS_GPR60 = 1084, SPR_INDEX_SYS_GPR61 = 1085, SPR_INDEX_SYS_GPR62 = 1086$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR61	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR59 = 1083, SPR_INDEX_SYS_GPR60 = 1084, SPR_INDEX_SYS_GPR61 = 1085, SPR_INDEX_SYS_GPR62 = 1086$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR62	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR59 = 1083, SPR_INDEX_SYS_GPR60 = 1084, SPR_INDEX_SYS_GPR61 = 1085, SPR_INDEX_SYS_GPR62 = 1086$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR63	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR63 = 1087, SPR_INDEX_SYS_GPR64 = 1088, SPR_INDEX_SYS_GPR65 = 1089, SPR_INDEX_SYS_GPR66 = 1090$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR64	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR63 = 1087, SPR_INDEX_SYS_GPR64 = 1088, SPR_INDEX_SYS_GPR65 = 1089, SPR_INDEX_SYS_GPR66 = 1090$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR65	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR63 = 1087, SPR_INDEX_SYS_GPR64 = 1088, SPR_INDEX_SYS_GPR65 = 1089, SPR_INDEX_SYS_GPR66 = 1090$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR66	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR63 = 1087, SPR_INDEX_SYS_GPR64 = 1088, SPR_INDEX_SYS_GPR65 = 1089, SPR_INDEX_SYS_GPR66 = 1090$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR67	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR67 = 1091, SPR_INDEX_SYS_GPR68 = 1092, SPR_INDEX_SYS_GPR69 = 1093, SPR_INDEX_SYS_GPR70 = 1094$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR68	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR67 = 1091, SPR_INDEX_SYS_GPR68 = 1092, SPR_INDEX_SYS_GPR69 = 1093, SPR_INDEX_SYS_GPR70 = 1094$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR69	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR67 = 1091, SPR_INDEX_SYS_GPR68 = 1092, SPR_INDEX_SYS_GPR69 = 1093, SPR_INDEX_SYS_GPR70 = 1094$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR7	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR7 = 1031, SPR_INDEX_SYS_GPR8 = 1032, SPR_INDEX_SYS_GPR9 = 1033, SPR_INDEX_SYS_GPR10 = 1034$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR70	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR67 = 1091, SPR_INDEX_SYS_GPR68 = 1092, SPR_INDEX_SYS_GPR69 = 1093, SPR_INDEX_SYS_GPR70 = 1094$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR71	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR71 = 1095, SPR_INDEX_SYS_GPR72 = 1096, SPR_INDEX_SYS_GPR73 = 1097, SPR_INDEX_SYS_GPR74 = 1098$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR72	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR71 = 1095, SPR_INDEX_SYS_GPR72 = 1096, SPR_INDEX_SYS_GPR73 = 1097, SPR_INDEX_SYS_GPR74 = 1098$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR73	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR71 = 1095, SPR_INDEX_SYS_GPR72 = 1096, SPR_INDEX_SYS_GPR73 = 1097, SPR_INDEX_SYS_GPR74 = 1098$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR74	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR71 = 1095, SPR_INDEX_SYS_GPR72 = 1096, SPR_INDEX_SYS_GPR73 = 1097, SPR_INDEX_SYS_GPR74 = 1098$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR75	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR75 = 1099, SPR_INDEX_SYS_GPR76 = 1100, SPR_INDEX_SYS_GPR77 = 1101, SPR_INDEX_SYS_GPR78 = 1102$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR76	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR75 = 1099, SPR_INDEX_SYS_GPR76 = 1100, SPR_INDEX_SYS_GPR77 = 1101, SPR_INDEX_SYS_GPR78 = 1102$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR77	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR75 = 1099, SPR_INDEX_SYS_GPR76 = 1100, SPR_INDEX_SYS_GPR77 = 1101, SPR_INDEX_SYS_GPR78 = 1102$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR78	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR75 = 1099, SPR_INDEX_SYS_GPR76 = 1100, SPR_INDEX_SYS_GPR77 = 1101, SPR_INDEX_SYS_GPR78 = 1102$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR79	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR79 = 1103, SPR_INDEX_SYS_GPR80 = 1104, SPR_INDEX_SYS_GPR81 = 1105, SPR_INDEX_SYS_GPR82 = 1106$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR8	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR7 = 1031, SPR_INDEX_SYS_GPR8 = 1032, SPR_INDEX_SYS_GPR9 = 1033, SPR_INDEX_SYS_GPR10 = 1034$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR80	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR79 = 1103, SPR_INDEX_SYS_GPR80 = 1104, SPR_INDEX_SYS_GPR81 = 1105, SPR_INDEX_SYS_GPR82 = 1106$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR81	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR79 = 1103, SPR_INDEX_SYS_GPR80 = 1104, SPR_INDEX_SYS_GPR81 = 1105, SPR_INDEX_SYS_GPR82 = 1106$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR82	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR79 = 1103, SPR_INDEX_SYS_GPR80 = 1104, SPR_INDEX_SYS_GPR81 = 1105, SPR_INDEX_SYS_GPR82 = 1106$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR83	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR83 = 1107, SPR_INDEX_SYS_GPR84 = 1108, SPR_INDEX_SYS_GPR85 = 1109, SPR_INDEX_SYS_GPR86 = 1110$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR84	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR83 = 1107, SPR_INDEX_SYS_GPR84 = 1108, SPR_INDEX_SYS_GPR85 = 1109, SPR_INDEX_SYS_GPR86 = 1110$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR85	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR83 = 1107, SPR_INDEX_SYS_GPR84 = 1108, SPR_INDEX_SYS_GPR85 = 1109, SPR_INDEX_SYS_GPR86 = 1110$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR86	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR83 = 1107, SPR_INDEX_SYS_GPR84 = 1108, SPR_INDEX_SYS_GPR85 = 1109, SPR_INDEX_SYS_GPR86 = 1110$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR87	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR87 = 1111, SPR_INDEX_SYS_GPR88 = 1112, SPR_INDEX_SYS_GPR89 = 1113, SPR_INDEX_SYS_GPR90 = 1114$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR88	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR87 = 1111, SPR_INDEX_SYS_GPR88 = 1112, SPR_INDEX_SYS_GPR89 = 1113, SPR_INDEX_SYS_GPR90 = 1114$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR89	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR87 = 1111, SPR_INDEX_SYS_GPR88 = 1112, SPR_INDEX_SYS_GPR89 = 1113, SPR_INDEX_SYS_GPR90 = 1114$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR9	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR7 = 1031, SPR_INDEX_SYS_GPR8 = 1032, SPR_INDEX_SYS_GPR9 = 1033, SPR_INDEX_SYS_GPR10 = 1034$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR90	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR87 = 1111, SPR_INDEX_SYS_GPR88 = 1112, SPR_INDEX_SYS_GPR89 = 1113, SPR_INDEX_SYS_GPR90 = 1114$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR91	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR91 = 1115, SPR_INDEX_SYS_GPR92 = 1116, SPR_INDEX_SYS_GPR93 = 1117, SPR_INDEX_SYS_GPR94 = 1118$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR92	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR91 = 1115, SPR_INDEX_SYS_GPR92 = 1116, SPR_INDEX_SYS_GPR93 = 1117, SPR_INDEX_SYS_GPR94 = 1118$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR93	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR91 = 1115, SPR_INDEX_SYS_GPR92 = 1116, SPR_INDEX_SYS_GPR93 = 1117, SPR_INDEX_SYS_GPR94 = 1118$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR94	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR91 = 1115, SPR_INDEX_SYS_GPR92 = 1116, SPR_INDEX_SYS_GPR93 = 1117, SPR_INDEX_SYS_GPR94 = 1118$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR95	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR95 = 1119, SPR_INDEX_SYS_GPR96 = 1120, SPR_INDEX_SYS_GPR97 = 1121, SPR_INDEX_SYS_GPR98 = 1122$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR96	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR95 = 1119, SPR_INDEX_SYS_GPR96 = 1120, SPR_INDEX_SYS_GPR97 = 1121, SPR_INDEX_SYS_GPR98 = 1122$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR97	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR95 = 1119, SPR_INDEX_SYS_GPR96 = 1120, SPR_INDEX_SYS_GPR97 = 1121, SPR_INDEX_SYS_GPR98 = 1122$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR98	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR95 = 1119, SPR_INDEX_SYS_GPR96 = 1120, SPR_INDEX_SYS_GPR97 = 1121, SPR_INDEX_SYS_GPR98 = 1122$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_GPR99	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR99 = 1123, SPR_INDEX_SYS_GPR100 = 1124, SPR_INDEX_SYS_GPR101 = 1125, SPR_INDEX_SYS_GPR102 = 1126$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_ICCFGR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_IMMUCFGR = 4, SPR_INDEX_SYS_DCCFGR = 5, SPR_INDEX_SYS_ICCFGR = 6, SPR_INDEX_SYS_DCFGR = 7$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_IMMUCFGR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_IMMUCFGR = 4, SPR_INDEX_SYS_DCCFGR = 5, SPR_INDEX_SYS_ICCFGR = 6, SPR_INDEX_SYS_DCFGR = 7$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_NPC	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_PCCFGR = 8, SPR_INDEX_SYS_NPC = 16, SPR_INDEX_SYS_SR = 17, SPR_INDEX_SYS_PPC = 18$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_PCCFGR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_PCCFGR = 8, SPR_INDEX_SYS_NPC = 16, SPR_INDEX_SYS_SR = 17, SPR_INDEX_SYS_PPC = 18$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_PPC	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_PCCFGR = 8, SPR_INDEX_SYS_NPC = 16, SPR_INDEX_SYS_SR = 17, SPR_INDEX_SYS_PPC = 18$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_SR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_PCCFGR = 8, SPR_INDEX_SYS_NPC = 16, SPR_INDEX_SYS_SR = 17, SPR_INDEX_SYS_PPC = 18$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_UPR	opcodes/or1k-desc.h	/^  SPR_INDEX_SYS_VR = 0, SPR_INDEX_SYS_UPR = 1, SPR_INDEX_SYS_CPUCFGR = 2, SPR_INDEX_SYS_DMMUCFGR = 3$/;"	e	enum:spr_reg_indices
SPR_INDEX_SYS_VR	opcodes/or1k-desc.h	/^  SPR_INDEX_SYS_VR = 0, SPR_INDEX_SYS_UPR = 1, SPR_INDEX_SYS_CPUCFGR = 2, SPR_INDEX_SYS_DMMUCFGR = 3$/;"	e	enum:spr_reg_indices
SPR_INDEX_TICK_TTMR	opcodes/or1k-desc.h	/^ , SPR_INDEX_SYS_GPR511 = 1535, SPR_INDEX_MAC_MACLO = 1, SPR_INDEX_MAC_MACHI = 2, SPR_INDEX_TICK_TTMR = 0$/;"	e	enum:spr_reg_indices
SPR_IS_ACC	sim/frv/frv-sim.h	26;"	d
SPR_ITLBEIR	sim/testsuite/sim/or1k/spr-defs.h	71;"	d
SPR_ITLBMR_BASE	sim/testsuite/sim/or1k/spr-defs.h	72;"	d
SPR_ITLBMR_LAST	sim/testsuite/sim/or1k/spr-defs.h	73;"	d
SPR_ITLBTR_BASE	sim/testsuite/sim/or1k/spr-defs.h	74;"	d
SPR_ITLBTR_LAST	sim/testsuite/sim/or1k/spr-defs.h	75;"	d
SPR_MACHI	sim/testsuite/sim/or1k/spr-defs.h	97;"	d
SPR_MACLO	sim/testsuite/sim/or1k/spr-defs.h	96;"	d
SPR_MASK	opcodes/ppc-opc.c	2303;"	d	file:
SPR_NAMES	opcodes/frv-desc.h	/^} SPR_NAMES;$/;"	t	typeref:enum:spr_names
SPR_NPC	sim/testsuite/sim/or1k/spr-defs.h	48;"	d
SPR_PCCFGR	sim/testsuite/sim/or1k/spr-defs.h	47;"	d
SPR_PPC	sim/testsuite/sim/or1k/spr-defs.h	50;"	d
SPR_REG_INDICES	opcodes/or1k-desc.h	/^} SPR_REG_INDICES;$/;"	t	typeref:enum:spr_reg_indices
SPR_SR	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	MOVE_TO_SPR SPR_SR, \\scratch_reg_2$/;"	v
SPR_SR	sim/testsuite/sim/or1k/spr-defs.h	49;"	d
SPR_SR_CE	sim/testsuite/sim/or1k/spr-defs.h	108;"	d
SPR_SR_CID	sim/testsuite/sim/or1k/spr-defs.h	118;"	d
SPR_SR_CY	sim/testsuite/sim/or1k/spr-defs.h	110;"	d
SPR_SR_DCE	sim/testsuite/sim/or1k/spr-defs.h	103;"	d
SPR_SR_DME	sim/testsuite/sim/or1k/spr-defs.h	105;"	d
SPR_SR_DSX	sim/testsuite/sim/or1k/spr-defs.h	113;"	d
SPR_SR_EPH	sim/testsuite/sim/or1k/spr-defs.h	114;"	d
SPR_SR_F	sim/testsuite/sim/or1k/spr-defs.h	109;"	d
SPR_SR_FO	sim/testsuite/sim/or1k/spr-defs.h	115;"	d
SPR_SR_ICE	sim/testsuite/sim/or1k/spr-defs.h	104;"	d
SPR_SR_IEE	sim/testsuite/sim/or1k/spr-defs.h	102;"	d
SPR_SR_IME	sim/testsuite/sim/or1k/spr-defs.h	106;"	d
SPR_SR_LEE	sim/testsuite/sim/or1k/spr-defs.h	107;"	d
SPR_SR_OV	sim/testsuite/sim/or1k/spr-defs.h	111;"	d
SPR_SR_OVE	sim/testsuite/sim/or1k/spr-defs.h	112;"	d
SPR_SR_RES	sim/testsuite/sim/or1k/spr-defs.h	117;"	d
SPR_SR_SM	sim/testsuite/sim/or1k/spr-defs.h	100;"	d
SPR_SR_SUMRA	sim/testsuite/sim/or1k/spr-defs.h	116;"	d
SPR_SR_TEE	sim/testsuite/sim/or1k/spr-defs.h	101;"	d
SPR_UPR	sim/testsuite/sim/or1k/spr-defs.h	40;"	d
SPR_VR	sim/testsuite/sim/or1k/spr-defs.h	39;"	d
SPU	gdb/stubs/m32r-stub.c	/^  PSW, CBR, SPI, SPU, BPC, PC, ACCL, ACCH$/;"	e	enum:regnames	file:
SPUADDR	gdb/spu-tdep.h	104;"	d
SPUADDR_ADDR	gdb/spu-tdep.h	112;"	d
SPUADDR_SPU	gdb/spu-tdep.h	107;"	d
SPUFS_MAGIC	gdb/gdbserver/linux-low.c	64;"	d	file:
SPUFS_MAGIC	gdb/linux-nat.c	71;"	d	file:
SPU_ARG1_REGNUM	gdb/spu-tdep.h	/^  SPU_ARG1_REGNUM = 3,		\/* First argument register.  *\/$/;"	e	enum:spu_regnum
SPU_ARGN_REGNUM	gdb/spu-tdep.h	/^  SPU_ARGN_REGNUM = 74,		\/* Last argument register.  *\/$/;"	e	enum:spu_regnum
SPU_BEGIN	sim/ppc/e500_expression.h	143;"	d
SPU_DECR_REGNUM	gdb/spu-tdep.h	/^  SPU_DECR_REGNUM = 134,	\/* Decrementer value.  *\/$/;"	e	enum:spu_regnum
SPU_DECR_STATUS_REGNUM	gdb/spu-tdep.h	/^  SPU_DECR_STATUS_REGNUM = 135	\/* Decrementer status.  *\/$/;"	e	enum:spu_regnum
SPU_ELF_DATA	bfd/elf-bfd.h	/^  SPU_ELF_DATA,$/;"	e	enum:elf_target_id
SPU_END	sim/ppc/e500_expression.h	147;"	d
SPU_FPSCR_REGNUM	gdb/spu-tdep.h	/^  SPU_FPSCR_REGNUM = 131,	\/* Floating point status\/control register.  *\/$/;"	e	enum:spu_regnum
SPU_FP_BEGIN	sim/ppc/e500_expression.h	154;"	d
SPU_FP_END	sim/ppc/e500_expression.h	157;"	d
SPU_FP_REGNUM	gdb/spu-tdep.h	/^  SPU_FP_REGNUM = 127,		\/* Frame pointer.  *\/$/;"	e	enum:spu_regnum
SPU_ID_REGNUM	gdb/gdbserver/spu-low.c	46;"	d	file:
SPU_ID_REGNUM	gdb/spu-tdep.h	/^  SPU_ID_REGNUM = 128,		\/* SPU ID register.  *\/$/;"	e	enum:spu_regnum
SPU_LR_REGNUM	gdb/spu-tdep.h	/^  SPU_LR_REGNUM = 0,		\/* Link register.  *\/$/;"	e	enum:spu_regnum
SPU_LSLR_REGNUM	gdb/spu-tdep.h	/^  SPU_LSLR_REGNUM = 133,	\/* Local store limit register.  *\/$/;"	e	enum:spu_regnum
SPU_NUM_CORE_REGS	gdb/gdbserver/spu-low.c	43;"	d	file:
SPU_NUM_GPRS	gdb/spu-tdep.h	25;"	d
SPU_NUM_PSEUDO_REGS	gdb/spu-tdep.h	24;"	d
SPU_NUM_REGS	gdb/gdbserver/spu-low.c	42;"	d	file:
SPU_NUM_REGS	gdb/spu-tdep.h	23;"	d
SPU_OFFSET	gdb/m32r-linux-tdep.c	344;"	d	file:
SPU_OVERLAY_LMA	gdb/spu-tdep.h	115;"	d
SPU_PC_REGNUM	gdb/gdbserver/spu-low.c	47;"	d	file:
SPU_PC_REGNUM	gdb/spu-tdep.h	/^  SPU_PC_REGNUM = 129,		\/* Next program counter.  *\/$/;"	e	enum:spu_regnum
SPU_PLUGIN_NAME	include/elf/spu.h	58;"	d
SPU_PTNOTE_SPUNAME	include/elf/spu.h	59;"	d
SPU_RAW_SP_REGNUM	gdb/spu-tdep.h	/^  SPU_RAW_SP_REGNUM = 1,	\/* Stack pointer (full register).  *\/$/;"	e	enum:spu_regnum
SPU_REGMAP	gdb/m32r-linux-nat.c	61;"	d	file:
SPU_REGNUM	gdb/m32r-tdep.h	/^  SPU_REGNUM = 18,$/;"	e	enum:m32r_regnum
SPU_REGNUM	sim/m32r/m32r-sim.h	27;"	d
SPU_SAVED1_REGNUM	gdb/spu-tdep.h	/^  SPU_SAVED1_REGNUM = 80,	\/* First call-saved register.  *\/$/;"	e	enum:spu_regnum
SPU_SAVEDN_REGNUM	gdb/spu-tdep.h	/^  SPU_SAVEDN_REGNUM = 127,	\/* Last call-saved register.  *\/$/;"	e	enum:spu_regnum
SPU_SP_REGNUM	gdb/spu-tdep.h	/^  SPU_SP_REGNUM = 130,		\/* Stack pointer (preferred slot).  *\/$/;"	e	enum:spu_regnum
SPU_SRR0_REGNUM	gdb/spu-tdep.h	/^  SPU_SRR0_REGNUM = 132,	\/* SRR0 register.  *\/$/;"	e	enum:spu_regnum
SPU_TDEP_H	gdb/spu-tdep.h	20;"	d
SPX	include/opcode/arc.h	/^  SPX      = (1U << 22)$/;"	e	enum:__anon1256
SP_ALIGNMENT	gdb/riscv-tdep.c	59;"	d	file:
SP_ALIGNMENT	gdb/xtensa-tdep.c	77;"	d	file:
SP_ARG0	gdb/m68k-tdep.c	56;"	d	file:
SP_IDX	sim/cr16/cr16_sim.h	/^  SP_IDX = 15,$/;"	e	enum:__anon512
SP_IDX	sim/d10v/d10v_sim.h	/^  SP_IDX = 15,$/;"	e	enum:__anon494
SP_OK	sim/aarch64/simulator.c	36;"	d	file:
SP_REGNO	sim/v850/sim-main.h	122;"	d
SP_REGNUM	sim/h8300/sim-main.h	/^  SP_REGNUM = R7_REGNUM,	\/* Contains address of top of stack *\/$/;"	e	enum:h8_regnum
SP_REGNUM	sim/m68hc11/sim-main.h	69;"	d
SP_S	opcodes/arc-opc.c	1869;"	d	file:
SP_Sdup	opcodes/arc-opc.c	1872;"	d	file:
SPdup	opcodes/arc-opc.c	1871;"	d	file:
SPm	opcodes/rx-decode.c	126;"	d	file:
SR	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
SR	opcodes/msp430-decode.c	89;"	d	file:
SR	opcodes/ppc-opc.c	2316;"	d	file:
SR	opcodes/rl78-decode.c	127;"	d	file:
SR	opcodes/rx-decode.c	120;"	d	file:
SR	sim/mips/sim-main.h	341;"	d
SR	sim/msp430/msp430-sim.c	229;"	d	file:
SR	sim/v850/sim-main.h	113;"	d
SR0	sim/sh/interp.c	136;"	d	file:
SR1	opcodes/v850-opc.c	1049;"	d	file:
SR2	opcodes/v850-opc.c	1056;"	d	file:
SRA	sim/erc32/exec.c	152;"	d	file:
SRADI	include/cgen/basic-ops.h	183;"	d
SRADI	sim/common/cgen-ops.h	189;"	d
SRADI	sim/common/cgen-utils.c	/^SRADI (val, shift)$/;"	f
SRAF	include/opcode/dlx.h	30;"	d
SRAHI	include/cgen/basic-ops.h	93;"	d
SRAHI	sim/common/cgen-ops.h	99;"	d
SRAIOP	include/opcode/dlx.h	128;"	d
SRAM_MASK	sim/avr/interp.c	45;"	d	file:
SRAM_VADDR	sim/avr/interp.c	48;"	d	file:
SRAQH	sim/mips/mdmx.c	/^SRAQH(signed16 ts, signed16 tt)$/;"	f	file:
SRAQI	include/cgen/basic-ops.h	63;"	d
SRAQI	sim/common/cgen-ops.h	69;"	d
SRASI	include/cgen/basic-ops.h	123;"	d
SRASI	sim/common/cgen-ops.h	129;"	d
SRB	opcodes/rl78-decode.c	128;"	d	file:
SRC	include/opcode/h8300.h	/^  SRC =		0x10000,$/;"	e	enum:h8_flags
SRC	include/opcode/tic54x.h	100;"	d
SRC	sim/msp430/msp430-sim.c	812;"	d	file:
SRC1	include/opcode/tic54x.h	102;"	d
SRC1_REG	sim/arm/maverick.c	68;"	d	file:
SRC2_REG	sim/arm/maverick.c	69;"	d	file:
SRCA_MASK	include/opcode/visium.h	80;"	d
SRCB_MASK	include/opcode/visium.h	81;"	d
SRCDISPREG	include/opcode/h8300.h	/^  SRCDISPREG =  SRC | DISPREG,$/;"	e	enum:h8_flags
SRC_AND_LOC	gdb/frame.h	/^    SRC_AND_LOC, $/;"	e	enum:print_what
SRC_COMMAND	gdb/tui/tui-data.h	/^  SRC_COMMAND,$/;"	e	enum:tui_layout_type
SRC_DATA_COMMAND	gdb/tui/tui-data.h	/^  SRC_DATA_COMMAND,$/;"	e	enum:tui_layout_type
SRC_DISASSEM_COMMAND	gdb/tui/tui-data.h	/^  SRC_DISASSEM_COMMAND,$/;"	e	enum:tui_layout_type
SRC_LINE	gdb/frame.h	/^    SRC_LINE = -1, $/;"	e	enum:print_what
SRC_NAME	gdb/tui/tui-data.h	63;"	d
SRC_WIN	gdb/tui/tui.h	/^  SRC_WIN = 0,$/;"	e	enum:tui_win_type
SRDI_R0_R0_2	bfd/elf64-ppc.c	214;"	d	file:
SREG	sim/avr/interp.c	61;"	d	file:
SREG	sim/sh/interp.c	149;"	d	file:
SREG_C	sim/avr/interp.c	80;"	d	file:
SREG_H	sim/avr/interp.c	75;"	d	file:
SREG_I	sim/avr/interp.c	73;"	d	file:
SREG_N	sim/avr/interp.c	78;"	d	file:
SREG_S	sim/avr/interp.c	76;"	d	file:
SREG_T	sim/avr/interp.c	74;"	d	file:
SREG_V	sim/avr/interp.c	77;"	d	file:
SREG_Z	sim/avr/interp.c	79;"	d	file:
SRIDX	opcodes/nds32-asm.c	51;"	d	file:
SRIDX	sim/mips/sim-main.h	340;"	d
SRL	sim/erc32/exec.c	153;"	d	file:
SRLDI	include/cgen/basic-ops.h	184;"	d
SRLDI	sim/common/cgen-ops.h	190;"	d
SRLF	include/opcode/dlx.h	29;"	d
SRLHI	include/cgen/basic-ops.h	94;"	d
SRLHI	sim/common/cgen-ops.h	100;"	d
SRLIOP	include/opcode/dlx.h	127;"	d
SRLOB	sim/mips/mdmx.c	/^SRLOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
SRLQH	sim/mips/mdmx.c	/^SRLQH(signed16 ts, signed16 tt)$/;"	f	file:
SRLQI	include/cgen/basic-ops.h	64;"	d
SRLQI	sim/common/cgen-ops.h	70;"	d
SRLSI	include/cgen/basic-ops.h	124;"	d
SRLSI	sim/common/cgen-ops.h	130;"	d
SRP_REGNUM	gdb/cris-tdep.c	/^  SRP_REGNUM  = 27,$/;"	e	enum:cris_regnums	file:
SRR	opcodes/rx-decode.c	121;"	d	file:
SRR0	sim/ppc/registers.h	327;"	d
SRR1	sim/ppc/registers.h	328;"	d
SRS_REGNUM	gdb/cris-tdep.c	/^  SRS_REGNUM  = 19,$/;"	e	enum:cris_regnums	file:
SRW	opcodes/rl78-decode.c	129;"	d	file:
SR_AF	sim/mcore/interp.c	121;"	d	file:
SR_BASE	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^#define SR_BASE 		0xFF800000 	\/\/ must match value used for sram_baddr inputs$/;"	d
SR_BL	sim/sh/interp.c	192;"	d	file:
SR_DMX	sim/sh/interp.c	196;"	d	file:
SR_DMY	sim/sh/interp.c	195;"	d	file:
SR_KSU	sim/mips/sim-main.h	516;"	d
SR_MASK_BL	sim/sh/interp.c	178;"	d	file:
SR_MASK_BO	sim/sh/interp.c	168;"	d	file:
SR_MASK_CS	sim/sh/interp.c	169;"	d	file:
SR_MASK_DMX	sim/sh/interp.c	171;"	d	file:
SR_MASK_DMY	sim/sh/interp.c	170;"	d	file:
SR_MASK_I	sim/sh/interp.c	174;"	d	file:
SR_MASK_M	sim/sh/interp.c	172;"	d	file:
SR_MASK_MD	sim/sh/interp.c	180;"	d	file:
SR_MASK_Q	sim/sh/interp.c	173;"	d	file:
SR_MASK_RB	sim/sh/interp.c	179;"	d	file:
SR_MASK_RC	sim/sh/interp.c	181;"	d	file:
SR_MASK_S	sim/sh/interp.c	175;"	d	file:
SR_MASK_T	sim/sh/interp.c	176;"	d	file:
SR_MD	sim/sh/interp.c	194;"	d	file:
SR_RB	sim/sh/interp.c	193;"	d	file:
SR_RC	sim/sh/interp.c	197;"	d	file:
SR_RC_INCREMENT	sim/sh/interp.c	182;"	d	file:
SR_REGNUM	gdb/sh-tdep.h	/^    SR_REGNUM = 22,$/;"	e	enum:__anon1841
SR_REGNUM	sim/or1k/or1k-sim.h	27;"	d
SReg2	opcodes/i386-opc.h	/^  SReg2,$/;"	e	enum:__anon68
SReg3	opcodes/i386-opc.h	/^  SReg3,$/;"	e	enum:__anon68
SS	gdb/stubs/i386-stub.c	/^	       CS, SS, DS, ES, FS, GS};$/;"	e	enum:regnames	file:
SS	gdb/testsuite/gdb.cp/var-tag.cc	/^struct SS {} ss;$/;"	s	file:
SS	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct SS {$/;"	s	file:
SS	gdb/testsuite/gdb.python/py-explore.c	/^typedef struct SimpleStruct SS;$/;"	t	typeref:struct:SimpleStruct	file:
SS	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct SS {$/;"	s	file:
SS	gdb/testsuite/gdb.python/py-type.c	/^struct SS$/;"	s	file:
SSCOUNT	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^SSCOUNT:$/;"	l
SSE2AVX	opcodes/i386-opc.h	/^  SSE2AVX,$/;"	e	enum:__anon67
SSI	opcodes/tic80-opc.c	344;"	d	file:
SSP	opcodes/m10300-opc.c	223;"	d	file:
SSR	sim/sh/interp.c	146;"	d	file:
SSR0	gdb/stubs/sh-stub.c	1350;"	d	file:
SSR00	sim/rl78/mem.c	86;"	d	file:
SSR1	gdb/stubs/sh-stub.c	1357;"	d	file:
SSR1	sim/sh/interp.c	738;"	d	file:
SSR_REGNUM	gdb/sh-tdep.h	/^    SSR_REGNUM = 41,$/;"	e	enum:__anon1841
SSS	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^SSS::SSS (int x, const S& r) : a(x), b(r) { }$/;"	f	class:SSS
SSS	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct SSS$/;"	s	file:
SSS	gdb/testsuite/gdb.python/py-prettyprint.c	/^SSS::SSS (int x, const S& r) : a(x), b(r) { }$/;"	f	class:SSS
SSS	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct SSS$/;"	s	file:
SSSTEP	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^SSSTEP:$/;"	l
SSTEP_INSTR	gdb/stubs/sh-stub.c	172;"	d	file:
SSUBTYP_DWABREV	include/coff/xcoff.h	63;"	d
SSUBTYP_DWARNGE	include/coff/xcoff.h	62;"	d
SSUBTYP_DWINFO	include/coff/xcoff.h	58;"	d
SSUBTYP_DWLINE	include/coff/xcoff.h	59;"	d
SSUBTYP_DWPBNMS	include/coff/xcoff.h	60;"	d
SSUBTYP_DWPBTYP	include/coff/xcoff.h	61;"	d
SSUBTYP_DWRNGES	include/coff/xcoff.h	65;"	d
SSUBTYP_DWSTR	include/coff/xcoff.h	64;"	d
SSZ	sim/rx/rx.c	656;"	d	file:
SS_EXTERNAL	include/som/aout.h	245;"	d
SS_LOCAL	include/som/aout.h	246;"	d
SS_PREFIX_OPCODE	include/opcode/i386.h	68;"	d
SS_UNIVERSAL	include/som/aout.h	247;"	d
SS_UNSAT	include/som/aout.h	244;"	d
ST	opcodes/i386-dis.c	13738;"	d	file:
ST	opcodes/ppc-opc.c	1981;"	d	file:
ST	sim/erc32/exec.c	196;"	d	file:
ST0_FR	gdb/mips-tdep.c	83;"	d	file:
ST1_1	sim/aarch64/simulator.c	/^ST1_1 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST1_2	sim/aarch64/simulator.c	/^ST1_2 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST1_3	sim/aarch64/simulator.c	/^ST1_3 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST1_4	sim/aarch64/simulator.c	/^ST1_4 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST2	sim/aarch64/simulator.c	/^ST2 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST3	sim/aarch64/simulator.c	/^ST3 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
ST4	sim/aarch64/simulator.c	/^ST4 (sim_cpu *cpu, uint64_t address)$/;"	f	file:
STA	sim/erc32/exec.c	197;"	d	file:
STABSIZE	bfd/elf32-ip2k.c	564;"	d	file:
STABSIZE	bfd/stabs.c	50;"	d	file:
STABSIZE	bfd/syms.c	967;"	d	file:
STABS_CONTINUE	gdb/stabsread.c	205;"	d	file:
STABS_SYMBOL	include/coff/ecoff.h	144;"	d
STABUSY	sim/bfin/dv-bfin_emac.h	31;"	d
STACK	bfd/doc/chew.c	92;"	d	file:
STACK	sim/testsuite/sim/bfin/c_interr_disable.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_interr_pending.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_interr_timer.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^STACK:$/;"	l
STACK	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^STACK:$/;"	l
STACKBUF_LEN	gdb/gnulib/import/strerror-override.h	27;"	d
STACKSIZE	bfd/vms-alpha.c	194;"	d	file:
STACKSIZE	gdb/stubs/i386-stub.c	132;"	d	file:
STACKSIZE	gdb/stubs/m32r-stub.c	155;"	d	file:
STACKSIZE	gdb/stubs/m68k-stub.c	185;"	d	file:
STACKSIZE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_nested.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mode_user.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define STACKSIZE        0x00000300$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^#define STACKSIZE        0x00000020$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^#define STACKSIZE        0x00000020$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^#define STACKSIZE        0x00000020$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^#define STACKSIZE 0x20$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define STACKSIZE        0x00000020$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_bug_ui.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^#define STACKSIZE     0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_cc_kill.S	/^#define STACKSIZE     0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_cof.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_event_quad.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^#define STACKSIZE 0x100   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^#define STACKSIZE 0x100   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^#define STACKSIZE 0x100   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_kills2.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_disable.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_lr.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_ppm.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^#define STACKSIZE 0x10$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_mv2lp.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_popkill.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_rts_rti.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_ssync.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define STACKSIZE        0x00000010$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^#define STACKSIZE 0x10   \/\/ change for how much stack you need$/;"	d
STACKSIZE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^#define STACKSIZE 0x100   \/\/ change for how much stack you need$/;"	d
STACK_CORRECTION	gdb/m68hc11-tdep.c	145;"	d	file:
STACK_DIR	gdb/gnulib/import/alloca.c	89;"	d	file:
STACK_DIR	gdb/gnulib/import/alloca.c	94;"	d	file:
STACK_DIR	libiberty/alloca.c	103;"	d	file:
STACK_DIR	libiberty/alloca.c	98;"	d	file:
STACK_DIRECTION	gdb/gnulib/import/alloca.c	84;"	d	file:
STACK_DIRECTION	libiberty/alloca.c	93;"	d	file:
STACK_END_ADDR	bfd/host-aout.c	59;"	d	file:
STACK_H	gdb/stack.h	21;"	d
STACK_MAX	gdb/gdbserver/ax.c	938;"	d	file:
STACK_POINTER_R1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.addi STACK_POINTER_R1, STACK_POINTER_R1, -4$/;"	v
STACK_POINTER_R1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.addi STACK_POINTER_R1, STACK_POINTER_R1, 4$/;"	v
STACK_POINTER_R1	sim/testsuite/sim/or1k/or1k-asm-test.h	30;"	d
STACK_REG	include/elf/s390.h	29;"	d
STACK_REL_P	bfd/elf32-rl78.c	136;"	d	file:
STACK_REL_P	bfd/elf32-rx.c	140;"	d	file:
STACK_SIZE	gdb/nat/linux-ptrace.c	261;"	d	file:
STACK_SIZE	gdb/testsuite/gdb.base/step-over-clone.c	27;"	d	file:
STACK_SIZE	gdb/testsuite/gdb.threads/clone-attach-detach.c	27;"	d	file:
STACK_SIZE	gdb/testsuite/gdb.threads/clone-new-thread-event.c	37;"	d	file:
STACK_SIZE	gdb/testsuite/gdb.threads/clone-thread_db.c	30;"	d	file:
STACK_SIZE	gdb/testsuite/gdb.threads/current-lwp-dead.c	40;"	d	file:
STACK_TOP	sim/aarch64/memory.h	50;"	d
STACK_T_SIZE	gdb/mips-linux-tdep.c	935;"	d	file:
STADISPRE	sim/bfin/dv-bfin_emac.h	33;"	d
STAIE	sim/bfin/dv-bfin_emac.h	34;"	d
STALLS	gdb/stubs/sh-stub.c	/^    TICKS, STALLS, CYCLES, INSTS, PLR$/;"	e	enum:regnames	file:
STANDARD	gdb/valops.c	/^enum oload_classification { STANDARD, NON_STANDARD, INCOMPATIBLE };$/;"	e	enum:oload_classification	file:
STANDARD_OPTIONS	sim/common/sim-options.c	/^} STANDARD_OPTIONS;$/;"	t	typeref:enum:__anon653	file:
STAOP	sim/bfin/dv-bfin_emac.h	32;"	d
STAP_ARG_BITNESS_16BIT_SIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_16BIT_SIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_16BIT_UNSIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_16BIT_UNSIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_32BIT_SIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_32BIT_SIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_32BIT_UNSIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_32BIT_UNSIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_64BIT_SIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_64BIT_SIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_64BIT_UNSIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_64BIT_UNSIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_8BIT_SIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_8BIT_SIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_8BIT_UNSIGNED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_8BIT_UNSIGNED,$/;"	e	enum:stap_arg_bitness	file:
STAP_ARG_BITNESS_UNDEFINED	gdb/stap-probe.c	/^  STAP_ARG_BITNESS_UNDEFINED,$/;"	e	enum:stap_arg_bitness	file:
STAP_BASE_SECTION_NAME	gdb/stap-probe.c	46;"	d	file:
STAP_OPERAND_PREC_ADD_CMP	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_ADD_CMP,$/;"	e	enum:stap_operand_prec	file:
STAP_OPERAND_PREC_BITWISE	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_BITWISE,$/;"	e	enum:stap_operand_prec	file:
STAP_OPERAND_PREC_LOGICAL_AND	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_LOGICAL_AND,$/;"	e	enum:stap_operand_prec	file:
STAP_OPERAND_PREC_LOGICAL_OR	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_LOGICAL_OR,$/;"	e	enum:stap_operand_prec	file:
STAP_OPERAND_PREC_MUL	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_MUL$/;"	e	enum:stap_operand_prec	file:
STAP_OPERAND_PREC_NONE	gdb/stap-probe.c	/^  STAP_OPERAND_PREC_NONE = 0,$/;"	e	enum:stap_operand_prec	file:
STAP_PROBE_H	gdb/stap-probe.h	21;"	d
START	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^START:$/;"	l
START	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^START:$/;"	l
START	sim/testsuite/sim/bfin/se_kills2.S	/^START:$/;"	l
START	sim/testsuite/sim/bfin/se_rets_hazard.s	/^START:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_except_user_mode.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_interr_excpt.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_interr_nested.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_interr_nmi.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mmr_timer.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mode_user.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_bug_ui.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_bug_ui2.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_bug_ui3.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_illegalcombination.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^STARTSUP:$/;"	l
STARTSUP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^STARTSUP:$/;"	l
STARTUPINFO	gdb/windows-nat.c	119;"	d	file:
STARTUPINFO	gdb/windows-nat.c	127;"	d	file:
STARTUPINFO	gdb/windows-nat.c	141;"	d	file:
STARTUSER	sim/testsuite/sim/bfin/c_except_user_mode.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_interr_excpt.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_interr_nested.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_interr_nmi.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_loop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mmr_timer.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mode_user.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_bug_ui.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_bug_ui2.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_bug_ui3.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_illegalcombination.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^STARTUSER:$/;"	l
STARTUSER	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^STARTUSER:$/;"	l
START_INFERIOR_TRAPS_EXPECTED	gdb/nat/fork-inferior.h	29;"	d
START_INSNS	gdb/testsuite/gdb.dwarf2/dw2-case-insensitive.c	20;"	d	file:
START_INSNS	gdb/testsuite/gdb.dwarf2/dw2-case-insensitive.c	22;"	d	file:
START_INSNS	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	67;"	d	file:
START_INSNS	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	69;"	d	file:
START_PROGRESS	include/progress.h	27;"	d
START_RELOC_NUMBERS	include/elf/reloc-macros.h	121;"	d
START_RELOC_NUMBERS	include/elf/reloc-macros.h	99;"	d
STASH_INFO_HASH_DISABLED	bfd/dwarf2.c	198;"	d	file:
STASH_INFO_HASH_OFF	bfd/dwarf2.c	196;"	d	file:
STASH_INFO_HASH_ON	bfd/dwarf2.c	197;"	d	file:
STASH_INFO_HASH_TRIGGER	bfd/dwarf2.c	183;"	d	file:
STATAT_INLINE	gdb/gnulib/import/openat.h	98;"	d
STATE	sim/mips/sim-main.h	273;"	d
STATE_ACC	bfd/xtensa-modules.c	259;"	d	file:
STATE_ARCHITECTURE	sim/common/sim-base.h	144;"	d
STATE_ASID1	bfd/xtensa-modules.c	277;"	d	file:
STATE_ASID2	bfd/xtensa-modules.c	276;"	d	file:
STATE_ASID3	bfd/xtensa-modules.c	275;"	d	file:
STATE_BOARD_DATA	sim/bfin/sim-main.h	45;"	d
STATE_CALLBACK	sim/common/sim-base.h	114;"	d
STATE_CCOMPARE0	bfd/xtensa-modules.c	272;"	d	file:
STATE_CCOMPARE1	bfd/xtensa-modules.c	273;"	d	file:
STATE_CCOMPARE2	bfd/xtensa-modules.c	274;"	d	file:
STATE_CCOUNT	bfd/xtensa-modules.c	214;"	d	file:
STATE_CORE	sim/common/sim-base.h	186;"	d
STATE_CPENABLE	bfd/xtensa-modules.c	281;"	d	file:
STATE_CPU	sim/common/sim-base.h	96;"	d
STATE_CPU	sim/common/sim-base.h	98;"	d
STATE_DATAPGSZID4	bfd/xtensa-modules.c	279;"	d	file:
STATE_DBNUM	bfd/xtensa-modules.c	271;"	d	file:
STATE_DBREAKA0	bfd/xtensa-modules.c	262;"	d	file:
STATE_DBREAKA1	bfd/xtensa-modules.c	264;"	d	file:
STATE_DBREAKC0	bfd/xtensa-modules.c	263;"	d	file:
STATE_DBREAKC1	bfd/xtensa-modules.c	265;"	d	file:
STATE_DDR	bfd/xtensa-modules.c	212;"	d	file:
STATE_DEBUGCAUSE	bfd/xtensa-modules.c	270;"	d	file:
STATE_DEPC	bfd/xtensa-modules.c	243;"	d	file:
STATE_DivZeroEnable	bfd/xtensa-modules.c	285;"	d	file:
STATE_DivZeroFlag	bfd/xtensa-modules.c	290;"	d	file:
STATE_ENGINE	sim/common/sim-base.h	199;"	d
STATE_ENVIRONMENT	sim/common/sim-base.h	118;"	d
STATE_EPC1	bfd/xtensa-modules.c	217;"	d	file:
STATE_EPC2	bfd/xtensa-modules.c	218;"	d	file:
STATE_EPC3	bfd/xtensa-modules.c	219;"	d	file:
STATE_EPC4	bfd/xtensa-modules.c	220;"	d	file:
STATE_EPC5	bfd/xtensa-modules.c	221;"	d	file:
STATE_EPC6	bfd/xtensa-modules.c	222;"	d	file:
STATE_EPC7	bfd/xtensa-modules.c	223;"	d	file:
STATE_EPS2	bfd/xtensa-modules.c	231;"	d	file:
STATE_EPS3	bfd/xtensa-modules.c	232;"	d	file:
STATE_EPS4	bfd/xtensa-modules.c	233;"	d	file:
STATE_EPS5	bfd/xtensa-modules.c	234;"	d	file:
STATE_EPS6	bfd/xtensa-modules.c	235;"	d	file:
STATE_EPS7	bfd/xtensa-modules.c	236;"	d	file:
STATE_EVENTS	sim/common/sim-base.h	194;"	d
STATE_EXCCAUSE	bfd/xtensa-modules.c	237;"	d	file:
STATE_EXCSAVE1	bfd/xtensa-modules.c	224;"	d	file:
STATE_EXCSAVE2	bfd/xtensa-modules.c	225;"	d	file:
STATE_EXCSAVE3	bfd/xtensa-modules.c	226;"	d	file:
STATE_EXCSAVE4	bfd/xtensa-modules.c	227;"	d	file:
STATE_EXCSAVE5	bfd/xtensa-modules.c	228;"	d	file:
STATE_EXCSAVE6	bfd/xtensa-modules.c	229;"	d	file:
STATE_EXCSAVE7	bfd/xtensa-modules.c	230;"	d	file:
STATE_EXCVADDR	bfd/xtensa-modules.c	244;"	d	file:
STATE_FPreserved20	bfd/xtensa-modules.c	294;"	d	file:
STATE_FPreserved20a	bfd/xtensa-modules.c	295;"	d	file:
STATE_FPreserved5	bfd/xtensa-modules.c	296;"	d	file:
STATE_FPreserved7	bfd/xtensa-modules.c	297;"	d	file:
STATE_HW	sim/common/sim-base.h	207;"	d
STATE_IBREAKA0	bfd/xtensa-modules.c	266;"	d	file:
STATE_IBREAKA1	bfd/xtensa-modules.c	267;"	d	file:
STATE_IBREAKENABLE	bfd/xtensa-modules.c	268;"	d	file:
STATE_ICOUNT	bfd/xtensa-modules.c	211;"	d	file:
STATE_ICOUNTLEVEL	bfd/xtensa-modules.c	269;"	d	file:
STATE_INFERIOR	gdb/tid-parse.h	/^      STATE_INFERIOR,$/;"	e	enum:tid_range_parser::__anon1769
STATE_INSTPGSZID4	bfd/xtensa-modules.c	278;"	d	file:
STATE_INTENABLE	bfd/xtensa-modules.c	261;"	d	file:
STATE_INTERRUPT	bfd/xtensa-modules.c	213;"	d	file:
STATE_InOCDMode	bfd/xtensa-modules.c	260;"	d	file:
STATE_InexactEnable	bfd/xtensa-modules.c	288;"	d	file:
STATE_InexactFlag	bfd/xtensa-modules.c	293;"	d	file:
STATE_InvalidEnable	bfd/xtensa-modules.c	284;"	d	file:
STATE_InvalidFlag	bfd/xtensa-modules.c	289;"	d	file:
STATE_LBEG	bfd/xtensa-modules.c	249;"	d	file:
STATE_LCOUNT	bfd/xtensa-modules.c	209;"	d	file:
STATE_LEND	bfd/xtensa-modules.c	250;"	d	file:
STATE_LITBADDR	bfd/xtensa-modules.c	253;"	d	file:
STATE_LITBEN	bfd/xtensa-modules.c	254;"	d	file:
STATE_LOAD_AT_LMA_P	sim/common/sim-base.h	213;"	d
STATE_MAGIC	sim/common/sim-base.h	220;"	d
STATE_MEMOPT	sim/common/sim-base.h	190;"	d
STATE_MISC0	bfd/xtensa-modules.c	255;"	d	file:
STATE_MISC1	bfd/xtensa-modules.c	256;"	d	file:
STATE_MISC2	bfd/xtensa-modules.c	257;"	d	file:
STATE_MISC3	bfd/xtensa-modules.c	258;"	d	file:
STATE_MODULES	sim/common/sim-base.h	128;"	d
STATE_MY_NAME	sim/common/sim-base.h	106;"	d
STATE_OPEN_KIND	sim/common/sim-base.h	110;"	d
STATE_OPTIONS	sim/common/sim-base.h	132;"	d
STATE_OverflowEnable	bfd/xtensa-modules.c	286;"	d	file:
STATE_OverflowFlag	bfd/xtensa-modules.c	291;"	d	file:
STATE_PC	bfd/xtensa-modules.c	210;"	d	file:
STATE_PROFILE_INFO_CALLBACK	sim/common/sim-profile.h	221;"	d
STATE_PROG_ARGV	sim/common/sim-base.h	153;"	d
STATE_PROG_BFD	sim/common/sim-base.h	157;"	d
STATE_PROG_SYMS	sim/common/sim-base.h	161;"	d
STATE_PROG_SYMS_COUNT	sim/common/sim-base.h	165;"	d
STATE_PSCALLINC	bfd/xtensa-modules.c	247;"	d	file:
STATE_PSEXCM	bfd/xtensa-modules.c	242;"	d	file:
STATE_PSINTLEVEL	bfd/xtensa-modules.c	238;"	d	file:
STATE_PSOWB	bfd/xtensa-modules.c	248;"	d	file:
STATE_PSRING	bfd/xtensa-modules.c	241;"	d	file:
STATE_PSUM	bfd/xtensa-modules.c	239;"	d	file:
STATE_PSWOE	bfd/xtensa-modules.c	240;"	d	file:
STATE_PTBASE	bfd/xtensa-modules.c	280;"	d	file:
STATE_RUN_FAST_P	sim/common/cgen-defs.h	149;"	d
STATE_RoundMode	bfd/xtensa-modules.c	283;"	d	file:
STATE_SAR	bfd/xtensa-modules.c	251;"	d	file:
STATE_SCACHE_SIZE	sim/common/sim-base.h	183;"	d
STATE_SCOMPARE1	bfd/xtensa-modules.c	282;"	d	file:
STATE_START_ADDR	sim/common/sim-base.h	177;"	d
STATE_STAR_RANGE	gdb/tid-parse.h	/^      STATE_STAR_RANGE,$/;"	e	enum:tid_range_parser::__anon1769
STATE_TARGET	sim/common/sim-base.h	148;"	d
STATE_TEXT_END	sim/common/sim-base.h	173;"	d
STATE_TEXT_SECTION	sim/common/sim-base.h	171;"	d
STATE_TEXT_START	sim/common/sim-base.h	172;"	d
STATE_THREADPTR	bfd/xtensa-modules.c	252;"	d	file:
STATE_THREAD_RANGE	gdb/tid-parse.h	/^      STATE_THREAD_RANGE,$/;"	e	enum:tid_range_parser::__anon1769
STATE_TRACE_DATA	sim/common/sim-base.h	140;"	d
STATE_TRACE_FLAGS	sim/common/sim-trace.h	220;"	d
STATE_UnderflowEnable	bfd/xtensa-modules.c	287;"	d	file:
STATE_UnderflowFlag	bfd/xtensa-modules.c	292;"	d	file:
STATE_VECBASE	bfd/xtensa-modules.c	216;"	d	file:
STATE_VERBOSE_P	sim/common/sim-base.h	136;"	d
STATE_WATCHPOINTS	sim/common/sim-base.h	203;"	d
STATE_WindowBase	bfd/xtensa-modules.c	245;"	d	file:
STATE_WindowStart	bfd/xtensa-modules.c	246;"	d	file:
STATE_XTSYNC	bfd/xtensa-modules.c	215;"	d	file:
STATIC	intl/eval-plural.h	20;"	d
STATIC	sim/ppc/inline.h	25;"	d
STATIC_BLOCK	gdb/defs.h	/^  STATIC_BLOCK = 1,$/;"	e	enum:block_enum
STATIC_CALLBACK	readline/readline.c	359;"	d	file:
STATIC_CALLBACK	readline/readline.c	361;"	d	file:
STATIC_ENGINE	sim/common/sim-inline.h	592;"	d
STATIC_ICACHE	sim/common/sim-inline.h	619;"	d
STATIC_IDECODE	sim/common/sim-inline.h	646;"	d
STATIC_INLINE	sim/common/sim-inline.h	317;"	d
STATIC_INLINE	sim/ppc/std-config.h	437;"	d
STATIC_INLINE_BITS	sim/ppc/inline.h	66;"	d
STATIC_INLINE_BITS	sim/ppc/inline.h	68;"	d
STATIC_INLINE_CAP	sim/ppc/inline.h	492;"	d
STATIC_INLINE_CAP	sim/ppc/inline.h	494;"	d
STATIC_INLINE_CORE	sim/ppc/inline.h	88;"	d
STATIC_INLINE_CORE	sim/ppc/inline.h	90;"	d
STATIC_INLINE_CPU	sim/ppc/inline.h	132;"	d
STATIC_INLINE_CPU	sim/ppc/inline.h	134;"	d
STATIC_INLINE_DEVICE	sim/ppc/inline.h	264;"	d
STATIC_INLINE_DEVICE	sim/ppc/inline.h	266;"	d
STATIC_INLINE_EMUL_CHIRP	sim/ppc/emul_chirp.c	43;"	d	file:
STATIC_INLINE_EMUL_GENERIC	sim/ppc/emul_generic.c	27;"	d	file:
STATIC_INLINE_EMUL_NETBSD	sim/ppc/emul_netbsd.c	115;"	d	file:
STATIC_INLINE_EMUL_UNIX	sim/ppc/emul_unix.c	142;"	d	file:
STATIC_INLINE_ENGINE	sim/common/sim-inline.h	587;"	d
STATIC_INLINE_ENGINE	sim/common/sim-inline.h	589;"	d
STATIC_INLINE_EVENTS	sim/ppc/inline.h	176;"	d
STATIC_INLINE_EVENTS	sim/ppc/inline.h	178;"	d
STATIC_INLINE_HW_COM	sim/ppc/hw_com.c	25;"	d	file:
STATIC_INLINE_HW_CPU	sim/ppc/hw_cpu.c	25;"	d	file:
STATIC_INLINE_HW_IOBUS	sim/ppc/hw_iobus.c	25;"	d	file:
STATIC_INLINE_HW_MEMORY	sim/ppc/hw_memory.c	25;"	d	file:
STATIC_INLINE_HW_NVRAM	sim/ppc/hw_nvram.c	25;"	d	file:
STATIC_INLINE_HW_PAL	sim/ppc/hw_pal.c	25;"	d	file:
STATIC_INLINE_ICACHE	sim/common/sim-inline.h	614;"	d
STATIC_INLINE_ICACHE	sim/common/sim-inline.h	616;"	d
STATIC_INLINE_IDECODE	sim/common/sim-inline.h	641;"	d
STATIC_INLINE_IDECODE	sim/common/sim-inline.h	643;"	d
STATIC_INLINE_INTERRUPTS	sim/ppc/inline.h	242;"	d
STATIC_INLINE_INTERRUPTS	sim/ppc/inline.h	244;"	d
STATIC_INLINE_INTERRUPTS	sim/ppc/interrupts.c	/^STATIC_INLINE_INTERRUPTS\\$/;"	f
STATIC_INLINE_MODEL	sim/ppc/inline.h	154;"	d
STATIC_INLINE_MODEL	sim/ppc/inline.h	156;"	d
STATIC_INLINE_MON	sim/ppc/inline.h	198;"	d
STATIC_INLINE_MON	sim/ppc/inline.h	200;"	d
STATIC_INLINE_OPTIONS	sim/ppc/inline.h	426;"	d
STATIC_INLINE_OPTIONS	sim/ppc/inline.h	428;"	d
STATIC_INLINE_OS_EMUL	sim/ppc/inline.h	448;"	d
STATIC_INLINE_OS_EMUL	sim/ppc/inline.h	450;"	d
STATIC_INLINE_PK_DISKLABEL	sim/ppc/pk_disklabel.c	25;"	d	file:
STATIC_INLINE_PSIM	sim/ppc/inline.h	470;"	d
STATIC_INLINE_PSIM	sim/ppc/inline.h	472;"	d
STATIC_INLINE_PSIM_ENDIAN	sim/ppc/inline.h	44;"	d
STATIC_INLINE_PSIM_ENDIAN	sim/ppc/inline.h	46;"	d
STATIC_INLINE_REGISTERS	sim/ppc/inline.h	220;"	d
STATIC_INLINE_REGISTERS	sim/ppc/inline.h	222;"	d
STATIC_INLINE_REGISTERS	sim/ppc/registers.c	/^STATIC_INLINE_REGISTERS\\$/;"	f
STATIC_INLINE_SEMANTICS	sim/common/sim-inline.h	674;"	d
STATIC_INLINE_SEMANTICS	sim/common/sim-inline.h	676;"	d
STATIC_INLINE_SIM_BITS	sim/common/sim-inline.h	380;"	d
STATIC_INLINE_SIM_BITS	sim/common/sim-inline.h	382;"	d
STATIC_INLINE_SIM_CORE	sim/common/sim-inline.h	411;"	d
STATIC_INLINE_SIM_CORE	sim/common/sim-inline.h	413;"	d
STATIC_INLINE_SIM_ENDIAN	sim/common/sim-inline.h	442;"	d
STATIC_INLINE_SIM_ENDIAN	sim/common/sim-inline.h	444;"	d
STATIC_INLINE_SIM_EVENTS	sim/common/sim-inline.h	473;"	d
STATIC_INLINE_SIM_EVENTS	sim/common/sim-inline.h	475;"	d
STATIC_INLINE_SIM_FPU	sim/common/sim-fpu.c	/^STATIC_INLINE_SIM_FPU (unsigned64)$/;"	f
STATIC_INLINE_SIM_FPU	sim/common/sim-inline.h	504;"	d
STATIC_INLINE_SIM_FPU	sim/common/sim-inline.h	506;"	d
STATIC_INLINE_SIM_MAIN	sim/common/sim-inline.h	562;"	d
STATIC_INLINE_SIM_MAIN	sim/common/sim-inline.h	564;"	d
STATIC_INLINE_SIM_TYPES	sim/common/sim-inline.h	531;"	d
STATIC_INLINE_SIM_TYPES	sim/common/sim-inline.h	533;"	d
STATIC_INLINE_SPREG	sim/ppc/inline.h	308;"	d
STATIC_INLINE_SPREG	sim/ppc/inline.h	310;"	d
STATIC_INLINE_SUPPORT	sim/common/sim-inline.h	705;"	d
STATIC_INLINE_SUPPORT	sim/common/sim-inline.h	707;"	d
STATIC_INLINE_TREE	sim/ppc/inline.h	286;"	d
STATIC_INLINE_TREE	sim/ppc/inline.h	288;"	d
STATIC_INLINE_VM	sim/ppc/inline.h	110;"	d
STATIC_INLINE_VM	sim/ppc/inline.h	112;"	d
STATIC_INLINE_VM	sim/ppc/vm.c	/^STATIC_INLINE_VM\\$/;"	f
STATIC_SEMANTICS	sim/common/sim-inline.h	679;"	d
STATIC_SIM_BITS	sim/common/sim-inline.h	385;"	d
STATIC_SIM_CORE	sim/common/sim-inline.h	416;"	d
STATIC_SIM_ENDIAN	sim/common/sim-inline.h	447;"	d
STATIC_SIM_EVENTS	sim/common/sim-inline.h	478;"	d
STATIC_SIM_FPU	sim/common/sim-inline.h	509;"	d
STATIC_SIM_MAIN	sim/common/sim-inline.h	567;"	d
STATIC_SIM_TYPES	sim/common/sim-inline.h	536;"	d
STATIC_SUPPORT	sim/common/sim-inline.h	710;"	d
STATIC_TABLE	opcodes/ft32-dis.c	24;"	d	file:
STATIC_TABLE	opcodes/mcore-dis.c	24;"	d	file:
STATIC_TABLE	opcodes/microblaze-dis.c	24;"	d	file:
STATIC_TABLE	opcodes/moxie-dis.c	24;"	d	file:
STATIC_TABLE	opcodes/sh-dis.c	24;"	d	file:
STATIC_TREES	zlib/zutil.h	73;"	d
STATS	sim/rx/rx.c	210;"	d	file:
STATS	sim/rx/rx.c	213;"	d	file:
STATUS	gdb/go32-nat.c	802;"	d	file:
STATUS_DONE	sim/bfin/dv-bfin_otp.h	91;"	d
STATUS_ERR	sim/bfin/dv-bfin_otp.h	92;"	d
STATUS_GNULIB_INVALID_PARAMETER	gdb/gnulib/import/msvc-inval.h	104;"	d
STATUS_PROC_NAME_FMT	gdb/procfs.c	233;"	d	file:
STAT_FOR_EXEC	bfd/aout-ns32k.c	198;"	d	file:
STAT_PROFILE	opcodes/aarch64-tbl.h	2174;"	d
STB	sim/erc32/exec.c	198;"	d	file:
STBA	sim/erc32/exec.c	199;"	d	file:
STBCX_INSTRUCTION	gdb/rs6000-tdep.c	814;"	d	file:
STB_GLOBAL	include/elf/common.h	834;"	d
STB_GLOBAL	libiberty/simple-object-elf.c	241;"	d	file:
STB_GNU_UNIQUE	include/elf/common.h	837;"	d
STB_HIOS	include/elf/common.h	838;"	d
STB_HIPROC	include/elf/common.h	840;"	d
STB_HP_ALIAS	include/elf/hppa.h	619;"	d
STB_LOCAL	include/elf/common.h	833;"	d
STB_LOCAL	libiberty/simple-object-elf.c	240;"	d	file:
STB_LOOS	include/elf/common.h	836;"	d
STB_LOPROC	include/elf/common.h	839;"	d
STB_VMS_SYSTEM	include/elf/ia64.h	213;"	d
STB_VMS_WEAK	include/elf/ia64.h	212;"	d
STB_WEAK	include/elf/common.h	835;"	d
STB_WEAK	libiberty/simple-object-elf.c	242;"	d	file:
STC	sim/arm/armdefs.h	/^  ARMul_STCs *STC[16];		\/* STC instruction *\/$/;"	m	struct:ARMul_State
STD	bfd/aoutx.h	264;"	d
STD	sim/erc32/exec.c	200;"	d	file:
STDA	sim/erc32/exec.c	201;"	d	file:
STDC	zlib/zconf.h	203;"	d
STDC	zlib/zconf.h	212;"	d
STDC	zlib/zconf.h	215;"	d
STDC	zlib/zconf.h	218;"	d
STDC	zlib/zconf.h	221;"	d
STDC	zlib/zconf.h	225;"	d
STDC99	zlib/zconf.h	207;"	d
STDCX_INSTRUCTION	gdb/rs6000-tdep.c	813;"	d	file:
STDERR_FILE_NO	libiberty/pex-common.h	43;"	d
STDF	sim/erc32/exec.c	204;"	d	file:
STDFQ	sim/erc32/exec.c	203;"	d	file:
STDIN_FILE_NO	libiberty/pex-common.h	37;"	d
STDIO_CONNECTION_NAME	gdb/gdbserver/remote-utils.h	26;"	d
STDIO_PORT	sim/avr/interp.c	51;"	d	file:
STDOUT_FILE_NO	libiberty/pex-common.h	40;"	d
STD_R0_0R1	bfd/elf64-ppc.c	233;"	d	file:
STD_R0_0R12	bfd/elf64-ppc.c	234;"	d	file:
STD_R11_0R1	bfd/elf64-ppc.c	11037;"	d	file:
STD_R2_0R1	bfd/elf64-ppc.c	158;"	d	file:
STD_SECTION	bfd/section.c	762;"	d	file:
STD_SECTION	bfd/section.c	771;"	d	file:
STD_WS	sim/erc32/erc32.c	48;"	d	file:
STEPPING_CONTEXT	gdb/stubs/m32r-stub.c	/^static struct STEPPING_CONTEXT$/;"	s	file:
STEP_OVER_ALL	gdb/inferior.h	/^    STEP_OVER_ALL,$/;"	e	enum:step_over_calls_kind
STEP_OVER_BREAKPOINT	gdb/infrun.c	/^    STEP_OVER_BREAKPOINT = 1,$/;"	e	enum:step_over_what_flag	file:
STEP_OVER_NONE	gdb/inferior.h	/^    STEP_OVER_NONE,$/;"	e	enum:step_over_calls_kind
STEP_OVER_UNDEBUGGABLE	gdb/inferior.h	/^    STEP_OVER_UNDEBUGGABLE$/;"	e	enum:step_over_calls_kind
STEP_OVER_WATCHPOINT	gdb/infrun.c	/^    STEP_OVER_WATCHPOINT = 2$/;"	e	enum:step_over_what_flag	file:
STF	sim/erc32/exec.c	202;"	d	file:
STFD_FR0_0R1	bfd/elf64-ppc.c	237;"	d	file:
STFSR	sim/erc32/exec.c	205;"	d	file:
STH	sim/erc32/exec.c	206;"	d	file:
STHA	sim/erc32/exec.c	207;"	d	file:
STHCX_INSTRUCTION	gdb/rs6000-tdep.c	815;"	d	file:
STI	sim/testsuite/sim/bfin/c_interr_disable.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/c_interr_pending.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^STI R0;$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_loop.S	/^STI R1;      \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_loop.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^STI R1;      \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^STI R1;      \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^STI R1;      \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_timer.S	/^STI R1;      \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/c_mmr_timer.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui2.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui2.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui3.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_bug_ui3.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/se_cc_kill.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_illegalcombination.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_illegalcombination.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^STI R0;     \/\/ reenable events$/;"	l
STI	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^STI R1;$/;"	l
STI	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^STI R1;      \/\/ sync and reenable events (implicit write to IMASK)$/;"	l
STI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^STI R1;     \/\/ reenable events with proper imask$/;"	l
STI	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^STI r0;$/;"	l
STINCIMMED	opcodes/ia64-opc-m.c	1262;"	d	file:
STINCIMMED	opcodes/ia64-opc-m.c	1281;"	d	file:
STK_LINKER	bfd/elf64-ppc.c	144;"	d	file:
STK_LR	bfd/elf64-ppc.c	139;"	d	file:
STK_TOC	bfd/elf64-ppc.c	140;"	d	file:
STLR	gdb/arch/aarch64-insn.h	/^  STLR            = 0x089ffc00,$/;"	e	enum:aarch64_opcodes
STM32L4XX_ERRATUM_BRANCH_TO_VENEER	bfd/elf32-arm.c	/^  STM32L4XX_ERRATUM_BRANCH_TO_VENEER,$/;"	e	enum:__anon1133	file:
STM32L4XX_ERRATUM_LDM_VENEER_SIZE	bfd/elf32-arm.c	7148;"	d	file:
STM32L4XX_ERRATUM_VENEER	bfd/elf32-arm.c	/^  STM32L4XX_ERRATUM_VENEER$/;"	e	enum:__anon1133	file:
STM32L4XX_ERRATUM_VENEER_ENTRY_NAME	bfd/elf32-arm.c	2252;"	d	file:
STM32L4XX_ERRATUM_VENEER_SECTION_NAME	bfd/elf32-arm.c	2251;"	d	file:
STM32L4XX_ERRATUM_VLDM_VENEER_SIZE	bfd/elf32-arm.c	7149;"	d	file:
STMAGIC	include/coff/arm.h	91;"	d
STMAGIC	include/coff/i386.h	53;"	d
STMAGIC	include/coff/ia64.h	68;"	d
STMAGIC	include/coff/mcore.h	49;"	d
STMAGIC	include/coff/x86_64.h	37;"	d
STN_UNDEF	include/elf/common.h	831;"	d
STOP	sim/arm/armemu.h	444;"	d
STOP	sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s	/^STOP:$/;"	l
STOP	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^STOP:$/;"	l
STOP	sim/testsuite/sim/bfin/c_progctrl_jump_pr.s	/^STOP:$/;"	l
STOP	sim/testsuite/sim/bfin/c_progctrl_rts.s	/^STOP:$/;"	l
STOP	sim/testsuite/sim/bfin/c_ujump.s	/^STOP:$/;"	l
STOPPING_AND_SUSPENDING_THREADS	gdb/gdbserver/linux-low.c	/^    STOPPING_AND_SUSPENDING_THREADS$/;"	e	enum:stopping_threads_kind	file:
STOPPING_THREADS	gdb/gdbserver/linux-low.c	/^    STOPPING_THREADS,$/;"	e	enum:stopping_threads_kind	file:
STOP_BITS_2	gdb/stubs/sh-stub.c	1368;"	d	file:
STOP_NONE	gdb/breakpoint.h	/^    STOP_NONE = 0,$/;"	e	enum:stop_stack_kind
STOP_QUIETLY	gdb/inferior.h	/^    STOP_QUIETLY,$/;"	e	enum:stop_kind
STOP_QUIETLY_NO_SIGSTOP	gdb/inferior.h	/^    STOP_QUIETLY_NO_SIGSTOP$/;"	e	enum:stop_kind
STOP_QUIETLY_REMOTE	gdb/inferior.h	/^    STOP_QUIETLY_REMOTE,$/;"	e	enum:stop_kind
STOP_STACK_DUMMY	gdb/breakpoint.h	/^    STOP_STACK_DUMMY,$/;"	e	enum:stop_stack_kind
STOP_STD_TERMINATE	gdb/breakpoint.h	/^    STOP_STD_TERMINATE$/;"	e	enum:stop_stack_kind
STORE	bfd/coff-sh.c	1559;"	d	file:
STORE	include/opcode/arc.h	/^  STORE,$/;"	e	enum:__anon1255
STORE	sim/bfin/bfin-sim.c	543;"	d	file:
STORE	sim/ppc/idecode_expression.h	305;"	d
STORED	zlib/contrib/infback9/inflate9.h	/^        STORED,     \/* i: waiting for stored size (length and complement) *\/$/;"	e	enum:__anon986
STORED	zlib/inflate.h	/^        STORED,     \/* i: waiting for stored size (length and complement) *\/$/;"	e	enum:__anon979
STORED_BLOCK	zlib/zutil.h	72;"	d
STOREMULT	sim/arm/armemu.h	436;"	d
STORESMULT	sim/arm/armemu.h	437;"	d
STORE_CONDITIONAL_MASK	gdb/rs6000-tdep.c	811;"	d	file:
STORE_FUNC	sim/aarch64/memory.c	86;"	d	file:
STORE_JUMP	libiberty/regex.c	1974;"	d	file:
STORE_JUMP	libiberty/regex.c	8177;"	d	file:
STORE_JUMP2	libiberty/regex.c	1978;"	d	file:
STORE_JUMP2	libiberty/regex.c	8178;"	d	file:
STORE_NUMBER	libiberty/regex.c	651;"	d	file:
STORE_NUMBER	libiberty/regex.c	656;"	d	file:
STORE_NUMBER	libiberty/regex.c	8141;"	d	file:
STORE_NUMBER_AND_INCR	libiberty/regex.c	668;"	d	file:
STORE_NUMBER_AND_INCR	libiberty/regex.c	8142;"	d	file:
STORE_VALUE	gdb/gnulib/import/setenv.c	89;"	d	file:
STOR_IMM_INS	include/opcode/cr16.h	167;"	d
STOR_IMM_INS	include/opcode/crx.h	164;"	d
STO_ALPHA_NOPV	include/elf/alpha.h	64;"	d
STO_ALPHA_STD_GPLOAD	include/elf/alpha.h	65;"	d
STO_DEFAULT	include/elf/mips.h	816;"	d
STO_HIDDEN	include/elf/mips.h	818;"	d
STO_INTERNAL	include/elf/mips.h	817;"	d
STO_M68HC12_FAR	include/elf/m68hc11.h	101;"	d
STO_M68HC12_INTERRUPT	include/elf/m68hc11.h	105;"	d
STO_MICROMIPS	include/elf/mips.h	865;"	d
STO_MIPS16	include/elf/mips.h	858;"	d
STO_MIPS_FLAGS	include/elf/mips.h	831;"	d
STO_MIPS_ISA	include/elf/mips.h	827;"	d
STO_MIPS_PIC	include/elf/mips.h	850;"	d
STO_MIPS_PLT	include/elf/mips.h	837;"	d
STO_OPTIONAL	include/elf/mips.h	877;"	d
STO_PPC64_LOCAL_BIT	include/elf/ppc64.h	216;"	d
STO_PPC64_LOCAL_MASK	include/elf/ppc64.h	217;"	d
STO_PROTECTED	include/elf/mips.h	819;"	d
STO_SH5_ISA32	include/elf/sh.h	102;"	d
STO_XGATE_INTERRUPT	include/elf/xgate.h	75;"	d
STP	gdb/arch/aarch64-insn.h	/^  STP             = 0x28000000,$/;"	e	enum:aarch64_opcodes
STPY_REQUIRE_VALID	gdb/python/py-symtab.c	47;"	d	file:
STP_SIMD_VFP	gdb/arch/aarch64-insn.h	/^  STP_SIMD_VFP    = 0x04000000 | STP,$/;"	e	enum:aarch64_opcodes
STQCX_INSTRUCTION	gdb/rs6000-tdep.c	816;"	d	file:
STR	gdb/arch/aarch64-insn.h	/^  STR             = 0x38000000,$/;"	e	enum:aarch64_opcodes
STR	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	30;"	d	file:
STR1	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	29;"	d	file:
STRACE	sim/common/sim-trace.h	247;"	d
STRACE_ALU	sim/common/sim-trace.h	259;"	d
STRACE_ALU_P	sim/common/sim-trace.h	236;"	d
STRACE_ANY_P	sim/common/sim-trace.h	228;"	d
STRACE_BRANCH	sim/common/sim-trace.h	264;"	d
STRACE_BRANCH_P	sim/common/sim-trace.h	241;"	d
STRACE_CORE	sim/common/sim-trace.h	260;"	d
STRACE_CORE_P	sim/common/sim-trace.h	237;"	d
STRACE_DEBUG	sim/common/sim-trace.h	267;"	d
STRACE_DEBUG_P	sim/common/sim-trace.h	244;"	d
STRACE_DECODE	sim/common/sim-trace.h	254;"	d
STRACE_DECODE_P	sim/common/sim-trace.h	231;"	d
STRACE_DISASM	sim/common/sim-trace.h	253;"	d
STRACE_DISASM_P	sim/common/sim-trace.h	230;"	d
STRACE_EVENTS	sim/common/sim-trace.h	261;"	d
STRACE_EVENTS_P	sim/common/sim-trace.h	238;"	d
STRACE_EXTRACT	sim/common/sim-trace.h	255;"	d
STRACE_EXTRACT_P	sim/common/sim-trace.h	232;"	d
STRACE_FPU	sim/common/sim-trace.h	262;"	d
STRACE_FPU_P	sim/common/sim-trace.h	239;"	d
STRACE_INSN	sim/common/sim-trace.h	252;"	d
STRACE_INSN_P	sim/common/sim-trace.h	229;"	d
STRACE_LINENUM	sim/common/sim-trace.h	256;"	d
STRACE_LINENUM_P	sim/common/sim-trace.h	233;"	d
STRACE_MEMORY	sim/common/sim-trace.h	257;"	d
STRACE_MEMORY_P	sim/common/sim-trace.h	234;"	d
STRACE_MODEL	sim/common/sim-trace.h	258;"	d
STRACE_MODEL_P	sim/common/sim-trace.h	235;"	d
STRACE_P	sim/common/sim-trace.h	224;"	d
STRACE_REGISTER	sim/common/sim-trace.h	266;"	d
STRACE_REGISTER_P	sim/common/sim-trace.h	243;"	d
STRACE_SYSCALL	sim/common/sim-trace.h	265;"	d
STRACE_SYSCALL_P	sim/common/sim-trace.h	242;"	d
STRACE_VPU	sim/common/sim-trace.h	263;"	d
STRACE_VPU_P	sim/common/sim-trace.h	240;"	d
STRCAT	gdb/gnulib/import/fnmatch.c	161;"	d	file:
STRCAT	gdb/gnulib/import/fnmatch.c	187;"	d	file:
STRCAT	gdb/gnulib/import/fnmatch.c	191;"	d	file:
STRCAT	gdb/gnulib/import/fnmatch_loop.c	1217;"	d	file:
STRCMPCASENOSENTIVEFUNCTION	zlib/contrib/minizip/unzip.c	378;"	d	file:
STRD5b	opcodes/ia64-opc.h	136;"	d
STRDUP	bfd/som.c	5644;"	d	file:
STRDUP	bfd/som.c	5658;"	d	file:
STRDXOFF	bfd/elf32-ip2k.c	559;"	d	file:
STRDXOFF	bfd/stabs.c	45;"	d	file:
STRDXOFF	bfd/syms.c	962;"	d	file:
STREQ	gdb/gnulib/import/fnmatch.c	92;"	d	file:
STREQ	gdb/gnulib/import/setenv.c	356;"	d	file:
STREQ	libiberty/regex.c	398;"	d	file:
STREQ	readline/histlib.h	32;"	d
STREQ	readline/rldefs.h	146;"	d
STREQN	readline/histlib.h	33;"	d
STREQN	readline/rldefs.h	147;"	d
STREQ_OPT	gdb/gnulib/import/streq.h	166;"	d
STREQ_OPT	gdb/gnulib/import/streq.h	171;"	d
STRICT_ALIGNMENT	sim/common/sim-config.h	/^  STRICT_ALIGNMENT,$/;"	e	enum:sim_alignments
STRICT_ALIGNMENT	sim/ppc/std-config.h	190;"	d
STRING	gdb/testsuite/gdb.base/fileio.c	75;"	d	file:
STRINGIFY	gdb/common/preprocessor.h	29;"	d
STRINGIFY	gdb/testsuite/gdb.base/macscp1.c	5;"	d	file:
STRINGIFY	gdb/testsuite/lib/opencl_hostapp.c	35;"	d	file:
STRINGIFY_1	gdb/common/preprocessor.h	28;"	d
STRINGX	gdb/testsuite/gdb.perf/gm-utils.h	22;"	d
STRINGX	include/symcat.h	28;"	d
STRINGX	include/symcat.h	39;"	d
STRING_COMMA_LEN	bfd/bfd-in.h	57;"	d
STRING_COMMA_LEN	bfd/bfd-in2.h	64;"	d
STRING_EMPTY	libiberty/cplus-dem.c	335;"	d	file:
STRING_OFFSET	gdb/dbxread.c	102;"	d	file:
STRING_REPR_ERROR	gdb/guile/scm-pretty-print.c	/^  STRING_REPR_ERROR,$/;"	e	enum:string_repr_result	file:
STRING_REPR_NONE	gdb/guile/scm-pretty-print.c	/^  STRING_REPR_NONE,$/;"	e	enum:string_repr_result	file:
STRING_REPR_OK	gdb/guile/scm-pretty-print.c	/^  STRING_REPR_OK$/;"	e	enum:string_repr_result	file:
STRING_SIZE_SIZE	bfd/coffcode.h	359;"	d
STRING_SIZE_SIZE	bfd/libcoff-in.h	372;"	d
STRING_SIZE_SIZE	bfd/libcoff.h	376;"	d
STRING_SIZE_SIZE	bfd/xcofflink.c	34;"	d	file:
STRING_SIZE_SIZE	bfd/xcofflink.c	35;"	d	file:
STRING_TABLE_OFFSET	gdb/dbxread.c	602;"	d	file:
STRIP_DRIVE_SPEC	include/filenames.h	65;"	d
STRIP_REFERENCE	gdb/guile/scm-math.c	67;"	d	file:
STRIP_REFERENCE	gdb/python/py-value.c	1051;"	d	file:
STRLEN	gdb/gnulib/import/fnmatch.c	160;"	d	file:
STRLEN	gdb/gnulib/import/fnmatch.c	186;"	d	file:
STRLEN	gdb/gnulib/import/fnmatch.c	190;"	d	file:
STRLEN	gdb/gnulib/import/fnmatch_loop.c	1216;"	d	file:
STRM	opcodes/ppc-opc.c	2322;"	d	file:
STRTOL	libiberty/testsuite/test-strtol.c	/^  STRTOL,$/;"	e	enum:conversion_fun	file:
STRTOLL	libiberty/testsuite/test-strtol.c	/^  STRTOLL,$/;"	e	enum:conversion_fun	file:
STRTOUL	libiberty/testsuite/test-strtol.c	/^  STRTOUL,$/;"	e	enum:conversion_fun	file:
STRTOULL	libiberty/testsuite/test-strtol.c	/^  STRTOULL,$/;"	e	enum:conversion_fun	file:
STRUCT_DOMAIN	gdb/symtab.h	/^  STRUCT_DOMAIN,$/;"	e	enum:domain_enum_tag
STRUCT_RETURN_REGNUM	gdb/sh-tdep.h	/^    STRUCT_RETURN_REGNUM = 2,$/;"	e	enum:__anon1841
STR_LENGTH	gdb/testsuite/gdb.python/py-value.c	118;"	d	file:
STR_LENGTH	gdb/testsuite/gdb.python/py-value.c	122;"	d	file:
STR_REGNUM	gdb/cris-tdep.c	/^  STR_REGNUM  = 9,$/;"	e	enum:cris_regnums	file:
STS_STARTED	gdb/ser-mingw.c	/^  STS_STARTED,$/;"	e	enum:select_thread_state	file:
STS_STOPPED	gdb/ser-mingw.c	/^  STS_STOPPED$/;"	e	enum:select_thread_state	file:
STT_ARM_16BIT	include/elf/arm.h	74;"	d
STT_ARM_TFUNC	include/elf/arm.h	73;"	d
STT_COMMON	include/elf/common.h	847;"	d
STT_DATALABEL	include/elf/sh.h	117;"	d
STT_FILE	include/elf/common.h	846;"	d
STT_FUNC	include/elf/common.h	844;"	d
STT_FUNC	libiberty/simple-object-elf.c	236;"	d	file:
STT_GNU_IFUNC	include/elf/common.h	852;"	d
STT_GNU_IFUNC	libiberty/simple-object-elf.c	238;"	d	file:
STT_HIOS	include/elf/common.h	853;"	d
STT_HIPROC	include/elf/common.h	855;"	d
STT_HP_OPAQUE	include/elf/hppa.h	622;"	d
STT_HP_STUB	include/elf/hppa.h	623;"	d
STT_LOOS	include/elf/common.h	851;"	d
STT_LOPROC	include/elf/common.h	854;"	d
STT_NOTYPE	include/elf/common.h	842;"	d
STT_NOTYPE	libiberty/simple-object-elf.c	234;"	d	file:
STT_OBJECT	include/elf/common.h	843;"	d
STT_OBJECT	libiberty/simple-object-elf.c	235;"	d	file:
STT_PARISC_MILLI	include/elf/hppa.h	103;"	d
STT_REGISTER	include/elf/sparc.h	57;"	d
STT_RELC	include/elf/common.h	849;"	d
STT_RENESAS_ENTRY	include/elf/v850.h	177;"	d
STT_SECTION	include/elf/common.h	845;"	d
STT_SRELC	include/elf/common.h	850;"	d
STT_TLS	include/elf/common.h	848;"	d
STT_TLS	libiberty/simple-object-elf.c	237;"	d	file:
STUB_BRL	bfd/elf32-score.c	173;"	d	file:
STUB_BRL	bfd/elf32-score7.c	170;"	d	file:
STUB_ENTRY_NAME	bfd/elf32-arm.c	2257;"	d	file:
STUB_ENTRY_NAME	bfd/elfnn-aarch64.c	2266;"	d	file:
STUB_JALR	bfd/elfxx-mips.c	916;"	d	file:
STUB_JALR32_MICROMIPS	bfd/elfxx-mips.c	934;"	d	file:
STUB_JALR_MICROMIPS	bfd/elfxx-mips.c	933;"	d	file:
STUB_LI16	bfd/elf32-score.c	172;"	d	file:
STUB_LI16	bfd/elf32-score7.c	169;"	d	file:
STUB_LI16S	bfd/elfxx-mips.c	919;"	d	file:
STUB_LI16S_MICROMIPS	bfd/elfxx-mips.c	939;"	d	file:
STUB_LI16U	bfd/elfxx-mips.c	918;"	d	file:
STUB_LI16U_MICROMIPS	bfd/elfxx-mips.c	937;"	d	file:
STUB_LUI	bfd/elfxx-mips.c	915;"	d	file:
STUB_LUI_MICROMIPS	bfd/elfxx-mips.c	931;"	d	file:
STUB_LW	bfd/elf32-score.c	170;"	d	file:
STUB_LW	bfd/elf32-score7.c	167;"	d	file:
STUB_LW	bfd/elfxx-mips.c	910;"	d	file:
STUB_LW_MICROMIPS	bfd/elfxx-mips.c	925;"	d	file:
STUB_MOVE	bfd/elf32-score.c	171;"	d	file:
STUB_MOVE	bfd/elf32-score7.c	168;"	d	file:
STUB_MOVE	bfd/elfxx-mips.c	914;"	d	file:
STUB_MOVE32_MICROMIPS	bfd/elfxx-mips.c	930;"	d	file:
STUB_MOVE_MICROMIPS	bfd/elfxx-mips.c	929;"	d	file:
STUB_ORI	bfd/elfxx-mips.c	917;"	d	file:
STUB_ORI_MICROMIPS	bfd/elfxx-mips.c	935;"	d	file:
STUB_SHRINK_ITER	bfd/elf64-ppc.c	12656;"	d	file:
STUB_SUFFIX	bfd/elf32-arm.c	2785;"	d	file:
STUB_SUFFIX	bfd/elf32-hppa.c	155;"	d	file:
STUB_SUFFIX	bfd/elf32-metag.c	1053;"	d	file:
STUB_SUFFIX	bfd/elf32-nios2.c	2052;"	d	file:
STUB_SUFFIX	bfd/elf64-ppc.c	3937;"	d	file:
STUB_SUFFIX	bfd/elfnn-aarch64.c	2334;"	d	file:
STUB_UNWIND_ENTRY_SIZE	gdb/hppa-tdep.c	97;"	d	file:
STVX_VR0_R12_R0	bfd/elf64-ppc.c	240;"	d	file:
STV_DEFAULT	include/elf/common.h	860;"	d
STV_DEFAULT	libiberty/simple-object-elf.c	244;"	d	file:
STV_HIDDEN	include/elf/common.h	862;"	d
STV_HIDDEN	libiberty/simple-object-elf.c	245;"	d	file:
STV_INTERNAL	include/elf/common.h	861;"	d
STV_PROTECTED	include/elf/common.h	863;"	d
STWCX_INSTRUCTION	gdb/rs6000-tdep.c	812;"	d	file:
STW_RP	bfd/elf32-hppa.c	668;"	d	file:
STW_RP	bfd/elf32-hppa.c	886;"	d	file:
STXR	gdb/arch/aarch64-insn.h	/^  STXR            = 0x08007c00,$/;"	e	enum:aarch64_opcodes
STYP_ALIGN	include/coff/ti.h	211;"	d
STYP_BLOCK	include/coff/ti.h	210;"	d
STYP_BSS	include/coff/internal.h	428;"	d
STYP_CLINK	include/coff/ti.h	209;"	d
STYP_COMMENT	include/coff/ecoff.h	100;"	d
STYP_CONFLIC	include/coff/ecoff.h	89;"	d
STYP_COPY	include/coff/internal.h	421;"	d
STYP_DATA	include/coff/internal.h	427;"	d
STYP_DATA	libiberty/simple-object-coff.c	89;"	d	file:
STYP_DATA	libiberty/simple-object-xcoff.c	128;"	d	file:
STYP_DEBUG	include/coff/xcoff.h	82;"	d
STYP_DEBUG_INFO	bfd/coffcode.h	496;"	d
STYP_DEBUG_INFO	bfd/coffcode.h	498;"	d
STYP_DSECT	include/coff/internal.h	417;"	d
STYP_DWARF	include/coff/xcoff.h	55;"	d
STYP_DYNAMIC	include/coff/ecoff.h	83;"	d
STYP_DYNSTR	include/coff/ecoff.h	86;"	d
STYP_DYNSYM	include/coff/ecoff.h	84;"	d
STYP_ECOFF_FINI	include/coff/ecoff.h	90;"	d
STYP_ECOFF_INIT	include/coff/ecoff.h	96;"	d
STYP_ECOFF_LIB	include/coff/ecoff.h	95;"	d
STYP_EXCEPT	include/coff/xcoff.h	73;"	d
STYP_EXTENDESC	include/coff/ecoff.h	91;"	d
STYP_GOT	include/coff/ecoff.h	82;"	d
STYP_GROUP	include/coff/internal.h	419;"	d
STYP_HASH	include/coff/ecoff.h	87;"	d
STYP_INFO	include/coff/internal.h	430;"	d
STYP_LIB	include/coff/internal.h	432;"	d
STYP_LIBLIST	include/coff/ecoff.h	88;"	d
STYP_LIT	include/coff/internal.h	439;"	d
STYP_LIT4	include/coff/ecoff.h	94;"	d
STYP_LIT8	include/coff/ecoff.h	93;"	d
STYP_LITA	include/coff/ecoff.h	92;"	d
STYP_LOADER	include/coff/xcoff.h	68;"	d
STYP_MERGE	include/coff/internal.h	433;"	d
STYP_NOLOAD	include/coff/internal.h	418;"	d
STYP_OTHER_LOAD	include/coff/ecoff.h	97;"	d
STYP_OVER	include/coff/internal.h	431;"	d
STYP_OVRFLO	include/coff/xcoff.h	90;"	d
STYP_PAD	include/coff/internal.h	420;"	d
STYP_PDATA	include/coff/ecoff.h	103;"	d
STYP_RCONST	include/coff/ecoff.h	101;"	d
STYP_RDATA	include/coff/ecoff.h	79;"	d
STYP_REG	include/coff/internal.h	416;"	d
STYP_RELDYN	include/coff/ecoff.h	85;"	d
STYP_REVERSE_PAD	include/coff/internal.h	434;"	d
STYP_SBSS	include/coff/ecoff.h	81;"	d
STYP_SDATA	include/coff/ecoff.h	80;"	d
STYP_TBSS	include/coff/xcoff.h	79;"	d
STYP_TDATA	include/coff/xcoff.h	76;"	d
STYP_TEXT	include/coff/internal.h	423;"	d
STYP_TYPCHK	include/coff/xcoff.h	86;"	d
STYP_XCOFF_DEBUG	bfd/coffcode.h	490;"	d
STYP_XCOFF_DEBUG	bfd/coffcode.h	492;"	d
STYP_XDATA	include/coff/ecoff.h	102;"	d
ST_ABSOLUTE	include/som/aout.h	225;"	d
ST_ARG_EXT	include/som/aout.h	235;"	d
ST_BRANCH_ENUM_SIZE	include/elf/arm.h	/^  ST_BRANCH_ENUM_SIZE$/;"	e	enum:arm_st_branch_type
ST_BRANCH_LONG	include/elf/arm.h	/^  ST_BRANCH_LONG,$/;"	e	enum:arm_st_branch_type
ST_BRANCH_TO_ARM	include/elf/arm.h	/^  ST_BRANCH_TO_ARM,$/;"	e	enum:arm_st_branch_type
ST_BRANCH_TO_THUMB	include/elf/arm.h	/^  ST_BRANCH_TO_THUMB,$/;"	e	enum:arm_st_branch_type
ST_BRANCH_UNKNOWN	include/elf/arm.h	/^  ST_BRANCH_UNKNOWN,$/;"	e	enum:arm_st_branch_type
ST_CODE	include/som/aout.h	227;"	d
ST_COMDAT	include/som/aout.h	241;"	d
ST_DATA	include/som/aout.h	226;"	d
ST_DYNAMIC	gdb/elfread.c	222;"	d	file:
ST_ENTRY	include/som/aout.h	230;"	d
ST_IMM_INST	opcodes/cr16-opc.c	409;"	d	file:
ST_I_INST	opcodes/crx-opc.c	402;"	d	file:
ST_MILLICODE	include/som/aout.h	236;"	d
ST_MILLI_EXT	include/som/aout.h	239;"	d
ST_MODULE	include/som/aout.h	233;"	d
ST_NULL	include/som/aout.h	224;"	d
ST_OCT_DIS	include/som/aout.h	238;"	d
ST_PLABEL	include/som/aout.h	237;"	d
ST_PRI_PROG	include/som/aout.h	228;"	d
ST_REGENTRY	gdb/gdbserver/linux-amd64-ipa.c	92;"	d	file:
ST_REGENTRY	gdb/gdbserver/linux-i386-ipa.c	123;"	d	file:
ST_REGULAR	gdb/elfread.c	221;"	d	file:
ST_REG_INST	opcodes/cr16-opc.c	381;"	d	file:
ST_REG_INST	opcodes/crx-opc.c	379;"	d	file:
ST_SEC_PROG	include/som/aout.h	229;"	d
ST_STORAGE	include/som/aout.h	231;"	d
ST_STUB	include/som/aout.h	232;"	d
ST_SYM_EXT	include/som/aout.h	234;"	d
ST_SYNTHETIC	gdb/elfread.c	223;"	d	file:
ST_TSTORAGE	include/som/aout.h	240;"	d
ST_x	sim/common/callback.c	1004;"	d	file:
ST_x	sim/common/callback.c	960;"	d	file:
ST_x	sim/common/callback.c	961;"	d	file:
STi	opcodes/i386-dis.c	13739;"	d	file:
SUB	gdb/arch/aarch64-insn.h	/^  SUB             = 0x40000000 | ADD,$/;"	e	enum:aarch64_opcodes
SUB	include/opcode/arc.h	/^  SUB,$/;"	e	enum:__anon1255
SUB	sim/erc32/exec.c	154;"	d	file:
SUB1	sim/testsuite/sim/bfin/se_rets_hazard.s	/^SUB1:               \/\/ Code goes here$/;"	l
SUBBI	include/cgen/basic-ops.h	38;"	d
SUBBI	sim/common/cgen-ops.h	44;"	d
SUBCC	sim/erc32/exec.c	155;"	d	file:
SUBCFHI	sim/common/cgen-ops.h	/^SUBCFHI (HI a, HI b, BI c)$/;"	f
SUBCFQI	sim/common/cgen-ops.h	/^SUBCFQI (QI a, QI b, BI c)$/;"	f
SUBCFSI	sim/common/cgen-ops.h	/^SUBCFSI (SI a, SI b, BI c)$/;"	f
SUBCHI	sim/common/cgen-ops.h	/^SUBCHI (HI a, HI b, BI c)$/;"	f
SUBCQI	sim/common/cgen-ops.h	/^SUBCQI (QI a, QI b, BI c)$/;"	f
SUBCSI	sim/common/cgen-ops.h	/^SUBCSI (SI a, SI b, BI c)$/;"	f
SUBDI	include/cgen/basic-ops.h	177;"	d
SUBDI	sim/common/cgen-ops.h	183;"	d
SUBF	include/opcode/dlx.h	41;"	d
SUBF	opcodes/tic80-opc.c	356;"	d	file:
SUBHI	include/cgen/basic-ops.h	87;"	d
SUBHI	sim/common/cgen-ops.h	93;"	d
SUBIOP	include/opcode/dlx.h	88;"	d
SUBLANG_ARABIC_ALGERIA	intl/localename.c	204;"	d	file:
SUBLANG_ARABIC_BAHRAIN	intl/localename.c	234;"	d	file:
SUBLANG_ARABIC_EGYPT	intl/localename.c	198;"	d	file:
SUBLANG_ARABIC_IRAQ	intl/localename.c	195;"	d	file:
SUBLANG_ARABIC_JORDAN	intl/localename.c	222;"	d	file:
SUBLANG_ARABIC_KUWAIT	intl/localename.c	228;"	d	file:
SUBLANG_ARABIC_LEBANON	intl/localename.c	225;"	d	file:
SUBLANG_ARABIC_LIBYA	intl/localename.c	201;"	d	file:
SUBLANG_ARABIC_MOROCCO	intl/localename.c	207;"	d	file:
SUBLANG_ARABIC_OMAN	intl/localename.c	213;"	d	file:
SUBLANG_ARABIC_QATAR	intl/localename.c	237;"	d	file:
SUBLANG_ARABIC_SAUDI_ARABIA	intl/localename.c	192;"	d	file:
SUBLANG_ARABIC_SYRIA	intl/localename.c	219;"	d	file:
SUBLANG_ARABIC_TUNISIA	intl/localename.c	210;"	d	file:
SUBLANG_ARABIC_UAE	intl/localename.c	231;"	d	file:
SUBLANG_ARABIC_YEMEN	intl/localename.c	216;"	d	file:
SUBLANG_AZERI_CYRILLIC	intl/localename.c	243;"	d	file:
SUBLANG_AZERI_LATIN	intl/localename.c	240;"	d	file:
SUBLANG_CHINESE_MACAU	intl/localename.c	246;"	d	file:
SUBLANG_ENGLISH_BELIZE	intl/localename.c	258;"	d	file:
SUBLANG_ENGLISH_CARIBBEAN	intl/localename.c	255;"	d	file:
SUBLANG_ENGLISH_JAMAICA	intl/localename.c	252;"	d	file:
SUBLANG_ENGLISH_PHILIPPINES	intl/localename.c	267;"	d	file:
SUBLANG_ENGLISH_SOUTH_AFRICA	intl/localename.c	249;"	d	file:
SUBLANG_ENGLISH_TRINIDAD	intl/localename.c	261;"	d	file:
SUBLANG_ENGLISH_ZIMBABWE	intl/localename.c	264;"	d	file:
SUBLANG_FRENCH_LUXEMBOURG	intl/localename.c	270;"	d	file:
SUBLANG_FRENCH_MONACO	intl/localename.c	273;"	d	file:
SUBLANG_GERMAN_LIECHTENSTEIN	intl/localename.c	279;"	d	file:
SUBLANG_GERMAN_LUXEMBOURG	intl/localename.c	276;"	d	file:
SUBLANG_KASHMIRI_INDIA	intl/localename.c	282;"	d	file:
SUBLANG_MALAY_BRUNEI_DARUSSALAM	intl/localename.c	288;"	d	file:
SUBLANG_MALAY_MALAYSIA	intl/localename.c	285;"	d	file:
SUBLANG_NEPALI_INDIA	intl/localename.c	291;"	d	file:
SUBLANG_SERBIAN_CYRILLIC	intl/localename.c	297;"	d	file:
SUBLANG_SERBIAN_LATIN	intl/localename.c	294;"	d	file:
SUBLANG_SPANISH_ARGENTINA	intl/localename.c	321;"	d	file:
SUBLANG_SPANISH_BOLIVIA	intl/localename.c	336;"	d	file:
SUBLANG_SPANISH_CHILE	intl/localename.c	327;"	d	file:
SUBLANG_SPANISH_COLOMBIA	intl/localename.c	315;"	d	file:
SUBLANG_SPANISH_COSTA_RICA	intl/localename.c	303;"	d	file:
SUBLANG_SPANISH_DOMINICAN_REPUBLIC	intl/localename.c	309;"	d	file:
SUBLANG_SPANISH_ECUADOR	intl/localename.c	324;"	d	file:
SUBLANG_SPANISH_EL_SALVADOR	intl/localename.c	339;"	d	file:
SUBLANG_SPANISH_GUATEMALA	intl/localename.c	300;"	d	file:
SUBLANG_SPANISH_HONDURAS	intl/localename.c	342;"	d	file:
SUBLANG_SPANISH_NICARAGUA	intl/localename.c	345;"	d	file:
SUBLANG_SPANISH_PANAMA	intl/localename.c	306;"	d	file:
SUBLANG_SPANISH_PARAGUAY	intl/localename.c	333;"	d	file:
SUBLANG_SPANISH_PERU	intl/localename.c	318;"	d	file:
SUBLANG_SPANISH_PUERTO_RICO	intl/localename.c	348;"	d	file:
SUBLANG_SPANISH_URUGUAY	intl/localename.c	330;"	d	file:
SUBLANG_SPANISH_VENEZUELA	intl/localename.c	312;"	d	file:
SUBLANG_SWEDISH_FINLAND	intl/localename.c	351;"	d	file:
SUBLANG_URDU_INDIA	intl/localename.c	357;"	d	file:
SUBLANG_URDU_PAKISTAN	intl/localename.c	354;"	d	file:
SUBLANG_UZBEK_CYRILLIC	intl/localename.c	363;"	d	file:
SUBLANG_UZBEK_LATIN	intl/localename.c	360;"	d	file:
SUBOFHI	sim/common/cgen-ops.h	/^SUBOFHI (HI a, HI b, BI c)$/;"	f
SUBOFQI	sim/common/cgen-ops.h	/^SUBOFQI (QI a, QI b, BI c)$/;"	f
SUBOFSI	sim/common/cgen-ops.h	/^SUBOFSI (SI a, SI b, BI c)$/;"	f
SUBOP_ADC	include/opcode/pru.h	214;"	d
SUBOP_ADD	include/opcode/pru.h	213;"	d
SUBOP_AND	include/opcode/pru.h	221;"	d
SUBOP_CLR	include/opcode/pru.h	227;"	d
SUBOP_HALT	include/opcode/pru.h	236;"	d
SUBOP_JAL	include/opcode/pru.h	232;"	d
SUBOP_JMP	include/opcode/pru.h	231;"	d
SUBOP_LDI	include/opcode/pru.h	233;"	d
SUBOP_LMBD	include/opcode/pru.h	234;"	d
SUBOP_LOOP	include/opcode/pru.h	239;"	d
SUBOP_LSL	include/opcode/pru.h	217;"	d
SUBOP_LSR	include/opcode/pru.h	218;"	d
SUBOP_MAX	include/opcode/pru.h	226;"	d
SUBOP_MIN	include/opcode/pru.h	225;"	d
SUBOP_NOT	include/opcode/pru.h	224;"	d
SUBOP_OR	include/opcode/pru.h	222;"	d
SUBOP_RSB	include/opcode/pru.h	219;"	d
SUBOP_RSC	include/opcode/pru.h	220;"	d
SUBOP_RSVD_FOR_MVIx	include/opcode/pru.h	237;"	d
SUBOP_RSVD_FOR_RFI	include/opcode/pru.h	240;"	d
SUBOP_SCAN	include/opcode/pru.h	235;"	d
SUBOP_SET	include/opcode/pru.h	228;"	d
SUBOP_SLP	include/opcode/pru.h	241;"	d
SUBOP_SUB	include/opcode/pru.h	215;"	d
SUBOP_SUC	include/opcode/pru.h	216;"	d
SUBOP_XFR	include/opcode/pru.h	238;"	d
SUBOP_XFR_XCHG	include/opcode/pru.h	258;"	d
SUBOP_XFR_XIN	include/opcode/pru.h	256;"	d
SUBOP_XFR_XOUT	include/opcode/pru.h	257;"	d
SUBOP_XOR	include/opcode/pru.h	223;"	d
SUBQI	include/cgen/basic-ops.h	57;"	d
SUBQI	sim/common/cgen-ops.h	63;"	d
SUBR	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^SUBR:$/;"	l
SUBR	sim/testsuite/sim/bfin/c_calla_ljump.s	/^SUBR:				\/\/ should jump here$/;"	l
SUBR	sim/testsuite/sim/bfin/c_calla_subr.s	/^SUBR:				\/\/ should jump here$/;"	l
SUBR	sim/testsuite/sim/bfin/c_linkage.s	/^SUBR:				\/\/ should jump here$/;"	l
SUBR	sim/testsuite/sim/bfin/c_progctrl_call_pr.s	/^SUBR:				\/\/ should jump here$/;"	l
SUBR	sim/testsuite/sim/bfin/c_progctrl_rts.s	/^SUBR:				\/\/ should jump here$/;"	l
SUBR1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s	/^SUBR1:$/;"	l
SUBR1	sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s	/^SUBR1:$/;"	l
SUBR1	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^SUBR1:				\/\/ should jump here$/;"	l
SUBR1	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^SUBR1:				\/\/ should jump here$/;"	l
SUBR2	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^SUBR2:				\/\/ should jump here$/;"	l
SUBR2	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^SUBR2:				\/\/ should jump here$/;"	l
SUBR3	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^SUBR3:				\/\/ should jump here$/;"	l
SUBR3	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^SUBR3:				\/\/ should jump here$/;"	l
SUBS	gdb/arch/aarch64-insn.h	/^  SUBS            = 0x20000000 | SUB,$/;"	e	enum:aarch64_opcodes
SUBSI	include/cgen/basic-ops.h	117;"	d
SUBSI	sim/common/cgen-ops.h	123;"	d
SUBSTR	sim/arm/iwmmxt.c	36;"	d	file:
SUBST_FAILED	readline/histlib.h	67;"	d
SUBUF	include/opcode/dlx.h	42;"	d
SUBUIOP	include/opcode/dlx.h	89;"	d
SUBWORDDFDI	sim/common/cgen-ops.h	/^SUBWORDDFDI (DF in)$/;"	f
SUBWORDDFSI	sim/common/cgen-ops.h	/^SUBWORDDFSI (DF in, int word)$/;"	f
SUBWORDDIDF	sim/common/cgen-ops.h	/^SUBWORDDIDF (DI in)$/;"	f
SUBWORDDIHI	include/cgen/basic-ops.h	/^SUBWORDDIHI (DI in, int word)$/;"	f
SUBWORDDIHI	sim/common/cgen-ops.h	/^SUBWORDDIHI (DI in, int word)$/;"	f
SUBWORDDIQI	include/cgen/basic-ops.h	/^SUBWORDDIQI (DI in, int byte)$/;"	f
SUBWORDDIQI	sim/common/cgen-ops.h	/^SUBWORDDIQI (DI in, int byte)$/;"	f
SUBWORDDISI	include/cgen/basic-ops.h	/^SUBWORDDISI (DI in, int word)$/;"	f
SUBWORDDISI	sim/common/cgen-ops.h	/^SUBWORDDISI (DI in, int word)$/;"	f
SUBWORDDIUQI	sim/common/cgen-ops.h	/^SUBWORDDIUQI (DI in, int byte)$/;"	f
SUBWORDSFSI	sim/common/cgen-ops.h	/^SUBWORDSFSI (SF in)$/;"	f
SUBWORDSIHI	include/cgen/basic-ops.h	/^SUBWORDSIHI (SI in, int word)$/;"	f
SUBWORDSIHI	sim/common/cgen-ops.h	/^SUBWORDSIHI (SI in, int word)$/;"	f
SUBWORDSIQI	include/cgen/basic-ops.h	/^SUBWORDSIQI (SI in, int byte)$/;"	f
SUBWORDSIQI	sim/common/cgen-ops.h	/^SUBWORDSIQI (SI in, int byte)$/;"	f
SUBWORDSISF	sim/common/cgen-ops.h	/^SUBWORDSISF (SI in)$/;"	f
SUBWORDSIUQI	sim/common/cgen-ops.h	/^SUBWORDSIUQI (SI in, int byte)$/;"	f
SUBWORDTFSI	sim/common/cgen-ops.h	/^SUBWORDTFSI (TF in, int word)$/;"	f
SUBWORDXFSI	sim/common/cgen-ops.h	/^SUBWORDXFSI (XF in, int word)$/;"	f
SUBX	sim/erc32/exec.c	156;"	d	file:
SUBXCC	sim/erc32/exec.c	157;"	d	file:
SUB_11_11_12	bfd/elf32-ppc.c	177;"	d	file:
SUB_R12_R12_R11	bfd/elf64-ppc.c	212;"	d	file:
SUBx	sim/arm/iwmmxt.c	3076;"	d	file:
SUBx	sim/arm/iwmmxt.c	3240;"	d	file:
SUFFIX	gdb/top.c	85;"	d	file:
SUFFIX_ALWAYS	opcodes/i386-dis.c	488;"	d	file:
SUFFIX_LEN	zlib/minigzip.c	129;"	d	file:
SUFFIX_LEN	zlib/test/minigzip.c	133;"	d	file:
SUI	opcodes/tic80-opc.c	349;"	d	file:
SUM	gdb/testsuite/gdb.cp/impl-this.cc	81;"	d	file:
SUM	gdb/testsuite/gdb.cp/impl-this.cc	89;"	d	file:
SUM_FILE_NAME	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^SUM_FILE_NAME = "perftest.sum"$/;"	v
SUP	sim/frv/registers.c	27;"	d	file:
SUPERVISOR_CODE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^SUPERVISOR_CODE:$/;"	l
SUPERVISOR_CODE	sim/testsuite/sim/bfin/se_cc_kill.S	/^SUPERVISOR_CODE:$/;"	l
SUPPORT_INLINE	sim/common/sim-inline.h	686;"	d
SUPPORT_INLINE	sim/ppc/std-config.h	565;"	d
SV	opcodes/ppc-opc.c	2334;"	d	file:
SVAL	gdb/testsuite/gdb.base/funcargs.c	/^} SVAL;	$/;"	t	typeref:struct:s	file:
SVC26MODE	sim/arm/armdefs.h	220;"	d
SVC32MODE	sim/arm/armdefs.h	224;"	d
SVCBANK	sim/arm/armdefs.h	239;"	d
SVC_LEV	opcodes/ppc-opc.c	2067;"	d	file:
SVE	opcodes/aarch64-tbl.h	2176;"	d
SVE_MAGIC	gdb/nat/aarch64-sve-linux-sigcontext.h	22;"	d
SVE_NUM_PREGS	gdb/nat/aarch64-sve-linux-sigcontext.h	47;"	d
SVE_NUM_ZREGS	gdb/nat/aarch64-sve-linux-sigcontext.h	46;"	d
SVE_PT_FPSIMD_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	187;"	d
SVE_PT_FPSIMD_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	189;"	d
SVE_PT_REGS_FPSIMD	gdb/nat/aarch64-sve-linux-sigcontext.h	146;"	d
SVE_PT_REGS_MASK	gdb/nat/aarch64-sve-linux-sigcontext.h	144;"	d
SVE_PT_REGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	168;"	d
SVE_PT_REGS_SVE	gdb/nat/aarch64-sve-linux-sigcontext.h	147;"	d
SVE_PT_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	262;"	d
SVE_PT_SVE_FFR_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	242;"	d
SVE_PT_SVE_FFR_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	218;"	d
SVE_PT_SVE_FPCR_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	249;"	d
SVE_PT_SVE_FPCR_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	220;"	d
SVE_PT_SVE_FPSR_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	245;"	d
SVE_PT_SVE_FPSR_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	219;"	d
SVE_PT_SVE_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	225;"	d
SVE_PT_SVE_PREGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	234;"	d
SVE_PT_SVE_PREGS_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	238;"	d
SVE_PT_SVE_PREG_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	236;"	d
SVE_PT_SVE_PREG_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	217;"	d
SVE_PT_SVE_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	257;"	d
SVE_PT_SVE_ZREGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	227;"	d
SVE_PT_SVE_ZREGS_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	231;"	d
SVE_PT_SVE_ZREG_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	229;"	d
SVE_PT_SVE_ZREG_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	216;"	d
SVE_PT_VL_INHERIT	gdb/nat/aarch64-sve-linux-sigcontext.h	153;"	d
SVE_PT_VL_ONEXEC	gdb/nat/aarch64-sve-linux-sigcontext.h	154;"	d
SVE_SIG_CONTEXT_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	130;"	d
SVE_SIG_FFR_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	124;"	d
SVE_SIG_FFR_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	105;"	d
SVE_SIG_PREGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	117;"	d
SVE_SIG_PREGS_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	121;"	d
SVE_SIG_PREG_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	119;"	d
SVE_SIG_PREG_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	104;"	d
SVE_SIG_REGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	107;"	d
SVE_SIG_REGS_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	127;"	d
SVE_SIG_ZREGS_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	111;"	d
SVE_SIG_ZREGS_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	114;"	d
SVE_SIG_ZREG_OFFSET	gdb/nat/aarch64-sve-linux-sigcontext.h	112;"	d
SVE_SIG_ZREG_SIZE	gdb/nat/aarch64-sve-linux-sigcontext.h	103;"	d
SVE_VL_MAX	gdb/nat/aarch64-sve-linux-sigcontext.h	44;"	d
SVE_VL_MIN	gdb/nat/aarch64-sve-linux-sigcontext.h	43;"	d
SVE_VQ_BYTES	gdb/nat/aarch64-sve-linux-sigcontext.h	38;"	d
SVE_VQ_MAX	gdb/nat/aarch64-sve-linux-sigcontext.h	41;"	d
SVE_VQ_MIN	gdb/nat/aarch64-sve-linux-sigcontext.h	40;"	d
SW	include/opcode/h8300.h	/^  SW =	 1,$/;"	e	enum:h8_size
SW	sim/cr16/cr16_sim.h	390;"	d
SW	sim/d10v/d10v_sim.h	464;"	d
SWAP	include/opcode/arc.h	/^  SWAP     = (1U << 20),$/;"	e	enum:__anon1256
SWAP	intl/gettextP.h	68;"	d
SWAP	libiberty/md5.c	50;"	d	file:
SWAP	libiberty/md5.c	53;"	d	file:
SWAP	libiberty/sha1.c	37;"	d	file:
SWAP	libiberty/sha1.c	39;"	d	file:
SWAP	readline/rldefs.h	156;"	d
SWAP	sim/common/sim-endian.h	160;"	d
SWAP	sim/erc32/exec.c	208;"	d	file:
SWAP	sim/ppc/sim-endian.h	307;"	d
SWAPA	sim/erc32/exec.c	209;"	d	file:
SWAPSRC	sim/arm/armemu.h	370;"	d
SWAP_1	sim/common/sim-endian.h	83;"	d
SWAP_1	sim/ppc/sim-endian.h	240;"	d
SWAP_16	sim/common/sim-endian.h	87;"	d
SWAP_2	sim/common/sim-endian.h	84;"	d
SWAP_2	sim/ppc/sim-endian.h	241;"	d
SWAP_4	sim/common/sim-endian.h	85;"	d
SWAP_4	sim/ppc/sim-endian.h	242;"	d
SWAP_8	sim/common/sim-endian.h	86;"	d
SWAP_8	sim/ppc/sim-endian.h	243;"	d
SWAP_FLAGS	libiberty/getopt.c	291;"	d	file:
SWAP_FLAGS	libiberty/getopt.c	299;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-arm.c	887;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-mcore.c	546;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-sh.c	380;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-tic30.c	111;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-z80.c	69;"	d	file:
SWAP_IN_RELOC_OFFSET	bfd/coff-z8k.c	74;"	d	file:
SWAP_M	sim/common/sim-n-core.h	387;"	d
SWAP_M	sim/common/sim-n-core.h	46;"	d
SWAP_MAGIC	bfd/netbsd.h	60;"	d
SWAP_MAGIC	bfd/pdp11.c	125;"	d	file:
SWAP_OUT_RELOC_EXTRA	bfd/coff-sh.c	384;"	d	file:
SWAP_OUT_RELOC_EXTRA	bfd/coff-tic30.c	113;"	d	file:
SWAP_OUT_RELOC_EXTRA	bfd/coff-z80.c	72;"	d	file:
SWAP_OUT_RELOC_EXTRA	bfd/coff-z8k.c	76;"	d	file:
SWAP_OUT_RELOC_EXTRA	include/coff/ti.h	548;"	d
SWAP_OUT_RELOC_OFFSET	bfd/coff-arm.c	888;"	d	file:
SWAP_OUT_RELOC_OFFSET	bfd/coff-mcore.c	547;"	d	file:
SWAP_OUT_RELOC_OFFSET	bfd/coff-sh.c	381;"	d	file:
SWAP_OUT_RELOC_OFFSET	bfd/coff-tic30.c	112;"	d	file:
SWAP_OUT_RELOC_OFFSET	bfd/coff-z80.c	70;"	d	file:
SWAP_OUT_RELOC_OFFSET	bfd/coff-z8k.c	75;"	d	file:
SWAP_RELOC_IN	bfd/elf32-arm.c	47;"	d	file:
SWAP_RELOC_OUT	bfd/elf32-arm.c	54;"	d	file:
SWAP_VALS	bfd/elf32-pru.c	35;"	d	file:
SWAP_cell	sim/common/sim-endian.h	252;"	d
SWAP_cell	sim/ppc/sim-endian.h	393;"	d
SWAP_word	sim/common/sim-endian.h	228;"	d
SWAP_word	sim/common/sim-endian.h	237;"	d
SWAP_word	sim/ppc/sim-endian.h	370;"	d
SWAP_word	sim/ppc/sim-endian.h	379;"	d
SWBH_32_BASE	gdb/mep-tdep.c	1513;"	d	file:
SWBH_32_OFFSET	gdb/mep-tdep.c	1515;"	d	file:
SWBH_32_SOURCE	gdb/mep-tdep.c	1514;"	d	file:
SWITCH	sim/common/cgen-defs.h	128;"	d
SWITCH	sim/common/cgen-defs.h	134;"	d
SWITCH_ENUM_CAST	libiberty/regex.c	178;"	d	file:
SWITCH_ENUM_CAST	libiberty/regex.c	180;"	d	file:
SWITCH_THRU_ALL_UIS	gdb/top.h	206;"	d
SWIWrite0	sim/arm/armos.c	/^SWIWrite0 (ARMul_State * state, ARMword addr)$/;"	f	file:
SWI_Breakpoint	sim/arm/armos.h	54;"	d
SWI_CLI	sim/arm/armos.h	31;"	d
SWI_Clock	sim/arm/armos.h	37;"	d
SWI_Close	sim/arm/armos.h	43;"	d
SWI_EnterOS	sim/arm/armos.h	34;"	d
SWI_Exit	sim/arm/armos.h	33;"	d
SWI_Flen	sim/arm/armos.h	47;"	d
SWI_GenerateError	sim/arm/armos.h	52;"	d
SWI_GetEnv	sim/arm/armos.h	32;"	d
SWI_GetErrno	sim/arm/armos.h	36;"	d
SWI_InstallHandler	sim/arm/armos.h	51;"	d
SWI_IsTTY	sim/arm/armos.h	49;"	d
SWI_MASK_ANGEL	sim/arm/dbg_rdi.h	83;"	d
SWI_MASK_DEMON	sim/arm/dbg_rdi.h	82;"	d
SWI_MASK_REDBOOT	sim/arm/dbg_rdi.h	84;"	d
SWI_Open	sim/arm/armos.h	41;"	d
SWI_Read	sim/arm/armos.h	45;"	d
SWI_ReadC	sim/arm/armos.h	30;"	d
SWI_Remove	sim/arm/armos.h	39;"	d
SWI_Rename	sim/arm/armos.h	40;"	d
SWI_SWITCH	sim/arm/wrapper.c	666;"	d	file:
SWI_Seek	sim/arm/armos.h	46;"	d
SWI_Time	sim/arm/armos.h	38;"	d
SWI_TmpNam	sim/arm/armos.h	50;"	d
SWI_Write	sim/arm/armos.h	44;"	d
SWI_Write0	sim/arm/armos.h	29;"	d
SWI_WriteC	sim/arm/armos.h	28;"	d
SWI_vector_installed	sim/arm/armvirt.c	/^int SWI_vector_installed = FALSE;$/;"	v
SWIflen	sim/arm/armos.c	/^SWIflen (ARMul_State * state, ARMword fh)$/;"	f	file:
SWIopen	sim/arm/armos.c	/^SWIopen (ARMul_State * state, ARMword name, ARMword SWIflags)$/;"	f	file:
SWIread	sim/arm/armos.c	/^SWIread (ARMul_State * state, ARMword f, ARMword ptr, ARMword len)$/;"	f	file:
SWIremove	sim/arm/armos.c	/^SWIremove (ARMul_State * state, ARMword path)$/;"	f	file:
SWIrename	sim/arm/armos.c	/^SWIrename (ARMul_State * state, ARMword old, ARMword new)$/;"	f	file:
SWIwrite	sim/arm/armos.c	/^SWIwrite (ARMul_State * state, ARMword f, ARMword ptr, ARMword len)$/;"	f	file:
SWOP	include/opcode/dlx.h	116;"	d
SWYM_INSN_BYTE	include/opcode/mmix.h	182;"	d
SW_IMMD_OFFSET	gdb/mep-tdep.c	1520;"	d	file:
SW_IMMD_SOURCE	gdb/mep-tdep.c	1519;"	d	file:
SW_OFFSET	gdb/iq2000-tdep.c	160;"	d	file:
SW_REG_BASE	gdb/mep-tdep.c	1525;"	d	file:
SW_REG_INDEX	gdb/iq2000-tdep.c	158;"	d	file:
SW_REG_SOURCE	gdb/mep-tdep.c	1524;"	d	file:
SW_REG_SRC	gdb/iq2000-tdep.c	159;"	d	file:
SX	sim/msp430/msp430-sim.c	830;"	d	file:
SXCOFFARFMAG	include/coff/xcoff.h	472;"	d
SXCOFFARMAG	include/coff/xcoff.h	463;"	d
SXL	opcodes/ppc-opc.c	2499;"	d	file:
SXTB	sim/aarch64/decode.h	/^  SXTB = 4,$/;"	e	enum:Extension
SXTH	sim/aarch64/decode.h	/^  SXTH = 5,$/;"	e	enum:Extension
SXTW	sim/aarch64/decode.h	/^  SXTW = 6,$/;"	e	enum:Extension
SXTX	sim/aarch64/decode.h	/^  SXTX = 7,$/;"	e	enum:Extension
SYI$_PAGE_SIZE	libiberty/getpagesize.c	75;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-bp_permanent.c	19;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-bp_permanent.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-prologue.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-prologue.c	23;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-size-overlap.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-size-overlap.c	23;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-size.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-size.c	23;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-unwind.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/i386-unwind.c	23;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/insn-reloc.c	41;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/insn-reloc.c	43;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/powerpc-prologue.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.arch/powerpc-prologue.c	23;"	d	file:
SYMBOL	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	32;"	d	file:
SYMBOL	gdb/testsuite/gdb.trace/range-stepping.c	19;"	d	file:
SYMBOL	gdb/testsuite/gdb.trace/range-stepping.c	21;"	d	file:
SYMBOL	gdb/testsuite/gdb.trace/trace-common.h	19;"	d
SYMBOL	gdb/testsuite/gdb.trace/trace-common.h	21;"	d
SYMBOL1	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	24;"	d	file:
SYMBOL1	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	26;"	d	file:
SYMBOLIC_BIND	bfd/elf-bfd.h	2862;"	d
SYMBOL_ACLASS_BITS	gdb/symtab.h	926;"	d
SYMBOL_ACLASS_INDEX	gdb/symtab.h	1172;"	d
SYMBOL_BLOCK_OPS	gdb/symtab.h	1182;"	d
SYMBOL_BLOCK_VALUE	gdb/symtab.h	467;"	d
SYMBOL_CALLS_LOCAL	bfd/elf-bfd.h	278;"	d
SYMBOL_CLASS	gdb/symtab.h	1173;"	d
SYMBOL_COMPUTED_OPS	gdb/symtab.h	1181;"	d
SYMBOL_DEFINED_NON_SHARED_P	bfd/elfxx-x86.h	166;"	d
SYMBOL_DEMANGLED_NAME	gdb/symtab.h	527;"	d
SYMBOL_DOMAIN	gdb/symtab.h	1170;"	d
SYMBOL_DOMAIN_BITS	gdb/symtab.h	783;"	d
SYMBOL_DUP	gdb/xcoffread.c	1534;"	d	file:
SYMBOL_FUNCDESC_LOCAL	bfd/elf32-sh.c	63;"	d	file:
SYMBOL_GOT_PLT_SUFFIX	gdb/elfread.c	76;"	d	file:
SYMBOL_HASH_NEXT	gdb/minsyms.h	184;"	d
SYMBOL_IMPL	gdb/symtab.h	1171;"	d
SYMBOL_INLINED	gdb/symtab.h	1176;"	d
SYMBOL_IS_ARGUMENT	gdb/symtab.h	1175;"	d
SYMBOL_IS_CPLUS_TEMPLATE_FUNCTION	gdb/symtab.h	1177;"	d
SYMBOL_LANGUAGE	gdb/symtab.h	469;"	d
SYMBOL_LINE	gdb/symtab.h	1180;"	d
SYMBOL_LINKAGE_NAME	gdb/symtab.h	523;"	d
SYMBOL_LOCATION_BATON	gdb/symtab.h	1184;"	d
SYMBOL_LOOKUP_FAILED	gdb/symtab.c	134;"	d	file:
SYMBOL_LOOKUP_FAILED_P	gdb/symtab.c	136;"	d	file:
SYMBOL_MATCHES_SEARCH_NAME	gdb/symtab.h	557;"	d
SYMBOL_NATURAL_NAME	gdb/symtab.h	513;"	d
SYMBOL_NEEDS_FRAME	gdb/defs.h	/^  SYMBOL_NEEDS_FRAME$/;"	e	enum:symbol_needs_kind
SYMBOL_NEEDS_NONE	gdb/defs.h	/^  SYMBOL_NEEDS_NONE,$/;"	e	enum:symbol_needs_kind
SYMBOL_NEEDS_REGISTERS	gdb/defs.h	/^  SYMBOL_NEEDS_REGISTERS,$/;"	e	enum:symbol_needs_kind
SYMBOL_NONE	gdb/symtab.h	/^  SYMBOL_NONE,$/;"	e	enum:symbol_subclass_kind
SYMBOL_NO_COPYRELOC	bfd/elfxx-x86.h	65;"	d
SYMBOL_OBJFILE_OWNED	gdb/symtab.h	1174;"	d
SYMBOL_OBJ_SECTION	gdb/symtab.h	471;"	d
SYMBOL_OFFSET	gdb/dbxread.c	101;"	d	file:
SYMBOL_PRINT_NAME	gdb/symtab.h	542;"	d
SYMBOL_REFERENCES_LOCAL	bfd/elf-bfd.h	274;"	d
SYMBOL_REFERENCES_LOCAL_P	bfd/elfxx-x86.h	49;"	d
SYMBOL_REGISTER_OPS	gdb/symtab.h	1183;"	d
SYMBOL_RUST_VTABLE	gdb/symtab.h	/^  SYMBOL_RUST_VTABLE$/;"	e	enum:symbol_subclass_kind
SYMBOL_SEARCH_NAME	gdb/symtab.h	551;"	d
SYMBOL_SECTION	gdb/symtab.h	470;"	d
SYMBOL_SET_LANGUAGE	gdb/symtab.h	478;"	d
SYMBOL_SET_LINKAGE_NAME	gdb/symtab.h	489;"	d
SYMBOL_SET_NAMES	gdb/symtab.h	494;"	d
SYMBOL_SIZE	gdb/dbxread.c	100;"	d	file:
SYMBOL_SLOT_FOUND	gdb/symtab.c	/^  SYMBOL_SLOT_FOUND$/;"	e	enum:symbol_cache_slot_state	file:
SYMBOL_SLOT_NOT_FOUND	gdb/symtab.c	/^  SYMBOL_SLOT_NOT_FOUND,$/;"	e	enum:symbol_cache_slot_state	file:
SYMBOL_SLOT_UNUSED	gdb/symtab.c	/^  SYMBOL_SLOT_UNUSED,$/;"	e	enum:symbol_cache_slot_state	file:
SYMBOL_TABLE_OFFSET	gdb/dbxread.c	603;"	d	file:
SYMBOL_TEMPLATE	gdb/symtab.h	/^  SYMBOL_TEMPLATE,$/;"	e	enum:symbol_subclass_kind
SYMBOL_TYPE	gdb/symtab.h	1179;"	d
SYMBOL_TYPE_ABSOLUTE	bfd/som.c	/^  SYMBOL_TYPE_ABSOLUTE,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_CODE	bfd/som.c	/^  SYMBOL_TYPE_CODE,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_DATA	bfd/som.c	/^  SYMBOL_TYPE_DATA,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_ENTRY	bfd/som.c	/^  SYMBOL_TYPE_ENTRY,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_MILLICODE	bfd/som.c	/^  SYMBOL_TYPE_MILLICODE,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_PLABEL	bfd/som.c	/^  SYMBOL_TYPE_PLABEL,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_PRI_PROG	bfd/som.c	/^  SYMBOL_TYPE_PRI_PROG,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_SEC_PROG	bfd/som.c	/^  SYMBOL_TYPE_SEC_PROG,$/;"	e	enum:__anon1022	file:
SYMBOL_TYPE_UNKNOWN	bfd/som.c	/^  SYMBOL_TYPE_UNKNOWN,$/;"	e	enum:__anon1022	file:
SYMBOL_VALUE	gdb/symtab.h	463;"	d
SYMBOL_VALUE_ADDRESS	gdb/symtab.h	464;"	d
SYMBOL_VALUE_BYTES	gdb/symtab.h	465;"	d
SYMBOL_VALUE_CHAIN	gdb/symtab.h	468;"	d
SYMBOL_VALUE_COMMON_BLOCK	gdb/symtab.h	466;"	d
SYMENT	include/coff/external.h	170;"	d
SYMENT	include/coff/rs6000.h	206;"	d
SYMENT	include/coff/rs6k64.h	191;"	d
SYMENT	include/coff/ti.h	467;"	d
SYMENT_BIGOBJ	include/coff/pe.h	381;"	d
SYMESZ	include/coff/external.h	171;"	d
SYMESZ	include/coff/rs6000.h	207;"	d
SYMESZ	include/coff/rs6k64.h	192;"	d
SYMESZ	include/coff/ti.h	468;"	d
SYMESZ	libiberty/simple-object-xcoff.c	178;"	d	file:
SYMESZ_BIGOBJ	include/coff/pe.h	382;"	d
SYMFILE_ADD_FLAGS_H	gdb/symfile-add-flags.h	21;"	d
SYMFILE_DEFER_BP_RESET	gdb/symfile-add-flags.h	/^    SYMFILE_DEFER_BP_RESET = 1 << 3,$/;"	e	enum:symfile_add_flag
SYMFILE_H	gdb/symfile.h	21;"	d
SYMFILE_MAINLINE	gdb/symfile-add-flags.h	/^    SYMFILE_MAINLINE = 1 << 2,$/;"	e	enum:symfile_add_flag
SYMFILE_NOT_FILENAME	gdb/symfile-add-flags.h	/^    SYMFILE_NOT_FILENAME = 1 << 5,$/;"	e	enum:symfile_add_flag
SYMFILE_NO_READ	gdb/symfile-add-flags.h	/^    SYMFILE_NO_READ = 1 << 4,$/;"	e	enum:symfile_add_flag
SYMFILE_VERBOSE	gdb/symfile-add-flags.h	/^    SYMFILE_VERBOSE = 1 << 1,$/;"	e	enum:symfile_add_flag
SYMINFO_BT_LOWRESERVE	include/elf/common.h	1085;"	d
SYMINFO_BT_PARENT	include/elf/common.h	1084;"	d
SYMINFO_BT_SELF	include/elf/common.h	1083;"	d
SYMINFO_CURRENT	include/elf/common.h	1097;"	d
SYMINFO_FLG_COPY	include/elf/common.h	1091;"	d
SYMINFO_FLG_DIRECT	include/elf/common.h	1089;"	d
SYMINFO_FLG_LAZYLOAD	include/elf/common.h	1092;"	d
SYMINFO_FLG_PASSTHRU	include/elf/common.h	1090;"	d
SYMINFO_NONE	include/elf/common.h	1096;"	d
SYMINFO_NUM	include/elf/common.h	1098;"	d
SYMLOC	gdb/dbxread.c	99;"	d	file:
SYMNAME_ALLOC	gdb/xcoffread.c	1539;"	d	file:
SYMNAME_IN_DEBUG	include/coff/rs6000.h	211;"	d
SYMNAME_IN_DEBUG	include/coff/rs6k64.h	196;"	d
SYMNMLEN	include/coff/internal.h	461;"	d
SYMPY_REQUIRE_VALID	gdb/python/py-symbol.c	42;"	d	file:
SYMR	include/coff/sym.h	/^	} SYMR, *pSYMR;$/;"	t	typeref:struct:__anon1567
SYMTAB_AVAILABLE	opcodes/mips-dis.c	34;"	d	file:
SYMTAB_AVAILABLE	opcodes/nios2-dis.c	34;"	d	file:
SYMTAB_AVAILABLE	opcodes/pru-dis.c	32;"	d	file:
SYMTAB_BLOCKVECTOR	gdb/symtab.h	1352;"	d
SYMTAB_COMPUNIT	gdb/symtab.h	1349;"	d
SYMTAB_DIRNAME	gdb/symtab.h	1357;"	d
SYMTAB_H	gdb/symtab.h	21;"	d
SYMTAB_LANGUAGE	gdb/symtab.h	1351;"	d
SYMTAB_LINETABLE	gdb/symtab.h	1350;"	d
SYMTAB_OBJFILE	gdb/symtab.h	1354;"	d
SYMTAB_PSPACE	gdb/symtab.h	1356;"	d
SYMTYPE	zlib/contrib/untgz/untgz.c	45;"	d	file:
SYM_BITS1_SC_BIG	include/coff/alpha.h	313;"	d
SYM_BITS1_SC_BIG	include/coff/mips.h	267;"	d
SYM_BITS1_SC_LITTLE	include/coff/alpha.h	315;"	d
SYM_BITS1_SC_LITTLE	include/coff/mips.h	269;"	d
SYM_BITS1_SC_SH_LEFT_BIG	include/coff/alpha.h	314;"	d
SYM_BITS1_SC_SH_LEFT_BIG	include/coff/mips.h	268;"	d
SYM_BITS1_SC_SH_LITTLE	include/coff/alpha.h	316;"	d
SYM_BITS1_SC_SH_LITTLE	include/coff/mips.h	270;"	d
SYM_BITS1_ST_BIG	include/coff/alpha.h	308;"	d
SYM_BITS1_ST_BIG	include/coff/mips.h	262;"	d
SYM_BITS1_ST_LITTLE	include/coff/alpha.h	310;"	d
SYM_BITS1_ST_LITTLE	include/coff/mips.h	264;"	d
SYM_BITS1_ST_SH_BIG	include/coff/alpha.h	309;"	d
SYM_BITS1_ST_SH_BIG	include/coff/mips.h	263;"	d
SYM_BITS1_ST_SH_LITTLE	include/coff/alpha.h	311;"	d
SYM_BITS1_ST_SH_LITTLE	include/coff/mips.h	265;"	d
SYM_BITS2_INDEX_BIG	include/coff/alpha.h	326;"	d
SYM_BITS2_INDEX_BIG	include/coff/mips.h	280;"	d
SYM_BITS2_INDEX_LITTLE	include/coff/alpha.h	328;"	d
SYM_BITS2_INDEX_LITTLE	include/coff/mips.h	282;"	d
SYM_BITS2_INDEX_SH_LEFT_BIG	include/coff/alpha.h	327;"	d
SYM_BITS2_INDEX_SH_LEFT_BIG	include/coff/mips.h	281;"	d
SYM_BITS2_INDEX_SH_LITTLE	include/coff/alpha.h	329;"	d
SYM_BITS2_INDEX_SH_LITTLE	include/coff/mips.h	283;"	d
SYM_BITS2_RESERVED_BIG	include/coff/alpha.h	323;"	d
SYM_BITS2_RESERVED_BIG	include/coff/mips.h	277;"	d
SYM_BITS2_RESERVED_LITTLE	include/coff/alpha.h	324;"	d
SYM_BITS2_RESERVED_LITTLE	include/coff/mips.h	278;"	d
SYM_BITS2_SC_BIG	include/coff/alpha.h	318;"	d
SYM_BITS2_SC_BIG	include/coff/mips.h	272;"	d
SYM_BITS2_SC_LITTLE	include/coff/alpha.h	320;"	d
SYM_BITS2_SC_LITTLE	include/coff/mips.h	274;"	d
SYM_BITS2_SC_SH_BIG	include/coff/alpha.h	319;"	d
SYM_BITS2_SC_SH_BIG	include/coff/mips.h	273;"	d
SYM_BITS2_SC_SH_LEFT_LITTLE	include/coff/alpha.h	321;"	d
SYM_BITS2_SC_SH_LEFT_LITTLE	include/coff/mips.h	275;"	d
SYM_BITS3_INDEX_SH_LEFT_BIG	include/coff/alpha.h	331;"	d
SYM_BITS3_INDEX_SH_LEFT_BIG	include/coff/mips.h	285;"	d
SYM_BITS3_INDEX_SH_LEFT_LITTLE	include/coff/alpha.h	332;"	d
SYM_BITS3_INDEX_SH_LEFT_LITTLE	include/coff/mips.h	286;"	d
SYM_BITS4_INDEX_SH_LEFT_BIG	include/coff/alpha.h	334;"	d
SYM_BITS4_INDEX_SH_LEFT_BIG	include/coff/mips.h	288;"	d
SYM_BITS4_INDEX_SH_LEFT_LITTLE	include/coff/alpha.h	335;"	d
SYM_BITS4_INDEX_SH_LEFT_LITTLE	include/coff/mips.h	289;"	d
SYM_CAT_H	include/symcat.h	20;"	d
SYM_MACHO_FIELDS_NOT_VALIDATED	bfd/mach-o.h	763;"	d
SYM_MACHO_FIELDS_UNSET	bfd/mach-o.h	762;"	d
SYM_ONLY	bfd/arc-plt.h	50;"	d
SYM_VAL	bfd/elf32-ppc.c	184;"	d	file:
SYNC	zlib/inflate.h	/^    SYNC        \/* looking for synchronization bytes to restart inflate() *\/$/;"	e	enum:__anon979
SYNC_MODE	gdb/stubs/sh-stub.c	1364;"	d	file:
SYNTAX	libiberty/regex.c	298;"	d	file:
SYNTAX	opcodes/msp430-decode.c	78;"	d	file:
SYNTAX	opcodes/rl78-decode.c	61;"	d	file:
SYNTAX	opcodes/rx-decode.c	148;"	d	file:
SYN_FIELD	opcodes/nds32-asm.h	/^  SYN_FIELD = 0x100,$/;"	e	enum:__anon31
SYN_INPUT	opcodes/nds32-asm.h	/^  SYN_INPUT = 0x1000,$/;"	e	enum:__anon31
SYN_LOPT	opcodes/nds32-asm.h	/^  SYN_LOPT = 0x4000,$/;"	e	enum:__anon31
SYN_OUTPUT	opcodes/nds32-asm.h	/^  SYN_OUTPUT = 0x2000,$/;"	e	enum:__anon31
SYN_ROPT	opcodes/nds32-asm.h	/^  SYN_ROPT = 0x8000,$/;"	e	enum:__anon31
SYS	sim/ppc/emul_netbsd.c	120;"	d	file:
SYS	sim/ppc/emul_netbsd.c	122;"	d	file:
SYS16BIT	zlib/zconf.h	185;"	d
SYSCALL_MAP	gdb/aarch64-linux-tdep.c	664;"	d	file:
SYSCALL_SIGTRAP	gdb/nat/linux-nat.h	36;"	d
SYSCFG	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^SYSCFG = r0;      \/\/ otherwise must be an EXCPT, so turn off singlestep$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^SYSCFG = r0;    \/\/ Enable Supervisor Single Step$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_interr_excpt.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_loop.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/c_mmr_timer.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^	SYSCFG = R2;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/cec-snen-reti.S	/^	SYSCFG = R2;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^	SYSCFG = R0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_bug_ui.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_bug_ui2.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_bug_ui3.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^SYSCFG = R0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_cc_kill.S	/^SYSCFG = R0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^SYSCFG = r0;      \/\/ otherwise must be an EXCPT, so turn off singlestep$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^SYSCFG = r0;    \/\/ Enable Supervisor Single Step$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_illegalcombination.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_popkill.S	/^SYSCFG = R7;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_popkill.S	/^SYSCFG = [ SP ++ ];$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^SYSCFG = R0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^SYSCFG = USP;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^SYSCFG = r0;    \/\/ enable ssstep$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^SYSCFG = r7;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^SYSCFG = [sp++];$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^SYSCFG = r0;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^SYSCFG = r1;$/;"	d
SYSCFG	sim/testsuite/sim/bfin/syscfg.s	/^	SYSCFG = R0;$/;"	d
SYSCFGREG	sim/bfin/bfin-sim.h	130;"	d
SYSCFG_CCEN	sim/bfin/bfin-sim.h	308;"	d
SYSCFG_SNEN	sim/bfin/bfin-sim.h	309;"	d
SYSCFG_SSSTEP	sim/bfin/bfin-sim.h	307;"	d
SYSROOTED	sim/testsuite/sim/cris/c/readlink3.c	5;"	d	file:
SYSROOTED	sim/testsuite/sim/cris/c/readlink8.c	7;"	d	file:
SYSTEMBANK	sim/arm/armdefs.h	243;"	d
SYSTEMMODE	sim/arm/armdefs.h	227;"	d
SYSTEM_MALLOC_GLIBC_COMPATIBLE	gdb/gnulib/import/realloc.c	35;"	d	file:
SYSV386_COMPAT	include/opcode/i386.h	44;"	d
SYS_ARG	sim/sh/syscall.h	26;"	d
SYS_INPUTRC	readline/rlconf.h	42;"	d
SYS_argc	sim/sh/syscall.h	32;"	d
SYS_argc	sim/sh64/sh64.c	42;"	d	file:
SYS_argn	sim/sh/syscall.h	34;"	d
SYS_argn	sim/sh64/sh64.c	44;"	d	file:
SYS_argnlen	sim/sh/syscall.h	33;"	d
SYS_argnlen	sim/sh64/sh64.c	43;"	d	file:
SYS_argv	sim/iq2000/iq2000.c	/^  SYS_argv = 13,$/;"	e	enum:libgloss_syscall	file:
SYS_argv	sim/m32c/syscall.h	39;"	d
SYS_argv	sim/rx/syscall.h	39;"	d
SYS_argvlen	sim/iq2000/iq2000.c	/^  SYS_argvlen = 12, $/;"	e	enum:libgloss_syscall	file:
SYS_argvlen	sim/m32c/syscall.h	38;"	d
SYS_argvlen	sim/rx/syscall.h	38;"	d
SYS_calls	gdb/stubs/m32r-stub.c	/^enum SYS_calls$/;"	g	file:
SYS_chdir	gdb/stubs/m32r-stub.c	/^  SYS_chdir,$/;"	e	enum:SYS_calls	file:
SYS_chdir	sim/iq2000/iq2000.c	/^  SYS_chdir = 14, $/;"	e	enum:libgloss_syscall	file:
SYS_chdir	sim/m32c/syscall.h	42;"	d
SYS_chdir	sim/rx/syscall.h	42;"	d
SYS_chdir	sim/sh/syscall.h	17;"	d
SYS_chmod	gdb/stubs/m32r-stub.c	/^  SYS_chmod,$/;"	e	enum:SYS_calls	file:
SYS_chmod	sim/iq2000/iq2000.c	/^  SYS_chmod = 16, $/;"	e	enum:libgloss_syscall	file:
SYS_chmod	sim/m32c/syscall.h	44;"	d
SYS_chmod	sim/rx/syscall.h	44;"	d
SYS_chmod	sim/sh/syscall.h	19;"	d
SYS_chown	gdb/stubs/m32r-stub.c	/^  SYS_chown,$/;"	e	enum:SYS_calls	file:
SYS_chown	sim/sh/syscall.h	20;"	d
SYS_close	gdb/stubs/m32r-stub.c	/^  SYS_close,$/;"	e	enum:SYS_calls	file:
SYS_close	sim/iq2000/iq2000.c	/^  SYS_close = 3, $/;"	e	enum:libgloss_syscall	file:
SYS_close	sim/m32c/syscall.h	27;"	d
SYS_close	sim/rx/syscall.h	27;"	d
SYS_close	sim/sh/syscall.h	11;"	d
SYS_close	sim/sh64/sh64.c	39;"	d	file:
SYS_creat	sim/sh/syscall.h	13;"	d
SYS_execv	sim/sh/syscall.h	16;"	d
SYS_execve	gdb/stubs/m32r-stub.c	/^  SYS_execve,$/;"	e	enum:SYS_calls	file:
SYS_execve	sim/sh/syscall.h	29;"	d
SYS_exit	gdb/stubs/m32r-stub.c	/^  SYS_exit,$/;"	e	enum:SYS_calls	file:
SYS_exit	sim/iq2000/iq2000.c	/^  SYS_exit = 1,$/;"	e	enum:libgloss_syscall	file:
SYS_exit	sim/m32c/syscall.h	25;"	d
SYS_exit	sim/rx/syscall.h	25;"	d
SYS_exit	sim/sh/syscall.h	6;"	d
SYS_exit	sim/sh64/sh64.c	35;"	d	file:
SYS_fork	gdb/stubs/m32r-stub.c	/^  SYS_fork,$/;"	e	enum:SYS_calls	file:
SYS_fork	sim/sh/syscall.h	7;"	d
SYS_fstat	gdb/stubs/m32r-stub.c	/^  SYS_fstat,$/;"	e	enum:SYS_calls	file:
SYS_fstat	sim/iq2000/iq2000.c	/^  SYS_fstat = 10, $/;"	e	enum:libgloss_syscall	file:
SYS_fstat	sim/m32c/syscall.h	34;"	d
SYS_fstat	sim/rx/syscall.h	34;"	d
SYS_fstat	sim/sh/syscall.h	24;"	d
SYS_ftruncate	sim/sh/syscall.h	31;"	d
SYS_getpid	gdb/stubs/m32r-stub.c	/^  SYS_getpid,$/;"	e	enum:SYS_calls	file:
SYS_getpid	sim/iq2000/iq2000.c	/^  SYS_getpid = 8,$/;"	e	enum:libgloss_syscall	file:
SYS_getpid	sim/m32c/syscall.h	32;"	d
SYS_getpid	sim/rx/syscall.h	32;"	d
SYS_getpid	sim/sh/syscall.h	22;"	d
SYS_gettimeofday	sim/iq2000/iq2000.c	/^  SYS_gettimeofday = 19,$/;"	e	enum:libgloss_syscall	file:
SYS_gettimeofday	sim/m32c/syscall.h	47;"	d
SYS_gettimeofday	sim/rx/syscall.h	47;"	d
SYS_isatty	sim/sh/syscall.h	23;"	d
SYS_kill	gdb/stubs/m32r-stub.c	/^  SYS_kill,$/;"	e	enum:SYS_calls	file:
SYS_kill	sim/iq2000/iq2000.c	/^  SYS_kill = 9,$/;"	e	enum:libgloss_syscall	file:
SYS_kill	sim/m32c/syscall.h	33;"	d
SYS_kill	sim/rx/syscall.h	33;"	d
SYS_link	gdb/stubs/m32r-stub.c	/^  SYS_link,$/;"	e	enum:SYS_calls	file:
SYS_link	sim/m32c/syscall.h	49;"	d
SYS_link	sim/rx/syscall.h	49;"	d
SYS_link	sim/sh/syscall.h	14;"	d
SYS_lseek	gdb/stubs/m32r-stub.c	/^  SYS_lseek,$/;"	e	enum:SYS_calls	file:
SYS_lseek	sim/iq2000/iq2000.c	/^  SYS_lseek = 6, $/;"	e	enum:libgloss_syscall	file:
SYS_lseek	sim/m32c/syscall.h	30;"	d
SYS_lseek	sim/rx/syscall.h	30;"	d
SYS_lseek	sim/sh/syscall.h	21;"	d
SYS_lseek	sim/sh64/sh64.c	40;"	d	file:
SYS_mknod	sim/sh/syscall.h	18;"	d
SYS_null	gdb/stubs/m32r-stub.c	/^  SYS_null,$/;"	e	enum:SYS_calls	file:
SYS_open	gdb/stubs/m32r-stub.c	/^  SYS_open,$/;"	e	enum:SYS_calls	file:
SYS_open	sim/iq2000/iq2000.c	/^  SYS_open = 2, $/;"	e	enum:libgloss_syscall	file:
SYS_open	sim/m32c/syscall.h	26;"	d
SYS_open	sim/rx/syscall.h	26;"	d
SYS_open	sim/sh/syscall.h	10;"	d
SYS_open	sim/sh64/sh64.c	38;"	d	file:
SYS_pipe	gdb/stubs/m32r-stub.c	/^  SYS_pipe$/;"	e	enum:SYS_calls	file:
SYS_pipe	sim/sh/syscall.h	28;"	d
SYS_read	gdb/stubs/m32r-stub.c	/^  SYS_read,$/;"	e	enum:SYS_calls	file:
SYS_read	sim/iq2000/iq2000.c	/^  SYS_read = 4,$/;"	e	enum:libgloss_syscall	file:
SYS_read	sim/m32c/syscall.h	28;"	d
SYS_read	sim/rx/syscall.h	28;"	d
SYS_read	sim/sh/syscall.h	8;"	d
SYS_read	sim/sh64/sh64.c	36;"	d	file:
SYS_rt_sigreturn	gdb/i386-linux-nat.c	637;"	d	file:
SYS_sbrk	gdb/stubs/m32r-stub.c	/^  SYS_sbrk,$/;"	e	enum:SYS_calls	file:
SYS_set_thread_area	sim/testsuite/sim/cris/c/settls1.c	12;"	d	file:
SYS_sigreturn	gdb/i386-linux-nat.c	634;"	d	file:
SYS_stat	gdb/stubs/m32r-stub.c	/^  SYS_stat,$/;"	e	enum:SYS_calls	file:
SYS_stat	sim/iq2000/iq2000.c	/^  SYS_stat = 15, $/;"	e	enum:libgloss_syscall	file:
SYS_stat	sim/m32c/syscall.h	43;"	d
SYS_stat	sim/rx/syscall.h	43;"	d
SYS_stat	sim/sh/syscall.h	27;"	d
SYS_time	gdb/stubs/m32r-stub.c	/^  SYS_time,$/;"	e	enum:SYS_calls	file:
SYS_time	sim/iq2000/iq2000.c	/^  SYS_time = 18,$/;"	e	enum:libgloss_syscall	file:
SYS_time	sim/m32c/syscall.h	46;"	d
SYS_time	sim/rx/syscall.h	46;"	d
SYS_time	sim/sh/syscall.h	25;"	d
SYS_time	sim/sh64/sh64.c	41;"	d	file:
SYS_times	sim/iq2000/iq2000.c	/^  SYS_times = 20$/;"	e	enum:libgloss_syscall	file:
SYS_times	sim/m32c/syscall.h	48;"	d
SYS_times	sim/rx/syscall.h	48;"	d
SYS_truncate	sim/sh/syscall.h	30;"	d
SYS_unlink	gdb/stubs/m32r-stub.c	/^  SYS_unlink,$/;"	e	enum:SYS_calls	file:
SYS_unlink	sim/iq2000/iq2000.c	/^  SYS_unlink = 7,$/;"	e	enum:libgloss_syscall	file:
SYS_unlink	sim/m32c/syscall.h	31;"	d
SYS_unlink	sim/rx/syscall.h	31;"	d
SYS_unlink	sim/sh/syscall.h	15;"	d
SYS_utime	gdb/stubs/m32r-stub.c	/^  SYS_utime,$/;"	e	enum:SYS_calls	file:
SYS_utime	sim/iq2000/iq2000.c	/^  SYS_utime = 17,$/;"	e	enum:libgloss_syscall	file:
SYS_utime	sim/m32c/syscall.h	45;"	d
SYS_utime	sim/rx/syscall.h	45;"	d
SYS_utime	sim/sh/syscall.h	35;"	d
SYS_wait	sim/sh/syscall.h	36;"	d
SYS_wait4	gdb/stubs/m32r-stub.c	/^  SYS_wait4,$/;"	e	enum:SYS_calls	file:
SYS_wait4	sim/sh/syscall.h	12;"	d
SYS_write	gdb/stubs/m32r-stub.c	/^  SYS_write,$/;"	e	enum:SYS_calls	file:
SYS_write	sim/iq2000/iq2000.c	/^  SYS_write = 5, $/;"	e	enum:libgloss_syscall	file:
SYS_write	sim/m32c/syscall.h	29;"	d
SYS_write	sim/rx/syscall.h	29;"	d
SYS_write	sim/sh/syscall.h	9;"	d
SYS_write	sim/sh64/sh64.c	37;"	d	file:
SZ	sim/bfin/dv-bfin_spi.h	30;"	d
SZE	sim/bfin/dv-bfin_spi.h	34;"	d
SZ_LI	opcodes/tic80-opc.c	539;"	d	file:
SZ_REG	opcodes/tic80-opc.c	538;"	d	file:
SZ_SI	opcodes/tic80-opc.c	542;"	d	file:
S_CLASS_INSN	include/opcode/tic4x.h	693;"	d
S_F	libiberty/strverscmp.c	77;"	d	file:
S_I	libiberty/strverscmp.c	76;"	d	file:
S_IEXEC	readline/examples/rlfe/os.h	341;"	d
S_IEXEC	readline/posixstat.h	115;"	d
S_IFBLK	readline/posixstat.h	64;"	d
S_IFCHR	readline/posixstat.h	58;"	d
S_IFDIR	readline/posixstat.h	40;"	d
S_IFDIR	readline/posixstat.h	61;"	d
S_IFIFO	readline/examples/rlfe/os.h	332;"	d
S_IFIFO	readline/posixstat.h	55;"	d
S_IFLNK	readline/posixstat.h	70;"	d
S_IFMT	readline/posixstat.h	43;"	d
S_IFMT	readline/posixstat.h	52;"	d
S_IFREG	readline/posixstat.h	67;"	d
S_IFSOCK	readline/posixstat.h	73;"	d
S_IREAD	readline/examples/rlfe/os.h	335;"	d
S_IREAD	readline/posixstat.h	113;"	d
S_IRGRP	readline/posixstat.h	123;"	d
S_IROTH	readline/posixstat.h	127;"	d
S_IRUGO	readline/posixstat.h	138;"	d
S_IRUSR	readline/posixstat.h	119;"	d
S_IRWXG	readline/posixstat.h	133;"	d
S_IRWXO	readline/posixstat.h	134;"	d
S_IRWXU	readline/posixstat.h	132;"	d
S_ISBLK	readline/posixstat.h	30;"	d
S_ISBLK	readline/posixstat.h	80;"	d
S_ISCHR	readline/examples/rlfe/os.h	351;"	d
S_ISCHR	readline/posixstat.h	31;"	d
S_ISCHR	readline/posixstat.h	84;"	d
S_ISDIR	readline/examples/rlfe/os.h	354;"	d
S_ISDIR	readline/posixstat.h	32;"	d
S_ISDIR	readline/posixstat.h	88;"	d
S_ISDIR	readline/rldefs.h	54;"	d
S_ISFIFO	readline/examples/rlfe/os.h	345;"	d
S_ISFIFO	readline/posixstat.h	33;"	d
S_ISFIFO	readline/posixstat.h	96;"	d
S_ISLNK	libiberty/unlink-if-ordinary.c	55;"	d	file:
S_ISLNK	libiberty/unlink-if-ordinary.c	57;"	d	file:
S_ISLNK	readline/examples/rlfe/os.h	357;"	d
S_ISLNK	readline/posixstat.h	100;"	d
S_ISLNK	readline/posixstat.h	35;"	d
S_ISREG	readline/posixstat.h	34;"	d
S_ISREG	readline/posixstat.h	92;"	d
S_ISSOCK	readline/examples/rlfe/os.h	348;"	d
S_ISSOCK	readline/posixstat.h	104;"	d
S_IWGRP	readline/posixstat.h	124;"	d
S_IWOTH	readline/posixstat.h	128;"	d
S_IWRITE	readline/examples/rlfe/os.h	338;"	d
S_IWRITE	readline/posixstat.h	114;"	d
S_IWUGO	readline/posixstat.h	139;"	d
S_IWUSR	readline/posixstat.h	120;"	d
S_IXGRP	bfd/bfdio.c	33;"	d	file:
S_IXGRP	bfd/opncls.c	34;"	d	file:
S_IXGRP	readline/posixstat.h	125;"	d
S_IXOTH	bfd/bfdio.c	36;"	d	file:
S_IXOTH	bfd/opncls.c	37;"	d	file:
S_IXOTH	readline/posixstat.h	129;"	d
S_IXUGO	readline/posixstat.h	140;"	d
S_IXUSR	bfd/aout-target.h	181;"	d
S_IXUSR	bfd/aout-tic30.c	599;"	d	file:
S_IXUSR	bfd/bfdio.c	30;"	d	file:
S_IXUSR	bfd/opncls.c	31;"	d	file:
S_IXUSR	readline/posixstat.h	121;"	d
S_N	libiberty/strverscmp.c	75;"	d	file:
S_NEWFCN	include/coff/internal.h	429;"	d
S_REGISTER_SIZE	gdb/aarch64-tdep.h	44;"	d
S_SHRSEG	include/coff/internal.h	424;"	d
S_Z	libiberty/strverscmp.c	78;"	d	file:
S_exception_raise_request	gdb/gnu-nat.c	/^S_exception_raise_request (mach_port_t port, mach_port_t reply_port,$/;"	f
S_msg_sig_post_untraced_reply	gdb/gnu-nat.c	/^S_msg_sig_post_untraced_reply (mach_port_t reply, kern_return_t err)$/;"	f
S_proc_wait_reply	gdb/gnu-nat.c	/^S_proc_wait_reply (mach_port_t reply, kern_return_t err,$/;"	f
Save_MRP_in_frame	gdb/hppa-tdep.h	/^    unsigned int Save_MRP_in_frame:1;	\/* 29 *\/$/;"	m	struct:unwind_table_entry
Save_RP	gdb/hppa-tdep.h	/^    unsigned int Save_RP:1;	\/* 28 *\/$/;"	m	struct:unwind_table_entry
Save_SP	gdb/hppa-tdep.h	/^    unsigned int Save_SP:1;	\/* 27 *\/$/;"	m	struct:unwind_table_entry
ScalarExplorer	gdb/python/lib/gdb/command/explore.py	/^class ScalarExplorer(object):$/;"	c
ScaleShift	sim/aarch64/decode.h	/^typedef enum ScaleShift$/;"	g
ScaleShift	sim/aarch64/decode.h	/^} ScaleShift;$/;"	t	typeref:enum:ScaleShift
ScaleShift128	sim/aarch64/decode.h	/^  ScaleShift128 = 4$/;"	e	enum:ScaleShift
ScaleShift16	sim/aarch64/decode.h	/^  ScaleShift16 = 1,$/;"	e	enum:ScaleShift
ScaleShift32	sim/aarch64/decode.h	/^  ScaleShift32 = 2,$/;"	e	enum:ScaleShift
ScaleShift64	sim/aarch64/decode.h	/^  ScaleShift64 = 3,$/;"	e	enum:ScaleShift
Scaled	sim/aarch64/decode.h	/^  Scaled = 1,$/;"	e	enum:Scaling
Scaling	sim/aarch64/decode.h	/^typedef enum Scaling$/;"	g
Scaling	sim/aarch64/decode.h	/^} Scaling;$/;"	t	typeref:enum:Scaling
Scc	opcodes/rx-decode.c	127;"	d	file:
Sec2NextNode	readline/doc/texi2html	/^sub Sec2NextNode$/;"	s
Sec2PrevNode	readline/doc/texi2html	/^sub Sec2PrevNode$/;"	s
Sec2UpNode	readline/doc/texi2html	/^sub Sec2UpNode$/;"	s
SecondDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct SecondDimension$/;"	s	file:
SecondDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct SecondDimension<I, 0, K, VAL>$/;"	s	file:
Section	include/coff/pe.h	/^  } Section;$/;"	m	union:external_AUX_SYMBOL_EX	typeref:struct:external_AUX_SYMBOL_EX::__anon1531
SectionAlignment	include/coff/internal.h	/^  bfd_vma SectionAlignment;	\/* Section alignment default 0x1000.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
SectionAlignment	include/coff/pe.h	/^  char  SectionAlignment[4];$/;"	m	struct:__anon1525
SectionAlignment	include/coff/pe.h	/^  char  SectionAlignment[4];$/;"	m	struct:__anon1526
Seek	zlib/contrib/delphi/ZLib.pas	/^    function Seek(Offset: Longint; Origin: Word): Longint; override;$/;"	f
Seek	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override long Seek(long offset, SeekOrigin origin)$/;"	m	class:DotZLib.GZipStream
Selection	include/coff/pe.h	/^    char Selection[1];		\/* COMDAT selection number.  *\/$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
Separate_Package_Body	gdb/hppa-tdep.h	/^    unsigned int Separate_Package_Body:1;	\/* 18 *\/$/;"	m	struct:unwind_table_entry
SetDocumentLanguage	readline/doc/texi2html	/^sub SetDocumentLanguage$/;"	s
SetFilterPrefixCmd	gdb/python/lib/gdb/command/frame_filters.py	/^class SetFilterPrefixCmd(gdb.Command):$/;"	c
SetFrameFilterPriority	gdb/python/lib/gdb/command/frame_filters.py	/^class SetFrameFilterPriority(gdb.Command):$/;"	c
SetHighBit	bfd/peXXigen.c	99;"	d	file:
SetLength	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override void SetLength(long value)$/;"	m	class:DotZLib.GZipStream
SetVideoMode	sim/bfin/gui.c	/^  SDL_Surface *(*SetVideoMode) (int width, int height, int bpp, Uint32 flags);$/;"	m	struct:__anon818	file:
Shift	sim/aarch64/decode.h	/^typedef enum Shift$/;"	g
Shift	sim/aarch64/decode.h	/^} Shift;$/;"	t	typeref:enum:Shift
ShiftCount	opcodes/i386-opc.h	/^  ShiftCount,$/;"	e	enum:__anon68
ShiftExpression	gdb/d-exp.y	/^ShiftExpression:$/;"	l
Short	libdecnumber/decNumberLocal.h	89;"	d
ShortForm	opcodes/i386-opc.h	/^  ShortForm,$/;"	e	enum:__anon67
Should	sim/testsuite/sim/or1k/sub.S	/^	   Should set neither the carry nor the overflow flag.  *\/$/;"	d
Should	sim/testsuite/sim/or1k/sub.S	/^	   Should set the carry, but not the overflow flag.  *\/$/;"	d
ShowCursor	sim/bfin/gui.c	/^  int (*ShowCursor) (int toggle);$/;"	m	struct:__anon818	file:
ShowFilterPrefixCmd	gdb/python/lib/gdb/command/frame_filters.py	/^class ShowFilterPrefixCmd(gdb.Command):$/;"	c
ShowFrameFilterPriority	gdb/python/lib/gdb/command/frame_filters.py	/^class ShowFrameFilterPriority(gdb.Command):$/;"	c
Sig1	include/coff/pe.h	/^  char Sig1[2];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
Sig2	include/coff/pe.h	/^  char Sig2[2];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
SigHandler	readline/signals.c	/^typedef RETSIGTYPE SigHandler ();$/;"	t	file:
SignalException	sim/mips/sim-main.h	669;"	d
SignalException	sim/v850/simops.c	/^SignalException (SIM_DESC sd)$/;"	f
SignalExceptionAddressLoad	sim/mips/sim-main.h	673;"	d
SignalExceptionAddressStore	sim/mips/sim-main.h	672;"	d
SignalExceptionCacheErr	sim/mips/sim-main.h	688;"	d
SignalExceptionCoProcessorUnusable	sim/mips/sim-main.h	678;"	d
SignalExceptionDataReference	sim/mips/sim-main.h	674;"	d
SignalExceptionFPE	sim/mips/sim-main.h	676;"	d
SignalExceptionFPE	sim/v850/simops.c	/^SignalExceptionFPE (SIM_DESC sd, unsigned int double_op_p)$/;"	f
SignalExceptionInstructionFetch	sim/mips/sim-main.h	671;"	d
SignalExceptionIntegerOverflow	sim/mips/sim-main.h	677;"	d
SignalExceptionInterrupt	sim/mips/sim-main.h	670;"	d
SignalExceptionMCheck	sim/mips/sim-main.h	687;"	d
SignalExceptionMDMX	sim/mips/sim-main.h	685;"	d
SignalExceptionNMIReset	sim/mips/sim-main.h	679;"	d
SignalExceptionSimulatorFault	sim/mips/sim-main.h	675;"	d
SignalExceptionTLBInvalidLoad	sim/mips/sim-main.h	683;"	d
SignalExceptionTLBInvalidStore	sim/mips/sim-main.h	682;"	d
SignalExceptionTLBModification	sim/mips/sim-main.h	684;"	d
SignalExceptionTLBRefillLoad	sim/mips/sim-main.h	681;"	d
SignalExceptionTLBRefillStore	sim/mips/sim-main.h	680;"	d
SignalExceptionWatch	sim/mips/sim-main.h	686;"	d
Signature	include/coff/internal.h	/^  char          Signature[CV_INFO_SIGNATURE_LENGTH];$/;"	m	struct:_CODEVIEW_INFO
Signature	include/coff/pe.h	/^  char Signature[16];$/;"	m	struct:_CV_INFO_PDB70
Signature	include/coff/pe.h	/^  char Signature[4];$/;"	m	struct:_CV_INFO_PDB20
SignatureLength	include/coff/internal.h	/^  unsigned int  SignatureLength;$/;"	m	struct:_CODEVIEW_INFO
SignedSaturation	sim/arm/iwmmxt.c	132;"	d	file:
Simple	gdb/testsuite/gdb.cp/ptype-flags.cc	/^class Simple$/;"	c	file:
SimpleException	gdb/testsuite/gdb.cp/gdb2495.cc	/^class SimpleException$/;"	c	file:
SimpleFinishBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^class SimpleFinishBreakpoint(gdb.FinishBreakpoint):$/;"	c
SimpleStruct	gdb/testsuite/gdb.python/py-explore.c	/^struct SimpleStruct$/;"	s	file:
SimpleTexi2Html	readline/doc/texi2html	/^sub SimpleTexi2Html$/;"	s
SimpleUnion	gdb/testsuite/gdb.python/py-explore.c	/^union SimpleUnion$/;"	u	file:
SimpleXMethodMatcher	gdb/python/lib/gdb/xmethod.py	/^class SimpleXMethodMatcher(XMethodMatcher):$/;"	c
SimpleXMethodWorker	gdb/python/lib/gdb/xmethod.py	/^    class SimpleXMethodWorker(XMethodWorker):$/;"	c	class:SimpleXMethodMatcher
SimulatorFault	sim/mips/sim-main.h	/^  SimulatorFault      	  = 0xFFFFFFFF$/;"	e	enum:ExceptionCause
SinglePutGet	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public void SinglePutGet()$/;"	m	class:DotZLibTests.CircBufferTests
SingleStatisticResultFactory	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^class SingleStatisticResultFactory(ResultFactory):$/;"	c
SingleStatisticTestResult	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^class SingleStatisticTestResult(TestResult):$/;"	c
SingleStep	gdb/testsuite/gdb.perf/single-step.py	/^class SingleStep (perftest.TestCaseWithBasicMeasurements):$/;"	c
Size	include/coff/internal.h	/^  long    Size;$/;"	m	struct:_IMAGE_DATA_DIRECTORY
Size	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        public int Size { get { return _size; } }$/;"	p	class:DotZLib.CircularBuffer
Size16	opcodes/i386-opc.h	/^  Size16,$/;"	e	enum:__anon67
Size32	opcodes/i386-opc.h	/^  Size32,$/;"	e	enum:__anon67
Size64	opcodes/i386-opc.h	/^  Size64,$/;"	e	enum:__anon67
SizeFGR	sim/mips/sim-main.h	100;"	d
SizeFGR	sim/mips/sim-main.h	96;"	d
SizeOfBlock	include/coff/pe.h	/^  bfd_vma SizeOfBlock;$/;"	m	struct:pex64_unwind_info
SizeOfCode	include/coff/internal.h	/^  long SizeOfCode;$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfData	include/coff/internal.h	/^  unsigned long  SizeOfData;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
SizeOfData	include/coff/pe.h	/^  char SizeOfData[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
SizeOfData	include/coff/pe.h	/^  char SizeOfData[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
SizeOfHeaders	include/coff/internal.h	/^  long    SizeOfHeaders;	\/* Size of PE header and section table.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfHeaders	include/coff/pe.h	/^  char  SizeOfHeaders[4];$/;"	m	struct:__anon1525
SizeOfHeaders	include/coff/pe.h	/^  char  SizeOfHeaders[4];$/;"	m	struct:__anon1526
SizeOfHeapCommit	include/coff/internal.h	/^  bfd_vma SizeOfHeapCommit;	\/*  commit, don't know what to defaut it to.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfHeapCommit	include/coff/pe.h	/^  char  SizeOfHeapCommit[4];$/;"	m	struct:__anon1525
SizeOfHeapCommit	include/coff/pe.h	/^  char  SizeOfHeapCommit[8];$/;"	m	struct:__anon1526
SizeOfHeapReserve	include/coff/internal.h	/^  bfd_vma SizeOfHeapReserve;	\/* Amount of virtual memory to reserve and *\/$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfHeapReserve	include/coff/pe.h	/^  char  SizeOfHeapReserve[4];$/;"	m	struct:__anon1525
SizeOfHeapReserve	include/coff/pe.h	/^  char  SizeOfHeapReserve[8];$/;"	m	struct:__anon1526
SizeOfImage	include/coff/internal.h	/^  long    SizeOfImage;		\/* Size of memory to allocate for prog.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfImage	include/coff/pe.h	/^  char  SizeOfImage[4];$/;"	m	struct:__anon1525
SizeOfImage	include/coff/pe.h	/^  char  SizeOfImage[4];$/;"	m	struct:__anon1526
SizeOfInitializedData	include/coff/internal.h	/^  long SizeOfInitializedData;$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfOffset	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public int SizeOfOffset { get { return bitSize((_flags >> 6) & 3); } }$/;"	p	class:DotZLib.Info
SizeOfPointer	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public int SizeOfPointer { get { return bitSize((_flags >> 4) & 3); } }$/;"	p	class:DotZLib.Info
SizeOfPrologue	include/coff/pe.h	/^  bfd_byte SizeOfPrologue;$/;"	m	struct:external_pex64_unwind_info
SizeOfPrologue	include/coff/pe.h	/^  bfd_vma SizeOfPrologue;$/;"	m	struct:pex64_unwind_info
SizeOfStackCommit	include/coff/internal.h	/^  bfd_vma SizeOfStackCommit;	\/* Amount of memory initially committed for$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfStackCommit	include/coff/pe.h	/^  char  SizeOfStackCommit[4];$/;"	m	struct:__anon1525
SizeOfStackCommit	include/coff/pe.h	/^  char  SizeOfStackCommit[8];$/;"	m	struct:__anon1526
SizeOfStackReserve	include/coff/internal.h	/^  bfd_vma SizeOfStackReserve;	\/* Amount of memory to reserve.  *\/$/;"	m	struct:internal_extra_pe_aouthdr
SizeOfStackReserve	include/coff/pe.h	/^  char  SizeOfStackReserve[4];$/;"	m	struct:__anon1525
SizeOfStackReserve	include/coff/pe.h	/^  char  SizeOfStackReserve[8];$/;"	m	struct:__anon1526
SizeOfUInt	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public int SizeOfUInt { get { return bitSize(_flags & 3); } }$/;"	p	class:DotZLib.Info
SizeOfULong	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public int SizeOfULong { get { return bitSize((_flags >> 2) & 3); } }$/;"	p	class:DotZLib.Info
SizeOfUninitializedData	include/coff/internal.h	/^  long SizeOfUninitializedData;$/;"	m	struct:internal_extra_pe_aouthdr
SkipCommand	gdb/testsuite/gdb.perf/skip-command.py	/^class SkipCommand (perftest.TestCaseWithBasicMeasurements):$/;"	c
SkipPrologue	gdb/testsuite/gdb.perf/skip-prologue.py	/^class SkipPrologue(perftest.TestCaseWithBasicMeasurements):$/;"	c
Skip_MODRM	opcodes/i386-dis.c	303;"	d	file:
SliceExpression	gdb/d-exp.y	/^SliceExpression:$/;"	l
Slot_inst16a_decode	bfd/xtensa-modules.c	/^Slot_inst16a_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_inst16a_get_field_fns	bfd/xtensa-modules.c	/^Slot_inst16a_get_field_fns[] = {$/;"	v	file:
Slot_inst16a_set_field_fns	bfd/xtensa-modules.c	/^Slot_inst16a_set_field_fns[] = {$/;"	v	file:
Slot_inst16b_decode	bfd/xtensa-modules.c	/^Slot_inst16b_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_inst16b_get_field_fns	bfd/xtensa-modules.c	/^Slot_inst16b_get_field_fns[] = {$/;"	v	file:
Slot_inst16b_set_field_fns	bfd/xtensa-modules.c	/^Slot_inst16b_set_field_fns[] = {$/;"	v	file:
Slot_inst_decode	bfd/xtensa-modules.c	/^Slot_inst_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_inst_get_field_fns	bfd/xtensa-modules.c	/^Slot_inst_get_field_fns[] = {$/;"	v	file:
Slot_inst_set_field_fns	bfd/xtensa-modules.c	/^Slot_inst_set_field_fns[] = {$/;"	v	file:
Slot_x16a_Format_inst16a_0_get	bfd/xtensa-modules.c	/^Slot_x16a_Format_inst16a_0_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_x16a_Format_inst16a_0_set	bfd/xtensa-modules.c	/^Slot_x16a_Format_inst16a_0_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_x16b_Format_inst16b_0_get	bfd/xtensa-modules.c	/^Slot_x16b_Format_inst16b_0_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_x16b_Format_inst16b_0_set	bfd/xtensa-modules.c	/^Slot_x16b_Format_inst16b_0_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_x24_Format_inst_0_get	bfd/xtensa-modules.c	/^Slot_x24_Format_inst_0_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_x24_Format_inst_0_set	bfd/xtensa-modules.c	/^Slot_x24_Format_inst_0_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_flix64_slot0_decode	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot0_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_xt_flix64_slot0_get_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot0_get_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot0_set_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot0_set_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot1_decode	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot1_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_xt_flix64_slot1_get_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot1_get_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot1_set_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot1_set_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot2_decode	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot2_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_xt_flix64_slot2_get_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot2_get_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot2_set_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot2_set_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot3_decode	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot3_decode (const xtensa_insnbuf insn)$/;"	f	file:
Slot_xt_flix64_slot3_get_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot3_get_field_fns[] = {$/;"	v	file:
Slot_xt_flix64_slot3_set_field_fns	bfd/xtensa-modules.c	/^Slot_xt_flix64_slot3_set_field_fns[] = {$/;"	v	file:
Slot_xt_format1_Format_xt_flix64_slot0_4_get	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot0_4_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format1_Format_xt_flix64_slot0_4_set	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot0_4_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format1_Format_xt_flix64_slot1_28_get	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot1_28_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format1_Format_xt_flix64_slot1_28_set	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot1_28_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format1_Format_xt_flix64_slot2_48_get	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot2_48_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format1_Format_xt_flix64_slot2_48_set	bfd/xtensa-modules.c	/^Slot_xt_format1_Format_xt_flix64_slot2_48_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format2_Format_xt_flix64_slot0_4_get	bfd/xtensa-modules.c	/^Slot_xt_format2_Format_xt_flix64_slot0_4_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format2_Format_xt_flix64_slot0_4_set	bfd/xtensa-modules.c	/^Slot_xt_format2_Format_xt_flix64_slot0_4_set (xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format2_Format_xt_flix64_slot3_28_get	bfd/xtensa-modules.c	/^Slot_xt_format2_Format_xt_flix64_slot3_28_get (const xtensa_insnbuf insn,$/;"	f	file:
Slot_xt_format2_Format_xt_flix64_slot3_28_set	bfd/xtensa-modules.c	/^Slot_xt_format2_Format_xt_flix64_slot3_28_set (xtensa_insnbuf insn,$/;"	f	file:
SmartPointer	gdb/testsuite/gdb.cp/smartp.cc	/^  SmartPointer(T *pointer){$/;"	f	class:SmartPointer
SmartPointer	gdb/testsuite/gdb.cp/smartp.cc	/^template <typename T> class SmartPointer{$/;"	c	file:
SolibLoadUnload	gdb/testsuite/gdb.perf/solib.py	/^class SolibLoadUnload(object):$/;"	c
SolibLoadUnload1	gdb/testsuite/gdb.perf/solib.py	/^class SolibLoadUnload1(perftest.TestCaseWithBasicMeasurements):$/;"	c
SomeEnum	gdb/testsuite/gdb.cp/namespace.cc	/^  enum SomeEnum {$/;"	g	namespace:AAA	file:
Spec	gdb/testsuite/gdb.cp/templates.cc	/^class Spec {$/;"	c	file:
Spec	gdb/testsuite/gdb.cp/templates.cc	/^class Spec<T, T*> {$/;"	c	file:
Spsr	sim/arm/armdefs.h	/^  ARMword Spsr[7];		\/* the exception psr's *\/$/;"	m	struct:ARMul_State
SquareRoot	sim/mips/sim-main.h	760;"	d
StackOp	include/opcode/tic30.h	229;"	d
Stack_Overflow_Check	gdb/hppa-tdep.h	/^    unsigned int Stack_Overflow_Check:1;	\/* 20 *\/$/;"	m	struct:unwind_table_entry
State	sim/cr16/cr16_sim.h	/^} State;$/;"	v	typeref:struct:_state
State	sim/d10v/d10v_sim.h	/^} State;$/;"	v	typeref:struct:_state
State	sim/mn10300/interp.c	/^struct _state State;$/;"	v	typeref:struct:_state
State	sim/v850/sim-main.h	120;"	d
Static	gdb/testsuite/gdb.cp/classes.cc	/^class Static {$/;"	c	file:
Static	gdb/testsuite/gdb.cp/misc.cc	/^class Static {$/;"	c	file:
Static	include/hp-symtab.h	/^  unsigned int   Static:    1;  \/* static function              *\/$/;"	m	struct:quick_procedure
StaticRounding	opcodes/i386-opc.h	/^  StaticRounding,$/;"	e	enum:__anon67
StopHandle	sim/arm/armdefs.h	/^  unsigned long StopHandle;$/;"	m	struct:ARMul_State
StoreByte	sim/arm/armemu.c	/^StoreByte (ARMul_State * state, ARMword instr, ARMword address)$/;"	f	file:
StoreFCR	sim/mips/sim-main.h	737;"	d
StoreFPR	sim/mips/sim-main.h	724;"	d
StoreHalfWord	sim/arm/armemu.c	/^StoreHalfWord (ARMul_State * state, ARMword instr, ARMword address)$/;"	f	file:
StoreMemory	sim/mips/sim-main.h	944;"	d
StoreMult	sim/arm/armemu.c	/^StoreMult (ARMul_State * state,$/;"	f	file:
StoreSMult	sim/arm/armemu.c	/^StoreSMult (ARMul_State * state,$/;"	f	file:
StoreWord	sim/arm/armemu.c	/^StoreWord (ARMul_State * state, ARMword instr, ARMword address)$/;"	f	file:
Store_Iwmmxt_Register	sim/arm/iwmmxt.c	/^Store_Iwmmxt_Register (unsigned int regnum, unsigned char * memory)$/;"	f
String16	gdb/testsuite/gdb.base/charset.c	/^char16_t *String16;$/;"	v
String32	gdb/testsuite/gdb.base/charset.c	/^char32_t *String32;$/;"	v
StringExp	gdb/d-exp.y	/^StringExp:$/;"	l
StringTest	gdb/testsuite/gdb.cp/bs15503.cc	/^class StringTest {$/;"	c	file:
StringTypePrinter	gdb/testsuite/gdb.python/py-typeprint.py	/^class StringTypePrinter(object):$/;"	c
String_view	gdb/unittests/basic_string_view/types/1.cc	/^  typedef std::string_view String_view;$/;"	t	struct:T	file:
Struct1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^struct Struct1$/;"	s	file:
StructA	gdb/testsuite/gdb.trace/unavailable.cc	/^struct StructA$/;"	s	file:
StructB	gdb/testsuite/gdb.trace/unavailable.cc	/^struct StructB$/;"	s	file:
StructMainTypePrettyPrinter	gdb/gdb-gdb.py	/^class StructMainTypePrettyPrinter:$/;"	c
StructRef	gdb/testsuite/gdb.trace/unavailable.cc	/^  StructRef (unsigned int val) : ref(d) {}$/;"	f	struct:StructRef
StructRef	gdb/testsuite/gdb.trace/unavailable.cc	/^struct StructRef$/;"	s	file:
StructTypePrettyPrinter	gdb/gdb-gdb.py	/^class StructTypePrettyPrinter:$/;"	c
Sub	sim/mips/sim-main.h	752;"	d
Sub32	sim/arm/iwmmxt.c	/^Sub32 (ARMword a1,$/;"	f	file:
SubMulAOB	sim/mips/mdmx.c	/^SubMulAOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
SubMulAQH	sim/mips/mdmx.c	/^SubMulAQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
SubMulLOB	sim/mips/mdmx.c	/^SubMulLOB(signed24 *a, unsigned8 ts, unsigned8 tt)$/;"	f	file:
SubMulLQH	sim/mips/mdmx.c	/^SubMulLQH(signed48 *a, signed16 ts, signed16 tt)$/;"	f	file:
SubOB	sim/mips/mdmx.c	/^SubOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
SubOverflow	sim/arm/armsupp.c	/^SubOverflow (ARMword a, ARMword b, ARMword result)$/;"	f
SubPrettyPrinter	gdb/python/lib/gdb/printing.py	/^class SubPrettyPrinter(object):$/;"	c
SubQH	sim/mips/mdmx.c	/^SubQH(signed16 ts, signed16 tt)$/;"	f	file:
SubS16	sim/arm/iwmmxt.c	/^SubS16 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
SubS32	sim/arm/iwmmxt.c	/^SubS32 (ARMdword a1, ARMdword a2, int * borrow_ptr, int * overflow_ptr)$/;"	f	file:
SubS8	sim/arm/iwmmxt.c	/^SubS8 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
SubU16	sim/arm/iwmmxt.c	/^SubU16 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
SubU32	sim/arm/iwmmxt.c	/^SubU32 (ARMdword a1, ARMdword a2, int * borrow_ptr, int * overflow_ptr)$/;"	f	file:
SubU8	sim/arm/iwmmxt.c	/^SubU8 (ARMword a1, ARMword a2, int * carry_ptr, int * overflow_ptr)$/;"	f	file:
Subsystem	include/coff/internal.h	/^  short   Subsystem;	$/;"	m	struct:internal_extra_pe_aouthdr
Subsystem	include/coff/pe.h	/^  char  Subsystem[2];$/;"	m	struct:__anon1525
Subsystem	include/coff/pe.h	/^  char  Subsystem[2];$/;"	m	struct:__anon1526
Suffix3DNow	opcodes/i386-dis.c	/^static const char *const Suffix3DNow[] = {$/;"	v	file:
Supv	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Supv:$/;"	l
Sv	opcodes/i386-dis.c	354;"	d	file:
Sw	opcodes/i386-dis.c	353;"	d	file:
Sword	libiberty/regex.c	174;"	d	file:
Sym	include/coff/pe.h	/^  } Sym;$/;"	m	union:external_AUX_SYMBOL_EX	typeref:struct:external_AUX_SYMBOL_EX::__anon1529
SymValueWrapper	gdb/python/lib/gdb/FrameDecorator.py	/^class SymValueWrapper(object):$/;"	c
Sync	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        None,  Partial,  Sync,  Full,  Finish,  Block$/;"	e	enum:DotZLib.FlushTypes	file:
SyncOperation	sim/mips/sim-main.h	952;"	d
SystemCall	sim/mips/sim-main.h	/^  SystemCall              = 8,$/;"	e	enum:ExceptionCause
T	bfd/elf32-arm.c	13924;"	d	file:
T	bfd/elf32-arm.c	14177;"	d	file:
T	gdb/findvar.c	/^template<typename T, typename>$/;"	v
T	gdb/regcache.c	/^template<typename T, typename>$/;"	v
T	gdb/testsuite/gdb.arch/i386-mpx-map.c	/^typedef int T;$/;"	t	file:
T	gdb/testsuite/gdb.base/call-sc.c	/^typedef t T;$/;"	t	file:
T	gdb/testsuite/gdb.cp/cpsizeof.cc	44;"	d	file:
T	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace T{ int x; }$/;"	n	file:
T	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	48;"	d	file:
T	gdb/testsuite/gdb.cp/templates.cc	/^class T {$/;"	c	file:
T	gdb/testsuite/gdb.go/methods.go	/^type T struct { i int }$/;"	t
T	gdb/testsuite/gdb.go/types.go	/^type T *T$/;"	t
T	gdb/testsuite/gdb.guile/scm-type.c	/^template<typename T, int I, int C::*MP>$/;"	v
T	gdb/testsuite/gdb.python/py-type.c	/^template<typename T, int I, int C::*MP>$/;"	v
T	gdb/unittests/basic_string_view/types/1.cc	/^struct T$/;"	s	file:
T	libiberty/safe-ctype.c	152;"	d	file:
T	opcodes/ppc-opc.c	2324;"	d	file:
T	sim/sh/interp.c	189;"	d	file:
T1	gdb/testsuite/gdb.cp/templates.cc	/^class T1 {$/;"	c	file:
T1	gdb/testsuite/gdb.go/types.go	/^type T1 *T2$/;"	t
T2	gdb/testsuite/gdb.cp/templates.cc	/^    T2(int i): integer(i)$/;"	f	class:T2
T2	gdb/testsuite/gdb.cp/templates.cc	/^class T2 {$/;"	c	file:
T2	gdb/testsuite/gdb.go/types.go	/^type T2 *T1$/;"	t
T2C_CLASS_INSN	include/opcode/tic4x.h	845;"	d
T2H	sim/common/sim-endian.h	149;"	d
T2H	sim/ppc/sim-endian.h	297;"	d
T2H_1	sim/common/sim-endian.h	125;"	d
T2H_1	sim/ppc/sim-endian.h	276;"	d
T2H_16	sim/common/sim-endian.h	129;"	d
T2H_2	sim/common/sim-endian.h	126;"	d
T2H_2	sim/ppc/sim-endian.h	277;"	d
T2H_4	sim/common/sim-endian.h	127;"	d
T2H_4	sim/ppc/sim-endian.h	278;"	d
T2H_8	sim/common/sim-endian.h	128;"	d
T2H_8	sim/ppc/sim-endian.h	279;"	d
T2H_DEFAULT_about_body	readline/doc/texi2html	/^sub T2H_DEFAULT_about_body$/;"	s
T2H_DEFAULT_button_icon_img	readline/doc/texi2html	/^sub T2H_DEFAULT_button_icon_img$/;"	s
T2H_DEFAULT_print_About	readline/doc/texi2html	/^sub T2H_DEFAULT_print_About$/;"	s
T2H_DEFAULT_print_Footnotes	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Footnotes$/;"	s
T2H_DEFAULT_print_Overview	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Overview$/;"	s
T2H_DEFAULT_print_Toc	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Toc$/;"	s
T2H_DEFAULT_print_Top	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Top$/;"	s
T2H_DEFAULT_print_Top_footer	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Top_footer$/;"	s
T2H_DEFAULT_print_Top_header	readline/doc/texi2html	/^sub T2H_DEFAULT_print_Top_header$/;"	s
T2H_DEFAULT_print_chapter_footer	readline/doc/texi2html	/^sub T2H_DEFAULT_print_chapter_footer$/;"	s
T2H_DEFAULT_print_chapter_header	readline/doc/texi2html	/^sub T2H_DEFAULT_print_chapter_header$/;"	s
T2H_DEFAULT_print_foot_navigation	readline/doc/texi2html	/^sub T2H_DEFAULT_print_foot_navigation$/;"	s
T2H_DEFAULT_print_frame	readline/doc/texi2html	/^sub T2H_DEFAULT_print_frame$/;"	s
T2H_DEFAULT_print_head_navigation	readline/doc/texi2html	/^sub T2H_DEFAULT_print_head_navigation$/;"	s
T2H_DEFAULT_print_misc	readline/doc/texi2html	/^sub T2H_DEFAULT_print_misc$/;"	s
T2H_DEFAULT_print_misc_footer	readline/doc/texi2html	/^sub T2H_DEFAULT_print_misc_footer$/;"	s
T2H_DEFAULT_print_misc_header	readline/doc/texi2html	/^sub T2H_DEFAULT_print_misc_header$/;"	s
T2H_DEFAULT_print_navigation	readline/doc/texi2html	/^sub T2H_DEFAULT_print_navigation$/;"	s
T2H_DEFAULT_print_page_foot	readline/doc/texi2html	/^sub T2H_DEFAULT_print_page_foot$/;"	s
T2H_DEFAULT_print_page_head	readline/doc/texi2html	/^sub T2H_DEFAULT_print_page_head$/;"	s
T2H_DEFAULT_print_section	readline/doc/texi2html	/^sub T2H_DEFAULT_print_section$/;"	s
T2H_DEFAULT_print_toc_frame	readline/doc/texi2html	/^sub T2H_DEFAULT_print_toc_frame$/;"	s
T2H_M	sim/common/sim-n-core.h	385;"	d
T2H_M	sim/common/sim-n-core.h	44;"	d
T2H_N	sim/ppc/corefile-n.h	27;"	d
T2H_N	sim/ppc/corefile-n.h	93;"	d
T2H_N	sim/ppc/vm_n.h	130;"	d
T2H_N	sim/ppc/vm_n.h	27;"	d
T2H_cell	sim/common/sim-endian.h	247;"	d
T2H_cell	sim/ppc/sim-endian.h	388;"	d
T2H_word	sim/common/sim-endian.h	223;"	d
T2H_word	sim/common/sim-endian.h	232;"	d
T2H_word	sim/ppc/sim-endian.h	365;"	d
T2H_word	sim/ppc/sim-endian.h	374;"	d
T2_CLASS_INSN	include/opcode/tic4x.h	819;"	d
T3	opcodes/mips-opc.c	316;"	d	file:
T3	opcodes/mips16-opc.c	204;"	d	file:
T5	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::T5(const T5<T>&)$/;"	f	class:T5
T5	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::T5(int v)$/;"	f	class:T5
T5	gdb/testsuite/gdb.cp/templates.cc	/^class T5 {$/;"	c	file:
T7	gdb/testsuite/gdb.cp/templates.cc	/^class T7 {$/;"	c	file:
T8	sim/mips/sim-main.h	418;"	d
T8IDX	sim/mips/sim-main.h	417;"	d
TA.Create	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^constructor TA.Create;$/;"	p
TA.Done	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^destructor TA.Done;$/;"	p
TA.check	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^function TA.check (b : TA) : boolean;$/;"	f
TA1	gdb/testsuite/gdb.cp/converts.cc	/^typedef A TA1;$/;"	t	file:
TA2	gdb/testsuite/gdb.cp/converts.cc	/^typedef A TA2;$/;"	t	file:
TA3	gdb/testsuite/gdb.cp/converts.cc	/^typedef TA2 TA3;$/;"	t	file:
TAB	readline/chardefs.h	141;"	d
TABLE	zlib/contrib/infback9/inflate9.h	/^        TABLE,      \/* i: waiting for dynamic block table lengths *\/$/;"	e	enum:__anon986
TABLE	zlib/inflate.h	/^        TABLE,      \/* i: waiting for dynamic block table lengths *\/$/;"	e	enum:__anon979
TABLE_SIZE	bfd/aoutx.h	258;"	d
TABLE_SIZE	bfd/pdp11.c	251;"	d	file:
TABLE_SIZE	opcodes/m68hc11-opc.c	28;"	d	file:
TABLE_SIZE	opcodes/xgate-opc.c	27;"	d	file:
TADDCC	sim/erc32/exec.c	129;"	d	file:
TADDCCTV	sim/erc32/exec.c	131;"	d	file:
TADDR	sim/common/syscall.c	69;"	d	file:
TAG	gdb/auxv.c	447;"	d	file:
TAG	gdb/fbsd-tdep.c	1033;"	d	file:
TAG	include/elf/tic6x.h	141;"	d
TAG	include/elf/tic6x.h	143;"	d
TAG13	opcodes/ia64-opc.h	129;"	d
TAG13b	opcodes/ia64-opc.h	130;"	d
TAGNAME	gdb/fbsd-tdep.c	1032;"	d	file:
TAG_CPU_ARC6xx	include/elf/arc.h	91;"	d
TAG_CPU_ARC7xx	include/elf/arc.h	92;"	d
TAG_CPU_ARCEM	include/elf/arc.h	93;"	d
TAG_CPU_ARCHS	include/elf/arc.h	94;"	d
TAG_CPU_ARCH_PRE_V4	include/elf/arm.h	94;"	d
TAG_CPU_ARCH_V4	include/elf/arm.h	95;"	d
TAG_CPU_ARCH_V4T	include/elf/arm.h	96;"	d
TAG_CPU_ARCH_V4T_PLUS_V6_M	include/elf/arm.h	115;"	d
TAG_CPU_ARCH_V5T	include/elf/arm.h	97;"	d
TAG_CPU_ARCH_V5TE	include/elf/arm.h	98;"	d
TAG_CPU_ARCH_V5TEJ	include/elf/arm.h	99;"	d
TAG_CPU_ARCH_V6	include/elf/arm.h	100;"	d
TAG_CPU_ARCH_V6K	include/elf/arm.h	103;"	d
TAG_CPU_ARCH_V6KZ	include/elf/arm.h	101;"	d
TAG_CPU_ARCH_V6S_M	include/elf/arm.h	106;"	d
TAG_CPU_ARCH_V6T2	include/elf/arm.h	102;"	d
TAG_CPU_ARCH_V6_M	include/elf/arm.h	105;"	d
TAG_CPU_ARCH_V7	include/elf/arm.h	104;"	d
TAG_CPU_ARCH_V7E_M	include/elf/arm.h	107;"	d
TAG_CPU_ARCH_V8	include/elf/arm.h	108;"	d
TAG_CPU_ARCH_V8M_BASE	include/elf/arm.h	110;"	d
TAG_CPU_ARCH_V8M_MAIN	include/elf/arm.h	111;"	d
TAG_CPU_ARCH_V8R	include/elf/arm.h	109;"	d
TAG_CPU_NONE	include/elf/arc.h	90;"	d
TAG_DISPLAY	gdb/remote.c	2873;"	d	file:
TAG_DISPLAY	gdb/remote.c	3208;"	d	file:
TAG_EXISTS	gdb/remote.c	2872;"	d	file:
TAG_EXISTS	gdb/remote.c	3206;"	d	file:
TAG_MOREDISPLAY	gdb/remote.c	2875;"	d	file:
TAG_MOREDISPLAY	gdb/remote.c	3210;"	d	file:
TAG_THREADID	gdb/remote.c	2871;"	d	file:
TAG_THREADID	gdb/remote.c	3205;"	d	file:
TAG_THREADNAME	gdb/remote.c	2874;"	d	file:
TAG_THREADNAME	gdb/remote.c	3209;"	d	file:
TAG_array_type	include/elf/dwarf.h	/^    TAG_array_type		= 0x0001,$/;"	e	enum:dwarf_tag
TAG_class_template	include/elf/dwarf.h	/^    TAG_class_template		= 0x8003   \/* for C++ *\/$/;"	e	enum:dwarf_tag
TAG_class_type	include/elf/dwarf.h	/^    TAG_class_type		= 0x0002,$/;"	e	enum:dwarf_tag
TAG_common_block	include/elf/dwarf.h	/^    TAG_common_block		= 0x001a,$/;"	e	enum:dwarf_tag
TAG_common_inclusion	include/elf/dwarf.h	/^    TAG_common_inclusion	= 0x001b,$/;"	e	enum:dwarf_tag
TAG_compile_unit	include/elf/dwarf.h	/^    TAG_compile_unit		= 0x0011,$/;"	e	enum:dwarf_tag
TAG_entry_point	include/elf/dwarf.h	/^    TAG_entry_point		= 0x0003,$/;"	e	enum:dwarf_tag
TAG_enumeration_type	include/elf/dwarf.h	/^    TAG_enumeration_type	= 0x0004,$/;"	e	enum:dwarf_tag
TAG_formal_parameter	include/elf/dwarf.h	/^    TAG_formal_parameter	= 0x0005,$/;"	e	enum:dwarf_tag
TAG_format_label	include/elf/dwarf.h	/^    TAG_format_label		= 0x8000,  \/* for FORTRAN 77 and Fortran 90 *\/$/;"	e	enum:dwarf_tag
TAG_function_template	include/elf/dwarf.h	/^    TAG_function_template	= 0x8002,  \/* for C++ *\/$/;"	e	enum:dwarf_tag
TAG_global_subroutine	include/elf/dwarf.h	/^    TAG_global_subroutine	= 0x0006,$/;"	e	enum:dwarf_tag
TAG_global_variable	include/elf/dwarf.h	/^    TAG_global_variable		= 0x0007,$/;"	e	enum:dwarf_tag
TAG_hi_user	include/elf/dwarf.h	82;"	d
TAG_inheritance	include/elf/dwarf.h	/^    TAG_inheritance		= 0x001c,$/;"	e	enum:dwarf_tag
TAG_inlined_subroutine	include/elf/dwarf.h	/^    TAG_inlined_subroutine	= 0x001d,$/;"	e	enum:dwarf_tag
TAG_label	include/elf/dwarf.h	/^    TAG_label			= 0x000a,$/;"	e	enum:dwarf_tag
TAG_lexical_block	include/elf/dwarf.h	/^    TAG_lexical_block		= 0x000b,$/;"	e	enum:dwarf_tag
TAG_lo_user	include/elf/dwarf.h	81;"	d
TAG_local_variable	include/elf/dwarf.h	/^    TAG_local_variable		= 0x000c,$/;"	e	enum:dwarf_tag
TAG_member	include/elf/dwarf.h	/^    TAG_member			= 0x000d,$/;"	e	enum:dwarf_tag
TAG_module	include/elf/dwarf.h	/^    TAG_module			= 0x001e,$/;"	e	enum:dwarf_tag
TAG_namelist	include/elf/dwarf.h	/^    TAG_namelist		= 0x8001,  \/* For Fortran 90 *\/$/;"	e	enum:dwarf_tag
TAG_padding	include/elf/dwarf.h	/^    TAG_padding			= 0x0000,$/;"	e	enum:dwarf_tag
TAG_pointer_type	include/elf/dwarf.h	/^    TAG_pointer_type		= 0x000f,$/;"	e	enum:dwarf_tag
TAG_ptr_to_member_type	include/elf/dwarf.h	/^    TAG_ptr_to_member_type	= 0x001f,$/;"	e	enum:dwarf_tag
TAG_reference_type	include/elf/dwarf.h	/^    TAG_reference_type		= 0x0010,$/;"	e	enum:dwarf_tag
TAG_set_type	include/elf/dwarf.h	/^    TAG_set_type		= 0x0020,$/;"	e	enum:dwarf_tag
TAG_source_file	include/elf/dwarf.h	83;"	d
TAG_string_type	include/elf/dwarf.h	/^    TAG_string_type		= 0x0012,$/;"	e	enum:dwarf_tag
TAG_structure_type	include/elf/dwarf.h	/^    TAG_structure_type		= 0x0013,$/;"	e	enum:dwarf_tag
TAG_subrange_type	include/elf/dwarf.h	/^    TAG_subrange_type		= 0x0021,$/;"	e	enum:dwarf_tag
TAG_subroutine	include/elf/dwarf.h	/^    TAG_subroutine		= 0x0014,$/;"	e	enum:dwarf_tag
TAG_subroutine_type	include/elf/dwarf.h	/^    TAG_subroutine_type		= 0x0015,$/;"	e	enum:dwarf_tag
TAG_typedef	include/elf/dwarf.h	/^    TAG_typedef			= 0x0016,$/;"	e	enum:dwarf_tag
TAG_union_type	include/elf/dwarf.h	/^    TAG_union_type		= 0x0017,$/;"	e	enum:dwarf_tag
TAG_unspecified_parameters	include/elf/dwarf.h	/^    TAG_unspecified_parameters	= 0x0018,$/;"	e	enum:dwarf_tag
TAG_variant	include/elf/dwarf.h	/^    TAG_variant			= 0x0019,$/;"	e	enum:dwarf_tag
TAG_with_stmt	include/elf/dwarf.h	/^    TAG_with_stmt		= 0x0022,$/;"	e	enum:dwarf_tag
TAILCALL_FRAME	gdb/frame.h	/^  TAILCALL_FRAME,$/;"	e	enum:frame_type
TAKEABORT	sim/arm/armemu.h	232;"	d
TAKEABORT	sim/arm/armemu.h	234;"	d
TALLOC	libiberty/regex.c	390;"	d	file:
TAN	gdb/testsuite/gdb.base/call-ar-st.c	/^	      TAN,$/;"	e	enum:__anon1973	file:
TANDC	sim/arm/iwmmxt.c	/^TANDC (ARMul_State * state, ARMword instr)$/;"	f	file:
TARGET	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^TARGET:$/;"	l
TARGET	zlib/nintendods/Makefile	/^TARGET		:=	$(shell basename $(CURDIR))$/;"	m
TARGETNAME	bfd/aout-cris.c	57;"	d	file:
TARGETNAME	bfd/aout-tic30.c	34;"	d	file:
TARGETNAME	bfd/host-aout.c	85;"	d	file:
TARGETNAME	bfd/i386aout.c	40;"	d	file:
TARGETNAME	bfd/i386bsd.c	43;"	d	file:
TARGETNAME	bfd/i386lynx.c	30;"	d	file:
TARGETNAME	bfd/ns32knetbsd.c	38;"	d	file:
TARGETNAME	bfd/pc532-mach.c	59;"	d	file:
TARGETNAME	bfd/pdp11.c	52;"	d	file:
TARGETNAME	bfd/vax1knetbsd.c	36;"	d	file:
TARGETNAME	bfd/vaxnetbsd.c	36;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o-aarch64.c	300;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o-arm.c	333;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o-i386.c	411;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o-x86-64.c	384;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	5993;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	6002;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	6010;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	6020;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	6038;"	d	file:
TARGET_ARCHITECTURE	bfd/mach-o.c	6048;"	d	file:
TARGET_ARCHIVE	bfd/mach-o-aarch64.c	303;"	d	file:
TARGET_ARCHIVE	bfd/mach-o-aarch64.c	309;"	d	file:
TARGET_ARCHIVE	bfd/mach-o-arm.c	336;"	d	file:
TARGET_ARCHIVE	bfd/mach-o-i386.c	414;"	d	file:
TARGET_ARCHIVE	bfd/mach-o-x86-64.c	387;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	5996;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	6005;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	6013;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	6023;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	6041;"	d	file:
TARGET_ARCHIVE	bfd/mach-o.c	6051;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o-aarch64.c	302;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o-arm.c	335;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o-i386.c	413;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o-x86-64.c	386;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	5995;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	6004;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	6012;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	6022;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	6040;"	d	file:
TARGET_BIG_ENDIAN	bfd/mach-o.c	6050;"	d	file:
TARGET_BIG_ENDIAN	sim/or1k/arch.h	28;"	d
TARGET_BIG_NAME	bfd/coff-arm.c	2541;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arc.c	2975;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20265;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20266;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20362;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20363;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20434;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20435;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20719;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	20720;"	d	file:
TARGET_BIG_NAME	bfd/elf32-arm.c	2222;"	d	file:
TARGET_BIG_NAME	bfd/elf32-d10v.c	543;"	d	file:
TARGET_BIG_NAME	bfd/elf32-d30v.c	559;"	d	file:
TARGET_BIG_NAME	bfd/elf32-dlx.c	578;"	d	file:
TARGET_BIG_NAME	bfd/elf32-fr30.c	707;"	d	file:
TARGET_BIG_NAME	bfd/elf32-frv.c	6784;"	d	file:
TARGET_BIG_NAME	bfd/elf32-frv.c	6827;"	d	file:
TARGET_BIG_NAME	bfd/elf32-frv.c	6828;"	d	file:
TARGET_BIG_NAME	bfd/elf32-gen.c	95;"	d	file:
TARGET_BIG_NAME	bfd/elf32-h8300.c	1710;"	d	file:
TARGET_BIG_NAME	bfd/elf32-h8300.c	1751;"	d	file:
TARGET_BIG_NAME	bfd/elf32-h8300.c	1752;"	d	file:
TARGET_BIG_NAME	bfd/elf32-hppa.c	4585;"	d	file:
TARGET_BIG_NAME	bfd/elf32-hppa.c	4597;"	d	file:
TARGET_BIG_NAME	bfd/elf32-hppa.c	4598;"	d	file:
TARGET_BIG_NAME	bfd/elf32-hppa.c	4608;"	d	file:
TARGET_BIG_NAME	bfd/elf32-hppa.c	4609;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ip2k.c	1511;"	d	file:
TARGET_BIG_NAME	bfd/elf32-iq2000.c	903;"	d	file:
TARGET_BIG_NAME	bfd/elf32-lm32.c	2569;"	d	file:
TARGET_BIG_NAME	bfd/elf32-lm32.c	2607;"	d	file:
TARGET_BIG_NAME	bfd/elf32-lm32.c	2608;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m32r.c	3855;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m32r.c	3914;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m32r.c	3915;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m68hc11.c	1300;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m68hc12.c	650;"	d	file:
TARGET_BIG_NAME	bfd/elf32-m68k.c	4593;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mcore.c	650;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mep.c	743;"	d	file:
TARGET_BIG_NAME	bfd/elf32-microblaze.c	3516;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2584;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2597;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2605;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2627;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2632;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2655;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mips.c	2663;"	d	file:
TARGET_BIG_NAME	bfd/elf32-moxie.c	374;"	d	file:
TARGET_BIG_NAME	bfd/elf32-mt.c	579;"	d	file:
TARGET_BIG_NAME	bfd/elf32-nds32.c	12669;"	d	file:
TARGET_BIG_NAME	bfd/elf32-nds32.c	12723;"	d	file:
TARGET_BIG_NAME	bfd/elf32-nds32.c	12724;"	d	file:
TARGET_BIG_NAME	bfd/elf32-nios2.c	6136;"	d	file:
TARGET_BIG_NAME	bfd/elf32-or1k.c	2662;"	d	file:
TARGET_BIG_NAME	bfd/elf32-pj.c	347;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ppc.c	11454;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ppc.c	11526;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ppc.c	11527;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ppc.c	11544;"	d	file:
TARGET_BIG_NAME	bfd/elf32-ppc.c	11545;"	d	file:
TARGET_BIG_NAME	bfd/elf32-rx.c	4018;"	d	file:
TARGET_BIG_NAME	bfd/elf32-rx.c	4051;"	d	file:
TARGET_BIG_NAME	bfd/elf32-rx.c	4052;"	d	file:
TARGET_BIG_NAME	bfd/elf32-s12z.c	262;"	d	file:
TARGET_BIG_NAME	bfd/elf32-s390.c	4023;"	d	file:
TARGET_BIG_NAME	bfd/elf32-score.c	4449;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6629;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6706;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6707;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6726;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6727;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6748;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6749;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6765;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sh.c	6766;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sparc.c	210;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sparc.c	272;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sparc.c	273;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sparc.c	333;"	d	file:
TARGET_BIG_NAME	bfd/elf32-sparc.c	334;"	d	file:
TARGET_BIG_NAME	bfd/elf32-spu.c	5485;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tic6x.c	4340;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tic6x.c	4413;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tic6x.c	4414;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tic6x.c	4429;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tic6x.c	4430;"	d	file:
TARGET_BIG_NAME	bfd/elf32-tilegx.c	91;"	d	file:
TARGET_BIG_NAME	bfd/elf32-visium.c	858;"	d	file:
TARGET_BIG_NAME	bfd/elf32-xgate.c	705;"	d	file:
TARGET_BIG_NAME	bfd/elf32-xtensa.c	11269;"	d	file:
TARGET_BIG_NAME	bfd/elf64-gen.c	95;"	d	file:
TARGET_BIG_NAME	bfd/elf64-hppa.c	4025;"	d	file:
TARGET_BIG_NAME	bfd/elf64-hppa.c	4110;"	d	file:
TARGET_BIG_NAME	bfd/elf64-hppa.c	4111;"	d	file:
TARGET_BIG_NAME	bfd/elf64-ia64-vms.c	5548;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mips.c	4494;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mips.c	4505;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mips.c	4513;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mips.c	4531;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mips.c	4536;"	d	file:
TARGET_BIG_NAME	bfd/elf64-mmix.c	2895;"	d	file:
TARGET_BIG_NAME	bfd/elf64-ppc.c	16386;"	d	file:
TARGET_BIG_NAME	bfd/elf64-ppc.c	16387;"	d	file:
TARGET_BIG_NAME	bfd/elf64-ppc.c	62;"	d	file:
TARGET_BIG_NAME	bfd/elf64-s390.c	3935;"	d	file:
TARGET_BIG_NAME	bfd/elf64-sparc.c	878;"	d	file:
TARGET_BIG_NAME	bfd/elf64-sparc.c	982;"	d	file:
TARGET_BIG_NAME	bfd/elf64-sparc.c	983;"	d	file:
TARGET_BIG_NAME	bfd/elf64-sparc.c	996;"	d	file:
TARGET_BIG_NAME	bfd/elf64-sparc.c	997;"	d	file:
TARGET_BIG_NAME	bfd/elf64-tilegx.c	92;"	d	file:
TARGET_BIG_NAME	bfd/elfn32-mips.c	3852;"	d	file:
TARGET_BIG_NAME	bfd/elfn32-mips.c	3863;"	d	file:
TARGET_BIG_NAME	bfd/elfn32-mips.c	3871;"	d	file:
TARGET_BIG_NAME	bfd/elfn32-mips.c	3889;"	d	file:
TARGET_BIG_NAME	bfd/elfn32-mips.c	3894;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-aarch64.c	2260;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-aarch64.c	9789;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-aarch64.c	9790;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-ia64.c	5021;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-ia64.c	5124;"	d	file:
TARGET_BIG_NAME	bfd/elfnn-ia64.c	5125;"	d	file:
TARGET_BIG_NAME	bfd/pe-arm-wince.c	27;"	d	file:
TARGET_BIG_NAME	bfd/pe-arm.c	40;"	d	file:
TARGET_BIG_NAME	bfd/pe-mcore.c	26;"	d	file:
TARGET_BIG_NAME	bfd/pe-ppc.c	32;"	d	file:
TARGET_BIG_NAME	bfd/pei-arm-wince.c	27;"	d	file:
TARGET_BIG_NAME	bfd/pei-arm.c	28;"	d	file:
TARGET_BIG_NAME	bfd/pei-mcore.c	26;"	d	file:
TARGET_BIG_NAME	bfd/pei-ppc.c	33;"	d	file:
TARGET_BIG_SYM	bfd/coff-arm.c	2538;"	d	file:
TARGET_BIG_SYM	bfd/coff-ppc.c	/^const bfd_target TARGET_BIG_SYM =$/;"	v
TARGET_BIG_SYM	bfd/elf32-arc.c	2974;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20263;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20264;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20360;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20361;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20432;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20433;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20717;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	20718;"	d	file:
TARGET_BIG_SYM	bfd/elf32-arm.c	2221;"	d	file:
TARGET_BIG_SYM	bfd/elf32-d10v.c	542;"	d	file:
TARGET_BIG_SYM	bfd/elf32-d30v.c	558;"	d	file:
TARGET_BIG_SYM	bfd/elf32-dlx.c	577;"	d	file:
TARGET_BIG_SYM	bfd/elf32-fr30.c	706;"	d	file:
TARGET_BIG_SYM	bfd/elf32-frv.c	6783;"	d	file:
TARGET_BIG_SYM	bfd/elf32-frv.c	6825;"	d	file:
TARGET_BIG_SYM	bfd/elf32-frv.c	6826;"	d	file:
TARGET_BIG_SYM	bfd/elf32-gen.c	94;"	d	file:
TARGET_BIG_SYM	bfd/elf32-h8300.c	1709;"	d	file:
TARGET_BIG_SYM	bfd/elf32-h8300.c	1749;"	d	file:
TARGET_BIG_SYM	bfd/elf32-h8300.c	1750;"	d	file:
TARGET_BIG_SYM	bfd/elf32-hppa.c	4584;"	d	file:
TARGET_BIG_SYM	bfd/elf32-hppa.c	4595;"	d	file:
TARGET_BIG_SYM	bfd/elf32-hppa.c	4596;"	d	file:
TARGET_BIG_SYM	bfd/elf32-hppa.c	4606;"	d	file:
TARGET_BIG_SYM	bfd/elf32-hppa.c	4607;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ip2k.c	1510;"	d	file:
TARGET_BIG_SYM	bfd/elf32-iq2000.c	902;"	d	file:
TARGET_BIG_SYM	bfd/elf32-lm32.c	2568;"	d	file:
TARGET_BIG_SYM	bfd/elf32-lm32.c	2605;"	d	file:
TARGET_BIG_SYM	bfd/elf32-lm32.c	2606;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m32r.c	3854;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m32r.c	3912;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m32r.c	3913;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m68hc11.c	1299;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m68hc12.c	649;"	d	file:
TARGET_BIG_SYM	bfd/elf32-m68k.c	4592;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mcore.c	649;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mep.c	742;"	d	file:
TARGET_BIG_SYM	bfd/elf32-microblaze.c	3515;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2583;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2596;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2604;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2626;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2631;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2654;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mips.c	2662;"	d	file:
TARGET_BIG_SYM	bfd/elf32-moxie.c	373;"	d	file:
TARGET_BIG_SYM	bfd/elf32-mt.c	578;"	d	file:
TARGET_BIG_SYM	bfd/elf32-nds32.c	12668;"	d	file:
TARGET_BIG_SYM	bfd/elf32-nds32.c	12721;"	d	file:
TARGET_BIG_SYM	bfd/elf32-nds32.c	12722;"	d	file:
TARGET_BIG_SYM	bfd/elf32-nios2.c	6135;"	d	file:
TARGET_BIG_SYM	bfd/elf32-or1k.c	2661;"	d	file:
TARGET_BIG_SYM	bfd/elf32-pj.c	346;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ppc.c	11453;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ppc.c	11524;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ppc.c	11525;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ppc.c	11542;"	d	file:
TARGET_BIG_SYM	bfd/elf32-ppc.c	11543;"	d	file:
TARGET_BIG_SYM	bfd/elf32-rx.c	4017;"	d	file:
TARGET_BIG_SYM	bfd/elf32-rx.c	4049;"	d	file:
TARGET_BIG_SYM	bfd/elf32-rx.c	4050;"	d	file:
TARGET_BIG_SYM	bfd/elf32-s12z.c	261;"	d	file:
TARGET_BIG_SYM	bfd/elf32-s390.c	4022;"	d	file:
TARGET_BIG_SYM	bfd/elf32-score.c	4448;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6628;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6704;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6705;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6724;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6725;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6746;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6747;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6763;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sh.c	6764;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sparc.c	209;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sparc.c	270;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sparc.c	271;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sparc.c	331;"	d	file:
TARGET_BIG_SYM	bfd/elf32-sparc.c	332;"	d	file:
TARGET_BIG_SYM	bfd/elf32-spu.c	5484;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tic6x.c	4339;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tic6x.c	4411;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tic6x.c	4412;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tic6x.c	4427;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tic6x.c	4428;"	d	file:
TARGET_BIG_SYM	bfd/elf32-tilegx.c	90;"	d	file:
TARGET_BIG_SYM	bfd/elf32-visium.c	857;"	d	file:
TARGET_BIG_SYM	bfd/elf32-xgate.c	704;"	d	file:
TARGET_BIG_SYM	bfd/elf32-xtensa.c	11268;"	d	file:
TARGET_BIG_SYM	bfd/elf64-gen.c	94;"	d	file:
TARGET_BIG_SYM	bfd/elf64-hppa.c	4024;"	d	file:
TARGET_BIG_SYM	bfd/elf64-hppa.c	4108;"	d	file:
TARGET_BIG_SYM	bfd/elf64-hppa.c	4109;"	d	file:
TARGET_BIG_SYM	bfd/elf64-ia64-vms.c	5547;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mips.c	4493;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mips.c	4504;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mips.c	4512;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mips.c	4530;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mips.c	4535;"	d	file:
TARGET_BIG_SYM	bfd/elf64-mmix.c	2894;"	d	file:
TARGET_BIG_SYM	bfd/elf64-ppc.c	16384;"	d	file:
TARGET_BIG_SYM	bfd/elf64-ppc.c	16385;"	d	file:
TARGET_BIG_SYM	bfd/elf64-ppc.c	61;"	d	file:
TARGET_BIG_SYM	bfd/elf64-s390.c	3934;"	d	file:
TARGET_BIG_SYM	bfd/elf64-sparc.c	877;"	d	file:
TARGET_BIG_SYM	bfd/elf64-sparc.c	980;"	d	file:
TARGET_BIG_SYM	bfd/elf64-sparc.c	981;"	d	file:
TARGET_BIG_SYM	bfd/elf64-sparc.c	994;"	d	file:
TARGET_BIG_SYM	bfd/elf64-sparc.c	995;"	d	file:
TARGET_BIG_SYM	bfd/elf64-tilegx.c	91;"	d	file:
TARGET_BIG_SYM	bfd/elfn32-mips.c	3851;"	d	file:
TARGET_BIG_SYM	bfd/elfn32-mips.c	3862;"	d	file:
TARGET_BIG_SYM	bfd/elfn32-mips.c	3870;"	d	file:
TARGET_BIG_SYM	bfd/elfn32-mips.c	3888;"	d	file:
TARGET_BIG_SYM	bfd/elfn32-mips.c	3893;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-aarch64.c	2259;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-aarch64.c	9787;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-aarch64.c	9788;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-ia64.c	5020;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-ia64.c	5122;"	d	file:
TARGET_BIG_SYM	bfd/elfnn-ia64.c	5123;"	d	file:
TARGET_BIG_SYM	bfd/elfxx-target.h	/^const bfd_target TARGET_BIG_SYM =$/;"	v
TARGET_BIG_SYM	bfd/pe-arm-wince.c	26;"	d	file:
TARGET_BIG_SYM	bfd/pe-arm.c	39;"	d	file:
TARGET_BIG_SYM	bfd/pe-mcore.c	25;"	d	file:
TARGET_BIG_SYM	bfd/pe-ppc.c	31;"	d	file:
TARGET_BIG_SYM	bfd/pei-arm-wince.c	26;"	d	file:
TARGET_BIG_SYM	bfd/pei-arm.c	27;"	d	file:
TARGET_BIG_SYM	bfd/pei-mcore.c	25;"	d	file:
TARGET_BIG_SYM	bfd/pei-ppc.c	32;"	d	file:
TARGET_CHAR_BIT	gdb/common/host-defs.h	29;"	d
TARGET_CLONE_FILES	sim/cris/traps.c	175;"	d	file:
TARGET_CLONE_FS	sim/cris/traps.c	174;"	d	file:
TARGET_CLONE_PARENT	sim/cris/traps.c	180;"	d	file:
TARGET_CLONE_PID	sim/cris/traps.c	177;"	d	file:
TARGET_CLONE_PTRACE	sim/cris/traps.c	178;"	d	file:
TARGET_CLONE_SIGHAND	sim/cris/traps.c	176;"	d	file:
TARGET_CLONE_SIGNAL	sim/cris/traps.c	182;"	d	file:
TARGET_CLONE_THREAD	sim/cris/traps.c	181;"	d	file:
TARGET_CLONE_VFORK	sim/cris/traps.c	179;"	d	file:
TARGET_CLONE_VM	sim/cris/traps.c	173;"	d	file:
TARGET_CLOSE_ERROR	gdb/common/common-exceptions.h	/^  TARGET_CLOSE_ERROR,$/;"	e	enum:errors
TARGET_COMMON_H	gdb/target/target.h	21;"	d
TARGET_CSIGNAL	sim/cris/traps.c	172;"	d	file:
TARGET_CTL_ABI	sim/cris/traps.c	140;"	d	file:
TARGET_CTL_BUS	sim/cris/traps.c	139;"	d	file:
TARGET_CTL_DEBUG	sim/cris/traps.c	137;"	d	file:
TARGET_CTL_DEV	sim/cris/traps.c	138;"	d	file:
TARGET_CTL_FS	sim/cris/traps.c	136;"	d	file:
TARGET_CTL_KERN	sim/cris/traps.c	132;"	d	file:
TARGET_CTL_KERN_VERSION	sim/cris/traps.c	142;"	d	file:
TARGET_CTL_NET	sim/cris/traps.c	134;"	d	file:
TARGET_CTL_PROC	sim/cris/traps.c	135;"	d	file:
TARGET_CTL_VM	sim/cris/traps.c	133;"	d	file:
TARGET_DCACHE_H	gdb/target-dcache.h	19;"	d
TARGET_DEBUG_H	gdb/target-debug.h	21;"	d
TARGET_DEBUG_PRINTER	gdb/target.h	388;"	d
TARGET_DEFAULT_FUNC	gdb/target.h	412;"	d
TARGET_DEFAULT_IGNORE	gdb/target.h	409;"	d
TARGET_DEFAULT_NORETURN	gdb/target.h	410;"	d
TARGET_DEFAULT_RETURN	gdb/target.h	411;"	d
TARGET_DESCRIPTIONS_H	gdb/target-descriptions.h	23;"	d
TARGET_EPOCH	sim/cris/traps.c	154;"	d	file:
TARGET_EXT_FP_WORDS	sim/common/cgen-fpu.h	19;"	d
TARGET_F_OK	sim/cris/traps.c	257;"	d	file:
TARGET_H	gdb/gdbserver/target.h	22;"	d
TARGET_H	gdb/target.h	23;"	d
TARGET_HAS_DR_LEN_8	gdb/nat/x86-dregs.c	65;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/aout-tic30.c	22;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/host-aout.c	63;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/host-aout.c	65;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/ns32knetbsd.c	22;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/pdp11.c	38;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/vax1knetbsd.c	22;"	d	file:
TARGET_IS_BIG_ENDIAN_P	bfd/vaxnetbsd.c	22;"	d	file:
TARGET_LINUX_E2BIG	sim/bfin/linux-targ-map.h	1314;"	d
TARGET_LINUX_EACCES	sim/bfin/linux-targ-map.h	1338;"	d
TARGET_LINUX_EADDRINUSE	sim/bfin/linux-targ-map.h	1670;"	d
TARGET_LINUX_EADDRNOTAVAIL	sim/bfin/linux-targ-map.h	1674;"	d
TARGET_LINUX_EADV	sim/bfin/linux-targ-map.h	1550;"	d
TARGET_LINUX_EAFNOSUPPORT	sim/bfin/linux-targ-map.h	1666;"	d
TARGET_LINUX_EAGAIN	sim/bfin/linux-targ-map.h	1330;"	d
TARGET_LINUX_EALREADY	sim/bfin/linux-targ-map.h	1734;"	d
TARGET_LINUX_EBADE	sim/bfin/linux-targ-map.h	1490;"	d
TARGET_LINUX_EBADF	sim/bfin/linux-targ-map.h	1322;"	d
TARGET_LINUX_EBADFD	sim/bfin/linux-targ-map.h	1586;"	d
TARGET_LINUX_EBADMSG	sim/bfin/linux-targ-map.h	1574;"	d
TARGET_LINUX_EBADR	sim/bfin/linux-targ-map.h	1494;"	d
TARGET_LINUX_EBADRQC	sim/bfin/linux-targ-map.h	1506;"	d
TARGET_LINUX_EBADSLT	sim/bfin/linux-targ-map.h	1510;"	d
TARGET_LINUX_EBFONT	sim/bfin/linux-targ-map.h	1514;"	d
TARGET_LINUX_EBUSY	sim/bfin/linux-targ-map.h	1350;"	d
TARGET_LINUX_ECANCELED	sim/bfin/linux-targ-map.h	1778;"	d
TARGET_LINUX_ECHILD	sim/bfin/linux-targ-map.h	1326;"	d
TARGET_LINUX_ECHRNG	sim/bfin/linux-targ-map.h	1458;"	d
TARGET_LINUX_ECOMM	sim/bfin/linux-targ-map.h	1558;"	d
TARGET_LINUX_ECONNABORTED	sim/bfin/linux-targ-map.h	1690;"	d
TARGET_LINUX_ECONNREFUSED	sim/bfin/linux-targ-map.h	1722;"	d
TARGET_LINUX_ECONNRESET	sim/bfin/linux-targ-map.h	1694;"	d
TARGET_LINUX_EDEADLK	sim/bfin/linux-targ-map.h	1426;"	d
TARGET_LINUX_EDESTADDRREQ	sim/bfin/linux-targ-map.h	1634;"	d
TARGET_LINUX_EDOM	sim/bfin/linux-targ-map.h	1418;"	d
TARGET_LINUX_EDOTDOT	sim/bfin/linux-targ-map.h	1570;"	d
TARGET_LINUX_EDQUOT	sim/bfin/linux-targ-map.h	1766;"	d
TARGET_LINUX_EEXIST	sim/bfin/linux-targ-map.h	1354;"	d
TARGET_LINUX_EFAULT	sim/bfin/linux-targ-map.h	1342;"	d
TARGET_LINUX_EFBIG	sim/bfin/linux-targ-map.h	1394;"	d
TARGET_LINUX_EHOSTDOWN	sim/bfin/linux-targ-map.h	1726;"	d
TARGET_LINUX_EHOSTUNREACH	sim/bfin/linux-targ-map.h	1730;"	d
TARGET_LINUX_EIDRM	sim/bfin/linux-targ-map.h	1454;"	d
TARGET_LINUX_EILSEQ	sim/bfin/linux-targ-map.h	1614;"	d
TARGET_LINUX_EINPROGRESS	sim/bfin/linux-targ-map.h	1738;"	d
TARGET_LINUX_EINTR	sim/bfin/linux-targ-map.h	1302;"	d
TARGET_LINUX_EINVAL	sim/bfin/linux-targ-map.h	1374;"	d
TARGET_LINUX_EIO	sim/bfin/linux-targ-map.h	1306;"	d
TARGET_LINUX_EISCONN	sim/bfin/linux-targ-map.h	1702;"	d
TARGET_LINUX_EISDIR	sim/bfin/linux-targ-map.h	1370;"	d
TARGET_LINUX_EISNAM	sim/bfin/linux-targ-map.h	1758;"	d
TARGET_LINUX_EL2HLT	sim/bfin/linux-targ-map.h	1486;"	d
TARGET_LINUX_EL2NSYNC	sim/bfin/linux-targ-map.h	1462;"	d
TARGET_LINUX_EL3HLT	sim/bfin/linux-targ-map.h	1466;"	d
TARGET_LINUX_EL3RST	sim/bfin/linux-targ-map.h	1470;"	d
TARGET_LINUX_ELIBACC	sim/bfin/linux-targ-map.h	1594;"	d
TARGET_LINUX_ELIBBAD	sim/bfin/linux-targ-map.h	1598;"	d
TARGET_LINUX_ELIBEXEC	sim/bfin/linux-targ-map.h	1610;"	d
TARGET_LINUX_ELIBMAX	sim/bfin/linux-targ-map.h	1606;"	d
TARGET_LINUX_ELIBSCN	sim/bfin/linux-targ-map.h	1602;"	d
TARGET_LINUX_ELNRNG	sim/bfin/linux-targ-map.h	1474;"	d
TARGET_LINUX_ELOOP	sim/bfin/linux-targ-map.h	1446;"	d
TARGET_LINUX_EMEDIUMTYPE	sim/bfin/linux-targ-map.h	1774;"	d
TARGET_LINUX_EMFILE	sim/bfin/linux-targ-map.h	1382;"	d
TARGET_LINUX_EMLINK	sim/bfin/linux-targ-map.h	1410;"	d
TARGET_LINUX_EMSGSIZE	sim/bfin/linux-targ-map.h	1638;"	d
TARGET_LINUX_EMULTIHOP	sim/bfin/linux-targ-map.h	1566;"	d
TARGET_LINUX_ENAMETOOLONG	sim/bfin/linux-targ-map.h	1430;"	d
TARGET_LINUX_ENAVAIL	sim/bfin/linux-targ-map.h	1754;"	d
TARGET_LINUX_ENETDOWN	sim/bfin/linux-targ-map.h	1678;"	d
TARGET_LINUX_ENETRESET	sim/bfin/linux-targ-map.h	1686;"	d
TARGET_LINUX_ENETUNREACH	sim/bfin/linux-targ-map.h	1682;"	d
TARGET_LINUX_ENFILE	sim/bfin/linux-targ-map.h	1378;"	d
TARGET_LINUX_ENOANO	sim/bfin/linux-targ-map.h	1502;"	d
TARGET_LINUX_ENOBUFS	sim/bfin/linux-targ-map.h	1698;"	d
TARGET_LINUX_ENOCSI	sim/bfin/linux-targ-map.h	1482;"	d
TARGET_LINUX_ENODATA	sim/bfin/linux-targ-map.h	1522;"	d
TARGET_LINUX_ENODEV	sim/bfin/linux-targ-map.h	1362;"	d
TARGET_LINUX_ENOENT	sim/bfin/linux-targ-map.h	1294;"	d
TARGET_LINUX_ENOEXEC	sim/bfin/linux-targ-map.h	1318;"	d
TARGET_LINUX_ENOLCK	sim/bfin/linux-targ-map.h	1434;"	d
TARGET_LINUX_ENOLINK	sim/bfin/linux-targ-map.h	1546;"	d
TARGET_LINUX_ENOMEDIUM	sim/bfin/linux-targ-map.h	1770;"	d
TARGET_LINUX_ENOMEM	sim/bfin/linux-targ-map.h	1334;"	d
TARGET_LINUX_ENOMSG	sim/bfin/linux-targ-map.h	1450;"	d
TARGET_LINUX_ENONET	sim/bfin/linux-targ-map.h	1534;"	d
TARGET_LINUX_ENOPKG	sim/bfin/linux-targ-map.h	1538;"	d
TARGET_LINUX_ENOPROTOOPT	sim/bfin/linux-targ-map.h	1646;"	d
TARGET_LINUX_ENOSPC	sim/bfin/linux-targ-map.h	1398;"	d
TARGET_LINUX_ENOSR	sim/bfin/linux-targ-map.h	1530;"	d
TARGET_LINUX_ENOSTR	sim/bfin/linux-targ-map.h	1518;"	d
TARGET_LINUX_ENOSYS	sim/bfin/linux-targ-map.h	1438;"	d
TARGET_LINUX_ENOTBLK	sim/bfin/linux-targ-map.h	1346;"	d
TARGET_LINUX_ENOTCONN	sim/bfin/linux-targ-map.h	1706;"	d
TARGET_LINUX_ENOTDIR	sim/bfin/linux-targ-map.h	1366;"	d
TARGET_LINUX_ENOTEMPTY	sim/bfin/linux-targ-map.h	1442;"	d
TARGET_LINUX_ENOTNAM	sim/bfin/linux-targ-map.h	1750;"	d
TARGET_LINUX_ENOTRECOVERABLE	sim/bfin/linux-targ-map.h	1786;"	d
TARGET_LINUX_ENOTSOCK	sim/bfin/linux-targ-map.h	1630;"	d
TARGET_LINUX_ENOTTY	sim/bfin/linux-targ-map.h	1386;"	d
TARGET_LINUX_ENOTUNIQ	sim/bfin/linux-targ-map.h	1582;"	d
TARGET_LINUX_ENXIO	sim/bfin/linux-targ-map.h	1310;"	d
TARGET_LINUX_EOPNOTSUPP	sim/bfin/linux-targ-map.h	1658;"	d
TARGET_LINUX_EOVERFLOW	sim/bfin/linux-targ-map.h	1578;"	d
TARGET_LINUX_EOWNERDEAD	sim/bfin/linux-targ-map.h	1782;"	d
TARGET_LINUX_EPERM	sim/bfin/linux-targ-map.h	1290;"	d
TARGET_LINUX_EPFNOSUPPORT	sim/bfin/linux-targ-map.h	1662;"	d
TARGET_LINUX_EPIPE	sim/bfin/linux-targ-map.h	1414;"	d
TARGET_LINUX_EPROTO	sim/bfin/linux-targ-map.h	1562;"	d
TARGET_LINUX_EPROTONOSUPPORT	sim/bfin/linux-targ-map.h	1650;"	d
TARGET_LINUX_EPROTOTYPE	sim/bfin/linux-targ-map.h	1642;"	d
TARGET_LINUX_ERANGE	sim/bfin/linux-targ-map.h	1422;"	d
TARGET_LINUX_EREMCHG	sim/bfin/linux-targ-map.h	1590;"	d
TARGET_LINUX_EREMOTE	sim/bfin/linux-targ-map.h	1542;"	d
TARGET_LINUX_EREMOTEIO	sim/bfin/linux-targ-map.h	1762;"	d
TARGET_LINUX_ERESTART	sim/bfin/linux-targ-map.h	1618;"	d
TARGET_LINUX_EROFS	sim/bfin/linux-targ-map.h	1406;"	d
TARGET_LINUX_ESHUTDOWN	sim/bfin/linux-targ-map.h	1710;"	d
TARGET_LINUX_ESOCKTNOSUPPORT	sim/bfin/linux-targ-map.h	1654;"	d
TARGET_LINUX_ESPIPE	sim/bfin/linux-targ-map.h	1402;"	d
TARGET_LINUX_ESRCH	sim/bfin/linux-targ-map.h	1298;"	d
TARGET_LINUX_ESRMNT	sim/bfin/linux-targ-map.h	1554;"	d
TARGET_LINUX_ESTALE	sim/bfin/linux-targ-map.h	1742;"	d
TARGET_LINUX_ESTRPIPE	sim/bfin/linux-targ-map.h	1622;"	d
TARGET_LINUX_ETIME	sim/bfin/linux-targ-map.h	1526;"	d
TARGET_LINUX_ETIMEDOUT	sim/bfin/linux-targ-map.h	1718;"	d
TARGET_LINUX_ETOOMANYREFS	sim/bfin/linux-targ-map.h	1714;"	d
TARGET_LINUX_ETXTBSY	sim/bfin/linux-targ-map.h	1390;"	d
TARGET_LINUX_EUCLEAN	sim/bfin/linux-targ-map.h	1746;"	d
TARGET_LINUX_EUNATCH	sim/bfin/linux-targ-map.h	1478;"	d
TARGET_LINUX_EUSERS	sim/bfin/linux-targ-map.h	1626;"	d
TARGET_LINUX_EXDEV	sim/bfin/linux-targ-map.h	1358;"	d
TARGET_LINUX_EXFULL	sim/bfin/linux-targ-map.h	1498;"	d
TARGET_LINUX_O_ACCMODE	sim/bfin/linux-targ-map.h	1795;"	d
TARGET_LINUX_O_APPEND	sim/bfin/linux-targ-map.h	1827;"	d
TARGET_LINUX_O_ASYNC	sim/bfin/linux-targ-map.h	1839;"	d
TARGET_LINUX_O_CREAT	sim/bfin/linux-targ-map.h	1811;"	d
TARGET_LINUX_O_EXCL	sim/bfin/linux-targ-map.h	1815;"	d
TARGET_LINUX_O_NOCTTY	sim/bfin/linux-targ-map.h	1819;"	d
TARGET_LINUX_O_NONBLOCK	sim/bfin/linux-targ-map.h	1831;"	d
TARGET_LINUX_O_RDONLY	sim/bfin/linux-targ-map.h	1799;"	d
TARGET_LINUX_O_RDWR	sim/bfin/linux-targ-map.h	1807;"	d
TARGET_LINUX_O_SYNC	sim/bfin/linux-targ-map.h	1835;"	d
TARGET_LINUX_O_TRUNC	sim/bfin/linux-targ-map.h	1823;"	d
TARGET_LINUX_O_WRONLY	sim/bfin/linux-targ-map.h	1803;"	d
TARGET_LINUX_SIGABRT	sim/bfin/linux-targ-map.h	1868;"	d
TARGET_LINUX_SIGALRM	sim/bfin/linux-targ-map.h	1904;"	d
TARGET_LINUX_SIGBUS	sim/bfin/linux-targ-map.h	1876;"	d
TARGET_LINUX_SIGCHLD	sim/bfin/linux-targ-map.h	1916;"	d
TARGET_LINUX_SIGCONT	sim/bfin/linux-targ-map.h	1920;"	d
TARGET_LINUX_SIGFPE	sim/bfin/linux-targ-map.h	1880;"	d
TARGET_LINUX_SIGHUP	sim/bfin/linux-targ-map.h	1848;"	d
TARGET_LINUX_SIGILL	sim/bfin/linux-targ-map.h	1860;"	d
TARGET_LINUX_SIGINT	sim/bfin/linux-targ-map.h	1852;"	d
TARGET_LINUX_SIGIO	sim/bfin/linux-targ-map.h	1964;"	d
TARGET_LINUX_SIGIOT	sim/bfin/linux-targ-map.h	1872;"	d
TARGET_LINUX_SIGKILL	sim/bfin/linux-targ-map.h	1884;"	d
TARGET_LINUX_SIGPIPE	sim/bfin/linux-targ-map.h	1900;"	d
TARGET_LINUX_SIGPROF	sim/bfin/linux-targ-map.h	1956;"	d
TARGET_LINUX_SIGPWR	sim/bfin/linux-targ-map.h	1968;"	d
TARGET_LINUX_SIGQUIT	sim/bfin/linux-targ-map.h	1856;"	d
TARGET_LINUX_SIGSEGV	sim/bfin/linux-targ-map.h	1892;"	d
TARGET_LINUX_SIGSTKFLT	sim/bfin/linux-targ-map.h	1912;"	d
TARGET_LINUX_SIGSTKSZ	sim/bfin/linux-targ-map.h	1992;"	d
TARGET_LINUX_SIGSTOP	sim/bfin/linux-targ-map.h	1924;"	d
TARGET_LINUX_SIGSYS	sim/bfin/linux-targ-map.h	1972;"	d
TARGET_LINUX_SIGTERM	sim/bfin/linux-targ-map.h	1908;"	d
TARGET_LINUX_SIGTRAP	sim/bfin/linux-targ-map.h	1864;"	d
TARGET_LINUX_SIGTSTP	sim/bfin/linux-targ-map.h	1928;"	d
TARGET_LINUX_SIGTTIN	sim/bfin/linux-targ-map.h	1932;"	d
TARGET_LINUX_SIGTTOU	sim/bfin/linux-targ-map.h	1936;"	d
TARGET_LINUX_SIGUNUSED	sim/bfin/linux-targ-map.h	1976;"	d
TARGET_LINUX_SIGURG	sim/bfin/linux-targ-map.h	1940;"	d
TARGET_LINUX_SIGUSR1	sim/bfin/linux-targ-map.h	1888;"	d
TARGET_LINUX_SIGUSR2	sim/bfin/linux-targ-map.h	1896;"	d
TARGET_LINUX_SIGVTALRM	sim/bfin/linux-targ-map.h	1952;"	d
TARGET_LINUX_SIGWINCH	sim/bfin/linux-targ-map.h	1960;"	d
TARGET_LINUX_SIGXCPU	sim/bfin/linux-targ-map.h	1944;"	d
TARGET_LINUX_SIGXFSZ	sim/bfin/linux-targ-map.h	1948;"	d
TARGET_LINUX_SIG_BLOCK	sim/bfin/linux-targ-map.h	1980;"	d
TARGET_LINUX_SIG_SETMASK	sim/bfin/linux-targ-map.h	1988;"	d
TARGET_LINUX_SIG_UNBLOCK	sim/bfin/linux-targ-map.h	1984;"	d
TARGET_LINUX_SYS__llseek	sim/bfin/linux-targ-map.h	441;"	d
TARGET_LINUX_SYS__sysctl	sim/bfin/linux-targ-map.h	469;"	d
TARGET_LINUX_SYS_accept	sim/bfin/linux-targ-map.h	1037;"	d
TARGET_LINUX_SYS_access	sim/bfin/linux-targ-map.h	145;"	d
TARGET_LINUX_SYS_acct	sim/bfin/linux-targ-map.h	205;"	d
TARGET_LINUX_SYS_add_key	sim/bfin/linux-targ-map.h	929;"	d
TARGET_LINUX_SYS_adjtimex	sim/bfin/linux-targ-map.h	397;"	d
TARGET_LINUX_SYS_alarm	sim/bfin/linux-targ-map.h	137;"	d
TARGET_LINUX_SYS_bdflush	sim/bfin/linux-targ-map.h	425;"	d
TARGET_LINUX_SYS_bfin_spinlock	sim/bfin/linux-targ-map.h	821;"	d
TARGET_LINUX_SYS_bind	sim/bfin/linux-targ-map.h	1041;"	d
TARGET_LINUX_SYS_brk	sim/bfin/linux-targ-map.h	185;"	d
TARGET_LINUX_SYS_cacheflush	sim/bfin/linux-targ-map.h	1277;"	d
TARGET_LINUX_SYS_capget	sim/bfin/linux-targ-map.h	581;"	d
TARGET_LINUX_SYS_capset	sim/bfin/linux-targ-map.h	585;"	d
TARGET_LINUX_SYS_chdir	sim/bfin/linux-targ-map.h	89;"	d
TARGET_LINUX_SYS_chmod	sim/bfin/linux-targ-map.h	101;"	d
TARGET_LINUX_SYS_chown	sim/bfin/linux-targ-map.h	105;"	d
TARGET_LINUX_SYS_chown32	sim/bfin/linux-targ-map.h	629;"	d
TARGET_LINUX_SYS_chroot	sim/bfin/linux-targ-map.h	229;"	d
TARGET_LINUX_SYS_clock_getres	sim/bfin/linux-targ-map.h	869;"	d
TARGET_LINUX_SYS_clock_gettime	sim/bfin/linux-targ-map.h	865;"	d
TARGET_LINUX_SYS_clock_nanosleep	sim/bfin/linux-targ-map.h	873;"	d
TARGET_LINUX_SYS_clock_settime	sim/bfin/linux-targ-map.h	861;"	d
TARGET_LINUX_SYS_clone	sim/bfin/linux-targ-map.h	385;"	d
TARGET_LINUX_SYS_close	sim/bfin/linux-targ-map.h	69;"	d
TARGET_LINUX_SYS_connect	sim/bfin/linux-targ-map.h	1045;"	d
TARGET_LINUX_SYS_creat	sim/bfin/linux-targ-map.h	73;"	d
TARGET_LINUX_SYS_delete_module	sim/bfin/linux-targ-map.h	409;"	d
TARGET_LINUX_SYS_dma_memcpy	sim/bfin/linux-targ-map.h	1033;"	d
TARGET_LINUX_SYS_dup	sim/bfin/linux-targ-map.h	173;"	d
TARGET_LINUX_SYS_dup2	sim/bfin/linux-targ-map.h	237;"	d
TARGET_LINUX_SYS_dup3	sim/bfin/linux-targ-map.h	1233;"	d
TARGET_LINUX_SYS_epoll_create	sim/bfin/linux-targ-map.h	825;"	d
TARGET_LINUX_SYS_epoll_create1	sim/bfin/linux-targ-map.h	1229;"	d
TARGET_LINUX_SYS_epoll_ctl	sim/bfin/linux-targ-map.h	829;"	d
TARGET_LINUX_SYS_epoll_pwait	sim/bfin/linux-targ-map.h	1165;"	d
TARGET_LINUX_SYS_epoll_wait	sim/bfin/linux-targ-map.h	833;"	d
TARGET_LINUX_SYS_eventfd	sim/bfin/linux-targ-map.h	1181;"	d
TARGET_LINUX_SYS_eventfd2	sim/bfin/linux-targ-map.h	1225;"	d
TARGET_LINUX_SYS_execve	sim/bfin/linux-targ-map.h	85;"	d
TARGET_LINUX_SYS_exit	sim/bfin/linux-targ-map.h	49;"	d
TARGET_LINUX_SYS_exit_group	sim/bfin/linux-targ-map.h	813;"	d
TARGET_LINUX_SYS_faccessat	sim/bfin/linux-targ-map.h	1009;"	d
TARGET_LINUX_SYS_fadvise64	sim/bfin/linux-targ-map.h	1193;"	d
TARGET_LINUX_SYS_fadvise64_64	sim/bfin/linux-targ-map.h	893;"	d
TARGET_LINUX_SYS_fallocate	sim/bfin/linux-targ-map.h	1205;"	d
TARGET_LINUX_SYS_fanotify_init	sim/bfin/linux-targ-map.h	1265;"	d
TARGET_LINUX_SYS_fanotify_mark	sim/bfin/linux-targ-map.h	1269;"	d
TARGET_LINUX_SYS_fchdir	sim/bfin/linux-targ-map.h	421;"	d
TARGET_LINUX_SYS_fchmod	sim/bfin/linux-targ-map.h	321;"	d
TARGET_LINUX_SYS_fchmodat	sim/bfin/linux-targ-map.h	1005;"	d
TARGET_LINUX_SYS_fchown	sim/bfin/linux-targ-map.h	325;"	d
TARGET_LINUX_SYS_fchown32	sim/bfin/linux-targ-map.h	665;"	d
TARGET_LINUX_SYS_fchownat	sim/bfin/linux-targ-map.h	973;"	d
TARGET_LINUX_SYS_fcntl	sim/bfin/linux-targ-map.h	217;"	d
TARGET_LINUX_SYS_fcntl64	sim/bfin/linux-targ-map.h	713;"	d
TARGET_LINUX_SYS_fdatasync	sim/bfin/linux-targ-map.h	465;"	d
TARGET_LINUX_SYS_fgetxattr	sim/bfin/linux-targ-map.h	745;"	d
TARGET_LINUX_SYS_flistxattr	sim/bfin/linux-targ-map.h	757;"	d
TARGET_LINUX_SYS_flock	sim/bfin/linux-targ-map.h	449;"	d
TARGET_LINUX_SYS_fork	sim/bfin/linux-targ-map.h	53;"	d
TARGET_LINUX_SYS_fremovexattr	sim/bfin/linux-targ-map.h	769;"	d
TARGET_LINUX_SYS_fsetxattr	sim/bfin/linux-targ-map.h	733;"	d
TARGET_LINUX_SYS_fstat	sim/bfin/linux-targ-map.h	365;"	d
TARGET_LINUX_SYS_fstat64	sim/bfin/linux-targ-map.h	625;"	d
TARGET_LINUX_SYS_fstatat64	sim/bfin/linux-targ-map.h	981;"	d
TARGET_LINUX_SYS_fstatfs	sim/bfin/linux-targ-map.h	341;"	d
TARGET_LINUX_SYS_fstatfs64	sim/bfin/linux-targ-map.h	881;"	d
TARGET_LINUX_SYS_fsync	sim/bfin/linux-targ-map.h	381;"	d
TARGET_LINUX_SYS_ftruncate	sim/bfin/linux-targ-map.h	317;"	d
TARGET_LINUX_SYS_ftruncate64	sim/bfin/linux-targ-map.h	613;"	d
TARGET_LINUX_SYS_futex	sim/bfin/linux-targ-map.h	781;"	d
TARGET_LINUX_SYS_futimesat	sim/bfin/linux-targ-map.h	977;"	d
TARGET_LINUX_SYS_get_robust_list	sim/bfin/linux-targ-map.h	1201;"	d
TARGET_LINUX_SYS_getcwd	sim/bfin/linux-targ-map.h	577;"	d
TARGET_LINUX_SYS_getdents	sim/bfin/linux-targ-map.h	445;"	d
TARGET_LINUX_SYS_getdents64	sim/bfin/linux-targ-map.h	709;"	d
TARGET_LINUX_SYS_getegid	sim/bfin/linux-targ-map.h	201;"	d
TARGET_LINUX_SYS_getegid32	sim/bfin/linux-targ-map.h	645;"	d
TARGET_LINUX_SYS_geteuid	sim/bfin/linux-targ-map.h	197;"	d
TARGET_LINUX_SYS_geteuid32	sim/bfin/linux-targ-map.h	641;"	d
TARGET_LINUX_SYS_getgid	sim/bfin/linux-targ-map.h	193;"	d
TARGET_LINUX_SYS_getgid32	sim/bfin/linux-targ-map.h	637;"	d
TARGET_LINUX_SYS_getgroups	sim/bfin/linux-targ-map.h	289;"	d
TARGET_LINUX_SYS_getgroups32	sim/bfin/linux-targ-map.h	657;"	d
TARGET_LINUX_SYS_getitimer	sim/bfin/linux-targ-map.h	353;"	d
TARGET_LINUX_SYS_getpeername	sim/bfin/linux-targ-map.h	1049;"	d
TARGET_LINUX_SYS_getpgid	sim/bfin/linux-targ-map.h	417;"	d
TARGET_LINUX_SYS_getpgrp	sim/bfin/linux-targ-map.h	245;"	d
TARGET_LINUX_SYS_getpid	sim/bfin/linux-targ-map.h	113;"	d
TARGET_LINUX_SYS_getppid	sim/bfin/linux-targ-map.h	241;"	d
TARGET_LINUX_SYS_getpriority	sim/bfin/linux-targ-map.h	329;"	d
TARGET_LINUX_SYS_getresgid	sim/bfin/linux-targ-map.h	529;"	d
TARGET_LINUX_SYS_getresgid32	sim/bfin/linux-targ-map.h	681;"	d
TARGET_LINUX_SYS_getresuid	sim/bfin/linux-targ-map.h	517;"	d
TARGET_LINUX_SYS_getresuid32	sim/bfin/linux-targ-map.h	673;"	d
TARGET_LINUX_SYS_getrlimit	sim/bfin/linux-targ-map.h	601;"	d
TARGET_LINUX_SYS_getrusage	sim/bfin/linux-targ-map.h	277;"	d
TARGET_LINUX_SYS_getsid	sim/bfin/linux-targ-map.h	461;"	d
TARGET_LINUX_SYS_getsockname	sim/bfin/linux-targ-map.h	1053;"	d
TARGET_LINUX_SYS_getsockopt	sim/bfin/linux-targ-map.h	1057;"	d
TARGET_LINUX_SYS_gettid	sim/bfin/linux-targ-map.h	717;"	d
TARGET_LINUX_SYS_gettimeofday	sim/bfin/linux-targ-map.h	281;"	d
TARGET_LINUX_SYS_getuid	sim/bfin/linux-targ-map.h	125;"	d
TARGET_LINUX_SYS_getuid32	sim/bfin/linux-targ-map.h	633;"	d
TARGET_LINUX_SYS_getxattr	sim/bfin/linux-targ-map.h	737;"	d
TARGET_LINUX_SYS_init_module	sim/bfin/linux-targ-map.h	405;"	d
TARGET_LINUX_SYS_inotify_add_watch	sim/bfin/linux-targ-map.h	953;"	d
TARGET_LINUX_SYS_inotify_init	sim/bfin/linux-targ-map.h	949;"	d
TARGET_LINUX_SYS_inotify_init1	sim/bfin/linux-targ-map.h	1241;"	d
TARGET_LINUX_SYS_inotify_rm_watch	sim/bfin/linux-targ-map.h	957;"	d
TARGET_LINUX_SYS_io_cancel	sim/bfin/linux-targ-map.h	809;"	d
TARGET_LINUX_SYS_io_destroy	sim/bfin/linux-targ-map.h	797;"	d
TARGET_LINUX_SYS_io_getevents	sim/bfin/linux-targ-map.h	801;"	d
TARGET_LINUX_SYS_io_setup	sim/bfin/linux-targ-map.h	793;"	d
TARGET_LINUX_SYS_io_submit	sim/bfin/linux-targ-map.h	805;"	d
TARGET_LINUX_SYS_ioctl	sim/bfin/linux-targ-map.h	213;"	d
TARGET_LINUX_SYS_ioprio_get	sim/bfin/linux-targ-map.h	945;"	d
TARGET_LINUX_SYS_ioprio_set	sim/bfin/linux-targ-map.h	941;"	d
TARGET_LINUX_SYS_kexec_load	sim/bfin/linux-targ-map.h	921;"	d
TARGET_LINUX_SYS_keyctl	sim/bfin/linux-targ-map.h	937;"	d
TARGET_LINUX_SYS_kill	sim/bfin/linux-targ-map.h	157;"	d
TARGET_LINUX_SYS_lchown	sim/bfin/linux-targ-map.h	573;"	d
TARGET_LINUX_SYS_lchown32	sim/bfin/linux-targ-map.h	685;"	d
TARGET_LINUX_SYS_lgetxattr	sim/bfin/linux-targ-map.h	741;"	d
TARGET_LINUX_SYS_link	sim/bfin/linux-targ-map.h	77;"	d
TARGET_LINUX_SYS_linkat	sim/bfin/linux-targ-map.h	993;"	d
TARGET_LINUX_SYS_listen	sim/bfin/linux-targ-map.h	1061;"	d
TARGET_LINUX_SYS_listxattr	sim/bfin/linux-targ-map.h	749;"	d
TARGET_LINUX_SYS_llistxattr	sim/bfin/linux-targ-map.h	753;"	d
TARGET_LINUX_SYS_lookup_dcookie	sim/bfin/linux-targ-map.h	817;"	d
TARGET_LINUX_SYS_lremovexattr	sim/bfin/linux-targ-map.h	765;"	d
TARGET_LINUX_SYS_lseek	sim/bfin/linux-targ-map.h	109;"	d
TARGET_LINUX_SYS_lsetxattr	sim/bfin/linux-targ-map.h	729;"	d
TARGET_LINUX_SYS_lstat	sim/bfin/linux-targ-map.h	361;"	d
TARGET_LINUX_SYS_lstat64	sim/bfin/linux-targ-map.h	621;"	d
TARGET_LINUX_SYS_mkdir	sim/bfin/linux-targ-map.h	165;"	d
TARGET_LINUX_SYS_mkdirat	sim/bfin/linux-targ-map.h	965;"	d
TARGET_LINUX_SYS_mknod	sim/bfin/linux-targ-map.h	97;"	d
TARGET_LINUX_SYS_mknodat	sim/bfin/linux-targ-map.h	969;"	d
TARGET_LINUX_SYS_mmap2	sim/bfin/linux-targ-map.h	605;"	d
TARGET_LINUX_SYS_mount	sim/bfin/linux-targ-map.h	117;"	d
TARGET_LINUX_SYS_mprotect	sim/bfin/linux-targ-map.h	401;"	d
TARGET_LINUX_SYS_mq_getsetattr	sim/bfin/linux-targ-map.h	917;"	d
TARGET_LINUX_SYS_mq_notify	sim/bfin/linux-targ-map.h	913;"	d
TARGET_LINUX_SYS_mq_open	sim/bfin/linux-targ-map.h	897;"	d
TARGET_LINUX_SYS_mq_timedreceive	sim/bfin/linux-targ-map.h	909;"	d
TARGET_LINUX_SYS_mq_timedsend	sim/bfin/linux-targ-map.h	905;"	d
TARGET_LINUX_SYS_mq_unlink	sim/bfin/linux-targ-map.h	901;"	d
TARGET_LINUX_SYS_mremap	sim/bfin/linux-targ-map.h	509;"	d
TARGET_LINUX_SYS_msgctl	sim/bfin/linux-targ-map.h	1117;"	d
TARGET_LINUX_SYS_msgget	sim/bfin/linux-targ-map.h	1121;"	d
TARGET_LINUX_SYS_msgrcv	sim/bfin/linux-targ-map.h	1125;"	d
TARGET_LINUX_SYS_msgsnd	sim/bfin/linux-targ-map.h	1129;"	d
TARGET_LINUX_SYS_munmap	sim/bfin/linux-targ-map.h	309;"	d
TARGET_LINUX_SYS_nanosleep	sim/bfin/linux-targ-map.h	505;"	d
TARGET_LINUX_SYS_nfsservctl	sim/bfin/linux-targ-map.h	521;"	d
TARGET_LINUX_SYS_nice	sim/bfin/linux-targ-map.h	149;"	d
TARGET_LINUX_SYS_open	sim/bfin/linux-targ-map.h	65;"	d
TARGET_LINUX_SYS_openat	sim/bfin/linux-targ-map.h	961;"	d
TARGET_LINUX_SYS_pause	sim/bfin/linux-targ-map.h	141;"	d
TARGET_LINUX_SYS_perf_event_open	sim/bfin/linux-targ-map.h	1257;"	d
TARGET_LINUX_SYS_personality	sim/bfin/linux-targ-map.h	429;"	d
TARGET_LINUX_SYS_pipe	sim/bfin/linux-targ-map.h	177;"	d
TARGET_LINUX_SYS_pipe2	sim/bfin/linux-targ-map.h	1237;"	d
TARGET_LINUX_SYS_pivot_root	sim/bfin/linux-targ-map.h	705;"	d
TARGET_LINUX_SYS_ppoll	sim/bfin/linux-targ-map.h	1017;"	d
TARGET_LINUX_SYS_prctl	sim/bfin/linux-targ-map.h	533;"	d
TARGET_LINUX_SYS_pread	sim/bfin/linux-targ-map.h	565;"	d
TARGET_LINUX_SYS_pread64	sim/bfin/linux-targ-map.h	1185;"	d
TARGET_LINUX_SYS_preadv	sim/bfin/linux-targ-map.h	1245;"	d
TARGET_LINUX_SYS_prlimit64	sim/bfin/linux-targ-map.h	1273;"	d
TARGET_LINUX_SYS_pselect6	sim/bfin/linux-targ-map.h	1013;"	d
TARGET_LINUX_SYS_ptrace	sim/bfin/linux-targ-map.h	133;"	d
TARGET_LINUX_SYS_pwrite	sim/bfin/linux-targ-map.h	569;"	d
TARGET_LINUX_SYS_pwrite64	sim/bfin/linux-targ-map.h	1189;"	d
TARGET_LINUX_SYS_pwritev	sim/bfin/linux-targ-map.h	1249;"	d
TARGET_LINUX_SYS_quotactl	sim/bfin/linux-targ-map.h	413;"	d
TARGET_LINUX_SYS_read	sim/bfin/linux-targ-map.h	57;"	d
TARGET_LINUX_SYS_readahead	sim/bfin/linux-targ-map.h	721;"	d
TARGET_LINUX_SYS_readlink	sim/bfin/linux-targ-map.h	301;"	d
TARGET_LINUX_SYS_readlinkat	sim/bfin/linux-targ-map.h	1001;"	d
TARGET_LINUX_SYS_readv	sim/bfin/linux-targ-map.h	453;"	d
TARGET_LINUX_SYS_reboot	sim/bfin/linux-targ-map.h	305;"	d
TARGET_LINUX_SYS_recv	sim/bfin/linux-targ-map.h	1065;"	d
TARGET_LINUX_SYS_recvfrom	sim/bfin/linux-targ-map.h	1069;"	d
TARGET_LINUX_SYS_recvmmsg	sim/bfin/linux-targ-map.h	1261;"	d
TARGET_LINUX_SYS_recvmsg	sim/bfin/linux-targ-map.h	1073;"	d
TARGET_LINUX_SYS_removexattr	sim/bfin/linux-targ-map.h	761;"	d
TARGET_LINUX_SYS_rename	sim/bfin/linux-targ-map.h	161;"	d
TARGET_LINUX_SYS_renameat	sim/bfin/linux-targ-map.h	989;"	d
TARGET_LINUX_SYS_request_key	sim/bfin/linux-targ-map.h	933;"	d
TARGET_LINUX_SYS_restart_syscall	sim/bfin/linux-targ-map.h	45;"	d
TARGET_LINUX_SYS_rmdir	sim/bfin/linux-targ-map.h	169;"	d
TARGET_LINUX_SYS_rt_sigaction	sim/bfin/linux-targ-map.h	541;"	d
TARGET_LINUX_SYS_rt_sigpending	sim/bfin/linux-targ-map.h	549;"	d
TARGET_LINUX_SYS_rt_sigprocmask	sim/bfin/linux-targ-map.h	545;"	d
TARGET_LINUX_SYS_rt_sigqueueinfo	sim/bfin/linux-targ-map.h	557;"	d
TARGET_LINUX_SYS_rt_sigreturn	sim/bfin/linux-targ-map.h	537;"	d
TARGET_LINUX_SYS_rt_sigsuspend	sim/bfin/linux-targ-map.h	561;"	d
TARGET_LINUX_SYS_rt_sigtimedwait	sim/bfin/linux-targ-map.h	553;"	d
TARGET_LINUX_SYS_rt_tgsigqueueinfo	sim/bfin/linux-targ-map.h	1253;"	d
TARGET_LINUX_SYS_sched_get_priority_max	sim/bfin/linux-targ-map.h	493;"	d
TARGET_LINUX_SYS_sched_get_priority_min	sim/bfin/linux-targ-map.h	497;"	d
TARGET_LINUX_SYS_sched_getaffinity	sim/bfin/linux-targ-map.h	789;"	d
TARGET_LINUX_SYS_sched_getparam	sim/bfin/linux-targ-map.h	477;"	d
TARGET_LINUX_SYS_sched_getscheduler	sim/bfin/linux-targ-map.h	485;"	d
TARGET_LINUX_SYS_sched_rr_get_interval	sim/bfin/linux-targ-map.h	501;"	d
TARGET_LINUX_SYS_sched_setaffinity	sim/bfin/linux-targ-map.h	785;"	d
TARGET_LINUX_SYS_sched_setparam	sim/bfin/linux-targ-map.h	473;"	d
TARGET_LINUX_SYS_sched_setscheduler	sim/bfin/linux-targ-map.h	481;"	d
TARGET_LINUX_SYS_sched_yield	sim/bfin/linux-targ-map.h	489;"	d
TARGET_LINUX_SYS_semctl	sim/bfin/linux-targ-map.h	1105;"	d
TARGET_LINUX_SYS_semget	sim/bfin/linux-targ-map.h	1109;"	d
TARGET_LINUX_SYS_semop	sim/bfin/linux-targ-map.h	1113;"	d
TARGET_LINUX_SYS_semtimedop	sim/bfin/linux-targ-map.h	1209;"	d
TARGET_LINUX_SYS_send	sim/bfin/linux-targ-map.h	1077;"	d
TARGET_LINUX_SYS_sendfile	sim/bfin/linux-targ-map.h	593;"	d
TARGET_LINUX_SYS_sendfile64	sim/bfin/linux-targ-map.h	777;"	d
TARGET_LINUX_SYS_sendmsg	sim/bfin/linux-targ-map.h	1081;"	d
TARGET_LINUX_SYS_sendto	sim/bfin/linux-targ-map.h	1085;"	d
TARGET_LINUX_SYS_set_robust_list	sim/bfin/linux-targ-map.h	1197;"	d
TARGET_LINUX_SYS_set_tid_address	sim/bfin/linux-targ-map.h	837;"	d
TARGET_LINUX_SYS_setdomainname	sim/bfin/linux-targ-map.h	389;"	d
TARGET_LINUX_SYS_setfsgid	sim/bfin/linux-targ-map.h	437;"	d
TARGET_LINUX_SYS_setfsgid32	sim/bfin/linux-targ-map.h	701;"	d
TARGET_LINUX_SYS_setfsuid	sim/bfin/linux-targ-map.h	433;"	d
TARGET_LINUX_SYS_setfsuid32	sim/bfin/linux-targ-map.h	697;"	d
TARGET_LINUX_SYS_setgid	sim/bfin/linux-targ-map.h	189;"	d
TARGET_LINUX_SYS_setgid32	sim/bfin/linux-targ-map.h	693;"	d
TARGET_LINUX_SYS_setgroups	sim/bfin/linux-targ-map.h	293;"	d
TARGET_LINUX_SYS_setgroups32	sim/bfin/linux-targ-map.h	661;"	d
TARGET_LINUX_SYS_sethostname	sim/bfin/linux-targ-map.h	269;"	d
TARGET_LINUX_SYS_setitimer	sim/bfin/linux-targ-map.h	349;"	d
TARGET_LINUX_SYS_setpgid	sim/bfin/linux-targ-map.h	221;"	d
TARGET_LINUX_SYS_setpriority	sim/bfin/linux-targ-map.h	333;"	d
TARGET_LINUX_SYS_setregid	sim/bfin/linux-targ-map.h	265;"	d
TARGET_LINUX_SYS_setregid32	sim/bfin/linux-targ-map.h	653;"	d
TARGET_LINUX_SYS_setresgid	sim/bfin/linux-targ-map.h	525;"	d
TARGET_LINUX_SYS_setresgid32	sim/bfin/linux-targ-map.h	677;"	d
TARGET_LINUX_SYS_setresuid	sim/bfin/linux-targ-map.h	513;"	d
TARGET_LINUX_SYS_setresuid32	sim/bfin/linux-targ-map.h	669;"	d
TARGET_LINUX_SYS_setreuid	sim/bfin/linux-targ-map.h	261;"	d
TARGET_LINUX_SYS_setreuid32	sim/bfin/linux-targ-map.h	649;"	d
TARGET_LINUX_SYS_setrlimit	sim/bfin/linux-targ-map.h	273;"	d
TARGET_LINUX_SYS_setsid	sim/bfin/linux-targ-map.h	249;"	d
TARGET_LINUX_SYS_setsockopt	sim/bfin/linux-targ-map.h	1089;"	d
TARGET_LINUX_SYS_settimeofday	sim/bfin/linux-targ-map.h	285;"	d
TARGET_LINUX_SYS_setuid	sim/bfin/linux-targ-map.h	121;"	d
TARGET_LINUX_SYS_setuid32	sim/bfin/linux-targ-map.h	689;"	d
TARGET_LINUX_SYS_setxattr	sim/bfin/linux-targ-map.h	725;"	d
TARGET_LINUX_SYS_sgetmask	sim/bfin/linux-targ-map.h	253;"	d
TARGET_LINUX_SYS_shmat	sim/bfin/linux-targ-map.h	1133;"	d
TARGET_LINUX_SYS_shmctl	sim/bfin/linux-targ-map.h	1137;"	d
TARGET_LINUX_SYS_shmdt	sim/bfin/linux-targ-map.h	1141;"	d
TARGET_LINUX_SYS_shmget	sim/bfin/linux-targ-map.h	1145;"	d
TARGET_LINUX_SYS_shutdown	sim/bfin/linux-targ-map.h	1093;"	d
TARGET_LINUX_SYS_sigaltstack	sim/bfin/linux-targ-map.h	589;"	d
TARGET_LINUX_SYS_signalfd	sim/bfin/linux-targ-map.h	1173;"	d
TARGET_LINUX_SYS_signalfd4	sim/bfin/linux-targ-map.h	1221;"	d
TARGET_LINUX_SYS_socket	sim/bfin/linux-targ-map.h	1097;"	d
TARGET_LINUX_SYS_socketpair	sim/bfin/linux-targ-map.h	1101;"	d
TARGET_LINUX_SYS_splice	sim/bfin/linux-targ-map.h	1149;"	d
TARGET_LINUX_SYS_sram_alloc	sim/bfin/linux-targ-map.h	1025;"	d
TARGET_LINUX_SYS_sram_free	sim/bfin/linux-targ-map.h	1029;"	d
TARGET_LINUX_SYS_ssetmask	sim/bfin/linux-targ-map.h	257;"	d
TARGET_LINUX_SYS_stat	sim/bfin/linux-targ-map.h	357;"	d
TARGET_LINUX_SYS_stat64	sim/bfin/linux-targ-map.h	617;"	d
TARGET_LINUX_SYS_statfs	sim/bfin/linux-targ-map.h	337;"	d
TARGET_LINUX_SYS_statfs64	sim/bfin/linux-targ-map.h	877;"	d
TARGET_LINUX_SYS_stime	sim/bfin/linux-targ-map.h	129;"	d
TARGET_LINUX_SYS_symlink	sim/bfin/linux-targ-map.h	297;"	d
TARGET_LINUX_SYS_symlinkat	sim/bfin/linux-targ-map.h	997;"	d
TARGET_LINUX_SYS_sync	sim/bfin/linux-targ-map.h	153;"	d
TARGET_LINUX_SYS_sync_file_range	sim/bfin/linux-targ-map.h	1153;"	d
TARGET_LINUX_SYS_syscall	sim/bfin/linux-targ-map.h	1281;"	d
TARGET_LINUX_SYS_sysinfo	sim/bfin/linux-targ-map.h	377;"	d
TARGET_LINUX_SYS_syslog	sim/bfin/linux-targ-map.h	345;"	d
TARGET_LINUX_SYS_tee	sim/bfin/linux-targ-map.h	1157;"	d
TARGET_LINUX_SYS_tgkill	sim/bfin/linux-targ-map.h	885;"	d
TARGET_LINUX_SYS_time	sim/bfin/linux-targ-map.h	93;"	d
TARGET_LINUX_SYS_timer_create	sim/bfin/linux-targ-map.h	841;"	d
TARGET_LINUX_SYS_timer_delete	sim/bfin/linux-targ-map.h	857;"	d
TARGET_LINUX_SYS_timer_getoverrun	sim/bfin/linux-targ-map.h	853;"	d
TARGET_LINUX_SYS_timer_gettime	sim/bfin/linux-targ-map.h	849;"	d
TARGET_LINUX_SYS_timer_settime	sim/bfin/linux-targ-map.h	845;"	d
TARGET_LINUX_SYS_timerfd_create	sim/bfin/linux-targ-map.h	1177;"	d
TARGET_LINUX_SYS_timerfd_gettime	sim/bfin/linux-targ-map.h	1217;"	d
TARGET_LINUX_SYS_timerfd_settime	sim/bfin/linux-targ-map.h	1213;"	d
TARGET_LINUX_SYS_times	sim/bfin/linux-targ-map.h	181;"	d
TARGET_LINUX_SYS_tkill	sim/bfin/linux-targ-map.h	773;"	d
TARGET_LINUX_SYS_truncate	sim/bfin/linux-targ-map.h	313;"	d
TARGET_LINUX_SYS_truncate64	sim/bfin/linux-targ-map.h	609;"	d
TARGET_LINUX_SYS_umask	sim/bfin/linux-targ-map.h	225;"	d
TARGET_LINUX_SYS_umount2	sim/bfin/linux-targ-map.h	209;"	d
TARGET_LINUX_SYS_uname	sim/bfin/linux-targ-map.h	393;"	d
TARGET_LINUX_SYS_unlink	sim/bfin/linux-targ-map.h	81;"	d
TARGET_LINUX_SYS_unlinkat	sim/bfin/linux-targ-map.h	985;"	d
TARGET_LINUX_SYS_unshare	sim/bfin/linux-targ-map.h	1021;"	d
TARGET_LINUX_SYS_ustat	sim/bfin/linux-targ-map.h	233;"	d
TARGET_LINUX_SYS_utimensat	sim/bfin/linux-targ-map.h	1169;"	d
TARGET_LINUX_SYS_utimes	sim/bfin/linux-targ-map.h	889;"	d
TARGET_LINUX_SYS_vfork	sim/bfin/linux-targ-map.h	597;"	d
TARGET_LINUX_SYS_vhangup	sim/bfin/linux-targ-map.h	369;"	d
TARGET_LINUX_SYS_vmsplice	sim/bfin/linux-targ-map.h	1161;"	d
TARGET_LINUX_SYS_wait4	sim/bfin/linux-targ-map.h	373;"	d
TARGET_LINUX_SYS_waitid	sim/bfin/linux-targ-map.h	925;"	d
TARGET_LINUX_SYS_write	sim/bfin/linux-targ-map.h	61;"	d
TARGET_LINUX_SYS_writev	sim/bfin/linux-targ-map.h	457;"	d
TARGET_LITTLE_NAME	bfd/coff-arm.c	2535;"	d	file:
TARGET_LITTLE_NAME	bfd/elf-m10200.c	1382;"	d	file:
TARGET_LITTLE_NAME	bfd/elf-m10300.c	5539;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-am33lin.c	29;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arc.c	2973;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20261;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20262;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20358;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20359;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20430;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20431;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20715;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	20716;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-arm.c	2220;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-avr.c	4242;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-bfin.c	5424;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-bfin.c	5485;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-bfin.c	5486;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-cr16.c	2889;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-cr16c.c	945;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-cris.c	4105;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-cris.c	4173;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-cris.c	4177;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-crx.c	1314;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-epiphany.c	596;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-ft32.c	1251;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-gen.c	93;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4350;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4401;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4402;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4437;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4438;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4566;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4567;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4605;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4606;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4801;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-i386.c	4802;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-m32c.c	2129;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-m32r.c	3857;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-m32r.c	3918;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-m32r.c	3919;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mcore.c	652;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mep.c	746;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-metag.c	4130;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-microblaze.c	3513;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2582;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2595;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2603;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2625;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2630;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2653;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-mips.c	2661;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-moxie.c	376;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-msp430.c	2604;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-nds32.c	12671;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-nds32.c	12727;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-nds32.c	12728;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-nios2.c	6134;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-pj.c	349;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-ppc.c	11452;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-ppc.c	11522;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-ppc.c	11540;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-pru.c	1606;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-rl78.c	2578;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-rx.c	4021;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-score.c	4447;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6631;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6710;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6711;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6730;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6731;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6752;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6753;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6769;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-sh.c	6770;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tic6x.c	4338;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tic6x.c	4409;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tic6x.c	4410;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tic6x.c	4425;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tic6x.c	4426;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tilegx.c	93;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-tilepro.c	3863;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-v850.c	4143;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-v850.c	4282;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-v850.c	4283;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-vax.c	1909;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-wasm32.c	139;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-xc16x.c	467;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-xstormy16.c	1010;"	d	file:
TARGET_LITTLE_NAME	bfd/elf32-xtensa.c	11267;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-alpha.c	5444;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-alpha.c	5538;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-alpha.c	5539;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-gen.c	93;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-ia64-vms.c	5545;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-ia64-vms.c	5546;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-mips.c	4492;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-mips.c	4503;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-mips.c	4511;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-mips.c	4529;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-mips.c	4534;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-nfp.c	267;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-ppc.c	16382;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-ppc.c	60;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-tilegx.c	94;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5013;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5096;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5097;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5111;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5112;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5126;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5127;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5187;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5188;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5356;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5357;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5406;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5407;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5444;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5445;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5467;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5468;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5494;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5495;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5509;"	d	file:
TARGET_LITTLE_NAME	bfd/elf64-x86-64.c	5510;"	d	file:
TARGET_LITTLE_NAME	bfd/elfn32-mips.c	3850;"	d	file:
TARGET_LITTLE_NAME	bfd/elfn32-mips.c	3861;"	d	file:
TARGET_LITTLE_NAME	bfd/elfn32-mips.c	3869;"	d	file:
TARGET_LITTLE_NAME	bfd/elfn32-mips.c	3887;"	d	file:
TARGET_LITTLE_NAME	bfd/elfn32-mips.c	3892;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-aarch64.c	2258;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-aarch64.c	9785;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-aarch64.c	9786;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-ia64.c	5019;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-ia64.c	5121;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-loongarch.c	3256;"	d	file:
TARGET_LITTLE_NAME	bfd/elfnn-riscv.c	3613;"	d	file:
TARGET_LITTLE_NAME	bfd/pe-arm-wince.c	25;"	d	file:
TARGET_LITTLE_NAME	bfd/pe-arm.c	38;"	d	file:
TARGET_LITTLE_NAME	bfd/pe-mcore.c	28;"	d	file:
TARGET_LITTLE_NAME	bfd/pe-ppc.c	29;"	d	file:
TARGET_LITTLE_NAME	bfd/pei-arm-wince.c	25;"	d	file:
TARGET_LITTLE_NAME	bfd/pei-arm.c	26;"	d	file:
TARGET_LITTLE_NAME	bfd/pei-mcore.c	28;"	d	file:
TARGET_LITTLE_NAME	bfd/pei-ppc.c	30;"	d	file:
TARGET_LITTLE_SYM	bfd/coff-arm.c	2532;"	d	file:
TARGET_LITTLE_SYM	bfd/coff-ppc.c	/^const bfd_target TARGET_LITTLE_SYM =$/;"	v
TARGET_LITTLE_SYM	bfd/elf-m10200.c	1381;"	d	file:
TARGET_LITTLE_SYM	bfd/elf-m10300.c	5538;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-am33lin.c	28;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arc.c	2972;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20259;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20260;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20356;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20357;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20428;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20429;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20713;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	20714;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-arm.c	2219;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-avr.c	4241;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-bfin.c	5423;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-bfin.c	5483;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-bfin.c	5484;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-cr16.c	2888;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-cr16c.c	944;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-cris.c	4104;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-cris.c	4172;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-cris.c	4176;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-crx.c	1313;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-epiphany.c	595;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-ft32.c	1250;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-gen.c	92;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4349;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4399;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4400;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4435;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4436;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4564;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4565;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4603;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4604;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4799;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-i386.c	4800;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-m32c.c	2128;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-m32r.c	3856;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-m32r.c	3916;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-m32r.c	3917;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mcore.c	651;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mep.c	745;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-metag.c	4129;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-microblaze.c	3512;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2581;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2594;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2602;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2624;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2629;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2652;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-mips.c	2660;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-moxie.c	375;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-msp430.c	2603;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-msp430.c	2622;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-msp430.c	2623;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-nds32.c	12670;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-nds32.c	12725;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-nds32.c	12726;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-nios2.c	6133;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-pj.c	348;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-ppc.c	11451;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-ppc.c	11521;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-ppc.c	11539;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-pru.c	1605;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-rl78.c	2577;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-rx.c	4020;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-rx.c	4053;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-score.c	4446;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6630;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6708;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6709;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6728;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6729;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6750;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6751;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6767;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-sh.c	6768;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tic6x.c	4337;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tic6x.c	4407;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tic6x.c	4408;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tic6x.c	4423;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tic6x.c	4424;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tilegx.c	92;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-tilepro.c	3862;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-v850.c	4142;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-v850.c	4280;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-v850.c	4281;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-vax.c	1908;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-wasm32.c	138;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-xc16x.c	466;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-xstormy16.c	1009;"	d	file:
TARGET_LITTLE_SYM	bfd/elf32-xtensa.c	11266;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-alpha.c	5443;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-alpha.c	5536;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-alpha.c	5537;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-gen.c	92;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-ia64-vms.c	5543;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-ia64-vms.c	5544;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-mips.c	4491;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-mips.c	4502;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-mips.c	4510;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-mips.c	4528;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-mips.c	4533;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-nfp.c	268;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-ppc.c	16381;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-ppc.c	59;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-tilegx.c	93;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5012;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5094;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5095;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5109;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5110;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5124;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5125;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5185;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5186;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5354;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5355;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5404;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5405;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5442;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5443;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5465;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5466;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5492;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5493;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5507;"	d	file:
TARGET_LITTLE_SYM	bfd/elf64-x86-64.c	5508;"	d	file:
TARGET_LITTLE_SYM	bfd/elfn32-mips.c	3849;"	d	file:
TARGET_LITTLE_SYM	bfd/elfn32-mips.c	3860;"	d	file:
TARGET_LITTLE_SYM	bfd/elfn32-mips.c	3868;"	d	file:
TARGET_LITTLE_SYM	bfd/elfn32-mips.c	3886;"	d	file:
TARGET_LITTLE_SYM	bfd/elfn32-mips.c	3891;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-aarch64.c	2257;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-aarch64.c	9783;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-aarch64.c	9784;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-ia64.c	5018;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-ia64.c	5120;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-loongarch.c	3255;"	d	file:
TARGET_LITTLE_SYM	bfd/elfnn-riscv.c	3612;"	d	file:
TARGET_LITTLE_SYM	bfd/elfxx-target.h	/^const bfd_target TARGET_LITTLE_SYM =$/;"	v
TARGET_LITTLE_SYM	bfd/pe-arm-wince.c	24;"	d	file:
TARGET_LITTLE_SYM	bfd/pe-arm.c	37;"	d	file:
TARGET_LITTLE_SYM	bfd/pe-mcore.c	27;"	d	file:
TARGET_LITTLE_SYM	bfd/pe-ppc.c	28;"	d	file:
TARGET_LITTLE_SYM	bfd/pei-arm-wince.c	24;"	d	file:
TARGET_LITTLE_SYM	bfd/pei-arm.c	25;"	d	file:
TARGET_LITTLE_SYM	bfd/pei-mcore.c	27;"	d	file:
TARGET_LITTLE_SYM	bfd/pei-ppc.c	29;"	d	file:
TARGET_MAP_ANONYMOUS	sim/cris/traps.c	129;"	d	file:
TARGET_MAP_DENYWRITE	sim/cris/traps.c	130;"	d	file:
TARGET_MAP_FIXED	sim/cris/traps.c	128;"	d	file:
TARGET_MAP_PRIVATE	sim/cris/traps.c	126;"	d	file:
TARGET_MAP_SHARED	sim/cris/traps.c	125;"	d	file:
TARGET_MAP_TYPE	sim/cris/traps.c	127;"	d	file:
TARGET_MREMAP_FIXED	sim/cris/traps.c	146;"	d	file:
TARGET_MREMAP_MAYMOVE	sim/cris/traps.c	145;"	d	file:
TARGET_NAME	bfd/cf-i386lynx.c	26;"	d	file:
TARGET_NAME	bfd/coff-go32.c	23;"	d	file:
TARGET_NAME	bfd/coff-stgo32.c	39;"	d	file:
TARGET_NAME	bfd/mach-o-aarch64.c	298;"	d	file:
TARGET_NAME	bfd/mach-o-aarch64.c	307;"	d	file:
TARGET_NAME	bfd/mach-o-arm.c	331;"	d	file:
TARGET_NAME	bfd/mach-o-i386.c	409;"	d	file:
TARGET_NAME	bfd/mach-o-target.c	/^const bfd_target TARGET_NAME =$/;"	v
TARGET_NAME	bfd/mach-o-x86-64.c	382;"	d	file:
TARGET_NAME	bfd/mach-o.c	5991;"	d	file:
TARGET_NAME	bfd/mach-o.c	6000;"	d	file:
TARGET_NAME	bfd/mach-o.c	6008;"	d	file:
TARGET_NAME	bfd/mach-o.c	6018;"	d	file:
TARGET_NAME	bfd/mach-o.c	6036;"	d	file:
TARGET_NAME	bfd/mach-o.c	6046;"	d	file:
TARGET_NAME	bfd/pe-i386.c	25;"	d	file:
TARGET_NAME	bfd/pe-x86_64.c	27;"	d	file:
TARGET_NAME	bfd/pei-i386.c	25;"	d	file:
TARGET_NAME	bfd/pei-ia64.c	29;"	d	file:
TARGET_NAME	bfd/pei-x86_64.c	27;"	d	file:
TARGET_NAME_BACKEND	bfd/mach-o-target.c	/^static const bfd_mach_o_backend_data TARGET_NAME_BACKEND =$/;"	v	file:
TARGET_NAME_BACKEND	bfd/mach-o-target.c	79;"	d	file:
TARGET_OBJECT_AUXV	gdb/target.h	/^  TARGET_OBJECT_AUXV,$/;"	e	enum:target_object
TARGET_OBJECT_AVAILABLE_FEATURES	gdb/target.h	/^  TARGET_OBJECT_AVAILABLE_FEATURES,$/;"	e	enum:target_object
TARGET_OBJECT_AVR	gdb/target.h	/^  TARGET_OBJECT_AVR,$/;"	e	enum:target_object
TARGET_OBJECT_BTRACE	gdb/target.h	/^  TARGET_OBJECT_BTRACE,$/;"	e	enum:target_object
TARGET_OBJECT_BTRACE_CONF	gdb/target.h	/^  TARGET_OBJECT_BTRACE_CONF,$/;"	e	enum:target_object
TARGET_OBJECT_CODE_MEMORY	gdb/target.h	/^  TARGET_OBJECT_CODE_MEMORY,$/;"	e	enum:target_object
TARGET_OBJECT_DARWIN_DYLD_INFO	gdb/target.h	/^  TARGET_OBJECT_DARWIN_DYLD_INFO,$/;"	e	enum:target_object
TARGET_OBJECT_EXEC_FILE	gdb/target.h	/^  TARGET_OBJECT_EXEC_FILE,$/;"	e	enum:target_object
TARGET_OBJECT_FDPIC	gdb/target.h	/^  TARGET_OBJECT_FDPIC,$/;"	e	enum:target_object
TARGET_OBJECT_FLASH	gdb/target.h	/^  TARGET_OBJECT_FLASH,$/;"	e	enum:target_object
TARGET_OBJECT_LARCH	gdb/target.h	/^  TARGET_OBJECT_LARCH,$/;"	e	enum:target_object
TARGET_OBJECT_LIBRARIES	gdb/target.h	/^  TARGET_OBJECT_LIBRARIES,$/;"	e	enum:target_object
TARGET_OBJECT_LIBRARIES_AIX	gdb/target.h	/^  TARGET_OBJECT_LIBRARIES_AIX,$/;"	e	enum:target_object
TARGET_OBJECT_LIBRARIES_SVR4	gdb/target.h	/^  TARGET_OBJECT_LIBRARIES_SVR4,$/;"	e	enum:target_object
TARGET_OBJECT_MEMORY	gdb/target.h	/^  TARGET_OBJECT_MEMORY,$/;"	e	enum:target_object
TARGET_OBJECT_MEMORY_MAP	gdb/target.h	/^  TARGET_OBJECT_MEMORY_MAP,$/;"	e	enum:target_object
TARGET_OBJECT_OPENVMS_UIB	gdb/target.h	/^  TARGET_OBJECT_OPENVMS_UIB,$/;"	e	enum:target_object
TARGET_OBJECT_OSDATA	gdb/target.h	/^  TARGET_OBJECT_OSDATA,$/;"	e	enum:target_object
TARGET_OBJECT_RAW_MEMORY	gdb/target.h	/^  TARGET_OBJECT_RAW_MEMORY,$/;"	e	enum:target_object
TARGET_OBJECT_SIGNAL_INFO	gdb/target.h	/^  TARGET_OBJECT_SIGNAL_INFO,$/;"	e	enum:target_object
TARGET_OBJECT_SPU	gdb/target.h	/^  TARGET_OBJECT_SPU,$/;"	e	enum:target_object
TARGET_OBJECT_STACK_MEMORY	gdb/target.h	/^  TARGET_OBJECT_STACK_MEMORY,$/;"	e	enum:target_object
TARGET_OBJECT_STATIC_TRACE_DATA	gdb/target.h	/^  TARGET_OBJECT_STATIC_TRACE_DATA,$/;"	e	enum:target_object
TARGET_OBJECT_THREADS	gdb/target.h	/^  TARGET_OBJECT_THREADS,$/;"	e	enum:target_object
TARGET_OBJECT_TRACEFRAME_INFO	gdb/target.h	/^  TARGET_OBJECT_TRACEFRAME_INFO,$/;"	e	enum:target_object
TARGET_OBJECT_UNWIND_TABLE	gdb/target.h	/^  TARGET_OBJECT_UNWIND_TABLE,$/;"	e	enum:target_object
TARGET_OBJECT_WCOOKIE	gdb/target.h	/^  TARGET_OBJECT_WCOOKIE,$/;"	e	enum:target_object
TARGET_OR1K	gdb/or1k-tdep.h	24;"	d
TARGET_O_ACCMODE	sim/cris/traps.c	700;"	d	file:
TARGET_O_BINARY	sim/arm/armos.c	35;"	d	file:
TARGET_O_RDONLY	sim/cris/traps.c	701;"	d	file:
TARGET_O_WRONLY	sim/cris/traps.c	702;"	d	file:
TARGET_PAGESIZE	bfd/mach-o-aarch64.c	301;"	d	file:
TARGET_PAGESIZE	bfd/mach-o-arm.c	334;"	d	file:
TARGET_PAGESIZE	bfd/mach-o-i386.c	412;"	d	file:
TARGET_PAGESIZE	bfd/mach-o-x86-64.c	385;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	5994;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	6003;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	6011;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	6021;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	6039;"	d	file:
TARGET_PAGESIZE	bfd/mach-o.c	6049;"	d	file:
TARGET_PAGE_SIZE	bfd/aout-cris.c	56;"	d	file:
TARGET_PAGE_SIZE	bfd/aout-tic30.c	25;"	d	file:
TARGET_PAGE_SIZE	bfd/host-aout.c	45;"	d	file:
TARGET_PAGE_SIZE	bfd/i386aout.c	32;"	d	file:
TARGET_PAGE_SIZE	bfd/i386bsd.c	33;"	d	file:
TARGET_PAGE_SIZE	bfd/i386lynx.c	22;"	d	file:
TARGET_PAGE_SIZE	bfd/ns32knetbsd.c	24;"	d	file:
TARGET_PAGE_SIZE	bfd/pc532-mach.c	37;"	d	file:
TARGET_PAGE_SIZE	bfd/pdp11.c	40;"	d	file:
TARGET_PAGE_SIZE	bfd/vax1knetbsd.c	24;"	d	file:
TARGET_PAGE_SIZE	bfd/vaxnetbsd.c	24;"	d	file:
TARGET_PAGE_SIZE	include/aout/sun4.h	22;"	d
TARGET_PAGE_SIZE	include/aout/sun4.h	23;"	d
TARGET_PID	sim/cris/traps.c	301;"	d	file:
TARGET_PIPE_BUF	sim/cris/traps.c	251;"	d	file:
TARGET_POLLIN	sim/cris/traps.c	185;"	d	file:
TARGET_PRIORITY	bfd/mach-o-aarch64.c	304;"	d	file:
TARGET_PRIORITY	bfd/mach-o-aarch64.c	310;"	d	file:
TARGET_PRIORITY	bfd/mach-o-arm.c	337;"	d	file:
TARGET_PRIORITY	bfd/mach-o-i386.c	415;"	d	file:
TARGET_PRIORITY	bfd/mach-o-x86-64.c	388;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	5997;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	6006;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	6014;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	6024;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	6042;"	d	file:
TARGET_PRIORITY	bfd/mach-o.c	6052;"	d	file:
TARGET_PROT_EXEC	sim/cris/traps.c	122;"	d	file:
TARGET_PROT_NONE	sim/cris/traps.c	123;"	d	file:
TARGET_PROT_READ	sim/cris/traps.c	120;"	d	file:
TARGET_PROT_WRITE	sim/cris/traps.c	121;"	d	file:
TARGET_RLIMIT_NOFILE	sim/cris/traps.c	166;"	d	file:
TARGET_RLIMIT_STACK	sim/cris/traps.c	165;"	d	file:
TARGET_R_OK	sim/cris/traps.c	254;"	d	file:
TARGET_SA_INTERRUPT	sim/cris/traps.c	240;"	d	file:
TARGET_SA_NOCLDSTOP	sim/cris/traps.c	233;"	d	file:
TARGET_SA_NOCLDWAIT	sim/cris/traps.c	234;"	d	file:
TARGET_SA_NODEFER	sim/cris/traps.c	238;"	d	file:
TARGET_SA_ONSTACK	sim/cris/traps.c	236;"	d	file:
TARGET_SA_RESETHAND	sim/cris/traps.c	239;"	d	file:
TARGET_SA_RESTART	sim/cris/traps.c	237;"	d	file:
TARGET_SA_RESTORER	sim/cris/traps.c	241;"	d	file:
TARGET_SA_SIGINFO	sim/cris/traps.c	235;"	d	file:
TARGET_SCHED_OTHER	sim/cris/traps.c	163;"	d	file:
TARGET_SEM_BRANCH_FINI	sim/common/cgen-engine.h	258;"	d
TARGET_SHL_NAME	bfd/coff-sh.c	3022;"	d	file:
TARGET_SHL_NAME	bfd/pe-sh.c	25;"	d	file:
TARGET_SHL_NAME	bfd/pei-sh.c	25;"	d	file:
TARGET_SHL_SYM	bfd/pe-sh.c	24;"	d	file:
TARGET_SHL_SYM	bfd/pei-sh.c	24;"	d	file:
TARGET_SIGABRT	sim/cris/traps.c	201;"	d	file:
TARGET_SIGALRM	sim/cris/traps.c	210;"	d	file:
TARGET_SIGBUS	sim/cris/traps.c	203;"	d	file:
TARGET_SIGCHLD	sim/cris/traps.c	213;"	d	file:
TARGET_SIGCONT	sim/cris/traps.c	214;"	d	file:
TARGET_SIGFPE	sim/cris/traps.c	204;"	d	file:
TARGET_SIGHUP	sim/cris/traps.c	196;"	d	file:
TARGET_SIGILL	sim/cris/traps.c	199;"	d	file:
TARGET_SIGINT	sim/cris/traps.c	197;"	d	file:
TARGET_SIGIO	sim/cris/traps.c	225;"	d	file:
TARGET_SIGIOT	sim/cris/traps.c	202;"	d	file:
TARGET_SIGKILL	sim/cris/traps.c	205;"	d	file:
TARGET_SIGLOST	sim/cris/traps.c	228;"	d	file:
TARGET_SIGPIPE	sim/cris/traps.c	209;"	d	file:
TARGET_SIGPOLL	sim/cris/traps.c	226;"	d	file:
TARGET_SIGPROF	sim/cris/traps.c	223;"	d	file:
TARGET_SIGPWR	sim/cris/traps.c	229;"	d	file:
TARGET_SIGQUIT	sim/cris/traps.c	198;"	d	file:
TARGET_SIGSEGV	sim/cris/traps.c	207;"	d	file:
TARGET_SIGSTKFLT	sim/cris/traps.c	212;"	d	file:
TARGET_SIGSTOP	sim/cris/traps.c	215;"	d	file:
TARGET_SIGSYS	sim/cris/traps.c	230;"	d	file:
TARGET_SIGTERM	sim/cris/traps.c	211;"	d	file:
TARGET_SIGTRAP	sim/cris/traps.c	200;"	d	file:
TARGET_SIGTSTP	sim/cris/traps.c	216;"	d	file:
TARGET_SIGTTIN	sim/cris/traps.c	217;"	d	file:
TARGET_SIGTTOU	sim/cris/traps.c	218;"	d	file:
TARGET_SIGURG	sim/cris/traps.c	219;"	d	file:
TARGET_SIGUSR1	sim/cris/traps.c	206;"	d	file:
TARGET_SIGUSR2	sim/cris/traps.c	208;"	d	file:
TARGET_SIGVTALRM	sim/cris/traps.c	222;"	d	file:
TARGET_SIGWINCH	sim/cris/traps.c	224;"	d	file:
TARGET_SIGXCPU	sim/cris/traps.c	220;"	d	file:
TARGET_SIGXFSZ	sim/cris/traps.c	221;"	d	file:
TARGET_SIG_BLOCK	sim/cris/traps.c	188;"	d	file:
TARGET_SIG_DFL	sim/cris/traps.c	192;"	d	file:
TARGET_SIG_ERR	sim/cris/traps.c	194;"	d	file:
TARGET_SIG_IGN	sim/cris/traps.c	193;"	d	file:
TARGET_SIG_SETMASK	sim/cris/traps.c	190;"	d	file:
TARGET_SIG_UNBLOCK	sim/cris/traps.c	189;"	d	file:
TARGET_SRP_REGNUM	sim/cris/traps.c	305;"	d	file:
TARGET_STOPPED_BY_HW_BREAKPOINT	gdb/target/waitstatus.h	/^  TARGET_STOPPED_BY_HW_BREAKPOINT,$/;"	e	enum:target_stop_reason
TARGET_STOPPED_BY_NO_REASON	gdb/target/waitstatus.h	/^  TARGET_STOPPED_BY_NO_REASON,$/;"	e	enum:target_stop_reason
TARGET_STOPPED_BY_SINGLE_STEP	gdb/target/waitstatus.h	/^  TARGET_STOPPED_BY_SINGLE_STEP$/;"	e	enum:target_stop_reason
TARGET_STOPPED_BY_SW_BREAKPOINT	gdb/target/waitstatus.h	/^  TARGET_STOPPED_BY_SW_BREAKPOINT,$/;"	e	enum:target_stop_reason
TARGET_STOPPED_BY_WATCHPOINT	gdb/target/waitstatus.h	/^  TARGET_STOPPED_BY_WATCHPOINT,$/;"	e	enum:target_stop_reason
TARGET_STRING	bfd/mach-o-aarch64.c	299;"	d	file:
TARGET_STRING	bfd/mach-o-aarch64.c	308;"	d	file:
TARGET_STRING	bfd/mach-o-arm.c	332;"	d	file:
TARGET_STRING	bfd/mach-o-i386.c	410;"	d	file:
TARGET_STRING	bfd/mach-o-x86-64.c	383;"	d	file:
TARGET_STRING	bfd/mach-o.c	5992;"	d	file:
TARGET_STRING	bfd/mach-o.c	6001;"	d	file:
TARGET_STRING	bfd/mach-o.c	6009;"	d	file:
TARGET_STRING	bfd/mach-o.c	6019;"	d	file:
TARGET_STRING	bfd/mach-o.c	6037;"	d	file:
TARGET_STRING	bfd/mach-o.c	6047;"	d	file:
TARGET_SYM	bfd/cf-i386lynx.c	25;"	d	file:
TARGET_SYM	bfd/coff-go32.c	22;"	d	file:
TARGET_SYM	bfd/coff-i386.c	/^  TARGET_SYM =$/;"	v
TARGET_SYM	bfd/coff-ia64.c	/^  TARGET_SYM =$/;"	v
TARGET_SYM	bfd/coff-sh.c	3016;"	d	file:
TARGET_SYM	bfd/coff-stgo32.c	38;"	d	file:
TARGET_SYM	bfd/coff-x86_64.c	/^  TARGET_SYM =$/;"	v
TARGET_SYM	bfd/pe-i386.c	24;"	d	file:
TARGET_SYM	bfd/pe-x86_64.c	26;"	d	file:
TARGET_SYM	bfd/pei-i386.c	24;"	d	file:
TARGET_SYM	bfd/pei-ia64.c	28;"	d	file:
TARGET_SYM	bfd/pei-x86_64.c	26;"	d	file:
TARGET_SYSROOT_PREFIX	gdb/gdb_bfd.h	31;"	d
TARGET_SYS__sysctl	sim/cris/traps.c	93;"	d	file:
TARGET_SYS_access	sim/cris/traps.c	69;"	d	file:
TARGET_SYS_brk	sim/cris/traps.c	73;"	d	file:
TARGET_SYS_clone	sim/cris/traps.c	88;"	d	file:
TARGET_SYS_close	sim/cris/traps.c	64;"	d	file:
TARGET_SYS_exit	sim/cris/traps.c	60;"	d	file:
TARGET_SYS_exit_group	sim/cris/traps.c	118;"	d	file:
TARGET_SYS_fcntl	sim/cris/traps.c	75;"	d	file:
TARGET_SYS_fcntl64	sim/cris/traps.c	116;"	d	file:
TARGET_SYS_fstat	sim/cris/traps.c	85;"	d	file:
TARGET_SYS_fstat64	sim/cris/traps.c	111;"	d	file:
TARGET_SYS_ftruncate	sim/cris/traps.c	82;"	d	file:
TARGET_SYS_getcwd	sim/cris/traps.c	106;"	d	file:
TARGET_SYS_getegid32	sim/cris/traps.c	114;"	d	file:
TARGET_SYS_geteuid32	sim/cris/traps.c	112;"	d	file:
TARGET_SYS_getgid32	sim/cris/traps.c	115;"	d	file:
TARGET_SYS_getpid	sim/cris/traps.c	68;"	d	file:
TARGET_SYS_getppid	sim/cris/traps.c	76;"	d	file:
TARGET_SYS_gettimeofday	sim/cris/traps.c	78;"	d	file:
TARGET_SYS_getuid32	sim/cris/traps.c	113;"	d	file:
TARGET_SYS_ioctl	sim/cris/traps.c	74;"	d	file:
TARGET_SYS_kill	sim/cris/traps.c	70;"	d	file:
TARGET_SYS_llseek	sim/cris/traps.c	91;"	d	file:
TARGET_SYS_lseek	sim/cris/traps.c	67;"	d	file:
TARGET_SYS_lstat64	sim/cris/traps.c	110;"	d	file:
TARGET_SYS_mmap2	sim/cris/traps.c	108;"	d	file:
TARGET_SYS_mprotect	sim/cris/traps.c	90;"	d	file:
TARGET_SYS_mremap	sim/cris/traps.c	101;"	d	file:
TARGET_SYS_munmap	sim/cris/traps.c	80;"	d	file:
TARGET_SYS_open	sim/cris/traps.c	63;"	d	file:
TARGET_SYS_pipe	sim/cris/traps.c	72;"	d	file:
TARGET_SYS_poll	sim/cris/traps.c	102;"	d	file:
TARGET_SYS_read	sim/cris/traps.c	61;"	d	file:
TARGET_SYS_readlink	sim/cris/traps.c	79;"	d	file:
TARGET_SYS_rename	sim/cris/traps.c	71;"	d	file:
TARGET_SYS_rt_sigaction	sim/cris/traps.c	103;"	d	file:
TARGET_SYS_rt_sigprocmask	sim/cris/traps.c	104;"	d	file:
TARGET_SYS_rt_sigsuspend	sim/cris/traps.c	105;"	d	file:
TARGET_SYS_sched_get_priority_max	sim/cris/traps.c	99;"	d	file:
TARGET_SYS_sched_get_priority_min	sim/cris/traps.c	100;"	d	file:
TARGET_SYS_sched_getparam	sim/cris/traps.c	95;"	d	file:
TARGET_SYS_sched_getscheduler	sim/cris/traps.c	97;"	d	file:
TARGET_SYS_sched_setparam	sim/cris/traps.c	94;"	d	file:
TARGET_SYS_sched_setscheduler	sim/cris/traps.c	96;"	d	file:
TARGET_SYS_sched_yield	sim/cris/traps.c	98;"	d	file:
TARGET_SYS_set_thread_area	sim/cris/traps.c	117;"	d	file:
TARGET_SYS_setrlimit	sim/cris/traps.c	77;"	d	file:
TARGET_SYS_sigreturn	sim/cris/traps.c	87;"	d	file:
TARGET_SYS_socketcall	sim/cris/traps.c	83;"	d	file:
TARGET_SYS_stat	sim/cris/traps.c	84;"	d	file:
TARGET_SYS_stat64	sim/cris/traps.c	109;"	d	file:
TARGET_SYS_time	sim/cris/traps.c	66;"	d	file:
TARGET_SYS_truncate	sim/cris/traps.c	81;"	d	file:
TARGET_SYS_ugetrlimit	sim/cris/traps.c	107;"	d	file:
TARGET_SYS_uname	sim/cris/traps.c	89;"	d	file:
TARGET_SYS_unlink	sim/cris/traps.c	65;"	d	file:
TARGET_SYS_wait4	sim/cris/traps.c	86;"	d	file:
TARGET_SYS_write	sim/cris/traps.c	62;"	d	file:
TARGET_SYS_writev	sim/cris/traps.c	92;"	d	file:
TARGET_TCGETS	sim/cris/traps.c	148;"	d	file:
TARGET_TIME	sim/cris/traps.c	161;"	d	file:
TARGET_TIME_MS	sim/cris/traps.c	158;"	d	file:
TARGET_UNDERSCORE	bfd/coff-arm.c	161;"	d	file:
TARGET_UNDERSCORE	bfd/coff-arm.c	2545;"	d	file:
TARGET_UNDERSCORE	bfd/coff-go32.c	24;"	d	file:
TARGET_UNDERSCORE	bfd/coff-stgo32.c	40;"	d	file:
TARGET_UNDERSCORE	bfd/coffcode.h	1098;"	d
TARGET_UNDERSCORE	bfd/pe-arm-wince.c	21;"	d	file:
TARGET_UNDERSCORE	bfd/pe-i386.c	28;"	d	file:
TARGET_UNDERSCORE	bfd/pe-sh.c	28;"	d	file:
TARGET_UNDERSCORE	bfd/pe-x86_64.c	33;"	d	file:
TARGET_UNDERSCORE	bfd/pe-x86_64.c	35;"	d	file:
TARGET_UNDERSCORE	bfd/pei-arm-wince.c	21;"	d	file:
TARGET_UNDERSCORE	bfd/pei-i386.c	29;"	d	file:
TARGET_UNDERSCORE	bfd/pei-ia64.c	34;"	d	file:
TARGET_UNDERSCORE	bfd/pei-sh.c	30;"	d	file:
TARGET_UNDERSCORE	bfd/pei-x86_64.c	33;"	d	file:
TARGET_UNDERSCORE	bfd/pei-x86_64.c	35;"	d	file:
TARGET_UTSNAME	sim/cris/traps.c	150;"	d	file:
TARGET_WAITKIND_EXECD	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_EXECD,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_EXITED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_EXITED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_FORKED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_FORKED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_IGNORE	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_IGNORE,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_LOADED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_LOADED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_NO_HISTORY	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_NO_HISTORY,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_NO_RESUMED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_NO_RESUMED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_SIGNALLED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_SIGNALLED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_SPURIOUS	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_SPURIOUS,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_STOPPED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_STOPPED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_SYSCALL_ENTRY	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_SYSCALL_ENTRY,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_SYSCALL_RETURN	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_SYSCALL_RETURN,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_THREAD_CREATED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_THREAD_CREATED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_THREAD_EXITED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_THREAD_EXITED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_VFORKED	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_VFORKED,$/;"	e	enum:target_waitkind
TARGET_WAITKIND_VFORK_DONE	gdb/target/waitstatus.h	/^  TARGET_WAITKIND_VFORK_DONE,$/;"	e	enum:target_waitkind
TARGET_WNOHANG	gdb/target/wait.h	28;"	d
TARGET_WNOHANG	sim/cris/traps.c	244;"	d	file:
TARGET_WUNTRACED	sim/cris/traps.c	245;"	d	file:
TARGET_W_OK	sim/cris/traps.c	255;"	d	file:
TARGET_XFER_EOF	gdb/target.h	/^  TARGET_XFER_EOF = 0,$/;"	e	enum:target_xfer_status
TARGET_XFER_E_IO	gdb/target.h	/^  TARGET_XFER_E_IO = -1,$/;"	e	enum:target_xfer_status
TARGET_XFER_OK	gdb/target.h	/^  TARGET_XFER_OK = 1,$/;"	e	enum:target_xfer_status
TARGET_XFER_UNAVAILABLE	gdb/target.h	/^  TARGET_XFER_UNAVAILABLE = 2,$/;"	e	enum:target_xfer_status
TARGET_X_OK	sim/cris/traps.c	256;"	d	file:
TARGET___WALL	sim/cris/traps.c	247;"	d	file:
TARGET___WCLONE	sim/cris/traps.c	248;"	d	file:
TARGET___WNOTHREAD	sim/cris/traps.c	246;"	d	file:
TASK_COMM_LEN	gdb/nat/linux-procfs.c	237;"	d	file:
TAUTORLD	sim/bfin/dv-bfin_ctimer.h	27;"	d
TAddr1	include/opcode/tic30.h	211;"	d
TAddr2	include/opcode/tic30.h	212;"	d
TB	sim/ppc/idecode_fields.h	76;"	d
TB	sim/rl78/cpu.c	273;"	d	file:
TB	sim/sh/interp.c	709;"	d	file:
TB	sim/sh/interp.c	718;"	d	file:
TB	sim/sh/interp.c	731;"	d	file:
TB	sim/sh/interp.c	732;"	d	file:
TBCST	sim/arm/iwmmxt.c	/^TBCST (ARMul_State * state, ARMword instr)$/;"	f	file:
TBIT	opcodes/ia64-opc-i.c	194;"	d	file:
TBIT	opcodes/ia64-opc-i.c	214;"	d	file:
TBIT	sim/arm/armemu.h	70;"	d
TBITCM	opcodes/ia64-opc-i.c	196;"	d	file:
TBITCM	opcodes/ia64-opc-i.c	215;"	d	file:
TBL	opcodes/m68k-opc.c	2189;"	d	file:
TBL1	opcodes/m68k-opc.c	2184;"	d	file:
TBLS	zlib/crc32.c	42;"	d	file:
TBLS	zlib/crc32.c	44;"	d	file:
TBNZ	gdb/arch/aarch64-insn.h	/^  TBNZ            = 0x37000000 | B,$/;"	e	enum:aarch64_opcodes
TBR	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
TBR	opcodes/ppc-opc.c	2339;"	d	file:
TBR	sim/sh/interp.c	141;"	d	file:
TBR_REGNUM	gdb/sh-tdep.h	/^    TBR_REGNUM = 66,$/;"	e	enum:__anon1841
TBUFCMPLP	sim/bfin/dv-bfin_trace.h	30;"	d
TBUFCMPLP_DOUBLE	sim/bfin/dv-bfin_trace.h	29;"	d
TBUFCMPLP_SINGLE	sim/bfin/dv-bfin_trace.h	28;"	d
TBUFEN	sim/bfin/dv-bfin_trace.h	26;"	d
TBUFOVF	sim/bfin/dv-bfin_trace.h	27;"	d
TBUFPWR	sim/bfin/dv-bfin_trace.h	25;"	d
TBUF_IDX	sim/bfin/dv-bfin_trace.c	67;"	d	file:
TBUF_LAST	sim/bfin/dv-bfin_trace.c	71;"	d	file:
TBUF_LAST_LAST	sim/bfin/dv-bfin_trace.c	73;"	d	file:
TBUF_LEN	sim/bfin/dv-bfin_trace.c	66;"	d	file:
TBUF_TOP	sim/bfin/dv-bfin_trace.c	69;"	d	file:
TBZ	gdb/arch/aarch64-insn.h	/^  TBZ             = 0x36000000 | B,$/;"	e	enum:aarch64_opcodes
TB_ADA	bfd/pef-traceback.h	42;"	d
TB_ASM	bfd/pef-traceback.h	51;"	d
TB_BASIC	bfd/pef-traceback.h	44;"	d
TB_C	bfd/pef-traceback.h	39;"	d
TB_CL_DIS_INV	bfd/pef-traceback.h	75;"	d
TB_CL_DIS_inv	bfd/pef-traceback.h	69;"	d
TB_COBOL	bfd/pef-traceback.h	46;"	d
TB_CPLUSPLUS	bfd/pef-traceback.h	48;"	d
TB_DISCARD_ONCOND	bfd/pef-traceback.h	78;"	d
TB_FLOATPARAMS	bfd/pef-traceback.h	101;"	d
TB_FORTRAN	bfd/pef-traceback.h	40;"	d
TB_FPR_SAVED	bfd/pef-traceback.h	85;"	d
TB_FP_PRESENT	bfd/pef-traceback.h	61;"	d
TB_GLOBALLINK	bfd/pef-traceback.h	55;"	d
TB_GPR_SAVED	bfd/pef-traceback.h	94;"	d
TB_HAS_CTL	bfd/pef-traceback.h	59;"	d
TB_HAS_TBOFF	bfd/pef-traceback.h	57;"	d
TB_HAS_VARARGS	bfd/pef-traceback.h	204;"	d
TB_HAS_VEC_INFO	bfd/pef-traceback.h	92;"	d
TB_INT_HNDL	bfd/pef-traceback.h	66;"	d
TB_INT_PROC	bfd/pef-traceback.h	58;"	d
TB_INVOKE_ONCOND	bfd/pef-traceback.h	79;"	d
TB_LISP	bfd/pef-traceback.h	45;"	d
TB_LOG_ABORT	bfd/pef-traceback.h	62;"	d
TB_MODULA2	bfd/pef-traceback.h	47;"	d
TB_NAME_PRESENT	bfd/pef-traceback.h	67;"	d
TB_NUM_FLOATPARAMS	bfd/pef-traceback.h	104;"	d
TB_NUM_FPR_SAVED	bfd/pef-traceback.h	88;"	d
TB_NUM_GPR_SAVED	bfd/pef-traceback.h	97;"	d
TB_NUM_VR_SAVED	bfd/pef-traceback.h	206;"	d
TB_PARAMSONSTK	bfd/pef-traceback.h	102;"	d
TB_PASCAL	bfd/pef-traceback.h	41;"	d
TB_PL1	bfd/pef-traceback.h	43;"	d
TB_PL8	bfd/pef-traceback.h	50;"	d
TB_RPG	bfd/pef-traceback.h	49;"	d
TB_SAVES_CR	bfd/pef-traceback.h	70;"	d
TB_SAVES_LR	bfd/pef-traceback.h	71;"	d
TB_SAVES_VRSAVE	bfd/pef-traceback.h	203;"	d
TB_SPARE2	bfd/pef-traceback.h	84;"	d
TB_SPARE3	bfd/pef-traceback.h	93;"	d
TB_STORES_BC	bfd/pef-traceback.h	83;"	d
TB_TOCLESS	bfd/pef-traceback.h	60;"	d
TB_USES_ALLOCA	bfd/pef-traceback.h	68;"	d
TB_VECTORPARAMS	bfd/pef-traceback.h	210;"	d
TB_VEC_PRESENT	bfd/pef-traceback.h	211;"	d
TB_VR_SAVED	bfd/pef-traceback.h	202;"	d
TB_WALK_ONCOND	bfd/pef-traceback.h	77;"	d
TB_is_eprol	bfd/pef-traceback.h	56;"	d
TCBREAK	readline/examples/rlptytest.c	/^static enum { RESET, TCBREAK } ttystate = RESET;$/;"	e	enum:__anon2107	file:
TCB_SIZE	bfd/arc-got.h	25;"	d
TCB_SIZE	bfd/elf32-arm.c	3050;"	d	file:
TCB_SIZE	bfd/elf32-microblaze.c	855;"	d	file:
TCB_SIZE	bfd/elf32-xtensa.c	572;"	d	file:
TCB_SIZE	bfd/elfnn-aarch64.c	2410;"	d	file:
TCGETA	sim/ppc/emul_unix.c	83;"	d	file:
TCHARS_SET	readline/rltty.c	97;"	d	file:
TCNTL	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define TCNTL            0xFFE03000$/;"	d
TCNTL	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define TCNTL            0xFFE03000$/;"	d
TCOON	readline/rltty.h	34;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCOUNT	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define TCOUNT           0xFFE0300c$/;"	d
TCPU	include/opcode/convex.h	63;"	d
TCR0	sim/rl78/rl78.c	336;"	d	file:
TCR0	sim/rl78/trace.c	332;"	d	file:
TCR_GACL	sim/erc32/erc32.c	117;"	d	file:
TCR_GACR	sim/erc32/erc32.c	116;"	d	file:
TCR_GASE	sim/erc32/erc32.c	118;"	d	file:
TCR_GASL	sim/erc32/erc32.c	119;"	d	file:
TCR_REG	sim/mips/dv-tx3904tmr.c	/^  TCR_REG = 0,$/;"	e	enum:__anon849	file:
TCR_TCRCL	sim/erc32/erc32.c	121;"	d	file:
TCR_TCRCR	sim/erc32/erc32.c	120;"	d	file:
TCR_TCRSE	sim/erc32/erc32.c	122;"	d	file:
TCR_TCRSL	sim/erc32/erc32.c	123;"	d	file:
TC_CLASS_INSN	include/opcode/tic4x.h	788;"	d
TCompressionStream.Create	zlib/contrib/delphi/ZLib.pas	/^constructor TCompressionStream.Create(CompressionLevel: TCompressionLevel;$/;"	p
TCompressionStream.Destroy	zlib/contrib/delphi/ZLib.pas	/^destructor TCompressionStream.Destroy;$/;"	p
TCompressionStream.GetCompressionRate	zlib/contrib/delphi/ZLib.pas	/^function TCompressionStream.GetCompressionRate: Single;$/;"	f
TCompressionStream.Read	zlib/contrib/delphi/ZLib.pas	/^function TCompressionStream.Read(var Buffer; Count: Longint): Longint;$/;"	f
TCompressionStream.Seek	zlib/contrib/delphi/ZLib.pas	/^function TCompressionStream.Seek(Offset: Longint; Origin: Word): Longint;$/;"	f
TCompressionStream.Write	zlib/contrib/delphi/ZLib.pas	/^function TCompressionStream.Write(const Buffer; Count: Longint): Longint;$/;"	f
TCustomZLibStream.Create	zlib/contrib/delphi/ZLib.pas	/^constructor TCustomZLibStream.Create(Strm: TStream);$/;"	p
TCustomZLibStream.Progress	zlib/contrib/delphi/ZLib.pas	/^procedure TCustomZLibStream.Progress(Sender: TObject);$/;"	p
TDBR_CORE	sim/bfin/dv-bfin_spi.h	27;"	d
TDBR_DMA	sim/bfin/dv-bfin_spi.h	29;"	d
TDB_DLSYM	gdb/gdbserver/thread-db.c	553;"	d	file:
TDB_DLSYM	gdb/gdbserver/thread-db.c	579;"	d	file:
TDB_DLSYM	gdb/linux-thread-db.c	807;"	d	file:
TDB_DLSYM	gdb/linux-thread-db.c	880;"	d	file:
TDB_VERBOSE_DLSYM	gdb/linux-thread-db.c	804;"	d	file:
TDB_VERBOSE_DLSYM	gdb/linux-thread-db.c	879;"	d	file:
TDESC_CFILES	gdb/features/Makefile	/^TDESC_CFILES = $(patsubst %.xml,%.c,$(XMLTOC))$/;"	m
TDESC_H	gdb/gdbserver/tdesc.h	20;"	d
TDESC_TYPE_ARM_FPA_EXT	gdb/common/tdesc.h	/^  TDESC_TYPE_ARM_FPA_EXT,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_BOOL	gdb/common/tdesc.h	/^  TDESC_TYPE_BOOL,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_CODE_PTR	gdb/common/tdesc.h	/^  TDESC_TYPE_CODE_PTR,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_DATA_PTR	gdb/common/tdesc.h	/^  TDESC_TYPE_DATA_PTR,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_ENUM	gdb/common/tdesc.h	/^  TDESC_TYPE_ENUM$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_FLAGS	gdb/common/tdesc.h	/^  TDESC_TYPE_FLAGS,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_I387_EXT	gdb/common/tdesc.h	/^  TDESC_TYPE_I387_EXT,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_IEEE_DOUBLE	gdb/common/tdesc.h	/^  TDESC_TYPE_IEEE_DOUBLE,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_IEEE_SINGLE	gdb/common/tdesc.h	/^  TDESC_TYPE_IEEE_SINGLE,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_INT128	gdb/common/tdesc.h	/^  TDESC_TYPE_INT128,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_INT16	gdb/common/tdesc.h	/^  TDESC_TYPE_INT16,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_INT32	gdb/common/tdesc.h	/^  TDESC_TYPE_INT32,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_INT64	gdb/common/tdesc.h	/^  TDESC_TYPE_INT64,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_INT8	gdb/common/tdesc.h	/^  TDESC_TYPE_INT8,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_STRUCT	gdb/common/tdesc.h	/^  TDESC_TYPE_STRUCT,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UINT128	gdb/common/tdesc.h	/^  TDESC_TYPE_UINT128,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UINT16	gdb/common/tdesc.h	/^  TDESC_TYPE_UINT16,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UINT32	gdb/common/tdesc.h	/^  TDESC_TYPE_UINT32,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UINT64	gdb/common/tdesc.h	/^  TDESC_TYPE_UINT64,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UINT8	gdb/common/tdesc.h	/^  TDESC_TYPE_UINT8,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_UNION	gdb/common/tdesc.h	/^  TDESC_TYPE_UNION,$/;"	e	enum:tdesc_type_kind
TDESC_TYPE_VECTOR	gdb/common/tdesc.h	/^  TDESC_TYPE_VECTOR,$/;"	e	enum:tdesc_type_kind
TDR0	gdb/stubs/sh-stub.c	1349;"	d	file:
TDR1	gdb/stubs/sh-stub.c	1356;"	d	file:
TDR1	sim/sh/interp.c	737;"	d	file:
TD_ALL_EVENTS	gdb/nat/glibc_thread_db.h	/^  TD_ALL_EVENTS,		 \/* Pseudo-event number.  *\/$/;"	e	enum:__anon1696
TD_BADKEY	gdb/nat/glibc_thread_db.h	/^  TD_BADKEY,	  \/* Invalid key.  *\/$/;"	e	enum:__anon1693
TD_BADPH	gdb/nat/glibc_thread_db.h	/^  TD_BADPH,	  \/* Invalid process handle.  *\/$/;"	e	enum:__anon1693
TD_BADSH	gdb/nat/glibc_thread_db.h	/^  TD_BADSH,	  \/* Invalid synchronization handle.  *\/$/;"	e	enum:__anon1693
TD_BADTA	gdb/nat/glibc_thread_db.h	/^  TD_BADTA,	  \/* Invalid thread agent.  *\/$/;"	e	enum:__anon1693
TD_BADTH	gdb/nat/glibc_thread_db.h	/^  TD_BADTH,	  \/* Invalid thread handle.  *\/$/;"	e	enum:__anon1693
TD_CATCHSIG	gdb/nat/glibc_thread_db.h	/^  TD_CATCHSIG,			 \/* Signal posted to the thread.  *\/$/;"	e	enum:__anon1696
TD_CONCURRENCY	gdb/nat/glibc_thread_db.h	/^  TD_CONCURRENCY,		 \/* Number of processes changing.  *\/$/;"	e	enum:__anon1696
TD_CREATE	gdb/nat/glibc_thread_db.h	/^  TD_CREATE,			 \/* New thread created.  *\/$/;"	e	enum:__anon1696
TD_DBERR	gdb/nat/glibc_thread_db.h	/^  TD_DBERR,	  \/* Internal debug library error.  *\/$/;"	e	enum:__anon1693
TD_DEATH	gdb/nat/glibc_thread_db.h	/^  TD_DEATH,			 \/* Thread terminated.  *\/$/;"	e	enum:__anon1696
TD_ERR	gdb/nat/glibc_thread_db.h	/^  TD_ERR,	  \/* No further specified error.  *\/$/;"	e	enum:__anon1693
TD_EVENTSIZE	gdb/nat/glibc_thread_db.h	109;"	d
TD_EVENTS_ENABLE	gdb/nat/glibc_thread_db.h	/^  TD_EVENTS_ENABLE = 31		\/* Event reporting enabled.  *\/$/;"	e	enum:__anon1696
TD_EVENT_NONE	gdb/nat/glibc_thread_db.h	/^  TD_EVENT_NONE = TD_ALL_EVENTS, \/* Depends on context.  *\/$/;"	e	enum:__anon1696
TD_IDLE	gdb/nat/glibc_thread_db.h	/^  TD_IDLE,			 \/* Process getting idle.  *\/$/;"	e	enum:__anon1696
TD_LOCK_TRY	gdb/nat/glibc_thread_db.h	/^  TD_LOCK_TRY,			 \/* Trying to get an unavailable lock.  *\/$/;"	e	enum:__anon1696
TD_MALLOC	gdb/nat/glibc_thread_db.h	/^  TD_MALLOC,	  \/* Out of memory.  *\/$/;"	e	enum:__anon1693
TD_MAX_EVENT_NUM	gdb/nat/glibc_thread_db.h	/^  TD_MAX_EVENT_NUM = TD_TIMEOUT,$/;"	e	enum:__anon1696
TD_MIN_EVENT_NUM	gdb/nat/glibc_thread_db.h	/^  TD_MIN_EVENT_NUM = TD_READY,$/;"	e	enum:__anon1696
TD_NOAPLIC	gdb/nat/glibc_thread_db.h	/^  TD_NOAPLIC,	  \/* Operation is not applicable.  *\/$/;"	e	enum:__anon1693
TD_NOCAPAB	gdb/nat/glibc_thread_db.h	/^  TD_NOCAPAB,	  \/* Capability not available.  *\/$/;"	e	enum:__anon1693
TD_NOEVENT	gdb/nat/glibc_thread_db.h	/^  TD_NOEVENT,	  \/* Requested event is not supported.  *\/$/;"	e	enum:__anon1693
TD_NOFPREGS	gdb/nat/glibc_thread_db.h	/^  TD_NOFPREGS,	  \/* No floating-point register content available.  *\/$/;"	e	enum:__anon1693
TD_NOLIBTHREAD	gdb/nat/glibc_thread_db.h	/^  TD_NOLIBTHREAD, \/* Application not linked with thread library.  *\/$/;"	e	enum:__anon1693
TD_NOLWP	gdb/nat/glibc_thread_db.h	/^  TD_NOLWP,	  \/* No matching light-weighted process found.  *\/$/;"	e	enum:__anon1693
TD_NOMSG	gdb/nat/glibc_thread_db.h	/^  TD_NOMSG,	  \/* No event available.  *\/$/;"	e	enum:__anon1693
TD_NOSV	gdb/nat/glibc_thread_db.h	/^  TD_NOSV,	  \/* No matching synchronization handle found.  *\/$/;"	e	enum:__anon1693
TD_NOTALLOC	gdb/nat/glibc_thread_db.h	/^  TD_NOTALLOC = TD_TLSDEFER,$/;"	e	enum:__anon1693
TD_NOTHR	gdb/nat/glibc_thread_db.h	/^  TD_NOTHR,	  \/* No matching thread found.  *\/$/;"	e	enum:__anon1693
TD_NOTLS	gdb/nat/glibc_thread_db.h	/^  TD_NOTLS	  \/* There is no TLS segment in the given module.  *\/$/;"	e	enum:__anon1693
TD_NOTSD	gdb/nat/glibc_thread_db.h	/^  TD_NOTSD,	  \/* No thread-specific data available.  *\/$/;"	e	enum:__anon1693
TD_NOXREGS	gdb/nat/glibc_thread_db.h	/^  TD_NOXREGS,	  \/* X register set not available for given thread.  *\/$/;"	e	enum:__anon1693
TD_OK	gdb/nat/glibc_thread_db.h	/^  TD_OK,	  \/* No error.  *\/$/;"	e	enum:__anon1693
TD_PARTIALREG	gdb/nat/glibc_thread_db.h	/^  TD_PARTIALREG,  \/* Not entire register set was read or written.  *\/$/;"	e	enum:__anon1693
TD_PREEMPT	gdb/nat/glibc_thread_db.h	/^  TD_PREEMPT,			 \/* Preempted.  *\/$/;"	e	enum:__anon1696
TD_PRI_INHERIT	gdb/nat/glibc_thread_db.h	/^  TD_PRI_INHERIT,		 \/* Inherited elevated priority.  *\/$/;"	e	enum:__anon1696
TD_READY	gdb/nat/glibc_thread_db.h	/^  TD_READY,			 \/* Is executable now. *\/$/;"	e	enum:__anon1696
TD_REAP	gdb/nat/glibc_thread_db.h	/^  TD_REAP,			 \/* Reaped.  *\/$/;"	e	enum:__anon1696
TD_SIGNO_MASK	gdb/nat/glibc_thread_db.h	106;"	d
TD_SLEEP	gdb/nat/glibc_thread_db.h	/^  TD_SLEEP,			 \/* Blocked in a synchronization obj.  *\/$/;"	e	enum:__anon1696
TD_SWITCHFROM	gdb/nat/glibc_thread_db.h	/^  TD_SWITCHFROM,		 \/* Not anymore assigned to a process.  *\/$/;"	e	enum:__anon1696
TD_SWITCHTO	gdb/nat/glibc_thread_db.h	/^  TD_SWITCHTO,			 \/* Now assigned to a process.  *\/$/;"	e	enum:__anon1696
TD_THR_ACTIVE	gdb/nat/glibc_thread_db.h	/^  TD_THR_ACTIVE,$/;"	e	enum:__anon1694
TD_THR_ANY_STATE	gdb/nat/glibc_thread_db.h	/^  TD_THR_ANY_STATE,$/;"	e	enum:__anon1694
TD_THR_ANY_TYPE	gdb/nat/glibc_thread_db.h	/^  TD_THR_ANY_TYPE,$/;"	e	enum:__anon1695
TD_THR_ANY_USER_FLAGS	gdb/nat/glibc_thread_db.h	104;"	d
TD_THR_LOWEST_PRIORITY	gdb/nat/glibc_thread_db.h	105;"	d
TD_THR_RUN	gdb/nat/glibc_thread_db.h	/^  TD_THR_RUN,$/;"	e	enum:__anon1694
TD_THR_SLEEP	gdb/nat/glibc_thread_db.h	/^  TD_THR_SLEEP,$/;"	e	enum:__anon1694
TD_THR_STOPPED	gdb/nat/glibc_thread_db.h	/^  TD_THR_STOPPED,$/;"	e	enum:__anon1694
TD_THR_STOPPED_ASLEEP	gdb/nat/glibc_thread_db.h	/^  TD_THR_STOPPED_ASLEEP$/;"	e	enum:__anon1694
TD_THR_SYSTEM	gdb/nat/glibc_thread_db.h	/^  TD_THR_SYSTEM$/;"	e	enum:__anon1695
TD_THR_UNKNOWN	gdb/nat/glibc_thread_db.h	/^  TD_THR_UNKNOWN,$/;"	e	enum:__anon1694
TD_THR_USER	gdb/nat/glibc_thread_db.h	/^  TD_THR_USER,$/;"	e	enum:__anon1695
TD_THR_ZOMBIE	gdb/nat/glibc_thread_db.h	/^  TD_THR_ZOMBIE,$/;"	e	enum:__anon1694
TD_TIMEOUT	gdb/nat/glibc_thread_db.h	/^  TD_TIMEOUT,			 \/* Conditional variable wait timed out.  *\/$/;"	e	enum:__anon1696
TD_TLSDEFER	gdb/nat/glibc_thread_db.h	/^  TD_TLSDEFER,	  \/* Thread has not yet allocated TLS for given module.  *\/$/;"	e	enum:__anon1693
TD_VERSION	gdb/nat/glibc_thread_db.h	/^  TD_VERSION,	  \/* Version if libpthread and libthread_db do not match.  *\/$/;"	e	enum:__anon1693
TDecompressionStream.Create	zlib/contrib/delphi/ZLib.pas	/^constructor TDecompressionStream.Create(Source: TStream);$/;"	p
TDecompressionStream.Destroy	zlib/contrib/delphi/ZLib.pas	/^destructor TDecompressionStream.Destroy;$/;"	p
TDecompressionStream.Read	zlib/contrib/delphi/ZLib.pas	/^function TDecompressionStream.Read(var Buffer; Count: Longint): Longint;$/;"	f
TDecompressionStream.Seek	zlib/contrib/delphi/ZLib.pas	/^function TDecompressionStream.Seek(Offset: Longint; Origin: Word): Longint;$/;"	f
TDecompressionStream.Write	zlib/contrib/delphi/ZLib.pas	/^function TDecompressionStream.Write(const Buffer; Count: Longint): Longint;$/;"	f
TE	opcodes/ppc-opc.c	2389;"	d	file:
TE	sim/bfin/dv-bfin_emac.h	28;"	d
TEMPLATE	gdb/compile/compile.c	223;"	d	file:
TEMPLATE	gdb/compile/compile.c	230;"	d	file:
TEMPLATE_INSN	include/opcode/metag.h	987;"	d
TEMPLATE_NUM_REGS	include/opcode/metag.h	2076;"	d
TEMPLATE_REGS_MASK	include/opcode/metag.h	2077;"	d
TEMP_FILE	libiberty/choose-temp.c	40;"	d	file:
TEMP_FILE	libiberty/make-temp-file.c	59;"	d	file:
TEMP_FILE_LEN	libiberty/choose-temp.c	41;"	d	file:
TEMP_FILE_LEN	libiberty/make-temp-file.c	60;"	d	file:
TEMT	sim/bfin/dv-bfin_uart.h	38;"	d
TEN	gdb/valprint.c	1649;"	d	file:
TERMCAP_BUFSIZE	readline/examples/rlfe/os.h	517;"	d
TERMINAL_H	gdb/terminal.h	20;"	d
TERMIOS_TTY_DRIVER	readline/rldefs.h	38;"	d
TERMIO_TTY_DRIVER	readline/rldefs.h	41;"	d
TERM_FAO	gdb/stubs/ia64vms-stub.c	415;"	d	file:
TERRITORY	intl/loadinfo.h	68;"	d
TEST	gdb/testsuite/gdb.base/stap-probe.c	22;"	d	file:
TEST	gdb/testsuite/gdb.base/stap-probe.c	34;"	d	file:
TEST	gdb/testsuite/gdb.cp/virtfunc.cc	153;"	d	file:
TEST	gdb/testsuite/gdb.trace/stap-trace.c	22;"	d	file:
TEST	gdb/testsuite/gdb.trace/stap-trace.c	29;"	d	file:
TEST	libiberty/_doprnt.c	35;"	d	file:
TEST2	gdb/testsuite/gdb.base/stap-probe.c	25;"	d	file:
TEST2	gdb/testsuite/gdb.base/stap-probe.c	35;"	d	file:
TEST2	gdb/testsuite/gdb.trace/stap-trace.c	25;"	d	file:
TEST2	gdb/testsuite/gdb.trace/stap-trace.c	30;"	d	file:
TESTDIR1	gdb/testsuite/gdb.base/fileio.c	71;"	d	file:
TESTDIR2	gdb/testsuite/gdb.base/fileio.c	72;"	d	file:
TESTFILE	zlib/example.c	17;"	d	file:
TESTFILE	zlib/example.c	19;"	d	file:
TESTFILE	zlib/test/example.c	17;"	d	file:
TESTFILE	zlib/test/example.c	19;"	d	file:
TESTSET	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^TESTSET ( P0 );$/;"	l
TESTSUBDIR	gdb/testsuite/gdb.base/fileio.c	73;"	d	file:
TEST_B	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_B$/;"	d
TEST_BBIT	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_BBIT$/;"	d
TEST_BCC	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_BCC$/;"	d
TEST_BI	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_BI$/;"	d
TEST_BL	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_BL$/;"	d
TEST_BRCC	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_BRCC$/;"	d
TEST_DATA_ARRAY	sim/bfin/dv-bfin_mmu.h	86;"	d
TEST_DATA_SRAM	sim/bfin/dv-bfin_mmu.h	88;"	d
TEST_DBANK	sim/bfin/dv-bfin_mmu.h	87;"	d
TEST_FPCC	sim/v850/sim-main.h	234;"	d
TEST_INST_FF_I32_I16	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I16 0, 0, \\opcode, \\op1, \\op2$/;"	v
TEST_INST_FF_I32_I32	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I32 0, 0, \\opcode, \\op1, \\op2$/;"	v
TEST_INST_SRAM	sim/bfin/dv-bfin_mmu.h	89;"	d
TEST_J	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_J$/;"	d
TEST_JCC	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_JCC$/;"	d
TEST_JL	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_JL$/;"	d
TEST_JLCC	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_JLCC$/;"	d
TEST_JLI	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_JLI$/;"	d
TEST_LEAVE_S	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_LEAVE_S$/;"	d
TEST_LPCC	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_LPCC$/;"	d
TEST_NAME	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^#define TEST_NAME j_c$/;"	d
TEST_PEX_GET_STATUS	libiberty/testsuite/test-pexecute.c	227;"	d	file:
TEST_PEX_GET_STATUS_1	libiberty/testsuite/test-pexecute.c	222;"	d	file:
TEST_PEX_INIT	libiberty/testsuite/test-pexecute.c	201;"	d	file:
TEST_PEX_READ_OUTPUT	libiberty/testsuite/test-pexecute.c	235;"	d	file:
TEST_PEX_RUN	libiberty/testsuite/test-pexecute.c	207;"	d	file:
TEST_READ	sim/bfin/dv-bfin_mmu.h	83;"	d
TEST_STRUCT	gdb/testsuite/gdb.trace/collection.c	/^typedef struct TEST_STRUCT {$/;"	s	file:
TEST_STRUCT	gdb/testsuite/gdb.trace/unavailable.cc	/^typedef struct TEST_STRUCT {$/;"	s	file:
TEST_TAG_ARRAY	sim/bfin/dv-bfin_mmu.h	85;"	d
TEST_WRITE	sim/bfin/dv-bfin_mmu.h	84;"	d
TEXT	gdb/minsyms.h	/^  TEXT,$/;"	m	class:lookup_msym_prefer
TEXTDOMAIN	intl/textdomain.c	/^TEXTDOMAIN (domainname)$/;"	f
TEXTDOMAIN	intl/textdomain.c	65;"	d	file:
TEXTDOMAIN	intl/textdomain.c	70;"	d	file:
TEXTEND	gdb/maint.c	664;"	d	file:
TEXTEND	gdb/maint.c	667;"	d	file:
TEXTRC	sim/arm/iwmmxt.c	/^TEXTRC (ARMul_State * state, ARMword instr)$/;"	f	file:
TEXTRM	sim/arm/iwmmxt.c	/^TEXTRM (ARMul_State * state, ARMword instr)$/;"	f	file:
TEXT_COUNT_MAX	readline/text.c	72;"	d	file:
TEXT_START_ADDR	bfd/aout-cris.c	29;"	d	file:
TEXT_START_ADDR	bfd/aout-tic30.c	24;"	d	file:
TEXT_START_ADDR	bfd/host-aout.c	55;"	d	file:
TEXT_START_ADDR	bfd/i386bsd.c	31;"	d	file:
TEXT_START_ADDR	bfd/i386lynx.c	21;"	d	file:
TEXT_START_ADDR	bfd/netbsd.h	28;"	d
TEXT_START_ADDR	bfd/pc532-mach.c	36;"	d	file:
TEXT_START_ADDR	bfd/pdp11.c	55;"	d	file:
TEXT_START_ADDR	include/aout/sun4.h	29;"	d
TF	opcodes/ia64-opc-i.c	172;"	d	file:
TF	opcodes/ia64-opc-i.c	192;"	d	file:
TF	sim/common/cgen-fpu.h	/^typedef struct { SI parts[4]; } TF;$/;"	t	typeref:struct:__anon615
TFCM	opcodes/ia64-opc-i.c	174;"	d	file:
TFCM	opcodes/ia64-opc-i.c	193;"	d	file:
TFI	sim/bfin/dv-bfin_uart.h	37;"	d
TFIFO_REG	sim/mips/dv-tx3904sio.c	/^  TFIFO_REG = 8,$/;"	e	enum:__anon838	file:
TFILE_PID	gdb/tracefile-tfile.c	417;"	d	file:
TFLAG	sim/arm/armemu.h	71;"	d
TFROM_ABS16	include/opcode/h8300.h	433;"	d
TFROM_ABS16W	include/opcode/h8300.h	447;"	d
TFROM_ABS16W_B	include/opcode/h8300.h	469;"	d
TFROM_ABS16_B	include/opcode/h8300.h	452;"	d
TFROM_ABS32	include/opcode/h8300.h	434;"	d
TFROM_ABS32W	include/opcode/h8300.h	448;"	d
TFROM_ABS32W_B	include/opcode/h8300.h	470;"	d
TFROM_ABS32_B	include/opcode/h8300.h	453;"	d
TFROM_DISP16	include/opcode/h8300.h	439;"	d
TFROM_DISP16B	include/opcode/h8300.h	441;"	d
TFROM_DISP16B_B	include/opcode/h8300.h	462;"	d
TFROM_DISP16L	include/opcode/h8300.h	443;"	d
TFROM_DISP16L_B	include/opcode/h8300.h	464;"	d
TFROM_DISP16W	include/opcode/h8300.h	442;"	d
TFROM_DISP16W_B	include/opcode/h8300.h	463;"	d
TFROM_DISP16_B	include/opcode/h8300.h	460;"	d
TFROM_DISP2	include/opcode/h8300.h	432;"	d
TFROM_DISP2_B	include/opcode/h8300.h	455;"	d
TFROM_DISP32	include/opcode/h8300.h	440;"	d
TFROM_DISP32B	include/opcode/h8300.h	444;"	d
TFROM_DISP32B_B	include/opcode/h8300.h	465;"	d
TFROM_DISP32L	include/opcode/h8300.h	446;"	d
TFROM_DISP32L_B	include/opcode/h8300.h	467;"	d
TFROM_DISP32W	include/opcode/h8300.h	445;"	d
TFROM_DISP32W_B	include/opcode/h8300.h	466;"	d
TFROM_DISP32_B	include/opcode/h8300.h	461;"	d
TFROM_IND	include/opcode/h8300.h	431;"	d
TFROM_IND_B	include/opcode/h8300.h	451;"	d
TFROM_POSTDEC	include/opcode/h8300.h	437;"	d
TFROM_POSTDEC_B	include/opcode/h8300.h	458;"	d
TFROM_POSTINC	include/opcode/h8300.h	435;"	d
TFROM_POSTINC_B	include/opcode/h8300.h	456;"	d
TFROM_PREDEC	include/opcode/h8300.h	438;"	d
TFROM_PREDEC_B	include/opcode/h8300.h	459;"	d
TFROM_PREINC	include/opcode/h8300.h	436;"	d
TFROM_PREINC_B	include/opcode/h8300.h	457;"	d
TF_REG_UNKNOWN	gdb/trad-frame.c	/^enum { TF_REG_VALUE = -1, TF_REG_UNKNOWN = -2 };$/;"	e	enum:__anon1736	file:
TF_REG_VALUE	gdb/trad-frame.c	/^enum { TF_REG_VALUE = -1, TF_REG_UNKNOWN = -2 };$/;"	e	enum:__anon1736	file:
TFlag	sim/arm/armdefs.h	/^  ARMword TFlag;		\/* Thumb state *\/$/;"	m	struct:ARMul_State
TGT25	opcodes/ia64-opc.h	131;"	d
TGT25b	opcodes/ia64-opc.h	132;"	d
TGT25c	opcodes/ia64-opc.h	133;"	d
TGT64	opcodes/ia64-opc.h	134;"	d
TGZ_EXTRACT	zlib/contrib/untgz/untgz.c	/^enum { TGZ_EXTRACT, TGZ_LIST, TGZ_INVALID };$/;"	e	enum:__anon989	file:
TGZ_INVALID	zlib/contrib/untgz/untgz.c	/^enum { TGZ_EXTRACT, TGZ_LIST, TGZ_INVALID };$/;"	e	enum:__anon989	file:
TGZ_LIST	zlib/contrib/untgz/untgz.c	/^enum { TGZ_EXTRACT, TGZ_LIST, TGZ_INVALID };$/;"	e	enum:__anon989	file:
TGZfname	zlib/contrib/untgz/untgz.c	/^char *TGZfname (const char *arcname)$/;"	f
TGZnotfound	zlib/contrib/untgz/untgz.c	/^void TGZnotfound (const char *arcname)$/;"	f
TGZsuffix	zlib/contrib/untgz/untgz.c	/^const char *TGZsuffix[] = { "\\0", ".tar", ".tar.gz", ".taz", ".tgz", NULL };$/;"	v
THANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^THANDLE:            \/\/ Timer Handler 6$/;"	l
THM2_MAX_BWD_BRANCH_OFFSET	bfd/elf32-arm.c	2501;"	d	file:
THM2_MAX_BWD_COND_BRANCH_OFFSET	bfd/elf32-arm.c	2503;"	d	file:
THM2_MAX_FWD_BRANCH_OFFSET	bfd/elf32-arm.c	2500;"	d	file:
THM2_MAX_FWD_COND_BRANCH_OFFSET	bfd/elf32-arm.c	2502;"	d	file:
THM_MAX_BWD_BRANCH_OFFSET	bfd/elf32-arm.c	2499;"	d	file:
THM_MAX_FWD_BRANCH_OFFSET	bfd/elf32-arm.c	2498;"	d	file:
THPY_REQUIRE_VALID	gdb/python/py-infthread.c	29;"	d	file:
THRE	sim/bfin/dv-bfin_uart.h	39;"	d
THREADCOUNT	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	23;"	d	file:
THREADS	gdb/testsuite/gdb.mi/nsmoribund.c	/^int THREADS = 10;$/;"	v
THREADS	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	63;"	d	file:
THREADS	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	59;"	d	file:
THREAD_EXITED	gdb/gdbthread.h	/^  THREAD_EXITED,$/;"	e	enum:thread_state
THREAD_FSM_H	gdb/thread-fsm.h	20;"	d
THREAD_RUNNING	gdb/gdbthread.h	/^  THREAD_RUNNING,$/;"	e	enum:thread_state
THREAD_STATE_CLEAR_TRACED	gdb/config/i386/nm-i386gnu.h	34;"	d
THREAD_STATE_FLAVOR	gdb/config/i386/nm-i386gnu.h	30;"	d
THREAD_STATE_SET_TRACED	gdb/config/i386/nm-i386gnu.h	32;"	d
THREAD_STATE_SIZE	gdb/config/i386/nm-i386gnu.h	31;"	d
THREAD_STOPPED	gdb/gdbthread.h	/^  THREAD_STOPPED,$/;"	e	enum:thread_state
THREAD_STOPPED_BY	gdb/infrun.c	4348;"	d	file:
THREE	gdb/testsuite/gdb.base/info-macros.c	48;"	d	file:
THREE	gdb/testsuite/gdb.base/info-macros.c	52;"	d	file:
THREE_BYTE_0F38	opcodes/i386-dis.c	/^  THREE_BYTE_0F38 = 0,$/;"	e	enum:__anon49	file:
THREE_BYTE_0F3A	opcodes/i386-dis.c	/^  THREE_BYTE_0F3A$/;"	e	enum:__anon49	file:
THREE_BYTE_TABLE	opcodes/i386-dis.c	711;"	d	file:
THREE_BYTE_TABLE_PREFIX	opcodes/i386-dis.c	712;"	d	file:
THREE_OPERAND	opcodes/tic30-dis.c	38;"	d	file:
THUMB16_BCOND_INSN	bfd/elf32-arm.c	2516;"	d	file:
THUMB16_INSN	bfd/elf32-arm.c	2513;"	d	file:
THUMB16_TYPE	bfd/elf32-arm.c	/^  THUMB16_TYPE = 1,$/;"	e	enum:stub_insn_type	file:
THUMB2ARM_GLUE_ENTRY_NAME	bfd/coff-arm.c	85;"	d	file:
THUMB2ARM_GLUE_ENTRY_NAME	bfd/elf32-arm.c	2243;"	d	file:
THUMB2ARM_GLUE_SECTION_NAME	bfd/coff-arm.c	84;"	d	file:
THUMB2ARM_GLUE_SECTION_NAME	bfd/elf32-arm.c	2242;"	d	file:
THUMB2ARM_GLUE_SIZE	bfd/coff-arm.c	1108;"	d	file:
THUMB2ARM_GLUE_SIZE	bfd/elf32-arm.c	7142;"	d	file:
THUMB2_EABI_SYSCALL	gdb/arm-linux-tdep.c	253;"	d	file:
THUMB2_INSN_SIZE_BYTES	gdb/arm-tdep.c	9675;"	d	file:
THUMB2_RECORD	gdb/arm-tdep.c	/^  THUMB2_RECORD$/;"	e	enum:__anon1730	file:
THUMB2_SET_R7_RT_SIGRETURN1	gdb/arm-linux-tdep.c	251;"	d	file:
THUMB2_SET_R7_RT_SIGRETURN2	gdb/arm-linux-tdep.c	252;"	d	file:
THUMB2_SET_R7_SIGRETURN1	gdb/arm-linux-tdep.c	249;"	d	file:
THUMB2_SET_R7_SIGRETURN2	gdb/arm-linux-tdep.c	250;"	d	file:
THUMB32_B_INSN	bfd/elf32-arm.c	2520;"	d	file:
THUMB32_INSN	bfd/elf32-arm.c	2517;"	d	file:
THUMB32_MOVT	bfd/elf32-arm.c	2518;"	d	file:
THUMB32_MOVW	bfd/elf32-arm.c	2519;"	d	file:
THUMB32_TYPE	bfd/elf32-arm.c	/^  THUMB32_TYPE,$/;"	e	enum:stub_insn_type	file:
THUMBPEMAGIC	include/coff/arm.h	83;"	d
THUMB_BE_BREAKPOINT	gdb/arm-tdep.c	7764;"	d	file:
THUMB_FP_REGNUM	gdb/arch/arm.h	/^  THUMB_FP_REGNUM = 7,		\/* Frame register in Thumb code, if used.  *\/$/;"	e	enum:gdb_regnum
THUMB_INSN_SIZE_BYTES	gdb/arm-tdep.c	9674;"	d	file:
THUMB_LE_BREAKPOINT	gdb/arm-tdep.c	7763;"	d	file:
THUMB_NOP	gdb/arm-tdep.c	4400;"	d	file:
THUMB_RECORD	gdb/arm-tdep.c	/^  THUMB_RECORD,$/;"	e	enum:__anon1730	file:
TH_REMAP	bfd/elf32-tilepro.c	570;"	d	file:
TH_REMAP	bfd/elf32-tilepro.c	674;"	d	file:
TH_REMAP	bfd/elfxx-tilegx.c	643;"	d	file:
TH_REMAP	bfd/elfxx-tilegx.c	774;"	d	file:
TIB_NAME	gdb/windows-tdep.c	/^static const char* TIB_NAME[] =$/;"	v	file:
TIC30	bfd/coff-tic30.c	107;"	d	file:
TIC30BADMAG	include/coff/tic30.h	25;"	d
TIC30MAGIC	include/coff/tic30.h	23;"	d
TIC3X_MODN_MAX	include/opcode/tic4x.h	219;"	d
TIC3X_REG_MAX	include/opcode/tic4x.h	53;"	d
TIC4X_DEBUG	opcodes/tic4x-dis.c	30;"	d	file:
TIC4X_HASH_SIZE	opcodes/tic4x-dis.c	32;"	d	file:
TIC4X_NAME_MAX	include/opcode/tic4x.h	282;"	d
TIC4X_OPERANDS_MAX	include/opcode/tic4x.h	281;"	d
TIC4X_REG_MAX	include/opcode/tic4x.h	54;"	d
TIC4X_SPESOP_SIZE	opcodes/tic4x-dis.c	33;"	d	file:
TIC4X_TARGET_ID	include/coff/tic4x.h	24;"	d
TIC54XALGMAGIC	include/coff/tic54x.h	25;"	d
TIC54X_TARGET_ID	include/coff/tic54x.h	24;"	d
TIC5X_TARGET_ID	include/coff/tic54x.h	26;"	d
TIC6X_A4_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_A4_REGNUM = 4,$/;"	e	enum:__anon1727
TIC6X_A5_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_A5_REGNUM = 5,$/;"	e	enum:__anon1727
TIC6X_B0_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_B0_REGNUM = 16,$/;"	e	enum:__anon1727
TIC6X_B4_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_B4_REGNUM = 20,$/;"	e	enum:__anon1727
TIC6X_B5_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_B5_REGNUM = 21,$/;"	e	enum:__anon1727
TIC6X_COMPACT_BR_POS	include/opcode/tic6x.h	152;"	d
TIC6X_COMPACT_DSZ_POS	include/opcode/tic6x.h	153;"	d
TIC6X_COMPACT_SAT_POS	include/opcode/tic6x.h	151;"	d
TIC6X_CSR_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_CSR_REGNUM = 32,$/;"	e	enum:__anon1727
TIC6X_DP_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_DP_REGNUM = 30,  \/* Data Page Pointer: B14 *\/$/;"	e	enum:__anon1727
TIC6X_ELF_DATA	bfd/elf-bfd.h	/^  TIC6X_ELF_DATA,$/;"	e	enum:elf_target_id
TIC6X_FETCH_PACKET_SIZE	gdb/tic6x-tdep.c	53;"	d	file:
TIC6X_FLAG_CALL	include/opcode/tic6x.h	202;"	d
TIC6X_FLAG_FIRST	include/opcode/tic6x.h	174;"	d
TIC6X_FLAG_INSN16_B15PTR	include/opcode/tic6x.h	232;"	d
TIC6X_FLAG_INSN16_BSIDE	include/opcode/tic6x.h	230;"	d
TIC6X_FLAG_INSN16_MEM_MODE	include/opcode/tic6x.h	245;"	d
TIC6X_FLAG_INSN16_NORS	include/opcode/tic6x.h	228;"	d
TIC6X_FLAG_INSN16_SPRED	include/opcode/tic6x.h	226;"	d
TIC6X_FLAG_LOAD	include/opcode/tic6x.h	184;"	d
TIC6X_FLAG_MACRO	include/opcode/tic6x.h	171;"	d
TIC6X_FLAG_MCNOP	include/opcode/tic6x.h	178;"	d
TIC6X_FLAG_NO_CROSS	include/opcode/tic6x.h	199;"	d
TIC6X_FLAG_NO_MCNOP	include/opcode/tic6x.h	181;"	d
TIC6X_FLAG_PREFER	include/opcode/tic6x.h	223;"	d
TIC6X_FLAG_RETURN	include/opcode/tic6x.h	205;"	d
TIC6X_FLAG_SIDE_B_ONLY	include/opcode/tic6x.h	193;"	d
TIC6X_FLAG_SIDE_T2_ONLY	include/opcode/tic6x.h	196;"	d
TIC6X_FLAG_SPKERNEL	include/opcode/tic6x.h	211;"	d
TIC6X_FLAG_SPLOOP	include/opcode/tic6x.h	208;"	d
TIC6X_FLAG_SPMASK	include/opcode/tic6x.h	216;"	d
TIC6X_FLAG_STORE	include/opcode/tic6x.h	187;"	d
TIC6X_FLAG_UNALIGNED	include/opcode/tic6x.h	190;"	d
TIC6X_FP_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_FP_REGNUM = 15,  \/* Frame Pointer: A15 *\/$/;"	e	enum:__anon1727
TIC6X_INSN16_MEM_MODE	include/opcode/tic6x.h	234;"	d
TIC6X_INSN16_MEM_MODE_VAL	include/opcode/tic6x.h	235;"	d
TIC6X_INSN_C62X	include/opcode/tic6x.h	161;"	d
TIC6X_INSN_C64X	include/opcode/tic6x.h	162;"	d
TIC6X_INSN_C64XP	include/opcode/tic6x.h	163;"	d
TIC6X_INSN_C64X_AND_C67X	include/opcode/tic6x-opcode-table.h	30;"	d
TIC6X_INSN_C64X_AND_C67X	include/opcode/tic6x-opcode-table.h	3585;"	d
TIC6X_INSN_C674X	include/opcode/tic6x.h	166;"	d
TIC6X_INSN_C67X	include/opcode/tic6x.h	164;"	d
TIC6X_INSN_C67XP	include/opcode/tic6x.h	165;"	d
TIC6X_INST_SWE	gdb/tic6x-tdep.h	38;"	d
TIC6X_MAX_BITFIELDS	include/opcode/tic6x.h	82;"	d
TIC6X_MAX_FIXED_FIELDS	include/opcode/tic6x.h	250;"	d
TIC6X_MAX_INSN_FIELDS	include/opcode/tic6x.h	93;"	d
TIC6X_MAX_OPERANDS	include/opcode/tic6x.h	254;"	d
TIC6X_MAX_SOURCE_OPERANDS	include/opcode/tic6x.h	259;"	d
TIC6X_MAX_VAR_FIELDS	include/opcode/tic6x.h	262;"	d
TIC6X_MEM_MODE_NEGATIVE	include/opcode/tic6x.h	236;"	d
TIC6X_MEM_MODE_POSITIVE	include/opcode/tic6x.h	237;"	d
TIC6X_MEM_MODE_POSTDECR	include/opcode/tic6x.h	242;"	d
TIC6X_MEM_MODE_POSTINCR	include/opcode/tic6x.h	243;"	d
TIC6X_MEM_MODE_PREDECR	include/opcode/tic6x.h	240;"	d
TIC6X_MEM_MODE_PREINCR	include/opcode/tic6x.h	241;"	d
TIC6X_MEM_MODE_REG_NEGATIVE	include/opcode/tic6x.h	238;"	d
TIC6X_MEM_MODE_REG_POSITIVE	include/opcode/tic6x.h	239;"	d
TIC6X_NUM_CORE_REGS	gdb/tic6x-tdep.h	/^  TIC6X_NUM_CORE_REGS = 33, \/* The number of core registers *\/$/;"	e	enum:__anon1727
TIC6X_NUM_PREFER	include/opcode/tic6x.h	247;"	d
TIC6X_NUM_REGS	gdb/gdbserver/linux-tic6x-low.c	37;"	d	file:
TIC6X_NUM_REGS	gdb/tic6x-tdep.h	/^  TIC6X_NUM_REGS \/* The number of registers *\/$/;"	e	enum:__anon1727
TIC6X_OPCODE_SIZE	gdb/tic6x-tdep.c	52;"	d	file:
TIC6X_PC_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_PC_REGNUM = 33,$/;"	e	enum:__anon1727
TIC6X_PREFER_VAL	include/opcode/tic6x.h	222;"	d
TIC6X_PTR_SIZE	gdb/solib-dsbt.c	/^enum { TIC6X_PTR_SIZE = 4 };$/;"	e	enum:__anon1781	file:
TIC6X_RA_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_RA_REGNUM = 19,  \/* Return address: B3 *\/$/;"	e	enum:__anon1727
TIC6X_RILC_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_RILC_REGNUM = 68,$/;"	e	enum:__anon1727
TIC6X_SIGINFO_SIZE	gdb/tic6x-linux-tdep.c	33;"	d	file:
TIC6X_SP_REGNUM	gdb/tic6x-tdep.h	/^  TIC6X_SP_REGNUM = 31,  \/* Stack Pointer: B15 *\/$/;"	e	enum:__anon1727
TIC6X_SP_RT_SIGFRAME	gdb/tic6x-linux-tdep.c	31;"	d	file:
TIC6X_STACK_T_SIZE	gdb/tic6x-linux-tdep.c	36;"	d	file:
TIC80BADMAG	include/coff/tic80.h	42;"	d
TIC80COFF	bfd/coff-tic80.c	701;"	d	file:
TIC80_AOUTHDR_MAGIC	include/coff/tic80.h	47;"	d
TIC80_ARCH_MAGIC	include/coff/tic80.h	39;"	d
TIC80_H	include/opcode/tic80.h	23;"	d
TIC80_NO_R0_DEST	include/opcode/tic80.h	252;"	d
TIC80_OPERAND_BASEREL	include/opcode/tic80.h	202;"	d
TIC80_OPERAND_BITFIELD	include/opcode/tic80.h	177;"	d
TIC80_OPERAND_BITNUM	include/opcode/tic80.h	241;"	d
TIC80_OPERAND_CC	include/opcode/tic80.h	233;"	d
TIC80_OPERAND_CR	include/opcode/tic80.h	227;"	d
TIC80_OPERAND_ENDMASK	include/opcode/tic80.h	211;"	d
TIC80_OPERAND_EVEN	include/opcode/tic80.h	141;"	d
TIC80_OPERAND_FLOAT	include/opcode/tic80.h	196;"	d
TIC80_OPERAND_FPA	include/opcode/tic80.h	221;"	d
TIC80_OPERAND_GPR	include/opcode/tic80.h	216;"	d
TIC80_OPERAND_MASK	include/opcode/tic80.h	246;"	d
TIC80_OPERAND_M_LI	include/opcode/tic80.h	187;"	d
TIC80_OPERAND_M_SI	include/opcode/tic80.h	182;"	d
TIC80_OPERAND_NUM	include/opcode/tic80.h	157;"	d
TIC80_OPERAND_ODD	include/opcode/tic80.h	147;"	d
TIC80_OPERAND_PARENS	include/opcode/tic80.h	164;"	d
TIC80_OPERAND_PCREL	include/opcode/tic80.h	170;"	d
TIC80_OPERAND_SCALED	include/opcode/tic80.h	192;"	d
TIC80_OPERAND_SIGNED	include/opcode/tic80.h	151;"	d
TIC80_TARGET_ID	include/coff/tic80.h	40;"	d
TIC80_VECTOR	include/opcode/tic80.h	251;"	d
TICC	sim/erc32/exec.c	176;"	d	file:
TICKS	gdb/stubs/sh-stub.c	/^    TICKS, STALLS, CYCLES, INSTS, PLR$/;"	e	enum:regnames	file:
TICK_REGNUM	sim/h8300/sim-main.h	/^  TICK_REGNUM = 13,$/;"	e	enum:h8_regnum
TICOFF	include/coff/ti.h	49;"	d
TICOFF0MAGIC	include/coff/ti.h	45;"	d
TICOFF1MAGIC	include/coff/ti.h	46;"	d
TICOFF2MAGIC	include/coff/ti.h	47;"	d
TICOFF_AOUT_MAGIC	include/coff/ti.h	48;"	d
TICOFF_DEFAULT_MAGIC	include/coff/ti.h	72;"	d
TICOFF_DEFAULT_MAGIC	include/coff/tic4x.h	32;"	d
TICOFF_DEFAULT_MAGIC	include/coff/tic54x.h	31;"	d
TICOFF_LOCAL_LABEL_P	include/coff/ti.h	391;"	d
TICOFF_TARGET_ARCH	include/coff/tic4x.h	30;"	d
TICOFF_TARGET_ARCH	include/coff/tic54x.h	30;"	d
TICOFF_TARGET_MACHINE_GET	include/coff/ti.h	63;"	d
TICOFF_TARGET_MACHINE_GET	include/coff/tic4x.h	34;"	d
TICOFF_TARGET_MACHINE_SET	include/coff/ti.h	67;"	d
TICOFF_TARGET_MACHINE_SET	include/coff/tic4x.h	37;"	d
TID	include/opcode/convex.h	65;"	d
TID	sim/v850/sim-main.h	268;"	d
TID_PARSE_H	gdb/tid-parse.h	21;"	d
TILEGX_BPT_BUNDLE	include/opcode/tilegx.h	377;"	d
TILEGX_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilegx.h	/^  TILEGX_BUNDLE_ALIGNMENT_IN_BYTES =$/;"	e	enum:__anon1244
TILEGX_BUNDLE_MODE_MASK	include/opcode/tilegx.h	1147;"	d
TILEGX_BUNDLE_SIZE_IN_BYTES	include/opcode/tilegx.h	/^  TILEGX_BUNDLE_SIZE_IN_BYTES = 1 << TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES,$/;"	e	enum:__anon1244
TILEGX_ELF_DATA	bfd/elf-bfd.h	/^  TILEGX_ELF_DATA,$/;"	e	enum:elf_target_id
TILEGX_ELF_DTPMOD_RELOC	bfd/elfxx-tilegx.c	54;"	d	file:
TILEGX_ELF_DTPOFF_RELOC	bfd/elfxx-tilegx.c	51;"	d	file:
TILEGX_ELF_PUT_WORD	bfd/elfxx-tilegx.c	60;"	d	file:
TILEGX_ELF_RELA_BYTES	bfd/elfxx-tilegx.c	37;"	d	file:
TILEGX_ELF_R_INFO	bfd/elfxx-tilegx.c	45;"	d	file:
TILEGX_ELF_R_SYMNDX	bfd/elfxx-tilegx.c	48;"	d	file:
TILEGX_ELF_R_TYPE	bfd/elfxx-tilegx.c	42;"	d	file:
TILEGX_ELF_TPOFF_RELOC	bfd/elfxx-tilegx.c	57;"	d	file:
TILEGX_ELF_WORD_BYTES	bfd/elfxx-tilegx.c	33;"	d	file:
TILEGX_FAULTNUM_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_FAULTNUM_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_FIRST_EASY_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_FIRST_EASY_REGNUM = TILEGX_R0_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_GREGSET_T_SIZE	bfd/elf32-tilegx.h	36;"	d
TILEGX_GREGSET_T_SIZE	bfd/elf64-tilegx.h	36;"	d
TILEGX_IMM16_HOWTO	bfd/elfxx-tilegx.c	437;"	d	file:
TILEGX_IMM16_HOWTO_LAST	bfd/elfxx-tilegx.c	451;"	d	file:
TILEGX_IMM16_HOWTO_LAST_PCREL	bfd/elfxx-tilegx.c	479;"	d	file:
TILEGX_IMM16_HOWTO_LAST_TLS_IE	bfd/elfxx-tilegx.c	541;"	d	file:
TILEGX_IMM16_HOWTO_PCREL	bfd/elfxx-tilegx.c	465;"	d	file:
TILEGX_IMM16_HOWTO_TLS_IE	bfd/elfxx-tilegx.c	526;"	d	file:
TILEGX_IMM_HOWTO	bfd/elfxx-tilegx.c	410;"	d	file:
TILEGX_IO0_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_IO0_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_IO1_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_IO1_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_LINUX_SIZEOF_GREGSET	gdb/tilegx-linux-tdep.c	85;"	d	file:
TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilegx.h	/^  TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES = 3,$/;"	e	enum:__anon1244
TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES	include/opcode/tilegx.h	/^  TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES = 3,$/;"	e	enum:__anon1244
TILEGX_LR_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_LR_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE	include/opcode/tilegx.h	/^  TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE = 3,$/;"	e	enum:__anon1244
TILEGX_MAX_OPERANDS	include/opcode/tilegx.h	/^  TILEGX_MAX_OPERANDS = 4 \/* bfexts *\/$/;"	e	enum:__anon1240
TILEGX_NUM_EASY_REGS	gdb/tilegx-tdep.h	/^    TILEGX_NUM_EASY_REGS = TILEGX_SN_REGNUM, \/* 56 *\/$/;"	e	enum:tilegx_regnum
TILEGX_NUM_PHYS_REGS	gdb/tilegx-tdep.h	/^    TILEGX_NUM_PHYS_REGS = TILEGX_PC_REGNUM, \/* 64 *\/$/;"	e	enum:tilegx_regnum
TILEGX_NUM_PIPELINE_ENCODINGS	include/opcode/tilegx.h	/^  TILEGX_NUM_PIPELINE_ENCODINGS = 5,$/;"	e	enum:__anon1242
TILEGX_NUM_REGISTERS	include/opcode/tilegx.h	/^  TILEGX_NUM_REGISTERS = 64,$/;"	e	enum:__anon1244
TILEGX_NUM_REGS	gdb/tilegx-tdep.h	/^    TILEGX_NUM_REGS, \/* 66 *\/$/;"	e	enum:tilegx_regnum
TILEGX_OPC_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDI	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDI,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDLI	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDLI,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDX	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDX,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDXI	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDXI,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDXLI	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDXLI,$/;"	e	enum:__anon1241
TILEGX_OPC_ADDXSC	include/opcode/tilegx.h	/^  TILEGX_OPC_ADDXSC,$/;"	e	enum:__anon1241
TILEGX_OPC_AND	include/opcode/tilegx.h	/^  TILEGX_OPC_AND,$/;"	e	enum:__anon1241
TILEGX_OPC_ANDI	include/opcode/tilegx.h	/^  TILEGX_OPC_ANDI,$/;"	e	enum:__anon1241
TILEGX_OPC_BEQZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BEQZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BEQZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BEQZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BFEXTS	include/opcode/tilegx.h	/^  TILEGX_OPC_BFEXTS,$/;"	e	enum:__anon1241
TILEGX_OPC_BFEXTU	include/opcode/tilegx.h	/^  TILEGX_OPC_BFEXTU,$/;"	e	enum:__anon1241
TILEGX_OPC_BFINS	include/opcode/tilegx.h	/^  TILEGX_OPC_BFINS,$/;"	e	enum:__anon1241
TILEGX_OPC_BGEZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BGEZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BGEZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BGEZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BGTZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BGTZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BGTZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BGTZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BLBC	include/opcode/tilegx.h	/^  TILEGX_OPC_BLBC,$/;"	e	enum:__anon1241
TILEGX_OPC_BLBCT	include/opcode/tilegx.h	/^  TILEGX_OPC_BLBCT,$/;"	e	enum:__anon1241
TILEGX_OPC_BLBS	include/opcode/tilegx.h	/^  TILEGX_OPC_BLBS,$/;"	e	enum:__anon1241
TILEGX_OPC_BLBST	include/opcode/tilegx.h	/^  TILEGX_OPC_BLBST,$/;"	e	enum:__anon1241
TILEGX_OPC_BLEZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BLEZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BLEZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BLEZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BLTZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BLTZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BLTZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BLTZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BNEZ	include/opcode/tilegx.h	/^  TILEGX_OPC_BNEZ,$/;"	e	enum:__anon1241
TILEGX_OPC_BNEZT	include/opcode/tilegx.h	/^  TILEGX_OPC_BNEZT,$/;"	e	enum:__anon1241
TILEGX_OPC_BPT	include/opcode/tilegx.h	/^  TILEGX_OPC_BPT,$/;"	e	enum:__anon1241
TILEGX_OPC_CLZ	include/opcode/tilegx.h	/^  TILEGX_OPC_CLZ,$/;"	e	enum:__anon1241
TILEGX_OPC_CMOVEQZ	include/opcode/tilegx.h	/^  TILEGX_OPC_CMOVEQZ,$/;"	e	enum:__anon1241
TILEGX_OPC_CMOVNEZ	include/opcode/tilegx.h	/^  TILEGX_OPC_CMOVNEZ,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPEQ	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPEQ,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPEQI	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPEQI,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPEXCH	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPEXCH,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPEXCH4	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPEXCH4,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLES	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLES,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLEU	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLEU,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLTS	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLTS,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLTSI	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLTSI,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLTU	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLTU,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPLTUI	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPLTUI,$/;"	e	enum:__anon1241
TILEGX_OPC_CMPNE	include/opcode/tilegx.h	/^  TILEGX_OPC_CMPNE,$/;"	e	enum:__anon1241
TILEGX_OPC_CMUL	include/opcode/tilegx.h	/^  TILEGX_OPC_CMUL,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULA	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULA,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULAF	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULAF,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULF	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULF,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULFR	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULFR,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULH	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULH,$/;"	e	enum:__anon1241
TILEGX_OPC_CMULHR	include/opcode/tilegx.h	/^  TILEGX_OPC_CMULHR,$/;"	e	enum:__anon1241
TILEGX_OPC_CRC32_32	include/opcode/tilegx.h	/^  TILEGX_OPC_CRC32_32,$/;"	e	enum:__anon1241
TILEGX_OPC_CRC32_8	include/opcode/tilegx.h	/^  TILEGX_OPC_CRC32_8,$/;"	e	enum:__anon1241
TILEGX_OPC_CTZ	include/opcode/tilegx.h	/^  TILEGX_OPC_CTZ,$/;"	e	enum:__anon1241
TILEGX_OPC_DBLALIGN	include/opcode/tilegx.h	/^  TILEGX_OPC_DBLALIGN,$/;"	e	enum:__anon1241
TILEGX_OPC_DBLALIGN2	include/opcode/tilegx.h	/^  TILEGX_OPC_DBLALIGN2,$/;"	e	enum:__anon1241
TILEGX_OPC_DBLALIGN4	include/opcode/tilegx.h	/^  TILEGX_OPC_DBLALIGN4,$/;"	e	enum:__anon1241
TILEGX_OPC_DBLALIGN6	include/opcode/tilegx.h	/^  TILEGX_OPC_DBLALIGN6,$/;"	e	enum:__anon1241
TILEGX_OPC_DRAIN	include/opcode/tilegx.h	/^  TILEGX_OPC_DRAIN,$/;"	e	enum:__anon1241
TILEGX_OPC_DTLBPR	include/opcode/tilegx.h	/^  TILEGX_OPC_DTLBPR,$/;"	e	enum:__anon1241
TILEGX_OPC_EXCH	include/opcode/tilegx.h	/^  TILEGX_OPC_EXCH,$/;"	e	enum:__anon1241
TILEGX_OPC_EXCH4	include/opcode/tilegx.h	/^  TILEGX_OPC_EXCH4,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_ADDSUB	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_ADDSUB,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_ADD_FLAGS	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_ADD_FLAGS,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_MUL_FLAGS	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_MUL_FLAGS,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_PACK1	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_PACK1,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_PACK2	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_PACK2,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_SUB_FLAGS	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_SUB_FLAGS,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_UNPACK_MAX	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_UNPACK_MAX,$/;"	e	enum:__anon1241
TILEGX_OPC_FDOUBLE_UNPACK_MIN	include/opcode/tilegx.h	/^  TILEGX_OPC_FDOUBLE_UNPACK_MIN,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHADD	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHADD,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHADD4	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHADD4,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHADDGEZ	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHADDGEZ,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHADDGEZ4	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHADDGEZ4,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHAND	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHAND,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHAND4	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHAND4,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHOR	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHOR,$/;"	e	enum:__anon1241
TILEGX_OPC_FETCHOR4	include/opcode/tilegx.h	/^  TILEGX_OPC_FETCHOR4,$/;"	e	enum:__anon1241
TILEGX_OPC_FINV	include/opcode/tilegx.h	/^  TILEGX_OPC_FINV,$/;"	e	enum:__anon1241
TILEGX_OPC_FLUSH	include/opcode/tilegx.h	/^  TILEGX_OPC_FLUSH,$/;"	e	enum:__anon1241
TILEGX_OPC_FLUSHWB	include/opcode/tilegx.h	/^  TILEGX_OPC_FLUSHWB,$/;"	e	enum:__anon1241
TILEGX_OPC_FNOP	include/opcode/tilegx.h	/^  TILEGX_OPC_FNOP,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_ADD1	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_ADD1,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_ADDSUB2	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_ADDSUB2,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_MUL1	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_MUL1,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_MUL2	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_MUL2,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_PACK1	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_PACK1,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_PACK2	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_PACK2,$/;"	e	enum:__anon1241
TILEGX_OPC_FSINGLE_SUB1	include/opcode/tilegx.h	/^  TILEGX_OPC_FSINGLE_SUB1,$/;"	e	enum:__anon1241
TILEGX_OPC_ICOH	include/opcode/tilegx.h	/^  TILEGX_OPC_ICOH,$/;"	e	enum:__anon1241
TILEGX_OPC_ILL	include/opcode/tilegx.h	/^  TILEGX_OPC_ILL,$/;"	e	enum:__anon1241
TILEGX_OPC_INFO	include/opcode/tilegx.h	/^  TILEGX_OPC_INFO,$/;"	e	enum:__anon1241
TILEGX_OPC_INFOL	include/opcode/tilegx.h	/^  TILEGX_OPC_INFOL,$/;"	e	enum:__anon1241
TILEGX_OPC_INV	include/opcode/tilegx.h	/^  TILEGX_OPC_INV,$/;"	e	enum:__anon1241
TILEGX_OPC_IRET	include/opcode/tilegx.h	/^  TILEGX_OPC_IRET,$/;"	e	enum:__anon1241
TILEGX_OPC_J	include/opcode/tilegx.h	/^  TILEGX_OPC_J,$/;"	e	enum:__anon1241
TILEGX_OPC_JAL	include/opcode/tilegx.h	/^  TILEGX_OPC_JAL,$/;"	e	enum:__anon1241
TILEGX_OPC_JALR	include/opcode/tilegx.h	/^  TILEGX_OPC_JALR,$/;"	e	enum:__anon1241
TILEGX_OPC_JALRP	include/opcode/tilegx.h	/^  TILEGX_OPC_JALRP,$/;"	e	enum:__anon1241
TILEGX_OPC_JR	include/opcode/tilegx.h	/^  TILEGX_OPC_JR,$/;"	e	enum:__anon1241
TILEGX_OPC_JRP	include/opcode/tilegx.h	/^  TILEGX_OPC_JRP,$/;"	e	enum:__anon1241
TILEGX_OPC_LD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD1S	include/opcode/tilegx.h	/^  TILEGX_OPC_LD1S,$/;"	e	enum:__anon1241
TILEGX_OPC_LD1S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD1S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD1U	include/opcode/tilegx.h	/^  TILEGX_OPC_LD1U,$/;"	e	enum:__anon1241
TILEGX_OPC_LD1U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD1U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD2S	include/opcode/tilegx.h	/^  TILEGX_OPC_LD2S,$/;"	e	enum:__anon1241
TILEGX_OPC_LD2S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD2S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD2U	include/opcode/tilegx.h	/^  TILEGX_OPC_LD2U,$/;"	e	enum:__anon1241
TILEGX_OPC_LD2U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD2U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD4S	include/opcode/tilegx.h	/^  TILEGX_OPC_LD4S,$/;"	e	enum:__anon1241
TILEGX_OPC_LD4S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD4S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD4S_TLS	include/opcode/tilegx.h	/^  TILEGX_OPC_LD4S_TLS,$/;"	e	enum:__anon1241
TILEGX_OPC_LD4U	include/opcode/tilegx.h	/^  TILEGX_OPC_LD4U,$/;"	e	enum:__anon1241
TILEGX_OPC_LD4U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD4U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNA	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNA,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNA_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNA_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT1S	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT1S,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT1S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT1S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT1U	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT1U,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT1U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT1U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT2S	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT2S,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT2S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT2S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT2U	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT2U,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT2U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT2U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT4S	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT4S,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT4S_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT4S_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT4U	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT4U,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT4U_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT4U_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LDNT_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LDNT_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_LD_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_LD_TLS	include/opcode/tilegx.h	/^  TILEGX_OPC_LD_TLS,$/;"	e	enum:__anon1241
TILEGX_OPC_LNK	include/opcode/tilegx.h	/^  TILEGX_OPC_LNK,$/;"	e	enum:__anon1241
TILEGX_OPC_MF	include/opcode/tilegx.h	/^  TILEGX_OPC_MF,$/;"	e	enum:__anon1241
TILEGX_OPC_MFSPR	include/opcode/tilegx.h	/^  TILEGX_OPC_MFSPR,$/;"	e	enum:__anon1241
TILEGX_OPC_MM	include/opcode/tilegx.h	/^  TILEGX_OPC_MM,$/;"	e	enum:__anon1241
TILEGX_OPC_MNZ	include/opcode/tilegx.h	/^  TILEGX_OPC_MNZ,$/;"	e	enum:__anon1241
TILEGX_OPC_MOVE	include/opcode/tilegx.h	/^  TILEGX_OPC_MOVE,$/;"	e	enum:__anon1241
TILEGX_OPC_MOVEI	include/opcode/tilegx.h	/^  TILEGX_OPC_MOVEI,$/;"	e	enum:__anon1241
TILEGX_OPC_MOVELI	include/opcode/tilegx.h	/^  TILEGX_OPC_MOVELI,$/;"	e	enum:__anon1241
TILEGX_OPC_MTSPR	include/opcode/tilegx.h	/^  TILEGX_OPC_MTSPR,$/;"	e	enum:__anon1241
TILEGX_OPC_MULAX	include/opcode/tilegx.h	/^  TILEGX_OPC_MULAX,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HS_HS	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HS_HS,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HS_HU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HS_HU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HS_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HS_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HS_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HS_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HU_HU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HU_HU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HU_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HU_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_HU_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_HU_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_LS_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_LS_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_LS_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_LS_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULA_LU_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MULA_LU_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MULX	include/opcode/tilegx.h	/^  TILEGX_OPC_MULX,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HS_HS	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HS_HS,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HS_HU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HS_HU,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HS_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HS_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HS_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HS_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HU_HU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HU_HU,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HU_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HU_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_HU_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_HU_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_LS_LS	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_LS_LS,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_LS_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_LS_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MUL_LU_LU	include/opcode/tilegx.h	/^  TILEGX_OPC_MUL_LU_LU,$/;"	e	enum:__anon1241
TILEGX_OPC_MZ	include/opcode/tilegx.h	/^  TILEGX_OPC_MZ,$/;"	e	enum:__anon1241
TILEGX_OPC_NAP	include/opcode/tilegx.h	/^  TILEGX_OPC_NAP,$/;"	e	enum:__anon1241
TILEGX_OPC_NONE	include/opcode/tilegx.h	/^  TILEGX_OPC_NONE$/;"	e	enum:__anon1241
TILEGX_OPC_NOP	include/opcode/tilegx.h	/^  TILEGX_OPC_NOP,$/;"	e	enum:__anon1241
TILEGX_OPC_NOR	include/opcode/tilegx.h	/^  TILEGX_OPC_NOR,$/;"	e	enum:__anon1241
TILEGX_OPC_OR	include/opcode/tilegx.h	/^  TILEGX_OPC_OR,$/;"	e	enum:__anon1241
TILEGX_OPC_ORI	include/opcode/tilegx.h	/^  TILEGX_OPC_ORI,$/;"	e	enum:__anon1241
TILEGX_OPC_PCNT	include/opcode/tilegx.h	/^  TILEGX_OPC_PCNT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L1	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L1,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L1_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L1_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L2	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L2,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L2_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L2_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L3	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L3,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_ADD_L3_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_ADD_L3_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L1	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L1,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L1_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L1_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L2	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L2,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L2_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L2_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L3	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L3,$/;"	e	enum:__anon1241
TILEGX_OPC_PREFETCH_L3_FAULT	include/opcode/tilegx.h	/^  TILEGX_OPC_PREFETCH_L3_FAULT,$/;"	e	enum:__anon1241
TILEGX_OPC_RAISE	include/opcode/tilegx.h	/^  TILEGX_OPC_RAISE,$/;"	e	enum:__anon1241
TILEGX_OPC_REVBITS	include/opcode/tilegx.h	/^  TILEGX_OPC_REVBITS,$/;"	e	enum:__anon1241
TILEGX_OPC_REVBYTES	include/opcode/tilegx.h	/^  TILEGX_OPC_REVBYTES,$/;"	e	enum:__anon1241
TILEGX_OPC_ROTL	include/opcode/tilegx.h	/^  TILEGX_OPC_ROTL,$/;"	e	enum:__anon1241
TILEGX_OPC_ROTLI	include/opcode/tilegx.h	/^  TILEGX_OPC_ROTLI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL16INSLI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL16INSLI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL1ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL1ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL1ADDX	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL1ADDX,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL2ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL2ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL2ADDX	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL2ADDX,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL3ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL3ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_SHL3ADDX	include/opcode/tilegx.h	/^  TILEGX_OPC_SHL3ADDX,$/;"	e	enum:__anon1241
TILEGX_OPC_SHLI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHLI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHLX	include/opcode/tilegx.h	/^  TILEGX_OPC_SHLX,$/;"	e	enum:__anon1241
TILEGX_OPC_SHLXI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHLXI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRS	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRS,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRSI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRSI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRU	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRU,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRUI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRUI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRUX	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRUX,$/;"	e	enum:__anon1241
TILEGX_OPC_SHRUXI	include/opcode/tilegx.h	/^  TILEGX_OPC_SHRUXI,$/;"	e	enum:__anon1241
TILEGX_OPC_SHUFFLEBYTES	include/opcode/tilegx.h	/^  TILEGX_OPC_SHUFFLEBYTES,$/;"	e	enum:__anon1241
TILEGX_OPC_ST	include/opcode/tilegx.h	/^  TILEGX_OPC_ST,$/;"	e	enum:__anon1241
TILEGX_OPC_ST1	include/opcode/tilegx.h	/^  TILEGX_OPC_ST1,$/;"	e	enum:__anon1241
TILEGX_OPC_ST1_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_ST1_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_ST2	include/opcode/tilegx.h	/^  TILEGX_OPC_ST2,$/;"	e	enum:__anon1241
TILEGX_OPC_ST2_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_ST2_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_ST4	include/opcode/tilegx.h	/^  TILEGX_OPC_ST4,$/;"	e	enum:__anon1241
TILEGX_OPC_ST4_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_ST4_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT1	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT1,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT1_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT1_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT2	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT2,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT2_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT2_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT4	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT4,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT4_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT4_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_STNT_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_STNT_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_ST_ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_ST_ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_SUB	include/opcode/tilegx.h	/^  TILEGX_OPC_SUB,$/;"	e	enum:__anon1241
TILEGX_OPC_SUBX	include/opcode/tilegx.h	/^  TILEGX_OPC_SUBX,$/;"	e	enum:__anon1241
TILEGX_OPC_SUBXSC	include/opcode/tilegx.h	/^  TILEGX_OPC_SUBXSC,$/;"	e	enum:__anon1241
TILEGX_OPC_SWINT0	include/opcode/tilegx.h	/^  TILEGX_OPC_SWINT0,$/;"	e	enum:__anon1241
TILEGX_OPC_SWINT1	include/opcode/tilegx.h	/^  TILEGX_OPC_SWINT1,$/;"	e	enum:__anon1241
TILEGX_OPC_SWINT2	include/opcode/tilegx.h	/^  TILEGX_OPC_SWINT2,$/;"	e	enum:__anon1241
TILEGX_OPC_SWINT3	include/opcode/tilegx.h	/^  TILEGX_OPC_SWINT3,$/;"	e	enum:__anon1241
TILEGX_OPC_TBLIDXB0	include/opcode/tilegx.h	/^  TILEGX_OPC_TBLIDXB0,$/;"	e	enum:__anon1241
TILEGX_OPC_TBLIDXB1	include/opcode/tilegx.h	/^  TILEGX_OPC_TBLIDXB1,$/;"	e	enum:__anon1241
TILEGX_OPC_TBLIDXB2	include/opcode/tilegx.h	/^  TILEGX_OPC_TBLIDXB2,$/;"	e	enum:__anon1241
TILEGX_OPC_TBLIDXB3	include/opcode/tilegx.h	/^  TILEGX_OPC_TBLIDXB3,$/;"	e	enum:__anon1241
TILEGX_OPC_V1ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_V1ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_V1ADDI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1ADDI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1ADDUC	include/opcode/tilegx.h	/^  TILEGX_OPC_V1ADDUC,$/;"	e	enum:__anon1241
TILEGX_OPC_V1ADIFFU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1ADIFFU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1AVGU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1AVGU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPEQ	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPEQ,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPEQI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPEQI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLES	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLES,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLEU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLEU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLTS	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLTS,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLTSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLTSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLTU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLTU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPLTUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPLTUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1CMPNE	include/opcode/tilegx.h	/^  TILEGX_OPC_V1CMPNE,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DDOTPU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DDOTPU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DDOTPUA	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DDOTPUA,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DDOTPUS	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DDOTPUS,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DDOTPUSA	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DDOTPUSA,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTP	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTP,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTPA	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTPA,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTPU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTPU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTPUA	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTPUA,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTPUS	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTPUS,$/;"	e	enum:__anon1241
TILEGX_OPC_V1DOTPUSA	include/opcode/tilegx.h	/^  TILEGX_OPC_V1DOTPUSA,$/;"	e	enum:__anon1241
TILEGX_OPC_V1INT_H	include/opcode/tilegx.h	/^  TILEGX_OPC_V1INT_H,$/;"	e	enum:__anon1241
TILEGX_OPC_V1INT_L	include/opcode/tilegx.h	/^  TILEGX_OPC_V1INT_L,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MAXU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MAXU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MAXUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MAXUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MINU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MINU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MINUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MINUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MNZ	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MNZ,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MULTU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MULTU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MULU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MULU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MULUS	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MULUS,$/;"	e	enum:__anon1241
TILEGX_OPC_V1MZ	include/opcode/tilegx.h	/^  TILEGX_OPC_V1MZ,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SADAU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SADAU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SADU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SADU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHL	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHL,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHLI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHLI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHRS	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHRS,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHRSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHRSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHRU	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHRU,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SHRUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SHRUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SUB	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SUB,$/;"	e	enum:__anon1241
TILEGX_OPC_V1SUBUC	include/opcode/tilegx.h	/^  TILEGX_OPC_V1SUBUC,$/;"	e	enum:__anon1241
TILEGX_OPC_V2ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_V2ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_V2ADDI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2ADDI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2ADDSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V2ADDSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V2ADIFFS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2ADIFFS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2AVGS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2AVGS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPEQ	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPEQ,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPEQI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPEQI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLES	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLES,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLEU	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLEU,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLTS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLTS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLTSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLTSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLTU	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLTU,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPLTUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPLTUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2CMPNE	include/opcode/tilegx.h	/^  TILEGX_OPC_V2CMPNE,$/;"	e	enum:__anon1241
TILEGX_OPC_V2DOTP	include/opcode/tilegx.h	/^  TILEGX_OPC_V2DOTP,$/;"	e	enum:__anon1241
TILEGX_OPC_V2DOTPA	include/opcode/tilegx.h	/^  TILEGX_OPC_V2DOTPA,$/;"	e	enum:__anon1241
TILEGX_OPC_V2INT_H	include/opcode/tilegx.h	/^  TILEGX_OPC_V2INT_H,$/;"	e	enum:__anon1241
TILEGX_OPC_V2INT_L	include/opcode/tilegx.h	/^  TILEGX_OPC_V2INT_L,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MAXS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MAXS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MAXSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MAXSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MINS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MINS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MINSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MINSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MNZ	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MNZ,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MULFSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MULFSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MULS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MULS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MULTS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MULTS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2MZ	include/opcode/tilegx.h	/^  TILEGX_OPC_V2MZ,$/;"	e	enum:__anon1241
TILEGX_OPC_V2PACKH	include/opcode/tilegx.h	/^  TILEGX_OPC_V2PACKH,$/;"	e	enum:__anon1241
TILEGX_OPC_V2PACKL	include/opcode/tilegx.h	/^  TILEGX_OPC_V2PACKL,$/;"	e	enum:__anon1241
TILEGX_OPC_V2PACKUC	include/opcode/tilegx.h	/^  TILEGX_OPC_V2PACKUC,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SADAS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SADAS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SADAU	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SADAU,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SADS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SADS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SADU	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SADU,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHL	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHL,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHLI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHLI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHLSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHLSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHRS	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHRS,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHRSI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHRSI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHRU	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHRU,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SHRUI	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SHRUI,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SUB	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SUB,$/;"	e	enum:__anon1241
TILEGX_OPC_V2SUBSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V2SUBSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V4ADD	include/opcode/tilegx.h	/^  TILEGX_OPC_V4ADD,$/;"	e	enum:__anon1241
TILEGX_OPC_V4ADDSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V4ADDSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V4INT_H	include/opcode/tilegx.h	/^  TILEGX_OPC_V4INT_H,$/;"	e	enum:__anon1241
TILEGX_OPC_V4INT_L	include/opcode/tilegx.h	/^  TILEGX_OPC_V4INT_L,$/;"	e	enum:__anon1241
TILEGX_OPC_V4PACKSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V4PACKSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SHL	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SHL,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SHLSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SHLSC,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SHRS	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SHRS,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SHRU	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SHRU,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SUB	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SUB,$/;"	e	enum:__anon1241
TILEGX_OPC_V4SUBSC	include/opcode/tilegx.h	/^  TILEGX_OPC_V4SUBSC,$/;"	e	enum:__anon1241
TILEGX_OPC_WH64	include/opcode/tilegx.h	/^  TILEGX_OPC_WH64,$/;"	e	enum:__anon1241
TILEGX_OPC_XOR	include/opcode/tilegx.h	/^  TILEGX_OPC_XOR,$/;"	e	enum:__anon1241
TILEGX_OPC_XORI	include/opcode/tilegx.h	/^  TILEGX_OPC_XORI,$/;"	e	enum:__anon1241
TILEGX_OP_TYPE_ADDRESS	include/opcode/tilegx.h	/^  TILEGX_OP_TYPE_ADDRESS,$/;"	e	enum:__anon1243
TILEGX_OP_TYPE_IMMEDIATE	include/opcode/tilegx.h	/^  TILEGX_OP_TYPE_IMMEDIATE,$/;"	e	enum:__anon1243
TILEGX_OP_TYPE_REGISTER	include/opcode/tilegx.h	/^  TILEGX_OP_TYPE_REGISTER,$/;"	e	enum:__anon1243
TILEGX_OP_TYPE_SPR	include/opcode/tilegx.h	/^  TILEGX_OP_TYPE_SPR$/;"	e	enum:__anon1243
TILEGX_PC_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_PC_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_PIPELINE_X0	include/opcode/tilegx.h	/^  TILEGX_PIPELINE_X0,$/;"	e	enum:__anon1242
TILEGX_PIPELINE_X1	include/opcode/tilegx.h	/^  TILEGX_PIPELINE_X1,$/;"	e	enum:__anon1242
TILEGX_PIPELINE_Y0	include/opcode/tilegx.h	/^  TILEGX_PIPELINE_Y0,$/;"	e	enum:__anon1242
TILEGX_PIPELINE_Y1	include/opcode/tilegx.h	/^  TILEGX_PIPELINE_Y1,$/;"	e	enum:__anon1242
TILEGX_PIPELINE_Y2	include/opcode/tilegx.h	/^  TILEGX_PIPELINE_Y2,$/;"	e	enum:__anon1242
TILEGX_PRPSINFO_OFFSET_PR_FNAME	bfd/elf32-tilegx.h	32;"	d
TILEGX_PRPSINFO_OFFSET_PR_FNAME	bfd/elf64-tilegx.h	32;"	d
TILEGX_PRPSINFO_OFFSET_PR_PSARGS	bfd/elf32-tilegx.h	33;"	d
TILEGX_PRPSINFO_OFFSET_PR_PSARGS	bfd/elf64-tilegx.h	33;"	d
TILEGX_PRPSINFO_SIZEOF	bfd/elf32-tilegx.h	31;"	d
TILEGX_PRPSINFO_SIZEOF	bfd/elf64-tilegx.h	31;"	d
TILEGX_PRSTATUS_OFFSET_PR_CURSIG	bfd/elf32-tilegx.h	27;"	d
TILEGX_PRSTATUS_OFFSET_PR_CURSIG	bfd/elf64-tilegx.h	27;"	d
TILEGX_PRSTATUS_OFFSET_PR_PID	bfd/elf32-tilegx.h	28;"	d
TILEGX_PRSTATUS_OFFSET_PR_PID	bfd/elf64-tilegx.h	28;"	d
TILEGX_PRSTATUS_OFFSET_PR_REG	bfd/elf32-tilegx.h	29;"	d
TILEGX_PRSTATUS_OFFSET_PR_REG	bfd/elf64-tilegx.h	29;"	d
TILEGX_PRSTATUS_SIZEOF	bfd/elf32-tilegx.h	26;"	d
TILEGX_PRSTATUS_SIZEOF	bfd/elf64-tilegx.h	26;"	d
TILEGX_R0_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R0_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R10_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R10_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R11_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R11_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R12_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R12_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R13_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R13_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R14_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R14_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R15_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R15_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R16_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R16_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R17_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R17_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R18_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R18_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R19_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R19_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R1_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R1_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R20_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R20_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R21_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R21_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R22_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R22_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R23_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R23_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R24_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R24_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R25_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R25_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R26_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R26_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R27_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R27_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R28_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R28_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R29_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R29_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R2_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R2_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R30_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R30_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R31_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R31_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R32_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R32_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R33_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R33_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R34_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R34_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R35_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R35_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R36_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R36_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R37_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R37_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R38_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R38_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R39_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R39_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R3_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R3_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R40_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R40_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R41_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R41_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R42_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R42_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R43_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R43_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R44_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R44_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R45_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R45_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R46_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R46_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R47_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R47_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R48_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R48_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R49_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R49_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R4_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R4_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R50_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R50_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R51_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R51_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R52_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R52_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R5_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R5_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R6_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R6_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R7_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R7_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R8_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R8_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_R9_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_R9_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_SN_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_SN_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_SP_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_SP_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_TDEP_H	gdb/tilegx-tdep.h	21;"	d
TILEGX_TP_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_TP_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_UIMM_HOWTO	bfd/elfxx-tilegx.c	415;"	d	file:
TILEGX_US0_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_US0_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_US1_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_US1_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_US2_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_US2_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_US3_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_US3_REGNUM,$/;"	e	enum:tilegx_regnum
TILEGX_ZERO_REGNUM	gdb/tilegx-tdep.h	/^    TILEGX_ZERO_REGNUM,$/;"	e	enum:tilegx_regnum
TILEPRO_BPT_BUNDLE	include/opcode/tilepro.h	434;"	d
TILEPRO_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_BUNDLE_ALIGNMENT_IN_BYTES =$/;"	e	enum:__anon1282
TILEPRO_BUNDLE_SIZE_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_BUNDLE_SIZE_IN_BYTES = 1 << TILEPRO_LOG2_BUNDLE_SIZE_IN_BYTES,$/;"	e	enum:__anon1282
TILEPRO_BUNDLE_Y_ENCODING_MASK	include/opcode/tilepro.h	1428;"	d
TILEPRO_BYTES_PER_WORD	bfd/elf32-tilepro.c	30;"	d	file:
TILEPRO_ELF_DATA	bfd/elf-bfd.h	/^  TILEPRO_ELF_DATA,$/;"	e	enum:elf_target_id
TILEPRO_ELF_RELA_BYTES	bfd/elf32-tilepro.c	1152;"	d	file:
TILEPRO_GREGSET_T_SIZE	bfd/elf32-tilepro.h	36;"	d
TILEPRO_IMM16_HOWTO	bfd/elf32-tilepro.c	302;"	d	file:
TILEPRO_IMM16_HOWTO_PCREL	bfd/elf32-tilepro.c	344;"	d	file:
TILEPRO_IMM_HOWTO	bfd/elf32-tilepro.c	283;"	d	file:
TILEPRO_LOG2_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_LOG2_BUNDLE_ALIGNMENT_IN_BYTES = 3,$/;"	e	enum:__anon1282
TILEPRO_LOG2_BUNDLE_SIZE_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_LOG2_BUNDLE_SIZE_IN_BYTES = 3,$/;"	e	enum:__anon1282
TILEPRO_LOG2_SN_INSTRUCTION_SIZE_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_LOG2_SN_INSTRUCTION_SIZE_IN_BYTES = 1,$/;"	e	enum:__anon1282
TILEPRO_MAX_INSTRUCTIONS_PER_BUNDLE	include/opcode/tilepro.h	/^  TILEPRO_MAX_INSTRUCTIONS_PER_BUNDLE = 3,$/;"	e	enum:__anon1282
TILEPRO_MAX_OPERANDS	include/opcode/tilepro.h	/^  TILEPRO_MAX_OPERANDS = 5 \/* mm *\/$/;"	e	enum:__anon1276
TILEPRO_NUM_PIPELINE_ENCODINGS	include/opcode/tilepro.h	/^  TILEPRO_NUM_PIPELINE_ENCODINGS = 5,$/;"	e	enum:__anon1282
TILEPRO_NUM_REGISTERS	include/opcode/tilepro.h	/^  TILEPRO_NUM_REGISTERS = 64,$/;"	e	enum:__anon1282
TILEPRO_NUM_SN_REGISTERS	include/opcode/tilepro.h	/^  TILEPRO_NUM_SN_REGISTERS = 4$/;"	e	enum:__anon1282
TILEPRO_OPC_ADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDB	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDB,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDBS_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDBS_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDBS_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDBS_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDH	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDH,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDHS	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDHS,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDHS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDHS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDI	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDI,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDLI	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDLI,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDLIS	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDLIS,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDLI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDLI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDS	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDS,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADDS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADDS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADD_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADD_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADIFFB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADIFFB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADIFFB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADIFFB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADIFFH	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADIFFH,$/;"	e	enum:__anon1277
TILEPRO_OPC_ADIFFH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ADIFFH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_AND	include/opcode/tilepro.h	/^  TILEPRO_OPC_AND,$/;"	e	enum:__anon1277
TILEPRO_OPC_ANDI	include/opcode/tilepro.h	/^  TILEPRO_OPC_ANDI,$/;"	e	enum:__anon1277
TILEPRO_OPC_ANDI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ANDI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_AND_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_AND_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_AULI	include/opcode/tilepro.h	/^  TILEPRO_OPC_AULI,$/;"	e	enum:__anon1277
TILEPRO_OPC_AVGB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_AVGB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_AVGB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_AVGB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_AVGH	include/opcode/tilepro.h	/^  TILEPRO_OPC_AVGH,$/;"	e	enum:__anon1277
TILEPRO_OPC_AVGH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_AVGH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBNS	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBNS,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBNST	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBNST,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBNST_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBNST_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBNS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBNS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBS	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBS,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBST	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBST,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBST_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBST_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BBS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BBS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGEZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGEZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGEZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGEZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGEZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGEZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGEZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGEZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BGZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BGZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BITX	include/opcode/tilepro.h	/^  TILEPRO_OPC_BITX,$/;"	e	enum:__anon1277
TILEPRO_OPC_BITX_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BITX_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLEZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLEZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLEZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLEZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLEZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLEZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLEZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLEZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BLZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BLZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BNZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BNZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BNZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BNZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BNZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BNZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BNZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BNZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BPT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BPT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BYTEX	include/opcode/tilepro.h	/^  TILEPRO_OPC_BYTEX,$/;"	e	enum:__anon1277
TILEPRO_OPC_BYTEX_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BYTEX_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_BZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_BZT	include/opcode/tilepro.h	/^  TILEPRO_OPC_BZT,$/;"	e	enum:__anon1277
TILEPRO_OPC_BZT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BZT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_BZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_BZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_CLZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_CLZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_CLZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_CLZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_CRC32_32	include/opcode/tilepro.h	/^  TILEPRO_OPC_CRC32_32,$/;"	e	enum:__anon1277
TILEPRO_OPC_CRC32_32_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_CRC32_32_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_CRC32_8	include/opcode/tilepro.h	/^  TILEPRO_OPC_CRC32_8,$/;"	e	enum:__anon1277
TILEPRO_OPC_CRC32_8_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_CRC32_8_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_CTZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_CTZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_CTZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_CTZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_DRAIN	include/opcode/tilepro.h	/^  TILEPRO_OPC_DRAIN,$/;"	e	enum:__anon1277
TILEPRO_OPC_DTLBPR	include/opcode/tilepro.h	/^  TILEPRO_OPC_DTLBPR,$/;"	e	enum:__anon1277
TILEPRO_OPC_DWORD_ALIGN	include/opcode/tilepro.h	/^  TILEPRO_OPC_DWORD_ALIGN,$/;"	e	enum:__anon1277
TILEPRO_OPC_DWORD_ALIGN_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_DWORD_ALIGN_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_FINV	include/opcode/tilepro.h	/^  TILEPRO_OPC_FINV,$/;"	e	enum:__anon1277
TILEPRO_OPC_FLUSH	include/opcode/tilepro.h	/^  TILEPRO_OPC_FLUSH,$/;"	e	enum:__anon1277
TILEPRO_OPC_FNOP	include/opcode/tilepro.h	/^  TILEPRO_OPC_FNOP,$/;"	e	enum:__anon1277
TILEPRO_OPC_ICOH	include/opcode/tilepro.h	/^  TILEPRO_OPC_ICOH,$/;"	e	enum:__anon1277
TILEPRO_OPC_ILL	include/opcode/tilepro.h	/^  TILEPRO_OPC_ILL,$/;"	e	enum:__anon1277
TILEPRO_OPC_INFO	include/opcode/tilepro.h	/^  TILEPRO_OPC_INFO,$/;"	e	enum:__anon1277
TILEPRO_OPC_INFOL	include/opcode/tilepro.h	/^  TILEPRO_OPC_INFOL,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTHB	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTHB,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTHB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTHB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTHH	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTHH,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTHH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTHH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTLB	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTLB,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTLB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTLB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTLH	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTLH,$/;"	e	enum:__anon1277
TILEPRO_OPC_INTLH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_INTLH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_INV	include/opcode/tilepro.h	/^  TILEPRO_OPC_INV,$/;"	e	enum:__anon1277
TILEPRO_OPC_IRET	include/opcode/tilepro.h	/^  TILEPRO_OPC_IRET,$/;"	e	enum:__anon1277
TILEPRO_OPC_J	include/opcode/tilepro.h	/^  TILEPRO_OPC_J,$/;"	e	enum:__anon1277
TILEPRO_OPC_JAL	include/opcode/tilepro.h	/^  TILEPRO_OPC_JAL,$/;"	e	enum:__anon1277
TILEPRO_OPC_JALB	include/opcode/tilepro.h	/^  TILEPRO_OPC_JALB,$/;"	e	enum:__anon1277
TILEPRO_OPC_JALF	include/opcode/tilepro.h	/^  TILEPRO_OPC_JALF,$/;"	e	enum:__anon1277
TILEPRO_OPC_JALR	include/opcode/tilepro.h	/^  TILEPRO_OPC_JALR,$/;"	e	enum:__anon1277
TILEPRO_OPC_JALRP	include/opcode/tilepro.h	/^  TILEPRO_OPC_JALRP,$/;"	e	enum:__anon1277
TILEPRO_OPC_JB	include/opcode/tilepro.h	/^  TILEPRO_OPC_JB,$/;"	e	enum:__anon1277
TILEPRO_OPC_JF	include/opcode/tilepro.h	/^  TILEPRO_OPC_JF,$/;"	e	enum:__anon1277
TILEPRO_OPC_JR	include/opcode/tilepro.h	/^  TILEPRO_OPC_JR,$/;"	e	enum:__anon1277
TILEPRO_OPC_JRP	include/opcode/tilepro.h	/^  TILEPRO_OPC_JRP,$/;"	e	enum:__anon1277
TILEPRO_OPC_LB	include/opcode/tilepro.h	/^  TILEPRO_OPC_LB,$/;"	e	enum:__anon1277
TILEPRO_OPC_LBADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_LBADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_LBADD_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LBADD_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LBADD_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_LBADD_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_LBADD_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LBADD_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_LB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_LB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LH	include/opcode/tilepro.h	/^  TILEPRO_OPC_LH,$/;"	e	enum:__anon1277
TILEPRO_OPC_LHADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_LHADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_LHADD_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LHADD_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LHADD_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_LHADD_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_LHADD_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LHADD_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_LH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_LH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LNK	include/opcode/tilepro.h	/^  TILEPRO_OPC_LNK,$/;"	e	enum:__anon1277
TILEPRO_OPC_LNK_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LNK_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW,$/;"	e	enum:__anon1277
TILEPRO_OPC_LWADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_LWADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_LWADD_NA	include/opcode/tilepro.h	/^  TILEPRO_OPC_LWADD_NA,$/;"	e	enum:__anon1277
TILEPRO_OPC_LWADD_NA_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LWADD_NA_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LWADD_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LWADD_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW_NA	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW_NA,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW_NA_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW_NA_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW_TLS	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW_TLS,$/;"	e	enum:__anon1277
TILEPRO_OPC_LW_TLS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_LW_TLS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXIB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXIB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXIB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXIB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MAXIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MAXIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MF	include/opcode/tilepro.h	/^  TILEPRO_OPC_MF,$/;"	e	enum:__anon1277
TILEPRO_OPC_MFSPR	include/opcode/tilepro.h	/^  TILEPRO_OPC_MFSPR,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINIB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINIB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINIB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINIB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MINIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MINIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MM	include/opcode/tilepro.h	/^  TILEPRO_OPC_MM,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZB	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZB,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MNZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MNZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVE	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVE,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVEI	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVEI,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVEI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVEI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVELI	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVELI,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVELIS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVELIS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVELI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVELI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MOVE_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MOVE_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MTSPR	include/opcode/tilepro.h	/^  TILEPRO_OPC_MTSPR,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHSA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHSA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHHSA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHHSA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHH_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHH_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_US	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_US,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_US_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_US_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLSA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLSA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHLSA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHLSA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_US	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_US,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_US_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_US_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULHL_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULHL_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLSA_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLSA_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLLSA_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLLSA_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_SS	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_SS,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_SS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_SS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_SU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_SU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_SU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_SU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_UU	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_UU,$/;"	e	enum:__anon1277
TILEPRO_OPC_MULLL_UU_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MULLL_UU_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MVNZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_MVNZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_MVNZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MVNZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MVZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_MVZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_MVZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MVZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZ	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZ,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZB	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZB,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZH	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZH,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_MZ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_MZ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_NAP	include/opcode/tilepro.h	/^  TILEPRO_OPC_NAP,$/;"	e	enum:__anon1277
TILEPRO_OPC_NONE	include/opcode/tilepro.h	/^  TILEPRO_OPC_NONE$/;"	e	enum:__anon1277
TILEPRO_OPC_NOP	include/opcode/tilepro.h	/^  TILEPRO_OPC_NOP,$/;"	e	enum:__anon1277
TILEPRO_OPC_NOR	include/opcode/tilepro.h	/^  TILEPRO_OPC_NOR,$/;"	e	enum:__anon1277
TILEPRO_OPC_NOR_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_NOR_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_OR	include/opcode/tilepro.h	/^  TILEPRO_OPC_OR,$/;"	e	enum:__anon1277
TILEPRO_OPC_ORI	include/opcode/tilepro.h	/^  TILEPRO_OPC_ORI,$/;"	e	enum:__anon1277
TILEPRO_OPC_ORI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_ORI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_OR_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_OR_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKBS_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKBS_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKBS_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKBS_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKHB	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKHB,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKHB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKHB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKHS	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKHS,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKHS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKHS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKLB	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKLB,$/;"	e	enum:__anon1277
TILEPRO_OPC_PACKLB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_PACKLB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PCNT	include/opcode/tilepro.h	/^  TILEPRO_OPC_PCNT,$/;"	e	enum:__anon1277
TILEPRO_OPC_PCNT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_PCNT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_PREFETCH	include/opcode/tilepro.h	/^  TILEPRO_OPC_PREFETCH,$/;"	e	enum:__anon1277
TILEPRO_OPC_RAISE	include/opcode/tilepro.h	/^  TILEPRO_OPC_RAISE,$/;"	e	enum:__anon1277
TILEPRO_OPC_RL	include/opcode/tilepro.h	/^  TILEPRO_OPC_RL,$/;"	e	enum:__anon1277
TILEPRO_OPC_RLI	include/opcode/tilepro.h	/^  TILEPRO_OPC_RLI,$/;"	e	enum:__anon1277
TILEPRO_OPC_RLI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_RLI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_RL_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_RL_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_S1A	include/opcode/tilepro.h	/^  TILEPRO_OPC_S1A,$/;"	e	enum:__anon1277
TILEPRO_OPC_S1A_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_S1A_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_S2A	include/opcode/tilepro.h	/^  TILEPRO_OPC_S2A,$/;"	e	enum:__anon1277
TILEPRO_OPC_S2A_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_S2A_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_S3A	include/opcode/tilepro.h	/^  TILEPRO_OPC_S3A,$/;"	e	enum:__anon1277
TILEPRO_OPC_S3A_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_S3A_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADAH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADAH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SADH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SADH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SBADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_SBADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQ	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQ,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQI	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQI,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SEQ_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SEQ_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHL	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHL,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLI	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLI,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHLI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHLI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHL_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHL_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHR	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHR,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRI	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRI,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHRI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHRI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SHR_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SHR_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLT	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLT,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTE	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTE,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTEH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTEH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTE_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTE_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTE_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTE_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTE_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTE_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTI	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTI,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIB_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIB_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIB_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIB_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIH_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIH_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTIH_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTIH_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTI_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTI_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLTI_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLTI_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLT_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLT_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLT_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLT_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SLT_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SLT_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNE	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNE,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNEB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNEB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNEB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNEB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNEH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNEH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNEH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNEH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SNE_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SNE_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRA	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRA,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAI	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAI,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAIB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAIB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAIB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAIB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAIH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAIH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAIH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAIH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRAI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRAI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SRA_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SRA_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBB	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBB,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBBS_U	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBBS_U,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBBS_U_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBBS_U_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBH	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBH,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBHS	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBHS,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBHS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBHS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBH_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBH_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBS	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBS,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUBS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUBS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SUB_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_SUB_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_SW	include/opcode/tilepro.h	/^  TILEPRO_OPC_SW,$/;"	e	enum:__anon1277
TILEPRO_OPC_SWADD	include/opcode/tilepro.h	/^  TILEPRO_OPC_SWADD,$/;"	e	enum:__anon1277
TILEPRO_OPC_SWINT0	include/opcode/tilepro.h	/^  TILEPRO_OPC_SWINT0,$/;"	e	enum:__anon1277
TILEPRO_OPC_SWINT1	include/opcode/tilepro.h	/^  TILEPRO_OPC_SWINT1,$/;"	e	enum:__anon1277
TILEPRO_OPC_SWINT2	include/opcode/tilepro.h	/^  TILEPRO_OPC_SWINT2,$/;"	e	enum:__anon1277
TILEPRO_OPC_SWINT3	include/opcode/tilepro.h	/^  TILEPRO_OPC_SWINT3,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB0	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB0,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB0_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB0_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB1	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB1,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB1_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB1_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB2	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB2,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB2_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB2_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB3	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB3,$/;"	e	enum:__anon1277
TILEPRO_OPC_TBLIDXB3_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_TBLIDXB3_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_TNS	include/opcode/tilepro.h	/^  TILEPRO_OPC_TNS,$/;"	e	enum:__anon1277
TILEPRO_OPC_TNS_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_TNS_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_WH64	include/opcode/tilepro.h	/^  TILEPRO_OPC_WH64,$/;"	e	enum:__anon1277
TILEPRO_OPC_XOR	include/opcode/tilepro.h	/^  TILEPRO_OPC_XOR,$/;"	e	enum:__anon1277
TILEPRO_OPC_XORI	include/opcode/tilepro.h	/^  TILEPRO_OPC_XORI,$/;"	e	enum:__anon1277
TILEPRO_OPC_XORI_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_XORI_SN,$/;"	e	enum:__anon1277
TILEPRO_OPC_XOR_SN	include/opcode/tilepro.h	/^  TILEPRO_OPC_XOR_SN,$/;"	e	enum:__anon1277
TILEPRO_OP_TYPE_ADDRESS	include/opcode/tilepro.h	/^  TILEPRO_OP_TYPE_ADDRESS,$/;"	e	enum:__anon1281
TILEPRO_OP_TYPE_IMMEDIATE	include/opcode/tilepro.h	/^  TILEPRO_OP_TYPE_IMMEDIATE,$/;"	e	enum:__anon1281
TILEPRO_OP_TYPE_REGISTER	include/opcode/tilepro.h	/^  TILEPRO_OP_TYPE_REGISTER,$/;"	e	enum:__anon1281
TILEPRO_OP_TYPE_SPR	include/opcode/tilepro.h	/^  TILEPRO_OP_TYPE_SPR$/;"	e	enum:__anon1281
TILEPRO_PIPELINE_X0	include/opcode/tilepro.h	/^  TILEPRO_PIPELINE_X0,$/;"	e	enum:__anon1280
TILEPRO_PIPELINE_X1	include/opcode/tilepro.h	/^  TILEPRO_PIPELINE_X1,$/;"	e	enum:__anon1280
TILEPRO_PIPELINE_Y0	include/opcode/tilepro.h	/^  TILEPRO_PIPELINE_Y0,$/;"	e	enum:__anon1280
TILEPRO_PIPELINE_Y1	include/opcode/tilepro.h	/^  TILEPRO_PIPELINE_Y1,$/;"	e	enum:__anon1280
TILEPRO_PIPELINE_Y2	include/opcode/tilepro.h	/^  TILEPRO_PIPELINE_Y2,$/;"	e	enum:__anon1280
TILEPRO_PRPSINFO_OFFSET_PR_FNAME	bfd/elf32-tilepro.h	32;"	d
TILEPRO_PRPSINFO_OFFSET_PR_PSARGS	bfd/elf32-tilepro.h	33;"	d
TILEPRO_PRPSINFO_SIZEOF	bfd/elf32-tilepro.h	31;"	d
TILEPRO_PRSTATUS_OFFSET_PR_CURSIG	bfd/elf32-tilepro.h	27;"	d
TILEPRO_PRSTATUS_OFFSET_PR_PID	bfd/elf32-tilepro.h	28;"	d
TILEPRO_PRSTATUS_OFFSET_PR_REG	bfd/elf32-tilepro.h	29;"	d
TILEPRO_PRSTATUS_SIZEOF	bfd/elf32-tilepro.h	26;"	d
TILEPRO_SN_INSTRUCTION_SIZE_IN_BYTES	include/opcode/tilepro.h	/^  TILEPRO_SN_INSTRUCTION_SIZE_IN_BYTES =$/;"	e	enum:__anon1282
TILEPRO_SN_MAX_OPERANDS	include/opcode/tilepro.h	/^  TILEPRO_SN_MAX_OPERANDS = 6 \/* route *\/$/;"	e	enum:__anon1278
TILEPRO_SN_OPC_ADDI	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_ADDI,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BBNS	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BBNS,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BBS	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BBS,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BGEZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BGEZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BGZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BGZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BLEZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BLEZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BLZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BLZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BNZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BNZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BPT	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BPT,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_BZ	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_BZ,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_FNOP	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_FNOP,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_HALT	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_HALT,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_JALR	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_JALR,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_JALRR	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_JALRR,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_JR	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_JR,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_JRR	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_JRR,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_MOVE	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_MOVE,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_MOVEI	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_MOVEI,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_NONE	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_NONE$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_NOP	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_NOP,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_ROUTE	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_ROUTE,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_SHL8II	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_SHL8II,$/;"	e	enum:__anon1279
TILEPRO_SN_OPC_SHR1	include/opcode/tilepro.h	/^  TILEPRO_SN_OPC_SHR1,$/;"	e	enum:__anon1279
TILEPRO_UIMM_HOWTO	bfd/elf32-tilepro.c	288;"	d	file:
TILE_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilegx.h	1302;"	d
TILE_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilepro.h	1634;"	d
TILE_BUNDLE_SIZE_IN_BYTES	include/opcode/tilegx.h	1301;"	d
TILE_BUNDLE_SIZE_IN_BYTES	include/opcode/tilepro.h	1633;"	d
TILE_LOG2_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilegx.h	1303;"	d
TILE_LOG2_BUNDLE_ALIGNMENT_IN_BYTES	include/opcode/tilepro.h	1635;"	d
TIME	zlib/inflate.h	/^    TIME,       \/* i: waiting for modification time (gzip) *\/$/;"	e	enum:__anon979
TIMEOUT	gdb/testsuite/gdb.threads/ia64-sigill.c	35;"	d	file:
TIMEOUT	gdb/testsuite/gdb.threads/siginfo-threads.c	36;"	d	file:
TIMEOUT	gdb/testsuite/gdb.threads/watchthreads-reorder.c	35;"	d	file:
TIMER0_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER0_UFLOW,$/;"	e	enum:__anon796	file:
TIMER16_BLOCK	sim/mn10300/dv-mn103tim.c	/^enum { TIMER8_BLOCK, TIMER16_BLOCK, NR_TIMER_BLOCKS };$/;"	e	enum:__anon795	file:
TIMER1_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER1_UFLOW,$/;"	e	enum:__anon796	file:
TIMER2_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER2_UFLOW,$/;"	e	enum:__anon796	file:
TIMER3_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER3_UFLOW,$/;"	e	enum:__anon796	file:
TIMER4_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER4_UFLOW,$/;"	e	enum:__anon796	file:
TIMER5_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER5_UFLOW,$/;"	e	enum:__anon796	file:
TIMER6_CMPA	sim/mn10300/dv-mn103tim.c	/^  TIMER6_CMPA,$/;"	e	enum:__anon796	file:
TIMER6_CMPB	sim/mn10300/dv-mn103tim.c	/^  TIMER6_CMPB,$/;"	e	enum:__anon796	file:
TIMER6_UFLOW	sim/mn10300/dv-mn103tim.c	/^  TIMER6_UFLOW,$/;"	e	enum:__anon796	file:
TIMER8_BLOCK	sim/mn10300/dv-mn103tim.c	/^enum { TIMER8_BLOCK, TIMER16_BLOCK, NR_TIMER_BLOCKS };$/;"	e	enum:__anon795	file:
TIMER_PORT	sim/common/dv-pal.c	/^  TIMER_PORT,$/;"	e	enum:__anon657	file:
TIMEVAL_UTILS_H	include/timeval-utils.h	21;"	d
TIME_OUT	sim/erc32/sis.h	153;"	d
TIME_T	gdb/nat/linux-osdata.c	/^typedef long long TIME_T;$/;"	t	file:
TIMING_DATA	sim/cris/modelv10.c	4111;"	d	file:
TIMING_DATA	sim/cris/modelv10.c	4113;"	d	file:
TIMING_DATA	sim/cris/modelv32.c	5902;"	d	file:
TIMING_DATA	sim/cris/modelv32.c	5904;"	d	file:
TIMING_DATA	sim/frv/model.c	107350;"	d	file:
TIMING_DATA	sim/frv/model.c	107352;"	d	file:
TIMING_DATA	sim/iq2000/model.c	2507;"	d	file:
TIMING_DATA	sim/iq2000/model.c	2509;"	d	file:
TIMING_DATA	sim/lm32/model.c	1113;"	d	file:
TIMING_DATA	sim/lm32/model.c	1115;"	d	file:
TIMING_DATA	sim/m32r/model.c	4295;"	d	file:
TIMING_DATA	sim/m32r/model.c	4297;"	d	file:
TIMING_DATA	sim/m32r/model2.c	3190;"	d	file:
TIMING_DATA	sim/m32r/model2.c	3192;"	d	file:
TIMING_DATA	sim/m32r/modelx.c	3008;"	d	file:
TIMING_DATA	sim/m32r/modelx.c	3010;"	d	file:
TIMING_DATA	sim/or1k/model.c	3715;"	d	file:
TIMING_DATA	sim/or1k/model.c	3717;"	d	file:
TIMOD	sim/bfin/dv-bfin_spi.h	25;"	d
TINSR	sim/arm/iwmmxt.c	/^TINSR (ARMul_State * state, ARMword instr)$/;"	f	file:
TINT	sim/bfin/dv-bfin_ctimer.h	28;"	d
TIOCPKT	readline/examples/rlfe/os.h	236;"	d
TIOTYPE	readline/rltty.c	112;"	d	file:
TIOTYPE	readline/rltty.c	319;"	d	file:
TIOTYPE	readline/rltty.c	328;"	d	file:
TIR	include/coff/sym.h	/^	} TIR, *pTIR;$/;"	t	typeref:struct:__anon1568
TIR_BITS1_BT_BIG	include/coff/ecoff.h	180;"	d
TIR_BITS1_BT_LITTLE	include/coff/ecoff.h	182;"	d
TIR_BITS1_BT_SH_BIG	include/coff/ecoff.h	181;"	d
TIR_BITS1_BT_SH_LITTLE	include/coff/ecoff.h	183;"	d
TIR_BITS1_CONTINUED_BIG	include/coff/ecoff.h	177;"	d
TIR_BITS1_CONTINUED_LITTLE	include/coff/ecoff.h	178;"	d
TIR_BITS1_FBITFIELD_BIG	include/coff/ecoff.h	174;"	d
TIR_BITS1_FBITFIELD_LITTLE	include/coff/ecoff.h	175;"	d
TIR_BITS_TQ0_BIG	include/coff/ecoff.h	194;"	d
TIR_BITS_TQ0_LITTLE	include/coff/ecoff.h	198;"	d
TIR_BITS_TQ0_SH_BIG	include/coff/ecoff.h	195;"	d
TIR_BITS_TQ0_SH_LITTLE	include/coff/ecoff.h	199;"	d
TIR_BITS_TQ1_BIG	include/coff/ecoff.h	196;"	d
TIR_BITS_TQ1_LITTLE	include/coff/ecoff.h	200;"	d
TIR_BITS_TQ1_SH_BIG	include/coff/ecoff.h	197;"	d
TIR_BITS_TQ1_SH_LITTLE	include/coff/ecoff.h	201;"	d
TIR_BITS_TQ2_BIG	include/coff/ecoff.h	203;"	d
TIR_BITS_TQ2_LITTLE	include/coff/ecoff.h	207;"	d
TIR_BITS_TQ2_SH_BIG	include/coff/ecoff.h	204;"	d
TIR_BITS_TQ2_SH_LITTLE	include/coff/ecoff.h	208;"	d
TIR_BITS_TQ3_BIG	include/coff/ecoff.h	205;"	d
TIR_BITS_TQ3_LITTLE	include/coff/ecoff.h	209;"	d
TIR_BITS_TQ3_SH_BIG	include/coff/ecoff.h	206;"	d
TIR_BITS_TQ3_SH_LITTLE	include/coff/ecoff.h	210;"	d
TIR_BITS_TQ4_BIG	include/coff/ecoff.h	185;"	d
TIR_BITS_TQ4_LITTLE	include/coff/ecoff.h	189;"	d
TIR_BITS_TQ4_SH_BIG	include/coff/ecoff.h	186;"	d
TIR_BITS_TQ4_SH_LITTLE	include/coff/ecoff.h	190;"	d
TIR_BITS_TQ5_BIG	include/coff/ecoff.h	187;"	d
TIR_BITS_TQ5_LITTLE	include/coff/ecoff.h	191;"	d
TIR_BITS_TQ5_SH_BIG	include/coff/ecoff.h	188;"	d
TIR_BITS_TQ5_SH_LITTLE	include/coff/ecoff.h	192;"	d
TISR_REG	sim/mips/dv-tx3904tmr.c	/^  TISR_REG = 1,$/;"	e	enum:__anon849	file:
TITAN	opcodes/ppc-opc.c	3518;"	d	file:
TI_TARGET_ID	include/coff/tic4x.h	26;"	d
TI_TARGET_ID	include/coff/tic54x.h	27;"	d
TIword	opcodes/bfin-dis.c	/^typedef long TIword;$/;"	t	file:
TL	sim/sh/interp.c	708;"	d	file:
TL	sim/sh/interp.c	717;"	d	file:
TLBINV	opcodes/micromips-opc.c	273;"	d	file:
TLBINV	opcodes/mips-opc.c	398;"	d	file:
TLBLoad	sim/mips/sim-main.h	/^  TLBLoad                 = 2,$/;"	e	enum:ExceptionCause
TLBModification	sim/mips/sim-main.h	/^  TLBModification         = 1,$/;"	e	enum:ExceptionCause
TLBStore	sim/mips/sim-main.h	/^  TLBStore                = 3,$/;"	e	enum:ExceptionCause
TLB_INVALID	sim/mips/sim-main.h	648;"	d
TLB_REFILL	sim/mips/sim-main.h	647;"	d
TLSHOWTO16	bfd/elf32-cris.c	365;"	d	file:
TLSHOWTO16S	bfd/elf32-cris.c	366;"	d	file:
TLSHOWTO16X	bfd/elf32-cris.c	362;"	d	file:
TLSHOWTO32	bfd/elf32-cris.c	359;"	d	file:
TLSMOFF_IN_RANGE_FOR_SETLOS_P	bfd/elf32-frv.c	2896;"	d	file:
TLS_DTPREL	bfd/elf32-microblaze.c	731;"	d	file:
TLS_DTPREL	bfd/elf32-ppc.c	3283;"	d	file:
TLS_DTPREL	bfd/elf64-ppc.c	4122;"	d	file:
TLS_EXPLICIT	bfd/elf64-ppc.c	4125;"	d	file:
TLS_GD	bfd/elf32-microblaze.c	728;"	d	file:
TLS_GD	bfd/elf32-or1k.c	561;"	d	file:
TLS_GD	bfd/elf32-ppc.c	3280;"	d	file:
TLS_GD	bfd/elf64-ppc.c	4119;"	d	file:
TLS_GENERIC_ERROR	gdb/common/common-exceptions.h	/^  TLS_GENERIC_ERROR,$/;"	e	enum:errors
TLS_GOT_MOD	bfd/arc-got.h	/^  TLS_GOT_MOD,$/;"	e	enum:tls_got_entries
TLS_GOT_MOD_AND_OFF	bfd/arc-got.h	/^  TLS_GOT_MOD_AND_OFF$/;"	e	enum:tls_got_entries
TLS_GOT_NONE	bfd/arc-got.h	/^  TLS_GOT_NONE = 0,$/;"	e	enum:tls_got_entries
TLS_GOT_OFF	bfd/arc-got.h	/^  TLS_GOT_OFF,$/;"	e	enum:tls_got_entries
TLS_IE	bfd/elf32-or1k.c	563;"	d	file:
TLS_LD	bfd/elf32-microblaze.c	729;"	d	file:
TLS_LD	bfd/elf32-or1k.c	562;"	d	file:
TLS_LD	bfd/elf32-ppc.c	3281;"	d	file:
TLS_LD	bfd/elf64-ppc.c	4120;"	d	file:
TLS_LE	bfd/elf32-or1k.c	564;"	d	file:
TLS_LOAD_MODULE_NOT_FOUND_ERROR	gdb/common/common-exceptions.h	/^  TLS_LOAD_MODULE_NOT_FOUND_ERROR,$/;"	e	enum:errors
TLS_MARK	bfd/elf32-ppc.c	3284;"	d	file:
TLS_MARK	bfd/elf64-ppc.c	4123;"	d	file:
TLS_NONE	bfd/elf32-or1k.c	560;"	d	file:
TLS_NOT_ALLOCATED_YET_ERROR	gdb/common/common-exceptions.h	/^  TLS_NOT_ALLOCATED_YET_ERROR,$/;"	e	enum:errors
TLS_NO_LIBRARY_SUPPORT_ERROR	gdb/common/common-exceptions.h	/^  TLS_NO_LIBRARY_SUPPORT_ERROR,$/;"	e	enum:errors
TLS_PAIR	bfd/elf-m10300.c	1035;"	d	file:
TLS_PAIR	bfd/elf-m10300.c	901;"	d	file:
TLS_REL	bfd/elf32-arc.c	1205;"	d	file:
TLS_RELOC_P	bfd/elfxx-mips.c	580;"	d	file:
TLS_TBSS	bfd/elf32-arc.c	1207;"	d	file:
TLS_TLS	bfd/elf32-microblaze.c	732;"	d	file:
TLS_TLS	bfd/elf32-ppc.c	3279;"	d	file:
TLS_TLS	bfd/elf64-ppc.c	4118;"	d	file:
TLS_TPREL	bfd/elf32-microblaze.c	730;"	d	file:
TLS_TPREL	bfd/elf32-ppc.c	3282;"	d	file:
TLS_TPREL	bfd/elf64-ppc.c	4121;"	d	file:
TLS_TPRELGD	bfd/elf32-ppc.c	3285;"	d	file:
TLS_TPRELGD	bfd/elf64-ppc.c	4124;"	d	file:
TLS_TRANSITION_IE_TO_LE_P	bfd/elfxx-x86.h	200;"	d
TLS_UNKNOWN	bfd/elf32-or1k.c	559;"	d	file:
TM0BC	sim/mn10300/dv-mn103tim.c	/^  TM0BC = FIRST_COUNTER,$/;"	e	enum:timer_register_types	file:
TM0BR	sim/mn10300/dv-mn103tim.c	/^  TM0BR = FIRST_BASE_REG,$/;"	e	enum:timer_register_types	file:
TM0MD	sim/mn10300/dv-mn103tim.c	/^  TM0MD = FIRST_MODE_REG,$/;"	e	enum:timer_register_types	file:
TM1BC	sim/mn10300/dv-mn103tim.c	/^  TM1BC,$/;"	e	enum:timer_register_types	file:
TM1BR	sim/mn10300/dv-mn103tim.c	/^  TM1BR,$/;"	e	enum:timer_register_types	file:
TM1MD	sim/mn10300/dv-mn103tim.c	/^  TM1MD,$/;"	e	enum:timer_register_types	file:
TM2BC	sim/mn10300/dv-mn103tim.c	/^  TM2BC,$/;"	e	enum:timer_register_types	file:
TM2BR	sim/mn10300/dv-mn103tim.c	/^  TM2BR,$/;"	e	enum:timer_register_types	file:
TM2MD	sim/mn10300/dv-mn103tim.c	/^  TM2MD,$/;"	e	enum:timer_register_types	file:
TM3BC	sim/mn10300/dv-mn103tim.c	/^  TM3BC,$/;"	e	enum:timer_register_types	file:
TM3BR	sim/mn10300/dv-mn103tim.c	/^  TM3BR,$/;"	e	enum:timer_register_types	file:
TM3MD	sim/mn10300/dv-mn103tim.c	/^  TM3MD,$/;"	e	enum:timer_register_types	file:
TM4BC	sim/mn10300/dv-mn103tim.c	/^  TM4BC,$/;"	e	enum:timer_register_types	file:
TM4BR	sim/mn10300/dv-mn103tim.c	/^  TM4BR,$/;"	e	enum:timer_register_types	file:
TM4MD	sim/mn10300/dv-mn103tim.c	/^  TM4MD,$/;"	e	enum:timer_register_types	file:
TM5BC	sim/mn10300/dv-mn103tim.c	/^  TM5BC,$/;"	e	enum:timer_register_types	file:
TM5BR	sim/mn10300/dv-mn103tim.c	/^  TM5BR,$/;"	e	enum:timer_register_types	file:
TM5MD	sim/mn10300/dv-mn103tim.c	/^  TM5MD,$/;"	e	enum:timer_register_types	file:
TM6BC	sim/mn10300/dv-mn103tim.c	/^  TM6BC,$/;"	e	enum:timer_register_types	file:
TM6CA	sim/mn10300/dv-mn103tim.c	/^  TM6CA,$/;"	e	enum:timer_register_types	file:
TM6CB	sim/mn10300/dv-mn103tim.c	/^  TM6CB,$/;"	e	enum:timer_register_types	file:
TM6MD	sim/mn10300/dv-mn103tim.c	/^  TM6MD,$/;"	e	enum:timer_register_types	file:
TM6MDA	sim/mn10300/dv-mn103tim.c	/^  TM6MDA,$/;"	e	enum:timer_register_types	file:
TM6MDB	sim/mn10300/dv-mn103tim.c	/^  TM6MDB,$/;"	e	enum:timer_register_types	file:
TMCR	sim/arm/iwmmxt.c	/^TMCR (ARMul_State * state, ARMword instr)$/;"	f	file:
TMCRR	sim/arm/iwmmxt.c	/^TMCRR (ARMul_State * state, ARMword instr)$/;"	f	file:
TMIA	sim/arm/iwmmxt.c	/^TMIA (ARMul_State * state, ARMword instr)$/;"	f	file:
TMIAPH	sim/arm/iwmmxt.c	/^TMIAPH (ARMul_State * state, ARMword instr)$/;"	f	file:
TMIAxy	sim/arm/iwmmxt.c	/^TMIAxy (ARMul_State * state, ARMword instr)$/;"	f	file:
TMOVMSK	sim/arm/iwmmxt.c	/^TMOVMSK (ARMul_State * state, ARMword instr)$/;"	f	file:
TMPWR	sim/bfin/dv-bfin_ctimer.h	25;"	d
TMP_FIRST	gdb/gdbserver/linux-ppc-low.c	1520;"	d	file:
TMP_FIRST	gdb/gdbserver/linux-ppc-low.c	1525;"	d	file:
TMP_MAX	gdb/gnulib/import/tempname.c	38;"	d	file:
TMP_MAX	libiberty/mkstemps.c	51;"	d	file:
TMP_PREFIX	gdb/compile/compile.c	50;"	d	file:
TMP_SECOND	gdb/gdbserver/linux-ppc-low.c	1521;"	d	file:
TMP_SECOND	gdb/gdbserver/linux-ppc-low.c	1526;"	d	file:
TMR	opcodes/ppc-opc.c	2302;"	d	file:
TMR0_PORT	sim/mips/dv-tx3904irc.c	/^  TMR0_PORT, TMR1_PORT, TMR2_PORT,$/;"	e	enum:__anon837	file:
TMR1_PORT	sim/mips/dv-tx3904irc.c	/^  TMR0_PORT, TMR1_PORT, TMR2_PORT,$/;"	e	enum:__anon837	file:
TMR2_PORT	sim/mips/dv-tx3904irc.c	/^  TMR0_PORT, TMR1_PORT, TMR2_PORT,$/;"	e	enum:__anon837	file:
TMRC	sim/arm/iwmmxt.c	/^TMRC (ARMul_State * state, ARMword instr)$/;"	f	file:
TMREN	sim/bfin/dv-bfin_ctimer.h	26;"	d
TMRRC	sim/arm/iwmmxt.c	/^TMRRC (ARMul_State * state, ARMword instr)$/;"	f	file:
TNAT	opcodes/ia64-opc-i.c	216;"	d	file:
TNAT	opcodes/ia64-opc-i.c	236;"	d	file:
TNATCM	opcodes/ia64-opc-i.c	218;"	d	file:
TNATCM	opcodes/ia64-opc-i.c	237;"	d	file:
TO	opcodes/ppc-opc.c	2346;"	d	file:
TOA	gdb/testsuite/gdb.cp/koenig.cc	/^typedef O::A TOA;$/;"	t	file:
TOC	include/opcode/convex.h	57;"	d
TOC_BASE_ALIGN	bfd/elf64-ppc.c	149;"	d	file:
TOC_BASE_OFF	bfd/elf64-ppc.c	147;"	d	file:
TOC_LOAD_ADJUSTMENT	bfd/coff-mcore.c	49;"	d	file:
TOC_LOAD_ADJUSTMENT	bfd/coff-ppc.c	204;"	d	file:
TOC_SECTION_NAME	bfd/coff-mcore.c	50;"	d	file:
TOC_SECTION_NAME	bfd/coff-ppc.c	205;"	d	file:
TODIGIT	libdecnumber/decNumberLocal.h	287;"	d
TOEND	bfd/elf.c	5139;"	d	file:
TOEND	bfd/elf.c	5156;"	d	file:
TOEQ	opcodes/ppc-opc.c	3448;"	d	file:
TOGE	opcodes/ppc-opc.c	3454;"	d	file:
TOGT	opcodes/ppc-opc.c	3453;"	d	file:
TOHEX	bfd/ihex.c	734;"	d	file:
TOHEX	bfd/srec.c	117;"	d	file:
TOHEX	bfd/tekhex.c	94;"	d	file:
TOHEX	bfd/verilog.c	67;"	d	file:
TOLE	opcodes/ppc-opc.c	3457;"	d	file:
TOLGE	opcodes/ppc-opc.c	3449;"	d	file:
TOLGT	opcodes/ppc-opc.c	3446;"	d	file:
TOLLE	opcodes/ppc-opc.c	3451;"	d	file:
TOLLT	opcodes/ppc-opc.c	3447;"	d	file:
TOLNG	opcodes/ppc-opc.c	3452;"	d	file:
TOLNL	opcodes/ppc-opc.c	3450;"	d	file:
TOLOWER	include/safe-ctype.h	113;"	d
TOLOWER	libiberty/regex.c	242;"	d	file:
TOLOWER	libiberty/regex.c	244;"	d	file:
TOLT	opcodes/ppc-opc.c	3456;"	d	file:
TONE	opcodes/ppc-opc.c	3459;"	d	file:
TONG	opcodes/ppc-opc.c	3458;"	d	file:
TONL	opcodes/ppc-opc.c	3455;"	d	file:
TOOLNAME	gdb/gdbserver/utils.c	23;"	d	file:
TOOLNAME	gdb/gdbserver/utils.c	26;"	d	file:
TOO_FAR	zlib/deflate.c	111;"	d	file:
TOO_FEW_PARAMS_BADNESS	gdb/gdbtypes.c	/^const struct rank TOO_FEW_PARAMS_BADNESS = {100,0};$/;"	v	typeref:struct:rank
TOPBITS	sim/arm/armdefs.h	188;"	d
TOP_FIRST	gdb/gdbserver/linux-ppc-low.c	1518;"	d	file:
TOP_FIRST	gdb/gdbserver/linux-ppc-low.c	1523;"	d	file:
TOP_H	gdb/top.h	21;"	d
TOP_LEVEL_RETURN_PC	sim/aarch64/simulator.h	32;"	d
TOP_SECOND	gdb/gdbserver/linux-ppc-low.c	1519;"	d	file:
TOP_SECOND	gdb/gdbserver/linux-ppc-low.c	1524;"	d	file:
TORC	sim/arm/iwmmxt.c	/^TORC (ARMul_State * state, ARMword instr)$/;"	f	file:
TOTAL_IMM_NB	opcodes/aarch64-opc.c	1092;"	d	file:
TOU	opcodes/ppc-opc.c	3460;"	d	file:
TOUPPER	include/safe-ctype.h	112;"	d
TO_0_	sim/ppc/idecode_fields.h	91;"	d
TO_1_	sim/ppc/idecode_fields.h	92;"	d
TO_2_	sim/ppc/idecode_fields.h	93;"	d
TO_3_	sim/ppc/idecode_fields.h	94;"	d
TO_4_	sim/ppc/idecode_fields.h	95;"	d
TO_ABS16	include/opcode/h8300.h	427;"	d
TO_ABS32	include/opcode/h8300.h	428;"	d
TO_DISP16	include/opcode/h8300.h	419;"	d
TO_DISP16B	include/opcode/h8300.h	421;"	d
TO_DISP16L	include/opcode/h8300.h	423;"	d
TO_DISP16W	include/opcode/h8300.h	422;"	d
TO_DISP2	include/opcode/h8300.h	417;"	d
TO_DISP2_MOV	include/opcode/h8300.h	418;"	d
TO_DISP32	include/opcode/h8300.h	420;"	d
TO_DISP32B	include/opcode/h8300.h	424;"	d
TO_DISP32L	include/opcode/h8300.h	426;"	d
TO_DISP32W	include/opcode/h8300.h	425;"	d
TO_IND	include/opcode/h8300.h	407;"	d
TO_IND_MOV	include/opcode/h8300.h	408;"	d
TO_MASK	opcodes/ppc-opc.c	2348;"	d	file:
TO_POSTDEC	include/opcode/h8300.h	411;"	d
TO_POSTDEC_MOV	include/opcode/h8300.h	412;"	d
TO_POSTINC	include/opcode/h8300.h	409;"	d
TO_POSTINC_MOV	include/opcode/h8300.h	410;"	d
TO_PREDEC	include/opcode/h8300.h	415;"	d
TO_PREDEC_MOV	include/opcode/h8300.h	416;"	d
TO_PREINC	include/opcode/h8300.h	413;"	d
TO_PREINC_MOV	include/opcode/h8300.h	414;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPERIOD	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define TPERIOD          0xFFE03004$/;"	d
TPIDR_EL0	gdb/gdbserver/linux-aarch64-low.c	/^  TPIDR_EL0 = (0x1 << 14) | (0x3 << 11) | (0xd << 7) | (0x0 << 3) | 0x2$/;"	e	enum:aarch64_system_control_registers	file:
TP_OFFSET	bfd/elf32-m68k.c	3268;"	d	file:
TP_OFFSET	bfd/elf32-nds32.c	201;"	d	file:
TP_OFFSET	bfd/elf32-nios2.c	76;"	d	file:
TP_OFFSET	bfd/elf32-ppc.c	180;"	d	file:
TP_OFFSET	bfd/elf64-ppc.c	152;"	d	file:
TP_OFFSET	bfd/elfnn-riscv.c	1346;"	d	file:
TP_OFFSET	bfd/elfxx-mips.c	1224;"	d	file:
TRACE	bfd/elf32-i386.c	190;"	d	file:
TRACE	bfd/elf32-i386.c	193;"	d	file:
TRACE	bfd/elf32-xtensa.c	326;"	d	file:
TRACE	bfd/elf32-xtensa.c	329;"	d	file:
TRACE	gdb/gdbserver/nto-low.c	53;"	d	file:
TRACE	sim/common/sim-trace.h	298;"	d
TRACE	sim/ppc/debug.h	86;"	d
TRACEFILE_H	gdb/tracefile.h	2;"	d
TRACEFRAME_EOB_MARKER_SIZE	gdb/gdbserver/tracepoint.c	974;"	d	file:
TRACEPOINT_H	gdb/gdbserver/tracepoint.h	20;"	d
TRACEPOINT_H	gdb/tracepoint.h	20;"	d
TRACE_ALU	sim/common/sim-trace.h	309;"	d
TRACE_ALU_IDX	sim/common/sim-trace.h	/^  TRACE_ALU_IDX,$/;"	e	enum:__anon620
TRACE_ALU_INPUT0	sim/common/sim-trace.h	515;"	d
TRACE_ALU_INPUT0	sim/v850/sim-main.h	632;"	d
TRACE_ALU_INPUT1	sim/common/sim-trace.h	521;"	d
TRACE_ALU_INPUT1	sim/v850/sim-main.h	633;"	d
TRACE_ALU_INPUT2	sim/common/sim-trace.h	527;"	d
TRACE_ALU_INPUT2	sim/v850/sim-main.h	634;"	d
TRACE_ALU_INPUT2	sim/v850/sim-main.h	635;"	d
TRACE_ALU_INPUT2	sim/v850/sim-main.h	636;"	d
TRACE_ALU_INPUT3	sim/common/sim-trace.h	533;"	d
TRACE_ALU_INPUT4	sim/common/sim-trace.h	539;"	d
TRACE_ALU_P	sim/common/sim-trace.h	286;"	d
TRACE_ALU_RESULT	sim/common/sim-trace.h	545;"	d
TRACE_ALU_RESULT	sim/v850/sim-main.h	637;"	d
TRACE_ALU_RESULT0	sim/common/sim-trace.h	547;"	d
TRACE_ALU_RESULT1	sim/common/sim-trace.h	553;"	d
TRACE_ALU_RESULT2	sim/common/sim-trace.h	559;"	d
TRACE_ALU_RESULT4	sim/common/sim-trace.h	565;"	d
TRACE_ANY_P	sim/common/sim-trace.h	278;"	d
TRACE_BRANCH	sim/common/sim-trace.h	314;"	d
TRACE_BRANCH0	sim/v850/sim-main.h	468;"	d
TRACE_BRANCH0	sim/v850/sim-main.h	639;"	d
TRACE_BRANCH1	sim/v850/sim-main.h	479;"	d
TRACE_BRANCH1	sim/v850/sim-main.h	640;"	d
TRACE_BRANCH2	sim/v850/sim-main.h	491;"	d
TRACE_BRANCH2	sim/v850/sim-main.h	641;"	d
TRACE_BRANCH2	sim/v850/sim-main.h	642;"	d
TRACE_BRANCH3	sim/v850/sim-main.h	504;"	d
TRACE_BRANCH_IDX	sim/common/sim-trace.h	/^  TRACE_BRANCH_IDX,$/;"	e	enum:__anon620
TRACE_BRANCH_INPUT	sim/common/sim-trace.h	644;"	d
TRACE_BRANCH_INPUT1	sim/common/sim-trace.h	573;"	d
TRACE_BRANCH_INPUT2	sim/common/sim-trace.h	579;"	d
TRACE_BRANCH_P	sim/common/sim-trace.h	291;"	d
TRACE_BRANCH_RESULT	sim/common/sim-trace.h	650;"	d
TRACE_BUFFER_CTRL_CURR	gdb/gdbserver/tracepoint.c	1156;"	d	file:
TRACE_BUFFER_CTRL_CURR	gdb/gdbserver/tracepoint.c	1166;"	d	file:
TRACE_CASE	opcodes/cris-dis.c	66;"	d	file:
TRACE_CORE	sim/common/sim-trace.h	310;"	d
TRACE_CORE_IDX	sim/common/sim-trace.h	/^  TRACE_CORE_IDX,$/;"	e	enum:__anon620
TRACE_CORE_P	sim/common/sim-trace.h	287;"	d
TRACE_DATA	sim/common/sim-trace.h	/^} TRACE_DATA;$/;"	t	typeref:struct:_trace_data
TRACE_DEBUG	sim/common/sim-trace.h	317;"	d
TRACE_DEBUG_IDX	sim/common/sim-trace.h	/^  TRACE_DEBUG_IDX,$/;"	e	enum:__anon620
TRACE_DEBUG_P	sim/common/sim-trace.h	294;"	d
TRACE_DECODE	sim/common/sim-trace.h	304;"	d
TRACE_DECODE_IDX	sim/common/sim-trace.h	/^  TRACE_DECODE_IDX,$/;"	e	enum:__anon620
TRACE_DECODE_P	sim/common/sim-trace.h	281;"	d
TRACE_DISASM	sim/common/sim-trace.h	318;"	d
TRACE_DISASM_IDX	sim/common/sim-trace.h	/^  TRACE_DISASM_IDX,$/;"	e	enum:__anon620
TRACE_DISASM_P	sim/common/sim-trace.h	280;"	d
TRACE_DISASM_P	sim/common/sim-trace.h	295;"	d
TRACE_EVENTS	sim/common/sim-trace.h	311;"	d
TRACE_EVENTS_IDX	sim/common/sim-trace.h	/^  TRACE_EVENTS_IDX,$/;"	e	enum:__anon620
TRACE_EVENTS_P	sim/common/sim-trace.h	288;"	d
TRACE_EXTRACT	sim/common/sim-trace.h	305;"	d
TRACE_EXTRACT_IDX	sim/common/sim-trace.h	/^  TRACE_EXTRACT_IDX,$/;"	e	enum:__anon620
TRACE_EXTRACT_P	sim/common/sim-trace.h	282;"	d
TRACE_FILE	sim/common/sim-trace.h	173;"	d
TRACE_FLAGS	sim/common/sim-trace.h	168;"	d
TRACE_FPU	sim/common/sim-trace.h	312;"	d
TRACE_FPU_IDX	sim/common/sim-trace.h	/^  TRACE_FPU_IDX,$/;"	e	enum:__anon620
TRACE_FPU_P	sim/common/sim-trace.h	289;"	d
TRACE_FP_INPUT0	sim/common/sim-trace.h	587;"	d
TRACE_FP_INPUT1	sim/common/sim-trace.h	593;"	d
TRACE_FP_INPUT2	sim/common/sim-trace.h	599;"	d
TRACE_FP_INPUT3	sim/common/sim-trace.h	605;"	d
TRACE_FP_INPUT_BOOL1_FPU2	sim/v850/sim-main.h	587;"	d
TRACE_FP_INPUT_FPU1	sim/v850/sim-main.h	554;"	d
TRACE_FP_INPUT_FPU2	sim/v850/sim-main.h	564;"	d
TRACE_FP_INPUT_FPU3	sim/v850/sim-main.h	575;"	d
TRACE_FP_INPUT_WORD1	sim/common/sim-trace.h	611;"	d
TRACE_FP_INPUT_WORD2	sim/v850/sim-main.h	603;"	d
TRACE_FP_RESULT	sim/common/sim-trace.h	617;"	d
TRACE_FP_RESULT2	sim/common/sim-trace.h	623;"	d
TRACE_FP_RESULT_BOOL	sim/common/sim-trace.h	629;"	d
TRACE_FP_RESULT_FPU1	sim/v850/sim-main.h	609;"	d
TRACE_FP_RESULT_WORD	sim/common/sim-trace.h	635;"	d
TRACE_FP_RESULT_WORD1	sim/v850/sim-main.h	619;"	d
TRACE_FP_RESULT_WORD2	sim/v850/sim-main.h	621;"	d
TRACE_HEADER_SIZE	gdb/tracefile-tfile.c	415;"	d	file:
TRACE_IDX	sim/common/sim-trace.h	197;"	d
TRACE_INPUT_DATA	sim/common/sim-trace.h	190;"	d
TRACE_INPUT_FMT	sim/common/sim-trace.h	191;"	d
TRACE_INPUT_IDX	sim/common/sim-trace.h	193;"	d
TRACE_INPUT_SIZE	sim/common/sim-trace.h	192;"	d
TRACE_INSN	sim/common/sim-trace.h	303;"	d
TRACE_INSN_IDX	sim/common/sim-trace.h	/^  TRACE_INSN_IDX = 1,$/;"	e	enum:__anon620
TRACE_INSN_P	sim/common/sim-trace.h	279;"	d
TRACE_LD	sim/v850/sim-main.h	518;"	d
TRACE_LD	sim/v850/sim-main.h	644;"	d
TRACE_LD_NAME	sim/v850/sim-main.h	530;"	d
TRACE_LINENUM	sim/common/sim-trace.h	306;"	d
TRACE_LINENUM_IDX	sim/common/sim-trace.h	/^  TRACE_LINENUM_IDX,$/;"	e	enum:__anon620
TRACE_LINENUM_P	sim/common/sim-trace.h	283;"	d
TRACE_MEMORY	sim/common/sim-trace.h	307;"	d
TRACE_MEMORY_IDX	sim/common/sim-trace.h	/^  TRACE_MEMORY_IDX,$/;"	e	enum:__anon620
TRACE_MEMORY_P	sim/common/sim-trace.h	284;"	d
TRACE_MODEL	sim/common/sim-trace.h	308;"	d
TRACE_MODEL_IDX	sim/common/sim-trace.h	/^  TRACE_MODEL_IDX,$/;"	e	enum:__anon620
TRACE_MODEL_P	sim/common/sim-trace.h	285;"	d
TRACE_NEXT_IDX	sim/common/sim-trace.h	/^  TRACE_NEXT_IDX,$/;"	e	enum:__anon620
TRACE_P	sim/common/sim-trace.h	274;"	d
TRACE_PREFIX	sim/common/sim-trace.h	177;"	d
TRACE_PREFIX_WIDTH	sim/common/sim-trace.c	760;"	d	file:
TRACE_PY_UNWIND	gdb/python/py-unwind.c	33;"	d	file:
TRACE_RANGE	sim/common/sim-trace.h	202;"	d
TRACE_RECORD	sim/cris/cpuv10.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/cris/cpuv32.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/frv/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/iq2000/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/lm32/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/m32r/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/m32r/cpu2.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/m32r/cpux.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/or1k/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_RECORD	sim/sh64/cpu.h	/^} TRACE_RECORD;$/;"	t	typeref:struct:trace_record
TRACE_REGISTER	sim/common/sim-trace.h	316;"	d
TRACE_REGISTER_IDX	sim/common/sim-trace.h	/^  TRACE_REGISTER_IDX,$/;"	e	enum:__anon620
TRACE_REGISTER_P	sim/common/sim-trace.h	293;"	d
TRACE_ST	sim/v850/sim-main.h	542;"	d
TRACE_ST	sim/v850/sim-main.h	645;"	d
TRACE_STATE	sim/bfin/dv-bfin_trace.c	216;"	d	file:
TRACE_SYSCALL	sim/common/sim-trace.h	315;"	d
TRACE_SYSCALL_IDX	sim/common/sim-trace.h	/^  TRACE_SYSCALL_IDX,$/;"	e	enum:__anon620
TRACE_SYSCALL_P	sim/common/sim-trace.h	292;"	d
TRACE_USEFUL_MASK	sim/common/sim-trace.h	101;"	d
TRACE_VPU	sim/common/sim-trace.h	313;"	d
TRACE_VPU_IDX	sim/common/sim-trace.h	/^  TRACE_VPU_IDX,$/;"	e	enum:__anon620
TRACE_VPU_P	sim/common/sim-trace.h	290;"	d
TRACE_WRITE_M_BLOCK_HEADER	gdb/tracefile.c	30;"	d	file:
TRACE_WRITE_M_BLOCK_MEMORY	gdb/tracefile.c	33;"	d	file:
TRACE_WRITE_R_BLOCK	gdb/tracefile.c	28;"	d	file:
TRACE_WRITE_V_BLOCK	gdb/tracefile.c	36;"	d	file:
TRACE_alu	sim/common/sim-trace.h	114;"	d
TRACE_branch	sim/common/sim-trace.h	119;"	d
TRACE_core	sim/common/sim-trace.h	115;"	d
TRACE_debug	sim/common/sim-trace.h	122;"	d
TRACE_decode	sim/common/sim-trace.h	109;"	d
TRACE_disasm	sim/common/sim-trace.h	108;"	d
TRACE_events	sim/common/sim-trace.h	116;"	d
TRACE_extract	sim/common/sim-trace.h	110;"	d
TRACE_fpu	sim/common/sim-trace.h	117;"	d
TRACE_insn	sim/common/sim-trace.h	107;"	d
TRACE_linenum	sim/common/sim-trace.h	111;"	d
TRACE_memory	sim/common/sim-trace.h	112;"	d
TRACE_model	sim/common/sim-trace.h	113;"	d
TRACE_register	sim/common/sim-trace.h	121;"	d
TRACE_syscall	sim/common/sim-trace.h	120;"	d
TRACE_vpu	sim/common/sim-trace.h	118;"	d
TRAD_CORE_ALLOW_ANY_EXTRA_SIZE	bfd/hosts/i386sco.h	38;"	d
TRAD_CORE_DSIZE_INCLUDES_TSIZE	bfd/hosts/symmetry.h	39;"	d
TRAD_CORE_EXTRA_SIZE_ALLOWED	bfd/hosts/alphalinux.h	23;"	d
TRAD_CORE_EXTRA_SIZE_ALLOWED	bfd/hosts/i386linux.h	27;"	d
TRAD_CORE_EXTRA_SIZE_ALLOWED	bfd/hosts/m68klinux.h	23;"	d
TRAD_CORE_EXTRA_SIZE_ALLOWED	bfd/hosts/vaxlinux.h	20;"	d
TRAD_CORE_USER_OFFSET	bfd/hosts/symmetry.h	29;"	d
TRAD_FRAME_H	gdb/trad-frame.h	21;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/alphalinux.h	24;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/decstation.h	35;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/i386bsd.h	49;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/i386sco.h	27;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/m68klinux.h	24;"	d
TRAD_UNIX_CORE_FILE_FAILING_SIGNAL	bfd/hosts/symmetry.h	35;"	d
TRAMPOLINE	gdb/minsyms.h	/^  TRAMPOLINE,$/;"	m	class:lookup_msym_prefer
TRAMP_FRAME_H	gdb/tramp-frame.h	21;"	d
TRAMP_SENTINEL_INSN	gdb/tramp-frame.h	44;"	d
TRANS	readline/undo.c	172;"	d	file:
TRANS	readline/undo.c	233;"	d	file:
TRANSLATE	libiberty/regex.c	1919;"	d	file:
TRANSLATE	libiberty/regex.c	1923;"	d	file:
TRANSLATE	libiberty/regex.c	8170;"	d	file:
TRAP	opcodes/micromips-opc.c	202;"	d	file:
TRAP	opcodes/mips-opc.c	227;"	d	file:
TRAP	opcodes/mips16-opc.c	187;"	d	file:
TRAP1	gdb/stubs/m32r-stub.c	1156;"	d	file:
TRAPA_INSTR	gdb/stubs/sh-stub.c	171;"	d	file:
TRAPA_MASK	gdb/stubs/sh-stub.c	155;"	d	file:
TRAPCODE	sim/mcore/interp.c	130;"	d	file:
TRAPOP	include/opcode/dlx.h	95;"	d
TRAP_BREAKPOINT	sim/cr16/cr16_sim.h	429;"	d
TRAP_BREAKPOINT	sim/frv/frv-sim.h	727;"	d
TRAP_BREAKPOINT	sim/m32r/m32r-sim.h	154;"	d
TRAP_C	sim/erc32/exec.c	215;"	d	file:
TRAP_CLOSE	opcodes/epiphany-desc.h	/^ , TRAP_PASS, TRAP_FAIL, TRAP_CLOSE, TRAP_OTHER$/;"	e	enum:trap_codes
TRAP_CODES	opcodes/epiphany-desc.h	/^} TRAP_CODES;$/;"	t	typeref:enum:trap_codes
TRAP_DEXC	sim/erc32/exec.c	96;"	d	file:
TRAP_DIV0	sim/erc32/exec.c	98;"	d	file:
TRAP_ELF_SYSCALL	sim/m32r/traps-linux.c	46;"	d	file:
TRAP_EXIT	opcodes/epiphany-desc.h	/^  TRAP_WRITE, TRAP_READ, TRAP_OPEN, TRAP_EXIT$/;"	e	enum:trap_codes
TRAP_FAIL	opcodes/epiphany-desc.h	/^ , TRAP_PASS, TRAP_FAIL, TRAP_CLOSE, TRAP_OTHER$/;"	e	enum:trap_codes
TRAP_FLUSH_CACHE	sim/m32r/traps-linux.c	48;"	d	file:
TRAP_FLUSH_CACHE	sim/m32r/traps.c	24;"	d	file:
TRAP_FPDIS	sim/erc32/exec.c	91;"	d	file:
TRAP_FPEXC	sim/erc32/exec.c	95;"	d	file:
TRAP_HWBKPT	gdb/aarch64-linux-nat.c	50;"	d	file:
TRAP_HWBKPT	gdb/nat/linux-ptrace.h	176;"	d
TRAP_IEXC	sim/erc32/exec.c	88;"	d	file:
TRAP_LINUX_SYSCALL	sim/m32r/traps-linux.c	47;"	d	file:
TRAP_OPEN	opcodes/epiphany-desc.h	/^  TRAP_WRITE, TRAP_READ, TRAP_OPEN, TRAP_EXIT$/;"	e	enum:trap_codes
TRAP_OTHER	opcodes/epiphany-desc.h	/^ , TRAP_PASS, TRAP_FAIL, TRAP_CLOSE, TRAP_OTHER$/;"	e	enum:trap_codes
TRAP_PASS	opcodes/epiphany-desc.h	/^ , TRAP_PASS, TRAP_FAIL, TRAP_CLOSE, TRAP_OTHER$/;"	e	enum:trap_codes
TRAP_PRIVI	sim/erc32/exec.c	90;"	d	file:
TRAP_READ	opcodes/epiphany-desc.h	/^  TRAP_WRITE, TRAP_READ, TRAP_OPEN, TRAP_EXIT$/;"	e	enum:trap_codes
TRAP_REGDUMP1	sim/frv/frv-sim.h	728;"	d
TRAP_REGDUMP2	sim/frv/frv-sim.h	729;"	d
TRAP_SYSCALL	sim/frv/frv-sim.h	726;"	d
TRAP_SYSCALL	sim/m32r/m32r-sim.h	153;"	d
TRAP_TAG	sim/erc32/exec.c	97;"	d	file:
TRAP_UNALI	sim/erc32/exec.c	94;"	d	file:
TRAP_UNIMP	sim/erc32/exec.c	89;"	d	file:
TRAP_VEC	gdb/stubs/sh-stub.c	244;"	d	file:
TRAP_VECTOR_START	sim/cr16/cr16_sim.h	406;"	d
TRAP_VECTOR_START	sim/d10v/d10v_sim.h	477;"	d
TRAP_WOFL	sim/erc32/exec.c	92;"	d	file:
TRAP_WRITE	opcodes/epiphany-desc.h	/^  TRAP_WRITE, TRAP_READ, TRAP_OPEN, TRAP_EXIT$/;"	e	enum:trap_codes
TRAP_WUFL	sim/erc32/exec.c	93;"	d	file:
TRB	sim/rl78/cpu.c	311;"	d	file:
TRC	sim/m32c/reg.c	599;"	d	file:
TRC	sim/rx/reg.c	509;"	d	file:
TREE_INLINE	sim/ppc/std-config.h	525;"	d
TREG_LR	opcodes/tilegx-opc.c	27;"	d	file:
TREG_LR	opcodes/tilepro-opc.c	27;"	d	file:
TREG_SN	opcodes/tilegx-opc.c	28;"	d	file:
TREG_SN	opcodes/tilepro-opc.c	28;"	d	file:
TREG_ZERO	opcodes/tilegx-opc.c	29;"	d	file:
TREG_ZERO	opcodes/tilepro-dis.c	31;"	d	file:
TREG_ZERO	opcodes/tilepro-opc.c	29;"	d	file:
TRIBOOL_FALSE	gdb/common/common-types.h	/^enum tribool { TRIBOOL_UNKNOWN = -1, TRIBOOL_FALSE = 0, TRIBOOL_TRUE = 1 };$/;"	e	enum:tribool
TRIBOOL_TRUE	gdb/common/common-types.h	/^enum tribool { TRIBOOL_UNKNOWN = -1, TRIBOOL_FALSE = 0, TRIBOOL_TRUE = 1 };$/;"	e	enum:tribool
TRIBOOL_UNKNOWN	gdb/common/common-types.h	/^enum tribool { TRIBOOL_UNKNOWN = -1, TRIBOOL_FALSE = 0, TRIBOOL_TRUE = 1 };$/;"	e	enum:tribool
TRIGGER	zlib/examples/gzlog.c	266;"	d	file:
TRR_REG	sim/mips/dv-tx3904tmr.c	/^  TRR_REG = 60$/;"	e	enum:__anon849	file:
TRUE	bfd/bfd-in.h	143;"	d
TRUE	bfd/bfd-in.h	145;"	d
TRUE	bfd/bfd-in2.h	150;"	d
TRUE	bfd/bfd-in2.h	152;"	d
TRUE	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	e	enum:__anon2032	file:
TRUE	gdb/testsuite/gdb.base/cvexpr.c	234;"	d	file:
TRUE	gdb/testsuite/gdb.base/ovlymgr.h	/^typedef enum { FALSE, TRUE } bool;$/;"	e	enum:__anon1965
TRUE	gdb/testsuite/gdb.base/ptype.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	e	enum:__anon2017	file:
TRUE	gdb/testsuite/gdb.base/ptype.c	227;"	d	file:
TRUE	libiberty/regex.c	628;"	d	file:
TRUE	sim/arm/armdefs.h	23;"	d
TRUNCATION_TOWARDS_ZERO	gdb/ada-lang.c	72;"	d	file:
TRUNCATION_TOWARDS_ZERO	gdb/valarith.c	35;"	d	file:
TRUNCDIBI	include/cgen/basic-ops.h	275;"	d
TRUNCDIBI	sim/common/cgen-ops.h	281;"	d
TRUNCDIHI	include/cgen/basic-ops.h	285;"	d
TRUNCDIHI	sim/common/cgen-ops.h	291;"	d
TRUNCDIQI	include/cgen/basic-ops.h	280;"	d
TRUNCDIQI	sim/common/cgen-ops.h	286;"	d
TRUNCDISI	include/cgen/basic-ops.h	290;"	d
TRUNCDISI	sim/common/cgen-ops.h	296;"	d
TRUNCHIBI	include/cgen/basic-ops.h	266;"	d
TRUNCHIBI	sim/common/cgen-ops.h	272;"	d
TRUNCHIQI	include/cgen/basic-ops.h	267;"	d
TRUNCHIQI	sim/common/cgen-ops.h	273;"	d
TRUNCQIBI	include/cgen/basic-ops.h	265;"	d
TRUNCQIBI	sim/common/cgen-ops.h	271;"	d
TRUNCSIBI	include/cgen/basic-ops.h	268;"	d
TRUNCSIBI	sim/common/cgen-ops.h	274;"	d
TRUNCSIHI	include/cgen/basic-ops.h	270;"	d
TRUNCSIHI	sim/common/cgen-ops.h	276;"	d
TRUNCSIQI	include/cgen/basic-ops.h	269;"	d
TRUNCSIQI	sim/common/cgen-ops.h	275;"	d
TRUNCSISI	include/cgen/basic-ops.h	271;"	d
TRUNCSISI	sim/common/cgen-ops.h	277;"	d
TRW	sim/rl78/cpu.c	278;"	d	file:
TRY	gdb/common/common-exceptions.h	204;"	d
TRY	gdb/common/common-exceptions.h	246;"	d
TRY	gdb/common/common-exceptions.h	268;"	d
TRYFREE	zlib/contrib/minizip/unzip.c	115;"	d	file:
TRYFREE	zlib/contrib/minizip/zip.c	65;"	d	file:
TRY_FREE	zlib/zutil.h	265;"	d
TRY_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	126;"	d
TRY_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	174;"	d
TRY_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	210;"	d
TRY_MSVC_INVAL	gdb/gnulib/import/msvc-inval.h	80;"	d
TRY_SJLJ	gdb/common/common-exceptions.h	182;"	d
TR_REGNUM	gdb/hppa-linux-nat.c	191;"	d	file:
TS	gdb/testsuite/gdb.guile/scm-type.c	/^typedef struct s TS;$/;"	t	typeref:struct:s	file:
TS	gdb/testsuite/gdb.python/py-type.c	/^typedef struct s TS;$/;"	t	typeref:struct:s	file:
TS0	sim/rl78/mem.c	87;"	d	file:
TSCALE	sim/testsuite/sim/bfin/c_interr_disable.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_pending.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_timer.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^#define TSCALE           0xFFE03008$/;"	d
TSCALE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^#define TSCALE           0xFFE03008$/;"	d
TST	sim/aarch64/simulator.c	38;"	d	file:
TSTATE_CWP	gdb/sparc64-tdep.c	1861;"	d	file:
TSTATE_ICC	gdb/sparc64-tdep.c	1862;"	d	file:
TSTATE_SYSCALL	gdb/sparc64-linux-tdep.c	259;"	d	file:
TSTATE_XCC	gdb/sparc64-tdep.c	1863;"	d	file:
TSUBCC	sim/erc32/exec.c	130;"	d	file:
TSUBCCTV	sim/erc32/exec.c	132;"	d	file:
TTOA	gdb/testsuite/gdb.cp/koenig.cc	/^typedef TOA  TTOA;$/;"	t	file:
TTR	include/opcode/convex.h	59;"	d
TUBE	sim/arm/armvirt.c	30;"	d	file:
TUI_BP_BREAK_POS	gdb/tui/tui-data.h	213;"	d
TUI_BP_CONDITIONAL	gdb/tui/tui-data.h	208;"	d
TUI_BP_DISABLED	gdb/tui/tui-data.h	206;"	d
TUI_BP_ENABLED	gdb/tui/tui-data.h	205;"	d
TUI_BP_HARDWARE	gdb/tui/tui-data.h	209;"	d
TUI_BP_HIT	gdb/tui/tui-data.h	207;"	d
TUI_BP_HIT_POS	gdb/tui/tui-data.h	212;"	d
TUI_CMD_WIN	gdb/tui/tui-data.h	301;"	d
TUI_COMMAND_H	gdb/tui/tui-command.h	23;"	d
TUI_COMMAND_MODE	gdb/tui/tui.h	/^  TUI_COMMAND_MODE,$/;"	e	enum:tui_key_mode
TUI_COMPLEX	gdb/tui/tui-data.h	/^  TUI_COMPLEX,$/;"	e	enum:tui_data_type
TUI_DATA_H	gdb/tui/tui-data.h	23;"	d
TUI_DATA_WIN	gdb/tui/tui-data.h	300;"	d
TUI_DISASM_H	gdb/tui/tui-disasm.h	23;"	d
TUI_DISASM_WIN	gdb/tui/tui-data.h	299;"	d
TUI_EXECINFO_SIZE	gdb/tui/tui-data.h	215;"	d
TUI_EXEC_POS	gdb/tui/tui-data.h	214;"	d
TUI_FAILURE	gdb/tui/tui.h	/^  TUI_FAILURE$/;"	e	enum:tui_status
TUI_FILE_H	gdb/tui/tui-file.h	20;"	d
TUI_H	gdb/tui/tui.h	23;"	d
TUI_HOOKS_H	gdb/tui/tui-hooks.h	21;"	d
TUI_IO_H	gdb/tui/tui-io.h	23;"	d
TUI_LAYOUT_H	gdb/tui/tui-layout.h	23;"	d
TUI_NULL_STR	gdb/tui/tui-data.h	67;"	d
TUI_ONE_COMMAND_MODE	gdb/tui/tui.h	/^  TUI_ONE_COMMAND_MODE$/;"	e	enum:tui_key_mode
TUI_OUT_H	gdb/tui/tui-out.h	19;"	d
TUI_REGISTER	gdb/tui/tui-data.h	/^  TUI_REGISTER,$/;"	e	enum:tui_data_type
TUI_REGS_H	gdb/tui/tui-regs.h	23;"	d
TUI_SCALAR	gdb/tui/tui-data.h	/^  TUI_SCALAR,$/;"	e	enum:tui_data_type
TUI_SINGLE_KEY_MODE	gdb/tui/tui.h	/^  TUI_SINGLE_KEY_MODE,$/;"	e	enum:tui_key_mode
TUI_SOURCEWIN_H	gdb/tui/tui-winsource.h	23;"	d
TUI_SOURCE_H	gdb/tui/tui-source.h	23;"	d
TUI_SRC_WIN	gdb/tui/tui-data.h	298;"	d
TUI_STACK_H	gdb/tui/tui-stack.h	23;"	d
TUI_STRUCT	gdb/tui/tui-data.h	/^  TUI_STRUCT$/;"	e	enum:tui_data_type
TUI_SUCCESS	gdb/tui/tui.h	/^  TUI_SUCCESS,$/;"	e	enum:tui_status
TUI_USE_PIPE_FOR_READLINE	gdb/tui/tui-io.c	106;"	d	file:
TUI_WINDATA_H	gdb/tui/tui-windata.h	23;"	d
TUI_WINGENERAL_H	gdb/tui/tui-wingeneral.h	23;"	d
TUI_WIN_H	gdb/tui/tui-win.h	23;"	d
TW	sim/rl78/cpu.c	274;"	d	file:
TWENTY_THREE	gdb/testsuite/gdb.base/macscp1.c	97;"	d	file:
TWO	gdb/testsuite/gdb.base/info-macros.c	44;"	d	file:
TWO	gdb/testsuite/gdb.base/info-macros.c	56;"	d	file:
TWO	gdb/testsuite/gdb.base/printcmds.c	/^enum flag_enum { ONE = 1, TWO = 2 };$/;"	e	enum:flag_enum	file:
TWO	gdb/testsuite/gdb.compile/compile.c	/^  TWO = 2$/;"	e	enum:enum_type	file:
TWO	gdb/testsuite/gdb.guile/scm-math.c	/^    TWO = 2$/;"	e	enum:e	file:
TWO	gdb/testsuite/gdb.guile/scm-value.c	/^    TWO = 2$/;"	e	enum:e	file:
TWO	gdb/testsuite/gdb.python/py-value.c	/^    TWO = 2$/;"	e	enum:e	file:
TWORD	sim/common/syscall.c	68;"	d	file:
TWO_BYTE_OPCODE_ESCAPE	include/opcode/i386.h	76;"	d
TWO_INSN	opcodes/tic80-dis.c	255;"	d	file:
TWO_OPERAND_1	opcodes/tic30-dis.c	36;"	d	file:
TWO_OPERAND_2	opcodes/tic30-dis.c	37;"	d	file:
TXCOL	sim/bfin/dv-bfin_spi.h	49;"	d
TXDWA	sim/bfin/dv-bfin_emac.h	46;"	d
TXE	sim/bfin/dv-bfin_spi.h	45;"	d
TXS	sim/bfin/dv-bfin_spi.h	46;"	d
TXTSIZ	opcodes/z80-dis.c	44;"	d	file:
TX_COMP	sim/bfin/dv-bfin_emac.h	55;"	d
TX_OK	sim/bfin/dv-bfin_emac.h	56;"	d
TX_PS	gdb/xtensa-tdep.c	95;"	d	file:
TYPE	gdb/dwarf2read.c	/^enum class rcuh_kind { COMPILE, TYPE };$/;"	e	enum:rcuh_kind	file:
TYPE	gdb/testsuite/gdb.python/py-template.cc	23;"	d	file:
TYPE	zlib/contrib/infback9/inflate9.h	/^        TYPE,       \/* i: waiting for type bits, including last-flag bit *\/$/;"	e	enum:__anon986
TYPE	zlib/inflate.h	/^        TYPE,       \/* i: waiting for type bits, including last-flag bit *\/$/;"	e	enum:__anon979
TYPEDO	zlib/inflate.h	/^        TYPEDO,     \/* i: same, but skip check to exit inflate on new block *\/$/;"	e	enum:__anon979
TYPED_FLOAT_H	gdb/target-float.h	21;"	d
TYPEINFO_PREFIX	gdb/gnu-v3-abi.c	1148;"	d	file:
TYPEINFO_PREFIX_LEN	gdb/gnu-v3-abi.c	1149;"	d	file:
TYPEOFF	bfd/elf32-ip2k.c	560;"	d	file:
TYPEOFF	bfd/stabs.c	46;"	d	file:
TYPEOFF	bfd/syms.c	963;"	d	file:
TYPEPRINT_H	gdb/typeprint.h	20;"	d
TYPES_DOMAIN	gdb/symtab.h	/^  TYPES_DOMAIN = 2,$/;"	e	enum:search_domain
TYPE_0	libiberty/random.c	128;"	d	file:
TYPE_1	libiberty/random.c	134;"	d	file:
TYPE_2	libiberty/random.c	140;"	d	file:
TYPE_3	libiberty/random.c	146;"	d	file:
TYPE_4	libiberty/random.c	152;"	d	file:
TYPE_ADDRESS_CLASS_1	gdb/gdbtypes.h	383;"	d
TYPE_ADDRESS_CLASS_2	gdb/gdbtypes.h	385;"	d
TYPE_ADDRESS_CLASS_ALL	gdb/gdbtypes.h	389;"	d
TYPE_ALIGN_BITS	gdb/gdbtypes.h	793;"	d
TYPE_ALLOC	gdb/gdbtypes.h	1728;"	d
TYPE_ALLOCATED_PROP	gdb/gdbtypes.h	1344;"	d
TYPE_ARRAY_LOWER_BOUND_IS_UNDEFINED	gdb/gdbtypes.h	1364;"	d
TYPE_ARRAY_LOWER_BOUND_VALUE	gdb/gdbtypes.h	1370;"	d
TYPE_ARRAY_UPPER_BOUND_IS_UNDEFINED	gdb/gdbtypes.h	1362;"	d
TYPE_ARRAY_UPPER_BOUND_VALUE	gdb/gdbtypes.h	1367;"	d
TYPE_ASSOCIATED_PROP	gdb/gdbtypes.h	1346;"	d
TYPE_ATOMIC	gdb/gdbtypes.h	343;"	d
TYPE_BASECLASS	gdb/gdbtypes.h	1406;"	d
TYPE_BASECLASS_BITPOS	gdb/gdbtypes.h	1409;"	d
TYPE_BASECLASS_NAME	gdb/gdbtypes.h	1408;"	d
TYPE_CALLING_CONVENTION	gdb/gdbtypes.h	1403;"	d
TYPE_CHAIN	gdb/gdbtypes.h	1286;"	d
TYPE_CODE	gdb/gdbtypes.h	1314;"	d
TYPE_CODE_ARRAY	gdb/gdbtypes.h	/^    TYPE_CODE_ARRAY,$/;"	e	enum:type_code
TYPE_CODE_BITSTRING	gdb/gdbtypes.h	/^    TYPE_CODE_BITSTRING = -1,	\/**< Deprecated  *\/$/;"	e	enum:type_code
TYPE_CODE_BOOL	gdb/gdbtypes.h	/^    TYPE_CODE_BOOL,$/;"	e	enum:type_code
TYPE_CODE_CHAR	gdb/gdbtypes.h	/^    TYPE_CODE_CHAR,		\/**< *real* character type *\/$/;"	e	enum:type_code
TYPE_CODE_COMPLEX	gdb/gdbtypes.h	/^    TYPE_CODE_COMPLEX,		\/**< Complex float *\/$/;"	e	enum:type_code
TYPE_CODE_DECFLOAT	gdb/gdbtypes.h	/^    TYPE_CODE_DECFLOAT,		\/**< Decimal floating point.  *\/$/;"	e	enum:type_code
TYPE_CODE_ENUM	gdb/gdbtypes.h	/^    TYPE_CODE_ENUM,		\/**< Enumeration type *\/$/;"	e	enum:type_code
TYPE_CODE_ERROR	gdb/gdbtypes.h	/^    TYPE_CODE_ERROR,$/;"	e	enum:type_code
TYPE_CODE_FLAGS	gdb/gdbtypes.h	/^    TYPE_CODE_FLAGS,		\/**< Bit flags type *\/$/;"	e	enum:type_code
TYPE_CODE_FLT	gdb/gdbtypes.h	/^    TYPE_CODE_FLT,$/;"	e	enum:type_code
TYPE_CODE_FUNC	gdb/gdbtypes.h	/^    TYPE_CODE_FUNC,		\/**< Function type *\/$/;"	e	enum:type_code
TYPE_CODE_INT	gdb/gdbtypes.h	/^    TYPE_CODE_INT,		\/**< Integer type *\/$/;"	e	enum:type_code
TYPE_CODE_INTERNAL_FUNCTION	gdb/gdbtypes.h	/^    TYPE_CODE_INTERNAL_FUNCTION,$/;"	e	enum:type_code
TYPE_CODE_MEMBERPTR	gdb/gdbtypes.h	/^    TYPE_CODE_MEMBERPTR,$/;"	e	enum:type_code
TYPE_CODE_METHOD	gdb/gdbtypes.h	/^    TYPE_CODE_METHOD,		\/**< Method type *\/$/;"	e	enum:type_code
TYPE_CODE_METHODPTR	gdb/gdbtypes.h	/^    TYPE_CODE_METHODPTR,$/;"	e	enum:type_code
TYPE_CODE_MODULE	gdb/gdbtypes.h	/^    TYPE_CODE_MODULE,		\/**< Fortran module.  *\/$/;"	e	enum:type_code
TYPE_CODE_NAMESPACE	gdb/gdbtypes.h	/^    TYPE_CODE_NAMESPACE,	\/**< C++ namespace.  *\/$/;"	e	enum:type_code
TYPE_CODE_PTR	gdb/gdbtypes.h	/^    TYPE_CODE_PTR,		\/**< Pointer type *\/$/;"	e	enum:type_code
TYPE_CODE_RANGE	gdb/gdbtypes.h	/^    TYPE_CODE_RANGE,		\/**< Range (integers within spec'd bounds).  *\/$/;"	e	enum:type_code
TYPE_CODE_REF	gdb/gdbtypes.h	/^    TYPE_CODE_REF,		\/**< C++ Reference types *\/$/;"	e	enum:type_code
TYPE_CODE_RVALUE_REF	gdb/gdbtypes.h	/^    TYPE_CODE_RVALUE_REF,	\/**< C++ rvalue reference types *\/$/;"	e	enum:type_code
TYPE_CODE_SET	gdb/gdbtypes.h	/^    TYPE_CODE_SET,		\/**< Pascal sets *\/$/;"	e	enum:type_code
TYPE_CODE_SPACE	gdb/gdbtypes.h	370;"	d
TYPE_CODE_STRING	gdb/gdbtypes.h	/^    TYPE_CODE_STRING,$/;"	e	enum:type_code
TYPE_CODE_STRUCT	gdb/gdbtypes.h	/^    TYPE_CODE_STRUCT,		\/**< C struct or Pascal record *\/$/;"	e	enum:type_code
TYPE_CODE_TYPEDEF	gdb/gdbtypes.h	/^    TYPE_CODE_TYPEDEF,$/;"	e	enum:type_code
TYPE_CODE_UNDEF	gdb/gdbtypes.h	/^    TYPE_CODE_UNDEF = 0,	\/**< Not used; catches errors *\/$/;"	e	enum:type_code
TYPE_CODE_UNION	gdb/gdbtypes.h	/^    TYPE_CODE_UNION,		\/**< C union or Pascal variant part *\/$/;"	e	enum:type_code
TYPE_CODE_VOID	gdb/gdbtypes.h	/^    TYPE_CODE_VOID,$/;"	e	enum:type_code
TYPE_CODE_XMETHOD	gdb/gdbtypes.h	/^    TYPE_CODE_XMETHOD$/;"	e	enum:type_code
TYPE_CONST	gdb/gdbtypes.h	326;"	d
TYPE_CPLUS_DYNAMIC	gdb/gdbtypes.h	1412;"	d
TYPE_CPLUS_SPECIFIC	gdb/gdbtypes.h	1395;"	d
TYPE_DATA_LOCATION	gdb/gdbtypes.h	1334;"	d
TYPE_DATA_LOCATION_ADDR	gdb/gdbtypes.h	1338;"	d
TYPE_DATA_LOCATION_BATON	gdb/gdbtypes.h	1336;"	d
TYPE_DATA_LOCATION_KIND	gdb/gdbtypes.h	1340;"	d
TYPE_DATA_SPACE	gdb/gdbtypes.h	373;"	d
TYPE_DECLARED_CLASS	gdb/gdbtypes.h	307;"	d
TYPE_DESCRIPTIVE_TYPE	gdb/gdbtypes.h	1402;"	d
TYPE_DYN_PROP_ADDR	gdb/gdbtypes.h	1354;"	d
TYPE_DYN_PROP_BATON	gdb/gdbtypes.h	1352;"	d
TYPE_DYN_PROP_KIND	gdb/gdbtypes.h	1356;"	d
TYPE_DYN_PROP_LIST	gdb/gdbtypes.h	1350;"	d
TYPE_ERROR_NAME	gdb/gdbtypes.h	1565;"	d
TYPE_FIELD	gdb/gdbtypes.h	1446;"	d
TYPE_FIELDS	gdb/gdbtypes.h	1316;"	d
TYPE_FIELD_ARTIFICIAL	gdb/gdbtypes.h	1455;"	d
TYPE_FIELD_BITPOS	gdb/gdbtypes.h	1450;"	d
TYPE_FIELD_BITSIZE	gdb/gdbtypes.h	1456;"	d
TYPE_FIELD_DWARF_BLOCK	gdb/gdbtypes.h	1454;"	d
TYPE_FIELD_ENUMVAL	gdb/gdbtypes.h	1451;"	d
TYPE_FIELD_IGNORE	gdb/gdbtypes.h	1481;"	d
TYPE_FIELD_IGNORE_BITS	gdb/gdbtypes.h	1463;"	d
TYPE_FIELD_LOC_KIND	gdb/gdbtypes.h	1449;"	d
TYPE_FIELD_NAME	gdb/gdbtypes.h	1448;"	d
TYPE_FIELD_PACKED	gdb/gdbtypes.h	1457;"	d
TYPE_FIELD_PRIVATE	gdb/gdbtypes.h	1475;"	d
TYPE_FIELD_PRIVATE_BITS	gdb/gdbtypes.h	1459;"	d
TYPE_FIELD_PROTECTED	gdb/gdbtypes.h	1478;"	d
TYPE_FIELD_PROTECTED_BITS	gdb/gdbtypes.h	1461;"	d
TYPE_FIELD_STATIC_PHYSADDR	gdb/gdbtypes.h	1453;"	d
TYPE_FIELD_STATIC_PHYSNAME	gdb/gdbtypes.h	1452;"	d
TYPE_FIELD_TYPE	gdb/gdbtypes.h	1447;"	d
TYPE_FIELD_VIRTUAL	gdb/gdbtypes.h	1484;"	d
TYPE_FIELD_VIRTUAL_BITS	gdb/gdbtypes.h	1465;"	d
TYPE_FIXED_INSTANCE	gdb/gdbtypes.h	272;"	d
TYPE_FLAGS	gdb/gdb-gdb.py	/^TYPE_FLAGS = None$/;"	v
TYPE_FLAG_DISCRIMINATED_UNION	gdb/gdbtypes.h	320;"	d
TYPE_FLAG_ENUM	gdb/gdbtypes.h	313;"	d
TYPE_FLOATFORMAT	gdb/gdbtypes.h	1400;"	d
TYPE_FN_FIELD	gdb/gdbtypes.h	1501;"	d
TYPE_FN_FIELDLIST	gdb/gdbtypes.h	1489;"	d
TYPE_FN_FIELDLIST1	gdb/gdbtypes.h	1490;"	d
TYPE_FN_FIELDLISTS	gdb/gdbtypes.h	1488;"	d
TYPE_FN_FIELDLIST_LENGTH	gdb/gdbtypes.h	1492;"	d
TYPE_FN_FIELDLIST_NAME	gdb/gdbtypes.h	1491;"	d
TYPE_FN_FIELD_ARGS	gdb/gdbtypes.h	1504;"	d
TYPE_FN_FIELD_ARTIFICIAL	gdb/gdbtypes.h	1509;"	d
TYPE_FN_FIELD_CONST	gdb/gdbtypes.h	1505;"	d
TYPE_FN_FIELD_CONSTRUCTOR	gdb/gdbtypes.h	1511;"	d
TYPE_FN_FIELD_FCONTEXT	gdb/gdbtypes.h	1512;"	d
TYPE_FN_FIELD_PHYSNAME	gdb/gdbtypes.h	1502;"	d
TYPE_FN_FIELD_PRIVATE	gdb/gdbtypes.h	1507;"	d
TYPE_FN_FIELD_PROTECTED	gdb/gdbtypes.h	1508;"	d
TYPE_FN_FIELD_STATIC_P	gdb/gdbtypes.h	1515;"	d
TYPE_FN_FIELD_STUB	gdb/gdbtypes.h	1510;"	d
TYPE_FN_FIELD_TYPE	gdb/gdbtypes.h	1503;"	d
TYPE_FN_FIELD_VIRTUAL_P	gdb/gdbtypes.h	1514;"	d
TYPE_FN_FIELD_VOFFSET	gdb/gdbtypes.h	1513;"	d
TYPE_FN_FIELD_VOLATILE	gdb/gdbtypes.h	1506;"	d
TYPE_GNAT_SPECIFIC	gdb/gdbtypes.h	1401;"	d
TYPE_GNU_IFUNC	gdb/gdbtypes.h	291;"	d
TYPE_HIGH_BOUND	gdb/gdbtypes.h	1322;"	d
TYPE_HIGH_BOUND_KIND	gdb/gdbtypes.h	1328;"	d
TYPE_HIGH_BOUND_UNDEFINED	gdb/gdbtypes.h	1326;"	d
TYPE_INCOMPLETE	gdb/gdbtypes.h	250;"	d
TYPE_INDEX	gdb/testsuite/gdb.cp/chained-calls.cc	151;"	d	file:
TYPE_INDEX_TYPE	gdb/gdbtypes.h	1318;"	d
TYPE_INSTANCE_FLAGS	gdb/gdbtypes.h	1279;"	d
TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1 = (1 << 4),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_ADDRESS_CLASS_2	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_ADDRESS_CLASS_2 = (1 << 5),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_ADDRESS_CLASS_ALL	gdb/gdbtypes.h	387;"	d
TYPE_INSTANCE_FLAG_ATOMIC	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_ATOMIC = (1 << 8)$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_CODE_SPACE	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_CODE_SPACE = (1 << 2),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_CONST	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_CONST = (1 << 0),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_DATA_SPACE	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_DATA_SPACE = (1 << 3),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_NOTTEXT	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_NOTTEXT = (1 << 6),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_RESTRICT	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_RESTRICT = (1 << 7),$/;"	e	enum:type_instance_flag_value
TYPE_INSTANCE_FLAG_VOLATILE	gdb/gdbtypes.h	/^  TYPE_INSTANCE_FLAG_VOLATILE = (1 << 1),$/;"	e	enum:type_instance_flag_value
TYPE_IS_INTEGER	gdb/gnulib/import/intprops.h	42;"	d
TYPE_IS_OPAQUE	gdb/gdbtypes.h	1548;"	d
TYPE_IS_REFERENCE	gdb/gdbtypes.h	348;"	d
TYPE_LENGTH	gdb/gdbtypes.h	1291;"	d
TYPE_LOW_BOUND	gdb/gdbtypes.h	1320;"	d
TYPE_LOW_BOUND_KIND	gdb/gdbtypes.h	1330;"	d
TYPE_LOW_BOUND_UNDEFINED	gdb/gdbtypes.h	1324;"	d
TYPE_MAIN_TYPE	gdb/gdbtypes.h	1280;"	d
TYPE_MAXIMUM	gdb/gnulib/import/intprops.h	60;"	d
TYPE_MINIMUM	gdb/gnulib/import/intprops.h	59;"	d
TYPE_NAME	gdb/gdbtypes.h	1281;"	d
TYPE_NESTED_TYPES_ARRAY	gdb/gdbtypes.h	1533;"	d
TYPE_NESTED_TYPES_COUNT	gdb/gdbtypes.h	1541;"	d
TYPE_NESTED_TYPES_FIELD	gdb/gdbtypes.h	1535;"	d
TYPE_NESTED_TYPES_FIELD_NAME	gdb/gdbtypes.h	1537;"	d
TYPE_NESTED_TYPES_FIELD_PRIVATE	gdb/gdbtypes.h	1545;"	d
TYPE_NESTED_TYPES_FIELD_PROTECTED	gdb/gdbtypes.h	1543;"	d
TYPE_NESTED_TYPES_FIELD_TYPE	gdb/gdbtypes.h	1539;"	d
TYPE_NFIELDS	gdb/gdbtypes.h	1315;"	d
TYPE_NFN_FIELDS	gdb/gdbtypes.h	1387;"	d
TYPE_NOSIGN	gdb/gdbtypes.h	219;"	d
TYPE_NOTTEXT	gdb/gdbtypes.h	284;"	d
TYPE_NO_RETURN	gdb/gdbtypes.h	1404;"	d
TYPE_N_BASECLASSES	gdb/gdbtypes.h	1407;"	d
TYPE_N_TEMPLATE_ARGUMENTS	gdb/gdbtypes.h	1494;"	d
TYPE_OBJFILE	gdb/gdbtypes.h	299;"	d
TYPE_OBJFILE_OWNED	gdb/gdbtypes.h	297;"	d
TYPE_OWNER	gdb/gdbtypes.h	298;"	d
TYPE_POINTER_TYPE	gdb/gdbtypes.h	1283;"	d
TYPE_PROTOTYPED	gdb/gdbtypes.h	240;"	d
TYPE_QUAL_CONST	libiberty/cplus-dem.c	480;"	d	file:
TYPE_QUAL_RESTRICT	libiberty/cplus-dem.c	482;"	d	file:
TYPE_QUAL_VOLATILE	libiberty/cplus-dem.c	481;"	d	file:
TYPE_RANGE_DATA	gdb/gdbtypes.h	1319;"	d
TYPE_RAW_ALIGN	gdb/gdbtypes.h	1295;"	d
TYPE_RAW_CPLUS_SPECIFIC	gdb/gdbtypes.h	1399;"	d
TYPE_REFERENCE_TYPE	gdb/gdbtypes.h	1284;"	d
TYPE_RESTRICT	gdb/gdbtypes.h	337;"	d
TYPE_RVALUE_REFERENCE_TYPE	gdb/gdbtypes.h	1285;"	d
TYPE_SAFE_NAME	gdb/gdbtypes.h	1559;"	d
TYPE_SELF_TYPE	gdb/gdbtypes.h	1375;"	d
TYPE_SIGNED	gdb/gnulib/import/intprops.h	45;"	d
TYPE_SIGNED	readline/shell.c	77;"	d	file:
TYPE_SPECIFIC_CPLUS_STUFF	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_CPLUS_STUFF,$/;"	e	enum:type_specific_kind
TYPE_SPECIFIC_FIELD	gdb/gdbtypes.h	1388;"	d
TYPE_SPECIFIC_FLOATFORMAT	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_FLOATFORMAT,$/;"	e	enum:type_specific_kind
TYPE_SPECIFIC_FUNC	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_FUNC,$/;"	e	enum:type_specific_kind
TYPE_SPECIFIC_GNAT_STUFF	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_GNAT_STUFF,$/;"	e	enum:type_specific_kind
TYPE_SPECIFIC_NONE	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_NONE,$/;"	e	enum:type_specific_kind
TYPE_SPECIFIC_SELF_TYPE	gdb/gdbtypes.h	/^  TYPE_SPECIFIC_SELF_TYPE$/;"	e	enum:type_specific_kind
TYPE_STUB	gdb/gdbtypes.h	225;"	d
TYPE_STUB_SUPPORTED	gdb/gdbtypes.h	279;"	d
TYPE_TAIL_CALL_LIST	gdb/gdbtypes.h	1405;"	d
TYPE_TARGET_STUB	gdb/gdbtypes.h	233;"	d
TYPE_TARGET_TYPE	gdb/gdbtypes.h	1282;"	d
TYPE_TEMPLATE_ARGUMENT	gdb/gdbtypes.h	1498;"	d
TYPE_TEMPLATE_ARGUMENTS	gdb/gdbtypes.h	1496;"	d
TYPE_TYPEDEF_FIELD	gdb/gdbtypes.h	1520;"	d
TYPE_TYPEDEF_FIELD_ARRAY	gdb/gdbtypes.h	1518;"	d
TYPE_TYPEDEF_FIELD_COUNT	gdb/gdbtypes.h	1526;"	d
TYPE_TYPEDEF_FIELD_NAME	gdb/gdbtypes.h	1522;"	d
TYPE_TYPEDEF_FIELD_PRIVATE	gdb/gdbtypes.h	1530;"	d
TYPE_TYPEDEF_FIELD_PROTECTED	gdb/gdbtypes.h	1528;"	d
TYPE_TYPEDEF_FIELD_TYPE	gdb/gdbtypes.h	1524;"	d
TYPE_UNQUALIFIED	libiberty/cplus-dem.c	479;"	d	file:
TYPE_UNSIGNED	gdb/gdbtypes.h	213;"	d
TYPE_VARARGS	gdb/gdbtypes.h	255;"	d
TYPE_VECTOR	gdb/gdbtypes.h	260;"	d
TYPE_VOLATILE	gdb/gdbtypes.h	331;"	d
TYPE_VPTR_BASETYPE	gdb/gdbtypes.h	1385;"	d
TYPE_VPTR_FIELDNO	gdb/gdbtypes.h	1384;"	d
TYPE_WIDTH	gdb/gnulib/import/intprops.h	56;"	d
TYPE_ZALLOC	gdb/gdbtypes.h	1733;"	d
T_BIT_MASK	gdb/stubs/sh-stub.c	176;"	d	file:
T_CHAR	include/coff/internal.h	502;"	d
T_CLASS_INSN	include/opcode/tic4x.h	761;"	d
T_DOUBLE	include/coff/internal.h	507;"	d
T_ENUM	include/coff/internal.h	510;"	d
T_FABSs	sim/erc32/exec.c	1626;"	d	file:
T_FADDd	sim/erc32/exec.c	1628;"	d	file:
T_FADDs	sim/erc32/exec.c	1627;"	d	file:
T_FCMPd	sim/erc32/exec.c	1630;"	d	file:
T_FCMPs	sim/erc32/exec.c	1629;"	d	file:
T_FDIVd	sim/erc32/exec.c	1632;"	d	file:
T_FDIVs	sim/erc32/exec.c	1631;"	d	file:
T_FLOAT	include/coff/internal.h	506;"	d
T_FMOVs	sim/erc32/exec.c	1633;"	d	file:
T_FMULd	sim/erc32/exec.c	1635;"	d	file:
T_FMULs	sim/erc32/exec.c	1634;"	d	file:
T_FNEGs	sim/erc32/exec.c	1636;"	d	file:
T_FSQRTd	sim/erc32/exec.c	1638;"	d	file:
T_FSQRTs	sim/erc32/exec.c	1637;"	d	file:
T_FSUBd	sim/erc32/exec.c	1640;"	d	file:
T_FSUBs	sim/erc32/exec.c	1639;"	d	file:
T_FdTOi	sim/erc32/exec.c	1641;"	d	file:
T_FdTOs	sim/erc32/exec.c	1642;"	d	file:
T_FiTOd	sim/erc32/exec.c	1644;"	d	file:
T_FiTOs	sim/erc32/exec.c	1643;"	d	file:
T_FsTOd	sim/erc32/exec.c	1646;"	d	file:
T_FsTOi	sim/erc32/exec.c	1645;"	d	file:
T_INT	include/coff/internal.h	504;"	d
T_JMPL	sim/erc32/exec.c	38;"	d	file:
T_LD	sim/erc32/exec.c	33;"	d	file:
T_LDD	sim/erc32/exec.c	34;"	d	file:
T_LDST	sim/erc32/exec.c	37;"	d	file:
T_LNGDBL	include/coff/internal.h	516;"	d
T_LONG	include/coff/internal.h	505;"	d
T_MOE	include/coff/internal.h	511;"	d
T_NULL	include/coff/internal.h	500;"	d
T_RETT	sim/erc32/exec.c	39;"	d	file:
T_SHORT	include/coff/internal.h	503;"	d
T_ST	sim/erc32/exec.c	35;"	d	file:
T_STD	sim/erc32/exec.c	36;"	d	file:
T_STRUCT	include/coff/internal.h	508;"	d
T_UCHAR	include/coff/internal.h	512;"	d
T_UINT	include/coff/internal.h	514;"	d
T_ULONG	include/coff/internal.h	515;"	d
T_UNION	include/coff/internal.h	509;"	d
T_USHORT	include/coff/internal.h	513;"	d
T_VOID	include/coff/internal.h	501;"	d
T_done	opcodes/opc2c.c	/^  T_done$/;"	e	enum:__anon21	file:
T_done	sim/m32c/opc2c.c	/^  T_done$/;"	e	enum:__anon531	file:
T_indirect	opcodes/opc2c.c	/^  T_indirect,$/;"	e	enum:__anon21	file:
T_indirect	sim/m32c/opc2c.c	/^  T_indirect,$/;"	e	enum:__anon531	file:
T_op	opcodes/opc2c.c	/^  T_op,$/;"	e	enum:__anon21	file:
T_op	sim/m32c/opc2c.c	/^  T_op,$/;"	e	enum:__anon531	file:
T_unused	opcodes/opc2c.c	/^  T_unused,$/;"	e	enum:__anon21	file:
T_unused	sim/m32c/opc2c.c	/^  T_unused,$/;"	e	enum:__anon531	file:
Tag_ABI_FP_16bit_format	include/elf/arm.h	/^  Tag_ABI_FP_16bit_format,$/;"	e	enum:__anon1434
Tag_ABI_FP_denormal	include/elf/arm.h	/^  Tag_ABI_FP_denormal,$/;"	e	enum:__anon1434
Tag_ABI_FP_exceptions	include/elf/arm.h	/^  Tag_ABI_FP_exceptions,$/;"	e	enum:__anon1434
Tag_ABI_FP_number_model	include/elf/arm.h	/^  Tag_ABI_FP_number_model,$/;"	e	enum:__anon1434
Tag_ABI_FP_optimization_goals	include/elf/arm.h	/^  Tag_ABI_FP_optimization_goals,$/;"	e	enum:__anon1434
Tag_ABI_FP_rounding	include/elf/arm.h	/^  Tag_ABI_FP_rounding,$/;"	e	enum:__anon1434
Tag_ABI_FP_user_exceptions	include/elf/arm.h	/^  Tag_ABI_FP_user_exceptions,$/;"	e	enum:__anon1434
Tag_ABI_HardFP_use	include/elf/arm.h	/^  Tag_ABI_HardFP_use,$/;"	e	enum:__anon1434
Tag_ABI_PCS_GOT_use	include/elf/arm.h	/^  Tag_ABI_PCS_GOT_use,$/;"	e	enum:__anon1434
Tag_ABI_PCS_R9_use	include/elf/arm.h	/^  Tag_ABI_PCS_R9_use,$/;"	e	enum:__anon1434
Tag_ABI_PCS_RO_data	include/elf/arm.h	/^  Tag_ABI_PCS_RO_data,$/;"	e	enum:__anon1434
Tag_ABI_PCS_RW_data	include/elf/arm.h	/^  Tag_ABI_PCS_RW_data,$/;"	e	enum:__anon1434
Tag_ABI_PCS_wchar_t	include/elf/arm.h	/^  Tag_ABI_PCS_wchar_t,$/;"	e	enum:__anon1434
Tag_ABI_VFP_args	include/elf/arm.h	/^  Tag_ABI_VFP_args,$/;"	e	enum:__anon1434
Tag_ABI_WMMX_args	include/elf/arm.h	/^  Tag_ABI_WMMX_args,$/;"	e	enum:__anon1434
Tag_ABI_align8_needed	include/elf/arm.h	/^  Tag_ABI_align8_needed = Tag_ABI_align_needed,$/;"	e	enum:__anon1434
Tag_ABI_align8_preserved	include/elf/arm.h	/^  Tag_ABI_align8_preserved = Tag_ABI_align_preserved,$/;"	e	enum:__anon1434
Tag_ABI_align_needed	include/elf/arm.h	/^  Tag_ABI_align_needed,$/;"	e	enum:__anon1434
Tag_ABI_align_preserved	include/elf/arm.h	/^  Tag_ABI_align_preserved,$/;"	e	enum:__anon1434
Tag_ABI_enum_size	include/elf/arm.h	/^  Tag_ABI_enum_size,$/;"	e	enum:__anon1434
Tag_ABI_optimization_goals	include/elf/arm.h	/^  Tag_ABI_optimization_goals,$/;"	e	enum:__anon1434
Tag_ARC_ABI_double_size	include/elf/arc.h	/^  Tag_ARC_ABI_double_size,$/;"	e	enum:__anon1424
Tag_ARC_ABI_enumsize	include/elf/arc.h	/^  Tag_ARC_ABI_enumsize,$/;"	e	enum:__anon1424
Tag_ARC_ABI_exceptions	include/elf/arc.h	/^  Tag_ARC_ABI_exceptions,$/;"	e	enum:__anon1424
Tag_ARC_ABI_osver	include/elf/arc.h	/^  Tag_ARC_ABI_osver,$/;"	e	enum:__anon1424
Tag_ARC_ABI_pic	include/elf/arc.h	/^  Tag_ARC_ABI_pic,$/;"	e	enum:__anon1424
Tag_ARC_ABI_rf16	include/elf/arc.h	/^  Tag_ARC_ABI_rf16,$/;"	e	enum:__anon1424
Tag_ARC_ABI_sda	include/elf/arc.h	/^  Tag_ARC_ABI_sda,$/;"	e	enum:__anon1424
Tag_ARC_ABI_tls	include/elf/arc.h	/^  Tag_ARC_ABI_tls,$/;"	e	enum:__anon1424
Tag_ARC_CPU_base	include/elf/arc.h	/^  Tag_ARC_CPU_base,$/;"	e	enum:__anon1424
Tag_ARC_CPU_name	include/elf/arc.h	/^  Tag_ARC_CPU_name,$/;"	e	enum:__anon1424
Tag_ARC_CPU_variation	include/elf/arc.h	/^  Tag_ARC_CPU_variation,$/;"	e	enum:__anon1424
Tag_ARC_ISA_apex	include/elf/arc.h	/^  Tag_ARC_ISA_apex,$/;"	e	enum:__anon1424
Tag_ARC_ISA_config	include/elf/arc.h	/^  Tag_ARC_ISA_config,$/;"	e	enum:__anon1424
Tag_ARC_ISA_mpy_option	include/elf/arc.h	/^  Tag_ARC_ISA_mpy_option$/;"	e	enum:__anon1424
Tag_ARC_PCS_config	include/elf/arc.h	/^  Tag_ARC_PCS_config = 4,$/;"	e	enum:__anon1424
Tag_ARM_ISA_use	include/elf/arm.h	/^  Tag_ARM_ISA_use,$/;"	e	enum:__anon1434
Tag_Advanced_SIMD_arch	include/elf/arm.h	/^  Tag_Advanced_SIMD_arch,$/;"	e	enum:__anon1434
Tag_C6XABI_last	include/elf/tic6x.h	/^    Tag_C6XABI_last$/;"	e	enum:__anon1490
Tag_CPU_arch	include/elf/arm.h	/^  Tag_CPU_arch,$/;"	e	enum:__anon1434
Tag_CPU_arch_profile	include/elf/arm.h	/^  Tag_CPU_arch_profile,$/;"	e	enum:__anon1434
Tag_CPU_name	include/elf/arm.h	/^  Tag_CPU_name,$/;"	e	enum:__anon1434
Tag_CPU_raw_name	include/elf/arm.h	/^  Tag_CPU_raw_name = 4,$/;"	e	enum:__anon1434
Tag_CPU_unaligned_access	include/elf/arm.h	/^  Tag_CPU_unaligned_access,$/;"	e	enum:__anon1434
Tag_DIV_use	include/elf/arm.h	/^  Tag_DIV_use,$/;"	e	enum:__anon1434
Tag_DSP_extension	include/elf/arm.h	/^  Tag_DSP_extension = 46,$/;"	e	enum:__anon1434
Tag_FP_HP_extension	include/elf/arm.h	/^  Tag_FP_HP_extension,$/;"	e	enum:__anon1434
Tag_FP_arch	include/elf/arm.h	/^  Tag_FP_arch,$/;"	e	enum:__anon1434
Tag_File	bfd/elf-bfd.h	/^  Tag_File = 1,$/;"	e	enum:__anon1044
Tag_GNU_MIPS_ABI_FP	include/elf/mips.h	/^  Tag_GNU_MIPS_ABI_FP = 4,$/;"	e	enum:__anon1488
Tag_GNU_MIPS_ABI_MSA	include/elf/mips.h	/^  Tag_GNU_MIPS_ABI_MSA = 8,$/;"	e	enum:__anon1488
Tag_GNU_Power_ABI_FP	include/elf/ppc.h	/^  Tag_GNU_Power_ABI_FP = 4,$/;"	e	enum:__anon1430
Tag_GNU_Power_ABI_Struct_Return	include/elf/ppc.h	/^  Tag_GNU_Power_ABI_Struct_Return = 12$/;"	e	enum:__anon1430
Tag_GNU_Power_ABI_Vector	include/elf/ppc.h	/^  Tag_GNU_Power_ABI_Vector = 8,$/;"	e	enum:__anon1430
Tag_GNU_S390_ABI_Vector	include/elf/s390.h	/^  Tag_GNU_S390_ABI_Vector = 8,$/;"	e	enum:__anon1492
Tag_GNU_Sparc_HWCAPS	include/elf/sparc.h	/^  Tag_GNU_Sparc_HWCAPS = 4,$/;"	e	enum:__anon1425
Tag_GNU_Sparc_HWCAPS2	include/elf/sparc.h	/^  Tag_GNU_Sparc_HWCAPS2 = 8$/;"	e	enum:__anon1425
Tag_MPextension_use	include/elf/arm.h	/^  Tag_MPextension_use,$/;"	e	enum:__anon1434
Tag_MPextension_use_legacy	include/elf/arm.h	/^  Tag_MPextension_use_legacy,$/;"	e	enum:__anon1434
Tag_NULL	bfd/elf-bfd.h	/^  Tag_NULL = 0,$/;"	e	enum:__anon1044
Tag_PCS_config	include/elf/arm.h	/^  Tag_PCS_config,$/;"	e	enum:__anon1434
Tag_Section	bfd/elf-bfd.h	/^  Tag_Section = 2,$/;"	e	enum:__anon1044
Tag_Symbol	bfd/elf-bfd.h	/^  Tag_Symbol = 3,$/;"	e	enum:__anon1044
Tag_T2EE_use	include/elf/arm.h	/^  Tag_T2EE_use,$/;"	e	enum:__anon1434
Tag_THUMB_ISA_use	include/elf/arm.h	/^  Tag_THUMB_ISA_use,$/;"	e	enum:__anon1434
Tag_VFP_HP_extension	include/elf/arm.h	/^  Tag_VFP_HP_extension = Tag_FP_HP_extension$/;"	e	enum:__anon1434
Tag_VFP_arch	include/elf/arm.h	/^  Tag_VFP_arch = Tag_FP_arch,$/;"	e	enum:__anon1434
Tag_Virtualization_use	include/elf/arm.h	/^  Tag_Virtualization_use,$/;"	e	enum:__anon1434
Tag_WMMX_arch	include/elf/arm.h	/^  Tag_WMMX_arch,$/;"	e	enum:__anon1434
Tag_also_compatible_with	include/elf/arm.h	/^  Tag_also_compatible_with,$/;"	e	enum:__anon1434
Tag_compatibility	bfd/elf-bfd.h	/^  Tag_compatibility = 32$/;"	e	enum:__anon1044
Tag_conformance	include/elf/arm.h	/^  Tag_conformance,$/;"	e	enum:__anon1434
Tag_nodefaults	include/elf/arm.h	/^  Tag_nodefaults = 64,$/;"	e	enum:__anon1434
Tag_undefined33	include/elf/arm.h	/^  Tag_undefined33 = 33,$/;"	e	enum:__anon1434
Tag_undefined35	include/elf/arm.h	/^  Tag_undefined35,$/;"	e	enum:__anon1434
Tag_undefined37	include/elf/arm.h	/^  Tag_undefined37,$/;"	e	enum:__anon1434
Tag_undefined39	include/elf/arm.h	/^  Tag_undefined39,$/;"	e	enum:__anon1434
Tag_undefined40	include/elf/arm.h	/^  Tag_undefined40,$/;"	e	enum:__anon1434
Tag_undefined41	include/elf/arm.h	/^  Tag_undefined41,$/;"	e	enum:__anon1434
Tag_undefined69	include/elf/arm.h	/^  Tag_undefined69,$/;"	e	enum:__anon1434
Tag_undefined_43	include/elf/arm.h	/^  Tag_undefined_43,$/;"	e	enum:__anon1434
TagunzFile__	zlib/contrib/minizip/unzip.h	/^typedef struct TagunzFile__ { int unused; } unzFile__;$/;"	s
TagzipFile__	zlib/contrib/minizip/zip.h	/^typedef struct TagzipFile__ { int unused; } zipFile__;$/;"	s
Tbyte	opcodes/i386-opc.h	/^  Tbyte,$/;"	e	enum:__anon68
Td	opcodes/i386-dis.c	302;"	d	file:
Temargs	gdb/testsuite/gdb.guile/scm-type.c	/^struct Temargs$/;"	s	class:C	file:
Temargs	gdb/testsuite/gdb.python/py-type.c	/^struct Temargs$/;"	s	class:C	file:
Templ	gdb/testsuite/gdb.cp/member-name.cc	/^struct Templ$/;"	s	file:
TemplateBreakpoints	gdb/testsuite/gdb.perf/template-breakpoints.py	/^class TemplateBreakpoints (perftest.TestCaseWithBasicMeasurements):$/;"	c
Terminated	gdb/ada-tasks.c	/^  Terminated,$/;"	e	enum:task_states	file:
Test	opcodes/i386-opc.h	/^  Test,$/;"	e	enum:__anon68
TestBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^class TestBreakpoint(gdb.Breakpoint):$/;"	c
TestCase	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^class TestCase(object):$/;"	c
TestCaseWithBasicMeasurements	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^class TestCaseWithBasicMeasurements(TestCase):$/;"	c
TestExplicitBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^class TestExplicitBreakpoint(gdb.Breakpoint):$/;"	c
TestFCSR	sim/mips/sim-main.h	739;"	d
TestFinishBreakpoint	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^class TestFinishBreakpoint (gdb.FinishBreakpoint):$/;"	c
TestGlobalUnwinder	gdb/testsuite/gdb.python/py-unwind-maint.py	/^class TestGlobalUnwinder(Unwinder):$/;"	c
TestNestedFuncs	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^program TestNestedFuncs$/;"	p
TestObjfileUnwinder	gdb/testsuite/gdb.python/py-unwind-maint.py	/^class TestObjfileUnwinder(Unwinder):$/;"	c
TestProgspaceUnwinder	gdb/testsuite/gdb.python/py-unwind-maint.py	/^class TestProgspaceUnwinder(Unwinder):$/;"	c
TestResult	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^class TestResult(object):$/;"	c
TestStrings	gdb/testsuite/gdb.base/examine-backward.c	/^const char TestStrings[] = {$/;"	v
TestStringsH	gdb/testsuite/gdb.base/examine-backward.c	/^const short TestStringsH[] = {$/;"	v
TestStringsW	gdb/testsuite/gdb.base/examine-backward.c	/^const int TestStringsW[] = {$/;"	v
TestUnwinder	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^class TestUnwinder(Unwinder):$/;"	c
TestUnwinder	gdb/testsuite/gdb.python/py-unwind.py	/^class TestUnwinder(Unwinder):$/;"	c
Test_NS	gdb/testsuite/gdb.cp/pr9594.cc	/^namespace Test_NS {$/;"	n	file:
TextReporter	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^class TextReporter(Reporter):$/;"	c
ThirdDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct ThirdDimension$/;"	s	file:
ThirdDimension	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^struct ThirdDimension<I, J, 0, VAL>$/;"	s	file:
ThumbExpandImm	sim/arm/thumbemu.c	/^ThumbExpandImm (ARMword tinstr)$/;"	f	file:
TimeDateStamp	include/coff/internal.h	/^  unsigned long  TimeDateStamp;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
TimeDateStamp	include/coff/pe.h	/^  char TimeDateStamp[4];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
TimeDateStamp	include/coff/pe.h	/^  char TimeDateStamp[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
TimePrinter	gdb/testsuite/gdb.python/py-pp-integral.py	/^class TimePrinter:$/;"	c
TimePrinter	gdb/testsuite/gdb.python/py-pp-re-notag.py	/^class TimePrinter:$/;"	c
TimeTPrinter	gdb/testsuite/gdb.ada/pp-rec-component.py	/^class TimeTPrinter:$/;"	c
Timer_A	sim/m32c/timer_a.h	/^} Timer_A;$/;"	t	typeref:struct:__anon538
Timer_Server_Sleep	gdb/ada-tasks.c	/^  Timer_Server_Sleep,$/;"	e	enum:task_states	file:
ToDword	opcodes/i386-opc.h	/^  ToDword,$/;"	e	enum:__anon67
ToQword	opcodes/i386-opc.h	/^  ToQword,$/;"	e	enum:__anon67
ToStringReturnsValueInner	gdb/testsuite/gdb.python/py-prettyprint.py	/^class ToStringReturnsValueInner:$/;"	c
ToStringReturnsValueWrapper	gdb/testsuite/gdb.python/py-prettyprint.py	/^class ToStringReturnsValueWrapper:$/;"	c
Total_frame_size	gdb/hppa-tdep.h	/^    unsigned int Total_frame_size:27;	\/* 5..31 *\/$/;"	m	struct:unwind_table_entry
Trace	zlib/zutil.h	242;"	d
Trace	zlib/zutil.h	249;"	d
Tracec	zlib/zutil.h	245;"	d
Tracec	zlib/zutil.h	252;"	d
Tracecv	zlib/zutil.h	246;"	d
Tracecv	zlib/zutil.h	253;"	d
Tracev	zlib/zutil.h	243;"	d
Tracev	zlib/zutil.h	250;"	d
Tracevv	zlib/zutil.h	244;"	d
Tracevv	zlib/zutil.h	251;"	d
Trap	sim/mips/sim-main.h	/^  Trap                    = 13,$/;"	e	enum:ExceptionCause
TtyName	readline/examples/rlfe/pty.c	/^static char PtyName[32], TtyName[32];$/;"	v	file:
TtyProto	readline/examples/rlfe/pty.c	/^static char TtyProto[] = "\/dev\/pty\/ttyXY";$/;"	v	file:
TtyProto	readline/examples/rlfe/pty.c	/^static char TtyProto[] = "\/dev\/ttyXY";$/;"	v	file:
TtyProto	readline/examples/rlfe/pty.c	/^static char TtyProto[] = "\/dev\/ttypXY";$/;"	v	file:
Two	gdb/testsuite/gdb.base/structs3.c	/^struct Two$/;"	s	file:
Two_Instruction_SP_Increment	gdb/hppa-tdep.h	/^    unsigned int Two_Instruction_SP_Increment:1;	\/* 21 *\/$/;"	m	struct:unwind_table_entry
Type	include/coff/internal.h	/^  unsigned long  Type;$/;"	m	struct:internal_IMAGE_DEBUG_DIRECTORY
Type	include/coff/pe.h	/^  char Type[4];$/;"	m	struct:external_IMAGE_DEBUG_DIRECTORY
Type1	gdb/testsuite/gdb.cp/smartp.cc	/^class Type1{$/;"	c	file:
Type2	gdb/testsuite/gdb.cp/smartp.cc	/^class Type2{$/;"	c	file:
Type3	gdb/testsuite/gdb.cp/smartp.cc	/^class Type3{$/;"	c	file:
Type4	gdb/testsuite/gdb.cp/smartp.cc	/^class Type4 {$/;"	c	file:
TypeExp	gdb/d-exp.y	/^TypeExp:$/;"	l
TypeFlag	gdb/gdb-gdb.py	/^class TypeFlag:$/;"	c
TypeFlagsPrinter	gdb/gdb-gdb.py	/^class TypeFlagsPrinter:$/;"	c
TypePrinter	gdb/python/lib/gdb/types.py	/^class TypePrinter(object):$/;"	c
TypedefExplorer	gdb/python/lib/gdb/command/explore.py	/^class TypedefExplorer(object):$/;"	c
U	bfd/elf32-mep.c	37;"	d	file:
U	bfd/elf32-mep.c	74;"	d	file:
U	gdb/testsuite/gdb.cp/chained-calls.cc	/^U::U (type t)$/;"	f	class:U
U	gdb/testsuite/gdb.cp/chained-calls.cc	/^union U$/;"	u	file:
U	gdb/testsuite/gdb.cp/koenig.cc	/^  union U{};$/;"	u	namespace:J	file:
U	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace U{ int x; }$/;"	n	file:
U	gdb/testsuite/gdb.cp/var-tag.cc	/^union U {int a; char b;} U;$/;"	u	file:
U	gdb/testsuite/gdb.cp/var-tag.cc	/^union U {int a; char b;} U;$/;"	v	typeref:union:U
U	gdb/testsuite/gdb.python/py-value-cc.cc	/^union U {$/;"	u	file:
U	libiberty/safe-ctype.c	142;"	d	file:
U	opcodes/ppc-opc.c	1987;"	d	file:
U	sim/h8300/compile.c	449;"	d	file:
U1	gdb/testsuite/gdb.cp/var-tag.cc	/^  union U1 {int a1; char b1;} U1;$/;"	m	class:C	typeref:union:C::U1	file:
U1	gdb/testsuite/gdb.cp/var-tag.cc	/^  union U1 {int a1; char b1;} U1;$/;"	u	class:C	file:
U10	gdb/testsuite/gdb.cp/nested-types.cc	/^  union U10 {$/;"	u	struct:S10	file:
U11	gdb/testsuite/gdb.cp/nested-types.cc	/^    union U11 {$/;"	u	struct:S10::S11	file:
U12	gdb/testsuite/gdb.cp/nested-types.cc	/^      union U12 {$/;"	u	struct:S10::S11::S12	file:
U12_16	opcodes/s390-opc.c	227;"	d	file:
U13	gdb/testsuite/gdb.cp/nested-types.cc	/^        union U13 {$/;"	u	struct:S10::S11::S12::S13	file:
U14	gdb/testsuite/gdb.cp/nested-types.cc	/^          union U14 {$/;"	u	struct:S10::S11::S12::S13::S14	file:
U15	gdb/testsuite/gdb.cp/nested-types.cc	/^            union U15 {$/;"	u	struct:S10::S11::S12::S13::S14::S15	file:
U16	gdb/testsuite/gdb.cp/nested-types.cc	/^              union U16 {$/;"	u	struct:S10::S11::S12::S13::S14::S15::S16	file:
U16_1	sim/common/sim-endian.h	380;"	d
U16_16	opcodes/s390-opc.c	229;"	d	file:
U16_2	sim/common/sim-endian.h	388;"	d
U16_32	opcodes/s390-opc.c	231;"	d	file:
U16_4	sim/common/sim-endian.h	393;"	d
U16_8	sim/common/sim-endian.h	395;"	d
U17	gdb/testsuite/gdb.cp/nested-types.cc	/^                union U17 {$/;"	u	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
U18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  union U18 {$/;"	u	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
U19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    union U19 {$/;"	u	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19	file:
U2	gdb/testsuite/gdb.cp/var-tag-4.cc	/^union U2 {int a; char b;} U2;$/;"	u	file:
U2	gdb/testsuite/gdb.cp/var-tag-4.cc	/^union U2 {int a; char b;} U2;$/;"	v	typeref:union:U2
U21	gdb/testsuite/gdb.cp/nested-types.cc	/^    union U21 {$/;"	u	struct:S10::S21	file:
U22	gdb/testsuite/gdb.cp/nested-types.cc	/^      union U22 {$/;"	u	struct:S10::S21::S22	file:
U23	gdb/testsuite/gdb.cp/nested-types.cc	/^        union U23 {$/;"	u	struct:S10::S21::S22::S23	file:
U24	gdb/testsuite/gdb.cp/nested-types.cc	/^          union U24 {$/;"	u	struct:S10::S21::S22::S23::S24	file:
U25	gdb/testsuite/gdb.cp/nested-types.cc	/^            union U25 {$/;"	u	struct:S10::S21::S22::S23::S24::S25	file:
U26	gdb/testsuite/gdb.cp/nested-types.cc	/^              union U26 {$/;"	u	struct:S10::S21::S22::S23::S24::S25::S26	file:
U27	gdb/testsuite/gdb.cp/nested-types.cc	/^                union U27 {$/;"	u	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
U28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  union U28 {$/;"	u	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
U29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    union U29 {$/;"	u	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29	file:
U2_1	sim/common/sim-endian.h	375;"	d
U31	gdb/testsuite/gdb.cp/nested-types.cc	/^    union U31 {$/;"	u	struct:S10::S31	file:
U32	gdb/testsuite/gdb.cp/nested-types.cc	/^      union U32 {$/;"	u	struct:S10::S31::S32	file:
U32_16	opcodes/s390-opc.c	233;"	d	file:
U33	gdb/testsuite/gdb.cp/nested-types.cc	/^        union U33 {$/;"	u	struct:S10::S31::S32::S33	file:
U34	gdb/testsuite/gdb.cp/nested-types.cc	/^          union U34 {$/;"	u	struct:S10::S31::S32::S33::S34	file:
U35	gdb/testsuite/gdb.cp/nested-types.cc	/^            union U35 {$/;"	u	struct:S10::S31::S32::S33::S34::S35	file:
U36	gdb/testsuite/gdb.cp/nested-types.cc	/^              union U36 {$/;"	u	struct:S10::S31::S32::S33::S34::S35::S36	file:
U37	gdb/testsuite/gdb.cp/nested-types.cc	/^                union U37 {$/;"	u	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
U38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  union U38 {$/;"	u	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
U39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    union U39 {$/;"	u	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39	file:
U41	gdb/testsuite/gdb.cp/nested-types.cc	/^    union U41 {$/;"	u	struct:S10::S41	file:
U42	gdb/testsuite/gdb.cp/nested-types.cc	/^      union U42 {$/;"	u	struct:S10::S41::S42	file:
U43	gdb/testsuite/gdb.cp/nested-types.cc	/^        union U43 {$/;"	u	struct:S10::S41::S42::S43	file:
U44	gdb/testsuite/gdb.cp/nested-types.cc	/^          union U44 {$/;"	u	struct:S10::S41::S42::S43::S44	file:
U45	gdb/testsuite/gdb.cp/nested-types.cc	/^            union U45 {$/;"	u	struct:S10::S41::S42::S43::S44::S45	file:
U46	gdb/testsuite/gdb.cp/nested-types.cc	/^              union U46 {$/;"	u	struct:S10::S41::S42::S43::S44::S45::S46	file:
U47	gdb/testsuite/gdb.cp/nested-types.cc	/^                union U47 {$/;"	u	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
U48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  union U48 {$/;"	u	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
U49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    union U49 {$/;"	u	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49	file:
U4_1	sim/common/sim-endian.h	376;"	d
U4_12	opcodes/s390-opc.c	195;"	d	file:
U4_16	opcodes/s390-opc.c	197;"	d	file:
U4_2	sim/common/sim-endian.h	386;"	d
U4_20	opcodes/s390-opc.c	199;"	d	file:
U4_24	opcodes/s390-opc.c	201;"	d	file:
U4_28	opcodes/s390-opc.c	209;"	d	file:
U4_32	opcodes/s390-opc.c	213;"	d	file:
U4_36	opcodes/s390-opc.c	215;"	d	file:
U4_8	opcodes/s390-opc.c	193;"	d	file:
U4_OR1_24	opcodes/s390-opc.c	203;"	d	file:
U4_OR2_24	opcodes/s390-opc.c	205;"	d	file:
U4_OR3_24	opcodes/s390-opc.c	207;"	d	file:
U4_OR8_28	opcodes/s390-opc.c	211;"	d	file:
U51	gdb/testsuite/gdb.cp/nested-types.cc	/^    union U51 {$/;"	u	struct:S10::S51	file:
U52	gdb/testsuite/gdb.cp/nested-types.cc	/^      union U52 {$/;"	u	struct:S10::S51::S52	file:
U53	gdb/testsuite/gdb.cp/nested-types.cc	/^        union U53 {$/;"	u	struct:S10::S51::S52::S53	file:
U54	gdb/testsuite/gdb.cp/nested-types.cc	/^          union U54 {$/;"	u	struct:S10::S51::S52::S53::S54	file:
U55	gdb/testsuite/gdb.cp/nested-types.cc	/^            union U55 {$/;"	u	struct:S10::S51::S52::S53::S54::S55	file:
U56	gdb/testsuite/gdb.cp/nested-types.cc	/^              union U56 {$/;"	u	struct:S10::S51::S52::S53::S54::S55::S56	file:
U57	gdb/testsuite/gdb.cp/nested-types.cc	/^                union U57 {$/;"	u	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
U58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  union U58 {$/;"	u	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
U59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    union U59 {$/;"	u	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59	file:
U64_TOCMAGIC	include/coff/rs6k64.h	34;"	d
U64_TOCMAGIC	libiberty/simple-object-xcoff.c	83;"	d	file:
U802ROMAGIC	include/coff/rs6000.h	35;"	d
U802ROMAGIC	libiberty/simple-object-xcoff.c	80;"	d	file:
U802TOCMAGIC	include/coff/rs6000.h	36;"	d
U802TOCMAGIC	libiberty/simple-object-xcoff.c	81;"	d	file:
U802WRMAGIC	include/coff/rs6000.h	34;"	d
U802WRMAGIC	libiberty/simple-object-xcoff.c	79;"	d	file:
U803XTOCMAGIC	include/coff/rs6k64.h	33;"	d
U803XTOCMAGIC	libiberty/simple-object-xcoff.c	82;"	d	file:
U8_1	sim/common/sim-endian.h	377;"	d
U8_16	opcodes/s390-opc.c	219;"	d	file:
U8_2	sim/common/sim-endian.h	387;"	d
U8_24	opcodes/s390-opc.c	221;"	d	file:
U8_28	opcodes/s390-opc.c	223;"	d	file:
U8_32	opcodes/s390-opc.c	225;"	d	file:
U8_4	sim/common/sim-endian.h	392;"	d
U8_8	opcodes/s390-opc.c	217;"	d	file:
U9	opcodes/v850-opc.c	1174;"	d	file:
UALIGN	gdb/gdbserver/tracepoint.c	6021;"	d	file:
UARTA_CLR	sim/erc32/erc32.c	132;"	d	file:
UARTA_DR	sim/erc32/erc32.c	128;"	d	file:
UARTA_HRE	sim/erc32/erc32.c	130;"	d	file:
UARTA_OR	sim/erc32/erc32.c	131;"	d	file:
UARTA_SRE	sim/erc32/erc32.c	129;"	d	file:
UARTBUF	sim/erc32/erc32.c	109;"	d	file:
UARTB_CLR	sim/erc32/erc32.c	137;"	d	file:
UARTB_DR	sim/erc32/erc32.c	133;"	d	file:
UARTB_HRE	sim/erc32/erc32.c	135;"	d	file:
UARTB_OR	sim/erc32/erc32.c	136;"	d	file:
UARTB_SRE	sim/erc32/erc32.c	134;"	d	file:
UART_BASE_ADDR	sim/m32r/dv-m32r_uart.h	29;"	d
UART_BASE_ADDR	sim/m32r/dv-m32r_uart.h	38;"	d
UART_DR	sim/erc32/erc32.c	139;"	d	file:
UART_FLUSH_TIME	sim/erc32/erc32.c	113;"	d	file:
UART_INCHAR_ADDR	sim/m32r/dv-m32r_uart.h	30;"	d
UART_INCHAR_ADDR	sim/m32r/dv-m32r_uart.h	39;"	d
UART_INPUT_READY	sim/m32r/dv-m32r_uart.h	44;"	d
UART_INPUT_READY0	sim/m32r/dv-m32r_uart.h	34;"	d
UART_OUTCHAR_ADDR	sim/m32r/dv-m32r_uart.h	31;"	d
UART_OUTCHAR_ADDR	sim/m32r/dv-m32r_uart.h	40;"	d
UART_OUTPUT_READY	sim/m32r/dv-m32r_uart.h	45;"	d
UART_RX_TIME	sim/erc32/erc32.c	127;"	d	file:
UART_STATUS_ADDR	sim/m32r/dv-m32r_uart.h	32;"	d
UART_STATUS_ADDR	sim/m32r/dv-m32r_uart.h	41;"	d
UART_THE	sim/erc32/erc32.c	141;"	d	file:
UART_TSE	sim/erc32/erc32.c	140;"	d	file:
UART_TX_TIME	sim/erc32/erc32.c	126;"	d	file:
UA_LCB	include/opcode/score-inst.h	29;"	d
UA_LCE	include/opcode/score-inst.h	31;"	d
UA_LCW	include/opcode/score-inst.h	30;"	d
UA_LL	include/opcode/score-inst.h	35;"	d
UA_SC	include/opcode/score-inst.h	36;"	d
UA_SCB	include/opcode/score-inst.h	32;"	d
UA_SCE	include/opcode/score-inst.h	34;"	d
UA_SCW	include/opcode/score-inst.h	33;"	d
UBD	opcodes/micromips-opc.c	199;"	d	file:
UBD	opcodes/mips-opc.c	221;"	d	file:
UBD	opcodes/mips16-opc.c	163;"	d	file:
UBFM	gdb/arch/aarch64-insn.h	/^  UBFM            = 0x40000000 | SBFM,$/;"	e	enum:aarch64_opcodes
UBFROMUI	libdecnumber/decNumberLocal.h	158;"	d
UBFROMUS	libdecnumber/decNumberLocal.h	157;"	d
UBR	opcodes/micromips-opc.c	220;"	d	file:
UBR	opcodes/mips16-opc.c	195;"	d	file:
UBTOUI	libdecnumber/decNumberLocal.h	153;"	d
UBTOUS	libdecnumber/decNumberLocal.h	152;"	d
UCHAR	gdb/gnulib/import/fnmatch.c	149;"	d	file:
UCHAR	gdb/gnulib/import/fnmatch.c	178;"	d	file:
UCHAR	gdb/gnulib/import/fnmatch_loop.c	1209;"	d	file:
UCHAR_MAX	libiberty/sort.c	41;"	d	file:
UCHAR_T	libiberty/regex.c	611;"	d	file:
UCHAR_T	libiberty/regex.c	620;"	d	file:
UCHAR_T	libiberty/regex.c	8197;"	d	file:
UCHAR_WIDTH	gdb/gnulib/import/limits.in.h	51;"	d
UCOND_DBR_MASK	gdb/stubs/sh-stub.c	153;"	d	file:
UCOND_DISP	gdb/stubs/sh-stub.c	158;"	d	file:
UCOND_RBR_MASK	gdb/stubs/sh-stub.c	154;"	d	file:
UCOND_REG	gdb/stubs/sh-stub.c	159;"	d	file:
UCONTEXT_SIGCONTEXT_OFFSET	gdb/mips-linux-tdep.c	936;"	d	file:
UCTX	opcodes/ppc-opc.c	2788;"	d	file:
UCTX_MASK	opcodes/ppc-opc.c	2789;"	d	file:
UDEC	bfd/cpu-ia64-opc.c	473;"	d	file:
UDI	include/cgen/basic-modes.h	/^typedef uint64_t UDI;$/;"	t
UDI	opcodes/mips-opc.c	252;"	d	file:
UDI	sim/common/cgen-types.h	/^typedef DI UDI;$/;"	t
UDI	sim/common/cgen-types.h	/^typedef unsigned64 UDI;$/;"	t
UDIV	sim/erc32/exec.c	145;"	d	file:
UDIVCC	sim/erc32/exec.c	146;"	d	file:
UDIVDI	include/cgen/basic-ops.h	180;"	d
UDIVDI	sim/common/cgen-ops.h	186;"	d
UDIVHI	include/cgen/basic-ops.h	90;"	d
UDIVHI	sim/common/cgen-ops.h	96;"	d
UDIVQI	include/cgen/basic-ops.h	60;"	d
UDIVQI	sim/common/cgen-ops.h	66;"	d
UDIVSI	include/cgen/basic-ops.h	120;"	d
UDIVSI	sim/common/cgen-ops.h	126;"	d
UDIV_NEEDS_NORMALIZATION	include/longlong.h	1117;"	d
UDIV_NEEDS_NORMALIZATION	include/longlong.h	1730;"	d
UDIV_NEEDS_NORMALIZATION	include/longlong.h	1771;"	d
UDIV_TIME	include/longlong.h	1036;"	d
UDIV_TIME	include/longlong.h	1167;"	d
UDIV_TIME	include/longlong.h	1289;"	d
UDIV_TIME	include/longlong.h	1381;"	d
UDIV_TIME	include/longlong.h	1456;"	d
UDIV_TIME	include/longlong.h	1531;"	d
UDIV_TIME	include/longlong.h	160;"	d
UDIV_TIME	include/longlong.h	280;"	d
UDIV_TIME	include/longlong.h	382;"	d
UDIV_TIME	include/longlong.h	487;"	d
UDIV_TIME	include/longlong.h	523;"	d
UDIV_TIME	include/longlong.h	651;"	d
UDIV_TIME	include/longlong.h	695;"	d
UDIV_TIME	include/longlong.h	731;"	d
UDIV_TIME	include/longlong.h	801;"	d
UDIV_TIME	include/longlong.h	804;"	d
UDIV_TIME	include/longlong.h	842;"	d
UDIV_TIME	include/longlong.h	853;"	d
UDIV_TIME	include/longlong.h	927;"	d
UDIV_TIME	include/longlong.h	983;"	d
UDItype	sim/ppc/double.c	35;"	d	file:
UDItype	sim/ppc/dp-bit.c	/^typedef unsigned int UDItype __attribute__ ((mode (DI)));$/;"	t	file:
UDWtype	include/longlong.h	52;"	d
UEXTCHAR	sim/h8300/compile.c	478;"	d	file:
UEXTSHORT	sim/h8300/compile.c	479;"	d	file:
UF	sim/aarch64/cpustate.h	/^  UF = (1 << UF_IDX),$/;"	e	enum:FPSRMask
UF	sim/mips/cp1.h	62;"	d
UF_IDX	sim/aarch64/cpustate.h	/^  UF_IDX = 3,$/;"	e	enum:FPSRIdx
UGLL_DONT_INSERT	gdb/breakpoint.c	/^  UGLL_DONT_INSERT,$/;"	e	enum:ugll_insert_mode	file:
UGLL_INSERT	gdb/breakpoint.c	/^  UGLL_INSERT$/;"	e	enum:ugll_insert_mode	file:
UGLL_MAY_INSERT	gdb/breakpoint.c	/^  UGLL_MAY_INSERT,$/;"	e	enum:ugll_insert_mode	file:
UHI	include/cgen/basic-modes.h	/^typedef uint16_t UHI;$/;"	t
UHI	sim/common/cgen-types.h	/^typedef unsigned16 UHI;$/;"	t
UHItype	sim/ppc/double.c	33;"	d	file:
UHItype	sim/ppc/dp-bit.c	/^typedef unsigned int UHItype __attribute__ ((mode (HI)));$/;"	t	file:
UHWtype	include/longlong.h	51;"	d
UI	opcodes/ppc-opc.c	2352;"	d	file:
UI	sim/h8300/compile.c	451;"	d	file:
UI5	opcodes/ppc-opc.c	2359;"	d	file:
UI7	opcodes/ppc-opc.c	2367;"	d	file:
UIM	opcodes/ppc-opc.c	2600;"	d	file:
UIM6	opcodes/ppc-opc.c	2402;"	d	file:
UIMM	opcodes/ppc-opc.c	2393;"	d	file:
UIMM10_6_S	opcodes/arc-opc.c	2071;"	d	file:
UIMM10_6_S_JLIOFF	opcodes/arc-opc.c	2061;"	d	file:
UIMM10_A32_8_S	opcodes/arc-opc.c	2089;"	d	file:
UIMM12_20	opcodes/arc-opc.c	1952;"	d	file:
UIMM2	opcodes/ppc-opc.c	2602;"	d	file:
UIMM3	opcodes/ppc-opc.c	2398;"	d	file:
UIMM3_13R_S	opcodes/arc-opc.c	1981;"	d	file:
UIMM3_13_S	opcodes/arc-opc.c	1977;"	d	file:
UIMM3_23	opcodes/arc-opc.c	2067;"	d	file:
UIMM4	opcodes/ppc-opc.c	2318;"	d	file:
UIMM5_11_S	opcodes/arc-opc.c	1994;"	d	file:
UIMM5_A32_11_S	opcodes/arc-opc.c	2106;"	d	file:
UIMM6_11_S	opcodes/arc-opc.c	2075;"	d	file:
UIMM6_13_S	opcodes/arc-opc.c	1991;"	d	file:
UIMM6_20	opcodes/arc-opc.c	1934;"	d	file:
UIMM6_20R	opcodes/arc-opc.c	1938;"	d	file:
UIMM6_5_S	opcodes/arc-opc.c	2155;"	d	file:
UIMM6_8	opcodes/arc-opc.c	2005;"	d	file:
UIMM6_A16_11_S	opcodes/arc-opc.c	2100;"	d	file:
UIMM6_A16_21	opcodes/arc-opc.c	2121;"	d	file:
UIMM7_11_S	opcodes/arc-opc.c	2126;"	d	file:
UIMM7_13_S	opcodes/arc-opc.c	2117;"	d	file:
UIMM7_9_S	opcodes/arc-opc.c	1973;"	d	file:
UIMM7_A16_20	opcodes/arc-opc.c	2130;"	d	file:
UIMM7_A32_11R_S	opcodes/arc-opc.c	1967;"	d	file:
UIMM7_A32_11_S	opcodes/arc-opc.c	1961;"	d	file:
UIMM8_8R_S	opcodes/arc-opc.c	2146;"	d	file:
UIMM8_8_S	opcodes/arc-opc.c	2142;"	d	file:
UIMP_ACC	sim/erc32/erc32.c	103;"	d	file:
UINT	include/cgen/basic-modes.h	/^typedef unsigned int UINT;$/;"	t
UINT	opcodes/mips-formats.h	32;"	d
UINT	sim/common/cgen-types.h	/^typedef unsigned int UINT;$/;"	t
UINT128	libdecnumber/bid/bid-dpd.h	/^typedef struct { UINT64 w[2]; } UINT128;$/;"	t	typeref:struct:__anon79
UINT32	libdecnumber/bid/bid-dpd.h	/^typedef unsigned int UINT32;$/;"	t
UINT64	libdecnumber/bid/bid-dpd.h	/^typedef unsigned long long UINT64;$/;"	t
UINT_MAX	gdb/defs.h	439;"	d
UINT_MAX	intl/gmo.h	51;"	d
UINT_MAX	sim/testsuite/sim/or1k/flag.S	/^#define UINT_MAX	4294967295 \/* 0xffffffff  *\/$/;"	d
UINT_MAX_32_BITS	intl/gmo.h	40;"	d
UINT_MAX_32_BITS	intl/gmo.h	42;"	d
UINT_MAX_MIN1	sim/testsuite/sim/or1k/flag.S	/^#define UINT_MAX_MIN1	4294967294 \/* 0xfffffffe  *\/$/;"	d
UINT_MIN	sim/aarch64/simulator.c	8268;"	d	file:
UINT_WIDTH	gdb/gnulib/import/intprops.h	/^verify (TYPE_WIDTH (unsigned int) == UINT_WIDTH);$/;"	v
UINT_WIDTH	gdb/gnulib/import/limits.in.h	55;"	d
UISIGNOPT	opcodes/ppc-opc.c	2355;"	d	file:
UI_FILE_H	gdb/ui-file.h	20;"	d
UI_OUT_H	gdb/ui-out.h	24;"	d
UJump	include/opcode/bfin.h	/^} UJump;$/;"	t	typeref:struct:__anon1350
UJump_code_bits	include/opcode/bfin.h	855;"	d
UJump_code_mask	include/opcode/bfin.h	856;"	d
UJump_offset_bits	include/opcode/bfin.h	853;"	d
UJump_offset_mask	include/opcode/bfin.h	854;"	d
UJump_opcode	include/opcode/bfin.h	852;"	d
ULEB128	gdb/testsuite/gdb.dwarf2/pr10770.c	17;"	d	file:
ULLONG_MAX	libiberty/strtoll.c	80;"	d	file:
ULLONG_MAX	libiberty/strtoull.c	56;"	d	file:
ULLONG_WIDTH	gdb/gnulib/import/limits.in.h	59;"	d
ULONGEST	gdb/common/common-types.h	/^typedef BFD_HOST_U_64_BIT ULONGEST;$/;"	t
ULONGEST	gdb/common/common-types.h	/^typedef unsigned long long ULONGEST;$/;"	t
ULONGEST	gdb/dwarf2read.c	/^  std::unordered_map<ULONGEST, index_val> abbrev_map;$/;"	m	struct:mapped_index_base	file:
ULONGEST_MAX	gdb/defs.h	459;"	d
ULONGLONG	include/opcode/cr16.h	/^typedef unsigned long long ULONGLONG;$/;"	t
ULONGLONG	include/opcode/crx.h	/^typedef unsigned long long ULONGLONG;$/;"	t
ULONG_MAX	gdb/defs.h	451;"	d
ULONG_MAX	libiberty/random.c	67;"	d	file:
ULONG_MAX	libiberty/strtol.c	72;"	d	file:
ULONG_MAX	libiberty/strtoul.c	51;"	d	file:
ULONG_MIN	sim/aarch64/simulator.c	8269;"	d	file:
ULONG_WIDTH	gdb/gnulib/import/limits.in.h	57;"	d
ULTRAIP	include/opcode/arc.h	/^  ULTRAIP,$/;"	e	enum:__anon1255
UMEM_SEGMENTS	sim/d10v/d10v_sim.h	/^  UMEM_SEGMENTS = 128 \/* 16MB *\/$/;"	e	enum:__anon497
UMODDI	include/cgen/basic-ops.h	182;"	d
UMODDI	sim/common/cgen-ops.h	188;"	d
UMODHI	include/cgen/basic-ops.h	92;"	d
UMODHI	sim/common/cgen-ops.h	98;"	d
UMODQI	include/cgen/basic-ops.h	62;"	d
UMODQI	sim/common/cgen-ops.h	68;"	d
UMODSI	include/cgen/basic-ops.h	122;"	d
UMODSI	sim/common/cgen-ops.h	128;"	d
UMUL	sim/erc32/exec.c	141;"	d	file:
UMULCC	sim/erc32/exec.c	142;"	d	file:
UMUL_TIME	include/longlong.h	1035;"	d
UMUL_TIME	include/longlong.h	1113;"	d
UMUL_TIME	include/longlong.h	1348;"	d
UMUL_TIME	include/longlong.h	1455;"	d
UMUL_TIME	include/longlong.h	151;"	d
UMUL_TIME	include/longlong.h	1530;"	d
UMUL_TIME	include/longlong.h	269;"	d
UMUL_TIME	include/longlong.h	278;"	d
UMUL_TIME	include/longlong.h	378;"	d
UMUL_TIME	include/longlong.h	380;"	d
UMUL_TIME	include/longlong.h	486;"	d
UMUL_TIME	include/longlong.h	522;"	d
UMUL_TIME	include/longlong.h	591;"	d
UMUL_TIME	include/longlong.h	643;"	d
UMUL_TIME	include/longlong.h	694;"	d
UMUL_TIME	include/longlong.h	730;"	d
UMUL_TIME	include/longlong.h	800;"	d
UMUL_TIME	include/longlong.h	803;"	d
UMUL_TIME	include/longlong.h	841;"	d
UMUL_TIME	include/longlong.h	852;"	d
UMUL_TIME	include/longlong.h	919;"	d
UMUL_TIME	include/longlong.h	975;"	d
UNALIGNED_OK	zlib/zconf.h	198;"	d
UNALIGNED_P	libiberty/md5.c	238;"	d	file:
UNALIGNED_P	libiberty/sha1.c	233;"	d	file:
UNARY_OP	bfd/elflink.c	8444;"	d	file:
UNARY_OP	bfd/elflink.c	8504;"	d	file:
UNCTRL	readline/chardefs.h	49;"	d
UNCTRL	readline/chardefs.h	67;"	d
UND	bfd/linker.c	/^  UND,		\/* Mark symbol undefined.  *\/$/;"	e	enum:link_action	file:
UNDEF	sim/sh/interp.c	357;"	d	file:
UNDEF	sim/sh/interp.c	361;"	d	file:
UNDEF32MODE	sim/arm/armdefs.h	226;"	d
UNDEFBANK	sim/arm/armdefs.h	241;"	d
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_bug_ui.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_bug_ui2.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_bug_ui3.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINEDINSTRUCTION	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^UNDEFINEDINSTRUCTION:$/;"	l
UNDEFINED_COMMAND_ERROR	gdb/common/common-exceptions.h	/^  UNDEFINED_COMMAND_ERROR,$/;"	e	enum:errors
UNDEFINED_INSTRUCTION	opcodes/arm-dis.c	143;"	d	file:
UNDEFINED_ITEM	gdb/tui/tui-data.h	77;"	d
UNDEFINED_LAYOUT	gdb/tui/tui-data.h	/^  UNDEFINED_LAYOUT$/;"	e	enum:tui_layout_type
UNDEFINED_SYMBOL	bfd/elf32-ip2k.c	269;"	d	file:
UNDEFINED_WEAK_RESOLVED_TO_ZERO	bfd/elfxx-sparc.c	681;"	d	file:
UNDEFINED_WEAK_RESOLVED_TO_ZERO	bfd/elfxx-x86.h	56;"	d
UNDEFINED_WIN	gdb/tui/tui.h	/^  UNDEFINED_WIN		\/* LAST *\/$/;"	e	enum:tui_win_type
UNDEFWEAK_NO_DYNAMIC_RELOC	bfd/elf-bfd.h	283;"	d
UNDEFW_ROW	bfd/linker.c	/^  UNDEFW_ROW,		\/* Weak undefined.  *\/$/;"	e	enum:link_row	file:
UNDEF_CoProHS	sim/arm/armemu.h	485;"	d
UNDEF_DOMAIN	gdb/symtab.h	/^  UNDEF_DOMAIN,$/;"	e	enum:domain_enum_tag
UNDEF_Data32SigChange	sim/arm/armemu.h	492;"	d
UNDEF_IllegalMode	sim/arm/armemu.h	490;"	d
UNDEF_LSCPCBaseWb	sim/arm/armemu.h	487;"	d
UNDEF_LSMBaseInListWb	sim/arm/armemu.h	483;"	d
UNDEF_LSMNoRegs	sim/arm/armemu.h	480;"	d
UNDEF_LSMPCBase	sim/arm/armemu.h	481;"	d
UNDEF_LSMUserBankWb	sim/arm/armemu.h	482;"	d
UNDEF_LSRBPC	sim/arm/armemu.h	475;"	d
UNDEF_LSRBaseEQDestWb	sim/arm/armemu.h	477;"	d
UNDEF_LSRBaseEQOffWb	sim/arm/armemu.h	476;"	d
UNDEF_LSRPCBaseWb	sim/arm/armemu.h	478;"	d
UNDEF_LSRPCOffWb	sim/arm/armemu.h	479;"	d
UNDEF_MCRPC	sim/arm/armemu.h	486;"	d
UNDEF_MRSPC	sim/arm/armemu.h	472;"	d
UNDEF_MSRPC	sim/arm/armemu.h	471;"	d
UNDEF_MULDestEQOp1	sim/arm/armemu.h	474;"	d
UNDEF_MULPCDest	sim/arm/armemu.h	473;"	d
UNDEF_Prog32SigChange	sim/arm/armemu.h	491;"	d
UNDEF_ROW	bfd/linker.c	/^  UNDEF_ROW,		\/* Undefined.  *\/$/;"	e	enum:link_row	file:
UNDEF_SWPPC	sim/arm/armemu.h	484;"	d
UNDEF_Shift	sim/arm/armemu.h	470;"	d
UNDEF_ShortInt	sim/arm/armemu.h	489;"	d
UNDEF_Test	sim/arm/armemu.h	469;"	d
UNDEF_UndefNotBounced	sim/arm/armemu.h	488;"	d
UNDO_BEGIN	readline/readline.h	/^enum undo_code { UNDO_DELETE, UNDO_INSERT, UNDO_BEGIN, UNDO_END };$/;"	e	enum:undo_code
UNDO_DELETE	readline/readline.h	/^enum undo_code { UNDO_DELETE, UNDO_INSERT, UNDO_BEGIN, UNDO_END };$/;"	e	enum:undo_code
UNDO_END	readline/readline.h	/^enum undo_code { UNDO_DELETE, UNDO_INSERT, UNDO_BEGIN, UNDO_END };$/;"	e	enum:undo_code
UNDO_INSERT	readline/readline.h	/^enum undo_code { UNDO_DELETE, UNDO_INSERT, UNDO_BEGIN, UNDO_END };$/;"	e	enum:undo_code
UNDO_LIST	readline/readline.h	/^} UNDO_LIST;$/;"	t	typeref:struct:undo_list
UNHANDLED	gdb/gdbserver/ax.c	412;"	d	file:
UNIT	sim/common/sim-model.h	/^} UNIT;$/;"	t	typeref:struct:__anon631
UNIT_A0	include/opcode/metag.h	/^  UNIT_A0,$/;"	e	enum:metag_unit
UNIT_A1	include/opcode/metag.h	/^  UNIT_A1,$/;"	e	enum:metag_unit
UNIT_ACC_D0	include/opcode/metag.h	/^  UNIT_ACC_D0,$/;"	e	enum:metag_unit
UNIT_ACC_D1	include/opcode/metag.h	/^  UNIT_ACC_D1,$/;"	e	enum:metag_unit
UNIT_ATTR	opcodes/frv-desc.h	/^} UNIT_ATTR;$/;"	t	typeref:enum:unit_attr
UNIT_B0	opcodes/frv-desc.h	/^ , UNIT_FMALL, UNIT_FMLOW, UNIT_B0, UNIT_B1$/;"	e	enum:unit_attr
UNIT_B01	opcodes/frv-desc.h	/^ , UNIT_B01, UNIT_C, UNIT_MULT_DIV, UNIT_IACC$/;"	e	enum:unit_attr
UNIT_B1	opcodes/frv-desc.h	/^ , UNIT_FMALL, UNIT_FMLOW, UNIT_B0, UNIT_B1$/;"	e	enum:unit_attr
UNIT_C	opcodes/frv-desc.h	/^ , UNIT_B01, UNIT_C, UNIT_MULT_DIV, UNIT_IACC$/;"	e	enum:unit_attr
UNIT_CRISV10_U_CONST16	sim/cris/arch.h	/^ , UNIT_CRISV10_U_STALL, UNIT_CRISV10_U_CONST32, UNIT_CRISV10_U_CONST16, UNIT_CRISV10_U_MEM$/;"	e	enum:unit_type
UNIT_CRISV10_U_CONST32	sim/cris/arch.h	/^ , UNIT_CRISV10_U_STALL, UNIT_CRISV10_U_CONST32, UNIT_CRISV10_U_CONST16, UNIT_CRISV10_U_MEM$/;"	e	enum:unit_type
UNIT_CRISV10_U_EXEC	sim/cris/arch.h	/^ , UNIT_CRISV10_U_EXEC, UNIT_CRISV32_U_EXEC_TO_SR, UNIT_CRISV32_U_EXEC_MOVEM, UNIT_CRISV32_U_EXEC$/;"	e	enum:unit_type
UNIT_CRISV10_U_MEM	sim/cris/arch.h	/^ , UNIT_CRISV10_U_STALL, UNIT_CRISV10_U_CONST32, UNIT_CRISV10_U_CONST16, UNIT_CRISV10_U_MEM$/;"	e	enum:unit_type
UNIT_CRISV10_U_MOVEM	sim/cris/arch.h	/^  UNIT_NONE, UNIT_CRISV10_U_MOVEM, UNIT_CRISV10_U_MULTIPLY, UNIT_CRISV10_U_SKIP4$/;"	e	enum:unit_type
UNIT_CRISV10_U_MULTIPLY	sim/cris/arch.h	/^  UNIT_NONE, UNIT_CRISV10_U_MOVEM, UNIT_CRISV10_U_MULTIPLY, UNIT_CRISV10_U_SKIP4$/;"	e	enum:unit_type
UNIT_CRISV10_U_SKIP4	sim/cris/arch.h	/^  UNIT_NONE, UNIT_CRISV10_U_MOVEM, UNIT_CRISV10_U_MULTIPLY, UNIT_CRISV10_U_SKIP4$/;"	e	enum:unit_type
UNIT_CRISV10_U_STALL	sim/cris/arch.h	/^ , UNIT_CRISV10_U_STALL, UNIT_CRISV10_U_CONST32, UNIT_CRISV10_U_CONST16, UNIT_CRISV10_U_MEM$/;"	e	enum:unit_type
UNIT_CRISV32_U_BRANCH	sim/cris/arch.h	/^ , UNIT_CRISV32_U_JUMP_SR, UNIT_CRISV32_U_JUMP_R, UNIT_CRISV32_U_BRANCH, UNIT_CRISV32_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_CRISV32_U_CONST16	sim/cris/arch.h	/^ , UNIT_CRISV32_U_SKIP4, UNIT_CRISV32_U_CONST32, UNIT_CRISV32_U_CONST16, UNIT_CRISV32_U_JUMP$/;"	e	enum:unit_type
UNIT_CRISV32_U_CONST32	sim/cris/arch.h	/^ , UNIT_CRISV32_U_SKIP4, UNIT_CRISV32_U_CONST32, UNIT_CRISV32_U_CONST16, UNIT_CRISV32_U_JUMP$/;"	e	enum:unit_type
UNIT_CRISV32_U_EXEC	sim/cris/arch.h	/^ , UNIT_CRISV10_U_EXEC, UNIT_CRISV32_U_EXEC_TO_SR, UNIT_CRISV32_U_EXEC_MOVEM, UNIT_CRISV32_U_EXEC$/;"	e	enum:unit_type
UNIT_CRISV32_U_EXEC_MOVEM	sim/cris/arch.h	/^ , UNIT_CRISV10_U_EXEC, UNIT_CRISV32_U_EXEC_TO_SR, UNIT_CRISV32_U_EXEC_MOVEM, UNIT_CRISV32_U_EXEC$/;"	e	enum:unit_type
UNIT_CRISV32_U_EXEC_TO_SR	sim/cris/arch.h	/^ , UNIT_CRISV10_U_EXEC, UNIT_CRISV32_U_EXEC_TO_SR, UNIT_CRISV32_U_EXEC_MOVEM, UNIT_CRISV32_U_EXEC$/;"	e	enum:unit_type
UNIT_CRISV32_U_JUMP	sim/cris/arch.h	/^ , UNIT_CRISV32_U_SKIP4, UNIT_CRISV32_U_CONST32, UNIT_CRISV32_U_CONST16, UNIT_CRISV32_U_JUMP$/;"	e	enum:unit_type
UNIT_CRISV32_U_JUMP_R	sim/cris/arch.h	/^ , UNIT_CRISV32_U_JUMP_SR, UNIT_CRISV32_U_JUMP_R, UNIT_CRISV32_U_BRANCH, UNIT_CRISV32_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_CRISV32_U_JUMP_SR	sim/cris/arch.h	/^ , UNIT_CRISV32_U_JUMP_SR, UNIT_CRISV32_U_JUMP_R, UNIT_CRISV32_U_BRANCH, UNIT_CRISV32_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_CRISV32_U_MEM	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MEM, UNIT_MAX$/;"	e	enum:unit_type
UNIT_CRISV32_U_MEM_R	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MOVEM_MTOR, UNIT_CRISV32_U_MOVEM_RTOM, UNIT_CRISV32_U_MEM_W, UNIT_CRISV32_U_MEM_R$/;"	e	enum:unit_type
UNIT_CRISV32_U_MEM_W	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MOVEM_MTOR, UNIT_CRISV32_U_MOVEM_RTOM, UNIT_CRISV32_U_MEM_W, UNIT_CRISV32_U_MEM_R$/;"	e	enum:unit_type
UNIT_CRISV32_U_MOVEM_MTOR	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MOVEM_MTOR, UNIT_CRISV32_U_MOVEM_RTOM, UNIT_CRISV32_U_MEM_W, UNIT_CRISV32_U_MEM_R$/;"	e	enum:unit_type
UNIT_CRISV32_U_MOVEM_RTOM	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MOVEM_MTOR, UNIT_CRISV32_U_MOVEM_RTOM, UNIT_CRISV32_U_MEM_W, UNIT_CRISV32_U_MEM_R$/;"	e	enum:unit_type
UNIT_CRISV32_U_MULTIPLY	sim/cris/arch.h	/^ , UNIT_CRISV32_U_JUMP_SR, UNIT_CRISV32_U_JUMP_R, UNIT_CRISV32_U_BRANCH, UNIT_CRISV32_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_CRISV32_U_SKIP4	sim/cris/arch.h	/^ , UNIT_CRISV32_U_SKIP4, UNIT_CRISV32_U_CONST32, UNIT_CRISV32_U_CONST16, UNIT_CRISV32_U_JUMP$/;"	e	enum:unit_type
UNIT_CT	include/opcode/metag.h	/^  UNIT_CT,$/;"	e	enum:metag_unit
UNIT_D0	include/opcode/metag.h	/^  UNIT_D0,$/;"	e	enum:metag_unit
UNIT_D1	include/opcode/metag.h	/^  UNIT_D1,$/;"	e	enum:metag_unit
UNIT_DCPL	opcodes/frv-desc.h	/^ , UNIT_LOAD, UNIT_STORE, UNIT_SCAN, UNIT_DCPL$/;"	e	enum:unit_attr
UNIT_DT	include/opcode/metag.h	/^  UNIT_DT,			\/* DSP Template Table *\/$/;"	e	enum:metag_unit
UNIT_FM0	opcodes/frv-desc.h	/^ , UNIT_I2, UNIT_I3, UNIT_IALL, UNIT_FM0$/;"	e	enum:unit_attr
UNIT_FM01	opcodes/frv-desc.h	/^ , UNIT_FM1, UNIT_FM01, UNIT_FM2, UNIT_FM3$/;"	e	enum:unit_attr
UNIT_FM1	opcodes/frv-desc.h	/^ , UNIT_FM1, UNIT_FM01, UNIT_FM2, UNIT_FM3$/;"	e	enum:unit_attr
UNIT_FM2	opcodes/frv-desc.h	/^ , UNIT_FM1, UNIT_FM01, UNIT_FM2, UNIT_FM3$/;"	e	enum:unit_attr
UNIT_FM3	opcodes/frv-desc.h	/^ , UNIT_FM1, UNIT_FM01, UNIT_FM2, UNIT_FM3$/;"	e	enum:unit_attr
UNIT_FMALL	opcodes/frv-desc.h	/^ , UNIT_FMALL, UNIT_FMLOW, UNIT_B0, UNIT_B1$/;"	e	enum:unit_attr
UNIT_FMLOW	opcodes/frv-desc.h	/^ , UNIT_FMALL, UNIT_FMLOW, UNIT_B0, UNIT_B1$/;"	e	enum:unit_attr
UNIT_FR400_U_BARRIER	sim/frv/arch.h	/^ , UNIT_FR400_U_BARRIER, UNIT_FR400_U_MEDIA_DUAL_HTOB, UNIT_FR400_U_MEDIA_DUAL_EXPAND, UNIT_FR400_U_MEDIA_7$/;"	e	enum:unit_type
UNIT_FR400_U_BRANCH	sim/frv/arch.h	/^ , UNIT_FR400_U_BRANCH, UNIT_FR400_U_IDIV, UNIT_FR400_U_IMUL, UNIT_FR400_U_INTEGER$/;"	e	enum:unit_type
UNIT_FR400_U_CHECK	sim/frv/arch.h	/^ , UNIT_FR400_U_GR_LOAD, UNIT_FR400_U_SET_HILO, UNIT_FR400_U_CHECK, UNIT_FR400_U_TRAP$/;"	e	enum:unit_type
UNIT_FR400_U_DCF	sim/frv/arch.h	/^ , UNIT_FR400_U_DCF, UNIT_FR400_U_DCI, UNIT_FR400_U_ICI, UNIT_FR400_U_MEMBAR$/;"	e	enum:unit_type
UNIT_FR400_U_DCI	sim/frv/arch.h	/^ , UNIT_FR400_U_DCF, UNIT_FR400_U_DCI, UNIT_FR400_U_ICI, UNIT_FR400_U_MEMBAR$/;"	e	enum:unit_type
UNIT_FR400_U_DCPL	sim/frv/arch.h	/^ , UNIT_FR400_U_DCUL, UNIT_FR400_U_ICUL, UNIT_FR400_U_DCPL, UNIT_FR400_U_ICPL$/;"	e	enum:unit_type
UNIT_FR400_U_DCUL	sim/frv/arch.h	/^ , UNIT_FR400_U_DCUL, UNIT_FR400_U_ICUL, UNIT_FR400_U_DCPL, UNIT_FR400_U_ICPL$/;"	e	enum:unit_type
UNIT_FR400_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR400_U_EXEC, UNIT_FR450_U_DCUL, UNIT_FR450_U_ICUL, UNIT_FR450_U_DCPL$/;"	e	enum:unit_type
UNIT_FR400_U_FR2GR	sim/frv/arch.h	/^ , UNIT_FR400_U_GR2SPR, UNIT_FR400_U_GR2FR, UNIT_FR400_U_SPR2GR, UNIT_FR400_U_FR2GR$/;"	e	enum:unit_type
UNIT_FR400_U_FR_LOAD	sim/frv/arch.h	/^ , UNIT_FR400_U_SWAP, UNIT_FR400_U_FR_STORE, UNIT_FR400_U_FR_LOAD, UNIT_FR400_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR400_U_FR_STORE	sim/frv/arch.h	/^ , UNIT_FR400_U_SWAP, UNIT_FR400_U_FR_STORE, UNIT_FR400_U_FR_LOAD, UNIT_FR400_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR400_U_GR2FR	sim/frv/arch.h	/^ , UNIT_FR400_U_GR2SPR, UNIT_FR400_U_GR2FR, UNIT_FR400_U_SPR2GR, UNIT_FR400_U_FR2GR$/;"	e	enum:unit_type
UNIT_FR400_U_GR2SPR	sim/frv/arch.h	/^ , UNIT_FR400_U_GR2SPR, UNIT_FR400_U_GR2FR, UNIT_FR400_U_SPR2GR, UNIT_FR400_U_FR2GR$/;"	e	enum:unit_type
UNIT_FR400_U_GR_LOAD	sim/frv/arch.h	/^ , UNIT_FR400_U_GR_LOAD, UNIT_FR400_U_SET_HILO, UNIT_FR400_U_CHECK, UNIT_FR400_U_TRAP$/;"	e	enum:unit_type
UNIT_FR400_U_GR_STORE	sim/frv/arch.h	/^ , UNIT_FR400_U_SWAP, UNIT_FR400_U_FR_STORE, UNIT_FR400_U_FR_LOAD, UNIT_FR400_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR400_U_ICI	sim/frv/arch.h	/^ , UNIT_FR400_U_DCF, UNIT_FR400_U_DCI, UNIT_FR400_U_ICI, UNIT_FR400_U_MEMBAR$/;"	e	enum:unit_type
UNIT_FR400_U_ICPL	sim/frv/arch.h	/^ , UNIT_FR400_U_DCUL, UNIT_FR400_U_ICUL, UNIT_FR400_U_DCPL, UNIT_FR400_U_ICPL$/;"	e	enum:unit_type
UNIT_FR400_U_ICUL	sim/frv/arch.h	/^ , UNIT_FR400_U_DCUL, UNIT_FR400_U_ICUL, UNIT_FR400_U_DCPL, UNIT_FR400_U_ICPL$/;"	e	enum:unit_type
UNIT_FR400_U_IDIV	sim/frv/arch.h	/^ , UNIT_FR400_U_BRANCH, UNIT_FR400_U_IDIV, UNIT_FR400_U_IMUL, UNIT_FR400_U_INTEGER$/;"	e	enum:unit_type
UNIT_FR400_U_IMUL	sim/frv/arch.h	/^ , UNIT_FR400_U_BRANCH, UNIT_FR400_U_IDIV, UNIT_FR400_U_IMUL, UNIT_FR400_U_INTEGER$/;"	e	enum:unit_type
UNIT_FR400_U_INTEGER	sim/frv/arch.h	/^ , UNIT_FR400_U_BRANCH, UNIT_FR400_U_IDIV, UNIT_FR400_U_IMUL, UNIT_FR400_U_INTEGER$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_1	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2, UNIT_FR400_U_MEDIA_HILO, UNIT_FR400_U_MEDIA_1_QUAD, UNIT_FR400_U_MEDIA_1$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_1_QUAD	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2, UNIT_FR400_U_MEDIA_HILO, UNIT_FR400_U_MEDIA_1_QUAD, UNIT_FR400_U_MEDIA_1$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2, UNIT_FR400_U_MEDIA_HILO, UNIT_FR400_U_MEDIA_1_QUAD, UNIT_FR400_U_MEDIA_1$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2_ACC	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2_ADD_SUB, UNIT_FR400_U_MEDIA_2_ACC_DUAL, UNIT_FR400_U_MEDIA_2_ACC, UNIT_FR400_U_MEDIA_2_QUAD$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2_ADD_SUB, UNIT_FR400_U_MEDIA_2_ACC_DUAL, UNIT_FR400_U_MEDIA_2_ACC, UNIT_FR400_U_MEDIA_2_QUAD$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2_ADD_SUB	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2_ADD_SUB, UNIT_FR400_U_MEDIA_2_ACC_DUAL, UNIT_FR400_U_MEDIA_2_ACC, UNIT_FR400_U_MEDIA_2_QUAD$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2_ADD_SUB_DUAL	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_3_QUAD, UNIT_FR400_U_MEDIA_3_DUAL, UNIT_FR400_U_MEDIA_3, UNIT_FR400_U_MEDIA_2_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_2_QUAD	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2_ADD_SUB, UNIT_FR400_U_MEDIA_2_ACC_DUAL, UNIT_FR400_U_MEDIA_2_ACC, UNIT_FR400_U_MEDIA_2_QUAD$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_3	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_3_QUAD, UNIT_FR400_U_MEDIA_3_DUAL, UNIT_FR400_U_MEDIA_3, UNIT_FR400_U_MEDIA_2_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_3_DUAL	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_3_QUAD, UNIT_FR400_U_MEDIA_3_DUAL, UNIT_FR400_U_MEDIA_3, UNIT_FR400_U_MEDIA_2_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_3_QUAD	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_3_QUAD, UNIT_FR400_U_MEDIA_3_DUAL, UNIT_FR400_U_MEDIA_3, UNIT_FR400_U_MEDIA_2_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_4	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_6, UNIT_FR400_U_MEDIA_4_ACC_DUAL, UNIT_FR400_U_MEDIA_4_ACCG, UNIT_FR400_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_4_ACCG	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_6, UNIT_FR400_U_MEDIA_4_ACC_DUAL, UNIT_FR400_U_MEDIA_4_ACCG, UNIT_FR400_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_4_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_6, UNIT_FR400_U_MEDIA_4_ACC_DUAL, UNIT_FR400_U_MEDIA_4_ACCG, UNIT_FR400_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_6	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_6, UNIT_FR400_U_MEDIA_4_ACC_DUAL, UNIT_FR400_U_MEDIA_4_ACCG, UNIT_FR400_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_7	sim/frv/arch.h	/^ , UNIT_FR400_U_BARRIER, UNIT_FR400_U_MEDIA_DUAL_HTOB, UNIT_FR400_U_MEDIA_DUAL_EXPAND, UNIT_FR400_U_MEDIA_7$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_DUAL_EXPAND	sim/frv/arch.h	/^ , UNIT_FR400_U_BARRIER, UNIT_FR400_U_MEDIA_DUAL_HTOB, UNIT_FR400_U_MEDIA_DUAL_EXPAND, UNIT_FR400_U_MEDIA_7$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_DUAL_HTOB	sim/frv/arch.h	/^ , UNIT_FR400_U_BARRIER, UNIT_FR400_U_MEDIA_DUAL_HTOB, UNIT_FR400_U_MEDIA_DUAL_EXPAND, UNIT_FR400_U_MEDIA_7$/;"	e	enum:unit_type
UNIT_FR400_U_MEDIA_HILO	sim/frv/arch.h	/^ , UNIT_FR400_U_MEDIA_2, UNIT_FR400_U_MEDIA_HILO, UNIT_FR400_U_MEDIA_1_QUAD, UNIT_FR400_U_MEDIA_1$/;"	e	enum:unit_type
UNIT_FR400_U_MEMBAR	sim/frv/arch.h	/^ , UNIT_FR400_U_DCF, UNIT_FR400_U_DCI, UNIT_FR400_U_ICI, UNIT_FR400_U_MEMBAR$/;"	e	enum:unit_type
UNIT_FR400_U_SET_HILO	sim/frv/arch.h	/^ , UNIT_FR400_U_GR_LOAD, UNIT_FR400_U_SET_HILO, UNIT_FR400_U_CHECK, UNIT_FR400_U_TRAP$/;"	e	enum:unit_type
UNIT_FR400_U_SPR2GR	sim/frv/arch.h	/^ , UNIT_FR400_U_GR2SPR, UNIT_FR400_U_GR2FR, UNIT_FR400_U_SPR2GR, UNIT_FR400_U_FR2GR$/;"	e	enum:unit_type
UNIT_FR400_U_SWAP	sim/frv/arch.h	/^ , UNIT_FR400_U_SWAP, UNIT_FR400_U_FR_STORE, UNIT_FR400_U_FR_LOAD, UNIT_FR400_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR400_U_TRAP	sim/frv/arch.h	/^ , UNIT_FR400_U_GR_LOAD, UNIT_FR400_U_SET_HILO, UNIT_FR400_U_CHECK, UNIT_FR400_U_TRAP$/;"	e	enum:unit_type
UNIT_FR450_U_BARRIER	sim/frv/arch.h	/^ , UNIT_FR450_U_MEMBAR, UNIT_FR450_U_BARRIER, UNIT_FR450_U_MEDIA_DUAL_HTOB, UNIT_FR450_U_MEDIA_DUAL_EXPAND$/;"	e	enum:unit_type
UNIT_FR450_U_BRANCH	sim/frv/arch.h	/^ , UNIT_FR450_U_CHECK, UNIT_FR450_U_TRAP, UNIT_FR450_U_BRANCH, UNIT_FR450_U_IDIV$/;"	e	enum:unit_type
UNIT_FR450_U_CHECK	sim/frv/arch.h	/^ , UNIT_FR450_U_CHECK, UNIT_FR450_U_TRAP, UNIT_FR450_U_BRANCH, UNIT_FR450_U_IDIV$/;"	e	enum:unit_type
UNIT_FR450_U_DCF	sim/frv/arch.h	/^ , UNIT_FR450_U_ICPL, UNIT_FR450_U_DCF, UNIT_FR450_U_DCI, UNIT_FR450_U_ICI$/;"	e	enum:unit_type
UNIT_FR450_U_DCI	sim/frv/arch.h	/^ , UNIT_FR450_U_ICPL, UNIT_FR450_U_DCF, UNIT_FR450_U_DCI, UNIT_FR450_U_ICI$/;"	e	enum:unit_type
UNIT_FR450_U_DCPL	sim/frv/arch.h	/^ , UNIT_FR400_U_EXEC, UNIT_FR450_U_DCUL, UNIT_FR450_U_ICUL, UNIT_FR450_U_DCPL$/;"	e	enum:unit_type
UNIT_FR450_U_DCUL	sim/frv/arch.h	/^ , UNIT_FR400_U_EXEC, UNIT_FR450_U_DCUL, UNIT_FR450_U_ICUL, UNIT_FR450_U_DCPL$/;"	e	enum:unit_type
UNIT_FR450_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR450_U_IMUL, UNIT_FR450_U_INTEGER, UNIT_FR450_U_EXEC, UNIT_SIMPLE_U_EXEC$/;"	e	enum:unit_type
UNIT_FR450_U_FR2GR	sim/frv/arch.h	/^ , UNIT_FR450_U_SPR2GR, UNIT_FR450_U_FR2GR, UNIT_FR450_U_SWAP, UNIT_FR450_U_FR_STORE$/;"	e	enum:unit_type
UNIT_FR450_U_FR_LOAD	sim/frv/arch.h	/^ , UNIT_FR450_U_FR_LOAD, UNIT_FR450_U_GR_STORE, UNIT_FR450_U_GR_LOAD, UNIT_FR450_U_SET_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_FR_STORE	sim/frv/arch.h	/^ , UNIT_FR450_U_SPR2GR, UNIT_FR450_U_FR2GR, UNIT_FR450_U_SWAP, UNIT_FR450_U_FR_STORE$/;"	e	enum:unit_type
UNIT_FR450_U_GR2FR	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_1_QUAD, UNIT_FR450_U_MEDIA_1, UNIT_FR450_U_GR2SPR, UNIT_FR450_U_GR2FR$/;"	e	enum:unit_type
UNIT_FR450_U_GR2SPR	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_1_QUAD, UNIT_FR450_U_MEDIA_1, UNIT_FR450_U_GR2SPR, UNIT_FR450_U_GR2FR$/;"	e	enum:unit_type
UNIT_FR450_U_GR_LOAD	sim/frv/arch.h	/^ , UNIT_FR450_U_FR_LOAD, UNIT_FR450_U_GR_STORE, UNIT_FR450_U_GR_LOAD, UNIT_FR450_U_SET_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_GR_STORE	sim/frv/arch.h	/^ , UNIT_FR450_U_FR_LOAD, UNIT_FR450_U_GR_STORE, UNIT_FR450_U_GR_LOAD, UNIT_FR450_U_SET_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_ICI	sim/frv/arch.h	/^ , UNIT_FR450_U_ICPL, UNIT_FR450_U_DCF, UNIT_FR450_U_DCI, UNIT_FR450_U_ICI$/;"	e	enum:unit_type
UNIT_FR450_U_ICPL	sim/frv/arch.h	/^ , UNIT_FR450_U_ICPL, UNIT_FR450_U_DCF, UNIT_FR450_U_DCI, UNIT_FR450_U_ICI$/;"	e	enum:unit_type
UNIT_FR450_U_ICUL	sim/frv/arch.h	/^ , UNIT_FR400_U_EXEC, UNIT_FR450_U_DCUL, UNIT_FR450_U_ICUL, UNIT_FR450_U_DCPL$/;"	e	enum:unit_type
UNIT_FR450_U_IDIV	sim/frv/arch.h	/^ , UNIT_FR450_U_CHECK, UNIT_FR450_U_TRAP, UNIT_FR450_U_BRANCH, UNIT_FR450_U_IDIV$/;"	e	enum:unit_type
UNIT_FR450_U_IMUL	sim/frv/arch.h	/^ , UNIT_FR450_U_IMUL, UNIT_FR450_U_INTEGER, UNIT_FR450_U_EXEC, UNIT_SIMPLE_U_EXEC$/;"	e	enum:unit_type
UNIT_FR450_U_INTEGER	sim/frv/arch.h	/^ , UNIT_FR450_U_IMUL, UNIT_FR450_U_INTEGER, UNIT_FR450_U_EXEC, UNIT_SIMPLE_U_EXEC$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_1	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_1_QUAD, UNIT_FR450_U_MEDIA_1, UNIT_FR450_U_GR2SPR, UNIT_FR450_U_GR2FR$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_1_QUAD	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_1_QUAD, UNIT_FR450_U_MEDIA_1, UNIT_FR450_U_GR2SPR, UNIT_FR450_U_GR2FR$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_2_ACC, UNIT_FR450_U_MEDIA_2_QUAD, UNIT_FR450_U_MEDIA_2, UNIT_FR450_U_MEDIA_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2_ACC	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_2_ACC, UNIT_FR450_U_MEDIA_2_QUAD, UNIT_FR450_U_MEDIA_2, UNIT_FR450_U_MEDIA_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_3, UNIT_FR450_U_MEDIA_2_ADD_SUB_DUAL, UNIT_FR450_U_MEDIA_2_ADD_SUB, UNIT_FR450_U_MEDIA_2_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2_ADD_SUB	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_3, UNIT_FR450_U_MEDIA_2_ADD_SUB_DUAL, UNIT_FR450_U_MEDIA_2_ADD_SUB, UNIT_FR450_U_MEDIA_2_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2_ADD_SUB_DUAL	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_3, UNIT_FR450_U_MEDIA_2_ADD_SUB_DUAL, UNIT_FR450_U_MEDIA_2_ADD_SUB, UNIT_FR450_U_MEDIA_2_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_2_QUAD	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_2_ACC, UNIT_FR450_U_MEDIA_2_QUAD, UNIT_FR450_U_MEDIA_2, UNIT_FR450_U_MEDIA_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_3	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_3, UNIT_FR450_U_MEDIA_2_ADD_SUB_DUAL, UNIT_FR450_U_MEDIA_2_ADD_SUB, UNIT_FR450_U_MEDIA_2_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_3_DUAL	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_4_ACCG, UNIT_FR450_U_MEDIA_4, UNIT_FR450_U_MEDIA_3_QUAD, UNIT_FR450_U_MEDIA_3_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_3_QUAD	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_4_ACCG, UNIT_FR450_U_MEDIA_4, UNIT_FR450_U_MEDIA_3_QUAD, UNIT_FR450_U_MEDIA_3_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_4	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_4_ACCG, UNIT_FR450_U_MEDIA_4, UNIT_FR450_U_MEDIA_3_QUAD, UNIT_FR450_U_MEDIA_3_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_4_ACCG	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_4_ACCG, UNIT_FR450_U_MEDIA_4, UNIT_FR450_U_MEDIA_3_QUAD, UNIT_FR450_U_MEDIA_3_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_4_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_7, UNIT_FR450_U_MEDIA_6, UNIT_FR450_U_MEDIA_4_MCLRACCA, UNIT_FR450_U_MEDIA_4_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_4_MCLRACCA	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_7, UNIT_FR450_U_MEDIA_6, UNIT_FR450_U_MEDIA_4_MCLRACCA, UNIT_FR450_U_MEDIA_4_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_6	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_7, UNIT_FR450_U_MEDIA_6, UNIT_FR450_U_MEDIA_4_MCLRACCA, UNIT_FR450_U_MEDIA_4_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_7	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_7, UNIT_FR450_U_MEDIA_6, UNIT_FR450_U_MEDIA_4_MCLRACCA, UNIT_FR450_U_MEDIA_4_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_DUAL_EXPAND	sim/frv/arch.h	/^ , UNIT_FR450_U_MEMBAR, UNIT_FR450_U_BARRIER, UNIT_FR450_U_MEDIA_DUAL_HTOB, UNIT_FR450_U_MEDIA_DUAL_EXPAND$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_DUAL_HTOB	sim/frv/arch.h	/^ , UNIT_FR450_U_MEMBAR, UNIT_FR450_U_BARRIER, UNIT_FR450_U_MEDIA_DUAL_HTOB, UNIT_FR450_U_MEDIA_DUAL_EXPAND$/;"	e	enum:unit_type
UNIT_FR450_U_MEDIA_HILO	sim/frv/arch.h	/^ , UNIT_FR450_U_MEDIA_2_ACC, UNIT_FR450_U_MEDIA_2_QUAD, UNIT_FR450_U_MEDIA_2, UNIT_FR450_U_MEDIA_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_MEMBAR	sim/frv/arch.h	/^ , UNIT_FR450_U_MEMBAR, UNIT_FR450_U_BARRIER, UNIT_FR450_U_MEDIA_DUAL_HTOB, UNIT_FR450_U_MEDIA_DUAL_EXPAND$/;"	e	enum:unit_type
UNIT_FR450_U_SET_HILO	sim/frv/arch.h	/^ , UNIT_FR450_U_FR_LOAD, UNIT_FR450_U_GR_STORE, UNIT_FR450_U_GR_LOAD, UNIT_FR450_U_SET_HILO$/;"	e	enum:unit_type
UNIT_FR450_U_SPR2GR	sim/frv/arch.h	/^ , UNIT_FR450_U_SPR2GR, UNIT_FR450_U_FR2GR, UNIT_FR450_U_SWAP, UNIT_FR450_U_FR_STORE$/;"	e	enum:unit_type
UNIT_FR450_U_SWAP	sim/frv/arch.h	/^ , UNIT_FR450_U_SPR2GR, UNIT_FR450_U_FR2GR, UNIT_FR450_U_SWAP, UNIT_FR450_U_FR_STORE$/;"	e	enum:unit_type
UNIT_FR450_U_TRAP	sim/frv/arch.h	/^ , UNIT_FR450_U_CHECK, UNIT_FR450_U_TRAP, UNIT_FR450_U_BRANCH, UNIT_FR450_U_IDIV$/;"	e	enum:unit_type
UNIT_FR500_U_BARRIER	sim/frv/arch.h	/^ , UNIT_FR500_U_MEMBAR, UNIT_FR500_U_BARRIER, UNIT_FR500_U_MEDIA_DUAL_BTOHE, UNIT_FR500_U_MEDIA_DUAL_HTOB$/;"	e	enum:unit_type
UNIT_FR500_U_BRANCH	sim/frv/arch.h	/^ , UNIT_FR500_U_CHECK, UNIT_FR500_U_TRAP, UNIT_FR500_U_BRANCH, UNIT_FR500_U_IDIV$/;"	e	enum:unit_type
UNIT_FR500_U_CHECK	sim/frv/arch.h	/^ , UNIT_FR500_U_CHECK, UNIT_FR500_U_TRAP, UNIT_FR500_U_BRANCH, UNIT_FR500_U_IDIV$/;"	e	enum:unit_type
UNIT_FR500_U_CLRFR	sim/frv/arch.h	/^ , UNIT_FR500_U_GR_LOAD, UNIT_FR500_U_SET_HILO, UNIT_FR500_U_CLRFR, UNIT_FR500_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR500_U_CLRGR	sim/frv/arch.h	/^ , UNIT_FR500_U_GR_LOAD, UNIT_FR500_U_SET_HILO, UNIT_FR500_U_CLRFR, UNIT_FR500_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR500_U_COMMIT	sim/frv/arch.h	/^ , UNIT_FR500_U_COMMIT, UNIT_FR500_U_DCUL, UNIT_FR500_U_ICUL, UNIT_FR500_U_DCPL$/;"	e	enum:unit_type
UNIT_FR500_U_DCF	sim/frv/arch.h	/^ , UNIT_FR500_U_ICPL, UNIT_FR500_U_DCF, UNIT_FR500_U_DCI, UNIT_FR500_U_ICI$/;"	e	enum:unit_type
UNIT_FR500_U_DCI	sim/frv/arch.h	/^ , UNIT_FR500_U_ICPL, UNIT_FR500_U_DCF, UNIT_FR500_U_DCI, UNIT_FR500_U_ICI$/;"	e	enum:unit_type
UNIT_FR500_U_DCPL	sim/frv/arch.h	/^ , UNIT_FR500_U_COMMIT, UNIT_FR500_U_DCUL, UNIT_FR500_U_ICUL, UNIT_FR500_U_DCPL$/;"	e	enum:unit_type
UNIT_FR500_U_DCUL	sim/frv/arch.h	/^ , UNIT_FR500_U_COMMIT, UNIT_FR500_U_DCUL, UNIT_FR500_U_ICUL, UNIT_FR500_U_DCPL$/;"	e	enum:unit_type
UNIT_FR500_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR500_U_IMUL, UNIT_FR500_U_INTEGER, UNIT_FR500_U_EXEC, UNIT_TOMCAT_U_EXEC$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_ARITH	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_ARITH, UNIT_FR500_U_GR2SPR, UNIT_FR500_U_GR2FR, UNIT_FR500_U_SPR2GR$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_COMPARE	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_CONVERT, UNIT_FR500_U_FLOAT_CONVERT, UNIT_FR500_U_FLOAT_DUAL_COMPARE, UNIT_FR500_U_FLOAT_COMPARE$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_CONVERT	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_CONVERT, UNIT_FR500_U_FLOAT_CONVERT, UNIT_FR500_U_FLOAT_DUAL_COMPARE, UNIT_FR500_U_FLOAT_COMPARE$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_DIV	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_SQRT, UNIT_FR500_U_FLOAT_SQRT, UNIT_FR500_U_FLOAT_DIV, UNIT_FR500_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_DUAL_ARITH	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_SQRT, UNIT_FR500_U_FLOAT_SQRT, UNIT_FR500_U_FLOAT_DIV, UNIT_FR500_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_DUAL_COMPARE	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_CONVERT, UNIT_FR500_U_FLOAT_CONVERT, UNIT_FR500_U_FLOAT_DUAL_COMPARE, UNIT_FR500_U_FLOAT_COMPARE$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_DUAL_CONVERT	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_CONVERT, UNIT_FR500_U_FLOAT_CONVERT, UNIT_FR500_U_FLOAT_DUAL_COMPARE, UNIT_FR500_U_FLOAT_COMPARE$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_DUAL_SQRT	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_SQRT, UNIT_FR500_U_FLOAT_SQRT, UNIT_FR500_U_FLOAT_DIV, UNIT_FR500_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR500_U_FLOAT_SQRT	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_DUAL_SQRT, UNIT_FR500_U_FLOAT_SQRT, UNIT_FR500_U_FLOAT_DIV, UNIT_FR500_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR500_U_FR2FR	sim/frv/arch.h	/^ , UNIT_FR500_U_FR2GR, UNIT_FR500_U_FR2FR, UNIT_FR500_U_SWAP, UNIT_FR500_U_FR_R_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_FR2GR	sim/frv/arch.h	/^ , UNIT_FR500_U_FR2GR, UNIT_FR500_U_FR2FR, UNIT_FR500_U_SWAP, UNIT_FR500_U_FR_R_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_FR_LOAD	sim/frv/arch.h	/^ , UNIT_FR500_U_FR_STORE, UNIT_FR500_U_FR_LOAD, UNIT_FR500_U_GR_R_STORE, UNIT_FR500_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_FR_R_STORE	sim/frv/arch.h	/^ , UNIT_FR500_U_FR2GR, UNIT_FR500_U_FR2FR, UNIT_FR500_U_SWAP, UNIT_FR500_U_FR_R_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_FR_STORE	sim/frv/arch.h	/^ , UNIT_FR500_U_FR_STORE, UNIT_FR500_U_FR_LOAD, UNIT_FR500_U_GR_R_STORE, UNIT_FR500_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_GR2FR	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_ARITH, UNIT_FR500_U_GR2SPR, UNIT_FR500_U_GR2FR, UNIT_FR500_U_SPR2GR$/;"	e	enum:unit_type
UNIT_FR500_U_GR2SPR	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_ARITH, UNIT_FR500_U_GR2SPR, UNIT_FR500_U_GR2FR, UNIT_FR500_U_SPR2GR$/;"	e	enum:unit_type
UNIT_FR500_U_GR_LOAD	sim/frv/arch.h	/^ , UNIT_FR500_U_GR_LOAD, UNIT_FR500_U_SET_HILO, UNIT_FR500_U_CLRFR, UNIT_FR500_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR500_U_GR_R_STORE	sim/frv/arch.h	/^ , UNIT_FR500_U_FR_STORE, UNIT_FR500_U_FR_LOAD, UNIT_FR500_U_GR_R_STORE, UNIT_FR500_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_GR_STORE	sim/frv/arch.h	/^ , UNIT_FR500_U_FR_STORE, UNIT_FR500_U_FR_LOAD, UNIT_FR500_U_GR_R_STORE, UNIT_FR500_U_GR_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_ICI	sim/frv/arch.h	/^ , UNIT_FR500_U_ICPL, UNIT_FR500_U_DCF, UNIT_FR500_U_DCI, UNIT_FR500_U_ICI$/;"	e	enum:unit_type
UNIT_FR500_U_ICPL	sim/frv/arch.h	/^ , UNIT_FR500_U_ICPL, UNIT_FR500_U_DCF, UNIT_FR500_U_DCI, UNIT_FR500_U_ICI$/;"	e	enum:unit_type
UNIT_FR500_U_ICUL	sim/frv/arch.h	/^ , UNIT_FR500_U_COMMIT, UNIT_FR500_U_DCUL, UNIT_FR500_U_ICUL, UNIT_FR500_U_DCPL$/;"	e	enum:unit_type
UNIT_FR500_U_IDIV	sim/frv/arch.h	/^ , UNIT_FR500_U_CHECK, UNIT_FR500_U_TRAP, UNIT_FR500_U_BRANCH, UNIT_FR500_U_IDIV$/;"	e	enum:unit_type
UNIT_FR500_U_IMUL	sim/frv/arch.h	/^ , UNIT_FR500_U_IMUL, UNIT_FR500_U_INTEGER, UNIT_FR500_U_EXEC, UNIT_TOMCAT_U_EXEC$/;"	e	enum:unit_type
UNIT_FR500_U_INTEGER	sim/frv/arch.h	/^ , UNIT_FR500_U_IMUL, UNIT_FR500_U_INTEGER, UNIT_FR500_U_EXEC, UNIT_TOMCAT_U_EXEC$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_QUAD_MUL, UNIT_FR500_U_MEDIA_DUAL_MUL, UNIT_FR500_U_MEDIA_QUAD_ARITH, UNIT_FR500_U_MEDIA$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_BTOH	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_DUAL_BTOH, UNIT_FR500_U_MEDIA_DUAL_UNPACK, UNIT_FR500_U_MEDIA_DUAL_EXPAND, UNIT_FR500_U_MEDIA_QUAD_COMPLEX$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_BTOHE	sim/frv/arch.h	/^ , UNIT_FR500_U_MEMBAR, UNIT_FR500_U_BARRIER, UNIT_FR500_U_MEDIA_DUAL_BTOHE, UNIT_FR500_U_MEDIA_DUAL_HTOB$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_EXPAND	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_DUAL_BTOH, UNIT_FR500_U_MEDIA_DUAL_UNPACK, UNIT_FR500_U_MEDIA_DUAL_EXPAND, UNIT_FR500_U_MEDIA_QUAD_COMPLEX$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_HTOB	sim/frv/arch.h	/^ , UNIT_FR500_U_MEMBAR, UNIT_FR500_U_BARRIER, UNIT_FR500_U_MEDIA_DUAL_BTOHE, UNIT_FR500_U_MEDIA_DUAL_HTOB$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_MUL	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_QUAD_MUL, UNIT_FR500_U_MEDIA_DUAL_MUL, UNIT_FR500_U_MEDIA_QUAD_ARITH, UNIT_FR500_U_MEDIA$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_DUAL_UNPACK	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_DUAL_BTOH, UNIT_FR500_U_MEDIA_DUAL_UNPACK, UNIT_FR500_U_MEDIA_DUAL_EXPAND, UNIT_FR500_U_MEDIA_QUAD_COMPLEX$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_QUAD_ARITH	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_QUAD_MUL, UNIT_FR500_U_MEDIA_DUAL_MUL, UNIT_FR500_U_MEDIA_QUAD_ARITH, UNIT_FR500_U_MEDIA$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_QUAD_COMPLEX	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_DUAL_BTOH, UNIT_FR500_U_MEDIA_DUAL_UNPACK, UNIT_FR500_U_MEDIA_DUAL_EXPAND, UNIT_FR500_U_MEDIA_QUAD_COMPLEX$/;"	e	enum:unit_type
UNIT_FR500_U_MEDIA_QUAD_MUL	sim/frv/arch.h	/^ , UNIT_FR500_U_MEDIA_QUAD_MUL, UNIT_FR500_U_MEDIA_DUAL_MUL, UNIT_FR500_U_MEDIA_QUAD_ARITH, UNIT_FR500_U_MEDIA$/;"	e	enum:unit_type
UNIT_FR500_U_MEMBAR	sim/frv/arch.h	/^ , UNIT_FR500_U_MEMBAR, UNIT_FR500_U_BARRIER, UNIT_FR500_U_MEDIA_DUAL_BTOHE, UNIT_FR500_U_MEDIA_DUAL_HTOB$/;"	e	enum:unit_type
UNIT_FR500_U_SET_HILO	sim/frv/arch.h	/^ , UNIT_FR500_U_GR_LOAD, UNIT_FR500_U_SET_HILO, UNIT_FR500_U_CLRFR, UNIT_FR500_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR500_U_SPR2GR	sim/frv/arch.h	/^ , UNIT_FR500_U_FLOAT_ARITH, UNIT_FR500_U_GR2SPR, UNIT_FR500_U_GR2FR, UNIT_FR500_U_SPR2GR$/;"	e	enum:unit_type
UNIT_FR500_U_SWAP	sim/frv/arch.h	/^ , UNIT_FR500_U_FR2GR, UNIT_FR500_U_FR2FR, UNIT_FR500_U_SWAP, UNIT_FR500_U_FR_R_STORE$/;"	e	enum:unit_type
UNIT_FR500_U_TRAP	sim/frv/arch.h	/^ , UNIT_FR500_U_CHECK, UNIT_FR500_U_TRAP, UNIT_FR500_U_BRANCH, UNIT_FR500_U_IDIV$/;"	e	enum:unit_type
UNIT_FR550_U_BRANCH	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_ARITH, UNIT_FR550_U_CHECK, UNIT_FR550_U_TRAP, UNIT_FR550_U_BRANCH$/;"	e	enum:unit_type
UNIT_FR550_U_CHECK	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_ARITH, UNIT_FR550_U_CHECK, UNIT_FR550_U_TRAP, UNIT_FR550_U_BRANCH$/;"	e	enum:unit_type
UNIT_FR550_U_CLRFR	sim/frv/arch.h	/^ , UNIT_FR550_U_DCI, UNIT_FR550_U_ICI, UNIT_FR550_U_CLRFR, UNIT_FR550_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR550_U_CLRGR	sim/frv/arch.h	/^ , UNIT_FR550_U_DCI, UNIT_FR550_U_ICI, UNIT_FR550_U_CLRFR, UNIT_FR550_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR550_U_COMMIT	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA, UNIT_FR550_U_FLOAT_CONVERT, UNIT_FR550_U_COMMIT, UNIT_FR550_U_DCUL$/;"	e	enum:unit_type
UNIT_FR550_U_DCF	sim/frv/arch.h	/^ , UNIT_FR550_U_ICUL, UNIT_FR550_U_DCPL, UNIT_FR550_U_ICPL, UNIT_FR550_U_DCF$/;"	e	enum:unit_type
UNIT_FR550_U_DCI	sim/frv/arch.h	/^ , UNIT_FR550_U_DCI, UNIT_FR550_U_ICI, UNIT_FR550_U_CLRFR, UNIT_FR550_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR550_U_DCPL	sim/frv/arch.h	/^ , UNIT_FR550_U_ICUL, UNIT_FR550_U_DCPL, UNIT_FR550_U_ICPL, UNIT_FR550_U_DCF$/;"	e	enum:unit_type
UNIT_FR550_U_DCUL	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA, UNIT_FR550_U_FLOAT_CONVERT, UNIT_FR550_U_COMMIT, UNIT_FR550_U_DCUL$/;"	e	enum:unit_type
UNIT_FR550_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR550_U_IDIV, UNIT_FR550_U_IMUL, UNIT_FR550_U_INTEGER, UNIT_FR550_U_EXEC$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_ARITH	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_ARITH, UNIT_FR550_U_CHECK, UNIT_FR550_U_TRAP, UNIT_FR550_U_BRANCH$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_COMPARE	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_COMPARE, UNIT_FR550_U_FLOAT_SQRT, UNIT_FR550_U_FLOAT_DIV, UNIT_FR550_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_CONVERT	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA, UNIT_FR550_U_FLOAT_CONVERT, UNIT_FR550_U_COMMIT, UNIT_FR550_U_DCUL$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_DIV	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_COMPARE, UNIT_FR550_U_FLOAT_SQRT, UNIT_FR550_U_FLOAT_DIV, UNIT_FR550_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_DUAL_ARITH	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_COMPARE, UNIT_FR550_U_FLOAT_SQRT, UNIT_FR550_U_FLOAT_DIV, UNIT_FR550_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_DUAL_COMPARE	sim/frv/arch.h	/^ , UNIT_FR550_U_SPR2GR, UNIT_FR550_U_GR2FR, UNIT_FR550_U_FR2GR, UNIT_FR550_U_FLOAT_DUAL_COMPARE$/;"	e	enum:unit_type
UNIT_FR550_U_FLOAT_SQRT	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_COMPARE, UNIT_FR550_U_FLOAT_SQRT, UNIT_FR550_U_FLOAT_DIV, UNIT_FR550_U_FLOAT_DUAL_ARITH$/;"	e	enum:unit_type
UNIT_FR550_U_FR2FR	sim/frv/arch.h	/^ , UNIT_FR550_U_FR2FR, UNIT_FR550_U_SWAP, UNIT_FR550_U_FR_STORE, UNIT_FR550_U_FR_LOAD$/;"	e	enum:unit_type
UNIT_FR550_U_FR2GR	sim/frv/arch.h	/^ , UNIT_FR550_U_SPR2GR, UNIT_FR550_U_GR2FR, UNIT_FR550_U_FR2GR, UNIT_FR550_U_FLOAT_DUAL_COMPARE$/;"	e	enum:unit_type
UNIT_FR550_U_FR_LOAD	sim/frv/arch.h	/^ , UNIT_FR550_U_FR2FR, UNIT_FR550_U_SWAP, UNIT_FR550_U_FR_STORE, UNIT_FR550_U_FR_LOAD$/;"	e	enum:unit_type
UNIT_FR550_U_FR_STORE	sim/frv/arch.h	/^ , UNIT_FR550_U_FR2FR, UNIT_FR550_U_SWAP, UNIT_FR550_U_FR_STORE, UNIT_FR550_U_FR_LOAD$/;"	e	enum:unit_type
UNIT_FR550_U_GR2FR	sim/frv/arch.h	/^ , UNIT_FR550_U_SPR2GR, UNIT_FR550_U_GR2FR, UNIT_FR550_U_FR2GR, UNIT_FR550_U_FLOAT_DUAL_COMPARE$/;"	e	enum:unit_type
UNIT_FR550_U_GR2SPR	sim/frv/arch.h	/^ , UNIT_FR550_U_GR_STORE, UNIT_FR550_U_GR_LOAD, UNIT_FR550_U_SET_HILO, UNIT_FR550_U_GR2SPR$/;"	e	enum:unit_type
UNIT_FR550_U_GR_LOAD	sim/frv/arch.h	/^ , UNIT_FR550_U_GR_STORE, UNIT_FR550_U_GR_LOAD, UNIT_FR550_U_SET_HILO, UNIT_FR550_U_GR2SPR$/;"	e	enum:unit_type
UNIT_FR550_U_GR_STORE	sim/frv/arch.h	/^ , UNIT_FR550_U_GR_STORE, UNIT_FR550_U_GR_LOAD, UNIT_FR550_U_SET_HILO, UNIT_FR550_U_GR2SPR$/;"	e	enum:unit_type
UNIT_FR550_U_ICI	sim/frv/arch.h	/^ , UNIT_FR550_U_DCI, UNIT_FR550_U_ICI, UNIT_FR550_U_CLRFR, UNIT_FR550_U_CLRGR$/;"	e	enum:unit_type
UNIT_FR550_U_ICPL	sim/frv/arch.h	/^ , UNIT_FR550_U_ICUL, UNIT_FR550_U_DCPL, UNIT_FR550_U_ICPL, UNIT_FR550_U_DCF$/;"	e	enum:unit_type
UNIT_FR550_U_ICUL	sim/frv/arch.h	/^ , UNIT_FR550_U_ICUL, UNIT_FR550_U_DCPL, UNIT_FR550_U_ICPL, UNIT_FR550_U_DCF$/;"	e	enum:unit_type
UNIT_FR550_U_IDIV	sim/frv/arch.h	/^ , UNIT_FR550_U_IDIV, UNIT_FR550_U_IMUL, UNIT_FR550_U_INTEGER, UNIT_FR550_U_EXEC$/;"	e	enum:unit_type
UNIT_FR550_U_IMUL	sim/frv/arch.h	/^ , UNIT_FR550_U_IDIV, UNIT_FR550_U_IMUL, UNIT_FR550_U_INTEGER, UNIT_FR550_U_EXEC$/;"	e	enum:unit_type
UNIT_FR550_U_INTEGER	sim/frv/arch.h	/^ , UNIT_FR550_U_IDIV, UNIT_FR550_U_IMUL, UNIT_FR550_U_INTEGER, UNIT_FR550_U_EXEC$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA, UNIT_FR550_U_FLOAT_CONVERT, UNIT_FR550_U_COMMIT, UNIT_FR550_U_DCUL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_3_ACC	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_3_ACC, UNIT_FR550_U_MEDIA_3_DUAL, UNIT_FR550_U_MEDIA_DUAL_EXPAND, UNIT_FR550_U_MEDIA_QUAD$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_3_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_SET, UNIT_FR550_U_MEDIA_3_MCLRACC, UNIT_FR550_U_MEDIA_3_WTACC, UNIT_FR550_U_MEDIA_3_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_3_DUAL	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_3_ACC, UNIT_FR550_U_MEDIA_3_DUAL, UNIT_FR550_U_MEDIA_DUAL_EXPAND, UNIT_FR550_U_MEDIA_QUAD$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_3_MCLRACC	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_SET, UNIT_FR550_U_MEDIA_3_MCLRACC, UNIT_FR550_U_MEDIA_3_WTACC, UNIT_FR550_U_MEDIA_3_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_3_WTACC	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_SET, UNIT_FR550_U_MEDIA_3_MCLRACC, UNIT_FR550_U_MEDIA_3_WTACC, UNIT_FR550_U_MEDIA_3_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_4_ADD_SUB, UNIT_FR550_U_MEDIA_4_ACC_DUAL, UNIT_FR550_U_MEDIA_4_ACC, UNIT_FR550_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4_ACC	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_4_ADD_SUB, UNIT_FR550_U_MEDIA_4_ACC_DUAL, UNIT_FR550_U_MEDIA_4_ACC, UNIT_FR550_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4_ACC_DUAL	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_4_ADD_SUB, UNIT_FR550_U_MEDIA_4_ACC_DUAL, UNIT_FR550_U_MEDIA_4_ACC, UNIT_FR550_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4_ADD_SUB	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_4_ADD_SUB, UNIT_FR550_U_MEDIA_4_ACC_DUAL, UNIT_FR550_U_MEDIA_4_ACC, UNIT_FR550_U_MEDIA_4$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4_ADD_SUB_DUAL	sim/frv/arch.h	/^  UNIT_NONE, UNIT_FRV_U_EXEC, UNIT_FR550_U_MEDIA_4_QUAD, UNIT_FR550_U_MEDIA_4_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_4_QUAD	sim/frv/arch.h	/^  UNIT_NONE, UNIT_FRV_U_EXEC, UNIT_FR550_U_MEDIA_4_QUAD, UNIT_FR550_U_MEDIA_4_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_DUAL_EXPAND	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_3_ACC, UNIT_FR550_U_MEDIA_3_DUAL, UNIT_FR550_U_MEDIA_DUAL_EXPAND, UNIT_FR550_U_MEDIA_QUAD$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_QUAD	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_3_ACC, UNIT_FR550_U_MEDIA_3_DUAL, UNIT_FR550_U_MEDIA_DUAL_EXPAND, UNIT_FR550_U_MEDIA_QUAD$/;"	e	enum:unit_type
UNIT_FR550_U_MEDIA_SET	sim/frv/arch.h	/^ , UNIT_FR550_U_MEDIA_SET, UNIT_FR550_U_MEDIA_3_MCLRACC, UNIT_FR550_U_MEDIA_3_WTACC, UNIT_FR550_U_MEDIA_3_ACC_DUAL$/;"	e	enum:unit_type
UNIT_FR550_U_SET_HILO	sim/frv/arch.h	/^ , UNIT_FR550_U_GR_STORE, UNIT_FR550_U_GR_LOAD, UNIT_FR550_U_SET_HILO, UNIT_FR550_U_GR2SPR$/;"	e	enum:unit_type
UNIT_FR550_U_SPR2GR	sim/frv/arch.h	/^ , UNIT_FR550_U_SPR2GR, UNIT_FR550_U_GR2FR, UNIT_FR550_U_FR2GR, UNIT_FR550_U_FLOAT_DUAL_COMPARE$/;"	e	enum:unit_type
UNIT_FR550_U_SWAP	sim/frv/arch.h	/^ , UNIT_FR550_U_FR2FR, UNIT_FR550_U_SWAP, UNIT_FR550_U_FR_STORE, UNIT_FR550_U_FR_LOAD$/;"	e	enum:unit_type
UNIT_FR550_U_TRAP	sim/frv/arch.h	/^ , UNIT_FR550_U_FLOAT_ARITH, UNIT_FR550_U_CHECK, UNIT_FR550_U_TRAP, UNIT_FR550_U_BRANCH$/;"	e	enum:unit_type
UNIT_FRV_U_EXEC	sim/frv/arch.h	/^  UNIT_NONE, UNIT_FRV_U_EXEC, UNIT_FR550_U_MEDIA_4_QUAD, UNIT_FR550_U_MEDIA_4_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_FX	include/opcode/metag.h	/^  UNIT_FX,$/;"	e	enum:metag_unit
UNIT_I0	opcodes/frv-desc.h	/^  UNIT_NIL, UNIT_I0, UNIT_I1, UNIT_I01$/;"	e	enum:unit_attr
UNIT_I01	opcodes/frv-desc.h	/^  UNIT_NIL, UNIT_I0, UNIT_I1, UNIT_I01$/;"	e	enum:unit_attr
UNIT_I1	opcodes/frv-desc.h	/^  UNIT_NIL, UNIT_I0, UNIT_I1, UNIT_I01$/;"	e	enum:unit_attr
UNIT_I2	opcodes/frv-desc.h	/^ , UNIT_I2, UNIT_I3, UNIT_IALL, UNIT_FM0$/;"	e	enum:unit_attr
UNIT_I3	opcodes/frv-desc.h	/^ , UNIT_I2, UNIT_I3, UNIT_IALL, UNIT_FM0$/;"	e	enum:unit_attr
UNIT_IACC	opcodes/frv-desc.h	/^ , UNIT_B01, UNIT_C, UNIT_MULT_DIV, UNIT_IACC$/;"	e	enum:unit_attr
UNIT_IALL	opcodes/frv-desc.h	/^ , UNIT_I2, UNIT_I3, UNIT_IALL, UNIT_FM0$/;"	e	enum:unit_attr
UNIT_IQ2000_U_EXEC	sim/iq2000/arch.h	/^  UNIT_NONE, UNIT_IQ2000_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_LM32_U_EXEC	sim/lm32/arch.h	/^  UNIT_NONE, UNIT_LM32_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_LOAD	opcodes/frv-desc.h	/^ , UNIT_LOAD, UNIT_STORE, UNIT_SCAN, UNIT_DCPL$/;"	e	enum:unit_attr
UNIT_M32R2_U_CMP	sim/m32r/arch.h	/^ , UNIT_M32R2_U_CTI, UNIT_M32R2_U_MAC, UNIT_M32R2_U_CMP, UNIT_M32R2_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R2_U_CTI	sim/m32r/arch.h	/^ , UNIT_M32R2_U_CTI, UNIT_M32R2_U_MAC, UNIT_M32R2_U_CMP, UNIT_M32R2_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R2_U_EXEC	sim/m32r/arch.h	/^ , UNIT_M32R2_U_CTI, UNIT_M32R2_U_MAC, UNIT_M32R2_U_CMP, UNIT_M32R2_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R2_U_LOAD	sim/m32r/arch.h	/^ , UNIT_M32RX_U_CMP, UNIT_M32RX_U_EXEC, UNIT_M32R2_U_STORE, UNIT_M32R2_U_LOAD$/;"	e	enum:unit_type
UNIT_M32R2_U_MAC	sim/m32r/arch.h	/^ , UNIT_M32R2_U_CTI, UNIT_M32R2_U_MAC, UNIT_M32R2_U_CMP, UNIT_M32R2_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R2_U_STORE	sim/m32r/arch.h	/^ , UNIT_M32RX_U_CMP, UNIT_M32RX_U_EXEC, UNIT_M32R2_U_STORE, UNIT_M32R2_U_LOAD$/;"	e	enum:unit_type
UNIT_M32RX_U_CMP	sim/m32r/arch.h	/^ , UNIT_M32RX_U_CMP, UNIT_M32RX_U_EXEC, UNIT_M32R2_U_STORE, UNIT_M32R2_U_LOAD$/;"	e	enum:unit_type
UNIT_M32RX_U_CTI	sim/m32r/arch.h	/^ , UNIT_M32RX_U_STORE, UNIT_M32RX_U_LOAD, UNIT_M32RX_U_CTI, UNIT_M32RX_U_MAC$/;"	e	enum:unit_type
UNIT_M32RX_U_EXEC	sim/m32r/arch.h	/^ , UNIT_M32RX_U_CMP, UNIT_M32RX_U_EXEC, UNIT_M32R2_U_STORE, UNIT_M32R2_U_LOAD$/;"	e	enum:unit_type
UNIT_M32RX_U_LOAD	sim/m32r/arch.h	/^ , UNIT_M32RX_U_STORE, UNIT_M32RX_U_LOAD, UNIT_M32RX_U_CTI, UNIT_M32RX_U_MAC$/;"	e	enum:unit_type
UNIT_M32RX_U_MAC	sim/m32r/arch.h	/^ , UNIT_M32RX_U_STORE, UNIT_M32RX_U_LOAD, UNIT_M32RX_U_CTI, UNIT_M32RX_U_MAC$/;"	e	enum:unit_type
UNIT_M32RX_U_STORE	sim/m32r/arch.h	/^ , UNIT_M32RX_U_STORE, UNIT_M32RX_U_LOAD, UNIT_M32RX_U_CTI, UNIT_M32RX_U_MAC$/;"	e	enum:unit_type
UNIT_M32R_D_U_CMP	sim/m32r/arch.h	/^ , UNIT_M32R_D_U_MAC, UNIT_M32R_D_U_CMP, UNIT_M32R_D_U_EXEC, UNIT_TEST_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R_D_U_CTI	sim/m32r/arch.h	/^  UNIT_NONE, UNIT_M32R_D_U_STORE, UNIT_M32R_D_U_LOAD, UNIT_M32R_D_U_CTI$/;"	e	enum:unit_type
UNIT_M32R_D_U_EXEC	sim/m32r/arch.h	/^ , UNIT_M32R_D_U_MAC, UNIT_M32R_D_U_CMP, UNIT_M32R_D_U_EXEC, UNIT_TEST_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R_D_U_LOAD	sim/m32r/arch.h	/^  UNIT_NONE, UNIT_M32R_D_U_STORE, UNIT_M32R_D_U_LOAD, UNIT_M32R_D_U_CTI$/;"	e	enum:unit_type
UNIT_M32R_D_U_MAC	sim/m32r/arch.h	/^ , UNIT_M32R_D_U_MAC, UNIT_M32R_D_U_CMP, UNIT_M32R_D_U_EXEC, UNIT_TEST_U_EXEC$/;"	e	enum:unit_type
UNIT_M32R_D_U_STORE	sim/m32r/arch.h	/^  UNIT_NONE, UNIT_M32R_D_U_STORE, UNIT_M32R_D_U_LOAD, UNIT_M32R_D_U_CTI$/;"	e	enum:unit_type
UNIT_MASK	include/opcode/metag.h	2040;"	d
UNIT_MAX	sim/cris/arch.h	/^ , UNIT_CRISV32_U_MEM, UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/frv/arch.h	/^ , UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/iq2000/arch.h	/^  UNIT_NONE, UNIT_IQ2000_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/lm32/arch.h	/^  UNIT_NONE, UNIT_LM32_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/m32r/arch.h	/^ , UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/or1k/arch.h	/^  UNIT_NONE, UNIT_OR1200_U_EXEC, UNIT_OR1200ND_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_MAX	sim/sh64/arch.h	/^ , UNIT_SH3E_U_BRANCH, UNIT_SH3E_U_SX, UNIT_SH3E_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_MCLRACC_1	opcodes/frv-desc.h	/^ , UNIT_MDUALACC, UNIT_MDCUTSSI, UNIT_MCLRACC_1, UNIT_NUM_UNITS$/;"	e	enum:unit_attr
UNIT_MDCUTSSI	opcodes/frv-desc.h	/^ , UNIT_MDUALACC, UNIT_MDCUTSSI, UNIT_MCLRACC_1, UNIT_NUM_UNITS$/;"	e	enum:unit_attr
UNIT_MDUALACC	opcodes/frv-desc.h	/^ , UNIT_MDUALACC, UNIT_MDCUTSSI, UNIT_MCLRACC_1, UNIT_NUM_UNITS$/;"	e	enum:unit_attr
UNIT_MULT_DIV	opcodes/frv-desc.h	/^ , UNIT_B01, UNIT_C, UNIT_MULT_DIV, UNIT_IACC$/;"	e	enum:unit_attr
UNIT_NIL	opcodes/frv-desc.h	/^  UNIT_NIL, UNIT_I0, UNIT_I1, UNIT_I01$/;"	e	enum:unit_attr
UNIT_NONE	sim/cris/arch.h	/^  UNIT_NONE, UNIT_CRISV10_U_MOVEM, UNIT_CRISV10_U_MULTIPLY, UNIT_CRISV10_U_SKIP4$/;"	e	enum:unit_type
UNIT_NONE	sim/frv/arch.h	/^  UNIT_NONE, UNIT_FRV_U_EXEC, UNIT_FR550_U_MEDIA_4_QUAD, UNIT_FR550_U_MEDIA_4_ADD_SUB_DUAL$/;"	e	enum:unit_type
UNIT_NONE	sim/iq2000/arch.h	/^  UNIT_NONE, UNIT_IQ2000_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_NONE	sim/lm32/arch.h	/^  UNIT_NONE, UNIT_LM32_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_NONE	sim/m32r/arch.h	/^  UNIT_NONE, UNIT_M32R_D_U_STORE, UNIT_M32R_D_U_LOAD, UNIT_M32R_D_U_CTI$/;"	e	enum:unit_type
UNIT_NONE	sim/or1k/arch.h	/^  UNIT_NONE, UNIT_OR1200_U_EXEC, UNIT_OR1200ND_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_NONE	sim/sh64/arch.h	/^  UNIT_NONE, UNIT_SH2A_NOFPU_U_MULR_GR, UNIT_SH2A_NOFPU_U_MULR, UNIT_SH2A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_NUM_UNITS	opcodes/frv-desc.h	/^ , UNIT_MDUALACC, UNIT_MDCUTSSI, UNIT_MCLRACC_1, UNIT_NUM_UNITS$/;"	e	enum:unit_attr
UNIT_OR1200ND_U_EXEC	sim/or1k/arch.h	/^  UNIT_NONE, UNIT_OR1200_U_EXEC, UNIT_OR1200ND_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_OR1200_U_EXEC	sim/or1k/arch.h	/^  UNIT_NONE, UNIT_OR1200_U_EXEC, UNIT_OR1200ND_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_PC	include/opcode/metag.h	/^  UNIT_PC,$/;"	e	enum:metag_unit
UNIT_RAM_D0	include/opcode/metag.h	/^  UNIT_RAM_D0,$/;"	e	enum:metag_unit
UNIT_RAM_D1	include/opcode/metag.h	/^  UNIT_RAM_D1,$/;"	e	enum:metag_unit
UNIT_RD	include/opcode/metag.h	/^  UNIT_RD,$/;"	e	enum:metag_unit
UNIT_SCAN	opcodes/frv-desc.h	/^ , UNIT_LOAD, UNIT_STORE, UNIT_SCAN, UNIT_DCPL$/;"	e	enum:unit_attr
UNIT_SH2A_FPU_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_JSR, UNIT_SH2A_FPU_U_JMP, UNIT_SH2A_FPU_U_BRANCH, UNIT_SH2A_FPU_U_SX$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULL, UNIT_SH2A_FPU_U_DMUL, UNIT_SH2A_FPU_U_MACL, UNIT_SH2A_FPU_U_MACW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_EXEC, UNIT_SH4_NOFPU_U_OCB, UNIT_SH4_NOFPU_U_MULR_GR, UNIT_SH4_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FCMP, UNIT_SH2A_FPU_U_FSQRT, UNIT_SH2A_FPU_U_FDIV, UNIT_SH2A_FPU_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_SET_DR, UNIT_SH2A_FPU_U_MULR_GR, UNIT_SH2A_FPU_U_MULR, UNIT_SH2A_FPU_U_FCNV$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FCMP, UNIT_SH2A_FPU_U_FSQRT, UNIT_SH2A_FPU_U_FDIV, UNIT_SH2A_FPU_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FLDS_FPUL, UNIT_SH2A_FPU_U_LOAD_FPUL, UNIT_SH2A_FPU_U_SET_FPUL, UNIT_SH2A_FPU_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MAYBE_FPU, UNIT_SH2A_FPU_U_FPU, UNIT_SH2A_FPU_U_TRAP, UNIT_SH2A_FPU_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FCMP, UNIT_SH2A_FPU_U_FSQRT, UNIT_SH2A_FPU_U_FDIV, UNIT_SH2A_FPU_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FLDS_FPUL, UNIT_SH2A_FPU_U_LOAD_FPUL, UNIT_SH2A_FPU_U_SET_FPUL, UNIT_SH2A_FPU_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FCMP, UNIT_SH2A_FPU_U_FSQRT, UNIT_SH2A_FPU_U_FDIV, UNIT_SH2A_FPU_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_JSR, UNIT_SH2A_FPU_U_JMP, UNIT_SH2A_FPU_U_BRANCH, UNIT_SH2A_FPU_U_SX$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_JSR, UNIT_SH2A_FPU_U_JMP, UNIT_SH2A_FPU_U_BRANCH, UNIT_SH2A_FPU_U_SX$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDCL_VBR, UNIT_SH2A_FPU_U_LDCL, UNIT_SH2A_FPU_U_USE_TBIT, UNIT_SH2A_FPU_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDCL_VBR, UNIT_SH2A_FPU_U_LDCL, UNIT_SH2A_FPU_U_USE_TBIT, UNIT_SH2A_FPU_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDCL_VBR, UNIT_SH2A_FPU_U_LDCL, UNIT_SH2A_FPU_U_USE_TBIT, UNIT_SH2A_FPU_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDC_SR, UNIT_SH2A_FPU_U_SET_SR_BIT, UNIT_SH2A_FPU_U_USE_PR, UNIT_SH2A_FPU_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FPSCR, UNIT_SH2A_FPU_U_LDSL_FPSCR, UNIT_SH2A_FPU_U_LDS_FPSCR, UNIT_SH2A_FPU_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FPSCR, UNIT_SH2A_FPU_U_LDSL_FPSCR, UNIT_SH2A_FPU_U_LDS_FPSCR, UNIT_SH2A_FPU_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_STS_PR, UNIT_SH2A_FPU_U_LDS_PR, UNIT_SH2A_FPU_U_MEMORY_ACCESS, UNIT_SH2A_FPU_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_DR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_SX, UNIT_SH2A_NOFPU_U_EXEC, UNIT_SH2A_FPU_U_USE_DR, UNIT_SH2A_FPU_U_LOAD_DR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FLDS_FPUL, UNIT_SH2A_FPU_U_LOAD_FPUL, UNIT_SH2A_FPU_U_SET_FPUL, UNIT_SH2A_FPU_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FR, UNIT_SH2A_FPU_U_SET_FR_0, UNIT_SH2A_FPU_U_SET_FR, UNIT_SH2A_FPU_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LOAD_GBR, UNIT_SH2A_FPU_U_USE_GR, UNIT_SH2A_FPU_U_LOAD_GR, UNIT_SH2A_FPU_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LOAD_GBR, UNIT_SH2A_FPU_U_USE_GR, UNIT_SH2A_FPU_U_LOAD_GR, UNIT_SH2A_FPU_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULTIPLY, UNIT_SH2A_FPU_U_SET_MAC, UNIT_SH2A_FPU_U_LOAD_MAC, UNIT_SH2A_FPU_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDC_SR, UNIT_SH2A_FPU_U_SET_SR_BIT, UNIT_SH2A_FPU_U_USE_PR, UNIT_SH2A_FPU_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULTIPLY, UNIT_SH2A_FPU_U_SET_MAC, UNIT_SH2A_FPU_U_LOAD_MAC, UNIT_SH2A_FPU_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_STS_PR, UNIT_SH2A_FPU_U_LDS_PR, UNIT_SH2A_FPU_U_MEMORY_ACCESS, UNIT_SH2A_FPU_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULL, UNIT_SH2A_FPU_U_DMUL, UNIT_SH2A_FPU_U_MACL, UNIT_SH2A_FPU_U_MACW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULL, UNIT_SH2A_FPU_U_DMUL, UNIT_SH2A_FPU_U_MACL, UNIT_SH2A_FPU_U_MACW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MAYBE_FPU, UNIT_SH2A_FPU_U_FPU, UNIT_SH2A_FPU_U_TRAP, UNIT_SH2A_FPU_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_STS_PR, UNIT_SH2A_FPU_U_LDS_PR, UNIT_SH2A_FPU_U_MEMORY_ACCESS, UNIT_SH2A_FPU_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULL, UNIT_SH2A_FPU_U_DMUL, UNIT_SH2A_FPU_U_MACL, UNIT_SH2A_FPU_U_MACW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_SET_DR, UNIT_SH2A_FPU_U_MULR_GR, UNIT_SH2A_FPU_U_MULR, UNIT_SH2A_FPU_U_FCNV$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_SET_DR, UNIT_SH2A_FPU_U_MULR_GR, UNIT_SH2A_FPU_U_MULR, UNIT_SH2A_FPU_U_FCNV$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_FPU_U_SHIFT, UNIT_SH2A_FPU_U_TAS, UNIT_SH2A_FPU_U_MULSW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULTIPLY, UNIT_SH2A_FPU_U_SET_MAC, UNIT_SH2A_FPU_U_LOAD_MAC, UNIT_SH2A_FPU_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_DR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_SET_DR, UNIT_SH2A_FPU_U_MULR_GR, UNIT_SH2A_FPU_U_MULR, UNIT_SH2A_FPU_U_FCNV$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_FLDS_FPUL, UNIT_SH2A_FPU_U_LOAD_FPUL, UNIT_SH2A_FPU_U_SET_FPUL, UNIT_SH2A_FPU_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FR, UNIT_SH2A_FPU_U_SET_FR_0, UNIT_SH2A_FPU_U_SET_FR, UNIT_SH2A_FPU_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FR, UNIT_SH2A_FPU_U_SET_FR_0, UNIT_SH2A_FPU_U_SET_FR, UNIT_SH2A_FPU_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MULTIPLY, UNIT_SH2A_FPU_U_SET_MAC, UNIT_SH2A_FPU_U_LOAD_MAC, UNIT_SH2A_FPU_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDC_SR, UNIT_SH2A_FPU_U_SET_SR_BIT, UNIT_SH2A_FPU_U_USE_PR, UNIT_SH2A_FPU_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_FPU_U_SHIFT, UNIT_SH2A_FPU_U_TAS, UNIT_SH2A_FPU_U_MULSW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LOAD_GBR, UNIT_SH2A_FPU_U_USE_GR, UNIT_SH2A_FPU_U_LOAD_GR, UNIT_SH2A_FPU_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_STS_PR, UNIT_SH2A_FPU_U_LDS_PR, UNIT_SH2A_FPU_U_MEMORY_ACCESS, UNIT_SH2A_FPU_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_SX	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_JSR, UNIT_SH2A_FPU_U_JMP, UNIT_SH2A_FPU_U_BRANCH, UNIT_SH2A_FPU_U_SX$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_FPU_U_SHIFT, UNIT_SH2A_FPU_U_TAS, UNIT_SH2A_FPU_U_MULSW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MAYBE_FPU, UNIT_SH2A_FPU_U_FPU, UNIT_SH2A_FPU_U_TRAP, UNIT_SH2A_FPU_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_DR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_SX, UNIT_SH2A_NOFPU_U_EXEC, UNIT_SH2A_FPU_U_USE_DR, UNIT_SH2A_FPU_U_LOAD_DR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FPSCR, UNIT_SH2A_FPU_U_LDSL_FPSCR, UNIT_SH2A_FPU_U_LDS_FPSCR, UNIT_SH2A_FPU_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FPSCR, UNIT_SH2A_FPU_U_LDSL_FPSCR, UNIT_SH2A_FPU_U_LDS_FPSCR, UNIT_SH2A_FPU_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_FR, UNIT_SH2A_FPU_U_SET_FR_0, UNIT_SH2A_FPU_U_SET_FR, UNIT_SH2A_FPU_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LOAD_GBR, UNIT_SH2A_FPU_U_USE_GR, UNIT_SH2A_FPU_U_LOAD_GR, UNIT_SH2A_FPU_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_FPU_U_SHIFT, UNIT_SH2A_FPU_U_TAS, UNIT_SH2A_FPU_U_MULSW$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDC_SR, UNIT_SH2A_FPU_U_SET_SR_BIT, UNIT_SH2A_FPU_U_USE_PR, UNIT_SH2A_FPU_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_LDCL_VBR, UNIT_SH2A_FPU_U_LDCL, UNIT_SH2A_FPU_U_USE_TBIT, UNIT_SH2A_FPU_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH2A_FPU_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_MAYBE_FPU, UNIT_SH2A_FPU_U_FPU, UNIT_SH2A_FPU_U_TRAP, UNIT_SH2A_FPU_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOGIC_B, UNIT_SH2A_NOFPU_U_JSR, UNIT_SH2A_NOFPU_U_JMP, UNIT_SH2A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MULSW, UNIT_SH2A_NOFPU_U_MULL, UNIT_SH2A_NOFPU_U_DMUL, UNIT_SH2A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_SX, UNIT_SH2A_NOFPU_U_EXEC, UNIT_SH2A_FPU_U_USE_DR, UNIT_SH2A_FPU_U_LOAD_DR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOGIC_B, UNIT_SH2A_NOFPU_U_JSR, UNIT_SH2A_NOFPU_U_JMP, UNIT_SH2A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOGIC_B, UNIT_SH2A_NOFPU_U_JSR, UNIT_SH2A_NOFPU_U_JMP, UNIT_SH2A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_STC_VBR, UNIT_SH2A_NOFPU_U_LDCL_VBR, UNIT_SH2A_NOFPU_U_LDCL, UNIT_SH2A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_STC_VBR, UNIT_SH2A_NOFPU_U_LDCL_VBR, UNIT_SH2A_NOFPU_U_LDCL, UNIT_SH2A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LDC_GBR, UNIT_SH2A_NOFPU_U_LDC_SR, UNIT_SH2A_NOFPU_U_SET_SR_BIT, UNIT_SH2A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LDC_GBR, UNIT_SH2A_NOFPU_U_LDC_SR, UNIT_SH2A_NOFPU_U_SET_SR_BIT, UNIT_SH2A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_PR, UNIT_SH2A_NOFPU_U_STS_PR, UNIT_SH2A_NOFPU_U_LDS_PR, UNIT_SH2A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_VBR, UNIT_SH2A_NOFPU_U_LOAD_GBR, UNIT_SH2A_NOFPU_U_USE_GR, UNIT_SH2A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_VBR, UNIT_SH2A_NOFPU_U_LOAD_GBR, UNIT_SH2A_NOFPU_U_USE_GR, UNIT_SH2A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MACW, UNIT_SH2A_NOFPU_U_MULTIPLY, UNIT_SH2A_NOFPU_U_SET_MAC, UNIT_SH2A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_PR, UNIT_SH2A_NOFPU_U_STS_PR, UNIT_SH2A_NOFPU_U_LDS_PR, UNIT_SH2A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_VBR, UNIT_SH2A_NOFPU_U_LOAD_GBR, UNIT_SH2A_NOFPU_U_USE_GR, UNIT_SH2A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOGIC_B, UNIT_SH2A_NOFPU_U_JSR, UNIT_SH2A_NOFPU_U_JMP, UNIT_SH2A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MULSW, UNIT_SH2A_NOFPU_U_MULL, UNIT_SH2A_NOFPU_U_DMUL, UNIT_SH2A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MACW, UNIT_SH2A_NOFPU_U_MULTIPLY, UNIT_SH2A_NOFPU_U_SET_MAC, UNIT_SH2A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_PR, UNIT_SH2A_NOFPU_U_STS_PR, UNIT_SH2A_NOFPU_U_LDS_PR, UNIT_SH2A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MULSW, UNIT_SH2A_NOFPU_U_MULL, UNIT_SH2A_NOFPU_U_DMUL, UNIT_SH2A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MULR	sim/sh64/arch.h	/^  UNIT_NONE, UNIT_SH2A_NOFPU_U_MULR_GR, UNIT_SH2A_NOFPU_U_MULR, UNIT_SH2A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MULR_GR	sim/sh64/arch.h	/^  UNIT_NONE, UNIT_SH2A_NOFPU_U_MULR_GR, UNIT_SH2A_NOFPU_U_MULR, UNIT_SH2A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MULSW, UNIT_SH2A_NOFPU_U_MULL, UNIT_SH2A_NOFPU_U_DMUL, UNIT_SH2A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MACW, UNIT_SH2A_NOFPU_U_MULTIPLY, UNIT_SH2A_NOFPU_U_SET_MAC, UNIT_SH2A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_MACW, UNIT_SH2A_NOFPU_U_MULTIPLY, UNIT_SH2A_NOFPU_U_SET_MAC, UNIT_SH2A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LDC_GBR, UNIT_SH2A_NOFPU_U_LDC_SR, UNIT_SH2A_NOFPU_U_SET_SR_BIT, UNIT_SH2A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_WRITE_BACK, UNIT_SH2A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_NOFPU_U_SHIFT, UNIT_SH2A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_STC_VBR, UNIT_SH2A_NOFPU_U_LDCL_VBR, UNIT_SH2A_NOFPU_U_LDCL, UNIT_SH2A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_PR, UNIT_SH2A_NOFPU_U_STS_PR, UNIT_SH2A_NOFPU_U_LDS_PR, UNIT_SH2A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_SX	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_SX, UNIT_SH2A_NOFPU_U_EXEC, UNIT_SH2A_FPU_U_USE_DR, UNIT_SH2A_FPU_U_LOAD_DR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_WRITE_BACK, UNIT_SH2A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_NOFPU_U_SHIFT, UNIT_SH2A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_TRAP	sim/sh64/arch.h	/^  UNIT_NONE, UNIT_SH2A_NOFPU_U_MULR_GR, UNIT_SH2A_NOFPU_U_MULR, UNIT_SH2A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LOAD_VBR, UNIT_SH2A_NOFPU_U_LOAD_GBR, UNIT_SH2A_NOFPU_U_USE_GR, UNIT_SH2A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_WRITE_BACK, UNIT_SH2A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_NOFPU_U_SHIFT, UNIT_SH2A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_LDC_GBR, UNIT_SH2A_NOFPU_U_LDC_SR, UNIT_SH2A_NOFPU_U_SET_SR_BIT, UNIT_SH2A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_STC_VBR, UNIT_SH2A_NOFPU_U_LDCL_VBR, UNIT_SH2A_NOFPU_U_LDCL, UNIT_SH2A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2A_NOFPU_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH2A_NOFPU_U_WRITE_BACK, UNIT_SH2A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH2A_NOFPU_U_SHIFT, UNIT_SH2A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH2E_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOGIC_B, UNIT_SH2E_U_JSR, UNIT_SH2E_U_JMP, UNIT_SH2E_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2E_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MULSW, UNIT_SH2E_U_MULL, UNIT_SH2E_U_DMUL, UNIT_SH2E_U_MACL$/;"	e	enum:unit_type
UNIT_SH2E_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH2E_U_SX, UNIT_SH2E_U_EXEC, UNIT_SH3_U_TRAP, UNIT_SH3_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2E_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FCNV, UNIT_SH2E_U_FCMP, UNIT_SH2E_U_FSQRT, UNIT_SH2E_U_FDIV$/;"	e	enum:unit_type
UNIT_SH2E_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FCNV, UNIT_SH2E_U_FCMP, UNIT_SH2E_U_FSQRT, UNIT_SH2E_U_FDIV$/;"	e	enum:unit_type
UNIT_SH2E_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FCNV, UNIT_SH2E_U_FCMP, UNIT_SH2E_U_FSQRT, UNIT_SH2E_U_FDIV$/;"	e	enum:unit_type
UNIT_SH2E_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_USE_FPUL, UNIT_SH2E_U_FLDS_FPUL, UNIT_SH2E_U_LOAD_FPUL, UNIT_SH2E_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH2E_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_FR, UNIT_SH2E_U_MAYBE_FPU, UNIT_SH2E_U_FPU, UNIT_SH2E_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2E_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_LOAD_GR, UNIT_SH2E_U_USE_FPSCR, UNIT_SH2E_U_LDSL_FPSCR, UNIT_SH2E_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH2E_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_MEMORY_ACCESS, UNIT_SH2E_U_USE_FR, UNIT_SH2E_U_SET_FR_0, UNIT_SH2E_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH2E_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FCNV, UNIT_SH2E_U_FCMP, UNIT_SH2E_U_FSQRT, UNIT_SH2E_U_FDIV$/;"	e	enum:unit_type
UNIT_SH2E_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOGIC_B, UNIT_SH2E_U_JSR, UNIT_SH2E_U_JMP, UNIT_SH2E_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2E_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOGIC_B, UNIT_SH2E_U_JSR, UNIT_SH2E_U_JMP, UNIT_SH2E_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2E_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_STC_VBR, UNIT_SH2E_U_LDCL_VBR, UNIT_SH2E_U_LDCL, UNIT_SH2E_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2E_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_STC_VBR, UNIT_SH2E_U_LDCL_VBR, UNIT_SH2E_U_LDCL, UNIT_SH2E_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2E_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LDC_GBR, UNIT_SH2E_U_LDC_SR, UNIT_SH2E_U_SET_SR_BIT, UNIT_SH2E_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2E_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LDC_GBR, UNIT_SH2E_U_LDC_SR, UNIT_SH2E_U_SET_SR_BIT, UNIT_SH2E_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2E_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_LOAD_GR, UNIT_SH2E_U_USE_FPSCR, UNIT_SH2E_U_LDSL_FPSCR, UNIT_SH2E_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH2E_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_LOAD_GR, UNIT_SH2E_U_USE_FPSCR, UNIT_SH2E_U_LDSL_FPSCR, UNIT_SH2E_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH2E_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_PR, UNIT_SH2E_U_STS_PR, UNIT_SH2E_U_LDS_PR, UNIT_SH2E_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_USE_FPUL, UNIT_SH2E_U_FLDS_FPUL, UNIT_SH2E_U_LOAD_FPUL, UNIT_SH2E_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_FR, UNIT_SH2E_U_MAYBE_FPU, UNIT_SH2E_U_FPU, UNIT_SH2E_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_VBR, UNIT_SH2E_U_LOAD_GBR, UNIT_SH2E_U_USE_GR, UNIT_SH2E_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_VBR, UNIT_SH2E_U_LOAD_GBR, UNIT_SH2E_U_USE_GR, UNIT_SH2E_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MACW, UNIT_SH2E_U_MULTIPLY, UNIT_SH2E_U_SET_MAC, UNIT_SH2E_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_PR, UNIT_SH2E_U_STS_PR, UNIT_SH2E_U_LDS_PR, UNIT_SH2E_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2E_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_VBR, UNIT_SH2E_U_LOAD_GBR, UNIT_SH2E_U_USE_GR, UNIT_SH2E_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2E_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOGIC_B, UNIT_SH2E_U_JSR, UNIT_SH2E_U_JMP, UNIT_SH2E_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH2E_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MULSW, UNIT_SH2E_U_MULL, UNIT_SH2E_U_DMUL, UNIT_SH2E_U_MACL$/;"	e	enum:unit_type
UNIT_SH2E_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MACW, UNIT_SH2E_U_MULTIPLY, UNIT_SH2E_U_SET_MAC, UNIT_SH2E_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2E_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_FR, UNIT_SH2E_U_MAYBE_FPU, UNIT_SH2E_U_FPU, UNIT_SH2E_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2E_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_PR, UNIT_SH2E_U_STS_PR, UNIT_SH2E_U_LDS_PR, UNIT_SH2E_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2E_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MULSW, UNIT_SH2E_U_MULL, UNIT_SH2E_U_DMUL, UNIT_SH2E_U_MACL$/;"	e	enum:unit_type
UNIT_SH2E_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MULSW, UNIT_SH2E_U_MULL, UNIT_SH2E_U_DMUL, UNIT_SH2E_U_MACL$/;"	e	enum:unit_type
UNIT_SH2E_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MACW, UNIT_SH2E_U_MULTIPLY, UNIT_SH2E_U_SET_MAC, UNIT_SH2E_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2E_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_USE_FPUL, UNIT_SH2E_U_FLDS_FPUL, UNIT_SH2E_U_LOAD_FPUL, UNIT_SH2E_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH2E_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_MEMORY_ACCESS, UNIT_SH2E_U_USE_FR, UNIT_SH2E_U_SET_FR_0, UNIT_SH2E_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH2E_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_MEMORY_ACCESS, UNIT_SH2E_U_USE_FR, UNIT_SH2E_U_SET_FR_0, UNIT_SH2E_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH2E_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH2E_U_MACW, UNIT_SH2E_U_MULTIPLY, UNIT_SH2E_U_SET_MAC, UNIT_SH2E_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH2E_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LDC_GBR, UNIT_SH2E_U_LDC_SR, UNIT_SH2E_U_SET_SR_BIT, UNIT_SH2E_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2E_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH2E_U_WRITE_BACK, UNIT_SH2E_U_USE_MULTIPLY_RESULT, UNIT_SH2E_U_SHIFT, UNIT_SH2E_U_TAS$/;"	e	enum:unit_type
UNIT_SH2E_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_STC_VBR, UNIT_SH2E_U_LDCL_VBR, UNIT_SH2E_U_LDCL, UNIT_SH2E_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2E_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_PR, UNIT_SH2E_U_STS_PR, UNIT_SH2E_U_LDS_PR, UNIT_SH2E_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH2E_U_SX	sim/sh64/arch.h	/^ , UNIT_SH2E_U_SX, UNIT_SH2E_U_EXEC, UNIT_SH3_U_TRAP, UNIT_SH3_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH2E_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH2E_U_WRITE_BACK, UNIT_SH2E_U_USE_MULTIPLY_RESULT, UNIT_SH2E_U_SHIFT, UNIT_SH2E_U_TAS$/;"	e	enum:unit_type
UNIT_SH2E_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_FR, UNIT_SH2E_U_MAYBE_FPU, UNIT_SH2E_U_FPU, UNIT_SH2E_U_TRAP$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_LOAD_GR, UNIT_SH2E_U_USE_FPSCR, UNIT_SH2E_U_LDSL_FPSCR, UNIT_SH2E_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH2E_U_USE_FPUL, UNIT_SH2E_U_FLDS_FPUL, UNIT_SH2E_U_LOAD_FPUL, UNIT_SH2E_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_FPU_MEMORY_ACCESS, UNIT_SH2E_U_USE_FR, UNIT_SH2E_U_SET_FR_0, UNIT_SH2E_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LOAD_VBR, UNIT_SH2E_U_LOAD_GBR, UNIT_SH2E_U_USE_GR, UNIT_SH2E_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH2E_U_WRITE_BACK, UNIT_SH2E_U_USE_MULTIPLY_RESULT, UNIT_SH2E_U_SHIFT, UNIT_SH2E_U_TAS$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH2E_U_LDC_GBR, UNIT_SH2E_U_LDC_SR, UNIT_SH2E_U_SET_SR_BIT, UNIT_SH2E_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH2E_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH2E_U_STC_VBR, UNIT_SH2E_U_LDCL_VBR, UNIT_SH2E_U_LDCL, UNIT_SH2E_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH2E_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH2E_U_WRITE_BACK, UNIT_SH2E_U_USE_MULTIPLY_RESULT, UNIT_SH2E_U_SHIFT, UNIT_SH2E_U_TAS$/;"	e	enum:unit_type
UNIT_SH2_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH2_U_JMP, UNIT_SH2_U_BRANCH, UNIT_SH2_U_SX, UNIT_SH2_U_EXEC$/;"	e	enum:unit_type
UNIT_SH2_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH2_U_DMUL, UNIT_SH2_U_MACL, UNIT_SH2_U_MACW, UNIT_SH2_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH2_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH2_U_JMP, UNIT_SH2_U_BRANCH, UNIT_SH2_U_SX, UNIT_SH2_U_EXEC$/;"	e	enum:unit_type
UNIT_SH2_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH2_U_JMP, UNIT_SH2_U_BRANCH, UNIT_SH2_U_SX, UNIT_SH2_U_EXEC$/;"	e	enum:unit_type
UNIT_SH2_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDS_PR, UNIT_SH2_U_MEMORY_ACCESS, UNIT_SH2_U_LOGIC_B, UNIT_SH2_U_JSR$/;"	e	enum:unit_type
UNIT_SH2_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDCL, UNIT_SH2_U_USE_TBIT, UNIT_SH2_U_LDC_GBR, UNIT_SH2_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH2_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH2_U_USE_GR, UNIT_SH2_U_LOAD_GR, UNIT_SH2_U_STC_VBR, UNIT_SH2_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH2_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDCL, UNIT_SH2_U_USE_TBIT, UNIT_SH2_U_LDC_GBR, UNIT_SH2_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH2_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDCL, UNIT_SH2_U_USE_TBIT, UNIT_SH2_U_LDC_GBR, UNIT_SH2_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH2_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDS_PR, UNIT_SH2_U_MEMORY_ACCESS, UNIT_SH2_U_LOGIC_B, UNIT_SH2_U_JSR$/;"	e	enum:unit_type
UNIT_SH2_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_MAC, UNIT_SH2_U_LOAD_MAC, UNIT_SH2_U_LOAD_VBR, UNIT_SH2_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH2_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH2_U_USE_GR, UNIT_SH2_U_LOAD_GR, UNIT_SH2_U_STC_VBR, UNIT_SH2_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH2_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_MAC, UNIT_SH2_U_LOAD_MAC, UNIT_SH2_U_LOAD_VBR, UNIT_SH2_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH2_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_SR_BIT, UNIT_SH2_U_USE_PR, UNIT_SH2_U_LOAD_PR, UNIT_SH2_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH2_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_MAC, UNIT_SH2_U_LOAD_MAC, UNIT_SH2_U_LOAD_VBR, UNIT_SH2_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH2_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDS_PR, UNIT_SH2_U_MEMORY_ACCESS, UNIT_SH2_U_LOGIC_B, UNIT_SH2_U_JSR$/;"	e	enum:unit_type
UNIT_SH2_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH2_U_DMUL, UNIT_SH2_U_MACL, UNIT_SH2_U_MACW, UNIT_SH2_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH2_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH2_U_DMUL, UNIT_SH2_U_MACL, UNIT_SH2_U_MACW, UNIT_SH2_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH2_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDS_PR, UNIT_SH2_U_MEMORY_ACCESS, UNIT_SH2_U_LOGIC_B, UNIT_SH2_U_JSR$/;"	e	enum:unit_type
UNIT_SH2_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH2_U_SHIFT, UNIT_SH2_U_TAS, UNIT_SH2_U_MULSW, UNIT_SH2_U_MULL$/;"	e	enum:unit_type
UNIT_SH2_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH2_U_SHIFT, UNIT_SH2_U_TAS, UNIT_SH2_U_MULSW, UNIT_SH2_U_MULL$/;"	e	enum:unit_type
UNIT_SH2_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH2_U_DMUL, UNIT_SH2_U_MACL, UNIT_SH2_U_MACW, UNIT_SH2_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH2_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_MAC, UNIT_SH2_U_LOAD_MAC, UNIT_SH2_U_LOAD_VBR, UNIT_SH2_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH2_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_SR_BIT, UNIT_SH2_U_USE_PR, UNIT_SH2_U_LOAD_PR, UNIT_SH2_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH2_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH2_U_SHIFT, UNIT_SH2_U_TAS, UNIT_SH2_U_MULSW, UNIT_SH2_U_MULL$/;"	e	enum:unit_type
UNIT_SH2_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH2_U_USE_GR, UNIT_SH2_U_LOAD_GR, UNIT_SH2_U_STC_VBR, UNIT_SH2_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH2_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_SR_BIT, UNIT_SH2_U_USE_PR, UNIT_SH2_U_LOAD_PR, UNIT_SH2_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH2_U_SX	sim/sh64/arch.h	/^ , UNIT_SH2_U_JMP, UNIT_SH2_U_BRANCH, UNIT_SH2_U_SX, UNIT_SH2_U_EXEC$/;"	e	enum:unit_type
UNIT_SH2_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH2_U_SHIFT, UNIT_SH2_U_TAS, UNIT_SH2_U_MULSW, UNIT_SH2_U_MULL$/;"	e	enum:unit_type
UNIT_SH2_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_EXEC, UNIT_SH2_U_TRAP, UNIT_SH2_U_WRITE_BACK, UNIT_SH2_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH2_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH2_U_USE_GR, UNIT_SH2_U_LOAD_GR, UNIT_SH2_U_STC_VBR, UNIT_SH2_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH2_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_EXEC, UNIT_SH2_U_TRAP, UNIT_SH2_U_WRITE_BACK, UNIT_SH2_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH2_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH2_U_SET_SR_BIT, UNIT_SH2_U_USE_PR, UNIT_SH2_U_LOAD_PR, UNIT_SH2_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH2_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH2_U_LDCL, UNIT_SH2_U_USE_TBIT, UNIT_SH2_U_LDC_GBR, UNIT_SH2_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH2_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_EXEC, UNIT_SH2_U_TRAP, UNIT_SH2_U_WRITE_BACK, UNIT_SH2_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH3E_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH3E_U_BRANCH, UNIT_SH3E_U_SX, UNIT_SH3E_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_SH3E_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TAS, UNIT_SH3E_U_MULSW, UNIT_SH3E_U_MULL, UNIT_SH3E_U_DMUL$/;"	e	enum:unit_type
UNIT_SH3E_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH3E_U_BRANCH, UNIT_SH3E_U_SX, UNIT_SH3E_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_SH3E_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH3_U_EXEC, UNIT_SH3E_U_FCNV, UNIT_SH3E_U_FCMP, UNIT_SH3E_U_FSQRT$/;"	e	enum:unit_type
UNIT_SH3E_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH3_U_EXEC, UNIT_SH3E_U_FCNV, UNIT_SH3E_U_FCMP, UNIT_SH3E_U_FSQRT$/;"	e	enum:unit_type
UNIT_SH3E_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH3E_U_FDIV, UNIT_SH3E_U_FPU_LOAD_GR, UNIT_SH3E_U_USE_FPSCR, UNIT_SH3E_U_LDSL_FPSCR$/;"	e	enum:unit_type
UNIT_SH3E_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LDS_FPSCR, UNIT_SH3E_U_USE_FPUL, UNIT_SH3E_U_FLDS_FPUL, UNIT_SH3E_U_LOAD_FPUL$/;"	e	enum:unit_type
UNIT_SH3E_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FR, UNIT_SH3E_U_LOAD_FR, UNIT_SH3E_U_MAYBE_FPU, UNIT_SH3E_U_FPU$/;"	e	enum:unit_type
UNIT_SH3E_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_FDIV, UNIT_SH3E_U_FPU_LOAD_GR, UNIT_SH3E_U_USE_FPSCR, UNIT_SH3E_U_LDSL_FPSCR$/;"	e	enum:unit_type
UNIT_SH3E_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FPUL, UNIT_SH3E_U_FPU_MEMORY_ACCESS, UNIT_SH3E_U_USE_FR, UNIT_SH3E_U_SET_FR_0$/;"	e	enum:unit_type
UNIT_SH3E_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH3_U_EXEC, UNIT_SH3E_U_FCNV, UNIT_SH3E_U_FCMP, UNIT_SH3E_U_FSQRT$/;"	e	enum:unit_type
UNIT_SH3E_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MEMORY_ACCESS, UNIT_SH3E_U_LOGIC_B, UNIT_SH3E_U_JSR, UNIT_SH3E_U_JMP$/;"	e	enum:unit_type
UNIT_SH3E_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MEMORY_ACCESS, UNIT_SH3E_U_LOGIC_B, UNIT_SH3E_U_JSR, UNIT_SH3E_U_JMP$/;"	e	enum:unit_type
UNIT_SH3E_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_GR, UNIT_SH3E_U_STC_VBR, UNIT_SH3E_U_LDCL_VBR, UNIT_SH3E_U_LDCL$/;"	e	enum:unit_type
UNIT_SH3E_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_GR, UNIT_SH3E_U_STC_VBR, UNIT_SH3E_U_LDCL_VBR, UNIT_SH3E_U_LDCL$/;"	e	enum:unit_type
UNIT_SH3E_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_TBIT, UNIT_SH3E_U_LDC_GBR, UNIT_SH3E_U_LDC_SR, UNIT_SH3E_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH3E_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_TBIT, UNIT_SH3E_U_LDC_GBR, UNIT_SH3E_U_LDC_SR, UNIT_SH3E_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH3E_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_FDIV, UNIT_SH3E_U_FPU_LOAD_GR, UNIT_SH3E_U_USE_FPSCR, UNIT_SH3E_U_LDSL_FPSCR$/;"	e	enum:unit_type
UNIT_SH3E_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LDS_FPSCR, UNIT_SH3E_U_USE_FPUL, UNIT_SH3E_U_FLDS_FPUL, UNIT_SH3E_U_LOAD_FPUL$/;"	e	enum:unit_type
UNIT_SH3E_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_PR, UNIT_SH3E_U_LOAD_PR, UNIT_SH3E_U_STS_PR, UNIT_SH3E_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LDS_FPSCR, UNIT_SH3E_U_USE_FPUL, UNIT_SH3E_U_FLDS_FPUL, UNIT_SH3E_U_LOAD_FPUL$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FR, UNIT_SH3E_U_LOAD_FR, UNIT_SH3E_U_MAYBE_FPU, UNIT_SH3E_U_FPU$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_MAC, UNIT_SH3E_U_LOAD_VBR, UNIT_SH3E_U_LOAD_GBR, UNIT_SH3E_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_GR, UNIT_SH3E_U_STC_VBR, UNIT_SH3E_U_LDCL_VBR, UNIT_SH3E_U_LDCL$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_MAC, UNIT_SH3E_U_LOAD_VBR, UNIT_SH3E_U_LOAD_GBR, UNIT_SH3E_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_PR, UNIT_SH3E_U_LOAD_PR, UNIT_SH3E_U_STS_PR, UNIT_SH3E_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH3E_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_MAC, UNIT_SH3E_U_LOAD_VBR, UNIT_SH3E_U_LOAD_GBR, UNIT_SH3E_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH3E_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MEMORY_ACCESS, UNIT_SH3E_U_LOGIC_B, UNIT_SH3E_U_JSR, UNIT_SH3E_U_JMP$/;"	e	enum:unit_type
UNIT_SH3E_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MACL, UNIT_SH3E_U_MACW, UNIT_SH3E_U_MULTIPLY, UNIT_SH3E_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH3E_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MACL, UNIT_SH3E_U_MACW, UNIT_SH3E_U_MULTIPLY, UNIT_SH3E_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH3E_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FR, UNIT_SH3E_U_LOAD_FR, UNIT_SH3E_U_MAYBE_FPU, UNIT_SH3E_U_FPU$/;"	e	enum:unit_type
UNIT_SH3E_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MEMORY_ACCESS, UNIT_SH3E_U_LOGIC_B, UNIT_SH3E_U_JSR, UNIT_SH3E_U_JMP$/;"	e	enum:unit_type
UNIT_SH3E_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TAS, UNIT_SH3E_U_MULSW, UNIT_SH3E_U_MULL, UNIT_SH3E_U_DMUL$/;"	e	enum:unit_type
UNIT_SH3E_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TAS, UNIT_SH3E_U_MULSW, UNIT_SH3E_U_MULL, UNIT_SH3E_U_DMUL$/;"	e	enum:unit_type
UNIT_SH3E_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MACL, UNIT_SH3E_U_MACW, UNIT_SH3E_U_MULTIPLY, UNIT_SH3E_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH3E_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FPUL, UNIT_SH3E_U_FPU_MEMORY_ACCESS, UNIT_SH3E_U_USE_FR, UNIT_SH3E_U_SET_FR_0$/;"	e	enum:unit_type
UNIT_SH3E_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FR, UNIT_SH3E_U_LOAD_FR, UNIT_SH3E_U_MAYBE_FPU, UNIT_SH3E_U_FPU$/;"	e	enum:unit_type
UNIT_SH3E_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FPUL, UNIT_SH3E_U_FPU_MEMORY_ACCESS, UNIT_SH3E_U_USE_FR, UNIT_SH3E_U_SET_FR_0$/;"	e	enum:unit_type
UNIT_SH3E_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH3E_U_MACL, UNIT_SH3E_U_MACW, UNIT_SH3E_U_MULTIPLY, UNIT_SH3E_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH3E_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_TBIT, UNIT_SH3E_U_LDC_GBR, UNIT_SH3E_U_LDC_SR, UNIT_SH3E_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH3E_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TRAP, UNIT_SH3E_U_WRITE_BACK, UNIT_SH3E_U_USE_MULTIPLY_RESULT, UNIT_SH3E_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH3E_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_GR, UNIT_SH3E_U_STC_VBR, UNIT_SH3E_U_LDCL_VBR, UNIT_SH3E_U_LDCL$/;"	e	enum:unit_type
UNIT_SH3E_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_PR, UNIT_SH3E_U_LOAD_PR, UNIT_SH3E_U_STS_PR, UNIT_SH3E_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH3E_U_SX	sim/sh64/arch.h	/^ , UNIT_SH3E_U_BRANCH, UNIT_SH3E_U_SX, UNIT_SH3E_U_EXEC, UNIT_MAX$/;"	e	enum:unit_type
UNIT_SH3E_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TAS, UNIT_SH3E_U_MULSW, UNIT_SH3E_U_MULL, UNIT_SH3E_U_DMUL$/;"	e	enum:unit_type
UNIT_SH3E_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TRAP, UNIT_SH3E_U_WRITE_BACK, UNIT_SH3E_U_USE_MULTIPLY_RESULT, UNIT_SH3E_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_FDIV, UNIT_SH3E_U_FPU_LOAD_GR, UNIT_SH3E_U_USE_FPSCR, UNIT_SH3E_U_LDSL_FPSCR$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LDS_FPSCR, UNIT_SH3E_U_USE_FPUL, UNIT_SH3E_U_FLDS_FPUL, UNIT_SH3E_U_LOAD_FPUL$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_SET_FPUL, UNIT_SH3E_U_FPU_MEMORY_ACCESS, UNIT_SH3E_U_USE_FR, UNIT_SH3E_U_SET_FR_0$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_LOAD_MAC, UNIT_SH3E_U_LOAD_VBR, UNIT_SH3E_U_LOAD_GBR, UNIT_SH3E_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TRAP, UNIT_SH3E_U_WRITE_BACK, UNIT_SH3E_U_USE_MULTIPLY_RESULT, UNIT_SH3E_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_PR, UNIT_SH3E_U_LOAD_PR, UNIT_SH3E_U_STS_PR, UNIT_SH3E_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH3E_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH3E_U_USE_TBIT, UNIT_SH3E_U_LDC_GBR, UNIT_SH3E_U_LDC_SR, UNIT_SH3E_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH3E_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH3E_U_TRAP, UNIT_SH3E_U_WRITE_BACK, UNIT_SH3E_U_USE_MULTIPLY_RESULT, UNIT_SH3E_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH3_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH3_U_JSR, UNIT_SH3_U_JMP, UNIT_SH3_U_BRANCH, UNIT_SH3_U_SX$/;"	e	enum:unit_type
UNIT_SH3_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULL, UNIT_SH3_U_DMUL, UNIT_SH3_U_MACL, UNIT_SH3_U_MACW$/;"	e	enum:unit_type
UNIT_SH3_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH3_U_EXEC, UNIT_SH3E_U_FCNV, UNIT_SH3E_U_FCMP, UNIT_SH3E_U_FSQRT$/;"	e	enum:unit_type
UNIT_SH3_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH3_U_JSR, UNIT_SH3_U_JMP, UNIT_SH3_U_BRANCH, UNIT_SH3_U_SX$/;"	e	enum:unit_type
UNIT_SH3_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH3_U_JSR, UNIT_SH3_U_JMP, UNIT_SH3_U_BRANCH, UNIT_SH3_U_SX$/;"	e	enum:unit_type
UNIT_SH3_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDCL_VBR, UNIT_SH3_U_LDCL, UNIT_SH3_U_USE_TBIT, UNIT_SH3_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH3_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDCL_VBR, UNIT_SH3_U_LDCL, UNIT_SH3_U_USE_TBIT, UNIT_SH3_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH3_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDCL_VBR, UNIT_SH3_U_LDCL, UNIT_SH3_U_USE_TBIT, UNIT_SH3_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH3_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDC_SR, UNIT_SH3_U_SET_SR_BIT, UNIT_SH3_U_USE_PR, UNIT_SH3_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH3_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH3_U_STS_PR, UNIT_SH3_U_LDS_PR, UNIT_SH3_U_MEMORY_ACCESS, UNIT_SH3_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH3_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LOAD_GBR, UNIT_SH3_U_USE_GR, UNIT_SH3_U_LOAD_GR, UNIT_SH3_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LOAD_GBR, UNIT_SH3_U_USE_GR, UNIT_SH3_U_LOAD_GR, UNIT_SH3_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULTIPLY, UNIT_SH3_U_SET_MAC, UNIT_SH3_U_LOAD_MAC, UNIT_SH3_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDC_SR, UNIT_SH3_U_SET_SR_BIT, UNIT_SH3_U_USE_PR, UNIT_SH3_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH3_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULTIPLY, UNIT_SH3_U_SET_MAC, UNIT_SH3_U_LOAD_MAC, UNIT_SH3_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH3_U_STS_PR, UNIT_SH3_U_LDS_PR, UNIT_SH3_U_MEMORY_ACCESS, UNIT_SH3_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH3_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULL, UNIT_SH3_U_DMUL, UNIT_SH3_U_MACL, UNIT_SH3_U_MACW$/;"	e	enum:unit_type
UNIT_SH3_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULL, UNIT_SH3_U_DMUL, UNIT_SH3_U_MACL, UNIT_SH3_U_MACW$/;"	e	enum:unit_type
UNIT_SH3_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH3_U_STS_PR, UNIT_SH3_U_LDS_PR, UNIT_SH3_U_MEMORY_ACCESS, UNIT_SH3_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH3_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULL, UNIT_SH3_U_DMUL, UNIT_SH3_U_MACL, UNIT_SH3_U_MACW$/;"	e	enum:unit_type
UNIT_SH3_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH3_U_USE_MULTIPLY_RESULT, UNIT_SH3_U_SHIFT, UNIT_SH3_U_TAS, UNIT_SH3_U_MULSW$/;"	e	enum:unit_type
UNIT_SH3_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULTIPLY, UNIT_SH3_U_SET_MAC, UNIT_SH3_U_LOAD_MAC, UNIT_SH3_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH3_U_MULTIPLY, UNIT_SH3_U_SET_MAC, UNIT_SH3_U_LOAD_MAC, UNIT_SH3_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDC_SR, UNIT_SH3_U_SET_SR_BIT, UNIT_SH3_U_USE_PR, UNIT_SH3_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH3_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH3_U_USE_MULTIPLY_RESULT, UNIT_SH3_U_SHIFT, UNIT_SH3_U_TAS, UNIT_SH3_U_MULSW$/;"	e	enum:unit_type
UNIT_SH3_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LOAD_GBR, UNIT_SH3_U_USE_GR, UNIT_SH3_U_LOAD_GR, UNIT_SH3_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH3_U_STS_PR, UNIT_SH3_U_LDS_PR, UNIT_SH3_U_MEMORY_ACCESS, UNIT_SH3_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH3_U_SX	sim/sh64/arch.h	/^ , UNIT_SH3_U_JSR, UNIT_SH3_U_JMP, UNIT_SH3_U_BRANCH, UNIT_SH3_U_SX$/;"	e	enum:unit_type
UNIT_SH3_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH3_U_USE_MULTIPLY_RESULT, UNIT_SH3_U_SHIFT, UNIT_SH3_U_TAS, UNIT_SH3_U_MULSW$/;"	e	enum:unit_type
UNIT_SH3_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH2E_U_SX, UNIT_SH2E_U_EXEC, UNIT_SH3_U_TRAP, UNIT_SH3_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH3_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LOAD_GBR, UNIT_SH3_U_USE_GR, UNIT_SH3_U_LOAD_GR, UNIT_SH3_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH3_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH3_U_USE_MULTIPLY_RESULT, UNIT_SH3_U_SHIFT, UNIT_SH3_U_TAS, UNIT_SH3_U_MULSW$/;"	e	enum:unit_type
UNIT_SH3_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDC_SR, UNIT_SH3_U_SET_SR_BIT, UNIT_SH3_U_USE_PR, UNIT_SH3_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH3_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH3_U_LDCL_VBR, UNIT_SH3_U_LDCL, UNIT_SH3_U_USE_TBIT, UNIT_SH3_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH3_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH2E_U_SX, UNIT_SH2E_U_EXEC, UNIT_SH3_U_TRAP, UNIT_SH3_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4AL_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOGIC_B, UNIT_SH4AL_U_JSR, UNIT_SH4AL_U_JMP, UNIT_SH4AL_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4AL_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MULSW, UNIT_SH4AL_U_MULL, UNIT_SH4AL_U_DMUL, UNIT_SH4AL_U_MACL$/;"	e	enum:unit_type
UNIT_SH4AL_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_SX, UNIT_SH4AL_U_EXEC, UNIT_SH5_U_FTRV, UNIT_SH5_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4AL_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FCNV, UNIT_SH4AL_U_FCMP, UNIT_SH4AL_U_FSQRT, UNIT_SH4AL_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4AL_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FCNV, UNIT_SH4AL_U_FCMP, UNIT_SH4AL_U_FSQRT, UNIT_SH4AL_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4AL_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FCNV, UNIT_SH4AL_U_FCMP, UNIT_SH4AL_U_FSQRT, UNIT_SH4AL_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4AL_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_USE_FPUL, UNIT_SH4AL_U_FLDS_FPUL, UNIT_SH4AL_U_LOAD_FPUL, UNIT_SH4AL_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4AL_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_FR, UNIT_SH4AL_U_MAYBE_FPU, UNIT_SH4AL_U_FPU, UNIT_SH4AL_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4AL_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_LOAD_GR, UNIT_SH4AL_U_USE_FPSCR, UNIT_SH4AL_U_LDSL_FPSCR, UNIT_SH4AL_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4AL_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_MEMORY_ACCESS, UNIT_SH4AL_U_USE_FR, UNIT_SH4AL_U_SET_FR_0, UNIT_SH4AL_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4AL_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FCNV, UNIT_SH4AL_U_FCMP, UNIT_SH4AL_U_FSQRT, UNIT_SH4AL_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4AL_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOGIC_B, UNIT_SH4AL_U_JSR, UNIT_SH4AL_U_JMP, UNIT_SH4AL_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4AL_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOGIC_B, UNIT_SH4AL_U_JSR, UNIT_SH4AL_U_JMP, UNIT_SH4AL_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_STC_VBR, UNIT_SH4AL_U_LDCL_VBR, UNIT_SH4AL_U_LDCL, UNIT_SH4AL_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_STC_VBR, UNIT_SH4AL_U_LDCL_VBR, UNIT_SH4AL_U_LDCL, UNIT_SH4AL_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LDC_GBR, UNIT_SH4AL_U_LDC_SR, UNIT_SH4AL_U_SET_SR_BIT, UNIT_SH4AL_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LDC_GBR, UNIT_SH4AL_U_LDC_SR, UNIT_SH4AL_U_SET_SR_BIT, UNIT_SH4AL_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_LOAD_GR, UNIT_SH4AL_U_USE_FPSCR, UNIT_SH4AL_U_LDSL_FPSCR, UNIT_SH4AL_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_LOAD_GR, UNIT_SH4AL_U_USE_FPSCR, UNIT_SH4AL_U_LDSL_FPSCR, UNIT_SH4AL_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_PR, UNIT_SH4AL_U_STS_PR, UNIT_SH4AL_U_LDS_PR, UNIT_SH4AL_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_USE_FPUL, UNIT_SH4AL_U_FLDS_FPUL, UNIT_SH4AL_U_LOAD_FPUL, UNIT_SH4AL_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_FR, UNIT_SH4AL_U_MAYBE_FPU, UNIT_SH4AL_U_FPU, UNIT_SH4AL_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_VBR, UNIT_SH4AL_U_LOAD_GBR, UNIT_SH4AL_U_USE_GR, UNIT_SH4AL_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_VBR, UNIT_SH4AL_U_LOAD_GBR, UNIT_SH4AL_U_USE_GR, UNIT_SH4AL_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MACW, UNIT_SH4AL_U_MULTIPLY, UNIT_SH4AL_U_SET_MAC, UNIT_SH4AL_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_PR, UNIT_SH4AL_U_STS_PR, UNIT_SH4AL_U_LDS_PR, UNIT_SH4AL_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_VBR, UNIT_SH4AL_U_LOAD_GBR, UNIT_SH4AL_U_USE_GR, UNIT_SH4AL_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4AL_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOGIC_B, UNIT_SH4AL_U_JSR, UNIT_SH4AL_U_JMP, UNIT_SH4AL_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4AL_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MULSW, UNIT_SH4AL_U_MULL, UNIT_SH4AL_U_DMUL, UNIT_SH4AL_U_MACL$/;"	e	enum:unit_type
UNIT_SH4AL_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MACW, UNIT_SH4AL_U_MULTIPLY, UNIT_SH4AL_U_SET_MAC, UNIT_SH4AL_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4AL_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_FR, UNIT_SH4AL_U_MAYBE_FPU, UNIT_SH4AL_U_FPU, UNIT_SH4AL_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4AL_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_PR, UNIT_SH4AL_U_STS_PR, UNIT_SH4AL_U_LDS_PR, UNIT_SH4AL_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4AL_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MULSW, UNIT_SH4AL_U_MULL, UNIT_SH4AL_U_DMUL, UNIT_SH4AL_U_MACL$/;"	e	enum:unit_type
UNIT_SH4AL_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_EXEC, UNIT_SH4AL_U_OCB, UNIT_SH4AL_U_MULR_GR, UNIT_SH4AL_U_MULR$/;"	e	enum:unit_type
UNIT_SH4AL_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_EXEC, UNIT_SH4AL_U_OCB, UNIT_SH4AL_U_MULR_GR, UNIT_SH4AL_U_MULR$/;"	e	enum:unit_type
UNIT_SH4AL_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MULSW, UNIT_SH4AL_U_MULL, UNIT_SH4AL_U_DMUL, UNIT_SH4AL_U_MACL$/;"	e	enum:unit_type
UNIT_SH4AL_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MACW, UNIT_SH4AL_U_MULTIPLY, UNIT_SH4AL_U_SET_MAC, UNIT_SH4AL_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4AL_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH4A_U_EXEC, UNIT_SH4AL_U_OCB, UNIT_SH4AL_U_MULR_GR, UNIT_SH4AL_U_MULR$/;"	e	enum:unit_type
UNIT_SH4AL_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_USE_FPUL, UNIT_SH4AL_U_FLDS_FPUL, UNIT_SH4AL_U_LOAD_FPUL, UNIT_SH4AL_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4AL_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_MEMORY_ACCESS, UNIT_SH4AL_U_USE_FR, UNIT_SH4AL_U_SET_FR_0, UNIT_SH4AL_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4AL_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_MEMORY_ACCESS, UNIT_SH4AL_U_USE_FR, UNIT_SH4AL_U_SET_FR_0, UNIT_SH4AL_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4AL_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_MACW, UNIT_SH4AL_U_MULTIPLY, UNIT_SH4AL_U_SET_MAC, UNIT_SH4AL_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4AL_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LDC_GBR, UNIT_SH4AL_U_LDC_SR, UNIT_SH4AL_U_SET_SR_BIT, UNIT_SH4AL_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4AL_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_WRITE_BACK, UNIT_SH4AL_U_USE_MULTIPLY_RESULT, UNIT_SH4AL_U_SHIFT, UNIT_SH4AL_U_TAS$/;"	e	enum:unit_type
UNIT_SH4AL_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_STC_VBR, UNIT_SH4AL_U_LDCL_VBR, UNIT_SH4AL_U_LDCL, UNIT_SH4AL_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4AL_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_PR, UNIT_SH4AL_U_STS_PR, UNIT_SH4AL_U_LDS_PR, UNIT_SH4AL_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4AL_U_SX	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_SX, UNIT_SH4AL_U_EXEC, UNIT_SH5_U_FTRV, UNIT_SH5_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4AL_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_WRITE_BACK, UNIT_SH4AL_U_USE_MULTIPLY_RESULT, UNIT_SH4AL_U_SHIFT, UNIT_SH4AL_U_TAS$/;"	e	enum:unit_type
UNIT_SH4AL_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_FR, UNIT_SH4AL_U_MAYBE_FPU, UNIT_SH4AL_U_FPU, UNIT_SH4AL_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_LOAD_GR, UNIT_SH4AL_U_USE_FPSCR, UNIT_SH4AL_U_LDSL_FPSCR, UNIT_SH4AL_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_USE_FPUL, UNIT_SH4AL_U_FLDS_FPUL, UNIT_SH4AL_U_LOAD_FPUL, UNIT_SH4AL_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_FPU_MEMORY_ACCESS, UNIT_SH4AL_U_USE_FR, UNIT_SH4AL_U_SET_FR_0, UNIT_SH4AL_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LOAD_VBR, UNIT_SH4AL_U_LOAD_GBR, UNIT_SH4AL_U_USE_GR, UNIT_SH4AL_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_WRITE_BACK, UNIT_SH4AL_U_USE_MULTIPLY_RESULT, UNIT_SH4AL_U_SHIFT, UNIT_SH4AL_U_TAS$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_LDC_GBR, UNIT_SH4AL_U_LDC_SR, UNIT_SH4AL_U_SET_SR_BIT, UNIT_SH4AL_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4AL_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_STC_VBR, UNIT_SH4AL_U_LDCL_VBR, UNIT_SH4AL_U_LDCL, UNIT_SH4AL_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4AL_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_WRITE_BACK, UNIT_SH4AL_U_USE_MULTIPLY_RESULT, UNIT_SH4AL_U_SHIFT, UNIT_SH4AL_U_TAS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOGIC_B, UNIT_SH4A_NOFPU_U_JSR, UNIT_SH4A_NOFPU_U_JMP, UNIT_SH4A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MULSW, UNIT_SH4A_NOFPU_U_MULL, UNIT_SH4A_NOFPU_U_DMUL, UNIT_SH4A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_SX, UNIT_SH4A_NOFPU_U_EXEC, UNIT_SH4A_U_FTRV, UNIT_SH4A_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FCNV, UNIT_SH4A_NOFPU_U_FCMP, UNIT_SH4A_NOFPU_U_FSQRT, UNIT_SH4A_NOFPU_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FCNV, UNIT_SH4A_NOFPU_U_FCMP, UNIT_SH4A_NOFPU_U_FSQRT, UNIT_SH4A_NOFPU_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FCNV, UNIT_SH4A_NOFPU_U_FCMP, UNIT_SH4A_NOFPU_U_FSQRT, UNIT_SH4A_NOFPU_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_USE_FPUL, UNIT_SH4A_NOFPU_U_FLDS_FPUL, UNIT_SH4A_NOFPU_U_LOAD_FPUL, UNIT_SH4A_NOFPU_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_FR, UNIT_SH4A_NOFPU_U_MAYBE_FPU, UNIT_SH4A_NOFPU_U_FPU, UNIT_SH4A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_LOAD_GR, UNIT_SH4A_NOFPU_U_USE_FPSCR, UNIT_SH4A_NOFPU_U_LDSL_FPSCR, UNIT_SH4A_NOFPU_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_MEMORY_ACCESS, UNIT_SH4A_NOFPU_U_USE_FR, UNIT_SH4A_NOFPU_U_SET_FR_0, UNIT_SH4A_NOFPU_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FCNV, UNIT_SH4A_NOFPU_U_FCMP, UNIT_SH4A_NOFPU_U_FSQRT, UNIT_SH4A_NOFPU_U_FDIV$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOGIC_B, UNIT_SH4A_NOFPU_U_JSR, UNIT_SH4A_NOFPU_U_JMP, UNIT_SH4A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOGIC_B, UNIT_SH4A_NOFPU_U_JSR, UNIT_SH4A_NOFPU_U_JMP, UNIT_SH4A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_STC_VBR, UNIT_SH4A_NOFPU_U_LDCL_VBR, UNIT_SH4A_NOFPU_U_LDCL, UNIT_SH4A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_STC_VBR, UNIT_SH4A_NOFPU_U_LDCL_VBR, UNIT_SH4A_NOFPU_U_LDCL, UNIT_SH4A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LDC_GBR, UNIT_SH4A_NOFPU_U_LDC_SR, UNIT_SH4A_NOFPU_U_SET_SR_BIT, UNIT_SH4A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LDC_GBR, UNIT_SH4A_NOFPU_U_LDC_SR, UNIT_SH4A_NOFPU_U_SET_SR_BIT, UNIT_SH4A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_LOAD_GR, UNIT_SH4A_NOFPU_U_USE_FPSCR, UNIT_SH4A_NOFPU_U_LDSL_FPSCR, UNIT_SH4A_NOFPU_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_LOAD_GR, UNIT_SH4A_NOFPU_U_USE_FPSCR, UNIT_SH4A_NOFPU_U_LDSL_FPSCR, UNIT_SH4A_NOFPU_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_PR, UNIT_SH4A_NOFPU_U_STS_PR, UNIT_SH4A_NOFPU_U_LDS_PR, UNIT_SH4A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_USE_FPUL, UNIT_SH4A_NOFPU_U_FLDS_FPUL, UNIT_SH4A_NOFPU_U_LOAD_FPUL, UNIT_SH4A_NOFPU_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_FR, UNIT_SH4A_NOFPU_U_MAYBE_FPU, UNIT_SH4A_NOFPU_U_FPU, UNIT_SH4A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_VBR, UNIT_SH4A_NOFPU_U_LOAD_GBR, UNIT_SH4A_NOFPU_U_USE_GR, UNIT_SH4A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_VBR, UNIT_SH4A_NOFPU_U_LOAD_GBR, UNIT_SH4A_NOFPU_U_USE_GR, UNIT_SH4A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MACW, UNIT_SH4A_NOFPU_U_MULTIPLY, UNIT_SH4A_NOFPU_U_SET_MAC, UNIT_SH4A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_PR, UNIT_SH4A_NOFPU_U_STS_PR, UNIT_SH4A_NOFPU_U_LDS_PR, UNIT_SH4A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_VBR, UNIT_SH4A_NOFPU_U_LOAD_GBR, UNIT_SH4A_NOFPU_U_USE_GR, UNIT_SH4A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOGIC_B, UNIT_SH4A_NOFPU_U_JSR, UNIT_SH4A_NOFPU_U_JMP, UNIT_SH4A_NOFPU_U_BRANCH$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MULSW, UNIT_SH4A_NOFPU_U_MULL, UNIT_SH4A_NOFPU_U_DMUL, UNIT_SH4A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MACW, UNIT_SH4A_NOFPU_U_MULTIPLY, UNIT_SH4A_NOFPU_U_SET_MAC, UNIT_SH4A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_FR, UNIT_SH4A_NOFPU_U_MAYBE_FPU, UNIT_SH4A_NOFPU_U_FPU, UNIT_SH4A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_PR, UNIT_SH4A_NOFPU_U_STS_PR, UNIT_SH4A_NOFPU_U_LDS_PR, UNIT_SH4A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MULSW, UNIT_SH4A_NOFPU_U_MULL, UNIT_SH4A_NOFPU_U_DMUL, UNIT_SH4A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH4_U_EXEC, UNIT_SH4A_NOFPU_U_OCB, UNIT_SH4A_NOFPU_U_MULR_GR, UNIT_SH4A_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH4_U_EXEC, UNIT_SH4A_NOFPU_U_OCB, UNIT_SH4A_NOFPU_U_MULR_GR, UNIT_SH4A_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MULSW, UNIT_SH4A_NOFPU_U_MULL, UNIT_SH4A_NOFPU_U_DMUL, UNIT_SH4A_NOFPU_U_MACL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MACW, UNIT_SH4A_NOFPU_U_MULTIPLY, UNIT_SH4A_NOFPU_U_SET_MAC, UNIT_SH4A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH4_U_EXEC, UNIT_SH4A_NOFPU_U_OCB, UNIT_SH4A_NOFPU_U_MULR_GR, UNIT_SH4A_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_USE_FPUL, UNIT_SH4A_NOFPU_U_FLDS_FPUL, UNIT_SH4A_NOFPU_U_LOAD_FPUL, UNIT_SH4A_NOFPU_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_MEMORY_ACCESS, UNIT_SH4A_NOFPU_U_USE_FR, UNIT_SH4A_NOFPU_U_SET_FR_0, UNIT_SH4A_NOFPU_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_MEMORY_ACCESS, UNIT_SH4A_NOFPU_U_USE_FR, UNIT_SH4A_NOFPU_U_SET_FR_0, UNIT_SH4A_NOFPU_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_MACW, UNIT_SH4A_NOFPU_U_MULTIPLY, UNIT_SH4A_NOFPU_U_SET_MAC, UNIT_SH4A_NOFPU_U_LOAD_MAC$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LDC_GBR, UNIT_SH4A_NOFPU_U_LDC_SR, UNIT_SH4A_NOFPU_U_SET_SR_BIT, UNIT_SH4A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_WRITE_BACK, UNIT_SH4A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4A_NOFPU_U_SHIFT, UNIT_SH4A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_STC_VBR, UNIT_SH4A_NOFPU_U_LDCL_VBR, UNIT_SH4A_NOFPU_U_LDCL, UNIT_SH4A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_PR, UNIT_SH4A_NOFPU_U_STS_PR, UNIT_SH4A_NOFPU_U_LDS_PR, UNIT_SH4A_NOFPU_U_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_SX	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_SX, UNIT_SH4A_NOFPU_U_EXEC, UNIT_SH4A_U_FTRV, UNIT_SH4A_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_WRITE_BACK, UNIT_SH4A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4A_NOFPU_U_SHIFT, UNIT_SH4A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_FR, UNIT_SH4A_NOFPU_U_MAYBE_FPU, UNIT_SH4A_NOFPU_U_FPU, UNIT_SH4A_NOFPU_U_TRAP$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_LOAD_GR, UNIT_SH4A_NOFPU_U_USE_FPSCR, UNIT_SH4A_NOFPU_U_LDSL_FPSCR, UNIT_SH4A_NOFPU_U_LDS_FPSCR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_USE_FPUL, UNIT_SH4A_NOFPU_U_FLDS_FPUL, UNIT_SH4A_NOFPU_U_LOAD_FPUL, UNIT_SH4A_NOFPU_U_SET_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_FPU_MEMORY_ACCESS, UNIT_SH4A_NOFPU_U_USE_FR, UNIT_SH4A_NOFPU_U_SET_FR_0, UNIT_SH4A_NOFPU_U_SET_FR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LOAD_VBR, UNIT_SH4A_NOFPU_U_LOAD_GBR, UNIT_SH4A_NOFPU_U_USE_GR, UNIT_SH4A_NOFPU_U_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_WRITE_BACK, UNIT_SH4A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4A_NOFPU_U_SHIFT, UNIT_SH4A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_LDC_GBR, UNIT_SH4A_NOFPU_U_LDC_SR, UNIT_SH4A_NOFPU_U_SET_SR_BIT, UNIT_SH4A_NOFPU_U_USE_PR$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_STC_VBR, UNIT_SH4A_NOFPU_U_LDCL_VBR, UNIT_SH4A_NOFPU_U_LDCL, UNIT_SH4A_NOFPU_U_USE_TBIT$/;"	e	enum:unit_type
UNIT_SH4A_NOFPU_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_WRITE_BACK, UNIT_SH4A_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4A_NOFPU_U_SHIFT, UNIT_SH4A_NOFPU_U_TAS$/;"	e	enum:unit_type
UNIT_SH4A_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH4A_U_JSR, UNIT_SH4A_U_JMP, UNIT_SH4A_U_BRANCH, UNIT_SH4A_U_SX$/;"	e	enum:unit_type
UNIT_SH4A_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULL, UNIT_SH4A_U_DMUL, UNIT_SH4A_U_MACL, UNIT_SH4A_U_MACW$/;"	e	enum:unit_type
UNIT_SH4A_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH4A_U_EXEC, UNIT_SH4AL_U_OCB, UNIT_SH4AL_U_MULR_GR, UNIT_SH4AL_U_MULR$/;"	e	enum:unit_type
UNIT_SH4A_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FCMP, UNIT_SH4A_U_FSQRT, UNIT_SH4A_U_FDIV, UNIT_SH4A_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH4A_U_OCB, UNIT_SH4A_U_MULR_GR, UNIT_SH4A_U_MULR, UNIT_SH4A_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4A_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FCMP, UNIT_SH4A_U_FSQRT, UNIT_SH4A_U_FDIV, UNIT_SH4A_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_U_FIPR	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_SX, UNIT_SH4A_NOFPU_U_EXEC, UNIT_SH4A_U_FTRV, UNIT_SH4A_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4A_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FLDS_FPUL, UNIT_SH4A_U_LOAD_FPUL, UNIT_SH4A_U_SET_FPUL, UNIT_SH4A_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MAYBE_FPU, UNIT_SH4A_U_FPU, UNIT_SH4A_U_TRAP, UNIT_SH4A_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4A_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FCMP, UNIT_SH4A_U_FSQRT, UNIT_SH4A_U_FDIV, UNIT_SH4A_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FLDS_FPUL, UNIT_SH4A_U_LOAD_FPUL, UNIT_SH4A_U_SET_FPUL, UNIT_SH4A_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FCMP, UNIT_SH4A_U_FSQRT, UNIT_SH4A_U_FDIV, UNIT_SH4A_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4A_U_FTRV	sim/sh64/arch.h	/^ , UNIT_SH4A_NOFPU_U_SX, UNIT_SH4A_NOFPU_U_EXEC, UNIT_SH4A_U_FTRV, UNIT_SH4A_U_FIPR$/;"	e	enum:unit_type
UNIT_SH4A_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH4A_U_JSR, UNIT_SH4A_U_JMP, UNIT_SH4A_U_BRANCH, UNIT_SH4A_U_SX$/;"	e	enum:unit_type
UNIT_SH4A_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_JSR, UNIT_SH4A_U_JMP, UNIT_SH4A_U_BRANCH, UNIT_SH4A_U_SX$/;"	e	enum:unit_type
UNIT_SH4A_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDCL_VBR, UNIT_SH4A_U_LDCL, UNIT_SH4A_U_USE_TBIT, UNIT_SH4A_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDCL_VBR, UNIT_SH4A_U_LDCL, UNIT_SH4A_U_USE_TBIT, UNIT_SH4A_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDCL_VBR, UNIT_SH4A_U_LDCL, UNIT_SH4A_U_USE_TBIT, UNIT_SH4A_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDC_SR, UNIT_SH4A_U_SET_SR_BIT, UNIT_SH4A_U_USE_PR, UNIT_SH4A_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4A_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FPSCR, UNIT_SH4A_U_LDSL_FPSCR, UNIT_SH4A_U_LDS_FPSCR, UNIT_SH4A_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FPSCR, UNIT_SH4A_U_LDSL_FPSCR, UNIT_SH4A_U_LDS_FPSCR, UNIT_SH4A_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_STS_PR, UNIT_SH4A_U_LDS_PR, UNIT_SH4A_U_MEMORY_ACCESS, UNIT_SH4A_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FLDS_FPUL, UNIT_SH4A_U_LOAD_FPUL, UNIT_SH4A_U_SET_FPUL, UNIT_SH4A_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FR, UNIT_SH4A_U_SET_FR_0, UNIT_SH4A_U_SET_FR, UNIT_SH4A_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LOAD_GBR, UNIT_SH4A_U_USE_GR, UNIT_SH4A_U_LOAD_GR, UNIT_SH4A_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LOAD_GBR, UNIT_SH4A_U_USE_GR, UNIT_SH4A_U_LOAD_GR, UNIT_SH4A_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULTIPLY, UNIT_SH4A_U_SET_MAC, UNIT_SH4A_U_LOAD_MAC, UNIT_SH4A_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDC_SR, UNIT_SH4A_U_SET_SR_BIT, UNIT_SH4A_U_USE_PR, UNIT_SH4A_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULTIPLY, UNIT_SH4A_U_SET_MAC, UNIT_SH4A_U_LOAD_MAC, UNIT_SH4A_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH4A_U_STS_PR, UNIT_SH4A_U_LDS_PR, UNIT_SH4A_U_MEMORY_ACCESS, UNIT_SH4A_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4A_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULL, UNIT_SH4A_U_DMUL, UNIT_SH4A_U_MACL, UNIT_SH4A_U_MACW$/;"	e	enum:unit_type
UNIT_SH4A_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULL, UNIT_SH4A_U_DMUL, UNIT_SH4A_U_MACL, UNIT_SH4A_U_MACW$/;"	e	enum:unit_type
UNIT_SH4A_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MAYBE_FPU, UNIT_SH4A_U_FPU, UNIT_SH4A_U_TRAP, UNIT_SH4A_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4A_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4A_U_STS_PR, UNIT_SH4A_U_LDS_PR, UNIT_SH4A_U_MEMORY_ACCESS, UNIT_SH4A_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4A_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULL, UNIT_SH4A_U_DMUL, UNIT_SH4A_U_MACL, UNIT_SH4A_U_MACW$/;"	e	enum:unit_type
UNIT_SH4A_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_OCB, UNIT_SH4A_U_MULR_GR, UNIT_SH4A_U_MULR, UNIT_SH4A_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4A_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_OCB, UNIT_SH4A_U_MULR_GR, UNIT_SH4A_U_MULR, UNIT_SH4A_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4A_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_MULTIPLY_RESULT, UNIT_SH4A_U_SHIFT, UNIT_SH4A_U_TAS, UNIT_SH4A_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4A_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULTIPLY, UNIT_SH4A_U_SET_MAC, UNIT_SH4A_U_LOAD_MAC, UNIT_SH4A_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH4A_U_OCB, UNIT_SH4A_U_MULR_GR, UNIT_SH4A_U_MULR, UNIT_SH4A_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4A_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_FLDS_FPUL, UNIT_SH4A_U_LOAD_FPUL, UNIT_SH4A_U_SET_FPUL, UNIT_SH4A_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4A_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FR, UNIT_SH4A_U_SET_FR_0, UNIT_SH4A_U_SET_FR, UNIT_SH4A_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4A_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FR, UNIT_SH4A_U_SET_FR_0, UNIT_SH4A_U_SET_FR, UNIT_SH4A_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4A_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MULTIPLY, UNIT_SH4A_U_SET_MAC, UNIT_SH4A_U_LOAD_MAC, UNIT_SH4A_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDC_SR, UNIT_SH4A_U_SET_SR_BIT, UNIT_SH4A_U_USE_PR, UNIT_SH4A_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4A_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_MULTIPLY_RESULT, UNIT_SH4A_U_SHIFT, UNIT_SH4A_U_TAS, UNIT_SH4A_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4A_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LOAD_GBR, UNIT_SH4A_U_USE_GR, UNIT_SH4A_U_LOAD_GR, UNIT_SH4A_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_STS_PR, UNIT_SH4A_U_LDS_PR, UNIT_SH4A_U_MEMORY_ACCESS, UNIT_SH4A_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4A_U_SX	sim/sh64/arch.h	/^ , UNIT_SH4A_U_JSR, UNIT_SH4A_U_JMP, UNIT_SH4A_U_BRANCH, UNIT_SH4A_U_SX$/;"	e	enum:unit_type
UNIT_SH4A_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_MULTIPLY_RESULT, UNIT_SH4A_U_SHIFT, UNIT_SH4A_U_TAS, UNIT_SH4A_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4A_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MAYBE_FPU, UNIT_SH4A_U_FPU, UNIT_SH4A_U_TRAP, UNIT_SH4A_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FPSCR, UNIT_SH4A_U_LDSL_FPSCR, UNIT_SH4A_U_LDS_FPSCR, UNIT_SH4A_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FPSCR, UNIT_SH4A_U_LDSL_FPSCR, UNIT_SH4A_U_LDS_FPSCR, UNIT_SH4A_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_FR, UNIT_SH4A_U_SET_FR_0, UNIT_SH4A_U_SET_FR, UNIT_SH4A_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LOAD_GBR, UNIT_SH4A_U_USE_GR, UNIT_SH4A_U_LOAD_GR, UNIT_SH4A_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH4A_U_USE_MULTIPLY_RESULT, UNIT_SH4A_U_SHIFT, UNIT_SH4A_U_TAS, UNIT_SH4A_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDC_SR, UNIT_SH4A_U_SET_SR_BIT, UNIT_SH4A_U_USE_PR, UNIT_SH4A_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4A_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH4A_U_LDCL_VBR, UNIT_SH4A_U_LDCL, UNIT_SH4A_U_USE_TBIT, UNIT_SH4A_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4A_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH4A_U_MAYBE_FPU, UNIT_SH4A_U_FPU, UNIT_SH4A_U_TRAP, UNIT_SH4A_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_BRANCH, UNIT_SH4_NOFPU_U_SX, UNIT_SH4_NOFPU_U_EXEC, UNIT_SH4_U_FTRV$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TAS, UNIT_SH4_NOFPU_U_MULSW, UNIT_SH4_NOFPU_U_MULL, UNIT_SH4_NOFPU_U_DMUL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_BRANCH, UNIT_SH4_NOFPU_U_SX, UNIT_SH4_NOFPU_U_EXEC, UNIT_SH4_U_FTRV$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MEMORY_ACCESS, UNIT_SH4_NOFPU_U_LOGIC_B, UNIT_SH4_NOFPU_U_JSR, UNIT_SH4_NOFPU_U_JMP$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MEMORY_ACCESS, UNIT_SH4_NOFPU_U_LOGIC_B, UNIT_SH4_NOFPU_U_JSR, UNIT_SH4_NOFPU_U_JMP$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_GR, UNIT_SH4_NOFPU_U_STC_VBR, UNIT_SH4_NOFPU_U_LDCL_VBR, UNIT_SH4_NOFPU_U_LDCL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_GR, UNIT_SH4_NOFPU_U_STC_VBR, UNIT_SH4_NOFPU_U_LDCL_VBR, UNIT_SH4_NOFPU_U_LDCL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_TBIT, UNIT_SH4_NOFPU_U_LDC_GBR, UNIT_SH4_NOFPU_U_LDC_SR, UNIT_SH4_NOFPU_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_TBIT, UNIT_SH4_NOFPU_U_LDC_GBR, UNIT_SH4_NOFPU_U_LDC_SR, UNIT_SH4_NOFPU_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_PR, UNIT_SH4_NOFPU_U_LOAD_PR, UNIT_SH4_NOFPU_U_STS_PR, UNIT_SH4_NOFPU_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_MAC, UNIT_SH4_NOFPU_U_LOAD_VBR, UNIT_SH4_NOFPU_U_LOAD_GBR, UNIT_SH4_NOFPU_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_GR, UNIT_SH4_NOFPU_U_STC_VBR, UNIT_SH4_NOFPU_U_LDCL_VBR, UNIT_SH4_NOFPU_U_LDCL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_MAC, UNIT_SH4_NOFPU_U_LOAD_VBR, UNIT_SH4_NOFPU_U_LOAD_GBR, UNIT_SH4_NOFPU_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_PR, UNIT_SH4_NOFPU_U_LOAD_PR, UNIT_SH4_NOFPU_U_STS_PR, UNIT_SH4_NOFPU_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_MAC, UNIT_SH4_NOFPU_U_LOAD_VBR, UNIT_SH4_NOFPU_U_LOAD_GBR, UNIT_SH4_NOFPU_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MEMORY_ACCESS, UNIT_SH4_NOFPU_U_LOGIC_B, UNIT_SH4_NOFPU_U_JSR, UNIT_SH4_NOFPU_U_JMP$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MACL, UNIT_SH4_NOFPU_U_MACW, UNIT_SH4_NOFPU_U_MULTIPLY, UNIT_SH4_NOFPU_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MACL, UNIT_SH4_NOFPU_U_MACW, UNIT_SH4_NOFPU_U_MULTIPLY, UNIT_SH4_NOFPU_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MEMORY_ACCESS, UNIT_SH4_NOFPU_U_LOGIC_B, UNIT_SH4_NOFPU_U_JSR, UNIT_SH4_NOFPU_U_JMP$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TAS, UNIT_SH4_NOFPU_U_MULSW, UNIT_SH4_NOFPU_U_MULL, UNIT_SH4_NOFPU_U_DMUL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_EXEC, UNIT_SH4_NOFPU_U_OCB, UNIT_SH4_NOFPU_U_MULR_GR, UNIT_SH4_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_EXEC, UNIT_SH4_NOFPU_U_OCB, UNIT_SH4_NOFPU_U_MULR_GR, UNIT_SH4_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TAS, UNIT_SH4_NOFPU_U_MULSW, UNIT_SH4_NOFPU_U_MULL, UNIT_SH4_NOFPU_U_DMUL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MACL, UNIT_SH4_NOFPU_U_MACW, UNIT_SH4_NOFPU_U_MULTIPLY, UNIT_SH4_NOFPU_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH2A_FPU_U_EXEC, UNIT_SH4_NOFPU_U_OCB, UNIT_SH4_NOFPU_U_MULR_GR, UNIT_SH4_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_MACL, UNIT_SH4_NOFPU_U_MACW, UNIT_SH4_NOFPU_U_MULTIPLY, UNIT_SH4_NOFPU_U_SET_MAC$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_TBIT, UNIT_SH4_NOFPU_U_LDC_GBR, UNIT_SH4_NOFPU_U_LDC_SR, UNIT_SH4_NOFPU_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TRAP, UNIT_SH4_NOFPU_U_WRITE_BACK, UNIT_SH4_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4_NOFPU_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_GR, UNIT_SH4_NOFPU_U_STC_VBR, UNIT_SH4_NOFPU_U_LDCL_VBR, UNIT_SH4_NOFPU_U_LDCL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_PR, UNIT_SH4_NOFPU_U_LOAD_PR, UNIT_SH4_NOFPU_U_STS_PR, UNIT_SH4_NOFPU_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_SX	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_BRANCH, UNIT_SH4_NOFPU_U_SX, UNIT_SH4_NOFPU_U_EXEC, UNIT_SH4_U_FTRV$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TAS, UNIT_SH4_NOFPU_U_MULSW, UNIT_SH4_NOFPU_U_MULL, UNIT_SH4_NOFPU_U_DMUL$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TRAP, UNIT_SH4_NOFPU_U_WRITE_BACK, UNIT_SH4_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4_NOFPU_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_LOAD_MAC, UNIT_SH4_NOFPU_U_LOAD_VBR, UNIT_SH4_NOFPU_U_LOAD_GBR, UNIT_SH4_NOFPU_U_USE_GR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TRAP, UNIT_SH4_NOFPU_U_WRITE_BACK, UNIT_SH4_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4_NOFPU_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_PR, UNIT_SH4_NOFPU_U_LOAD_PR, UNIT_SH4_NOFPU_U_STS_PR, UNIT_SH4_NOFPU_U_LDS_PR$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_USE_TBIT, UNIT_SH4_NOFPU_U_LDC_GBR, UNIT_SH4_NOFPU_U_LDC_SR, UNIT_SH4_NOFPU_U_SET_SR_BIT$/;"	e	enum:unit_type
UNIT_SH4_NOFPU_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_TRAP, UNIT_SH4_NOFPU_U_WRITE_BACK, UNIT_SH4_NOFPU_U_USE_MULTIPLY_RESULT, UNIT_SH4_NOFPU_U_SHIFT$/;"	e	enum:unit_type
UNIT_SH4_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH4_U_JSR, UNIT_SH4_U_JMP, UNIT_SH4_U_BRANCH, UNIT_SH4_U_SX$/;"	e	enum:unit_type
UNIT_SH4_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULL, UNIT_SH4_U_DMUL, UNIT_SH4_U_MACL, UNIT_SH4_U_MACW$/;"	e	enum:unit_type
UNIT_SH4_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH4_U_EXEC, UNIT_SH4A_NOFPU_U_OCB, UNIT_SH4A_NOFPU_U_MULR_GR, UNIT_SH4A_NOFPU_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH4_U_FCMP, UNIT_SH4_U_FSQRT, UNIT_SH4_U_FDIV, UNIT_SH4_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_DR, UNIT_SH4_U_LOAD_DR, UNIT_SH4_U_SET_DR, UNIT_SH4_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH4_U_FCMP, UNIT_SH4_U_FSQRT, UNIT_SH4_U_FDIV, UNIT_SH4_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4_U_FIPR	sim/sh64/arch.h	/^ , UNIT_SH4_U_FIPR, UNIT_SH4_U_OCB, UNIT_SH4_U_MULR_GR, UNIT_SH4_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4_U_FLDS_FPUL, UNIT_SH4_U_LOAD_FPUL, UNIT_SH4_U_SET_FPUL, UNIT_SH4_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH4_U_MAYBE_FPU, UNIT_SH4_U_FPU, UNIT_SH4_U_TRAP, UNIT_SH4_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4_U_FCMP, UNIT_SH4_U_FSQRT, UNIT_SH4_U_FDIV, UNIT_SH4_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4_U_FLDS_FPUL, UNIT_SH4_U_LOAD_FPUL, UNIT_SH4_U_SET_FPUL, UNIT_SH4_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH4_U_FCMP, UNIT_SH4_U_FSQRT, UNIT_SH4_U_FDIV, UNIT_SH4_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH4_U_FTRV	sim/sh64/arch.h	/^ , UNIT_SH4_NOFPU_U_BRANCH, UNIT_SH4_NOFPU_U_SX, UNIT_SH4_NOFPU_U_EXEC, UNIT_SH4_U_FTRV$/;"	e	enum:unit_type
UNIT_SH4_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH4_U_JSR, UNIT_SH4_U_JMP, UNIT_SH4_U_BRANCH, UNIT_SH4_U_SX$/;"	e	enum:unit_type
UNIT_SH4_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH4_U_JSR, UNIT_SH4_U_JMP, UNIT_SH4_U_BRANCH, UNIT_SH4_U_SX$/;"	e	enum:unit_type
UNIT_SH4_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDCL_VBR, UNIT_SH4_U_LDCL, UNIT_SH4_U_USE_TBIT, UNIT_SH4_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDCL_VBR, UNIT_SH4_U_LDCL, UNIT_SH4_U_USE_TBIT, UNIT_SH4_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDCL_VBR, UNIT_SH4_U_LDCL, UNIT_SH4_U_USE_TBIT, UNIT_SH4_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDC_SR, UNIT_SH4_U_SET_SR_BIT, UNIT_SH4_U_USE_PR, UNIT_SH4_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FPSCR, UNIT_SH4_U_LDSL_FPSCR, UNIT_SH4_U_LDS_FPSCR, UNIT_SH4_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FPSCR, UNIT_SH4_U_LDSL_FPSCR, UNIT_SH4_U_LDS_FPSCR, UNIT_SH4_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH4_U_STS_PR, UNIT_SH4_U_LDS_PR, UNIT_SH4_U_MEMORY_ACCESS, UNIT_SH4_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_DR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_DR, UNIT_SH4_U_LOAD_DR, UNIT_SH4_U_SET_DR, UNIT_SH4_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4_U_FLDS_FPUL, UNIT_SH4_U_LOAD_FPUL, UNIT_SH4_U_SET_FPUL, UNIT_SH4_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FR, UNIT_SH4_U_SET_FR_0, UNIT_SH4_U_SET_FR, UNIT_SH4_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LOAD_GBR, UNIT_SH4_U_USE_GR, UNIT_SH4_U_LOAD_GR, UNIT_SH4_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LOAD_GBR, UNIT_SH4_U_USE_GR, UNIT_SH4_U_LOAD_GR, UNIT_SH4_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULTIPLY, UNIT_SH4_U_SET_MAC, UNIT_SH4_U_LOAD_MAC, UNIT_SH4_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDC_SR, UNIT_SH4_U_SET_SR_BIT, UNIT_SH4_U_USE_PR, UNIT_SH4_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULTIPLY, UNIT_SH4_U_SET_MAC, UNIT_SH4_U_LOAD_MAC, UNIT_SH4_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH4_U_STS_PR, UNIT_SH4_U_LDS_PR, UNIT_SH4_U_MEMORY_ACCESS, UNIT_SH4_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULL, UNIT_SH4_U_DMUL, UNIT_SH4_U_MACL, UNIT_SH4_U_MACW$/;"	e	enum:unit_type
UNIT_SH4_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULL, UNIT_SH4_U_DMUL, UNIT_SH4_U_MACL, UNIT_SH4_U_MACW$/;"	e	enum:unit_type
UNIT_SH4_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH4_U_MAYBE_FPU, UNIT_SH4_U_FPU, UNIT_SH4_U_TRAP, UNIT_SH4_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH4_U_STS_PR, UNIT_SH4_U_LDS_PR, UNIT_SH4_U_MEMORY_ACCESS, UNIT_SH4_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULL, UNIT_SH4_U_DMUL, UNIT_SH4_U_MACL, UNIT_SH4_U_MACW$/;"	e	enum:unit_type
UNIT_SH4_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH4_U_FIPR, UNIT_SH4_U_OCB, UNIT_SH4_U_MULR_GR, UNIT_SH4_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH4_U_FIPR, UNIT_SH4_U_OCB, UNIT_SH4_U_MULR_GR, UNIT_SH4_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_MULTIPLY_RESULT, UNIT_SH4_U_SHIFT, UNIT_SH4_U_TAS, UNIT_SH4_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULTIPLY, UNIT_SH4_U_SET_MAC, UNIT_SH4_U_LOAD_MAC, UNIT_SH4_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH4_U_FIPR, UNIT_SH4_U_OCB, UNIT_SH4_U_MULR_GR, UNIT_SH4_U_MULR$/;"	e	enum:unit_type
UNIT_SH4_U_SET_DR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_DR, UNIT_SH4_U_LOAD_DR, UNIT_SH4_U_SET_DR, UNIT_SH4_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4_U_FLDS_FPUL, UNIT_SH4_U_LOAD_FPUL, UNIT_SH4_U_SET_FPUL, UNIT_SH4_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH4_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FR, UNIT_SH4_U_SET_FR_0, UNIT_SH4_U_SET_FR, UNIT_SH4_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FR, UNIT_SH4_U_SET_FR_0, UNIT_SH4_U_SET_FR, UNIT_SH4_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH4_U_MULTIPLY, UNIT_SH4_U_SET_MAC, UNIT_SH4_U_LOAD_MAC, UNIT_SH4_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDC_SR, UNIT_SH4_U_SET_SR_BIT, UNIT_SH4_U_USE_PR, UNIT_SH4_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_MULTIPLY_RESULT, UNIT_SH4_U_SHIFT, UNIT_SH4_U_TAS, UNIT_SH4_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LOAD_GBR, UNIT_SH4_U_USE_GR, UNIT_SH4_U_LOAD_GR, UNIT_SH4_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH4_U_STS_PR, UNIT_SH4_U_LDS_PR, UNIT_SH4_U_MEMORY_ACCESS, UNIT_SH4_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH4_U_SX	sim/sh64/arch.h	/^ , UNIT_SH4_U_JSR, UNIT_SH4_U_JMP, UNIT_SH4_U_BRANCH, UNIT_SH4_U_SX$/;"	e	enum:unit_type
UNIT_SH4_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_MULTIPLY_RESULT, UNIT_SH4_U_SHIFT, UNIT_SH4_U_TAS, UNIT_SH4_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH4_U_MAYBE_FPU, UNIT_SH4_U_FPU, UNIT_SH4_U_TRAP, UNIT_SH4_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH4_U_USE_DR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_DR, UNIT_SH4_U_LOAD_DR, UNIT_SH4_U_SET_DR, UNIT_SH4_U_FCNV$/;"	e	enum:unit_type
UNIT_SH4_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FPSCR, UNIT_SH4_U_LDSL_FPSCR, UNIT_SH4_U_LDS_FPSCR, UNIT_SH4_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FPSCR, UNIT_SH4_U_LDSL_FPSCR, UNIT_SH4_U_LDS_FPSCR, UNIT_SH4_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH4_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_FR, UNIT_SH4_U_SET_FR_0, UNIT_SH4_U_SET_FR, UNIT_SH4_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH4_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LOAD_GBR, UNIT_SH4_U_USE_GR, UNIT_SH4_U_LOAD_GR, UNIT_SH4_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH4_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH4_U_USE_MULTIPLY_RESULT, UNIT_SH4_U_SHIFT, UNIT_SH4_U_TAS, UNIT_SH4_U_MULSW$/;"	e	enum:unit_type
UNIT_SH4_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDC_SR, UNIT_SH4_U_SET_SR_BIT, UNIT_SH4_U_USE_PR, UNIT_SH4_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH4_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH4_U_LDCL_VBR, UNIT_SH4_U_LDCL, UNIT_SH4_U_USE_TBIT, UNIT_SH4_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH4_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH4_U_MAYBE_FPU, UNIT_SH4_U_FPU, UNIT_SH4_U_TRAP, UNIT_SH4_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_BLINK	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FSQRTD, UNIT_SH5_MEDIA_U_FDIVD, UNIT_SH5_MEDIA_U_COND_BRANCH, UNIT_SH5_MEDIA_U_BLINK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_JSR, UNIT_SH5_MEDIA_U_JMP, UNIT_SH5_MEDIA_U_BRANCH, UNIT_SH5_MEDIA_U_SX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_COND_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FSQRTD, UNIT_SH5_MEDIA_U_FDIVD, UNIT_SH5_MEDIA_U_COND_BRANCH, UNIT_SH5_MEDIA_U_BLINK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULL, UNIT_SH5_MEDIA_U_DMUL, UNIT_SH5_MEDIA_U_MACL, UNIT_SH5_MEDIA_U_MACW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_EXEC, UNIT_SH2_U_TRAP, UNIT_SH2_U_WRITE_BACK, UNIT_SH2_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FCMP, UNIT_SH5_MEDIA_U_FSQRT, UNIT_SH5_MEDIA_U_FDIV, UNIT_SH5_MEDIA_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_DR, UNIT_SH5_MEDIA_U_LOAD_DR, UNIT_SH5_MEDIA_U_SET_DR, UNIT_SH5_MEDIA_U_FCNV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FCMP, UNIT_SH5_MEDIA_U_FSQRT, UNIT_SH5_MEDIA_U_FDIV, UNIT_SH5_MEDIA_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FDIVD	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FSQRTD, UNIT_SH5_MEDIA_U_FDIVD, UNIT_SH5_MEDIA_U_COND_BRANCH, UNIT_SH5_MEDIA_U_BLINK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FIPR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FIPR, UNIT_SH5_MEDIA_U_OCB, UNIT_SH5_MEDIA_U_MULR_GR, UNIT_SH5_MEDIA_U_MULR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FLDS_FPUL, UNIT_SH5_MEDIA_U_LOAD_FPUL, UNIT_SH5_MEDIA_U_SET_FPUL, UNIT_SH5_MEDIA_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MAYBE_FPU, UNIT_SH5_MEDIA_U_FPU, UNIT_SH5_MEDIA_U_TRAP, UNIT_SH5_MEDIA_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FCMP, UNIT_SH5_MEDIA_U_FSQRT, UNIT_SH5_MEDIA_U_FDIV, UNIT_SH5_MEDIA_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FLDS_FPUL, UNIT_SH5_MEDIA_U_LOAD_FPUL, UNIT_SH5_MEDIA_U_SET_FPUL, UNIT_SH5_MEDIA_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FCMP, UNIT_SH5_MEDIA_U_FSQRT, UNIT_SH5_MEDIA_U_FDIV, UNIT_SH5_MEDIA_U_FPU_LOAD_GR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FSQRTD	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FSQRTD, UNIT_SH5_MEDIA_U_FDIVD, UNIT_SH5_MEDIA_U_COND_BRANCH, UNIT_SH5_MEDIA_U_BLINK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FTRV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_SET_FV, UNIT_SH5_MEDIA_U_SET_FP, UNIT_SH5_MEDIA_U_SET_GR, UNIT_SH5_MEDIA_U_FTRV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_FTRVS	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_PUTCFG, UNIT_SH5_MEDIA_U_GETCFG, UNIT_SH5_MEDIA_U_PT, UNIT_SH5_MEDIA_U_FTRVS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_GETCFG	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_PUTCFG, UNIT_SH5_MEDIA_U_GETCFG, UNIT_SH5_MEDIA_U_PT, UNIT_SH5_MEDIA_U_FTRVS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_JSR, UNIT_SH5_MEDIA_U_JMP, UNIT_SH5_MEDIA_U_BRANCH, UNIT_SH5_MEDIA_U_SX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_JSR, UNIT_SH5_MEDIA_U_JMP, UNIT_SH5_MEDIA_U_BRANCH, UNIT_SH5_MEDIA_U_SX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDCL_VBR, UNIT_SH5_MEDIA_U_LDCL, UNIT_SH5_MEDIA_U_USE_TBIT, UNIT_SH5_MEDIA_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDCL_VBR, UNIT_SH5_MEDIA_U_LDCL, UNIT_SH5_MEDIA_U_USE_TBIT, UNIT_SH5_MEDIA_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDCL_VBR, UNIT_SH5_MEDIA_U_LDCL, UNIT_SH5_MEDIA_U_USE_TBIT, UNIT_SH5_MEDIA_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDC_SR, UNIT_SH5_MEDIA_U_SET_SR_BIT, UNIT_SH5_MEDIA_U_USE_PR, UNIT_SH5_MEDIA_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FPSCR, UNIT_SH5_MEDIA_U_LDSL_FPSCR, UNIT_SH5_MEDIA_U_LDS_FPSCR, UNIT_SH5_MEDIA_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FPSCR, UNIT_SH5_MEDIA_U_LDSL_FPSCR, UNIT_SH5_MEDIA_U_LDS_FPSCR, UNIT_SH5_MEDIA_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_STS_PR, UNIT_SH5_MEDIA_U_LDS_PR, UNIT_SH5_MEDIA_U_MEMORY_ACCESS, UNIT_SH5_MEDIA_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_DR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_DR, UNIT_SH5_MEDIA_U_LOAD_DR, UNIT_SH5_MEDIA_U_SET_DR, UNIT_SH5_MEDIA_U_FCNV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_FP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_MTRX, UNIT_SH5_MEDIA_U_LOAD_FV, UNIT_SH5_MEDIA_U_LOAD_FP, UNIT_SH5_MEDIA_U_SET_MTRX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FLDS_FPUL, UNIT_SH5_MEDIA_U_LOAD_FPUL, UNIT_SH5_MEDIA_U_SET_FPUL, UNIT_SH5_MEDIA_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FR, UNIT_SH5_MEDIA_U_SET_FR_0, UNIT_SH5_MEDIA_U_SET_FR, UNIT_SH5_MEDIA_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_FV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_MTRX, UNIT_SH5_MEDIA_U_LOAD_FV, UNIT_SH5_MEDIA_U_LOAD_FP, UNIT_SH5_MEDIA_U_SET_MTRX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_GBR, UNIT_SH5_MEDIA_U_USE_GR, UNIT_SH5_MEDIA_U_LOAD_GR, UNIT_SH5_MEDIA_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_GBR, UNIT_SH5_MEDIA_U_USE_GR, UNIT_SH5_MEDIA_U_LOAD_GR, UNIT_SH5_MEDIA_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULTIPLY, UNIT_SH5_MEDIA_U_SET_MAC, UNIT_SH5_MEDIA_U_LOAD_MAC, UNIT_SH5_MEDIA_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_MTRX	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_MTRX, UNIT_SH5_MEDIA_U_LOAD_FV, UNIT_SH5_MEDIA_U_LOAD_FP, UNIT_SH5_MEDIA_U_SET_MTRX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDC_SR, UNIT_SH5_MEDIA_U_SET_SR_BIT, UNIT_SH5_MEDIA_U_USE_PR, UNIT_SH5_MEDIA_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULTIPLY, UNIT_SH5_MEDIA_U_SET_MAC, UNIT_SH5_MEDIA_U_LOAD_MAC, UNIT_SH5_MEDIA_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_STS_PR, UNIT_SH5_MEDIA_U_LDS_PR, UNIT_SH5_MEDIA_U_MEMORY_ACCESS, UNIT_SH5_MEDIA_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULL, UNIT_SH5_MEDIA_U_DMUL, UNIT_SH5_MEDIA_U_MACL, UNIT_SH5_MEDIA_U_MACW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULL, UNIT_SH5_MEDIA_U_DMUL, UNIT_SH5_MEDIA_U_MACL, UNIT_SH5_MEDIA_U_MACW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MAYBE_FPU, UNIT_SH5_MEDIA_U_FPU, UNIT_SH5_MEDIA_U_TRAP, UNIT_SH5_MEDIA_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_STS_PR, UNIT_SH5_MEDIA_U_LDS_PR, UNIT_SH5_MEDIA_U_MEMORY_ACCESS, UNIT_SH5_MEDIA_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULL, UNIT_SH5_MEDIA_U_DMUL, UNIT_SH5_MEDIA_U_MACL, UNIT_SH5_MEDIA_U_MACW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FIPR, UNIT_SH5_MEDIA_U_OCB, UNIT_SH5_MEDIA_U_MULR_GR, UNIT_SH5_MEDIA_U_MULR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FIPR, UNIT_SH5_MEDIA_U_OCB, UNIT_SH5_MEDIA_U_MULR_GR, UNIT_SH5_MEDIA_U_MULR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_MULTIPLY_RESULT, UNIT_SH5_MEDIA_U_SHIFT, UNIT_SH5_MEDIA_U_TAS, UNIT_SH5_MEDIA_U_MULSW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULTIPLY, UNIT_SH5_MEDIA_U_SET_MAC, UNIT_SH5_MEDIA_U_LOAD_MAC, UNIT_SH5_MEDIA_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FIPR, UNIT_SH5_MEDIA_U_OCB, UNIT_SH5_MEDIA_U_MULR_GR, UNIT_SH5_MEDIA_U_MULR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_PT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_PUTCFG, UNIT_SH5_MEDIA_U_GETCFG, UNIT_SH5_MEDIA_U_PT, UNIT_SH5_MEDIA_U_FTRVS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_PUTCFG	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_PUTCFG, UNIT_SH5_MEDIA_U_GETCFG, UNIT_SH5_MEDIA_U_PT, UNIT_SH5_MEDIA_U_FTRVS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_DR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_DR, UNIT_SH5_MEDIA_U_LOAD_DR, UNIT_SH5_MEDIA_U_SET_DR, UNIT_SH5_MEDIA_U_FCNV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_FP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_SET_FV, UNIT_SH5_MEDIA_U_SET_FP, UNIT_SH5_MEDIA_U_SET_GR, UNIT_SH5_MEDIA_U_FTRV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_FLDS_FPUL, UNIT_SH5_MEDIA_U_LOAD_FPUL, UNIT_SH5_MEDIA_U_SET_FPUL, UNIT_SH5_MEDIA_U_FPU_MEMORY_ACCESS$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FR, UNIT_SH5_MEDIA_U_SET_FR_0, UNIT_SH5_MEDIA_U_SET_FR, UNIT_SH5_MEDIA_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FR, UNIT_SH5_MEDIA_U_SET_FR_0, UNIT_SH5_MEDIA_U_SET_FR, UNIT_SH5_MEDIA_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_FV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_SET_FV, UNIT_SH5_MEDIA_U_SET_FP, UNIT_SH5_MEDIA_U_SET_GR, UNIT_SH5_MEDIA_U_FTRV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_GR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_SET_FV, UNIT_SH5_MEDIA_U_SET_FP, UNIT_SH5_MEDIA_U_SET_GR, UNIT_SH5_MEDIA_U_FTRV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MULTIPLY, UNIT_SH5_MEDIA_U_SET_MAC, UNIT_SH5_MEDIA_U_LOAD_MAC, UNIT_SH5_MEDIA_U_LOAD_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_MTRX	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_MTRX, UNIT_SH5_MEDIA_U_LOAD_FV, UNIT_SH5_MEDIA_U_LOAD_FP, UNIT_SH5_MEDIA_U_SET_MTRX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDC_SR, UNIT_SH5_MEDIA_U_SET_SR_BIT, UNIT_SH5_MEDIA_U_USE_PR, UNIT_SH5_MEDIA_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_MULTIPLY_RESULT, UNIT_SH5_MEDIA_U_SHIFT, UNIT_SH5_MEDIA_U_TAS, UNIT_SH5_MEDIA_U_MULSW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_GBR, UNIT_SH5_MEDIA_U_USE_GR, UNIT_SH5_MEDIA_U_LOAD_GR, UNIT_SH5_MEDIA_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_STS_PR, UNIT_SH5_MEDIA_U_LDS_PR, UNIT_SH5_MEDIA_U_MEMORY_ACCESS, UNIT_SH5_MEDIA_U_LOGIC_B$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_SX	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_JSR, UNIT_SH5_MEDIA_U_JMP, UNIT_SH5_MEDIA_U_BRANCH, UNIT_SH5_MEDIA_U_SX$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_MULTIPLY_RESULT, UNIT_SH5_MEDIA_U_SHIFT, UNIT_SH5_MEDIA_U_TAS, UNIT_SH5_MEDIA_U_MULSW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MAYBE_FPU, UNIT_SH5_MEDIA_U_FPU, UNIT_SH5_MEDIA_U_TRAP, UNIT_SH5_MEDIA_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_DR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_DR, UNIT_SH5_MEDIA_U_LOAD_DR, UNIT_SH5_MEDIA_U_SET_DR, UNIT_SH5_MEDIA_U_FCNV$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_FP	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_TR, UNIT_SH5_MEDIA_U_USE_MTRX, UNIT_SH5_MEDIA_U_USE_FV, UNIT_SH5_MEDIA_U_USE_FP$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FPSCR, UNIT_SH5_MEDIA_U_LDSL_FPSCR, UNIT_SH5_MEDIA_U_LDS_FPSCR, UNIT_SH5_MEDIA_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FPSCR, UNIT_SH5_MEDIA_U_LDSL_FPSCR, UNIT_SH5_MEDIA_U_LDS_FPSCR, UNIT_SH5_MEDIA_U_USE_FPUL$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_FR, UNIT_SH5_MEDIA_U_SET_FR_0, UNIT_SH5_MEDIA_U_SET_FR, UNIT_SH5_MEDIA_U_LOAD_FR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_FV	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_TR, UNIT_SH5_MEDIA_U_USE_MTRX, UNIT_SH5_MEDIA_U_USE_FV, UNIT_SH5_MEDIA_U_USE_FP$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LOAD_GBR, UNIT_SH5_MEDIA_U_USE_GR, UNIT_SH5_MEDIA_U_LOAD_GR, UNIT_SH5_MEDIA_U_STC_VBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_MTRX	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_TR, UNIT_SH5_MEDIA_U_USE_MTRX, UNIT_SH5_MEDIA_U_USE_FV, UNIT_SH5_MEDIA_U_USE_FP$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_MULTIPLY_RESULT, UNIT_SH5_MEDIA_U_SHIFT, UNIT_SH5_MEDIA_U_TAS, UNIT_SH5_MEDIA_U_MULSW$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDC_SR, UNIT_SH5_MEDIA_U_SET_SR_BIT, UNIT_SH5_MEDIA_U_USE_PR, UNIT_SH5_MEDIA_U_LOAD_PR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_LDCL_VBR, UNIT_SH5_MEDIA_U_LDCL, UNIT_SH5_MEDIA_U_USE_TBIT, UNIT_SH5_MEDIA_U_LDC_GBR$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_USE_TR	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_USE_TR, UNIT_SH5_MEDIA_U_USE_MTRX, UNIT_SH5_MEDIA_U_USE_FV, UNIT_SH5_MEDIA_U_USE_FP$/;"	e	enum:unit_type
UNIT_SH5_MEDIA_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH5_MEDIA_U_MAYBE_FPU, UNIT_SH5_MEDIA_U_FPU, UNIT_SH5_MEDIA_U_TRAP, UNIT_SH5_MEDIA_U_WRITE_BACK$/;"	e	enum:unit_type
UNIT_SH5_U_BRANCH	sim/sh64/arch.h	/^ , UNIT_SH5_U_JMP, UNIT_SH5_U_BRANCH, UNIT_SH5_U_SX, UNIT_SH5_U_EXEC$/;"	e	enum:unit_type
UNIT_SH5_U_DMUL	sim/sh64/arch.h	/^ , UNIT_SH5_U_DMUL, UNIT_SH5_U_MACL, UNIT_SH5_U_MACW, UNIT_SH5_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH5_U_EXEC	sim/sh64/arch.h	/^ , UNIT_SH5_U_JMP, UNIT_SH5_U_BRANCH, UNIT_SH5_U_SX, UNIT_SH5_U_EXEC$/;"	e	enum:unit_type
UNIT_SH5_U_FCMP	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_DR, UNIT_SH5_U_SET_DR, UNIT_SH5_U_FCNV, UNIT_SH5_U_FCMP$/;"	e	enum:unit_type
UNIT_SH5_U_FCNV	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_DR, UNIT_SH5_U_SET_DR, UNIT_SH5_U_FCNV, UNIT_SH5_U_FCMP$/;"	e	enum:unit_type
UNIT_SH5_U_FDIV	sim/sh64/arch.h	/^ , UNIT_SH5_U_FSQRT, UNIT_SH5_U_FDIV, UNIT_SH5_U_FPU_LOAD_GR, UNIT_SH5_U_USE_FPSCR$/;"	e	enum:unit_type
UNIT_SH5_U_FIPR	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_SX, UNIT_SH4AL_U_EXEC, UNIT_SH5_U_FTRV, UNIT_SH5_U_FIPR$/;"	e	enum:unit_type
UNIT_SH5_U_FLDS_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDSL_FPSCR, UNIT_SH5_U_LDS_FPSCR, UNIT_SH5_U_USE_FPUL, UNIT_SH5_U_FLDS_FPUL$/;"	e	enum:unit_type
UNIT_SH5_U_FPU	sim/sh64/arch.h	/^ , UNIT_SH5_U_FPU, UNIT_SH5_U_TRAP, UNIT_SH5_U_WRITE_BACK, UNIT_SH5_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH5_U_FPU_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH5_U_FSQRT, UNIT_SH5_U_FDIV, UNIT_SH5_U_FPU_LOAD_GR, UNIT_SH5_U_USE_FPSCR$/;"	e	enum:unit_type
UNIT_SH5_U_FPU_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_FPUL, UNIT_SH5_U_SET_FPUL, UNIT_SH5_U_FPU_MEMORY_ACCESS, UNIT_SH5_U_USE_FR$/;"	e	enum:unit_type
UNIT_SH5_U_FSQRT	sim/sh64/arch.h	/^ , UNIT_SH5_U_FSQRT, UNIT_SH5_U_FDIV, UNIT_SH5_U_FPU_LOAD_GR, UNIT_SH5_U_USE_FPSCR$/;"	e	enum:unit_type
UNIT_SH5_U_FTRV	sim/sh64/arch.h	/^ , UNIT_SH4AL_U_SX, UNIT_SH4AL_U_EXEC, UNIT_SH5_U_FTRV, UNIT_SH5_U_FIPR$/;"	e	enum:unit_type
UNIT_SH5_U_JMP	sim/sh64/arch.h	/^ , UNIT_SH5_U_JMP, UNIT_SH5_U_BRANCH, UNIT_SH5_U_SX, UNIT_SH5_U_EXEC$/;"	e	enum:unit_type
UNIT_SH5_U_JSR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDS_PR, UNIT_SH5_U_MEMORY_ACCESS, UNIT_SH5_U_LOGIC_B, UNIT_SH5_U_JSR$/;"	e	enum:unit_type
UNIT_SH5_U_LDCL	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDCL, UNIT_SH5_U_USE_TBIT, UNIT_SH5_U_LDC_GBR, UNIT_SH5_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH5_U_LDCL_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_U_USE_GR, UNIT_SH5_U_LOAD_GR, UNIT_SH5_U_STC_VBR, UNIT_SH5_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH5_U_LDC_GBR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDCL, UNIT_SH5_U_USE_TBIT, UNIT_SH5_U_LDC_GBR, UNIT_SH5_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH5_U_LDC_SR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDCL, UNIT_SH5_U_USE_TBIT, UNIT_SH5_U_LDC_GBR, UNIT_SH5_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH5_U_LDSL_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDSL_FPSCR, UNIT_SH5_U_LDS_FPSCR, UNIT_SH5_U_USE_FPUL, UNIT_SH5_U_FLDS_FPUL$/;"	e	enum:unit_type
UNIT_SH5_U_LDS_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDSL_FPSCR, UNIT_SH5_U_LDS_FPSCR, UNIT_SH5_U_USE_FPUL, UNIT_SH5_U_FLDS_FPUL$/;"	e	enum:unit_type
UNIT_SH5_U_LDS_PR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDS_PR, UNIT_SH5_U_MEMORY_ACCESS, UNIT_SH5_U_LOGIC_B, UNIT_SH5_U_JSR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_DR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_DR, UNIT_SH5_U_SET_DR, UNIT_SH5_U_FCNV, UNIT_SH5_U_FCMP$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_FPUL, UNIT_SH5_U_SET_FPUL, UNIT_SH5_U_FPU_MEMORY_ACCESS, UNIT_SH5_U_USE_FR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_FR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_FR_0, UNIT_SH5_U_SET_FR, UNIT_SH5_U_LOAD_FR, UNIT_SH5_U_MAYBE_FPU$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_GBR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_MAC, UNIT_SH5_U_LOAD_MAC, UNIT_SH5_U_LOAD_VBR, UNIT_SH5_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_GR	sim/sh64/arch.h	/^ , UNIT_SH5_U_USE_GR, UNIT_SH5_U_LOAD_GR, UNIT_SH5_U_STC_VBR, UNIT_SH5_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_MAC	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_MAC, UNIT_SH5_U_LOAD_MAC, UNIT_SH5_U_LOAD_VBR, UNIT_SH5_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_PR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_SR_BIT, UNIT_SH5_U_USE_PR, UNIT_SH5_U_LOAD_PR, UNIT_SH5_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH5_U_LOAD_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_MAC, UNIT_SH5_U_LOAD_MAC, UNIT_SH5_U_LOAD_VBR, UNIT_SH5_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH5_U_LOGIC_B	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDS_PR, UNIT_SH5_U_MEMORY_ACCESS, UNIT_SH5_U_LOGIC_B, UNIT_SH5_U_JSR$/;"	e	enum:unit_type
UNIT_SH5_U_MACL	sim/sh64/arch.h	/^ , UNIT_SH5_U_DMUL, UNIT_SH5_U_MACL, UNIT_SH5_U_MACW, UNIT_SH5_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH5_U_MACW	sim/sh64/arch.h	/^ , UNIT_SH5_U_DMUL, UNIT_SH5_U_MACL, UNIT_SH5_U_MACW, UNIT_SH5_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH5_U_MAYBE_FPU	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_FR_0, UNIT_SH5_U_SET_FR, UNIT_SH5_U_LOAD_FR, UNIT_SH5_U_MAYBE_FPU$/;"	e	enum:unit_type
UNIT_SH5_U_MEMORY_ACCESS	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDS_PR, UNIT_SH5_U_MEMORY_ACCESS, UNIT_SH5_U_LOGIC_B, UNIT_SH5_U_JSR$/;"	e	enum:unit_type
UNIT_SH5_U_MULL	sim/sh64/arch.h	/^ , UNIT_SH5_U_SHIFT, UNIT_SH5_U_TAS, UNIT_SH5_U_MULSW, UNIT_SH5_U_MULL$/;"	e	enum:unit_type
UNIT_SH5_U_MULR	sim/sh64/arch.h	/^ , UNIT_SH5_U_OCB, UNIT_SH5_U_MULR_GR, UNIT_SH5_U_MULR, UNIT_SH5_U_USE_DR$/;"	e	enum:unit_type
UNIT_SH5_U_MULR_GR	sim/sh64/arch.h	/^ , UNIT_SH5_U_OCB, UNIT_SH5_U_MULR_GR, UNIT_SH5_U_MULR, UNIT_SH5_U_USE_DR$/;"	e	enum:unit_type
UNIT_SH5_U_MULSW	sim/sh64/arch.h	/^ , UNIT_SH5_U_SHIFT, UNIT_SH5_U_TAS, UNIT_SH5_U_MULSW, UNIT_SH5_U_MULL$/;"	e	enum:unit_type
UNIT_SH5_U_MULTIPLY	sim/sh64/arch.h	/^ , UNIT_SH5_U_DMUL, UNIT_SH5_U_MACL, UNIT_SH5_U_MACW, UNIT_SH5_U_MULTIPLY$/;"	e	enum:unit_type
UNIT_SH5_U_OCB	sim/sh64/arch.h	/^ , UNIT_SH5_U_OCB, UNIT_SH5_U_MULR_GR, UNIT_SH5_U_MULR, UNIT_SH5_U_USE_DR$/;"	e	enum:unit_type
UNIT_SH5_U_SET_DR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_DR, UNIT_SH5_U_SET_DR, UNIT_SH5_U_FCNV, UNIT_SH5_U_FCMP$/;"	e	enum:unit_type
UNIT_SH5_U_SET_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_FPUL, UNIT_SH5_U_SET_FPUL, UNIT_SH5_U_FPU_MEMORY_ACCESS, UNIT_SH5_U_USE_FR$/;"	e	enum:unit_type
UNIT_SH5_U_SET_FR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_FR_0, UNIT_SH5_U_SET_FR, UNIT_SH5_U_LOAD_FR, UNIT_SH5_U_MAYBE_FPU$/;"	e	enum:unit_type
UNIT_SH5_U_SET_FR_0	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_FR_0, UNIT_SH5_U_SET_FR, UNIT_SH5_U_LOAD_FR, UNIT_SH5_U_MAYBE_FPU$/;"	e	enum:unit_type
UNIT_SH5_U_SET_MAC	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_MAC, UNIT_SH5_U_LOAD_MAC, UNIT_SH5_U_LOAD_VBR, UNIT_SH5_U_LOAD_GBR$/;"	e	enum:unit_type
UNIT_SH5_U_SET_SR_BIT	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_SR_BIT, UNIT_SH5_U_USE_PR, UNIT_SH5_U_LOAD_PR, UNIT_SH5_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH5_U_SHIFT	sim/sh64/arch.h	/^ , UNIT_SH5_U_SHIFT, UNIT_SH5_U_TAS, UNIT_SH5_U_MULSW, UNIT_SH5_U_MULL$/;"	e	enum:unit_type
UNIT_SH5_U_STC_VBR	sim/sh64/arch.h	/^ , UNIT_SH5_U_USE_GR, UNIT_SH5_U_LOAD_GR, UNIT_SH5_U_STC_VBR, UNIT_SH5_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH5_U_STS_PR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_SR_BIT, UNIT_SH5_U_USE_PR, UNIT_SH5_U_LOAD_PR, UNIT_SH5_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH5_U_SX	sim/sh64/arch.h	/^ , UNIT_SH5_U_JMP, UNIT_SH5_U_BRANCH, UNIT_SH5_U_SX, UNIT_SH5_U_EXEC$/;"	e	enum:unit_type
UNIT_SH5_U_TAS	sim/sh64/arch.h	/^ , UNIT_SH5_U_SHIFT, UNIT_SH5_U_TAS, UNIT_SH5_U_MULSW, UNIT_SH5_U_MULL$/;"	e	enum:unit_type
UNIT_SH5_U_TRAP	sim/sh64/arch.h	/^ , UNIT_SH5_U_FPU, UNIT_SH5_U_TRAP, UNIT_SH5_U_WRITE_BACK, UNIT_SH5_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH5_U_USE_DR	sim/sh64/arch.h	/^ , UNIT_SH5_U_OCB, UNIT_SH5_U_MULR_GR, UNIT_SH5_U_MULR, UNIT_SH5_U_USE_DR$/;"	e	enum:unit_type
UNIT_SH5_U_USE_FPSCR	sim/sh64/arch.h	/^ , UNIT_SH5_U_FSQRT, UNIT_SH5_U_FDIV, UNIT_SH5_U_FPU_LOAD_GR, UNIT_SH5_U_USE_FPSCR$/;"	e	enum:unit_type
UNIT_SH5_U_USE_FPUL	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDSL_FPSCR, UNIT_SH5_U_LDS_FPSCR, UNIT_SH5_U_USE_FPUL, UNIT_SH5_U_FLDS_FPUL$/;"	e	enum:unit_type
UNIT_SH5_U_USE_FR	sim/sh64/arch.h	/^ , UNIT_SH5_U_LOAD_FPUL, UNIT_SH5_U_SET_FPUL, UNIT_SH5_U_FPU_MEMORY_ACCESS, UNIT_SH5_U_USE_FR$/;"	e	enum:unit_type
UNIT_SH5_U_USE_GR	sim/sh64/arch.h	/^ , UNIT_SH5_U_USE_GR, UNIT_SH5_U_LOAD_GR, UNIT_SH5_U_STC_VBR, UNIT_SH5_U_LDCL_VBR$/;"	e	enum:unit_type
UNIT_SH5_U_USE_MULTIPLY_RESULT	sim/sh64/arch.h	/^ , UNIT_SH5_U_FPU, UNIT_SH5_U_TRAP, UNIT_SH5_U_WRITE_BACK, UNIT_SH5_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SH5_U_USE_PR	sim/sh64/arch.h	/^ , UNIT_SH5_U_SET_SR_BIT, UNIT_SH5_U_USE_PR, UNIT_SH5_U_LOAD_PR, UNIT_SH5_U_STS_PR$/;"	e	enum:unit_type
UNIT_SH5_U_USE_TBIT	sim/sh64/arch.h	/^ , UNIT_SH5_U_LDCL, UNIT_SH5_U_USE_TBIT, UNIT_SH5_U_LDC_GBR, UNIT_SH5_U_LDC_SR$/;"	e	enum:unit_type
UNIT_SH5_U_WRITE_BACK	sim/sh64/arch.h	/^ , UNIT_SH5_U_FPU, UNIT_SH5_U_TRAP, UNIT_SH5_U_WRITE_BACK, UNIT_SH5_U_USE_MULTIPLY_RESULT$/;"	e	enum:unit_type
UNIT_SIMPLE_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR450_U_IMUL, UNIT_FR450_U_INTEGER, UNIT_FR450_U_EXEC, UNIT_SIMPLE_U_EXEC$/;"	e	enum:unit_type
UNIT_STORE	opcodes/frv-desc.h	/^ , UNIT_LOAD, UNIT_STORE, UNIT_SCAN, UNIT_DCPL$/;"	e	enum:unit_attr
UNIT_TEST_U_EXEC	sim/m32r/arch.h	/^ , UNIT_M32R_D_U_MAC, UNIT_M32R_D_U_CMP, UNIT_M32R_D_U_EXEC, UNIT_TEST_U_EXEC$/;"	e	enum:unit_type
UNIT_TOMCAT_U_EXEC	sim/frv/arch.h	/^ , UNIT_FR500_U_IMUL, UNIT_FR500_U_INTEGER, UNIT_FR500_U_EXEC, UNIT_TOMCAT_U_EXEC$/;"	e	enum:unit_type
UNIT_TR	include/opcode/metag.h	/^  UNIT_TR,$/;"	e	enum:metag_unit
UNIT_TT	include/opcode/metag.h	/^  UNIT_TT,$/;"	e	enum:metag_unit
UNIT_TYPE	sim/cris/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/frv/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/iq2000/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/lm32/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/m32r/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/or1k/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIT_TYPE	sim/sh64/arch.h	/^} UNIT_TYPE;$/;"	t	typeref:enum:unit_type
UNIX_PATH_MAX	gdb/common/agent.c	129;"	d	file:
UNIX_PATH_MAX	gdb/gdbserver/tracepoint.c	6859;"	d	file:
UNIX_RUSAGE_BOTH	sim/ppc/emul_unix.c	176;"	d	file:
UNIX_RUSAGE_CHILDREN	sim/ppc/emul_unix.c	175;"	d	file:
UNIX_RUSAGE_SELF	sim/ppc/emul_unix.c	174;"	d	file:
UNKNOWN	include/opcode/pyr.h	91;"	d
UNKNOWN_IFORMAT	include/opcode/spu.h	/^  UNKNOWN_IFORMAT$/;"	e	enum:__anon1274
UNKNOWN_INSN_MSG	opcodes/epiphany-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/fr30-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/frv-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/ip2k-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/iq2000-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/lm32-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/m32c-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/m32r-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/mep-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/mt-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/nds32-dis.c	39;"	d	file:
UNKNOWN_INSN_MSG	opcodes/or1k-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/xc16x-dis.c	41;"	d	file:
UNKNOWN_INSN_MSG	opcodes/xstormy16-dis.c	41;"	d	file:
UNKNOWN_INSTRUCTION_16BIT	opcodes/arm-dis.c	145;"	d	file:
UNKNOWN_INSTRUCTION_32BIT	opcodes/arm-dis.c	144;"	d	file:
UNKNOWN_SIDE_EFFECTS	gdb/gdbserver/tracepoint.c	366;"	d	file:
UNKNOWN_SIDE_EFFECTS	gdb/gdbserver/tracepoint.c	368;"	d	file:
UNKNOWN_SYSCALL	gdb/gdbarch.h	1565;"	d
UNKNOWN_SYSCALL	gdb/gdbserver/server.h	119;"	d
UNLOCK	gdb/gnulib/import/setenv.c	56;"	d	file:
UNLOCK	gdb/gnulib/import/unsetenv.c	43;"	d	file:
UNLOCK	libiberty/setenv.c	72;"	d	file:
UNMAKE_THUMB_ADDR	gdb/arch/arm.h	103;"	d
UNMANGLED	opcodes/arc-ext.h	52;"	d
UNMETA	readline/chardefs.h	66;"	d
UNOP	include/opcode/h8300.h	922;"	d
UNPREDICTABLE_INSTRUCTION	opcodes/arm-dis.c	146;"	d	file:
UNS	include/opcode/pj.h	36;"	d
UNSAFE_FOR_PID	bfd/elf32-rx.c	693;"	d	file:
UNSET	opcodes/epiphany-desc.c	2062;"	d	file:
UNSET	opcodes/fr30-desc.c	1539;"	d	file:
UNSET	opcodes/frv-desc.c	6279;"	d	file:
UNSET	opcodes/ip2k-desc.c	968;"	d	file:
UNSET	opcodes/iq2000-desc.c	1973;"	d	file:
UNSET	opcodes/lm32-desc.c	955;"	d	file:
UNSET	opcodes/m32c-desc.c	62986;"	d	file:
UNSET	opcodes/m32r-desc.c	1318;"	d	file:
UNSET	opcodes/mep-desc.c	6179;"	d	file:
UNSET	opcodes/mt-desc.c	1099;"	d	file:
UNSET	opcodes/or1k-desc.c	1901;"	d	file:
UNSET	opcodes/xc16x-desc.c	3302;"	d	file:
UNSET	opcodes/xstormy16-desc.c	1270;"	d	file:
UNSET	sim/cris/cris-desc.c	2568;"	d	file:
UNSET	sim/sh64/sh-desc.c	3347;"	d	file:
UNSET_SIGS	gdb/infrun.c	329;"	d	file:
UNSIGNED32	sim/common/sim-types.h	50;"	d
UNSIGNED32	sim/common/sim-types.h	55;"	d
UNSIGNED64	sim/common/sim-types.h	51;"	d
UNSIGNED64	sim/common/sim-types.h	56;"	d
UNSIGNED64	sim/ppc/idecode_expression.h	59;"	d
UNSIGNED_BYTE	sim/cris/cris-desc.h	/^  UNSIGNED_BYTE, UNSIGNED_WORD, UNSIGNED_UNDEF_SIZE_2, UNSIGNED_UNDEF_SIZE_3$/;"	e	enum:insn_unsigned_size
UNSIGNED_EXTRACT	include/opcode/spu.h	91;"	d
UNSIGNED_UNDEF_SIZE_2	sim/cris/cris-desc.h	/^  UNSIGNED_BYTE, UNSIGNED_WORD, UNSIGNED_UNDEF_SIZE_2, UNSIGNED_UNDEF_SIZE_3$/;"	e	enum:insn_unsigned_size
UNSIGNED_UNDEF_SIZE_3	sim/cris/cris-desc.h	/^  UNSIGNED_BYTE, UNSIGNED_WORD, UNSIGNED_UNDEF_SIZE_2, UNSIGNED_UNDEF_SIZE_3$/;"	e	enum:insn_unsigned_size
UNSIGNED_WORD	sim/cris/cris-desc.h	/^  UNSIGNED_BYTE, UNSIGNED_WORD, UNSIGNED_UNDEF_SIZE_2, UNSIGNED_UNDEF_SIZE_3$/;"	e	enum:insn_unsigned_size
UNSIGN_32	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_32, SIGN_32, UNSIGN_MAC_32, SIGN_MAC_32 } hwmult_type;$/;"	e	enum:__anon832
UNSIGN_64	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_64, SIGN_64 } hw32mult_type;$/;"	e	enum:__anon833
UNSIGN_MAC_32	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_32, SIGN_32, UNSIGN_MAC_32, SIGN_MAC_32 } hwmult_type;$/;"	e	enum:__anon832
UNSPECIFIED_CORE_ADDR	gdb/gdbserver/dll.c	24;"	d	file:
UNSUPPORTED	opcodes/msp430-decode.c	79;"	d	file:
UNSUPPORTED	opcodes/rl78-decode.c	63;"	d	file:
UNSUPPORTED	opcodes/rx-decode.c	150;"	d	file:
UNSUPPORTED_SYSCALL_MAP	gdb/aarch64-linux-tdep.c	667;"	d	file:
UNTIL_MACSCP1_1	gdb/testsuite/gdb.base/macscp1.c	40;"	d	file:
UNTIL_MACSCP1_1	gdb/testsuite/gdb.base/macscp1.c	54;"	d	file:
UNTIL_MACSCP1_2	gdb/testsuite/gdb.base/macscp1.c	45;"	d	file:
UNTIL_MACSCP1_2	gdb/testsuite/gdb.base/macscp1.c	66;"	d	file:
UNTIL_MACSCP1_3	gdb/testsuite/gdb.base/macscp1.c	50;"	d	file:
UNTIL_MACSCP1_3	gdb/testsuite/gdb.base/macscp1.c	78;"	d	file:
UNTIL_MACSCP2_1	gdb/testsuite/gdb.base/macscp1.c	41;"	d	file:
UNTIL_MACSCP2_1	gdb/testsuite/gdb.base/macscp2.h	6;"	d
UNTIL_MACSCP2_2	gdb/testsuite/gdb.base/macscp1.c	44;"	d	file:
UNTIL_MACSCP2_2	gdb/testsuite/gdb.base/macscp2.h	18;"	d
UNTIL_MACSCP3_1	gdb/testsuite/gdb.base/macscp1.c	46;"	d	file:
UNTIL_MACSCP3_1	gdb/testsuite/gdb.base/macscp3.h	6;"	d
UNTIL_MACSCP3_2	gdb/testsuite/gdb.base/macscp1.c	49;"	d	file:
UNTIL_MACSCP3_2	gdb/testsuite/gdb.base/macscp3.h	18;"	d
UNTIL_MACSCP4_1_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp1.c	42;"	d	file:
UNTIL_MACSCP4_1_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp4.h	14;"	d
UNTIL_MACSCP4_1_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp1.c	47;"	d	file:
UNTIL_MACSCP4_1_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp4.h	19;"	d
UNTIL_MACSCP4_2_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp1.c	43;"	d	file:
UNTIL_MACSCP4_2_FROM_MACSCP2	gdb/testsuite/gdb.base/macscp4.h	31;"	d
UNTIL_MACSCP4_2_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp1.c	48;"	d	file:
UNTIL_MACSCP4_2_FROM_MACSCP3	gdb/testsuite/gdb.base/macscp4.h	36;"	d
UNUM16	opcodes/d10v-opc.c	132;"	d	file:
UNUM4	opcodes/d10v-opc.c	126;"	d	file:
UNUM4S	opcodes/d10v-opc.c	128;"	d	file:
UNUM8	opcodes/d10v-opc.c	130;"	d	file:
UNUSED	opcodes/alpha-opc.c	202;"	d	file:
UNUSED	opcodes/arc-opc.c	1798;"	d	file:
UNUSED	opcodes/d10v-opc.c	100;"	d	file:
UNUSED	opcodes/d30v-opc.c	346;"	d	file:
UNUSED	opcodes/m10200-opc.c	26;"	d	file:
UNUSED	opcodes/m10300-opc.c	28;"	d	file:
UNUSED	opcodes/ppc-opc.c	1757;"	d	file:
UNUSED	opcodes/s390-opc.c	42;"	d	file:
UNUSED	opcodes/tic80-opc.c	339;"	d	file:
UNUSED	opcodes/v850-opc.c	970;"	d	file:
UNUSED	sim/common/sim-inline.h	342;"	d
UNUSED	sim/common/sim-inline.h	344;"	d
UNUSED	sim/ppc/basics.h	121;"	d
UNUSED	sim/ppc/basics.h	123;"	d
UNUSED_ADDR	sim/common/cgen-scache.c	31;"	d	file:
UNWIND_ENTRY_SIZE	gdb/hppa-tdep.c	96;"	d	file:
UNW_FLAG_CHAININFO	include/coff/pe.h	484;"	d
UNW_FLAG_EHANDLER	include/coff/pe.h	481;"	d
UNW_FLAG_FHANDLER	include/coff/pe.h	483;"	d
UNW_FLAG_MASK	include/coff/pe.h	486;"	d
UNW_FLAG_NHANDLER	include/coff/pe.h	480;"	d
UNW_FLAG_UHANDLER	include/coff/pe.h	482;"	d
UNZ_BADZIPFILE	zlib/contrib/minizip/unzip.h	79;"	d
UNZ_BUFSIZE	zlib/contrib/minizip/unzip.c	104;"	d	file:
UNZ_CRCERROR	zlib/contrib/minizip/unzip.h	81;"	d
UNZ_END_OF_LIST_OF_FILE	zlib/contrib/minizip/unzip.h	75;"	d
UNZ_EOF	zlib/contrib/minizip/unzip.h	77;"	d
UNZ_ERRNO	zlib/contrib/minizip/unzip.h	76;"	d
UNZ_INTERNALERROR	zlib/contrib/minizip/unzip.h	80;"	d
UNZ_MAXFILENAMEINZIP	zlib/contrib/minizip/unzip.c	108;"	d	file:
UNZ_OBJS	zlib/contrib/minizip/Makefile	/^UNZ_OBJS = miniunz.o unzip.o ioapi.o ..\/..\/libz.a$/;"	m
UNZ_OK	zlib/contrib/minizip/unzip.h	74;"	d
UNZ_PARAMERROR	zlib/contrib/minizip/unzip.h	78;"	d
UN_IMPL	bfd/coff-ppc.c	692;"	d	file:
UN_IMPL	bfd/coff-ppc.c	725;"	d	file:
UO	sim/mips/cp1.h	66;"	d
UP	gdb/stub-termcap.c	/^char *UP __attribute__((weak));$/;"	v
UPAGES	bfd/hosts/dpx2.h	25;"	d
UPAGES	bfd/hosts/i386mach3.h	32;"	d
UPAGES	bfd/hosts/i386mach3.h	33;"	d
UPAGES	bfd/hosts/i386sco.h	24;"	d
UPAGES	bfd/hosts/pc532mach.h	32;"	d
UPAGES	bfd/hosts/pc532mach.h	33;"	d
UPAGES	bfd/hosts/riscos.h	26;"	d
UPAGES	bfd/hosts/symmetry.h	23;"	d
UPDATE	zlib/inflate.c	450;"	d	file:
UPDATE	zlib/inflate.c	453;"	d	file:
UPDATE_HASH	zlib/deflate.c	163;"	d	file:
UPDATE_LK	sim/ppc/idecode_branch.h	30;"	d
UPDATE_OR_RELOAD	gdb/solib-svr4.c	/^  UPDATE_OR_RELOAD,$/;"	e	enum:probe_action	file:
UPDATE_RAW_END	bfd/ecoff.c	544;"	d	file:
UPDATE_RAW_END	bfd/ecoff.c	563;"	d	file:
UPPER_LIMIT	gdb/bfin-tdep.c	121;"	d	file:
UQI	include/cgen/basic-modes.h	/^typedef uint8_t UQI;$/;"	t
UQI	sim/common/cgen-types.h	/^typedef unsigned8 UQI;$/;"	t
UR	sim/sh/interp.c	134;"	d	file:
UR	sim/sh/interp.c	135;"	d	file:
UR0	sim/sh/interp.c	133;"	d	file:
URA	opcodes/ppc-opc.c	2535;"	d	file:
URB	opcodes/ppc-opc.c	2538;"	d	file:
URC	opcodes/ppc-opc.c	2541;"	d	file:
URT	opcodes/ppc-opc.c	2532;"	d	file:
US1	sim/rx/rx.c	660;"	d	file:
US2	sim/rx/rx.c	661;"	d	file:
USEC_PER_SEC	readline/posixselect.h	38;"	d
USEC_TO_TIMEVAL	readline/posixselect.h	41;"	d
USED_REX	opcodes/i386-dis.c	162;"	d	file:
USELESS	include/opcode/loongarch.h	97;"	d
USER	sim/frv/registers.c	28;"	d	file:
USER26MODE	sim/arm/armdefs.h	217;"	d
USER32MODE	sim/arm/armdefs.h	221;"	d
USERBANK	sim/arm/armdefs.h	236;"	d
USER_CODE	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^USER_CODE:$/;"	l
USER_CODE	sim/testsuite/sim/bfin/se_cc_kill.S	/^USER_CODE:$/;"	l
USER_CODE_SPACE	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^#define USER_CODE_SPACE  CODE_ADDR_1  \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^#define USER_CODE_SPACE  CODE_ADDR_1  \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^#define USER_CODE_SPACE  CODE_ADDR_1  \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_cof.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_event_quad.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_disable.S	/^#define USER_CODE_SPACE  CODE_ADDR_1    \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_kill.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_lr.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_ppm.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_mv2lp.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_popkill.S	/^#define USER_CODE_SPACE  CODE_ADDR_RST_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_rts_rti.S	/^#define USER_CODE_SPACE  CODE_ADDR_1   \/\/$/;"	d
USER_CODE_SPACE	sim/testsuite/sim/bfin/se_stall_if2.S	/^#define USER_CODE_SPACE  0x00000500$/;"	d
USER_ENVIRONMENT	sim/common/sim-config.h	/^  USER_ENVIRONMENT,$/;"	e	enum:sim_environment
USER_ENVIRONMENT	sim/ppc/std-config.h	110;"	d
USER_LABEL_PREFIX	bfd/coff-arm.c	2449;"	d	file:
USER_LABEL_PREFIX	bfd/pe-arm-wince.c	22;"	d	file:
USER_LABEL_PREFIX	bfd/pei-arm-wince.c	22;"	d	file:
USER_REG	include/opcode/cr16.h	197;"	d
USER_REG	include/opcode/crx.h	203;"	d
USER_REGGROUP	gdb/reggroups.h	/^enum reggroup_type { USER_REGGROUP, INTERNAL_REGGROUP };$/;"	e	enum:reggroup_type
USER_REGS_H	gdb/user-regs.h	23;"	d
USER_REG_ARG	opcodes/crx-dis.c	/^    USER_REG_ARG,$/;"	e	enum:REG_ARG_TYPE	file:
USER_SELECTED_FRAME	gdb/defs.h	/^    USER_SELECTED_FRAME = 1 << 3$/;"	e	enum:user_selected_what_flag
USER_SELECTED_INFERIOR	gdb/defs.h	/^    USER_SELECTED_INFERIOR = 1 << 1,$/;"	e	enum:user_selected_what_flag
USER_SELECTED_THREAD	gdb/defs.h	/^    USER_SELECTED_THREAD = 1 << 2,$/;"	e	enum:user_selected_what_flag
USER_SPECIFIED_MACHINE_TYPE	include/dis-asm.h	117;"	d
USER_VEC	gdb/stubs/sh-stub.c	246;"	d	file:
USES1	bfd/coff-sh.c	1569;"	d	file:
USES1_REG	bfd/coff-sh.c	1570;"	d	file:
USES2	bfd/coff-sh.c	1574;"	d	file:
USES2_REG	bfd/coff-sh.c	1575;"	d	file:
USESAS	bfd/coff-sh.c	1617;"	d	file:
USESAS_REG	bfd/coff-sh.c	1618;"	d	file:
USESF0	bfd/coff-sh.c	1610;"	d	file:
USESF1	bfd/coff-sh.c	1601;"	d	file:
USESF1_REG	bfd/coff-sh.c	1602;"	d	file:
USESF2	bfd/coff-sh.c	1606;"	d	file:
USESF2_REG	bfd/coff-sh.c	1607;"	d	file:
USESR0	bfd/coff-sh.c	1578;"	d	file:
USESR8	bfd/coff-sh.c	1619;"	d	file:
USESSP	bfd/coff-sh.c	1597;"	d	file:
USEWIN32IOAPI	zlib/contrib/minizip/miniunz.c	65;"	d	file:
USEWIN32IOAPI	zlib/contrib/minizip/minizip.c	64;"	d	file:
USE_3BYTE_TABLE	opcodes/i386-dis.c	/^  USE_3BYTE_TABLE,$/;"	e	enum:__anon43	file:
USE_CURRENT_FRAME	gdb/varobj.h	/^    USE_CURRENT_FRAME,          \/* Use the current frame.  *\/$/;"	e	enum:varobj_type
USE_C_ALLOCA	include/libiberty.h	731;"	d
USE_C_ALLOCA	include/libiberty.h	732;"	d
USE_DST8	sim/m68hc11/gencode.c	1984;"	d	file:
USE_EVEX_TABLE	opcodes/i386-dis.c	/^  USE_EVEX_TABLE$/;"	e	enum:__anon43	file:
USE_INTERMEDIATE_ENCODING_FUNCTION	gdb/gdb_wchar.h	81;"	d
USE_LOCALE	readline/examples/rlfe/os.h	182;"	d
USE_LONG_DOUBLE	gdb/gnulib/import/frexpl.c	32;"	d	file:
USE_LONG_DOUBLE	gdb/gnulib/import/isnanl.c	19;"	d	file:
USE_MOD_TABLE	opcodes/i386-dis.c	/^  USE_MOD_TABLE,$/;"	e	enum:__anon43	file:
USE_PAGE_REGISTER	gdb/m68hc11-tdep.c	146;"	d	file:
USE_POLL	gdb/event-loop.c	153;"	d	file:
USE_POLL	gdb/event-loop.c	155;"	d	file:
USE_PREFIX_TABLE	opcodes/i386-dis.c	/^  USE_PREFIX_TABLE,$/;"	e	enum:__anon43	file:
USE_PRINTF_I64	gdb/common/format.h	26;"	d
USE_PRINTF_I64	gdb/common/format.h	29;"	d
USE_REG	opcodes/nds32-asm.c	215;"	d	file:
USE_REG_TABLE	opcodes/i386-dis.c	/^  USE_REG_TABLE,$/;"	e	enum:__anon43	file:
USE_REL	bfd/elf32-arc.c	107;"	d	file:
USE_REL	bfd/elf32-cr16c.c	29;"	d	file:
USE_REL	bfd/elf32-d10v.c	29;"	d	file:
USE_REL	bfd/elf32-dlx.c	28;"	d	file:
USE_REL	bfd/elf32-i386.c	28;"	d	file:
USE_REL	bfd/elf32-m68hc11.c	56;"	d	file:
USE_REL	bfd/elf32-m68hc12.c	42;"	d	file:
USE_REL	bfd/elf32-nios2.c	42;"	d	file:
USE_REL	bfd/elf32-s12z.c	60;"	d	file:
USE_REL	bfd/elf32-score.c	4445;"	d	file:
USE_REL	bfd/elf32-xgate.c	48;"	d	file:
USE_REL	bfd/elfxx-target.h	658;"	d
USE_RELA	bfd/elf32-microblaze.c	33;"	d	file:
USE_RELA	bfd/elf32-nios2.c	38;"	d	file:
USE_RM_TABLE	opcodes/i386-dis.c	/^  USE_RM_TABLE,$/;"	e	enum:__anon43	file:
USE_SELECTED_FRAME	gdb/varobj.h	/^    USE_SELECTED_FRAME          \/* Always reevaluate in selected frame.  *\/$/;"	e	enum:varobj_type
USE_SETEUID	readline/examples/rlfe/os.h	165;"	d
USE_SIGTRAP_SIGINFO	gdb/fbsd-nat.h	29;"	d
USE_SIGTRAP_SIGINFO	gdb/nat/linux-ptrace.h	118;"	d
USE_SPECIFIED_FRAME	gdb/varobj.h	/^    USE_SPECIFIED_FRAME,        \/* Use the frame passed to varobj_create.  *\/$/;"	e	enum:varobj_type
USE_SRC8	sim/m68hc11/gencode.c	1983;"	d	file:
USE_TSEARCH	gdb/gnulib/import/setenv.c	76;"	d	file:
USE_UNLOCKED_IO	gdb/gnulib/import/error.c	42;"	d	file:
USE_VEX_C4_TABLE	opcodes/i386-dis.c	/^  USE_VEX_C4_TABLE,$/;"	e	enum:__anon43	file:
USE_VEX_C5_TABLE	opcodes/i386-dis.c	/^  USE_VEX_C5_TABLE,$/;"	e	enum:__anon43	file:
USE_VEX_LEN_TABLE	opcodes/i386-dis.c	/^  USE_VEX_LEN_TABLE,$/;"	e	enum:__anon43	file:
USE_VEX_W_TABLE	opcodes/i386-dis.c	/^  USE_VEX_W_TABLE,$/;"	e	enum:__anon43	file:
USE_X86_64_TABLE	opcodes/i386-dis.c	/^  USE_X86_64_TABLE,$/;"	e	enum:__anon43	file:
USE_XOP_8F_TABLE	opcodes/i386-dis.c	/^  USE_XOP_8F_TABLE,$/;"	e	enum:__anon43	file:
USHRT_MAX	sim/testsuite/sim/or1k/flag.S	/^#define USHRT_MAX	65535$/;"	d
USHRT_WIDTH	gdb/gnulib/import/limits.in.h	53;"	d
USI	include/cgen/basic-modes.h	/^typedef uint32_t USI;$/;"	t
USI	sim/common/cgen-types.h	/^typedef unsigned32 USI;$/;"	t
USING_SCACHE_P	sim/common/cgen-scache.h	110;"	d
USItype	sim/ppc/double.c	34;"	d	file:
USItype	sim/ppc/dp-bit.c	/^typedef unsigned int USItype __attribute__ ((mode (SI)));$/;"	t	file:
USP	opcodes/m10300-opc.c	219;"	d	file:
USP	sim/testsuite/sim/bfin/c_mmr_loop.S	/^USP = SP;                  \/\/ and frame pointer$/;"	d
USP	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^USP = SP;                  \/\/ and frame pointer$/;"	d
USP	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^USP = SP;                  \/\/ and frame pointer$/;"	d
USP	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^USP = SP;                  \/\/ and frame pointer$/;"	d
USP	sim/testsuite/sim/bfin/c_mmr_timer.S	/^USP = SP;                  \/\/ and frame pointer$/;"	d
USP	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_bug_ui.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_bug_ui2.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_bug_ui3.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_cc_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_cof.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_event_quad.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_illegalcombination.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_disable.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_lr.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_ppm.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_mv2lp.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_popkill.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = A0.W;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = A0.X;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = A1.W;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = A1.X;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = FP;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P0;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P1;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P2;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P3;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P4;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = P5;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R0;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R1;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R2;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R3;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R4;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R5;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R6;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = R7;$/;"	d
USP	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_rts_rti.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_stall_if2.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^USP = SP;$/;"	d
USP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^USP = [sp++];$/;"	d
USP	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^USP = r1;$/;"	d
USP	sim/testsuite/sim/bfin/usp.S	/^	USP = R7;$/;"	d
USPREG	sim/bfin/bfin-sim.h	128;"	d
USP_CR	sim/cr16/cr16_sim.h	/^  USP_CR = 15$/;"	e	enum:__anon515
USP_REGNUM	gdb/cris-tdep.c	/^  USP_REGNUM  = 31,$/;"	e	enum:cris_regnums	file:
USRIDX	opcodes/nds32-asm.c	50;"	d	file:
USRLIMIT	readline/examples/rlfe/os.h	299;"	d
USTACK	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_except_user_mode.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_interr_excpt.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_interr_nested.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_interr_nmi.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_loop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mmr_timer.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mode_user.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_bug_ui.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_bug_ui2.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_bug_ui3.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^    USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_cc_kill.S	/^    USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_illegalcombination.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^USTACK:$/;"	l
USTACK	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^USTACK:$/;"	l
USTF	gdb/gdbserver/tracepoint.c	6631;"	d	file:
US_SOFTWARE_GOFAST	sim/ppc/double.c	38;"	d	file:
UTILS_H	gdb/gdbserver/utils.h	20;"	d
UTILS_H	gdb/utils.h	22;"	d
UTMPFILE	readline/examples/rlfe/os.h	262;"	d
UTMPFILE	readline/examples/rlfe/os.h	286;"	d
UTMPFILE	readline/examples/rlfe/os.h	289;"	d
UTMPFILE	readline/examples/rlfe/os.h	291;"	d
UTNOKEEP	readline/examples/rlfe/os.h	281;"	d
UU	gdb/testsuite/gdb.cp/var-tag.cc	/^union UU {int aa; char bb;} uu;$/;"	u	file:
UU	gdb/testsuite/gdb.python/py-value-cc.cc	/^union UU$/;"	u	file:
UWI	sim/or1k/arch.h	31;"	d
UWOP_ALLOC_LARGE	include/coff/pe.h	445;"	d
UWOP_ALLOC_SMALL	include/coff/pe.h	446;"	d
UWOP_EPILOG	include/coff/pe.h	451;"	d
UWOP_PUSH_MACHFRAME	include/coff/pe.h	456;"	d
UWOP_PUSH_NONVOL	include/coff/pe.h	444;"	d
UWOP_SAVE_NONVOL	include/coff/pe.h	448;"	d
UWOP_SAVE_NONVOL_FAR	include/coff/pe.h	449;"	d
UWOP_SAVE_XMM	include/coff/pe.h	450;"	d
UWOP_SAVE_XMM128	include/coff/pe.h	454;"	d
UWOP_SAVE_XMM128_FAR	include/coff/pe.h	455;"	d
UWOP_SAVE_XMM_FAR	include/coff/pe.h	452;"	d
UWOP_SET_FPREG	include/coff/pe.h	447;"	d
UWOP_SPARE	include/coff/pe.h	453;"	d
UWORD64	sim/mips/sim-main.h	44;"	d
UWtype	include/longlong.h	50;"	d
UXTB	sim/aarch64/decode.h	/^  UXTB = 0,$/;"	e	enum:Extension
UXTH	sim/aarch64/decode.h	/^  UXTH = 1,$/;"	e	enum:Extension
UXTW	sim/aarch64/decode.h	/^  UXTW = 2,$/;"	e	enum:Extension
UXTX	sim/aarch64/decode.h	/^  UXTX = 3,$/;"	e	enum:Extension
U_BIT	opcodes/arm-dis.c	3374;"	d	file:
U_d_ll	sim/rx/fpu.c	/^} U_d_ll;$/;"	t	typeref:union:__anon506	file:
Ucontrol	sim/erc32/erc32.c	/^static int32    Ucontrol;	\/* UART status register *\/$/;"	v	file:
Ugh	opcodes/i386-opc.h	/^  Ugh,$/;"	e	enum:__anon67
Unactivated	gdb/ada-tasks.c	/^  Unactivated,$/;"	e	enum:task_states	file:
UnaryExpression	gdb/d-exp.y	/^UnaryExpression:$/;"	l
Union	gdb/testsuite/gdb.cp/cpsizeof.cc	/^union Union$/;"	u	file:
Union	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^union Union$/;"	u	file:
Unit	libdecnumber/decNumberLocal.h	93;"	d
UnlockSurface	sim/bfin/gui.c	/^  void (*UnlockSurface) (SDL_Surface *surface);$/;"	m	struct:__anon818	file:
Unpredictable	sim/mips/mdmx.c	31;"	d	file:
Unpredictable	sim/mips/mdmx.c	32;"	d	file:
Unpredictable	sim/mips/sim-main.h	957;"	d
UnpredictableResult	sim/mips/sim-main.h	958;"	d
Unprotect_texi	readline/doc/texi2html	/^sub Unprotect_texi $/;"	s
Unscaled	sim/aarch64/decode.h	/^  Unscaled = 0,$/;"	e	enum:Scaling
UnsignedSaturation	sim/arm/iwmmxt.c	131;"	d	file:
Unspecified	opcodes/i386-opc.h	/^  Unspecified,$/;"	e	enum:__anon68
Unwinder	gdb/python/lib/gdb/unwinder.py	/^class Unwinder(object):$/;"	c
UpCase	readline/text.c	1249;"	d	file:
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public abstract void Update(byte[] data, int offset, int count);$/;"	m	class:DotZLib.ChecksumGeneratorBase
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public override void Update(byte[] data, int offset, int count)$/;"	m	class:DotZLib.AdlerChecksum
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public override void Update(byte[] data, int offset, int count)$/;"	m	class:DotZLib.CRC32Checksum
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public void Update(byte[] data)$/;"	m	class:DotZLib.ChecksumGeneratorBase
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public void Update(string data)$/;"	m	class:DotZLib.ChecksumGeneratorBase
Update	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public void Update(string data, Encoding encoding)$/;"	m	class:DotZLib.ChecksumGeneratorBase
Update	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Update(byte[] data);$/;"	m	interface:DotZLib.ChecksumGenerator
Update	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Update(byte[] data, int offset, int count);$/;"	m	interface:DotZLib.ChecksumGenerator
Update	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Update(string data);$/;"	m	interface:DotZLib.ChecksumGenerator
Update	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        void Update(string data, Encoding encoding);$/;"	m	interface:DotZLib.ChecksumGenerator
UpdateRect	sim/bfin/gui.c	/^  void (*UpdateRect) (SDL_Surface *screen, Sint32 x, Sint32 y, Uint32 w, Uint32 h);$/;"	m	struct:__anon818	file:
Usage	readline/doc/texi2html	/^Usage: texi2html  [OPTIONS] TEXINFO-FILE$/;"	l
User	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^User:$/;"	l
User	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^User:$/;"	l
UserCode	sim/testsuite/sim/bfin/f221.s	/^UserCode:$/;"	l
UserMode	sim/mips/sim-main.h	586;"	d
UserMode	sim/mips/sim-main.h	588;"	d
UsesAssemblyCode	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public bool UsesAssemblyCode { get { return 0 != (_flags & 0x200); } }$/;"	p	class:DotZLib.Info
Utils	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^    internal class Utils$/;"	c	namespace:DotZLibTests
Uvar	gdb/testsuite/gdb.base/charset.c	/^char32_t Uvar;$/;"	v
V	gdb/silent-rules.mk	/^V ?= 0$/;"	m
V	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^typedef float V __attribute__((vector_size(16)));$/;"	t	file:
V	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace V{ int x; }$/;"	n	file:
V	gdb/testsuite/gdb.cp/virtfunc.cc	/^class V : public VA, public VB$/;"	c	file:
V	include/opcode/convex.h	42;"	d
V	libiberty/safe-ctype.c	151;"	d	file:
V	sim/aarch64/cpustate.h	/^  V = 1 << V_IDX,$/;"	e	enum:FlagMask
V	sim/aarch64/cpustate.h	/^  int64_t      V[2];$/;"	m	union:FRegisterValue
V	sim/common/cgen-utils.c	54;"	d	file:
V	sim/common/cgen-utils.c	78;"	d	file:
V	sim/h8300/compile.c	447;"	d	file:
V0	sim/aarch64/cpustate.h	/^  V0,$/;"	e	enum:VReg
V0	sim/mips/sim-main.h	412;"	d
V1	opcodes/mips-opc.c	315;"	d	file:
V1	sim/aarch64/cpustate.h	/^  V1,$/;"	e	enum:VReg
V10	sim/aarch64/cpustate.h	/^  V10,$/;"	e	enum:VReg
V11	sim/aarch64/cpustate.h	/^  V11,$/;"	e	enum:VReg
V12	sim/aarch64/cpustate.h	/^  V12,$/;"	e	enum:VReg
V127_REGNUM	gdb/ia64-tdep.c	/^		   V127_REGNUM = V32_REGNUM + 95, $/;"	e	enum:pseudo_regs	file:
V13	sim/aarch64/cpustate.h	/^  V13,$/;"	e	enum:VReg
V14	sim/aarch64/cpustate.h	/^  V14,$/;"	e	enum:VReg
V15	sim/aarch64/cpustate.h	/^  V15,$/;"	e	enum:VReg
V16	sim/aarch64/cpustate.h	/^  V16,$/;"	e	enum:VReg
V16_1	sim/common/sim-endian.h	367;"	d
V16_2	sim/common/sim-endian.h	368;"	d
V16_4	sim/common/sim-endian.h	369;"	d
V16_8	sim/common/sim-endian.h	370;"	d
V16_H8	sim/common/sim-endian.h	354;"	d
V16_L8	sim/common/sim-endian.h	355;"	d
V17	sim/aarch64/cpustate.h	/^  V17,$/;"	e	enum:VReg
V18	sim/aarch64/cpustate.h	/^  V18,$/;"	e	enum:VReg
V19	sim/aarch64/cpustate.h	/^  V19,$/;"	e	enum:VReg
V1_16	sim/common/sim-endian.h	337;"	d
V1_2	sim/common/sim-endian.h	328;"	d
V1_4	sim/common/sim-endian.h	330;"	d
V1_8	sim/common/sim-endian.h	333;"	d
V2	sim/aarch64/cpustate.h	/^  V2,$/;"	e	enum:VReg
V20	sim/aarch64/cpustate.h	/^  V20,$/;"	e	enum:VReg
V21	sim/aarch64/cpustate.h	/^  V21,$/;"	e	enum:VReg
V22	sim/aarch64/cpustate.h	/^  V22,$/;"	e	enum:VReg
V23	sim/aarch64/cpustate.h	/^  V23,$/;"	e	enum:VReg
V24	sim/aarch64/cpustate.h	/^  V24,$/;"	e	enum:VReg
V25	sim/aarch64/cpustate.h	/^  V25,$/;"	e	enum:VReg
V26	sim/aarch64/cpustate.h	/^  V26,$/;"	e	enum:VReg
V27	sim/aarch64/cpustate.h	/^  V27,$/;"	e	enum:VReg
V28	sim/aarch64/cpustate.h	/^  V28,$/;"	e	enum:VReg
V29	sim/aarch64/cpustate.h	/^  V29,$/;"	e	enum:VReg
V2_1	sim/common/sim-endian.h	358;"	d
V2_16	sim/common/sim-endian.h	338;"	d
V2_4	sim/common/sim-endian.h	331;"	d
V2_8	sim/common/sim-endian.h	334;"	d
V2_H1	sim/common/sim-endian.h	345;"	d
V2_L1	sim/common/sim-endian.h	346;"	d
V3	sim/aarch64/cpustate.h	/^  V3,$/;"	e	enum:VReg
V30	sim/aarch64/cpustate.h	/^  V30,$/;"	e	enum:VReg
V31	sim/aarch64/cpustate.h	/^  V31,$/;"	e	enum:VReg
V32_REGNUM	gdb/ia64-tdep.c	/^		   VBOF_REGNUM = IA64_NAT127_REGNUM + 1, V32_REGNUM, $/;"	e	enum:pseudo_regs	file:
V4	sim/aarch64/cpustate.h	/^  V4,$/;"	e	enum:VReg
V4_1	sim/common/sim-endian.h	360;"	d
V4_16	sim/common/sim-endian.h	339;"	d
V4_2	sim/common/sim-endian.h	361;"	d
V4_8	sim/common/sim-endian.h	335;"	d
V4_H2	sim/common/sim-endian.h	348;"	d
V4_L2	sim/common/sim-endian.h	349;"	d
V5	sim/aarch64/cpustate.h	/^  V5,$/;"	e	enum:VReg
V6	sim/aarch64/cpustate.h	/^  V6,$/;"	e	enum:VReg
V7	sim/aarch64/cpustate.h	/^  V7,$/;"	e	enum:VReg
V8	opcodes/v850-opc.c	1166;"	d	file:
V8	sim/aarch64/cpustate.h	/^  V8,$/;"	e	enum:VReg
V800_EMPTY	bfd/elf32-v850.c	1750;"	d	file:
V800_RELOC	bfd/elf32-v850.c	1746;"	d	file:
V850E_IMMEDIATE16	include/opcode/v850.h	190;"	d
V850E_IMMEDIATE16HI	include/opcode/v850.h	193;"	d
V850E_IMMEDIATE23	include/opcode/v850.h	196;"	d
V850E_IMMEDIATE32	include/opcode/v850.h	199;"	d
V850E_OPERAND_REG_LIST	include/opcode/v850.h	179;"	d
V850_ABI_GCC	gdb/v850-tdep.c	/^  V850_ABI_GCC,$/;"	e	enum:v850_abi	file:
V850_ABI_RH850	gdb/v850-tdep.c	/^  V850_ABI_RH850$/;"	e	enum:v850_abi	file:
V850_H	include/opcode/v850.h	23;"	d
V850_HIGH_START	sim/v850/sim-main.h	71;"	d
V850_INVERSE_PCREL	include/opcode/v850.h	240;"	d
V850_LOW_END	sim/v850/sim-main.h	70;"	d
V850_NOTE_ALIGNMENT	include/elf/v850.h	/^  V850_NOTE_ALIGNMENT =	1,	\/* Alignment of 8-byte entities.  *\/$/;"	e	enum:v850_notes
V850_NOTE_CACHE_INFO	include/elf/v850.h	/^  V850_NOTE_CACHE_INFO = 5,$/;"	e	enum:v850_notes
V850_NOTE_DATA_SIZE	include/elf/v850.h	/^  V850_NOTE_DATA_SIZE =	2,	\/* Sizeof double and long double.  *\/$/;"	e	enum:v850_notes
V850_NOTE_FPU_INFO	include/elf/v850.h	/^  V850_NOTE_FPU_INFO = 3,	\/* Defined if extended floating point insns are used.  *\/$/;"	e	enum:v850_notes
V850_NOTE_MMU_INFO	include/elf/v850.h	/^  V850_NOTE_MMU_INFO = 6$/;"	e	enum:v850_notes
V850_NOTE_NAME	include/elf/v850.h	301;"	d
V850_NOTE_SECNAME	include/elf/v850.h	299;"	d
V850_NOTE_SIMD_INFO	include/elf/v850.h	/^  V850_NOTE_SIMD_INFO = 4,$/;"	e	enum:v850_notes
V850_NOT_IMM0	include/opcode/v850.h	222;"	d
V850_NOT_R0	include/opcode/v850.h	219;"	d
V850_NOT_SA	include/opcode/v850.h	225;"	d
V850_OPERAND_BANG	include/opcode/v850.h	228;"	d
V850_OPERAND_CACHEOP	include/opcode/v850.h	234;"	d
V850_OPERAND_CC	include/opcode/v850.h	182;"	d
V850_OPERAND_DISP	include/opcode/v850.h	210;"	d
V850_OPERAND_EP	include/opcode/v850.h	173;"	d
V850_OPERAND_FLOAT_CC	include/opcode/v850.h	184;"	d
V850_OPERAND_PERCENT	include/opcode/v850.h	231;"	d
V850_OPERAND_PREFOP	include/opcode/v850.h	237;"	d
V850_OPERAND_REG	include/opcode/v850.h	170;"	d
V850_OPERAND_RELAX	include/opcode/v850.h	204;"	d
V850_OPERAND_SIGNED	include/opcode/v850.h	207;"	d
V850_OPERAND_SRG	include/opcode/v850.h	176;"	d
V850_OPERAND_VREG	include/opcode/v850.h	187;"	d
V850_OTHER_ERROR	include/elf/v850.h	55;"	d
V850_OTHER_MASK	bfd/elf32-v850.c	137;"	d	file:
V850_OTHER_SDA	include/elf/v850.h	52;"	d
V850_OTHER_TDA	include/elf/v850.h	54;"	d
V850_OTHER_ZDA	include/elf/v850.h	53;"	d
V850_PCREL	include/opcode/v850.h	213;"	d
V850_REG_EVEN	include/opcode/v850.h	216;"	d
V850_ROM_SIZE	sim/v850/sim-main.h	69;"	d
V8_1	sim/common/sim-endian.h	363;"	d
V8_16	sim/common/sim-endian.h	340;"	d
V8_2	sim/common/sim-endian.h	364;"	d
V8_2_INSN	opcodes/aarch64-tbl.h	2210;"	d
V8_3_INSN	opcodes/aarch64-tbl.h	2215;"	d
V8_4	sim/common/sim-endian.h	365;"	d
V8_4_INSN	opcodes/aarch64-tbl.h	2225;"	d
V8_H4	sim/common/sim-endian.h	351;"	d
V8_L4	sim/common/sim-endian.h	352;"	d
V9	sim/aarch64/cpustate.h	/^  V9,$/;"	e	enum:VReg
V9_ONLY_P	opcodes/sparc-dis.c	39;"	d	file:
V9_P	opcodes/sparc-dis.c	41;"	d	file:
VA	gdb/testsuite/gdb.cp/virtfunc.cc	/^class VA $/;"	c	file:
VA	opcodes/ppc-opc.c	2371;"	d	file:
VAB	opcodes/ppc-opc.c	1784;"	d	file:
VAL	sim/erc32/func.c	30;"	d	file:
VAL	sim/erc32/sis.c	32;"	d	file:
VAL1	gdb/testsuite/gdb.dwarf2/pr10770.c	18;"	d	file:
VAL2	gdb/testsuite/gdb.dwarf2/pr10770.c	20;"	d	file:
VAL2	gdb/testsuite/gdb.dwarf2/pr10770.c	24;"	d	file:
VAL2REG	sim/mn10300/interp.c	601;"	d	file:
VAL4	gdb/testsuite/gdb.dwarf2/pr10770.c	21;"	d	file:
VAL4	gdb/testsuite/gdb.dwarf2/pr10770.c	25;"	d	file:
VAL8	gdb/testsuite/gdb.dwarf2/pr10770.c	22;"	d	file:
VAL8	gdb/testsuite/gdb.dwarf2/pr10770.c	26;"	d	file:
VALIDATE_FLAG	gdb/gnulib/import/at-func.c	37;"	d	file:
VALIDATE_FLAG	gdb/gnulib/import/at-func.c	45;"	d	file:
VALID_ITYPE_IMM	include/opcode/riscv.h	142;"	d
VALID_MEP_RELOC	bfd/elf32-mep.c	69;"	d	file:
VALID_RVC_ADDI16SP_IMM	include/opcode/riscv.h	152;"	d
VALID_RVC_ADDI4SPN_IMM	include/opcode/riscv.h	151;"	d
VALID_RVC_B_IMM	include/opcode/riscv.h	159;"	d
VALID_RVC_IMM	include/opcode/riscv.h	147;"	d
VALID_RVC_J_IMM	include/opcode/riscv.h	160;"	d
VALID_RVC_LDSP_IMM	include/opcode/riscv.h	156;"	d
VALID_RVC_LD_IMM	include/opcode/riscv.h	154;"	d
VALID_RVC_LUI_IMM	include/opcode/riscv.h	148;"	d
VALID_RVC_LWSP_IMM	include/opcode/riscv.h	155;"	d
VALID_RVC_LW_IMM	include/opcode/riscv.h	153;"	d
VALID_RVC_SDSP_IMM	include/opcode/riscv.h	158;"	d
VALID_RVC_SIMM3	include/opcode/riscv.h	149;"	d
VALID_RVC_SWSP_IMM	include/opcode/riscv.h	157;"	d
VALID_RVC_UIMM8	include/opcode/riscv.h	150;"	d
VALID_SBTYPE_IMM	include/opcode/riscv.h	144;"	d
VALID_STYPE_IMM	include/opcode/riscv.h	143;"	d
VALID_UJTYPE_IMM	include/opcode/riscv.h	146;"	d
VALID_UTYPE_IMM	include/opcode/riscv.h	145;"	d
VALOFF	bfd/elf32-ip2k.c	563;"	d	file:
VALOFF	bfd/stabs.c	49;"	d	file:
VALOFF	bfd/syms.c	966;"	d	file:
VALPRINT_H	gdb/valprint.h	21;"	d
VALPY_ADD	gdb/python/py-value.c	/^  VALPY_ADD,$/;"	e	enum:valpy_opcode	file:
VALPY_BITAND	gdb/python/py-value.c	/^  VALPY_BITAND,$/;"	e	enum:valpy_opcode	file:
VALPY_BITOR	gdb/python/py-value.c	/^  VALPY_BITOR,$/;"	e	enum:valpy_opcode	file:
VALPY_BITXOR	gdb/python/py-value.c	/^  VALPY_BITXOR$/;"	e	enum:valpy_opcode	file:
VALPY_DIV	gdb/python/py-value.c	/^  VALPY_DIV,$/;"	e	enum:valpy_opcode	file:
VALPY_LSH	gdb/python/py-value.c	/^  VALPY_LSH,$/;"	e	enum:valpy_opcode	file:
VALPY_MUL	gdb/python/py-value.c	/^  VALPY_MUL,$/;"	e	enum:valpy_opcode	file:
VALPY_POW	gdb/python/py-value.c	/^  VALPY_POW,$/;"	e	enum:valpy_opcode	file:
VALPY_REM	gdb/python/py-value.c	/^  VALPY_REM,$/;"	e	enum:valpy_opcode	file:
VALPY_RSH	gdb/python/py-value.c	/^  VALPY_RSH,$/;"	e	enum:valpy_opcode	file:
VALPY_SUB	gdb/python/py-value.c	/^  VALPY_SUB,$/;"	e	enum:valpy_opcode	file:
VALSCM_ABS	gdb/guile/scm-math.c	/^  VALSCM_ABS,$/;"	e	enum:valscm_unary_opcode	file:
VALSCM_ADD	gdb/guile/scm-math.c	/^  VALSCM_ADD,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_BITAND	gdb/guile/scm-math.c	/^  VALSCM_BITAND,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_BITOR	gdb/guile/scm-math.c	/^  VALSCM_BITOR,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_BITXOR	gdb/guile/scm-math.c	/^  VALSCM_BITXOR$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_DIV	gdb/guile/scm-math.c	/^  VALSCM_DIV,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_LOGNOT	gdb/guile/scm-math.c	/^  VALSCM_LOGNOT$/;"	e	enum:valscm_unary_opcode	file:
VALSCM_LSH	gdb/guile/scm-math.c	/^  VALSCM_LSH,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_MAX	gdb/guile/scm-math.c	/^  VALSCM_MAX,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_MIN	gdb/guile/scm-math.c	/^  VALSCM_MIN,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_MOD	gdb/guile/scm-math.c	/^  VALSCM_MOD,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_MUL	gdb/guile/scm-math.c	/^  VALSCM_MUL,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_NEG	gdb/guile/scm-math.c	/^  VALSCM_NEG,$/;"	e	enum:valscm_unary_opcode	file:
VALSCM_NOP	gdb/guile/scm-math.c	/^  VALSCM_NOP,$/;"	e	enum:valscm_unary_opcode	file:
VALSCM_NOT	gdb/guile/scm-math.c	/^  VALSCM_NOT,$/;"	e	enum:valscm_unary_opcode	file:
VALSCM_POW	gdb/guile/scm-math.c	/^  VALSCM_POW,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_REM	gdb/guile/scm-math.c	/^  VALSCM_REM,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_RSH	gdb/guile/scm-math.c	/^  VALSCM_RSH,$/;"	e	enum:valscm_binary_opcode	file:
VALSCM_SUB	gdb/guile/scm-math.c	/^  VALSCM_SUB,$/;"	e	enum:valscm_binary_opcode	file:
VALUE	gdb/testsuite/gdb.base/break1.c	/^enum some_enum { VALUE };$/;"	e	enum:some_enum	file:
VALUE	gdb/testsuite/gdb.base/enum_cond.c	/^  VALUE = 1$/;"	e	enum:EE	file:
VALUE_FRAME_ID	gdb/value.h	476;"	d
VALUE_H	gdb/value.h	21;"	d
VALUE_INTERNALVAR	gdb/value.h	463;"	d
VALUE_LVAL	gdb/value.h	443;"	d
VALUE_NEXT_FRAME_ID	gdb/value.h	470;"	d
VALUE_REGNUM	gdb/value.h	480;"	d
VAR0	gdb/testsuite/gdb.base/reread2.c	23;"	d	file:
VAR1	gdb/testsuite/gdb.base/reread2.c	24;"	d	file:
VAR2	gdb/testsuite/gdb.base/reread2.c	25;"	d	file:
VAR3	gdb/testsuite/gdb.base/reread2.c	26;"	d	file:
VARIABLE	gdb/testsuite/gdb.base/chng-syms.c	/^int VARIABLE = 42;$/;"	v
VARIABLES_DOMAIN	gdb/symtab.h	/^  VARIABLES_DOMAIN = 0,$/;"	e	enum:search_domain
VAROBJ_H	gdb/varobj.h	18;"	d
VAROBJ_INVALID	gdb/varobj.h	/^    VAROBJ_INVALID = 2,         \/* Varobj no longer has any value, and never$/;"	e	enum:varobj_scope_status
VAROBJ_IN_SCOPE	gdb/varobj.h	/^    VAROBJ_IN_SCOPE = 0,        \/* Varobj is scope, value available.  *\/$/;"	e	enum:varobj_scope_status
VAROBJ_NOT_IN_SCOPE	gdb/varobj.h	/^    VAROBJ_NOT_IN_SCOPE = 1,    \/* Varobj is not in scope, value not$/;"	e	enum:varobj_scope_status
VAROBJ_TABLE_SIZE	gdb/varobj.c	206;"	d	file:
VAR_DOMAIN	gdb/symtab.h	/^  VAR_DOMAIN,$/;"	e	enum:domain_enum_tag
VAX_AP_REGNUM	gdb/vax-tdep.h	/^  VAX_AP_REGNUM = 12,		\/* Argument pointer on user stack.  *\/$/;"	e	enum:vax_regnum
VAX_FP_REGNUM	gdb/vax-tdep.h	/^  VAX_FP_REGNUM,		\/* Address of executing stack frame.  *\/$/;"	e	enum:vax_regnum
VAX_NUM_REGS	gdb/vax-tdep.h	37;"	d
VAX_PC_REGNUM	gdb/vax-tdep.h	/^  VAX_PC_REGNUM,		\/* Program counter.  *\/$/;"	e	enum:vax_regnum
VAX_PS_REGNUM	gdb/vax-tdep.h	/^  VAX_PS_REGNUM			\/* Processor status.  *\/$/;"	e	enum:vax_regnum
VAX_R0_REGNUM	gdb/vax-tdep.h	/^  VAX_R0_REGNUM,$/;"	e	enum:vax_regnum
VAX_R1_REGNUM	gdb/vax-tdep.h	/^  VAX_R1_REGNUM,$/;"	e	enum:vax_regnum
VAX_SP_REGNUM	gdb/vax-tdep.h	/^  VAX_SP_REGNUM,		\/* Address of top of stack.  *\/$/;"	e	enum:vax_regnum
VAX_TDEP_H	gdb/vax-tdep.h	21;"	d
VA_ARGS	readline/examples/rlfe/os.h	101;"	d
VA_ARGS	readline/examples/rlfe/os.h	109;"	d
VA_ARGS	readline/examples/rlfe/os.h	117;"	d
VA_DECL	readline/examples/rlfe/os.h	107;"	d
VA_DECL	readline/examples/rlfe/os.h	115;"	d
VA_DECL	readline/examples/rlfe/os.h	99;"	d
VA_DOTS	readline/examples/rlfe/os.h	106;"	d
VA_DOTS	readline/examples/rlfe/os.h	114;"	d
VA_DOTS	readline/examples/rlfe/os.h	98;"	d
VA_END	readline/examples/rlfe/os.h	102;"	d
VA_END	readline/examples/rlfe/os.h	110;"	d
VA_END	readline/examples/rlfe/os.h	118;"	d
VA_LIST	readline/examples/rlfe/os.h	105;"	d
VA_LIST	readline/examples/rlfe/os.h	113;"	d
VA_LIST	readline/examples/rlfe/os.h	97;"	d
VA_START	readline/examples/rlfe/os.h	100;"	d
VA_START	readline/examples/rlfe/os.h	108;"	d
VA_START	readline/examples/rlfe/os.h	116;"	d
VB	gdb/testsuite/gdb.cp/virtfunc.cc	/^class VB$/;"	c	file:
VB	opcodes/ppc-opc.c	2375;"	d	file:
VB1	gdb/testsuite/gdb.cp/typeid.cc	/^struct VB1 : public virtual Base$/;"	s	file:
VB2	gdb/testsuite/gdb.cp/typeid.cc	/^struct VB2 : public virtual Base$/;"	s	file:
VBIT	sim/arm/armemu.h	51;"	d
VBOF_REGNUM	gdb/ia64-tdep.c	/^		   VBOF_REGNUM = IA64_NAT127_REGNUM + 1, V32_REGNUM, $/;"	e	enum:pseudo_regs	file:
VBR	gdb/stubs/sh-stub.c	/^    R15, PC, PR, GBR, VBR, MACH, MACL, SR,$/;"	e	enum:regnames	file:
VBR	include/opcode/h8300.h	/^  VBR = 	0x4600,$/;"	e	enum:h8_flags
VBR	sim/sh/interp.c	139;"	d	file:
VBR_REGNUM	gdb/sh-tdep.h	/^    VBR_REGNUM = 19,$/;"	e	enum:__anon1841
VBR_REGNUM	sim/h8300/sim-main.h	/^  VBR_REGNUM =  17,$/;"	e	enum:h8_regnum
VBR_SBR	include/opcode/h8300.h	/^  VBR_SBR = 	0x4A00,$/;"	e	enum:h8_flags
VC	opcodes/ppc-opc.c	2379;"	d	file:
VC	sim/aarch64/decode.h	/^  VC = 0x7, \/* meaning V == 0 *\/$/;"	e	enum:CondCode
VC	sim/arm/armemu.h	31;"	d
VC1	opcodes/v850-opc.c	1084;"	d	file:
VCMP	opcodes/i386-dis.c	444;"	d	file:
VCMP_Fixup	opcodes/i386-dis.c	/^VCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
VCONTQ_LEN	gdb/stubs/ia64vms-stub.c	1500;"	d	file:
VD	opcodes/ppc-opc.c	2383;"	d	file:
VDECR	sim/v850/sim-main.h	305;"	d
VDEL	libiberty/splay-tree.c	109;"	d	file:
VDEL	libiberty/splay-tree.c	64;"	d	file:
VDISABLE	readline/examples/rlfe/os.h	217;"	d
VDISABLE	readline/examples/rlfe/os.h	219;"	d
VDTID	sim/v850/sim-main.h	306;"	d
VEC	gdb/breakpoint.c	/^VEC(breakpoint_p) *$/;"	f
VEC	gdb/common/vec.h	414;"	d
VEC	gdb/dwarf2read.c	/^recursively_compute_inclusions (VEC (compunit_symtab_ptr) **result,$/;"	f	file:
VEC	gdb/linespec.c	/^static VEC (symbolp) *$/;"	f	file:
VEC	gdb/linespec.c	/^static VEC (symtab_ptr) *$/;"	f	file:
VEC	gdb/nat/linux-btrace.c	/^static VEC (btrace_block_s) *$/;"	f	file:
VEC	gdb/parse.c	/^push_typelist (VEC (type_ptr) *list)$/;"	f
VEC	gdb/parse.c	/^static VEC (type_ptr) *$/;"	f	file:
VEC	gdb/solib-aix.c	/^static VEC (lm_info_aix_p) *$/;"	f	file:
VEC	gdb/solib-target.c	/^static VEC(lm_info_target_p) *$/;"	f	file:
VECIND	include/opcode/h8300.h	/^  VECIND =      0x1800,$/;"	e	enum:h8_flags
VECPARAMS	bfd/pef-traceback.h	213;"	d
VECTOR	gdb/testsuite/gdb.base/gnu_vector.c	22;"	d	file:
VECTOR5	opcodes/v850-opc.c	1273;"	d	file:
VECTOR8	opcodes/v850-opc.c	1270;"	d	file:
VECTORACCESS	sim/arm/armemu.h	217;"	d
VECTORS	sim/arm/armemu.h	215;"	d
VEC_APPEND	bfd/vms-alpha.c	408;"	d	file:
VEC_APPEND_EL	bfd/vms-alpha.c	413;"	d	file:
VEC_ASSERT_DECL	gdb/common/vec.h	408;"	d
VEC_ASSERT_INFO	gdb/common/vec.h	407;"	d
VEC_ASSERT_PASS	gdb/common/vec.h	409;"	d
VEC_CMP	sim/aarch64/simulator.c	4666;"	d	file:
VEC_CMP0	sim/aarch64/simulator.c	4709;"	d	file:
VEC_COUNT	bfd/vms-alpha.c	389;"	d	file:
VEC_CPLB_I_M	sim/bfin/dv-bfin_cec.h	102;"	d
VEC_CPLB_I_MHIT	sim/bfin/dv-bfin_cec.h	103;"	d
VEC_CPLB_I_VL	sim/bfin/dv-bfin_cec.h	101;"	d
VEC_CPLB_M	sim/bfin/dv-bfin_cec.h	96;"	d
VEC_CPLB_MHIT	sim/bfin/dv-bfin_cec.h	97;"	d
VEC_CPLB_VL	sim/bfin/dv-bfin_cec.h	93;"	d
VEC_EL	bfd/vms-alpha.c	393;"	d	file:
VEC_EXCPT01	sim/bfin/dv-bfin_cec.h	74;"	d
VEC_EXCPT02	sim/bfin/dv-bfin_cec.h	75;"	d
VEC_EXCPT03	sim/bfin/dv-bfin_cec.h	76;"	d
VEC_EXCPT04	sim/bfin/dv-bfin_cec.h	77;"	d
VEC_EXCPT05	sim/bfin/dv-bfin_cec.h	78;"	d
VEC_EXCPT06	sim/bfin/dv-bfin_cec.h	79;"	d
VEC_EXCPT07	sim/bfin/dv-bfin_cec.h	80;"	d
VEC_EXCPT08	sim/bfin/dv-bfin_cec.h	81;"	d
VEC_EXCPT09	sim/bfin/dv-bfin_cec.h	82;"	d
VEC_EXCPT10	sim/bfin/dv-bfin_cec.h	83;"	d
VEC_EXCPT11	sim/bfin/dv-bfin_cec.h	84;"	d
VEC_EXCPT12	sim/bfin/dv-bfin_cec.h	85;"	d
VEC_EXCPT13	sim/bfin/dv-bfin_cec.h	86;"	d
VEC_EXCPT14	sim/bfin/dv-bfin_cec.h	87;"	d
VEC_EXCPT15	sim/bfin/dv-bfin_cec.h	88;"	d
VEC_FCMP	sim/aarch64/simulator.c	4769;"	d	file:
VEC_FCMP0	sim/aarch64/simulator.c	4744;"	d	file:
VEC_HWERR	sim/bfin/dv-bfin_cec.h	109;"	d
VEC_ILGAL_I	sim/bfin/dv-bfin_cec.h	92;"	d
VEC_ILL_RES	sim/bfin/dv-bfin_cec.h	104;"	d
VEC_INIT	bfd/vms-alpha.c	395;"	d	file:
VEC_ISTRU_VL	sim/bfin/dv-bfin_cec.h	99;"	d
VEC_MISALI_D	sim/bfin/dv-bfin_cec.h	94;"	d
VEC_MISALI_I	sim/bfin/dv-bfin_cec.h	100;"	d
VEC_OP	gdb/common/vec.h	415;"	d
VEC_OVFLOW	sim/bfin/dv-bfin_cec.h	90;"	d
VEC_SIM_ABORT	sim/bfin/dv-bfin_cec.h	112;"	d
VEC_SIM_BASE	sim/bfin/dv-bfin_cec.h	110;"	d
VEC_SIM_DBGA	sim/bfin/dv-bfin_cec.h	114;"	d
VEC_SIM_HLT	sim/bfin/dv-bfin_cec.h	111;"	d
VEC_SIM_TRAP	sim/bfin/dv-bfin_cec.h	113;"	d
VEC_STEP	sim/bfin/dv-bfin_cec.h	89;"	d
VEC_SYS	sim/bfin/dv-bfin_cec.h	73;"	d
VEC_T	gdb/common/vec.h	417;"	d
VEC_UNCOV	sim/bfin/dv-bfin_cec.h	95;"	d
VEC_UNDEF_I	sim/bfin/dv-bfin_cec.h	91;"	d
VEC_WATCH	sim/bfin/dv-bfin_cec.h	98;"	d
VEC_address	gdb/common/vec.h	385;"	d
VEC_alloc	gdb/common/vec.h	189;"	d
VEC_block_remove	gdb/common/vec.h	376;"	d
VEC_cleanup	gdb/common/vec.h	203;"	d
VEC_copy	gdb/common/vec.h	222;"	d
VEC_embedded_init	gdb/common/vec.h	214;"	d
VEC_embedded_size	gdb/common/vec.h	213;"	d
VEC_empty	gdb/common/vec.h	148;"	d
VEC_free	gdb/common/vec.h	196;"	d
VEC_index	gdb/common/vec.h	167;"	d
VEC_iterate	gdb/common/vec.h	181;"	d
VEC_last	gdb/common/vec.h	158;"	d
VEC_length	gdb/common/vec.h	140;"	d
VEC_lower_bound	gdb/common/vec.h	399;"	d
VEC_merge	gdb/common/vec.h	229;"	d
VEC_ordered_remove	gdb/common/vec.h	355;"	d
VEC_pop	gdb/common/vec.h	286;"	d
VEC_quick_insert	gdb/common/vec.h	330;"	d
VEC_quick_push	gdb/common/vec.h	265;"	d
VEC_replace	gdb/common/vec.h	318;"	d
VEC_reserve	gdb/common/vec.h	253;"	d
VEC_safe_grow	gdb/common/vec.h	304;"	d
VEC_safe_insert	gdb/common/vec.h	343;"	d
VEC_safe_push	gdb/common/vec.h	276;"	d
VEC_space	gdb/common/vec.h	241;"	d
VEC_truncate	gdb/common/vec.h	294;"	d
VEC_unordered_remove	gdb/common/vec.h	367;"	d
VERIFIER	opcodes/aarch64-gen.c	31;"	d	file:
VERIFIER	opcodes/aarch64-opc.c	4544;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/1.cc	103;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/1.cc	104;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/2.cc	100;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/2.cc	101;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/3.cc	100;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/char/3.cc	101;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/1.cc	103;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/1.cc	104;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/2.cc	100;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/2.cc	101;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/3.cc	100;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operations/find/wchar_t/3.cc	101;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operators/char/2.cc	245;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operators/char/2.cc	246;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operators/wchar_t/2.cc	245;"	d	file:
VERIFY	gdb/unittests/basic_string_view/operators/wchar_t/2.cc	246;"	d	file:
VERIFY	gdb/unittests/optional-selftests.c	31;"	d	file:
VERIFY	gdb/unittests/string_view-selftests.c	38;"	d	file:
VERIFY	libiberty/vsnprintf.c	92;"	d	file:
VERIFY_COPY_RELOC	bfd/elfxx-x86.h	223;"	d
VERIFY_PLT_ENTRY	bfd/elfxx-x86.h	207;"	d
VERSIONMADEBY	zlib/contrib/minizip/zip.c	50;"	d	file:
VERSION_AUX_ID	include/som/aout.h	85;"	d
VERSION_H	gdb/common/version.h	20;"	d
VERSION_H	sim/common/version.h	20;"	d
VERSION_ID	include/som/lst.h	50;"	d
VERSYM_HIDDEN	include/elf/common.h	1067;"	d
VERSYM_VERSION	include/elf/common.h	1071;"	d
VER_DEF_CURRENT	include/elf/common.h	1038;"	d
VER_DEF_NONE	include/elf/common.h	1037;"	d
VER_FLG_BASE	include/elf/common.h	1048;"	d
VER_FLG_INFO	include/elf/common.h	1050;"	d
VER_FLG_WEAK	include/elf/common.h	1049;"	d
VER_NDX_GLOBAL	include/elf/common.h	1055;"	d
VER_NDX_LOCAL	include/elf/common.h	1054;"	d
VER_NEED_CURRENT	include/elf/common.h	1061;"	d
VER_NEED_NONE	include/elf/common.h	1060;"	d
VEX0F	opcodes/i386-opc.h	511;"	d
VEX0F38	opcodes/i386-opc.h	512;"	d
VEX0F3A	opcodes/i386-opc.h	513;"	d
VEX128	opcodes/i386-opc.h	471;"	d
VEX256	opcodes/i386-opc.h	472;"	d
VEX3SOURCES	opcodes/i386-opc.h	524;"	d
VEXLWP	opcodes/i386-opc.h	493;"	d
VEXNDD	opcodes/i386-opc.h	492;"	d
VEXScalar	opcodes/i386-opc.h	473;"	d
VEXW0	opcodes/i386-opc.h	500;"	d
VEXW1	opcodes/i386-opc.h	501;"	d
VEXXDS	opcodes/i386-opc.h	491;"	d
VEX_0F	opcodes/i386-dis.c	/^  VEX_0F = 0,$/;"	e	enum:__anon51	file:
VEX_0F38	opcodes/i386-dis.c	/^  VEX_0F38,$/;"	e	enum:__anon51	file:
VEX_0F3A	opcodes/i386-dis.c	/^  VEX_0F3A$/;"	e	enum:__anon51	file:
VEX_C4_TABLE	opcodes/i386-dis.c	714;"	d	file:
VEX_C5_TABLE	opcodes/i386-dis.c	715;"	d	file:
VEX_LEN_0F10_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F10_P_1 = 0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F10_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F10_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F11_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F11_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F11_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F11_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F12_P_0_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F12_P_0_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F12_P_0_M_1	opcodes/i386-dis.c	/^  VEX_LEN_0F12_P_0_M_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F12_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F12_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F13_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F13_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F16_P_0_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F16_P_0_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F16_P_0_M_1	opcodes/i386-dis.c	/^  VEX_LEN_0F16_P_0_M_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F16_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F16_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F17_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F17_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2A_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F2A_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2A_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F2A_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2C_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F2C_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2C_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F2C_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2D_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F2D_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2D_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F2D_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2E_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F2E_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2E_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F2E_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2F_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F2F_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F2F_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F2F_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3816_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3816_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3819_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3819_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F381A_P_2_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F381A_P_2_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3836_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3836_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3841_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3841_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F385A_P_2_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0F385A_P_2_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38DB_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F38DB_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F2_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F2_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F3_R_1_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F3_R_1_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F3_R_2_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F3_R_2_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F3_R_3_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F3_R_3_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F5_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F5_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F5_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F38F5_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F5_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F38F5_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F6_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F38F6_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F7_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F38F7_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F7_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F38F7_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F7_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F38F7_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F38F7_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F38F7_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A00_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A00_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A01_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A01_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A06_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A06_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A0A_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A0A_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A0B_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A0B_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A14_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A14_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A15_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A15_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A16_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A16_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A17_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A17_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A18_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A18_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A19_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A19_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A20_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A20_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A21_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A21_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A22_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A22_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A30_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A30_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A31_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A31_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A32_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A32_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A33_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A33_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A38_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A38_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A39_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A39_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A41_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A41_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A46_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A46_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A60_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A60_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A61_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A61_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A62_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A62_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A63_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A63_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A6A_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A6A_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A6B_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A6B_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A6E_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A6E_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A6F_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A6F_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A7A_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A7A_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A7B_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A7B_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A7E_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A7E_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3A7F_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3A7F_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3ADF_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F3ADF_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F3AF0_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F3AF0_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F41_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F41_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F41_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F41_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F42_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F42_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F42_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F42_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F44_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F44_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F44_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F44_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F45_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F45_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F45_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F45_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F46_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F46_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F46_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F46_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F47_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F47_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F47_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F47_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F4A_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F4A_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F4A_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F4A_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F4B_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F4B_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F4B_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F4B_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F51_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F51_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F51_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F51_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F52_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F52_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F53_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F53_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F58_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F58_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F58_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F58_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F59_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F59_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F59_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F59_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5A_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F5A_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5A_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F5A_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5C_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F5C_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5C_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F5C_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5D_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F5D_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5D_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F5D_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5E_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F5E_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5E_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F5E_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5F_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F5F_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F5F_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F5F_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F6E_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F6E_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F7E_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0F7E_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0F7E_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F7E_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F90_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F90_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F90_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F90_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F91_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F91_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F91_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F91_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F92_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F92_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F92_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F92_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F92_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F92_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F93_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F93_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F93_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F93_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F93_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0F93_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0F98_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F98_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F98_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F98_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0F99_P_0	opcodes/i386-dis.c	/^  VEX_LEN_0F99_P_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0F99_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0F99_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0FAE_R_2_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0FAE_R_2_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0FAE_R_3_M_0	opcodes/i386-dis.c	/^  VEX_LEN_0FAE_R_3_M_0,$/;"	e	enum:__anon53	file:
VEX_LEN_0FC2_P_1	opcodes/i386-dis.c	/^  VEX_LEN_0FC2_P_1,$/;"	e	enum:__anon53	file:
VEX_LEN_0FC2_P_3	opcodes/i386-dis.c	/^  VEX_LEN_0FC2_P_3,$/;"	e	enum:__anon53	file:
VEX_LEN_0FC4_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0FC4_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0FC5_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0FC5_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0FD6_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0FD6_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0FF7_P_2	opcodes/i386-dis.c	/^  VEX_LEN_0FF7_P_2,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_CC	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_CC,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_CD	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_CD,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_CE	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_CE,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_CF	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_CF,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_EC	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_EC,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_ED	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_ED,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_EE	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_EE,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_08_EF	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_08_EF,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_09_80	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_09_80,$/;"	e	enum:__anon53	file:
VEX_LEN_0FXOP_09_81	opcodes/i386-dis.c	/^  VEX_LEN_0FXOP_09_81$/;"	e	enum:__anon53	file:
VEX_LEN_TABLE	opcodes/i386-dis.c	716;"	d	file:
VEX_W_0F10_P_0	opcodes/i386-dis.c	/^  VEX_W_0F10_P_0 = 0,$/;"	e	enum:__anon54	file:
VEX_W_0F10_P_1	opcodes/i386-dis.c	/^  VEX_W_0F10_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F10_P_2	opcodes/i386-dis.c	/^  VEX_W_0F10_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F10_P_3	opcodes/i386-dis.c	/^  VEX_W_0F10_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F11_P_0	opcodes/i386-dis.c	/^  VEX_W_0F11_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F11_P_1	opcodes/i386-dis.c	/^  VEX_W_0F11_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F11_P_2	opcodes/i386-dis.c	/^  VEX_W_0F11_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F11_P_3	opcodes/i386-dis.c	/^  VEX_W_0F11_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F12_P_0_M_0	opcodes/i386-dis.c	/^  VEX_W_0F12_P_0_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F12_P_0_M_1	opcodes/i386-dis.c	/^  VEX_W_0F12_P_0_M_1,$/;"	e	enum:__anon54	file:
VEX_W_0F12_P_1	opcodes/i386-dis.c	/^  VEX_W_0F12_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F12_P_2	opcodes/i386-dis.c	/^  VEX_W_0F12_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F12_P_3	opcodes/i386-dis.c	/^  VEX_W_0F12_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F13_M_0	opcodes/i386-dis.c	/^  VEX_W_0F13_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F14	opcodes/i386-dis.c	/^  VEX_W_0F14,$/;"	e	enum:__anon54	file:
VEX_W_0F15	opcodes/i386-dis.c	/^  VEX_W_0F15,$/;"	e	enum:__anon54	file:
VEX_W_0F16_P_0_M_0	opcodes/i386-dis.c	/^  VEX_W_0F16_P_0_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F16_P_0_M_1	opcodes/i386-dis.c	/^  VEX_W_0F16_P_0_M_1,$/;"	e	enum:__anon54	file:
VEX_W_0F16_P_1	opcodes/i386-dis.c	/^  VEX_W_0F16_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F16_P_2	opcodes/i386-dis.c	/^  VEX_W_0F16_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F17_M_0	opcodes/i386-dis.c	/^  VEX_W_0F17_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F28	opcodes/i386-dis.c	/^  VEX_W_0F28,$/;"	e	enum:__anon54	file:
VEX_W_0F29	opcodes/i386-dis.c	/^  VEX_W_0F29,$/;"	e	enum:__anon54	file:
VEX_W_0F2B_M_0	opcodes/i386-dis.c	/^  VEX_W_0F2B_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F2E_P_0	opcodes/i386-dis.c	/^  VEX_W_0F2E_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F2E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F2E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F2F_P_0	opcodes/i386-dis.c	/^  VEX_W_0F2F_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F2F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F2F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3800_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3800_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3801_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3801_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3802_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3802_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3803_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3803_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3804_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3804_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3805_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3805_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3806_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3806_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3807_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3807_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3808_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3808_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3809_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3809_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380A_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380A_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F380F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F380F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3816_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3816_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3817_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3817_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3818_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3818_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3819_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3819_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F381A_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F381A_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F381C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F381C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F381D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F381D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F381E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F381E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3820_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3820_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3821_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3821_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3822_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3822_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3823_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3823_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3824_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3824_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3825_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3825_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3828_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3828_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3829_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3829_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F382A_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F382A_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F382B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F382B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F382C_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F382C_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F382D_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F382D_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F382E_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F382E_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F382F_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F382F_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3830_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3830_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3831_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3831_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3832_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3832_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3833_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3833_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3834_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3834_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3835_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3835_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3836_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3836_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3837_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3837_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3838_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3838_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3839_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3839_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383A_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383A_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F383F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F383F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3840_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3840_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3841_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3841_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3846_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3846_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3858_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3858_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3859_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3859_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F385A_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0F385A_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3878_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3878_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3879_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3879_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F38CF_P_2	opcodes/i386-dis.c	/^  VEX_W_0F38CF_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F38DB_P_2	opcodes/i386-dis.c	/^  VEX_W_0F38DB_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A00_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A00_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A01_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A01_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A02_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A02_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A04_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A04_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A05_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A05_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A06_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A06_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A08_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A08_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A09_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A09_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0A_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0A_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A0F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A0F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A14_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A14_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A15_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A15_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A18_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A18_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A19_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A19_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A20_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A20_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A21_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A21_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A30_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F3A30_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3A31_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F3A31_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3A32_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F3A32_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3A33_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F3A33_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F3A38_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A38_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A39_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A39_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A40_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A40_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A41_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A41_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A42_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A42_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A46_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A46_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A48_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A48_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A49_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A49_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A4A_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A4A_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A4B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A4B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A4C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A4C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A62_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A62_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3A63_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3A63_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3ACE_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3ACE_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3ACF_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3ACF_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F3ADF_P_2	opcodes/i386-dis.c	/^  VEX_W_0F3ADF_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F41_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F41_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F41_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F41_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F42_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F42_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F42_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F42_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F44_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F44_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F44_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F44_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F45_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F45_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F45_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F45_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F46_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F46_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F46_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F46_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F47_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F47_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F47_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F47_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F4A_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F4A_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F4A_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F4A_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F4B_P_0_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F4B_P_0_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F4B_P_2_LEN_1	opcodes/i386-dis.c	/^  VEX_W_0F4B_P_2_LEN_1,$/;"	e	enum:__anon54	file:
VEX_W_0F50_M_0	opcodes/i386-dis.c	/^  VEX_W_0F50_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0F51_P_0	opcodes/i386-dis.c	/^  VEX_W_0F51_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F51_P_1	opcodes/i386-dis.c	/^  VEX_W_0F51_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F51_P_2	opcodes/i386-dis.c	/^  VEX_W_0F51_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F51_P_3	opcodes/i386-dis.c	/^  VEX_W_0F51_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F52_P_0	opcodes/i386-dis.c	/^  VEX_W_0F52_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F52_P_1	opcodes/i386-dis.c	/^  VEX_W_0F52_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F53_P_0	opcodes/i386-dis.c	/^  VEX_W_0F53_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F53_P_1	opcodes/i386-dis.c	/^  VEX_W_0F53_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F58_P_0	opcodes/i386-dis.c	/^  VEX_W_0F58_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F58_P_1	opcodes/i386-dis.c	/^  VEX_W_0F58_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F58_P_2	opcodes/i386-dis.c	/^  VEX_W_0F58_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F58_P_3	opcodes/i386-dis.c	/^  VEX_W_0F58_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F59_P_0	opcodes/i386-dis.c	/^  VEX_W_0F59_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F59_P_1	opcodes/i386-dis.c	/^  VEX_W_0F59_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F59_P_2	opcodes/i386-dis.c	/^  VEX_W_0F59_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F59_P_3	opcodes/i386-dis.c	/^  VEX_W_0F59_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F5A_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5A_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5A_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5A_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5A_P_3	opcodes/i386-dis.c	/^  VEX_W_0F5A_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F5B_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5B_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5B_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5B_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F5B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F5C_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5C_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5C_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5C_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F5C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F5C_P_3	opcodes/i386-dis.c	/^  VEX_W_0F5C_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F5D_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5D_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5D_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5D_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F5D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F5D_P_3	opcodes/i386-dis.c	/^  VEX_W_0F5D_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F5E_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5E_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5E_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5E_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5E_P_2	opcodes/i386-dis.c	/^  VEX_W_0F5E_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F5E_P_3	opcodes/i386-dis.c	/^  VEX_W_0F5E_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F5F_P_0	opcodes/i386-dis.c	/^  VEX_W_0F5F_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F5F_P_1	opcodes/i386-dis.c	/^  VEX_W_0F5F_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F5F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F5F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F5F_P_3	opcodes/i386-dis.c	/^  VEX_W_0F5F_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F60_P_2	opcodes/i386-dis.c	/^  VEX_W_0F60_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F61_P_2	opcodes/i386-dis.c	/^  VEX_W_0F61_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F62_P_2	opcodes/i386-dis.c	/^  VEX_W_0F62_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F63_P_2	opcodes/i386-dis.c	/^  VEX_W_0F63_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F64_P_2	opcodes/i386-dis.c	/^  VEX_W_0F64_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F65_P_2	opcodes/i386-dis.c	/^  VEX_W_0F65_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F66_P_2	opcodes/i386-dis.c	/^  VEX_W_0F66_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F67_P_2	opcodes/i386-dis.c	/^  VEX_W_0F67_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F68_P_2	opcodes/i386-dis.c	/^  VEX_W_0F68_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F69_P_2	opcodes/i386-dis.c	/^  VEX_W_0F69_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F6A_P_2	opcodes/i386-dis.c	/^  VEX_W_0F6A_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F6B_P_2	opcodes/i386-dis.c	/^  VEX_W_0F6B_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F6C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F6C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F6D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F6D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F6F_P_1	opcodes/i386-dis.c	/^  VEX_W_0F6F_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F6F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F6F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F70_P_1	opcodes/i386-dis.c	/^  VEX_W_0F70_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F70_P_2	opcodes/i386-dis.c	/^  VEX_W_0F70_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F70_P_3	opcodes/i386-dis.c	/^  VEX_W_0F70_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F71_R_2_P_2	opcodes/i386-dis.c	/^  VEX_W_0F71_R_2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F71_R_4_P_2	opcodes/i386-dis.c	/^  VEX_W_0F71_R_4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F71_R_6_P_2	opcodes/i386-dis.c	/^  VEX_W_0F71_R_6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F72_R_2_P_2	opcodes/i386-dis.c	/^  VEX_W_0F72_R_2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F72_R_4_P_2	opcodes/i386-dis.c	/^  VEX_W_0F72_R_4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F72_R_6_P_2	opcodes/i386-dis.c	/^  VEX_W_0F72_R_6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F73_R_2_P_2	opcodes/i386-dis.c	/^  VEX_W_0F73_R_2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F73_R_3_P_2	opcodes/i386-dis.c	/^  VEX_W_0F73_R_3_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F73_R_6_P_2	opcodes/i386-dis.c	/^  VEX_W_0F73_R_6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F73_R_7_P_2	opcodes/i386-dis.c	/^  VEX_W_0F73_R_7_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F74_P_2	opcodes/i386-dis.c	/^  VEX_W_0F74_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F75_P_2	opcodes/i386-dis.c	/^  VEX_W_0F75_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F76_P_2	opcodes/i386-dis.c	/^  VEX_W_0F76_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F77_P_0	opcodes/i386-dis.c	/^  VEX_W_0F77_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0F7C_P_2	opcodes/i386-dis.c	/^  VEX_W_0F7C_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F7C_P_3	opcodes/i386-dis.c	/^  VEX_W_0F7C_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F7D_P_2	opcodes/i386-dis.c	/^  VEX_W_0F7D_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F7D_P_3	opcodes/i386-dis.c	/^  VEX_W_0F7D_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0F7E_P_1	opcodes/i386-dis.c	/^  VEX_W_0F7E_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F7F_P_1	opcodes/i386-dis.c	/^  VEX_W_0F7F_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0F7F_P_2	opcodes/i386-dis.c	/^  VEX_W_0F7F_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0F90_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F90_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F90_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F90_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F91_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F91_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F91_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F91_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F92_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F92_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F92_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F92_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F92_P_3_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F92_P_3_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F93_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F93_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F93_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F93_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F93_P_3_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F93_P_3_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F98_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F98_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F98_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F98_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F99_P_0_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F99_P_0_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0F99_P_2_LEN_0	opcodes/i386-dis.c	/^  VEX_W_0F99_P_2_LEN_0,$/;"	e	enum:__anon54	file:
VEX_W_0FAE_R_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0FAE_R_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0FAE_R_3_M_0	opcodes/i386-dis.c	/^  VEX_W_0FAE_R_3_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0FC2_P_0	opcodes/i386-dis.c	/^  VEX_W_0FC2_P_0,$/;"	e	enum:__anon54	file:
VEX_W_0FC2_P_1	opcodes/i386-dis.c	/^  VEX_W_0FC2_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0FC2_P_2	opcodes/i386-dis.c	/^  VEX_W_0FC2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FC2_P_3	opcodes/i386-dis.c	/^  VEX_W_0FC2_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0FC4_P_2	opcodes/i386-dis.c	/^  VEX_W_0FC4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FC5_P_2	opcodes/i386-dis.c	/^  VEX_W_0FC5_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD0_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD0_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD0_P_3	opcodes/i386-dis.c	/^  VEX_W_0FD0_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0FD1_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD1_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD2_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD3_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD3_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD4_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD5_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD5_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD6_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD7_P_2_M_1	opcodes/i386-dis.c	/^  VEX_W_0FD7_P_2_M_1,$/;"	e	enum:__anon54	file:
VEX_W_0FD8_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD8_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FD9_P_2	opcodes/i386-dis.c	/^  VEX_W_0FD9_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDA_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDA_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDB_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDB_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDC_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDC_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDD_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDD_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDE_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDE_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FDF_P_2	opcodes/i386-dis.c	/^  VEX_W_0FDF_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE0_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE0_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE1_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE1_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE2_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE3_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE3_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE4_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE5_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE5_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE6_P_1	opcodes/i386-dis.c	/^  VEX_W_0FE6_P_1,$/;"	e	enum:__anon54	file:
VEX_W_0FE6_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE6_P_3	opcodes/i386-dis.c	/^  VEX_W_0FE6_P_3,$/;"	e	enum:__anon54	file:
VEX_W_0FE7_P_2_M_0	opcodes/i386-dis.c	/^  VEX_W_0FE7_P_2_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0FE8_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE8_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FE9_P_2	opcodes/i386-dis.c	/^  VEX_W_0FE9_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FEA_P_2	opcodes/i386-dis.c	/^  VEX_W_0FEA_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FEB_P_2	opcodes/i386-dis.c	/^  VEX_W_0FEB_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FEC_P_2	opcodes/i386-dis.c	/^  VEX_W_0FEC_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FED_P_2	opcodes/i386-dis.c	/^  VEX_W_0FED_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FEE_P_2	opcodes/i386-dis.c	/^  VEX_W_0FEE_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FEF_P_2	opcodes/i386-dis.c	/^  VEX_W_0FEF_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF0_P_3_M_0	opcodes/i386-dis.c	/^  VEX_W_0FF0_P_3_M_0,$/;"	e	enum:__anon54	file:
VEX_W_0FF1_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF1_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF2_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF2_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF3_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF3_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF4_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF4_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF5_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF5_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF6_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF6_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF7_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF7_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF8_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF8_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FF9_P_2	opcodes/i386-dis.c	/^  VEX_W_0FF9_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FFA_P_2	opcodes/i386-dis.c	/^  VEX_W_0FFA_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FFB_P_2	opcodes/i386-dis.c	/^  VEX_W_0FFB_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FFC_P_2	opcodes/i386-dis.c	/^  VEX_W_0FFC_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FFD_P_2	opcodes/i386-dis.c	/^  VEX_W_0FFD_P_2,$/;"	e	enum:__anon54	file:
VEX_W_0FFE_P_2	opcodes/i386-dis.c	/^  VEX_W_0FFE_P_2,$/;"	e	enum:__anon54	file:
VEX_W_TABLE	opcodes/i386-dis.c	717;"	d	file:
VFLAG	sim/arm/armemu.h	95;"	d
VFORK_STRING	libiberty/pex-unix.c	63;"	d	file:
VFORK_STRING	libiberty/pex-unix.c	65;"	d	file:
VFP11_BAD	bfd/elf32-arm.c	/^  VFP11_BAD$/;"	e	enum:bfd_arm_vfp11_pipe	file:
VFP11_DS	bfd/elf32-arm.c	/^  VFP11_DS,$/;"	e	enum:bfd_arm_vfp11_pipe	file:
VFP11_ERRATUM_ARM_VENEER	bfd/elf32-arm.c	/^  VFP11_ERRATUM_ARM_VENEER,$/;"	e	enum:__anon1129	file:
VFP11_ERRATUM_BRANCH_TO_ARM_VENEER	bfd/elf32-arm.c	/^  VFP11_ERRATUM_BRANCH_TO_ARM_VENEER,$/;"	e	enum:__anon1129	file:
VFP11_ERRATUM_BRANCH_TO_THUMB_VENEER	bfd/elf32-arm.c	/^  VFP11_ERRATUM_BRANCH_TO_THUMB_VENEER,$/;"	e	enum:__anon1129	file:
VFP11_ERRATUM_THUMB_VENEER	bfd/elf32-arm.c	/^  VFP11_ERRATUM_THUMB_VENEER$/;"	e	enum:__anon1129	file:
VFP11_ERRATUM_VENEER_ENTRY_NAME	bfd/elf32-arm.c	2249;"	d	file:
VFP11_ERRATUM_VENEER_SECTION_NAME	bfd/elf32-arm.c	2248;"	d	file:
VFP11_ERRATUM_VENEER_SIZE	bfd/elf32-arm.c	7147;"	d	file:
VFP11_FMAC	bfd/elf32-arm.c	/^  VFP11_FMAC,$/;"	e	enum:bfd_arm_vfp11_pipe	file:
VFP11_LS	bfd/elf32-arm.c	/^  VFP11_LS,$/;"	e	enum:bfd_arm_vfp11_pipe	file:
VFP_CPRC_DOUBLE	gdb/arm-tdep.c	/^  VFP_CPRC_DOUBLE,$/;"	e	enum:arm_vfp_cprc_base_type	file:
VFP_CPRC_SINGLE	gdb/arm-tdep.c	/^  VFP_CPRC_SINGLE,$/;"	e	enum:arm_vfp_cprc_base_type	file:
VFP_CPRC_UNKNOWN	gdb/arm-tdep.c	/^  VFP_CPRC_UNKNOWN,$/;"	e	enum:arm_vfp_cprc_base_type	file:
VFP_CPRC_VEC128	gdb/arm-tdep.c	/^  VFP_CPRC_VEC128$/;"	e	enum:arm_vfp_cprc_base_type	file:
VFP_CPRC_VEC64	gdb/arm-tdep.c	/^  VFP_CPRC_VEC64,$/;"	e	enum:arm_vfp_cprc_base_type	file:
VFP_REGISTER_SIZE	gdb/arm-tdep.h	42;"	d
VFP_REGS_SIZE	gdb/aarch32-linux-nat.h	21;"	d
VFP_Reg	sim/arm/armdefs.h	/^  ARM_VFP_reg  VFP_Reg[32];     \/* Advanced SIMD registers.  *\/$/;"	m	struct:ARMul_State
VFP_VERSION_COUNT	bfd/elf32-arm.c	14521;"	d	file:
VFP_dval	sim/arm/armdefs.h	68;"	d
VFP_dword	sim/arm/armdefs.h	69;"	d
VFP_fval	sim/arm/armdefs.h	64;"	d
VFP_sword	sim/arm/armdefs.h	66;"	d
VFP_uword	sim/arm/armdefs.h	65;"	d
VFlag	sim/arm/armdefs.h	/^  ARMword NFlag, ZFlag, CFlag, VFlag, IFFlags;	\/* dummy flags for speed *\/$/;"	m	struct:ARMul_State
VFunction	readline/rltypedefs.h	/^typedef void VFunction ();$/;"	t
VH1_2	sim/common/sim-endian.h	306;"	d
VH2_4	sim/common/sim-endian.h	309;"	d
VH4_8	sim/common/sim-endian.h	312;"	d
VH8_16	sim/common/sim-endian.h	315;"	d
VH_word	sim/common/sim-endian.h	319;"	d
VH_word	sim/common/sim-endian.h	323;"	d
VI1	opcodes/v850-opc.c	1080;"	d	file:
VI2	opcodes/v850-opc.c	1092;"	d	file:
VI2DUP	opcodes/v850-opc.c	1096;"	d	file:
VIM_CHANGE	readline/rlprivate.h	129;"	d
VIM_DELETE	readline/rlprivate.h	128;"	d
VIM_YANK	readline/rlprivate.h	130;"	d
VIOLET	gdb/testsuite/gdb.base/call-ar-st.c	/^	      VIOLET,$/;"	e	enum:__anon1973	file:
VIP	sim/v850/sim-main.h	298;"	d
VIRTUAL_ENVIRONMENT	sim/common/sim-config.h	/^  VIRTUAL_ENVIRONMENT,$/;"	e	enum:sim_environment
VIRTUAL_ENVIRONMENT	sim/ppc/std-config.h	111;"	d
VIRTUAL_INSN_X_AFTER	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_BEFORE = -1, VIRTUAL_INSN_X_AFTER = -2,$/;"	e	enum:__anon652
VIRTUAL_INSN_X_BEFORE	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_BEFORE = -1, VIRTUAL_INSN_X_AFTER = -2,$/;"	e	enum:__anon652
VIRTUAL_INSN_X_BEGIN	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_BEGIN = -3,$/;"	e	enum:__anon652
VIRTUAL_INSN_X_CHAIN	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_CHAIN= -4, VIRTUAL_INSN_X_CTI_CHAIN = -5$/;"	e	enum:__anon652
VIRTUAL_INSN_X_CTI_CHAIN	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_CHAIN= -4, VIRTUAL_INSN_X_CTI_CHAIN = -5$/;"	e	enum:__anon652
VIRTUAL_INSN_X_INVALID	sim/common/cgen-defs.h	/^  VIRTUAL_INSN_X_INVALID = 0,$/;"	e	enum:__anon652
VISIBILITY_IGNORE	gdb/stabsread.c	491;"	d	file:
VISIBILITY_PRIVATE	gdb/stabsread.c	488;"	d	file:
VISIBILITY_PROTECTED	gdb/stabsread.c	489;"	d	file:
VISIBILITY_PUBLIC	gdb/stabsread.c	490;"	d	file:
VISIBLE_BELL	readline/rldefs.h	125;"	d
VISIBLE_STATS	gdb/completer.c	2301;"	d	file:
VISIBLE_STATS	readline/rlconf.h	29;"	d
VISIUM_OPCODE_ARCH_BAD	include/opcode/visium.h	/^  VISIUM_OPCODE_ARCH_BAD$/;"	e	enum:visium_opcode_arch_val
VISIUM_OPCODE_ARCH_DEF	include/opcode/visium.h	/^  VISIUM_OPCODE_ARCH_DEF = 0,$/;"	e	enum:visium_opcode_arch_val
VISIUM_OPCODE_ARCH_GR5	include/opcode/visium.h	/^  VISIUM_OPCODE_ARCH_GR5,$/;"	e	enum:visium_opcode_arch_val
VISIUM_OPCODE_ARCH_GR6	include/opcode/visium.h	/^  VISIUM_OPCODE_ARCH_GR6,$/;"	e	enum:visium_opcode_arch_val
VISIUM_OPCODE_ARCH_MASK	include/opcode/visium.h	35;"	d
VISIUM_OPCODE_ARCH_MAX	include/opcode/visium.h	31;"	d
VIS_CHARS	readline/display.c	963;"	d	file:
VIS_LINE	readline/display.c	964;"	d	file:
VIS_LLEN	readline/display.c	961;"	d	file:
VI_COMMAND_MODE	readline/rlprivate.h	37;"	d
VI_INSERT_MODE	readline/rlprivate.h	38;"	d
VI_MODE	readline/rlconf.h	26;"	d
VL	include/opcode/convex.h	46;"	d
VL1_2	sim/common/sim-endian.h	307;"	d
VL2_4	sim/common/sim-endian.h	310;"	d
VL4_8	sim/common/sim-endian.h	313;"	d
VL8_16	sim/common/sim-endian.h	316;"	d
VLENSIMM	opcodes/ppc-opc.c	2550;"	d	file:
VLESIMM	opcodes/ppc-opc.c	2545;"	d	file:
VLEUIMM	opcodes/ppc-opc.c	2555;"	d	file:
VLEUIMML	opcodes/ppc-opc.c	2559;"	d	file:
VLE_OP	include/opcode/ppc.h	244;"	d
VLE_OPCD_SEGS	opcodes/ppc-dis.c	372;"	d	file:
VLE_OP_TO_SEG	include/opcode/ppc.h	247;"	d
VLIW_COMBO	opcodes/frv-opc.h	/^typedef CGEN_ATTR_VALUE_ENUM_TYPE VLIW_COMBO[FRV_VLIW_SIZE];$/;"	t
VLS	include/opcode/convex.h	48;"	d
VL_word	sim/common/sim-endian.h	320;"	d
VL_word	sim/common/sim-endian.h	324;"	d
VM	include/opcode/convex.h	44;"	d
VMA	gdb/symfile.c	/^    VMA, OSIZE, LMA, MAPPED$/;"	e	enum:ovly_index	file:
VMA	gdb/testsuite/gdb.base/d10vovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
VMA	gdb/testsuite/gdb.base/m32rovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
VMA	gdb/testsuite/gdb.base/ovlymgr.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	e	enum:ovly_index	file:
VMADR	sim/v850/sim-main.h	301;"	d
VMECR	sim/v850/sim-main.h	299;"	d
VMECR_VMMS	sim/v850/sim-main.h	316;"	d
VMECR_VMR	sim/v850/sim-main.h	312;"	d
VMECR_VMRMW	sim/v850/sim-main.h	315;"	d
VMECR_VMS	sim/v850/sim-main.h	314;"	d
VMECR_VMW	sim/v850/sim-main.h	313;"	d
VMECR_VMX	sim/v850/sim-main.h	311;"	d
VMIN	readline/rltty.c	311;"	d	file:
VML	include/opcode/convex.h	61;"	d
VMSTATE_NUMARG	readline/rlprivate.h	135;"	d
VMSTATE_READ	readline/rlprivate.h	134;"	d
VMS_BLOCK_SIZE	bfd/vms-lib.c	35;"	d	file:
VMS_BLOCK_SIZE	bfd/vms.h	33;"	d
VMS_DEBUG	bfd/vms.h	101;"	d
VMS_H	bfd/vms.h	27;"	d
VMS_LF_CALL_DEBUG	include/elf/ia64.h	170;"	d
VMS_LF_DBG_IN_DSF	include/elf/ia64.h	182;"	d
VMS_LF_DBG_IN_IMG	include/elf/ia64.h	180;"	d
VMS_LF_EXE_INIT	include/elf/ia64.h	178;"	d
VMS_LF_IMGSTA	include/elf/ia64.h	175;"	d
VMS_LF_INITIALIZE	include/elf/ia64.h	176;"	d
VMS_LF_MAIN	include/elf/ia64.h	177;"	d
VMS_LF_MKTHREADS	include/elf/ia64.h	173;"	d
VMS_LF_NOP0BUFS	include/elf/ia64.h	171;"	d
VMS_LF_P0IMAGE	include/elf/ia64.h	172;"	d
VMS_LF_REL_SEG_OFF	include/elf/ia64.h	184;"	d
VMS_LF_SIGNATURES	include/elf/ia64.h	183;"	d
VMS_LF_TBK_IN_DSF	include/elf/ia64.h	181;"	d
VMS_LF_TBK_IN_IMG	include/elf/ia64.h	179;"	d
VMS_LF_UPCALLS	include/elf/ia64.h	174;"	d
VMS_OBJECT_ADJUSTMENT	bfd/vms-alpha.c	766;"	d	file:
VMS_PAGE_MASK	gdb/stubs/ia64vms-stub.c	73;"	d	file:
VMS_PAGE_SIZE	gdb/stubs/ia64vms-stub.c	72;"	d	file:
VMS_SFT_CODE_ADDR	include/elf/ia64.h	200;"	d
VMS_SFT_FD	include/elf/ia64.h	202;"	d
VMS_SFT_RESERVE	include/elf/ia64.h	203;"	d
VMS_SFT_SYMV_IDX	include/elf/ia64.h	201;"	d
VMS_STL_IGNORE	include/elf/ia64.h	206;"	d
VMS_STL_LNK	include/elf/ia64.h	209;"	d
VMS_STL_RESERVE	include/elf/ia64.h	207;"	d
VMS_STL_STD	include/elf/ia64.h	208;"	d
VMS_STO_FUNC_TYPE	include/elf/ia64.h	198;"	d
VMS_STO_LINKAGE	include/elf/ia64.h	204;"	d
VMS_STO_VISIBILITY	include/elf/ia64.h	196;"	d
VMS_ST_FUNC_TYPE	include/elf/ia64.h	199;"	d
VMS_ST_LINKAGE	include/elf/ia64.h	205;"	d
VMS_ST_VISIBILITY	include/elf/ia64.h	197;"	d
VMS_TIME_FACTOR	bfd/vms-misc.c	540;"	d	file:
VMS_TIME_OFFSET	bfd/vms-misc.c	543;"	d	file:
VMTID	sim/v850/sim-main.h	300;"	d
VMU	include/opcode/convex.h	60;"	d
VM_INLINE	sim/ppc/std-config.h	473;"	d
VM_MIN_ADDRESS	gdb/mips-tdep.c	553;"	d	file:
VOFFSET_STATIC	gdb/gdbtypes.h	942;"	d
VOID	sim/common/cgen-types.h	/^typedef void VOID;$/;"	t
VOID_PTR_CONVERSION_BADNESS	gdb/gdbtypes.c	/^const struct rank VOID_PTR_CONVERSION_BADNESS = {2,0};$/;"	v	typeref:struct:rank
VP0_REGNUM	gdb/ia64-tdep.c	/^		   VP0_REGNUM, VP16_REGNUM = VP0_REGNUM + 16,$/;"	e	enum:pseudo_regs	file:
VP16_REGNUM	gdb/ia64-tdep.c	/^		   VP0_REGNUM, VP16_REGNUM = VP0_REGNUM + 16,$/;"	e	enum:pseudo_regs	file:
VP63_REGNUM	gdb/ia64-tdep.c	/^		   VP63_REGNUM = VP0_REGNUM + 63, LAST_PSEUDO_REGNUM };$/;"	e	enum:pseudo_regs	file:
VPADR	sim/v850/sim-main.h	304;"	d
VPATH	zlib/nintendods/Makefile	/^export VPATH	:=	$(foreach dir,$(SOURCES),$(CURDIR)\/$(dir)) \\$/;"	m
VPCMP	opcodes/i386-dis.c	445;"	d	file:
VPCMP_Fixup	opcodes/i386-dis.c	/^VPCMP_Fixup (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
VPCOM	opcodes/i386-dis.c	446;"	d	file:
VPCOM_Fixup	opcodes/i386-dis.c	/^VPCOM_Fixup (int bytemode ATTRIBUTE_UNUSED,$/;"	f	file:
VPECR	sim/v850/sim-main.h	302;"	d
VPTID	sim/v850/sim-main.h	303;"	d
VR	sim/ppc/altivec_registers.h	41;"	d
VR	sim/v850/sim-main.h	114;"	d
VR1	opcodes/v850-opc.c	1276;"	d	file:
VR2	opcodes/v850-opc.c	1279;"	d	file:
VR_REGNUM	gdb/cris-tdep.c	/^  VR_REGNUM   = 17,$/;"	e	enum:cris_regnums	file:
VReg	sim/aarch64/cpustate.h	/^typedef enum VReg$/;"	g
VReg	sim/aarch64/cpustate.h	/^} VReg;$/;"	t	typeref:enum:VReg
VS	include/opcode/convex.h	47;"	d
VS	opcodes/ppc-opc.c	2384;"	d	file:
VS	sim/aarch64/decode.h	/^  VS = 0x6, \/* meaning V == 1 *\/$/;"	e	enum:CondCode
VS	sim/arm/armemu.h	30;"	d
VSCR	sim/ppc/altivec_registers.h	44;"	d
VSCR_NJ	sim/ppc/altivec_expression.h	42;"	d
VSCR_SAT	sim/ppc/altivec_expression.h	41;"	d
VS_BIT	sim/bfin/bfin-sim.h	238;"	d
VTBL_FNADDR_OFFSET	gdb/symtab.h	1520;"	d
VTIME	readline/rltty.c	315;"	d	file:
VTV_PAGE_SIZE	include/vtv-change-permission.h	47;"	d
VTV_PAGE_SIZE	include/vtv-change-permission.h	50;"	d
VTV_PAGE_SIZE	include/vtv-change-permission.h	52;"	d
VT_select	sim/mips/mdmx.c	/^} VT_select;$/;"	t	typeref:enum:__anon843	file:
VU0	opcodes/mips-opc.c	354;"	d	file:
VU0CH	opcodes/mips-opc.c	355;"	d	file:
VV	include/opcode/convex.h	55;"	d
VX	opcodes/ppc-opc.c	2915;"	d	file:
VXA	opcodes/ppc-opc.c	3015;"	d	file:
VXASH	opcodes/ppc-opc.c	3035;"	d	file:
VXASHB_MASK	opcodes/ppc-opc.c	3021;"	d	file:
VXASH_MASK	opcodes/ppc-opc.c	3036;"	d	file:
VXA_MASK	opcodes/ppc-opc.c	3018;"	d	file:
VXPS_MASK	opcodes/ppc-opc.c	3009;"	d	file:
VXR	opcodes/ppc-opc.c	3024;"	d	file:
VXR_MASK	opcodes/ppc-opc.c	3030;"	d	file:
VXUIMM2_MASK	opcodes/ppc-opc.c	3006;"	d	file:
VXUIMM3_MASK	opcodes/ppc-opc.c	3003;"	d	file:
VXUIMM4_MASK	opcodes/ppc-opc.c	3000;"	d	file:
VXVA	opcodes/ppc-opc.c	3033;"	d	file:
VXVAPS_MASK	opcodes/ppc-opc.c	3012;"	d	file:
VXVAVB_MASK	opcodes/ppc-opc.c	2994;"	d	file:
VXVA_MASK	opcodes/ppc-opc.c	2988;"	d	file:
VXVB_MASK	opcodes/ppc-opc.c	2991;"	d	file:
VXVDVA_MASK	opcodes/ppc-opc.c	2997;"	d	file:
VXWORKS_PLTRESOLVE_RELOCS	bfd/elf32-ppc.c	141;"	d	file:
VXWORKS_PLTRESOLVE_RELOCS_SHLIB	bfd/elf32-ppc.c	144;"	d	file:
VXWORKS_PLT_ENTRY_SIZE	bfd/elf32-ppc.c	82;"	d	file:
VXWORKS_PLT_ENTRY_SIZE	bfd/elf32-sh.c	1731;"	d	file:
VXWORKS_PLT_HEADER_SIZE	bfd/elf32-sh.c	1730;"	d	file:
VXWORKS_PLT_INITIAL_ENTRY_SIZE	bfd/elf32-ppc.c	109;"	d	file:
VXWORKS_PLT_NON_JMP_SLOT_RELOCS	bfd/elf32-ppc.c	139;"	d	file:
VX_12	opcodes/s390-opc.c	153;"	d	file:
VX_LSP	opcodes/ppc-opc.c	2921;"	d	file:
VX_LSP_MASK	opcodes/ppc-opc.c	2924;"	d	file:
VX_LSP_OFF_MASK	opcodes/ppc-opc.c	2925;"	d	file:
VX_MASK	opcodes/ppc-opc.c	2918;"	d	file:
VX_MASK_DDD	opcodes/ppc-opc.c	2627;"	d	file:
VX_OFF	opcodes/ppc-opc.c	2617;"	d	file:
VX_OFF_SPE2	opcodes/ppc-opc.c	2620;"	d	file:
VX_OFF_SPE2_MASK	opcodes/ppc-opc.c	2940;"	d	file:
VX_RA_CONST	opcodes/ppc-opc.c	2928;"	d	file:
VX_RA_CONST_MASK	opcodes/ppc-opc.c	2932;"	d	file:
VX_RB_CONST	opcodes/ppc-opc.c	2934;"	d	file:
VX_RB_CONST_MASK	opcodes/ppc-opc.c	2938;"	d	file:
VX_SPE2_CLR	opcodes/ppc-opc.c	2948;"	d	file:
VX_SPE2_CLR_MASK	opcodes/ppc-opc.c	2952;"	d	file:
VX_SPE2_DDHH	opcodes/ppc-opc.c	2966;"	d	file:
VX_SPE2_DDHH_MASK	opcodes/ppc-opc.c	2970;"	d	file:
VX_SPE2_EVMAR	opcodes/ppc-opc.c	2979;"	d	file:
VX_SPE2_EVMAR_MASK	opcodes/ppc-opc.c	2983;"	d	file:
VX_SPE2_HH	opcodes/ppc-opc.c	2972;"	d	file:
VX_SPE2_HH_MASK	opcodes/ppc-opc.c	2977;"	d	file:
VX_SPE2_OCTET	opcodes/ppc-opc.c	2960;"	d	file:
VX_SPE2_OCTET_MASK	opcodes/ppc-opc.c	2964;"	d	file:
VX_SPE2_SPLATB	opcodes/ppc-opc.c	2954;"	d	file:
VX_SPE2_SPLATB_MASK	opcodes/ppc-opc.c	2958;"	d	file:
VX_SPE_CRFD	opcodes/ppc-opc.c	2942;"	d	file:
VX_SPE_CRFD_MASK	opcodes/ppc-opc.c	2946;"	d	file:
VZERO	opcodes/i386-dis.c	443;"	d	file:
VZERO_Fixup	opcodes/i386-dis.c	/^VZERO_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
V_12	opcodes/s390-opc.c	116;"	d	file:
V_16	opcodes/s390-opc.c	120;"	d	file:
V_32	opcodes/s390-opc.c	122;"	d	file:
V_8	opcodes/s390-opc.c	114;"	d	file:
V_BELLSTYLE	readline/bind.c	1495;"	d	file:
V_BIT	sim/bfin/bfin-sim.h	237;"	d
V_COMBEGIN	readline/bind.c	1496;"	d	file:
V_COPY_BIT	sim/bfin/bfin-sim.h	227;"	d
V_CP16_12	opcodes/s390-opc.c	118;"	d	file:
V_EDITMODE	readline/bind.c	1497;"	d	file:
V_IDX	sim/aarch64/cpustate.h	/^  V_IDX = 0,$/;"	e	enum:FlagIdx
V_INT	readline/bind.c	1502;"	d	file:
V_ISRCHTERM	readline/bind.c	1498;"	d	file:
V_KEYMAP	readline/bind.c	1499;"	d	file:
V_REGISTER_SIZE	gdb/aarch64-tdep.h	46;"	d
V_REG_M	opcodes/sh-opc.h	/^    V_REG_M,$/;"	e	enum:__anon62
V_REG_N	opcodes/sh-opc.h	/^    V_REG_N,$/;"	e	enum:__anon62
V_S	opcodes/tic80-opc.c	571;"	d	file:
V_SPECIAL	readline/bind.c	1416;"	d	file:
V_STRING	readline/bind.c	1501;"	d	file:
V_Z	opcodes/tic80-opc.c	574;"	d	file:
V_a0	opcodes/tic80-opc.c	565;"	d	file:
V_a1	opcodes/tic80-opc.c	562;"	d	file:
V_base	gdb/testsuite/gdb.cp/derivation.cc	/^class V_base$/;"	c	file:
V_derived	gdb/testsuite/gdb.cp/derivation.cc	/^class V_derived : public V_inter$/;"	c	file:
V_inter	gdb/testsuite/gdb.cp/derivation.cc	/^class V_inter : public virtual V_base$/;"	c	file:
V_m	opcodes/tic80-opc.c	568;"	d	file:
V_p	opcodes/tic80-opc.c	577;"	d	file:
Val	zlib/contrib/iostream2/zstream.h	/^    struct Val { unsigned char byte; size_t word; } val;$/;"	s	class:zstringlen
Val10	gdb/testsuite/gdb.cp/formatted-ref.cc	/^enum Enum1 { Val10=10, Val11, Val12 };$/;"	e	enum:Enum1	file:
Val11	gdb/testsuite/gdb.cp/formatted-ref.cc	/^enum Enum1 { Val10=10, Val11, Val12 };$/;"	e	enum:Enum1	file:
Val12	gdb/testsuite/gdb.cp/formatted-ref.cc	/^enum Enum1 { Val10=10, Val11, Val12 };$/;"	e	enum:Enum1	file:
ValCDP	sim/arm/armcopro.c	/^ValCDP (ARMul_State * state, unsigned type, ARMword instr)$/;"	f	file:
ValLDC	sim/arm/armcopro.c	/^ValLDC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
ValMCR	sim/arm/armcopro.c	/^ValMCR (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
ValMRC	sim/arm/armcopro.c	/^ValMRC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
ValReg	sim/arm/armcopro.c	/^static ARMword ValReg[16];$/;"	v	file:
ValSTC	sim/arm/armcopro.c	/^ValSTC (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
Val_GNU_MIPS_ABI_FP_64	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_64 = 6,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_64A	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_64A = 7,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_ANY	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_ANY = 0,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_DOUBLE	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_DOUBLE = 1,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_NAN2008	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_NAN2008 = 8,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_OLD_64	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_OLD_64 = 4,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_SINGLE	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_SINGLE = 2,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_SOFT	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_SOFT = 3,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_FP_XX	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_FP_XX = 5,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_MSA_128	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_MSA_128 = 1,$/;"	e	enum:__anon1489
Val_GNU_MIPS_ABI_MSA_ANY	include/elf/mips.h	/^  Val_GNU_MIPS_ABI_MSA_ANY = 0,$/;"	e	enum:__anon1489
Val_no_prettyformat	gdb/defs.h	/^    Val_no_prettyformat = 0,$/;"	e	enum:val_prettyformat
Val_prettyformat	gdb/defs.h	/^    Val_prettyformat,$/;"	e	enum:val_prettyformat
Val_prettyformat_default	gdb/defs.h	/^    Val_prettyformat_default$/;"	e	enum:val_prettyformat
Value	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        public uint Value { get { return _current; } }$/;"	p	class:DotZLib.ChecksumGeneratorBase
Value	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint Value { get; }$/;"	p	interface:DotZLib.ChecksumGenerator
ValueFCR	sim/mips/sim-main.h	735;"	d
ValueFPR	sim/mips/sim-main.h	722;"	d
Variable_Frame	gdb/hppa-tdep.h	/^    unsigned int Variable_Frame:1;	\/* 17 *\/$/;"	m	struct:unwind_table_entry
Vary	opcodes/opc2c.c	/^} Vary;$/;"	t	typeref:struct:__anon20	file:
Vary	sim/m32c/opc2c.c	/^} Vary;$/;"	t	typeref:struct:__anon530	file:
VaryRef	opcodes/opc2c.c	/^} VaryRef;$/;"	t	typeref:struct:__anon17	file:
VaryRef	sim/m32c/opc2c.c	/^} VaryRef;$/;"	t	typeref:struct:__anon527	file:
Vbase1	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^class Derived : public Vbase1, public Vbase2, public Vbase3$/;"	v
Vbase1	gdb/testsuite/gdb.python/py-prettyprint.c	/^class Derived : public Vbase1, public Vbase2, public Vbase3$/;"	v
Vbase2	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^class Derived : public Vbase1, public Vbase2, public Vbase3$/;"	v
Vbase2	gdb/testsuite/gdb.python/py-prettyprint.c	/^class Derived : public Vbase1, public Vbase2, public Vbase3$/;"	v
VecSIB	opcodes/i386-opc.h	/^  VecSIB,$/;"	e	enum:__anon67
VecSIB128	opcodes/i386-opc.h	531;"	d
VecSIB256	opcodes/i386-opc.h	532;"	d
VecSIB512	opcodes/i386-opc.h	533;"	d
Vec_Imm4	opcodes/i386-opc.h	/^  Vec_Imm4,$/;"	e	enum:__anon68
Vector	sim/arm/armdefs.h	/^  ARMword Vector;		\/* synthesize aborts in cycle modes *\/$/;"	m	struct:ARMul_State
VectorCatch	sim/arm/armdefs.h	/^  unsigned VectorCatch;		\/* caught exception mask *\/$/;"	m	struct:ARMul_State
Version	include/coff/pe.h	/^  bfd_byte Version; \/* Values from 0 up to 7 are possible.  *\/$/;"	m	struct:pex64_unwind_info
Version	include/coff/pe.h	/^  char Version[2];$/;"	m	struct:external_ANON_OBJECT_HEADER_BIGOBJ
Version	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public static string Version { get { return zlibVersion(); } }$/;"	p	class:DotZLib.Info
Version_Flags	include/coff/pe.h	/^  bfd_byte Version_Flags;$/;"	m	struct:external_pex64_unwind_info
Vex	opcodes/i386-dis.c	422;"	d	file:
Vex	opcodes/i386-opc.h	/^  Vex,$/;"	e	enum:__anon67
Vex128	opcodes/i386-dis.c	425;"	d	file:
Vex256	opcodes/i386-dis.c	426;"	d	file:
VexGatherQ	opcodes/i386-dis.c	424;"	d	file:
VexGdq	opcodes/i386-dis.c	427;"	d	file:
VexOpcode	opcodes/i386-opc.h	/^  VexOpcode,$/;"	e	enum:__anon67
VexScalar	opcodes/i386-dis.c	423;"	d	file:
VexSources	opcodes/i386-opc.h	/^  VexSources,$/;"	e	enum:__anon67
VexVVVV	opcodes/i386-opc.h	/^  VexVVVV,$/;"	e	enum:__anon67
VexW	opcodes/i386-opc.h	/^  VexW,$/;"	e	enum:__anon67
Vex_2src_1	opcodes/i386-dis.c	419;"	d	file:
Vex_2src_2	opcodes/i386-dis.c	420;"	d	file:
Virtual	gdb/testsuite/gdb.cp/virtbase.cc	/^struct Virtual : public virtual VirtualMiddleA, public virtual VirtualMiddleB {$/;"	s	file:
Virtual	gdb/testsuite/gdb.trace/unavailable.cc	/^struct Virtual {$/;"	s	file:
Virtual	include/hp-symtab.h	/^  unsigned int   Virtual:   1;  \/* virtual function             *\/$/;"	m	struct:quick_procedure
Virtual	include/hp-symtab.h	/^  unsigned int Virtual:     1;     \/* virtual base class ?          *\/$/;"	m	struct:dntt_type_inheritance
VirtualAddress	include/coff/internal.h	/^  bfd_vma VirtualAddress;$/;"	m	struct:_IMAGE_DATA_DIRECTORY
VirtualBase	gdb/testsuite/gdb.cp/virtbase.cc	/^struct VirtualBase {$/;"	s	file:
VirtualMiddleA	gdb/testsuite/gdb.cp/virtbase.cc	/^struct VirtualMiddleA : public virtual VirtualBase {$/;"	s	file:
VirtualMiddleB	gdb/testsuite/gdb.cp/virtbase.cc	/^struct VirtualMiddleB : public virtual VirtualBase {$/;"	s	file:
VirtuallyDerived	gdb/testsuite/gdb.cp/casts.cc	/^struct VirtuallyDerived : public virtual Alpha$/;"	s	file:
VirtuallyDerived	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^struct VirtuallyDerived : public virtual Alpha$/;"	s	file:
VmInfo	bfd/rs6000-core.c	/^} VmInfo;$/;"	t	typeref:union:__anon1178	file:
Vword_H	sim/common/sim-endian.h	399;"	d
Vword_H	sim/common/sim-endian.h	403;"	d
Vword_L	sim/common/sim-endian.h	400;"	d
Vword_L	sim/common/sim-endian.h	404;"	d
W	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace W{ int x; }$/;"	n	file:
W	intl/gettextP.h	62;"	d
W	opcodes/i386-opc.h	/^  W,$/;"	e	enum:__anon67
W	opcodes/ppc-opc.c	2474;"	d	file:
W	opcodes/rl78-decode.c	53;"	d	file:
W	sim/aarch64/cpustate.h	/^  int32_t      W[4];$/;"	m	union:FRegisterValue
W6	opcodes/arc-opc.c	2151;"	d	file:
WACC	sim/arm/iwmmxt.c	/^WACC (ARMul_State * state, ARMword instr)$/;"	f	file:
WADD	sim/arm/iwmmxt.c	/^WADD (ARMul_State * state, ARMword instr)$/;"	f	file:
WAITPID_MIN_TIME	gdb/testsuite/gdb.threads/slow-waitpid.c	132;"	d	file:
WAITSTATUS_H	gdb/target/waitstatus.h	21;"	d
WAIT_CHILD	libiberty/pex-win32.c	56;"	d	file:
WAIT_FOR_GDB	gdb/testsuite/gdb.base/jit-main.c	131;"	d	file:
WAIT_GRANDCHILD	libiberty/pex-win32.c	57;"	d	file:
WAIT_H	gdb/target/wait.h	21;"	d
WALIGNI	sim/arm/iwmmxt.c	/^WALIGNI (ARMword instr)$/;"	f	file:
WALIGNR	sim/arm/iwmmxt.c	/^WALIGNR (ARMul_State * state, ARMword instr)$/;"	f	file:
WAND	sim/arm/iwmmxt.c	/^WAND (ARMword instr)$/;"	f	file:
WANDN	sim/arm/iwmmxt.c	/^WANDN (ARMword instr)$/;"	f	file:
WANT_CPU	sim/cris/cpuv10.c	24;"	d	file:
WANT_CPU	sim/cris/cpuv32.c	24;"	d	file:
WANT_CPU	sim/cris/cris-tmpl.c	22;"	d	file:
WANT_CPU	sim/cris/decodev10.c	24;"	d	file:
WANT_CPU	sim/cris/decodev32.c	24;"	d	file:
WANT_CPU	sim/cris/modelv10.c	24;"	d	file:
WANT_CPU	sim/cris/modelv32.c	24;"	d	file:
WANT_CPU	sim/frv/cache.c	20;"	d	file:
WANT_CPU	sim/frv/cpu.c	24;"	d	file:
WANT_CPU	sim/frv/decode.c	24;"	d	file:
WANT_CPU	sim/frv/frv.c	20;"	d	file:
WANT_CPU	sim/frv/interrupts.c	20;"	d	file:
WANT_CPU	sim/frv/memory.c	20;"	d	file:
WANT_CPU	sim/frv/model.c	24;"	d	file:
WANT_CPU	sim/frv/options.c	20;"	d	file:
WANT_CPU	sim/frv/pipeline.c	20;"	d	file:
WANT_CPU	sim/frv/profile-fr400.c	22;"	d	file:
WANT_CPU	sim/frv/profile-fr450.c	22;"	d	file:
WANT_CPU	sim/frv/profile-fr500.c	22;"	d	file:
WANT_CPU	sim/frv/profile-fr550.c	22;"	d	file:
WANT_CPU	sim/frv/profile.c	22;"	d	file:
WANT_CPU	sim/frv/registers.c	20;"	d	file:
WANT_CPU	sim/frv/reset.c	20;"	d	file:
WANT_CPU	sim/frv/sem.c	24;"	d	file:
WANT_CPU	sim/frv/sim-if.c	20;"	d	file:
WANT_CPU	sim/frv/traps.c	20;"	d	file:
WANT_CPU	sim/iq2000/cpu.c	24;"	d	file:
WANT_CPU	sim/iq2000/decode.c	24;"	d	file:
WANT_CPU	sim/iq2000/iq2000.c	20;"	d	file:
WANT_CPU	sim/iq2000/model.c	24;"	d	file:
WANT_CPU	sim/iq2000/sem.c	24;"	d	file:
WANT_CPU	sim/lm32/cpu.c	24;"	d	file:
WANT_CPU	sim/lm32/decode.c	24;"	d	file:
WANT_CPU	sim/lm32/lm32.c	21;"	d	file:
WANT_CPU	sim/lm32/model.c	24;"	d	file:
WANT_CPU	sim/lm32/sem.c	24;"	d	file:
WANT_CPU	sim/lm32/traps.c	21;"	d	file:
WANT_CPU	sim/m32r/cpu.c	24;"	d	file:
WANT_CPU	sim/m32r/cpu2.c	24;"	d	file:
WANT_CPU	sim/m32r/cpux.c	24;"	d	file:
WANT_CPU	sim/m32r/decode.c	24;"	d	file:
WANT_CPU	sim/m32r/decode2.c	24;"	d	file:
WANT_CPU	sim/m32r/decodex.c	24;"	d	file:
WANT_CPU	sim/m32r/m32r.c	20;"	d	file:
WANT_CPU	sim/m32r/m32r2.c	20;"	d	file:
WANT_CPU	sim/m32r/m32rx.c	20;"	d	file:
WANT_CPU	sim/m32r/model.c	24;"	d	file:
WANT_CPU	sim/m32r/model2.c	24;"	d	file:
WANT_CPU	sim/m32r/modelx.c	24;"	d	file:
WANT_CPU	sim/m32r/sem.c	24;"	d	file:
WANT_CPU	sim/or1k/cpu.c	25;"	d	file:
WANT_CPU	sim/or1k/decode.c	25;"	d	file:
WANT_CPU	sim/or1k/model.c	25;"	d	file:
WANT_CPU	sim/or1k/or1k.c	20;"	d	file:
WANT_CPU	sim/or1k/sem.c	25;"	d	file:
WANT_CPU	sim/or1k/traps.c	20;"	d	file:
WANT_CPU	sim/sh64/cpu.c	24;"	d	file:
WANT_CPU	sim/sh64/decode-compact.c	24;"	d	file:
WANT_CPU	sim/sh64/decode-media.c	24;"	d	file:
WANT_CPU	sim/sh64/mloop-compact.c	6;"	d	file:
WANT_CPU	sim/sh64/mloop-media.c	6;"	d	file:
WANT_CPU	sim/sh64/sem-compact.c	24;"	d	file:
WANT_CPU	sim/sh64/sem-media.c	24;"	d	file:
WANT_CPU	sim/sh64/sh64.c	20;"	d	file:
WANT_CPU_CRISV10F	sim/cris/cpuv10.c	25;"	d	file:
WANT_CPU_CRISV10F	sim/cris/crisv10f.c	22;"	d	file:
WANT_CPU_CRISV10F	sim/cris/decodev10.c	25;"	d	file:
WANT_CPU_CRISV10F	sim/cris/modelv10.c	25;"	d	file:
WANT_CPU_CRISV32F	sim/cris/cpuv32.c	25;"	d	file:
WANT_CPU_CRISV32F	sim/cris/crisv32f.c	22;"	d	file:
WANT_CPU_CRISV32F	sim/cris/decodev32.c	25;"	d	file:
WANT_CPU_CRISV32F	sim/cris/modelv32.c	25;"	d	file:
WANT_CPU_FRVBF	sim/frv/cache.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/cpu.c	25;"	d	file:
WANT_CPU_FRVBF	sim/frv/decode.c	25;"	d	file:
WANT_CPU_FRVBF	sim/frv/frv.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/interrupts.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/memory.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/model.c	25;"	d	file:
WANT_CPU_FRVBF	sim/frv/options.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/pipeline.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/profile-fr400.c	23;"	d	file:
WANT_CPU_FRVBF	sim/frv/profile-fr450.c	23;"	d	file:
WANT_CPU_FRVBF	sim/frv/profile-fr500.c	23;"	d	file:
WANT_CPU_FRVBF	sim/frv/profile-fr550.c	23;"	d	file:
WANT_CPU_FRVBF	sim/frv/profile.c	23;"	d	file:
WANT_CPU_FRVBF	sim/frv/registers.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/reset.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/sem.c	25;"	d	file:
WANT_CPU_FRVBF	sim/frv/sim-if.c	21;"	d	file:
WANT_CPU_FRVBF	sim/frv/traps.c	21;"	d	file:
WANT_CPU_IQ2000BF	sim/iq2000/cpu.c	25;"	d	file:
WANT_CPU_IQ2000BF	sim/iq2000/decode.c	25;"	d	file:
WANT_CPU_IQ2000BF	sim/iq2000/iq2000.c	21;"	d	file:
WANT_CPU_IQ2000BF	sim/iq2000/model.c	25;"	d	file:
WANT_CPU_IQ2000BF	sim/iq2000/sem.c	25;"	d	file:
WANT_CPU_LM32BF	sim/lm32/cpu.c	25;"	d	file:
WANT_CPU_LM32BF	sim/lm32/decode.c	25;"	d	file:
WANT_CPU_LM32BF	sim/lm32/lm32.c	22;"	d	file:
WANT_CPU_LM32BF	sim/lm32/model.c	25;"	d	file:
WANT_CPU_LM32BF	sim/lm32/sem.c	25;"	d	file:
WANT_CPU_LM32BF	sim/lm32/traps.c	22;"	d	file:
WANT_CPU_M32R2F	sim/m32r/cpu2.c	25;"	d	file:
WANT_CPU_M32R2F	sim/m32r/decode2.c	25;"	d	file:
WANT_CPU_M32R2F	sim/m32r/m32r2.c	21;"	d	file:
WANT_CPU_M32R2F	sim/m32r/model2.c	25;"	d	file:
WANT_CPU_M32RBF	sim/m32r/cpu.c	25;"	d	file:
WANT_CPU_M32RBF	sim/m32r/decode.c	25;"	d	file:
WANT_CPU_M32RBF	sim/m32r/m32r.c	21;"	d	file:
WANT_CPU_M32RBF	sim/m32r/model.c	25;"	d	file:
WANT_CPU_M32RBF	sim/m32r/sem.c	25;"	d	file:
WANT_CPU_M32RXF	sim/m32r/cpux.c	25;"	d	file:
WANT_CPU_M32RXF	sim/m32r/decodex.c	25;"	d	file:
WANT_CPU_M32RXF	sim/m32r/m32rx.c	21;"	d	file:
WANT_CPU_M32RXF	sim/m32r/modelx.c	25;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/cpu.c	26;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/decode.c	26;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/model.c	26;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/or1k.c	19;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/sem.c	26;"	d	file:
WANT_CPU_OR1K32BF	sim/or1k/traps.c	19;"	d	file:
WANT_CPU_SH64	sim/sh64/cpu.c	25;"	d	file:
WANT_CPU_SH64	sim/sh64/decode-compact.c	25;"	d	file:
WANT_CPU_SH64	sim/sh64/decode-media.c	25;"	d	file:
WANT_CPU_SH64	sim/sh64/mloop-compact.c	7;"	d	file:
WANT_CPU_SH64	sim/sh64/mloop-media.c	7;"	d	file:
WANT_CPU_SH64	sim/sh64/sem-compact.c	25;"	d	file:
WANT_CPU_SH64	sim/sh64/sem-media.c	25;"	d	file:
WANT_CPU_SH64	sim/sh64/sh64.c	21;"	d	file:
WANT_F1	gdb/testsuite/gdb.linespec/base/one/thefile.cc	4;"	d	file:
WANT_F2	gdb/testsuite/gdb.linespec/base/two/thefile.cc	4;"	d	file:
WAR	sim/frv/cache.h	/^    FRV_CACHE_WAR_REQUEST WAR;$/;"	m	union:frv_cache_request::__anon232
WAR	sim/frv/cache.h	/^  FRV_CACHE_WAR           WAR[NUM_WARS];$/;"	m	struct:__anon239
WARN	bfd/linker.c	/^  WARN,		\/* Warn if referenced, else MWARN.  *\/$/;"	e	enum:link_action	file:
WARNC	bfd/linker.c	/^  WARNC		\/* Issue warning and then CYCLE.  *\/$/;"	e	enum:link_action	file:
WARN_REDHAT	bfd/elf32-rx.c	682;"	d	file:
WARN_ROW	bfd/linker.c	/^  WARN_ROW,		\/* Warning.  *\/$/;"	e	enum:link_row	file:
WASM_DYLINK_SECTION	bfd/wasm-module.h	42;"	d
WASM_FUNCTION_SUBSECTION	bfd/wasm-module.h	46;"	d
WASM_LINKING_SECTION	bfd/wasm-module.h	41;"	d
WASM_LOCALS_SUBSECTION	bfd/wasm-module.h	47;"	d
WASM_MAGIC	bfd/wasm-module.h	27;"	d
WASM_NAME_SECTION	bfd/wasm-module.h	39;"	d
WASM_NUMBERED_SECTIONS	bfd/wasm-module.c	60;"	d	file:
WASM_OPCODE	opcodes/wasm32-dis.c	92;"	d	file:
WASM_RELOC_SECTION_PREFIX	bfd/wasm-module.h	40;"	d
WASM_SECTION	bfd/wasm-module.h	35;"	d
WASM_SECTION_FUNCTION_INDEX	bfd/wasm-module.h	50;"	d
WASM_SECTION_PREFIX	bfd/wasm-module.h	32;"	d
WASM_VERSION	bfd/wasm-module.h	29;"	d
WATCHFUNCTIONS	sim/mcore/interp.c	247;"	d	file:
WATCH_CORE	sim/common/sim-events.c	831;"	d	file:
WATCH_CORE	sim/common/sim-events.c	904;"	d	file:
WATCH_EXC	sim/erc32/erc32.c	105;"	d	file:
WATCH_SIM	sim/common/sim-events.c	906;"	d	file:
WATCH_SIM	sim/common/sim-events.c	976;"	d	file:
WAVG2	sim/arm/iwmmxt.c	/^WAVG2 (ARMword instr)$/;"	f	file:
WBAT	sim/sh/interp.c	581;"	d	file:
WB_EDGE	sim/bfin/dv-bfin_nfc.h	34;"	d
WB_EMPTY	sim/bfin/dv-bfin_nfc.h	29;"	d
WB_FULL	sim/bfin/dv-bfin_nfc.h	26;"	d
WB_OVF	sim/bfin/dv-bfin_nfc.h	33;"	d
WB_SHIFT	gdb/xtensa-tdep.h	287;"	d
WC	opcodes/ppc-opc.c	2086;"	d	file:
WCAR	include/opcode/d10v.h	84;"	d
WCHAR	libiberty/regex.c	632;"	d	file:
WCHAR	libiberty/regex.c	8205;"	d	file:
WCHAR_BUFLEN	gdb/valprint.c	45;"	d	file:
WCHAR_BUFLEN_MAX	gdb/valprint.c	48;"	d	file:
WCMPEQ	sim/arm/iwmmxt.c	/^WCMPEQ (ARMul_State * state, ARMword instr)$/;"	f	file:
WCMPGT	sim/arm/iwmmxt.c	/^WCMPGT (ARMul_State * state, ARMword instr)$/;"	f	file:
WCON_CUP	sim/arm/iwmmxt.c	50;"	d	file:
WCON_MUP	sim/arm/iwmmxt.c	51;"	d	file:
WCOREDUMP	libiberty/testsuite/test-pexecute.c	66;"	d	file:
WCOREFLG	libiberty/testsuite/test-pexecute.c	69;"	d	file:
WCR1	gdb/stubs/sh-stub.c	1119;"	d	file:
WDAT	sim/sh/interp.c	603;"	d	file:
WDDIS	sim/bfin/dv-bfin_wdog.h	31;"	d
WDEN	sim/bfin/dv-bfin_wdog.h	30;"	d
WDEV	sim/bfin/dv-bfin_wdog.h	25;"	d
WDEV_GPI	sim/bfin/dv-bfin_wdog.h	28;"	d
WDEV_NMI	sim/bfin/dv-bfin_wdog.h	27;"	d
WDEV_NONE	sim/bfin/dv-bfin_wdog.h	29;"	d
WDEV_RESET	sim/bfin/dv-bfin_wdog.h	26;"	d
WDRO	sim/bfin/dv-bfin_wdog.h	32;"	d
WDSIZE	sim/bfin/dv-bfin_dma.h	30;"	d
WDSIZE_16	sim/bfin/dv-bfin_dma.h	28;"	d
WDSIZE_32	sim/bfin/dv-bfin_dma.h	29;"	d
WDSIZE_8	sim/bfin/dv-bfin_dma.h	27;"	d
WEAK	bfd/linker.c	/^  WEAK,		\/* Mark symbol weak undefined.  *\/$/;"	e	enum:link_action	file:
WEXITSTATUS	gdb/common/gdb_wait.h	67;"	d
WEXITSTATUS	libiberty/testsuite/test-pexecute.c	60;"	d	file:
WEXITSTATUS	readline/examples/rlfe/os.h	482;"	d
WEXITSTATUS	readline/examples/rlfe/os.h	484;"	d
WF0	include/opcode/d10v.h	83;"	d
WFE	gdb/arch/aarch64-insn.h	/^  WFE             = (2 << 5) | HINT,$/;"	e	enum:aarch64_opcodes
WHERE	gdb/testsuite/gdb.base/macscp1.c	52;"	d	file:
WHERE	gdb/testsuite/gdb.base/macscp1.c	63;"	d	file:
WHERE	gdb/testsuite/gdb.base/macscp1.c	64;"	d	file:
WHERE	gdb/testsuite/gdb.base/macscp1.c	75;"	d	file:
WHERE	gdb/testsuite/gdb.base/macscp1.c	76;"	d	file:
WHERE	gdb/testsuite/gdb.base/macscp2.h	15;"	d
WHERE	gdb/testsuite/gdb.base/macscp2.h	16;"	d
WHERE	gdb/testsuite/gdb.base/macscp2.h	3;"	d
WHERE	gdb/testsuite/gdb.base/macscp2.h	4;"	d
WHERE	gdb/testsuite/gdb.base/macscp3.h	15;"	d
WHERE	gdb/testsuite/gdb.base/macscp3.h	16;"	d
WHERE	gdb/testsuite/gdb.base/macscp3.h	3;"	d
WHERE	gdb/testsuite/gdb.base/macscp3.h	4;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	10;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	12;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	17;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	27;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	29;"	d
WHERE	gdb/testsuite/gdb.base/macscp4.h	34;"	d
WHICH	gdb/features/Makefile	/^WHICH = aarch64 \\$/;"	m
WHITE	gdb/testsuite/gdb.base/call-ar-st.c	/^	      WHITE,$/;"	e	enum:__anon1973	file:
WI	sim/or1k/arch.h	30;"	d
WIDECHAR	zlib/gzguts.h	43;"	d
WIDE_CHAR_SUPPORT	gdb/gnulib/import/fnmatch.c	40;"	d	file:
WIDE_CHAR_SUPPORT	libiberty/regex.c	55;"	d	file:
WIDE_CHAR_VERSION	gdb/gnulib/import/fnmatch.c	199;"	d	file:
WIDTH_L	opcodes/v850-opc.c	1258;"	d	file:
WIDTH_M	opcodes/v850-opc.c	1255;"	d	file:
WIDTH_U	opcodes/v850-opc.c	1252;"	d	file:
WIFCORESIG	readline/examples/rlfe/os.h	469;"	d
WIFCORESIG	readline/examples/rlfe/os.h	474;"	d
WIFCORESIG	readline/examples/rlfe/os.h	476;"	d
WIFEXITED	gdb/common/gdb_wait.h	44;"	d
WIFEXITED	libiberty/testsuite/test-pexecute.c	57;"	d	file:
WIFSIGNALED	gdb/common/gdb_wait.h	48;"	d
WIFSIGNALED	libiberty/testsuite/test-pexecute.c	51;"	d	file:
WIFSTOPPED	gdb/common/gdb_wait.h	59;"	d
WIFSTOPPED	gdb/common/gdb_wait.h	62;"	d
WILD	gdb/symtab.h	/^  WILD,$/;"	m	class:symbol_name_match_type
WILD_JUMP_CHECK	sim/rl78/rl78.c	42;"	d	file:
WILL_CALL_FINISH_DYNAMIC_SYMBOL	bfd/elf-bfd.h	2737;"	d
WIM	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
WIN32	intl/localcharset.c	44;"	d	file:
WIN32	intl/localcharset.c	45;"	d	file:
WIN32	intl/localename.c	30;"	d	file:
WIN32	intl/localename.c	31;"	d	file:
WIN32	zlib/zconf.h	179;"	d
WIN32FILE_IOWIN	zlib/contrib/minizip/iowin32.c	/^} WIN32FILE_IOWIN;$/;"	t	typeref:struct:__anon993	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/dirent-private.h	20;"	d
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/dup2.c	35;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/error.c	98;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/fcntl.c	37;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/getlogin_r.c	29;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/localcharset.c	57;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/localcharset.c	61;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/msvc-inval.c	43;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/msvc-nothrow.c	24;"	d	file:
WIN32_LEAN_AND_MEAN	gdb/gnulib/import/rename.c	37;"	d	file:
WIN32_LEAN_AND_MEAN	intl/localcharset.c	62;"	d	file:
WIN32_LEAN_AND_MEAN	intl/localename.c	35;"	d	file:
WIN32_LEAN_AND_MEAN	libiberty/lrealpath.c	70;"	d	file:
WIN32_LEAN_AND_MEAN	libiberty/physmem.c	60;"	d	file:
WIN32_LEAN_AND_MEAN	readline/input.c	95;"	d	file:
WINCECOMPAT_H	gdb/gdbserver/wincecompat.h	20;"	d
WINDOWS	zlib/zconf.h	175;"	d
WINDOWS32	gdb/gnulib/import/glob.c	48;"	d	file:
WINDOWS_NATIVE	gdb/gnulib/import/localcharset.c	36;"	d	file:
WINDOWS_NAT_H	gdb/windows-nat.h	19;"	d
WINDOWS_TDEP_H	gdb/windows-tdep.h	19;"	d
WINSIZE	gdb/xtensa-tdep.c	90;"	d	file:
WINSIZE	zlib/examples/zran.c	63;"	d	file:
WIN_HEIGHT_USAGE	gdb/tui/tui-win.c	81;"	d	file:
WIN_INIT	zlib/deflate.h	294;"	d
WITH_ALIGNMENT	sim/common/sim-config.h	220;"	d
WITH_ALIGNMENT	sim/ppc/std-config.h	193;"	d
WITH_CALLBACK_MEMORY	sim/ppc/std-config.h	173;"	d
WITH_DEFAULT_ALIGNMENT	sim/common/sim-config.h	224;"	d
WITH_DEFAULT_MODEL	sim/common/sim-model.h	53;"	d
WITH_DEFAULT_MODEL	sim/ppc/std-config.h	247;"	d
WITH_DEFAULT_TARGET_BYTE_ORDER	sim/common/sim-config.h	58;"	d
WITH_EVENTS	sim/ppc/std-config.h	132;"	d
WITH_FAST	sim/sh64/eng-compact.h	5;"	d
WITH_FAST	sim/sh64/eng-media.h	5;"	d
WITH_FLOATING_POINT	sim/ppc/std-config.h	210;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	106;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	107;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	134;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	135;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	149;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	150;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	160;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	161;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	171;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	172;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	182;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	183;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	193;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	194;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	204;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	205;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	215;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	216;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	226;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	227;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	84;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/sim-endian.h	85;"	d
WITH_HOST_BYTE_ORDER	sim/ppc/std-config.h	34;"	d
WITH_HOST_WORD_BITSIZE	sim/ppc/std-config.h	94;"	d
WITH_HOST_WORD_BITSIZE	sim/testsuite/common/alu-tst.c	3;"	d	file:
WITH_ISA_COMPACT	sim/sh64/mloop-media.c	542;"	d	file:
WITH_ISA_COMPACT	sim/sh64/mloop-media.c	612;"	d	file:
WITH_LOCATOR	gdb/tui/tui-data.h	73;"	d
WITH_MODEL	sim/common/sim-config.h	272;"	d
WITH_MODEL	sim/ppc/std-config.h	239;"	d
WITH_MODEL_ISSUE	sim/common/sim-config.h	283;"	d
WITH_MODEL_ISSUE	sim/ppc/std-config.h	254;"	d
WITH_MODEL_P	sim/common/sim-model.h	54;"	d
WITH_MODEL_P	sim/common/sim-model.h	56;"	d
WITH_MON	sim/ppc/std-config.h	233;"	d
WITH_NetBSD_HOST	sim/ppc/emul_netbsd.c	89;"	d	file:
WITH_PARALLEL_GENWRITE	sim/sh64/eng-compact.h	14;"	d
WITH_PARALLEL_GENWRITE	sim/sh64/eng-media.h	14;"	d
WITH_PARALLEL_READ	sim/sh64/eng-compact.h	12;"	d
WITH_PARALLEL_READ	sim/sh64/eng-media.h	12;"	d
WITH_PARALLEL_WRITE	sim/sh64/eng-compact.h	13;"	d
WITH_PARALLEL_WRITE	sim/sh64/eng-media.h	13;"	d
WITH_PROFILE_CACHE_P	sim/frv/profile.h	202;"	d
WITH_PROFILE_CORE_P	sim/common/sim-profile.h	95;"	d
WITH_PROFILE_INSN_P	sim/common/sim-profile.h	90;"	d
WITH_PROFILE_MEMORY_P	sim/common/sim-profile.h	101;"	d
WITH_PROFILE_MEMORY_P	sim/common/sim-profile.h	102;"	d
WITH_PROFILE_MEMORY_P	sim/common/sim-profile.h	91;"	d
WITH_PROFILE_MODEL_P	sim/common/sim-profile.h	92;"	d
WITH_PROFILE_MODEL_P	sim/sh64/decode.h	4;"	d
WITH_PROFILE_PARALLEL_P	sim/frv/profile.h	203;"	d
WITH_PROFILE_PC_P	sim/common/sim-profile.h	94;"	d
WITH_PROFILE_SCACHE_P	sim/common/sim-profile.h	93;"	d
WITH_RESERVED_BITS	sim/ppc/std-config.h	225;"	d
WITH_SCACHE	sim/common/cgen-scache.h	24;"	d
WITH_SCACHE_PBB	sim/cris/sim-main.h	30;"	d
WITH_SCACHE_PBB	sim/frv/sim-main.h	29;"	d
WITH_SCACHE_PBB	sim/iq2000/sim-main.h	14;"	d
WITH_SCACHE_PBB	sim/lm32/sim-main.h	26;"	d
WITH_SCACHE_PBB	sim/m32r/sim-main.h	9;"	d
WITH_SCACHE_PBB	sim/or1k/sim-main.h	22;"	d
WITH_SCACHE_PBB	sim/sh64/sim-main.h	13;"	d
WITH_SCACHE_PBB_SH64_COMPACT	sim/sh64/eng-compact.h	8;"	d
WITH_SCACHE_PBB_SH64_MEDIA	sim/sh64/eng-media.h	8;"	d
WITH_SEM_SWITCH_FAST	sim/sh64/eng-compact.h	22;"	d
WITH_SEM_SWITCH_FAST	sim/sh64/eng-media.h	22;"	d
WITH_SEM_SWITCH_FULL	sim/sh64/eng-compact.h	18;"	d
WITH_SEM_SWITCH_FULL	sim/sh64/eng-media.h	18;"	d
WITH_SMP	sim/ppc/std-config.h	73;"	d
WITH_STDIO	sim/ppc/main.c	55;"	d	file:
WITH_STDIO	sim/ppc/main.c	56;"	d	file:
WITH_TARGET_ADDRESS_BITSIZE	sim/common/sim-config.h	115;"	d
WITH_TARGET_BYTE_ORDER	sim/common/sim-config.h	54;"	d
WITH_TARGET_BYTE_ORDER	sim/ppc/std-config.h	38;"	d
WITH_TARGET_BYTE_ORDER	sim/testsuite/common/alu-tst.c	4;"	d	file:
WITH_TARGET_CELL_BITSIZE	sim/common/sim-config.h	119;"	d
WITH_TARGET_FLOATING_POINT_BITSIZE	sim/common/sim-config.h	123;"	d
WITH_TARGET_WORD_BITSIZE	sim/common/sim-config.h	111;"	d
WITH_TARGET_WORD_BITSIZE	sim/ppc/std-config.h	90;"	d
WITH_TARGET_WORD_BITSIZE	sim/testsuite/common/alu-tst.c	2;"	d	file:
WITH_TARGET_WORD_MSB	sim/common/sim-config.h	137;"	d
WITH_TARGET_WORD_MSB	sim/testsuite/common/alu-tst.c	1;"	d	file:
WITH_TARGET_WORD_MSB	sim/v850/sim-main.h	6;"	d
WITH_TIME_BASE	sim/ppc/std-config.h	142;"	d
WITH_TRACE_ALU_P	sim/common/sim-trace.h	136;"	d
WITH_TRACE_ANY_P	sim/common/sim-trace.h	128;"	d
WITH_TRACE_BRANCH_P	sim/common/sim-trace.h	141;"	d
WITH_TRACE_CORE_P	sim/common/sim-trace.h	137;"	d
WITH_TRACE_DEBUG_P	sim/common/sim-trace.h	144;"	d
WITH_TRACE_DECODE_P	sim/common/sim-trace.h	131;"	d
WITH_TRACE_DISASM_P	sim/common/sim-trace.h	130;"	d
WITH_TRACE_EVENTS_P	sim/common/sim-trace.h	138;"	d
WITH_TRACE_EXTRACT_P	sim/common/sim-trace.h	132;"	d
WITH_TRACE_FPU_P	sim/common/sim-trace.h	139;"	d
WITH_TRACE_INSN_P	sim/common/sim-trace.h	129;"	d
WITH_TRACE_LINENUM_P	sim/common/sim-trace.h	133;"	d
WITH_TRACE_MEMORY_P	sim/common/sim-trace.h	134;"	d
WITH_TRACE_MODEL_P	sim/common/sim-trace.h	135;"	d
WITH_TRACE_P	sim/common/sim-trace.h	125;"	d
WITH_TRACE_REGISTER_P	sim/common/sim-trace.h	143;"	d
WITH_TRACE_SYSCALL_P	sim/common/sim-trace.h	142;"	d
WITH_TRACE_VPU_P	sim/common/sim-trace.h	140;"	d
WITH_TREE_PROPERTIES	sim/common/sim-config.h	46;"	d
WITH_TUN	sim/bfin/dv-bfin_emac.c	38;"	d	file:
WITH_TUN	sim/bfin/dv-bfin_emac.c	40;"	d	file:
WITH_XOR_ENDIAN	sim/common/sim-config.h	78;"	d
WITH_XOR_ENDIAN	sim/ppc/std-config.h	58;"	d
WL	sim/mcore/interp.c	/^word WL[MAXWL];$/;"	v
WLAT	sim/sh/interp.c	580;"	d	file:
WLDR	sim/arm/iwmmxt.c	/^WLDR (ARMul_State * state, ARMword instr)$/;"	f	file:
WLW	sim/mcore/interp.c	/^int WLW;$/;"	v
WLbcyc	sim/mcore/interp.c	/^int WLbcyc;$/;"	v
WLcnts	sim/mcore/interp.c	/^int WLcnts[MAXWL];$/;"	v
WLcyc	sim/mcore/interp.c	/^int WLcyc[MAXWL];$/;"	v
WLendpc	sim/mcore/interp.c	/^word WLendpc;$/;"	v
WLincyc	sim/mcore/interp.c	/^int WLincyc;$/;"	v
WLmax	sim/mcore/interp.c	/^int WLmax[MAXWL];$/;"	v
WLmin	sim/mcore/interp.c	/^int WLmin[MAXWL];$/;"	v
WLstr	sim/mcore/interp.c	/^char * WLstr[MAXWL];$/;"	v
WMAC	sim/arm/iwmmxt.c	/^WMAC (ARMword instr)$/;"	f	file:
WMADD	sim/arm/iwmmxt.c	/^WMADD (ARMword instr)$/;"	f	file:
WMAX	sim/arm/iwmmxt.c	/^WMAX (ARMul_State * state, ARMword instr)$/;"	f	file:
WMEM	include/opcode/d10v.h	81;"	d
WMIN	sim/arm/iwmmxt.c	/^WMIN (ARMul_State * state, ARMword instr)$/;"	f	file:
WMUL	sim/arm/iwmmxt.c	/^WMUL (ARMword instr)$/;"	f	file:
WM_SetCaption	sim/bfin/gui.c	/^  void (*WM_SetCaption) (const char *title, const char *icon);$/;"	m	struct:__anon818	file:
WMask	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define WMask            [ rcx + dsWMask]$/;"	d
WMask	zlib/contrib/masmx64/gvmat64.asm	/^WMask           equ [ rcx + dsWMask]$/;"	d
WMask	zlib/contrib/masmx64/gvmat64.asm	/^WMask equ 07fffh$/;"	d
WNOHANG	gdb/common/gdb_wait.h	102;"	d
WNR	sim/bfin/dv-bfin_dma.h	26;"	d
WOM	sim/bfin/dv-bfin_spi.h	39;"	d
WOR	sim/arm/iwmmxt.c	/^WOR (ARMword instr)$/;"	f	file:
WORD64	sim/mips/sim-main.h	43;"	d
WORD64HI	sim/mips/sim-main.h	40;"	d
WORD64LO	sim/mips/sim-main.h	39;"	d
WORDCHAR_P	libiberty/regex.c	5302;"	d	file:
WORDCHAR_P	libiberty/regex.c	5308;"	d	file:
WORDCHAR_P	libiberty/regex.c	8190;"	d	file:
WORDSIZE	gdb/testsuite/gdb.base/jit-main.c	36;"	d	file:
WORDSIZE	gdb/testsuite/gdb.base/jit-main.c	38;"	d	file:
WORDS_BIGENDIAN	libdecnumber/dconfig.h	32;"	d
WORDS_BIGENDIAN	libiberty/md5.c	45;"	d	file:
WORK_BUFFER_SIZE	libiberty/regex.c	6176;"	d	file:
WPACK	sim/arm/iwmmxt.c	/^WPACK (ARMul_State * state, ARMword instr)$/;"	f	file:
WPD_NUM	sim/bfin/dv-bfin_wp.c	30;"	d	file:
WPI_NUM	sim/bfin/dv-bfin_wp.c	29;"	d	file:
WP_COUNT	gdb/nat/x86-dregs.c	/^typedef enum { WP_INSERT, WP_REMOVE, WP_COUNT } x86_wp_op_t;$/;"	e	enum:__anon1689	file:
WP_DELETED	gdb/breakpoint.c	/^    WP_DELETED = 1,$/;"	e	enum:wp_check_result	file:
WP_IGNORE	gdb/breakpoint.c	/^    WP_IGNORE = 4,$/;"	e	enum:wp_check_result	file:
WP_INSERT	gdb/nat/x86-dregs.c	/^typedef enum { WP_INSERT, WP_REMOVE, WP_COUNT } x86_wp_op_t;$/;"	e	enum:__anon1689	file:
WP_REMOVE	gdb/nat/x86-dregs.c	/^typedef enum { WP_INSERT, WP_REMOVE, WP_COUNT } x86_wp_op_t;$/;"	e	enum:__anon1689	file:
WP_TEXT	bfd/bfd-in2.h	6898;"	d
WP_VALUE_CHANGED	gdb/breakpoint.c	/^    WP_VALUE_CHANGED = 2,$/;"	e	enum:wp_check_result	file:
WP_VALUE_NOT_CHANGED	gdb/breakpoint.c	/^    WP_VALUE_NOT_CHANGED = 3,$/;"	e	enum:wp_check_result	file:
WRAP	bfd/linker.c	540;"	d	file:
WRAP	bfd/linker.c	541;"	d	file:
WRAP	bfd/linker.c	633;"	d	file:
WRAP_OFFSET	readline/display.c	957;"	d	file:
WRITE	bfd/ecofflink.c	1492;"	d	file:
WRITE	bfd/ecofflink.c	1511;"	d	file:
WRITEBACK_BIT_SET	opcodes/arm-dis.c	3377;"	d	file:
WRITEBUFFERSIZE	zlib/contrib/minizip/miniunz.c	61;"	d	file:
WRITEBUFFERSIZE	zlib/contrib/minizip/minizip.c	70;"	d	file:
WRITEDEST	sim/arm/armemu.h	386;"	d
WRITEDESTB	sim/arm/armemu.h	409;"	d
WRITESDEST	sim/arm/armemu.h	396;"	d
WRITE_16	sim/d10v/d10v_sim.h	469;"	d
WRITE_16	zlib/contrib/minizip/mztools.c	21;"	d	file:
WRITE_32	zlib/contrib/minizip/mztools.c	25;"	d	file:
WRITE_64	sim/d10v/d10v_sim.h	471;"	d
WRITE_8	zlib/contrib/minizip/mztools.c	18;"	d	file:
WRITE_BUSERROR	sim/sh/interp.c	326;"	d	file:
WRITE_CERR	gdb/testsuite/gdb.perf/gm-use-cerr.cc	/^WRITE_CERR ()$/;"	f
WRITE_CERR	gdb/testsuite/gdb.perf/gm-use-cerr.cc	20;"	d	file:
WRITE_CERR	gdb/testsuite/gdb.perf/gm-use-cerr.cc	22;"	d	file:
WRITE_HEADERS	bfd/i386lynx.c	37;"	d	file:
WRITE_HEADERS	bfd/libaout.h	624;"	d
WRITE_HEADERS	bfd/pdp11.c	120;"	d	file:
WRITE_PORT	libiberty/pex-common.h	49;"	d
WRITE_WATCHFLAG	gdb/procfs.c	/^       WRITE_WATCHFLAG = WA_WRITE,$/;"	e	enum:__anon1748	file:
WROR	sim/arm/iwmmxt.c	/^WROR (ARMul_State * state, ARMword instr)$/;"	f	file:
WRPSR	sim/erc32/exec.c	171;"	d	file:
WRTBR	sim/erc32/exec.c	173;"	d	file:
WRWIM	sim/erc32/exec.c	172;"	d	file:
WRY	sim/erc32/exec.c	170;"	d	file:
WR_1	opcodes/micromips-opc.c	210;"	d	file:
WR_1	opcodes/mips-opc.c	231;"	d	file:
WR_1	opcodes/mips16-opc.c	165;"	d	file:
WR_2	opcodes/micromips-opc.c	211;"	d	file:
WR_2	opcodes/mips-opc.c	232;"	d	file:
WR_2	opcodes/mips16-opc.c	166;"	d	file:
WR_31	opcodes/micromips-opc.c	228;"	d	file:
WR_31	opcodes/mips-opc.c	241;"	d	file:
WR_31	opcodes/mips16-opc.c	176;"	d	file:
WR_C0	opcodes/micromips-opc.c	235;"	d	file:
WR_C0	opcodes/mips-opc.c	248;"	d	file:
WR_C0	opcodes/mips16-opc.c	179;"	d	file:
WR_C1	opcodes/micromips-opc.c	236;"	d	file:
WR_C1	opcodes/mips-opc.c	249;"	d	file:
WR_C2	opcodes/micromips-opc.c	237;"	d	file:
WR_C2	opcodes/mips-opc.c	250;"	d	file:
WR_C3	opcodes/mips-opc.c	251;"	d	file:
WR_CC	opcodes/micromips-opc.c	229;"	d	file:
WR_CC	opcodes/mips-opc.c	242;"	d	file:
WR_DONE	sim/bfin/dv-bfin_nfc.h	36;"	d
WR_HI	opcodes/micromips-opc.c	240;"	d	file:
WR_HI	opcodes/mips-opc.c	255;"	d	file:
WR_HI	opcodes/mips16-opc.c	181;"	d	file:
WR_HILO	opcodes/micromips-opc.c	246;"	d	file:
WR_HILO	opcodes/mips-opc.c	263;"	d	file:
WR_LO	opcodes/micromips-opc.c	243;"	d	file:
WR_LO	opcodes/mips-opc.c	259;"	d	file:
WR_LO	opcodes/mips16-opc.c	182;"	d	file:
WR_MACC	opcodes/mips-opc.c	273;"	d	file:
WR_MMR	sim/testsuite/sim/bfin/test.h	74;"	d
WR_MMR_LABEL	sim/testsuite/sim/bfin/test.h	78;"	d
WR_SP	opcodes/mips-opc.c	268;"	d	file:
WR_SP	opcodes/mips16-opc.c	191;"	d	file:
WR_T	opcodes/mips16-opc.c	175;"	d	file:
WR_a	opcodes/micromips-opc.c	259;"	d	file:
WR_a	opcodes/mips-opc.c	379;"	d	file:
WR_sp	opcodes/micromips-opc.c	223;"	d	file:
WS	opcodes/ppc-opc.c	2446;"	d	file:
WSAD	sim/arm/iwmmxt.c	/^WSAD (ARMword instr)$/;"	f	file:
WSETEXIT	gdb/common/gdb_wait.h	82;"	d
WSETEXIT	gdb/common/gdb_wait.h	84;"	d
WSETSTOP	gdb/common/gdb_wait.h	93;"	d
WSHUFH	sim/arm/iwmmxt.c	/^WSHUFH (ARMword instr)$/;"	f	file:
WSIZE	opcodes/rx-decode.c	46;"	d	file:
WSIZE	zlib/contrib/infback9/infback9.c	11;"	d	file:
WSLL	sim/arm/iwmmxt.c	/^WSLL (ARMul_State * state, ARMword instr)$/;"	f	file:
WSRA	sim/arm/iwmmxt.c	/^WSRA (ARMul_State * state, ARMword instr)$/;"	f	file:
WSRL	sim/arm/iwmmxt.c	/^WSRL (ARMul_State * state, ARMword instr)$/;"	f	file:
WSTOPSIG	gdb/common/gdb_wait.h	75;"	d
WSTOPSIG	libiberty/testsuite/test-pexecute.c	63;"	d	file:
WSTOPSIG	readline/examples/rlfe/os.h	461;"	d
WSTOPSIG	readline/examples/rlfe/os.h	463;"	d
WSTR	sim/arm/iwmmxt.c	/^WSTR (ARMul_State * state, ARMword instr)$/;"	f	file:
WSUB	sim/arm/iwmmxt.c	/^WSUB (ARMul_State * state, ARMword instr)$/;"	f	file:
WTERMSIG	gdb/common/gdb_wait.h	71;"	d
WTERMSIG	libiberty/testsuite/test-pexecute.c	54;"	d	file:
WTERMSIG	readline/examples/rlfe/os.h	453;"	d
WTERMSIG	readline/examples/rlfe/os.h	455;"	d
WTMR_REG	sim/mips/dv-tx3904tmr.c	/^  WTMR_REG = 16,$/;"	e	enum:__anon849	file:
WTWOP	include/opcode/h8300.h	914;"	d
WUNPCKEH	sim/arm/iwmmxt.c	/^WUNPCKEH (ARMul_State * state, ARMword instr)$/;"	f	file:
WUNPCKEL	sim/arm/iwmmxt.c	/^WUNPCKEL (ARMul_State * state, ARMword instr)$/;"	f	file:
WUNPCKIH	sim/arm/iwmmxt.c	/^WUNPCKIH (ARMul_State * state, ARMword instr)$/;"	f	file:
WUNPCKIL	sim/arm/iwmmxt.c	/^WUNPCKIL (ARMul_State * state, ARMword instr)$/;"	f	file:
WUNTRACED	gdb/common/gdb_wait.h	106;"	d
WWAT	sim/sh/interp.c	579;"	d	file:
WXOR	sim/arm/iwmmxt.c	/^WXOR (ARMword instr)$/;"	f	file:
WZ_REGNUM	gdb/cris-tdep.c	/^  WZ_REGNUM   = 20,$/;"	e	enum:cris_regnums	file:
W_BIT	gdb/nat/loongarch-linux-watch.h	82;"	d
W_BIT	gdb/nat/mips-linux-watch.h	79;"	d
W_BIT	opcodes/arm-dis.c	3372;"	d	file:
W_MASK	gdb/nat/loongarch-linux-watch.h	86;"	d
W_MASK	gdb/nat/mips-linux-watch.h	83;"	d
W_OFFSET	readline/display.c	960;"	d	file:
W_OK	libiberty/make-relative-prefix.c	71;"	d	file:
W_OK	libiberty/make-temp-file.c	45;"	d	file:
W_OK	readline/examples/rlfe/os.h	325;"	d
W_STOPCODE	gdb/common/gdb_wait.h	89;"	d
W_TYPE_SIZE	include/longlong.h	49;"	d
Watch	sim/mips/sim-main.h	/^  Watch                   = 23,$/;"	e	enum:ExceptionCause
WeakDefaultSymIndex	include/coff/pe.h	/^    char WeakDefaultSymIndex[4];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1529
WeakSearchType	include/coff/pe.h	/^    char WeakSearchType[4];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1529
WithoutHighBit	bfd/peXXigen.c	100;"	d	file:
Word	opcodes/i386-opc.h	/^  Word,$/;"	e	enum:__anon68
Wqual	sim/arm/iwmmxt.c	126;"	d	file:
Write	zlib/contrib/delphi/ZLib.pas	/^    function Write(const Buffer; Count: Longint): Longint; override;$/;"	f
Write	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override void Write(byte[] buffer, int offset, int count)$/;"	m	class:DotZLib.GZipStream
WriteBack	sim/aarch64/decode.h	/^typedef enum WriteBack$/;"	g
WriteBack	sim/aarch64/decode.h	/^} WriteBack;$/;"	t	typeref:enum:WriteBack
WriteByte	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        public override void WriteByte(byte value)$/;"	m	class:DotZLib.GZipStream
WriteCommandLineTo	sim/arm/armos.c	/^WriteCommandLineTo (ARMul_State * state, ARMword addr)$/;"	f	file:
WriteR15	sim/arm/armemu.c	/^WriteR15 (ARMul_State * state, ARMword src)$/;"	f	file:
WriteR15Branch	sim/arm/armemu.c	/^WriteR15Branch (ARMul_State * state, ARMword src)$/;"	f	file:
WriteR15Load	sim/arm/armemu.c	/^WriteR15Load (ARMul_State * state, ARMword src)$/;"	f	file:
WriteSR15	sim/arm/armemu.c	/^WriteSR15 (ARMul_State * state, ARMword src)$/;"	f	file:
Write_EndOfCentralDirectoryRecord	zlib/contrib/minizip/zip.c	/^int Write_EndOfCentralDirectoryRecord(zip64_internal* zi, uLong size_centraldir, ZPOS64_T centraldir_pos_inzip)$/;"	f
Write_GlobalComment	zlib/contrib/minizip/zip.c	/^int Write_GlobalComment(zip64_internal* zi, const char* global_comment)$/;"	f
Write_LocalFileHeader	zlib/contrib/minizip/zip.c	/^int Write_LocalFileHeader(zip64_internal* zi, const char* filename, uInt size_extrafield_local, const void* extrafield_local)$/;"	f
Write_Zip64EndOfCentralDirectoryLocator	zlib/contrib/minizip/zip.c	/^int Write_Zip64EndOfCentralDirectoryLocator(zip64_internal* zi, ZPOS64_T zip64eocd_pos_inzip)$/;"	f
Write_Zip64EndOfCentralDirectoryRecord	zlib/contrib/minizip/zip.c	/^int Write_Zip64EndOfCentralDirectoryRecord(zip64_internal* zi, uLong size_centraldir, ZPOS64_T centraldir_pos_inzip)$/;"	f
X	gdb/dwarf-index-write.c	1023;"	d	file:
X	gdb/dwarf-index-write.c	1036;"	d	file:
X	gdb/guile/scm-symbol.c	690;"	d	file:
X	gdb/guile/scm-symbol.c	714;"	d	file:
X	gdb/guile/scm-type.c	1307;"	d	file:
X	gdb/guile/scm-type.c	1334;"	d	file:
X	gdb/ia64-tdep.c	/^  X,			\/* Extended (L+X) ; I-unit *\/$/;"	e	enum:instruction_type	file:
X	gdb/testsuite/gdb.cp/ambiguous.cc	/^class X : public A1, public A2 {$/;"	c	file:
X	gdb/testsuite/gdb.cp/anon-struct.cc	/^namespace X {$/;"	n	file:
X	gdb/testsuite/gdb.cp/anon-union.cc	/^  struct X {$/;"	s	struct:Foo	file:
X	gdb/testsuite/gdb.cp/baseenum.cc	/^    enum E {X, Y, Z};$/;"	e	enum:N::A::E	file:
X	gdb/testsuite/gdb.cp/baseenum.cc	/^  enum E {X,Y,Z};$/;"	e	enum:A::E	file:
X	gdb/testsuite/gdb.cp/koenig.cc	/^  class X: H::O{};$/;"	c	namespace:I	file:
X	gdb/testsuite/gdb.cp/namespace.cc	/^  int X = 9;$/;"	m	namespace:__anon1908	file:
X	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace X{ int x; }$/;"	n	file:
X	gdb/testsuite/gdb.cp/pr10728-x.h	/^struct X$/;"	s
X	gdb/testsuite/gdb.cp/templates.cc	/^    static T X;$/;"	m	class:T5	file:
X	gdb/testsuite/gdb.cp/templates.cc	/^T T5<T>::X;$/;"	m	class:T5	file:
X	gdb/testsuite/gdb.python/py-value-cc.cc	/^struct X$/;"	s	file:
X	opcodes/aarch64-gen.c	887;"	d	file:
X	opcodes/aarch64-gen.c	904;"	d	file:
X	opcodes/aarch64-gen.c	913;"	d	file:
X	opcodes/ia64-opc-x.c	164;"	d	file:
X	opcodes/ia64-opc-x.c	26;"	d	file:
X	opcodes/mcore-dis.c	/^static const char X[] = "??";$/;"	v	file:
X	opcodes/ppc-opc.c	3039;"	d	file:
X	sim/h8300/compile.c	51;"	d	file:
X	sim/testsuite/sim/cris/c/writev1.c	9;"	d	file:
X	sim/testsuite/sim/cris/c/writev2.c	9;"	d	file:
X0	opcodes/ia64-opc-x.c	163;"	d	file:
X0	opcodes/ia64-opc-x.c	25;"	d	file:
X0	sim/sh/interp.c	440;"	d	file:
X0	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^X0:	[ P1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^X0:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X01	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X01:	W [ I1 ] = R1.L;				\/\/ Exception should occur here$/;"	l
X01	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X01:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X01	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X01:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X02	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X02:	[ I1 ] = R1;				\/\/ Exception should occur here$/;"	l
X02	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X02:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X02	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X02:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X03	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X03:	[ I1 ] = R1;				\/\/ Exception should occur here$/;"	l
X03	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X03:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X03	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X03:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X04	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X04:	[ I1 ] = R1;				\/\/ Exception should occur here$/;"	l
X04	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X04:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X04	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X04:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X05	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X05:	A0 = 0 || NOP || W [ I1 ] = R1.L;			\/\/ Exception should occur here$/;"	l
X06	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X06:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X07	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X07:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X08	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X08:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X0_1	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_1:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_1	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_1:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_2	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_2:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_2	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_2:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_3	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_3:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_3	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_3:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_4	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_4:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_4	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_4:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_5	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_5:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_5	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_5:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X0_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X0_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X0_REGNUM	gdb/sh-tdep.h	/^    X0_REGNUM = 31,$/;"	e	enum:__anon1841
X1	opcodes/mcore-opc.h	/^  O0,    OT,   O1,   OC,   O2,    X1,    OI,    OB,$/;"	e	enum:__anon34
X1	sim/sh/interp.c	441;"	d	file:
X1	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^X1:	[ P1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^X1:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X10	gdb/unittests/common-utils-selftests.c	45;"	d	file:
X10	libdecnumber/decNumberLocal.h	162;"	d
X10	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X10:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X100	gdb/unittests/common-utils-selftests.c	46;"	d	file:
X100	libdecnumber/decNumberLocal.h	163;"	d
X1000	gdb/unittests/common-utils-selftests.c	47;"	d	file:
X10000	gdb/unittests/common-utils-selftests.c	48;"	d	file:
X100000	gdb/unittests/common-utils-selftests.c	49;"	d	file:
X10_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X10_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X10_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X10_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X10_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X10_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X10_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X10_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X10_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X10_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X11:	R1.L = W [ I1 ];				\/\/ Exception should occur here$/;"	l
X11	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X11:	A0 = 0 || [ I1 ] = R1 || NOP;			\/\/ Exception should occur here$/;"	l
X11_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X11_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X11_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X11_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X11_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X11_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X11_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X11_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X12	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X12:	R1 = [ I1 ];				\/\/ Exception should occur here$/;"	l
X12	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X12:	A0 = 0 || R1 = [ I1 ] || NOP;			\/\/ Exception should occur here$/;"	l
X12_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X12_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X12_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X12_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X12_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X12_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X12_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X12_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X13	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X13:	R1 = [ I1 ];				\/\/ Exception should occur here$/;"	l
X13	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X13:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X13_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X13_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X13_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X13_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X14	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X14:	R1 = [ I1 ];				\/\/ Exception should occur here$/;"	l
X14	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X14:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X15	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X15:	A0 = 0 || NOP || R1.L = W [ I1 ];			\/\/ Exception should occur here$/;"	l
X15	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X15:	A0 = 0 || NOP || [ I1 ] = R1;			\/\/ Exception should occur here$/;"	l
X16	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X16:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X16	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X16:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X17	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X17:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X17	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X17:	[ I1 ] = R1;				\/\/ Exception should occur here$/;"	l
X18	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^X18:	A0 = 0 || NOP || R1 = [ I1 ];			\/\/ Exception should occur here$/;"	l
X18	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^X18:	R1 = [ I1 ];				\/\/ Exception should occur here$/;"	l
X1_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_2	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_2:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_2	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_2:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_3	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_3:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_3	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_3:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_4	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_4:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_4	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_4:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_5	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_5:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_5	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_5:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X1_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X1_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X1_REGNUM	gdb/sh-tdep.h	/^    X1_REGNUM = 32,$/;"	e	enum:__anon1841
X2	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^X2:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X2	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^X2:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X20	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X20:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X21	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X21:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X22	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X22:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X23	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X23:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X24	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X24:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X25	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X25:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X26	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X26:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X27	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X27:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X28	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^X28:	[ P1 ] = R1;			\/\/ Exception should occur here$/;"	l
X2_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_3	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_3:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_3	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_3:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_4	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_4:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_4	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_4:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_5	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_5:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_5	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_5:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X2_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X2_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X2_BITS	bfd/elfxx-ia64.c	362;"	d	file:
X2_SHIFT	bfd/elfxx-ia64.c	354;"	d	file:
X3	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^X3:	[ P1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^X3:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X3_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_4	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_4:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_4	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_4:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_5	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_5:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_5	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_5:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X3_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X3_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X3_BITS	bfd/elfxx-ia64.c	361;"	d	file:
X3_SHIFT	bfd/elfxx-ia64.c	353;"	d	file:
X4	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^X4:	[ P1 ] = R1;		\/\/ Exception should NOT occur here$/;"	l
X4	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^X4:	\/\/[p1] = r1;		\/\/ Exception should occur here$/;"	l
X4_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_5	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_5:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_5	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_5:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X4_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X4_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X4_BITS	bfd/elfxx-ia64.c	360;"	d	file:
X4_SHIFT	bfd/elfxx-ia64.c	352;"	d	file:
X5_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_6	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_6:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_6	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_6:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X5_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X5_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X5_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_7	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_7:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_7	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_7:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X6_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X6_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X6_BITS	bfd/elfxx-ia64.c	359;"	d	file:
X6_SHIFT	bfd/elfxx-ia64.c	351;"	d	file:
X7_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_8	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_8:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_8	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_8:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X7_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X7_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X7_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X86_64_06	opcodes/i386-dis.c	/^  X86_64_06 = 0,$/;"	e	enum:__anon48	file:
X86_64_07	opcodes/i386-dis.c	/^  X86_64_07,$/;"	e	enum:__anon48	file:
X86_64_0D	opcodes/i386-dis.c	/^  X86_64_0D,$/;"	e	enum:__anon48	file:
X86_64_0F01_REG_0	opcodes/i386-dis.c	/^  X86_64_0F01_REG_0,$/;"	e	enum:__anon48	file:
X86_64_0F01_REG_1	opcodes/i386-dis.c	/^  X86_64_0F01_REG_1,$/;"	e	enum:__anon48	file:
X86_64_0F01_REG_2	opcodes/i386-dis.c	/^  X86_64_0F01_REG_2,$/;"	e	enum:__anon48	file:
X86_64_0F01_REG_3	opcodes/i386-dis.c	/^  X86_64_0F01_REG_3$/;"	e	enum:__anon48	file:
X86_64_16	opcodes/i386-dis.c	/^  X86_64_16,$/;"	e	enum:__anon48	file:
X86_64_17	opcodes/i386-dis.c	/^  X86_64_17,$/;"	e	enum:__anon48	file:
X86_64_1E	opcodes/i386-dis.c	/^  X86_64_1E,$/;"	e	enum:__anon48	file:
X86_64_1F	opcodes/i386-dis.c	/^  X86_64_1F,$/;"	e	enum:__anon48	file:
X86_64_27	opcodes/i386-dis.c	/^  X86_64_27,$/;"	e	enum:__anon48	file:
X86_64_2F	opcodes/i386-dis.c	/^  X86_64_2F,$/;"	e	enum:__anon48	file:
X86_64_37	opcodes/i386-dis.c	/^  X86_64_37,$/;"	e	enum:__anon48	file:
X86_64_3F	opcodes/i386-dis.c	/^  X86_64_3F,$/;"	e	enum:__anon48	file:
X86_64_60	opcodes/i386-dis.c	/^  X86_64_60,$/;"	e	enum:__anon48	file:
X86_64_61	opcodes/i386-dis.c	/^  X86_64_61,$/;"	e	enum:__anon48	file:
X86_64_62	opcodes/i386-dis.c	/^  X86_64_62,$/;"	e	enum:__anon48	file:
X86_64_63	opcodes/i386-dis.c	/^  X86_64_63,$/;"	e	enum:__anon48	file:
X86_64_6D	opcodes/i386-dis.c	/^  X86_64_6D,$/;"	e	enum:__anon48	file:
X86_64_6F	opcodes/i386-dis.c	/^  X86_64_6F,$/;"	e	enum:__anon48	file:
X86_64_82	opcodes/i386-dis.c	/^  X86_64_82,$/;"	e	enum:__anon48	file:
X86_64_9A	opcodes/i386-dis.c	/^  X86_64_9A,$/;"	e	enum:__anon48	file:
X86_64_C4	opcodes/i386-dis.c	/^  X86_64_C4,$/;"	e	enum:__anon48	file:
X86_64_C5	opcodes/i386-dis.c	/^  X86_64_C5,$/;"	e	enum:__anon48	file:
X86_64_CE	opcodes/i386-dis.c	/^  X86_64_CE,$/;"	e	enum:__anon48	file:
X86_64_D4	opcodes/i386-dis.c	/^  X86_64_D4,$/;"	e	enum:__anon48	file:
X86_64_D5	opcodes/i386-dis.c	/^  X86_64_D5,$/;"	e	enum:__anon48	file:
X86_64_E8	opcodes/i386-dis.c	/^  X86_64_E8,$/;"	e	enum:__anon48	file:
X86_64_E9	opcodes/i386-dis.c	/^  X86_64_E9,$/;"	e	enum:__anon48	file:
X86_64_EA	opcodes/i386-dis.c	/^  X86_64_EA,$/;"	e	enum:__anon48	file:
X86_64_ELF_DATA	bfd/elf-bfd.h	/^  X86_64_ELF_DATA,$/;"	e	enum:elf_target_id
X86_64_NUM_FT_COLLECT_GREGS	gdb/gdbserver/linux-amd64-ipa.c	60;"	d	file:
X86_64_NUM_REGS	gdb/gdbserver/linux-x86-low.c	155;"	d	file:
X86_64_NUM_ST_COLLECT_GREGS	gdb/gdbserver/linux-amd64-ipa.c	126;"	d	file:
X86_64_TABLE	opcodes/i386-dis.c	710;"	d	file:
X86_64_USER_REGS	gdb/gdbserver/linux-x86-low.c	156;"	d	file:
X86_BSD_NAT_H	gdb/x86-bsd-nat.h	21;"	d
X86_CPUID_COMMON_H	gdb/nat/x86-cpuid.h	20;"	d
X86_CPU_FXSR	gdb/i386-nto-tdep.c	35;"	d	file:
X86_DREGS_H	gdb/nat/x86-dregs.h	33;"	d
X86_DR_CONTROL_MASK	gdb/nat/x86-dregs.c	126;"	d	file:
X86_DR_DISABLE	gdb/nat/x86-dregs.c	148;"	d	file:
X86_DR_GET_RW_LEN	gdb/nat/x86-dregs.c	164;"	d	file:
X86_DR_GLOBAL_ENABLE	gdb/nat/x86-dregs.c	141;"	d	file:
X86_DR_LOCAL_ENABLE	gdb/nat/x86-dregs.c	134;"	d	file:
X86_DR_SET_RW_LEN	gdb/nat/x86-dregs.c	155;"	d	file:
X86_DR_VACANT	gdb/nat/x86-dregs.c	130;"	d	file:
X86_DR_WATCH_HIT	gdb/nat/x86-dregs.c	169;"	d	file:
X86_EFLAGS_T	gdb/i386-darwin-nat.c	509;"	d	file:
X86_LINUX_DREGS_H	gdb/nat/x86-linux-dregs.h	21;"	d
X86_LINUX_H	gdb/nat/x86-linux.h	21;"	d
X86_LINUX_NAT_H	gdb/x86-linux-nat.h	21;"	d
X86_NAT_H	gdb/x86-nat.h	24;"	d
X86_PCREL_TYPE_P	bfd/elf32-i386.c	185;"	d	file:
X86_PCREL_TYPE_P	bfd/elf64-x86-64.c	202;"	d	file:
X86_RECORD_CS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_CS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_DS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_DS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_EFLAGS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_EFLAGS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_ES_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_ES_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_FS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_FS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_GS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_GS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R10_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R10_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R11_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R11_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R12_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R12_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R13_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R13_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R14_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R14_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R15_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R15_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R8_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R8_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_R9_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_R9_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REAX_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REAX_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REBP_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REBP_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REBX_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REBX_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_RECX_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_RECX_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REDI_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REDI_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REDX_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REDX_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_REIP_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_REIP_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_RESI_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_RESI_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_RESP_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_RESP_REGNUM,$/;"	e	enum:record_i386_regnum
X86_RECORD_SS_REGNUM	gdb/i386-tdep.h	/^  X86_RECORD_SS_REGNUM,$/;"	e	enum:record_i386_regnum
X86_SIZE_TYPE_P	bfd/elf32-i386.c	187;"	d	file:
X86_SIZE_TYPE_P	bfd/elf64-x86-64.c	209;"	d	file:
X86_TDEP_H	gdb/x86-tdep.h	21;"	d
X86_TDESC_AVX	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_AVX = 2,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_AVX_AVX512	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_AVX_AVX512 = 5,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_AVX_MPX	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_AVX_MPX = 4,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_AVX_MPX_AVX512_PKU	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_AVX_MPX_AVX512_PKU = 6,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_LAST	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_LAST = 7,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_MMX	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_MMX = 0,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_MPX	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_MPX = 3,$/;"	e	enum:x86_linux_tdesc
X86_TDESC_SSE	gdb/gdbserver/linux-x86-tdesc.h	/^  X86_TDESC_SSE = 1,$/;"	e	enum:x86_linux_tdesc
X86_XSTATE_ALL_MASK	gdb/common/x86-xstate.h	50;"	d
X86_XSTATE_AVX	gdb/common/x86-xstate.h	26;"	d
X86_XSTATE_AVX512	gdb/common/x86-xstate.h	35;"	d
X86_XSTATE_AVX512_SIZE	gdb/common/x86-xstate.h	57;"	d
X86_XSTATE_AVX_AVX512_MASK	gdb/common/x86-xstate.h	46;"	d
X86_XSTATE_AVX_MASK	gdb/common/x86-xstate.h	43;"	d
X86_XSTATE_AVX_MPX_AVX512_PKU_MASK	gdb/common/x86-xstate.h	47;"	d
X86_XSTATE_AVX_MPX_MASK	gdb/common/x86-xstate.h	45;"	d
X86_XSTATE_AVX_SIZE	gdb/common/x86-xstate.h	54;"	d
X86_XSTATE_BNDCFG	gdb/common/x86-xstate.h	28;"	d
X86_XSTATE_BNDCFG_SIZE	gdb/common/x86-xstate.h	56;"	d
X86_XSTATE_BNDREGS	gdb/common/x86-xstate.h	27;"	d
X86_XSTATE_BNDREGS_SIZE	gdb/common/x86-xstate.h	55;"	d
X86_XSTATE_H	gdb/common/x86-xstate.h	21;"	d
X86_XSTATE_K	gdb/common/x86-xstate.h	32;"	d
X86_XSTATE_MAX_SIZE	gdb/common/x86-xstate.h	59;"	d
X86_XSTATE_MPX	gdb/common/x86-xstate.h	29;"	d
X86_XSTATE_MPX_MASK	gdb/common/x86-xstate.h	44;"	d
X86_XSTATE_PKRU	gdb/common/x86-xstate.h	38;"	d
X86_XSTATE_PKRU_SIZE	gdb/common/x86-xstate.h	58;"	d
X86_XSTATE_SIZE	gdb/common/x86-xstate.h	69;"	d
X86_XSTATE_SSE	gdb/common/x86-xstate.h	25;"	d
X86_XSTATE_SSE_MASK	gdb/common/x86-xstate.h	42;"	d
X86_XSTATE_SSE_SIZE	gdb/common/x86-xstate.h	53;"	d
X86_XSTATE_X87	gdb/common/x86-xstate.h	24;"	d
X86_XSTATE_X87_MASK	gdb/common/x86-xstate.h	41;"	d
X86_XSTATE_ZMM	gdb/common/x86-xstate.h	34;"	d
X86_XSTATE_ZMM_H	gdb/common/x86-xstate.h	33;"	d
X8_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_9	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X8_9:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X8_9	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X8_9:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_10	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X9_10:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_10	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X9_10:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_11	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X9_11:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_11	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X9_11:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_12	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X9_12:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_12	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X9_12:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_13	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X9_13:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_13	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X9_13:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_14	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^X9_14:	[ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
X9_14	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^X9_14:	A0 = 0 || NOP || [ I1 ] = R1;		\/\/ Exception should occur here$/;"	l
XA6	opcodes/ppc-opc.c	2574;"	d	file:
XAB6	opcodes/ppc-opc.c	2583;"	d	file:
XACQUIRE_PREFIX	opcodes/i386-dis.c	12410;"	d	file:
XACQUIRE_PREFIX_OPCODE	include/opcode/i386.h	71;"	d
XALLOCA	include/libiberty.h	348;"	d
XALLOCAVAR	include/libiberty.h	365;"	d
XALLOCAVEC	include/libiberty.h	356;"	d
XARX	include/opcode/tic54x.h	109;"	d
XATEXIT_SIZE	libiberty/xatexit.c	48;"	d	file:
XB6	opcodes/ppc-opc.c	2578;"	d	file:
XBFRARB_MASK	opcodes/ppc-opc.c	3168;"	d	file:
XBF_MASK	opcodes/ppc-opc.c	3090;"	d	file:
XC16X_CPU_H	opcodes/xc16x-desc.h	27;"	d
XC16X_F_ANYOF	opcodes/xc16x-desc.h	/^  XC16X_F_NIL, XC16X_F_ANYOF, XC16X_F_OP1, XC16X_F_OP2$/;"	e	enum:ifield_type
XC16X_F_CONDCODE	opcodes/xc16x-desc.h	/^ , XC16X_F_CONDCODE, XC16X_F_ICONDCODE, XC16X_F_RCOND, XC16X_F_QCOND$/;"	e	enum:ifield_type
XC16X_F_DATA8	opcodes/xc16x-desc.h	/^ , XC16X_F_PAGENUM, XC16X_F_DATAHI8, XC16X_F_DATA8, XC16X_F_OFFSET16$/;"	e	enum:ifield_type
XC16X_F_DATAHI8	opcodes/xc16x-desc.h	/^ , XC16X_F_PAGENUM, XC16X_F_DATAHI8, XC16X_F_DATA8, XC16X_F_OFFSET16$/;"	e	enum:ifield_type
XC16X_F_EXTCCODE	opcodes/xc16x-desc.h	/^ , XC16X_F_EXTCCODE, XC16X_F_R0, XC16X_F_R1, XC16X_F_R2$/;"	e	enum:ifield_type
XC16X_F_ICONDCODE	opcodes/xc16x-desc.h	/^ , XC16X_F_CONDCODE, XC16X_F_ICONDCODE, XC16X_F_RCOND, XC16X_F_QCOND$/;"	e	enum:ifield_type
XC16X_F_MASK8	opcodes/xc16x-desc.h	/^ , XC16X_F_REGB8, XC16X_F_SEG8, XC16X_F_SEGNUM8, XC16X_F_MASK8$/;"	e	enum:ifield_type
XC16X_F_MAX	opcodes/xc16x-desc.h	/^ , XC16X_F_POF, XC16X_F_MAX$/;"	e	enum:ifield_type
XC16X_F_MEMGR8	opcodes/xc16x-desc.h	/^ , XC16X_F_MEMORY, XC16X_F_MEMGR8, XC16X_F_REL8, XC16X_F_RELHI8$/;"	e	enum:ifield_type
XC16X_F_MEMORY	opcodes/xc16x-desc.h	/^ , XC16X_F_MEMORY, XC16X_F_MEMGR8, XC16X_F_REL8, XC16X_F_RELHI8$/;"	e	enum:ifield_type
XC16X_F_NIL	opcodes/xc16x-desc.h	/^  XC16X_F_NIL, XC16X_F_ANYOF, XC16X_F_OP1, XC16X_F_OP2$/;"	e	enum:ifield_type
XC16X_F_OFFSET16	opcodes/xc16x-desc.h	/^ , XC16X_F_PAGENUM, XC16X_F_DATAHI8, XC16X_F_DATA8, XC16X_F_OFFSET16$/;"	e	enum:ifield_type
XC16X_F_OP1	opcodes/xc16x-desc.h	/^  XC16X_F_NIL, XC16X_F_ANYOF, XC16X_F_OP1, XC16X_F_OP2$/;"	e	enum:ifield_type
XC16X_F_OP2	opcodes/xc16x-desc.h	/^  XC16X_F_NIL, XC16X_F_ANYOF, XC16X_F_OP1, XC16X_F_OP2$/;"	e	enum:ifield_type
XC16X_F_OP_1BIT	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_2BIT, XC16X_F_OP_BITONE, XC16X_F_OP_ONEBIT, XC16X_F_OP_1BIT$/;"	e	enum:ifield_type
XC16X_F_OP_2BIT	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_2BIT, XC16X_F_OP_BITONE, XC16X_F_OP_ONEBIT, XC16X_F_OP_1BIT$/;"	e	enum:ifield_type
XC16X_F_OP_BIT1	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_BIT1, XC16X_F_OP_BIT2, XC16X_F_OP_BIT4, XC16X_F_OP_BIT3$/;"	e	enum:ifield_type
XC16X_F_OP_BIT16	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_LBIT4, XC16X_F_OP_LBIT2, XC16X_F_OP_BIT8, XC16X_F_OP_BIT16$/;"	e	enum:ifield_type
XC16X_F_OP_BIT2	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_BIT1, XC16X_F_OP_BIT2, XC16X_F_OP_BIT4, XC16X_F_OP_BIT3$/;"	e	enum:ifield_type
XC16X_F_OP_BIT3	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_BIT1, XC16X_F_OP_BIT2, XC16X_F_OP_BIT4, XC16X_F_OP_BIT3$/;"	e	enum:ifield_type
XC16X_F_OP_BIT4	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_BIT1, XC16X_F_OP_BIT2, XC16X_F_OP_BIT4, XC16X_F_OP_BIT3$/;"	e	enum:ifield_type
XC16X_F_OP_BIT8	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_LBIT4, XC16X_F_OP_LBIT2, XC16X_F_OP_BIT8, XC16X_F_OP_BIT16$/;"	e	enum:ifield_type
XC16X_F_OP_BITONE	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_2BIT, XC16X_F_OP_BITONE, XC16X_F_OP_ONEBIT, XC16X_F_OP_1BIT$/;"	e	enum:ifield_type
XC16X_F_OP_LBIT2	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_LBIT4, XC16X_F_OP_LBIT2, XC16X_F_OP_BIT8, XC16X_F_OP_BIT16$/;"	e	enum:ifield_type
XC16X_F_OP_LBIT4	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_LBIT4, XC16X_F_OP_LBIT2, XC16X_F_OP_BIT8, XC16X_F_OP_BIT16$/;"	e	enum:ifield_type
XC16X_F_OP_ONEBIT	opcodes/xc16x-desc.h	/^ , XC16X_F_OP_2BIT, XC16X_F_OP_BITONE, XC16X_F_OP_ONEBIT, XC16X_F_OP_1BIT$/;"	e	enum:ifield_type
XC16X_F_PAGENUM	opcodes/xc16x-desc.h	/^ , XC16X_F_PAGENUM, XC16X_F_DATAHI8, XC16X_F_DATA8, XC16X_F_OFFSET16$/;"	e	enum:ifield_type
XC16X_F_POF	opcodes/xc16x-desc.h	/^ , XC16X_F_POF, XC16X_F_MAX$/;"	e	enum:ifield_type
XC16X_F_QBIT	opcodes/xc16x-desc.h	/^ , XC16X_F_QBIT, XC16X_F_QLOBIT, XC16X_F_QHIBIT, XC16X_F_QLOBIT2$/;"	e	enum:ifield_type
XC16X_F_QCOND	opcodes/xc16x-desc.h	/^ , XC16X_F_CONDCODE, XC16X_F_ICONDCODE, XC16X_F_RCOND, XC16X_F_QCOND$/;"	e	enum:ifield_type
XC16X_F_QHIBIT	opcodes/xc16x-desc.h	/^ , XC16X_F_QBIT, XC16X_F_QLOBIT, XC16X_F_QHIBIT, XC16X_F_QLOBIT2$/;"	e	enum:ifield_type
XC16X_F_QLOBIT	opcodes/xc16x-desc.h	/^ , XC16X_F_QBIT, XC16X_F_QLOBIT, XC16X_F_QHIBIT, XC16X_F_QLOBIT2$/;"	e	enum:ifield_type
XC16X_F_QLOBIT2	opcodes/xc16x-desc.h	/^ , XC16X_F_QBIT, XC16X_F_QLOBIT, XC16X_F_QHIBIT, XC16X_F_QLOBIT2$/;"	e	enum:ifield_type
XC16X_F_R0	opcodes/xc16x-desc.h	/^ , XC16X_F_EXTCCODE, XC16X_F_R0, XC16X_F_R1, XC16X_F_R2$/;"	e	enum:ifield_type
XC16X_F_R1	opcodes/xc16x-desc.h	/^ , XC16X_F_EXTCCODE, XC16X_F_R0, XC16X_F_R1, XC16X_F_R2$/;"	e	enum:ifield_type
XC16X_F_R2	opcodes/xc16x-desc.h	/^ , XC16X_F_EXTCCODE, XC16X_F_R0, XC16X_F_R1, XC16X_F_R2$/;"	e	enum:ifield_type
XC16X_F_R3	opcodes/xc16x-desc.h	/^ , XC16X_F_R3, XC16X_F_R4, XC16X_F_UIMM2, XC16X_F_UIMM3$/;"	e	enum:ifield_type
XC16X_F_R4	opcodes/xc16x-desc.h	/^ , XC16X_F_R3, XC16X_F_R4, XC16X_F_UIMM2, XC16X_F_UIMM3$/;"	e	enum:ifield_type
XC16X_F_RCOND	opcodes/xc16x-desc.h	/^ , XC16X_F_CONDCODE, XC16X_F_ICONDCODE, XC16X_F_RCOND, XC16X_F_QCOND$/;"	e	enum:ifield_type
XC16X_F_REG8	opcodes/xc16x-desc.h	/^ , XC16X_F_REG8, XC16X_F_REGMEM8, XC16X_F_REGOFF8, XC16X_F_REGHI8$/;"	e	enum:ifield_type
XC16X_F_REGB8	opcodes/xc16x-desc.h	/^ , XC16X_F_REGB8, XC16X_F_SEG8, XC16X_F_SEGNUM8, XC16X_F_MASK8$/;"	e	enum:ifield_type
XC16X_F_REGHI8	opcodes/xc16x-desc.h	/^ , XC16X_F_REG8, XC16X_F_REGMEM8, XC16X_F_REGOFF8, XC16X_F_REGHI8$/;"	e	enum:ifield_type
XC16X_F_REGMEM8	opcodes/xc16x-desc.h	/^ , XC16X_F_REG8, XC16X_F_REGMEM8, XC16X_F_REGOFF8, XC16X_F_REGHI8$/;"	e	enum:ifield_type
XC16X_F_REGOFF8	opcodes/xc16x-desc.h	/^ , XC16X_F_REG8, XC16X_F_REGMEM8, XC16X_F_REGOFF8, XC16X_F_REGHI8$/;"	e	enum:ifield_type
XC16X_F_REL8	opcodes/xc16x-desc.h	/^ , XC16X_F_MEMORY, XC16X_F_MEMGR8, XC16X_F_REL8, XC16X_F_RELHI8$/;"	e	enum:ifield_type
XC16X_F_RELHI8	opcodes/xc16x-desc.h	/^ , XC16X_F_MEMORY, XC16X_F_MEMGR8, XC16X_F_REL8, XC16X_F_RELHI8$/;"	e	enum:ifield_type
XC16X_F_SEG8	opcodes/xc16x-desc.h	/^ , XC16X_F_REGB8, XC16X_F_SEG8, XC16X_F_SEGNUM8, XC16X_F_MASK8$/;"	e	enum:ifield_type
XC16X_F_SEGNUM8	opcodes/xc16x-desc.h	/^ , XC16X_F_REGB8, XC16X_F_SEG8, XC16X_F_SEGNUM8, XC16X_F_MASK8$/;"	e	enum:ifield_type
XC16X_F_UIMM16	opcodes/xc16x-desc.h	/^ , XC16X_F_UIMM4, XC16X_F_UIMM7, XC16X_F_UIMM8, XC16X_F_UIMM16$/;"	e	enum:ifield_type
XC16X_F_UIMM2	opcodes/xc16x-desc.h	/^ , XC16X_F_R3, XC16X_F_R4, XC16X_F_UIMM2, XC16X_F_UIMM3$/;"	e	enum:ifield_type
XC16X_F_UIMM3	opcodes/xc16x-desc.h	/^ , XC16X_F_R3, XC16X_F_R4, XC16X_F_UIMM2, XC16X_F_UIMM3$/;"	e	enum:ifield_type
XC16X_F_UIMM4	opcodes/xc16x-desc.h	/^ , XC16X_F_UIMM4, XC16X_F_UIMM7, XC16X_F_UIMM8, XC16X_F_UIMM16$/;"	e	enum:ifield_type
XC16X_F_UIMM7	opcodes/xc16x-desc.h	/^ , XC16X_F_UIMM4, XC16X_F_UIMM7, XC16X_F_UIMM8, XC16X_F_UIMM16$/;"	e	enum:ifield_type
XC16X_F_UIMM8	opcodes/xc16x-desc.h	/^ , XC16X_F_UIMM4, XC16X_F_UIMM7, XC16X_F_UIMM8, XC16X_F_UIMM16$/;"	e	enum:ifield_type
XC16X_INSN_ADD2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBR, XC16X_INSN_ADD2, XC16X_INSN_SUB2, XC16X_INSN_ADDB2$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADD2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2, XC16X_INSN_ADD2I, XC16X_INSN_SUB2I, XC16X_INSN_ADDB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBR, XC16X_INSN_ADD2, XC16X_INSN_SUB2, XC16X_INSN_ADDB2$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2, XC16X_INSN_ADD2I, XC16X_INSN_SUB2I, XC16X_INSN_ADDB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBCR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2I, XC16X_INSN_ADDCR, XC16X_INSN_SUBCR, XC16X_INSN_ADDBCR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBCR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR, XC16X_INSN_ADDCR2, XC16X_INSN_SUBCR2, XC16X_INSN_ADDBCR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBCR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2, XC16X_INSN_ADDCR2I, XC16X_INSN_SUBCR2I, XC16X_INSN_ADDBCR2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRIM, XC16X_INSN_ADDR, XC16X_INSN_SUBR, XC16X_INSN_ADDBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRHPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF3, XC16X_INSN_ADDRBHPOF, XC16X_INSN_SUBRBHPOF, XC16X_INSN_ADDBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF, XC16X_INSN_ADDRHPOF3, XC16X_INSN_SUBRHPOF3, XC16X_INSN_ADDBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOFR, XC16X_INSN_ADDRHPOF, XC16X_INSN_SUBRHPOF, XC16X_INSN_ADDBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG3, XC16X_INSN_ADDRHPAG3, XC16X_INSN_SUBRHPAG3, XC16X_INSN_ADDBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG, XC16X_INSN_ADDRI, XC16X_INSN_SUBRI, XC16X_INSN_ADDBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRI, XC16X_INSN_ADDRIM, XC16X_INSN_SUBRIM, XC16X_INSN_ADDBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBRM, XC16X_INSN_ADDBRM2, XC16X_INSN_ADDBRM3, XC16X_INSN_ADDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDBRM1, XC16X_INSN_SUBBRM3, XC16X_INSN_SUBBRM2, XC16X_INSN_SUBBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBRM, XC16X_INSN_ADDBRM2, XC16X_INSN_ADDBRM3, XC16X_INSN_ADDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBRM, XC16X_INSN_ADDBRM2, XC16X_INSN_ADDBRM3, XC16X_INSN_ADDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOF, XC16X_INSN_ADDRPAG, XC16X_INSN_SUBRPAG, XC16X_INSN_ADDBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRPOF	opcodes/xc16x-opc.h	/^  XC16X_INSN_INVALID, XC16X_INSN_ADDRPOF, XC16X_INSN_SUBRPOF, XC16X_INSN_ADDBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPAG, XC16X_INSN_ADDRPOFR, XC16X_INSN_SUBRPOFR, XC16X_INSN_ADDBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRHPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF3, XC16X_INSN_ADDCRBHPOF, XC16X_INSN_SUBCRBHPOF, XC16X_INSN_ADDCBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF, XC16X_INSN_ADDCRHPOF3, XC16X_INSN_SUBCRHPOF3, XC16X_INSN_ADDCBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG, XC16X_INSN_ADDCRHPOF, XC16X_INSN_SUBCRHPOF, XC16X_INSN_ADDCBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG3, XC16X_INSN_ADDCRHPAG3, XC16X_INSN_SUBCRHPAG3, XC16X_INSN_ADDCBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRIM, XC16X_INSN_ADDCRI, XC16X_INSN_SUBCRI, XC16X_INSN_ADDCBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRI, XC16X_INSN_ADDCRIM, XC16X_INSN_SUBCRIM, XC16X_INSN_ADDCBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCRM, XC16X_INSN_ADDCBRM2, XC16X_INSN_ADDCBRM3, XC16X_INSN_ADDCBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCBRM1, XC16X_INSN_SUBCBRM3, XC16X_INSN_SUBCBRM2, XC16X_INSN_SUBCBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCRM, XC16X_INSN_ADDCBRM2, XC16X_INSN_ADDCBRM3, XC16X_INSN_ADDCBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCRM, XC16X_INSN_ADDCBRM2, XC16X_INSN_ADDCBRM3, XC16X_INSN_ADDCBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOF, XC16X_INSN_ADDCRPAG, XC16X_INSN_SUBCRPAG, XC16X_INSN_ADDCBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPAG, XC16X_INSN_ADDCRPOF, XC16X_INSN_SUBCRPOF, XC16X_INSN_ADDCBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOFR, XC16X_INSN_ADDCRPOFR, XC16X_INSN_SUBCRPOFR, XC16X_INSN_ADDCBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2I, XC16X_INSN_ADDCR, XC16X_INSN_SUBCR, XC16X_INSN_ADDBCR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR, XC16X_INSN_ADDCR2, XC16X_INSN_SUBCR2, XC16X_INSN_ADDBCR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2, XC16X_INSN_ADDCR2I, XC16X_INSN_SUBCR2I, XC16X_INSN_ADDBCR2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRBHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF3, XC16X_INSN_ADDCRBHPOF, XC16X_INSN_SUBCRBHPOF, XC16X_INSN_ADDCBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG3, XC16X_INSN_ADDCRHPAG3, XC16X_INSN_SUBCRHPAG3, XC16X_INSN_ADDCBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG, XC16X_INSN_ADDCRHPOF, XC16X_INSN_SUBCRHPOF, XC16X_INSN_ADDCBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF, XC16X_INSN_ADDCRHPOF3, XC16X_INSN_SUBCRHPOF3, XC16X_INSN_ADDCBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRIM, XC16X_INSN_ADDCRI, XC16X_INSN_SUBCRI, XC16X_INSN_ADDCBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRI, XC16X_INSN_ADDCRIM, XC16X_INSN_SUBCRIM, XC16X_INSN_ADDCBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRM, XC16X_INSN_ADDCRM2, XC16X_INSN_ADDCRM3, XC16X_INSN_ADDCRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCRM1, XC16X_INSN_SUBCRM3, XC16X_INSN_SUBCRM2, XC16X_INSN_SUBCRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRM, XC16X_INSN_ADDCRM2, XC16X_INSN_ADDCRM3, XC16X_INSN_ADDCRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRM, XC16X_INSN_ADDCRM2, XC16X_INSN_ADDCRM3, XC16X_INSN_ADDCRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOF, XC16X_INSN_ADDCRPAG, XC16X_INSN_SUBCRPAG, XC16X_INSN_ADDCBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPAG, XC16X_INSN_ADDCRPOF, XC16X_INSN_SUBCRPOF, XC16X_INSN_ADDCBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDCRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOFR, XC16X_INSN_ADDCRPOFR, XC16X_INSN_SUBCRPOFR, XC16X_INSN_ADDCBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRIM, XC16X_INSN_ADDR, XC16X_INSN_SUBR, XC16X_INSN_ADDBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRBHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF3, XC16X_INSN_ADDRBHPOF, XC16X_INSN_SUBRBHPOF, XC16X_INSN_ADDBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG3, XC16X_INSN_ADDRHPAG3, XC16X_INSN_SUBRHPAG3, XC16X_INSN_ADDBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOFR, XC16X_INSN_ADDRHPOF, XC16X_INSN_SUBRHPOF, XC16X_INSN_ADDBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF, XC16X_INSN_ADDRHPOF3, XC16X_INSN_SUBRHPOF3, XC16X_INSN_ADDBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG, XC16X_INSN_ADDRI, XC16X_INSN_SUBRI, XC16X_INSN_ADDBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRI, XC16X_INSN_ADDRIM, XC16X_INSN_SUBRIM, XC16X_INSN_ADDBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2I, XC16X_INSN_ADDRM2, XC16X_INSN_ADDRM3, XC16X_INSN_ADDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDRM1, XC16X_INSN_SUBRM3, XC16X_INSN_SUBRM2, XC16X_INSN_SUBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2I, XC16X_INSN_ADDRM2, XC16X_INSN_ADDRM3, XC16X_INSN_ADDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2I, XC16X_INSN_ADDRM2, XC16X_INSN_ADDRM3, XC16X_INSN_ADDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOF, XC16X_INSN_ADDRPAG, XC16X_INSN_SUBRPAG, XC16X_INSN_ADDBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRPOF	opcodes/xc16x-opc.h	/^  XC16X_INSN_INVALID, XC16X_INSN_ADDRPOF, XC16X_INSN_SUBRPOF, XC16X_INSN_ADDBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_ADDRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPAG, XC16X_INSN_ADDRPOFR, XC16X_INSN_SUBRPOFR, XC16X_INSN_ADDBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_AND2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRIM, XC16X_INSN_AND2, XC16X_INSN_OR2, XC16X_INSN_XOR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_AND2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDB2, XC16X_INSN_ORB2, XC16X_INSN_XORB2, XC16X_INSN_AND2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDB2, XC16X_INSN_ORB2, XC16X_INSN_XORB2, XC16X_INSN_AND2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_OR2I, XC16X_INSN_XOR2I, XC16X_INSN_ANDB2I, XC16X_INSN_ORB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBPOFR, XC16X_INSN_ORBPOFR, XC16X_INSN_XORBPOFR, XC16X_INSN_ANDRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORR, XC16X_INSN_XORR, XC16X_INSN_ANDBR, XC16X_INSN_ORBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRI, XC16X_INSN_ORBRI, XC16X_INSN_XORBRI, XC16X_INSN_ANDRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRIM, XC16X_INSN_XORRIM, XC16X_INSN_ANDBRIM, XC16X_INSN_ORBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORRM, XC16X_INSN_ANDBRM2, XC16X_INSN_ANDBRM3, XC16X_INSN_ANDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRM1, XC16X_INSN_ORBRM3, XC16X_INSN_ORBRM2, XC16X_INSN_ORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORRM, XC16X_INSN_ANDBRM2, XC16X_INSN_ANDBRM3, XC16X_INSN_ANDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORRM, XC16X_INSN_ANDBRM2, XC16X_INSN_ANDBRM3, XC16X_INSN_ANDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRPOFR, XC16X_INSN_XORRPOFR, XC16X_INSN_ANDBRPOFR, XC16X_INSN_ORBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORB2I, XC16X_INSN_ANDPOFR, XC16X_INSN_ORPOFR, XC16X_INSN_XORPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CPLB, XC16X_INSN_NEG, XC16X_INSN_NEGB, XC16X_INSN_ANDR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBR, XC16X_INSN_ANDRI, XC16X_INSN_ORRI, XC16X_INSN_XORRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRI, XC16X_INSN_ORBRI, XC16X_INSN_XORBRI, XC16X_INSN_ANDRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRPOFR, XC16X_INSN_ANDRM2, XC16X_INSN_ANDRM3, XC16X_INSN_ANDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDRM1, XC16X_INSN_ORRM3, XC16X_INSN_ORRM2, XC16X_INSN_ORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRPOFR, XC16X_INSN_ANDRM2, XC16X_INSN_ANDRM3, XC16X_INSN_ANDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRPOFR, XC16X_INSN_ANDRM2, XC16X_INSN_ANDRM3, XC16X_INSN_ANDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ANDRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBPOFR, XC16X_INSN_ORBPOFR, XC16X_INSN_XORBPOFR, XC16X_INSN_ANDRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ASHRR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RORR, XC16X_INSN_ASHRR, XC16X_INSN_SHLRI, XC16X_INSN_SHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ASHRRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ROLRI, XC16X_INSN_RORRI, XC16X_INSN_ASHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ATOMIC	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EINITM, XC16X_INSN_SRVWDTM, XC16X_INSN_SBRK, XC16X_INSN_ATOMIC$/;"	e	enum:cgen_insn_type
XC16X_INSN_BAND	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET15, XC16X_INSN_BMOV, XC16X_INSN_BMOVN, XC16X_INSN_BAND$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR0	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR0, XC16X_INSN_BCLR1, XC16X_INSN_BCLR2, XC16X_INSN_BCLR3$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR0, XC16X_INSN_BCLR1, XC16X_INSN_BCLR2, XC16X_INSN_BCLR3$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR10	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR8, XC16X_INSN_BCLR9, XC16X_INSN_BCLR10, XC16X_INSN_BCLR11$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR11	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR8, XC16X_INSN_BCLR9, XC16X_INSN_BCLR10, XC16X_INSN_BCLR11$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR12, XC16X_INSN_BCLR13, XC16X_INSN_BCLR14, XC16X_INSN_BCLR15$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR12, XC16X_INSN_BCLR13, XC16X_INSN_BCLR14, XC16X_INSN_BCLR15$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR12, XC16X_INSN_BCLR13, XC16X_INSN_BCLR14, XC16X_INSN_BCLR15$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR12, XC16X_INSN_BCLR13, XC16X_INSN_BCLR14, XC16X_INSN_BCLR15$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR18	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTSR, XC16X_INSN_EXTSR1, XC16X_INSN_PRIOR, XC16X_INSN_BCLR18$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR0, XC16X_INSN_BCLR1, XC16X_INSN_BCLR2, XC16X_INSN_BCLR3$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR0, XC16X_INSN_BCLR1, XC16X_INSN_BCLR2, XC16X_INSN_BCLR3$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR4	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR4, XC16X_INSN_BCLR5, XC16X_INSN_BCLR6, XC16X_INSN_BCLR7$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR5	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR4, XC16X_INSN_BCLR5, XC16X_INSN_BCLR6, XC16X_INSN_BCLR7$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR6	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR4, XC16X_INSN_BCLR5, XC16X_INSN_BCLR6, XC16X_INSN_BCLR7$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR7	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR4, XC16X_INSN_BCLR5, XC16X_INSN_BCLR6, XC16X_INSN_BCLR7$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR8	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR8, XC16X_INSN_BCLR9, XC16X_INSN_BCLR10, XC16X_INSN_BCLR11$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCLR9	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BCLR8, XC16X_INSN_BCLR9, XC16X_INSN_BCLR10, XC16X_INSN_BCLR11$/;"	e	enum:cgen_insn_type
XC16X_INSN_BCMP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BOR, XC16X_INSN_BXOR, XC16X_INSN_BCMP, XC16X_INSN_BFLDL$/;"	e	enum:cgen_insn_type
XC16X_INSN_BFLDH	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BFLDH, XC16X_INSN_CMPR, XC16X_INSN_CMPBR, XC16X_INSN_CMPRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_BFLDL	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BOR, XC16X_INSN_BXOR, XC16X_INSN_BCMP, XC16X_INSN_BFLDL$/;"	e	enum:cgen_insn_type
XC16X_INSN_BMOV	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET15, XC16X_INSN_BMOV, XC16X_INSN_BMOVN, XC16X_INSN_BAND$/;"	e	enum:cgen_insn_type
XC16X_INSN_BMOVN	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET15, XC16X_INSN_BMOV, XC16X_INSN_BMOVN, XC16X_INSN_BAND$/;"	e	enum:cgen_insn_type
XC16X_INSN_BOR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BOR, XC16X_INSN_BXOR, XC16X_INSN_BCMP, XC16X_INSN_BFLDL$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET0	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET19, XC16X_INSN_BSET0, XC16X_INSN_BSET1, XC16X_INSN_BSET2$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET19, XC16X_INSN_BSET0, XC16X_INSN_BSET1, XC16X_INSN_BSET2$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET10	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET7, XC16X_INSN_BSET8, XC16X_INSN_BSET9, XC16X_INSN_BSET10$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET11	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET11, XC16X_INSN_BSET12, XC16X_INSN_BSET13, XC16X_INSN_BSET14$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET11, XC16X_INSN_BSET12, XC16X_INSN_BSET13, XC16X_INSN_BSET14$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET11, XC16X_INSN_BSET12, XC16X_INSN_BSET13, XC16X_INSN_BSET14$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET11, XC16X_INSN_BSET12, XC16X_INSN_BSET13, XC16X_INSN_BSET14$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET15, XC16X_INSN_BMOV, XC16X_INSN_BMOVN, XC16X_INSN_BAND$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET19	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET19, XC16X_INSN_BSET0, XC16X_INSN_BSET1, XC16X_INSN_BSET2$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET19, XC16X_INSN_BSET0, XC16X_INSN_BSET1, XC16X_INSN_BSET2$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET3, XC16X_INSN_BSET4, XC16X_INSN_BSET5, XC16X_INSN_BSET6$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET4	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET3, XC16X_INSN_BSET4, XC16X_INSN_BSET5, XC16X_INSN_BSET6$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET5	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET3, XC16X_INSN_BSET4, XC16X_INSN_BSET5, XC16X_INSN_BSET6$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET6	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET3, XC16X_INSN_BSET4, XC16X_INSN_BSET5, XC16X_INSN_BSET6$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET7	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET7, XC16X_INSN_BSET8, XC16X_INSN_BSET9, XC16X_INSN_BSET10$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET8	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET7, XC16X_INSN_BSET8, XC16X_INSN_BSET9, XC16X_INSN_BSET10$/;"	e	enum:cgen_insn_type
XC16X_INSN_BSET9	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BSET7, XC16X_INSN_BSET8, XC16X_INSN_BSET9, XC16X_INSN_BSET10$/;"	e	enum:cgen_insn_type
XC16X_INSN_BXOR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BOR, XC16X_INSN_BXOR, XC16X_INSN_BCMP, XC16X_INSN_BFLDL$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLA0	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JBC, XC16X_INSN_JNB, XC16X_INSN_JNBS, XC16X_INSN_CALLA0$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLA1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLA1, XC16X_INSN_CALLA_, XC16X_INSN_CALLI, XC16X_INSN_CALLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLA_	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLA1, XC16X_INSN_CALLA_, XC16X_INSN_CALLI, XC16X_INSN_CALLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLA1, XC16X_INSN_CALLA_, XC16X_INSN_CALLI, XC16X_INSN_CALLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLA1, XC16X_INSN_CALLA_, XC16X_INSN_CALLI, XC16X_INSN_CALLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLSEG, XC16X_INSN_CALLS, XC16X_INSN_PCALL, XC16X_INSN_TRAP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CALLSEG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLSEG, XC16X_INSN_CALLS, XC16X_INSN_PCALL, XC16X_INSN_TRAP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMP0004	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB4, XC16X_INSN_CMP004, XC16X_INSN_CMP0004, XC16X_INSN_CMPB04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMP004	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB4, XC16X_INSN_CMP004, XC16X_INSN_CMP0004, XC16X_INSN_CMPB04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMP04	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBR2, XC16X_INSN_CMP2I, XC16X_INSN_CMPB2I, XC16X_INSN_CMP04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMP2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBR2, XC16X_INSN_CMP2I, XC16X_INSN_CMPB2I, XC16X_INSN_CMP04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPB004	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB004, XC16X_INSN_CMPD1RI, XC16X_INSN_CMPD2RI, XC16X_INSN_CMPI1RI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPB04	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB4, XC16X_INSN_CMP004, XC16X_INSN_CMP0004, XC16X_INSN_CMPB04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBR2, XC16X_INSN_CMP2I, XC16X_INSN_CMPB2I, XC16X_INSN_CMP04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPB4	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB4, XC16X_INSN_CMP004, XC16X_INSN_CMP0004, XC16X_INSN_CMPB04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPBI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBRI, XC16X_INSN_CMPI, XC16X_INSN_CMPBI, XC16X_INSN_CMPR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BFLDH, XC16X_INSN_CMPR, XC16X_INSN_CMPBR, XC16X_INSN_CMPRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPBR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBR2, XC16X_INSN_CMP2I, XC16X_INSN_CMPB2I, XC16X_INSN_CMP04$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBRI, XC16X_INSN_CMPI, XC16X_INSN_CMPBI, XC16X_INSN_CMPR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD1RI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB004, XC16X_INSN_CMPD1RI, XC16X_INSN_CMPD2RI, XC16X_INSN_CMPI1RI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD1RIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RI, XC16X_INSN_CMPD1RIM, XC16X_INSN_CMPD2RIM, XC16X_INSN_CMPI1RIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD1RM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RP, XC16X_INSN_CMPD1RM, XC16X_INSN_CMPD2RM, XC16X_INSN_CMPI1RM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD1RMI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RM, XC16X_INSN_CMPD1RMI, XC16X_INSN_CMPD2RMI, XC16X_INSN_CMPI1RMI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD1RP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RIM, XC16X_INSN_CMPD1RP, XC16X_INSN_CMPD2RP, XC16X_INSN_CMPI1RP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD2RI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB004, XC16X_INSN_CMPD1RI, XC16X_INSN_CMPD2RI, XC16X_INSN_CMPI1RI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD2RIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RI, XC16X_INSN_CMPD1RIM, XC16X_INSN_CMPD2RIM, XC16X_INSN_CMPI1RIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD2RM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RP, XC16X_INSN_CMPD1RM, XC16X_INSN_CMPD2RM, XC16X_INSN_CMPI1RM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD2RMI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RM, XC16X_INSN_CMPD1RMI, XC16X_INSN_CMPD2RMI, XC16X_INSN_CMPI1RMI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPD2RP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RIM, XC16X_INSN_CMPD1RP, XC16X_INSN_CMPD2RP, XC16X_INSN_CMPI1RP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBRI, XC16X_INSN_CMPI, XC16X_INSN_CMPBI, XC16X_INSN_CMPR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI1RI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPB004, XC16X_INSN_CMPD1RI, XC16X_INSN_CMPD2RI, XC16X_INSN_CMPI1RI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI1RIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RI, XC16X_INSN_CMPD1RIM, XC16X_INSN_CMPD2RIM, XC16X_INSN_CMPI1RIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI1RM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RP, XC16X_INSN_CMPD1RM, XC16X_INSN_CMPD2RM, XC16X_INSN_CMPI1RM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI1RMI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RM, XC16X_INSN_CMPD1RMI, XC16X_INSN_CMPD2RMI, XC16X_INSN_CMPI1RMI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI1RP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RIM, XC16X_INSN_CMPD1RP, XC16X_INSN_CMPD2RP, XC16X_INSN_CMPI1RP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI2RI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RI, XC16X_INSN_CMPD1RIM, XC16X_INSN_CMPD2RIM, XC16X_INSN_CMPI1RIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI2RIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RIM, XC16X_INSN_CMPD1RP, XC16X_INSN_CMPD2RP, XC16X_INSN_CMPI1RP$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI2RM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RM, XC16X_INSN_CMPD1RMI, XC16X_INSN_CMPD2RMI, XC16X_INSN_CMPI1RMI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI2RMI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RMI, XC16X_INSN_SHLR, XC16X_INSN_SHRR, XC16X_INSN_ROLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPI2RP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RP, XC16X_INSN_CMPD1RM, XC16X_INSN_CMPD2RM, XC16X_INSN_CMPI1RM$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BFLDH, XC16X_INSN_CMPR, XC16X_INSN_CMPBR, XC16X_INSN_CMPRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPBRI, XC16X_INSN_CMPI, XC16X_INSN_CMPBI, XC16X_INSN_CMPR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_CMPRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_BFLDH, XC16X_INSN_CMPR, XC16X_INSN_CMPBR, XC16X_INSN_CMPRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_CPL	opcodes/xc16x-opc.h	/^ , XC16X_INSN_DIVL, XC16X_INSN_DIVLU, XC16X_INSN_DIVU, XC16X_INSN_CPL$/;"	e	enum:cgen_insn_type
XC16X_INSN_CPLB	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CPLB, XC16X_INSN_NEG, XC16X_INSN_NEGB, XC16X_INSN_ANDR$/;"	e	enum:cgen_insn_type
XC16X_INSN_DISWDTM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_IDLEM, XC16X_INSN_PWRDNM, XC16X_INSN_DISWDTM, XC16X_INSN_ENWDTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_DIV	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRM, XC16X_INSN_MULS, XC16X_INSN_MULU, XC16X_INSN_DIV$/;"	e	enum:cgen_insn_type
XC16X_INSN_DIVL	opcodes/xc16x-opc.h	/^ , XC16X_INSN_DIVL, XC16X_INSN_DIVLU, XC16X_INSN_DIVU, XC16X_INSN_CPL$/;"	e	enum:cgen_insn_type
XC16X_INSN_DIVLU	opcodes/xc16x-opc.h	/^ , XC16X_INSN_DIVL, XC16X_INSN_DIVLU, XC16X_INSN_DIVU, XC16X_INSN_CPL$/;"	e	enum:cgen_insn_type
XC16X_INSN_DIVU	opcodes/xc16x-opc.h	/^ , XC16X_INSN_DIVL, XC16X_INSN_DIVLU, XC16X_INSN_DIVU, XC16X_INSN_CPL$/;"	e	enum:cgen_insn_type
XC16X_INSN_EINITM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EINITM, XC16X_INSN_SRVWDTM, XC16X_INSN_SBRK, XC16X_INSN_ATOMIC$/;"	e	enum:cgen_insn_type
XC16X_INSN_ENWDTM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_IDLEM, XC16X_INSN_PWRDNM, XC16X_INSN_DISWDTM, XC16X_INSN_ENWDTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTR, XC16X_INSN_EXTP, XC16X_INSN_EXTP1, XC16X_INSN_EXTPG1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTP1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTR, XC16X_INSN_EXTP, XC16X_INSN_EXTP1, XC16X_INSN_EXTPG1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTPG1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTR, XC16X_INSN_EXTP, XC16X_INSN_EXTP1, XC16X_INSN_EXTPG1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTPR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTPR, XC16X_INSN_EXTPR1, XC16X_INSN_EXTS, XC16X_INSN_EXTS1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTPR1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTPR, XC16X_INSN_EXTPR1, XC16X_INSN_EXTS, XC16X_INSN_EXTS1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTR, XC16X_INSN_EXTP, XC16X_INSN_EXTP1, XC16X_INSN_EXTPG1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTPR, XC16X_INSN_EXTPR1, XC16X_INSN_EXTS, XC16X_INSN_EXTS1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTS1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTPR, XC16X_INSN_EXTPR1, XC16X_INSN_EXTS, XC16X_INSN_EXTS1$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTSR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTSR, XC16X_INSN_EXTSR1, XC16X_INSN_PRIOR, XC16X_INSN_BCLR18$/;"	e	enum:cgen_insn_type
XC16X_INSN_EXTSR1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTSR, XC16X_INSN_EXTSR1, XC16X_INSN_PRIOR, XC16X_INSN_BCLR18$/;"	e	enum:cgen_insn_type
XC16X_INSN_IDLEM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_IDLEM, XC16X_INSN_PWRDNM, XC16X_INSN_DISWDTM, XC16X_INSN_ENWDTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_INVALID	opcodes/xc16x-opc.h	/^  XC16X_INSN_INVALID, XC16X_INSN_ADDRPOF, XC16X_INSN_SUBRPOF, XC16X_INSN_ADDBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_JB	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLT, XC16X_INSN_JMPSEG, XC16X_INSN_JMPS, XC16X_INSN_JB$/;"	e	enum:cgen_insn_type
XC16X_INSN_JBC	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JBC, XC16X_INSN_JNB, XC16X_INSN_JNBS, XC16X_INSN_CALLA0$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPA0	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRBZ, XC16X_INSN_JMPA0, XC16X_INSN_JMPA1, XC16X_INSN_JMPA_$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPA1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRBZ, XC16X_INSN_JMPA0, XC16X_INSN_JMPA1, XC16X_INSN_JMPA_$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPA_	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRBZ, XC16X_INSN_JMPA0, XC16X_INSN_JMPA1, XC16X_INSN_JMPA_$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPI, XC16X_INSN_JMPR_NENZ, XC16X_INSN_JMPR_SGT, XC16X_INSN_JMPR_Z$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_C	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_C, XC16X_INSN_JMPR_NC, XC16X_INSN_JMPR_EQ, XC16X_INSN_JMPR_NE$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_EQ	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_C, XC16X_INSN_JMPR_NC, XC16X_INSN_JMPR_EQ, XC16X_INSN_JMPR_NE$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_N	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_V, XC16X_INSN_JMPR_NV, XC16X_INSN_JMPR_N, XC16X_INSN_JMPR_NN$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NC	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_C, XC16X_INSN_JMPR_NC, XC16X_INSN_JMPR_EQ, XC16X_INSN_JMPR_NE$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NE	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_C, XC16X_INSN_JMPR_NC, XC16X_INSN_JMPR_EQ, XC16X_INSN_JMPR_NE$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NENZ	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPI, XC16X_INSN_JMPR_NENZ, XC16X_INSN_JMPR_SGT, XC16X_INSN_JMPR_Z$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NET	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLE, XC16X_INSN_JMPR_SGE, XC16X_INSN_JMPR_NET, XC16X_INSN_JMPR_UC$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NN	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_V, XC16X_INSN_JMPR_NV, XC16X_INSN_JMPR_N, XC16X_INSN_JMPR_NN$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_NV	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_V, XC16X_INSN_JMPR_NV, XC16X_INSN_JMPR_N, XC16X_INSN_JMPR_NN$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_SGE	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLE, XC16X_INSN_JMPR_SGE, XC16X_INSN_JMPR_NET, XC16X_INSN_JMPR_UC$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_SGT	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPI, XC16X_INSN_JMPR_NENZ, XC16X_INSN_JMPR_SGT, XC16X_INSN_JMPR_Z$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_SLE	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLE, XC16X_INSN_JMPR_SGE, XC16X_INSN_JMPR_NET, XC16X_INSN_JMPR_UC$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_SLT	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLT, XC16X_INSN_JMPSEG, XC16X_INSN_JMPS, XC16X_INSN_JB$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_UC	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLE, XC16X_INSN_JMPR_SGE, XC16X_INSN_JMPR_NET, XC16X_INSN_JMPR_UC$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_UGE	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_ULT, XC16X_INSN_JMPR_ULE, XC16X_INSN_JMPR_UGE, XC16X_INSN_JMPR_UGT$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_UGT	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_ULT, XC16X_INSN_JMPR_ULE, XC16X_INSN_JMPR_UGE, XC16X_INSN_JMPR_UGT$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_ULE	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_ULT, XC16X_INSN_JMPR_ULE, XC16X_INSN_JMPR_UGE, XC16X_INSN_JMPR_UGT$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_ULT	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_ULT, XC16X_INSN_JMPR_ULE, XC16X_INSN_JMPR_UGE, XC16X_INSN_JMPR_UGT$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_V	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_V, XC16X_INSN_JMPR_NV, XC16X_INSN_JMPR_N, XC16X_INSN_JMPR_NN$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPR_Z	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPI, XC16X_INSN_JMPR_NENZ, XC16X_INSN_JMPR_SGT, XC16X_INSN_JMPR_Z$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLT, XC16X_INSN_JMPSEG, XC16X_INSN_JMPS, XC16X_INSN_JB$/;"	e	enum:cgen_insn_type
XC16X_INSN_JMPSEG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JMPR_SLT, XC16X_INSN_JMPSEG, XC16X_INSN_JMPS, XC16X_INSN_JB$/;"	e	enum:cgen_insn_type
XC16X_INSN_JNB	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JBC, XC16X_INSN_JNB, XC16X_INSN_JNBS, XC16X_INSN_CALLA0$/;"	e	enum:cgen_insn_type
XC16X_INSN_JNBS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_JBC, XC16X_INSN_JNB, XC16X_INSN_JNBS, XC16X_INSN_CALLA0$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV10I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB8I, XC16X_INSN_MOV9I, XC16X_INSN_MOVB9I, XC16X_INSN_MOV10I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI3, XC16X_INSN_MOV2I, XC16X_INSN_MOVB2I, XC16X_INSN_MOV6I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV6I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI3, XC16X_INSN_MOV2I, XC16X_INSN_MOVB2I, XC16X_INSN_MOV6I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV7I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB6I, XC16X_INSN_MOV7I, XC16X_INSN_MOVB7I, XC16X_INSN_MOV8I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV8I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB6I, XC16X_INSN_MOV7I, XC16X_INSN_MOVB7I, XC16X_INSN_MOV8I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOV9I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB8I, XC16X_INSN_MOV9I, XC16X_INSN_MOVB9I, XC16X_INSN_MOV10I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB10I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB10I, XC16X_INSN_MOVRI11, XC16X_INSN_MOVBRI11, XC16X_INSN_MOVRI12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI3, XC16X_INSN_MOV2I, XC16X_INSN_MOVB2I, XC16X_INSN_MOV6I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB6I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB6I, XC16X_INSN_MOV7I, XC16X_INSN_MOVB7I, XC16X_INSN_MOV8I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB7I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB6I, XC16X_INSN_MOV7I, XC16X_INSN_MOVB7I, XC16X_INSN_MOV8I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB8I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB8I, XC16X_INSN_MOV9I, XC16X_INSN_MOVB9I, XC16X_INSN_MOV10I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVB9I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB8I, XC16X_INSN_MOV9I, XC16X_INSN_MOVB9I, XC16X_INSN_MOV10I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI, XC16X_INSN_MOVI, XC16X_INSN_MOVBI, XC16X_INSN_MOVR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBR2, XC16X_INSN_MOVRI2, XC16X_INSN_MOVBRI2, XC16X_INSN_MOVRI3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI, XC16X_INSN_MOVI, XC16X_INSN_MOVBI, XC16X_INSN_MOVR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBRI11	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB10I, XC16X_INSN_MOVRI11, XC16X_INSN_MOVBRI11, XC16X_INSN_MOVRI12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBRI12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI12, XC16X_INSN_MOVEHM5, XC16X_INSN_MOVEHM6, XC16X_INSN_MOVEHM7$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBRI2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBR2, XC16X_INSN_MOVRI2, XC16X_INSN_MOVBRI2, XC16X_INSN_MOVRI3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBRI3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI3, XC16X_INSN_MOV2I, XC16X_INSN_MOVB2I, XC16X_INSN_MOV6I$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBSPOFMR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBSPOFMR, XC16X_INSN_MOVBZRPOFM, XC16X_INSN_MOVBZPOFMR, XC16X_INSN_MOVEBS14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBSRPOFM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVR13, XC16X_INSN_MOVBSRR, XC16X_INSN_MOVBZRR, XC16X_INSN_MOVBSRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBSRR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVR13, XC16X_INSN_MOVBSRR, XC16X_INSN_MOVBZRR, XC16X_INSN_MOVBSRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBZPOFMR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBSPOFMR, XC16X_INSN_MOVBZRPOFM, XC16X_INSN_MOVBZPOFMR, XC16X_INSN_MOVEBS14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBZRPOFM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBSPOFMR, XC16X_INSN_MOVBZRPOFM, XC16X_INSN_MOVBZPOFMR, XC16X_INSN_MOVEBS14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVBZRR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVR13, XC16X_INSN_MOVBSRR, XC16X_INSN_MOVBZRR, XC16X_INSN_MOVBSRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEBS14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBSPOFMR, XC16X_INSN_MOVBZRPOFM, XC16X_INSN_MOVBZPOFMR, XC16X_INSN_MOVEBS14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEBS15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBS15, XC16X_INSN_MOVERBS14, XC16X_INSN_MOVRBS15, XC16X_INSN_MOVEBZ14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEBZ14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBS15, XC16X_INSN_MOVERBS14, XC16X_INSN_MOVRBS15, XC16X_INSN_MOVEBZ14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEBZ15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBZ15, XC16X_INSN_MOVERBZ14, XC16X_INSN_MOVRBZ15, XC16X_INSN_MOVRBS$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP5, XC16X_INSN_MOVEHM1, XC16X_INSN_MOVEHM2, XC16X_INSN_MOVEHM3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM10	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM8, XC16X_INSN_MOVEHM9, XC16X_INSN_MOVEHM10, XC16X_INSN_MOVRMP$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP5, XC16X_INSN_MOVEHM1, XC16X_INSN_MOVEHM2, XC16X_INSN_MOVEHM3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP5, XC16X_INSN_MOVEHM1, XC16X_INSN_MOVEHM2, XC16X_INSN_MOVEHM3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM4	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM4, XC16X_INSN_MVE12, XC16X_INSN_MVE13, XC16X_INSN_MOVER12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM5	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI12, XC16X_INSN_MOVEHM5, XC16X_INSN_MOVEHM6, XC16X_INSN_MOVEHM7$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM6	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI12, XC16X_INSN_MOVEHM5, XC16X_INSN_MOVEHM6, XC16X_INSN_MOVEHM7$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM7	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI12, XC16X_INSN_MOVEHM5, XC16X_INSN_MOVEHM6, XC16X_INSN_MOVEHM7$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM8	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM8, XC16X_INSN_MOVEHM9, XC16X_INSN_MOVEHM10, XC16X_INSN_MOVRMP$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVEHM9	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM8, XC16X_INSN_MOVEHM9, XC16X_INSN_MOVEHM10, XC16X_INSN_MOVRMP$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVER12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM4, XC16X_INSN_MVE12, XC16X_INSN_MVE13, XC16X_INSN_MOVER12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVERBS14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBS15, XC16X_INSN_MOVERBS14, XC16X_INSN_MOVRBS15, XC16X_INSN_MOVEBZ14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVERBZ14	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBZ15, XC16X_INSN_MOVERBZ14, XC16X_INSN_MOVRBZ15, XC16X_INSN_MOVRBS$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI, XC16X_INSN_MOVI, XC16X_INSN_MOVBI, XC16X_INSN_MOVR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRM, XC16X_INSN_MOVR, XC16X_INSN_MOVRB, XC16X_INSN_MOVRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVR12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MVR13, XC16X_INSN_MVER12, XC16X_INSN_MVER13, XC16X_INSN_MOVR12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVR13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVR13, XC16X_INSN_MOVBSRR, XC16X_INSN_MOVBZRR, XC16X_INSN_MOVBSRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBRI, XC16X_INSN_MOVI, XC16X_INSN_MOVBI, XC16X_INSN_MOVR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRB	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRM, XC16X_INSN_MOVR, XC16X_INSN_MOVRB, XC16X_INSN_MOVRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRBS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBZ15, XC16X_INSN_MOVERBZ14, XC16X_INSN_MOVRBZ15, XC16X_INSN_MOVRBS$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRBS15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBS15, XC16X_INSN_MOVERBS14, XC16X_INSN_MOVRBS15, XC16X_INSN_MOVEBZ14$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRBZ	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRBZ, XC16X_INSN_JMPA0, XC16X_INSN_JMPA1, XC16X_INSN_JMPA_$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRBZ15	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEBZ15, XC16X_INSN_MOVERBZ14, XC16X_INSN_MOVRBZ15, XC16X_INSN_MOVRBS$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRM, XC16X_INSN_MOVR, XC16X_INSN_MOVRB, XC16X_INSN_MOVRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRI11	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB10I, XC16X_INSN_MOVRI11, XC16X_INSN_MOVBRI11, XC16X_INSN_MOVRI12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRI12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVB10I, XC16X_INSN_MOVRI11, XC16X_INSN_MOVBRI11, XC16X_INSN_MOVRI12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRI2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBR2, XC16X_INSN_MOVRI2, XC16X_INSN_MOVBRI2, XC16X_INSN_MOVRI3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRI3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVBR2, XC16X_INSN_MOVRI2, XC16X_INSN_MOVBRI2, XC16X_INSN_MOVRI3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM8, XC16X_INSN_MOVEHM9, XC16X_INSN_MOVEHM10, XC16X_INSN_MOVRMP$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP1, XC16X_INSN_MOVRMP2, XC16X_INSN_MOVRMP3, XC16X_INSN_MOVRMP4$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP1, XC16X_INSN_MOVRMP2, XC16X_INSN_MOVRMP3, XC16X_INSN_MOVRMP4$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP1, XC16X_INSN_MOVRMP2, XC16X_INSN_MOVRMP3, XC16X_INSN_MOVRMP4$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP4	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP1, XC16X_INSN_MOVRMP2, XC16X_INSN_MOVRMP3, XC16X_INSN_MOVRMP4$/;"	e	enum:cgen_insn_type
XC16X_INSN_MOVRMP5	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVRMP5, XC16X_INSN_MOVEHM1, XC16X_INSN_MOVEHM2, XC16X_INSN_MOVEHM3$/;"	e	enum:cgen_insn_type
XC16X_INSN_MULS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRM, XC16X_INSN_MULS, XC16X_INSN_MULU, XC16X_INSN_DIV$/;"	e	enum:cgen_insn_type
XC16X_INSN_MULU	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRM, XC16X_INSN_MULS, XC16X_INSN_MULU, XC16X_INSN_DIV$/;"	e	enum:cgen_insn_type
XC16X_INSN_MVE12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM4, XC16X_INSN_MVE12, XC16X_INSN_MVE13, XC16X_INSN_MOVER12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MVE13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MOVEHM4, XC16X_INSN_MVE12, XC16X_INSN_MVE13, XC16X_INSN_MOVER12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MVER12	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MVR13, XC16X_INSN_MVER12, XC16X_INSN_MVER13, XC16X_INSN_MOVR12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MVER13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MVR13, XC16X_INSN_MVER12, XC16X_INSN_MVER13, XC16X_INSN_MOVR12$/;"	e	enum:cgen_insn_type
XC16X_INSN_MVR13	opcodes/xc16x-opc.h	/^ , XC16X_INSN_MVR13, XC16X_INSN_MVER12, XC16X_INSN_MVER13, XC16X_INSN_MOVR12$/;"	e	enum:cgen_insn_type
XC16X_INSN_NEG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CPLB, XC16X_INSN_NEG, XC16X_INSN_NEGB, XC16X_INSN_ANDR$/;"	e	enum:cgen_insn_type
XC16X_INSN_NEGB	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CPLB, XC16X_INSN_NEG, XC16X_INSN_NEGB, XC16X_INSN_ANDR$/;"	e	enum:cgen_insn_type
XC16X_INSN_NOP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SCXTMG, XC16X_INSN_SCXTM, XC16X_INSN_NOP, XC16X_INSN_SRSTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_OR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRIM, XC16X_INSN_AND2, XC16X_INSN_OR2, XC16X_INSN_XOR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_OR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_OR2I, XC16X_INSN_XOR2I, XC16X_INSN_ANDB2I, XC16X_INSN_ORB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDB2, XC16X_INSN_ORB2, XC16X_INSN_XORB2, XC16X_INSN_AND2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_OR2I, XC16X_INSN_XOR2I, XC16X_INSN_ANDB2I, XC16X_INSN_ORB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBPOFR, XC16X_INSN_ORBPOFR, XC16X_INSN_XORBPOFR, XC16X_INSN_ANDRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORR, XC16X_INSN_XORR, XC16X_INSN_ANDBR, XC16X_INSN_ORBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRI, XC16X_INSN_ORBRI, XC16X_INSN_XORBRI, XC16X_INSN_ANDRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRIM, XC16X_INSN_XORRIM, XC16X_INSN_ANDBRIM, XC16X_INSN_ORBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORBRM, XC16X_INSN_XORBRM3, XC16X_INSN_XORBRM2, XC16X_INSN_XORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRM1, XC16X_INSN_ORBRM3, XC16X_INSN_ORBRM2, XC16X_INSN_ORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRM1, XC16X_INSN_ORBRM3, XC16X_INSN_ORBRM2, XC16X_INSN_ORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRM1, XC16X_INSN_ORBRM3, XC16X_INSN_ORBRM2, XC16X_INSN_ORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRPOFR, XC16X_INSN_XORRPOFR, XC16X_INSN_ANDBRPOFR, XC16X_INSN_ORBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORB2I, XC16X_INSN_ANDPOFR, XC16X_INSN_ORPOFR, XC16X_INSN_XORPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORR, XC16X_INSN_XORR, XC16X_INSN_ANDBR, XC16X_INSN_ORBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBR, XC16X_INSN_ANDRI, XC16X_INSN_ORRI, XC16X_INSN_XORRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRIM, XC16X_INSN_XORRIM, XC16X_INSN_ANDBRIM, XC16X_INSN_ORBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRM, XC16X_INSN_XORRM3, XC16X_INSN_XORRM2, XC16X_INSN_XORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDRM1, XC16X_INSN_ORRM3, XC16X_INSN_ORRM2, XC16X_INSN_ORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDRM1, XC16X_INSN_ORRM3, XC16X_INSN_ORRM2, XC16X_INSN_ORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDRM1, XC16X_INSN_ORRM3, XC16X_INSN_ORRM2, XC16X_INSN_ORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_ORRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRPOFR, XC16X_INSN_XORRPOFR, XC16X_INSN_ANDBRPOFR, XC16X_INSN_ORBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_PCALL	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLSEG, XC16X_INSN_CALLS, XC16X_INSN_PCALL, XC16X_INSN_TRAP$/;"	e	enum:cgen_insn_type
XC16X_INSN_POP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_POP, XC16X_INSN_PUSH, XC16X_INSN_SCXTI, XC16X_INSN_SCXTRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_PRIOR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EXTSR, XC16X_INSN_EXTSR1, XC16X_INSN_PRIOR, XC16X_INSN_BCLR18$/;"	e	enum:cgen_insn_type
XC16X_INSN_PUSH	opcodes/xc16x-opc.h	/^ , XC16X_INSN_POP, XC16X_INSN_PUSH, XC16X_INSN_SCXTI, XC16X_INSN_SCXTRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_PWRDNM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_IDLEM, XC16X_INSN_PWRDNM, XC16X_INSN_DISWDTM, XC16X_INSN_ENWDTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_RET	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RET, XC16X_INSN_RETS, XC16X_INSN_RETP, XC16X_INSN_RETI$/;"	e	enum:cgen_insn_type
XC16X_INSN_RETI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RET, XC16X_INSN_RETS, XC16X_INSN_RETP, XC16X_INSN_RETI$/;"	e	enum:cgen_insn_type
XC16X_INSN_RETP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RET, XC16X_INSN_RETS, XC16X_INSN_RETP, XC16X_INSN_RETI$/;"	e	enum:cgen_insn_type
XC16X_INSN_RETS	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RET, XC16X_INSN_RETS, XC16X_INSN_RETP, XC16X_INSN_RETI$/;"	e	enum:cgen_insn_type
XC16X_INSN_ROLR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RMI, XC16X_INSN_SHLR, XC16X_INSN_SHRR, XC16X_INSN_ROLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_ROLRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ROLRI, XC16X_INSN_RORRI, XC16X_INSN_ASHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_RORR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RORR, XC16X_INSN_ASHRR, XC16X_INSN_SHLRI, XC16X_INSN_SHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_RORRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ROLRI, XC16X_INSN_RORRI, XC16X_INSN_ASHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SBRK	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EINITM, XC16X_INSN_SRVWDTM, XC16X_INSN_SBRK, XC16X_INSN_ATOMIC$/;"	e	enum:cgen_insn_type
XC16X_INSN_SCXTI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_POP, XC16X_INSN_PUSH, XC16X_INSN_SCXTI, XC16X_INSN_SCXTRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SCXTM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SCXTMG, XC16X_INSN_SCXTM, XC16X_INSN_NOP, XC16X_INSN_SRSTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SCXTMG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SCXTMG, XC16X_INSN_SCXTM, XC16X_INSN_NOP, XC16X_INSN_SRSTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SCXTRPOFM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_POP, XC16X_INSN_PUSH, XC16X_INSN_SCXTI, XC16X_INSN_SCXTRPOFM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SHLR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RMI, XC16X_INSN_SHLR, XC16X_INSN_SHRR, XC16X_INSN_ROLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SHLRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RORR, XC16X_INSN_ASHRR, XC16X_INSN_SHLRI, XC16X_INSN_SHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SHRR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CMPI2RMI, XC16X_INSN_SHLR, XC16X_INSN_SHRR, XC16X_INSN_ROLR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SHRRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_RORR, XC16X_INSN_ASHRR, XC16X_INSN_SHLRI, XC16X_INSN_SHRRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SRSTM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SCXTMG, XC16X_INSN_SCXTM, XC16X_INSN_NOP, XC16X_INSN_SRSTM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SRVWDTM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_EINITM, XC16X_INSN_SRVWDTM, XC16X_INSN_SBRK, XC16X_INSN_ATOMIC$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBR, XC16X_INSN_ADD2, XC16X_INSN_SUB2, XC16X_INSN_ADDB2$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2, XC16X_INSN_ADD2I, XC16X_INSN_SUB2I, XC16X_INSN_ADDB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2, XC16X_INSN_ADD2I, XC16X_INSN_SUB2I, XC16X_INSN_ADDB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2I, XC16X_INSN_ADDCR, XC16X_INSN_SUBCR, XC16X_INSN_ADDBCR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBCR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR, XC16X_INSN_ADDCR2, XC16X_INSN_SUBCR2, XC16X_INSN_ADDBCR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBCR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2, XC16X_INSN_ADDCR2I, XC16X_INSN_SUBCR2I, XC16X_INSN_ADDBCR2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBCR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2I, XC16X_INSN_ADDRM2, XC16X_INSN_ADDRM3, XC16X_INSN_ADDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBR, XC16X_INSN_ADD2, XC16X_INSN_SUB2, XC16X_INSN_ADDB2$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRHPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG, XC16X_INSN_ADDCRHPOF, XC16X_INSN_SUBCRHPOF, XC16X_INSN_ADDCBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG3, XC16X_INSN_ADDRHPAG3, XC16X_INSN_SUBRHPAG3, XC16X_INSN_ADDBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF, XC16X_INSN_ADDRHPOF3, XC16X_INSN_SUBRHPOF3, XC16X_INSN_ADDBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF3, XC16X_INSN_ADDRBHPOF, XC16X_INSN_SUBRBHPOF, XC16X_INSN_ADDBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRI, XC16X_INSN_ADDRIM, XC16X_INSN_SUBRIM, XC16X_INSN_ADDBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRIM, XC16X_INSN_ADDCRI, XC16X_INSN_SUBCRI, XC16X_INSN_ADDCBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRM, XC16X_INSN_ADDCRM2, XC16X_INSN_ADDCRM3, XC16X_INSN_ADDCRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDBRM1, XC16X_INSN_SUBBRM3, XC16X_INSN_SUBBRM2, XC16X_INSN_SUBBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDBRM1, XC16X_INSN_SUBBRM3, XC16X_INSN_SUBBRM2, XC16X_INSN_SUBBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDBRM1, XC16X_INSN_SUBBRM3, XC16X_INSN_SUBBRM2, XC16X_INSN_SUBBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPAG, XC16X_INSN_ADDCRPOF, XC16X_INSN_SUBCRPOF, XC16X_INSN_ADDCBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOF, XC16X_INSN_ADDRPAG, XC16X_INSN_SUBRPAG, XC16X_INSN_ADDBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOFR, XC16X_INSN_ADDCRPOFR, XC16X_INSN_SUBCRPOFR, XC16X_INSN_ADDCBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRHPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG, XC16X_INSN_ADDRI, XC16X_INSN_SUBRI, XC16X_INSN_ADDBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG3, XC16X_INSN_ADDCRHPAG3, XC16X_INSN_SUBCRHPAG3, XC16X_INSN_ADDCBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF, XC16X_INSN_ADDCRHPOF3, XC16X_INSN_SUBCRHPOF3, XC16X_INSN_ADDCBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF3, XC16X_INSN_ADDCRBHPOF, XC16X_INSN_SUBCRBHPOF, XC16X_INSN_ADDCBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRI, XC16X_INSN_ADDCRIM, XC16X_INSN_SUBCRIM, XC16X_INSN_ADDCBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRIM, XC16X_INSN_ADDR, XC16X_INSN_SUBR, XC16X_INSN_ADDBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRM, XC16X_INSN_MULS, XC16X_INSN_MULU, XC16X_INSN_DIV$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCBRM1, XC16X_INSN_SUBCBRM3, XC16X_INSN_SUBCBRM2, XC16X_INSN_SUBCBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCBRM1, XC16X_INSN_SUBCBRM3, XC16X_INSN_SUBCBRM2, XC16X_INSN_SUBCBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCBRM1, XC16X_INSN_SUBCBRM3, XC16X_INSN_SUBCBRM2, XC16X_INSN_SUBCBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPAG, XC16X_INSN_ADDRPOFR, XC16X_INSN_SUBRPOFR, XC16X_INSN_ADDBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOF, XC16X_INSN_ADDCRPAG, XC16X_INSN_SUBCRPAG, XC16X_INSN_ADDCBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOFR, XC16X_INSN_ADDRHPOF, XC16X_INSN_SUBRHPOF, XC16X_INSN_ADDBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBB2I, XC16X_INSN_ADDCR, XC16X_INSN_SUBCR, XC16X_INSN_ADDBCR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR, XC16X_INSN_ADDCR2, XC16X_INSN_SUBCR2, XC16X_INSN_ADDBCR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBCR2, XC16X_INSN_ADDCR2I, XC16X_INSN_SUBCR2I, XC16X_INSN_ADDBCR2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRBHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF3, XC16X_INSN_ADDCRBHPOF, XC16X_INSN_SUBCRBHPOF, XC16X_INSN_ADDCBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG3, XC16X_INSN_ADDCRHPAG3, XC16X_INSN_SUBCRHPAG3, XC16X_INSN_ADDCBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG, XC16X_INSN_ADDCRHPOF, XC16X_INSN_SUBCRHPOF, XC16X_INSN_ADDCBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPOF, XC16X_INSN_ADDCRHPOF3, XC16X_INSN_SUBCRHPOF3, XC16X_INSN_ADDCBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRIM, XC16X_INSN_ADDCRI, XC16X_INSN_SUBCRI, XC16X_INSN_ADDCBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRI, XC16X_INSN_ADDCRIM, XC16X_INSN_SUBCRIM, XC16X_INSN_ADDCBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCRM, XC16X_INSN_ADDCBRM2, XC16X_INSN_ADDCBRM3, XC16X_INSN_ADDCBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCRM1, XC16X_INSN_SUBCRM3, XC16X_INSN_SUBCRM2, XC16X_INSN_SUBCRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCRM1, XC16X_INSN_SUBCRM3, XC16X_INSN_SUBCRM2, XC16X_INSN_SUBCRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDCRM1, XC16X_INSN_SUBCRM3, XC16X_INSN_SUBCRM2, XC16X_INSN_SUBCRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOF, XC16X_INSN_ADDCRPAG, XC16X_INSN_SUBCRPAG, XC16X_INSN_ADDCBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPAG, XC16X_INSN_ADDCRPOF, XC16X_INSN_SUBCRPOF, XC16X_INSN_ADDCBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBCRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOFR, XC16X_INSN_ADDCRPOFR, XC16X_INSN_SUBCRPOFR, XC16X_INSN_ADDCBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRIM, XC16X_INSN_ADDR, XC16X_INSN_SUBR, XC16X_INSN_ADDBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRBHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF3, XC16X_INSN_ADDRBHPOF, XC16X_INSN_SUBRBHPOF, XC16X_INSN_ADDBRHPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRHPAG3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPAG3, XC16X_INSN_ADDRHPAG3, XC16X_INSN_SUBRHPAG3, XC16X_INSN_ADDBRHPOF3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRHPOF	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPOFR, XC16X_INSN_ADDRHPOF, XC16X_INSN_SUBRHPOF, XC16X_INSN_ADDBRHPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRHPOF3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRHPOF, XC16X_INSN_ADDRHPOF3, XC16X_INSN_SUBRHPOF3, XC16X_INSN_ADDBRHPAG3$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRHPAG, XC16X_INSN_ADDRI, XC16X_INSN_SUBRI, XC16X_INSN_ADDBRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRI, XC16X_INSN_ADDRIM, XC16X_INSN_SUBRIM, XC16X_INSN_ADDBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBRM, XC16X_INSN_ADDBRM2, XC16X_INSN_ADDBRM3, XC16X_INSN_ADDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDRM1, XC16X_INSN_SUBRM3, XC16X_INSN_SUBRM2, XC16X_INSN_SUBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDRM1, XC16X_INSN_SUBRM3, XC16X_INSN_SUBRM2, XC16X_INSN_SUBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ADDRM1, XC16X_INSN_SUBRM3, XC16X_INSN_SUBRM2, XC16X_INSN_SUBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRPAG	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBBRPOF, XC16X_INSN_ADDRPAG, XC16X_INSN_SUBRPAG, XC16X_INSN_ADDBRPAG$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRPOF	opcodes/xc16x-opc.h	/^  XC16X_INSN_INVALID, XC16X_INSN_ADDRPOF, XC16X_INSN_SUBRPOF, XC16X_INSN_ADDBRPOF$/;"	e	enum:cgen_insn_type
XC16X_INSN_SUBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_SUBCBRPAG, XC16X_INSN_ADDRPOFR, XC16X_INSN_SUBRPOFR, XC16X_INSN_ADDBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_TRAP	opcodes/xc16x-opc.h	/^ , XC16X_INSN_CALLSEG, XC16X_INSN_CALLS, XC16X_INSN_PCALL, XC16X_INSN_TRAP$/;"	e	enum:cgen_insn_type
XC16X_INSN_XOR2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRIM, XC16X_INSN_AND2, XC16X_INSN_OR2, XC16X_INSN_XOR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_XOR2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_OR2I, XC16X_INSN_XOR2I, XC16X_INSN_ANDB2I, XC16X_INSN_ORB2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORB2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDB2, XC16X_INSN_ORB2, XC16X_INSN_XORB2, XC16X_INSN_AND2I$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORB2I	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORB2I, XC16X_INSN_ANDPOFR, XC16X_INSN_ORPOFR, XC16X_INSN_XORPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBPOFR, XC16X_INSN_ORBPOFR, XC16X_INSN_XORBPOFR, XC16X_INSN_ANDRPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBR, XC16X_INSN_ANDRI, XC16X_INSN_ORRI, XC16X_INSN_XORRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ANDBRI, XC16X_INSN_ORBRI, XC16X_INSN_XORBRI, XC16X_INSN_ANDRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRIM, XC16X_INSN_AND2, XC16X_INSN_OR2, XC16X_INSN_XOR2$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRM, XC16X_INSN_MOVR, XC16X_INSN_MOVRB, XC16X_INSN_MOVRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORBRM, XC16X_INSN_XORBRM3, XC16X_INSN_XORBRM2, XC16X_INSN_XORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORBRM, XC16X_INSN_XORBRM3, XC16X_INSN_XORBRM2, XC16X_INSN_XORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORBRM, XC16X_INSN_XORBRM3, XC16X_INSN_XORBRM2, XC16X_INSN_XORBRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORBRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBRPOFR, XC16X_INSN_ANDRM2, XC16X_INSN_ANDRM3, XC16X_INSN_ANDRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORB2I, XC16X_INSN_ANDPOFR, XC16X_INSN_ORPOFR, XC16X_INSN_XORPOFR$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORR, XC16X_INSN_XORR, XC16X_INSN_ANDBR, XC16X_INSN_ORBR$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRI	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORBR, XC16X_INSN_ANDRI, XC16X_INSN_ORRI, XC16X_INSN_XORRI$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRIM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRIM, XC16X_INSN_XORRIM, XC16X_INSN_ANDBRIM, XC16X_INSN_ORBRIM$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRM	opcodes/xc16x-opc.h	/^ , XC16X_INSN_XORRM, XC16X_INSN_ANDBRM2, XC16X_INSN_ANDBRM3, XC16X_INSN_ANDBRM$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRM1	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRM, XC16X_INSN_XORRM3, XC16X_INSN_XORRM2, XC16X_INSN_XORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRM2	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRM, XC16X_INSN_XORRM3, XC16X_INSN_XORRM2, XC16X_INSN_XORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRM3	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRM, XC16X_INSN_XORRM3, XC16X_INSN_XORRM2, XC16X_INSN_XORRM1$/;"	e	enum:cgen_insn_type
XC16X_INSN_XORRPOFR	opcodes/xc16x-opc.h	/^ , XC16X_INSN_ORRPOFR, XC16X_INSN_XORRPOFR, XC16X_INSN_ANDBRPOFR, XC16X_INSN_ORBRPOFR$/;"	e	enum:cgen_insn_type
XC16X_OPC_H	opcodes/xc16x-opc.h	27;"	d
XC16X_OPERAND_BIT01	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT8, XC16X_OPERAND_U4, XC16X_OPERAND_BITONE, XC16X_OPERAND_BIT01$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_BIT1	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REL, XC16X_OPERAND_RELHI, XC16X_OPERAND_CONDBIT, XC16X_OPERAND_BIT1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_BIT2	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT2, XC16X_OPERAND_BIT4, XC16X_OPERAND_LBIT4, XC16X_OPERAND_LBIT2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_BIT4	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT2, XC16X_OPERAND_BIT4, XC16X_OPERAND_LBIT4, XC16X_OPERAND_LBIT2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_BIT8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT8, XC16X_OPERAND_U4, XC16X_OPERAND_BITONE, XC16X_OPERAND_BIT01$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_BITONE	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT8, XC16X_OPERAND_U4, XC16X_OPERAND_BITONE, XC16X_OPERAND_BIT01$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_CADDR	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_GENREG, XC16X_OPERAND_SEG, XC16X_OPERAND_SEGHI8, XC16X_OPERAND_CADDR$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_CBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_MEMGR8, XC16X_OPERAND_CBIT, XC16X_OPERAND_QBIT, XC16X_OPERAND_QLOBIT$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_COND	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_COND, XC16X_OPERAND_ICOND, XC16X_OPERAND_EXTCOND, XC16X_OPERAND_MEMORY$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_CONDBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REL, XC16X_OPERAND_RELHI, XC16X_OPERAND_CONDBIT, XC16X_OPERAND_BIT1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DATA8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DATA8, XC16X_OPERAND_DATAHI8, XC16X_OPERAND_SGTDISBIT, XC16X_OPERAND_UPAG16$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DATAHI8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DATA8, XC16X_OPERAND_DATAHI8, XC16X_OPERAND_SGTDISBIT, XC16X_OPERAND_UPAG16$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DOT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DOT, XC16X_OPERAND_POF, XC16X_OPERAND_PAG, XC16X_OPERAND_SOF$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DR	opcodes/xc16x-desc.h	/^  XC16X_OPERAND_PC, XC16X_OPERAND_SR, XC16X_OPERAND_DR, XC16X_OPERAND_DRI$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DRB	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRB, XC16X_OPERAND_DRB, XC16X_OPERAND_SR2, XC16X_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_DRI	opcodes/xc16x-desc.h	/^  XC16X_OPERAND_PC, XC16X_OPERAND_SR, XC16X_OPERAND_DR, XC16X_OPERAND_DRI$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_EXTCOND	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_COND, XC16X_OPERAND_ICOND, XC16X_OPERAND_EXTCOND, XC16X_OPERAND_MEMORY$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_GENREG	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_GENREG, XC16X_OPERAND_SEG, XC16X_OPERAND_SEGHI8, XC16X_OPERAND_CADDR$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_HASH	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_USEG8, XC16X_OPERAND_USEG16, XC16X_OPERAND_USOF16, XC16X_OPERAND_HASH$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_ICOND	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_COND, XC16X_OPERAND_ICOND, XC16X_OPERAND_EXTCOND, XC16X_OPERAND_MEMORY$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_LBIT2	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT2, XC16X_OPERAND_BIT4, XC16X_OPERAND_LBIT4, XC16X_OPERAND_LBIT2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_LBIT4	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT2, XC16X_OPERAND_BIT4, XC16X_OPERAND_LBIT4, XC16X_OPERAND_LBIT2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_MASK8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_QHIBIT, XC16X_OPERAND_MASK8, XC16X_OPERAND_MASKLO8, XC16X_OPERAND_PAGENUM$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_MASKLO8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_QHIBIT, XC16X_OPERAND_MASK8, XC16X_OPERAND_MASKLO8, XC16X_OPERAND_PAGENUM$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_MAX	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SEGM, XC16X_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_MEMGR8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_MEMGR8, XC16X_OPERAND_CBIT, XC16X_OPERAND_QBIT, XC16X_OPERAND_QLOBIT$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_MEMORY	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_COND, XC16X_OPERAND_ICOND, XC16X_OPERAND_EXTCOND, XC16X_OPERAND_MEMORY$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_PAG	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DOT, XC16X_OPERAND_POF, XC16X_OPERAND_PAG, XC16X_OPERAND_SOF$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_PAGENUM	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_QHIBIT, XC16X_OPERAND_MASK8, XC16X_OPERAND_MASKLO8, XC16X_OPERAND_PAGENUM$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_PC	opcodes/xc16x-desc.h	/^  XC16X_OPERAND_PC, XC16X_OPERAND_SR, XC16X_OPERAND_DR, XC16X_OPERAND_DRI$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_POF	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DOT, XC16X_OPERAND_POF, XC16X_OPERAND_PAG, XC16X_OPERAND_SOF$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_QBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_MEMGR8, XC16X_OPERAND_CBIT, XC16X_OPERAND_QBIT, XC16X_OPERAND_QLOBIT$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_QHIBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_QHIBIT, XC16X_OPERAND_MASK8, XC16X_OPERAND_MASKLO8, XC16X_OPERAND_PAGENUM$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_QLOBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_MEMGR8, XC16X_OPERAND_CBIT, XC16X_OPERAND_QBIT, XC16X_OPERAND_QLOBIT$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REG8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM16, XC16X_OPERAND_UPOF16, XC16X_OPERAND_REG8, XC16X_OPERAND_REGMEM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGB8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REGBMEM8, XC16X_OPERAND_REGOFF8, XC16X_OPERAND_REGHI8, XC16X_OPERAND_REGB8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGBMEM8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REGBMEM8, XC16X_OPERAND_REGOFF8, XC16X_OPERAND_REGHI8, XC16X_OPERAND_REGB8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGHI8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REGBMEM8, XC16X_OPERAND_REGOFF8, XC16X_OPERAND_REGHI8, XC16X_OPERAND_REGB8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGMEM8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM16, XC16X_OPERAND_UPOF16, XC16X_OPERAND_REG8, XC16X_OPERAND_REGMEM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGNAM	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRC2, XC16X_OPERAND_SRDIV, XC16X_OPERAND_REGNAM, XC16X_OPERAND_UIMM2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REGOFF8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REGBMEM8, XC16X_OPERAND_REGOFF8, XC16X_OPERAND_REGHI8, XC16X_OPERAND_REGB8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_REL	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REL, XC16X_OPERAND_RELHI, XC16X_OPERAND_CONDBIT, XC16X_OPERAND_BIT1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_RELHI	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_REL, XC16X_OPERAND_RELHI, XC16X_OPERAND_CONDBIT, XC16X_OPERAND_BIT1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SEG	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_GENREG, XC16X_OPERAND_SEG, XC16X_OPERAND_SEGHI8, XC16X_OPERAND_CADDR$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SEGHI8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_GENREG, XC16X_OPERAND_SEG, XC16X_OPERAND_SEGHI8, XC16X_OPERAND_CADDR$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SEGM	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SEGM, XC16X_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SGTDISBIT	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DATA8, XC16X_OPERAND_DATAHI8, XC16X_OPERAND_SGTDISBIT, XC16X_OPERAND_UPAG16$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SOF	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DOT, XC16X_OPERAND_POF, XC16X_OPERAND_PAG, XC16X_OPERAND_SOF$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SR	opcodes/xc16x-desc.h	/^  XC16X_OPERAND_PC, XC16X_OPERAND_SR, XC16X_OPERAND_DR, XC16X_OPERAND_DRI$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SR2	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRB, XC16X_OPERAND_DRB, XC16X_OPERAND_SR2, XC16X_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SRB	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRB, XC16X_OPERAND_DRB, XC16X_OPERAND_SR2, XC16X_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SRC1	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRB, XC16X_OPERAND_DRB, XC16X_OPERAND_SR2, XC16X_OPERAND_SRC1$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SRC2	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRC2, XC16X_OPERAND_SRDIV, XC16X_OPERAND_REGNAM, XC16X_OPERAND_UIMM2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_SRDIV	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRC2, XC16X_OPERAND_SRDIV, XC16X_OPERAND_REGNAM, XC16X_OPERAND_UIMM2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_U4	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_BIT8, XC16X_OPERAND_U4, XC16X_OPERAND_BITONE, XC16X_OPERAND_BIT01$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM16	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM16, XC16X_OPERAND_UPOF16, XC16X_OPERAND_REG8, XC16X_OPERAND_REGMEM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM2	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_SRC2, XC16X_OPERAND_SRDIV, XC16X_OPERAND_REGNAM, XC16X_OPERAND_UIMM2$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM3	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM3, XC16X_OPERAND_UIMM4, XC16X_OPERAND_UIMM7, XC16X_OPERAND_UIMM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM4	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM3, XC16X_OPERAND_UIMM4, XC16X_OPERAND_UIMM7, XC16X_OPERAND_UIMM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM7	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM3, XC16X_OPERAND_UIMM4, XC16X_OPERAND_UIMM7, XC16X_OPERAND_UIMM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UIMM8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM3, XC16X_OPERAND_UIMM4, XC16X_OPERAND_UIMM7, XC16X_OPERAND_UIMM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UPAG16	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_DATA8, XC16X_OPERAND_DATAHI8, XC16X_OPERAND_SGTDISBIT, XC16X_OPERAND_UPAG16$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_UPOF16	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_UIMM16, XC16X_OPERAND_UPOF16, XC16X_OPERAND_REG8, XC16X_OPERAND_REGMEM8$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_USEG16	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_USEG8, XC16X_OPERAND_USEG16, XC16X_OPERAND_USOF16, XC16X_OPERAND_HASH$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_USEG8	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_USEG8, XC16X_OPERAND_USEG16, XC16X_OPERAND_USOF16, XC16X_OPERAND_HASH$/;"	e	enum:cgen_operand_type
XC16X_OPERAND_USOF16	opcodes/xc16x-desc.h	/^ , XC16X_OPERAND_USEG8, XC16X_OPERAND_USEG16, XC16X_OPERAND_USOF16, XC16X_OPERAND_HASH$/;"	e	enum:cgen_operand_type
XC6	opcodes/ppc-opc.c	2587;"	d	file:
XCC	bfd/elfxx-sparc.c	4060;"	d	file:
XCC	opcodes/sparc-opc.c	238;"	d	file:
XCHAL_DCACHE_IS_WRITEBACK	include/xtensa-config.h	138;"	d
XCHAL_DCACHE_IS_WRITEBACK	include/xtensa-config.h	139;"	d
XCHAL_DCACHE_LINESIZE	include/xtensa-config.h	129;"	d
XCHAL_DCACHE_LINESIZE	include/xtensa-config.h	130;"	d
XCHAL_DCACHE_LINEWIDTH	include/xtensa-config.h	135;"	d
XCHAL_DCACHE_LINEWIDTH	include/xtensa-config.h	136;"	d
XCHAL_DCACHE_SIZE	include/xtensa-config.h	123;"	d
XCHAL_DCACHE_SIZE	include/xtensa-config.h	124;"	d
XCHAL_DEBUGLEVEL	include/xtensa-config.h	158;"	d
XCHAL_DEBUGLEVEL	include/xtensa-config.h	159;"	d
XCHAL_HAVE_ABS	include/xtensa-config.h	36;"	d
XCHAL_HAVE_ABS	include/xtensa-config.h	37;"	d
XCHAL_HAVE_ADDX	include/xtensa-config.h	39;"	d
XCHAL_HAVE_ADDX	include/xtensa-config.h	40;"	d
XCHAL_HAVE_BE	include/xtensa-config.h	27;"	d
XCHAL_HAVE_BE	include/xtensa-config.h	28;"	d
XCHAL_HAVE_BOOLEANS	include/xtensa-config.h	87;"	d
XCHAL_HAVE_BOOLEANS	include/xtensa-config.h	88;"	d
XCHAL_HAVE_CONST16	include/xtensa-config.h	33;"	d
XCHAL_HAVE_CONST16	include/xtensa-config.h	34;"	d
XCHAL_HAVE_DEBUG	include/xtensa-config.h	149;"	d
XCHAL_HAVE_DEBUG	include/xtensa-config.h	150;"	d
XCHAL_HAVE_DENSITY	include/xtensa-config.h	30;"	d
XCHAL_HAVE_DENSITY	include/xtensa-config.h	31;"	d
XCHAL_HAVE_DFP_accel	include/xtensa-config.h	105;"	d
XCHAL_HAVE_DFP_accel	include/xtensa-config.h	106;"	d
XCHAL_HAVE_DIV32	include/xtensa-config.h	63;"	d
XCHAL_HAVE_DIV32	include/xtensa-config.h	64;"	d
XCHAL_HAVE_EXCEPTIONS	gdb/xtensa-tdep.h	285;"	d
XCHAL_HAVE_FP	include/xtensa-config.h	90;"	d
XCHAL_HAVE_FP	include/xtensa-config.h	91;"	d
XCHAL_HAVE_FP_DIV	include/xtensa-config.h	93;"	d
XCHAL_HAVE_FP_DIV	include/xtensa-config.h	94;"	d
XCHAL_HAVE_FP_RECIP	include/xtensa-config.h	96;"	d
XCHAL_HAVE_FP_RECIP	include/xtensa-config.h	97;"	d
XCHAL_HAVE_FP_RSQRT	include/xtensa-config.h	102;"	d
XCHAL_HAVE_FP_RSQRT	include/xtensa-config.h	103;"	d
XCHAL_HAVE_FP_SQRT	include/xtensa-config.h	100;"	d
XCHAL_HAVE_FP_SQRT	include/xtensa-config.h	99;"	d
XCHAL_HAVE_L32R	include/xtensa-config.h	42;"	d
XCHAL_HAVE_L32R	include/xtensa-config.h	43;"	d
XCHAL_HAVE_LOOPS	include/xtensa-config.h	75;"	d
XCHAL_HAVE_LOOPS	include/xtensa-config.h	76;"	d
XCHAL_HAVE_MAC16	include/xtensa-config.h	51;"	d
XCHAL_HAVE_MAC16	include/xtensa-config.h	52;"	d
XCHAL_HAVE_MINMAX	include/xtensa-config.h	69;"	d
XCHAL_HAVE_MINMAX	include/xtensa-config.h	70;"	d
XCHAL_HAVE_MMU	include/xtensa-config.h	142;"	d
XCHAL_HAVE_MMU	include/xtensa-config.h	143;"	d
XCHAL_HAVE_MUL16	include/xtensa-config.h	54;"	d
XCHAL_HAVE_MUL16	include/xtensa-config.h	55;"	d
XCHAL_HAVE_MUL32	include/xtensa-config.h	57;"	d
XCHAL_HAVE_MUL32	include/xtensa-config.h	58;"	d
XCHAL_HAVE_MUL32_HIGH	include/xtensa-config.h	60;"	d
XCHAL_HAVE_MUL32_HIGH	include/xtensa-config.h	61;"	d
XCHAL_HAVE_NSA	include/xtensa-config.h	66;"	d
XCHAL_HAVE_NSA	include/xtensa-config.h	67;"	d
XCHAL_HAVE_PREDICTED_BRANCHES	include/xtensa-config.h	116;"	d
XCHAL_HAVE_PREDICTED_BRANCHES	include/xtensa-config.h	117;"	d
XCHAL_HAVE_RELEASE_SYNC	include/xtensa-config.h	81;"	d
XCHAL_HAVE_RELEASE_SYNC	include/xtensa-config.h	82;"	d
XCHAL_HAVE_S32C1I	include/xtensa-config.h	84;"	d
XCHAL_HAVE_S32C1I	include/xtensa-config.h	85;"	d
XCHAL_HAVE_SEXT	include/xtensa-config.h	72;"	d
XCHAL_HAVE_SEXT	include/xtensa-config.h	73;"	d
XCHAL_HAVE_THREADPTR	include/xtensa-config.h	78;"	d
XCHAL_HAVE_THREADPTR	include/xtensa-config.h	79;"	d
XCHAL_HAVE_WIDE_BRANCHES	include/xtensa-config.h	113;"	d
XCHAL_HAVE_WIDE_BRANCHES	include/xtensa-config.h	114;"	d
XCHAL_HAVE_WINDOWED	include/xtensa-config.h	107;"	d
XCHAL_HAVE_WINDOWED	include/xtensa-config.h	108;"	d
XCHAL_ICACHE_LINESIZE	include/xtensa-config.h	126;"	d
XCHAL_ICACHE_LINESIZE	include/xtensa-config.h	127;"	d
XCHAL_ICACHE_LINEWIDTH	include/xtensa-config.h	132;"	d
XCHAL_ICACHE_LINEWIDTH	include/xtensa-config.h	133;"	d
XCHAL_ICACHE_SIZE	include/xtensa-config.h	120;"	d
XCHAL_ICACHE_SIZE	include/xtensa-config.h	121;"	d
XCHAL_INST_FETCH_WIDTH	include/xtensa-config.h	165;"	d
XCHAL_INST_FETCH_WIDTH	include/xtensa-config.h	166;"	d
XCHAL_MAX_INSTRUCTION_SIZE	include/xtensa-config.h	162;"	d
XCHAL_MAX_INSTRUCTION_SIZE	include/xtensa-config.h	163;"	d
XCHAL_MMU_MIN_PTE_PAGE_SIZE	include/xtensa-config.h	145;"	d
XCHAL_MMU_MIN_PTE_PAGE_SIZE	include/xtensa-config.h	146;"	d
XCHAL_NUM_AREGS	include/xtensa-config.h	110;"	d
XCHAL_NUM_AREGS	include/xtensa-config.h	111;"	d
XCHAL_NUM_CONTEXTS	gdb/xtensa-tdep.h	282;"	d
XCHAL_NUM_DBREAK	include/xtensa-config.h	155;"	d
XCHAL_NUM_DBREAK	include/xtensa-config.h	156;"	d
XCHAL_NUM_IBREAK	include/xtensa-config.h	152;"	d
XCHAL_NUM_IBREAK	include/xtensa-config.h	153;"	d
XCMPL_MASK	opcodes/ppc-opc.c	3228;"	d	file:
XCMP_MASK	opcodes/ppc-opc.c	3224;"	d	file:
XCNEW	gdb/common/poison.h	125;"	d
XCNEW	gdb/common/poison.h	126;"	d
XCNEW	include/libiberty.h	350;"	d
XCNEWVAR	gdb/common/poison.h	209;"	d
XCNEWVAR	gdb/common/poison.h	210;"	d
XCNEWVAR	include/libiberty.h	367;"	d
XCNEWVEC	gdb/common/poison.h	161;"	d
XCNEWVEC	gdb/common/poison.h	162;"	d
XCNEWVEC	include/libiberty.h	358;"	d
XCOFF64	bfd/coff64-rs6000.c	218;"	d	file:
XCOFFARFMAG	include/coff/xcoff.h	471;"	d
XCOFFARMAG	include/coff/xcoff.h	461;"	d
XCOFFARMAGBIG	include/coff/xcoff.h	462;"	d
XCOFFARMAGBIG_ELEMENT_SIZE	include/coff/xcoff.h	467;"	d
XCOFFARMAG_ELEMENT_SIZE	include/coff/xcoff.h	466;"	d
XCOFF_ALLOCATED	include/coff/xcoff.h	375;"	d
XCOFF_BUILT_LDSYM	include/coff/xcoff.h	357;"	d
XCOFF_CALLED	include/coff/xcoff.h	349;"	d
XCOFF_COMPLAIN_FUNCTION_ARGS	bfd/libxcoff.h	218;"	d
XCOFF_DATA	gdb/xcoffread.c	151;"	d	file:
XCOFF_DEF_DYNAMIC	include/coff/xcoff.h	342;"	d
XCOFF_DEF_REGULAR	include/coff/xcoff.h	340;"	d
XCOFF_DESCRIPTOR	include/coff/xcoff.h	363;"	d
XCOFF_DWSECT_NBR_NAMES	bfd/libxcoff.h	254;"	d
XCOFF_ENTRY	include/coff/xcoff.h	346;"	d
XCOFF_EXPALL	include/coff/xcoff.h	388;"	d
XCOFF_EXPFULL	include/coff/xcoff.h	389;"	d
XCOFF_EXPORT	include/coff/xcoff.h	355;"	d
XCOFF_HAS_SIZE	include/coff/xcoff.h	361;"	d
XCOFF_IMPORT	include/coff/xcoff.h	353;"	d
XCOFF_LDREL	include/coff/xcoff.h	344;"	d
XCOFF_MARK	include/coff/xcoff.h	359;"	d
XCOFF_MAX_CALCULATE_RELOCATION	bfd/libxcoff.h	205;"	d
XCOFF_MAX_COMPLAIN_OVERFLOW	bfd/libxcoff.h	206;"	d
XCOFF_MULTIPLY_DEFINED	include/coff/xcoff.h	365;"	d
XCOFF_NO_LONG_SECTION_NAMES	bfd/libxcoff.h	226;"	d
XCOFF_NUMBER_OF_SPECIAL_SECTIONS	include/coff/xcoff.h	379;"	d
XCOFF_READ_H	gdb/xcoffread.h	20;"	d
XCOFF_REF_REGULAR	include/coff/xcoff.h	338;"	d
XCOFF_RELOC_FUNCTION_ARGS	bfd/libxcoff.h	213;"	d
XCOFF_RTINIT	include/coff/xcoff.h	367;"	d
XCOFF_SET_TOC	include/coff/xcoff.h	351;"	d
XCOFF_SPECIAL_SECTION_DATA	include/coff/xcoff.h	382;"	d
XCOFF_SPECIAL_SECTION_EDATA	include/coff/xcoff.h	383;"	d
XCOFF_SPECIAL_SECTION_END	include/coff/xcoff.h	384;"	d
XCOFF_SPECIAL_SECTION_END2	include/coff/xcoff.h	385;"	d
XCOFF_SPECIAL_SECTION_ETEXT	include/coff/xcoff.h	381;"	d
XCOFF_SPECIAL_SECTION_TEXT	include/coff/xcoff.h	380;"	d
XCOFF_SYSCALL32	include/coff/xcoff.h	369;"	d
XCOFF_SYSCALL64	include/coff/xcoff.h	371;"	d
XCOFF_WAS_UNDEFINED	include/coff/xcoff.h	373;"	d
XCONCAT2	gdb/testsuite/gdb.perf/gm-utils.h	21;"	d
XCONCAT2	include/symcat.h	42;"	d
XCONCAT2	sim/ppc/basics.h	37;"	d
XCONCAT3	include/symcat.h	43;"	d
XCONCAT3	sim/cris/cris-tmpl.c	/^MY (XCONCAT3 (f_model_crisv,BASENUM,$/;"	f
XCONCAT3	sim/cris/crisv10f.c	/^MY (XCONCAT3 (f_model_crisv,BASENUM,$/;"	f
XCONCAT3	sim/cris/crisv32f.c	/^MY (XCONCAT3 (f_model_crisv,BASENUM,$/;"	f
XCONCAT3	sim/cris/crisv32f.c	/^MY (XCONCAT3 (f_model_crisv,BASENUM,_u_branch)) (SIM_CPU *current_cpu,$/;"	f
XCONCAT3	sim/cris/crisv32f.c	/^MY (XCONCAT3 (f_model_crisv,BASENUM,_u_jump_sr)) (SIM_CPU *current_cpu,$/;"	f
XCONCAT3	sim/ppc/basics.h	38;"	d
XCONCAT4	include/symcat.h	44;"	d
XCONCAT4	sim/ppc/basics.h	39;"	d
XCONCAT5	include/symcat.h	45;"	d
XCONCAT6	include/symcat.h	46;"	d
XDB_header	include/hp-symtab.h	/^} XDB_header;$/;"	t	typeref:struct:XDB_header_struct
XDB_header_struct	include/hp-symtab.h	/^typedef struct XDB_header_struct$/;"	s
XDELETE	gdb/common/poison.h	137;"	d
XDELETE	gdb/common/poison.h	138;"	d
XDELETE	include/libiberty.h	352;"	d
XDELETEVEC	gdb/common/poison.h	185;"	d
XDELETEVEC	gdb/common/poison.h	186;"	d
XDELETEVEC	include/libiberty.h	361;"	d
XDSS	opcodes/ppc-opc.c	3259;"	d	file:
XDSS_MASK	opcodes/ppc-opc.c	3260;"	d	file:
XDUP	include/libiberty.h	351;"	d
XDUPVAR	include/libiberty.h	368;"	d
XDUPVEC	include/libiberty.h	359;"	d
XD_TO_XF	sim/sh/interp.c	423;"	d	file:
XEH_MASK	opcodes/ppc-opc.c	3256;"	d	file:
XER	sim/ppc/registers.h	324;"	d
XER_REGNUM	gdb/gdbserver/lynx-ppc-low.c	64;"	d	file:
XE_MASK	opcodes/ppc-opc.c	3373;"	d	file:
XF	sim/common/cgen-fpu.h	/^typedef struct { SI parts[3]; } XF;$/;"	t	typeref:struct:__anon614
XF	sim/sh/interp.c	424;"	d	file:
XFER_UIB_LEN	gdb/stubs/ia64vms-stub.c	1323;"	d	file:
XFIELD	opcodes/bfin-dis.c	37;"	d	file:
XFL	opcodes/ppc-opc.c	3263;"	d	file:
XFL_L	opcodes/ppc-opc.c	2517;"	d	file:
XFL_MASK	opcodes/ppc-opc.c	3267;"	d	file:
XFORM	gdb/dcache.c	89;"	d	file:
XFXFXM_MASK	opcodes/ppc-opc.c	3349;"	d	file:
XFXM	opcodes/ppc-opc.c	3352;"	d	file:
XF_NAMES	sim/sh64/sh-desc.h	/^} XF_NAMES;$/;"	t	typeref:enum:xf_names
XGATE_CYCLE_A	include/opcode/xgate.h	46;"	d
XGATE_CYCLE_P	include/opcode/xgate.h	41;"	d
XGATE_CYCLE_R	include/opcode/xgate.h	43;"	d
XGATE_CYCLE_V	include/opcode/xgate.h	40;"	d
XGATE_CYCLE_W	include/opcode/xgate.h	45;"	d
XGATE_CYCLE_f	include/opcode/xgate.h	47;"	d
XGATE_CYCLE_r	include/opcode/xgate.h	42;"	d
XGATE_CYCLE_w	include/opcode/xgate.h	44;"	d
XGATE_C_BIT	include/opcode/xgate.h	29;"	d
XGATE_ELF_DATA	bfd/elf-bfd.h	/^  XGATE_ELF_DATA,$/;"	e	enum:elf_target_id
XGATE_NC_BIT	opcodes/xgate-opc.c	33;"	d	file:
XGATE_NINE_BITS	opcodes/xgate-dis.c	31;"	d	file:
XGATE_NINE_SIGNBIT	opcodes/xgate-dis.c	33;"	d	file:
XGATE_NVC_BIT	opcodes/xgate-opc.c	37;"	d	file:
XGATE_NV_BIT	opcodes/xgate-opc.c	32;"	d	file:
XGATE_NZC_BIT	opcodes/xgate-opc.c	38;"	d	file:
XGATE_NZVC_BIT	opcodes/xgate-opc.c	41;"	d	file:
XGATE_NZV_BIT	opcodes/xgate-opc.c	39;"	d	file:
XGATE_NZ_BIT	opcodes/xgate-opc.c	31;"	d	file:
XGATE_N_BIT	include/opcode/xgate.h	26;"	d
XGATE_OP_DYA	include/opcode/xgate.h	53;"	d
XGATE_OP_DYA_MON	include/opcode/xgate.h	66;"	d
XGATE_OP_IDO5	include/opcode/xgate.h	63;"	d
XGATE_OP_IDR	include/opcode/xgate.h	62;"	d
XGATE_OP_IMM16	include/opcode/xgate.h	54;"	d
XGATE_OP_IMM16mADD	include/opcode/xgate.h	68;"	d
XGATE_OP_IMM16mAND	include/opcode/xgate.h	69;"	d
XGATE_OP_IMM16mCPC	include/opcode/xgate.h	70;"	d
XGATE_OP_IMM16mLDW	include/opcode/xgate.h	72;"	d
XGATE_OP_IMM16mSUB	include/opcode/xgate.h	71;"	d
XGATE_OP_IMM3	include/opcode/xgate.h	57;"	d
XGATE_OP_IMM4	include/opcode/xgate.h	56;"	d
XGATE_OP_IMM8	include/opcode/xgate.h	55;"	d
XGATE_OP_INH	include/opcode/xgate.h	51;"	d
XGATE_OP_MON	include/opcode/xgate.h	58;"	d
XGATE_OP_MON_C_R	include/opcode/xgate.h	60;"	d
XGATE_OP_MON_R_C	include/opcode/xgate.h	59;"	d
XGATE_OP_MON_R_P	include/opcode/xgate.h	61;"	d
XGATE_OP_REL10	include/opcode/xgate.h	65;"	d
XGATE_OP_REL9	include/opcode/xgate.h	64;"	d
XGATE_OP_TRI	include/opcode/xgate.h	52;"	d
XGATE_TEN_BITS	opcodes/xgate-dis.c	32;"	d	file:
XGATE_TEN_SIGNBIT	opcodes/xgate-dis.c	34;"	d	file:
XGATE_TWO_BYTES	opcodes/xgate-dis.c	30;"	d	file:
XGATE_V1	include/opcode/xgate.h	75;"	d
XGATE_V2	include/opcode/xgate.h	76;"	d
XGATE_V3	include/opcode/xgate.h	77;"	d
XGATE_VC_BIT	opcodes/xgate-opc.c	36;"	d	file:
XGATE_V_BIT	include/opcode/xgate.h	28;"	d
XGATE_ZC_BIT	opcodes/xgate-opc.c	35;"	d	file:
XGATE_ZVC_BIT	opcodes/xgate-opc.c	40;"	d	file:
XGATE_ZV_BIT	opcodes/xgate-opc.c	34;"	d	file:
XGATE_Z_BIT	include/opcode/xgate.h	27;"	d
XHANDLE	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_except_user_mode.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_disable.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_excpt.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_nested.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_nmi.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_pending.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_timer.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_loop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mmr_timer.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mode_user.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_bug_ui.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_bug_ui2.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_bug_ui3.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_illegalcombination.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XHANDLE	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^XHANDLE:            \/\/ Exception Handler 3$/;"	l
XISEL	opcodes/ppc-opc.c	3270;"	d	file:
XISEL_MASK	opcodes/ppc-opc.c	3271;"	d	file:
XL	libiberty/safe-ctype.c	141;"	d	file:
XL	opcodes/ppc-opc.c	3274;"	d	file:
XLBB_MASK	opcodes/ppc-opc.c	3304;"	d	file:
XLBH_MASK	opcodes/ppc-opc.c	3309;"	d	file:
XLBOBB_MASK	opcodes/ppc-opc.c	3312;"	d	file:
XLBOBIBB_MASK	opcodes/ppc-opc.c	3315;"	d	file:
XLBOCBBB_MASK	opcodes/ppc-opc.c	3306;"	d	file:
XLDST_LIKE	opcodes/arc-nps400-tbl.h	573;"	d
XLLK	opcodes/ppc-opc.c	3277;"	d	file:
XLO	opcodes/ppc-opc.c	3286;"	d	file:
XLOCB	opcodes/ppc-opc.c	3299;"	d	file:
XLOCB_MASK	opcodes/ppc-opc.c	3301;"	d	file:
XLO_MASK	opcodes/ppc-opc.c	3288;"	d	file:
XLR	opcodes/mips-opc.c	330;"	d	file:
XLRAND_MASK	opcodes/ppc-opc.c	3174;"	d	file:
XLRT_MASK	opcodes/ppc-opc.c	3162;"	d	file:
XLS_MASK	opcodes/ppc-opc.c	3283;"	d	file:
XLYBB_MASK	opcodes/ppc-opc.c	3305;"	d	file:
XLYLK	opcodes/ppc-opc.c	3292;"	d	file:
XLYLK_MASK	opcodes/ppc-opc.c	3295;"	d	file:
XL_MASK	opcodes/ppc-opc.c	3280;"	d	file:
XM	opcodes/i386-dis.c	373;"	d	file:
XMBAR	opcodes/ppc-opc.c	3318;"	d	file:
XMC_BS	include/coff/internal.h	655;"	d
XMC_BS	include/coff/xcoff.h	163;"	d
XMC_DB	include/coff/internal.h	648;"	d
XMC_DB	include/coff/xcoff.h	156;"	d
XMC_DS	include/coff/internal.h	656;"	d
XMC_DS	include/coff/xcoff.h	164;"	d
XMC_GL	include/coff/internal.h	652;"	d
XMC_GL	include/coff/xcoff.h	160;"	d
XMC_PR	include/coff/internal.h	646;"	d
XMC_PR	include/coff/xcoff.h	154;"	d
XMC_RO	include/coff/internal.h	647;"	d
XMC_RO	include/coff/xcoff.h	155;"	d
XMC_RW	include/coff/internal.h	651;"	d
XMC_RW	include/coff/xcoff.h	159;"	d
XMC_SV	include/coff/internal.h	654;"	d
XMC_SV	include/coff/xcoff.h	162;"	d
XMC_SV3264	include/coff/xcoff.h	172;"	d
XMC_SV64	include/coff/xcoff.h	171;"	d
XMC_TB	include/coff/internal.h	659;"	d
XMC_TB	include/coff/xcoff.h	167;"	d
XMC_TC	include/coff/internal.h	649;"	d
XMC_TC	include/coff/xcoff.h	157;"	d
XMC_TC0	include/coff/internal.h	661;"	d
XMC_TC0	include/coff/xcoff.h	169;"	d
XMC_TD	include/coff/internal.h	662;"	d
XMC_TD	include/coff/xcoff.h	170;"	d
XMC_TE	include/coff/xcoff.h	176;"	d
XMC_TI	include/coff/internal.h	658;"	d
XMC_TI	include/coff/xcoff.h	166;"	d
XMC_TL	include/coff/xcoff.h	174;"	d
XMC_TU	include/coff/xcoff.h	175;"	d
XMC_UA	include/coff/internal.h	650;"	d
XMC_UA	include/coff/xcoff.h	158;"	d
XMC_UC	include/coff/internal.h	657;"	d
XMC_UC	include/coff/xcoff.h	165;"	d
XMC_XO	include/coff/internal.h	653;"	d
XMC_XO	include/coff/xcoff.h	161;"	d
XMC_XO	libiberty/simple-object-xcoff.c	265;"	d	file:
XMEM	include/opcode/tic54x.h	106;"	d
XMGatherQ	opcodes/i386-dis.c	375;"	d	file:
XMLCALL	gdb/gdb_expat.h	35;"	d
XMLTOC	gdb/features/Makefile	/^XMLTOC = \\$/;"	m
XML_PARSE_ERROR	gdb/common/common-exceptions.h	/^  XML_PARSE_ERROR,$/;"	e	enum:errors
XML_STATUS_ERROR	gdb/gdb_expat.h	29;"	d
XML_STATUS_OK	gdb/gdb_expat.h	28;"	d
XML_SUPPORT_H	gdb/xml-support.h	22;"	d
XML_SYSCALL_FILENAME_AMD64	gdb/amd64-linux-tdep.c	46;"	d	file:
XML_SYSCALL_FILENAME_I386	gdb/i386-linux-tdep.c	44;"	d	file:
XML_SYSCALL_FILENAME_PPC	gdb/ppc-linux-tdep.c	87;"	d	file:
XML_SYSCALL_FILENAME_PPC64	gdb/ppc-linux-tdep.c	88;"	d	file:
XML_SYSCALL_FILENAME_S390	gdb/s390-linux-tdep.c	61;"	d	file:
XML_SYSCALL_FILENAME_S390X	gdb/s390-linux-tdep.c	62;"	d	file:
XML_SYSCALL_FILENAME_SPARC32	gdb/sparc-linux-tdep.c	38;"	d	file:
XML_SYSCALL_FILENAME_SPARC64	gdb/sparc64-linux-tdep.c	48;"	d	file:
XML_SYSCALL_H	gdb/xml-syscall.h	22;"	d
XML_TDESC_H	gdb/xml-tdesc.h	23;"	d
XML_UTILS_H	gdb/common/xml-utils.h	21;"	d
XMM	opcodes/i386-dis.c	376;"	d	file:
XMM0	opcodes/i386-dis.c	417;"	d	file:
XMMF	opcodes/ppc-opc.c	3078;"	d	file:
XMMF_MASK	opcodes/ppc-opc.c	3141;"	d	file:
XMM_Fixup	opcodes/i386-dis.c	/^XMM_Fixup (int reg, int sizeflag ATTRIBUTE_UNUSED)$/;"	f	file:
XMOD	include/opcode/tic54x.h	108;"	d
XMOVE	bfd/elf32-cris.c	2904;"	d	file:
XMOVE	bfd/elf32-cris.c	2937;"	d	file:
XMOVOPZ	bfd/elf32-cris.c	2903;"	d	file:
XMOVOPZ	bfd/elf32-cris.c	2938;"	d	file:
XMScalar	opcodes/i386-dis.c	374;"	d	file:
XMTRX_M4	opcodes/sh-opc.h	/^    XMTRX_M4,$/;"	e	enum:__anon62
XMVex	opcodes/i386-dis.c	438;"	d	file:
XMVexI4	opcodes/i386-dis.c	441;"	d	file:
XMVexScalar	opcodes/i386-dis.c	439;"	d	file:
XMVexW	opcodes/i386-dis.c	440;"	d	file:
XMask	opcodes/i386-dis.c	451;"	d	file:
XMethod	gdb/python/lib/gdb/xmethod.py	/^class XMethod(object):$/;"	c
XMethodMatcher	gdb/python/lib/gdb/xmethod.py	/^class XMethodMatcher(object):$/;"	c
XMethodWorker	gdb/python/lib/gdb/xmethod.py	/^class XMethodWorker(object):$/;"	c
XMxmmq	opcodes/i386-dis.c	377;"	d	file:
XNEW	gdb/common/poison.h	113;"	d
XNEW	gdb/common/poison.h	114;"	d
XNEW	include/libiberty.h	349;"	d
XNEWVAR	gdb/common/poison.h	197;"	d
XNEWVAR	gdb/common/poison.h	198;"	d
XNEWVAR	include/libiberty.h	366;"	d
XNEWVEC	gdb/common/poison.h	149;"	d
XNEWVEC	gdb/common/poison.h	150;"	d
XNEWVEC	include/libiberty.h	357;"	d
XO	opcodes/ppc-opc.c	3323;"	d	file:
XOBFINISH	include/libiberty.h	376;"	d
XOBNEW	gdb/common/poison.h	233;"	d
XOBNEW	gdb/common/poison.h	234;"	d
XOBNEW	include/libiberty.h	373;"	d
XOBNEWVAR	include/libiberty.h	375;"	d
XOBNEWVEC	gdb/common/poison.h	245;"	d
XOBNEWVEC	gdb/common/poison.h	246;"	d
XOBNEWVEC	include/libiberty.h	374;"	d
XOFF	sim/bfin/dv-bfin_uart.h	52;"	d
XOP08	opcodes/i386-opc.h	514;"	d
XOP09	opcodes/i386-opc.h	515;"	d
XOP0A	opcodes/i386-opc.h	516;"	d
XOP2SOURCES	opcodes/i386-opc.h	523;"	d
XOPL	opcodes/ppc-opc.c	3198;"	d	file:
XOPL2	opcodes/ppc-opc.c	3203;"	d	file:
XOPS	opcodes/ppc-opc.c	3334;"	d	file:
XOPS_MASK	opcodes/ppc-opc.c	3338;"	d	file:
XOP_08	opcodes/i386-dis.c	/^  XOP_08 = 0,$/;"	e	enum:__anon50	file:
XOP_09	opcodes/i386-dis.c	/^  XOP_09,$/;"	e	enum:__anon50	file:
XOP_0A	opcodes/i386-dis.c	/^  XOP_0A$/;"	e	enum:__anon50	file:
XOP_8F_TABLE	opcodes/i386-dis.c	713;"	d	file:
XORBI	include/cgen/basic-ops.h	41;"	d
XORBI	sim/common/cgen-ops.h	47;"	d
XORB_MASK	opcodes/ppc-opc.c	3331;"	d	file:
XORDI	include/cgen/basic-ops.h	190;"	d
XORDI	sim/common/cgen-ops.h	196;"	d
XORF	include/opcode/dlx.h	45;"	d
XORHI	include/cgen/basic-ops.h	100;"	d
XORHI	sim/common/cgen-ops.h	106;"	d
XORIOP	include/opcode/dlx.h	92;"	d
XORQI	include/cgen/basic-ops.h	70;"	d
XORQI	sim/common/cgen-ops.h	76;"	d
XORSI	include/cgen/basic-ops.h	130;"	d
XORSI	sim/common/cgen-ops.h	136;"	d
XOR_R11_R12_R12	bfd/elf64-ppc.c	172;"	d	file:
XOR_R2_R12_R12	bfd/elf64-ppc.c	170;"	d	file:
XO_MASK	opcodes/ppc-opc.c	3328;"	d	file:
XOtherFile	gdb/testsuite/gdb.cp/namespace1.cc	/^  int XOtherFile = 317;$/;"	m	namespace:__anon1898	file:
XPA	opcodes/micromips-opc.c	284;"	d	file:
XPA	opcodes/mips-opc.c	405;"	d	file:
XPAVZ	opcodes/micromips-opc.c	285;"	d	file:
XPAVZ	opcodes/mips-opc.c	406;"	d	file:
XPG_CODESET	intl/loadinfo.h	67;"	d
XPG_MODIFIER	intl/loadinfo.h	70;"	d
XPG_NORM_CODESET	intl/loadinfo.h	66;"	d
XPG_SPECIFIC	intl/loadinfo.h	73;"	d
XPSR_T	gdb/arch/arm.h	94;"	d
XRARB_MASK	opcodes/ppc-opc.c	3165;"	d	file:
XRA_MASK	opcodes/ppc-opc.c	3148;"	d	file:
XRB_MASK	opcodes/ppc-opc.c	3156;"	d	file:
XRC	opcodes/ppc-opc.c	3072;"	d	file:
XRCL	opcodes/ppc-opc.c	3208;"	d	file:
XRELEASE_PREFIX	opcodes/i386-dis.c	12411;"	d	file:
XRELEASE_PREFIX_OPCODE	include/opcode/i386.h	72;"	d
XRESIZEVAR	gdb/common/poison.h	221;"	d
XRESIZEVAR	gdb/common/poison.h	222;"	d
XRESIZEVAR	include/libiberty.h	369;"	d
XRESIZEVEC	gdb/common/poison.h	173;"	d
XRESIZEVEC	gdb/common/poison.h	174;"	d
XRESIZEVEC	include/libiberty.h	360;"	d
XREST	opcodes/tic54x-opc.c	233;"	d	file:
XRLARB_MASK	opcodes/ppc-opc.c	3171;"	d	file:
XRLA_MASK	opcodes/ppc-opc.c	3153;"	d	file:
XRM2	opcodes/m10300-opc.c	268;"	d	file:
XRN0	opcodes/m10300-opc.c	265;"	d	file:
XRN02	opcodes/m10300-opc.c	275;"	d	file:
XRT	opcodes/ppc-opc.c	3213;"	d	file:
XRTARARB_MASK	opcodes/ppc-opc.c	3192;"	d	file:
XRTBFRARB_MASK	opcodes/ppc-opc.c	3195;"	d	file:
XRTLRARB_MASK	opcodes/ppc-opc.c	3189;"	d	file:
XRTLRA_MASK	opcodes/ppc-opc.c	3183;"	d	file:
XRTRA	opcodes/ppc-opc.c	3218;"	d	file:
XRTRARB_MASK	opcodes/ppc-opc.c	3186;"	d	file:
XRTRA_MASK	opcodes/ppc-opc.c	3177;"	d	file:
XRTRB_MASK	opcodes/ppc-opc.c	3180;"	d	file:
XRT_MASK	opcodes/ppc-opc.c	3159;"	d	file:
XS	opcodes/i386-dis.c	412;"	d	file:
XS	opcodes/ppc-opc.c	3342;"	d	file:
XS2FS	sim/mn10300/mn10300_sim.h	131;"	d
XS6	opcodes/ppc-opc.c	2564;"	d	file:
XSAVE_AVX512_K_ADDR	gdb/i387-tdep.c	836;"	d	file:
XSAVE_AVX512_ZMM_H_ADDR	gdb/i387-tdep.c	879;"	d	file:
XSAVE_AVXH_ADDR	gdb/i387-tdep.c	754;"	d	file:
XSAVE_MPX_ADDR	gdb/i387-tdep.c	817;"	d	file:
XSAVE_PKEYS_ADDR	gdb/i387-tdep.c	892;"	d	file:
XSAVE_XMM_AVX512_ADDR	gdb/i387-tdep.c	805;"	d	file:
XSAVE_XSTATE_BV_ADDR	gdb/i387-tdep.c	728;"	d	file:
XSAVE_YMM_AVX512_ADDR	gdb/i387-tdep.c	782;"	d	file:
XSHAL_ABI	include/xtensa-config.h	169;"	d
XSHAL_ABI	include/xtensa-config.h	172;"	d
XSHAL_HAVE_TEXT_SECTION_LITERALS	include/xtensa-config.h	48;"	d
XSHAL_HAVE_TEXT_SECTION_LITERALS	include/xtensa-config.h	49;"	d
XSHAL_USE_ABSOLUTE_LITERALS	include/xtensa-config.h	45;"	d
XSHAL_USE_ABSOLUTE_LITERALS	include/xtensa-config.h	46;"	d
XSLTPROC	gdb/features/Makefile	/^XSLTPROC = xsltproc$/;"	m
XSPR	opcodes/ppc-opc.c	3358;"	d	file:
XSPRBAT_MASK	opcodes/ppc-opc.c	3366;"	d	file:
XSPRG_MASK	opcodes/ppc-opc.c	3370;"	d	file:
XSPR_MASK	opcodes/ppc-opc.c	3362;"	d	file:
XSQ6	opcodes/ppc-opc.c	2569;"	d	file:
XSTORMY16_CPU_H	opcodes/xstormy16-desc.h	27;"	d
XSTORMY16_DATA_MASK	include/elf/xstormy16.h	52;"	d
XSTORMY16_DATA_VALUE	include/elf/xstormy16.h	53;"	d
XSTORMY16_F_ABS24	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_ABS24, XSTORMY16_F_MAX$/;"	e	enum:ifield_type
XSTORMY16_F_ABS24_1	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_REL12, XSTORMY16_F_REL12A, XSTORMY16_F_ABS24_1, XSTORMY16_F_ABS24_2$/;"	e	enum:ifield_type
XSTORMY16_F_ABS24_2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_REL12, XSTORMY16_F_REL12A, XSTORMY16_F_ABS24_1, XSTORMY16_F_ABS24_2$/;"	e	enum:ifield_type
XSTORMY16_F_ABS24_MULTI_IFIELD	opcodes/xstormy16-desc.c	/^const CGEN_MAYBE_MULTI_IFLD XSTORMY16_F_ABS24_MULTI_IFIELD [] =$/;"	v
XSTORMY16_F_ABS24_MULTI_IFIELD	opcodes/xstormy16-desc.c	/^const CGEN_MAYBE_MULTI_IFLD XSTORMY16_F_ABS24_MULTI_IFIELD [];$/;"	v
XSTORMY16_F_ANYOF	opcodes/xstormy16-desc.h	/^  XSTORMY16_F_NIL, XSTORMY16_F_ANYOF, XSTORMY16_F_RD, XSTORMY16_F_RDM$/;"	e	enum:ifield_type
XSTORMY16_F_HMEM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_LMEM8, XSTORMY16_F_HMEM8, XSTORMY16_F_REL8_2, XSTORMY16_F_REL8_4$/;"	e	enum:ifield_type
XSTORMY16_F_IMM12	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_IMM4, XSTORMY16_F_IMM8, XSTORMY16_F_IMM12, XSTORMY16_F_IMM16$/;"	e	enum:ifield_type
XSTORMY16_F_IMM16	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_IMM4, XSTORMY16_F_IMM8, XSTORMY16_F_IMM12, XSTORMY16_F_IMM16$/;"	e	enum:ifield_type
XSTORMY16_F_IMM2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP, XSTORMY16_F_IMM2, XSTORMY16_F_IMM3, XSTORMY16_F_IMM3B$/;"	e	enum:ifield_type
XSTORMY16_F_IMM3	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP, XSTORMY16_F_IMM2, XSTORMY16_F_IMM3, XSTORMY16_F_IMM3B$/;"	e	enum:ifield_type
XSTORMY16_F_IMM3B	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP, XSTORMY16_F_IMM2, XSTORMY16_F_IMM3, XSTORMY16_F_IMM3B$/;"	e	enum:ifield_type
XSTORMY16_F_IMM4	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_IMM4, XSTORMY16_F_IMM8, XSTORMY16_F_IMM12, XSTORMY16_F_IMM16$/;"	e	enum:ifield_type
XSTORMY16_F_IMM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_IMM4, XSTORMY16_F_IMM8, XSTORMY16_F_IMM12, XSTORMY16_F_IMM16$/;"	e	enum:ifield_type
XSTORMY16_F_LMEM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_LMEM8, XSTORMY16_F_HMEM8, XSTORMY16_F_REL8_2, XSTORMY16_F_REL8_4$/;"	e	enum:ifield_type
XSTORMY16_F_MAX	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_ABS24, XSTORMY16_F_MAX$/;"	e	enum:ifield_type
XSTORMY16_F_NIL	opcodes/xstormy16-desc.h	/^  XSTORMY16_F_NIL, XSTORMY16_F_ANYOF, XSTORMY16_F_RD, XSTORMY16_F_RDM$/;"	e	enum:ifield_type
XSTORMY16_F_OP	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP, XSTORMY16_F_IMM2, XSTORMY16_F_IMM3, XSTORMY16_F_IMM3B$/;"	e	enum:ifield_type
XSTORMY16_F_OP1	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP1, XSTORMY16_F_OP2, XSTORMY16_F_OP2A, XSTORMY16_F_OP2M$/;"	e	enum:ifield_type
XSTORMY16_F_OP2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP1, XSTORMY16_F_OP2, XSTORMY16_F_OP2A, XSTORMY16_F_OP2M$/;"	e	enum:ifield_type
XSTORMY16_F_OP2A	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP1, XSTORMY16_F_OP2, XSTORMY16_F_OP2A, XSTORMY16_F_OP2M$/;"	e	enum:ifield_type
XSTORMY16_F_OP2M	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP1, XSTORMY16_F_OP2, XSTORMY16_F_OP2A, XSTORMY16_F_OP2M$/;"	e	enum:ifield_type
XSTORMY16_F_OP3	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP3, XSTORMY16_F_OP3A, XSTORMY16_F_OP3B, XSTORMY16_F_OP4$/;"	e	enum:ifield_type
XSTORMY16_F_OP3A	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP3, XSTORMY16_F_OP3A, XSTORMY16_F_OP3B, XSTORMY16_F_OP4$/;"	e	enum:ifield_type
XSTORMY16_F_OP3B	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP3, XSTORMY16_F_OP3A, XSTORMY16_F_OP3B, XSTORMY16_F_OP4$/;"	e	enum:ifield_type
XSTORMY16_F_OP4	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP3, XSTORMY16_F_OP3A, XSTORMY16_F_OP3B, XSTORMY16_F_OP4$/;"	e	enum:ifield_type
XSTORMY16_F_OP4B	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP4M, XSTORMY16_F_OP4B, XSTORMY16_F_OP5, XSTORMY16_F_OP5A$/;"	e	enum:ifield_type
XSTORMY16_F_OP4M	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP4M, XSTORMY16_F_OP4B, XSTORMY16_F_OP5, XSTORMY16_F_OP5A$/;"	e	enum:ifield_type
XSTORMY16_F_OP5	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP4M, XSTORMY16_F_OP4B, XSTORMY16_F_OP5, XSTORMY16_F_OP5A$/;"	e	enum:ifield_type
XSTORMY16_F_OP5A	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_OP4M, XSTORMY16_F_OP4B, XSTORMY16_F_OP5, XSTORMY16_F_OP5A$/;"	e	enum:ifield_type
XSTORMY16_F_RB	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_RM, XSTORMY16_F_RS, XSTORMY16_F_RB, XSTORMY16_F_RBJ$/;"	e	enum:ifield_type
XSTORMY16_F_RBJ	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_RM, XSTORMY16_F_RS, XSTORMY16_F_RB, XSTORMY16_F_RBJ$/;"	e	enum:ifield_type
XSTORMY16_F_RD	opcodes/xstormy16-desc.h	/^  XSTORMY16_F_NIL, XSTORMY16_F_ANYOF, XSTORMY16_F_RD, XSTORMY16_F_RDM$/;"	e	enum:ifield_type
XSTORMY16_F_RDM	opcodes/xstormy16-desc.h	/^  XSTORMY16_F_NIL, XSTORMY16_F_ANYOF, XSTORMY16_F_RD, XSTORMY16_F_RDM$/;"	e	enum:ifield_type
XSTORMY16_F_REL12	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_REL12, XSTORMY16_F_REL12A, XSTORMY16_F_ABS24_1, XSTORMY16_F_ABS24_2$/;"	e	enum:ifield_type
XSTORMY16_F_REL12A	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_REL12, XSTORMY16_F_REL12A, XSTORMY16_F_ABS24_1, XSTORMY16_F_ABS24_2$/;"	e	enum:ifield_type
XSTORMY16_F_REL8_2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_LMEM8, XSTORMY16_F_HMEM8, XSTORMY16_F_REL8_2, XSTORMY16_F_REL8_4$/;"	e	enum:ifield_type
XSTORMY16_F_REL8_4	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_LMEM8, XSTORMY16_F_HMEM8, XSTORMY16_F_REL8_2, XSTORMY16_F_REL8_4$/;"	e	enum:ifield_type
XSTORMY16_F_RM	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_RM, XSTORMY16_F_RS, XSTORMY16_F_RB, XSTORMY16_F_RBJ$/;"	e	enum:ifield_type
XSTORMY16_F_RS	opcodes/xstormy16-desc.h	/^ , XSTORMY16_F_RM, XSTORMY16_F_RS, XSTORMY16_F_RB, XSTORMY16_F_RBJ$/;"	e	enum:ifield_type
XSTORMY16_INSN_ADCGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADDIMM8, XSTORMY16_INSN_ADDGRIMM16, XSTORMY16_INSN_ADCGRGR, XSTORMY16_INSN_ADCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADCGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADCIMM8, XSTORMY16_INSN_ADCGRIMM16, XSTORMY16_INSN_SUBGRGR, XSTORMY16_INSN_SUBGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADCGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADDIMM8, XSTORMY16_INSN_ADDGRIMM16, XSTORMY16_INSN_ADCGRGR, XSTORMY16_INSN_ADCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADCIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADCIMM8, XSTORMY16_INSN_ADCGRIMM16, XSTORMY16_INSN_SUBGRGR, XSTORMY16_INSN_SUBGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADDGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_XORGRIMM16, XSTORMY16_INSN_NOTGR, XSTORMY16_INSN_ADDGRGR, XSTORMY16_INSN_ADDGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADDGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADDIMM8, XSTORMY16_INSN_ADDGRIMM16, XSTORMY16_INSN_ADCGRGR, XSTORMY16_INSN_ADCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADDGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_XORGRIMM16, XSTORMY16_INSN_NOTGR, XSTORMY16_INSN_ADDGRGR, XSTORMY16_INSN_ADDGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ADDIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADDIMM8, XSTORMY16_INSN_ADDGRIMM16, XSTORMY16_INSN_ADCGRGR, XSTORMY16_INSN_ADCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ANDGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ANDGRGR, XSTORMY16_INSN_ANDIMM8, XSTORMY16_INSN_ANDGRIMM16, XSTORMY16_INSN_ORGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ANDGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ANDGRGR, XSTORMY16_INSN_ANDIMM8, XSTORMY16_INSN_ANDGRIMM16, XSTORMY16_INSN_ORGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ANDIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ANDGRGR, XSTORMY16_INSN_ANDIMM8, XSTORMY16_INSN_ANDGRIMM16, XSTORMY16_INSN_ORGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ASRGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ASRGRGR, XSTORMY16_INSN_ASRGRIMM, XSTORMY16_INSN_SET1GRIMM, XSTORMY16_INSN_SET1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ASRGRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ASRGRGR, XSTORMY16_INSN_ASRGRIMM, XSTORMY16_INSN_SET1GRIMM, XSTORMY16_INSN_SET1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BCC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BPGRGR, XSTORMY16_INSN_BPLMEMIMM, XSTORMY16_INSN_BPHMEMIMM, XSTORMY16_INSN_BCC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BCCGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BCCGRGR, XSTORMY16_INSN_BCCGRIMM8, XSTORMY16_INSN_BCCIMM16, XSTORMY16_INSN_BNGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BCCGRIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BCCGRGR, XSTORMY16_INSN_BCCGRIMM8, XSTORMY16_INSN_BCCIMM16, XSTORMY16_INSN_BNGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BCCIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BCCGRGR, XSTORMY16_INSN_BCCGRIMM8, XSTORMY16_INSN_BCCIMM16, XSTORMY16_INSN_BNGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BGR, XSTORMY16_INSN_BR, XSTORMY16_INSN_JMP, XSTORMY16_INSN_JMPF$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BNGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BNGRGR, XSTORMY16_INSN_BNLMEMIMM, XSTORMY16_INSN_BNHMEMIMM, XSTORMY16_INSN_BPGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BNGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BCCGRGR, XSTORMY16_INSN_BCCGRIMM8, XSTORMY16_INSN_BCCIMM16, XSTORMY16_INSN_BNGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BNHMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BNGRGR, XSTORMY16_INSN_BNLMEMIMM, XSTORMY16_INSN_BNHMEMIMM, XSTORMY16_INSN_BPGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BNLMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BNGRGR, XSTORMY16_INSN_BNLMEMIMM, XSTORMY16_INSN_BNHMEMIMM, XSTORMY16_INSN_BPGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BPGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BPGRGR, XSTORMY16_INSN_BPLMEMIMM, XSTORMY16_INSN_BPHMEMIMM, XSTORMY16_INSN_BCC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BPGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BNGRGR, XSTORMY16_INSN_BNLMEMIMM, XSTORMY16_INSN_BNHMEMIMM, XSTORMY16_INSN_BPGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BPHMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BPGRGR, XSTORMY16_INSN_BPLMEMIMM, XSTORMY16_INSN_BPHMEMIMM, XSTORMY16_INSN_BCC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BPLMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BPGRGR, XSTORMY16_INSN_BPLMEMIMM, XSTORMY16_INSN_BPHMEMIMM, XSTORMY16_INSN_BCC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BGR, XSTORMY16_INSN_BR, XSTORMY16_INSN_JMP, XSTORMY16_INSN_JMPF$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_BRK	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_HALT, XSTORMY16_INSN_HOLD, XSTORMY16_INSN_HOLDX, XSTORMY16_INSN_BRK$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CALLFIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CALLRGR, XSTORMY16_INSN_CALLRIMM, XSTORMY16_INSN_CALLGR, XSTORMY16_INSN_CALLFIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CALLGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CALLRGR, XSTORMY16_INSN_CALLRIMM, XSTORMY16_INSN_CALLGR, XSTORMY16_INSN_CALLFIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CALLRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CALLRGR, XSTORMY16_INSN_CALLRIMM, XSTORMY16_INSN_CALLGR, XSTORMY16_INSN_CALLFIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CALLRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CALLRGR, XSTORMY16_INSN_CALLRIMM, XSTORMY16_INSN_CALLGR, XSTORMY16_INSN_CALLFIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CBWGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CLR1LMEMIMM, XSTORMY16_INSN_CLR1HMEMIMM, XSTORMY16_INSN_CBWGR, XSTORMY16_INSN_REVGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CLR1GRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SET1LMEMIMM, XSTORMY16_INSN_SET1HMEMIMM, XSTORMY16_INSN_CLR1GRIMM, XSTORMY16_INSN_CLR1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CLR1GRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SET1LMEMIMM, XSTORMY16_INSN_SET1HMEMIMM, XSTORMY16_INSN_CLR1GRIMM, XSTORMY16_INSN_CLR1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CLR1HMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CLR1LMEMIMM, XSTORMY16_INSN_CLR1HMEMIMM, XSTORMY16_INSN_CBWGR, XSTORMY16_INSN_REVGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_CLR1LMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CLR1LMEMIMM, XSTORMY16_INSN_CLR1HMEMIMM, XSTORMY16_INSN_CBWGR, XSTORMY16_INSN_REVGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_DECGRIMM2	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SBCGRIMM8, XSTORMY16_INSN_SBCGRIMM16, XSTORMY16_INSN_INCGRIMM2, XSTORMY16_INSN_DECGRIMM2$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_DIV	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RET, XSTORMY16_INSN_MUL, XSTORMY16_INSN_DIV, XSTORMY16_INSN_SDIV$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_DIVLH	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SDIVLH, XSTORMY16_INSN_DIVLH, XSTORMY16_INSN_RESET, XSTORMY16_INSN_NOP$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_HALT	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_HALT, XSTORMY16_INSN_HOLD, XSTORMY16_INSN_HOLDX, XSTORMY16_INSN_BRK$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_HOLD	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_HALT, XSTORMY16_INSN_HOLD, XSTORMY16_INSN_HOLDX, XSTORMY16_INSN_BRK$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_HOLDX	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_HALT, XSTORMY16_INSN_HOLD, XSTORMY16_INSN_HOLDX, XSTORMY16_INSN_BRK$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ICALLFIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ICALLRGR, XSTORMY16_INSN_ICALLGR, XSTORMY16_INSN_ICALLFIMM, XSTORMY16_INSN_IRET$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ICALLGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ICALLRGR, XSTORMY16_INSN_ICALLGR, XSTORMY16_INSN_ICALLFIMM, XSTORMY16_INSN_IRET$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ICALLRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ICALLRGR, XSTORMY16_INSN_ICALLGR, XSTORMY16_INSN_ICALLFIMM, XSTORMY16_INSN_IRET$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_INCGRIMM2	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SBCGRIMM8, XSTORMY16_INSN_SBCGRIMM16, XSTORMY16_INSN_INCGRIMM2, XSTORMY16_INSN_DECGRIMM2$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_INVALID	opcodes/xstormy16-opc.h	/^  XSTORMY16_INSN_INVALID, XSTORMY16_INSN_MOVLMEMIMM, XSTORMY16_INSN_MOVHMEMIMM, XSTORMY16_INSN_MOVLGRMEM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_IRET	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ICALLRGR, XSTORMY16_INSN_ICALLGR, XSTORMY16_INSN_ICALLFIMM, XSTORMY16_INSN_IRET$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_JMP	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BGR, XSTORMY16_INSN_BR, XSTORMY16_INSN_JMP, XSTORMY16_INSN_JMPF$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_JMPF	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_BGR, XSTORMY16_INSN_BR, XSTORMY16_INSN_JMP, XSTORMY16_INSN_JMPF$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MASK	include/elf/xstormy16.h	54;"	d
XSTORMY16_INSN_MASKGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIIPREDECGR, XSTORMY16_INSN_MASKGRGR, XSTORMY16_INSN_MASKGRIMM16, XSTORMY16_INSN_PUSHGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MASKGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIIPREDECGR, XSTORMY16_INSN_MASKGRGR, XSTORMY16_INSN_MASKGRIMM16, XSTORMY16_INSN_PUSHGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRI	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHIGHGR, XSTORMY16_INSN_MOVFGRGRI, XSTORMY16_INSN_MOVFGRGRIPOSTINC, XSTORMY16_INSN_MOVFGRGRIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRII	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIGR, XSTORMY16_INSN_MOVFGRIPOSTINCGR, XSTORMY16_INSN_MOVFGRIPREDECGR, XSTORMY16_INSN_MOVFGRGRII$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRIIPOSTINC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRGRIIPOSTINC, XSTORMY16_INSN_MOVFGRGRIIPREDEC, XSTORMY16_INSN_MOVFGRIIGR, XSTORMY16_INSN_MOVFGRIIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRIIPREDEC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRGRIIPOSTINC, XSTORMY16_INSN_MOVFGRGRIIPREDEC, XSTORMY16_INSN_MOVFGRIIGR, XSTORMY16_INSN_MOVFGRIIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRIPOSTINC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHIGHGR, XSTORMY16_INSN_MOVFGRGRI, XSTORMY16_INSN_MOVFGRGRIPOSTINC, XSTORMY16_INSN_MOVFGRGRIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRGRIPREDEC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHIGHGR, XSTORMY16_INSN_MOVFGRGRI, XSTORMY16_INSN_MOVFGRGRIPOSTINC, XSTORMY16_INSN_MOVFGRGRIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIGR, XSTORMY16_INSN_MOVFGRIPOSTINCGR, XSTORMY16_INSN_MOVFGRIPREDECGR, XSTORMY16_INSN_MOVFGRGRII$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIIGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRGRIIPOSTINC, XSTORMY16_INSN_MOVFGRGRIIPREDEC, XSTORMY16_INSN_MOVFGRIIGR, XSTORMY16_INSN_MOVFGRIIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIIPOSTINCGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRGRIIPOSTINC, XSTORMY16_INSN_MOVFGRGRIIPREDEC, XSTORMY16_INSN_MOVFGRIIGR, XSTORMY16_INSN_MOVFGRIIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIIPREDECGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIIPREDECGR, XSTORMY16_INSN_MASKGRGR, XSTORMY16_INSN_MASKGRIMM16, XSTORMY16_INSN_PUSHGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIPOSTINCGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIGR, XSTORMY16_INSN_MOVFGRIPOSTINCGR, XSTORMY16_INSN_MOVFGRIPREDECGR, XSTORMY16_INSN_MOVFGRGRII$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVFGRIPREDECGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIGR, XSTORMY16_INSN_MOVFGRIPOSTINCGR, XSTORMY16_INSN_MOVFGRIPREDECGR, XSTORMY16_INSN_MOVFGRGRII$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIIGR, XSTORMY16_INSN_MOVGRIIPOSTINCGR, XSTORMY16_INSN_MOVGRIIPREDECGR, XSTORMY16_INSN_MOVGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRI	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHGRMEM, XSTORMY16_INSN_MOVLMEMGR, XSTORMY16_INSN_MOVHMEMGR, XSTORMY16_INSN_MOVGRGRI$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRII	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIPREDECGR, XSTORMY16_INSN_MOVGRGRII, XSTORMY16_INSN_MOVGRGRIIPOSTINC, XSTORMY16_INSN_MOVGRGRIIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRIIPOSTINC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIPREDECGR, XSTORMY16_INSN_MOVGRGRII, XSTORMY16_INSN_MOVGRGRIIPOSTINC, XSTORMY16_INSN_MOVGRGRIIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRIIPREDEC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIPREDECGR, XSTORMY16_INSN_MOVGRGRII, XSTORMY16_INSN_MOVGRGRIIPOSTINC, XSTORMY16_INSN_MOVGRGRIIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRIPOSTINC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRGRIPOSTINC, XSTORMY16_INSN_MOVGRGRIPREDEC, XSTORMY16_INSN_MOVGRIGR, XSTORMY16_INSN_MOVGRIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRGRIPREDEC	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRGRIPOSTINC, XSTORMY16_INSN_MOVGRGRIPREDEC, XSTORMY16_INSN_MOVGRIGR, XSTORMY16_INSN_MOVGRIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRGRIPOSTINC, XSTORMY16_INSN_MOVGRGRIPREDEC, XSTORMY16_INSN_MOVGRIGR, XSTORMY16_INSN_MOVGRIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIIGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIIGR, XSTORMY16_INSN_MOVGRIIPOSTINCGR, XSTORMY16_INSN_MOVGRIIPREDECGR, XSTORMY16_INSN_MOVGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIIPOSTINCGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIIGR, XSTORMY16_INSN_MOVGRIIPOSTINCGR, XSTORMY16_INSN_MOVGRIIPREDECGR, XSTORMY16_INSN_MOVGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIIPREDECGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIIGR, XSTORMY16_INSN_MOVGRIIPOSTINCGR, XSTORMY16_INSN_MOVGRIIPREDECGR, XSTORMY16_INSN_MOVGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIPOSTINCGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRGRIPOSTINC, XSTORMY16_INSN_MOVGRGRIPREDEC, XSTORMY16_INSN_MOVGRIGR, XSTORMY16_INSN_MOVGRIPOSTINCGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVGRIPREDECGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVGRIPREDECGR, XSTORMY16_INSN_MOVGRGRII, XSTORMY16_INSN_MOVGRGRIIPOSTINC, XSTORMY16_INSN_MOVGRGRIIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVHGRMEM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHGRMEM, XSTORMY16_INSN_MOVLMEMGR, XSTORMY16_INSN_MOVHMEMGR, XSTORMY16_INSN_MOVGRGRI$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVHIGHGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHIGHGR, XSTORMY16_INSN_MOVFGRGRI, XSTORMY16_INSN_MOVFGRGRIPOSTINC, XSTORMY16_INSN_MOVFGRGRIPREDEC$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVHMEMGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHGRMEM, XSTORMY16_INSN_MOVLMEMGR, XSTORMY16_INSN_MOVHMEMGR, XSTORMY16_INSN_MOVGRGRI$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVHMEMIMM	opcodes/xstormy16-opc.h	/^  XSTORMY16_INSN_INVALID, XSTORMY16_INSN_MOVLMEMIMM, XSTORMY16_INSN_MOVHMEMIMM, XSTORMY16_INSN_MOVLGRMEM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVLGRMEM	opcodes/xstormy16-opc.h	/^  XSTORMY16_INSN_INVALID, XSTORMY16_INSN_MOVLMEMIMM, XSTORMY16_INSN_MOVHMEMIMM, XSTORMY16_INSN_MOVLGRMEM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVLMEMGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVHGRMEM, XSTORMY16_INSN_MOVLMEMGR, XSTORMY16_INSN_MOVHMEMGR, XSTORMY16_INSN_MOVGRGRI$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVLMEMIMM	opcodes/xstormy16-opc.h	/^  XSTORMY16_INSN_INVALID, XSTORMY16_INSN_MOVLMEMIMM, XSTORMY16_INSN_MOVHMEMIMM, XSTORMY16_INSN_MOVLGRMEM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVLOWGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVWIMM8, XSTORMY16_INSN_MOVWGRIMM8, XSTORMY16_INSN_MOVWGRIMM16, XSTORMY16_INSN_MOVLOWGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVWGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVWIMM8, XSTORMY16_INSN_MOVWGRIMM8, XSTORMY16_INSN_MOVWGRIMM16, XSTORMY16_INSN_MOVLOWGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVWGRIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVWIMM8, XSTORMY16_INSN_MOVWGRIMM8, XSTORMY16_INSN_MOVWGRIMM16, XSTORMY16_INSN_MOVLOWGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MOVWIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVWIMM8, XSTORMY16_INSN_MOVWGRIMM8, XSTORMY16_INSN_MOVWGRIMM16, XSTORMY16_INSN_MOVLOWGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_MUL	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RET, XSTORMY16_INSN_MUL, XSTORMY16_INSN_DIV, XSTORMY16_INSN_SDIV$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_NOP	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SDIVLH, XSTORMY16_INSN_DIVLH, XSTORMY16_INSN_RESET, XSTORMY16_INSN_NOP$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_NOTGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_XORGRIMM16, XSTORMY16_INSN_NOTGR, XSTORMY16_INSN_ADDGRGR, XSTORMY16_INSN_ADDGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ORGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ANDGRGR, XSTORMY16_INSN_ANDIMM8, XSTORMY16_INSN_ANDGRIMM16, XSTORMY16_INSN_ORGRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ORGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ORIMM8, XSTORMY16_INSN_ORGRIMM16, XSTORMY16_INSN_XORGRGR, XSTORMY16_INSN_XORIMM8$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_ORIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ORIMM8, XSTORMY16_INSN_ORGRIMM16, XSTORMY16_INSN_XORGRGR, XSTORMY16_INSN_XORIMM8$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_POPGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_POPGR, XSTORMY16_INSN_SWPN, XSTORMY16_INSN_SWPB, XSTORMY16_INSN_SWPW$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_PUSHGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_MOVFGRIIPREDECGR, XSTORMY16_INSN_MASKGRGR, XSTORMY16_INSN_MASKGRIMM16, XSTORMY16_INSN_PUSHGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RESET	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SDIVLH, XSTORMY16_INSN_DIVLH, XSTORMY16_INSN_RESET, XSTORMY16_INSN_NOP$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RET	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RET, XSTORMY16_INSN_MUL, XSTORMY16_INSN_DIV, XSTORMY16_INSN_SDIV$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_REVGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_CLR1LMEMIMM, XSTORMY16_INSN_CLR1HMEMIMM, XSTORMY16_INSN_CBWGR, XSTORMY16_INSN_REVGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RLCGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RRCGRGR, XSTORMY16_INSN_RRCGRIMM4, XSTORMY16_INSN_RLCGRGR, XSTORMY16_INSN_RLCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RLCGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RRCGRGR, XSTORMY16_INSN_RRCGRIMM4, XSTORMY16_INSN_RLCGRGR, XSTORMY16_INSN_RLCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RRCGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RRCGRGR, XSTORMY16_INSN_RRCGRIMM4, XSTORMY16_INSN_RLCGRGR, XSTORMY16_INSN_RLCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_RRCGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RRCGRGR, XSTORMY16_INSN_RRCGRIMM4, XSTORMY16_INSN_RLCGRGR, XSTORMY16_INSN_RLCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SBCGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SUBIMM8, XSTORMY16_INSN_SUBGRIMM16, XSTORMY16_INSN_SBCGRGR, XSTORMY16_INSN_SBCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SBCGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SBCGRIMM8, XSTORMY16_INSN_SBCGRIMM16, XSTORMY16_INSN_INCGRIMM2, XSTORMY16_INSN_DECGRIMM2$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SBCGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SUBIMM8, XSTORMY16_INSN_SUBGRIMM16, XSTORMY16_INSN_SBCGRGR, XSTORMY16_INSN_SBCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SBCGRIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SBCGRIMM8, XSTORMY16_INSN_SBCGRIMM16, XSTORMY16_INSN_INCGRIMM2, XSTORMY16_INSN_DECGRIMM2$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SDIV	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_RET, XSTORMY16_INSN_MUL, XSTORMY16_INSN_DIV, XSTORMY16_INSN_SDIV$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SDIVLH	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SDIVLH, XSTORMY16_INSN_DIVLH, XSTORMY16_INSN_RESET, XSTORMY16_INSN_NOP$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SET1GRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ASRGRGR, XSTORMY16_INSN_ASRGRIMM, XSTORMY16_INSN_SET1GRIMM, XSTORMY16_INSN_SET1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SET1GRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ASRGRGR, XSTORMY16_INSN_ASRGRIMM, XSTORMY16_INSN_SET1GRIMM, XSTORMY16_INSN_SET1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SET1HMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SET1LMEMIMM, XSTORMY16_INSN_SET1HMEMIMM, XSTORMY16_INSN_CLR1GRIMM, XSTORMY16_INSN_CLR1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SET1LMEMIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SET1LMEMIMM, XSTORMY16_INSN_SET1HMEMIMM, XSTORMY16_INSN_CLR1GRIMM, XSTORMY16_INSN_CLR1GRGR$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SHLGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SHRGRGR, XSTORMY16_INSN_SHRGRIMM, XSTORMY16_INSN_SHLGRGR, XSTORMY16_INSN_SHLGRIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SHLGRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SHRGRGR, XSTORMY16_INSN_SHRGRIMM, XSTORMY16_INSN_SHLGRGR, XSTORMY16_INSN_SHLGRIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SHRGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SHRGRGR, XSTORMY16_INSN_SHRGRIMM, XSTORMY16_INSN_SHLGRGR, XSTORMY16_INSN_SHLGRIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SHRGRIMM	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SHRGRGR, XSTORMY16_INSN_SHRGRIMM, XSTORMY16_INSN_SHLGRGR, XSTORMY16_INSN_SHLGRIMM$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SUBGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADCIMM8, XSTORMY16_INSN_ADCGRIMM16, XSTORMY16_INSN_SUBGRGR, XSTORMY16_INSN_SUBGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SUBGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SUBIMM8, XSTORMY16_INSN_SUBGRIMM16, XSTORMY16_INSN_SBCGRGR, XSTORMY16_INSN_SBCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SUBGRIMM4	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ADCIMM8, XSTORMY16_INSN_ADCGRIMM16, XSTORMY16_INSN_SUBGRGR, XSTORMY16_INSN_SUBGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SUBIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SUBIMM8, XSTORMY16_INSN_SUBGRIMM16, XSTORMY16_INSN_SBCGRGR, XSTORMY16_INSN_SBCGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SWPB	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_POPGR, XSTORMY16_INSN_SWPN, XSTORMY16_INSN_SWPB, XSTORMY16_INSN_SWPW$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SWPN	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_POPGR, XSTORMY16_INSN_SWPN, XSTORMY16_INSN_SWPB, XSTORMY16_INSN_SWPW$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SWPW	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_POPGR, XSTORMY16_INSN_SWPN, XSTORMY16_INSN_SWPB, XSTORMY16_INSN_SWPW$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_SYSCALL	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_SYSCALL$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_VALUE	include/elf/xstormy16.h	55;"	d
XSTORMY16_INSN_XORGRGR	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ORIMM8, XSTORMY16_INSN_ORGRIMM16, XSTORMY16_INSN_XORGRGR, XSTORMY16_INSN_XORIMM8$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_XORGRIMM16	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_XORGRIMM16, XSTORMY16_INSN_NOTGR, XSTORMY16_INSN_ADDGRGR, XSTORMY16_INSN_ADDGRIMM4$/;"	e	enum:cgen_insn_type
XSTORMY16_INSN_XORIMM8	opcodes/xstormy16-opc.h	/^ , XSTORMY16_INSN_ORIMM8, XSTORMY16_INSN_ORGRIMM16, XSTORMY16_INSN_XORGRGR, XSTORMY16_INSN_XORIMM8$/;"	e	enum:cgen_insn_type
XSTORMY16_OPC_H	opcodes/xstormy16-opc.h	27;"	d
XSTORMY16_OPERAND_ABS24	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_REL8_4, XSTORMY16_OPERAND_REL12, XSTORMY16_OPERAND_REL12A, XSTORMY16_OPERAND_ABS24$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_BCOND2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RB, XSTORMY16_OPERAND_RBJ, XSTORMY16_OPERAND_BCOND2, XSTORMY16_OPERAND_WS2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_BCOND5	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_BCOND5, XSTORMY16_OPERAND_IMM2, XSTORMY16_OPERAND_IMM3, XSTORMY16_OPERAND_IMM3B$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_HMEM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM16, XSTORMY16_OPERAND_LMEM8, XSTORMY16_OPERAND_HMEM8, XSTORMY16_OPERAND_REL8_2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM12	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM4, XSTORMY16_OPERAND_IMM8, XSTORMY16_OPERAND_IMM8SMALL, XSTORMY16_OPERAND_IMM12$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM16	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM16, XSTORMY16_OPERAND_LMEM8, XSTORMY16_OPERAND_HMEM8, XSTORMY16_OPERAND_REL8_2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_BCOND5, XSTORMY16_OPERAND_IMM2, XSTORMY16_OPERAND_IMM3, XSTORMY16_OPERAND_IMM3B$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM3	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_BCOND5, XSTORMY16_OPERAND_IMM2, XSTORMY16_OPERAND_IMM3, XSTORMY16_OPERAND_IMM3B$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM3B	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_BCOND5, XSTORMY16_OPERAND_IMM2, XSTORMY16_OPERAND_IMM3, XSTORMY16_OPERAND_IMM3B$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM4	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM4, XSTORMY16_OPERAND_IMM8, XSTORMY16_OPERAND_IMM8SMALL, XSTORMY16_OPERAND_IMM12$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM4, XSTORMY16_OPERAND_IMM8, XSTORMY16_OPERAND_IMM8SMALL, XSTORMY16_OPERAND_IMM12$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_IMM8SMALL	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM4, XSTORMY16_OPERAND_IMM8, XSTORMY16_OPERAND_IMM8SMALL, XSTORMY16_OPERAND_IMM12$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_LMEM8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM16, XSTORMY16_OPERAND_LMEM8, XSTORMY16_OPERAND_HMEM8, XSTORMY16_OPERAND_REL8_2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_MAX	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_R1, XSTORMY16_OPERAND_R2, XSTORMY16_OPERAND_R8, XSTORMY16_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PC	opcodes/xstormy16-desc.h	/^  XSTORMY16_OPERAND_PC, XSTORMY16_OPERAND_PSW_Z8, XSTORMY16_OPERAND_PSW_Z16, XSTORMY16_OPERAND_PSW_CY$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW, XSTORMY16_OPERAND_RPSW, XSTORMY16_OPERAND_SP, XSTORMY16_OPERAND_R0$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_CY	opcodes/xstormy16-desc.h	/^  XSTORMY16_OPERAND_PC, XSTORMY16_OPERAND_PSW_Z8, XSTORMY16_OPERAND_PSW_Z16, XSTORMY16_OPERAND_PSW_CY$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_HC	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW_HC, XSTORMY16_OPERAND_PSW_OV, XSTORMY16_OPERAND_PSW_PT, XSTORMY16_OPERAND_PSW_S$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_OV	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW_HC, XSTORMY16_OPERAND_PSW_OV, XSTORMY16_OPERAND_PSW_PT, XSTORMY16_OPERAND_PSW_S$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_PT	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW_HC, XSTORMY16_OPERAND_PSW_OV, XSTORMY16_OPERAND_PSW_PT, XSTORMY16_OPERAND_PSW_S$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_S	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW_HC, XSTORMY16_OPERAND_PSW_OV, XSTORMY16_OPERAND_PSW_PT, XSTORMY16_OPERAND_PSW_S$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_Z16	opcodes/xstormy16-desc.h	/^  XSTORMY16_OPERAND_PC, XSTORMY16_OPERAND_PSW_Z8, XSTORMY16_OPERAND_PSW_Z16, XSTORMY16_OPERAND_PSW_CY$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_PSW_Z8	opcodes/xstormy16-desc.h	/^  XSTORMY16_OPERAND_PC, XSTORMY16_OPERAND_PSW_Z8, XSTORMY16_OPERAND_PSW_Z16, XSTORMY16_OPERAND_PSW_CY$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_R0	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW, XSTORMY16_OPERAND_RPSW, XSTORMY16_OPERAND_SP, XSTORMY16_OPERAND_R0$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_R1	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_R1, XSTORMY16_OPERAND_R2, XSTORMY16_OPERAND_R8, XSTORMY16_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_R2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_R1, XSTORMY16_OPERAND_R2, XSTORMY16_OPERAND_R8, XSTORMY16_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_R8	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_R1, XSTORMY16_OPERAND_R2, XSTORMY16_OPERAND_R8, XSTORMY16_OPERAND_MAX$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RB	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RB, XSTORMY16_OPERAND_RBJ, XSTORMY16_OPERAND_BCOND2, XSTORMY16_OPERAND_WS2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RBJ	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RB, XSTORMY16_OPERAND_RBJ, XSTORMY16_OPERAND_BCOND2, XSTORMY16_OPERAND_WS2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RD	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RD, XSTORMY16_OPERAND_RDM, XSTORMY16_OPERAND_RM, XSTORMY16_OPERAND_RS$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RDM	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RD, XSTORMY16_OPERAND_RDM, XSTORMY16_OPERAND_RM, XSTORMY16_OPERAND_RS$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_REL12	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_REL8_4, XSTORMY16_OPERAND_REL12, XSTORMY16_OPERAND_REL12A, XSTORMY16_OPERAND_ABS24$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_REL12A	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_REL8_4, XSTORMY16_OPERAND_REL12, XSTORMY16_OPERAND_REL12A, XSTORMY16_OPERAND_ABS24$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_REL8_2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_IMM16, XSTORMY16_OPERAND_LMEM8, XSTORMY16_OPERAND_HMEM8, XSTORMY16_OPERAND_REL8_2$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_REL8_4	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_REL8_4, XSTORMY16_OPERAND_REL12, XSTORMY16_OPERAND_REL12A, XSTORMY16_OPERAND_ABS24$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RM	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RD, XSTORMY16_OPERAND_RDM, XSTORMY16_OPERAND_RM, XSTORMY16_OPERAND_RS$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RPSW	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW, XSTORMY16_OPERAND_RPSW, XSTORMY16_OPERAND_SP, XSTORMY16_OPERAND_R0$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_RS	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RD, XSTORMY16_OPERAND_RDM, XSTORMY16_OPERAND_RM, XSTORMY16_OPERAND_RS$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_SP	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_PSW, XSTORMY16_OPERAND_RPSW, XSTORMY16_OPERAND_SP, XSTORMY16_OPERAND_R0$/;"	e	enum:cgen_operand_type
XSTORMY16_OPERAND_WS2	opcodes/xstormy16-desc.h	/^ , XSTORMY16_OPERAND_RB, XSTORMY16_OPERAND_RBJ, XSTORMY16_OPERAND_BCOND2, XSTORMY16_OPERAND_WS2$/;"	e	enum:cgen_operand_type
XSTRING	gdb/testsuite/gdb.perf/gm-utils.h	23;"	d
XSTRING	include/symcat.h	53;"	d
XSYNC	opcodes/ppc-opc.c	3243;"	d	file:
XSYNCLE_MASK	opcodes/ppc-opc.c	3253;"	d	file:
XSYNC_MASK	opcodes/ppc-opc.c	3249;"	d	file:
XS_MASK	opcodes/ppc-opc.c	3346;"	d	file:
XScale_check_memacc	sim/arm/armcopro.c	/^XScale_check_memacc (ARMul_State * state, ARMword * address, int store)$/;"	f
XScale_cp13_CR0_Regs	sim/arm/armcopro.c	/^static ARMword XScale_cp13_CR0_Regs[16];$/;"	v	file:
XScale_cp13_CR1_Regs	sim/arm/armcopro.c	/^static ARMword XScale_cp13_CR1_Regs[16];$/;"	v	file:
XScale_cp13_LDC	sim/arm/armcopro.c	/^XScale_cp13_LDC (ARMul_State * state, unsigned type, ARMword instr, ARMword data)$/;"	f	file:
XScale_cp13_MCR	sim/arm/armcopro.c	/^XScale_cp13_MCR (ARMul_State * state,$/;"	f	file:
XScale_cp13_MRC	sim/arm/armcopro.c	/^XScale_cp13_MRC (ARMul_State * state,$/;"	f	file:
XScale_cp13_STC	sim/arm/armcopro.c	/^XScale_cp13_STC (ARMul_State * state, unsigned type, ARMword instr, ARMword * data)$/;"	f	file:
XScale_cp13_init	sim/arm/armcopro.c	/^XScale_cp13_init (ARMul_State * state ATTRIBUTE_UNUSED)$/;"	f	file:
XScale_cp13_read_reg	sim/arm/armcopro.c	/^XScale_cp13_read_reg (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
XScale_cp13_write_reg	sim/arm/armcopro.c	/^XScale_cp13_write_reg (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
XScale_cp14_LDC	sim/arm/armcopro.c	/^XScale_cp14_LDC (ARMul_State * state, unsigned type, ARMword instr, ARMword data)$/;"	f	file:
XScale_cp14_MCR	sim/arm/armcopro.c	/^XScale_cp14_MCR$/;"	f	file:
XScale_cp14_MRC	sim/arm/armcopro.c	/^XScale_cp14_MRC$/;"	f	file:
XScale_cp14_Regs	sim/arm/armcopro.c	/^static ARMword XScale_cp14_Regs[16];$/;"	v	file:
XScale_cp14_STC	sim/arm/armcopro.c	/^XScale_cp14_STC (ARMul_State * state, unsigned type, ARMword instr, ARMword * data)$/;"	f	file:
XScale_cp14_init	sim/arm/armcopro.c	/^XScale_cp14_init (ARMul_State * state ATTRIBUTE_UNUSED)$/;"	f	file:
XScale_cp14_read_reg	sim/arm/armcopro.c	/^XScale_cp14_read_reg$/;"	f	file:
XScale_cp14_write_reg	sim/arm/armcopro.c	/^XScale_cp14_write_reg$/;"	f	file:
XScale_cp15_DBCON	sim/arm/armcopro.c	/^static ARMword XScale_cp15_DBCON;$/;"	v	file:
XScale_cp15_DBR1	sim/arm/armcopro.c	/^static ARMword XScale_cp15_DBR1;$/;"	v	file:
XScale_cp15_IBCR0	sim/arm/armcopro.c	/^static ARMword XScale_cp15_IBCR0;$/;"	v	file:
XScale_cp15_IBCR1	sim/arm/armcopro.c	/^static ARMword XScale_cp15_IBCR1;$/;"	v	file:
XScale_cp15_MCR	sim/arm/armcopro.c	/^XScale_cp15_MCR (ARMul_State * state,$/;"	f	file:
XScale_cp15_MRC	sim/arm/armcopro.c	/^XScale_cp15_MRC (ARMul_State * state,$/;"	f	file:
XScale_cp15_init	sim/arm/armcopro.c	/^XScale_cp15_init (ARMul_State * state ATTRIBUTE_UNUSED)$/;"	f	file:
XScale_cp15_opcode_2_is_0_Regs	sim/arm/armcopro.c	/^static ARMword XScale_cp15_opcode_2_is_0_Regs[16];$/;"	v	file:
XScale_cp15_opcode_2_is_not_0_Regs	sim/arm/armcopro.c	/^static ARMword XScale_cp15_opcode_2_is_not_0_Regs[16];$/;"	v	file:
XScale_cp15_read_reg	sim/arm/armcopro.c	/^XScale_cp15_read_reg (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
XScale_cp15_write_reg	sim/arm/armcopro.c	/^XScale_cp15_write_reg (ARMul_State * state ATTRIBUTE_UNUSED,$/;"	f	file:
XScale_debug_moe	sim/arm/armcopro.c	/^XScale_debug_moe (ARMul_State * state, int moe)$/;"	f
XScale_set_fsr_far	sim/arm/armcopro.c	/^XScale_set_fsr_far (ARMul_State * state, ARMword fsr, ARMword far)$/;"	f
XT6	opcodes/ppc-opc.c	2565;"	d	file:
XTENSA_BREAKPOINT	gdb/gdbserver/linux-xtensa-low.c	188;"	d	file:
XTENSA_BREAKPOINT	gdb/gdbserver/linux-xtensa-low.c	190;"	d	file:
XTENSA_CONFIG_H	include/xtensa-config.h	20;"	d
XTENSA_CONFIG_INSTANTIATE	gdb/xtensa-tdep.h	277;"	d
XTENSA_CONFIG_VERSION	gdb/xtensa-config.c	22;"	d	file:
XTENSA_DBREGN_SREG	gdb/xtensa-tdep.c	3098;"	d	file:
XTENSA_DBREGN_UREG	gdb/xtensa-tdep.c	3100;"	d	file:
XTENSA_ELF_DATA	bfd/elf-bfd.h	/^  XTENSA_ELF_DATA,$/;"	e	enum:elf_target_id
XTENSA_ELF_NGREG	gdb/arch/xtensa.h	43;"	d
XTENSA_ELF_XTREG_SIZE	gdb/gdbserver/xtensa-xtregs.c	31;"	d	file:
XTENSA_ELF_XTREG_SIZE	gdb/xtensa-xtregs.c	32;"	d	file:
XTENSA_ENTRY_LENGTH	gdb/xtensa-tdep.c	113;"	d	file:
XTENSA_GDBARCH_TDEP_INSTANTIATE	gdb/xtensa-tdep.h	228;"	d
XTENSA_H	gdb/arch/xtensa.h	21;"	d
XTENSA_INSN_SEC_NAME	include/elf/xtensa.h	124;"	d
XTENSA_INTERFACE_HAS_SIDE_EFFECT	include/xtensa-isa-internal.h	39;"	d
XTENSA_ISA_BADPC	gdb/xtensa-tdep.c	1121;"	d	file:
XTENSA_ISA_BSZ	gdb/xtensa-tdep.c	1120;"	d	file:
XTENSA_ISA_INTERNAL_H	include/xtensa-isa-internal.h	22;"	d
XTENSA_ISA_VERSION	include/xtensa-isa.h	31;"	d
XTENSA_IS_ENTRY	gdb/xtensa-tdep.c	109;"	d	file:
XTENSA_LIBISA_H	include/xtensa-isa.h	22;"	d
XTENSA_LINUX_SIGRTMAX	gdb/xtensa-linux-tdep.c	/^    XTENSA_LINUX_SIGRTMAX = 63,$/;"	e	enum:__anon1718	file:
XTENSA_LINUX_SIGRTMIN	gdb/xtensa-linux-tdep.c	/^    XTENSA_LINUX_SIGRTMIN = 32,$/;"	e	enum:__anon1718	file:
XTENSA_LIT_SEC_NAME	include/elf/xtensa.h	125;"	d
XTENSA_MAX_COPROCESSOR	gdb/xtensa-tdep.h	47;"	d
XTENSA_MAX_REGISTER_SIZE	gdb/xtensa-tdep.c	123;"	d	file:
XTENSA_MAX_WINDOW_INTERRUPT_HANDLER_LEN	gdb/xtensa-tdep.c	2764;"	d	file:
XTENSA_NO_NOP_REMOVAL	bfd/elf32-xtensa.c	35;"	d	file:
XTENSA_NUM_SAVED_AREGS	gdb/xtensa-tdep.c	914;"	d	file:
XTENSA_OPCODE_IS_BRANCH	include/xtensa-isa-internal.h	31;"	d
XTENSA_OPCODE_IS_CALL	include/xtensa-isa-internal.h	34;"	d
XTENSA_OPCODE_IS_JUMP	include/xtensa-isa-internal.h	32;"	d
XTENSA_OPCODE_IS_LOOP	include/xtensa-isa-internal.h	33;"	d
XTENSA_OPERAND_IS_INVISIBLE	include/xtensa-isa-internal.h	28;"	d
XTENSA_OPERAND_IS_PCRELATIVE	include/xtensa-isa-internal.h	27;"	d
XTENSA_OPERAND_IS_REGISTER	include/xtensa-isa-internal.h	26;"	d
XTENSA_OPERAND_IS_UNKNOWN	include/xtensa-isa-internal.h	29;"	d
XTENSA_PROP_ALIGN	include/elf/xtensa.h	200;"	d
XTENSA_PROP_ALIGNMENT_MASK	include/elf/xtensa.h	202;"	d
XTENSA_PROP_BT_ALIGN_HIGH	include/elf/xtensa.h	179;"	d
XTENSA_PROP_BT_ALIGN_LOW	include/elf/xtensa.h	177;"	d
XTENSA_PROP_BT_ALIGN_MASK	include/elf/xtensa.h	172;"	d
XTENSA_PROP_BT_ALIGN_NONE	include/elf/xtensa.h	175;"	d
XTENSA_PROP_BT_ALIGN_REQUIRE	include/elf/xtensa.h	181;"	d
XTENSA_PROP_DATA	include/elf/xtensa.h	147;"	d
XTENSA_PROP_INSN	include/elf/xtensa.h	146;"	d
XTENSA_PROP_INSN_ABSLIT	include/elf/xtensa.h	210;"	d
XTENSA_PROP_INSN_BRANCH_TARGET	include/elf/xtensa.h	151;"	d
XTENSA_PROP_INSN_LOOP_TARGET	include/elf/xtensa.h	150;"	d
XTENSA_PROP_INSN_NO_DENSITY	include/elf/xtensa.h	153;"	d
XTENSA_PROP_INSN_NO_REORDER	include/elf/xtensa.h	154;"	d
XTENSA_PROP_LITERAL	include/elf/xtensa.h	145;"	d
XTENSA_PROP_NO_TRANSFORM	include/elf/xtensa.h	157;"	d
XTENSA_PROP_SEC_NAME	include/elf/xtensa.h	126;"	d
XTENSA_PROP_UNREACHABLE	include/elf/xtensa.h	148;"	d
XTENSA_REGISTER_FLAGS_PRIVILEGED	gdb/xtensa-tdep.h	135;"	d
XTENSA_REGISTER_FLAGS_READABLE	gdb/xtensa-tdep.h	136;"	d
XTENSA_REGISTER_FLAGS_VOLATILE	gdb/xtensa-tdep.h	138;"	d
XTENSA_REGISTER_FLAGS_WRITABLE	gdb/xtensa-tdep.h	137;"	d
XTENSA_STATE_IS_EXPORTED	include/xtensa-isa-internal.h	36;"	d
XTENSA_STATE_IS_SHARED_OR	include/xtensa-isa-internal.h	37;"	d
XTENSA_TDEP_VERSION	gdb/xtensa-tdep.h	26;"	d
XTENSA_UNDEFINED	include/xtensa-isa.h	83;"	d
XTHAL_ABI_CALL0	include/xtensa-config.h	171;"	d
XTHAL_ABI_CALL0	include/xtensa-config.h	174;"	d
XTHAL_ABI_WINDOWED	include/xtensa-config.h	170;"	d
XTHAL_ABI_WINDOWED	include/xtensa-config.h	173;"	d
XTLB	opcodes/ppc-opc.c	3237;"	d	file:
XTLB_MASK	opcodes/ppc-opc.c	3240;"	d	file:
XTO	opcodes/ppc-opc.c	3231;"	d	file:
XTO_MASK	opcodes/ppc-opc.c	3234;"	d	file:
XTQ6	opcodes/ppc-opc.c	2570;"	d	file:
XTREG	gdb/xtensa-tdep.h	126;"	d
XTREG_END	gdb/xtensa-tdep.h	131;"	d
XTY_CM	include/coff/internal.h	640;"	d
XTY_CM	include/coff/xcoff.h	149;"	d
XTY_EM	include/coff/internal.h	641;"	d
XTY_EM	include/coff/xcoff.h	150;"	d
XTY_ER	include/coff/internal.h	637;"	d
XTY_ER	include/coff/xcoff.h	146;"	d
XTY_LD	include/coff/internal.h	639;"	d
XTY_LD	include/coff/xcoff.h	148;"	d
XTY_SD	include/coff/internal.h	638;"	d
XTY_SD	include/coff/xcoff.h	147;"	d
XTY_SD	libiberty/simple-object-xcoff.c	263;"	d	file:
XTY_US	include/coff/internal.h	642;"	d
XTY_US	include/coff/xcoff.h	151;"	d
XU	libiberty/safe-ctype.c	143;"	d	file:
XUC	opcodes/ppc-opc.c	3376;"	d	file:
XUC_MASK	opcodes/ppc-opc.c	3377;"	d	file:
XVA	opcodes/ppc-opc.c	3042;"	d	file:
XVARC	opcodes/ppc-opc.c	3075;"	d	file:
XVA_MASK	opcodes/ppc-opc.c	3149;"	d	file:
XW	opcodes/ppc-opc.c	3380;"	d	file:
XWC_MASK	opcodes/ppc-opc.c	3094;"	d	file:
XWC_MASK	opcodes/ppc-opc.c	3138;"	d	file:
XWRA_MASK	opcodes/ppc-opc.c	3152;"	d	file:
XW_MASK	opcodes/ppc-opc.c	3385;"	d	file:
XX	opcodes/i386-dis.c	245;"	d	file:
XX1RB_MASK	opcodes/ppc-opc.c	3100;"	d	file:
XX1_MASK	opcodes/ppc-opc.c	3097;"	d	file:
XX2	opcodes/ppc-opc.c	3051;"	d	file:
XX2BFD_MASK	opcodes/ppc-opc.c	3116;"	d	file:
XX2BF_MASK	opcodes/ppc-opc.c	3112;"	d	file:
XX2DCMXS_MASK	opcodes/ppc-opc.c	3120;"	d	file:
XX2UIM4_MASK	opcodes/ppc-opc.c	3109;"	d	file:
XX2UIM_MASK	opcodes/ppc-opc.c	3106;"	d	file:
XX2VA	opcodes/ppc-opc.c	3054;"	d	file:
XX2_MASK	opcodes/ppc-opc.c	3103;"	d	file:
XX3	opcodes/ppc-opc.c	3057;"	d	file:
XX3BF_MASK	opcodes/ppc-opc.c	3126;"	d	file:
XX3DM_MASK	opcodes/ppc-opc.c	3130;"	d	file:
XX3RC	opcodes/ppc-opc.c	3060;"	d	file:
XX3SHW_MASK	opcodes/ppc-opc.c	3131;"	d	file:
XX3_MASK	opcodes/ppc-opc.c	3123;"	d	file:
XX4	opcodes/ppc-opc.c	3066;"	d	file:
XX4_MASK	opcodes/ppc-opc.c	3134;"	d	file:
XXX	gdb/testsuite/gdb.cp/overload.cc	/^namespace XXX {$/;"	n	file:
XY	include/opcode/arc.h	/^  XY$/;"	e	enum:__anon1255
X_12	opcodes/s390-opc.c	150;"	d	file:
X_A	gdb/sparc-tdep.c	77;"	d	file:
X_AFLAG	sim/cris/traps.c	2716;"	d	file:
X_AFLAG	sim/cris/traps.c	2721;"	d	file:
X_ASI	opcodes/sparc-dis.c	124;"	d	file:
X_BITS	bfd/elfxx-ia64.c	363;"	d	file:
X_COND	gdb/sparc-tdep.c	78;"	d	file:
X_DISP10	gdb/sparc-tdep.c	88;"	d	file:
X_DISP10	opcodes/sparc-dis.c	136;"	d	file:
X_DISP16	opcodes/sparc-dis.c	135;"	d	file:
X_DISP19	gdb/sparc-tdep.c	87;"	d	file:
X_DISP19	opcodes/sparc-dis.c	137;"	d	file:
X_DISP22	gdb/sparc-tdep.c	86;"	d	file:
X_DISP22	opcodes/sparc-dis.c	129;"	d	file:
X_DISP30	opcodes/sparc-dis.c	131;"	d	file:
X_EAGAIN	readline/input.c	526;"	d	file:
X_EAGAIN	readline/input.c	539;"	d	file:
X_EWOULDBLOCK	readline/input.c	520;"	d	file:
X_EWOULDBLOCK	readline/input.c	538;"	d	file:
X_GP	include/opcode/riscv.h	259;"	d
X_I	gdb/sparc-nbsd-tdep.c	39;"	d	file:
X_I	gdb/sparc-tdep.c	84;"	d	file:
X_IMM	opcodes/sparc-dis.c	127;"	d	file:
X_IMM2	opcodes/sparc-dis.c	132;"	d	file:
X_IMM22	gdb/sparc-tdep.c	80;"	d	file:
X_IMM22	opcodes/sparc-dis.c	130;"	d	file:
X_INCR_COUNT	gdb/testsuite/gdb.threads/watchthreads2.c	33;"	d	file:
X_INCR_COUNT	gdb/testsuite/gdb.threads/wp-replication.c	36;"	d	file:
X_IN_MLX	opcodes/ia64-opc.h	34;"	d
X_LDST_I	opcodes/sparc-dis.c	123;"	d	file:
X_MASK	opcodes/ppc-opc.c	3087;"	d	file:
X_MEMBAR	opcodes/sparc-dis.c	138;"	d	file:
X_OK	libiberty/make-relative-prefix.c	72;"	d	file:
X_OK	libiberty/make-temp-file.c	46;"	d	file:
X_OK	readline/complete.c	99;"	d	file:
X_OK	readline/examples/rlfe/os.h	322;"	d
X_OP	gdb/sparc-tdep.c	75;"	d	file:
X_OP2	gdb/sparc-tdep.c	79;"	d	file:
X_OP3	gdb/sparc-tdep.c	81;"	d	file:
X_R	opcodes/ppc-opc.c	2475;"	d	file:
X_RA	include/opcode/riscv.h	257;"	d
X_RD	gdb/sparc-tdep.c	76;"	d	file:
X_RD	opcodes/sparc-dis.c	121;"	d	file:
X_REGISTER_SIZE	gdb/aarch64-tdep.h	41;"	d
X_REGNUM	sim/m68hc11/sim-main.h	66;"	d
X_REG_M	opcodes/sh-opc.h	/^    X_REG_M, \/* Only used for argument parsing.  *\/$/;"	e	enum:__anon62
X_REG_N	opcodes/sh-opc.h	/^    X_REG_N, \/* Only used for argument parsing.  *\/$/;"	e	enum:__anon62
X_RETTURN	gdb/sparc-tdep.c	92;"	d	file:
X_RS1	gdb/sparc-nbsd-tdep.c	37;"	d	file:
X_RS1	gdb/sparc-tdep.c	82;"	d	file:
X_RS1	opcodes/sparc-dis.c	122;"	d	file:
X_RS2	gdb/sparc-nbsd-tdep.c	38;"	d	file:
X_RS2	gdb/sparc-tdep.c	83;"	d	file:
X_RS2	opcodes/sparc-dis.c	125;"	d	file:
X_RS3	opcodes/sparc-dis.c	126;"	d	file:
X_SHIFT	bfd/elfxx-ia64.c	355;"	d	file:
X_SIMM	opcodes/sparc-dis.c	128;"	d	file:
X_SIMM13	gdb/sparc-tdep.c	89;"	d	file:
X_SP	include/opcode/riscv.h	258;"	d
X_T0	include/opcode/riscv.h	261;"	d
X_T1	include/opcode/riscv.h	262;"	d
X_T2	include/opcode/riscv.h	263;"	d
X_T3	include/opcode/riscv.h	264;"	d
X_TP	include/opcode/riscv.h	260;"	d
X_op	include/opcode/cr16.h	/^  unsigned char X_op;$/;"	m	struct:__anon1331
X_op	include/opcode/crx.h	/^    unsigned char X_op;$/;"	m	struct:__anon1267
Xb	opcodes/i386-dis.c	358;"	d	file:
Xbr	opcodes/i386-dis.c	464;"	d	file:
Xf2FD	sim/mn10300/mn10300_sim.h	133;"	d
Xg	gdb/testsuite/gdb.cp/namespace.cc	/^    int Xg = 10;$/;"	m	namespace:__anon1908::G	file:
XgX	gdb/testsuite/gdb.cp/namespace.cc	/^      int XgX = 11;$/;"	m	namespace:__anon1908::G::__anon1909	file:
Xmmword	opcodes/i386-opc.h	/^  Xmmword,$/;"	e	enum:__anon68
XorExpression	gdb/d-exp.y	/^XorExpression:$/;"	l
XorOB	sim/mips/mdmx.c	/^XorOB(unsigned8 ts, unsigned8 tt)$/;"	f	file:
XorQH	sim/mips/mdmx.c	/^XorQH(signed16 ts, signed16 tt)$/;"	f	file:
XrmInitialize	gdb/configure	/^XrmInitialize ()$/;"	f
XrmInitialize	sim/mips/configure	/^XrmInitialize ()$/;"	f
Xtd	gdb/testsuite/gdb.python/py-value-cc.cc	/^typedef X Xtd;$/;"	t	file:
Xv	opcodes/i386-dis.c	359;"	d	file:
Xvr	opcodes/i386-dis.c	465;"	d	file:
Xz	opcodes/i386-dis.c	360;"	d	file:
Y	gdb/stubs/sparc-stub.c	/^		 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR };$/;"	e	enum:regnames	file:
Y	gdb/testsuite/gdb.cp/baseenum.cc	/^    enum E {X, Y, Z};$/;"	e	enum:N::A::E	file:
Y	gdb/testsuite/gdb.cp/baseenum.cc	/^  enum E {X,Y,Z};$/;"	e	enum:A::E	file:
Y	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Y{ int x; }$/;"	n	file:
Y	gdb/testsuite/gdb.cp/pr10728-y.cc	/^struct Y{};$/;"	s	file:
Y	opcodes/aarch64-gen.c	891;"	d	file:
Y	opcodes/aarch64-gen.c	906;"	d	file:
Y0	sim/sh/interp.c	442;"	d	file:
Y01	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y01:$/;"	l
Y02	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y02:$/;"	l
Y03	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y03:$/;"	l
Y04	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y04:$/;"	l
Y0_REGNUM	gdb/sh-tdep.h	/^    Y0_REGNUM = 33,$/;"	e	enum:__anon1841
Y1	sim/sh/interp.c	443;"	d	file:
Y11	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y11:$/;"	l
Y12	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y12:$/;"	l
Y13	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y13:$/;"	l
Y14	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y14:$/;"	l
Y15	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y15:$/;"	l
Y16	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y16:$/;"	l
Y17	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y17:$/;"	l
Y18	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^Y18:$/;"	l
Y1_REGNUM	gdb/sh-tdep.h	/^    Y1_REGNUM = 34,$/;"	e	enum:__anon1841
YELLOW	gdb/testsuite/gdb.base/call-ar-st.c	/^	      YELLOW} colors;$/;"	e	enum:__anon1973	file:
YMEM	include/opcode/tic54x.h	107;"	d
YYABORT	intl/plural.c	481;"	d	file:
YYACCEPT	intl/plural.c	480;"	d	file:
YYBACKUP	intl/plural.c	488;"	d	file:
YYBISON	intl/plural.c	4;"	d	file:
YYCOPY	intl/plural.c	427;"	d	file:
YYCOPY	intl/plural.c	430;"	d	file:
YYDEBUG	gdb/yy-remap.h	89;"	d
YYDEBUG	intl/plural.c	174;"	d	file:
YYDPRINTF	intl/plural.c	552;"	d	file:
YYDPRINTF	intl/plural.c	561;"	d	file:
YYEMPTY	intl/plural.c	478;"	d	file:
YYEOF	intl/plural.c	479;"	d	file:
YYERRCODE	intl/plural.c	506;"	d	file:
YYERROR	intl/plural.c	482;"	d	file:
YYFAIL	intl/plural.c	486;"	d	file:
YYFINAL	intl/plural.c	179;"	d	file:
YYFLAG	intl/plural.c	180;"	d	file:
YYFPRINTF	gdb/yy-remap.h	92;"	d
YYFPRINTF	intl/plural.c	549;"	d	file:
YYINITDEPTH	intl/plural.c	566;"	d	file:
YYLAST	intl/plural.c	298;"	d	file:
YYLEX	intl/plural.c	528;"	d	file:
YYLEX	intl/plural.c	530;"	d	file:
YYLEX	intl/plural.c	534;"	d	file:
YYLEX	intl/plural.c	536;"	d	file:
YYLEX	intl/plural.c	540;"	d	file:
YYLEX_PARAM	intl/plural.c	62;"	d	file:
YYLLOC_DEFAULT	intl/plural.c	517;"	d	file:
YYMAXDEPTH	intl/plural.c	577;"	d	file:
YYMAXDEPTH	intl/plural.c	581;"	d	file:
YYNTBASE	intl/plural.c	181;"	d	file:
YYPARSE_PARAM	intl/plural.c	63;"	d	file:
YYPARSE_PARAM_ARG	intl/plural.c	647;"	d	file:
YYPARSE_PARAM_ARG	intl/plural.c	650;"	d	file:
YYPARSE_PARAM_ARG	intl/plural.c	654;"	d	file:
YYPARSE_PARAM_DECL	intl/plural.c	648;"	d	file:
YYPARSE_PARAM_DECL	intl/plural.c	651;"	d	file:
YYPARSE_PARAM_DECL	intl/plural.c	655;"	d	file:
YYPOPSTACK	intl/plural.c	741;"	d	file:
YYPURE	intl/plural.c	320;"	d	file:
YYRECOVERING	intl/plural.c	487;"	d	file:
YYSIZE_T	intl/plural.c	386;"	d	file:
YYSIZE_T	intl/plural.c	461;"	d	file:
YYSIZE_T	intl/plural.c	464;"	d	file:
YYSIZE_T	intl/plural.c	469;"	d	file:
YYSIZE_T	intl/plural.c	473;"	d	file:
YYSTACK_ALLOC	intl/plural.c	367;"	d	file:
YYSTACK_ALLOC	intl/plural.c	371;"	d	file:
YYSTACK_ALLOC	intl/plural.c	374;"	d	file:
YYSTACK_ALLOC	intl/plural.c	388;"	d	file:
YYSTACK_BYTES	intl/plural.c	414;"	d	file:
YYSTACK_BYTES	intl/plural.c	418;"	d	file:
YYSTACK_FREE	intl/plural.c	382;"	d	file:
YYSTACK_FREE	intl/plural.c	389;"	d	file:
YYSTACK_GAP_MAX	intl/plural.c	409;"	d	file:
YYSTACK_RELOCATE	intl/plural.c	446;"	d	file:
YYSTYPE	intl/plural.c	72;"	d	file:
YYSTYPE_IS_TRIVIAL	intl/plural.c	73;"	d	file:
YYTERROR	intl/plural.c	505;"	d	file:
YYTRANSLATE	intl/plural.c	184;"	d	file:
YY_DECL_NON_LSP_VARIABLES	intl/plural.c	670;"	d	file:
YY_DECL_VARIABLES	intl/plural.c	681;"	d	file:
YY_DECL_VARIABLES	intl/plural.c	687;"	d	file:
Y_BITS	bfd/elfxx-ia64.c	364;"	d	file:
Y_MASK	opcodes/ppc-opc.c	2756;"	d	file:
Y_REGNUM	sim/m68hc11/sim-main.h	68;"	d
Y_SHIFT	bfd/elfxx-ia64.c	350;"	d	file:
Yb	opcodes/i386-dis.c	361;"	d	file:
Ybr	opcodes/i386-dis.c	466;"	d	file:
Ymmword	opcodes/i386-opc.h	/^  Ymmword,$/;"	e	enum:__anon68
Yv	opcodes/i386-dis.c	362;"	d	file:
Yvr	opcodes/i386-dis.c	467;"	d	file:
Yzr	opcodes/i386-dis.c	468;"	d	file:
Z	gdb/testsuite/gdb.cp/baseenum.cc	/^    enum E {X, Y, Z};$/;"	e	enum:N::A::E	file:
Z	gdb/testsuite/gdb.cp/baseenum.cc	/^  enum E {X,Y,Z};$/;"	e	enum:A::E	file:
Z	gdb/testsuite/gdb.cp/derivation.cc	/^class Z : public A$/;"	c	file:
Z	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Z{ int x; }$/;"	n	file:
Z	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  typedef Simple< Simple<T> > Z;$/;"	t	class:Holder	file:
Z	libiberty/safe-ctype.c	149;"	d	file:
Z	opcodes/mmix-opc.c	74;"	d	file:
Z	opcodes/mmix-opc.c	75;"	d	file:
Z	opcodes/ppc-opc.c	3069;"	d	file:
Z	sim/aarch64/cpustate.h	/^  Z = 1 << Z_IDX,$/;"	e	enum:FlagMask
Z	sim/h8300/compile.c	446;"	d	file:
Z2_MASK	opcodes/ppc-opc.c	3145;"	d	file:
Z80	bfd/coff-z80.c	64;"	d	file:
Z80BADMAG	include/coff/z80.h	44;"	d
Z80MAGIC	include/coff/z80.h	42;"	d
Z8K	bfd/coff-z8k.c	70;"	d	file:
Z8KBADMAG	include/coff/z8k.h	30;"	d
Z8KMAGIC	include/coff/z8k.h	28;"	d
ZA	opcodes/alpha-opc.c	222;"	d	file:
ZA	opcodes/arc-opc.c	1898;"	d	file:
ZALLOC	sim/common/sim-utils.h	27;"	d
ZALLOC	sim/igen/misc.h	111;"	d
ZALLOC	sim/ppc/misc.h	59;"	d
ZALLOC	sim/ppc/sim_callbacks.h	114;"	d
ZALLOC	zlib/zutil.h	262;"	d
ZA_S	opcodes/arc-opc.c	1900;"	d	file:
ZB	opcodes/alpha-opc.c	224;"	d	file:
ZB	opcodes/arc-opc.c	1899;"	d	file:
ZBIT	sim/arm/armemu.h	49;"	d
ZBIT16	sim/arm/iwmmxt.c	71;"	d	file:
ZBIT32	sim/arm/iwmmxt.c	72;"	d	file:
ZBIT64	sim/arm/iwmmxt.c	73;"	d	file:
ZBIT8	sim/arm/iwmmxt.c	70;"	d	file:
ZB_S	opcodes/arc-opc.c	1901;"	d	file:
ZC	opcodes/alpha-opc.c	226;"	d	file:
ZCALLBACK	zlib/contrib/minizip/ioapi.h	126;"	d
ZCALLBACK	zlib/contrib/minizip/ioapi.h	128;"	d
ZCLOSE64	zlib/contrib/minizip/ioapi.h	191;"	d
ZCONF_H	zlib/zconf.h	9;"	d
ZCR_SEED2	zlib/contrib/minizip/crypt.h	87;"	d
ZC_S	opcodes/arc-opc.c	1902;"	d	file:
ZD	opcodes/aarch64-opc.c	2769;"	d	file:
ZD	opcodes/aarch64-opc.c	2771;"	d	file:
ZERO	gdb/testsuite/gdb.base/enumval.c	/^enum { ZERO };$/;"	e	enum:__anon1969	file:
ZERO	intl/gettextP.h	140;"	d
ZERO	intl/gettextP.h	142;"	d
ZERO	sim/mips/sim-main.h	411;"	d
ZEROING_MASKING	opcodes/i386-opc.h	559;"	d
ZEROWORD	libdecnumber/decNumberLocal.h	383;"	d
ZEROWORD	libdecnumber/decNumberLocal.h	388;"	d
ZEROWORD	libdecnumber/decNumberLocal.h	400;"	d
ZERO_R0	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.mfspr \\reg, ZERO_R0, \\spr_reg$/;"	v
ZERO_R0	sim/testsuite/sim/or1k/or1k-asm-test.h	29;"	d
ZERO_REGNUM	sim/h8300/sim-main.h	/^  ZERO_REGNUM = 18$/;"	e	enum:h8_regnum
ZERROR64	zlib/contrib/minizip/ioapi.h	192;"	d
ZEXPORT	zlib/zconf.h	355;"	d
ZEXPORT	zlib/zconf.h	367;"	d
ZEXPORT	zlib/zconf.h	370;"	d
ZEXPORT	zlib/zconf.h	380;"	d
ZEXPORTVA	zlib/zconf.h	357;"	d
ZEXPORTVA	zlib/zconf.h	359;"	d
ZEXPORTVA	zlib/zconf.h	368;"	d
ZEXPORTVA	zlib/zconf.h	371;"	d
ZEXPORTVA	zlib/zconf.h	383;"	d
ZEXTBIDI	include/cgen/basic-ops.h	242;"	d
ZEXTBIDI	sim/common/cgen-ops.h	248;"	d
ZEXTBIHI	include/cgen/basic-ops.h	237;"	d
ZEXTBIHI	sim/common/cgen-ops.h	243;"	d
ZEXTBIQI	include/cgen/basic-ops.h	236;"	d
ZEXTBIQI	sim/common/cgen-ops.h	242;"	d
ZEXTBISI	include/cgen/basic-ops.h	238;"	d
ZEXTBISI	sim/common/cgen-ops.h	244;"	d
ZEXTERN	zlib/zconf.h	338;"	d
ZEXTERN	zlib/zconf.h	340;"	d
ZEXTERN	zlib/zconf.h	377;"	d
ZEXTHIDI	include/cgen/basic-ops.h	257;"	d
ZEXTHIDI	sim/common/cgen-ops.h	263;"	d
ZEXTHIHI	include/cgen/basic-ops.h	252;"	d
ZEXTHIHI	sim/common/cgen-ops.h	258;"	d
ZEXTHISI	include/cgen/basic-ops.h	251;"	d
ZEXTHISI	sim/common/cgen-ops.h	257;"	d
ZEXTQIDI	include/cgen/basic-ops.h	249;"	d
ZEXTQIDI	sim/common/cgen-ops.h	255;"	d
ZEXTQIHI	include/cgen/basic-ops.h	244;"	d
ZEXTQIHI	sim/common/cgen-ops.h	250;"	d
ZEXTQISI	include/cgen/basic-ops.h	245;"	d
ZEXTQISI	sim/common/cgen-ops.h	251;"	d
ZEXTSIDI	include/cgen/basic-ops.h	262;"	d
ZEXTSIDI	sim/common/cgen-ops.h	268;"	d
ZEXTSISI	include/cgen/basic-ops.h	253;"	d
ZEXTSISI	sim/common/cgen-ops.h	259;"	d
ZFLAG	sim/arm/armemu.h	85;"	d
ZFREE	zlib/zutil.h	264;"	d
ZFSTREAM_H	zlib/contrib/iostream3/zfstream.h	11;"	d
ZFlag	sim/arm/armdefs.h	/^  ARMword NFlag, ZFlag, CFlag, VFlag, IFFlags;	\/* dummy flags for speed *\/$/;"	m	struct:ARMul_State
ZIP64ENDHEADERMAGIC	zlib/contrib/minizip/zip.c	106;"	d	file:
ZIP64ENDLOCHEADERMAGIC	zlib/contrib/minizip/zip.c	107;"	d	file:
ZIP_BADZIPFILE	zlib/contrib/minizip/zip.h	76;"	d
ZIP_EOF	zlib/contrib/minizip/zip.h	73;"	d
ZIP_ERRNO	zlib/contrib/minizip/zip.h	74;"	d
ZIP_INTERNALERROR	zlib/contrib/minizip/zip.h	77;"	d
ZIP_OBJS	zlib/contrib/minizip/Makefile	/^ZIP_OBJS = minizip.o zip.o   ioapi.o ..\/..\/libz.a$/;"	m
ZIP_OK	zlib/contrib/minizip/zip.h	72;"	d
ZIP_PARAMERROR	zlib/contrib/minizip/zip.h	75;"	d
ZLIB_FILEFUNC_MODE_CREATE	zlib/contrib/minizip/ioapi.h	121;"	d
ZLIB_FILEFUNC_MODE_EXISTING	zlib/contrib/minizip/ioapi.h	120;"	d
ZLIB_FILEFUNC_MODE_READ	zlib/contrib/minizip/ioapi.h	116;"	d
ZLIB_FILEFUNC_MODE_READWRITEFILTER	zlib/contrib/minizip/ioapi.h	118;"	d
ZLIB_FILEFUNC_MODE_WRITE	zlib/contrib/minizip/ioapi.h	117;"	d
ZLIB_FILEFUNC_SEEK_CUR	zlib/contrib/minizip/ioapi.h	112;"	d
ZLIB_FILEFUNC_SEEK_END	zlib/contrib/minizip/ioapi.h	113;"	d
ZLIB_FILEFUNC_SEEK_SET	zlib/contrib/minizip/ioapi.h	114;"	d
ZLIB_H	zlib/zlib.h	32;"	d
ZLIB_INTERNAL	zlib/compress.c	8;"	d	file:
ZLIB_INTERNAL	zlib/gzguts.h	16;"	d
ZLIB_INTERNAL	zlib/gzguts.h	18;"	d
ZLIB_INTERNAL	zlib/test/infcover.c	16;"	d	file:
ZLIB_INTERNAL	zlib/uncompr.c	8;"	d	file:
ZLIB_INTERNAL	zlib/zutil.h	17;"	d
ZLIB_INTERNAL	zlib/zutil.h	19;"	d
ZLIB_LIB	zlib/contrib/delphi/zlibd32.mak	/^ZLIB_LIB = zlib.lib$/;"	m
ZLIB_LIB	zlib/contrib/pascal/zlibd32.mak	/^ZLIB_LIB = zlib.lib$/;"	m
ZLIB_LIB	zlib/watcom/watcom_f.mak	/^ZLIB_LIB = zlib_f.lib$/;"	m
ZLIB_LIB	zlib/watcom/watcom_l.mak	/^ZLIB_LIB = zlib_l.lib$/;"	m
ZLIB_VERNUM	zlib/zlib.h	41;"	d
ZLIB_VERSION	zlib/zlib.h	40;"	d
ZLIB_VER_MAJOR	zlib/zlib.h	42;"	d
ZLIB_VER_MINOR	zlib/zlib.h	43;"	d
ZLIB_VER_REVISION	zlib/zlib.h	44;"	d
ZLIB_VER_SUBREVISION	zlib/zlib.h	45;"	d
ZLibException	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public ZLibException(int errorCode) : base(String.Format("ZLib error {0}", errorCode))$/;"	m	class:DotZLib.ZLibException
ZLibException	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public ZLibException(int errorCode, string msg) : base(String.Format("ZLib error {0} {1}", errorCode, msg))$/;"	m	class:DotZLib.ZLibException
ZLibException	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    public class ZLibException : ApplicationException$/;"	c	namespace:DotZLib
ZMAGIC	bfd/pdp11.c	91;"	d	file:
ZMAGIC	include/aout/aout64.h	48;"	d
ZMAGIC	include/aout/aout64.h	59;"	d
ZMAGIC	include/bout.h	58;"	d
ZMAGIC	include/coff/arm.h	90;"	d
ZMAGIC	include/coff/i386.h	52;"	d
ZMAGIC	include/coff/ia64.h	67;"	d
ZMAGIC	include/coff/mcore.h	48;"	d
ZMAGIC	include/coff/x86_64.h	36;"	d
ZMAGIC_DISK_BLOCK_SIZE	bfd/aout-cris.c	51;"	d	file:
ZMAGIC_DISK_BLOCK_SIZE	include/aout/aout64.h	175;"	d
ZOPEN64	zlib/contrib/minizip/ioapi.h	200;"	d
ZPAR	opcodes/tic54x-opc.c	231;"	d	file:
ZPOS64_T	zlib/contrib/minizip/ioapi.h	/^typedef  64BIT_INT_CUSTOM_TYPE ZPOS64_T;$/;"	t
ZPOS64_T	zlib/contrib/minizip/ioapi.h	/^typedef uint64_t ZPOS64_T;$/;"	t
ZPOS64_T	zlib/contrib/minizip/ioapi.h	/^typedef unsigned __int64 ZPOS64_T;$/;"	t
ZPOS64_T	zlib/contrib/minizip/ioapi.h	/^typedef unsigned long long int ZPOS64_T;$/;"	t
ZR	sim/aarch64/cpustate.h	/^  ZR = R31$/;"	e	enum:GReg
ZRC	opcodes/ppc-opc.c	3084;"	d	file:
ZREAD64	zlib/contrib/minizip/ioapi.h	187;"	d
ZS	opcodes/aarch64-opc.c	2768;"	d	file:
ZS	opcodes/aarch64-opc.c	2772;"	d	file:
ZSEEK64	zlib/contrib/minizip/ioapi.h	202;"	d
ZSTREAM__H	zlib/contrib/iostream2/zstream.h	20;"	d
ZSWAP32	zlib/zutil.h	268;"	d
ZStream	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^    internal struct ZStream$/;"	s	namespace:DotZLib
ZTELL64	zlib/contrib/minizip/ioapi.h	201;"	d
ZUTIL_H	zlib/zutil.h	14;"	d
ZWRITE64	zlib/contrib/minizip/ioapi.h	188;"	d
ZX	sim/msp430/msp430-sim.c	831;"	d	file:
ZZ	gdb/testsuite/gdb.cp/derivation.cc	/^class ZZ : public Z$/;"	c	file:
Z_ARG	zlib/zconf.h	298;"	d
Z_ARG	zlib/zconf.h	300;"	d
Z_ASCII	zlib/zlib.h	205;"	d
Z_BEST_COMPRESSION	zlib/zlib.h	192;"	d
Z_BEST_SPEED	zlib/zlib.h	191;"	d
Z_BINARY	zlib/zlib.h	203;"	d
Z_BLOCK	zlib/zlib.h	173;"	d
Z_BUFSIZE	zlib/contrib/minizip/zip.c	54;"	d	file:
Z_BUF_ERROR	zlib/zlib.h	184;"	d
Z_BZIP2ED	zlib/contrib/minizip/unzip.h	62;"	d
Z_BZIP2ED	zlib/contrib/minizip/zip.h	61;"	d
Z_DATA_ERROR	zlib/zlib.h	182;"	d
Z_DEFAULT_COMPRESSION	zlib/zlib.h	193;"	d
Z_DEFAULT_STRATEGY	zlib/zlib.h	200;"	d
Z_DEFLATED	zlib/zlib.h	209;"	d
Z_ERRNO	zlib/zlib.h	180;"	d
Z_FILTERED	zlib/zlib.h	196;"	d
Z_FINISH	zlib/zlib.h	172;"	d
Z_FIXED	zlib/zlib.h	199;"	d
Z_FULL_FLUSH	zlib/zlib.h	171;"	d
Z_HAVE_STDARG_H	zlib/zconf.h	439;"	d
Z_HAVE_UNISTD_H	zlib/zconf.h	435;"	d
Z_HAVE_UNISTD_H	zlib/zconf.h	471;"	d
Z_HUFFMAN_ONLY	zlib/zlib.h	197;"	d
Z_IDX	sim/aarch64/cpustate.h	/^  Z_IDX = 2,$/;"	e	enum:FlagIdx
Z_LARGE64	zlib/zconf.h	490;"	d
Z_LFS64	zlib/zconf.h	486;"	d
Z_MASK	opcodes/ppc-opc.c	3144;"	d	file:
Z_MAXFILENAMEINZIP	zlib/contrib/minizip/zip.c	58;"	d	file:
Z_MEM_ERROR	zlib/zlib.h	183;"	d
Z_NEED_DICT	zlib/zlib.h	179;"	d
Z_NO_COMPRESSION	zlib/zlib.h	190;"	d
Z_NO_FLUSH	zlib/zlib.h	168;"	d
Z_NULL	zlib/zlib.h	212;"	d
Z_OK	zlib/zlib.h	177;"	d
Z_PACKET_ACCESS_WP	gdb/gdbserver/mem-break.h	37;"	d
Z_PACKET_ACCESS_WP	gdb/remote.c	/^  Z_PACKET_ACCESS_WP,$/;"	e	enum:Z_packet_type	file:
Z_PACKET_HARDWARE_BP	gdb/remote.c	/^  Z_PACKET_HARDWARE_BP,$/;"	e	enum:Z_packet_type	file:
Z_PACKET_HW_BP	gdb/gdbserver/mem-break.h	34;"	d
Z_PACKET_READ_WP	gdb/gdbserver/mem-break.h	36;"	d
Z_PACKET_READ_WP	gdb/remote.c	/^  Z_PACKET_READ_WP,$/;"	e	enum:Z_packet_type	file:
Z_PACKET_SOFTWARE_BP	gdb/remote.c	/^  Z_PACKET_SOFTWARE_BP,$/;"	e	enum:Z_packet_type	file:
Z_PACKET_SW_BP	gdb/gdbserver/mem-break.h	33;"	d
Z_PACKET_WRITE_WP	gdb/gdbserver/mem-break.h	35;"	d
Z_PACKET_WRITE_WP	gdb/remote.c	/^  Z_PACKET_WRITE_WP,$/;"	e	enum:Z_packet_type	file:
Z_PARTIAL_FLUSH	zlib/zlib.h	169;"	d
Z_PREFIX_SET	zlib/zconf.h	18;"	d
Z_REGNUM	sim/m68hc11/sim-main.h	75;"	d
Z_RLE	zlib/zlib.h	198;"	d
Z_STREAM_END	zlib/zlib.h	178;"	d
Z_STREAM_ERROR	zlib/zlib.h	181;"	d
Z_SYM_NAME	gdb/dwarf2read.c	4686;"	d	file:
Z_SYNC_FLUSH	zlib/zlib.h	170;"	d
Z_TEXT	zlib/zlib.h	204;"	d
Z_TREES	zlib/zlib.h	174;"	d
Z_U4	zlib/zconf.h	420;"	d
Z_U4	zlib/zconf.h	422;"	d
Z_U4	zlib/zconf.h	424;"	d
Z_UNKNOWN	zlib/zlib.h	206;"	d
Z_VERSION_ERROR	zlib/zlib.h	185;"	d
Z_WANT64	zlib/zconf.h	494;"	d
Z_packet_to_bkpt_type	gdb/gdbserver/mem-break.c	/^Z_packet_to_bkpt_type (char z_type)$/;"	f	file:
Z_packet_to_raw_bkpt_type	gdb/gdbserver/mem-break.c	/^Z_packet_to_raw_bkpt_type (char z_type)$/;"	f
Z_packet_type	gdb/remote.c	/^enum Z_packet_type$/;"	g	file:
Zmmword	opcodes/i386-opc.h	/^  Zmmword,$/;"	e	enum:__anon68
_	bfd/gen-aout.c	25;"	d	file:
_	bfd/hosts/alphavms.h	67;"	d
_	bfd/sysdep.h	207;"	d
_	bfd/sysdep.h	225;"	d
_	gdb/common/gdb_locale.h	28;"	d
_	gdb/common/gdb_locale.h	35;"	d
_	gdb/gnulib/import/dirent.in.h	30;"	d
_	gdb/gnulib/import/errno.in.h	29;"	d
_	gdb/gnulib/import/error.c	33;"	d	file:
_	gdb/gnulib/import/error.c	54;"	d	file:
_	gdb/gnulib/import/float.in.h	29;"	d
_	gdb/gnulib/import/limits.in.h	29;"	d
_	gdb/gnulib/import/math.in.h	29;"	d
_	gdb/gnulib/import/openat-die.c	31;"	d	file:
_	gdb/gnulib/import/sys_types.in.h	31;"	d
_	libiberty/getopt.c	87;"	d	file:
_	libiberty/getopt.c	89;"	d	file:
_	libiberty/obstack.c	327;"	d	file:
_	libiberty/obstack.c	331;"	d	file:
_	libiberty/safe-ctype.c	146;"	d	file:
_	opcodes/i386-gen.c	31;"	d	file:
_	opcodes/ia64-gen.c	54;"	d	file:
_	opcodes/opintl.h	43;"	d
_	opcodes/opintl.h	61;"	d
_1	sim/cr16/cr16_sim.h	/^  unsigned_1 _1;$/;"	m	union:slot_data
_1	sim/d10v/d10v_sim.h	/^  unsigned_1 _1;$/;"	m	union:slot_data
_2	sim/cr16/cr16_sim.h	/^  unsigned_2 _2;$/;"	m	union:slot_data
_2	sim/d10v/d10v_sim.h	/^  unsigned_2 _2;$/;"	m	union:slot_data
_4	sim/cr16/cr16_sim.h	/^  unsigned_4 _4;$/;"	m	union:slot_data
_4	sim/d10v/d10v_sim.h	/^  unsigned_4 _4;$/;"	m	union:slot_data
_8	sim/d10v/d10v_sim.h	/^  unsigned_8 _8;$/;"	m	union:slot_data
_A0	include/opcode/spu-insns.h	126;"	d
_A0	include/opcode/spu-insns.h	413;"	d
_A1	include/opcode/spu-insns.h	127;"	d
_A1	include/opcode/spu-insns.h	414;"	d
_A2	include/opcode/spu-insns.h	128;"	d
_A2	include/opcode/spu-insns.h	415;"	d
_A3	include/opcode/spu-insns.h	129;"	d
_A3	include/opcode/spu-insns.h	416;"	d
_A4	include/opcode/spu-insns.h	130;"	d
_A4	include/opcode/spu-insns.h	417;"	d
_AC0	sim/testsuite/sim/bfin/test.h	27;"	d
_AC0_COPY	sim/testsuite/sim/bfin/test.h	22;"	d
_AC1	sim/testsuite/sim/bfin/test.h	28;"	d
_ALIGNa	sim/common/sim-bits.h	528;"	d
_ALIGNa	sim/ppc/bits.h	239;"	d
_ALU_RESULT_VAL	sim/ppc/idecode_expression.h	105;"	d
_AN	sim/testsuite/sim/bfin/test.h	21;"	d
_ANSIDECL_H	include/ansidecl.h	37;"	d
_AQ	sim/testsuite/sim/bfin/test.h	25;"	d
_AUX_CSECT	include/coff/rs6k64.h	203;"	d
_AUX_EXCEPT	include/coff/rs6k64.h	199;"	d
_AUX_FCN	include/coff/rs6k64.h	200;"	d
_AUX_FILE	include/coff/rs6k64.h	202;"	d
_AUX_SYM	include/coff/rs6k64.h	201;"	d
_AV0	sim/testsuite/sim/bfin/test.h	29;"	d
_AV0S	sim/testsuite/sim/bfin/test.h	30;"	d
_AV1	sim/testsuite/sim/bfin/test.h	31;"	d
_AV1S	sim/testsuite/sim/bfin/test.h	32;"	d
_AZ	sim/testsuite/sim/bfin/test.h	20;"	d
_AsString	gdb/python/lib/gdb/function/as_string.py	/^class _AsString(gdb.Function):$/;"	c
_BAR_	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef a::b::BAR _BAR_;$/;"	t	file:
_BASICS_H_	sim/ppc/basics.h	22;"	d
_BF	opcodes/nfp-dis.c	42;"	d	file:
_BFD_MACH_O_H_	bfd/mach-o.h	22;"	d
_BFD_MAKE_TABLE_bfd_reloc_code_real	bfd/reloc.c	47;"	d	file:
_BFIN_MACHS_H_	sim/bfin/machs.h	22;"	d
_BFIN_MAIN_SIM_H_	sim/bfin/sim-main.h	22;"	d
_BFIN_SIM_H_	sim/bfin/bfin-sim.h	22;"	d
_BFS	opcodes/nfp-dis.c	44;"	d	file:
_BINARY_H	include/binary-io.h	18;"	d
_BINDEC	sim/ppc/emul_bugapi.c	95;"	d	file:
_BITS_C_	sim/ppc/bits.c	22;"	d	file:
_BITS_H_	sim/ppc/bits.h	22;"	d
_BITn	sim/ppc/bits.h	92;"	d
_BRD_ID	sim/ppc/emul_bugapi.c	101;"	d	file:
_BSS	include/coff/ecoff.h	55;"	d
_BSS	include/coff/external.h	99;"	d
_BSS	include/coff/ti.h	361;"	d
_BSS	include/coff/tic80.h	70;"	d
_BSS	include/coff/xcoff.h	48;"	d
_BSS	include/coff/z80.h	27;"	d
_BSS	include/coff/z80.h	28;"	d
_BTST	opcodes/nfp-dis.c	41;"	d	file:
_Bool	gdb/gnulib/import/stdbool.in.h	/^typedef bool _Bool;$/;"	t
_Bool	gdb/gnulib/import/stdbool.in.h	/^typedef enum { _Bool_must_promote_to_int = -1, false = 0, true = 1 } _Bool;$/;"	t	typeref:enum:__anon1817
_Bool	gdb/gnulib/import/stdbool.in.h	101;"	d
_Bool	gdb/gnulib/import/stdbool.in.h	70;"	d
_Bool_must_promote_to_int	gdb/gnulib/import/stdbool.in.h	/^typedef enum { _Bool_must_promote_to_int = -1, false = 0, true = 1 } _Bool;$/;"	e	enum:__anon1817
_CAP_C_	sim/ppc/cap.c	22;"	d	file:
_CAP_H_	sim/ppc/cap.h	25;"	d
_CC	sim/testsuite/sim/bfin/test.h	24;"	d
_CHANGEV	sim/ppc/emul_bugapi.c	96;"	d	file:
_CHARDEFS_H_	readline/chardefs.h	23;"	d
_CHKBRK	sim/ppc/emul_bugapi.c	64;"	d	file:
_CHK_SUM	sim/ppc/emul_bugapi.c	100;"	d	file:
_CHUNK_SIZE_T	include/obstack.h	118;"	d
_CHUNK_SIZE_T	include/obstack.h	123;"	d
_CINIT	include/coff/ti.h	362;"	d
_CINIT	include/coff/tic80.h	71;"	d
_CODEVIEW_INFO	include/coff/internal.h	/^typedef struct _CODEVIEW_INFO$/;"	s
_COFF_MORE_H	include/coff/mcore.h	24;"	d
_COMMENT	include/coff/ecoff.h	73;"	d
_COMMENT	include/coff/external.h	100;"	d
_CONFLIC	include/coff/ecoff.h	72;"	d
_CONST	bfd/coff-tic80.c	36;"	d	file:
_CONST	include/coff/tic80.h	72;"	d
_CORE_C_	sim/ppc/corefile.c	22;"	d	file:
_CORE_H_	sim/ppc/corefile.h	22;"	d
_CPU_C_	sim/ppc/cpu.c	22;"	d	file:
_CPU_H_	sim/ppc/cpu.h	22;"	d
_CPU_STATE_H	sim/aarch64/cpustate.h	23;"	d
_CR16_H_	include/opcode/cr16.h	22;"	d
_CRC_INSN	opcodes/aarch64-tbl.h	2198;"	d
_CRT_SECURE_NO_WARNINGS	zlib/contrib/minizip/ioapi.c	14;"	d	file:
_CRT_glob	zlib/contrib/untgz/untgz.c	/^int _CRT_glob = 0;      \/* disable argument globbing in MinGW *\/$/;"	v
_CRX_H_	include/opcode/crx.h	25;"	d
_CV_INFO_PDB20	include/coff/pe.h	/^typedef struct _CV_INFO_PDB20$/;"	s
_CV_INFO_PDB70	include/coff/pe.h	/^typedef struct _CV_INFO_PDB70$/;"	s
_CYGWIN_SIGNAL_STRING	gdb/windows-nat.c	195;"	d	file:
_DATA	include/coff/ecoff.h	54;"	d
_DATA	include/coff/external.h	98;"	d
_DATA	include/coff/ti.h	360;"	d
_DATA	include/coff/tic80.h	69;"	d
_DATA	include/coff/xcoff.h	47;"	d
_DATA	include/coff/z80.h	25;"	d
_DATA	include/coff/z80.h	26;"	d
_DATA	zlib/contrib/masmx64/gvmat64.asm	/^_DATA   SEGMENT$/;"	l
_DATA	zlib/contrib/masmx86/inffas32.asm	/^_DATA			segment$/;"	l
_DEBUG_C_	sim/ppc/debug.c	22;"	d	file:
_DEBUG_FLAG_TRACE	gdb/nto-procfs.c	49;"	d	file:
_DEBUG_H_	sim/ppc/debug.h	22;"	d
_DECODE_H	sim/aarch64/decode.h	23;"	d
_DELAY	sim/ppc/emul_bugapi.c	86;"	d	file:
_DEVICE	sim/bfin/machs.c	67;"	d	file:
_DEVICE_C_	sim/ppc/device.c	22;"	d	file:
_DEVICE_H_	sim/ppc/device.h	22;"	d
_DEVICE_TABLE_C_	sim/ppc/device_table.c	22;"	d	file:
_DEVICE_TABLE_H_	sim/ppc/device_table.h	22;"	d
_DIAGFCN	sim/ppc/emul_bugapi.c	103;"	d	file:
_DIRENT_PRIVATE_H	gdb/gnulib/import/dirent-private.h	18;"	d
_DISP11div2	include/opcode/score-inst.h	/^  _DISP11div2,$/;"	e	enum:score_data_type
_DISP19div2	include/opcode/score-inst.h	/^  _DISP19div2,$/;"	e	enum:score_data_type
_DISP24div2	include/opcode/score-inst.h	/^  _DISP24div2,$/;"	e	enum:score_data_type
_DISP8div2	include/opcode/score-inst.h	/^  _DISP8div2 = 16,$/;"	e	enum:score_data_type
_DIVU32	sim/ppc/emul_bugapi.c	99;"	d	file:
_DOSNAME_H	gdb/gnulib/import/dosname.h	21;"	d
_DOUBLE_C_	sim/ppc/double.c	22;"	d	file:
_DO_CR_COMPARE	sim/ppc/idecode_expression.h	262;"	d
_DSKCFIG	sim/ppc/emul_bugapi.c	67;"	d	file:
_DSKCTRL	sim/ppc/emul_bugapi.c	69;"	d	file:
_DSKFMT	sim/ppc/emul_bugapi.c	68;"	d	file:
_DSKRD	sim/ppc/emul_bugapi.c	65;"	d	file:
_DSKWR	sim/ppc/emul_bugapi.c	66;"	d	file:
_DWARF2_H	include/dwarf2.h	43;"	d
_DYNAMIC	include/coff/ecoff.h	75;"	d
_DYNSTR	include/coff/ecoff.h	70;"	d
_DYNSYM	include/coff/ecoff.h	69;"	d
_D_ALLOC_NAMLEN	gdb/gnulib/import/getcwd.c	48;"	d	file:
_D_EXACT_NAMLEN	gdb/gnulib/import/getcwd.c	45;"	d	file:
_Decimal128	libdecnumber/bid/bid-dpd.h	31;"	d
_Decimal32	libdecnumber/bid/bid-dpd.h	29;"	d
_Decimal64	libdecnumber/bid/bid-dpd.h	30;"	d
_Dmain	gdb/testsuite/gdb.dlang/watch-loc.c	/^int _Dmain (void)$/;"	f
_ELF32_DLX_H	bfd/elf32-dlx.h	22;"	d
_ELF32_HPPA_H	bfd/elf32-hppa.h	33;"	d
_ELF32_M68HC1X_H	bfd/elf32-m68hc1x.h	23;"	d
_ELF32_METAG_H	bfd/elf32-metag.h	23;"	d
_ELF32_NIOS2_H	bfd/elf32-nios2.h	23;"	d
_ELF32_TILEGX_H	bfd/elf32-tilegx.h	22;"	d
_ELF32_TILEPRO_H	bfd/elf32-tilepro.h	22;"	d
_ELF32_XGATE_H	bfd/elf32-xgate.h	25;"	d
_ELF64_HPPA_H	bfd/elf64-hppa.h	23;"	d
_ELF64_TILEGX_H	bfd/elf64-tilegx.h	22;"	d
_ELF_390_H	include/elf/s390.h	23;"	d
_ELF_AARCH64_H	include/elf/aarch64.h	23;"	d
_ELF_ALPHA_H	include/elf/alpha.h	28;"	d
_ELF_ARC_H	include/elf/arc.h	25;"	d
_ELF_ARM_H	include/elf/arm.h	21;"	d
_ELF_AVR_H	include/elf/avr.h	22;"	d
_ELF_BFIN_H	include/elf/bfin.h	21;"	d
_ELF_COMMON_H	include/elf/common.h	31;"	d
_ELF_CR16C_H	include/elf/cr16c.h	21;"	d
_ELF_CR16_H	include/elf/cr16.h	22;"	d
_ELF_CRIS_H	include/elf/cris.h	23;"	d
_ELF_CRX_H	include/elf/crx.h	24;"	d
_ELF_D10V_H	include/elf/d10v.h	21;"	d
_ELF_D30V_H	include/elf/d30v.h	21;"	d
_ELF_DLX_H	include/elf/dlx.h	21;"	d
_ELF_DWARF_H	include/elf/dwarf.h	32;"	d
_ELF_EPIPHANY_H	include/elf/epiphany.h	22;"	d
_ELF_EXTERNAL_H	include/elf/external.h	35;"	d
_ELF_FR30_H	include/elf/fr30.h	21;"	d
_ELF_FRV_H	include/elf/frv.h	21;"	d
_ELF_FT32_H	include/elf/ft32.h	21;"	d
_ELF_H8_H	include/elf/h8.h	21;"	d
_ELF_HPPA_H	include/elf/hppa.h	25;"	d
_ELF_I370_H	include/elf/i370.h	25;"	d
_ELF_I386_H	include/elf/i386.h	21;"	d
_ELF_I860_H	include/elf/i860.h	23;"	d
_ELF_I960_H	include/elf/i960.h	21;"	d
_ELF_IA64_H	include/elf/ia64.h	23;"	d
_ELF_INTERNAL_H	include/elf/internal.h	36;"	d
_ELF_IP2K_H	include/elf/ip2k.h	21;"	d
_ELF_IQ2000_H	include/elf/iq2000.h	21;"	d
_ELF_LM32_H	include/elf/lm32.h	22;"	d
_ELF_LOONG_H	include/elf/loongarch.h	2;"	d
_ELF_M32C_H	include/elf/m32c.h	21;"	d
_ELF_M32R_H	include/elf/m32r.h	21;"	d
_ELF_M68HC11_H	include/elf/m68hc11.h	21;"	d
_ELF_M68K_H	include/elf/m68k.h	21;"	d
_ELF_MEP_H	include/elf/mep.h	21;"	d
_ELF_METAG_H	include/elf/metag.h	22;"	d
_ELF_MICROBLAZE_H	include/elf/microblaze.h	25;"	d
_ELF_MIPS_H	include/elf/mips.h	29;"	d
_ELF_MN10200_H	include/elf/mn10200.h	24;"	d
_ELF_MN10300_H	include/elf/mn10300.h	24;"	d
_ELF_MORE_H	include/elf/mcore.h	23;"	d
_ELF_MOXIE_H	include/elf/moxie.h	21;"	d
_ELF_MSP430_H	include/elf/msp430.h	22;"	d
_ELF_MT_H	include/elf/mt.h	21;"	d
_ELF_NDS32_H	include/elf/nds32.h	23;"	d
_ELF_NFP_H	include/elf/nfp.h	22;"	d
_ELF_NIOS2_H	include/elf/nios2.h	28;"	d
_ELF_OR1K_H	include/elf/or1k.h	20;"	d
_ELF_PJ_H	include/elf/pj.h	21;"	d
_ELF_PPC64_H	include/elf/ppc64.h	22;"	d
_ELF_PPC_H	include/elf/ppc.h	30;"	d
_ELF_PRU_H	include/elf/pru.h	27;"	d
_ELF_RISCV_H	include/elf/riscv.h	27;"	d
_ELF_RL78_H	include/elf/rl78.h	21;"	d
_ELF_RX_H	include/elf/rx.h	21;"	d
_ELF_S12Z_H	include/elf/s12z.h	21;"	d
_ELF_SCORE_H	include/elf/score.h	26;"	d
_ELF_SH_H	include/elf/sh.h	21;"	d
_ELF_SPARC_H	include/elf/sparc.h	23;"	d
_ELF_SPU_H	include/elf/spu.h	22;"	d
_ELF_TIC6X_H	include/elf/tic6x.h	22;"	d
_ELF_TILEGX_H	include/elf/tilegx.h	22;"	d
_ELF_TILEPRO_H	include/elf/tilepro.h	22;"	d
_ELF_V850_H	include/elf/v850.h	26;"	d
_ELF_VAX_H	include/elf/vax.h	22;"	d
_ELF_VISIUM_H	include/elf/visium.h	22;"	d
_ELF_VXWORKS_H	include/elf/vxworks.h	24;"	d
_ELF_WASM32_H	include/elf/wasm32.h	19;"	d
_ELF_X86_64_H	include/elf/x86-64.h	22;"	d
_ELF_XC16X_H	include/elf/xc16x.h	22;"	d
_ELF_XGATE_H	include/elf/xgate.h	21;"	d
_ELF_XSTORMY16_H	include/elf/xstormy16.h	21;"	d
_ELF_XTENSA_H	include/elf/xtensa.h	25;"	d
_EMIT_ASM	gdb/gdbserver/linux-ppc-low.c	1468;"	d	file:
_EMUL_BUGAPI_C_	sim/ppc/emul_bugapi.c	22;"	d	file:
_EMUL_BUGAPI_H_	sim/ppc/emul_bugapi.h	22;"	d
_EMUL_CHIRP_C_	sim/ppc/emul_chirp.c	22;"	d	file:
_EMUL_CHIRP_H_	sim/ppc/emul_chirp.h	22;"	d
_EMUL_GENERIC_C_	sim/ppc/emul_generic.c	22;"	d	file:
_EMUL_GENERIC_H_	sim/ppc/emul_generic.h	22;"	d
_EMUL_NETBSD_C_	sim/ppc/emul_netbsd.c	22;"	d	file:
_EMUL_NETBSD_H_	sim/ppc/emul_netbsd.h	22;"	d
_EMUL_UNIX_C_	sim/ppc/emul_unix.c	22;"	d	file:
_EMUL_UNIX_H_	sim/ppc/emul_unix.h	22;"	d
_ENVIRON	sim/ppc/emul_bugapi.c	102;"	d	file:
_EQ	sim/testsuite/sim/bfin/cc-alu.S	/^#define _EQ     _AC0|_CC|_AC0_COPY|_AZ, _AC0|_CC|_AC0_COPY|_AZ, _AC0|    _AC0_COPY|_AZ$/;"	d
_ERASLN	sim/ppc/emul_bugapi.c	83;"	d	file:
_ERR	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^_ERR:$/;"	l
_ERROR_H	gdb/gnulib/import/error.h	20;"	d
_ETEXT	include/coff/external.h	265;"	d
_ETRACE	sim/common/sim-events.c	142;"	d	file:
_EVENTS_C_	sim/ppc/events.c	22;"	d	file:
_EVENTS_H_	sim/ppc/events.h	22;"	d
_EXCEPT	include/coff/xcoff.h	51;"	d
_EXTRACTEDn	sim/ppc/bits.h	179;"	d
_ElfW	gdb/testsuite/gdb.base/jit-main.c	41;"	d	file:
_ElfW_1	gdb/testsuite/gdb.base/jit-main.c	42;"	d	file:
_EnableOrDisableCommand	gdb/python/lib/gdb/command/type_printers.py	/^class _EnableOrDisableCommand(gdb.Command):$/;"	c
_EnumInstance	gdb/python/lib/gdb/printing.py	/^class _EnumInstance:$/;"	c
_ExtendedPrompt	gdb/python/lib/gdb/command/prompt.py	/^class _ExtendedPrompt(gdb.Parameter):$/;"	c
_FIBHEAP_H_	include/fibheap.h	41;"	d
_FILENAME_H	gdb/gnulib/import/filename.h	18;"	d
_FILE_OFFSET_BIT	zlib/contrib/minizip/ioapi.h	39;"	d
_FILE_OFFSET_BIT	zlib/contrib/minizip/miniunz.c	26;"	d	file:
_FILE_OFFSET_BIT	zlib/contrib/minizip/minizip.c	27;"	d	file:
_FILE_OFFSET_BITS	gdb/python/python-internal.h	81;"	d
_FILE_OFFSET_BITS	zlib/gzguts.h	11;"	d
_FILTER_FILENAME_H	sim/ppc/filter_filename.h	21;"	d
_FILTER_HOST_H	sim/igen/filter_host.h	23;"	d
_FINI	include/coff/ecoff.h	64;"	d
_FLOATPLUS_H	gdb/gnulib/import/float+.h	19;"	d
_FLOORa	sim/common/sim-bits.h	529;"	d
_FLOORa	sim/ppc/bits.h	240;"	d
_FNMATCH_H	gdb/gnulib/import/fnmatch.in.h	20;"	d
_FNMATCH_H	include/fnmatch.h	23;"	d
_FORMAT	sim/bfin/gui.c	219;"	d	file:
_FPUCW_H	gdb/gnulib/import/fpucw.h	19;"	d
_FT32_SIM_H_	sim/ft32/ft32-sim.h	22;"	d
_FUNCTION_DEF	readline/rltypedefs.h	32;"	d
_GETOPT_H	include/getopt.h	23;"	d
_GETTEXTP_H	intl/gettextP.h	21;"	d
_GETTEXT_H	intl/gmo.h	20;"	d
_GET_MEM	sim/bfin/bfin-sim.h	340;"	d
_GLOB_H	gdb/gnulib/import/glob-libc.h	19;"	d
_GL_ADD_OVERFLOW	gdb/gnulib/import/intprops.h	256;"	d
_GL_ADD_OVERFLOW	gdb/gnulib/import/intprops.h	263;"	d
_GL_ALLOCA_H	gdb/gnulib/import/alloca.in.h	24;"	d
_GL_ARG_NONNULL	gdb/gnulib/import/canonicalize-lgpl.c	21;"	d	file:
_GL_ARG_NONNULL	gdb/gnulib/import/error.c	44;"	d	file:
_GL_ARG_NONNULL	gdb/gnulib/import/extra/snippet/arg-nonnull.h	22;"	d
_GL_ARG_NONNULL	gdb/gnulib/import/extra/snippet/arg-nonnull.h	24;"	d
_GL_ARG_NONNULL	gdb/gnulib/import/glob.c	21;"	d	file:
_GL_ARG_NONNULL	gdb/gnulib/import/setenv.c	20;"	d	file:
_GL_ARG_NONNULL	gdb/gnulib/import/unsetenv.c	19;"	d	file:
_GL_ASSURE_H	gdb/gnulib/import/assure.h	21;"	d
_GL_ATTRIBUTE_FORMAT	gdb/gnulib/import/error.h	29;"	d
_GL_ATTRIBUTE_FORMAT	gdb/gnulib/import/error.h	31;"	d
_GL_ATTRIBUTE_FORMAT_PRINTF	gdb/gnulib/import/error.c	43;"	d	file:
_GL_ATTRIBUTE_PURE	gdb/gnulib/import/dirent.in.h	61;"	d
_GL_ATTRIBUTE_PURE	gdb/gnulib/import/dirent.in.h	63;"	d
_GL_ATTRIBUTE_SPEC_PRINTF	gdb/gnulib/import/error.h	38;"	d
_GL_ATTRIBUTE_SPEC_PRINTF	gdb/gnulib/import/error.h	40;"	d
_GL_BEGIN_NAMESPACE	gdb/gnulib/import/extra/snippet/c++defs.h	22;"	d
_GL_BEGIN_NAMESPACE	gdb/gnulib/import/extra/snippet/c++defs.h	25;"	d
_GL_BINARY_OP_OVERFLOW	gdb/gnulib/import/intprops.h	361;"	d
_GL_COB128	gdb/gnulib/import/limits.in.h	38;"	d
_GL_COB16	gdb/gnulib/import/limits.in.h	41;"	d
_GL_COB32	gdb/gnulib/import/limits.in.h	40;"	d
_GL_COB4	gdb/gnulib/import/limits.in.h	43;"	d
_GL_COB64	gdb/gnulib/import/limits.in.h	39;"	d
_GL_COB8	gdb/gnulib/import/limits.in.h	42;"	d
_GL_CONCAT	gdb/gnulib/import/verify.h	154;"	d
_GL_CONCAT0	gdb/gnulib/import/verify.h	155;"	d
_GL_COUNTER	gdb/gnulib/import/verify.h	162;"	d
_GL_COUNTER	gdb/gnulib/import/verify.h	164;"	d
_GL_CXXALIASWARN	gdb/gnulib/import/extra/snippet/c++defs.h	255;"	d
_GL_CXXALIASWARN	gdb/gnulib/import/extra/snippet/c++defs.h	274;"	d
_GL_CXXALIASWARN1	gdb/gnulib/import/extra/snippet/c++defs.h	282;"	d
_GL_CXXALIASWARN1	gdb/gnulib/import/extra/snippet/c++defs.h	302;"	d
_GL_CXXALIASWARN1_1	gdb/gnulib/import/extra/snippet/c++defs.h	285;"	d
_GL_CXXALIASWARN1_2	gdb/gnulib/import/extra/snippet/c++defs.h	290;"	d
_GL_CXXALIASWARN1_2	gdb/gnulib/import/extra/snippet/c++defs.h	295;"	d
_GL_CXXALIASWARN1_2	gdb/gnulib/import/extra/snippet/c++defs.h	298;"	d
_GL_CXXALIASWARN_1	gdb/gnulib/import/extra/snippet/c++defs.h	257;"	d
_GL_CXXALIASWARN_2	gdb/gnulib/import/extra/snippet/c++defs.h	262;"	d
_GL_CXXALIASWARN_2	gdb/gnulib/import/extra/snippet/c++defs.h	267;"	d
_GL_CXXALIASWARN_2	gdb/gnulib/import/extra/snippet/c++defs.h	270;"	d
_GL_CXXALIAS_RPL	gdb/gnulib/import/extra/snippet/c++defs.h	127;"	d
_GL_CXXALIAS_RPL_1	gdb/gnulib/import/extra/snippet/c++defs.h	130;"	d
_GL_CXXALIAS_RPL_1	gdb/gnulib/import/extra/snippet/c++defs.h	142;"	d
_GL_CXXALIAS_RPL_CAST_1	gdb/gnulib/import/extra/snippet/c++defs.h	152;"	d
_GL_CXXALIAS_RPL_CAST_1	gdb/gnulib/import/extra/snippet/c++defs.h	165;"	d
_GL_CXXALIAS_SYS	gdb/gnulib/import/extra/snippet/c++defs.h	180;"	d
_GL_CXXALIAS_SYS	gdb/gnulib/import/extra/snippet/c++defs.h	192;"	d
_GL_CXXALIAS_SYS_CAST	gdb/gnulib/import/extra/snippet/c++defs.h	202;"	d
_GL_CXXALIAS_SYS_CAST	gdb/gnulib/import/extra/snippet/c++defs.h	215;"	d
_GL_CXXALIAS_SYS_CAST2	gdb/gnulib/import/extra/snippet/c++defs.h	231;"	d
_GL_CXXALIAS_SYS_CAST2	gdb/gnulib/import/extra/snippet/c++defs.h	246;"	d
_GL_CXXDEFS_H	gdb/gnulib/import/extra/snippet/c++defs.h	18;"	d
_GL_DIVIDE_OVERFLOW	gdb/gnulib/import/intprops.h	277;"	d
_GL_END_NAMESPACE	gdb/gnulib/import/extra/snippet/c++defs.h	23;"	d
_GL_END_NAMESPACE	gdb/gnulib/import/extra/snippet/c++defs.h	26;"	d
_GL_EXTERN_C	gdb/gnulib/import/extra/snippet/c++defs.h	91;"	d
_GL_EXTERN_C	gdb/gnulib/import/extra/snippet/c++defs.h	93;"	d
_GL_FUNCDECL_RPL	gdb/gnulib/import/extra/snippet/c++defs.h	103;"	d
_GL_FUNCDECL_RPL_1	gdb/gnulib/import/extra/snippet/c++defs.h	105;"	d
_GL_FUNCDECL_SYS	gdb/gnulib/import/extra/snippet/c++defs.h	115;"	d
_GL_GENSYM	gdb/gnulib/import/verify.h	169;"	d
_GL_GETPROGNAME_H	gdb/gnulib/import/getprogname.h	18;"	d
_GL_GLOB_H	gdb/gnulib/import/glob.in.h	21;"	d
_GL_HAS_BUILTIN_OVERFLOW	gdb/gnulib/import/intprops.h	244;"	d
_GL_HAS_BUILTIN_OVERFLOW_P	gdb/gnulib/import/intprops.h	248;"	d
_GL_HAVE_STATIC_ASSERT	gdb/gnulib/import/verify.h	42;"	d
_GL_HAVE__STATIC_ASSERT	gdb/gnulib/import/verify.h	37;"	d
_GL_HAVE___TYPEOF__	gdb/gnulib/import/intprops.h	111;"	d
_GL_HAVE___TYPEOF__	gdb/gnulib/import/intprops.h	113;"	d
_GL_HEADER_OPENAT	gdb/gnulib/import/openat.h	20;"	d
_GL_HEADER_OPENAT_PRIV	gdb/gnulib/import/openat-priv.h	21;"	d
_GL_INCLUDING_SYS_TYPES_H	gdb/gnulib/import/sys_types.in.h	26;"	d
_GL_INCLUDING_SYS_TYPES_H	gdb/gnulib/import/sys_types.in.h	28;"	d
_GL_INTEGER_WIDTH	gdb/gnulib/import/limits.in.h	37;"	d
_GL_INTPROPS_H	gdb/gnulib/import/intprops.h	21;"	d
_GL_INT_CONVERT	gdb/gnulib/import/intprops.h	31;"	d
_GL_INT_MAXIMUM	gdb/gnulib/import/intprops.h	71;"	d
_GL_INT_MINIMUM	gdb/gnulib/import/intprops.h	67;"	d
_GL_INT_NEGATE_CONVERT	gdb/gnulib/import/intprops.h	35;"	d
_GL_INT_OP_CALC	gdb/gnulib/import/intprops.h	443;"	d
_GL_INT_OP_CALC1	gdb/gnulib/import/intprops.h	447;"	d
_GL_INT_OP_WRAPV	gdb/gnulib/import/intprops.h	392;"	d
_GL_INT_OP_WRAPV	gdb/gnulib/import/intprops.h	394;"	d
_GL_INT_OP_WRAPV	gdb/gnulib/import/intprops.h	413;"	d
_GL_INT_OP_WRAPV_LONGISH	gdb/gnulib/import/intprops.h	425;"	d
_GL_INT_OP_WRAPV_LONGISH	gdb/gnulib/import/intprops.h	432;"	d
_GL_INT_OP_WRAPV_VIA_UNSIGNED	gdb/gnulib/import/intprops.h	459;"	d
_GL_JUST_INCLUDE_SYSTEM_INTTYPES_H	gdb/gnulib/import/stdint.in.h	34;"	d
_GL_MATH_CXX_REAL_FLOATING_DECL_1	gdb/gnulib/import/math.in.h	49;"	d
_GL_MATH_CXX_REAL_FLOATING_DECL_2	gdb/gnulib/import/math.in.h	65;"	d
_GL_MATH_INLINE	gdb/gnulib/import/math.c	2;"	d	file:
_GL_MATH_INLINE	gdb/gnulib/import/math.in.h	36;"	d
_GL_MULTIPLY_OVERFLOW	gdb/gnulib/import/intprops.h	260;"	d
_GL_MULTIPLY_OVERFLOW	gdb/gnulib/import/intprops.h	273;"	d
_GL_NUM_UINT_WORDS	gdb/gnulib/import/math.in.h	2230;"	d
_GL_REMAINDER_OVERFLOW	gdb/gnulib/import/intprops.h	281;"	d
_GL_SIGNED_INT_MAXIMUM	gdb/gnulib/import/intprops.h	75;"	d
_GL_SIGNED_TYPE_OR_EXPR	gdb/gnulib/import/intprops.h	120;"	d
_GL_SIGNED_TYPE_OR_EXPR	gdb/gnulib/import/intprops.h	122;"	d
_GL_STDBOOL_H	gdb/gnulib/import/stdbool.in.h	18;"	d
_GL_STDDEF_WINT_T	gdb/gnulib/import/stddef.in.h	42;"	d
_GL_STREQ_H	gdb/gnulib/import/streq.h	20;"	d
_GL_STRERROR_OVERRIDE_H	gdb/gnulib/import/strerror-override.h	19;"	d
_GL_SUBTRACT_OVERFLOW	gdb/gnulib/import/intprops.h	258;"	d
_GL_SUBTRACT_OVERFLOW	gdb/gnulib/import/intprops.h	268;"	d
_GL_UNISTD_INLINE	gdb/gnulib/import/unistd.c	2;"	d	file:
_GL_UNSIGNED_NEG_MULTIPLE	gdb/gnulib/import/intprops.h	290;"	d
_GL_USE_STDLIB_ALLOC	gdb/gnulib/import/canonicalize-lgpl.c	23;"	d	file:
_GL_USE_STDLIB_ALLOC	gdb/gnulib/import/malloc.c	20;"	d	file:
_GL_USE_STDLIB_ALLOC	gdb/gnulib/import/malloca.c	18;"	d	file:
_GL_USE_STDLIB_ALLOC	gdb/gnulib/import/realloc.c	21;"	d	file:
_GL_USE_STDLIB_ALLOC	gdb/gnulib/import/setenv.c	22;"	d	file:
_GL_VERIFY	gdb/gnulib/import/verify.h	207;"	d
_GL_VERIFY	gdb/gnulib/import/verify.h	209;"	d
_GL_VERIFY_H	gdb/gnulib/import/verify.h	21;"	d
_GL_VERIFY_TRUE	gdb/gnulib/import/verify.h	175;"	d
_GL_VERIFY_TYPE	gdb/gnulib/import/verify.h	186;"	d
_GL_VERIFY_TYPE	gdb/gnulib/import/verify.h	189;"	d
_GL_VERIFY_TYPE	gdb/gnulib/import/verify.h	195;"	d
_GL_WARN_EXTERN_C	gdb/gnulib/import/extra/snippet/warn-on-use.h	105;"	d
_GL_WARN_EXTERN_C	gdb/gnulib/import/extra/snippet/warn-on-use.h	107;"	d
_GL_WARN_ON_USE	gdb/gnulib/import/extra/snippet/warn-on-use.h	68;"	d
_GL_WARN_ON_USE	gdb/gnulib/import/extra/snippet/warn-on-use.h	72;"	d
_GL_WARN_ON_USE	gdb/gnulib/import/extra/snippet/warn-on-use.h	75;"	d
_GL_WARN_ON_USE_CXX	gdb/gnulib/import/extra/snippet/warn-on-use.h	88;"	d
_GL_WARN_ON_USE_CXX	gdb/gnulib/import/extra/snippet/warn-on-use.h	93;"	d
_GL_WARN_ON_USE_CXX	gdb/gnulib/import/extra/snippet/warn-on-use.h	96;"	d
_GL_WARN_REAL_FLOATING_DECL	gdb/gnulib/import/math.in.h	89;"	d
_GL_WARN_REAL_FLOATING_IMPL	gdb/gnulib/import/math.in.h	111;"	d
_GL_WCTYPE_INLINE	gdb/gnulib/import/wctype-h.c	3;"	d	file:
_GL_WINDOWS_64_BIT_OFF_T	gdb/gnulib/import/sys_types.in.h	42;"	d
_GL__GENERIC_BOGUS	gdb/gnulib/import/intprops.h	382;"	d
_GL__GENERIC_BOGUS	gdb/gnulib/import/intprops.h	384;"	d
_GNU_SOURCE	gdb/contrib/expect-read1.c	19;"	d	file:
_GNU_SOURCE	gdb/gnulib/import/fnmatch.c	22;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.base/bigcore.c	19;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.base/coredump-filter.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.base/step-over-clone.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/fstatat-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/getresuid-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/pipe-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/readv-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.reverse/time-reverse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/clone-attach-detach.c	19;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/clone-new-thread-event.c	21;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/clone-thread_db.c	21;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/create-fail.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/current-lwp-dead.c	27;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/ia64-sigill.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/names.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/siginfo-threads.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/slow-waitpid.c	55;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/tid-reuse.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/gdb.threads/watchpoint-fork.h	21;"	d
_GNU_SOURCE	gdb/testsuite/gdb.threads/watchthreads-reorder.c	18;"	d	file:
_GNU_SOURCE	gdb/testsuite/lib/read1.c	19;"	d	file:
_GNU_SOURCE	intl/dcigettext.c	23;"	d	file:
_GNU_SOURCE	intl/l10nflist.c	23;"	d	file:
_GNU_SOURCE	intl/loadmsgcat.c	23;"	d	file:
_GNU_SOURCE	intl/localealias.c	23;"	d	file:
_GNU_SOURCE	intl/relocatable.c	25;"	d	file:
_GNU_SOURCE	libiberty/floatformat.c	22;"	d	file:
_GNU_SOURCE	libiberty/fnmatch.c	34;"	d	file:
_GNU_SOURCE	libiberty/regex.c	33;"	d	file:
_GNU_SOURCE	libiberty/regex.c	34;"	d	file:
_GNU_SOURCE	sim/testsuite/sim/cris/c/mmap1.c	5;"	d	file:
_GNU_SOURCE	sim/testsuite/sim/cris/c/mmap2.c	5;"	d	file:
_GNU_SOURCE	sim/testsuite/sim/cris/c/mmap3.c	5;"	d	file:
_GNU_SOURCE	sim/testsuite/sim/cris/c/mmap5.c	5;"	d	file:
_GOT	include/coff/ecoff.h	67;"	d
_GP_IMM14	include/opcode/score-inst.h	/^  _GP_IMM14 = 31,$/;"	e	enum:score_data_type
_GP_IMM15	include/opcode/score-inst.h	/^  _GP_IMM15 = 30,$/;"	e	enum:score_data_type
_GdbFile	gdb/python/lib/gdb/__init__.py	/^class _GdbFile (object):$/;"	c
_H	bfd/coff-stgo32.c	109;"	d	file:
_HASH	include/coff/ecoff.h	68;"	d
_HISTLIB_H_	readline/histlib.h	23;"	d
_HISTORY_H_	readline/history.h	23;"	d
_HW_COM_C_	sim/ppc/hw_com.c	22;"	d	file:
_HW_CORE_C_	sim/ppc/hw_core.c	22;"	d	file:
_HW_CPU_C_	sim/ppc/hw_cpu.c	22;"	d	file:
_HW_CPU_H_	sim/ppc/hw_cpu.h	22;"	d
_HW_DISK_C_	sim/ppc/hw_disk.c	22;"	d	file:
_HW_EEPROM_C_	sim/ppc/hw_eeprom.c	22;"	d	file:
_HW_GLUE_C_	sim/ppc/hw_glue.c	22;"	d	file:
_HW_HTAB_C_	sim/ppc/hw_htab.c	22;"	d	file:
_HW_IDE_C_	sim/ppc/hw_ide.c	22;"	d	file:
_HW_INIT_C_	sim/ppc/hw_init.c	22;"	d	file:
_HW_IOBUS_C_	sim/ppc/hw_iobus.c	22;"	d	file:
_HW_LAST	opcodes/nds32-asm.h	/^  _HW_LAST,$/;"	e	enum:__anon31
_HW_MEMORY_C_	sim/ppc/hw_memory.c	22;"	d	file:
_HW_NVRAM_C_	sim/ppc/hw_nvram.c	22;"	d	file:
_HW_OPIC_C_	sim/ppc/hw_opic.c	22;"	d	file:
_HW_PAL_C_	sim/ppc/hw_pal.c	22;"	d	file:
_HW_PHB_C_	sim/ppc/hw_phb.c	22;"	d	file:
_HW_PHB_H_	sim/ppc/hw_phb.h	22;"	d
_HW_REGISTER_C_	sim/ppc/hw_register.c	22;"	d	file:
_HW_SEM_C_	sim/ppc/hw_sem.c	22;"	d	file:
_HW_SHM_C_	sim/ppc/hw_shm.c	22;"	d	file:
_HW_TRACE_C_	sim/ppc/hw_trace.c	22;"	d	file:
_HW_VM_C_	sim/ppc/hw_vm.c	22;"	d	file:
_IMAGE_DATA_DIRECTORY	include/coff/internal.h	/^typedef struct _IMAGE_DATA_DIRECTORY$/;"	s
_IMM10_RSHIFT_2	include/opcode/score-inst.h	/^  _IMM10_RSHIFT_2,$/;"	e	enum:score_data_type
_IMM11	include/opcode/score-inst.h	/^  _IMM11 = 49,$/;"	e	enum:score_data_type
_IMM14	include/opcode/score-inst.h	/^  _IMM14,$/;"	e	enum:score_data_type
_IMM15	include/opcode/score-inst.h	/^  _IMM15,$/;"	e	enum:score_data_type
_IMM16	include/opcode/score-inst.h	/^  _IMM16,$/;"	e	enum:score_data_type
_IMM16_LO16_pic	include/opcode/score-inst.h	/^  _IMM16_LO16_pic = 43,$/;"	e	enum:score_data_type
_IMM16_NEG	include/opcode/score-inst.h	/^  _IMM16_NEG,$/;"	e	enum:score_data_type
_IMM16_pic	include/opcode/score-inst.h	/^  _IMM16_pic = 44,$/;"	e	enum:score_data_type
_IMM20	include/opcode/score-inst.h	/^  _IMM20,$/;"	e	enum:score_data_type
_IMM25	include/opcode/score-inst.h	/^  _IMM25,$/;"	e	enum:score_data_type
_IMM32	include/opcode/score-inst.h	/^  _IMM32 = 47,$/;"	e	enum:score_data_type
_IMM4	include/opcode/score-inst.h	/^  _IMM4 = 0,$/;"	e	enum:score_data_type
_IMM5	include/opcode/score-inst.h	/^  _IMM5,$/;"	e	enum:score_data_type
_IMM5_MULTI_LOAD	include/opcode/score-inst.h	/^  _IMM5_MULTI_LOAD = 50,$/;"	e	enum:score_data_type
_IMM5_RANGE_8_31	include/opcode/score-inst.h	/^  _IMM5_RANGE_8_31,$/;"	e	enum:score_data_type
_IMM5_RSHIFT_1	include/opcode/score-inst.h	/^  _IMM5_RSHIFT_1,$/;"	e	enum:score_data_type
_IMM5_RSHIFT_2	include/opcode/score-inst.h	/^  _IMM5_RSHIFT_2,$/;"	e	enum:score_data_type
_IMM8	include/opcode/score-inst.h	/^  _IMM8,$/;"	e	enum:score_data_type
_INCHR	sim/ppc/emul_bugapi.c	59;"	d	file:
_INIT	include/coff/ecoff.h	63;"	d
_INLINE_C_	sim/ppc/inline.c	22;"	d	file:
_INLINE_H_	sim/ppc/inline.h	22;"	d
_INLN	sim/ppc/emul_bugapi.c	61;"	d	file:
_INSERTEDn	sim/ppc/bits.h	217;"	d
_INSTAT	sim/ppc/emul_bugapi.c	60;"	d	file:
_INTERNAL_XCOFF_H	include/coff/xcoff.h	24;"	d
_INTERRUPTS_C_	sim/ppc/interrupts.c	22;"	d	file:
_INTERRUPTS_H_	sim/ppc/interrupts.h	22;"	d
_INTL_ASM	intl/libgnuintl.h	108;"	d
_INTL_ASM	intl/libgnuintl.h	112;"	d
_INTL_ASMNAME	intl/libgnuintl.h	109;"	d
_INTL_MAY_RETURN_STRING_ARG	intl/libgnuintl.h	119;"	d
_INTL_MAY_RETURN_STRING_ARG	intl/libgnuintl.h	121;"	d
_INTL_PARAMS	intl/libgnuintl.h	54;"	d
_INTL_PARAMS	intl/libgnuintl.h	56;"	d
_INTL_REDIRECT_ASM	intl/libgnuintl.h	97;"	d
_INTL_REDIRECT_INLINE	intl/libgnuintl.h	100;"	d
_INTL_REDIRECT_MACROS	intl/gettextP.h	213;"	d
_INTL_REDIRECT_MACROS	intl/libgnuintl.h	102;"	d
_INTL_STRINGIFY	intl/libgnuintl.h	110;"	d
_IOCONFIG	sim/ppc/emul_bugapi.c	107;"	d	file:
_IODELETE	sim/ppc/emul_bugapi.c	108;"	d	file:
_IOINFORM	sim/ppc/emul_bugapi.c	106;"	d	file:
_IOINQ	sim/ppc/emul_bugapi.c	105;"	d	file:
_IO_PTEM_H	readline/rlwinsize.h	47;"	d
_IS_DRIVE_LETTER	gdb/gnulib/import/dosname.h	28;"	d
_KEYMAPS_H_	readline/keymaps.h	23;"	d
_KMEMUSER	gdb/bsd-kvm.c	20;"	d	file:
_LANGINFO_H	gdb/config/djgpp/langinfo.h	21;"	d
_LARGEFILE64_SOURCE	zlib/contrib/minizip/ioapi.h	36;"	d
_LARGEFILE64_SOURCE	zlib/contrib/minizip/miniunz.c	23;"	d	file:
_LARGEFILE64_SOURCE	zlib/contrib/minizip/minizip.c	24;"	d	file:
_LARGEFILE64_SOURCE	zlib/zconf.h	467;"	d
_LARGEFILE_SOURCE	zlib/gzguts.h	8;"	d
_LIB	include/coff/ecoff.h	62;"	d
_LIB	include/coff/external.h	101;"	d
_LIBBFD_H	bfd/libbfd-in.h	26;"	d
_LIBBFD_H	bfd/libbfd.h	31;"	d
_LIBCOFF_H	bfd/libcoff-in.h	23;"	d
_LIBCOFF_H	bfd/libcoff.h	27;"	d
_LIBELF_H_	bfd/elf-bfd.h	23;"	d
_LIBGETTEXT_H	gdb/gnulib/import/gettext.h	19;"	d
_LIBGETTEXT_HAVE_VARIABLE_SIZE_ARRAYS	gdb/gnulib/import/gettext.h	188;"	d
_LIBGETTEXT_HAVE_VARIABLE_SIZE_ARRAYS	gdb/gnulib/import/gettext.h	190;"	d
_LIBHPPA_H	bfd/libhppa.h	25;"	d
_LIBINTL_H	intl/libgnuintl.h	20;"	d
_LIBLIST	include/coff/ecoff.h	74;"	d
_LINUX_RECORD_H_	gdb/linux-record.h	21;"	d
_LIT	include/coff/arm.h	102;"	d
_LIT4	include/coff/ecoff.h	60;"	d
_LIT8	include/coff/ecoff.h	61;"	d
_LITA	include/coff/ecoff.h	59;"	d
_LOADER	include/coff/xcoff.h	50;"	d
_LOADINFO_H	intl/loadinfo.h	21;"	d
_LOCALCHARSET_H	gdb/gnulib/import/localcharset.h	19;"	d
_LOCALCHARSET_H	intl/localcharset.h	21;"	d
_LONG_LONG	bfd/rs6000-core.c	39;"	d	file:
_LONG_LONG_FORMAT_PREFIX	gdb/gnulib/import/inttypes.in.h	74;"	d
_LOONGARCH_H_	include/opcode/loongarch.h	2;"	d
_LOR_INSN	opcodes/aarch64-tbl.h	2202;"	d
_LSB	sim/common/sim-bits.h	204;"	d
_LSB	sim/common/sim-bits.h	206;"	d
_LSB_16	sim/common/sim-bits.h	185;"	d
_LSB_16	sim/common/sim-bits.h	192;"	d
_LSB_32	sim/common/sim-bits.h	182;"	d
_LSB_32	sim/common/sim-bits.h	189;"	d
_LSB_POS	sim/common/sim-bits.h	155;"	d
_LSB_POS	sim/common/sim-bits.h	157;"	d
_LSB_POS	sim/ppc/bits.h	85;"	d
_LSB_POS	sim/ppc/bits.h	87;"	d
_LSB_SHIFT	sim/common/sim-bits.h	133;"	d
_LSB_SHIFT	sim/common/sim-bits.h	135;"	d
_LSE_INSN	opcodes/aarch64-tbl.h	2200;"	d
_LSMASKn	sim/common/sim-bits.h	338;"	d
_LSMASKn	sim/ppc/bits.h	120;"	d
_M	opcodes/m68hc11-opc.c	71;"	d	file:
_M	sim/m68hc11/gencode.c	71;"	d	file:
_M6811_SIM_INTERRUPTS_H	sim/m68hc11/interrupts.h	21;"	d
_MACH_NONE	sim/common/sim-model.h	/^enum mach_attr { _MACH_NONE };$/;"	e	enum:mach_attr
_MACH_O_ARM64_H	include/mach-o/arm64.h	22;"	d
_MACH_O_ARM_H	include/mach-o/arm.h	22;"	d
_MACH_O_CODESIGN_H	include/mach-o/codesign.h	22;"	d
_MACH_O_EXTERNAL_H	include/mach-o/external.h	22;"	d
_MACH_O_LOADER_H	include/mach-o/loader.h	22;"	d
_MACH_O_RELOC_H	include/mach-o/reloc.h	22;"	d
_MACH_O_UNWIND_H	include/mach-o/unwind.h	22;"	d
_MACH_O_X86_64_H	include/mach-o/x86-64.h	22;"	d
_MAGIC	intl/gmo.h	27;"	d
_MAGIC_SWAPPED	intl/gmo.h	28;"	d
_MAKE_SHIFT	sim/ppc/bits.h	81;"	d
_MAKE_WIDTH	sim/common/sim-bits.h	122;"	d
_MAKE_WIDTH	sim/common/sim-bits.h	124;"	d
_MALLOCA_H	gdb/gnulib/import/malloca.h	19;"	d
_MASKn	sim/common/sim-bits.h	277;"	d
_MASKn	sim/ppc/bits.h	110;"	d
_MD5_H	include/md5.h	22;"	d
_MEMORY_H	sim/aarch64/memory.h	23;"	d
_MIPS_H_	include/opcode/mips.h	24;"	d
_MODULE_H	include/os9k.h	22;"	d
_MON_C_	sim/ppc/mon.c	22;"	d	file:
_MON_H_	sim/ppc/mon.h	22;"	d
_MPF386	include/os9k.h	24;"	d
_MSB	sim/common/sim-bits.h	198;"	d
_MSB	sim/common/sim-bits.h	200;"	d
_MSB_16	sim/common/sim-bits.h	169;"	d
_MSB_16	sim/common/sim-bits.h	176;"	d
_MSB_32	sim/common/sim-bits.h	166;"	d
_MSB_32	sim/common/sim-bits.h	173;"	d
_MSB_POS	sim/common/sim-bits.h	149;"	d
_MSB_POS	sim/common/sim-bits.h	151;"	d
_MSB_SHIFT	sim/common/sim-bits.h	139;"	d
_MSB_SHIFT	sim/common/sim-bits.h	141;"	d
_MSDOS_H	include/coff/msdos.h	21;"	d
_MSMASKn	sim/common/sim-bits.h	352;"	d
_MSP430_MAIN_SIM_H_	sim/msp430/sim-main.h	22;"	d
_MSP430_SIM_H_	sim/msp430/msp430-sim.h	22;"	d
_MSVC_INVAL_H	gdb/gnulib/import/msvc-inval.h	18;"	d
_MSVC_NOTHROW_H	gdb/gnulib/import/msvc-nothrow.h	19;"	d
_MULU32	sim/ppc/emul_bugapi.c	98;"	d	file:
_MemEq	gdb/python/lib/gdb/function/strfns.py	/^class _MemEq(gdb.Function):$/;"	c
_NEG_GT	sim/testsuite/sim/bfin/cc-alu.S	/^#define _NEG_GT _AC0|    _AC0_COPY|_AN, _AC0|_CC|_AC0_COPY|_AN, _AC0|_CC|_AC0_COPY|_AN$/;"	d
_NEG_LT	sim/testsuite/sim/bfin/cc-alu.S	/^#define _NEG_LT 0, 0, 0$/;"	d
_NETCFIG	sim/ppc/emul_bugapi.c	72;"	d	file:
_NETCTRL	sim/ppc/emul_bugapi.c	75;"	d	file:
_NETFRD	sim/ppc/emul_bugapi.c	74;"	d	file:
_NETOPN	sim/ppc/emul_bugapi.c	73;"	d	file:
_NETRD	sim/ppc/emul_bugapi.c	70;"	d	file:
_NETWR	sim/ppc/emul_bugapi.c	71;"	d	file:
_NFP_ERR_CONT	opcodes/nfp-dis.c	39;"	d	file:
_NFP_ERR_STOP	opcodes/nfp-dis.c	38;"	d	file:
_NFP_H_	include/opcode/nfp.h	23;"	d
_NFP_ME27_28_CSR_CTX_ENABLES	opcodes/nfp-dis.c	46;"	d	file:
_NFP_ME27_28_CSR_MISC_CONTROL	opcodes/nfp-dis.c	47;"	d	file:
_NIOS2R1_H_	include/opcode/nios2r1.h	23;"	d
_NIOS2R2_H_	include/opcode/nios2r2.h	23;"	d
_NIOS2_H_	include/opcode/nios2.h	24;"	d
_NL_NUM	gdb/config/djgpp/langinfo.h	/^  _NL_NUM$/;"	e	enum:__anon1772
_NL_TYPES_H	gdb/config/djgpp/nl_types.h	21;"	d
_NO_PROTO	libiberty/getopt.c	29;"	d	file:
_NTO_TDEP_H	gdb/nto-tdep.h	23;"	d
_N_BADMACH	include/aout/hp.h	71;"	d
_N_HDROFF	include/aout/encap.h	119;"	d
_N_HDROFF	include/aout/encap.h	123;"	d
_N_HDROFF	include/aout/hp.h	78;"	d
_N_HDROFF	include/aout/hp.h	79;"	d
_NaN	gdb/gnulib/import/math.in.h	/^_NaN ()$/;"	f
_Noreturn	gdb/gnulib/import/extra/snippet/_Noreturn.h	4;"	d
_Noreturn	gdb/gnulib/import/extra/snippet/_Noreturn.h	6;"	d
_Noreturn	gdb/gnulib/import/extra/snippet/_Noreturn.h	8;"	d
_Noreturn	libiberty/obstack.c	340;"	d	file:
_Noreturn	libiberty/obstack.c	342;"	d	file:
_Noreturn	libiberty/obstack.c	344;"	d	file:
_OBSTACK_CAST	include/obstack.h	119;"	d
_OBSTACK_CAST	include/obstack.h	124;"	d
_OBSTACK_ELIDE_CODE	libiberty/obstack.c	46;"	d	file:
_OBSTACK_H	include/obstack.h	105;"	d
_OBSTACK_INTERFACE_VERSION	include/obstack.h	108;"	d
_OBSTACK_SIZE_T	include/obstack.h	117;"	d
_OBSTACK_SIZE_T	include/obstack.h	122;"	d
_OK	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^_OK:$/;"	l
_OPCODE_M68HC11_H	include/opcode/m68hc11.h	23;"	d
_OPCODE_XGATE_H	include/opcode/xgate.h	23;"	d
_OPEN_SYS	gdb/gnulib/import/getprogname.c	33;"	d	file:
_OPTIONS_C_	sim/ppc/options.c	21;"	d	file:
_OPTIONS_H_	sim/ppc/options.h	21;"	d
_OS_EMUL_C_	sim/ppc/os_emul.c	22;"	d	file:
_OS_EMUL_H_	sim/ppc/os_emul.h	22;"	d
_OUTCHR	sim/ppc/emul_bugapi.c	76;"	d	file:
_OUTLN	sim/ppc/emul_bugapi.c	78;"	d	file:
_OUTSTR	sim/ppc/emul_bugapi.c	77;"	d	file:
_PAD	include/coff/xcoff.h	49;"	d
_PARSE_C_	sim/ppc/tree.c	22;"	d	file:
_PARTITION_H	include/partition.h	37;"	d
_PATHMAX_H	gdb/gnulib/import/pathmax.h	19;"	d
_PA_RISC1_0_ID	bfd/som.c	59;"	d	file:
_PA_RISC1_1_ID	bfd/som.c	63;"	d	file:
_PA_RISC2_0_ID	bfd/som.c	67;"	d	file:
_PA_RISC_ID	bfd/som.c	75;"	d	file:
_PA_RISC_ID	bfd/som.h	51;"	d
_PA_RISC_ID	bfd/som.h	52;"	d
_PA_RISC_MAXID	bfd/som.c	71;"	d	file:
_PCRLF	sim/ppc/emul_bugapi.c	82;"	d	file:
_PDATA	include/coff/ecoff.h	65;"	d
_PE_H	include/coff/pe.h	21;"	d
_PK_DISKLABEL_C_	sim/ppc/pk_disklabel.c	22;"	d	file:
_PLUGIN_H_	bfd/plugin.h	22;"	d
_PLURAL_EXP_H	intl/plural-exp.h	21;"	d
_POSIXDIR_H_	readline/posixdir.h	24;"	d
_POSIXJMP_H_	readline/posixjmp.h	22;"	d
_POSIXSELECT_H_	readline/posixselect.h	22;"	d
_POSIXSTAT_H_	readline/posixstat.h	25;"	d
_POSIX_C_SOURCE	gdb/python/python-internal.h	75;"	d
_POSIX_PATH_MAX	gdb/gnulib/import/pathmax.h	47;"	d
_POSIX_PATH_MAX	intl/dcigettext.c	173;"	d	file:
_POSIX_SOURCE	zlib/gzguts.h	30;"	d
_POSIX_SPAWN_DISABLE_ASLR	gdb/darwin-nat.c	1792;"	d	file:
_POSIX_VDISABLE	readline/rltty.h	51;"	d
_POSIX_VDISABLE	readline/rltty.h	54;"	d
_POSIX_VDISABLE	readline/rltty.h	56;"	d
_POS_GT	sim/testsuite/sim/bfin/cc-alu.S	/^#define _POS_GT                    _AN,      _CC|          _AN,      _CC|          _AN$/;"	d
_POS_LE	sim/common/sim-bits.h	283;"	d
_POS_LE	sim/common/sim-bits.h	285;"	d
_POS_LT	sim/testsuite/sim/bfin/cc-alu.S	/^#define _POS_LT _AC0|    _AC0_COPY    , _AC0|    _AC0_COPY    , _AC0|    _AC0_COPY$/;"	d
_PRI64_PREFIX	gdb/gnulib/import/inttypes.in.h	189;"	d
_PRIu64_PREFIX	gdb/gnulib/import/inttypes.in.h	206;"	d
_PROGRESS_H	include/progress.h	24;"	d
_PRU_H_	include/opcode/pru.h	23;"	d
_PSIM_CONFIG_H_	sim/ppc/std-config.h	22;"	d
_PSIM_C_	sim/ppc/psim.c	22;"	d	file:
_PSIM_H_	sim/ppc/psim.h	22;"	d
_PTRDIFF_T_DEFINED	zlib/zutil.h	175;"	d
_P_DETACH	libiberty/pex-win32.c	54;"	d	file:
_P_NOWAIT	libiberty/pex-win32.c	51;"	d	file:
_P_NOWAITO	libiberty/pex-win32.c	53;"	d	file:
_P_OVERLAY	libiberty/pex-win32.c	52;"	d	file:
_P_WAIT	libiberty/pex-win32.c	50;"	d	file:
_Qp_itoq	gdb/gnulib/import/itold.c	/^_Qp_itoq (long double *result, int a)$/;"	f
_RCONST	include/coff/ecoff.h	76;"	d
_RDATA	include/coff/ecoff.h	56;"	d
_READLINEBUF_H_	readline/examples/readlinebuf.h	27;"	d
_READLINE_H_	readline/readline.h	23;"	d
_READLN	sim/ppc/emul_bugapi.c	63;"	d	file:
_READSTR	sim/ppc/emul_bugapi.c	62;"	d	file:
_RECORD_H_	gdb/record.h	21;"	d
_REDIR	sim/ppc/emul_bugapi.c	91;"	d	file:
_REDIR_I	sim/ppc/emul_bugapi.c	92;"	d	file:
_REDIR_O	sim/ppc/emul_bugapi.c	93;"	d	file:
_REGEX_H	include/xregex2.h	25;"	d
_REGEX_RE_COMP	gdb/gdb_regex.h	26;"	d
_REGEX_RE_COMP	include/xregex.h	23;"	d
_REGISTERS_C_	sim/ppc/registers.c	22;"	d	file:
_REGISTERS_H_	sim/ppc/registers.h	22;"	d
_RELDYN	include/coff/ecoff.h	71;"	d
_RELOCATABLE_H	intl/relocatable.h	21;"	d
_RELOC_MACROS_H	include/elf/reloc-macros.h	91;"	d
_RETURN	sim/ppc/emul_bugapi.c	94;"	d	file:
_RE_SYNTAX_POSIX_COMMON	include/xregex2.h	217;"	d
_RISCV_H_	include/opcode/riscv.h	22;"	d
_RLCONF_H_	readline/rlconf.h	23;"	d
_RLDEFS_H_	readline/rldefs.h	25;"	d
_RLTCAP_H_	readline/tcap.h	23;"	d
_RLTTY_H_	readline/rltty.h	23;"	d
_RLWINSIZE_H_	readline/rlwinsize.h	24;"	d
_RL_FIX_POINT	readline/text.c	164;"	d	file:
_RL_FIX_POINT	readline/text.c	180;"	d	file:
_RL_FUNCTION_TYPEDEF	readline/rltypedefs.h	44;"	d
_RL_MBUTIL_H_	readline/rlmbutil.h	23;"	d
_RL_PRIVATE_H_	readline/rlprivate.h	24;"	d
_RL_SHELL_H_	readline/rlshell.h	23;"	d
_RL_STDC_H_	readline/rlstdc.h	23;"	d
_RL_TTY_CHARS	readline/rltty.h	/^} _RL_TTY_CHARS;$/;"	t	typeref:struct:_rl_tty_chars
_RL_TYPEDEFS_H_	readline/rltypedefs.h	23;"	d
_RND_MOD	sim/testsuite/sim/bfin/test.h	26;"	d
_ROTLn	sim/ppc/bits.h	269;"	d
_RTC_DSP	sim/ppc/emul_bugapi.c	89;"	d	file:
_RTC_DT	sim/ppc/emul_bugapi.c	88;"	d	file:
_RTC_RD	sim/ppc/emul_bugapi.c	90;"	d	file:
_RTC_TM	sim/ppc/emul_bugapi.c	87;"	d	file:
_RegEx	gdb/python/lib/gdb/function/strfns.py	/^class _RegEx(gdb.Function):$/;"	c
_Restrict_	gdb/gnulib/import/glob-libc.h	32;"	d
_Restrict_	gdb/gnulib/import/glob-libc.h	34;"	d
_Restrict_	gdb/gnulib/import/glob-libc.h	36;"	d
_SBSS	include/coff/ecoff.h	58;"	d
_SCALAR_TYPE_LIST	gdb/python/lib/gdb/command/explore.py	/^    _SCALAR_TYPE_LIST = ($/;"	v	class:Explorer
_SCN64_PREFIX	gdb/gnulib/import/inttypes.in.h	682;"	d
_SCNu64_PREFIX	gdb/gnulib/import/inttypes.in.h	699;"	d
_SCONST	include/coff/ti.h	363;"	d
_SDATA	include/coff/ecoff.h	57;"	d
_SDA_BASE_	bfd/elf32-arc.c	1204;"	d	file:
_SDA_BASE_	bfd/elf32-arc.c	1382;"	d	file:
_SDT_HAS_SEMAPHORES	gdb/testsuite/gdb.base/stap-probe.c	20;"	d	file:
_SDT_HAS_SEMAPHORES	gdb/testsuite/gdb.trace/stap-trace.c	20;"	d	file:
_SET	sim/testsuite/sim/bfin/test.h	36;"	d
_SET_ASTAT	sim/bfin/bfin-sim.h	268;"	d
_SET_CORE32REG	sim/bfin/bfin-sim.h	192;"	d
_SET_CORE32REGFIELD	sim/bfin/bfin-sim.h	213;"	d
_SET_CORE32REG_ALU	sim/bfin/bfin-sim.h	171;"	d
_SET_CORE32REG_IDX	sim/bfin/bfin-sim.h	151;"	d
_SHUFFLEDn	sim/common/sim-bits.h	445;"	d
_SHUFFLEDn	sim/ppc/bits.h	201;"	d
_SIMM10	include/opcode/score-inst.h	/^  _SIMM10 = 6,$/;"	e	enum:score_data_type
_SIMM12	include/opcode/score-inst.h	/^  _SIMM12,$/;"	e	enum:score_data_type
_SIMM14	include/opcode/score-inst.h	/^  _SIMM14,$/;"	e	enum:score_data_type
_SIMM14_NEG	include/opcode/score-inst.h	/^  _SIMM14_NEG = 11,$/;"	e	enum:score_data_type
_SIMM15	include/opcode/score-inst.h	/^  _SIMM15,$/;"	e	enum:score_data_type
_SIMM16	include/opcode/score-inst.h	/^  _SIMM16,$/;"	e	enum:score_data_type
_SIMM16_LA	include/opcode/score-inst.h	/^  _SIMM16_LA,$/;"	e	enum:score_data_type
_SIMM16_LA_POS	include/opcode/score-inst.h	/^  _SIMM16_LA_POS,$/;"	e	enum:score_data_type
_SIMM16_NEG	include/opcode/score-inst.h	/^  _SIMM16_NEG,$/;"	e	enum:score_data_type
_SIMM16_pic	include/opcode/score-inst.h	/^  _SIMM16_pic = 42,   \/* Index in score_df_range.  *\/$/;"	e	enum:score_data_type
_SIMM32	include/opcode/score-inst.h	/^  _SIMM32 = 48,$/;"	e	enum:score_data_type
_SIMM5	include/opcode/score-inst.h	/^  _SIMM5 = 45,$/;"	e	enum:score_data_type
_SIMM6	include/opcode/score-inst.h	/^  _SIMM6 = 46,$/;"	e	enum:score_data_type
_SIMULATOR_H	sim/aarch64/simulator.h	23;"	d
_SIM_BITS_C_	sim/common/sim-bits.c	24;"	d	file:
_SIM_CALLBACKS_H_	sim/ppc/sim_callbacks.h	22;"	d
_SIM_ENDIAN_C_	sim/common/sim-endian.c	24;"	d	file:
_SIM_ENDIAN_C_	sim/ppc/sim-endian.c	22;"	d	file:
_SIM_ENDIAN_H_	sim/ppc/sim-endian.h	22;"	d
_SIM_EVENTS_C_	sim/common/sim-events.c	24;"	d	file:
_SIM_MAIN_H	sim/aarch64/sim-main.h	23;"	d
_SIM_MAIN_H	sim/m68hc11/sim-main.h	21;"	d
_SIOPEPS	sim/ppc/emul_bugapi.c	104;"	d	file:
_SNDBRK	sim/ppc/emul_bugapi.c	85;"	d	file:
_SOM_AOUT_H	include/som/aout.h	22;"	d
_SOM_CLOCK_H	include/som/clock.h	22;"	d
_SOM_H	bfd/som.h	25;"	d
_SOM_INTERNAL_H	include/som/internal.h	22;"	d
_SOM_LST_H	include/som/lst.h	22;"	d
_SOM_RELOC_H	include/som/reloc.h	22;"	d
_SPLAY_TREE_H	include/splay-tree.h	31;"	d
_STACK	include/coff/ti.h	365;"	d
_STACK	include/coff/tic80.h	74;"	d
_STDLIB_H_	readline/ansi_stdlib.h	24;"	d
_STRCMP	sim/ppc/emul_bugapi.c	97;"	d	file:
_STRINGIFY	gdb/testsuite/lib/opencl_hostapp.c	36;"	d	file:
_STRNLEN1_H	gdb/gnulib/import/strnlen1.h	18;"	d
_STRUCTURED_PROC	bfd/elf.c	9027;"	d	file:
_STRUCTURED_PROC	gdb/proc-api.c	31;"	d	file:
_STRUCTURED_PROC	gdb/proc-events.c	33;"	d	file:
_STRUCTURED_PROC	gdb/proc-flags.c	30;"	d	file:
_STRUCTURED_PROC	gdb/proc-why.c	23;"	d	file:
_STRUCTURED_PROC	gdb/procfs.c	36;"	d	file:
_SVE_INSN	opcodes/aarch64-tbl.h	2212;"	d
_SWAP_1	sim/common/sim-endian.c	31;"	d	file:
_SWAP_1	sim/ppc/sim-endian.c	29;"	d	file:
_SWAP_16	sim/common/sim-endian.c	60;"	d	file:
_SWAP_2	sim/common/sim-endian.c	35;"	d	file:
_SWAP_2	sim/common/sim-endian.c	39;"	d	file:
_SWAP_2	sim/ppc/sim-endian.c	33;"	d	file:
_SWAP_2	sim/ppc/sim-endian.c	37;"	d	file:
_SWAP_4	sim/common/sim-endian.c	43;"	d	file:
_SWAP_4	sim/common/sim-endian.c	47;"	d	file:
_SWAP_4	sim/ppc/sim-endian.c	41;"	d	file:
_SWAP_4	sim/ppc/sim-endian.c	45;"	d	file:
_SWAP_8	sim/common/sim-endian.c	51;"	d	file:
_SWAP_8	sim/ppc/sim-endian.c	49;"	d	file:
_SWAP_N	sim/common/sim-n-endian.h	164;"	d
_SWAP_N	sim/common/sim-n-endian.h	33;"	d
_SWAP_N	sim/ppc/sim-endian-n.h	128;"	d
_SWAP_N	sim/ppc/sim-endian-n.h	29;"	d
_SWITCH	include/coff/ti.h	364;"	d
_SWITCH	include/coff/tic80.h	73;"	d
_SYMBOLDA	sim/ppc/emul_bugapi.c	110;"	d	file:
_SYMBOLTA	sim/ppc/emul_bugapi.c	109;"	d	file:
_SYM_H	include/coff/sym.h	18;"	d
_SYSCALL32	bfd/elf.c	36;"	d	file:
_SYSMEM	include/coff/ti.h	366;"	d
_SYSMEM	include/coff/tic80.h	75;"	d
_Static_assert	gdb/gnulib/import/verify.h	217;"	d
_Static_assert	gdb/gnulib/import/verify.h	50;"	d
_StrEq	gdb/python/lib/gdb/function/strfns.py	/^class _StrEq(gdb.Function):$/;"	c
_StrLen	gdb/python/lib/gdb/function/strfns.py	/^class _StrLen(gdb.Function):$/;"	c
_T	gdb/gdbserver/win32-low.c	55;"	d	file:
_T1	sim/testsuite/sim/or1k/basic.S	/^_T1:	OR1K_DELAYED ($/;"	l
_T2	sim/testsuite/sim/or1k/basic.S	/^_T2:	OR1K_DELAYED ($/;"	l
_T3	sim/testsuite/sim/or1k/basic.S	/^_T3:	l.sfeqi r0,1$/;"	l
_T4	sim/testsuite/sim/or1k/basic.S	/^_T4:	l.sfeqi r0,0$/;"	l
_T5	sim/testsuite/sim/or1k/basic.S	/^_T5:	l.sfeqi r0,1$/;"	l
_T6	sim/testsuite/sim/or1k/basic.S	/^_T6:	l.movhi r3,hi (_T7)$/;"	l
_T7	sim/testsuite/sim/or1k/basic.S	/^_T7:    REPORT_REG_TO_CONSOLE r8 \/* Should be 0x000000009  *\/$/;"	l
_TAGNAME	gdb/fbsd-tdep.c	1031;"	d	file:
_TEXT	include/coff/ecoff.h	53;"	d
_TEXT	include/coff/external.h	97;"	d
_TEXT	include/coff/ti.h	359;"	d
_TEXT	include/coff/tic80.h	68;"	d
_TEXT	include/coff/xcoff.h	46;"	d
_TEXT	include/coff/z80.h	23;"	d
_TEXT	include/coff/z80.h	24;"	d
_TEXT	zlib/contrib/masmx86/inffas32.asm	/^_TEXT			segment$/;"	l
_TEXT	zlib/contrib/masmx86/match686.asm	/^_TEXT                   segment$/;"	l
_THREAD_DB_H	gdb/nat/glibc_thread_db.h	20;"	d
_TILDE_H_	readline/tilde.h	24;"	d
_TMS320_H_	include/opcode/tic30.h	26;"	d
_TREE_H_	sim/ppc/tree.h	22;"	d
_TYPCHK	include/coff/xcoff.h	52;"	d
_UNSET	sim/testsuite/sim/bfin/test.h	37;"	d
_V	sim/testsuite/sim/bfin/test.h	33;"	d
_VALUE	include/opcode/score-inst.h	/^  _VALUE,$/;"	e	enum:score_data_type
_VALUE_HI16	include/opcode/score-inst.h	/^  _VALUE_HI16,$/;"	e	enum:score_data_type
_VALUE_LDST_LO16	include/opcode/score-inst.h	/^  _VALUE_LDST_LO16 = 23,$/;"	e	enum:score_data_type
_VALUE_LO16	include/opcode/score-inst.h	/^  _VALUE_LO16,$/;"	e	enum:score_data_type
_VMS_DCX_H	include/vms/dcx.h	24;"	d
_VMS_DMT_H	include/vms/dmt.h	24;"	d
_VMS_DSC_H	include/vms/dsc.h	24;"	d
_VMS_DST_H	include/vms/dst.h	24;"	d
_VMS_EEOM_H	include/vms/eeom.h	24;"	d
_VMS_EGPS_H	include/vms/egps.h	24;"	d
_VMS_EGSD_H	include/vms/egsd.h	24;"	d
_VMS_EGST_H	include/vms/egst.h	24;"	d
_VMS_EGSY_H	include/vms/egsy.h	24;"	d
_VMS_EIAF_H	include/vms/eiaf.h	24;"	d
_VMS_EICP_H	include/vms/eicp.h	24;"	d
_VMS_EIDC_H	include/vms/eidc.h	24;"	d
_VMS_EIHA_H	include/vms/eiha.h	24;"	d
_VMS_EIHD_H	include/vms/eihd.h	24;"	d
_VMS_EIHI_H	include/vms/eihi.h	24;"	d
_VMS_EIHS_H	include/vms/eihs.h	24;"	d
_VMS_EIHVN_H	include/vms/eihvn.h	24;"	d
_VMS_EISD_H	include/vms/eisd.h	24;"	d
_VMS_EMH_H	include/vms/emh.h	24;"	d
_VMS_EOBJREC_H	include/vms/eobjrec.h	24;"	d
_VMS_ESDFM_H	include/vms/esdfm.h	24;"	d
_VMS_ESDFV_H	include/vms/esdfv.h	24;"	d
_VMS_ESDF_H	include/vms/esdf.h	24;"	d
_VMS_ESGPS_H	include/vms/esgps.h	24;"	d
_VMS_ESRF_H	include/vms/esrf.h	24;"	d
_VMS_ETIR_H	include/vms/etir.h	24;"	d
_VMS_INTERNAL_H	include/vms/internal.h	24;"	d
_VMS_LBR_H	include/vms/lbr.h	24;"	d
_VMS_PRT_H	include/vms/prt.h	24;"	d
_VMS_SHL_H	include/vms/shl.h	24;"	d
_VM_C_	sim/ppc/vm.c	22;"	d	file:
_VM_H_	sim/ppc/vm.h	22;"	d
_VS	sim/testsuite/sim/bfin/test.h	34;"	d
_V_COPY	sim/testsuite/sim/bfin/test.h	23;"	d
_WASM_MODULE_H	bfd/wasm-module.h	22;"	d
_WORDS_H_	sim/ppc/words.h	26;"	d
_WRITD	sim/ppc/emul_bugapi.c	84;"	d	file:
_WRITDLN	sim/ppc/emul_bugapi.c	81;"	d	file:
_WRITE	sim/ppc/emul_bugapi.c	79;"	d	file:
_WRITELN	sim/ppc/emul_bugapi.c	80;"	d	file:
_XDATA	include/coff/ecoff.h	66;"	d
_XMALLOC_H_	readline/xmalloc.h	23;"	d
_XOPEN_SOURCE	gdb/python/python-internal.h	76;"	d
_XREGEX_H	include/xregex.h	5;"	d
_Z1fi	gdb/testsuite/gdb.arch/amd64-tailcall-cxx2.S	/^_Z1fi:$/;"	l
_Z1gi	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.S	/^_Z1gi:$/;"	l
_ZL11datap_inputPi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL11datap_inputPi:$/;"	l
_ZL1aid	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL1aid:$/;"	l
_ZL1bid	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL1bid:$/;"	l
_ZL1cid	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL1cid:$/;"	l
_ZL1did	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL1did:$/;"	l
_ZL1eid	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL1eid:$/;"	l
_ZL3ambi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL3ambi:$/;"	l
_ZL4datav	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL4datav:$/;"	l
_ZL4selfi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL4selfi:$/;"	l
_ZL5amb_ai	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5amb_ai:$/;"	l
_ZL5amb_bi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5amb_bi:$/;"	l
_ZL5amb_xi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5amb_xi:$/;"	l
_ZL5amb_yi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5amb_yi:$/;"	l
_ZL5amb_zi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5amb_zi:$/;"	l
_ZL5data2v	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5data2v:$/;"	l
_ZL5datapv	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5datapv:$/;"	l
_ZL5self2i	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL5self2i:$/;"	l
_ZL7invalidi	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL7invalidi:$/;"	l
_ZL7locexpri	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL7locexpri:$/;"	l
_ZL8validityii	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL8validityii:$/;"	l
_ZL9differenti	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL9differenti:$/;"	l
_ZL9referenceRiS_iiiiS_S_	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL9referenceRiS_iiiiS_S_:$/;"	l
_ZL9stacktestiiiiiiiidddddddddd	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZL9stacktestiiiiiiiidddddddddd:$/;"	l
_ZLIBIOAPI64_H	zlib/contrib/minizip/ioapi.h	22;"	d
_ZN1A4doitEv	gdb/testsuite/gdb.cp/namelessclass.S	/^_ZN1A4doitEv:                           # @_ZN1A4doitEv$/;"	l
_ZN1A5fudgeIZNS_4doitEvEUlvE_EEiT_	gdb/testsuite/gdb.cp/namelessclass.S	/^_ZN1A5fudgeIZNS_4doitEvEUlvE_EEiT_:     # @_ZN1A5fudgeIZNS_4doitEvEUlvE_EEiT_$/;"	l
_ZN1AC1Ev	gdb/testsuite/gdb.cp/namelessclass.S	/^_ZN1AC1Ev:                              # @_ZN1AC1Ev$/;"	l
_ZN1AC2Ev	gdb/testsuite/gdb.cp/namelessclass.S	/^_ZN1AC2Ev:                              # @_ZN1AC2Ev$/;"	l
_ZN1N1cE	gdb/testsuite/gdb.dwarf2/pr11465.S	/^_ZN1N1cE:$/;"	l
_ZZL5datapvE3two	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^_ZZL5datapvE3two:$/;"	l
_ZZN1A4doitEvENKUlvE_clEv	gdb/testsuite/gdb.cp/namelessclass.S	/^_ZZN1A4doitEvENKUlvE_clEv:              # @_ZZN1A4doitEvENKUlvE_clEv$/;"	l
__ADSPBF537__	sim/testsuite/sim/bfin/test.h	12;"	d
__AMD64_DARWIN_TDEP_H__	gdb/amd64-darwin-tdep.h	20;"	d
__AND_CLOBBER_CC	include/longlong.h	119;"	d
__AND_CLOBBER_CC	include/longlong.h	122;"	d
__A_MAGIC_SET__	bfd/coff-sh.c	376;"	d	file:
__A_MAGIC_SET__	bfd/coff-tic30.c	108;"	d	file:
__A_MAGIC_SET__	bfd/coff-z80.c	65;"	d	file:
__A_MAGIC_SET__	bfd/coff-z8k.c	71;"	d	file:
__A_MAGIC_SET__	bfd/coffcode.h	3831;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3835;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3839;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3844;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3849;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3854;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3865;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3870;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3877;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3884;"	d
__A_MAGIC_SET__	bfd/coffcode.h	3889;"	d
__A_OUT_64_H__	include/aout/aout64.h	21;"	d
__BEGIN_DECLS	gdb/gnulib/import/glob.in.h	36;"	d
__BEGIN_DECLS	gdb/gnulib/import/glob.in.h	39;"	d
__BFD_H_SEEN__	bfd/bfd-in.h	24;"	d
__BFD_H_SEEN__	bfd/bfd-in2.h	31;"	d
__BIG_ENDIAN	gdb/ia64-libunwind-tdep.c	56;"	d	file:
__BITS4	include/longlong.h	43;"	d
__BPTR_ALIGN	include/obstack.h	131;"	d
__CLOBBER_CC	include/longlong.h	118;"	d
__CLOBBER_CC	include/longlong.h	121;"	d
__CRIS_H_INCLUDED_	include/opcode/cris.h	25;"	d
__DARWIN_NAT_H__	gdb/darwin-nat.h	18;"	d
__EMIT_ASM	gdb/gdbserver/linux-ppc-low.c	1454;"	d	file:
__END_DECLS	gdb/gnulib/import/glob.in.h	37;"	d
__END_DECLS	gdb/gnulib/import/glob.in.h	40;"	d
__FP_INSN	opcodes/aarch64-tbl.h	2192;"	d
__GET_MEM	sim/bfin/bfin-sim.h	327;"	d
__GF	include/opcode/nds32.h	56;"	d
__GLOB_FLAGS	gdb/gnulib/import/glob-libc.h	81;"	d
__GLOB_FLAGS	gdb/gnulib/import/glob-libc.h	86;"	d
__GLOB_GNULIB	gdb/gnulib/import/glob.in.h	68;"	d
__GNU_AR_H__	include/aout/ar.h	24;"	d
__GNU_GETTEXT_SUPPORTED_REVISION	intl/libgnuintl.h	41;"	d
__GNU_NAT_H__	gdb/gnu-nat.h	20;"	d
__GNU_STAB__	include/aout/stab_gnu.h	23;"	d
__GT_DIR	gdb/gnulib/import/tempname.c	42;"	d	file:
__GT_FILE	gdb/gnulib/import/mkstemp.c	28;"	d	file:
__GT_FILE	gdb/gnulib/import/mkstemp.c	35;"	d	file:
__GT_FILE	gdb/gnulib/import/tempname.c	41;"	d	file:
__GT_NOCREATE	gdb/gnulib/import/tempname.c	43;"	d	file:
__HASHTAB_H__	include/hashtab.h	33;"	d
__I386_DARWIN_TDEP_H__	gdb/i386-darwin-tdep.h	20;"	d
__LDINFO_PTRACE32__	bfd/rs6000-core.c	61;"	d	file:
__LDINFO_PTRACE32__	gdb/rs6000-nat.c	53;"	d	file:
__LDINFO_PTRACE64__	bfd/aix5ppc-core.c	38;"	d	file:
__LDINFO_PTRACE64__	bfd/rs6000-core.c	62;"	d	file:
__LDINFO_PTRACE64__	gdb/rs6000-nat.c	54;"	d	file:
__LITTLE_ENDIAN	gdb/ia64-libunwind-tdep.c	53;"	d	file:
__LYNXOS	bfd/lynx-core.c	32;"	d	file:
__MASK	include/opcode/nds32.h	54;"	d
__MF	include/opcode/nds32.h	55;"	d
__MSP430_H_	include/opcode/msp430.h	22;"	d
__NEW_STARLET	bfd/vms-misc.c	35;"	d	file:
__NEW_STARLET	gdb/stubs/ia64vms-stub.c	36;"	d	file:
__NR__llseek	sim/m32r/syscall.h	144;"	d
__NR__newselect	sim/m32r/syscall.h	146;"	d
__NR__sysctl	sim/m32r/syscall.h	153;"	d
__NR_access	sim/m32r/syscall.h	37;"	d
__NR_acct	sim/m32r/syscall.h	55;"	d
__NR_adjtimex	sim/m32r/syscall.h	128;"	d
__NR_afs_syscall	sim/m32r/syscall.h	141;"	d
__NR_alarm	sim/m32r/syscall.h	31;"	d
__NR_bdflush	sim/m32r/syscall.h	138;"	d
__NR_break	sim/m32r/syscall.h	21;"	d
__NR_brk	sim/m32r/syscall.h	49;"	d
__NR_capget	sim/m32r/syscall.h	188;"	d
__NR_capset	sim/m32r/syscall.h	189;"	d
__NR_chdir	sim/m32r/syscall.h	16;"	d
__NR_chmod	sim/m32r/syscall.h	19;"	d
__NR_chown	sim/m32r/syscall.h	186;"	d
__NR_chown32	sim/m32r/syscall.h	220;"	d
__NR_chroot	sim/m32r/syscall.h	65;"	d
__NR_clock_getres	sim/m32r/syscall.h	274;"	d
__NR_clock_gettime	sim/m32r/syscall.h	273;"	d
__NR_clock_nanosleep	sim/m32r/syscall.h	275;"	d
__NR_clock_settime	sim/m32r/syscall.h	272;"	d
__NR_clone	sim/m32r/syscall.h	124;"	d
__NR_close	sim/m32r/syscall.h	10;"	d
__NR_creat	sim/m32r/syscall.h	12;"	d
__NR_create_module	sim/m32r/syscall.h	131;"	d
__NR_delete_module	sim/m32r/syscall.h	133;"	d
__NR_dup	sim/m32r/syscall.h	45;"	d
__NR_dup2	sim/m32r/syscall.h	67;"	d
__NR_epoll_create	sim/m32r/syscall.h	262;"	d
__NR_epoll_ctl	sim/m32r/syscall.h	263;"	d
__NR_epoll_wait	sim/m32r/syscall.h	264;"	d
__NR_execve	sim/m32r/syscall.h	15;"	d
__NR_exit	sim/m32r/syscall.h	5;"	d
__NR_exit_group	sim/m32r/syscall.h	260;"	d
__NR_fadvise64	sim/m32r/syscall.h	258;"	d
__NR_fadvise64_64	sim/m32r/syscall.h	280;"	d
__NR_fchdir	sim/m32r/syscall.h	137;"	d
__NR_fchmod	sim/m32r/syscall.h	98;"	d
__NR_fchown	sim/m32r/syscall.h	99;"	d
__NR_fchown32	sim/m32r/syscall.h	215;"	d
__NR_fcntl	sim/m32r/syscall.h	59;"	d
__NR_fcntl64	sim/m32r/syscall.h	230;"	d
__NR_fdatasync	sim/m32r/syscall.h	152;"	d
__NR_fgetxattr	sim/m32r/syscall.h	239;"	d
__NR_flistxattr	sim/m32r/syscall.h	242;"	d
__NR_flock	sim/m32r/syscall.h	147;"	d
__NR_fork	sim/m32r/syscall.h	6;"	d
__NR_fremovexattr	sim/m32r/syscall.h	245;"	d
__NR_fsetxattr	sim/m32r/syscall.h	236;"	d
__NR_fstat	sim/m32r/syscall.h	112;"	d
__NR_fstat64	sim/m32r/syscall.h	205;"	d
__NR_fstatfs	sim/m32r/syscall.h	104;"	d
__NR_fstatfs64	sim/m32r/syscall.h	277;"	d
__NR_fsync	sim/m32r/syscall.h	122;"	d
__NR_ftime	sim/m32r/syscall.h	39;"	d
__NR_ftruncate	sim/m32r/syscall.h	97;"	d
__NR_ftruncate64	sim/m32r/syscall.h	202;"	d
__NR_futex	sim/m32r/syscall.h	248;"	d
__NR_get_kernel_syms	sim/m32r/syscall.h	134;"	d
__NR_get_thread_area	sim/m32r/syscall.h	252;"	d
__NR_getcwd	sim/m32r/syscall.h	187;"	d
__NR_getdents	sim/m32r/syscall.h	145;"	d
__NR_getdents64	sim/m32r/syscall.h	229;"	d
__NR_getegid	sim/m32r/syscall.h	54;"	d
__NR_getegid32	sim/m32r/syscall.h	210;"	d
__NR_geteuid	sim/m32r/syscall.h	53;"	d
__NR_geteuid32	sim/m32r/syscall.h	209;"	d
__NR_getgid	sim/m32r/syscall.h	51;"	d
__NR_getgid32	sim/m32r/syscall.h	208;"	d
__NR_getgroups	sim/m32r/syscall.h	84;"	d
__NR_getgroups32	sim/m32r/syscall.h	213;"	d
__NR_getitimer	sim/m32r/syscall.h	109;"	d
__NR_getpgid	sim/m32r/syscall.h	136;"	d
__NR_getpgrp	sim/m32r/syscall.h	69;"	d
__NR_getpid	sim/m32r/syscall.h	24;"	d
__NR_getpmsg	sim/m32r/syscall.h	192;"	d
__NR_getppid	sim/m32r/syscall.h	68;"	d
__NR_getpriority	sim/m32r/syscall.h	100;"	d
__NR_getresgid	sim/m32r/syscall.h	175;"	d
__NR_getresgid32	sim/m32r/syscall.h	219;"	d
__NR_getresuid	sim/m32r/syscall.h	169;"	d
__NR_getresuid32	sim/m32r/syscall.h	217;"	d
__NR_getrlimit	sim/m32r/syscall.h	80;"	d
__NR_getrusage	sim/m32r/syscall.h	81;"	d
__NR_getsid	sim/m32r/syscall.h	151;"	d
__NR_gettid	sim/m32r/syscall.h	232;"	d
__NR_gettimeofday	sim/m32r/syscall.h	82;"	d
__NR_getuid	sim/m32r/syscall.h	28;"	d
__NR_getuid32	sim/m32r/syscall.h	207;"	d
__NR_getxattr	sim/m32r/syscall.h	237;"	d
__NR_gtty	sim/m32r/syscall.h	36;"	d
__NR_idle	sim/m32r/syscall.h	116;"	d
__NR_init_module	sim/m32r/syscall.h	132;"	d
__NR_io_cancel	sim/m32r/syscall.h	257;"	d
__NR_io_destroy	sim/m32r/syscall.h	254;"	d
__NR_io_getevents	sim/m32r/syscall.h	255;"	d
__NR_io_setup	sim/m32r/syscall.h	253;"	d
__NR_io_submit	sim/m32r/syscall.h	256;"	d
__NR_ioctl	sim/m32r/syscall.h	58;"	d
__NR_ioperm	sim/m32r/syscall.h	105;"	d
__NR_iopl	sim/m32r/syscall.h	114;"	d
__NR_ipc	sim/m32r/syscall.h	121;"	d
__NR_kill	sim/m32r/syscall.h	41;"	d
__NR_lchown	sim/m32r/syscall.h	20;"	d
__NR_lchown32	sim/m32r/syscall.h	206;"	d
__NR_lgetxattr	sim/m32r/syscall.h	238;"	d
__NR_link	sim/m32r/syscall.h	13;"	d
__NR_listxattr	sim/m32r/syscall.h	240;"	d
__NR_llistxattr	sim/m32r/syscall.h	241;"	d
__NR_lock	sim/m32r/syscall.h	57;"	d
__NR_lookup_dcookie	sim/m32r/syscall.h	261;"	d
__NR_lremovexattr	sim/m32r/syscall.h	244;"	d
__NR_lseek	sim/m32r/syscall.h	23;"	d
__NR_lsetxattr	sim/m32r/syscall.h	235;"	d
__NR_lstat	sim/m32r/syscall.h	111;"	d
__NR_lstat64	sim/m32r/syscall.h	204;"	d
__NR_madvise	sim/m32r/syscall.h	227;"	d
__NR_madvise1	sim/m32r/syscall.h	228;"	d
__NR_mincore	sim/m32r/syscall.h	226;"	d
__NR_mkdir	sim/m32r/syscall.h	43;"	d
__NR_mknod	sim/m32r/syscall.h	18;"	d
__NR_mlock	sim/m32r/syscall.h	154;"	d
__NR_mlockall	sim/m32r/syscall.h	156;"	d
__NR_mmap	sim/m32r/syscall.h	94;"	d
__NR_mmap2	sim/m32r/syscall.h	200;"	d
__NR_modify_ldt	sim/m32r/syscall.h	127;"	d
__NR_mount	sim/m32r/syscall.h	25;"	d
__NR_mprotect	sim/m32r/syscall.h	129;"	d
__NR_mpx	sim/m32r/syscall.h	60;"	d
__NR_mremap	sim/m32r/syscall.h	167;"	d
__NR_msync	sim/m32r/syscall.h	148;"	d
__NR_munlock	sim/m32r/syscall.h	155;"	d
__NR_munlockall	sim/m32r/syscall.h	157;"	d
__NR_munmap	sim/m32r/syscall.h	95;"	d
__NR_nanosleep	sim/m32r/syscall.h	166;"	d
__NR_nfsservctl	sim/m32r/syscall.h	173;"	d
__NR_nice	sim/m32r/syscall.h	38;"	d
__NR_oldfstat	sim/m32r/syscall.h	32;"	d
__NR_oldlstat	sim/m32r/syscall.h	88;"	d
__NR_oldolduname	sim/m32r/syscall.h	63;"	d
__NR_oldstat	sim/m32r/syscall.h	22;"	d
__NR_olduname	sim/m32r/syscall.h	113;"	d
__NR_open	sim/m32r/syscall.h	9;"	d
__NR_pause	sim/m32r/syscall.h	33;"	d
__NR_personality	sim/m32r/syscall.h	140;"	d
__NR_pipe	sim/m32r/syscall.h	46;"	d
__NR_pivot_root	sim/m32r/syscall.h	225;"	d
__NR_poll	sim/m32r/syscall.h	172;"	d
__NR_prctl	sim/m32r/syscall.h	176;"	d
__NR_pread	sim/m32r/syscall.h	184;"	d
__NR_pread64	sim/m32r/syscall.h	196;"	d
__NR_prof	sim/m32r/syscall.h	48;"	d
__NR_profil	sim/m32r/syscall.h	102;"	d
__NR_ptrace	sim/m32r/syscall.h	30;"	d
__NR_putpmsg	sim/m32r/syscall.h	193;"	d
__NR_pwrite	sim/m32r/syscall.h	185;"	d
__NR_pwrite64	sim/m32r/syscall.h	197;"	d
__NR_query_module	sim/m32r/syscall.h	171;"	d
__NR_quotactl	sim/m32r/syscall.h	135;"	d
__NR_read	sim/m32r/syscall.h	7;"	d
__NR_readahead	sim/m32r/syscall.h	233;"	d
__NR_readdir	sim/m32r/syscall.h	93;"	d
__NR_readlink	sim/m32r/syscall.h	89;"	d
__NR_readv	sim/m32r/syscall.h	149;"	d
__NR_reboot	sim/m32r/syscall.h	92;"	d
__NR_remap_file_pages	sim/m32r/syscall.h	265;"	d
__NR_removexattr	sim/m32r/syscall.h	243;"	d
__NR_rename	sim/m32r/syscall.h	42;"	d
__NR_rmdir	sim/m32r/syscall.h	44;"	d
__NR_rt_sigaction	sim/m32r/syscall.h	178;"	d
__NR_rt_sigpending	sim/m32r/syscall.h	180;"	d
__NR_rt_sigprocmask	sim/m32r/syscall.h	179;"	d
__NR_rt_sigqueueinfo	sim/m32r/syscall.h	182;"	d
__NR_rt_sigreturn	sim/m32r/syscall.h	177;"	d
__NR_rt_sigsuspend	sim/m32r/syscall.h	183;"	d
__NR_rt_sigtimedwait	sim/m32r/syscall.h	181;"	d
__NR_sched_get_priority_max	sim/m32r/syscall.h	163;"	d
__NR_sched_get_priority_min	sim/m32r/syscall.h	164;"	d
__NR_sched_getaffinity	sim/m32r/syscall.h	250;"	d
__NR_sched_getparam	sim/m32r/syscall.h	159;"	d
__NR_sched_getscheduler	sim/m32r/syscall.h	161;"	d
__NR_sched_rr_get_interval	sim/m32r/syscall.h	165;"	d
__NR_sched_setaffinity	sim/m32r/syscall.h	249;"	d
__NR_sched_setparam	sim/m32r/syscall.h	158;"	d
__NR_sched_setscheduler	sim/m32r/syscall.h	160;"	d
__NR_sched_yield	sim/m32r/syscall.h	162;"	d
__NR_select	sim/m32r/syscall.h	86;"	d
__NR_sendfile	sim/m32r/syscall.h	191;"	d
__NR_sendfile64	sim/m32r/syscall.h	247;"	d
__NR_set_thread_area	sim/m32r/syscall.h	251;"	d
__NR_set_tid_address	sim/m32r/syscall.h	266;"	d
__NR_setdomainname	sim/m32r/syscall.h	125;"	d
__NR_setfsgid	sim/m32r/syscall.h	143;"	d
__NR_setfsgid32	sim/m32r/syscall.h	224;"	d
__NR_setfsuid	sim/m32r/syscall.h	142;"	d
__NR_setfsuid32	sim/m32r/syscall.h	223;"	d
__NR_setgid	sim/m32r/syscall.h	50;"	d
__NR_setgid32	sim/m32r/syscall.h	222;"	d
__NR_setgroups	sim/m32r/syscall.h	85;"	d
__NR_setgroups32	sim/m32r/syscall.h	214;"	d
__NR_sethostname	sim/m32r/syscall.h	78;"	d
__NR_setitimer	sim/m32r/syscall.h	108;"	d
__NR_setpgid	sim/m32r/syscall.h	61;"	d
__NR_setpriority	sim/m32r/syscall.h	101;"	d
__NR_setregid	sim/m32r/syscall.h	75;"	d
__NR_setregid32	sim/m32r/syscall.h	212;"	d
__NR_setresgid	sim/m32r/syscall.h	174;"	d
__NR_setresgid32	sim/m32r/syscall.h	218;"	d
__NR_setresuid	sim/m32r/syscall.h	168;"	d
__NR_setresuid32	sim/m32r/syscall.h	216;"	d
__NR_setreuid	sim/m32r/syscall.h	74;"	d
__NR_setreuid32	sim/m32r/syscall.h	211;"	d
__NR_setrlimit	sim/m32r/syscall.h	79;"	d
__NR_setsid	sim/m32r/syscall.h	70;"	d
__NR_settimeofday	sim/m32r/syscall.h	83;"	d
__NR_setuid	sim/m32r/syscall.h	27;"	d
__NR_setuid32	sim/m32r/syscall.h	221;"	d
__NR_setxattr	sim/m32r/syscall.h	234;"	d
__NR_sgetmask	sim/m32r/syscall.h	72;"	d
__NR_sigaction	sim/m32r/syscall.h	71;"	d
__NR_sigaltstack	sim/m32r/syscall.h	190;"	d
__NR_signal	sim/m32r/syscall.h	52;"	d
__NR_sigpending	sim/m32r/syscall.h	77;"	d
__NR_sigprocmask	sim/m32r/syscall.h	130;"	d
__NR_sigreturn	sim/m32r/syscall.h	123;"	d
__NR_sigsuspend	sim/m32r/syscall.h	76;"	d
__NR_socketcall	sim/m32r/syscall.h	106;"	d
__NR_ssetmask	sim/m32r/syscall.h	73;"	d
__NR_stat	sim/m32r/syscall.h	110;"	d
__NR_stat64	sim/m32r/syscall.h	203;"	d
__NR_statfs	sim/m32r/syscall.h	103;"	d
__NR_statfs64	sim/m32r/syscall.h	276;"	d
__NR_stime	sim/m32r/syscall.h	29;"	d
__NR_stty	sim/m32r/syscall.h	35;"	d
__NR_swapoff	sim/m32r/syscall.h	119;"	d
__NR_swapon	sim/m32r/syscall.h	91;"	d
__NR_symlink	sim/m32r/syscall.h	87;"	d
__NR_sync	sim/m32r/syscall.h	40;"	d
__NR_sysfs	sim/m32r/syscall.h	139;"	d
__NR_sysinfo	sim/m32r/syscall.h	120;"	d
__NR_syslog	sim/m32r/syscall.h	107;"	d
__NR_tgkill	sim/m32r/syscall.h	278;"	d
__NR_time	sim/m32r/syscall.h	17;"	d
__NR_timer_create	sim/m32r/syscall.h	267;"	d
__NR_timer_delete	sim/m32r/syscall.h	271;"	d
__NR_timer_getoverrun	sim/m32r/syscall.h	270;"	d
__NR_timer_gettime	sim/m32r/syscall.h	269;"	d
__NR_timer_settime	sim/m32r/syscall.h	268;"	d
__NR_times	sim/m32r/syscall.h	47;"	d
__NR_tkill	sim/m32r/syscall.h	246;"	d
__NR_truncate	sim/m32r/syscall.h	96;"	d
__NR_truncate64	sim/m32r/syscall.h	201;"	d
__NR_ugetrlimit	sim/m32r/syscall.h	199;"	d
__NR_ulimit	sim/m32r/syscall.h	62;"	d
__NR_umask	sim/m32r/syscall.h	64;"	d
__NR_umount	sim/m32r/syscall.h	26;"	d
__NR_umount2	sim/m32r/syscall.h	56;"	d
__NR_uname	sim/m32r/syscall.h	126;"	d
__NR_unlink	sim/m32r/syscall.h	14;"	d
__NR_uselib	sim/m32r/syscall.h	90;"	d
__NR_ustat	sim/m32r/syscall.h	66;"	d
__NR_utime	sim/m32r/syscall.h	34;"	d
__NR_utimes	sim/m32r/syscall.h	279;"	d
__NR_vfork	sim/m32r/syscall.h	194;"	d
__NR_vhangup	sim/m32r/syscall.h	115;"	d
__NR_vm86	sim/m32r/syscall.h	170;"	d
__NR_vm86old	sim/m32r/syscall.h	117;"	d
__NR_vserver	sim/m32r/syscall.h	281;"	d
__NR_wait4	sim/m32r/syscall.h	118;"	d
__NR_waitpid	sim/m32r/syscall.h	11;"	d
__NR_write	sim/m32r/syscall.h	8;"	d
__NR_writev	sim/m32r/syscall.h	150;"	d
__P	include/fnmatch.h	30;"	d
__P	include/fnmatch.h	31;"	d
__P	include/fnmatch.h	33;"	d
__P	include/fnmatch.h	34;"	d
__P	readline/examples/rlfe/extern.h	32;"	d
__P	readline/examples/rlfe/extern.h	34;"	d
__PMAX	gdb/windows-nat.c	124;"	d	file:
__PMAX	gdb/windows-nat.c	132;"	d	file:
__PRETTY_FUNCTION__	bfd/libbfd-in.h	808;"	d
__PRETTY_FUNCTION__	bfd/libbfd.h	813;"	d
__PTR_ALIGN	include/obstack.h	140;"	d
__PUT_MEM	sim/bfin/bfin-sim.h	311;"	d
__SEXT	include/opcode/nds32.h	57;"	d
__SIGRTMIN	gdb/nat/linux-nat.h	30;"	d
__STDC_CONSTANT_MACROS	gdb/common/common-defs.h	58;"	d
__STDC_FORMAT_MACROS	gdb/common/common-defs.h	60;"	d
__STDC_FORMAT_MACROS	gdb/gnulib/import/inttypes.in.h	37;"	d
__STDC_LIMIT_MACROS	gdb/common/common-defs.h	59;"	d
__STRUCT_EXEC_OVERRIDE__	include/aout/hp.h	51;"	d
__SVE_SIG_TO_PT	gdb/nat/aarch64-sve-linux-sigcontext.h	222;"	d
__SYM_FILE_LOADER__	gdb/testsuite/gdb.base/sym-file-loader.h	17;"	d
__THROW	gdb/gnulib/import/glob.in.h	44;"	d
__THROWNL	gdb/gnulib/import/glob.in.h	47;"	d
__TRACEBACK__	bfd/pef-traceback.h	37;"	d
__USEWIDE	gdb/windows-nat.c	136;"	d	file:
__USE_FILE_OFFSET64	zlib/contrib/minizip/ioapi.h	30;"	d
__USE_FILE_OFFSET64	zlib/contrib/minizip/miniunz.c	17;"	d	file:
__USE_FILE_OFFSET64	zlib/contrib/minizip/minizip.c	18;"	d	file:
__USE_GNU	gdb/gnulib/import/glob.in.h	60;"	d
__USE_GNU_GETTEXT	intl/libgnuintl.h	37;"	d
__USE_LARGEFILE64	zlib/contrib/minizip/ioapi.h	33;"	d
__USE_LARGEFILE64	zlib/contrib/minizip/miniunz.c	20;"	d	file:
__USE_LARGEFILE64	zlib/contrib/minizip/minizip.c	21;"	d	file:
__VLTP_READ_ONLY	include/vtv-change-permission.h	36;"	d
__VLTP_READ_WRITE	include/vtv-change-permission.h	37;"	d
__VTV_H__	include/vtv-change-permission.h	30;"	d
__WALL	gdb/nat/linux-ptrace.h	97;"	d
__WCLONE	gdb/common/gdb_wait.h	110;"	d
__WNOTHREAD	gdb/gdbserver/spu-low.c	34;"	d	file:
___gnu_compiled_c	gdb/testsuite/gdb.disasm/sh3.s	/^___gnu_compiled_c:$/;"	l
___main	sim/testsuite/sim/bfin/zcall.s	/^___main:$/;"	l
__add_128_128	libdecnumber/bid/bid2dpd_dpd2bid.c	58;"	d	file:
__add_128_64	libdecnumber/bid/bid2dpd_dpd2bid.c	48;"	d	file:
__add_to_environ	gdb/gnulib/import/setenv.c	/^__add_to_environ (const char *name, const char *value, const char *combined,$/;"	f
__alignof__	libiberty/obstack.c	57;"	d	file:
__alignof__	libiberty/obstack.c	59;"	d	file:
__alloca	gdb/gnulib/import/glob.c	84;"	d	file:
__argz_count	intl/l10nflist.c	104;"	d	file:
__argz_count	intl/l10nflist.c	105;"	d	file:
__argz_count	intl/l10nflist.c	108;"	d	file:
__argz_next	intl/l10nflist.c	164;"	d	file:
__argz_next	intl/l10nflist.c	165;"	d	file:
__argz_stringify	intl/l10nflist.c	132;"	d	file:
__argz_stringify	intl/l10nflist.c	133;"	d	file:
__argz_stringify	intl/l10nflist.c	136;"	d	file:
__attribute__	gdb/testsuite/gdb.opt/clobbered-registers-O2.c	19;"	d	file:
__attribute__	include/ansidecl.h	113;"	d
__attribute__	readline/examples/rlfe/extern.h	26;"	d
__attribute__	readline/examples/rlfe/extern.h	27;"	d
__attribute__	readline/rlstdc.h	41;"	d
__attribute__	sim/common/sim-basics.h	63;"	d
__attribute__	sim/igen/misc.h	71;"	d
__attribute__	sim/ppc/basics.h	113;"	d
__attribute__	sim/ppc/misc.h	41;"	d
__attribute_noinline__	gdb/gnulib/import/glob.c	219;"	d	file:
__attribute_noinline__	gdb/gnulib/import/glob.c	221;"	d	file:
__attribute_pure__	include/obstack.h	146;"	d
__attribute_pure__	include/obstack.h	148;"	d
__author__	gdb/contrib/test_pubnames_and_indexes.py	/^__author__ = 'saugustine@google.com (Sterling Augustine)'$/;"	v
__bool_true_false_are_defined	gdb/gnulib/import/stdbool.in.h	130;"	d
__buf	sim/ppc/hw_sem.c	/^  struct seminfo *__buf;$/;"	m	union:semun	typeref:struct:semun::seminfo	file:
__builtin_expect	gdb/gnulib/import/fnmatch.c	26;"	d	file:
__builtin_expect	gdb/gnulib/import/glob.c	226;"	d	file:
__builtin_expect	gdb/gnulib/import/memmem.c	28;"	d	file:
__builtin_expect	gdb/gnulib/import/strstr.c	30;"	d	file:
__builtin_expect	intl/gettextP.h	58;"	d
__builtin_expect	intl/loadinfo.h	50;"	d
__builtin_expect	libiberty/memmem.c	39;"	d	file:
__call__	gdb/python/lib/gdb/printing.py	/^    def __call__(self, val):$/;"	m	class:FlagEnumerationPrinter	file:
__call__	gdb/python/lib/gdb/printing.py	/^    def __call__(self, val):$/;"	m	class:PrettyPrinter	file:
__call__	gdb/python/lib/gdb/printing.py	/^    def __call__(self, val):$/;"	m	class:RegexpCollectionPrettyPrinter	file:
__call__	gdb/python/lib/gdb/unwinder.py	/^    def __call__(self, pending_frame):$/;"	m	class:Unwinder	file:
__call__	gdb/python/lib/gdb/xmethod.py	/^        def __call__(self, *args):$/;"	m	class:SimpleXMethodMatcher.SimpleXMethodWorker	file:
__call__	gdb/python/lib/gdb/xmethod.py	/^    def __call__(self, *args):$/;"	m	class:XMethodWorker	file:
__call__	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    def __call__(self, pending_frame):$/;"	m	class:TestUnwinder	file:
__call__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __call__(self, unwinder_info):$/;"	m	class:TestGlobalUnwinder	file:
__call__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __call__(self, unwinder_info):$/;"	m	class:TestObjfileUnwinder	file:
__call__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __call__(self, unwinder_info):$/;"	m	class:TestProgspaceUnwinder	file:
__call__	gdb/testsuite/gdb.python/py-unwind.py	/^    def __call__(self, pending_frame):$/;"	m	class:TestUnwinder	file:
__call__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __call__(self, obj):$/;"	m	class:G_size_diff_worker	file:
__call__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __call__(self, obj):$/;"	m	class:G_size_mul_worker	file:
__call__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __call__(self, obj, arg):$/;"	m	class:E_method_char_worker	file:
__call__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __call__(self, obj, arg):$/;"	m	class:E_method_int_worker	file:
__call__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __call__(self, obj, arg):$/;"	m	class:G_mul_worker	file:
__canonicalize_file_name	gdb/gnulib/import/canonicalize-lgpl.c	/^__canonicalize_file_name (const char *name)$/;"	f
__canonicalize_file_name	gdb/gnulib/import/canonicalize-lgpl.c	50;"	d	file:
__cec_get_ivg	sim/bfin/dv-bfin_cec.c	262;"	d	file:
__char_ptr32	libiberty/pex-unix.c	/^typedef char * __char_ptr32$/;"	t	file:
__char_ptr_char_ptr32	libiberty/pex-unix.c	/^typedef __char_ptr32 *__char_ptr_char_ptr32$/;"	t	file:
__closedir	gdb/gnulib/import/getcwd.c	85;"	d	file:
__cmp__	gdb/gdb-gdb.py	/^    def __cmp__(self, other):$/;"	m	class:TypeFlag	file:
__cpuid	gdb/nat/x86-gcc-cpuid.h	169;"	d
__cpuid_count	gdb/nat/x86-gcc-cpuid.h	174;"	d
__cxa_demangle	libiberty/cp-demangle.c	/^__cxa_demangle (const char *mangled_name, char *output_buffer,$/;"	f
__decGetRound	libdecnumber/decRound.c	/^__decGetRound (void)$/;"	f
__define_name	bfd/stab-syms.c	52;"	d	file:
__define_stab	bfd/stab-syms.c	31;"	d	file:
__define_stab	include/aout/stab_gnu.h	25;"	d
__define_stab	include/aout/stab_gnu.h	34;"	d
__define_stab_duplicate	bfd/stab-syms.c	32;"	d	file:
__define_stab_duplicate	include/aout/stab_gnu.h	26;"	d
__dfp_clear_except	libdecnumber/decExcept.c	/^__dfp_clear_except (void)$/;"	f
__dfp_except_flags	libdecnumber/decExcept.c	/^static int __dfp_except_flags = 0;$/;"	v	file:
__dfp_get_round	libdecnumber/decRound.c	/^__dfp_get_round (void)$/;"	f
__dfp_raise_except	libdecnumber/decExcept.c	/^__dfp_raise_except (int flags)$/;"	f
__dfp_rounding_mode	libdecnumber/decRound.c	/^static enum rounding __dfp_rounding_mode = DEC_ROUND_HALF_EVEN;$/;"	v	typeref:enum:rounding	file:
__dfp_set_round	libdecnumber/decRound.c	/^__dfp_set_round (int mode)$/;"	f
__dfp_test_except	libdecnumber/decExcept.c	/^__dfp_test_except (int mask)$/;"	f
__doc__	gdb/python/lib/gdb/command/prompt.py	/^    __doc__ = __doc__ + gdb.prompt.prompt_help()$/;"	v	class:_ExtendedPrompt
__environ	gdb/gnulib/import/setenv.c	48;"	d	file:
__environ	gdb/gnulib/import/unsetenv.c	35;"	d	file:
__environ	libiberty/setenv.c	63;"	d	file:
__extension__	include/ansidecl.h	299;"	d
__extension__	include/objalloc.h	84;"	d
__extension__	include/obstack.h	277;"	d
__fxstatat64	gdb/gnulib/import/glob.c	81;"	d	file:
__gcclibcxx_demangle_callback	libiberty/cp-demangle.c	/^__gcclibcxx_demangle_callback (const char *mangled_name,$/;"	f
__gdb_set_unbuffered_output	gdb/testsuite/lib/set_unbuffered_mode.c	/^__gdb_set_unbuffered_output (void)$/;"	f	file:
__gen_tempname	gdb/gnulib/import/mkstemp.c	26;"	d	file:
__gen_tempname	gdb/gnulib/import/tempname.c	/^__gen_tempname (char *tmpl, int suffixlen, int flags, int kind)$/;"	f
__gen_tempname	gdb/gnulib/import/tempname.c	66;"	d	file:
__get_cpuid	gdb/nat/x86-gcc-cpuid.h	/^__get_cpuid (unsigned int __leaf,$/;"	f
__get_cpuid_count	gdb/nat/x86-gcc-cpuid.h	/^__get_cpuid_count (unsigned int __leaf, unsigned int __subleaf,$/;"	f
__get_cpuid_max	gdb/nat/x86-gcc-cpuid.h	/^__get_cpuid_max (unsigned int __ext, unsigned int *__sig)$/;"	f
__getcwd	gdb/gnulib/import/canonicalize-lgpl.c	64;"	d	file:
__getcwd	gdb/gnulib/import/canonicalize-lgpl.c	66;"	d	file:
__getcwd	gdb/gnulib/import/canonicalize-lgpl.c	69;"	d	file:
__getcwd	gdb/gnulib/import/getcwd.c	/^__getcwd (char *buf, size_t size)$/;"	f
__getcwd	gdb/gnulib/import/getcwd.c	83;"	d	file:
__getlogin_r	gdb/gnulib/import/glob.c	79;"	d	file:
__getopt_initialized	libiberty/getopt.c	/^int __getopt_initialized = 0;$/;"	v
__getpid	gdb/gnulib/import/tempname.c	67;"	d	file:
__gettextparse	intl/plural.c	59;"	d	file:
__gettimeofday	gdb/gnulib/import/tempname.c	68;"	d	file:
__glibc_unlikely	gdb/gnulib/import/glob.c	230;"	d	file:
__glob_pattern_p	gdb/gnulib/import/glob.c	/^__glob_pattern_p (const char *pattern, int quote)$/;"	f
__glob_pattern_p	gdb/gnulib/import/glob.c	87;"	d	file:
__glob_pattern_type	gdb/gnulib/import/glob.c	/^__glob_pattern_type (const char *pattern, int quote)$/;"	f
__gnu_test	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^namespace __gnu_test$/;"	n	file:
__has_builtin	gdb/gnulib/import/glob.c	254;"	d	file:
__has_builtin	gdb/gnulib/import/intprops.h	27;"	d
__has_builtin	gdb/gnulib/import/verify.h	254;"	d
__has_feature	gdb/common/new-op.c	22;"	d	file:
__has_feature	gdb/common/traits.h	25;"	d
__header_offset_temp	include/aout/encap.h	/^short __header_offset_temp;$/;"	v
__host_to_ieee_128	libdecnumber/bid/host-ieee128.c	/^__host_to_ieee_128 (_Decimal128 in, decimal128 *out)$/;"	f
__host_to_ieee_32	libdecnumber/bid/host-ieee32.c	/^__host_to_ieee_32 (_Decimal32 in, decimal32 *out)$/;"	f
__host_to_ieee_64	libdecnumber/bid/host-ieee64.c	/^__host_to_ieee_64 (_Decimal64 in, decimal64 *out)$/;"	f
__ieee_double_shape_type	libiberty/copysign.c	/^} __ieee_double_shape_type;$/;"	t	typeref:union:__anon1205	file:
__ieee_double_shape_type	libiberty/copysign.c	/^} __ieee_double_shape_type;$/;"	t	typeref:union:__anon1209	file:
__ieee_float_shape_type	libiberty/copysign.c	/^} __ieee_float_shape_type;$/;"	t	typeref:union:__anon1213	file:
__ieee_float_shape_type	libiberty/copysign.c	/^} __ieee_float_shape_type;$/;"	t	typeref:union:__anon1216	file:
__ieee_to_host_128	libdecnumber/bid/host-ieee128.c	/^__ieee_to_host_128 (decimal128 in, _Decimal128 *out)$/;"	f
__ieee_to_host_32	libdecnumber/bid/host-ieee32.c	/^__ieee_to_host_32 (decimal32 in, _Decimal32 *out)$/;"	f
__ieee_to_host_64	libdecnumber/bid/host-ieee64.c	/^__ieee_to_host_64 (decimal64 in, _Decimal64 *out)$/;"	f
__init__	gdb/contrib/cleanup_check.py	/^    def __init__(self, fun):$/;"	m	class:CleanupChecker
__init__	gdb/contrib/cleanup_check.py	/^    def __init__(self, location):$/;"	m	class:Dummy
__init__	gdb/contrib/cleanup_check.py	/^    def __init__(self, other = None):$/;"	m	class:MasterCleanup
__init__	gdb/contrib/cleanup_check.py	/^    def __init__(self, var, location):$/;"	m	class:Cleanup
__init__	gdb/contrib/excheck.py	/^    def __init__(self, output_file):$/;"	m	class:GdbExceptionChecker
__init__	gdb/contrib/exsummary.py	/^    def __init__(self, from_fn, to_fn, location):$/;"	m	class:Edge
__init__	gdb/contrib/exsummary.py	/^    def __init__(self, name):$/;"	m	class:Function
__init__	gdb/gdb-gdb.py	/^    def __init__(self, name, value):$/;"	m	class:TypeFlag
__init__	gdb/gdb-gdb.py	/^    def __init__(self, val):$/;"	m	class:StructMainTypePrettyPrinter
__init__	gdb/gdb-gdb.py	/^    def __init__(self, val):$/;"	m	class:StructTypePrettyPrinter
__init__	gdb/gdb-gdb.py	/^    def __init__(self, val):$/;"	m	class:TypeFlagsPrinter
__init__	gdb/python/lib/gdb/FrameDecorator.py	/^    def __init__(self, base):$/;"	m	class:FrameDecorator
__init__	gdb/python/lib/gdb/FrameDecorator.py	/^    def __init__(self, frame):$/;"	m	class:FrameVars
__init__	gdb/python/lib/gdb/FrameDecorator.py	/^    def __init__(self, symbol, value):$/;"	m	class:SymValueWrapper
__init__	gdb/python/lib/gdb/FrameIterator.py	/^    def __init__(self, frame_obj):$/;"	m	class:FrameIterator
__init__	gdb/python/lib/gdb/command/explore.py	/^    def __init__(self):$/;"	m	class:ExploreCommand
__init__	gdb/python/lib/gdb/command/explore.py	/^    def __init__(self):$/;"	m	class:ExploreTypeCommand
__init__	gdb/python/lib/gdb/command/explore.py	/^    def __init__(self):$/;"	m	class:ExploreValueCommand
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:DisableFrameFilter
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:EnableFrameFilter
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:InfoFrameFilter
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:SetFilterPrefixCmd
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:SetFrameFilterPriority
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:ShowFilterPrefixCmd
__init__	gdb/python/lib/gdb/command/frame_filters.py	/^    def __init__(self):$/;"	m	class:ShowFrameFilterPriority
__init__	gdb/python/lib/gdb/command/pretty_printers.py	/^    def __init__ (self):$/;"	m	class:InfoPrettyPrinter
__init__	gdb/python/lib/gdb/command/pretty_printers.py	/^    def __init__(self):$/;"	m	class:DisablePrettyPrinter
__init__	gdb/python/lib/gdb/command/pretty_printers.py	/^    def __init__(self):$/;"	m	class:EnablePrettyPrinter
__init__	gdb/python/lib/gdb/command/prompt.py	/^    def __init__(self):$/;"	m	class:_ExtendedPrompt
__init__	gdb/python/lib/gdb/command/type_printers.py	/^    def __init__ (self):$/;"	m	class:InfoTypePrinter
__init__	gdb/python/lib/gdb/command/type_printers.py	/^    def __init__(self):$/;"	m	class:DisableTypePrinter
__init__	gdb/python/lib/gdb/command/type_printers.py	/^    def __init__(self):$/;"	m	class:EnableTypePrinter
__init__	gdb/python/lib/gdb/command/type_printers.py	/^    def __init__(self, setting, name):$/;"	m	class:_EnableOrDisableCommand
__init__	gdb/python/lib/gdb/command/unwinders.py	/^    def __init__(self):$/;"	m	class:DisableUnwinder
__init__	gdb/python/lib/gdb/command/unwinders.py	/^    def __init__(self):$/;"	m	class:EnableUnwinder
__init__	gdb/python/lib/gdb/command/unwinders.py	/^    def __init__(self):$/;"	m	class:InfoUnwinder
__init__	gdb/python/lib/gdb/command/xmethods.py	/^    def __init__(self):$/;"	m	class:DisableXMethod
__init__	gdb/python/lib/gdb/command/xmethods.py	/^    def __init__(self):$/;"	m	class:EnableXMethod
__init__	gdb/python/lib/gdb/command/xmethods.py	/^    def __init__(self):$/;"	m	class:InfoXMethod
__init__	gdb/python/lib/gdb/function/as_string.py	/^    def __init__(self):$/;"	m	class:_AsString
__init__	gdb/python/lib/gdb/function/caller_is.py	/^    def __init__(self):$/;"	m	class:AnyCallerIs
__init__	gdb/python/lib/gdb/function/caller_is.py	/^    def __init__(self):$/;"	m	class:AnyCallerMatches
__init__	gdb/python/lib/gdb/function/caller_is.py	/^    def __init__(self):$/;"	m	class:CallerIs
__init__	gdb/python/lib/gdb/function/caller_is.py	/^    def __init__(self):$/;"	m	class:CallerMatches
__init__	gdb/python/lib/gdb/function/strfns.py	/^  def __init__(self):$/;"	m	class:_MemEq
__init__	gdb/python/lib/gdb/function/strfns.py	/^  def __init__(self):$/;"	m	class:_RegEx
__init__	gdb/python/lib/gdb/function/strfns.py	/^  def __init__(self):$/;"	m	class:_StrEq
__init__	gdb/python/lib/gdb/function/strfns.py	/^  def __init__(self):$/;"	m	class:_StrLen
__init__	gdb/python/lib/gdb/printer/bound_registers.py	/^    def __init__ (self, val):$/;"	m	class:MpxBound128Printer
__init__	gdb/python/lib/gdb/printing.py	/^        def __init__(self, name, regexp, gen_printer):$/;"	m	class:RegexpCollectionPrettyPrinter.RegexpSubprinter
__init__	gdb/python/lib/gdb/printing.py	/^    def __init__(self, enum_type):$/;"	m	class:FlagEnumerationPrinter
__init__	gdb/python/lib/gdb/printing.py	/^    def __init__(self, enumerators, val):$/;"	m	class:_EnumInstance
__init__	gdb/python/lib/gdb/printing.py	/^    def __init__(self, name):$/;"	m	class:RegexpCollectionPrettyPrinter
__init__	gdb/python/lib/gdb/printing.py	/^    def __init__(self, name):$/;"	m	class:SubPrettyPrinter
__init__	gdb/python/lib/gdb/printing.py	/^    def __init__(self, name, subprinters=None):$/;"	m	class:PrettyPrinter
__init__	gdb/python/lib/gdb/types.py	/^    def __init__(self, name):$/;"	m	class:TypePrinter
__init__	gdb/python/lib/gdb/unwinder.py	/^    def __init__(self, name):$/;"	m	class:Unwinder
__init__	gdb/python/lib/gdb/xmethod.py	/^        def __init__(self, method_function, arg_types):$/;"	m	class:SimpleXMethodMatcher.SimpleXMethodWorker
__init__	gdb/python/lib/gdb/xmethod.py	/^    def __init__(self, name):$/;"	m	class:XMethod
__init__	gdb/python/lib/gdb/xmethod.py	/^    def __init__(self, name):$/;"	m	class:XMethodMatcher
__init__	gdb/python/lib/gdb/xmethod.py	/^    def __init__(self, name, class_matcher, method_matcher, method_function,$/;"	m	class:SimpleXMethodMatcher
__init__	gdb/testsuite/gdb.ada/pp-rec-component.py	/^    def __init__(self, val):$/;"	m	class:TimeTPrinter
__init__	gdb/testsuite/gdb.perf/backtrace.py	/^    def __init__(self, depth):$/;"	m	class:BackTrace
__init__	gdb/testsuite/gdb.perf/disassemble.py	/^    def __init__(self):$/;"	m	class:Disassemble
__init__	gdb/testsuite/gdb.perf/gmonster-null-lookup.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:NullLookup
__init__	gdb/testsuite/gdb.perf/gmonster-pervasive-typedef.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:PervasiveTypedef
__init__	gdb/testsuite/gdb.perf/gmonster-print-cerr.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:PrintCerr
__init__	gdb/testsuite/gdb.perf/gmonster-ptype-string.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:GmonsterPtypeString
__init__	gdb/testsuite/gdb.perf/gmonster-runto-main.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:GmonsterRuntoMain
__init__	gdb/testsuite/gdb.perf/gmonster-select-file.py	/^    def __init__(self, name, run_names, binfile):$/;"	m	class:GmonsterSelectFile
__init__	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def __init__(self, measurements):$/;"	m	class:Measure
__init__	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def __init__(self, name, result):$/;"	m	class:Measurement
__init__	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def __init__(self, result):$/;"	m	class:MeasurementCpuTime
__init__	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def __init__(self, result):$/;"	m	class:MeasurementVmSize
__init__	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def __init__(self, result):$/;"	m	class:MeasurementWallTime
__init__	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^    def __init__(self, name):$/;"	m	class:TestCaseWithBasicMeasurements
__init__	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^    def __init__(self, name, measure):$/;"	m	class:TestCase
__init__	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def __init__(self, append):$/;"	m	class:Reporter
__init__	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def __init__(self, append):$/;"	m	class:TextReporter
__init__	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def __init__(self):$/;"	m	class:SingleStatisticTestResult
__init__	gdb/testsuite/gdb.perf/single-step.py	/^    def __init__(self, step):$/;"	m	class:SingleStep
__init__	gdb/testsuite/gdb.perf/skip-command.py	/^    def __init__(self, name, step):$/;"	m	class:SkipCommand
__init__	gdb/testsuite/gdb.perf/skip-prologue.py	/^    def __init__(self, count):$/;"	m	class:SkipPrologue
__init__	gdb/testsuite/gdb.perf/solib.py	/^    def __init__(self, solib_count):$/;"	m	class:SolibLoadUnload
__init__	gdb/testsuite/gdb.perf/solib.py	/^    def __init__(self, solib_count, measure_load):$/;"	m	class:SolibLoadUnload1
__init__	gdb/testsuite/gdb.perf/template-breakpoints.py	/^    def __init__(self):$/;"	m	class:TemplateBreakpoints
__init__	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def __init__(self, val):$/;"	m	class:BadChildrenContainerPrinter1
__init__	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def __init__(self, val):$/;"	m	class:BadChildrenContainerPrinter2
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteFileCommandCond
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteFileInit
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteFileMethod
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit1
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit2
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit3
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit4
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit5
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit6
__init__	gdb/testsuite/gdb.python/py-completion.py	/^	def __init__(self):$/;"	m	class:CompleteLimit7
__init__	gdb/testsuite/gdb.python/py-error.py	/^    def __init__(self):$/;"	m	class:ClassName
__init__	gdb/testsuite/gdb.python/py-events.py	/^    def __init__ (self):$/;"	m	class:test_events
__init__	gdb/testsuite/gdb.python/py-events.py	/^    def __init__ (self):$/;"	m	class:test_newobj_events
__init__	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def __init__(self, frame):$/;"	m	class:SimpleFinishBreakpoint
__init__	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def __init__(self, val, frame):$/;"	m	class:MyFinishBreakpoint
__init__	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^    def __init__ (self, frame, count):$/;"	m	class:TestFinishBreakpoint
__init__	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^    def __init__(self):$/;"	m	class:TestBreakpoint
__init__	gdb/testsuite/gdb.python/py-finish-breakpoint2.py	/^    def __init__(self, frame):$/;"	m	class:ExceptionFinishBreakpoint
__init__	gdb/testsuite/gdb.python/py-frame-args.py	/^    def __init__(self, val):$/;"	m	class:pp_s
__init__	gdb/testsuite/gdb.python/py-frame-args.py	/^    def __init__(self, val):$/;"	m	class:pp_ss
__init__	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^    def __init__ (self):$/;"	m	class:FrameFilter
__init__	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^    def __init__(self, fobj):$/;"	m	class:Reverse_Function
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__ (self):$/;"	m	class:ErrorFilter
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__ (self):$/;"	m	class:FrameElider
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__ (self):$/;"	m	class:FrameFilter
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__(self, fobj):$/;"	m	class:Dummy
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__(self, fobj):$/;"	m	class:Reverse_Function
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__(self, frame):$/;"	m	class:ErrorInName
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__(self, frame, elided_frames):$/;"	m	class:ElidingFrameDecorator
__init__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __init__(self, ii):$/;"	m	class:ElidingIterator
__init__	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^    def __init__ (self):$/;"	m	class:test_events
__init__	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^    def __init__(self, val):$/;"	m	class:pp_ss
__init__	gdb/testsuite/gdb.python/py-pp-integral.py	/^    def __init__(self, val):$/;"	m	class:TimePrinter
__init__	gdb/testsuite/gdb.python/py-pp-maint.py	/^        def __init__(self, val):$/;"	m	class:lookup_function_lookup_test.PrintFunctionLookup
__init__	gdb/testsuite/gdb.python/py-pp-maint.py	/^    def __init__(self, val):$/;"	m	class:pp_s
__init__	gdb/testsuite/gdb.python/py-pp-maint.py	/^    def __init__(self, val):$/;"	m	class:pp_ss
__init__	gdb/testsuite/gdb.python/py-pp-re-notag.py	/^    def __init__(self, val):$/;"	m	class:TimePrinter
__init__	gdb/testsuite/gdb.python/py-pp-registration.py	/^        def __init__(self, val):$/;"	m	class:lookup_function_lookup_test.PrintFunctionLookup
__init__	gdb/testsuite/gdb.python/py-pp-registration.py	/^    def __init__(self, val):$/;"	m	class:pp_s1
__init__	gdb/testsuite/gdb.python/py-pp-registration.py	/^    def __init__(self, val):$/;"	m	class:pp_s2
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__ (self, val):$/;"	m	class:pp_multiple_virtual
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__ (self, val):$/;"	m	class:pp_outer
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__ (self, val):$/;"	m	class:pp_vbase1
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:ArrayPrinter
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:ContainerPrinter
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:MemoryErrorString
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:NoStringContainerPrinter
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:ToStringReturnsValueInner
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:ToStringReturnsValueWrapper
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_children_as_list
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_eval_type
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_hint_error
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_int_typedef
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_ls
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_ns
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_nullstr
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_s
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_ss
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:pp_sss
__init__	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def __init__(self, val):$/;"	m	class:string_print
__init__	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    def __init__(self):$/;"	m	class:TestUnwinder
__init__	gdb/testsuite/gdb.python/py-section-script.py	/^    def __init__(self, val):$/;"	m	class:pp_ss
__init__	gdb/testsuite/gdb.python/py-typeprint.py	/^    def __init__(self):$/;"	m	class:Recognizer
__init__	gdb/testsuite/gdb.python/py-typeprint.py	/^    def __init__(self):$/;"	m	class:StringTypePrinter
__init__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __init__(self):$/;"	m	class:TestGlobalUnwinder
__init__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __init__(self, name):$/;"	m	class:TestObjfileUnwinder
__init__	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    def __init__(self, name):$/;"	m	class:TestProgspaceUnwinder
__init__	gdb/testsuite/gdb.python/py-unwind.py	/^    def __init__(self):$/;"	m	class:TestUnwinder
__init__	gdb/testsuite/gdb.python/py-unwind.py	/^    def __init__(self, sp, pc):$/;"	m	class:FrameId
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self):$/;"	m	class:E_method_char_worker
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self):$/;"	m	class:E_method_int_worker
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self):$/;"	m	class:E_method_matcher
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self):$/;"	m	class:G_methods_matcher
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self, class_template_type, method_template_type):$/;"	m	class:G_mul_worker
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self, class_template_type, method_template_type):$/;"	m	class:G_size_diff_worker
__init__	gdb/testsuite/gdb.python/py-xmethods.py	/^    def __init__(self, class_template_type, method_template_val):$/;"	m	class:G_size_mul_worker
__iter__	gdb/python/lib/gdb/FrameIterator.py	/^    def __iter__(self):$/;"	m	class:FrameIterator	file:
__iter__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __iter__(self):$/;"	m	class:ElidingIterator	file:
__jit_debug_descriptor	gdb/testsuite/gdb.base/jit-attach-pie.c	/^struct jit_descriptor __jit_debug_descriptor = { 1, 0, 0, 0 };$/;"	v	typeref:struct:jit_descriptor
__jit_debug_descriptor	gdb/testsuite/gdb.base/jit-main.c	/^struct jit_descriptor __jit_debug_descriptor = { 1, 0, 0, 0 };$/;"	v	typeref:struct:jit_descriptor
__jit_debug_descriptor	gdb/testsuite/gdb.base/jit-simple-jit.c	/^struct jit_descriptor __jit_debug_descriptor = { 1, 0, 0, 0 };$/;"	v	typeref:struct:jit_descriptor
__jit_debug_descriptor	gdb/testsuite/gdb.base/jithost.c	/^struct jit_descriptor __jit_debug_descriptor = { 1, 0, 0, 0 };$/;"	v	typeref:struct:jit_descriptor
__jit_debug_register_code	gdb/testsuite/gdb.base/jit-attach-pie.c	/^void __jit_debug_register_code()$/;"	f
__jit_debug_register_code	gdb/testsuite/gdb.base/jit-main.c	/^void __attribute__((noinline)) __jit_debug_register_code () { }$/;"	f
__jit_debug_register_code	gdb/testsuite/gdb.base/jit-simple-jit.c	/^__jit_debug_register_code (void)$/;"	f
__jit_debug_register_code	gdb/testsuite/gdb.base/jithost.c	/^void __attribute__((noinline)) __jit_debug_register_code () { }$/;"	f
__libc_lock_define_initialized	intl/dcigettext.c	104;"	d	file:
__libc_lock_lock	intl/dcigettext.c	105;"	d	file:
__libc_lock_unlock	intl/dcigettext.c	106;"	d	file:
__libc_rwlock_define	intl/bindtextdom.c	39;"	d	file:
__libc_rwlock_define	intl/textdomain.c	38;"	d	file:
__libc_rwlock_define_initialized	intl/dcigettext.c	107;"	d	file:
__libc_rwlock_rdlock	intl/dcigettext.c	108;"	d	file:
__libc_rwlock_unlock	intl/bindtextdom.c	41;"	d	file:
__libc_rwlock_unlock	intl/dcigettext.c	109;"	d	file:
__libc_rwlock_unlock	intl/textdomain.c	40;"	d	file:
__libc_rwlock_wrlock	intl/bindtextdom.c	40;"	d	file:
__libc_rwlock_wrlock	intl/textdomain.c	39;"	d	file:
__libc_use_alloca	gdb/gnulib/import/glob.c	247;"	d	file:
__ll_B	include/longlong.h	44;"	d
__ll_highpart	include/longlong.h	46;"	d
__ll_lowpart	include/longlong.h	45;"	d
__lookup_dsp_name	opcodes/metag-dis.c	/^__lookup_dsp_name (unsigned int num, unsigned int unit)$/;"	f	file:
__lstat	gdb/gnulib/import/getcwd.c	84;"	d	file:
__lxstat64	gdb/gnulib/import/tempname.c	71;"	d	file:
__make_dp	sim/ppc/dp-bit.c	/^__make_dp (fp_class_type class, unsigned int sign, int exp, UDItype frac)$/;"	f
__make_fp	sim/ppc/dp-bit.c	/^__make_fp(fp_class_type class,$/;"	f
__memchr	gdb/gnulib/import/memchr.c	/^__memchr (void const *s, int c_in, size_t n)$/;"	f
__memchr	gdb/gnulib/import/memchr.c	48;"	d	file:
__memchr	gdb/gnulib/import/memchr.c	54;"	d	file:
__memrchr	gdb/gnulib/import/memrchr.c	/^__memrchr (void const *s, int c_in, size_t n)$/;"	f
__memrchr	gdb/gnulib/import/memrchr.c	35;"	d	file:
__memrchr	gdb/gnulib/import/memrchr.c	41;"	d	file:
__mkdir	gdb/gnulib/import/tempname.c	69;"	d	file:
__mul_128x128_high	libdecnumber/bid/bid2dpd_dpd2bid.c	68;"	d	file:
__mul_64x64_to_128	libdecnumber/bid/bid2dpd_dpd2bid.c	28;"	d	file:
__muluw3	include/longlong.h	1056;"	d
__muluw3	include/longlong.h	1067;"	d
__need_NULL	intl/gettext.c	24;"	d	file:
__need_NULL	intl/ngettext.c	24;"	d	file:
__need_system_fcntl_h	gdb/gnulib/import/open.c	22;"	d	file:
__need_system_fcntl_h	gdb/gnulib/import/open.c	28;"	d	file:
__need_system_fcntl_h	gdb/gnulib/import/openat.c	22;"	d	file:
__need_system_fcntl_h	gdb/gnulib/import/openat.c	28;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/fstat.c	20;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/fstat.c	32;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/fstatat.c	23;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/fstatat.c	29;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/lstat.c	23;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/lstat.c	36;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/stat.c	22;"	d	file:
__need_system_sys_stat_h	gdb/gnulib/import/stat.c	28;"	d	file:
__next__	gdb/python/lib/gdb/FrameIterator.py	/^    def __next__(self):$/;"	m	class:FrameIterator	file:
__next__	gdb/testsuite/gdb.python/py-framefilter.py	/^    def __next__(self):$/;"	m	class:ElidingIterator	file:
__old_realpath	gdb/gnulib/import/canonicalize-lgpl.c	/^__old_realpath (const char *name, char *resolved)$/;"	f
__open	gdb/gnulib/import/tempname.c	70;"	d	file:
__opendir	gdb/gnulib/import/getcwd.c	86;"	d	file:
__path_search	gdb/gnulib/import/tempname.c	/^__path_search (char *tmpl, size_t tmpl_len, const char *dir, const char *pfx,$/;"	f
__proc_pid	gdb/gnu-nat.c	/^__proc_pid (struct proc *proc)$/;"	f
__rawmemchr	gdb/gnulib/import/strtok_r.c	30;"	d	file:
__readdir	gdb/gnulib/import/getcwd.c	87;"	d	file:
__readdir	gdb/gnulib/import/glob.c	86;"	d	file:
__readlink	gdb/gnulib/import/canonicalize-lgpl.c	71;"	d	file:
__realpath	gdb/gnulib/import/canonicalize-lgpl.c	/^__realpath (const char *name, char *resolved)$/;"	f
__realpath	gdb/gnulib/import/canonicalize-lgpl.c	51;"	d	file:
__reserved	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 __reserved;$/;"	m	struct:user_sve_header
__reserved	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 __reserved[3];$/;"	m	struct:sve_context
__restrict	include/xregex2.h	516;"	d
__restrict	include/xregex2.h	518;"	d
__restrict_arr	include/xregex2.h	527;"	d
__restrict_arr	include/xregex2.h	529;"	d
__ret	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^__ret:$/;"	l
__rl_callback_generic_arg	readline/rlprivate.h	/^typedef struct __rl_callback_generic_arg $/;"	s
__rl_keyseq_context	readline/rlprivate.h	/^typedef struct __rl_keyseq_context$/;"	s
__rl_search_context	readline/rlprivate.h	/^typedef struct  __rl_search_context$/;"	s
__rl_vimotion_context	readline/rlprivate.h	/^typedef struct __rl_vimotion_context$/;"	s
__rtinit	include/coff/xcoff.h	/^struct __rtinit $/;"	s
__rtinit_descriptor	include/coff/xcoff.h	/^struct __rtinit_descriptor $/;"	s
__rtinit_descriptor_size	include/coff/xcoff.h	/^  int	__rtinit_descriptor_size; $/;"	m	struct:__rtinit
__secure_getenv	gdb/gnulib/import/tempname.c	72;"	d	file:
__set_errno	gdb/gnulib/import/canonicalize-lgpl.c	72;"	d	file:
__set_errno	gdb/gnulib/import/getcwd.c	40;"	d	file:
__set_errno	gdb/gnulib/import/glob.c	57;"	d	file:
__set_errno	gdb/gnulib/import/setenv.c	33;"	d	file:
__set_errno	gdb/gnulib/import/tempname.c	30;"	d	file:
__set_errno	gdb/gnulib/import/unsetenv.c	28;"	d	file:
__set_errno	intl/dcigettext.c	59;"	d	file:
__set_errno	libiberty/setenv.c	51;"	d	file:
__size_t	gdb/gnulib/import/glob-libc.h	/^typedef __SIZE_TYPE__ __size_t;$/;"	t
__size_t	gdb/gnulib/import/glob.in.h	57;"	d
__slot1	gdb/gnulib/import/malloca.h	/^  template <class type> struct sa_alignof_helper { char __slot1; type __slot2; };$/;"	m	struct:sa_alignof_helper
__slot1	libiberty/obstack.c	/^template <class type> struct alignof_helper { char __slot1; type __slot2; };$/;"	m	struct:alignof_helper	file:
__slot2	gdb/gnulib/import/malloca.h	/^  template <class type> struct sa_alignof_helper { char __slot1; type __slot2; };$/;"	m	struct:sa_alignof_helper
__slot2	libiberty/obstack.c	/^template <class type> struct alignof_helper { char __slot1; type __slot2; };$/;"	m	struct:alignof_helper	file:
__sorry_hpux_libcurses_is_totally_broken_in_10_10	readline/examples/rlfe/configure	/^__sorry_hpux_libcurses_is_totally_broken_in_10_10();$/;"	f
__spare1__	gdb/fbsd-nat.c	/^      int32_t __spare1__;$/;"	m	struct:siginfo32::__anon1790::__anon1795	file:
__spare2__	gdb/fbsd-nat.c	/^      int __spare2__[7];$/;"	m	struct:siginfo32::__anon1790::__anon1795	file:
__spare__	gdb/fbsd-nat.c	/^    } __spare__;$/;"	m	union:siginfo32::__anon1790	typeref:struct:siginfo32::__anon1790::__anon1795	file:
__stab_debug_code	include/aout/stab_gnu.h	/^enum __stab_debug_code$/;"	g
__start	gdb/testsuite/gdb.dwarf2/dw2-compressed.S	/^__start:$/;"	l
__stat64	gdb/gnulib/import/glob.c	75;"	d	file:
__stat64	gdb/gnulib/import/glob.c	80;"	d	file:
__str__	gdb/gdb-gdb.py	/^    def __str__(self):$/;"	m	class:TypeFlagsPrinter	file:
__strdup	gdb/gnulib/import/strdup.c	/^__strdup (const char *s)$/;"	f
__strdup	gdb/gnulib/import/strdup.c	28;"	d	file:
__strdup	gdb/gnulib/import/strdup.c	34;"	d	file:
__strerror_r	gdb/gnulib/import/error.c	121;"	d	file:
__strtok_r	gdb/gnulib/import/strtok_r.c	/^__strtok_r (char *s, const char *delim, char **save_ptr)$/;"	f
__strtok_r	gdb/gnulib/import/strtok_r.c	27;"	d	file:
__strtok_r	gdb/gnulib/import/strtok_r.c	29;"	d	file:
__td_eventmask	gdb/nat/glibc_thread_db.h	121;"	d
__td_eventword	gdb/nat/glibc_thread_db.h	123;"	d
__try_tempname	gdb/gnulib/import/tempname.c	/^__try_tempname (char *tmpl, int suffixlen, void *args,$/;"	f
__try_tempname	gdb/gnulib/import/tempname.c	65;"	d	file:
__udiv_qrnnd_c	include/longlong.h	1679;"	d
__umulsidi3	include/longlong.h	1055;"	d
__umulsidi3	include/longlong.h	1517;"	d
__umulsidi3	include/longlong.h	1546;"	d
__umulsidi3	include/longlong.h	1672;"	d
__umulsidi3	include/longlong.h	212;"	d
__umulsidi3	include/longlong.h	324;"	d
__umulsidi3	include/longlong.h	326;"	d
__umulsidi3	include/longlong.h	536;"	d
__unused1	sim/ppc/emul_unix.c	/^	unsigned32  	__unused1;	\/* defined by the host's stat.h *\/$/;"	m	struct:linux_stat	file:
__unused2	sim/ppc/emul_unix.c	/^	unsigned32  	__unused2;$/;"	m	struct:linux_stat	file:
__unused3	sim/ppc/emul_unix.c	/^	unsigned32  	__unused3;$/;"	m	struct:linux_stat	file:
__unused4	sim/ppc/emul_unix.c	/^	unsigned32  	__unused4;$/;"	m	struct:linux_stat	file:
__unused5	sim/ppc/emul_unix.c	/^	unsigned32  	__unused5;$/;"	m	struct:linux_stat	file:
__xSYM_H__	bfd/xsym.h	26;"	d
_a	gdb/testsuite/gdb.cp/nsnoimports.cc	/^  int _a = 11;$/;"	m	namespace:A	file:
_a	gdb/testsuite/gdb.cp/nsusing.cc	/^  int _a = 1;$/;"	m	namespace:A	file:
_a	sim/testsuite/sim/bfin/10799.s	/^_a:$/;"	l
_aarch64_elf_section_data	bfd/elfnn-aarch64.c	/^_aarch64_elf_section_data;$/;"	t	typeref:struct:_aarch64_elf_section_data	file:
_aarch64_elf_section_data	bfd/elfnn-aarch64.c	/^typedef struct _aarch64_elf_section_data$/;"	s	file:
_access_type	sim/ppc/device.h	/^typedef enum _access_type {$/;"	g
_addr	gdb/nat/aarch64-linux.h	/^      unsigned int _addr;$/;"	m	struct:compat_siginfo::__anon1659::__anon1664
_addr	gdb/nat/amd64-linux-siginfo.c	/^      nat_uptr_t _addr;$/;"	m	struct:nat_siginfo::__anon1666::__anon1671	file:
_addr	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _addr;$/;"	m	struct:compat_siginfo::__anon1674::__anon1679	file:
_addr	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _addr;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1687	file:
_addr_lsb	gdb/nat/amd64-linux-siginfo.c	/^      short int _addr_lsb;$/;"	m	struct:compat_siginfo::__anon1674::__anon1679	file:
_addr_lsb	gdb/nat/amd64-linux-siginfo.c	/^      short int _addr_lsb;$/;"	m	struct:nat_siginfo::__anon1666::__anon1671	file:
_addr_lsb	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _addr_lsb;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1687	file:
_addr_range	sim/common/sim-arange.h	/^typedef struct _addr_range {$/;"	s
_addr_range_tree	sim/common/sim-arange.h	/^typedef struct _addr_range_tree {$/;"	s
_addr_subrange	sim/common/sim-arange.h	/^typedef struct _addr_subrange {$/;"	s
_address_block	sim/ppc/hw_ide.c	/^typedef struct _address_block {$/;"	s	file:
_address_decoder	sim/ppc/hw_ide.c	/^typedef struct _address_decoder {$/;"	s	file:
_arch_smob	gdb/guile/scm-arch.c	/^struct _arch_smob$/;"	s	file:
_arm_elf_section_data	bfd/elf32-arm.c	/^_arm_elf_section_data;$/;"	t	typeref:struct:_arm_elf_section_data	file:
_arm_elf_section_data	bfd/elf32-arm.c	/^typedef struct _arm_elf_section_data$/;"	s	file:
_atomic_add32	sim/bfin/linux-fixed-code.s	/^_atomic_add32:$/;"	l
_atomic_and32	sim/bfin/linux-fixed-code.s	/^_atomic_and32:$/;"	l
_atomic_cas32	sim/bfin/linux-fixed-code.s	/^_atomic_cas32:$/;"	l
_atomic_ior32	sim/bfin/linux-fixed-code.s	/^_atomic_ior32:$/;"	l
_atomic_sub32	sim/bfin/linux-fixed-code.s	/^_atomic_sub32:$/;"	l
_atomic_xchg32	sim/bfin/linux-fixed-code.s	/^_atomic_xchg32:$/;"	l
_atomic_xor32	sim/bfin/linux-fixed-code.s	/^_atomic_xor32:$/;"	l
_attach_type	sim/ppc/device.h	/^typedef enum _attach_type {$/;"	g
_b	sim/testsuite/sim/bfin/10799.s	/^_b:$/;"	l
_bad_iterator	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def _bad_iterator(pointer, len):$/;"	m	class:BadChildrenContainerPrinter1
_bad_iterator	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def _bad_iterator(pointer, len):$/;"	m	class:BadChildrenContainerPrinter2
_band	gdb/fbsd-nat.c	/^      int32_t _band;$/;"	m	struct:siginfo32::__anon1790::__anon1794	file:
_band	gdb/nat/aarch64-linux.h	/^      int _band;$/;"	m	struct:compat_siginfo::__anon1659::__anon1665
_band	gdb/nat/amd64-linux-siginfo.c	/^      int _band;$/;"	m	struct:compat_siginfo::__anon1674::__anon1681	file:
_band	gdb/nat/amd64-linux-siginfo.c	/^      int _band;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1688	file:
_band	gdb/nat/amd64-linux-siginfo.c	/^      int _band;$/;"	m	struct:nat_siginfo::__anon1666::__anon1673	file:
_bdst	sim/testsuite/sim/sh/mov.s	/^_bdst:	.long	0$/;"	l
_bfd_XX_bfd_copy_private_bfd_data_common	bfd/libpei.h	222;"	d
_bfd_XX_bfd_copy_private_bfd_data_common	bfd/libpei.h	257;"	d
_bfd_XX_bfd_copy_private_bfd_data_common	bfd/libpei.h	292;"	d
_bfd_XX_bfd_copy_private_bfd_data_common	bfd/peXXigen.c	/^_bfd_XX_bfd_copy_private_bfd_data_common (bfd * ibfd, bfd * obfd)$/;"	f
_bfd_XX_bfd_copy_private_section_data	bfd/libpei.h	223;"	d
_bfd_XX_bfd_copy_private_section_data	bfd/libpei.h	258;"	d
_bfd_XX_bfd_copy_private_section_data	bfd/libpei.h	293;"	d
_bfd_XX_bfd_copy_private_section_data	bfd/peXXigen.c	/^_bfd_XX_bfd_copy_private_section_data (bfd *ibfd,$/;"	f
_bfd_XX_get_symbol_info	bfd/libpei.h	224;"	d
_bfd_XX_get_symbol_info	bfd/libpei.h	259;"	d
_bfd_XX_get_symbol_info	bfd/libpei.h	294;"	d
_bfd_XX_get_symbol_info	bfd/peXXigen.c	/^_bfd_XX_get_symbol_info (bfd * abfd, asymbol *symbol, symbol_info *ret)$/;"	f
_bfd_XX_only_swap_filehdr_out	bfd/libpei.h	225;"	d
_bfd_XX_only_swap_filehdr_out	bfd/libpei.h	260;"	d
_bfd_XX_only_swap_filehdr_out	bfd/libpei.h	295;"	d
_bfd_XX_only_swap_filehdr_out	bfd/peXXigen.c	/^_bfd_XX_only_swap_filehdr_out (bfd * abfd, void * in, void * out)$/;"	f
_bfd_XX_print_ce_compressed_pdata	bfd/peXXigen.c	/^_bfd_XX_print_ce_compressed_pdata (bfd * abfd, void * vfile)$/;"	f
_bfd_XX_print_private_bfd_data_common	bfd/libpei.h	226;"	d
_bfd_XX_print_private_bfd_data_common	bfd/libpei.h	261;"	d
_bfd_XX_print_private_bfd_data_common	bfd/libpei.h	296;"	d
_bfd_XX_print_private_bfd_data_common	bfd/peXXigen.c	/^_bfd_XX_print_private_bfd_data_common (bfd * abfd, void * vfile)$/;"	f
_bfd_XXi_final_link_postscript	bfd/libpei.h	227;"	d
_bfd_XXi_final_link_postscript	bfd/libpei.h	262;"	d
_bfd_XXi_final_link_postscript	bfd/libpei.h	297;"	d
_bfd_XXi_final_link_postscript	bfd/peXXigen.c	/^_bfd_XXi_final_link_postscript (bfd * abfd, struct coff_final_link_info *pfinfo)$/;"	f
_bfd_XXi_only_swap_filehdr_out	bfd/libpei.h	228;"	d
_bfd_XXi_only_swap_filehdr_out	bfd/libpei.h	263;"	d
_bfd_XXi_only_swap_filehdr_out	bfd/libpei.h	298;"	d
_bfd_XXi_only_swap_filehdr_out	bfd/peXXigen.c	/^_bfd_XXi_only_swap_filehdr_out (bfd * abfd, void * in, void * out)$/;"	f
_bfd_XXi_slurp_codeview_record	bfd/libpei.h	241;"	d
_bfd_XXi_slurp_codeview_record	bfd/libpei.h	276;"	d
_bfd_XXi_slurp_codeview_record	bfd/libpei.h	311;"	d
_bfd_XXi_slurp_codeview_record	bfd/peXXigen.c	/^_bfd_XXi_slurp_codeview_record (bfd * abfd, file_ptr where, unsigned long length, CODEVIEW_INFO *cvinfo)$/;"	f
_bfd_XXi_swap_aouthdr_in	bfd/libpei.h	229;"	d
_bfd_XXi_swap_aouthdr_in	bfd/libpei.h	264;"	d
_bfd_XXi_swap_aouthdr_in	bfd/libpei.h	299;"	d
_bfd_XXi_swap_aouthdr_in	bfd/peXXigen.c	/^_bfd_XXi_swap_aouthdr_in (bfd * abfd,$/;"	f
_bfd_XXi_swap_aouthdr_out	bfd/libpei.h	230;"	d
_bfd_XXi_swap_aouthdr_out	bfd/libpei.h	265;"	d
_bfd_XXi_swap_aouthdr_out	bfd/libpei.h	300;"	d
_bfd_XXi_swap_aouthdr_out	bfd/peXXigen.c	/^_bfd_XXi_swap_aouthdr_out (bfd * abfd, void * in, void * out)$/;"	f
_bfd_XXi_swap_aux_in	bfd/libpei.h	231;"	d
_bfd_XXi_swap_aux_in	bfd/libpei.h	266;"	d
_bfd_XXi_swap_aux_in	bfd/libpei.h	301;"	d
_bfd_XXi_swap_aux_in	bfd/peXXigen.c	/^_bfd_XXi_swap_aux_in (bfd *	abfd,$/;"	f
_bfd_XXi_swap_aux_out	bfd/libpei.h	232;"	d
_bfd_XXi_swap_aux_out	bfd/libpei.h	267;"	d
_bfd_XXi_swap_aux_out	bfd/libpei.h	302;"	d
_bfd_XXi_swap_aux_out	bfd/peXXigen.c	/^_bfd_XXi_swap_aux_out (bfd *  abfd,$/;"	f
_bfd_XXi_swap_debugdir_in	bfd/libpei.h	238;"	d
_bfd_XXi_swap_debugdir_in	bfd/libpei.h	273;"	d
_bfd_XXi_swap_debugdir_in	bfd/libpei.h	308;"	d
_bfd_XXi_swap_debugdir_in	bfd/peXXigen.c	/^_bfd_XXi_swap_debugdir_in (bfd * abfd, void * ext1, void * in1)$/;"	f
_bfd_XXi_swap_debugdir_out	bfd/libpei.h	239;"	d
_bfd_XXi_swap_debugdir_out	bfd/libpei.h	274;"	d
_bfd_XXi_swap_debugdir_out	bfd/libpei.h	309;"	d
_bfd_XXi_swap_debugdir_out	bfd/peXXigen.c	/^_bfd_XXi_swap_debugdir_out (bfd * abfd, void * inp, void * extp)$/;"	f
_bfd_XXi_swap_lineno_in	bfd/libpei.h	233;"	d
_bfd_XXi_swap_lineno_in	bfd/libpei.h	268;"	d
_bfd_XXi_swap_lineno_in	bfd/libpei.h	303;"	d
_bfd_XXi_swap_lineno_in	bfd/peXXigen.c	/^_bfd_XXi_swap_lineno_in (bfd * abfd, void * ext1, void * in1)$/;"	f
_bfd_XXi_swap_lineno_out	bfd/libpei.h	234;"	d
_bfd_XXi_swap_lineno_out	bfd/libpei.h	269;"	d
_bfd_XXi_swap_lineno_out	bfd/libpei.h	304;"	d
_bfd_XXi_swap_lineno_out	bfd/peXXigen.c	/^_bfd_XXi_swap_lineno_out (bfd * abfd, void * inp, void * outp)$/;"	f
_bfd_XXi_swap_scnhdr_out	bfd/libpei.h	235;"	d
_bfd_XXi_swap_scnhdr_out	bfd/libpei.h	270;"	d
_bfd_XXi_swap_scnhdr_out	bfd/libpei.h	305;"	d
_bfd_XXi_swap_scnhdr_out	bfd/peXXigen.c	/^_bfd_XXi_swap_scnhdr_out (bfd * abfd, void * in, void * out)$/;"	f
_bfd_XXi_swap_sym_in	bfd/libpei.h	236;"	d
_bfd_XXi_swap_sym_in	bfd/libpei.h	271;"	d
_bfd_XXi_swap_sym_in	bfd/libpei.h	306;"	d
_bfd_XXi_swap_sym_in	bfd/peXXigen.c	/^_bfd_XXi_swap_sym_in (bfd * abfd, void * ext1, void * in1)$/;"	f
_bfd_XXi_swap_sym_out	bfd/libpei.h	237;"	d
_bfd_XXi_swap_sym_out	bfd/libpei.h	272;"	d
_bfd_XXi_swap_sym_out	bfd/libpei.h	307;"	d
_bfd_XXi_swap_sym_out	bfd/peXXigen.c	/^_bfd_XXi_swap_sym_out (bfd * abfd, void * inp, void * extp)$/;"	f
_bfd_XXi_write_codeview_record	bfd/libpei.h	240;"	d
_bfd_XXi_write_codeview_record	bfd/libpei.h	275;"	d
_bfd_XXi_write_codeview_record	bfd/libpei.h	310;"	d
_bfd_XXi_write_codeview_record	bfd/peXXigen.c	/^_bfd_XXi_write_codeview_record (bfd * abfd, file_ptr where, CODEVIEW_INFO *cvinfo)$/;"	f
_bfd_aarch64_add_stub_entry_after	bfd/elfnn-aarch64.c	/^_bfd_aarch64_add_stub_entry_after (const char *stub_name,$/;"	f	file:
_bfd_aarch64_add_stub_entry_in_group	bfd/elfnn-aarch64.c	/^_bfd_aarch64_add_stub_entry_in_group (const char *stub_name,$/;"	f	file:
_bfd_aarch64_adrp_p	bfd/elfnn-aarch64.c	/^_bfd_aarch64_adrp_p (uint32_t insn)$/;"	f	file:
_bfd_aarch64_create_or_find_stub_sec	bfd/elfnn-aarch64.c	/^_bfd_aarch64_create_or_find_stub_sec (asection *section,$/;"	f	file:
_bfd_aarch64_create_stub_section	bfd/elfnn-aarch64.c	/^_bfd_aarch64_create_stub_section (asection *section,$/;"	f	file:
_bfd_aarch64_decode_adrp_imm	bfd/elfxx-aarch64.c	/^_bfd_aarch64_decode_adrp_imm (uint32_t insn)$/;"	f
_bfd_aarch64_elf_grok_prstatus	bfd/elfxx-aarch64.c	/^_bfd_aarch64_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f
_bfd_aarch64_elf_grok_psinfo	bfd/elfxx-aarch64.c	/^_bfd_aarch64_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f
_bfd_aarch64_elf_put_addend	bfd/elfxx-aarch64.c	/^_bfd_aarch64_elf_put_addend (bfd *abfd,$/;"	f
_bfd_aarch64_elf_resolve_relocation	bfd/elfxx-aarch64.c	/^_bfd_aarch64_elf_resolve_relocation (bfd_reloc_code_real_type r_type,$/;"	f
_bfd_aarch64_elf_write_core_note	bfd/elfxx-aarch64.c	/^_bfd_aarch64_elf_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,$/;"	f
_bfd_aarch64_erratum_835769_scan	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_835769_scan (bfd *input_bfd,$/;"	f	file:
_bfd_aarch64_erratum_835769_stub_name	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_835769_stub_name (unsigned num_fixes)$/;"	f	file:
_bfd_aarch64_erratum_843419_branch_to_stub	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_branch_to_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
_bfd_aarch64_erratum_843419_clear_stub	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_clear_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
_bfd_aarch64_erratum_843419_fixup	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_fixup (uint32_t insn,$/;"	f	file:
_bfd_aarch64_erratum_843419_p	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_p (bfd_byte *contents, bfd_vma vma,$/;"	f	file:
_bfd_aarch64_erratum_843419_scan	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_scan (bfd *input_bfd, asection *section,$/;"	f	file:
_bfd_aarch64_erratum_843419_sequence_p	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_sequence_p (uint32_t insn_1, uint32_t insn_2,$/;"	f	file:
_bfd_aarch64_erratum_843419_stub_name	bfd/elfnn-aarch64.c	/^_bfd_aarch64_erratum_843419_stub_name (asection *input_section,$/;"	f	file:
_bfd_aarch64_get_stub_for_link_section	bfd/elfnn-aarch64.c	/^_bfd_aarch64_get_stub_for_link_section (asection *link_section,$/;"	f	file:
_bfd_aarch64_reencode_adr_imm	bfd/elfxx-aarch64.c	/^_bfd_aarch64_reencode_adr_imm (uint32_t insn, uint32_t imm)$/;"	f
_bfd_aarch64_resize_stubs	bfd/elfnn-aarch64.c	/^_bfd_aarch64_resize_stubs (struct elf_aarch64_link_hash_table *htab)$/;"	f	file:
_bfd_aarch64_sign_extend	bfd/elfxx-aarch64.c	/^_bfd_aarch64_sign_extend (bfd_vma value, int bits)$/;"	f
_bfd_abort	bfd/bfd.c	/^_bfd_abort (const char *file, int line, const char *fn)$/;"	f
_bfd_add_bfd_to_archive_cache	bfd/archive.c	/^_bfd_add_bfd_to_archive_cache (bfd *arch_bfd, file_ptr filepos, bfd *new_elt)$/;"	f
_bfd_add_merge_section	bfd/merge.c	/^_bfd_add_merge_section (bfd *abfd, void **psinfo, asection *sec,$/;"	f
_bfd_aoutsz	bfd/libcoff.h	/^  unsigned int _bfd_aoutsz;$/;"	m	struct:__anon1012
_bfd_append_relative_path	bfd/archive.c	/^_bfd_append_relative_path (bfd *arch, char *elt_name)$/;"	f
_bfd_ar_sizepad	bfd/archive.c	/^_bfd_ar_sizepad (char *p, size_t n, bfd_size_type size)$/;"	f
_bfd_ar_spacepad	bfd/archive.c	/^_bfd_ar_spacepad (char *p, size_t n, const char *fmt, long val)$/;"	f
_bfd_archive_64_bit_construct_extended_name_table	bfd/libbfd-in.h	157;"	d
_bfd_archive_64_bit_construct_extended_name_table	bfd/libbfd.h	162;"	d
_bfd_archive_64_bit_generic_stat_arch_elt	bfd/libbfd-in.h	169;"	d
_bfd_archive_64_bit_generic_stat_arch_elt	bfd/libbfd.h	174;"	d
_bfd_archive_64_bit_get_elt_at_index	bfd/libbfd-in.h	167;"	d
_bfd_archive_64_bit_get_elt_at_index	bfd/libbfd.h	172;"	d
_bfd_archive_64_bit_openr_next_archived_file	bfd/libbfd-in.h	165;"	d
_bfd_archive_64_bit_openr_next_archived_file	bfd/libbfd.h	170;"	d
_bfd_archive_64_bit_read_ar_hdr	bfd/libbfd-in.h	161;"	d
_bfd_archive_64_bit_read_ar_hdr	bfd/libbfd.h	166;"	d
_bfd_archive_64_bit_slurp_armap	bfd/archive64.c	/^_bfd_archive_64_bit_slurp_armap (bfd *abfd)$/;"	f
_bfd_archive_64_bit_slurp_extended_name_table	bfd/libbfd-in.h	155;"	d
_bfd_archive_64_bit_slurp_extended_name_table	bfd/libbfd.h	160;"	d
_bfd_archive_64_bit_truncate_arname	bfd/libbfd-in.h	159;"	d
_bfd_archive_64_bit_truncate_arname	bfd/libbfd.h	164;"	d
_bfd_archive_64_bit_update_armap_timestamp	bfd/libbfd-in.h	171;"	d
_bfd_archive_64_bit_update_armap_timestamp	bfd/libbfd.h	176;"	d
_bfd_archive_64_bit_write_ar_hdr	bfd/libbfd-in.h	163;"	d
_bfd_archive_64_bit_write_ar_hdr	bfd/libbfd.h	168;"	d
_bfd_archive_64_bit_write_armap	bfd/archive64.c	/^_bfd_archive_64_bit_write_armap (bfd *arch,$/;"	f
_bfd_archive_bsd44_construct_extended_name_table	bfd/archive.c	/^_bfd_archive_bsd44_construct_extended_name_table (bfd *abfd,$/;"	f
_bfd_archive_bsd44_generic_stat_arch_elt	bfd/libbfd-in.h	394;"	d
_bfd_archive_bsd44_generic_stat_arch_elt	bfd/libbfd.h	399;"	d
_bfd_archive_bsd44_get_elt_at_index	bfd/libbfd-in.h	393;"	d
_bfd_archive_bsd44_get_elt_at_index	bfd/libbfd.h	398;"	d
_bfd_archive_bsd44_openr_next_archived_file	bfd/libbfd-in.h	391;"	d
_bfd_archive_bsd44_openr_next_archived_file	bfd/libbfd.h	396;"	d
_bfd_archive_bsd44_read_ar_hdr	bfd/libbfd-in.h	389;"	d
_bfd_archive_bsd44_read_ar_hdr	bfd/libbfd.h	394;"	d
_bfd_archive_bsd44_slurp_armap	bfd/libbfd-in.h	382;"	d
_bfd_archive_bsd44_slurp_armap	bfd/libbfd.h	387;"	d
_bfd_archive_bsd44_slurp_extended_name_table	bfd/libbfd-in.h	383;"	d
_bfd_archive_bsd44_slurp_extended_name_table	bfd/libbfd.h	388;"	d
_bfd_archive_bsd44_truncate_arname	bfd/libbfd-in.h	387;"	d
_bfd_archive_bsd44_truncate_arname	bfd/libbfd.h	392;"	d
_bfd_archive_bsd44_update_armap_timestamp	bfd/libbfd-in.h	396;"	d
_bfd_archive_bsd44_update_armap_timestamp	bfd/libbfd.h	401;"	d
_bfd_archive_bsd44_write_ar_hdr	bfd/libbfd-in.h	390;"	d
_bfd_archive_bsd44_write_ar_hdr	bfd/libbfd.h	395;"	d
_bfd_archive_bsd44_write_armap	bfd/libbfd-in.h	388;"	d
_bfd_archive_bsd44_write_armap	bfd/libbfd.h	393;"	d
_bfd_archive_bsd_construct_extended_name_table	bfd/archive.c	/^_bfd_archive_bsd_construct_extended_name_table (bfd *abfd,$/;"	f
_bfd_archive_bsd_generic_stat_arch_elt	bfd/libbfd-in.h	355;"	d
_bfd_archive_bsd_generic_stat_arch_elt	bfd/libbfd.h	360;"	d
_bfd_archive_bsd_get_elt_at_index	bfd/libbfd-in.h	354;"	d
_bfd_archive_bsd_get_elt_at_index	bfd/libbfd.h	359;"	d
_bfd_archive_bsd_openr_next_archived_file	bfd/libbfd-in.h	352;"	d
_bfd_archive_bsd_openr_next_archived_file	bfd/libbfd.h	357;"	d
_bfd_archive_bsd_read_ar_hdr	bfd/libbfd-in.h	350;"	d
_bfd_archive_bsd_read_ar_hdr	bfd/libbfd.h	355;"	d
_bfd_archive_bsd_slurp_armap	bfd/libbfd-in.h	343;"	d
_bfd_archive_bsd_slurp_armap	bfd/libbfd.h	348;"	d
_bfd_archive_bsd_slurp_extended_name_table	bfd/libbfd-in.h	344;"	d
_bfd_archive_bsd_slurp_extended_name_table	bfd/libbfd.h	349;"	d
_bfd_archive_bsd_truncate_arname	bfd/libbfd-in.h	348;"	d
_bfd_archive_bsd_truncate_arname	bfd/libbfd.h	353;"	d
_bfd_archive_bsd_update_armap_timestamp	bfd/archive.c	/^_bfd_archive_bsd_update_armap_timestamp (bfd *arch)$/;"	f
_bfd_archive_bsd_write_ar_hdr	bfd/libbfd-in.h	351;"	d
_bfd_archive_bsd_write_ar_hdr	bfd/libbfd.h	356;"	d
_bfd_archive_bsd_write_armap	bfd/libbfd-in.h	349;"	d
_bfd_archive_bsd_write_armap	bfd/libbfd.h	354;"	d
_bfd_archive_close_and_cleanup	bfd/archive.c	/^_bfd_archive_close_and_cleanup (bfd *abfd)$/;"	f
_bfd_archive_coff_construct_extended_name_table	bfd/archive.c	/^_bfd_archive_coff_construct_extended_name_table (bfd *abfd,$/;"	f
_bfd_archive_coff_generic_stat_arch_elt	bfd/libbfd-in.h	375;"	d
_bfd_archive_coff_generic_stat_arch_elt	bfd/libbfd.h	380;"	d
_bfd_archive_coff_get_elt_at_index	bfd/libbfd-in.h	374;"	d
_bfd_archive_coff_get_elt_at_index	bfd/libbfd.h	379;"	d
_bfd_archive_coff_openr_next_archived_file	bfd/libbfd-in.h	372;"	d
_bfd_archive_coff_openr_next_archived_file	bfd/libbfd.h	377;"	d
_bfd_archive_coff_read_ar_hdr	bfd/libbfd-in.h	370;"	d
_bfd_archive_coff_read_ar_hdr	bfd/libbfd.h	375;"	d
_bfd_archive_coff_slurp_armap	bfd/libbfd-in.h	363;"	d
_bfd_archive_coff_slurp_armap	bfd/libbfd.h	368;"	d
_bfd_archive_coff_slurp_extended_name_table	bfd/libbfd-in.h	364;"	d
_bfd_archive_coff_slurp_extended_name_table	bfd/libbfd.h	369;"	d
_bfd_archive_coff_truncate_arname	bfd/libbfd-in.h	368;"	d
_bfd_archive_coff_truncate_arname	bfd/libbfd.h	373;"	d
_bfd_archive_coff_update_armap_timestamp	bfd/libbfd-in.h	377;"	d
_bfd_archive_coff_update_armap_timestamp	bfd/libbfd.h	382;"	d
_bfd_archive_coff_write_ar_hdr	bfd/libbfd-in.h	371;"	d
_bfd_archive_coff_write_ar_hdr	bfd/libbfd.h	376;"	d
_bfd_archive_coff_write_armap	bfd/libbfd-in.h	369;"	d
_bfd_archive_coff_write_armap	bfd/libbfd.h	374;"	d
_bfd_assert_handler	bfd/bfd.c	/^static bfd_assert_handler_type _bfd_assert_handler = _bfd_default_assert_handler;$/;"	v	file:
_bfd_associated_vector	bfd/targets.c	/^static const bfd_target *_bfd_associated_vector[] = {$/;"	v	file:
_bfd_auxesz	bfd/libcoff.h	/^  unsigned int _bfd_auxesz;$/;"	m	struct:__anon1012
_bfd_bool_bfd_asection_bfd_asection_true	bfd/libbfd.c	/^_bfd_bool_bfd_asection_bfd_asection_true (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_asymbol_bfd_asymbol_true	bfd/libbfd.c	/^_bfd_bool_bfd_asymbol_bfd_asymbol_true (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_asymbol_false	bfd/libbfd.c	/^_bfd_bool_bfd_asymbol_false (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_bfd_true	bfd/libbfd.c	/^_bfd_bool_bfd_bfd_true (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_false	bfd/libbfd.c	/^_bfd_bool_bfd_false (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_bool_bfd_false_error	bfd/libbfd.c	/^_bfd_bool_bfd_false_error (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_bool_bfd_link_false_error	bfd/libbfd.c	/^_bfd_bool_bfd_link_false_error (bfd *abfd,$/;"	f
_bfd_bool_bfd_link_true	bfd/libbfd.c	/^_bfd_bool_bfd_link_true (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_ptr_true	bfd/libbfd.c	/^_bfd_bool_bfd_ptr_true (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bool_bfd_true	bfd/libbfd.c	/^_bfd_bool_bfd_true (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_bool_bfd_uint_true	bfd/libbfd.c	/^_bfd_bool_bfd_uint_true (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_bsd44_write_ar_hdr	bfd/archive.c	/^_bfd_bsd44_write_ar_hdr (bfd *archive, bfd *abfd)$/;"	f
_bfd_bsd_write_armap	bfd/archive.c	/^_bfd_bsd_write_armap (bfd *arch,$/;"	f
_bfd_calloc_wrapper	bfd/archive.c	/^_bfd_calloc_wrapper (size_t a, size_t b)$/;"	f	file:
_bfd_canonicalize_dynamic_reloc	bfd/bfd-in2.h	/^  long        (*_bfd_canonicalize_dynamic_reloc) (bfd *, arelent **,$/;"	m	struct:bfd_target
_bfd_canonicalize_dynamic_symtab	bfd/bfd-in2.h	/^  long        (*_bfd_canonicalize_dynamic_symtab) (bfd *, struct bfd_symbol **);$/;"	m	struct:bfd_target
_bfd_canonicalize_reloc	bfd/bfd-in2.h	/^  long        (*_bfd_canonicalize_reloc) (bfd *, sec_ptr, arelent **,$/;"	m	struct:bfd_target
_bfd_canonicalize_symtab	bfd/bfd-in2.h	/^  long        (*_bfd_canonicalize_symtab) (bfd *, struct bfd_symbol **);$/;"	m	struct:bfd_target
_bfd_check_format	bfd/bfd-in2.h	/^              (*_bfd_check_format[bfd_type_end]) (bfd *);$/;"	m	struct:bfd_target	typeref:struct:bfd_target::_bfd_check_format
_bfd_clear_contents	bfd/reloc.c	/^_bfd_clear_contents (reloc_howto_type *howto,$/;"	f
_bfd_coff_adjust_symndx	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_adjust_symndx)$/;"	m	struct:__anon1012
_bfd_coff_arm_set_private_flags	bfd/coff-arm.c	/^_bfd_coff_arm_set_private_flags (bfd * abfd, flagword flags)$/;"	f	file:
_bfd_coff_bad_format_hook	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_bad_format_hook)$/;"	m	struct:__anon1012
_bfd_coff_classify_symbol	bfd/libcoff.h	/^  enum coff_symbol_classification (*_bfd_coff_classify_symbol)$/;"	m	struct:__anon1012	typeref:enum:__anon1012::_bfd_coff_classify_symbol
_bfd_coff_compute_section_file_positions	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_compute_section_file_positions)$/;"	m	struct:__anon1012
_bfd_coff_debug_merge_hash_newfunc	bfd/cofflink.c	/^_bfd_coff_debug_merge_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_coff_debug_string_prefix_length	bfd/libcoff.h	/^  unsigned int _bfd_coff_debug_string_prefix_length;$/;"	m	struct:__anon1012
_bfd_coff_default_section_alignment_power	bfd/libcoff.h	/^  unsigned int _bfd_coff_default_section_alignment_power;$/;"	m	struct:__anon1012
_bfd_coff_final_link	bfd/cofflink.c	/^_bfd_coff_final_link (bfd *abfd,$/;"	f
_bfd_coff_final_link_postscript	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_final_link_postscript)$/;"	m	struct:__anon1012
_bfd_coff_force_symnames_in_strings	bfd/libcoff.h	/^  bfd_boolean _bfd_coff_force_symnames_in_strings;$/;"	m	struct:__anon1012
_bfd_coff_free_symbols	bfd/coffgen.c	/^_bfd_coff_free_symbols (bfd *abfd)$/;"	f
_bfd_coff_gc_keep	bfd/coffgen.c	/^_bfd_coff_gc_keep (struct bfd_link_info *info)$/;"	f	file:
_bfd_coff_gc_mark	bfd/coffgen.c	/^_bfd_coff_gc_mark (struct bfd_link_info *info,$/;"	f	file:
_bfd_coff_gc_mark_extra_sections	bfd/coffgen.c	/^_bfd_coff_gc_mark_extra_sections (struct bfd_link_info *info,$/;"	f	file:
_bfd_coff_gc_mark_hook	bfd/coffgen.c	/^_bfd_coff_gc_mark_hook (asection *sec,$/;"	f	file:
_bfd_coff_gc_mark_reloc	bfd/coffgen.c	/^_bfd_coff_gc_mark_reloc (struct bfd_link_info *info,$/;"	f	file:
_bfd_coff_gc_mark_rsec	bfd/coffgen.c	/^_bfd_coff_gc_mark_rsec (struct bfd_link_info *info, asection *sec,$/;"	f	file:
_bfd_coff_generic_relocate_section	bfd/cofflink.c	/^_bfd_coff_generic_relocate_section (bfd *output_bfd,$/;"	f
_bfd_coff_get_external_symbols	bfd/coffgen.c	/^_bfd_coff_get_external_symbols (bfd *abfd)$/;"	f
_bfd_coff_internal_syment_name	bfd/coffgen.c	/^_bfd_coff_internal_syment_name (bfd *abfd,$/;"	f
_bfd_coff_is_local_label_name	bfd/coffgen.c	/^_bfd_coff_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_coff_link_add_one_symbol	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_link_add_one_symbol)$/;"	m	struct:__anon1012
_bfd_coff_link_add_symbols	bfd/cofflink.c	/^_bfd_coff_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_coff_link_hash_newfunc	bfd/cofflink.c	/^_bfd_coff_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_coff_link_hash_table_create	bfd/cofflink.c	/^_bfd_coff_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_coff_link_hash_table_init	bfd/cofflink.c	/^_bfd_coff_link_hash_table_init (struct coff_link_hash_table *table,$/;"	f
_bfd_coff_link_input_bfd	bfd/cofflink.c	/^_bfd_coff_link_input_bfd (struct coff_final_link_info *flaginfo, bfd *input_bfd)$/;"	f
_bfd_coff_link_output_has_begun	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_link_output_has_begun)$/;"	m	struct:__anon1012
_bfd_coff_long_filenames	bfd/libcoff.h	/^  bfd_boolean _bfd_coff_long_filenames;$/;"	m	struct:__anon1012
_bfd_coff_long_section_names	bfd/libcoff.h	/^  bfd_boolean _bfd_coff_long_section_names;$/;"	m	struct:__anon1012
_bfd_coff_max_nscns	bfd/libcoff.h	/^  unsigned int _bfd_coff_max_nscns;$/;"	m	struct:__anon1012
_bfd_coff_mkobject_hook	bfd/libcoff.h	/^  void * (*_bfd_coff_mkobject_hook)$/;"	m	struct:__anon1012
_bfd_coff_pointerize_aux_hook	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_pointerize_aux_hook)$/;"	m	struct:__anon1012
_bfd_coff_print_aux	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_print_aux)$/;"	m	struct:__anon1012
_bfd_coff_print_pdata	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_print_pdata)$/;"	m	struct:__anon1012
_bfd_coff_read_internal_relocs	bfd/coffgen.c	/^_bfd_coff_read_internal_relocs (bfd *abfd,$/;"	f
_bfd_coff_read_string_table	bfd/coffgen.c	/^_bfd_coff_read_string_table (bfd *abfd)$/;"	f
_bfd_coff_reloc16_estimate	bfd/libcoff.h	/^  int (*_bfd_coff_reloc16_estimate)$/;"	m	struct:__anon1012
_bfd_coff_reloc16_extra_cases	bfd/libcoff.h	/^  void (*_bfd_coff_reloc16_extra_cases)$/;"	m	struct:__anon1012
_bfd_coff_reloc_link_order	bfd/cofflink.c	/^_bfd_coff_reloc_link_order (bfd *output_bfd,$/;"	f
_bfd_coff_relocate_section	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_relocate_section)$/;"	m	struct:__anon1012
_bfd_coff_rtype_to_howto	bfd/libcoff.h	/^  reloc_howto_type *(*_bfd_coff_rtype_to_howto)$/;"	m	struct:__anon1012
_bfd_coff_section_already_linked	bfd/coffgen.c	/^_bfd_coff_section_already_linked (bfd *abfd,$/;"	f
_bfd_coff_set_arch_mach_hook	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_set_arch_mach_hook)$/;"	m	struct:__anon1012
_bfd_coff_set_long_section_names	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_set_long_section_names)$/;"	m	struct:__anon1012
_bfd_coff_slurp_symbol_table	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_slurp_symbol_table)$/;"	m	struct:__anon1012
_bfd_coff_start_final_link	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_start_final_link)$/;"	m	struct:__anon1012
_bfd_coff_swap_aouthdr_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_aouthdr_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_aouthdr_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_aouthdr_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_aux_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_aux_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_aux_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_aux_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_filehdr_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_filehdr_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_filehdr_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_filehdr_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_lineno_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_lineno_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_lineno_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_lineno_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_reloc_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_reloc_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_reloc_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_reloc_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_scnhdr_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_scnhdr_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_scnhdr_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_scnhdr_out)$/;"	m	struct:__anon1012
_bfd_coff_swap_sym_in	bfd/libcoff.h	/^  void (*_bfd_coff_swap_sym_in)$/;"	m	struct:__anon1012
_bfd_coff_swap_sym_out	bfd/libcoff.h	/^  unsigned int (*_bfd_coff_swap_sym_out)$/;"	m	struct:__anon1012
_bfd_coff_symname_in_debug	bfd/libcoff.h	/^  bfd_boolean (*_bfd_coff_symname_in_debug)$/;"	m	struct:__anon1012
_bfd_coff_write_armap	bfd/archive.c	/^_bfd_coff_write_armap (bfd *arch,$/;"	f
_bfd_coff_write_global_sym	bfd/cofflink.c	/^_bfd_coff_write_global_sym (struct bfd_hash_entry *bh, void *data)$/;"	f
_bfd_coff_write_task_globals	bfd/cofflink.c	/^_bfd_coff_write_task_globals (struct coff_link_hash_entry *h, void *data)$/;"	f
_bfd_compute_and_write_armap	bfd/archive.c	/^_bfd_compute_and_write_armap (bfd *arch, unsigned int elength)$/;"	f
_bfd_construct_extended_name_table	bfd/archive.c	/^_bfd_construct_extended_name_table (bfd *abfd,$/;"	f
_bfd_construct_extended_name_table	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_construct_extended_name_table) (bfd *, char **,$/;"	m	struct:bfd_target
_bfd_copy_link_hash_symbol_type	bfd/bfd-in2.h	/^  void        (*_bfd_copy_link_hash_symbol_type) (bfd *,$/;"	m	struct:bfd_target
_bfd_copy_private_bfd_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_copy_private_bfd_data) (bfd *, bfd *);$/;"	m	struct:bfd_target
_bfd_copy_private_header_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_copy_private_header_data) (bfd *, bfd *);$/;"	m	struct:bfd_target
_bfd_copy_private_section_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_copy_private_section_data) (bfd *, sec_ptr, bfd *,$/;"	m	struct:bfd_target
_bfd_copy_private_symbol_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_copy_private_symbol_data) (bfd *, asymbol *, bfd *,$/;"	m	struct:bfd_target
_bfd_count_link_order_relocs	bfd/linker.c	/^_bfd_count_link_order_relocs (struct bfd_link_order *link_order)$/;"	f
_bfd_cr16_elf_adjust_dynamic_symbol	bfd/elf32-cr16.c	/^_bfd_cr16_elf_adjust_dynamic_symbol (struct bfd_link_info * info,$/;"	f	file:
_bfd_cr16_elf_create_dynamic_sections	bfd/elf32-cr16.c	/^_bfd_cr16_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_cr16_elf_create_got_section	bfd/elf32-cr16.c	/^_bfd_cr16_elf_create_got_section (bfd * abfd, struct bfd_link_info * info)$/;"	f	file:
_bfd_cr16_elf_final_write_processing	bfd/elf32-cr16.c	/^_bfd_cr16_elf_final_write_processing (bfd *abfd,$/;"	f	file:
_bfd_cr16_elf_finish_dynamic_sections	bfd/elf32-cr16.c	/^_bfd_cr16_elf_finish_dynamic_sections (bfd * output_bfd,$/;"	f	file:
_bfd_cr16_elf_finish_dynamic_symbol	bfd/elf32-cr16.c	/^_bfd_cr16_elf_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
_bfd_cr16_elf_merge_private_bfd_data	bfd/elf32-cr16.c	/^_bfd_cr16_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_cr16_elf_object_p	bfd/elf32-cr16.c	/^_bfd_cr16_elf_object_p (bfd *abfd)$/;"	f	file:
_bfd_cr16_elf_reloc_type_class	bfd/elf32-cr16.c	/^_bfd_cr16_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_cr16_elf_size_dynamic_sections	bfd/elf32-cr16.c	/^_bfd_cr16_elf_size_dynamic_sections (bfd * output_bfd,$/;"	f	file:
_bfd_create_empty_archive_element_shell	bfd/archive.c	/^_bfd_create_empty_archive_element_shell (bfd *obfd)$/;"	f
_bfd_default_assert_handler	bfd/bfd.c	/^_bfd_default_assert_handler (const char *bfd_formatmsg,$/;"	f	file:
_bfd_default_link_order	bfd/linker.c	/^_bfd_default_link_order (bfd *abfd,$/;"	f
_bfd_define_common_symbol	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_define_common_symbol) (bfd *, struct bfd_link_info *,$/;"	m	struct:bfd_target
_bfd_define_start_stop	bfd/bfd-in2.h	/^              (*_bfd_define_start_stop) (struct bfd_link_info *, const char *,$/;"	m	struct:bfd_target	typeref:struct:bfd_target::_bfd_define_start_stop
_bfd_delete_bfd	bfd/opncls.c	/^_bfd_delete_bfd (bfd *abfd)$/;"	f	file:
_bfd_discard_group	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_discard_group) (bfd *, struct bfd_section *);$/;"	m	struct:bfd_target
_bfd_discard_section_stabs	bfd/stabs.c	/^_bfd_discard_section_stabs (bfd *abfd,$/;"	f
_bfd_dlx_elf_hi16_reloc	bfd/elf32-dlx.c	/^_bfd_dlx_elf_hi16_reloc (bfd *abfd,$/;"	f	file:
_bfd_do_ns32k_reloc_contents	bfd/cpu-ns32k.c	/^_bfd_do_ns32k_reloc_contents (reloc_howto_type *howto,$/;"	f
_bfd_doprnt	bfd/bfd.c	/^_bfd_doprnt (FILE *stream, const char *format, union _bfd_doprnt_args *args)$/;"	f	file:
_bfd_doprnt_args	bfd/bfd.c	/^union _bfd_doprnt_args$/;"	u	file:
_bfd_doprnt_scan	bfd/bfd.c	/^_bfd_doprnt_scan (const char *format, union _bfd_doprnt_args *args)$/;"	f	file:
_bfd_dummy_target	bfd/libbfd.c	/^_bfd_dummy_target (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_dwarf1_find_nearest_line	bfd/dwarf1.c	/^_bfd_dwarf1_find_nearest_line (bfd *abfd,$/;"	f
_bfd_dwarf2_cleanup_debug_info	bfd/dwarf2.c	/^_bfd_dwarf2_cleanup_debug_info (bfd *abfd, void **pinfo)$/;"	f
_bfd_dwarf2_find_inliner_info	bfd/dwarf2.c	/^_bfd_dwarf2_find_inliner_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_dwarf2_find_nearest_line	bfd/dwarf2.c	/^_bfd_dwarf2_find_nearest_line (bfd *abfd,$/;"	f
_bfd_dwarf2_find_symbol_bias	bfd/dwarf2.c	/^_bfd_dwarf2_find_symbol_bias (asymbol ** symbols, void ** pinfo)$/;"	f
_bfd_dwarf2_slurp_debug_info	bfd/dwarf2.c	/^_bfd_dwarf2_slurp_debug_info (bfd *abfd, bfd *debug_bfd,$/;"	f
_bfd_ecoff_bfd_copy_link_hash_symbol_type	bfd/libecoff.h	320;"	d
_bfd_ecoff_bfd_copy_private_bfd_data	bfd/ecoff.c	/^_bfd_ecoff_bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_ecoff_bfd_copy_private_header_data	bfd/libecoff.h	255;"	d
_bfd_ecoff_bfd_copy_private_section_data	bfd/libecoff.h	249;"	d
_bfd_ecoff_bfd_copy_private_symbol_data	bfd/libecoff.h	252;"	d
_bfd_ecoff_bfd_define_common_symbol	bfd/coff-alpha.c	2396;"	d	file:
_bfd_ecoff_bfd_define_common_symbol	bfd/coff-mips.c	1422;"	d	file:
_bfd_ecoff_bfd_define_start_stop	bfd/coff-alpha.c	2398;"	d	file:
_bfd_ecoff_bfd_define_start_stop	bfd/coff-mips.c	1424;"	d	file:
_bfd_ecoff_bfd_discard_group	bfd/coff-alpha.c	2393;"	d	file:
_bfd_ecoff_bfd_discard_group	bfd/coff-mips.c	1419;"	d	file:
_bfd_ecoff_bfd_final_link	bfd/ecoff.c	/^_bfd_ecoff_bfd_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_ecoff_bfd_free_cached_info	bfd/libecoff.h	238;"	d
_bfd_ecoff_bfd_gc_sections	bfd/coff-alpha.c	2390;"	d	file:
_bfd_ecoff_bfd_gc_sections	bfd/coff-mips.c	1410;"	d	file:
_bfd_ecoff_bfd_get_relocated_section_contents	bfd/coff-alpha.c	2378;"	d	file:
_bfd_ecoff_bfd_get_relocated_section_contents	bfd/coff-mips.c	1399;"	d	file:
_bfd_ecoff_bfd_is_group_section	bfd/coff-alpha.c	2392;"	d	file:
_bfd_ecoff_bfd_is_group_section	bfd/coff-mips.c	1418;"	d	file:
_bfd_ecoff_bfd_is_local_label_name	bfd/ecoff.c	/^_bfd_ecoff_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_ecoff_bfd_is_target_special_symbol	bfd/libecoff.h	279;"	d
_bfd_ecoff_bfd_link_add_symbols	bfd/ecoff.c	/^_bfd_ecoff_bfd_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_ecoff_bfd_link_check_relocs	bfd/coff-alpha.c	2399;"	d	file:
_bfd_ecoff_bfd_link_check_relocs	bfd/libecoff.h	245;"	d
_bfd_ecoff_bfd_link_hash_table_create	bfd/ecoff.c	/^_bfd_ecoff_bfd_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_ecoff_bfd_link_hide_symbol	bfd/coff-alpha.c	2397;"	d	file:
_bfd_ecoff_bfd_link_hide_symbol	bfd/coff-mips.c	1423;"	d	file:
_bfd_ecoff_bfd_link_just_syms	bfd/libecoff.h	319;"	d
_bfd_ecoff_bfd_link_split_section	bfd/libecoff.h	244;"	d
_bfd_ecoff_bfd_lookup_section_flags	bfd/coff-alpha.c	2386;"	d	file:
_bfd_ecoff_bfd_lookup_section_flags	bfd/coff-mips.c	1413;"	d	file:
_bfd_ecoff_bfd_make_debug_symbol	bfd/libecoff.h	297;"	d
_bfd_ecoff_bfd_merge_private_bfd_data	bfd/libecoff.h	261;"	d
_bfd_ecoff_bfd_merge_sections	bfd/coff-alpha.c	2391;"	d	file:
_bfd_ecoff_bfd_merge_sections	bfd/coff-mips.c	1416;"	d	file:
_bfd_ecoff_bfd_print_private_bfd_data	bfd/libecoff.h	258;"	d
_bfd_ecoff_bfd_relax_section	bfd/coff-alpha.c	2389;"	d	file:
_bfd_ecoff_bfd_relax_section	bfd/coff-mips.c	1407;"	d	file:
_bfd_ecoff_bfd_reloc_name_lookup	bfd/coff-alpha.c	2374;"	d	file:
_bfd_ecoff_bfd_reloc_name_lookup	bfd/coff-mips.c	1396;"	d	file:
_bfd_ecoff_bfd_reloc_type_lookup	bfd/coff-alpha.c	2373;"	d	file:
_bfd_ecoff_bfd_reloc_type_lookup	bfd/coff-mips.c	1395;"	d	file:
_bfd_ecoff_bfd_set_private_flags	bfd/libecoff.h	264;"	d
_bfd_ecoff_canonicalize_reloc	bfd/ecoff.c	/^_bfd_ecoff_canonicalize_reloc (bfd *abfd,$/;"	f
_bfd_ecoff_canonicalize_symtab	bfd/ecoff.c	/^_bfd_ecoff_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f
_bfd_ecoff_close_and_cleanup	bfd/libecoff.h	237;"	d
_bfd_ecoff_construct_extended_name_table	bfd/libecoff.h	267;"	d
_bfd_ecoff_find_inliner_info	bfd/libecoff.h	300;"	d
_bfd_ecoff_find_line	bfd/libecoff.h	296;"	d
_bfd_ecoff_find_nearest_line	bfd/ecoff.c	/^_bfd_ecoff_find_nearest_line (bfd *abfd,$/;"	f
_bfd_ecoff_generic_stat_arch_elt	bfd/libecoff.h	277;"	d
_bfd_ecoff_get_accumulated_pdr	bfd/ecofflink.c	/^_bfd_ecoff_get_accumulated_pdr (void * handle,$/;"	f
_bfd_ecoff_get_accumulated_ss	bfd/ecofflink.c	/^_bfd_ecoff_get_accumulated_ss (void * handle, bfd_byte *buff)$/;"	f
_bfd_ecoff_get_accumulated_sym	bfd/ecofflink.c	/^_bfd_ecoff_get_accumulated_sym (void * handle, bfd_byte *buff)$/;"	f
_bfd_ecoff_get_elt_at_index	bfd/libecoff.h	276;"	d
_bfd_ecoff_get_lineno	bfd/libecoff.h	292;"	d
_bfd_ecoff_get_reloc_upper_bound	bfd/libecoff.h	302;"	d
_bfd_ecoff_get_section_contents	bfd/ecoff.c	/^_bfd_ecoff_get_section_contents (bfd *abfd,$/;"	f
_bfd_ecoff_get_section_contents_in_window	bfd/coff-alpha.c	2382;"	d	file:
_bfd_ecoff_get_section_contents_in_window	bfd/coff-mips.c	1403;"	d	file:
_bfd_ecoff_get_symbol_info	bfd/ecoff.c	/^_bfd_ecoff_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_ecoff_get_symbol_version_string	bfd/libecoff.h	288;"	d
_bfd_ecoff_get_symtab_upper_bound	bfd/ecoff.c	/^_bfd_ecoff_get_symtab_upper_bound (bfd *abfd)$/;"	f
_bfd_ecoff_locate_line	bfd/ecofflink.c	/^_bfd_ecoff_locate_line (bfd *abfd,$/;"	f
_bfd_ecoff_make_empty_symbol	bfd/ecoff.c	/^_bfd_ecoff_make_empty_symbol (bfd *abfd)$/;"	f
_bfd_ecoff_minisymbol_to_symbol	bfd/libecoff.h	299;"	d
_bfd_ecoff_mkobject	bfd/ecoff.c	/^_bfd_ecoff_mkobject (bfd *abfd)$/;"	f
_bfd_ecoff_mkobject_hook	bfd/ecoff.c	/^_bfd_ecoff_mkobject_hook (bfd *abfd, void * filehdr, void * aouthdr)$/;"	f
_bfd_ecoff_new_section_hook	bfd/ecoff.c	/^_bfd_ecoff_new_section_hook (bfd *abfd, asection *section)$/;"	f
_bfd_ecoff_no_long_sections	bfd/ecoff.c	/^_bfd_ecoff_no_long_sections (bfd *abfd, int enable)$/;"	f
_bfd_ecoff_openr_next_archived_file	bfd/libecoff.h	274;"	d
_bfd_ecoff_print_symbol	bfd/ecoff.c	/^_bfd_ecoff_print_symbol (bfd *abfd,$/;"	f
_bfd_ecoff_read_ar_hdr	bfd/libecoff.h	272;"	d
_bfd_ecoff_read_minisymbols	bfd/libecoff.h	298;"	d
_bfd_ecoff_section_already_linked	bfd/coff-alpha.c	2394;"	d	file:
_bfd_ecoff_section_already_linked	bfd/coff-mips.c	1420;"	d	file:
_bfd_ecoff_set_alignment_hook	bfd/ecoff.c	/^_bfd_ecoff_set_alignment_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_ecoff_set_arch_mach	bfd/ecoff.c	/^_bfd_ecoff_set_arch_mach (bfd *abfd,$/;"	f
_bfd_ecoff_set_arch_mach_hook	bfd/ecoff.c	/^_bfd_ecoff_set_arch_mach_hook (bfd *abfd, void * filehdr)$/;"	f
_bfd_ecoff_set_reloc	bfd/coff-alpha.c	2402;"	d	file:
_bfd_ecoff_set_reloc	bfd/coff-mips.c	1425;"	d	file:
_bfd_ecoff_set_section_contents	bfd/ecoff.c	/^_bfd_ecoff_set_section_contents (bfd *abfd,$/;"	f
_bfd_ecoff_sizeof_headers	bfd/ecoff.c	/^_bfd_ecoff_sizeof_headers (bfd *abfd,$/;"	f
_bfd_ecoff_slurp_armap	bfd/ecoff.c	/^_bfd_ecoff_slurp_armap (bfd *abfd)$/;"	f
_bfd_ecoff_slurp_extended_name_table	bfd/libecoff.h	266;"	d
_bfd_ecoff_slurp_symbol_table	bfd/ecoff.c	/^_bfd_ecoff_slurp_symbol_table (bfd *abfd)$/;"	f
_bfd_ecoff_slurp_symbolic_info	bfd/ecoff.c	/^_bfd_ecoff_slurp_symbolic_info (bfd *abfd,$/;"	f
_bfd_ecoff_styp_to_sec_flags	bfd/ecoff.c	/^_bfd_ecoff_styp_to_sec_flags (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_ecoff_swap_rndx_in	bfd/ecofflink.c	/^_bfd_ecoff_swap_rndx_in (int bigend,$/;"	f
_bfd_ecoff_swap_rndx_out	bfd/ecofflink.c	/^_bfd_ecoff_swap_rndx_out (int bigend,$/;"	f
_bfd_ecoff_swap_tir_in	bfd/ecofflink.c	/^_bfd_ecoff_swap_tir_in (int bigend, const struct tir_ext *ext_copy,$/;"	f
_bfd_ecoff_swap_tir_out	bfd/ecofflink.c	/^_bfd_ecoff_swap_tir_out (int bigend,$/;"	f
_bfd_ecoff_truncate_arname	bfd/libecoff.h	269;"	d
_bfd_ecoff_update_armap_timestamp	bfd/libecoff.h	278;"	d
_bfd_ecoff_write_ar_hdr	bfd/libecoff.h	273;"	d
_bfd_ecoff_write_armap	bfd/ecoff.c	/^_bfd_ecoff_write_armap (bfd *abfd,$/;"	f
_bfd_ecoff_write_object_contents	bfd/ecoff.c	/^_bfd_ecoff_write_object_contents (bfd *abfd)$/;"	f
_bfd_elf_add_default_symbol	bfd/elflink.c	/^_bfd_elf_add_default_symbol (bfd *abfd,$/;"	f	file:
_bfd_elf_add_dynamic_entry	bfd/elflink.c	/^_bfd_elf_add_dynamic_entry (struct bfd_link_info *info,$/;"	f
_bfd_elf_adjust_dynamic_copy	bfd/elflink.c	/^_bfd_elf_adjust_dynamic_copy (struct bfd_link_info *info,$/;"	f
_bfd_elf_adjust_dynamic_symbol	bfd/elflink.c	/^_bfd_elf_adjust_dynamic_symbol (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
_bfd_elf_adjust_eh_frame_global_symbol	bfd/elf-eh-frame.c	/^_bfd_elf_adjust_eh_frame_global_symbol (struct elf_link_hash_entry *h,$/;"	f
_bfd_elf_allocate_ifunc_dyn_relocs	bfd/elf-ifunc.c	/^_bfd_elf_allocate_ifunc_dyn_relocs (struct bfd_link_info *info,$/;"	f
_bfd_elf_archive_symbol_lookup	bfd/elflink.c	/^_bfd_elf_archive_symbol_lookup (bfd *abfd,$/;"	f
_bfd_elf_assign_file_position_for_section	bfd/elf.c	/^_bfd_elf_assign_file_position_for_section (Elf_Internal_Shdr *i_shdrp,$/;"	f
_bfd_elf_assign_file_positions_for_non_load	bfd/elf.c	/^_bfd_elf_assign_file_positions_for_non_load (bfd *abfd)$/;"	f	file:
_bfd_elf_attr_strdup	bfd/elf-attrs.c	/^_bfd_elf_attr_strdup (bfd *abfd, const char * s)$/;"	f
_bfd_elf_can_make_relative	bfd/elf-eh-frame.c	/^_bfd_elf_can_make_relative (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_canonicalize_dynamic_reloc	bfd/elf.c	/^_bfd_elf_canonicalize_dynamic_reloc (bfd *abfd,$/;"	f
_bfd_elf_canonicalize_dynamic_symtab	bfd/elf.c	/^_bfd_elf_canonicalize_dynamic_symtab (bfd *abfd,$/;"	f
_bfd_elf_canonicalize_reloc	bfd/elf.c	/^_bfd_elf_canonicalize_reloc (bfd *abfd,$/;"	f
_bfd_elf_canonicalize_symtab	bfd/elf.c	/^_bfd_elf_canonicalize_symtab (bfd *abfd, asymbol **allocation)$/;"	f
_bfd_elf_check_kept_section	bfd/elflink.c	/^_bfd_elf_check_kept_section (asection *sec, struct bfd_link_info *info)$/;"	f
_bfd_elf_close_and_cleanup	bfd/elf.c	/^_bfd_elf_close_and_cleanup (bfd *abfd)$/;"	f
_bfd_elf_common_definition	bfd/elflink.c	/^_bfd_elf_common_definition (Elf_Internal_Sym *sym)$/;"	f
_bfd_elf_common_section	bfd/elflink.c	/^_bfd_elf_common_section (asection *sec ATTRIBUTE_UNUSED)$/;"	f
_bfd_elf_common_section_index	bfd/elflink.c	/^_bfd_elf_common_section_index (asection *sec ATTRIBUTE_UNUSED)$/;"	f
_bfd_elf_compute_section_file_positions	bfd/elf.c	/^_bfd_elf_compute_section_file_positions (bfd *abfd,$/;"	f
_bfd_elf_copy_link_hash_symbol_type	bfd/elflink.c	/^_bfd_elf_copy_link_hash_symbol_type (bfd *abfd,$/;"	f
_bfd_elf_copy_obj_attributes	bfd/elf-attrs.c	/^_bfd_elf_copy_obj_attributes (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_elf_copy_private_bfd_data	bfd/elf.c	/^_bfd_elf_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_elf_copy_private_header_data	bfd/elf.c	/^_bfd_elf_copy_private_header_data (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_elf_copy_private_section_data	bfd/elf.c	/^_bfd_elf_copy_private_section_data (bfd *ibfd,$/;"	f
_bfd_elf_copy_private_symbol_data	bfd/elf.c	/^_bfd_elf_copy_private_symbol_data (bfd *ibfd,$/;"	f
_bfd_elf_create_dynamic_sections	bfd/elflink.c	/^_bfd_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_create_got_section	bfd/elflink.c	/^_bfd_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_create_ifunc_sections	bfd/elf-ifunc.c	/^_bfd_elf_create_ifunc_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_default_action_discarded	bfd/elflink.c	/^_bfd_elf_default_action_discarded (asection *sec)$/;"	f
_bfd_elf_default_got_elt_size	bfd/elflink.c	/^_bfd_elf_default_got_elt_size (bfd *abfd,$/;"	f
_bfd_elf_default_relocs_compatible	bfd/elflink.c	/^_bfd_elf_default_relocs_compatible (const bfd_target *input,$/;"	f
_bfd_elf_define_linkage_sym	bfd/elflink.c	/^_bfd_elf_define_linkage_sym (bfd *abfd,$/;"	f
_bfd_elf_discard_section_eh_frame	bfd/elf-eh-frame.c	/^_bfd_elf_discard_section_eh_frame$/;"	f
_bfd_elf_discard_section_eh_frame_hdr	bfd/elf-eh-frame.c	/^_bfd_elf_discard_section_eh_frame_hdr (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_dynamic_symbol_p	bfd/elflink.c	/^_bfd_elf_dynamic_symbol_p (struct elf_link_hash_entry *h,$/;"	f
_bfd_elf_eh_frame_address_size	bfd/elf-eh-frame.c	/^_bfd_elf_eh_frame_address_size (bfd *abfd, const asection *sec ATTRIBUTE_UNUSED)$/;"	f
_bfd_elf_eh_frame_entry_present	bfd/elf-eh-frame.c	/^_bfd_elf_eh_frame_entry_present (struct bfd_link_info *info)$/;"	f
_bfd_elf_eh_frame_present	bfd/elf-eh-frame.c	/^_bfd_elf_eh_frame_present (struct bfd_link_info *info)$/;"	f
_bfd_elf_eh_frame_section_offset	bfd/elf-eh-frame.c	/^_bfd_elf_eh_frame_section_offset (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_encode_eh_address	bfd/elf-eh-frame.c	/^_bfd_elf_encode_eh_address (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_end_eh_frame_parsing	bfd/elf-eh-frame.c	/^_bfd_elf_end_eh_frame_parsing (struct bfd_link_info *info)$/;"	f
_bfd_elf_export_symbol	bfd/elflink.c	/^_bfd_elf_export_symbol (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
_bfd_elf_filter_global_symbols	bfd/elf.c	/^_bfd_elf_filter_global_symbols (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_elf_find_function	bfd/dwarf2.c	/^_bfd_elf_find_function (bfd *abfd,$/;"	f
_bfd_elf_find_inliner_info	bfd/elf.c	/^_bfd_elf_find_inliner_info (bfd *abfd,$/;"	f
_bfd_elf_find_line	bfd/elf.c	/^_bfd_elf_find_line (bfd *abfd, asymbol **symbols, asymbol *symbol,$/;"	f
_bfd_elf_find_nearest_line	bfd/elf.c	/^_bfd_elf_find_nearest_line (bfd *abfd,$/;"	f
_bfd_elf_find_segment_containing_section	bfd/elf.c	/^_bfd_elf_find_segment_containing_section (bfd * abfd, asection * section)$/;"	f
_bfd_elf_fix_symbol_flags	bfd/elflink.c	/^_bfd_elf_fix_symbol_flags (struct elf_link_hash_entry *h,$/;"	f	file:
_bfd_elf_fixup_eh_frame_hdr	bfd/elf-eh-frame.c	/^_bfd_elf_fixup_eh_frame_hdr (struct bfd_link_info *info)$/;"	f
_bfd_elf_fixup_group_sections	bfd/elf.c	/^_bfd_elf_fixup_group_sections (bfd *ibfd, asection *discarded)$/;"	f
_bfd_elf_gc_keep	bfd/elflink.c	/^_bfd_elf_gc_keep (struct bfd_link_info *info)$/;"	f
_bfd_elf_gc_mark	bfd/elflink.c	/^_bfd_elf_gc_mark (struct bfd_link_info *info,$/;"	f
_bfd_elf_gc_mark_debug_special_section_group	bfd/elflink.c	/^_bfd_elf_gc_mark_debug_special_section_group (asection *grp)$/;"	f	file:
_bfd_elf_gc_mark_extra_sections	bfd/elflink.c	/^_bfd_elf_gc_mark_extra_sections (struct bfd_link_info *info,$/;"	f
_bfd_elf_gc_mark_fdes	bfd/elf-eh-frame.c	/^_bfd_elf_gc_mark_fdes (struct bfd_link_info *info, asection *sec,$/;"	f
_bfd_elf_gc_mark_hook	bfd/elflink.c	/^_bfd_elf_gc_mark_hook (asection *sec,$/;"	f
_bfd_elf_gc_mark_reloc	bfd/elflink.c	/^_bfd_elf_gc_mark_reloc (struct bfd_link_info *info,$/;"	f
_bfd_elf_gc_mark_rsec	bfd/elflink.c	/^_bfd_elf_gc_mark_rsec (struct bfd_link_info *info, asection *sec,$/;"	f
_bfd_elf_get_dynamic_reloc_section	bfd/elflink.c	/^_bfd_elf_get_dynamic_reloc_section (bfd *       abfd,$/;"	f
_bfd_elf_get_dynamic_reloc_upper_bound	bfd/elf.c	/^_bfd_elf_get_dynamic_reloc_upper_bound (bfd *abfd)$/;"	f
_bfd_elf_get_dynamic_symtab_upper_bound	bfd/elf.c	/^_bfd_elf_get_dynamic_symtab_upper_bound (bfd *abfd)$/;"	f
_bfd_elf_get_lineno	bfd/elf.c	/^_bfd_elf_get_lineno (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_get_property	bfd/elf-properties.c	/^_bfd_elf_get_property (bfd *abfd, unsigned int type, unsigned int datasz)$/;"	f
_bfd_elf_get_reloc_upper_bound	bfd/elf.c	/^_bfd_elf_get_reloc_upper_bound (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_get_sec_type_attr	bfd/elf.c	/^_bfd_elf_get_sec_type_attr (bfd *abfd, asection *sec)$/;"	f
_bfd_elf_get_special_section	bfd/elf.c	/^_bfd_elf_get_special_section (const char *name,$/;"	f
_bfd_elf_get_symbol_info	bfd/elf.c	/^_bfd_elf_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_get_symbol_version_string	bfd/elf.c	/^_bfd_elf_get_symbol_version_string (bfd *abfd, asymbol *symbol,$/;"	f
_bfd_elf_get_symtab_upper_bound	bfd/elf.c	/^_bfd_elf_get_symtab_upper_bound (bfd *abfd)$/;"	f
_bfd_elf_get_synthetic_symtab	bfd/elf.c	/^_bfd_elf_get_synthetic_symtab (bfd *abfd,$/;"	f
_bfd_elf_hash_symbol	bfd/elflink.c	/^_bfd_elf_hash_symbol (struct elf_link_hash_entry *h)$/;"	f
_bfd_elf_hppa_gen_reloc_type	bfd/elf-hppa.h	/^_bfd_elf_hppa_gen_reloc_type (bfd *abfd,$/;"	f
_bfd_elf_hppa_gen_reloc_type	bfd/elf-hppa.h	33;"	d
_bfd_elf_hppa_gen_reloc_type	bfd/elf-hppa.h	41;"	d
_bfd_elf_init_1_index_section	bfd/elflink.c	/^_bfd_elf_init_1_index_section (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_init_2_index_sections	bfd/elflink.c	/^_bfd_elf_init_2_index_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_init_private_section_data	bfd/elf.c	/^_bfd_elf_init_private_section_data (bfd *ibfd,$/;"	f
_bfd_elf_init_reloc_shdr	bfd/elf.c	/^_bfd_elf_init_reloc_shdr (bfd *abfd,$/;"	f	file:
_bfd_elf_is_function_type	bfd/elf.c	/^_bfd_elf_is_function_type (unsigned int type)$/;"	f
_bfd_elf_is_local_label_name	bfd/elf.c	/^_bfd_elf_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_large_com_section	bfd/elf.c	/^asection _bfd_elf_large_com_section$/;"	v
_bfd_elf_link_assign_sym_version	bfd/elflink.c	/^_bfd_elf_link_assign_sym_version (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
_bfd_elf_link_check_relocs	bfd/elflink.c	/^_bfd_elf_link_check_relocs (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_link_create_dynamic_sections	bfd/elflink.c	/^_bfd_elf_link_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_link_create_dynstrtab	bfd/elflink.c	/^_bfd_elf_link_create_dynstrtab (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_elf_link_find_version_dependencies	bfd/elflink.c	/^_bfd_elf_link_find_version_dependencies (struct elf_link_hash_entry *h,$/;"	f	file:
_bfd_elf_link_hash_copy_indirect	bfd/elflink.c	/^_bfd_elf_link_hash_copy_indirect (struct bfd_link_info *info,$/;"	f
_bfd_elf_link_hash_fixup_symbol	bfd/elflink.c	/^_bfd_elf_link_hash_fixup_symbol (struct bfd_link_info *info,$/;"	f
_bfd_elf_link_hash_hide_symbol	bfd/elflink.c	/^_bfd_elf_link_hash_hide_symbol (struct bfd_link_info *info,$/;"	f
_bfd_elf_link_hash_newfunc	bfd/elflink.c	/^_bfd_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_elf_link_hash_table_create	bfd/elflink.c	/^_bfd_elf_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_elf_link_hash_table_free	bfd/elflink.c	/^_bfd_elf_link_hash_table_free (bfd *obfd)$/;"	f
_bfd_elf_link_hash_table_init	bfd/elflink.c	/^_bfd_elf_link_hash_table_init$/;"	f
_bfd_elf_link_hide_sym_by_version	bfd/elflink.c	/^_bfd_elf_link_hide_sym_by_version (struct bfd_link_info *info,$/;"	f
_bfd_elf_link_hide_symbol	bfd/elflink.c	/^_bfd_elf_link_hide_symbol (bfd *output_bfd,$/;"	f
_bfd_elf_link_hide_versioned_symbol	bfd/elflink.c	/^_bfd_elf_link_hide_versioned_symbol (struct bfd_link_info *info,$/;"	f	file:
_bfd_elf_link_just_syms	bfd/elf-bfd.h	2121;"	d
_bfd_elf_link_lookup_local_dynindx	bfd/elflink.c	/^_bfd_elf_link_lookup_local_dynindx (struct bfd_link_info *info,$/;"	f
_bfd_elf_link_output_relocs	bfd/elflink.c	/^_bfd_elf_link_output_relocs (bfd *output_bfd,$/;"	f
_bfd_elf_link_read_relocs	bfd/elflink.c	/^_bfd_elf_link_read_relocs (bfd *abfd,$/;"	f
_bfd_elf_link_renumber_dynsyms	bfd/elflink.c	/^_bfd_elf_link_renumber_dynsyms (bfd *output_bfd,$/;"	f	file:
_bfd_elf_link_sec_merge_syms	bfd/elflink.c	/^_bfd_elf_link_sec_merge_syms (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
_bfd_elf_link_setup_gnu_properties	bfd/elf-properties.c	/^_bfd_elf_link_setup_gnu_properties (struct bfd_link_info *info)$/;"	f
_bfd_elf_link_size_reloc_section	bfd/elflink.c	/^_bfd_elf_link_size_reloc_section (bfd *abfd,$/;"	f	file:
_bfd_elf_make_dynamic_reloc_section	bfd/elflink.c	/^_bfd_elf_make_dynamic_reloc_section (asection *sec,$/;"	f
_bfd_elf_make_dynamic_segment	bfd/elf.c	/^_bfd_elf_make_dynamic_segment (bfd *abfd, asection *dynsec)$/;"	f
_bfd_elf_make_empty_symbol	bfd/elf.c	/^_bfd_elf_make_empty_symbol (bfd *abfd)$/;"	f
_bfd_elf_make_section_from_phdr	bfd/elf.c	/^_bfd_elf_make_section_from_phdr (bfd *abfd,$/;"	f
_bfd_elf_make_section_from_shdr	bfd/elf.c	/^_bfd_elf_make_section_from_shdr (bfd *abfd,$/;"	f
_bfd_elf_map_sections_to_segments	bfd/elf.c	/^_bfd_elf_map_sections_to_segments (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_match_sections_by_type	bfd/elflink.c	/^_bfd_elf_match_sections_by_type (bfd *abfd, const asection *asec,$/;"	f
_bfd_elf_maybe_function_sym	bfd/elf.c	/^_bfd_elf_maybe_function_sym (const asymbol *sym, asection *sec,$/;"	f
_bfd_elf_maybe_strip_eh_frame_hdr	bfd/elf-eh-frame.c	/^_bfd_elf_maybe_strip_eh_frame_hdr (struct bfd_link_info *info)$/;"	f
_bfd_elf_merge_object_attributes	bfd/elf-attrs.c	/^_bfd_elf_merge_object_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_merge_sections	bfd/elflink.c	/^_bfd_elf_merge_sections (bfd *obfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_merge_symbol	bfd/elflink.c	/^_bfd_elf_merge_symbol (bfd *abfd,$/;"	f	file:
_bfd_elf_merge_unknown_attribute_list	bfd/elf-attrs.c	/^_bfd_elf_merge_unknown_attribute_list (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_elf_merge_unknown_attribute_low	bfd/elf-attrs.c	/^_bfd_elf_merge_unknown_attribute_low (bfd *ibfd, bfd *obfd, int tag)$/;"	f
_bfd_elf_minisymbol_to_symbol	bfd/elf-bfd.h	2186;"	d
_bfd_elf_mips_get_relocated_section_contents	bfd/elfxx-mips.c	/^_bfd_elf_mips_get_relocated_section_contents$/;"	f
_bfd_elf_mips_mach	bfd/elfxx-mips.c	/^_bfd_elf_mips_mach (flagword flags)$/;"	f
_bfd_elf_new_section_hook	bfd/elf.c	/^_bfd_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f
_bfd_elf_no_info_to_howto	bfd/elf.c	/^_bfd_elf_no_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_notice_as_needed	bfd/elflink.c	/^_bfd_elf_notice_as_needed (bfd *ibfd,$/;"	f
_bfd_elf_obj_attrs_arg_type	bfd/elf-attrs.c	/^_bfd_elf_obj_attrs_arg_type (bfd *abfd, int vendor, unsigned int tag)$/;"	f
_bfd_elf_omit_section_dynsym_all	bfd/elflink.c	/^_bfd_elf_omit_section_dynsym_all$/;"	f
_bfd_elf_omit_section_dynsym_default	bfd/elflink.c	/^_bfd_elf_omit_section_dynsym_default (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_parse_attributes	bfd/elf-attrs.c	/^_bfd_elf_parse_attributes (bfd *abfd, Elf_Internal_Shdr * hdr)$/;"	f
_bfd_elf_parse_eh_frame	bfd/elf-eh-frame.c	/^_bfd_elf_parse_eh_frame (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_elf_parse_eh_frame_entry	bfd/elf-eh-frame.c	/^_bfd_elf_parse_eh_frame_entry (struct bfd_link_info *info,$/;"	f
_bfd_elf_parse_gnu_properties	bfd/elf-properties.c	/^_bfd_elf_parse_gnu_properties (bfd *abfd, Elf_Internal_Note *note)$/;"	f
_bfd_elf_plt_get_reloc_section	bfd/elf.c	/^_bfd_elf_plt_get_reloc_section (bfd *abfd, const char *name)$/;"	f
_bfd_elf_post_process_headers	bfd/elf.c	/^_bfd_elf_post_process_headers (bfd * abfd,$/;"	f
_bfd_elf_ppc_at_tls_transform	bfd/elf32-ppc.c	/^_bfd_elf_ppc_at_tls_transform (unsigned int insn, unsigned int reg)$/;"	f
_bfd_elf_ppc_at_tprel_transform	bfd/elf32-ppc.c	/^_bfd_elf_ppc_at_tprel_transform (unsigned int insn, unsigned int reg)$/;"	f
_bfd_elf_ppc_merge_fp_attributes	bfd/elf32-ppc.c	/^_bfd_elf_ppc_merge_fp_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_ppc_set_arch	bfd/elf32-ppc.c	/^_bfd_elf_ppc_set_arch (bfd *abfd)$/;"	f
_bfd_elf_print_private_bfd_data	bfd/elf.c	/^_bfd_elf_print_private_bfd_data (bfd *abfd, void *farg)$/;"	f
_bfd_elf_read_minisymbols	bfd/elf-bfd.h	2185;"	d
_bfd_elf_rel_local_sym	bfd/elf.c	/^_bfd_elf_rel_local_sym (bfd *abfd,$/;"	f
_bfd_elf_rel_vtable_reloc_fn	bfd/elf.c	/^_bfd_elf_rel_vtable_reloc_fn$/;"	f
_bfd_elf_rela_local_sym	bfd/elf.c	/^_bfd_elf_rela_local_sym (bfd *abfd,$/;"	f
_bfd_elf_reloc_type_class	bfd/elf.c	/^_bfd_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f
_bfd_elf_relocs_compatible	bfd/elflink.c	/^_bfd_elf_relocs_compatible (const bfd_target *input,$/;"	f
_bfd_elf_section_already_linked	bfd/elflink.c	/^_bfd_elf_section_already_linked (bfd *abfd,$/;"	f
_bfd_elf_section_for_symbol	bfd/elflink.c	/^_bfd_elf_section_for_symbol (struct elf_reloc_cookie *cookie,$/;"	f
_bfd_elf_section_from_bfd_section	bfd/elf.c	/^_bfd_elf_section_from_bfd_section (bfd *abfd, struct bfd_section *asect)$/;"	f
_bfd_elf_section_offset	bfd/elf.c	/^_bfd_elf_section_offset (bfd *abfd,$/;"	f
_bfd_elf_set_arch_mach	bfd/elf.c	/^_bfd_elf_set_arch_mach (bfd *abfd,$/;"	f
_bfd_elf_set_reloc_sh_name	bfd/elf.c	/^_bfd_elf_set_reloc_sh_name (bfd *abfd,$/;"	f	file:
_bfd_elf_set_section_contents	bfd/elf.c	/^_bfd_elf_set_section_contents (bfd *abfd,$/;"	f
_bfd_elf_set_section_contents	bfd/elf32-rx.c	3532;"	d	file:
_bfd_elf_setup_sections	bfd/elf.c	/^_bfd_elf_setup_sections (bfd *abfd)$/;"	f
_bfd_elf_single_rel_hdr	bfd/elf.c	/^_bfd_elf_single_rel_hdr (asection *sec)$/;"	f
_bfd_elf_size_group_sections	bfd/elflink.c	/^_bfd_elf_size_group_sections (struct bfd_link_info *info)$/;"	f
_bfd_elf_sizeof_headers	bfd/elf.c	/^_bfd_elf_sizeof_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_slurp_version_tables	bfd/elf.c	/^_bfd_elf_slurp_version_tables (bfd *abfd, bfd_boolean default_imported_symver)$/;"	f
_bfd_elf_strtab_add	bfd/elf-strtab.c	/^_bfd_elf_strtab_add (struct elf_strtab_hash *tab,$/;"	f
_bfd_elf_strtab_addref	bfd/elf-strtab.c	/^_bfd_elf_strtab_addref (struct elf_strtab_hash *tab, size_t idx)$/;"	f
_bfd_elf_strtab_clear_all_refs	bfd/elf-strtab.c	/^_bfd_elf_strtab_clear_all_refs (struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_strtab_delref	bfd/elf-strtab.c	/^_bfd_elf_strtab_delref (struct elf_strtab_hash *tab, size_t idx)$/;"	f
_bfd_elf_strtab_emit	bfd/elf-strtab.c	/^_bfd_elf_strtab_emit (register bfd *abfd, struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_strtab_finalize	bfd/elf-strtab.c	/^_bfd_elf_strtab_finalize (struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_strtab_free	bfd/elf-strtab.c	/^_bfd_elf_strtab_free (struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_strtab_init	bfd/elf-strtab.c	/^_bfd_elf_strtab_init (void)$/;"	f
_bfd_elf_strtab_offset	bfd/elf-strtab.c	/^_bfd_elf_strtab_offset (struct elf_strtab_hash *tab, size_t idx)$/;"	f
_bfd_elf_strtab_refcount	bfd/elf-strtab.c	/^_bfd_elf_strtab_refcount (struct elf_strtab_hash *tab, size_t idx)$/;"	f
_bfd_elf_strtab_restore	bfd/elf-strtab.c	/^_bfd_elf_strtab_restore (struct elf_strtab_hash *tab, void *buf)$/;"	f
_bfd_elf_strtab_save	bfd/elf-strtab.c	/^_bfd_elf_strtab_save (struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_strtab_size	bfd/elf-strtab.c	/^_bfd_elf_strtab_size (struct elf_strtab_hash *tab)$/;"	f
_bfd_elf_swap_verdaux_in	bfd/elf.c	/^_bfd_elf_swap_verdaux_in (bfd *abfd,$/;"	f
_bfd_elf_swap_verdaux_out	bfd/elf.c	/^_bfd_elf_swap_verdaux_out (bfd *abfd,$/;"	f
_bfd_elf_swap_verdef_in	bfd/elf.c	/^_bfd_elf_swap_verdef_in (bfd *abfd,$/;"	f
_bfd_elf_swap_verdef_out	bfd/elf.c	/^_bfd_elf_swap_verdef_out (bfd *abfd,$/;"	f
_bfd_elf_swap_vernaux_in	bfd/elf.c	/^_bfd_elf_swap_vernaux_in (bfd *abfd,$/;"	f
_bfd_elf_swap_vernaux_out	bfd/elf.c	/^_bfd_elf_swap_vernaux_out (bfd *abfd,$/;"	f
_bfd_elf_swap_verneed_in	bfd/elf.c	/^_bfd_elf_swap_verneed_in (bfd *abfd,$/;"	f
_bfd_elf_swap_verneed_out	bfd/elf.c	/^_bfd_elf_swap_verneed_out (bfd *abfd,$/;"	f
_bfd_elf_swap_versym_in	bfd/elf.c	/^_bfd_elf_swap_versym_in (bfd *abfd,$/;"	f
_bfd_elf_swap_versym_out	bfd/elf.c	/^_bfd_elf_swap_versym_out (bfd *abfd,$/;"	f
_bfd_elf_symbol_from_bfd_symbol	bfd/elf.c	/^_bfd_elf_symbol_from_bfd_symbol (bfd *abfd, asymbol **asym_ptr_ptr)$/;"	f
_bfd_elf_symbol_refs_local_p	bfd/elflink.c	/^_bfd_elf_symbol_refs_local_p (struct elf_link_hash_entry *h,$/;"	f
_bfd_elf_tls_setup	bfd/elflink.c	/^_bfd_elf_tls_setup (bfd *obfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_validate_reloc	bfd/elf.c	/^_bfd_elf_validate_reloc (bfd *abfd, arelent *areloc)$/;"	f
_bfd_elf_write_corefile_contents	bfd/elf.c	/^_bfd_elf_write_corefile_contents (bfd *abfd)$/;"	f
_bfd_elf_write_object_contents	bfd/elf.c	/^_bfd_elf_write_object_contents (bfd *abfd)$/;"	f
_bfd_elf_write_section_eh_frame	bfd/elf-eh-frame.c	/^_bfd_elf_write_section_eh_frame (bfd *abfd,$/;"	f
_bfd_elf_write_section_eh_frame_entry	bfd/elf-eh-frame.c	/^_bfd_elf_write_section_eh_frame_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_elf_write_section_eh_frame_hdr	bfd/elf-eh-frame.c	/^_bfd_elf_write_section_eh_frame_hdr (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_elf_x86_get_local_sym_hash	bfd/elfxx-x86.c	/^_bfd_elf_x86_get_local_sym_hash (struct elf_x86_link_hash_table *htab,$/;"	f
_bfd_elfcore_make_pseudosection	bfd/elf.c	/^_bfd_elfcore_make_pseudosection (bfd *abfd,$/;"	f
_bfd_elfcore_strndup	bfd/elf.c	/^_bfd_elfcore_strndup (bfd *abfd, char *start, size_t max)$/;"	f
_bfd_error_handler	bfd/bfd.c	/^_bfd_error_handler (const char *fmt, ...)$/;"	f
_bfd_error_internal	bfd/bfd.c	/^static bfd_error_handler_type _bfd_error_internal = error_handler_internal;$/;"	v	file:
_bfd_error_program_name	bfd/bfd.c	/^static const char *_bfd_error_program_name;$/;"	v	file:
_bfd_filhsz	bfd/libcoff.h	/^  unsigned int _bfd_filhsz;$/;"	m	struct:__anon1012
_bfd_filnmlen	bfd/libcoff.h	/^  unsigned int _bfd_filnmlen;$/;"	m	struct:__anon1012
_bfd_final_link	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_final_link) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_final_link_relocate	bfd/reloc.c	/^_bfd_final_link_relocate (reloc_howto_type *howto,$/;"	f
_bfd_find_arch_match	bfd/targets.c	/^_bfd_find_arch_match (const char *tname, const char **arch,$/;"	f	file:
_bfd_find_inliner_info	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_find_inliner_info)$/;"	m	struct:bfd_target
_bfd_find_line	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_find_line) (bfd *, struct bfd_symbol **,$/;"	m	struct:bfd_target
_bfd_find_nearest_line	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_find_nearest_line) (bfd *, struct bfd_symbol **,$/;"	m	struct:bfd_target
_bfd_fix_excluded_sec_syms	bfd/linker.c	/^_bfd_fix_excluded_sec_syms (bfd *obfd, struct bfd_link_info *info)$/;"	f
_bfd_free_cached_info	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_free_cached_info) (bfd *);$/;"	m	struct:bfd_target
_bfd_free_cached_info	bfd/opncls.c	/^_bfd_free_cached_info (bfd *abfd)$/;"	f
_bfd_gc_sections	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_gc_sections) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_generic_bfd_copy_private_bfd_data	bfd/libbfd-in.h	291;"	d
_bfd_generic_bfd_copy_private_bfd_data	bfd/libbfd.h	296;"	d
_bfd_generic_bfd_copy_private_header_data	bfd/libbfd-in.h	299;"	d
_bfd_generic_bfd_copy_private_header_data	bfd/libbfd.h	304;"	d
_bfd_generic_bfd_copy_private_section_data	bfd/libbfd-in.h	295;"	d
_bfd_generic_bfd_copy_private_section_data	bfd/libbfd.h	300;"	d
_bfd_generic_bfd_copy_private_symbol_data	bfd/libbfd-in.h	297;"	d
_bfd_generic_bfd_copy_private_symbol_data	bfd/libbfd.h	302;"	d
_bfd_generic_bfd_free_cached_info	bfd/libbfd-in.h	280;"	d
_bfd_generic_bfd_free_cached_info	bfd/libbfd.h	285;"	d
_bfd_generic_bfd_merge_private_bfd_data	bfd/libbfd-in.h	292;"	d
_bfd_generic_bfd_merge_private_bfd_data	bfd/libbfd.h	297;"	d
_bfd_generic_bfd_print_private_bfd_data	bfd/libbfd-in.h	300;"	d
_bfd_generic_bfd_print_private_bfd_data	bfd/libbfd.h	305;"	d
_bfd_generic_bfd_set_private_flags	bfd/libbfd-in.h	294;"	d
_bfd_generic_bfd_set_private_flags	bfd/libbfd.h	299;"	d
_bfd_generic_close_and_cleanup	bfd/libbfd-in.h	277;"	d
_bfd_generic_close_and_cleanup	bfd/libbfd.h	282;"	d
_bfd_generic_copy_link_hash_symbol_type	bfd/linker.c	/^_bfd_generic_copy_link_hash_symbol_type (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_final_link	bfd/linker.c	/^_bfd_generic_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_generic_get_elt_at_index	bfd/archive.c	/^_bfd_generic_get_elt_at_index (bfd *abfd, symindex sym_index)$/;"	f
_bfd_generic_get_section_contents	bfd/libbfd.c	/^_bfd_generic_get_section_contents (bfd *abfd,$/;"	f
_bfd_generic_get_section_contents_in_window	bfd/libbfd.c	/^_bfd_generic_get_section_contents_in_window$/;"	f
_bfd_generic_hash_table	bfd/genlink.h	75;"	d
_bfd_generic_init_private_section_data	bfd/elf-bfd.h	2132;"	d
_bfd_generic_init_private_section_data	bfd/libbfd.c	/^_bfd_generic_init_private_section_data (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_link_add_archive_symbols	bfd/linker.c	/^_bfd_generic_link_add_archive_symbols$/;"	f
_bfd_generic_link_add_one_symbol	bfd/linker.c	/^_bfd_generic_link_add_one_symbol (struct bfd_link_info *info,$/;"	f
_bfd_generic_link_add_symbols	bfd/linker.c	/^_bfd_generic_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_generic_link_check_relocs	bfd/linker.c	/^_bfd_generic_link_check_relocs (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_link_get_symbols	bfd/genlink.h	81;"	d
_bfd_generic_link_get_symcount	bfd/genlink.h	82;"	d
_bfd_generic_link_hash_lookup	bfd/genlink.h	60;"	d
_bfd_generic_link_hash_newfunc	bfd/linker.c	/^_bfd_generic_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_generic_link_hash_table_create	bfd/linker.c	/^_bfd_generic_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_generic_link_hash_table_free	bfd/linker.c	/^_bfd_generic_link_hash_table_free (bfd *obfd)$/;"	f
_bfd_generic_link_hash_traverse	bfd/genlink.h	66;"	d
_bfd_generic_link_hide_symbol	bfd/linker.c	/^_bfd_generic_link_hide_symbol (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_link_just_syms	bfd/linker.c	/^_bfd_generic_link_just_syms (asection *sec,$/;"	f
_bfd_generic_link_output_symbols	bfd/linker.c	/^_bfd_generic_link_output_symbols (bfd *output_bfd,$/;"	f
_bfd_generic_link_split_section	bfd/linker.c	/^_bfd_generic_link_split_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_link_write_global_symbol	bfd/linker.c	/^_bfd_generic_link_write_global_symbol (struct generic_link_hash_entry *h,$/;"	f
_bfd_generic_make_empty_symbol	bfd/syms.c	/^_bfd_generic_make_empty_symbol (bfd *abfd)$/;"	f
_bfd_generic_minisymbol_to_symbol	bfd/syms.c	/^_bfd_generic_minisymbol_to_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_mkarchive	bfd/archive.c	/^_bfd_generic_mkarchive (bfd *abfd)$/;"	f
_bfd_generic_new_section_hook	bfd/section.c	/^_bfd_generic_new_section_hook (bfd *abfd, asection *newsect)$/;"	f
_bfd_generic_read_ar_hdr	bfd/archive.c	/^_bfd_generic_read_ar_hdr (bfd *abfd)$/;"	f
_bfd_generic_read_ar_hdr_mag	bfd/archive.c	/^_bfd_generic_read_ar_hdr_mag (bfd *abfd, const char *mag)$/;"	f
_bfd_generic_read_minisymbols	bfd/syms.c	/^_bfd_generic_read_minisymbols (bfd *abfd,$/;"	f
_bfd_generic_reloc_link_order	bfd/linker.c	/^_bfd_generic_reloc_link_order (bfd *abfd,$/;"	f
_bfd_generic_section_already_linked	bfd/linker.c	/^_bfd_generic_section_already_linked (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_set_arch_mach	bfd/libbfd-in.h	496;"	d
_bfd_generic_set_arch_mach	bfd/libbfd.h	501;"	d
_bfd_generic_set_reloc	bfd/reloc.c	/^_bfd_generic_set_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_generic_set_section_contents	bfd/libbfd.c	/^_bfd_generic_set_section_contents (bfd *abfd,$/;"	f
_bfd_generic_verify_endian_match	bfd/linker.c	/^_bfd_generic_verify_endian_match (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_generic_write_ar_hdr	bfd/archive.c	/^_bfd_generic_write_ar_hdr (bfd *archive, bfd *abfd)$/;"	f
_bfd_get_dynamic_reloc_upper_bound	bfd/bfd-in2.h	/^  long        (*_bfd_get_dynamic_reloc_upper_bound) (bfd *);$/;"	m	struct:bfd_target
_bfd_get_dynamic_symtab_upper_bound	bfd/bfd-in2.h	/^  long        (*_bfd_get_dynamic_symtab_upper_bound) (bfd *);$/;"	m	struct:bfd_target
_bfd_get_elt_at_filepos	bfd/archive.c	/^_bfd_get_elt_at_filepos (bfd *archive, file_ptr filepos)$/;"	f
_bfd_get_elt_at_index	bfd/bfd-in2.h	/^  bfd *       (*_bfd_get_elt_at_index) (bfd *, symindex);$/;"	m	struct:bfd_target
_bfd_get_gp_value	bfd/bfd.c	/^_bfd_get_gp_value (bfd *abfd)$/;"	f
_bfd_get_relocated_section_contents	bfd/bfd-in2.h	/^  bfd_byte *  (*_bfd_get_relocated_section_contents) (bfd *,$/;"	m	struct:bfd_target
_bfd_get_section_contents	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_get_section_contents) (bfd *, sec_ptr, void *, file_ptr,$/;"	m	struct:bfd_target
_bfd_get_section_contents_in_window	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_get_section_contents_in_window) (bfd *, sec_ptr,$/;"	m	struct:bfd_target
_bfd_get_symbol_info	bfd/bfd-in2.h	/^  void        (*_bfd_get_symbol_info) (bfd *, struct bfd_symbol *,$/;"	m	struct:bfd_target
_bfd_get_symbol_version_string	bfd/bfd-in2.h	/^  const char *(*_bfd_get_symbol_version_string) (bfd *, struct bfd_symbol *,$/;"	m	struct:bfd_target
_bfd_get_symtab_upper_bound	bfd/bfd-in2.h	/^  long        (*_bfd_get_symtab_upper_bound) (bfd *);$/;"	m	struct:bfd_target
_bfd_get_synthetic_symtab	bfd/bfd-in2.h	/^  long        (*_bfd_get_synthetic_symtab) (bfd *, long, struct bfd_symbol **,$/;"	m	struct:bfd_target
_bfd_handle_already_linked	bfd/linker.c	/^_bfd_handle_already_linked (asection *sec,$/;"	f
_bfd_hexdump	bfd/vms-misc.c	/^_bfd_hexdump (int level, unsigned char *ptr, int size, int offset)$/;"	f
_bfd_init_private_section_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_init_private_section_data) (bfd *, sec_ptr, bfd *,$/;"	m	struct:bfd_target
_bfd_int_bfd_0	bfd/libbfd.c	/^_bfd_int_bfd_0 (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_is_group_section	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_is_group_section) (bfd *, const struct bfd_section *);$/;"	m	struct:bfd_target
_bfd_is_local_label_name	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_is_local_label_name) (bfd *, const char *);$/;"	m	struct:bfd_target
_bfd_is_target_special_symbol	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_is_target_special_symbol) (bfd *, asymbol *);$/;"	m	struct:bfd_target
_bfd_linesz	bfd/libcoff.h	/^  unsigned int _bfd_linesz;$/;"	m	struct:__anon1012
_bfd_link_add_symbols	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_link_add_symbols) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_link_check_relocs	bfd/bfd-in2.h	/^  bfd_boolean (* _bfd_link_check_relocs)(bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_link_hash_entry	bfd/libbfd-in.h	/^typedef struct bfd_link_hash_entry _bfd_link_hash_entry;$/;"	t	typeref:struct:bfd_link_hash_entry
_bfd_link_hash_entry	bfd/libbfd.h	/^typedef struct bfd_link_hash_entry _bfd_link_hash_entry;$/;"	t	typeref:struct:bfd_link_hash_entry
_bfd_link_hash_newfunc	bfd/linker.c	/^_bfd_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_link_hash_table_create	bfd/bfd-in2.h	/^              (*_bfd_link_hash_table_create) (bfd *);$/;"	m	struct:bfd_target	typeref:struct:bfd_target::_bfd_link_hash_table_create
_bfd_link_hash_table_init	bfd/linker.c	/^_bfd_link_hash_table_init$/;"	f
_bfd_link_hide_symbol	bfd/bfd-in2.h	/^  void (*_bfd_link_hide_symbol) (bfd *, struct bfd_link_info *,$/;"	m	struct:bfd_target
_bfd_link_info	bfd/bfd-in2.h	/^typedef struct bfd_link_info _bfd_link_info;$/;"	t	typeref:struct:bfd_link_info
_bfd_link_just_syms	bfd/bfd-in2.h	/^  void        (*_bfd_link_just_syms) (asection *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_link_section_stabs	bfd/stabs.c	/^_bfd_link_section_stabs (bfd *abfd,$/;"	f
_bfd_link_split_section	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_link_split_section) (bfd *, struct bfd_section *);$/;"	m	struct:bfd_target
_bfd_long_bfd_0	bfd/libbfd.c	/^_bfd_long_bfd_0 (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_long_bfd_n1_error	bfd/libbfd.c	/^_bfd_long_bfd_n1_error (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_look_for_bfd_in_cache	bfd/archive.c	/^_bfd_look_for_bfd_in_cache (bfd *arch_bfd, file_ptr filepos)$/;"	f
_bfd_lookup_section_flags	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_lookup_section_flags) (struct bfd_link_info *,$/;"	m	struct:bfd_target
_bfd_loongarch_elf_local_got_tls_type	bfd/elfnn-loongarch.c	50;"	d	file:
_bfd_loongarch_elf_merge_private_bfd_data	bfd/elfnn-loongarch.c	/^_bfd_loongarch_elf_merge_private_bfd_data (bfd *ibfd,$/;"	f	file:
_bfd_loongarch_elf_obj_tdata	bfd/elfnn-loongarch.c	/^struct _bfd_loongarch_elf_obj_tdata$/;"	s	file:
_bfd_loongarch_elf_tdata	bfd/elfnn-loongarch.c	47;"	d	file:
_bfd_loongarch_elf_tls_type	bfd/elfnn-loongarch.c	53;"	d	file:
_bfd_m32c_elf_eh_frame_address_size	bfd/elf32-m32c.c	/^_bfd_m32c_elf_eh_frame_address_size (bfd *abfd,$/;"	f	file:
_bfd_m32r_elf_section_from_bfd_section	bfd/elf32-m32r.c	/^_bfd_m32r_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_m32r_elf_symbol_processing	bfd/elf32-m32r.c	/^_bfd_m32r_elf_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED, asymbol *asym)$/;"	f	file:
_bfd_m68hc11_elf_merge_private_bfd_data	bfd/elf32-m68hc1x.c	/^_bfd_m68hc11_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_m68hc11_elf_print_private_bfd_data	bfd/elf32-m68hc1x.c	/^_bfd_m68hc11_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f
_bfd_m68hc11_elf_set_private_flags	bfd/elf32-m68hc1x.c	/^_bfd_m68hc11_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f
_bfd_mach_o_canonicalize_one_reloc	bfd/mach-o.h	/^  bfd_boolean (*_bfd_mach_o_canonicalize_one_reloc)$/;"	m	struct:bfd_mach_o_backend_data
_bfd_mach_o_print_thread	bfd/mach-o.h	/^  bfd_boolean (*_bfd_mach_o_print_thread)(bfd *, bfd_mach_o_thread_flavour *,$/;"	m	struct:bfd_mach_o_backend_data
_bfd_mach_o_swap_reloc_out	bfd/mach-o.h	/^  bfd_boolean (*_bfd_mach_o_swap_reloc_out)(arelent *, bfd_mach_o_reloc_info *);$/;"	m	struct:bfd_mach_o_backend_data
_bfd_make_debug_symbol	bfd/bfd-in2.h	/^  asymbol *   (*_bfd_make_debug_symbol) (bfd *, void *, unsigned long size);$/;"	m	struct:bfd_target
_bfd_make_empty_symbol	bfd/bfd-in2.h	/^              (*_bfd_make_empty_symbol) (bfd *);$/;"	m	struct:bfd_target	typeref:struct:bfd_target::_bfd_make_empty_symbol
_bfd_memory_iovec	bfd/bfdio.c	/^const struct bfd_iovec _bfd_memory_iovec =$/;"	v	typeref:struct:bfd_iovec
_bfd_merge_private_bfd_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_merge_private_bfd_data) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_merge_sections	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_merge_sections) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_merge_sections	bfd/merge.c	/^_bfd_merge_sections (bfd *abfd,$/;"	f
_bfd_merge_sections_free	bfd/merge.c	/^_bfd_merge_sections_free (void *xsinfo)$/;"	f
_bfd_merged_section_offset	bfd/merge.c	/^_bfd_merged_section_offset (bfd *output_bfd ATTRIBUTE_UNUSED, asection **psec,$/;"	f
_bfd_mips_elf32_gprel16_reloc	bfd/elf32-mips.c	/^_bfd_mips_elf32_gprel16_reloc (bfd *abfd, arelent *reloc_entry,$/;"	f
_bfd_mips_elf_add_symbol_hook	bfd/elfxx-mips.c	/^_bfd_mips_elf_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_additional_program_headers	bfd/elfxx-mips.c	/^_bfd_mips_elf_additional_program_headers (bfd *abfd,$/;"	f
_bfd_mips_elf_adjust_dynamic_symbol	bfd/elfxx-mips.c	/^_bfd_mips_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_always_size_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_always_size_sections (bfd *output_bfd,$/;"	f
_bfd_mips_elf_cant_unwind_opcode	bfd/elfxx-mips.c	/^_bfd_mips_elf_cant_unwind_opcode$/;"	f
_bfd_mips_elf_check_relocs	bfd/elfxx-mips.c	/^_bfd_mips_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_common_definition	bfd/elfxx-mips.c	/^_bfd_mips_elf_common_definition (Elf_Internal_Sym *sym)$/;"	f
_bfd_mips_elf_compact_eh_encoding	bfd/elfxx-mips.c	/^_bfd_mips_elf_compact_eh_encoding$/;"	f
_bfd_mips_elf_copy_indirect_symbol	bfd/elfxx-mips.c	/^_bfd_mips_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_create_dynamic_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_mips_elf_discard_info	bfd/elfxx-mips.c	/^_bfd_mips_elf_discard_info (bfd *abfd, struct elf_reloc_cookie *cookie,$/;"	f
_bfd_mips_elf_eh_frame_address_size	bfd/elfxx-mips.c	/^_bfd_mips_elf_eh_frame_address_size (bfd *abfd, const asection *sec)$/;"	f
_bfd_mips_elf_fake_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_fake_sections (bfd *abfd, Elf_Internal_Shdr *hdr, asection *sec)$/;"	f
_bfd_mips_elf_final_link	bfd/elfxx-mips.c	/^_bfd_mips_elf_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_mips_elf_final_write_processing	bfd/elfxx-mips.c	/^_bfd_mips_elf_final_write_processing (bfd *abfd,$/;"	f
_bfd_mips_elf_find_inliner_info	bfd/elfxx-mips.c	/^_bfd_mips_elf_find_inliner_info (bfd *abfd,$/;"	f
_bfd_mips_elf_find_nearest_line	bfd/elfxx-mips.c	/^_bfd_mips_elf_find_nearest_line (bfd *abfd, asymbol **symbols,$/;"	f
_bfd_mips_elf_finish_dynamic_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f
_bfd_mips_elf_finish_dynamic_symbol	bfd/elfxx-mips.c	/^_bfd_mips_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f
_bfd_mips_elf_gc_mark_extra_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_gc_mark_extra_sections (struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_gc_mark_hook	bfd/elfxx-mips.c	/^_bfd_mips_elf_gc_mark_hook (asection *sec,$/;"	f
_bfd_mips_elf_generic_reloc	bfd/elfxx-mips.c	/^_bfd_mips_elf_generic_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f
_bfd_mips_elf_get_synthetic_symtab	bfd/elfxx-mips.c	/^_bfd_mips_elf_get_synthetic_symtab (bfd *abfd,$/;"	f
_bfd_mips_elf_get_target_dtag	bfd/elfxx-mips.c	/^_bfd_mips_elf_get_target_dtag (bfd_vma dtag)$/;"	f
_bfd_mips_elf_got16_reloc	bfd/elfxx-mips.c	/^_bfd_mips_elf_got16_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f
_bfd_mips_elf_gprel16_with_gp	bfd/elfxx-mips.c	/^_bfd_mips_elf_gprel16_with_gp (bfd *abfd, asymbol *symbol,$/;"	f
_bfd_mips_elf_hi16_reloc	bfd/elfxx-mips.c	/^_bfd_mips_elf_hi16_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f
_bfd_mips_elf_ignore_discarded_relocs	bfd/elfxx-mips.c	/^_bfd_mips_elf_ignore_discarded_relocs (asection *sec)$/;"	f
_bfd_mips_elf_ignore_undef_symbol	bfd/elfxx-mips.c	/^_bfd_mips_elf_ignore_undef_symbol (struct elf_link_hash_entry *h)$/;"	f
_bfd_mips_elf_init_stubs	bfd/elfxx-mips.c	/^_bfd_mips_elf_init_stubs (struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_is_target_special_symbol	bfd/elfxx-mips.c	/^_bfd_mips_elf_is_target_special_symbol (bfd *abfd, asymbol *sym)$/;"	f
_bfd_mips_elf_link_hash_table_create	bfd/elfxx-mips.c	/^_bfd_mips_elf_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_mips_elf_link_output_symbol_hook	bfd/elfxx-mips.c	/^_bfd_mips_elf_link_output_symbol_hook$/;"	f
_bfd_mips_elf_linker_flags	bfd/elfxx-mips.c	/^_bfd_mips_elf_linker_flags (struct bfd_link_info *info, bfd_boolean insn32,$/;"	f
_bfd_mips_elf_lo16_reloc	bfd/elfxx-mips.c	/^_bfd_mips_elf_lo16_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f
_bfd_mips_elf_merge_private_bfd_data	bfd/elfxx-mips.c	/^_bfd_mips_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_mips_elf_merge_symbol_attribute	bfd/elfxx-mips.c	/^_bfd_mips_elf_merge_symbol_attribute (struct elf_link_hash_entry *h,$/;"	f
_bfd_mips_elf_mkobject	bfd/elfxx-mips.c	/^_bfd_mips_elf_mkobject (bfd *abfd)$/;"	f
_bfd_mips_elf_modify_segment_map	bfd/elfxx-mips.c	/^_bfd_mips_elf_modify_segment_map (bfd *abfd,$/;"	f
_bfd_mips_elf_name_local_section_symbols	bfd/elfxx-mips.c	/^_bfd_mips_elf_name_local_section_symbols (bfd *abfd)$/;"	f
_bfd_mips_elf_new_section_hook	bfd/elfxx-mips.c	/^_bfd_mips_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f
_bfd_mips_elf_plt_sym_val	bfd/elfxx-mips.c	/^_bfd_mips_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f
_bfd_mips_elf_print_private_bfd_data	bfd/elfxx-mips.c	/^_bfd_mips_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f
_bfd_mips_elf_read_ecoff_info	bfd/elfxx-mips.c	/^_bfd_mips_elf_read_ecoff_info (bfd *abfd, asection *section,$/;"	f
_bfd_mips_elf_relax_section	bfd/elfxx-mips.c	/^_bfd_mips_elf_relax_section (bfd *abfd, asection *sec,$/;"	f
_bfd_mips_elf_reloc_shuffle	bfd/elfxx-mips.c	/^_bfd_mips_elf_reloc_shuffle (bfd *abfd, int r_type,$/;"	f
_bfd_mips_elf_reloc_unshuffle	bfd/elfxx-mips.c	/^_bfd_mips_elf_reloc_unshuffle (bfd *abfd, int r_type,$/;"	f
_bfd_mips_elf_relocate_section	bfd/elfxx-mips.c	/^_bfd_mips_elf_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f
_bfd_mips_elf_section_from_bfd_section	bfd/elfxx-mips.c	/^_bfd_mips_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_mips_elf_section_from_shdr	bfd/elfxx-mips.c	/^_bfd_mips_elf_section_from_shdr (bfd *abfd,$/;"	f
_bfd_mips_elf_section_processing	bfd/elfxx-mips.c	/^_bfd_mips_elf_section_processing (bfd *abfd, Elf_Internal_Shdr *hdr)$/;"	f
_bfd_mips_elf_set_private_flags	bfd/elfxx-mips.c	/^_bfd_mips_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f
_bfd_mips_elf_set_section_contents	bfd/elfxx-mips.c	/^_bfd_mips_elf_set_section_contents (bfd *abfd, sec_ptr section,$/;"	f
_bfd_mips_elf_sign_extend	bfd/elfxx-mips.c	/^_bfd_mips_elf_sign_extend (bfd_vma value, int bits)$/;"	f
_bfd_mips_elf_size_dynamic_sections	bfd/elfxx-mips.c	/^_bfd_mips_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f
_bfd_mips_elf_sort_relocs_p	bfd/elfxx-mips.c	/^_bfd_mips_elf_sort_relocs_p (asection *sec)$/;"	f
_bfd_mips_elf_special_sections	bfd/elfxx-mips.c	/^const struct bfd_elf_special_section _bfd_mips_elf_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section
_bfd_mips_elf_symbol_processing	bfd/elfxx-mips.c	/^_bfd_mips_elf_symbol_processing (bfd *abfd, asymbol *asym)$/;"	f
_bfd_mips_elf_use_plts_and_copy_relocs	bfd/elfxx-mips.c	/^_bfd_mips_elf_use_plts_and_copy_relocs (struct bfd_link_info *info)$/;"	f
_bfd_mips_elf_write_section	bfd/elfxx-mips.c	/^_bfd_mips_elf_write_section (bfd *output_bfd,$/;"	f
_bfd_mips_fp_abi_string	bfd/elfxx-mips.c	/^_bfd_mips_fp_abi_string (int fp)$/;"	f
_bfd_mips_post_process_headers	bfd/elfxx-mips.c	/^_bfd_mips_post_process_headers (bfd *abfd, struct bfd_link_info *link_info)$/;"	f
_bfd_mips_vxworks_finish_dynamic_symbol	bfd/elfxx-mips.c	/^_bfd_mips_vxworks_finish_dynamic_symbol (bfd *output_bfd,$/;"	f
_bfd_mips_vxworks_link_hash_table_create	bfd/elfxx-mips.c	/^_bfd_mips_vxworks_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_mmix_after_linker_allocation	bfd/elf64-mmix.c	/^_bfd_mmix_after_linker_allocation (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_mmix_before_linker_allocation	bfd/elf64-mmix.c	/^_bfd_mmix_before_linker_allocation (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_mmix_check_all_relocs	bfd/elf64-mmix.c	/^_bfd_mmix_check_all_relocs (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_mn10300_copy_indirect_symbol	bfd/elf-m10300.c	/^_bfd_mn10300_copy_indirect_symbol (struct bfd_link_info *	 info,$/;"	f	file:
_bfd_mn10300_elf_adjust_dynamic_symbol	bfd/elf-m10300.c	/^_bfd_mn10300_elf_adjust_dynamic_symbol (struct bfd_link_info * info,$/;"	f	file:
_bfd_mn10300_elf_create_dynamic_sections	bfd/elf-m10300.c	/^_bfd_mn10300_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_mn10300_elf_create_got_section	bfd/elf-m10300.c	/^_bfd_mn10300_elf_create_got_section (bfd * abfd,$/;"	f	file:
_bfd_mn10300_elf_final_write_processing	bfd/elf-m10300.c	/^_bfd_mn10300_elf_final_write_processing (bfd *abfd,$/;"	f	file:
_bfd_mn10300_elf_final_write_processing	bfd/elf32-am33lin.c	38;"	d	file:
_bfd_mn10300_elf_finish_dynamic_sections	bfd/elf-m10300.c	/^_bfd_mn10300_elf_finish_dynamic_sections (bfd * output_bfd,$/;"	f	file:
_bfd_mn10300_elf_finish_dynamic_symbol	bfd/elf-m10300.c	/^_bfd_mn10300_elf_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
_bfd_mn10300_elf_merge_private_bfd_data	bfd/elf-m10300.c	/^_bfd_mn10300_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_mn10300_elf_merge_private_bfd_data	bfd/elf32-am33lin.c	36;"	d	file:
_bfd_mn10300_elf_object_p	bfd/elf-m10300.c	/^_bfd_mn10300_elf_object_p (bfd *abfd)$/;"	f	file:
_bfd_mn10300_elf_object_p	bfd/elf32-am33lin.c	37;"	d	file:
_bfd_mn10300_elf_reloc_type_class	bfd/elf-m10300.c	/^_bfd_mn10300_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_mn10300_elf_size_dynamic_sections	bfd/elf-m10300.c	/^_bfd_mn10300_elf_size_dynamic_sections (bfd * output_bfd,$/;"	f	file:
_bfd_nearby_section	bfd/linker.c	/^_bfd_nearby_section (bfd *obfd, asection *s, bfd_vma addr)$/;"	f
_bfd_new_bfd	bfd/opncls.c	/^_bfd_new_bfd (void)$/;"	f
_bfd_new_bfd_contained_in	bfd/opncls.c	/^_bfd_new_bfd_contained_in (bfd *obfd)$/;"	f
_bfd_noarchive_construct_extended_name_table	bfd/archive.c	/^_bfd_noarchive_construct_extended_name_table (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_noarchive_generic_stat_arch_elt	bfd/libbfd-in.h	337;"	d
_bfd_noarchive_generic_stat_arch_elt	bfd/libbfd.h	342;"	d
_bfd_noarchive_get_elt_at_index	bfd/archive.c	/^_bfd_noarchive_get_elt_at_index (bfd *abfd,$/;"	f
_bfd_noarchive_openr_next_archived_file	bfd/archive.c	/^_bfd_noarchive_openr_next_archived_file (bfd *archive,$/;"	f
_bfd_noarchive_read_ar_hdr	bfd/libbfd-in.h	329;"	d
_bfd_noarchive_read_ar_hdr	bfd/libbfd.h	334;"	d
_bfd_noarchive_slurp_armap	bfd/libbfd-in.h	321;"	d
_bfd_noarchive_slurp_armap	bfd/libbfd.h	326;"	d
_bfd_noarchive_slurp_extended_name_table	bfd/libbfd-in.h	322;"	d
_bfd_noarchive_slurp_extended_name_table	bfd/libbfd.h	327;"	d
_bfd_noarchive_truncate_arname	bfd/archive.c	/^_bfd_noarchive_truncate_arname (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_noarchive_update_armap_timestamp	bfd/libbfd-in.h	338;"	d
_bfd_noarchive_update_armap_timestamp	bfd/libbfd.h	343;"	d
_bfd_noarchive_write_ar_hdr	bfd/archive.c	/^_bfd_noarchive_write_ar_hdr (bfd *archive, bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_noarchive_write_armap	bfd/archive.c	/^_bfd_noarchive_write_armap$/;"	f
_bfd_nocore_core_file_failing_command	bfd/libbfd.c	/^_bfd_nocore_core_file_failing_command (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_nocore_core_file_failing_signal	bfd/libbfd.c	/^_bfd_nocore_core_file_failing_signal (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_nocore_core_file_matches_executable_p	bfd/libbfd.c	/^_bfd_nocore_core_file_matches_executable_p$/;"	f
_bfd_nocore_core_file_pid	bfd/libbfd.c	/^_bfd_nocore_core_file_pid (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f
_bfd_nodynamic_canonicalize_dynamic_reloc	bfd/reloc.c	/^_bfd_nodynamic_canonicalize_dynamic_reloc (bfd *abfd,$/;"	f
_bfd_nodynamic_canonicalize_dynamic_symtab	bfd/libbfd-in.h	546;"	d
_bfd_nodynamic_canonicalize_dynamic_symtab	bfd/libbfd.h	551;"	d
_bfd_nodynamic_get_dynamic_reloc_upper_bound	bfd/libbfd-in.h	550;"	d
_bfd_nodynamic_get_dynamic_reloc_upper_bound	bfd/libbfd.h	555;"	d
_bfd_nodynamic_get_dynamic_symtab_upper_bound	bfd/libbfd-in.h	545;"	d
_bfd_nodynamic_get_dynamic_symtab_upper_bound	bfd/libbfd.h	550;"	d
_bfd_nodynamic_get_synthetic_symtab	bfd/syms.c	/^_bfd_nodynamic_get_synthetic_symtab (bfd *abfd,$/;"	f
_bfd_nolink_bfd_copy_link_hash_symbol_type	bfd/linker.c	/^_bfd_nolink_bfd_copy_link_hash_symbol_type$/;"	f
_bfd_nolink_bfd_define_common_symbol	bfd/linker.c	/^_bfd_nolink_bfd_define_common_symbol$/;"	f
_bfd_nolink_bfd_define_start_stop	bfd/linker.c	/^_bfd_nolink_bfd_define_start_stop (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f
_bfd_nolink_bfd_discard_group	bfd/linker.c	/^_bfd_nolink_bfd_discard_group (bfd *abfd, asection *sec ATTRIBUTE_UNUSED)$/;"	f
_bfd_nolink_bfd_final_link	bfd/libbfd-in.h	526;"	d
_bfd_nolink_bfd_final_link	bfd/libbfd.h	531;"	d
_bfd_nolink_bfd_gc_sections	bfd/libbfd-in.h	510;"	d
_bfd_nolink_bfd_gc_sections	bfd/libbfd.h	515;"	d
_bfd_nolink_bfd_get_relocated_section_contents	bfd/linker.c	/^_bfd_nolink_bfd_get_relocated_section_contents$/;"	f
_bfd_nolink_bfd_is_group_section	bfd/linker.c	/^_bfd_nolink_bfd_is_group_section (bfd *abfd,$/;"	f
_bfd_nolink_bfd_link_add_symbols	bfd/libbfd-in.h	520;"	d
_bfd_nolink_bfd_link_add_symbols	bfd/libbfd.h	525;"	d
_bfd_nolink_bfd_link_check_relocs	bfd/libbfd-in.h	538;"	d
_bfd_nolink_bfd_link_check_relocs	bfd/libbfd.h	543;"	d
_bfd_nolink_bfd_link_hash_table_create	bfd/linker.c	/^_bfd_nolink_bfd_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_nolink_bfd_link_hide_symbol	bfd/libbfd-in.h	534;"	d
_bfd_nolink_bfd_link_hide_symbol	bfd/libbfd.h	539;"	d
_bfd_nolink_bfd_link_just_syms	bfd/linker.c	/^_bfd_nolink_bfd_link_just_syms (asection *sec ATTRIBUTE_UNUSED,$/;"	f
_bfd_nolink_bfd_link_split_section	bfd/linker.c	/^_bfd_nolink_bfd_link_split_section (bfd *abfd, asection *sec ATTRIBUTE_UNUSED)$/;"	f
_bfd_nolink_bfd_lookup_section_flags	bfd/linker.c	/^_bfd_nolink_bfd_lookup_section_flags$/;"	f
_bfd_nolink_bfd_merge_sections	bfd/libbfd-in.h	513;"	d
_bfd_nolink_bfd_merge_sections	bfd/libbfd.h	518;"	d
_bfd_nolink_bfd_relax_section	bfd/linker.c	/^_bfd_nolink_bfd_relax_section (bfd *abfd,$/;"	f
_bfd_nolink_section_already_linked	bfd/linker.c	/^_bfd_nolink_section_already_linked (bfd *abfd,$/;"	f
_bfd_nolink_sizeof_headers	bfd/linker.c	/^_bfd_nolink_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_norelocs_bfd_reloc_name_lookup	bfd/reloc.c	/^_bfd_norelocs_bfd_reloc_name_lookup (bfd *abfd,$/;"	f
_bfd_norelocs_bfd_reloc_type_lookup	bfd/reloc.c	/^_bfd_norelocs_bfd_reloc_type_lookup$/;"	f
_bfd_norelocs_canonicalize_reloc	bfd/libbfd.c	/^_bfd_norelocs_canonicalize_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_norelocs_get_reloc_upper_bound	bfd/libbfd.c	/^_bfd_norelocs_get_reloc_upper_bound (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_norelocs_set_reloc	bfd/libbfd.c	/^_bfd_norelocs_set_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_nosymbols_bfd_is_local_label_name	bfd/syms.c	/^_bfd_nosymbols_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_nosymbols_bfd_is_target_special_symbol	bfd/libbfd-in.h	452;"	d
_bfd_nosymbols_bfd_is_target_special_symbol	bfd/libbfd.h	457;"	d
_bfd_nosymbols_bfd_make_debug_symbol	bfd/syms.c	/^_bfd_nosymbols_bfd_make_debug_symbol (bfd *abfd,$/;"	f
_bfd_nosymbols_canonicalize_symtab	bfd/syms.c	/^_bfd_nosymbols_canonicalize_symtab (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_nosymbols_find_inliner_info	bfd/syms.c	/^_bfd_nosymbols_find_inliner_info$/;"	f
_bfd_nosymbols_find_line	bfd/syms.c	/^_bfd_nosymbols_find_line (bfd *abfd,$/;"	f
_bfd_nosymbols_find_nearest_line	bfd/syms.c	/^_bfd_nosymbols_find_nearest_line$/;"	f
_bfd_nosymbols_get_lineno	bfd/syms.c	/^_bfd_nosymbols_get_lineno (bfd *abfd, asymbol *sym ATTRIBUTE_UNUSED)$/;"	f
_bfd_nosymbols_get_symbol_info	bfd/syms.c	/^_bfd_nosymbols_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_nosymbols_get_symbol_version_string	bfd/syms.c	/^_bfd_nosymbols_get_symbol_version_string (bfd *abfd,$/;"	f
_bfd_nosymbols_get_symtab_upper_bound	bfd/libbfd-in.h	440;"	d
_bfd_nosymbols_get_symtab_upper_bound	bfd/libbfd.h	445;"	d
_bfd_nosymbols_make_empty_symbol	bfd/libbfd-in.h	443;"	d
_bfd_nosymbols_make_empty_symbol	bfd/libbfd.h	448;"	d
_bfd_nosymbols_minisymbol_to_symbol	bfd/syms.c	/^_bfd_nosymbols_minisymbol_to_symbol (bfd *abfd,$/;"	f
_bfd_nosymbols_print_symbol	bfd/syms.c	/^_bfd_nosymbols_print_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_nosymbols_read_minisymbols	bfd/syms.c	/^_bfd_nosymbols_read_minisymbols (bfd *abfd,$/;"	f
_bfd_nowrite_set_arch_mach	bfd/archures.c	/^_bfd_nowrite_set_arch_mach (bfd *abfd,$/;"	f
_bfd_nowrite_set_section_contents	bfd/section.c	/^_bfd_nowrite_set_section_contents (bfd *abfd,$/;"	f
_bfd_ns32k_final_link_relocate	bfd/cpu-ns32k.c	/^_bfd_ns32k_final_link_relocate (reloc_howto_type *howto,$/;"	f
_bfd_ns32k_get_displacement	bfd/cpu-ns32k.c	/^_bfd_ns32k_get_displacement (bfd_byte *buffer, int size)$/;"	f
_bfd_ns32k_get_immediate	bfd/cpu-ns32k.c	/^_bfd_ns32k_get_immediate (bfd_byte *buffer, int size)$/;"	f
_bfd_ns32k_put_displacement	bfd/cpu-ns32k.c	/^_bfd_ns32k_put_displacement (bfd_vma value, bfd_byte *buffer, int size)$/;"	f
_bfd_ns32k_put_immediate	bfd/cpu-ns32k.c	/^_bfd_ns32k_put_immediate (bfd_vma value, bfd_byte *buffer, int size)$/;"	f
_bfd_ns32k_reloc_disp	bfd/cpu-ns32k.c	/^_bfd_ns32k_reloc_disp (bfd *abfd,$/;"	f
_bfd_ns32k_reloc_imm	bfd/cpu-ns32k.c	/^_bfd_ns32k_reloc_imm (bfd *abfd,$/;"	f
_bfd_ns32k_relocate_contents	bfd/aout-ns32k.c	/^_bfd_ns32k_relocate_contents (reloc_howto_type *howto,$/;"	f
_bfd_print_private_bfd_data	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_print_private_bfd_data) (bfd *, void *);$/;"	m	struct:bfd_target
_bfd_print_symbol	bfd/bfd-in2.h	/^  void        (*_bfd_print_symbol) (bfd *, void *, struct bfd_symbol *,$/;"	m	struct:bfd_target
_bfd_ptr_bfd_null_error	bfd/libbfd.c	/^_bfd_ptr_bfd_null_error (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_read_ar_hdr	bfd/libbfd-in.h	269;"	d
_bfd_read_ar_hdr	bfd/libbfd.h	274;"	d
_bfd_read_ar_hdr_fn	bfd/bfd-in2.h	/^  void *      (*_bfd_read_ar_hdr_fn) (bfd *);$/;"	m	struct:bfd_target
_bfd_read_signed_leb128	bfd/libbfd.c	/^_bfd_read_signed_leb128 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_read_unsigned_leb128	bfd/libbfd.c	/^_bfd_read_unsigned_leb128 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_real_fopen	bfd/bfdio.c	/^_bfd_real_fopen (const char *filename, const char *modes)$/;"	f
_bfd_real_fseek	bfd/bfdio.c	/^_bfd_real_fseek (FILE *file, file_ptr offset, int whence)$/;"	f
_bfd_real_ftell	bfd/bfdio.c	/^_bfd_real_ftell (FILE *file)$/;"	f
_bfd_relax_section	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_relax_section) (bfd *, struct bfd_section *,$/;"	m	struct:bfd_target
_bfd_relocate_contents	bfd/reloc.c	/^_bfd_relocate_contents (reloc_howto_type *howto,$/;"	f
_bfd_relsz	bfd/libcoff.h	/^  unsigned int _bfd_relsz;$/;"	m	struct:__anon1012
_bfd_riscv_elf_local_got_tls_type	bfd/elfnn-riscv.c	89;"	d	file:
_bfd_riscv_elf_merge_private_bfd_data	bfd/elfnn-riscv.c	/^_bfd_riscv_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_riscv_elf_obj_tdata	bfd/elfnn-riscv.c	/^struct _bfd_riscv_elf_obj_tdata$/;"	s	file:
_bfd_riscv_elf_tdata	bfd/elfnn-riscv.c	86;"	d	file:
_bfd_riscv_elf_tls_type	bfd/elfnn-riscv.c	92;"	d	file:
_bfd_riscv_get_max_alignment	bfd/elfnn-riscv.c	/^_bfd_riscv_get_max_alignment (asection *sec)$/;"	f	file:
_bfd_riscv_relax_align	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_align (bfd *abfd, asection *sec,$/;"	f	file:
_bfd_riscv_relax_call	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_call (bfd *abfd, asection *sec, asection *sym_sec,$/;"	f	file:
_bfd_riscv_relax_delete	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_delete (bfd *abfd,$/;"	f	file:
_bfd_riscv_relax_lui	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_lui (bfd *abfd,$/;"	f	file:
_bfd_riscv_relax_pc	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_pc  (bfd *abfd,$/;"	f	file:
_bfd_riscv_relax_section	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
_bfd_riscv_relax_tls_le	bfd/elfnn-riscv.c	/^_bfd_riscv_relax_tls_le (bfd *abfd,$/;"	f	file:
_bfd_safe_read_leb128	bfd/libbfd.c	/^_bfd_safe_read_leb128 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_scnhsz	bfd/libcoff.h	/^  unsigned int _bfd_scnhsz;$/;"	m	struct:__anon1012
_bfd_score_elf_add_symbol_hook	bfd/elf32-score.c	/^_bfd_score_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
_bfd_score_elf_adjust_dynamic_symbol	bfd/elf32-score.c	/^_bfd_score_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
_bfd_score_elf_always_size_sections	bfd/elf32-score.c	/^_bfd_score_elf_always_size_sections (bfd *output_bfd,$/;"	f	file:
_bfd_score_elf_check_relocs	bfd/elf32-score.c	/^_bfd_score_elf_check_relocs (bfd *abfd,$/;"	f	file:
_bfd_score_elf_common_definition	bfd/elf32-score.c	/^_bfd_score_elf_common_definition (Elf_Internal_Sym *sym)$/;"	f
_bfd_score_elf_copy_indirect_symbol	bfd/elf32-score.c	/^_bfd_score_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
_bfd_score_elf_create_dynamic_sections	bfd/elf32-score.c	/^_bfd_score_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_score_elf_discard_info	bfd/elf32-score.c	/^_bfd_score_elf_discard_info (bfd *abfd, struct elf_reloc_cookie *cookie,$/;"	f	file:
_bfd_score_elf_fake_sections	bfd/elf32-score.c	/^_bfd_score_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_score_elf_finish_dynamic_sections	bfd/elf32-score.c	/^_bfd_score_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
_bfd_score_elf_finish_dynamic_symbol	bfd/elf32-score.c	/^_bfd_score_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
_bfd_score_elf_gc_mark_hook	bfd/elf32-score.c	/^_bfd_score_elf_gc_mark_hook (asection *sec,$/;"	f	file:
_bfd_score_elf_grok_prstatus	bfd/elf32-score.c	/^_bfd_score_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
_bfd_score_elf_grok_psinfo	bfd/elf32-score.c	/^_bfd_score_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
_bfd_score_elf_hide_symbol	bfd/elf32-score.c	/^_bfd_score_elf_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
_bfd_score_elf_ignore_discarded_relocs	bfd/elf32-score.c	/^_bfd_score_elf_ignore_discarded_relocs (asection *sec)$/;"	f	file:
_bfd_score_elf_link_output_symbol_hook	bfd/elf32-score.c	/^_bfd_score_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_score_elf_relocate_section	bfd/elf32-score.c	/^_bfd_score_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
_bfd_score_elf_score_object_p	bfd/elf32-score.c	/^_bfd_score_elf_score_object_p (bfd * abfd)$/;"	f	file:
_bfd_score_elf_section_from_bfd_section	bfd/elf32-score.c	/^_bfd_score_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_score_elf_section_processing	bfd/elf32-score.c	/^_bfd_score_elf_section_processing (bfd *abfd ATTRIBUTE_UNUSED, Elf_Internal_Shdr *hdr)$/;"	f	file:
_bfd_score_elf_size_dynamic_sections	bfd/elf32-score.c	/^_bfd_score_elf_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_score_elf_symbol_processing	bfd/elf32-score.c	/^_bfd_score_elf_symbol_processing (bfd *abfd, asymbol *asym)$/;"	f	file:
_bfd_score_elf_write_section	bfd/elf32-score.c	/^_bfd_score_elf_write_section (bfd *output_bfd,$/;"	f	file:
_bfd_score_info_to_howto	bfd/elf32-score.c	/^_bfd_score_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_section_already_linked_table	bfd/linker.c	/^static struct bfd_hash_table _bfd_section_already_linked_table;$/;"	v	typeref:struct:bfd_hash_table	file:
_bfd_section_id	bfd/section.c	/^unsigned int _bfd_section_id = 0x10;  \/* id 0 to 3 used by STD_SECTION.  *\/$/;"	v
_bfd_set_alignment_hook	bfd/libcoff.h	/^  void (*_bfd_set_alignment_hook)$/;"	m	struct:__anon1012
_bfd_set_arch_mach	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_set_arch_mach) (bfd *, enum bfd_architecture,$/;"	m	struct:bfd_target
_bfd_set_format	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_set_format[bfd_type_end]) (bfd *);$/;"	m	struct:bfd_target
_bfd_set_gp_value	bfd/bfd.c	/^_bfd_set_gp_value (bfd *abfd, bfd_vma v)$/;"	f
_bfd_set_private_flags	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_set_private_flags) (bfd *, flagword);$/;"	m	struct:bfd_target
_bfd_set_reloc	bfd/bfd-in2.h	/^  void        (*_bfd_set_reloc) (bfd *, sec_ptr, arelent **, unsigned int);$/;"	m	struct:bfd_target
_bfd_set_section_contents	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_set_section_contents) (bfd *, sec_ptr, const void *,$/;"	m	struct:bfd_target
_bfd_sh_align_load_span	bfd/coff-sh.c	/^_bfd_sh_align_load_span (bfd *abfd,$/;"	f	file:
_bfd_sh_align_load_span	bfd/coff-sh.c	43;"	d	file:
_bfd_sizeof_headers	bfd/bfd-in2.h	/^  int         (*_bfd_sizeof_headers) (bfd *, struct bfd_link_info *);$/;"	m	struct:bfd_target
_bfd_slurp_armap	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_slurp_armap) (bfd *);$/;"	m	struct:bfd_target
_bfd_slurp_extended_name_table	bfd/archive.c	/^_bfd_slurp_extended_name_table (bfd *abfd)$/;"	f
_bfd_slurp_extended_name_table	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_slurp_extended_name_table) (bfd *);$/;"	m	struct:bfd_target
_bfd_sparc_elf_adjust_dynamic_symbol	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f
_bfd_sparc_elf_app_reg	bfd/elfxx-sparc.h	/^struct _bfd_sparc_elf_app_reg$/;"	s
_bfd_sparc_elf_check_relocs	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f
_bfd_sparc_elf_copy_indirect_symbol	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f
_bfd_sparc_elf_create_dynamic_sections	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_create_dynamic_sections (bfd *dynobj,$/;"	f
_bfd_sparc_elf_finish_dynamic_sections	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
_bfd_sparc_elf_finish_dynamic_symbol	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f
_bfd_sparc_elf_fixup_symbol	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_fixup_symbol (struct bfd_link_info *info,$/;"	f
_bfd_sparc_elf_gc_mark_hook	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_gc_mark_hook (asection *sec,$/;"	f
_bfd_sparc_elf_hash_entry	bfd/elfxx-sparc.c	715;"	d	file:
_bfd_sparc_elf_hash_table	bfd/elfxx-sparc.h	92;"	d
_bfd_sparc_elf_howto_table	bfd/elfxx-sparc.c	/^static reloc_howto_type _bfd_sparc_elf_howto_table[] =$/;"	v	file:
_bfd_sparc_elf_info_to_howto	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f
_bfd_sparc_elf_info_to_howto_ptr	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_info_to_howto_ptr (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_sparc_elf_link_hash_entry	bfd/elfxx-sparc.c	/^struct _bfd_sparc_elf_link_hash_entry$/;"	s	file:
_bfd_sparc_elf_link_hash_table	bfd/elfxx-sparc.h	/^struct _bfd_sparc_elf_link_hash_table$/;"	s
_bfd_sparc_elf_link_hash_table_create	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_sparc_elf_link_hash_table_free	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_link_hash_table_free (bfd *obfd)$/;"	f	file:
_bfd_sparc_elf_local_got_tls_type	bfd/elfxx-sparc.c	731;"	d	file:
_bfd_sparc_elf_merge_private_bfd_data	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_sparc_elf_mkobject	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_mkobject (bfd *abfd)$/;"	f
_bfd_sparc_elf_new_section_hook	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f
_bfd_sparc_elf_obj_tdata	bfd/elfxx-sparc.c	/^struct _bfd_sparc_elf_obj_tdata$/;"	s	file:
_bfd_sparc_elf_object_p	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_object_p (bfd *abfd)$/;"	f
_bfd_sparc_elf_omit_section_dynsym	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_omit_section_dynsym (bfd *output_bfd,$/;"	f
_bfd_sparc_elf_plt_sym_val	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_plt_sym_val (bfd_vma i, const asection *plt, const arelent *rel)$/;"	f
_bfd_sparc_elf_relax_section	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_relax_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_sparc_elf_reloc_name_lookup	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_sparc_elf_reloc_type_lookup	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_reloc_type_lookup (bfd *abfd,$/;"	f
_bfd_sparc_elf_relocate_section	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_relocate_section (bfd *output_bfd,$/;"	f
_bfd_sparc_elf_section_data	bfd/elfxx-sparc.h	/^struct _bfd_sparc_elf_section_data$/;"	s
_bfd_sparc_elf_size_dynamic_sections	bfd/elfxx-sparc.c	/^_bfd_sparc_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f
_bfd_sparc_elf_tdata	bfd/elfxx-sparc.c	728;"	d	file:
_bfd_srec_forceS3	bfd/srec.c	/^bfd_boolean _bfd_srec_forceS3 = FALSE;$/;"	v
_bfd_srec_len	bfd/srec.c	/^unsigned int _bfd_srec_len = DEFAULT_CHUNK;$/;"	v
_bfd_stab_section_find_nearest_line	bfd/syms.c	/^_bfd_stab_section_find_nearest_line (bfd *abfd,$/;"	f
_bfd_stab_section_offset	bfd/stabs.c	/^_bfd_stab_section_offset (asection *stabsec,$/;"	f
_bfd_stat_arch_elt	bfd/bfd-in2.h	/^  int         (*_bfd_stat_arch_elt) (bfd *, struct stat *);$/;"	m	struct:bfd_target
_bfd_std_section	bfd/section.c	/^asection _bfd_std_section[] = {$/;"	v
_bfd_stringtab_add	bfd/hash.c	/^_bfd_stringtab_add (struct bfd_strtab_hash *tab,$/;"	f
_bfd_stringtab_emit	bfd/hash.c	/^_bfd_stringtab_emit (bfd *abfd, struct bfd_strtab_hash *tab)$/;"	f
_bfd_stringtab_free	bfd/hash.c	/^_bfd_stringtab_free (struct bfd_strtab_hash *table)$/;"	f
_bfd_stringtab_init	bfd/hash.c	/^_bfd_stringtab_init (void)$/;"	f
_bfd_stringtab_size	bfd/hash.c	/^_bfd_stringtab_size (struct bfd_strtab_hash *tab)$/;"	f
_bfd_strntol	bfd/coff-rs6000.c	/^_bfd_strntol (const char * nptr, int base, unsigned int maxlen)$/;"	f	file:
_bfd_strntol	bfd/coff64-rs6000.c	/^_bfd_strntol (const char * nptr, int base, unsigned int maxlen)$/;"	f	file:
_bfd_strntoll	bfd/coff-rs6000.c	/^_bfd_strntoll (const char * nptr, int base, unsigned int maxlen)$/;"	f	file:
_bfd_strntoll	bfd/coff64-rs6000.c	/^_bfd_strntoll (const char * nptr, int base, unsigned int maxlen)$/;"	f	file:
_bfd_styp_to_sec_flags_hook	bfd/libcoff.h	/^  bfd_boolean (*_bfd_styp_to_sec_flags_hook)$/;"	m	struct:__anon1012
_bfd_symesz	bfd/libcoff.h	/^  unsigned int _bfd_symesz;$/;"	m	struct:__anon1012
_bfd_target_vector	bfd/targets.c	/^static const bfd_target * const _bfd_target_vector[] =$/;"	v	file:
_bfd_target_vector_entries	bfd/targets.c	/^const size_t _bfd_target_vector_entries = sizeof (_bfd_target_vector)\/sizeof (*_bfd_target_vector);$/;"	v
_bfd_tilegx_elf_local_got_tls_type	bfd/elfxx-tilegx.c	812;"	d	file:
_bfd_tilegx_elf_merge_private_bfd_data	bfd/elfxx-tilegx.c	/^_bfd_tilegx_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f
_bfd_tilegx_elf_obj_tdata	bfd/elfxx-tilegx.c	/^struct _bfd_tilegx_elf_obj_tdata$/;"	s	file:
_bfd_tilegx_elf_tdata	bfd/elfxx-tilegx.c	809;"	d	file:
_bfd_tilepro_elf_local_got_tls_type	bfd/elf32-tilepro.c	712;"	d	file:
_bfd_tilepro_elf_obj_tdata	bfd/elf32-tilepro.c	/^struct _bfd_tilepro_elf_obj_tdata$/;"	s	file:
_bfd_tilepro_elf_tdata	bfd/elf32-tilepro.c	709;"	d	file:
_bfd_truncate_arname	bfd/bfd-in2.h	/^  void        (*_bfd_truncate_arname) (bfd *, const char *, char *);$/;"	m	struct:bfd_target
_bfd_uint_bfd_0	bfd/libbfd.c	/^_bfd_uint_bfd_0 (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_unrecognized_reloc	bfd/reloc.c	/^_bfd_unrecognized_reloc (bfd * abfd, sec_ptr section, unsigned int r_type)$/;"	f
_bfd_update_armap_timestamp	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_update_armap_timestamp) (bfd *);$/;"	m	struct:bfd_target
_bfd_vms_convert_to_var_unix_filename	bfd/vms-misc.c	/^_bfd_vms_convert_to_var_unix_filename (const char *unix_filename)$/;"	f
_bfd_vms_debug	bfd/vms-misc.c	/^_bfd_vms_debug (int level, char *format, ...)$/;"	f
_bfd_vms_etir_name	bfd/vms-alpha.c	/^_bfd_vms_etir_name (int cmd)$/;"	f	file:
_bfd_vms_find_nearest_line	bfd/vms-alpha.c	/^_bfd_vms_find_nearest_line (bfd *abfd,$/;"	f	file:
_bfd_vms_get_object_record	bfd/vms-alpha.c	/^_bfd_vms_get_object_record (bfd *abfd)$/;"	f	file:
_bfd_vms_get_value	bfd/vms-alpha.c	/^_bfd_vms_get_value (bfd *abfd,$/;"	f	file:
_bfd_vms_lib_alpha_archive_p	bfd/vms-lib.c	/^_bfd_vms_lib_alpha_archive_p (bfd *abfd)$/;"	f
_bfd_vms_lib_alpha_mkarchive	bfd/vms-lib.c	/^_bfd_vms_lib_alpha_mkarchive (bfd *abfd)$/;"	f
_bfd_vms_lib_archive_p	bfd/vms-lib.c	/^_bfd_vms_lib_archive_p (bfd *abfd, enum vms_lib_kind kind)$/;"	f	file:
_bfd_vms_lib_build_map	bfd/vms-lib.c	/^_bfd_vms_lib_build_map (unsigned int nbr_modules,$/;"	f	file:
_bfd_vms_lib_construct_extended_name_table	bfd/libbfd-in.h	408;"	d
_bfd_vms_lib_construct_extended_name_table	bfd/libbfd.h	413;"	d
_bfd_vms_lib_find_symbol	bfd/vms-lib.c	/^_bfd_vms_lib_find_symbol (bfd *abfd, const char *name)$/;"	f
_bfd_vms_lib_generic_stat_arch_elt	bfd/vms-lib.c	/^_bfd_vms_lib_generic_stat_arch_elt (bfd *abfd, struct stat *st)$/;"	f
_bfd_vms_lib_get_elt_at_index	bfd/vms-lib.c	/^_bfd_vms_lib_get_elt_at_index (bfd *abfd, symindex symidx)$/;"	f
_bfd_vms_lib_get_imagelib_file	bfd/vms-lib.c	/^_bfd_vms_lib_get_imagelib_file (bfd *el)$/;"	f
_bfd_vms_lib_get_module	bfd/vms-lib.c	/^_bfd_vms_lib_get_module (bfd *abfd, unsigned int modidx)$/;"	f	file:
_bfd_vms_lib_ia64_archive_p	bfd/vms-lib.c	/^_bfd_vms_lib_ia64_archive_p (bfd *abfd)$/;"	f
_bfd_vms_lib_ia64_mkarchive	bfd/vms-lib.c	/^_bfd_vms_lib_ia64_mkarchive (bfd *abfd)$/;"	f
_bfd_vms_lib_mkarchive	bfd/vms-lib.c	/^_bfd_vms_lib_mkarchive (bfd *abfd, enum vms_lib_kind kind)$/;"	f	file:
_bfd_vms_lib_openr_next_archived_file	bfd/vms-lib.c	/^_bfd_vms_lib_openr_next_archived_file (bfd *archive,$/;"	f
_bfd_vms_lib_read_ar_hdr	bfd/libbfd-in.h	412;"	d
_bfd_vms_lib_read_ar_hdr	bfd/libbfd.h	417;"	d
_bfd_vms_lib_slurp_armap	bfd/libbfd-in.h	405;"	d
_bfd_vms_lib_slurp_armap	bfd/libbfd.h	410;"	d
_bfd_vms_lib_slurp_extended_name_table	bfd/libbfd-in.h	406;"	d
_bfd_vms_lib_slurp_extended_name_table	bfd/libbfd.h	411;"	d
_bfd_vms_lib_truncate_arname	bfd/libbfd-in.h	410;"	d
_bfd_vms_lib_truncate_arname	bfd/libbfd.h	415;"	d
_bfd_vms_lib_txt_archive_p	bfd/vms-lib.c	/^_bfd_vms_lib_txt_archive_p (bfd *abfd)$/;"	f	file:
_bfd_vms_lib_update_armap_timestamp	bfd/libbfd-in.h	420;"	d
_bfd_vms_lib_update_armap_timestamp	bfd/libbfd.h	425;"	d
_bfd_vms_lib_write_ar_hdr	bfd/libbfd-in.h	413;"	d
_bfd_vms_lib_write_ar_hdr	bfd/libbfd.h	418;"	d
_bfd_vms_lib_write_archive_contents	bfd/vms-lib.c	/^_bfd_vms_lib_write_archive_contents (bfd *arch)$/;"	f
_bfd_vms_lib_write_armap	bfd/libbfd-in.h	411;"	d
_bfd_vms_lib_write_armap	bfd/libbfd.h	416;"	d
_bfd_vms_output_align	bfd/vms-misc.c	/^_bfd_vms_output_align (struct vms_rec_wr *recwr, unsigned int length)$/;"	f	file:
_bfd_vms_output_alignment	bfd/vms-misc.c	/^_bfd_vms_output_alignment (struct vms_rec_wr *recwr, int alignto)$/;"	f
_bfd_vms_output_begin	bfd/vms-misc.c	/^_bfd_vms_output_begin (struct vms_rec_wr *recwr, int rectype)$/;"	f
_bfd_vms_output_begin_subrec	bfd/vms-misc.c	/^_bfd_vms_output_begin_subrec (struct vms_rec_wr *recwr, int rectype)$/;"	f
_bfd_vms_output_byte	bfd/vms-misc.c	/^_bfd_vms_output_byte (struct vms_rec_wr *recwr, unsigned int value)$/;"	f
_bfd_vms_output_check	bfd/vms-misc.c	/^_bfd_vms_output_check (struct vms_rec_wr *recwr, int size)$/;"	f
_bfd_vms_output_counted	bfd/vms-misc.c	/^_bfd_vms_output_counted (struct vms_rec_wr *recwr, const char *value)$/;"	f
_bfd_vms_output_dump	bfd/vms-misc.c	/^_bfd_vms_output_dump (struct vms_rec_wr *recwr, const unsigned char *data, int len)$/;"	f
_bfd_vms_output_end	bfd/vms-misc.c	/^_bfd_vms_output_end (bfd *abfd, struct vms_rec_wr *recwr)$/;"	f
_bfd_vms_output_end_subrec	bfd/vms-misc.c	/^_bfd_vms_output_end_subrec (struct vms_rec_wr *recwr)$/;"	f
_bfd_vms_output_fill	bfd/vms-misc.c	/^_bfd_vms_output_fill (struct vms_rec_wr *recwr, int value, int count)$/;"	f
_bfd_vms_output_long	bfd/vms-misc.c	/^_bfd_vms_output_long (struct vms_rec_wr *recwr, unsigned long value)$/;"	f
_bfd_vms_output_quad	bfd/vms-misc.c	/^_bfd_vms_output_quad (struct vms_rec_wr *recwr, bfd_vma value)$/;"	f
_bfd_vms_output_short	bfd/vms-misc.c	/^_bfd_vms_output_short (struct vms_rec_wr *recwr, unsigned int value)$/;"	f
_bfd_vms_pop	bfd/vms-alpha.c	/^_bfd_vms_pop (bfd *abfd, bfd_vma *val, unsigned int *rel)$/;"	f	file:
_bfd_vms_push	bfd/vms-alpha.c	/^_bfd_vms_push (bfd *abfd, bfd_vma val, unsigned int reloc)$/;"	f	file:
_bfd_vms_save_counted_string	bfd/vms-misc.c	/^_bfd_vms_save_counted_string (unsigned char *ptr, unsigned int maxlen)$/;"	f
_bfd_vms_save_sized_string	bfd/vms-misc.c	/^_bfd_vms_save_sized_string (unsigned char *str, unsigned int size)$/;"	f
_bfd_vms_set_section_contents	bfd/vms-alpha.c	/^_bfd_vms_set_section_contents (bfd * abfd,$/;"	f	file:
_bfd_vms_slurp_edbg	bfd/vms-alpha.c	/^_bfd_vms_slurp_edbg (bfd *abfd)$/;"	f	file:
_bfd_vms_slurp_eeom	bfd/vms-alpha.c	/^_bfd_vms_slurp_eeom (bfd *abfd)$/;"	f	file:
_bfd_vms_slurp_egsd	bfd/vms-alpha.c	/^_bfd_vms_slurp_egsd (bfd *abfd)$/;"	f	file:
_bfd_vms_slurp_ehdr	bfd/vms-alpha.c	/^_bfd_vms_slurp_ehdr (bfd *abfd)$/;"	f	file:
_bfd_vms_slurp_eihd	bfd/vms-alpha.c	/^_bfd_vms_slurp_eihd (bfd *abfd, unsigned int *eisd_offset,$/;"	f	file:
_bfd_vms_slurp_eihs	bfd/vms-alpha.c	/^_bfd_vms_slurp_eihs (bfd *abfd, unsigned int offset)$/;"	f	file:
_bfd_vms_slurp_eisd	bfd/vms-alpha.c	/^_bfd_vms_slurp_eisd (bfd *abfd, unsigned int offset)$/;"	f	file:
_bfd_vms_slurp_etbt	bfd/vms-alpha.c	/^_bfd_vms_slurp_etbt (bfd *abfd)$/;"	f	file:
_bfd_vms_slurp_etir	bfd/vms-alpha.c	/^_bfd_vms_slurp_etir (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfd_vms_slurp_object_records	bfd/vms-alpha.c	/^_bfd_vms_slurp_object_records (bfd * abfd)$/;"	f	file:
_bfd_vms_write_eeom	bfd/vms-alpha.c	/^_bfd_vms_write_eeom (bfd *abfd)$/;"	f	file:
_bfd_vms_write_egsd	bfd/vms-alpha.c	/^_bfd_vms_write_egsd (bfd *abfd)$/;"	f	file:
_bfd_vms_write_ehdr	bfd/vms-alpha.c	/^_bfd_vms_write_ehdr (bfd *abfd)$/;"	f	file:
_bfd_vms_write_emh	bfd/vms-alpha.c	/^_bfd_vms_write_emh (bfd *abfd)$/;"	f	file:
_bfd_vms_write_etir	bfd/vms-alpha.c	/^_bfd_vms_write_etir (bfd * abfd, int objtype ATTRIBUTE_UNUSED)$/;"	f	file:
_bfd_vms_write_lmn	bfd/vms-alpha.c	/^_bfd_vms_write_lmn (bfd *abfd, const char *name)$/;"	f	file:
_bfd_void_bfd	bfd/libbfd.c	/^_bfd_void_bfd (bfd *ignore ATTRIBUTE_UNUSED)$/;"	f
_bfd_void_bfd_asection	bfd/libbfd.c	/^_bfd_void_bfd_asection (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_void_bfd_link	bfd/libbfd.c	/^_bfd_void_bfd_link (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_warn_deprecated	bfd/libbfd.c	/^_bfd_warn_deprecated (const char *what,$/;"	f
_bfd_window	bfd/bfd-in.h	/^typedef struct _bfd_window$/;"	s
_bfd_window	bfd/bfd-in2.h	/^typedef struct _bfd_window$/;"	s
_bfd_window_internal	bfd/libbfd.h	/^struct _bfd_window_internal {$/;"	s
_bfd_write_ar_hdr	bfd/libbfd-in.h	271;"	d
_bfd_write_ar_hdr	bfd/libbfd.h	276;"	d
_bfd_write_ar_hdr_fn	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_write_ar_hdr_fn) (bfd *, bfd *);$/;"	m	struct:bfd_target
_bfd_write_archive_contents	bfd/archive.c	/^_bfd_write_archive_contents (bfd *arch)$/;"	f
_bfd_write_contents	bfd/bfd-in2.h	/^  bfd_boolean (*_bfd_write_contents[bfd_type_end]) (bfd *);$/;"	m	struct:bfd_target
_bfd_write_merged_section	bfd/merge.c	/^_bfd_write_merged_section (bfd *output_bfd, asection *sec, void *psecinfo)$/;"	f
_bfd_write_section_stabs	bfd/stabs.c	/^_bfd_write_section_stabs (bfd *output_bfd,$/;"	f
_bfd_write_stab_strings	bfd/stabs.c	/^_bfd_write_stab_strings (bfd *output_bfd, struct stab_info *sinfo)$/;"	f
_bfd_x86_elf_adjust_dynamic_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_always_size_sections	bfd/elfxx-x86.c	/^_bfd_x86_elf_always_size_sections (bfd *output_bfd,$/;"	f
_bfd_x86_elf_compare_relocs	bfd/elfxx-x86.c	/^_bfd_x86_elf_compare_relocs (const void *ap, const void *bp)$/;"	f
_bfd_x86_elf_copy_indirect_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_dtpoff_base	bfd/elfxx-x86.c	/^_bfd_x86_elf_dtpoff_base (struct bfd_link_info *info)$/;"	f
_bfd_x86_elf_finish_dynamic_sections	bfd/elfxx-x86.c	/^_bfd_x86_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f
_bfd_x86_elf_fixup_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_fixup_symbol (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_gc_mark_hook	bfd/elfxx-x86.c	/^_bfd_x86_elf_gc_mark_hook (asection *sec,$/;"	f
_bfd_x86_elf_get_synthetic_symtab	bfd/elfxx-x86.c	/^_bfd_x86_elf_get_synthetic_symtab (bfd *abfd,$/;"	f
_bfd_x86_elf_hash_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_hash_symbol (struct elf_link_hash_entry *h)$/;"	f
_bfd_x86_elf_hide_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_hide_symbol (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_link_check_relocs	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_check_relocs (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_x86_elf_link_fixup_ifunc_symbol	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_fixup_ifunc_symbol (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_link_hash_newfunc	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
_bfd_x86_elf_link_hash_table_create	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_x86_elf_link_setup_gnu_properties	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_setup_gnu_properties$/;"	f
_bfd_x86_elf_link_symbol_references_local	bfd/elfxx-x86.c	/^_bfd_x86_elf_link_symbol_references_local (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_local_htab_eq	bfd/elfxx-x86.c	/^_bfd_x86_elf_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f
_bfd_x86_elf_local_htab_hash	bfd/elfxx-x86.c	/^_bfd_x86_elf_local_htab_hash (const void *ptr)$/;"	f
_bfd_x86_elf_merge_gnu_properties	bfd/elfxx-x86.c	/^_bfd_x86_elf_merge_gnu_properties (struct bfd_link_info *info,$/;"	f
_bfd_x86_elf_merge_symbol_attribute	bfd/elfxx-x86.c	/^_bfd_x86_elf_merge_symbol_attribute (struct elf_link_hash_entry *h,$/;"	f
_bfd_x86_elf_mkobject	bfd/elfxx-x86.c	/^_bfd_x86_elf_mkobject (bfd *abfd)$/;"	f
_bfd_x86_elf_parse_gnu_properties	bfd/elfxx-x86.c	/^_bfd_x86_elf_parse_gnu_properties (bfd *abfd, unsigned int type,$/;"	f
_bfd_x86_elf_set_tls_module_base	bfd/elfxx-x86.c	/^_bfd_x86_elf_set_tls_module_base (struct bfd_link_info *info)$/;"	f
_bfd_x86_elf_size_dynamic_sections	bfd/elfxx-x86.c	/^_bfd_x86_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f
_bfd_xcoff64_put_ldsymbol_name	bfd/coff64-rs6000.c	/^_bfd_xcoff64_put_ldsymbol_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_xcoff64_put_symbol_name	bfd/coff64-rs6000.c	/^_bfd_xcoff64_put_symbol_name (struct bfd_link_info *info,$/;"	f	file:
_bfd_xcoff64_swap_aux_in	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_aux_in (bfd *abfd, void *ext1, int type, int in_class,$/;"	f	file:
_bfd_xcoff64_swap_aux_out	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_aux_out (bfd *abfd, void *inp, int type, int in_class,$/;"	f	file:
_bfd_xcoff64_swap_lineno_in	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_lineno_in (bfd *abfd, void *ext1, void *in1)$/;"	f	file:
_bfd_xcoff64_swap_lineno_out	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_lineno_out (bfd *abfd, void *inp, void *outp)$/;"	f	file:
_bfd_xcoff64_swap_sym_in	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_sym_in (bfd *abfd, void *ext1, void *in1)$/;"	f	file:
_bfd_xcoff64_swap_sym_out	bfd/coff64-rs6000.c	/^_bfd_xcoff64_swap_sym_out (bfd *abfd, void *inp, void *extp)$/;"	f	file:
_bfd_xcoff_archive_p	bfd/coff-rs6000.c	/^_bfd_xcoff_archive_p (bfd *abfd)$/;"	f
_bfd_xcoff_bfd_copy_link_hash_symbol_type	bfd/coff-rs6000.c	4038;"	d	file:
_bfd_xcoff_bfd_copy_private_bfd_data	bfd/coff-rs6000.c	3980;"	d	file:
_bfd_xcoff_bfd_copy_private_header_data	bfd/coff-rs6000.c	3988;"	d	file:
_bfd_xcoff_bfd_copy_private_section_data	bfd/coff-rs6000.c	3984;"	d	file:
_bfd_xcoff_bfd_copy_private_symbol_data	bfd/coff-rs6000.c	3986;"	d	file:
_bfd_xcoff_bfd_define_common_symbol	bfd/coff-rs6000.c	4047;"	d	file:
_bfd_xcoff_bfd_define_start_stop	bfd/coff-rs6000.c	4049;"	d	file:
_bfd_xcoff_bfd_discard_group	bfd/coff-rs6000.c	4045;"	d	file:
_bfd_xcoff_bfd_final_link	bfd/xcofflink.c	/^_bfd_xcoff_bfd_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_xcoff_bfd_free_cached_info	bfd/coff-rs6000.c	3973;"	d	file:
_bfd_xcoff_bfd_gc_sections	bfd/coff-rs6000.c	4041;"	d	file:
_bfd_xcoff_bfd_get_relocated_section_contents	bfd/coff-rs6000.c	4033;"	d	file:
_bfd_xcoff_bfd_is_group_section	bfd/coff-rs6000.c	4044;"	d	file:
_bfd_xcoff_bfd_is_local_label_name	bfd/coff-rs6000.c	4014;"	d	file:
_bfd_xcoff_bfd_is_target_special_symbol	bfd/coff-rs6000.c	4015;"	d	file:
_bfd_xcoff_bfd_link_add_symbols	bfd/xcofflink.c	/^_bfd_xcoff_bfd_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
_bfd_xcoff_bfd_link_check_relocs	bfd/coff-rs6000.c	4050;"	d	file:
_bfd_xcoff_bfd_link_hash_table_create	bfd/xcofflink.c	/^_bfd_xcoff_bfd_link_hash_table_create (bfd *abfd)$/;"	f
_bfd_xcoff_bfd_link_hash_table_free	bfd/coff-rs6000.c	4036;"	d	file:
_bfd_xcoff_bfd_link_hash_table_free	bfd/xcofflink.c	/^_bfd_xcoff_bfd_link_hash_table_free (bfd *obfd)$/;"	f	file:
_bfd_xcoff_bfd_link_hide_symbol	bfd/coff-rs6000.c	4048;"	d	file:
_bfd_xcoff_bfd_link_just_syms	bfd/coff-rs6000.c	4037;"	d	file:
_bfd_xcoff_bfd_link_split_section	bfd/coff-rs6000.c	4040;"	d	file:
_bfd_xcoff_bfd_lookup_section_flags	bfd/coff-rs6000.c	4042;"	d	file:
_bfd_xcoff_bfd_make_debug_symbol	bfd/coff-rs6000.c	4021;"	d	file:
_bfd_xcoff_bfd_merge_private_bfd_data	bfd/coff-rs6000.c	3982;"	d	file:
_bfd_xcoff_bfd_merge_sections	bfd/coff-rs6000.c	4043;"	d	file:
_bfd_xcoff_bfd_print_private_bfd_data	bfd/coff-rs6000.c	3992;"	d	file:
_bfd_xcoff_bfd_relax_section	bfd/coff-rs6000.c	4035;"	d	file:
_bfd_xcoff_bfd_reloc_name_lookup	bfd/coff-rs6000.c	4030;"	d	file:
_bfd_xcoff_bfd_reloc_type_lookup	bfd/coff-rs6000.c	4029;"	d	file:
_bfd_xcoff_bfd_set_private_flags	bfd/coff-rs6000.c	3990;"	d	file:
_bfd_xcoff_canonicalize_dynamic_reloc	bfd/xcofflink.c	/^_bfd_xcoff_canonicalize_dynamic_reloc (bfd *abfd,$/;"	f
_bfd_xcoff_canonicalize_dynamic_symtab	bfd/xcofflink.c	/^_bfd_xcoff_canonicalize_dynamic_symtab (bfd *abfd, asymbol **psyms)$/;"	f
_bfd_xcoff_canonicalize_reloc	bfd/coff-rs6000.c	4027;"	d	file:
_bfd_xcoff_canonicalize_symtab	bfd/coff-rs6000.c	4008;"	d	file:
_bfd_xcoff_close_and_cleanup	bfd/coff-rs6000.c	3972;"	d	file:
_bfd_xcoff_construct_extended_name_table	bfd/coff-rs6000.c	3998;"	d	file:
_bfd_xcoff_copy_private_bfd_data	bfd/coff-rs6000.c	/^_bfd_xcoff_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f
_bfd_xcoff_define_common_symbol	bfd/xcofflink.c	/^_bfd_xcoff_define_common_symbol (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_xcoff_find_inliner_info	bfd/coff-rs6000.c	4020;"	d	file:
_bfd_xcoff_find_line	bfd/coff-rs6000.c	4019;"	d	file:
_bfd_xcoff_find_nearest_line	bfd/coff-rs6000.c	4018;"	d	file:
_bfd_xcoff_generic_stat_arch_elt	bfd/coff-rs6000.c	4003;"	d	file:
_bfd_xcoff_get_dynamic_reloc_upper_bound	bfd/xcofflink.c	/^_bfd_xcoff_get_dynamic_reloc_upper_bound (bfd *abfd)$/;"	f
_bfd_xcoff_get_dynamic_symtab_upper_bound	bfd/xcofflink.c	/^_bfd_xcoff_get_dynamic_symtab_upper_bound (bfd *abfd)$/;"	f
_bfd_xcoff_get_elt_at_index	bfd/coff-rs6000.c	4002;"	d	file:
_bfd_xcoff_get_lineno	bfd/coff-rs6000.c	4017;"	d	file:
_bfd_xcoff_get_reloc_upper_bound	bfd/coff-rs6000.c	4026;"	d	file:
_bfd_xcoff_get_section_contents	bfd/coff-rs6000.c	3975;"	d	file:
_bfd_xcoff_get_section_contents_in_window	bfd/coff-rs6000.c	3976;"	d	file:
_bfd_xcoff_get_symbol_info	bfd/coff-rs6000.c	4011;"	d	file:
_bfd_xcoff_get_symbol_version_string	bfd/coff-rs6000.c	4012;"	d	file:
_bfd_xcoff_get_symtab_upper_bound	bfd/coff-rs6000.c	4007;"	d	file:
_bfd_xcoff_get_synthetic_symtab	bfd/coff-rs6000.c	4053;"	d	file:
_bfd_xcoff_is_local_label_name	bfd/coff-rs6000.c	/^_bfd_xcoff_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_xcoff_make_empty_symbol	bfd/coff-rs6000.c	4009;"	d	file:
_bfd_xcoff_minisymbol_to_symbol	bfd/coff-rs6000.c	4023;"	d	file:
_bfd_xcoff_mkobject	bfd/coff-rs6000.c	/^_bfd_xcoff_mkobject (bfd *abfd)$/;"	f
_bfd_xcoff_new_section_hook	bfd/coff-rs6000.c	3974;"	d	file:
_bfd_xcoff_openr_next_archived_file	bfd/coff-rs6000.c	/^_bfd_xcoff_openr_next_archived_file (bfd *archive, bfd *last_file)$/;"	f
_bfd_xcoff_print_symbol	bfd/coff-rs6000.c	4010;"	d	file:
_bfd_xcoff_put_ldsymbol_name	bfd/coff-rs6000.c	/^_bfd_xcoff_put_ldsymbol_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_xcoff_put_symbol_name	bfd/coff-rs6000.c	/^_bfd_xcoff_put_symbol_name (struct bfd_link_info *info,$/;"	f	file:
_bfd_xcoff_read_ar_hdr	bfd/coff-rs6000.c	/^_bfd_xcoff_read_ar_hdr (bfd *abfd)$/;"	f
_bfd_xcoff_read_minisymbols	bfd/coff-rs6000.c	4022;"	d	file:
_bfd_xcoff_reloc_name_lookup	bfd/coff-rs6000.c	/^_bfd_xcoff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfd_xcoff_reloc_type_lookup	bfd/coff-rs6000.c	/^_bfd_xcoff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfd_xcoff_section_already_linked	bfd/coff-rs6000.c	4046;"	d	file:
_bfd_xcoff_set_reloc	bfd/coff-rs6000.c	4028;"	d	file:
_bfd_xcoff_sizeof_headers	bfd/coff-rs6000.c	/^_bfd_xcoff_sizeof_headers (bfd *abfd,$/;"	f
_bfd_xcoff_slurp_armap	bfd/coff-rs6000.c	/^_bfd_xcoff_slurp_armap (bfd *abfd)$/;"	f
_bfd_xcoff_slurp_extended_name_table	bfd/coff-rs6000.c	3996;"	d	file:
_bfd_xcoff_stat_arch_elt	bfd/coff-rs6000.c	/^_bfd_xcoff_stat_arch_elt (bfd *abfd, struct stat *s)$/;"	f
_bfd_xcoff_stringtab_init	bfd/hash.c	/^_bfd_xcoff_stringtab_init (void)$/;"	f
_bfd_xcoff_swap_aux_in	bfd/coff-rs6000.c	/^_bfd_xcoff_swap_aux_in (bfd *abfd, void * ext1, int type, int in_class,$/;"	f
_bfd_xcoff_swap_aux_out	bfd/coff-rs6000.c	/^_bfd_xcoff_swap_aux_out (bfd *abfd, void * inp, int type, int in_class,$/;"	f
_bfd_xcoff_swap_sym_in	bfd/coff-rs6000.c	/^_bfd_xcoff_swap_sym_in (bfd *abfd, void * ext1, void * in1)$/;"	f
_bfd_xcoff_swap_sym_out	bfd/coff-rs6000.c	/^_bfd_xcoff_swap_sym_out (bfd *abfd, void * inp, void * extp)$/;"	f
_bfd_xcoff_truncate_arname	bfd/coff-rs6000.c	4000;"	d	file:
_bfd_xcoff_update_armap_timestamp	bfd/coff-rs6000.c	4004;"	d	file:
_bfd_xcoff_write_ar_hdr	bfd/coff-rs6000.c	4001;"	d	file:
_bfd_xcoff_write_archive_contents	bfd/coff-rs6000.c	/^_bfd_xcoff_write_archive_contents (bfd *abfd)$/;"	f
_bfd_xcoff_write_armap	bfd/coff-rs6000.c	/^_bfd_xcoff_write_armap (bfd *abfd, unsigned int elength ATTRIBUTE_UNUSED,$/;"	f
_bfd_xgate_elf_print_private_bfd_data	bfd/elf32-xgate.c	/^_bfd_xgate_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f
_bfd_xgate_elf_set_private_flags	bfd/elf32-xgate.c	/^_bfd_xgate_elf_set_private_flags (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
_bfin_create_got_section	bfd/elf32-bfin.c	/^_bfin_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_bfinfdpic_add_dyn_reloc	bfd/elf32-bfin.c	/^_bfinfdpic_add_dyn_reloc (bfd *output_bfd, asection *sreloc, bfd_vma offset,$/;"	f	file:
_bfinfdpic_add_rofixup	bfd/elf32-bfin.c	/^_bfinfdpic_add_rofixup (bfd *output_bfd, asection *rofixup, bfd_vma offset,$/;"	f	file:
_bfinfdpic_assign_got_entries	bfd/elf32-bfin.c	/^_bfinfdpic_assign_got_entries (void **entryp, void *info_)$/;"	f	file:
_bfinfdpic_assign_plt_entries	bfd/elf32-bfin.c	/^_bfinfdpic_assign_plt_entries (void **entryp, void *info_)$/;"	f	file:
_bfinfdpic_check_discarded_relocs	bfd/elf32-bfin.c	/^_bfinfdpic_check_discarded_relocs (bfd *abfd, asection *sec,$/;"	f	file:
_bfinfdpic_compute_got_alloc_data	bfd/elf32-bfin.c	/^_bfinfdpic_compute_got_alloc_data (struct _bfinfdpic_dynamic_got_alloc_data *gad,$/;"	f	file:
_bfinfdpic_count_got_plt_entries	bfd/elf32-bfin.c	/^_bfinfdpic_count_got_plt_entries (void **entryp, void *dinfo_)$/;"	f	file:
_bfinfdpic_count_nontls_entries	bfd/elf32-bfin.c	/^_bfinfdpic_count_nontls_entries (struct bfinfdpic_relocs_info *entry,$/;"	f	file:
_bfinfdpic_count_relocs_fixups	bfd/elf32-bfin.c	/^_bfinfdpic_count_relocs_fixups (struct bfinfdpic_relocs_info *entry,$/;"	f	file:
_bfinfdpic_dynamic_got_alloc_data	bfd/elf32-bfin.c	/^  struct _bfinfdpic_dynamic_got_alloc_data$/;"	s	struct:_bfinfdpic_dynamic_got_plt_info	file:
_bfinfdpic_dynamic_got_info	bfd/elf32-bfin.c	/^struct _bfinfdpic_dynamic_got_info$/;"	s	file:
_bfinfdpic_dynamic_got_plt_info	bfd/elf32-bfin.c	/^struct _bfinfdpic_dynamic_got_plt_info$/;"	s	file:
_bfinfdpic_emit_got_relocs_plt_entries	bfd/elf32-bfin.c	/^_bfinfdpic_emit_got_relocs_plt_entries (struct bfinfdpic_relocs_info *entry,$/;"	f	file:
_bfinfdpic_get_fd_entry	bfd/elf32-bfin.c	/^_bfinfdpic_get_fd_entry (struct _bfinfdpic_dynamic_got_alloc_data *gad)$/;"	f	file:
_bfinfdpic_get_got_entry	bfd/elf32-bfin.c	/^_bfinfdpic_get_got_entry (struct _bfinfdpic_dynamic_got_alloc_data *gad)$/;"	f	file:
_bfinfdpic_link_omit_section_dynsym	bfd/elf32-bfin.c	/^_bfinfdpic_link_omit_section_dynsym (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
_bfinfdpic_osec_readonly_p	bfd/elf32-bfin.c	/^_bfinfdpic_osec_readonly_p (bfd *output_bfd, asection *osec)$/;"	f	file:
_bfinfdpic_osec_to_segment	bfd/elf32-bfin.c	/^_bfinfdpic_osec_to_segment (bfd *output_bfd, asection *osec)$/;"	f	file:
_bfinfdpic_reset_got_plt_entries	bfd/elf32-bfin.c	/^_bfinfdpic_reset_got_plt_entries (void **entryp, void *ignore ATTRIBUTE_UNUSED)$/;"	f	file:
_bfinfdpic_resolve_final_relocs_info	bfd/elf32-bfin.c	/^_bfinfdpic_resolve_final_relocs_info (void **entryp, void *p)$/;"	f	file:
_bfinfdpic_size_got_plt	bfd/elf32-bfin.c	/^_bfinfdpic_size_got_plt (bfd *output_bfd,$/;"	f	file:
_bid_to_dpd128	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_bid_to_dpd128 (_Decimal128 *pres, _Decimal128 *px) {$/;"	f
_bid_to_dpd32	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_bid_to_dpd32 (_Decimal32 *pres, _Decimal32 *px) {$/;"	f
_bid_to_dpd64	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_bid_to_dpd64 (_Decimal64 *pres, _Decimal64 *px) {$/;"	f
_bit_and_cc	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_bit_and_cc:	\/* bit &= CC *\/$/;"	l
_bit_eq_cc	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_bit_eq_cc:	\/* bit = CC *\/$/;"	l
_bit_or_cc	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_bit_or_cc:	\/* bit |= CC *\/$/;"	l
_bit_xor_cc	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_bit_xor_cc:	\/* bit ^= CC *\/$/;"	l
_block_smob	gdb/guile/scm-block.c	/^typedef struct _block_smob$/;"	s	file:
_bsr	sim/testsuite/sim/h8300/stack.s	/^_bsr:	set_grs_a5a5$/;"	l
_bsrc	sim/testsuite/sim/sh/mov.s	/^_bsrc:	.long	0x55000000$/;"	l
_buf	sim/testsuite/sim/bfin/load.s	/^_buf:$/;"	l
_buf	sim/testsuite/sim/bfin/lsetup.s	/^_buf:$/;"	l
_buf0	sim/testsuite/sim/bfin/dotproduct.s	/^_buf0:$/;"	l
_buf1	sim/testsuite/sim/bfin/dotproduct.s	/^_buf1:$/;"	l
_buffer	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        private byte[] _buffer;$/;"	f	class:DotZLib.CircularBuffer	file:
_builtin_pretty_printers	gdb/python/lib/gdb/printing.py	/^_builtin_pretty_printers = RegexpCollectionPrettyPrinter("builtin")$/;"	v
_cache_entry	sim/igen/ld-insn.h	/^struct _cache_entry$/;"	s
_cache_table	sim/ppc/ld-cache.h	/^struct _cache_table {$/;"	s
_cap	sim/ppc/cap.c	/^struct _cap {$/;"	s	file:
_cap_mapping	sim/ppc/cap.c	/^struct _cap_mapping {$/;"	s	file:
_capacity	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        private int _capacity;$/;"	f	class:DotZLib.CircularBuffer	file:
_cc_and_bit	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_cc_and_bit:	\/* CC &= bit *\/$/;"	l
_cc_eq_bit	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_cc_eq_bit:	\/* CC = bit *\/$/;"	l
_cc_or_bit	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_cc_or_bit:	\/* CC |= bit *\/$/;"	l
_cc_xor_bit	sim/testsuite/sim/bfin/cc-astat-bits.s	/^_cc_xor_bit:	\/* CC ^= bit *\/$/;"	l
_cec_check_pending	sim/bfin/dv-bfin_cec.c	/^_cec_check_pending (SIM_CPU *cpu, struct bfin_cec *cec)$/;"	f	file:
_cec_get_ivg	sim/bfin/dv-bfin_cec.c	263;"	d	file:
_cec_imask_write	sim/bfin/dv-bfin_cec.c	/^_cec_imask_write (struct bfin_cec *cec, bu32 value)$/;"	f	file:
_cec_is_supervisor_mode	sim/bfin/dv-bfin_cec.c	/^_cec_is_supervisor_mode (struct bfin_cec *cec)$/;"	f	file:
_cec_is_user_mode	sim/bfin/dv-bfin_cec.c	/^_cec_is_user_mode (struct bfin_cec *cec)$/;"	f	file:
_cec_raise	sim/bfin/dv-bfin_cec.c	/^_cec_raise (SIM_CPU *cpu, struct bfin_cec *cec, int ivg)$/;"	f	file:
_cec_require_supervisor	sim/bfin/dv-bfin_cec.c	/^_cec_require_supervisor (SIM_CPU *cpu, struct bfin_cec *cec)$/;"	f	file:
_chained_gdb_smob	gdb/guile/guile-internal.h	/^typedef struct _chained_gdb_smob$/;"	s
_chainlenwmask	zlib/contrib/amd64/amd64-match.S	/^#define _chainlenwmask	( 8-LocalVarsSize)(%rsp)$/;"	d
_checksum	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private uint _checksum = 0;$/;"	f	class:DotZLib.CodecBase	file:
_chirp_note	sim/ppc/emul_chirp.c	/^typedef struct _chirp_note {$/;"	s	file:
_chirp_note_desc	sim/ppc/emul_chirp.c	/^typedef struct _chirp_note_desc {$/;"	s	file:
_chirp_note_head	sim/ppc/emul_chirp.c	/^typedef struct _chirp_note_head {$/;"	s	file:
_chirp_services	sim/ppc/emul_chirp.c	/^typedef struct _chirp_services {$/;"	s	file:
_cl_param	bfd/elf32-spu.c	/^struct _cl_param {$/;"	s	file:
_close_and_cleanup	bfd/bfd-in2.h	/^  bfd_boolean (*_close_and_cleanup) (bfd *);$/;"	m	struct:bfd_target
_clrmac	sim/testsuite/sim/h8300/mac.s	/^_clrmac:$/;"	l
_com_modem	sim/ppc/hw_com.c	/^typedef struct _com_modem {$/;"	s	file:
_com_port	sim/ppc/hw_com.c	/^typedef struct _com_port {$/;"	s	file:
_command_smob	gdb/guile/scm-cmd.c	/^typedef struct _command_smob$/;"	s	file:
_complete_frame_filter_list	gdb/python/lib/gdb/command/frame_filters.py	/^def _complete_frame_filter_list(text, word, all_flag):$/;"	f
_complete_frame_filter_name	gdb/python/lib/gdb/command/frame_filters.py	/^def _complete_frame_filter_name(word, printer_dict):$/;"	f
_compute_process_memory_usage	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def _compute_process_memory_usage(self, key):$/;"	m	class:MeasurementVmSize
_core	sim/ppc/corefile.c	/^struct _core {$/;"	s	file:
_core_file_failing_command	bfd/bfd-in2.h	/^  char *      (*_core_file_failing_command) (bfd *);$/;"	m	struct:bfd_target
_core_file_failing_signal	bfd/bfd-in2.h	/^  int         (*_core_file_failing_signal) (bfd *);$/;"	m	struct:bfd_target
_core_file_matches_executable_p	bfd/bfd-in2.h	/^  bfd_boolean (*_core_file_matches_executable_p) (bfd *, bfd *);$/;"	m	struct:bfd_target
_core_file_pid	bfd/bfd-in2.h	/^  int         (*_core_file_pid) (bfd *);$/;"	m	struct:bfd_target
_core_map	sim/ppc/corefile.c	/^struct _core_map {$/;"	s	file:
_core_mapping	sim/ppc/corefile.c	/^struct _core_mapping {$/;"	s	file:
_cpu	sim/ppc/cpu.c	/^struct _cpu {$/;"	s	file:
_cpu_mon	sim/ppc/mon.c	/^struct _cpu_mon {$/;"	s	file:
_current	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        protected uint _current;$/;"	f	class:DotZLib.ChecksumGeneratorBase
_data	sim/testsuite/sim/bfin/mdma-skel.h	/^bu32 _data[(MAX_LEN \/ 4) * 2 + 3];$/;"	v
_data	sim/testsuite/sim/bfin/testset.s	/^_data:$/;"	l
_debug_regs	gdb/nto-tdep.h	/^typedef struct _debug_regs$/;"	s
_decode_cond	sim/igen/ld-decode.h	/^struct _decode_cond$/;"	s
_decode_path	sim/igen/ld-decode.h	/^struct _decode_path$/;"	s
_decode_path_list	sim/igen/ld-decode.h	/^struct _decode_path_list$/;"	s
_decode_table	sim/igen/ld-decode.h	/^struct _decode_table$/;"	s
_decode_table	sim/ppc/ld-decode.h	/^struct _decode_table {$/;"	s
_device	sim/ppc/device.c	/^struct _device {$/;"	s	file:
_device_address_callbacks	sim/ppc/device_table.h	/^typedef struct _device_address_callbacks {$/;"	s
_device_callbacks	sim/ppc/device_table.h	/^struct _device_callbacks {$/;"	s
_device_convert_callbacks	sim/ppc/device_table.h	/^typedef struct _device_convert_callbacks {$/;"	s
_device_descriptor	sim/ppc/device_table.h	/^struct _device_descriptor {$/;"	s
_device_dma_callbacks	sim/ppc/device_table.h	/^typedef struct _device_dma_callbacks { \/* NULL - error *\/$/;"	s
_device_init_callbacks	sim/ppc/device_table.h	/^typedef struct _device_init_callbacks {$/;"	s
_device_instance	sim/ppc/device.c	/^struct _device_instance {$/;"	s	file:
_device_instance_callbacks	sim/ppc/device_table.h	/^struct _device_instance_callbacks { \/* NULL - error *\/$/;"	s
_device_instance_methods	sim/ppc/device_table.h	/^typedef struct _device_instance_methods {$/;"	s
_device_interrupt_callbacks	sim/ppc/device_table.h	/^typedef struct _device_interrupt_callbacks {$/;"	s
_device_interrupt_edge	sim/ppc/device.c	/^struct _device_interrupt_edge {$/;"	s	file:
_device_interrupt_port_descriptor	sim/ppc/device_table.h	/^typedef struct _device_interrupt_port_descriptor {$/;"	s
_device_io_callbacks	sim/ppc/device_table.h	/^typedef struct _device_io_callbacks { \/* NULL - error *\/$/;"	s
_device_property	sim/ppc/device.h	/^struct _device_property {$/;"	s
_device_property_entry	sim/ppc/device.c	/^struct _device_property_entry {$/;"	s	file:
_device_unit	sim/ppc/device.h	/^typedef struct _device_unit {$/;"	s
_disklabel	sim/ppc/pk_disklabel.c	/^typedef struct _disklabel {$/;"	s	file:
_dist_code	zlib/trees.c	/^uch _dist_code[DIST_CODE_LEN];$/;"	v
_dist_code	zlib/trees.h	/^const uch ZLIB_INTERNAL _dist_code[DIST_CODE_LEN] = {$/;"	v
_dist_code	zlib/zconf.h	21;"	d
_do_enable_frame_filter	gdb/python/lib/gdb/command/frame_filters.py	/^def _do_enable_frame_filter(command_tuple, flag):$/;"	f
_do_test	gdb/testsuite/gdb.perf/backtrace.py	/^    def _do_test(self):$/;"	m	class:BackTrace
_do_test	gdb/testsuite/gdb.perf/disassemble.py	/^    def _do_test(self, c):$/;"	m	class:Disassemble
_do_test	gdb/testsuite/gdb.perf/template-breakpoints.py	/^    def _do_test(self, bpcount):$/;"	m	class:TemplateBreakpoints
_doit	gdb/testsuite/gdb.perf/gmonster-select-file.py	/^    def _doit(self, binfile):$/;"	m	class:GmonsterSelectFile
_doprnt	libiberty/_doprnt.c	/^_doprnt (const char *format, va_list ap, FILE *stream)$/;"	f
_doprnt	libiberty/_doprnt.c	32;"	d	file:
_doprnt	libiberty/_doprnt.c	39;"	d	file:
_dot	sim/testsuite/sim/bfin/10799.s	/^_dot:$/;"	l
_dpad0	sim/bfin/dv-bfin_mmu.c	/^  char _dpad0[0x100 - 0x0 - (4 * 4)];$/;"	m	struct:bfin_mmu	file:
_dpad1	sim/bfin/dv-bfin_mmu.c	/^  char _dpad1[0x200 - 0x100 - (4 * 16)];$/;"	m	struct:bfin_mmu	file:
_dpad2	sim/bfin/dv-bfin_mmu.c	/^  char _dpad2[0x300 - 0x200 - (4 * 16)];$/;"	m	struct:bfin_mmu	file:
_dpad3	sim/bfin/dv-bfin_mmu.c	/^  char _dpad3[0x400 - 0x300 - (4 * 1)];$/;"	m	struct:bfin_mmu	file:
_dpad4	sim/bfin/dv-bfin_mmu.c	/^  char _dpad4[0x1000 - 0x400 - (4 * 2)];$/;"	m	struct:bfin_mmu	file:
_dpd_to_bid128	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_dpd_to_bid128 (_Decimal128 *pres, _Decimal128 *px) {$/;"	f
_dpd_to_bid32	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_dpd_to_bid32 (_Decimal32 *pres, _Decimal32 *px) {$/;"	f
_dpd_to_bid64	libdecnumber/bid/bid2dpd_dpd2bid.c	/^_dpd_to_bid64 (_Decimal64 *pres, _Decimal64 *px) {$/;"	f
_dummy_first_bfd_reloc_code_real	bfd/bfd-in2.h	/^  _dummy_first_bfd_reloc_code_real,$/;"	e	enum:bfd_reloc_code_real
_emul_syscall	sim/ppc/emul_generic.h	/^struct _emul_syscall {$/;"	s
_emul_syscall_descriptor	sim/ppc/emul_generic.h	/^struct _emul_syscall_descriptor {$/;"	s
_emx_build_environ	readline/readline.c	/^_emx_build_environ ()$/;"	f	file:
_emx_get_screensize	readline/terminal.c	/^_emx_get_screensize (swp, shp)$/;"	f	file:
_enable_parse_arg	gdb/python/lib/gdb/command/frame_filters.py	/^def _enable_parse_arg(cmd_name, arg):$/;"	f
_eq_f2	sim/ppc/dp-bit.c	/^_eq_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_eq_f2	sim/ppc/dp-bit.c	166;"	d	file:
_eq_f2	sim/ppc/dp-bit.c	183;"	d	file:
_eqable_gdb_smob	gdb/guile/guile-internal.h	/^typedef struct _eqable_gdb_smob$/;"	s
_error	sim/testsuite/sim/bfin/e0.s	/^_error:$/;"	l
_event_entry	sim/ppc/events.c	/^struct _event_entry {$/;"	s	file:
_event_queue	sim/ppc/events.c	/^struct _event_queue {$/;"	s	file:
_evt15	sim/testsuite/sim/bfin/cec-system-call.S	/^_evt15:$/;"	l
_evtx	sim/testsuite/sim/bfin/cec-ifetch.S	/^_evtx:$/;"	l
_evx	sim/testsuite/sim/bfin/cec-exact-exception.S	/^_evx:$/;"	l
_evx	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^_evx:$/;"	l
_evx	sim/testsuite/sim/bfin/cec-system-call.S	/^_evx:$/;"	l
_evx	sim/testsuite/sim/bfin/mmr-exception.s	/^_evx:$/;"	l
_evx	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym R1, _evx;$/;"	v
_evx	sim/testsuite/sim/bfin/unlink.S	/^_evx:$/;"	l
_exit	readline/examples/rlfe/os.h	169;"	d
_exit	sim/testsuite/sim/m32c/gloss.s	/^_exit:$/;"	l
_fact	sim/testsuite/sim/bfin/fact.s	/^_fact:$/;"	l
_fail	sim/testsuite/sim/bfin/10436.s	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/11080.s	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/a26.s	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/d2.s	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/pr.s	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/unlink.S	/^_fail:$/;"	l
_fail	sim/testsuite/sim/bfin/wtf.s	/^_fail:$/;"	l
_fail_1	sim/testsuite/sim/bfin/brcc.s	/^_fail_1:$/;"	l
_fail_2	sim/testsuite/sim/bfin/brcc.s	/^_fail_2:$/;"	l
_fail_3	sim/testsuite/sim/bfin/brcc.s	/^_fail_3:$/;"	l
_fail_4	sim/testsuite/sim/bfin/brcc.s	/^_fail_4:$/;"	l
_fail_5	sim/testsuite/sim/bfin/brcc.s	/^_fail_5:$/;"	l
_fail_6	sim/testsuite/sim/bfin/brcc.s	/^_fail_6:$/;"	l
_fail_7	sim/testsuite/sim/bfin/brcc.s	/^_fail_7:$/;"	l
_fail_lvl	sim/testsuite/sim/bfin/cec-ifetch.S	/^_fail_lvl:$/;"	l
_fail_lvl	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^_fail_lvl:$/;"	l
_fail_lvl	sim/testsuite/sim/bfin/cec-snen-reti.S	/^_fail_lvl:$/;"	l
_failure	sim/testsuite/sim/bfin/brcc.s	/^_failure:$/;"	l
_fault	gdb/fbsd-nat.c	/^    } _fault;$/;"	m	union:siginfo32::__anon1790	typeref:struct:siginfo32::__anon1790::__anon1791	file:
_fd	gdb/nat/aarch64-linux.h	/^      int _fd;$/;"	m	struct:compat_siginfo::__anon1659::__anon1665
_fd	gdb/nat/amd64-linux-siginfo.c	/^      int _fd;$/;"	m	struct:compat_siginfo::__anon1674::__anon1681	file:
_fd	gdb/nat/amd64-linux-siginfo.c	/^      int _fd;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1688	file:
_fd	gdb/nat/amd64-linux-siginfo.c	/^      int _fd;$/;"	m	struct:nat_siginfo::__anon1666::__anon1673	file:
_filter	sim/igen/filter.c	/^struct _filter$/;"	s	file:
_filter	sim/ppc/filter.c	/^struct _filter {$/;"	s	file:
_find_var	gdb/contrib/cleanup_check.py	/^    def _find_var(self, back_to):$/;"	m	class:MasterCleanup
_flags	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        private uint _flags;$/;"	f	class:DotZLib.Info	file:
_foo	gdb/testsuite/gdb.mi/gdb701.c	/^struct _foo$/;"	s	file:
_foo	sim/testsuite/sim/bfin/stk5.s	/^_foo:$/;"	l
_foo	sim/testsuite/sim/bfin/zcall.s	/^_foo:$/;"	l
_foo	sim/testsuite/sim/m32c/gloss.s	/^_foo:$/;"	l
_form_fields	sim/igen/gen-icache.c	/^struct _form_fields$/;"	s	file:
_fp_arithmetic_tests	gdb/testsuite/gdb.disasm/sh3.s	/^_fp_arithmetic_tests:$/;"	l
_fp_misc_tests	gdb/testsuite/gdb.disasm/sh3.s	/^_fp_misc_tests:$/;"	l
_fp_move_and_load_tests	gdb/testsuite/gdb.disasm/sh3.s	/^_fp_move_and_load_tests:$/;"	l
_fpadd_parts	sim/ppc/dp-bit.c	/^_fpadd_parts (fp_number_type * a,$/;"	f	file:
_fpcmp_parts	sim/ppc/dp-bit.c	/^_fpcmp_parts (fp_number_type * a, fp_number_type * b)$/;"	f	file:
_fpdiv_parts	sim/ppc/dp-bit.c	/^_fpdiv_parts (fp_number_type * a,$/;"	f	file:
_fpmul_parts	sim/ppc/dp-bit.c	/^_fpmul_parts ( fp_number_type *  a,$/;"	f	file:
_frame_smob	gdb/guile/scm-frame.c	/^struct _frame_smob$/;"	s	file:
_free	zlib/contrib/delphi/ZLib.pas	/^procedure _free(Block: Pointer); cdecl;$/;"	p
_free	zlib/contrib/pascal/zlibpas.pas	/^procedure _free(Block: Pointer); cdecl;$/;"	p
_frv_create_got_section	bfd/elf32-frv.c	/^_frv_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
_frvfdpic_add_dyn_reloc	bfd/elf32-frv.c	/^_frvfdpic_add_dyn_reloc (bfd *output_bfd, asection *sreloc, bfd_vma offset,$/;"	f	file:
_frvfdpic_add_rofixup	bfd/elf32-frv.c	/^_frvfdpic_add_rofixup (bfd *output_bfd, asection *rofixup, bfd_vma offset,$/;"	f	file:
_frvfdpic_assign_got_entries	bfd/elf32-frv.c	/^_frvfdpic_assign_got_entries (void **entryp, void *info_)$/;"	f	file:
_frvfdpic_assign_plt_entries	bfd/elf32-frv.c	/^_frvfdpic_assign_plt_entries (void **entryp, void *info_)$/;"	f	file:
_frvfdpic_check_discarded_relocs	bfd/elf32-frv.c	/^_frvfdpic_check_discarded_relocs (bfd *abfd, asection *sec,$/;"	f	file:
_frvfdpic_compute_got_alloc_data	bfd/elf32-frv.c	/^_frvfdpic_compute_got_alloc_data (struct _frvfdpic_dynamic_got_alloc_data *gad,$/;"	f	file:
_frvfdpic_count_got_plt_entries	bfd/elf32-frv.c	/^_frvfdpic_count_got_plt_entries (void **entryp, void *dinfo_)$/;"	f	file:
_frvfdpic_count_nontls_entries	bfd/elf32-frv.c	/^_frvfdpic_count_nontls_entries (struct frvfdpic_relocs_info *entry,$/;"	f	file:
_frvfdpic_count_relocs_fixups	bfd/elf32-frv.c	/^_frvfdpic_count_relocs_fixups (struct frvfdpic_relocs_info *entry,$/;"	f	file:
_frvfdpic_count_tls_entries	bfd/elf32-frv.c	/^_frvfdpic_count_tls_entries (struct frvfdpic_relocs_info *entry,$/;"	f	file:
_frvfdpic_dynamic_got_alloc_data	bfd/elf32-frv.c	/^  struct _frvfdpic_dynamic_got_alloc_data$/;"	s	struct:_frvfdpic_dynamic_got_plt_info	file:
_frvfdpic_dynamic_got_info	bfd/elf32-frv.c	/^struct _frvfdpic_dynamic_got_info$/;"	s	file:
_frvfdpic_dynamic_got_plt_info	bfd/elf32-frv.c	/^struct _frvfdpic_dynamic_got_plt_info$/;"	s	file:
_frvfdpic_emit_got_relocs_plt_entries	bfd/elf32-frv.c	/^_frvfdpic_emit_got_relocs_plt_entries (struct frvfdpic_relocs_info *entry,$/;"	f	file:
_frvfdpic_get_fd_entry	bfd/elf32-frv.c	/^_frvfdpic_get_fd_entry (struct _frvfdpic_dynamic_got_alloc_data *gad)$/;"	f	file:
_frvfdpic_get_got_entry	bfd/elf32-frv.c	/^_frvfdpic_get_got_entry (struct _frvfdpic_dynamic_got_alloc_data *gad)$/;"	f	file:
_frvfdpic_get_tlsdesc_entry	bfd/elf32-frv.c	/^_frvfdpic_get_tlsdesc_entry (struct _frvfdpic_dynamic_got_alloc_data *gad)$/;"	f	file:
_frvfdpic_link_omit_section_dynsym	bfd/elf32-frv.c	/^_frvfdpic_link_omit_section_dynsym (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
_frvfdpic_osec_readonly_p	bfd/elf32-frv.c	/^_frvfdpic_osec_readonly_p (bfd *output_bfd, asection *osec)$/;"	f	file:
_frvfdpic_osec_to_segment	bfd/elf32-frv.c	/^_frvfdpic_osec_to_segment (bfd *output_bfd, asection *osec)$/;"	f	file:
_frvfdpic_relax_got_plt_entries	bfd/elf32-frv.c	/^_frvfdpic_relax_got_plt_entries (void **entryp, void *dinfo_)$/;"	f	file:
_frvfdpic_relax_tls_entries	bfd/elf32-frv.c	/^_frvfdpic_relax_tls_entries (struct frvfdpic_relocs_info *entry,$/;"	f	file:
_frvfdpic_reset_got_plt_entries	bfd/elf32-frv.c	/^_frvfdpic_reset_got_plt_entries (void **entryp, void *ignore ATTRIBUTE_UNUSED)$/;"	f	file:
_frvfdpic_resolve_final_relocs_info	bfd/elf32-frv.c	/^_frvfdpic_resolve_final_relocs_info (void **entryp, void *p)$/;"	f	file:
_frvfdpic_size_got_plt	bfd/elf32-frv.c	/^_frvfdpic_size_got_plt (bfd *output_bfd,$/;"	f	file:
_func	gdb/testsuite/gdb.linespec/break-asm-file0.s	/^_func:$/;"	l
_func	gdb/testsuite/gdb.linespec/break-asm-file1.s	/^_func:$/;"	l
_func2	gdb/testsuite/gdb.linespec/break-asm-file0.s	/^_func2:$/;"	l
_func3	gdb/testsuite/gdb.linespec/break-asm-file1.s	/^_func3:$/;"	l
_function_entry	sim/igen/ld-insn.h	/^struct _function_entry$/;"	s
_funmap	readline/readline.h	/^typedef struct _funmap {$/;"	s
_future	opcodes/nfp-dis.c	/^  unsigned char _future:4;$/;"	m	struct:__anon9	file:
_gdb_expr	gdb/testsuite/gdb.compile/compile-mod.c	/^_gdb_expr (void)$/;"	f
_gdb_expr	gdb/testsuite/gdb.compile/compile-setjmp-mod.c	/^_gdb_expr (void)$/;"	f
_ge_f2	sim/ppc/dp-bit.c	/^_ge_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_ge_f2	sim/ppc/dp-bit.c	169;"	d	file:
_ge_f2	sim/ppc/dp-bit.c	186;"	d	file:
_gen_entry	sim/igen/gen.h	/^struct _gen_entry$/;"	s
_gen_list	sim/igen/gen.h	/^struct _gen_list$/;"	s
_gen_table	sim/igen/gen.h	/^struct _gen_table$/;"	s
_get_lineno	bfd/bfd-in2.h	/^  alent *     (*_get_lineno) (bfd *, struct bfd_symbol *);$/;"	m	struct:bfd_target
_get_osfhandle	gdb/gnulib/import/msvc-nothrow.c	29;"	d	file:
_get_osfhandle	gdb/gnulib/import/msvc-nothrow.h	37;"	d
_get_real_field_count	gdb/python/lib/gdb/command/explore.py	/^    def _get_real_field_count(fields):$/;"	m	class:CompoundExplorer
_get_reloc_upper_bound	bfd/bfd-in2.h	/^  long        (*_get_reloc_upper_bound) (bfd *, sec_ptr);$/;"	m	struct:bfd_target
_get_some_type_recognizers	gdb/python/lib/gdb/types.py	/^def _get_some_type_recognizers(result, plist):$/;"	f
_get_tty_settings	readline/rltty.c	/^_get_tty_settings (tty, tiop)$/;"	f	file:
_getopt_initialize	libiberty/getopt.c	/^_getopt_initialize (int argc ATTRIBUTE_UNUSED,$/;"	f	file:
_getopt_internal	libiberty/getopt.c	/^_getopt_internal (int argc, char *const *argv, const char *optstring,$/;"	f
_gl_directory_name	gdb/gnulib/import/fchdir.c	/^_gl_directory_name (int fd)$/;"	f
_gl_float_fix_itold	gdb/gnulib/import/float.in.h	/^static void (*_gl_float_fix_itold) (long double *, int) = _Qp_itoq;$/;"	v
_gl_glob_errfunc_fn	gdb/gnulib/import/glob.in.h	/^typedef int (*_gl_glob_errfunc_fn) (const char *, int);$/;"	t
_gl_math_fix_itold	gdb/gnulib/import/math.in.h	/^static void (*_gl_math_fix_itold) (long double *, int) = _Qp_itoq;$/;"	v
_gl_mbsrtowcs_state	gdb/gnulib/import/mbsrtowcs-state.c	/^mbstate_t _gl_mbsrtowcs_state$/;"	v
_gl_nothrow_get_osfhandle	gdb/gnulib/import/msvc-nothrow.c	/^_gl_nothrow_get_osfhandle (int fd)$/;"	f
_gl_register_dirp_fd	gdb/gnulib/import/dirfd.c	/^_gl_register_dirp_fd (int fd, DIR *dirp)$/;"	f
_gl_register_dup	gdb/gnulib/import/fchdir.c	/^_gl_register_dup (int oldfd, int newfd)$/;"	f
_gl_register_fd	gdb/gnulib/import/fchdir.c	/^_gl_register_fd (int fd, const char *filename)$/;"	f
_gl_unregister_dirp_fd	gdb/gnulib/import/dirfd.c	/^_gl_unregister_dirp_fd (int fd)$/;"	f
_gl_unregister_fd	gdb/gnulib/import/fchdir.c	/^_gl_unregister_fd (int fd)$/;"	f
_gl_verify_error_if_negative	gdb/gnulib/import/verify.h	/^    unsigned int _gl_verify_error_if_negative: w;$/;"	m	struct:_gl_verify_type
_gl_verify_type	gdb/gnulib/import/verify.h	/^  struct _gl_verify_type {$/;"	s
_gptab	sim/testsuite/sim/bfin/stk.s	/^_gptab:$/;"	l
_gptab	sim/testsuite/sim/bfin/stk2.s	/^_gptab:$/;"	l
_gptab	sim/testsuite/sim/bfin/stk3.s	/^_gptab:$/;"	l
_gptab	sim/testsuite/sim/bfin/stk4.s	/^_gptab:$/;"	l
_gt_f2	sim/ppc/dp-bit.c	/^_gt_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_gt_f2	sim/ppc/dp-bit.c	168;"	d	file:
_gt_f2	sim/ppc/dp-bit.c	185;"	d	file:
_gzFile	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private IntPtr _gzFile;$/;"	f	class:DotZLib.GZipStream	file:
_hInput	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private GCHandle _hInput;$/;"	f	class:DotZLib.CodecBase	file:
_hOutput	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private GCHandle _hOutput;$/;"	f	class:DotZLib.CodecBase	file:
_h_USER	bfd/aix386-core.c	36;"	d	file:
_halloc	zlib/zutil.c	276;"	d	file:
_halt	sim/testsuite/sim/bfin/brcc.s	/^_halt:$/;"	l
_halt	sim/testsuite/sim/bfin/greg2.s	/^_halt:$/;"	l
_halt	sim/testsuite/sim/bfin/pushpopreg_1.s	/^_halt:$/;"	l
_halt0	sim/testsuite/sim/bfin/10622.s	/^_halt0:$/;"	l
_halt0	sim/testsuite/sim/bfin/pr.s	/^_halt0:$/;"	l
_halt0	sim/testsuite/sim/bfin/wtf.s	/^_halt0:$/;"	l
_head	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        private int _head;$/;"	f	class:DotZLib.CircularBuffer	file:
_hex_array_size	include/libiberty.h	380;"	d
_hex_bad	include/libiberty.h	381;"	d
_hex_value	libiberty/hex.c	/^const unsigned char _hex_value[_hex_array_size] =$/;"	v
_hex_value	libiberty/hex.c	/^unsigned char _hex_value[_hex_array_size];$/;"	v
_hfree	zlib/zutil.c	277;"	d	file:
_hilo_access	sim/mips/sim-main.h	/^typedef struct _hilo_access {$/;"	s
_hilo_history	sim/mips/sim-main.h	/^typedef struct _hilo_history {$/;"	s
_hist_entry	readline/history.h	/^typedef struct _hist_entry {$/;"	s
_hist_search_func_t	readline/histexpand.c	/^typedef int _hist_search_func_t PARAMS((const char *, int));$/;"	t	file:
_hist_state	readline/history.h	/^typedef struct _hist_state {$/;"	s
_htab_binary_sizes	sim/ppc/hw_htab.c	/^typedef struct _htab_binary_sizes {$/;"	s	file:
_hw_com_device	sim/ppc/hw_com.c	/^typedef struct _hw_com_device {$/;"	s	file:
_hw_cpu_device	sim/ppc/hw_cpu.c	/^typedef struct _hw_cpu_device {$/;"	s	file:
_hw_disk_device	sim/ppc/hw_disk.c	/^typedef struct _hw_disk_device {$/;"	s	file:
_hw_disk_instance	sim/ppc/hw_disk.c	/^typedef struct _hw_disk_instance {$/;"	s	file:
_hw_eeprom_device	sim/ppc/hw_eeprom.c	/^typedef struct _hw_eeprom_device {$/;"	s	file:
_hw_eeprom_instance	sim/ppc/hw_eeprom.c	/^typedef struct _hw_eeprom_instance {$/;"	s	file:
_hw_eeprom_reg_spec	sim/ppc/hw_eeprom.c	/^typedef struct _hw_eeprom_reg_spec {$/;"	s	file:
_hw_glue_device	sim/ppc/hw_glue.c	/^typedef struct _hw_glue_device {$/;"	s	file:
_hw_glue_type	sim/ppc/hw_glue.c	/^typedef enum _hw_glue_type {$/;"	g	file:
_hw_ide_device	sim/ppc/hw_ide.c	/^typedef struct _hw_ide_device {$/;"	s	file:
_hw_memory_chunk	sim/ppc/hw_memory.c	/^struct _hw_memory_chunk {$/;"	s	file:
_hw_memory_device	sim/ppc/hw_memory.c	/^typedef struct _hw_memory_device {$/;"	s	file:
_hw_nvram_device	sim/ppc/hw_nvram.c	/^typedef struct _hw_nvram_device {$/;"	s	file:
_hw_nvram_reg_spec	sim/ppc/hw_nvram.c	/^typedef struct _hw_nvram_reg_spec {$/;"	s	file:
_hw_opic_device	sim/ppc/hw_opic.c	/^struct _hw_opic_device {$/;"	s	file:
_hw_pal_console_buffer	sim/common/dv-pal.c	/^typedef struct _hw_pal_console_buffer {$/;"	s	file:
_hw_pal_console_buffer	sim/ppc/hw_pal.c	/^typedef struct _hw_pal_console_buffer {$/;"	s	file:
_hw_pal_counter	sim/common/dv-pal.c	/^typedef struct _hw_pal_counter {$/;"	s	file:
_hw_pal_device	sim/common/dv-pal.c	/^typedef struct _hw_pal_device {$/;"	s	file:
_hw_pal_device	sim/ppc/hw_pal.c	/^typedef struct _hw_pal_device {$/;"	s	file:
_hw_phb_device	sim/ppc/hw_phb.c	/^typedef struct _hw_phb_device  {$/;"	s	file:
_hw_rv_device	sim/cris/dv-rv.c	/^typedef struct _hw_rv_device$/;"	s	file:
_hw_sem_device	sim/ppc/hw_sem.c	/^typedef struct _hw_sem_device {$/;"	s	file:
_hw_shm_device	sim/ppc/hw_shm.c	/^typedef struct _hw_shm_device {$/;"	s	file:
_hw_unit	sim/common/hw-device.h	/^typedef struct _hw_unit$/;"	s
_hw_vm_device	sim/ppc/hw_vm.c	/^typedef struct _hw_vm_device {$/;"	s	file:
_hypot	gdb/python/python-internal.h	91;"	d
_i_call	sim/testsuite/sim/bfin/cec-ifetch.S	/^_i_call:$/;"	l
_i_jump	sim/testsuite/sim/bfin/cec-ifetch.S	/^_i_jump:$/;"	l
_i_jump_off	sim/testsuite/sim/bfin/cec-ifetch.S	/^_i_jump_off:$/;"	l
_i_rts	sim/testsuite/sim/bfin/cec-ifetch.S	/^_i_rts:$/;"	l
_icache_tree	sim/ppc/gen-icache.c	/^struct _icache_tree {$/;"	s	file:
_ide_controller	sim/ppc/hw_ide.c	/^typedef struct _ide_controller {$/;"	s	file:
_ide_drive	sim/ppc/hw_ide.c	/^typedef struct _ide_drive {$/;"	s	file:
_ide_geometry	sim/ppc/hw_ide.c	/^typedef struct _ide_geometry {$/;"	s	file:
_ide_states	sim/ppc/hw_ide.c	/^typedef enum _ide_states {$/;"	g	file:
_igen_decode_options	sim/igen/igen.h	/^struct _igen_decode_options$/;"	s
_igen_gen_options	sim/igen/igen.h	/^struct _igen_gen_options$/;"	s
_igen_module	sim/igen/igen.h	/^typedef struct _igen_module$/;"	s
_igen_module_options	sim/igen/igen.h	/^typedef struct _igen_module_options$/;"	s
_igen_name	sim/igen/igen.h	/^typedef struct _igen_name$/;"	s
_igen_options	sim/igen/igen.h	/^struct _igen_options$/;"	s
_igen_trace_options	sim/igen/igen.h	/^struct _igen_trace_options$/;"	s
_igen_warn_options	sim/igen/igen.h	/^struct _igen_warn_options$/;"	s
_ihandle_runtime_property_spec	sim/ppc/device.h	/^typedef struct _ihandle_runtime_property_spec {$/;"	s
_inBuffer	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private byte[] _inBuffer = new byte[kBufferSize];$/;"	f	class:DotZLib.CodecBase	file:
_inclTable	gdb/xcoffread.c	/^typedef struct _inclTable$/;"	s	file:
_inflate_fast	zlib/contrib/masmx86/inffas32.asm	/^_inflate_fast proc near$/;"	l
_initialize_aarch64_fbsd_nat	gdb/aarch64-fbsd-nat.c	/^_initialize_aarch64_fbsd_nat (void)$/;"	f
_initialize_aarch64_fbsd_tdep	gdb/aarch64-fbsd-tdep.c	/^_initialize_aarch64_fbsd_tdep (void)$/;"	f
_initialize_aarch64_linux_nat	gdb/aarch64-linux-nat.c	/^_initialize_aarch64_linux_nat (void)$/;"	f
_initialize_aarch64_linux_tdep	gdb/aarch64-linux-tdep.c	/^_initialize_aarch64_linux_tdep (void)$/;"	f
_initialize_aarch64_newlib_tdep	gdb/aarch64-newlib-tdep.c	/^_initialize_aarch64_newlib_tdep (void)$/;"	f
_initialize_aarch64_tdep	gdb/aarch64-tdep.c	/^_initialize_aarch64_tdep (void)$/;"	f
_initialize_ada_language	gdb/ada-lang.c	/^_initialize_ada_language (void)$/;"	f
_initialize_addrmap	gdb/addrmap.c	/^_initialize_addrmap (void)$/;"	f
_initialize_agent	gdb/agent.c	/^_initialize_agent (void)$/;"	f
_initialize_aix_thread	gdb/aix-thread.c	/^_initialize_aix_thread (void)$/;"	f
_initialize_alpha_linux_nat	gdb/alpha-linux-nat.c	/^_initialize_alpha_linux_nat (void)$/;"	f
_initialize_alpha_linux_tdep	gdb/alpha-linux-tdep.c	/^_initialize_alpha_linux_tdep (void)$/;"	f
_initialize_alpha_tdep	gdb/alpha-tdep.c	/^_initialize_alpha_tdep (void)$/;"	f
_initialize_alphabsd_nat	gdb/alpha-bsd-nat.c	/^_initialize_alphabsd_nat (void)$/;"	f
_initialize_alphanbsd_tdep	gdb/alpha-nbsd-tdep.c	/^_initialize_alphanbsd_tdep (void)$/;"	f
_initialize_alphaobsd_tdep	gdb/alpha-obsd-tdep.c	/^_initialize_alphaobsd_tdep (void)$/;"	f
_initialize_amd64_darwin_tdep	gdb/amd64-darwin-tdep.c	/^_initialize_amd64_darwin_tdep (void)$/;"	f
_initialize_amd64_dicos_tdep	gdb/amd64-dicos-tdep.c	/^_initialize_amd64_dicos_tdep (void)$/;"	f
_initialize_amd64_linux_nat	gdb/amd64-linux-nat.c	/^_initialize_amd64_linux_nat (void)$/;"	f
_initialize_amd64_linux_tdep	gdb/amd64-linux-tdep.c	/^_initialize_amd64_linux_tdep (void)$/;"	f
_initialize_amd64_sol2_nat	gdb/i386-sol2-nat.c	/^_initialize_amd64_sol2_nat (void)$/;"	f
_initialize_amd64_sol2_tdep	gdb/amd64-sol2-tdep.c	/^_initialize_amd64_sol2_tdep (void)$/;"	f
_initialize_amd64_tdep	gdb/amd64-tdep.c	/^_initialize_amd64_tdep (void)$/;"	f
_initialize_amd64_windows_nat	gdb/amd64-windows-nat.c	/^_initialize_amd64_windows_nat (void)$/;"	f
_initialize_amd64_windows_tdep	gdb/amd64-windows-tdep.c	/^_initialize_amd64_windows_tdep (void)$/;"	f
_initialize_amd64fbsd_nat	gdb/amd64-fbsd-nat.c	/^_initialize_amd64fbsd_nat (void)$/;"	f
_initialize_amd64fbsd_tdep	gdb/amd64-fbsd-tdep.c	/^_initialize_amd64fbsd_tdep (void)$/;"	f
_initialize_amd64nbsd_nat	gdb/amd64-nbsd-nat.c	/^_initialize_amd64nbsd_nat (void)$/;"	f
_initialize_amd64nbsd_tdep	gdb/amd64-nbsd-tdep.c	/^_initialize_amd64nbsd_tdep (void)$/;"	f
_initialize_amd64obsd_nat	gdb/amd64-obsd-nat.c	/^_initialize_amd64obsd_nat (void)$/;"	f
_initialize_amd64obsd_tdep	gdb/amd64-obsd-tdep.c	/^_initialize_amd64obsd_tdep (void)$/;"	f
_initialize_annotate	gdb/annotate.c	/^_initialize_annotate (void)$/;"	f
_initialize_arc_newlib_tdep	gdb/arc-newlib-tdep.c	/^_initialize_arc_newlib_tdep (void)$/;"	f
_initialize_arc_tdep	gdb/arc-tdep.c	/^_initialize_arc_tdep (void)$/;"	f
_initialize_arm_fbsd_nat	gdb/arm-fbsd-nat.c	/^_initialize_arm_fbsd_nat (void)$/;"	f
_initialize_arm_fbsd_tdep	gdb/arm-fbsd-tdep.c	/^_initialize_arm_fbsd_tdep (void)$/;"	f
_initialize_arm_linux_nat	gdb/arm-linux-nat.c	/^_initialize_arm_linux_nat (void)$/;"	f
_initialize_arm_linux_tdep	gdb/arm-linux-tdep.c	/^_initialize_arm_linux_tdep (void)$/;"	f
_initialize_arm_netbsd_nat	gdb/arm-nbsd-nat.c	/^_initialize_arm_netbsd_nat (void)$/;"	f
_initialize_arm_netbsd_tdep	gdb/arm-nbsd-tdep.c	/^_initialize_arm_netbsd_tdep (void)$/;"	f
_initialize_arm_symbian_tdep	gdb/arm-symbian-tdep.c	/^_initialize_arm_symbian_tdep (void)$/;"	f
_initialize_arm_tdep	gdb/arm-tdep.c	/^_initialize_arm_tdep (void)$/;"	f
_initialize_arm_wince_tdep	gdb/arm-wince-tdep.c	/^_initialize_arm_wince_tdep (void)$/;"	f
_initialize_armobsd_tdep	gdb/arm-obsd-tdep.c	/^_initialize_armobsd_tdep (void)$/;"	f
_initialize_array_view_selftests	gdb/unittests/array-view-selftests.c	/^_initialize_array_view_selftests ()$/;"	f
_initialize_auto_load	gdb/auto-load.c	/^_initialize_auto_load (void)$/;"	f
_initialize_auxv	gdb/auxv.c	/^_initialize_auxv (void)$/;"	f
_initialize_avr_tdep	gdb/avr-tdep.c	/^_initialize_avr_tdep (void)$/;"	f
_initialize_ax_gdb	gdb/ax-gdb.c	/^_initialize_ax_gdb (void)$/;"	f
_initialize_bfin_linux_tdep	gdb/bfin-linux-tdep.c	/^_initialize_bfin_linux_tdep (void)$/;"	f
_initialize_bfin_tdep	gdb/bfin-tdep.c	/^_initialize_bfin_tdep (void)$/;"	f
_initialize_break_catch_sig	gdb/break-catch-sig.c	/^_initialize_break_catch_sig (void)$/;"	f
_initialize_break_catch_syscall	gdb/break-catch-syscall.c	/^_initialize_break_catch_syscall (void)$/;"	f
_initialize_break_catch_throw	gdb/break-catch-throw.c	/^_initialize_break_catch_throw (void)$/;"	f
_initialize_breakpoint	gdb/breakpoint.c	/^_initialize_breakpoint (void)$/;"	f
_initialize_bsd_uthread	gdb/bsd-uthread.c	/^_initialize_bsd_uthread (void)$/;"	f
_initialize_btrace	gdb/btrace.c	/^_initialize_btrace (void)$/;"	f
_initialize_charset	gdb/charset.c	/^_initialize_charset (void)$/;"	f
_initialize_check_for_gdb_ini	gdb/windows-nat.c	/^_initialize_check_for_gdb_ini (void)$/;"	f
_initialize_cli_cmds	gdb/cli/cli-cmds.c	/^_initialize_cli_cmds (void)$/;"	f
_initialize_cli_dump	gdb/cli/cli-dump.c	/^_initialize_cli_dump (void)$/;"	f
_initialize_cli_interp	gdb/cli/cli-interp.c	/^_initialize_cli_interp (void)$/;"	f
_initialize_cli_logging	gdb/cli/cli-logging.c	/^_initialize_cli_logging (void)$/;"	f
_initialize_cli_script	gdb/cli/cli-script.c	/^_initialize_cli_script (void)$/;"	f
_initialize_coff_pe_read	gdb/coff-pe-read.c	/^_initialize_coff_pe_read (void)$/;"	f
_initialize_coffread	gdb/coffread.c	/^_initialize_coffread (void)$/;"	f
_initialize_common_utils_selftests	gdb/unittests/common-utils-selftests.c	/^_initialize_common_utils_selftests ()$/;"	f
_initialize_compile	gdb/compile/compile.c	/^_initialize_compile (void)$/;"	f
_initialize_complaints	gdb/complaints.c	/^_initialize_complaints (void)$/;"	f
_initialize_completer	gdb/completer.c	/^_initialize_completer (void)$/;"	f
_initialize_copying	gdb/copying.c	/^_initialize_copying (void)$/;"	f
_initialize_core	gdb/corefile.c	/^_initialize_core (void)$/;"	f
_initialize_corelow	gdb/corelow.c	/^_initialize_corelow (void)$/;"	f
_initialize_cp_abi	gdb/cp-abi.c	/^_initialize_cp_abi (void)$/;"	f
_initialize_cp_namespace	gdb/cp-namespace.c	/^_initialize_cp_namespace (void)$/;"	f
_initialize_cp_support	gdb/cp-support.c	/^_initialize_cp_support (void)$/;"	f
_initialize_cp_valprint	gdb/cp-valprint.c	/^_initialize_cp_valprint (void)$/;"	f
_initialize_cris_linux_tdep	gdb/cris-linux-tdep.c	/^_initialize_cris_linux_tdep (void)$/;"	f
_initialize_cris_tdep	gdb/cris-tdep.c	/^_initialize_cris_tdep (void)$/;"	f
_initialize_ctf	gdb/ctf.c	/^_initialize_ctf (void)$/;"	f
_initialize_d_language	gdb/d-lang.c	/^_initialize_d_language (void)$/;"	f
_initialize_darwin_info_commands	gdb/darwin-nat-info.c	/^_initialize_darwin_info_commands (void)$/;"	f
_initialize_darwin_nat	gdb/darwin-nat.c	/^_initialize_darwin_nat ()$/;"	f
_initialize_darwin_solib	gdb/solib-darwin.c	/^_initialize_darwin_solib (void)$/;"	f
_initialize_dbxread	gdb/dbxread.c	/^_initialize_dbxread (void)$/;"	f
_initialize_dcache	gdb/dcache.c	/^_initialize_dcache (void)$/;"	f
_initialize_demangler	gdb/demangle.c	/^_initialize_demangler (void)$/;"	f
_initialize_disasm	gdb/disasm.c	/^_initialize_disasm (void)$/;"	f
_initialize_disasm_selftests	gdb/disasm-selftests.c	/^_initialize_disasm_selftests (void)$/;"	f
_initialize_dsbt_solib	gdb/solib-dsbt.c	/^_initialize_dsbt_solib (void)$/;"	f
_initialize_dtrace_probe	gdb/dtrace-probe.c	/^_initialize_dtrace_probe (void)$/;"	f
_initialize_dummy_frame	gdb/dummy-frame.c	/^_initialize_dummy_frame (void)$/;"	f
_initialize_dwarf2_frame	gdb/dwarf2-frame.c	/^_initialize_dwarf2_frame (void)$/;"	f
_initialize_dwarf2_read	gdb/dwarf2read.c	/^_initialize_dwarf2_read (void)$/;"	f
_initialize_dwarf2expr	gdb/dwarf2expr.c	/^_initialize_dwarf2expr (void)$/;"	f
_initialize_dwarf2loc	gdb/dwarf2loc.c	/^_initialize_dwarf2loc (void)$/;"	f
_initialize_dwarf_index_write	gdb/dwarf-index-write.c	/^_initialize_dwarf_index_write ()$/;"	f
_initialize_elfread	gdb/elfread.c	/^_initialize_elfread (void)$/;"	f
_initialize_environ_selftests	gdb/unittests/environ-selftests.c	/^_initialize_environ_selftests ()$/;"	f
_initialize_exec	gdb/exec.c	/^_initialize_exec (void)$/;"	f
_initialize_extension	gdb/extension.c	/^_initialize_extension (void)$/;"	f
_initialize_f_language	gdb/f-lang.c	/^_initialize_f_language (void)$/;"	f
_initialize_f_valprint	gdb/f-valprint.c	/^_initialize_f_valprint (void)$/;"	f
_initialize_fbsd_nat	gdb/fbsd-nat.c	/^_initialize_fbsd_nat (void)$/;"	f
_initialize_fbsd_tdep	gdb/fbsd-tdep.c	/^_initialize_fbsd_tdep (void)$/;"	f
_initialize_filesystem	gdb/filesystem.c	/^_initialize_filesystem (void)$/;"	f
_initialize_findvar	gdb/findvar.c	/^_initialize_findvar (void)$/;"	f
_initialize_fork_child	gdb/fork-child.c	/^_initialize_fork_child (void)$/;"	f
_initialize_format_pieces_selftests	gdb/unittests/format_pieces-selftests.c	/^_initialize_format_pieces_selftests ()$/;"	f
_initialize_frame	gdb/frame.c	/^_initialize_frame (void)$/;"	f
_initialize_frame_base	gdb/frame-base.c	/^_initialize_frame_base (void)$/;"	f
_initialize_frame_reg	gdb/std-regs.c	/^_initialize_frame_reg (void)$/;"	f
_initialize_frame_unwind	gdb/frame-unwind.c	/^_initialize_frame_unwind (void)$/;"	f
_initialize_frv_linux_tdep	gdb/frv-linux-tdep.c	/^_initialize_frv_linux_tdep (void)$/;"	f
_initialize_frv_solib	gdb/solib-frv.c	/^_initialize_frv_solib (void)$/;"	f
_initialize_frv_tdep	gdb/frv-tdep.c	/^_initialize_frv_tdep (void)$/;"	f
_initialize_ft32_tdep	gdb/ft32-tdep.c	/^_initialize_ft32_tdep (void)$/;"	f
_initialize_function_view_selftests	gdb/unittests/function-view-selftests.c	/^_initialize_function_view_selftests ()$/;"	f
_initialize_gcore	gdb/gcore.c	/^_initialize_gcore (void)$/;"	f
_initialize_gdb_bfd	gdb/gdb_bfd.c	/^_initialize_gdb_bfd (void)$/;"	f
_initialize_gdb_osabi	gdb/osabi.c	/^_initialize_gdb_osabi (void)$/;"	f
_initialize_gdbarch	gdb/gdbarch.c	/^_initialize_gdbarch (void)$/;"	f
_initialize_gdbarch_selftests	gdb/gdbarch-selftests.c	/^_initialize_gdbarch_selftests (void)$/;"	f
_initialize_gdbarch_utils	gdb/arch-utils.c	/^_initialize_gdbarch_utils (void)$/;"	f
_initialize_gdbtypes	gdb/gdbtypes.c	/^_initialize_gdbtypes (void)$/;"	f
_initialize_gnu_nat	gdb/gnu-nat.c	/^_initialize_gnu_nat (void)$/;"	f
_initialize_gnu_v2_abi	gdb/gnu-v2-abi.c	/^_initialize_gnu_v2_abi (void)$/;"	f
_initialize_gnu_v3_abi	gdb/gnu-v3-abi.c	/^_initialize_gnu_v3_abi (void)$/;"	f
_initialize_go32_nat	gdb/go32-nat.c	/^_initialize_go32_nat (void)$/;"	f
_initialize_go_language	gdb/go-lang.c	/^_initialize_go_language (void)$/;"	f
_initialize_guile	gdb/guile/guile.c	/^_initialize_guile (void)$/;"	f
_initialize_h8300_tdep	gdb/h8300-tdep.c	/^_initialize_h8300_tdep (void)$/;"	f
_initialize_hppa_linux_nat	gdb/hppa-linux-nat.c	/^_initialize_hppa_linux_nat (void)$/;"	f
_initialize_hppa_linux_tdep	gdb/hppa-linux-tdep.c	/^_initialize_hppa_linux_tdep (void)$/;"	f
_initialize_hppa_tdep	gdb/hppa-tdep.c	/^_initialize_hppa_tdep (void)$/;"	f
_initialize_hppabsd_tdep	gdb/hppa-obsd-tdep.c	/^_initialize_hppabsd_tdep (void)$/;"	f
_initialize_hppanbsd_nat	gdb/hppa-nbsd-nat.c	/^_initialize_hppanbsd_nat (void)$/;"	f
_initialize_hppanbsd_tdep	gdb/hppa-nbsd-tdep.c	/^_initialize_hppanbsd_tdep (void)$/;"	f
_initialize_hppaobsd_nat	gdb/hppa-obsd-nat.c	/^_initialize_hppaobsd_nat (void)$/;"	f
_initialize_i386_cygwin_tdep	gdb/i386-cygwin-tdep.c	/^_initialize_i386_cygwin_tdep (void)$/;"	f
_initialize_i386_darwin_nat	gdb/i386-darwin-nat.c	/^_initialize_i386_darwin_nat (void)$/;"	f
_initialize_i386_darwin_tdep	gdb/i386-darwin-tdep.c	/^_initialize_i386_darwin_tdep (void)$/;"	f
_initialize_i386_dicos_tdep	gdb/i386-dicos-tdep.c	/^_initialize_i386_dicos_tdep (void)$/;"	f
_initialize_i386_go32_tdep	gdb/i386-go32-tdep.c	/^_initialize_i386_go32_tdep ()$/;"	f
_initialize_i386_linux_nat	gdb/i386-linux-nat.c	/^_initialize_i386_linux_nat (void)$/;"	f
_initialize_i386_linux_tdep	gdb/i386-linux-tdep.c	/^_initialize_i386_linux_tdep (void)$/;"	f
_initialize_i386_sol2_tdep	gdb/i386-sol2-tdep.c	/^_initialize_i386_sol2_tdep (void)$/;"	f
_initialize_i386_tdep	gdb/i386-tdep.c	/^_initialize_i386_tdep (void)$/;"	f
_initialize_i386_windows_nat	gdb/i386-windows-nat.c	/^_initialize_i386_windows_nat (void)$/;"	f
_initialize_i386bsd_nat	gdb/i386-bsd-nat.c	/^_initialize_i386bsd_nat (void)$/;"	f
_initialize_i386fbsd_nat	gdb/i386-fbsd-nat.c	/^_initialize_i386fbsd_nat (void)$/;"	f
_initialize_i386fbsd_tdep	gdb/i386-fbsd-tdep.c	/^_initialize_i386fbsd_tdep (void)$/;"	f
_initialize_i386gnu_nat	gdb/i386-gnu-nat.c	/^_initialize_i386gnu_nat (void)$/;"	f
_initialize_i386gnu_tdep	gdb/i386-gnu-tdep.c	/^_initialize_i386gnu_tdep (void)$/;"	f
_initialize_i386nbsd_nat	gdb/i386-nbsd-nat.c	/^_initialize_i386nbsd_nat (void)$/;"	f
_initialize_i386nbsd_tdep	gdb/i386-nbsd-tdep.c	/^_initialize_i386nbsd_tdep (void)$/;"	f
_initialize_i386nto_tdep	gdb/i386-nto-tdep.c	/^_initialize_i386nto_tdep (void)$/;"	f
_initialize_i386obsd_nat	gdb/i386-obsd-nat.c	/^_initialize_i386obsd_nat (void)$/;"	f
_initialize_i386obsd_tdep	gdb/i386-obsd-tdep.c	/^_initialize_i386obsd_tdep (void)$/;"	f
_initialize_ia64_linux_nat	gdb/ia64-linux-nat.c	/^_initialize_ia64_linux_nat (void)$/;"	f
_initialize_ia64_linux_tdep	gdb/ia64-linux-tdep.c	/^_initialize_ia64_linux_tdep (void)$/;"	f
_initialize_ia64_tdep	gdb/ia64-tdep.c	/^_initialize_ia64_tdep (void)$/;"	f
_initialize_ia64_vms_tdep	gdb/ia64-vms-tdep.c	/^_initialize_ia64_vms_tdep (void)$/;"	f
_initialize_infcall	gdb/infcall.c	/^_initialize_infcall (void)$/;"	f
_initialize_infcmd	gdb/infcmd.c	/^_initialize_infcmd (void)$/;"	f
_initialize_inflow	gdb/inflow.c	/^_initialize_inflow (void)$/;"	f
_initialize_infrun	gdb/infrun.c	/^_initialize_infrun (void)$/;"	f
_initialize_interpreter	gdb/interps.c	/^_initialize_interpreter (void)$/;"	f
_initialize_iq2000_tdep	gdb/iq2000-tdep.c	/^_initialize_iq2000_tdep (void)$/;"	f
_initialize_jit	gdb/jit.c	/^_initialize_jit (void)$/;"	f
_initialize_language	gdb/language.c	/^_initialize_language (void)$/;"	f
_initialize_libunwind_frame	gdb/ia64-libunwind-tdep.c	/^_initialize_libunwind_frame (void)$/;"	f
_initialize_linux_fork	gdb/linux-fork.c	/^_initialize_linux_fork (void)$/;"	f
_initialize_linux_nat	gdb/linux-nat.c	/^_initialize_linux_nat (void)$/;"	f
_initialize_linux_tdep	gdb/linux-tdep.c	/^_initialize_linux_tdep (void)$/;"	f
_initialize_lm32_tdep	gdb/lm32-tdep.c	/^_initialize_lm32_tdep (void)$/;"	f
_initialize_loadable	gdb/windows-nat.c	/^_initialize_loadable (void)$/;"	f
_initialize_lookup_name_info_selftests	gdb/unittests/lookup_name_info-selftests.c	/^_initialize_lookup_name_info_selftests ()$/;"	f
_initialize_loongarch_linux_nat	gdb/loongarch-linux-nat.c	/^_initialize_loongarch_linux_nat (void)$/;"	f
_initialize_loongarch_linux_tdep	gdb/loongarch-linux-tdep.c	/^_initialize_loongarch_linux_tdep (void)$/;"	f
_initialize_loongarch_tdep	gdb/loongarch-tdep.c	/^_initialize_loongarch_tdep (void)$/;"	f
_initialize_m2_language	gdb/m2-lang.c	/^_initialize_m2_language (void)$/;"	f
_initialize_m32c_tdep	gdb/m32c-tdep.c	/^_initialize_m32c_tdep (void)$/;"	f
_initialize_m32r_linux_nat	gdb/m32r-linux-nat.c	/^_initialize_m32r_linux_nat (void)$/;"	f
_initialize_m32r_linux_tdep	gdb/m32r-linux-tdep.c	/^_initialize_m32r_linux_tdep (void)$/;"	f
_initialize_m32r_tdep	gdb/m32r-tdep.c	/^_initialize_m32r_tdep (void)$/;"	f
_initialize_m68hc11_tdep	gdb/m68hc11-tdep.c	/^_initialize_m68hc11_tdep (void)$/;"	f
_initialize_m68k_linux_nat	gdb/m68k-linux-nat.c	/^_initialize_m68k_linux_nat (void)$/;"	f
_initialize_m68k_linux_tdep	gdb/m68k-linux-tdep.c	/^_initialize_m68k_linux_tdep (void)$/;"	f
_initialize_m68k_tdep	gdb/m68k-tdep.c	/^_initialize_m68k_tdep (void)$/;"	f
_initialize_m68kbsd_nat	gdb/m68k-bsd-nat.c	/^_initialize_m68kbsd_nat (void)$/;"	f
_initialize_m68kbsd_tdep	gdb/m68k-bsd-tdep.c	/^_initialize_m68kbsd_tdep (void)$/;"	f
_initialize_machoread	gdb/machoread.c	/^_initialize_machoread (void)$/;"	f
_initialize_macrocmd	gdb/macrocmd.c	/^_initialize_macrocmd (void)$/;"	f
_initialize_macroscope	gdb/macroscope.c	/^_initialize_macroscope (void)$/;"	f
_initialize_maint_cmds	gdb/maint.c	/^_initialize_maint_cmds (void)$/;"	f
_initialize_mdebugread	gdb/mdebugread.c	/^_initialize_mdebugread (void)$/;"	f
_initialize_mem	gdb/memattr.c	/^_initialize_mem (void)$/;"	f
_initialize_mem_search	gdb/findcmd.c	/^_initialize_mem_search (void)$/;"	f
_initialize_memrange_selftests	gdb/unittests/memrange-selftests.c	/^_initialize_memrange_selftests ()$/;"	f
_initialize_mep_tdep	gdb/mep-tdep.c	/^_initialize_mep_tdep (void)$/;"	f
_initialize_mi_cmd_env	gdb/mi/mi-cmd-env.c	/^_initialize_mi_cmd_env (void)$/;"	f
_initialize_mi_cmds	gdb/mi/mi-cmds.c	/^_initialize_mi_cmds (void)$/;"	f
_initialize_mi_interp	gdb/mi/mi-interp.c	/^_initialize_mi_interp (void)$/;"	f
_initialize_mi_main	gdb/mi/mi-main.c	/^_initialize_mi_main (void)$/;"	f
_initialize_microblaze_linux_tdep	gdb/microblaze-linux-tdep.c	/^_initialize_microblaze_linux_tdep (void)$/;"	f
_initialize_microblaze_tdep	gdb/microblaze-tdep.c	/^_initialize_microblaze_tdep (void)$/;"	f
_initialize_mips64obsd_nat	gdb/mips64-obsd-nat.c	/^_initialize_mips64obsd_nat (void)$/;"	f
_initialize_mips64obsd_tdep	gdb/mips64-obsd-tdep.c	/^_initialize_mips64obsd_tdep (void)$/;"	f
_initialize_mips_fbsd_nat	gdb/mips-fbsd-nat.c	/^_initialize_mips_fbsd_nat (void)$/;"	f
_initialize_mips_fbsd_tdep	gdb/mips-fbsd-tdep.c	/^_initialize_mips_fbsd_tdep (void)$/;"	f
_initialize_mips_linux_nat	gdb/mips-linux-nat.c	/^_initialize_mips_linux_nat (void)$/;"	f
_initialize_mips_linux_tdep	gdb/mips-linux-tdep.c	/^_initialize_mips_linux_tdep (void)$/;"	f
_initialize_mips_sde_tdep	gdb/mips-sde-tdep.c	/^_initialize_mips_sde_tdep (void)$/;"	f
_initialize_mips_tdep	gdb/mips-tdep.c	/^_initialize_mips_tdep (void)$/;"	f
_initialize_mipsnbsd_nat	gdb/mips-nbsd-nat.c	/^_initialize_mipsnbsd_nat (void)$/;"	f
_initialize_mipsnbsd_tdep	gdb/mips-nbsd-tdep.c	/^_initialize_mipsnbsd_tdep (void)$/;"	f
_initialize_mipsread	gdb/mipsread.c	/^_initialize_mipsread (void)$/;"	f
_initialize_mn10300_linux_tdep	gdb/mn10300-linux-tdep.c	/^_initialize_mn10300_linux_tdep (void)$/;"	f
_initialize_mn10300_tdep	gdb/mn10300-tdep.c	/^_initialize_mn10300_tdep (void)$/;"	f
_initialize_moxie_tdep	gdb/moxie-tdep.c	/^_initialize_moxie_tdep (void)$/;"	f
_initialize_msp430_tdep	gdb/msp430-tdep.c	/^_initialize_msp430_tdep (void)$/;"	f
_initialize_nds32_tdep	gdb/nds32-tdep.c	/^_initialize_nds32_tdep (void)$/;"	f
_initialize_nios2_linux_tdep	gdb/nios2-linux-tdep.c	/^_initialize_nios2_linux_tdep (void)$/;"	f
_initialize_nios2_tdep	gdb/nios2-tdep.c	/^_initialize_nios2_tdep (void)$/;"	f
_initialize_notif	gdb/remote-notif.c	/^_initialize_notif (void)$/;"	f
_initialize_nto_tdep	gdb/nto-tdep.c	/^_initialize_nto_tdep (void)$/;"	f
_initialize_objc_lang	gdb/objc-lang.c	/^_initialize_objc_lang (void)$/;"	f
_initialize_objc_language	gdb/objc-lang.c	/^_initialize_objc_language (void)$/;"	f
_initialize_objfiles	gdb/objfiles.c	/^_initialize_objfiles (void)$/;"	f
_initialize_observer	gdb/observable.c	/^_initialize_observer (void)$/;"	f
_initialize_observer_selftest	gdb/unittests/observable-selftests.c	/^_initialize_observer_selftest ()$/;"	f
_initialize_offset_type_selftests	gdb/unittests/offset-type-selftests.c	/^_initialize_offset_type_selftests ()$/;"	f
_initialize_opencl_language	gdb/opencl-lang.c	/^_initialize_opencl_language (void)$/;"	f
_initialize_optional_selftests	gdb/unittests/optional-selftests.c	/^_initialize_optional_selftests ()$/;"	f
_initialize_or1k_tdep	gdb/or1k-tdep.c	/^_initialize_or1k_tdep (void)$/;"	f
_initialize_osdata	gdb/osdata.c	/^_initialize_osdata (void)$/;"	f
_initialize_parse	gdb/parse.c	/^_initialize_parse (void)$/;"	f
_initialize_pascal_valprint	gdb/p-valprint.c	/^_initialize_pascal_valprint (void)$/;"	f
_initialize_ppc_linux_nat	gdb/ppc-linux-nat.c	/^_initialize_ppc_linux_nat (void)$/;"	f
_initialize_ppc_linux_tdep	gdb/ppc-linux-tdep.c	/^_initialize_ppc_linux_tdep (void)$/;"	f
_initialize_ppcfbsd_nat	gdb/ppc-fbsd-nat.c	/^_initialize_ppcfbsd_nat (void)$/;"	f
_initialize_ppcfbsd_tdep	gdb/ppc-fbsd-tdep.c	/^_initialize_ppcfbsd_tdep (void)$/;"	f
_initialize_ppcnbsd_nat	gdb/ppc-nbsd-nat.c	/^_initialize_ppcnbsd_nat (void)$/;"	f
_initialize_ppcnbsd_tdep	gdb/ppc-nbsd-tdep.c	/^_initialize_ppcnbsd_tdep (void)$/;"	f
_initialize_ppcobsd_nat	gdb/ppc-obsd-nat.c	/^_initialize_ppcobsd_nat (void)$/;"	f
_initialize_ppcobsd_tdep	gdb/ppc-obsd-tdep.c	/^_initialize_ppcobsd_tdep (void)$/;"	f
_initialize_printcmd	gdb/printcmd.c	/^_initialize_printcmd (void)$/;"	f
_initialize_probe	gdb/probe.c	/^_initialize_probe (void)$/;"	f
_initialize_proc_api	gdb/proc-api.c	/^_initialize_proc_api (void)$/;"	f
_initialize_proc_events	gdb/proc-events.c	/^_initialize_proc_events (void)$/;"	f
_initialize_proc_service	gdb/proc-service.c	/^_initialize_proc_service (void)$/;"	f
_initialize_procfs	gdb/nto-procfs.c	/^_initialize_procfs (void)$/;"	f
_initialize_procfs	gdb/procfs.c	/^_initialize_procfs (void)$/;"	f
_initialize_producer	gdb/producer.c	/^_initialize_producer ()$/;"	f
_initialize_psymtab	gdb/psymtab.c	/^_initialize_psymtab (void)$/;"	f
_initialize_python	gdb/python/python.c	/^_initialize_python (void)$/;"	f
_initialize_ravenscar	gdb/ravenscar-thread.c	/^_initialize_ravenscar (void)$/;"	f
_initialize_record	gdb/record.c	/^_initialize_record (void)$/;"	f
_initialize_record_btrace	gdb/record-btrace.c	/^_initialize_record_btrace (void)$/;"	f
_initialize_record_full	gdb/record-full.c	/^_initialize_record_full (void)$/;"	f
_initialize_regcache	gdb/regcache.c	/^_initialize_regcache (void)$/;"	f
_initialize_regcache_dump	gdb/regcache-dump.c	/^_initialize_regcache_dump (void)$/;"	f
_initialize_reggroup	gdb/reggroups.c	/^_initialize_reggroup (void)$/;"	f
_initialize_remote	gdb/remote.c	/^_initialize_remote (void)$/;"	f
_initialize_remote_sim	gdb/remote-sim.c	/^_initialize_remote_sim (void)$/;"	f
_initialize_reverse	gdb/reverse.c	/^_initialize_reverse (void)$/;"	f
_initialize_riscv_tdep	gdb/riscv-tdep.c	/^_initialize_riscv_tdep (void)$/;"	f
_initialize_rl78_tdep	gdb/rl78-tdep.c	/^_initialize_rl78_tdep (void)$/;"	f
_initialize_rs6000_aix_tdep	gdb/rs6000-aix-tdep.c	/^_initialize_rs6000_aix_tdep (void)$/;"	f
_initialize_rs6000_lynx178_tdep	gdb/rs6000-lynx178-tdep.c	/^_initialize_rs6000_lynx178_tdep (void)$/;"	f
_initialize_rs6000_nat	gdb/rs6000-nat.c	/^_initialize_rs6000_nat (void)$/;"	f
_initialize_rs6000_tdep	gdb/rs6000-tdep.c	/^_initialize_rs6000_tdep (void)$/;"	f
_initialize_rsp_low_selftests	gdb/unittests/rsp-low-selftests.c	/^_initialize_rsp_low_selftests ()$/;"	f
_initialize_rx_tdep	gdb/rx-tdep.c	/^_initialize_rx_tdep (void)$/;"	f
_initialize_s390_linux_tdep	gdb/s390-linux-tdep.c	/^_initialize_s390_linux_tdep (void)$/;"	f
_initialize_s390_nat	gdb/s390-linux-nat.c	/^_initialize_s390_nat (void)$/;"	f
_initialize_s390_tdep	gdb/s390-tdep.c	/^_initialize_s390_tdep (void)$/;"	f
_initialize_scoped_fd_selftests	gdb/unittests/scoped_fd-selftests.c	/^_initialize_scoped_fd_selftests ()$/;"	f
_initialize_scoped_mmap_selftests	gdb/unittests/scoped_mmap-selftests.c	/^_initialize_scoped_mmap_selftests ()$/;"	f
_initialize_scoped_restore_selftests	gdb/unittests/scoped_restore-selftests.c	/^_initialize_scoped_restore_selftests ()$/;"	f
_initialize_score_tdep	gdb/score-tdep.c	/^_initialize_score_tdep (void)$/;"	f
_initialize_ser_dos	gdb/ser-go32.c	/^_initialize_ser_dos (void)$/;"	f
_initialize_ser_hardwire	gdb/ser-unix.c	/^_initialize_ser_hardwire (void)$/;"	f
_initialize_ser_pipe	gdb/ser-pipe.c	/^_initialize_ser_pipe (void)$/;"	f
_initialize_ser_tcp	gdb/ser-tcp.c	/^_initialize_ser_tcp (void)$/;"	f
_initialize_ser_windows	gdb/ser-mingw.c	/^_initialize_ser_windows (void)$/;"	f
_initialize_serial	gdb/serial.c	/^_initialize_serial (void)$/;"	f
_initialize_sh_linux_tdep	gdb/sh-linux-tdep.c	/^_initialize_sh_linux_tdep (void)$/;"	f
_initialize_sh_tdep	gdb/sh-tdep.c	/^_initialize_sh_tdep (void)$/;"	f
_initialize_shnbsd_nat	gdb/sh-nbsd-nat.c	/^_initialize_shnbsd_nat (void)$/;"	f
_initialize_shnbsd_tdep	gdb/sh-nbsd-tdep.c	/^_initialize_shnbsd_tdep (void)$/;"	f
_initialize_sol_thread	gdb/sol-thread.c	/^_initialize_sol_thread (void)$/;"	f
_initialize_solib	gdb/solib.c	/^_initialize_solib (void)$/;"	f
_initialize_solib_aix	gdb/solib-aix.c	/^_initialize_solib_aix (void)$/;"	f
_initialize_solib_target	gdb/solib-target.c	/^_initialize_solib_target (void)$/;"	f
_initialize_source	gdb/source.c	/^_initialize_source (void)$/;"	f
_initialize_sparc32obsd_tdep	gdb/sparc-obsd-tdep.c	/^_initialize_sparc32obsd_tdep (void)$/;"	f
_initialize_sparc64_adi_tdep	gdb/sparc64-tdep.c	/^_initialize_sparc64_adi_tdep (void)$/;"	f
_initialize_sparc64_linux_nat	gdb/sparc64-linux-nat.c	/^_initialize_sparc64_linux_nat (void)$/;"	f
_initialize_sparc64_linux_tdep	gdb/sparc64-linux-tdep.c	/^_initialize_sparc64_linux_tdep (void)$/;"	f
_initialize_sparc64_nat	gdb/sparc64-nat.c	/^_initialize_sparc64_nat (void)$/;"	f
_initialize_sparc64_sol2_tdep	gdb/sparc64-sol2-tdep.c	/^_initialize_sparc64_sol2_tdep (void)$/;"	f
_initialize_sparc64fbsd_nat	gdb/sparc64-fbsd-nat.c	/^_initialize_sparc64fbsd_nat (void)$/;"	f
_initialize_sparc64fbsd_tdep	gdb/sparc64-fbsd-tdep.c	/^_initialize_sparc64fbsd_tdep (void)$/;"	f
_initialize_sparc64nbsd_nat	gdb/sparc64-nbsd-nat.c	/^_initialize_sparc64nbsd_nat (void)$/;"	f
_initialize_sparc64nbsd_tdep	gdb/sparc64-nbsd-tdep.c	/^_initialize_sparc64nbsd_tdep (void)$/;"	f
_initialize_sparc64obsd_nat	gdb/sparc64-obsd-nat.c	/^_initialize_sparc64obsd_nat (void)$/;"	f
_initialize_sparc64obsd_tdep	gdb/sparc64-obsd-tdep.c	/^_initialize_sparc64obsd_tdep (void)$/;"	f
_initialize_sparc_linux_nat	gdb/sparc-linux-nat.c	/^_initialize_sparc_linux_nat (void)$/;"	f
_initialize_sparc_linux_tdep	gdb/sparc-linux-tdep.c	/^_initialize_sparc_linux_tdep (void)$/;"	f
_initialize_sparc_nat	gdb/sparc-nat.c	/^_initialize_sparc_nat (void)$/;"	f
_initialize_sparc_sol2_tdep	gdb/sparc-sol2-tdep.c	/^_initialize_sparc_sol2_tdep (void)$/;"	f
_initialize_sparc_tdep	gdb/sparc-tdep.c	/^_initialize_sparc_tdep (void)$/;"	f
_initialize_sparcnbsd_nat	gdb/sparc-nbsd-nat.c	/^_initialize_sparcnbsd_nat (void)$/;"	f
_initialize_sparcnbsd_tdep	gdb/sparc-nbsd-tdep.c	/^_initialize_sparcnbsd_tdep (void)$/;"	f
_initialize_spu_multiarch	gdb/spu-multiarch.c	/^_initialize_spu_multiarch (void)$/;"	f
_initialize_spu_nat	gdb/spu-linux-nat.c	/^_initialize_spu_nat (void)$/;"	f
_initialize_spu_solib	gdb/solib-spu.c	/^_initialize_spu_solib (void)$/;"	f
_initialize_spu_tdep	gdb/spu-tdep.c	/^_initialize_spu_tdep (void)$/;"	f
_initialize_stabsread	gdb/stabsread.c	/^_initialize_stabsread (void)$/;"	f
_initialize_stack	gdb/stack.c	/^_initialize_stack (void)$/;"	f
_initialize_stap_probe	gdb/stap-probe.c	/^_initialize_stap_probe (void)$/;"	f
_initialize_step_skip	gdb/skip.c	/^_initialize_step_skip (void)$/;"	f
_initialize_string_view_selftests	gdb/unittests/string_view-selftests.c	/^_initialize_string_view_selftests ()$/;"	f
_initialize_svr4_solib	gdb/solib-svr4.c	/^_initialize_svr4_solib (void)$/;"	f
_initialize_symfile	gdb/symfile.c	/^_initialize_symfile (void)$/;"	f
_initialize_symfile_debug	gdb/symfile-debug.c	/^_initialize_symfile_debug (void)$/;"	f
_initialize_symfile_mem	gdb/symfile-mem.c	/^_initialize_symfile_mem (void)$/;"	f
_initialize_symmisc	gdb/symmisc.c	/^_initialize_symmisc (void)$/;"	f
_initialize_symtab	gdb/symtab.c	/^_initialize_symtab (void)$/;"	f
_initialize_tailcall_frame	gdb/dwarf2-frame-tailcall.c	/^_initialize_tailcall_frame (void)$/;"	f
_initialize_target_dcache	gdb/target-dcache.c	/^_initialize_target_dcache (void)$/;"	f
_initialize_target_descriptions	gdb/target-descriptions.c	/^_initialize_target_descriptions (void)$/;"	f
_initialize_tasks	gdb/ada-tasks.c	/^_initialize_tasks (void)$/;"	f
_initialize_thread	gdb/thread.c	/^_initialize_thread (void)$/;"	f
_initialize_thread_db	gdb/linux-thread-db.c	/^_initialize_thread_db (void)$/;"	f
_initialize_tic6x_linux_tdep	gdb/tic6x-linux-tdep.c	/^_initialize_tic6x_linux_tdep (void)$/;"	f
_initialize_tic6x_tdep	gdb/tic6x-tdep.c	/^_initialize_tic6x_tdep (void)$/;"	f
_initialize_tile_linux_nat	gdb/tilegx-linux-nat.c	/^_initialize_tile_linux_nat (void)$/;"	f
_initialize_tilegx_linux_tdep	gdb/tilegx-linux-tdep.c	/^_initialize_tilegx_linux_tdep (void)$/;"	f
_initialize_tilegx_tdep	gdb/tilegx-tdep.c	/^_initialize_tilegx_tdep (void)$/;"	f
_initialize_tracefile	gdb/tracefile.c	/^_initialize_tracefile (void)$/;"	f
_initialize_tracefile_tfile	gdb/tracefile-tfile.c	/^_initialize_tracefile_tfile (void)$/;"	f
_initialize_tracepoint	gdb/tracepoint.c	/^_initialize_tracepoint (void)$/;"	f
_initialize_tracepoint_selftests	gdb/unittests/tracepoint-selftests.c	/^_initialize_tracepoint_selftests ()$/;"	f
_initialize_tui	gdb/tui/tui.c	/^_initialize_tui (void)$/;"	f
_initialize_tui_hooks	gdb/tui/tui-hooks.c	/^_initialize_tui_hooks (void)$/;"	f
_initialize_tui_interp	gdb/tui/tui-interp.c	/^_initialize_tui_interp (void)$/;"	f
_initialize_tui_layout	gdb/tui/tui-layout.c	/^_initialize_tui_layout (void)$/;"	f
_initialize_tui_regs	gdb/tui/tui-regs.c	/^_initialize_tui_regs (void)$/;"	f
_initialize_tui_stack	gdb/tui/tui-stack.c	/^_initialize_tui_stack (void)$/;"	f
_initialize_tui_win	gdb/tui/tui-win.c	/^_initialize_tui_win (void)$/;"	f
_initialize_typeprint	gdb/typeprint.c	/^_initialize_typeprint (void)$/;"	f
_initialize_unpack_selftests	gdb/unittests/unpack-selftests.c	/^_initialize_unpack_selftests ()$/;"	f
_initialize_user_regs	gdb/user-regs.c	/^_initialize_user_regs (void)$/;"	f
_initialize_utils	gdb/utils.c	/^_initialize_utils (void)$/;"	f
_initialize_utils_selftests	gdb/unittests/utils-selftests.c	/^_initialize_utils_selftests ()$/;"	f
_initialize_v850_tdep	gdb/v850-tdep.c	/^_initialize_v850_tdep (void)$/;"	f
_initialize_valarith	gdb/valarith.c	/^_initialize_valarith (void)$/;"	f
_initialize_valops	gdb/valops.c	/^_initialize_valops (void)$/;"	f
_initialize_valprint	gdb/valprint.c	/^_initialize_valprint (void)$/;"	f
_initialize_values	gdb/value.c	/^_initialize_values (void)$/;"	f
_initialize_varobj	gdb/varobj.c	/^_initialize_varobj (void)$/;"	f
_initialize_vax_tdep	gdb/vax-tdep.c	/^_initialize_vax_tdep (void)$/;"	f
_initialize_vaxbsd_nat	gdb/vax-bsd-nat.c	/^_initialize_vaxbsd_nat (void)$/;"	f
_initialize_vaxnbsd_tdep	gdb/vax-nbsd-tdep.c	/^_initialize_vaxnbsd_tdep (void)$/;"	f
_initialize_windows_nat	gdb/windows-nat.c	/^_initialize_windows_nat (void)$/;"	f
_initialize_windows_tdep	gdb/windows-tdep.c	/^_initialize_windows_tdep (void)$/;"	f
_initialize_x86_bsd_nat	gdb/x86-bsd-nat.c	/^_initialize_x86_bsd_nat ()$/;"	f
_initialize_x86_linux_nat	gdb/x86-linux-nat.c	/^_initialize_x86_linux_nat ()$/;"	f
_initialize_xcoffread	gdb/xcoffread.c	/^_initialize_xcoffread (void)$/;"	f
_initialize_xml_support	gdb/xml-support.c	/^_initialize_xml_support (void)$/;"	f
_initialize_xml_utils	gdb/unittests/xml-utils-selftests.c	/^_initialize_xml_utils ()$/;"	f
_initialize_xstormy16_tdep	gdb/xstormy16-tdep.c	/^_initialize_xstormy16_tdep (void)$/;"	f
_initialize_xtensa_linux_nat	gdb/xtensa-linux-nat.c	/^_initialize_xtensa_linux_nat (void)$/;"	f
_initialize_xtensa_linux_tdep	gdb/xtensa-linux-tdep.c	/^_initialize_xtensa_linux_tdep (void)$/;"	f
_initialize_xtensa_tdep	gdb/xtensa-tdep.c	/^_initialize_xtensa_tdep (void)$/;"	f
_ins_type	sim/cr16/cr16_sim.h	/^enum _ins_type$/;"	g
_ins_type	sim/d10v/d10v_sim.h	/^enum _ins_type$/;"	g
_insn	sim/ppc/ld-insn.h	/^struct _insn {$/;"	s
_insn_bit_entry	sim/igen/ld-insn.h	/^struct _insn_bit_entry$/;"	s
_insn_bits	sim/ppc/ld-insn.h	/^struct _insn_bits {$/;"	s
_insn_entry	sim/igen/ld-insn.h	/^struct _insn_entry$/;"	s
_insn_field	sim/ppc/ld-insn.h	/^struct _insn_field {$/;"	s
_insn_field_cond	sim/igen/ld-insn.h	/^struct _insn_field_cond$/;"	s
_insn_field_cond_test	sim/igen/ld-insn.h	/^typedef enum _insn_field_cond_test$/;"	g
_insn_field_cond_type	sim/igen/ld-insn.h	/^typedef enum _insn_field_cond_type$/;"	g
_insn_field_entry	sim/igen/ld-insn.h	/^struct _insn_field_entry$/;"	s
_insn_field_type	sim/igen/ld-insn.h	/^typedef enum _insn_field_type$/;"	g
_insn_fields	sim/ppc/ld-insn.h	/^struct _insn_fields {$/;"	s
_insn_list	sim/igen/gen.h	/^struct _insn_list$/;"	s
_insn_mnemonic_entry	sim/igen/ld-insn.h	/^struct _insn_mnemonic_entry$/;"	s
_insn_model_entry	sim/igen/ld-insn.h	/^struct _insn_model_entry$/;"	s
_insn_opcodes	sim/igen/gen.h	/^struct _insn_opcodes$/;"	s
_insn_table	sim/igen/ld-insn.h	/^struct _insn_table$/;"	s
_insn_table	sim/ppc/ld-insn.h	/^struct _insn_table {$/;"	s
_insn_undef	sim/ppc/ld-insn.h	/^struct _insn_undef {$/;"	s
_insn_word_entry	sim/igen/ld-insn.h	/^struct _insn_word_entry$/;"	s
_interp_insn_bfin	sim/bfin/bfin-sim.c	/^_interp_insn_bfin (SIM_CPU *cpu, bu32 pc)$/;"	f	file:
_interrupts	sim/ppc/interrupts.h	/^typedef struct _interrupts {$/;"	s
_io_direction	sim/ppc/hw_ide.c	/^typedef enum _io_direction {$/;"	g	file:
_ipad0	sim/bfin/dv-bfin_mmu.c	/^  char _ipad0[0x100 - 0x0 - (4 * 4)];$/;"	m	struct:bfin_mmu	file:
_ipad1	sim/bfin/dv-bfin_mmu.c	/^  char _ipad1[0x200 - 0x100 - (4 * 16)];$/;"	m	struct:bfin_mmu	file:
_ipad2	sim/bfin/dv-bfin_mmu.c	/^  char _ipad2[0x300 - 0x200 - (4 * 16)];$/;"	m	struct:bfin_mmu	file:
_ipad3	sim/bfin/dv-bfin_mmu.c	/^  char _ipad3[0x400 - 0x300 - (4 * 1)];$/;"	m	struct:bfin_mmu	file:
_isDisposed	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected bool _isDisposed = false;$/;"	f	class:DotZLib.CodecBase
_isDisposed	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private bool _isDisposed = false;$/;"	f	class:DotZLib.GZipStream	file:
_isWriting	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private bool _isWriting;$/;"	f	class:DotZLib.GZipStream	file:
_is_enabled	gdb/testsuite/gdb.python/py-xmethods.py	/^    def _is_enabled(self, name):$/;"	m	class:G_methods_matcher
_is_limited_frame	gdb/python/lib/gdb/FrameDecorator.py	/^    def _is_limited_frame(frame):$/;"	m	class:FrameDecorator
_itable_info	sim/igen/gen-itable.c	/^typedef struct _itable_info$/;"	s	file:
_iterator	gdb/testsuite/gdb.python/py-prettyprint.py	/^def _iterator (pointer, len):$/;"	f
_iterator_except	gdb/testsuite/gdb.python/py-prettyprint.py	/^def _iterator_except (pointer, len):$/;"	f
_iterator_smob	gdb/guile/scm-iterator.c	/^struct _iterator_smob$/;"	s	file:
_ivg11	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^_ivg11:$/;"	l
_ivg11	sim/testsuite/sim/bfin/cec-snen-reti.S	/^_ivg11:$/;"	l
_ivg13	sim/testsuite/sim/bfin/cec-no-snen-reti.S	/^_ivg13:$/;"	l
_ivg13	sim/testsuite/sim/bfin/cec-snen-reti.S	/^_ivg13:$/;"	l
_ivg9	sim/testsuite/sim/bfin/mmr-exception.s	/^_ivg9:$/;"	l
_jsr	sim/testsuite/sim/h8300/stack.s	/^_jsr:	set_grs_a5a5$/;"	l
_keyboard_input_timeout	readline/input.c	/^static int _keyboard_input_timeout = 100000;		\/* 0.1 seconds; it's in usec *\/$/;"	v	file:
_keymap_entry	readline/keymaps.h	/^typedef struct _keymap_entry {$/;"	s
_kill	gdb/nat/aarch64-linux.h	/^    } _kill;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1660
_kill	gdb/nat/amd64-linux-siginfo.c	/^    } _kill;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1675	file:
_kill	gdb/nat/amd64-linux-siginfo.c	/^    } _kill;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1683	file:
_kill	gdb/nat/amd64-linux-siginfo.c	/^    } _kill;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1667	file:
_l	include/coff/rs6000.h	/^    } _l;$/;"	m	struct:external_ldsym	typeref:union:external_ldsym::__anon1522
_l	include/coff/xcoff.h	/^  _l;$/;"	m	struct:internal_ldsym	typeref:union:internal_ldsym::__anon1550
_l_l	include/coff/rs6000.h	/^	} _l_l;$/;"	m	union:external_ldsym::__anon1522	typeref:struct:external_ldsym::__anon1522::__anon1523
_l_l	include/coff/xcoff.h	/^    _l_l;$/;"	m	union:internal_ldsym::__anon1550	typeref:struct:internal_ldsym::__anon1550::__anon1551
_l_name	include/coff/rs6000.h	/^      bfd_byte _l_name[E_SYMNMLEN];$/;"	m	union:external_ldsym::__anon1522
_l_name	include/coff/xcoff.h	/^    char _l_name[SYMNMLEN];$/;"	m	union:internal_ldsym::__anon1550
_l_offset	include/coff/rs6000.h	/^	  bfd_byte _l_offset[4];$/;"	m	struct:external_ldsym::__anon1522::__anon1523
_l_offset	include/coff/xcoff.h	/^      long _l_offset;$/;"	m	struct:internal_ldsym::__anon1550::__anon1551
_l_zeroes	include/coff/rs6000.h	/^	  bfd_byte _l_zeroes[4];$/;"	m	struct:external_ldsym::__anon1522::__anon1523
_l_zeroes	include/coff/xcoff.h	/^	long _l_zeroes;$/;"	m	struct:internal_ldsym::__anon1550::__anon1551
_large_base_len	sim/testsuite/sim/bfin/cir1.s	/^_large_base_len:$/;"	l
_ldst	sim/testsuite/sim/sh/mov.s	/^_ldst:	.long	0$/;"	l
_le_f2	sim/ppc/dp-bit.c	/^_le_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_le_f2	sim/ppc/dp-bit.c	171;"	d	file:
_le_f2	sim/ppc/dp-bit.c	188;"	d	file:
_leftright	sim/d10v/interp.c	/^enum _leftright { LEFT_FIRST, RIGHT_FIRST };$/;"	g	file:
_length_code	zlib/trees.c	/^uch _length_code[MAX_MATCH-MIN_MATCH+1];$/;"	v
_length_code	zlib/trees.h	/^const uch ZLIB_INTERNAL _length_code[MAX_MATCH-MIN_MATCH+1]= {$/;"	v
_length_code	zlib/zconf.h	22;"	d
_lf	sim/igen/lf.c	/^struct _lf$/;"	s	file:
_lf	sim/ppc/lf.c	/^struct _lf {$/;"	s	file:
_line_ref	sim/igen/misc.h	/^struct _line_ref$/;"	s
_lm32fdpic_add_rofixup	bfd/elf32-lm32.c	/^_lm32fdpic_add_rofixup (bfd *output_bfd, asection *rofixup, bfd_vma relocation)$/;"	f	file:
_lm32fdpic_osec_readonly_p	bfd/elf32-lm32.c	/^_lm32fdpic_osec_readonly_p (bfd *output_bfd, asection *osec)$/;"	f	file:
_lm32fdpic_osec_to_segment	bfd/elf32-lm32.c	/^_lm32fdpic_osec_to_segment (bfd *output_bfd, asection *osec)$/;"	f	file:
_location	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P4, _location;$/;"	v
_locator	gdb/tui/tui-data.c	/^static struct tui_gen_win_info _locator;$/;"	v	typeref:struct:tui_gen_win_info	file:
_longest_match	zlib/contrib/masmx86/match686.asm	/^    _longest_match      proc near$/;"	l
_lookup_xmethod_matcher	gdb/python/lib/gdb/xmethod.py	/^def _lookup_xmethod_matcher(locus, name):$/;"	f
_loongarch_bfd_set_section_contents	bfd/elfnn-loongarch.c	/^_loongarch_bfd_set_section_contents(bfd *abfd,$/;"	f	file:
_lower	gdb/nat/amd64-linux-siginfo.c	/^	nat_uptr_t _lower;$/;"	m	struct:nat_siginfo::__anon1666::__anon1671::__anon1672	file:
_lower	gdb/nat/amd64-linux-siginfo.c	/^	unsigned int _lower;$/;"	m	struct:compat_siginfo::__anon1674::__anon1679::__anon1680	file:
_lsrc	sim/testsuite/sim/sh/mov.s	/^_lsrc:	.long	0x55555555$/;"	l
_lt_f2	sim/ppc/dp-bit.c	/^_lt_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_lt_f2	sim/ppc/dp-bit.c	170;"	d	file:
_lt_f2	sim/ppc/dp-bit.c	187;"	d	file:
_m1	sim/testsuite/sim/bfin/zcall.s	/^_m1:$/;"	l
_m2	sim/testsuite/sim/bfin/zcall.s	/^_m2:$/;"	l
_m2_contents	gdb/testsuite/gdb.modula2/unbounded1.c	/^   char *_m2_contents;$/;"	m	struct:__anon1925	file:
_m2_high	gdb/testsuite/gdb.modula2/unbounded1.c	/^   int _m2_high;$/;"	m	struct:__anon1925	file:
_m68k_undef	include/opcode/m68k.h	23;"	d
_main	gdb/testsuite/gdb.arch/gdb1291.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.arch/gdb1431.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.disasm/am33.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.disasm/h8300s.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.disasm/mn10200.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.disasm/mn10300.s	/^_main:$/;"	l
_main	gdb/testsuite/gdb.disasm/sh3.s	/^_main:$/;"	l
_malloc	zlib/contrib/delphi/ZLib.pas	/^function _malloc(Size: Integer): Pointer; cdecl;$/;"	f
_malloc	zlib/contrib/pascal/zlibpas.pas	/^function _malloc(Size: Integer): Pointer; cdecl;$/;"	f
_match_init	zlib/contrib/masmx86/match686.asm	/^    _match_init     proc near$/;"	l
_maybe_make_executable	bfd/opncls.c	/^_maybe_make_executable (bfd * abfd)$/;"	f	file:
_mdma_memcpy	sim/testsuite/sim/bfin/mdma-skel.h	/^void _mdma_memcpy (bu32 dst, bu32 src, bu32 size, bs16 mod)$/;"	f
_memcpy	zlib/contrib/delphi/ZLib.pas	/^procedure _memcpy(dest, source: Pointer; count: Integer); cdecl;$/;"	p
_memcpy	zlib/contrib/pascal/zlibpas.pas	/^procedure _memcpy(dest, source: Pointer; count: Integer); cdecl;$/;"	p
_memory_reg_spec	sim/ppc/hw_memory.c	/^typedef struct _memory_reg_spec {$/;"	s	file:
_memory_reservation	sim/ppc/cpu.h	/^typedef struct _memory_reservation {$/;"	s
_memset	zlib/contrib/delphi/ZLib.pas	/^procedure _memset(P: Pointer; B: Byte; count: Integer); cdecl;$/;"	p
_memset	zlib/contrib/pascal/zlibpas.pas	/^procedure _memset(P: Pointer; B: Byte; count: Integer); cdecl;$/;"	p
_mesgq	gdb/fbsd-nat.c	/^    } _mesgq;$/;"	m	union:siginfo32::__anon1790	typeref:struct:siginfo32::__anon1790::__anon1793	file:
_minisymbol_to_symbol	bfd/bfd-in2.h	/^  asymbol *   (*_minisymbol_to_symbol) (bfd *, bfd_boolean, const void *,$/;"	m	struct:bfd_target
_mips_elf_section_data	bfd/elfxx-mips.c	/^struct _mips_elf_section_data$/;"	s	file:
_mmix_elf_section_data	bfd/elf64-mmix.c	/^struct _mmix_elf_section_data$/;"	s	file:
_mmu_check_addr	sim/bfin/dv-bfin_mmu.c	/^_mmu_check_addr (SIM_CPU *cpu, bu32 addr, bool write, bool inst, int size)$/;"	f	file:
_mmu_log_fault	sim/bfin/dv-bfin_mmu.c	/^_mmu_log_fault (SIM_CPU *cpu, struct bfin_mmu *mmu, bu32 addr, bool write,$/;"	f	file:
_mmu_log_ifault	sim/bfin/dv-bfin_mmu.c	/^_mmu_log_ifault (SIM_CPU *cpu, struct bfin_mmu *mmu, bu32 pc, bool supv)$/;"	f	file:
_mmu_process_fault	sim/bfin/dv-bfin_mmu.c	/^_mmu_process_fault (SIM_CPU *cpu, struct bfin_mmu *mmu, bu32 addr, bool write,$/;"	f	file:
_mn10300_ioport	sim/mn10300/dv-mn103iop.c	/^typedef struct _mn10300_ioport {$/;"	s	file:
_mn10300_serial	sim/mn10300/dv-mn103ser.c	/^typedef struct _mn10300_serial {$/;"	s	file:
_mn10300_timer	sim/mn10300/dv-mn103tim.c	/^typedef struct _mn10300_timer {$/;"	s	file:
_mn10300_timer_regs	sim/mn10300/dv-mn103tim.c	/^typedef struct _mn10300_timer_regs {$/;"	s	file:
_model	sim/ppc/ld-insn.h	/^struct _model {$/;"	s
_model_c_passed_data	sim/ppc/gen-model.c	/^struct _model_c_passed_data {$/;"	s	file:
_model_data	sim/igen/ld-insn.h	/^struct _model_data$/;"	s
_model_entry	sim/igen/ld-insn.h	/^struct _model_entry$/;"	s
_model_print	sim/ppc/mon.h	/^struct _model_print {$/;"	s
_model_table	sim/igen/ld-insn.h	/^struct _model_table$/;"	s
_mon	sim/ppc/mon.c	/^struct _mon {$/;"	s	file:
_mon_events	sim/ppc/mon.h	/^typedef enum _mon_events {$/;"	g
_mos_param	bfd/elf32-spu.c	/^struct _mos_param {$/;"	s	file:
_mqd	gdb/fbsd-nat.c	/^      int _mqd;$/;"	m	struct:siginfo32::__anon1790::__anon1793	file:
_n	include/coff/internal.h	/^  }     _n;$/;"	m	struct:internal_syment	typeref:union:internal_syment::__anon1534
_n_n	include/coff/internal.h	/^    }      _n_n;$/;"	m	union:internal_syment::__anon1534	typeref:struct:internal_syment::__anon1534::__anon1535
_n_nptr	include/coff/internal.h	/^    char *_n_nptr[2];		\/* allows for overlaying	*\/$/;"	m	union:internal_syment::__anon1534
_n_offset	include/coff/internal.h	/^      bfd_hostptr_t _n_offset;	\/* offset into string table	*\/$/;"	m	struct:internal_syment::__anon1534::__anon1535
_n_zeroes	include/coff/internal.h	/^      bfd_hostptr_t _n_zeroes;	\/* new == 0			*\/$/;"	m	struct:internal_syment::__anon1534::__anon1535
_name_map	sim/igen/misc.h	/^typedef struct _name_map$/;"	s
_name_map	sim/ppc/misc.h	/^typedef struct _name_map {$/;"	s
_name_specifier	sim/common/hw-tree.c	/^typedef struct _name_specifier$/;"	s	file:
_name_specifier	sim/ppc/tree.c	/^typedef struct _name_specifier {$/;"	s	file:
_ne_f2	sim/ppc/dp-bit.c	/^_ne_f2 (FLO_type arg_a, FLO_type arg_b)$/;"	f
_ne_f2	sim/ppc/dp-bit.c	167;"	d	file:
_ne_f2	sim/ppc/dp-bit.c	184;"	d	file:
_new_instruction	sim/testsuite/sim/bfin/se_allopcodes.h	/^	IF CC jump _new_instruction;$/;"	v
_new_section_hook	bfd/bfd-in2.h	/^  bfd_boolean (*_new_section_hook) (bfd *, sec_ptr);$/;"	m	struct:bfd_target
_next_user	sim/testsuite/sim/bfin/cec-system-call.S	/^_next_user:$/;"	l
_nfp_cmp_mnmnc	opcodes/nfp-dis.c	/^_nfp_cmp_mnmnc (const void *arg_a, const void *arg_b)$/;"	f	file:
_nios2_disassembler_state	opcodes/nios2-dis.c	/^typedef struct _nios2_disassembler_state$/;"	s	file:
_nios2_opcode_hash	opcodes/nios2-dis.c	/^typedef struct _nios2_opcode_hash$/;"	s	file:
_nl_current_default_domain	intl/dcigettext.c	125;"	d	file:
_nl_current_default_domain	intl/textdomain.c	48;"	d	file:
_nl_default_default_domain	intl/dcigettext.c	124;"	d	file:
_nl_default_default_domain	intl/textdomain.c	47;"	d	file:
_nl_default_dirname	intl/bindtextdom.c	48;"	d	file:
_nl_default_dirname	intl/dcigettext.c	/^const char _nl_default_dirname[] = LOCALEDIR;$/;"	v
_nl_default_dirname	intl/dcigettext.c	126;"	d	file:
_nl_domain_bindings	intl/bindtextdom.c	49;"	d	file:
_nl_domain_bindings	intl/dcigettext.c	127;"	d	file:
_nl_expand_alias	intl/localealias.c	/^_nl_expand_alias (name)$/;"	f
_nl_explode_name	intl/explodename.c	/^_nl_explode_name (name, language, modifier, territory, codeset,$/;"	f
_nl_find_domain	intl/finddomain.c	/^_nl_find_domain (dirname, locale, domainname, domainbinding)$/;"	f
_nl_find_language	intl/explodename.c	/^_nl_find_language (name)$/;"	f
_nl_find_msg	intl/dcigettext.c	/^_nl_find_msg (domain_file, domainbinding, msgid, lengthp)$/;"	f
_nl_free_domain_conv	intl/loadmsgcat.c	/^_nl_free_domain_conv (domain)$/;"	f
_nl_init_domain_conv	intl/loadmsgcat.c	/^_nl_init_domain_conv (domain_file, domain, domainbinding)$/;"	f
_nl_load_domain	intl/loadmsgcat.c	/^_nl_load_domain (domain_file, domainbinding)$/;"	f
_nl_loaded_domains	intl/finddomain.c	/^static struct loaded_l10nfile *_nl_loaded_domains;$/;"	v	typeref:struct:loaded_l10nfile	file:
_nl_locale_name	intl/localename.c	/^_nl_locale_name (category, categoryname)$/;"	f
_nl_log_untranslated	intl/log.c	/^_nl_log_untranslated (logfilename, domainname, msgid1, msgid2, plural)$/;"	f
_nl_make_l10nflist	intl/l10nflist.c	/^_nl_make_l10nflist (l10nfile_list, dirlist, dirlist_len, mask, language,$/;"	f
_nl_msg_cat_cntr	intl/loadmsgcat.c	/^int _nl_msg_cat_cntr;$/;"	v
_nl_normalize_codeset	intl/l10nflist.c	/^_nl_normalize_codeset (codeset, name_len)$/;"	f
_nl_unload_domain	intl/loadmsgcat.c	/^_nl_unload_domain (domain)$/;"	f
_nr_om_bat_registers	sim/ppc/vm.c	/^enum _nr_om_bat_registers {$/;"	g	file:
_obj	gdb/testsuite/gdb.cp/pr17132.cc	/^  T *_obj;$/;"	m	class:smart_ptr	file:
_objalloc_alloc	libiberty/objalloc.c	/^_objalloc_alloc (struct objalloc *o, unsigned long original_len)$/;"	f
_objfile_smob	gdb/guile/scm-objfile.c	/^struct _objfile_smob$/;"	s	file:
_obstack_allocated_p	libiberty/obstack.c	/^_obstack_allocated_p (struct obstack *h, void *obj)$/;"	f
_obstack_begin	libiberty/obstack.c	/^_obstack_begin (struct obstack *h,$/;"	f
_obstack_begin_1	libiberty/obstack.c	/^_obstack_begin_1 (struct obstack *h,$/;"	f
_obstack_begin_worker	libiberty/obstack.c	/^_obstack_begin_worker (struct obstack *h,$/;"	f	file:
_obstack_chunk	include/obstack.h	/^struct _obstack_chunk           \/* Lives at front of each chunk. *\/$/;"	s
_obstack_free	libiberty/obstack.c	/^_obstack_free (struct obstack *h, void *obj)$/;"	f
_obstack_memory_used	libiberty/obstack.c	/^_obstack_memory_used (struct obstack *h)$/;"	f
_obstack_newchunk	libiberty/obstack.c	/^_obstack_newchunk (struct obstack *h, _OBSTACK_SIZE_T length)$/;"	f
_om_bat	sim/ppc/vm.c	/^typedef struct _om_bat {$/;"	s	file:
_om_bats	sim/ppc/vm.c	/^typedef struct _om_bats {$/;"	s	file:
_om_map	sim/ppc/vm.c	/^typedef struct _om_map {$/;"	s	file:
_om_page_tlb	sim/ppc/vm.c	/^typedef struct _om_page_tlb {$/;"	s	file:
_om_page_tlb_constants	sim/ppc/vm.c	/^enum _om_page_tlb_constants {$/;"	g	file:
_om_page_tlb_entry	sim/ppc/vm.c	/^typedef struct _om_page_tlb_entry {$/;"	s	file:
_om_segment_tlb	sim/ppc/vm.c	/^typedef struct _om_segment_tlb {$/;"	s	file:
_om_segment_tlb_constants	sim/ppc/vm.c	/^enum _om_segment_tlb_constants {$/;"	g	file:
_om_segment_tlb_entry	sim/ppc/vm.c	/^typedef struct _om_segment_tlb_entry {$/;"	s	file:
_opcode_bits	sim/igen/gen.h	/^struct _opcode_bits$/;"	s
_opcode_field	sim/igen/gen.h	/^struct _opcode_field$/;"	s
_opcode_field	sim/ppc/ld-insn.h	/^struct _opcode_field {$/;"	s
_opcode_int64_high	opcodes/ia64-gen.c	61;"	d	file:
_opcode_int64_low	opcodes/ia64-gen.c	60;"	d	file:
_opcode_tic54x_h_	include/opcode/tic54x.h	23;"	d
_opd_sec_data	bfd/elf64-ppc.c	/^    struct _opd_sec_data$/;"	s	union:_ppc64_elf_section_data::__anon1171	file:
_open_table	sim/igen/table.c	/^struct _open_table$/;"	s	file:
_open_table	sim/ppc/table.c	/^struct _open_table {$/;"	s	file:
_opic_idu	sim/ppc/hw_opic.c	/^typedef struct _opic_idu { \/* interrupt delivery unit *\/$/;"	s	file:
_opic_interrupt_destination	sim/ppc/hw_opic.c	/^typedef struct _opic_interrupt_destination {$/;"	s	file:
_opic_interrupt_source	sim/ppc/hw_opic.c	/^typedef struct _opic_interrupt_source {$/;"	s	file:
_opic_isu_block	sim/ppc/hw_opic.c	/^typedef struct _opic_isu_block { \/* interrupt source unit block *\/$/;"	s	file:
_opic_timer	sim/ppc/hw_opic.c	/^typedef struct _opic_timer {$/;"	s	file:
_os_emul	sim/ppc/emul_generic.h	/^struct _os_emul {$/;"	s
_os_emul_data	sim/ppc/emul_bugapi.c	/^struct _os_emul_data {$/;"	s	file:
_os_emul_data	sim/ppc/emul_chirp.c	/^struct _os_emul_data {$/;"	s	file:
_os_emul_data	sim/ppc/emul_netbsd.c	/^struct _os_emul_data {$/;"	s	file:
_os_emul_data	sim/ppc/emul_unix.c	/^struct _os_emul_data {$/;"	s	file:
_outBuffer	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        private byte[] _outBuffer = new byte[kBufferSize];$/;"	f	class:DotZLib.CodecBase	file:
_overrun	gdb/fbsd-nat.c	/^      int _overrun;$/;"	m	struct:siginfo32::__anon1790::__anon1792	file:
_overrun	gdb/nat/aarch64-linux.h	/^      int _overrun;$/;"	m	struct:compat_siginfo::__anon1659::__anon1661
_overrun	gdb/nat/amd64-linux-siginfo.c	/^      int _overrun;$/;"	m	struct:compat_siginfo::__anon1674::__anon1676	file:
_overrun	gdb/nat/amd64-linux-siginfo.c	/^      int _overrun;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1684	file:
_overrun	gdb/nat/amd64-linux-siginfo.c	/^      int _overrun;$/;"	m	struct:nat_siginfo::__anon1666::__anon1668	file:
_ovl_stream	bfd/elf32-spu.h	/^struct _ovl_stream$/;"	s
_ovly_debug_event	gdb/testsuite/gdb.base/ovlymgr.c	/^_ovly_debug_event (void)$/;"	f	file:
_ovly_flavour	bfd/elf32-spu.h	/^enum _ovly_flavour$/;"	g
_pad	gdb/nat/aarch64-linux.h	/^    int _pad[((128 \/ sizeof (int)) - 3)];$/;"	m	union:compat_siginfo::__anon1659
_pad	gdb/nat/amd64-linux-siginfo.c	/^    int _pad[((128 \/ sizeof (int)) - 3)];$/;"	m	union:compat_siginfo::__anon1674	file:
_pad	gdb/nat/amd64-linux-siginfo.c	/^    int _pad[((128 \/ sizeof (int)) - 3)];$/;"	m	union:compat_x32_siginfo::__anon1682	file:
_pad	gdb/nat/amd64-linux-siginfo.c	/^    int _pad[((128 \/ sizeof (int)) - 4)];$/;"	m	union:nat_siginfo::__anon1666	file:
_pad	include/elf/ia64.h	/^  unsigned char _pad[4];$/;"	m	struct:__anon1429
_pad	sim/bfin/dv-bfin_gpio2.c	/^  bu16 _pad;$/;"	m	struct:bfin_gpio	file:
_pad	sim/bfin/dv-bfin_trace.c	/^  char _pad[0x100 - 0x8];$/;"	m	struct:bfin_trace	file:
_pad0	sim/bfin/dv-bfin_dma.c	/^  bu32 _pad0;$/;"	m	struct:bfin_dma	file:
_pad0	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 _pad0[5];$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon807	file:
_pad0	sim/bfin/dv-bfin_emac.c	/^  bu32 _pad0;$/;"	m	struct:bfin_emac	file:
_pad0	sim/bfin/dv-bfin_jtag.c	/^  bu32 _pad0;$/;"	m	struct:bfin_jtag	file:
_pad0	sim/bfin/dv-bfin_nfc.c	/^  bu32 _pad0[4];$/;"	m	struct:bfin_nfc	file:
_pad0	sim/bfin/dv-bfin_otp.c	/^  bu32 _pad0[28];$/;"	m	struct:bfin_otp	file:
_pad0	sim/bfin/dv-bfin_pfmon.c	/^  bu32 _pad0[63];$/;"	m	struct:bfin_pfmon	file:
_pad0	sim/bfin/dv-bfin_sic.c	/^      bu32 _pad0[9];$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
_pad0	sim/bfin/dv-bfin_twi.c	/^  bu32 _pad0[20];$/;"	m	struct:bfin_twi	file:
_pad0	sim/bfin/dv-bfin_uart.c	/^  bu16 _pad0[2];$/;"	m	struct:bfin_uart	file:
_pad0	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad0[15];$/;"	m	struct:bfin_wp	file:
_pad0	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 _pad0;$/;"	m	struct:bfin_dma
_pad1	sim/bfin/dv-bfin_dma.c	/^  bu32 _pad1;$/;"	m	struct:bfin_dma	file:
_pad1	sim/bfin/dv-bfin_emac.c	/^  bu32 _pad1[4];$/;"	m	struct:bfin_emac	file:
_pad1	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad1[16 - WPI_NUM];$/;"	m	struct:bfin_wp	file:
_pad1	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 _pad1;$/;"	m	struct:bfin_dma
_pad2	sim/bfin/dv-bfin_dma.c	/^  bu32 _pad2;$/;"	m	struct:bfin_dma	file:
_pad2	sim/bfin/dv-bfin_emac.c	/^  bu32 _pad2[3];$/;"	m	struct:bfin_emac	file:
_pad2	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad2[32 - WPI_NUM];$/;"	m	struct:bfin_wp	file:
_pad2	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 _pad2;$/;"	m	struct:bfin_dma
_pad3	sim/bfin/dv-bfin_emac.c	/^  bu32 _pad3[1];$/;"	m	struct:bfin_emac	file:
_pad3	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad3[15];$/;"	m	struct:bfin_wp	file:
_pad4	sim/bfin/dv-bfin_emac.c	/^  bu32 _pad4[8];$/;"	m	struct:bfin_emac	file:
_pad4	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad4[16 - WPD_NUM];$/;"	m	struct:bfin_wp	file:
_pad5	sim/bfin/dv-bfin_wp.c	/^  bu32 _pad5[32 - WPD_NUM];$/;"	m	struct:bfin_wp	file:
_param_smob	gdb/guile/scm-param.c	/^typedef struct _param_smob$/;"	s	file:
_paren_blink_usec	readline/parens.c	/^static int _paren_blink_usec = 500000;$/;"	v	file:
_parse_bool_arg	gdb/gnu-nat.c	/^_parse_bool_arg (const char *args, char *t_val, char *f_val, char *cmd_prefix)$/;"	f	file:
_parse_pri_arg	gdb/python/lib/gdb/command/frame_filters.py	/^    def _parse_pri_arg(self, arg):$/;"	m	class:SetFrameFilterPriority
_parse_pri_arg	gdb/python/lib/gdb/command/frame_filters.py	/^    def _parse_pri_arg(self, arg):$/;"	m	class:ShowFrameFilterPriority
_pass	sim/testsuite/sim/bfin/11080.s	/^_pass:$/;"	l
_pass	sim/testsuite/sim/bfin/unlink.S	/^_pass:$/;"	l
_pass_lvl	sim/testsuite/sim/bfin/cec-ifetch.S	/^_pass_lvl:$/;"	l
_pc	opcodes/tic30-dis.c	/^static unsigned int _pc;$/;"	v	file:
_pending_write_queue	sim/mips/sim-main.h	/^typedef struct _pending_write_queue {$/;"	s
_phb_space	sim/ppc/hw_phb.c	/^typedef struct _phb_space {$/;"	s	file:
_pid	gdb/nat/aarch64-linux.h	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1660
_pid	gdb/nat/aarch64-linux.h	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1662
_pid	gdb/nat/aarch64-linux.h	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1663
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1675	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1677	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1678	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1683	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1685	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1667	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1669	file:
_pid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _pid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1670	file:
_poll	gdb/fbsd-nat.c	/^    } _poll;$/;"	m	union:siginfo32::__anon1790	typeref:struct:siginfo32::__anon1790::__anon1794	file:
_positive_base	sim/testsuite/sim/bfin/cir1.s	/^_positive_base:$/;"	l
_ppc64_elf_section_data	bfd/elf64-ppc.c	/^struct _ppc64_elf_section_data$/;"	s	file:
_ppc64_sec_type	bfd/elf64-ppc.c	/^enum _ppc64_sec_type {$/;"	g	file:
_print_fields	gdb/python/lib/gdb/command/explore.py	/^    def _print_fields(print_list):$/;"	m	class:CompoundExplorer
_print_insn_bfin	opcodes/bfin-dis.c	/^_print_insn_bfin (bfd_vma pc, disassemble_info *outf)$/;"	f	file:
_print_insn_mips	opcodes/mips-dis.c	/^_print_insn_mips (bfd_vma memaddr,$/;"	f	file:
_print_instrs	opcodes/nfp-dis.c	/^_print_instrs (bfd_vma addr, struct disassemble_info *dinfo, nfp_opts * opts)$/;"	f	file:
_printf	sim/testsuite/sim/bfin/stk5.s	/^_printf:$/;"	l
_proc_free	gdb/gnu-nat.c	/^_proc_free (struct proc *proc)$/;"	f
_proc_get_exc_port	gdb/gnu-nat.c	/^_proc_get_exc_port (struct proc *proc)$/;"	f	file:
_process_user_	gdb/gnu-nat.c	40;"	d	file:
_profile_stub	sim/common/sim-profile.c	/^static unsigned int _profile_stub;$/;"	v	file:
_prompt_bs	gdb/python/lib/gdb/prompt.py	/^def _prompt_bs(attr):$/;"	f
_prompt_esc	gdb/python/lib/gdb/prompt.py	/^def _prompt_esc(attr):$/;"	f
_prompt_frame	gdb/python/lib/gdb/prompt.py	/^def _prompt_frame(attr):$/;"	f
_prompt_n	gdb/python/lib/gdb/prompt.py	/^def _prompt_n(attr):$/;"	f
_prompt_noprint_begin	gdb/python/lib/gdb/prompt.py	/^def _prompt_noprint_begin(attr):$/;"	f
_prompt_noprint_end	gdb/python/lib/gdb/prompt.py	/^def _prompt_noprint_end(attr):$/;"	f
_prompt_object_attr	gdb/python/lib/gdb/prompt.py	/^def _prompt_object_attr(func, what, attr, nattr):$/;"	f
_prompt_param	gdb/python/lib/gdb/prompt.py	/^def _prompt_param(attr):$/;"	f
_prompt_pwd	gdb/python/lib/gdb/prompt.py	/^def _prompt_pwd(ignore):$/;"	f
_prompt_r	gdb/python/lib/gdb/prompt.py	/^def _prompt_r(attr):$/;"	f
_prompt_thread	gdb/python/lib/gdb/prompt.py	/^def _prompt_thread(attr):$/;"	f
_prompt_version	gdb/python/lib/gdb/prompt.py	/^def _prompt_version(attr):$/;"	f
_psim	sim/ppc/psim.c	/^struct _psim {$/;"	s	file:
_psim_status	sim/ppc/psim.h	/^typedef struct _psim_status {$/;"	s
_pspace_smob	gdb/guile/scm-progspace.c	/^struct _pspace_smob$/;"	s	file:
_push_p_tests	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	_push_p_tests:$/;"	l
_push_r_tests	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	_push_r_tests:$/;"	l
_push_rp_tests	sim/testsuite/sim/bfin/push-pop-multiple.s	/^	_push_rp_tests:$/;"	l
_range_property_spec	sim/common/hw-properties.h	/^typedef struct _range_property_spec$/;"	s
_range_property_spec	sim/ppc/device.h	/^typedef struct _range_property_spec {$/;"	s
_read_minisymbols	bfd/bfd-in2.h	/^  long        (*_read_minisymbols) (bfd *, bfd_boolean, void **,$/;"	m	struct:bfd_target
_read_word	gdb/testsuite/gdb.python/py-unwind.py	/^    def _read_word(self, address):$/;"	m	class:TestUnwinder
_reason	gdb/fbsd-nat.c	/^  } _reason;$/;"	m	struct:siginfo32	typeref:union:siginfo32::__anon1790	file:
_reg_property_spec	sim/common/hw-properties.h	/^typedef struct _reg_property_spec$/;"	s
_reg_property_spec	sim/ppc/device.h	/^typedef struct _reg_property_spec {$/;"	s
_register	include/opcode/tic30.h	/^struct _register$/;"	s
_registers	sim/ppc/registers.h	/^typedef struct _registers {$/;"	s
_returnFromException	gdb/stubs/i386-stub.c	/^_returnFromException ()$/;"	f
_returnFromException	gdb/stubs/m68k-stub.c	/^_returnFromException (Frame * frame)$/;"	f
_rl_abort_internal	readline/util.c	/^_rl_abort_internal ()$/;"	f
_rl_add_macro_char	readline/macro.c	/^_rl_add_macro_char (c)$/;"	f
_rl_adjust_point	readline/mbutil.c	/^_rl_adjust_point(string, point, ps)$/;"	f
_rl_allow_pathname_alphabetic_chars	readline/util.c	/^int _rl_allow_pathname_alphabetic_chars = 0;$/;"	v
_rl_any_typein	readline/input.c	/^_rl_any_typein ()$/;"	f
_rl_arg_callback	readline/misc.c	/^_rl_arg_callback (cxt)$/;"	f
_rl_arg_cxt	readline/rlprivate.h	/^typedef int _rl_arg_cxt;$/;"	t
_rl_arg_dispatch	readline/misc.c	/^_rl_arg_dispatch (cxt, c)$/;"	f
_rl_arg_getchar	readline/misc.c	/^_rl_arg_getchar ()$/;"	f
_rl_arg_init	readline/misc.c	/^_rl_arg_init ()$/;"	f
_rl_arg_overflow	readline/misc.c	/^_rl_arg_overflow ()$/;"	f
_rl_argcxt	readline/misc.c	/^_rl_arg_cxt _rl_argcxt;$/;"	v
_rl_backspace	readline/terminal.c	/^_rl_backspace (count)$/;"	f
_rl_bell_preference	readline/readline.c	/^int _rl_bell_preference = AUDIBLE_BELL;$/;"	v
_rl_bind_stty_chars	readline/readline.c	/^int _rl_bind_stty_chars = 1;$/;"	v
_rl_bind_tty_special_chars	readline/rltty.c	/^_rl_bind_tty_special_chars (kmap, ttybuff)$/;"	f	file:
_rl_block_sigint	readline/signals.c	/^_rl_block_sigint ()$/;"	f
_rl_block_sigwinch	readline/signals.c	/^_rl_block_sigwinch ()$/;"	f
_rl_callback_data	readline/callback.c	/^_rl_callback_generic_arg *_rl_callback_data = 0;$/;"	v
_rl_callback_data_alloc	readline/callback.c	/^_rl_callback_data_alloc (count)$/;"	f
_rl_callback_data_dispose	readline/callback.c	/^void _rl_callback_data_dispose (arg)$/;"	f
_rl_callback_func	readline/callback.c	/^_rl_callback_func_t *_rl_callback_func = 0;$/;"	v
_rl_callback_func_t	readline/rlprivate.h	/^typedef int _rl_callback_func_t PARAMS((_rl_callback_generic_arg *));$/;"	t
_rl_callback_generic_arg	readline/rlprivate.h	/^} _rl_callback_generic_arg;$/;"	t	typeref:struct:__rl_callback_generic_arg
_rl_callback_newline	readline/callback.c	/^_rl_callback_newline ()$/;"	f	file:
_rl_caught_signal	readline/signals.c	/^int volatile _rl_caught_signal = 0;	\/* should be sig_atomic_t, but that requires including <signal.h> everywhere *\/$/;"	v
_rl_char_search	readline/text.c	/^_rl_char_search (count, fdir, bdir)$/;"	f	file:
_rl_char_search_callback	readline/text.c	/^_rl_char_search_callback (data)$/;"	f	file:
_rl_char_search_internal	readline/text.c	/^_rl_char_search_internal (count, dir, smbchar, len)$/;"	f
_rl_char_value	readline/mbutil.c	/^_rl_char_value (buf, ind)$/;"	f
_rl_char_value	readline/rlmbutil.h	137;"	d
_rl_clean_up_for_exit	readline/display.c	/^_rl_clean_up_for_exit ()$/;"	f
_rl_clear_screen	readline/display.c	/^_rl_clear_screen ()$/;"	f
_rl_clear_to_eol	readline/display.c	/^_rl_clear_to_eol (count)$/;"	f
_rl_col_width	readline/display.c	/^_rl_col_width (str, start, end, flags)$/;"	f	file:
_rl_col_width	readline/display.c	103;"	d	file:
_rl_comment_begin	readline/readline.c	/^char *_rl_comment_begin;$/;"	v
_rl_compare_chars	readline/mbutil.c	/^_rl_compare_chars (buf1, pos1, ps1, buf2, pos2, ps2)$/;"	f
_rl_complete_mark_directories	readline/complete.c	/^int _rl_complete_mark_directories = 1;$/;"	v
_rl_complete_mark_symlink_dirs	readline/complete.c	/^int _rl_complete_mark_symlink_dirs = 0;$/;"	v
_rl_complete_show_all	readline/complete.c	/^int _rl_complete_show_all = 0;$/;"	v
_rl_complete_show_unmodified	readline/complete.c	/^int _rl_complete_show_unmodified = 0;$/;"	v
_rl_completion_case_fold	readline/complete.c	/^int _rl_completion_case_fold = 0;$/;"	v
_rl_completion_case_fold	readline/complete.c	/^int _rl_completion_case_fold = 1;$/;"	v
_rl_completion_case_map	readline/complete.c	/^int _rl_completion_case_map = 0;$/;"	v
_rl_completion_columns	readline/complete.c	/^int _rl_completion_columns = -1;$/;"	v
_rl_completion_prefix_display_length	readline/complete.c	/^int _rl_completion_prefix_display_length = 0;$/;"	v
_rl_control_keypad	readline/terminal.c	/^_rl_control_keypad (on)$/;"	f
_rl_convert_meta_chars_to_ascii	readline/readline.c	/^int _rl_convert_meta_chars_to_ascii = 1;$/;"	v
_rl_copy_to_kill_ring	readline/kill.c	/^_rl_copy_to_kill_ring (text, append)$/;"	f	file:
_rl_copy_undo_entry	readline/undo.c	/^_rl_copy_undo_entry (entry)$/;"	f
_rl_copy_undo_list	readline/undo.c	/^_rl_copy_undo_list (head)$/;"	f
_rl_copy_word_as_kill	readline/kill.c	/^_rl_copy_word_as_kill (count, dir)$/;"	f	file:
_rl_cs_dir	readline/vi_mode.c	/^static int _rl_cs_dir, _rl_cs_orig_dir;$/;"	v	file:
_rl_cs_orig_dir	readline/vi_mode.c	/^static int _rl_cs_dir, _rl_cs_orig_dir;$/;"	v	file:
_rl_current_display_line	readline/display.c	/^_rl_current_display_line ()$/;"	f
_rl_digit_p	readline/chardefs.h	100;"	d
_rl_digit_p	readline/histlib.h	46;"	d
_rl_digit_value	readline/chardefs.h	111;"	d
_rl_digit_value	readline/histlib.h	50;"	d
_rl_disable_tty_signals	readline/rltty.c	/^_rl_disable_tty_signals ()$/;"	f
_rl_dispatch	readline/readline.c	/^_rl_dispatch (key, map)$/;"	f
_rl_dispatch_callback	readline/readline.c	/^_rl_dispatch_callback (cxt)$/;"	f
_rl_dispatch_subseq	readline/readline.c	/^_rl_dispatch_subseq (key, map, got_subseq)$/;"	f
_rl_dispatching_keymap	readline/readline.c	/^Keymap _rl_dispatching_keymap;$/;"	v
_rl_doing_an_undo	readline/undo.c	/^int _rl_doing_an_undo = 0;$/;"	v
_rl_echo_control_chars	readline/readline.c	/^int _rl_echo_control_chars = 1;$/;"	v
_rl_echoctl	readline/signals.c	/^int _rl_echoctl = 0;$/;"	v
_rl_echoing_p	readline/readline.c	/^int _rl_echoing_p = 0;$/;"	v
_rl_enable_keypad	readline/terminal.c	/^int _rl_enable_keypad;$/;"	v
_rl_enable_meta	readline/terminal.c	/^int _rl_enable_meta = 1;$/;"	v
_rl_enable_meta_key	readline/terminal.c	/^_rl_enable_meta_key ()$/;"	f
_rl_enable_paren_matching	readline/parens.c	/^_rl_enable_paren_matching (on_or_off)$/;"	f
_rl_eof_char	readline/readline.c	/^int _rl_eof_char = CTRL ('D');$/;"	v
_rl_erase_at_end_of_line	readline/display.c	/^_rl_erase_at_end_of_line (l)$/;"	f
_rl_erase_entire_line	readline/display.c	/^_rl_erase_entire_line ()$/;"	f
_rl_errmsg	readline/util.c	/^_rl_errmsg (const char *format, ...)$/;"	f
_rl_errmsg	readline/util.c	/^_rl_errmsg (format, arg1, arg2)$/;"	f
_rl_find_completion_word	readline/complete.c	/^_rl_find_completion_word (fp, dp)$/;"	f
_rl_find_next_mbchar	readline/mbutil.c	/^_rl_find_next_mbchar (string, seed, count, flags)$/;"	f
_rl_find_next_mbchar	readline/mbutil.c	348;"	d	file:
_rl_find_next_mbchar	readline/rlmbutil.h	135;"	d
_rl_find_next_mbchar_internal	readline/mbutil.c	/^_rl_find_next_mbchar_internal (string, seed, count, find_non_zero)$/;"	f	file:
_rl_find_prev_mbchar	readline/mbutil.c	/^_rl_find_prev_mbchar (string, seed, flags)$/;"	f
_rl_find_prev_mbchar	readline/mbutil.c	364;"	d	file:
_rl_find_prev_mbchar	readline/rlmbutil.h	134;"	d
_rl_find_prev_mbchar_internal	readline/mbutil.c	/^_rl_find_prev_mbchar_internal (string, seed, find_non_zero)$/;"	f	file:
_rl_fix_last_undo_of_type	readline/undo.c	/^_rl_fix_last_undo_of_type (type, start, end)$/;"	f
_rl_fix_point	readline/text.c	/^_rl_fix_point (fix_mark_too)$/;"	f
_rl_forward_char_internal	readline/text.c	/^_rl_forward_char_internal (count)$/;"	f
_rl_free_history_entry	readline/misc.c	/^_rl_free_history_entry (entry)$/;"	f
_rl_free_match_list	readline/complete.c	/^_rl_free_match_list (matches)$/;"	f
_rl_free_saved_history_line	readline/misc.c	/^_rl_free_saved_history_line ()$/;"	f
_rl_get_char_len	readline/mbutil.c	/^_rl_get_char_len (src, ps)$/;"	f
_rl_get_keyname	readline/bind.c	/^_rl_get_keyname (key)$/;"	f	file:
_rl_get_locale_var	readline/nls.c	/^_rl_get_locale_var (v)$/;"	f	file:
_rl_get_screen_size	readline/terminal.c	/^_rl_get_screen_size (tty, ignore_env)$/;"	f
_rl_get_string_variable_value	readline/bind.c	/^_rl_get_string_variable_value (name)$/;"	f	file:
_rl_handle_signal	readline/signals.c	/^_rl_handle_signal (sig)$/;"	f	file:
_rl_history_preserve_point	readline/misc.c	/^int _rl_history_preserve_point = 0;$/;"	v
_rl_history_saved_point	readline/misc.c	/^int _rl_history_saved_point = -1;$/;"	v
_rl_history_set_point	readline/misc.c	/^_rl_history_set_point ()$/;"	f	file:
_rl_horizontal_scroll_mode	readline/readline.c	/^int _rl_horizontal_scroll_mode = 0;$/;"	v
_rl_in_stream	readline/readline.c	/^FILE *_rl_in_stream, *_rl_out_stream;$/;"	v
_rl_init_eightbit	readline/nls.c	/^_rl_init_eightbit ()$/;"	f
_rl_init_file_error	readline/bind.c	/^_rl_init_file_error (msg)$/;"	f	file:
_rl_init_line_state	readline/readline.c	/^_rl_init_line_state ()$/;"	f
_rl_init_terminal_io	readline/terminal.c	/^_rl_init_terminal_io (terminal_name)$/;"	f
_rl_input_available	readline/input.c	/^_rl_input_available ()$/;"	f
_rl_input_queued	readline/input.c	/^_rl_input_queued (t)$/;"	f
_rl_insert_char	readline/text.c	/^_rl_insert_char (count, c)$/;"	f
_rl_insert_next	readline/text.c	/^_rl_insert_next (count)$/;"	f	file:
_rl_insert_next_callback	readline/text.c	/^_rl_insert_next_callback (data)$/;"	f	file:
_rl_insert_typein	readline/input.c	/^_rl_insert_typein (c)$/;"	f
_rl_internal_char_cleanup	readline/readline.c	/^_rl_internal_char_cleanup ()$/;"	f
_rl_internal_pager	readline/complete.c	/^_rl_internal_pager (lines)$/;"	f	file:
_rl_interrupt_immediately	readline/signals.c	/^int _rl_interrupt_immediately = 0;$/;"	v
_rl_intr_char	readline/signals.c	/^int _rl_intr_char = 0;$/;"	v
_rl_is_mbchar_matched	readline/mbutil.c	/^_rl_is_mbchar_matched (string, seed, end, mbchar, length)$/;"	f
_rl_iscxt	readline/isearch.c	/^_rl_search_cxt *_rl_iscxt = 0;$/;"	v
_rl_isearch_callback	readline/isearch.c	/^_rl_isearch_callback (cxt)$/;"	f
_rl_isearch_cleanup	readline/isearch.c	/^_rl_isearch_cleanup (cxt, r)$/;"	f	file:
_rl_isearch_dispatch	readline/isearch.c	/^_rl_isearch_dispatch (cxt, c)$/;"	f
_rl_isearch_fini	readline/isearch.c	/^_rl_isearch_fini (cxt)$/;"	f	file:
_rl_isearch_init	readline/isearch.c	/^_rl_isearch_init (direction)$/;"	f	file:
_rl_isearch_terminators	readline/isearch.c	/^char *_rl_isearch_terminators = (char *)NULL;$/;"	v
_rl_isident	readline/chardefs.h	115;"	d
_rl_keymap	readline/readline.c	/^Keymap _rl_keymap = emacs_standard_keymap;$/;"	v
_rl_keyseq_chain_dispose	readline/readline.c	/^_rl_keyseq_chain_dispose ()$/;"	f
_rl_keyseq_cxt	readline/rlprivate.h	/^} _rl_keyseq_cxt;$/;"	t	typeref:struct:__rl_keyseq_context
_rl_keyseq_cxt_alloc	readline/readline.c	/^_rl_keyseq_cxt_alloc ()$/;"	f
_rl_keyseq_cxt_dispose	readline/readline.c	/^_rl_keyseq_cxt_dispose (cxt)$/;"	f
_rl_kill_kbd_macro	readline/macro.c	/^_rl_kill_kbd_macro ()$/;"	f
_rl_kscxt	readline/readline.c	/^_rl_keyseq_cxt *_rl_kscxt = 0;$/;"	v
_rl_last_c_pos	readline/display.c	/^int _rl_last_c_pos = 0;$/;"	v
_rl_last_command_was_kill	readline/readline.c	/^int _rl_last_command_was_kill = 0;$/;"	v
_rl_last_tty_chars	readline/rltty.c	/^static _RL_TTY_CHARS _rl_tty_chars, _rl_last_tty_chars;$/;"	v	file:
_rl_last_v_pos	readline/display.c	/^int _rl_last_v_pos = 0;$/;"	v
_rl_lowercase_p	readline/chardefs.h	98;"	d
_rl_macro_dumper_internal	readline/bind.c	/^_rl_macro_dumper_internal (print_readably, map, prefix)$/;"	f	file:
_rl_make_prompt_for_search	readline/display.c	/^_rl_make_prompt_for_search (pchar)$/;"	f
_rl_mark_modified_lines	readline/readline.c	/^int _rl_mark_modified_lines = 0;  $/;"	v
_rl_match_hidden_files	readline/complete.c	/^int _rl_match_hidden_files = 1;$/;"	v
_rl_menu_complete_prefix_first	readline/complete.c	/^int _rl_menu_complete_prefix_first = 0;$/;"	v
_rl_meta_flag	readline/readline.c	/^int _rl_meta_flag = 0;	\/* Forward declaration *\/$/;"	v
_rl_move_cursor_relative	readline/display.c	/^_rl_move_cursor_relative (new, data)$/;"	f
_rl_move_vert	readline/display.c	/^_rl_move_vert (to)$/;"	f
_rl_mvcxt_alloc	readline/vi_mode.c	/^_rl_mvcxt_alloc (op, key)$/;"	f	file:
_rl_mvcxt_dispose	readline/vi_mode.c	/^_rl_mvcxt_dispose (m)$/;"	f	file:
_rl_mvcxt_init	readline/vi_mode.c	/^_rl_mvcxt_init (m, op, key)$/;"	f	file:
_rl_next_macro_key	readline/macro.c	/^_rl_next_macro_key ()$/;"	f
_rl_nscxt	readline/search.c	/^_rl_search_cxt *_rl_nscxt = 0;$/;"	v
_rl_nsearch_abort	readline/search.c	/^_rl_nsearch_abort (cxt)$/;"	f	file:
_rl_nsearch_callback	readline/search.c	/^_rl_nsearch_callback (cxt)$/;"	f
_rl_nsearch_cleanup	readline/search.c	/^_rl_nsearch_cleanup (cxt, r)$/;"	f	file:
_rl_nsearch_dispatch	readline/search.c	/^_rl_nsearch_dispatch (cxt, c)$/;"	f	file:
_rl_nsearch_dosearch	readline/search.c	/^_rl_nsearch_dosearch (cxt)$/;"	f	file:
_rl_nsearch_init	readline/search.c	/^_rl_nsearch_init (dir, pchar)$/;"	f	file:
_rl_null_function	readline/util.c	/^_rl_null_function (count, key)$/;"	f
_rl_out_stream	readline/readline.c	/^FILE *_rl_in_stream, *_rl_out_stream;$/;"	v
_rl_output_character_function	readline/terminal.c	/^_rl_output_character_function (c)$/;"	f
_rl_output_meta_chars	readline/readline.c	/^int _rl_output_meta_chars = 0;$/;"	v
_rl_output_some_chars	readline/terminal.c	/^_rl_output_some_chars (string, count)$/;"	f
_rl_overwrite_char	readline/text.c	/^_rl_overwrite_char (count, c)$/;"	f
_rl_overwrite_rubout	readline/text.c	/^_rl_overwrite_rubout (count, key)$/;"	f
_rl_page_completions	readline/complete.c	/^int _rl_page_completions = 1;$/;"	v
_rl_parser_func_t	readline/bind.c	/^typedef int _rl_parser_func_t PARAMS((char *));$/;"	t	file:
_rl_parsing_conditionalized_out	readline/readline.c	/^unsigned char _rl_parsing_conditionalized_out = 0;$/;"	v
_rl_pop_executing_macro	readline/macro.c	/^_rl_pop_executing_macro ()$/;"	f
_rl_possible_control_prefixes	readline/bind.c	/^const char * const _rl_possible_control_prefixes[] = {$/;"	v
_rl_possible_meta_prefixes	readline/bind.c	/^const char * const _rl_possible_meta_prefixes[] = {$/;"	v
_rl_prefer_visible_bell	readline/bind.c	/^static int _rl_prefer_visible_bell = 1;$/;"	v	file:
_rl_print_completions_horizontally	readline/complete.c	/^int _rl_print_completions_horizontally;$/;"	v
_rl_pure_alphabetic	readline/chardefs.h	102;"	d
_rl_push_executing_macro	readline/macro.c	/^_rl_push_executing_macro ()$/;"	f
_rl_pushed_input_available	readline/input.c	/^_rl_pushed_input_available ()$/;"	f
_rl_qsort_string_compare	readline/util.c	/^_rl_qsort_string_compare (s1, s2)$/;"	f
_rl_quit_char	readline/signals.c	/^int _rl_quit_char = 0;$/;"	v
_rl_read_file	readline/bind.c	/^_rl_read_file (filename, sizep)$/;"	f	file:
_rl_read_init_file	readline/bind.c	/^_rl_read_init_file (filename, include_level)$/;"	f	file:
_rl_read_mbchar	readline/input.c	/^_rl_read_mbchar (mbchar, size)$/;"	f
_rl_read_mbstring	readline/input.c	/^_rl_read_mbstring (first, mb, mlen)$/;"	f
_rl_redisplay_after_sigwinch	readline/display.c	/^_rl_redisplay_after_sigwinch ()$/;"	f
_rl_release_sigint	readline/signals.c	/^_rl_release_sigint ()$/;"	f
_rl_release_sigwinch	readline/signals.c	/^_rl_release_sigwinch ()$/;"	f
_rl_replace_text	readline/text.c	/^_rl_replace_text (text, start, end)$/;"	f
_rl_reset_argument	readline/misc.c	/^_rl_reset_argument ()$/;"	f
_rl_reset_completion_state	readline/complete.c	/^_rl_reset_completion_state ()$/;"	f
_rl_restore_tty_signals	readline/rltty.c	/^_rl_restore_tty_signals ()$/;"	f
_rl_revert_all_at_newline	readline/readline.c	/^int _rl_revert_all_at_newline = 0;$/;"	v
_rl_revert_all_lines	readline/misc.c	/^_rl_revert_all_lines ()$/;"	f
_rl_rubout_char	readline/text.c	/^_rl_rubout_char (count, key)$/;"	f
_rl_saved_line_for_history	readline/misc.c	/^HIST_ENTRY *_rl_saved_line_for_history = (HIST_ENTRY *)NULL;$/;"	v
_rl_savestring	readline/util.c	/^_rl_savestring (s)$/;"	f
_rl_savestring	readline/util.c	464;"	d	file:
_rl_screenchars	readline/terminal.c	/^int _rl_screenwidth, _rl_screenheight, _rl_screenchars;$/;"	v
_rl_screenheight	readline/terminal.c	/^int _rl_screenwidth, _rl_screenheight, _rl_screenchars;$/;"	v
_rl_screenwidth	readline/terminal.c	/^int _rl_screenwidth, _rl_screenheight, _rl_screenchars;$/;"	v
_rl_scxt_alloc	readline/isearch.c	/^_rl_scxt_alloc (type, flags)$/;"	f
_rl_scxt_dispose	readline/isearch.c	/^_rl_scxt_dispose (cxt, flags)$/;"	f
_rl_search_cxt	readline/rlprivate.h	/^} _rl_search_cxt;$/;"	t	typeref:struct:__rl_search_context
_rl_search_getchar	readline/isearch.c	/^_rl_search_getchar (cxt)$/;"	f
_rl_set_cursor	readline/terminal.c	/^_rl_set_cursor (im, force)$/;"	f
_rl_set_insert_mode	readline/misc.c	/^_rl_set_insert_mode (im, force)$/;"	f
_rl_set_mark_at_pos	readline/text.c	/^_rl_set_mark_at_pos (position)$/;"	f
_rl_set_screen_size	readline/terminal.c	/^_rl_set_screen_size (rows, cols)$/;"	f
_rl_set_the_line	readline/readline.c	/^_rl_set_the_line ()$/;"	f
_rl_signal_handler	readline/signals.c	/^_rl_signal_handler (sig)$/;"	f
_rl_skip_completed_text	readline/complete.c	/^int _rl_skip_completed_text = 0;$/;"	v
_rl_start_using_history	readline/misc.c	/^_rl_start_using_history ()$/;"	f
_rl_stricmp	readline/rldefs.h	79;"	d
_rl_stricmp	readline/util.c	/^_rl_stricmp (string1, string2)$/;"	f
_rl_strindex	readline/util.c	/^_rl_strindex (s1, s2)$/;"	f
_rl_strip_prompt	readline/display.c	/^_rl_strip_prompt (pmt)$/;"	f
_rl_strnicmp	readline/rldefs.h	80;"	d
_rl_strnicmp	readline/util.c	/^_rl_strnicmp (string1, string2, count)$/;"	f
_rl_strpbrk	readline/rldefs.h	87;"	d
_rl_strpbrk	readline/util.c	/^_rl_strpbrk (string1, string2)$/;"	f
_rl_subseq_getchar	readline/readline.c	/^_rl_subseq_getchar (key)$/;"	f	file:
_rl_subseq_result	readline/readline.c	/^_rl_subseq_result (r, map, key, got_subseq)$/;"	f	file:
_rl_suppress_redisplay	readline/display.c	/^int _rl_suppress_redisplay = 0;$/;"	v
_rl_susp_char	readline/signals.c	/^int _rl_susp_char = 0;$/;"	v
_rl_sv_func_t	readline/bind.c	/^typedef int _rl_sv_func_t PARAMS((const char *));$/;"	t	file:
_rl_term_DC	readline/terminal.c	/^char *_rl_term_DC;$/;"	v
_rl_term_IC	readline/terminal.c	/^char *_rl_term_IC;$/;"	v
_rl_term_at7	readline/terminal.c	/^static char *_rl_term_at7;	\/* @7 *\/$/;"	v	file:
_rl_term_autowrap	readline/terminal.c	/^int _rl_term_autowrap = -1;$/;"	v
_rl_term_backspace	readline/terminal.c	/^char *_rl_term_backspace;$/;"	v
_rl_term_clreol	readline/terminal.c	/^char *_rl_term_clreol;$/;"	v
_rl_term_clrpag	readline/terminal.c	/^char *_rl_term_clrpag;$/;"	v
_rl_term_cr	readline/terminal.c	/^char *_rl_term_cr;$/;"	v
_rl_term_dc	readline/terminal.c	/^char *_rl_term_dc;$/;"	v
_rl_term_ei	readline/terminal.c	/^char *_rl_term_ei;$/;"	v
_rl_term_forward_char	readline/terminal.c	/^char *_rl_term_forward_char;$/;"	v
_rl_term_goto	readline/terminal.c	/^char *_rl_term_goto;$/;"	v
_rl_term_ic	readline/terminal.c	/^char *_rl_term_ic;$/;"	v
_rl_term_im	readline/terminal.c	/^char *_rl_term_im;$/;"	v
_rl_term_ip	readline/terminal.c	/^char *_rl_term_ip;$/;"	v
_rl_term_kD	readline/terminal.c	/^static char *_rl_term_kD;$/;"	v	file:
_rl_term_kH	readline/terminal.c	/^static char *_rl_term_kH;$/;"	v	file:
_rl_term_kI	readline/terminal.c	/^static char *_rl_term_kI;$/;"	v	file:
_rl_term_kd	readline/terminal.c	/^static char *_rl_term_kd;$/;"	v	file:
_rl_term_ke	readline/terminal.c	/^static char *_rl_term_ke;$/;"	v	file:
_rl_term_kh	readline/terminal.c	/^static char *_rl_term_kh;$/;"	v	file:
_rl_term_kl	readline/terminal.c	/^static char *_rl_term_kl;$/;"	v	file:
_rl_term_kr	readline/terminal.c	/^static char *_rl_term_kr;$/;"	v	file:
_rl_term_ks	readline/terminal.c	/^static char *_rl_term_ks;$/;"	v	file:
_rl_term_ku	readline/terminal.c	/^static char *_rl_term_ku;$/;"	v	file:
_rl_term_mm	readline/terminal.c	/^static char *_rl_term_mm;$/;"	v	file:
_rl_term_mo	readline/terminal.c	/^static char *_rl_term_mo;$/;"	v	file:
_rl_term_pc	readline/terminal.c	/^char *_rl_term_pc;$/;"	v
_rl_term_up	readline/terminal.c	/^char *_rl_term_up;$/;"	v
_rl_term_ve	readline/terminal.c	/^static char *_rl_term_ve;	\/* normal *\/$/;"	v	file:
_rl_term_vs	readline/terminal.c	/^static char *_rl_term_vs;	\/* very visible *\/$/;"	v	file:
_rl_terminal_can_insert	readline/terminal.c	/^int _rl_terminal_can_insert = 0;$/;"	v
_rl_to_lower	readline/chardefs.h	107;"	d
_rl_to_upper	readline/chardefs.h	106;"	d
_rl_to_wlower	readline/rlmbutil.h	112;"	d
_rl_to_wlower	readline/rlmbutil.h	142;"	d
_rl_to_wupper	readline/rlmbutil.h	111;"	d
_rl_to_wupper	readline/rlmbutil.h	141;"	d
_rl_top_level	readline/readline.c	/^procenv_t _rl_top_level;$/;"	v
_rl_trace	readline/util.c	/^_rl_trace (const char *format, ...)$/;"	f
_rl_tracefp	readline/util.c	/^static FILE *_rl_tracefp;$/;"	v	file:
_rl_trclose	readline/util.c	/^_rl_trclose ()$/;"	f
_rl_tropen	readline/util.c	/^_rl_tropen ()$/;"	f
_rl_tty_chars	readline/rltty.c	/^static _RL_TTY_CHARS _rl_tty_chars, _rl_last_tty_chars;$/;"	v	file:
_rl_tty_chars	readline/rltty.h	/^typedef struct _rl_tty_chars {$/;"	s
_rl_ttymsg	readline/util.c	/^_rl_ttymsg (const char *format, ...)$/;"	f
_rl_ttymsg	readline/util.c	/^_rl_ttymsg (format, arg1, arg2)$/;"	f
_rl_undo_group_level	readline/undo.c	/^int _rl_undo_group_level = 0;$/;"	v
_rl_unget_char	readline/input.c	/^_rl_unget_char (key)$/;"	f
_rl_untranslate_macro_value	readline/bind.c	/^_rl_untranslate_macro_value (seq)$/;"	f	file:
_rl_update_final	readline/display.c	/^_rl_update_final ()$/;"	f
_rl_uppercase_p	readline/chardefs.h	99;"	d
_rl_vi_append_forward	readline/vi_mode.c	/^_rl_vi_append_forward (key)$/;"	f	file:
_rl_vi_arg_dispatch	readline/vi_mode.c	/^_rl_vi_arg_dispatch (c)$/;"	f	file:
_rl_vi_backup	readline/vi_mode.c	/^_rl_vi_backup ()$/;"	f	file:
_rl_vi_callback_change_char	readline/vi_mode.c	/^_rl_vi_callback_change_char (data)$/;"	f	file:
_rl_vi_callback_char_search	readline/vi_mode.c	/^_rl_vi_callback_char_search (data)$/;"	f	file:
_rl_vi_callback_getchar	readline/vi_mode.c	/^_rl_vi_callback_getchar (mb, mlen)$/;"	f	file:
_rl_vi_callback_goto_mark	readline/vi_mode.c	/^_rl_vi_callback_goto_mark (data)$/;"	f	file:
_rl_vi_callback_set_mark	readline/vi_mode.c	/^_rl_vi_callback_set_mark (data)$/;"	f	file:
_rl_vi_change_char	readline/vi_mode.c	/^_rl_vi_change_char (count, c, mb)$/;"	f	file:
_rl_vi_change_mbchar_case	readline/vi_mode.c	/^_rl_vi_change_mbchar_case (count)$/;"	f	file:
_rl_vi_doing_insert	readline/vi_mode.c	/^static int _rl_vi_doing_insert;$/;"	v	file:
_rl_vi_domove_callback	readline/vi_mode.c	/^_rl_vi_domove_callback (m)$/;"	f
_rl_vi_done_inserting	readline/vi_mode.c	/^_rl_vi_done_inserting ()$/;"	f
_rl_vi_goto_mark	readline/vi_mode.c	/^_rl_vi_goto_mark ()$/;"	f	file:
_rl_vi_initialize_line	readline/vi_mode.c	/^_rl_vi_initialize_line ()$/;"	f
_rl_vi_last_arg_sign	readline/vi_mode.c	/^static int _rl_vi_last_arg_sign = 1;$/;"	v	file:
_rl_vi_last_command	readline/vi_mode.c	/^int _rl_vi_last_command = 'i';	\/* default `.' puts you in insert mode *\/$/;"	v
_rl_vi_last_key_before_insert	readline/vi_mode.c	/^static int _rl_vi_last_key_before_insert;$/;"	v	file:
_rl_vi_last_motion	readline/vi_mode.c	/^static int _rl_vi_last_motion;$/;"	v	file:
_rl_vi_last_repeat	readline/vi_mode.c	/^static int _rl_vi_last_repeat = 1;$/;"	v	file:
_rl_vi_last_replacement	readline/vi_mode.c	/^static int _rl_vi_last_replacement;$/;"	v	file:
_rl_vi_last_search_char	readline/vi_mode.c	/^static int _rl_vi_last_search_char;$/;"	v	file:
_rl_vi_last_search_mbchar	readline/vi_mode.c	/^static char _rl_vi_last_search_mbchar[MB_LEN_MAX];$/;"	v	file:
_rl_vi_last_search_mblen	readline/vi_mode.c	/^static int _rl_vi_last_search_mblen;$/;"	v	file:
_rl_vi_reset_last	readline/vi_mode.c	/^_rl_vi_reset_last ()$/;"	f
_rl_vi_save_insert	readline/vi_mode.c	/^_rl_vi_save_insert (up)$/;"	f	file:
_rl_vi_set_last	readline/vi_mode.c	/^_rl_vi_set_last (key, repeat, sign)$/;"	f
_rl_vi_set_mark	readline/vi_mode.c	/^_rl_vi_set_mark ()$/;"	f	file:
_rl_vi_stuff_insert	readline/vi_mode.c	/^_rl_vi_stuff_insert (count)$/;"	f	file:
_rl_vi_textmod_command	readline/vi_mode.c	/^_rl_vi_textmod_command (c)$/;"	f
_rl_vimotion_cxt	readline/rlprivate.h	/^} _rl_vimotion_cxt;$/;"	t	typeref:struct:__rl_vimotion_context
_rl_vimvcxt	readline/vi_mode.c	/^_rl_vimotion_cxt *_rl_vimvcxt = 0;$/;"	v
_rl_vis_botlin	readline/display.c	/^int _rl_vis_botlin = 0;$/;"	v
_rl_visible_bell	readline/terminal.c	/^static char *_rl_visible_bell;$/;"	v	file:
_rl_walphabetic	readline/rlmbutil.h	139;"	d
_rl_walphabetic	readline/util.c	/^_rl_walphabetic (wchar_t wc)$/;"	f
_rl_want_redisplay	readline/display.c	/^int _rl_want_redisplay = 0;$/;"	v
_rl_with_macro_input	readline/macro.c	/^_rl_with_macro_input (string)$/;"	f
_rt	gdb/nat/aarch64-linux.h	/^    } _rt;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1662
_rt	gdb/nat/amd64-linux-siginfo.c	/^    } _rt;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1677	file:
_rt	gdb/nat/amd64-linux-siginfo.c	/^    } _rt;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1685	file:
_rt	gdb/nat/amd64-linux-siginfo.c	/^    } _rt;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1669	file:
_rtsl	sim/testsuite/sim/h8300/stack.s	/^_rtsl:				; Test rts\/l insn.$/;"	l
_run	gdb/testsuite/gdb.perf/single-step.py	/^    def _run(self, r):$/;"	m	class:SingleStep
_run	gdb/testsuite/gdb.perf/skip-command.py	/^    def _run(self, r):$/;"	m	class:SkipCommand
_rx_abort	sim/rx/rx.c	/^_rx_abort (const char *file, int line)$/;"	f	file:
_safe_gets_h_	sim/m32c/safe-fgets.h	23;"	d
_safe_user_instruction	sim/bfin/linux-fixed-code.s	/^_safe_user_instruction:$/;"	l
_sch_isalnum	include/safe-ctype.h	/^  _sch_isalnum  = _sch_isalpha|_sch_isdigit,	\/* A-Za-z0-9 *\/$/;"	e	enum:__anon1420
_sch_isalpha	include/safe-ctype.h	/^  _sch_isalpha  = _sch_isupper|_sch_islower,	\/* A-Za-z *\/$/;"	e	enum:__anon1420
_sch_isbasic	include/safe-ctype.h	/^  _sch_isbasic  = _sch_isprint|_sch_iscppsp     \/* basic charset of ISO C$/;"	e	enum:__anon1420
_sch_isblank	include/safe-ctype.h	/^  _sch_isblank  = 0x0001,	\/* space \\t *\/$/;"	e	enum:__anon1420
_sch_iscntrl	include/safe-ctype.h	/^  _sch_iscntrl  = 0x0002,	\/* nonprinting characters *\/$/;"	e	enum:__anon1420
_sch_iscppsp	include/safe-ctype.h	/^  _sch_iscppsp  = _sch_isvsp|_sch_isnvsp,	\/* isspace + \\0 *\/$/;"	e	enum:__anon1420
_sch_isdigit	include/safe-ctype.h	/^  _sch_isdigit  = 0x0004,	\/* 0-9 *\/$/;"	e	enum:__anon1420
_sch_isgraph	include/safe-ctype.h	/^  _sch_isgraph  = _sch_isalnum|_sch_ispunct,	\/* isprint and not space *\/$/;"	e	enum:__anon1420
_sch_isidnum	include/safe-ctype.h	/^  _sch_isidnum  = _sch_isidst|_sch_isdigit,	\/* A-Za-z0-9_ *\/$/;"	e	enum:__anon1420
_sch_isidst	include/safe-ctype.h	/^  _sch_isidst	= 0x0200,	\/* A-Za-z_ *\/$/;"	e	enum:__anon1420
_sch_islower	include/safe-ctype.h	/^  _sch_islower  = 0x0008,	\/* a-z *\/$/;"	e	enum:__anon1420
_sch_isnvsp	include/safe-ctype.h	/^  _sch_isnvsp   = 0x0800,	\/* space \\t \\f \\v \\0 *\/$/;"	e	enum:__anon1420
_sch_isprint	include/safe-ctype.h	/^  _sch_isprint  = 0x0010,	\/* any printing character including ' ' *\/$/;"	e	enum:__anon1420
_sch_ispunct	include/safe-ctype.h	/^  _sch_ispunct  = 0x0020,	\/* all punctuation *\/$/;"	e	enum:__anon1420
_sch_isspace	include/safe-ctype.h	/^  _sch_isspace  = 0x0040,	\/* space \\t \\n \\r \\f \\v *\/$/;"	e	enum:__anon1420
_sch_istable	libiberty/safe-ctype.c	/^const unsigned short _sch_istable[256] =$/;"	v
_sch_isupper	include/safe-ctype.h	/^  _sch_isupper  = 0x0080,	\/* A-Z *\/$/;"	e	enum:__anon1420
_sch_isvsp	include/safe-ctype.h	/^  _sch_isvsp    = 0x0400,	\/* \\n \\r *\/$/;"	e	enum:__anon1420
_sch_isxdigit	include/safe-ctype.h	/^  _sch_isxdigit = 0x0100,	\/* 0-9A-Fa-f *\/$/;"	e	enum:__anon1420
_sch_test	include/safe-ctype.h	87;"	d
_sch_tolower	libiberty/safe-ctype.c	/^const unsigned char _sch_tolower[256] =$/;"	v
_sch_toupper	libiberty/safe-ctype.c	/^const unsigned char _sch_toupper[256] =$/;"	v
_score_elf_section_data	bfd/elf32-score.c	/^struct _score_elf_section_data$/;"	s	file:
_score_elf_section_data	bfd/elf32-score7.c	/^struct _score_elf_section_data$/;"	s	file:
_section_already_linked	bfd/bfd-in2.h	/^  bfd_boolean (*_section_already_linked) (bfd *, asection *,$/;"	m	struct:bfd_target
_set_filter_priority	gdb/python/lib/gdb/command/frame_filters.py	/^    def _set_filter_priority(self, command_tuple):$/;"	m	class:SetFrameFilterPriority
_set_tty_settings	readline/rltty.c	/^_set_tty_settings (tty, tiop)$/;"	f	file:
_setmaxstdio	gdb/gnulib/import/getdtablesize.c	47;"	d	file:
_setmaxstdio_nothrow	gdb/gnulib/import/getdtablesize.c	/^_setmaxstdio_nothrow (int newmax)$/;"	f	file:
_sifields	gdb/nat/aarch64-linux.h	/^  } _sifields;$/;"	m	struct:compat_siginfo	typeref:union:compat_siginfo::__anon1659
_sifields	gdb/nat/amd64-linux-siginfo.c	/^  } _sifields;$/;"	m	struct:compat_siginfo	typeref:union:compat_siginfo::__anon1674	file:
_sifields	gdb/nat/amd64-linux-siginfo.c	/^  } _sifields;$/;"	m	struct:compat_x32_siginfo	typeref:union:compat_x32_siginfo::__anon1682	file:
_sifields	gdb/nat/amd64-linux-siginfo.c	/^  } _sifields;$/;"	m	struct:nat_siginfo	typeref:union:nat_siginfo::__anon1666	file:
_sigchld	gdb/nat/aarch64-linux.h	/^    } _sigchld;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1663
_sigchld	gdb/nat/amd64-linux-siginfo.c	/^    } _sigchld;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1678	file:
_sigchld	gdb/nat/amd64-linux-siginfo.c	/^    } _sigchld;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_sigchld	gdb/nat/amd64-linux-siginfo.c	/^    } _sigchld;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1670	file:
_sigfault	gdb/nat/aarch64-linux.h	/^    } _sigfault;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1664
_sigfault	gdb/nat/amd64-linux-siginfo.c	/^    } _sigfault;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1679	file:
_sigfault	gdb/nat/amd64-linux-siginfo.c	/^    } _sigfault;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1687	file:
_sigfault	gdb/nat/amd64-linux-siginfo.c	/^    } _sigfault;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1671	file:
_sigpoll	gdb/nat/aarch64-linux.h	/^    } _sigpoll;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1665
_sigpoll	gdb/nat/amd64-linux-siginfo.c	/^    } _sigpoll;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1681	file:
_sigpoll	gdb/nat/amd64-linux-siginfo.c	/^    } _sigpoll;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1688	file:
_sigpoll	gdb/nat/amd64-linux-siginfo.c	/^    } _sigpoll;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1673	file:
_sigreturn_stub	sim/bfin/linux-fixed-code.s	/^_sigreturn_stub:$/;"	l
_sigval	gdb/nat/aarch64-linux.h	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_siginfo::__anon1659::__anon1661
_sigval	gdb/nat/aarch64-linux.h	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_siginfo::__anon1659::__anon1662
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_siginfo::__anon1674::__anon1676	file:
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_siginfo::__anon1674::__anon1677	file:
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1684	file:
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      compat_sigval_t _sigval;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1685	file:
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      nat_sigval_t _sigval;$/;"	m	struct:nat_siginfo::__anon1666::__anon1668	file:
_sigval	gdb/nat/amd64-linux-siginfo.c	/^      nat_sigval_t _sigval;$/;"	m	struct:nat_siginfo::__anon1666::__anon1669	file:
_sim_core	sim/common/sim-core.h	/^struct _sim_core {$/;"	s
_sim_core_common	sim/common/sim-core.h	/^typedef struct _sim_core_common {$/;"	s
_sim_core_map	sim/common/sim-core.h	/^struct _sim_core_map {$/;"	s
_sim_core_mapping	sim/common/sim-core.h	/^struct _sim_core_mapping {$/;"	s
_sim_cpu	sim/aarch64/sim-main.h	/^struct _sim_cpu$/;"	s
_sim_cpu	sim/arm/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/avr/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/bfin/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/cr16/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/cris/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/d10v/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/frv/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/ft32/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/h8300/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/iq2000/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/lm32/sim-main.h	/^struct _sim_cpu$/;"	s
_sim_cpu	sim/m32r/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/m68hc11/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/mcore/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/microblaze/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/mips/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/mn10300/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/moxie/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/msp430/sim-main.h	/^struct _sim_cpu$/;"	s
_sim_cpu	sim/or1k/sim-main.h	/^struct _sim_cpu$/;"	s
_sim_cpu	sim/sh/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/sh64/sim-main.h	/^struct _sim_cpu {$/;"	s
_sim_cpu	sim/v850/sim-main.h	/^struct _sim_cpu$/;"	s
_sim_cpu_core	sim/common/sim-core.h	/^typedef struct _sim_cpu_core {$/;"	s
_sim_engine	sim/common/sim-engine.h	/^struct _sim_engine$/;"	s
_sim_event	sim/common/sim-events.c	/^struct _sim_event {$/;"	s	file:
_sim_events	sim/common/sim-events.h	/^struct _sim_events {$/;"	s
_sim_fpu	sim/common/sim-fpu.h	/^typedef struct _sim_fpu {$/;"	s
_sim_memopt	sim/common/sim-memopt.h	/^struct _sim_memopt {$/;"	s
_sim_watch_point	sim/common/sim-watch.h	/^struct _sim_watch_point {$/;"	s
_sim_watchpoints	sim/common/sim-watch.h	/^typedef struct _sim_watchpoints {$/;"	s
_simple_struct	gdb/testsuite/gdb.mi/mi-var-child.c	/^struct _simple_struct {$/;"	s	file:
_simple_struct	gdb/testsuite/gdb.mi/var-cmd.c	/^struct _simple_struct {$/;"	s	file:
_size	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        private int _size;$/;"	f	class:DotZLib.CircularBuffer	file:
_sort_list	gdb/python/lib/gdb/frames.py	/^def _sort_list():$/;"	f
_spreg_table	sim/ppc/dgen.c	/^struct _spreg_table {$/;"	s	file:
_spreg_table_entry	sim/ppc/dgen.c	/^struct _spreg_table_entry {$/;"	s	file:
_spu_elf_section_data	bfd/elf32-spu.h	/^struct _spu_elf_section_data$/;"	s
_stack	sim/testsuite/sim/h8300/ldm.s	/^_stack:	.long	0,1,2,3,4,5,6,7,8,9,0,0,0,0,0,0$/;"	l
_stack_top	sim/testsuite/sim/h8300/ldm.s	/^_stack_top:$/;"	l
_start	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.arch/amd64-i386-address.S	/^_start:	.globl	_start$/;"	l
_start	gdb/testsuite/gdb.arch/amd64-init-x87-values.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.base/nostdlib.c	/^_start (void)$/;"	f
_start	gdb/testsuite/gdb.disasm/t01_mov.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t02_mova.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t03_add.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t04_sub.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t05_cmp.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t06_ari2.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t07_ari3.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t08_or.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t09_xor.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t10_and.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t11_logs.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t12_bit.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.disasm/t13_otr.s	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/callframecfa.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/clztest.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/dw2-compressed.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-inner.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-outer.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/dw2-restore.S	/^_start:	call foo$/;"	l
_start	gdb/testsuite/gdb.dwarf2/typeddwarf-amd64.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/typeddwarf.S	/^_start:$/;"	l
_start	gdb/testsuite/gdb.dwarf2/valop.S	/^_start:$/;"	l
_start	sim/testsuite/d10v-elf/loop.s	/^_start:$/;"	l
_start	sim/testsuite/frv-elf/cache.s	/^_start:$/;"	l
_start	sim/testsuite/frv-elf/exit47.s	/^_start:$/;"	l
_start	sim/testsuite/frv-elf/grloop.s	/^_start:$/;"	l
_start	sim/testsuite/frv-elf/hello.s	/^_start:$/;"	l
_start	sim/testsuite/frv-elf/loop.s	/^_start:	 bra icc0,0,_start$/;"	l
_start	sim/testsuite/m32r-elf/exit47.s	/^_start:$/;"	l
_start	sim/testsuite/m32r-elf/hello.s	/^_start:$/;"	l
_start	sim/testsuite/m32r-elf/loop.s	/^_start:	bra _start$/;"	l
_start	sim/testsuite/sim/bfin/mdma-skel.h	/^int _start (void)$/;"	f
_start	sim/testsuite/sim/m32c/blinky.s	/^_start:$/;"	l
_start	sim/testsuite/sim/m32c/sample.s	/^_start:$/;"	l
_state	sim/cr16/cr16_sim.h	/^struct _state$/;"	s
_state	sim/d10v/d10v_sim.h	/^struct _state$/;"	s
_state	sim/mn10300/mn10300_sim.h	/^struct _state$/;"	s
_status	gdb/nat/aarch64-linux.h	/^      int _status;$/;"	m	struct:compat_siginfo::__anon1659::__anon1663
_status	gdb/nat/amd64-linux-siginfo.c	/^      int _status;$/;"	m	struct:compat_siginfo::__anon1674::__anon1678	file:
_status	gdb/nat/amd64-linux-siginfo.c	/^      int _status;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_status	gdb/nat/amd64-linux-siginfo.c	/^      int _status;$/;"	m	struct:nat_siginfo::__anon1666::__anon1670	file:
_stime	gdb/nat/aarch64-linux.h	/^      compat_clock_t _stime;$/;"	m	struct:compat_siginfo::__anon1659::__anon1663
_stime	gdb/nat/amd64-linux-siginfo.c	/^      compat_clock_t _stime;$/;"	m	struct:compat_siginfo::__anon1674::__anon1678	file:
_stime	gdb/nat/amd64-linux-siginfo.c	/^      compat_x32_clock_t _stime;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_stime	gdb/nat/amd64-linux-siginfo.c	/^      nat_clock_t _stime;$/;"	m	struct:nat_siginfo::__anon1666::__anon1670	file:
_strncpy	sim/testsuite/sim/bfin/loop_strncpy.s	/^_strncpy:$/;"	l
_struct_decl	gdb/testsuite/gdb.mi/mi-var-child.c	/^typedef struct _struct_decl {$/;"	s	file:
_struct_decl	gdb/testsuite/gdb.mi/var-cmd.c	/^typedef struct _struct_decl {$/;"	s	file:
_struct_n_pointer	gdb/testsuite/gdb.mi/mi-var-child.c	/^struct _struct_n_pointer {$/;"	s	file:
_struct_n_pointer	gdb/testsuite/gdb.mi/var-cmd.c	/^struct _struct_n_pointer {$/;"	s	file:
_stub_type	bfd/elf32-spu.c	/^enum _stub_type$/;"	g	file:
_sub1	gdb/testsuite/gdb.arch/gdb1291.s	/^_sub1:$/;"	l
_sub1	gdb/testsuite/gdb.arch/gdb1431.s	/^_sub1:$/;"	l
_sub2	gdb/testsuite/gdb.arch/gdb1291.s	/^_sub2:$/;"	l
_sub2	gdb/testsuite/gdb.arch/gdb1431.s	/^_sub2:$/;"	l
_sum_stack_param	bfd/elf32-spu.c	/^struct _sum_stack_param {$/;"	s	file:
_symbol	include/opcode/tic54x.h	/^typedef struct _symbol$/;"	s
_symbol_info	bfd/bfd-in.h	/^typedef struct _symbol_info$/;"	s
_symbol_info	bfd/bfd-in2.h	/^typedef struct _symbol_info$/;"	s
_table	sim/igen/table.c	/^struct _table$/;"	s	file:
_table	sim/ppc/table.c	/^struct _table {$/;"	s	file:
_table	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P1, _table;$/;"	v
_table_entry	sim/igen/table.h	/^struct _table_entry$/;"	s
_table_entry	sim/ppc/table.h	/^struct _table_entry {$/;"	s
_table_include	sim/igen/table.h	/^struct _table_include$/;"	s
_table_include	sim/ppc/table.h	/^struct _table_include {$/;"	s
_table_model_entry	sim/ppc/table.h	/^struct _table_model_entry {$/;"	s
_tail	zlib/contrib/dotzlib/DotZLib/CircularBuffer.cs	/^        private int _tail;$/;"	f	class:DotZLib.CircularBuffer	file:
_tc_string	readline/terminal.c	/^struct _tc_string {$/;"	s	file:
_template	include/opcode/tic30.h	/^typedef struct _template$/;"	s
_template	include/opcode/tic54x.h	/^typedef struct _template$/;"	s
_test	gdb/testsuite/gdb.perf/skip-prologue.py	/^    def _test(self):$/;"	m	class:SkipPrologue
_test	sim/testsuite/sim/bfin/abs-2.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/abs-3.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/abs-4.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/abs.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/fact.s	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/neg-2.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/neg-3.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/neg.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-abs-2.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-abs-3.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-abs.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-neg-2.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-neg-3.S	/^_test:$/;"	l
_test	sim/testsuite/sim/bfin/vec-neg.S	/^_test:$/;"	l
_tic6x_elf_section_data	bfd/elf32-tic6x.c	/^_tic6x_elf_section_data;$/;"	t	typeref:struct:_tic6x_elf_section_data	file:
_tic6x_elf_section_data	bfd/elf32-tic6x.c	/^typedef struct _tic6x_elf_section_data$/;"	s	file:
_tid	gdb/nat/aarch64-linux.h	/^      compat_timer_t _tid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1661
_tid	gdb/nat/amd64-linux-siginfo.c	/^      compat_timer_t _tid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1676	file:
_tid	gdb/nat/amd64-linux-siginfo.c	/^      compat_timer_t _tid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1684	file:
_tid	gdb/nat/amd64-linux-siginfo.c	/^      nat_timer_t _tid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1668	file:
_timer	gdb/fbsd-nat.c	/^    } _timer;$/;"	m	union:siginfo32::__anon1790	typeref:struct:siginfo32::__anon1790::__anon1792	file:
_timer	gdb/nat/aarch64-linux.h	/^    } _timer;$/;"	m	union:compat_siginfo::__anon1659	typeref:struct:compat_siginfo::__anon1659::__anon1661
_timer	gdb/nat/amd64-linux-siginfo.c	/^    } _timer;$/;"	m	union:compat_siginfo::__anon1674	typeref:struct:compat_siginfo::__anon1674::__anon1676	file:
_timer	gdb/nat/amd64-linux-siginfo.c	/^    } _timer;$/;"	m	union:compat_x32_siginfo::__anon1682	typeref:struct:compat_x32_siginfo::__anon1682::__anon1684	file:
_timer	gdb/nat/amd64-linux-siginfo.c	/^    } _timer;$/;"	m	union:nat_siginfo::__anon1666	typeref:struct:nat_siginfo::__anon1666::__anon1668	file:
_timerid	gdb/fbsd-nat.c	/^      int _timerid;$/;"	m	struct:siginfo32::__anon1790::__anon1792	file:
_tls_type	bfd/elf32-hppa.c	/^enum _tls_type$/;"	g	file:
_toc_sec_data	bfd/elf64-ppc.c	/^    struct _toc_sec_data$/;"	s	union:_ppc64_elf_section_data::__anon1171	file:
_tp1	sim/testsuite/sim/bfin/pushpopreg_1.s	/^_tp1:$/;"	l
_tp2	sim/testsuite/sim/bfin/pushpopreg_1.s	/^_tp2:$/;"	l
_tp3	sim/testsuite/sim/bfin/pushpopreg_1.s	/^_tp3:$/;"	l
_tr_align	zlib/trees.c	/^void ZLIB_INTERNAL _tr_align(s)$/;"	f
_tr_align	zlib/zconf.h	23;"	d
_tr_flush_bits	zlib/trees.c	/^void ZLIB_INTERNAL _tr_flush_bits(s)$/;"	f
_tr_flush_bits	zlib/zconf.h	24;"	d
_tr_flush_block	zlib/trees.c	/^void ZLIB_INTERNAL _tr_flush_block(s, buf, stored_len, last)$/;"	f
_tr_flush_block	zlib/zconf.h	25;"	d
_tr_init	zlib/trees.c	/^void ZLIB_INTERNAL _tr_init(s)$/;"	f
_tr_init	zlib/zconf.h	26;"	d
_tr_stored_block	zlib/trees.c	/^void ZLIB_INTERNAL _tr_stored_block(s, buf, stored_len, last)$/;"	f
_tr_stored_block	zlib/zconf.h	27;"	d
_tr_tally	zlib/trees.c	/^int ZLIB_INTERNAL _tr_tally (s, dist, lc)$/;"	f
_tr_tally	zlib/zconf.h	28;"	d
_tr_tally_dist	zlib/deflate.h	333;"	d
_tr_tally_dist	zlib/deflate.h	345;"	d
_tr_tally_lit	zlib/deflate.h	326;"	d
_tr_tally_lit	zlib/deflate.h	344;"	d
_trace_data	sim/common/sim-trace.h	/^typedef struct _trace_data {$/;"	s
_trace_option_descriptor	sim/ppc/debug.c	/^typedef struct _trace_option_descriptor {$/;"	s	file:
_transfer_type	sim/common/sim-basics.h	/^typedef enum _transfer_type {$/;"	g
_trapa	sim/testsuite/sim/h8300/stack.s	/^_trapa:$/;"	l
_trapno	gdb/fbsd-nat.c	/^      int _trapno;$/;"	m	struct:siginfo32::__anon1790::__anon1791	file:
_type_smob	gdb/guile/scm-type.c	/^struct _type_smob$/;"	s	file:
_uid	gdb/nat/aarch64-linux.h	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1660
_uid	gdb/nat/aarch64-linux.h	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1662
_uid	gdb/nat/aarch64-linux.h	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1659::__anon1663
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1675	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1677	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_siginfo::__anon1674::__anon1678	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1683	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1685	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1667	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1669	file:
_uid	gdb/nat/amd64-linux-siginfo.c	/^      unsigned int _uid;$/;"	m	struct:nat_siginfo::__anon1666::__anon1670	file:
_unz64_H	zlib/contrib/minizip/unzip.h	44;"	d
_uos_param	bfd/elf32-spu.c	/^struct _uos_param {$/;"	s	file:
_upper	gdb/nat/amd64-linux-siginfo.c	/^	nat_uptr_t _upper;$/;"	m	struct:nat_siginfo::__anon1666::__anon1671::__anon1672	file:
_upper	gdb/nat/amd64-linux-siginfo.c	/^	unsigned int _upper;$/;"	m	struct:compat_siginfo::__anon1674::__anon1679::__anon1680	file:
_user	sim/testsuite/sim/bfin/cec-exact-exception.S	/^_user:$/;"	l
_user	sim/testsuite/sim/bfin/cec-system-call.S	/^_user:$/;"	l
_user_fail	sim/testsuite/sim/bfin/cec-exact-exception.S	/^_user_fail:$/;"	l
_usr	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^_usr:$/;"	l
_usr	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P1, _usr;$/;"	v
_usr	sim/testsuite/sim/bfin/se_allopcodes.h	/^	loadsym P5, _usr;$/;"	v
_usr	sim/testsuite/sim/bfin/unlink.S	/^_usr:$/;"	l
_utime	gdb/nat/aarch64-linux.h	/^      compat_clock_t _utime;$/;"	m	struct:compat_siginfo::__anon1659::__anon1663
_utime	gdb/nat/amd64-linux-siginfo.c	/^      compat_clock_t _utime;$/;"	m	struct:compat_siginfo::__anon1674::__anon1678	file:
_utime	gdb/nat/amd64-linux-siginfo.c	/^      compat_x32_clock_t _utime;$/;"	m	struct:compat_x32_siginfo::__anon1682::__anon1686	file:
_utime	gdb/nat/amd64-linux-siginfo.c	/^      nat_clock_t _utime;$/;"	m	struct:nat_siginfo::__anon1666::__anon1670	file:
_v	gdb/testsuite/gdb.cp/pr10687.cc	/^    int _v[2];$/;"	m	class:vec2	file:
_v850_regs	sim/v850/sim-main.h	/^typedef struct _v850_regs {$/;"	s
_validate_xmethod_matcher	gdb/python/lib/gdb/xmethod.py	/^def _validate_xmethod_matcher(matcher):$/;"	f
_value_smob	gdb/guile/scm-value.c	/^typedef struct _value_smob$/;"	s	file:
_vm	sim/ppc/vm.c	/^struct _vm {$/;"	s	file:
_vm_data_map	sim/ppc/vm.c	/^struct _vm_data_map {$/;"	s	file:
_vm_instruction_map	sim/ppc/vm.c	/^struct _vm_instruction_map {$/;"	s	file:
_wdst	sim/testsuite/sim/sh/mov.s	/^_wdst:	.long	0$/;"	l
_win_get_screensize	readline/terminal.c	/^_win_get_screensize (swp, shp)$/;"	f	file:
_windowbestlen	zlib/contrib/amd64/amd64-match.S	/^#define _windowbestlen	(16-LocalVarsSize)(%rsp)$/;"	d
_wsrc	sim/testsuite/sim/sh/mov.s	/^_wsrc:	.long	0x55550000$/;"	l
_x	gdb/testsuite/gdb.perf/skip-command.cc	/^  int _x;$/;"	m	class:c	file:
_x	libiberty/simple-object-xcoff.c	/^    } _x;$/;"	m	union:external_auxent::__anon1230	typeref:struct:external_auxent::__anon1230::__anon1231	file:
_x	sim/testsuite/sim/sh/add.s	/^_x:	.long	1$/;"	l
_x	sim/testsuite/sim/sh/and.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_x	sim/testsuite/sim/sh/bandor.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_x	sim/testsuite/sim/sh/bandornot.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_x	sim/testsuite/sim/sh/bclr.s	/^_x:	.long	0xffffffff$/;"	l
_x	sim/testsuite/sim/sh/bld.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_x	sim/testsuite/sim/sh/bldnot.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_x	sim/testsuite/sim/sh/bset.s	/^_x:	.long	0$/;"	l
_x	sim/testsuite/sim/sh/bst.s	/^_x:	.long	0$/;"	l
_x	sim/testsuite/sim/sh/bxor.s	/^_x:	.long	0xa5a5a5a5$/;"	l
_xcoff_architecture	bfd/libxcoff.h	/^  enum bfd_architecture _xcoff_architecture;$/;"	m	struct:xcoff_backend_data_rec	typeref:enum:xcoff_backend_data_rec::bfd_architecture
_xcoff_create_csect_from_smclas	bfd/libxcoff.h	/^  asection * (* _xcoff_create_csect_from_smclas)$/;"	m	struct:xcoff_backend_data_rec
_xcoff_dynamic_reloc	bfd/libxcoff.h	/^  reloc_howto_type *_xcoff_dynamic_reloc;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_function_descriptor_size	bfd/libxcoff.h	/^  unsigned int _xcoff_function_descriptor_size;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_generate_rtinit	bfd/libxcoff.h	/^  bfd_boolean (*_xcoff_generate_rtinit)$/;"	m	struct:xcoff_backend_data_rec
_xcoff_glink_code	bfd/libxcoff.h	/^  unsigned long *_xcoff_glink_code;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_glink_size	bfd/libxcoff.h	/^  unsigned long _xcoff_glink_size;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_is_lineno_count_overflow	bfd/libxcoff.h	/^  bfd_boolean (*_xcoff_is_lineno_count_overflow) (bfd *, bfd_vma);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_is_reloc_count_overflow	bfd/libxcoff.h	/^  bfd_boolean (*_xcoff_is_reloc_count_overflow)  (bfd *, bfd_vma);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_ldhdr_version	bfd/libxcoff.h	/^  unsigned long _xcoff_ldhdr_version;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_ldhdrsz	bfd/libxcoff.h	/^  unsigned int _xcoff_ldhdrsz;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_ldrelsz	bfd/libxcoff.h	/^  unsigned int _xcoff_ldrelsz;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_ldsymsz	bfd/libxcoff.h	/^  unsigned int _xcoff_ldsymsz;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_loader_reloc_offset	bfd/libxcoff.h	/^  bfd_vma (*_xcoff_loader_reloc_offset)  (bfd *, struct internal_ldhdr *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_loader_symbol_offset	bfd/libxcoff.h	/^  bfd_vma (*_xcoff_loader_symbol_offset) (bfd *, struct internal_ldhdr *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_machine	bfd/libxcoff.h	/^  long _xcoff_machine;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_magic_number	bfd/libxcoff.h	/^  unsigned short _xcoff_magic_number;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_put_ldsymbol_name	bfd/libxcoff.h	/^  bfd_boolean (* _xcoff_put_ldsymbol_name)$/;"	m	struct:xcoff_backend_data_rec
_xcoff_put_symbol_name	bfd/libxcoff.h	/^  bfd_boolean (* _xcoff_put_symbol_name)$/;"	m	struct:xcoff_backend_data_rec
_xcoff_rtinit_size	bfd/libxcoff.h	/^  unsigned int _xcoff_rtinit_size;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_small_aout_header_size	bfd/libxcoff.h	/^  unsigned int _xcoff_small_aout_header_size;$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldhdr_in	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldhdr_in) (bfd *, const void *, struct internal_ldhdr *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldhdr_out	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldhdr_out)(bfd *, const struct internal_ldhdr *, void *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldrel_in	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldrel_in) (bfd *, const void *, struct internal_ldrel *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldrel_out	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldrel_out)(bfd *, const struct internal_ldrel *, void *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldsym_in	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldsym_in) (bfd *, const void *, struct internal_ldsym *);$/;"	m	struct:xcoff_backend_data_rec
_xcoff_swap_ldsym_out	bfd/libxcoff.h	/^  void (* _xcoff_swap_ldsym_out)(bfd *, const struct internal_ldsym *, void *);$/;"	m	struct:xcoff_backend_data_rec
_xexit_cleanup	libiberty/xexit.c	/^void (*_xexit_cleanup) (void);$/;"	v
_y	sim/testsuite/sim/sh/add.s	/^_y:	.long	1$/;"	l
_y	sim/testsuite/sim/sh/and.s	/^_y:	.long	0x55555555$/;"	l
_y	sim/testsuite/sim/sh/bclr.s	/^_y:	.long	0x55555555$/;"	l
_y	sim/testsuite/sim/sh/bld.s	/^_y:	.long	0x55555555$/;"	l
_y	sim/testsuite/sim/sh/bldnot.s	/^_y:	.long	0x55555555$/;"	l
_y	sim/testsuite/sim/sh/bset.s	/^_y:	.long	0x55555555$/;"	l
_y	sim/testsuite/sim/sh/bst.s	/^_y:	.long	0x55555555$/;"	l
_zero_base	sim/testsuite/sim/bfin/cir1.s	/^_zero_base:$/;"	l
_zero_len	sim/testsuite/sim/bfin/cir1.s	/^_zero_len:$/;"	l
_zip12_H	zlib/contrib/minizip/zip.h	41;"	d
_zip_tools_H	zlib/contrib/minizip/mztools.h	8;"	d
_ztream	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        internal ZStream _ztream = new ZStream();$/;"	f	class:DotZLib.CodecBase	file:
a	bfd/libaout.h	/^  struct aoutdata a;$/;"	m	struct:aout_data_struct	typeref:struct:aout_data_struct::aoutdata
a	bfd/mach-o.h	/^  unsigned int a;$/;"	m	struct:bfd_mach_o_source_version_command
a	bfd/som.h	/^  struct somdata a;$/;"	m	struct:som_data_struct	typeref:struct:som_data_struct::somdata
a	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^a (int i, double j)$/;"	f	file:
a	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^a:$/;"	l
a	gdb/testsuite/gdb.arch/amd64-tailcall-self.c	/^__attribute__((noinline,noclone)) void a(int q) {$/;"	f
a	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned int a : 1;$/;"	m	struct:internalvartest	file:
a	gdb/testsuite/gdb.base/c-linkage-name.c	/^  int a;$/;"	m	struct:wrapper	file:
a	gdb/testsuite/gdb.base/callfuncs.c	/^  char a[4];$/;"	m	struct:struct1	file:
a	gdb/testsuite/gdb.base/consecutive.c	/^int a[7] = {1, 2, 3, 4, 5, 6, 7};$/;"	v
a	gdb/testsuite/gdb.base/dump.c	/^  int a;$/;"	m	struct:teststruct	file:
a	gdb/testsuite/gdb.base/finish-pretty.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.base/frame-args.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.base/frame-args.c	/^  int a;$/;"	m	union:u	file:
a	gdb/testsuite/gdb.base/gdb11530.c	/^  } a;$/;"	v	typeref:struct:a
a	gdb/testsuite/gdb.base/gdb11530.c	/^struct a$/;"	s	file:
a	gdb/testsuite/gdb.base/huge.c	/^static int a[CRASH_GDB], b[CRASH_GDB];$/;"	v	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { ES(es1); struct { struct { tA a; } s1; } s2; };$/;"	m	struct:struct01::__anon1974::__anon1975	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct01::__anon1982	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02::__anon1985::__anon1986	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { tA a; struct { struct { ES(es1); } s1; } s2; };$/;"	m	struct:struct02	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { ES(e1); tA a; ES (e2); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct03	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	m	struct:struct03::__anon1980::__anon1981	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04::__anon1991::__anon1992::__anon1993	file:
a	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(es1); ES(es2); tA a; ES(es3); };$/;"	m	struct:struct04	file:
a	gdb/testsuite/gdb.base/infnan.c	/^double	a = 1.0\/0.0;$/;"	v
a	gdb/testsuite/gdb.base/nested-addr.c	/^  int a;$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.base/opaque1.c	/^    int a;$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.base/printcmds.c	/^  int a;$/;"	m	struct:some_struct	file:
a	gdb/testsuite/gdb.base/ptype.c	/^  int a;$/;"	m	struct:highest	file:
a	gdb/testsuite/gdb.base/shmain.c	/^ int a;  $/;"	m	struct:__anon2021	file:
a	gdb/testsuite/gdb.base/ss.h	/^  int a;$/;"	m	struct:s
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct1 {tA a;};$/;"	m	struct:struct1	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct2 {tA a; tB b;};$/;"	m	struct:struct2	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct3 {tA a; tB b; tC c; };$/;"	m	struct:struct3	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct4 {tA a; tB b; tC c; tD d; };$/;"	m	struct:struct4	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	m	struct:struct5	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
a	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
a	gdb/testsuite/gdb.base/varargs.c	/^int a,b,c,d;$/;"	v
a	gdb/testsuite/gdb.base/vla-datatypes.c	/^  int a;$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.base/watch-bitfields.c	/^  unsigned long a:1;$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.cp/casts.cc	/^  int a;$/;"	m	struct:A	file:
a	gdb/testsuite/gdb.cp/chained-calls.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/chained-calls.cc	/^  int a;$/;"	m	class:S	file:
a	gdb/testsuite/gdb.cp/chained-calls.cc	/^  int a;$/;"	m	union:U	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^    int a;$/;"	m	union:class_with_anon_union::__anon1903	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:class_with_private_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:class_with_protected_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:class_with_public_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:const_vol_method_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:default_private_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:explicit_private_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:mixed_protection_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:protected_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	class:public_class	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:default_public_struct	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:explicit_public_struct	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:mixed_protection_struct	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:private_struct	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:protected_struct	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:struct_with_private_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:struct_with_protected_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^  int a;$/;"	m	struct:struct_with_public_typedef	file:
a	gdb/testsuite/gdb.cp/classes.cc	/^struct fleep { int a; } s;$/;"	m	struct:fleep	file:
a	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^  void a (void) const { }$/;"	f	class:GDB
a	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  char a;$/;"	m	union:Union	file:
a	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  int a;$/;"	m	struct:Class	file:
a	gdb/testsuite/gdb.cp/derivation.cc	/^    int a;$/;"	m	class:G	file:
a	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/derivation2.cc	/^    value_type a;$/;"	m	class:A2	file:
a	gdb/testsuite/gdb.cp/koenig.cc	/^    int  a;$/;"	m	union:__anon1902	file:
a	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^namespace a$/;"	n	file:
a	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef struct {int a; char b;} anon_struct;$/;"	m	struct:__anon1895	file:
a	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef union {int a; char b;} anon_union;$/;"	m	union:__anon1896	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^    int a;$/;"	m	union:class_with_anon_union::__anon1918	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:const_vol_method_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:default_private_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:explicit_private_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:mixed_protection_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:protected_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	class:public_class	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	struct:default_public_struct	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	struct:explicit_public_struct	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	struct:mixed_protection_struct	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	struct:private_struct	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^  int a;$/;"	m	struct:protected_struct	file:
a	gdb/testsuite/gdb.cp/misc.cc	/^struct fleep { int a; } s;$/;"	m	struct:fleep	file:
a	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum A a = A_A;$/;"	v	typeref:enum:A
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                      int a;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19::U19	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                      int a;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29::U29	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                      int a;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39::U39	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                      int a;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49::U49	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                      int a;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59::U59	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int a;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::S18::U18	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int a;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::S28::U28	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int a;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::S38::U38	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int a;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::S48::U48	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int a;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::S58::U58	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int a;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::U17	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int a;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::U27	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int a;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::U37	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int a;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::U47	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int a;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::U57	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                int a;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::U16	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                int a;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::U26	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                int a;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::U36	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                int a;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::U46	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^                int a;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::U56	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^              int a;$/;"	m	union:S10::S11::S12::S13::S14::S15::U15	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^              int a;$/;"	m	union:S10::S21::S22::S23::S24::S25::U25	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^              int a;$/;"	m	union:S10::S31::S32::S33::S34::S35::U35	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^              int a;$/;"	m	union:S10::S41::S42::S43::S44::S45::U45	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^              int a;$/;"	m	union:S10::S51::S52::S53::S54::S55::U55	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^            int a;$/;"	m	union:S10::S11::S12::S13::S14::U14	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^            int a;$/;"	m	union:S10::S21::S22::S23::S24::U24	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^            int a;$/;"	m	union:S10::S31::S32::S33::S34::U34	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^            int a;$/;"	m	union:S10::S41::S42::S43::S44::U44	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^            int a;$/;"	m	union:S10::S51::S52::S53::S54::U54	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^          int a;$/;"	m	union:S10::S11::S12::S13::U13	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^          int a;$/;"	m	union:S10::S21::S22::S23::U23	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^          int a;$/;"	m	union:S10::S31::S32::S33::U33	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^          int a;$/;"	m	union:S10::S41::S42::S43::U43	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^          int a;$/;"	m	union:S10::S51::S52::S53::U53	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^        int a;$/;"	m	union:S10::S11::S12::U12	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^        int a;$/;"	m	union:S10::S21::S22::U22	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^        int a;$/;"	m	union:S10::S31::S32::U32	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^        int a;$/;"	m	union:S10::S41::S42::U42	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^        int a;$/;"	m	union:S10::S51::S52::U52	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^      int a;$/;"	m	union:S10::S11::U11	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^      int a;$/;"	m	union:S10::S21::U21	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^      int a;$/;"	m	union:S10::S31::U31	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^      int a;$/;"	m	union:S10::S41::U41	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^      int a;$/;"	m	union:S10::S51::U51	file:
a	gdb/testsuite/gdb.cp/nested-types.cc	/^    int a;$/;"	m	union:S10::U10	file:
a	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/nsdecl.cc	/^int a;$/;"	v
a	gdb/testsuite/gdb.cp/pr-574.cc	/^  int a;				\/\/ Stick in a data member.$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/pr17494.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/pr9067.cc	/^  A a;$/;"	m	struct:B	file:
a	gdb/testsuite/gdb.cp/psmang2.cc	/^int a;$/;"	v
a	gdb/testsuite/gdb.cp/re-set-overloaded.cc	/^C a;$/;"	v
a	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^  int a;$/;"	m	struct:A	file:
a	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  char a;$/;"	m	union:Union	file:
a	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  int a;$/;"	m	struct:Class	file:
a	gdb/testsuite/gdb.cp/smartp.cc	/^    int a;$/;"	m	class:Type4	file:
a	gdb/testsuite/gdb.cp/smartp.cc	/^  A a;$/;"	m	class:B	file:
a	gdb/testsuite/gdb.cp/subtypes-2.cc	/^  int a;$/;"	m	struct:Outer::Inner	file:
a	gdb/testsuite/gdb.cp/var-tag-4.cc	/^union U2 {int a; char b;} U2;$/;"	m	union:U2	file:
a	gdb/testsuite/gdb.cp/var-tag.cc	/^enum E {a, b, c} E;$/;"	e	enum:E	file:
a	gdb/testsuite/gdb.cp/var-tag.cc	/^union U {int a; char b;} U;$/;"	m	union:U	file:
a	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual void a() {}$/;"	f	class:RHC
a	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.cp/virtfunc.cc	/^A   a;$/;"	v
a	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^  int a;$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^  int a;$/;"	m	struct:S	file:
a	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^  int a;$/;"	m	struct:str	file:
a	gdb/testsuite/gdb.fortran/complex.f	/^      real/;"	v
a	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^     real/;"	k	type:Rectangle
a	gdb/testsuite/gdb.fortran/derived-type.f90	/^    real/;"	k	type:foo
a	gdb/testsuite/gdb.guile/scm-frame-args.c	/^  struct s a;$/;"	m	struct:ss	typeref:struct:ss::s	file:
a	gdb/testsuite/gdb.guile/scm-objfile-script.c	/^  int a;$/;"	m	struct:ss	file:
a	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int a;$/;"	m	struct:SSS	file:
a	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int a;$/;"	m	struct:substruct	file:
a	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  struct s a;$/;"	m	struct:ss	typeref:struct:ss::s	file:
a	gdb/testsuite/gdb.guile/scm-symbol.c	/^  int a;$/;"	m	struct:simple_struct	file:
a	gdb/testsuite/gdb.guile/scm-symtab.c	/^  int a;$/;"	m	struct:simple_struct	file:
a	gdb/testsuite/gdb.guile/scm-type.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.guile/scm-value.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.guile/scm-value.c	/^  int a;$/;"	m	union:u	file:
a	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^		int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.mi/mi-var-child.c	/^    int   a;$/;"	m	union:_struct_decl::__anon2041	file:
a	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int a;$/;"	m	struct:very_simple_struct	file:
a	gdb/testsuite/gdb.mi/mi-var-list-children-invalid-grandchild.c	/^  int a;$/;"	m	struct:inner	file:
a	gdb/testsuite/gdb.mi/var-cmd.c	/^    int   a;$/;"	m	union:_struct_decl::__anon2046	file:
a	gdb/testsuite/gdb.mi/var-cmd.c	/^  int a;$/;"	m	struct:anonymous	file:
a	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^static volatile int a, b, c;$/;"	v	file:
a	gdb/testsuite/gdb.perf/backtrace.c	/^  int a[256];$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.perf/skip-prologue.c	/^  int a[32];$/;"	m	struct:foo	file:
a	gdb/testsuite/gdb.python/lib-types.cc	/^	int a;$/;"	m	struct:A	file:
a	gdb/testsuite/gdb.python/lib-types.cc	/^struct A a = {1,20,3,40};$/;"	v	typeref:struct:A
a	gdb/testsuite/gdb.python/py-explore.c	/^  int a;$/;"	m	struct:SimpleStruct	file:
a	gdb/testsuite/gdb.python/py-frame-args.c	/^  struct s a;$/;"	m	struct:ss	typeref:struct:ss::s	file:
a	gdb/testsuite/gdb.python/py-objfile-script.c	/^  int a;$/;"	m	struct:ss	file:
a	gdb/testsuite/gdb.python/py-pp-maint.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.python/py-pp-maint.c	/^  struct s a;$/;"	m	struct:ss	typeref:struct:ss::s	file:
a	gdb/testsuite/gdb.python/py-pp-registration.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int a;$/;"	m	struct:SSS	file:
a	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int a;$/;"	m	struct:substruct	file:
a	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct s a;$/;"	m	struct:ss	typeref:struct:ss::s	file:
a	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^  char a;$/;"	m	class:B	file:
a	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.python/py-symbol.c	/^  int a;$/;"	m	struct:simple_struct	file:
a	gdb/testsuite/gdb.python/py-type.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.python/py-type.c	/^  union { int a; char b; };$/;"	m	union:SS::__anon1953	file:
a	gdb/testsuite/gdb.python/py-value-cc.cc	/^  char a;$/;"	m	class:B	file:
a	gdb/testsuite/gdb.python/py-value-cc.cc	/^  int a;$/;"	m	class:A	file:
a	gdb/testsuite/gdb.python/py-value-cc.cc	/^  int a;$/;"	m	union:U	file:
a	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int a; char b; };$/;"	m	union:UU::__anon1951	file:
a	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int a; char b; };$/;"	m	union:X::__anon1949	file:
a	gdb/testsuite/gdb.python/py-value.c	/^  int a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.python/py-value.c	/^  int a;$/;"	m	union:u	file:
a	gdb/testsuite/gdb.python/py-xmethods.cc	/^  int a;$/;"	m	class:dop::A	file:
a	gdb/testsuite/gdb.python/py-xmethods.cc	/^  int a;$/;"	m	class:dop::E	file:
a	gdb/testsuite/gdb.reverse/consecutive-reverse.c	/^int a[7] = {1, 2, 3, 4, 5, 6, 7};$/;"	v
a	gdb/testsuite/gdb.stabs/exclfwd1.c	/^struct a $/;"	s	file:
a	gdb/testsuite/gdb.stabs/exclfwd2.c	/^struct a$/;"	s	file:
a	gdb/testsuite/gdb.trace/collection.c	/^  unsigned int a;$/;"	m	struct:global_pieces	file:
a	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char a;$/;"	m	struct:s	file:
a	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char a;$/;"	m	struct:t	file:
a	gdb/testsuite/gdb.trace/unavailable.cc	/^  int a, b;$/;"	m	struct:StructA	file:
a	gdb/testsuite/gdb.trace/unavailable.cc	/^  int a;$/;"	m	struct:tuple	file:
a	gdb/testsuite/gdb.trace/unavailable.cc	/^int a;$/;"	v
a	sim/common/sim-types.h	/^typedef struct { signed64 a[2]; } signed128;$/;"	m	struct:__anon637
a	sim/common/sim-types.h	/^typedef struct { unsigned64 a[2]; } unsigned128;$/;"	m	struct:__anon636
a	sim/d10v/d10v_sim.h	/^  int64 a[2];			\/* accumulators *\/$/;"	m	struct:_state
a	sim/rl78/cpu.c	/^  unsigned char a;$/;"	m	struct:__anon835	file:
a	sim/testsuite/sim/bfin/stk.s	/^a:$/;"	l
a	sim/testsuite/sim/bfin/stk2.s	/^a:$/;"	l
a	sim/testsuite/sim/bfin/stk3.s	/^a:$/;"	l
a	sim/testsuite/sim/bfin/stk4.s	/^a:$/;"	l
a0	gdb/m32c-tdep.c	/^  pv_t a0, a1;$/;"	m	struct:m32c_pv_state	file:
a0	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
a0	include/vms/dsc.h	/^  unsigned char a0[4];$/;"	m	struct:vms_dsc_nca
a0	sim/m32c/cpu.h	/^  a0,$/;"	e	enum:__anon535
a0	sim/testsuite/sim/bfin/10622.s	/^	a0 = 0;$/;"	d
a0	sim/testsuite/sim/bfin/acp5_19.s	/^	a0 = 0;$/;"	d
a0	sim/testsuite/sim/bfin/math.s	/^	a0 = 0;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	a0 = a0 << 8;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a0 = a0 << 8;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a0 = a0(s);$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a0 = r1;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a0 = a0 << 8;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a0 = r0;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a0 = r1;$/;"	d
a0	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	a0 = a0 << 8;$/;"	d
a0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	a0 = a1;	\/\/perserver r0, still$/;"	d
a0	sim/testsuite/sim/bfin/tar10622.s	/^	a0 = 0;$/;"	d
a0_base	gdb/xtensa-tdep.h	/^  int a0_base;			\/* Register number for A0 (pseudo).  *\/$/;"	m	struct:gdbarch_tdep
a0_saved	gdb/xtensa-tdep.c	/^static CORE_ADDR a0_saved;$/;"	v	file:
a0_was_saved	gdb/xtensa-tdep.c	/^static int a0_was_saved;$/;"	v	file:
a1	gdb/m32c-tdep.c	/^  pv_t a0, a1;$/;"	m	struct:m32c_pv_state	file:
a1	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
a1	gdb/testsuite/gdb.base/printcmds.c	/^ArrayInt a1 = {2,4,6,8,10,12,14,16,18,20};$/;"	v
a1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a1 : 1;$/;"	m	struct:tyu	file:
a1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a1;$/;"	m	struct:tuv	file:
a1	gdb/testsuite/gdb.cp/class2.cc	/^  int a1;$/;"	m	struct:A	file:
a1	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1;$/;"	v
a1	gdb/testsuite/gdb.cp/var-tag.cc	/^  enum E1 {a1, b1, c1} E1;$/;"	e	enum:C::E1	file:
a1	gdb/testsuite/gdb.cp/var-tag.cc	/^  union U1 {int a1; char b1;} U1;$/;"	m	union:C::U1	file:
a1	sim/m32c/cpu.h	/^  a1, a1a0,$/;"	e	enum:__anon535
a1	sim/testsuite/sim/bfin/a0shift.S	/^	a1 = a0 =0;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	a1 = a1 << 8;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a1 = a1 << 8;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a1 = a1(s);$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	a1 = r1;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a1 = a1 << 8;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a1 = r0;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	a1 = r1;$/;"	d
a1	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	a1 = a1 << 8;$/;"	d
a11_saved	gdb/xtensa-tdep.c	/^static CORE_ADDR a11_saved;$/;"	v	file:
a11_was_saved	gdb/xtensa-tdep.c	/^static int a11_was_saved;$/;"	v	file:
a12	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef unsigned char a12[12];$/;"	t	file:
a12	gdb/testsuite/gdb.cp/psmang2.cc	/^int a12;$/;"	v
a12	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef unsigned char a12[12];$/;"	t	file:
a123	gdb/testsuite/gdb.cp/psmang2.cc	/^int a123;$/;"	v
a1234	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1234;$/;"	v
a12345	gdb/testsuite/gdb.cp/psmang2.cc	/^int a12345;$/;"	v
a123456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a123456;$/;"	v
a123456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a123456x;$/;"	v
a12345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a12345x;$/;"	v
a12346	gdb/testsuite/gdb.cp/psmang2.cc	/^int a12346;$/;"	v
a12346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a12346x;$/;"	v
a1234x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1234x;$/;"	v
a1235	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1235;$/;"	v
a12356	gdb/testsuite/gdb.cp/psmang2.cc	/^int a12356;$/;"	v
a12356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a12356x;$/;"	v
a1235x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1235x;$/;"	v
a1236	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1236;$/;"	v
a1236x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1236x;$/;"	v
a123x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a123x;$/;"	v
a124	gdb/testsuite/gdb.cp/psmang2.cc	/^int a124;$/;"	v
a1245	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1245;$/;"	v
a12456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a12456;$/;"	v
a12456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a12456x;$/;"	v
a1245x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1245x;$/;"	v
a1246	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1246;$/;"	v
a1246x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1246x;$/;"	v
a124x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a124x;$/;"	v
a125	gdb/testsuite/gdb.cp/psmang2.cc	/^int a125;$/;"	v
a1256	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1256;$/;"	v
a1256x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1256x;$/;"	v
a125x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a125x;$/;"	v
a126	gdb/testsuite/gdb.cp/psmang2.cc	/^int a126;$/;"	v
a126x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a126x;$/;"	v
a12x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a12x;$/;"	v
a13	gdb/testsuite/gdb.cp/psmang2.cc	/^int a13;$/;"	v
a134	gdb/testsuite/gdb.cp/psmang2.cc	/^int a134;$/;"	v
a1345	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1345;$/;"	v
a13456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a13456;$/;"	v
a13456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a13456x;$/;"	v
a1345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1345x;$/;"	v
a1346	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1346;$/;"	v
a1346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1346x;$/;"	v
a134x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a134x;$/;"	v
a135	gdb/testsuite/gdb.cp/psmang2.cc	/^int a135;$/;"	v
a1356	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1356;$/;"	v
a1356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1356x;$/;"	v
a135x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a135x;$/;"	v
a136	gdb/testsuite/gdb.cp/psmang2.cc	/^int a136;$/;"	v
a136x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a136x;$/;"	v
a13x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a13x;$/;"	v
a14	gdb/testsuite/gdb.cp/psmang2.cc	/^int a14;$/;"	v
a145	gdb/testsuite/gdb.cp/psmang2.cc	/^int a145;$/;"	v
a1456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a1456;$/;"	v
a1456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1456x;$/;"	v
a145x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a145x;$/;"	v
a146	gdb/testsuite/gdb.cp/psmang2.cc	/^int a146;$/;"	v
a146x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a146x;$/;"	v
a14x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a14x;$/;"	v
a15	gdb/testsuite/gdb.cp/psmang2.cc	/^int a15;$/;"	v
a156	gdb/testsuite/gdb.cp/psmang2.cc	/^int a156;$/;"	v
a156x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a156x;$/;"	v
a15x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a15x;$/;"	v
a16	gdb/testsuite/gdb.cp/psmang2.cc	/^int a16;$/;"	v
a16x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a16x;$/;"	v
a1a0	sim/m32c/cpu.h	/^  a1, a1a0,$/;"	e	enum:__anon535
a1l	include/opcode/convex.h	36;"	d
a1r	include/opcode/convex.h	35;"	d
a1x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a1x;$/;"	v
a2	gdb/testsuite/gdb.base/printcmds.c	/^ArrayChar a2 = {'a','b','c','d','\\0'};$/;"	v
a2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char *a2;$/;"	m	struct:tuv	file:
a2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a2 : 3;$/;"	m	struct:tyu	file:
a2	gdb/testsuite/gdb.cp/psmang2.cc	/^int a2;$/;"	v
a2	gdb/testsuite/gdb.cp/var-tag-2.cc	/^enum E2 {a2, b2, c2} E2;$/;"	e	enum:E2	file:
a23	gdb/testsuite/gdb.cp/psmang2.cc	/^int a23;$/;"	v
a234	gdb/testsuite/gdb.cp/psmang2.cc	/^int a234;$/;"	v
a2345	gdb/testsuite/gdb.cp/psmang2.cc	/^int a2345;$/;"	v
a23456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a23456;$/;"	v
a23456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a23456x;$/;"	v
a2345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a2345x;$/;"	v
a2346	gdb/testsuite/gdb.cp/psmang2.cc	/^int a2346;$/;"	v
a2346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a2346x;$/;"	v
a234x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a234x;$/;"	v
a235	gdb/testsuite/gdb.cp/psmang2.cc	/^int a235;$/;"	v
a2356	gdb/testsuite/gdb.cp/psmang2.cc	/^int a2356;$/;"	v
a2356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a2356x;$/;"	v
a235x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a235x;$/;"	v
a236	gdb/testsuite/gdb.cp/psmang2.cc	/^int a236;$/;"	v
a236x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a236x;$/;"	v
a23x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a23x;$/;"	v
a24	gdb/testsuite/gdb.cp/psmang2.cc	/^int a24;$/;"	v
a245	gdb/testsuite/gdb.cp/psmang2.cc	/^int a245;$/;"	v
a2456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a2456;$/;"	v
a2456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a2456x;$/;"	v
a245x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a245x;$/;"	v
a246	gdb/testsuite/gdb.cp/psmang2.cc	/^int a246;$/;"	v
a246x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a246x;$/;"	v
a24x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a24x;$/;"	v
a25	gdb/testsuite/gdb.cp/psmang2.cc	/^int a25;$/;"	v
a256	gdb/testsuite/gdb.cp/psmang2.cc	/^int a256;$/;"	v
a256x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a256x;$/;"	v
a25x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a25x;$/;"	v
a26	gdb/testsuite/gdb.cp/psmang2.cc	/^int a26;$/;"	v
a26x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a26x;$/;"	v
a2i	sim/igen/misc.c	/^a2i (const char *a)$/;"	f
a2i	sim/ppc/misc.c	/^a2i(const char *a)$/;"	f
a2l	include/opcode/convex.h	38;"	d
a2r	include/opcode/convex.h	37;"	d
a2t1_ldr_insn	bfd/coff-arm.c	/^static const insn32 a2t1_ldr_insn       = 0xe59fc000;$/;"	v	file:
a2t1_ldr_insn	bfd/elf32-arm.c	/^static const insn32 a2t1_ldr_insn = 0xe59fc000;$/;"	v	file:
a2t1p_ldr_insn	bfd/elf32-arm.c	/^static const insn32 a2t1p_ldr_insn = 0xe59fc004;$/;"	v	file:
a2t1v5_ldr_insn	bfd/elf32-arm.c	/^static const insn32 a2t1v5_ldr_insn = 0xe51ff004;$/;"	v	file:
a2t2_bx_r12_insn	bfd/coff-arm.c	/^static const insn32 a2t2_bx_r12_insn    = 0xe12fff1c;$/;"	v	file:
a2t2_bx_r12_insn	bfd/elf32-arm.c	/^static const insn32 a2t2_bx_r12_insn = 0xe12fff1c;$/;"	v	file:
a2t2p_add_pc_insn	bfd/elf32-arm.c	/^static const insn32 a2t2p_add_pc_insn = 0xe08cc00f;$/;"	v	file:
a2t2v5_func_addr_insn	bfd/elf32-arm.c	/^static const insn32 a2t2v5_func_addr_insn = 0x00000001;$/;"	v	file:
a2t3_func_addr_insn	bfd/coff-arm.c	/^static const insn32 a2t3_func_addr_insn = 0x00000001;$/;"	v	file:
a2t3_func_addr_insn	bfd/elf32-arm.c	/^static const insn32 a2t3_func_addr_insn = 0x00000001;$/;"	v	file:
a2t3p_bx_r12_insn	bfd/elf32-arm.c	/^static const insn32 a2t3p_bx_r12_insn = 0xe12fff1c;$/;"	v	file:
a2x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a2x;$/;"	v
a3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a3 : 23;$/;"	m	struct:tyu	file:
a3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a3;$/;"	m	struct:tuv	file:
a3	gdb/testsuite/gdb.cp/psmang2.cc	/^int a3;$/;"	v
a3	include/opcode/convex.h	39;"	d
a34	gdb/testsuite/gdb.cp/psmang2.cc	/^int a34;$/;"	v
a345	gdb/testsuite/gdb.cp/psmang2.cc	/^int a345;$/;"	v
a3456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a3456;$/;"	v
a3456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a3456x;$/;"	v
a345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a345x;$/;"	v
a346	gdb/testsuite/gdb.cp/psmang2.cc	/^int a346;$/;"	v
a346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a346x;$/;"	v
a34x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a34x;$/;"	v
a35	gdb/testsuite/gdb.cp/psmang2.cc	/^int a35;$/;"	v
a356	gdb/testsuite/gdb.cp/psmang2.cc	/^int a356;$/;"	v
a356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a356x;$/;"	v
a35x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a35x;$/;"	v
a36	gdb/testsuite/gdb.cp/psmang2.cc	/^int a36;$/;"	v
a36x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a36x;$/;"	v
a3x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a3x;$/;"	v
a4	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char a4 : 2;$/;"	m	struct:tyu	file:
a4	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef unsigned char a4[4];$/;"	t	file:
a4	gdb/testsuite/gdb.cp/psmang2.cc	/^int a4;$/;"	v
a4	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef unsigned char a4[4];$/;"	t	file:
a4	include/opcode/convex.h	40;"	d
a45	gdb/testsuite/gdb.cp/psmang2.cc	/^int a45;$/;"	v
a456	gdb/testsuite/gdb.cp/psmang2.cc	/^int a456;$/;"	v
a456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a456x;$/;"	v
a45x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a45x;$/;"	v
a46	gdb/testsuite/gdb.cp/psmang2.cc	/^int a46;$/;"	v
a46x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a46x;$/;"	v
a4x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a4x;$/;"	v
a5	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  int64_t a5;$/;"	m	struct:tyu	file:
a5	gdb/testsuite/gdb.cp/psmang2.cc	/^int a5;$/;"	v
a5	include/opcode/convex.h	41;"	d
a56	gdb/testsuite/gdb.cp/psmang2.cc	/^int a56;$/;"	v
a56x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a56x;$/;"	v
a5x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a5x;$/;"	v
a6	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int a6 : 5;$/;"	m	struct:tyu	file:
a6	gdb/testsuite/gdb.cp/psmang2.cc	/^int a6;$/;"	v
a6x	gdb/testsuite/gdb.cp/psmang1.cc	/^int a6x;$/;"	v
a7	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  int64_t a7 : 3;$/;"	m	struct:tyu	file:
a7_saved	gdb/xtensa-tdep.c	/^static CORE_ADDR a7_saved;$/;"	v	file:
a7_was_saved	gdb/xtensa-tdep.c	/^static int a7_was_saved;$/;"	v	file:
a8	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef unsigned char a8[8];$/;"	t	file:
a8	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef unsigned char a8[8];$/;"	t	file:
a8_branch_to_stub_data	bfd/elf32-arm.c	/^struct a8_branch_to_stub_data$/;"	s	file:
a8_erratum_fix	bfd/elf32-arm.c	/^struct a8_erratum_fix$/;"	s	file:
a8_erratum_fixes	bfd/elf32-arm.c	/^  struct a8_erratum_fix *a8_erratum_fixes;$/;"	m	struct:elf32_arm_link_hash_table	typeref:struct:elf32_arm_link_hash_table::a8_erratum_fix	file:
a8_erratum_reloc	bfd/elf32-arm.c	/^struct a8_erratum_reloc$/;"	s	file:
a8_reloc_compare	bfd/elf32-arm.c	/^a8_reloc_compare (const void *a, const void *b)$/;"	f	file:
a8_uint64_t	bfd/hosts/x86-64linux.h	/^typedef uint64_t __attribute__ ((__aligned__ (8))) a8_uint64_t;$/;"	t
aRec	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^  type (Rectangle) :: aRec$/;"	v	program:rectangle_Test
a_	gdb/testsuite/gdb.cp/namelessclass.cc	/^  int a_;$/;"	m	class:A	file:
a_adr	sim/common/dv-cfi.c	/^  unsigned char a_adr[2];$/;"	m	struct:cfi_query	file:
a_balign	bfd/libaout.h	/^  unsigned char a_balign;	\/* Alignment of bss segment.  *\/$/;"	m	struct:internal_exec
a_bss	bfd/libaout.h	/^  bfd_vma a_bss;		\/* Length of uninitialized data area in mem.  *\/$/;"	m	struct:internal_exec
a_bss	include/aout/hp.h	/^  unsigned long a_bss;		\/* length of uninitialized data area for file, in bytes *\/$/;"	m	struct:exec
a_c	gdb/testsuite/gdb.cp/templates.cc	/^char a_c;$/;"	v
a_char_addr	gdb/testsuite/gdb.base/whatis.c	/^char_addr a_char_addr;$/;"	v
a_concurrency_den	gdb/nat/glibc_thread_db.h	/^  int a_concurrency_den;	\/* Achieved concurrency level, denominator.  *\/$/;"	m	struct:td_ta_stats
a_concurrency_num	gdb/nat/glibc_thread_db.h	/^  int a_concurrency_num;	\/* Achieved concurrency level, numerator.  *\/$/;"	m	struct:td_ta_stats
a_const_method	gdb/testsuite/gdb.python/py-type.c	/^  a_const_method (int x, char y) const$/;"	f	struct:C
a_count	include/coff/ecoff.h	/^	unsigned char	a_count[4];$/;"	m	union:aux_ext
a_d	gdb/testsuite/gdb.cp/templates.cc	/^double a_d;$/;"	v
a_dalign	bfd/libaout.h	/^  unsigned char a_dalign;	\/* Alignment of data segment.  *\/$/;"	m	struct:internal_exec
a_data	bfd/libaout.h	/^  bfd_vma a_data;		\/* Length of data, in bytes.  *\/$/;"	m	struct:internal_exec
a_data	include/aout/hp.h	/^  unsigned long a_data;		\/* length of data, in bytes *\/$/;"	m	struct:exec
a_dload	bfd/libaout.h	/^  bfd_vma a_dload;		\/* Data runtime load address.  *\/$/;"	m	struct:internal_exec
a_dnHigh	include/coff/ecoff.h	/^	unsigned char	a_dnHigh[4];$/;"	m	union:aux_ext
a_dnLow	include/coff/ecoff.h	/^	unsigned char	a_dnLow[4];$/;"	m	union:aux_ext
a_drsize	bfd/libaout.h	/^  bfd_vma a_drsize;		\/* Length of data's relocation info, in bytes.  *\/$/;"	m	struct:internal_exec
a_drsize	include/aout/hp.h	/^  unsigned long a_drsize;	\/* length of relocation info for data, in bytes *\/$/;"	m	struct:exec
a_entry	bfd/libaout.h	/^  bfd_vma a_entry;		\/* Start address.  *\/$/;"	m	struct:internal_exec
a_entry	include/aout/hp.h	/^  unsigned long a_entry;	\/* start address *\/$/;"	m	struct:exec
a_field	gdb/testsuite/gdb.base/break1.c	/^  int a_field;$/;"	m	struct:some_struct	file:
a_field	gdb/testsuite/gdb.reverse/ur1.c	/^  int a_field;$/;"	m	struct:some_struct	file:
a_function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void a_function (void) const { \/\/ derived::a_function$/;"	f	class:derived
a_function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void a_function (void) const { } \/\/ base1::a_function$/;"	f	class:base1
a_function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void a_function (void) const { } \/\/ base2::a_function$/;"	f	class:base2
a_function	gdb/testsuite/gdb.python/py-type.c	/^a_function (int x, char y)$/;"	f	file:
a_geta	gdb/testsuite/gdb.python/py-xmethods.cc	/^int a_geta = 0;$/;"	m	namespace:dop	file:
a_global	gdb/testsuite/gdb.base/solib-display-lib.c	/^int a_global = 41;$/;"	v
a_global	gdb/testsuite/gdb.cp/temargs.cc	/^int a_global;$/;"	v
a_global	gdb/testsuite/gdb.threads/tls.c	/^int a_global;$/;"	v
a_i	gdb/testsuite/gdb.cp/templates.cc	/^int a_i;$/;"	v
a_id	sim/common/dv-cfi.c	/^  unsigned char a_id[2];$/;"	m	struct:cfi_query	file:
a_info	bfd/libaout.h	/^  long a_info;			\/* Magic number and flags, packed.  *\/$/;"	m	struct:internal_exec
a_iss	include/coff/ecoff.h	/^	unsigned char	a_iss[4];$/;"	m	union:aux_ext
a_isym	include/coff/ecoff.h	/^	unsigned char	a_isym[4];$/;"	m	union:aux_ext
a_machtype	include/aout/hp.h	/^  unsigned short a_machtype;	\/* machine type *\/$/;"	m	struct:exec
a_magic	include/aout/hp.h	/^  unsigned short a_magic;	\/* magic number *\/$/;"	m	struct:exec
a_magic	include/som/aout.h	/^  unsigned char a_magic[2];$/;"	m	struct:som_external_header
a_magic	include/som/internal.h	/^  unsigned short a_magic;$/;"	m	struct:som_header
a_magic	include/som/internal.h	/^  unsigned short a_magic;$/;"	m	struct:som_lst_header
a_magic	include/som/lst.h	/^  unsigned char a_magic[2];$/;"	m	struct:som_external_lst_header
a_method	gdb/testsuite/gdb.python/py-type.c	/^  a_method (int x, char y)$/;"	f	struct:C
a_minus_a	gdb/testsuite/gdb.python/py-xmethods.cc	/^int a_minus_a = 0;$/;"	m	namespace:dop	file:
a_mode	opcodes/i386-dis.c	/^  a_mode,$/;"	e	enum:__anon42	file:
a_plus_a	gdb/testsuite/gdb.python/py-xmethods.cc	/^int a_plus_a = 0;$/;"	m	namespace:dop	file:
a_ptr	gdb/testsuite/gdb.cp/chained-calls.cc	/^  A *a_ptr;$/;"	m	class:C	file:
a_relaxable	bfd/libaout.h	/^  char a_relaxable;		\/* Enough info for linker relax.  *\/$/;"	m	struct:internal_exec
a_rndx	include/coff/ecoff.h	/^	struct rndx_ext	a_rndx;$/;"	m	union:aux_ext	typeref:struct:aux_ext::rndx_ext
a_slong_addr	gdb/testsuite/gdb.base/whatis.c	/^slong_addr a_slong_addr;$/;"	v
a_slong_long_addr	gdb/testsuite/gdb.base/whatis.c	/^slong_long_addr a_slong_long_addr;$/;"	v
a_spare1	include/aout/hp.h	/^  unsigned long a_spare1;$/;"	m	struct:exec
a_spare2	include/aout/hp.h	/^  unsigned long a_spare2;$/;"	m	struct:exec
a_spare3	include/aout/hp.h	/^  unsigned long a_spare3;	\/* HP = pascal interface size *\/$/;"	m	struct:exec
a_spare4	include/aout/hp.h	/^  unsigned long a_spare4;	\/* HP = symbol table size *\/$/;"	m	struct:exec
a_spare5	include/aout/hp.h	/^  unsigned long a_spare5;	\/* HP = debug name table size *\/$/;"	m	struct:exec
a_spare6	include/aout/hp.h	/^  unsigned long a_spare6;	\/* HP = source line table size *\/$/;"	m	struct:exec
a_spare7	include/aout/hp.h	/^  unsigned long a_spare7;	\/* HP = value table size *\/$/;"	m	struct:exec
a_spare8	include/aout/hp.h	/^  unsigned long a_spare8;$/;"	m	struct:exec
a_static_method	gdb/testsuite/gdb.python/py-type.c	/^  a_static_method (int x, char y)$/;"	f	struct:C
a_syms	bfd/libaout.h	/^  bfd_vma a_syms;		\/* Length of symbol table data in file.  *\/$/;"	m	struct:internal_exec
a_syms	include/aout/hp.h	/^  unsigned long a_syms;		\/* length of symbol table data in file, in bytes *\/$/;"	m	struct:exec
a_t	gdb/testsuite/gdb.stabs/exclfwd.h	/^typedef struct a a_t;$/;"	t	typeref:struct:a
a_talign	bfd/libaout.h	/^  unsigned char a_talign;	\/* Alignment of text segment.  *\/$/;"	m	struct:internal_exec
a_text	bfd/libaout.h	/^  bfd_vma a_text;		\/* Length of text, in bytes.  *\/$/;"	m	struct:internal_exec
a_text	include/aout/hp.h	/^  unsigned long a_text;		\/* length of text, in bytes *\/$/;"	m	struct:exec
a_thread_local	gdb/testsuite/gdb.threads/tls.c	/^__thread int a_thread_local;$/;"	v
a_ti	include/coff/ecoff.h	/^	struct tir_ext	a_ti;$/;"	m	union:aux_ext	typeref:struct:aux_ext::tir_ext
a_tload	bfd/libaout.h	/^  bfd_vma a_tload;		\/* Text runtime load address.  *\/$/;"	m	struct:internal_exec
a_trsize	bfd/libaout.h	/^  bfd_vma a_trsize;		\/* Length of text's relocation info, in bytes.  *\/$/;"	m	struct:internal_exec
a_trsize	include/aout/hp.h	/^  unsigned long a_trsize;	\/* length of relocation info for text, in bytes *\/$/;"	m	struct:exec
a_type	gdb/gdbserver/linux-low.c	/^  uint32_t a_type;		\/* Entry type *\/$/;"	m	struct:__anon1863	file:
a_type	gdb/gdbserver/linux-low.c	/^  uint64_t a_type;		\/* Entry type *\/$/;"	m	struct:__anon1865	file:
a_type	include/elf/external.h	/^  unsigned char		a_type[4];$/;"	m	struct:__anon1465
a_type	include/elf/external.h	/^  unsigned char		a_type[8];$/;"	m	struct:__anon1466
a_type	include/elf/internal.h	/^  bfd_vma a_type;$/;"	m	struct:__anon1433
a_un	gdb/gdbserver/linux-low.c	/^    } a_un;$/;"	m	struct:__anon1863	typeref:union:__anon1863::__anon1864	file:
a_un	gdb/gdbserver/linux-low.c	/^    } a_un;$/;"	m	struct:__anon1865	typeref:union:__anon1865::__anon1866	file:
a_union	include/hp-symtab.h	/^  unsigned int a_union:		1;$/;"	m	struct:dntt_type_dvar
a_union	include/hp-symtab.h	/^  unsigned int a_union:		1;$/;"	m	struct:dntt_type_field
a_union	include/hp-symtab.h	/^  unsigned int a_union:		1;$/;"	m	struct:dntt_type_svar
a_union	include/hp-symtab.h	/^  unsigned int a_union:     1;     \/* 1 => anonymous union member.  *\/$/;"	m	struct:dntt_type_genfield
a_ushort_addr	gdb/testsuite/gdb.base/whatis.c	/^ushort_addr a_ushort_addr;$/;"	v
a_val	gdb/gdbserver/linux-low.c	/^      uint32_t a_val;		\/* Integer value *\/$/;"	m	union:__anon1863::__anon1864	file:
a_val	gdb/gdbserver/linux-low.c	/^      uint64_t a_val;		\/* Integer value *\/$/;"	m	union:__anon1865::__anon1866	file:
a_val	include/elf/external.h	/^  unsigned char		a_val[4];$/;"	m	struct:__anon1465
a_val	include/elf/external.h	/^  unsigned char		a_val[8];$/;"	m	struct:__anon1466
a_val	include/elf/internal.h	/^  bfd_vma a_val;$/;"	m	struct:__anon1433
a_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned int a_vec_d = {1, 1};$/;"	v
a_width	include/coff/ecoff.h	/^	unsigned char	a_width[4];$/;"	m	union:aux_ext
aa	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type aa;$/;"	m	class:A	file:
aa	gdb/testsuite/gdb.cp/var-tag.cc	/^union UU {int aa; char bb;} uu;$/;"	m	union:UU	file:
aa	sim/testsuite/sim/bfin/a4.s	/^aa:$/;"	l
aa551234	gdb/testsuite/gdb.dwarf2/dw2-op-stack-value.S	/^aa551234:	.byte	0xaa, 0x55, 0x12, 0x34$/;"	l
aa_entries	include/hp-symtab.h	/^  int              aa_entries;   \/* # of entries in addr alias look-up table *\/$/;"	m	struct:PXDB_struct
aa_entries	include/hp-symtab.h	/^  int           aa_entries;   \/* # of entries in addr alias look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
aaa	gdb/testsuite/gdb.python/py-recurse-unwind.c	/^aaa (int arg)$/;"	f
aaa	sim/testsuite/sim/bfin/d2.s	/^aaa:$/;"	l
aarch32_gp_regcache_collect	gdb/aarch32-linux-nat.c	/^aarch32_gp_regcache_collect (const struct regcache *regcache, uint32_t *regs,$/;"	f
aarch32_gp_regcache_supply	gdb/aarch32-linux-nat.c	/^aarch32_gp_regcache_supply (struct regcache *regcache, uint32_t *regs,$/;"	f
aarch32_regsets	gdb/gdbserver/linux-aarch32-low.c	/^static struct regset_info aarch32_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
aarch32_regsets_info	gdb/gdbserver/linux-aarch32-low.c	/^static struct regsets_info aarch32_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
aarch32_vfp_regcache_collect	gdb/aarch32-linux-nat.c	/^aarch32_vfp_regcache_collect (const struct regcache *regcache, gdb_byte *regs,$/;"	f
aarch32_vfp_regcache_supply	gdb/aarch32-linux-nat.c	/^aarch32_vfp_regcache_supply (struct regcache *regcache, gdb_byte *regs,$/;"	f
aarch64-expedite	gdb/features/Makefile	/^aarch64-expedite = x29,sp,pc$/;"	m
aarch64-feature	gdb/features/Makefile	/^aarch64-feature = 1$/;"	m
aarch64_add_process	gdb/aarch64-linux-nat.c	/^aarch64_add_process (pid_t pid)$/;"	f	file:
aarch64_adrp_branch_stub	bfd/elfnn-aarch64.c	/^static const uint32_t aarch64_adrp_branch_stub [] =$/;"	v	file:
aarch64_align_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_align_watchpoint (CORE_ADDR addr, int len, CORE_ADDR *aligned_addr_p,$/;"	f	file:
aarch64_all_but_pc_registers_record	gdb/aarch64-linux-tdep.c	/^aarch64_all_but_pc_registers_record (struct regcache *regcache)$/;"	f	file:
aarch64_analyze_prologue	gdb/aarch64-tdep.c	/^aarch64_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_arch_setup	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_arch_setup (void)$/;"	f	file:
aarch64_barrier_options	opcodes/aarch64-opc.c	/^const struct aarch64_name_value_pair aarch64_barrier_options[16] =$/;"	v	typeref:struct:aarch64_name_value_pair
aarch64_breakpoint	gdb/aarch64-tdep.c	/^typedef BP_MANIPULATION (aarch64_default_breakpoint) aarch64_breakpoint;$/;"	t	file:
aarch64_breakpoint	gdb/gdbserver/linux-aarch64-low.c	/^static const gdb_byte aarch64_breakpoint[] = {0x00, 0x00, 0x20, 0xd4};$/;"	v	file:
aarch64_breakpoint_at	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_breakpoint_at (CORE_ADDR where)$/;"	f	file:
aarch64_breakpoint_kind_from_current_state	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_breakpoint_kind_from_current_state (CORE_ADDR *pcptr)$/;"	f	file:
aarch64_breakpoint_kind_from_pc	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_breakpoint_kind_from_pc (CORE_ADDR *pcptr)$/;"	f	file:
aarch64_breakpoint_len	gdb/gdbserver/linux-aarch64-low.c	180;"	d	file:
aarch64_build_one_stub	bfd/elfnn-aarch64.c	/^aarch64_build_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
aarch64_calculate_got_entry_vma	bfd/elfnn-aarch64.c	/^aarch64_calculate_got_entry_vma (struct elf_link_hash_entry *h,$/;"	f	file:
aarch64_call_info	gdb/aarch64-tdep.c	/^struct aarch64_call_info$/;"	s	file:
aarch64_can_relax_tls	bfd/elfnn-aarch64.c	/^aarch64_can_relax_tls (bfd *input_bfd,$/;"	f	file:
aarch64_cannot_fetch_register	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_cannot_fetch_register (int regno)$/;"	f	file:
aarch64_cannot_store_register	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_cannot_store_register (int regno)$/;"	f	file:
aarch64_canonicalize_syscall	gdb/aarch64-linux-tdep.c	/^aarch64_canonicalize_syscall (enum aarch64_syscall syscall_number)$/;"	f	file:
aarch64_clear_CPSR_bit	sim/aarch64/cpustate.c	/^aarch64_clear_CPSR_bit (sim_cpu *cpu, FlagMask bit)$/;"	f
aarch64_compat_siginfo_from_siginfo	gdb/nat/aarch64-linux.c	/^aarch64_compat_siginfo_from_siginfo (compat_siginfo_t *to, siginfo_t *from)$/;"	f
aarch64_compute_jump_table_size	bfd/elfnn-aarch64.c	275;"	d	file:
aarch64_cond	include/opcode/aarch64.h	/^} aarch64_cond;$/;"	t	typeref:struct:__anon1293
aarch64_condition_codes	gdb/gdbserver/linux-aarch64-low.c	/^enum aarch64_condition_codes$/;"	g	file:
aarch64_conds	opcodes/aarch64-opc.c	/^const aarch64_cond aarch64_conds[16] =$/;"	v
aarch64_create_target_description	gdb/arch/aarch64.c	/^aarch64_create_target_description (uint64_t vq)$/;"	f
aarch64_debug	gdb/arch/aarch64-insn.c	/^int aarch64_debug = 0;$/;"	v
aarch64_debug_reg_state	gdb/nat/aarch64-linux-hw-point.h	/^struct aarch64_debug_reg_state$/;"	s
aarch64_decode_adr	gdb/arch/aarch64-insn.c	/^aarch64_decode_adr (CORE_ADDR addr, uint32_t insn, int *is_adrp,$/;"	f
aarch64_decode_and_execute	sim/aarch64/simulator.c	/^aarch64_decode_and_execute (sim_cpu *cpu, uint64_t pc)$/;"	f	file:
aarch64_decode_b	gdb/arch/aarch64-insn.c	/^aarch64_decode_b (CORE_ADDR addr, uint32_t insn, int *is_bl,$/;"	f
aarch64_decode_bcond	gdb/arch/aarch64-insn.c	/^aarch64_decode_bcond (CORE_ADDR addr, uint32_t insn, unsigned *cond,$/;"	f
aarch64_decode_cb	gdb/arch/aarch64-insn.c	/^aarch64_decode_cb (CORE_ADDR addr, uint32_t insn, int *is64, int *is_cbnz,$/;"	f
aarch64_decode_insn	opcodes/aarch64-dis.c	/^aarch64_decode_insn (aarch64_insn insn, aarch64_inst *inst,$/;"	f
aarch64_decode_ldr_literal	gdb/arch/aarch64-insn.c	/^aarch64_decode_ldr_literal (CORE_ADDR addr, uint32_t insn, int *is_w,$/;"	f
aarch64_decode_tb	gdb/arch/aarch64-insn.c	/^aarch64_decode_tb (CORE_ADDR addr, uint32_t insn, int *is_tbnz,$/;"	f
aarch64_decode_variant_using_iclass	opcodes/aarch64-dis.c	/^aarch64_decode_variant_using_iclass (aarch64_inst *inst)$/;"	f	file:
aarch64_default_breakpoint	gdb/aarch64-tdep.c	/^constexpr gdb_byte aarch64_default_breakpoint[] = {0x00, 0x00, 0x20, 0xd4};$/;"	v
aarch64_displaced_step_adr	gdb/aarch64-tdep.c	/^aarch64_displaced_step_adr (const int32_t offset, const unsigned rd,$/;"	f	file:
aarch64_displaced_step_b	gdb/aarch64-tdep.c	/^aarch64_displaced_step_b (const int is_bl, const int32_t offset,$/;"	f	file:
aarch64_displaced_step_b_cond	gdb/aarch64-tdep.c	/^aarch64_displaced_step_b_cond (const unsigned cond, const int32_t offset,$/;"	f	file:
aarch64_displaced_step_cb	gdb/aarch64-tdep.c	/^aarch64_displaced_step_cb (const int32_t offset, const int is_cbnz,$/;"	f	file:
aarch64_displaced_step_copy_insn	gdb/aarch64-tdep.c	/^aarch64_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f
aarch64_displaced_step_data	gdb/aarch64-tdep.c	/^struct aarch64_displaced_step_data$/;"	s	file:
aarch64_displaced_step_fixup	gdb/aarch64-tdep.c	/^aarch64_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f
aarch64_displaced_step_hw_singlestep	gdb/aarch64-tdep.c	/^aarch64_displaced_step_hw_singlestep (struct gdbarch *gdbarch,$/;"	f
aarch64_displaced_step_ldr_literal	gdb/aarch64-tdep.c	/^aarch64_displaced_step_ldr_literal (const int32_t offset, const int is_sw,$/;"	f	file:
aarch64_displaced_step_others	gdb/aarch64-tdep.c	/^aarch64_displaced_step_others (const uint32_t insn,$/;"	f	file:
aarch64_displaced_step_tb	gdb/aarch64-tdep.c	/^aarch64_displaced_step_tb (const int32_t offset, int is_tbnz,$/;"	f	file:
aarch64_downgrade_regs	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_downgrade_regs (struct aarch64_debug_reg_state *state)$/;"	f	file:
aarch64_dr_state_insert_one_point	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_dr_state_insert_one_point (struct aarch64_debug_reg_state *state,$/;"	f	file:
aarch64_dr_state_remove_one_point	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_dr_state_remove_one_point (struct aarch64_debug_reg_state *state,$/;"	f	file:
aarch64_dr_update_callback_param	gdb/nat/aarch64-linux-hw-point.c	/^struct aarch64_dr_update_callback_param$/;"	s	file:
aarch64_dummy_id	gdb/aarch64-tdep.c	/^aarch64_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
aarch64_dump_tdep	gdb/aarch64-tdep.c	/^aarch64_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
aarch64_dwarf2_frame_init_reg	gdb/aarch64-tdep.c	/^aarch64_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
aarch64_dwarf2_prev_register	gdb/aarch64-tdep.c	/^aarch64_dwarf2_prev_register (struct frame_info *this_frame,$/;"	f	file:
aarch64_dwarf_reg_to_regnum	gdb/aarch64-tdep.c	/^aarch64_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
aarch64_elf_create_got_section	bfd/elfnn-aarch64.c	/^aarch64_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
aarch64_elf_find_function	bfd/elfnn-aarch64.c	/^aarch64_elf_find_function (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
aarch64_emit_add	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_add (void)$/;"	f	file:
aarch64_emit_bit_and	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_bit_and (void)$/;"	f	file:
aarch64_emit_bit_not	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_bit_not (void)$/;"	f	file:
aarch64_emit_bit_or	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_bit_or (void)$/;"	f	file:
aarch64_emit_bit_xor	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_bit_xor (void)$/;"	f	file:
aarch64_emit_call	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_call (CORE_ADDR fn)$/;"	f	file:
aarch64_emit_const	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_const (LONGEST num)$/;"	f	file:
aarch64_emit_epilogue	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_epilogue (void)$/;"	f	file:
aarch64_emit_eq_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_equal	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_equal (void)$/;"	f	file:
aarch64_emit_ext	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_ext (int arg)$/;"	f	file:
aarch64_emit_ge_got	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_ge_got (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_gt_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_if_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_insn	gdb/arch/aarch64-insn.c	/^aarch64_emit_insn (uint32_t *buf, uint32_t insn)$/;"	f
aarch64_emit_int_call_1	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
aarch64_emit_le_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_less_signed	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_less_signed (void)$/;"	f	file:
aarch64_emit_less_unsigned	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_less_unsigned (void)$/;"	f	file:
aarch64_emit_load_store	gdb/arch/aarch64-insn.c	/^aarch64_emit_load_store (uint32_t *buf, uint32_t size,$/;"	f
aarch64_emit_log_not	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_log_not (void)$/;"	f	file:
aarch64_emit_lsh	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_lsh (void)$/;"	f	file:
aarch64_emit_lt_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_mul	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_mul (void)$/;"	f	file:
aarch64_emit_ne_goto	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
aarch64_emit_ops	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_ops (void)$/;"	f	file:
aarch64_emit_ops_impl	gdb/gdbserver/linux-aarch64-low.c	/^static struct emit_ops aarch64_emit_ops_impl =$/;"	v	typeref:struct:emit_ops	file:
aarch64_emit_pop	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_pop (void)$/;"	f	file:
aarch64_emit_prologue	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_prologue (void)$/;"	f	file:
aarch64_emit_ref	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_ref (int size)$/;"	f	file:
aarch64_emit_reg	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_reg (int reg)$/;"	f	file:
aarch64_emit_rsh_signed	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_rsh_signed (void)$/;"	f	file:
aarch64_emit_rsh_unsigned	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_rsh_unsigned (void)$/;"	f	file:
aarch64_emit_stack_adjust	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_stack_adjust (int n)$/;"	f	file:
aarch64_emit_stack_flush	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_stack_flush (void)$/;"	f	file:
aarch64_emit_sub	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_sub (void)$/;"	f	file:
aarch64_emit_swap	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_swap (void)$/;"	f	file:
aarch64_emit_void_call_2	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
aarch64_emit_zero_ext	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_emit_zero_ext (int arg)$/;"	f	file:
aarch64_encode_variant_using_iclass	opcodes/aarch64-asm.c	/^aarch64_encode_variant_using_iclass (struct aarch64_inst *inst)$/;"	f	file:
aarch64_erratum_835769_stub	bfd/elfnn-aarch64.c	/^static const uint32_t aarch64_erratum_835769_stub[] =$/;"	v	file:
aarch64_erratum_843419_stub	bfd/elfnn-aarch64.c	/^static const uint32_t aarch64_erratum_843419_stub[] =$/;"	v	file:
aarch64_erratum_sequence	bfd/elfnn-aarch64.c	/^aarch64_erratum_sequence (uint32_t insn_1, uint32_t insn_2)$/;"	f	file:
aarch64_ext_addr_offset	opcodes/aarch64-dis.c	/^aarch64_ext_addr_offset (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_addr_regoff	opcodes/aarch64-dis.c	/^aarch64_ext_addr_regoff (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_addr_simm	opcodes/aarch64-dis.c	/^aarch64_ext_addr_simm (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_addr_simm10	opcodes/aarch64-dis.c	/^aarch64_ext_addr_simm10 (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_addr_simple	opcodes/aarch64-dis.c	/^aarch64_ext_addr_simple (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_addr_uimm12	opcodes/aarch64-dis.c	/^aarch64_ext_addr_uimm12 (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_advsimd_imm_modified	opcodes/aarch64-dis.c	/^aarch64_ext_advsimd_imm_modified (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_advsimd_imm_shift	opcodes/aarch64-dis.c	/^aarch64_ext_advsimd_imm_shift (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_aimm	opcodes/aarch64-dis.c	/^aarch64_ext_aimm (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_barrier	opcodes/aarch64-dis.c	/^aarch64_ext_barrier (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_cond	opcodes/aarch64-dis.c	/^aarch64_ext_cond (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_fbits	opcodes/aarch64-dis.c	/^aarch64_ext_fbits (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_fpimm	opcodes/aarch64-dis.c	/^aarch64_ext_fpimm (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_ft	opcodes/aarch64-dis.c	/^aarch64_ext_ft (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_hint	opcodes/aarch64-dis.c	/^aarch64_ext_hint (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_imm	opcodes/aarch64-dis.c	/^aarch64_ext_imm (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_imm_half	opcodes/aarch64-dis.c	/^aarch64_ext_imm_half (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_imm_rotate1	opcodes/aarch64-dis.c	/^aarch64_ext_imm_rotate1 (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_imm_rotate2	opcodes/aarch64-dis.c	/^aarch64_ext_imm_rotate2 (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_inv_limm	opcodes/aarch64-dis.c	/^aarch64_ext_inv_limm (const aarch64_operand *self,$/;"	f
aarch64_ext_ldst_elemlist	opcodes/aarch64-dis.c	/^aarch64_ext_ldst_elemlist (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_ldst_reglist	opcodes/aarch64-dis.c	/^aarch64_ext_ldst_reglist (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_ldst_reglist_r	opcodes/aarch64-dis.c	/^aarch64_ext_ldst_reglist_r (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_limm	opcodes/aarch64-dis.c	/^aarch64_ext_limm (const aarch64_operand *self,$/;"	f
aarch64_ext_prfop	opcodes/aarch64-dis.c	/^aarch64_ext_prfop (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_pstatefield	opcodes/aarch64-dis.c	/^aarch64_ext_pstatefield (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_reg_extended	opcodes/aarch64-dis.c	/^aarch64_ext_reg_extended (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_reg_shifted	opcodes/aarch64-dis.c	/^aarch64_ext_reg_shifted (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_reglane	opcodes/aarch64-dis.c	/^aarch64_ext_reglane (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_reglist	opcodes/aarch64-dis.c	/^aarch64_ext_reglist (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_regno	opcodes/aarch64-dis.c	/^aarch64_ext_regno (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_regno_pair	opcodes/aarch64-dis.c	/^aarch64_ext_regno_pair (const aarch64_operand *self ATTRIBUTE_UNUSED, aarch64_opnd_info *info,$/;"	f
aarch64_ext_regrt_sysins	opcodes/aarch64-dis.c	/^aarch64_ext_regrt_sysins (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f
aarch64_ext_shll_imm	opcodes/aarch64-dis.c	/^aarch64_ext_shll_imm (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_simd_addr_post	opcodes/aarch64-dis.c	/^aarch64_ext_simd_addr_post (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_sve_addr_reg_imm	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_reg_imm (const aarch64_operand *self,$/;"	f	file:
aarch64_ext_sve_addr_reg_mul_vl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_reg_mul_vl (const aarch64_operand *self,$/;"	f	file:
aarch64_ext_sve_addr_ri_s4	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_ri_s4 (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_ri_s4xvl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_ri_s4xvl (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_ri_s6xvl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_ri_s6xvl (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_ri_s9xvl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_ri_s9xvl (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_ri_u6	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_ri_u6 (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_rr_lsl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_rr_lsl (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_rz_xtw	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_rz_xtw (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_zi_u5	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_zi_u5 (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_zz	opcodes/aarch64-asm.c	/^aarch64_ext_sve_addr_zz (const aarch64_operand *self,$/;"	f	file:
aarch64_ext_sve_addr_zz	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_zz (const aarch64_operand *self, aarch64_opnd_info *info,$/;"	f	file:
aarch64_ext_sve_addr_zz_lsl	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_zz_lsl (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_zz_sxtw	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_zz_sxtw (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_addr_zz_uxtw	opcodes/aarch64-dis.c	/^aarch64_ext_sve_addr_zz_uxtw (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_aimm	opcodes/aarch64-dis.c	/^aarch64_ext_sve_aimm (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_asimm	opcodes/aarch64-dis.c	/^aarch64_ext_sve_asimm (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_float_half_one	opcodes/aarch64-dis.c	/^aarch64_ext_sve_float_half_one (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_float_half_two	opcodes/aarch64-dis.c	/^aarch64_ext_sve_float_half_two (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_float_zero_one	opcodes/aarch64-dis.c	/^aarch64_ext_sve_float_zero_one (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_index	opcodes/aarch64-dis.c	/^aarch64_ext_sve_index (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_limm_mov	opcodes/aarch64-dis.c	/^aarch64_ext_sve_limm_mov (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_quad_index	opcodes/aarch64-dis.c	/^aarch64_ext_sve_quad_index (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_reglist	opcodes/aarch64-dis.c	/^aarch64_ext_sve_reglist (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_scale	opcodes/aarch64-dis.c	/^aarch64_ext_sve_scale (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_shlimm	opcodes/aarch64-dis.c	/^aarch64_ext_sve_shlimm (const aarch64_operand *self,$/;"	f
aarch64_ext_sve_shrimm	opcodes/aarch64-dis.c	/^aarch64_ext_sve_shrimm (const aarch64_operand *self,$/;"	f
aarch64_ext_sysins_op	opcodes/aarch64-dis.c	/^aarch64_ext_sysins_op (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ext_sysreg	opcodes/aarch64-dis.c	/^aarch64_ext_sysreg (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_extend_operator_p	opcodes/aarch64-opc.c	/^aarch64_extend_operator_p (enum aarch64_modifier_kind kind)$/;"	f
aarch64_extract_operand	opcodes/aarch64-dis-2.c	/^aarch64_extract_operand (const aarch64_operand *self,$/;"	f
aarch64_extract_return_value	gdb/aarch64-tdep.c	/^aarch64_extract_return_value (struct type *type, struct regcache *regs,$/;"	f	file:
aarch64_fbsd_fpregmap	gdb/aarch64-fbsd-tdep.c	/^static const struct regcache_map_entry aarch64_fbsd_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
aarch64_fbsd_fpregset	gdb/aarch64-fbsd-tdep.c	/^const struct regset aarch64_fbsd_fpregset =$/;"	v	typeref:struct:regset
aarch64_fbsd_gregmap	gdb/aarch64-fbsd-tdep.c	/^static const struct regcache_map_entry aarch64_fbsd_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
aarch64_fbsd_gregset	gdb/aarch64-fbsd-tdep.c	/^const struct regset aarch64_fbsd_gregset =$/;"	v	typeref:struct:regset
aarch64_fbsd_init_abi	gdb/aarch64-fbsd-tdep.c	/^aarch64_fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
aarch64_fbsd_iterate_over_regset_sections	gdb/aarch64-fbsd-tdep.c	/^aarch64_fbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_fbsd_sigframe	gdb/aarch64-fbsd-tdep.c	/^static const struct tramp_frame aarch64_fbsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
aarch64_fbsd_sigframe_init	gdb/aarch64-fbsd-tdep.c	/^aarch64_fbsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
aarch64_feature_aes	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_aes =$/;"	v
aarch64_feature_compnum	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_compnum =$/;"	v
aarch64_feature_crc	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_crc =$/;"	v
aarch64_feature_crypto	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_crypto =$/;"	v
aarch64_feature_crypto_v8_2	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_crypto_v8_2 =$/;"	v
aarch64_feature_dotprod	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_dotprod =$/;"	v
aarch64_feature_fp	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_fp =$/;"	v
aarch64_feature_fp_16_v8_2	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_fp_16_v8_2 =$/;"	v
aarch64_feature_fp_f16	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_fp_f16 =$/;"	v
aarch64_feature_fp_v8_3	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_fp_v8_3 =$/;"	v
aarch64_feature_lor	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_lor =$/;"	v
aarch64_feature_lse	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_lse =$/;"	v
aarch64_feature_ras	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_ras =$/;"	v
aarch64_feature_rcpc	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_rcpc =$/;"	v
aarch64_feature_rdma	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_rdma =$/;"	v
aarch64_feature_set	include/opcode/aarch64.h	/^typedef unsigned long long aarch64_feature_set;$/;"	t
aarch64_feature_sha2	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_sha2 =$/;"	v
aarch64_feature_sha3	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_sha3 =$/;"	v
aarch64_feature_simd	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_simd =$/;"	v
aarch64_feature_simd_f16	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_simd_f16 =$/;"	v
aarch64_feature_sm4	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_sm4 =$/;"	v
aarch64_feature_stat_profile	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_stat_profile =$/;"	v
aarch64_feature_sve	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_sve =$/;"	v
aarch64_feature_v8	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_v8 =$/;"	v
aarch64_feature_v8_2	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_v8_2 =$/;"	v
aarch64_feature_v8_3	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_v8_3 =$/;"	v
aarch64_feature_v8_4	opcodes/aarch64-tbl.h	/^static const aarch64_feature_set aarch64_feature_v8_4 =$/;"	v
aarch64_field	opcodes/aarch64-opc.h	/^struct aarch64_field$/;"	s
aarch64_field	opcodes/aarch64-opc.h	/^typedef struct aarch64_field aarch64_field;$/;"	t	typeref:struct:aarch64_field
aarch64_field_kind	opcodes/aarch64-opc.h	/^enum aarch64_field_kind$/;"	g
aarch64_fill_fpregset	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
aarch64_fill_gregset	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
aarch64_find_alias_opcode	opcodes/aarch64-dis-2.c	/^aarch64_find_alias_opcode (const aarch64_opcode *opcode)$/;"	f
aarch64_find_best_match	opcodes/aarch64-opc.c	/^aarch64_find_best_match (const aarch64_inst *inst,$/;"	f
aarch64_find_next_alias_opcode	opcodes/aarch64-dis-2.c	/^aarch64_find_next_alias_opcode (const aarch64_opcode *opcode)$/;"	f
aarch64_find_next_opcode	opcodes/aarch64-dis-2.c	/^aarch64_find_next_opcode (const aarch64_opcode *opcode)$/;"	f
aarch64_find_process_pid	gdb/aarch64-linux-nat.c	/^aarch64_find_process_pid (pid_t pid)$/;"	f	file:
aarch64_find_real_opcode	opcodes/aarch64-asm-2.c	/^aarch64_find_real_opcode (const aarch64_opcode *opcode)$/;"	f
aarch64_frame_align	gdb/aarch64-tdep.c	/^aarch64_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
aarch64_ft_collect_regmap	gdb/gdbserver/linux-aarch64-ipa.c	/^static const int aarch64_ft_collect_regmap[] = {$/;"	v	file:
aarch64_ftrace_insn_reloc_adr	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_adr (const int32_t offset, const unsigned rd,$/;"	f	file:
aarch64_ftrace_insn_reloc_b	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_b (const int is_bl, const int32_t offset,$/;"	f	file:
aarch64_ftrace_insn_reloc_b_cond	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_b_cond (const unsigned cond, const int32_t offset,$/;"	f	file:
aarch64_ftrace_insn_reloc_cb	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_cb (const int32_t offset, const int is_cbnz,$/;"	f	file:
aarch64_ftrace_insn_reloc_ldr_literal	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_ldr_literal (const int32_t offset, const int is_sw,$/;"	f	file:
aarch64_ftrace_insn_reloc_others	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_others (const uint32_t insn,$/;"	f	file:
aarch64_ftrace_insn_reloc_tb	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_ftrace_insn_reloc_tb (const int32_t offset, int is_tbnz,$/;"	f	file:
aarch64_gdb_print_insn	gdb/aarch64-tdep.c	/^aarch64_gdb_print_insn (bfd_vma memaddr, disassemble_info *info)$/;"	f	file:
aarch64_gdbarch_init	gdb/aarch64-tdep.c	/^aarch64_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
aarch64_gen_return_address	gdb/aarch64-tdep.c	/^aarch64_gen_return_address (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_get_CPSR	sim/aarch64/cpustate.c	/^aarch64_get_CPSR (sim_cpu *cpu)$/;"	f
aarch64_get_CPSR_bits	sim/aarch64/cpustate.c	/^aarch64_get_CPSR_bits (sim_cpu *cpu, FlagMask mask)$/;"	f
aarch64_get_FPCR	sim/aarch64/cpustate.c	/^aarch64_get_FPCR (sim_cpu *cpu)$/;"	f
aarch64_get_FPSR	sim/aarch64/cpustate.c	/^aarch64_get_FPSR (sim_cpu *cpu)$/;"	f
aarch64_get_FPSR_bits	sim/aarch64/cpustate.c	/^aarch64_get_FPSR_bits (sim_cpu *cpu, uint32_t mask)$/;"	f
aarch64_get_FP_double	sim/aarch64/cpustate.c	/^aarch64_get_FP_double (sim_cpu *cpu, VReg reg)$/;"	f
aarch64_get_FP_float	sim/aarch64/cpustate.c	/^aarch64_get_FP_float (sim_cpu *cpu, VReg reg)$/;"	f
aarch64_get_FP_half	sim/aarch64/cpustate.c	/^aarch64_get_FP_half (sim_cpu *cpu, VReg reg)$/;"	f
aarch64_get_FP_long_double	sim/aarch64/cpustate.c	/^aarch64_get_FP_long_double (sim_cpu *cpu, VReg reg, FRegister *a)$/;"	f
aarch64_get_PC	sim/aarch64/cpustate.c	/^aarch64_get_PC (sim_cpu *cpu)$/;"	f
aarch64_get_debug_reg_state	gdb/aarch64-linux-nat.c	/^aarch64_get_debug_reg_state (pid_t pid)$/;"	f
aarch64_get_debug_reg_state	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_get_debug_reg_state (pid_t pid)$/;"	f
aarch64_get_expected_qualifier	opcodes/aarch64-opc.c	/^aarch64_get_expected_qualifier (const aarch64_opnd_qualifier_seq_t *qseq_list,$/;"	f
aarch64_get_func	sim/aarch64/interp.c	/^aarch64_get_func (SIM_DESC sd, uint64_t addr)$/;"	f
aarch64_get_heap_start	sim/aarch64/memory.c	/^aarch64_get_heap_start (sim_cpu *cpu)$/;"	f
aarch64_get_instr	sim/aarch64/cpustate.h	306;"	d
aarch64_get_longjmp_target	gdb/aarch64-tdep.c	/^aarch64_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
aarch64_get_mem_blk	sim/aarch64/memory.c	/^aarch64_get_mem_blk (sim_cpu *  cpu,$/;"	f
aarch64_get_mem_long_double	sim/aarch64/memory.c	/^aarch64_get_mem_long_double (sim_cpu *cpu, uint64_t address, FRegister *a)$/;"	f
aarch64_get_mem_ptr	sim/aarch64/memory.c	/^aarch64_get_mem_ptr (sim_cpu *cpu, uint64_t address)$/;"	f
aarch64_get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_get_min_fast_tracepoint_insn_len (void)$/;"	f	file:
aarch64_get_next_PC	sim/aarch64/cpustate.c	/^aarch64_get_next_PC (sim_cpu *cpu)$/;"	f
aarch64_get_opcode	opcodes/aarch64-opc-2.c	/^aarch64_get_opcode (enum aarch64_op op)$/;"	f
aarch64_get_operand_class	opcodes/aarch64-opc.c	/^aarch64_get_operand_class (enum aarch64_opnd type)$/;"	f
aarch64_get_operand_desc	opcodes/aarch64-opc.c	/^aarch64_get_operand_desc (enum aarch64_opnd type)$/;"	f
aarch64_get_operand_modifier	opcodes/aarch64-opc.c	/^aarch64_get_operand_modifier (const struct aarch64_name_value_pair *desc)$/;"	f
aarch64_get_operand_modifier_from_value	opcodes/aarch64-opc.c	/^aarch64_get_operand_modifier_from_value (aarch64_insn value,$/;"	f
aarch64_get_operand_modifier_value	opcodes/aarch64-opc.c	/^aarch64_get_operand_modifier_value (enum aarch64_modifier_kind kind)$/;"	f
aarch64_get_operand_name	opcodes/aarch64-opc.c	/^aarch64_get_operand_name (enum aarch64_opnd type)$/;"	f
aarch64_get_pc	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_get_pc (struct regcache *regcache)$/;"	f	file:
aarch64_get_qualifier_esize	opcodes/aarch64-opc.c	/^aarch64_get_qualifier_esize (aarch64_opnd_qualifier_t qualifier)$/;"	f
aarch64_get_qualifier_name	opcodes/aarch64-opc.c	/^aarch64_get_qualifier_name (aarch64_opnd_qualifier_t qualifier)$/;"	f
aarch64_get_qualifier_nelem	opcodes/aarch64-opc.c	/^aarch64_get_qualifier_nelem (aarch64_opnd_qualifier_t qualifier)$/;"	f
aarch64_get_qualifier_standard_value	opcodes/aarch64-opc.c	/^aarch64_get_qualifier_standard_value (aarch64_opnd_qualifier_t qualifier)$/;"	f
aarch64_get_reg_s16	sim/aarch64/cpustate.c	/^aarch64_get_reg_s16 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_s32	sim/aarch64/cpustate.c	/^aarch64_get_reg_s32 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_s64	sim/aarch64/cpustate.c	/^aarch64_get_reg_s64 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_s8	sim/aarch64/cpustate.c	/^aarch64_get_reg_s8 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_u16	sim/aarch64/cpustate.c	/^aarch64_get_reg_u16 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_u32	sim/aarch64/cpustate.c	/^aarch64_get_reg_u32 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_u64	sim/aarch64/cpustate.c	/^aarch64_get_reg_u64 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_reg_u8	sim/aarch64/cpustate.c	/^aarch64_get_reg_u8 (sim_cpu *cpu, GReg reg, int r31_is_sp)$/;"	f
aarch64_get_stack_start	sim/aarch64/memory.c	/^aarch64_get_stack_start (sim_cpu *cpu)$/;"	f
aarch64_get_syscall_trapinfo	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_get_syscall_trapinfo (struct regcache *regcache, int *sysno)$/;"	f	file:
aarch64_get_tdesc_vq	gdb/aarch64-tdep.c	/^aarch64_get_tdesc_vq (const struct target_desc *tdesc)$/;"	f	file:
aarch64_get_thread_area	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_get_thread_area (int lwpid, CORE_ADDR *addrp)$/;"	f	file:
aarch64_get_thread_id	sim/aarch64/cpustate.c	/^aarch64_get_thread_id (sim_cpu *cpu)$/;"	f
aarch64_get_variant	opcodes/aarch64-asm.c	/^aarch64_get_variant (struct aarch64_inst *inst)$/;"	f	file:
aarch64_get_vec_double	sim/aarch64/cpustate.c	/^aarch64_get_vec_double (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_float	sim/aarch64/cpustate.c	/^aarch64_get_vec_float (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_s16	sim/aarch64/cpustate.c	/^aarch64_get_vec_s16 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_s32	sim/aarch64/cpustate.c	/^aarch64_get_vec_s32 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_s64	sim/aarch64/cpustate.c	/^aarch64_get_vec_s64 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_s8	sim/aarch64/cpustate.c	/^aarch64_get_vec_s8 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_u16	sim/aarch64/cpustate.c	/^aarch64_get_vec_u16 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_u32	sim/aarch64/cpustate.c	/^aarch64_get_vec_u32 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_u64	sim/aarch64/cpustate.c	/^aarch64_get_vec_u64 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_get_vec_u8	sim/aarch64/cpustate.c	/^aarch64_get_vec_u8 (sim_cpu *cpu, VReg reg, unsigned element)$/;"	f
aarch64_handle_aligned_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_handle_aligned_watchpoint (enum target_hw_bp_type type,$/;"	f	file:
aarch64_handle_breakpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_handle_breakpoint (enum target_hw_bp_type type, CORE_ADDR addr,$/;"	f
aarch64_handle_unaligned_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_handle_unaligned_watchpoint (enum target_hw_bp_type type,$/;"	f	file:
aarch64_handle_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_handle_watchpoint (enum target_hw_bp_type type, CORE_ADDR addr,$/;"	f
aarch64_hint_options	opcodes/aarch64-opc.c	/^const struct aarch64_name_value_pair aarch64_hint_options[] =$/;"	v	typeref:struct:aarch64_name_value_pair
aarch64_init	sim/aarch64/simulator.c	/^aarch64_init (sim_cpu *cpu, uint64_t pc)$/;"	f
aarch64_init_LIT_table	sim/aarch64/simulator.c	/^aarch64_init_LIT_table (void)$/;"	f
aarch64_init_debug_reg_state	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_init_debug_reg_state (struct aarch64_debug_reg_state *state)$/;"	f	file:
aarch64_ins_addr_offset	opcodes/aarch64-asm.c	/^aarch64_ins_addr_offset (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_addr_regoff	opcodes/aarch64-asm.c	/^aarch64_ins_addr_regoff (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_addr_simm	opcodes/aarch64-asm.c	/^aarch64_ins_addr_simm (const aarch64_operand *self,$/;"	f
aarch64_ins_addr_simm10	opcodes/aarch64-asm.c	/^aarch64_ins_addr_simm10 (const aarch64_operand *self,$/;"	f
aarch64_ins_addr_simple	opcodes/aarch64-asm.c	/^aarch64_ins_addr_simple (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_addr_uimm12	opcodes/aarch64-asm.c	/^aarch64_ins_addr_uimm12 (const aarch64_operand *self,$/;"	f
aarch64_ins_advsimd_imm_modified	opcodes/aarch64-asm.c	/^aarch64_ins_advsimd_imm_modified (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_advsimd_imm_shift	opcodes/aarch64-asm.c	/^aarch64_ins_advsimd_imm_shift (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_aimm	opcodes/aarch64-asm.c	/^aarch64_ins_aimm (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_barrier	opcodes/aarch64-asm.c	/^aarch64_ins_barrier (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_cond	opcodes/aarch64-asm.c	/^aarch64_ins_cond (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_fbits	opcodes/aarch64-asm.c	/^aarch64_ins_fbits (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_fpimm	opcodes/aarch64-asm.c	/^aarch64_ins_fpimm (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_ft	opcodes/aarch64-asm.c	/^aarch64_ins_ft (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_hint	opcodes/aarch64-asm.c	/^aarch64_ins_hint (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_imm	opcodes/aarch64-asm.c	/^aarch64_ins_imm (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_imm_half	opcodes/aarch64-asm.c	/^aarch64_ins_imm_half (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_imm_rotate1	opcodes/aarch64-asm.c	/^aarch64_ins_imm_rotate1 (const aarch64_operand *self,$/;"	f
aarch64_ins_imm_rotate2	opcodes/aarch64-asm.c	/^aarch64_ins_imm_rotate2 (const aarch64_operand *self,$/;"	f
aarch64_ins_inv_limm	opcodes/aarch64-asm.c	/^aarch64_ins_inv_limm (const aarch64_operand *self,$/;"	f
aarch64_ins_ldst_elemlist	opcodes/aarch64-asm.c	/^aarch64_ins_ldst_elemlist (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_ldst_reglist	opcodes/aarch64-asm.c	/^aarch64_ins_ldst_reglist (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_ldst_reglist_r	opcodes/aarch64-asm.c	/^aarch64_ins_ldst_reglist_r (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_limm	opcodes/aarch64-asm.c	/^aarch64_ins_limm (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_limm_1	opcodes/aarch64-asm.c	/^aarch64_ins_limm_1 (const aarch64_operand *self,$/;"	f	file:
aarch64_ins_prfop	opcodes/aarch64-asm.c	/^aarch64_ins_prfop (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_pstatefield	opcodes/aarch64-asm.c	/^aarch64_ins_pstatefield (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_reg_extended	opcodes/aarch64-asm.c	/^aarch64_ins_reg_extended (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_reg_shifted	opcodes/aarch64-asm.c	/^aarch64_ins_reg_shifted (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_reglane	opcodes/aarch64-asm.c	/^aarch64_ins_reglane (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_reglist	opcodes/aarch64-asm.c	/^aarch64_ins_reglist (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_regno	opcodes/aarch64-asm.c	/^aarch64_ins_regno (const aarch64_operand *self, const aarch64_opnd_info *info,$/;"	f
aarch64_ins_simd_addr_post	opcodes/aarch64-asm.c	/^aarch64_ins_simd_addr_post (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_sve_addr_ri_s4	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_ri_s4 (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_ri_s4xvl	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_ri_s4xvl (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_ri_s6xvl	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_ri_s6xvl (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_ri_s9xvl	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_ri_s9xvl (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_ri_u6	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_ri_u6 (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_rr_lsl	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_rr_lsl (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_rz_xtw	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_rz_xtw (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_zi_u5	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_zi_u5 (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_zz_lsl	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_zz_lsl (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_zz_sxtw	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_zz_sxtw (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_addr_zz_uxtw	opcodes/aarch64-asm.c	/^aarch64_ins_sve_addr_zz_uxtw (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_aimm	opcodes/aarch64-asm.c	/^aarch64_ins_sve_aimm (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_asimm	opcodes/aarch64-asm.c	/^aarch64_ins_sve_asimm (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_float_half_one	opcodes/aarch64-asm.c	/^aarch64_ins_sve_float_half_one (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_float_half_two	opcodes/aarch64-asm.c	/^aarch64_ins_sve_float_half_two (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_float_zero_one	opcodes/aarch64-asm.c	/^aarch64_ins_sve_float_zero_one (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_index	opcodes/aarch64-asm.c	/^aarch64_ins_sve_index (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_limm_mov	opcodes/aarch64-asm.c	/^aarch64_ins_sve_limm_mov (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_quad_index	opcodes/aarch64-asm.c	/^aarch64_ins_sve_quad_index (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_reglist	opcodes/aarch64-asm.c	/^aarch64_ins_sve_reglist (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_scale	opcodes/aarch64-asm.c	/^aarch64_ins_sve_scale (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_shlimm	opcodes/aarch64-asm.c	/^aarch64_ins_sve_shlimm (const aarch64_operand *self,$/;"	f
aarch64_ins_sve_shrimm	opcodes/aarch64-asm.c	/^aarch64_ins_sve_shrimm (const aarch64_operand *self,$/;"	f
aarch64_ins_sysins_op	opcodes/aarch64-asm.c	/^aarch64_ins_sysins_op (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_ins_sysreg	opcodes/aarch64-asm.c	/^aarch64_ins_sysreg (const aarch64_operand *self ATTRIBUTE_UNUSED,$/;"	f
aarch64_insert_operand	opcodes/aarch64-asm-2.c	/^aarch64_insert_operand (const aarch64_operand *self,$/;"	f
aarch64_insert_point	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
aarch64_insn	gdb/aarch64-tdep.c	/^  uint32_t aarch64_insn;               \/* Insn to be recorded.  *\/$/;"	m	struct:insn_decode_record_t	file:
aarch64_insn	include/opcode/aarch64.h	/^typedef uint32_t aarch64_insn;$/;"	t
aarch64_insn_class	include/opcode/aarch64.h	/^enum aarch64_insn_class$/;"	g
aarch64_insn_data	gdb/arch/aarch64-insn.h	/^struct aarch64_insn_data$/;"	s
aarch64_insn_relocation_data	gdb/gdbserver/linux-aarch64-low.c	/^struct aarch64_insn_relocation_data$/;"	s	file:
aarch64_insn_visitor	gdb/arch/aarch64-insn.h	/^struct aarch64_insn_visitor$/;"	s
aarch64_inst	include/opcode/aarch64.h	/^struct aarch64_inst$/;"	s
aarch64_inst	include/opcode/aarch64.h	/^typedef struct aarch64_inst aarch64_inst;$/;"	t	typeref:struct:aarch64_inst
aarch64_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint,$/;"	f	file:
aarch64_linux_core_read_description	gdb/aarch64-linux-tdep.c	/^aarch64_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_linux_delete_process	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_linux_delete_process (struct arch_process_info *info)$/;"	f	file:
aarch64_linux_delete_thread	gdb/nat/aarch64-linux.c	/^aarch64_linux_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f
aarch64_linux_fpregmap	gdb/aarch64-linux-tdep.c	/^static const struct regcache_map_entry aarch64_linux_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
aarch64_linux_fpregset	gdb/aarch64-linux-tdep.c	/^const struct regset aarch64_linux_fpregset =$/;"	v	typeref:struct:regset
aarch64_linux_gcc_target_options	gdb/aarch64-linux-tdep.c	/^aarch64_linux_gcc_target_options (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_linux_get_debug_reg_capacity	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_linux_get_debug_reg_capacity (int tid)$/;"	f
aarch64_linux_get_syscall_number	gdb/aarch64-linux-tdep.c	/^aarch64_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_linux_gregmap	gdb/aarch64-linux-tdep.c	/^static const struct regcache_map_entry aarch64_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
aarch64_linux_gregset	gdb/aarch64-linux-tdep.c	/^const struct regset aarch64_linux_gregset =$/;"	v	typeref:struct:regset
aarch64_linux_init_abi	gdb/aarch64-linux-tdep.c	/^aarch64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
aarch64_linux_iterate_over_regset_sections	gdb/aarch64-linux-tdep.c	/^aarch64_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_linux_new_fork	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_linux_new_fork (struct process_info *parent,$/;"	f	file:
aarch64_linux_new_process	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_linux_new_process (void)$/;"	f	file:
aarch64_linux_new_thread	gdb/nat/aarch64-linux.c	/^aarch64_linux_new_thread (struct lwp_info *lwp)$/;"	f
aarch64_linux_prepare_to_resume	gdb/nat/aarch64-linux.c	/^aarch64_linux_prepare_to_resume (struct lwp_info *lwp)$/;"	f
aarch64_linux_read_description	gdb/gdbserver/linux-aarch64-tdesc.c	/^aarch64_linux_read_description (uint64_t vq)$/;"	f
aarch64_linux_record_tdep	gdb/aarch64-linux-tdep.c	/^struct linux_record_tdep aarch64_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep
aarch64_linux_region_ok_for_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_linux_region_ok_for_watchpoint (CORE_ADDR addr, int len)$/;"	f
aarch64_linux_rt_sigframe	gdb/aarch64-linux-tdep.c	/^static const struct tramp_frame aarch64_linux_rt_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
aarch64_linux_set_debug_regs	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_linux_set_debug_regs (struct aarch64_debug_reg_state *state,$/;"	f
aarch64_linux_sigframe_init	gdb/aarch64-linux-tdep.c	/^aarch64_linux_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
aarch64_linux_siginfo_fixup	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_linux_siginfo_fixup (siginfo_t *native, gdb_byte *inf, int direction)$/;"	f	file:
aarch64_linux_syscall_record	gdb/aarch64-linux-tdep.c	/^aarch64_linux_syscall_record (struct regcache *regcache,$/;"	f	file:
aarch64_logical_immediate_p	opcodes/aarch64-opc.c	/^aarch64_logical_immediate_p (uint64_t value, int esize, aarch64_insn *encoding)$/;"	f
aarch64_long_branch_stub	bfd/elfnn-aarch64.c	/^static const uint32_t aarch64_long_branch_stub[] =$/;"	v	file:
aarch64_make_prologue_cache	gdb/aarch64-tdep.c	/^aarch64_make_prologue_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
aarch64_make_prologue_cache_1	gdb/aarch64-tdep.c	/^aarch64_make_prologue_cache_1 (struct frame_info *this_frame,$/;"	f	file:
aarch64_make_stub_cache	gdb/aarch64-tdep.c	/^aarch64_make_stub_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
aarch64_map_one_stub	bfd/elfnn-aarch64.c	/^aarch64_map_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
aarch64_match_operands_constraint	opcodes/aarch64-opc.c	/^aarch64_match_operands_constraint (aarch64_inst *inst,$/;"	f
aarch64_mem_op_p	bfd/elfnn-aarch64.c	/^aarch64_mem_op_p (uint32_t insn, unsigned int *rt, unsigned int *rt2,$/;"	f	file:
aarch64_mem_r	gdb/aarch64-tdep.c	/^struct aarch64_mem_r$/;"	s	file:
aarch64_memory_operand	gdb/arch/aarch64-insn.h	/^struct aarch64_memory_operand$/;"	s
aarch64_memory_operand_type	gdb/arch/aarch64-insn.h	/^enum aarch64_memory_operand_type$/;"	g
aarch64_mems	gdb/aarch64-tdep.c	/^  struct aarch64_mem_r *aarch64_mems;  \/* Memory locations to be recorded.  *\/$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::aarch64_mem_r	file:
aarch64_mlxl_p	bfd/elfnn-aarch64.c	/^aarch64_mlxl_p (uint32_t insn)$/;"	f	file:
aarch64_modifier_kind	include/opcode/aarch64.h	/^enum aarch64_modifier_kind$/;"	g
aarch64_name_value_pair	include/opcode/aarch64.h	/^struct aarch64_name_value_pair$/;"	s
aarch64_newlib_init_abi	gdb/aarch64-newlib-tdep.c	/^aarch64_newlib_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
aarch64_normal_base	gdb/aarch64-tdep.c	/^struct frame_base aarch64_normal_base =$/;"	v	typeref:struct:frame_base
aarch64_normal_frame_base	gdb/aarch64-tdep.c	/^aarch64_normal_frame_base (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
aarch64_notify_debug_reg_change	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_notify_debug_reg_change (const struct aarch64_debug_reg_state *state,$/;"	f	file:
aarch64_num_bp_regs	gdb/nat/aarch64-linux-hw-point.c	/^int aarch64_num_bp_regs;$/;"	v
aarch64_num_of_operands	opcodes/aarch64-opc.c	/^aarch64_num_of_operands (const aarch64_opcode *opcode)$/;"	f
aarch64_num_wp_regs	gdb/nat/aarch64-linux-hw-point.c	/^int aarch64_num_wp_regs;$/;"	v
aarch64_op	include/opcode/aarch64.h	/^enum aarch64_op$/;"	g
aarch64_opcode	include/opcode/aarch64.h	/^struct aarch64_opcode$/;"	s
aarch64_opcode	include/opcode/aarch64.h	/^typedef struct aarch64_opcode aarch64_opcode;$/;"	t	typeref:struct:aarch64_opcode
aarch64_opcode_decode	opcodes/aarch64-dis.c	/^aarch64_opcode_decode (const aarch64_opcode *opcode, const aarch64_insn code,$/;"	f	file:
aarch64_opcode_encode	opcodes/aarch64-asm.c	/^aarch64_opcode_encode (const aarch64_opcode *opcode,$/;"	f
aarch64_opcode_lookup	opcodes/aarch64-dis-2.c	/^aarch64_opcode_lookup (uint32_t word)$/;"	f
aarch64_opcode_lookup_1	opcodes/aarch64-dis-2.c	/^aarch64_opcode_lookup_1 (uint32_t word)$/;"	f	file:
aarch64_opcode_table	opcodes/aarch64-tbl.h	/^struct aarch64_opcode aarch64_opcode_table[] =$/;"	v	typeref:struct:aarch64_opcode
aarch64_opcode_tables	opcodes/aarch64-gen.c	/^static const struct aarch64_opcode *aarch64_opcode_tables[] =$/;"	v	typeref:struct:aarch64_opcode	file:
aarch64_opcodes	gdb/arch/aarch64-insn.h	/^enum aarch64_opcodes$/;"	g
aarch64_operand	gdb/gdbserver/linux-aarch64-low.c	/^struct aarch64_operand$/;"	s	file:
aarch64_operand	opcodes/aarch64-opc.h	/^struct aarch64_operand$/;"	s
aarch64_operand	opcodes/aarch64-opc.h	/^typedef struct aarch64_operand aarch64_operand;$/;"	t	typeref:struct:aarch64_operand
aarch64_operand_class	include/opcode/aarch64.h	/^enum aarch64_operand_class$/;"	g
aarch64_operand_error	include/opcode/aarch64.h	/^struct aarch64_operand_error$/;"	s
aarch64_operand_error	include/opcode/aarch64.h	/^typedef struct aarch64_operand_error aarch64_operand_error;$/;"	t	typeref:struct:aarch64_operand_error
aarch64_operand_error_kind	include/opcode/aarch64.h	/^enum aarch64_operand_error_kind$/;"	g
aarch64_operand_index	opcodes/aarch64-opc.c	/^aarch64_operand_index (const enum aarch64_opnd *operands, enum aarch64_opnd operand)$/;"	f
aarch64_operand_modifiers	opcodes/aarch64-opc.c	/^const struct aarch64_name_value_pair aarch64_operand_modifiers [] =$/;"	v	typeref:struct:aarch64_name_value_pair
aarch64_operand_type	gdb/gdbserver/linux-aarch64-low.c	/^enum aarch64_operand_type$/;"	g	file:
aarch64_operands	opcodes/aarch64-opc-2.c	/^const struct aarch64_operand aarch64_operands[] =$/;"	v	typeref:struct:aarch64_operand
aarch64_opnd	include/opcode/aarch64.h	/^enum aarch64_opnd$/;"	g
aarch64_opnd_info	include/opcode/aarch64.h	/^struct aarch64_opnd_info$/;"	s
aarch64_opnd_info	include/opcode/aarch64.h	/^typedef struct aarch64_opnd_info aarch64_opnd_info;$/;"	t	typeref:struct:aarch64_opnd_info
aarch64_opnd_qualifier	include/opcode/aarch64.h	/^enum aarch64_opnd_qualifier$/;"	g
aarch64_opnd_qualifier_seq_t	include/opcode/aarch64.h	/^	  aarch64_opnd_qualifier_seq_t [AARCH64_MAX_OPND_NUM];$/;"	t
aarch64_opnd_qualifier_t	include/opcode/aarch64.h	/^typedef unsigned char aarch64_opnd_qualifier_t;$/;"	t
aarch64_opnd_qualifiers	opcodes/aarch64-opc.c	/^struct operand_qualifier_data aarch64_opnd_qualifiers[] =$/;"	v	typeref:struct:operand_qualifier_data
aarch64_pc_get	sim/aarch64/interp.c	/^aarch64_pc_get (sim_cpu *cpu)$/;"	f	file:
aarch64_pc_set	sim/aarch64/interp.c	/^aarch64_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
aarch64_point_encode_ctrl_reg	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_point_encode_ctrl_reg (enum target_hw_bp_type type, int offset, int len)$/;"	f	file:
aarch64_point_is_aligned	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_point_is_aligned (int is_watchpoint, CORE_ADDR addr, int len)$/;"	f	file:
aarch64_prfops	opcodes/aarch64-opc.c	/^const struct aarch64_name_value_pair aarch64_prfops[32] =$/;"	v	typeref:struct:aarch64_name_value_pair
aarch64_print_operand	opcodes/aarch64-opc.c	/^aarch64_print_operand (char *buf, size_t size, bfd_vma pc,$/;"	f
aarch64_process_info	gdb/aarch64-linux-nat.c	/^struct aarch64_process_info$/;"	s	file:
aarch64_process_info_get	gdb/aarch64-linux-nat.c	/^aarch64_process_info_get (pid_t pid)$/;"	f	file:
aarch64_process_list	gdb/aarch64-linux-nat.c	/^static struct aarch64_process_info *aarch64_process_list = NULL;$/;"	v	typeref:struct:aarch64_process_info	file:
aarch64_process_record	gdb/aarch64-tdep.c	/^aarch64_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f
aarch64_prologue_cache	gdb/aarch64-tdep.c	/^struct aarch64_prologue_cache$/;"	s	file:
aarch64_prologue_frame_unwind_stop_reason	gdb/aarch64-tdep.c	/^aarch64_prologue_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
aarch64_prologue_prev_register	gdb/aarch64-tdep.c	/^aarch64_prologue_prev_register (struct frame_info *this_frame,$/;"	f	file:
aarch64_prologue_this_id	gdb/aarch64-tdep.c	/^aarch64_prologue_this_id (struct frame_info *this_frame,$/;"	f	file:
aarch64_prologue_unwind	gdb/aarch64-tdep.c	/^struct frame_unwind aarch64_prologue_unwind =$/;"	v	typeref:struct:frame_unwind
aarch64_ps_get_thread_area	gdb/nat/aarch64-linux.c	/^aarch64_ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
aarch64_pseudo_read_value	gdb/aarch64-tdep.c	/^aarch64_pseudo_read_value (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
aarch64_pseudo_read_value_1	gdb/aarch64-tdep.c	/^aarch64_pseudo_read_value_1 (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_pseudo_register_name	gdb/aarch64-tdep.c	/^aarch64_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
aarch64_pseudo_register_reggroup_p	gdb/aarch64-tdep.c	/^aarch64_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
aarch64_pseudo_register_type	gdb/aarch64-tdep.c	/^aarch64_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
aarch64_pseudo_write	gdb/aarch64-tdep.c	/^aarch64_pseudo_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
aarch64_pseudo_write_1	gdb/aarch64-tdep.c	/^aarch64_pseudo_write_1 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
aarch64_pstatefield_supported_p	opcodes/aarch64-opc.c	/^aarch64_pstatefield_supported_p (const aarch64_feature_set features,$/;"	f
aarch64_pstatefields	opcodes/aarch64-opc.c	/^const aarch64_sys_reg aarch64_pstatefields [] =$/;"	v
aarch64_push_dummy_call	gdb/aarch64-tdep.c	/^aarch64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
aarch64_r_register_names	gdb/aarch64-tdep.c	/^static const char *const aarch64_r_register_names[] =$/;"	v	file:
aarch64_read_description	gdb/aarch64-tdep.c	/^aarch64_read_description (uint64_t vq)$/;"	f
aarch64_record_asimd_load_store	gdb/aarch64-tdep.c	/^aarch64_record_asimd_load_store (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_branch_except_sys	gdb/aarch64-tdep.c	/^aarch64_record_branch_except_sys (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_data_proc_imm	gdb/aarch64-tdep.c	/^aarch64_record_data_proc_imm (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_data_proc_reg	gdb/aarch64-tdep.c	/^aarch64_record_data_proc_reg (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_data_proc_simd_fp	gdb/aarch64-tdep.c	/^aarch64_record_data_proc_simd_fp (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_decode_insn_handler	gdb/aarch64-tdep.c	/^aarch64_record_decode_insn_handler (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_load_store	gdb/aarch64-tdep.c	/^aarch64_record_load_store (insn_decode_record *aarch64_insn_r)$/;"	f	file:
aarch64_record_result	gdb/aarch64-tdep.c	/^enum aarch64_record_result$/;"	g	file:
aarch64_reg_get	sim/aarch64/interp.c	/^aarch64_reg_get (SIM_CPU *cpu, int regno, unsigned char *buf, int length)$/;"	f	file:
aarch64_reg_set	sim/aarch64/interp.c	/^aarch64_reg_set (SIM_CPU *cpu, int regno, unsigned char *buf, int length)$/;"	f	file:
aarch64_register	gdb/aarch64-tdep.c	/^aarch64_register (unsigned num, int is64)$/;"	f	file:
aarch64_register	gdb/arch/aarch64-insn.h	/^struct aarch64_register$/;"	s
aarch64_register	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_register (unsigned num, int is64)$/;"	f	file:
aarch64_register_aliases	gdb/aarch64-tdep.c	/^} aarch64_register_aliases[] =$/;"	v	typeref:struct:__anon1802	file:
aarch64_regno	sim/aarch64/sim-main.h	/^} aarch64_regno;$/;"	t	typeref:enum:__anon593
aarch64_regnum	gdb/arch/aarch64.h	/^enum aarch64_regnum$/;"	g
aarch64_regs	gdb/aarch64-tdep.c	/^  uint32_t *aarch64_regs;              \/* Registers to be recorded.  *\/$/;"	m	struct:insn_decode_record_t	file:
aarch64_regs_info	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_regs_info (void)$/;"	f	file:
aarch64_regsets	gdb/gdbserver/linux-aarch64-low.c	/^static struct regset_info aarch64_regsets[] =$/;"	v	typeref:struct:regset_info	file:
aarch64_regsets_info	gdb/gdbserver/linux-aarch64-low.c	/^static struct regsets_info aarch64_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
aarch64_reloc_got_type	bfd/elfnn-aarch64.c	/^aarch64_reloc_got_type (bfd_reloc_code_real_type r_type)$/;"	f	file:
aarch64_relocate	bfd/elfnn-aarch64.c	/^aarch64_relocate (unsigned int r_type, bfd *input_bfd, asection *input_section,$/;"	f	file:
aarch64_relocate_instruction	gdb/arch/aarch64-insn.c	/^aarch64_relocate_instruction (uint32_t insn,$/;"	f
aarch64_relocation_aginst_gp_p	bfd/elfnn-aarch64.c	/^aarch64_relocation_aginst_gp_p (bfd_reloc_code_real_type reloc)$/;"	f	file:
aarch64_remove_point	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
aarch64_replace_opcode	opcodes/aarch64-opc.c	/^aarch64_replace_opcode (aarch64_inst *inst, const aarch64_opcode *opcode)$/;"	f
aarch64_return_in_memory	gdb/aarch64-tdep.c	/^aarch64_return_in_memory (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
aarch64_return_value	gdb/aarch64-tdep.c	/^aarch64_return_value (struct gdbarch *gdbarch, struct value *func_value,$/;"	f	file:
aarch64_run	sim/aarch64/simulator.c	/^aarch64_run (SIM_DESC sd)$/;"	f
aarch64_save_LR	sim/aarch64/cpustate.c	/^aarch64_save_LR (sim_cpu *cpu)$/;"	f
aarch64_scan_prologue	gdb/aarch64-tdep.c	/^aarch64_scan_prologue (struct frame_info *this_frame,$/;"	f	file:
aarch64_select_branch_stub	bfd/elfnn-aarch64.c	/^aarch64_select_branch_stub (bfd_vma value, bfd_vma place)$/;"	f	file:
aarch64_select_operand_for_sizeq_field_coding	opcodes/aarch64-opc.c	/^aarch64_select_operand_for_sizeq_field_coding (const aarch64_opcode *opcode)$/;"	f
aarch64_set_CPSR	sim/aarch64/cpustate.c	/^aarch64_set_CPSR (sim_cpu *cpu, uint32_t new_flags)$/;"	f
aarch64_set_CPSR_bit	sim/aarch64/cpustate.c	/^aarch64_set_CPSR_bit (sim_cpu *cpu, FlagMask bit)$/;"	f
aarch64_set_CPSR_bits	sim/aarch64/cpustate.c	/^aarch64_set_CPSR_bits (sim_cpu *cpu, uint32_t mask, uint32_t value)$/;"	f
aarch64_set_FPCR	sim/aarch64/cpustate.c	/^aarch64_set_FPCR (sim_cpu *cpu, uint32_t val)$/;"	f
aarch64_set_FPSR	sim/aarch64/cpustate.c	/^aarch64_set_FPSR (sim_cpu *cpu, uint32_t value)$/;"	f
aarch64_set_FPSR_bits	sim/aarch64/cpustate.c	/^aarch64_set_FPSR_bits (sim_cpu *cpu, uint32_t mask, uint32_t value)$/;"	f
aarch64_set_FP_double	sim/aarch64/cpustate.c	/^aarch64_set_FP_double (sim_cpu *cpu, VReg reg, double val)$/;"	f
aarch64_set_FP_float	sim/aarch64/cpustate.c	/^aarch64_set_FP_float (sim_cpu *cpu, VReg reg, float val)$/;"	f
aarch64_set_FP_half	sim/aarch64/cpustate.c	/^aarch64_set_FP_half (sim_cpu *cpu, VReg reg, float val)$/;"	f
aarch64_set_FP_long_double	sim/aarch64/cpustate.c	/^aarch64_set_FP_long_double (sim_cpu *cpu, VReg reg, FRegister a)$/;"	f
aarch64_set_mem_long_double	sim/aarch64/memory.c	/^aarch64_set_mem_long_double (sim_cpu *cpu, uint64_t address, FRegister a)$/;"	f
aarch64_set_next_PC	sim/aarch64/cpustate.c	/^aarch64_set_next_PC (sim_cpu *cpu, uint64_t next)$/;"	f
aarch64_set_next_PC_by_offset	sim/aarch64/cpustate.c	/^aarch64_set_next_PC_by_offset (sim_cpu *cpu, int64_t offset)$/;"	f
aarch64_set_pc	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
aarch64_set_reg_s32	sim/aarch64/cpustate.c	/^aarch64_set_reg_s32 (sim_cpu *cpu, GReg reg, int r31_is_sp, int32_t val)$/;"	f
aarch64_set_reg_s64	sim/aarch64/cpustate.c	/^aarch64_set_reg_s64 (sim_cpu *cpu, GReg reg, int r31_is_sp, int64_t val)$/;"	f
aarch64_set_reg_u32	sim/aarch64/cpustate.c	/^aarch64_set_reg_u32 (sim_cpu *cpu, GReg reg, int r31_is_sp, uint32_t val)$/;"	f
aarch64_set_reg_u64	sim/aarch64/cpustate.c	/^aarch64_set_reg_u64 (sim_cpu *cpu, GReg reg, int r31_is_sp, uint64_t val)$/;"	f
aarch64_set_vec_double	sim/aarch64/cpustate.c	/^aarch64_set_vec_double (sim_cpu *cpu, VReg reg, unsigned element, double val)$/;"	f
aarch64_set_vec_float	sim/aarch64/cpustate.c	/^aarch64_set_vec_float (sim_cpu *cpu, VReg reg, unsigned element, float val)$/;"	f
aarch64_set_vec_s16	sim/aarch64/cpustate.c	/^aarch64_set_vec_s16 (sim_cpu *cpu, VReg reg, unsigned element, int16_t val)$/;"	f
aarch64_set_vec_s32	sim/aarch64/cpustate.c	/^aarch64_set_vec_s32 (sim_cpu *cpu, VReg reg, unsigned element, int32_t val)$/;"	f
aarch64_set_vec_s64	sim/aarch64/cpustate.c	/^aarch64_set_vec_s64 (sim_cpu *cpu, VReg reg, unsigned element, int64_t val)$/;"	f
aarch64_set_vec_s8	sim/aarch64/cpustate.c	/^aarch64_set_vec_s8 (sim_cpu *cpu, VReg reg, unsigned element, int8_t val)$/;"	f
aarch64_set_vec_u16	sim/aarch64/cpustate.c	/^aarch64_set_vec_u16 (sim_cpu *cpu, VReg reg, unsigned element, uint16_t val)$/;"	f
aarch64_set_vec_u32	sim/aarch64/cpustate.c	/^aarch64_set_vec_u32 (sim_cpu *cpu, VReg reg, unsigned element, uint32_t val)$/;"	f
aarch64_set_vec_u64	sim/aarch64/cpustate.c	/^aarch64_set_vec_u64 (sim_cpu *cpu, VReg reg, unsigned element, uint64_t val)$/;"	f
aarch64_set_vec_u8	sim/aarch64/cpustate.c	/^aarch64_set_vec_u8 (sim_cpu *cpu, VReg reg, unsigned element, uint8_t val)$/;"	f
aarch64_shift_operator_p	opcodes/aarch64-opc.c	/^aarch64_shift_operator_p (enum aarch64_modifier_kind kind)$/;"	f	file:
aarch64_show_debug_reg_state	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_show_debug_reg_state (struct aarch64_debug_reg_state *state,$/;"	f
aarch64_shrink_expanded_imm8	opcodes/aarch64-opc.c	/^aarch64_shrink_expanded_imm8 (uint64_t imm)$/;"	f
aarch64_siginfo_from_compat_siginfo	gdb/nat/aarch64-linux.c	/^aarch64_siginfo_from_compat_siginfo (siginfo_t *to, compat_siginfo_t *from)$/;"	f
aarch64_signed_overflow	bfd/elfxx-aarch64.c	/^aarch64_signed_overflow (bfd_vma value, unsigned int bits)$/;"	f	file:
aarch64_size_one_stub	bfd/elfnn-aarch64.c	/^aarch64_size_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
aarch64_skip_prologue	gdb/aarch64-tdep.c	/^aarch64_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
aarch64_software_single_step	gdb/aarch64-tdep.c	/^aarch64_software_single_step (struct regcache *regcache)$/;"	f	file:
aarch64_stack_pointer_p	opcodes/aarch64-opc.c	/^aarch64_stack_pointer_p (const aarch64_opnd_info *operand)$/;"	f
aarch64_stap_is_single_operand	gdb/aarch64-linux-tdep.c	/^aarch64_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f	file:
aarch64_stap_parse_special_token	gdb/aarch64-linux-tdep.c	/^aarch64_stap_parse_special_token (struct gdbarch *gdbarch,$/;"	f	file:
aarch64_step	sim/aarch64/simulator.c	/^aarch64_step (sim_cpu *cpu)$/;"	f	file:
aarch64_stopped_by_watchpoint	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_stopped_by_watchpoint (void)$/;"	f	file:
aarch64_stopped_data_address	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_stopped_data_address (void)$/;"	f	file:
aarch64_store_fpregset	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
aarch64_store_gregset	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
aarch64_store_return_value	gdb/aarch64-tdep.c	/^aarch64_store_return_value (struct type *type, struct regcache *regs,$/;"	f	file:
aarch64_stub_adrp_branch	bfd/elfnn-aarch64.c	/^  aarch64_stub_adrp_branch,$/;"	e	enum:elf_aarch64_stub_type	file:
aarch64_stub_erratum_835769_veneer	bfd/elfnn-aarch64.c	/^  aarch64_stub_erratum_835769_veneer,$/;"	e	enum:elf_aarch64_stub_type	file:
aarch64_stub_erratum_843419_veneer	bfd/elfnn-aarch64.c	/^  aarch64_stub_erratum_843419_veneer,$/;"	e	enum:elf_aarch64_stub_type	file:
aarch64_stub_frame_unwind_stop_reason	gdb/aarch64-tdep.c	/^aarch64_stub_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
aarch64_stub_hash_lookup	bfd/elfnn-aarch64.c	2516;"	d	file:
aarch64_stub_long_branch	bfd/elfnn-aarch64.c	/^  aarch64_stub_long_branch,$/;"	e	enum:elf_aarch64_stub_type	file:
aarch64_stub_none	bfd/elfnn-aarch64.c	/^  aarch64_stub_none,$/;"	e	enum:elf_aarch64_stub_type	file:
aarch64_stub_this_id	gdb/aarch64-tdep.c	/^aarch64_stub_this_id (struct frame_info *this_frame,$/;"	f	file:
aarch64_stub_unwind	gdb/aarch64-tdep.c	/^struct frame_unwind aarch64_stub_unwind =$/;"	v	typeref:struct:frame_unwind
aarch64_stub_unwind_sniffer	gdb/aarch64-tdep.c	/^aarch64_stub_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
aarch64_supports_hardware_single_step	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_supports_hardware_single_step (void)$/;"	f	file:
aarch64_supports_range_stepping	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_supports_range_stepping (void)$/;"	f	file:
aarch64_supports_tracepoints	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_supports_tracepoints (void)$/;"	f	file:
aarch64_supports_z_point_type	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_supports_z_point_type (char z_type)$/;"	f	file:
aarch64_sve_dupm_mov_immediate_p	opcodes/aarch64-opc.c	/^aarch64_sve_dupm_mov_immediate_p (uint64_t uvalue, int esize)$/;"	f
aarch64_sve_get_sveregs	gdb/nat/aarch64-sve-linux-ptrace.c	/^aarch64_sve_get_sveregs (int tid)$/;"	f
aarch64_sve_get_vq	gdb/nat/aarch64-sve-linux-ptrace.c	/^aarch64_sve_get_vq (int tid)$/;"	f
aarch64_sve_pattern_array	opcodes/aarch64-opc.c	/^const char *const aarch64_sve_pattern_array[32] = {$/;"	v
aarch64_sve_prfop_array	opcodes/aarch64-opc.c	/^const char *const aarch64_sve_prfop_array[16] = {$/;"	v
aarch64_sve_register_names	gdb/aarch64-tdep.c	/^static const char *const aarch64_sve_register_names[] =$/;"	v	file:
aarch64_sve_regs_copy_from_reg_buf	gdb/nat/aarch64-sve-linux-ptrace.c	/^aarch64_sve_regs_copy_from_reg_buf (const struct reg_buffer_common *reg_buf,$/;"	f
aarch64_sve_regs_copy_from_regcache	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_sve_regs_copy_from_regcache (struct regcache *regcache, void *buf)$/;"	f	file:
aarch64_sve_regs_copy_to_reg_buf	gdb/nat/aarch64-sve-linux-ptrace.c	/^aarch64_sve_regs_copy_to_reg_buf (struct reg_buffer_common *reg_buf,$/;"	f
aarch64_sve_regs_copy_to_regcache	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_sve_regs_copy_to_regcache (struct regcache *regcache, const void *buf)$/;"	f	file:
aarch64_sve_regsets	gdb/gdbserver/linux-aarch64-low.c	/^static struct regset_info aarch64_sve_regsets[] =$/;"	v	typeref:struct:regset_info	file:
aarch64_sve_regsets_info	gdb/gdbserver/linux-aarch64-low.c	/^static struct regsets_info aarch64_sve_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
aarch64_sw_breakpoint_from_kind	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
aarch64_symbol_is_valid	opcodes/aarch64-dis.c	/^aarch64_symbol_is_valid (asymbol * sym,$/;"	f
aarch64_sys_accept	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_accept = 202,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_accept4	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_accept4 = 242,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_acct	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_acct = 89,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_add_key	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_add_key = 217,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_adjtimex	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_adjtimex = 171,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_bind	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_bind = 200,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_brk	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_brk = 214,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_capget	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_capget = 90,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_capset	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_capset = 91,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_chdir	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_chdir = 49,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_chroot	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_chroot = 51,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clock_adjtime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clock_adjtime = 266,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clock_getres	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clock_getres = 114,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clock_gettime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clock_gettime = 113,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clock_nanosleep	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clock_nanosleep = 115,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clock_settime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clock_settime = 112,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_clone	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_clone = 220,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_close	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_close = 57,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_connect	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_connect = 203,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_delete_module	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_delete_module = 106,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_dup	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_dup = 23,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_dup3	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_dup3 = 24,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_epoll_create1	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_epoll_create1 = 20,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_epoll_ctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_epoll_ctl = 21,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_epoll_pwait	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_epoll_pwait = 22,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_eventfd2	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_eventfd2 = 19,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_execve	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_execve = 221,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_exit	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_exit = 93,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_exit_group	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_exit_group = 94,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_faccessat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_faccessat = 48,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fadvise64	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fadvise64 = 223,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fallocate	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fallocate = 47,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fanotify_init	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fanotify_init = 262,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fanotify_mark	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fanotify_mark = 263,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fchdir	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fchdir = 50,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fchmod	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fchmod = 52,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fchmodat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fchmodat = 53,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fchown	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fchown = 55,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fchownat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fchownat = 54,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fcntl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fcntl = 25,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fdatasync	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fdatasync = 83,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fgetxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fgetxattr = 10,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_finit_module	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_finit_module = 273,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_flistxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_flistxattr = 13,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_flock	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_flock = 32,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fremovexattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fremovexattr = 16,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fsetxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fsetxattr = 7,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fstat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fstat = 80,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fstatfs	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fstatfs = 44,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_fsync	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_fsync = 82,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ftruncate	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ftruncate = 46,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_futex	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_futex = 98,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_get_mempolicy	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_get_mempolicy = 236,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_get_robust_list	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_get_robust_list = 100,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getcpu	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getcpu = 168,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getcwd	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getcwd = 17,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getdents64	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getdents64 = 61,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getegid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getegid = 177,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_geteuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_geteuid = 175,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getgid = 176,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getgroups	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getgroups = 158,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getitimer	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getitimer = 102,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getpeername	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getpeername = 205,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getpgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getpgid = 155,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getpid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getpid = 172,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getppid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getppid = 173,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getpriority	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getpriority = 141,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getresgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getresgid = 150,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getresuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getresuid = 148,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getrlimit	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getrlimit = 163,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getrusage	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getrusage = 165,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getsid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getsid = 156,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getsockname	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getsockname = 204,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getsockopt	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getsockopt = 209,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_gettid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_gettid = 178,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_gettimeofday	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_gettimeofday = 169,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getuid = 174,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_getxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_getxattr = 8,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_init_module	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_init_module = 105,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_inotify_add_watch	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_inotify_add_watch = 27,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_inotify_init1	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_inotify_init1 = 26,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_inotify_rm_watch	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_inotify_rm_watch = 28,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ins_reg	include/opcode/aarch64.h	/^} aarch64_sys_ins_reg;$/;"	t	typeref:struct:__anon1292
aarch64_sys_ins_reg_has_xt	opcodes/aarch64-opc.c	/^aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *sys_ins_reg)$/;"	f
aarch64_sys_ins_reg_supported_p	opcodes/aarch64-opc.c	/^aarch64_sys_ins_reg_supported_p (const aarch64_feature_set features,$/;"	f
aarch64_sys_io_cancel	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_io_cancel = 3,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_io_destroy	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_io_destroy = 1,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_io_getevents	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_io_getevents = 4,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_io_setup	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_io_setup = 0,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_io_submit	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_io_submit = 2,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ioctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ioctl = 29,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ioprio_get	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ioprio_get = 31,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ioprio_set	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ioprio_set = 30,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_kcmp	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_kcmp = 272,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_kexec_load	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_kexec_load = 104,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_keyctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_keyctl = 219,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_kill	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_kill = 129,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_lgetxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_lgetxattr = 9,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_linkat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_linkat = 37,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_listen	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_listen = 201,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_listxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_listxattr = 11,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_llistxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_llistxattr = 12,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_lookup_dcookie	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_lookup_dcookie = 18,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_lremovexattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_lremovexattr = 15,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_lseek	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_lseek = 62,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_lsetxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_lsetxattr = 6,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_madvise	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_madvise = 233,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mbind	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mbind = 235,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_migrate_pages	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_migrate_pages = 238,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mincore	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mincore = 232,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mkdirat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mkdirat = 34,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mknodat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mknodat = 33,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mlock	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mlock = 228,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mlockall	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mlockall = 230,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mmap	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mmap = 222,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mount	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mount = 40,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_move_pages	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_move_pages = 239,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mprotect	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mprotect = 226,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_getsetattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_getsetattr = 185,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_notify	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_notify = 184,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_open	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_open = 180,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_timedreceive	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_timedreceive = 183,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_timedsend	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_timedsend = 182,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mq_unlink	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mq_unlink = 181,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_mremap	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_mremap = 216,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_msgctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_msgctl = 187,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_msgget	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_msgget = 186,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_msgrcv	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_msgrcv = 188,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_msgsnd	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_msgsnd = 189,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_msync	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_msync = 227,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_munlock	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_munlock = 229,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_munlockall	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_munlockall = 231,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_munmap	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_munmap = 215,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_name_to_handle_at	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_name_to_handle_at = 264,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_nanosleep	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_nanosleep = 101,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_newfstatat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_newfstatat = 79,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_nfsservctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_nfsservctl = 42,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_open_by_handle_at	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_open_by_handle_at = 265,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_openat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_openat = 56,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_perf_event_open	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_perf_event_open = 241,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_personality	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_personality = 92,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pipe2	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pipe2 = 59,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pivot_root	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pivot_root = 41,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ppoll	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ppoll = 73,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_prctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_prctl = 167,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pread64	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pread64 = 67,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_preadv	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_preadv = 69,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_prlimit64	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_prlimit64 = 261,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_process_vm_readv	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_process_vm_readv = 270,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_process_vm_writev	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_process_vm_writev = 271,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pselect6	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pselect6 = 72,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_ptrace	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_ptrace = 117,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pwrite64	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pwrite64 = 68,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_pwritev	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_pwritev = 70,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_quotactl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_quotactl = 60,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_read	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_read = 63,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_readahead	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_readahead = 213,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_readlinkat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_readlinkat = 78,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_readv	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_readv = 65,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_reboot	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_reboot = 142,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_recvfrom	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_recvfrom = 207,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_recvmmsg	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_recvmmsg = 243,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_recvmsg	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_recvmsg = 212,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_reg	include/opcode/aarch64.h	/^} aarch64_sys_reg;$/;"	t	typeref:struct:__anon1291
aarch64_sys_reg_deprecated_p	opcodes/aarch64-opc.c	/^aarch64_sys_reg_deprecated_p (const aarch64_sys_reg *reg)$/;"	f
aarch64_sys_reg_supported_p	opcodes/aarch64-opc.c	/^aarch64_sys_reg_supported_p (const aarch64_feature_set features,$/;"	f
aarch64_sys_regs	opcodes/aarch64-opc.c	/^const aarch64_sys_reg aarch64_sys_regs [] =$/;"	v
aarch64_sys_regs_at	opcodes/aarch64-opc.c	/^const aarch64_sys_ins_reg aarch64_sys_regs_at[] =$/;"	v
aarch64_sys_regs_dc	opcodes/aarch64-opc.c	/^const aarch64_sys_ins_reg aarch64_sys_regs_dc[] =$/;"	v
aarch64_sys_regs_ic	opcodes/aarch64-opc.c	/^const aarch64_sys_ins_reg aarch64_sys_regs_ic[] =$/;"	v
aarch64_sys_regs_tlbi	opcodes/aarch64-opc.c	/^const aarch64_sys_ins_reg aarch64_sys_regs_tlbi[] =$/;"	v
aarch64_sys_remap_file_pages	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_remap_file_pages = 234,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_removexattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_removexattr = 14,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_renameat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_renameat = 38,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_request_key	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_request_key = 218,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigaction	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigaction = 134,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigpending	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigpending = 136,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigprocmask	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigprocmask = 135,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigqueueinfo	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigqueueinfo = 138,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigreturn	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigreturn = 139,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigsuspend	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigsuspend = 133,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_sigtimedwait	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_sigtimedwait = 137,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_rt_tgsigqueueinfo	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_rt_tgsigqueueinfo = 240,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_get_priority_max	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_get_priority_max = 125,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_get_priority_min	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_get_priority_min = 126,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_getaffinity	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_getaffinity = 123,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_getattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_getattr = 275,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_getparam	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_getparam = 121,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_getscheduler	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_getscheduler = 120,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_rr_get_interval	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_rr_get_interval = 127,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_setaffinity	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_setaffinity = 122,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_setattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_setattr = 274,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_setparam	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_setparam = 118,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_setscheduler	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_setscheduler = 119,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sched_yield	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sched_yield = 124,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_semctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_semctl = 191,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_semget	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_semget = 190,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_semop	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_semop = 193,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_semtimedop	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_semtimedop = 192,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sendfile	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sendfile = 71,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sendmmsg	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sendmmsg = 269,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sendmsg	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sendmsg = 211,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sendto	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sendto = 206,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_set_mempolicy	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_set_mempolicy = 237,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_set_robust_list	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_set_robust_list = 99,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_set_tid_address	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_set_tid_address = 96,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setdomainname	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setdomainname = 162,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setfsgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setfsgid = 152,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setfsuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setfsuid = 151,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setgid = 144,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setgroups	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setgroups = 159,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sethostname	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sethostname = 161,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setitimer	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setitimer = 103,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setns	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setns = 268,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setpgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setpgid = 154,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setpriority	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setpriority = 140,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setregid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setregid = 143,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setresgid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setresgid = 149,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setresuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setresuid = 147,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setreuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setreuid = 145,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setrlimit	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setrlimit = 164,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setsid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setsid = 157,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setsockopt	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setsockopt = 208,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_settimeofday	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_settimeofday = 170,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setuid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setuid = 146,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_setxattr	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_setxattr = 5,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_shmat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_shmat = 196,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_shmctl	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_shmctl = 195,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_shmdt	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_shmdt = 197,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_shmget	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_shmget = 194,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_shutdown	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_shutdown = 210,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sigaltstack	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sigaltstack = 132,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_signalfd4	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_signalfd4 = 74,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_socket	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_socket = 198,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_socketpair	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_socketpair = 199,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_splice	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_splice = 76,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_statfs	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_statfs = 43,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_swapoff	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_swapoff = 225,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_swapon	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_swapon = 224,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_symlinkat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_symlinkat = 36,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sync	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sync = 81,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sync_file_range	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sync_file_range = 84,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sync_file_range2	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sync_file_range2 = 84,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_syncfs	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_syncfs = 267,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_sysinfo	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_sysinfo = 179,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_syslog	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_syslog = 116,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_tee	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_tee = 77,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_tgkill	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_tgkill = 131,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timer_create	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timer_create = 107,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timer_delete	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timer_delete = 111,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timer_getoverrun	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timer_getoverrun = 109,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timer_gettime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timer_gettime = 108,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timer_settime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timer_settime = 110,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timerfd_create	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timerfd_create = 85,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timerfd_gettime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timerfd_gettime = 87,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_timerfd_settime	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_timerfd_settime = 86,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_times	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_times = 153,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_tkill	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_tkill = 130,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_truncate	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_truncate = 45,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_umask	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_umask = 166,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_umount2	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_umount2 = 39,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_uname	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_uname = 160,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_unlinkat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_unlinkat = 35,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_unshare	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_unshare = 97,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_utimensat	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_utimensat = 88,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_vhangup	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_vhangup = 58,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_vmsplice	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_vmsplice = 75,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_wait4	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_wait4 = 260,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_waitid	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_waitid = 95,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_write	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_write = 64,$/;"	e	enum:aarch64_syscall	file:
aarch64_sys_writev	gdb/aarch64-linux-tdep.c	/^  aarch64_sys_writev = 66,$/;"	e	enum:aarch64_syscall	file:
aarch64_syscall	gdb/aarch64-linux-tdep.c	/^enum aarch64_syscall {$/;"	g	file:
aarch64_syscall_record	gdb/aarch64-tdep.h	/^  int (*aarch64_syscall_record) (struct regcache *regcache, unsigned long svc_number);$/;"	m	struct:gdbarch_tdep
aarch64_system_control_registers	gdb/gdbserver/linux-aarch64-low.c	/^enum aarch64_system_control_registers$/;"	g	file:
aarch64_test_CPSR_bit	sim/aarch64/cpustate.c	/^aarch64_test_CPSR_bit (sim_cpu *cpu, FlagMask bit)$/;"	f
aarch64_test_FPSR_bit	sim/aarch64/cpustate.c	/^aarch64_test_FPSR_bit (sim_cpu *cpu, FPSRMask flag)$/;"	f
aarch64_tls_transition	bfd/elfnn-aarch64.c	/^aarch64_tls_transition (bfd *input_bfd,$/;"	f	file:
aarch64_tls_transition_without_check	bfd/elfnn-aarch64.c	/^aarch64_tls_transition_without_check (bfd_reloc_code_real_type r_type,$/;"	f	file:
aarch64_type_align	gdb/aarch64-tdep.c	/^aarch64_type_align (struct type *t)$/;"	f	file:
aarch64_type_of_stub	bfd/elfnn-aarch64.c	/^aarch64_type_of_stub (asection *input_sec,$/;"	f	file:
aarch64_unsigned_overflow	bfd/elfxx-aarch64.c	/^aarch64_unsigned_overflow (bfd_vma value, unsigned int bits)$/;"	f	file:
aarch64_unwind_pc	gdb/aarch64-tdep.c	/^aarch64_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
aarch64_unwind_sp	gdb/aarch64-tdep.c	/^aarch64_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
aarch64_update_PC	sim/aarch64/cpustate.c	/^aarch64_update_PC (sim_cpu *cpu)$/;"	f
aarch64_v_register_names	gdb/aarch64-tdep.c	/^static const char *const aarch64_v_register_names[] =$/;"	v	file:
aarch64_valid_branch_p	bfd/elfnn-aarch64.c	/^aarch64_valid_branch_p (bfd_vma value, bfd_vma place)$/;"	f	file:
aarch64_valid_for_adrp_p	bfd/elfnn-aarch64.c	/^aarch64_valid_for_adrp_p (bfd_vma value, bfd_vma place)$/;"	f	file:
aarch64_verbose	opcodes/aarch64-opc.c	/^aarch64_verbose (const char *str, ...)$/;"	f
aarch64_vnb_type	gdb/aarch64-tdep.c	/^aarch64_vnb_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_vnd_type	gdb/aarch64-tdep.c	/^aarch64_vnd_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_vnh_type	gdb/aarch64-tdep.c	/^aarch64_vnh_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_vnq_type	gdb/aarch64-tdep.c	/^aarch64_vnq_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_vns_type	gdb/aarch64-tdep.c	/^aarch64_vns_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_vnv_type	gdb/aarch64-tdep.c	/^aarch64_vnv_type (struct gdbarch *gdbarch)$/;"	f	file:
aarch64_watchpoint_length	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_watchpoint_length (unsigned int ctrl)$/;"	f
aarch64_watchpoint_offset	gdb/nat/aarch64-linux-hw-point.c	/^aarch64_watchpoint_offset (unsigned int ctrl)$/;"	f
aarch64_wide_constant_p	opcodes/aarch64-opc.c	/^aarch64_wide_constant_p (int64_t value, int is32, unsigned int *shift_amount)$/;"	f
aarch64_write_goto_address	gdb/gdbserver/linux-aarch64-low.c	/^aarch64_write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f
aarch64_zero_register_p	opcodes/aarch64-opc.c	/^aarch64_zero_register_p (const aarch64_opnd_info *operand)$/;"	f
ab	gdb/testsuite/gdb.cp/nsnested.cc	/^    int ab = 11;$/;"	m	namespace:A::B	file:
ab	gdb/testsuite/gdb.cp/nsnoimports.cc	/^    int ab = 22;$/;"	m	namespace:A::B	file:
abbrev	gdb/dwarf2read.c	/^    unsigned int abbrev;$/;"	m	struct:die_info	file:
abbrev	gdb/dwarf2read.c	/^  struct dwarf2_section_info abbrev {};$/;"	s	struct:dwz_file	file:
abbrev	gdb/dwarf2read.c	/^  struct dwarf2_section_info abbrev;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
abbrev	gdb/dwarf2read.c	/^  struct dwarf2_section_info abbrev;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
abbrev	gdb/dwarf2read.c	/^  struct dwarf2_section_info abbrev;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
abbrev	gdb/symfile.h	/^  struct dwarf2_section_names abbrev;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
abbrev_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names abbrev_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
abbrev_flag	gdb/cli/cli-decode.h	/^    unsigned int abbrev_flag : 1;$/;"	m	struct:cmd_list_element
abbrev_info	bfd/dwarf2.c	/^struct abbrev_info$/;"	s	file:
abbrev_info	gdb/dwarf2read.c	/^struct abbrev_info$/;"	s	file:
abbrev_map	gdb/dwarf2read.c	/^  std::unordered_map<ULONGEST, index_val> abbrev_map;$/;"	m	struct:mapped_index_base	file:
abbrev_obstack	gdb/dwarf2read.c	/^  auto_obstack abbrev_obstack;$/;"	m	struct:abbrev_table	file:
abbrev_offset	gdb/dwarf2read.c	/^  bfd_size_type abbrev_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
abbrev_offset	gdb/dwarf2read.c	/^  sect_offset abbrev_offset;$/;"	m	struct:tu_abbrev_offset	file:
abbrev_sect_off	gdb/dwarf2read.c	/^  sect_offset abbrev_sect_off;$/;"	m	struct:comp_unit_head	file:
abbrev_size	gdb/dwarf2read.c	/^  bfd_size_type abbrev_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
abbrev_table	gdb/dwarf2read.c	/^  explicit abbrev_table (sect_offset off)$/;"	f	struct:abbrev_table
abbrev_table	gdb/dwarf2read.c	/^  struct abbrev_table *abbrev_table;$/;"	m	struct:die_reader_specs	typeref:struct:die_reader_specs::abbrev_table	file:
abbrev_table	gdb/dwarf2read.c	/^struct abbrev_table$/;"	s	file:
abbrev_table_read_table	gdb/dwarf2read.c	/^abbrev_table_read_table (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
abbrev_table_up	gdb/dwarf2read.c	/^typedef std::unique_ptr<struct abbrev_table> abbrev_table_up;$/;"	t	typeref:struct:abbrev_table	file:
abbrevs	bfd/dwarf2.c	/^  struct abbrev_info **abbrevs;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::abbrev_info	file:
abc	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  abc ()$/;"	f	struct:abc
abc	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct abc$/;"	s	file:
abc	gdb/testsuite/gdb.cp/nsnoimports.cc	/^      int abc = 33;$/;"	m	namespace:A::B::C	file:
abfd	bfd/bfd-in.h	/^    bfd *abfd;$/;"	m	union:orl::__anon1023
abfd	bfd/bfd-in2.h	/^    bfd *abfd;$/;"	m	union:orl::__anon1146
abfd	bfd/dwarf1.c	/^  bfd* abfd;$/;"	m	struct:dwarf1_debug	file:
abfd	bfd/dwarf2.c	/^  bfd *			abfd;$/;"	m	struct:line_info_table	file:
abfd	bfd/dwarf2.c	/^  bfd *abfd;$/;"	m	struct:comp_unit	file:
abfd	bfd/ecoff.c	/^  bfd *abfd;$/;"	m	struct:extsym_info	file:
abfd	bfd/elf-bfd.h	/^  bfd *abfd;$/;"	m	struct:elf_link_loaded_list
abfd	bfd/elf-bfd.h	/^  bfd *abfd;$/;"	m	struct:elf_reloc_cookie
abfd	bfd/elf-bfd.h	/^  bfd *abfd;$/;"	m	struct:sym_cache
abfd	bfd/elf32-bfin.c	/^    bfd *abfd;$/;"	m	union:bfinfdpic_relocs_info::__anon1160	file:
abfd	bfd/elf32-frv.c	/^    bfd *abfd;$/;"	m	union:frvfdpic_relocs_info::__anon1084	file:
abfd	bfd/elf32-rx.c	/^  bfd *abfd;$/;"	m	struct:__anon1082	file:
abfd	bfd/elf32-score.c	/^  bfd *abfd;$/;"	m	struct:score_got_entry	file:
abfd	bfd/elf32-score7.c	/^  bfd *abfd;$/;"	m	struct:score_got_entry	file:
abfd	bfd/elf32-xtensa.c	/^  bfd *abfd;$/;"	m	struct:r_reloc_struct	file:
abfd	bfd/elf64-alpha.c	/^  bfd *abfd;$/;"	m	struct:alpha_relax_info	file:
abfd	bfd/elf64-alpha.c	/^  bfd *abfd;$/;"	m	struct:extsym_info	file:
abfd	bfd/elfxx-mips.c	/^    bfd *abfd;$/;"	m	union:mips_got_page_ref::__anon1048	file:
abfd	bfd/elfxx-mips.c	/^  bfd *abfd;$/;"	m	struct:extsym_info	file:
abfd	bfd/elfxx-mips.c	/^  bfd *abfd;$/;"	m	struct:mips_got_entry	file:
abfd	bfd/elfxx-sparc.h	/^  bfd *abfd;$/;"	m	struct:_bfd_sparc_elf_app_reg
abfd	bfd/libcoff-in.h	/^  bfd *				  abfd;$/;"	m	struct:coff_reloc_cookie
abfd	bfd/libcoff.h	/^  bfd *				  abfd;$/;"	m	struct:coff_reloc_cookie
abfd	bfd/libecoff.h	/^  bfd *abfd;$/;"	m	struct:ecoff_link_hash_entry
abfd	bfd/peXXigen.c	/^  bfd *      abfd;$/;"	m	struct:rsrc_write_data	file:
abfd	bfd/peicode.h	/^  bfd *			abfd;$/;"	m	struct:__anon1008
abfd	bfd/vms-alpha.c	/^  bfd *abfd;$/;"	m	struct:alpha_vms_shlib_el	file:
abfd	bfd/vms-lib.c	/^  bfd *abfd;$/;"	m	struct:lib_index	file:
abfd	gdb/compile/compile-object-load.c	/^  bfd *abfd;$/;"	m	struct:link_hash_table_cleanup_data	file:
abfd	gdb/dwarf2-frame.c	/^  bfd *abfd;$/;"	m	struct:comp_unit	file:
abfd	gdb/dwarf2read.c	/^  bfd* abfd;$/;"	m	struct:die_reader_specs	file:
abfd	gdb/gdbarch.h	/^  bfd *abfd;$/;"	m	struct:gdbarch_info
abfd	gdb/solist.h	/^    bfd *abfd;$/;"	m	struct:so_list
abfd	include/bfdlink.h	/^	  bfd *abfd;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1495
abfd	opcodes/nds32-dis.c	/^  bfd *              abfd;$/;"	m	struct:objdump_disasm_info	file:
abi	gdb/riscv-tdep.h	/^  } abi;$/;"	m	struct:gdbarch_tdep	typeref:union:gdbarch_tdep::__anon1849
abi	gdb/s390-tdep.h	/^  enum s390_abi_kind abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::s390_abi_kind
abi	gdb/v850-tdep.c	/^  enum v850_abi abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::v850_abi	file:
abi_fp_bfd	bfd/elfxx-mips.c	/^  bfd *abi_fp_bfd;$/;"	m	struct:mips_elf_obj_tdata	file:
abi_is_lp32	include/opcode/loongarch.h	/^  int abi_is_lp32;$/;"	m	struct:loongarch_ASEs_option
abi_is_lp64	include/opcode/loongarch.h	/^  int abi_is_lp64;$/;"	m	struct:loongarch_ASEs_option
abi_msa_bfd	bfd/elfxx-mips.c	/^  bfd *abi_msa_bfd;$/;"	m	struct:mips_elf_obj_tdata	file:
abi_tag_param_struct1	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^struct ABI2 abi_tag_param_struct1$/;"	s	file:
abi_tag_param_struct2	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^struct ABI2 abi_tag_param_struct2$/;"	s	file:
abiflags	bfd/elfxx-mips.c	/^  Elf_Internal_ABIFlags_v0 abiflags;$/;"	m	struct:mips_elf_obj_tdata	file:
abiflags	gdb/python/python-config.py	/^abiflags = getattr (sys, "abiflags", "")$/;"	v
abiflags_valid	bfd/elfxx-mips.c	/^  bfd_boolean abiflags_valid;$/;"	m	struct:mips_elf_obj_tdata	file:
abiversion	bfd/elf64-ppc.c	/^abiversion (bfd *abfd)$/;"	f	file:
abort	bfd/libbfd-in.h	811;"	d
abort	bfd/libbfd-in.h	812;"	d
abort	bfd/libbfd.h	816;"	d
abort	bfd/libbfd.h	817;"	d
abort	sim/cris/traps.c	760;"	d	file:
abortSig	sim/arm/armdefs.h	/^  unsigned abortSig;$/;"	m	struct:ARMul_State
abort_hw_finish_instance	sim/common/hw-instances.c	/^abort_hw_finish_instance (struct hw *hw,$/;"	f	file:
abort_hw_finish_instance	sim/common/hw-instances.c	/^static hw_finish_instance_method abort_hw_finish_instance;$/;"	v	file:
abort_iteration	gdb/fbsd-tdep.c	/^  int abort_iteration;$/;"	m	struct:fbsd_collect_regset_section_cb_data	file:
abort_iteration	gdb/linux-tdep.c	/^  int abort_iteration;$/;"	m	struct:linux_collect_regset_section_cb_data	file:
abort_with_message	gdb/utils.c	/^abort_with_message (const char *msg)$/;"	f	file:
aborted	gdb/completer.c	/^  bool aborted = false;$/;"	m	struct:gdb_completer_state	file:
aborted	gdb/gnu-nat.h	/^    int aborted:1;		\/* True if thread_abort has been called.  *\/$/;"	m	struct:proc
about_to_request_buffer_space	gdb/gdbserver/tracepoint.c	/^about_to_request_buffer_space (void)$/;"	f
about_to_request_buffer_space	gdb/gdbserver/tracepoint.c	114;"	d	file:
abrt	sim/testsuite/sim/bfin/mem3.s	/^abrt:$/;"	l
abrt	sim/testsuite/sim/bfin/stk.s	/^abrt:$/;"	l
abrt	sim/testsuite/sim/bfin/stk2.s	/^abrt:$/;"	l
abrt	sim/testsuite/sim/bfin/stk3.s	/^abrt:$/;"	l
abrt	sim/testsuite/sim/bfin/stk4.s	/^abrt:$/;"	l
abs	readline/search.c	51;"	d	file:
abs	readline/search.c	53;"	d	file:
abs16	include/opcode/crx.h	/^    abs16, abs32,$/;"	e	enum:__anon1264
abs20	include/opcode/cr16.h	/^  abs20, abs24,$/;"	e	enum:__anon1328
abs24	include/opcode/cr16.h	/^  abs20, abs24,$/;"	e	enum:__anon1328
abs32	include/opcode/crx.h	/^    abs16, abs32,$/;"	e	enum:__anon1264
abs_decl	gdb/c-exp.y	/^abs_decl:	ptr_operator_ts direct_abs_decl$/;"	l
abs_decl	gdb/f-exp.y	/^abs_decl:	'*'$/;"	l
abs_finder	bfd/peXXigen.c	/^abs_finder (bfd * abfd ATTRIBUTE_UNUSED, asection * sec, void * data)$/;"	f	file:
abs_funcdesc_refcount	bfd/elf32-sh.c	/^  bfd_signed_vma abs_funcdesc_refcount;$/;"	m	struct:elf_sh_link_hash_entry	file:
abs_op	gdb/cris-tdep.c	/^abs_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
absdf	sim/common/cgen-accfp.c	/^absdf (CGEN_FPU* fpu, DF x)$/;"	f	file:
absdf	sim/common/cgen-fpu.h	/^  DF (*absdf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
abssf	sim/common/cgen-accfp.c	/^abssf (CGEN_FPU* fpu, SF x)$/;"	f	file:
abssf	sim/common/cgen-fpu.h	/^  SF (*abssf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
abstf	sim/common/cgen-fpu.h	/^  TF (*abstf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
abstract	include/hp-symtab.h	/^  unsigned int abstract:    1;     \/* Is this an abstract class?  *\/$/;"	m	struct:dntt_type_class
abstract	include/hp-symtab.h	/^  unsigned int abstract:    1;     \/* is this an abstract class?    *\/$/;"	m	struct:dntt_type_template
absxf	sim/common/cgen-fpu.h	/^  XF (*absxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
abuf	sim/cris/cpuv10.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon771	typeref:struct:sem_fields::__anon771::argbuf
abuf	sim/cris/cpuv32.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon729	typeref:struct:sem_fields::__anon729::argbuf
abuf	sim/frv/cpu.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon221	typeref:struct:sem_fields::__anon221::argbuf
abuf	sim/iq2000/cpu.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon604	typeref:struct:sem_fields::__anon604::argbuf
abuf	sim/lm32/cpu.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon552	typeref:struct:sem_fields::__anon552::argbuf
abuf	sim/m32r/cpu.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon376	typeref:struct:sem_fields::__anon376::argbuf
abuf	sim/m32r/cpu2.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon277	typeref:struct:sem_fields::__anon277::argbuf
abuf	sim/m32r/cpux.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon407	typeref:struct:sem_fields::__anon407::argbuf
abuf	sim/or1k/cpu.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon98	typeref:struct:sem_fields::__anon98::argbuf
abuf	sim/sh64/defs-compact.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon896	typeref:struct:sem_fields::__anon896::argbuf
abuf	sim/sh64/defs-media.h	/^    const struct argbuf *abuf;$/;"	m	struct:sem_fields::__anon877	typeref:struct:sem_fields::__anon877::argbuf
ac0	sim/bfin/bfin-sim.h	/^  bu32 ac0, ac0_copy, ac1, an, aq;$/;"	m	struct:bfin_cpu_state
ac0_copy	sim/bfin/bfin-sim.h	/^  bu32 ac0, ac0_copy, ac1, an, aq;$/;"	m	struct:bfin_cpu_state
ac1	sim/bfin/bfin-sim.h	/^  bu32 ac0, ac0_copy, ac1, an, aq;$/;"	m	struct:bfin_cpu_state
ac_fn_c_check_decl	bfd/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_decl	gdb/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_decl	gdb/gdbserver/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_decl	libiberty/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_decl	opcodes/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_decl	sim/ppc/configure	/^ac_fn_c_check_decl ()$/;"	f
ac_fn_c_check_func	bfd/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	gdb/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	gdb/gdbserver/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	intl/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	libiberty/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	opcodes/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	readline/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	readline/examples/rlfe/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/aarch64/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/arm/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/avr/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/bfin/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/cr16/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/cris/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/d10v/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/erc32/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/frv/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/ft32/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/h8300/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/iq2000/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/lm32/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/m32c/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/m32r/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/m68hc11/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/mcore/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/microblaze/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/mips/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/mn10300/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/moxie/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/msp430/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/or1k/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/ppc/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/rl78/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/rx/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/sh/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/sh64/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	sim/v850/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_func	zlib/configure	/^ac_fn_c_check_func ()$/;"	f
ac_fn_c_check_header_compile	bfd/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	gdb/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	gdb/gdbserver/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	gdb/testsuite/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	intl/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	libdecnumber/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	libiberty/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	opcodes/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	readline/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	readline/examples/rlfe/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/aarch64/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/arm/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/avr/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/bfin/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/cr16/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/cris/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/d10v/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/erc32/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/frv/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/ft32/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/h8300/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/igen/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/iq2000/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/lm32/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/m32c/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/m32r/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/m68hc11/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/mcore/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/microblaze/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/mips/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/mn10300/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/moxie/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/msp430/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/or1k/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/ppc/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/rl78/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/rx/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/sh/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/sh64/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	sim/v850/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_compile	zlib/configure	/^ac_fn_c_check_header_compile ()$/;"	f
ac_fn_c_check_header_mongrel	bfd/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	gdb/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	gdb/gdbserver/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	gdb/testsuite/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	intl/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	libdecnumber/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	libiberty/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	opcodes/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	readline/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	readline/examples/rlfe/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/aarch64/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/arm/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/avr/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/bfin/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/cr16/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/cris/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/d10v/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/erc32/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/frv/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/ft32/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/h8300/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/igen/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/iq2000/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/lm32/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/m32c/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/m32r/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/m68hc11/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/mcore/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/microblaze/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/mips/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/mn10300/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/moxie/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/msp430/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/or1k/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/ppc/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/rl78/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/rx/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/sh/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/sh64/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	sim/v850/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_mongrel	zlib/configure	/^ac_fn_c_check_header_mongrel ()$/;"	f
ac_fn_c_check_header_preproc	libiberty/configure	/^ac_fn_c_check_header_preproc ()$/;"	f
ac_fn_c_check_member	gdb/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	gdb/gdbserver/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/aarch64/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/arm/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/avr/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/bfin/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/cr16/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/cris/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/d10v/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/erc32/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/frv/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/ft32/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/h8300/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/iq2000/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/lm32/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/m32c/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/m32r/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/m68hc11/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/mcore/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/microblaze/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/mips/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/mn10300/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/moxie/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/msp430/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/or1k/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/ppc/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/rl78/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/rx/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/sh/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/sh64/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_member	sim/v850/configure	/^ac_fn_c_check_member ()$/;"	f
ac_fn_c_check_type	bfd/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	gdb/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	gdb/gdbserver/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	intl/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	libdecnumber/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	libiberty/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	readline/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/aarch64/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/arm/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/avr/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/bfin/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/cr16/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/cris/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/d10v/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/erc32/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/frv/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/ft32/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/h8300/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/iq2000/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/lm32/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/m32c/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/m32r/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/m68hc11/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/mcore/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/microblaze/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/mips/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/mn10300/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/moxie/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/msp430/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/or1k/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/ppc/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/rl78/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/rx/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/sh/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/sh64/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_check_type	sim/v850/configure	/^ac_fn_c_check_type ()$/;"	f
ac_fn_c_compute_int	bfd/configure	/^ac_fn_c_compute_int ()$/;"	f
ac_fn_c_compute_int	gdb/configure	/^ac_fn_c_compute_int ()$/;"	f
ac_fn_c_compute_int	gdb/gdbserver/configure	/^ac_fn_c_compute_int ()$/;"	f
ac_fn_c_compute_int	libdecnumber/configure	/^ac_fn_c_compute_int ()$/;"	f
ac_fn_c_compute_int	libiberty/configure	/^ac_fn_c_compute_int ()$/;"	f
ac_fn_c_try_compile	bfd/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	gdb/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	gdb/gdbserver/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	gdb/testsuite/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	intl/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	libdecnumber/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	libiberty/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	opcodes/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	readline/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	readline/examples/rlfe/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/aarch64/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/arm/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/avr/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/bfin/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/common/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/cr16/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/cris/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/d10v/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/erc32/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/frv/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/ft32/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/h8300/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/igen/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/iq2000/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/lm32/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/m32c/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/m32r/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/m68hc11/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/mcore/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/microblaze/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/mips/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/mn10300/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/moxie/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/msp430/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/or1k/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/ppc/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/rl78/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/rx/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/sh/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/sh64/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	sim/v850/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_compile	zlib/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_c_try_cpp	bfd/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	gdb/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	gdb/gdbserver/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	gdb/testsuite/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	intl/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	libdecnumber/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	libiberty/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	opcodes/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	readline/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	readline/examples/rlfe/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/aarch64/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/arm/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/avr/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/bfin/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/cr16/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/cris/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/d10v/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/erc32/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/frv/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/ft32/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/h8300/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/igen/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/iq2000/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/lm32/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/m32c/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/m32r/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/m68hc11/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/mcore/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/microblaze/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/mips/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/mn10300/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/moxie/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/msp430/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/or1k/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/ppc/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/rl78/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/rx/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/sh/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/sh64/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	sim/v850/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_cpp	zlib/configure	/^ac_fn_c_try_cpp ()$/;"	f
ac_fn_c_try_link	bfd/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	gdb/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	gdb/gdbserver/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	intl/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	libiberty/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	opcodes/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	readline/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	readline/examples/rlfe/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/aarch64/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/arm/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/avr/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/bfin/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/cr16/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/cris/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/d10v/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/erc32/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/frv/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/ft32/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/h8300/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/igen/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/iq2000/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/lm32/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/m32c/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/m32r/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/m68hc11/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/mcore/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/microblaze/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/mips/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/mn10300/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/moxie/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/msp430/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/or1k/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/ppc/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/rl78/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/rx/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/sh/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/sh64/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	sim/v850/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_link	zlib/configure	/^ac_fn_c_try_link ()$/;"	f
ac_fn_c_try_run	bfd/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	gdb/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	gdb/gdbserver/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	gdb/testsuite/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	intl/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	libdecnumber/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	libiberty/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	opcodes/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	readline/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	readline/examples/rlfe/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/aarch64/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/arm/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/avr/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/bfin/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/cr16/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/cris/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/d10v/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/erc32/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/frv/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/ft32/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/h8300/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/igen/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/iq2000/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/lm32/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/m32c/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/m32r/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/m68hc11/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/mcore/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/microblaze/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/mips/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/mn10300/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/moxie/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/msp430/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/or1k/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/ppc/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/rl78/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/rx/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/sh/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/sh64/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	sim/v850/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_c_try_run	zlib/configure	/^ac_fn_c_try_run ()$/;"	f
ac_fn_cxx_try_compile	configure	/^ac_fn_cxx_try_compile ()$/;"	f
ac_fn_cxx_try_compile	gdb/configure	/^ac_fn_cxx_try_compile ()$/;"	f
ac_fn_cxx_try_compile	gdb/gdbserver/configure	/^ac_fn_cxx_try_compile ()$/;"	f
ac_fn_cxx_try_link	configure	/^ac_fn_cxx_try_link ()$/;"	f
acc	gdb/frv-linux-tdep.c	/^  frv_elf_fpreg_t acc[8];$/;"	m	struct:__anon1649	file:
acc	gdb/gdbserver/linux-ppc-low.c	/^  unsigned long long acc;$/;"	m	struct:gdb_evrregset_t	file:
acc	gdb/ppc-linux-nat.c	/^  unsigned long long acc;$/;"	m	struct:gdb_evrregset_t	file:
acc	opcodes/i386-opc.h	/^      unsigned int acc:1;$/;"	m	struct:i386_operand_type::__anon69
acc	sim/m32r/cpu2.h	/^      DI acc;$/;"	m	struct:parexec::__anon281::__anon319
acc	sim/m32r/cpu2.h	/^      DI acc;$/;"	m	struct:parexec::__anon281::__anon320
acc	sim/m32r/cpux.h	/^      DI acc;$/;"	m	struct:parexec::__anon411::__anon449
acc	sim/m32r/cpux.h	/^      DI acc;$/;"	m	struct:parexec::__anon411::__anon450
acc	sim/mips/sim-main.h	/^  MDMX_accumulator acc; $/;"	m	struct:_sim_cpu
acc	sim/ppc/e500_registers.h	/^  accreg acc;$/;"	m	struct:e500_regs
acc0_regnum	gdb/frv-tdep.h	/^  acc0_regnum = 150,$/;"	e	enum:__anon1757
acc64	sim/rx/cpu.h	110;"	d
acc7_regnum	gdb/frv-tdep.h	/^  acc7_regnum = 157,$/;"	e	enum:__anon1757
acc_busy	sim/frv/profile.h	/^  int acc_busy[64];      \/* Cycles until FR is available.  *\/$/;"	m	struct:__anon247
acc_busy_adjust	sim/frv/profile.h	/^  int acc_busy_adjust[64];$/;"	m	struct:__anon247
acc_latency	sim/frv/profile.h	/^  int acc_latency[64];   \/* Cycles until target FR is available.  *\/$/;"	m	struct:__anon247
acc_names	opcodes/frv-desc.h	/^typedef enum acc_names {$/;"	g
acc_use_is_media_p2	sim/frv/profile-fr400.c	/^acc_use_is_media_p2 (SIM_CPU *cpu, INT acc)$/;"	f	file:
acc_use_is_media_p4	sim/frv/profile-fr400.c	/^acc_use_is_media_p4 (SIM_CPU *cpu, INT acc)$/;"	f	file:
accd	sim/m32r/cpu2.h	/^      DI accd;$/;"	m	struct:parexec::__anon281::__anon327
accd	sim/m32r/cpux.h	/^      DI accd;$/;"	m	struct:parexec::__anon411::__anon457
accept	gdb/common/tdesc.c	/^void tdesc_feature::accept (tdesc_element_visitor &v) const$/;"	f	class:tdesc_feature
accept	gdb/gdbserver/tdesc.c	/^void target_desc::accept (tdesc_element_visitor &v) const$/;"	f	class:target_desc
access	zlib/contrib/untgz/untgz.c	31;"	d	file:
access	zlib/examples/zran.c	/^struct access {$/;"	s	file:
access_control_bits	bfd/som.h	/^  unsigned int access_control_bits : 7;$/;"	m	struct:som_copyable_section_data_struct
access_control_bits	include/som/internal.h	/^  unsigned int access_control_bits : 7;$/;"	m	struct:som_subspace_dictionary_record
access_exec	sim/common/sim-basics.h	/^  access_exec = 1 << exec_map,$/;"	e	enum:__anon646
access_exec	sim/ppc/device.h	/^  access_exec = 4,$/;"	e	enum:_access_type
access_exec_io	sim/common/sim-basics.h	/^  access_exec_io = (access_exec | access_io),$/;"	e	enum:__anon647
access_invalid	sim/common/sim-basics.h	/^  access_invalid = 0,$/;"	e	enum:__anon646
access_invalid	sim/ppc/device.h	/^  access_invalid = 0,$/;"	e	enum:_access_type
access_io	sim/common/sim-basics.h	/^  access_io = 1 << io_map,$/;"	e	enum:__anon646
access_memory	gdb/dwarf2loc.c	/^access_memory (struct gdbarch *arch, struct agent_expr *expr, ULONGEST nbits)$/;"	f	file:
access_read	sim/common/sim-basics.h	/^  access_read = 1 << read_map,$/;"	e	enum:__anon646
access_read	sim/ppc/device.h	/^  access_read = 1,$/;"	e	enum:_access_type
access_read_exec	sim/common/sim-basics.h	/^  access_read_exec = (access_read | access_exec),$/;"	e	enum:__anon647
access_read_exec	sim/ppc/device.h	/^  access_read_exec = 5,$/;"	e	enum:_access_type
access_read_exec_io	sim/common/sim-basics.h	/^  access_read_exec_io = (access_read | access_exec | access_io),$/;"	e	enum:__anon647
access_read_io	sim/common/sim-basics.h	/^  access_read_io = (access_read | access_io),$/;"	e	enum:__anon647
access_read_write	sim/common/sim-basics.h	/^  access_read_write = (access_read | access_write),$/;"	e	enum:__anon647
access_read_write	sim/ppc/device.h	/^  access_read_write = 3,$/;"	e	enum:_access_type
access_read_write_exec	sim/common/sim-basics.h	/^  access_read_write_exec = (access_read | access_write | access_exec),$/;"	e	enum:__anon647
access_read_write_exec	sim/ppc/device.h	/^  access_read_write_exec = 7,$/;"	e	enum:_access_type
access_read_write_exec_io	sim/common/sim-basics.h	/^  access_read_write_exec_io = (access_read | access_write | access_exec | access_io),$/;"	e	enum:__anon647
access_read_write_io	sim/common/sim-basics.h	/^  access_read_write_io = (access_read | access_write | access_io),$/;"	e	enum:__anon647
access_specifier	gdb/c-typeprint.c	/^enum access_specifier$/;"	g	file:
access_to_str	sim/common/sim-utils.c	/^access_to_str (unsigned access)$/;"	f
access_type	gdb/guile/scm-breakpoint.c	/^    enum target_hw_bp_type access_type;$/;"	m	struct:gdbscm_breakpoint_object::__anon1880	typeref:enum:gdbscm_breakpoint_object::__anon1880::target_hw_bp_type	file:
access_type	sim/ppc/device.h	/^} access_type;$/;"	t	typeref:enum:_access_type
access_value_history	gdb/value.c	/^access_value_history (int num)$/;"	f
access_write	sim/common/sim-basics.h	/^  access_write = 1 << write_map,$/;"	e	enum:__anon646
access_write	sim/ppc/device.h	/^  access_write = 2,$/;"	e	enum:_access_type
access_write_exec	sim/common/sim-basics.h	/^  access_write_exec = (access_write | access_exec),$/;"	e	enum:__anon647
access_write_exec	sim/ppc/device.h	/^  access_write_exec = 6,$/;"	e	enum:_access_type
access_write_exec_io	sim/common/sim-basics.h	/^  access_write_exec_io = (access_write | access_exec | access_io),$/;"	e	enum:__anon647
access_write_io	sim/common/sim-basics.h	/^  access_write_io = (access_write | access_io),$/;"	e	enum:__anon647
accesses	sim/frv/cache.h	/^  unsigned long accesses;   \/* number of cache accesses.  *\/$/;"	m	struct:__anon243
accessibility	gdb/c-varobj.c	/^enum accessibility { private_field, protected_field, public_field };$/;"	g	file:
accessibility	gdb/dwarf2read.c	/^  int accessibility = 0;$/;"	m	struct:nextfield	file:
accessors	gdb/ia64-libunwind-tdep.h	/^  void *accessors;$/;"	m	struct:libunwind_descr
accg	gdb/frv-linux-tdep.c	/^  unsigned char accg[8];$/;"	m	struct:__anon1649	file:
accg0123_regnum	gdb/frv-tdep.h	/^  accg0123_regnum = 158,$/;"	e	enum:__anon1757
accg0_regnum	gdb/frv-tdep.h	/^  accg0_regnum = first_pseudo_regnum + 1,$/;"	e	enum:__anon1757
accg4567_regnum	gdb/frv-tdep.h	/^  accg4567_regnum = 159,$/;"	e	enum:__anon1757
accg7_regnum	gdb/frv-tdep.h	/^  accg7_regnum = accg0_regnum + 7,$/;"	e	enum:__anon1757
accg_names	opcodes/frv-desc.h	/^typedef enum accg_names {$/;"	g
acchi	sim/rx/cpu.h	111;"	d
acclo	sim/rx/cpu.h	113;"	d
accmi	sim/rx/cpu.h	112;"	d
accreg	sim/ppc/e500_registers.h	/^typedef unsigned64 accreg;$/;"	t
accs	sim/m32r/cpu2.h	/^      DI accs;$/;"	m	struct:parexec::__anon281::__anon324
accs	sim/m32r/cpux.h	/^      DI accs;$/;"	m	struct:parexec::__anon411::__anon454
accum	include/demangle.h	/^      short accum;$/;"	m	struct:demangle_component::__anon1603::__anon1607
accum	opcodes/bfin-dis.c	317;"	d	file:
accum	sim/m32r/cpu2.h	/^      DI accum;$/;"	m	struct:parexec::__anon281::__anon347
accum	sim/m32r/cpux.h	/^      DI accum;$/;"	m	struct:parexec::__anon411::__anon477
accum_ext	opcodes/bfin-dis.c	315;"	d	file:
accum_word	opcodes/bfin-dis.c	316;"	d	file:
accumulate	bfd/ecofflink.c	/^struct accumulate$/;"	s	file:
ack	gdb/remote-notif.h	/^  void (*ack) (remote_target *remote,$/;"	m	struct:notif_client
ack_command	gdb/remote-notif.h	/^  const char *ack_command;$/;"	m	struct:notif_client
ack_name	gdb/gdbserver/notif.h	/^  const char *ack_name;$/;"	m	struct:notif_server
acked	sim/bfin/devices.h	/^  bool acked;$/;"	m	struct:dv_bfin
acked	sim/bfin/dv-bfin_dma.c	/^  bool acked;$/;"	m	struct:bfin_dma	file:
acked	sim/bfin/dv-bfin_dmac.c	/^  bool acked;$/;"	m	struct:bfin_dmac	file:
acked	sim/bfin/dv-bfin_emac.c	/^  bool acked;$/;"	m	struct:bfin_emac	file:
acked	sim/bfin/dv-bfin_eppi.c	/^  bool acked;$/;"	m	struct:bfin_eppi	file:
acked	sim/bfin/dv-bfin_gptimer.c	/^  bool acked;$/;"	m	struct:bfin_gptimer	file:
acked	sim/bfin/dv-bfin_nfc.c	/^  bool acked;$/;"	m	struct:bfin_nfc	file:
acked	sim/bfin/dv-bfin_ppi.c	/^  bool acked;$/;"	m	struct:bfin_ppi	file:
acked	sim/bfin/dv-bfin_spi.c	/^  bool acked;$/;"	m	struct:bfin_spi	file:
acked	sim/bfin/dv-bfin_twi.c	/^  bool acked;$/;"	m	struct:bfin_twi	file:
acked	sim/bfin/dv-bfin_uart.c	/^  bool acked;$/;"	m	struct:bfin_uart	file:
acked	sim/bfin/dv-bfin_uart2.c	/^  bool acked;$/;"	m	struct:bfin_uart	file:
aclass	gdb/psympriv.h	/^  ENUM_BITFIELD(address_class) aclass : SYMBOL_ACLASS_BITS;$/;"	m	struct:partial_symbol
aclass	gdb/symtab.h	/^  enum address_class aclass;$/;"	m	struct:symbol_impl	typeref:enum:symbol_impl::address_class
aclass_index	gdb/symtab.h	/^  unsigned int aclass_index : SYMBOL_ACLASS_BITS;$/;"	m	struct:symbol
acosf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (acosf);$/;"	v
acosf	gdb/gnulib/import/math.in.h	216;"	d
acosf	gdb/gnulib/import/math.in.h	222;"	d
acosl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (acosl);$/;"	v
acosl	gdb/gnulib/import/math.in.h	231;"	d
acosl	gdb/gnulib/import/math.in.h	237;"	d
acquire_fileio_fd	gdb/target.c	/^acquire_fileio_fd (target_ops *target, int target_fd)$/;"	f	file:
action	bfd/elf32-xtensa.c	/^  text_action_t action;$/;"	m	struct:proposed_action_struct	file:
action	bfd/elf32-xtensa.c	/^  text_action_t action;$/;"	m	struct:text_action_struct	file:
action	gdb/solib-svr4.c	/^  enum probe_action action;$/;"	m	struct:probe_and_action	typeref:enum:probe_and_action::probe_action	file:
action	gdb/solib-svr4.c	/^  enum probe_action action;$/;"	m	struct:probe_info	typeref:enum:probe_info::probe_action	file:
action	gdb/testsuite/gdb.base/sigstep.c	/^struct sigaction action;$/;"	v	typeref:struct:sigaction
action	gdb/testsuite/gdb.threads/attach-into-signal.c	/^void action(int sig, siginfo_t * info, void *uc)$/;"	f
action	include/vms/lbr.h	/^  unsigned char action[2]; \/* 1: delete, 2: insert, 3: replaced.  *\/$/;"	m	struct:vms_leh
action	sim/cris/sim-main.h	/^    char action;$/;"	m	struct:cris_thread_info::__anon738
action_aligns	bfd/elf32-xtensa.c	/^  enum ebb_target_enum *action_aligns;$/;"	m	struct:ebb_constraint_struct	typeref:enum:ebb_constraint_struct::ebb_target_enum	file:
action_allocated	bfd/elf32-xtensa.c	/^  unsigned action_allocated;$/;"	m	struct:ebb_constraint_struct	file:
action_count	bfd/elf32-xtensa.c	/^  unsigned action_count;$/;"	m	struct:ebb_constraint_struct	file:
action_discarded	bfd/elf-bfd.h	/^  unsigned int (*action_discarded)$/;"	m	struct:elf_backend_data
action_discarded	bfd/elf-bfd.h	/^enum action_discarded$/;"	g
action_first	bfd/elf32-xtensa.c	/^action_first (text_action_list *action_list)$/;"	f	file:
action_flag	gdb/jit.h	/^  uint32_t action_flag;$/;"	m	struct:jit_descriptor
action_flag	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  uint32_t action_flag;$/;"	m	struct:jit_descriptor	file:
action_flag	gdb/testsuite/gdb.base/jit-main.c	/^  uint32_t action_flag;$/;"	m	struct:jit_descriptor	file:
action_flag	gdb/testsuite/gdb.base/jit-protocol.h	/^  uint32_t action_flag;$/;"	m	struct:jit_descriptor
action_flag	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  uint32_t action_flag;$/;"	m	struct:jit_descriptor	file:
action_list	bfd/elf32-xtensa.c	/^  text_action_list action_list;$/;"	m	struct:xtensa_relax_info_struct	file:
action_list_count	bfd/elf32-xtensa.c	/^action_list_count (text_action_list *action_list)$/;"	f	file:
action_needed	zlib/os400/make.sh	/^action_needed()$/;"	f
action_next	bfd/elf32-xtensa.c	/^action_next (text_action_list *action_list, text_action *action)$/;"	f	file:
action_remove_bytes_fn	bfd/elf32-xtensa.c	/^action_remove_bytes_fn (splay_tree_node node, void *p)$/;"	f	file:
actions	bfd/elf32-xtensa.c	/^  proposed_action *actions;$/;"	m	struct:ebb_constraint_struct	file:
actions	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action **actions;$/;"	m	struct:tracepoint	typeref:struct:tracepoint::tracepoint_action	file:
actions	gdb/tracepoint.h	/^  std::vector<char *> actions;$/;"	m	struct:uploaded_tp
actions_command	gdb/tracepoint.c	/^actions_command (const char *args, int from_tty)$/;"	f	file:
actions_str	gdb/gdbserver/tracepoint.c	/^  char **actions_str;$/;"	m	struct:tracepoint	file:
activate_cache_requests	sim/frv/profile.c	/^activate_cache_requests (SIM_CPU *cpu)$/;"	f	file:
activation_link	gdb/ada-tasks.c	/^  int activation_link;$/;"	m	struct:atcb_fieldnos	file:
active	gdb/remote.c	/^    int active;			\/* Has state interesting to GDB?$/;"	m	struct:gdb_ext_thread_info	file:
active	sim/frv/profile.c	/^  int active;$/;"	m	struct:__anon245	file:
active_cpu_flags	opcodes/i386-gen.c	/^static i386_cpu_flags active_cpu_flags;$/;"	v	file:
active_ext_lang	gdb/extension.c	/^static const struct extension_language_defn *active_ext_lang$/;"	v	typeref:struct:extension_language_defn	file:
active_ext_lang_state	gdb/extension-priv.h	/^struct active_ext_lang_state$/;"	s
active_gregs	sim/mcore/sim-main.h	/^  word *active_gregs;$/;"	m	struct:_sim_cpu
active_inf	gdb/gnu-nat.c	/^active_inf (void)$/;"	f	file:
active_isstring	opcodes/i386-gen.c	/^static int active_isstring;$/;"	v	file:
active_reg_t	include/xregex2.h	/^typedef unsigned long int active_reg_t;$/;"	t
active_rpc_handle	gdb/windows-tdep.c	/^    uint32_t active_rpc_handle;			\/* %fs:0x0028 *\/$/;"	m	struct:thread_information_block_32	file:
active_rpc_handle	gdb/windows-tdep.c	/^    uint64_t active_rpc_handle;			\/* %gs:0x0050 *\/$/;"	m	struct:thread_information_block_64	file:
active_seg_prefix	opcodes/i386-dis.c	/^static int active_seg_prefix;$/;"	v	file:
activoff	include/vms/eihd.h	/^  unsigned char activoff[4];$/;"	m	struct:vms_eihd
actual_register_packet_size	gdb/remote.c	/^  long actual_register_packet_size;$/;"	m	struct:remote_arch_state	file:
ada	gdb/symtab.h	/^  const ada_lookup_name_info &ada () const$/;"	f	class:final
ada_add_all_symbols	gdb/ada-lang.c	/^ada_add_all_symbols (struct obstack *obstackp,$/;"	f	file:
ada_add_block_renamings	gdb/ada-lang.c	/^ada_add_block_renamings (struct obstack *obstackp,$/;"	f	file:
ada_add_block_symbols	gdb/ada-lang.c	/^ada_add_block_symbols (struct obstack *obstackp,$/;"	f	file:
ada_add_exceptions_from_frame	gdb/ada-lang.c	/^ada_add_exceptions_from_frame (compiled_regex *preg,$/;"	f	file:
ada_add_global_exceptions	gdb/ada-lang.c	/^ada_add_global_exceptions (compiled_regex *preg,$/;"	f	file:
ada_add_local_symbols	gdb/ada-lang.c	/^ada_add_local_symbols (struct obstack *obstackp,$/;"	f	file:
ada_add_standard_exceptions	gdb/ada-lang.c	/^ada_add_standard_exceptions (compiled_regex *preg,$/;"	f	file:
ada_aligned_type	gdb/ada-lang.c	/^ada_aligned_type (struct type *type)$/;"	f
ada_aligned_value_addr	gdb/ada-lang.c	/^ada_aligned_value_addr (struct type *type, const gdb_byte *valaddr)$/;"	f
ada_args_match	gdb/ada-lang.c	/^ada_args_match (struct symbol *func, struct value **actuals, int n_actuals)$/;"	f	file:
ada_array_arity	gdb/ada-lang.c	/^ada_array_arity (struct type *type)$/;"	f
ada_array_bound	gdb/ada-lang.c	/^ada_array_bound (struct value *arr, int n, int which)$/;"	f	file:
ada_array_bound_from_type	gdb/ada-lang.c	/^ada_array_bound_from_type (struct type *arr_type, int n, int which)$/;"	f	file:
ada_array_element_type	gdb/ada-lang.c	/^ada_array_element_type (struct type *type, int nindices)$/;"	f
ada_array_length	gdb/ada-lang.c	/^ada_array_length (struct value *arr, int n)$/;"	f	file:
ada_attribute_name	gdb/ada-lang.c	/^ada_attribute_name (enum exp_opcode n)$/;"	f
ada_build_task_list	gdb/ada-tasks.c	/^ada_build_task_list (void)$/;"	f
ada_catch_assert	gdb/ada-lang.h	/^  ada_catch_assert,$/;"	e	enum:ada_exception_catchpoint_kind
ada_catch_exception	gdb/ada-lang.h	/^  ada_catch_exception,$/;"	e	enum:ada_exception_catchpoint_kind
ada_catch_exception_unhandled	gdb/ada-lang.h	/^  ada_catch_exception_unhandled,$/;"	e	enum:ada_exception_catchpoint_kind
ada_catch_handlers	gdb/ada-lang.h	/^  ada_catch_handlers$/;"	e	enum:ada_exception_catchpoint_kind
ada_catchpoint_location_dtor	gdb/ada-lang.c	/^ada_catchpoint_location_dtor (struct bp_location *bl)$/;"	f	file:
ada_catchpoint_location_ops	gdb/ada-lang.c	/^static const struct bp_location_ops ada_catchpoint_location_ops =$/;"	v	typeref:struct:bp_location_ops	file:
ada_check_typedef	gdb/ada-lang.c	/^ada_check_typedef (struct type *type)$/;"	f
ada_clear_symbol_cache	gdb/ada-lang.c	/^ada_clear_symbol_cache (void)$/;"	f	file:
ada_coerce_ref	gdb/ada-lang.c	/^ada_coerce_ref (struct value *val0)$/;"	f	file:
ada_coerce_to_simple_array	gdb/ada-lang.c	/^ada_coerce_to_simple_array (struct value *arr)$/;"	f
ada_coerce_to_simple_array_ptr	gdb/ada-lang.c	/^ada_coerce_to_simple_array_ptr (struct value *arr)$/;"	f
ada_coerce_to_simple_array_type	gdb/ada-lang.c	/^ada_coerce_to_simple_array_type (struct type *type)$/;"	f
ada_collect_symbol_completion_matches	gdb/ada-lang.c	/^ada_collect_symbol_completion_matches (completion_tracker &tracker,$/;"	f	file:
ada_completer_word_break_characters	gdb/ada-lang.c	/^static const char ada_completer_word_break_characters[] =$/;"	v	file:
ada_convert_actual	gdb/ada-lang.c	/^ada_convert_actual (struct value *actual, struct type *formal_type0)$/;"	f
ada_decode	gdb/ada-lang.c	/^ada_decode (const char *encoded)$/;"	f
ada_decode_symbol	gdb/ada-lang.c	/^ada_decode_symbol (const struct general_symbol_info *arg)$/;"	f
ada_decoded_op_name	gdb/ada-lang.c	/^ada_decoded_op_name (enum exp_opcode op)$/;"	f	file:
ada_delta	gdb/ada-lang.c	/^ada_delta (struct type *type)$/;"	f
ada_demangle	libiberty/cplus-dem.c	/^ada_demangle (const char *mangled, int option ATTRIBUTE_UNUSED)$/;"	f
ada_discrete_type_high_bound	gdb/ada-lang.c	/^ada_discrete_type_high_bound (struct type *type)$/;"	f
ada_discrete_type_low_bound	gdb/ada-lang.c	/^ada_discrete_type_low_bound (struct type *type)$/;"	f
ada_dump_subexp_body	gdb/ada-lang.c	/^ada_dump_subexp_body (struct expression *exp, struct ui_file *stream, int elt)$/;"	f	file:
ada_emit_char	gdb/ada-valprint.c	/^ada_emit_char (int c, struct type *type, struct ui_file *stream,$/;"	f
ada_encode	gdb/ada-lang.c	/^ada_encode (const char *decoded)$/;"	f
ada_encode_1	gdb/ada-lang.c	/^ada_encode_1 (const char *decoded, bool throw_errors)$/;"	f	file:
ada_ensure_varsize_limit	gdb/ada-lang.c	/^ada_ensure_varsize_limit (const struct type *type)$/;"	f
ada_enum_name	gdb/ada-lang.c	/^ada_enum_name (const char *name)$/;"	f
ada_evaluate_subexp	gdb/ada-lang.c	/^ada_evaluate_subexp (struct type *expect_type, struct expression *exp,$/;"	f	file:
ada_evaluate_subexp_for_cast	gdb/ada-lang.c	/^ada_evaluate_subexp_for_cast (expression *exp, int *pos,$/;"	f	file:
ada_exc_info	gdb/ada-lang.h	/^struct ada_exc_info$/;"	s
ada_exception_breakpoint_ops	gdb/ada-lang.c	/^ada_exception_breakpoint_ops (enum ada_exception_catchpoint_kind ex)$/;"	f	file:
ada_exception_catchpoint_cond_string	gdb/ada-lang.c	/^ada_exception_catchpoint_cond_string (const char *excep_string,$/;"	f	file:
ada_exception_catchpoint_kind	gdb/ada-lang.h	/^enum ada_exception_catchpoint_kind$/;"	g
ada_exception_message	gdb/ada-lang.c	/^ada_exception_message (void)$/;"	f	class:gdb
ada_exception_message_1	gdb/ada-lang.c	/^ada_exception_message_1 (void)$/;"	f	class:gdb
ada_exception_name_addr	gdb/ada-lang.c	/^ada_exception_name_addr (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
ada_exception_name_addr_1	gdb/ada-lang.c	/^ada_exception_name_addr_1 (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
ada_exception_sal	gdb/ada-lang.c	/^ada_exception_sal (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
ada_exception_support_info_sniffer	gdb/ada-lang.c	/^ada_exception_support_info_sniffer (void)$/;"	f	file:
ada_exception_sym_name	gdb/ada-lang.c	/^ada_exception_sym_name (enum ada_exception_catchpoint_kind ex)$/;"	f	file:
ada_exceptions_list	gdb/ada-lang.c	/^ada_exceptions_list (const char *regexp)$/;"	f
ada_exceptions_list_1	gdb/ada-lang.c	/^ada_exceptions_list_1 (compiled_regex *preg)$/;"	f	file:
ada_exp_descriptor	gdb/ada-lang.c	/^static const struct exp_descriptor ada_exp_descriptor = {$/;"	v	typeref:struct:exp_descriptor	file:
ada_extensions	gdb/ada-lang.c	/^static const char *ada_extensions[] =$/;"	v	file:
ada_find_any_type	gdb/ada-lang.c	/^ada_find_any_type (const char *name)$/;"	f	file:
ada_find_any_type_symbol	gdb/ada-lang.c	/^ada_find_any_type_symbol (const char *name)$/;"	f	file:
ada_find_parallel_type	gdb/ada-lang.c	/^ada_find_parallel_type (struct type *type, const char *suffix)$/;"	f
ada_find_parallel_type_with_name	gdb/ada-lang.c	/^ada_find_parallel_type_with_name (struct type *type, const char *name)$/;"	f	file:
ada_find_printable_frame	gdb/ada-lang.c	/^ada_find_printable_frame (struct frame_info *fi)$/;"	f
ada_find_renaming_symbol	gdb/ada-lang.c	/^ada_find_renaming_symbol (struct symbol *name_sym, const struct block *block)$/;"	f
ada_fixup_array_indexes_type	gdb/ada-lang.c	/^ada_fixup_array_indexes_type (struct type *index_desc_type)$/;"	f
ada_fold_name	gdb/ada-lang.c	/^ada_fold_name (const char *name)$/;"	f
ada_forward_operator_length	gdb/ada-lang.c	/^ada_forward_operator_length (struct expression *exp, int pc,$/;"	f	file:
ada_free_objfile_observer	gdb/ada-lang.c	/^ada_free_objfile_observer (struct objfile *objfile)$/;"	f	file:
ada_free_symbol_cache	gdb/ada-lang.c	/^ada_free_symbol_cache (struct ada_symbol_cache *sym_cache)$/;"	f	file:
ada_get_base_type	gdb/ada-lang.c	/^ada_get_base_type (struct type *raw_type)$/;"	f
ada_get_decoded_type	gdb/ada-lang.c	/^ada_get_decoded_type (struct type *type)$/;"	f
ada_get_decoded_value	gdb/ada-lang.c	/^ada_get_decoded_value (struct value *value)$/;"	f
ada_get_field_index	gdb/ada-lang.c	/^ada_get_field_index (const struct type *type, const char *field_name,$/;"	f
ada_get_gdb_completer_word_break_characters	gdb/ada-lang.c	/^ada_get_gdb_completer_word_break_characters (void)$/;"	f	file:
ada_get_symbol_cache	gdb/ada-lang.c	/^ada_get_symbol_cache (struct program_space *pspace)$/;"	f	file:
ada_get_symbol_name_matcher	gdb/ada-lang.c	/^ada_get_symbol_name_matcher (const lookup_name_info &lookup_name)$/;"	f	file:
ada_get_task_info_from_ptid	gdb/ada-tasks.c	/^ada_get_task_info_from_ptid (ptid_t ptid)$/;"	f
ada_get_task_number	gdb/ada-tasks.c	/^ada_get_task_number (thread_info *thread)$/;"	f
ada_get_tcb_types_info	gdb/ada-tasks.c	/^ada_get_tcb_types_info (void)$/;"	f
ada_get_tsd_from_tag	gdb/ada-lang.c	/^ada_get_tsd_from_tag (struct value *tag)$/;"	f	file:
ada_get_tsd_type	gdb/ada-lang.c	/^ada_get_tsd_type (struct inferior *inf)$/;"	f	file:
ada_has_this_exception_support	gdb/ada-lang.c	/^ada_has_this_exception_support (const struct exception_support_info *einfo)$/;"	f	file:
ada_identical_enum_types_p	gdb/ada-lang.c	/^ada_identical_enum_types_p (struct type *type1, struct type *type2)$/;"	f	file:
ada_ignore_descriptive_types_p	gdb/ada-lang.c	/^static int ada_ignore_descriptive_types_p = 0;$/;"	v	file:
ada_in_variant	gdb/ada-lang.c	/^ada_in_variant (LONGEST val, struct type *type, int field_num)$/;"	f
ada_index_struct_field	gdb/ada-lang.c	/^ada_index_struct_field (int index, struct value *arg, int offset,$/;"	f	file:
ada_index_struct_field_1	gdb/ada-lang.c	/^ada_index_struct_field_1 (int *index_p, struct value *arg, int offset,$/;"	f	file:
ada_index_type	gdb/ada-lang.c	/^ada_index_type (struct type *type, int n, const char *name)$/;"	f	file:
ada_inferior_data	gdb/ada-lang.c	/^static const struct inferior_data *ada_inferior_data;$/;"	v	typeref:struct:inferior_data	file:
ada_inferior_data	gdb/ada-lang.c	/^struct ada_inferior_data$/;"	s	file:
ada_inferior_data_cleanup	gdb/ada-lang.c	/^ada_inferior_data_cleanup (struct inferior *inf, void *arg)$/;"	f	file:
ada_inferior_exit	gdb/ada-lang.c	/^ada_inferior_exit (struct inferior *inf)$/;"	f	file:
ada_init_symbol_cache	gdb/ada-lang.c	/^ada_init_symbol_cache (struct ada_symbol_cache *sym_cache)$/;"	f	file:
ada_is_aligner_type	gdb/ada-lang.c	/^ada_is_aligner_type (struct type *type)$/;"	f
ada_is_array_descriptor_type	gdb/ada-lang.c	/^ada_is_array_descriptor_type (struct type *type)$/;"	f
ada_is_array_type	gdb/ada-lang.c	/^ada_is_array_type (struct type *type)$/;"	f	file:
ada_is_bogus_array_descriptor	gdb/ada-lang.c	/^ada_is_bogus_array_descriptor (struct type *type)$/;"	f
ada_is_character_type	gdb/ada-lang.c	/^ada_is_character_type (struct type *type)$/;"	f
ada_is_constrained_packed_array_type	gdb/ada-lang.c	/^ada_is_constrained_packed_array_type (struct type *type)$/;"	f
ada_is_direct_array_type	gdb/ada-lang.c	/^ada_is_direct_array_type (struct type *type)$/;"	f	file:
ada_is_dispatch_table_ptr_type	gdb/ada-lang.c	/^ada_is_dispatch_table_ptr_type (struct type *type)$/;"	f	file:
ada_is_exception_sym	gdb/ada-lang.c	/^ada_is_exception_sym (struct symbol *sym)$/;"	f	file:
ada_is_fixed_point_type	gdb/ada-lang.c	/^ada_is_fixed_point_type (struct type *type)$/;"	f
ada_is_ignored_field	gdb/ada-lang.c	/^ada_is_ignored_field (struct type *type, int field_num)$/;"	f
ada_is_interface_tag	gdb/ada-lang.c	/^ada_is_interface_tag (struct type *type)$/;"	f	file:
ada_is_modular_type	gdb/ada-lang.c	/^ada_is_modular_type (struct type *type)$/;"	f
ada_is_non_standard_exception_sym	gdb/ada-lang.c	/^ada_is_non_standard_exception_sym (struct symbol *sym)$/;"	f	file:
ada_is_others_clause	gdb/ada-lang.c	/^ada_is_others_clause (struct type *type, int field_num)$/;"	f
ada_is_packed_array_type	gdb/ada-lang.c	/^ada_is_packed_array_type  (struct type *type)$/;"	f	file:
ada_is_parent_field	gdb/ada-lang.c	/^ada_is_parent_field (struct type *type, int field_num)$/;"	f
ada_is_range_type_name	gdb/ada-lang.c	/^ada_is_range_type_name (const char *name)$/;"	f
ada_is_redundant_index_type_desc	gdb/ada-lang.c	/^ada_is_redundant_index_type_desc (struct type *array_type,$/;"	f	file:
ada_is_redundant_range_encoding	gdb/ada-lang.c	/^ada_is_redundant_range_encoding (struct type *range_type,$/;"	f	file:
ada_is_simple_array_type	gdb/ada-lang.c	/^ada_is_simple_array_type (struct type *type)$/;"	f
ada_is_string_type	gdb/ada-lang.c	/^ada_is_string_type (struct type *type)$/;"	f
ada_is_system_address_type	gdb/ada-lang.c	/^ada_is_system_address_type (struct type *type)$/;"	f
ada_is_tag_type	gdb/ada-lang.c	/^ada_is_tag_type (struct type *type)$/;"	f
ada_is_tagged_type	gdb/ada-lang.c	/^ada_is_tagged_type (struct type *type, int refok)$/;"	f
ada_is_unconstrained_packed_array_type	gdb/ada-lang.c	/^ada_is_unconstrained_packed_array_type (struct type *type)$/;"	f	file:
ada_is_variant_part	gdb/ada-lang.c	/^ada_is_variant_part (struct type *type, int field_num)$/;"	f
ada_is_wrapper_field	gdb/ada-lang.c	/^ada_is_wrapper_field (struct type *type, int field_num)$/;"	f
ada_iterate_over_symbols	gdb/ada-lang.c	/^ada_iterate_over_symbols$/;"	f	file:
ada_known_tasks_kind	gdb/ada-tasks.c	/^enum ada_known_tasks_kind$/;"	g	file:
ada_la_decode	gdb/ada-lang.c	/^ada_la_decode (const char *encoded, int options)$/;"	f	file:
ada_language_arch_info	gdb/ada-lang.c	/^ada_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
ada_language_defn	gdb/ada-lang.c	/^extern const struct language_defn ada_language_defn = {$/;"	v	typeref:struct:language_defn
ada_lookup_encoded_symbol	gdb/ada-lang.c	/^ada_lookup_encoded_symbol (const char *name, const struct block *block,$/;"	f
ada_lookup_name	gdb/ada-lang.c	/^ada_lookup_name (const lookup_name_info &lookup_name)$/;"	f	file:
ada_lookup_name_info	gdb/ada-lang.c	/^ada_lookup_name_info::ada_lookup_name_info (const lookup_name_info &lookup_name)$/;"	f	class:ada_lookup_name_info
ada_lookup_simple_minsym	gdb/ada-lang.c	/^ada_lookup_simple_minsym (const char *name)$/;"	f
ada_lookup_struct_elt_type	gdb/ada-lang.c	/^ada_lookup_struct_elt_type (struct type *type, const char *name, int refok,$/;"	f	file:
ada_lookup_symbol	gdb/ada-lang.c	/^ada_lookup_symbol (const char *name, const struct block *block0,$/;"	f
ada_lookup_symbol_list	gdb/ada-lang.c	/^ada_lookup_symbol_list (const char *name, const struct block *block,$/;"	f
ada_lookup_symbol_list_worker	gdb/ada-lang.c	/^ada_lookup_symbol_list_worker (const lookup_name_info &lookup_name,$/;"	f	file:
ada_lookup_symbol_nonlocal	gdb/ada-lang.c	/^ada_lookup_symbol_nonlocal (const struct language_defn *langdef,$/;"	f	file:
ada_main_name	gdb/ada-lang.c	/^ada_main_name (void)$/;"	f
ada_mangled	gdb/symtab.h	/^  unsigned int ada_mangled : 1;$/;"	m	struct:general_symbol_info
ada_modulus	gdb/ada-lang.c	/^ada_modulus (struct type *type)$/;"	f
ada_name_of_child	gdb/ada-varobj.c	/^ada_name_of_child (const struct varobj *parent, int index)$/;"	f	file:
ada_name_of_variable	gdb/ada-varobj.c	/^ada_name_of_variable (const struct varobj *parent)$/;"	f	file:
ada_name_prefix_len	gdb/ada-lang.c	/^ada_name_prefix_len (const char *name)$/;"	f
ada_new_objfile_observer	gdb/ada-lang.c	/^ada_new_objfile_observer (struct objfile *objfile)$/;"	f	file:
ada_number_of_children	gdb/ada-varobj.c	/^ada_number_of_children (const struct varobj *var)$/;"	f	file:
ada_op_name	gdb/ada-lang.c	/^ada_op_name (enum exp_opcode opcode)$/;"	f	file:
ada_op_print_tab	gdb/ada-lang.c	/^static const struct op_print ada_op_print_tab[] = {$/;"	v	typeref:struct:op_print	file:
ada_operator_check	gdb/ada-lang.c	/^ada_operator_check (struct expression *exp, int pos,$/;"	f	file:
ada_operator_length	gdb/ada-lang.c	/^ada_operator_length (const struct expression *exp, int pc, int *oplenp,$/;"	f	file:
ada_opname_map	gdb/ada-lang.h	/^struct ada_opname_map$/;"	s
ada_opname_table	gdb/ada-lang.c	/^const struct ada_opname_map ada_opname_table[] = {$/;"	v	typeref:struct:ada_opname_map
ada_parent_type	gdb/ada-lang.c	/^ada_parent_type (struct type *type)$/;"	f
ada_parse_renaming	gdb/ada-lang.c	/^ada_parse_renaming (struct symbol *sym,$/;"	f
ada_path_expr_of_child	gdb/ada-varobj.c	/^ada_path_expr_of_child (const struct varobj *child)$/;"	f	file:
ada_prefer_type	gdb/ada-lang.c	/^ada_prefer_type (struct type *type0, struct type *type1)$/;"	f
ada_primitive_type_char	gdb/ada-lang.c	/^  ada_primitive_type_char,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_double	gdb/ada-lang.c	/^  ada_primitive_type_double,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_float	gdb/ada-lang.c	/^  ada_primitive_type_float,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_int	gdb/ada-lang.c	/^  ada_primitive_type_int,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_long	gdb/ada-lang.c	/^  ada_primitive_type_long,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_long_double	gdb/ada-lang.c	/^  ada_primitive_type_long_double,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_long_long	gdb/ada-lang.c	/^  ada_primitive_type_long_long,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_natural	gdb/ada-lang.c	/^  ada_primitive_type_natural,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_positive	gdb/ada-lang.c	/^  ada_primitive_type_positive,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_short	gdb/ada-lang.c	/^  ada_primitive_type_short,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_storage_offset	gdb/ada-lang.c	/^  ada_primitive_type_storage_offset,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_system_address	gdb/ada-lang.c	/^  ada_primitive_type_system_address,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_type_void	gdb/ada-lang.c	/^  ada_primitive_type_void,$/;"	e	enum:ada_primitive_types	file:
ada_primitive_types	gdb/ada-lang.c	/^enum ada_primitive_types {$/;"	g	file:
ada_print_array_index	gdb/ada-lang.c	/^ada_print_array_index (struct value *index_value, struct ui_file *stream,$/;"	f	file:
ada_print_floating	gdb/ada-valprint.c	/^ada_print_floating (const gdb_byte *valaddr, struct type *type,$/;"	f	file:
ada_print_scalar	gdb/ada-valprint.c	/^ada_print_scalar (struct type *type, LONGEST val, struct ui_file *stream)$/;"	f
ada_print_subexp	gdb/ada-lang.c	/^ada_print_subexp (struct expression *exp, int *pos,$/;"	f	file:
ada_print_symbol_signature	gdb/ada-lang.c	/^ada_print_symbol_signature (struct ui_file *stream, struct symbol *sym,$/;"	f	file:
ada_print_type	gdb/ada-typeprint.c	/^ada_print_type (struct type *type0, const char *varstring,$/;"	f
ada_print_typedef	gdb/ada-typeprint.c	/^ada_print_typedef (struct type *type, struct symbol *new_symbol,$/;"	f
ada_printchar	gdb/ada-valprint.c	/^ada_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f
ada_printstr	gdb/ada-valprint.c	/^ada_printstr (struct ui_file *stream, struct type *type,$/;"	f
ada_promote_array_of_integrals	gdb/ada-lang.c	/^ada_promote_array_of_integrals (struct type *type, struct value *val)$/;"	f	file:
ada_pspace_data	gdb/ada-lang.c	/^struct ada_pspace_data$/;"	s	file:
ada_pspace_data_cleanup	gdb/ada-lang.c	/^ada_pspace_data_cleanup (struct program_space *pspace, void *data)$/;"	f	file:
ada_pspace_data_handle	gdb/ada-lang.c	/^static const struct program_space_data *ada_pspace_data_handle;$/;"	v	typeref:struct:program_space_data	file:
ada_read_renaming_var_value	gdb/ada-lang.c	/^ada_read_renaming_var_value (struct symbol *renaming_sym,$/;"	f	file:
ada_read_var_value	gdb/ada-lang.c	/^ada_read_var_value (struct symbol *var, const struct block *var_block,$/;"	f	file:
ada_remove_Xbn_suffix	gdb/ada-lang.c	/^ada_remove_Xbn_suffix (const char *encoded, int *len)$/;"	f	file:
ada_remove_po_subprogram_suffix	gdb/ada-lang.c	/^ada_remove_po_subprogram_suffix (const char *encoded, int *len)$/;"	f	file:
ada_remove_trailing_digits	gdb/ada-lang.c	/^ada_remove_trailing_digits (const char *encoded, int *len)$/;"	f	file:
ada_renaming_category	gdb/ada-lang.h	/^enum ada_renaming_category$/;"	g
ada_resolve_function	gdb/ada-lang.c	/^ada_resolve_function (struct block_symbol syms[],$/;"	f	file:
ada_same_array_size_p	gdb/ada-lang.c	/^ada_same_array_size_p (struct type *t1, struct type *t2)$/;"	f	file:
ada_scaling_factor	gdb/ada-lang.c	/^ada_scaling_factor (struct type *type)$/;"	f
ada_scaling_type	gdb/ada-lang.c	/^ada_scaling_type (struct type *type)$/;"	f	file:
ada_scan_number	gdb/ada-lang.c	/^ada_scan_number (const char str[], int k, LONGEST * R, int *new_k)$/;"	f
ada_search_struct_field	gdb/ada-lang.c	/^ada_search_struct_field (const char *name, struct value *arg, int offset,$/;"	f	file:
ada_sniff_from_mangled_name	gdb/ada-lang.c	/^ada_sniff_from_mangled_name (const char *mangled, char **out)$/;"	f	file:
ada_symbol_cache	gdb/ada-lang.c	/^struct ada_symbol_cache$/;"	s	file:
ada_symbol_name_matches	gdb/ada-lang.c	/^ada_symbol_name_matches (const char *symbol_search_name,$/;"	f	file:
ada_tag_name	gdb/ada-lang.c	/^ada_tag_name (struct value *tag)$/;"	f
ada_tag_name_from_tsd	gdb/ada-lang.c	/^ada_tag_name_from_tsd (struct value *tsd)$/;"	f	file:
ada_tag_type	gdb/ada-lang.c	/^ada_tag_type (struct value *val)$/;"	f
ada_tag_value_at_base_address	gdb/ada-lang.c	/^ada_tag_value_at_base_address (struct value *obj)$/;"	f
ada_task_info	gdb/ada-lang.h	/^struct ada_task_info$/;"	s
ada_task_info_s	gdb/ada-tasks.c	/^DEF_VEC_O(ada_task_info_s);$/;"	v
ada_task_info_s	gdb/ada-tasks.c	/^typedef struct ada_task_info ada_task_info_s;$/;"	t	typeref:struct:ada_task_info	file:
ada_task_is_alive	gdb/ada-tasks.c	/^ada_task_is_alive (struct ada_task_info *task_info)$/;"	f	file:
ada_task_list_changed	gdb/ada-tasks.c	/^ada_task_list_changed (struct inferior *inf)$/;"	f	file:
ada_task_list_iterator_ftype	gdb/ada-lang.h	/^typedef void (ada_task_list_iterator_ftype) (struct ada_task_info *task);$/;"	t
ada_tasks_inferior_data	gdb/ada-tasks.c	/^struct ada_tasks_inferior_data$/;"	s	file:
ada_tasks_inferior_data_handle	gdb/ada-tasks.c	/^static const struct inferior_data *ada_tasks_inferior_data_handle;$/;"	v	typeref:struct:inferior_data	file:
ada_tasks_inferior_data_sniffer	gdb/ada-tasks.c	/^ada_tasks_inferior_data_sniffer (struct ada_tasks_inferior_data *data)$/;"	f	file:
ada_tasks_invalidate_inferior_data	gdb/ada-tasks.c	/^ada_tasks_invalidate_inferior_data (struct inferior *inf)$/;"	f	file:
ada_tasks_invalidate_pspace_data	gdb/ada-tasks.c	/^ada_tasks_invalidate_pspace_data (struct program_space *pspace)$/;"	f	file:
ada_tasks_new_objfile_observer	gdb/ada-tasks.c	/^ada_tasks_new_objfile_observer (struct objfile *objfile)$/;"	f	file:
ada_tasks_normal_stop_observer	gdb/ada-tasks.c	/^ada_tasks_normal_stop_observer (struct bpstats *unused_args, int unused_args2)$/;"	f	file:
ada_tasks_pspace_data	gdb/ada-tasks.c	/^struct ada_tasks_pspace_data$/;"	s	file:
ada_tasks_pspace_data_handle	gdb/ada-tasks.c	/^static const struct program_space_data *ada_tasks_pspace_data_handle;$/;"	v	typeref:struct:program_space_data	file:
ada_template_to_fixed_record_type_1	gdb/ada-lang.c	/^ada_template_to_fixed_record_type_1 (struct type *type,$/;"	f
ada_to_fixed_type	gdb/ada-lang.c	/^ada_to_fixed_type (struct type *type, const gdb_byte *valaddr,$/;"	f
ada_to_fixed_type_1	gdb/ada-lang.c	/^ada_to_fixed_type_1 (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_to_fixed_value	gdb/ada-lang.c	/^ada_to_fixed_value (struct value *val)$/;"	f
ada_to_fixed_value_create	gdb/ada-lang.c	/^ada_to_fixed_value_create (struct type *type0, CORE_ADDR address,$/;"	f	file:
ada_type_match	gdb/ada-lang.c	/^ada_type_match (struct type *ftype, struct type *atype, int may_deref)$/;"	f	file:
ada_type_name	gdb/ada-lang.c	/^ada_type_name (struct type *type)$/;"	f
ada_type_of_array	gdb/ada-lang.c	/^ada_type_of_array (struct value *arr, int bounds)$/;"	f
ada_type_of_child	gdb/ada-varobj.c	/^ada_type_of_child (const struct varobj *parent, int index)$/;"	f	file:
ada_typedef_target_type	gdb/ada-lang.c	/^ada_typedef_target_type (struct type *type)$/;"	f	file:
ada_unhandled_exception_name_addr	gdb/ada-lang.c	/^ada_unhandled_exception_name_addr (void)$/;"	f	file:
ada_unhandled_exception_name_addr_from_raise	gdb/ada-lang.c	/^ada_unhandled_exception_name_addr_from_raise (void)$/;"	f	file:
ada_unhandled_exception_name_addr_ftype	gdb/ada-lang.c	/^typedef CORE_ADDR (ada_unhandled_exception_name_addr_ftype) (void);$/;"	t	file:
ada_unpack_from_contents	gdb/ada-lang.c	/^ada_unpack_from_contents (const gdb_byte *src, int bit_offset, int bit_size,$/;"	f	file:
ada_unqualified_name	gdb/ada-lang.c	/^ada_unqualified_name (const char *decoded_name)$/;"	f	file:
ada_update_initial_language	gdb/ada-lang.c	/^ada_update_initial_language (enum language lang)$/;"	f
ada_val_print	gdb/ada-valprint.c	/^ada_val_print (struct type *type,$/;"	f
ada_val_print_1	gdb/ada-valprint.c	/^ada_val_print_1 (struct type *type,$/;"	f	file:
ada_val_print_array	gdb/ada-valprint.c	/^ada_val_print_array (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_enum	gdb/ada-valprint.c	/^ada_val_print_enum (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_flt	gdb/ada-valprint.c	/^ada_val_print_flt (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_gnat_array	gdb/ada-valprint.c	/^ada_val_print_gnat_array (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_num	gdb/ada-valprint.c	/^ada_val_print_num (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_ptr	gdb/ada-valprint.c	/^ada_val_print_ptr (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_ref	gdb/ada-valprint.c	/^ada_val_print_ref (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_string	gdb/ada-valprint.c	/^ada_val_print_string (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
ada_val_print_struct_union	gdb/ada-valprint.c	/^ada_val_print_struct_union$/;"	f	file:
ada_value_assign	gdb/ada-lang.c	/^ada_value_assign (struct value *toval, struct value *fromval)$/;"	f	file:
ada_value_binop	gdb/ada-lang.c	/^ada_value_binop (struct value *arg1, struct value *arg2, enum exp_opcode op)$/;"	f	file:
ada_value_cast	gdb/ada-lang.c	/^ada_value_cast (struct type *type, struct value *arg2)$/;"	f	file:
ada_value_equal	gdb/ada-lang.c	/^ada_value_equal (struct value *arg1, struct value *arg2)$/;"	f	file:
ada_value_has_mutated	gdb/ada-varobj.c	/^ada_value_has_mutated (const struct varobj *var, struct value *new_val,$/;"	f	file:
ada_value_ind	gdb/ada-lang.c	/^ada_value_ind (struct value *val0)$/;"	f
ada_value_is_changeable_p	gdb/ada-varobj.c	/^ada_value_is_changeable_p (const struct varobj *var)$/;"	f	file:
ada_value_of_child	gdb/ada-varobj.c	/^ada_value_of_child (const struct varobj *parent, int index)$/;"	f	file:
ada_value_of_variable	gdb/ada-varobj.c	/^ada_value_of_variable (const struct varobj *var,$/;"	f	file:
ada_value_primitive_field	gdb/ada-lang.c	/^ada_value_primitive_field (struct value *arg1, int offset, int fieldno,$/;"	f	file:
ada_value_primitive_packed_val	gdb/ada-lang.c	/^ada_value_primitive_packed_val (struct value *obj, const gdb_byte *valaddr,$/;"	f
ada_value_print	gdb/ada-valprint.c	/^ada_value_print (struct value *val0, struct ui_file *stream,$/;"	f
ada_value_ptr_subscript	gdb/ada-lang.c	/^ada_value_ptr_subscript (struct value *arr, int arity, struct value **ind)$/;"	f	file:
ada_value_slice	gdb/ada-lang.c	/^ada_value_slice (struct value *array, int low, int high)$/;"	f	file:
ada_value_slice_from_ptr	gdb/ada-lang.c	/^ada_value_slice_from_ptr (struct value *array_ptr, struct type *type,$/;"	f	file:
ada_value_struct_elt	gdb/ada-lang.c	/^ada_value_struct_elt (struct value *arg, const char *name, int no_err)$/;"	f
ada_value_subscript	gdb/ada-lang.c	/^ada_value_subscript (struct value *arr, int arity, struct value **ind)$/;"	f
ada_value_tag	gdb/ada-lang.c	/^ada_value_tag (struct value *val)$/;"	f
ada_variant_discrim_name	gdb/ada-lang.c	/^ada_variant_discrim_name (struct type *type0)$/;"	f
ada_variant_discrim_type	gdb/ada-lang.c	/^ada_variant_discrim_type (struct type *var_type, struct type *outer_type)$/;"	f
ada_varobj_adjust_for_child_access	gdb/ada-varobj.c	/^ada_varobj_adjust_for_child_access (struct value **value,$/;"	f	file:
ada_varobj_decode_var	gdb/ada-varobj.c	/^ada_varobj_decode_var (struct value **value_ptr, struct type **type_ptr)$/;"	f	file:
ada_varobj_describe_child	gdb/ada-varobj.c	/^ada_varobj_describe_child (struct value *parent_value,$/;"	f	file:
ada_varobj_describe_ptr_child	gdb/ada-varobj.c	/^ada_varobj_describe_ptr_child (struct value *parent_value,$/;"	f	file:
ada_varobj_describe_simple_array_child	gdb/ada-varobj.c	/^ada_varobj_describe_simple_array_child (struct value *parent_value,$/;"	f	file:
ada_varobj_describe_struct_child	gdb/ada-varobj.c	/^ada_varobj_describe_struct_child (struct value *parent_value,$/;"	f	file:
ada_varobj_get_array_number_of_children	gdb/ada-varobj.c	/^ada_varobj_get_array_number_of_children (struct value *parent_value,$/;"	f	file:
ada_varobj_get_name_of_child	gdb/ada-varobj.c	/^ada_varobj_get_name_of_child (struct value *parent_value,$/;"	f	file:
ada_varobj_get_number_of_children	gdb/ada-varobj.c	/^ada_varobj_get_number_of_children (struct value *parent_value,$/;"	f	file:
ada_varobj_get_path_expr_of_child	gdb/ada-varobj.c	/^ada_varobj_get_path_expr_of_child (struct value *parent_value,$/;"	f	file:
ada_varobj_get_ptr_number_of_children	gdb/ada-varobj.c	/^ada_varobj_get_ptr_number_of_children (struct value *parent_value,$/;"	f	file:
ada_varobj_get_struct_number_of_children	gdb/ada-varobj.c	/^ada_varobj_get_struct_number_of_children (struct value *parent_value,$/;"	f	file:
ada_varobj_get_type_of_child	gdb/ada-varobj.c	/^ada_varobj_get_type_of_child (struct value *parent_value,$/;"	f	file:
ada_varobj_get_value_image	gdb/ada-varobj.c	/^ada_varobj_get_value_image (struct value *value,$/;"	f	file:
ada_varobj_get_value_of_array_variable	gdb/ada-varobj.c	/^ada_varobj_get_value_of_array_variable (struct value *value,$/;"	f	file:
ada_varobj_get_value_of_child	gdb/ada-varobj.c	/^ada_varobj_get_value_of_child (struct value *parent_value,$/;"	f	file:
ada_varobj_get_value_of_variable	gdb/ada-varobj.c	/^ada_varobj_get_value_of_variable (struct value *value,$/;"	f	file:
ada_varobj_ind	gdb/ada-varobj.c	/^ada_varobj_ind (struct value *parent_value,$/;"	f	file:
ada_varobj_ops	gdb/ada-varobj.c	/^const struct lang_varobj_ops ada_varobj_ops =$/;"	v	typeref:struct:lang_varobj_ops
ada_varobj_scalar_image	gdb/ada-varobj.c	/^ada_varobj_scalar_image (struct type *type, LONGEST val)$/;"	f	file:
ada_varobj_simple_array_elt	gdb/ada-varobj.c	/^ada_varobj_simple_array_elt (struct value *parent_value,$/;"	f	file:
ada_varobj_struct_elt	gdb/ada-varobj.c	/^ada_varobj_struct_elt (struct value *parent_value,$/;"	f	file:
ada_which_variant_applies	gdb/ada-lang.c	/^ada_which_variant_applies (struct type *var_type, struct type *outer_type,$/;"	f
adata	bfd/libaout.h	431;"	d
adc32	sim/aarch64/simulator.c	/^adc32 (sim_cpu *cpu)$/;"	f	file:
adc64	sim/aarch64/simulator.c	/^adc64 (sim_cpu *cpu)$/;"	f	file:
adcs32	sim/aarch64/simulator.c	/^adcs32 (sim_cpu *cpu)$/;"	f	file:
adcs64	sim/aarch64/simulator.c	/^adcs64 (sim_cpu *cpu)$/;"	f	file:
add	bfd/elf32-xtensa.c	/^  bfd_boolean add; \/* TRUE if start of a range, FALSE otherwise.  *\/$/;"	m	struct:reloc_range_struct	file:
add	bfd/elf64-ppc.c	/^      bfd_vma *add;$/;"	m	struct:_ppc64_elf_section_data::__anon1171::_toc_sec_data	file:
add	gdb/testsuite/gdb.cp/cttiadd.cc	/^template<class T> T add(T v1, T v2)$/;"	f
add	gdb/testsuite/gdb.dwarf2/implptr.c	/^add (struct S *a, struct S *b, int c)$/;"	f	file:
add	gdb/testsuite/gdb.go/handcall.go	/^func add (a,b int) (int) {$/;"	f
add	gdb/testsuite/gdb.guile/scm-breakpoint.c	/^int add (int i)$/;"	f
add	gdb/testsuite/gdb.pascal/integers.pas	/^function add(a,b : integer) : integer;$/;"	f
add	gdb/testsuite/gdb.python/py-breakpoint.c	/^int add (int i)$/;"	f
add	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
add	sim/h8300/writecode.c	/^add (p, s, sz)$/;"	f	file:
add	sim/ppc/dp-bit.c	/^add (FLO_type arg_a, FLO_type arg_b)$/;"	f
add	sim/ppc/dp-bit.c	136;"	d	file:
add	sim/ppc/dp-bit.c	148;"	d	file:
add	sim/ppc/dp-bit.c	161;"	d	file:
add	sim/ppc/dp-bit.c	178;"	d	file:
add1	gdb/testsuite/gdb.cp/cttiadd1.cc	/^void add1()$/;"	f
add16	sim/bfin/bfin-sim.c	/^add16 (SIM_CPU *cpu, bu16 a, bu16 b, bu32 *carry, bu32 *overfl,$/;"	f	file:
add2	gdb/testsuite/gdb.cp/cttiadd2.cc	/^template<class T> T add2(T v1, T v2)$/;"	f
add3	gdb/testsuite/gdb.cp/cttiadd3.cc	/^template<class T> T add3(T v1, T v2)$/;"	f
add32	sim/aarch64/simulator.c	/^add32 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
add32	sim/bfin/bfin-sim.c	/^add32 (SIM_CPU *cpu, bu32 a, bu32 b, int carry, int sat)$/;"	f	file:
add32	sim/erc32/exec.c	/^add32 (uint32 n1, uint32 n2, int *carry)$/;"	f	file:
add32_ext	sim/aarch64/simulator.c	/^add32_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
add32_shift	sim/aarch64/simulator.c	/^add32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
add4	gdb/testsuite/gdb.cp/cttiadd3.cc	/^template<class T> T add4(T v1, T v2)$/;"	f
add64	sim/aarch64/simulator.c	/^add64 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
add64	sim/testsuite/sim/ft32/basic.s	/^add64:$/;"	l
add64_ext	sim/aarch64/simulator.c	/^add64_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
add64_shift	sim/aarch64/simulator.c	/^add64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
add8	gdb/testsuite/gdb.base/nodebug.c	/^add8 (uint8_t v1, uint8_t v2)$/;"	f
add8_noproto	gdb/testsuite/gdb.base/nodebug.c	/^add8_noproto (v1, v2)$/;"	f
add_R0_R0	bfd/elfnn-aarch64.c	5919;"	d	file:
add_R0_R0	bfd/elfnn-aarch64.c	5930;"	d	file:
add_R0_R0_R1	bfd/elfnn-aarch64.c	5920;"	d	file:
add_R0_R0_R1	bfd/elfnn-aarch64.c	5931;"	d	file:
add_R0_R1	bfd/elfnn-aarch64.c	5921;"	d	file:
add_R0_R1	bfd/elfnn-aarch64.c	5932;"	d	file:
add_WAR_request	sim/frv/cache.c	/^add_WAR_request (FRV_CACHE_PIPELINE* pipeline, FRV_CACHE_WAR *war)$/;"	f	file:
add_abbrev	gdb/dwarf2read.c	/^abbrev_table::add_abbrev (unsigned int abbrev_number,$/;"	f	class:abbrev_table
add_abbrev_prefix_cmd	gdb/cli/cli-decode.c	/^add_abbrev_prefix_cmd (const char *name, enum command_class theclass,$/;"	f
add_ada_task	gdb/ada-tasks.c	/^add_ada_task (CORE_ADDR task_id, struct inferior *inf)$/;"	f	file:
add_address_entry	gdb/dwarf-index-write.c	/^add_address_entry (struct objfile *objfile, data_buf &addr_vec,$/;"	f	file:
add_address_entry_worker	gdb/dwarf-index-write.c	/^add_address_entry_worker (void *datap, CORE_ADDR start_addr, void *obj)$/;"	f	file:
add_aexpr	gdb/tracepoint.c	/^collection_list::add_aexpr (agent_expr_up aexpr)$/;"	f	class:collection_list
add_alias_cmd	gdb/cli/cli-decode.c	/^add_alias_cmd (const char *name, cmd_list_element *old,$/;"	f
add_alias_cmd	gdb/cli/cli-decode.c	/^add_alias_cmd (const char *name, const char *oldname,$/;"	f
add_all	gdb/testsuite/gdb.cp/classes.cc	/^  public_int add_all (int a)$/;"	f	class:class_with_typedefs
add_all_symbol_names_from_pspace	gdb/linespec.c	/^add_all_symbol_names_from_pspace (struct collect_info *info,$/;"	f	file:
add_and_shift	sim/bfin/bfin-sim.c	/^add_and_shift (SIM_CPU *cpu, bu32 a, bu32 b, int shift)$/;"	f	file:
add_angle_brackets	gdb/ada-lang.c	/^add_angle_brackets (const char *str)$/;"	f	file:
add_archive_element	include/bfdlink.h	/^  bfd_boolean (*add_archive_element)$/;"	m	struct:bfd_link_callbacks
add_array_cv_type	gdb/dwarf2read.c	/^add_array_cv_type (struct die_info *die, struct dwarf2_cu *cu,$/;"	f	file:
add_augmentation_size	bfd/elf-bfd.h	/^  unsigned int add_augmentation_size : 1;$/;"	m	struct:eh_cie_fde
add_auto_load_dir	gdb/auto-load.c	/^add_auto_load_dir (const char *args, int from_tty)$/;"	f	file:
add_auto_load_safe_path	gdb/auto-load.c	/^add_auto_load_safe_path (const char *args, int from_tty)$/;"	f	file:
add_b_imm8_abs16	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_abs16:$/;"	l
add_b_imm8_abs32	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_abs32:$/;"	l
add_b_imm8_abs8	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_abs8:$/;"	l
add_b_imm8_disp16	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_disp16:$/;"	l
add_b_imm8_disp32	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_disp32:$/;"	l
add_b_imm8_rdind	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_rdind:$/;"	l
add_b_imm8_rdpostdec	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_rdpostdec:$/;"	l
add_b_imm8_rdpostinc	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_rdpostinc:$/;"	l
add_b_imm8_rdpredec	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_rdpredec:$/;"	l
add_b_imm8_rdpreinc	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_rdpreinc:$/;"	l
add_b_imm8_reg	sim/testsuite/sim/h8300/addb.s	/^add_b_imm8_reg:$/;"	l
add_b_reg8_abs16	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_abs16:$/;"	l
add_b_reg8_abs32	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_abs32:$/;"	l
add_b_reg8_abs8	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_abs8:$/;"	l
add_b_reg8_disp16	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_disp16:$/;"	l
add_b_reg8_disp32	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_disp32:$/;"	l
add_b_reg8_rdind	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_rdind:$/;"	l
add_b_reg8_rdpostdec	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_rdpostdec:$/;"	l
add_b_reg8_rdpostinc	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_rdpostinc:$/;"	l
add_b_reg8_rdpredec	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_rdpredec:$/;"	l
add_b_reg8_rdpreinc	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_rdpreinc:$/;"	l
add_b_reg8_reg8	sim/testsuite/sim/h8300/addb.s	/^add_b_reg8_reg8:$/;"	l
add_block	gdb/mdebugread.c	/^add_block (struct block *b, struct symtab *s)$/;"	f	file:
add_breakpoint_commands	gdb/gdbserver/mem-break.c	/^add_breakpoint_commands (struct gdb_breakpoint *bp, const char **command,$/;"	f
add_breakpoint_condition	gdb/gdbserver/mem-break.c	/^add_breakpoint_condition (struct gdb_breakpoint *bp, const char **condition)$/;"	f
add_brev	sim/bfin/bfin-sim.c	/^add_brev (bu32 addend1, bu32 addend2)$/;"	f	file:
add_builtin_pretty_printer	gdb/python/lib/gdb/printing.py	/^def add_builtin_pretty_printer(name, regexp, printer):$/;"	f
add_caller	gdb/contrib/exsummary.py	/^    def add_caller(self, caller):$/;"	m	class:Function
add_catch_command	gdb/breakpoint.c	/^add_catch_command (const char *name, const char *docstring,$/;"	f
add_cc	sim/erc32/exec.c	/^add_cc(psr, operand1, operand2, result)$/;"	f
add_charest	gdb/testsuite/gdb.base/store.c	/^add_charest (register charest u, register charest v)$/;"	f
add_cie	gdb/dwarf2-frame.c	/^add_cie (struct dwarf2_cie_table *cie_table, struct dwarf2_cie *cie)$/;"	f	file:
add_cmd	gdb/cli/cli-decode.c	/^add_cmd (const char *name, enum command_class theclass,$/;"	f
add_code_footer	gdb/compile/compile-c-support.c	/^add_code_footer (enum compile_i_scope_types type, struct ui_file *buf)$/;"	f	file:
add_code_header	gdb/compile/compile-c-support.c	/^add_code_header (enum compile_i_scope_types type, struct ui_file *buf)$/;"	f	file:
add_com	gdb/cli/cli-decode.c	/^add_com (const char *name, enum command_class theclass,$/;"	f
add_com_alias	gdb/cli/cli-decode.c	/^add_com_alias (const char *name, const char *oldname, enum command_class theclass,$/;"	f
add_com_suppress_notification	gdb/cli/cli-decode.c	/^add_com_suppress_notification (const char *name, enum command_class theclass,$/;"	f
add_commands_to_breakpoint	gdb/gdbserver/mem-break.c	/^add_commands_to_breakpoint (struct gdb_breakpoint *bp,$/;"	f	file:
add_commas	sim/d10v/interp.c	/^add_commas (char *buf, int sizeof_buf, unsigned long value)$/;"	f	file:
add_compl_names	opcodes/hppa-dis.c	/^static const char *const add_compl_names[] = { 0, "", ",l", ",tsv" };$/;"	v	file:
add_completion	gdb/completer.c	/^completion_tracker::add_completion (gdb::unique_xmalloc_ptr<char> name,$/;"	f	class:completion_tracker
add_completions	gdb/completer.c	/^completion_tracker::add_completions (completion_list &&list)$/;"	f	class:completion_tracker
add_component_interval	gdb/ada-lang.c	/^add_component_interval (LONGEST low, LONGEST high, $/;"	f	file:
add_compunit_symtab_to_objfile	gdb/symfile.c	/^add_compunit_symtab_to_objfile (struct compunit_symtab *cu)$/;"	f
add_cond_64_names	opcodes/hppa-dis.c	/^static const char *const add_cond_64_names[] =$/;"	v	file:
add_cond_names	opcodes/hppa-dis.c	/^static const char *const add_cond_names[] =$/;"	v	file:
add_condition_to_breakpoint	gdb/gdbserver/mem-break.c	/^add_condition_to_breakpoint (struct gdb_breakpoint *bp,$/;"	f	file:
add_current_inferior_and_thread	gdb/remote.c	/^remote_target::add_current_inferior_and_thread (char *wait_status)$/;"	f	class:remote_target
add_data_entry	bfd/peXXigen.c	/^add_data_entry (bfd * abfd,$/;"	f	file:
add_data_in_datablock	zlib/contrib/minizip/zip.c	/^local int add_data_in_datablock(linkedlist_data* ll, const void* buf, uLong len)$/;"	f
add_data_symbol	gdb/mdebugread.c	/^add_data_symbol (SYMR *sh, union aux_ext *ax, int bigend,$/;"	f	file:
add_defn_to_vec	gdb/ada-lang.c	/^add_defn_to_vec (struct obstack *obstackp,$/;"	f	file:
add_dep	opcodes/ia64-gen.c	/^add_dep (const char *name, const char *chk, const char *reg,$/;"	f	file:
add_deprecated_target_alias	gdb/target.c	/^add_deprecated_target_alias (const target_info &tinfo, const char *alias)$/;"	f
add_dis_entry	opcodes/ia64-gen.c	/^add_dis_entry (struct bittree *first, ia64_insn opcode, ia64_insn mask,$/;"	f	file:
add_dis_line_entry	gdb/disasm.c	/^add_dis_line_entry (htab_t table, struct symtab *symtab, int line)$/;"	f	file:
add_dis_table_ent	opcodes/ia64-gen.c	/^add_dis_table_ent (struct disent *which, int insn, int order,$/;"	f	file:
add_displaced_stepping_state	gdb/infrun.c	/^add_displaced_stepping_state (inferior *inf)$/;"	f	file:
add_double	gdb/testsuite/gdb.base/store.c	/^add_double (register double u, register double v)$/;"	f
add_doublest	gdb/testsuite/gdb.base/store.c	/^add_doublest (register doublest u, register doublest v)$/;"	f
add_dump_command	gdb/cli/cli-dump.c	/^add_dump_command (const char *name,$/;"	f	file:
add_dyn_prop	gdb/gdbtypes.c	/^add_dyn_prop (enum dynamic_prop_node_kind prop_kind, struct dynamic_prop prop,$/;"	f
add_dynamic_entry	bfd/elf32-arm.c	16924;"	d	file:
add_dynamic_entry	bfd/elf32-arm.c	16980;"	d	file:
add_dynamic_entry	bfd/elf32-bfin.c	5263;"	d	file:
add_dynamic_entry	bfd/elf32-bfin.c	5288;"	d	file:
add_dynamic_entry	bfd/elf32-cris.c	3662;"	d	file:
add_dynamic_entry	bfd/elf32-cris.c	3695;"	d	file:
add_dynamic_entry	bfd/elf32-hppa.c	2340;"	d	file:
add_dynamic_entry	bfd/elf32-hppa.c	2384;"	d	file:
add_dynamic_entry	bfd/elf32-lm32.c	2169;"	d	file:
add_dynamic_entry	bfd/elf32-lm32.c	2207;"	d	file:
add_dynamic_entry	bfd/elf32-m32r.c	2285;"	d	file:
add_dynamic_entry	bfd/elf32-m32r.c	2323;"	d	file:
add_dynamic_entry	bfd/elf32-m68k.c	3154;"	d	file:
add_dynamic_entry	bfd/elf32-m68k.c	3186;"	d	file:
add_dynamic_entry	bfd/elf32-metag.c	3000;"	d	file:
add_dynamic_entry	bfd/elf32-metag.c	3039;"	d	file:
add_dynamic_entry	bfd/elf32-microblaze.c	3176;"	d	file:
add_dynamic_entry	bfd/elf32-microblaze.c	3206;"	d	file:
add_dynamic_entry	bfd/elf32-nds32.c	4012;"	d	file:
add_dynamic_entry	bfd/elf32-nds32.c	4050;"	d	file:
add_dynamic_entry	bfd/elf32-nios2.c	5900;"	d	file:
add_dynamic_entry	bfd/elf32-nios2.c	5929;"	d	file:
add_dynamic_entry	bfd/elf32-or1k.c	2474;"	d	file:
add_dynamic_entry	bfd/elf32-or1k.c	2513;"	d	file:
add_dynamic_entry	bfd/elf32-ppc.c	7037;"	d	file:
add_dynamic_entry	bfd/elf32-ppc.c	7091;"	d	file:
add_dynamic_entry	bfd/elf32-s390.c	2059;"	d	file:
add_dynamic_entry	bfd/elf32-s390.c	2096;"	d	file:
add_dynamic_entry	bfd/elf32-sh.c	3265;"	d	file:
add_dynamic_entry	bfd/elf32-sh.c	3311;"	d	file:
add_dynamic_entry	bfd/elf32-tic6x.c	3440;"	d	file:
add_dynamic_entry	bfd/elf32-tic6x.c	3483;"	d	file:
add_dynamic_entry	bfd/elf32-tilepro.c	2474;"	d	file:
add_dynamic_entry	bfd/elf32-tilepro.c	2508;"	d	file:
add_dynamic_entry	bfd/elf32-vax.c	1151;"	d	file:
add_dynamic_entry	bfd/elf32-vax.c	1183;"	d	file:
add_dynamic_entry	bfd/elf32-xtensa.c	1706;"	d	file:
add_dynamic_entry	bfd/elf32-xtensa.c	1736;"	d	file:
add_dynamic_entry	bfd/elf64-alpha.c	2915;"	d	file:
add_dynamic_entry	bfd/elf64-alpha.c	2951;"	d	file:
add_dynamic_entry	bfd/elf64-hppa.c	1843;"	d	file:
add_dynamic_entry	bfd/elf64-hppa.c	1891;"	d	file:
add_dynamic_entry	bfd/elf64-ppc.c	10601;"	d	file:
add_dynamic_entry	bfd/elf64-ppc.c	10655;"	d	file:
add_dynamic_entry	bfd/elf64-s390.c	2000;"	d	file:
add_dynamic_entry	bfd/elf64-s390.c	2037;"	d	file:
add_dynamic_entry	bfd/elfnn-aarch64.c	8946;"	d	file:
add_dynamic_entry	bfd/elfnn-aarch64.c	8988;"	d	file:
add_dynamic_entry	bfd/elfnn-ia64.c	3213;"	d	file:
add_dynamic_entry	bfd/elfnn-loongarch.c	1449;"	d	file:
add_dynamic_entry	bfd/elfnn-loongarch.c	1488;"	d	file:
add_dynamic_entry	bfd/elfnn-riscv.c	1307;"	d	file:
add_dynamic_entry	bfd/elfnn-riscv.c	1341;"	d	file:
add_dynamic_entry	bfd/elfxx-sparc.c	2673;"	d	file:
add_dynamic_entry	bfd/elfxx-sparc.c	2767;"	d	file:
add_dynamic_entry	bfd/elfxx-tilegx.c	2714;"	d	file:
add_dynamic_entry	bfd/elfxx-tilegx.c	2748;"	d	file:
add_dynamic_entry	bfd/elfxx-x86.c	1327;"	d	file:
add_dynamic_entry	bfd/elfxx-x86.c	1389;"	d	file:
add_dynamic_symbols	bfd/libaout.h	/^  bfd_boolean (*add_dynamic_symbols)$/;"	m	struct:aout_backend_data
add_eh_frame_hdr_terminator	bfd/elf-eh-frame.c	/^add_eh_frame_hdr_terminator (asection *sec,$/;"	f	file:
add_entry	gdb/skip.c	/^skiplist_entry::add_entry (bool file_is_glob, std::string &&file,$/;"	f	class:skiplist_entry
add_extra_plt_sections	bfd/elf32-xtensa.c	/^add_extra_plt_sections (struct bfd_link_info *info, int count)$/;"	f	file:
add_fde	gdb/dwarf2-frame.c	/^add_fde (struct dwarf2_fde_table *fde_table, struct dwarf2_fde *fde)$/;"	f	file:
add_fde_encoding	bfd/elf-bfd.h	/^      unsigned int add_fde_encoding : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
add_file_handler	gdb/event-loop.c	/^add_file_handler (int fd, handler_func * proc, gdb_client_data client_data)$/;"	f
add_file_handler	gdb/gdbserver/event-loop.c	/^add_file_handler (gdb_fildes_t fd,$/;"	f
add_file_name	gdb/dwarf2read.c	/^line_header::add_file_name (const char *name,$/;"	f	class:line_header
add_file_shuffle	bfd/ecofflink.c	/^add_file_shuffle (struct accumulate *ainfo,$/;"	f	file:
add_filename_language	gdb/symfile.c	/^add_filename_language (const char *ext, enum language lang)$/;"	f
add_filename_to_list	gdb/symtab.c	/^add_filename_to_list (const char *fname, const char *text, const char *word,$/;"	f	file:
add_fix	bfd/elf32-xtensa.c	/^add_fix (asection *src_sec, reloc_bfd_fix *fix)$/;"	f	file:
add_float	gdb/testsuite/gdb.base/store.c	/^add_float (register float u, register float v)$/;"	f
add_footnote	etc/texi2pod.pl	/^sub add_footnote$/;"	s
add_fork	gdb/linux-fork.c	/^add_fork (pid_t pid)$/;"	f
add_group	gdb/reggroups.c	/^add_group (struct reggroups *groups, struct reggroup *group,$/;"	f	file:
add_history	readline/history.c	/^add_history (string)$/;"	f
add_history_time	readline/history.c	/^add_history_time (string)$/;"	f
add_imm_reg	sim/testsuite/sim/sh/add.s	/^add_imm_reg:$/;"	l
add_include_dir	gdb/dwarf2read.c	/^line_header::add_include_dir (const char *include_dir)$/;"	f	class:line_header
add_index_entry	gdb/dwarf-index-write.c	/^add_index_entry (struct mapped_symtab *symtab, const char *name,$/;"	f	file:
add_inf_child_target	gdb/inf-child.c	/^add_inf_child_target (inf_child_target *target)$/;"	f
add_inferior	gdb/inferior.c	/^add_inferior (int pid)$/;"	f
add_inferior_command	gdb/inferior.c	/^add_inferior_command (const char *args, int from_tty)$/;"	f	file:
add_inferior_continuation	gdb/continuations.c	/^add_inferior_continuation (continuation_ftype *hook, void *args,$/;"	f
add_inferior_silent	gdb/inferior.c	/^add_inferior_silent (int pid)$/;"	f
add_inferior_with_spaces	gdb/inferior.c	/^add_inferior_with_spaces (void)$/;"	f
add_info	gdb/cli/cli-decode.c	/^add_info (const char *name, cmd_const_cfunc_ftype *fun, const char *doc)$/;"	f
add_info_alias	gdb/cli/cli-decode.c	/^add_info_alias (const char *name, const char *oldname, int abbrev_flag)$/;"	f
add_initial_lwp	gdb/linux-nat.c	/^add_initial_lwp (ptid_t ptid)$/;"	f	file:
add_insn_to_hash_chain	opcodes/cgen-dis.c	/^add_insn_to_hash_chain (CGEN_INSN_LIST *hentbuf,$/;"	f	file:
add_insns	gdb/gdbserver/linux-s390-low.c	/^add_insns (const unsigned char *start, int len)$/;"	f	file:
add_insns	gdb/gdbserver/linux-x86-low.c	/^add_insns (unsigned char *start, int len)$/;"	f	file:
add_int	gdb/testsuite/gdb.base/store.c	/^add_int (register int u, register int v)$/;"	f
add_internal_function	gdb/value.c	/^add_internal_function (const char *name, const char *doc,$/;"	f
add_internal_problem_command	gdb/utils.c	/^add_internal_problem_command (struct internal_problem *problem)$/;"	f	file:
add_intrinsic	bfd/doc/chew.c	/^add_intrinsic (name, func)$/;"	f
add_item	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^add_item (zzz_type *c, int val)$/;"	f
add_item	gdb/testsuite/gdb.python/py-bad-printers.c	/^add_item (struct container *c, int val)$/;"	f
add_item	gdb/testsuite/gdb.python/py-prettyprint.c	/^add_item (zzz_type *c, int val)$/;"	f
add_l_abs16_to_abs16	sim/testsuite/sim/h8300/addl.s	/^add_l_abs16_to_abs16:		; 16-bit absolute addr, memory to memory$/;"	l
add_l_abs16_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_abs16_to_reg32:$/;"	l
add_l_abs32_to_abs32	sim/testsuite/sim/h8300/addl.s	/^add_l_abs32_to_abs32:		; 32-bit absolute addr, memory to memory$/;"	l
add_l_abs32_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_abs32_to_reg32:$/;"	l
add_l_disp16_to_disp16	sim/testsuite/sim/h8300/addl.s	/^add_l_disp16_to_disp16:		; reg 16-bit disp, memory to memory$/;"	l
add_l_disp16_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_disp16_to_reg32:$/;"	l
add_l_disp2_to_disp2	sim/testsuite/sim/h8300/addl.s	/^add_l_disp2_to_disp2:		; reg 2-bit disp, memory to memory$/;"	l
add_l_disp2_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_disp2_to_reg32:$/;"	l
add_l_disp32_to_disp32	sim/testsuite/sim/h8300/addl.s	/^add_l_disp32_to_disp32:		; reg 32-bit disp, memory to memory$/;"	l
add_l_disp32_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_disp32_to_reg32:$/;"	l
add_l_imm16_to_abs16	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_abs16:$/;"	l
add_l_imm16_to_abs32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_abs32:$/;"	l
add_l_imm16_to_disp16	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_disp16:$/;"	l
add_l_imm16_to_disp2	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_disp2:$/;"	l
add_l_imm16_to_disp32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_disp32:$/;"	l
add_l_imm16_to_indirect	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_indirect:$/;"	l
add_l_imm16_to_postdec	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_postdec:		; post-decrement from imm16 to mem$/;"	l
add_l_imm16_to_postinc	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_postinc:		; post-increment from imm16 to mem$/;"	l
add_l_imm16_to_predec	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_predec:		; pre-decrement from register to mem$/;"	l
add_l_imm16_to_preinc	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_preinc:		; pre-increment from register to mem$/;"	l
add_l_imm16_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm16_to_reg32:$/;"	l
add_l_imm32_to_abs16	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_abs16:$/;"	l
add_l_imm32_to_abs32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_abs32:$/;"	l
add_l_imm32_to_disp16	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_disp16:$/;"	l
add_l_imm32_to_disp2	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_disp2:$/;"	l
add_l_imm32_to_disp32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_disp32:$/;"	l
add_l_imm32_to_indirect	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_indirect:$/;"	l
add_l_imm32_to_postdec	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_postdec:		; post-decrement from imm32 to mem$/;"	l
add_l_imm32_to_postinc	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_postinc:		; post-increment from imm32 to mem$/;"	l
add_l_imm32_to_predec	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_predec:		; pre-decrement from register to mem$/;"	l
add_l_imm32_to_preinc	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_preinc:		; pre-increment from register to mem$/;"	l
add_l_imm32_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm32_to_reg32:$/;"	l
add_l_imm3_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_imm3_to_reg32:$/;"	l
add_l_indirect_to_indirect	sim/testsuite/sim/h8300/addl.s	/^add_l_indirect_to_indirect:	; reg indirect, memory to memory$/;"	l
add_l_indirect_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_indirect_to_reg32:$/;"	l
add_l_postdec_to_postdec	sim/testsuite/sim/h8300/addl.s	/^add_l_postdec_to_postdec:	; reg post-decrement, memory to memory$/;"	l
add_l_postdec_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_postdec_to_reg32:		; post-decrement from mem to register$/;"	l
add_l_postinc_to_postinc	sim/testsuite/sim/h8300/addl.s	/^add_l_postinc_to_postinc:	; reg post-increment, memory to memory$/;"	l
add_l_postinc_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_postinc_to_reg32:		; post-increment from mem to register$/;"	l
add_l_predec_to_predec	sim/testsuite/sim/h8300/addl.s	/^add_l_predec_to_predec:		; reg pre-decrement, memory to memory$/;"	l
add_l_predec_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_predec_to_reg32:		; pre-decrement from mem to register$/;"	l
add_l_preinc_to_preinc	sim/testsuite/sim/h8300/addl.s	/^add_l_preinc_to_preinc:		; reg pre-increment, memory to memory$/;"	l
add_l_preinc_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_preinc_to_reg32:		; pre-increment from mem to register$/;"	l
add_l_reg32_to_abs16	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_abs16:$/;"	l
add_l_reg32_to_abs32	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_abs32:$/;"	l
add_l_reg32_to_disp16	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_disp16:$/;"	l
add_l_reg32_to_disp2	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_disp2:$/;"	l
add_l_reg32_to_disp32	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_disp32:$/;"	l
add_l_reg32_to_indirect	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_indirect:$/;"	l
add_l_reg32_to_postdec	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_postdec:		; post-decrement from register to mem$/;"	l
add_l_reg32_to_postinc	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_postinc:		; post-increment from register to mem$/;"	l
add_l_reg32_to_predec	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_predec:		; pre-decrement from register to mem$/;"	l
add_l_reg32_to_preinc	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_preinc:		; pre-increment from register to mem$/;"	l
add_l_reg32_to_reg32	sim/testsuite/sim/h8300/addl.s	/^add_l_reg32_to_reg32:$/;"	l
add_line	gdb/mdebugread.c	/^add_line (struct linetable *lt, int lineno, CORE_ADDR adr, int last)$/;"	f	file:
add_line_info	bfd/dwarf2.c	/^add_line_info (struct line_info_table *table,$/;"	f	file:
add_line_to_sigset	gdb/linux-nat.c	/^add_line_to_sigset (const char *line, sigset_t *sigs)$/;"	f	file:
add_local_symbols	gdb/tracepoint.c	/^collection_list::add_local_symbols (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	class:collection_list
add_local_symbols_data	gdb/tracepoint.c	/^struct add_local_symbols_data$/;"	s	file:
add_location_to_breakpoint	gdb/breakpoint.c	/^add_location_to_breakpoint (struct breakpoint *b,$/;"	f	file:
add_long	gdb/testsuite/gdb.base/store.c	/^add_long (register long u, register long v)$/;"	f
add_longest	gdb/testsuite/gdb.base/store.c	/^add_longest (register longest u, register longest v)$/;"	f
add_lsb	include/opcode/mips.h	/^  bfd_boolean add_lsb;$/;"	m	struct:mips_msb_operand
add_lwp	gdb/gdbserver/linux-low.c	/^add_lwp (ptid_t ptid)$/;"	f	file:
add_lwp	gdb/linux-nat.c	/^add_lwp (ptid_t ptid)$/;"	f	file:
add_many_charvecs	gdb/testsuite/gdb.base/gnu_vector.c	/^add_many_charvecs (char4 a, char4 b, char4 c, char4 d, char4 e,$/;"	f
add_matching_symbols_to_info	gdb/linespec.c	/^add_matching_symbols_to_info (const char *name,$/;"	f	file:
add_memory_block	gdb/testsuite/gdb.trace/tfile.c	/^add_memory_block (char *addr, int size)$/;"	f
add_memory_shuffle	bfd/ecofflink.c	/^add_memory_shuffle (struct accumulate *ainfo,$/;"	f	file:
add_memrange	gdb/tracepoint.c	/^collection_list::add_memrange (struct gdbarch *gdbarch,$/;"	f	class:collection_list
add_minsym	gdb/linespec.c	/^add_minsym (struct minimal_symbol *minsym, struct objfile *objfile,$/;"	f	file:
add_minsym_to_demangled_hash_table	gdb/minsyms.c	/^add_minsym_to_demangled_hash_table (struct minimal_symbol *sym,$/;"	f	file:
add_minsym_to_hash_table	gdb/minsyms.c	/^add_minsym_to_hash_table (struct minimal_symbol *sym,$/;"	f	file:
add_msglist	gdb/objc-lang.c	/^add_msglist(struct stoken *str, int addcolon)$/;"	f
add_new_header_file	gdb/dbxread.c	/^add_new_header_file (const char *name, int instance)$/;"	f	file:
add_new_registry	gdb/python/py-evts.c	/^add_new_registry (eventregistry_object **registryp, const char *name)$/;"	f	file:
add_next_to_vliw	opcodes/frv-opc.c	/^add_next_to_vliw (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE unit)$/;"	f	file:
add_nonlocal_symbols	gdb/ada-lang.c	/^add_nonlocal_symbols (struct obstack *obstackp,$/;"	f	file:
add_objfile_entry	gdb/jit.c	/^add_objfile_entry (struct objfile *objfile, CORE_ADDR entry)$/;"	f	file:
add_offset_16	gdb/mips-tdep.c	/^add_offset_16 (CORE_ADDR pc, int offset)$/;"	f	file:
add_old_header_file	gdb/dbxread.c	/^add_old_header_file (const char *name, int instance)$/;"	f	file:
add_one	gdb/charset.c	/^add_one (unsigned int count, const char *const *names, void *data)$/;"	f	file:
add_one_symbol	bfd/libaout.h	/^  bfd_boolean (*add_one_symbol)$/;"	m	struct:aout_backend_data
add_opcode_entry	opcodes/ia64-gen.c	/^add_opcode_entry (struct ia64_opcode *opc)$/;"	f	file:
add_packet_config_cmd	gdb/remote.c	/^add_packet_config_cmd (struct packet_config *config, const char *name,$/;"	f	file:
add_partial_enumeration	gdb/dwarf2read.c	/^add_partial_enumeration (struct partial_die_info *enum_pdi,$/;"	f	file:
add_partial_filename_data	gdb/symtab.c	/^struct add_partial_filename_data$/;"	s	file:
add_partial_module	gdb/dwarf2read.c	/^add_partial_module (struct partial_die_info *pdi, CORE_ADDR *lowpc,$/;"	f	file:
add_partial_namespace	gdb/dwarf2read.c	/^add_partial_namespace (struct partial_die_info *pdi,$/;"	f	file:
add_partial_subprogram	gdb/dwarf2read.c	/^add_partial_subprogram (struct partial_die_info *pdi,$/;"	f	file:
add_partial_symbol	gdb/dwarf2read.c	/^add_partial_symbol (struct partial_die_info *pdi, struct dwarf2_cu *cu)$/;"	f	file:
add_path	gdb/source.c	/^add_path (const char *dirname, char **which_path, int parse_separators)$/;"	f
add_pe_exported_sym	gdb/coff-pe-read.c	/^add_pe_exported_sym (minimal_symbol_reader &reader,$/;"	f	file:
add_pe_forwarded_sym	gdb/coff-pe-read.c	/^add_pe_forwarded_sym (minimal_symbol_reader &reader,$/;"	f	file:
add_pending	gdb/mdebugread.c	/^add_pending (FDR *fh, char *sh, struct type *t)$/;"	f	file:
add_piece	gdb/dwarf2expr.c	/^dwarf_expr_context::add_piece (ULONGEST size, ULONGEST offset)$/;"	f	class:dwarf_expr_context
add_position_when_writing_offset	zlib/contrib/minizip/zip.c	/^    ZPOS64_T add_position_when_writing_offset;$/;"	m	struct:__anon992	file:
add_prefix_cmd	gdb/cli/cli-decode.c	/^add_prefix_cmd (const char *name, enum command_class theclass,$/;"	f
add_printer	gdb/python/lib/gdb/printing.py	/^    def add_printer(self, name, regexp, gen_printer):$/;"	m	class:RegexpCollectionPrettyPrinter
add_private	gdb/testsuite/gdb.cp/classes.cc	/^  private_int add_private (private_int a) { return a + private_int_; }$/;"	f	class:class_with_typedefs	file:
add_process	gdb/gdbserver/inferiors.c	/^add_process (int pid, int attached)$/;"	f
add_protected	gdb/testsuite/gdb.cp/classes.cc	/^  protected_int add_protected (protected_int a) { return a + protected_int_; }$/;"	f	class:class_with_typedefs
add_psymbol_to_bcache	gdb/psymtab.c	/^add_psymbol_to_bcache (const char *name, int namelength, int copy_name,$/;"	f	file:
add_psymbol_to_list	gdb/psymtab.c	/^add_psymbol_to_list (const char *name, int namelength, int copy_name,$/;"	f
add_public	gdb/testsuite/gdb.cp/classes.cc	/^  public_int add_public (public_int a) { return a + public_int_; }$/;"	f	class:class_with_typedefs
add_reg	gdb/m32c-tdep.c	/^add_reg (struct gdbarch *arch,$/;"	f	file:
add_reg_reg_direct	sim/testsuite/sim/sh/add.s	/^add_reg_reg_direct:$/;"	l
add_reg_reg_indirect	sim/testsuite/sim/sh/add.s	/^add_reg_reg_indirect:$/;"	l
add_register	gdb/tracepoint.c	/^collection_list::add_register (unsigned int regno)$/;"	f	class:collection_list
add_removed_literal	bfd/elf32-xtensa.c	/^add_removed_literal (removed_literal_list *removed_list,$/;"	f	file:
add_sal_to_sals	gdb/linespec.c	/^add_sal_to_sals (struct linespec_state *self,$/;"	f	file:
add_section_size_callback	gdb/symfile.c	/^add_section_size_callback (bfd *abfd, asection *asec, void *data)$/;"	f	file:
add_separate_debug_objfile	gdb/objfiles.c	/^add_separate_debug_objfile (struct objfile *objfile, struct objfile *parent)$/;"	f
add_set_language_command	gdb/language.c	/^add_set_language_command ()$/;"	f	file:
add_set_or_show_cmd	gdb/cli/cli-decode.c	/^add_set_or_show_cmd (const char *name,$/;"	f	file:
add_setshow_auto_boolean_cmd	gdb/cli/cli-decode.c	/^add_setshow_auto_boolean_cmd (const char *name,$/;"	f
add_setshow_boolean_cmd	gdb/cli/cli-decode.c	/^add_setshow_boolean_cmd (const char *name, enum command_class theclass, int *var,$/;"	f
add_setshow_cmd_full	gdb/cli/cli-decode.c	/^add_setshow_cmd_full (const char *name,$/;"	f	file:
add_setshow_enum_cmd	gdb/cli/cli-decode.c	/^add_setshow_enum_cmd (const char *name,$/;"	f
add_setshow_filename_cmd	gdb/cli/cli-decode.c	/^add_setshow_filename_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_generic	gdb/guile/scm-param.c	/^add_setshow_generic (enum var_types param_type, enum command_class cmd_class,$/;"	f	file:
add_setshow_generic	gdb/python/py-param.c	/^add_setshow_generic (int parmclass, enum command_class cmdclass,$/;"	f	file:
add_setshow_integer_cmd	gdb/cli/cli-decode.c	/^add_setshow_integer_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_optional_filename_cmd	gdb/cli/cli-decode.c	/^add_setshow_optional_filename_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_string_cmd	gdb/cli/cli-decode.c	/^add_setshow_string_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_string_noescape_cmd	gdb/cli/cli-decode.c	/^add_setshow_string_noescape_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_uinteger_cmd	gdb/cli/cli-decode.c	/^add_setshow_uinteger_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_zinteger_cmd	gdb/cli/cli-decode.c	/^add_setshow_zinteger_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_zuinteger_cmd	gdb/cli/cli-decode.c	/^add_setshow_zuinteger_cmd (const char *name, enum command_class theclass,$/;"	f
add_setshow_zuinteger_unlimited_cmd	gdb/cli/cli-decode.c	/^add_setshow_zuinteger_unlimited_cmd (const char *name,$/;"	f
add_short	gdb/testsuite/gdb.base/store.c	/^add_short (register short u, register short v)$/;"	f
add_show_debug_regs_command	gdb/aarch64-linux-nat.c	/^add_show_debug_regs_command (void)$/;"	f	file:
add_show_debug_regs_command	gdb/x86-nat.c	/^add_show_debug_regs_command (void)$/;"	f	file:
add_signatured_type_cu_to_table	gdb/dwarf2read.c	/^add_signatured_type_cu_to_table (void **slot, void *datum)$/;"	f	file:
add_singlevecs	gdb/testsuite/gdb.base/gnu_vector.c	/^add_singlevecs (char1 a, int1 b, double1 c)$/;"	f
add_solib_catchpoint	gdb/breakpoint.c	/^add_solib_catchpoint (const char *arg, int is_load, int is_temp, int enabled)$/;"	f
add_some	gdb/python/lib/gdb/command/type_printers.py	/^    def add_some(self, result, word, printers):$/;"	m	class:_EnableOrDisableCommand
add_some_intvecs	gdb/testsuite/gdb.base/gnu_vector.c	/^add_some_intvecs (int4 a, int4 b, int4 c)$/;"	f
add_special_char	readline/examples/rlfe/rlfe.c	/^add_special_char(int ch)$/;"	f	file:
add_ssaaaa	include/longlong.h	1178;"	d
add_ssaaaa	include/longlong.h	1389;"	d
add_ssaaaa	include/longlong.h	1460;"	d
add_ssaaaa	include/longlong.h	1505;"	d
add_ssaaaa	include/longlong.h	1574;"	d
add_ssaaaa	include/longlong.h	1612;"	d
add_ssaaaa	include/longlong.h	195;"	d
add_ssaaaa	include/longlong.h	229;"	d
add_ssaaaa	include/longlong.h	347;"	d
add_ssaaaa	include/longlong.h	455;"	d
add_ssaaaa	include/longlong.h	491;"	d
add_ssaaaa	include/longlong.h	595;"	d
add_ssaaaa	include/longlong.h	618;"	d
add_ssaaaa	include/longlong.h	751;"	d
add_ssaaaa	include/longlong.h	821;"	d
add_ssaaaa	include/longlong.h	873;"	d
add_ssaaaa	include/longlong.h	934;"	d
add_ssaaaa	include/longlong.h	987;"	d
add_static_trace_data	gdb/tracepoint.c	/^collection_list::add_static_trace_data ()$/;"	f	class:collection_list
add_struct_1	gdb/testsuite/gdb.base/store.c	/^add_struct_1 (struct s_1 s)$/;"	f
add_struct_2	gdb/testsuite/gdb.base/store.c	/^add_struct_2 (struct s_2 s)$/;"	f
add_struct_3	gdb/testsuite/gdb.base/store.c	/^add_struct_3 (struct s_3 s)$/;"	f
add_struct_4	gdb/testsuite/gdb.base/store.c	/^add_struct_4 (struct s_4 s)$/;"	f
add_struct_fields	gdb/completer.c	/^add_struct_fields (struct type *type, completion_list &output,$/;"	f	file:
add_structvecs	gdb/testsuite/gdb.base/gnu_vector.c	/^add_structvecs (int2 a, struct just_int2 b, struct two_int2 c)$/;"	f
add_stub_section	bfd/elf32-arm.c	/^  asection * (*add_stub_section) (const char *, asection *, asection *,$/;"	m	struct:elf32_arm_link_hash_table	file:
add_stub_section	bfd/elf32-hppa.c	/^  asection * (*add_stub_section) (const char *, asection *);$/;"	m	struct:elf32_hppa_link_hash_table	file:
add_stub_section	bfd/elf32-m68hc1x.h	/^  asection * (*add_stub_section) (const char *, asection *);$/;"	m	struct:m68hc11_elf_link_hash_table
add_stub_section	bfd/elf32-metag.c	/^  asection * (*add_stub_section) (const char *, asection *);$/;"	m	struct:elf_metag_link_hash_table	file:
add_stub_section	bfd/elf32-nios2.c	/^    asection * (*add_stub_section) (const char *, asection *, bfd_boolean);$/;"	m	struct:elf32_nios2_link_hash_table	file:
add_stub_section	bfd/elf32-xgate.h	/^  asection * (*add_stub_section) (const char *, asection *);$/;"	m	struct:xgate_elf_link_hash_table
add_stub_section	bfd/elf64-ppc.h	/^  asection * (*add_stub_section) (const char *, asection *);$/;"	m	struct:ppc64_elf_params
add_stub_section	bfd/elfnn-aarch64.c	/^  asection *(*add_stub_section) (const char *, asection *);$/;"	m	struct:elf_aarch64_link_hash_table	file:
add_stub_section	bfd/elfxx-mips.c	/^  asection *(*add_stub_section) (const char *, asection *, asection *);$/;"	m	struct:mips_elf_link_hash_table	file:
add_stub_sym	bfd/elf32-ppc.c	/^add_stub_sym (struct plt_entry *ent,$/;"	f	file:
add_sub_addx_subx_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^add_sub_addx_subx_tests:$/;"	l
add_sub_cmp_and_or_move_action	gdb/cris-tdep.c	/^add_sub_cmp_and_or_move_action (unsigned short inst, inst_env_type *inst_env, $/;"	f	file:
add_substitute_path_rule	gdb/source.c	/^add_substitute_path_rule (char *from, char *to)$/;"	f
add_symbol	bfd/vms-alpha.c	/^add_symbol (bfd *abfd, const unsigned char *ascic)$/;"	f	file:
add_symbol	gdb/dictionary.c	/^  void (*add_symbol) (struct dictionary *dict, struct symbol *sym);$/;"	m	struct:dict_vector	file:
add_symbol	gdb/linespec.c	/^collect_info::add_symbol (symbol *sym)$/;"	f	class:collect_info
add_symbol	gdb/mdebugread.c	/^add_symbol (struct symbol *s, struct symtab *symtab, struct block *b)$/;"	f	file:
add_symbol_adjust	bfd/elf64-ppc.c	/^add_symbol_adjust (struct ppc_link_hash_entry *eh, struct bfd_link_info *info)$/;"	f	file:
add_symbol_entry	bfd/vms-alpha.c	/^add_symbol_entry (bfd *abfd, struct vms_symbol_entry *sym)$/;"	f	file:
add_symbol_file_command	gdb/symfile.c	/^add_symbol_file_command (const char *args, int from_tty)$/;"	f	file:
add_symbol_file_from_memory_command	gdb/symfile-mem.c	/^add_symbol_file_from_memory_command (const char *args, int from_tty)$/;"	f	file:
add_symbol_hashed_expandable	gdb/dictionary.c	/^add_symbol_hashed_expandable (struct dictionary *dict,$/;"	f	file:
add_symbol_linear_expandable	gdb/dictionary.c	/^add_symbol_linear_expandable (struct dictionary *dict,$/;"	f	file:
add_symbol_nonexpandable	gdb/dictionary.c	/^add_symbol_nonexpandable (struct dictionary *dict, struct symbol *sym)$/;"	f	file:
add_symbol_to_list	gdb/buildsym.c	/^add_symbol_to_list (struct symbol *symbol, struct pending **listhead)$/;"	f
add_symbol_to_plt	bfd/elf32-arc.c	/^add_symbol_to_plt (struct bfd_link_info *info)$/;"	f	file:
add_symbols	bfd/plugin.c	/^add_symbols (void * handle,$/;"	f	file:
add_symbols_from_enclosing_procs	gdb/ada-lang.c	/^add_symbols_from_enclosing_procs (struct obstack *obstackp,$/;"	f	file:
add_symtab_completions	gdb/symtab.c	/^add_symtab_completions (struct compunit_symtab *cust,$/;"	f	file:
add_symtab_fns	gdb/symfile.c	/^add_symtab_fns (enum bfd_flavour flavour, const struct sym_fns *sf)$/;"	f
add_target	gdb/target.c	/^add_target (const target_info &t, target_open_ftype *func,$/;"	f
add_target_sections	gdb/exec.c	/^add_target_sections (void *owner,$/;"	f
add_target_sections_of_objfile	gdb/exec.c	/^add_target_sections_of_objfile (struct objfile *objfile)$/;"	f
add_task_commands	gdb/gnu-nat.c	/^add_task_commands (void)$/;"	f	file:
add_template_parameters	gdb/typeprint.c	/^typedef_hash_table::add_template_parameters (struct type *t)$/;"	f	class:typedef_hash_table
add_tests	gdb/testsuite/gdb.disasm/am33.s	/^add_tests:$/;"	l
add_tests	gdb/testsuite/gdb.disasm/hppa.s	/^add_tests$/;"	l
add_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^add_tests:$/;"	l
add_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^add_tests:$/;"	l
add_this_object_header_file	gdb/dbxread.c	/^add_this_object_header_file (int i)$/;"	f	file:
add_thread	gdb/gdbserver/inferiors.c	/^add_thread (ptid_t thread_id, void *target_data)$/;"	f
add_thread	gdb/record-btrace.c	/^  void add_thread (thread_info *thread)$/;"	f	struct:scoped_btrace_disable
add_thread	gdb/thread.c	/^add_thread (ptid_t ptid)$/;"	f
add_thread_commands	gdb/gnu-nat.c	/^add_thread_commands (void)$/;"	f	file:
add_thread_db_info	gdb/linux-thread-db.c	/^add_thread_db_info (void *handle)$/;"	f	file:
add_thread_object	gdb/python/py-inferior.c	/^add_thread_object (struct thread_info *tp)$/;"	f	file:
add_thread_silent	gdb/thread.c	/^add_thread_silent (ptid_t ptid)$/;"	f
add_thread_with_info	gdb/thread.c	/^add_thread_with_info (ptid_t ptid, private_thread_info *priv)$/;"	f
add_to_decodelist	opcodes/arc-dis.c	/^add_to_decodelist (insn_class_t     insn_class,$/;"	f	file:
add_to_definition	bfd/doc/chew.c	/^add_to_definition (entry, word)$/;"	f
add_to_method_list	gdb/dwarf2read.c	/^add_to_method_list (struct type *type, int fnfield_index, int index,$/;"	f	file:
add_to_objfile_sections	gdb/objfiles.c	/^add_to_objfile_sections (struct bfd *abfd, struct bfd_section *asect,$/;"	f	file:
add_to_objfile_sections_full	gdb/objfiles.c	/^add_to_objfile_sections_full (struct bfd *abfd, struct bfd_section *asect,$/;"	f	file:
add_to_pid_list	gdb/gdbserver/linux-low.c	/^add_to_pid_list (struct simple_pid_list **listp, int pid, int status)$/;"	f	file:
add_to_pid_list	gdb/linux-nat.c	/^add_to_pid_list (struct simple_pid_list **listp, int pid, int status)$/;"	f	file:
add_to_section_table	gdb/exec.c	/^add_to_section_table (bfd *abfd, struct bfd_section *asect,$/;"	f	file:
add_to_set	include/bfdlink.h	/^  void (*add_to_set)$/;"	m	struct:bfd_link_callbacks
add_to_spuid_list	gdb/corelow.c	/^add_to_spuid_list (bfd *abfd, asection *asect, void *list_p)$/;"	f	file:
add_to_stringtab	bfd/aoutx.h	/^add_to_stringtab (bfd *abfd,$/;"	f
add_to_stringtab	bfd/pdp11.c	/^add_to_stringtab (bfd *abfd,$/;"	f	file:
add_to_thread_list	gdb/corelow.c	/^add_to_thread_list (bfd *abfd, asection *asect, void *reg_sect_arg)$/;"	f	file:
add_traceframe	gdb/gdbserver/tracepoint.c	/^add_traceframe (struct tracepoint *tpoint)$/;"	f	file:
add_traceframe_block	gdb/gdbserver/tracepoint.c	/^add_traceframe_block (struct traceframe *tframe,$/;"	f	file:
add_tracepoint	gdb/gdbserver/tracepoint.c	/^add_tracepoint (int num, CORE_ADDR addr)$/;"	f	file:
add_tracepoint_action	gdb/gdbserver/tracepoint.c	/^add_tracepoint_action (struct tracepoint *tpoint, const char *packet)$/;"	f	file:
add_type_unit	gdb/dwarf2read.c	/^add_type_unit (struct dwarf2_per_objfile *dwarf2_per_objfile, ULONGEST sig,$/;"	f	file:
add_undefined_type	gdb/stabsread.c	/^add_undefined_type (struct type *type, int typenums[2])$/;"	f	file:
add_undefined_type_1	gdb/stabsread.c	/^add_undefined_type_1 (struct type *type)$/;"	f	file:
add_undefined_type_noname	gdb/stabsread.c	/^add_undefined_type_noname (struct type *type, int typenums[2])$/;"	f	file:
add_unwind_table_edit	bfd/elf32-arm.c	/^add_unwind_table_edit (arm_unwind_table_edit **head,$/;"	f	file:
add_using_directive	gdb/namespace.c	/^add_using_directive (struct using_direct **using_directives,$/;"	f
add_value_map	bfd/elf32-xtensa.c	/^add_value_map (value_map_hash_table *map,$/;"	f	file:
add_var	bfd/doc/chew.c	/^add_var (name)$/;"	f
add_various_floatvecs	gdb/testsuite/gdb.base/gnu_vector.c	/^add_various_floatvecs (int n, float4 a, ...)$/;"	f
add_vsyscall_page	gdb/symfile-mem.c	/^add_vsyscall_page (struct target_ops *target, int from_tty)$/;"	f	file:
add_w_imm16	sim/testsuite/sim/h8300/addw.s	/^add_w_imm16:$/;"	l
add_w_imm3	sim/testsuite/sim/h8300/addw.s	/^add_w_imm3:$/;"	l
add_w_reg	sim/testsuite/sim/h8300/addw.s	/^add_w_reg:$/;"	l
add_while_stepping_state	gdb/gdbserver/tracepoint.c	/^add_while_stepping_state (struct thread_info *tinfo,$/;"	f	file:
add_wholly_collected	gdb/tracepoint.c	/^collection_list::add_wholly_collected (const char *print_name)$/;"	f	class:collection_list
adda	gdb/testsuite/gdb.cp/pr17494.cc	/^A::adda (int i)$/;"	f	class:A
addb_nullified_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^addb_nullified_tests_1$/;"	l
addb_nullified_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^addb_nullified_tests_2$/;"	l
addb_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^addb_tests_1$/;"	l
addb_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^addb_tests_2$/;"	l
addc	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
addc_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addc_tests$/;"	l
addco_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addco_tests$/;"	l
adddf	sim/common/cgen-accfp.c	/^adddf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
adddf	sim/common/cgen-fpu.h	/^  DF (*adddf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
added_solibs	gdb/progspace.h	/^  std::vector<struct so_list *> added_solibs;$/;"	m	struct:program_space
addend	bfd/arc-plt.h	/^  bfd_vma	  addend;$/;"	m	struct:plt_reloc
addend	bfd/bfd-in2.h	/^  bfd_vma addend;$/;"	m	struct:reloc_cache_entry
addend	bfd/coff-mips.c	/^  bfd_vma addend;$/;"	m	struct:mips_hi	file:
addend	bfd/elf32-bfin.c	/^  bfd_vma addend;$/;"	m	struct:bfinfdpic_relocs_info	file:
addend	bfd/elf32-frv.c	/^  bfd_vma addend;$/;"	m	struct:frvfdpic_relocs_info	file:
addend	bfd/elf32-m32r.c	/^  bfd_vma addend;$/;"	m	struct:m32r_hi16	file:
addend	bfd/elf32-metag.c	/^  bfd_vma addend;$/;"	m	struct:elf_metag_stub_hash_entry	file:
addend	bfd/elf32-nds32.c	/^  bfd_vma addend;$/;"	m	struct:nds32_hi20	file:
addend	bfd/elf32-nios2.c	/^  bfd_vma addend;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
addend	bfd/elf32-ppc.c	/^  bfd_vma addend;$/;"	m	struct:elf_linker_section_pointers	file:
addend	bfd/elf32-ppc.c	/^  bfd_vma addend;$/;"	m	struct:plt_entry	file:
addend	bfd/elf32-score.c	/^    bfd_vma addend;$/;"	m	union:score_got_entry::__anon1018	file:
addend	bfd/elf32-score7.c	/^    bfd_vma addend;$/;"	m	union:score_got_entry::__anon1156	file:
addend	bfd/elf32-spu.c	/^    bfd_vma addend;$/;"	m	union:got_entry::__anon1110	file:
addend	bfd/elf32-v850.c	/^  bfd_vma		  addend;$/;"	m	struct:hi16s_location	file:
addend	bfd/elf64-alpha.c	/^  bfd_vma addend;$/;"	m	struct:alpha_elf_got_entry	file:
addend	bfd/elf64-hppa.c	/^    bfd_vma addend;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
addend	bfd/elf64-ia64-vms.c	/^  bfd_vma addend;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
addend	bfd/elf64-ppc.c	/^  bfd_vma addend;$/;"	m	struct:got_entry	file:
addend	bfd/elf64-ppc.c	/^  bfd_vma addend;$/;"	m	struct:plt_entry	file:
addend	bfd/elfnn-ia64.c	/^  bfd_vma addend;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
addend	bfd/elfnn-loongarch.c	/^  bfd_vma addend;$/;"	m	struct:__anon1118	file:
addend	bfd/elfxx-mips.c	/^    bfd_vma addend;$/;"	m	union:mips_got_entry::__anon1047	file:
addend	bfd/elfxx-mips.c	/^  bfd_vma addend;$/;"	m	struct:mips_got_page_ref	file:
addend	include/bfdlink.h	/^  bfd_vma addend;$/;"	m	struct:bfd_link_order_reloc
addend	include/elf/ia64.h	/^  unsigned char addend[8];$/;"	m	struct:__anon1426
addend	include/elf/ia64.h	/^  unsigned char addend[8];$/;"	m	struct:__anon1427
addend	include/opcode/msp430-decode.h	/^  int                  addend;$/;"	m	struct:__anon1248
addend	include/opcode/rl78.h	/^  int              addend;$/;"	m	struct:__anon1378
addend	include/opcode/rx.h	/^  int              addend;$/;"	m	struct:__anon1404
addend_compare	bfd/elf64-ia64-vms.c	/^addend_compare (const void *xp, const void *yp)$/;"	f	file:
addend_compare	bfd/elfnn-ia64.c	/^addend_compare (const void *xp, const void *yp)$/;"	f	file:
addi	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
addi_op	gdb/cris-tdep.c	/^addi_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
addi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addi_tests$/;"	l
addib_nullified_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^addib_nullified_tests_1$/;"	l
addib_nullified_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^addib_nullified_tests_2$/;"	l
addib_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^addib_tests_1$/;"	l
addib_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^addib_tests_2$/;"	l
addic	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
addik	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
addikc	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
addio_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addio_tests$/;"	l
addit_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addit_tests$/;"	l
additional_reloc_count	bfd/elf32-arm.c	/^  unsigned int additional_reloc_count;$/;"	m	struct:_arm_elf_section_data	file:
additional_relocation_error_msg_count	bfd/elf32-cris.c	/^static int additional_relocation_error_msg_count = 10;$/;"	v	file:
addito_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addito_tests$/;"	l
addiu_insn	bfd/elfxx-mips.c	/^static const struct opcode_descriptor addiu_insn =$/;"	v	typeref:struct:opcode_descriptor	file:
addiupc_insn	bfd/elfxx-mips.c	/^static const struct opcode_descriptor addiupc_insn =$/;"	v	typeref:struct:opcode_descriptor	file:
addk	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
addkc	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
addl_entries	opcodes/ia64-gen.c	/^  struct completer_entry *addl_entries;$/;"	m	struct:completer_entry	typeref:struct:completer_entry::completer_entry	file:
addl_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addl_tests$/;"	l
addo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^addo_tests$/;"	l
addpoint	zlib/examples/zran.c	/^local struct access *addpoint(struct access *index, int bits,$/;"	f
addr	bfd/bfd-in2.h	/^  bfd_vma addr;$/;"	m	struct:relax_table
addr	bfd/coff-mips.c	/^  bfd_byte *addr;$/;"	m	struct:mips_hi	file:
addr	bfd/coff-ppc.c	/^  bfd_vma addr;$/;"	m	struct:list_ele	file:
addr	bfd/doc/chew.c	/^addr (buffer, idx)$/;"	f	file:
addr	bfd/dwarf1.c	/^  unsigned long addr;$/;"	m	struct:linenumber	file:
addr	bfd/dwarf2.c	/^  bfd_vma addr;$/;"	m	struct:varinfo	file:
addr	bfd/elf32-m32r.c	/^  bfd_byte *addr;$/;"	m	struct:m32r_hi16	file:
addr	bfd/elf32-nds32.c	/^  bfd_byte *addr;$/;"	m	struct:nds32_hi20	file:
addr	bfd/elf32-nds32.c	/^  bfd_vma addr;			\/* The address of this fag.  *\/$/;"	m	struct:nds32_fag	file:
addr	bfd/elf32-xtensa.c	/^  bfd_vma addr;$/;"	m	struct:reloc_range_struct	file:
addr	bfd/elf32-xtensa.c	/^  bfd_vma addr;$/;"	m	struct:removed_literal_map_entry_struct	file:
addr	bfd/elfnn-riscv.c	/^  bfd_vma			 addr;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
addr	bfd/mach-o.h	/^  bfd_vma addr;$/;"	m	struct:bfd_mach_o_section
addr	bfd/mmo.c	/^    bfd_vma addr;$/;"	m	struct:mmo_find_sec_info	file:
addr	gdb/aarch64-tdep.c	/^  uint64_t addr;   \/* Memory address.  *\/$/;"	m	struct:aarch64_mem_r	file:
addr	gdb/ada-lang.h	/^  CORE_ADDR addr;$/;"	m	struct:ada_exc_info
addr	gdb/addrmap.c	/^  CORE_ADDR addr;$/;"	m	struct:addrmap_transition	file:
addr	gdb/arm-tdep.c	/^  bfd_vma addr;$/;"	m	struct:arm_exidx_entry	file:
addr	gdb/arm-tdep.c	/^  uint32_t addr;   \/* Memory address.  *\/$/;"	m	struct:arm_mem_r	file:
addr	gdb/breakpoint.h	/^extern VEC(breakpoint_p) *static_tracepoints_here (CORE_ADDR addr);$/;"	v
addr	gdb/compile/compile-object-load.c	/^  CORE_ADDR addr, size;$/;"	m	struct:munmap_list	file:
addr	gdb/dcache.c	/^  CORE_ADDR addr;		\/* address of data *\/$/;"	m	struct:dcache_block	file:
addr	gdb/disasm.h	/^  CORE_ADDR addr;$/;"	m	struct:disasm_insn
addr	gdb/dwarf2expr.h	/^      CORE_ADDR addr;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1703
addr	gdb/dwarf2loc.h	/^  CORE_ADDR addr;$/;"	m	struct:property_addr_info
addr	gdb/dwarf2read.c	/^	CORE_ADDR addr;$/;"	m	union:attribute::__anon1827	file:
addr	gdb/elfread.c	/^  CORE_ADDR addr;$/;"	m	struct:elf_gnu_ifunc_cache	file:
addr	gdb/frame.c	/^    CORE_ADDR addr;$/;"	m	struct:frame_info::__anon2056	file:
addr	gdb/gdbserver/linux-low.c	/^  Elf32_Addr addr;$/;"	m	struct:target_loadseg	file:
addr	gdb/gdbserver/remote-utils.c	/^  CORE_ADDR addr;$/;"	m	struct:sym_cache	file:
addr	gdb/gdbserver/tracepoint.c	/^  ULONGEST addr;$/;"	m	struct:collect_memory_action	file:
addr	gdb/i386-gnu-nat.c	/^  CORE_ADDR addr;	\/* Address.  *\/$/;"	m	struct:reg_addr	file:
addr	gdb/i386-tdep.c	/^  CORE_ADDR addr;$/;"	m	struct:i386_record_s	file:
addr	gdb/jit.c	/^  CORE_ADDR addr;$/;"	m	struct:jit_objfile_data	file:
addr	gdb/linespec.c	/^  CORE_ADDR addr;$/;"	m	struct:address_entry	file:
addr	gdb/loongarch-tdep.c	/^       uint64_t addr;   \/* Memory address.  *\/$/;"	m	struct:loongarch_mem_r	file:
addr	gdb/m32c-tdep.c	/^  pv_t *reg, addr;$/;"	m	struct:srcdest	file:
addr	gdb/m68hc11-tdep.c	/^  CORE_ADDR   addr;$/;"	m	struct:m68hc11_soft_reg	file:
addr	gdb/nat/loongarch-linux-watch.h	/^  CORE_ADDR addr;$/;"	m	struct:loongarch_watchpoint
addr	gdb/nat/loongarch-linux-watch.h	/^  uint32_t addr;$/;"	m	struct:la32_watch_regs
addr	gdb/nat/loongarch-linux-watch.h	/^  uint64_t addr;$/;"	m	struct:la64_watch_regs
addr	gdb/nat/mips-linux-watch.h	/^  CORE_ADDR addr;$/;"	m	struct:mips_watchpoint
addr	gdb/nios2-tdep.c	/^  CORE_ADDR addr;$/;"	m	struct:reg_saved	file:
addr	gdb/ppc-linux-nat.c	/^        uint64_t addr;                  \/* break\/watchpoint address *\/$/;"	m	struct:ppc_hw_breakpoint	file:
addr	gdb/python/py-inferior.c	/^  CORE_ADDR addr;$/;"	m	struct:__anon2079	file:
addr	gdb/record-full.c	/^  CORE_ADDR addr;$/;"	m	struct:record_full_breakpoint	file:
addr	gdb/record-full.c	/^  CORE_ADDR addr;$/;"	m	struct:record_full_mem_entry	file:
addr	gdb/solib-dsbt.c	/^  CORE_ADDR addr;$/;"	m	struct:int_elf32_dsbt_loadseg	file:
addr	gdb/solib-dsbt.c	/^  ext_Elf32_Addr addr;$/;"	m	struct:ext_elf32_dsbt_loadseg	file:
addr	gdb/solib-frv.c	/^  CORE_ADDR addr;$/;"	m	struct:int_elf32_fdpic_loadseg	file:
addr	gdb/solib-frv.c	/^  ext_Elf32_Addr addr;$/;"	m	struct:ext_elf32_fdpic_loadseg	file:
addr	gdb/symfile.h	/^  CORE_ADDR addr;$/;"	m	struct:other_sections
addr	gdb/symfile.h	/^  struct dwarf2_section_names addr;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
addr	gdb/target.h	/^    CORE_ADDR addr;		\/* Lowest address in section *\/$/;"	m	struct:target_section
addr	gdb/testsuite/gdb.base/macscp1.c	/^      int addr;$/;"	m	struct:outer::fields::fault	file:
addr	gdb/testsuite/gdb.base/macscp1.c	25;"	d	file:
addr	gdb/tracepoint.h	/^  ULONGEST addr = 0;$/;"	m	struct:uploaded_tp
addr	gdb/trad-frame.h	/^  LONGEST addr; \/* A CORE_ADDR fits in a longest.  *\/$/;"	m	struct:trad_frame_saved_reg
addr	gdb/tui/tui-data.h	/^      CORE_ADDR addr;$/;"	m	union:tui_line_or_address::__anon1651
addr	gdb/tui/tui-data.h	/^  CORE_ADDR addr;$/;"	m	struct:tui_locator_element
addr	gdb/tui/tui-disasm.c	/^  CORE_ADDR addr;$/;"	m	struct:tui_asm_line	file:
addr	include/mach-o/external.h	/^  unsigned char addr[4];        \/* Address of this section in memory.  *\/$/;"	m	struct:mach_o_section_32_external
addr	include/mach-o/external.h	/^  unsigned char addr[8];        \/* Address of this section in memory.  *\/$/;"	m	struct:mach_o_section_64_external
addr	include/oasys.h	/^    bfd_byte addr[4];$/;"	m	struct:oasys_data_record
addr	include/opcode/aarch64.h	/^	} addr;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1299
addr	libiberty/simple-object-mach-o.c	/^  unsigned char addr[4];	\/* Address of this section in memory.  *\/$/;"	m	struct:mach_o_section_32	file:
addr	libiberty/simple-object-mach-o.c	/^  unsigned char addr[8];	\/* Address of this section in memory.  *\/$/;"	m	struct:mach_o_section_64	file:
addr	sim/bfin/bfin-sim.h	/^  bu32 *addr;$/;"	m	struct:store
addr	sim/bfin/machs.c	/^  address_word addr, len;$/;"	m	struct:bfin_memory_layout	file:
addr	sim/bfin/machs.c	/^  bu32 addr, len, alias_len;$/;"	m	struct:bfrom	file:
addr	sim/common/sim-memopt.h	/^  unsigned_word addr;$/;"	m	struct:_sim_memopt
addr	sim/cris/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/cris/cpuv10.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/cris/cpuv32.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/cris/sim-main.h	/^  USI addr;$/;"	m	struct:cris_sim_mmapped_page
addr	sim/erc32/sis.h	/^    unsigned        addr;$/;"	m	struct:histype
addr	sim/frv/cpu.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/frv/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/iq2000/cpu.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/iq2000/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/lm32/cpu.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/lm32/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/m32c/cpu.h	/^    unsigned int addr;$/;"	m	union:__anon536::__anon537
addr	sim/m32r/cpu.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/m32r/cpu2.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/m32r/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/m32r/cpux.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/m68hc11/dv-m68hc11.c	/^  uint16           addr;$/;"	m	struct:input_osc	file:
addr	sim/or1k/cpu.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/or1k/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/ppc/cpu.h	/^  unsigned_word addr;$/;"	m	struct:_memory_reservation
addr	sim/sh64/cpuall.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/sh64/defs-compact.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr	sim/sh64/defs-media.h	/^  IADDR addr;$/;"	m	struct:argbuf
addr2	gdb/ppc-linux-nat.c	/^        uint64_t addr2;                 \/* range end or mask *\/$/;"	m	struct:ppc_hw_breakpoint	file:
addr_3rdparty32	opcodes/nfp-dis.c	/^  unsigned char addr_3rdparty32:1;$/;"	m	struct:__anon9	file:
addr_about_to_request_buffer_space	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_about_to_request_buffer_space;$/;"	m	struct:ipa_sym_addresses	file:
addr_after_bp	gdb/testsuite/gdb.base/bp-permanent.c	/^volatile unsigned char *addr_after_bp;$/;"	v
addr_base	gdb/dwarf2read.c	/^  ULONGEST addr_base = 0;$/;"	m	struct:dwarf2_cu	file:
addr_base	gdb/dwarf2read.c	/^  ULONGEST addr_base;$/;"	m	struct:dwarf2_read_addr_index_data	file:
addr_bit	gdb/gdbarch.c	/^  int addr_bit;$/;"	m	struct:gdbarch	file:
addr_bits_remove	gdb/arch/arm-get-next-pcs.h	/^  CORE_ADDR (*addr_bits_remove) (struct arm_get_next_pcs *self, CORE_ADDR val);$/;"	m	struct:arm_get_next_pcs_ops
addr_bits_remove	gdb/gdbarch.c	/^  gdbarch_addr_bits_remove_ftype *addr_bits_remove;$/;"	m	struct:gdbarch	file:
addr_bitsize	sim/common/sim-model.h	/^  int addr_bitsize;$/;"	m	struct:__anon634
addr_bp	gdb/testsuite/gdb.base/bp-permanent.c	/^volatile unsigned char *addr_bp;$/;"	v
addr_capability	gdb/common/agent.c	/^  CORE_ADDR addr_capability;$/;"	m	struct:ipa_sym_addresses	file:
addr_cmd_buf	gdb/common/agent.c	/^  CORE_ADDR addr_cmd_buf;$/;"	m	struct:ipa_sym_addresses	file:
addr_collecting	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_collecting;$/;"	m	struct:ipa_sym_addresses	file:
addr_control	sim/ppc/hw_nvram.c	/^  unsigned addr_control;$/;"	m	struct:_hw_nvram_device	file:
addr_date	sim/ppc/hw_nvram.c	/^  unsigned addr_date;$/;"	m	struct:_hw_nvram_device	file:
addr_day	sim/ppc/hw_nvram.c	/^  unsigned addr_day;$/;"	m	struct:_hw_nvram_device	file:
addr_error_tracepoint	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_error_tracepoint;$/;"	m	struct:ipa_sym_addresses	file:
addr_expr_eval_result	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_expr_eval_result;$/;"	m	struct:ipa_sym_addresses	file:
addr_flush_trace_buffer	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_flush_trace_buffer;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_collect_ptr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_collect_ptr;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_jump_pad_buffer	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_jump_pad_buffer;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_jump_pad_buffer_end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_jump_pad_buffer_end;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_tp_heap_buffer	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_tp_heap_buffer;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_trampoline_buffer	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_trampoline_buffer;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_trampoline_buffer_end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_trampoline_buffer_end;$/;"	m	struct:ipa_sym_addresses	file:
addr_gdb_trampoline_buffer_error	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_gdb_trampoline_buffer_error;$/;"	m	struct:ipa_sym_addresses	file:
addr_get_raw_reg_ptr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_get_raw_reg_ptr;$/;"	m	struct:ipa_sym_addresses	file:
addr_get_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_get_trace_state_variable_value_ptr;$/;"	m	struct:ipa_sym_addresses	file:
addr_helper_thread_id	gdb/common/agent.c	/^  CORE_ADDR addr_helper_thread_id;$/;"	m	struct:ipa_sym_addresses	file:
addr_high	gdb/solist.h	/^    CORE_ADDR addr_low, addr_high;$/;"	m	struct:so_list
addr_hour	sim/ppc/hw_nvram.c	/^  unsigned addr_hour;$/;"	m	struct:_hw_nvram_device	file:
addr_in_swap_list	sim/rx/gdb-if.c	/^addr_in_swap_list (bfd_vma addr)$/;"	f	file:
addr_info_make_relative	gdb/symfile.c	/^addr_info_make_relative (section_addr_info *addrs, bfd *abfd)$/;"	f
addr_ipa_tdesc_idx	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_ipa_tdesc_idx;$/;"	m	struct:ipa_sym_addresses	file:
addr_low	gdb/objfiles.h	/^  CORE_ADDR addr_low = 0;$/;"	m	struct:objfile
addr_low	gdb/solist.h	/^    CORE_ADDR addr_low, addr_high;$/;"	m	struct:so_list
addr_mask	sim/m32c/reg.c	/^int addr_mask = 0xffff;$/;"	v
addr_minutes	sim/ppc/hw_nvram.c	/^  unsigned addr_minutes;$/;"	m	struct:_hw_nvram_device	file:
addr_mode	gdb/ppc-linux-nat.c	/^        uint32_t addr_mode;             \/* address match mode *\/$/;"	m	struct:ppc_hw_breakpoint	file:
addr_month	sim/ppc/hw_nvram.c	/^  unsigned addr_month;$/;"	m	struct:_hw_nvram_device	file:
addr_ptr	gdb/aix-thread.c	305;"	d	file:
addr_ptr	gdb/aix-thread.c	307;"	d	file:
addr_range_type	bfd/tekhex.c	/^} addr_range_type;$/;"	t	typeref:struct:__anon1030	file:
addr_seconds	sim/ppc/hw_nvram.c	/^  unsigned addr_seconds;$/;"	m	struct:_hw_nvram_device	file:
addr_section_name	gdb/symfile.c	/^addr_section_name (const char *s)$/;"	f	file:
addr_set	gdb/linespec.c	/^  htab_t addr_set;$/;"	m	struct:linespec_state	file:
addr_set_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_set_trace_state_variable_value_ptr;$/;"	m	struct:ipa_sym_addresses	file:
addr_size	bfd/dwarf2.c	/^  unsigned char addr_size;$/;"	m	struct:comp_unit	file:
addr_size	gdb/dwarf2-frame.c	/^  int addr_size;$/;"	m	struct:dwarf2_cie	file:
addr_size	gdb/dwarf2-frame.c	/^  int addr_size;$/;"	m	struct:dwarf2_frame_cache	file:
addr_size	gdb/dwarf2expr.h	/^  int addr_size;$/;"	m	struct:dwarf_expr_context
addr_size	gdb/dwarf2read.c	/^  int addr_size;$/;"	m	struct:dwarf2_read_addr_index_data	file:
addr_size	gdb/dwarf2read.c	/^  unsigned char addr_size;$/;"	m	struct:comp_unit_head	file:
addr_stop_tracing	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_stop_tracing;$/;"	m	struct:ipa_sym_addresses	file:
addr_stopping_tracepoint	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_stopping_tracepoint;$/;"	m	struct:ipa_sym_addresses	file:
addr_string	gdb/location.c	/^    char *addr_string;$/;"	m	union:event_location::__anon1725	file:
addr_string	gdb/tui/tui-disasm.c	/^  char *addr_string;$/;"	m	struct:tui_asm_line	file:
addr_trace_buffer_ctrl	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_buffer_ctrl;$/;"	m	struct:ipa_sym_addresses	file:
addr_trace_buffer_ctrl_curr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_buffer_ctrl_curr;$/;"	m	struct:ipa_sym_addresses	file:
addr_trace_buffer_hi	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_buffer_hi;$/;"	m	struct:ipa_sym_addresses	file:
addr_trace_buffer_is_full	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_buffer_is_full;$/;"	m	struct:ipa_sym_addresses	file:
addr_trace_buffer_lo	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_buffer_lo;$/;"	m	struct:ipa_sym_addresses	file:
addr_trace_state_variables	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_trace_state_variables;$/;"	m	struct:ipa_sym_addresses	file:
addr_traceframe_read_count	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_traceframe_read_count;$/;"	m	struct:ipa_sym_addresses	file:
addr_traceframe_write_count	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_traceframe_write_count;$/;"	m	struct:ipa_sym_addresses	file:
addr_traceframes_created	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_traceframes_created;$/;"	m	struct:ipa_sym_addresses	file:
addr_tracepoints	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_tracepoints;$/;"	m	struct:ipa_sym_addresses	file:
addr_tracing	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_tracing;$/;"	m	struct:ipa_sym_addresses	file:
addr_ust_loaded	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR addr_ust_loaded;$/;"	m	struct:ipa_sym_addresses	file:
addr_vec	gdb/dwarf-index-write.c	/^  data_buf &addr_vec;$/;"	m	struct:addrmap_index_data	file:
addr_year	sim/ppc/hw_nvram.c	/^  unsigned addr_year;$/;"	m	struct:_hw_nvram_device	file:
address	bfd/bfd-in2.h	/^  bfd_size_type address;$/;"	m	struct:reloc_cache_entry
address	bfd/dwarf2.c	/^  bfd_vma		address;$/;"	m	struct:line_info	file:
address	bfd/elf32-avr.c	/^  bfd_vma address;$/;"	m	struct:avr_find_section_data	file:
address	bfd/elf32-score.c	/^    bfd_vma address;$/;"	m	union:score_got_entry::__anon1018	file:
address	bfd/elf32-score7.c	/^    bfd_vma address;$/;"	m	union:score_got_entry::__anon1156	file:
address	bfd/elf32-v850.c	/^  bfd_byte *		  address;$/;"	m	struct:hi16s_location	file:
address	bfd/elfnn-riscv.c	/^  bfd_vma address;$/;"	m	struct:__anon1091	file:
address	bfd/elfxx-mips.c	/^    bfd_vma address;$/;"	m	union:mips_got_entry::__anon1047	file:
address	bfd/vms-alpha.c	/^  bfd_vma address;$/;"	m	struct:lineinfo	file:
address	bfd/xsym.h	/^    address;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066	typeref:union:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067
address	gdb/arm-linux-nat.c	/^  unsigned int address;$/;"	m	struct:arm_linux_hw_breakpoint	file:
address	gdb/breakpoint.h	/^  CORE_ADDR address = 0;$/;"	m	class:bp_location
address	gdb/dtrace-probe.c	/^  CORE_ADDR address;$/;"	m	struct:dtrace_probe_enabler	file:
address	gdb/gdbserver/ax.c	/^  CORE_ADDR address;$/;"	m	struct:bytecode_address	file:
address	gdb/gdbserver/linux-arm-low.c	/^  unsigned int address;$/;"	m	struct:arm_linux_hw_breakpoint	file:
address	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR address;$/;"	m	struct:tracepoint	file:
address	gdb/guile/scm-lazy-string.c	/^  CORE_ADDR address;$/;"	m	struct:__anon1870	file:
address	gdb/guile/scm-value.c	/^  SCM address;$/;"	m	struct:_value_smob	file:
address	gdb/infrun.c	/^  CORE_ADDR address;$/;"	m	struct:step_over_info	file:
address	gdb/location.c	/^    CORE_ADDR address;$/;"	m	union:event_location::__anon1725	file:
address	gdb/python/lib/gdb/FrameDecorator.py	/^    def address(self):$/;"	m	class:FrameDecorator
address	gdb/python/py-lazy-string.c	/^  CORE_ADDR address;$/;"	m	struct:__anon2085	file:
address	gdb/python/py-value.c	/^  PyObject *address;$/;"	m	struct:value_object	file:
address	gdb/solib-svr4.c	/^  CORE_ADDR address;$/;"	m	struct:probe_and_action	file:
address	gdb/symtab.h	/^    CORE_ADDR address;$/;"	m	union:general_symbol_info::__anon1835
address	gdb/testsuite/gdb.base/macscp1.c	/^struct outer address;$/;"	v	typeref:struct:outer
address	gdb/testsuite/gdb.python/py-framefilter.py	/^    def address (self):$/;"	m	class:Dummy
address	gdb/testsuite/gdb.python/py-framefilter.py	/^    def address (self):$/;"	m	class:ElidingFrameDecorator
address	gdb/tracepoint.h	/^  CORE_ADDR address = 0;$/;"	m	struct:static_tracepoint_marker
address	gdb/value.c	/^    CORE_ADDR address;$/;"	m	union:value::__anon2059	file:
address	include/elf/xtensa.h	/^  bfd_vma address;$/;"	m	struct:property_table_entry_t
address	include/hp-symtab.h	/^  CORE_ADDR address;$/;"	m	struct:slt_normal
address	include/hp-symtab.h	/^  CORE_ADDR address;$/;"	m	struct:slt_normal_off
address	include/hp-symtab.h	/^  sltpointer address         ;     \/* Pointer to SLT entry.  *\/$/;"	m	struct:dntt_type_class_scope
address	include/hp-symtab.h	/^  sltpointer address;          \/* code and text locations      *\/$/;"	m	struct:dntt_type_doc_function
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_begin
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_end
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_function
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_module
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_srcfile
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:dntt_type_with
address	include/hp-symtab.h	/^  sltpointer address;$/;"	m	struct:slt_assist
address	include/mach-o/external.h	/^  unsigned char address[8];$/;"	m	struct:mach_o_dyld_cache_image_info_external
address	include/mach-o/external.h	/^  unsigned char address[8];$/;"	m	struct:mach_o_dyld_cache_mapping_info_external
address	include/opcode/arc.h	/^  int address;$/;"	m	struct:arc_aux_reg
address	include/vms/dst.h	/^  unsigned char address[4];$/;"	m	struct:vms_dst_blkbeg
address	include/vms/dst.h	/^  unsigned char address[4];$/;"	m	struct:vms_dst_rtnbeg
address	intl/dcigettext.c	/^  void *address;$/;"	m	struct:block_list	file:
address	opcodes/arc-dis.h	/^  bfd_vma address;$/;"	m	struct:arc_instruction
address	opcodes/arc-ext.c	/^  long			  address;$/;"	m	struct:ExtAuxRegister	file:
address	opcodes/z8k-dis.c	/^  unsigned long address;$/;"	m	struct:__anon72	file:
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon674
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon675
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon676
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon677
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon678
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon679
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon680
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon681
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon682
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon683
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon684
address	sim/common/cgen-par.h	/^      SI   address;$/;"	m	struct:__anon660::__anon661::__anon685
address	sim/common/dv-glue.c	/^  unsigned_word address;$/;"	m	struct:hw_glue	file:
address	sim/common/hw-properties.h	/^  hw_unit address;$/;"	m	struct:_reg_property_spec
address	sim/frv/cache.h	/^  SI address;$/;"	m	struct:__anon233
address	sim/frv/cache.h	/^  SI address;$/;"	m	struct:__anon234
address	sim/frv/cache.h	/^  SI address;$/;"	m	struct:__anon238
address	sim/frv/cache.h	/^  SI address;$/;"	m	struct:__anon241
address	sim/frv/cache.h	/^  SI address;$/;"	m	struct:frv_cache_request
address	sim/frv/profile.c	/^  SI address;$/;"	m	struct:__anon245	file:
address	sim/frv/profile.h	/^  SI address;$/;"	m	struct:__anon248
address	sim/ppc/device.h	/^  device_unit address;$/;"	m	struct:_reg_property_spec
address	sim/ppc/device_table.h	/^  device_address_callbacks address;$/;"	m	struct:_device_callbacks
address	sim/ppc/device_table.h	/^  device_init_callback *address; \/* NULL - ignore *\/$/;"	m	struct:_device_init_callbacks
address	sim/ppc/hw_glue.c	/^  unsigned_word address;$/;"	m	struct:_hw_glue_device	file:
address	sim/ppc/hw_memory.c	/^  unsigned_word address;$/;"	m	struct:_hw_memory_chunk	file:
address	sim/ppc/hw_opic.c	/^  unsigned_word address;$/;"	m	struct:_opic_idu	file:
address	sim/ppc/hw_opic.c	/^  unsigned_word address;$/;"	m	struct:_opic_isu_block	file:
address_block	sim/ppc/hw_ide.c	/^} address_block;$/;"	t	typeref:struct:_address_block	file:
address_class	gdb/symtab.h	/^enum address_class$/;"	g
address_class_name_to_type_flags	gdb/gdbarch.c	/^  gdbarch_address_class_name_to_type_flags_ftype *address_class_name_to_type_flags;$/;"	m	struct:gdbarch	file:
address_class_type_flags	gdb/gdbarch.c	/^  gdbarch_address_class_type_flags_ftype *address_class_type_flags;$/;"	m	struct:gdbarch	file:
address_class_type_flags_to_name	gdb/gdbarch.c	/^  gdbarch_address_class_type_flags_to_name_ftype *address_class_type_flags_to_name;$/;"	m	struct:gdbarch	file:
address_decoder	sim/ppc/hw_ide.c	/^} address_decoder;$/;"	t	typeref:struct:_address_decoder	file:
address_entry	gdb/linespec.c	/^struct address_entry$/;"	s	file:
address_from_register	gdb/findvar.c	/^address_from_register (int regnum, struct frame_info *frame)$/;"	f
address_in_mem_range	gdb/memrange.c	/^address_in_mem_range (CORE_ADDR address, const struct mem_range *r)$/;"	f
address_interference	sim/frv/cache.c	/^address_interference (FRV_CACHE *cache, SI address, FRV_CACHE_REQUEST *req,$/;"	f	file:
address_mapping	sim/rl78/mem.c	/^address_mapping (int address)$/;"	f	file:
address_mode	opcodes/i386-dis.c	/^enum address_mode address_mode;$/;"	v	typeref:enum:address_mode
address_mode	opcodes/i386-dis.c	/^enum address_mode$/;"	g	file:
address_of_variable	gdb/valops.c	/^address_of_variable (struct symbol *var, const struct block *b)$/;"	f
address_offset_overflow	include/opcode/nios2.h	/^  address_offset_overflow,$/;"	e	enum:overflow_type
address_offset_overflow	include/opcode/pru.h	/^  address_offset_overflow,$/;"	e	enum:overflow_type
address_range	gdb/dwarf2-frame.c	/^  CORE_ADDR address_range;$/;"	m	struct:dwarf2_fde	file:
address_significant	gdb/utils.c	/^address_significant (gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
address_space	gdb/progspace.h	/^DECLARE_REGISTRY (address_space);$/;"	v
address_space	gdb/progspace.h	/^struct address_space$/;"	s
address_space	gdb/record-full.c	/^  struct address_space *address_space;$/;"	m	struct:record_full_breakpoint	typeref:struct:record_full_breakpoint::address_space	file:
address_space_int_to_name	gdb/gdbtypes.c	/^address_space_int_to_name (struct gdbarch *gdbarch, int space_flag)$/;"	f
address_space_name_to_int	gdb/gdbtypes.c	/^address_space_name_to_int (struct gdbarch *gdbarch, char *space_identifier)$/;"	f
address_space_num	gdb/progspace.c	/^address_space_num (struct address_space *aspace)$/;"	f
address_symbol	gdb/guile/scm-disasm.c	/^static SCM address_symbol;$/;"	v	file:
address_table	gdb/dwarf2read.c	/^  gdb::array_view<const gdb_byte> address_table;$/;"	m	struct:mapped_index_base	file:
address_to_attach_address	sim/ppc/device_table.h	/^  device_address_to_attach_address_callback *address_to_attach_address;$/;"	m	struct:_device_convert_callbacks
address_to_pointer	gdb/gdbarch.c	/^  gdbarch_address_to_pointer_ftype *address_to_pointer;$/;"	m	struct:gdbarch	file:
address_to_signed_pointer	gdb/findvar.c	/^address_to_signed_pointer (struct gdbarch *gdbarch, struct type *type,$/;"	f
address_type	gdb/dwarf2expr.c	/^dwarf_expr_context::address_type () const$/;"	f	class:dwarf_expr_context
address_word	sim/common/sim-types.h	/^typedef unsigned_address address_word;$/;"	t
addressable_memory_unit_size	gdb/gdbarch.c	/^  gdbarch_addressable_memory_unit_size_ftype *addressable_memory_unit_size;$/;"	m	struct:gdbarch	file:
addressing_mode	include/opcode/visium.h	/^enum addressing_mode$/;"	g
addressprint	gdb/valprint.h	/^  int addressprint;$/;"	m	struct:value_print_options
addrhi	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
addrlo	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
addrmap	gdb/addrmap.c	/^  struct addrmap addrmap;$/;"	m	struct:addrmap_fixed	typeref:struct:addrmap_fixed::addrmap	file:
addrmap	gdb/addrmap.c	/^  struct addrmap addrmap;$/;"	m	struct:addrmap_mutable	typeref:struct:addrmap_mutable::addrmap	file:
addrmap	gdb/addrmap.c	/^struct addrmap$/;"	s	file:
addrmap_create_fixed	gdb/addrmap.c	/^addrmap_create_fixed (struct addrmap *original, struct obstack *obstack)$/;"	f
addrmap_create_mutable	gdb/addrmap.c	/^addrmap_create_mutable (struct obstack *obstack)$/;"	f
addrmap_find	gdb/addrmap.c	/^addrmap_find (struct addrmap *map, CORE_ADDR addr)$/;"	f
addrmap_fixed	gdb/addrmap.c	/^struct addrmap_fixed$/;"	s	file:
addrmap_fixed_create_fixed	gdb/addrmap.c	/^addrmap_fixed_create_fixed (struct addrmap *self, struct obstack *obstack)$/;"	f	file:
addrmap_fixed_find	gdb/addrmap.c	/^addrmap_fixed_find (struct addrmap *self, CORE_ADDR addr)$/;"	f	file:
addrmap_fixed_foreach	gdb/addrmap.c	/^addrmap_fixed_foreach (struct addrmap *self, addrmap_foreach_fn fn,$/;"	f	file:
addrmap_fixed_funcs	gdb/addrmap.c	/^static const struct addrmap_funcs addrmap_fixed_funcs =$/;"	v	typeref:struct:addrmap_funcs	file:
addrmap_fixed_relocate	gdb/addrmap.c	/^addrmap_fixed_relocate (struct addrmap *self, CORE_ADDR offset)$/;"	f	file:
addrmap_fixed_set_empty	gdb/addrmap.c	/^addrmap_fixed_set_empty (struct addrmap *self,$/;"	f	file:
addrmap_foreach	gdb/addrmap.c	/^addrmap_foreach (struct addrmap *map, addrmap_foreach_fn fn, void *data)$/;"	f
addrmap_foreach_fn	gdb/addrmap.h	/^typedef int (*addrmap_foreach_fn) (void *data, CORE_ADDR start_addr,$/;"	t
addrmap_funcs	gdb/addrmap.c	/^struct addrmap_funcs$/;"	s	file:
addrmap_index_data	gdb/dwarf-index-write.c	/^  addrmap_index_data (data_buf &addr_vec_, psym_index_map &cu_index_htab_)$/;"	f	struct:addrmap_index_data
addrmap_index_data	gdb/dwarf-index-write.c	/^struct addrmap_index_data$/;"	s	file:
addrmap_mutable	gdb/addrmap.c	/^struct addrmap_mutable$/;"	s	file:
addrmap_mutable_create_fixed	gdb/addrmap.c	/^addrmap_mutable_create_fixed (struct addrmap *self, struct obstack *obstack)$/;"	f	file:
addrmap_mutable_find	gdb/addrmap.c	/^addrmap_mutable_find (struct addrmap *self, CORE_ADDR addr)$/;"	f	file:
addrmap_mutable_foreach	gdb/addrmap.c	/^addrmap_mutable_foreach (struct addrmap *self, addrmap_foreach_fn fn,$/;"	f	file:
addrmap_mutable_foreach_worker	gdb/addrmap.c	/^addrmap_mutable_foreach_worker (splay_tree_node node, void *data)$/;"	f	file:
addrmap_mutable_funcs	gdb/addrmap.c	/^static const struct addrmap_funcs addrmap_mutable_funcs =$/;"	v	typeref:struct:addrmap_funcs	file:
addrmap_mutable_relocate	gdb/addrmap.c	/^addrmap_mutable_relocate (struct addrmap *self, CORE_ADDR offset)$/;"	f	file:
addrmap_mutable_set_empty	gdb/addrmap.c	/^addrmap_mutable_set_empty (struct addrmap *self,$/;"	f	file:
addrmap_node_key	gdb/addrmap.c	/^addrmap_node_key (splay_tree_node node)$/;"	f	file:
addrmap_node_set_value	gdb/addrmap.c	/^addrmap_node_set_value (splay_tree_node node, void *value)$/;"	f	file:
addrmap_node_value	gdb/addrmap.c	/^addrmap_node_value (splay_tree_node node)$/;"	f	file:
addrmap_relocate	gdb/addrmap.c	/^addrmap_relocate (struct addrmap *map, CORE_ADDR offset)$/;"	f
addrmap_set_empty	gdb/addrmap.c	/^addrmap_set_empty (struct addrmap *map,$/;"	f
addrmap_splay_tree_insert	gdb/addrmap.c	/^addrmap_splay_tree_insert (struct addrmap_mutable *map,$/;"	f	file:
addrmap_splay_tree_lookup	gdb/addrmap.c	/^addrmap_splay_tree_lookup (struct addrmap_mutable *map, CORE_ADDR addr)$/;"	f	file:
addrmap_splay_tree_predecessor	gdb/addrmap.c	/^addrmap_splay_tree_predecessor (struct addrmap_mutable *map, CORE_ADDR addr)$/;"	f	file:
addrmap_splay_tree_remove	gdb/addrmap.c	/^addrmap_splay_tree_remove (struct addrmap_mutable *map, CORE_ADDR addr)$/;"	f	file:
addrmap_splay_tree_successor	gdb/addrmap.c	/^addrmap_splay_tree_successor (struct addrmap_mutable *map, CORE_ADDR addr)$/;"	f	file:
addrmap_transition	gdb/addrmap.c	/^struct addrmap_transition$/;"	s	file:
addrprefixopreg	opcodes/i386-opc.h	/^  unsigned int addrprefixopreg:1;$/;"	m	struct:i386_opcode_modifier
addrs	gdb/windows-nat.c	/^  section_addr_info *addrs;$/;"	m	struct:safe_symbol_file_add_args	file:
addrs_section_compar	gdb/symfile.c	/^addrs_section_compar (const struct other_sections *a,$/;"	f	file:
addrs_section_sort	gdb/symfile.c	/^addrs_section_sort (const section_addr_info &addrs)$/;"	f	file:
addrtype	include/hp-symtab.h	/^  unsigned int addrtype:  	2;    \/* 0 => STATTYPE                *\/$/;"	m	struct:dntt_type_with
addrtypenames	opcodes/arc-dis.c	/^static const char * const addrtypenames[ARC_NUM_ADDRTYPES] =$/;"	v	file:
addrtypenames_max	opcodes/arc-dis.c	/^static int addrtypenames_max = ARC_NUM_ADDRTYPES - 1;$/;"	v	file:
addrtypeunknown	opcodes/arc-dis.c	/^static const char * const addrtypeunknown = "unknown";$/;"	v	file:
addrwidth_is_32	include/opcode/loongarch.h	/^  int addrwidth_is_32;$/;"	m	struct:loongarch_ASEs_option
addrwidth_is_64	include/opcode/loongarch.h	/^  int addrwidth_is_64;$/;"	m	struct:loongarch_ASEs_option
adds	sim/h8300/writecode.c	/^adds (p, s)$/;"	f	file:
adds32	sim/aarch64/simulator.c	/^adds32 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
adds32_ext	sim/aarch64/simulator.c	/^adds32_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
adds32_shift	sim/aarch64/simulator.c	/^adds32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
adds64	sim/aarch64/simulator.c	/^adds64 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
adds64_ext	sim/aarch64/simulator.c	/^adds64_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
adds64_shift	sim/aarch64/simulator.c	/^adds64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
adds_1	sim/testsuite/sim/h8300/adds.s	/^adds_1:	$/;"	l
adds_2	sim/testsuite/sim/h8300/adds.s	/^adds_2:$/;"	l
adds_4	sim/testsuite/sim/h8300/adds.s	/^adds_4:	$/;"	l
addsf	sim/common/cgen-accfp.c	/^addsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
addsf	sim/common/cgen-fpu.h	/^  SF (*addsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
addsub_carry	include/opcode/aarch64.h	/^  addsub_carry,$/;"	e	enum:aarch64_insn_class
addsub_ext	include/opcode/aarch64.h	/^  addsub_ext,$/;"	e	enum:aarch64_insn_class
addsub_imm	include/opcode/aarch64.h	/^  addsub_imm,$/;"	e	enum:aarch64_insn_class
addsub_shift	include/opcode/aarch64.h	/^  addsub_shift,$/;"	e	enum:aarch64_insn_class
addtf	sim/common/cgen-fpu.h	/^  TF (*addtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
addvv	opcodes/z80-dis.c	/^addvv (struct buffer * buf, disassemble_info * info, char* txt)$/;"	f	file:
addx	sim/h8300/writecode.c	/^addx (p)$/;"	f	file:
addx_b_imm8_0	sim/testsuite/sim/h8300/addx.s	/^addx_b_imm8_0:$/;"	l
addx_b_imm8_1	sim/testsuite/sim/h8300/addx.s	/^addx_b_imm8_1:$/;"	l
addx_b_imm8_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_b_imm8_rdind:$/;"	l
addx_b_imm8_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_b_imm8_rdpostdec:$/;"	l
addx_b_reg8_0	sim/testsuite/sim/h8300/addx.s	/^addx_b_reg8_0:$/;"	l
addx_b_reg8_1	sim/testsuite/sim/h8300/addx.s	/^addx_b_reg8_1:$/;"	l
addx_b_reg8_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_b_reg8_rdind:$/;"	l
addx_b_reg8_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_b_reg8_rdpostdec:$/;"	l
addx_b_rsind_reg8	sim/testsuite/sim/h8300/addx.s	/^addx_b_rsind_reg8:$/;"	l
addx_b_rsind_rsind	sim/testsuite/sim/h8300/addx.s	/^addx_b_rsind_rsind:$/;"	l
addx_b_rspostdec_reg8	sim/testsuite/sim/h8300/addx.s	/^addx_b_rspostdec_reg8:$/;"	l
addx_b_rspostdec_rspostdec	sim/testsuite/sim/h8300/addx.s	/^addx_b_rspostdec_rspostdec:$/;"	l
addx_l_imm32_0	sim/testsuite/sim/h8300/addx.s	/^addx_l_imm32_0:$/;"	l
addx_l_imm32_1	sim/testsuite/sim/h8300/addx.s	/^addx_l_imm32_1:$/;"	l
addx_l_imm32_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_l_imm32_rdind:$/;"	l
addx_l_imm32_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_l_imm32_rdpostdec:$/;"	l
addx_l_reg32_0	sim/testsuite/sim/h8300/addx.s	/^addx_l_reg32_0:$/;"	l
addx_l_reg32_1	sim/testsuite/sim/h8300/addx.s	/^addx_l_reg32_1:$/;"	l
addx_l_reg32_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_l_reg32_rdind:$/;"	l
addx_l_reg32_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_l_reg32_rdpostdec:$/;"	l
addx_l_rsind_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_l_rsind_rdind:$/;"	l
addx_l_rsind_reg32	sim/testsuite/sim/h8300/addx.s	/^addx_l_rsind_reg32:$/;"	l
addx_l_rspostdec_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_l_rspostdec_rdpostdec:$/;"	l
addx_l_rspostdec_reg32	sim/testsuite/sim/h8300/addx.s	/^addx_l_rspostdec_reg32:$/;"	l
addx_w_imm16_0	sim/testsuite/sim/h8300/addx.s	/^addx_w_imm16_0:$/;"	l
addx_w_imm16_1	sim/testsuite/sim/h8300/addx.s	/^addx_w_imm16_1:$/;"	l
addx_w_imm16_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_w_imm16_rdind:$/;"	l
addx_w_imm16_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_w_imm16_rdpostdec:$/;"	l
addx_w_reg16_0	sim/testsuite/sim/h8300/addx.s	/^addx_w_reg16_0:$/;"	l
addx_w_reg16_1	sim/testsuite/sim/h8300/addx.s	/^addx_w_reg16_1:$/;"	l
addx_w_reg16_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_w_reg16_rdind:$/;"	l
addx_w_reg16_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_w_reg16_rdpostdec:$/;"	l
addx_w_rsind_rdind	sim/testsuite/sim/h8300/addx.s	/^addx_w_rsind_rdind:$/;"	l
addx_w_rsind_reg16	sim/testsuite/sim/h8300/addx.s	/^addx_w_rsind_reg16:$/;"	l
addx_w_rspostdec_rdpostdec	sim/testsuite/sim/h8300/addx.s	/^addx_w_rspostdec_rdpostdec:$/;"	l
addx_w_rspostdec_reg16	sim/testsuite/sim/h8300/addx.s	/^addx_w_rspostdec_reg16:$/;"	l
addxf	sim/common/cgen-fpu.h	/^  XF (*addxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
adi_align_address	gdb/sparc64-tdep.c	/^adi_align_address (CORE_ADDR naddr)$/;"	f	file:
adi_assign_command	gdb/sparc64-tdep.c	/^adi_assign_command (const char *args, int from_tty)$/;"	f	file:
adi_available	gdb/sparc64-tdep.c	/^adi_available (void)$/;"	f	file:
adi_convert_byte_count	gdb/sparc64-tdep.c	/^adi_convert_byte_count (CORE_ADDR naddr, int nbytes, CORE_ADDR locl)$/;"	f	file:
adi_examine_command	gdb/sparc64-tdep.c	/^adi_examine_command (const char *args, int from_tty)$/;"	f	file:
adi_is_addr_mapped	gdb/sparc64-tdep.c	/^adi_is_addr_mapped (CORE_ADDR vaddr, size_t cnt)$/;"	f	file:
adi_normalize_address	gdb/sparc64-tdep.c	/^adi_normalize_address (CORE_ADDR addr)$/;"	f	file:
adi_print_versions	gdb/sparc64-tdep.c	/^adi_print_versions (CORE_ADDR vaddr, size_t cnt, gdb_byte *tags)$/;"	f	file:
adi_proc_list	gdb/sparc64-tdep.c	/^static std::forward_list<sparc64_adi_info> adi_proc_list;$/;"	v	file:
adi_read_versions	gdb/sparc64-tdep.c	/^adi_read_versions (CORE_ADDR vaddr, size_t size, gdb_byte *tags)$/;"	f	file:
adi_stat_t	gdb/sparc64-tdep.c	/^} adi_stat_t;$/;"	t	typeref:struct:__anon1845	file:
adi_tag_fd	gdb/sparc64-tdep.c	/^adi_tag_fd (void)$/;"	f	file:
adi_write_versions	gdb/sparc64-tdep.c	/^adi_write_versions (CORE_ADDR vaddr, size_t size, unsigned char *tags)$/;"	f	file:
adj_vma	bfd/dwarf2.c	/^  bfd_vma adj_vma;$/;"	m	struct:adjusted_section	file:
adjust	bfd/elf64-ppc.c	/^      long *adjust;$/;"	m	struct:_ppc64_elf_section_data::__anon1171::_opd_sec_data	file:
adjust_acc_busy_for_mmac	sim/frv/profile-fr550.c	/^adjust_acc_busy_for_mmac (SIM_CPU *cpu,$/;"	f	file:
adjust_all_relocations	bfd/elf32-ip2k.c	/^adjust_all_relocations (bfd *abfd,$/;"	f	file:
adjust_aux_in_post	bfd/coff-stgo32.c	/^adjust_aux_in_post (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_aux_out_post	bfd/coff-stgo32.c	/^adjust_aux_out_post (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_aux_out_pre	bfd/coff-stgo32.c	/^adjust_aux_out_pre (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_breakpoint_address	gdb/breakpoint.c	/^adjust_breakpoint_address (struct gdbarch *gdbarch,$/;"	f	file:
adjust_breakpoint_address	gdb/gdbarch.c	/^  gdbarch_adjust_breakpoint_address_ftype *adjust_breakpoint_address;$/;"	m	struct:gdbarch	file:
adjust_done	bfd/elf64-ppc.c	/^  unsigned int adjust_done:1;$/;"	m	struct:ppc_link_hash_entry	file:
adjust_double_register_busy	sim/frv/profile-fr500.c	/^adjust_double_register_busy (SIM_CPU *cpu, INT in_FRi, INT in_FRj, INT out_FRk,$/;"	f	file:
adjust_dwarf2_addr	gdb/gdbarch.c	/^  gdbarch_adjust_dwarf2_addr_ftype *adjust_dwarf2_addr;$/;"	m	struct:gdbarch	file:
adjust_dwarf2_line	gdb/gdbarch.c	/^  gdbarch_adjust_dwarf2_line_ftype *adjust_dwarf2_line;$/;"	m	struct:gdbarch	file:
adjust_dynrelocs	bfd/elf32-nios2.c	/^adjust_dynrelocs (struct elf_link_hash_entry *h, PTR inf)$/;"	f	file:
adjust_eh_frame_local_symbols	bfd/elf-eh-frame.c	/^adjust_eh_frame_local_symbols (const asection *sec,$/;"	f	file:
adjust_exidx_size	bfd/elf32-arm.c	/^adjust_exidx_size(asection *exidx_sec, int adjust)$/;"	f	file:
adjust_filehdr_in_post	bfd/coff-stgo32.c	/^adjust_filehdr_in_post  (bfd *  abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_filehdr_out_post	bfd/coff-stgo32.c	/^adjust_filehdr_out_post  (bfd *  abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_filehdr_out_pre	bfd/coff-stgo32.c	/^adjust_filehdr_out_pre  (bfd * abfd, void * in, void * out)$/;"	f	file:
adjust_fill_action	bfd/elf32-xtensa.c	/^adjust_fill_action (text_action *ta, int fill_diff)$/;"	f	file:
adjust_float_register_busy	sim/frv/profile-fr500.c	/^adjust_float_register_busy (SIM_CPU *cpu, INT in_FRi, INT in_FRj, INT out_FRk,$/;"	f	file:
adjust_float_register_busy	sim/frv/profile-fr550.c	/^adjust_float_register_busy (SIM_CPU *cpu,$/;"	f	file:
adjust_float_register_busy_for_media	sim/frv/profile-fr550.c	/^adjust_float_register_busy_for_media (SIM_CPU *cpu,$/;"	f	file:
adjust_function_address	gdb/testsuite/gdb.trace/tfile.c	/^adjust_function_address (uintptr_t func_addr)$/;"	f	file:
adjust_headers	bfd/libecoff.h	/^  bfd_boolean (*adjust_headers)$/;"	m	struct:ecoff_backend_data
adjust_n_magic	bfd/aoutx.h	/^adjust_n_magic (bfd *abfd, struct internal_exec *execp)$/;"	f
adjust_n_magic	bfd/pdp11.c	/^adjust_n_magic (bfd *abfd, struct internal_exec *execp)$/;"	f	file:
adjust_o_magic	bfd/aoutx.h	/^adjust_o_magic (bfd *abfd, struct internal_exec *execp)$/;"	f
adjust_o_magic	bfd/pdp11.c	/^adjust_o_magic (bfd *abfd, struct internal_exec *execp)$/;"	f	file:
adjust_opd_syms	bfd/elf64-ppc.c	/^adjust_opd_syms (struct elf_link_hash_entry *h, void *inf ATTRIBUTE_UNUSED)$/;"	f	file:
adjust_pc_after_break	gdb/infrun.c	/^adjust_pc_after_break (struct thread_info *thread,$/;"	f	file:
adjust_regnum	gdb/dwarf2-frame.c	/^  int (*adjust_regnum) (struct gdbarch *, int, int);$/;"	m	struct:dwarf2_frame_ops	file:
adjust_relative_path	bfd/archive.c	/^adjust_relative_path (const char * path, const char * ref_path)$/;"	f	file:
adjust_reloc_in	bfd/libecoff.h	/^  void (*adjust_reloc_in)$/;"	m	struct:ecoff_backend_data
adjust_reloc_out	bfd/libecoff.h	/^  void (*adjust_reloc_out)$/;"	m	struct:ecoff_backend_data
adjust_scnhdr_in_post	bfd/coff-stgo32.c	/^adjust_scnhdr_in_post  (bfd *  abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_scnhdr_out_post	bfd/coff-stgo32.c	/^adjust_scnhdr_out_post (bfd *  abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_scnhdr_out_pre	bfd/coff-stgo32.c	/^adjust_scnhdr_out_pre  (bfd *  abfd ATTRIBUTE_UNUSED,$/;"	f	file:
adjust_toc_info	bfd/elf64-ppc.c	/^struct adjust_toc_info$/;"	s	file:
adjust_toc_syms	bfd/elf64-ppc.c	/^adjust_toc_syms (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
adjust_type_signedness	gdb/ada-valprint.c	/^adjust_type_signedness (struct type *type)$/;"	f	file:
adjust_value_for_child_access	gdb/c-varobj.c	/^adjust_value_for_child_access (struct value **value,$/;"	f	file:
adjust_z_magic	bfd/aoutx.h	/^adjust_z_magic (bfd *abfd, struct internal_exec *execp)$/;"	f
adjust_z_magic	bfd/pdp11.c	/^adjust_z_magic (bfd *abfd, struct internal_exec *execp)$/;"	f	file:
adjusted_insn_addr	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR adjusted_insn_addr;$/;"	m	struct:tracepoint	file:
adjusted_insn_addr	gdb/gdbserver/tracepoint.h	/^  CORE_ADDR adjusted_insn_addr;$/;"	m	struct:fast_tpoint_collect_status
adjusted_insn_addr_end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR adjusted_insn_addr_end;$/;"	m	struct:tracepoint	file:
adjusted_insn_addr_end	gdb/gdbserver/tracepoint.h	/^  CORE_ADDR adjusted_insn_addr_end;$/;"	m	struct:fast_tpoint_collect_status
adjusted_section	bfd/dwarf2.c	/^struct adjusted_section$/;"	s	file:
adjusted_section_count	bfd/dwarf2.c	/^  int adjusted_section_count;$/;"	m	struct:dwarf2_debug	file:
adjusted_sections	bfd/dwarf2.c	/^  struct adjusted_section *adjusted_sections;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::adjusted_section	file:
adler	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public uint adler;$/;"	f	struct:DotZLib.ZStream
adler	zlib/zlib.h	/^    uLong   adler;      \/* Adler-32 or CRC-32 value of the uncompressed data *\/$/;"	m	struct:z_stream_s
adler1	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        private uint adler1;$/;"	f	class:DotZLibTests.DeflateInflateTests	file:
adler2	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        private uint adler2;$/;"	f	class:DotZLibTests.DeflateInflateTests	file:
adler32	zlib/adler32.c	/^uLong ZEXPORT adler32(adler, buf, len)$/;"	f
adler32	zlib/contrib/delphi/ZLib.pas	/^procedure adler32; external;$/;"	p
adler32	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        private static extern uint adler32(uint adler, int data, uint length);$/;"	m	class:DotZLib.AdlerChecksum	file:
adler32	zlib/contrib/pascal/zlibpas.pas	/^function adler32(adler: LongInt; const buf: PChar; len: Integer): LongInt;$/;"	f
adler32	zlib/contrib/pascal/zlibpas.pas	/^function adler32; external;$/;"	f
adler32	zlib/zconf.h	29;"	d
adler32_combine	zlib/adler32.c	/^uLong ZEXPORT adler32_combine(adler1, adler2, len2)$/;"	f
adler32_combine	zlib/contrib/pascal/zlibpas.pas	/^function adler32_combine(adler1, adler2, len2: LongInt): LongInt;$/;"	f
adler32_combine	zlib/contrib/pascal/zlibpas.pas	/^function adler32_combine; external;$/;"	f
adler32_combine	zlib/zconf.h	30;"	d
adler32_combine	zlib/zlib.h	1860;"	d
adler32_combine64	zlib/adler32.c	/^uLong ZEXPORT adler32_combine64(adler1, adler2, len2)$/;"	f
adler32_combine64	zlib/zconf.h	31;"	d
adler32_combine_	zlib/adler32.c	/^local uLong adler32_combine_(adler1, adler2, len2)$/;"	f
adler32_z	zlib/adler32.c	/^uLong ZEXPORT adler32_z(adler, buf, len)$/;"	f
adler32_z	zlib/zconf.h	32;"	d
adr	bfd/elfxx-mips.c	/^	bfd_vma	adr;		\/* Memory address of start of procedure.  *\/$/;"	m	struct:runtime_pdr	file:
adr	gdb/arch/aarch64-insn.h	/^  void (*adr) (const int32_t offset, const unsigned rd,$/;"	m	struct:aarch64_insn_visitor
adr	include/coff/sym.h	/^	bfd_vma	adr;		\/* memory address of beginning of file *\/$/;"	m	struct:fdr
adr	include/coff/sym.h	/^	bfd_vma	adr;		\/* memory address of start of procedure *\/$/;"	m	struct:pdr
adrBp	include/hp-symtab.h	/^  CORE_ADDR	 adrBp;		\/* address of entry breakpoint  *\/$/;"	m	struct:quick_procedure
adrEnd	include/hp-symtab.h	/^  CORE_ADDR	 adrEnd;	   \/* adr of end of mod.	*\/$/;"	m	struct:quick_module
adrEnd	include/hp-symtab.h	/^  CORE_ADDR	 adrEnd;	\/* memory adr of end of proc	*\/$/;"	m	struct:quick_procedure
adrEnd	include/hp-symtab.h	/^  CORE_ADDR        adrEnd;     \/* memory adr of end of label      *\/$/;"	m	struct:quick_paragraph
adrEnd	include/hp-symtab.h	/^  CORE_ADDR      adrEnd;	\/* mem adr of end of file's code   *\/$/;"	m	struct:quick_source
adrExitBp	include/hp-symtab.h	/^  CORE_ADDR	 adrExitBp;	\/* address of exit breakpoint   *\/$/;"	m	struct:quick_procedure
adrStart	include/hp-symtab.h	/^  CORE_ADDR	 adrStart;	   \/* adr of start of mod.	*\/$/;"	m	struct:quick_module
adrStart	include/hp-symtab.h	/^  CORE_ADDR	 adrStart;	\/* memory adr of start of proc	*\/$/;"	m	struct:quick_procedure
adrStart	include/hp-symtab.h	/^  CORE_ADDR        adrStart;   \/* memory adr of start of label    *\/$/;"	m	struct:quick_paragraph
adrStart	include/hp-symtab.h	/^  CORE_ADDR      adrStart;	\/* mem adr of start of file's code *\/$/;"	m	struct:quick_source
adrp_offset	bfd/elfnn-aarch64.c	/^  bfd_vma adrp_offset;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
adrp_offset	bfd/elfnn-aarch64.c	/^  bfd_vma adrp_offset;$/;"	m	struct:erratum_843419_branch_to_stub_clear_data	file:
adrret	zlib/contrib/masmx86/match686.asm	/^    adrret          equ     dword ptr[esp+NbStack-8]$/;"	d
adv_simd_mod_imm	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^adv_simd_mod_imm (void)$/;"	f	file:
adv_simd_scalar_index	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^adv_simd_scalar_index (void)$/;"	f	file:
adv_simd_smlal	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^adv_simd_smlal (void)$/;"	f	file:
adv_simd_vect_shift	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^adv_simd_vect_shift (void)$/;"	f	file:
advance_command	gdb/infcmd.c	/^advance_command (const char *arg, int from_tty)$/;"	f	file:
advance_custom_word_point_by	gdb/completer.c	/^completion_tracker::advance_custom_word_point_by (size_t len)$/;"	f	class:completion_tracker
advance_pipelines	sim/frv/cache.c	/^advance_pipelines (FRV_CACHE *cache)$/;"	f	file:
advance_time	sim/erc32/func.c	/^advance_time(sregs)$/;"	f
advance_to_expression_complete_word_point	gdb/completer.c	/^advance_to_expression_complete_word_point (completion_tracker &tracker,$/;"	f
advance_wild_match	gdb/ada-lang.c	/^advance_wild_match (const char **namep, const char *name0, int target0)$/;"	f	file:
aenum	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef anon_enum aenum;$/;"	t	file:
aexpr	gdb/stap-probe.c	/^  expression_up aexpr;$/;"	m	struct:stap_probe_arg	file:
aext_a30b20	opcodes/nds32-asm.c	/^static int aext_a30b20 = 0;$/;"	v	file:
aext_im5_ip	opcodes/nds32-asm.c	/^static int aext_im5_ip = 0;$/;"	v	file:
aext_im6_ip	opcodes/nds32-asm.c	/^static int aext_im6_ip = 0;$/;"	v	file:
aext_rte	opcodes/nds32-asm.c	/^static int aext_rte = 0;$/;"	v	file:
af	gdb/stubs/ia64vms-stub.c	/^  unsigned char af;$/;"	m	struct:sockchar	file:
af16	sim/h8300/writecode.c	/^char af16[] = "goto aluflags16;";$/;"	v
af8	sim/h8300/writecode.c	/^char af8[] = "goto aluflags8;";$/;"	v
aflag	gdb/i386-tdep.c	/^  int aflag;$/;"	m	struct:i386_record_s	file:
aflags	include/vms/dsc.h	/^  unsigned char aflags;$/;"	m	struct:vms_dsc_nca
afn	gdb/testsuite/gdb.cp/mb-inline1.cc	/^afn ()$/;"	f
afoo	gdb/testsuite/gdb.base/opaque1.c	/^} afoo = { 1, 2};$/;"	v	typeref:struct:foo
afoo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type A::afoo() {$/;"	f	class:A
after	gdb/testsuite/gdb.base/enum_cond.c	/^  unsigned char after;$/;"	m	struct:x	file:
after	sim/cris/cpuv10.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon773
after	sim/cris/cpuv32.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon731
after	sim/frv/cpu.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon223
after	sim/iq2000/cpu.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon606
after	sim/lm32/cpu.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon554
after	sim/m32r/cpu.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon378
after	sim/m32r/cpu2.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon279
after	sim/m32r/cpux.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon409
after	sim/or1k/cpu.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon100
after	sim/sh64/defs-compact.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon898
after	sim/sh64/defs-media.h	/^  } after;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon879
after_char_processing_hook	gdb/event-top.c	/^void (*after_char_processing_hook) (void);$/;"	v
after_condition_true	gdb/breakpoint.h	/^  void (*after_condition_true) (struct bpstats *bs);$/;"	m	struct:breakpoint_ops
after_count	gdb/testsuite/gdb.threads/tid-reuse.c	/^after_count (void)$/;"	f
after_dot	libiberty/regex.c	/^  after_dot,	\/* Succeeds if after point.  *\/$/;"	e	enum:__anon1180	file:
after_join_func	gdb/testsuite/gdb.threads/thread_events.c	/^after_join_func (void)$/;"	f	file:
after_mc_barrier	gdb/testsuite/gdb.python/py-thrhandle.c	/^after_mc_barrier (void)$/;"	f
after_prologue	gdb/hppa-tdep.c	/^after_prologue (CORE_ADDR pc)$/;"	f	file:
after_prologue	gdb/ia64-tdep.c	/^  CORE_ADDR after_prologue;$/;"	m	struct:ia64_frame_cache	file:
after_reuse_time	gdb/testsuite/gdb.threads/tid-reuse.c	/^after_reuse_time (void)$/;"	f
after_sleep	gdb/testsuite/gdb.base/paginate-bg-execution.c	/^after_sleep (void)$/;"	f	file:
after_sleep	gdb/testsuite/gdb.base/paginate-execution-startup.c	/^after_sleep (void)$/;"	f	file:
after_sleep	gdb/testsuite/gdb.base/paginate-inferior-exit.c	/^after_sleep (void)$/;"	f	file:
after_write_object_contents	bfd/elf-bfd.h	/^    bfd_boolean (*after_write_object_contents) (bfd *);$/;"	m	struct:output_elf_obj_tdata::__anon1045
after_write_object_contents	bfd/libcoff-in.h	/^    bfd_boolean (*after_write_object_contents) (bfd *);$/;"	m	struct:pe_tdata::__anon1006
after_write_object_contents	bfd/libcoff.h	/^    bfd_boolean (*after_write_object_contents) (bfd *);$/;"	m	struct:pe_tdata::__anon1010
again	bfd/elf32-m32c.c	/^  bfd_boolean *again;$/;"	m	struct:relax_plt_data	file:
again	bfd/elf32-rl78.c	/^  bfd_boolean *again;$/;"	m	struct:relax_plt_data	file:
again	bfd/elf32-xstormy16.c	/^  bfd_boolean *again;$/;"	m	struct:relax_plt_data	file:
again	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^static int again;$/;"	v	file:
again	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^volatile int again = 0;$/;"	v
age_cached_comp_units	gdb/dwarf2read.c	/^age_cached_comp_units (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
agent_capa	gdb/common/agent.h	/^enum agent_capa$/;"	g
agent_capability	gdb/common/agent.c	/^static uint32_t agent_capability = 0;$/;"	v	file:
agent_capability_check	gdb/common/agent.c	/^agent_capability_check (enum agent_capa agent_capa)$/;"	f
agent_capability_invalidate	gdb/common/agent.c	/^agent_capability_invalidate (void)$/;"	f
agent_command	gdb/ax-gdb.c	/^agent_command (const char *exp, int from_tty)$/;"	f	file:
agent_command_1	gdb/ax-gdb.c	/^agent_command_1 (const char *exp, int eval)$/;"	f	file:
agent_eval_command	gdb/ax-gdb.c	/^agent_eval_command (const char *exp, int from_tty)$/;"	f	file:
agent_eval_command_one	gdb/ax-gdb.c	/^agent_eval_command_one (const char *exp, int eval, CORE_ADDR pc)$/;"	f	file:
agent_expr	gdb/ax-general.c	/^agent_expr::agent_expr (struct gdbarch *gdbarch, CORE_ADDR scope)$/;"	f	class:agent_expr
agent_expr	gdb/ax.h	/^struct agent_expr$/;"	s
agent_expr	gdb/gdbserver/ax.h	/^struct agent_expr$/;"	s
agent_expr_send	gdb/gdbserver/tracepoint.c	/^agent_expr_send (char *p, const struct agent_expr *aexpr)$/;"	f	file:
agent_expr_up	gdb/ax.h	/^typedef std::unique_ptr<agent_expr> agent_expr_up;$/;"	t
agent_flaw_bad_instruction	gdb/ax.h	/^    agent_flaw_bad_instruction,$/;"	e	enum:agent_flaws
agent_flaw_bad_jump	gdb/ax.h	/^    agent_flaw_bad_jump,$/;"	e	enum:agent_flaws
agent_flaw_height_mismatch	gdb/ax.h	/^    agent_flaw_height_mismatch,$/;"	e	enum:agent_flaws
agent_flaw_hole	gdb/ax.h	/^    agent_flaw_hole$/;"	e	enum:agent_flaws
agent_flaw_incomplete_instruction	gdb/ax.h	/^    agent_flaw_incomplete_instruction,$/;"	e	enum:agent_flaws
agent_flaw_none	gdb/ax.h	/^    agent_flaw_none = 0,	\/* code is good *\/$/;"	e	enum:agent_flaws
agent_flaws	gdb/ax.h	/^enum agent_flaws$/;"	g
agent_get_helper_thread_id	gdb/common/agent.c	/^agent_get_helper_thread_id (void)$/;"	f	file:
agent_get_trace_state_variable_value	gdb/gdbserver/tracepoint.c	/^agent_get_trace_state_variable_value (int num)$/;"	f
agent_loaded_p	gdb/common/agent.c	/^agent_loaded_p (void)$/;"	f
agent_look_up_symbols	gdb/common/agent.c	/^agent_look_up_symbols (void *arg)$/;"	f
agent_mem_read	gdb/gdbserver/tracepoint.c	/^agent_mem_read (struct eval_agent_expr_context *ctx,$/;"	f
agent_mem_read_string	gdb/gdbserver/tracepoint.c	/^agent_mem_read_string (struct eval_agent_expr_context *ctx,$/;"	f
agent_new_objfile	gdb/agent.c	/^agent_new_objfile (struct objfile *objfile)$/;"	f	file:
agent_op	gdb/ax.h	/^enum agent_op$/;"	g
agent_printf_command	gdb/breakpoint.c	/^agent_printf_command (const char *arg, int from_tty)$/;"	f	file:
agent_run_command	gdb/common/agent.c	/^agent_run_command (int pid, const char *cmd, int len)$/;"	f
agent_set_trace_state_variable_value	gdb/gdbserver/tracepoint.c	/^agent_set_trace_state_variable_value (int num, LONGEST val)$/;"	f
agent_socket_name	gdb/gdbserver/tracepoint.c	/^static char agent_socket_name[UNIX_PATH_MAX];$/;"	v	file:
agent_tsv_read	gdb/gdbserver/tracepoint.c	/^agent_tsv_read (struct eval_agent_expr_context *ctx, int n)$/;"	f
aget	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
agetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
aggregate	gdb/ada-exp.y	/^aggregate :$/;"	l
aggregate	gdb/testsuite/gdb.cp/local-static.c	/^struct aggregate$/;"	s	file:
aggregate_assign_from_choices	gdb/ada-lang.c	/^aggregate_assign_from_choices (struct value *container,$/;"	f	file:
aggregate_assign_others	gdb/ada-lang.c	/^aggregate_assign_others (struct value *container,$/;"	f	file:
aggregate_assign_positional	gdb/ada-lang.c	/^aggregate_assign_positional (struct value *container,$/;"	f	file:
aggregate_component_list	gdb/ada-exp.y	/^aggregate_component_list :$/;"	l
aglobal	gdb/testsuite/gdb.cp/namespace-enum-main.cc	/^int aglobal = 0;$/;"	m	namespace:foo	file:
aglobal	gdb/testsuite/gdb.reverse/machinestate.c	/^int aglobal;$/;"	v
ah_reg	opcodes/i386-dis.c	/^  ah_reg,$/;"	e	enum:__anon42	file:
aind	sim/erc32/erc32.c	/^static int32    anum, aind = 0;$/;"	v	file:
aix386_core_file_failing_command	bfd/aix386-core.c	/^aix386_core_file_failing_command (bfd *abfd)$/;"	f	file:
aix386_core_file_failing_signal	bfd/aix386-core.c	/^aix386_core_file_failing_signal (bfd *abfd)$/;"	f	file:
aix386_core_file_matches_executable_p	bfd/aix386-core.c	207;"	d	file:
aix386_core_file_p	bfd/aix386-core.c	/^aix386_core_file_p (bfd *abfd)$/;"	f	file:
aix386_core_file_pid	bfd/aix386-core.c	209;"	d	file:
aix_post_process_depfile	depcomp	/^aix_post_process_depfile ()$/;"	f
aix_process_linenos	gdb/xcoffread.c	/^aix_process_linenos (struct objfile *objfile)$/;"	f	file:
aix_thread_inferior_created	gdb/aix-thread.c	/^aix_thread_inferior_created (struct target_ops *ops, int from_tty)$/;"	f	file:
aix_thread_ops	gdb/aix-thread.c	/^static aix_thread_target aix_thread_ops;$/;"	v	file:
aix_thread_target_info	gdb/aix-thread.c	/^static const target_info aix_thread_target_info = {$/;"	v	file:
al_reg	opcodes/i386-dis.c	/^  al_reg,$/;"	e	enum:__anon42	file:
al_regnum	gdb/i386-tdep.h	/^  int al_regnum;$/;"	m	struct:gdbarch_tdep
alarm	gdb/testsuite/gdb.base/sigrepeat.c	/^static int alarm[2] = { SIGALRM, SIGVTALRM };$/;"	v	file:
alarm	sim/bfin/dv-bfin_rtc.c	/^  bu32 alarm;$/;"	m	struct:bfin_rtc	file:
alc	libiberty/cp-demangle.c	/^  size_t alc;$/;"	m	struct:d_growable_string	file:
alent	bfd/bfd-in.h	/^alent;$/;"	t	typeref:struct:lineno_cache_entry
alent	bfd/bfd-in2.h	/^alent;$/;"	t	typeref:struct:lineno_cache_entry
algn	sim/bfin/bfin-sim.c	/^algn (bu32 l, bu32 h, bu32 aln)$/;"	f	file:
alias	bfd/elf-bfd.h	/^    struct elf_link_hash_entry *alias;$/;"	m	union:elf_link_hash_entry::__anon1033	typeref:struct:elf_link_hash_entry::__anon1033::elf_link_hash_entry
alias	gdb/namespace.h	/^  const char *alias;$/;"	m	struct:using_direct
alias	gdb/nds32-tdep.c	/^  const char *alias;$/;"	m	struct:__anon1821	file:
alias	include/hp-symtab.h	/^  vtpointer alias            ;     \/* alternate name, if any       *\/$/;"	m	struct:dntt_type_func_template
alias	include/hp-symtab.h	/^  vtpointer alias;             \/* alternate name, if any       *\/$/;"	m	struct:dntt_type_doc_function
alias	include/hp-symtab.h	/^  vtpointer alias;$/;"	m	struct:dntt_type_function
alias	include/hp-symtab.h	/^  vtpointer alias;$/;"	m	struct:dntt_type_module
alias	include/opcode/m68k.h	/^  const char *alias;$/;"	m	struct:m68k_opcode_alias
alias	include/vms/eihd.h	/^  unsigned char alias[2];$/;"	m	struct:vms_eihd
alias	intl/localealias.c	/^  const char *alias;$/;"	m	struct:alias_map	file:
alias	sim/common/sim-memopt.h	/^  sim_memopt *alias; \/* linked list *\/$/;"	m	struct:_sim_memopt
alias_chain	gdb/cli/cli-decode.h	/^    struct cmd_list_element *alias_chain = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
alias_command	gdb/cli/cli-cmds.c	/^alias_command (const char *args, int from_tty)$/;"	f	file:
alias_compare	intl/localealias.c	/^alias_compare (map1, map2)$/;"	f	file:
alias_len	sim/bfin/machs.c	/^  bu32 addr, len, alias_len;$/;"	m	struct:bfrom	file:
alias_map	intl/localealias.c	/^struct alias_map$/;"	s	file:
alias_opcode_p	include/opcode/aarch64.h	/^alias_opcode_p (const aarch64_opcode *opcode)$/;"	f
alias_readonly_dynrelocs	bfd/elf32-hppa.c	/^alias_readonly_dynrelocs (struct elf_link_hash_entry *eh)$/;"	f	file:
alias_readonly_dynrelocs	bfd/elf32-ppc.c	/^alias_readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
alias_readonly_dynrelocs	bfd/elf64-ppc.c	/^alias_readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
alias_usage_error	gdb/cli/cli-cmds.c	/^alias_usage_error (void)$/;"	f	file:
aliases	gdb/cli/cli-decode.h	/^    struct cmd_list_element *aliases = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
align	bfd/elf32-avr.h	/^    } align;$/;"	m	union:avr_property_record::__anon1086	typeref:struct:avr_property_record::__anon1086::__anon1088
align	bfd/mach-o.c	/^  unsigned long align;$/;"	m	struct:mach_o_fat_archentry	file:
align	bfd/mach-o.h	/^  unsigned long align;$/;"	m	struct:bfd_mach_o_section
align	bfd/vms.h	/^  unsigned short int align;$/;"	m	struct:vms_rec_wr
align	gdb/gnulib/import/alloca.c	/^  char align[ALIGN_SIZE];       \/* To force sizeof(header).  *\/$/;"	m	union:hdr	file:
align	gdb/riscv-tdep.c	/^  int align;$/;"	m	struct:riscv_arg_info	file:
align	gdb/xtensa-tdep.h	/^  int align;			\/* Alignment for this register.  *\/$/;"	m	struct:__anon1713
align	include/mach-o/external.h	/^  unsigned char align[4];	\/* Power of 2.  *\/$/;"	m	struct:mach_o_fat_arch_external
align	include/mach-o/external.h	/^  unsigned char align[4];       \/* log2 of this section's alignment.  *\/$/;"	m	struct:mach_o_section_32_external
align	include/mach-o/external.h	/^  unsigned char align[4];       \/* log2 of this section's alignment.  *\/$/;"	m	struct:mach_o_section_64_external
align	include/vms/egps.h	/^  unsigned char align;$/;"	m	struct:vms_egps
align	include/vms/esgps.h	/^  unsigned char align;$/;"	m	struct:vms_esgps
align	libiberty/alloca.c	/^  char align[ALIGN_SIZE];	\/* To force sizeof(header).  *\/$/;"	m	union:hdr	file:
align	libiberty/simple-object-common.h	/^  unsigned int align;$/;"	m	struct:simple_object_write_section_struct
align	libiberty/simple-object-mach-o.c	/^  unsigned char align[4];	\/* log2 of this section's alignment.  *\/$/;"	m	struct:mach_o_section_32	file:
align	libiberty/simple-object-mach-o.c	/^  unsigned char align[4];	\/* log2 of this section's alignment.  *\/$/;"	m	struct:mach_o_section_64	file:
align_down	gdb/common/common-utils.c	/^align_down (ULONGEST v, int n)$/;"	f
align_file_position	bfd/elf.c	/^align_file_position (file_ptr off, int align)$/;"	f	file:
align_for_efficient_write	gdb/remote.c	/^align_for_efficient_write (int todo, CORE_ADDR memaddr)$/;"	f	file:
align_log2	gdb/gdbtypes.h	/^  unsigned align_log2 : TYPE_ALIGN_BITS;$/;"	m	struct:type
align_log2	include/opcode/mips.h	/^  unsigned int align_log2 : 8;$/;"	m	struct:mips_pcrel_operand
align_power	bfd/arc-got.h	27;"	d
align_power	bfd/bfd-in.h	295;"	d
align_power	bfd/bfd-in2.h	302;"	d
align_power_max	bfd/elfxx-sparc.h	/^  unsigned int align_power_max;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
align_type	bfd/elf32-xtensa.c	/^  enum ebb_target_enum align_type; \/* for the target alignment *\/$/;"	m	struct:proposed_action_struct	typeref:enum:proposed_action_struct::ebb_target_enum	file:
align_up	gdb/common/common-utils.c	/^align_up (ULONGEST v, int n)$/;"	f
align_value	gdb/ada-lang.c	/^align_value (unsigned int off, unsigned int alignment)$/;"	f	file:
aligncheck	gdb/testsuite/gdb.python/py-type.c	/^int aligncheck;$/;"	v
aligndir	opcodes/bfin-dis.c	/^aligndir (int r0, disassemble_info *outf)$/;"	f	file:
aligned_buf	gdb/testsuite/gdb.base/watchpoint-reuse-slot.c	/^union aligned_buf$/;"	u	file:
aligned_pcrel_reloc_p	bfd/elfxx-mips.c	/^aligned_pcrel_reloc_p (int r_type)$/;"	f	file:
alignlw	include/vms/egsd.h	/^  unsigned char alignlw[4];$/;"	m	struct:vms_egsd
alignment	bfd/merge.c	/^  unsigned int alignment;$/;"	m	struct:sec_merge_hash_entry	file:
alignment	bfd/pef.h	/^  unsigned char alignment;$/;"	m	struct:bfd_pef_section
alignment	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^  uint64_t alignment;$/;"	m	struct:__anon2001	file:
alignment	include/som/aout.h	/^  unsigned char alignment[4];$/;"	m	struct:som_external_subspace_dictionary_record
alignment	include/som/internal.h	/^  unsigned int alignment : 27;$/;"	m	struct:som_subspace_dictionary_record
alignment_interrupt	sim/ppc/interrupts.c	/^alignment_interrupt(cpu *processor,$/;"	f
alignment_mask	include/obstack.h	/^  _OBSTACK_SIZE_T alignment_mask;  \/* Mask of alignment for each object. *\/$/;"	m	struct:obstack
alignment_pow	bfd/elf32-xtensa.c	/^  bfd_vma alignment_pow;$/;"	m	struct:proposed_action_struct	file:
alignment_power	bfd/bfd-in2.h	/^  unsigned int alignment_power;$/;"	m	struct:bfd_section
alignment_power	bfd/libcoff-in.h	/^  unsigned int alignment_power;$/;"	m	struct:coff_section_alignment_entry
alignment_power	bfd/libcoff.h	/^  unsigned int alignment_power;$/;"	m	struct:coff_section_alignment_entry
alignment_power	include/bfdlink.h	/^    unsigned int alignment_power;	\/* Alignment.  *\/$/;"	m	struct:bfd_link_hash_common_entry
alignof	intl/dcigettext.c	114;"	d	file:
alignof	intl/dcigettext.c	116;"	d	file:
alignof	libiberty/sha1.c	232;"	d	file:
alignof_helper	libiberty/obstack.c	/^template <class type> struct alignof_helper { char __slot1; type __slot2; };$/;"	s	file:
all	gdb/mi/mi-cmd-stack.c	/^enum what_to_list { locals, arguments, all };$/;"	e	enum:what_to_list	file:
all	gdb/mi/mi-parse.h	/^    int all;$/;"	m	struct:mi_parse
all	sim/frv/cache.h	/^  int all;$/;"	m	struct:__anon230
all	sim/frv/profile.c	/^  int all;$/;"	m	struct:__anon245	file:
allWords	opcodes/crx-dis.c	/^static ULONGLONG allWords;$/;"	v	file:
all_agent_symbols_looked_up	gdb/common/agent.c	/^static int all_agent_symbols_looked_up = 0;$/;"	v	file:
all_bfds	gdb/gdb_bfd.c	/^static htab_t all_bfds;$/;"	v	file:
all_cache_entries	sim/frv/profile.h	/^  int all_cache_entries;$/;"	m	struct:__anon247
all_classes	gdb/command.h	/^  class_deprecated = -3, all_classes = -2, all_commands = -1,$/;"	e	enum:command_class
all_cleanups	gdb/common/cleanups.c	/^all_cleanups (void)$/;"	f
all_commands	gdb/command.h	/^  class_deprecated = -3, all_classes = -2, all_commands = -1,$/;"	e	enum:command_class
all_comp_units	bfd/dwarf2.c	/^  struct comp_unit *all_comp_units;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::comp_unit	file:
all_comp_units	gdb/dwarf2read.h	/^  std::vector<dwarf2_per_cu_data *> all_comp_units;$/;"	m	struct:dwarf2_per_objfile
all_count	gdb/testsuite/gdb.cp/virtfunc.cc	/^int all_count = 0;$/;"	v
all_dlls	gdb/gdbserver/dll.c	/^std::list<dll_info> all_dlls;$/;"	v
all_group	gdb/reggroups.c	/^static struct reggroup all_group = { "all", USER_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
all_image	gdb/solib-darwin.c	/^  struct gdb_dyld_all_image_infos all_image;$/;"	m	struct:darwin_info	typeref:struct:darwin_info::gdb_dyld_all_image_infos	file:
all_image_addr	gdb/solib-darwin.c	/^  CORE_ADDR all_image_addr;$/;"	m	struct:darwin_info	file:
all_local_syms	bfd/elf32-avr.c	/^  Elf_Internal_Sym ** all_local_syms;$/;"	m	struct:elf32_avr_link_hash_table	file:
all_local_syms	bfd/elf32-hppa.c	/^  Elf_Internal_Sym **all_local_syms;$/;"	m	struct:elf32_hppa_link_hash_table	file:
all_local_syms	bfd/elf32-metag.c	/^  Elf_Internal_Sym **all_local_syms;$/;"	m	struct:elf_metag_link_hash_table	file:
all_local_syms	bfd/elf32-nios2.c	/^    Elf_Internal_Sym **all_local_syms;$/;"	m	struct:elf32_nios2_link_hash_table	file:
all_locations_are_pending	gdb/breakpoint.c	/^all_locations_are_pending (struct breakpoint *b, struct program_space *pspace)$/;"	f	file:
all_prefixes	opcodes/i386-dis.c	/^static int all_prefixes[MAX_CODE_LENGTH - 1];$/;"	v	file:
all_processes	gdb/gdbserver/inferiors.c	/^std::list<process_info *> all_processes;$/;"	v
all_reggroup	gdb/reggroups.c	/^struct reggroup *const all_reggroup = &all_group;$/;"	v
all_root_varobjs	gdb/varobj.c	/^all_root_varobjs (void (*func) (struct varobj *var, void *data), void *data)$/;"	f
all_started	gdb/testsuite/gdb.multi/multi-arch-exec.c	/^all_started (void)$/;"	f	file:
all_started	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^all_started (void)$/;"	f
all_static_probe_ops	gdb/probe.c	/^std::vector<const static_probe_ops *> all_static_probe_ops;$/;"	v
all_symbols_looked_up	gdb/gdbserver/thread-db.c	/^  int all_symbols_looked_up;$/;"	m	struct:thread_db	file:
all_threads	gdb/gdbserver/inferiors.c	/^std::list<thread_info *> all_threads;$/;"	v
all_threads_created	gdb/testsuite/gdb.mi/mi-threads-interrupt.c	/^all_threads_created (void)$/;"	f	file:
all_threads_done	gdb/testsuite/gdb.threads/queue-signal.c	/^all_threads_done (void)$/;"	f	file:
all_threads_ready	gdb/testsuite/gdb.threads/names.c	/^all_threads_ready (void)$/;"	f	file:
all_threads_running	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^all_threads_running (void)$/;"	f
all_threads_running	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^all_threads_running (void)$/;"	f
all_threads_running	gdb/testsuite/gdb.threads/queue-signal.c	/^all_threads_running (void)$/;"	f	file:
all_threads_signalled	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^all_threads_signalled (void)$/;"	f
all_threads_started	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^all_threads_started (void)$/;"	f
all_tracepoint_actions	gdb/tracepoint.c	/^all_tracepoint_actions (struct breakpoint *t)$/;"	f	file:
all_type_units	gdb/dwarf2read.h	/^  std::vector<signatured_type *> all_type_units;$/;"	m	struct:dwarf2_per_objfile
all_uis_check_sync_execution_done	gdb/infrun.c	/^all_uis_check_sync_execution_done (void)$/;"	f
all_uis_on_sync_execution_starting	gdb/infrun.c	/^all_uis_on_sync_execution_starting (void)$/;"	f
all_values	gdb/value.c	/^static std::vector<value_ref_ptr> all_values;$/;"	v	file:
allnines	libdecnumber/decCommon.c	/^static uByte allnines[DECPMAX]=$/;"	v	file:
alloc	gdb/common/vec.c	/^  unsigned alloc;$/;"	m	struct:vec_prefix	file:
alloc	gdb/testsuite/gdb.mi/var-cmd.c	/^  int alloc;$/;"	m	struct:Data	file:
alloc	include/vms/egps.h	/^  unsigned char alloc[4];$/;"	m	struct:vms_egps
alloc	include/vms/esgps.h	/^  unsigned char alloc[4];$/;"	m	struct:vms_esgps
alloc	sim/common/hw-alloc.c	/^  void *alloc;$/;"	m	struct:hw_alloc_data	file:
alloc_	gdb/common/default-init-alloc.h	/^    typedef typename traits_::template rebind_alloc<U> alloc_;$/;"	t	struct:gdb::default_init_allocator::rebind
alloc_abbrev	gdb/dwarf2read.c	/^abbrev_table::alloc_abbrev ()$/;"	f	class:abbrev_table
alloc_arg	include/hashtab.h	/^  void *alloc_arg;$/;"	m	struct:htab
alloc_discriminant_info	gdb/dwarf2read.c	/^alloc_discriminant_info (struct type *type, int discriminant_index,$/;"	f	file:
alloc_dwarf1_func	bfd/dwarf1.c	/^alloc_dwarf1_func (struct dwarf1_debug* stash, struct dwarf1_unit* aUnit)$/;"	f	file:
alloc_dwarf1_unit	bfd/dwarf1.c	/^alloc_dwarf1_unit (struct dwarf1_debug* stash)$/;"	f	file:
alloc_event	gdb/remote-notif.h	/^  struct notif_event *(*alloc_event) (void);$/;"	m	struct:notif_client	typeref:struct:notif_client::alloc_event
alloc_f	include/hashtab.h	/^  htab_alloc alloc_f;$/;"	m	struct:htab
alloc_failed	gdb/gnulib/import/canonicalize-lgpl.c	/^alloc_failed (void)$/;"	f	file:
alloc_failed	include/obstack.h	/^  unsigned alloc_failed : 1;      \/* No longer used, as we now call the failed$/;"	m	struct:obstack
alloc_func	zlib/zconf.h	143;"	d
alloc_func	zlib/zlib.h	/^typedef voidpf (*alloc_func) OF((voidpf opaque, uInt items, uInt size));$/;"	t
alloc_gdbarch_data	gdb/gdbarch.c	/^alloc_gdbarch_data (struct gdbarch *gdbarch)$/;"	f	file:
alloc_got_off_arg	bfd/elflink.c	/^struct alloc_got_off_arg {$/;"	s	file:
alloc_history_entry	readline/history.c	/^alloc_history_entry (string, ts)$/;"	f
alloc_jump_pad_buffer	gdb/gdbserver/linux-aarch64-ipa.c	/^alloc_jump_pad_buffer (size_t size)$/;"	f
alloc_jump_pad_buffer	gdb/gdbserver/linux-amd64-ipa.c	/^alloc_jump_pad_buffer (size_t size)$/;"	f
alloc_jump_pad_buffer	gdb/gdbserver/linux-i386-ipa.c	/^alloc_jump_pad_buffer (size_t size)$/;"	f
alloc_jump_pad_buffer	gdb/gdbserver/linux-ppc-ipa.c	/^alloc_jump_pad_buffer (size_t size)$/;"	f
alloc_jump_pad_buffer	gdb/gdbserver/linux-s390-ipa.c	/^alloc_jump_pad_buffer (size_t size)$/;"	f
alloc_lzma	gdb/minidebug.c	/^alloc_lzma (void *opaque, size_t nmemb, size_t size)$/;"	f	file:
alloc_of_hw	sim/common/hw-device.h	/^  struct hw_alloc_data *alloc_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_alloc_data
alloc_regs	gdb/dwarf2-frame.h	/^  void alloc_regs (int num_regs_requested)$/;"	f	struct:dwarf2_frame_state_reg_info
alloc_stack_info	bfd/elf32-spu.c	/^alloc_stack_info (asection *sec, int max_fun)$/;"	f	file:
alloc_type	gdb/gdbtypes.c	/^alloc_type (struct objfile *objfile)$/;"	f
alloc_type_arch	gdb/gdbtypes.c	/^alloc_type_arch (struct gdbarch *gdbarch)$/;"	f
alloc_type_copy	gdb/gdbtypes.c	/^alloc_type_copy (const struct type *type)$/;"	f
alloc_type_instance	gdb/gdbtypes.c	/^alloc_type_instance (struct type *oldtype)$/;"	f	file:
alloc_undo_entry	readline/undo.c	/^alloc_undo_entry (what, start, end, text)$/;"	f	file:
alloc_with_arg_f	include/hashtab.h	/^  htab_alloc_with_arg alloc_with_arg_f;$/;"	m	struct:htab
alloca	gdb/gnulib/import/alloca.c	/^alloca (size_t size)$/;"	f
alloca	gdb/gnulib/import/alloca.in.h	39;"	d
alloca	gdb/gnulib/import/alloca.in.h	41;"	d
alloca	gdb/gnulib/import/alloca.in.h	44;"	d
alloca	gdb/gnulib/import/alloca.in.h	46;"	d
alloca	gdb/gnulib/import/alloca.in.h	53;"	d
alloca	gdb/testsuite/gdb.base/funcargs.c	7;"	d	file:
alloca	include/alloca-conf.h	27;"	d
alloca	include/alloca-conf.h	39;"	d
alloca	include/libiberty.h	720;"	d
alloca	include/libiberty.h	722;"	d
alloca	include/libiberty.h	730;"	d
alloca	intl/dcigettext.c	33;"	d	file:
alloca	intl/dcigettext.c	356;"	d	file:
alloca	intl/dcigettext.c	357;"	d	file:
alloca	intl/dcigettext.c	38;"	d	file:
alloca	intl/loadmsgcat.c	37;"	d	file:
alloca	intl/loadmsgcat.c	38;"	d	file:
alloca	intl/loadmsgcat.c	43;"	d	file:
alloca	intl/loadmsgcat.c	472;"	d	file:
alloca	intl/localealias.c	109;"	d	file:
alloca	intl/localealias.c	38;"	d	file:
alloca	intl/localealias.c	39;"	d	file:
alloca	intl/localealias.c	44;"	d	file:
alloca	libiberty/cp-demangle.c	123;"	d	file:
alloca	libiberty/putenv.c	56;"	d	file:
alloca	libiberty/regex.c	330;"	d	file:
alloca_account	gdb/gnulib/import/glob.c	248;"	d	file:
alloca_frame	gdb/hppa-tdep.h	/^    unsigned int alloca_frame:1;	\/* 3 *\/$/;"	m	struct:unwind_table_entry
alloca_inner	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^alloca_inner:$/;"	l
alloca_outer	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^alloca_outer:$/;"	l
alloca_reg	bfd/pef-traceback.h	/^  char alloca_reg;$/;"	m	struct:traceback_table_alloca
alloca_reg	gdb/rs6000-tdep.c	/^    int alloca_reg;		\/* alloca register number (frame ptr) *\/$/;"	m	struct:rs6000_framedata	file:
allocate	include/splay-tree.h	/^  splay_tree_allocate_fn allocate;$/;"	m	struct:splay_tree_s
allocate_block	gdb/block.c	/^allocate_block (struct obstack *obstack)$/;"	f
allocate_bp_location	gdb/breakpoint.c	/^allocate_bp_location (struct breakpoint *bpt)$/;"	f	file:
allocate_compunit_symtab	gdb/symfile.c	/^allocate_compunit_symtab (struct objfile *objfile, const char *name)$/;"	f
allocate_computed_value	gdb/value.c	/^allocate_computed_value (struct type *type,$/;"	f
allocate_cplus_struct_type	gdb/gdbtypes.c	/^allocate_cplus_struct_type (struct type *type)$/;"	f
allocate_data	include/splay-tree.h	/^  void *allocate_data;$/;"	m	struct:splay_tree_s
allocate_dis_line_table	gdb/disasm.c	/^allocate_dis_line_table (void)$/;"	f	file:
allocate_dwo_file_hash_table	gdb/dwarf2read.c	/^allocate_dwo_file_hash_table (struct objfile *objfile)$/;"	f	file:
allocate_dwo_unit_table	gdb/dwarf2read.c	/^allocate_dwo_unit_table (struct objfile *objfile)$/;"	f	file:
allocate_dwp_loaded_cutus_table	gdb/dwarf2read.c	/^allocate_dwp_loaded_cutus_table (struct objfile *objfile)$/;"	f	file:
allocate_dynrel_entries	bfd/elf64-hppa.c	/^allocate_dynrel_entries (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
allocate_dynrel_entries	bfd/elf64-ia64-vms.c	/^allocate_dynrel_entries (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_dynrel_entries	bfd/elfnn-ia64.c	/^allocate_dynrel_entries (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_dynrelocs	bfd/elf32-hppa.c	/^allocate_dynrelocs (struct elf_link_hash_entry *eh, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-lm32.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-m32r.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-metag.c	/^allocate_dynrelocs (struct elf_link_hash_entry *eh, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-microblaze.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * dat)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-nds32.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-nios2.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, PTR inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-or1k.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-ppc.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-s390.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-sh.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf32-tilepro.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf64-ppc.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elf64-s390.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h,$/;"	f	file:
allocate_dynrelocs	bfd/elfnn-loongarch.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elfnn-riscv.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elfxx-mips.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs	bfd/elfxx-sparc.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_dynrelocs	bfd/elfxx-tilegx.c	/^allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_dynrelocs_for_symbol	bfd/elf32-arm.c	/^allocate_dynrelocs_for_symbol (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
allocate_fptr	bfd/elf64-ia64-vms.c	/^allocate_fptr (struct elf64_ia64_dyn_sym_info *dyn_i, void * data)$/;"	f	file:
allocate_fptr	bfd/elfnn-ia64.c	/^allocate_fptr (struct elfNN_ia64_dyn_sym_info *dyn_i, void * data)$/;"	f	file:
allocate_global_block	gdb/block.c	/^allocate_global_block (struct obstack *obstack)$/;"	f
allocate_global_data_dlt	bfd/elf64-hppa.c	/^allocate_global_data_dlt (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
allocate_global_data_got	bfd/elf64-ia64-vms.c	/^allocate_global_data_got (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_global_data_got	bfd/elfnn-ia64.c	/^allocate_global_data_got (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_global_data_opd	bfd/elf64-hppa.c	/^allocate_global_data_opd (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
allocate_global_data_plt	bfd/elf64-hppa.c	/^allocate_global_data_plt (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
allocate_global_data_stub	bfd/elf64-hppa.c	/^allocate_global_data_stub (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
allocate_global_fptr_got	bfd/elf64-ia64-vms.c	/^allocate_global_fptr_got (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_global_fptr_got	bfd/elfnn-ia64.c	/^allocate_global_fptr_got (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_gnat_aux_type	gdb/gdbtypes.c	/^allocate_gnat_aux_type (struct type *type)$/;"	f
allocate_got	bfd/elf32-ppc.c	/^allocate_got (struct ppc_elf_link_hash_table *htab, unsigned int need)$/;"	f	file:
allocate_got	bfd/elf64-ppc.c	/^allocate_got (struct elf_link_hash_entry *h,$/;"	f	file:
allocate_include_entry	gdb/xcoffread.c	/^allocate_include_entry (void)$/;"	f	file:
allocate_key	gdb/addrmap.c	/^allocate_key (struct addrmap_mutable *map, CORE_ADDR addr)$/;"	f	file:
allocate_local_dynrelocs	bfd/elfxx-sparc.c	/^allocate_local_dynrelocs (void **slot, void *inf)$/;"	f	file:
allocate_local_got	bfd/elf64-ia64-vms.c	/^allocate_local_got (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_local_got	bfd/elfnn-ia64.c	/^allocate_local_got (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_location	gdb/breakpoint.h	/^  struct bp_location * (*allocate_location) (struct breakpoint *);$/;"	m	struct:breakpoint_ops	typeref:struct:breakpoint_ops::allocate_location
allocate_location_catch_assert	gdb/ada-lang.c	/^allocate_location_catch_assert (struct breakpoint *self)$/;"	f	file:
allocate_location_catch_exception	gdb/ada-lang.c	/^allocate_location_catch_exception (struct breakpoint *self)$/;"	f	file:
allocate_location_catch_exception_unhandled	gdb/ada-lang.c	/^allocate_location_catch_exception_unhandled (struct breakpoint *self)$/;"	f	file:
allocate_location_catch_handlers	gdb/ada-lang.c	/^allocate_location_catch_handlers (struct breakpoint *self)$/;"	f	file:
allocate_location_exception	gdb/ada-lang.c	/^allocate_location_exception (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
allocate_lval_closure	gdb/opencl-lang.c	/^allocate_lval_closure (int *indices, int n, struct value *val)$/;"	f	file:
allocate_new_cache_requests	sim/frv/cache.c	/^allocate_new_cache_requests (void)$/;"	f	file:
allocate_new_datablock	zlib/contrib/minizip/zip.c	/^local linkedlist_datablock_internal* allocate_new_datablock()$/;"	f
allocate_new_rse_frame	gdb/ia64-tdep.h	/^  void (*allocate_new_rse_frame) (struct regcache *regcache, ULONGEST bsp,$/;"	m	struct:ia64_infcall_ops
allocate_on_obstack	gdb/block.c	/^struct block_namespace_info : public allocate_on_obstack$/;"	s	file:
allocate_on_obstack	gdb/dwarf2read.c	/^struct partial_die_info : public allocate_on_obstack$/;"	s	file:
allocate_on_obstack	gdb/gdb_obstack.h	/^struct allocate_on_obstack$/;"	s
allocate_on_obstack	gdb/gdbtypes.c	/^struct type_pair : public allocate_on_obstack$/;"	s	file:
allocate_optimized_out_value	gdb/value.c	/^allocate_optimized_out_value (struct type *type)$/;"	f
allocate_piece_closure	gdb/dwarf2loc.c	/^allocate_piece_closure (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
allocate_plt2_entries	bfd/elf64-ia64-vms.c	/^allocate_plt2_entries (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_plt2_entries	bfd/elfnn-ia64.c	/^allocate_plt2_entries (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_plt_entries	bfd/elf64-ia64-vms.c	/^allocate_plt_entries (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_plt_entries	bfd/elfnn-ia64.c	/^allocate_plt_entries (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_plt_static	bfd/elf32-hppa.c	/^allocate_plt_static (struct elf_link_hash_entry *eh, void *inf)$/;"	f	file:
allocate_pltoff_entries	bfd/elf64-ia64-vms.c	/^allocate_pltoff_entries (struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_pltoff_entries	bfd/elfnn-ia64.c	/^allocate_pltoff_entries (struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
allocate_psymtab	gdb/psymtab.c	/^allocate_psymtab (const char *filename, struct objfile *objfile)$/;"	f
allocate_repeat_value	gdb/value.c	/^allocate_repeat_value (struct type *type, int count)$/;"	f
allocate_signatured_type_table	gdb/dwarf2read.c	/^allocate_signatured_type_table (struct objfile *objfile)$/;"	f	file:
allocate_space_in_inferior	gdb/valops.c	/^allocate_space_in_inferior (int len)$/;"	f	file:
allocate_spuear_stubs	bfd/elf32-spu.c	/^allocate_spuear_stubs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
allocate_stub_method	gdb/gdbtypes.c	/^allocate_stub_method (struct type *type)$/;"	f
allocate_symbol	gdb/symtab.c	/^allocate_symbol (struct objfile *objfile)$/;"	f
allocate_symtab	gdb/symfile.c	/^allocate_symtab (struct compunit_symtab *cust, const char *filename)$/;"	f
allocate_target_description	gdb/gdbserver/tdesc.c	/^allocate_target_description (void)$/;"	f
allocate_target_description	gdb/target-descriptions.c	/^allocate_target_description (void)$/;"	f
allocate_template_symbol	gdb/symtab.c	/^allocate_template_symbol (struct objfile *objfile)$/;"	f
allocate_type_unit_groups_table	gdb/dwarf2read.c	/^allocate_type_unit_groups_table (struct objfile *objfile)$/;"	f	file:
allocate_value	gdb/value.c	/^allocate_value (struct type *type)$/;"	f
allocate_value_contents	gdb/value.c	/^allocate_value_contents (struct value *val)$/;"	f	file:
allocate_value_lazy	gdb/value.c	/^allocate_value_lazy (struct type *type)$/;"	f
allocated	bfd/elf32-avr.c	/^    unsigned allocated;$/;"	m	struct:avr_relax_info::__anon1159	file:
allocated	include/dyn-string.h	/^  int allocated;	\/* The amount of space allocated for the string.  *\/$/;"	m	struct:dyn_string
allocated	include/xregex2.h	/^  unsigned long int allocated;$/;"	m	struct:re_pattern_buffer
allocated_entries	bfd/elf-bfd.h	/^  unsigned int allocated_entries;$/;"	m	struct:compact_eh_frame_hdr_info
allocated_line	readline/rlprivate.h	/^  char *allocated_line;    $/;"	m	struct:__rl_search_context
allocated_relocs	bfd/elf32-xtensa.c	/^  Elf_Internal_Rela *allocated_relocs;$/;"	m	struct:xtensa_relax_info_struct	file:
allocated_relocs_count	bfd/elf32-xtensa.c	/^  unsigned allocated_relocs_count;$/;"	m	struct:xtensa_relax_info_struct	file:
allocated_size	bfd/mmo.c	/^    bfd_size_type allocated_size;$/;"	m	struct:mmo_data_list_struct	file:
allocation_failure	libiberty/cp-demangle.c	/^  int allocation_failure;$/;"	m	struct:d_growable_string	file:
alloced	bfd/elf-strtab.c	/^  size_t alloced;$/;"	m	struct:elf_strtab_hash	file:
alloced	libiberty/testsuite/test-demangle.c	/^  size_t alloced;$/;"	m	struct:line	file:
alloced_trace_state_variables	gdb/gdbserver/tracepoint.c	/^struct trace_state_variable *alloced_trace_state_variables;$/;"	v	typeref:struct:trace_state_variable
allow_multigot_p	bfd/elf32-m68k.c	/^  bfd_boolean allow_multigot_p;$/;"	m	struct:elf_m68k_link_hash_table	file:
allow_multiple_definition	include/bfdlink.h	/^  unsigned int allow_multiple_definition: 1;$/;"	m	struct:bfd_link_info
allow_undefined_version	include/bfdlink.h	/^  unsigned int allow_undefined_version: 1;$/;"	m	struct:bfd_link_info
allow_unknown	gdb/cli/cli-decode.h	/^    unsigned int allow_unknown : 1;$/;"	m	struct:cmd_list_element
allreg	opcodes/bfin-dis.c	436;"	d	file:
allregs	opcodes/bfin-dis.c	439;"	d	file:
alpha	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned alpha   :1;$/;"	m	struct:bit_flags_combo_t	file:
alpha	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned alpha   :1;$/;"	m	struct:bit_flags_t	file:
alpha	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned alpha   :1;$/;"	m	struct:bit_flags_combo_t	file:
alpha	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned alpha   :1;$/;"	m	struct:bit_flags_t	file:
alpha	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char alpha   :1;$/;"	m	struct:bit_flags_char_t	file:
alpha	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short alpha   :1;$/;"	m	struct:bit_flags_short_t	file:
alpha	gdb/testsuite/gdb.base/gdb1250.c	/^int alpha ()$/;"	f
alpha_adjust_headers	bfd/coff-alpha.c	/^alpha_adjust_headers (bfd *abfd,$/;"	f	file:
alpha_adjust_reloc_in	bfd/coff-alpha.c	/^alpha_adjust_reloc_in (bfd *abfd,$/;"	f	file:
alpha_adjust_reloc_out	bfd/coff-alpha.c	/^alpha_adjust_reloc_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_after_prologue	gdb/alpha-tdep.c	/^alpha_after_prologue (CORE_ADDR pc)$/;"	f
alpha_bfd_reloc_name_lookup	bfd/coff-alpha.c	/^alpha_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_bfd_reloc_type_lookup	bfd/coff-alpha.c	/^alpha_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_break_insn	gdb/alpha-tdep.c	/^constexpr gdb_byte alpha_break_insn[] = { 0x80, 0, 0, 0 }; \/* call_pal bpt *\/$/;"	v
alpha_breakpoint	gdb/alpha-tdep.c	/^typedef BP_MANIPULATION (alpha_break_insn) alpha_breakpoint;$/;"	t	file:
alpha_cannot_fetch_register	gdb/alpha-tdep.c	/^alpha_cannot_fetch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
alpha_cannot_store_register	gdb/alpha-tdep.c	/^alpha_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
alpha_convert_external_reloc	bfd/coff-alpha.c	/^alpha_convert_external_reloc (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_convert_register_p	gdb/alpha-tdep.c	/^alpha_convert_register_p (struct gdbarch *gdbarch, int regno,$/;"	f	file:
alpha_deal_with_atomic_sequence	gdb/alpha-tdep.c	/^alpha_deal_with_atomic_sequence (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alpha_dummy_id	gdb/alpha-tdep.c	/^alpha_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
alpha_dwarf2_init_abi	gdb/alpha-tdep.c	/^alpha_dwarf2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
alpha_dynamic_entries_for_reloc	bfd/elf64-alpha.c	/^alpha_dynamic_entries_for_reloc (int r_type, int dynamic, int shared, int pie)$/;"	f	file:
alpha_ecoff_backend_data	bfd/coff-alpha.c	/^static const struct ecoff_backend_data alpha_ecoff_backend_data =$/;"	v	typeref:struct:ecoff_backend_data	file:
alpha_ecoff_bad_format_hook	bfd/coff-alpha.c	/^alpha_ecoff_bad_format_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_construct_extended_name_table	bfd/coff-alpha.c	1995;"	d	file:
alpha_ecoff_generic_stat_arch_elt	bfd/coff-alpha.c	2000;"	d	file:
alpha_ecoff_get_elt_at_filepos	bfd/coff-alpha.c	/^alpha_ecoff_get_elt_at_filepos (bfd *archive, file_ptr filepos)$/;"	f	file:
alpha_ecoff_get_elt_at_index	bfd/coff-alpha.c	/^alpha_ecoff_get_elt_at_index (bfd *abfd, symindex sym_index)$/;"	f	file:
alpha_ecoff_get_relocated_section_contents	bfd/coff-alpha.c	/^alpha_ecoff_get_relocated_section_contents (bfd *abfd,$/;"	f	file:
alpha_ecoff_le_vec	bfd/coff-alpha.c	/^const bfd_target alpha_ecoff_le_vec =$/;"	v
alpha_ecoff_mkobject_hook	bfd/coff-alpha.c	/^alpha_ecoff_mkobject_hook (bfd *abfd, void * filehdr, void * aouthdr)$/;"	f	file:
alpha_ecoff_object_p	bfd/coff-alpha.c	/^alpha_ecoff_object_p (bfd *abfd)$/;"	f	file:
alpha_ecoff_openr_next_archived_file	bfd/coff-alpha.c	/^alpha_ecoff_openr_next_archived_file (bfd *archive, bfd *last_file)$/;"	f	file:
alpha_ecoff_read_ar_hdr	bfd/coff-alpha.c	/^alpha_ecoff_read_ar_hdr (bfd *abfd)$/;"	f	file:
alpha_ecoff_slurp_armap	bfd/coff-alpha.c	1992;"	d	file:
alpha_ecoff_slurp_extended_name_table	bfd/coff-alpha.c	1993;"	d	file:
alpha_ecoff_swap_coff_aux_in	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_aux_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_aux_out	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_aux_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_lineno_in	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_lineno_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_lineno_out	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_lineno_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_reloc_out	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_reloc_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_sym_in	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_sym_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_coff_sym_out	bfd/coff-alpha.c	/^alpha_ecoff_swap_coff_sym_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_ecoff_swap_reloc_in	bfd/coff-alpha.c	/^alpha_ecoff_swap_reloc_in (bfd *abfd,$/;"	f	file:
alpha_ecoff_swap_reloc_out	bfd/coff-alpha.c	/^alpha_ecoff_swap_reloc_out (bfd *abfd,$/;"	f	file:
alpha_ecoff_truncate_arname	bfd/coff-alpha.c	1997;"	d	file:
alpha_ecoff_update_armap_timestamp	bfd/coff-alpha.c	2001;"	d	file:
alpha_ecoff_write_ar_hdr	bfd/coff-alpha.c	1999;"	d	file:
alpha_ecoff_write_armap	bfd/coff-alpha.c	1998;"	d	file:
alpha_elf_dynamic_symbol_p	bfd/elf64-alpha.c	/^alpha_elf_dynamic_symbol_p (struct elf_link_hash_entry *h,$/;"	f	file:
alpha_elf_find_line	bfd/elf64-alpha.c	/^struct alpha_elf_find_line$/;"	s	file:
alpha_elf_got_entry	bfd/elf64-alpha.c	/^struct alpha_elf_got_entry$/;"	s	file:
alpha_elf_hash_table	bfd/elf64-alpha.c	217;"	d	file:
alpha_elf_link_hash_entry	bfd/elf64-alpha.c	/^struct alpha_elf_link_hash_entry$/;"	s	file:
alpha_elf_link_hash_lookup	bfd/elf64-alpha.c	202;"	d	file:
alpha_elf_link_hash_table	bfd/elf64-alpha.c	/^struct alpha_elf_link_hash_table$/;"	s	file:
alpha_elf_link_hash_traverse	bfd/elf64-alpha.c	209;"	d	file:
alpha_elf_obj_tdata	bfd/elf64-alpha.c	/^struct alpha_elf_obj_tdata$/;"	s	file:
alpha_elf_reloc_entry	bfd/elf64-alpha.c	/^struct alpha_elf_reloc_entry$/;"	s	file:
alpha_elf_size_info	bfd/elf64-alpha.c	/^static const struct elf_size_info alpha_elf_size_info =$/;"	v	typeref:struct:elf_size_info	file:
alpha_elf_sym_hashes	bfd/elf64-alpha.c	223;"	d	file:
alpha_elf_tdata	bfd/elf64-alpha.c	344;"	d	file:
alpha_extract_return_value	gdb/alpha-tdep.c	/^alpha_extract_return_value (struct type *valtype, struct regcache *regcache,$/;"	f	file:
alpha_fill_fp_regs	gdb/alpha-tdep.c	/^alpha_fill_fp_regs (const struct regcache *regcache,$/;"	f
alpha_fill_int_regs	gdb/alpha-tdep.c	/^alpha_fill_int_regs (const struct regcache *regcache,$/;"	f
alpha_gdbarch_init	gdb/alpha-tdep.c	/^alpha_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
alpha_get_dtprel_base	bfd/elf64-alpha.c	1126;"	d	file:
alpha_get_longjmp_target	gdb/alpha-tdep.c	/^alpha_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
alpha_get_tprel_base	bfd/elf64-alpha.c	1131;"	d	file:
alpha_got_entry_size	bfd/elf64-alpha.c	1122;"	d	file:
alpha_heuristic_analyze_probing_loop	gdb/alpha-tdep.c	/^alpha_heuristic_analyze_probing_loop (struct gdbarch *gdbarch, CORE_ADDR *pc,$/;"	f	file:
alpha_heuristic_frame_base	gdb/alpha-tdep.c	/^static const struct frame_base alpha_heuristic_frame_base = {$/;"	v	typeref:struct:frame_base	file:
alpha_heuristic_frame_base_address	gdb/alpha-tdep.c	/^alpha_heuristic_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
alpha_heuristic_frame_prev_register	gdb/alpha-tdep.c	/^alpha_heuristic_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
alpha_heuristic_frame_this_id	gdb/alpha-tdep.c	/^alpha_heuristic_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
alpha_heuristic_frame_unwind	gdb/alpha-tdep.c	/^static const struct frame_unwind alpha_heuristic_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
alpha_heuristic_frame_unwind_cache	gdb/alpha-tdep.c	/^alpha_heuristic_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
alpha_heuristic_proc_start	gdb/alpha-tdep.c	/^alpha_heuristic_proc_start (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alpha_heuristic_unwind_cache	gdb/alpha-tdep.c	/^struct alpha_heuristic_unwind_cache$/;"	s	file:
alpha_howto_table	bfd/coff-alpha.c	/^static reloc_howto_type alpha_howto_table[] =$/;"	v	file:
alpha_howto_table	bfd/vms-alpha.c	/^static reloc_howto_type alpha_howto_table[] =$/;"	v	file:
alpha_lds	gdb/alpha-tdep.c	/^alpha_lds (struct gdbarch *gdbarch, void *out, const void *in)$/;"	f	file:
alpha_linux_collect_fpregset	gdb/alpha-linux-tdep.c	/^alpha_linux_collect_fpregset (const struct regset *regset,$/;"	f	file:
alpha_linux_collect_gregset	gdb/alpha-linux-tdep.c	/^alpha_linux_collect_gregset (const struct regset *regset,$/;"	f	file:
alpha_linux_fpregset	gdb/alpha-linux-tdep.c	/^static const struct regset alpha_linux_fpregset =$/;"	v	typeref:struct:regset	file:
alpha_linux_gdb_signal_from_target	gdb/alpha-linux-tdep.c	/^alpha_linux_gdb_signal_from_target (struct gdbarch *gdbarch,$/;"	f	file:
alpha_linux_gdb_signal_to_target	gdb/alpha-linux-tdep.c	/^alpha_linux_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f	file:
alpha_linux_gregset	gdb/alpha-linux-tdep.c	/^static const struct regset alpha_linux_gregset =$/;"	v	typeref:struct:regset	file:
alpha_linux_init_abi	gdb/alpha-linux-tdep.c	/^alpha_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
alpha_linux_iterate_over_regset_sections	gdb/alpha-linux-tdep.c	/^alpha_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
alpha_linux_pc_in_sigtramp	gdb/alpha-linux-tdep.c	/^alpha_linux_pc_in_sigtramp (struct gdbarch *gdbarch,$/;"	f	file:
alpha_linux_sigcontext_addr	gdb/alpha-linux-tdep.c	/^alpha_linux_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
alpha_linux_sigtramp_offset	gdb/alpha-linux-tdep.c	/^alpha_linux_sigtramp_offset (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alpha_linux_sigtramp_offset_1	gdb/alpha-linux-tdep.c	/^alpha_linux_sigtramp_offset_1 (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alpha_linux_supply_fpregset	gdb/alpha-linux-tdep.c	/^alpha_linux_supply_fpregset (const struct regset *regset,$/;"	f	file:
alpha_linux_supply_gregset	gdb/alpha-linux-tdep.c	/^alpha_linux_supply_gregset (const struct regset *regset,$/;"	f	file:
alpha_mdebug_after_prologue	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_after_prologue (CORE_ADDR pc,$/;"	f	file:
alpha_mdebug_frame_args_address	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_args_address (struct frame_info *this_frame,$/;"	f	file:
alpha_mdebug_frame_base	gdb/alpha-mdebug-tdep.c	/^static const struct frame_base alpha_mdebug_frame_base = {$/;"	v	typeref:struct:frame_base	file:
alpha_mdebug_frame_base_address	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
alpha_mdebug_frame_base_sniffer	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
alpha_mdebug_frame_locals_address	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_locals_address (struct frame_info *this_frame,$/;"	f	file:
alpha_mdebug_frame_prev_register	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
alpha_mdebug_frame_sniffer	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
alpha_mdebug_frame_this_id	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
alpha_mdebug_frame_unwind	gdb/alpha-mdebug-tdep.c	/^static const struct frame_unwind alpha_mdebug_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
alpha_mdebug_frame_unwind_cache	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frame_unwind_cache (struct frame_info *this_frame, $/;"	f	file:
alpha_mdebug_frameless	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_frameless (struct mdebug_extra_func_info *proc_desc)$/;"	f	file:
alpha_mdebug_in_prologue	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_in_prologue (CORE_ADDR pc,$/;"	f	file:
alpha_mdebug_init_abi	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
alpha_mdebug_max_frame_size_exceeded	gdb/alpha-mdebug-tdep.c	/^alpha_mdebug_max_frame_size_exceeded (struct mdebug_extra_func_info *proc_desc)$/;"	f	file:
alpha_mdebug_unwind_cache	gdb/alpha-mdebug-tdep.c	/^struct alpha_mdebug_unwind_cache$/;"	s	file:
alpha_next_pc	gdb/alpha-tdep.c	/^alpha_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
alpha_num_opcodes	opcodes/alpha-opc.c	/^const unsigned alpha_num_opcodes = sizeof(alpha_opcodes)\/sizeof(*alpha_opcodes);$/;"	v
alpha_num_operands	opcodes/alpha-opc.c	/^const unsigned alpha_num_operands = sizeof(alpha_operands)\/sizeof(*alpha_operands);$/;"	v
alpha_opcode	include/opcode/alpha.h	/^struct alpha_opcode$/;"	s
alpha_opcodes	opcodes/alpha-opc.c	/^const struct alpha_opcode alpha_opcodes[] =$/;"	v	typeref:struct:alpha_opcode
alpha_operand	include/opcode/alpha.h	/^struct alpha_operand$/;"	s
alpha_operands	opcodes/alpha-opc.c	/^const struct alpha_operand alpha_operands[] =$/;"	v	typeref:struct:alpha_operand
alpha_push_dummy_call	gdb/alpha-tdep.c	/^alpha_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
alpha_read_insn	gdb/alpha-tdep.c	/^alpha_read_insn (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
alpha_register_name	gdb/alpha-tdep.c	/^alpha_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
alpha_register_reggroup_p	gdb/alpha-tdep.c	/^alpha_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
alpha_register_to_value	gdb/alpha-tdep.c	/^alpha_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
alpha_register_type	gdb/alpha-tdep.c	/^alpha_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
alpha_relax_info	bfd/elf64-alpha.c	/^struct alpha_relax_info$/;"	s	file:
alpha_relocate_section	bfd/coff-alpha.c	/^alpha_relocate_section (bfd *output_bfd,$/;"	f	file:
alpha_return_in_memory_always	gdb/alpha-tdep.c	/^alpha_return_in_memory_always (struct type *type)$/;"	f	file:
alpha_return_value	gdb/alpha-tdep.c	/^alpha_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
alpha_sigtramp_frame_prev_register	gdb/alpha-tdep.c	/^alpha_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
alpha_sigtramp_frame_sniffer	gdb/alpha-tdep.c	/^alpha_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
alpha_sigtramp_frame_this_id	gdb/alpha-tdep.c	/^alpha_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
alpha_sigtramp_frame_unwind	gdb/alpha-tdep.c	/^static const struct frame_unwind alpha_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
alpha_sigtramp_frame_unwind_cache	gdb/alpha-tdep.c	/^alpha_sigtramp_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
alpha_sigtramp_register_address	gdb/alpha-tdep.c	/^alpha_sigtramp_register_address (struct gdbarch *gdbarch,$/;"	f	file:
alpha_sigtramp_unwind_cache	gdb/alpha-tdep.c	/^struct alpha_sigtramp_unwind_cache$/;"	s	file:
alpha_skip_prologue	gdb/alpha-tdep.c	/^alpha_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alpha_software_single_step	gdb/alpha-tdep.c	/^alpha_software_single_step (struct regcache *regcache)$/;"	f
alpha_store_return_value	gdb/alpha-tdep.c	/^alpha_store_return_value (struct type *valtype, struct regcache *regcache,$/;"	f	file:
alpha_sts	gdb/alpha-tdep.c	/^alpha_sts (struct gdbarch *gdbarch, void *out, const void *in)$/;"	f	file:
alpha_supply_fp_regs	gdb/alpha-tdep.c	/^alpha_supply_fp_regs (struct regcache *regcache, int regno,$/;"	f
alpha_supply_int_regs	gdb/alpha-tdep.c	/^alpha_supply_int_regs (struct regcache *regcache, int regno,$/;"	f
alpha_unwind_pc	gdb/alpha-tdep.c	/^alpha_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
alpha_value_to_register	gdb/alpha-tdep.c	/^alpha_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
alpha_vms_add_fixup_ca	bfd/vms-alpha.c	/^alpha_vms_add_fixup_ca (struct bfd_link_info *info, bfd *src, bfd *shlib)$/;"	f	file:
alpha_vms_add_fixup_lp	bfd/vms-alpha.c	/^alpha_vms_add_fixup_lp (struct bfd_link_info *info, bfd *src, bfd *shlib)$/;"	f	file:
alpha_vms_add_fixup_lr	bfd/vms-alpha.c	/^alpha_vms_add_fixup_lr (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_vms_add_fixup_qr	bfd/vms-alpha.c	/^alpha_vms_add_fixup_qr (struct bfd_link_info *info, bfd *src,$/;"	f	file:
alpha_vms_add_lw_reloc	bfd/vms-alpha.c	/^alpha_vms_add_lw_reloc (struct bfd_link_info *info ATTRIBUTE_UNUSED)$/;"	f	file:
alpha_vms_add_qw_reloc	bfd/vms-alpha.c	/^alpha_vms_add_qw_reloc (struct bfd_link_info *info ATTRIBUTE_UNUSED)$/;"	f	file:
alpha_vms_append_extra_eisd	bfd/vms-alpha.c	/^alpha_vms_append_extra_eisd (bfd *abfd, struct vms_internal_eisd_map *eisd)$/;"	f	file:
alpha_vms_bfd_copy_link_hash_symbol_type	bfd/vms-alpha.c	9552;"	d	file:
alpha_vms_bfd_define_common_symbol	bfd/vms-alpha.c	9548;"	d	file:
alpha_vms_bfd_define_start_stop	bfd/vms-alpha.c	9550;"	d	file:
alpha_vms_bfd_discard_group	bfd/vms-alpha.c	9544;"	d	file:
alpha_vms_bfd_final_link	bfd/vms-alpha.c	/^alpha_vms_bfd_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
alpha_vms_bfd_free_cached_info	bfd/vms-alpha.c	9531;"	d	file:
alpha_vms_bfd_gc_sections	bfd/vms-alpha.c	9540;"	d	file:
alpha_vms_bfd_get_relocated_section_contents	bfd/vms-alpha.c	9536;"	d	file:
alpha_vms_bfd_is_group_section	bfd/vms-alpha.c	9543;"	d	file:
alpha_vms_bfd_is_local_label_name	bfd/vms-alpha.c	9527;"	d	file:
alpha_vms_bfd_is_target_special_symbol	bfd/vms-alpha.c	9514;"	d	file:
alpha_vms_bfd_link_add_symbols	bfd/vms-alpha.c	/^alpha_vms_bfd_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
alpha_vms_bfd_link_check_relocs	bfd/vms-alpha.c	9565;"	d	file:
alpha_vms_bfd_link_hash_table_create	bfd/vms-alpha.c	/^alpha_vms_bfd_link_hash_table_create (bfd *abfd)$/;"	f	file:
alpha_vms_bfd_link_hide_symbol	bfd/vms-alpha.c	9549;"	d	file:
alpha_vms_bfd_link_just_syms	bfd/vms-alpha.c	9551;"	d	file:
alpha_vms_bfd_link_split_section	bfd/vms-alpha.c	9555;"	d	file:
alpha_vms_bfd_lookup_section_flags	bfd/vms-alpha.c	9541;"	d	file:
alpha_vms_bfd_make_debug_symbol	bfd/vms-alpha.c	9524;"	d	file:
alpha_vms_bfd_merge_sections	bfd/vms-alpha.c	9542;"	d	file:
alpha_vms_bfd_relax_section	bfd/vms-alpha.c	9539;"	d	file:
alpha_vms_bfd_reloc_name_lookup	bfd/vms-alpha.c	/^alpha_vms_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_vms_bfd_reloc_type_lookup	bfd/vms-alpha.c	/^alpha_vms_bfd_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_vms_build_fixups	bfd/vms-alpha.c	/^alpha_vms_build_fixups (struct bfd_link_info *info)$/;"	f	file:
alpha_vms_canonicalize_dynamic_reloc	bfd/vms-alpha.c	9563;"	d	file:
alpha_vms_canonicalize_dynamic_symtab	bfd/vms-alpha.c	9559;"	d	file:
alpha_vms_canonicalize_reloc	bfd/vms-alpha.c	/^alpha_vms_canonicalize_reloc (bfd *abfd, asection *section, arelent **relptr,$/;"	f	file:
alpha_vms_canonicalize_symtab	bfd/vms-alpha.c	/^alpha_vms_canonicalize_symtab (bfd *abfd, asymbol **symbols)$/;"	f	file:
alpha_vms_close_and_cleanup	bfd/vms-alpha.c	9530;"	d	file:
alpha_vms_convert_symbol	bfd/vms-alpha.c	/^alpha_vms_convert_symbol (bfd *abfd, struct vms_symbol_entry *e, asymbol *sym)$/;"	f	file:
alpha_vms_create_eisd_for_section	bfd/vms-alpha.c	/^alpha_vms_create_eisd_for_section (bfd *abfd, asection *sec)$/;"	f	file:
alpha_vms_create_eisd_for_shared	bfd/vms-alpha.c	/^alpha_vms_create_eisd_for_shared (bfd *abfd, bfd *shrimg)$/;"	f	file:
alpha_vms_file_position_block	bfd/vms-alpha.c	/^alpha_vms_file_position_block (bfd *abfd)$/;"	f	file:
alpha_vms_find_inliner_info	bfd/vms-alpha.c	9523;"	d	file:
alpha_vms_find_line	bfd/vms-alpha.c	9526;"	d	file:
alpha_vms_find_nearest_line	bfd/vms-alpha.c	9525;"	d	file:
alpha_vms_fix_sec_rel	bfd/vms-alpha.c	/^alpha_vms_fix_sec_rel (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
alpha_vms_get_dynamic_reloc_upper_bound	bfd/vms-alpha.c	9561;"	d	file:
alpha_vms_get_dynamic_symtab_upper_bound	bfd/vms-alpha.c	9557;"	d	file:
alpha_vms_get_lineno	bfd/vms-alpha.c	9522;"	d	file:
alpha_vms_get_reloc_upper_bound	bfd/vms-alpha.c	/^alpha_vms_get_reloc_upper_bound (bfd *abfd ATTRIBUTE_UNUSED, asection *section)$/;"	f	file:
alpha_vms_get_section_contents	bfd/vms-alpha.c	/^alpha_vms_get_section_contents (bfd *abfd, asection *section,$/;"	f	file:
alpha_vms_get_section_contents_in_window	bfd/vms-alpha.c	9534;"	d	file:
alpha_vms_get_sym_value	bfd/vms-alpha.c	/^alpha_vms_get_sym_value (asection *sect, bfd_vma addr)$/;"	f	file:
alpha_vms_get_symbol_info	bfd/vms-alpha.c	9516;"	d	file:
alpha_vms_get_symbol_version_string	bfd/vms-alpha.c	9517;"	d	file:
alpha_vms_get_symtab_upper_bound	bfd/vms-alpha.c	/^alpha_vms_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
alpha_vms_get_synthetic_symtab	bfd/vms-alpha.c	/^alpha_vms_get_synthetic_symtab (bfd *abfd,$/;"	f	file:
alpha_vms_lib_txt_vec	bfd/vms-lib.c	/^const bfd_target alpha_vms_lib_txt_vec =$/;"	v
alpha_vms_link_add_archive_symbols	bfd/vms-alpha.c	/^alpha_vms_link_add_archive_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
alpha_vms_link_add_object_symbols	bfd/vms-alpha.c	/^alpha_vms_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
alpha_vms_link_hash	bfd/vms-alpha.c	448;"	d	file:
alpha_vms_link_hash_entry	bfd/vms-alpha.c	/^struct alpha_vms_link_hash_entry$/;"	s	file:
alpha_vms_link_hash_newfunc	bfd/vms-alpha.c	/^alpha_vms_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
alpha_vms_link_hash_table	bfd/vms-alpha.c	/^struct alpha_vms_link_hash_table$/;"	s	file:
alpha_vms_link_output_symbol	bfd/vms-alpha.c	/^alpha_vms_link_output_symbol (struct bfd_hash_entry *bh, void *infov)$/;"	f	file:
alpha_vms_make_empty_symbol	bfd/vms-alpha.c	9513;"	d	file:
alpha_vms_minisymbol_to_symbol	bfd/vms-alpha.c	9521;"	d	file:
alpha_vms_mkobject	bfd/vms-alpha.c	/^alpha_vms_mkobject (bfd * abfd)$/;"	f	file:
alpha_vms_new_section_hook	bfd/vms-alpha.c	9532;"	d	file:
alpha_vms_object_p	bfd/vms-alpha.c	/^alpha_vms_object_p (bfd *abfd)$/;"	f	file:
alpha_vms_print_symbol	bfd/vms-alpha.c	9515;"	d	file:
alpha_vms_read_minisymbols	bfd/vms-alpha.c	9520;"	d	file:
alpha_vms_read_sections_content	bfd/vms-alpha.c	/^alpha_vms_read_sections_content (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
alpha_vms_section_already_linked	bfd/vms-alpha.c	9545;"	d	file:
alpha_vms_set_arch_mach	bfd/vms-alpha.c	/^alpha_vms_set_arch_mach (bfd *abfd,$/;"	f	file:
alpha_vms_set_reloc	bfd/vms-alpha.c	5290;"	d	file:
alpha_vms_set_section_contents	bfd/vms-alpha.c	9533;"	d	file:
alpha_vms_shlib_el	bfd/vms-alpha.c	/^struct alpha_vms_shlib_el$/;"	s	file:
alpha_vms_sizeof_headers	bfd/vms-alpha.c	/^alpha_vms_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
alpha_vms_slurp_relocs	bfd/vms-alpha.c	/^alpha_vms_slurp_relocs (bfd *abfd)$/;"	f	file:
alpha_vms_swap_eisd_out	bfd/vms-alpha.c	/^alpha_vms_swap_eisd_out (struct vms_internal_eisd_map *src,$/;"	f	file:
alpha_vms_sym_to_ctxt	bfd/vms-alpha.c	/^alpha_vms_sym_to_ctxt (struct alpha_vms_link_hash_entry *h)$/;"	f	file:
alpha_vms_vec	bfd/vms-alpha.c	/^const bfd_target alpha_vms_vec =$/;"	v
alpha_vms_vma_ref	bfd/vms-alpha.c	/^struct alpha_vms_vma_ref$/;"	s	file:
alpha_vms_write_exec	bfd/vms-alpha.c	/^alpha_vms_write_exec (bfd *abfd)$/;"	f	file:
alpha_vms_write_object_contents	bfd/vms-alpha.c	/^alpha_vms_write_object_contents (bfd *abfd)$/;"	f	file:
alphabetic	readline/compat.c	/^alphabetic (c)$/;"	f
alphabsd_fill_fpreg	gdb/alpha-bsd-tdep.c	/^alphabsd_fill_fpreg (const struct regcache *regcache, char *fpregs, int regno)$/;"	f
alphabsd_fill_reg	gdb/alpha-bsd-tdep.c	/^alphabsd_fill_reg (const struct regcache *regcache, char *regs, int regno)$/;"	f
alphabsd_supply_fpreg	gdb/alpha-bsd-tdep.c	/^alphabsd_supply_fpreg (struct regcache *regcache,$/;"	f
alphabsd_supply_pcb	gdb/alpha-bsd-nat.c	/^alphabsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
alphabsd_supply_reg	gdb/alpha-bsd-tdep.c	/^alphabsd_supply_reg (struct regcache *regcache, const char *regs, int regno)$/;"	f
alphacoff_dynsecinfo	gdb/mipsread.c	/^struct alphacoff_dynsecinfo$/;"	s	file:
alphacoff_locate_sections	gdb/mipsread.c	/^alphacoff_locate_sections (bfd *ignore_abfd, asection *sectp, void *sip)$/;"	f	file:
alphanbsd_aout_supply_gregset	gdb/alpha-nbsd-tdep.c	/^alphanbsd_aout_supply_gregset (const struct regset *regset,$/;"	f	file:
alphanbsd_fpregset	gdb/alpha-nbsd-tdep.c	/^static const struct regset alphanbsd_fpregset =$/;"	v	typeref:struct:regset	file:
alphanbsd_gregset	gdb/alpha-nbsd-tdep.c	/^static const struct regset alphanbsd_gregset =$/;"	v	typeref:struct:regset	file:
alphanbsd_init_abi	gdb/alpha-nbsd-tdep.c	/^alphanbsd_init_abi (struct gdbarch_info info,$/;"	f	file:
alphanbsd_iterate_over_regset_sections	gdb/alpha-nbsd-tdep.c	/^alphanbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f
alphanbsd_pc_in_sigtramp	gdb/alpha-nbsd-tdep.c	/^alphanbsd_pc_in_sigtramp (struct gdbarch *gdbarch,$/;"	f	file:
alphanbsd_sigcontext_addr	gdb/alpha-nbsd-tdep.c	/^alphanbsd_sigcontext_addr (struct frame_info *frame)$/;"	f	file:
alphanbsd_sigtramp_offset	gdb/alpha-nbsd-tdep.c	/^alphanbsd_sigtramp_offset (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alphanbsd_supply_fpregset	gdb/alpha-nbsd-tdep.c	/^alphanbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
alphanbsd_supply_gregset	gdb/alpha-nbsd-tdep.c	/^alphanbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
alphaobsd_init_abi	gdb/alpha-obsd-tdep.c	/^alphaobsd_init_abi(struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
alphaobsd_page_size	gdb/alpha-obsd-tdep.c	/^static const int alphaobsd_page_size = 8192;$/;"	v	file:
alphaobsd_pc_in_sigtramp	gdb/alpha-obsd-tdep.c	/^alphaobsd_pc_in_sigtramp (struct gdbarch *gdbarch,$/;"	f	file:
alphaobsd_sigcontext_addr	gdb/alpha-obsd-tdep.c	/^alphaobsd_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
alphaobsd_sigtramp_offset	gdb/alpha-obsd-tdep.c	/^alphaobsd_sigtramp_offset (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
alphasort	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (alphasort);$/;"	v
alphasort	gdb/gnulib/import/dirent.in.h	258;"	d
already_linked_newfunc	bfd/linker.c	/^already_linked_newfunc (struct bfd_hash_entry *entry ATTRIBUTE_UNUSED,$/;"	f	file:
alt_bfd_ptr	bfd/dwarf2.c	/^  bfd *		 alt_bfd_ptr;$/;"	m	struct:dwarf2_debug	file:
alt_dwarf_info_buffer	bfd/dwarf2.c	/^  bfd_byte *	 alt_dwarf_info_buffer;$/;"	m	struct:dwarf2_debug	file:
alt_dwarf_info_size	bfd/dwarf2.c	/^  bfd_size_type	 alt_dwarf_info_size;$/;"	m	struct:dwarf2_debug	file:
alt_dwarf_str_buffer	bfd/dwarf2.c	/^  bfd_byte *	 alt_dwarf_str_buffer;$/;"	m	struct:dwarf2_debug	file:
alt_dwarf_str_size	bfd/dwarf2.c	/^  bfd_size_type	 alt_dwarf_str_size;$/;"	m	struct:dwarf2_debug	file:
alt_gregs	sim/mcore/sim-main.h	/^  word alt_gregs[16];	\/* alt register file *\/$/;"	m	struct:mcore_regset
alt_match_null_string_p	libiberty/regex.c	/^PREFIX(alt_match_null_string_p) (UCHAR_T *p, UCHAR_T *end,$/;"	f	file:
alternate	include/hp-symtab.h	/^  unsigned int	alternate : 1;	\/* alternate unnamed aliases?   *\/$/;"	m	struct:quick_alias
alternative	opcodes/ia64-asmtab.h	/^  short alternative;$/;"	m	struct:ia64_completer_table
alternative	opcodes/ia64-gen.c	/^  struct completer_entry *alternative;$/;"	m	struct:completer_entry	typeref:struct:completer_entry::completer_entry	file:
alternative_target	bfd/bfd-in2.h	/^  const struct bfd_target *alternative_target;$/;"	m	struct:bfd_target	typeref:struct:bfd_target::bfd_target
altivec	gdb/arch/ppc-linux-common.h	/^  bool altivec;$/;"	m	struct:ppc_linux_features
altivec	sim/ppc/registers.h	/^  struct altivec_regs altivec;$/;"	m	struct:_registers	typeref:struct:_registers::altivec_regs
altivec_register_p	gdb/rs6000-tdep.c	/^altivec_register_p (struct gdbarch *gdbarch, int regno)$/;"	f
altivec_regs	sim/ppc/altivec_registers.h	/^struct altivec_regs {$/;"	s
altstack	sim/cris/sim-main.h	/^    USI altstack;$/;"	m	struct:cris_thread_info::__anon738
alu_N_tests	sim/testsuite/common/alu-n-tst.h	/^const alu_test alu_N_tests[] = {$/;"	v
alu_N_tests	sim/testsuite/common/alu-n-tst.h	11;"	d
alu_N_tests	sim/testsuite/common/alu-n-tst.h	258;"	d
alu_op	sim/testsuite/common/alu-tst.c	/^} alu_op;$/;"	t	typeref:struct:__anon852	file:
alu_test	sim/testsuite/common/alu-tst.c	/^} alu_test;$/;"	t	typeref:struct:__anon853	file:
alu_write_pc	gdb/arm-tdep.c	/^alu_write_pc (struct regcache *regs, arm_displaced_step_closure *dsc,$/;"	f	file:
always_inserted_mode	gdb/breakpoint.c	/^static int always_inserted_mode = 0;$/;"	v	file:
always_non_stop_p	gdb/linux-nat.c	/^linux_nat_target::always_non_stop_p ()$/;"	f	class:linux_nat_target
always_non_stop_p	gdb/target-delegates.c	/^debug_target::always_non_stop_p ()$/;"	f	class:debug_target
always_non_stop_p	gdb/target-delegates.c	/^dummy_target::always_non_stop_p ()$/;"	f	class:dummy_target
always_non_stop_p	gdb/target-delegates.c	/^target_ops::always_non_stop_p ()$/;"	f	class:target_ops
always_renumber_dynsyms	bfd/elf-bfd.h	/^  unsigned always_renumber_dynsyms : 1;$/;"	m	struct:elf_backend_data
always_zero	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^volatile int always_zero;$/;"	v
am	gdb/testsuite/gdb.cp/impl-this.cc	/^  Ambig am;$/;"	m	class:D	file:
am	include/opcode/msp430.h	/^  int am;	\/* Addr mode.  *\/$/;"	m	struct:msp430_operand_s
am33_2_register_name	gdb/mn10300-tdep.c	/^am33_2_register_name (struct gdbarch *gdbarch, int reg)$/;"	f	file:
am33_collect_fpregset_method	gdb/mn10300-linux-tdep.c	/^am33_collect_fpregset_method (const struct regset *regset, $/;"	f	file:
am33_collect_gregset_method	gdb/mn10300-linux-tdep.c	/^am33_collect_gregset_method (const struct regset *regset, $/;"	f	file:
am33_fpregset	gdb/mn10300-linux-tdep.c	/^static const struct regset am33_fpregset =$/;"	v	typeref:struct:regset	file:
am33_gregset	gdb/mn10300-linux-tdep.c	/^static const struct regset am33_gregset =$/;"	v	typeref:struct:regset	file:
am33_iterate_over_regset_sections	gdb/mn10300-linux-tdep.c	/^am33_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
am33_linux_init_osabi	gdb/mn10300-linux-tdep.c	/^am33_linux_init_osabi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
am33_linux_rt_sigframe	gdb/mn10300-linux-tdep.c	/^static const struct tramp_frame am33_linux_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
am33_linux_sigframe	gdb/mn10300-linux-tdep.c	/^static const struct tramp_frame am33_linux_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
am33_linux_sigframe_cache_init	gdb/mn10300-linux-tdep.c	/^am33_linux_sigframe_cache_init (const struct tramp_frame *self,$/;"	f	file:
am33_mode	gdb/mn10300-tdep.h	/^  int am33_mode;$/;"	m	struct:gdbarch_tdep
am33_register_name	gdb/mn10300-tdep.c	/^am33_register_name (struct gdbarch *gdbarch, int reg)$/;"	f	file:
am33_supply_fpregset_method	gdb/mn10300-linux-tdep.c	/^am33_supply_fpregset_method (const struct regset *regset, $/;"	f	file:
am33_supply_gregset_method	gdb/mn10300-linux-tdep.c	/^am33_supply_gregset_method (const struct regset *regset, $/;"	f	file:
amb	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb (int i)$/;"	f	file:
amb_a	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb_a (int i)$/;"	f	file:
amb_b	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb_b (int i)$/;"	f	file:
amb_x	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb_x (int i)$/;"	f	file:
amb_y	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb_y (int i)$/;"	f	file:
amb_z	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^amb_z (int i)$/;"	f	file:
ambctl0	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon807	file:
ambctl0	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon808	file:
ambctl0	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
ambctl1	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon807	file:
ambctl1	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon808	file:
ambctl1	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 ambctl0, ambctl1;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
ambiguous_fun	gdb/testsuite/gdb.base/list-ambiguous0.c	/^static void __attribute__ ((used)) ambiguous_fun (void) {}$/;"	f	file:
ambiguous_fun	gdb/testsuite/gdb.base/list-ambiguous1.c	/^static void __attribute__ ((used)) ambiguous_fun (void) {}$/;"	f	file:
ambiguous_names_p	gdb/breakpoint.c	/^ambiguous_names_p (struct bp_location *loc)$/;"	f	file:
ambiguous_prefix_global_func	gdb/testsuite/gdb.linespec/cpls.cc	/^void ambiguous_prefix_global_func ()$/;"	f
ambiguous_prefix_method	gdb/testsuite/gdb.linespec/cpls.cc	/^the_ambiguous_prefix_struct::ambiguous_prefix_method ()$/;"	f	class:the_ambiguous_prefix_struct
ambiguous_prefix_ns_func	gdb/testsuite/gdb.linespec/cpls.cc	/^  void ambiguous_prefix_ns_func ()$/;"	f	namespace:the_ambiguous_prefix_ns
ambiguous_var	gdb/testsuite/gdb.base/list-ambiguous0.c	/^static int ambiguous_var;$/;"	v	file:
ambiguous_var	gdb/testsuite/gdb.base/list-ambiguous1.c	/^static int ambiguous_var;$/;"	v	file:
amd64	opcodes/i386-dis.c	/^  amd64 = 0,$/;"	e	enum:x86_64_isa	file:
amd64	opcodes/i386-opc.h	/^  unsigned int amd64:1;$/;"	m	struct:i386_opcode_modifier
amd64-expedite	gdb/features/Makefile	/^amd64-expedite = rbp,rsp,rip$/;"	m
amd64_absolute_call_p	gdb/amd64-tdep.c	/^amd64_absolute_call_p (const struct amd64_insn *details)$/;"	f	file:
amd64_absolute_jmp_p	gdb/amd64-tdep.c	/^amd64_absolute_jmp_p (const struct amd64_insn *details)$/;"	f	file:
amd64_all_but_ip_registers_record	gdb/amd64-linux-tdep.c	/^amd64_all_but_ip_registers_record (struct regcache *regcache)$/;"	f	file:
amd64_alloc_frame_cache	gdb/amd64-tdep.c	/^amd64_alloc_frame_cache (void)$/;"	f	file:
amd64_analyze_prologue	gdb/amd64-tdep.c	/^amd64_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
amd64_analyze_stack_align	gdb/amd64-tdep.c	/^amd64_analyze_stack_align (CORE_ADDR pc, CORE_ADDR current_pc,$/;"	f	file:
amd64_arch_reg_to_regnum	gdb/amd64-tdep.c	/^amd64_arch_reg_to_regnum (int reg)$/;"	f	file:
amd64_arch_regmap	gdb/amd64-tdep.c	/^static const int amd64_arch_regmap[16] =$/;"	v	file:
amd64_arch_regmap_len	gdb/amd64-tdep.c	/^static const int amd64_arch_regmap_len =$/;"	v	file:
amd64_ax_pseudo_register_collect	gdb/amd64-tdep.c	/^amd64_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f	file:
amd64_bsd_nat_target	gdb/amd64-bsd-nat.h	/^class amd64_bsd_nat_target : public x86bsd_nat_target<BaseTarget>$/;"	c
amd64_byte_names	gdb/amd64-tdep.c	/^static const char *amd64_byte_names[] =$/;"	v	file:
amd64_call_p	gdb/amd64-tdep.c	/^amd64_call_p (const struct amd64_insn *details)$/;"	f	file:
amd64_canonicalize_syscall	gdb/amd64-linux-tdep.c	/^amd64_canonicalize_syscall (enum amd64_syscall syscall_number)$/;"	f	file:
amd64_classify	gdb/amd64-tdep.c	/^amd64_classify (struct type *type, enum amd64_reg_class theclass[2])$/;"	f	file:
amd64_classify_aggregate	gdb/amd64-tdep.c	/^amd64_classify_aggregate (struct type *type, enum amd64_reg_class theclass[2])$/;"	f	file:
amd64_classify_insn_at	gdb/amd64-tdep.c	/^amd64_classify_insn_at (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
amd64_collect_fpregset	gdb/amd64-tdep.c	/^amd64_collect_fpregset (const struct regset *regset,$/;"	f	file:
amd64_collect_fxsave	gdb/amd64-tdep.c	/^amd64_collect_fxsave (const struct regcache *regcache, int regnum,$/;"	f
amd64_collect_native_gregset	gdb/amd64-nat.c	/^amd64_collect_native_gregset (const struct regcache *regcache,$/;"	f
amd64_collect_xsave	gdb/amd64-tdep.c	/^amd64_collect_xsave (const struct regcache *regcache, int regnum,$/;"	f
amd64_create_target_description	gdb/arch/amd64.c	/^amd64_create_target_description (uint64_t xcr0, bool is_x32, bool is_linux)$/;"	f
amd64_darwin_sigcontext_addr	gdb/amd64-darwin-tdep.c	/^amd64_darwin_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64_darwin_sstep_at_sigreturn	gdb/i386-darwin-nat.c	/^amd64_darwin_sstep_at_sigreturn (x86_thread_state_t *regs)$/;"	f	file:
amd64_darwin_thread_state_num_regs	gdb/amd64-darwin-tdep.c	/^const int amd64_darwin_thread_state_num_regs = $/;"	v
amd64_darwin_thread_state_reg_offset	gdb/amd64-darwin-tdep.c	/^int amd64_darwin_thread_state_reg_offset[] =$/;"	v
amd64_dicos_init_abi	gdb/amd64-dicos-tdep.c	/^amd64_dicos_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_dicos_osabi_sniffer	gdb/amd64-dicos-tdep.c	/^amd64_dicos_osabi_sniffer (bfd *abfd)$/;"	f	file:
amd64_displaced_step_closure	gdb/amd64-tdep.c	/^  amd64_displaced_step_closure (int insn_buf_len)$/;"	f	struct:displaced_step_closure
amd64_displaced_step_copy_insn	gdb/amd64-tdep.c	/^amd64_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f
amd64_displaced_step_fixup	gdb/amd64-tdep.c	/^amd64_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f
amd64_dtrace_disable_probe	gdb/amd64-linux-tdep.c	/^amd64_dtrace_disable_probe (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_dtrace_disable_probe_sequence	gdb/amd64-linux-tdep.c	/^const gdb_byte amd64_dtrace_disable_probe_sequence[] = {$/;"	v
amd64_dtrace_disabled_probe_sequence_1	gdb/amd64-linux-tdep.c	/^const gdb_byte amd64_dtrace_disabled_probe_sequence_1[] = {$/;"	v
amd64_dtrace_disabled_probe_sequence_2	gdb/amd64-linux-tdep.c	/^const gdb_byte amd64_dtrace_disabled_probe_sequence_2[] = {$/;"	v
amd64_dtrace_enable_probe	gdb/amd64-linux-tdep.c	/^amd64_dtrace_enable_probe (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_dtrace_enable_probe_sequence	gdb/amd64-linux-tdep.c	/^const gdb_byte amd64_dtrace_enable_probe_sequence[] = {$/;"	v
amd64_dtrace_parse_probe_argument	gdb/amd64-linux-tdep.c	/^amd64_dtrace_parse_probe_argument (struct gdbarch *gdbarch,$/;"	f	file:
amd64_dtrace_probe_is_enabled	gdb/amd64-linux-tdep.c	/^amd64_dtrace_probe_is_enabled (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_dummy_id	gdb/amd64-tdep.c	/^amd64_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
amd64_dwarf_reg_to_regnum	gdb/amd64-tdep.c	/^amd64_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
amd64_dwarf_regmap	gdb/amd64-tdep.c	/^static int amd64_dwarf_regmap[] =$/;"	v	file:
amd64_dwarf_regmap_len	gdb/amd64-tdep.c	/^static const int amd64_dwarf_regmap_len =$/;"	v	file:
amd64_dword_names	gdb/amd64-tdep.c	/^static const char *amd64_dword_names[] =$/;"	v	file:
amd64_emit_add	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_add (void)$/;"	f	file:
amd64_emit_bit_and	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_bit_and (void)$/;"	f	file:
amd64_emit_bit_not	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_bit_not (void)$/;"	f	file:
amd64_emit_bit_or	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_bit_or (void)$/;"	f	file:
amd64_emit_bit_xor	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_bit_xor (void)$/;"	f	file:
amd64_emit_call	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_call (CORE_ADDR fn)$/;"	f	file:
amd64_emit_const	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_const (LONGEST num)$/;"	f	file:
amd64_emit_epilogue	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_epilogue (void)$/;"	f	file:
amd64_emit_eq_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_eq_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_equal	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_equal (void)$/;"	f	file:
amd64_emit_ext	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_ext (int arg)$/;"	f	file:
amd64_emit_ge_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_ge_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_goto (int *offset_p, int *size_p)$/;"	f	file:
amd64_emit_gt_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_gt_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_if_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
amd64_emit_int_call_1	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
amd64_emit_le_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_le_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_less_signed	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_less_signed (void)$/;"	f	file:
amd64_emit_less_unsigned	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_less_unsigned (void)$/;"	f	file:
amd64_emit_log_not	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_log_not (void)$/;"	f	file:
amd64_emit_lsh	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_lsh (void)$/;"	f	file:
amd64_emit_lt_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_lt_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_mul	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_mul (void)$/;"	f	file:
amd64_emit_ne_goto	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_ne_goto (int *offset_p, int *size_p)$/;"	f
amd64_emit_ops	gdb/gdbserver/linux-x86-low.c	/^struct emit_ops amd64_emit_ops =$/;"	v	typeref:struct:emit_ops
amd64_emit_pop	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_pop (void)$/;"	f	file:
amd64_emit_prologue	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_prologue (void)$/;"	f	file:
amd64_emit_ref	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_ref (int size)$/;"	f	file:
amd64_emit_reg	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_reg (int reg)$/;"	f	file:
amd64_emit_rsh_signed	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_rsh_signed (void)$/;"	f	file:
amd64_emit_rsh_unsigned	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_rsh_unsigned (void)$/;"	f	file:
amd64_emit_stack_adjust	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_stack_adjust (int n)$/;"	f	file:
amd64_emit_stack_flush	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_stack_flush (void)$/;"	f	file:
amd64_emit_sub	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_sub (void)$/;"	f	file:
amd64_emit_swap	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_swap (void)$/;"	f	file:
amd64_emit_void_call_2	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
amd64_emit_zero_ext	gdb/gdbserver/linux-x86-low.c	/^amd64_emit_zero_ext (int arg)$/;"	f	file:
amd64_epilogue_frame_cache	gdb/amd64-tdep.c	/^amd64_epilogue_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64_epilogue_frame_sniffer	gdb/amd64-tdep.c	/^amd64_epilogue_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
amd64_epilogue_frame_this_id	gdb/amd64-tdep.c	/^amd64_epilogue_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
amd64_epilogue_frame_unwind	gdb/amd64-tdep.c	/^static const struct frame_unwind amd64_epilogue_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
amd64_epilogue_frame_unwind_stop_reason	gdb/amd64-tdep.c	/^amd64_epilogue_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
amd64_expedite_regs	gdb/gdbserver/x86-tdesc.h	/^static const char *amd64_expedite_regs[] = {"rbp", "rsp", "rip", NULL};$/;"	v
amd64_fpregset	gdb/amd64-tdep.c	/^const struct regset amd64_fpregset =$/;"	v	typeref:struct:regset
amd64_frame_align	gdb/amd64-tdep.c	/^amd64_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
amd64_frame_base	gdb/amd64-tdep.c	/^static const struct frame_base amd64_frame_base =$/;"	v	typeref:struct:frame_base	file:
amd64_frame_base_address	gdb/amd64-tdep.c	/^amd64_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64_frame_cache	gdb/amd64-tdep.c	/^amd64_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64_frame_cache	gdb/amd64-tdep.c	/^struct amd64_frame_cache$/;"	s	file:
amd64_frame_cache_1	gdb/amd64-tdep.c	/^amd64_frame_cache_1 (struct frame_info *this_frame,$/;"	f	file:
amd64_frame_prev_register	gdb/amd64-tdep.c	/^amd64_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
amd64_frame_this_id	gdb/amd64-tdep.c	/^amd64_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
amd64_frame_unwind	gdb/amd64-tdep.c	/^static const struct frame_unwind amd64_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
amd64_frame_unwind_stop_reason	gdb/amd64-tdep.c	/^amd64_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
amd64_gen_return_address	gdb/amd64-tdep.c	/^amd64_gen_return_address (struct gdbarch *gdbarch,$/;"	f	file:
amd64_get_insn_details	gdb/amd64-tdep.c	/^amd64_get_insn_details (gdb_byte *insn, struct amd64_insn *details)$/;"	f	file:
amd64_get_ipa_tdesc_idx	gdb/gdbserver/linux-x86-tdesc.c	/^amd64_get_ipa_tdesc_idx (const struct target_desc *tdesc)$/;"	f
amd64_get_longjmp_target	gdb/amd64-tdep.c	/^amd64_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
amd64_get_unused_input_int_reg	gdb/amd64-tdep.c	/^amd64_get_unused_input_int_reg (const struct amd64_insn *details)$/;"	f	file:
amd64_in_indirect_branch_thunk	gdb/amd64-tdep.c	/^amd64_in_indirect_branch_thunk (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
amd64_init_abi	gdb/amd64-tdep.c	/^amd64_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch,$/;"	f
amd64_init_frame_cache	gdb/amd64-tdep.c	/^amd64_init_frame_cache (struct amd64_frame_cache *cache)$/;"	f	file:
amd64_insn	gdb/amd64-tdep.c	/^struct amd64_insn$/;"	s	file:
amd64_insn_is_call	gdb/amd64-tdep.c	/^amd64_insn_is_call (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_insn_is_jump	gdb/amd64-tdep.c	/^amd64_insn_is_jump (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_insn_is_ret	gdb/amd64-tdep.c	/^amd64_insn_is_ret (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
amd64_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-x86-low.c	/^amd64_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	f	file:
amd64_jmp_p	gdb/amd64-tdep.c	/^amd64_jmp_p (const struct amd64_insn *details)$/;"	f	file:
amd64_k_names	gdb/amd64-tdep.c	/^static const char *amd64_k_names[] =$/;"	v	file:
amd64_linux_collect_xstateregset	gdb/amd64-linux-tdep.c	/^amd64_linux_collect_xstateregset (const struct regset *regset,$/;"	f	file:
amd64_linux_core_read_description	gdb/amd64-linux-tdep.c	/^amd64_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
amd64_linux_get_syscall_number	gdb/amd64-linux-tdep.c	/^amd64_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
amd64_linux_gregset32_reg_offset	gdb/amd64-linux-nat.c	/^static int amd64_linux_gregset32_reg_offset[] =$/;"	v	file:
amd64_linux_gregset_reg_offset	gdb/amd64-linux-tdep.c	/^int amd64_linux_gregset_reg_offset[] =$/;"	v
amd64_linux_init_abi	gdb/amd64-linux-tdep.c	/^amd64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_linux_init_abi_common	gdb/amd64-linux-tdep.c	/^amd64_linux_init_abi_common(struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_linux_iterate_over_regset_sections	gdb/amd64-linux-tdep.c	/^amd64_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
amd64_linux_read_description	gdb/amd64-linux-tdep.c	/^amd64_linux_read_description (uint64_t xcr0_features_bit, bool is_x32)$/;"	f
amd64_linux_read_description	gdb/gdbserver/linux-x86-tdesc.c	/^amd64_linux_read_description (uint64_t xcr0, bool is_x32)$/;"	f
amd64_linux_record_signal	gdb/amd64-linux-tdep.c	/^amd64_linux_record_signal (struct gdbarch *gdbarch,$/;"	f	file:
amd64_linux_record_tdep	gdb/amd64-linux-tdep.c	/^static struct linux_record_tdep amd64_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
amd64_linux_register_reggroup_p	gdb/amd64-linux-tdep.c	/^amd64_linux_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
amd64_linux_regs_info	gdb/gdbserver/linux-x86-low.c	/^static struct regs_info amd64_linux_regs_info =$/;"	v	typeref:struct:regs_info	file:
amd64_linux_sc_reg_offset	gdb/amd64-linux-tdep.c	/^static int amd64_linux_sc_reg_offset[] =$/;"	v	file:
amd64_linux_sigcontext_addr	gdb/amd64-linux-tdep.c	/^amd64_linux_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64_linux_siginfo_fixup_common	gdb/nat/amd64-linux-siginfo.c	/^amd64_linux_siginfo_fixup_common (siginfo_t *ptrace, gdb_byte *inf,$/;"	f
amd64_linux_sigtramp_code	gdb/amd64-linux-tdep.c	/^static const gdb_byte amd64_linux_sigtramp_code[] =$/;"	v	file:
amd64_linux_sigtramp_p	gdb/amd64-linux-tdep.c	/^amd64_linux_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
amd64_linux_sigtramp_start	gdb/amd64-linux-tdep.c	/^amd64_linux_sigtramp_start (struct frame_info *this_frame)$/;"	f	file:
amd64_linux_supply_xstateregset	gdb/amd64-linux-tdep.c	/^amd64_linux_supply_xstateregset (const struct regset *regset,$/;"	f	file:
amd64_linux_syscall_record	gdb/amd64-linux-tdep.c	/^amd64_linux_syscall_record (struct regcache *regcache)$/;"	f	file:
amd64_linux_syscall_record_common	gdb/amd64-linux-tdep.c	/^amd64_linux_syscall_record_common (struct regcache *regcache,$/;"	f	file:
amd64_linux_write_pc	gdb/amd64-linux-tdep.c	/^amd64_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
amd64_linux_xstateregset	gdb/amd64-linux-tdep.c	/^static const struct regset amd64_linux_xstateregset =$/;"	v	typeref:struct:regset	file:
amd64_merge_classes	gdb/amd64-tdep.c	/^amd64_merge_classes (enum amd64_reg_class class1, enum amd64_reg_class class2)$/;"	f	file:
amd64_mpx_names	gdb/amd64-tdep.c	/^static const char *amd64_mpx_names[] =$/;"	v	file:
amd64_native_gregset32_num_regs	gdb/amd64-nat.c	/^int amd64_native_gregset32_num_regs = I386_NUM_GREGS;$/;"	v
amd64_native_gregset32_reg_offset	gdb/amd64-nat.c	/^int *amd64_native_gregset32_reg_offset;$/;"	v
amd64_native_gregset64_num_regs	gdb/amd64-nat.c	/^int amd64_native_gregset64_num_regs = AMD64_NUM_GREGS;$/;"	v
amd64_native_gregset64_reg_offset	gdb/amd64-nat.c	/^int *amd64_native_gregset64_reg_offset;$/;"	v
amd64_native_gregset_reg_offset	gdb/amd64-nat.c	/^amd64_native_gregset_reg_offset (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
amd64_native_gregset_supplies_p	gdb/amd64-nat.c	/^amd64_native_gregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f
amd64_non_pod_p	gdb/amd64-tdep.c	/^amd64_non_pod_p (struct type *type)$/;"	f	file:
amd64_none_init_abi	gdb/amd64-tdep.c	/^amd64_none_init_abi (gdbarch_info info, gdbarch *arch)$/;"	f	file:
amd64_pkeys_names	gdb/amd64-tdep.c	/^static const char *amd64_pkeys_names[] = {$/;"	v	file:
amd64_pseudo_register_name	gdb/amd64-tdep.c	/^amd64_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
amd64_pseudo_register_read_value	gdb/amd64-tdep.c	/^amd64_pseudo_register_read_value (struct gdbarch *gdbarch,$/;"	f	file:
amd64_pseudo_register_write	gdb/amd64-tdep.c	/^amd64_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
amd64_push_arguments	gdb/amd64-tdep.c	/^amd64_push_arguments (struct regcache *regcache, int nargs,$/;"	f	file:
amd64_push_dummy_call	gdb/amd64-tdep.c	/^amd64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
amd64_record_regmap	gdb/amd64-tdep.c	/^static const int amd64_record_regmap[] =$/;"	v	file:
amd64_reg_class	gdb/amd64-tdep.c	/^enum amd64_reg_class$/;"	g	file:
amd64_register_names	gdb/amd64-tdep.c	/^static const char *amd64_register_names[] = $/;"	v	file:
amd64_regnum	gdb/amd64-tdep.h	/^enum amd64_regnum$/;"	g
amd64_relocate_instruction	gdb/amd64-tdep.c	/^amd64_relocate_instruction (struct gdbarch *gdbarch,$/;"	f	file:
amd64_ret_p	gdb/amd64-tdep.c	/^amd64_ret_p (const struct amd64_insn *details)$/;"	f	file:
amd64_return_value	gdb/amd64-tdep.c	/^amd64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
amd64_siginfo_fixup_mode	gdb/nat/amd64-linux-siginfo.h	/^enum amd64_siginfo_fixup_mode$/;"	g
amd64_sigtramp_frame_cache	gdb/amd64-tdep.c	/^amd64_sigtramp_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64_sigtramp_frame_prev_register	gdb/amd64-tdep.c	/^amd64_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
amd64_sigtramp_frame_sniffer	gdb/amd64-tdep.c	/^amd64_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
amd64_sigtramp_frame_this_id	gdb/amd64-tdep.c	/^amd64_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
amd64_sigtramp_frame_unwind	gdb/amd64-tdep.c	/^static const struct frame_unwind amd64_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
amd64_sigtramp_frame_unwind_stop_reason	gdb/amd64-tdep.c	/^amd64_sigtramp_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
amd64_skip_main_prologue	gdb/amd64-windows-tdep.c	/^amd64_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
amd64_skip_prefixes	gdb/amd64-tdep.c	/^amd64_skip_prefixes (gdb_byte *insn)$/;"	f	file:
amd64_skip_prologue	gdb/amd64-tdep.c	/^amd64_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
amd64_skip_xmm_prologue	gdb/amd64-tdep.c	/^amd64_skip_xmm_prologue (CORE_ADDR pc, CORE_ADDR start_pc)$/;"	f	file:
amd64_sol2_gregset32_reg_offset	gdb/i386-sol2-nat.c	/^static int amd64_sol2_gregset32_reg_offset[] = {$/;"	v	file:
amd64_sol2_gregset64_reg_offset	gdb/i386-sol2-nat.c	/^static int amd64_sol2_gregset64_reg_offset[] = {$/;"	v	file:
amd64_sol2_gregset_reg_offset	gdb/amd64-sol2-tdep.c	/^static int amd64_sol2_gregset_reg_offset[] = {$/;"	v	file:
amd64_sol2_init_abi	gdb/amd64-sol2-tdep.c	/^amd64_sol2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_sol2_mcontext_addr	gdb/amd64-sol2-tdep.c	/^amd64_sol2_mcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64_sol2_sigtramp_p	gdb/amd64-sol2-tdep.c	/^amd64_sol2_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
amd64_stack_frame_destroyed_p	gdb/amd64-tdep.c	/^amd64_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
amd64_supply_fpregset	gdb/amd64-tdep.c	/^amd64_supply_fpregset (const struct regset *regset, struct regcache *regcache,$/;"	f	file:
amd64_supply_fxsave	gdb/amd64-tdep.c	/^amd64_supply_fxsave (struct regcache *regcache, int regnum,$/;"	f
amd64_supply_native_gregset	gdb/amd64-nat.c	/^amd64_supply_native_gregset (struct regcache *regcache,$/;"	f
amd64_supply_xsave	gdb/amd64-tdep.c	/^amd64_supply_xsave (struct regcache *regcache, int regnum,$/;"	f
amd64_sys_accept	gdb/amd64-linux-tdep.h	/^  amd64_sys_accept = 43,$/;"	e	enum:amd64_syscall
amd64_sys_access	gdb/amd64-linux-tdep.h	/^  amd64_sys_access = 21,$/;"	e	enum:amd64_syscall
amd64_sys_acct	gdb/amd64-linux-tdep.h	/^  amd64_sys_acct = 163,$/;"	e	enum:amd64_syscall
amd64_sys_add_key	gdb/amd64-linux-tdep.h	/^  amd64_sys_add_key = 248,$/;"	e	enum:amd64_syscall
amd64_sys_adjtimex	gdb/amd64-linux-tdep.h	/^  amd64_sys_adjtimex = 159,$/;"	e	enum:amd64_syscall
amd64_sys_alarm	gdb/amd64-linux-tdep.h	/^  amd64_sys_alarm = 37,$/;"	e	enum:amd64_syscall
amd64_sys_arch_prctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_arch_prctl = 158,$/;"	e	enum:amd64_syscall
amd64_sys_bind	gdb/amd64-linux-tdep.h	/^  amd64_sys_bind = 49,$/;"	e	enum:amd64_syscall
amd64_sys_brk	gdb/amd64-linux-tdep.h	/^  amd64_sys_brk = 12,$/;"	e	enum:amd64_syscall
amd64_sys_capget	gdb/amd64-linux-tdep.h	/^  amd64_sys_capget = 125,$/;"	e	enum:amd64_syscall
amd64_sys_capset	gdb/amd64-linux-tdep.h	/^  amd64_sys_capset = 126,$/;"	e	enum:amd64_syscall
amd64_sys_chdir	gdb/amd64-linux-tdep.h	/^  amd64_sys_chdir = 80,$/;"	e	enum:amd64_syscall
amd64_sys_chmod	gdb/amd64-linux-tdep.h	/^  amd64_sys_chmod = 90,$/;"	e	enum:amd64_syscall
amd64_sys_chown	gdb/amd64-linux-tdep.h	/^  amd64_sys_chown = 92,$/;"	e	enum:amd64_syscall
amd64_sys_chroot	gdb/amd64-linux-tdep.h	/^  amd64_sys_chroot = 161,$/;"	e	enum:amd64_syscall
amd64_sys_clock_getres	gdb/amd64-linux-tdep.h	/^  amd64_sys_clock_getres = 229,$/;"	e	enum:amd64_syscall
amd64_sys_clock_gettime	gdb/amd64-linux-tdep.h	/^  amd64_sys_clock_gettime = 228,$/;"	e	enum:amd64_syscall
amd64_sys_clock_nanosleep	gdb/amd64-linux-tdep.h	/^  amd64_sys_clock_nanosleep = 230,$/;"	e	enum:amd64_syscall
amd64_sys_clock_settime	gdb/amd64-linux-tdep.h	/^  amd64_sys_clock_settime = 227,$/;"	e	enum:amd64_syscall
amd64_sys_clone	gdb/amd64-linux-tdep.h	/^  amd64_sys_clone = 56,$/;"	e	enum:amd64_syscall
amd64_sys_close	gdb/amd64-linux-tdep.h	/^  amd64_sys_close = 3,$/;"	e	enum:amd64_syscall
amd64_sys_connect	gdb/amd64-linux-tdep.h	/^  amd64_sys_connect = 42,$/;"	e	enum:amd64_syscall
amd64_sys_creat	gdb/amd64-linux-tdep.h	/^  amd64_sys_creat = 85,$/;"	e	enum:amd64_syscall
amd64_sys_delete_module	gdb/amd64-linux-tdep.h	/^  amd64_sys_delete_module = 176,$/;"	e	enum:amd64_syscall
amd64_sys_dup	gdb/amd64-linux-tdep.h	/^  amd64_sys_dup = 32,$/;"	e	enum:amd64_syscall
amd64_sys_dup2	gdb/amd64-linux-tdep.h	/^  amd64_sys_dup2 = 33,$/;"	e	enum:amd64_syscall
amd64_sys_epoll_create	gdb/amd64-linux-tdep.h	/^  amd64_sys_epoll_create = 213,$/;"	e	enum:amd64_syscall
amd64_sys_epoll_ctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_epoll_ctl = 233,$/;"	e	enum:amd64_syscall
amd64_sys_epoll_wait	gdb/amd64-linux-tdep.h	/^  amd64_sys_epoll_wait = 232,$/;"	e	enum:amd64_syscall
amd64_sys_execve	gdb/amd64-linux-tdep.h	/^  amd64_sys_execve = 59,$/;"	e	enum:amd64_syscall
amd64_sys_exit	gdb/amd64-linux-tdep.h	/^  amd64_sys_exit = 60,$/;"	e	enum:amd64_syscall
amd64_sys_exit_group	gdb/amd64-linux-tdep.h	/^  amd64_sys_exit_group = 231,$/;"	e	enum:amd64_syscall
amd64_sys_faccessat	gdb/amd64-linux-tdep.h	/^  amd64_sys_faccessat = 269,$/;"	e	enum:amd64_syscall
amd64_sys_fadvise64	gdb/amd64-linux-tdep.h	/^  amd64_sys_fadvise64 = 221,$/;"	e	enum:amd64_syscall
amd64_sys_fchdir	gdb/amd64-linux-tdep.h	/^  amd64_sys_fchdir = 81,$/;"	e	enum:amd64_syscall
amd64_sys_fchmod	gdb/amd64-linux-tdep.h	/^  amd64_sys_fchmod = 91,$/;"	e	enum:amd64_syscall
amd64_sys_fchmodat	gdb/amd64-linux-tdep.h	/^  amd64_sys_fchmodat = 268,$/;"	e	enum:amd64_syscall
amd64_sys_fchown	gdb/amd64-linux-tdep.h	/^  amd64_sys_fchown = 93,$/;"	e	enum:amd64_syscall
amd64_sys_fchownat	gdb/amd64-linux-tdep.h	/^  amd64_sys_fchownat = 260,$/;"	e	enum:amd64_syscall
amd64_sys_fcntl	gdb/amd64-linux-tdep.h	/^  amd64_sys_fcntl = 72,$/;"	e	enum:amd64_syscall
amd64_sys_fdatasync	gdb/amd64-linux-tdep.h	/^  amd64_sys_fdatasync = 75,$/;"	e	enum:amd64_syscall
amd64_sys_fgetxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_fgetxattr = 193,$/;"	e	enum:amd64_syscall
amd64_sys_flistxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_flistxattr = 196,$/;"	e	enum:amd64_syscall
amd64_sys_flock	gdb/amd64-linux-tdep.h	/^  amd64_sys_flock = 73,$/;"	e	enum:amd64_syscall
amd64_sys_fork	gdb/amd64-linux-tdep.h	/^  amd64_sys_fork = 57,$/;"	e	enum:amd64_syscall
amd64_sys_fremovexattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_fremovexattr = 199,$/;"	e	enum:amd64_syscall
amd64_sys_fsetxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_fsetxattr = 190,$/;"	e	enum:amd64_syscall
amd64_sys_fstatfs	gdb/amd64-linux-tdep.h	/^  amd64_sys_fstatfs = 138,$/;"	e	enum:amd64_syscall
amd64_sys_fsync	gdb/amd64-linux-tdep.h	/^  amd64_sys_fsync = 74,$/;"	e	enum:amd64_syscall
amd64_sys_ftruncate	gdb/amd64-linux-tdep.h	/^  amd64_sys_ftruncate = 77,$/;"	e	enum:amd64_syscall
amd64_sys_futex	gdb/amd64-linux-tdep.h	/^  amd64_sys_futex = 202,$/;"	e	enum:amd64_syscall
amd64_sys_futimesat	gdb/amd64-linux-tdep.h	/^  amd64_sys_futimesat = 261,$/;"	e	enum:amd64_syscall
amd64_sys_get_mempolicy	gdb/amd64-linux-tdep.h	/^  amd64_sys_get_mempolicy = 239,$/;"	e	enum:amd64_syscall
amd64_sys_get_robust_list	gdb/amd64-linux-tdep.h	/^  amd64_sys_get_robust_list = 274,$/;"	e	enum:amd64_syscall
amd64_sys_getcwd	gdb/amd64-linux-tdep.h	/^  amd64_sys_getcwd = 79,$/;"	e	enum:amd64_syscall
amd64_sys_getdents	gdb/amd64-linux-tdep.h	/^  amd64_sys_getdents = 78,$/;"	e	enum:amd64_syscall
amd64_sys_getdents64	gdb/amd64-linux-tdep.h	/^  amd64_sys_getdents64 = 217,$/;"	e	enum:amd64_syscall
amd64_sys_getegid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getegid = 108,$/;"	e	enum:amd64_syscall
amd64_sys_geteuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_geteuid = 107,$/;"	e	enum:amd64_syscall
amd64_sys_getgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getgid = 104,$/;"	e	enum:amd64_syscall
amd64_sys_getgroups	gdb/amd64-linux-tdep.h	/^  amd64_sys_getgroups = 115,$/;"	e	enum:amd64_syscall
amd64_sys_getitimer	gdb/amd64-linux-tdep.h	/^  amd64_sys_getitimer = 36,$/;"	e	enum:amd64_syscall
amd64_sys_getpeername	gdb/amd64-linux-tdep.h	/^  amd64_sys_getpeername = 52,$/;"	e	enum:amd64_syscall
amd64_sys_getpgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getpgid = 121,$/;"	e	enum:amd64_syscall
amd64_sys_getpgrp	gdb/amd64-linux-tdep.h	/^  amd64_sys_getpgrp = 111,$/;"	e	enum:amd64_syscall
amd64_sys_getpid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getpid = 39,$/;"	e	enum:amd64_syscall
amd64_sys_getppid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getppid = 110,$/;"	e	enum:amd64_syscall
amd64_sys_getpriority	gdb/amd64-linux-tdep.h	/^  amd64_sys_getpriority = 140,$/;"	e	enum:amd64_syscall
amd64_sys_getresgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getresgid = 120,$/;"	e	enum:amd64_syscall
amd64_sys_getresuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getresuid = 118,$/;"	e	enum:amd64_syscall
amd64_sys_getrlimit	gdb/amd64-linux-tdep.h	/^  amd64_sys_getrlimit = 97,$/;"	e	enum:amd64_syscall
amd64_sys_getrusage	gdb/amd64-linux-tdep.h	/^  amd64_sys_getrusage = 98,$/;"	e	enum:amd64_syscall
amd64_sys_getsid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getsid = 124,$/;"	e	enum:amd64_syscall
amd64_sys_getsockname	gdb/amd64-linux-tdep.h	/^  amd64_sys_getsockname = 51,$/;"	e	enum:amd64_syscall
amd64_sys_getsockopt	gdb/amd64-linux-tdep.h	/^  amd64_sys_getsockopt = 55,$/;"	e	enum:amd64_syscall
amd64_sys_gettid	gdb/amd64-linux-tdep.h	/^  amd64_sys_gettid = 186,$/;"	e	enum:amd64_syscall
amd64_sys_gettimeofday	gdb/amd64-linux-tdep.h	/^  amd64_sys_gettimeofday = 96,$/;"	e	enum:amd64_syscall
amd64_sys_getuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_getuid = 102,$/;"	e	enum:amd64_syscall
amd64_sys_getxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_getxattr = 191,$/;"	e	enum:amd64_syscall
amd64_sys_init_module	gdb/amd64-linux-tdep.h	/^  amd64_sys_init_module = 175,$/;"	e	enum:amd64_syscall
amd64_sys_inotify_add_watch	gdb/amd64-linux-tdep.h	/^  amd64_sys_inotify_add_watch = 254,$/;"	e	enum:amd64_syscall
amd64_sys_inotify_init	gdb/amd64-linux-tdep.h	/^  amd64_sys_inotify_init = 253,$/;"	e	enum:amd64_syscall
amd64_sys_inotify_rm_watch	gdb/amd64-linux-tdep.h	/^  amd64_sys_inotify_rm_watch = 255,$/;"	e	enum:amd64_syscall
amd64_sys_io_cancel	gdb/amd64-linux-tdep.h	/^  amd64_sys_io_cancel = 210,$/;"	e	enum:amd64_syscall
amd64_sys_io_destroy	gdb/amd64-linux-tdep.h	/^  amd64_sys_io_destroy = 207,$/;"	e	enum:amd64_syscall
amd64_sys_io_getevents	gdb/amd64-linux-tdep.h	/^  amd64_sys_io_getevents = 208,$/;"	e	enum:amd64_syscall
amd64_sys_io_setup	gdb/amd64-linux-tdep.h	/^  amd64_sys_io_setup = 206,$/;"	e	enum:amd64_syscall
amd64_sys_io_submit	gdb/amd64-linux-tdep.h	/^  amd64_sys_io_submit = 209,$/;"	e	enum:amd64_syscall
amd64_sys_ioctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_ioctl = 16,$/;"	e	enum:amd64_syscall
amd64_sys_ioperm	gdb/amd64-linux-tdep.h	/^  amd64_sys_ioperm = 173,$/;"	e	enum:amd64_syscall
amd64_sys_iopl	gdb/amd64-linux-tdep.h	/^  amd64_sys_iopl = 172,$/;"	e	enum:amd64_syscall
amd64_sys_ioprio_get	gdb/amd64-linux-tdep.h	/^  amd64_sys_ioprio_get = 252,$/;"	e	enum:amd64_syscall
amd64_sys_ioprio_set	gdb/amd64-linux-tdep.h	/^  amd64_sys_ioprio_set = 251,$/;"	e	enum:amd64_syscall
amd64_sys_kexec_load	gdb/amd64-linux-tdep.h	/^  amd64_sys_kexec_load = 246,$/;"	e	enum:amd64_syscall
amd64_sys_keyctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_keyctl = 250,$/;"	e	enum:amd64_syscall
amd64_sys_kill	gdb/amd64-linux-tdep.h	/^  amd64_sys_kill = 62,$/;"	e	enum:amd64_syscall
amd64_sys_lchown	gdb/amd64-linux-tdep.h	/^  amd64_sys_lchown = 94,$/;"	e	enum:amd64_syscall
amd64_sys_lgetxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_lgetxattr = 192,$/;"	e	enum:amd64_syscall
amd64_sys_link	gdb/amd64-linux-tdep.h	/^  amd64_sys_link = 86,$/;"	e	enum:amd64_syscall
amd64_sys_linkat	gdb/amd64-linux-tdep.h	/^  amd64_sys_linkat = 265,$/;"	e	enum:amd64_syscall
amd64_sys_listen	gdb/amd64-linux-tdep.h	/^  amd64_sys_listen = 50,$/;"	e	enum:amd64_syscall
amd64_sys_listxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_listxattr = 194,$/;"	e	enum:amd64_syscall
amd64_sys_llistxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_llistxattr = 195,$/;"	e	enum:amd64_syscall
amd64_sys_lookup_dcookie	gdb/amd64-linux-tdep.h	/^  amd64_sys_lookup_dcookie = 212,$/;"	e	enum:amd64_syscall
amd64_sys_lremovexattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_lremovexattr = 198,$/;"	e	enum:amd64_syscall
amd64_sys_lseek	gdb/amd64-linux-tdep.h	/^  amd64_sys_lseek = 8,$/;"	e	enum:amd64_syscall
amd64_sys_lsetxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_lsetxattr = 189,$/;"	e	enum:amd64_syscall
amd64_sys_madvise	gdb/amd64-linux-tdep.h	/^  amd64_sys_madvise = 28,$/;"	e	enum:amd64_syscall
amd64_sys_mbind	gdb/amd64-linux-tdep.h	/^  amd64_sys_mbind = 237,$/;"	e	enum:amd64_syscall
amd64_sys_migrate_pages	gdb/amd64-linux-tdep.h	/^  amd64_sys_migrate_pages = 256,$/;"	e	enum:amd64_syscall
amd64_sys_mincore	gdb/amd64-linux-tdep.h	/^  amd64_sys_mincore = 27,$/;"	e	enum:amd64_syscall
amd64_sys_mkdir	gdb/amd64-linux-tdep.h	/^  amd64_sys_mkdir = 83,$/;"	e	enum:amd64_syscall
amd64_sys_mkdirat	gdb/amd64-linux-tdep.h	/^  amd64_sys_mkdirat = 258,$/;"	e	enum:amd64_syscall
amd64_sys_mknod	gdb/amd64-linux-tdep.h	/^  amd64_sys_mknod = 133,$/;"	e	enum:amd64_syscall
amd64_sys_mknodat	gdb/amd64-linux-tdep.h	/^  amd64_sys_mknodat = 259,$/;"	e	enum:amd64_syscall
amd64_sys_mlock	gdb/amd64-linux-tdep.h	/^  amd64_sys_mlock = 149,$/;"	e	enum:amd64_syscall
amd64_sys_mlockall	gdb/amd64-linux-tdep.h	/^  amd64_sys_mlockall = 151,$/;"	e	enum:amd64_syscall
amd64_sys_mmap	gdb/amd64-linux-tdep.h	/^  amd64_sys_mmap = 9,$/;"	e	enum:amd64_syscall
amd64_sys_modify_ldt	gdb/amd64-linux-tdep.h	/^  amd64_sys_modify_ldt = 154,$/;"	e	enum:amd64_syscall
amd64_sys_mount	gdb/amd64-linux-tdep.h	/^  amd64_sys_mount = 165,$/;"	e	enum:amd64_syscall
amd64_sys_move_pages	gdb/amd64-linux-tdep.h	/^  amd64_sys_move_pages = 279,$/;"	e	enum:amd64_syscall
amd64_sys_mprotect	gdb/amd64-linux-tdep.h	/^  amd64_sys_mprotect = 10,$/;"	e	enum:amd64_syscall
amd64_sys_mq_getsetattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_getsetattr = 245,$/;"	e	enum:amd64_syscall
amd64_sys_mq_notify	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_notify = 244,$/;"	e	enum:amd64_syscall
amd64_sys_mq_open	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_open = 240,$/;"	e	enum:amd64_syscall
amd64_sys_mq_timedreceive	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_timedreceive = 243,$/;"	e	enum:amd64_syscall
amd64_sys_mq_timedsend	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_timedsend = 242,$/;"	e	enum:amd64_syscall
amd64_sys_mq_unlink	gdb/amd64-linux-tdep.h	/^  amd64_sys_mq_unlink = 241,$/;"	e	enum:amd64_syscall
amd64_sys_mremap	gdb/amd64-linux-tdep.h	/^  amd64_sys_mremap = 25,$/;"	e	enum:amd64_syscall
amd64_sys_msgctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_msgctl = 71,$/;"	e	enum:amd64_syscall
amd64_sys_msgget	gdb/amd64-linux-tdep.h	/^  amd64_sys_msgget = 68,$/;"	e	enum:amd64_syscall
amd64_sys_msgrcv	gdb/amd64-linux-tdep.h	/^  amd64_sys_msgrcv = 70,$/;"	e	enum:amd64_syscall
amd64_sys_msgsnd	gdb/amd64-linux-tdep.h	/^  amd64_sys_msgsnd = 69,$/;"	e	enum:amd64_syscall
amd64_sys_msync	gdb/amd64-linux-tdep.h	/^  amd64_sys_msync = 26,$/;"	e	enum:amd64_syscall
amd64_sys_munlock	gdb/amd64-linux-tdep.h	/^  amd64_sys_munlock = 150,$/;"	e	enum:amd64_syscall
amd64_sys_munlockall	gdb/amd64-linux-tdep.h	/^  amd64_sys_munlockall = 152,$/;"	e	enum:amd64_syscall
amd64_sys_munmap	gdb/amd64-linux-tdep.h	/^  amd64_sys_munmap = 11,$/;"	e	enum:amd64_syscall
amd64_sys_nanosleep	gdb/amd64-linux-tdep.h	/^  amd64_sys_nanosleep = 35,$/;"	e	enum:amd64_syscall
amd64_sys_newfstat	gdb/amd64-linux-tdep.h	/^  amd64_sys_newfstat = 5,$/;"	e	enum:amd64_syscall
amd64_sys_newfstatat	gdb/amd64-linux-tdep.h	/^  amd64_sys_newfstatat = 262,$/;"	e	enum:amd64_syscall
amd64_sys_newlstat	gdb/amd64-linux-tdep.h	/^  amd64_sys_newlstat = 6,$/;"	e	enum:amd64_syscall
amd64_sys_newstat	gdb/amd64-linux-tdep.h	/^  amd64_sys_newstat = 4,$/;"	e	enum:amd64_syscall
amd64_sys_nfsservctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_nfsservctl = 180,$/;"	e	enum:amd64_syscall
amd64_sys_open	gdb/amd64-linux-tdep.h	/^  amd64_sys_open = 2,$/;"	e	enum:amd64_syscall
amd64_sys_openat	gdb/amd64-linux-tdep.h	/^  amd64_sys_openat = 257,$/;"	e	enum:amd64_syscall
amd64_sys_pause	gdb/amd64-linux-tdep.h	/^  amd64_sys_pause = 34,$/;"	e	enum:amd64_syscall
amd64_sys_personality	gdb/amd64-linux-tdep.h	/^  amd64_sys_personality = 135,$/;"	e	enum:amd64_syscall
amd64_sys_pipe	gdb/amd64-linux-tdep.h	/^  amd64_sys_pipe = 22,$/;"	e	enum:amd64_syscall
amd64_sys_pivot_root	gdb/amd64-linux-tdep.h	/^  amd64_sys_pivot_root = 155,$/;"	e	enum:amd64_syscall
amd64_sys_poll	gdb/amd64-linux-tdep.h	/^  amd64_sys_poll = 7,$/;"	e	enum:amd64_syscall
amd64_sys_ppoll	gdb/amd64-linux-tdep.h	/^  amd64_sys_ppoll = 271,$/;"	e	enum:amd64_syscall
amd64_sys_prctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_prctl = 157,$/;"	e	enum:amd64_syscall
amd64_sys_pread64	gdb/amd64-linux-tdep.h	/^  amd64_sys_pread64 = 17,$/;"	e	enum:amd64_syscall
amd64_sys_pselect6	gdb/amd64-linux-tdep.h	/^  amd64_sys_pselect6 = 270,$/;"	e	enum:amd64_syscall
amd64_sys_ptrace	gdb/amd64-linux-tdep.h	/^  amd64_sys_ptrace = 101,$/;"	e	enum:amd64_syscall
amd64_sys_pwrite64	gdb/amd64-linux-tdep.h	/^  amd64_sys_pwrite64 = 18,$/;"	e	enum:amd64_syscall
amd64_sys_quotactl	gdb/amd64-linux-tdep.h	/^  amd64_sys_quotactl = 179,$/;"	e	enum:amd64_syscall
amd64_sys_read	gdb/amd64-linux-tdep.h	/^  amd64_sys_read = 0,$/;"	e	enum:amd64_syscall
amd64_sys_readahead	gdb/amd64-linux-tdep.h	/^  amd64_sys_readahead = 187,$/;"	e	enum:amd64_syscall
amd64_sys_readlink	gdb/amd64-linux-tdep.h	/^  amd64_sys_readlink = 89,$/;"	e	enum:amd64_syscall
amd64_sys_readlinkat	gdb/amd64-linux-tdep.h	/^  amd64_sys_readlinkat = 267,$/;"	e	enum:amd64_syscall
amd64_sys_readv	gdb/amd64-linux-tdep.h	/^  amd64_sys_readv = 19,$/;"	e	enum:amd64_syscall
amd64_sys_reboot	gdb/amd64-linux-tdep.h	/^  amd64_sys_reboot = 169,$/;"	e	enum:amd64_syscall
amd64_sys_recvfrom	gdb/amd64-linux-tdep.h	/^  amd64_sys_recvfrom = 45,$/;"	e	enum:amd64_syscall
amd64_sys_recvmsg	gdb/amd64-linux-tdep.h	/^  amd64_sys_recvmsg = 47,$/;"	e	enum:amd64_syscall
amd64_sys_remap_file_pages	gdb/amd64-linux-tdep.h	/^  amd64_sys_remap_file_pages = 216,$/;"	e	enum:amd64_syscall
amd64_sys_removexattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_removexattr = 197,$/;"	e	enum:amd64_syscall
amd64_sys_rename	gdb/amd64-linux-tdep.h	/^  amd64_sys_rename = 82,$/;"	e	enum:amd64_syscall
amd64_sys_renameat	gdb/amd64-linux-tdep.h	/^  amd64_sys_renameat = 264,$/;"	e	enum:amd64_syscall
amd64_sys_request_key	gdb/amd64-linux-tdep.h	/^  amd64_sys_request_key = 249,$/;"	e	enum:amd64_syscall
amd64_sys_restart_syscall	gdb/amd64-linux-tdep.h	/^  amd64_sys_restart_syscall = 219,$/;"	e	enum:amd64_syscall
amd64_sys_rmdir	gdb/amd64-linux-tdep.h	/^  amd64_sys_rmdir = 84,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigaction	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigaction = 13,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigpending	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigpending = 127,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigprocmask	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigprocmask = 14,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigqueueinfo	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigqueueinfo = 129,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigreturn	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigreturn = 15,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigsuspend	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigsuspend = 130,$/;"	e	enum:amd64_syscall
amd64_sys_rt_sigtimedwait	gdb/amd64-linux-tdep.h	/^  amd64_sys_rt_sigtimedwait = 128,$/;"	e	enum:amd64_syscall
amd64_sys_sched_get_priority_max	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_get_priority_max = 146,$/;"	e	enum:amd64_syscall
amd64_sys_sched_get_priority_min	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_get_priority_min = 147,$/;"	e	enum:amd64_syscall
amd64_sys_sched_getaffinity	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_getaffinity = 204,$/;"	e	enum:amd64_syscall
amd64_sys_sched_getparam	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_getparam = 143,$/;"	e	enum:amd64_syscall
amd64_sys_sched_getscheduler	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_getscheduler = 145,$/;"	e	enum:amd64_syscall
amd64_sys_sched_rr_get_interval	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_rr_get_interval = 148,$/;"	e	enum:amd64_syscall
amd64_sys_sched_setaffinity	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_setaffinity = 203,$/;"	e	enum:amd64_syscall
amd64_sys_sched_setparam	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_setparam = 142,$/;"	e	enum:amd64_syscall
amd64_sys_sched_setscheduler	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_setscheduler = 144,$/;"	e	enum:amd64_syscall
amd64_sys_sched_yield	gdb/amd64-linux-tdep.h	/^  amd64_sys_sched_yield = 24,$/;"	e	enum:amd64_syscall
amd64_sys_select	gdb/amd64-linux-tdep.h	/^  amd64_sys_select = 23,$/;"	e	enum:amd64_syscall
amd64_sys_semctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_semctl = 66,$/;"	e	enum:amd64_syscall
amd64_sys_semget	gdb/amd64-linux-tdep.h	/^  amd64_sys_semget = 64,$/;"	e	enum:amd64_syscall
amd64_sys_semop	gdb/amd64-linux-tdep.h	/^  amd64_sys_semop = 65,$/;"	e	enum:amd64_syscall
amd64_sys_semtimedop	gdb/amd64-linux-tdep.h	/^  amd64_sys_semtimedop = 220,$/;"	e	enum:amd64_syscall
amd64_sys_sendfile64	gdb/amd64-linux-tdep.h	/^  amd64_sys_sendfile64 = 40,$/;"	e	enum:amd64_syscall
amd64_sys_sendmsg	gdb/amd64-linux-tdep.h	/^  amd64_sys_sendmsg = 46,$/;"	e	enum:amd64_syscall
amd64_sys_sendto	gdb/amd64-linux-tdep.h	/^  amd64_sys_sendto = 44,$/;"	e	enum:amd64_syscall
amd64_sys_set_mempolicy	gdb/amd64-linux-tdep.h	/^  amd64_sys_set_mempolicy = 238,$/;"	e	enum:amd64_syscall
amd64_sys_set_robust_list	gdb/amd64-linux-tdep.h	/^  amd64_sys_set_robust_list = 273,$/;"	e	enum:amd64_syscall
amd64_sys_set_tid_address	gdb/amd64-linux-tdep.h	/^  amd64_sys_set_tid_address = 218,$/;"	e	enum:amd64_syscall
amd64_sys_setdomainname	gdb/amd64-linux-tdep.h	/^  amd64_sys_setdomainname = 171,$/;"	e	enum:amd64_syscall
amd64_sys_setfsgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setfsgid = 123,$/;"	e	enum:amd64_syscall
amd64_sys_setfsuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setfsuid = 122,$/;"	e	enum:amd64_syscall
amd64_sys_setgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setgid = 106,$/;"	e	enum:amd64_syscall
amd64_sys_setgroups	gdb/amd64-linux-tdep.h	/^  amd64_sys_setgroups = 116,$/;"	e	enum:amd64_syscall
amd64_sys_sethostname	gdb/amd64-linux-tdep.h	/^  amd64_sys_sethostname = 170,$/;"	e	enum:amd64_syscall
amd64_sys_setitimer	gdb/amd64-linux-tdep.h	/^  amd64_sys_setitimer = 38,$/;"	e	enum:amd64_syscall
amd64_sys_setpgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setpgid = 109,$/;"	e	enum:amd64_syscall
amd64_sys_setpriority	gdb/amd64-linux-tdep.h	/^  amd64_sys_setpriority = 141,$/;"	e	enum:amd64_syscall
amd64_sys_setregid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setregid = 114,$/;"	e	enum:amd64_syscall
amd64_sys_setresgid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setresgid = 119,$/;"	e	enum:amd64_syscall
amd64_sys_setresuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setresuid = 117,$/;"	e	enum:amd64_syscall
amd64_sys_setreuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setreuid = 113,$/;"	e	enum:amd64_syscall
amd64_sys_setrlimit	gdb/amd64-linux-tdep.h	/^  amd64_sys_setrlimit = 160,$/;"	e	enum:amd64_syscall
amd64_sys_setsid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setsid = 112,$/;"	e	enum:amd64_syscall
amd64_sys_setsockopt	gdb/amd64-linux-tdep.h	/^  amd64_sys_setsockopt = 54,$/;"	e	enum:amd64_syscall
amd64_sys_settimeofday	gdb/amd64-linux-tdep.h	/^  amd64_sys_settimeofday = 164,$/;"	e	enum:amd64_syscall
amd64_sys_setuid	gdb/amd64-linux-tdep.h	/^  amd64_sys_setuid = 105,$/;"	e	enum:amd64_syscall
amd64_sys_setxattr	gdb/amd64-linux-tdep.h	/^  amd64_sys_setxattr = 188,$/;"	e	enum:amd64_syscall
amd64_sys_shmat	gdb/amd64-linux-tdep.h	/^  amd64_sys_shmat = 30,$/;"	e	enum:amd64_syscall
amd64_sys_shmctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_shmctl = 31,$/;"	e	enum:amd64_syscall
amd64_sys_shmdt	gdb/amd64-linux-tdep.h	/^  amd64_sys_shmdt = 67,$/;"	e	enum:amd64_syscall
amd64_sys_shmget	gdb/amd64-linux-tdep.h	/^  amd64_sys_shmget = 29,$/;"	e	enum:amd64_syscall
amd64_sys_shutdown	gdb/amd64-linux-tdep.h	/^  amd64_sys_shutdown = 48,$/;"	e	enum:amd64_syscall
amd64_sys_sigaltstack	gdb/amd64-linux-tdep.h	/^  amd64_sys_sigaltstack = 131,$/;"	e	enum:amd64_syscall
amd64_sys_socket	gdb/amd64-linux-tdep.h	/^  amd64_sys_socket = 41,$/;"	e	enum:amd64_syscall
amd64_sys_socketpair	gdb/amd64-linux-tdep.h	/^  amd64_sys_socketpair = 53,$/;"	e	enum:amd64_syscall
amd64_sys_splice	gdb/amd64-linux-tdep.h	/^  amd64_sys_splice = 275,$/;"	e	enum:amd64_syscall
amd64_sys_statfs	gdb/amd64-linux-tdep.h	/^  amd64_sys_statfs = 137,$/;"	e	enum:amd64_syscall
amd64_sys_swapoff	gdb/amd64-linux-tdep.h	/^  amd64_sys_swapoff = 168,$/;"	e	enum:amd64_syscall
amd64_sys_swapon	gdb/amd64-linux-tdep.h	/^  amd64_sys_swapon = 167,$/;"	e	enum:amd64_syscall
amd64_sys_symlink	gdb/amd64-linux-tdep.h	/^  amd64_sys_symlink = 88,$/;"	e	enum:amd64_syscall
amd64_sys_symlinkat	gdb/amd64-linux-tdep.h	/^  amd64_sys_symlinkat = 266,$/;"	e	enum:amd64_syscall
amd64_sys_sync	gdb/amd64-linux-tdep.h	/^  amd64_sys_sync = 162,$/;"	e	enum:amd64_syscall
amd64_sys_sync_file_range	gdb/amd64-linux-tdep.h	/^  amd64_sys_sync_file_range = 277,$/;"	e	enum:amd64_syscall
amd64_sys_sysctl	gdb/amd64-linux-tdep.h	/^  amd64_sys_sysctl = 156,$/;"	e	enum:amd64_syscall
amd64_sys_sysfs	gdb/amd64-linux-tdep.h	/^  amd64_sys_sysfs = 139,$/;"	e	enum:amd64_syscall
amd64_sys_sysinfo	gdb/amd64-linux-tdep.h	/^  amd64_sys_sysinfo = 99,$/;"	e	enum:amd64_syscall
amd64_sys_syslog	gdb/amd64-linux-tdep.h	/^  amd64_sys_syslog = 103,$/;"	e	enum:amd64_syscall
amd64_sys_tee	gdb/amd64-linux-tdep.h	/^  amd64_sys_tee = 276,$/;"	e	enum:amd64_syscall
amd64_sys_tgkill	gdb/amd64-linux-tdep.h	/^  amd64_sys_tgkill = 234,$/;"	e	enum:amd64_syscall
amd64_sys_time	gdb/amd64-linux-tdep.h	/^  amd64_sys_time = 201,$/;"	e	enum:amd64_syscall
amd64_sys_timer_create	gdb/amd64-linux-tdep.h	/^  amd64_sys_timer_create = 222,$/;"	e	enum:amd64_syscall
amd64_sys_timer_delete	gdb/amd64-linux-tdep.h	/^  amd64_sys_timer_delete = 226,$/;"	e	enum:amd64_syscall
amd64_sys_timer_getoverrun	gdb/amd64-linux-tdep.h	/^  amd64_sys_timer_getoverrun = 225,$/;"	e	enum:amd64_syscall
amd64_sys_timer_gettime	gdb/amd64-linux-tdep.h	/^  amd64_sys_timer_gettime = 224,$/;"	e	enum:amd64_syscall
amd64_sys_timer_settime	gdb/amd64-linux-tdep.h	/^  amd64_sys_timer_settime = 223,$/;"	e	enum:amd64_syscall
amd64_sys_times	gdb/amd64-linux-tdep.h	/^  amd64_sys_times = 100,$/;"	e	enum:amd64_syscall
amd64_sys_tkill	gdb/amd64-linux-tdep.h	/^  amd64_sys_tkill = 200,$/;"	e	enum:amd64_syscall
amd64_sys_truncate	gdb/amd64-linux-tdep.h	/^  amd64_sys_truncate = 76,$/;"	e	enum:amd64_syscall
amd64_sys_umask	gdb/amd64-linux-tdep.h	/^  amd64_sys_umask = 95,$/;"	e	enum:amd64_syscall
amd64_sys_umount	gdb/amd64-linux-tdep.h	/^  amd64_sys_umount = 166,$/;"	e	enum:amd64_syscall
amd64_sys_uname	gdb/amd64-linux-tdep.h	/^  amd64_sys_uname = 63,$/;"	e	enum:amd64_syscall
amd64_sys_unlink	gdb/amd64-linux-tdep.h	/^  amd64_sys_unlink = 87,$/;"	e	enum:amd64_syscall
amd64_sys_unlinkat	gdb/amd64-linux-tdep.h	/^  amd64_sys_unlinkat = 263,$/;"	e	enum:amd64_syscall
amd64_sys_unshare	gdb/amd64-linux-tdep.h	/^  amd64_sys_unshare = 272,$/;"	e	enum:amd64_syscall
amd64_sys_ustat	gdb/amd64-linux-tdep.h	/^  amd64_sys_ustat = 136,$/;"	e	enum:amd64_syscall
amd64_sys_utime	gdb/amd64-linux-tdep.h	/^  amd64_sys_utime = 132,$/;"	e	enum:amd64_syscall
amd64_sys_utimes	gdb/amd64-linux-tdep.h	/^  amd64_sys_utimes = 235,$/;"	e	enum:amd64_syscall
amd64_sys_vfork	gdb/amd64-linux-tdep.h	/^  amd64_sys_vfork = 58,$/;"	e	enum:amd64_syscall
amd64_sys_vhangup	gdb/amd64-linux-tdep.h	/^  amd64_sys_vhangup = 153,$/;"	e	enum:amd64_syscall
amd64_sys_vmsplice	gdb/amd64-linux-tdep.h	/^  amd64_sys_vmsplice = 278,$/;"	e	enum:amd64_syscall
amd64_sys_wait4	gdb/amd64-linux-tdep.h	/^  amd64_sys_wait4 = 61,$/;"	e	enum:amd64_syscall
amd64_sys_waitid	gdb/amd64-linux-tdep.h	/^  amd64_sys_waitid = 247,$/;"	e	enum:amd64_syscall
amd64_sys_write	gdb/amd64-linux-tdep.h	/^  amd64_sys_write = 1,$/;"	e	enum:amd64_syscall
amd64_sys_writev	gdb/amd64-linux-tdep.h	/^  amd64_sys_writev = 20,$/;"	e	enum:amd64_syscall
amd64_syscall	gdb/amd64-linux-tdep.h	/^enum amd64_syscall {$/;"	g
amd64_syscall_p	gdb/amd64-tdep.c	/^amd64_syscall_p (const struct amd64_insn *details, int *lengthp)$/;"	f	file:
amd64_target_description	gdb/amd64-tdep.c	/^amd64_target_description (uint64_t xcr0)$/;"	f
amd64_tdescs	gdb/gdbserver/linux-x86-tdesc.c	/^static target_desc *amd64_tdescs[X86_TDESC_LAST] = { };$/;"	v	file:
amd64_windows_adjust_args_passed_by_pointer	gdb/amd64-windows-tdep.c	/^amd64_windows_adjust_args_passed_by_pointer (struct value **args,$/;"	f	file:
amd64_windows_auto_wide_charset	gdb/amd64-windows-tdep.c	/^amd64_windows_auto_wide_charset (void)$/;"	f	file:
amd64_windows_dummy_call_integer_regs	gdb/amd64-windows-tdep.c	/^static int amd64_windows_dummy_call_integer_regs[] =$/;"	v	file:
amd64_windows_find_unwind_info	gdb/amd64-windows-tdep.c	/^amd64_windows_find_unwind_info (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
amd64_windows_frame_cache	gdb/amd64-windows-tdep.c	/^amd64_windows_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64_windows_frame_cache	gdb/amd64-windows-tdep.c	/^struct amd64_windows_frame_cache$/;"	s	file:
amd64_windows_frame_decode_epilogue	gdb/amd64-windows-tdep.c	/^amd64_windows_frame_decode_epilogue (struct frame_info *this_frame,$/;"	f	file:
amd64_windows_frame_decode_insns	gdb/amd64-windows-tdep.c	/^amd64_windows_frame_decode_insns (struct frame_info *this_frame,$/;"	f	file:
amd64_windows_frame_prev_register	gdb/amd64-windows-tdep.c	/^amd64_windows_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
amd64_windows_frame_this_id	gdb/amd64-windows-tdep.c	/^amd64_windows_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
amd64_windows_frame_unwind	gdb/amd64-windows-tdep.c	/^static const struct frame_unwind amd64_windows_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
amd64_windows_init_abi	gdb/amd64-windows-tdep.c	/^amd64_windows_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_windows_passed_by_integer_register	gdb/amd64-windows-tdep.c	/^amd64_windows_passed_by_integer_register (struct type *type)$/;"	f	file:
amd64_windows_passed_by_pointer	gdb/amd64-windows-tdep.c	/^amd64_windows_passed_by_pointer (struct type *type)$/;"	f	file:
amd64_windows_passed_by_xmm_register	gdb/amd64-windows-tdep.c	/^amd64_windows_passed_by_xmm_register (struct type *type)$/;"	f	file:
amd64_windows_push_arguments	gdb/amd64-windows-tdep.c	/^amd64_windows_push_arguments (struct regcache *regcache, int nargs,$/;"	f	file:
amd64_windows_push_dummy_call	gdb/amd64-windows-tdep.c	/^amd64_windows_push_dummy_call$/;"	f	file:
amd64_windows_return_value	gdb/amd64-windows-tdep.c	/^amd64_windows_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
amd64_windows_segment_register_p	gdb/amd64-windows-nat.c	/^amd64_windows_segment_register_p (int regnum)$/;"	f	file:
amd64_windows_skip_prologue	gdb/amd64-windows-tdep.c	/^amd64_windows_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
amd64_windows_skip_trampoline_code	gdb/amd64-windows-tdep.c	/^amd64_windows_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
amd64_windows_store_arg_in_reg	gdb/amd64-windows-tdep.c	/^amd64_windows_store_arg_in_reg (struct regcache *regcache,$/;"	f	file:
amd64_windows_w2gdb_regnum	gdb/amd64-windows-tdep.c	/^static const enum amd64_regnum amd64_windows_w2gdb_regnum[] =$/;"	v	typeref:enum:amd64_regnum	file:
amd64_word_names	gdb/amd64-tdep.c	/^static const char *amd64_word_names[] =$/;"	v	file:
amd64_write_goto_address	gdb/gdbserver/linux-x86-low.c	/^amd64_write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f	file:
amd64_x32_analyze_stack_align	gdb/amd64-tdep.c	/^amd64_x32_analyze_stack_align (CORE_ADDR pc, CORE_ADDR current_pc,$/;"	f	file:
amd64_x32_init_abi	gdb/amd64-tdep.c	/^amd64_x32_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch,$/;"	f
amd64_x32_linux_init_abi	gdb/amd64-linux-tdep.c	/^amd64_x32_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64_x32_linux_record_tdep	gdb/amd64-linux-tdep.c	/^static struct linux_record_tdep amd64_x32_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
amd64_x32_linux_sigtramp_code	gdb/amd64-linux-tdep.c	/^static const gdb_byte amd64_x32_linux_sigtramp_code[] =$/;"	v	file:
amd64_x32_linux_syscall_record	gdb/amd64-linux-tdep.c	/^amd64_x32_linux_syscall_record (struct regcache *regcache)$/;"	f	file:
amd64_x32_none_init_abi	gdb/amd64-tdep.c	/^amd64_x32_none_init_abi (gdbarch_info info, gdbarch *arch)$/;"	f	file:
amd64_x32_pseudo_register_type	gdb/amd64-tdep.c	/^amd64_x32_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
amd64_x32_sys_accept	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_accept = (amd64_x32_syscall_bit + 43),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_access	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_access = (amd64_x32_syscall_bit + 21),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_acct	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_acct = (amd64_x32_syscall_bit + 163),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_add_key	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_add_key = (amd64_x32_syscall_bit + 248),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_adjtimex	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_adjtimex = (amd64_x32_syscall_bit + 159),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_alarm	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_alarm = (amd64_x32_syscall_bit + 37),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_arch_prctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_arch_prctl = (amd64_x32_syscall_bit + 158),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_bind	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_bind = (amd64_x32_syscall_bit + 49),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_brk	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_brk = (amd64_x32_syscall_bit + 12),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_capget	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_capget = (amd64_x32_syscall_bit + 125),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_capset	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_capset = (amd64_x32_syscall_bit + 126),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_chdir	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_chdir = (amd64_x32_syscall_bit + 80),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_chmod	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_chmod = (amd64_x32_syscall_bit + 90),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_chown	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_chown = (amd64_x32_syscall_bit + 92),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_chroot	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_chroot = (amd64_x32_syscall_bit + 161),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_clock_getres	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_clock_getres = (amd64_x32_syscall_bit + 229),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_clock_gettime	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_clock_gettime = (amd64_x32_syscall_bit + 228),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_clock_nanosleep	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_clock_nanosleep = (amd64_x32_syscall_bit + 230),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_clock_settime	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_clock_settime = (amd64_x32_syscall_bit + 227),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_clone	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_clone = (amd64_x32_syscall_bit + 56),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_close	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_close = (amd64_x32_syscall_bit + 3),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_connect	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_connect = (amd64_x32_syscall_bit + 42),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_creat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_creat = (amd64_x32_syscall_bit + 85),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_delete_module	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_delete_module = (amd64_x32_syscall_bit + 176),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_dup	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_dup = (amd64_x32_syscall_bit + 32),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_dup2	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_dup2 = (amd64_x32_syscall_bit + 33),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_epoll_create	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_epoll_create = (amd64_x32_syscall_bit + 213),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_epoll_ctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_epoll_ctl = (amd64_x32_syscall_bit + 233),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_epoll_wait	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_epoll_wait = (amd64_x32_syscall_bit + 232),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_execve	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_execve = (amd64_x32_syscall_bit + 520),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_exit	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_exit = (amd64_x32_syscall_bit + 60),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_exit_group	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_exit_group = (amd64_x32_syscall_bit + 231),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_faccessat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_faccessat = (amd64_x32_syscall_bit + 269),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fadvise64	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fadvise64 = (amd64_x32_syscall_bit + 221),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fchdir	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fchdir = (amd64_x32_syscall_bit + 81),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fchmod	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fchmod = (amd64_x32_syscall_bit + 91),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fchmodat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fchmodat = (amd64_x32_syscall_bit + 268),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fchown	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fchown = (amd64_x32_syscall_bit + 93),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fchownat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fchownat = (amd64_x32_syscall_bit + 260),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fcntl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fcntl = (amd64_x32_syscall_bit + 72),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fdatasync	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fdatasync = (amd64_x32_syscall_bit + 75),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fgetxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fgetxattr = (amd64_x32_syscall_bit + 193),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_flistxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_flistxattr = (amd64_x32_syscall_bit + 196),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_flock	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_flock = (amd64_x32_syscall_bit + 73),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fork	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fork = (amd64_x32_syscall_bit + 57),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fremovexattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fremovexattr = (amd64_x32_syscall_bit + 199),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fsetxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fsetxattr = (amd64_x32_syscall_bit + 190),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fstatfs	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fstatfs = (amd64_x32_syscall_bit + 138),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_fsync	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_fsync = (amd64_x32_syscall_bit + 74),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ftruncate	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ftruncate = (amd64_x32_syscall_bit + 77),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_futex	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_futex = (amd64_x32_syscall_bit + 202),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_futimesat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_futimesat = (amd64_x32_syscall_bit + 261),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_get_mempolicy	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_get_mempolicy = (amd64_x32_syscall_bit + 239),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_get_robust_list	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_get_robust_list = (amd64_x32_syscall_bit + 531),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getcwd	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getcwd = (amd64_x32_syscall_bit + 79),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getdents	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getdents = (amd64_x32_syscall_bit + 78),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getdents64	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getdents64 = (amd64_x32_syscall_bit + 217),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getegid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getegid = (amd64_x32_syscall_bit + 108),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_geteuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_geteuid = (amd64_x32_syscall_bit + 107),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getgid = (amd64_x32_syscall_bit + 104),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getgroups	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getgroups = (amd64_x32_syscall_bit + 115),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getitimer	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getitimer = (amd64_x32_syscall_bit + 36),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getpeername	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getpeername = (amd64_x32_syscall_bit + 52),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getpgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getpgid = (amd64_x32_syscall_bit + 121),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getpgrp	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getpgrp = (amd64_x32_syscall_bit + 111),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getpid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getpid = (amd64_x32_syscall_bit + 39),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getppid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getppid = (amd64_x32_syscall_bit + 110),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getpriority	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getpriority = (amd64_x32_syscall_bit + 140),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getresgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getresgid = (amd64_x32_syscall_bit + 120),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getresuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getresuid = (amd64_x32_syscall_bit + 118),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getrlimit	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getrlimit = (amd64_x32_syscall_bit + 97),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getrusage	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getrusage = (amd64_x32_syscall_bit + 98),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getsid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getsid = (amd64_x32_syscall_bit + 124),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getsockname	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getsockname = (amd64_x32_syscall_bit + 51),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getsockopt	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getsockopt = (amd64_x32_syscall_bit + 542),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_gettid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_gettid = (amd64_x32_syscall_bit + 186),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_gettimeofday	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_gettimeofday = (amd64_x32_syscall_bit + 96),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getuid = (amd64_x32_syscall_bit + 102),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_getxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_getxattr = (amd64_x32_syscall_bit + 191),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_init_module	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_init_module = (amd64_x32_syscall_bit + 175),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_inotify_add_watch	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_inotify_add_watch = (amd64_x32_syscall_bit + 254),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_inotify_init	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_inotify_init = (amd64_x32_syscall_bit + 253),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_inotify_rm_watch	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_inotify_rm_watch = (amd64_x32_syscall_bit + 255),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_io_cancel	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_io_cancel = (amd64_x32_syscall_bit + 210),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_io_destroy	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_io_destroy = (amd64_x32_syscall_bit + 207),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_io_getevents	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_io_getevents = (amd64_x32_syscall_bit + 208),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_io_setup	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_io_setup = (amd64_x32_syscall_bit + 206),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_io_submit	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_io_submit = (amd64_x32_syscall_bit + 209),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ioctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ioctl = (amd64_x32_syscall_bit + 514),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ioperm	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ioperm = (amd64_x32_syscall_bit + 173),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_iopl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_iopl = (amd64_x32_syscall_bit + 172),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ioprio_get	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ioprio_get = (amd64_x32_syscall_bit + 252),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ioprio_set	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ioprio_set = (amd64_x32_syscall_bit + 251),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_kexec_load	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_kexec_load = (amd64_x32_syscall_bit + 528),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_keyctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_keyctl = (amd64_x32_syscall_bit + 250),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_kill	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_kill = (amd64_x32_syscall_bit + 62),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lchown	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lchown = (amd64_x32_syscall_bit + 94),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lgetxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lgetxattr = (amd64_x32_syscall_bit + 192),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_link	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_link = (amd64_x32_syscall_bit + 86),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_linkat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_linkat = (amd64_x32_syscall_bit + 265),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_listen	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_listen = (amd64_x32_syscall_bit + 50),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_listxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_listxattr = (amd64_x32_syscall_bit + 194),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_llistxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_llistxattr = (amd64_x32_syscall_bit + 195),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lookup_dcookie	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lookup_dcookie = (amd64_x32_syscall_bit + 212),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lremovexattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lremovexattr = (amd64_x32_syscall_bit + 198),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lseek	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lseek = (amd64_x32_syscall_bit + 8),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_lsetxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_lsetxattr = (amd64_x32_syscall_bit + 189),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_madvise	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_madvise = (amd64_x32_syscall_bit + 28),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mbind	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mbind = (amd64_x32_syscall_bit + 237),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_migrate_pages	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_migrate_pages = (amd64_x32_syscall_bit + 256),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mincore	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mincore = (amd64_x32_syscall_bit + 27),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mkdir	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mkdir = (amd64_x32_syscall_bit + 83),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mkdirat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mkdirat = (amd64_x32_syscall_bit + 258),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mknod	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mknod = (amd64_x32_syscall_bit + 133),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mknodat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mknodat = (amd64_x32_syscall_bit + 259),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mlock	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mlock = (amd64_x32_syscall_bit + 149),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mlockall	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mlockall = (amd64_x32_syscall_bit + 151),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mmap	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mmap = (amd64_x32_syscall_bit + 9),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_modify_ldt	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_modify_ldt = (amd64_x32_syscall_bit + 154),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mount	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mount = (amd64_x32_syscall_bit + 165),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_move_pages	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_move_pages = (amd64_x32_syscall_bit + 533),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mprotect	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mprotect = (amd64_x32_syscall_bit + 10),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_getsetattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_getsetattr = (amd64_x32_syscall_bit + 245),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_notify	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_notify = (amd64_x32_syscall_bit + 527),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_open	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_open = (amd64_x32_syscall_bit + 240),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_timedreceive	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_timedreceive = (amd64_x32_syscall_bit + 243),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_timedsend	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_timedsend = (amd64_x32_syscall_bit + 242),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mq_unlink	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mq_unlink = (amd64_x32_syscall_bit + 241),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_mremap	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_mremap = (amd64_x32_syscall_bit + 25),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_msgctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_msgctl = (amd64_x32_syscall_bit + 71),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_msgget	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_msgget = (amd64_x32_syscall_bit + 68),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_msgrcv	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_msgrcv = (amd64_x32_syscall_bit + 70),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_msgsnd	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_msgsnd = (amd64_x32_syscall_bit + 69),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_msync	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_msync = (amd64_x32_syscall_bit + 26),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_munlock	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_munlock = (amd64_x32_syscall_bit + 150),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_munlockall	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_munlockall = (amd64_x32_syscall_bit + 152),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_munmap	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_munmap = (amd64_x32_syscall_bit + 11),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_nanosleep	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_nanosleep = (amd64_x32_syscall_bit + 35),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_newfstat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_newfstat = (amd64_x32_syscall_bit + 5),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_newfstatat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_newfstatat = (amd64_x32_syscall_bit + 262),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_newlstat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_newlstat = (amd64_x32_syscall_bit + 6),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_newstat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_newstat = (amd64_x32_syscall_bit + 4),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_open	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_open = (amd64_x32_syscall_bit + 2),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_openat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_openat = (amd64_x32_syscall_bit + 257),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pause	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pause = (amd64_x32_syscall_bit + 34),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_personality	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_personality = (amd64_x32_syscall_bit + 135),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pipe	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pipe = (amd64_x32_syscall_bit + 22),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pivot_root	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pivot_root = (amd64_x32_syscall_bit + 155),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_poll	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_poll = (amd64_x32_syscall_bit + 7),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ppoll	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ppoll = (amd64_x32_syscall_bit + 271),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_prctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_prctl = (amd64_x32_syscall_bit + 157),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pread64	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pread64 = (amd64_x32_syscall_bit + 17),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_preadv	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_preadv = (amd64_x32_syscall_bit + 534),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_process_vm_readv	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_process_vm_readv = (amd64_x32_syscall_bit + 539),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_process_vm_writev	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_process_vm_writev = (amd64_x32_syscall_bit + 540),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pselect6	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pselect6 = (amd64_x32_syscall_bit + 270),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ptrace	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ptrace = (amd64_x32_syscall_bit + 521),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pwrite64	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pwrite64 = (amd64_x32_syscall_bit + 18),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_pwritev	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_pwritev = (amd64_x32_syscall_bit + 535),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_quotactl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_quotactl = (amd64_x32_syscall_bit + 179),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_read	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_read = (amd64_x32_syscall_bit + 0),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_readahead	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_readahead = (amd64_x32_syscall_bit + 187),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_readlink	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_readlink = (amd64_x32_syscall_bit + 89),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_readlinkat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_readlinkat = (amd64_x32_syscall_bit + 267),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_readv	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_readv = (amd64_x32_syscall_bit + 515),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_reboot	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_reboot = (amd64_x32_syscall_bit + 169),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_recvfrom	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_recvfrom = (amd64_x32_syscall_bit + 517),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_recvmmsg	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_recvmmsg = (amd64_x32_syscall_bit + 537),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_recvmsg	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_recvmsg = (amd64_x32_syscall_bit + 519),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_remap_file_pages	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_remap_file_pages = (amd64_x32_syscall_bit + 216),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_removexattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_removexattr = (amd64_x32_syscall_bit + 197),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rename	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rename = (amd64_x32_syscall_bit + 82),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_renameat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_renameat = (amd64_x32_syscall_bit + 264),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_request_key	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_request_key = (amd64_x32_syscall_bit + 249),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_restart_syscall	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_restart_syscall = (amd64_x32_syscall_bit + 219),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rmdir	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rmdir = (amd64_x32_syscall_bit + 84),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigaction	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigaction = (amd64_x32_syscall_bit + 512),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigpending	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigpending = (amd64_x32_syscall_bit + 522),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigprocmask	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigprocmask = (amd64_x32_syscall_bit + 14),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigqueueinfo	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigqueueinfo = (amd64_x32_syscall_bit + 524),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigreturn	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigreturn = (amd64_x32_syscall_bit + 513),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigsuspend	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigsuspend = (amd64_x32_syscall_bit + 130),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_sigtimedwait	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_sigtimedwait = (amd64_x32_syscall_bit + 523),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_rt_tgsigqueueinfo	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_rt_tgsigqueueinfo = (amd64_x32_syscall_bit + 536),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_get_priority_max	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_get_priority_max = (amd64_x32_syscall_bit + 146),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_get_priority_min	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_get_priority_min = (amd64_x32_syscall_bit + 147),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_getaffinity	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_getaffinity = (amd64_x32_syscall_bit + 204),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_getparam	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_getparam = (amd64_x32_syscall_bit + 143),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_getscheduler	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_getscheduler = (amd64_x32_syscall_bit + 145),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_rr_get_interval	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_rr_get_interval = (amd64_x32_syscall_bit + 148),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_setaffinity	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_setaffinity = (amd64_x32_syscall_bit + 203),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_setparam	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_setparam = (amd64_x32_syscall_bit + 142),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_setscheduler	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_setscheduler = (amd64_x32_syscall_bit + 144),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sched_yield	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sched_yield = (amd64_x32_syscall_bit + 24),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_select	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_select = (amd64_x32_syscall_bit + 23),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_semctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_semctl = (amd64_x32_syscall_bit + 66),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_semget	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_semget = (amd64_x32_syscall_bit + 64),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_semop	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_semop = (amd64_x32_syscall_bit + 65),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_semtimedop	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_semtimedop = (amd64_x32_syscall_bit + 220),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sendfile64	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sendfile64 = (amd64_x32_syscall_bit + 40),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sendmmsg	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sendmmsg = (amd64_x32_syscall_bit + 538),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sendmsg	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sendmsg = (amd64_x32_syscall_bit + 518),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sendto	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sendto = (amd64_x32_syscall_bit + 44),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_set_mempolicy	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_set_mempolicy = (amd64_x32_syscall_bit + 238),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_set_robust_list	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_set_robust_list = (amd64_x32_syscall_bit + 530),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_set_tid_address	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_set_tid_address = (amd64_x32_syscall_bit + 218),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setdomainname	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setdomainname = (amd64_x32_syscall_bit + 171),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setfsgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setfsgid = (amd64_x32_syscall_bit + 123),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setfsuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setfsuid = (amd64_x32_syscall_bit + 122),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setgid = (amd64_x32_syscall_bit + 106),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setgroups	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setgroups = (amd64_x32_syscall_bit + 116),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sethostname	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sethostname = (amd64_x32_syscall_bit + 170),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setitimer	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setitimer = (amd64_x32_syscall_bit + 38),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setpgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setpgid = (amd64_x32_syscall_bit + 109),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setpriority	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setpriority = (amd64_x32_syscall_bit + 141),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setregid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setregid = (amd64_x32_syscall_bit + 114),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setresgid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setresgid = (amd64_x32_syscall_bit + 119),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setresuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setresuid = (amd64_x32_syscall_bit + 117),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setreuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setreuid = (amd64_x32_syscall_bit + 113),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setrlimit	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setrlimit = (amd64_x32_syscall_bit + 160),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setsid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setsid = (amd64_x32_syscall_bit + 112),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setsockopt	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setsockopt = (amd64_x32_syscall_bit + 541),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_settimeofday	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_settimeofday = (amd64_x32_syscall_bit + 164),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setuid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setuid = (amd64_x32_syscall_bit + 105),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_setxattr	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_setxattr = (amd64_x32_syscall_bit + 188),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_shmat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_shmat = (amd64_x32_syscall_bit + 30),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_shmctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_shmctl = (amd64_x32_syscall_bit + 31),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_shmdt	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_shmdt = (amd64_x32_syscall_bit + 67),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_shmget	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_shmget = (amd64_x32_syscall_bit + 29),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_shutdown	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_shutdown = (amd64_x32_syscall_bit + 48),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sigaltstack	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sigaltstack = (amd64_x32_syscall_bit + 525),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_socket	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_socket = (amd64_x32_syscall_bit + 41),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_socketpair	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_socketpair = (amd64_x32_syscall_bit + 53),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_splice	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_splice = (amd64_x32_syscall_bit + 275),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_statfs	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_statfs = (amd64_x32_syscall_bit + 137),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_swapoff	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_swapoff = (amd64_x32_syscall_bit + 168),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_swapon	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_swapon = (amd64_x32_syscall_bit + 167),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_symlink	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_symlink = (amd64_x32_syscall_bit + 88),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_symlinkat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_symlinkat = (amd64_x32_syscall_bit + 266),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sync	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sync = (amd64_x32_syscall_bit + 162),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sync_file_range	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sync_file_range = (amd64_x32_syscall_bit + 277),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sysctl	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sysctl = (amd64_x32_syscall_bit + 156),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sysfs	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sysfs = (amd64_x32_syscall_bit + 139),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_sysinfo	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_sysinfo = (amd64_x32_syscall_bit + 99),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_syslog	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_syslog = (amd64_x32_syscall_bit + 103),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_tee	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_tee = (amd64_x32_syscall_bit + 276),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_tgkill	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_tgkill = (amd64_x32_syscall_bit + 234),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_time	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_time = (amd64_x32_syscall_bit + 201),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_timer_create	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_timer_create = (amd64_x32_syscall_bit + 526),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_timer_delete	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_timer_delete = (amd64_x32_syscall_bit + 226),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_timer_getoverrun	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_timer_getoverrun = (amd64_x32_syscall_bit + 225),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_timer_gettime	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_timer_gettime = (amd64_x32_syscall_bit + 224),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_timer_settime	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_timer_settime = (amd64_x32_syscall_bit + 223),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_times	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_times = (amd64_x32_syscall_bit + 100),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_tkill	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_tkill = (amd64_x32_syscall_bit + 200),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_truncate	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_truncate = (amd64_x32_syscall_bit + 76),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_umask	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_umask = (amd64_x32_syscall_bit + 95),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_umount	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_umount = (amd64_x32_syscall_bit + 166),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_uname	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_uname = (amd64_x32_syscall_bit + 63),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_unlink	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_unlink = (amd64_x32_syscall_bit + 87),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_unlinkat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_unlinkat = (amd64_x32_syscall_bit + 263),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_unshare	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_unshare = (amd64_x32_syscall_bit + 272),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_ustat	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_ustat = (amd64_x32_syscall_bit + 136),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_utime	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_utime = (amd64_x32_syscall_bit + 132),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_utimes	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_utimes = (amd64_x32_syscall_bit + 235),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_vfork	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_vfork = (amd64_x32_syscall_bit + 58),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_vhangup	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_vhangup = (amd64_x32_syscall_bit + 153),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_vmsplice	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_vmsplice = (amd64_x32_syscall_bit + 532),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_wait4	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_wait4 = (amd64_x32_syscall_bit + 61),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_waitid	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_waitid = (amd64_x32_syscall_bit + 529),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_write	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_write = (amd64_x32_syscall_bit + 1),$/;"	e	enum:amd64_x32_syscall
amd64_x32_sys_writev	gdb/amd64-linux-tdep.h	/^  amd64_x32_sys_writev = (amd64_x32_syscall_bit + 516),$/;"	e	enum:amd64_x32_syscall
amd64_x32_syscall	gdb/amd64-linux-tdep.h	/^enum amd64_x32_syscall {$/;"	g
amd64_x32_syscall_bit	gdb/amd64-linux-tdep.h	/^  amd64_x32_syscall_bit = 0x40000000,$/;"	e	enum:amd64_x32_syscall
amd64_xmm_avx512_names	gdb/amd64-tdep.c	/^static const char *amd64_xmm_avx512_names[] = {$/;"	v	file:
amd64_ymm_avx512_names	gdb/amd64-tdep.c	/^static const char *amd64_ymm_avx512_names[] =$/;"	v	file:
amd64_ymm_names	gdb/amd64-tdep.c	/^static const char *amd64_ymm_names[] = $/;"	v	file:
amd64_ymmh_avx512_names	gdb/amd64-tdep.c	/^static const char *amd64_ymmh_avx512_names[] =$/;"	v	file:
amd64_ymmh_names	gdb/amd64-tdep.c	/^static const char *amd64_ymmh_names[] = $/;"	v	file:
amd64_zmm_names	gdb/amd64-tdep.c	/^static const char *amd64_zmm_names[] =$/;"	v	file:
amd64_zmmh_names	gdb/amd64-tdep.c	/^static const char *amd64_zmmh_names[] =$/;"	v	file:
amd64bsd_fetch_inferior_registers	gdb/amd64-bsd-nat.c	/^amd64bsd_fetch_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
amd64bsd_store_inferior_registers	gdb/amd64-bsd-nat.c	/^amd64bsd_store_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
amd64coff_object_p	bfd/coff-x86_64.c	743;"	d	file:
amd64coff_object_p	bfd/coff-x86_64.c	745;"	d	file:
amd64fbsd32_r_reg_offset	gdb/amd64-fbsd-nat.c	/^static int amd64fbsd32_r_reg_offset[I386_NUM_GREGS] =$/;"	v	file:
amd64fbsd64_r_reg_offset	gdb/amd64-fbsd-nat.c	/^static int amd64fbsd64_r_reg_offset[] =$/;"	v	file:
amd64fbsd_collect_xstateregset	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_collect_xstateregset (const struct regset *regset,$/;"	f	file:
amd64fbsd_core_read_description	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
amd64fbsd_init_abi	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64fbsd_iterate_over_regset_sections	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
amd64fbsd_r_reg_offset	gdb/amd64-fbsd-tdep.c	/^static int amd64fbsd_r_reg_offset[] =$/;"	v	file:
amd64fbsd_sc_reg_offset	gdb/amd64-fbsd-tdep.c	/^int amd64fbsd_sc_reg_offset[] =$/;"	v
amd64fbsd_sigcontext_addr	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64fbsd_sigtramp_code	gdb/amd64-fbsd-tdep.c	/^static const gdb_byte amd64fbsd_sigtramp_code[] =$/;"	v	file:
amd64fbsd_sigtramp_end_addr	gdb/amd64-fbsd-tdep.c	/^CORE_ADDR amd64fbsd_sigtramp_end_addr;$/;"	v
amd64fbsd_sigtramp_p	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
amd64fbsd_sigtramp_start_addr	gdb/amd64-fbsd-tdep.c	/^CORE_ADDR amd64fbsd_sigtramp_start_addr;$/;"	v
amd64fbsd_supply_pcb	gdb/amd64-fbsd-nat.c	/^amd64fbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
amd64fbsd_supply_xstateregset	gdb/amd64-fbsd-tdep.c	/^amd64fbsd_supply_xstateregset (const struct regset *regset,$/;"	f	file:
amd64fbsd_xstateregset	gdb/amd64-fbsd-tdep.c	/^static const struct regset amd64fbsd_xstateregset =$/;"	v	typeref:struct:regset	file:
amd64nbsd32_r_reg_offset	gdb/amd64-nbsd-nat.c	/^static int amd64nbsd32_r_reg_offset[] =$/;"	v	file:
amd64nbsd_init_abi	gdb/amd64-nbsd-tdep.c	/^amd64nbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64nbsd_mcontext_addr	gdb/amd64-nbsd-tdep.c	/^amd64nbsd_mcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64nbsd_r_reg_offset	gdb/amd64-nbsd-tdep.c	/^int amd64nbsd_r_reg_offset[] =$/;"	v
amd64nbsd_sigtramp_p	gdb/amd64-nbsd-tdep.c	/^amd64nbsd_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
amd64obsd32_r_reg_offset	gdb/amd64-obsd-nat.c	/^static int amd64obsd32_r_reg_offset[] =$/;"	v	file:
amd64obsd_collect_uthread	gdb/amd64-obsd-tdep.c	/^amd64obsd_collect_uthread (const struct regcache *regcache,$/;"	f	file:
amd64obsd_init_abi	gdb/amd64-obsd-tdep.c	/^amd64obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
amd64obsd_page_size	gdb/amd64-obsd-tdep.c	/^static const int amd64obsd_page_size = 4096;$/;"	v	file:
amd64obsd_r_reg_offset	gdb/amd64-obsd-tdep.c	/^int amd64obsd_r_reg_offset[] =$/;"	v
amd64obsd_sc_reg_offset	gdb/amd64-obsd-tdep.c	/^static int amd64obsd_sc_reg_offset[] =$/;"	v	file:
amd64obsd_sigcontext_addr	gdb/amd64-obsd-tdep.c	/^amd64obsd_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
amd64obsd_sigtramp_p	gdb/amd64-obsd-tdep.c	/^amd64obsd_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
amd64obsd_supply_pcb	gdb/amd64-obsd-nat.c	/^amd64obsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
amd64obsd_supply_uthread	gdb/amd64-obsd-tdep.c	/^amd64obsd_supply_uthread (struct regcache *regcache,$/;"	f	file:
amd64obsd_tf_reg_offset	gdb/amd64-obsd-tdep.c	315;"	d	file:
amd64obsd_trapframe_cache	gdb/amd64-obsd-tdep.c	/^amd64obsd_trapframe_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
amd64obsd_trapframe_prev_register	gdb/amd64-obsd-tdep.c	/^amd64obsd_trapframe_prev_register (struct frame_info *this_frame,$/;"	f	file:
amd64obsd_trapframe_sniffer	gdb/amd64-obsd-tdep.c	/^amd64obsd_trapframe_sniffer (const struct frame_unwind *self,$/;"	f	file:
amd64obsd_trapframe_this_id	gdb/amd64-obsd-tdep.c	/^amd64obsd_trapframe_this_id (struct frame_info *this_frame,$/;"	f	file:
amd64obsd_trapframe_unwind	gdb/amd64-obsd-tdep.c	/^static const struct frame_unwind amd64obsd_trapframe_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
amd64obsd_uthread_reg_offset	gdb/amd64-obsd-tdep.c	/^static int amd64obsd_uthread_reg_offset[] =$/;"	v	file:
amod0	opcodes/bfin-dis.c	/^amod0 (int s0, int x0, disassemble_info *outf)$/;"	f	file:
amod0	sim/bfin/bfin-sim.c	/^amod0 (int s0, int x0)$/;"	f	file:
amod0amod2	opcodes/bfin-dis.c	/^amod0amod2 (int s0, int x0, int aop0, disassemble_info *outf)$/;"	f	file:
amod0amod2	sim/bfin/bfin-sim.c	/^amod0amod2 (int s0, int x0, int aop0)$/;"	f	file:
amod1	opcodes/bfin-dis.c	/^amod1 (int s0, int x0, disassemble_info *outf)$/;"	f	file:
amod1	sim/bfin/bfin-sim.c	/^amod1 (int s0, int x0)$/;"	f	file:
amount	include/opcode/aarch64.h	/^      int64_t amount;$/;"	m	struct:aarch64_opnd_info::__anon1303
amount_present	include/opcode/aarch64.h	/^      unsigned amount_present: 1;$/;"	m	struct:aarch64_opnd_info::__anon1303
amt_destination_addr	bfd/elf32-avr.c	/^  bfd_vma *    amt_destination_addr;$/;"	m	struct:elf32_avr_link_hash_table	file:
amt_entry_cnt	bfd/elf32-avr.c	/^  unsigned int amt_entry_cnt;$/;"	m	struct:elf32_avr_link_hash_table	file:
amt_max_entry_cnt	bfd/elf32-avr.c	/^  unsigned int amt_max_entry_cnt;$/;"	m	struct:elf32_avr_link_hash_table	file:
amt_stub_offsets	bfd/elf32-avr.c	/^  bfd_vma *    amt_stub_offsets;$/;"	m	struct:elf32_avr_link_hash_table	file:
an	sim/bfin/bfin-sim.h	/^  bu32 ac0, ac0_copy, ac1, an, aq;$/;"	m	struct:bfin_cpu_state
an_int	gdb/testsuite/gdb.python/py-prettyprint.c	/^int an_int = -1;$/;"	v
an_int_type	gdb/testsuite/gdb.python/py-prettyprint.c	/^int_type an_int_type = 1;$/;"	v
an_int_type2	gdb/testsuite/gdb.python/py-prettyprint.c	/^int_type2 an_int_type2 = 2;$/;"	v
analyse	gdb/riscv-tdep.c	/^riscv_struct_info::analyse (struct type *type)$/;"	f	class:riscv_struct_info
analyze_relocations	bfd/elf32-xtensa.c	/^analyze_relocations (struct bfd_link_info *link_info)$/;"	f	file:
anchor	gdb/gnulib/import/fd-hook.c	/^static struct fd_hook anchor = { &anchor, &anchor, NULL, NULL };$/;"	v	typeref:struct:fd_hook	file:
and32	sim/aarch64/simulator.c	/^and32 (sim_cpu *cpu, uint32_t bimm)$/;"	f	file:
and32_shift	sim/aarch64/simulator.c	/^and32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
and64	sim/aarch64/simulator.c	/^and64 (sim_cpu *cpu, uint64_t bimm)$/;"	f	file:
and64_shift	sim/aarch64/simulator.c	/^and64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
and_b_imm8_rdind	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_rdind:$/;"	l
and_b_imm8_rdpostdec	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_rdpostdec:$/;"	l
and_b_imm8_rdpostinc	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_rdpostinc:$/;"	l
and_b_imm8_rdpredec	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_rdpredec:$/;"	l
and_b_imm8_rdpreinc	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_rdpreinc:$/;"	l
and_b_imm8_reg8	sim/testsuite/sim/h8300/andb.s	/^and_b_imm8_reg8:$/;"	l
and_b_imm_ind	sim/testsuite/sim/sh/and.s	/^and_b_imm_ind:$/;"	l
and_b_reg8_rdind	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_rdind:$/;"	l
and_b_reg8_rdpostdec	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_rdpostdec:$/;"	l
and_b_reg8_rdpostinc	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_rdpostinc:$/;"	l
and_b_reg8_rdpredec	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_rdpredec:$/;"	l
and_b_reg8_rdpreinc	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_rdpreinc:$/;"	l
and_b_reg8_reg8	sim/testsuite/sim/h8300/andb.s	/^and_b_reg8_reg8:$/;"	l
and_exp	gdb/ada-exp.y	/^and_exp :$/;"	l
and_imm_reg	sim/testsuite/sim/sh/and.s	/^and_imm_reg:$/;"	l
and_l_imm16	sim/testsuite/sim/h8300/andl.s	/^and_l_imm16:$/;"	l
and_l_imm32	sim/testsuite/sim/h8300/andl.s	/^and_l_imm32:$/;"	l
and_l_reg	sim/testsuite/sim/h8300/andl.s	/^and_l_reg:$/;"	l
and_reg_reg_direct	sim/testsuite/sim/sh/and.s	/^and_reg_reg_direct:$/;"	l
and_tests	gdb/testsuite/gdb.disasm/hppa.s	/^and_tests$/;"	l
and_then_exp	gdb/ada-exp.y	/^and_then_exp :$/;"	l
and_w_imm16	sim/testsuite/sim/h8300/andw.s	/^and_w_imm16:$/;"	l
and_w_reg	sim/testsuite/sim/h8300/andw.s	/^and_w_reg:$/;"	l
andc	sim/h8300/writecode.c	/^andc (p)$/;"	f	file:
andc_imm8_ccr	sim/testsuite/sim/h8300/andb.s	/^andc_imm8_ccr:$/;"	l
andc_imm8_exr	sim/testsuite/sim/h8300/andb.s	/^andc_imm8_exr:$/;"	l
andcm_tests	gdb/testsuite/gdb.disasm/hppa.s	/^andcm_tests$/;"	l
andcr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
andi	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
andn	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
andncr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
andni	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
ands32	sim/aarch64/simulator.c	/^ands32 (sim_cpu *cpu, uint32_t bimm)$/;"	f	file:
ands32_shift	sim/aarch64/simulator.c	/^ands32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
ands64	sim/aarch64/simulator.c	/^ands64 (sim_cpu *cpu, uint64_t bimm)$/;"	f	file:
ands64_shift	sim/aarch64/simulator.c	/^ands64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
annex	sim/ppc/table.h	/^  char *annex;$/;"	m	struct:_table_entry
annotate_arg_begin	gdb/annotate.c	/^annotate_arg_begin (void)$/;"	f
annotate_arg_emitter	gdb/annotate.h	/^  annotate_arg_emitter () { annotate_arg_begin (); }$/;"	f	struct:annotate_arg_emitter
annotate_arg_emitter	gdb/annotate.h	/^struct annotate_arg_emitter$/;"	s
annotate_arg_end	gdb/annotate.c	/^annotate_arg_end (void)$/;"	f
annotate_arg_name_end	gdb/annotate.c	/^annotate_arg_name_end (void)$/;"	f
annotate_arg_value	gdb/annotate.c	/^annotate_arg_value (struct type *type)$/;"	f
annotate_array_section_begin	gdb/annotate.c	/^annotate_array_section_begin (int idx, struct type *elttype)$/;"	f
annotate_array_section_end	gdb/annotate.c	/^annotate_array_section_end (void)$/;"	f
annotate_breakpoint	gdb/annotate.c	/^annotate_breakpoint (int num)$/;"	f
annotate_breakpoints_headers	gdb/annotate.c	/^annotate_breakpoints_headers (void)$/;"	f
annotate_breakpoints_invalid	gdb/annotate.c	/^annotate_breakpoints_invalid (void)$/;"	f	file:
annotate_breakpoints_table	gdb/annotate.c	/^annotate_breakpoints_table (void)$/;"	f
annotate_breakpoints_table_end	gdb/annotate.c	/^annotate_breakpoints_table_end (void)$/;"	f
annotate_catchpoint	gdb/annotate.c	/^annotate_catchpoint (int num)$/;"	f
annotate_display_begin	gdb/annotate.c	/^annotate_display_begin (void)$/;"	f
annotate_display_end	gdb/annotate.c	/^annotate_display_end (void)$/;"	f
annotate_display_expression	gdb/annotate.c	/^annotate_display_expression (void)$/;"	f
annotate_display_expression_end	gdb/annotate.c	/^annotate_display_expression_end (void)$/;"	f
annotate_display_format	gdb/annotate.c	/^annotate_display_format (void)$/;"	f
annotate_display_number_end	gdb/annotate.c	/^annotate_display_number_end (void)$/;"	f
annotate_display_prompt	gdb/annotate.c	/^annotate_display_prompt (void)$/;"	f
annotate_display_value	gdb/annotate.c	/^annotate_display_value (void)$/;"	f
annotate_elt	gdb/annotate.c	/^annotate_elt (void)$/;"	f
annotate_elt_rep	gdb/annotate.c	/^annotate_elt_rep (unsigned int repcount)$/;"	f
annotate_elt_rep_end	gdb/annotate.c	/^annotate_elt_rep_end (void)$/;"	f
annotate_error	gdb/annotate.c	/^annotate_error (void)$/;"	f
annotate_error_begin	gdb/annotate.c	/^annotate_error_begin (void)$/;"	f
annotate_exited	gdb/annotate.c	/^annotate_exited (int exitstatus)$/;"	f
annotate_field	gdb/annotate.c	/^annotate_field (int num)$/;"	f
annotate_field_begin	gdb/annotate.c	/^annotate_field_begin (struct type *type)$/;"	f
annotate_field_end	gdb/annotate.c	/^annotate_field_end (void)$/;"	f
annotate_field_name_end	gdb/annotate.c	/^annotate_field_name_end (void)$/;"	f
annotate_field_value	gdb/annotate.c	/^annotate_field_value (void)$/;"	f
annotate_frame_address	gdb/annotate.c	/^annotate_frame_address (void)$/;"	f
annotate_frame_address_end	gdb/annotate.c	/^annotate_frame_address_end (void)$/;"	f
annotate_frame_args	gdb/annotate.c	/^annotate_frame_args (void)$/;"	f
annotate_frame_begin	gdb/annotate.c	/^annotate_frame_begin (int level, struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
annotate_frame_end	gdb/annotate.c	/^annotate_frame_end (void)$/;"	f
annotate_frame_function_name	gdb/annotate.c	/^annotate_frame_function_name (void)$/;"	f
annotate_frame_source_begin	gdb/annotate.c	/^annotate_frame_source_begin (void)$/;"	f
annotate_frame_source_end	gdb/annotate.c	/^annotate_frame_source_end (void)$/;"	f
annotate_frame_source_file	gdb/annotate.c	/^annotate_frame_source_file (void)$/;"	f
annotate_frame_source_file_end	gdb/annotate.c	/^annotate_frame_source_file_end (void)$/;"	f
annotate_frame_source_line	gdb/annotate.c	/^annotate_frame_source_line (void)$/;"	f
annotate_frame_where	gdb/annotate.c	/^annotate_frame_where (void)$/;"	f
annotate_frames_invalid	gdb/annotate.c	/^annotate_frames_invalid (void)$/;"	f
annotate_function_call	gdb/annotate.c	/^annotate_function_call (void)$/;"	f
annotate_new_thread	gdb/annotate.c	/^annotate_new_thread (void)$/;"	f
annotate_quit	gdb/annotate.c	/^annotate_quit (void)$/;"	f
annotate_record	gdb/annotate.c	/^annotate_record (void)$/;"	f
annotate_signal	gdb/annotate.c	/^annotate_signal (void)$/;"	f
annotate_signal_handler_caller	gdb/annotate.c	/^annotate_signal_handler_caller (void)$/;"	f
annotate_signal_name	gdb/annotate.c	/^annotate_signal_name (void)$/;"	f
annotate_signal_name_end	gdb/annotate.c	/^annotate_signal_name_end (void)$/;"	f
annotate_signal_string	gdb/annotate.c	/^annotate_signal_string (void)$/;"	f
annotate_signal_string_end	gdb/annotate.c	/^annotate_signal_string_end (void)$/;"	f
annotate_signalled	gdb/annotate.c	/^annotate_signalled (void)$/;"	f
annotate_source	gdb/annotate.c	/^annotate_source (char *filename, int line, int character, int mid,$/;"	f
annotate_starting	gdb/annotate.c	/^annotate_starting (void)$/;"	f
annotate_stopped	gdb/annotate.c	/^annotate_stopped (void)$/;"	f
annotate_thread_changed	gdb/annotate.c	/^annotate_thread_changed (void)$/;"	f
annotate_value_begin	gdb/annotate.c	/^annotate_value_begin (struct type *type)$/;"	f
annotate_value_end	gdb/annotate.c	/^annotate_value_end (void)$/;"	f
annotate_value_history_begin	gdb/annotate.c	/^annotate_value_history_begin (int histindex, struct type *type)$/;"	f
annotate_value_history_end	gdb/annotate.c	/^annotate_value_history_end (void)$/;"	f
annotate_value_history_value	gdb/annotate.c	/^annotate_value_history_value (void)$/;"	f
annotate_watchpoint	gdb/annotate.c	/^annotate_watchpoint (int num)$/;"	f
annotation_level	gdb/stack.c	/^int annotation_level = 0;$/;"	v
annul	sim/erc32/sis.h	/^    uint32          annul;	\/* Instruction annul *\/$/;"	m	struct:pstate
anon_enum	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef enum {E_A, E_B, E_C} anon_enum;$/;"	t	typeref:enum:__anon1894	file:
anon_ns_function	gdb/testsuite/gdb.linespec/cpls.cc	/^  anon_ns_struct::anon_ns_function ()$/;"	f	class:__anon1940::anon_ns_struct
anon_ns_function	gdb/testsuite/gdb.linespec/cpls.cc	/^  anon_ns_struct::anon_ns_function ()$/;"	f	class:the_anon_ns_wrapper_ns::__anon1941::anon_ns_struct
anon_ns_function	gdb/testsuite/gdb.linespec/cpls.cc	/^  void anon_ns_function ()$/;"	f	namespace:__anon1940
anon_ns_function	gdb/testsuite/gdb.linespec/cpls.cc	/^  void anon_ns_function ()$/;"	f	namespace:the_anon_ns_wrapper_ns::__anon1941
anon_ns_struct	gdb/testsuite/gdb.linespec/cpls.cc	/^  struct anon_ns_struct$/;"	s	namespace:__anon1940	file:
anon_ns_struct	gdb/testsuite/gdb.linespec/cpls.cc	/^  struct anon_ns_struct$/;"	s	namespace:the_anon_ns_wrapper_ns::__anon1941	file:
anon_struct	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef struct {int a; char b;} anon_struct;$/;"	t	typeref:struct:__anon1895	file:
anon_union	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef union {int a; char b;} anon_union;$/;"	t	typeref:union:__anon1896	file:
anonymous	gdb/psympriv.h	/^  unsigned char anonymous;$/;"	m	struct:partial_symtab
anonymous	gdb/testsuite/gdb.mi/var-cmd.c	/^struct anonymous {$/;"	s	file:
anonymous_level_1	gdb/testsuite/gdb.base/ptype.c	/^  } anonymous_level_1;$/;"	m	struct:highest	typeref:struct:highest::__anon2013	file:
anonymous_level_2	gdb/testsuite/gdb.base/ptype.c	/^    struct { int c; } anonymous_level_2;$/;"	m	struct:highest::__anon2013	typeref:struct:highest::__anon2013::__anon2014	file:
anonymous_struct_prefix	gdb/dwarf2read.c	/^anonymous_struct_prefix (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
anonymous_structs_and_unions	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^anonymous_structs_and_unions (void)$/;"	f
another_data	gdb/testsuite/gdb.linespec/cpls.cc	/^int another_data = 0;$/;"	v
another_file_constrained_test_cpls2_function	gdb/testsuite/gdb.linespec/cpls2.cc	/^another_file_constrained_test_cpls2_function (int i)$/;"	f
another_thread_local	gdb/testsuite/gdb.threads/tls.c	/^__thread int K::another_thread_local;$/;"	m	class:K	file:
another_thread_local_val	gdb/testsuite/gdb.threads/tls.c	/^int another_thread_local_val[ N_THREADS ];$/;"	v
answer	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^answer:	.8byte 42$/;"	l
answer	gdb/testsuite/gdb.btrace/dlopen-dso.c	/^answer (void)$/;"	f
answer	sim/testsuite/sim/bfin/loop_strncpy.s	/^answer:$/;"	l
antiquities	gdb/testsuite/gdb.cp/m-data.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_1	file:
antiquities	gdb/testsuite/gdb.cp/m-data.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_3	file:
antiquities	gdb/testsuite/gdb.cp/m-static.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_1	file:
antiquities	gdb/testsuite/gdb.cp/m-static.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_3	file:
antiquities	gdb/testsuite/gdb.cp/try_catch.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_1	file:
antiquities	gdb/testsuite/gdb.cp/try_catch.cc	/^  typedef region antiquities;$/;"	t	class:gnu_obj_3	file:
anum	sim/erc32/erc32.c	/^static int32    anum, aind = 0;$/;"	v	file:
any	bfd/bfd-in2.h	/^      void *any;$/;"	m	union:bfd::__anon1153
any	bfd/elf-bfd.h	/^      void *any;$/;"	m	union:__anon1031::__anon1032
any	bfd/som.h	/^    void * any;$/;"	m	union:som_symbol::__anon1094
any_live_thread_of_inferior	gdb/thread.c	/^any_live_thread_of_inferior (inferior *inf)$/;"	f
any_persistent_commands	gdb/gdbserver/mem-break.c	/^any_persistent_commands (void)$/;"	f
any_static_probe_ops	gdb/probe.c	/^const any_static_probe_ops any_static_probe_ops;$/;"	v
any_syscall_count	gdb/break-catch-syscall.c	/^  int any_syscall_count;$/;"	m	struct:catch_syscall_inferior_data	file:
any_thread_of_inferior	gdb/thread.c	/^any_thread_of_inferior (inferior *inf)$/;"	f
any_thread_ptid	gdb/remote.c	/^static ptid_t any_thread_ptid;$/;"	v	file:
any_typein	readline/input.c	130;"	d	file:
anychar	libiberty/regex.c	/^  anychar,$/;"	e	enum:__anon1180	file:
anysize	opcodes/i386-opc.h	/^      unsigned int anysize:1;$/;"	m	struct:i386_operand_type::__anon69
anyware_inst	opcodes/microblaze-opcm.h	/^  memory_store_inst, barrel_shift_inst, anyware_inst$/;"	e	enum:microblaze_instr_type
aop_last	gdb/ax.h	/^    aop_last$/;"	e	enum:agent_op
aop_map	gdb/ax-general.c	/^struct aop_map aop_map[] =$/;"	v	typeref:struct:aop_map
aop_map	gdb/ax.h	/^struct aop_map$/;"	s
aout_16_get_section_contents	bfd/libaout.h	606;"	d
aout_32_bfd_is_local_label_name	bfd/libaout.h	616;"	d
aout_32_bfd_is_target_special_symbol	bfd/libaout.h	620;"	d
aout_32_find_inliner_info	bfd/libaout.h	598;"	d
aout_32_get_section_contents	bfd/libaout.h	608;"	d
aout_64_get_section_contents	bfd/libaout.h	610;"	d
aout_ar_data	bfd/bfd-in2.h	/^      struct artdata *aout_ar_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::artdata
aout_backend_data	bfd/libaout.h	/^struct aout_backend_data$/;"	s
aout_backend_info	bfd/libaout.h	210;"	d
aout_data	bfd/bfd-in2.h	/^      struct aout_data_struct *aout_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::aout_data_struct
aout_data_struct	bfd/libaout.h	/^struct  aout_data_struct$/;"	s
aout_final_link_info	bfd/aoutx.h	/^struct aout_final_link_info$/;"	s
aout_final_link_info	bfd/pdp11.c	/^struct aout_final_link_info$/;"	s	file:
aout_get_external_symbols	bfd/aoutx.h	/^aout_get_external_symbols (bfd *abfd)$/;"	f
aout_get_external_symbols	bfd/pdp11.c	/^aout_get_external_symbols (bfd *abfd)$/;"	f	file:
aout_hash_table	bfd/libaout.h	134;"	d
aout_link_add_object_symbols	bfd/aoutx.h	/^aout_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
aout_link_add_object_symbols	bfd/pdp11.c	/^aout_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
aout_link_add_symbols	bfd/aoutx.h	/^aout_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
aout_link_add_symbols	bfd/pdp11.c	/^aout_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
aout_link_check_ar_symbols	bfd/aoutx.h	/^aout_link_check_ar_symbols (bfd *abfd,$/;"	f
aout_link_check_ar_symbols	bfd/pdp11.c	/^aout_link_check_ar_symbols (bfd *abfd,$/;"	f	file:
aout_link_check_archive_element	bfd/aoutx.h	/^aout_link_check_archive_element (bfd *abfd,$/;"	f
aout_link_check_archive_element	bfd/pdp11.c	/^aout_link_check_archive_element (bfd *abfd,$/;"	f	file:
aout_link_free_symbols	bfd/aoutx.h	/^aout_link_free_symbols (bfd *abfd)$/;"	f
aout_link_free_symbols	bfd/pdp11.c	/^aout_link_free_symbols (bfd *abfd)$/;"	f	file:
aout_link_hash_entry	bfd/libaout.h	/^struct aout_link_hash_entry$/;"	s
aout_link_hash_lookup	bfd/libaout.h	119;"	d
aout_link_hash_table	bfd/libaout.h	/^struct aout_link_hash_table$/;"	s
aout_link_hash_traverse	bfd/libaout.h	125;"	d
aout_link_includes_entry	bfd/aoutx.h	/^struct aout_link_includes_entry$/;"	s
aout_link_includes_entry	bfd/pdp11.c	/^struct aout_link_includes_entry$/;"	s	file:
aout_link_includes_lookup	bfd/aoutx.h	3561;"	d
aout_link_includes_lookup	bfd/pdp11.c	2858;"	d	file:
aout_link_includes_newfunc	bfd/aoutx.h	/^aout_link_includes_newfunc (struct bfd_hash_entry *entry,$/;"	f
aout_link_includes_newfunc	bfd/pdp11.c	/^aout_link_includes_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
aout_link_includes_table	bfd/aoutx.h	/^struct aout_link_includes_table$/;"	s
aout_link_includes_table	bfd/pdp11.c	/^struct aout_link_includes_table$/;"	s	file:
aout_link_includes_totals	bfd/aoutx.h	/^struct aout_link_includes_totals$/;"	s
aout_link_includes_totals	bfd/pdp11.c	/^struct aout_link_includes_totals$/;"	s	file:
aout_link_input_bfd	bfd/aoutx.h	/^aout_link_input_bfd (struct aout_final_link_info *flaginfo, bfd *input_bfd)$/;"	f
aout_link_input_bfd	bfd/pdp11.c	/^aout_link_input_bfd (struct aout_final_link_info *flaginfo, bfd *input_bfd)$/;"	f	file:
aout_link_input_section	bfd/aoutx.h	/^aout_link_input_section (struct aout_final_link_info *flaginfo,$/;"	f
aout_link_input_section	bfd/pdp11.c	/^aout_link_input_section (struct aout_final_link_info *flaginfo,$/;"	f	file:
aout_link_input_section_ext	bfd/aoutx.h	/^aout_link_input_section_ext (struct aout_final_link_info *flaginfo,$/;"	f
aout_link_input_section_std	bfd/aoutx.h	/^aout_link_input_section_std (struct aout_final_link_info *flaginfo,$/;"	f
aout_link_reloc_link_order	bfd/aoutx.h	/^aout_link_reloc_link_order (struct aout_final_link_info *flaginfo,$/;"	f
aout_link_reloc_link_order	bfd/pdp11.c	/^aout_link_reloc_link_order (struct aout_final_link_info *flaginfo,$/;"	f	file:
aout_link_write_other_symbol	bfd/aoutx.h	/^aout_link_write_other_symbol (struct bfd_hash_entry *bh, void *data)$/;"	f
aout_link_write_other_symbol	bfd/pdp11.c	/^aout_link_write_other_symbol (struct bfd_hash_entry *bh, void *data)$/;"	f	file:
aout_link_write_symbols	bfd/aoutx.h	/^aout_link_write_symbols (struct aout_final_link_info *flaginfo, bfd *input_bfd)$/;"	f
aout_link_write_symbols	bfd/pdp11.c	/^aout_link_write_symbols (struct aout_final_link_info *flaginfo, bfd *input_bfd)$/;"	f	file:
aout_magic	bfd/libaout.h	/^enum aout_magic {$/;"	g
aout_reloc_index_to_section	bfd/aoutx.h	/^aout_reloc_index_to_section (bfd *abfd, int indx)$/;"	f
aout_reloc_type_to_section	bfd/pdp11.c	/^aout_reloc_type_to_section (bfd *abfd, int type)$/;"	f	file:
aout_section_data	bfd/libaout.h	464;"	d
aout_section_data_struct	bfd/libaout.h	/^struct aout_section_data_struct$/;"	s
aout_section_merge_with_text_p	bfd/libaout.h	675;"	d
aout_subformat	bfd/libaout.h	/^enum aout_subformat {$/;"	g
aout_sym_fns	gdb/dbxread.c	/^static const struct sym_fns aout_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
aout_symbol	bfd/libaout.h	/^typedef struct aout_symbol$/;"	s
aout_symbol	bfd/libaout.h	453;"	d
aout_symbol_type	bfd/libaout.h	/^} aout_symbol_type;$/;"	t	typeref:struct:aout_symbol
aoutarm_fix_pcrel_26	bfd/coff-arm.c	/^aoutarm_fix_pcrel_26 (bfd *abfd,$/;"	f	file:
aoutarm_fix_pcrel_26_done	bfd/coff-arm.c	/^aoutarm_fix_pcrel_26_done (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
aoutarm_std_reloc_howto	bfd/coff-arm.c	/^static reloc_howto_type aoutarm_std_reloc_howto[] =$/;"	v	file:
aoutdata	bfd/libaout.h	/^struct aoutdata$/;"	s
ap	bfd/som.h	/^    } ap;$/;"	m	union:som_symbol::__anon1094	typeref:struct:som_symbol::__anon1094::__anon1095
app_regs	bfd/elfxx-sparc.h	/^  struct _bfd_sparc_elf_app_reg app_regs [4];$/;"	m	struct:_bfd_sparc_elf_link_hash_table	typeref:struct:_bfd_sparc_elf_link_hash_table::_bfd_sparc_elf_app_reg
append	include/som/internal.h	/^  unsigned int append : 1;$/;"	m	struct:som_aux_id
append-pretty-printer!	gdb/guile/lib/gdb/printing.scm	/^(define-public (append-pretty-printer! obj matcher)$/;"	f
append_args	gdb/compile/compile.c	/^append_args (int *argcp, char ***argvp, int argc, char **argv)$/;"	f	file:
append_binary_memory	gdb/cli/cli-dump.c	/^append_binary_memory (const char *args, int from_tty)$/;"	f	file:
append_binary_value	gdb/cli/cli-dump.c	/^append_binary_value (const char *args, int from_tty)$/;"	f	file:
append_block	gdb/dcache.c	/^append_block (struct dcache_block **blist, struct dcache_block *block)$/;"	f	file:
append_cache_rule	sim/ppc/ld-cache.c	/^append_cache_rule (cache_table **table, char *type, char *field_name,$/;"	f
append_callback_event	gdb/gdbserver/event-loop.c	/^append_callback_event (callback_handler_func *proc, gdb_client_data data)$/;"	f
append_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *append_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
append_command	gdb/cli/cli-dump.c	/^append_command (const char *cmd, int from_tty)$/;"	f	file:
append_composite_type_field	gdb/gdbtypes.c	/^append_composite_type_field (struct type *t, const char *name,$/;"	f
append_composite_type_field_aligned	gdb/gdbtypes.c	/^append_composite_type_field_aligned (struct type *t, const char *name,$/;"	f
append_composite_type_field_raw	gdb/gdbtypes.c	/^append_composite_type_field_raw (struct type *t, const char *name,$/;"	f
append_const	gdb/ax-general.c	/^append_const (struct agent_expr *x, LONGEST val, int n)$/;"	f	file:
append_exp	gdb/tracepoint.c	/^collection_list::append_exp (struct expression *exp)$/;"	f	class:collection_list
append_flags_type_field	gdb/gdbtypes.c	/^append_flags_type_field (struct type *type, int start_bitpos, int nr_bits,$/;"	f
append_flags_type_flag	gdb/gdbtypes.c	/^append_flags_type_flag (struct type *type, int bitpos, const char *name)$/;"	f
append_header	gdb/ui-out.c	/^void ui_out_table::append_header (int width, ui_align alignment,$/;"	f	class:ui_out_table
append_history	readline/histfile.c	/^append_history (nelements, filename)$/;"	f
append_insns	gdb/amd64-tdep.c	/^append_insns (CORE_ADDR *to, ULONGEST len, const gdb_byte *buf)$/;"	f	file:
append_insns	gdb/gdbserver/linux-aarch64-low.c	/^append_insns (CORE_ADDR *to, size_t len, const uint32_t *buf)$/;"	f	file:
append_insns	gdb/gdbserver/linux-s390-low.c	/^append_insns (CORE_ADDR *to, size_t len, const unsigned char *buf)$/;"	f	file:
append_insns	gdb/gdbserver/linux-x86-low.c	/^append_insns (CORE_ADDR *to, size_t len, const unsigned char *buf)$/;"	f	file:
append_insns	gdb/i386-tdep.c	/^append_insns (CORE_ADDR *to, ULONGEST len, const gdb_byte *buf)$/;"	f	file:
append_name	gdb/gdbarch.c	/^append_name (const char ***buf, int *nr, const char *name)$/;"	f	file:
append_ocl_sos	gdb/solib-spu.c	/^append_ocl_sos (struct so_list **link_ptr)$/;"	f	file:
append_pending_thread_resumptions	gdb/remote.c	/^remote_target::append_pending_thread_resumptions (char *p, char *endp,$/;"	f	class:remote_target
append_resumption	gdb/remote.c	/^remote_target::append_resumption (char *p, char *endp,$/;"	f	class:remote_target
append_seg	opcodes/i386-dis.c	/^append_seg (void)$/;"	f	file:
append_string_as_wide	gdb/valprint.c	/^append_string_as_wide (const char *string,$/;"	f	file:
append_to_match	readline/complete.c	/^append_to_match (text, delimiter, quote_char, nontrivial_match)$/;"	f	file:
append_tokens_without_splicing	gdb/macroexp.c	/^append_tokens_without_splicing (struct macro_buffer *dest,$/;"	f	file:
append_type_stack	gdb/parse.c	/^append_type_stack (struct type_stack *to, struct type_stack *from)$/;"	f
append_user_reg	gdb/user-regs.c	/^append_user_reg (struct gdb_user_regs *regs, const char *name,$/;"	f	file:
appendc	gdb/macroexp.c	/^  void appendc (int c)$/;"	f	struct:macro_buffer
appendmem	gdb/macroexp.c	/^  void appendmem (const char *addr, int count)$/;"	f	struct:macro_buffer
applicable_version	include/opcode/cris.h	/^  enum cris_insn_version_usage applicable_version;$/;"	m	struct:cris_cond15	typeref:enum:cris_cond15::cris_insn_version_usage
applicable_version	include/opcode/cris.h	/^  enum cris_insn_version_usage applicable_version;$/;"	m	struct:cris_opcode	typeref:enum:cris_opcode::cris_insn_version_usage
applicable_version	include/opcode/cris.h	/^  enum cris_insn_version_usage applicable_version;$/;"	m	struct:cris_spec_reg	typeref:enum:cris_spec_reg::cris_insn_version_usage
application_data	include/dis-asm.h	/^  void *application_data;$/;"	m	struct:disassemble_info
apply	gdb/testsuite/gdb.reverse/step-indirect-call-thunk.c	/^apply (int (*op)(int), int x)$/;"	f	file:
apply_completer	opcodes/ia64-opc.c	/^apply_completer (ia64_insn opcode, int completer_index)$/;"	f	file:
apply_ext_lang_frame_filter	gdb/extension.c	/^apply_ext_lang_frame_filter (struct frame_info *frame,$/;"	f
apply_ext_lang_type_printers	gdb/extension.c	/^apply_ext_lang_type_printers (struct ext_lang_type_printers *printers,$/;"	f
apply_ext_lang_val_pretty_printer	gdb/extension.c	/^apply_ext_lang_val_pretty_printer (struct type *type,$/;"	f
apply_frame_filter	gdb/extension-priv.h	/^  enum ext_lang_bt_status (*apply_frame_filter)$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::apply_frame_filter
apply_latency_adjustments	sim/frv/profile.c	/^apply_latency_adjustments (SIM_CPU *cpu)$/;"	f	file:
apply_style	readline/doc/texi2html	/^sub apply_style {$/;"	s
apply_type_printers	gdb/extension-priv.h	/^  enum ext_lang_rc (*apply_type_printers)$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::apply_type_printers
apply_type_recognizers	gdb/python/lib/gdb/types.py	/^def apply_type_recognizers(recognizers, type_obj):$/;"	f
apply_val_pretty_printer	gdb/extension-priv.h	/^  enum ext_lang_rc (*apply_val_pretty_printer)$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::apply_val_pretty_printer
apply_varobj_pretty_printer	gdb/python/py-prettyprint.c	/^apply_varobj_pretty_printer (PyObject *printer_obj,$/;"	f
apropos_cmd	gdb/cli/cli-decode.c	/^apropos_cmd (struct ui_file *stream, $/;"	f
apropos_command	gdb/cli/cli-cmds.c	/^apropos_command (const char *searchstr, int from_tty)$/;"	f	file:
apuinfo_list	bfd/elf32-ppc.c	/^apuinfo_list;$/;"	t	typeref:struct:apuinfo_list	file:
apuinfo_list	bfd/elf32-ppc.c	/^typedef struct apuinfo_list$/;"	s	file:
apuinfo_list_add	bfd/elf32-ppc.c	/^apuinfo_list_add (unsigned long value)$/;"	f	file:
apuinfo_list_element	bfd/elf32-ppc.c	/^apuinfo_list_element (unsigned long number)$/;"	f	file:
apuinfo_list_finish	bfd/elf32-ppc.c	/^apuinfo_list_finish (void)$/;"	f	file:
apuinfo_list_init	bfd/elf32-ppc.c	/^apuinfo_list_init (void)$/;"	f	file:
apuinfo_list_length	bfd/elf32-ppc.c	/^apuinfo_list_length (void)$/;"	f	file:
apuinfo_set	bfd/elf32-ppc.c	/^static bfd_boolean apuinfo_set;$/;"	v	file:
aput	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
aputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
aq	sim/bfin/bfin-sim.h	/^  bu32 ac0, ac0_copy, ac1, an, aq;$/;"	m	struct:bfin_cpu_state
aq	sim/erc32/erc32.c	/^static unsigned char aq[UARTBUF], bq[UARTBUF];$/;"	v	file:
ar	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t ar[64];$/;"	m	struct:__anon1846
ar_base	gdb/xtensa-tdep.h	/^  int ar_base;			\/* Register number for AR0.  *\/$/;"	m	struct:gdbarch_tdep
ar_cache	bfd/archive.c	/^struct ar_cache$/;"	s	file:
ar_date	include/aout/ar.h	/^  char ar_date[12];		\/* File mtime.  *\/$/;"	m	struct:ar_hdr
ar_fmag	include/aout/ar.h	/^  char ar_fmag[2];		\/* Should contain ARFMAG.  *\/$/;"	m	struct:ar_hdr
ar_gid	include/aout/ar.h	/^  char ar_gid[6];		\/* Owner gid; printed as decimal.  *\/$/;"	m	struct:ar_hdr
ar_hdr	include/aout/ar.h	/^struct ar_hdr$/;"	s
ar_max_namelen	bfd/bfd-in2.h	/^  unsigned char ar_max_namelen;$/;"	m	struct:bfd_target
ar_maxnamelen	bfd/archive.c	162;"	d	file:
ar_mode	include/aout/ar.h	/^  char ar_mode[8];		\/* File mode, printed as octal.   *\/$/;"	m	struct:ar_hdr
ar_name	include/aout/ar.h	/^  char ar_name[16];		\/* Name of this member.  *\/$/;"	m	struct:ar_hdr
ar_pad_char	bfd/bfd-in2.h	/^  char ar_pad_char;$/;"	m	struct:bfd_target
ar_padchar	bfd/archive.c	161;"	d	file:
ar_size	include/aout/ar.h	/^  char ar_size[10];		\/* File size, printed as decimal.  *\/$/;"	m	struct:ar_hdr
ar_uid	include/aout/ar.h	/^  char ar_uid[6];		\/* Owner uid; printed as decimal.  *\/$/;"	m	struct:ar_hdr
arange	bfd/dwarf2.c	/^  struct arange		arange;$/;"	m	struct:funcinfo	typeref:struct:funcinfo::arange	file:
arange	bfd/dwarf2.c	/^  struct arange arange;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::arange	file:
arange	bfd/dwarf2.c	/^struct arange$/;"	s	file:
arange_add	bfd/dwarf2.c	/^arange_add (const struct comp_unit *unit, struct arange *first_arange,$/;"	f	file:
arbfd	bfd/archive.c	/^  bfd *arbfd;$/;"	m	struct:ar_cache	file:
arbitrary_data_slot	gdb/windows-tdep.c	/^    uint32_t arbitrary_data_slot;		\/* %fs:0x0014 *\/$/;"	m	struct:thread_information_block_32	file:
arbitrary_data_slot	gdb/windows-tdep.c	/^    uint64_t arbitrary_data_slot;		\/* %gs:0x0028 *\/$/;"	m	struct:thread_information_block_64	file:
arbitrate_requests	sim/frv/cache.c	/^arbitrate_requests (FRV_CACHE *cache)$/;"	f	file:
arbstat	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 mbsctl, arbstat, mode, fctl;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
arcExtMap	opcodes/arc-ext.c	/^struct arcExtMap$/;"	s	file:
arcExtMap_auxRegName	opcodes/arc-ext.c	/^arcExtMap_auxRegName (long address)$/;"	f
arcExtMap_condCodeName	opcodes/arc-ext.c	/^arcExtMap_condCodeName (int code)$/;"	f
arcExtMap_coreReadWrite	opcodes/arc-ext.c	/^arcExtMap_coreReadWrite (int regnum)$/;"	f
arcExtMap_coreRegName	opcodes/arc-ext.c	/^arcExtMap_coreRegName (int regnum)$/;"	f
arcExtMap_genOpcode	opcodes/arc-ext.c	/^arcExtMap_genOpcode (const extInstruction_t *einsn,$/;"	f
arcExtMap_insn	opcodes/arc-ext.c	/^arcExtMap_insn (int opcode, unsigned long long insn)$/;"	f
arc_NToperand	opcodes/arc-opc.c	/^const unsigned arc_NToperand = FKT_NT;$/;"	v
arc_Toperand	opcodes/arc-opc.c	/^const unsigned arc_Toperand = FKT_T;$/;"	v
arc_analyze_prologue	gdb/arc-tdep.c	/^arc_analyze_prologue (struct gdbarch *gdbarch, const CORE_ADDR entrypoint,$/;"	f	file:
arc_arch_is_em	gdb/arc-tdep.h	/^arc_arch_is_em (const struct bfd_arch_info* arch)$/;"	f
arc_arch_is_hs	gdb/arc-tdep.h	/^arc_arch_is_hs (const struct bfd_arch_info* arch)$/;"	f
arc_aux_reg	include/opcode/arc.h	/^struct arc_aux_reg$/;"	s
arc_aux_regs	opcodes/arc-opc.c	/^const struct arc_aux_reg arc_aux_regs[] =$/;"	v	typeref:struct:arc_aux_reg
arc_bfd_get_16	bfd/elf32-arc.c	180;"	d	file:
arc_bfd_get_32	bfd/elf32-arc.c	181;"	d	file:
arc_bfd_get_8	bfd/elf32-arc.c	179;"	d	file:
arc_bfd_put_16	bfd/elf32-arc.c	183;"	d	file:
arc_bfd_put_32	bfd/elf32-arc.c	184;"	d	file:
arc_bfd_put_8	bfd/elf32-arc.c	182;"	d	file:
arc_breakpoint_kind_from_pc	gdb/arc-tdep.c	/^arc_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
arc_brk_be	gdb/arc-tdep.c	/^static const gdb_byte arc_brk_be[] = { 0x25, 0x6f, 0x00, 0x3f };$/;"	v	file:
arc_brk_le	gdb/arc-tdep.c	/^static const gdb_byte arc_brk_le[] = { 0x6f, 0x25, 0x3f, 0x00 };$/;"	v	file:
arc_brk_s_be	gdb/arc-tdep.c	/^static const gdb_byte arc_brk_s_be[] = { 0x7f, 0xff };$/;"	v	file:
arc_brk_s_le	gdb/arc-tdep.c	/^static const gdb_byte arc_brk_s_le[] = { 0xff, 0x7f };$/;"	v	file:
arc_cannot_fetch_register	gdb/arc-tdep.c	/^arc_cannot_fetch_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
arc_cannot_store_register	gdb/arc-tdep.c	/^arc_cannot_store_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
arc_compatible	bfd/cpu-arc.c	/^arc_compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
arc_condition_code	opcodes/arc-dis.h	/^enum arc_condition_code$/;"	g
arc_create_forced_local_got_entries_for_tls	bfd/elf32-arc.c	/^arc_create_forced_local_got_entries_for_tls (struct bfd_hash_entry *bh,$/;"	f	file:
arc_debug	gdb/arc-tdep.c	/^int arc_debug;$/;"	v
arc_delayed_print_insn	gdb/arc-tdep.c	/^arc_delayed_print_insn (bfd_vma addr, struct disassemble_info *info)$/;"	f
arc_disassemble_info	gdb/arc-tdep.c	/^arc_disassemble_info (struct gdbarch *gdbarch)$/;"	f
arc_disassemble_info	opcodes/arc-dis.c	/^struct arc_disassemble_info$/;"	s	file:
arc_disassembler_options	gdb/arc-tdep.c	/^static char *arc_disassembler_options = NULL;$/;"	v	file:
arc_do_relocation	bfd/elf32-arc.c	/^arc_do_relocation (bfd_byte * contents,$/;"	f	file:
arc_dummy_id	gdb/arc-tdep.c	/^arc_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
arc_dump_tdep	gdb/arc-tdep.c	/^arc_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
arc_dwarf2_frame_init_reg	gdb/arc-tdep.c	/^arc_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
arc_elf32_bfd_reloc_type_lookup	bfd/elf32-arc.c	/^arc_elf32_bfd_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
arc_elf32_size_info	bfd/elf32-arc.c	/^const struct elf_size_info arc_elf32_size_info =$/;"	v	typeref:struct:elf_size_info
arc_elf_copy_private_bfd_data	bfd/elf32-arc.c	/^arc_elf_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
arc_elf_final_write_processing	bfd/elf32-arc.c	/^arc_elf_final_write_processing (bfd * abfd,$/;"	f	file:
arc_elf_howto	bfd/elf32-arc.c	/^arc_elf_howto (unsigned int r_type)$/;"	f	file:
arc_elf_howto_init	bfd/elf32-arc.c	/^arc_elf_howto_init (void)$/;"	f	file:
arc_elf_link_hash_table_create	bfd/elf32-arc.c	/^arc_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
arc_elf_merge_attributes	bfd/elf32-arc.c	/^arc_elf_merge_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
arc_elf_merge_private_bfd_data	bfd/elf32-arc.c	/^arc_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
arc_elf_object_p	bfd/elf32-arc.c	/^arc_elf_object_p (bfd * abfd)$/;"	f	file:
arc_elf_print_private_bfd_data	bfd/elf32-arc.c	/^arc_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
arc_elf_reloc	bfd/elf32-arc.c	/^arc_elf_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
arc_elf_set_private_flags	bfd/elf32-arc.c	/^arc_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
arc_extension_map	opcodes/arc-ext.c	/^static struct arcExtMap arc_extension_map;$/;"	v	typeref:struct:arcExtMap	file:
arc_extract_features	bfd/elf32-arc.c	/^arc_extract_features (const char *p)$/;"	f	file:
arc_extract_return_value	gdb/arc-tdep.c	/^arc_extract_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
arc_fill_got_info_for_reloc	bfd/arc-got.h	/^arc_fill_got_info_for_reloc (enum tls_type_e type,$/;"	f
arc_flag_class	include/opcode/arc.h	/^struct arc_flag_class$/;"	s
arc_flag_classes	opcodes/arc-opc.c	/^const struct arc_flag_class arc_flag_classes[] =$/;"	v	typeref:struct:arc_flag_class
arc_flag_operand	include/opcode/arc.h	/^struct arc_flag_operand$/;"	s
arc_flag_operands	opcodes/arc-opc.c	/^const struct arc_flag_operand arc_flag_operands[] =$/;"	v	typeref:struct:arc_flag_operand
arc_flag_special	include/opcode/arc.h	/^struct arc_flag_special$/;"	s
arc_flag_special_cases	opcodes/arc-opc.c	/^const struct arc_flag_special arc_flag_special_cases[] =$/;"	v	typeref:struct:arc_flag_special
arc_fprintf_disasm	gdb/arc-tdep.c	/^arc_fprintf_disasm (void *stream, const char *format, ...)$/;"	f
arc_frame_align	gdb/arc-tdep.c	/^arc_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
arc_frame_base_address	gdb/arc-tdep.c	/^arc_frame_base_address (struct frame_info *this_frame, void **prologue_cache)$/;"	f	file:
arc_frame_cache	gdb/arc-tdep.c	/^struct arc_frame_cache$/;"	s	file:
arc_frame_prev_register	gdb/arc-tdep.c	/^arc_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
arc_frame_this_id	gdb/arc-tdep.c	/^arc_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
arc_frame_unwind	gdb/arc-tdep.c	/^static const struct frame_unwind arc_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
arc_gdbarch_init	gdb/arc-tdep.c	/^arc_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
arc_get_disassembler	opcodes/arc-dis.c	/^arc_get_disassembler (bfd *abfd)$/;"	f
arc_get_local_got_ents	bfd/arc-got.h	/^arc_get_local_got_ents (bfd * abfd)$/;"	f
arc_get_longjmp_target	gdb/arc-tdep.c	/^arc_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
arc_get_plt_version	bfd/elf32-arc.c	/^arc_get_plt_version (struct bfd_link_info *info)$/;"	f	file:
arc_got_entry_type_for_reloc	bfd/arc-got.h	/^arc_got_entry_type_for_reloc (reloc_howto_type *howto)$/;"	f
arc_info_to_howto_rel	bfd/elf32-arc.c	/^arc_info_to_howto_rel (bfd * abfd,$/;"	f	file:
arc_insn_decode	opcodes/arc-dis.c	/^void arc_insn_decode (bfd_vma addr,$/;"	f
arc_insn_dump	gdb/arc-tdep.c	/^arc_insn_dump (const struct arc_instruction &insn)$/;"	f
arc_insn_get_branch_target	gdb/arc-tdep.c	/^arc_insn_get_branch_target (const struct arc_instruction &insn)$/;"	f
arc_insn_get_linear_next_pc	gdb/arc-tdep.c	/^arc_insn_get_linear_next_pc (const struct arc_instruction &insn)$/;"	f
arc_insn_get_memory_base_reg	gdb/arc-tdep.c	/^arc_insn_get_memory_base_reg (const struct arc_instruction &insn)$/;"	f
arc_insn_get_memory_offset	gdb/arc-tdep.c	/^arc_insn_get_memory_offset (const struct arc_instruction &insn)$/;"	f
arc_insn_get_operand_value	gdb/arc-tdep.c	/^arc_insn_get_operand_value (const struct arc_instruction &insn,$/;"	f	file:
arc_insn_get_operand_value_signed	gdb/arc-tdep.c	/^arc_insn_get_operand_value_signed (const struct arc_instruction &insn,$/;"	f	file:
arc_insn_length	opcodes/arc-dis.c	/^arc_insn_length (bfd_byte msb, bfd_byte lsb, struct disassemble_info *info)$/;"	f	file:
arc_insn_operand	opcodes/arc-dis.h	/^struct arc_insn_operand$/;"	s
arc_instruction	opcodes/arc-dis.h	/^struct arc_instruction$/;"	s
arc_is_in_prologue	gdb/arc-tdep.c	/^arc_is_in_prologue (struct gdbarch *gdbarch, const struct arc_instruction &insn,$/;"	f	file:
arc_ldst_data_size	opcodes/arc-dis.h	/^enum arc_ldst_data_size$/;"	g
arc_ldst_writeback_mode	opcodes/arc-dis.h	/^enum arc_ldst_writeback_mode$/;"	g
arc_mach_is_arc600	gdb/arc-tdep.h	/^arc_mach_is_arc600 (struct gdbarch *gdbarch)$/;"	f
arc_mach_is_arc700	gdb/arc-tdep.h	/^arc_mach_is_arc700 (struct gdbarch *gdbarch)$/;"	f
arc_mach_is_arcv2	gdb/arc-tdep.h	/^arc_mach_is_arcv2 (struct gdbarch *gdbarch)$/;"	f
arc_make_frame_cache	gdb/arc-tdep.c	/^arc_make_frame_cache (struct frame_info *this_frame)$/;"	f	file:
arc_newlib_init_osabi	gdb/arc-newlib-tdep.c	/^arc_newlib_init_osabi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
arc_newlib_osabi_sniffer	gdb/arc-newlib-tdep.c	/^arc_newlib_osabi_sniffer (bfd *abfd)$/;"	f	file:
arc_normal_base	gdb/arc-tdep.c	/^static const struct frame_base arc_normal_base = {$/;"	v	typeref:struct:frame_base	file:
arc_nps_address_type	include/opcode/arc.h	/^} arc_nps_address_type;$/;"	t	typeref:enum:__anon1258
arc_num_aux_regs	opcodes/arc-opc.c	/^const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);$/;"	v
arc_num_equiv_tab	opcodes/arc-opc.c	/^const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);$/;"	v
arc_num_flag_operands	opcodes/arc-opc.c	/^const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);$/;"	v
arc_num_flag_special	opcodes/arc-opc.c	/^const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);$/;"	v
arc_num_operands	opcodes/arc-opc.c	/^const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);$/;"	v
arc_num_pseudo_insn	opcodes/arc-opc.c	/^const unsigned arc_num_pseudo_insn =$/;"	v
arc_num_relax_opcodes	opcodes/arc-opc.c	/^const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);$/;"	v
arc_opcode	include/opcode/arc.h	/^struct arc_opcode$/;"	s
arc_opcode_len	opcodes/arc-opc.c	/^arc_opcode_len (const struct arc_opcode *opcode)$/;"	f
arc_opcode_to_insn_type	opcodes/arc-dis.c	/^arc_opcode_to_insn_type (const struct arc_opcode *opcode)$/;"	f	file:
arc_opcodes	opcodes/arc-opc.c	/^const struct arc_opcode arc_opcodes[] =$/;"	v	typeref:struct:arc_opcode
arc_operand	include/opcode/arc.h	/^struct arc_operand$/;"	s
arc_operand_iterator	opcodes/arc-dis.c	/^struct arc_operand_iterator$/;"	s	file:
arc_operand_kind	opcodes/arc-dis.h	/^enum arc_operand_kind$/;"	g
arc_operand_operation	include/opcode/arc.h	/^struct arc_operand_operation$/;"	s
arc_operands	opcodes/arc-opc.c	/^const struct arc_operand arc_operands[] =$/;"	v	typeref:struct:arc_operand
arc_print	gdb/arc-tdep.h	92;"	d
arc_print_frame_cache	gdb/arc-tdep.c	/^arc_print_frame_cache (struct gdbarch *gdbarch, const char *message,$/;"	f	file:
arc_pseudo_insn	include/opcode/arc.h	/^struct arc_pseudo_insn$/;"	s
arc_pseudo_insns	opcodes/arc-opc.c	/^const struct arc_pseudo_insn arc_pseudo_insns[] =$/;"	v	typeref:struct:arc_pseudo_insn
arc_push_dummy_call	gdb/arc-tdep.c	/^arc_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
arc_push_dummy_code	gdb/arc-tdep.c	/^arc_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp, CORE_ADDR funaddr,$/;"	f	file:
arc_pv_get_operand	gdb/arc-tdep.c	/^arc_pv_get_operand (pv_t *regs, const struct arc_instruction &insn, int operand)$/;"	f	file:
arc_regnum	gdb/arc-tdep.h	/^enum arc_regnum$/;"	g
arc_relax_opcodes	opcodes/arc-opc.c	/^const struct arc_opcode arc_relax_opcodes[] =$/;"	v	typeref:struct:arc_opcode
arc_reloc_equiv	opcodes/arc-opc.c	/^const struct arc_reloc_equiv_tab arc_reloc_equiv[] =$/;"	v	typeref:struct:arc_reloc_equiv_tab
arc_reloc_equiv_tab	include/opcode/arc.h	/^struct arc_reloc_equiv_tab$/;"	s
arc_reloc_map	bfd/elf32-arc.c	/^static const struct arc_reloc_map arc_reloc_map[] =$/;"	v	typeref:struct:arc_reloc_map	file:
arc_reloc_map	bfd/elf32-arc.c	/^struct arc_reloc_map$/;"	s	file:
arc_relocation_data	bfd/elf32-arc.c	/^struct arc_relocation_data$/;"	s	file:
arc_return_value	gdb/arc-tdep.c	/^arc_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
arc_skip_prologue	gdb/arc-tdep.c	/^arc_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
arc_special_overflow_checks	bfd/elf32-arc.c	/^arc_special_overflow_checks (const struct arc_relocation_data reloc_data,$/;"	f	file:
arc_store_return_value	gdb/arc-tdep.c	/^arc_store_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
arc_stralloc	bfd/elf32-arc.c	/^arc_stralloc (char * s1, const char * s2)$/;"	f	file:
arc_sw_breakpoint_from_kind	gdb/arc-tdep.c	/^arc_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
arc_tdesc_init	gdb/arc-tdep.c	/^arc_tdesc_init (struct gdbarch_info info, const struct target_desc **tdesc,$/;"	f	file:
arc_type_align	gdb/arc-tdep.c	/^arc_type_align (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
arc_unwind_pc	gdb/arc-tdep.c	/^arc_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
arc_unwind_sp	gdb/arc-tdep.c	/^arc_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
arc_virtual_frame_pointer	gdb/arc-tdep.c	/^arc_virtual_frame_pointer (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
arc_write_pc	gdb/arc-tdep.c	/^arc_write_pc (struct regcache *regcache, CORE_ADDR new_pc)$/;"	f	file:
arch	bfd/bfd-in2.h	/^  enum bfd_architecture arch;$/;"	m	struct:bfd_arch_info	typeref:enum:bfd_arch_info::bfd_architecture
arch	bfd/cpu-sh.c	/^static struct { unsigned long bfd_mach, arch, arch_up; } bfd_to_arch_table[] =$/;"	m	struct:__anon1124	file:
arch	bfd/elf-bfd.h	/^  enum bfd_architecture arch;$/;"	m	struct:elf_backend_data	typeref:enum:elf_backend_data::bfd_architecture
arch	bfd/libecoff.h	/^  enum bfd_architecture arch;$/;"	m	struct:ecoff_backend_data	typeref:enum:ecoff_backend_data::bfd_architecture
arch	bfd/mach-o.h	/^  enum bfd_architecture arch;$/;"	m	struct:bfd_mach_o_backend_data	typeref:enum:bfd_mach_o_backend_data::bfd_architecture
arch	gdb/arm-linux-nat.c	/^  gdb_byte arch;$/;"	m	struct:arm_linux_hwbp_cap	file:
arch	gdb/disasm.h	/^  struct gdbarch *arch () { return m_di.arch (); }$/;"	f	class:gdb_pretty_print_disassembler
arch	gdb/disasm.h	/^  struct gdbarch *arch ()$/;"	f	class:gdb_disassembler
arch	gdb/frame.c	/^    struct gdbarch *arch;$/;"	m	struct:frame_info::__anon2054	typeref:struct:frame_info::__anon2054::gdbarch	file:
arch	gdb/gdbserver/linux-arm-low.c	/^  unsigned char arch;$/;"	m	struct:__anon1851	file:
arch	gdb/gdbserver/tdesc.h	/^  const char *arch = NULL;$/;"	m	struct:target_desc
arch	gdb/m32c-tdep.c	/^  struct gdbarch *arch;$/;"	m	struct:m32c_prologue	typeref:struct:m32c_prologue::gdbarch	file:
arch	gdb/m32c-tdep.c	/^  struct gdbarch *arch;$/;"	m	struct:m32c_pv_state	typeref:struct:m32c_pv_state::gdbarch	file:
arch	gdb/m32c-tdep.c	/^  struct gdbarch *arch;$/;"	m	struct:m32c_reg	typeref:struct:m32c_reg::gdbarch	file:
arch	gdb/osabi.c	/^  enum bfd_architecture arch;   \/* bfd_arch_unknown == wildcard *\/$/;"	m	struct:gdb_osabi_sniffer	typeref:enum:gdb_osabi_sniffer::bfd_architecture	file:
arch	gdb/regcache.c	/^reg_buffer::arch () const$/;"	f	class:reg_buffer
arch	gdb/remote.c	/^  gdbarch *arch;$/;"	m	struct:stop_reply	file:
arch	gdb/rs6000-tdep.c	/^    enum bfd_architecture arch;$/;"	m	struct:variant	typeref:enum:variant::bfd_architecture	file:
arch	gdb/symtab.h	/^    struct gdbarch *arch;$/;"	m	union:symbol::__anon1837	typeref:struct:symbol::__anon1837::gdbarch
arch	gdb/target-descriptions.c	/^  const struct bfd_arch_info *arch = NULL;$/;"	m	struct:tdesc_element	typeref:struct:tdesc_element::bfd_arch_info	file:
arch	include/dis-asm.h	/^  enum bfd_architecture arch;$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::bfd_architecture
arch	include/opcode/hppa.h	/^    enum pa_arch arch;$/;"	m	struct:pa_opcode	typeref:enum:pa_opcode::pa_arch
arch	include/opcode/m68hc11.h	/^  unsigned char  arch;$/;"	m	struct:m68hc11_opcode
arch	include/opcode/m68k.h	/^  unsigned int arch;$/;"	m	struct:m68k_opcode
arch	include/opcode/xgate.h	/^  unsigned char arch;           \/* CPU variant.  *\/$/;"	m	struct:xgate_opcode
arch	opcodes/arm-dis.c	/^  arm_feature_set arch;		\/* Architecture defining this insn.  *\/$/;"	m	struct:opcode16	file:
arch	opcodes/arm-dis.c	/^  arm_feature_set arch;		\/* Architecture defining this insn.  *\/$/;"	m	struct:opcode32	file:
arch	opcodes/sh-opc.h	/^  unsigned int arch;$/;"	m	struct:__anon64
arch1	include/vms/emh.h	/^  unsigned char arch1[4];$/;"	m	struct:vms_emh_mhd
arch2	include/vms/emh.h	/^  unsigned char arch2[4];$/;"	m	struct:vms_emh_mhd
arch64	gdb/aix-thread.c	/^static int arch64;$/;"	v	file:
arch_V850	include/opcode/v850.h	62;"	d
arch_V850E	include/opcode/v850.h	63;"	d
arch_V850E1	include/opcode/v850.h	64;"	d
arch_V850E2	include/opcode/v850.h	65;"	d
arch_V850E2V3	include/opcode/v850.h	66;"	d
arch_V850E3V5	include/opcode/v850.h	67;"	d
arch_boolean_type	gdb/gdbtypes.c	/^arch_boolean_type (struct gdbarch *gdbarch,$/;"	f
arch_character_type	gdb/gdbtypes.c	/^arch_character_type (struct gdbarch *gdbarch,$/;"	f
arch_complex_type	gdb/gdbtypes.c	/^arch_complex_type (struct gdbarch *gdbarch,$/;"	f
arch_composite_type	gdb/gdbtypes.c	/^arch_composite_type (struct gdbarch *gdbarch, const char *name,$/;"	f
arch_data	bfd/elf-bfd.h	/^  const void *arch_data;$/;"	m	struct:elf_backend_data
arch_decfloat_type	gdb/gdbtypes.c	/^arch_decfloat_type (struct gdbarch *gdbarch, int bit, const char *name)$/;"	f
arch_eltdata	bfd/archive.c	164;"	d	file:
arch_eltdata	include/coff/xcoff.h	636;"	d
arch_flags_type	gdb/gdbtypes.c	/^arch_flags_type (struct gdbarch *gdbarch, const char *name, int bit)$/;"	f
arch_float_type	gdb/gdbtypes.c	/^arch_float_type (struct gdbarch *gdbarch,$/;"	f
arch_functions	gdb/guile/scm-arch.c	/^static const scheme_function arch_functions[] =$/;"	v	file:
arch_has_arm_nop	bfd/elf32-arm.c	/^arch_has_arm_nop (struct elf32_arm_link_hash_table *globals)$/;"	f	file:
arch_hdr	bfd/archive.c	165;"	d	file:
arch_header	bfd/libbfd-in.h	/^  char * arch_header;		\/* It's actually a string.  *\/$/;"	m	struct:areltdata
arch_header	bfd/libbfd.h	/^  char * arch_header;		\/* It's actually a string.  *\/$/;"	m	struct:areltdata
arch_info	bfd/bfd-in2.h	/^  const struct bfd_arch_info *arch_info;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_arch_info
arch_info	bfd/format.c	/^  const struct bfd_arch_info *arch_info;$/;"	m	struct:bfd_preserve	typeref:struct:bfd_preserve::bfd_arch_info	file:
arch_info	gdb/language.c	/^  struct language_arch_info arch_info[nr_languages];$/;"	m	struct:language_gdbarch	typeref:struct:language_gdbarch::language_arch_info	file:
arch_info	gdb/osabi.c	/^  const struct bfd_arch_info *arch_info;$/;"	m	struct:gdb_osabi_handler	typeref:struct:gdb_osabi_handler::bfd_arch_info	file:
arch_info_300	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_300$/;"	v	file:
arch_info_400	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_400$/;"	v	file:
arch_info_450	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_450$/;"	v	file:
arch_info_500	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_500$/;"	v	file:
arch_info_550	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_550$/;"	v	file:
arch_info_simple	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_simple$/;"	v	file:
arch_info_struct	bfd/cpu-alpha.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-arc.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-arm.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-avr.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-ft32.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-iq2000.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-m32c.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-m32r.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-m68k.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-mips.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-msp430.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-mt.c	/^const bfd_arch_info_type arch_info_struct[] =$/;"	v
arch_info_struct	bfd/cpu-nds32.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-nfp.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-nios2.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-ns32k.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-riscv.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-rs6000.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-rx.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-score.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-sh.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-sparc.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-v850.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-v850_rh850.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-wasm32.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-z80.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_struct	bfd/cpu-z8k.c	/^static const bfd_arch_info_type arch_info_struct[] =$/;"	v	file:
arch_info_tomcat	bfd/cpu-frv.c	/^static const bfd_arch_info_type arch_info_tomcat$/;"	v	file:
arch_integer_type	gdb/gdbtypes.c	/^arch_integer_type (struct gdbarch *gdbarch,$/;"	f
arch_lwp_info	gdb/arm-linux-nat.c	/^struct arch_lwp_info$/;"	s	file:
arch_lwp_info	gdb/gdbserver/linux-arm-low.c	/^struct arch_lwp_info$/;"	s	file:
arch_lwp_info	gdb/gdbserver/linux-mips-low.c	/^struct arch_lwp_info$/;"	s	file:
arch_lwp_info	gdb/nat/aarch64-linux-hw-point.h	/^struct arch_lwp_info$/;"	s
arch_lwp_info	gdb/nat/x86-linux.c	/^struct arch_lwp_info$/;"	s	file:
arch_lwp_info	gdb/s390-linux-nat.c	/^struct arch_lwp_info$/;"	s	file:
arch_name	bfd/bfd-in2.h	/^  const char *arch_name;$/;"	m	struct:bfd_arch_info
arch_object	gdb/python/py-arch.c	/^} arch_object;$/;"	t	typeref:struct:arch_object_type_object	file:
arch_object_data	gdb/guile/scm-arch.c	/^static struct gdbarch_data *arch_object_data = NULL;$/;"	v	typeref:struct:gdbarch_data	file:
arch_object_data	gdb/python/py-arch.c	/^static struct gdbarch_data *arch_object_data = NULL;$/;"	v	typeref:struct:gdbarch_data	file:
arch_object_data_init	gdb/python/py-arch.c	/^arch_object_data_init (struct gdbarch *gdbarch)$/;"	f	file:
arch_object_methods	gdb/python/py-arch.c	/^static PyMethodDef arch_object_methods [] = {$/;"	v	file:
arch_object_to_gdbarch	gdb/python/py-arch.c	/^arch_object_to_gdbarch (PyObject *obj)$/;"	f
arch_object_type	gdb/python/py-arch.c	/^PyTypeObject arch_object_type = {$/;"	v
arch_object_type_object	gdb/python/py-arch.c	/^typedef struct arch_object_type_object {$/;"	s	file:
arch_op32	opcodes/sh-opc.h	227;"	d
arch_opann_mask	opcodes/sh-opc.h	228;"	d
arch_pointer_type	gdb/gdbtypes.c	/^arch_pointer_type (struct gdbarch *gdbarch,$/;"	f
arch_private	gdb/gdbserver/linux-low.h	/^  struct arch_lwp_info *arch_private;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::arch_lwp_info
arch_private	gdb/gdbserver/linux-low.h	/^  struct arch_process_info *arch_private;$/;"	m	struct:process_info_private	typeref:struct:process_info_private::arch_process_info
arch_private	gdb/linux-nat.h	/^  struct arch_lwp_info *arch_private;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::arch_lwp_info
arch_process_info	gdb/gdbserver/linux-aarch64-low.c	/^struct arch_process_info$/;"	s	file:
arch_process_info	gdb/gdbserver/linux-arm-low.c	/^struct arch_process_info$/;"	s	file:
arch_process_info	gdb/gdbserver/linux-mips-low.c	/^struct arch_process_info$/;"	s	file:
arch_process_info	gdb/gdbserver/linux-x86-low.c	/^struct arch_process_info$/;"	s	file:
arch_regs	gdb/target-descriptions.c	/^  std::vector<tdesc_arch_reg> arch_regs;$/;"	m	struct:tdesc_arch_data	file:
arch_separator	include/opcode/v850.h	68;"	d
arch_setup	gdb/gdbserver/linux-low.h	/^  void (*arch_setup) (void);$/;"	m	struct:linux_target_ops
arch_setup	gdb/gdbserver/lynx-low.h	/^  void (*arch_setup) (void);$/;"	m	struct:lynx_target_ops
arch_setup	gdb/gdbserver/nto-low.h	/^  void (*arch_setup) (void);$/;"	m	struct:nto_target_ops
arch_setup	gdb/gdbserver/win32-low.h	/^  void (*arch_setup) (void);$/;"	m	struct:win32_target_ops
arch_sh1	opcodes/sh-opc.h	241;"	d
arch_sh1_base	opcodes/sh-opc.h	213;"	d
arch_sh2	opcodes/sh-opc.h	242;"	d
arch_sh2_base	opcodes/sh-opc.h	214;"	d
arch_sh2_up	opcodes/sh-opc.h	322;"	d
arch_sh2a	opcodes/sh-opc.h	243;"	d
arch_sh2a_base	opcodes/sh-opc.h	220;"	d
arch_sh2a_nofpu	opcodes/sh-opc.h	244;"	d
arch_sh2a_nofpu_or_sh3_nommu	opcodes/sh-opc.h	258;"	d
arch_sh2a_nofpu_or_sh3_nommu_up	opcodes/sh-opc.h	326;"	d
arch_sh2a_nofpu_or_sh4_nommu_nofpu	opcodes/sh-opc.h	257;"	d
arch_sh2a_nofpu_or_sh4_nommu_nofpu_up	opcodes/sh-opc.h	330;"	d
arch_sh2a_nofpu_up	opcodes/sh-opc.h	334;"	d
arch_sh2a_or_sh3e	opcodes/sh-opc.h	259;"	d
arch_sh2a_or_sh3e_up	opcodes/sh-opc.h	355;"	d
arch_sh2a_or_sh4	opcodes/sh-opc.h	260;"	d
arch_sh2a_or_sh4_up	opcodes/sh-opc.h	358;"	d
arch_sh2a_sh3_base	opcodes/sh-opc.h	215;"	d
arch_sh2a_sh4_base	opcodes/sh-opc.h	217;"	d
arch_sh2a_up	opcodes/sh-opc.h	361;"	d
arch_sh2e	opcodes/sh-opc.h	245;"	d
arch_sh2e_up	opcodes/sh-opc.h	353;"	d
arch_sh3	opcodes/sh-opc.h	248;"	d
arch_sh3_base	opcodes/sh-opc.h	216;"	d
arch_sh3_dsp	opcodes/sh-opc.h	250;"	d
arch_sh3_dsp_up	opcodes/sh-opc.h	371;"	d
arch_sh3_nommu	opcodes/sh-opc.h	247;"	d
arch_sh3_nommu_up	opcodes/sh-opc.h	336;"	d
arch_sh3_up	opcodes/sh-opc.h	339;"	d
arch_sh3e	opcodes/sh-opc.h	249;"	d
arch_sh3e_up	opcodes/sh-opc.h	362;"	d
arch_sh4	opcodes/sh-opc.h	251;"	d
arch_sh4_base	opcodes/sh-opc.h	218;"	d
arch_sh4_nofpu	opcodes/sh-opc.h	254;"	d
arch_sh4_nofpu_up	opcodes/sh-opc.h	345;"	d
arch_sh4_nommu_nofpu	opcodes/sh-opc.h	256;"	d
arch_sh4_nommu_nofpu_up	opcodes/sh-opc.h	343;"	d
arch_sh4_up	opcodes/sh-opc.h	364;"	d
arch_sh4a	opcodes/sh-opc.h	252;"	d
arch_sh4a_base	opcodes/sh-opc.h	219;"	d
arch_sh4a_nofpu	opcodes/sh-opc.h	255;"	d
arch_sh4a_nofpu_up	opcodes/sh-opc.h	348;"	d
arch_sh4a_up	opcodes/sh-opc.h	366;"	d
arch_sh4al_dsp	opcodes/sh-opc.h	253;"	d
arch_sh4al_dsp_up	opcodes/sh-opc.h	373;"	d
arch_sh_base_mask	opcodes/sh-opc.h	221;"	d
arch_sh_co_mask	opcodes/sh-opc.h	238;"	d
arch_sh_dp_fpu	opcodes/sh-opc.h	236;"	d
arch_sh_dsp	opcodes/sh-opc.h	246;"	d
arch_sh_dsp_up	opcodes/sh-opc.h	369;"	d
arch_sh_has_dsp	opcodes/sh-opc.h	237;"	d
arch_sh_has_mmu	opcodes/sh-opc.h	231;"	d
arch_sh_mmu_mask	opcodes/sh-opc.h	232;"	d
arch_sh_no_co	opcodes/sh-opc.h	234;"	d
arch_sh_no_mmu	opcodes/sh-opc.h	230;"	d
arch_sh_sp_fpu	opcodes/sh-opc.h	235;"	d
arch_sh_up	opcodes/sh-opc.h	320;"	d
arch_size	bfd/elf-bfd.h	/^  unsigned char arch_size, log_file_align;$/;"	m	struct:elf_size_info
arch_smob	gdb/guile/guile-internal.h	/^typedef struct _arch_smob arch_smob;$/;"	t	typeref:struct:_arch_smob
arch_smob_name	gdb/guile/scm-arch.c	/^static const char arch_smob_name[] = "gdb:arch";$/;"	v	file:
arch_smob_tag	gdb/guile/scm-arch.c	/^static scm_t_bits arch_smob_tag;$/;"	v	file:
arch_stratum	gdb/target.h	/^    arch_stratum,		\/* Architecture overrides *\/$/;"	e	enum:strata
arch_type	gdb/gdbtypes.c	/^arch_type (struct gdbarch *gdbarch,$/;"	f
arch_up	bfd/cpu-sh.c	/^static struct { unsigned long bfd_mach, arch, arch_up; } bfd_to_arch_table[] =$/;"	m	struct:__anon1124	file:
arch_xhdr	include/coff/xcoff.h	637;"	d
arch_xhdr_big	include/coff/xcoff.h	639;"	d
archentries	bfd/mach-o.c	/^  mach_o_fat_archentry *archentries;$/;"	m	struct:mach_o_fat_data_struct	file:
arches	gdb/gdbarch.c	/^  struct gdbarch_list *arches;$/;"	m	struct:gdbarch_registration	typeref:struct:gdbarch_registration::gdbarch_list	file:
architecture	bfd/pef.h	/^  unsigned long architecture;$/;"	m	struct:bfd_pef_header
architecture	include/opcode/sparc.h	/^  short architecture;	\/* Bitmask of sparc_opcode_arch_val's.  *\/$/;"	m	struct:sparc_opcode
architecture	include/opcode/sparc.h	/^  short architecture;$/;"	m	struct:__anon1273
architecture	sim/common/sim-base.h	/^  const struct bfd_arch_info *architecture;$/;"	m	struct:__anon638	typeref:struct:__anon638::bfd_arch_info
architectures	bfd/cpu-arm.c	/^architectures[] =$/;"	v	typeref:struct:__anon1104	file:
archive	bfd/coff-rs6000.c	/^  bfd *archive;$/;"	m	struct:archive_iterator	file:
archive	bfd/xcofflink.c	/^  bfd *archive;$/;"	m	struct:xcoff_archive_info	file:
archive_bfd	gdb/gdb_bfd.c	/^  bfd *archive_bfd = nullptr;$/;"	m	struct:gdb_bfd_data	file:
archive_close_worker	bfd/archive.c	/^archive_close_worker (void **slot, void *inf ATTRIBUTE_UNUSED)$/;"	f	file:
archive_head	bfd/bfd-in2.h	/^  struct bfd *archive_head;    \/* The first BFD in the archive.  *\/$/;"	m	struct:bfd	typeref:struct:bfd::bfd
archive_head	bfd/libbfd-in.h	/^  bfd *archive_head;		\/* Only interesting in output routines.  *\/$/;"	m	struct:artdata
archive_head	bfd/libbfd.h	/^  bfd *archive_head;		\/* Only interesting in output routines.  *\/$/;"	m	struct:artdata
archive_info	bfd/xcofflink.c	/^  htab_t archive_info;$/;"	m	struct:xcoff_link_hash_table	file:
archive_iterator	bfd/coff-rs6000.c	/^struct archive_iterator$/;"	s	file:
archive_iterator_begin	bfd/coff-rs6000.c	/^archive_iterator_begin (struct archive_iterator *iterator,$/;"	f	file:
archive_iterator_next	bfd/coff-rs6000.c	/^archive_iterator_next (struct archive_iterator *iterator)$/;"	f	file:
archive_next	bfd/bfd-in2.h	/^  struct bfd *archive_next;    \/* The next BFD in the archive.  *\/$/;"	m	struct:bfd	typeref:struct:bfd::bfd
archive_pass	bfd/bfd-in2.h	/^  int archive_pass;$/;"	m	struct:bfd
archpy_disassemble	gdb/python/py-arch.c	/^archpy_disassemble (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
archpy_name	gdb/python/py-arch.c	/^archpy_name (PyObject *self, PyObject *args)$/;"	f	file:
are_digits	sim/ppc/registers.c	/^are_digits(const char *digits)$/;"	f
areaE	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^  real areaE$/;"	v	program:rectangle_Test
area_entry	gdb/prologue-value.c	/^struct pv_area::area_entry$/;"	s	class:pv_area	file:
areg_number	gdb/xtensa-tdep.c	/^areg_number (struct gdbarch *gdbarch, int ar_regnum, unsigned int wb)$/;"	f	file:
aregs	gdb/xtensa-tdep.c	/^  CORE_ADDR aregs[XTENSA_NUM_SAVED_AREGS];$/;"	m	struct:xtensa_windowed_frame_cache	file:
arelent	bfd/bfd-in2.h	/^arelent;$/;"	t	typeref:struct:reloc_cache_entry
arelent_chain	bfd/bfd-in2.h	/^arelent_chain;$/;"	t	typeref:struct:relent_chain
arelt_data	bfd/bfd-in2.h	/^  void *arelt_data;$/;"	m	struct:bfd
arelt_size	bfd/libbfd-in.h	109;"	d
arelt_size	bfd/libbfd.h	114;"	d
areltdata	bfd/libbfd-in.h	/^struct areltdata$/;"	s
areltdata	bfd/libbfd.h	/^struct areltdata$/;"	s
arg	gdb/common/cleanups.c	/^  void *arg;$/;"	m	struct:cleanup	file:
arg	gdb/continuations.c	/^  void *arg;$/;"	m	struct:continuation	file:
arg	gdb/stap-probe.h	/^  const char *arg;$/;"	m	struct:stap_parse_info
arg	gdb/testsuite/gdb.cp/templates.cc	/^FunctionArg<int> arg;$/;"	v
arg	include/opcode/cr16.h	/^  argument arg[MAX_OPERANDS];$/;"	m	struct:__anon1332
arg	include/opcode/crx.h	/^    argument arg[MAX_OPERANDS];$/;"	m	struct:__anon1268
arg	include/opcode/h8300.h	/^struct arg $/;"	s
arg	include/opcode/pj.h	/^  unsigned char arg[2];$/;"	m	struct:pj_opc_info_t
arg	include/opcode/spu.h	/^   int arg[5];$/;"	m	struct:spu_opcode
arg	opcodes/mep-asm.c	/^} arg;$/;"	t	typeref:struct:__anon41	file:
arg	opcodes/sh-opc.h	/^  sh_arg_type arg[4];$/;"	m	struct:__anon64
arg	opcodes/sparc-opc.c	/^} arg;$/;"	t	typeref:struct:__anon5	file:
arg	sim/common/sim-options.h	/^  const char *arg;$/;"	m	struct:__anon630
arg	sim/erc32/sis.h	/^    int32           arg;$/;"	m	struct:evcell
arg	sim/erc32/sis.h	/^    int32           arg;$/;"	m	struct:irqcell
arg	sim/h8300/writecode.c	/^  char *arg;$/;"	m	struct:__anon778	file:
arg	sim/m32c/syscalls.c	/^arg (int bytes)$/;"	f	file:
arg	sim/rx/syscalls.c	/^arg ()$/;"	f	file:
arg	sim/testsuite/common/alu-tst.c	/^  unsigned64 arg;$/;"	m	struct:__anon852	file:
arg0	sim/common/sim-watch.h	/^  unsigned long arg0;$/;"	m	struct:_sim_watch_point
arg0_128	gdb/testsuite/gdb.base/dfp-test.c	/^arg0_128 (_Decimal128 arg0, _Decimal128 arg1, _Decimal128 arg2,$/;"	f	file:
arg0_32	gdb/testsuite/gdb.base/dfp-test.c	/^arg0_32 (_Decimal32 arg0, _Decimal32 arg1, _Decimal32 arg2,$/;"	f	file:
arg0_64	gdb/testsuite/gdb.base/dfp-test.c	/^arg0_64 (_Decimal64 arg0, _Decimal64 arg1, _Decimal64 arg2,$/;"	f	file:
arg1	gdb/linux-record.h	/^  int arg1;$/;"	m	struct:linux_record_tdep
arg1	include/gdb/callback.h	/^  long arg1, arg2, arg3, arg4;$/;"	m	struct:cb_syscall
arg1	sim/common/sim-watch.h	/^  unsigned long arg1;$/;"	m	struct:_sim_watch_point
arg2	gdb/linux-record.h	/^  int arg2;$/;"	m	struct:linux_record_tdep
arg2	include/gdb/callback.h	/^  long arg1, arg2, arg3, arg4;$/;"	m	struct:cb_syscall
arg3	gdb/linux-record.h	/^  int arg3;$/;"	m	struct:linux_record_tdep
arg3	include/gdb/callback.h	/^  long arg1, arg2, arg3, arg4;$/;"	m	struct:cb_syscall
arg4	gdb/linux-record.h	/^  int arg4;$/;"	m	struct:linux_record_tdep
arg4	include/gdb/callback.h	/^  long arg1, arg2, arg3, arg4;$/;"	m	struct:cb_syscall
arg5	gdb/linux-record.h	/^  int arg5;$/;"	m	struct:linux_record_tdep
arg6	gdb/linux-record.h	/^  int arg6;$/;"	m	struct:linux_record_tdep
arg7	gdb/linux-record.h	/^  int arg7;$/;"	m	struct:linux_record_tdep
arg_32bit_limm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_limm[] = { LIMM };$/;"	v
arg_32bit_limmlimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };$/;"	v
arg_32bit_limmrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_limmrc[]   = { LIMM, RC };$/;"	v
arg_32bit_limms12	opcodes/arc-opc.c	/^const unsigned char arg_32bit_limms12[]  = { LIMM, SIMM12_20 };$/;"	v
arg_32bit_limmu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_limmu6[]   = { LIMM, UIMM6_20 };$/;"	v
arg_32bit_ralimmlimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };$/;"	v
arg_32bit_ralimmrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };$/;"	v
arg_32bit_ralimmu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };$/;"	v
arg_32bit_rarblimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };$/;"	v
arg_32bit_rarbrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rarbrc[]	 = { RA, RB, RC };$/;"	v
arg_32bit_rarbu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rarbu6[]	 = { RA, RB, UIMM6_20 };$/;"	v
arg_32bit_rblimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rblimm[] = { RB, LIMM };$/;"	v
arg_32bit_rbrblimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };$/;"	v
arg_32bit_rbrbrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbrbrc[]	 = { RB, RBdup, RC };$/;"	v
arg_32bit_rbrbs12	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbrbs12[]	 = { RB, RBdup, SIMM12_20 };$/;"	v
arg_32bit_rbrbu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbrbu6[]	 = { RB, RBdup, UIMM6_20 };$/;"	v
arg_32bit_rbrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbrc[]   = { RB, RC };$/;"	v
arg_32bit_rbu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rbu6[]   = { RB, UIMM6_20 };$/;"	v
arg_32bit_rc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_rc[]   = { RC };$/;"	v
arg_32bit_u6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_u6[]   = { UIMM6_20 };$/;"	v
arg_32bit_zalimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };$/;"	v
arg_32bit_zalimmlimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };$/;"	v
arg_32bit_zalimmrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };$/;"	v
arg_32bit_zalimms12	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zalimms12[]  = { ZA, LIMM, SIMM12_20 };$/;"	v
arg_32bit_zalimmu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };$/;"	v
arg_32bit_zarblimm	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };$/;"	v
arg_32bit_zarbrc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zarbrc[]	 = { ZA, RB, RC };$/;"	v
arg_32bit_zarbu6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zarbu6[]	 = { ZA, RB, UIMM6_20 };$/;"	v
arg_32bit_zarc	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zarc[]   = { ZA, RC };$/;"	v
arg_32bit_zau6	opcodes/arc-opc.c	/^const unsigned char arg_32bit_zau6[]   = { ZA, UIMM6_20 };$/;"	v
arg_c	include/opcode/cr16.h	/^  arg_c,$/;"	e	enum:__anon1327
arg_c	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_cc	include/opcode/cr16.h	/^  arg_cc,$/;"	e	enum:__anon1327
arg_copr	include/opcode/crx.h	/^    arg_idxr, arg_rbase, arg_copr, arg_copsr,$/;"	e	enum:__anon1263
arg_copsr	include/opcode/crx.h	/^    arg_idxr, arg_rbase, arg_copr, arg_copsr,$/;"	e	enum:__anon1263
arg_cr	include/opcode/cr16.h	/^  arg_cr,$/;"	e	enum:__anon1327
arg_cr	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_crp	include/opcode/cr16.h	/^  arg_crp,$/;"	e	enum:__anon1327
arg_ic	include/opcode/cr16.h	/^  arg_ic,$/;"	e	enum:__anon1327
arg_ic	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_icr	include/opcode/cr16.h	/^  arg_icr,$/;"	e	enum:__anon1327
arg_icr	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_idxr	include/opcode/cr16.h	/^  arg_idxr,$/;"	e	enum:__anon1327
arg_idxr	include/opcode/crx.h	/^    arg_idxr, arg_rbase, arg_copr, arg_copsr,$/;"	e	enum:__anon1263
arg_idxrp	include/opcode/cr16.h	/^  arg_idxrp,$/;"	e	enum:__anon1327
arg_info	opcodes/z8k-opc.h	/^  unsigned int arg_info[4];$/;"	m	struct:__anon28
arg_none	opcodes/arc-opc.c	/^const unsigned char arg_none[]		 = { 0 };$/;"	v
arg_offset	gdb/riscv-tdep.c	/^  int arg_offset;$/;"	m	struct:riscv_memory_offsets	file:
arg_p	gdb/mi/mi-getopt.h	/^    int arg_p;$/;"	m	struct:mi_opt
arg_pr	include/opcode/cr16.h	/^  arg_pr,$/;"	e	enum:__anon1327
arg_print	opcodes/riscv-dis.c	/^arg_print (struct disassemble_info *info, unsigned long val,$/;"	f	file:
arg_prp	include/opcode/cr16.h	/^  arg_prp,$/;"	e	enum:__anon1327
arg_r	include/opcode/cr16.h	/^  arg_r,$/;"	e	enum:__anon1327
arg_r	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_ra	include/opcode/cr16.h	/^  arg_ra,$/;"	e	enum:__anon1327
arg_rbase	include/opcode/cr16.h	/^  arg_rbase,$/;"	e	enum:__anon1327
arg_rbase	include/opcode/crx.h	/^    arg_idxr, arg_rbase, arg_copr, arg_copsr,$/;"	e	enum:__anon1263
arg_reg	opcodes/z8k-dis.c	/^  unsigned long arg_reg[0x0f];$/;"	m	struct:__anon72	file:
arg_regs	gdb/tic6x-tdep.c	/^static const int arg_regs[] = { 4, 20, 6, 22, 8, 24, 10, 26, 12, 28 };$/;"	v	file:
arg_regs_fp	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^arg_regs_fp:$/;"	l
arg_regs_fp_mov_s	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^arg_regs_fp_mov_s:$/;"	l
arg_regs_sp	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^arg_regs_sp:$/;"	l
arg_reloc	bfd/som.c	/^  unsigned int arg_reloc;$/;"	m	struct:som_misc_symbol_info	file:
arg_rp	include/opcode/cr16.h	/^  arg_rp,$/;"	e	enum:__anon1327
arg_rpbase	include/opcode/cr16.h	/^  arg_rpbase,$/;"	e	enum:__anon1327
arg_sc	include/opcode/crx.h	/^    arg_r, arg_c, arg_cr, arg_ic, arg_icr, arg_sc,$/;"	e	enum:__anon1263
arg_sym	gdb/ada-lang.c	/^  struct symbol *arg_sym;$/;"	m	struct:match_data	typeref:struct:match_data::symbol	file:
arg_type	gdb/stap-probe.h	/^  struct type *arg_type;$/;"	m	struct:stap_parse_info	typeref:struct:stap_parse_info::type
arg_type	include/opcode/cr16.h	/^  argtype arg_type;$/;"	m	struct:__anon1333
arg_type	include/opcode/crx.h	/^    argtype arg_type;$/;"	m	struct:__anon1269
arg_type	include/opcode/metag.h	/^  unsigned int arg_type;$/;"	m	struct:__anon1253
arg_type_list	sim/sh/gencode.c	/^const char * const arg_type_list[] =$/;"	v	file:
argarray_test_func	gdb/testsuite/gdb.trace/collection.c	/^int argarray_test_func (argarray)$/;"	f
argbuf	sim/cris/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/cris/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/cris/cpuv10.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/cris/cpuv10.h	/^struct argbuf {$/;"	s
argbuf	sim/cris/cpuv32.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/cris/cpuv32.h	/^struct argbuf {$/;"	s
argbuf	sim/frv/cpu.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/frv/cpu.h	/^struct argbuf {$/;"	s
argbuf	sim/frv/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/frv/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/iq2000/cpu.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/iq2000/cpu.h	/^struct argbuf {$/;"	s
argbuf	sim/iq2000/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/iq2000/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/lm32/cpu.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/lm32/cpu.h	/^struct argbuf {$/;"	s
argbuf	sim/lm32/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/lm32/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/m32r/cpu.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/m32r/cpu.h	/^struct argbuf {$/;"	s
argbuf	sim/m32r/cpu2.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/m32r/cpu2.h	/^struct argbuf {$/;"	s
argbuf	sim/m32r/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/m32r/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/m32r/cpux.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/m32r/cpux.h	/^struct argbuf {$/;"	s
argbuf	sim/or1k/cpu.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/or1k/cpu.h	/^struct argbuf {$/;"	s
argbuf	sim/or1k/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/or1k/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/sh64/cpuall.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/sh64/cpuall.h	/^struct argbuf {$/;"	s
argbuf	sim/sh64/defs-compact.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/sh64/defs-compact.h	/^struct argbuf {$/;"	s
argbuf	sim/sh64/defs-media.h	/^  struct argbuf argbuf;$/;"	m	struct:scache	typeref:struct:scache::argbuf
argbuf	sim/sh64/defs-media.h	/^struct argbuf {$/;"	s
argc	gdb/inferior.h	/^  int argc = 0;$/;"	m	class:inferior
argc	gdb/macrotab.h	/^  int argc : 30;$/;"	m	struct:macro_definition
argc	gdb/main.h	/^  int argc;$/;"	m	struct:captured_main_args
argc	gdb/mi/mi-parse.h	/^    int argc;$/;"	m	struct:mi_parse
argclass	gdb/common/format.h	/^  enum argclass argclass;$/;"	m	struct:format_piece	typeref:enum:format_piece::argclass
argclass	gdb/common/format.h	/^enum argclass$/;"	g
arglist	gdb/ada-exp.y	/^arglist	:		{ $$ = 0; }$/;"	l
arglist	gdb/ada-exp.y	/^arglist	:	exp$/;"	l
arglist	gdb/c-exp.y	/^arglist	:	arglist ',' exp   %prec ABOVE_COMMA$/;"	l
arglist	gdb/c-exp.y	/^arglist	:	exp$/;"	l
arglist	gdb/c-exp.y	/^arglist	:$/;"	l
arglist	gdb/f-exp.y	/^arglist	:	arglist ',' exp   %prec ABOVE_COMMA$/;"	l
arglist	gdb/f-exp.y	/^arglist	:	exp$/;"	l
arglist	gdb/f-exp.y	/^arglist	:$/;"	l
arglist	gdb/f-exp.y	/^arglist :	subrange$/;"	l
arglist	gdb/go-exp.y	/^arglist	:	arglist ',' exp   %prec ABOVE_COMMA$/;"	l
arglist	gdb/go-exp.y	/^arglist	:	exp$/;"	l
arglist	gdb/go-exp.y	/^arglist	:$/;"	l
arglist	gdb/m2-exp.y	/^arglist	:	arglist ',' exp   %prec ABOVE_COMMA$/;"	l
arglist	gdb/m2-exp.y	/^arglist	:	exp$/;"	l
arglist	gdb/m2-exp.y	/^arglist	:$/;"	l
arglist	gdb/p-exp.y	/^arglist	:$/;"	l
arglist	include/hp-symtab.h	/^  dnttpointer arglist        ;     \/* ptr to argument list          *\/$/;"	m	struct:dntt_type_template
arglist	include/hp-symtab.h	/^  dnttpointer arglist        ;     \/* ptr to argument list         *\/$/;"	m	struct:dntt_type_func_template
arglist_len	gdb/parse.c	/^int arglist_len;$/;"	v
argloc	gdb/riscv-tdep.c	/^  } argloc[2];$/;"	m	struct:riscv_arg_info	typeref:struct:riscv_arg_info::location	file:
argnum	gdb/aarch64-tdep.c	/^  unsigned argnum;$/;"	m	struct:aarch64_call_info	file:
argp	gdb/s390-tdep.c	/^    CORE_ADDR argp;$/;"	m	struct:s390_arg_state	file:
argp	sim/m32c/syscalls.c	/^int argp, stackp;$/;"	v
argp	sim/rx/syscalls.c	/^int argp, stackp;$/;"	v
args	gdb/gdbserver/tracepoint.c	/^  va_list *args;$/;"	m	struct:static_tracepoint_ctx	file:
args	gdb/guile/scm-exception.c	/^  SCM args;$/;"	m	struct:__anon1878	file:
args	gdb/infcmd.c	/^  char *args;$/;"	m	struct:attach_command_continuation_args	file:
args	gdb/inferior.h	/^  char *args = NULL;$/;"	m	class:inferior
args	gdb/mi/mi-parse.h	/^    char *args;$/;"	m	struct:mi_parse
args	gdb/testsuite/gdb.mi/nsintrall.c	/^unsigned int args[NUM+1];$/;"	v
args	gdb/testsuite/gdb.mi/nsmoribund.c	/^unsigned int *args;$/;"	v
args	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^unsigned int args[2];$/;"	v
args	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^unsigned int args[2];$/;"	v
args	gdb/testsuite/gdb.threads/pending-step.c	/^unsigned int args[NUM+1];$/;"	v
args	gdb/testsuite/gdb.threads/schedlock.c	/^unsigned int args[NUM+1];$/;"	v
args	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^unsigned int args[2];$/;"	v
args	gdb/testsuite/gdb.threads/thread-specific.c	/^unsigned int args[1];$/;"	v
args	gdb/testsuite/gdb.threads/threadapply.c	/^unsigned int args[NUM+1];$/;"	v
args	gdb/testsuite/gdb.threads/watchthreads.c	/^unsigned int args[NUM+1];$/;"	v
args	include/demangle.h	/^      int args;$/;"	m	struct:demangle_component::__anon1603::__anon1606
args	include/opcode/cris.h	/^  const char *args;$/;"	m	struct:cris_opcode
args	include/opcode/dlx.h	/^  const char *args;$/;"	m	struct:dlx_opcode
args	include/opcode/h8300.h	/^  struct arg args;$/;"	m	struct:h8_opcode	typeref:struct:h8_opcode::arg
args	include/opcode/hppa.h	/^    const char *args;$/;"	m	struct:pa_opcode
args	include/opcode/m68k.h	/^  const char *args;$/;"	m	struct:m68k_opcode
args	include/opcode/mips.h	/^  const char *args;$/;"	m	struct:mips_opcode
args	include/opcode/nios2.h	/^  const char *args;		\/* A string describing the arguments for this $/;"	m	struct:nios2_opcode
args	include/opcode/np1.h	/^  char *args;$/;"	m	struct:gld_opcode
args	include/opcode/ns32k.h	/^  const char *args;		\/* how to compile said opcode *\/$/;"	m	struct:not_wot
args	include/opcode/pn.h	/^  char *args;$/;"	m	struct:gld_opcode
args	include/opcode/pru.h	/^  const char *args;		\/* A string describing the arguments for this$/;"	m	struct:pru_opcode
args	include/opcode/pyr.h	/^  char *            args;	\/* how to compile said opcode *\/$/;"	m	struct:pyr_datum
args	include/opcode/riscv.h	/^  const char *args;$/;"	m	struct:riscv_opcode
args	include/opcode/sparc.h	/^  const char *args;$/;"	m	struct:sparc_opcode
args	include/opcode/tic4x.h	/^  const char *        args;$/;"	m	struct:tic4x_inst
args	include/opcode/vax.h	/^  const char       *args;	\/* how to compile said opcode *\/$/;"	m	struct:vot_wot
args	intl/plural-exp.h	/^    struct expression *args[3];	\/* Up to three arguments.  *\/$/;"	m	union:expression::__anon977	typeref:struct:expression::__anon977::expression
args	libiberty/cp-demangle.h	/^  int args;$/;"	m	struct:demangle_operator_info
args	opcodes/z8kgen.c	/^static struct tok_struct args[] =$/;"	v	typeref:struct:tok_struct	file:
args	sim/common/hw-tree.c	/^  char *args;$/;"	m	struct:_name_specifier	file:
args	sim/ppc/device.c	/^  char *args;$/;"	m	struct:_device_instance	file:
args	sim/ppc/tree.c	/^  char *args;$/;"	m	struct:_name_specifier	file:
args_of_hw	sim/common/hw-device.h	/^  const char *args_of_hw;$/;"	m	struct:hw
args_of_instance	sim/common/hw-instances.h	/^  char *args_of_instance;$/;"	m	struct:hw_instance
args_p	gdb/mi/mi-cmds.h	/^  int args_p;$/;"	m	struct:mi_cli
args_test	include/opcode/nios2.h	/^  const char *args_test;	\/* Like args, but with an extra argument for $/;"	m	struct:nios2_opcode
args_test_func	gdb/testsuite/gdb.trace/collection.c	/^int args_test_func (argc, argi, argf, argd, argstruct, argarray)$/;"	f
args_test_func	gdb/testsuite/gdb.trace/unavailable.cc	/^args_test_func (char   argc,$/;"	f
argstruct_test_func	gdb/testsuite/gdb.trace/collection.c	/^int argstruct_test_func (argstruct)$/;"	f
argtype	include/opcode/cr16.h	/^argtype;$/;"	t	typeref:enum:__anon1327
argtype	include/opcode/crx.h	/^argtype;$/;"	t	typeref:enum:__anon1263
argument	include/opcode/cr16.h	/^argument;$/;"	t	typeref:struct:__anon1331
argument	include/opcode/crx.h	/^argument;$/;"	t	typeref:struct:__anon1267
argument_type	gdb/common/hash_enum.h	/^  typedef T argument_type;$/;"	t	struct:gdb::hash_enum
arguments	gdb/mi/mi-cmd-stack.c	/^enum what_to_list { locals, arguments, all };$/;"	e	enum:what_to_list	file:
arguments	sim/ppc/emul_chirp.c	/^  unsigned_word arguments;$/;"	m	struct:_os_emul_data	file:
argv	gdb/inferior.h	/^  char **argv = NULL;$/;"	m	class:inferior
argv	gdb/macrotab.h	/^  const char * const *argv;$/;"	m	struct:macro_definition
argv	gdb/main.h	/^  char **argv;$/;"	m	struct:captured_main_args
argv	gdb/mi/mi-parse.h	/^    char **argv;$/;"	m	struct:mi_parse
argv1	gdb/testsuite/gdb.threads/non-ldr-exc-1.c	/^static char *argv1 = "go away";$/;"	v	file:
argv1	gdb/testsuite/gdb.threads/non-ldr-exc-2.c	/^static char *argv1 = "go away";$/;"	v	file:
argv1	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^static char *argv1 = "go away";$/;"	v	file:
argv1	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^static char *argv1 = "go away";$/;"	v	file:
argv_func	gdb/mi/mi-cmds.h	/^  mi_cmd_argv_ftype *argv_func;$/;"	m	struct:mi_cmd
argv_to_argc	libiberty/pex-win32.c	/^argv_to_argc (char *const *argv)$/;"	f	file:
argv_to_cmdline	libiberty/pex-win32.c	/^argv_to_cmdline (char *const *argv)$/;"	f	file:
argv_to_string	gdb/cli/cli-cmds.c	/^argv_to_string (char **argv, int n)$/;"	f	file:
argz_count__	intl/l10nflist.c	/^argz_count__ (argz, len)$/;"	f	file:
argz_next__	intl/l10nflist.c	/^argz_next__ (argz, argz_len, entry)$/;"	f	file:
argz_stringify__	intl/l10nflist.c	/^argz_stringify__ (argz, len, sep)$/;"	f	file:
arit_d	opcodes/z80-dis.c	/^arit_d (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
arit_n	opcodes/z80-dis.c	/^arit_n (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
arit_r	opcodes/z80-dis.c	/^arit_r (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
arit_str	opcodes/z80-dis.c	/^static char * arit_str[] =$/;"	v	file:
arithmetic_inst	opcodes/microblaze-opcm.h	/^  arithmetic_inst, logical_inst, mult_inst, div_inst, branch_inst,$/;"	e	enum:microblaze_instr_type
arm	bfd/elf32-arm.c	/^  struct arm_plt_info arm;$/;"	m	struct:arm_local_iplt_info	typeref:struct:arm_local_iplt_info::arm_plt_info	file:
arm-expedite	gdb/features/Makefile	/^arm-expedite = r11,sp,pc$/;"	m
arm64_howto_table	bfd/mach-o-aarch64.c	/^static reloc_howto_type arm64_howto_table[]=$/;"	v	file:
arm_Note	bfd/cpu-arm.c	/^} arm_Note;$/;"	t	typeref:struct:__anon1103	file:
arm_abi	gdb/arm-tdep.h	/^  enum arm_abi_kind arm_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::arm_abi_kind
arm_abi_breakpoint	gdb/gdbserver/linux-aarch32-low.c	32;"	d	file:
arm_abi_global	gdb/arm-tdep.c	/^static enum arm_abi_kind arm_abi_global = ARM_ABI_AUTO;$/;"	v	typeref:enum:arm_abi_kind	file:
arm_abi_kind	gdb/arm-tdep.h	/^enum arm_abi_kind$/;"	g
arm_abi_string	gdb/arm-tdep.c	/^static const char *arm_abi_string = "auto";$/;"	v	file:
arm_abi_strings	gdb/arm-tdep.c	/^static const char *const arm_abi_strings[] =$/;"	v	file:
arm_add_to_rel	bfd/elf32-arm.c	/^arm_add_to_rel (bfd *		   abfd,$/;"	f	file:
arm_addr_bits_remove	gdb/arm-tdep.c	/^arm_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR val)$/;"	f	file:
arm_adjust_breakpoint_address	gdb/arm-tdep.c	/^arm_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr)$/;"	f	file:
arm_all_but_pc_registers_record	gdb/arm-linux-tdep.c	/^arm_all_but_pc_registers_record (struct regcache *regcache)$/;"	f	file:
arm_allocate_glue_section_space	bfd/elf32-arm.c	/^arm_allocate_glue_section_space (bfd * abfd, bfd_size_type size, const char * name)$/;"	f	file:
arm_analyze_load_stack_chk_guard	gdb/arm-tdep.c	/^arm_analyze_load_stack_chk_guard(CORE_ADDR pc, struct gdbarch *gdbarch,$/;"	f	file:
arm_analyze_prologue	gdb/arm-tdep.c	/^arm_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
arm_apcs_32	gdb/arm-tdep.c	/^int arm_apcs_32 = 1;$/;"	v
arm_arch_setup	gdb/gdbserver/linux-arm-low.c	/^arm_arch_setup (void)$/;"	f	file:
arm_arch_setup	gdb/gdbserver/win32-arm-low.c	/^arm_arch_setup (void)$/;"	f	file:
arm_breakpoint	gdb/arm-tdep.h	/^  const gdb_byte *arm_breakpoint;	\/* Breakpoint pattern for an ARM insn.  *\/$/;"	m	struct:gdbarch_tdep
arm_breakpoint	gdb/gdbserver/linux-aarch32-low.c	/^static const unsigned long arm_breakpoint = arm_abi_breakpoint;$/;"	v	file:
arm_breakpoint	gdb/gdbserver/linux-aarch32-low.c	/^static const unsigned long arm_breakpoint = arm_eabi_breakpoint;$/;"	v	file:
arm_breakpoint_at	gdb/gdbserver/linux-aarch32-low.c	/^arm_breakpoint_at (CORE_ADDR where)$/;"	f
arm_breakpoint_kind_from_current_state	gdb/arm-tdep.c	/^arm_breakpoint_kind_from_current_state (struct gdbarch *gdbarch,$/;"	f	file:
arm_breakpoint_kind_from_current_state	gdb/gdbserver/linux-aarch32-low.c	/^arm_breakpoint_kind_from_current_state (CORE_ADDR *pcptr)$/;"	f
arm_breakpoint_kind_from_pc	gdb/arm-tdep.c	/^arm_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
arm_breakpoint_kind_from_pc	gdb/gdbserver/linux-aarch32-low.c	/^arm_breakpoint_kind_from_pc (CORE_ADDR *pcptr)$/;"	f
arm_breakpoint_kinds	gdb/arch/arm.h	/^enum arm_breakpoint_kinds$/;"	g
arm_breakpoint_len	gdb/gdbserver/linux-aarch32-low.c	46;"	d	file:
arm_breakpoint_size	gdb/arm-tdep.h	/^  int arm_breakpoint_size;	\/* And its size.  *\/$/;"	m	struct:gdbarch_tdep
arm_build_one_stub	bfd/elf32-arm.c	/^arm_build_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
arm_cannot_fetch_register	gdb/gdbserver/linux-arm-low.c	/^arm_cannot_fetch_register (int regno)$/;"	f	file:
arm_cannot_store_register	gdb/gdbserver/linux-arm-low.c	/^arm_cannot_store_register (int regno)$/;"	f	file:
arm_canonicalize_syscall	gdb/arm-linux-tdep.c	/^arm_canonicalize_syscall (int syscall)$/;"	f	file:
arm_catch_kernel_helper_return	gdb/arm-linux-tdep.c	/^arm_catch_kernel_helper_return (struct gdbarch *gdbarch, CORE_ADDR from,$/;"	f	file:
arm_check_note	bfd/cpu-arm.c	/^arm_check_note (bfd *abfd,$/;"	f	file:
arm_code_of_frame_writable	gdb/arm-tdep.c	/^arm_code_of_frame_writable (struct gdbarch *gdbarch, struct frame_info *frame)$/;"	f	file:
arm_coff_make_msymbol_special	gdb/arm-tdep.c	/^arm_coff_make_msymbol_special(int val, struct minimal_symbol *msym)$/;"	f	file:
arm_compare_exidx_entries	gdb/arm-tdep.c	/^arm_compare_exidx_entries (const struct arm_exidx_entry *lhs,$/;"	f	file:
arm_compare_mapping_symbols	gdb/arm-tdep.c	/^arm_compare_mapping_symbols (const struct arm_mapping_symbol *lhs,$/;"	f	file:
arm_conditional	opcodes/arm-dis.c	/^static const char *const arm_conditional[] =$/;"	v	file:
arm_copy_alu_imm	gdb/arm-tdep.c	/^arm_copy_alu_imm (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs,$/;"	f	file:
arm_copy_alu_reg	gdb/arm-tdep.c	/^arm_copy_alu_reg (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs,$/;"	f	file:
arm_copy_alu_shifted_reg	gdb/arm-tdep.c	/^arm_copy_alu_shifted_reg (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_b_bl_blx	gdb/arm-tdep.c	/^arm_copy_b_bl_blx (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_block_xfer	gdb/arm-tdep.c	/^arm_copy_block_xfer (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_bx_blx_reg	gdb/arm-tdep.c	/^arm_copy_bx_blx_reg (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_copro_load_store	gdb/arm-tdep.c	/^arm_copy_copro_load_store (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_extra_ld_st	gdb/arm-tdep.c	/^arm_copy_extra_ld_st (struct gdbarch *gdbarch, uint32_t insn, int unprivileged,$/;"	f	file:
arm_copy_ldr_str_ldrb_strb	gdb/arm-tdep.c	/^arm_copy_ldr_str_ldrb_strb (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_preload	gdb/arm-tdep.c	/^arm_copy_preload (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs,$/;"	f	file:
arm_copy_preload_reg	gdb/arm-tdep.c	/^arm_copy_preload_reg (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_svc	gdb/arm-tdep.c	/^arm_copy_svc (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_undef	gdb/arm-tdep.c	/^arm_copy_undef (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_unmodified	gdb/arm-tdep.c	/^arm_copy_unmodified (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_copy_unpred	gdb/arm-tdep.c	/^arm_copy_unpred (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_deal_with_atomic_sequence_raw	gdb/arch/arm-get-next-pcs.c	/^arm_deal_with_atomic_sequence_raw (struct arm_get_next_pcs *self)$/;"	f	file:
arm_debug	gdb/arm-tdep.c	/^static int arm_debug;$/;"	v	file:
arm_decode_b_bl_ldmstm	gdb/arm-tdep.c	/^arm_decode_b_bl_ldmstm (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_bitfield	opcodes/arm-dis.c	/^arm_decode_bitfield (const char *ptr,$/;"	f	file:
arm_decode_dp_misc	gdb/arm-tdep.c	/^arm_decode_dp_misc (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_ext_reg_ld_st	gdb/arm-tdep.c	/^arm_decode_ext_reg_ld_st (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_ld_st_word_ubyte	gdb/arm-tdep.c	/^arm_decode_ld_st_word_ubyte (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_media	gdb/arm-tdep.c	/^arm_decode_media (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_misc_memhint_neon	gdb/arm-tdep.c	/^arm_decode_misc_memhint_neon (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_miscellaneous	gdb/arm-tdep.c	/^arm_decode_miscellaneous (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_shift	opcodes/arm-dis.c	/^arm_decode_shift (long given, fprintf_ftype func, void *stream,$/;"	f	file:
arm_decode_svc_copro	gdb/arm-tdep.c	/^arm_decode_svc_copro (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_decode_unconditional	gdb/arm-tdep.c	/^arm_decode_unconditional (struct gdbarch *gdbarch, uint32_t insn,$/;"	f	file:
arm_dedicated_stub_input_section_ptr	bfd/elf32-arm.c	/^arm_dedicated_stub_input_section_ptr (struct elf32_arm_link_hash_table *htab,$/;"	f	file:
arm_dedicated_stub_output_section_name	bfd/elf32-arm.c	/^arm_dedicated_stub_output_section_name (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_dedicated_stub_output_section_required	bfd/elf32-arm.c	/^arm_dedicated_stub_output_section_required (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_dedicated_stub_output_section_required_alignment	bfd/elf32-arm.c	/^arm_dedicated_stub_output_section_required_alignment$/;"	f	file:
arm_dedicated_stub_section_padding	bfd/elf32-arm.c	/^arm_dedicated_stub_section_padding (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_default_arm_be_breakpoint	gdb/arm-tdep.c	/^static const gdb_byte arm_default_arm_be_breakpoint[] = ARM_BE_BREAKPOINT;$/;"	v	file:
arm_default_arm_le_breakpoint	gdb/arm-tdep.c	/^static const gdb_byte arm_default_arm_le_breakpoint[] = ARM_LE_BREAKPOINT;$/;"	v	file:
arm_default_thumb_be_breakpoint	gdb/arm-tdep.c	/^static const gdb_byte arm_default_thumb_be_breakpoint[] = THUMB_BE_BREAKPOINT;$/;"	v	file:
arm_default_thumb_le_breakpoint	gdb/arm-tdep.c	/^static const gdb_byte arm_default_thumb_le_breakpoint[] = THUMB_LE_BREAKPOINT;$/;"	v	file:
arm_delete_process	gdb/gdbserver/linux-arm-low.c	/^arm_delete_process (struct arch_process_info *info)$/;"	f	file:
arm_delete_thread	gdb/gdbserver/linux-arm-low.c	/^arm_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f	file:
arm_demangling	include/demangle.h	/^  arm_demangling = DMGL_ARM,$/;"	e	enum:demangling_styles
arm_disassembler_options	gdb/arm-tdep.c	/^static char *arm_disassembler_options;$/;"	v	file:
arm_displaced_init_closure	gdb/arm-tdep.c	/^arm_displaced_init_closure (struct gdbarch *gdbarch, CORE_ADDR from,$/;"	f
arm_displaced_step_closure	gdb/arm-tdep.h	/^struct arm_displaced_step_closure : public displaced_step_closure$/;"	s
arm_displaced_step_fixup	gdb/arm-tdep.c	/^arm_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f
arm_dummy_id	gdb/arm-tdep.c	/^arm_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
arm_dump_tdep	gdb/arm-tdep.c	/^arm_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
arm_dwarf2_frame_init_reg	gdb/arm-tdep.c	/^arm_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
arm_dwarf2_prev_register	gdb/arm-tdep.c	/^arm_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
arm_dwarf_reg_to_regnum	gdb/arm-tdep.c	/^arm_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
arm_eabi_breakpoint	gdb/gdbserver/linux-aarch32-low.c	38;"	d	file:
arm_eabi_linux_rt_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_eabi_linux_rt_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_eabi_linux_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_eabi_linux_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_elf_add_rofixup	bfd/elf32-arm.c	/^arm_elf_add_rofixup (bfd *output_bfd, asection *srofixup, bfd_vma offset)$/;"	f	file:
arm_elf_fill_funcdesc	bfd/elf32-arm.c	/^arm_elf_fill_funcdesc(bfd *output_bfd,$/;"	f	file:
arm_elf_find_function	bfd/elf32-arm.c	/^arm_elf_find_function (bfd *	     abfd ATTRIBUTE_UNUSED,$/;"	f	file:
arm_elf_make_msymbol_special	gdb/arm-tdep.c	/^arm_elf_make_msymbol_special(asymbol *sym, struct minimal_symbol *msym)$/;"	f	file:
arm_elf_osabi_sniffer	gdb/arm-tdep.c	/^arm_elf_osabi_sniffer (bfd *abfd)$/;"	f	file:
arm_emit_base_file_entry	bfd/coff-arm.c	/^arm_emit_base_file_entry (struct bfd_link_info *info,$/;"	f	file:
arm_epilogue_frame_prev_register	gdb/arm-tdep.c	/^arm_epilogue_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
arm_epilogue_frame_sniffer	gdb/arm-tdep.c	/^arm_epilogue_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
arm_epilogue_frame_this_id	gdb/arm-tdep.c	/^arm_epilogue_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
arm_epilogue_frame_unwind	gdb/arm-tdep.c	/^static const struct frame_unwind arm_epilogue_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
arm_exidx_data	gdb/arm-tdep.c	/^struct arm_exidx_data$/;"	s	file:
arm_exidx_data_free	gdb/arm-tdep.c	/^arm_exidx_data_free (struct objfile *objfile, void *arg)$/;"	f	file:
arm_exidx_data_key	gdb/arm-tdep.c	/^static const struct objfile_data *arm_exidx_data_key;$/;"	v	typeref:struct:objfile_data	file:
arm_exidx_entry	gdb/arm-tdep.c	/^struct arm_exidx_entry$/;"	s	file:
arm_exidx_entry_s	gdb/arm-tdep.c	/^DEF_VEC_O(arm_exidx_entry_s);$/;"	v
arm_exidx_entry_s	gdb/arm-tdep.c	/^typedef struct arm_exidx_entry arm_exidx_entry_s;$/;"	t	typeref:struct:arm_exidx_entry	file:
arm_exidx_fill_cache	gdb/arm-tdep.c	/^arm_exidx_fill_cache (struct frame_info *this_frame, gdb_byte *entry)$/;"	f	file:
arm_exidx_new_objfile	gdb/arm-tdep.c	/^arm_exidx_new_objfile (struct objfile *objfile)$/;"	f	file:
arm_exidx_sec	bfd/elf32-arm.c	/^      asection *arm_exidx_sec;$/;"	m	struct:_arm_elf_section_data::__anon1138::__anon1139	file:
arm_exidx_unwind	gdb/arm-tdep.c	/^struct frame_unwind arm_exidx_unwind = {$/;"	v	typeref:struct:frame_unwind
arm_exidx_unwind_sniffer	gdb/arm-tdep.c	/^arm_exidx_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
arm_ext_type	gdb/arm-tdep.c	/^arm_ext_type (struct gdbarch *gdbarch)$/;"	f	file:
arm_ext_type	gdb/arm-tdep.h	/^  struct type *arm_ext_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
arm_extract_return_value	gdb/arm-tdep.c	/^arm_extract_return_value (struct type *type, struct regcache *regs,$/;"	f	file:
arm_fallback_mode_string	gdb/arm-tdep.c	/^static const char *arm_fallback_mode_string = "auto";$/;"	v	file:
arm_fbsd_core_read_description	gdb/arm-fbsd-tdep.c	/^arm_fbsd_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
arm_fbsd_gregmap	gdb/arm-fbsd-tdep.c	/^static const struct regcache_map_entry arm_fbsd_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
arm_fbsd_gregset	gdb/arm-fbsd-tdep.c	/^const struct regset arm_fbsd_gregset =$/;"	v	typeref:struct:regset
arm_fbsd_init_abi	gdb/arm-fbsd-tdep.c	/^arm_fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
arm_fbsd_iterate_over_regset_sections	gdb/arm-fbsd-tdep.c	/^arm_fbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
arm_fbsd_read_description_auxv	gdb/arm-fbsd-tdep.c	/^arm_fbsd_read_description_auxv (struct target_ops *target)$/;"	f
arm_fbsd_sigframe	gdb/arm-fbsd-tdep.c	/^static const struct tramp_frame arm_fbsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
arm_fbsd_sigframe_init	gdb/arm-fbsd-tdep.c	/^arm_fbsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
arm_fbsd_vfpregmap	gdb/arm-fbsd-tdep.c	/^static const struct regcache_map_entry arm_fbsd_vfpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
arm_fbsd_vfpregset	gdb/arm-fbsd-tdep.c	/^const struct regset arm_fbsd_vfpregset =$/;"	v	typeref:struct:regset
arm_feature_set	include/opcode/arm.h	/^} arm_feature_set;$/;"	t	typeref:struct:__anon1286
arm_fetch_inferior_register	gdb/gdbserver/win32-arm-low.c	/^arm_fetch_inferior_register (struct regcache *regcache,$/;"	f	file:
arm_fill_gregset	gdb/gdbserver/linux-aarch32-low.c	/^arm_fill_gregset (struct regcache *regcache, void *buf)$/;"	f
arm_fill_vfpregset	gdb/gdbserver/linux-aarch32-low.c	/^arm_fill_vfpregset (struct regcache *regcache, void *buf)$/;"	f	file:
arm_fill_vfpregset	gdb/gdbserver/linux-arm-low.c	/^arm_fill_vfpregset (struct regcache *regcache, void *buf)$/;"	f	file:
arm_fill_vfpregset_num	gdb/gdbserver/linux-aarch32-low.c	/^arm_fill_vfpregset_num (struct regcache *regcache, void *buf, int num)$/;"	f
arm_fill_wmmxregset	gdb/gdbserver/linux-arm-low.c	/^arm_fill_wmmxregset (struct regcache *regcache, void *buf)$/;"	f	file:
arm_find_exidx_entry	gdb/arm-tdep.c	/^arm_find_exidx_entry (CORE_ADDR memaddr, CORE_ADDR *start)$/;"	f	file:
arm_find_mapping_symbol	gdb/arm-tdep.c	/^arm_find_mapping_symbol (CORE_ADDR memaddr, CORE_ADDR *start)$/;"	f	file:
arm_float_model	gdb/arm-tdep.h	/^enum arm_float_model$/;"	g
arm_force_mode_string	gdb/arm-tdep.c	/^static const char *arm_force_mode_string = "auto";$/;"	v	file:
arm_fp_const	opcodes/arm-dis.c	/^static const char *const arm_fp_const[] =$/;"	v	file:
arm_fp_model	gdb/arm-tdep.c	/^static enum arm_float_model arm_fp_model = ARM_FLOAT_AUTO;$/;"	v	typeref:enum:arm_float_model	file:
arm_frame_align	gdb/arm-tdep.c	/^arm_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
arm_frame_is_thumb	gdb/arm-tdep.c	/^arm_frame_is_thumb (struct frame_info *frame)$/;"	f
arm_gdbarch_init	gdb/arm-tdep.c	/^arm_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
arm_gdbserver_get_next_pcs	gdb/gdbserver/linux-arm-low.c	/^arm_gdbserver_get_next_pcs (struct regcache *regcache)$/;"	f	file:
arm_get_hwcap	gdb/gdbserver/linux-arm-low.c	/^arm_get_hwcap (unsigned long *valp)$/;"	f	file:
arm_get_longjmp_target	gdb/arm-tdep.c	/^arm_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
arm_get_next_pcs	gdb/arch/arm-get-next-pcs.c	/^arm_get_next_pcs (struct arm_get_next_pcs *self)$/;"	f
arm_get_next_pcs	gdb/arch/arm-get-next-pcs.h	/^struct arm_get_next_pcs$/;"	s
arm_get_next_pcs_addr_bits_remove	gdb/arm-tdep.c	/^arm_get_next_pcs_addr_bits_remove (struct arm_get_next_pcs *self,$/;"	f
arm_get_next_pcs_ctor	gdb/arch/arm-get-next-pcs.c	/^arm_get_next_pcs_ctor (struct arm_get_next_pcs *self,$/;"	f
arm_get_next_pcs_is_thumb	gdb/arm-tdep.c	/^arm_get_next_pcs_is_thumb (struct arm_get_next_pcs *self)$/;"	f
arm_get_next_pcs_ops	gdb/arch/arm-get-next-pcs.h	/^struct arm_get_next_pcs_ops$/;"	s
arm_get_next_pcs_ops	gdb/arm-tdep.c	/^static struct arm_get_next_pcs_ops arm_get_next_pcs_ops = {$/;"	v	typeref:struct:arm_get_next_pcs_ops	file:
arm_get_next_pcs_raw	gdb/arch/arm-get-next-pcs.c	/^arm_get_next_pcs_raw (struct arm_get_next_pcs *self)$/;"	f	file:
arm_get_next_pcs_read_memory_unsigned_integer	gdb/arm-tdep.c	/^arm_get_next_pcs_read_memory_unsigned_integer (CORE_ADDR memaddr, int len,$/;"	f
arm_get_next_pcs_syscall_next_pc	gdb/arm-tdep.c	/^arm_get_next_pcs_syscall_next_pc (struct arm_get_next_pcs *self)$/;"	f	file:
arm_get_syscall_trapinfo	gdb/gdbserver/linux-arm-low.c	/^arm_get_syscall_trapinfo (struct regcache *regcache, int *sysno)$/;"	f	file:
arm_get_thread_context	gdb/gdbserver/win32-arm-low.c	/^arm_get_thread_context (win32_thread_info *th)$/;"	f	file:
arm_glue_size	bfd/coff-arm.c	/^    bfd_size_type		arm_glue_size;$/;"	m	struct:coff_arm_link_hash_table	file:
arm_glue_size	bfd/elf32-arm.c	/^  bfd_size_type arm_glue_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
arm_howto_table	bfd/mach-o-arm.c	/^static reloc_howto_type arm_howto_table[]=$/;"	v	file:
arm_hwbp_access	gdb/arm-linux-nat.c	/^  arm_hwbp_access = 3$/;"	e	enum:__anon1789	file:
arm_hwbp_access	gdb/gdbserver/linux-arm-low.c	/^  arm_hwbp_access = 3$/;"	e	enum:__anon1852	file:
arm_hwbp_break	gdb/arm-linux-nat.c	/^  arm_hwbp_break = 0,$/;"	e	enum:__anon1789	file:
arm_hwbp_break	gdb/gdbserver/linux-arm-low.c	/^  arm_hwbp_break = 0,$/;"	e	enum:__anon1852	file:
arm_hwbp_control_disable	gdb/arm-linux-nat.c	/^arm_hwbp_control_disable (arm_hwbp_control_t control)$/;"	f	file:
arm_hwbp_control_disable	gdb/gdbserver/linux-arm-low.c	/^arm_hwbp_control_disable (arm_hwbp_control_t control)$/;"	f	file:
arm_hwbp_control_initialize	gdb/arm-linux-nat.c	/^arm_hwbp_control_initialize (unsigned byte_address_select,$/;"	f	file:
arm_hwbp_control_initialize	gdb/gdbserver/linux-arm-low.c	/^arm_hwbp_control_initialize (unsigned byte_address_select,$/;"	f	file:
arm_hwbp_control_is_enabled	gdb/arm-linux-nat.c	/^arm_hwbp_control_is_enabled (arm_hwbp_control_t control)$/;"	f	file:
arm_hwbp_control_is_enabled	gdb/gdbserver/linux-arm-low.c	/^arm_hwbp_control_is_enabled (arm_hwbp_control_t control)$/;"	f	file:
arm_hwbp_control_is_initialized	gdb/gdbserver/linux-arm-low.c	/^arm_hwbp_control_is_initialized (arm_hwbp_control_t control)$/;"	f	file:
arm_hwbp_control_t	gdb/arm-linux-nat.c	/^typedef unsigned int arm_hwbp_control_t;$/;"	t	file:
arm_hwbp_control_t	gdb/gdbserver/linux-arm-low.c	/^typedef unsigned int arm_hwbp_control_t;$/;"	t	file:
arm_hwbp_load	gdb/arm-linux-nat.c	/^  arm_hwbp_load = 1,$/;"	e	enum:__anon1789	file:
arm_hwbp_load	gdb/gdbserver/linux-arm-low.c	/^  arm_hwbp_load = 1,$/;"	e	enum:__anon1852	file:
arm_hwbp_store	gdb/arm-linux-nat.c	/^  arm_hwbp_store = 2,$/;"	e	enum:__anon1789	file:
arm_hwbp_store	gdb/gdbserver/linux-arm-low.c	/^  arm_hwbp_store = 2,$/;"	e	enum:__anon1852	file:
arm_hwbp_type	gdb/arm-linux-nat.c	/^} arm_hwbp_type;$/;"	t	typeref:enum:__anon1789	file:
arm_hwbp_type	gdb/gdbserver/linux-arm-low.c	/^} arm_hwbp_type;$/;"	t	typeref:enum:__anon1852	file:
arm_insert_point	gdb/gdbserver/linux-arm-low.c	/^arm_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
arm_insn	gdb/arm-tdep.c	/^  uint32_t arm_insn;            \/* Should accommodate thumb.  *\/$/;"	m	struct:insn_decode_record_t	file:
arm_instruction_changes_pc	gdb/arch/arm.c	/^arm_instruction_changes_pc (uint32_t this_instr)$/;"	f
arm_instruction_restores_sp	gdb/arm-tdep.c	/^arm_instruction_restores_sp (unsigned int insn)$/;"	f	file:
arm_is_thumb	gdb/arm-tdep.c	/^arm_is_thumb (struct regcache *regcache)$/;"	f
arm_is_thumb_mode	gdb/gdbserver/linux-aarch32-low.c	/^arm_is_thumb_mode (void)$/;"	f
arm_kernel_linux_restart_syscall_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_kernel_linux_restart_syscall_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_linux_add_process	gdb/arm-linux-nat.c	/^arm_linux_add_process (pid_t pid)$/;"	f	file:
arm_linux_arm_be_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_arm_be_breakpoint[] = { 0xef, 0x9f, 0x00, 0x01 };$/;"	v	file:
arm_linux_arm_le_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_arm_le_breakpoint[] = { 0x01, 0x00, 0x9f, 0xef };$/;"	v	file:
arm_linux_cleanup_svc	gdb/arm-linux-tdep.c	/^arm_linux_cleanup_svc (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_collect_gregset	gdb/arm-linux-tdep.c	/^arm_linux_collect_gregset (const struct regset *regset,$/;"	f
arm_linux_collect_nwfpe	gdb/arm-linux-tdep.c	/^arm_linux_collect_nwfpe (const struct regset *regset,$/;"	f
arm_linux_collect_vfp	gdb/arm-linux-tdep.c	/^arm_linux_collect_vfp (const struct regset *regset,$/;"	f	file:
arm_linux_copy_svc	gdb/arm-linux-tdep.c	/^arm_linux_copy_svc (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
arm_linux_core_read_description	gdb/arm-linux-tdep.c	/^arm_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_debug_reg_state	gdb/arm-linux-nat.c	/^struct arm_linux_debug_reg_state$/;"	s	file:
arm_linux_displaced_step_copy_insn	gdb/arm-linux-tdep.c	/^arm_linux_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_find_process_pid	gdb/arm-linux-nat.c	/^arm_linux_find_process_pid (pid_t pid)$/;"	f	file:
arm_linux_fpregset	gdb/arm-linux-tdep.c	/^static const struct regset arm_linux_fpregset =$/;"	v	typeref:struct:regset	file:
arm_linux_gcc_target_options	gdb/arm-linux-tdep.c	/^arm_linux_gcc_target_options (struct gdbarch *gdbarch)$/;"	f	file:
arm_linux_get_debug_reg_state	gdb/arm-linux-nat.c	/^arm_linux_get_debug_reg_state (pid_t pid)$/;"	f	file:
arm_linux_get_hw_breakpoint_count	gdb/arm-linux-nat.c	/^arm_linux_get_hw_breakpoint_count (void)$/;"	f	file:
arm_linux_get_hw_breakpoint_count	gdb/gdbserver/linux-arm-low.c	/^arm_linux_get_hw_breakpoint_count (void)$/;"	f	file:
arm_linux_get_hw_watchpoint_count	gdb/arm-linux-nat.c	/^arm_linux_get_hw_watchpoint_count (void)$/;"	f	file:
arm_linux_get_hw_watchpoint_count	gdb/gdbserver/linux-arm-low.c	/^arm_linux_get_hw_watchpoint_count (void)$/;"	f	file:
arm_linux_get_hw_watchpoint_max_length	gdb/gdbserver/linux-arm-low.c	/^arm_linux_get_hw_watchpoint_max_length (void)$/;"	f	file:
arm_linux_get_hwbp_cap	gdb/arm-linux-nat.c	/^arm_linux_get_hwbp_cap (void)$/;"	f	file:
arm_linux_get_hwbp_type	gdb/arm-linux-nat.c	/^arm_linux_get_hwbp_type (enum target_hw_bp_type type)$/;"	f	file:
arm_linux_get_next_pcs_fixup	gdb/arch/arm-linux.c	/^arm_linux_get_next_pcs_fixup (struct arm_get_next_pcs *self,$/;"	f
arm_linux_get_next_pcs_ops	gdb/arm-linux-tdep.c	/^static struct arm_get_next_pcs_ops arm_linux_get_next_pcs_ops = {$/;"	v	typeref:struct:arm_get_next_pcs_ops	file:
arm_linux_get_next_pcs_syscall_next_pc	gdb/arm-linux-tdep.c	/^arm_linux_get_next_pcs_syscall_next_pc (struct arm_get_next_pcs *self)$/;"	f	file:
arm_linux_get_syscall_number	gdb/arm-linux-tdep.c	/^arm_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_gregset	gdb/arm-linux-tdep.c	/^static const struct regset arm_linux_gregset =$/;"	v	typeref:struct:regset	file:
arm_linux_hw_breakpoint	gdb/arm-linux-nat.c	/^struct arm_linux_hw_breakpoint$/;"	s	file:
arm_linux_hw_breakpoint	gdb/gdbserver/linux-arm-low.c	/^struct arm_linux_hw_breakpoint$/;"	s	file:
arm_linux_hw_breakpoint_equal	gdb/arm-linux-nat.c	/^arm_linux_hw_breakpoint_equal (const struct arm_linux_hw_breakpoint *p1,$/;"	f	file:
arm_linux_hw_breakpoint_equal	gdb/gdbserver/linux-arm-low.c	/^arm_linux_hw_breakpoint_equal (const struct arm_linux_hw_breakpoint *p1,$/;"	f	file:
arm_linux_hw_breakpoint_initialize	gdb/arm-linux-nat.c	/^arm_linux_hw_breakpoint_initialize (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_hw_point_initialize	gdb/gdbserver/linux-arm-low.c	/^arm_linux_hw_point_initialize (enum raw_bkpt_type raw_type, CORE_ADDR addr,$/;"	f	file:
arm_linux_hw_watchpoint_initialize	gdb/arm-linux-nat.c	/^arm_linux_hw_watchpoint_initialize (CORE_ADDR addr, int len,$/;"	f	file:
arm_linux_hwbp_cap	gdb/arm-linux-nat.c	/^struct arm_linux_hwbp_cap$/;"	s	file:
arm_linux_hwbp_cap	gdb/gdbserver/linux-arm-low.c	/^} arm_linux_hwbp_cap;$/;"	v	typeref:struct:__anon1851	file:
arm_linux_init_abi	gdb/arm-linux-tdep.c	/^arm_linux_init_abi (struct gdbarch_info info,$/;"	f	file:
arm_linux_init_hwbp_cap	gdb/gdbserver/linux-arm-low.c	/^arm_linux_init_hwbp_cap (int pid)$/;"	f	file:
arm_linux_insert_hw_breakpoint1	gdb/arm-linux-nat.c	/^arm_linux_insert_hw_breakpoint1 (const struct arm_linux_hw_breakpoint* bpt, $/;"	f	file:
arm_linux_iterate_over_regset_sections	gdb/arm-linux-tdep.c	/^arm_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
arm_linux_process_info	gdb/arm-linux-nat.c	/^struct arm_linux_process_info$/;"	s	file:
arm_linux_process_info_get	gdb/arm-linux-nat.c	/^arm_linux_process_info_get (pid_t pid)$/;"	f	file:
arm_linux_process_list	gdb/arm-linux-nat.c	/^static struct arm_linux_process_info *arm_linux_process_list = NULL;$/;"	v	typeref:struct:arm_linux_process_info	file:
arm_linux_record_tdep	gdb/arm-linux-tdep.c	/^struct linux_record_tdep arm_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep
arm_linux_remove_hw_breakpoint1	gdb/arm-linux-nat.c	/^arm_linux_remove_hw_breakpoint1 (const struct arm_linux_hw_breakpoint *bpt, $/;"	f	file:
arm_linux_restart_syscall_init	gdb/arm-linux-tdep.c	/^arm_linux_restart_syscall_init (const struct tramp_frame *self,$/;"	f	file:
arm_linux_restart_syscall_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_linux_restart_syscall_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_linux_rt_sigreturn_init	gdb/arm-linux-tdep.c	/^arm_linux_rt_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
arm_linux_rt_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_linux_rt_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_linux_sigreturn_init	gdb/arm-linux-tdep.c	/^arm_linux_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
arm_linux_sigreturn_next_pc	gdb/arm-linux-tdep.c	/^arm_linux_sigreturn_next_pc (struct regcache *regcache,$/;"	f	file:
arm_linux_sigreturn_next_pc_offset	gdb/arch/arm-linux.c	/^arm_linux_sigreturn_next_pc_offset (unsigned long sp,$/;"	f
arm_linux_sigreturn_return_addr	gdb/arm-linux-tdep.c	/^arm_linux_sigreturn_return_addr (struct frame_info *frame,$/;"	f	file:
arm_linux_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame arm_linux_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
arm_linux_sigtramp_cache	gdb/arm-linux-tdep.c	/^arm_linux_sigtramp_cache (struct frame_info *this_frame,$/;"	f	file:
arm_linux_skip_trampoline_code	gdb/arm-linux-tdep.c	/^arm_linux_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
arm_linux_software_single_step	gdb/arm-linux-tdep.c	/^arm_linux_software_single_step (struct regcache *regcache)$/;"	f	file:
arm_linux_supply_gregset	gdb/arm-linux-tdep.c	/^arm_linux_supply_gregset (const struct regset *regset,$/;"	f
arm_linux_supply_nwfpe	gdb/arm-linux-tdep.c	/^arm_linux_supply_nwfpe (const struct regset *regset,$/;"	f
arm_linux_supply_vfp	gdb/arm-linux-tdep.c	/^arm_linux_supply_vfp (const struct regset *regset,$/;"	f	file:
arm_linux_syscall_record	gdb/arm-linux-tdep.c	/^arm_linux_syscall_record (struct regcache *regcache, unsigned long svc_number)$/;"	f	file:
arm_linux_thumb2_be_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_thumb2_be_breakpoint[] = { 0xf7, 0xf0, 0xa0, 0x00 };$/;"	v	file:
arm_linux_thumb2_le_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_thumb2_le_breakpoint[] = { 0xf0, 0xf7, 0x00, 0xa0 };$/;"	v	file:
arm_linux_thumb_be_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_thumb_be_breakpoint[] = {0xde, 0x01};$/;"	v	file:
arm_linux_thumb_le_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte arm_linux_thumb_le_breakpoint[] = {0x01, 0xde};$/;"	v	file:
arm_linux_vfpregset	gdb/arm-linux-tdep.c	/^static const struct regset arm_linux_vfpregset =$/;"	v	typeref:struct:regset	file:
arm_list_new_cmse_stub	bfd/elf32-arm.c	/^arm_list_new_cmse_stub (struct bfd_hash_entry *gen_entry, void *gen_info)$/;"	f	file:
arm_local_iplt_info	bfd/elf32-arm.c	/^struct arm_local_iplt_info$/;"	s	file:
arm_m_addr_is_magic	gdb/arm-tdep.c	/^arm_m_addr_is_magic (CORE_ADDR addr)$/;"	f	file:
arm_m_exception_cache	gdb/arm-tdep.c	/^arm_m_exception_cache (struct frame_info *this_frame)$/;"	f	file:
arm_m_exception_prev_register	gdb/arm-tdep.c	/^arm_m_exception_prev_register (struct frame_info *this_frame,$/;"	f	file:
arm_m_exception_this_id	gdb/arm-tdep.c	/^arm_m_exception_this_id (struct frame_info *this_frame,$/;"	f	file:
arm_m_exception_unwind	gdb/arm-tdep.c	/^struct frame_unwind arm_m_exception_unwind =$/;"	v	typeref:struct:frame_unwind
arm_m_exception_unwind_sniffer	gdb/arm-tdep.c	/^arm_m_exception_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
arm_make_epilogue_frame_cache	gdb/arm-tdep.c	/^arm_make_epilogue_frame_cache (struct frame_info *this_frame)$/;"	f	file:
arm_make_glue_section	bfd/elf32-arm.c	/^arm_make_glue_section (bfd * abfd, const char * name)$/;"	f	file:
arm_make_prologue_cache	gdb/arm-tdep.c	/^arm_make_prologue_cache (struct frame_info *this_frame)$/;"	f	file:
arm_make_stub_cache	gdb/arm-tdep.c	/^arm_make_stub_cache (struct frame_info *this_frame)$/;"	f	file:
arm_map_one_stub	bfd/elf32-arm.c	/^arm_map_one_stub (struct bfd_hash_entry * gen_entry,$/;"	f	file:
arm_mapping_symbol	gdb/arm-tdep.c	/^struct arm_mapping_symbol$/;"	s	file:
arm_mapping_symbol_s	gdb/arm-tdep.c	/^DEF_VEC_O(arm_mapping_symbol_s);$/;"	v
arm_mapping_symbol_s	gdb/arm-tdep.c	/^typedef struct arm_mapping_symbol arm_mapping_symbol_s;$/;"	t	typeref:struct:arm_mapping_symbol	file:
arm_mem_r	gdb/arm-tdep.c	/^struct arm_mem_r$/;"	s	file:
arm_mems	gdb/arm-tdep.c	/^  struct arm_mem_r *arm_mems;   \/* Memory to be saved for this record.  *\/$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::arm_mem_r	file:
arm_mode_strings	gdb/arm-tdep.c	/^static const char *const arm_mode_strings[] =$/;"	v	file:
arm_movt_immediate	bfd/elf32-arm.c	/^arm_movt_immediate (bfd_vma value)$/;"	f	file:
arm_movw_immediate	bfd/elf32-arm.c	/^arm_movw_immediate (bfd_vma value)$/;"	f	file:
arm_nacl_put_plt0	bfd/elf32-arm.c	/^arm_nacl_put_plt0 (struct elf32_arm_link_hash_table *htab, bfd *output_bfd,$/;"	f	file:
arm_nbsd_arm_be_breakpoint	gdb/arm-nbsd-tdep.c	/^static const gdb_byte arm_nbsd_arm_be_breakpoint[] = {0xe6, 0x00, 0x00, 0x11};$/;"	v	file:
arm_nbsd_arm_le_breakpoint	gdb/arm-nbsd-tdep.c	/^static const gdb_byte arm_nbsd_arm_le_breakpoint[] = {0x11, 0x00, 0x00, 0xe6};$/;"	v	file:
arm_nbsd_thumb_be_breakpoint	gdb/arm-nbsd-tdep.c	/^static const gdb_byte arm_nbsd_thumb_be_breakpoint[] = {0xde, 0xfe};$/;"	v	file:
arm_nbsd_thumb_le_breakpoint	gdb/arm-nbsd-tdep.c	/^static const gdb_byte arm_nbsd_thumb_le_breakpoint[] = {0xfe, 0xde};$/;"	v	file:
arm_neon_double_type	gdb/arm-tdep.c	/^arm_neon_double_type (struct gdbarch *gdbarch)$/;"	f	file:
arm_neon_quad_read	gdb/arm-tdep.c	/^arm_neon_quad_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
arm_neon_quad_type	gdb/arm-tdep.c	/^arm_neon_quad_type (struct gdbarch *gdbarch)$/;"	f	file:
arm_neon_quad_write	gdb/arm-tdep.c	/^arm_neon_quad_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
arm_netbsd_elf_init_abi	gdb/arm-nbsd-tdep.c	/^arm_netbsd_elf_init_abi (struct gdbarch_info info,$/;"	f	file:
arm_netbsd_elfcore_fns	gdb/arm-nbsd-nat.c	/^static struct core_fns arm_netbsd_elfcore_fns =$/;"	v	typeref:struct:core_fns	file:
arm_netbsd_init_abi_common	gdb/arm-nbsd-tdep.c	/^arm_netbsd_init_abi_common (struct gdbarch_info info,$/;"	f	file:
arm_new_fork	gdb/gdbserver/linux-arm-low.c	/^arm_new_fork (struct process_info *parent, struct process_info *child)$/;"	f	file:
arm_new_process	gdb/gdbserver/linux-arm-low.c	/^arm_new_process (void)$/;"	f	file:
arm_new_stubs_start_offset_ptr	bfd/elf32-arm.c	/^arm_new_stubs_start_offset_ptr (struct elf32_arm_link_hash_table *htab,$/;"	f	file:
arm_new_thread	gdb/gdbserver/linux-arm-low.c	/^arm_new_thread (struct lwp_info *lwp)$/;"	f	file:
arm_normal_base	gdb/arm-tdep.c	/^struct frame_base arm_normal_base = {$/;"	v	typeref:struct:frame_base
arm_normal_frame_base	gdb/arm-tdep.c	/^arm_normal_frame_base (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
arm_num_regs	gdb/gdbserver/linux-arm-low.c	133;"	d	file:
arm_obj_section_from_vma	gdb/arm-tdep.c	/^arm_obj_section_from_vma (struct objfile *objfile, bfd_vma vma)$/;"	f	file:
arm_objfile_data_free	gdb/arm-tdep.c	/^arm_objfile_data_free (struct objfile *objfile, void *arg)$/;"	f	file:
arm_objfile_data_key	gdb/arm-tdep.c	/^static const struct objfile_data *arm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
arm_obsd_thumb_be_breakpoint	gdb/arm-obsd-tdep.c	/^static const gdb_byte arm_obsd_thumb_be_breakpoint[] = {0xdf, 0xfe};$/;"	v	file:
arm_obsd_thumb_le_breakpoint	gdb/arm-obsd-tdep.c	/^static const gdb_byte arm_obsd_thumb_le_breakpoint[] = {0xfe, 0xdf};$/;"	v	file:
arm_opcodes	opcodes/arm-dis.c	/^static const struct opcode32 arm_opcodes[] =$/;"	v	typeref:struct:opcode32	file:
arm_pc_get	sim/arm/wrapper.c	/^arm_pc_get (sim_cpu *cpu)$/;"	f	file:
arm_pc_is_thumb	gdb/arm-tdep.c	/^arm_pc_is_thumb (struct gdbarch *gdbarch, CORE_ADDR memaddr)$/;"	f
arm_pc_set	sim/arm/wrapper.c	/^arm_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
arm_pe_skip_trampoline_code	gdb/arm-wince-tdep.c	/^arm_pe_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
arm_per_objfile	gdb/arm-tdep.c	/^struct arm_per_objfile$/;"	s	file:
arm_plt_info	bfd/elf32-arm.c	/^struct arm_plt_info$/;"	s	file:
arm_prepare_to_resume	gdb/gdbserver/linux-arm-low.c	/^arm_prepare_to_resume (struct lwp_info *lwp)$/;"	f	file:
arm_print_float_info	gdb/arm-tdep.c	/^arm_print_float_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
arm_private_data	opcodes/arm-dis.c	/^struct arm_private_data$/;"	s	file:
arm_process_displaced_insn	gdb/arm-tdep.c	/^arm_process_displaced_insn (struct gdbarch *gdbarch, CORE_ADDR from,$/;"	f
arm_process_record	gdb/arm-tdep.c	/^arm_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f
arm_prologue_cache	gdb/arm-tdep.c	/^struct arm_prologue_cache$/;"	s	file:
arm_prologue_prev_register	gdb/arm-tdep.c	/^arm_prologue_prev_register (struct frame_info *this_frame,$/;"	f	file:
arm_prologue_this_id	gdb/arm-tdep.c	/^arm_prologue_this_id (struct frame_info *this_frame,$/;"	f	file:
arm_prologue_unwind	gdb/arm-tdep.c	/^struct frame_unwind arm_prologue_unwind = {$/;"	v	typeref:struct:frame_unwind
arm_prologue_unwind_stop_reason	gdb/arm-tdep.c	/^arm_prologue_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
arm_pseudo_read	gdb/arm-tdep.c	/^arm_pseudo_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
arm_pseudo_write	gdb/arm-tdep.c	/^arm_pseudo_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
arm_psr_thumb_bit	gdb/arm-tdep.c	/^arm_psr_thumb_bit (struct gdbarch *gdbarch)$/;"	f
arm_pt	libiberty/cplus-dem.c	/^arm_pt (struct work_stuff *work, const char *mangled,$/;"	f	file:
arm_push_dummy_call	gdb/arm-tdep.c	/^arm_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
arm_put_trampoline	bfd/elf32-arm.c	/^arm_put_trampoline (struct elf32_arm_link_hash_table *htab, bfd *output_bfd,$/;"	f	file:
arm_read_description	gdb/gdbserver/linux-arm-low.c	/^arm_read_description (void)$/;"	f	file:
arm_real_reloc_type	bfd/elf32-arm.c	/^arm_real_reloc_type (struct elf32_arm_link_hash_table * globals,$/;"	f	file:
arm_record_asimd_vfp_coproc	gdb/arm-tdep.c	/^arm_record_asimd_vfp_coproc (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_b_bl	gdb/arm-tdep.c	/^arm_record_b_bl (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_coproc_data_proc	gdb/arm-tdep.c	/^arm_record_coproc_data_proc (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_data_proc_imm	gdb/arm-tdep.c	/^arm_record_data_proc_imm (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_data_proc_misc_ld_str	gdb/arm-tdep.c	/^arm_record_data_proc_misc_ld_str (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_exreg_ld_st_insn	gdb/arm-tdep.c	/^arm_record_exreg_ld_st_insn (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_extension_space	gdb/arm-tdep.c	/^arm_record_extension_space (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_ld_st_imm_offset	gdb/arm-tdep.c	/^arm_record_ld_st_imm_offset (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_ld_st_multiple	gdb/arm-tdep.c	/^arm_record_ld_st_multiple (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_ld_st_reg_offset	gdb/arm-tdep.c	/^arm_record_ld_st_reg_offset (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_media	gdb/arm-tdep.c	/^arm_record_media (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_result	gdb/arm-tdep.c	/^enum arm_record_result$/;"	g	file:
arm_record_special_symbol	gdb/arm-tdep.c	/^arm_record_special_symbol (struct gdbarch *gdbarch, struct objfile *objfile,$/;"	f	file:
arm_record_strx	gdb/arm-tdep.c	/^arm_record_strx (insn_decode_record *arm_insn_r, uint32_t *record_buf, $/;"	f	file:
arm_record_strx_t	gdb/arm-tdep.c	/^} arm_record_strx_t;$/;"	t	typeref:enum:__anon1729	file:
arm_record_unsupported_insn	gdb/arm-tdep.c	/^arm_record_unsupported_insn (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_vdata_transfer_insn	gdb/arm-tdep.c	/^arm_record_vdata_transfer_insn (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_record_vfp_data_proc_insn	gdb/arm-tdep.c	/^arm_record_vfp_data_proc_insn (insn_decode_record *arm_insn_r)$/;"	f	file:
arm_reg_fetch	sim/arm/wrapper.c	/^arm_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
arm_reg_store	sim/arm/wrapper.c	/^arm_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
arm_register_aliases	gdb/arm-tdep.c	/^} arm_register_aliases[] = {$/;"	v	typeref:struct:__anon1728	file:
arm_register_g_packet_guesses	gdb/arm-tdep.c	/^arm_register_g_packet_guesses (struct gdbarch *gdbarch)$/;"	f	file:
arm_register_name	gdb/arm-tdep.c	/^arm_register_name (struct gdbarch *gdbarch, int i)$/;"	f	file:
arm_register_names	gdb/arm-tdep.c	/^static const char *const arm_register_names[] =$/;"	v	file:
arm_register_reggroup_p	gdb/arm-tdep.c	/^arm_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
arm_register_sim_regno	gdb/arm-tdep.c	/^arm_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
arm_register_type	gdb/arm-tdep.c	/^arm_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
arm_regmap	gdb/gdbserver/linux-arm-low.c	/^static int arm_regmap[] = {$/;"	v	file:
arm_regname	opcodes/arm-dis.c	/^arm_regname;$/;"	t	typeref:struct:__anon6	file:
arm_regnames	opcodes/arm-dis.c	3275;"	d	file:
arm_regs	gdb/arm-tdep.c	/^  uint32_t *arm_regs;           \/* Registers to be saved for this record.  *\/$/;"	m	struct:insn_decode_record_t	file:
arm_regs_info	gdb/gdbserver/linux-arm-low.c	/^arm_regs_info (void)$/;"	f	file:
arm_regsets	gdb/gdbserver/linux-arm-low.c	/^static struct regset_info arm_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
arm_regsets_info	gdb/gdbserver/linux-arm-low.c	/^static struct regsets_info arm_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
arm_remove_point	gdb/gdbserver/linux-arm-low.c	/^arm_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
arm_return_in_memory	gdb/arm-tdep.c	/^arm_return_in_memory (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
arm_return_value	gdb/arm-tdep.c	/^arm_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
arm_scan_prologue	gdb/arm-tdep.c	/^arm_scan_prologue (struct frame_info *this_frame,$/;"	f	file:
arm_set_abi	gdb/arm-tdep.c	/^arm_set_abi (const char *args, int from_tty,$/;"	f	file:
arm_shift	opcodes/arm-dis.c	/^static const char *const arm_shift[] =$/;"	v	file:
arm_show_abi	gdb/arm-tdep.c	/^arm_show_abi (struct ui_file *file, int from_tty,$/;"	f	file:
arm_show_fallback_mode	gdb/arm-tdep.c	/^arm_show_fallback_mode (struct ui_file *file, int from_tty,$/;"	f	file:
arm_show_force_mode	gdb/arm-tdep.c	/^arm_show_force_mode (struct ui_file *file, int from_tty,$/;"	f	file:
arm_sigreturn_next_pc	gdb/gdbserver/linux-arm-low.c	/^arm_sigreturn_next_pc (struct regcache *regcache, int svc_number,$/;"	f	file:
arm_size_one_stub	bfd/elf32-arm.c	/^arm_size_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
arm_skip_bx_reg	gdb/arm-tdep.c	/^arm_skip_bx_reg (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
arm_skip_prologue	gdb/arm-tdep.c	/^arm_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
arm_skip_stack_protector	gdb/arm-tdep.c	/^arm_skip_stack_protector(CORE_ADDR pc, struct gdbarch *gdbarch)$/;"	f	file:
arm_skip_stub	gdb/arm-tdep.c	/^arm_skip_stub (struct frame_info *frame, CORE_ADDR pc)$/;"	f
arm_software_single_step	gdb/arm-tdep.c	/^arm_software_single_step (struct regcache *regcache)$/;"	f
arm_special	libiberty/cplus-dem.c	/^arm_special (const char **mangled, string *declp)$/;"	f	file:
arm_st_branch_type	include/elf/arm.h	/^enum arm_st_branch_type {$/;"	g
arm_stack_frame_destroyed_p	gdb/arm-tdep.c	/^arm_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
arm_stack_frame_destroyed_p_1	gdb/arm-tdep.c	/^arm_stack_frame_destroyed_p_1 (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
arm_stap_is_single_operand	gdb/arm-linux-tdep.c	/^arm_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f	file:
arm_stap_parse_special_token	gdb/arm-linux-tdep.c	/^arm_stap_parse_special_token (struct gdbarch *gdbarch,$/;"	f	file:
arm_stopped_by_watchpoint	gdb/gdbserver/linux-arm-low.c	/^arm_stopped_by_watchpoint (void)$/;"	f	file:
arm_stopped_data_address	gdb/gdbserver/linux-arm-low.c	/^arm_stopped_data_address (void)$/;"	f	file:
arm_store_gregset	gdb/gdbserver/linux-aarch32-low.c	/^arm_store_gregset (struct regcache *regcache, const void *buf)$/;"	f
arm_store_inferior_register	gdb/gdbserver/win32-arm-low.c	/^arm_store_inferior_register (struct regcache *regcache,$/;"	f	file:
arm_store_return_value	gdb/arm-tdep.c	/^arm_store_return_value (struct type *type, struct regcache *regs,$/;"	f	file:
arm_store_vfpregset	gdb/gdbserver/linux-aarch32-low.c	/^arm_store_vfpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
arm_store_vfpregset	gdb/gdbserver/linux-arm-low.c	/^arm_store_vfpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
arm_store_vfpregset_num	gdb/gdbserver/linux-aarch32-low.c	/^arm_store_vfpregset_num (struct regcache *regcache, const void *buf, int num)$/;"	f
arm_store_wmmxregset	gdb/gdbserver/linux-arm-low.c	/^arm_store_wmmxregset (struct regcache *regcache, const void *buf)$/;"	f	file:
arm_stub_a8_veneer_lwm	bfd/elf32-arm.c	/^const unsigned arm_stub_a8_veneer_lwm = arm_stub_a8_veneer_b_cond;$/;"	v
arm_stub_claim_sym	bfd/elf32-arm.c	/^arm_stub_claim_sym (struct elf32_arm_stub_hash_entry *stub_entry)$/;"	f	file:
arm_stub_hash_lookup	bfd/elf32-arm.c	3212;"	d	file:
arm_stub_is_thumb	bfd/elf32-arm.c	/^arm_stub_is_thumb (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_stub_none	bfd/elf32-arm.c	/^  arm_stub_none,$/;"	e	enum:elf32_arm_stub_type	file:
arm_stub_required_alignment	bfd/elf32-arm.c	/^arm_stub_required_alignment (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_stub_sym_claimed	bfd/elf32-arm.c	/^arm_stub_sym_claimed (enum elf32_arm_stub_type stub_type)$/;"	f	file:
arm_stub_this_id	gdb/arm-tdep.c	/^arm_stub_this_id (struct frame_info *this_frame,$/;"	f	file:
arm_stub_unwind	gdb/arm-tdep.c	/^struct frame_unwind arm_stub_unwind = {$/;"	v	typeref:struct:frame_unwind
arm_stub_unwind_sniffer	gdb/arm-tdep.c	/^arm_stub_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
arm_supply_fparegset	gdb/arm-nbsd-nat.c	/^arm_supply_fparegset (struct regcache *regcache, struct fpreg *fparegset)$/;"	f	file:
arm_supply_gregset	gdb/arm-nbsd-nat.c	/^arm_supply_gregset (struct regcache *regcache, struct reg *gregset)$/;"	f	file:
arm_supports_hardware_single_step	gdb/gdbserver/linux-arm-low.c	/^arm_supports_hardware_single_step (void)$/;"	f	file:
arm_supports_z_point_type	gdb/gdbserver/linux-arm-low.c	/^arm_supports_z_point_type (char z_type)$/;"	f	file:
arm_sw_breakpoint_from_kind	gdb/arm-tdep.c	/^arm_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
arm_sw_breakpoint_from_kind	gdb/gdbserver/linux-aarch32-low.c	/^arm_sw_breakpoint_from_kind (int kind , int *size)$/;"	f
arm_symbian_init_abi	gdb/arm-symbian-tdep.c	/^arm_symbian_init_abi (struct gdbarch_info info,$/;"	f	file:
arm_symbian_osabi_sniffer	gdb/arm-symbian-tdep.c	/^arm_symbian_osabi_sniffer (bfd *abfd)$/;"	f	file:
arm_symbian_skip_trampoline_code	gdb/arm-symbian-tdep.c	/^arm_symbian_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
arm_symbol_is_valid	opcodes/arm-dis.c	/^arm_symbol_is_valid (asymbol * sym,$/;"	f
arm_syscall_record	gdb/arm-tdep.h	/^  int (*arm_syscall_record) (struct regcache *regcache, unsigned long svc_number);$/;"	m	struct:gdbarch_tdep
arm_type_align	gdb/arm-tdep.c	/^arm_type_align (struct type *t)$/;"	f	file:
arm_type_of_stub	bfd/elf32-arm.c	/^arm_type_of_stub (struct bfd_link_info *info,$/;"	f	file:
arm_unwind_edit_type	bfd/elf32-arm.c	/^arm_unwind_edit_type;$/;"	t	typeref:enum:__anon1137	file:
arm_unwind_pc	gdb/arm-tdep.c	/^arm_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
arm_unwind_sp	gdb/arm-tdep.c	/^arm_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
arm_unwind_table_edit	bfd/elf32-arm.c	/^arm_unwind_table_edit;$/;"	t	typeref:struct:arm_unwind_table_edit	file:
arm_unwind_table_edit	bfd/elf32-arm.c	/^typedef struct arm_unwind_table_edit$/;"	s	file:
arm_update_current_architecture	gdb/arm-tdep.c	/^arm_update_current_architecture (void)$/;"	f	file:
arm_usrregs_info	gdb/gdbserver/linux-arm-low.c	/^static struct usrregs_info arm_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
arm_vfp_abi_for_function	gdb/arm-tdep.c	/^arm_vfp_abi_for_function (struct gdbarch *gdbarch, struct type *func_type)$/;"	f	file:
arm_vfp_call_candidate	gdb/arm-tdep.c	/^arm_vfp_call_candidate (struct type *t, enum arm_vfp_cprc_base_type *base_type,$/;"	f	file:
arm_vfp_cprc_base_type	gdb/arm-tdep.c	/^enum arm_vfp_cprc_base_type$/;"	g	file:
arm_vfp_cprc_reg_char	gdb/arm-tdep.c	/^arm_vfp_cprc_reg_char (enum arm_vfp_cprc_base_type b)$/;"	f	file:
arm_vfp_cprc_sub_candidate	gdb/arm-tdep.c	/^arm_vfp_cprc_sub_candidate (struct type *t,$/;"	f	file:
arm_vfp_cprc_unit_length	gdb/arm-tdep.c	/^arm_vfp_cprc_unit_length (enum arm_vfp_cprc_base_type b)$/;"	f	file:
arm_wince_breakpoint	gdb/gdbserver/win32-arm-low.c	/^static const unsigned long arm_wince_breakpoint = 0xe6000010;$/;"	v	file:
arm_wince_breakpoint_len	gdb/gdbserver/win32-arm-low.c	114;"	d	file:
arm_wince_init_abi	gdb/arm-wince-tdep.c	/^arm_wince_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
arm_wince_le_breakpoint	gdb/arm-wince-tdep.c	/^static const gdb_byte arm_wince_le_breakpoint[] = { 0x10, 0x00, 0x00, 0xe6 };$/;"	v	file:
arm_wince_osabi_sniffer	gdb/arm-wince-tdep.c	/^arm_wince_osabi_sniffer (bfd *abfd)$/;"	f	file:
arm_wince_skip_main_prologue	gdb/arm-wince-tdep.c	/^arm_wince_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
arm_wince_thumb_le_breakpoint	gdb/arm-wince-tdep.c	/^static const gdb_byte arm_wince_thumb_le_breakpoint[] = { 0xfe, 0xdf };$/;"	v	file:
arm_write_pc	gdb/arm-tdep.c	/^arm_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
armap_datepos	bfd/libbfd-in.h	/^  file_ptr armap_datepos;	\/* Position within archive to seek to$/;"	m	struct:artdata
armap_datepos	bfd/libbfd.h	/^  file_ptr armap_datepos;	\/* Position within archive to seek to$/;"	m	struct:artdata
armap_start	bfd/libecoff.h	/^  const char *armap_start;$/;"	m	struct:ecoff_backend_data
armap_timestamp	bfd/libbfd-in.h	/^  long  armap_timestamp;	\/* Timestamp value written into armap.$/;"	m	struct:artdata
armap_timestamp	bfd/libbfd.h	/^  long  armap_timestamp;	\/* Timestamp value written into armap.$/;"	m	struct:artdata
armbsd_fpreg_offset	gdb/arm-bsd-tdep.c	/^armbsd_fpreg_offset (int regnum)$/;"	f	file:
armbsd_fpregset	gdb/arm-bsd-tdep.c	/^static const struct regset armbsd_fpregset =$/;"	v	typeref:struct:regset	file:
armbsd_gregset	gdb/arm-bsd-tdep.c	/^static const struct regset armbsd_gregset =$/;"	v	typeref:struct:regset	file:
armbsd_iterate_over_regset_sections	gdb/arm-bsd-tdep.c	/^armbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f
armbsd_supply_fpregset	gdb/arm-bsd-tdep.c	/^armbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
armbsd_supply_gregset	gdb/arm-bsd-tdep.c	/^armbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
armbx1_tst_insn	bfd/elf32-arm.c	/^static const insn32 armbx1_tst_insn = 0xe3100001;$/;"	v	file:
armbx2_moveq_insn	bfd/elf32-arm.c	/^static const insn32 armbx2_moveq_insn = 0x01a0f000;$/;"	v	file:
armbx3_bx_insn	bfd/elf32-arm.c	/^static const insn32 armbx3_bx_insn = 0xe12fff10;$/;"	v	file:
armcc_cfa_offsets_reversed	gdb/dwarf2-frame.h	/^  bool armcc_cfa_offsets_reversed = false;$/;"	m	struct:dwarf2_frame_state
armcc_cfa_offsets_sf	gdb/dwarf2-frame.h	/^  bool armcc_cfa_offsets_sf = false;$/;"	m	struct:dwarf2_frame_state
armobsd_init_abi	gdb/arm-obsd-tdep.c	/^armobsd_init_abi (struct gdbarch_info info,$/;"	f	file:
armobsd_sigframe	gdb/arm-obsd-tdep.c	/^static const struct tramp_frame armobsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
armobsd_sigframe_init	gdb/arm-obsd-tdep.c	/^armobsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
arr	gdb/testsuite/gdb.trace/actions.c	/^  char   arr[25];$/;"	m	struct:GDB_STRUCT_TEST	file:
arr	gdb/testsuite/gdb.trace/actions.c	/^  char   arr[4];$/;"	m	union:GDB_UNION_TEST	file:
arrange_linetable	gdb/xcoffread.c	/^arrange_linetable (struct linetable *oldLineTb)$/;"	f	file:
array	bfd/elf-bfd.h	/^  struct eh_frame_array_ent *array;$/;"	m	struct:dwarf_eh_frame_hdr_info	typeref:struct:dwarf_eh_frame_hdr_info::eh_frame_array_ent
array	bfd/elf-strtab.c	/^  struct elf_strtab_hash_entry **array;$/;"	m	struct:elf_strtab_hash	typeref:struct:elf_strtab_hash::elf_strtab_hash_entry	file:
array	gdb/testsuite/gdb.arch/spu-ls.c	/^char array[256];$/;"	v
array	gdb/testsuite/gdb.base/arrayidx.c	/^int array[] = {1, 2, 3, 4};$/;"	v
array	gdb/testsuite/gdb.base/debug-expr.c	/^char array[4];$/;"	v
array	gdb/testsuite/gdb.base/printcmds.c	/^  unsigned char array[20];$/;"	m	struct:some_struct	file:
array	gdb/testsuite/gdb.dwarf2/implref-array.c	/^int array[5] = {0, 1, 2, 3, 4};$/;"	v
array	gdb/testsuite/gdb.fortran/subarray.f	/^        integer array(/;"	v	program:subarray
array	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^int array[100];$/;"	v
array	gdb/testsuite/gdb.mi/array.f	/^      INTEGER array(/;"	v
array	gdb/testsuite/gdb.mi/var-cmd.c	/^int array[] = {1,2,3};$/;"	v
array	gdb/testsuite/gdb.python/py-bad-printers.c	/^int array[100];$/;"	v
array	gdb/testsuite/gdb.python/py-prettyprint.c	/^int array[100];$/;"	v
array	gdb/testsuite/gdb.python/py-xmethods.cc	/^  int array [10];$/;"	m	class:dop::A	file:
array	gdb/testsuite/gdb.trace/unavailable.cc	/^  int array[10000];$/;"	m	struct:StructA	file:
array	opcodes/i386-opc.h	/^  unsigned int array[CpuNumOfUints];$/;"	m	union:i386_cpu_flags
array	opcodes/i386-opc.h	/^  unsigned int array[OTNumOfUints];$/;"	m	union:i386_operand_type
array	sim/common/hw-properties.h	/^  const void *array;$/;"	m	struct:hw_property
array	sim/ppc/device.h	/^  const void *array;$/;"	m	struct:_device_property
array	sim/ppc/hw_sem.c	/^  unsigned short int *array;$/;"	m	union:semun	file:
array	sim/testsuite/sim/h8300/mac.s	/^array:	.word	0x7fff$/;"	l
array1	gdb/testsuite/gdb.base/printcmds.c	/^    unsigned char array1[4];$/;"	m	struct:some_arrays	file:
array1	gdb/testsuite/gdb.dwarf2/dw2-op-call.S	/^array1:	.2byte	1$/;"	l
array2	gdb/testsuite/gdb.base/printcmds.c	/^    unsigned char array2[1];$/;"	m	struct:some_arrays	file:
array2	gdb/testsuite/gdb.dwarf2/dw2-op-call.S	/^array2:	.2byte	2$/;"	l
array2	gdb/testsuite/gdb.mi/var-cmd.c	/^int array2[] = {4,5,6};$/;"	v
array3	gdb/testsuite/gdb.base/printcmds.c	/^    unsigned char array3[1];$/;"	m	struct:some_arrays	file:
array3	gdb/testsuite/gdb.dwarf2/dw2-op-call.S	/^array3:	.2byte	3$/;"	l
array4	gdb/testsuite/gdb.base/printcmds.c	/^    unsigned char array4[2];$/;"	m	struct:some_arrays	file:
array5	gdb/testsuite/gdb.base/printcmds.c	/^    unsigned char array5[4];$/;"	m	struct:some_arrays	file:
array_column_major	gdb/language.h	/^    array_row_major, array_column_major$/;"	e	enum:array_ordering
array_count	bfd/elf-bfd.h	/^  unsigned int array_count;$/;"	m	struct:eh_frame_hdr_info
array_end	gdb/valprint.h	/^  const char *array_end;$/;"	m	struct:generic_val_print_decorations
array_expr	gdb/rust-exp.y	/^array_expr:$/;"	l
array_func	gdb/testsuite/gdb.base/gcore.c	/^array_func ()$/;"	f
array_gen	sim/igen/ld-decode.h	/^  array_gen,$/;"	e	enum:__anon581
array_gen	sim/ppc/ld-decode.h	/^  array_gen,$/;"	e	enum:__anon951
array_has_dups	gdb/opencl-lang.c	/^array_has_dups (int *arr, int n)$/;"	f	file:
array_index	gdb/testsuite/gdb.base/nodebug.c	/^int array_index (char *arr, int i)$/;"	f
array_indicator	gdb/cp-name-parser.y	/^array_indicator	:	'[' ']'$/;"	l
array_mod	gdb/c-exp.y	/^array_mod:	'[' ']'$/;"	l
array_of_10	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int array_of_10[10];$/;"	m	struct:_simple_struct	file:
array_of_10	gdb/testsuite/gdb.mi/var-cmd.c	/^  int array_of_10[10];$/;"	m	struct:_simple_struct	file:
array_of_vector_func	gdb/testsuite/gdb.arch/altivec-abi.c	/^array_of_vector_func (vector signed short *matrix)$/;"	f
array_ordering	gdb/language.h	/^extern enum array_ordering$/;"	g
array_p	gdb/testsuite/gdb.opt/inline-locals.c	/^volatile int *array_p;$/;"	v
array_property	sim/common/hw-properties.h	/^  array_property,$/;"	e	enum:__anon639
array_property	sim/ppc/device.h	/^  array_property,$/;"	e	enum:__anon973
array_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^        char array_ptr[2];$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2045	file:
array_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^        char array_ptr[2];$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2050	file:
array_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^int *array_ptr = array;$/;"	v
array_rep_info_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct array_rep_info_t {$/;"	s	file:
array_rep_info_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct array_rep_info_t {$/;"	s	file:
array_row_major	gdb/language.h	/^    array_row_major, array_column_major$/;"	e	enum:array_ordering
array_start	gdb/valprint.h	/^  const char *array_start;$/;"	m	struct:generic_val_print_decorations
array_type_has_dynamic_stride	gdb/gdbtypes.c	/^array_type_has_dynamic_stride (struct type *type)$/;"	f	file:
array_variable	gdb/testsuite/gdb.base/pointers.c	/^  k array_variable;$/;"	m	struct:__anon2020	file:
array_view	gdb/common/array-view.h	/^class array_view$/;"	c	namespace:gdb
arrayfield	gdb/testsuite/gdb.compile/compile.c	/^  int arrayfield[5];$/;"	m	struct:struct_type	file:
arrayisbytes	include/hp-symtab.h	/^  unsigned int arrayisbytes:	1;$/;"	m	struct:dntt_type_array
arraylength	include/hp-symtab.h	/^  unsigned int arraylength;$/;"	m	struct:dntt_type_array
arrays	gdb/testsuite/gdb.base/printcmds.c	/^} arrays = {$/;"	v	typeref:struct:some_arrays
arraystruct	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct arraystruct$/;"	s	file:
arraystruct	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct arraystruct$/;"	s	file:
arreg_number	gdb/xtensa-tdep.c	/^arreg_number (struct gdbarch *gdbarch, int a_regnum, ULONGEST wb)$/;"	f	file:
arscm_get_arch_arg_unsafe	gdb/guile/scm-arch.c	/^arscm_get_arch_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
arscm_get_arch_smob_arg_unsafe	gdb/guile/scm-arch.c	/^arscm_get_arch_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f
arscm_get_gdbarch	gdb/guile/scm-arch.c	/^arscm_get_gdbarch (arch_smob *a_smob)$/;"	f
arscm_is_arch	gdb/guile/scm-arch.c	/^arscm_is_arch (SCM scm)$/;"	f	file:
arscm_make_arch_smob	gdb/guile/scm-arch.c	/^arscm_make_arch_smob (struct gdbarch *gdbarch)$/;"	f	file:
arscm_object_data_init	gdb/guile/scm-arch.c	/^arscm_object_data_init (struct gdbarch *gdbarch)$/;"	f	file:
arscm_print_arch_smob	gdb/guile/scm-arch.c	/^arscm_print_arch_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
arscm_scm_from_arch	gdb/guile/scm-arch.c	/^arscm_scm_from_arch (struct gdbarch *gdbarch)$/;"	f
arsize	include/vms/dsc.h	/^  unsigned char arsize[4];$/;"	m	struct:vms_dsc_nca
art	sim/testsuite/sim/bfin/cc0.s	/^art:$/;"	l
artdata	bfd/libbfd-in.h	/^struct artdata$/;"	s
artdata	bfd/libbfd.h	/^struct artdata$/;"	s
artdata	bfd/vms-lib.c	/^  struct artdata artdata;$/;"	m	struct:lib_tdata	typeref:struct:lib_tdata::artdata	file:
artificial	gdb/gdbtypes.h	/^  unsigned int artificial : 1;$/;"	m	struct:field
artificial_depth	gdb/frame.h	/^  int artificial_depth;$/;"	m	struct:frame_id
as	gdb/ia64-libunwind-tdep.c	/^  unw_addr_space_t as;$/;"	m	struct:libunwind_frame_cache	file:
as_a_scm_t_subr	gdb/guile/guile-internal.h	/^as_a_scm_t_subr (SCM (*func) (SCM))$/;"	f
as_a_scm_t_subr	gdb/guile/guile-internal.h	/^as_a_scm_t_subr (SCM (*func) (SCM, SCM))$/;"	f
as_a_scm_t_subr	gdb/guile/guile-internal.h	/^as_a_scm_t_subr (SCM (*func) (SCM, SCM, SCM))$/;"	f
as_a_scm_t_subr	gdb/guile/guile-internal.h	/^as_a_scm_t_subr (SCM (*func) (void))$/;"	f
as_cli_interp	gdb/cli/cli-interp.c	/^as_cli_interp (struct interp *interp)$/;"	f	file:
as_fd	gdb/procfs.c	/^  int as_fd;			\/* File descriptor for \/proc as file *\/$/;"	m	struct:procinfo	file:
as_fn_append	bfd/configure	/^  as_fn_append ()$/;"	f
as_fn_append	configure	/^  as_fn_append ()$/;"	f
as_fn_append	etc/configure	/^  as_fn_append ()$/;"	f
as_fn_append	gdb/configure	/^  as_fn_append ()$/;"	f
as_fn_append	gdb/gdbserver/configure	/^  as_fn_append ()$/;"	f
as_fn_append	gdb/testsuite/configure	/^  as_fn_append ()$/;"	f
as_fn_append	intl/configure	/^  as_fn_append ()$/;"	f
as_fn_append	libdecnumber/configure	/^  as_fn_append ()$/;"	f
as_fn_append	libiberty/configure	/^  as_fn_append ()$/;"	f
as_fn_append	opcodes/configure	/^  as_fn_append ()$/;"	f
as_fn_append	readline/configure	/^  as_fn_append ()$/;"	f
as_fn_append	readline/examples/rlfe/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/aarch64/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/arm/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/avr/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/bfin/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/common/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/cr16/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/cris/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/d10v/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/erc32/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/frv/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/ft32/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/h8300/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/igen/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/iq2000/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/lm32/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/m32c/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/m32r/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/m68hc11/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/mcore/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/microblaze/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/mips/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/mn10300/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/moxie/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/msp430/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/or1k/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/ppc/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/rl78/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/rx/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/sh/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/sh64/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/testsuite/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/testsuite/d10v-elf/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/testsuite/frv-elf/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/testsuite/m32r-elf/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/testsuite/mips64el-elf/configure	/^  as_fn_append ()$/;"	f
as_fn_append	sim/v850/configure	/^  as_fn_append ()$/;"	f
as_fn_append	zlib/configure	/^  as_fn_append ()$/;"	f
as_fn_arith	bfd/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	etc/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	gdb/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	gdb/gdbserver/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	gdb/testsuite/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	intl/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	libdecnumber/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	libiberty/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	opcodes/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	readline/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	readline/examples/rlfe/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/aarch64/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/arm/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/avr/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/bfin/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/common/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/cr16/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/cris/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/d10v/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/erc32/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/frv/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/ft32/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/h8300/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/igen/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/iq2000/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/lm32/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/m32c/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/m32r/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/m68hc11/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/mcore/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/microblaze/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/mips/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/mn10300/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/moxie/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/msp430/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/or1k/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/ppc/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/rl78/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/rx/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/sh/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/sh64/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/testsuite/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/testsuite/d10v-elf/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/testsuite/frv-elf/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/testsuite/m32r-elf/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/testsuite/mips64el-elf/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	sim/v850/configure	/^  as_fn_arith ()$/;"	f
as_fn_arith	zlib/configure	/^  as_fn_arith ()$/;"	f
as_fn_error	bfd/configure	/^as_fn_error ()$/;"	f
as_fn_error	configure	/^as_fn_error ()$/;"	f
as_fn_error	etc/configure	/^as_fn_error ()$/;"	f
as_fn_error	gdb/configure	/^as_fn_error ()$/;"	f
as_fn_error	gdb/gdbserver/configure	/^as_fn_error ()$/;"	f
as_fn_error	gdb/testsuite/configure	/^as_fn_error ()$/;"	f
as_fn_error	intl/configure	/^as_fn_error ()$/;"	f
as_fn_error	libdecnumber/configure	/^as_fn_error ()$/;"	f
as_fn_error	libiberty/configure	/^as_fn_error ()$/;"	f
as_fn_error	opcodes/configure	/^as_fn_error ()$/;"	f
as_fn_error	readline/configure	/^as_fn_error ()$/;"	f
as_fn_error	readline/examples/rlfe/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/aarch64/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/arm/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/avr/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/bfin/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/common/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/cr16/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/cris/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/d10v/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/erc32/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/frv/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/ft32/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/h8300/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/igen/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/iq2000/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/lm32/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/m32c/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/m32r/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/m68hc11/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/mcore/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/microblaze/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/mips/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/mn10300/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/moxie/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/msp430/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/or1k/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/ppc/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/rl78/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/rx/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/sh/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/sh64/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/testsuite/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/testsuite/d10v-elf/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/testsuite/frv-elf/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/testsuite/m32r-elf/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/testsuite/mips64el-elf/configure	/^as_fn_error ()$/;"	f
as_fn_error	sim/v850/configure	/^as_fn_error ()$/;"	f
as_fn_error	zlib/configure	/^as_fn_error ()$/;"	f
as_fn_executable_p	bfd/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	etc/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	gdb/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	gdb/gdbserver/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	gdb/testsuite/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	intl/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	libdecnumber/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	libiberty/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	opcodes/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	readline/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	readline/examples/rlfe/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/aarch64/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/arm/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/avr/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/bfin/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/common/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/cr16/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/cris/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/d10v/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/erc32/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/frv/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/ft32/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/h8300/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/igen/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/iq2000/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/lm32/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/m32c/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/m32r/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/m68hc11/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/mcore/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/microblaze/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/mips/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/mn10300/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/moxie/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/msp430/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/or1k/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/ppc/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/rl78/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/rx/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/sh/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/sh64/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/testsuite/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/testsuite/d10v-elf/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/testsuite/frv-elf/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/testsuite/m32r-elf/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/testsuite/mips64el-elf/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	sim/v850/configure	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	zlib/configure	/^as_fn_executable_p ()$/;"	f
as_fn_exit	bfd/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	configure	/^as_fn_exit ()$/;"	f
as_fn_exit	etc/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	gdb/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	gdb/gdbserver/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	gdb/testsuite/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	intl/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	libdecnumber/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	libiberty/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	opcodes/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	readline/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	readline/examples/rlfe/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/aarch64/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/arm/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/avr/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/bfin/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/common/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/cr16/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/cris/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/d10v/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/erc32/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/frv/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/ft32/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/h8300/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/igen/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/iq2000/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/lm32/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/m32c/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/m32r/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/m68hc11/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/mcore/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/microblaze/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/mips/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/mn10300/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/moxie/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/msp430/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/or1k/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/ppc/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/rl78/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/rx/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/sh/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/sh64/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/testsuite/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/testsuite/d10v-elf/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/testsuite/frv-elf/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/testsuite/m32r-elf/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/testsuite/mips64el-elf/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	sim/v850/configure	/^as_fn_exit ()$/;"	f
as_fn_exit	zlib/configure	/^as_fn_exit ()$/;"	f
as_fn_failure	bfd/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	etc/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	gdb/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	gdb/gdbserver/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	gdb/testsuite/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	intl/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	libdecnumber/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	libiberty/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	opcodes/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	readline/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	readline/examples/rlfe/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/aarch64/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/arm/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/avr/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/bfin/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/common/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/cr16/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/cris/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/d10v/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/erc32/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/frv/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/ft32/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/h8300/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/igen/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/iq2000/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/lm32/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/m32c/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/m32r/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/m68hc11/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/mcore/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/microblaze/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/mips/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/mn10300/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/moxie/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/msp430/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/or1k/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/ppc/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/rl78/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/rx/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/sh/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/sh64/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/testsuite/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/testsuite/d10v-elf/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/testsuite/frv-elf/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/testsuite/m32r-elf/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/testsuite/mips64el-elf/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	sim/v850/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_failure	zlib/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_mkdir_p	bfd/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	etc/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	gdb/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	gdb/gdbserver/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	gdb/testsuite/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	intl/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	libdecnumber/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	libiberty/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	opcodes/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	readline/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	readline/examples/rlfe/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/aarch64/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/arm/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/avr/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/bfin/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/common/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/cr16/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/cris/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/d10v/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/erc32/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/frv/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/ft32/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/h8300/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/igen/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/iq2000/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/lm32/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/m32c/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/m32r/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/m68hc11/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/mcore/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/microblaze/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/mips/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/mn10300/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/moxie/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/msp430/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/or1k/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/ppc/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/rl78/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/rx/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/sh/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/sh64/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/testsuite/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/testsuite/d10v-elf/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/testsuite/frv-elf/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/testsuite/m32r-elf/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/testsuite/mips64el-elf/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	sim/v850/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	zlib/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_ret_failure	bfd/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	etc/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	gdb/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	gdb/gdbserver/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	gdb/testsuite/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	intl/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	libdecnumber/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	libiberty/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	opcodes/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	readline/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	readline/examples/rlfe/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/aarch64/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/arm/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/avr/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/bfin/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/common/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/cr16/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/cris/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/d10v/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/erc32/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/frv/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/ft32/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/h8300/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/igen/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/iq2000/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/lm32/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/m32c/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/m32r/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/m68hc11/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/mcore/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/microblaze/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/mips/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/mn10300/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/moxie/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/msp430/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/or1k/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/ppc/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/rl78/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/rx/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/sh/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/sh64/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/testsuite/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/testsuite/d10v-elf/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/testsuite/frv-elf/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/testsuite/m32r-elf/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/testsuite/mips64el-elf/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	sim/v850/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_failure	zlib/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_success	bfd/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	etc/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	gdb/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	gdb/gdbserver/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	gdb/testsuite/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	intl/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	libdecnumber/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	libiberty/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	opcodes/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	readline/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	readline/examples/rlfe/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/aarch64/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/arm/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/avr/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/bfin/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/common/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/cr16/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/cris/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/d10v/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/erc32/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/frv/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/ft32/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/h8300/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/igen/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/iq2000/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/lm32/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/m32c/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/m32r/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/m68hc11/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/mcore/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/microblaze/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/mips/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/mn10300/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/moxie/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/msp430/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/or1k/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/ppc/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/rl78/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/rx/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/sh/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/sh64/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/testsuite/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/testsuite/d10v-elf/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/testsuite/frv-elf/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/testsuite/m32r-elf/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/testsuite/mips64el-elf/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	sim/v850/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_ret_success	zlib/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_set_status	bfd/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	etc/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	gdb/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	gdb/gdbserver/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	gdb/testsuite/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	intl/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	libdecnumber/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	libiberty/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	opcodes/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	readline/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	readline/examples/rlfe/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/aarch64/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/arm/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/avr/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/bfin/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/common/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/cr16/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/cris/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/d10v/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/erc32/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/frv/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/ft32/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/h8300/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/igen/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/iq2000/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/lm32/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/m32c/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/m32r/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/m68hc11/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/mcore/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/microblaze/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/mips/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/mn10300/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/moxie/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/msp430/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/or1k/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/ppc/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/rl78/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/rx/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/sh/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/sh64/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/testsuite/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/testsuite/d10v-elf/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/testsuite/frv-elf/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/testsuite/m32r-elf/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/testsuite/mips64el-elf/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	sim/v850/configure	/^as_fn_set_status ()$/;"	f
as_fn_set_status	zlib/configure	/^as_fn_set_status ()$/;"	f
as_fn_success	bfd/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	etc/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	gdb/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	gdb/gdbserver/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	gdb/testsuite/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	intl/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	libdecnumber/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	libiberty/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	opcodes/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	readline/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	readline/examples/rlfe/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/aarch64/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/arm/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/avr/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/bfin/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/common/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/cr16/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/cris/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/d10v/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/erc32/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/frv/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/ft32/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/h8300/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/igen/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/iq2000/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/lm32/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/m32c/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/m32r/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/m68hc11/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/mcore/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/microblaze/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/mips/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/mn10300/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/moxie/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/msp430/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/or1k/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/ppc/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/rl78/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/rx/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/sh/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/sh64/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/testsuite/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/testsuite/d10v-elf/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/testsuite/frv-elf/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/testsuite/m32r-elf/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/testsuite/mips64el-elf/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	sim/v850/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_success	zlib/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_unset	bfd/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	configure	/^as_fn_unset ()$/;"	f
as_fn_unset	etc/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	gdb/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	gdb/gdbserver/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	gdb/testsuite/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	intl/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	libdecnumber/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	libiberty/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	opcodes/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	readline/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	readline/examples/rlfe/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/aarch64/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/arm/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/avr/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/bfin/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/common/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/cr16/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/cris/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/d10v/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/erc32/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/frv/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/ft32/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/h8300/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/igen/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/iq2000/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/lm32/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/m32c/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/m32r/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/m68hc11/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/mcore/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/microblaze/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/mips/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/mn10300/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/moxie/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/msp430/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/or1k/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/ppc/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/rl78/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/rx/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/sh/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/sh64/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/testsuite/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/testsuite/d10v-elf/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/testsuite/frv-elf/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/testsuite/m32r-elf/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/testsuite/mips64el-elf/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	sim/v850/configure	/^as_fn_unset ()$/;"	f
as_fn_unset	zlib/configure	/^as_fn_unset ()$/;"	f
as_mi_interp	gdb/mi/mi-interp.c	/^as_mi_interp (struct interp *interp)$/;"	f	file:
as_mi_ui_out	gdb/mi/mi-out.c	/^as_mi_ui_out (ui_out *uiout)$/;"	f	file:
as_string	gdb/location.c	/^  char *as_string;$/;"	m	struct:event_location	file:
as_tui_interp	gdb/tui/tui-interp.c	/^as_tui_interp (struct interp *interp)$/;"	f	file:
ascii_string	gdb/testsuite/gdb.base/charset.c	/^char ascii_string[NUM_CHARS];$/;"	v
asd	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct asd$/;"	s	file:
ase	include/opcode/mips.h	/^  unsigned long ase;$/;"	m	struct:mips_opcode
ase	opcodes/mips-dis.c	/^  int ase;$/;"	m	struct:mips_arch_choice	file:
ase_128vec	include/opcode/loongarch.h	/^  int ase_128vec;$/;"	m	struct:loongarch_ASEs_option
ase_256vec	include/opcode/loongarch.h	/^  int ase_256vec;$/;"	m	struct:loongarch_ASEs_option
ase_fix	include/opcode/loongarch.h	/^  int ase_fix;$/;"	m	struct:loongarch_ASEs_option
ase_float	include/opcode/loongarch.h	/^  int ase_float;$/;"	m	struct:loongarch_ASEs_option
ase_test	include/opcode/loongarch.h	/^  int ase_test;$/;"	m	struct:loongarch_ASEs_option
asection	bfd/bfd-in2.h	/^} asection;$/;"	t	typeref:struct:bfd_section
asection_ptr	bfd/peicode.h	/^typedef asection * asection_ptr;$/;"	t
ases	include/elf/mips.h	/^  unsigned char ases[4];$/;"	m	struct:__anon1485
ases	include/elf/mips.h	/^  unsigned long ases;$/;"	m	struct:elf_internal_abiflags_v0
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   0, 0x0001, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   1, 0x0002, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   2, 0x0004, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   3, 0x0008, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   4, 0x0010, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   5, 0x0020, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   6, 0x0040, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   7, 0x0080, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   8, 0x0100, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,   9, 0x0200, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -1, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -2, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -3, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -4, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -5, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -6, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -7, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -8, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  -9, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  10, 0x0400, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  11, 0x0800, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  12, 0x1000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  13, 0x2000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  14, 0x4000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  15, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  16, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  17, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  18, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  19, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  20, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  21, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  22, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  23, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  24, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  25, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  26, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  27, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  28, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  29, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  30, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  31, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  32, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001,  33, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -10, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -11, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -12, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -13, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -14, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -15, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -16, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -17, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -18, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -19, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -20, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -21, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -22, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -23, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -24, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -25, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -26, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -27, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -28, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -29, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -30, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -31, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -32, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -33, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x0001, -34, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   0, 0x4002, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   0, 0x4002;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   1, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   1, 0x8004;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   2, 0x0008;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   2, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   3, 0x0010;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   3, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   4, 0x0020;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   4, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   5, 0x0040;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   5, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   6, 0x0080;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   6, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   7, 0x0100;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   7, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   8, 0x0200;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   8, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   9, 0x0400;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,   9, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -1, 0x2001, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -1, 0x2001;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -2, 0x1000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -2, 0x1000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -3, 0x0800, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -3, 0x0800;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -4, 0x0400, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -4, 0x0400;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -5, 0x0200, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -5, 0x0200;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -6, 0x0100, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -6, 0x0100;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -7, 0x0080, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -7, 0x0080;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -8, 0x0040, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -8, 0x0040;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -9, 0x0020, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  -9, 0x0020;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  10, 0x0800;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  10, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  11, 0x1000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  11, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  12, 0x2000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  12, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  13, 0x4000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  13, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  14, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  14, 0x8000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  15, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  15, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  16, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  16, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  17, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  17, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  18, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  18, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  19, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  19, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  20, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  20, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  30, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  30, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  31, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  31, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  32, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  32, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  33, 0x0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002,  33, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -10, 0x0010, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -10, 0x0010;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -11, 0x0008, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -11, 0x0008;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -12, 0x0004, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -12, 0x0004;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -13, 0x0002, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -13, 0x0002;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -14, 0x0001, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -14, 0x0001;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -15, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -15, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -16, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -16, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -17, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -17, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -31, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -31, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -32, 0x0000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -32, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -33, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -33, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -34, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x4002, -34, 0x7fff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   0, 0x8001, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   0, 0x8001;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   1, 0x0002;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   1, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   2, 0x0004;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   2, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   3, 0x0008;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   3, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   4, 0x0010;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   4, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   5, 0x0020;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   5, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   6, 0x0040;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   6, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   7, 0x0080;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   7, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   8, 0x0100;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   8, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   9, 0x0200;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,   9, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -1, 0xc000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -1, 0xc000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -2, 0xe000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -2, 0xe000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -3, 0xf000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -3, 0xf000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -4, 0xf800, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -4, 0xf800;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -5, 0xfc00, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -5, 0xfc00;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -6, 0xfe00, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -6, 0xfe00;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -7, 0xff00, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -7, 0xff00;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -8, 0xff80, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -8, 0xff80;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -9, 0xffc0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  -9, 0xffc0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  10, 0x0400;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  10, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  11, 0x0800;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  11, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  12, 0x1000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  12, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  13, 0x2000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  13, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  14, 0x4000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  14, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  15, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  15, 0x8000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  16, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  16, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  17, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  17, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  18, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  18, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  19, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  19, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  20, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  20, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  21, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  21, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  22, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  22, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  23, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  23, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  24, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  24, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  25, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  25, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  26, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  26, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  27, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  27, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  28, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  28, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  29, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  29, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  30, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  30, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  31, 0x0000;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  31, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  32, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  32, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  33, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001,  33, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -10, 0xffe0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -10, 0xffe0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -11, 0xfff0, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -11, 0xfff0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -12, 0xfff8, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -12, 0xfff8;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -13, 0xfffc, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -13, 0xfffc;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -14, 0xfffe, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -14, 0xfffe;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -15, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -15, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -16, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -16, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -17, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -17, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -18, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -18, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -19, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -19, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -20, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -20, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -21, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -21, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -22, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -22, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -23, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -23, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -24, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -24, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -25, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -25, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -26, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -26, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -27, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -27, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -28, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -28, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -29, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -29, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -30, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -30, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -31, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -31, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -32, 0xffff, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -32, 0xffff;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -33, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -33, 0x8000, (S);$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -34, 0x0;$/;"	l
ashift_test	sim/testsuite/sim/bfin/ashift.s	/^ashift_test 0x8001, -34, 0x8000, (S);$/;"	l
ashiftrt	sim/bfin/bfin-sim.c	/^ashiftrt (SIM_CPU *cpu, bu40 val, int cnt, int size)$/;"	f	file:
asi	sim/erc32/sis.h	/^    uint32          asi;	\/* Current ASI *\/$/;"	m	struct:pstate
asi_table	opcodes/sparc-opc.c	/^static sparc_asi asi_table[] =$/;"	v	file:
asimdall	include/opcode/aarch64.h	/^  asimdall,$/;"	e	enum:aarch64_insn_class
asimddiff	include/opcode/aarch64.h	/^  asimddiff,$/;"	e	enum:aarch64_insn_class
asimdelem	include/opcode/aarch64.h	/^  asimdelem,$/;"	e	enum:aarch64_insn_class
asimdext	include/opcode/aarch64.h	/^  asimdext,$/;"	e	enum:aarch64_insn_class
asimdimm	include/opcode/aarch64.h	/^  asimdimm,$/;"	e	enum:aarch64_insn_class
asimdins	include/opcode/aarch64.h	/^  asimdins,$/;"	e	enum:aarch64_insn_class
asimdmisc	include/opcode/aarch64.h	/^  asimdmisc,$/;"	e	enum:aarch64_insn_class
asimdperm	include/opcode/aarch64.h	/^  asimdperm,$/;"	e	enum:aarch64_insn_class
asimdsame	include/opcode/aarch64.h	/^  asimdsame,$/;"	e	enum:aarch64_insn_class
asimdshf	include/opcode/aarch64.h	/^  asimdshf,$/;"	e	enum:aarch64_insn_class
asimdtbl	include/opcode/aarch64.h	/^  asimdtbl,$/;"	e	enum:aarch64_insn_class
asinf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (asinf);$/;"	v
asinf	gdb/gnulib/import/math.in.h	247;"	d
asinf	gdb/gnulib/import/math.in.h	253;"	d
asinl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (asinl);$/;"	v
asinl	gdb/gnulib/import/math.in.h	262;"	d
asinl	gdb/gnulib/import/math.in.h	268;"	d
asints	sim/mcore/sim-main.h	/^    word asints[NUM_MCORE_REGS];$/;"	m	union:_sim_cpu::__anon830
asints	sim/moxie/interp.c	/^  word asints [1];		\/* but accessed larger... *\/$/;"	m	union:__anon775	file:
asints	sim/sh/sim-main.h	/^  int asints[40];$/;"	m	union:__anon488
asisddiff	include/opcode/aarch64.h	/^  asisddiff,$/;"	e	enum:aarch64_insn_class
asisdelem	include/opcode/aarch64.h	/^  asisdelem,$/;"	e	enum:aarch64_insn_class
asisdlse	include/opcode/aarch64.h	/^  asisdlse,$/;"	e	enum:aarch64_insn_class
asisdlsep	include/opcode/aarch64.h	/^  asisdlsep,$/;"	e	enum:aarch64_insn_class
asisdlso	include/opcode/aarch64.h	/^  asisdlso,$/;"	e	enum:aarch64_insn_class
asisdlsop	include/opcode/aarch64.h	/^  asisdlsop,$/;"	e	enum:aarch64_insn_class
asisdmisc	include/opcode/aarch64.h	/^  asisdmisc,$/;"	e	enum:aarch64_insn_class
asisdone	include/opcode/aarch64.h	/^  asisdone,$/;"	e	enum:aarch64_insn_class
asisdpair	include/opcode/aarch64.h	/^  asisdpair,$/;"	e	enum:aarch64_insn_class
asisdsame	include/opcode/aarch64.h	/^  asisdsame,$/;"	e	enum:aarch64_insn_class
asisdshf	include/opcode/aarch64.h	/^  asisdshf,$/;"	e	enum:aarch64_insn_class
asl2	gdb/testsuite/gdb.disasm/mn10300.s	/^	asl2 d2$/;"	d
aslong	libiberty/copysign.c	/^    long aslong[2];$/;"	m	union:__anon1205	file:
aslong	libiberty/copysign.c	/^  long aslong[2];$/;"	m	union:__anon1209	file:
asm_data	include/opcode/cgen.h	/^  void *asm_data;$/;"	m	struct:__anon1387
asm_demangle	gdb/demangle.c	/^int asm_demangle = 0;$/;"	v
asm_extensions	gdb/c-lang.c	/^static const char *asm_extensions[] =$/;"	v	file:
asm_hash	include/opcode/cgen.h	/^  unsigned int (* asm_hash) (const char *);$/;"	m	struct:cgen_cpu_desc
asm_hash_insn	opcodes/epiphany-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/fr30-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/frv-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/ip2k-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/iq2000-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/lm32-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/m32c-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/m32r-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/mep-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/mt-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/or1k-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/xc16x-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn	opcodes/xstormy16-opc.c	/^asm_hash_insn (const char *mnem)$/;"	f	file:
asm_hash_insn_p	opcodes/epiphany-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/fr30-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/frv-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/ip2k-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/iq2000-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/lm32-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/m32c-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/m32r-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/mep-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/mt-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/or1k-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/xc16x-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_insn_p	opcodes/xstormy16-opc.c	/^asm_hash_insn_p (const CGEN_INSN *insn ATTRIBUTE_UNUSED)$/;"	f	file:
asm_hash_p	include/opcode/cgen.h	/^  int (* asm_hash_p) (const CGEN_INSN *);$/;"	m	struct:cgen_cpu_desc
asm_hash_size	include/opcode/cgen.h	/^  unsigned int asm_hash_size;$/;"	m	struct:cgen_cpu_desc
asm_hash_table	include/opcode/cgen.h	/^  CGEN_INSN_LIST **asm_hash_table;$/;"	m	struct:cgen_cpu_desc
asm_hash_table_entries	include/opcode/cgen.h	/^  CGEN_INSN_LIST *asm_hash_table_entries;$/;"	m	struct:cgen_cpu_desc
asm_language_defn	gdb/c-lang.c	/^extern const struct language_defn asm_language_defn =$/;"	v	typeref:struct:language_defn
asm_symbol	gdb/guile/scm-disasm.c	/^static SCM asm_symbol;$/;"	v	file:
asm_type	include/opcode/cgen.h	/^  enum cgen_asm_type asm_type;$/;"	m	struct:__anon1387	typeref:enum:__anon1387::cgen_asm_type
aspace	gdb/frame.c	/^  const address_space *aspace;$/;"	m	struct:frame_info	file:
aspace	gdb/inferior.h	/^  struct address_space *aspace = NULL;$/;"	m	class:inferior	typeref:struct:inferior::address_space
aspace	gdb/infrun.c	/^  const address_space *aspace;$/;"	m	struct:step_over_info	file:
aspace	gdb/progspace.h	/^  struct address_space *aspace = NULL;$/;"	m	struct:program_space	typeref:struct:program_space::address_space
aspace	gdb/regcache.h	/^  const address_space *aspace () const$/;"	f	class:regcache
asprintf	libiberty/asprintf.c	/^asprintf (char **buf, const char *fmt, ...)$/;"	f
asr	gdb/testsuite/gdb.disasm/mn10200.s	/^	asr d2$/;"	d
asr17	sim/erc32/sis.h	/^    uint32          asr17;      \/* Single vector trapping *\/$/;"	m	struct:pstate
asr_op	gdb/cris-tdep.c	/^asr_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
asregs	sim/moxie/interp.c	/^  struct moxie_regset asregs;$/;"	m	union:__anon775	typeref:struct:__anon775::moxie_regset	file:
asregs	sim/sh/sim-main.h	/^  } asregs;$/;"	m	union:__anon488	typeref:struct:__anon488::__anon489
asrq_op	gdb/cris-tdep.c	/^asrq_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
asrv32	sim/aarch64/simulator.c	/^asrv32 (sim_cpu *cpu)$/;"	f	file:
asrv64	sim/aarch64/simulator.c	/^asrv64 (sim_cpu *cpu)$/;"	f	file:
assembler	opcodes/arm-dis.c	/^  const char *  assembler;	\/* How to disassemble this insn.  *\/$/;"	m	struct:opcode32	file:
assembler	opcodes/arm-dis.c	/^  const char *assembler;	\/* How to disassemble this insn.  *\/$/;"	m	struct:opcode16	file:
assembler	opcodes/score-dis.c	/^  char *assembler;        \/* Disassembly string.  *\/$/;"	m	struct:score_opcode	file:
assembler	opcodes/score-opc.h	/^  char *assembler;        \/* Disassembly string.  *\/$/;"	m	struct:score_opcode
assembler	opcodes/score7-dis.c	/^  char *assembler;        \/* Disassembly string.  *\/$/;"	m	struct:score_opcode	file:
assert	libiberty/regex.c	1216;"	d	file:
assert	libiberty/regex.c	1217;"	d	file:
assert-type	gdb/guile/lib/gdb/support.scm	/^(define-public (assert-type test-result arg pos func-name expecting)$/;"	f
assert_file_size	gdb/dwarf-index-write.c	/^assert_file_size (FILE *file, const char *filename, size_t expected_size)$/;"	f	file:
assert_interrupt	sim/ppc/hw_opic.c	/^assert_interrupt(device *me,$/;"	f	file:
assert_regnum	gdb/regcache.c	/^reg_buffer::assert_regnum (int regnum) const$/;"	f	class:reg_buffer
assign	sim/bfin/dv-bfin_pint.c	/^  bu32 assign;$/;"	m	struct:bfin_pint	file:
assign_1	gdb/unittests/optional/assignment/1.cc	/^namespace assign_1 {$/;"	n	file:
assign_2	gdb/unittests/optional/assignment/2.cc	/^namespace assign_2 {$/;"	n	file:
assign_3	gdb/unittests/optional/assignment/3.cc	/^namespace assign_3 {$/;"	n	file:
assign_4	gdb/unittests/optional/assignment/4.cc	/^namespace assign_4 {$/;"	n	file:
assign_5	gdb/unittests/optional/assignment/5.cc	/^namespace assign_5 {$/;"	n	file:
assign_6	gdb/unittests/optional/assignment/6.cc	/^namespace assign_6 {$/;"	n	file:
assign_7	gdb/unittests/optional/assignment/7.cc	/^namespace assign_7 {$/;"	n	file:
assign_aggregate	gdb/ada-lang.c	/^assign_aggregate (struct value *container, $/;"	f	file:
assign_component	gdb/ada-lang.c	/^assign_component (struct value *container, struct value *lhs, LONGEST index,$/;"	f	file:
assign_file_positions_except_relocs	bfd/elf.c	/^assign_file_positions_except_relocs (bfd *abfd,$/;"	f	file:
assign_file_positions_for_load_sections	bfd/elf.c	/^assign_file_positions_for_load_sections (bfd *abfd,$/;"	f	file:
assign_file_positions_for_non_load_sections	bfd/elf.c	/^assign_file_positions_for_non_load_sections (bfd *abfd,$/;"	f	file:
assign_section_numbers	bfd/elf.c	/^assign_section_numbers (bfd *abfd, struct bfd_link_info *link_info)$/;"	f	file:
assigned_gotno	bfd/elf32-score.c	/^  unsigned int assigned_gotno;$/;"	m	struct:score_got_info	file:
assigned_gotno	bfd/elf32-score7.c	/^  unsigned int assigned_gotno;$/;"	m	struct:score_got_info	file:
assigned_high_gotno	bfd/elfxx-mips.c	/^  unsigned int assigned_high_gotno;$/;"	m	struct:mips_got_info	file:
assigned_low_gotno	bfd/elfxx-mips.c	/^  unsigned int assigned_low_gotno;$/;"	m	struct:mips_got_info	file:
assignment_expr	gdb/rust-exp.y	/^assignment_expr:$/;"	l
assoc_list	readline/bind.c	/^} assoc_list;$/;"	t	typeref:struct:__anon2104	file:
assume	gdb/gnulib/import/verify.h	263;"	d
assume	gdb/gnulib/import/verify.h	265;"	d
assume	gdb/gnulib/import/verify.h	272;"	d
assume	gdb/gnulib/import/verify.h	274;"	d
assure	gdb/gnulib/import/assure.h	32;"	d
assure	gdb/gnulib/import/assure.h	34;"	d
astat	sim/testsuite/sim/bfin/a0shift.S	/^	astat = R0;$/;"	d
astat	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	astat = r0;$/;"	d
astat	sim/testsuite/sim/bfin/quadaddsub.s	/^	astat = r7;$/;"	d
astat_names	sim/bfin/bfin-sim.c	/^static const char * const astat_names[] =$/;"	v	file:
astat_reserved	sim/bfin/bfin-sim.h	/^  bu32 astat_reserved;$/;"	m	struct:bfin_cpu_state
astatic	gdb/testsuite/gdb.reverse/machinestate.c	/^static int astatic;$/;"	v	file:
astruct	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef anon_struct astruct;$/;"	t	file:
asym	include/coff/sym.h	/^	SYMR	asym;		\/* symbol for the external *\/$/;"	m	struct:ecoff_extr
asymbol	bfd/bfd-in2.h	/^asymbol;$/;"	t	typeref:struct:bfd_symbol
async	gdb/gdbserver/target.h	/^  int (*async) (int enable);$/;"	m	struct:target_ops
async	gdb/linux-nat.c	/^linux_nat_target::async (int enable)$/;"	f	class:linux_nat_target
async	gdb/record-btrace.c	/^record_btrace_target::async (int enable)$/;"	f	class:record_btrace_target
async	gdb/record-full.c	/^record_full_base_target::async (int enable)$/;"	f	class:record_full_base_target
async	gdb/remote.c	/^remote_target::async (int enable)$/;"	f	class:remote_target
async	gdb/serial.h	/^    void (*async) (struct serial *scb, int async_p);$/;"	m	struct:serial_ops
async	gdb/target-delegates.c	/^debug_target::async (int arg0)$/;"	f	class:debug_target
async	gdb/target-delegates.c	/^dummy_target::async (int arg0)$/;"	f	class:dummy_target
async	gdb/target-delegates.c	/^target_ops::async (int arg0)$/;"	f	class:target_ops
async	gdb/top.h	/^  int async;$/;"	m	struct:ui
async_callback_ftype	gdb/target.h	/^typedef void async_callback_ftype (enum inferior_event_type event_type,$/;"	t
async_context	gdb/serial.h	/^    void *async_context;	\/* Async event thread's context *\/$/;"	m	struct:serial
async_disable_stdin	gdb/event-top.c	/^async_disable_stdin (void)$/;"	f
async_disconnect	gdb/event-top.c	/^async_disconnect (gdb_client_data arg)$/;"	f	file:
async_do_nothing	gdb/event-top.c	/^async_do_nothing (gdb_client_data arg)$/;"	f	file:
async_enable_stdin	gdb/event-top.c	/^async_enable_stdin (void)$/;"	f
async_event_handler	gdb/event-loop.c	/^async_event_handler;$/;"	t	typeref:struct:async_event_handler	file:
async_event_handler	gdb/event-loop.c	/^typedef struct async_event_handler$/;"	s	file:
async_event_handler_func	gdb/event-loop.h	/^typedef void (async_event_handler_func) (gdb_client_data);$/;"	t
async_event_handler_list	gdb/event-loop.c	/^async_event_handler_list;$/;"	v	typeref:struct:__anon1746	file:
async_file_flush	gdb/gdbserver/linux-low.c	/^async_file_flush (void)$/;"	f	file:
async_file_flush	gdb/linux-nat.c	/^async_file_flush (void)$/;"	f	file:
async_file_mark	gdb/gdbserver/linux-low.c	/^async_file_mark (void)$/;"	f	file:
async_file_mark	gdb/linux-nat.c	/^async_file_mark (void)$/;"	f	file:
async_float_handler	gdb/event-top.c	/^async_float_handler (gdb_client_data arg)$/;"	f	file:
async_handler	gdb/serial.h	/^    serial_event_ftype *async_handler;\/* Async event handler *\/$/;"	m	struct:serial
async_init_signals	gdb/event-top.c	/^async_init_signals (void)$/;"	f
async_io_enabled	gdb/gdbserver/remote-utils.c	/^static int async_io_enabled;$/;"	v	file:
async_reason_lookup	gdb/mi/mi-common.c	/^async_reason_lookup (enum async_reply_reason reason)$/;"	f
async_reason_string_lookup	gdb/mi/mi-common.c	/^static const char * const async_reason_string_lookup[] =$/;"	v	file:
async_reply_reason	gdb/mi/mi-common.h	/^enum async_reply_reason$/;"	g
async_reply_reason	gdb/thread-fsm.h	/^  enum async_reply_reason (*async_reply_reason) (struct thread_fsm *self);$/;"	m	struct:thread_fsm_ops	typeref:enum:thread_fsm_ops::async_reply_reason
async_request_quit	gdb/event-top.c	/^async_request_quit (gdb_client_data arg)$/;"	f
async_signal_handler	gdb/event-loop.c	/^async_signal_handler;$/;"	t	typeref:struct:async_signal_handler	file:
async_signal_handler	gdb/event-loop.c	/^typedef struct async_signal_handler$/;"	s	file:
async_signal_handler_is_marked	gdb/event-loop.c	/^async_signal_handler_is_marked (async_signal_handler *async_handler_ptr)$/;"	f
async_signal_handlers_serial_event	gdb/event-loop.c	/^static struct serial_event *async_signal_handlers_serial_event;$/;"	v	typeref:struct:serial_event	file:
async_signals_handler	gdb/event-loop.c	/^async_signals_handler (int error, gdb_client_data client_data)$/;"	f	file:
async_sigterm_handler	gdb/event-top.c	/^async_sigterm_handler (gdb_client_data arg)$/;"	f	file:
async_sigterm_token	gdb/event-top.c	/^static struct async_signal_handler *async_sigterm_token;$/;"	v	typeref:struct:async_signal_handler	file:
async_sigtstp_handler	gdb/event-top.c	/^async_sigtstp_handler (gdb_client_data arg)$/;"	f	file:
async_state	gdb/serial.h	/^    int async_state;		\/* Async internal state.  *\/$/;"	m	struct:serial
at	bfd/doc/chew.c	/^at (buffer, pos)$/;"	f	file:
at	gdb/target.h	/^  target_ops *at (strata stratum) const { return m_stack[stratum]; }$/;"	f	class:target_stack
at_begline_loc_p	libiberty/regex.c	/^PREFIX(at_begline_loc_p) (const CHAR_T *pattern, const CHAR_T *p,$/;"	f	file:
at_dot	libiberty/regex.c	/^  at_dot,	\/* Succeeds if at point.  *\/$/;"	e	enum:__anon1180	file:
at_endline_loc_p	libiberty/regex.c	/^PREFIX(at_endline_loc_p) (const CHAR_T *p, const CHAR_T *pend,$/;"	f	file:
at_insn	gdb/gdbserver/tracepoint.h	/^  at_insn,$/;"	m	class:fast_tpoint_collect_result
at_string	gdb/tracepoint.h	/^  char *at_string = nullptr;$/;"	m	struct:uploaded_tp
at_syscall	sim/cris/sim-main.h	/^  char at_syscall;$/;"	m	struct:cris_thread_info
atan2f	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (atan2f);$/;"	v
atan2f	gdb/gnulib/import/math.in.h	309;"	d
atan2f	gdb/gnulib/import/math.in.h	315;"	d
atanf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (atanf);$/;"	v
atanf	gdb/gnulib/import/math.in.h	278;"	d
atanf	gdb/gnulib/import/math.in.h	284;"	d
atanl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (atanl);$/;"	v
atanl	gdb/gnulib/import/math.in.h	293;"	d
atanl	gdb/gnulib/import/math.in.h	299;"	d
atc_nesting_level	gdb/ada-tasks.c	/^  int atc_nesting_level;$/;"	m	struct:atcb_fieldnos	file:
atcb_call_type	gdb/ada-tasks.c	/^  struct type *atcb_call_type;$/;"	m	struct:ada_tasks_pspace_data	typeref:struct:ada_tasks_pspace_data::type	file:
atcb_common_type	gdb/ada-tasks.c	/^  struct type *atcb_common_type;$/;"	m	struct:ada_tasks_pspace_data	typeref:struct:ada_tasks_pspace_data::type	file:
atcb_fieldno	gdb/ada-tasks.c	/^  struct atcb_fieldnos atcb_fieldno;$/;"	m	struct:ada_tasks_pspace_data	typeref:struct:ada_tasks_pspace_data::atcb_fieldnos	file:
atcb_fieldnos	gdb/ada-tasks.c	/^struct atcb_fieldnos$/;"	s	file:
atcb_ll_type	gdb/ada-tasks.c	/^  struct type *atcb_ll_type;$/;"	m	struct:ada_tasks_pspace_data	typeref:struct:ada_tasks_pspace_data::type	file:
atcb_type	gdb/ada-tasks.c	/^  struct type *atcb_type;$/;"	m	struct:ada_tasks_pspace_data	typeref:struct:ada_tasks_pspace_data::type	file:
atexit	libiberty/atexit.c	/^atexit(void (*f)(void))$/;"	f
atsign	bfd/doc/chew.c	/^atsign ()$/;"	f	file:
att_flavor	gdb/i386-tdep.c	/^static const char att_flavor[] = "att";$/;"	v	file:
att_index16	opcodes/i386-dis.c	/^static const char *att_index16[] = {$/;"	v	file:
att_index32	opcodes/i386-dis.c	/^static const char *att_index32 = "%eiz";$/;"	v	file:
att_index64	opcodes/i386-dis.c	/^static const char *att_index64 = "%riz";$/;"	v	file:
att_names16	opcodes/i386-dis.c	/^static const char *att_names16[] = {$/;"	v	file:
att_names32	opcodes/i386-dis.c	/^static const char *att_names32[] = {$/;"	v	file:
att_names64	opcodes/i386-dis.c	/^static const char *att_names64[] = {$/;"	v	file:
att_names8	opcodes/i386-dis.c	/^static const char *att_names8[] = {$/;"	v	file:
att_names8rex	opcodes/i386-dis.c	/^static const char *att_names8rex[] = {$/;"	v	file:
att_names_bnd	opcodes/i386-dis.c	/^static const char *att_names_bnd[] = {$/;"	v	file:
att_names_mask	opcodes/i386-dis.c	/^static const char *att_names_mask[] = {$/;"	v	file:
att_names_mm	opcodes/i386-dis.c	/^static const char *att_names_mm[] = {$/;"	v	file:
att_names_seg	opcodes/i386-dis.c	/^static const char *att_names_seg[] = {$/;"	v	file:
att_names_xmm	opcodes/i386-dis.c	/^static const char *att_names_xmm[] = {$/;"	v	file:
att_names_ymm	opcodes/i386-dis.c	/^static const char *att_names_ymm[] = {$/;"	v	file:
att_names_zmm	opcodes/i386-dis.c	/^static const char *att_names_zmm[] = {$/;"	v	file:
attach	gdb/common/observable.h	/^  void attach (const func_type &f)$/;"	f	class:gdb::observers::observable
attach	gdb/common/observable.h	/^  void attach (const func_type &f, const token &t)$/;"	f	class:gdb::observers::observable
attach	gdb/darwin-nat.c	/^darwin_nat_target::attach (const char *args, int from_tty)$/;"	f	class:darwin_nat_target
attach	gdb/gdbserver/target.h	/^  int (*attach) (unsigned long pid);$/;"	m	struct:target_ops
attach	gdb/gnu-nat.c	/^gnu_nat_target::attach (const char *args, int from_tty)$/;"	f	class:gnu_nat_target
attach	gdb/go32-nat.c	/^go32_nat_target::attach (const char *args, int from_tty)$/;"	f	class:go32_nat_target
attach	gdb/inf-ptrace.c	/^inf_ptrace_target::attach (const char *args, int from_tty)$/;"	f	class:inf_ptrace_target
attach	gdb/linux-nat.c	/^linux_nat_target::attach (const char *args, int from_tty)$/;"	f	class:linux_nat_target
attach	gdb/nto-procfs.c	/^nto_procfs_target::attach (const char *args, int from_tty)$/;"	f	class:nto_procfs_target
attach	gdb/procfs.c	/^procfs_target::attach (const char *args, int from_tty)$/;"	f	class:procfs_target
attach	gdb/remote.c	/^extended_remote_target::attach (const char *args, int from_tty)$/;"	f	class:extended_remote_target
attach	gdb/target.c	/^target_ops::attach (const char *, int)$/;"	f	class:target_ops
attach	gdb/windows-nat.c	/^windows_nat_target::attach (const char *args, int from_tty)$/;"	f	class:windows_nat_target
attach	sim/ppc/device_table.h	/^  device_address_callback *attach;$/;"	m	struct:_device_address_callbacks
attach	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf *gzfilebuf::attach( int file_descriptor,$/;"	f	class:gzfilebuf
attach	zlib/contrib/iostream/zfstream.cpp	/^void gzfilestream_common::attach( int fd, int io_mode ) {$/;"	f	class:gzfilestream_common
attach	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::attach(int fd,$/;"	f	class:gzfilebuf
attach	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::attach(int fd,$/;"	f	class:gzifstream
attach	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::attach(int fd,$/;"	f	class:gzofstream
attach_address	sim/m68hc11/dv-m68hc11.c	/^  unsigned_word    attach_address;$/;"	m	struct:m68hc11cpu	file:
attach_bfin_cec_regs	sim/bfin/dv-bfin_cec.c	/^attach_bfin_cec_regs (struct hw *me, struct bfin_cec *cec)$/;"	f	file:
attach_bfin_ctimer_regs	sim/bfin/dv-bfin_ctimer.c	/^attach_bfin_ctimer_regs (struct hw *me, struct bfin_ctimer *ctimer)$/;"	f	file:
attach_bfin_dma_regs	sim/bfin/dv-bfin_dma.c	/^attach_bfin_dma_regs (struct hw *me, struct bfin_dma *dma)$/;"	f	file:
attach_bfin_ebiu_amc_regs	sim/bfin/dv-bfin_ebiu_amc.c	/^attach_bfin_ebiu_amc_regs (struct hw *me, struct bfin_ebiu_amc *amc,$/;"	f	file:
attach_bfin_ebiu_ddrc_regs	sim/bfin/dv-bfin_ebiu_ddrc.c	/^attach_bfin_ebiu_ddrc_regs (struct hw *me, struct bfin_ebiu_ddrc *ddrc)$/;"	f	file:
attach_bfin_ebiu_sdc_regs	sim/bfin/dv-bfin_ebiu_sdc.c	/^attach_bfin_ebiu_sdc_regs (struct hw *me, struct bfin_ebiu_sdc *sdc)$/;"	f	file:
attach_bfin_emac_regs	sim/bfin/dv-bfin_emac.c	/^attach_bfin_emac_regs (struct hw *me, struct bfin_emac *emac)$/;"	f	file:
attach_bfin_eppi_regs	sim/bfin/dv-bfin_eppi.c	/^attach_bfin_eppi_regs (struct hw *me, struct bfin_eppi *eppi)$/;"	f	file:
attach_bfin_evt_regs	sim/bfin/dv-bfin_evt.c	/^attach_bfin_evt_regs (struct hw *me, struct bfin_evt *evt)$/;"	f	file:
attach_bfin_gpio_regs	sim/bfin/dv-bfin_gpio.c	/^attach_bfin_gpio_regs (struct hw *me, struct bfin_gpio *port)$/;"	f	file:
attach_bfin_gpio_regs	sim/bfin/dv-bfin_gpio2.c	/^attach_bfin_gpio_regs (struct hw *me, struct bfin_gpio *port)$/;"	f	file:
attach_bfin_gptimer_regs	sim/bfin/dv-bfin_gptimer.c	/^attach_bfin_gptimer_regs (struct hw *me, struct bfin_gptimer *gptimer)$/;"	f	file:
attach_bfin_jtag_regs	sim/bfin/dv-bfin_jtag.c	/^attach_bfin_jtag_regs (struct hw *me, struct bfin_jtag *jtag)$/;"	f	file:
attach_bfin_mmu_regs	sim/bfin/dv-bfin_mmu.c	/^attach_bfin_mmu_regs (struct hw *me, struct bfin_mmu *mmu)$/;"	f	file:
attach_bfin_nfc_regs	sim/bfin/dv-bfin_nfc.c	/^attach_bfin_nfc_regs (struct hw *me, struct bfin_nfc *nfc)$/;"	f	file:
attach_bfin_otp_regs	sim/bfin/dv-bfin_otp.c	/^attach_bfin_otp_regs (struct hw *me, struct bfin_otp *otp)$/;"	f	file:
attach_bfin_pfmon_regs	sim/bfin/dv-bfin_pfmon.c	/^attach_bfin_pfmon_regs (struct hw *me, struct bfin_pfmon *pfmon)$/;"	f	file:
attach_bfin_pint_regs	sim/bfin/dv-bfin_pint.c	/^attach_bfin_pint_regs (struct hw *me, struct bfin_pint *pint)$/;"	f	file:
attach_bfin_pll_regs	sim/bfin/dv-bfin_pll.c	/^attach_bfin_pll_regs (struct hw *me, struct bfin_pll *pll)$/;"	f	file:
attach_bfin_ppi_regs	sim/bfin/dv-bfin_ppi.c	/^attach_bfin_ppi_regs (struct hw *me, struct bfin_ppi *ppi)$/;"	f	file:
attach_bfin_rtc_regs	sim/bfin/dv-bfin_rtc.c	/^attach_bfin_rtc_regs (struct hw *me, struct bfin_rtc *rtc)$/;"	f	file:
attach_bfin_sic_regs	sim/bfin/dv-bfin_sic.c	/^attach_bfin_sic_regs (struct hw *me, struct bfin_sic *sic)$/;"	f	file:
attach_bfin_spi_regs	sim/bfin/dv-bfin_spi.c	/^attach_bfin_spi_regs (struct hw *me, struct bfin_spi *spi)$/;"	f	file:
attach_bfin_trace_regs	sim/bfin/dv-bfin_trace.c	/^attach_bfin_trace_regs (struct hw *me, struct bfin_trace *trace)$/;"	f	file:
attach_bfin_twi_regs	sim/bfin/dv-bfin_twi.c	/^attach_bfin_twi_regs (struct hw *me, struct bfin_twi *twi)$/;"	f	file:
attach_bfin_uart_regs	sim/bfin/dv-bfin_uart.c	/^attach_bfin_uart_regs (struct hw *me, struct bfin_uart *uart)$/;"	f	file:
attach_bfin_uart_regs	sim/bfin/dv-bfin_uart2.c	/^attach_bfin_uart_regs (struct hw *me, struct bfin_uart *uart)$/;"	f	file:
attach_bfin_wdog_regs	sim/bfin/dv-bfin_wdog.c	/^attach_bfin_wdog_regs (struct hw *me, struct bfin_wdog *wdog)$/;"	f	file:
attach_bfin_wp_regs	sim/bfin/dv-bfin_wp.c	/^attach_bfin_wp_regs (struct hw *me, struct bfin_wp *wp)$/;"	f	file:
attach_callback	sim/ppc/device.h	/^  attach_callback,$/;"	e	enum:_attach_type
attach_cfi_regs	sim/common/dv-cfi.c	/^attach_cfi_regs (struct hw *me, struct cfi *cfi)$/;"	f	file:
attach_command	gdb/infcmd.c	/^attach_command (const char *args, int from_tty)$/;"	f
attach_command_continuation	gdb/infcmd.c	/^attach_command_continuation (void *args, int err)$/;"	f	file:
attach_command_continuation_args	gdb/infcmd.c	/^struct attach_command_continuation_args$/;"	s	file:
attach_command_continuation_free_args	gdb/infcmd.c	/^attach_command_continuation_free_args (void *args)$/;"	f	file:
attach_device_interrupt_edge	sim/ppc/device.c	/^attach_device_interrupt_edge(device_interrupt_edge **list,$/;"	f
attach_eth_phy_regs	sim/bfin/dv-eth_phy.c	/^attach_eth_phy_regs (struct hw *me, struct eth_phy *phy)$/;"	f	file:
attach_fields_to_type	gdb/stabsread.c	/^attach_fields_to_type (struct field_info *fip, struct type *type,$/;"	f	file:
attach_flag	gdb/inferior.h	/^  bool attach_flag = false;$/;"	m	class:inferior
attach_fn_fields_to_type	gdb/stabsread.c	/^attach_fn_fields_to_type (struct field_info *fip, struct type *type)$/;"	f	file:
attach_hw_port_edge	sim/common/hw-ports.c	/^attach_hw_port_edge (struct hw *me,$/;"	f	file:
attach_inferior	gdb/gdbserver/server.c	/^attach_inferior (int pid)$/;"	f	file:
attach_invalid	sim/ppc/device.h	/^  attach_invalid,$/;"	e	enum:_attach_type
attach_lm32timer_regs	sim/lm32/dv-lm32timer.c	/^attach_lm32timer_regs (struct hw *me, struct lm32timer *timers)$/;"	f	file:
attach_lm32uart_regs	sim/lm32/dv-lm32uart.c	/^attach_lm32uart_regs (struct hw *me, struct lm32uart *uart)$/;"	f	file:
attach_m32r_uart_regs	sim/m32r/dv-m32r_uart.c	/^attach_m32r_uart_regs (struct hw *me, struct m32r_uart *uart)$/;"	f	file:
attach_m68hc11_regs	sim/m68hc11/dv-m68hc11.c	/^attach_m68hc11_regs (struct hw *me,$/;"	f	file:
attach_m68hc11eepr_regs	sim/m68hc11/dv-m68hc11eepr.c	/^attach_m68hc11eepr_regs (struct hw *me,$/;"	f	file:
attach_m68hc11sio_regs	sim/m68hc11/dv-m68hc11sio.c	/^attach_m68hc11sio_regs (struct hw *me,$/;"	f	file:
attach_m68hc11spi_regs	sim/m68hc11/dv-m68hc11spi.c	/^attach_m68hc11spi_regs (struct hw *me,$/;"	f	file:
attach_m68hc11tim_regs	sim/m68hc11/dv-m68hc11tim.c	/^attach_m68hc11tim_regs (struct hw *me,$/;"	f	file:
attach_mn103cpu_regs	sim/mn10300/dv-mn103cpu.c	/^attach_mn103cpu_regs (struct hw *me,$/;"	f	file:
attach_mn103int_regs	sim/mn10300/dv-mn103int.c	/^attach_mn103int_regs (struct hw *me,$/;"	f	file:
attach_mn103iop_regs	sim/mn10300/dv-mn103iop.c	/^attach_mn103iop_regs (struct hw *me,$/;"	f	file:
attach_mn103ser_regs	sim/mn10300/dv-mn103ser.c	/^attach_mn103ser_regs (struct hw *me,$/;"	f	file:
attach_mn103tim_regs	sim/mn10300/dv-mn103tim.c	/^attach_mn103tim_regs (struct hw *me,$/;"	f	file:
attach_no_wait	gdb/target-delegates.c	/^debug_target::attach_no_wait ()$/;"	f	class:debug_target
attach_no_wait	gdb/target-delegates.c	/^dummy_target::attach_no_wait ()$/;"	f	class:dummy_target
attach_no_wait	gdb/target-delegates.c	/^target_ops::attach_no_wait ()$/;"	f	class:target_ops
attach_nvram_regs	sim/m68hc11/dv-nvram.c	/^attach_nvram_regs (struct hw *me, struct nvram *controller)$/;"	f	file:
attach_or_detach	gdb/tui/tui-hooks.c	/^attach_or_detach (T &observable, typename T::func_type func, bool attach)$/;"	f	file:
attach_post_wait	gdb/infcmd.c	/^attach_post_wait (const char *args, int from_tty, enum attach_post_wait_mode mode)$/;"	f	file:
attach_post_wait_mode	gdb/infcmd.c	/^enum attach_post_wait_mode$/;"	g	file:
attach_proc_task_lwp_callback	gdb/gdbserver/linux-low.c	/^attach_proc_task_lwp_callback (ptid_t ptid)$/;"	f	file:
attach_proc_task_lwp_callback	gdb/linux-nat.c	/^attach_proc_task_lwp_callback (ptid_t ptid)$/;"	f	file:
attach_raw_memory	sim/ppc/device.h	/^  attach_raw_memory,$/;"	e	enum:_attach_type
attach_regs	sim/cris/dv-cris_900000xx.c	/^attach_regs (struct hw *me, struct cris_900000xx_hw *hw)$/;"	f	file:
attach_regs	sim/m32r/dv-m32r_cache.c	/^attach_regs (struct hw *me, struct m32r_cache_hw *hw)$/;"	f	file:
attach_size	sim/m68hc11/dv-m68hc11.c	/^  int              attach_size;$/;"	m	struct:m68hc11cpu	file:
attach_space	sim/m68hc11/dv-m68hc11.c	/^  int              attach_space;$/;"	m	struct:m68hc11cpu	file:
attach_space	sim/m68hc11/dv-m68hc11eepr.c	/^  int           attach_space;$/;"	m	struct:m68hc11eepr	file:
attach_thread	gdb/gdbserver/thread-db.c	/^attach_thread (const td_thrhandle_t *th_p, td_thrinfo_t *ti_p)$/;"	f	file:
attach_tx3904irc_regs	sim/mips/dv-tx3904irc.c	/^attach_tx3904irc_regs (struct hw *me,$/;"	f	file:
attach_tx3904sio_regs	sim/mips/dv-tx3904sio.c	/^attach_tx3904sio_regs (struct hw *me,$/;"	f	file:
attach_tx3904tmr_regs	sim/mips/dv-tx3904tmr.c	/^attach_tx3904tmr_regs (struct hw *me,$/;"	f	file:
attach_type	sim/ppc/device.h	/^} attach_type;$/;"	t	typeref:enum:_attach_type
attached	gdb/gdbserver/inferiors.h	/^  int attached;$/;"	m	struct:process_info
attaching	gdb/gdbserver/win32-low.c	/^static int attaching = 0;$/;"	v	file:
attmnemonic	opcodes/i386-opc.h	/^  unsigned int attmnemonic:1;$/;"	m	struct:i386_opcode_modifier
attr	bfd/elf-bfd.h	/^  bfd_vma attr;$/;"	m	struct:bfd_elf_special_section
attr	bfd/elf-bfd.h	/^  obj_attribute attr;$/;"	m	struct:obj_attribute_list
attr	gdb/dwarf2read.c	/^    struct attr$/;"	s	struct:mapped_index_base::index_val	file:
attr	gdb/nat/linux-btrace.h	/^  struct perf_event_attr attr;$/;"	m	struct:btrace_tinfo_bts	typeref:struct:btrace_tinfo_bts::perf_event_attr
attr	gdb/nat/linux-btrace.h	/^  struct perf_event_attr attr;$/;"	m	struct:btrace_tinfo_pt	typeref:struct:btrace_tinfo_pt::perf_event_attr
attr	gdb/testsuite/gdb.threads/create-fail.c	/^pthread_attr_t attr[CPU_SETSIZE];$/;"	v
attr	include/opcode/arc-attrs.h	/^  const char *attr;$/;"	m	struct:feature_type
attr	opcodes/nds32-asm.h	/^  uint64_t attr;$/;"	m	struct:nds32_asm_insn
attr	opcodes/nds32-asm.h	/^  uint64_t attr;$/;"	m	struct:nds32_keyword
attr	opcodes/nds32-asm.h	/^  uint64_t attr;$/;"	m	struct:nds32_opcode
attr_abbrev	bfd/dwarf2.c	/^struct attr_abbrev$/;"	s	file:
attr_abbrev	gdb/dwarf2read.c	/^struct attr_abbrev$/;"	s	file:
attr_form_is_block	gdb/dwarf2read.c	/^attr_form_is_block (const struct attribute *attr)$/;"	f	file:
attr_form_is_constant	gdb/dwarf2read.c	/^attr_form_is_constant (const struct attribute *attr)$/;"	f	file:
attr_form_is_ref	gdb/dwarf2read.c	/^attr_form_is_ref (const struct attribute *attr)$/;"	f	file:
attr_form_is_section_offset	gdb/dwarf2read.c	/^attr_form_is_section_offset (const struct attribute *attr)$/;"	f	file:
attr_item	zlib/contrib/untgz/untgz.c	/^struct attr_item$/;"	s	file:
attr_to_dynamic_prop	gdb/dwarf2read.c	/^attr_to_dynamic_prop (const struct attribute *attr, struct die_info *die,$/;"	f	file:
attr_value_as_address	gdb/dwarf2read.c	/^attr_value_as_address (struct attribute *attr)$/;"	f	file:
attr_vec	gdb/dwarf2read.c	/^    std::vector<attr> attr_vec;$/;"	m	struct:mapped_index_base::index_val	file:
attrib	gdb/memattr.h	/^  mem_attrib attrib;$/;"	m	struct:mem_region
attribute	bfd/dwarf2.c	/^struct attribute$/;"	s	file:
attribute	gdb/dwarf2read.c	/^struct attribute$/;"	s	file:
attribute_hidden	gdb/gnulib/import/glob.c	214;"	d	file:
attribute_hidden	include/longlong.h	57;"	d
attribute_hidden	intl/dcigettext.c	/^const char *_nl_current_default_domain attribute_hidden$/;"	v
attribute_hidden	intl/dcigettext.c	/^const char _nl_default_default_domain[] attribute_hidden = "messages";$/;"	v
attribute_hidden	intl/gettextP.h	52;"	d
attribute_hidden	intl/plural-exp.h	36;"	d
attribute_names	gdb/ada-lang.c	/^static const char *attribute_names[] = {$/;"	v	file:
attributes	gdb/xml-support.h	/^  const struct gdb_xml_attribute *attributes;$/;"	m	struct:gdb_xml_element	typeref:struct:gdb_xml_element::gdb_xml_attribute
attributes_merge	libiberty/simple-object-common.h	/^  const char *(*attributes_merge) (void *, void *, int *err);$/;"	m	struct:simple_object_functions
attrs	bfd/dwarf2.c	/^  struct attr_abbrev *attrs;	\/* An array of attribute descriptions.  *\/$/;"	m	struct:abbrev_info	typeref:struct:abbrev_info::attr_abbrev	file:
attrs	gdb/dwarf2read.c	/^    struct attr_abbrev *attrs;	\/* an array of attribute descriptions *\/$/;"	m	struct:abbrev_info	typeref:struct:abbrev_info::attr_abbrev	file:
attrs	gdb/dwarf2read.c	/^    struct attribute attrs[1];$/;"	m	struct:die_info	typeref:struct:die_info::attribute	file:
attrs	include/opcode/cgen.h	/^  CGEN_ATTR_TYPE (CGEN_HW_NBOOL_ATTRS) attrs;$/;"	m	struct:__anon1387
attrs	include/opcode/cgen.h	/^  CGEN_ATTR_TYPE (CGEN_IFLD_NBOOL_ATTRS) attrs;$/;"	m	struct:cgen_ifld
attrs	include/opcode/cgen.h	/^  CGEN_ATTR_TYPE (CGEN_KEYWORD_NBOOL_ATTRS) attrs;$/;"	m	struct:cgen_keyword_entry
attrs	include/opcode/cgen.h	/^  CGEN_ATTR_TYPE (CGEN_OPERAND_NBOOL_ATTRS) attrs;$/;"	m	struct:__anon1391
attrs	include/opcode/cgen.h	/^  CGEN_INSN_ATTR_TYPE attrs;$/;"	m	struct:__anon1399
attrs	include/opcode/cgen.h	/^  unsigned int attrs;$/;"	m	struct:__anon1393
attrs	libiberty/simple-object-elf.c	/^  struct simple_object_elf_attributes attrs;$/;"	m	struct:simple_object_elf_write	typeref:struct:simple_object_elf_write::simple_object_elf_attributes	file:
attrs	sim/common/cgen-engine.h	/^  const CGEN_INSN_ATTR_TYPE *attrs;$/;"	m	struct:idesc
attsyntax	opcodes/i386-opc.h	/^  unsigned int attsyntax:1;$/;"	m	struct:i386_opcode_modifier
atype	gdb/stap-probe.c	/^  struct type *atype;$/;"	m	struct:stap_probe_arg	typeref:struct:stap_probe_arg::type	file:
aug_data_len	bfd/elf-bfd.h	/^      unsigned int aug_data_len : 5;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
aug_str_len	bfd/elf-bfd.h	/^      unsigned int aug_str_len : 3;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
augment_type_symtab	gdb/buildsym.c	/^augment_type_symtab (void)$/;"	f
augmentation	bfd/elf-eh-frame.c	/^  char augmentation[20];$/;"	m	struct:cie	file:
augmentation	gdb/dwarf2-frame.c	/^  char *augmentation;$/;"	m	struct:dwarf2_cie	file:
augmentation_is_gdb	gdb/dwarf2read.c	/^  bool augmentation_is_gdb;$/;"	m	struct:mapped_index_base	file:
augmentation_size	bfd/elf-eh-frame.c	/^  bfd_vma augmentation_size;$/;"	m	struct:cie	file:
augmented_libraries_svr4_read	gdb/remote.c	/^remote_target::augmented_libraries_svr4_read ()$/;"	f	class:remote_target
augmented_libraries_svr4_read	gdb/target-delegates.c	/^debug_target::augmented_libraries_svr4_read ()$/;"	f	class:debug_target
augmented_libraries_svr4_read	gdb/target-delegates.c	/^dummy_target::augmented_libraries_svr4_read ()$/;"	f	class:dummy_target
augmented_libraries_svr4_read	gdb/target-delegates.c	/^target_ops::augmented_libraries_svr4_read ()$/;"	f	class:target_ops
aunion	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef anon_union aunion;$/;"	t	file:
auto_boolean	gdb/defs.h	/^enum auto_boolean$/;"	g
auto_boolean_enums	gdb/cli/cli-decode.c	/^const char * const auto_boolean_enums[] = { "on", "off", "auto", NULL };$/;"	v
auto_charset	gdb/gdbarch.c	/^  gdbarch_auto_charset_ftype *auto_charset;$/;"	m	struct:gdbarch	file:
auto_connect_native_target	gdb/target.c	/^static int auto_connect_native_target = 1;$/;"	v	file:
auto_cp_abi	gdb/cp-abi.c	/^static struct cp_abi_ops auto_cp_abi = { "auto", NULL };$/;"	v	typeref:struct:cp_abi_ops	file:
auto_delete_breakpoint	gdb/gdbserver/win32-low.c	/^auto_delete_breakpoint (CORE_ADDR stop_pc)$/;"	f	file:
auto_demangling	include/demangle.h	/^  auto_demangling = DMGL_AUTO,$/;"	e	enum:demangling_styles
auto_export_flags	include/coff/xcoff.h	/^  unsigned int auto_export_flags;$/;"	m	struct:xcoff_loader_info
auto_host_charset_name	gdb/charset.c	/^static const char *auto_host_charset_name = GDB_DEFAULT_HOST_CHARSET;$/;"	v	file:
auto_keyword	gdb/guile/scm-param.c	/^static SCM auto_keyword;$/;"	v	file:
auto_language_defn	gdb/language.c	/^const struct language_defn auto_language_defn =$/;"	v	typeref:struct:language_defn
auto_load_dir	gdb/auto-load.c	/^static char *auto_load_dir;$/;"	v	file:
auto_load_enabled	gdb/extension-priv.h	/^  int (*auto_load_enabled) (const struct extension_language_defn *);$/;"	m	struct:extension_language_script_ops
auto_load_expand_dir_vars	gdb/auto-load.c	/^auto_load_expand_dir_vars (const char *string)$/;"	f	class:gdb
auto_load_ext_lang_scripts_for_objfile	gdb/extension.c	/^auto_load_ext_lang_scripts_for_objfile (struct objfile *objfile)$/;"	f
auto_load_gdb_datadir_changed	gdb/auto-load.c	/^auto_load_gdb_datadir_changed (void)$/;"	f	file:
auto_load_gdb_scripts	gdb/auto-load.c	/^static int auto_load_gdb_scripts = 1;$/;"	v	file:
auto_load_gdb_scripts_enabled	gdb/auto-load.c	/^auto_load_gdb_scripts_enabled (const struct extension_language_defn *extlang)$/;"	f
auto_load_guile_scripts	gdb/guile/scm-auto-load.c	/^static int auto_load_guile_scripts = 1;$/;"	v	file:
auto_load_info_cmdlist_get	gdb/auto-load.c	/^auto_load_info_cmdlist_get (void)$/;"	f
auto_load_info_scripts	gdb/auto-load.c	/^auto_load_info_scripts (const char *pattern, int from_tty,$/;"	f
auto_load_info_scripts_pattern_nl	gdb/auto-load.c	/^char auto_load_info_scripts_pattern_nl[] = "";$/;"	v
auto_load_local_gdbinit	gdb/auto-load.c	/^int auto_load_local_gdbinit = 1;$/;"	v
auto_load_local_gdbinit_loaded	gdb/auto-load.c	/^int auto_load_local_gdbinit_loaded = 0;$/;"	v
auto_load_local_gdbinit_pathname	gdb/auto-load.c	/^char *auto_load_local_gdbinit_pathname = NULL;$/;"	v
auto_load_new_objfile	gdb/auto-load.c	/^auto_load_new_objfile (struct objfile *objfile)$/;"	f	file:
auto_load_objfile_script	gdb/auto-load.c	/^auto_load_objfile_script (struct objfile *objfile,$/;"	f
auto_load_objfile_script_1	gdb/auto-load.c	/^auto_load_objfile_script_1 (struct objfile *objfile, const char *realname,$/;"	f	file:
auto_load_packages	gdb/python/lib/gdb/__init__.py	/^def auto_load_packages():$/;"	f
auto_load_pspace_data	gdb/auto-load.c	/^static const struct program_space_data *auto_load_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
auto_load_pspace_data_cleanup	gdb/auto-load.c	/^auto_load_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
auto_load_pspace_info	gdb/auto-load.c	/^struct auto_load_pspace_info$/;"	s	file:
auto_load_python_scripts	gdb/python/py-auto-load.c	/^static int auto_load_python_scripts = 1;$/;"	v	file:
auto_load_safe_path	gdb/auto-load.c	/^static char *auto_load_safe_path;$/;"	v	file:
auto_load_safe_path_vec	gdb/auto-load.c	/^std::vector<gdb::unique_xmalloc_ptr<char>> auto_load_safe_path_vec;$/;"	m	class:gdb	file:
auto_load_safe_path_vec_update	gdb/auto-load.c	/^auto_load_safe_path_vec_update (void)$/;"	f	file:
auto_load_section_scripts	gdb/auto-load.c	/^auto_load_section_scripts (struct objfile *objfile, const char *section_name)$/;"	f	file:
auto_load_set_cmdlist_get	gdb/auto-load.c	/^auto_load_set_cmdlist_get (void)$/;"	f
auto_load_show_cmdlist_get	gdb/auto-load.c	/^auto_load_show_cmdlist_get (void)$/;"	f
auto_load_suffix	gdb/extension-priv.h	/^  const char *auto_load_suffix;$/;"	m	struct:extension_language_defn
auto_load_thread_db	gdb/linux-thread-db.c	/^static int auto_load_thread_db = 1;$/;"	v	file:
auto_obstack	gdb/gdb_obstack.h	/^  auto_obstack ()$/;"	f	struct:auto_obstack
auto_obstack	gdb/gdb_obstack.h	/^struct auto_obstack : obstack$/;"	s
auto_overlay	bfd/elf32-spu.h	/^  unsigned int auto_overlay : 3;$/;"	m	struct:spu_elf_params
auto_overlay_fixed	bfd/elf32-spu.h	/^  unsigned int auto_overlay_fixed;$/;"	m	struct:spu_elf_params
auto_overlay_reserved	bfd/elf32-spu.h	/^  unsigned int auto_overlay_reserved;$/;"	m	struct:spu_elf_params
auto_ovl_lib_functions	bfd/elf32-spu.c	/^auto_ovl_lib_functions (struct bfd_link_info *info, unsigned int lib_size)$/;"	f	file:
auto_solib_add	gdb/symfile.c	/^int auto_solib_add = 1;$/;"	v
auto_state	gdb/testsuite/gdb.reverse/machinestate.c	/^auto_state (void)$/;"	f
auto_target_charset_name	gdb/charset.c	/^static const char *auto_target_charset_name = GDB_DEFAULT_TARGET_CHARSET;$/;"	v	file:
auto_wide_charset	gdb/gdbarch.c	/^  gdbarch_auto_wide_charset_ftype *auto_wide_charset;$/;"	m	struct:gdbarch	file:
autoboolval	gdb/guile/scm-param.c	/^  enum auto_boolean autoboolval;$/;"	m	union:pascm_variable	typeref:enum:pascm_variable::auto_boolean	file:
autoboolval	gdb/python/py-param.c	/^  enum auto_boolean autoboolval;$/;"	m	union:parmpy_variable	typeref:enum:parmpy_variable::auto_boolean	file:
autoincrement_tests	gdb/testsuite/gdb.disasm/am33.s	/^autoincrement_tests:$/;"	l
automatic_hardware_breakpoints	gdb/breakpoint.c	/^static int automatic_hardware_breakpoints;$/;"	v	file:
autoselect	sim/ppc/hw_eeprom.c	/^  autoselect,$/;"	e	enum:__anon976	file:
autovars	gdb/testsuite/gdb.base/scope0.c	/^autovars (int bcd, int abc)$/;"	f
aux	bfd/ecofflink.c	/^  struct shuffle *aux;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
aux	bfd/libcoff-in.h	/^  union internal_auxent *aux;$/;"	m	struct:coff_link_hash_entry	typeref:union:coff_link_hash_entry::internal_auxent
aux	bfd/libcoff.h	/^  union internal_auxent *aux;$/;"	m	struct:coff_link_hash_entry	typeref:union:coff_link_hash_entry::internal_auxent
auxNil	include/coff/sym.h	353;"	d
auxRegisters	opcodes/arc-ext.c	/^  struct ExtAuxRegister* auxRegisters;$/;"	m	struct:arcExtMap	typeref:struct:arcExtMap::ExtAuxRegister	file:
aux_add_nonlocal_symbols	gdb/ada-lang.c	/^aux_add_nonlocal_symbols (struct block *block, struct symbol *sym, void *data0)$/;"	f	file:
aux_end	bfd/ecofflink.c	/^  struct shuffle *aux_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
aux_ent_base	sim/cris/sim-if.c	/^aux_ent_base (struct bfd *ebfd)$/;"	f	file:
aux_ent_entry	sim/cris/sim-if.c	/^aux_ent_entry (struct bfd *ebfd)$/;"	f	file:
aux_ent_phdr	sim/cris/sim-if.c	/^aux_ent_phdr (struct bfd *ebfd)$/;"	f	file:
aux_ent_phent	sim/cris/sim-if.c	/^aux_ent_phent (struct bfd *ebfd)$/;"	f	file:
aux_ent_phnum	sim/cris/sim-if.c	/^aux_ent_phnum (struct bfd *ebfd)$/;"	f	file:
aux_ext	include/coff/ecoff.h	/^union aux_ext {$/;"	u
aux_header_location	include/som/aout.h	/^  unsigned char aux_header_location[4];$/;"	m	struct:som_external_header
aux_header_location	include/som/internal.h	/^  unsigned int aux_header_location;$/;"	m	struct:som_header
aux_header_size	include/som/aout.h	/^  unsigned char aux_header_size[4];$/;"	m	struct:som_external_header
aux_header_size	include/som/internal.h	/^  unsigned int aux_header_size;$/;"	m	struct:som_header
aux_loc	include/som/internal.h	/^  unsigned int aux_loc;$/;"	m	struct:som_lst_header
aux_loc	include/som/lst.h	/^  unsigned char aux_loc[4];$/;"	m	struct:som_external_lst_header
aux_minimal_feature_name	gdb/arc-tdep.c	/^static const char aux_minimal_feature_name[] = "org.gnu.gdb.arc.aux-minimal";$/;"	v	file:
aux_minimal_register_names	gdb/arc-tdep.c	/^static const char *const aux_minimal_register_names[] = {$/;"	v	file:
aux_size	include/som/internal.h	/^  unsigned int aux_size;$/;"	m	struct:som_lst_header
aux_size	include/som/lst.h	/^  unsigned char aux_size[4];$/;"	m	struct:som_external_lst_header
aux_value	gdb/symtab.h	/^  void *aux_value;$/;"	m	struct:symbol
auxbfd	bfd/libcoff-in.h	/^  bfd *auxbfd;$/;"	m	struct:coff_link_hash_entry
auxbfd	bfd/libcoff.h	/^  bfd *auxbfd;$/;"	m	struct:coff_link_hash_entry
auxent	bfd/libcoff.h	/^    union internal_auxent auxent;$/;"	m	union:coff_ptr_struct::__anon1011	typeref:union:coff_ptr_struct::__anon1011::internal_auxent
auxv_format	gdb/auxv.h	/^enum auxv_format { AUXV_FORMAT_DEC, AUXV_FORMAT_HEX, AUXV_FORMAT_STR };$/;"	g
auxv_inferior_data	gdb/auxv.c	/^static const struct inferior_data *auxv_inferior_data;$/;"	v	typeref:struct:inferior_data	file:
auxv_inferior_data_cleanup	gdb/auxv.c	/^auxv_inferior_data_cleanup (struct inferior *inf, void *arg)$/;"	f	file:
auxv_info	gdb/auxv.c	/^struct auxv_info$/;"	s	file:
auxv_parse	gdb/gdbarch.c	/^  gdbarch_auxv_parse_ftype *auxv_parse;$/;"	m	struct:gdbarch	file:
auxv_parse	gdb/inf-ptrace.c	/^inf_ptrace_target::auxv_parse (gdb_byte **readptr, gdb_byte *endptr,$/;"	f	class:inf_ptrace_target
auxv_parse	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::auxv_parse (gdb_byte **readptr,$/;"	f	class:ppc_linux_nat_target
auxv_parse	gdb/procfs.c	/^procfs_target::auxv_parse (gdb_byte **readptr,$/;"	f	class:procfs_target
auxv_parse	gdb/s390-linux-nat.c	/^s390_linux_nat_target::auxv_parse (gdb_byte **readptr,$/;"	f	class:s390_linux_nat_target
auxv_parse	gdb/target-delegates.c	/^debug_target::auxv_parse (gdb_byte **arg0, gdb_byte *arg1, CORE_ADDR *arg2, CORE_ADDR *arg3)$/;"	f	class:debug_target
auxv_parse	gdb/target-delegates.c	/^dummy_target::auxv_parse (gdb_byte **arg0, gdb_byte *arg1, CORE_ADDR *arg2, CORE_ADDR *arg3)$/;"	f	class:dummy_target
auxv_parse	gdb/target-delegates.c	/^target_ops::auxv_parse (gdb_byte **arg0, gdb_byte *arg1, CORE_ADDR *arg2, CORE_ADDR *arg3)$/;"	f	class:target_ops
auxv_t	gdb/testsuite/gdb.arch/ppc-dfp.c	/^typedef Elf32_auxv_t auxv_t;$/;"	t	file:
auxv_t	gdb/testsuite/gdb.arch/ppc-dfp.c	/^typedef Elf64_auxv_t auxv_t;$/;"	t	file:
auxv_t	gdb/testsuite/gdb.arch/ppc64-isa207-atomic-inst.c	/^typedef Elf64_auxv_t auxv_t;$/;"	t	file:
av	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0;  bu32 av1;  }; bu32 av [2]; };$/;"	m	union:bfin_cpu_state::__anon814
av0	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0;  bu32 av1;  }; bu32 av [2]; };$/;"	m	struct:bfin_cpu_state::__anon814::__anon815
av0s	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0s; bu32 av1s; }; bu32 avs[2]; };$/;"	m	struct:bfin_cpu_state::__anon816::__anon817
av1	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0;  bu32 av1;  }; bu32 av [2]; };$/;"	m	struct:bfin_cpu_state::__anon814::__anon815
av1s	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0s; bu32 av1s; }; bu32 avs[2]; };$/;"	m	struct:bfin_cpu_state::__anon816::__anon817
avail	gdb/serial.h	/^    int (*avail)(struct serial *scb, int fd);$/;"	m	struct:serial_ops
avail	libiberty/regex.c	/^  unsigned avail;			\/* Offset of next open position.  *\/$/;"	m	struct:__anon1182	file:
avail	libiberty/regex.c	/^  unsigned avail;			\/* Offset of next open position.  *\/$/;"	m	struct:__anon1186	file:
avail	libiberty/regex.c	/^  unsigned long int avail;		\/* Offset of next open position.  *\/$/;"	m	struct:__anon1181	file:
avail_in	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public uint avail_in;$/;"	f	struct:DotZLib.ZStream
avail_in	zlib/zlib.h	/^    uInt     avail_in;  \/* number of bytes available at next_in *\/$/;"	m	struct:z_stream_s
avail_in_strm	zlib/contrib/inflate86/inffast.S	/^#define avail_in_strm  4   \/* strm->avail_in *\/$/;"	d
avail_in_this_block	zlib/contrib/minizip/zip.c	/^  uLong  avail_in_this_block;$/;"	m	struct:linkedlist_datablock_internal_s	file:
avail_out	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public uint avail_out;$/;"	f	struct:DotZLib.ZStream
avail_out	zlib/zlib.h	/^    uInt     avail_out; \/* remaining free space at next_out *\/$/;"	m	struct:z_stream_s
avail_out_strm	zlib/contrib/inflate86/inffast.S	/^#define avail_out_strm 16  \/* strm->avail_out *\/$/;"	d
available	gdb/go32-nat.c	/^  unsigned       available:1;$/;"	m	struct:seg_descr	file:
available	include/opcode/h8300.h	/^  enum h8_model available;$/;"	m	struct:h8_opcode	typeref:enum:h8_opcode::h8_model
available	sim/ppc/hw_memory.c	/^  int available;$/;"	m	struct:_hw_memory_chunk	file:
available_p	gdb/aarch64-tdep.c	/^  int available_p;$/;"	m	struct:aarch64_prologue_cache	file:
avariant	include/opcode/aarch64.h	/^  const aarch64_feature_set *avariant;$/;"	m	struct:aarch64_opcode
avr_add_stub	bfd/elf32-avr.c	/^avr_add_stub (const char *stub_name,$/;"	f	file:
avr_address_class_name_to_type_flags	gdb/avr-tdep.c	/^avr_address_class_name_to_type_flags (struct gdbarch *gdbarch,$/;"	f	file:
avr_address_class_type_flags	gdb/avr-tdep.c	/^avr_address_class_type_flags (int byte_size, int dwarf2_addr_class)$/;"	f	file:
avr_address_class_type_flags_to_name	gdb/avr-tdep.c	/^avr_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)$/;"	f	file:
avr_address_to_pointer	gdb/avr-tdep.c	/^avr_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
avr_break_insn	gdb/avr-tdep.c	/^constexpr gdb_byte avr_break_insn [] = { 0x98, 0x95 };$/;"	v
avr_breakpoint	gdb/avr-tdep.c	/^typedef BP_MANIPULATION (avr_break_insn) avr_breakpoint;$/;"	t	file:
avr_build_one_stub	bfd/elf32-avr.c	/^avr_build_one_stub (struct bfd_hash_entry *bh, void *in_arg)$/;"	f	file:
avr_convert_iaddr_to_raw	gdb/avr-tdep.c	/^avr_convert_iaddr_to_raw (CORE_ADDR x)$/;"	f	file:
avr_convert_saddr_to_raw	gdb/avr-tdep.c	/^avr_convert_saddr_to_raw (CORE_ADDR x)$/;"	f	file:
avr_dummy_id	gdb/avr-tdep.c	/^avr_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
avr_dwarf_reg_to_regnum	gdb/avr-tdep.c	/^avr_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
avr_elf32_assign_records_to_sections	bfd/elf32-avr.c	/^avr_elf32_assign_records_to_sections (struct avr_property_record_list *r_list)$/;"	f	file:
avr_elf32_load_property_records	bfd/elf32-avr.c	/^avr_elf32_load_property_records (bfd *abfd)$/;"	f
avr_elf32_load_records_from_section	bfd/elf32-avr.c	/^avr_elf32_load_records_from_section (bfd *abfd, asection *sec)$/;"	f	file:
avr_elf32_property_record_name	bfd/elf32-avr.c	/^avr_elf32_property_record_name (struct avr_property_record *rec)$/;"	f
avr_final_link_relocate	bfd/elf32-avr.c	/^avr_final_link_relocate (reloc_howto_type *		    howto,$/;"	f	file:
avr_find_section_data	bfd/elf32-avr.c	/^struct avr_find_section_data$/;"	s	file:
avr_find_section_for_address	bfd/elf32-avr.c	/^avr_find_section_for_address (bfd *abfd,$/;"	f	file:
avr_frame_base	gdb/avr-tdep.c	/^static const struct frame_base avr_frame_base = {$/;"	v	typeref:struct:frame_base	file:
avr_frame_base_address	gdb/avr-tdep.c	/^avr_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
avr_frame_prev_register	gdb/avr-tdep.c	/^avr_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
avr_frame_this_id	gdb/avr-tdep.c	/^avr_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
avr_frame_unwind	gdb/avr-tdep.c	/^static const struct frame_unwind avr_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
avr_frame_unwind_cache	gdb/avr-tdep.c	/^avr_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
avr_gdbarch_init	gdb/avr-tdep.c	/^avr_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
avr_get_stub_addr	bfd/elf32-avr.c	/^avr_get_stub_addr (bfd_vma srel,$/;"	f	file:
avr_info_to_howto_rela	bfd/elf32-avr.c	/^avr_info_to_howto_rela (bfd *abfd,$/;"	f	file:
avr_insn_cell	sim/avr/interp.c	/^struct avr_insn_cell$/;"	s	file:
avr_integer_to_address	gdb/avr-tdep.c	/^avr_integer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
avr_io_reg_read_command	gdb/avr-tdep.c	/^avr_io_reg_read_command (const char *args, int from_tty)$/;"	f	file:
avr_is_section_for_address	bfd/elf32-avr.c	/^avr_is_section_for_address (bfd *abfd, asection *section, bfd_vma address)$/;"	f	file:
avr_link_hash_table	bfd/elf32-avr.c	109;"	d	file:
avr_load_all_property_sections	bfd/elf32-avr.c	/^avr_load_all_property_sections (struct bfd_link_info *link_info)$/;"	f	file:
avr_make_iaddr	gdb/avr-tdep.c	/^avr_make_iaddr (CORE_ADDR x)$/;"	f	file:
avr_make_saddr	gdb/avr-tdep.c	/^avr_make_saddr (CORE_ADDR x)$/;"	f	file:
avr_mark_stub_not_to_be_necessary	bfd/elf32-avr.c	/^avr_mark_stub_not_to_be_necessary (struct bfd_hash_entry *bh,$/;"	f	file:
avr_opcode	sim/avr/interp.c	/^enum avr_opcode$/;"	g	file:
avr_opcodes	opcodes/avr-dis.c	/^const struct avr_opcodes_s avr_opcodes[] =$/;"	v	typeref:struct:avr_opcodes_s
avr_opcodes_s	opcodes/avr-dis.c	/^struct avr_opcodes_s$/;"	s	file:
avr_operand	opcodes/avr-dis.c	/^avr_operand (unsigned int insn, unsigned int insn2, unsigned int pc, int constraint,$/;"	f	file:
avr_pc22	sim/avr/sim-main.h	/^  int avr_pc22;$/;"	m	struct:sim_state
avr_pc_get	sim/avr/interp.c	/^avr_pc_get (sim_cpu *cpu)$/;"	f	file:
avr_pc_set	sim/avr/interp.c	/^avr_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
avr_pc_wrap_around	bfd/elf32-avr.c	/^static bfd_vma avr_pc_wrap_around = 0x10000000;$/;"	v	file:
avr_pointer_to_address	gdb/avr-tdep.c	/^avr_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
avr_property_record	bfd/elf32-avr.h	/^struct avr_property_record$/;"	s
avr_property_record_compare	bfd/elf32-avr.c	/^avr_property_record_compare (const void *ap, const void *bp)$/;"	f	file:
avr_property_record_list	bfd/elf32-avr.h	/^struct avr_property_record_list$/;"	s
avr_pseudo_register_read	gdb/avr-tdep.c	/^avr_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
avr_pseudo_register_write	gdb/avr-tdep.c	/^avr_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
avr_push_dummy_call	gdb/avr-tdep.c	/^avr_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
avr_read_pc	gdb/avr-tdep.c	/^avr_read_pc (readable_regcache *regcache)$/;"	f	file:
avr_reg_fetch	sim/avr/interp.c	/^avr_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
avr_reg_store	sim/avr/interp.c	/^avr_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
avr_register_name	gdb/avr-tdep.c	/^avr_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
avr_register_type	gdb/avr-tdep.c	/^avr_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
avr_relative_distance_considering_wrap_around	bfd/elf32-avr.c	/^avr_relative_distance_considering_wrap_around (unsigned int distance)$/;"	f	file:
avr_relax_info	bfd/elf32-avr.c	/^struct avr_relax_info$/;"	s	file:
avr_reloc_map	bfd/elf32-avr.c	/^static const struct avr_reloc_map avr_reloc_map[] =$/;"	v	typeref:struct:avr_reloc_map	file:
avr_reloc_map	bfd/elf32-avr.c	/^struct avr_reloc_map$/;"	s	file:
avr_replace_call_ret_sequences	bfd/elf32-avr.c	/^static int avr_replace_call_ret_sequences = 1;$/;"	v	file:
avr_return_value	gdb/avr-tdep.c	/^avr_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
avr_scan_prologue	gdb/avr-tdep.c	/^avr_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR pc_beg, CORE_ADDR pc_end,$/;"	f	file:
avr_should_increase_sym_size	bfd/elf32-avr.c	/^avr_should_increase_sym_size (symvalue symval,$/;"	f	file:
avr_should_move_sym	bfd/elf32-avr.c	/^avr_should_move_sym (symvalue symval,$/;"	f	file:
avr_should_reduce_sym_size	bfd/elf32-avr.c	/^avr_should_reduce_sym_size (symvalue symval,$/;"	f	file:
avr_size_one_stub	bfd/elf32-avr.c	/^avr_size_one_stub (struct bfd_hash_entry *bh, void *in_arg)$/;"	f	file:
avr_skip_prologue	gdb/avr-tdep.c	/^avr_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
avr_stub_hash_entry	bfd/elf32-avr.c	114;"	d	file:
avr_stub_hash_lookup	bfd/elf32-avr.c	117;"	d	file:
avr_stub_is_required_for_16_bit_reloc	bfd/elf32-avr.c	/^avr_stub_is_required_for_16_bit_reloc (bfd_vma relocation)$/;"	f	file:
avr_stub_name	bfd/elf32-avr.c	/^avr_stub_name (const asection *symbol_section,$/;"	f	file:
avr_unwind_cache	gdb/avr-tdep.c	/^struct avr_unwind_cache$/;"	s	file:
avr_unwind_pc	gdb/avr-tdep.c	/^avr_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
avr_unwind_sp	gdb/avr-tdep.c	/^avr_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
avr_write_pc	gdb/avr-tdep.c	/^avr_write_pc (struct regcache *regcache, CORE_ADDR val)$/;"	f	file:
avrdis_opcode	opcodes/avr-dis.c	/^avrdis_opcode (bfd_vma addr, disassemble_info *info, uint16_t *insn)$/;"	f	file:
avs	sim/bfin/bfin-sim.h	/^  union { struct { bu32 av0s; bu32 av1s; }; bu32 avs[2]; };$/;"	m	union:bfin_cpu_state::__anon816
aw	opcodes/bfin-dis.c	/^  bu32 ax[2], aw[2];$/;"	m	struct:saved_state	file:
aw	sim/bfin/bfin-sim.h	/^  bu32 ax[2], aw[2];$/;"	m	struct:bfin_cpu_state
awatch_command	gdb/breakpoint.c	/^awatch_command (const char *arg, int from_tty)$/;"	f	file:
awatch_command_wrapper	gdb/breakpoint.c	/^awatch_command_wrapper (const char *arg, int from_tty, int internal)$/;"	f
ax	gdb/testsuite/gdb.cp/nsrecurs.cc	/^  int ax = 9;$/;"	m	namespace:A	file:
ax	gdb/testsuite/gdb.cp/psmang1.cc	/^int ax;$/;"	v
ax	opcodes/bfin-dis.c	/^  bu32 ax[2], aw[2];$/;"	m	struct:saved_state	file:
ax	sim/bfin/bfin-sim.h	/^  bu32 ax[2], aw[2];$/;"	m	struct:bfin_cpu_state
ax	sim/testsuite/sim/sh/fcnvds.s	/^ax:	.long	x$/;"	l
ax_const_d	gdb/ax-general.c	/^ax_const_d (struct agent_expr *x, LONGEST d)$/;"	f
ax_const_l	gdb/ax-general.c	/^ax_const_l (struct agent_expr *x, LONGEST l)$/;"	f
ax_debug	gdb/gdbserver/ax.c	49;"	d	file:
ax_debug_1	gdb/gdbserver/ax.c	43;"	d	file:
ax_ei_setf_op	gdb/cris-tdep.c	/^ax_ei_setf_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
ax_ext	gdb/ax-general.c	/^ax_ext (struct agent_expr *x, int n)$/;"	f
ax_float	gdb/ax.h	187;"	d
ax_goto	gdb/ax-general.c	/^ax_goto (struct agent_expr *x, enum agent_op op)$/;"	f
ax_label	gdb/ax-general.c	/^ax_label (struct agent_expr *x, int patch, int target)$/;"	f
ax_pick	gdb/ax-general.c	/^ax_pick (struct agent_expr *x, int depth)$/;"	f
ax_print	gdb/ax-general.c	/^ax_print (struct ui_file *f, struct agent_expr *x)$/;"	f
ax_printf	gdb/gdbserver/ax.c	/^ax_printf (CORE_ADDR fn, CORE_ADDR chan, const char *format,$/;"	f	file:
ax_pseudo_register_collect	gdb/gdbarch.c	/^  gdbarch_ax_pseudo_register_collect_ftype *ax_pseudo_register_collect;$/;"	m	struct:gdbarch	file:
ax_pseudo_register_push_stack	gdb/gdbarch.c	/^  gdbarch_ax_pseudo_register_push_stack_ftype *ax_pseudo_register_push_stack;$/;"	m	struct:gdbarch	file:
ax_raw_byte	gdb/ax-general.c	/^ax_raw_byte (struct agent_expr *x, gdb_byte byte)$/;"	f
ax_reg	gdb/ax-general.c	/^ax_reg (struct agent_expr *x, int reg)$/;"	f
ax_reg	opcodes/i386-dis.c	/^  ax_reg,$/;"	e	enum:__anon42	file:
ax_reg_mask	gdb/ax-general.c	/^ax_reg_mask (struct agent_expr *ax, int reg)$/;"	f
ax_regnum	gdb/i386-tdep.h	/^  int ax_regnum;$/;"	m	struct:gdbarch_tdep
ax_reqs	gdb/ax-general.c	/^ax_reqs (struct agent_expr *ax)$/;"	f
ax_simple	gdb/ax-general.c	/^ax_simple (struct agent_expr *x, enum agent_op op)$/;"	f
ax_string	gdb/ax-general.c	/^ax_string (struct agent_expr *x, const char *str, int slen)$/;"	f
ax_trace_quick	gdb/ax-general.c	/^ax_trace_quick (struct agent_expr *x, int n)$/;"	f
ax_tsv	gdb/ax-general.c	/^ax_tsv (struct agent_expr *x, enum agent_op op, int num)$/;"	f
ax_vdebug	gdb/gdbserver/ax.c	/^ax_vdebug (const char *fmt, ...)$/;"	f	file:
ax_zero_ext	gdb/ax-general.c	/^ax_zero_ext (struct agent_expr *x, int n)$/;"	f
axis	gdb/testsuite/gdb.cp/pr10687.cc	/^    static vec2 axis[2];$/;"	m	class:vec2	file:
axis	gdb/testsuite/gdb.cp/pr10687.cc	/^vec2 vec2::axis[2] = { vec2(1,0), vec2(0,1) };$/;"	m	class:vec2	file:
axis6	gdb/testsuite/gdb.cp/pr10687.cc	/^    static vec2 axis6[6];$/;"	m	class:vec2	file:
axis6	gdb/testsuite/gdb.cp/pr10687.cc	/^vec2 vec2::axis6[6] = { $/;"	m	class:vec2	file:
axs_lvalue_kind	gdb/ax-gdb.h	/^enum axs_lvalue_kind$/;"	g
axs_lvalue_memory	gdb/ax-gdb.h	/^    axs_lvalue_memory,$/;"	e	enum:axs_lvalue_kind
axs_lvalue_register	gdb/ax-gdb.h	/^    axs_lvalue_register$/;"	e	enum:axs_lvalue_kind
axs_rvalue	gdb/ax-gdb.h	/^    axs_rvalue,$/;"	e	enum:axs_lvalue_kind
axs_value	gdb/ax-gdb.h	/^struct axs_value$/;"	s
az	sim/bfin/bfin-sim.h	/^  bu32 az, cc, v, v_copy, vs;$/;"	m	struct:bfin_cpu_state
b	bfd/elf32-arm.c	/^    } b;$/;"	m	union:elf32_stm32l4xx_erratum_list::__anon1134	typeref:struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1135	file:
b	bfd/elf32-arm.c	/^    } b;$/;"	m	union:elf32_vfp11_erratum_list::__anon1130	typeref:struct:elf32_vfp11_erratum_list::__anon1130::__anon1131	file:
b	bfd/mach-o.h	/^  unsigned short b;$/;"	m	struct:bfd_mach_o_source_version_command
b	gdb/arch/aarch64-insn.h	/^  void (*b) (const int is_bl, const int32_t offset,$/;"	m	struct:aarch64_insn_visitor
b	gdb/stubs/ia64vms-stub.c	/^  unsigned char b[8];$/;"	m	union:ia64_ireg	file:
b	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^b (int i, double j)$/;"	f	file:
b	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^b:$/;"	l
b	gdb/testsuite/gdb.arch/amd64-tailcall-self.c	/^__attribute__((noinline,noclone)) static void b(void) {$/;"	f	file:
b	gdb/testsuite/gdb.base/bitfields.c	/^      unsigned int b : 1;$/;"	m	struct:internalvartest::__anon1971	file:
b	gdb/testsuite/gdb.base/dump.c	/^  int b;$/;"	m	struct:teststruct	file:
b	gdb/testsuite/gdb.base/finish-pretty.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.base/frame-args.c	/^  float b;$/;"	m	union:u	file:
b	gdb/testsuite/gdb.base/frame-args.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.base/huge.c	/^static int a[CRASH_GDB], b[CRASH_GDB];$/;"	v	file:
b	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct01::__anon1983::__anon1984	file:
b	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02::__anon1987::__anon1988	file:
b	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { ES(e1); tA a; ES (e2); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct03::__anon1989::__anon1990	file:
b	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04::__anon1991::__anon1992::__anon1993	file:
b	gdb/testsuite/gdb.base/infnan.c	/^double	b = 0.0\/0.0;$/;"	v
b	gdb/testsuite/gdb.base/long_long.c	/^unsigned char b[MAX_BYTES];$/;"	v
b	gdb/testsuite/gdb.base/nested-addr.c	/^  int b;$/;"	m	struct:foo	file:
b	gdb/testsuite/gdb.base/opaque1.c	/^    int b;$/;"	m	struct:foo	file:
b	gdb/testsuite/gdb.base/printcmds.c	/^  int b;$/;"	m	struct:some_struct	file:
b	gdb/testsuite/gdb.base/ptype.c	/^    int b;$/;"	m	struct:highest::__anon2013	file:
b	gdb/testsuite/gdb.base/shmain.c	/^ int b;$/;"	m	struct:__anon2021	file:
b	gdb/testsuite/gdb.base/ss.h	/^  int b;$/;"	m	struct:s
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct2 {tA a; tB b;};$/;"	m	struct:struct2	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct3 {tA a; tB b; tC c; };$/;"	m	struct:struct3	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct4 {tA a; tB b; tC c; tD d; };$/;"	m	struct:struct4	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	m	struct:struct5	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
b	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
b	gdb/testsuite/gdb.base/varargs.c	/^int a,b,c,d;$/;"	v
b	gdb/testsuite/gdb.base/watch-bitfields.c	/^  unsigned char b:2;$/;"	m	struct:foo	file:
b	gdb/testsuite/gdb.cp/casts.cc	/^  int b;$/;"	m	struct:B	file:
b	gdb/testsuite/gdb.cp/chained-calls.cc	/^  int b[1024];$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^    long b;$/;"	m	union:class_with_anon_union::__anon1903	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	class:class_with_private_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	class:class_with_protected_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	class:class_with_public_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	struct:struct_with_private_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	struct:struct_with_protected_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  INT b;$/;"	m	struct:struct_with_public_typedef	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:const_vol_method_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:default_private_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:explicit_private_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:mixed_protection_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:protected_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	class:public_class	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	struct:default_public_struct	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	struct:explicit_public_struct	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	struct:mixed_protection_struct	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	struct:private_struct	file:
b	gdb/testsuite/gdb.cp/classes.cc	/^  int b;$/;"	m	struct:protected_struct	file:
b	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^  void b (void) volatile { }$/;"	f	class:GDB
b	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  char b;$/;"	m	struct:Class	file:
b	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  int b;$/;"	m	union:Union	file:
b	gdb/testsuite/gdb.cp/derivation.cc	/^    A::value_type b;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/derivation.cc	/^    int b;$/;"	m	class:G	file:
b	gdb/testsuite/gdb.cp/koenig.cc	/^    char b;$/;"	m	union:__anon1902	file:
b	gdb/testsuite/gdb.cp/member-name.cc	/^  static int b;$/;"	m	struct:B	file:
b	gdb/testsuite/gdb.cp/member-name.cc	/^int B::b = 23;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  namespace b$/;"	n	namespace:a	file:
b	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef struct {int a; char b;} anon_struct;$/;"	m	struct:__anon1895	file:
b	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef union {int a; char b;} anon_union;$/;"	m	union:__anon1896	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^    long b;$/;"	m	union:class_with_anon_union::__anon1918	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:const_vol_method_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:default_private_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:explicit_private_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:mixed_protection_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:protected_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	class:public_class	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	struct:default_public_struct	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	struct:explicit_public_struct	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	struct:mixed_protection_struct	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	struct:private_struct	file:
b	gdb/testsuite/gdb.cp/misc.cc	/^  int b;$/;"	m	struct:protected_struct	file:
b	gdb/testsuite/gdb.cp/namespace-enum.cc	/^enum B b = B_B;$/;"	m	namespace:foo	typeref:enum:foo::B	file:
b	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int b;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/nsdecl.cc	/^int b;$/;"	v
b	gdb/testsuite/gdb.cp/pr-574.cc	/^  static int b;				\/\/ Stick in a static data member.$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/pr9067.cc	/^  static B b;$/;"	m	struct:A	file:
b	gdb/testsuite/gdb.cp/pr9067.cc	/^B A::b;$/;"	m	class:A	file:
b	gdb/testsuite/gdb.cp/pr9067.cc	/^B b;$/;"	v
b	gdb/testsuite/gdb.cp/psmang2.cc	/^int b;$/;"	v
b	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^  int b;$/;"	m	struct:B	file:
b	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  char b;$/;"	m	struct:Class	file:
b	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  int b;$/;"	m	union:Union	file:
b	gdb/testsuite/gdb.cp/smartp.cc	/^    int b;$/;"	m	class:Type4	file:
b	gdb/testsuite/gdb.cp/smartp.cc	/^  B b;$/;"	m	class:C	file:
b	gdb/testsuite/gdb.cp/smartp.cc	/^  B b;$/;"	m	class:C2	file:
b	gdb/testsuite/gdb.cp/typeid.cc	/^Base *b = &d;$/;"	v
b	gdb/testsuite/gdb.cp/var-tag-4.cc	/^union U2 {int a; char b;} U2;$/;"	m	union:U2	file:
b	gdb/testsuite/gdb.cp/var-tag.cc	/^enum E {a, b, c} E;$/;"	e	enum:E	file:
b	gdb/testsuite/gdb.cp/var-tag.cc	/^union U {int a; char b;} U;$/;"	m	union:U	file:
b	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual void b() {}$/;"	f	class:RHC
b	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int b;$/;"	m	class:B	file:
b	gdb/testsuite/gdb.cp/virtfunc.cc	/^B   b;$/;"	v
b	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^  int b;$/;"	m	struct:S	file:
b	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^  int b;$/;"	m	struct:str	file:
b	gdb/testsuite/gdb.fortran/complex.f	/^      real*8 a,b$/;"	v
b	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^     real :: b$/;"	k	type:Rectangle
b	gdb/testsuite/gdb.fortran/derived-type.f90	/^    character*7 :: b /;"	k	type:foo
b	gdb/testsuite/gdb.guile/scm-frame-args.c	/^  struct s b;$/;"	m	struct:ss	typeref:struct:ss::s	file:
b	gdb/testsuite/gdb.guile/scm-objfile-script.c	/^  int b;$/;"	m	struct:ss	file:
b	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  const S &b;$/;"	m	struct:SSS	file:
b	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int *b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int b;$/;"	m	struct:substruct	file:
b	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  struct s b;$/;"	m	struct:ss	typeref:struct:ss::s	file:
b	gdb/testsuite/gdb.guile/scm-type.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.guile/scm-value.c	/^  float b;$/;"	m	union:u	file:
b	gdb/testsuite/gdb.guile/scm-value.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.mi/gdb792.cc	/^		B b;$/;"	m	class:A	file:
b	gdb/testsuite/gdb.mi/mi-var-child.c	/^    char *b;$/;"	m	union:_struct_decl::__anon2041	file:
b	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int b;$/;"	m	struct:very_simple_struct	file:
b	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^    int b;$/;"	m	struct:Anonymous::__anon2034	file:
b	gdb/testsuite/gdb.mi/var-cmd.c	/^    char *b;$/;"	m	union:_struct_decl::__anon2046	file:
b	gdb/testsuite/gdb.mi/var-cmd.c	/^    int b;$/;"	m	struct:anonymous::__anon2051	file:
b	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^static volatile int a, b, c;$/;"	v	file:
b	gdb/testsuite/gdb.python/py-frame-args.c	/^  struct s b;$/;"	m	struct:ss	typeref:struct:ss::s	file:
b	gdb/testsuite/gdb.python/py-objfile-script.c	/^  int b;$/;"	m	struct:ss	file:
b	gdb/testsuite/gdb.python/py-pp-maint.c	/^  int *b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.python/py-pp-maint.c	/^  struct s b;$/;"	m	struct:ss	typeref:struct:ss::s	file:
b	gdb/testsuite/gdb.python/py-pp-registration.c	/^  int *b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.python/py-prettyprint.c	/^  const S &b;$/;"	m	struct:SSS	file:
b	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int *b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int b;$/;"	m	struct:substruct	file:
b	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct s b;$/;"	m	struct:ss	typeref:struct:ss::s	file:
b	gdb/testsuite/gdb.python/py-type.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.python/py-type.c	/^  union { int a; char b; };$/;"	m	union:SS::__anon1953	file:
b	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int a; char b; };$/;"	m	union:UU::__anon1951	file:
b	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int a; char b; };$/;"	m	union:X::__anon1949	file:
b	gdb/testsuite/gdb.python/py-value.c	/^  float b;$/;"	m	union:u	file:
b	gdb/testsuite/gdb.python/py-value.c	/^  int b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.stabs/gdb11479.c	/^ double b;$/;"	m	struct:dummy	file:
b	gdb/testsuite/gdb.trace/collection.c	/^  unsigned int b;$/;"	m	struct:global_pieces	file:
b	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char b : 1;$/;"	m	struct:t	file:
b	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char b;$/;"	m	struct:s	file:
b	gdb/testsuite/gdb.trace/unavailable.cc	/^  int a, b;$/;"	m	struct:StructA	file:
b	gdb/testsuite/gdb.trace/unavailable.cc	/^  int b;$/;"	m	struct:tuple	file:
b	gdb/testsuite/gdb.trace/unavailable.cc	/^int b;$/;"	v
b	libiberty/cplus-dem.c	/^  char *b;			\/* pointer to start of string *\/$/;"	m	struct:string	file:
b	libiberty/d-demangle.c	/^  char *b;			\/* pointer to start of string *\/$/;"	m	struct:string	file:
b	opcodes/i386-dis.c	/^    int b;$/;"	m	struct:__anon58	file:
b	opcodes/opc2c.c	/^  } b[MAX_BYTES];$/;"	m	struct:__anon18	typeref:struct:__anon18::__anon19	file:
b	sim/aarch64/cpustate.h	/^  uint8_t      b[16];$/;"	m	union:FRegisterValue
b	sim/m32c/opc2c.c	/^  } b[MAX_BYTES];$/;"	m	struct:__anon528	typeref:struct:__anon528::__anon529	file:
b	sim/ppc/altivec_registers.h	/^  unsigned8 b[16];$/;"	m	union:__anon902
b	sim/rl78/cpu.c	/^  unsigned char b;$/;"	m	struct:__anon835	file:
b	sim/testsuite/sim/cris/c/sjlj.c	/^jmp_buf b;$/;"	v
b0	gdb/testsuite/gdb.python/lib-types.cc	/^		int b0;$/;"	m	union:A::__anon1943	file:
b0s10_imm	gdb/mips-tdep.c	1490;"	d	file:
b0s11_op	gdb/mips-tdep.c	1503;"	d	file:
b0s12_imm	gdb/mips-tdep.c	1504;"	d	file:
b0s16_imm	gdb/mips-tdep.c	1505;"	d	file:
b0s26_imm	gdb/mips-tdep.c	1506;"	d	file:
b0s4_imm	gdb/mips-tdep.c	1486;"	d	file:
b0s5_imm	gdb/mips-tdep.c	1487;"	d	file:
b0s5_reg	gdb/mips-tdep.c	1488;"	d	file:
b0s6_op	gdb/mips-tdep.c	1502;"	d	file:
b0s7_imm	gdb/mips-tdep.c	1489;"	d	file:
b1	gdb/testsuite/gdb.cp/class2.cc	/^  int b1;$/;"	m	struct:B	file:
b1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int b1;$/;"	m	class:B1	file:
b1	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1;$/;"	v
b1	gdb/testsuite/gdb.cp/using-crash.cc	/^class b1 { public: int x; };$/;"	c	file:
b1	gdb/testsuite/gdb.cp/var-tag.cc	/^  enum E1 {a1, b1, c1} E1;$/;"	e	enum:C::E1	file:
b1	gdb/testsuite/gdb.cp/var-tag.cc	/^  union U1 {int a1; char b1;} U1;$/;"	m	union:C::U1	file:
b1	gdb/testsuite/gdb.python/lib-types.cc	/^		int b1;$/;"	m	union:A::__anon1943	file:
b11s5_reg	gdb/mips-tdep.c	1508;"	d	file:
b12	bfd/coff-arm.c	/^typedef enum {bunknown, b9, b12, b23} thumb_pcrel_branchtype;$/;"	e	enum:__anon1162	file:
b12	gdb/testsuite/gdb.cp/psmang2.cc	/^int b12;$/;"	v
b123	gdb/testsuite/gdb.cp/psmang2.cc	/^int b123;$/;"	v
b1234	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1234;$/;"	v
b12345	gdb/testsuite/gdb.cp/psmang2.cc	/^int b12345;$/;"	v
b123456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b123456;$/;"	v
b123456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b123456x;$/;"	v
b12345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b12345x;$/;"	v
b12346	gdb/testsuite/gdb.cp/psmang2.cc	/^int b12346;$/;"	v
b12346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b12346x;$/;"	v
b1234x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1234x;$/;"	v
b1235	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1235;$/;"	v
b12356	gdb/testsuite/gdb.cp/psmang2.cc	/^int b12356;$/;"	v
b12356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b12356x;$/;"	v
b1235x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1235x;$/;"	v
b1236	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1236;$/;"	v
b1236x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1236x;$/;"	v
b123x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b123x;$/;"	v
b124	gdb/testsuite/gdb.cp/psmang2.cc	/^int b124;$/;"	v
b1245	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1245;$/;"	v
b12456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b12456;$/;"	v
b12456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b12456x;$/;"	v
b1245x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1245x;$/;"	v
b1246	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1246;$/;"	v
b1246x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1246x;$/;"	v
b124x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b124x;$/;"	v
b125	gdb/testsuite/gdb.cp/psmang2.cc	/^int b125;$/;"	v
b1256	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1256;$/;"	v
b1256x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1256x;$/;"	v
b125x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b125x;$/;"	v
b126	gdb/testsuite/gdb.cp/psmang2.cc	/^int b126;$/;"	v
b126x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b126x;$/;"	v
b128	gdb/testsuite/gdb.base/bfp-test.c	/^long double b128;$/;"	v
b12s4_op	gdb/mips-tdep.c	1509;"	d	file:
b12x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b12x;$/;"	v
b13	gdb/testsuite/gdb.cp/psmang2.cc	/^int b13;$/;"	v
b134	gdb/testsuite/gdb.cp/psmang2.cc	/^int b134;$/;"	v
b1345	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1345;$/;"	v
b13456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b13456;$/;"	v
b13456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b13456x;$/;"	v
b1345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1345x;$/;"	v
b1346	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1346;$/;"	v
b1346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1346x;$/;"	v
b134x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b134x;$/;"	v
b135	gdb/testsuite/gdb.cp/psmang2.cc	/^int b135;$/;"	v
b1356	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1356;$/;"	v
b1356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1356x;$/;"	v
b135x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b135x;$/;"	v
b136	gdb/testsuite/gdb.cp/psmang2.cc	/^int b136;$/;"	v
b136x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b136x;$/;"	v
b13x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b13x;$/;"	v
b14	gdb/testsuite/gdb.cp/psmang2.cc	/^int b14;$/;"	v
b145	gdb/testsuite/gdb.cp/psmang2.cc	/^int b145;$/;"	v
b1456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b1456;$/;"	v
b1456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1456x;$/;"	v
b145x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b145x;$/;"	v
b146	gdb/testsuite/gdb.cp/psmang2.cc	/^int b146;$/;"	v
b146x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b146x;$/;"	v
b14x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b14x;$/;"	v
b15	gdb/testsuite/gdb.cp/psmang2.cc	/^int b15;$/;"	v
b156	gdb/testsuite/gdb.cp/psmang2.cc	/^int b156;$/;"	v
b156x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b156x;$/;"	v
b15x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b15x;$/;"	v
b16	gdb/testsuite/gdb.cp/psmang2.cc	/^int b16;$/;"	v
b16x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b16x;$/;"	v
b1s4_imm	gdb/mips-tdep.c	1491;"	d	file:
b1s9_imm	gdb/mips-tdep.c	1492;"	d	file:
b1x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b1x;$/;"	v
b2	gdb/testsuite/gdb.cp/class2.cc	/^  int b2;$/;"	m	struct:B	file:
b2	gdb/testsuite/gdb.cp/psmang2.cc	/^int b2;$/;"	v
b2	gdb/testsuite/gdb.cp/var-tag-2.cc	/^enum E2 {a2, b2, c2} E2;$/;"	e	enum:E2	file:
b23	bfd/coff-arm.c	/^typedef enum {bunknown, b9, b12, b23} thumb_pcrel_branchtype;$/;"	e	enum:__anon1162	file:
b23	gdb/testsuite/gdb.cp/psmang2.cc	/^int b23;$/;"	v
b234	gdb/testsuite/gdb.cp/psmang2.cc	/^int b234;$/;"	v
b2345	gdb/testsuite/gdb.cp/psmang2.cc	/^int b2345;$/;"	v
b23456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b23456;$/;"	v
b23456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b23456x;$/;"	v
b2345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b2345x;$/;"	v
b2346	gdb/testsuite/gdb.cp/psmang2.cc	/^int b2346;$/;"	v
b2346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b2346x;$/;"	v
b234x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b234x;$/;"	v
b235	gdb/testsuite/gdb.cp/psmang2.cc	/^int b235;$/;"	v
b2356	gdb/testsuite/gdb.cp/psmang2.cc	/^int b2356;$/;"	v
b2356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b2356x;$/;"	v
b235x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b235x;$/;"	v
b236	gdb/testsuite/gdb.cp/psmang2.cc	/^int b236;$/;"	v
b236x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b236x;$/;"	v
b23x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b23x;$/;"	v
b24	gdb/testsuite/gdb.cp/psmang2.cc	/^int b24;$/;"	v
b245	gdb/testsuite/gdb.cp/psmang2.cc	/^int b245;$/;"	v
b2456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b2456;$/;"	v
b2456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b2456x;$/;"	v
b245x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b245x;$/;"	v
b246	gdb/testsuite/gdb.cp/psmang2.cc	/^int b246;$/;"	v
b246x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b246x;$/;"	v
b24x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b24x;$/;"	v
b25	gdb/testsuite/gdb.cp/psmang2.cc	/^int b25;$/;"	v
b256	gdb/testsuite/gdb.cp/psmang2.cc	/^int b256;$/;"	v
b256x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b256x;$/;"	v
b25x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b25x;$/;"	v
b26	gdb/testsuite/gdb.cp/psmang2.cc	/^int b26;$/;"	v
b26x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b26x;$/;"	v
b2d	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 b2d[] = {$/;"	v
b2d2	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 b2d2[] = {$/;"	v
b2d3	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 b2d3[] = {$/;"	v
b2d4	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 b2d4[] = {$/;"	v
b2d5	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 b2d5[] = {$/;"	v
b2mask	sim/m32c/reg.c	/^unsigned int b2mask[] = { 0, 0xff, 0xffff, 0xffffff, 0xffffffff };$/;"	v
b2mask	sim/rx/reg.c	/^unsigned int b2mask[] = { 0, 0xff, 0xffff, 0xffffff, 0xffffffff };$/;"	v
b2maxsigned	sim/m32c/reg.c	/^int b2maxsigned[] = { 0, 0x7f, 0x7fff, 0x7fffff, 0x7fffffff };$/;"	v
b2maxsigned	sim/rx/reg.c	/^int b2maxsigned[] = { 0, 0x7f, 0x7fff, 0x7fffff, 0x7fffffff };$/;"	v
b2minsigned	sim/m32c/reg.c	/^int b2minsigned[] = { 0, -128, -32768, -8388608, -2147483647 - 1 };$/;"	v
b2minsigned	sim/rx/reg.c	/^int b2minsigned[] = { 0, -128, -32768, -8388608, -2147483647 - 1 };$/;"	v
b2s3_cc	gdb/mips-tdep.c	1493;"	d	file:
b2signbit	sim/m32c/reg.c	/^unsigned int b2signbit[] = { 0, (1 << 7), (1 << 15), (1 << 24), (1 << 31) };$/;"	v
b2signbit	sim/rx/reg.c	/^unsigned int b2signbit[] = { 0, (1 << 7), (1 << 15), (1 << 24), (1 << 31) };$/;"	v
b2x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b2x;$/;"	v
b3	gdb/testsuite/gdb.cp/psmang2.cc	/^int b3;$/;"	v
b32	gdb/testsuite/gdb.base/bfp-test.c	/^float b32;$/;"	v
b34	gdb/testsuite/gdb.cp/psmang2.cc	/^int b34;$/;"	v
b345	gdb/testsuite/gdb.cp/psmang2.cc	/^int b345;$/;"	v
b3456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b3456;$/;"	v
b3456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b3456x;$/;"	v
b345x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b345x;$/;"	v
b346	gdb/testsuite/gdb.cp/psmang2.cc	/^int b346;$/;"	v
b346x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b346x;$/;"	v
b34x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b34x;$/;"	v
b35	gdb/testsuite/gdb.cp/psmang2.cc	/^int b35;$/;"	v
b356	gdb/testsuite/gdb.cp/psmang2.cc	/^int b356;$/;"	v
b356x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b356x;$/;"	v
b35x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b35x;$/;"	v
b36	gdb/testsuite/gdb.cp/psmang2.cc	/^int b36;$/;"	v
b36x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b36x;$/;"	v
b3x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b3x;$/;"	v
b4	gdb/testsuite/gdb.cp/psmang2.cc	/^int b4;$/;"	v
b45	gdb/testsuite/gdb.cp/psmang2.cc	/^int b45;$/;"	v
b456	gdb/testsuite/gdb.cp/psmang2.cc	/^int b456;$/;"	v
b456x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b456x;$/;"	v
b45x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b45x;$/;"	v
b46	gdb/testsuite/gdb.cp/psmang2.cc	/^int b46;$/;"	v
b46x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b46x;$/;"	v
b4s2_regl	gdb/mips-tdep.c	1494;"	d	file:
b4x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b4x;$/;"	v
b5	gdb/testsuite/gdb.cp/psmang2.cc	/^int b5;$/;"	v
b56	gdb/testsuite/gdb.cp/psmang2.cc	/^int b56;$/;"	v
b56x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b56x;$/;"	v
b5s5_op	gdb/mips-tdep.c	1495;"	d	file:
b5s5_reg	gdb/mips-tdep.c	1496;"	d	file:
b5x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b5x;$/;"	v
b6	gdb/testsuite/gdb.cp/psmang2.cc	/^int b6;$/;"	v
b64	gdb/testsuite/gdb.base/bfp-test.c	/^double b64;$/;"	v
b6s10_ext	gdb/mips-tdep.c	1507;"	d	file:
b6s4_op	gdb/mips-tdep.c	1497;"	d	file:
b6x	gdb/testsuite/gdb.cp/psmang1.cc	/^int b6x;$/;"	v
b7s3_reg	gdb/mips-tdep.c	1498;"	d	file:
b9	bfd/coff-arm.c	/^typedef enum {bunknown, b9, b12, b23} thumb_pcrel_branchtype;$/;"	e	enum:__anon1162	file:
bBtype	opcodes/ia64-opc-b.c	28;"	d	file:
bBtype	opcodes/ia64-opc-b.c	484;"	d	file:
bBtype	opcodes/ia64-opc-x.c	166;"	d	file:
bBtype	opcodes/ia64-opc-x.c	29;"	d	file:
bC	opcodes/ia64-opc-a.c	28;"	d	file:
bC	opcodes/ia64-opc-a.c	380;"	d	file:
bC	opcodes/ia64-opc-i.c	292;"	d	file:
bC	opcodes/ia64-opc-i.c	29;"	d	file:
bCC_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^bCC_tests:$/;"	l
bCC_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^bCC_tests:$/;"	l
bCCx_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^bCCx_tests:$/;"	l
bD	opcodes/ia64-opc-b.c	29;"	d	file:
bD	opcodes/ia64-opc-b.c	485;"	d	file:
bD	opcodes/ia64-opc-x.c	167;"	d	file:
bD	opcodes/ia64-opc-x.c	30;"	d	file:
bF2	opcodes/ia64-opc-f.c	28;"	d	file:
bF2	opcodes/ia64-opc-f.c	622;"	d	file:
bF4	opcodes/ia64-opc-f.c	29;"	d	file:
bF4	opcodes/ia64-opc-f.c	623;"	d	file:
bHint	opcodes/ia64-opc-m.c	2209;"	d	file:
bHint	opcodes/ia64-opc-m.c	40;"	d	file:
bHlf	opcodes/ia64-opc-m.c	2210;"	d	file:
bHlf	opcodes/ia64-opc-m.c	41;"	d	file:
bHlfa	opcodes/ia64-opc-m.c	2211;"	d	file:
bHlfa	opcodes/ia64-opc-m.c	42;"	d	file:
bIh	opcodes/ia64-opc-b.c	30;"	d	file:
bIh	opcodes/ia64-opc-b.c	486;"	d	file:
bIh	opcodes/ia64-opc-i.c	293;"	d	file:
bIh	opcodes/ia64-opc-i.c	30;"	d	file:
bImm14	opcodes/ia64-opc-a.c	29;"	d	file:
bImm14	opcodes/ia64-opc-a.c	381;"	d	file:
bM	opcodes/ia64-opc-m.c	2200;"	d	file:
bM	opcodes/ia64-opc-m.c	29;"	d	file:
bOp	opcodes/ia64-opc.h	29;"	d
bPa	opcodes/ia64-opc-b.c	31;"	d	file:
bPa	opcodes/ia64-opc-b.c	487;"	d	file:
bPa	opcodes/ia64-opc-x.c	168;"	d	file:
bPa	opcodes/ia64-opc-x.c	31;"	d	file:
bPr	opcodes/ia64-opc-b.c	32;"	d	file:
bPr	opcodes/ia64-opc-b.c	488;"	d	file:
bPr	opcodes/ia64-opc-x.c	169;"	d	file:
bPr	opcodes/ia64-opc-x.c	32;"	d	file:
bQ	opcodes/ia64-opc-f.c	30;"	d	file:
bQ	opcodes/ia64-opc-f.c	624;"	d	file:
bR3a	opcodes/ia64-opc-a.c	32;"	d	file:
bR3a	opcodes/ia64-opc-a.c	382;"	d	file:
bR3b	opcodes/ia64-opc-a.c	33;"	d	file:
bR3b	opcodes/ia64-opc-a.c	383;"	d	file:
bRa	opcodes/ia64-opc-f.c	31;"	d	file:
bRa	opcodes/ia64-opc-f.c	625;"	d	file:
bRb	opcodes/ia64-opc-f.c	32;"	d	file:
bRb	opcodes/ia64-opc-f.c	626;"	d	file:
bReserved	include/coff/pe.h	/^    char bReserved[1];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
bSf	opcodes/ia64-opc-f.c	33;"	d	file:
bSf	opcodes/ia64-opc-f.c	627;"	d	file:
bTa	opcodes/ia64-opc-a.c	34;"	d	file:
bTa	opcodes/ia64-opc-a.c	384;"	d	file:
bTa	opcodes/ia64-opc-f.c	34;"	d	file:
bTa	opcodes/ia64-opc-f.c	628;"	d	file:
bTa	opcodes/ia64-opc-i.c	294;"	d	file:
bTa	opcodes/ia64-opc-i.c	31;"	d	file:
bTag13	opcodes/ia64-opc-i.c	295;"	d	file:
bTag13	opcodes/ia64-opc-i.c	32;"	d	file:
bTb	opcodes/ia64-opc-a.c	35;"	d	file:
bTb	opcodes/ia64-opc-a.c	385;"	d	file:
bTb	opcodes/ia64-opc-i.c	296;"	d	file:
bTb	opcodes/ia64-opc-i.c	33;"	d	file:
bVc	opcodes/ia64-opc-i.c	297;"	d	file:
bVc	opcodes/ia64-opc-i.c	34;"	d	file:
bVc	opcodes/ia64-opc-x.c	170;"	d	file:
bVc	opcodes/ia64-opc-x.c	33;"	d	file:
bVe	opcodes/ia64-opc-a.c	36;"	d	file:
bVe	opcodes/ia64-opc-a.c	386;"	d	file:
bVe	opcodes/ia64-opc-i.c	298;"	d	file:
bVe	opcodes/ia64-opc-i.c	35;"	d	file:
bWh	opcodes/ia64-opc-i.c	299;"	d	file:
bWh	opcodes/ia64-opc-i.c	36;"	d	file:
bWha	opcodes/ia64-opc-b.c	33;"	d	file:
bWha	opcodes/ia64-opc-b.c	489;"	d	file:
bWha	opcodes/ia64-opc-x.c	171;"	d	file:
bWha	opcodes/ia64-opc-x.c	34;"	d	file:
bWhb	opcodes/ia64-opc-b.c	34;"	d	file:
bWhb	opcodes/ia64-opc-b.c	490;"	d	file:
bWhc	opcodes/ia64-opc-b.c	35;"	d	file:
bWhc	opcodes/ia64-opc-b.c	491;"	d	file:
bX	opcodes/ia64-opc-a.c	37;"	d	file:
bX	opcodes/ia64-opc-a.c	387;"	d	file:
bX	opcodes/ia64-opc-i.c	300;"	d	file:
bX	opcodes/ia64-opc-i.c	37;"	d	file:
bX	opcodes/ia64-opc-m.c	2201;"	d	file:
bX	opcodes/ia64-opc-m.c	30;"	d	file:
bX2	opcodes/ia64-opc-a.c	388;"	d	file:
bX2	opcodes/ia64-opc-a.c	38;"	d	file:
bX2	opcodes/ia64-opc-f.c	37;"	d	file:
bX2	opcodes/ia64-opc-f.c	631;"	d	file:
bX2	opcodes/ia64-opc-i.c	302;"	d	file:
bX2	opcodes/ia64-opc-i.c	40;"	d	file:
bX2	opcodes/ia64-opc-m.c	2202;"	d	file:
bX2	opcodes/ia64-opc-m.c	31;"	d	file:
bX2a	opcodes/ia64-opc-a.c	389;"	d	file:
bX2a	opcodes/ia64-opc-a.c	39;"	d	file:
bX2a	opcodes/ia64-opc-i.c	303;"	d	file:
bX2a	opcodes/ia64-opc-i.c	41;"	d	file:
bX2b	opcodes/ia64-opc-a.c	390;"	d	file:
bX2b	opcodes/ia64-opc-a.c	40;"	d	file:
bX2b	opcodes/ia64-opc-i.c	304;"	d	file:
bX2b	opcodes/ia64-opc-i.c	42;"	d	file:
bX2c	opcodes/ia64-opc-i.c	305;"	d	file:
bX2c	opcodes/ia64-opc-i.c	43;"	d	file:
bX3	opcodes/ia64-opc-i.c	306;"	d	file:
bX3	opcodes/ia64-opc-i.c	44;"	d	file:
bX3	opcodes/ia64-opc-m.c	2203;"	d	file:
bX3	opcodes/ia64-opc-m.c	32;"	d	file:
bX3	opcodes/ia64-opc-x.c	172;"	d	file:
bX3	opcodes/ia64-opc-x.c	35;"	d	file:
bX4	opcodes/ia64-opc-a.c	391;"	d	file:
bX4	opcodes/ia64-opc-a.c	41;"	d	file:
bX4	opcodes/ia64-opc-m.c	2204;"	d	file:
bX4	opcodes/ia64-opc-m.c	33;"	d	file:
bX6	opcodes/ia64-opc-b.c	36;"	d	file:
bX6	opcodes/ia64-opc-b.c	492;"	d	file:
bX6	opcodes/ia64-opc-f.c	38;"	d	file:
bX6	opcodes/ia64-opc-f.c	632;"	d	file:
bX6	opcodes/ia64-opc-i.c	307;"	d	file:
bX6	opcodes/ia64-opc-i.c	45;"	d	file:
bX6	opcodes/ia64-opc-x.c	173;"	d	file:
bX6	opcodes/ia64-opc-x.c	36;"	d	file:
bX6a	opcodes/ia64-opc-m.c	2205;"	d	file:
bX6a	opcodes/ia64-opc-m.c	34;"	d	file:
bX6b	opcodes/ia64-opc-m.c	2206;"	d	file:
bX6b	opcodes/ia64-opc-m.c	35;"	d	file:
bX7	opcodes/ia64-opc-m.c	36;"	d	file:
bXa	opcodes/ia64-opc-f.c	35;"	d	file:
bXa	opcodes/ia64-opc-f.c	629;"	d	file:
bXb	opcodes/ia64-opc-f.c	36;"	d	file:
bXb	opcodes/ia64-opc-f.c	630;"	d	file:
bXb	opcodes/ia64-opc-i.c	301;"	d	file:
bXb	opcodes/ia64-opc-i.c	38;"	d	file:
bXc	opcodes/ia64-opc-i.c	39;"	d	file:
bY	opcodes/ia64-opc-f.c	39;"	d	file:
bY	opcodes/ia64-opc-i.c	308;"	d	file:
bY	opcodes/ia64-opc-m.c	2207;"	d	file:
bY	opcodes/ia64-opc-m.c	37;"	d	file:
bY	opcodes/ia64-opc-x.c	37;"	d	file:
bY1	opcodes/ia64-opc-m.c	2208;"	d	file:
bY1	opcodes/ia64-opc-m.c	38;"	d	file:
bYa	opcodes/ia64-opc-i.c	46;"	d	file:
bYb	opcodes/ia64-opc-i.c	47;"	d	file:
bZ	opcodes/ia64-opc-m.c	39;"	d	file:
bZa	opcodes/ia64-opc-a.c	392;"	d	file:
bZa	opcodes/ia64-opc-a.c	42;"	d	file:
bZa	opcodes/ia64-opc-i.c	309;"	d	file:
bZa	opcodes/ia64-opc-i.c	48;"	d	file:
bZb	opcodes/ia64-opc-a.c	393;"	d	file:
bZb	opcodes/ia64-opc-a.c	43;"	d	file:
bZb	opcodes/ia64-opc-i.c	310;"	d	file:
bZb	opcodes/ia64-opc-i.c	49;"	d	file:
b_T_mode	opcodes/i386-dis.c	/^  b_T_mode,$/;"	e	enum:__anon42	file:
b_cond	gdb/arch/aarch64-insn.h	/^  void (*b_cond) (const unsigned cond, const int32_t offset,$/;"	m	struct:aarch64_insn_visitor
b_d_s25_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_d_s25_end:$/;"	l
b_d_s25_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_d_s25_start:$/;"	l
b_field	gdb/testsuite/gdb.base/break1.c	/^  int b_field;$/;"	m	struct:some_struct	file:
b_field	gdb/testsuite/gdb.reverse/ur1.c	/^  int b_field;$/;"	m	struct:some_struct	file:
b_geta	gdb/testsuite/gdb.python/py-xmethods.cc	/^int b_geta = 0;$/;"	m	namespace:dop	file:
b_global	gdb/testsuite/gdb.base/solib-display-lib.c	/^int b_global = 42;$/;"	v
b_insn_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor b_insn_16 =$/;"	v	typeref:struct:opcode_descriptor	file:
b_insns_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor b_insns_32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
b_main	gdb/testsuite/gdb.base/global-var-nested-by-dso-solib2.c	/^b_main (void)$/;"	f
b_mode	opcodes/i386-dis.c	/^  b_mode = 1,$/;"	e	enum:__anon42	file:
b_out_relocation_info	include/bout.h	169;"	d
b_ptr_in_a	gdb/testsuite/gdb.cp/hang.H	/^  struct B *b_ptr_in_a;$/;"	m	struct:A	typeref:struct:A::B
b_regno	sim/m32c/srcdest.c	/^  reg_id b_regno;$/;"	m	struct:__anon539	file:
b_reloc_p	bfd/elfxx-mips.c	/^b_reloc_p (int r_type)$/;"	f	file:
b_s25_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_s25_end:$/;"	l
b_s25_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_s25_start:$/;"	l
b_s_s10_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_s_s10_end:$/;"	l
b_s_s10_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    b_s_s10_start:$/;"	l
b_scalar_mode	opcodes/i386-dis.c	/^  b_scalar_mode,$/;"	e	enum:__anon42	file:
b_swap_mode	opcodes/i386-dis.c	/^  b_swap_mode,$/;"	e	enum:__anon42	file:
b_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector int b_vec_d = {0, 0};$/;"	v
back	sim/testsuite/sim/bfin/brcc.s	/^back:$/;"	l
back	zlib/examples/gzlog.c	/^    int back;       \/* location of first block id in bits back from first *\/$/;"	m	struct:log	file:
back	zlib/inflate.h	/^    int back;                   \/* bits back of last unprocessed length\/lit *\/$/;"	m	struct:inflate_state
back_2	sim/testsuite/sim/bfin/brcc.s	/^back_2:$/;"	l
back_chain_saved_p	gdb/s390-tdep.c	/^  int back_chain_saved_p;$/;"	m	struct:s390_prologue_data	file:
back_spaces	sim/igen/table.c	/^back_spaces (char *start, char *chp)$/;"	f
backend	sim/m68hc11/dv-m68hc11sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	m	struct:m68hc11sio	typeref:enum:m68hc11sio::__anon526	file:
backend	sim/mips/dv-tx3904sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	m	struct:tx3904sio	typeref:enum:tx3904sio::__anon840	file:
backend_data	bfd/aout-target.h	/^static const struct aout_backend_data MY (backend_data) =$/;"	v	typeref:struct:MY
backend_data	bfd/bfd-in2.h	/^  const void *backend_data;$/;"	m	struct:bfd_target
backend_data	bfd/i386aout.c	/^static const struct aout_backend_data MY (backend_data) =$/;"	v	typeref:struct:MY	file:
backptr	include/hp-symtab.h	/^  dnttpointer backptr;$/;"	m	struct:slt_special
backslashify	libiberty/pex-win32.c	/^backslashify (char *s)$/;"	f	file:
backtrace_command	gdb/stack.c	/^backtrace_command (const char *arg, int from_tty)$/;"	f	file:
backtrace_command_1	gdb/stack.c	/^backtrace_command_1 (const char *count_exp, frame_filter_flags flags,$/;"	f	file:
backtrace_limit	gdb/frame.c	/^static unsigned int backtrace_limit = UINT_MAX;$/;"	v	file:
backtrace_past_entry	gdb/frame.c	/^static int backtrace_past_entry;$/;"	v	file:
backtrace_past_main	gdb/frame.c	/^static int backtrace_past_main;$/;"	v	file:
bad	gdb/testsuite/gdb.btrace/exception.cc	/^bad (void)$/;"	f	file:
bad1	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad1	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^bad1:	R2 = 2;			\/\/ if go here, error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^bad2:	R0 = 8;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad2	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^bad2:	R4 = 4;			\/\/ if go here error$/;"	l
bad_DebugActiveProcessStop	gdb/windows-nat.c	/^bad_DebugActiveProcessStop (DWORD w)$/;"	f	file:
bad_DebugBreakProcess	gdb/windows-nat.c	/^bad_DebugBreakProcess (HANDLE w)$/;"	f	file:
bad_DebugSetProcessKillOnExit	gdb/windows-nat.c	/^bad_DebugSetProcessKillOnExit (BOOL w)$/;"	f	file:
bad_EnumProcessModules	gdb/windows-nat.c	/^bad_EnumProcessModules (HANDLE w, HMODULE *x, DWORD y, LPDWORD z)$/;"	f	file:
bad_GetConsoleFontSize	gdb/windows-nat.c	/^bad_GetConsoleFontSize (HANDLE w, DWORD nFont)$/;"	f	file:
bad_GetCurrentConsoleFont	gdb/windows-nat.c	/^bad_GetCurrentConsoleFont (HANDLE w, BOOL bMaxWindow, CONSOLE_FONT_INFO *f)$/;"	f	file:
bad_GetModuleFileNameEx	gdb/windows-nat.c	130;"	d	file:
bad_GetModuleFileNameEx	gdb/windows-nat.c	144;"	d	file:
bad_GetModuleFileNameExA	gdb/windows-nat.c	/^bad_GetModuleFileNameExA (HANDLE w, HMODULE x, LPSTR y, DWORD z)$/;"	f	file:
bad_GetModuleFileNameExW	gdb/windows-nat.c	/^bad_GetModuleFileNameExW (HANDLE w, HMODULE x, LPWSTR y, DWORD z)$/;"	f	file:
bad_GetModuleInformation	gdb/windows-nat.c	/^bad_GetModuleInformation (HANDLE w, HMODULE x, LPMODULEINFO y, DWORD z)$/;"	f	file:
bad_OpenProcessToken	gdb/windows-nat.c	/^bad_OpenProcessToken (HANDLE w, DWORD x, PHANDLE y)$/;"	f	file:
bad_layout	gdb/testsuite/gdb.python/py-unwind.c	/^bad_layout(void **variable_ptr, void *fp)$/;"	f	file:
bad_opcode	opcodes/i386-dis.c	/^static const struct dis386 bad_opcode = { "(bad)", { XX }, 0 };$/;"	v	typeref:struct:dis386	file:
bad_opcode	opcodes/nios2-dis.c	/^bad_opcode (const struct nios2_opcode *op)$/;"	f	file:
bad_rfd_entry_complaint	gdb/mdebugread.c	/^bad_rfd_entry_complaint (const char *arg1, int arg2, int arg3)$/;"	f	file:
bad_shared_reloc	bfd/elf32-ppc.c	/^bad_shared_reloc (bfd *abfd, enum elf_ppc_reloc_type r_type)$/;"	f	file:
bad_static_reloc	bfd/elfnn-riscv.c	/^bad_static_reloc (bfd *abfd, unsigned r_type, struct elf_link_hash_entry *h)$/;"	f	file:
bad_symtab	bfd/elf-bfd.h	/^  bfd_boolean bad_symtab;$/;"	m	struct:elf_reloc_cookie
bad_symtab	bfd/elf-bfd.h	/^  unsigned int bad_symtab : 1;$/;"	m	struct:elf_obj_tdata
bad_tag_guess_complaint	gdb/mdebugread.c	/^bad_tag_guess_complaint (const char *arg1)$/;"	f	file:
badness_vector	gdb/gdbtypes.h	/^struct badness_vector$/;"	s
badvaddr	gdb/loongarch-tdep.h	/^    int badvaddr;$/;"	m	struct:gdbarch_tdep::__anon2058
badvaddr	gdb/mips-tdep.h	/^  int badvaddr;		\/* Bad vaddr for addressing exception.  *\/$/;"	m	struct:mips_regnum
bail	zlib/examples/gzjoin.c	/^local int bail(char *why1, char *why2)$/;"	f
bailout	opcodes/i386-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:dis_private	file:
bailout	opcodes/ns32k-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:private	file:
bailout	opcodes/rl78-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:private	file:
bailout	opcodes/rx-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:private	file:
bailout	opcodes/vax-dis.c	/^  OPCODES_SIGJMP_BUF    bailout;$/;"	m	struct:private	file:
bailout	opcodes/visium-dis.c	/^  jmp_buf bailout;$/;"	m	struct:private	file:
bailout	opcodes/xtensa-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:dis_private	file:
bailout	opcodes/z8k-dis.c	/^  OPCODES_SIGJMP_BUF bailout;$/;"	m	struct:__anon72	file:
band_bor_bxor_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^band_bor_bxor_tests:$/;"	l
band_imm3_abs16	sim/testsuite/sim/h8300/band.s	/^band_imm3_abs16:$/;"	l
band_imm3_abs32	sim/testsuite/sim/h8300/band.s	/^band_imm3_abs32:$/;"	l
band_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^band_imm3_abs8:$/;"	l
band_imm3_ind	sim/testsuite/sim/h8300/band.s	/^band_imm3_ind:$/;"	l
band_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^band_imm3_reg8:$/;"	l
bandor_b_imm_disp12_reg	sim/testsuite/sim/sh/bandor.s	/^bandor_b_imm_disp12_reg:$/;"	l
bandor_b_imm_disp12_reg	sim/testsuite/sim/sh/bandornot.s	/^bandor_b_imm_disp12_reg:$/;"	l
bang	bfd/doc/chew.c	/^bang ()$/;"	f	file:
bank	sim/sh/sim-main.h	/^	    int bank[8];$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
bank_base	sim/bfin/dv-bfin_ebiu_amc.c	/^  bu32 bank_base, bank_size;$/;"	m	struct:bfin_ebiu_amc	file:
bank_end	sim/m68hc11/sim-main.h	/^  uint16                bank_end;$/;"	m	struct:_sim_cpu
bank_mask	bfd/elf32-m68hc1x.h	/^  bfd_vma bank_mask;$/;"	m	struct:m68hc11_page_info
bank_mask	bfd/elf32-xgate.h	/^  bfd_vma bank_mask;$/;"	m	struct:xgate_page_info
bank_param_initialized	bfd/elf32-m68hc1x.h	/^  int bank_param_initialized;$/;"	m	struct:m68hc11_page_info
bank_param_initialized	bfd/elf32-xgate.h	/^  int bank_param_initialized;$/;"	m	struct:xgate_page_info
bank_physical	bfd/elf32-m68hc1x.h	/^  bfd_vma bank_physical;$/;"	m	struct:m68hc11_page_info
bank_physical	bfd/elf32-xgate.h	/^  bfd_vma bank_physical;$/;"	m	struct:xgate_page_info
bank_physical_end	bfd/elf32-m68hc1x.h	/^  bfd_vma bank_physical_end;$/;"	m	struct:m68hc11_page_info
bank_physical_end	bfd/elf32-xgate.h	/^  bfd_vma bank_physical_end;$/;"	m	struct:xgate_page_info
bank_shift	bfd/elf32-m68hc1x.h	/^  int bank_shift;$/;"	m	struct:m68hc11_page_info
bank_shift	bfd/elf32-xgate.h	/^  int bank_shift;$/;"	m	struct:xgate_page_info
bank_shift	sim/m68hc11/sim-main.h	/^  unsigned              bank_shift;$/;"	m	struct:_sim_cpu
bank_size	bfd/elf32-m68hc1x.h	/^  bfd_vma bank_size;$/;"	m	struct:m68hc11_page_info
bank_size	bfd/elf32-xgate.h	/^  bfd_vma bank_size;$/;"	m	struct:xgate_page_info
bank_size	sim/bfin/dv-bfin_ebiu_amc.c	/^  bu32 bank_base, bank_size;$/;"	m	struct:bfin_ebiu_amc	file:
bank_size	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 base, reg_size, bank_size;$/;"	m	struct:bfin_ebiu_ddrc	file:
bank_size	sim/bfin/dv-bfin_ebiu_sdc.c	/^  bu32 reg_size, bank_size;$/;"	m	struct:bfin_ebiu_sdc	file:
bank_start	sim/m68hc11/sim-main.h	/^  uint16                bank_start;$/;"	m	struct:_sim_cpu
bank_virtual	bfd/elf32-m68hc1x.h	/^  bfd_vma bank_virtual;$/;"	m	struct:m68hc11_page_info
bank_virtual	bfd/elf32-xgate.h	/^  bfd_vma bank_virtual;$/;"	m	struct:xgate_page_info
bank_virtual	sim/m68hc11/sim-main.h	/^  address_word          bank_virtual;$/;"	m	struct:_sim_cpu
banked_regname	opcodes/arm-dis.c	/^banked_regname (unsigned reg)$/;"	f	file:
bar	gdb/testsuite/gdb.arch/amd64-entry-value-param-dwarf5.c	/^bar (int x)$/;"	f	file:
bar	gdb/testsuite/gdb.arch/amd64-entry-value-param.c	/^bar (int x)$/;"	f	file:
bar	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.cc	/^bar (int &ref)$/;"	f	file:
bar	gdb/testsuite/gdb.arch/pa-nullify.s	/^bar:$/;"	l
bar	gdb/testsuite/gdb.arch/pa64-nullify.s	/^bar:$/;"	l
bar	gdb/testsuite/gdb.arch/powerpc-prologue-frame.c	/^int bar()$/;"	f
bar	gdb/testsuite/gdb.base/advance.c	/^int bar (int y)$/;"	f
bar	gdb/testsuite/gdb.base/bar.c	/^int bar (int x)$/;"	f
bar	gdb/testsuite/gdb.base/break-always.c	/^int bar ()$/;"	f
bar	gdb/testsuite/gdb.base/break-idempotent.c	/^bar (int i)$/;"	f
bar	gdb/testsuite/gdb.base/break-unload-file.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/cond-eval-mode.c	/^bar (int i)$/;"	f
bar	gdb/testsuite/gdb.base/condbreak-call-false.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/dprintf.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/expand-psymtabs.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/func-ptr.c	/^bar ()$/;"	f
bar	gdb/testsuite/gdb.base/gcore-relro-pie.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/gdb1821.c	/^struct foo { double x__0, y__0, z__1; } bar;$/;"	v	typeref:struct:foo
bar	gdb/testsuite/gdb.base/info-shared-solib2.c	/^bar (int n)$/;"	f
bar	gdb/testsuite/gdb.base/list1.c	/^void bar (int x)$/;"	f
bar	gdb/testsuite/gdb.base/reread1.c	/^void bar()$/;"	f
bar	gdb/testsuite/gdb.base/scope1.c	/^void bar ()$/;"	f
bar	gdb/testsuite/gdb.base/skip1.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/solib-display-main.c	/^int bar ()$/;"	f
bar	gdb/testsuite/gdb.base/solib-vanish-lib2.c	/^bar (int y)$/;"	f
bar	gdb/testsuite/gdb.base/start.c	/^void bar()$/;"	f
bar	gdb/testsuite/gdb.base/sym-file-lib.c	/^bar ()$/;"	f
bar	gdb/testsuite/gdb.base/vla-datatypes.c	/^typedef struct bar$/;"	s	file:
bar	gdb/testsuite/gdb.base/vla-ptr.c	/^bar (int *vla_ptr)$/;"	f
bar	gdb/testsuite/gdb.base/weaklib1.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.base/weaklib2.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.btrace/exception.cc	/^bar (void)$/;"	f	file:
bar	gdb/testsuite/gdb.btrace/i686-tailcall-only.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.btrace/i686-tailcall.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.btrace/tailcall-only.c	/^bar (void)$/;"	f	file:
bar	gdb/testsuite/gdb.btrace/tailcall.c	/^bar (void)$/;"	f	file:
bar	gdb/testsuite/gdb.btrace/unknown_functions.c	/^bar (void)$/;"	f	file:
bar	gdb/testsuite/gdb.btrace/x86_64-tailcall-only.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.btrace/x86_64-tailcall.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.cp/breakpoint.cc	/^  void bar ()$/;"	f	class:C1
bar	gdb/testsuite/gdb.cp/classes.cc	/^int const_vol_method_class::bar (int & ir) volatile$/;"	f	class:const_vol_method_class
bar	gdb/testsuite/gdb.cp/cplabel.cc	/^  static int bar (void)$/;"	f	class:foo
bar	gdb/testsuite/gdb.cp/exception.cc	/^int bar (int k, unsigned long eharg, int flag)$/;"	f
bar	gdb/testsuite/gdb.cp/fpointer.cc	/^int bar(){$/;"	f
bar	gdb/testsuite/gdb.cp/fpointer.cc	/^int bar(char){$/;"	f
bar	gdb/testsuite/gdb.cp/fpointer.cc	/^int bar(int){$/;"	f
bar	gdb/testsuite/gdb.cp/koenig.cc	/^    int bar(int){$/;"	f	namespace:M::N
bar	gdb/testsuite/gdb.cp/koenig.cc	/^  int bar(O, int){$/;"	f	namespace:K
bar	gdb/testsuite/gdb.cp/koenig.cc	/^  int bar(char){$/;"	f	namespace:M
bar	gdb/testsuite/gdb.cp/koenig.cc	/^int bar(K::O, int){$/;"	f
bar	gdb/testsuite/gdb.cp/member-ptr.cc	/^int A::bar (int dummy)$/;"	f	class:A
bar	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^	class bar { };$/;"	c	namespace:a::b::c::d	file:
bar	gdb/testsuite/gdb.cp/method.cc	/^int A::bar (int arg) const$/;"	f	class:A
bar	gdb/testsuite/gdb.cp/misc.cc	/^int const_vol_method_class::bar (int & ir) volatile$/;"	f	class:const_vol_method_class
bar	gdb/testsuite/gdb.cp/overload.cc	/^int bar (A) { return 11; }$/;"	f
bar	gdb/testsuite/gdb.cp/overload.cc	/^int bar (B) { return 22; }$/;"	f
bar	gdb/testsuite/gdb.cp/pr9594.cc	/^int bar;$/;"	m	namespace:Test_NS	file:
bar	gdb/testsuite/gdb.cp/pr9631.cc	/^class bar : public foo::vbase, public virtual empty_base$/;"	c	file:
bar	gdb/testsuite/gdb.cp/templates.cc	/^template<class T, int sz> T Bar<T, sz>::bar (int i, T tt)$/;"	f	class:Bar
bar	gdb/testsuite/gdb.dwarf2/clztest.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.dwarf2/clztest.c	/^bar (long x)$/;"	f
bar	gdb/testsuite/gdb.dwarf2/dw4-sig-types-b.cc	/^bar ()$/;"	f	file:
bar	gdb/testsuite/gdb.dwarf2/fission-mix2.c	/^struct s bar;$/;"	v	typeref:struct:s
bar	gdb/testsuite/gdb.dwarf2/implptr.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.dwarf2/implptr.c	/^bar (int i) $/;"	f
bar	gdb/testsuite/gdb.dwarf2/pieces.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.dwarf2/pieces.c	/^bar (int x)$/;"	f
bar	gdb/testsuite/gdb.fortran/derived-type.f90	/^  type bar$/;"	t	program:main
bar	gdb/testsuite/gdb.fortran/vla-sub.f90	/^subroutine bar /;"	s
bar	gdb/testsuite/gdb.mi/mi-dprintf.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^bar (void)$/;"	f
bar	gdb/testsuite/gdb.mi/mi-var-child.c	/^  bar = 1,$/;"	e	enum:foo	file:
bar	gdb/testsuite/gdb.mi/var-cmd.c	/^  bar = 1,$/;"	e	enum:foo	file:
bar	gdb/testsuite/gdb.multi/hello.c	/^bar()$/;"	f
bar	gdb/testsuite/gdb.opt/inline-markers.c	/^void bar(void)$/;"	f
bar	gdb/testsuite/gdb.python/py-linetable.S	/^bar:$/;"	l
bar	gdb/testsuite/gdb.python/py-linetable.c	/^bar (int a, int b)$/;"	f
bar	gdb/testsuite/gdb.reverse/break-reverse.c	/^int bar ()$/;"	f
bar	gdb/testsuite/gdb.trace/entry-values.c	/^bar (int i)$/;"	f
bar	gdb/testsuite/gdb.trace/trace-unavailable.c	/^bar (int j, char *s)$/;"	f	file:
bar	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^bar (struct t x, struct t y, struct t z)$/;"	f
bar	sim/testsuite/d10v-elf/t-ld-st.s	/^bar:	.short 0xf000$/;"	l
bar	sim/testsuite/sim/bfin/pr.s	/^bar:$/;"	l
bar	sim/testsuite/sim/bfin/stk2.s	/^bar:$/;"	l
bar	sim/testsuite/sim/bfin/stk3.s	/^bar:$/;"	l
bar	sim/testsuite/sim/bfin/stk4.s	/^bar:$/;"	l
bar1	gdb/testsuite/gdb.base/pr10179-a.c	/^bar1()$/;"	f
bar1	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^  int bar1;$/;"	m	struct:foo	file:
bar2	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^  long bar2;$/;"	m	struct:foo	file:
bar_1	gdb/testsuite/gdb.btrace/i686-tailcall-only.S	/^bar_1:$/;"	l
bar_1	gdb/testsuite/gdb.btrace/tailcall-only.c	/^bar_1 (void)$/;"	f	file:
bar_1	gdb/testsuite/gdb.btrace/x86_64-tailcall-only.S	/^bar_1:$/;"	l
bar_type	gdb/testsuite/gdb.dwarf2/dw4-sig-types.h	/^struct bar_type$/;"	s	namespace:myns
barrel_shift_inst	opcodes/microblaze-opcm.h	/^  memory_store_inst, barrel_shift_inst, anyware_inst$/;"	e	enum:microblaze_instr_type
barrier	gdb/testsuite/gdb.btrace/multi-thread-step.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-mt.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.mi/mi-threads-interrupt.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.mi/user-selected-context-sync.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.multi/multi-arch-exec.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.python/py-record-btrace-threads.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.threads/break-while-running.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/continue-pending-status.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/kill.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/names.c	/^  pthread_barrier_t *barrier;$/;"	m	struct:thread_data	file:
barrier	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/no-unwaited-for-left.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^static pthread_barrier_t barrier;$/;"	v	file:
barrier	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/signal-delivered-right-thread.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/sigthread.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/step-over-lands-on-breakpoint.c	/^pthread_barrier_t barrier;$/;"	v
barrier	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^pthread_barrier_t barrier;$/;"	v
barrier	include/opcode/aarch64.h	/^      const struct aarch64_name_value_pair *barrier;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::aarch64_name_value_pair
barx	gdb/testsuite/gdb.base/bar.c	/^static int barx = 'b' + 'a' + 'r';$/;"	v	file:
base	bfd/dwarf2.c	/^  struct bfd_hash_table base;$/;"	m	struct:info_hash_table	typeref:struct:info_hash_table::bfd_hash_table	file:
base	bfd/elfxx-mips.c	/^  unsigned long extension, base;$/;"	m	struct:mips_mach_extension	file:
base	gdb/aarch64-tdep.c	/^  struct aarch64_insn_data base;$/;"	m	struct:aarch64_displaced_step_data	typeref:struct:aarch64_displaced_step_data::aarch64_insn_data	file:
base	gdb/amd64-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:amd64_frame_cache	file:
base	gdb/avr-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:avr_unwind_cache	file:
base	gdb/bfin-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:bfin_frame_cache	file:
base	gdb/compile/compile-internal.h	/^  struct compile_instance base;$/;"	m	struct:compile_c_instance	typeref:struct:compile_c_instance::compile_instance
base	gdb/cris-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:cris_unwind_cache	file:
base	gdb/ctf.c	/^  struct trace_file_writer base;$/;"	m	struct:ctf_trace_file_writer	typeref:struct:ctf_trace_file_writer::trace_file_writer	file:
base	gdb/frame.c	/^  const struct frame_base *base;$/;"	m	struct:frame_info	typeref:struct:frame_info::frame_base	file:
base	gdb/frv-tdep.c	/^    CORE_ADDR base;$/;"	m	struct:frv_unwind_cache	file:
base	gdb/ft32-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:ft32_frame_cache	file:
base	gdb/gdbserver/linux-aarch64-low.c	/^  struct aarch64_insn_data base;$/;"	m	struct:aarch64_insn_relocation_data	typeref:struct:aarch64_insn_relocation_data::aarch64_insn_data	file:
base	gdb/gdbserver/mem-break.c	/^  struct breakpoint base;$/;"	m	struct:gdb_breakpoint	typeref:struct:gdb_breakpoint::breakpoint	file:
base	gdb/gdbserver/mem-break.c	/^  struct breakpoint base;$/;"	m	struct:other_breakpoint	typeref:struct:other_breakpoint::breakpoint	file:
base	gdb/gdbserver/mem-break.c	/^  struct breakpoint base;$/;"	m	struct:single_step_breakpoint	typeref:struct:single_step_breakpoint::breakpoint	file:
base	gdb/gdbserver/server.c	/^  struct notif_event base;$/;"	m	struct:vstop_notif	typeref:struct:vstop_notif::notif_event	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action base;$/;"	m	struct:collect_memory_action	typeref:struct:collect_memory_action::tracepoint_action	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action base;$/;"	m	struct:collect_registers_action	typeref:struct:collect_registers_action::tracepoint_action	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action base;$/;"	m	struct:collect_static_trace_data_action	typeref:struct:collect_static_trace_data_action::tracepoint_action	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action base;$/;"	m	struct:eval_expr_action	typeref:struct:eval_expr_action::tracepoint_action	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_hit_ctx base;$/;"	m	struct:fast_tracepoint_ctx	typeref:struct:fast_tracepoint_ctx::tracepoint_hit_ctx	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_hit_ctx base;$/;"	m	struct:static_tracepoint_ctx	typeref:struct:static_tracepoint_ctx::tracepoint_hit_ctx	file:
base	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_hit_ctx base;$/;"	m	struct:trap_tracepoint_ctx	typeref:struct:trap_tracepoint_ctx::tracepoint_hit_ctx	file:
base	gdb/go32-nat.c	/^  unsigned long  base  __attribute__((packed));$/;"	m	struct:dtr_reg	file:
base	gdb/guile/scm-arch.c	/^  gdb_smob base;$/;"	m	struct:_arch_smob	file:
base	gdb/guile/scm-block.c	/^  eqable_gdb_smob base;$/;"	m	struct:_block_smob	file:
base	gdb/guile/scm-block.c	/^  gdb_smob base;$/;"	m	struct:__anon1884	file:
base	gdb/guile/scm-breakpoint.c	/^  gdb_smob base;$/;"	m	struct:gdbscm_breakpoint_object	file:
base	gdb/guile/scm-cmd.c	/^  gdb_smob base;$/;"	m	struct:_command_smob	file:
base	gdb/guile/scm-exception.c	/^  gdb_smob base;$/;"	m	struct:__anon1878	file:
base	gdb/guile/scm-frame.c	/^  eqable_gdb_smob base;$/;"	m	struct:_frame_smob	file:
base	gdb/guile/scm-iterator.c	/^  gdb_smob base;$/;"	m	struct:_iterator_smob	file:
base	gdb/guile/scm-lazy-string.c	/^  gdb_smob base;$/;"	m	struct:__anon1870	file:
base	gdb/guile/scm-objfile.c	/^  gdb_smob base;$/;"	m	struct:_objfile_smob	file:
base	gdb/guile/scm-param.c	/^  gdb_smob base;$/;"	m	struct:_param_smob	file:
base	gdb/guile/scm-pretty-print.c	/^  gdb_smob base;$/;"	m	struct:__anon1872	file:
base	gdb/guile/scm-pretty-print.c	/^  gdb_smob base;$/;"	m	struct:__anon1873	file:
base	gdb/guile/scm-progspace.c	/^  gdb_smob base;$/;"	m	struct:_pspace_smob	file:
base	gdb/guile/scm-symbol.c	/^  eqable_gdb_smob base;$/;"	m	struct:__anon1879	file:
base	gdb/guile/scm-symtab.c	/^  eqable_gdb_smob base;$/;"	m	struct:__anon1881	file:
base	gdb/guile/scm-symtab.c	/^  gdb_smob base;$/;"	m	struct:__anon1882	file:
base	gdb/guile/scm-type.c	/^  eqable_gdb_smob base;$/;"	m	struct:_type_smob	file:
base	gdb/guile/scm-type.c	/^  gdb_smob base;$/;"	m	struct:__anon1883	file:
base	gdb/guile/scm-value.c	/^  gdb_smob base;$/;"	m	struct:_value_smob	file:
base	gdb/h8300-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:h8300_frame_cache	file:
base	gdb/hppa-linux-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:hppa_linux_sigtramp_unwind_cache	file:
base	gdb/hppa-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:hppa_frame_cache	file:
base	gdb/hppa-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:hppa_stub_unwind_cache	file:
base	gdb/i386-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:i386_frame_cache	file:
base	gdb/ia64-libunwind-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:libunwind_frame_cache	file:
base	gdb/ia64-tdep.c	/^  CORE_ADDR base;       \/* frame pointer base for frame *\/$/;"	m	struct:ia64_frame_cache	file:
base	gdb/iq2000-tdep.c	/^  CORE_ADDR  base;$/;"	m	struct:iq2000_frame_cache	file:
base	gdb/jit.c	/^  CORE_ADDR base;$/;"	m	struct:target_buffer	file:
base	gdb/lm32-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:lm32_frame_cache	file:
base	gdb/m32r-linux-tdep.c	/^  CORE_ADDR base, pc;$/;"	m	struct:m32r_frame_cache	file:
base	gdb/m32r-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:m32r_unwind_cache	file:
base	gdb/m68hc11-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:m68hc11_unwind_cache	file:
base	gdb/m68k-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:m68k_frame_cache	file:
base	gdb/machoread.c	/^  struct bfd_hash_entry base;$/;"	m	struct:macho_sym_hash_entry	typeref:struct:macho_sym_hash_entry::bfd_hash_entry	file:
base	gdb/microblaze-tdep.h	/^  CORE_ADDR base;$/;"	m	struct:microblaze_frame_cache
base	gdb/mips-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:mips_frame_cache	file:
base	gdb/moxie-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:moxie_frame_cache	file:
base	gdb/moxie-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:moxie_unwind_cache	file:
base	gdb/nds32-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:nds32_frame_cache	file:
base	gdb/nios2-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:nios2_unwind_cache	file:
base	gdb/python/py-varobj.c	/^  struct varobj_iter base;$/;"	m	struct:py_varobj_iter	typeref:struct:py_varobj_iter::varobj_iter	file:
base	gdb/remote.c	/^  struct notif_event base;$/;"	m	struct:stop_reply	typeref:struct:stop_reply::notif_event	file:
base	gdb/rs6000-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:rs6000_frame_cache	file:
base	gdb/score-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:score_frame_cache	file:
base	gdb/ser-go32.c	/^    int base;$/;"	m	struct:dos_ttystate	file:
base	gdb/ser-mingw.c	/^  struct ser_console_state base;$/;"	m	struct:net_windows_state	typeref:struct:net_windows_state::ser_console_state	file:
base	gdb/sh-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:sh_frame_cache	file:
base	gdb/sparc-tdep.h	/^  CORE_ADDR base;$/;"	m	struct:sparc_frame_cache
base	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^  struct t_struct base;$/;"	m	struct:t_struct_wrapper	typeref:struct:t_struct_wrapper::t_struct	file:
base	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^  struct t_struct base;$/;"	m	union:t_struct_union_wrapper	typeref:struct:t_struct_union_wrapper::t_struct	file:
base	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base (int foo) : foo_ (foo) { } \/\/ base::base(int)$/;"	f	class:base
base	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base (void) : foo_ (42) { } \/\/ base::base(void)$/;"	f	class:base
base	gdb/testsuite/gdb.cp/cpexprs.cc	/^class base$/;"	c	file:
base	gdb/testsuite/gdb.cp/derivation.cc	/^  int base;$/;"	m	class:V_base	file:
base	gdb/testsuite/gdb.cp/gdb2384-base.cc	/^base::base (int _x)$/;"	f	class:base
base	gdb/testsuite/gdb.cp/gdb2384-base.h	/^class base$/;"	c
base	gdb/testsuite/gdb.cp/virtbase.cc	/^  RTTI_base base;$/;"	m	class:RTTI_data	file:
base	gdb/testsuite/gdb.guile/scm-value.c	/^Base *base = new Derived ();$/;"	v
base	gdb/testsuite/gdb.guile/types-module.cc	/^class base$/;"	c	file:
base	gdb/testsuite/gdb.python/py-value.c	/^Base *base = new Derived ();$/;"	v
base	gdb/tic6x-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:tic6x_unwind_cache	file:
base	gdb/tilegx-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:tilegx_frame_cache	file:
base	gdb/tracefile-tfile.c	/^  struct trace_file_writer base;$/;"	m	struct:tfile_trace_file_writer	typeref:struct:tfile_trace_file_writer::trace_file_writer	file:
base	gdb/v850-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:v850_frame_cache	file:
base	gdb/vax-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:vax_frame_cache	file:
base	gdb/xstormy16-tdep.c	/^  CORE_ADDR base;$/;"	m	struct:xstormy16_frame_cache	file:
base	gdb/xtensa-tdep.c	/^  CORE_ADDR base;	\/* Stack pointer of this frame.  *\/$/;"	m	struct:xtensa_frame_cache	file:
base	include/gcc-c-interface.h	/^  struct gcc_base_context base;$/;"	m	struct:gcc_c_context	typeref:struct:gcc_c_context::gcc_base_context
base	include/gcc-cp-interface.h	/^  struct gcc_base_context base;$/;"	m	struct:gcc_cp_context	typeref:struct:gcc_cp_context::gcc_base_context
base	include/opcode/cgen.h	/^  const CGEN_IBASE *base;$/;"	m	struct:cgen_insn
base	include/vms/dsc.h	/^  unsigned char base[4];$/;"	m	struct:vms_dsc_ubs
base	include/vms/esgps.h	/^  unsigned char base[4];$/;"	m	struct:vms_esgps
base	libiberty/testsuite/test-strtol.c	/^  int base;$/;"	m	struct:test_data_t	file:
base	opcodes/i386-dis.c	/^    int base;$/;"	m	struct:__anon57	file:
base	opcodes/z80-dis.c	/^  bfd_vma base;$/;"	m	struct:buffer	file:
base	sim/aarch64/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/aarch64/sim-main.h	/^  sim_state_base  base;$/;"	m	struct:sim_state
base	sim/arm/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/arm/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/avr/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/avr/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/bfin/devices.h	/^  bu32 base;$/;"	m	struct:dv_bfin
base	sim/bfin/dv-bfin_cec.c	/^  bu32 base;$/;"	m	struct:bfin_cec	file:
base	sim/bfin/dv-bfin_ctimer.c	/^  bu32 base;$/;"	m	struct:bfin_ctimer	file:
base	sim/bfin/dv-bfin_dma.c	/^  bu32 base;$/;"	m	struct:bfin_dma	file:
base	sim/bfin/dv-bfin_dmac.c	/^  bu32 base;$/;"	m	struct:bfin_dmac	file:
base	sim/bfin/dv-bfin_ebiu_amc.c	/^  bu32 base;$/;"	m	struct:bfin_ebiu_amc	file:
base	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 base, reg_size, bank_size;$/;"	m	struct:bfin_ebiu_ddrc	file:
base	sim/bfin/dv-bfin_ebiu_sdc.c	/^  bu32 base;$/;"	m	struct:bfin_ebiu_sdc	file:
base	sim/bfin/dv-bfin_emac.c	/^  bu32 base;$/;"	m	struct:bfin_emac	file:
base	sim/bfin/dv-bfin_eppi.c	/^  bu32 base;$/;"	m	struct:bfin_eppi	file:
base	sim/bfin/dv-bfin_evt.c	/^  bu32 base;$/;"	m	struct:bfin_evt	file:
base	sim/bfin/dv-bfin_gpio.c	/^  bu32 base;$/;"	m	struct:bfin_gpio	file:
base	sim/bfin/dv-bfin_gpio2.c	/^  bu32 base;$/;"	m	struct:bfin_gpio	file:
base	sim/bfin/dv-bfin_gptimer.c	/^  bu32 base;$/;"	m	struct:bfin_gptimer	file:
base	sim/bfin/dv-bfin_jtag.c	/^  bu32 base;$/;"	m	struct:bfin_jtag	file:
base	sim/bfin/dv-bfin_mmu.c	/^  bu32 base;$/;"	m	struct:bfin_mmu	file:
base	sim/bfin/dv-bfin_nfc.c	/^  bu32 base;$/;"	m	struct:bfin_nfc	file:
base	sim/bfin/dv-bfin_otp.c	/^  bu32 base;$/;"	m	struct:bfin_otp	file:
base	sim/bfin/dv-bfin_pfmon.c	/^  bu32 base;$/;"	m	struct:bfin_pfmon	file:
base	sim/bfin/dv-bfin_pint.c	/^  bu32 base;$/;"	m	struct:bfin_pint	file:
base	sim/bfin/dv-bfin_pll.c	/^  bu32 base;$/;"	m	struct:bfin_pll	file:
base	sim/bfin/dv-bfin_ppi.c	/^  bu32 base;$/;"	m	struct:bfin_ppi	file:
base	sim/bfin/dv-bfin_rtc.c	/^  bu32 base;$/;"	m	struct:bfin_rtc	file:
base	sim/bfin/dv-bfin_sic.c	/^  bu32 base;$/;"	m	struct:bfin_sic	file:
base	sim/bfin/dv-bfin_spi.c	/^  bu32 base;$/;"	m	struct:bfin_spi	file:
base	sim/bfin/dv-bfin_trace.c	/^  bu32 base;$/;"	m	struct:bfin_trace	file:
base	sim/bfin/dv-bfin_twi.c	/^  bu32 base;$/;"	m	struct:bfin_twi	file:
base	sim/bfin/dv-bfin_uart.c	/^  bu32 base;$/;"	m	struct:bfin_uart	file:
base	sim/bfin/dv-bfin_uart2.c	/^  bu32 base;$/;"	m	struct:bfin_uart	file:
base	sim/bfin/dv-bfin_wdog.c	/^  bu32 base;$/;"	m	struct:bfin_wdog	file:
base	sim/bfin/dv-bfin_wp.c	/^  bu32 base;$/;"	m	struct:bfin_wp	file:
base	sim/bfin/dv-eth_phy.c	/^  bu32 base;$/;"	m	struct:eth_phy	file:
base	sim/bfin/machs.c	/^  address_word base, len;$/;"	m	struct:bfin_dev_layout	file:
base	sim/bfin/machs.c	/^  address_word base;$/;"	m	struct:bfin_dmac_layout	file:
base	sim/bfin/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/bfin/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/common/sim-core.h	/^  unsigned_word base;$/;"	m	struct:_sim_core_mapping
base	sim/cr16/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/cr16/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/cris/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/cris/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/d10v/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/d10v/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/frv/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/frv/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/ft32/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/ft32/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/h8300/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/h8300/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/iq2000/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/iq2000/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/lm32/dv-lm32timer.c	/^  unsigned base;		\/* Base address of this timer.  *\/$/;"	m	struct:lm32timer	file:
base	sim/lm32/dv-lm32uart.c	/^  unsigned base;		\/* Base address of this UART.  *\/$/;"	m	struct:lm32uart	file:
base	sim/lm32/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/lm32/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/m32r/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/m32r/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/m68hc11/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/m68hc11/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/mcore/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/mcore/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/microblaze/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/microblaze/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/mips/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/mips/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/mn10300/dv-mn103cpu.c	/^  unsigned_word base;$/;"	m	struct:mn103cpu_block	file:
base	sim/mn10300/dv-mn103int.c	/^  unsigned_word base;$/;"	m	struct:mn103int_block	file:
base	sim/mn10300/dv-mn103iop.c	/^  unsigned_word base;$/;"	m	struct:mn103iop_block	file:
base	sim/mn10300/dv-mn103ser.c	/^  unsigned_word base;$/;"	m	struct:mn103ser_block	file:
base	sim/mn10300/dv-mn103tim.c	/^  unsigned32 base;$/;"	m	struct:_mn10300_timer_regs	file:
base	sim/mn10300/dv-mn103tim.c	/^  unsigned_word base;$/;"	m	struct:mn103tim_block	file:
base	sim/mn10300/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/mn10300/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/moxie/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/moxie/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/msp430/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/msp430/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/or1k/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/or1k/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/ppc/corefile.c	/^  unsigned_word base;$/;"	m	struct:_core_mapping	file:
base	sim/ppc/hw_eeprom.c	/^  unsigned32 base;$/;"	m	struct:_hw_eeprom_reg_spec	file:
base	sim/ppc/hw_memory.c	/^  unsigned_cell base;$/;"	m	struct:_memory_reg_spec	file:
base	sim/ppc/hw_nvram.c	/^  unsigned32 base;$/;"	m	struct:_hw_nvram_reg_spec	file:
base	sim/ppc/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/ppc/tree.c	/^  char *base;$/;"	m	struct:_name_specifier	file:
base	sim/sh/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/sh/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/sh64/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/sh64/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base	sim/testsuite/sim/bfin/a2.s	/^base:$/;"	l
base	sim/v850/sim-main.h	/^  sim_cpu_base base;$/;"	m	struct:_sim_cpu
base	sim/v850/sim-main.h	/^  sim_state_base base;$/;"	m	struct:sim_state
base0	gdb/go32-nat.c	/^  unsigned short base0;$/;"	m	struct:seg_descr	file:
base1	gdb/go32-nat.c	/^  unsigned char  base1;$/;"	m	struct:seg_descr	file:
base1	gdb/testsuite/gdb.cp/classes.cc	/^typedef Base1 base1;$/;"	t	file:
base1	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base1 (int a) : foo_(a) { } \/\/ base1::base1(int)$/;"	f	class:base1
base1	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base1 (void) : foo_ (21) { } \/\/ base1::base1(void)$/;"	f	class:base1
base1	gdb/testsuite/gdb.cp/cpexprs.cc	/^class base1 : public virtual base$/;"	c	file:
base2	gdb/go32-nat.c	/^  unsigned char  base2;$/;"	m	struct:seg_descr	file:
base2	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base2 () : foo_ (3) { } \/\/ base2::base2$/;"	f	class:base2
base2	gdb/testsuite/gdb.cp/cpexprs.cc	/^class base2 : public virtual base$/;"	c	file:
base_addr	bfd/vms-alpha.c	/^  bfd_vma base_addr;$/;"	m	struct:alpha_vms_link_hash_table	file:
base_addr	gdb/gdbserver/dll.h	/^  CORE_ADDR base_addr;$/;"	m	struct:dll_info
base_addr	include/coff/ecoff.h	/^  bfd_vma base_addr;$/;"	m	struct:ecoff_fdrtab_entry
base_addr	sim/ppc/hw_ide.c	/^  unsigned_word base_addr;$/;"	m	struct:_address_block	file:
base_address	bfd/dwarf2.c	/^  bfd_vma base_address;$/;"	m	struct:comp_unit	file:
base_address	gdb/dwarf2loc.h	/^  CORE_ADDR base_address;$/;"	m	struct:dwarf2_loclist_baton
base_address	gdb/dwarf2read.c	/^  CORE_ADDR base_address = 0;$/;"	m	struct:dwarf2_cu	file:
base_address	sim/m68hc11/dv-m68hc11eepr.c	/^  address_word  base_address; \/* control register base *\/$/;"	m	struct:m68hc11eepr	file:
base_address	sim/m68hc11/dv-nvram.c	/^  address_word    base_address; \/* Base address of ram.  *\/$/;"	m	struct:nvram	file:
base_address	sim/mips/dv-tx3904irc.c	/^  address_word base_address; \/* control register base *\/$/;"	m	struct:tx3904irc	file:
base_address	sim/mips/dv-tx3904sio.c	/^  address_word base_address; \/* control register base *\/$/;"	m	struct:tx3904sio	file:
base_address	sim/mips/dv-tx3904tmr.c	/^  address_word base_address; \/* control register base *\/$/;"	m	struct:tx3904tmr	file:
base_breakpoint_after_condition_true	gdb/breakpoint.c	/^base_breakpoint_after_condition_true (struct bpstats *bs)$/;"	f	file:
base_breakpoint_allocate_location	gdb/breakpoint.c	/^base_breakpoint_allocate_location (struct breakpoint *self)$/;"	f	file:
base_breakpoint_breakpoint_hit	gdb/breakpoint.c	/^base_breakpoint_breakpoint_hit (const struct bp_location *bl,$/;"	f	file:
base_breakpoint_check_status	gdb/breakpoint.c	/^base_breakpoint_check_status (bpstat bs)$/;"	f	file:
base_breakpoint_create_breakpoints_sal	gdb/breakpoint.c	/^base_breakpoint_create_breakpoints_sal (struct gdbarch *gdbarch,$/;"	f	file:
base_breakpoint_create_sals_from_location	gdb/breakpoint.c	/^base_breakpoint_create_sals_from_location$/;"	f	file:
base_breakpoint_decode_location	gdb/breakpoint.c	/^base_breakpoint_decode_location (struct breakpoint *b,$/;"	f	file:
base_breakpoint_explains_signal	gdb/breakpoint.c	/^base_breakpoint_explains_signal (struct breakpoint *b, enum gdb_signal sig)$/;"	f	file:
base_breakpoint_insert_location	gdb/breakpoint.c	/^base_breakpoint_insert_location (struct bp_location *bl)$/;"	f	file:
base_breakpoint_ops	gdb/breakpoint.c	/^struct breakpoint_ops base_breakpoint_ops =$/;"	v	typeref:struct:breakpoint_ops
base_breakpoint_print_it	gdb/breakpoint.c	/^base_breakpoint_print_it (bpstat bs)$/;"	f	file:
base_breakpoint_print_mention	gdb/breakpoint.c	/^base_breakpoint_print_mention (struct breakpoint *b)$/;"	f	file:
base_breakpoint_print_one_detail	gdb/breakpoint.c	/^base_breakpoint_print_one_detail (const struct breakpoint *self,$/;"	f	file:
base_breakpoint_print_recreate	gdb/breakpoint.c	/^base_breakpoint_print_recreate (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
base_breakpoint_re_set	gdb/breakpoint.c	/^base_breakpoint_re_set (struct breakpoint *b)$/;"	f	file:
base_breakpoint_remove_location	gdb/breakpoint.c	/^base_breakpoint_remove_location (struct bp_location *bl,$/;"	f	file:
base_breakpoint_resources_needed	gdb/breakpoint.c	/^base_breakpoint_resources_needed (const struct bp_location *bl)$/;"	f	file:
base_breakpoint_works_in_software_mode	gdb/breakpoint.c	/^base_breakpoint_works_in_software_mode (const struct breakpoint *b)$/;"	f	file:
base_cache	gdb/frame.c	/^  void *base_cache;$/;"	m	struct:frame_info	file:
base_context	gdb/gdbserver/win32-low.h	/^  CONTEXT base_context;$/;"	m	struct:win32_thread_info
base_count	sim/ppc/hw_opic.c	/^  unsigned base_count;$/;"	m	struct:_opic_timer	file:
base_cpu	gdb/ada-lang.h	/^  int base_cpu;$/;"	m	struct:ada_task_info
base_cpu	gdb/ada-tasks.c	/^  int base_cpu;$/;"	m	struct:atcb_fieldnos	file:
base_dist	zlib/trees.c	/^local int base_dist[D_CODES];$/;"	v
base_dist	zlib/trees.h	/^local const int base_dist[D_CODES] = {$/;"	v
base_file	include/bfdlink.h	/^  void *base_file;$/;"	m	struct:bfd_link_info
base_function_only	gdb/testsuite/gdb.cp/pr9594.cc	/^  int base_function_only () { return 2; }$/;"	f	class:Base
base_in_reference_test	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^int base_in_reference_test (S2& s2)$/;"	f
base_in_reference_test_main	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^void base_in_reference_test_main ()$/;"	f
base_insn_bitsize	include/opcode/cgen.h	/^  unsigned int base_insn_bitsize;$/;"	m	struct:__anon1384
base_insn_bitsize	include/opcode/cgen.h	/^  unsigned int base_insn_bitsize;$/;"	m	struct:cgen_cpu_desc
base_known	gdb/dwarf2read.c	/^  int base_known = 0;$/;"	m	struct:dwarf2_cu	file:
base_len	gdb/gnulib/import/basename-lgpl.c	/^base_len (char const *name)$/;"	f
base_len	gdb/riscv-tdep.h	/^      unsigned base_len : 2;$/;"	m	struct:gdbarch_tdep::__anon1849::__anon1850
base_length	zlib/trees.c	/^local int base_length[LENGTH_CODES];$/;"	v
base_length	zlib/trees.h	/^local const int base_length[LENGTH_CODES] = {$/;"	v
base_m	gdb/testsuite/gdb.cp/temargs.cc	/^  void base_m ()$/;"	f	struct:Base
base_member	gdb/testsuite/gdb.guile/types-module.cc	/^  int base_member;$/;"	m	class:base	file:
base_object_ctor	gdb/cp-abi.h	/^  base_object_ctor,$/;"	e	enum:ctor_kinds
base_object_dtor	gdb/cp-abi.h	/^  base_object_dtor$/;"	e	enum:dtor_kinds
base_of_hw	sim/common/hw-device.h	/^  struct hw_base_data *base_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_base_data
base_opcode	include/opcode/tic30.h	/^  unsigned int base_opcode; \/* base_opcode is the fundamental opcode byte *\/$/;"	m	struct:_template
base_opcode	include/opcode/tic30.h	/^  unsigned int base_opcode;$/;"	m	struct:__anon1285
base_opcode	opcodes/i386-opc.h	/^  unsigned int base_opcode;$/;"	m	struct:insn_template
base_p	gdb/amd64-tdep.c	/^  int base_p;$/;"	m	struct:amd64_frame_cache	file:
base_p	gdb/i386-tdep.c	/^  int base_p;$/;"	m	struct:i386_frame_cache	file:
base_p	gdb/rs6000-tdep.c	/^  int base_p;$/;"	m	struct:rs6000_frame_cache	file:
base_priority	sim/ppc/hw_opic.c	/^  unsigned base_priority;$/;"	m	struct:_opic_interrupt_destination	file:
base_ptid	gdb/ravenscar-thread.c	/^static ptid_t base_ptid;$/;"	v	file:
base_ref	gdb/testsuite/gdb.guile/scm-value.c	/^Base &base_ref = derived;$/;"	v
base_ref	gdb/testsuite/gdb.python/py-value.c	/^Base &base_ref = derived;$/;"	v
base_reg	sim/ppc/hw_ide.c	/^  int base_reg;$/;"	m	struct:_address_block	file:
base_regno	include/opcode/aarch64.h	/^	  unsigned base_regno;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299
base_types_equal_p	gdb/dwarf2expr.c	/^base_types_equal_p (struct type *t1, struct type *t2)$/;"	f	file:
base_va	include/vms/eiaf.h	/^  unsigned char base_va[4];$/;"	m	struct:vms_eiaf
base_value	include/opcode/cgen.h	/^  CGEN_INSN_INT base_value;$/;"	m	struct:__anon1397
baseclass_offset	gdb/cp-abi.c	/^baseclass_offset (struct type *type, int index, const gdb_byte *valaddr,$/;"	f
baseclass_offset	gdb/cp-abi.h	/^  int (*baseclass_offset) (struct type *type, int index,$/;"	m	struct:cp_abi_ops
baseclasses	gdb/dwarf2read.c	/^    std::vector<struct nextfield> baseclasses;$/;"	m	struct:field_info	typeref:struct:field_info::nextfield	file:
baseindex	opcodes/i386-opc.h	/^      unsigned int baseindex:1;$/;"	m	struct:i386_operand_type::__anon69
basename	include/libiberty.h	117;"	d
basename	libiberty/basename.c	/^basename (const char *name)$/;"	f
basenames_may_differ	gdb/symtab.c	/^int basenames_may_differ = 0;$/;"	v
basereg	gdb/gdbserver/tracepoint.c	/^  int32_t basereg;$/;"	m	struct:collect_memory_action	file:
basereg	gdb/nios2-tdep.c	/^  int basereg;$/;"	m	struct:reg_saved	file:
basestring	gdb/python/lib/gdb/FrameDecorator.py	/^    basestring = str$/;"	v
basestring	gdb/python/lib/gdb/printer/bound_registers.py	/^    basestring = str$/;"	v
basestring	gdb/python/lib/gdb/printing.py	/^    basestring = str$/;"	v
basestring	gdb/python/lib/gdb/xmethod.py	/^    basestring = str$/;"	v
baseva	include/vms/eicp.h	/^  unsigned char baseva[8];$/;"	m	struct:vms_eicp
baseva	include/vms/shl.h	/^  unsigned char baseva[4];$/;"	m	struct:vms_shl
basic_cycle_count	sim/cris/cris-sim.h	/^  unsigned64 basic_cycle_count;$/;"	m	struct:__anon737
basic_lookup_symbol_nonlocal	gdb/symtab.c	/^basic_lookup_symbol_nonlocal (const struct language_defn *langdef,$/;"	f
basic_lookup_transparent_type	gdb/symtab.c	/^basic_lookup_transparent_type (const char *name)$/;"	f
basic_lookup_transparent_type_1	gdb/symtab.c	/^basic_lookup_transparent_type_1 (struct objfile *objfile, int block_index,$/;"	f	file:
basic_lookup_transparent_type_quick	gdb/symtab.c	/^basic_lookup_transparent_type_quick (struct objfile *objfile, int block_index,$/;"	f	file:
basic_ostream	gdb/testsuite/gdb.perf/gm-std.h	/^  class basic_ostream$/;"	c	namespace:gm_std
basic_quote_characters	gdb/completer.c	/^  const char *basic_quote_characters;$/;"	m	struct:gdb_rl_completion_word_info	file:
basic_reg_name	opcodes/mmix-dis.c	/^   char basic_reg_name[256][sizeof ("$255")];$/;"	m	struct:mmix_dis_info	file:
basic_string	gdb/testsuite/gdb.python/py-typeprint.cc	/^class basic_string$/;"	c	file:
basic_string_view	gdb/unittests/basic_string_view/requirements/explicit_instantiation/1.cc	/^template class std::basic_string_view<int, std::char_traits<int>>;$/;"	m	class:std	typeref:class:std::	file:
basic_string_view	gdb/unittests/basic_string_view/requirements/explicit_instantiation/char/1.cc	/^template class std::basic_string_view<char>;$/;"	m	class:std	typeref:class:std::	file:
basic_string_view	gdb/unittests/basic_string_view/requirements/explicit_instantiation/char16_t/1.cc	/^template class std::basic_string_view<char16_t>;$/;"	m	class:std	typeref:class:std::	file:
basic_string_view	gdb/unittests/basic_string_view/requirements/explicit_instantiation/char32_t/1.cc	/^template class std::basic_string_view<char32_t>;$/;"	m	class:std	typeref:class:std::	file:
basic_string_view	gdb/unittests/basic_string_view/requirements/explicit_instantiation/wchar_t/1.cc	/^template class std::basic_string_view<wchar_t>;$/;"	m	class:std	typeref:class:std::	file:
basic_type	gdb/mdebugread.c	/^basic_type (int bt, struct objfile *objfile)$/;"	f	file:
basic_type_complaint	gdb/mdebugread.c	/^basic_type_complaint (int arg1, const char *arg2)$/;"	f	file:
basic_type_data	gdb/mdebugread.c	/^static const struct objfile_data *basic_type_data;$/;"	v	typeref:struct:objfile_data	file:
bat	sim/ppc/vm.c	/^  om_bat bat[nr_om_bat_registers];$/;"	m	struct:_om_bats	file:
bat_registers	sim/ppc/vm.c	/^  om_bats *bat_registers;$/;"	m	struct:_om_map	file:
batch	sim/erc32/func.c	/^batch(sregs, fname)$/;"	f	file:
batch_flag	gdb/main.c	/^int batch_flag = 0;$/;"	v
batch_silent	gdb/main.c	/^int batch_silent = 0;$/;"	v
baton	gdb/gdbtypes.h	/^  void *baton;$/;"	m	union:dynamic_prop_data
baton	gdb/target.h	/^  void *baton;$/;"	m	struct:memory_write_request
baton	gdb/user-regs.c	/^  const void *baton;$/;"	m	struct:user_reg	file:
baud_cycle	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned long baud_cycle;$/;"	m	struct:m68hc11sio	file:
baud_desc	sim/m68hc11/dv-m68hc11sio.c	/^io_reg_desc baud_desc[] = {$/;"	v
baud_rate	gdb/serial.c	/^int baud_rate = -1;$/;"	v
baudrate	gdb/ser-go32.c	/^    int baudrate;$/;"	m	struct:dos_ttystate	file:
baudtab	gdb/ser-unix.c	/^baudtab[] =$/;"	v	typeref:struct:__anon1634	file:
baz	gdb/testsuite/gdb.base/async.c	/^baz (void)$/;"	f
baz	gdb/testsuite/gdb.base/baz.c	/^int baz (int x)$/;"	f
baz	gdb/testsuite/gdb.base/skip1.c	/^baz (int a)$/;"	f
baz	gdb/testsuite/gdb.base/sym-file-lib.c	/^baz (int a)$/;"	f
baz	gdb/testsuite/gdb.cp/classes.cc	/^int const_vol_method_class::baz (int & ir) const volatile$/;"	f	class:const_vol_method_class
baz	gdb/testsuite/gdb.cp/cplabel.cc	/^  int baz (int a)$/;"	f	class:foo
baz	gdb/testsuite/gdb.cp/member-ptr.cc	/^int A::baz (int dummy)$/;"	f	class:A
baz	gdb/testsuite/gdb.cp/method.cc	/^int A::baz (int arg, char c) volatile$/;"	f	class:A
baz	gdb/testsuite/gdb.cp/misc.cc	/^int const_vol_method_class::baz (int & ir) const volatile$/;"	f	class:const_vol_method_class
baz	gdb/testsuite/gdb.cp/templates.cc	/^template<class T, char sz> T Baz<T, sz>::baz (int i, T tt)$/;"	f	class:Baz
baz	gdb/testsuite/gdb.dwarf2/pr13961.S	/^baz:$/;"	l
baz	gdb/testsuite/gdb.mi/mi-var-child.c	/^  baz$/;"	e	enum:foo	file:
baz	gdb/testsuite/gdb.mi/var-cmd.c	/^  baz$/;"	e	enum:foo	file:
bazx	gdb/testsuite/gdb.base/baz.c	/^static int bazx = 'b' + 'a' + 'z';$/;"	v	file:
bb	gdb/testsuite/gdb.cp/derivation.cc	/^    A::value_type bb;$/;"	m	class:B	file:
bb	gdb/testsuite/gdb.cp/var-tag.cc	/^union UU {int aa; char bb;} uu;$/;"	m	union:UU	file:
bb	sim/testsuite/sim/bfin/a4.s	/^bb:$/;"	l
bb0	gdb/testsuite/gdb.python/lib-types.cc	/^			int bb0;$/;"	m	union:A::__anon1943::__anon1944	file:
bb1	gdb/testsuite/gdb.python/lib-types.cc	/^			int bb1;$/;"	m	union:A::__anon1943::__anon1944	file:
bb_cond_64_names	opcodes/hppa-dis.c	/^static const char *const bb_cond_64_names[] =$/;"	v	file:
bb_modes	opcodes/s12z-dis.c	/^static const struct opr_bb bb_modes[] =$/;"	v	typeref:struct:opr_bb	file:
bb_tests	gdb/testsuite/gdb.disasm/hppa.s	/^bb_tests$/;"	l
bbb	gdb/testsuite/gdb.python/py-recurse-unwind.c	/^bbb (int arg)$/;"	f
bbb0	gdb/testsuite/gdb.python/lib-types.cc	/^				int bbb0;$/;"	m	union:A::__anon1943::__anon1944::__anon1945	file:
bbb1	gdb/testsuite/gdb.python/lib-types.cc	/^				int bbb1;$/;"	m	union:A::__anon1943::__anon1944::__anon1945	file:
bbit0_d_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_nt_b_c_s9_end:$/;"	l
bbit0_d_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_nt_b_c_s9_start:$/;"	l
bbit0_d_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_nt_b_u6_s9_end:$/;"	l
bbit0_d_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_nt_b_u6_s9_start:$/;"	l
bbit0_d_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_t_b_c_s9_end:$/;"	l
bbit0_d_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_t_b_c_s9_start:$/;"	l
bbit0_d_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_t_b_u6_s9_end:$/;"	l
bbit0_d_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_d_t_b_u6_s9_start:$/;"	l
bbit0_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_c_s9_end:$/;"	l
bbit0_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_c_s9_start:$/;"	l
bbit0_nt_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_limm_s9_end:$/;"	l
bbit0_nt_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_limm_s9_start:$/;"	l
bbit0_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_u6_s9_end:$/;"	l
bbit0_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_b_u6_s9_start:$/;"	l
bbit0_nt_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_limm_c_s9_end:$/;"	l
bbit0_nt_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_limm_c_s9_start:$/;"	l
bbit0_nt_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_limm_u6_s9_end:$/;"	l
bbit0_nt_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_nt_limm_u6_s9_start:$/;"	l
bbit0_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_c_s9_end:$/;"	l
bbit0_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_c_s9_start:$/;"	l
bbit0_t_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_limm_s9_end:$/;"	l
bbit0_t_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_limm_s9_start:$/;"	l
bbit0_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_u6_s9_end:$/;"	l
bbit0_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_b_u6_s9_start:$/;"	l
bbit0_t_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_limm_c_s9_end:$/;"	l
bbit0_t_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_limm_c_s9_start:$/;"	l
bbit0_t_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_limm_u6_s9_end:$/;"	l
bbit0_t_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit0_t_limm_u6_s9_start:$/;"	l
bbit1_d_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_nt_b_c_s9_end:$/;"	l
bbit1_d_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_nt_b_c_s9_start:$/;"	l
bbit1_d_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_nt_b_u6_s9_end:$/;"	l
bbit1_d_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_nt_b_u6_s9_start:$/;"	l
bbit1_d_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_t_b_c_s9_end:$/;"	l
bbit1_d_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_t_b_c_s9_start:$/;"	l
bbit1_d_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_t_b_u6_s9_end:$/;"	l
bbit1_d_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_d_t_b_u6_s9_start:$/;"	l
bbit1_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_c_s9_end:$/;"	l
bbit1_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_c_s9_start:$/;"	l
bbit1_nt_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_limm_s9_end:$/;"	l
bbit1_nt_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_limm_s9_start:$/;"	l
bbit1_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_u6_s9_end:$/;"	l
bbit1_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_b_u6_s9_start:$/;"	l
bbit1_nt_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_limm_c_s9_end:$/;"	l
bbit1_nt_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_limm_c_s9_start:$/;"	l
bbit1_nt_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_limm_u6_s9_end:$/;"	l
bbit1_nt_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_nt_limm_u6_s9_start:$/;"	l
bbit1_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_c_s9_end:$/;"	l
bbit1_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_c_s9_start:$/;"	l
bbit1_t_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_limm_s9_end:$/;"	l
bbit1_t_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_limm_s9_start:$/;"	l
bbit1_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_u6_s9_end:$/;"	l
bbit1_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_b_u6_s9_start:$/;"	l
bbit1_t_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_limm_c_s9_end:$/;"	l
bbit1_t_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_limm_c_s9_start:$/;"	l
bbit1_t_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_limm_u6_s9_end:$/;"	l
bbit1_t_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bbit1_t_limm_u6_s9_start:$/;"	l
bc	gdb/stubs/m32r-stub.c	/^  int bc:1;$/;"	m	struct:PSWreg	file:
bc	gdb/testsuite/gdb.guile/scm-cmd.c	/^  int bc;$/;"	m	struct:foo	file:
bc	gdb/testsuite/gdb.python/py-cmd.c	/^  int bc;$/;"	m	struct:foo	file:
bc_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bc_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
bcache	gdb/bcache.c	/^bcache (const void *addr, int length, struct bcache *cache)$/;"	f
bcache	gdb/bcache.c	/^struct bcache$/;"	s	file:
bcache	gdb/macrotab.c	/^  struct bcache *bcache;$/;"	m	struct:macro_table	typeref:struct:macro_table::bcache	file:
bcache	gdb/psymtab.c	/^  struct bcache *bcache;$/;"	m	struct:psymbol_bcache	typeref:struct:psymbol_bcache::bcache	file:
bcache_compare	gdb/bcache.c	/^bcache_compare (const void *addr1, const void *addr2, int length)$/;"	f	file:
bcache_full	gdb/bcache.c	/^bcache_full (const void *addr, int length, struct bcache *bcache, int *added)$/;"	f
bcache_memory_used	gdb/bcache.c	/^bcache_memory_used (struct bcache *bcache)$/;"	f
bcache_xfree	gdb/bcache.c	/^bcache_xfree (struct bcache *bcache)$/;"	f
bcache_xmalloc	gdb/bcache.c	/^bcache_xmalloc (unsigned long (*hash_function)(const void *, int length),$/;"	f
bcc	sim/aarch64/simulator.c	/^bcc (sim_cpu *cpu, int32_t offset, CondCode cc)$/;"	f	file:
bcc_d_s21_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bcc_d_s21_end:$/;"	l
bcc_d_s21_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bcc_d_s21_start:$/;"	l
bcc_s21_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bcc_s21_end:$/;"	l
bcc_s21_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bcc_s21_start:$/;"	l
bcd2int	sim/m32c/misc.c	/^bcd2int (int bcd, int w)$/;"	f
bcd2int	sim/rx/misc.c	/^bcd2int (int bcd, int w)$/;"	f
bcd_to_binary	sim/msp430/msp430-sim.c	/^bcd_to_binary (int v)$/;"	f	file:
bcdnum	libdecnumber/decNumberLocal.h	/^    } bcdnum;$/;"	t	typeref:struct:__anon81
bclass	include/vms/dsc.h	/^  unsigned char bclass;$/;"	m	struct:vms_dsc
bclass	include/vms/dsc.h	/^  unsigned char bclass;$/;"	m	struct:vms_dsc64
bclass	include/vms/dsc.h	/^  unsigned char bclass;$/;"	m	struct:vms_dsc_nca
bclass	include/vms/dsc.h	/^  unsigned char bclass;$/;"	m	struct:vms_dsc_ubs
bclose	bfd/libbfd.h	/^  int (*bclose) (struct bfd *abfd);$/;"	m	struct:bfd_iovec
bclose	zlib/examples/gzjoin.c	/^local void bclose(bin *in)$/;"	f
bclr_b_imm_disp12_reg	sim/testsuite/sim/sh/bclr.s	/^bclr_b_imm_disp12_reg:$/;"	l
bclr_eq_imm3_abs32	sim/testsuite/sim/h8300/bset.s	/^bclr_eq_imm3_abs32:$/;"	l
bclr_imm3_abs16	sim/testsuite/sim/h8300/bset.s	/^bclr_imm3_abs16:	$/;"	l
bclr_imm3_ind	sim/testsuite/sim/h8300/bset.s	/^bclr_imm3_ind:	$/;"	l
bclr_imm3_reg8	sim/testsuite/sim/h8300/bset.s	/^bclr_imm3_reg8:	$/;"	l
bclr_imm_reg	sim/testsuite/sim/sh/bclr.s	/^bclr_imm_reg:$/;"	l
bclr_ne_imm3_abs32	sim/testsuite/sim/h8300/bset.s	/^bclr_ne_imm3_abs32:$/;"	l
bclr_rs8_abs32	sim/testsuite/sim/h8300/bset.s	/^bclr_rs8_abs32:	$/;"	l
bclr_rs8_ind	sim/testsuite/sim/h8300/bset.s	/^bclr_rs8_ind:	$/;"	l
bclr_rs8_rd8	sim/testsuite/sim/h8300/bset.s	/^bclr_rs8_rd8:	$/;"	l
bcmp	libiberty/bcmp.c	/^bcmp (const void *s1, const void *s2, size_t count)$/;"	f
bcmp	readline/examples/rlfe/os.h	138;"	d
bcmp_translate	libiberty/regex.c	/^PREFIX(bcmp_translate) (const CHAR_T *s1, const CHAR_T *s2, register int len,$/;"	f	file:
bcopy	libiberty/bcopy.c	/^bcopy (const void *src, void *dest, size_t len)$/;"	f
bcopy	readline/examples/rlfe/os.h	148;"	d
bcopy	readline/examples/rlfe/os.h	151;"	d
bcopy	readline/examples/rlfe/os.h	154;"	d
bdap_prefix	gdb/cris-tdep.c	/^bdap_prefix (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
bdst	sim/testsuite/sim/sh/mov.s	/^bdst:	.long _bdst$/;"	l
be_le_arch	gdb/charset.c	/^static struct gdbarch *be_le_arch;$/;"	v	typeref:struct:gdbarch	file:
be_verbose	opcodes/epiphany-asm.c	830;"	d	file:
be_verbose	opcodes/fr30-asm.c	685;"	d	file:
be_verbose	opcodes/frv-asm.c	1638;"	d	file:
be_verbose	opcodes/ip2k-asm.c	886;"	d	file:
be_verbose	opcodes/iq2000-asm.c	834;"	d	file:
be_verbose	opcodes/lm32-asm.c	724;"	d	file:
be_verbose	opcodes/m32c-asm.c	1959;"	d	file:
be_verbose	opcodes/m32r-asm.c	703;"	d	file:
be_verbose	opcodes/mep-asm.c	1662;"	d	file:
be_verbose	opcodes/mt-asm.c	970;"	d	file:
be_verbose	opcodes/or1k-asm.c	878;"	d	file:
be_verbose	opcodes/xc16x-asm.c	751;"	d	file:
be_verbose	opcodes/xstormy16-asm.c	651;"	d	file:
bed	bfd/elflink.c	/^  const struct elf_backend_data *bed;$/;"	m	struct:collect_gnu_hash_codes	typeref:struct:collect_gnu_hash_codes::elf_backend_data	file:
beenhere	zlib/examples/enough.c	/^local int beenhere(int syms, int len, int left, int mem, int rem)$/;"	f
beep	gdb/completer.h	/^  mld_beep_ftype *beep;$/;"	m	struct:match_list_displayer
before	gdb/arm-tdep.h	/^      unsigned int before : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
before	gdb/testsuite/gdb.base/enum_cond.c	/^  unsigned char before;$/;"	m	struct:x	file:
before	sim/cris/cpuv10.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon772
before	sim/cris/cpuv32.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon730
before	sim/frv/cpu.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon222
before	sim/iq2000/cpu.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon605
before	sim/lm32/cpu.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon553
before	sim/m32r/cpu.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon377
before	sim/m32r/cpu2.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon278
before	sim/m32r/cpux.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon408
before	sim/or1k/cpu.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon99
before	sim/sh64/defs-compact.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon897
before	sim/sh64/defs-media.h	/^  } before;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon878
before_dot	libiberty/regex.c	/^  ,before_dot,	\/* Succeeds if before point.  *\/$/;"	e	enum:__anon1180	file:
before_insn	gdb/gdbserver/tracepoint.h	/^  before_insn,$/;"	m	class:fast_tpoint_collect_result
before_prompt	gdb/extension-priv.h	/^  enum ext_lang_rc (*before_prompt) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::before_prompt
before_prompt_hook	gdb/python/lib/gdb/command/prompt.py	/^    def before_prompt_hook(self, current):$/;"	m	class:_ExtendedPrompt
beg	zlib/contrib/inflate86/inffast.S	/^#define beg            40  \/* unsigned char* *\/$/;"	d
beg	zlib/contrib/masmx64/inffas8664.c	/^\/* 40   20 *\/ unsigned char FAR *beg;   \/*          inflate()'s init next_out *\/$/;"	m	struct:inffast_ar	file:
begalt_offset	libiberty/regex.c	/^  pattern_offset_t begalt_offset;$/;"	m	struct:__anon1185	file:
begbuf	libiberty/regex.c	/^  begbuf,$/;"	e	enum:__anon1180	file:
begin	gdb/btrace.h	/^  struct btrace_call_iterator begin;$/;"	m	struct:btrace_call_history	typeref:struct:btrace_call_history::btrace_call_iterator
begin	gdb/btrace.h	/^  struct btrace_insn_iterator begin;$/;"	m	struct:btrace_insn_history	typeref:struct:btrace_insn_history::btrace_insn_iterator
begin	gdb/btrace.h	/^  unsigned int begin;$/;"	m	struct:btrace_maint_packet_history
begin	gdb/common/btrace-common.h	/^  CORE_ADDR begin;$/;"	m	struct:btrace_block
begin	gdb/common/format.h	/^  iterator begin ()$/;"	f	class:format_pieces
begin	gdb/jit.c	/^  CORE_ADDR begin, end;$/;"	m	struct:gdb_block	file:
begin	gdb/objc-lang.c	/^  CORE_ADDR begin;$/;"	m	struct:objc_methcall	file:
begin	gdb/record-btrace.c	/^  int begin;$/;"	m	struct:btrace_line_range	file:
begin	gdb/target.h	/^  ULONGEST begin;$/;"	m	struct:memory_read_result
begin	gdb/target.h	/^  ULONGEST begin;$/;"	m	struct:memory_write_request
begin	gdb/testsuite/gdb.base/jithost.h	/^  const char *begin;$/;"	m	struct:jithost_abi
begin	gdb/testsuite/gdb.trace/actions.c	/^static void begin ()	\/* called before anything else *\/$/;"	f	file:
begin	gdb/testsuite/gdb.trace/circ.c	/^static void begin ()	\/* called before anything else *\/$/;"	f	file:
begin	gdb/testsuite/gdb.trace/collection.c	/^static void begin ()	\/* called before anything else *\/$/;"	f	file:
begin	gdb/testsuite/gdb.trace/ftrace.c	/^begin (void)$/;"	f	file:
begin	gdb/testsuite/gdb.trace/trace-condition.c	/^begin (void)$/;"	f	file:
begin	gdb/testsuite/gdb.trace/unavailable.cc	/^begin ()	\/* called before anything else *\/$/;"	f	file:
begin	gdb/ui-out.c	/^ui_out::begin (ui_out_type type, const char *id)$/;"	f	class:ui_out
begin	gdb/utils.h	/^  iterator begin ()$/;"	f	class:gdb_argv
begin	gdb/xcoffread.c	/^  int begin, end;$/;"	m	struct:_inclTable	file:
begin	sim/testsuite/common/alu-tst.c	/^  unsigned64 begin;$/;"	m	struct:__anon853	file:
begin	sim/testsuite/sim/bfin/c_br_preg_killed_ac.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_br_preg_stall_ac.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_kills_dhits.s	/^begin:$/;"	l
begin	sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s	/^begin:$/;"	l
begin_line	gdb/utils.c	/^begin_line (void)$/;"	f
begin_pos	zlib/contrib/minizip/zip.c	/^    ZPOS64_T begin_pos;            \/* position of the beginning of the zipfile *\/$/;"	m	struct:__anon992	file:
beginscope	include/hp-symtab.h	/^  dnttpointer beginscope;$/;"	m	struct:dntt_type_end
begline	libiberty/regex.c	/^  begline,$/;"	e	enum:__anon1180	file:
begluhrfa	include/vms/lbr.h	/^  unsigned char begluhrfa[6];$/;"	m	struct:vms_lhd
believe_pcc_promotion	gdb/gdbarch.c	/^  int believe_pcc_promotion;$/;"	m	struct:gdbarch	file:
bench_mode	sim/m68hc11/emulos.c	/^static int bench_mode = -1;$/;"	v	file:
bench_start	sim/m68hc11/emulos.c	/^static struct timeval bench_start;$/;"	v	typeref:struct:timeval	file:
bench_stop	sim/m68hc11/emulos.c	/^static struct timeval bench_stop;$/;"	v	typeref:struct:timeval	file:
benchmark_end_cycle	sim/rx/rx.c	/^static unsigned long long benchmark_end_cycle;$/;"	v	file:
benchmark_start_cycle	sim/rx/rx.c	/^static unsigned long long benchmark_start_cycle;$/;"	v	file:
beneath	gdb/target.c	/^target_ops::beneath () const$/;"	f	class:target_ops
beq	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
beq_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor beq_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
beq_s_s10_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    beq_s_s10_end:$/;"	l
beq_s_s10_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    beq_s_s10_start:$/;"	l
beqd	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
beqi	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
beqid	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
best_len	zlib/contrib/masmx86/match686.asm	/^    best_len        equ     dword ptr [esp+NbStack-36]$/;"	d
best_regend	libiberty/regex.c	/^static const char **best_regstart, **best_regend;$/;"	v	file:
best_regstart	libiberty/regex.c	/^static const char **best_regstart, **best_regend;$/;"	v	file:
bestlen	zlib/contrib/amd64/amd64-match.S	/^#define	bestlen		r11$/;"	d
bestlen	zlib/contrib/asm686/match.S	/^#define	bestlen			28	\/* size of best match so far	*\/$/;"	d
bestlen	zlib/contrib/masmx86/match686.asm	/^bestlen     equ  esp + 28   ; size of best match so far$/;"	d
bestlend	zlib/contrib/amd64/amd64-match.S	/^#define	bestlend	r11d$/;"	d
beta	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned beta    :1;$/;"	m	struct:bit_flags_combo_t	file:
beta	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned beta    :1;$/;"	m	struct:bit_flags_t	file:
beta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned beta    :1;$/;"	m	struct:bit_flags_combo_t	file:
beta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned beta    :1;$/;"	m	struct:bit_flags_t	file:
beta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char beta    :1;$/;"	m	struct:bit_flags_char_t	file:
beta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short beta    :1;$/;"	m	struct:bit_flags_short_t	file:
beta	gdb/testsuite/gdb.base/gdb1250.c	/^void beta ()$/;"	f
bf000_chipid	sim/bfin/machs.c	81;"	d	file:
bf000_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf000_dev[] = {};$/;"	v	typeref:struct:bfin_dev_layout	file:
bf000_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf000_dmac[] = {};$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf000_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf000_mem[] = {};$/;"	v	typeref:struct:bfin_memory_layout	file:
bf000_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf000_port[] = {};$/;"	v	typeref:struct:bfin_port_layout	file:
bf504_chipid	sim/bfin/machs.c	88;"	d	file:
bf504_dev	sim/bfin/machs.c	126;"	d	file:
bf504_dmac	sim/bfin/machs.c	132;"	d	file:
bf504_mem	sim/bfin/machs.c	102;"	d	file:
bf504_port	sim/bfin/machs.c	195;"	d	file:
bf506_chipid	sim/bfin/machs.c	89;"	d	file:
bf506_dev	sim/bfin/machs.c	127;"	d	file:
bf506_dmac	sim/bfin/machs.c	133;"	d	file:
bf506_mem	sim/bfin/machs.c	103;"	d	file:
bf506_port	sim/bfin/machs.c	196;"	d	file:
bf50x	sim/bfin/dv-bfin_ebiu_amc.c	/^    } bf50x;$/;"	m	union:bfin_ebiu_amc::__anon806	typeref:struct:bfin_ebiu_amc::__anon806::__anon807	file:
bf50x_chipid	sim/bfin/machs.c	87;"	d	file:
bf50x_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf50x_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf50x_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf50x_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf50x_ebiu_amc_io_read_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf50x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bf50x_ebiu_amc_io_write_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf50x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bf50x_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf50x_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf50x_mmr_names	sim/bfin/dv-bfin_ebiu_amc.c	/^static const char * const bf50x_mmr_names[] =$/;"	v	file:
bf50x_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf50x_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf50x_roms	sim/bfin/machs.c	/^static const struct bfrom bf50x_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf512_chipid	sim/bfin/machs.c	199;"	d	file:
bf512_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf512_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf512_dmac	sim/bfin/machs.c	276;"	d	file:
bf512_mem	sim/bfin/machs.c	218;"	d	file:
bf512_port	sim/bfin/machs.c	341;"	d	file:
bf514_chipid	sim/bfin/machs.c	200;"	d	file:
bf514_dev	sim/bfin/machs.c	247;"	d	file:
bf514_dmac	sim/bfin/machs.c	277;"	d	file:
bf514_mem	sim/bfin/machs.c	219;"	d	file:
bf514_port	sim/bfin/machs.c	342;"	d	file:
bf516_chipid	sim/bfin/machs.c	201;"	d	file:
bf516_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf516_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf516_dmac	sim/bfin/machs.c	278;"	d	file:
bf516_mem	sim/bfin/machs.c	220;"	d	file:
bf516_port	sim/bfin/machs.c	343;"	d	file:
bf518_chipid	sim/bfin/machs.c	202;"	d	file:
bf518_dev	sim/bfin/machs.c	275;"	d	file:
bf518_dmac	sim/bfin/machs.c	279;"	d	file:
bf518_mem	sim/bfin/machs.c	221;"	d	file:
bf518_port	sim/bfin/machs.c	344;"	d	file:
bf51x_chipid	sim/bfin/machs.c	198;"	d	file:
bf51x_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf51x_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf51x_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf51x_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf51x_roms	sim/bfin/machs.c	/^static const struct bfrom bf51x_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf522_chipid	sim/bfin/machs.c	346;"	d	file:
bf522_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf522_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf522_dmac	sim/bfin/machs.c	429;"	d	file:
bf522_mem	sim/bfin/machs.c	367;"	d	file:
bf522_port	sim/bfin/machs.c	494;"	d	file:
bf523_chipid	sim/bfin/machs.c	347;"	d	file:
bf523_dev	sim/bfin/machs.c	398;"	d	file:
bf523_dmac	sim/bfin/machs.c	430;"	d	file:
bf523_mem	sim/bfin/machs.c	368;"	d	file:
bf523_port	sim/bfin/machs.c	495;"	d	file:
bf524_chipid	sim/bfin/machs.c	348;"	d	file:
bf524_dev	sim/bfin/machs.c	399;"	d	file:
bf524_dmac	sim/bfin/machs.c	431;"	d	file:
bf524_mem	sim/bfin/machs.c	369;"	d	file:
bf524_port	sim/bfin/machs.c	496;"	d	file:
bf525_chipid	sim/bfin/machs.c	349;"	d	file:
bf525_dev	sim/bfin/machs.c	400;"	d	file:
bf525_dmac	sim/bfin/machs.c	432;"	d	file:
bf525_mem	sim/bfin/machs.c	370;"	d	file:
bf525_port	sim/bfin/machs.c	497;"	d	file:
bf526_chipid	sim/bfin/machs.c	350;"	d	file:
bf526_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf526_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf526_dmac	sim/bfin/machs.c	433;"	d	file:
bf526_mem	sim/bfin/machs.c	371;"	d	file:
bf526_port	sim/bfin/machs.c	498;"	d	file:
bf526_roms	sim/bfin/machs.c	/^static const struct bfrom bf526_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf527_chipid	sim/bfin/machs.c	351;"	d	file:
bf527_dev	sim/bfin/machs.c	428;"	d	file:
bf527_dmac	sim/bfin/machs.c	434;"	d	file:
bf527_mem	sim/bfin/machs.c	372;"	d	file:
bf527_port	sim/bfin/machs.c	499;"	d	file:
bf527_roms	sim/bfin/machs.c	/^static const struct bfrom bf527_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf52x	sim/bfin/dv-bfin_sic.c	/^    } bf52x;$/;"	m	union:bfin_sic::__anon823	typeref:struct:bfin_sic::__anon823::__anon824	file:
bf52x_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf52x_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf52x_mmr_names	sim/bfin/dv-bfin_sic.c	/^static const char * const bf52x_mmr_names[] =$/;"	v	file:
bf52x_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf52x_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf531_chipid	sim/bfin/machs.c	501;"	d	file:
bf531_dev	sim/bfin/machs.c	552;"	d	file:
bf531_dmac	sim/bfin/machs.c	558;"	d	file:
bf531_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf531_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf531_port	sim/bfin/machs.c	589;"	d	file:
bf532_chipid	sim/bfin/machs.c	502;"	d	file:
bf532_dev	sim/bfin/machs.c	553;"	d	file:
bf532_dmac	sim/bfin/machs.c	559;"	d	file:
bf532_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf532_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf532_port	sim/bfin/machs.c	590;"	d	file:
bf533_chipid	sim/bfin/machs.c	503;"	d	file:
bf533_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf533_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf533_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf533_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf533_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf533_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf533_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf533_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf533_roms	sim/bfin/machs.c	/^static const struct bfrom bf533_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf534_chipid	sim/bfin/machs.c	592;"	d	file:
bf534_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf534_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf534_dmac	sim/bfin/machs.c	708;"	d	file:
bf534_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf534_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf534_port	sim/bfin/machs.c	769;"	d	file:
bf536_chipid	sim/bfin/machs.c	593;"	d	file:
bf536_dev	sim/bfin/machs.c	707;"	d	file:
bf536_dmac	sim/bfin/machs.c	709;"	d	file:
bf536_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf536_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf536_port	sim/bfin/machs.c	770;"	d	file:
bf537	sim/bfin/dv-bfin_sic.c	/^    } bf537;$/;"	m	union:bfin_sic::__anon823	typeref:struct:bfin_sic::__anon823::__anon825	file:
bf537_chipid	sim/bfin/machs.c	594;"	d	file:
bf537_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf537_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf537_dmac	sim/bfin/machs.c	710;"	d	file:
bf537_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf537_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf537_mmr_names	sim/bfin/dv-bfin_sic.c	/^static const char * const bf537_mmr_names[] =$/;"	v	file:
bf537_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf537_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf537_roms	sim/bfin/machs.c	/^static const struct bfrom bf537_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf538_chipid	sim/bfin/machs.c	772;"	d	file:
bf538_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf538_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf538_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf538_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf538_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf538_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf538_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf538_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf538_roms	sim/bfin/machs.c	/^static const struct bfrom bf538_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf539_chipid	sim/bfin/machs.c	773;"	d	file:
bf539_dev	sim/bfin/machs.c	811;"	d	file:
bf539_dmac	sim/bfin/machs.c	817;"	d	file:
bf539_mem	sim/bfin/machs.c	790;"	d	file:
bf539_port	sim/bfin/machs.c	876;"	d	file:
bf53x	sim/bfin/dv-bfin_ebiu_amc.c	/^    } bf53x;$/;"	m	union:bfin_ebiu_amc::__anon806	typeref:struct:bfin_ebiu_amc::__anon806::__anon808	file:
bf53x_ebiu_amc_io_read_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf53x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bf53x_ebiu_amc_io_write_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf53x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bf53x_mmr_names	sim/bfin/dv-bfin_ebiu_amc.c	/^static const char * const bf53x_mmr_names[] =$/;"	v	file:
bf542_chipid	sim/bfin/machs.c	879;"	d	file:
bf542_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf542_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf542_dmac	sim/bfin/machs.c	1044;"	d	file:
bf542_mem	sim/bfin/machs.c	902;"	d	file:
bf542_port	sim/bfin/machs.c	1192;"	d	file:
bf544_chipid	sim/bfin/machs.c	880;"	d	file:
bf544_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf544_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf544_dmac	sim/bfin/machs.c	1045;"	d	file:
bf544_mem	sim/bfin/machs.c	903;"	d	file:
bf544_port	sim/bfin/machs.c	1193;"	d	file:
bf547_chipid	sim/bfin/machs.c	881;"	d	file:
bf547_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf547_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf547_dmac	sim/bfin/machs.c	1046;"	d	file:
bf547_mem	sim/bfin/machs.c	904;"	d	file:
bf547_port	sim/bfin/machs.c	1194;"	d	file:
bf548_chipid	sim/bfin/machs.c	882;"	d	file:
bf548_dev	sim/bfin/machs.c	1037;"	d	file:
bf548_dmac	sim/bfin/machs.c	1047;"	d	file:
bf548_mem	sim/bfin/machs.c	905;"	d	file:
bf548_port	sim/bfin/machs.c	1195;"	d	file:
bf549_chipid	sim/bfin/machs.c	883;"	d	file:
bf549_dev	sim/bfin/machs.c	1038;"	d	file:
bf549_dmac	sim/bfin/machs.c	1048;"	d	file:
bf549_mem	sim/bfin/machs.c	906;"	d	file:
bf549_port	sim/bfin/machs.c	1196;"	d	file:
bf54x	sim/bfin/dv-bfin_ebiu_amc.c	/^    } bf54x;$/;"	m	union:bfin_ebiu_amc::__anon806	typeref:struct:bfin_ebiu_amc::__anon806::__anon809	file:
bf54x	sim/bfin/dv-bfin_sic.c	/^    } bf54x;$/;"	m	union:bfin_sic::__anon823	typeref:struct:bfin_sic::__anon823::__anon826	file:
bf54x_chipid	sim/bfin/machs.c	878;"	d	file:
bf54x_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf54x_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf54x_ebiu_amc_io_read_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf54x_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bf54x_ebiu_amc_io_write_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bf54x_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bf54x_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf54x_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf54x_mmr_names	sim/bfin/dv-bfin_ebiu_amc.c	/^static const char * const bf54x_mmr_names[] =$/;"	v	file:
bf54x_mmr_names	sim/bfin/dv-bfin_sic.c	/^static const char * const bf54x_mmr_names[] =$/;"	v	file:
bf54x_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf54x_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf54x_roms	sim/bfin/machs.c	/^static const struct bfrom bf54x_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf561	sim/bfin/dv-bfin_sic.c	/^    } bf561;$/;"	m	union:bfin_sic::__anon823	typeref:struct:bfin_sic::__anon823::__anon827	file:
bf561_chipid	sim/bfin/machs.c	1199;"	d	file:
bf561_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf561_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf561_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf561_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf561_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf561_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf561_mmr_names	sim/bfin/dv-bfin_sic.c	/^static const char * const bf561_mmr_names[] =$/;"	v	file:
bf561_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf561_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf561_roms	sim/bfin/machs.c	/^static const struct bfrom bf561_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf592_chipid	sim/bfin/machs.c	1318;"	d	file:
bf592_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bf592_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bf592_dmac	sim/bfin/machs.c	/^static const struct bfin_dmac_layout bf592_dmac[] =$/;"	v	typeref:struct:bfin_dmac_layout	file:
bf592_mem	sim/bfin/machs.c	/^static const struct bfin_memory_layout bf592_mem[] =$/;"	v	typeref:struct:bfin_memory_layout	file:
bf592_port	sim/bfin/machs.c	/^static const struct bfin_port_layout bf592_port[] =$/;"	v	typeref:struct:bfin_port_layout	file:
bf59x_roms	sim/bfin/machs.c	/^static const struct bfrom bf59x_roms[] =$/;"	v	typeref:struct:bfrom	file:
bf_notfound_complaint	gdb/xcoffread.c	/^bf_notfound_complaint (void)$/;"	f	file:
bfcache	gdb/record-btrace.c	/^static htab_t bfcache;$/;"	v	file:
bfcache_eq	gdb/record-btrace.c	/^bfcache_eq (const void *arg1, const void *arg2)$/;"	f	file:
bfcache_hash	gdb/record-btrace.c	/^bfcache_hash (const void *arg)$/;"	f	file:
bfcache_new	gdb/record-btrace.c	/^bfcache_new (struct frame_info *frame)$/;"	f	file:
bfd	bfd/bfd-in.h	/^typedef struct bfd bfd;$/;"	t	typeref:struct:bfd
bfd	bfd/bfd-in2.h	/^struct bfd$/;"	s
bfd	bfd/bfd-in2.h	/^typedef struct bfd bfd;$/;"	t	typeref:struct:bfd
bfd	bfd/elf32-m68k.c	/^  const bfd *bfd;$/;"	m	struct:elf_m68k_bfd2got_entry	file:
bfd	bfd/elf32-m68k.c	/^  const bfd *bfd;$/;"	m	struct:elf_m68k_got_entry_key	file:
bfd	bfd/elfnn-loongarch.c	/^  bfd *bfd;$/;"	m	struct:__anon1118	file:
bfd	gdb/gdb_bfd.h	/^DECLARE_REGISTRY (bfd);$/;"	v
bfd2got	bfd/elf32-m68k.c	/^  htab_t bfd2got;$/;"	m	struct:elf_m68k_multi_got	file:
bfd_aarch64_arch	bfd/cpu-aarch64.c	/^const bfd_arch_info_type bfd_aarch64_arch =$/;"	v
bfd_aarch64_arch_ilp32	bfd/cpu-aarch64.c	/^static const bfd_arch_info_type bfd_aarch64_arch_ilp32 =$/;"	v	file:
bfd_abs_section_ptr	bfd/bfd-in2.h	1715;"	d
bfd_alloc	bfd/opncls.c	/^bfd_alloc (bfd *abfd, bfd_size_type size)$/;"	f
bfd_alloc2	bfd/opncls.c	/^bfd_alloc2 (bfd *abfd, bfd_size_type nmemb, bfd_size_type size)$/;"	f
bfd_alpha_arch	bfd/cpu-alpha.c	/^const bfd_arch_info_type bfd_alpha_arch =$/;"	v
bfd_alt_mach_code	bfd/bfd.c	/^bfd_alt_mach_code (bfd *abfd, int alternative)$/;"	f
bfd_am33_2_arch	bfd/cpu-m10300.c	/^const bfd_arch_info_type bfd_am33_2_arch =$/;"	v
bfd_am33_arch	bfd/cpu-m10300.c	/^const bfd_arch_info_type bfd_am33_arch =$/;"	v
bfd_applicable_file_flags	bfd/bfd-in.h	540;"	d
bfd_applicable_file_flags	bfd/bfd-in2.h	547;"	d
bfd_applicable_section_flags	bfd/bfd-in.h	541;"	d
bfd_applicable_section_flags	bfd/bfd-in2.h	548;"	d
bfd_ar_hdr_from_filesystem	bfd/archive.c	/^bfd_ar_hdr_from_filesystem (bfd *abfd, const char *filename, bfd *member)$/;"	f	file:
bfd_arc_arch	bfd/cpu-arc.c	/^const bfd_arch_info_type bfd_arc_arch =$/;"	v
bfd_arc_get_mach_from_attributes	bfd/elf32-arc.c	/^bfd_arc_get_mach_from_attributes (bfd * abfd)$/;"	f	file:
bfd_arch_aarch64	bfd/bfd-in2.h	/^  bfd_arch_aarch64,   \/* AArch64.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_alpha	bfd/bfd-in2.h	/^  bfd_arch_alpha,     \/* Dec Alpha.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_arc	bfd/bfd-in2.h	/^  bfd_arch_arc,       \/* ARC Cores.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_arm	bfd/bfd-in2.h	/^  bfd_arch_arm,       \/* Advanced Risc Machines ARM.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_avr	bfd/bfd-in2.h	/^  bfd_arch_avr,       \/* Atmel AVR microcontrollers.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_bfin	bfd/bfd-in2.h	/^  bfd_arch_bfin,      \/* ADI Blackfin.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_bits_per_address	bfd/archures.c	/^bfd_arch_bits_per_address (bfd *abfd)$/;"	f
bfd_arch_bits_per_byte	bfd/archures.c	/^bfd_arch_bits_per_byte (bfd *abfd)$/;"	f
bfd_arch_convex	bfd/bfd-in2.h	/^  bfd_arch_convex,    \/* Convex.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_cr16	bfd/bfd-in2.h	/^  bfd_arch_cr16,      \/* National Semiconductor CompactRISC (ie CR16).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_cr16c	bfd/bfd-in2.h	/^  bfd_arch_cr16c,     \/* National Semiconductor CompactRISC.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_cris	bfd/bfd-in2.h	/^  bfd_arch_cris,      \/* Axis CRIS.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_crx	bfd/bfd-in2.h	/^  bfd_arch_crx,       \/*  National Semiconductor CRX.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_d10v	bfd/bfd-in2.h	/^  bfd_arch_d10v,      \/* Mitsubishi D10V.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_d30v	bfd/bfd-in2.h	/^  bfd_arch_d30v,      \/* Mitsubishi D30V.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_default_fill	bfd/archures.c	/^bfd_arch_default_fill (bfd_size_type count,$/;"	f
bfd_arch_dlx	bfd/bfd-in2.h	/^  bfd_arch_dlx,       \/* DLX.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_epiphany	bfd/bfd-in2.h	/^  bfd_arch_epiphany,  \/* Adapteva EPIPHANY.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_fr30	bfd/bfd-in2.h	/^  bfd_arch_fr30,$/;"	e	enum:bfd_architecture
bfd_arch_frv	bfd/bfd-in2.h	/^  bfd_arch_frv,$/;"	e	enum:bfd_architecture
bfd_arch_ft32	bfd/bfd-in2.h	/^  bfd_arch_ft32,      \/* The ft32 processor.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_get_compatible	bfd/archures.c	/^bfd_arch_get_compatible (const bfd *abfd,$/;"	f
bfd_arch_h8300	bfd/bfd-in2.h	/^  bfd_arch_h8300,     \/* Renesas H8\/300 (formerly Hitachi H8\/300).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_hppa	bfd/bfd-in2.h	/^  bfd_arch_hppa,      \/* HP PA RISC.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_i386	bfd/bfd-in2.h	/^  bfd_arch_i386,      \/* Intel 386.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_i386_fill	bfd/cpu-i386.c	/^bfd_arch_i386_fill (bfd_size_type count, bfd_boolean code,$/;"	f	file:
bfd_arch_i386_long_nop_fill	bfd/cpu-i386.c	/^bfd_arch_i386_long_nop_fill (bfd_size_type count,$/;"	f	file:
bfd_arch_i386_onebyte_nop_fill	bfd/cpu-i386.c	/^bfd_arch_i386_onebyte_nop_fill (bfd_size_type count,$/;"	f	file:
bfd_arch_i386_short_nop_fill	bfd/cpu-i386.c	/^bfd_arch_i386_short_nop_fill (bfd_size_type count,$/;"	f
bfd_arch_ia64	bfd/bfd-in2.h	/^  bfd_arch_ia64,      \/* HP\/Intel ia64.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_iamcu	bfd/bfd-in2.h	/^  bfd_arch_iamcu,     \/* Intel MCU.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_info	bfd/bfd-in2.h	/^typedef struct bfd_arch_info$/;"	s
bfd_arch_info	gdb/gdbarch.c	/^  const struct bfd_arch_info * bfd_arch_info;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::bfd_arch_info	file:
bfd_arch_info	gdb/gdbarch.h	/^  const struct bfd_arch_info *bfd_arch_info;$/;"	m	struct:gdbarch_info	typeref:struct:gdbarch_info::bfd_arch_info
bfd_arch_info_type	bfd/bfd-in2.h	/^bfd_arch_info_type;$/;"	t	typeref:struct:bfd_arch_info
bfd_arch_ip2k	bfd/bfd-in2.h	/^  bfd_arch_ip2k,      \/* Ubicom IP2K microcontrollers. *\/$/;"	e	enum:bfd_architecture
bfd_arch_iq2000	bfd/bfd-in2.h	/^ bfd_arch_iq2000,     \/* Vitesse IQ2000.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_k1om	bfd/bfd-in2.h	/^  bfd_arch_k1om,      \/* Intel K1OM.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_l1om	bfd/bfd-in2.h	/^  bfd_arch_l1om,      \/* Intel L1OM.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_last	bfd/bfd-in2.h	/^  bfd_arch_last$/;"	e	enum:bfd_architecture
bfd_arch_list	bfd/archures.c	/^bfd_arch_list (void)$/;"	f
bfd_arch_lm32	bfd/bfd-in2.h	/^  bfd_arch_lm32,      \/* Lattice Mico32.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_loongarch	bfd/bfd-in2.h	/^  bfd_arch_loongarch,       \/* LoongARCH *\/$/;"	e	enum:bfd_architecture
bfd_arch_m32c	bfd/bfd-in2.h	/^ bfd_arch_m32c,       \/* Renesas M16C\/M32C.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m32r	bfd/bfd-in2.h	/^  bfd_arch_m32r,      \/* Renesas M32R (formerly Mitsubishi M32R\/D).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m68hc11	bfd/bfd-in2.h	/^  bfd_arch_m68hc11,   \/* Motorola 68HC11.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m68hc12	bfd/bfd-in2.h	/^  bfd_arch_m68hc12,   \/* Motorola 68HC12.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m68k	bfd/bfd-in2.h	/^  bfd_arch_m68k,      \/* Motorola 68xxx.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m98k	bfd/bfd-in2.h	/^  bfd_arch_m98k,      \/* Motorola 98xxx.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m9s12x	bfd/bfd-in2.h	/^  bfd_arch_m9s12x,    \/* Freescale S12X.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_m9s12xg	bfd/bfd-in2.h	/^  bfd_arch_m9s12xg,   \/* Freescale XGATE.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mach_octets_per_byte	bfd/archures.c	/^bfd_arch_mach_octets_per_byte (enum bfd_architecture arch,$/;"	f
bfd_arch_mcore	bfd/bfd-in2.h	/^  bfd_arch_mcore,$/;"	e	enum:bfd_architecture
bfd_arch_mep	bfd/bfd-in2.h	/^  bfd_arch_mep,$/;"	e	enum:bfd_architecture
bfd_arch_metag	bfd/bfd-in2.h	/^  bfd_arch_metag,$/;"	e	enum:bfd_architecture
bfd_arch_microblaze	bfd/bfd-in2.h	/^  bfd_arch_microblaze,\/* Xilinx MicroBlaze.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mips	bfd/bfd-in2.h	/^  bfd_arch_mips,      \/* MIPS Rxxxx.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mmix	bfd/bfd-in2.h	/^  bfd_arch_mmix,      \/* Donald Knuth's educational processor.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mn10200	bfd/bfd-in2.h	/^  bfd_arch_mn10200,   \/* Matsushita MN10200.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mn10300	bfd/bfd-in2.h	/^  bfd_arch_mn10300,   \/* Matsushita MN10300.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_moxie	bfd/bfd-in2.h	/^  bfd_arch_moxie,     \/* The moxie processor.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_msp430	bfd/bfd-in2.h	/^  bfd_arch_msp430,    \/* Texas Instruments MSP430 architecture.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_mt	bfd/bfd-in2.h	/^  bfd_arch_mt,$/;"	e	enum:bfd_architecture
bfd_arch_nds32	bfd/bfd-in2.h	/^  bfd_arch_nds32,     \/* Andes NDS32.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_nfp	bfd/bfd-in2.h	/^  bfd_arch_nfp,       \/* Netronome Flow Processor *\/$/;"	e	enum:bfd_architecture
bfd_arch_nios2	bfd/bfd-in2.h	/^  bfd_arch_nios2,     \/* Nios II.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_ns32k	bfd/bfd-in2.h	/^  bfd_arch_ns32k,     \/* National Semiconductors ns32000.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_obscure	bfd/bfd-in2.h	/^  bfd_arch_obscure,   \/* Arch known, not one of these.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_or1k	bfd/bfd-in2.h	/^  bfd_arch_or1k,      \/* OpenRISC 1000.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_pdp11	bfd/bfd-in2.h	/^  bfd_arch_pdp11,     \/* DEC PDP-11.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_pj	bfd/bfd-in2.h	/^  bfd_arch_pj,$/;"	e	enum:bfd_architecture
bfd_arch_plugin	bfd/bfd-in2.h	/^  bfd_arch_plugin,$/;"	e	enum:bfd_architecture
bfd_arch_powerpc	bfd/bfd-in2.h	/^  bfd_arch_powerpc,   \/* PowerPC.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_pru	bfd/bfd-in2.h	/^  bfd_arch_pru,       \/* PRU.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_pyramid	bfd/bfd-in2.h	/^  bfd_arch_pyramid,   \/* Pyramid Technology.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_riscv	bfd/bfd-in2.h	/^  bfd_arch_riscv,$/;"	e	enum:bfd_architecture
bfd_arch_rl78	bfd/bfd-in2.h	/^  bfd_arch_rl78,$/;"	e	enum:bfd_architecture
bfd_arch_romp	bfd/bfd-in2.h	/^  bfd_arch_romp,      \/* IBM ROMP PC\/RT.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_rs6000	bfd/bfd-in2.h	/^  bfd_arch_rs6000,    \/* IBM RS\/6000.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_rx	bfd/bfd-in2.h	/^  bfd_arch_rx,        \/* Renesas RX.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_s12z	bfd/bfd-in2.h	/^  bfd_arch_s12z,    \/* Freescale S12Z.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_s390	bfd/bfd-in2.h	/^  bfd_arch_s390,      \/* IBM s390.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_score	bfd/bfd-in2.h	/^  bfd_arch_score,     \/* Sunplus score.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_sh	bfd/bfd-in2.h	/^  bfd_arch_sh,        \/* Renesas \/ SuperH SH (formerly Hitachi SH).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_sparc	bfd/bfd-in2.h	/^  bfd_arch_sparc,     \/* SPARC.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_spu	bfd/bfd-in2.h	/^  bfd_arch_spu,       \/* PowerPC SPU.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tic30	bfd/bfd-in2.h	/^  bfd_arch_tic30,     \/* Texas Instruments TMS320C30.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tic4x	bfd/bfd-in2.h	/^  bfd_arch_tic4x,     \/* Texas Instruments TMS320C3X\/4X.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tic54x	bfd/bfd-in2.h	/^  bfd_arch_tic54x,    \/* Texas Instruments TMS320C54X.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tic6x	bfd/bfd-in2.h	/^  bfd_arch_tic6x,     \/* Texas Instruments TMS320C6X.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tic80	bfd/bfd-in2.h	/^  bfd_arch_tic80,     \/* TI TMS320c80 (MVP).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tilegx	bfd/bfd-in2.h	/^  bfd_arch_tilegx,    \/* Tilera TILE-Gx.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_tilepro	bfd/bfd-in2.h	/^  bfd_arch_tilepro,   \/* Tilera TILEPro.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_unknown	bfd/bfd-in2.h	/^  bfd_arch_unknown,   \/* File arch not known.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_v850	bfd/bfd-in2.h	/^  bfd_arch_v850,      \/* NEC V850.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_v850_rh850	bfd/bfd-in2.h	/^  bfd_arch_v850_rh850,\/* NEC V850 (using RH850 ABI).  *\/$/;"	e	enum:bfd_architecture
bfd_arch_vax	bfd/bfd-in2.h	/^  bfd_arch_vax,       \/* DEC Vax.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_visium	bfd/bfd-in2.h	/^  bfd_arch_visium,    \/* Visium.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_wasm32	bfd/bfd-in2.h	/^  bfd_arch_wasm32,    \/* WebAssembly.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_xc16x	bfd/bfd-in2.h	/^  bfd_arch_xc16x,     \/* Infineon's XC16X Series.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_xgate	bfd/bfd-in2.h	/^  bfd_arch_xgate,     \/* Freescale XGATE.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_xstormy16	bfd/bfd-in2.h	/^  bfd_arch_xstormy16,$/;"	e	enum:bfd_architecture
bfd_arch_xtensa	bfd/bfd-in2.h	/^  bfd_arch_xtensa,    \/* Tensilica's Xtensa cores.  *\/$/;"	e	enum:bfd_architecture
bfd_arch_z80	bfd/bfd-in2.h	/^  bfd_arch_z80,$/;"	e	enum:bfd_architecture
bfd_arch_z8k	bfd/bfd-in2.h	/^  bfd_arch_z8k,       \/* Zilog Z8000.  *\/$/;"	e	enum:bfd_architecture
bfd_architecture	bfd/bfd-in2.h	/^enum bfd_architecture$/;"	g
bfd_architecture	gdb/gdbarch.c	/^  enum bfd_architecture bfd_architecture;$/;"	m	struct:gdbarch_registration	typeref:enum:gdbarch_registration::bfd_architecture	file:
bfd_archive	bfd/bfd-in.h	/^  bfd_archive,		\/* Object archive file.  *\/$/;"	e	enum:bfd_format
bfd_archive	bfd/bfd-in2.h	/^  bfd_archive,		\/* Object archive file.  *\/$/;"	e	enum:bfd_format
bfd_archures_list	bfd/archures.c	/^static const bfd_arch_info_type * const bfd_archures_list[] =$/;"	v	file:
bfd_ardata	bfd/libbfd-in.h	95;"	d
bfd_ardata	bfd/libbfd.h	100;"	d
bfd_arm_allocate_interworking_sections	bfd/coff-arm.c	/^bfd_arm_allocate_interworking_sections (struct bfd_link_info * info)$/;"	f
bfd_arm_allocate_interworking_sections	bfd/pe-arm-wince.c	29;"	d	file:
bfd_arm_allocate_interworking_sections	bfd/pe-arm.c	25;"	d	file:
bfd_arm_arch	bfd/cpu-arm.c	/^const bfd_arch_info_type bfd_arm_arch =$/;"	v
bfd_arm_get_bfd_for_interworking	bfd/coff-arm.c	/^bfd_arm_get_bfd_for_interworking (bfd *			 abfd,$/;"	f
bfd_arm_get_bfd_for_interworking	bfd/pe-arm-wince.c	31;"	d	file:
bfd_arm_get_bfd_for_interworking	bfd/pe-arm.c	27;"	d	file:
bfd_arm_get_mach_from_attributes	bfd/elf32-arm.c	/^bfd_arm_get_mach_from_attributes (bfd * abfd)$/;"	f	file:
bfd_arm_get_mach_from_notes	bfd/cpu-arm.c	/^bfd_arm_get_mach_from_notes (bfd *abfd, const char *note_section)$/;"	f
bfd_arm_merge_machines	bfd/cpu-arm.c	/^bfd_arm_merge_machines (bfd *ibfd, bfd *obfd)$/;"	f
bfd_arm_process_before_allocation	bfd/coff-arm.c	/^bfd_arm_process_before_allocation (bfd *		   abfd,$/;"	f
bfd_arm_process_before_allocation	bfd/pe-arm-wince.c	33;"	d	file:
bfd_arm_process_before_allocation	bfd/pe-arm.c	29;"	d	file:
bfd_arm_stm32l4xx_fix	bfd/bfd-in.h	/^} bfd_arm_stm32l4xx_fix;$/;"	t	typeref:enum:__anon1026
bfd_arm_stm32l4xx_fix	bfd/bfd-in2.h	/^} bfd_arm_stm32l4xx_fix;$/;"	t	typeref:enum:__anon1149
bfd_arm_update_notes	bfd/cpu-arm.c	/^bfd_arm_update_notes (bfd *abfd, const char *note_section)$/;"	f
bfd_arm_vfp11_antidependency	bfd/elf32-arm.c	/^bfd_arm_vfp11_antidependency (unsigned int wmask, int *regs, int numregs)$/;"	f	file:
bfd_arm_vfp11_fix	bfd/bfd-in.h	/^} bfd_arm_vfp11_fix;$/;"	t	typeref:enum:__anon1025
bfd_arm_vfp11_fix	bfd/bfd-in2.h	/^} bfd_arm_vfp11_fix;$/;"	t	typeref:enum:__anon1148
bfd_arm_vfp11_insn_decode	bfd/elf32-arm.c	/^bfd_arm_vfp11_insn_decode (unsigned int insn, unsigned int *destmask, int *regs,$/;"	f	file:
bfd_arm_vfp11_pipe	bfd/elf32-arm.c	/^enum bfd_arm_vfp11_pipe$/;"	g	file:
bfd_arm_vfp11_regno	bfd/elf32-arm.c	/^bfd_arm_vfp11_regno (unsigned int insn, bfd_boolean is_double, unsigned int rx,$/;"	f	file:
bfd_arm_vfp11_write_mask	bfd/elf32-arm.c	/^bfd_arm_vfp11_write_mask (unsigned int *wmask, unsigned int reg)$/;"	f	file:
bfd_assert	bfd/bfd.c	/^bfd_assert (const char *file, int line)$/;"	f
bfd_assert_handler_type	bfd/bfd-in2.h	/^typedef void (*bfd_assert_handler_type) (const char *bfd_formatmsg,$/;"	t
bfd_associated_vector	bfd/targets.c	/^const bfd_target * const *bfd_associated_vector = _bfd_associated_vector;$/;"	v
bfd_asymbol_base	bfd/bfd-in.h	248;"	d
bfd_asymbol_base	bfd/bfd-in2.h	255;"	d
bfd_asymbol_bfd	bfd/bfd-in.h	252;"	d
bfd_asymbol_bfd	bfd/bfd-in2.h	259;"	d
bfd_asymbol_flavour	bfd/bfd-in.h	253;"	d
bfd_asymbol_flavour	bfd/bfd-in2.h	260;"	d
bfd_asymbol_name	bfd/bfd-in.h	250;"	d
bfd_asymbol_name	bfd/bfd-in2.h	257;"	d
bfd_asymbol_value	bfd/bfd-in.h	249;"	d
bfd_asymbol_value	bfd/bfd-in2.h	256;"	d
bfd_avr_arch	bfd/cpu-avr.c	/^const bfd_arch_info_type bfd_avr_arch =$/;"	v
bfd_bfin_arch	bfd/cpu-bfin.c	/^const bfd_arch_info_type bfd_bfin_arch =$/;"	v
bfd_bfin_elf32_create_embedded_relocs	bfd/elf32-bfin.c	/^bfd_bfin_elf32_create_embedded_relocs (bfd *abfd,$/;"	f
bfd_big_endian	bfd/bfd-in.h	533;"	d
bfd_big_endian	bfd/bfd-in2.h	540;"	d
bfd_boolean	bfd/bfd-in.h	/^typedef int bfd_boolean;$/;"	t
bfd_boolean	bfd/bfd-in2.h	/^typedef int bfd_boolean;$/;"	t
bfd_bread	bfd/bfdio.c	/^bfd_bread (void *ptr, bfd_size_type size, bfd *abfd)$/;"	f
bfd_bsd_truncate_arname	bfd/archive.c	/^bfd_bsd_truncate_arname (bfd *abfd, const char *pathname, char *arhdr)$/;"	f
bfd_build_id	bfd/bfd-in2.h	/^struct bfd_build_id$/;"	s
bfd_bwrite	bfd/bfdio.c	/^bfd_bwrite (const void *ptr, bfd_size_type size, bfd *abfd)$/;"	f
bfd_byte	bfd/bfd-in.h	/^typedef unsigned char bfd_byte;$/;"	t
bfd_byte	bfd/bfd-in2.h	/^typedef unsigned char bfd_byte;$/;"	t
bfd_c5_arch	bfd/cpu-mep.c	/^static const bfd_arch_info_type bfd_c5_arch = MA (bfd_mach_mep_c5, "c5", FALSE, NULL);$/;"	v	file:
bfd_cache_close	bfd/cache.c	/^bfd_cache_close (bfd *abfd)$/;"	f
bfd_cache_close_all	bfd/cache.c	/^bfd_cache_close_all (void)$/;"	f
bfd_cache_delete	bfd/cache.c	/^bfd_cache_delete (bfd *abfd)$/;"	f	file:
bfd_cache_init	bfd/cache.c	/^bfd_cache_init (bfd *abfd)$/;"	f
bfd_cache_lookup	bfd/cache.c	225;"	d	file:
bfd_cache_lookup_worker	bfd/cache.c	/^bfd_cache_lookup_worker (bfd *abfd, enum cache_flag flag)$/;"	f	file:
bfd_cache_max_open	bfd/cache.c	/^bfd_cache_max_open (void)$/;"	f	file:
bfd_cache_section_contents	bfd/compress.c	/^bfd_cache_section_contents (asection *sec, void *contents)$/;"	f
bfd_calc_gnu_debuglink_crc32	bfd/opncls.c	/^bfd_calc_gnu_debuglink_crc32 (unsigned long crc,$/;"	f
bfd_canonicalize_dynamic_reloc	bfd/bfd-in2.h	7306;"	d
bfd_canonicalize_dynamic_symtab	bfd/bfd-in2.h	7296;"	d
bfd_canonicalize_reloc	bfd/bfd.c	/^bfd_canonicalize_reloc (bfd *abfd,$/;"	f
bfd_canonicalize_symtab	bfd/bfd-in2.h	6774;"	d
bfd_check_compression_header	bfd/bfd.c	/^bfd_check_compression_header (bfd *abfd, bfd_byte *contents,$/;"	f
bfd_check_format	bfd/format.c	/^bfd_check_format (bfd *abfd, bfd_format format)$/;"	f
bfd_check_format_matches	bfd/format.c	/^bfd_check_format_matches (bfd *abfd, bfd_format format, char ***matching)$/;"	f
bfd_check_overflow	bfd/reloc.c	/^bfd_check_overflow (enum complain_overflow how,$/;"	f
bfd_close	bfd/opncls.c	/^bfd_close (bfd *abfd)$/;"	f
bfd_close_all_done	bfd/opncls.c	/^bfd_close_all_done (bfd *abfd)$/;"	f
bfd_coff_adjust_symndx	bfd/libcoff.h	954;"	d
bfd_coff_aoutsz	bfd/libcoff.h	866;"	d
bfd_coff_auxesz	bfd/libcoff.h	869;"	d
bfd_coff_backend_data	bfd/libcoff.h	/^} bfd_coff_backend_data;$/;"	t	typeref:struct:__anon1012
bfd_coff_bad_format_hook	bfd/libcoff.h	896;"	d
bfd_coff_classify_symbol	bfd/libcoff.h	937;"	d
bfd_coff_compute_section_file_positions	bfd/libcoff.h	941;"	d
bfd_coff_debug_string_prefix_length	bfd/libcoff.h	921;"	d
bfd_coff_default_section_alignment_power	bfd/libcoff.h	879;"	d
bfd_coff_filhsz	bfd/libcoff.h	865;"	d
bfd_coff_filnmlen	bfd/libcoff.h	872;"	d
bfd_coff_final_link_postscript	bfd/libcoff.h	964;"	d
bfd_coff_force_symnames_in_strings	bfd/libcoff.h	918;"	d
bfd_coff_gc_sections	bfd/coffgen.c	/^bfd_coff_gc_sections (bfd *abfd ATTRIBUTE_UNUSED, struct bfd_link_info *info)$/;"	f
bfd_coff_get_auxent	bfd/coff-bfd.c	/^bfd_coff_get_auxent (bfd *abfd,$/;"	f
bfd_coff_get_comdat_section	bfd/coff-bfd.h	71;"	d
bfd_coff_get_syment	bfd/coff-bfd.c	/^bfd_coff_get_syment (bfd *abfd,$/;"	f
bfd_coff_have_print_pdata	bfd/libcoff.h	967;"	d
bfd_coff_linesz	bfd/libcoff.h	871;"	d
bfd_coff_link_add_one_symbol	bfd/libcoff.h	957;"	d
bfd_coff_link_output_has_begun	bfd/libcoff.h	962;"	d
bfd_coff_long_filenames	bfd/libcoff.h	873;"	d
bfd_coff_long_section_names	bfd/libcoff.h	875;"	d
bfd_coff_max_nscns	bfd/libcoff.h	881;"	d
bfd_coff_mkobject_hook	bfd/libcoff.h	901;"	d
bfd_coff_print_aux	bfd/libcoff.h	924;"	d
bfd_coff_print_pdata	bfd/libcoff.h	969;"	d
bfd_coff_reloc16_estimate	bfd/libcoff.h	933;"	d
bfd_coff_reloc16_extra_cases	bfd/libcoff.h	928;"	d
bfd_coff_reloc16_get_relocated_section_contents	bfd/reloc16.c	/^bfd_coff_reloc16_get_relocated_section_contents$/;"	f
bfd_coff_reloc16_get_value	bfd/reloc16.c	/^bfd_coff_reloc16_get_value (arelent *reloc,$/;"	f
bfd_coff_reloc16_relax_section	bfd/reloc16.c	/^bfd_coff_reloc16_relax_section (bfd *abfd,$/;"	f
bfd_coff_relocate_section	bfd/libcoff.h	948;"	d
bfd_coff_relsz	bfd/libcoff.h	870;"	d
bfd_coff_rtype_to_howto	bfd/libcoff.h	951;"	d
bfd_coff_scnhsz	bfd/libcoff.h	867;"	d
bfd_coff_set_alignment_hook	bfd/libcoff.h	909;"	d
bfd_coff_set_arch_mach_hook	bfd/libcoff.h	899;"	d
bfd_coff_set_long_section_names	bfd/libcoff.h	877;"	d
bfd_coff_set_long_section_names_allowed	bfd/coffcode.h	/^bfd_coff_set_long_section_names_allowed (bfd *abfd, int enable)$/;"	f
bfd_coff_set_long_section_names_disallowed	bfd/coffcode.h	/^bfd_coff_set_long_section_names_disallowed (bfd *abfd, int enable)$/;"	f
bfd_coff_set_symbol_class	bfd/coffgen.c	/^bfd_coff_set_symbol_class (bfd *	 abfd,$/;"	f
bfd_coff_slurp_symbol_table	bfd/libcoff.h	912;"	d
bfd_coff_small_swap_table	bfd/coff-sh.c	/^static bfd_coff_backend_data bfd_coff_small_swap_table =$/;"	v	file:
bfd_coff_start_final_link	bfd/libcoff.h	945;"	d
bfd_coff_std_swap_table	bfd/pei-x86_64.c	802;"	d	file:
bfd_coff_styp_to_sec_flags_hook	bfd/libcoff.h	905;"	d
bfd_coff_swap_aouthdr_in	bfd/libcoff.h	887;"	d
bfd_coff_swap_aouthdr_out	bfd/libcoff.h	862;"	d
bfd_coff_swap_aux_in	bfd/libcoff.h	835;"	d
bfd_coff_swap_aux_out	bfd/libcoff.h	850;"	d
bfd_coff_swap_filehdr_in	bfd/libcoff.h	884;"	d
bfd_coff_swap_filehdr_out	bfd/libcoff.h	859;"	d
bfd_coff_swap_lineno_in	bfd/libcoff.h	841;"	d
bfd_coff_swap_lineno_out	bfd/libcoff.h	847;"	d
bfd_coff_swap_reloc_in	bfd/libcoff.h	893;"	d
bfd_coff_swap_reloc_out	bfd/libcoff.h	844;"	d
bfd_coff_swap_scnhdr_in	bfd/libcoff.h	890;"	d
bfd_coff_swap_scnhdr_out	bfd/libcoff.h	856;"	d
bfd_coff_swap_sym_in	bfd/libcoff.h	838;"	d
bfd_coff_swap_sym_out	bfd/libcoff.h	853;"	d
bfd_coff_symesz	bfd/libcoff.h	868;"	d
bfd_coff_symname_in_debug	bfd/libcoff.h	915;"	d
bfd_com_section_ptr	bfd/bfd-in2.h	1711;"	d
bfd_compress_section	bfd/compress.c	/^bfd_compress_section (bfd *abfd, sec_ptr sec, bfd_byte *uncompressed_buffer)$/;"	f
bfd_compress_section_contents	bfd/compress.c	/^bfd_compress_section_contents (bfd *abfd, sec_ptr sec,$/;"	f	file:
bfd_convert_section_contents	bfd/bfd.c	/^bfd_convert_section_contents (bfd *ibfd, sec_ptr isec, bfd *obfd,$/;"	f
bfd_convert_section_size	bfd/bfd.c	/^bfd_convert_section_size (bfd *ibfd, sec_ptr isec, bfd *obfd,$/;"	f
bfd_copy_link_hash_symbol_type	bfd/bfd-in2.h	7732;"	d
bfd_copy_private_bfd_data	bfd/bfd-in2.h	7212;"	d
bfd_copy_private_header_data	bfd/bfd-in2.h	7207;"	d
bfd_copy_private_section_data	bfd/bfd-in2.h	1931;"	d
bfd_copy_private_symbol_data	bfd/bfd-in2.h	6799;"	d
bfd_core	bfd/bfd-in.h	/^  bfd_core,		\/* Core dump.  *\/$/;"	e	enum:bfd_format
bfd_core	bfd/bfd-in2.h	/^  bfd_core,		\/* Core dump.  *\/$/;"	e	enum:bfd_format
bfd_core_file_failing_command	bfd/corefile.c	/^bfd_core_file_failing_command (bfd *abfd)$/;"	f
bfd_core_file_failing_signal	bfd/corefile.c	/^bfd_core_file_failing_signal (bfd *abfd)$/;"	f
bfd_core_file_pid	bfd/corefile.c	/^bfd_core_file_pid (bfd *abfd)$/;"	f
bfd_count	bfd/elf32-arm.c	/^  unsigned int bfd_count;$/;"	m	struct:elf32_arm_link_hash_table	file:
bfd_count	bfd/elf32-avr.c	/^  unsigned int	      bfd_count;$/;"	m	struct:elf32_avr_link_hash_table	file:
bfd_count	bfd/elf32-hppa.c	/^  unsigned int bfd_count;$/;"	m	struct:elf32_hppa_link_hash_table	file:
bfd_count	bfd/elf32-m68hc1x.h	/^  unsigned int bfd_count;$/;"	m	struct:m68hc11_elf_link_hash_table
bfd_count	bfd/elf32-metag.c	/^  unsigned int bfd_count;$/;"	m	struct:elf_metag_link_hash_table	file:
bfd_count	bfd/elf32-nios2.c	/^    unsigned int bfd_count;$/;"	m	struct:elf32_nios2_link_hash_table	file:
bfd_count	bfd/elf32-xgate.h	/^  unsigned int bfd_count;$/;"	m	struct:xgate_elf_link_hash_table
bfd_count	bfd/elfnn-aarch64.c	/^  unsigned int bfd_count;$/;"	m	struct:elf_aarch64_link_hash_table	file:
bfd_count_sections	bfd/bfd-in.h	551;"	d
bfd_count_sections	bfd/bfd-in2.h	558;"	d
bfd_cr16_arch	bfd/cpu-cr16.c	/^const bfd_arch_info_type bfd_cr16_arch =$/;"	v
bfd_cr16_elf32_create_embedded_relocs	bfd/elf32-cr16.c	/^bfd_cr16_elf32_create_embedded_relocs (bfd *abfd,$/;"	f
bfd_cr16c_arch	bfd/cpu-cr16c.c	/^const bfd_arch_info_type bfd_cr16c_arch =$/;"	v
bfd_create	bfd/opncls.c	/^bfd_create (const char *filename, bfd *templ)$/;"	f
bfd_create_gnu_debuglink_section	bfd/opncls.c	/^bfd_create_gnu_debuglink_section (bfd *abfd, const char *filename)$/;"	f
bfd_cris_arch	bfd/cpu-cris.c	/^const bfd_arch_info_type bfd_cris_arch =$/;"	v
bfd_cris_arch_compat_v10_v32	bfd/cpu-cris.c	/^static const bfd_arch_info_type bfd_cris_arch_compat_v10_v32 =$/;"	v	file:
bfd_cris_arch_v32	bfd/cpu-cris.c	/^static const bfd_arch_info_type bfd_cris_arch_v32 =$/;"	v	file:
bfd_crx_arch	bfd/cpu-crx.c	/^const bfd_arch_info_type bfd_crx_arch =$/;"	v
bfd_d10v_arch	bfd/cpu-d10v.c	/^const bfd_arch_info_type bfd_d10v_arch =$/;"	v
bfd_d30v_arch	bfd/cpu-d30v.c	/^const bfd_arch_info_type bfd_d30v_arch =$/;"	v
bfd_data_link_order	include/bfdlink.h	/^  bfd_data_link_order,		\/* Set to explicit data.  *\/$/;"	e	enum:bfd_link_order_type
bfd_debug_info_accumulate	bfd/bfd-in2.h	7245;"	d
bfd_debug_info_end	bfd/bfd-in2.h	7242;"	d
bfd_debug_info_start	bfd/bfd-in2.h	7239;"	d
bfd_debug_section	bfd/ecoff.c	/^static asection bfd_debug_section =$/;"	v	file:
bfd_decode_symclass	bfd/syms.c	/^bfd_decode_symclass (asymbol *symbol)$/;"	f
bfd_default_arch_struct	bfd/archures.c	/^const bfd_arch_info_type bfd_default_arch_struct = {$/;"	v
bfd_default_compatible	bfd/archures.c	/^bfd_default_compatible (const bfd_arch_info_type *a,$/;"	f
bfd_default_hash_table_size	bfd/hash.c	/^static unsigned long bfd_default_hash_table_size = DEFAULT_SIZE;$/;"	v	file:
bfd_default_reloc_type_lookup	bfd/reloc.c	/^bfd_default_reloc_type_lookup (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f
bfd_default_scan	bfd/archures.c	/^bfd_default_scan (const bfd_arch_info_type *info, const char *string)$/;"	f
bfd_default_set_arch_mach	bfd/archures.c	/^bfd_default_set_arch_mach (bfd *abfd,$/;"	f
bfd_default_vector	bfd/targets.c	/^const bfd_target *bfd_default_vector[] = {$/;"	v
bfd_define_common_symbol	bfd/bfd-in2.h	7857;"	d
bfd_define_start_stop	bfd/bfd-in2.h	7871;"	d
bfd_demangle	bfd/bfd.c	/^bfd_demangle (bfd *abfd, const char *name, int options)$/;"	f
bfd_direction	bfd/bfd-in2.h	/^enum bfd_direction$/;"	g
bfd_discard_group	bfd/bfd-in2.h	7272;"	d
bfd_dlx_arch	bfd/cpu-dlx.c	/^const bfd_arch_info_type bfd_dlx_arch =$/;"	v
bfd_dont_truncate_arname	bfd/archive.c	/^bfd_dont_truncate_arname (bfd *abfd, const char *pathname, char *arhdr)$/;"	f
bfd_ecoff_debug_accumulate	bfd/ecofflink.c	/^bfd_ecoff_debug_accumulate (void * handle,$/;"	f
bfd_ecoff_debug_accumulate_other	bfd/ecofflink.c	/^bfd_ecoff_debug_accumulate_other (void * handle,$/;"	f
bfd_ecoff_debug_externals	bfd/ecofflink.c	/^bfd_ecoff_debug_externals (bfd *abfd,$/;"	f
bfd_ecoff_debug_free	bfd/ecofflink.c	/^bfd_ecoff_debug_free (void * handle,$/;"	f
bfd_ecoff_debug_init	bfd/ecofflink.c	/^bfd_ecoff_debug_init (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
bfd_ecoff_debug_one_external	bfd/ecofflink.c	/^bfd_ecoff_debug_one_external (bfd *abfd,$/;"	f
bfd_ecoff_debug_size	bfd/ecofflink.c	/^bfd_ecoff_debug_size (bfd *abfd,$/;"	f
bfd_ecoff_set_gp_value	bfd/ecoff.c	/^bfd_ecoff_set_gp_value (bfd *abfd, bfd_vma gp_value)$/;"	f
bfd_ecoff_set_regmasks	bfd/ecoff.c	/^bfd_ecoff_set_regmasks (bfd *abfd,$/;"	f
bfd_ecoff_write_accumulated_debug	bfd/ecofflink.c	/^bfd_ecoff_write_accumulated_debug (void * handle,$/;"	f
bfd_ecoff_write_debug	bfd/ecofflink.c	/^bfd_ecoff_write_debug (bfd *abfd,$/;"	f
bfd_elf32_arm_add_glue_sections_to_bfd	bfd/elf32-arm.c	/^bfd_elf32_arm_add_glue_sections_to_bfd (bfd *abfd,$/;"	f
bfd_elf32_arm_allocate_interworking_sections	bfd/elf32-arm.c	/^bfd_elf32_arm_allocate_interworking_sections (struct bfd_link_info * info)$/;"	f
bfd_elf32_arm_get_bfd_for_interworking	bfd/elf32-arm.c	/^bfd_elf32_arm_get_bfd_for_interworking (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_elf32_arm_init_maps	bfd/elf32-arm.c	/^bfd_elf32_arm_init_maps (bfd *abfd)$/;"	f
bfd_elf32_arm_keep_private_stub_output_sections	bfd/elf32-arm.c	/^bfd_elf32_arm_keep_private_stub_output_sections (struct bfd_link_info *info)$/;"	f
bfd_elf32_arm_process_before_allocation	bfd/elf32-arm.c	/^bfd_elf32_arm_process_before_allocation (bfd *abfd,$/;"	f
bfd_elf32_arm_set_byteswap_code	bfd/elf32-arm.c	/^bfd_elf32_arm_set_byteswap_code (struct bfd_link_info *info,$/;"	f
bfd_elf32_arm_set_cortex_a8_fix	bfd/elf32-arm.c	/^bfd_elf32_arm_set_cortex_a8_fix (bfd *obfd, struct bfd_link_info *link_info)$/;"	f
bfd_elf32_arm_set_stm32l4xx_fix	bfd/elf32-arm.c	/^bfd_elf32_arm_set_stm32l4xx_fix (bfd *obfd, struct bfd_link_info *link_info)$/;"	f
bfd_elf32_arm_set_target_params	bfd/elf32-arm.c	/^bfd_elf32_arm_set_target_params (struct bfd *output_bfd,$/;"	f
bfd_elf32_arm_set_vfp11_fix	bfd/elf32-arm.c	/^bfd_elf32_arm_set_vfp11_fix (bfd *obfd, struct bfd_link_info *link_info)$/;"	f
bfd_elf32_arm_stm32l4xx_erratum_scan	bfd/elf32-arm.c	/^bfd_elf32_arm_stm32l4xx_erratum_scan (bfd *abfd,$/;"	f
bfd_elf32_arm_stm32l4xx_fix_veneer_locations	bfd/elf32-arm.c	/^bfd_elf32_arm_stm32l4xx_fix_veneer_locations (bfd *abfd,$/;"	f
bfd_elf32_arm_use_long_plt	bfd/elf32-arm.c	/^bfd_elf32_arm_use_long_plt (void)$/;"	f
bfd_elf32_arm_vfp11_erratum_scan	bfd/elf32-arm.c	/^bfd_elf32_arm_vfp11_erratum_scan (bfd *abfd, struct bfd_link_info *link_info)$/;"	f
bfd_elf32_arm_vfp11_fix_veneer_locations	bfd/elf32-arm.c	/^bfd_elf32_arm_vfp11_fix_veneer_locations (bfd *abfd,$/;"	f
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-arc.c	2988;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-arm.c	20178;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-cris.c	4127;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-lm32.c	2614;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-lm32.c	2615;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-sh.c	6655;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-v850.c	2474;"	d	file:
bfd_elf32_bfd_copy_private_bfd_data	bfd/elf32-visium.c	873;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-arm.c	20189;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-bfin.c	5449;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-cris.c	4148;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-hppa.c	4549;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-m68k.c	4600;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-mips.c	2571;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-rx.c	4038;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-spu.c	5512;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-tic6x.c	4392;"	d	file:
bfd_elf32_bfd_final_link	bfd/elf32-vax.c	1917;"	d	file:
bfd_elf32_bfd_final_link	bfd/elfn32-mips.c	3839;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf-m10200.c	1393;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf-m10300.c	5555;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-avr.c	4256;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-cr16.c	2902;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-crx.c	1327;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-h8300.c	1742;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-mips.c	2567;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-nds32.c	12702;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-pj.c	354;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elf32-sh.c	6651;"	d	file:
bfd_elf32_bfd_get_relocated_section_contents	bfd/elfn32-mips.c	3835;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-bfin.c	5438;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-hppa.c	4542;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-i386.c	4372;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-metag.c	4137;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-microblaze.c	3527;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-mips.c	2558;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-s390.c	4041;"	d	file:
bfd_elf32_bfd_is_local_label_name	bfd/elf32-v850.c	4168;"	d	file:
bfd_elf32_bfd_is_target_special_symbol	bfd/elf32-arm.c	20188;"	d	file:
bfd_elf32_bfd_is_target_special_symbol	bfd/elf32-mips.c	2560;"	d	file:
bfd_elf32_bfd_is_target_special_symbol	bfd/elf32-msp430.c	2614;"	d	file:
bfd_elf32_bfd_is_target_special_symbol	bfd/elf32-v850.c	4169;"	d	file:
bfd_elf32_bfd_is_target_special_symbol	bfd/elfn32-mips.c	3829;"	d	file:
bfd_elf32_bfd_link_add_symbols	bfd/elf32-gen.c	101;"	d	file:
bfd_elf32_bfd_link_check_relocs	bfd/elfxx-x86.h	712;"	d
bfd_elf32_bfd_link_hash_table_create	bfd/elf-m10300.c	5557;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arc.c	2982;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20182;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20319;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20320;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20414;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20415;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20466;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20467;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20835;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-arm.c	20836;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-avr.c	4244;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-bfin.c	5447;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-bfin.c	5498;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-bfin.c	5499;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-cr16.c	2917;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-cris.c	4133;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-frv.c	6835;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-frv.c	6836;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-h8300.c	1733;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-hppa.c	4550;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-lm32.c	2587;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-m32r.c	3869;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-m68hc11.c	1314;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-m68hc12.c	664;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-m68k.c	4598;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-metag.c	4138;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-microblaze.c	3536;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-mips.c	2569;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-mips.c	2690;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-mips.c	2691;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-nds32.c	12676;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-nios2.c	6079;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-or1k.c	2691;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-ppc.c	11484;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-ppc.c	11626;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-ppc.c	11627;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-pru.c	1581;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-s390.c	4042;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-score.c	4500;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-sh.c	6666;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-sparc.c	229;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-sparc.c	339;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-sparc.c	340;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-spu.c	5504;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-tic6x.c	4349;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-tilegx.c	98;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-tilepro.c	3868;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-vax.c	1915;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-xgate.c	718;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elf32-xtensa.c	11298;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elfn32-mips.c	3837;"	d	file:
bfd_elf32_bfd_link_hash_table_create	bfd/elfxx-x86.h	708;"	d
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf-m10300.c	5569;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-arc.c	2984;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-arm.c	20179;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-bfin.c	5462;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-cr16.c	2913;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-cris.c	4125;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-frv.c	6800;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-h8300.c	1725;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-iq2000.c	918;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-m32c.c	2151;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-m32r.c	3900;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-m68hc11.c	1316;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-m68hc12.c	666;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-m68k.c	4618;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-mcore.c	660;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-mep.c	758;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-microblaze.c	3530;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-mips.c	2572;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-msp430.c	2594;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-mt.c	600;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-nds32.c	12677;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-nios2.c	6082;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-or1k.c	2675;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-ppc.c	11479;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-rl78.c	2590;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-rx.c	4034;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-s390.c	4046;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-score.c	4502;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-sh.c	6657;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-sparc.c	218;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-tic6x.c	4347;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-tilegx.c	100;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-v850.c	4173;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-vax.c	1935;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-visium.c	874;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elf32-xtensa.c	11290;"	d	file:
bfd_elf32_bfd_merge_private_bfd_data	bfd/elfn32-mips.c	3840;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-arc.c	2987;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-arm.c	20181;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-bfin.c	5466;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-cris.c	4123;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-frv.c	6801;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-iq2000.c	919;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-m32c.c	2152;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-m32r.c	3902;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-m68hc11.c	1319;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-m68hc12.c	669;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-m68k.c	4622;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-mep.c	759;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-mips.c	2575;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-mt.c	601;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-nds32.c	12678;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-rl78.c	2591;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-rx.c	4035;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-score.c	4501;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-v850.c	4175;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-vax.c	1939;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-visium.c	875;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-xgate.c	720;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elf32-xtensa.c	11292;"	d	file:
bfd_elf32_bfd_print_private_bfd_data	bfd/elfn32-mips.c	3843;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf-m10200.c	1392;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf-m10300.c	5554;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-avr.c	4255;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-cr16.c	2901;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-crx.c	1326;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-epiphany.c	613;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-frv.c	6851;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-frv.c	6852;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-ft32.c	1263;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-h8300.c	1741;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-ip2k.c	1528;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-m32c.c	2149;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-m68hc11.c	1304;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-microblaze.c	3529;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-mips.c	2577;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-msp430.c	2613;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-nds32.c	12679;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-ppc.c	11480;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-pru.c	1603;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-rl78.c	2593;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-rx.c	4039;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-sh.c	6649;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-sparc.c	231;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-v850.c	4176;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-xstormy16.c	1030;"	d	file:
bfd_elf32_bfd_relax_section	bfd/elf32-xtensa.c	11293;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf-m10200.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf-m10300.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-arc.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-arm.c	20184;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-avr.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-bfin.c	5432;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-cr16.c	2897;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-cr16c.c	952;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-cris.c	4131;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-crx.c	1321;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-d10v.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-d30v.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-dlx.c	31;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-epiphany.c	612;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-fr30.c	719;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-frv.c	6798;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-ft32.c	1261;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-gen.c	100;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-h8300.c	1715;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-hppa.c	4544;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-i386.c	4374;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-ip2k.c	1527;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-iq2000.c	916;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-lm32.c	2572;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-m32c.c	2148;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-m32r.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-m68hc11.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-m68hc12.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-m68k.c	440;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-mcore.c	663;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-mep.c	756;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-metag.c	4166;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-microblaze.c	3531;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-mips.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-moxie.c	388;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-msp430.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-mt.c	591;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-nds32.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-nios2.c	6088;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-or1k.c	2678;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-pj.c	357;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-ppc.c	11482;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-pru.c	1587;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-rl78.c	2588;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-rx.c	4032;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-s12z.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-s390.c	4044;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-score.c	4498;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-sh.c	6646;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-sparc.c	227;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-spu.c	5495;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-tic6x.c	4346;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-tilegx.c	97;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-tilepro.c	3867;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-v850.c	4172;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-v850.c	4299;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-v850.c	4300;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-vax.c	351;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-visium.c	870;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-wasm32.c	150;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-xc16x.c	472;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-xgate.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-xstormy16.c	1028;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf32-xtensa.c	11295;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elf64-x86-64.c	5363;"	d	file:
bfd_elf32_bfd_reloc_name_lookup	bfd/elfn32-mips.c	/^bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf-m10200.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf-m10300.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-arc.c	2985;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-arm.c	20183;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-avr.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-bfin.c	5431;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-cr16.c	2896;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-cr16c.c	951;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-cris.c	4130;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-crx.c	1320;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-d10v.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-d30v.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-dlx.c	30;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-epiphany.c	611;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-fr30.c	718;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-frv.c	6797;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-ft32.c	1260;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-gen.c	99;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-h8300.c	1714;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-hppa.c	4543;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-i386.c	4373;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-ip2k.c	1526;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-iq2000.c	915;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-lm32.c	2571;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-m32c.c	2147;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-m32r.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-m68hc11.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-m68hc12.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-m68k.c	439;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-mcore.c	662;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-mep.c	755;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-metag.c	4165;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-microblaze.c	3526;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-mips.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-moxie.c	387;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-msp430.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-mt.c	590;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-nds32.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-nios2.c	6087;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-or1k.c	2677;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-pj.c	356;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-ppc.c	11481;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-pru.c	1586;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-rl78.c	2587;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-rx.c	4031;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-s12z.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-s390.c	4043;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-score.c	4497;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-sh.c	6645;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-sparc.c	226;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-spu.c	5494;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-tic6x.c	4345;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-tilegx.c	99;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-tilepro.c	3869;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-v850.c	4171;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-v850.c	4297;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-v850.c	4298;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-vax.c	350;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-visium.c	869;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-wasm32.c	149;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-xc16x.c	471;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-xgate.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-xstormy16.c	1027;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf32-xtensa.c	11294;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elf64-x86-64.c	5361;"	d	file:
bfd_elf32_bfd_reloc_type_lookup	bfd/elfn32-mips.c	/^bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf32_bfd_reloc_type_table_lookup	bfd/elf32-nds32.c	/^bfd_elf32_bfd_reloc_type_table_lookup (enum elf_nds32_reloc_type code)$/;"	f	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-arc.c	2986;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-arm.c	20180;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-bfin.c	5464;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-frv.c	6799;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-iq2000.c	917;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-m32c.c	2150;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-m32r.c	3901;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-m68hc11.c	1318;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-m68hc12.c	668;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-m68k.c	4620;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-mcore.c	661;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-mep.c	757;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-mips.c	2574;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-mt.c	599;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-nds32.c	12680;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-or1k.c	2676;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-ppc.c	11483;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-rl78.c	2589;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-rx.c	4033;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-v850.c	4174;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-vax.c	1937;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-visium.c	872;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-xgate.c	719;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elf32-xtensa.c	11297;"	d	file:
bfd_elf32_bfd_set_private_flags	bfd/elfn32-mips.c	3842;"	d	file:
bfd_elf32_find_inliner_info	bfd/elf32-arm.c	20186;"	d	file:
bfd_elf32_find_inliner_info	bfd/elf32-mips.c	2564;"	d	file:
bfd_elf32_find_inliner_info	bfd/elfn32-mips.c	3832;"	d	file:
bfd_elf32_find_nearest_line	bfd/elf32-arm.c	20185;"	d	file:
bfd_elf32_find_nearest_line	bfd/elf32-mips.c	2563;"	d	file:
bfd_elf32_find_nearest_line	bfd/elfn32-mips.c	3831;"	d	file:
bfd_elf32_get_section_contents	bfd/elf32-rx.c	4036;"	d	file:
bfd_elf32_get_section_contents	bfd/elf32-rx.c	4055;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-arm.c	20190;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-arm.c	20330;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-i386.c	4375;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-mips.c	2562;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-mips.c	2711;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-ppc.c	11485;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf32-ppc.c	11624;"	d	file:
bfd_elf32_get_synthetic_symtab	bfd/elf64-x86-64.c	5365;"	d	file:
bfd_elf32_mkobject	bfd/elf-m10300.c	5535;"	d	file:
bfd_elf32_mkobject	bfd/elf32-arm.c	20176;"	d	file:
bfd_elf32_mkobject	bfd/elf32-mips.c	2578;"	d	file:
bfd_elf32_mkobject	bfd/elf32-nds32.c	12682;"	d	file:
bfd_elf32_mkobject	bfd/elf32-or1k.c	2673;"	d	file:
bfd_elf32_mkobject	bfd/elf32-ppc.c	11478;"	d	file:
bfd_elf32_mkobject	bfd/elf32-s390.c	4065;"	d	file:
bfd_elf32_mkobject	bfd/elf32-sh.c	6653;"	d	file:
bfd_elf32_mkobject	bfd/elf32-sparc.c	248;"	d	file:
bfd_elf32_mkobject	bfd/elf32-tic6x.c	4348;"	d	file:
bfd_elf32_mkobject	bfd/elf32-tilepro.c	3888;"	d	file:
bfd_elf32_mkobject	bfd/elf32-xtensa.c	11288;"	d	file:
bfd_elf32_mkobject	bfd/elfn32-mips.c	3845;"	d	file:
bfd_elf32_mkobject	bfd/elfxx-x86.h	704;"	d
bfd_elf32_nds32_set_target_option	bfd/elf32-nds32.c	/^bfd_elf32_nds32_set_target_option (struct bfd_link_info *link_info,$/;"	f
bfd_elf32_new_section_hook	bfd/elf32-arm.c	20187;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-avr.c	4258;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-mips.c	2565;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-score.c	4503;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-sparc.c	232;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-spu.c	5503;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-tic6x.c	4350;"	d	file:
bfd_elf32_new_section_hook	bfd/elf32-xtensa.c	11291;"	d	file:
bfd_elf32_new_section_hook	bfd/elfn32-mips.c	3833;"	d	file:
bfd_elf32_rl78_set_target_flags	bfd/elf32-rl78.c	/^bfd_elf32_rl78_set_target_flags (bfd_boolean user_no_warn_mismatch)$/;"	f
bfd_elf32_rx_set_target_flags	bfd/elf32-rx.c	/^bfd_elf32_rx_set_target_flags (bfd_boolean user_no_warn_mismatch,$/;"	f
bfd_elf32_set_section_contents	bfd/elf32-mips.c	2566;"	d	file:
bfd_elf32_set_section_contents	bfd/elf32-rx.c	4037;"	d	file:
bfd_elf32_set_section_contents	bfd/elf32-rx.c	4056;"	d	file:
bfd_elf32_set_section_contents	bfd/elfn32-mips.c	3834;"	d	file:
bfd_elf32_swap_compact_rel_out	bfd/elfxx-mips.c	/^bfd_elf32_swap_compact_rel_out (bfd *abfd, const Elf32_compact_rel *in,$/;"	f	file:
bfd_elf32_swap_crinfo_out	bfd/elfxx-mips.c	/^bfd_elf32_swap_crinfo_out (bfd *abfd, const Elf32_crinfo *in,$/;"	f	file:
bfd_elf64_archive_construct_extended_name_table	bfd/elf64-ia64-vms.c	5602;"	d	file:
bfd_elf64_archive_functions	bfd/elf64-ia64-vms.c	5589;"	d	file:
bfd_elf64_archive_generic_stat_arch_elt	bfd/elf64-ia64-vms.c	5616;"	d	file:
bfd_elf64_archive_get_elt_at_index	bfd/elf64-ia64-vms.c	5614;"	d	file:
bfd_elf64_archive_openr_next_archived_file	bfd/elf64-ia64-vms.c	5612;"	d	file:
bfd_elf64_archive_p	bfd/elf64-ia64-vms.c	5591;"	d	file:
bfd_elf64_archive_p	bfd/elf64-ia64-vms.c	5592;"	d	file:
bfd_elf64_archive_read_ar_hdr	bfd/elf64-ia64-vms.c	5608;"	d	file:
bfd_elf64_archive_slurp_armap	bfd/elf64-ia64-vms.c	5598;"	d	file:
bfd_elf64_archive_slurp_extended_name_table	bfd/elf64-ia64-vms.c	5600;"	d	file:
bfd_elf64_archive_truncate_arname	bfd/elf64-ia64-vms.c	5604;"	d	file:
bfd_elf64_archive_update_armap_timestamp	bfd/elf64-ia64-vms.c	5618;"	d	file:
bfd_elf64_archive_write_ar_hdr	bfd/elf64-ia64-vms.c	5610;"	d	file:
bfd_elf64_archive_write_armap	bfd/elf64-ia64-vms.c	5606;"	d	file:
bfd_elf64_bfd_copy_link_hash_symbol_type	bfd/elf64-mmix.c	2910;"	d	file:
bfd_elf64_bfd_final_link	bfd/elf64-alpha.c	5508;"	d	file:
bfd_elf64_bfd_final_link	bfd/elf64-hppa.c	4049;"	d	file:
bfd_elf64_bfd_final_link	bfd/elf64-ia64-vms.c	5508;"	d	file:
bfd_elf64_bfd_final_link	bfd/elf64-mips.c	4480;"	d	file:
bfd_elf64_bfd_final_link	bfd/elf64-mmix.c	2925;"	d	file:
bfd_elf64_bfd_gc_sections	bfd/elf64-ppc.c	92;"	d	file:
bfd_elf64_bfd_get_relocated_section_contents	bfd/elf64-mips.c	4476;"	d	file:
bfd_elf64_bfd_is_local_label_name	bfd/elf64-alpha.c	5473;"	d	file:
bfd_elf64_bfd_is_local_label_name	bfd/elf64-hppa.c	4036;"	d	file:
bfd_elf64_bfd_is_local_label_name	bfd/elf64-ia64-vms.c	5481;"	d	file:
bfd_elf64_bfd_is_local_label_name	bfd/elf64-mmix.c	2913;"	d	file:
bfd_elf64_bfd_is_local_label_name	bfd/elf64-s390.c	3955;"	d	file:
bfd_elf64_bfd_is_target_special_symbol	bfd/elf64-mips.c	4470;"	d	file:
bfd_elf64_bfd_link_add_symbols	bfd/elf64-gen.c	101;"	d	file:
bfd_elf64_bfd_link_add_symbols	bfd/elf64-ia64-vms.c	5622;"	d	file:
bfd_elf64_bfd_link_add_symbols	bfd/elf64-ia64-vms.c	5623;"	d	file:
bfd_elf64_bfd_link_check_relocs	bfd/elfxx-x86.h	710;"	d
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-alpha.c	5451;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-hppa.c	4071;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-ia64-vms.c	5490;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-mips.c	4478;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-ppc.c	89;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-s390.c	3956;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-sparc.c	920;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elf64-tilegx.c	99;"	d	file:
bfd_elf64_bfd_link_hash_table_create	bfd/elfxx-x86.h	706;"	d
bfd_elf64_bfd_link_just_syms	bfd/elf64-ppc.c	91;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-ia64-vms.c	5511;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-mips.c	4481;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-ppc.c	86;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-s390.c	3959;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-sparc.c	911;"	d	file:
bfd_elf64_bfd_merge_private_bfd_data	bfd/elf64-tilegx.c	101;"	d	file:
bfd_elf64_bfd_print_private_bfd_data	bfd/elf64-ia64-vms.c	5515;"	d	file:
bfd_elf64_bfd_print_private_bfd_data	bfd/elf64-mips.c	4484;"	d	file:
bfd_elf64_bfd_print_private_bfd_data	bfd/elf64-ppc.c	87;"	d	file:
bfd_elf64_bfd_relax_section	bfd/elf64-alpha.c	5477;"	d	file:
bfd_elf64_bfd_relax_section	bfd/elf64-ia64-vms.c	5483;"	d	file:
bfd_elf64_bfd_relax_section	bfd/elf64-mmix.c	2926;"	d	file:
bfd_elf64_bfd_relax_section	bfd/elf64-sparc.c	930;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-alpha.c	5456;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-gen.c	100;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-hppa.c	4035;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-ia64-vms.c	5479;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-mips.c	/^bfd_elf64_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-mmix.c	/^bfd_elf64_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-nfp.c	274;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-ppc.c	85;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-s390.c	3958;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-sparc.c	928;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-tilegx.c	98;"	d	file:
bfd_elf64_bfd_reloc_name_lookup	bfd/elf64-x86-64.c	5041;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-alpha.c	5454;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-gen.c	99;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-hppa.c	4034;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-ia64-vms.c	5477;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-mips.c	/^bfd_elf64_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-mmix.c	/^bfd_elf64_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-nfp.c	273;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-ppc.c	84;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-s390.c	3957;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-sparc.c	926;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-tilegx.c	100;"	d	file:
bfd_elf64_bfd_reloc_type_lookup	bfd/elf64-x86-64.c	5040;"	d	file:
bfd_elf64_bfd_set_private_flags	bfd/elf64-ia64-vms.c	5513;"	d	file:
bfd_elf64_bfd_set_private_flags	bfd/elf64-mips.c	4483;"	d	file:
bfd_elf64_canonicalize_dynamic_reloc	bfd/elf64-sparc.c	897;"	d	file:
bfd_elf64_canonicalize_reloc	bfd/elf64-sparc.c	895;"	d	file:
bfd_elf64_close_and_cleanup	bfd/elf64-ia64-vms.c	5567;"	d	file:
bfd_elf64_close_and_cleanup	bfd/elf64-ia64-vms.c	5568;"	d	file:
bfd_elf64_find_inliner_info	bfd/elf64-mips.c	4473;"	d	file:
bfd_elf64_find_nearest_line	bfd/elf64-alpha.c	5475;"	d	file:
bfd_elf64_find_nearest_line	bfd/elf64-mips.c	4472;"	d	file:
bfd_elf64_get_dynamic_reloc_upper_bound	bfd/elf64-mips.c	4487;"	d	file:
bfd_elf64_get_dynamic_reloc_upper_bound	bfd/elf64-sparc.c	893;"	d	file:
bfd_elf64_get_reloc_upper_bound	bfd/elf64-sparc.c	891;"	d	file:
bfd_elf64_get_synthetic_symtab	bfd/elf64-ppc.c	90;"	d	file:
bfd_elf64_get_synthetic_symtab	bfd/elf64-x86-64.c	5059;"	d	file:
bfd_elf64_mkarchive	bfd/elf64-ia64-vms.c	5595;"	d	file:
bfd_elf64_mkarchive	bfd/elf64-ia64-vms.c	5596;"	d	file:
bfd_elf64_mkobject	bfd/elf64-alpha.c	5461;"	d	file:
bfd_elf64_mkobject	bfd/elf64-ia64-vms.c	5628;"	d	file:
bfd_elf64_mkobject	bfd/elf64-ia64-vms.c	5629;"	d	file:
bfd_elf64_mkobject	bfd/elf64-mips.c	4488;"	d	file:
bfd_elf64_mkobject	bfd/elf64-ppc.c	83;"	d	file:
bfd_elf64_mkobject	bfd/elf64-s390.c	3980;"	d	file:
bfd_elf64_mkobject	bfd/elf64-sparc.c	956;"	d	file:
bfd_elf64_mkobject	bfd/elfxx-x86.h	702;"	d
bfd_elf64_new_section_hook	bfd/elf64-mips.c	4474;"	d	file:
bfd_elf64_new_section_hook	bfd/elf64-mmix.c	2924;"	d	file:
bfd_elf64_new_section_hook	bfd/elf64-ppc.c	88;"	d	file:
bfd_elf64_new_section_hook	bfd/elf64-sparc.c	932;"	d	file:
bfd_elf64_set_reloc	bfd/elf64-sparc.c	899;"	d	file:
bfd_elf64_set_section_contents	bfd/elf64-mips.c	4475;"	d	file:
bfd_elf64_write_archive_contents	bfd/elf64-ia64-vms.c	5593;"	d	file:
bfd_elf64_write_archive_contents	bfd/elf64-ia64-vms.c	5594;"	d	file:
bfd_elfNN_aarch64_init_maps	bfd/elfnn-aarch64.c	/^bfd_elfNN_aarch64_init_maps (bfd *abfd)$/;"	f
bfd_elfNN_aarch64_set_options	bfd/elfnn-aarch64.c	/^bfd_elfNN_aarch64_set_options (struct bfd *output_bfd,$/;"	f
bfd_elfNN_archive_p	bfd/elfxx-target.h	318;"	d
bfd_elfNN_bfd_copy_link_hash_symbol_type	bfd/elfxx-target.h	268;"	d
bfd_elfNN_bfd_copy_link_hash_symbol_type	bfd/elfxx-target.h	291;"	d
bfd_elfNN_bfd_copy_private_bfd_data	bfd/elfxx-target.h	234;"	d
bfd_elfNN_bfd_copy_private_header_data	bfd/elfxx-target.h	230;"	d
bfd_elfNN_bfd_copy_private_section_data	bfd/elfxx-target.h	226;"	d
bfd_elfNN_bfd_copy_private_symbol_data	bfd/elfxx-target.h	221;"	d
bfd_elfNN_bfd_debug_info_accumulate	bfd/elfxx-target.h	150;"	d
bfd_elfNN_bfd_debug_info_end	bfd/elfxx-target.h	149;"	d
bfd_elfNN_bfd_debug_info_start	bfd/elfxx-target.h	148;"	d
bfd_elfNN_bfd_define_common_symbol	bfd/elfxx-target.h	205;"	d
bfd_elfNN_bfd_define_start_stop	bfd/elfxx-target.h	275;"	d
bfd_elfNN_bfd_define_start_stop	bfd/elfxx-target.h	298;"	d
bfd_elfNN_bfd_discard_group	bfd/elfxx-target.h	196;"	d
bfd_elfNN_bfd_final_link	bfd/elfnn-ia64.c	5080;"	d	file:
bfd_elfNN_bfd_final_link	bfd/elfxx-target.h	278;"	d
bfd_elfNN_bfd_final_link	bfd/elfxx-target.h	301;"	d
bfd_elfNN_bfd_free_cached_info	bfd/elfnn-aarch64.c	9665;"	d	file:
bfd_elfNN_bfd_free_cached_info	bfd/elfxx-target.h	34;"	d
bfd_elfNN_bfd_gc_sections	bfd/elfxx-target.h	183;"	d
bfd_elfNN_bfd_get_relocated_section_contents	bfd/elfxx-target.h	153;"	d
bfd_elfNN_bfd_is_group_section	bfd/elfxx-target.h	192;"	d
bfd_elfNN_bfd_is_local_label_name	bfd/elfnn-ia64.c	5053;"	d	file:
bfd_elfNN_bfd_is_local_label_name	bfd/elfxx-target.h	248;"	d
bfd_elfNN_bfd_is_target_special_symbol	bfd/elfnn-aarch64.c	9668;"	d	file:
bfd_elfNN_bfd_is_target_special_symbol	bfd/elfxx-target.h	251;"	d
bfd_elfNN_bfd_link_add_symbols	bfd/elfxx-target.h	272;"	d
bfd_elfNN_bfd_link_add_symbols	bfd/elfxx-target.h	295;"	d
bfd_elfNN_bfd_link_check_relocs	bfd/elfxx-target.h	314;"	d
bfd_elfNN_bfd_link_hash_table_create	bfd/elfnn-aarch64.c	9671;"	d	file:
bfd_elfNN_bfd_link_hash_table_create	bfd/elfnn-ia64.c	5062;"	d	file:
bfd_elfNN_bfd_link_hash_table_create	bfd/elfnn-loongarch.c	3262;"	d	file:
bfd_elfNN_bfd_link_hash_table_create	bfd/elfnn-riscv.c	3618;"	d	file:
bfd_elfNN_bfd_link_hash_table_create	bfd/elfxx-target.h	265;"	d
bfd_elfNN_bfd_link_hash_table_create	bfd/elfxx-target.h	287;"	d
bfd_elfNN_bfd_link_hide_symbol	bfd/elfxx-target.h	209;"	d
bfd_elfNN_bfd_link_just_syms	bfd/elfxx-target.h	306;"	d
bfd_elfNN_bfd_link_split_section	bfd/elfxx-target.h	310;"	d
bfd_elfNN_bfd_lookup_section_flags	bfd/elfxx-target.h	213;"	d
bfd_elfNN_bfd_make_debug_symbol	bfd/elfxx-target.h	217;"	d
bfd_elfNN_bfd_merge_private_bfd_data	bfd/elfnn-aarch64.c	9674;"	d	file:
bfd_elfNN_bfd_merge_private_bfd_data	bfd/elfnn-ia64.c	5083;"	d	file:
bfd_elfNN_bfd_merge_private_bfd_data	bfd/elfnn-loongarch.c	3266;"	d	file:
bfd_elfNN_bfd_merge_private_bfd_data	bfd/elfnn-riscv.c	3620;"	d	file:
bfd_elfNN_bfd_merge_private_bfd_data	bfd/elfxx-target.h	242;"	d
bfd_elfNN_bfd_merge_sections	bfd/elfxx-target.h	187;"	d
bfd_elfNN_bfd_print_private_bfd_data	bfd/elfnn-aarch64.c	9677;"	d	file:
bfd_elfNN_bfd_print_private_bfd_data	bfd/elfnn-ia64.c	5087;"	d	file:
bfd_elfNN_bfd_print_private_bfd_data	bfd/elfxx-target.h	238;"	d
bfd_elfNN_bfd_relax_section	bfd/elfnn-ia64.c	5055;"	d	file:
bfd_elfNN_bfd_relax_section	bfd/elfnn-riscv.c	3638;"	d	file:
bfd_elfNN_bfd_relax_section	bfd/elfxx-target.h	158;"	d
bfd_elfNN_bfd_reloc_name_lookup	bfd/elfnn-aarch64.c	9683;"	d	file:
bfd_elfNN_bfd_reloc_name_lookup	bfd/elfnn-ia64.c	5051;"	d	file:
bfd_elfNN_bfd_reloc_name_lookup	bfd/elfnn-loongarch.c	3263;"	d	file:
bfd_elfNN_bfd_reloc_name_lookup	bfd/elfnn-riscv.c	3617;"	d	file:
bfd_elfNN_bfd_reloc_type_lookup	bfd/elfnn-aarch64.c	9680;"	d	file:
bfd_elfNN_bfd_reloc_type_lookup	bfd/elfnn-ia64.c	5049;"	d	file:
bfd_elfNN_bfd_reloc_type_lookup	bfd/elfnn-loongarch.c	3261;"	d	file:
bfd_elfNN_bfd_reloc_type_lookup	bfd/elfnn-riscv.c	3619;"	d	file:
bfd_elfNN_bfd_set_private_flags	bfd/elfnn-aarch64.c	9686;"	d	file:
bfd_elfNN_bfd_set_private_flags	bfd/elfnn-ia64.c	5085;"	d	file:
bfd_elfNN_bfd_set_private_flags	bfd/elfxx-target.h	245;"	d
bfd_elfNN_canonicalize_dynamic_reloc	bfd/elfxx-target.h	259;"	d
bfd_elfNN_canonicalize_dynamic_symtab	bfd/elfxx-target.h	40;"	d
bfd_elfNN_canonicalize_reloc	bfd/elfxx-target.h	47;"	d
bfd_elfNN_canonicalize_symtab	bfd/elfxx-target.h	76;"	d
bfd_elfNN_close_and_cleanup	bfd/elfnn-aarch64.c	9662;"	d	file:
bfd_elfNN_close_and_cleanup	bfd/elfxx-target.h	31;"	d
bfd_elfNN_find_inliner_info	bfd/elfnn-aarch64.c	9689;"	d	file:
bfd_elfNN_find_inliner_info	bfd/elfxx-target.h	59;"	d
bfd_elfNN_find_line	bfd/elfxx-target.h	56;"	d
bfd_elfNN_find_nearest_line	bfd/elfnn-aarch64.c	9692;"	d	file:
bfd_elfNN_find_nearest_line	bfd/elfxx-target.h	53;"	d
bfd_elfNN_get_dynamic_reloc_upper_bound	bfd/elfxx-target.h	255;"	d
bfd_elfNN_get_dynamic_symtab_upper_bound	bfd/elfxx-target.h	63;"	d
bfd_elfNN_get_lineno	bfd/elfxx-target.h	65;"	d
bfd_elfNN_get_reloc_upper_bound	bfd/elfxx-target.h	67;"	d
bfd_elfNN_get_section_contents	bfd/elfxx-target.h	37;"	d
bfd_elfNN_get_section_contents_in_window	bfd/elfxx-target.h	90;"	d
bfd_elfNN_get_symbol_info	bfd/elfxx-target.h	70;"	d
bfd_elfNN_get_symbol_version_string	bfd/elfxx-target.h	73;"	d
bfd_elfNN_get_symtab_upper_bound	bfd/elfxx-target.h	77;"	d
bfd_elfNN_get_synthetic_symtab	bfd/elfxx-target.h	43;"	d
bfd_elfNN_ia64_after_parse	bfd/elfnn-ia64.c	/^bfd_elfNN_ia64_after_parse (int itanium)$/;"	f
bfd_elfNN_make_empty_symbol	bfd/elfxx-target.h	78;"	d
bfd_elfNN_minisymbol_to_symbol	bfd/elfxx-target.h	62;"	d
bfd_elfNN_mkarchive	bfd/elfxx-target.h	334;"	d
bfd_elfNN_mkcorefile	bfd/elfxx-target.h	330;"	d
bfd_elfNN_mkobject	bfd/elfnn-aarch64.c	9695;"	d	file:
bfd_elfNN_mkobject	bfd/elfxx-target.h	326;"	d
bfd_elfNN_new_section_hook	bfd/elfnn-aarch64.c	9698;"	d	file:
bfd_elfNN_new_section_hook	bfd/elfxx-target.h	80;"	d
bfd_elfNN_print_symbol	bfd/elfxx-target.h	338;"	d
bfd_elfNN_read_minisymbols	bfd/elfxx-target.h	61;"	d
bfd_elfNN_section_already_linked	bfd/elfxx-target.h	200;"	d
bfd_elfNN_set_arch_mach	bfd/elfxx-target.h	82;"	d
bfd_elfNN_set_reloc	bfd/elfxx-target.h	50;"	d
bfd_elfNN_set_section_contents	bfd/elfnn-loongarch.c	3269;"	d	file:
bfd_elfNN_set_section_contents	bfd/elfxx-target.h	84;"	d
bfd_elfNN_sizeof_headers	bfd/elfxx-target.h	86;"	d
bfd_elfNN_write_archive_contents	bfd/elfxx-target.h	322;"	d
bfd_elfNN_write_corefile_contents	bfd/elfxx-target.h	88;"	d
bfd_elfNN_write_object_contents	bfd/elfxx-target.h	87;"	d
bfd_elf_add_obj_attr_int	bfd/elf-attrs.c	/^bfd_elf_add_obj_attr_int (bfd *abfd, int vendor, unsigned int tag, unsigned int i)$/;"	f
bfd_elf_add_obj_attr_int_string	bfd/elf-attrs.c	/^bfd_elf_add_obj_attr_int_string (bfd *abfd, int vendor,$/;"	f
bfd_elf_add_obj_attr_string	bfd/elf-attrs.c	/^bfd_elf_add_obj_attr_string (bfd *abfd, int vendor, unsigned int tag, const char *s)$/;"	f
bfd_elf_add_proc_attr_int	bfd/elf-bfd.h	2662;"	d
bfd_elf_add_proc_attr_int_string	bfd/elf-bfd.h	2669;"	d
bfd_elf_add_proc_attr_string	bfd/elf-bfd.h	2665;"	d
bfd_elf_allocate_object	bfd/elf.c	/^bfd_elf_allocate_object (bfd *abfd,$/;"	f
bfd_elf_avr_diff_reloc	bfd/elf32-avr.c	/^bfd_elf_avr_diff_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf_avr_final_write_processing	bfd/elf32-avr.c	/^bfd_elf_avr_final_write_processing (bfd *abfd,$/;"	f	file:
bfd_elf_bfd_from_remote_memory	bfd/elf.c	/^bfd_elf_bfd_from_remote_memory$/;"	f
bfd_elf_d30v_reloc	bfd/elf32-d30v.c	/^bfd_elf_d30v_reloc (bfd *abfd,$/;"	f	file:
bfd_elf_d30v_reloc_21	bfd/elf32-d30v.c	/^bfd_elf_d30v_reloc_21 (bfd *abfd,$/;"	f	file:
bfd_elf_define_start_stop	bfd/elflink.c	/^bfd_elf_define_start_stop (struct bfd_link_info *info,$/;"	f
bfd_elf_discard_eh_frame_entry	bfd/elf-eh-frame.c	/^bfd_elf_discard_eh_frame_entry (struct eh_frame_hdr_info *hdr_info)$/;"	f	file:
bfd_elf_discard_info	bfd/elflink.c	/^bfd_elf_discard_info (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
bfd_elf_dynamic_list	include/bfdlink.h	/^struct bfd_elf_dynamic_list$/;"	s
bfd_elf_final_link	bfd/elflink.c	/^bfd_elf_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_elf_ft32_diff_reloc	bfd/elf32-ft32.c	/^bfd_elf_ft32_diff_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf_gc_common_final_link	bfd/elflink.c	/^bfd_elf_gc_common_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_elf_gc_common_finalize_got_offsets	bfd/elflink.c	/^bfd_elf_gc_common_finalize_got_offsets (bfd *abfd,$/;"	f
bfd_elf_gc_mark_dynamic_ref_symbol	bfd/elflink.c	/^bfd_elf_gc_mark_dynamic_ref_symbol (struct elf_link_hash_entry *h, void *inf)$/;"	f
bfd_elf_gc_record_vtentry	bfd/elflink.c	/^bfd_elf_gc_record_vtentry (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_elf_gc_record_vtinherit	bfd/elflink.c	/^bfd_elf_gc_record_vtinherit (bfd *abfd,$/;"	f
bfd_elf_gc_sections	bfd/elflink.c	/^bfd_elf_gc_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_elf_generic_reloc	bfd/elf.c	/^bfd_elf_generic_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_elf_get_bfd_needed_list	bfd/elflink.c	/^bfd_elf_get_bfd_needed_list (bfd *abfd,$/;"	f
bfd_elf_get_default_section_type	bfd/elf.c	/^bfd_elf_get_default_section_type (flagword flags)$/;"	f
bfd_elf_get_dt_soname	bfd/elflink.c	/^bfd_elf_get_dt_soname (bfd *abfd)$/;"	f
bfd_elf_get_dyn_lib_class	bfd/elflink.c	/^bfd_elf_get_dyn_lib_class (bfd *abfd)$/;"	f
bfd_elf_get_elf_syms	bfd/elf.c	/^bfd_elf_get_elf_syms (bfd *ibfd,$/;"	f
bfd_elf_get_needed_list	bfd/elflink.c	/^bfd_elf_get_needed_list (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_elf_get_obj_attr_int	bfd/elf-attrs.c	/^bfd_elf_get_obj_attr_int (bfd *abfd, int vendor, unsigned int tag)$/;"	f
bfd_elf_get_runpath_list	bfd/elflink.c	/^bfd_elf_get_runpath_list (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_elf_get_str_section	bfd/elf.c	/^bfd_elf_get_str_section (bfd *abfd, unsigned int shindex)$/;"	f	file:
bfd_elf_gnu_hash	bfd/elf.c	/^bfd_elf_gnu_hash (const char *namearg)$/;"	f
bfd_elf_hash	bfd/elf.c	/^bfd_elf_hash (const char *namearg)$/;"	f
bfd_elf_is_group_section	bfd/elf.c	/^bfd_elf_is_group_section (bfd *abfd ATTRIBUTE_UNUSED, const asection *sec)$/;"	f
bfd_elf_link_add_symbols	bfd/elflink.c	/^bfd_elf_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_elf_link_mark_dynamic_symbol	bfd/elflink.c	/^bfd_elf_link_mark_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
bfd_elf_link_record_dynamic_symbol	bfd/elflink.c	/^bfd_elf_link_record_dynamic_symbol (struct bfd_link_info *info,$/;"	f
bfd_elf_link_record_local_dynamic_symbol	bfd/elflink.c	/^bfd_elf_link_record_local_dynamic_symbol (struct bfd_link_info *info,$/;"	f
bfd_elf_lookup_section_flags	bfd/elflink.c	/^bfd_elf_lookup_section_flags (struct bfd_link_info *info,$/;"	f
bfd_elf_m68k_set_target_options	bfd/elf32-m68k.c	/^bfd_elf_m68k_set_target_options (struct bfd_link_info *info, int got_handling)$/;"	f
bfd_elf_make_object	bfd/elf.c	/^bfd_elf_make_object (bfd *abfd)$/;"	f
bfd_elf_match_symbols_in_sections	bfd/elflink.c	/^bfd_elf_match_symbols_in_sections (asection *sec1, asection *sec2,$/;"	f	file:
bfd_elf_mkcorefile	bfd/elf.c	/^bfd_elf_mkcorefile (bfd *abfd)$/;"	f
bfd_elf_msp430_final_write_processing	bfd/elf32-msp430.c	/^bfd_elf_msp430_final_write_processing (bfd * abfd,$/;"	f	file:
bfd_elf_obj_attr_size	bfd/elf-attrs.c	/^bfd_elf_obj_attr_size (bfd *abfd)$/;"	f
bfd_elf_parse_eh_frame_entries	bfd/elflink.c	/^bfd_elf_parse_eh_frame_entries (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_elf_perform_complex_relocation	bfd/elflink.c	/^bfd_elf_perform_complex_relocation (bfd *input_bfd,$/;"	f
bfd_elf_print_symbol	bfd/elf.c	/^bfd_elf_print_symbol (bfd *abfd,$/;"	f
bfd_elf_pru_diff_relocate	bfd/elf32-pru.c	/^bfd_elf_pru_diff_relocate (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_elf_record_eh_frame_entry	bfd/elf-eh-frame.c	/^bfd_elf_record_eh_frame_entry (struct eh_frame_hdr_info *hdr_info,$/;"	f	file:
bfd_elf_record_link_assignment	bfd/elflink.c	/^bfd_elf_record_link_assignment (bfd *output_bfd,$/;"	f
bfd_elf_reloc_symbol_deleted_p	bfd/elflink.c	/^bfd_elf_reloc_symbol_deleted_p (bfd_vma offset, void *cookie)$/;"	f
bfd_elf_s390_set_options	bfd/elf64-s390.c	/^bfd_elf_s390_set_options (struct bfd_link_info *info,$/;"	f
bfd_elf_section_data	bfd/elf-bfd.h	/^struct bfd_elf_section_data$/;"	s
bfd_elf_section_reloc_data	bfd/elf-bfd.h	/^struct bfd_elf_section_reloc_data$/;"	s
bfd_elf_section_type_names	bfd/elf.c	/^const char *const bfd_elf_section_type_names[] =$/;"	v
bfd_elf_set_dt_needed_name	bfd/elflink.c	/^bfd_elf_set_dt_needed_name (bfd *abfd, const char *name)$/;"	f
bfd_elf_set_dyn_lib_class	bfd/elflink.c	/^bfd_elf_set_dyn_lib_class (bfd *abfd, enum dynamic_lib_link_class lib_class)$/;"	f
bfd_elf_set_group_contents	bfd/elf.c	/^bfd_elf_set_group_contents (bfd *abfd, asection *sec, void *failedptrarg)$/;"	f
bfd_elf_set_obj_attr_contents	bfd/elf-attrs.c	/^bfd_elf_set_obj_attr_contents (bfd *abfd, bfd_byte *contents, bfd_vma size)$/;"	f
bfd_elf_set_pagesize	bfd/bfd.c	/^bfd_elf_set_pagesize (const bfd_target *target, bfd_vma size,$/;"	f	file:
bfd_elf_size_dynamic_sections	bfd/elflink.c	/^bfd_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f
bfd_elf_size_dynsym_hash_dynstr	bfd/elflink.c	/^bfd_elf_size_dynsym_hash_dynstr (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
bfd_elf_special_section	bfd/elf-bfd.h	/^struct bfd_elf_special_section$/;"	s
bfd_elf_stack_segment_size	bfd/elflink.c	/^bfd_elf_stack_segment_size (bfd *output_bfd,$/;"	f
bfd_elf_string_from_elf_section	bfd/elf.c	/^bfd_elf_string_from_elf_section (bfd *abfd,$/;"	f
bfd_elf_sym_name	bfd/elf.c	/^bfd_elf_sym_name (bfd *abfd,$/;"	f
bfd_elf_v850_reloc	bfd/elf32-v850.c	1752;"	d	file:
bfd_elf_version_deps	include/bfdlink.h	/^struct bfd_elf_version_deps$/;"	s
bfd_elf_version_expr	include/bfdlink.h	/^struct bfd_elf_version_expr$/;"	s
bfd_elf_version_expr_head	include/bfdlink.h	/^struct bfd_elf_version_expr_head$/;"	s
bfd_elf_version_tree	include/bfdlink.h	/^struct bfd_elf_version_tree$/;"	s
bfd_elf_xtensa_reloc	bfd/elf32-xtensa.c	/^bfd_elf_xtensa_reloc (bfd *abfd,$/;"	f	file:
bfd_emul_get_commonpagesize	bfd/bfd.c	/^bfd_emul_get_commonpagesize (const char *emul, bfd_boolean relro)$/;"	f
bfd_emul_get_maxpagesize	bfd/bfd.c	/^bfd_emul_get_maxpagesize (const char *emul)$/;"	f
bfd_emul_set_commonpagesize	bfd/bfd.c	/^bfd_emul_set_commonpagesize (const char *emul, bfd_vma size)$/;"	f
bfd_emul_set_maxpagesize	bfd/bfd.c	/^bfd_emul_set_maxpagesize (const char *emul, bfd_vma size)$/;"	f
bfd_endian	bfd/bfd-in2.h	/^enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };$/;"	g
bfd_epiphany16_arch	bfd/cpu-epiphany.c	/^const bfd_arch_info_type bfd_epiphany16_arch =$/;"	v
bfd_epiphany_arch	bfd/cpu-epiphany.c	/^const bfd_arch_info_type bfd_epiphany_arch =$/;"	v
bfd_errmsg	bfd/bfd.c	/^bfd_errmsg (bfd_error_type error_tag)$/;"	f
bfd_errmsgs	bfd/bfd.c	/^const char *const bfd_errmsgs[] =$/;"	v
bfd_error	bfd/bfd-in2.h	/^typedef enum bfd_error$/;"	g
bfd_error	bfd/bfd.c	/^static bfd_error_type bfd_error = bfd_error_no_error;$/;"	v	file:
bfd_error_bad_value	bfd/bfd-in2.h	/^  bfd_error_bad_value,$/;"	e	enum:bfd_error
bfd_error_file_ambiguously_recognized	bfd/bfd-in2.h	/^  bfd_error_file_ambiguously_recognized,$/;"	e	enum:bfd_error
bfd_error_file_not_recognized	bfd/bfd-in2.h	/^  bfd_error_file_not_recognized,$/;"	e	enum:bfd_error
bfd_error_file_too_big	bfd/bfd-in2.h	/^  bfd_error_file_too_big,$/;"	e	enum:bfd_error
bfd_error_file_truncated	bfd/bfd-in2.h	/^  bfd_error_file_truncated,$/;"	e	enum:bfd_error
bfd_error_handler_type	bfd/bfd-in2.h	/^typedef void (*bfd_error_handler_type) (const char *, va_list);$/;"	t
bfd_error_invalid_error_code	bfd/bfd-in2.h	/^  bfd_error_invalid_error_code$/;"	e	enum:bfd_error
bfd_error_invalid_operation	bfd/bfd-in2.h	/^  bfd_error_invalid_operation,$/;"	e	enum:bfd_error
bfd_error_invalid_target	bfd/bfd-in2.h	/^  bfd_error_invalid_target,$/;"	e	enum:bfd_error
bfd_error_malformed_archive	bfd/bfd-in2.h	/^  bfd_error_malformed_archive,$/;"	e	enum:bfd_error
bfd_error_missing_dso	bfd/bfd-in2.h	/^  bfd_error_missing_dso,$/;"	e	enum:bfd_error
bfd_error_no_armap	bfd/bfd-in2.h	/^  bfd_error_no_armap,$/;"	e	enum:bfd_error
bfd_error_no_contents	bfd/bfd-in2.h	/^  bfd_error_no_contents,$/;"	e	enum:bfd_error
bfd_error_no_debug_section	bfd/bfd-in2.h	/^  bfd_error_no_debug_section,$/;"	e	enum:bfd_error
bfd_error_no_error	bfd/bfd-in2.h	/^  bfd_error_no_error = 0,$/;"	e	enum:bfd_error
bfd_error_no_memory	bfd/bfd-in2.h	/^  bfd_error_no_memory,$/;"	e	enum:bfd_error
bfd_error_no_more_archived_files	bfd/bfd-in2.h	/^  bfd_error_no_more_archived_files,$/;"	e	enum:bfd_error
bfd_error_no_symbols	bfd/bfd-in2.h	/^  bfd_error_no_symbols,$/;"	e	enum:bfd_error
bfd_error_nonrepresentable_section	bfd/bfd-in2.h	/^  bfd_error_nonrepresentable_section,$/;"	e	enum:bfd_error
bfd_error_on_input	bfd/bfd-in2.h	/^  bfd_error_on_input,$/;"	e	enum:bfd_error
bfd_error_system_call	bfd/bfd-in2.h	/^  bfd_error_system_call,$/;"	e	enum:bfd_error
bfd_error_type	bfd/bfd-in2.h	/^bfd_error_type;$/;"	t	typeref:enum:bfd_error
bfd_error_wrong_format	bfd/bfd-in2.h	/^  bfd_error_wrong_format,$/;"	e	enum:bfd_error
bfd_error_wrong_object_format	bfd/bfd-in2.h	/^  bfd_error_wrong_object_format,$/;"	e	enum:bfd_error
bfd_family_coff	bfd/bfd-in.h	530;"	d
bfd_family_coff	bfd/bfd-in2.h	537;"	d
bfd_fdopenr	bfd/opncls.c	/^bfd_fdopenr (const char *filename, const char *target, int fd)$/;"	f
bfd_fill_in_gnu_debuglink_section	bfd/opncls.c	/^bfd_fill_in_gnu_debuglink_section (bfd *abfd,$/;"	f
bfd_final_link	bfd/bfd-in2.h	7284;"	d
bfd_find_inliner_info	bfd/bfd-in2.h	7235;"	d
bfd_find_line	bfd/bfd-in2.h	7231;"	d
bfd_find_nearest_line	bfd/bfd-in2.h	7222;"	d
bfd_find_nearest_line_discriminator	bfd/bfd-in2.h	7226;"	d
bfd_find_target	bfd/targets.c	/^bfd_find_target (const char *target_name, bfd *abfd)$/;"	f
bfd_find_version_for_sym	bfd/linker.c	/^bfd_find_version_for_sym (struct bfd_elf_version_tree *verdefs,$/;"	f
bfd_flags	bfd/mach-o.h	/^  flagword bfd_flags;$/;"	m	struct:mach_o_section_name_xlat
bfd_flavour	bfd/bfd-in2.h	/^enum bfd_flavour$/;"	g
bfd_flavour_name	bfd/targets.c	/^bfd_flavour_name (enum bfd_flavour flavour)$/;"	f
bfd_flush	bfd/bfdio.c	/^bfd_flush (bfd *abfd)$/;"	f
bfd_follow_build_id_debuglink	bfd/opncls.c	/^bfd_follow_build_id_debuglink (bfd *abfd, const char *dir)$/;"	f
bfd_follow_gnu_debugaltlink	bfd/opncls.c	/^bfd_follow_gnu_debugaltlink (bfd *abfd, const char *dir)$/;"	f
bfd_follow_gnu_debuglink	bfd/opncls.c	/^bfd_follow_gnu_debuglink (bfd *abfd, const char *dir)$/;"	f
bfd_fopen	bfd/opncls.c	/^bfd_fopen (const char *filename, const char *target, const char *mode, int fd)$/;"	f
bfd_format	bfd/bfd-in.h	/^bfd_format;$/;"	t	typeref:enum:bfd_format
bfd_format	bfd/bfd-in.h	/^typedef enum bfd_format$/;"	g
bfd_format	bfd/bfd-in2.h	/^bfd_format;$/;"	t	typeref:enum:bfd_format
bfd_format	bfd/bfd-in2.h	/^typedef enum bfd_format$/;"	g
bfd_format_string	bfd/format.c	/^bfd_format_string (bfd_format format)$/;"	f
bfd_fprintf_vma	bfd/bfd.c	/^bfd_fprintf_vma (bfd *abfd ATTRIBUTE_UNUSED, void *stream, bfd_vma value)$/;"	f
bfd_fr30_arch	bfd/cpu-fr30.c	/^const bfd_arch_info_type bfd_fr30_arch =$/;"	v
bfd_free_cached_info	bfd/bfd-in2.h	7287;"	d
bfd_free_window	bfd/bfdwin.c	/^bfd_free_window (bfd_window *windowp)$/;"	f
bfd_frv_arch	bfd/cpu-frv.c	/^const bfd_arch_info_type bfd_frv_arch$/;"	v
bfd_ft32_arch	bfd/cpu-ft32.c	/^const bfd_arch_info_type bfd_ft32_arch =$/;"	v
bfd_gc_sections	bfd/bfd-in2.h	7260;"	d
bfd_generic_archive_p	bfd/archive.c	/^bfd_generic_archive_p (bfd *abfd)$/;"	f
bfd_generic_define_common_symbol	bfd/linker.c	/^bfd_generic_define_common_symbol (bfd *output_bfd,$/;"	f
bfd_generic_define_start_stop	bfd/linker.c	/^bfd_generic_define_start_stop (struct bfd_link_info *info,$/;"	f
bfd_generic_discard_group	bfd/section.c	/^bfd_generic_discard_group (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_gc_sections	bfd/reloc.c	/^bfd_generic_gc_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_get_relocated_section_contents	bfd/reloc.c	/^bfd_generic_get_relocated_section_contents (bfd *abfd,$/;"	f
bfd_generic_is_group_section	bfd/section.c	/^bfd_generic_is_group_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_is_local_label_name	bfd/libbfd.c	/^bfd_generic_is_local_label_name (bfd *abfd, const char *name)$/;"	f
bfd_generic_link_read_symbols	bfd/linker.c	/^bfd_generic_link_read_symbols (bfd *abfd)$/;"	f
bfd_generic_lookup_section_flags	bfd/reloc.c	/^bfd_generic_lookup_section_flags (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_merge_sections	bfd/reloc.c	/^bfd_generic_merge_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_openr_next_archived_file	bfd/archive.c	/^bfd_generic_openr_next_archived_file (bfd *archive, bfd *last_file)$/;"	f
bfd_generic_relax_section	bfd/reloc.c	/^bfd_generic_relax_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_generic_stat_arch_elt	bfd/archive.c	/^bfd_generic_stat_arch_elt (bfd *abfd, struct stat *buf)$/;"	f
bfd_get	bfd/bfd-in2.h	1181;"	d
bfd_get_16	bfd/bfd-in2.h	1158;"	d
bfd_get_32	bfd/bfd-in2.h	1167;"	d
bfd_get_64	bfd/bfd-in2.h	1176;"	d
bfd_get_8	bfd/bfd-in2.h	1149;"	d
bfd_get_alt_debug_link_info	bfd/opncls.c	/^bfd_get_alt_debug_link_info (bfd * abfd, bfd_size_type *buildid_len,$/;"	f
bfd_get_arch	bfd/archures.c	/^bfd_get_arch (bfd *abfd)$/;"	f
bfd_get_arch_info	bfd/archures.c	/^bfd_get_arch_info (bfd *abfd)$/;"	f
bfd_get_arch_size	bfd/bfd.c	/^bfd_get_arch_size (bfd *abfd)$/;"	f
bfd_get_bits	bfd/libbfd.c	/^bfd_get_bits (const void *p, int bits, bfd_boolean big_p)$/;"	f
bfd_get_cacheable	bfd/bfd-in.h	526;"	d
bfd_get_cacheable	bfd/bfd-in2.h	533;"	d
bfd_get_compression_header_size	bfd/bfd.c	/^bfd_get_compression_header_size (bfd *abfd, asection *sec)$/;"	f
bfd_get_debug_link_info	bfd/opncls.c	/^bfd_get_debug_link_info (bfd *abfd, unsigned long *crc32_out)$/;"	f
bfd_get_debug_link_info_1	bfd/opncls.c	/^bfd_get_debug_link_info_1 (bfd *abfd, void *crc32_out)$/;"	f	file:
bfd_get_dynamic_reloc_upper_bound	bfd/bfd-in2.h	7303;"	d
bfd_get_dynamic_symcount	bfd/bfd-in.h	553;"	d
bfd_get_dynamic_symcount	bfd/bfd-in2.h	560;"	d
bfd_get_dynamic_symtab_upper_bound	bfd/bfd-in2.h	7290;"	d
bfd_get_elf_phdr_upper_bound	bfd/elf.c	/^bfd_get_elf_phdr_upper_bound (bfd *abfd)$/;"	f
bfd_get_elf_phdrs	bfd/elf.c	/^bfd_get_elf_phdrs (bfd *abfd, void *phdrs)$/;"	f
bfd_get_elt_at_index	bfd/bfd-in2.h	7594;"	d
bfd_get_error	bfd/bfd.c	/^bfd_get_error (void)$/;"	f
bfd_get_file_flags	bfd/bfd-in.h	539;"	d
bfd_get_file_flags	bfd/bfd-in2.h	546;"	d
bfd_get_file_size	bfd/bfdio.c	/^bfd_get_file_size (bfd *abfd)$/;"	f
bfd_get_file_window	bfd/bfdwin.c	/^bfd_get_file_window (bfd *abfd,$/;"	f
bfd_get_filename	bfd/bfd-in.h	525;"	d
bfd_get_filename	bfd/bfd-in2.h	532;"	d
bfd_get_flavour	bfd/bfd-in.h	529;"	d
bfd_get_flavour	bfd/bfd-in2.h	536;"	d
bfd_get_format	bfd/bfd-in.h	527;"	d
bfd_get_format	bfd/bfd-in2.h	534;"	d
bfd_get_full_section_contents	bfd/compress.c	/^bfd_get_full_section_contents (bfd *abfd, sec_ptr sec, bfd_byte **ptr)$/;"	f
bfd_get_gp_size	bfd/bfd.c	/^bfd_get_gp_size (bfd *abfd)$/;"	f
bfd_get_linker_section	bfd/section.c	/^bfd_get_linker_section (bfd *abfd, const char *name)$/;"	f
bfd_get_mach	bfd/archures.c	/^bfd_get_mach (bfd *abfd)$/;"	f
bfd_get_micromips_32	bfd/elfxx-mips.c	/^bfd_get_micromips_32 (const bfd *abfd, const bfd_byte *ptr)$/;"	f	file:
bfd_get_mtime	bfd/bfdio.c	/^bfd_get_mtime (bfd *abfd)$/;"	f
bfd_get_next_mapent	bfd/archive.c	/^bfd_get_next_mapent (bfd *abfd, symindex prev, carsym **entry)$/;"	f
bfd_get_next_section_by_name	bfd/section.c	/^bfd_get_next_section_by_name (bfd *ibfd, asection *sec)$/;"	f
bfd_get_output_section	bfd/bfd-in.h	246;"	d
bfd_get_output_section	bfd/bfd-in2.h	253;"	d
bfd_get_outsymbols	bfd/bfd-in.h	550;"	d
bfd_get_outsymbols	bfd/bfd-in2.h	557;"	d
bfd_get_reloc_code_name	bfd/reloc.c	/^bfd_get_reloc_code_name (bfd_reloc_code_real_type code)$/;"	f
bfd_get_reloc_size	bfd/reloc.c	/^bfd_get_reloc_size (reloc_howto_type *howto)$/;"	f
bfd_get_reloc_upper_bound	bfd/bfd.c	/^bfd_get_reloc_upper_bound (bfd *abfd, sec_ptr asect)$/;"	f
bfd_get_relocated_section_contents	bfd/bfd.c	/^bfd_get_relocated_section_contents (bfd *abfd,$/;"	f
bfd_get_section	bfd/bfd-in.h	245;"	d
bfd_get_section	bfd/bfd-in2.h	252;"	d
bfd_get_section_alignment	bfd/bfd-in.h	310;"	d
bfd_get_section_alignment	bfd/bfd-in2.h	317;"	d
bfd_get_section_by_name	bfd/section.c	/^bfd_get_section_by_name (bfd *abfd, const char *name)$/;"	f
bfd_get_section_by_name_if	bfd/section.c	/^bfd_get_section_by_name_if (bfd *abfd, const char *name,$/;"	f
bfd_get_section_contents	bfd/section.c	/^bfd_get_section_contents (bfd *abfd,$/;"	f
bfd_get_section_flags	bfd/bfd-in.h	318;"	d
bfd_get_section_flags	bfd/bfd-in2.h	325;"	d
bfd_get_section_limit	bfd/bfd-in.h	328;"	d
bfd_get_section_limit	bfd/bfd-in2.h	335;"	d
bfd_get_section_limit_octets	bfd/bfd-in.h	323;"	d
bfd_get_section_limit_octets	bfd/bfd-in2.h	330;"	d
bfd_get_section_lma	bfd/bfd-in.h	309;"	d
bfd_get_section_lma	bfd/bfd-in2.h	316;"	d
bfd_get_section_name	bfd/bfd-in.h	307;"	d
bfd_get_section_name	bfd/bfd-in2.h	314;"	d
bfd_get_section_size	bfd/bfd-in.h	314;"	d
bfd_get_section_size	bfd/bfd-in2.h	321;"	d
bfd_get_section_userdata	bfd/bfd-in.h	319;"	d
bfd_get_section_userdata	bfd/bfd-in2.h	326;"	d
bfd_get_section_vma	bfd/bfd-in.h	308;"	d
bfd_get_section_vma	bfd/bfd-in2.h	315;"	d
bfd_get_sign_extend_vma	bfd/bfd.c	/^bfd_get_sign_extend_vma (bfd *abfd)$/;"	f
bfd_get_signed_16	bfd/bfd-in2.h	1160;"	d
bfd_get_signed_32	bfd/bfd-in2.h	1169;"	d
bfd_get_signed_64	bfd/bfd-in2.h	1178;"	d
bfd_get_signed_8	bfd/bfd-in2.h	1151;"	d
bfd_get_size	bfd/bfdio.c	/^bfd_get_size (bfd *abfd)$/;"	f
bfd_get_stab_name	bfd/stab-syms.c	/^bfd_get_stab_name (int code)$/;"	f
bfd_get_start_address	bfd/bfd-in.h	548;"	d
bfd_get_start_address	bfd/bfd-in2.h	555;"	d
bfd_get_symbol_info	bfd/bfd-in2.h	7628;"	d
bfd_get_symbol_leading_char	bfd/bfd-in.h	555;"	d
bfd_get_symbol_leading_char	bfd/bfd-in2.h	562;"	d
bfd_get_symbol_version_string	bfd/bfd-in2.h	7632;"	d
bfd_get_symcount	bfd/bfd-in.h	549;"	d
bfd_get_symcount	bfd/bfd-in2.h	556;"	d
bfd_get_symtab_upper_bound	bfd/bfd-in2.h	6759;"	d
bfd_get_synthetic_symtab	bfd/bfd-in2.h	7299;"	d
bfd_get_target	bfd/bfd-in.h	528;"	d
bfd_get_target	bfd/bfd-in2.h	535;"	d
bfd_get_target_info	bfd/targets.c	/^bfd_get_target_info (const char *target_name, bfd *abfd,$/;"	f
bfd_get_unique_section_name	bfd/section.c	/^bfd_get_unique_section_name (bfd *abfd, const char *templat, int *count)$/;"	f
bfd_getb16	bfd/libbfd.c	/^bfd_getb16 (const void *p)$/;"	f
bfd_getb32	bfd/libbfd.c	/^bfd_getb32 (const void *p)$/;"	f
bfd_getb64	bfd/libbfd.c	/^bfd_getb64 (const void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_getb_24	bfd/aout-tic30.c	321;"	d	file:
bfd_getb_signed_16	bfd/libbfd.c	/^bfd_getb_signed_16 (const void *p)$/;"	f
bfd_getb_signed_32	bfd/libbfd.c	/^bfd_getb_signed_32 (const void *p)$/;"	f
bfd_getb_signed_64	bfd/libbfd.c	/^bfd_getb_signed_64 (const void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_getl16	bfd/libbfd.c	/^bfd_getl16 (const void *p)$/;"	f
bfd_getl32	bfd/libbfd.c	/^bfd_getl32 (const void *p)$/;"	f
bfd_getl64	bfd/libbfd.c	/^bfd_getl64 (const void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_getl_signed_16	bfd/libbfd.c	/^bfd_getl_signed_16 (const void *p)$/;"	f
bfd_getl_signed_32	bfd/libbfd.c	/^bfd_getl_signed_32 (const void *p)$/;"	f
bfd_getl_signed_64	bfd/libbfd.c	/^bfd_getl_signed_64 (const void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_getm32	opcodes/arc-dis.c	/^bfd_getm32 (unsigned int data)$/;"	f	file:
bfd_getp32	bfd/pdp11.c	/^bfd_getp32 (const void *p)$/;"	f	file:
bfd_getp_signed_32	bfd/pdp11.c	/^bfd_getp_signed_32 (const void *p)$/;"	f	file:
bfd_getx16	bfd/bfd-in2.h	/^  bfd_vma        (*bfd_getx16) (const void *);$/;"	m	struct:bfd_target
bfd_getx32	bfd/bfd-in2.h	/^  bfd_vma        (*bfd_getx32) (const void *);$/;"	m	struct:bfd_target
bfd_getx64	bfd/bfd-in2.h	/^  bfd_uint64_t   (*bfd_getx64) (const void *);$/;"	m	struct:bfd_target
bfd_getx_signed_16	bfd/bfd-in2.h	/^  bfd_signed_vma (*bfd_getx_signed_16) (const void *);$/;"	m	struct:bfd_target
bfd_getx_signed_32	bfd/bfd-in2.h	/^  bfd_signed_vma (*bfd_getx_signed_32) (const void *);$/;"	m	struct:bfd_target
bfd_getx_signed_64	bfd/bfd-in2.h	/^  bfd_int64_t    (*bfd_getx_signed_64) (const void *);$/;"	m	struct:bfd_target
bfd_gnu_truncate_arname	bfd/archive.c	/^bfd_gnu_truncate_arname (bfd *abfd, const char *pathname, char *arhdr)$/;"	f
bfd_h1_arch	bfd/cpu-mep.c	/^static const bfd_arch_info_type bfd_h1_arch = MA (bfd_mach_mep_h1, "h1", FALSE, & bfd_c5_arch);$/;"	v	file:
bfd_h8300_arch	bfd/cpu-h8300.c	/^const bfd_arch_info_type bfd_h8300_arch =$/;"	v
bfd_h8300_pad_address	bfd/cpu-h8300.c	/^bfd_h8300_pad_address (bfd *abfd, bfd_vma address)$/;"	f
bfd_h8_disassemble	opcodes/h8300-dis.c	/^bfd_h8_disassemble (bfd_vma addr, disassemble_info *info, int mach)$/;"	f	file:
bfd_h8_disassemble_init	opcodes/h8300-dis.c	/^bfd_h8_disassemble_init (void)$/;"	f	file:
bfd_h_get_16	bfd/bfd-in2.h	1211;"	d
bfd_h_get_32	bfd/bfd-in2.h	1220;"	d
bfd_h_get_64	bfd/bfd-in2.h	1229;"	d
bfd_h_get_8	bfd/bfd-in2.h	1202;"	d
bfd_h_get_signed_16	bfd/bfd-in2.h	1213;"	d
bfd_h_get_signed_32	bfd/bfd-in2.h	1222;"	d
bfd_h_get_signed_64	bfd/bfd-in2.h	1231;"	d
bfd_h_get_signed_8	bfd/bfd-in2.h	1204;"	d
bfd_h_getx16	bfd/bfd-in2.h	/^  bfd_vma        (*bfd_h_getx16) (const void *);$/;"	m	struct:bfd_target
bfd_h_getx32	bfd/bfd-in2.h	/^  bfd_vma        (*bfd_h_getx32) (const void *);$/;"	m	struct:bfd_target
bfd_h_getx64	bfd/bfd-in2.h	/^  bfd_uint64_t   (*bfd_h_getx64) (const void *);$/;"	m	struct:bfd_target
bfd_h_getx_signed_16	bfd/bfd-in2.h	/^  bfd_signed_vma (*bfd_h_getx_signed_16) (const void *);$/;"	m	struct:bfd_target
bfd_h_getx_signed_32	bfd/bfd-in2.h	/^  bfd_signed_vma (*bfd_h_getx_signed_32) (const void *);$/;"	m	struct:bfd_target
bfd_h_getx_signed_64	bfd/bfd-in2.h	/^  bfd_int64_t    (*bfd_h_getx_signed_64) (const void *);$/;"	m	struct:bfd_target
bfd_h_put_16	bfd/bfd-in2.h	1207;"	d
bfd_h_put_32	bfd/bfd-in2.h	1216;"	d
bfd_h_put_64	bfd/bfd-in2.h	1225;"	d
bfd_h_put_8	bfd/bfd-in2.h	1198;"	d
bfd_h_put_signed_16	bfd/bfd-in2.h	1209;"	d
bfd_h_put_signed_32	bfd/bfd-in2.h	1218;"	d
bfd_h_put_signed_64	bfd/bfd-in2.h	1227;"	d
bfd_h_put_signed_8	bfd/bfd-in2.h	1200;"	d
bfd_h_putx16	bfd/bfd-in2.h	/^  void           (*bfd_h_putx16) (bfd_vma, void *);$/;"	m	struct:bfd_target
bfd_h_putx32	bfd/bfd-in2.h	/^  void           (*bfd_h_putx32) (bfd_vma, void *);$/;"	m	struct:bfd_target
bfd_h_putx64	bfd/bfd-in2.h	/^  void           (*bfd_h_putx64) (bfd_uint64_t, void *);$/;"	m	struct:bfd_target
bfd_has_map	bfd/bfd-in.h	542;"	d
bfd_has_map	bfd/bfd-in2.h	549;"	d
bfd_hash_allocate	bfd/hash.c	/^bfd_hash_allocate (struct bfd_hash_table *table,$/;"	f
bfd_hash_entry	bfd/bfd-in.h	/^struct bfd_hash_entry$/;"	s
bfd_hash_entry	bfd/bfd-in2.h	/^struct bfd_hash_entry$/;"	s
bfd_hash_hash	bfd/hash.c	/^bfd_hash_hash (const char *string, unsigned int *lenp)$/;"	f	file:
bfd_hash_insert	bfd/hash.c	/^bfd_hash_insert (struct bfd_hash_table *table,$/;"	f
bfd_hash_lookup	bfd/hash.c	/^bfd_hash_lookup (struct bfd_hash_table *table,$/;"	f
bfd_hash_newfunc	bfd/hash.c	/^bfd_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
bfd_hash_rename	bfd/hash.c	/^bfd_hash_rename (struct bfd_hash_table *table,$/;"	f
bfd_hash_replace	bfd/hash.c	/^bfd_hash_replace (struct bfd_hash_table *table,$/;"	f
bfd_hash_set_default_size	bfd/hash.c	/^bfd_hash_set_default_size (unsigned long hash_size)$/;"	f
bfd_hash_table	bfd/bfd-in.h	/^struct bfd_hash_table$/;"	s
bfd_hash_table	bfd/bfd-in2.h	/^struct bfd_hash_table$/;"	s
bfd_hash_table_free	bfd/hash.c	/^bfd_hash_table_free (struct bfd_hash_table *table)$/;"	f
bfd_hash_table_init	bfd/hash.c	/^bfd_hash_table_init (struct bfd_hash_table *table,$/;"	f
bfd_hash_table_init_n	bfd/hash.c	/^bfd_hash_table_init_n (struct bfd_hash_table *table,$/;"	f
bfd_hash_traverse	bfd/hash.c	/^bfd_hash_traverse (struct bfd_hash_table *table,$/;"	f
bfd_header_big_endian	bfd/bfd-in.h	535;"	d
bfd_header_big_endian	bfd/bfd-in2.h	542;"	d
bfd_header_little_endian	bfd/bfd-in.h	537;"	d
bfd_header_little_endian	bfd/bfd-in2.h	544;"	d
bfd_hide_sym_by_version	bfd/linker.c	/^bfd_hide_sym_by_version (struct bfd_elf_version_tree *verdefs,$/;"	f
bfd_hostptr_t	bfd/bfd-in.h	/^typedef BFD_HOSTPTR_T bfd_hostptr_t;$/;"	t
bfd_hostptr_t	bfd/bfd-in2.h	/^typedef BFD_HOSTPTR_T bfd_hostptr_t;$/;"	t
bfd_howto_32	bfd/reloc.c	/^static reloc_howto_type bfd_howto_32 =$/;"	v	file:
bfd_hppa10_arch	bfd/cpu-hppa.c	/^static const bfd_arch_info_type bfd_hppa10_arch =$/;"	v	file:
bfd_hppa20_arch	bfd/cpu-hppa.c	/^static const bfd_arch_info_type bfd_hppa20_arch =$/;"	v	file:
bfd_hppa20w_arch	bfd/cpu-hppa.c	/^static const bfd_arch_info_type bfd_hppa20w_arch =$/;"	v	file:
bfd_hppa_arch	bfd/cpu-hppa.c	/^const bfd_arch_info_type bfd_hppa_arch =$/;"	v
bfd_hppa_insn2fmt	bfd/libhppa.h	/^bfd_hppa_insn2fmt (bfd *abfd, int insn)$/;"	f
bfd_i386_arch	bfd/cpu-i386.c	/^const bfd_arch_info_type bfd_i386_arch =$/;"	v
bfd_i386_arch_intel_syntax	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_i386_arch_intel_syntax =$/;"	v	file:
bfd_i386_compatible	bfd/cpu-i386.c	/^bfd_i386_compatible (const bfd_arch_info_type *a,$/;"	f	file:
bfd_i386_nacl_arch	bfd/cpu-i386.c	/^const bfd_arch_info_type bfd_i386_nacl_arch =$/;"	v
bfd_ia64_arch	bfd/cpu-ia64.c	/^const bfd_arch_info_type bfd_ia64_arch =$/;"	v
bfd_ia64_elf32_arch	bfd/cpu-ia64.c	/^const bfd_arch_info_type bfd_ia64_elf32_arch =$/;"	v
bfd_iamcu_arch	bfd/cpu-iamcu.c	/^const bfd_arch_info_type bfd_iamcu_arch =$/;"	v
bfd_iamcu_arch_intel_syntax	bfd/cpu-iamcu.c	/^static const bfd_arch_info_type bfd_iamcu_arch_intel_syntax =$/;"	v	file:
bfd_id	bfd/elf-eh-frame.c	/^      unsigned int bfd_id;$/;"	m	struct:cie::__anon1121::__anon1122	file:
bfd_id_counter	bfd/opncls.c	/^static unsigned int bfd_id_counter = 0;$/;"	v	file:
bfd_in_memory	bfd/libbfd-in.h	/^struct bfd_in_memory$/;"	s
bfd_in_memory	bfd/libbfd.h	/^struct bfd_in_memory$/;"	s
bfd_ind_section_ptr	bfd/bfd-in2.h	1717;"	d
bfd_indirect_link_order	include/bfdlink.h	/^  bfd_indirect_link_order,	\/* Built from a section.  *\/$/;"	e	enum:bfd_link_order_type
bfd_init	bfd/init.c	/^bfd_init (void)$/;"	f
bfd_init_private_section_data	bfd/bfd-in2.h	7534;"	d
bfd_init_section_compress_status	bfd/compress.c	/^bfd_init_section_compress_status (bfd *abfd, sec_ptr sec)$/;"	f
bfd_init_section_decompress_status	bfd/compress.c	/^bfd_init_section_decompress_status (bfd *abfd, sec_ptr sec)$/;"	f
bfd_init_window	bfd/bfdwin.c	/^bfd_init_window (bfd_window *windowp)$/;"	f
bfd_install_relocation	bfd/reloc.c	/^bfd_install_relocation (bfd *abfd,$/;"	f
bfd_int64_t	bfd/bfd-in.h	/^typedef BFD_HOST_64_BIT bfd_int64_t;$/;"	t
bfd_int64_t	bfd/bfd-in.h	/^typedef bfd_signed_vma bfd_int64_t;$/;"	t
bfd_int64_t	bfd/bfd-in2.h	/^typedef BFD_HOST_64_BIT bfd_int64_t;$/;"	t
bfd_int64_t	bfd/bfd-in2.h	/^typedef bfd_signed_vma bfd_int64_t;$/;"	t
bfd_iovec	bfd/libbfd.h	/^struct bfd_iovec$/;"	s
bfd_ip2k_arch	bfd/cpu-ip2k.c	/^const bfd_arch_info_type bfd_ip2k_arch =$/;"	v
bfd_ip2k_nonext_arch	bfd/cpu-ip2k.c	/^const bfd_arch_info_type bfd_ip2k_nonext_arch =$/;"	v
bfd_iq2000_arch	bfd/cpu-iq2000.c	/^const bfd_arch_info_type bfd_iq2000_arch =$/;"	v
bfd_is_aarch64_special_symbol_name	bfd/cpu-aarch64.c	/^bfd_is_aarch64_special_symbol_name (const char *name, int type)$/;"	f
bfd_is_abs_section	bfd/bfd-in2.h	1720;"	d
bfd_is_arm_special_symbol_name	bfd/cpu-arm.c	/^bfd_is_arm_special_symbol_name (const char * name, int type)$/;"	f
bfd_is_com_section	bfd/bfd-in.h	321;"	d
bfd_is_com_section	bfd/bfd-in2.h	328;"	d
bfd_is_const_section	bfd/bfd-in2.h	1723;"	d
bfd_is_group_section	bfd/bfd-in2.h	7269;"	d
bfd_is_ind_section	bfd/bfd-in2.h	1721;"	d
bfd_is_local_label	bfd/syms.c	/^bfd_is_local_label (bfd *abfd, asymbol *sym)$/;"	f
bfd_is_local_label_name	bfd/bfd-in2.h	6766;"	d
bfd_is_section_compressed	bfd/compress.c	/^bfd_is_section_compressed (bfd *abfd, sec_ptr sec)$/;"	f
bfd_is_section_compressed_with_header	bfd/compress.c	/^bfd_is_section_compressed_with_header (bfd *abfd, sec_ptr sec,$/;"	f
bfd_is_target_special_symbol	bfd/bfd-in2.h	6771;"	d
bfd_is_thin_archive	bfd/bfd-in.h	543;"	d
bfd_is_thin_archive	bfd/bfd-in2.h	550;"	d
bfd_is_und_section	bfd/bfd-in2.h	1719;"	d
bfd_is_undefined_symclass	bfd/syms.c	/^bfd_is_undefined_symclass (int symclass)$/;"	f
bfd_iterate_over_targets	bfd/targets.c	/^bfd_iterate_over_targets (int (*func) (const bfd_target *, void *),$/;"	f
bfd_k1om_arch	bfd/cpu-k1om.c	/^const bfd_arch_info_type bfd_k1om_arch =$/;"	v
bfd_k1om_arch_intel_syntax	bfd/cpu-k1om.c	/^static const bfd_arch_info_type bfd_k1om_arch_intel_syntax =$/;"	v	file:
bfd_l1om_arch	bfd/cpu-l1om.c	/^const bfd_arch_info_type bfd_l1om_arch =$/;"	v
bfd_l1om_arch_intel_syntax	bfd/cpu-l1om.c	/^static const bfd_arch_info_type bfd_l1om_arch_intel_syntax =$/;"	v	file:
bfd_last_cache	bfd/cache.c	/^static bfd *bfd_last_cache = NULL;$/;"	v	file:
bfd_libdata	bfd/vms-lib.c	96;"	d	file:
bfd_link_add_symbols	bfd/bfd-in2.h	7278;"	d
bfd_link_add_undef	bfd/linker.c	/^bfd_link_add_undef (struct bfd_link_hash_table *table,$/;"	f
bfd_link_callbacks	include/bfdlink.h	/^struct bfd_link_callbacks$/;"	s
bfd_link_check_relocs	bfd/linker.c	/^bfd_link_check_relocs (bfd *abfd, struct bfd_link_info *info)$/;"	f
bfd_link_common_skip_all	include/bfdlink.h	/^  bfd_link_common_skip_all$/;"	e	enum:bfd_link_common_skip_ar_symbols
bfd_link_common_skip_ar_symbols	include/bfdlink.h	/^enum bfd_link_common_skip_ar_symbols$/;"	g
bfd_link_common_skip_data	include/bfdlink.h	/^  bfd_link_common_skip_data,$/;"	e	enum:bfd_link_common_skip_ar_symbols
bfd_link_common_skip_none	include/bfdlink.h	/^  bfd_link_common_skip_none,$/;"	e	enum:bfd_link_common_skip_ar_symbols
bfd_link_common_skip_text	include/bfdlink.h	/^  bfd_link_common_skip_text,$/;"	e	enum:bfd_link_common_skip_ar_symbols
bfd_link_discard	include/bfdlink.h	/^enum bfd_link_discard$/;"	g
bfd_link_dll	include/bfdlink.h	300;"	d
bfd_link_elf_hash_table	include/bfdlink.h	/^    bfd_link_elf_hash_table$/;"	e	enum:bfd_link_hash_table_type
bfd_link_elf_stt_common	include/bfdlink.h	/^enum bfd_link_elf_stt_common$/;"	g
bfd_link_executable	include/bfdlink.h	303;"	d
bfd_link_generic_hash_table	include/bfdlink.h	/^    bfd_link_generic_hash_table,$/;"	e	enum:bfd_link_hash_table_type
bfd_link_hash_common	include/bfdlink.h	/^  bfd_link_hash_common,		\/* Symbol is common.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_common_entry	include/bfdlink.h	/^struct bfd_link_hash_common_entry$/;"	s
bfd_link_hash_defined	include/bfdlink.h	/^  bfd_link_hash_defined,	\/* Symbol is defined.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_defweak	include/bfdlink.h	/^  bfd_link_hash_defweak,	\/* Symbol is weak and defined.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_entry	include/bfdlink.h	/^struct bfd_link_hash_entry$/;"	s
bfd_link_hash_indirect	include/bfdlink.h	/^  bfd_link_hash_indirect,	\/* Symbol is an indirect link.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_lookup	bfd/linker.c	/^bfd_link_hash_lookup (struct bfd_link_hash_table *table,$/;"	f
bfd_link_hash_new	include/bfdlink.h	/^  bfd_link_hash_new,		\/* Symbol is new.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_table	include/bfdlink.h	/^struct bfd_link_hash_table$/;"	s
bfd_link_hash_table_create	bfd/bfd-in2.h	7275;"	d
bfd_link_hash_table_type	include/bfdlink.h	/^enum bfd_link_hash_table_type$/;"	g
bfd_link_hash_traverse	bfd/linker.c	/^bfd_link_hash_traverse$/;"	f
bfd_link_hash_type	include/bfdlink.h	/^enum bfd_link_hash_type$/;"	g
bfd_link_hash_undefined	include/bfdlink.h	/^  bfd_link_hash_undefined,	\/* Symbol seen before, but undefined.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_undefweak	include/bfdlink.h	/^  bfd_link_hash_undefweak,	\/* Symbol is weak and undefined.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hash_warning	include/bfdlink.h	/^  bfd_link_hash_warning		\/* Like indirect, but warn if referenced.  *\/$/;"	e	enum:bfd_link_hash_type
bfd_link_hide_symbol	bfd/bfd-in2.h	7864;"	d
bfd_link_info	include/bfdlink.h	/^struct bfd_link_info$/;"	s
bfd_link_just_syms	bfd/bfd-in2.h	7281;"	d
bfd_link_needed_list	bfd/bfd-in.h	/^struct bfd_link_needed_list$/;"	s
bfd_link_needed_list	bfd/bfd-in2.h	/^struct bfd_link_needed_list$/;"	s
bfd_link_order	include/bfdlink.h	/^struct bfd_link_order$/;"	s
bfd_link_order_reloc	include/bfdlink.h	/^struct bfd_link_order_reloc$/;"	s
bfd_link_order_type	include/bfdlink.h	/^enum bfd_link_order_type$/;"	g
bfd_link_pde	include/bfdlink.h	299;"	d
bfd_link_pic	include/bfdlink.h	304;"	d
bfd_link_pie	include/bfdlink.h	302;"	d
bfd_link_plugin_object_p	bfd/plugin.c	/^bfd_link_plugin_object_p (bfd *abfd)$/;"	f
bfd_link_relocatable	include/bfdlink.h	301;"	d
bfd_link_repair_undef_list	bfd/linker.c	/^bfd_link_repair_undef_list (struct bfd_link_hash_table *table)$/;"	f
bfd_link_split_section	bfd/bfd-in2.h	7843;"	d
bfd_link_strip	include/bfdlink.h	/^enum bfd_link_strip$/;"	g
bfd_little_endian	bfd/bfd-in.h	534;"	d
bfd_little_endian	bfd/bfd-in2.h	541;"	d
bfd_lm32_arch	bfd/cpu-lm32.c	/^const bfd_arch_info_type bfd_lm32_arch =$/;"	v
bfd_load	sim/erc32/func.c	/^bfd_load (const char *fname)$/;"	f
bfd_log2	bfd/libbfd.c	/^bfd_log2 (bfd_vma x)$/;"	f
bfd_lookup_arch	bfd/archures.c	/^bfd_lookup_arch (enum bfd_architecture arch, unsigned long machine)$/;"	f
bfd_lookup_section_flags	bfd/bfd-in2.h	7263;"	d
bfd_lookup_symbol_from_dyn_symtab	gdb/solib.c	/^bfd_lookup_symbol_from_dyn_symtab (bfd *abfd,$/;"	f	file:
bfd_loongarch32_arch	bfd/cpu-loongarch.c	/^static const bfd_arch_info_type bfd_loongarch32_arch =$/;"	v	file:
bfd_loongarch_arch	bfd/cpu-loongarch.c	/^const bfd_arch_info_type bfd_loongarch_arch =$/;"	v
bfd_m32c_arch	bfd/cpu-m32c.c	/^const bfd_arch_info_type bfd_m32c_arch =$/;"	v
bfd_m32r_arch	bfd/cpu-m32r.c	/^const bfd_arch_info_type bfd_m32r_arch =$/;"	v
bfd_m68hc11_arch	bfd/cpu-m68hc11.c	/^const bfd_arch_info_type bfd_m68hc11_arch =$/;"	v
bfd_m68hc12_arch	bfd/cpu-m68hc12.c	/^const bfd_arch_info_type bfd_m68hc12_arch =$/;"	v
bfd_m68hc12s_arch	bfd/cpu-m68hc12.c	/^const bfd_arch_info_type bfd_m68hc12s_arch =$/;"	v
bfd_m68k_arch	bfd/cpu-m68k.c	/^const bfd_arch_info_type bfd_m68k_arch =$/;"	v
bfd_m68k_compatible	bfd/cpu-m68k.c	/^bfd_m68k_compatible (const bfd_arch_info_type *a,$/;"	f	file:
bfd_m68k_elf32_create_embedded_relocs	bfd/elf32-m68k.c	/^bfd_m68k_elf32_create_embedded_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f
bfd_m68k_features_to_mach	bfd/cpu-m68k.c	/^int bfd_m68k_features_to_mach (unsigned features)$/;"	f
bfd_m68k_mach_to_features	bfd/cpu-m68k.c	/^bfd_m68k_mach_to_features (int mach)$/;"	f
bfd_m9s12x_arch	bfd/cpu-m9s12x.c	/^const bfd_arch_info_type bfd_m9s12x_arch =$/;"	v
bfd_m9s12xg_arch	bfd/cpu-m9s12xg.c	/^const bfd_arch_info_type bfd_m9s12xg_arch =$/;"	v
bfd_mach	bfd/cpu-sh.c	/^static struct { unsigned long bfd_mach, arch, arch_up; } bfd_to_arch_table[] =$/;"	m	struct:__anon1124	file:
bfd_mach	opcodes/mips-dis.c	/^  unsigned long bfd_mach;$/;"	m	struct:mips_arch_choice	file:
bfd_mach	sim/sh/sim-main.h	/^    unsigned long bfd_mach;$/;"	m	struct:__anon488::__anon489
bfd_mach_aarch64	bfd/bfd-in2.h	2375;"	d
bfd_mach_aarch64_ilp32	bfd/bfd-in2.h	2376;"	d
bfd_mach_alpha_ev4	bfd/bfd-in2.h	2182;"	d
bfd_mach_alpha_ev5	bfd/bfd-in2.h	2183;"	d
bfd_mach_alpha_ev6	bfd/bfd-in2.h	2184;"	d
bfd_mach_am33	bfd/bfd-in2.h	2239;"	d
bfd_mach_am33_2	bfd/bfd-in2.h	2240;"	d
bfd_mach_arc_a4	bfd/bfd-in2.h	2223;"	d
bfd_mach_arc_a5	bfd/bfd-in2.h	2224;"	d
bfd_mach_arc_arc600	bfd/bfd-in2.h	2225;"	d
bfd_mach_arc_arc601	bfd/bfd-in2.h	2226;"	d
bfd_mach_arc_arc700	bfd/bfd-in2.h	2227;"	d
bfd_mach_arc_arcv2	bfd/bfd-in2.h	2228;"	d
bfd_mach_arm_2	bfd/bfd-in2.h	2187;"	d
bfd_mach_arm_2a	bfd/bfd-in2.h	2188;"	d
bfd_mach_arm_3	bfd/bfd-in2.h	2189;"	d
bfd_mach_arm_3M	bfd/bfd-in2.h	2190;"	d
bfd_mach_arm_4	bfd/bfd-in2.h	2191;"	d
bfd_mach_arm_4T	bfd/bfd-in2.h	2192;"	d
bfd_mach_arm_5	bfd/bfd-in2.h	2193;"	d
bfd_mach_arm_5T	bfd/bfd-in2.h	2194;"	d
bfd_mach_arm_5TE	bfd/bfd-in2.h	2195;"	d
bfd_mach_arm_XScale	bfd/bfd-in2.h	2196;"	d
bfd_mach_arm_ep9312	bfd/bfd-in2.h	2197;"	d
bfd_mach_arm_iWMMXt	bfd/bfd-in2.h	2198;"	d
bfd_mach_arm_iWMMXt2	bfd/bfd-in2.h	2199;"	d
bfd_mach_arm_unknown	bfd/bfd-in2.h	2186;"	d
bfd_mach_avr1	bfd/bfd-in2.h	2282;"	d
bfd_mach_avr2	bfd/bfd-in2.h	2283;"	d
bfd_mach_avr25	bfd/bfd-in2.h	2284;"	d
bfd_mach_avr3	bfd/bfd-in2.h	2285;"	d
bfd_mach_avr31	bfd/bfd-in2.h	2286;"	d
bfd_mach_avr35	bfd/bfd-in2.h	2287;"	d
bfd_mach_avr4	bfd/bfd-in2.h	2288;"	d
bfd_mach_avr5	bfd/bfd-in2.h	2289;"	d
bfd_mach_avr51	bfd/bfd-in2.h	2290;"	d
bfd_mach_avr6	bfd/bfd-in2.h	2291;"	d
bfd_mach_avrtiny	bfd/bfd-in2.h	2292;"	d
bfd_mach_avrxmega1	bfd/bfd-in2.h	2293;"	d
bfd_mach_avrxmega2	bfd/bfd-in2.h	2294;"	d
bfd_mach_avrxmega3	bfd/bfd-in2.h	2295;"	d
bfd_mach_avrxmega4	bfd/bfd-in2.h	2296;"	d
bfd_mach_avrxmega5	bfd/bfd-in2.h	2297;"	d
bfd_mach_avrxmega6	bfd/bfd-in2.h	2298;"	d
bfd_mach_avrxmega7	bfd/bfd-in2.h	2299;"	d
bfd_mach_bfin	bfd/bfd-in2.h	2301;"	d
bfd_mach_cpu32	bfd/bfd-in2.h	1951;"	d
bfd_mach_cr16	bfd/bfd-in2.h	2303;"	d
bfd_mach_cr16c	bfd/bfd-in2.h	2305;"	d
bfd_mach_cris_v0_v10	bfd/bfd-in2.h	2309;"	d
bfd_mach_cris_v10_v32	bfd/bfd-in2.h	2311;"	d
bfd_mach_cris_v32	bfd/bfd-in2.h	2310;"	d
bfd_mach_crx	bfd/bfd-in2.h	2307;"	d
bfd_mach_d10v	bfd/bfd-in2.h	2143;"	d
bfd_mach_d10v_ts2	bfd/bfd-in2.h	2144;"	d
bfd_mach_d10v_ts3	bfd/bfd-in2.h	2145;"	d
bfd_mach_epiphany16	bfd/bfd-in2.h	2274;"	d
bfd_mach_epiphany32	bfd/bfd-in2.h	2275;"	d
bfd_mach_fido	bfd/bfd-in2.h	1952;"	d
bfd_mach_fr30	bfd/bfd-in2.h	2242;"	d
bfd_mach_fr300	bfd/bfd-in2.h	2246;"	d
bfd_mach_fr400	bfd/bfd-in2.h	2247;"	d
bfd_mach_fr450	bfd/bfd-in2.h	2248;"	d
bfd_mach_fr500	bfd/bfd-in2.h	2250;"	d
bfd_mach_fr550	bfd/bfd-in2.h	2251;"	d
bfd_mach_frv	bfd/bfd-in2.h	2244;"	d
bfd_mach_frvsimple	bfd/bfd-in2.h	2245;"	d
bfd_mach_frvtomcat	bfd/bfd-in2.h	2249;"	d
bfd_mach_ft32	bfd/bfd-in2.h	2255;"	d
bfd_mach_ft32b	bfd/bfd-in2.h	2256;"	d
bfd_mach_h8300	bfd/bfd-in2.h	2096;"	d
bfd_mach_h8300h	bfd/bfd-in2.h	2097;"	d
bfd_mach_h8300hn	bfd/bfd-in2.h	2099;"	d
bfd_mach_h8300s	bfd/bfd-in2.h	2098;"	d
bfd_mach_h8300sn	bfd/bfd-in2.h	2100;"	d
bfd_mach_h8300sx	bfd/bfd-in2.h	2101;"	d
bfd_mach_h8300sxn	bfd/bfd-in2.h	2102;"	d
bfd_mach_hppa10	bfd/bfd-in2.h	2138;"	d
bfd_mach_hppa11	bfd/bfd-in2.h	2139;"	d
bfd_mach_hppa20	bfd/bfd-in2.h	2140;"	d
bfd_mach_hppa20w	bfd/bfd-in2.h	2141;"	d
bfd_mach_i386_i386	bfd/bfd-in2.h	2071;"	d
bfd_mach_i386_i386_intel_syntax	bfd/bfd-in2.h	2074;"	d
bfd_mach_i386_i386_nacl	bfd/bfd-in2.h	2084;"	d
bfd_mach_i386_i8086	bfd/bfd-in2.h	2070;"	d
bfd_mach_i386_iamcu	bfd/bfd-in2.h	2089;"	d
bfd_mach_i386_iamcu_intel_syntax	bfd/bfd-in2.h	2090;"	d
bfd_mach_i386_intel_syntax	bfd/bfd-in2.h	2069;"	d
bfd_mach_i386_nacl	bfd/bfd-in2.h	2083;"	d
bfd_mach_ia64_elf32	bfd/bfd-in2.h	2266;"	d
bfd_mach_ia64_elf64	bfd/bfd-in2.h	2265;"	d
bfd_mach_iamcu	bfd/bfd-in2.h	2088;"	d
bfd_mach_ip2022	bfd/bfd-in2.h	2268;"	d
bfd_mach_ip2022ext	bfd/bfd-in2.h	2269;"	d
bfd_mach_iq10	bfd/bfd-in2.h	2272;"	d
bfd_mach_iq2000	bfd/bfd-in2.h	2271;"	d
bfd_mach_k1om	bfd/bfd-in2.h	2081;"	d
bfd_mach_k1om_intel_syntax	bfd/bfd-in2.h	2082;"	d
bfd_mach_l1om	bfd/bfd-in2.h	2078;"	d
bfd_mach_l1om_intel_syntax	bfd/bfd-in2.h	2079;"	d
bfd_mach_lm32	bfd/bfd-in2.h	2367;"	d
bfd_mach_loongarch32	bfd/bfd-in2.h	2391;"	d
bfd_mach_loongarch64	bfd/bfd-in2.h	2392;"	d
bfd_mach_m16c	bfd/bfd-in2.h	2230;"	d
bfd_mach_m32c	bfd/bfd-in2.h	2231;"	d
bfd_mach_m32r	bfd/bfd-in2.h	2233;"	d
bfd_mach_m32r2	bfd/bfd-in2.h	2235;"	d
bfd_mach_m32rx	bfd/bfd-in2.h	2234;"	d
bfd_mach_m68000	bfd/bfd-in2.h	1944;"	d
bfd_mach_m68008	bfd/bfd-in2.h	1945;"	d
bfd_mach_m68010	bfd/bfd-in2.h	1946;"	d
bfd_mach_m68020	bfd/bfd-in2.h	1947;"	d
bfd_mach_m68030	bfd/bfd-in2.h	1948;"	d
bfd_mach_m68040	bfd/bfd-in2.h	1949;"	d
bfd_mach_m68060	bfd/bfd-in2.h	1950;"	d
bfd_mach_m6812	bfd/bfd-in2.h	2151;"	d
bfd_mach_m6812_default	bfd/bfd-in2.h	2150;"	d
bfd_mach_m6812s	bfd/bfd-in2.h	2152;"	d
bfd_mach_mcf_isa_a	bfd/bfd-in2.h	1954;"	d
bfd_mach_mcf_isa_a_emac	bfd/bfd-in2.h	1956;"	d
bfd_mach_mcf_isa_a_mac	bfd/bfd-in2.h	1955;"	d
bfd_mach_mcf_isa_a_nodiv	bfd/bfd-in2.h	1953;"	d
bfd_mach_mcf_isa_aplus	bfd/bfd-in2.h	1957;"	d
bfd_mach_mcf_isa_aplus_emac	bfd/bfd-in2.h	1959;"	d
bfd_mach_mcf_isa_aplus_mac	bfd/bfd-in2.h	1958;"	d
bfd_mach_mcf_isa_b	bfd/bfd-in2.h	1963;"	d
bfd_mach_mcf_isa_b_emac	bfd/bfd-in2.h	1965;"	d
bfd_mach_mcf_isa_b_float	bfd/bfd-in2.h	1966;"	d
bfd_mach_mcf_isa_b_float_emac	bfd/bfd-in2.h	1968;"	d
bfd_mach_mcf_isa_b_float_mac	bfd/bfd-in2.h	1967;"	d
bfd_mach_mcf_isa_b_mac	bfd/bfd-in2.h	1964;"	d
bfd_mach_mcf_isa_b_nousp	bfd/bfd-in2.h	1960;"	d
bfd_mach_mcf_isa_b_nousp_emac	bfd/bfd-in2.h	1962;"	d
bfd_mach_mcf_isa_b_nousp_mac	bfd/bfd-in2.h	1961;"	d
bfd_mach_mcf_isa_c	bfd/bfd-in2.h	1969;"	d
bfd_mach_mcf_isa_c_emac	bfd/bfd-in2.h	1971;"	d
bfd_mach_mcf_isa_c_mac	bfd/bfd-in2.h	1970;"	d
bfd_mach_mcf_isa_c_nodiv	bfd/bfd-in2.h	1972;"	d
bfd_mach_mcf_isa_c_nodiv_emac	bfd/bfd-in2.h	1974;"	d
bfd_mach_mcf_isa_c_nodiv_mac	bfd/bfd-in2.h	1973;"	d
bfd_mach_mep	bfd/bfd-in2.h	2259;"	d
bfd_mach_mep_c5	bfd/bfd-in2.h	2261;"	d
bfd_mach_mep_h1	bfd/bfd-in2.h	2260;"	d
bfd_mach_metag	bfd/bfd-in2.h	2263;"	d
bfd_mach_mips10000	bfd/bfd-in2.h	2041;"	d
bfd_mach_mips12000	bfd/bfd-in2.h	2042;"	d
bfd_mach_mips14000	bfd/bfd-in2.h	2043;"	d
bfd_mach_mips16	bfd/bfd-in2.h	2045;"	d
bfd_mach_mips16000	bfd/bfd-in2.h	2044;"	d
bfd_mach_mips3000	bfd/bfd-in2.h	2022;"	d
bfd_mach_mips3900	bfd/bfd-in2.h	2023;"	d
bfd_mach_mips4000	bfd/bfd-in2.h	2024;"	d
bfd_mach_mips4010	bfd/bfd-in2.h	2025;"	d
bfd_mach_mips4100	bfd/bfd-in2.h	2026;"	d
bfd_mach_mips4111	bfd/bfd-in2.h	2027;"	d
bfd_mach_mips4120	bfd/bfd-in2.h	2028;"	d
bfd_mach_mips4300	bfd/bfd-in2.h	2029;"	d
bfd_mach_mips4400	bfd/bfd-in2.h	2030;"	d
bfd_mach_mips4600	bfd/bfd-in2.h	2031;"	d
bfd_mach_mips4650	bfd/bfd-in2.h	2032;"	d
bfd_mach_mips5	bfd/bfd-in2.h	2046;"	d
bfd_mach_mips5000	bfd/bfd-in2.h	2033;"	d
bfd_mach_mips5400	bfd/bfd-in2.h	2034;"	d
bfd_mach_mips5500	bfd/bfd-in2.h	2035;"	d
bfd_mach_mips5900	bfd/bfd-in2.h	2036;"	d
bfd_mach_mips6000	bfd/bfd-in2.h	2037;"	d
bfd_mach_mips7000	bfd/bfd-in2.h	2038;"	d
bfd_mach_mips8000	bfd/bfd-in2.h	2039;"	d
bfd_mach_mips9000	bfd/bfd-in2.h	2040;"	d
bfd_mach_mips_interaptiv_mr2	bfd/bfd-in2.h	2056;"	d
bfd_mach_mips_loongson_2e	bfd/bfd-in2.h	2047;"	d
bfd_mach_mips_loongson_2f	bfd/bfd-in2.h	2048;"	d
bfd_mach_mips_loongson_3a	bfd/bfd-in2.h	2049;"	d
bfd_mach_mips_micromips	bfd/bfd-in2.h	2067;"	d
bfd_mach_mips_octeon	bfd/bfd-in2.h	2051;"	d
bfd_mach_mips_octeon2	bfd/bfd-in2.h	2053;"	d
bfd_mach_mips_octeon3	bfd/bfd-in2.h	2054;"	d
bfd_mach_mips_octeonp	bfd/bfd-in2.h	2052;"	d
bfd_mach_mips_sb1	bfd/bfd-in2.h	2050;"	d
bfd_mach_mips_xlr	bfd/bfd-in2.h	2055;"	d
bfd_mach_mipsisa32	bfd/bfd-in2.h	2057;"	d
bfd_mach_mipsisa32r2	bfd/bfd-in2.h	2058;"	d
bfd_mach_mipsisa32r3	bfd/bfd-in2.h	2059;"	d
bfd_mach_mipsisa32r5	bfd/bfd-in2.h	2060;"	d
bfd_mach_mipsisa32r6	bfd/bfd-in2.h	2061;"	d
bfd_mach_mipsisa64	bfd/bfd-in2.h	2062;"	d
bfd_mach_mipsisa64r2	bfd/bfd-in2.h	2063;"	d
bfd_mach_mipsisa64r3	bfd/bfd-in2.h	2064;"	d
bfd_mach_mipsisa64r5	bfd/bfd-in2.h	2065;"	d
bfd_mach_mipsisa64r6	bfd/bfd-in2.h	2066;"	d
bfd_mach_mn10300	bfd/bfd-in2.h	2238;"	d
bfd_mach_moxie	bfd/bfd-in2.h	2253;"	d
bfd_mach_mrisc2	bfd/bfd-in2.h	2278;"	d
bfd_mach_ms1	bfd/bfd-in2.h	2277;"	d
bfd_mach_ms2	bfd/bfd-in2.h	2279;"	d
bfd_mach_msp11	bfd/bfd-in2.h	2329;"	d
bfd_mach_msp110	bfd/bfd-in2.h	2330;"	d
bfd_mach_msp12	bfd/bfd-in2.h	2331;"	d
bfd_mach_msp13	bfd/bfd-in2.h	2332;"	d
bfd_mach_msp14	bfd/bfd-in2.h	2333;"	d
bfd_mach_msp15	bfd/bfd-in2.h	2334;"	d
bfd_mach_msp16	bfd/bfd-in2.h	2335;"	d
bfd_mach_msp20	bfd/bfd-in2.h	2336;"	d
bfd_mach_msp21	bfd/bfd-in2.h	2337;"	d
bfd_mach_msp22	bfd/bfd-in2.h	2338;"	d
bfd_mach_msp23	bfd/bfd-in2.h	2339;"	d
bfd_mach_msp24	bfd/bfd-in2.h	2340;"	d
bfd_mach_msp26	bfd/bfd-in2.h	2341;"	d
bfd_mach_msp31	bfd/bfd-in2.h	2342;"	d
bfd_mach_msp32	bfd/bfd-in2.h	2343;"	d
bfd_mach_msp33	bfd/bfd-in2.h	2344;"	d
bfd_mach_msp41	bfd/bfd-in2.h	2345;"	d
bfd_mach_msp42	bfd/bfd-in2.h	2346;"	d
bfd_mach_msp43	bfd/bfd-in2.h	2347;"	d
bfd_mach_msp430x	bfd/bfd-in2.h	2349;"	d
bfd_mach_msp44	bfd/bfd-in2.h	2348;"	d
bfd_mach_msp46	bfd/bfd-in2.h	2350;"	d
bfd_mach_msp47	bfd/bfd-in2.h	2351;"	d
bfd_mach_msp54	bfd/bfd-in2.h	2352;"	d
bfd_mach_n1	bfd/bfd-in2.h	2201;"	d
bfd_mach_n1h	bfd/bfd-in2.h	2202;"	d
bfd_mach_n1h_v2	bfd/bfd-in2.h	2203;"	d
bfd_mach_n1h_v3	bfd/bfd-in2.h	2204;"	d
bfd_mach_n1h_v3m	bfd/bfd-in2.h	2205;"	d
bfd_mach_nfp3200	bfd/bfd-in2.h	2388;"	d
bfd_mach_nfp6000	bfd/bfd-in2.h	2389;"	d
bfd_mach_nios2	bfd/bfd-in2.h	2378;"	d
bfd_mach_nios2r1	bfd/bfd-in2.h	2379;"	d
bfd_mach_nios2r2	bfd/bfd-in2.h	2380;"	d
bfd_mach_o_alloc_and_read	bfd/mach-o.c	/^bfd_mach_o_alloc_and_read (bfd *abfd, unsigned int off, unsigned int size)$/;"	f	file:
bfd_mach_o_append_command	bfd/mach-o.c	/^bfd_mach_o_append_command (bfd *abfd, bfd_mach_o_load_command *cmd)$/;"	f	file:
bfd_mach_o_append_section_to_segment	bfd/mach-o.c	/^bfd_mach_o_append_section_to_segment (bfd_mach_o_segment_command *seg,$/;"	f	file:
bfd_mach_o_archive_p	bfd/mach-o.c	6034;"	d	file:
bfd_mach_o_arm64_bfd_reloc_name_lookup	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_arm64_bfd_reloc_type_lookup	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_arm64_canonicalize_one_reloc	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_canonicalize_one_reloc (bfd *       abfd,$/;"	f	file:
bfd_mach_o_arm64_core_p	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_core_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_arm64_mkobject	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_mkobject (bfd *abfd)$/;"	f	file:
bfd_mach_o_arm64_object_p	bfd/mach-o-aarch64.c	/^bfd_mach_o_arm64_object_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_arm_bfd_reloc_name_lookup	bfd/mach-o-arm.c	/^bfd_mach_o_arm_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_arm_bfd_reloc_type_lookup	bfd/mach-o-arm.c	/^bfd_mach_o_arm_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_arm_canonicalize_one_reloc	bfd/mach-o-arm.c	/^bfd_mach_o_arm_canonicalize_one_reloc (bfd *       abfd,$/;"	f	file:
bfd_mach_o_arm_core_p	bfd/mach-o-arm.c	/^bfd_mach_o_arm_core_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_arm_mkobject	bfd/mach-o-arm.c	/^bfd_mach_o_arm_mkobject (bfd *abfd)$/;"	f	file:
bfd_mach_o_arm_object_p	bfd/mach-o-arm.c	/^bfd_mach_o_arm_object_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_asymbol	bfd/mach-o.h	/^bfd_mach_o_asymbol;$/;"	t	typeref:struct:bfd_mach_o_asymbol
bfd_mach_o_asymbol	bfd/mach-o.h	/^typedef struct bfd_mach_o_asymbol$/;"	s
bfd_mach_o_backend_data	bfd/mach-o.h	/^bfd_mach_o_backend_data;$/;"	t	typeref:struct:bfd_mach_o_backend_data
bfd_mach_o_backend_data	bfd/mach-o.h	/^typedef struct bfd_mach_o_backend_data$/;"	s
bfd_mach_o_bfd_copy_link_hash_symbol_type	bfd/mach-o-target.c	43;"	d	file:
bfd_mach_o_bfd_copy_private_bfd_data	bfd/mach-o-target.c	60;"	d	file:
bfd_mach_o_bfd_copy_private_header_data	bfd/mach-o.c	/^bfd_mach_o_bfd_copy_private_header_data (bfd *ibfd, bfd *obfd)$/;"	f
bfd_mach_o_bfd_copy_private_section_data	bfd/mach-o.c	/^bfd_mach_o_bfd_copy_private_section_data (bfd *ibfd, asection *isection,$/;"	f
bfd_mach_o_bfd_copy_private_symbol_data	bfd/mach-o.c	/^bfd_mach_o_bfd_copy_private_symbol_data (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f
bfd_mach_o_bfd_define_common_symbol	bfd/mach-o-target.c	57;"	d	file:
bfd_mach_o_bfd_define_start_stop	bfd/mach-o-target.c	59;"	d	file:
bfd_mach_o_bfd_discard_group	bfd/mach-o-target.c	55;"	d	file:
bfd_mach_o_bfd_final_link	bfd/mach-o-target.c	45;"	d	file:
bfd_mach_o_bfd_free_cached_info	bfd/mach-o-target.c	27;"	d	file:
bfd_mach_o_bfd_gc_sections	bfd/mach-o-target.c	51;"	d	file:
bfd_mach_o_bfd_get_relocated_section_contents	bfd/mach-o-target.c	38;"	d	file:
bfd_mach_o_bfd_is_group_section	bfd/mach-o-target.c	54;"	d	file:
bfd_mach_o_bfd_is_local_label_name	bfd/mach-o-target.c	31;"	d	file:
bfd_mach_o_bfd_is_target_special_symbol	bfd/mach-o-target.c	30;"	d	file:
bfd_mach_o_bfd_link_add_symbols	bfd/mach-o-target.c	41;"	d	file:
bfd_mach_o_bfd_link_check_relocs	bfd/mach-o-target.c	47;"	d	file:
bfd_mach_o_bfd_link_hash_table_create	bfd/mach-o-target.c	40;"	d	file:
bfd_mach_o_bfd_link_hide_symbol	bfd/mach-o-target.c	58;"	d	file:
bfd_mach_o_bfd_link_just_syms	bfd/mach-o-target.c	42;"	d	file:
bfd_mach_o_bfd_link_split_section	bfd/mach-o-target.c	46;"	d	file:
bfd_mach_o_bfd_lookup_section_flags	bfd/mach-o-target.c	52;"	d	file:
bfd_mach_o_bfd_make_debug_symbol	bfd/mach-o-target.c	35;"	d	file:
bfd_mach_o_bfd_merge_private_bfd_data	bfd/mach-o-target.c	48;"	d	file:
bfd_mach_o_bfd_merge_sections	bfd/mach-o-target.c	53;"	d	file:
bfd_mach_o_bfd_print_private_bfd_data	bfd/mach-o-target.c	29;"	d	file:
bfd_mach_o_bfd_print_private_bfd_data	bfd/mach-o.c	/^bfd_mach_o_bfd_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f
bfd_mach_o_bfd_relax_section	bfd/mach-o-target.c	39;"	d	file:
bfd_mach_o_bfd_reloc_name_lookup	bfd/mach-o-aarch64.c	37;"	d	file:
bfd_mach_o_bfd_reloc_name_lookup	bfd/mach-o-arm.c	35;"	d	file:
bfd_mach_o_bfd_reloc_name_lookup	bfd/mach-o-i386.c	407;"	d	file:
bfd_mach_o_bfd_reloc_name_lookup	bfd/mach-o-x86-64.c	377;"	d	file:
bfd_mach_o_bfd_reloc_name_lookup	bfd/mach-o.c	5983;"	d	file:
bfd_mach_o_bfd_reloc_type_lookup	bfd/mach-o-aarch64.c	36;"	d	file:
bfd_mach_o_bfd_reloc_type_lookup	bfd/mach-o-arm.c	34;"	d	file:
bfd_mach_o_bfd_reloc_type_lookup	bfd/mach-o-i386.c	406;"	d	file:
bfd_mach_o_bfd_reloc_type_lookup	bfd/mach-o-x86-64.c	376;"	d	file:
bfd_mach_o_bfd_reloc_type_lookup	bfd/mach-o.c	5982;"	d	file:
bfd_mach_o_bfd_set_private_flags	bfd/mach-o-target.c	49;"	d	file:
bfd_mach_o_bfd_set_private_flags	bfd/mach-o.c	/^bfd_mach_o_bfd_set_private_flags (bfd *abfd, flagword flags)$/;"	f
bfd_mach_o_build_commands	bfd/mach-o.c	/^bfd_mach_o_build_commands (bfd *abfd)$/;"	f
bfd_mach_o_build_dysymtab	bfd/mach-o.c	/^bfd_mach_o_build_dysymtab (bfd *abfd, bfd_mach_o_dysymtab_command *cmd)$/;"	f	file:
bfd_mach_o_build_exec_seg_command	bfd/mach-o.c	/^bfd_mach_o_build_exec_seg_command (bfd *abfd, bfd_mach_o_segment_command *seg)$/;"	f	file:
bfd_mach_o_build_obj_seg_command	bfd/mach-o.c	/^bfd_mach_o_build_obj_seg_command (bfd *abfd, bfd_mach_o_segment_command *seg)$/;"	f	file:
bfd_mach_o_canonicalize_dynamic_reloc	bfd/mach-o.c	/^bfd_mach_o_canonicalize_dynamic_reloc (bfd *abfd, arelent **rels,$/;"	f
bfd_mach_o_canonicalize_dynamic_symtab	bfd/mach-o-target.c	66;"	d	file:
bfd_mach_o_canonicalize_non_scattered_reloc	bfd/mach-o.c	/^bfd_mach_o_canonicalize_non_scattered_reloc (bfd *abfd,$/;"	f
bfd_mach_o_canonicalize_one_reloc	bfd/mach-o-aarch64.c	32;"	d	file:
bfd_mach_o_canonicalize_one_reloc	bfd/mach-o-arm.c	32;"	d	file:
bfd_mach_o_canonicalize_one_reloc	bfd/mach-o-i386.c	399;"	d	file:
bfd_mach_o_canonicalize_one_reloc	bfd/mach-o-x86-64.c	373;"	d	file:
bfd_mach_o_canonicalize_one_reloc	bfd/mach-o.c	5985;"	d	file:
bfd_mach_o_canonicalize_reloc	bfd/mach-o.c	/^bfd_mach_o_canonicalize_reloc (bfd *abfd, asection *asect,$/;"	f
bfd_mach_o_canonicalize_relocs	bfd/mach-o.c	/^bfd_mach_o_canonicalize_relocs (bfd *abfd, unsigned long filepos,$/;"	f	file:
bfd_mach_o_canonicalize_symtab	bfd/mach-o.c	/^bfd_mach_o_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f
bfd_mach_o_cf_symbols	bfd/mach-o.c	/^bfd_mach_o_cf_symbols (const void *a, const void *b)$/;"	f	file:
bfd_mach_o_close_and_cleanup	bfd/mach-o.c	/^bfd_mach_o_close_and_cleanup (bfd *abfd)$/;"	f
bfd_mach_o_close_and_cleanup	bfd/mach-o.c	6029;"	d	file:
bfd_mach_o_construct_extended_name_table	bfd/mach-o-target.c	73;"	d	file:
bfd_mach_o_convert_architecture	bfd/mach-o.c	/^bfd_mach_o_convert_architecture (bfd_mach_o_cpu_type mtype,$/;"	f	file:
bfd_mach_o_convert_section_name_to_bfd	bfd/mach-o.c	/^bfd_mach_o_convert_section_name_to_bfd (bfd *abfd, const char *segname,$/;"	f
bfd_mach_o_convert_section_name_to_mach_o	bfd/mach-o.c	/^bfd_mach_o_convert_section_name_to_mach_o (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_core_fetch_environment	bfd/mach-o.c	/^bfd_mach_o_core_fetch_environment (bfd *abfd,$/;"	f
bfd_mach_o_core_file_failing_command	bfd/mach-o.c	/^bfd_mach_o_core_file_failing_command (bfd *abfd)$/;"	f
bfd_mach_o_core_file_failing_signal	bfd/mach-o.c	/^bfd_mach_o_core_file_failing_signal (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
bfd_mach_o_core_file_matches_executable_p	bfd/mach-o-target.c	61;"	d	file:
bfd_mach_o_core_file_pid	bfd/mach-o-target.c	62;"	d	file:
bfd_mach_o_core_p	bfd/mach-o-aarch64.c	29;"	d	file:
bfd_mach_o_core_p	bfd/mach-o-arm.c	29;"	d	file:
bfd_mach_o_core_p	bfd/mach-o-i386.c	29;"	d	file:
bfd_mach_o_core_p	bfd/mach-o-x86-64.c	29;"	d	file:
bfd_mach_o_core_p	bfd/mach-o.c	34;"	d	file:
bfd_mach_o_count_indirect_symbols	bfd/mach-o.c	/^bfd_mach_o_count_indirect_symbols (bfd *abfd, bfd_mach_o_data_struct *mdata)$/;"	f	file:
bfd_mach_o_count_symbols	bfd/mach-o.c	/^bfd_mach_o_count_symbols (bfd *abfd)$/;"	f	file:
bfd_mach_o_cpu_subtype	include/mach-o/loader.h	/^bfd_mach_o_cpu_subtype;$/;"	t	typeref:enum:bfd_mach_o_cpu_subtype
bfd_mach_o_cpu_subtype	include/mach-o/loader.h	/^typedef enum bfd_mach_o_cpu_subtype$/;"	g
bfd_mach_o_cpu_type	include/mach-o/loader.h	/^bfd_mach_o_cpu_type;$/;"	t	typeref:enum:bfd_mach_o_cpu_type
bfd_mach_o_cpu_type	include/mach-o/loader.h	/^typedef enum bfd_mach_o_cpu_type$/;"	g
bfd_mach_o_data_in_code_entry_kind	include/mach-o/loader.h	/^typedef enum bfd_mach_o_data_in_code_entry_kind$/;"	g
bfd_mach_o_data_in_code_entry_kind	include/mach-o/loader.h	/^} bfd_mach_o_data_in_code_entry_kind;$/;"	t	typeref:enum:bfd_mach_o_data_in_code_entry_kind
bfd_mach_o_data_struct	bfd/mach-o.h	/^bfd_mach_o_data_struct;$/;"	t	typeref:struct:mach_o_data_struct
bfd_mach_o_dsym_for_uuid_p	bfd/mach-o.c	/^bfd_mach_o_dsym_for_uuid_p (bfd *abfd, const bfd_mach_o_uuid_command *uuid_cmd)$/;"	f	file:
bfd_mach_o_dyld_info_command	bfd/mach-o.h	/^bfd_mach_o_dyld_info_command;$/;"	t	typeref:struct:bfd_mach_o_dyld_info_command
bfd_mach_o_dyld_info_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_dyld_info_command$/;"	s
bfd_mach_o_dylib_command	bfd/mach-o.h	/^bfd_mach_o_dylib_command;$/;"	t	typeref:struct:bfd_mach_o_dylib_command
bfd_mach_o_dylib_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_dylib_command$/;"	s
bfd_mach_o_dylib_module	bfd/mach-o.h	/^bfd_mach_o_dylib_module;$/;"	t	typeref:struct:bfd_mach_o_dylib_module
bfd_mach_o_dylib_module	bfd/mach-o.h	/^typedef struct bfd_mach_o_dylib_module$/;"	s
bfd_mach_o_dylib_reference	bfd/mach-o.h	/^bfd_mach_o_dylib_reference;$/;"	t	typeref:struct:bfd_mach_o_dylib_reference
bfd_mach_o_dylib_reference	bfd/mach-o.h	/^typedef struct bfd_mach_o_dylib_reference$/;"	s
bfd_mach_o_dylib_table_of_content	bfd/mach-o.h	/^bfd_mach_o_dylib_table_of_content;$/;"	t	typeref:struct:bfd_mach_o_dylib_table_of_content
bfd_mach_o_dylib_table_of_content	bfd/mach-o.h	/^typedef struct bfd_mach_o_dylib_table_of_content$/;"	s
bfd_mach_o_dylinker_command	bfd/mach-o.h	/^bfd_mach_o_dylinker_command;$/;"	t	typeref:struct:bfd_mach_o_dylinker_command
bfd_mach_o_dylinker_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_dylinker_command$/;"	s
bfd_mach_o_dysymtab_command	bfd/mach-o.h	/^bfd_mach_o_dysymtab_command;$/;"	t	typeref:struct:bfd_mach_o_dysymtab_command
bfd_mach_o_dysymtab_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_dysymtab_command$/;"	s
bfd_mach_o_encryption_info_command	bfd/mach-o.h	/^bfd_mach_o_encryption_info_command;$/;"	t	typeref:struct:bfd_mach_o_encryption_info_command
bfd_mach_o_encryption_info_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_encryption_info_command$/;"	s
bfd_mach_o_fat_archive_p	bfd/mach-o.c	/^bfd_mach_o_fat_archive_p (bfd *abfd)$/;"	f
bfd_mach_o_fat_extract	bfd/mach-o.c	/^bfd_mach_o_fat_extract (bfd *abfd,$/;"	f
bfd_mach_o_fat_member_init	bfd/mach-o.c	/^bfd_mach_o_fat_member_init (bfd *abfd,$/;"	f	file:
bfd_mach_o_fat_openr_next_archived_file	bfd/mach-o.c	/^bfd_mach_o_fat_openr_next_archived_file (bfd *archive, bfd *prev)$/;"	f
bfd_mach_o_fat_stat_arch_elt	bfd/mach-o.c	/^bfd_mach_o_fat_stat_arch_elt (bfd *abfd, struct stat *buf)$/;"	f	file:
bfd_mach_o_filetype	include/mach-o/loader.h	/^bfd_mach_o_filetype;$/;"	t	typeref:enum:bfd_mach_o_filetype
bfd_mach_o_filetype	include/mach-o/loader.h	/^typedef enum bfd_mach_o_filetype$/;"	g
bfd_mach_o_find_dsym	bfd/mach-o.c	/^bfd_mach_o_find_dsym (const char *dsym_filename,$/;"	f	file:
bfd_mach_o_find_inliner_info	bfd/mach-o-target.c	33;"	d	file:
bfd_mach_o_find_line	bfd/mach-o.h	697;"	d
bfd_mach_o_find_nearest_line	bfd/mach-o.c	/^bfd_mach_o_find_nearest_line (bfd *abfd,$/;"	f
bfd_mach_o_flatten_sections	bfd/mach-o.c	/^bfd_mach_o_flatten_sections (bfd *abfd)$/;"	f	file:
bfd_mach_o_follow_dsym	bfd/mach-o.c	/^bfd_mach_o_follow_dsym (bfd *abfd)$/;"	f	file:
bfd_mach_o_free_cached_info	bfd/mach-o.c	/^bfd_mach_o_free_cached_info (bfd *abfd)$/;"	f
bfd_mach_o_fvmlib_command	bfd/mach-o.h	/^bfd_mach_o_fvmlib_command;$/;"	t	typeref:struct:bfd_mach_o_fvmlib_command
bfd_mach_o_fvmlib_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_fvmlib_command$/;"	s
bfd_mach_o_gen_core_p	bfd/mach-o.c	/^bfd_mach_o_gen_core_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_gen_mkobject	bfd/mach-o.c	/^bfd_mach_o_gen_mkobject (bfd *abfd)$/;"	f	file:
bfd_mach_o_gen_object_p	bfd/mach-o.c	/^bfd_mach_o_gen_object_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_generic_stat_arch_elt	bfd/mach-o.c	6032;"	d	file:
bfd_mach_o_get_backend_data	bfd/mach-o.h	638;"	d
bfd_mach_o_get_base_address	bfd/mach-o.c	/^bfd_mach_o_get_base_address (bfd *abfd)$/;"	f
bfd_mach_o_get_data	bfd/mach-o.h	637;"	d
bfd_mach_o_get_dynamic_reloc_upper_bound	bfd/mach-o.c	/^bfd_mach_o_get_dynamic_reloc_upper_bound (bfd *abfd)$/;"	f
bfd_mach_o_get_dynamic_symtab_upper_bound	bfd/mach-o-target.c	65;"	d	file:
bfd_mach_o_get_elt_at_index	bfd/mach-o-target.c	76;"	d	file:
bfd_mach_o_get_lineno	bfd/mach-o-target.c	32;"	d	file:
bfd_mach_o_get_mach_o_section	bfd/mach-o.h	642;"	d
bfd_mach_o_get_reloc_upper_bound	bfd/mach-o.c	/^bfd_mach_o_get_reloc_upper_bound (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_mach_o_get_section_attribute_from_name	bfd/mach-o.c	/^bfd_mach_o_get_section_attribute_from_name (const char *name)$/;"	f
bfd_mach_o_get_section_contents	bfd/mach-o-target.c	50;"	d	file:
bfd_mach_o_get_section_contents_in_window	bfd/mach-o-target.c	28;"	d	file:
bfd_mach_o_get_section_type_from_name	bfd/mach-o.c	/^bfd_mach_o_get_section_type_from_name (bfd *abfd, const char *name)$/;"	f
bfd_mach_o_get_symbol_info	bfd/mach-o.c	/^bfd_mach_o_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_mach_o_get_symbol_version_string	bfd/mach-o-target.c	34;"	d	file:
bfd_mach_o_get_symtab_upper_bound	bfd/mach-o.c	/^bfd_mach_o_get_symtab_upper_bound (bfd *abfd)$/;"	f
bfd_mach_o_get_synthetic_symtab	bfd/mach-o.c	/^bfd_mach_o_get_synthetic_symtab (bfd *abfd,$/;"	f
bfd_mach_o_header	bfd/mach-o.h	/^bfd_mach_o_header;$/;"	t	typeref:struct:bfd_mach_o_header
bfd_mach_o_header	bfd/mach-o.h	/^typedef struct bfd_mach_o_header$/;"	s
bfd_mach_o_header_flags	include/mach-o/loader.h	/^bfd_mach_o_header_flags;$/;"	t	typeref:enum:bfd_mach_o_header_flags
bfd_mach_o_header_flags	include/mach-o/loader.h	/^typedef enum bfd_mach_o_header_flags$/;"	g
bfd_mach_o_header_p	bfd/mach-o.c	/^bfd_mach_o_header_p (bfd *abfd,$/;"	f
bfd_mach_o_i386_bfd_reloc_name_lookup	bfd/mach-o-i386.c	/^bfd_mach_o_i386_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_i386_bfd_reloc_type_lookup	bfd/mach-o-i386.c	/^bfd_mach_o_i386_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_i386_canonicalize_one_reloc	bfd/mach-o-i386.c	/^bfd_mach_o_i386_canonicalize_one_reloc (bfd *       abfd,$/;"	f	file:
bfd_mach_o_i386_core_p	bfd/mach-o-i386.c	/^bfd_mach_o_i386_core_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_i386_flavour_string	bfd/mach-o.c	/^bfd_mach_o_i386_flavour_string (unsigned int flavour)$/;"	f	file:
bfd_mach_o_i386_mkobject	bfd/mach-o-i386.c	/^bfd_mach_o_i386_mkobject (bfd *abfd)$/;"	f	file:
bfd_mach_o_i386_object_p	bfd/mach-o-i386.c	/^bfd_mach_o_i386_object_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_i386_print_thread	bfd/mach-o-i386.c	/^bfd_mach_o_i386_print_thread (bfd *abfd, bfd_mach_o_thread_flavour *thread,$/;"	f	file:
bfd_mach_o_i386_swap_reloc_out	bfd/mach-o-i386.c	/^bfd_mach_o_i386_swap_reloc_out (arelent *rel, bfd_mach_o_reloc_info *rinfo)$/;"	f	file:
bfd_mach_o_i386_thread_flavour	include/mach-o/loader.h	/^bfd_mach_o_i386_thread_flavour;$/;"	t	typeref:enum:bfd_mach_o_i386_thread_flavour
bfd_mach_o_i386_thread_flavour	include/mach-o/loader.h	/^typedef enum bfd_mach_o_i386_thread_flavour$/;"	g
bfd_mach_o_init_section_from_mach_o	bfd/mach-o.c	/^bfd_mach_o_init_section_from_mach_o (bfd *abfd, asection *sec,$/;"	f	file:
bfd_mach_o_init_segment	bfd/mach-o.c	/^bfd_mach_o_init_segment (bfd_mach_o_data_struct *mdata,$/;"	f	file:
bfd_mach_o_layout_commands	bfd/mach-o.c	/^bfd_mach_o_layout_commands (bfd_mach_o_data_struct *mdata)$/;"	f	file:
bfd_mach_o_linkedit_command	bfd/mach-o.h	/^bfd_mach_o_linkedit_command;$/;"	t	typeref:struct:bfd_mach_o_linkedit_command
bfd_mach_o_linkedit_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_linkedit_command$/;"	s
bfd_mach_o_load_command	bfd/mach-o.h	/^bfd_mach_o_load_command;$/;"	t	typeref:struct:bfd_mach_o_load_command
bfd_mach_o_load_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_load_command$/;"	s
bfd_mach_o_load_command_type	include/mach-o/loader.h	/^bfd_mach_o_load_command_type;$/;"	t	typeref:enum:bfd_mach_o_load_command_type
bfd_mach_o_load_command_type	include/mach-o/loader.h	/^typedef enum bfd_mach_o_load_command_type$/;"	g
bfd_mach_o_lookup_command	bfd/mach-o.c	/^bfd_mach_o_lookup_command (bfd *abfd,$/;"	f
bfd_mach_o_lookup_uuid_command	bfd/mach-o.c	/^bfd_mach_o_lookup_uuid_command (bfd *abfd)$/;"	f	file:
bfd_mach_o_mach_header_magic	include/mach-o/loader.h	/^bfd_mach_o_mach_header_magic;$/;"	t	typeref:enum:bfd_mach_o_mach_header_magic
bfd_mach_o_mach_header_magic	include/mach-o/loader.h	/^typedef enum bfd_mach_o_mach_header_magic$/;"	g
bfd_mach_o_main_command	bfd/mach-o.h	/^bfd_mach_o_main_command;$/;"	t	typeref:struct:bfd_mach_o_main_command
bfd_mach_o_main_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_main_command$/;"	s
bfd_mach_o_make_bfd_section	bfd/mach-o.c	/^bfd_mach_o_make_bfd_section (bfd *abfd,$/;"	f	file:
bfd_mach_o_make_empty_symbol	bfd/mach-o.c	/^bfd_mach_o_make_empty_symbol (bfd *abfd)$/;"	f
bfd_mach_o_mangle_sections	bfd/mach-o.c	/^bfd_mach_o_mangle_sections (bfd *abfd, bfd_mach_o_data_struct *mdata)$/;"	f	file:
bfd_mach_o_mangle_symbols	bfd/mach-o.c	/^bfd_mach_o_mangle_symbols (bfd *abfd)$/;"	f	file:
bfd_mach_o_minisymbol_to_symbol	bfd/mach-o-target.c	37;"	d	file:
bfd_mach_o_mkarchive	bfd/mach-o.c	6027;"	d	file:
bfd_mach_o_mkobject	bfd/mach-o-aarch64.c	30;"	d	file:
bfd_mach_o_mkobject	bfd/mach-o-arm.c	30;"	d	file:
bfd_mach_o_mkobject	bfd/mach-o-i386.c	30;"	d	file:
bfd_mach_o_mkobject	bfd/mach-o-x86-64.c	30;"	d	file:
bfd_mach_o_mkobject	bfd/mach-o.c	35;"	d	file:
bfd_mach_o_mkobject_init	bfd/mach-o.c	/^bfd_mach_o_mkobject_init (bfd *abfd)$/;"	f
bfd_mach_o_new_section_hook	bfd/mach-o.c	/^bfd_mach_o_new_section_hook (bfd *abfd, asection *sec)$/;"	f
bfd_mach_o_object_p	bfd/mach-o-aarch64.c	28;"	d	file:
bfd_mach_o_object_p	bfd/mach-o-arm.c	28;"	d	file:
bfd_mach_o_object_p	bfd/mach-o-i386.c	28;"	d	file:
bfd_mach_o_object_p	bfd/mach-o-x86-64.c	28;"	d	file:
bfd_mach_o_object_p	bfd/mach-o.c	33;"	d	file:
bfd_mach_o_openr_next_archived_file	bfd/mach-o.c	6033;"	d	file:
bfd_mach_o_pad4	bfd/mach-o.c	/^bfd_mach_o_pad4 (bfd *abfd, unsigned int len)$/;"	f	file:
bfd_mach_o_pad_command	bfd/mach-o.c	/^bfd_mach_o_pad_command (bfd *abfd, unsigned int len)$/;"	f	file:
bfd_mach_o_ppc_flavour_string	bfd/mach-o.c	/^bfd_mach_o_ppc_flavour_string (unsigned int flavour)$/;"	f	file:
bfd_mach_o_ppc_thread_flavour	include/mach-o/loader.h	/^bfd_mach_o_ppc_thread_flavour;$/;"	t	typeref:enum:bfd_mach_o_ppc_thread_flavour
bfd_mach_o_ppc_thread_flavour	include/mach-o/loader.h	/^typedef enum bfd_mach_o_ppc_thread_flavour$/;"	g
bfd_mach_o_pre_canonicalize_one_reloc	bfd/mach-o.c	/^bfd_mach_o_pre_canonicalize_one_reloc (bfd *abfd,$/;"	f
bfd_mach_o_prebind_cksum_command	bfd/mach-o.h	/^bfd_mach_o_prebind_cksum_command;$/;"	t	typeref:struct:bfd_mach_o_prebind_cksum_command
bfd_mach_o_prebind_cksum_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_prebind_cksum_command$/;"	s
bfd_mach_o_prebound_dylib_command	bfd/mach-o.h	/^bfd_mach_o_prebound_dylib_command;$/;"	t	typeref:struct:bfd_mach_o_prebound_dylib_command
bfd_mach_o_prebound_dylib_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_prebound_dylib_command$/;"	s
bfd_mach_o_primary_symbol_sort_key	bfd/mach-o.c	/^bfd_mach_o_primary_symbol_sort_key (bfd_mach_o_asymbol *s)$/;"	f	file:
bfd_mach_o_print_symbol	bfd/mach-o.c	/^bfd_mach_o_print_symbol (bfd *abfd,$/;"	f
bfd_mach_o_print_thread	bfd/mach-o-aarch64.c	39;"	d	file:
bfd_mach_o_print_thread	bfd/mach-o-arm.c	37;"	d	file:
bfd_mach_o_print_thread	bfd/mach-o-i386.c	401;"	d	file:
bfd_mach_o_print_thread	bfd/mach-o-x86-64.c	378;"	d	file:
bfd_mach_o_print_thread	bfd/mach-o.c	5987;"	d	file:
bfd_mach_o_read_ar_hdr	bfd/mach-o-target.c	69;"	d	file:
bfd_mach_o_read_command	bfd/mach-o.c	/^bfd_mach_o_read_command (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_dyld_content	bfd/mach-o.c	/^bfd_mach_o_read_dyld_content (bfd *abfd, bfd_mach_o_dyld_info_command *cmd)$/;"	f	file:
bfd_mach_o_read_dyld_info	bfd/mach-o.c	/^bfd_mach_o_read_dyld_info (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_dylib	bfd/mach-o.c	/^bfd_mach_o_read_dylib (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_dylinker	bfd/mach-o.c	/^bfd_mach_o_read_dylinker (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_dysymtab	bfd/mach-o.c	/^bfd_mach_o_read_dysymtab (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_encryption_info	bfd/mach-o.c	/^bfd_mach_o_read_encryption_info (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_encryption_info_64	bfd/mach-o.c	/^bfd_mach_o_read_encryption_info_64 (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_fvmlib	bfd/mach-o.c	/^bfd_mach_o_read_fvmlib (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_header	bfd/mach-o.c	/^bfd_mach_o_read_header (bfd *abfd, file_ptr hdr_off, bfd_mach_o_header *header)$/;"	f	file:
bfd_mach_o_read_linkedit	bfd/mach-o.c	/^bfd_mach_o_read_linkedit (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_main	bfd/mach-o.c	/^bfd_mach_o_read_main (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_minisymbols	bfd/mach-o-target.c	36;"	d	file:
bfd_mach_o_read_prebind_cksum	bfd/mach-o.c	/^bfd_mach_o_read_prebind_cksum (bfd *abfd,$/;"	f	file:
bfd_mach_o_read_prebound_dylib	bfd/mach-o.c	/^bfd_mach_o_read_prebound_dylib (bfd *abfd,$/;"	f	file:
bfd_mach_o_read_section	bfd/mach-o.c	/^bfd_mach_o_read_section (bfd *abfd, unsigned long prot, unsigned int wide)$/;"	f	file:
bfd_mach_o_read_section_32	bfd/mach-o.c	/^bfd_mach_o_read_section_32 (bfd *abfd, unsigned long prot)$/;"	f	file:
bfd_mach_o_read_section_64	bfd/mach-o.c	/^bfd_mach_o_read_section_64 (bfd *abfd, unsigned long prot)$/;"	f	file:
bfd_mach_o_read_segment	bfd/mach-o.c	/^bfd_mach_o_read_segment (bfd *abfd,$/;"	f	file:
bfd_mach_o_read_segment_32	bfd/mach-o.c	/^bfd_mach_o_read_segment_32 (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_segment_64	bfd/mach-o.c	/^bfd_mach_o_read_segment_64 (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_source_version	bfd/mach-o.c	/^bfd_mach_o_read_source_version (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_str	bfd/mach-o.c	/^bfd_mach_o_read_str (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_symtab	bfd/mach-o.c	/^bfd_mach_o_read_symtab (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_symtab_strtab	bfd/mach-o.c	/^bfd_mach_o_read_symtab_strtab (bfd *abfd)$/;"	f
bfd_mach_o_read_symtab_symbol	bfd/mach-o.c	/^bfd_mach_o_read_symtab_symbol (bfd *abfd,$/;"	f	file:
bfd_mach_o_read_symtab_symbols	bfd/mach-o.c	/^bfd_mach_o_read_symtab_symbols (bfd *abfd)$/;"	f
bfd_mach_o_read_thread	bfd/mach-o.c	/^bfd_mach_o_read_thread (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_twolevel_hints	bfd/mach-o.c	/^bfd_mach_o_read_twolevel_hints (bfd *abfd,$/;"	f	file:
bfd_mach_o_read_uuid	bfd/mach-o.c	/^bfd_mach_o_read_uuid (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_read_version_min	bfd/mach-o.c	/^bfd_mach_o_read_version_min (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_reloc_info	bfd/mach-o.h	/^bfd_mach_o_reloc_info;$/;"	t	typeref:struct:bfd_mach_o_reloc_info
bfd_mach_o_reloc_info	bfd/mach-o.h	/^typedef struct bfd_mach_o_reloc_info$/;"	s
bfd_mach_o_scan	bfd/mach-o.c	/^bfd_mach_o_scan (bfd *abfd,$/;"	f	file:
bfd_mach_o_scan_start_address	bfd/mach-o.c	/^bfd_mach_o_scan_start_address (bfd *abfd)$/;"	f	file:
bfd_mach_o_section	bfd/mach-o.h	/^bfd_mach_o_section;$/;"	t	typeref:struct:bfd_mach_o_section
bfd_mach_o_section	bfd/mach-o.h	/^typedef struct bfd_mach_o_section$/;"	s
bfd_mach_o_section_already_linked	bfd/mach-o-target.c	56;"	d	file:
bfd_mach_o_section_attribute	include/mach-o/loader.h	/^bfd_mach_o_section_attribute;$/;"	t	typeref:enum:bfd_mach_o_section_attribute
bfd_mach_o_section_attribute	include/mach-o/loader.h	/^typedef enum bfd_mach_o_section_attribute$/;"	g
bfd_mach_o_section_attribute_name	bfd/mach-o.c	/^const bfd_mach_o_xlat_name bfd_mach_o_section_attribute_name[] =$/;"	v
bfd_mach_o_section_data_for_bfd_name	bfd/mach-o.c	/^bfd_mach_o_section_data_for_bfd_name (bfd *abfd, const char *bfd_name,$/;"	f
bfd_mach_o_section_data_for_mach_sect	bfd/mach-o.c	/^bfd_mach_o_section_data_for_mach_sect (bfd *abfd, const char *segname,$/;"	f
bfd_mach_o_section_get_entry_size	bfd/mach-o.c	/^bfd_mach_o_section_get_entry_size (bfd *abfd, bfd_mach_o_section *sec)$/;"	f
bfd_mach_o_section_get_nbr_indirect	bfd/mach-o.c	/^bfd_mach_o_section_get_nbr_indirect (bfd *abfd, bfd_mach_o_section *sec)$/;"	f
bfd_mach_o_section_type	include/mach-o/loader.h	/^bfd_mach_o_section_type;$/;"	t	typeref:enum:bfd_mach_o_section_type
bfd_mach_o_section_type	include/mach-o/loader.h	/^typedef enum bfd_mach_o_section_type$/;"	g
bfd_mach_o_section_type_name	bfd/mach-o.c	/^const bfd_mach_o_xlat_name bfd_mach_o_section_type_name[] =$/;"	v
bfd_mach_o_section_type_valid_for_target	bfd/mach-o.h	/^  bfd_boolean (*bfd_mach_o_section_type_valid_for_target) (unsigned long);$/;"	m	struct:bfd_mach_o_backend_data
bfd_mach_o_section_type_valid_for_tgt	bfd/mach-o-aarch64.c	41;"	d	file:
bfd_mach_o_section_type_valid_for_tgt	bfd/mach-o-arm.c	39;"	d	file:
bfd_mach_o_section_type_valid_for_tgt	bfd/mach-o-i386.c	404;"	d	file:
bfd_mach_o_section_type_valid_for_tgt	bfd/mach-o-x86-64.c	380;"	d	file:
bfd_mach_o_section_type_valid_for_tgt	bfd/mach-o.c	5989;"	d	file:
bfd_mach_o_section_type_valid_for_x86_64	bfd/mach-o-x86-64.c	/^bfd_mach_o_section_type_valid_for_x86_64 (unsigned long val)$/;"	f	file:
bfd_mach_o_segment_command	bfd/mach-o.h	/^bfd_mach_o_segment_command;$/;"	t	typeref:struct:bfd_mach_o_segment_command
bfd_mach_o_segment_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_segment_command$/;"	s
bfd_mach_o_set_arch_mach	bfd/mach-o.c	/^bfd_mach_o_set_arch_mach (bfd *abfd,$/;"	f
bfd_mach_o_set_reloc	bfd/mach-o-target.c	63;"	d	file:
bfd_mach_o_set_section_contents	bfd/mach-o.c	/^bfd_mach_o_set_section_contents (bfd *abfd,$/;"	f
bfd_mach_o_set_section_flags_from_bfd	bfd/mach-o.c	/^bfd_mach_o_set_section_flags_from_bfd (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_should_emit_dysymtab	bfd/mach-o.h	715;"	d
bfd_mach_o_sizeof_headers	bfd/mach-o.c	/^bfd_mach_o_sizeof_headers (bfd *a ATTRIBUTE_UNUSED,$/;"	f
bfd_mach_o_slurp_armap	bfd/mach-o-target.c	71;"	d	file:
bfd_mach_o_slurp_extended_name_table	bfd/mach-o-target.c	72;"	d	file:
bfd_mach_o_source_version_command	bfd/mach-o.h	/^bfd_mach_o_source_version_command;$/;"	t	typeref:struct:bfd_mach_o_source_version_command
bfd_mach_o_source_version_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_source_version_command$/;"	s
bfd_mach_o_stack_addr	bfd/mach-o.c	/^bfd_mach_o_stack_addr (enum bfd_mach_o_cpu_type type)$/;"	f
bfd_mach_o_str_command	bfd/mach-o.h	/^bfd_mach_o_str_command;$/;"	t	typeref:struct:bfd_mach_o_str_command
bfd_mach_o_str_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_str_command$/;"	s
bfd_mach_o_swap_in_non_scattered_reloc	bfd/mach-o.c	/^bfd_mach_o_swap_in_non_scattered_reloc (bfd *abfd, bfd_mach_o_reloc_info *rel,$/;"	f
bfd_mach_o_swap_out_non_scattered_reloc	bfd/mach-o.c	/^bfd_mach_o_swap_out_non_scattered_reloc (bfd *abfd, unsigned char *fields,$/;"	f	file:
bfd_mach_o_swap_reloc_out	bfd/mach-o-aarch64.c	34;"	d	file:
bfd_mach_o_swap_reloc_out	bfd/mach-o-arm.c	33;"	d	file:
bfd_mach_o_swap_reloc_out	bfd/mach-o-i386.c	400;"	d	file:
bfd_mach_o_swap_reloc_out	bfd/mach-o-x86-64.c	374;"	d	file:
bfd_mach_o_swap_reloc_out	bfd/mach-o.c	5986;"	d	file:
bfd_mach_o_symtab_command	bfd/mach-o.h	/^bfd_mach_o_symtab_command;$/;"	t	typeref:struct:bfd_mach_o_symtab_command
bfd_mach_o_symtab_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_symtab_command$/;"	s
bfd_mach_o_tgt_seg_table	bfd/mach-o-aarch64.c	40;"	d	file:
bfd_mach_o_tgt_seg_table	bfd/mach-o-arm.c	38;"	d	file:
bfd_mach_o_tgt_seg_table	bfd/mach-o-i386.c	403;"	d	file:
bfd_mach_o_tgt_seg_table	bfd/mach-o-x86-64.c	379;"	d	file:
bfd_mach_o_tgt_seg_table	bfd/mach-o.c	5988;"	d	file:
bfd_mach_o_thread_command	bfd/mach-o.h	/^bfd_mach_o_thread_command;$/;"	t	typeref:struct:bfd_mach_o_thread_command
bfd_mach_o_thread_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_thread_command$/;"	s
bfd_mach_o_thread_flavour	bfd/mach-o.h	/^bfd_mach_o_thread_flavour;$/;"	t	typeref:struct:bfd_mach_o_thread_flavour
bfd_mach_o_thread_flavour	bfd/mach-o.h	/^typedef struct bfd_mach_o_thread_flavour$/;"	s
bfd_mach_o_truncate_arname	bfd/mach-o-target.c	74;"	d	file:
bfd_mach_o_twolevel_hints_command	bfd/mach-o.h	/^bfd_mach_o_twolevel_hints_command;$/;"	t	typeref:struct:bfd_mach_o_twolevel_hints_command
bfd_mach_o_twolevel_hints_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_twolevel_hints_command$/;"	s
bfd_mach_o_update_armap_timestamp	bfd/mach-o-target.c	77;"	d	file:
bfd_mach_o_uuid_command	bfd/mach-o.h	/^bfd_mach_o_uuid_command;$/;"	t	typeref:struct:bfd_mach_o_uuid_command
bfd_mach_o_uuid_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_uuid_command$/;"	s
bfd_mach_o_valid	bfd/mach-o.c	/^bfd_mach_o_valid (bfd *abfd)$/;"	f
bfd_mach_o_version	bfd/mach-o.c	/^bfd_mach_o_version (bfd *abfd)$/;"	f
bfd_mach_o_version_min_command	bfd/mach-o.h	/^bfd_mach_o_version_min_command;$/;"	t	typeref:struct:bfd_mach_o_version_min_command
bfd_mach_o_version_min_command	bfd/mach-o.h	/^typedef struct bfd_mach_o_version_min_command$/;"	s
bfd_mach_o_wide_p	bfd/mach-o.c	/^bfd_mach_o_wide_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_write_ar_hdr	bfd/mach-o-target.c	70;"	d	file:
bfd_mach_o_write_armap	bfd/mach-o-target.c	75;"	d	file:
bfd_mach_o_write_contents	bfd/mach-o.c	/^bfd_mach_o_write_contents (bfd *abfd)$/;"	f
bfd_mach_o_write_dyld_info	bfd/mach-o.c	/^bfd_mach_o_write_dyld_info (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_dylib	bfd/mach-o.c	/^bfd_mach_o_write_dylib (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_dylinker	bfd/mach-o.c	/^bfd_mach_o_write_dylinker (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_dysymtab	bfd/mach-o.c	/^bfd_mach_o_write_dysymtab (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_header	bfd/mach-o.c	/^bfd_mach_o_write_header (bfd *abfd, bfd_mach_o_header *header)$/;"	f	file:
bfd_mach_o_write_main	bfd/mach-o.c	/^bfd_mach_o_write_main (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_relocs	bfd/mach-o.c	/^bfd_mach_o_write_relocs (bfd *abfd, bfd_mach_o_section *section)$/;"	f	file:
bfd_mach_o_write_section_32	bfd/mach-o.c	/^bfd_mach_o_write_section_32 (bfd *abfd, bfd_mach_o_section *section)$/;"	f	file:
bfd_mach_o_write_section_64	bfd/mach-o.c	/^bfd_mach_o_write_section_64 (bfd *abfd, bfd_mach_o_section *section)$/;"	f	file:
bfd_mach_o_write_segment_32	bfd/mach-o.c	/^bfd_mach_o_write_segment_32 (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_segment_64	bfd/mach-o.c	/^bfd_mach_o_write_segment_64 (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_symtab	bfd/mach-o.c	/^bfd_mach_o_write_symtab (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_write_symtab_content	bfd/mach-o.c	/^bfd_mach_o_write_symtab_content (bfd *abfd, bfd_mach_o_symtab_command *sym)$/;"	f	file:
bfd_mach_o_write_thread	bfd/mach-o.c	/^bfd_mach_o_write_thread (bfd *abfd, bfd_mach_o_load_command *command)$/;"	f	file:
bfd_mach_o_x86_64_bfd_reloc_name_lookup	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_x86_64_bfd_reloc_type_lookup	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_mach_o_x86_64_canonicalize_one_reloc	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_canonicalize_one_reloc (bfd *       abfd,$/;"	f	file:
bfd_mach_o_x86_64_core_p	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_core_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_x86_64_mkobject	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_mkobject (bfd *abfd)$/;"	f	file:
bfd_mach_o_x86_64_object_p	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_object_p (bfd *abfd)$/;"	f	file:
bfd_mach_o_x86_64_swap_reloc_out	bfd/mach-o-x86-64.c	/^bfd_mach_o_x86_64_swap_reloc_out (arelent *rel, bfd_mach_o_reloc_info *rinfo)$/;"	f	file:
bfd_mach_o_xlat_name	bfd/mach-o.h	/^bfd_mach_o_xlat_name;$/;"	t	typeref:struct:bfd_mach_o_xlat_name
bfd_mach_o_xlat_name	bfd/mach-o.h	/^typedef struct bfd_mach_o_xlat_name$/;"	s
bfd_mach_or1k	bfd/bfd-in2.h	1978;"	d
bfd_mach_or1knd	bfd/bfd-in2.h	1979;"	d
bfd_mach_ppc	bfd/bfd-in2.h	2106;"	d
bfd_mach_ppc64	bfd/bfd-in2.h	2107;"	d
bfd_mach_ppc_403	bfd/bfd-in2.h	2108;"	d
bfd_mach_ppc_403gc	bfd/bfd-in2.h	2109;"	d
bfd_mach_ppc_405	bfd/bfd-in2.h	2110;"	d
bfd_mach_ppc_505	bfd/bfd-in2.h	2111;"	d
bfd_mach_ppc_601	bfd/bfd-in2.h	2112;"	d
bfd_mach_ppc_602	bfd/bfd-in2.h	2113;"	d
bfd_mach_ppc_603	bfd/bfd-in2.h	2114;"	d
bfd_mach_ppc_604	bfd/bfd-in2.h	2116;"	d
bfd_mach_ppc_620	bfd/bfd-in2.h	2117;"	d
bfd_mach_ppc_630	bfd/bfd-in2.h	2118;"	d
bfd_mach_ppc_7400	bfd/bfd-in2.h	2124;"	d
bfd_mach_ppc_750	bfd/bfd-in2.h	2119;"	d
bfd_mach_ppc_860	bfd/bfd-in2.h	2120;"	d
bfd_mach_ppc_a35	bfd/bfd-in2.h	2121;"	d
bfd_mach_ppc_e500	bfd/bfd-in2.h	2125;"	d
bfd_mach_ppc_e500mc	bfd/bfd-in2.h	2126;"	d
bfd_mach_ppc_e500mc64	bfd/bfd-in2.h	2127;"	d
bfd_mach_ppc_e5500	bfd/bfd-in2.h	2128;"	d
bfd_mach_ppc_e6500	bfd/bfd-in2.h	2129;"	d
bfd_mach_ppc_ec603e	bfd/bfd-in2.h	2115;"	d
bfd_mach_ppc_rs64ii	bfd/bfd-in2.h	2122;"	d
bfd_mach_ppc_rs64iii	bfd/bfd-in2.h	2123;"	d
bfd_mach_ppc_titan	bfd/bfd-in2.h	2130;"	d
bfd_mach_ppc_vle	bfd/bfd-in2.h	2131;"	d
bfd_mach_pru	bfd/bfd-in2.h	2386;"	d
bfd_mach_r800	bfd/bfd-in2.h	2365;"	d
bfd_mach_riscv32	bfd/bfd-in2.h	2313;"	d
bfd_mach_riscv64	bfd/bfd-in2.h	2314;"	d
bfd_mach_rl78	bfd/bfd-in2.h	2316;"	d
bfd_mach_rs6k	bfd/bfd-in2.h	2133;"	d
bfd_mach_rs6k_rs1	bfd/bfd-in2.h	2134;"	d
bfd_mach_rs6k_rs2	bfd/bfd-in2.h	2136;"	d
bfd_mach_rs6k_rsc	bfd/bfd-in2.h	2135;"	d
bfd_mach_rx	bfd/bfd-in2.h	2318;"	d
bfd_mach_s12z_default	bfd/bfd-in2.h	2156;"	d
bfd_mach_s390_31	bfd/bfd-in2.h	2320;"	d
bfd_mach_s390_64	bfd/bfd-in2.h	2321;"	d
bfd_mach_score3	bfd/bfd-in2.h	2323;"	d
bfd_mach_score7	bfd/bfd-in2.h	2324;"	d
bfd_mach_sh	bfd/bfd-in2.h	2161;"	d
bfd_mach_sh2	bfd/bfd-in2.h	2162;"	d
bfd_mach_sh2a	bfd/bfd-in2.h	2164;"	d
bfd_mach_sh2a_nofpu	bfd/bfd-in2.h	2165;"	d
bfd_mach_sh2a_nofpu_or_sh3_nommu	bfd/bfd-in2.h	2167;"	d
bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu	bfd/bfd-in2.h	2166;"	d
bfd_mach_sh2a_or_sh3e	bfd/bfd-in2.h	2169;"	d
bfd_mach_sh2a_or_sh4	bfd/bfd-in2.h	2168;"	d
bfd_mach_sh2e	bfd/bfd-in2.h	2170;"	d
bfd_mach_sh3	bfd/bfd-in2.h	2171;"	d
bfd_mach_sh3_dsp	bfd/bfd-in2.h	2173;"	d
bfd_mach_sh3_nommu	bfd/bfd-in2.h	2172;"	d
bfd_mach_sh3e	bfd/bfd-in2.h	2174;"	d
bfd_mach_sh4	bfd/bfd-in2.h	2175;"	d
bfd_mach_sh4_nofpu	bfd/bfd-in2.h	2176;"	d
bfd_mach_sh4_nommu_nofpu	bfd/bfd-in2.h	2177;"	d
bfd_mach_sh4a	bfd/bfd-in2.h	2178;"	d
bfd_mach_sh4a_nofpu	bfd/bfd-in2.h	2179;"	d
bfd_mach_sh4al_dsp	bfd/bfd-in2.h	2180;"	d
bfd_mach_sh_dsp	bfd/bfd-in2.h	2163;"	d
bfd_mach_sparc	bfd/bfd-in2.h	1982;"	d
bfd_mach_sparc_64bit_p	bfd/bfd-in2.h	2010;"	d
bfd_mach_sparc_sparclet	bfd/bfd-in2.h	1984;"	d
bfd_mach_sparc_sparclite	bfd/bfd-in2.h	1985;"	d
bfd_mach_sparc_sparclite_le	bfd/bfd-in2.h	1988;"	d
bfd_mach_sparc_v8plus	bfd/bfd-in2.h	1986;"	d
bfd_mach_sparc_v8plusa	bfd/bfd-in2.h	1987;"	d
bfd_mach_sparc_v8plusb	bfd/bfd-in2.h	1991;"	d
bfd_mach_sparc_v8plusc	bfd/bfd-in2.h	1993;"	d
bfd_mach_sparc_v8plusd	bfd/bfd-in2.h	1995;"	d
bfd_mach_sparc_v8pluse	bfd/bfd-in2.h	1997;"	d
bfd_mach_sparc_v8plusm	bfd/bfd-in2.h	2001;"	d
bfd_mach_sparc_v8plusm8	bfd/bfd-in2.h	2003;"	d
bfd_mach_sparc_v8plusv	bfd/bfd-in2.h	1999;"	d
bfd_mach_sparc_v9	bfd/bfd-in2.h	1989;"	d
bfd_mach_sparc_v9_p	bfd/bfd-in2.h	2006;"	d
bfd_mach_sparc_v9a	bfd/bfd-in2.h	1990;"	d
bfd_mach_sparc_v9b	bfd/bfd-in2.h	1992;"	d
bfd_mach_sparc_v9c	bfd/bfd-in2.h	1994;"	d
bfd_mach_sparc_v9d	bfd/bfd-in2.h	1996;"	d
bfd_mach_sparc_v9e	bfd/bfd-in2.h	1998;"	d
bfd_mach_sparc_v9m	bfd/bfd-in2.h	2002;"	d
bfd_mach_sparc_v9m8	bfd/bfd-in2.h	2004;"	d
bfd_mach_sparc_v9v	bfd/bfd-in2.h	2000;"	d
bfd_mach_spu	bfd/bfd-in2.h	2020;"	d
bfd_mach_tic3x	bfd/bfd-in2.h	2209;"	d
bfd_mach_tic4x	bfd/bfd-in2.h	2210;"	d
bfd_mach_tilegx	bfd/bfd-in2.h	2372;"	d
bfd_mach_tilegx32	bfd/bfd-in2.h	2373;"	d
bfd_mach_tilepro	bfd/bfd-in2.h	2371;"	d
bfd_mach_v850	bfd/bfd-in2.h	2216;"	d
bfd_mach_v850e	bfd/bfd-in2.h	2217;"	d
bfd_mach_v850e1	bfd/bfd-in2.h	2218;"	d
bfd_mach_v850e2	bfd/bfd-in2.h	2219;"	d
bfd_mach_v850e2v3	bfd/bfd-in2.h	2220;"	d
bfd_mach_v850e3v5	bfd/bfd-in2.h	2221;"	d
bfd_mach_valid	opcodes/mips-dis.c	/^  int bfd_mach_valid;$/;"	m	struct:mips_arch_choice	file:
bfd_mach_visium	bfd/bfd-in2.h	2382;"	d
bfd_mach_wasm32	bfd/bfd-in2.h	2384;"	d
bfd_mach_x64_32	bfd/bfd-in2.h	2073;"	d
bfd_mach_x64_32_intel_syntax	bfd/bfd-in2.h	2076;"	d
bfd_mach_x64_32_nacl	bfd/bfd-in2.h	2086;"	d
bfd_mach_x86_64	bfd/bfd-in2.h	2072;"	d
bfd_mach_x86_64_intel_syntax	bfd/bfd-in2.h	2075;"	d
bfd_mach_x86_64_nacl	bfd/bfd-in2.h	2085;"	d
bfd_mach_xc16x	bfd/bfd-in2.h	2354;"	d
bfd_mach_xc16xl	bfd/bfd-in2.h	2355;"	d
bfd_mach_xc16xs	bfd/bfd-in2.h	2356;"	d
bfd_mach_xgate	bfd/bfd-in2.h	2358;"	d
bfd_mach_xstormy16	bfd/bfd-in2.h	2327;"	d
bfd_mach_xtensa	bfd/bfd-in2.h	2360;"	d
bfd_mach_z80	bfd/bfd-in2.h	2363;"	d
bfd_mach_z8001	bfd/bfd-in2.h	2158;"	d
bfd_mach_z8002	bfd/bfd-in2.h	2159;"	d
bfd_mach_z80full	bfd/bfd-in2.h	2364;"	d
bfd_mach_z80strict	bfd/bfd-in2.h	2362;"	d
bfd_make_debug_symbol	bfd/bfd-in2.h	6787;"	d
bfd_make_empty_symbol	bfd/bfd-in2.h	6782;"	d
bfd_make_readable	bfd/opncls.c	/^bfd_make_readable (bfd *abfd)$/;"	f
bfd_make_section	bfd/section.c	/^bfd_make_section (bfd *abfd, const char *name)$/;"	f
bfd_make_section_anyway	bfd/section.c	/^bfd_make_section_anyway (bfd *abfd, const char *name)$/;"	f
bfd_make_section_anyway_with_flags	bfd/section.c	/^bfd_make_section_anyway_with_flags (bfd *abfd, const char *name,$/;"	f
bfd_make_section_old_way	bfd/section.c	/^bfd_make_section_old_way (bfd *abfd, const char *name)$/;"	f
bfd_make_section_with_flags	bfd/section.c	/^bfd_make_section_with_flags (bfd *abfd, const char *name,$/;"	f
bfd_make_writable	bfd/opncls.c	/^bfd_make_writable (bfd *abfd)$/;"	f
bfd_malloc	bfd/libbfd.c	/^bfd_malloc (bfd_size_type size)$/;"	f
bfd_malloc2	bfd/libbfd.c	/^bfd_malloc2 (bfd_size_type nmemb, bfd_size_type size)$/;"	f
bfd_malloc_and_get_section	bfd/section.c	/^bfd_malloc_and_get_section (bfd *abfd, sec_ptr sec, bfd_byte **buf)$/;"	f
bfd_map_over_sections	bfd/section.c	/^bfd_map_over_sections (bfd *abfd,$/;"	f
bfd_mcore_arch	bfd/cpu-mcore.c	/^const bfd_arch_info_type bfd_mcore_arch =$/;"	v
bfd_mep_arch	bfd/cpu-mep.c	/^const bfd_arch_info_type bfd_mep_arch = MA (bfd_mach_mep, "mep", TRUE, & bfd_h1_arch);$/;"	v
bfd_merge_private_bfd_data	bfd/bfd-in2.h	7890;"	d
bfd_merge_sections	bfd/bfd-in2.h	7266;"	d
bfd_metag_arch	bfd/cpu-metag.c	/^const bfd_arch_info_type bfd_metag_arch =$/;"	v
bfd_microblaze_arch	bfd/cpu-microblaze.c	/^const bfd_arch_info_type bfd_microblaze_arch =$/;"	v
bfd_micromips_num_opcodes	opcodes/micromips-opc.c	/^const int bfd_micromips_num_opcodes =$/;"	v
bfd_minisymbol_to_symbol	bfd/bfd-in2.h	7654;"	d
bfd_mips16_num_opcodes	opcodes/mips16-opc.c	/^const int bfd_mips16_num_opcodes =$/;"	v
bfd_mips_arch	bfd/cpu-mips.c	/^const bfd_arch_info_type bfd_mips_arch =$/;"	v
bfd_mips_elf32_swap_gptab_in	bfd/elfxx-mips.c	/^bfd_mips_elf32_swap_gptab_in (bfd *abfd, const Elf32_External_gptab *ex,$/;"	f	file:
bfd_mips_elf32_swap_gptab_out	bfd/elfxx-mips.c	/^bfd_mips_elf32_swap_gptab_out (bfd *abfd, const Elf32_gptab *in,$/;"	f	file:
bfd_mips_elf32_swap_reginfo_in	bfd/elfxx-mips.c	/^bfd_mips_elf32_swap_reginfo_in (bfd *abfd, const Elf32_External_RegInfo *ex,$/;"	f
bfd_mips_elf32_swap_reginfo_out	bfd/elfxx-mips.c	/^bfd_mips_elf32_swap_reginfo_out (bfd *abfd, const Elf32_RegInfo *in,$/;"	f
bfd_mips_elf64_swap_reginfo_in	bfd/elfxx-mips.c	/^bfd_mips_elf64_swap_reginfo_in (bfd *abfd, const Elf64_External_RegInfo *ex,$/;"	f
bfd_mips_elf64_swap_reginfo_out	bfd/elfxx-mips.c	/^bfd_mips_elf64_swap_reginfo_out (bfd *abfd, const Elf64_Internal_RegInfo *in,$/;"	f
bfd_mips_elf_get_abiflags	bfd/elfxx-mips.c	/^bfd_mips_elf_get_abiflags (bfd *abfd)$/;"	f
bfd_mips_elf_swap_abiflags_v0_in	bfd/elfxx-mips.c	/^bfd_mips_elf_swap_abiflags_v0_in (bfd *abfd,$/;"	f
bfd_mips_elf_swap_abiflags_v0_out	bfd/elfxx-mips.c	/^bfd_mips_elf_swap_abiflags_v0_out (bfd *abfd,$/;"	f
bfd_mips_elf_swap_options_in	bfd/elfxx-mips.c	/^bfd_mips_elf_swap_options_in (bfd *abfd, const Elf_External_Options *ex,$/;"	f
bfd_mips_elf_swap_options_out	bfd/elfxx-mips.c	/^bfd_mips_elf_swap_options_out (bfd *abfd, const Elf_Internal_Options *in,$/;"	f
bfd_mips_isa_ext	bfd/elfxx-mips.c	/^bfd_mips_isa_ext (bfd *abfd)$/;"	f
bfd_mips_isa_ext_mach	bfd/elfxx-mips.c	/^bfd_mips_isa_ext_mach (unsigned int isa_ext)$/;"	f	file:
bfd_mips_num_builtin_opcodes	opcodes/mips-opc.c	/^const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;$/;"	v
bfd_mips_num_opcodes	opcodes/mips-opc.c	/^int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;$/;"	v
bfd_mmap	bfd/bfdio.c	/^bfd_mmap (bfd *abfd, void *addr, bfd_size_type len,$/;"	f
bfd_mmix_arch	bfd/cpu-mmix.c	/^bfd_mmix_arch =$/;"	v
bfd_mn10200_arch	bfd/cpu-m10200.c	/^const bfd_arch_info_type bfd_mn10200_arch =$/;"	v
bfd_mn10300_arch	bfd/cpu-m10300.c	/^const bfd_arch_info_type bfd_mn10300_arch =$/;"	v
bfd_moxie_arch	bfd/cpu-moxie.c	/^const bfd_arch_info_type bfd_moxie_arch =$/;"	v
bfd_msp430_arch	bfd/cpu-msp430.c	/^const bfd_arch_info_type bfd_msp430_arch =$/;"	v
bfd_mt_arch	bfd/cpu-mt.c	/^const bfd_arch_info_type bfd_mt_arch =$/;"	v
bfd_name	bfd/mach-o.h	/^  const char *bfd_name;$/;"	m	struct:mach_o_section_name_xlat
bfd_name	include/opcode/cgen.h	/^  const char *bfd_name;$/;"	m	struct:__anon1385
bfd_name	sim/common/sim-model.h	/^  const char *bfd_name;$/;"	m	struct:__anon634
bfd_nds32_arch	bfd/cpu-nds32.c	/^const bfd_arch_info_type bfd_nds32_arch =$/;"	v
bfd_new_link_order	bfd/linker.c	/^bfd_new_link_order (bfd *abfd, asection *section)$/;"	f
bfd_nfp_arch	bfd/cpu-nfp.c	/^const bfd_arch_info_type bfd_nfp_arch =$/;"	v
bfd_nfp_compatible	bfd/cpu-nfp.c	/^bfd_nfp_compatible (const bfd_arch_info_type * a,$/;"	f	file:
bfd_nios2_arch	bfd/cpu-nios2.c	/^const bfd_arch_info_type bfd_nios2_arch =$/;"	v
bfd_ns32k_arch	bfd/cpu-ns32k.c	/^const bfd_arch_info_type bfd_ns32k_arch =$/;"	v
bfd_object	bfd/bfd-in.h	/^  bfd_object,		\/* Linker\/assembler\/compiler output.  *\/$/;"	e	enum:bfd_format
bfd_object	bfd/bfd-in2.h	/^  bfd_object,		\/* Linker\/assembler\/compiler output.  *\/$/;"	e	enum:bfd_format
bfd_octets_per_byte	bfd/archures.c	/^bfd_octets_per_byte (bfd *abfd)$/;"	f
bfd_of_glue_owner	bfd/coff-arm.c	/^    bfd *			bfd_of_glue_owner;$/;"	m	struct:coff_arm_link_hash_table	file:
bfd_of_glue_owner	bfd/elf32-arm.c	/^  bfd * bfd_of_glue_owner;$/;"	m	struct:elf32_arm_link_hash_table	file:
bfd_of_toc_owner	bfd/coff-mcore.c	/^  bfd *				bfd_of_toc_owner;$/;"	m	struct:coff_mcore_link_hash_table	file:
bfd_of_toc_owner	bfd/coff-ppc.c	/^bfd* bfd_of_toc_owner = 0;$/;"	v
bfd_open	gdb/solist.h	/^    gdb_bfd_ref_ptr (*bfd_open) (const char *pathname);$/;"	m	struct:target_so_ops
bfd_open_file	bfd/cache.c	/^bfd_open_file (bfd *abfd)$/;"	f
bfd_open_from_target_memory	gdb/jit.c	/^bfd_open_from_target_memory (CORE_ADDR addr, ULONGEST size, char *target)$/;"	f	file:
bfd_openr	bfd/opncls.c	/^bfd_openr (const char *filename, const char *target)$/;"	f
bfd_openr_iovec	bfd/opncls.c	/^bfd_openr_iovec (const char *filename, const char *target,$/;"	f
bfd_openr_next_archived_file	bfd/archive.c	/^bfd_openr_next_archived_file (bfd *archive, bfd *last_file)$/;"	f
bfd_openr_or_error	gdb/cli/cli-dump.c	/^bfd_openr_or_error (const char *filename, const char *target)$/;"	f	file:
bfd_openstreamr	bfd/opncls.c	/^bfd_openstreamr (const char *filename, const char *target, void *streamarg)$/;"	f
bfd_openw	bfd/opncls.c	/^bfd_openw (const char *filename, const char *target)$/;"	f
bfd_openw_or_error	gdb/cli/cli-dump.c	/^bfd_openw_or_error (const char *filename, const char *target, const char *mode)$/;"	f	file:
bfd_or1k_arch	bfd/cpu-or1k.c	/^const bfd_arch_info_type bfd_or1k_arch =$/;"	v
bfd_or1k_arch	bfd/cpu-or1k.c	/^const bfd_arch_info_type bfd_or1k_arch;$/;"	v
bfd_or1knd_arch	bfd/cpu-or1k.c	/^const bfd_arch_info_type bfd_or1knd_arch =$/;"	v
bfd_or1knd_arch	bfd/cpu-or1k.c	/^const bfd_arch_info_type bfd_or1knd_arch;$/;"	v
bfd_pdp11_arch	bfd/cpu-pdp11.c	/^const bfd_arch_info_type bfd_pdp11_arch =$/;"	v
bfd_pe_print_pdata	bfd/cf-i386lynx.c	32;"	d	file:
bfd_pe_print_pdata	bfd/coff-arm.c	2526;"	d	file:
bfd_pe_print_pdata	bfd/coff-i386.c	39;"	d	file:
bfd_pe_print_pdata	bfd/coff-ia64.c	65;"	d	file:
bfd_pe_print_pdata	bfd/coff-rs6000.c	114;"	d	file:
bfd_pe_print_pdata	bfd/coff-sh.c	32;"	d	file:
bfd_pe_print_pdata	bfd/coff-sh.c	46;"	d	file:
bfd_pe_print_pdata	bfd/coff-sh.c	50;"	d	file:
bfd_pe_print_pdata	bfd/coff-tic30.c	174;"	d	file:
bfd_pe_print_pdata	bfd/coff-tic4x.c	68;"	d	file:
bfd_pe_print_pdata	bfd/coff-tic54x.c	333;"	d	file:
bfd_pe_print_pdata	bfd/coff-tic80.c	706;"	d	file:
bfd_pe_print_pdata	bfd/coff-x86_64.c	737;"	d	file:
bfd_pe_print_pdata	bfd/coff-z80.c	268;"	d	file:
bfd_pe_print_pdata	bfd/coff-z8k.c	363;"	d	file:
bfd_pe_print_pdata	bfd/coff64-rs6000.c	278;"	d	file:
bfd_pe_print_pdata	bfd/pe-arm-wince.c	41;"	d	file:
bfd_pe_print_pdata	bfd/pe-arm-wince.c	42;"	d	file:
bfd_pe_print_pdata	bfd/pe-mcore.c	38;"	d	file:
bfd_pe_print_pdata	bfd/pe-ppc.c	44;"	d	file:
bfd_pe_print_pdata	bfd/pe-x86_64.c	65;"	d	file:
bfd_pe_print_pdata	bfd/pei-mcore.c	40;"	d	file:
bfd_pe_print_pdata	bfd/pei-ppc.c	47;"	d	file:
bfd_pe_print_pdata	bfd/pei-x86_64.c	801;"	d	file:
bfd_pef_bfd_copy_link_hash_symbol_type	bfd/pef.c	67;"	d	file:
bfd_pef_bfd_define_common_symbol	bfd/pef.c	61;"	d	file:
bfd_pef_bfd_define_start_stop	bfd/pef.c	63;"	d	file:
bfd_pef_bfd_discard_group	bfd/pef.c	59;"	d	file:
bfd_pef_bfd_final_link	bfd/pef.c	69;"	d	file:
bfd_pef_bfd_free_cached_info	bfd/pef.c	38;"	d	file:
bfd_pef_bfd_gc_sections	bfd/pef.c	55;"	d	file:
bfd_pef_bfd_get_relocated_section_contents	bfd/pef.c	53;"	d	file:
bfd_pef_bfd_is_group_section	bfd/pef.c	58;"	d	file:
bfd_pef_bfd_is_local_label_name	bfd/pef.c	40;"	d	file:
bfd_pef_bfd_is_target_special_symbol	bfd/pef.c	41;"	d	file:
bfd_pef_bfd_link_add_symbols	bfd/pef.c	65;"	d	file:
bfd_pef_bfd_link_check_relocs	bfd/pef.c	72;"	d	file:
bfd_pef_bfd_link_hash_table_create	bfd/pef.c	64;"	d	file:
bfd_pef_bfd_link_hide_symbol	bfd/pef.c	62;"	d	file:
bfd_pef_bfd_link_just_syms	bfd/pef.c	66;"	d	file:
bfd_pef_bfd_link_split_section	bfd/pef.c	70;"	d	file:
bfd_pef_bfd_lookup_section_flags	bfd/pef.c	56;"	d	file:
bfd_pef_bfd_make_debug_symbol	bfd/pef.c	47;"	d	file:
bfd_pef_bfd_merge_sections	bfd/pef.c	57;"	d	file:
bfd_pef_bfd_relax_section	bfd/pef.c	54;"	d	file:
bfd_pef_canonicalize_symtab	bfd/pef.c	/^bfd_pef_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
bfd_pef_close_and_cleanup	bfd/pef.c	37;"	d	file:
bfd_pef_convert_architecture	bfd/pef.c	/^bfd_pef_convert_architecture (unsigned long architecture,$/;"	f	file:
bfd_pef_count_symbols	bfd/pef.c	/^bfd_pef_count_symbols (bfd *abfd)$/;"	f	file:
bfd_pef_data_struct	bfd/pef.h	/^struct bfd_pef_data_struct$/;"	s
bfd_pef_data_struct	bfd/pef.h	/^typedef struct bfd_pef_data_struct bfd_pef_data_struct;$/;"	t	typeref:struct:bfd_pef_data_struct
bfd_pef_find_inliner_info	bfd/pef.c	45;"	d	file:
bfd_pef_find_line	bfd/pef.c	44;"	d	file:
bfd_pef_find_nearest_line	bfd/pef.c	43;"	d	file:
bfd_pef_get_lineno	bfd/pef.c	42;"	d	file:
bfd_pef_get_section_contents	bfd/pef.c	51;"	d	file:
bfd_pef_get_section_contents_in_window	bfd/pef.c	71;"	d	file:
bfd_pef_get_symbol_info	bfd/pef.c	/^bfd_pef_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_pef_get_symbol_version_string	bfd/pef.c	46;"	d	file:
bfd_pef_get_symtab_upper_bound	bfd/pef.c	/^bfd_pef_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
bfd_pef_header	bfd/pef.h	/^struct bfd_pef_header$/;"	s
bfd_pef_header	bfd/pef.h	/^typedef struct bfd_pef_header bfd_pef_header;$/;"	t	typeref:struct:bfd_pef_header
bfd_pef_imported_library	bfd/pef.h	/^struct bfd_pef_imported_library$/;"	s
bfd_pef_imported_library	bfd/pef.h	/^typedef struct bfd_pef_imported_library bfd_pef_imported_library;$/;"	t	typeref:struct:bfd_pef_imported_library
bfd_pef_imported_library_options	bfd/pef.h	/^enum bfd_pef_imported_library_options$/;"	g
bfd_pef_imported_symbol	bfd/pef.h	/^struct bfd_pef_imported_symbol$/;"	s
bfd_pef_imported_symbol	bfd/pef.h	/^typedef struct bfd_pef_imported_symbol bfd_pef_imported_symbol;$/;"	t	typeref:struct:bfd_pef_imported_symbol
bfd_pef_imported_symbol_class	bfd/pef.h	/^enum bfd_pef_imported_symbol_class$/;"	g
bfd_pef_loader_header	bfd/pef.h	/^struct bfd_pef_loader_header$/;"	s
bfd_pef_loader_header	bfd/pef.h	/^typedef struct bfd_pef_loader_header bfd_pef_loader_header;$/;"	t	typeref:struct:bfd_pef_loader_header
bfd_pef_make_bfd_section	bfd/pef.c	/^bfd_pef_make_bfd_section (bfd *abfd, bfd_pef_section *section)$/;"	f	file:
bfd_pef_make_empty_symbol	bfd/pef.c	989;"	d	file:
bfd_pef_minisymbol_to_symbol	bfd/pef.c	49;"	d	file:
bfd_pef_mkobject	bfd/pef.c	/^bfd_pef_mkobject (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
bfd_pef_new_section_hook	bfd/pef.c	39;"	d	file:
bfd_pef_object_p	bfd/pef.c	/^bfd_pef_object_p (bfd *abfd)$/;"	f	file:
bfd_pef_parse_function_stub	bfd/pef.c	/^bfd_pef_parse_function_stub (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_pef_parse_function_stubs	bfd/pef.c	/^bfd_pef_parse_function_stubs (bfd *abfd,$/;"	f	file:
bfd_pef_parse_imported_library	bfd/pef.c	/^bfd_pef_parse_imported_library (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_pef_parse_imported_symbol	bfd/pef.c	/^bfd_pef_parse_imported_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_pef_parse_loader_header	bfd/pef.c	/^bfd_pef_parse_loader_header (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_pef_parse_symbols	bfd/pef.c	/^bfd_pef_parse_symbols (bfd *abfd, asymbol **csym)$/;"	f	file:
bfd_pef_parse_traceback_table	bfd/pef.c	/^bfd_pef_parse_traceback_table (bfd *abfd,$/;"	f	file:
bfd_pef_parse_traceback_tables	bfd/pef.c	/^bfd_pef_parse_traceback_tables (bfd *abfd,$/;"	f	file:
bfd_pef_print_loader_header	bfd/pef.c	/^bfd_pef_print_loader_header (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_pef_print_loader_section	bfd/pef.c	/^bfd_pef_print_loader_section (bfd *abfd, FILE *file)$/;"	f
bfd_pef_print_symbol	bfd/pef.c	/^bfd_pef_print_symbol (bfd *abfd,$/;"	f	file:
bfd_pef_read_header	bfd/pef.c	/^bfd_pef_read_header (bfd *abfd, bfd_pef_header *header)$/;"	f	file:
bfd_pef_read_minisymbols	bfd/pef.c	48;"	d	file:
bfd_pef_scan	bfd/pef.c	/^bfd_pef_scan (bfd *abfd,$/;"	f
bfd_pef_scan_section	bfd/pef.c	/^bfd_pef_scan_section (bfd *abfd, bfd_pef_section *section)$/;"	f
bfd_pef_scan_start_address	bfd/pef.c	/^bfd_pef_scan_start_address (bfd *abfd)$/;"	f
bfd_pef_section	bfd/pef.h	/^struct bfd_pef_section$/;"	s
bfd_pef_section	bfd/pef.h	/^typedef struct bfd_pef_section bfd_pef_section;$/;"	t	typeref:struct:bfd_pef_section
bfd_pef_section_already_linked	bfd/pef.c	60;"	d	file:
bfd_pef_section_flags	bfd/pef.c	/^static unsigned long bfd_pef_section_flags (bfd_pef_section *section)$/;"	f	file:
bfd_pef_section_name	bfd/pef.c	/^static const char *bfd_pef_section_name (bfd_pef_section *section)$/;"	f	file:
bfd_pef_set_arch_mach	bfd/pef.c	50;"	d	file:
bfd_pef_set_section_contents	bfd/pef.c	52;"	d	file:
bfd_pef_sizeof_headers	bfd/pef.c	/^bfd_pef_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_pef_xlib_bfd_free_cached_info	bfd/pef.c	1062;"	d	file:
bfd_pef_xlib_close_and_cleanup	bfd/pef.c	1061;"	d	file:
bfd_pef_xlib_data_struct	bfd/pef.h	/^struct bfd_pef_xlib_data_struct$/;"	s
bfd_pef_xlib_data_struct	bfd/pef.h	/^typedef struct bfd_pef_xlib_data_struct bfd_pef_xlib_data_struct;$/;"	t	typeref:struct:bfd_pef_xlib_data_struct
bfd_pef_xlib_get_section_contents	bfd/pef.c	1064;"	d	file:
bfd_pef_xlib_get_section_contents_in_window	bfd/pef.c	1066;"	d	file:
bfd_pef_xlib_header	bfd/pef.h	/^struct bfd_pef_xlib_header$/;"	s
bfd_pef_xlib_header	bfd/pef.h	/^typedef struct bfd_pef_xlib_header bfd_pef_xlib_header;$/;"	t	typeref:struct:bfd_pef_xlib_header
bfd_pef_xlib_new_section_hook	bfd/pef.c	1063;"	d	file:
bfd_pef_xlib_object_p	bfd/pef.c	/^bfd_pef_xlib_object_p (bfd *abfd)$/;"	f	file:
bfd_pef_xlib_read_header	bfd/pef.c	/^bfd_pef_xlib_read_header (bfd *abfd, bfd_pef_xlib_header *header)$/;"	f	file:
bfd_pef_xlib_scan	bfd/pef.c	/^bfd_pef_xlib_scan (bfd *abfd, bfd_pef_xlib_header *header)$/;"	f	file:
bfd_pef_xlib_set_section_contents	bfd/pef.c	1065;"	d	file:
bfd_pef_xlib_set_section_contents_in_window	bfd/pef.c	1067;"	d	file:
bfd_pei_p	bfd/libcoff.h	974;"	d
bfd_perform_relocation	bfd/reloc.c	/^bfd_perform_relocation (bfd *abfd,$/;"	f
bfd_perform_slip	bfd/reloc16.c	/^bfd_perform_slip (bfd *abfd,$/;"	f
bfd_perror	bfd/bfd.c	/^bfd_perror (const char *message)$/;"	f
bfd_pj_arch	bfd/cpu-pj.c	/^const bfd_arch_info_type bfd_pj_arch =$/;"	v
bfd_plugin_arch	bfd/cpu-plugin.c	/^const bfd_arch_info_type bfd_plugin_arch =$/;"	v
bfd_plugin_bfd_copy_link_hash_symbol_type	bfd/plugin.c	110;"	d	file:
bfd_plugin_bfd_copy_private_bfd_data	bfd/plugin.c	/^bfd_plugin_bfd_copy_private_bfd_data (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_bfd_copy_private_header_data	bfd/plugin.c	77;"	d	file:
bfd_plugin_bfd_copy_private_header_data	bfd/plugin.c	79;"	d	file:
bfd_plugin_bfd_copy_private_section_data	bfd/plugin.c	/^bfd_plugin_bfd_copy_private_section_data (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_bfd_copy_private_symbol_data	bfd/plugin.c	/^bfd_plugin_bfd_copy_private_symbol_data (bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_bfd_define_common_symbol	bfd/plugin.c	107;"	d	file:
bfd_plugin_bfd_define_start_stop	bfd/plugin.c	109;"	d	file:
bfd_plugin_bfd_discard_group	bfd/plugin.c	105;"	d	file:
bfd_plugin_bfd_final_link	bfd/plugin.c	99;"	d	file:
bfd_plugin_bfd_free_cached_info	bfd/plugin.c	73;"	d	file:
bfd_plugin_bfd_gc_sections	bfd/plugin.c	101;"	d	file:
bfd_plugin_bfd_get_relocated_section_contents	bfd/plugin.c	94;"	d	file:
bfd_plugin_bfd_is_group_section	bfd/plugin.c	104;"	d	file:
bfd_plugin_bfd_is_local_label_name	bfd/plugin.c	82;"	d	file:
bfd_plugin_bfd_is_target_special_symbol	bfd/plugin.c	83;"	d	file:
bfd_plugin_bfd_link_add_symbols	bfd/plugin.c	97;"	d	file:
bfd_plugin_bfd_link_check_relocs	bfd/plugin.c	111;"	d	file:
bfd_plugin_bfd_link_hash_table_create	bfd/plugin.c	96;"	d	file:
bfd_plugin_bfd_link_hide_symbol	bfd/plugin.c	108;"	d	file:
bfd_plugin_bfd_link_just_syms	bfd/plugin.c	98;"	d	file:
bfd_plugin_bfd_link_split_section	bfd/plugin.c	100;"	d	file:
bfd_plugin_bfd_lookup_section_flags	bfd/plugin.c	102;"	d	file:
bfd_plugin_bfd_make_debug_symbol	bfd/plugin.c	89;"	d	file:
bfd_plugin_bfd_merge_private_bfd_data	bfd/plugin.c	78;"	d	file:
bfd_plugin_bfd_merge_sections	bfd/plugin.c	103;"	d	file:
bfd_plugin_bfd_print_private_bfd_data	bfd/plugin.c	/^bfd_plugin_bfd_print_private_bfd_data (bfd *abfd ATTRIBUTE_UNUSED, PTR ptr ATTRIBUTE_UNUSED)$/;"	f	file:
bfd_plugin_bfd_relax_section	bfd/plugin.c	95;"	d	file:
bfd_plugin_bfd_set_private_flags	bfd/plugin.c	80;"	d	file:
bfd_plugin_canonicalize_symtab	bfd/plugin.c	/^bfd_plugin_canonicalize_symtab (bfd *abfd,$/;"	f	file:
bfd_plugin_close_and_cleanup	bfd/plugin.c	72;"	d	file:
bfd_plugin_core_file_failing_command	bfd/plugin.c	/^bfd_plugin_core_file_failing_command (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
bfd_plugin_core_file_failing_signal	bfd/plugin.c	/^bfd_plugin_core_file_failing_signal (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
bfd_plugin_core_file_matches_executable_p	bfd/plugin.c	81;"	d	file:
bfd_plugin_core_file_pid	bfd/plugin.c	/^bfd_plugin_core_file_pid (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
bfd_plugin_find_inliner_info	bfd/plugin.c	87;"	d	file:
bfd_plugin_find_line	bfd/plugin.c	86;"	d	file:
bfd_plugin_find_nearest_line	bfd/plugin.c	85;"	d	file:
bfd_plugin_format	bfd/bfd-in2.h	/^enum bfd_plugin_format$/;"	g
bfd_plugin_get_lineno	bfd/plugin.c	84;"	d	file:
bfd_plugin_get_section_contents	bfd/plugin.c	75;"	d	file:
bfd_plugin_get_section_contents_in_window	bfd/plugin.c	76;"	d	file:
bfd_plugin_get_symbol_info	bfd/plugin.c	/^bfd_plugin_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_get_symbol_version_string	bfd/plugin.c	88;"	d	file:
bfd_plugin_get_symtab_upper_bound	bfd/plugin.c	/^bfd_plugin_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
bfd_plugin_make_empty_symbol	bfd/plugin.c	/^bfd_plugin_make_empty_symbol (bfd *abfd)$/;"	f	file:
bfd_plugin_minisymbol_to_symbol	bfd/plugin.c	91;"	d	file:
bfd_plugin_new_section_hook	bfd/plugin.c	74;"	d	file:
bfd_plugin_no	bfd/bfd-in2.h	/^    bfd_plugin_no = 2$/;"	e	enum:bfd_plugin_format
bfd_plugin_object_p	bfd/plugin.c	/^bfd_plugin_object_p (bfd *abfd)$/;"	f	file:
bfd_plugin_open_input	bfd/plugin.c	/^bfd_plugin_open_input (bfd *ibfd, struct ld_plugin_input_file *file)$/;"	f
bfd_plugin_print_symbol	bfd/plugin.c	/^bfd_plugin_print_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_read_minisymbols	bfd/plugin.c	90;"	d	file:
bfd_plugin_section_already_linked	bfd/plugin.c	106;"	d	file:
bfd_plugin_set_arch_mach	bfd/plugin.c	92;"	d	file:
bfd_plugin_set_plugin	bfd/plugin.c	/^bfd_plugin_set_plugin (const char *p)$/;"	f
bfd_plugin_set_program_name	bfd/plugin.c	/^bfd_plugin_set_program_name (const char *program_name)$/;"	f
bfd_plugin_set_section_contents	bfd/plugin.c	93;"	d	file:
bfd_plugin_sizeof_headers	bfd/plugin.c	/^bfd_plugin_sizeof_headers (bfd *a ATTRIBUTE_UNUSED,$/;"	f	file:
bfd_plugin_specified_p	bfd/plugin.c	/^bfd_plugin_specified_p (void)$/;"	f
bfd_plugin_target_p	bfd/plugin.c	/^bfd_plugin_target_p (const bfd_target *target)$/;"	f
bfd_plugin_unknown	bfd/bfd-in2.h	/^    bfd_plugin_unknown = 0,$/;"	e	enum:bfd_plugin_format
bfd_plugin_yes	bfd/bfd-in2.h	/^    bfd_plugin_yes = 1,$/;"	e	enum:bfd_plugin_format
bfd_pmac_xcoff_backend_data	bfd/coff-rs6000.c	/^static const struct xcoff_backend_data_rec bfd_pmac_xcoff_backend_data =$/;"	v	typeref:struct:xcoff_backend_data_rec	file:
bfd_powerpc_arch	bfd/archures.c	621;"	d	file:
bfd_powerpc_archs	bfd/cpu-powerpc.c	/^const bfd_arch_info_type bfd_powerpc_archs[] =$/;"	v
bfd_preserve	bfd/format.c	/^struct bfd_preserve$/;"	s	file:
bfd_preserve_finish	bfd/format.c	/^bfd_preserve_finish (bfd *abfd ATTRIBUTE_UNUSED, struct bfd_preserve *preserve)$/;"	f	file:
bfd_preserve_restore	bfd/format.c	/^bfd_preserve_restore (bfd *abfd, struct bfd_preserve *preserve)$/;"	f	file:
bfd_preserve_save	bfd/format.c	/^bfd_preserve_save (bfd *abfd, struct bfd_preserve *preserve)$/;"	f	file:
bfd_print_private_bfd_data	bfd/bfd-in2.h	7293;"	d
bfd_print_symbol	bfd/bfd-in.h	/^typedef enum bfd_print_symbol$/;"	g
bfd_print_symbol	bfd/bfd-in2.h	/^typedef enum bfd_print_symbol$/;"	g
bfd_print_symbol	bfd/bfd-in2.h	7624;"	d
bfd_print_symbol_all	bfd/bfd-in.h	/^  bfd_print_symbol_all$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_all	bfd/bfd-in2.h	/^  bfd_print_symbol_all$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_more	bfd/bfd-in.h	/^  bfd_print_symbol_more,$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_more	bfd/bfd-in2.h	/^  bfd_print_symbol_more,$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_name	bfd/bfd-in.h	/^  bfd_print_symbol_name,$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_name	bfd/bfd-in2.h	/^  bfd_print_symbol_name,$/;"	e	enum:bfd_print_symbol
bfd_print_symbol_type	bfd/bfd-in.h	/^} bfd_print_symbol_type;$/;"	t	typeref:enum:bfd_print_symbol
bfd_print_symbol_type	bfd/bfd-in2.h	/^} bfd_print_symbol_type;$/;"	t	typeref:enum:bfd_print_symbol
bfd_print_symbol_vandf	bfd/syms.c	/^bfd_print_symbol_vandf (bfd *abfd, void *arg, asymbol *symbol)$/;"	f
bfd_printable_arch_mach	bfd/archures.c	/^bfd_printable_arch_mach (enum bfd_architecture arch, unsigned long machine)$/;"	f
bfd_printable_name	bfd/archures.c	/^bfd_printable_name (bfd *abfd)$/;"	f
bfd_printf_vma	bfd/bfd-in.h	215;"	d
bfd_printf_vma	bfd/bfd-in2.h	222;"	d
bfd_pru_arch	bfd/cpu-pru.c	/^const bfd_arch_info_type bfd_pru_arch = N (32, 32, 0, "pru", TRUE, NULL);$/;"	v
bfd_pru_num_opcodes	opcodes/pru-opc.c	/^const int bfd_pru_num_opcodes = PRU_NUM_OPCODES;$/;"	v
bfd_ptr	bfd/dwarf2.c	/^  bfd *bfd_ptr;$/;"	m	struct:dwarf2_debug	file:
bfd_put	bfd/bfd-in2.h	1188;"	d
bfd_put_16	bfd/bfd-in2.h	1154;"	d
bfd_put_32	bfd/bfd-in2.h	1163;"	d
bfd_put_64	bfd/bfd-in2.h	1172;"	d
bfd_put_8	bfd/bfd-in2.h	1145;"	d
bfd_put_bits	bfd/libbfd.c	/^bfd_put_bits (bfd_uint64_t data, void *p, int bits, bfd_boolean big_p)$/;"	f
bfd_put_micromips_32	bfd/elfxx-mips.c	/^bfd_put_micromips_32 (const bfd *abfd, bfd_vma opcode, bfd_byte *ptr)$/;"	f	file:
bfd_put_signed_16	bfd/bfd-in2.h	1156;"	d
bfd_put_signed_32	bfd/bfd-in2.h	1165;"	d
bfd_put_signed_64	bfd/bfd-in2.h	1174;"	d
bfd_put_signed_8	bfd/bfd-in2.h	1147;"	d
bfd_putb16	bfd/libbfd.c	/^bfd_putb16 (bfd_vma data, void *p)$/;"	f
bfd_putb24	bfd/libbfd.c	/^bfd_putb24 (bfd_vma data, void *p)$/;"	f
bfd_putb32	bfd/libbfd.c	/^bfd_putb32 (bfd_vma data, void *p)$/;"	f
bfd_putb64	bfd/libbfd.c	/^bfd_putb64 (bfd_uint64_t data ATTRIBUTE_UNUSED, void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_putb_24	bfd/aout-tic30.c	326;"	d	file:
bfd_putl16	bfd/libbfd.c	/^bfd_putl16 (bfd_vma data, void *p)$/;"	f
bfd_putl24	bfd/libbfd.c	/^bfd_putl24 (bfd_vma data, void *p)$/;"	f
bfd_putl32	bfd/libbfd.c	/^bfd_putl32 (bfd_vma data, void *p)$/;"	f
bfd_putl64	bfd/libbfd.c	/^bfd_putl64 (bfd_uint64_t data ATTRIBUTE_UNUSED, void *p ATTRIBUTE_UNUSED)$/;"	f
bfd_putp32	bfd/pdp11.c	/^bfd_putp32 (bfd_vma data, void *p)$/;"	f	file:
bfd_putx16	bfd/bfd-in2.h	/^  void           (*bfd_putx16) (bfd_vma, void *);$/;"	m	struct:bfd_target
bfd_putx32	bfd/bfd-in2.h	/^  void           (*bfd_putx32) (bfd_vma, void *);$/;"	m	struct:bfd_target
bfd_putx64	bfd/bfd-in2.h	/^  void           (*bfd_putx64) (bfd_uint64_t, void *);$/;"	m	struct:bfd_target
bfd_read	bfd/bfd-in.h	507;"	d
bfd_read	bfd/bfd-in.h	514;"	d
bfd_read	bfd/bfd-in2.h	514;"	d
bfd_read	bfd/bfd-in2.h	521;"	d
bfd_read_minisymbols	bfd/bfd-in2.h	7650;"	d
bfd_read_p	bfd/libbfd-in.h	789;"	d
bfd_read_p	bfd/libbfd.h	794;"	d
bfd_realloc	bfd/libbfd.c	/^bfd_realloc (void *ptr, bfd_size_type size)$/;"	f
bfd_realloc2	bfd/libbfd.c	/^bfd_realloc2 (void *ptr, bfd_size_type nmemb, bfd_size_type size)$/;"	f
bfd_realloc_or_free	bfd/libbfd.c	/^bfd_realloc_or_free (void *ptr, bfd_size_type size)$/;"	f
bfd_record_phdr	bfd/bfd.c	/^bfd_record_phdr (bfd *abfd,$/;"	f
bfd_reinit	bfd/format.c	/^bfd_reinit (bfd *abfd, unsigned int section_id)$/;"	f	file:
bfd_relax_section	bfd/bfd-in2.h	7257;"	d
bfd_release	bfd/opncls.c	/^bfd_release (bfd *abfd, void *block)$/;"	f
bfd_reloc_code_real	bfd/bfd-in2.h	/^enum bfd_reloc_code_real {$/;"	g
bfd_reloc_code_real_names	bfd/libbfd.h	/^static const char *const bfd_reloc_code_real_names[] = { "@@uninitialized@@",$/;"	v
bfd_reloc_code_real_type	bfd/bfd-in2.h	/^typedef enum bfd_reloc_code_real bfd_reloc_code_real_type;$/;"	t	typeref:enum:bfd_reloc_code_real
bfd_reloc_continue	bfd/bfd-in2.h	/^  bfd_reloc_continue,$/;"	e	enum:bfd_reloc_status
bfd_reloc_ctbp_not_found	bfd/elf32-v850.c	1946;"	d	file:
bfd_reloc_dangerous	bfd/bfd-in2.h	/^  bfd_reloc_dangerous$/;"	e	enum:bfd_reloc_status
bfd_reloc_enum	bfd/elf32-cr16.c	/^  bfd_reloc_code_real_type bfd_reloc_enum; \/* BFD relocation enum.  *\/$/;"	m	struct:cr16_reloc_map	file:
bfd_reloc_enum	bfd/elf32-crx.c	/^  bfd_reloc_code_real_type bfd_reloc_enum; \/* BFD relocation enum.  *\/$/;"	m	struct:crx_reloc_map	file:
bfd_reloc_enum	include/elf/cr16c.h	/^  bfd_reloc_code_real_type  bfd_reloc_enum; \/* BFD relocation enum.  *\/$/;"	m	struct:reloc_map
bfd_reloc_ep_not_found	bfd/elf32-v850.c	1945;"	d	file:
bfd_reloc_gp_not_found	bfd/elf32-v850.c	1944;"	d	file:
bfd_reloc_name_lookup	bfd/aout-ns32k.c	/^MY (bfd_reloc_name_lookup) (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_reloc_name_lookup	bfd/reloc.c	/^bfd_reloc_name_lookup (bfd *abfd, const char *reloc_name)$/;"	f
bfd_reloc_notsupported	bfd/bfd-in2.h	/^  bfd_reloc_notsupported,$/;"	e	enum:bfd_reloc_status
bfd_reloc_offset_in_range	bfd/reloc.c	/^bfd_reloc_offset_in_range (reloc_howto_type *howto,$/;"	f
bfd_reloc_ok	bfd/bfd-in2.h	/^  bfd_reloc_ok = 2,$/;"	e	enum:bfd_reloc_status
bfd_reloc_other	bfd/bfd-in2.h	/^  bfd_reloc_other,$/;"	e	enum:bfd_reloc_status
bfd_reloc_outofrange	bfd/bfd-in2.h	/^  bfd_reloc_outofrange,$/;"	e	enum:bfd_reloc_status
bfd_reloc_overflow	bfd/bfd-in2.h	/^  bfd_reloc_overflow,$/;"	e	enum:bfd_reloc_status
bfd_reloc_status	bfd/bfd-in2.h	/^typedef enum bfd_reloc_status$/;"	g
bfd_reloc_status_type	bfd/bfd-in2.h	/^ bfd_reloc_status_type;$/;"	t	typeref:enum:bfd_reloc_status
bfd_reloc_type_lookup	bfd/aout-ns32k.c	/^MY (bfd_reloc_type_lookup) (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f
bfd_reloc_type_lookup	bfd/reloc.c	/^bfd_reloc_type_lookup (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f
bfd_reloc_undefined	bfd/bfd-in2.h	/^  bfd_reloc_undefined,$/;"	e	enum:bfd_reloc_status
bfd_reloc_val	bfd/coff-sh.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:shcoff_reloc_map	file:
bfd_reloc_val	bfd/elf-m10200.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:mn10200_reloc_map	file:
bfd_reloc_val	bfd/elf-m10300.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:mn10300_reloc_map	file:
bfd_reloc_val	bfd/elf32-arc.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:arc_reloc_map	file:
bfd_reloc_val	bfd/elf32-arm.c	/^    bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:elf32_arm_reloc_map	file:
bfd_reloc_val	bfd/elf32-avr.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:avr_reloc_map	file:
bfd_reloc_val	bfd/elf32-bfin.c	/^  bfd_reloc_code_real_type	bfd_reloc_val;$/;"	m	struct:bfin_reloc_map	file:
bfd_reloc_val	bfd/elf32-cris.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:cris_reloc_map	file:
bfd_reloc_val	bfd/elf32-d10v.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:d10v_reloc_map	file:
bfd_reloc_val	bfd/elf32-d30v.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:d30v_reloc_map	file:
bfd_reloc_val	bfd/elf32-dlx.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elf32-fr30.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:fr30_reloc_map	file:
bfd_reloc_val	bfd/elf32-ft32.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:ft32_reloc_map	file:
bfd_reloc_val	bfd/elf32-h8300.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elf32-lm32.c	/^    bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:lm32_reloc_map	file:
bfd_reloc_val	bfd/elf32-m32c.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:m32c_reloc_map	file:
bfd_reloc_val	bfd/elf32-m32r.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:m32r_reloc_map	file:
bfd_reloc_val	bfd/elf32-m68hc11.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:m68hc11_reloc_map	file:
bfd_reloc_val	bfd/elf32-m68hc12.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:m68hc11_reloc_map	file:
bfd_reloc_val	bfd/elf32-metag.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:metag_reloc_map	file:
bfd_reloc_val	bfd/elf32-moxie.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:moxie_reloc_map	file:
bfd_reloc_val	bfd/elf32-msp430.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:msp430_reloc_map	file:
bfd_reloc_val	bfd/elf32-nds32.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:nds32_reloc_map_entry	file:
bfd_reloc_val	bfd/elf32-or1k.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:or1k_reloc_map	file:
bfd_reloc_val	bfd/elf32-pj.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elf32-rl78.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:rl78_reloc_map	file:
bfd_reloc_val	bfd/elf32-rx.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:rx_reloc_map	file:
bfd_reloc_val	bfd/elf32-s12z.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:s12z_reloc_map	file:
bfd_reloc_val	bfd/elf32-score.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:score_reloc_map	file:
bfd_reloc_val	bfd/elf32-score7.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:score_reloc_map	file:
bfd_reloc_val	bfd/elf32-sh.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elf32-tic6x.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:__anon1005	file:
bfd_reloc_val	bfd/elf32-tilepro.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:tilepro_reloc_map	file:
bfd_reloc_val	bfd/elf32-v850.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:v850_elf_reloc_map	file:
bfd_reloc_val	bfd/elf32-xc16x.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:xc16x_reloc_map	file:
bfd_reloc_val	bfd/elf32-xgate.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:xgate_reloc_map	file:
bfd_reloc_val	bfd/elf32-xstormy16.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:xstormy16_reloc_map	file:
bfd_reloc_val	bfd/elf64-alpha.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elf64-mmix.c	/^    bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:mmix_reloc_map	file:
bfd_reloc_val	bfd/elf64-x86-64.c	/^  bfd_reloc_code_real_type bfd_reloc_val;$/;"	m	struct:elf_reloc_map	file:
bfd_reloc_val	bfd/elfxx-tilegx.c	/^  bfd_reloc_code_real_type  bfd_reloc_val;$/;"	m	struct:tilegx_reloc_map	file:
bfd_rename_section	bfd/section.c	/^bfd_rename_section (bfd *abfd, sec_ptr sec, const char *newname)$/;"	f
bfd_reserved_id_counter	bfd/opncls.c	/^static unsigned int bfd_reserved_id_counter = 0;$/;"	v	file:
bfd_riscv_arch	bfd/cpu-riscv.c	/^const bfd_arch_info_type bfd_riscv_arch =$/;"	v
bfd_rl78_arch	bfd/cpu-rl78.c	/^const bfd_arch_info_type bfd_rl78_arch =$/;"	v
bfd_rs6000_arch	bfd/cpu-rs6000.c	/^const bfd_arch_info_type bfd_rs6000_arch =$/;"	v
bfd_rx_arch	bfd/cpu-rx.c	/^const bfd_arch_info_type bfd_rx_arch =$/;"	v
bfd_s12z_arch	bfd/cpu-s12z.c	/^const bfd_arch_info_type bfd_s12z_arch =$/;"	v
bfd_s390_31_arch	bfd/cpu-s390.c	/^static const bfd_arch_info_type bfd_s390_31_arch =$/;"	v	file:
bfd_s390_64_arch	bfd/cpu-s390.c	/^static const bfd_arch_info_type bfd_s390_64_arch =$/;"	v	file:
bfd_s390_arch	bfd/cpu-s390.c	/^const bfd_arch_info_type bfd_s390_arch =$/;"	v
bfd_scan_arch	bfd/archures.c	/^bfd_scan_arch (const char *string)$/;"	f
bfd_scan_vma	bfd/bfd.c	/^bfd_scan_vma (const char *string, const char **end, int base)$/;"	f
bfd_score_arch	bfd/cpu-score.c	/^const bfd_arch_info_type bfd_score_arch =$/;"	v
bfd_sec_flags_from_mmo_flags	bfd/mmo.c	/^bfd_sec_flags_from_mmo_flags (flagword flags)$/;"	f	file:
bfd_sect	gdb/xcoffread.c	/^    asection **bfd_sect;$/;"	m	struct:find_targ_sec_arg	file:
bfd_section	bfd/bfd-in2.h	/^typedef struct bfd_section$/;"	s
bfd_section	bfd/pef.h	/^  asection *bfd_section;$/;"	m	struct:bfd_pef_section
bfd_section	include/elf/internal.h	/^  asection *	bfd_section;		\/* Associated BFD section.  *\/$/;"	m	struct:elf_internal_shdr
bfd_section_alignment	bfd/bfd-in.h	317;"	d
bfd_section_alignment	bfd/bfd-in2.h	324;"	d
bfd_section_already_linked	bfd/bfd-in2.h	7850;"	d
bfd_section_already_linked	bfd/libbfd-in.h	/^struct bfd_section_already_linked$/;"	s
bfd_section_already_linked	bfd/libbfd.h	/^struct bfd_section_already_linked$/;"	s
bfd_section_already_linked_hash_entry	bfd/libbfd-in.h	/^struct bfd_section_already_linked_hash_entry$/;"	s
bfd_section_already_linked_hash_entry	bfd/libbfd.h	/^struct bfd_section_already_linked_hash_entry$/;"	s
bfd_section_already_linked_table_free	bfd/linker.c	/^bfd_section_already_linked_table_free (void)$/;"	f
bfd_section_already_linked_table_init	bfd/linker.c	/^bfd_section_already_linked_table_init (void)$/;"	f
bfd_section_already_linked_table_insert	bfd/linker.c	/^bfd_section_already_linked_table_insert$/;"	f
bfd_section_already_linked_table_lookup	bfd/linker.c	/^bfd_section_already_linked_table_lookup (const char *name)$/;"	f
bfd_section_already_linked_table_traverse	bfd/linker.c	/^bfd_section_already_linked_table_traverse$/;"	f
bfd_section_from_elf_index	bfd/elf.c	/^bfd_section_from_elf_index (bfd *abfd, unsigned int sec_index)$/;"	f
bfd_section_from_phdr	bfd/elf.c	/^bfd_section_from_phdr (bfd *abfd, Elf_Internal_Phdr *hdr, int hdr_index)$/;"	f
bfd_section_from_shdr	bfd/elf.c	/^bfd_section_from_shdr (bfd *abfd, unsigned int shindex)$/;"	f
bfd_section_from_som_symbol	bfd/som.c	/^bfd_section_from_som_symbol$/;"	f
bfd_section_hash_newfunc	bfd/section.c	/^bfd_section_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f
bfd_section_init	bfd/section.c	/^bfd_section_init (bfd *abfd, asection *newsect)$/;"	f	file:
bfd_section_list_append	bfd/bfd-in2.h	1748;"	d
bfd_section_list_clear	bfd/section.c	/^bfd_section_list_clear (bfd *abfd)$/;"	f
bfd_section_list_insert_after	bfd/bfd-in2.h	1786;"	d
bfd_section_list_insert_before	bfd/bfd-in2.h	1801;"	d
bfd_section_list_prepend	bfd/bfd-in2.h	1767;"	d
bfd_section_list_remove	bfd/bfd-in2.h	1732;"	d
bfd_section_lma	bfd/bfd-in.h	316;"	d
bfd_section_lma	bfd/bfd-in2.h	323;"	d
bfd_section_name	bfd/bfd-in.h	312;"	d
bfd_section_name	bfd/bfd-in2.h	319;"	d
bfd_section_reloc_link_order	include/bfdlink.h	/^  bfd_section_reloc_link_order,	\/* Relocate against a section.  *\/$/;"	e	enum:bfd_link_order_type
bfd_section_removed_from_list	bfd/bfd-in2.h	1816;"	d
bfd_section_size	bfd/bfd-in.h	313;"	d
bfd_section_size	bfd/bfd-in2.h	320;"	d
bfd_section_vma	bfd/bfd-in.h	315;"	d
bfd_section_vma	bfd/bfd-in2.h	322;"	d
bfd_sections_find_if	bfd/section.c	/^bfd_sections_find_if (bfd *abfd,$/;"	f
bfd_seek	bfd/bfdio.c	/^bfd_seek (bfd *abfd, file_ptr position, int direction)$/;"	f
bfd_set_arch_info	bfd/archures.c	/^bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg)$/;"	f
bfd_set_arch_mach	bfd/bfd-in2.h	7254;"	d
bfd_set_archive_head	bfd/archive.c	/^bfd_set_archive_head (bfd *output_archive, bfd *new_head)$/;"	f
bfd_set_assert_handler	bfd/bfd.c	/^bfd_set_assert_handler (bfd_assert_handler_type pnew)$/;"	f
bfd_set_cacheable	bfd/bfd-in2.h	/^bfd_set_cacheable (bfd * abfd, bfd_boolean val)$/;"	f
bfd_set_default_target	bfd/targets.c	/^bfd_set_default_target (const char *name)$/;"	f
bfd_set_error	bfd/bfd.c	/^bfd_set_error (bfd_error_type error_tag)$/;"	f
bfd_set_error_handler	bfd/bfd.c	/^bfd_set_error_handler (bfd_error_handler_type pnew)$/;"	f
bfd_set_error_program_name	bfd/bfd.c	/^bfd_set_error_program_name (const char *name)$/;"	f
bfd_set_file_flags	bfd/bfd.c	/^bfd_set_file_flags (bfd *abfd, flagword flags)$/;"	f
bfd_set_format	bfd/format.c	/^bfd_set_format (bfd *abfd, bfd_format format)$/;"	f
bfd_set_gp_size	bfd/bfd.c	/^bfd_set_gp_size (bfd *abfd, unsigned int i)$/;"	f
bfd_set_input_error	bfd/bfd.c	/^bfd_set_input_error (bfd *input, bfd_error_type error_tag)$/;"	f
bfd_set_private_flags	bfd/bfd-in2.h	7217;"	d
bfd_set_reloc	bfd/bfd-in2.h	7189;"	d
bfd_set_section	bfd/bfd-in.h	247;"	d
bfd_set_section	bfd/bfd-in2.h	254;"	d
bfd_set_section_alignment	bfd/bfd-in2.h	/^bfd_set_section_alignment (bfd * abfd ATTRIBUTE_UNUSED, asection * ptr,$/;"	f
bfd_set_section_contents	bfd/section.c	/^bfd_set_section_contents (bfd *abfd,$/;"	f
bfd_set_section_flags	bfd/section.c	/^bfd_set_section_flags (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_set_section_size	bfd/section.c	/^bfd_set_section_size (bfd *abfd, sec_ptr ptr, bfd_size_type val)$/;"	f
bfd_set_section_userdata	bfd/bfd-in2.h	/^bfd_set_section_userdata (bfd * abfd ATTRIBUTE_UNUSED, asection * ptr,$/;"	f
bfd_set_section_vma	bfd/bfd-in2.h	/^bfd_set_section_vma (bfd * abfd ATTRIBUTE_UNUSED, asection * ptr, bfd_vma val)$/;"	f
bfd_set_start_address	bfd/bfd.c	/^bfd_set_start_address (bfd *abfd, bfd_vma vma)$/;"	f
bfd_set_symtab	bfd/syms.c	/^bfd_set_symtab (bfd *abfd, asymbol **location, unsigned int symcount)$/;"	f
bfd_sh_arch	bfd/cpu-sh.c	/^const bfd_arch_info_type bfd_sh_arch =$/;"	v
bfd_sharing	gdb/gdb_bfd.c	/^static int bfd_sharing = 1;$/;"	v	file:
bfd_signed_vma	bfd/bfd-in.h	/^typedef BFD_HOST_64_BIT bfd_signed_vma;$/;"	t
bfd_signed_vma	bfd/bfd-in.h	/^typedef long bfd_signed_vma;$/;"	t
bfd_signed_vma	bfd/bfd-in2.h	/^typedef BFD_HOST_64_BIT bfd_signed_vma;$/;"	t
bfd_signed_vma	bfd/bfd-in2.h	/^typedef long bfd_signed_vma;$/;"	t
bfd_simple_get_relocated_section_contents	bfd/simple.c	/^bfd_simple_get_relocated_section_contents (bfd *abfd,$/;"	f
bfd_size_type	bfd/bfd-in.h	/^typedef BFD_HOST_U_64_BIT bfd_size_type;$/;"	t
bfd_size_type	bfd/bfd-in.h	/^typedef unsigned long bfd_size_type;$/;"	t
bfd_size_type	bfd/bfd-in2.h	/^typedef BFD_HOST_U_64_BIT bfd_size_type;$/;"	t
bfd_size_type	bfd/bfd-in2.h	/^typedef unsigned long bfd_size_type;$/;"	t
bfd_sizeof_headers	bfd/bfd-in2.h	7219;"	d
bfd_slurp_armap	bfd/archive.c	/^bfd_slurp_armap (bfd *abfd)$/;"	f
bfd_slurp_bsd_armap	bfd/libbfd-in.h	149;"	d
bfd_slurp_bsd_armap	bfd/libbfd.h	154;"	d
bfd_slurp_coff_armap	bfd/libbfd-in.h	150;"	d
bfd_slurp_coff_armap	bfd/libbfd.h	155;"	d
bfd_som_attach_aux_hdr	bfd/som.c	/^bfd_som_attach_aux_hdr (bfd *abfd, int type, char *string)$/;"	f
bfd_som_attach_compilation_unit	bfd/som.c	/^bfd_som_attach_compilation_unit (bfd *abfd,$/;"	f
bfd_som_set_section_attributes	bfd/som.c	/^bfd_som_set_section_attributes (asection *section,$/;"	f
bfd_som_set_subsection_attributes	bfd/som.c	/^bfd_som_set_subsection_attributes (asection *section,$/;"	f
bfd_som_set_symbol_type	bfd/som.c	/^bfd_som_set_symbol_type (asymbol *symbol, unsigned int type)$/;"	f
bfd_sparc_arch	bfd/cpu-sparc.c	/^const bfd_arch_info_type bfd_sparc_arch =$/;"	v
bfd_sprintf_vma	bfd/bfd.c	/^bfd_sprintf_vma (bfd *abfd ATTRIBUTE_UNUSED, char *buf, bfd_vma value)$/;"	f
bfd_spu_arch	bfd/cpu-spu.c	/^const bfd_arch_info_type bfd_spu_arch[] =$/;"	v
bfd_stat	bfd/bfdio.c	/^bfd_stat (bfd *abfd, struct stat *statbuf)$/;"	f
bfd_stat_arch_elt	bfd/bfd-in2.h	7248;"	d
bfd_strtab_hash	bfd/hash.c	/^struct bfd_strtab_hash$/;"	s	file:
bfd_sym_bfd_copy_link_hash_symbol_type	bfd/xsym.c	59;"	d	file:
bfd_sym_bfd_define_common_symbol	bfd/xsym.c	53;"	d	file:
bfd_sym_bfd_define_start_stop	bfd/xsym.c	55;"	d	file:
bfd_sym_bfd_discard_group	bfd/xsym.c	51;"	d	file:
bfd_sym_bfd_final_link	bfd/xsym.c	61;"	d	file:
bfd_sym_bfd_free_cached_info	bfd/xsym.c	30;"	d	file:
bfd_sym_bfd_gc_sections	bfd/xsym.c	47;"	d	file:
bfd_sym_bfd_get_relocated_section_contents	bfd/xsym.c	45;"	d	file:
bfd_sym_bfd_is_group_section	bfd/xsym.c	50;"	d	file:
bfd_sym_bfd_is_local_label_name	bfd/xsym.c	32;"	d	file:
bfd_sym_bfd_is_target_special_symbol	bfd/xsym.c	33;"	d	file:
bfd_sym_bfd_link_add_symbols	bfd/xsym.c	57;"	d	file:
bfd_sym_bfd_link_check_relocs	bfd/xsym.c	64;"	d	file:
bfd_sym_bfd_link_hash_table_create	bfd/xsym.c	56;"	d	file:
bfd_sym_bfd_link_hide_symbol	bfd/xsym.c	54;"	d	file:
bfd_sym_bfd_link_just_syms	bfd/xsym.c	58;"	d	file:
bfd_sym_bfd_link_split_section	bfd/xsym.c	62;"	d	file:
bfd_sym_bfd_lookup_section_flags	bfd/xsym.c	48;"	d	file:
bfd_sym_bfd_make_debug_symbol	bfd/xsym.c	39;"	d	file:
bfd_sym_bfd_merge_sections	bfd/xsym.c	49;"	d	file:
bfd_sym_bfd_relax_section	bfd/xsym.c	46;"	d	file:
bfd_sym_canonicalize_symtab	bfd/xsym.c	/^bfd_sym_canonicalize_symtab (bfd *abfd ATTRIBUTE_UNUSED, asymbol **sym ATTRIBUTE_UNUSED)$/;"	f
bfd_sym_chain	include/bfdlink.h	/^struct bfd_sym_chain$/;"	s
bfd_sym_close_and_cleanup	bfd/xsym.c	29;"	d	file:
bfd_sym_constant_pool_entry	bfd/xsym.h	/^typedef short bfd_sym_constant_pool_entry;$/;"	t
bfd_sym_contained_labels_table_entry	bfd/xsym.h	/^typedef union bfd_sym_contained_labels_table_entry bfd_sym_contained_labels_table_entry;$/;"	t	typeref:union:bfd_sym_contained_labels_table_entry
bfd_sym_contained_labels_table_entry	bfd/xsym.h	/^union bfd_sym_contained_labels_table_entry$/;"	u
bfd_sym_contained_modules_table_entry	bfd/xsym.h	/^typedef union bfd_sym_contained_modules_table_entry bfd_sym_contained_modules_table_entry;$/;"	t	typeref:union:bfd_sym_contained_modules_table_entry
bfd_sym_contained_modules_table_entry	bfd/xsym.h	/^union bfd_sym_contained_modules_table_entry$/;"	u
bfd_sym_contained_statements_table_entry	bfd/xsym.h	/^typedef union bfd_sym_contained_statements_table_entry bfd_sym_contained_statements_table_entry;$/;"	t	typeref:union:bfd_sym_contained_statements_table_entry
bfd_sym_contained_statements_table_entry	bfd/xsym.h	/^union bfd_sym_contained_statements_table_entry$/;"	u
bfd_sym_contained_types_table_entry	bfd/xsym.h	/^typedef union bfd_sym_contained_types_table_entry bfd_sym_contained_types_table_entry;$/;"	t	typeref:union:bfd_sym_contained_types_table_entry
bfd_sym_contained_types_table_entry	bfd/xsym.h	/^union bfd_sym_contained_types_table_entry$/;"	u
bfd_sym_contained_variables_table_entry	bfd/xsym.h	/^typedef union bfd_sym_contained_variables_table_entry bfd_sym_contained_variables_table_entry;$/;"	t	typeref:union:bfd_sym_contained_variables_table_entry
bfd_sym_contained_variables_table_entry	bfd/xsym.h	/^union bfd_sym_contained_variables_table_entry$/;"	u
bfd_sym_data_struct	bfd/xsym.h	/^struct bfd_sym_data_struct$/;"	s
bfd_sym_data_struct	bfd/xsym.h	/^typedef struct bfd_sym_data_struct bfd_sym_data_struct;$/;"	t	typeref:struct:bfd_sym_data_struct
bfd_sym_display_constant_pool	bfd/xsym.c	/^bfd_sym_display_constant_pool (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_contained_labels_table	bfd/xsym.c	/^bfd_sym_display_contained_labels_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_contained_modules_table	bfd/xsym.c	/^bfd_sym_display_contained_modules_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_contained_statements_table	bfd/xsym.c	/^bfd_sym_display_contained_statements_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_contained_types_table	bfd/xsym.c	/^bfd_sym_display_contained_types_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_contained_variables_table	bfd/xsym.c	/^bfd_sym_display_contained_variables_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_file_references_index_table	bfd/xsym.c	/^bfd_sym_display_file_references_index_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_file_references_table	bfd/xsym.c	/^bfd_sym_display_file_references_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_header	bfd/xsym.c	/^bfd_sym_display_header (FILE *f, bfd_sym_header_block *dshb)$/;"	f
bfd_sym_display_modules_table	bfd/xsym.c	/^bfd_sym_display_modules_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_name_table	bfd/xsym.c	/^bfd_sym_display_name_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_name_table_entry	bfd/xsym.c	/^bfd_sym_display_name_table_entry (bfd *abfd,$/;"	f
bfd_sym_display_resources_table	bfd/xsym.c	/^bfd_sym_display_resources_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_display_table_summary	bfd/xsym.c	/^bfd_sym_display_table_summary (FILE *f,$/;"	f
bfd_sym_display_type_information_table	bfd/xsym.c	/^bfd_sym_display_type_information_table (bfd *abfd, FILE *f)$/;"	f
bfd_sym_fetch_constant_pool_entry	bfd/xsym.c	/^bfd_sym_fetch_constant_pool_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_contained_labels_table_entry	bfd/xsym.c	/^bfd_sym_fetch_contained_labels_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_contained_modules_table_entry	bfd/xsym.c	/^bfd_sym_fetch_contained_modules_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_contained_statements_table_entry	bfd/xsym.c	/^bfd_sym_fetch_contained_statements_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_contained_types_table_entry	bfd/xsym.c	/^bfd_sym_fetch_contained_types_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_contained_variables_table_entry	bfd/xsym.c	/^bfd_sym_fetch_contained_variables_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_file_references_index_table_entry	bfd/xsym.c	/^bfd_sym_fetch_file_references_index_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_file_references_table_entry	bfd/xsym.c	/^bfd_sym_fetch_file_references_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_long	bfd/xsym.c	/^bfd_sym_fetch_long (unsigned char *buf,$/;"	f
bfd_sym_fetch_modules_table_entry	bfd/xsym.c	/^bfd_sym_fetch_modules_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_resources_table_entry	bfd/xsym.c	/^bfd_sym_fetch_resources_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_type_information_table_entry	bfd/xsym.c	/^bfd_sym_fetch_type_information_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_type_table_entry	bfd/xsym.c	/^bfd_sym_fetch_type_table_entry (bfd *abfd,$/;"	f
bfd_sym_fetch_type_table_information	bfd/xsym.c	/^bfd_sym_fetch_type_table_information (bfd *abfd,$/;"	f
bfd_sym_file_reference	bfd/xsym.h	/^struct bfd_sym_file_reference$/;"	s
bfd_sym_file_reference	bfd/xsym.h	/^typedef struct bfd_sym_file_reference bfd_sym_file_reference;$/;"	t	typeref:struct:bfd_sym_file_reference
bfd_sym_file_references_index_table_entry	bfd/xsym.h	/^typedef union bfd_sym_file_references_index_table_entry bfd_sym_file_references_index_table_entry;$/;"	t	typeref:union:bfd_sym_file_references_index_table_entry
bfd_sym_file_references_index_table_entry	bfd/xsym.h	/^union bfd_sym_file_references_index_table_entry$/;"	u
bfd_sym_file_references_table_entry	bfd/xsym.h	/^typedef union bfd_sym_file_references_table_entry bfd_sym_file_references_table_entry;$/;"	t	typeref:union:bfd_sym_file_references_table_entry
bfd_sym_file_references_table_entry	bfd/xsym.h	/^union bfd_sym_file_references_table_entry$/;"	u
bfd_sym_find_inliner_info	bfd/xsym.c	37;"	d	file:
bfd_sym_find_line	bfd/xsym.c	36;"	d	file:
bfd_sym_find_nearest_line	bfd/xsym.c	35;"	d	file:
bfd_sym_from_r_symndx	bfd/elf.c	/^bfd_sym_from_r_symndx (struct sym_cache *cache,$/;"	f
bfd_sym_get_lineno	bfd/xsym.c	34;"	d	file:
bfd_sym_get_section_contents	bfd/xsym.c	43;"	d	file:
bfd_sym_get_section_contents_in_window	bfd/xsym.c	63;"	d	file:
bfd_sym_get_symbol_info	bfd/xsym.c	/^bfd_sym_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED, asymbol *symbol, symbol_info *ret)$/;"	f
bfd_sym_get_symbol_version_string	bfd/xsym.c	38;"	d	file:
bfd_sym_get_symtab_upper_bound	bfd/xsym.c	/^bfd_sym_get_symtab_upper_bound (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
bfd_sym_header_block	bfd/xsym.h	/^struct bfd_sym_header_block$/;"	s
bfd_sym_header_block	bfd/xsym.h	/^typedef struct bfd_sym_header_block bfd_sym_header_block;$/;"	t	typeref:struct:bfd_sym_header_block
bfd_sym_make_empty_symbol	bfd/xsym.c	2281;"	d	file:
bfd_sym_minisymbol_to_symbol	bfd/xsym.c	41;"	d	file:
bfd_sym_mkobject	bfd/xsym.c	/^bfd_sym_mkobject (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
bfd_sym_module_kind	bfd/xsym.h	/^enum bfd_sym_module_kind$/;"	g
bfd_sym_module_kind	bfd/xsym.h	/^typedef enum bfd_sym_module_kind bfd_sym_module_kind;$/;"	t	typeref:enum:bfd_sym_module_kind
bfd_sym_module_name	bfd/xsym.c	/^bfd_sym_module_name (bfd *abfd, unsigned long sym_index)$/;"	f
bfd_sym_modules_table_entry	bfd/xsym.h	/^struct bfd_sym_modules_table_entry$/;"	s
bfd_sym_modules_table_entry	bfd/xsym.h	/^typedef struct bfd_sym_modules_table_entry bfd_sym_modules_table_entry;$/;"	t	typeref:struct:bfd_sym_modules_table_entry
bfd_sym_new_section_hook	bfd/xsym.c	31;"	d	file:
bfd_sym_object_p	bfd/xsym.c	/^bfd_sym_object_p (bfd *abfd)$/;"	f
bfd_sym_parse_contained_labels_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_contained_labels_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_contained_modules_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_contained_modules_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_contained_statements_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_contained_statements_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_contained_variables_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_contained_variables_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_disk_table_v32	bfd/xsym.c	/^bfd_sym_parse_disk_table_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_file_reference_v32	bfd/xsym.c	/^bfd_sym_parse_file_reference_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_file_references_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_file_references_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_header_v32	bfd/xsym.c	/^bfd_sym_parse_header_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_modules_table_entry_v33	bfd/xsym.c	/^bfd_sym_parse_modules_table_entry_v33 (unsigned char *buf,$/;"	f
bfd_sym_parse_resources_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_resources_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_parse_type_table_entry_v32	bfd/xsym.c	/^bfd_sym_parse_type_table_entry_v32 (unsigned char *buf,$/;"	f
bfd_sym_print_constant_pool_entry	bfd/xsym.c	/^bfd_sym_print_constant_pool_entry (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_print_contained_labels_table_entry	bfd/xsym.c	/^bfd_sym_print_contained_labels_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_contained_modules_table_entry	bfd/xsym.c	/^bfd_sym_print_contained_modules_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_contained_statements_table_entry	bfd/xsym.c	/^bfd_sym_print_contained_statements_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_contained_types_table_entry	bfd/xsym.c	/^bfd_sym_print_contained_types_table_entry (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_print_contained_variables_table_entry	bfd/xsym.c	/^bfd_sym_print_contained_variables_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_file_reference	bfd/xsym.c	/^bfd_sym_print_file_reference (bfd *abfd,$/;"	f
bfd_sym_print_file_references_index_table_entry	bfd/xsym.c	/^bfd_sym_print_file_references_index_table_entry (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_print_file_references_table_entry	bfd/xsym.c	/^bfd_sym_print_file_references_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_modules_table_entry	bfd/xsym.c	/^bfd_sym_print_modules_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_resources_table_entry	bfd/xsym.c	/^bfd_sym_print_resources_table_entry (bfd *abfd,$/;"	f
bfd_sym_print_symbol	bfd/xsym.c	/^bfd_sym_print_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_print_type_information	bfd/xsym.c	/^bfd_sym_print_type_information (bfd *abfd,$/;"	f
bfd_sym_print_type_information_table_entry	bfd/xsym.c	/^bfd_sym_print_type_information_table_entry (bfd *abfd,$/;"	f
bfd_sym_read_header	bfd/xsym.c	/^bfd_sym_read_header (bfd *abfd,$/;"	f
bfd_sym_read_header_v32	bfd/xsym.c	/^bfd_sym_read_header_v32 (bfd *abfd, bfd_sym_header_block *header)$/;"	f
bfd_sym_read_header_v34	bfd/xsym.c	/^bfd_sym_read_header_v34 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_read_minisymbols	bfd/xsym.c	40;"	d	file:
bfd_sym_read_name_table	bfd/xsym.c	/^bfd_sym_read_name_table (bfd *abfd, bfd_sym_header_block *dshb)$/;"	f
bfd_sym_read_version	bfd/xsym.c	/^bfd_sym_read_version (bfd *abfd, bfd_sym_version *version)$/;"	f
bfd_sym_resources_table_entry	bfd/xsym.h	/^struct bfd_sym_resources_table_entry$/;"	s
bfd_sym_resources_table_entry	bfd/xsym.h	/^typedef struct bfd_sym_resources_table_entry bfd_sym_resources_table_entry;$/;"	t	typeref:struct:bfd_sym_resources_table_entry
bfd_sym_scan	bfd/xsym.c	/^bfd_sym_scan (bfd *abfd, bfd_sym_version version, bfd_sym_data_struct *mdata)$/;"	f
bfd_sym_section_already_linked	bfd/xsym.c	52;"	d	file:
bfd_sym_set_arch_mach	bfd/xsym.c	42;"	d	file:
bfd_sym_set_section_contents	bfd/xsym.c	44;"	d	file:
bfd_sym_sizeof_headers	bfd/xsym.c	/^bfd_sym_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_sym_storage_class	bfd/xsym.h	/^enum bfd_sym_storage_class$/;"	g
bfd_sym_storage_class	bfd/xsym.h	/^typedef enum bfd_sym_storage_class bfd_sym_storage_class;$/;"	t	typeref:enum:bfd_sym_storage_class
bfd_sym_storage_kind	bfd/xsym.h	/^enum bfd_sym_storage_kind$/;"	g
bfd_sym_storage_kind	bfd/xsym.h	/^typedef enum bfd_sym_storage_kind bfd_sym_storage_kind;$/;"	t	typeref:enum:bfd_sym_storage_kind
bfd_sym_symbol_name	bfd/xsym.c	/^bfd_sym_symbol_name (bfd *abfd, unsigned long sym_index)$/;"	f
bfd_sym_symbol_scope	bfd/xsym.h	/^enum bfd_sym_symbol_scope$/;"	g
bfd_sym_symbol_scope	bfd/xsym.h	/^typedef enum bfd_sym_symbol_scope bfd_sym_symbol_scope;$/;"	t	typeref:enum:bfd_sym_symbol_scope
bfd_sym_table_info	bfd/xsym.h	/^struct bfd_sym_table_info$/;"	s
bfd_sym_table_info	bfd/xsym.h	/^typedef struct bfd_sym_table_info bfd_sym_table_info;$/;"	t	typeref:struct:bfd_sym_table_info
bfd_sym_type_basic_name	bfd/xsym.c	/^bfd_sym_type_basic_name (unsigned char num)$/;"	f
bfd_sym_type_information_table_entry	bfd/xsym.h	/^struct bfd_sym_type_information_table_entry$/;"	s
bfd_sym_type_information_table_entry	bfd/xsym.h	/^typedef struct bfd_sym_type_information_table_entry bfd_sym_type_information_table_entry;$/;"	t	typeref:struct:bfd_sym_type_information_table_entry
bfd_sym_type_operator_name	bfd/xsym.c	/^bfd_sym_type_operator_name (unsigned char num)$/;"	f
bfd_sym_type_table_entry	bfd/xsym.h	/^typedef unsigned long bfd_sym_type_table_entry;$/;"	t
bfd_sym_unparse_module_kind	bfd/xsym.c	/^bfd_sym_unparse_module_kind (enum bfd_sym_module_kind kind)$/;"	f
bfd_sym_unparse_storage_class	bfd/xsym.c	/^bfd_sym_unparse_storage_class (enum bfd_sym_storage_class kind)$/;"	f
bfd_sym_unparse_storage_kind	bfd/xsym.c	/^bfd_sym_unparse_storage_kind (enum bfd_sym_storage_kind kind)$/;"	f
bfd_sym_unparse_symbol_scope	bfd/xsym.c	/^bfd_sym_unparse_symbol_scope (enum bfd_sym_symbol_scope scope)$/;"	f
bfd_sym_valid	bfd/xsym.c	/^bfd_sym_valid (bfd *abfd)$/;"	f
bfd_sym_version	bfd/xsym.h	/^enum bfd_sym_version$/;"	g
bfd_sym_version	bfd/xsym.h	/^typedef enum bfd_sym_version bfd_sym_version;$/;"	t	typeref:enum:bfd_sym_version
bfd_symbol	bfd/bfd-in2.h	/^typedef struct bfd_symbol$/;"	s
bfd_symbol_info	bfd/syms.c	/^bfd_symbol_info (asymbol *symbol, symbol_info *ret)$/;"	f
bfd_symbol_reloc_link_order	include/bfdlink.h	/^  bfd_symbol_reloc_link_order	\/* Relocate against a symbol.  *\/$/;"	e	enum:bfd_link_order_type
bfd_target	bfd/bfd-in2.h	/^typedef struct bfd_target$/;"	s
bfd_target	bfd/bfd-in2.h	/^} bfd_target;$/;"	t	typeref:struct:bfd_target
bfd_target_aout_flavour	bfd/bfd-in2.h	/^  bfd_target_aout_flavour,$/;"	e	enum:bfd_flavour
bfd_target_coff_flavour	bfd/bfd-in2.h	/^  bfd_target_coff_flavour,$/;"	e	enum:bfd_flavour
bfd_target_ecoff_flavour	bfd/bfd-in2.h	/^  bfd_target_ecoff_flavour,$/;"	e	enum:bfd_flavour
bfd_target_elf_flavour	bfd/bfd-in2.h	/^  bfd_target_elf_flavour,$/;"	e	enum:bfd_flavour
bfd_target_evax_flavour	bfd/bfd-in2.h	/^  bfd_target_evax_flavour,$/;"	e	enum:bfd_flavour
bfd_target_ihex_flavour	bfd/bfd-in2.h	/^  bfd_target_ihex_flavour,$/;"	e	enum:bfd_flavour
bfd_target_list	bfd/targets.c	/^bfd_target_list (void)$/;"	f
bfd_target_mach_o_flavour	bfd/bfd-in2.h	/^  bfd_target_mach_o_flavour,$/;"	e	enum:bfd_flavour
bfd_target_match	bfd/targets.c	/^static const struct targmatch bfd_target_match[] = {$/;"	v	typeref:struct:targmatch	file:
bfd_target_mmo_flavour	bfd/bfd-in2.h	/^  bfd_target_mmo_flavour,$/;"	e	enum:bfd_flavour
bfd_target_msdos_flavour	bfd/bfd-in2.h	/^  bfd_target_msdos_flavour,$/;"	e	enum:bfd_flavour
bfd_target_os9k_flavour	bfd/bfd-in2.h	/^  bfd_target_os9k_flavour,$/;"	e	enum:bfd_flavour
bfd_target_ovax_flavour	bfd/bfd-in2.h	/^  bfd_target_ovax_flavour,$/;"	e	enum:bfd_flavour
bfd_target_pef_flavour	bfd/bfd-in2.h	/^  bfd_target_pef_flavour,$/;"	e	enum:bfd_flavour
bfd_target_pef_xlib_flavour	bfd/bfd-in2.h	/^  bfd_target_pef_xlib_flavour,$/;"	e	enum:bfd_flavour
bfd_target_som_flavour	bfd/bfd-in2.h	/^  bfd_target_som_flavour,$/;"	e	enum:bfd_flavour
bfd_target_srec_flavour	bfd/bfd-in2.h	/^  bfd_target_srec_flavour,$/;"	e	enum:bfd_flavour
bfd_target_sym_flavour	bfd/bfd-in2.h	/^  bfd_target_sym_flavour$/;"	e	enum:bfd_flavour
bfd_target_tekhex_flavour	bfd/bfd-in2.h	/^  bfd_target_tekhex_flavour,$/;"	e	enum:bfd_flavour
bfd_target_unknown_flavour	bfd/bfd-in2.h	/^  bfd_target_unknown_flavour,$/;"	e	enum:bfd_flavour
bfd_target_vector	bfd/targets.c	/^const bfd_target * const *bfd_target_vector = _bfd_target_vector;$/;"	v
bfd_target_verilog_flavour	bfd/bfd-in2.h	/^  bfd_target_verilog_flavour,$/;"	e	enum:bfd_flavour
bfd_target_versados_flavour	bfd/bfd-in2.h	/^  bfd_target_versados_flavour,$/;"	e	enum:bfd_flavour
bfd_target_xcoff_flavour	bfd/bfd-in2.h	/^  bfd_target_xcoff_flavour,$/;"	e	enum:bfd_flavour
bfd_tell	bfd/bfdio.c	/^bfd_tell (bfd *abfd)$/;"	f
bfd_tic30_arch	bfd/cpu-tic30.c	/^const bfd_arch_info_type bfd_tic30_arch =$/;"	v
bfd_tic3x_arch	bfd/cpu-tic4x.c	/^const bfd_arch_info_type bfd_tic3x_arch =$/;"	v
bfd_tic4x_arch	bfd/cpu-tic4x.c	/^const bfd_arch_info_type bfd_tic4x_arch =$/;"	v
bfd_tic54x_arch	bfd/cpu-tic54x.c	/^const bfd_arch_info_type bfd_tic54x_arch =$/;"	v
bfd_tic6x_arch	bfd/cpu-tic6x.c	/^const bfd_arch_info_type bfd_tic6x_arch =$/;"	v
bfd_tic80_arch	bfd/cpu-tic80.c	/^const bfd_arch_info_type bfd_tic80_arch =$/;"	v
bfd_ticoff_get_section_load_page	bfd/coff-tic54x.c	/^bfd_ticoff_get_section_load_page (asection *sect)$/;"	f
bfd_ticoff_set_section_load_page	bfd/coff-tic54x.c	/^bfd_ticoff_set_section_load_page (asection *sect,$/;"	f
bfd_tilegx32_arch	bfd/cpu-tilegx.c	/^const bfd_arch_info_type bfd_tilegx32_arch =$/;"	v
bfd_tilegx_arch	bfd/cpu-tilegx.c	/^const bfd_arch_info_type bfd_tilegx_arch =$/;"	v
bfd_tilepro_arch	bfd/cpu-tilepro.c	/^const bfd_arch_info_type bfd_tilepro_arch =$/;"	v
bfd_to_arch_table	bfd/cpu-sh.c	/^static struct { unsigned long bfd_mach, arch, arch_up; } bfd_to_arch_table[] =$/;"	v	typeref:struct:__anon1124	file:
bfd_type_end	bfd/bfd-in.h	/^  bfd_type_end		\/* Marks the end; don't use it!  *\/$/;"	e	enum:bfd_format
bfd_type_end	bfd/bfd-in2.h	/^  bfd_type_end		\/* Marks the end; don't use it!  *\/$/;"	e	enum:bfd_format
bfd_uint64_t	bfd/bfd-in.h	/^typedef BFD_HOST_U_64_BIT bfd_uint64_t;$/;"	t
bfd_uint64_t	bfd/bfd-in.h	/^typedef bfd_vma bfd_uint64_t;$/;"	t
bfd_uint64_t	bfd/bfd-in2.h	/^typedef BFD_HOST_U_64_BIT bfd_uint64_t;$/;"	t
bfd_uint64_t	bfd/bfd-in2.h	/^typedef bfd_vma bfd_uint64_t;$/;"	t
bfd_und_section_ptr	bfd/bfd-in2.h	1713;"	d
bfd_undefined_link_order	include/bfdlink.h	/^  bfd_undefined_link_order,	\/* Undefined.  *\/$/;"	e	enum:bfd_link_order_type
bfd_unknown	bfd/bfd-in.h	/^  bfd_unknown = 0,	\/* File format is unknown.  *\/$/;"	e	enum:bfd_format
bfd_unknown	bfd/bfd-in2.h	/^  bfd_unknown = 0,	\/* File format is unknown.  *\/$/;"	e	enum:bfd_format
bfd_update_armap_timestamp	bfd/bfd-in2.h	7251;"	d
bfd_update_compression_header	bfd/bfd.c	/^bfd_update_compression_header (bfd *abfd, bfd_byte *contents,$/;"	f
bfd_use_reserved_id	bfd/opncls.c	/^unsigned int bfd_use_reserved_id = 0;$/;"	v
bfd_uses_spe_extensions	gdb/rs6000-tdep.c	/^bfd_uses_spe_extensions (bfd *abfd)$/;"	f	file:
bfd_usrdata	bfd/bfd-in.h	546;"	d
bfd_usrdata	bfd/bfd-in2.h	553;"	d
bfd_v850_arch	bfd/cpu-v850.c	/^const bfd_arch_info_type bfd_v850_arch =$/;"	v
bfd_v850_rh850_arch	bfd/cpu-v850_rh850.c	/^const bfd_arch_info_type bfd_v850_rh850_arch =$/;"	v
bfd_val	bfd/elf32-m68k.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:__anon1112	file:
bfd_val	bfd/elf32-mips.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elf32-nios2.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elf32-pru.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elf32-vax.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:__anon1090	file:
bfd_val	bfd/elf64-mips.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elfn32-mips.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elfxx-loongarch.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_val	bfd/elfxx-riscv.c	/^  bfd_reloc_code_real_type bfd_val;$/;"	m	struct:elf_reloc_map	file:
bfd_valid_reloc_types	bfd/bfd-in.h	545;"	d
bfd_valid_reloc_types	bfd/bfd-in2.h	552;"	d
bfd_vax_arch	bfd/cpu-vax.c	/^const bfd_arch_info_type bfd_vax_arch =$/;"	v
bfd_visium_arch	bfd/cpu-visium.c	/^const bfd_arch_info_type bfd_visium_arch =$/;"	v
bfd_vma	bfd/bfd-in.h	/^typedef BFD_HOST_U_64_BIT bfd_vma;$/;"	t
bfd_vma	bfd/bfd-in.h	/^typedef unsigned long bfd_vma;$/;"	t
bfd_vma	bfd/bfd-in2.h	/^typedef BFD_HOST_U_64_BIT bfd_vma;$/;"	t
bfd_vma	bfd/bfd-in2.h	/^typedef unsigned long bfd_vma;$/;"	t
bfd_vms_get_data	bfd/vms-alpha.c	/^bfd_vms_get_data (bfd *abfd)$/;"	f
bfd_vms_set_section_flags	bfd/vms-alpha.c	/^bfd_vms_set_section_flags (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_wasm32_arch	bfd/cpu-wasm32.c	/^const bfd_arch_info_type bfd_wasm32_arch =$/;"	v
bfd_window	bfd/bfd-in.h	/^bfd_window;$/;"	t	typeref:struct:_bfd_window
bfd_window	bfd/bfd-in2.h	/^bfd_window;$/;"	t	typeref:struct:_bfd_window
bfd_window_internal	bfd/bfd-in.h	/^typedef struct _bfd_window_internal bfd_window_internal;$/;"	t	typeref:struct:_bfd_window_internal
bfd_window_internal	bfd/bfd-in2.h	/^typedef struct _bfd_window_internal bfd_window_internal;$/;"	t	typeref:struct:_bfd_window_internal
bfd_wrapped_link_hash_lookup	bfd/linker.c	/^bfd_wrapped_link_hash_lookup (bfd *abfd,$/;"	f
bfd_write	bfd/bfd-in.h	510;"	d
bfd_write	bfd/bfd-in.h	517;"	d
bfd_write	bfd/bfd-in2.h	517;"	d
bfd_write	bfd/bfd-in2.h	524;"	d
bfd_write_bigendian_4byte_int	bfd/libbfd.c	/^bfd_write_bigendian_4byte_int (bfd *abfd, unsigned int i)$/;"	f
bfd_write_p	bfd/libbfd-in.h	791;"	d
bfd_write_p	bfd/libbfd.h	796;"	d
bfd_x64_32_arch	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x64_32_arch =$/;"	v	file:
bfd_x64_32_arch_intel_syntax	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x64_32_arch_intel_syntax =$/;"	v	file:
bfd_x64_32_nacl_arch	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x64_32_nacl_arch =$/;"	v	file:
bfd_x86_64_arch	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x86_64_arch =$/;"	v	file:
bfd_x86_64_arch_intel_syntax	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x86_64_arch_intel_syntax =$/;"	v	file:
bfd_x86_64_nacl_arch	bfd/cpu-i386.c	/^static const bfd_arch_info_type bfd_x86_64_nacl_arch =$/;"	v	file:
bfd_xc16x_arch	bfd/cpu-xc16x.c	/^const bfd_arch_info_type bfd_xc16x_arch =$/;"	v
bfd_xcoff_aix5_backend_data	bfd/coff64-rs6000.c	/^static const struct xcoff_backend_data_rec bfd_xcoff_aix5_backend_data =$/;"	v	typeref:struct:xcoff_backend_data_rec	file:
bfd_xcoff_ar_archive_set_magic	bfd/coff-rs6000.c	/^bfd_xcoff_ar_archive_set_magic (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
bfd_xcoff_architecture	bfd/libxcoff.h	126;"	d
bfd_xcoff_backend_data	bfd/coff-rs6000.c	/^static const struct xcoff_backend_data_rec bfd_xcoff_backend_data =$/;"	v	typeref:struct:xcoff_backend_data_rec	file:
bfd_xcoff_backend_data	bfd/coff64-rs6000.c	/^static const struct xcoff_backend_data_rec bfd_xcoff_backend_data =$/;"	v	typeref:struct:xcoff_backend_data_rec	file:
bfd_xcoff_create_csect_from_smclas	bfd/libxcoff.h	170;"	d
bfd_xcoff_data_align_power	bfd/libxcoff.h	202;"	d
bfd_xcoff_dynamic_reloc_howto	bfd/libxcoff.h	167;"	d
bfd_xcoff_export_symbol	bfd/xcofflink.c	/^bfd_xcoff_export_symbol (bfd *output_bfd,$/;"	f
bfd_xcoff_function_descriptor_size	bfd/libxcoff.h	150;"	d
bfd_xcoff_generate_rtinit	bfd/libxcoff.h	198;"	d
bfd_xcoff_glink_code	bfd/libxcoff.h	185;"	d
bfd_xcoff_glink_code_size	bfd/libxcoff.h	186;"	d
bfd_xcoff_import_symbol	bfd/xcofflink.c	/^bfd_xcoff_import_symbol (bfd *output_bfd,$/;"	f
bfd_xcoff_is_lineno_count_overflow	bfd/libxcoff.h	173;"	d
bfd_xcoff_is_reloc_count_overflow	bfd/libxcoff.h	176;"	d
bfd_xcoff_is_xcoff32	bfd/libxcoff.h	195;"	d
bfd_xcoff_is_xcoff64	bfd/libxcoff.h	190;"	d
bfd_xcoff_ldhdr_version	bfd/libxcoff.h	155;"	d
bfd_xcoff_ldhdrsz	bfd/libxcoff.h	147;"	d
bfd_xcoff_ldrelsz	bfd/libxcoff.h	149;"	d
bfd_xcoff_ldsymsz	bfd/libxcoff.h	148;"	d
bfd_xcoff_link_count_reloc	bfd/xcofflink.c	/^bfd_xcoff_link_count_reloc (bfd *output_bfd,$/;"	f
bfd_xcoff_link_generate_rtinit	bfd/xcofflink.c	/^bfd_xcoff_link_generate_rtinit (bfd *abfd,$/;"	f
bfd_xcoff_link_record_set	bfd/xcofflink.c	/^bfd_xcoff_link_record_set (bfd *output_bfd,$/;"	f
bfd_xcoff_loader_reloc_offset	bfd/libxcoff.h	182;"	d
bfd_xcoff_loader_symbol_offset	bfd/libxcoff.h	179;"	d
bfd_xcoff_machine	bfd/libxcoff.h	127;"	d
bfd_xcoff_magic_number	bfd/libxcoff.h	125;"	d
bfd_xcoff_put_ldsymbol_name	bfd/libxcoff.h	160;"	d
bfd_xcoff_put_symbol_name	bfd/libxcoff.h	157;"	d
bfd_xcoff_record_link_assignment	bfd/xcofflink.c	/^bfd_xcoff_record_link_assignment (bfd *output_bfd,$/;"	f
bfd_xcoff_rtinit_size	bfd/libxcoff.h	197;"	d
bfd_xcoff_set_archive_import_path	bfd/xcofflink.c	/^bfd_xcoff_set_archive_import_path (struct bfd_link_info *info,$/;"	f
bfd_xcoff_size_dynamic_sections	bfd/xcofflink.c	/^bfd_xcoff_size_dynamic_sections (bfd *output_bfd,$/;"	f
bfd_xcoff_small_aout_header_size	bfd/libxcoff.h	152;"	d
bfd_xcoff_split_import_path	bfd/xcofflink.c	/^bfd_xcoff_split_import_path (bfd *abfd, const char *filename,$/;"	f
bfd_xcoff_swap_ldhdr_in	bfd/libxcoff.h	129;"	d
bfd_xcoff_swap_ldhdr_out	bfd/libxcoff.h	132;"	d
bfd_xcoff_swap_ldrel_in	bfd/libxcoff.h	141;"	d
bfd_xcoff_swap_ldrel_out	bfd/libxcoff.h	144;"	d
bfd_xcoff_swap_ldsym_in	bfd/libxcoff.h	135;"	d
bfd_xcoff_swap_ldsym_out	bfd/libxcoff.h	138;"	d
bfd_xcoff_text_align_power	bfd/libxcoff.h	201;"	d
bfd_xgate_arch	bfd/cpu-xgate.c	/^const bfd_arch_info_type bfd_xgate_arch =$/;"	v
bfd_xstormy16_arch	bfd/cpu-xstormy16.c	/^const bfd_arch_info_type bfd_xstormy16_arch =$/;"	v
bfd_xtensa_arch	bfd/cpu-xtensa.c	/^const bfd_arch_info_type bfd_xtensa_arch =$/;"	v
bfd_z80_arch	bfd/cpu-z80.c	/^const bfd_arch_info_type bfd_z80_arch = N (0, "z80-any", TRUE, M(0));$/;"	v
bfd_z80_arch	bfd/cpu-z80.c	/^const bfd_arch_info_type bfd_z80_arch;$/;"	v
bfd_z8k_arch	bfd/cpu-z8k.c	/^const bfd_arch_info_type bfd_z8k_arch =$/;"	v
bfd_zalloc	bfd/opncls.c	/^bfd_zalloc (bfd *abfd, bfd_size_type size)$/;"	f
bfd_zalloc2	bfd/opncls.c	/^bfd_zalloc2 (bfd *abfd, bfd_size_type nmemb, bfd_size_type size)$/;"	f
bfd_zmalloc	bfd/libbfd.c	/^bfd_zmalloc (bfd_size_type size)$/;"	f
bfd_zmalloc2	bfd/libbfd.c	/^bfd_zmalloc2 (bfd_size_type nmemb, bfd_size_type size)$/;"	f
bfdcore_read	gdb/record-full.c	/^bfdcore_read (bfd *obfd, asection *osec, void *buf, int len, int *offset)$/;"	f	file:
bfdcore_write	gdb/record-full.c	/^bfdcore_write (bfd *obfd, asection *osec, void *buf, int len, int *offset)$/;"	f	file:
bfdsection	bfd/mach-o.h	/^  asection *bfdsection;$/;"	m	struct:bfd_mach_o_section
bfextins_n_bytes	opcodes/s12z-dis.c	/^bfextins_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
bfield	gdb/testsuite/gdb.trace/actions.c	/^  int    bfield : 11;	\/* collect bitfield *\/$/;"	m	struct:GDB_STRUCT_TEST	file:
bfin_abi	gdb/bfin-tdep.c	/^bfin_abi (struct gdbarch *gdbarch)$/;"	f
bfin_abi	gdb/bfin-tdep.h	/^  enum bfin_abi bfin_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::bfin_abi
bfin_abi	gdb/bfin-tdep.h	/^enum bfin_abi$/;"	g
bfin_adjust_dynamic_symbol	bfd/elf32-bfin.c	/^bfin_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
bfin_alloc_frame_cache	gdb/bfin-tdep.c	/^bfin_alloc_frame_cache (void)$/;"	f	file:
bfin_arch_setup	gdb/gdbserver/linux-bfin-low.c	/^bfin_arch_setup (void)$/;"	f	file:
bfin_bfd_reloc	bfd/elf32-bfin.c	/^bfin_bfd_reloc (bfd *abfd,$/;"	f	file:
bfin_bfd_reloc_name_lookup	bfd/elf32-bfin.c	/^bfin_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfin_bfd_reloc_type_lookup	bfd/elf32-bfin.c	/^bfin_bfd_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfin_board_data	sim/bfin/machs.h	/^struct bfin_board_data {$/;"	s
bfin_breakpoint	gdb/gdbserver/linux-bfin-low.c	/^static const gdb_byte bfin_breakpoint[bfin_breakpoint_len] = {0xa1, 0x00};$/;"	v	file:
bfin_breakpoint_at	gdb/gdbserver/linux-bfin-low.c	/^bfin_breakpoint_at (CORE_ADDR where)$/;"	f	file:
bfin_breakpoint_kind_from_pc	gdb/bfin-tdep.c	/^bfin_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
bfin_breakpoint_len	gdb/gdbserver/linux-bfin-low.c	57;"	d	file:
bfin_byte4_reloc	bfd/elf32-bfin.c	/^bfin_byte4_reloc (bfd *abfd,$/;"	f	file:
bfin_cannot_fetch_register	gdb/gdbserver/linux-bfin-low.c	/^bfin_cannot_fetch_register (int regno)$/;"	f	file:
bfin_cannot_store_register	gdb/gdbserver/linux-bfin-low.c	/^bfin_cannot_store_register (int regno)$/;"	f	file:
bfin_cec	sim/bfin/dv-bfin_cec.c	/^struct bfin_cec$/;"	s	file:
bfin_cec_check_pending	sim/bfin/dv-bfin_cec.c	/^bfin_cec_check_pending (struct hw *me, struct bfin_cec *cec)$/;"	f	file:
bfin_cec_finish	sim/bfin/dv-bfin_cec.c	/^bfin_cec_finish (struct hw *me)$/;"	f	file:
bfin_cec_hw_event_callback	sim/bfin/dv-bfin_cec.c	/^bfin_cec_hw_event_callback (struct hw *me, void *data)$/;"	f	file:
bfin_cec_io_read_buffer	sim/bfin/dv-bfin_cec.c	/^bfin_cec_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_cec_io_write_buffer	sim/bfin/dv-bfin_cec.c	/^bfin_cec_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_cec_port_event	sim/bfin/dv-bfin_cec.c	/^bfin_cec_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_cec_ports	sim/bfin/dv-bfin_cec.c	/^static const struct hw_port_descriptor bfin_cec_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_check_relocs	bfd/elf32-bfin.c	/^bfin_check_relocs (bfd * abfd,$/;"	f	file:
bfin_core_dev	sim/bfin/machs.c	/^static const struct bfin_dev_layout bfin_core_dev[] =$/;"	v	typeref:struct:bfin_dev_layout	file:
bfin_cpu_state	sim/bfin/bfin-sim.h	/^struct bfin_cpu_state$/;"	s
bfin_ctimer	sim/bfin/dv-bfin_ctimer.c	/^struct bfin_ctimer$/;"	s	file:
bfin_ctimer_deschedule	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_deschedule (struct hw *me, struct bfin_ctimer *ctimer)$/;"	f	file:
bfin_ctimer_enabled	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_enabled (struct bfin_ctimer *ctimer)$/;"	f	file:
bfin_ctimer_expire	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_expire (struct hw *me, void *data)$/;"	f	file:
bfin_ctimer_finish	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_finish (struct hw *me)$/;"	f	file:
bfin_ctimer_io_read_buffer	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_ctimer_io_write_buffer	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_ctimer_ports	sim/bfin/dv-bfin_ctimer.c	/^static const struct hw_port_descriptor bfin_ctimer_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_ctimer_scale	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_scale (struct bfin_ctimer *ctimer)$/;"	f	file:
bfin_ctimer_schedule	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_schedule (struct hw *me, struct bfin_ctimer *ctimer)$/;"	f	file:
bfin_ctimer_update_count	sim/bfin/dv-bfin_ctimer.c	/^bfin_ctimer_update_count (struct hw *me, struct bfin_ctimer *ctimer)$/;"	f	file:
bfin_dev_layout	sim/bfin/machs.c	/^struct bfin_dev_layout {$/;"	s	file:
bfin_discard_copies	bfd/elf32-bfin.c	/^bfin_discard_copies (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
bfin_dma	sim/bfin/dv-bfin_dma.c	/^struct bfin_dma$/;"	s	file:
bfin_dma	sim/testsuite/sim/bfin/test-dma.h	/^struct bfin_dma {$/;"	s
bfin_dma_dma_read_buffer	sim/bfin/dv-bfin_dma.c	/^bfin_dma_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_dma_dma_write_buffer	sim/bfin/dv-bfin_dma.c	/^bfin_dma_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_dma_enabled	sim/bfin/dv-bfin_dma.c	/^bfin_dma_enabled (struct bfin_dma *dma)$/;"	f	file:
bfin_dma_finish	sim/bfin/dv-bfin_dma.c	/^bfin_dma_finish (struct hw *me)$/;"	f	file:
bfin_dma_finish_x	sim/bfin/dv-bfin_dma.c	/^bfin_dma_finish_x (struct hw *me, struct bfin_dma *dma)$/;"	f	file:
bfin_dma_get_peer	sim/bfin/dv-bfin_dma.c	/^bfin_dma_get_peer (struct hw *me, struct bfin_dma *dma)$/;"	f	file:
bfin_dma_hw_event_callback	sim/bfin/dv-bfin_dma.c	/^bfin_dma_hw_event_callback (struct hw *me, void *data)$/;"	f	file:
bfin_dma_io_read_buffer	sim/bfin/dv-bfin_dma.c	/^bfin_dma_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_dma_io_write_buffer	sim/bfin/dv-bfin_dma.c	/^bfin_dma_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_dma_ports	sim/bfin/dv-bfin_dma.c	/^static const struct hw_port_descriptor bfin_dma_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dma_process_desc	sim/bfin/dv-bfin_dma.c	/^bfin_dma_process_desc (struct hw *me, struct bfin_dma *dma)$/;"	f	file:
bfin_dma_reschedule	sim/bfin/dv-bfin_dma.c	/^bfin_dma_reschedule (struct hw *me, unsigned delay)$/;"	f	file:
bfin_dma_running	sim/bfin/dv-bfin_dma.c	/^bfin_dma_running (struct bfin_dma *dma)$/;"	f	file:
bfin_dmac	sim/bfin/dv-bfin_dmac.c	/^struct bfin_dmac$/;"	s	file:
bfin_dmac0_538_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac0_538_pmap[] =$/;"	v	file:
bfin_dmac0_538_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac0_538_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac0_54x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac0_54x_pmap[] =$/;"	v	file:
bfin_dmac0_54x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac0_54x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac0_561_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac0_561_pmap[] =$/;"	v	file:
bfin_dmac0_561_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac0_561_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac1_538_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac1_538_pmap[] =$/;"	v	file:
bfin_dmac1_538_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac1_538_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac1_54x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac1_54x_pmap[] =$/;"	v	file:
bfin_dmac1_54x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac1_54x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac1_561_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac1_561_pmap[] =$/;"	v	file:
bfin_dmac1_561_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac1_561_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_50x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_50x_pmap[] =$/;"	v	file:
bfin_dmac_50x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_50x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_51x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_51x_pmap[] =$/;"	v	file:
bfin_dmac_51x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_51x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_52x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_52x_pmap[] =$/;"	v	file:
bfin_dmac_52x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_52x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_533_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_533_pmap[] =$/;"	v	file:
bfin_dmac_533_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_533_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_537_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_537_pmap[] =$/;"	v	file:
bfin_dmac_537_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_537_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_59x_pmap	sim/bfin/dv-bfin_dmac.c	/^static const char * const bfin_dmac_59x_pmap[] =$/;"	v	file:
bfin_dmac_59x_ports	sim/bfin/dv-bfin_dmac.c	/^static const struct hw_port_descriptor bfin_dmac_59x_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_dmac_default_pmap	sim/bfin/dv-bfin_dmac.c	/^bfin_dmac_default_pmap (struct hw *dma)$/;"	f
bfin_dmac_finish	sim/bfin/dv-bfin_dmac.c	/^bfin_dmac_finish (struct hw *me)$/;"	f	file:
bfin_dmac_get_peer	sim/bfin/dv-bfin_dmac.c	/^bfin_dmac_get_peer (struct hw *dma, bu16 pmap)$/;"	f
bfin_dmac_layout	sim/bfin/machs.c	/^struct bfin_dmac_layout {$/;"	s	file:
bfin_dmac_port_event	sim/bfin/dv-bfin_dmac.c	/^bfin_dmac_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_dmasg	sim/testsuite/sim/bfin/test-dma.h	/^struct bfin_dmasg {$/;"	s
bfin_dummy_id	gdb/bfin-tdep.c	/^bfin_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
bfin_ebiu_amc	sim/bfin/dv-bfin_ebiu_amc.c	/^struct bfin_ebiu_amc$/;"	s	file:
bfin_ebiu_amc_attach_address_callback	sim/bfin/dv-bfin_ebiu_amc.c	/^bfin_ebiu_amc_attach_address_callback (struct hw *me,$/;"	f	file:
bfin_ebiu_amc_finish	sim/bfin/dv-bfin_ebiu_amc.c	/^bfin_ebiu_amc_finish (struct hw *me)$/;"	f	file:
bfin_ebiu_amc_io_read_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bfin_ebiu_amc_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_ebiu_amc_io_write_buffer	sim/bfin/dv-bfin_ebiu_amc.c	/^bfin_ebiu_amc_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_ebiu_amc_write_amgctl	sim/bfin/dv-bfin_ebiu_amc.c	/^bfin_ebiu_amc_write_amgctl (struct hw *me, struct bfin_ebiu_amc *amc,$/;"	f	file:
bfin_ebiu_ddrc	sim/bfin/dv-bfin_ebiu_ddrc.c	/^struct bfin_ebiu_ddrc$/;"	s	file:
bfin_ebiu_ddrc_finish	sim/bfin/dv-bfin_ebiu_ddrc.c	/^bfin_ebiu_ddrc_finish (struct hw *me)$/;"	f	file:
bfin_ebiu_ddrc_io_read_buffer	sim/bfin/dv-bfin_ebiu_ddrc.c	/^bfin_ebiu_ddrc_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_ebiu_ddrc_io_write_buffer	sim/bfin/dv-bfin_ebiu_ddrc.c	/^bfin_ebiu_ddrc_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_ebiu_sdc	sim/bfin/dv-bfin_ebiu_sdc.c	/^struct bfin_ebiu_sdc$/;"	s	file:
bfin_ebiu_sdc_finish	sim/bfin/dv-bfin_ebiu_sdc.c	/^bfin_ebiu_sdc_finish (struct hw *me)$/;"	f	file:
bfin_ebiu_sdc_io_read_buffer	sim/bfin/dv-bfin_ebiu_sdc.c	/^bfin_ebiu_sdc_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_ebiu_sdc_io_write_buffer	sim/bfin/dv-bfin_ebiu_sdc.c	/^bfin_ebiu_sdc_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_emac	sim/bfin/dv-bfin_emac.c	/^struct bfin_emac$/;"	s	file:
bfin_emac_attach_address_callback	sim/bfin/dv-bfin_emac.c	/^bfin_emac_attach_address_callback (struct hw *me,$/;"	f	file:
bfin_emac_delete	sim/bfin/dv-bfin_emac.c	/^bfin_emac_delete (struct hw *me)$/;"	f	file:
bfin_emac_dma_read_buffer	sim/bfin/dv-bfin_emac.c	/^bfin_emac_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_emac_dma_write_buffer	sim/bfin/dv-bfin_emac.c	/^bfin_emac_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_emac_finish	sim/bfin/dv-bfin_emac.c	/^bfin_emac_finish (struct hw *me)$/;"	f	file:
bfin_emac_io_read_buffer	sim/bfin/dv-bfin_emac.c	/^bfin_emac_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_emac_io_write_buffer	sim/bfin/dv-bfin_emac.c	/^bfin_emac_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_emac_ports	sim/bfin/dv-bfin_emac.c	/^static const struct hw_port_descriptor bfin_emac_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_emac_tap_init	sim/bfin/dv-bfin_emac.c	/^bfin_emac_tap_init (struct hw *me)$/;"	f	file:
bfin_eppi	sim/bfin/dv-bfin_eppi.c	/^struct bfin_eppi$/;"	s	file:
bfin_eppi_dma_read_buffer	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_eppi_dma_write_buffer	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_eppi_finish	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_finish (struct hw *me)$/;"	f	file:
bfin_eppi_gui_setup	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_gui_setup (struct bfin_eppi *eppi)$/;"	f	file:
bfin_eppi_io_read_buffer	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_eppi_io_write_buffer	sim/bfin/dv-bfin_eppi.c	/^bfin_eppi_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_eppi_ports	sim/bfin/dv-bfin_eppi.c	/^static const struct hw_port_descriptor bfin_eppi_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_evt	sim/bfin/dv-bfin_evt.c	/^struct bfin_evt$/;"	s	file:
bfin_evt_finish	sim/bfin/dv-bfin_evt.c	/^bfin_evt_finish (struct hw *me)$/;"	f	file:
bfin_evt_io_read_buffer	sim/bfin/dv-bfin_evt.c	/^bfin_evt_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_evt_io_write_buffer	sim/bfin/dv-bfin_evt.c	/^bfin_evt_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_extract_return_value	gdb/bfin-tdep.c	/^bfin_extract_return_value (struct type *type,$/;"	f	file:
bfin_extract_unsigned_integer	sim/bfin/machs.c	/^bfin_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
bfin_fdpic_load	sim/bfin/interp.c	/^bfin_fdpic_load (SIM_DESC sd, SIM_CPU *cpu, struct bfd *abfd, bu32 *sp,$/;"	f	file:
bfin_final_link_relocate	bfd/elf32-bfin.c	/^bfin_final_link_relocate (Elf_Internal_Rela *rel, reloc_howto_type *howto,$/;"	f	file:
bfin_finish_dynamic_sections	bfd/elf32-bfin.c	/^bfin_finish_dynamic_sections (bfd * output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfin_finish_dynamic_symbol	bfd/elf32-bfin.c	/^bfin_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
bfin_frame_align	gdb/bfin-tdep.c	/^bfin_frame_align (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f	file:
bfin_frame_args_address	gdb/bfin-tdep.c	/^bfin_frame_args_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
bfin_frame_base	gdb/bfin-tdep.c	/^static const struct frame_base bfin_frame_base =$/;"	v	typeref:struct:frame_base	file:
bfin_frame_base_address	gdb/bfin-tdep.c	/^bfin_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
bfin_frame_cache	gdb/bfin-tdep.c	/^bfin_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
bfin_frame_cache	gdb/bfin-tdep.c	/^struct bfin_frame_cache$/;"	s	file:
bfin_frame_local_address	gdb/bfin-tdep.c	/^bfin_frame_local_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
bfin_frame_prev_register	gdb/bfin-tdep.c	/^bfin_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
bfin_frame_this_id	gdb/bfin-tdep.c	/^bfin_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
bfin_frame_unwind	gdb/bfin-tdep.c	/^static const struct frame_unwind bfin_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
bfin_gc_mark_hook	bfd/elf32-bfin.c	/^bfin_gc_mark_hook (asection * sec,$/;"	f	file:
bfin_gdbarch_init	gdb/bfin-tdep.c	/^bfin_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
bfin_get_reg	sim/bfin/machs.c	/^bfin_get_reg (SIM_CPU *cpu, int rn)$/;"	f	file:
bfin_gnuext_howto_table	bfd/elf32-bfin.c	/^static reloc_howto_type bfin_gnuext_howto_table [] =$/;"	v	file:
bfin_gpio	sim/bfin/dv-bfin_gpio.c	/^struct bfin_gpio$/;"	s	file:
bfin_gpio	sim/bfin/dv-bfin_gpio2.c	/^struct bfin_gpio$/;"	s	file:
bfin_gpio_finish	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_finish (struct hw *me)$/;"	f	file:
bfin_gpio_finish	sim/bfin/dv-bfin_gpio2.c	/^bfin_gpio_finish (struct hw *me)$/;"	f	file:
bfin_gpio_forward_int	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_forward_int (struct hw *me, struct bfin_gpio *port, bu32 mask,$/;"	f	file:
bfin_gpio_forward_ints	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_forward_ints (struct hw *me, struct bfin_gpio *port)$/;"	f	file:
bfin_gpio_forward_ouput	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_forward_ouput (struct hw *me, struct bfin_gpio *port, bu32 odata)$/;"	f	file:
bfin_gpio_io_read_buffer	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_gpio_io_read_buffer	sim/bfin/dv-bfin_gpio2.c	/^bfin_gpio_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_gpio_io_write_buffer	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_gpio_io_write_buffer	sim/bfin/dv-bfin_gpio2.c	/^bfin_gpio_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_gpio_port_event	sim/bfin/dv-bfin_gpio.c	/^bfin_gpio_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_gpio_port_event	sim/bfin/dv-bfin_gpio2.c	/^bfin_gpio_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_gpio_ports	sim/bfin/dv-bfin_gpio.c	/^static const struct hw_port_descriptor bfin_gpio_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_gpio_ports	sim/bfin/dv-bfin_gpio2.c	/^static const struct hw_port_descriptor bfin_gpio_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_gptimer	sim/bfin/dv-bfin_gptimer.c	/^struct bfin_gptimer$/;"	s	file:
bfin_gptimer_finish	sim/bfin/dv-bfin_gptimer.c	/^bfin_gptimer_finish (struct hw *me)$/;"	f	file:
bfin_gptimer_io_read_buffer	sim/bfin/dv-bfin_gptimer.c	/^bfin_gptimer_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_gptimer_io_write_buffer	sim/bfin/dv-bfin_gptimer.c	/^bfin_gptimer_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_gptimer_ports	sim/bfin/dv-bfin_gptimer.c	/^static const struct hw_port_descriptor bfin_gptimer_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_gui_color	sim/bfin/gui.c	/^enum gui_color bfin_gui_color (const char *color)$/;"	f
bfin_gui_color	sim/bfin/gui.h	43;"	d
bfin_gui_color_depth	sim/bfin/gui.c	/^int bfin_gui_color_depth (enum gui_color color)$/;"	f
bfin_gui_color_depth	sim/bfin/gui.h	44;"	d
bfin_gui_color_format	sim/bfin/gui.c	/^static const SDL_PixelFormat *bfin_gui_color_format (enum gui_color color)$/;"	f	file:
bfin_gui_sdl_setup	sim/bfin/gui.c	/^bfin_gui_sdl_setup (void)$/;"	f	file:
bfin_gui_setup	sim/bfin/gui.c	/^bfin_gui_setup (void *state, int enabled, int width, int height,$/;"	f
bfin_gui_setup	sim/bfin/gui.h	45;"	d
bfin_gui_update	sim/bfin/gui.c	/^bfin_gui_update (void *state, const void *source, unsigned nr_bytes)$/;"	f
bfin_gui_update	sim/bfin/gui.h	46;"	d
bfin_hash_entry	bfd/elf32-bfin.c	4821;"	d	file:
bfin_hash_table	bfd/elf32-bfin.c	5440;"	d	file:
bfin_howto_table	bfd/elf32-bfin.c	/^static reloc_howto_type bfin_howto_table [] =$/;"	v	file:
bfin_imm16_reloc	bfd/elf32-bfin.c	/^bfin_imm16_reloc (bfd *abfd,$/;"	f	file:
bfin_imp_properties	sim/bfin/machs.c	/^static const SIM_MACH_IMP_PROPERTIES bfin_imp_properties =$/;"	v	file:
bfin_info_to_howto	bfd/elf32-bfin.c	/^bfin_info_to_howto (bfd *abfd,$/;"	f	file:
bfin_init_cpu	sim/bfin/machs.c	/^bfin_init_cpu (SIM_CPU *cpu)$/;"	f	file:
bfin_initialize_cpu	sim/bfin/interp.c	/^bfin_initialize_cpu (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
bfin_insn_name	sim/bfin/machs.c	/^bfin_insn_name (SIM_CPU *cpu, int i)$/;"	f	file:
bfin_is_local_label_name	bfd/elf32-bfin.c	/^bfin_is_local_label_name (bfd *abfd, const char *label)$/;"	f	file:
bfin_jtag	sim/bfin/dv-bfin_jtag.c	/^struct bfin_jtag$/;"	s	file:
bfin_jtag_finish	sim/bfin/dv-bfin_jtag.c	/^bfin_jtag_finish (struct hw *me)$/;"	f	file:
bfin_jtag_io_read_buffer	sim/bfin/dv-bfin_jtag.c	/^bfin_jtag_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_jtag_io_write_buffer	sim/bfin/dv-bfin_jtag.c	/^bfin_jtag_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_link_hash_entry	bfd/elf32-bfin.c	/^struct bfin_link_hash_entry$/;"	s	file:
bfin_link_hash_newfunc	bfd/elf32-bfin.c	/^bfin_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
bfin_link_hash_table	bfd/elf32-bfin.c	/^struct bfin_link_hash_table$/;"	s	file:
bfin_link_hash_table_create	bfd/elf32-bfin.c	/^bfin_link_hash_table_create (bfd * abfd)$/;"	f	file:
bfin_linux_fixed_code	sim/bfin/linux-fixed-code.h	/^static const unsigned char bfin_linux_fixed_code[] =$/;"	v
bfin_linux_get_syscall_number	gdb/bfin-linux-tdep.c	/^bfin_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
bfin_linux_init_abi	gdb/bfin-linux-tdep.c	/^bfin_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
bfin_linux_sigcontext_reg_offset	gdb/bfin-linux-tdep.c	/^static const int bfin_linux_sigcontext_reg_offset[BFIN_NUM_REGS] =$/;"	v	file:
bfin_linux_sigframe	gdb/bfin-linux-tdep.c	/^static const struct tramp_frame bfin_linux_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
bfin_linux_sigframe_init	gdb/bfin-linux-tdep.c	/^bfin_linux_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
bfin_mach	sim/bfin/machs.c	/^static const SIM_MACH bfin_mach =$/;"	v	file:
bfin_mach	sim/bfin/machs.c	/^static const SIM_MACH bfin_mach;$/;"	v	file:
bfin_mach_option_handler	sim/bfin/machs.c	/^bfin_mach_option_handler (SIM_DESC sd, sim_cpu *current_cpu, int opt,$/;"	f	file:
bfin_mach_options	sim/bfin/machs.c	/^const OPTION bfin_mach_options[] =$/;"	v
bfin_memory_layout	sim/bfin/machs.c	/^struct bfin_memory_layout {$/;"	s	file:
bfin_mmr_invalid	sim/bfin/devices.c	/^bfin_mmr_invalid (struct hw *me, address_word addr,$/;"	f	file:
bfin_mmu	sim/bfin/dv-bfin_mmu.c	/^struct bfin_mmu$/;"	s	file:
bfin_mmu_finish	sim/bfin/dv-bfin_mmu.c	/^bfin_mmu_finish (struct hw *me)$/;"	f	file:
bfin_mmu_io_read_buffer	sim/bfin/dv-bfin_mmu.c	/^bfin_mmu_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_mmu_io_write_buffer	sim/bfin/dv-bfin_mmu.c	/^bfin_mmu_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_mmu_option_handler	sim/bfin/dv-bfin_mmu.c	/^bfin_mmu_option_handler (SIM_DESC sd, sim_cpu *current_cpu, int opt,$/;"	f	file:
bfin_mmu_options	sim/bfin/dv-bfin_mmu.c	/^const OPTION bfin_mmu_options[] =$/;"	v
bfin_mmu_skip_cplbs	sim/bfin/dv-bfin_mmu.c	/^static bool bfin_mmu_skip_cplbs = false;$/;"	v	file:
bfin_model_cpu_init	sim/bfin/machs.c	/^bfin_model_cpu_init (SIM_DESC sd, SIM_CPU *cpu)$/;"	f
bfin_model_data	sim/bfin/machs.c	/^static const struct bfin_model_data bfin_model_data[] =$/;"	v	typeref:struct:bfin_model_data	file:
bfin_model_data	sim/bfin/machs.c	/^struct bfin_model_data {$/;"	s	file:
bfin_model_get_chipid	sim/bfin/machs.c	/^bfin_model_get_chipid (SIM_DESC sd)$/;"	f
bfin_model_get_dspid	sim/bfin/machs.c	/^bfin_model_get_dspid (SIM_DESC sd)$/;"	f
bfin_model_hw_tree_init	sim/bfin/machs.c	/^bfin_model_hw_tree_init (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
bfin_model_init	sim/bfin/machs.c	/^bfin_model_init (SIM_CPU *cpu)$/;"	f	file:
bfin_model_map_bfrom	sim/bfin/machs.c	/^bfin_model_map_bfrom (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
bfin_models	sim/bfin/machs.c	/^static const SIM_MODEL bfin_models[] =$/;"	v	file:
bfin_nfc	sim/bfin/dv-bfin_nfc.c	/^struct bfin_nfc$/;"	s	file:
bfin_nfc_dma_read_buffer	sim/bfin/dv-bfin_nfc.c	/^bfin_nfc_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_nfc_dma_write_buffer	sim/bfin/dv-bfin_nfc.c	/^bfin_nfc_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_nfc_finish	sim/bfin/dv-bfin_nfc.c	/^bfin_nfc_finish (struct hw *me)$/;"	f	file:
bfin_nfc_io_read_buffer	sim/bfin/dv-bfin_nfc.c	/^bfin_nfc_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_nfc_io_write_buffer	sim/bfin/dv-bfin_nfc.c	/^bfin_nfc_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_nfc_ports	sim/bfin/dv-bfin_nfc.c	/^static const struct hw_port_descriptor bfin_nfc_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_num_regs	gdb/gdbserver/linux-bfin-low.c	43;"	d	file:
bfin_os_init	sim/bfin/interp.c	/^bfin_os_init (SIM_DESC sd, SIM_CPU *cpu, char * const *argv)$/;"	f	file:
bfin_otp	sim/bfin/dv-bfin_otp.c	/^struct bfin_otp$/;"	s	file:
bfin_otp_finish	sim/bfin/dv-bfin_otp.c	/^bfin_otp_finish (struct hw *me)$/;"	f	file:
bfin_otp_io_read_buffer	sim/bfin/dv-bfin_otp.c	/^bfin_otp_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_otp_io_write_buffer	sim/bfin/dv-bfin_otp.c	/^bfin_otp_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_otp_ports	sim/bfin/dv-bfin_otp.c	/^static const struct hw_port_descriptor bfin_otp_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_otp_read_page	sim/bfin/dv-bfin_otp.c	/^bfin_otp_read_page (struct bfin_otp *otp, bu16 page)$/;"	f	file:
bfin_otp_transfer	sim/bfin/dv-bfin_otp.c	/^bfin_otp_transfer (struct bfin_otp *otp, void *vdst, void *vsrc)$/;"	f	file:
bfin_otp_write_page	sim/bfin/dv-bfin_otp.c	/^bfin_otp_write_page (struct bfin_otp *otp, bu16 page)$/;"	f	file:
bfin_otp_write_page_val	sim/bfin/dv-bfin_otp.c	/^bfin_otp_write_page_val (struct bfin_otp *otp, bu16 page, bu64 val[2])$/;"	f	file:
bfin_otp_write_page_val2	sim/bfin/dv-bfin_otp.c	/^bfin_otp_write_page_val2 (struct bfin_otp *otp, bu16 page, bu64 lo, bu64 hi)$/;"	f	file:
bfin_parallel_group	sim/bfin/bfin-sim.h	/^enum bfin_parallel_group {$/;"	g
bfin_pc_get	sim/bfin/machs.c	/^bfin_pc_get (SIM_CPU *cpu)$/;"	f	file:
bfin_pc_set	sim/bfin/machs.c	/^bfin_pc_set (SIM_CPU *cpu, sim_cia newpc)$/;"	f	file:
bfin_pcrel24_reloc	bfd/elf32-bfin.c	/^bfin_pcrel24_reloc (bfd *abfd,$/;"	f	file:
bfin_pcrel_relocs_copied	bfd/elf32-bfin.c	/^struct bfin_pcrel_relocs_copied$/;"	s	file:
bfin_pfmon	sim/bfin/dv-bfin_pfmon.c	/^struct bfin_pfmon$/;"	s	file:
bfin_pfmon_finish	sim/bfin/dv-bfin_pfmon.c	/^bfin_pfmon_finish (struct hw *me)$/;"	f	file:
bfin_pfmon_io_read_buffer	sim/bfin/dv-bfin_pfmon.c	/^bfin_pfmon_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_pfmon_io_write_buffer	sim/bfin/dv-bfin_pfmon.c	/^bfin_pfmon_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_pint	sim/bfin/dv-bfin_pint.c	/^struct bfin_pint$/;"	s	file:
bfin_pint_finish	sim/bfin/dv-bfin_pint.c	/^bfin_pint_finish (struct hw *me)$/;"	f	file:
bfin_pint_io_read_buffer	sim/bfin/dv-bfin_pint.c	/^bfin_pint_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_pint_io_write_buffer	sim/bfin/dv-bfin_pint.c	/^bfin_pint_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_pint_port_event	sim/bfin/dv-bfin_pint.c	/^bfin_pint_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_pint_ports	sim/bfin/dv-bfin_pint.c	/^static const struct hw_port_descriptor bfin_pint_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_pll	sim/bfin/dv-bfin_pll.c	/^struct bfin_pll$/;"	s	file:
bfin_pll_finish	sim/bfin/dv-bfin_pll.c	/^bfin_pll_finish (struct hw *me)$/;"	f	file:
bfin_pll_io_read_buffer	sim/bfin/dv-bfin_pll.c	/^bfin_pll_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_pll_io_write_buffer	sim/bfin/dv-bfin_pll.c	/^bfin_pll_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_pll_ports	sim/bfin/dv-bfin_pll.c	/^static const struct hw_port_descriptor bfin_pll_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_pltpc_reloc	bfd/elf32-bfin.c	/^bfin_pltpc_reloc ($/;"	f	file:
bfin_port_layout	sim/bfin/machs.c	/^struct bfin_port_layout {$/;"	s	file:
bfin_ppi	sim/bfin/dv-bfin_ppi.c	/^struct bfin_ppi$/;"	s	file:
bfin_ppi_dma_read_buffer	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_ppi_dma_write_buffer	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_ppi_finish	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_finish (struct hw *me)$/;"	f	file:
bfin_ppi_gui_setup	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_gui_setup (struct bfin_ppi *ppi)$/;"	f	file:
bfin_ppi_io_read_buffer	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_ppi_io_write_buffer	sim/bfin/dv-bfin_ppi.c	/^bfin_ppi_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_ppi_ports	sim/bfin/dv-bfin_ppi.c	/^static const struct hw_port_descriptor bfin_ppi_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_prepare_run	sim/bfin/machs.c	/^bfin_prepare_run (SIM_CPU *cpu)$/;"	f	file:
bfin_pseudo_register_read	gdb/bfin-tdep.c	/^bfin_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
bfin_pseudo_register_write	gdb/bfin-tdep.c	/^bfin_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
bfin_push_dummy_call	gdb/bfin-tdep.c	/^bfin_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
bfin_reg_fetch	sim/bfin/machs.c	/^bfin_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *buf, int len)$/;"	f	file:
bfin_reg_store	sim/bfin/machs.c	/^bfin_reg_store (SIM_CPU *cpu, int rn, unsigned char *buf, int len)$/;"	f	file:
bfin_reg_to_regnum	gdb/bfin-tdep.c	/^bfin_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
bfin_register_name	gdb/bfin-tdep.c	/^bfin_register_name (struct gdbarch *gdbarch, int i)$/;"	f	file:
bfin_register_name_strings	gdb/bfin-tdep.c	/^static const char * const bfin_register_name_strings[] =$/;"	v	file:
bfin_register_type	gdb/bfin-tdep.c	/^bfin_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
bfin_regmap	gdb/gdbserver/linux-bfin-low.c	/^static int bfin_regmap[] =$/;"	v	file:
bfin_regs_info	gdb/gdbserver/linux-bfin-low.c	/^bfin_regs_info (void)$/;"	f	file:
bfin_reloc_map	bfd/elf32-bfin.c	/^static const struct bfin_reloc_map bfin_reloc_map [] =$/;"	v	typeref:struct:bfin_reloc_map	file:
bfin_reloc_map	bfd/elf32-bfin.c	/^struct bfin_reloc_map$/;"	s	file:
bfin_reloc_type_lookup	bfd/elf32-bfin.c	/^bfin_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfin_reloc_val	bfd/elf32-bfin.c	/^  unsigned int			bfin_reloc_val;$/;"	m	struct:bfin_reloc_map	file:
bfin_relocate_section	bfd/elf32-bfin.c	/^bfin_relocate_section (bfd * output_bfd,$/;"	f	file:
bfin_return_value	gdb/bfin-tdep.c	/^bfin_return_value (struct gdbarch *gdbarch,$/;"	f	file:
bfin_rtc	sim/bfin/dv-bfin_rtc.c	/^struct bfin_rtc$/;"	s	file:
bfin_rtc_finish	sim/bfin/dv-bfin_rtc.c	/^bfin_rtc_finish (struct hw *me)$/;"	f	file:
bfin_rtc_io_read_buffer	sim/bfin/dv-bfin_rtc.c	/^bfin_rtc_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_rtc_io_write_buffer	sim/bfin/dv-bfin_rtc.c	/^bfin_rtc_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_rtc_ports	sim/bfin/dv-bfin_rtc.c	/^static const struct hw_port_descriptor bfin_rtc_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_sic	sim/bfin/dv-bfin_sic.c	/^struct bfin_sic$/;"	s	file:
bfin_sic1_ports	sim/bfin/dv-bfin_sic.c	/^static const struct hw_port_descriptor bfin_sic1_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_sic2_ports	sim/bfin/dv-bfin_sic.c	/^static const struct hw_port_descriptor bfin_sic2_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_sic3_ports	sim/bfin/dv-bfin_sic.c	/^static const struct hw_port_descriptor bfin_sic3_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_sic_52x_forward_interrupts	sim/bfin/dv-bfin_sic.c	/^bfin_sic_52x_forward_interrupts (struct hw *me, struct bfin_sic *sic)$/;"	f	file:
bfin_sic_52x_io_read_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_52x_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_sic_52x_io_write_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_52x_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_sic_52x_port_event	sim/bfin/dv-bfin_sic.c	/^bfin_sic_52x_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_sic_537_forward_interrupts	sim/bfin/dv-bfin_sic.c	/^bfin_sic_537_forward_interrupts (struct hw *me, struct bfin_sic *sic)$/;"	f	file:
bfin_sic_537_io_read_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_537_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_sic_537_io_write_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_537_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_sic_537_port_event	sim/bfin/dv-bfin_sic.c	/^bfin_sic_537_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_sic_54x_forward_interrupts	sim/bfin/dv-bfin_sic.c	/^bfin_sic_54x_forward_interrupts (struct hw *me, struct bfin_sic *sic)$/;"	f	file:
bfin_sic_54x_io_read_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_54x_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_sic_54x_io_write_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_54x_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_sic_54x_port_event	sim/bfin/dv-bfin_sic.c	/^bfin_sic_54x_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_sic_561_forward_interrupts	sim/bfin/dv-bfin_sic.c	/^bfin_sic_561_forward_interrupts (struct hw *me, struct bfin_sic *sic)$/;"	f	file:
bfin_sic_561_io_read_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_561_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_sic_561_io_write_buffer	sim/bfin/dv-bfin_sic.c	/^bfin_sic_561_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_sic_561_port_event	sim/bfin/dv-bfin_sic.c	/^bfin_sic_561_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_sic_561_ports	sim/bfin/dv-bfin_sic.c	/^static const struct hw_port_descriptor bfin_sic_561_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_sic_finish	sim/bfin/dv-bfin_sic.c	/^bfin_sic_finish (struct hw *me)$/;"	f	file:
bfin_sic_forward_interrupts	sim/bfin/dv-bfin_sic.c	/^bfin_sic_forward_interrupts (struct hw *me, bu32 *isr, bu32 *imask, bu32 *iar)$/;"	f	file:
bfin_sic_port_event	sim/bfin/dv-bfin_sic.c	/^bfin_sic_port_event (struct hw *me, bu32 *isr, bu32 bit, int level)$/;"	f	file:
bfin_size_dynamic_sections	bfd/elf32-bfin.c	/^bfin_size_dynamic_sections (bfd * output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
bfin_skip_prologue	gdb/bfin-tdep.c	/^bfin_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
bfin_spi	sim/bfin/dv-bfin_spi.c	/^struct bfin_spi$/;"	s	file:
bfin_spi_dma_read_buffer	sim/bfin/dv-bfin_spi.c	/^bfin_spi_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_spi_dma_write_buffer	sim/bfin/dv-bfin_spi.c	/^bfin_spi_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_spi_enabled	sim/bfin/dv-bfin_spi.c	/^bfin_spi_enabled (struct bfin_spi *spi)$/;"	f	file:
bfin_spi_finish	sim/bfin/dv-bfin_spi.c	/^bfin_spi_finish (struct hw *me)$/;"	f	file:
bfin_spi_io_read_buffer	sim/bfin/dv-bfin_spi.c	/^bfin_spi_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_spi_io_write_buffer	sim/bfin/dv-bfin_spi.c	/^bfin_spi_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_spi_ports	sim/bfin/dv-bfin_spi.c	/^static const struct hw_port_descriptor bfin_spi_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_spi_timod	sim/bfin/dv-bfin_spi.c	/^bfin_spi_timod (struct bfin_spi *spi)$/;"	f	file:
bfin_store_return_value	gdb/bfin-tdep.c	/^bfin_store_return_value (struct type *type,$/;"	f	file:
bfin_store_unsigned_integer	sim/bfin/machs.c	/^bfin_store_unsigned_integer (unsigned char *addr, int len, bu32 val)$/;"	f	file:
bfin_supports_hardware_single_step	gdb/gdbserver/linux-bfin-low.c	/^bfin_supports_hardware_single_step (void)$/;"	f	file:
bfin_sw_breakpoint_from_kind	gdb/bfin-tdep.c	/^bfin_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
bfin_sw_breakpoint_from_kind	gdb/gdbserver/linux-bfin-low.c	/^bfin_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
bfin_syscall	sim/bfin/interp.c	/^bfin_syscall (SIM_CPU *cpu)$/;"	f
bfin_trace	sim/bfin/dv-bfin_trace.c	/^struct bfin_trace$/;"	s	file:
bfin_trace_entry	sim/bfin/dv-bfin_trace.c	/^struct bfin_trace_entry$/;"	s	file:
bfin_trace_finish	sim/bfin/dv-bfin_trace.c	/^bfin_trace_finish (struct hw *me)$/;"	f	file:
bfin_trace_io_read_buffer	sim/bfin/dv-bfin_trace.c	/^bfin_trace_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_trace_io_write_buffer	sim/bfin/dv-bfin_trace.c	/^bfin_trace_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_trace_queue	sim/bfin/dv-bfin_trace.c	/^void bfin_trace_queue (SIM_CPU *cpu, bu32 src_pc, bu32 dst_pc, int hwloop)$/;"	f
bfin_twi	sim/bfin/dv-bfin_twi.c	/^struct bfin_twi$/;"	s	file:
bfin_twi_finish	sim/bfin/dv-bfin_twi.c	/^bfin_twi_finish (struct hw *me)$/;"	f	file:
bfin_twi_io_read_buffer	sim/bfin/dv-bfin_twi.c	/^bfin_twi_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_twi_io_write_buffer	sim/bfin/dv-bfin_twi.c	/^bfin_twi_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfin_twi_ports	sim/bfin/dv-bfin_twi.c	/^static const struct hw_port_descriptor bfin_twi_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_uart	sim/bfin/dv-bfin_uart.c	/^struct bfin_uart$/;"	s	file:
bfin_uart	sim/bfin/dv-bfin_uart2.c	/^struct bfin_uart$/;"	s	file:
bfin_uart_dma_read_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_uart_dma_read_buffer	sim/bfin/dv-bfin_uart2.c	/^bfin_uart_dma_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_uart_dma_write_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_uart_dma_write_buffer	sim/bfin/dv-bfin_uart2.c	/^bfin_uart_dma_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_uart_finish	sim/bfin/dv-bfin_uart.c	/^bfin_uart_finish (struct hw *me)$/;"	f	file:
bfin_uart_finish	sim/bfin/dv-bfin_uart2.c	/^bfin_uart_finish (struct hw *me)$/;"	f	file:
bfin_uart_get_next_byte	sim/bfin/dv-bfin_uart.c	/^bfin_uart_get_next_byte (struct hw *me, bu16 rbr, bu16 mcr, bool *fresh)$/;"	f
bfin_uart_get_status	sim/bfin/dv-bfin_uart.c	/^bfin_uart_get_status (struct hw *me)$/;"	f
bfin_uart_io_read_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_uart_io_read_buffer	sim/bfin/dv-bfin_uart2.c	/^bfin_uart_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_uart_io_write_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_uart_io_write_buffer	sim/bfin/dv-bfin_uart2.c	/^bfin_uart_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_uart_poll	sim/bfin/dv-bfin_uart.c	/^bfin_uart_poll (struct hw *me, void *data)$/;"	f	file:
bfin_uart_ports	sim/bfin/dv-bfin_uart.c	/^static const struct hw_port_descriptor bfin_uart_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_uart_ports	sim/bfin/dv-bfin_uart2.c	/^static const struct hw_port_descriptor bfin_uart_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_uart_read_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_read_buffer (struct hw *me, unsigned char *buffer, unsigned nr_bytes)$/;"	f
bfin_uart_reschedule	sim/bfin/dv-bfin_uart.c	/^bfin_uart_reschedule (struct hw *me)$/;"	f
bfin_uart_write_buffer	sim/bfin/dv-bfin_uart.c	/^bfin_uart_write_buffer (struct hw *me, const unsigned char *buffer,$/;"	f
bfin_uart_write_byte	sim/bfin/dv-bfin_uart.c	/^bfin_uart_write_byte (struct hw *me, bu16 thr, bu16 mcr)$/;"	f
bfin_unwind_pc	gdb/bfin-tdep.c	/^bfin_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
bfin_user_init	sim/bfin/interp.c	/^bfin_user_init (SIM_DESC sd, SIM_CPU *cpu, struct bfd *abfd,$/;"	f	file:
bfin_usrregs_info	gdb/gdbserver/linux-bfin-low.c	/^static struct usrregs_info bfin_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
bfin_virtual_init	sim/bfin/interp.c	/^bfin_virtual_init (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
bfin_wdog	sim/bfin/dv-bfin_wdog.c	/^struct bfin_wdog$/;"	s	file:
bfin_wdog_enabled	sim/bfin/dv-bfin_wdog.c	/^bfin_wdog_enabled (struct bfin_wdog *wdog)$/;"	f	file:
bfin_wdog_finish	sim/bfin/dv-bfin_wdog.c	/^bfin_wdog_finish (struct hw *me)$/;"	f	file:
bfin_wdog_io_read_buffer	sim/bfin/dv-bfin_wdog.c	/^bfin_wdog_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
bfin_wdog_io_write_buffer	sim/bfin/dv-bfin_wdog.c	/^bfin_wdog_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
bfin_wdog_port_event	sim/bfin/dv-bfin_wdog.c	/^bfin_wdog_port_event (struct hw *me, int my_port, struct hw *source,$/;"	f	file:
bfin_wdog_ports	sim/bfin/dv-bfin_wdog.c	/^static const struct hw_port_descriptor bfin_wdog_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
bfin_wp	sim/bfin/dv-bfin_wp.c	/^struct bfin_wp$/;"	s	file:
bfin_wp_finish	sim/bfin/dv-bfin_wp.c	/^bfin_wp_finish (struct hw *me)$/;"	f	file:
bfin_wp_io_read_buffer	sim/bfin/dv-bfin_wp.c	/^bfin_wp_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
bfin_wp_io_write_buffer	sim/bfin/dv-bfin_wp.c	/^bfin_wp_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
bfinfdpic_check_relocs	bfd/elf32-bfin.c	/^bfinfdpic_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
bfinfdpic_dynamic_got_plt_info	bfd/elf32-bfin.c	1692;"	d	file:
bfinfdpic_elf_discard_info	bfd/elf32-bfin.c	/^bfinfdpic_elf_discard_info (bfd *ibfd,$/;"	f	file:
bfinfdpic_elf_encode_eh_address	bfd/elf32-bfin.c	/^bfinfdpic_elf_encode_eh_address (bfd *abfd,$/;"	f	file:
bfinfdpic_elf_link_hash_table	bfd/elf32-bfin.c	/^struct bfinfdpic_elf_link_hash_table$/;"	s	file:
bfinfdpic_elf_link_hash_table_create	bfd/elf32-bfin.c	/^bfinfdpic_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
bfinfdpic_elf_use_relative_eh_frame	bfd/elf32-bfin.c	/^bfinfdpic_elf_use_relative_eh_frame$/;"	f	file:
bfinfdpic_got_initial_offset	bfd/elf32-bfin.c	1688;"	d	file:
bfinfdpic_got_section	bfd/elf32-bfin.c	1676;"	d	file:
bfinfdpic_gotfixup_section	bfd/elf32-bfin.c	1680;"	d	file:
bfinfdpic_gotrel_section	bfd/elf32-bfin.c	1678;"	d	file:
bfinfdpic_hash_table	bfd/elf32-bfin.c	1672;"	d	file:
bfinfdpic_pic_merge_early_relocs_info	bfd/elf32-bfin.c	/^bfinfdpic_pic_merge_early_relocs_info (struct bfinfdpic_relocs_info *e2,$/;"	f	file:
bfinfdpic_plt_initial_offset	bfd/elf32-bfin.c	1690;"	d	file:
bfinfdpic_plt_section	bfd/elf32-bfin.c	1682;"	d	file:
bfinfdpic_pltrel_section	bfd/elf32-bfin.c	1684;"	d	file:
bfinfdpic_relocate_section	bfd/elf32-bfin.c	/^bfinfdpic_relocate_section (bfd * output_bfd,$/;"	f	file:
bfinfdpic_relocs_info	bfd/elf32-bfin.c	/^struct bfinfdpic_relocs_info$/;"	s	file:
bfinfdpic_relocs_info	bfd/elf32-bfin.c	1686;"	d	file:
bfinfdpic_relocs_info_eq	bfd/elf32-bfin.c	/^bfinfdpic_relocs_info_eq (const void *entry1, const void *entry2)$/;"	f	file:
bfinfdpic_relocs_info_find	bfd/elf32-bfin.c	/^bfinfdpic_relocs_info_find (struct htab *ht,$/;"	f	file:
bfinfdpic_relocs_info_for_global	bfd/elf32-bfin.c	/^bfinfdpic_relocs_info_for_global (struct htab *ht,$/;"	f	file:
bfinfdpic_relocs_info_for_local	bfd/elf32-bfin.c	/^bfinfdpic_relocs_info_for_local (struct htab *ht,$/;"	f	file:
bfinfdpic_relocs_info_hash	bfd/elf32-bfin.c	/^bfinfdpic_relocs_info_hash (const void *entry_)$/;"	f	file:
bfld_imm8_abs16	sim/testsuite/sim/h8300/bfld.s	/^bfld_imm8_abs16:$/;"	l
bfld_imm8_ind	sim/testsuite/sim/h8300/bfld.s	/^bfld_imm8_ind:$/;"	l
bflush	bfd/libbfd.h	/^  int (*bflush) (struct bfd *abfd);$/;"	m	struct:bfd_iovec
bfm	sim/aarch64/simulator.c	/^bfm (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
bfm32	sim/aarch64/simulator.c	/^bfm32 (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
bfn	gdb/testsuite/gdb.cp/mb-inline2.cc	/^bfn ()$/;"	f
bfoo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type B::bfoo() {$/;"	f	class:B
bfrom	sim/bfin/machs.c	/^struct bfrom {$/;"	s	file:
bfrom_bf50x_0_0	sim/bfin/bfroms/bf50x-0.0.h	/^static const char bfrom_bf50x_0_0[] =$/;"	v
bfrom_bf51x_0_0	sim/bfin/bfroms/bf51x-0.0.h	/^static const char bfrom_bf51x_0_0[] =$/;"	v
bfrom_bf51x_0_1	sim/bfin/bfroms/bf51x-0.1.h	/^static const char bfrom_bf51x_0_1[] =$/;"	v
bfrom_bf51x_0_2	sim/bfin/bfroms/bf51x-0.2.h	/^static const char bfrom_bf51x_0_2[] =$/;"	v
bfrom_bf526_0_0	sim/bfin/bfroms/bf526-0.0.h	/^static const char bfrom_bf526_0_0[] =$/;"	v
bfrom_bf526_0_1	sim/bfin/bfroms/bf526-0.1.h	/^static const char bfrom_bf526_0_1[] =$/;"	v
bfrom_bf526_0_2	sim/bfin/bfroms/bf526-0.2.h	/^static const char bfrom_bf526_0_2[] =$/;"	v
bfrom_bf527_0_0	sim/bfin/bfroms/bf527-0.0.h	/^static const char bfrom_bf527_0_0[] =$/;"	v
bfrom_bf527_0_1	sim/bfin/bfroms/bf527-0.1.h	/^static const char bfrom_bf527_0_1[] =$/;"	v
bfrom_bf527_0_2	sim/bfin/bfroms/bf527-0.2.h	/^static const char bfrom_bf527_0_2[] =$/;"	v
bfrom_bf533_0_1	sim/bfin/bfroms/bf533-0.1.h	/^static const char bfrom_bf533_0_1[] =$/;"	v
bfrom_bf533_0_2	sim/bfin/bfroms/bf533-0.2.h	/^static const char bfrom_bf533_0_2[] =$/;"	v
bfrom_bf533_0_3	sim/bfin/bfroms/bf533-0.3.h	/^static const char bfrom_bf533_0_3[] =$/;"	v
bfrom_bf533_0_4	sim/bfin/bfroms/all.h	17;"	d
bfrom_bf533_0_5	sim/bfin/bfroms/all.h	18;"	d
bfrom_bf533_0_6	sim/bfin/bfroms/all.h	19;"	d
bfrom_bf537_0_0	sim/bfin/bfroms/bf537-0.0.h	/^static const char bfrom_bf537_0_0[] =$/;"	v
bfrom_bf537_0_1	sim/bfin/bfroms/bf537-0.1.h	/^static const char bfrom_bf537_0_1[] =$/;"	v
bfrom_bf537_0_2	sim/bfin/bfroms/all.h	23;"	d
bfrom_bf537_0_3	sim/bfin/bfroms/bf537-0.3.h	/^static const char bfrom_bf537_0_3[] =$/;"	v
bfrom_bf538_0_0	sim/bfin/bfroms/bf538-0.0.h	/^static const char bfrom_bf538_0_0[] =$/;"	v
bfrom_bf538_0_1	sim/bfin/bfroms/all.h	27;"	d
bfrom_bf538_0_2	sim/bfin/bfroms/all.h	28;"	d
bfrom_bf538_0_3	sim/bfin/bfroms/all.h	29;"	d
bfrom_bf538_0_4	sim/bfin/bfroms/all.h	30;"	d
bfrom_bf538_0_5	sim/bfin/bfroms/all.h	31;"	d
bfrom_bf54x_0_0	sim/bfin/bfroms/bf54x-0.0.h	/^static const char bfrom_bf54x_0_0[] =$/;"	v
bfrom_bf54x_0_1	sim/bfin/bfroms/bf54x-0.1.h	/^static const char bfrom_bf54x_0_1[] =$/;"	v
bfrom_bf54x_0_2	sim/bfin/bfroms/bf54x-0.2.h	/^static const char bfrom_bf54x_0_2[] =$/;"	v
bfrom_bf54x_0_4	sim/bfin/bfroms/bf54x-0.4.h	/^static const char bfrom_bf54x_0_4[] =$/;"	v
bfrom_bf54x_l1_0_0	sim/bfin/bfroms/bf54x_l1-0.0.h	/^static const char bfrom_bf54x_l1_0_0[] =$/;"	v
bfrom_bf54x_l1_0_1	sim/bfin/bfroms/bf54x_l1-0.1.h	/^static const char bfrom_bf54x_l1_0_1[] =$/;"	v
bfrom_bf54x_l1_0_2	sim/bfin/bfroms/bf54x_l1-0.2.h	/^static const char bfrom_bf54x_l1_0_2[] =$/;"	v
bfrom_bf54x_l1_0_4	sim/bfin/bfroms/bf54x_l1-0.4.h	/^static const char bfrom_bf54x_l1_0_4[] =$/;"	v
bfrom_bf561_0_5	sim/bfin/bfroms/bf561-0.5.h	/^static const char bfrom_bf561_0_5[] =$/;"	v
bfrom_bf59x_0_0	sim/bfin/bfroms/bf59x-0.0.h	/^static const char bfrom_bf59x_0_0[] =$/;"	v
bfrom_bf59x_0_1	sim/bfin/bfroms/all.h	45;"	d
bfrom_bf59x_l1_0_1	sim/bfin/bfroms/bf59x_l1-0.1.h	/^static const char bfrom_bf59x_l1_0_1[] =$/;"	v
bfst_imm8_abs32	sim/testsuite/sim/h8300/bfld.s	/^bfst_imm8_abs32:$/;"	l
bfst_imm8_ind	sim/testsuite/sim/h8300/bfld.s	/^bfst_imm8_ind:$/;"	l
bfun	gdb/record-btrace.c	/^  const struct btrace_function *bfun;$/;"	m	struct:btrace_frame_cache	typeref:struct:btrace_frame_cache::btrace_function	file:
bfunc	gdb/testsuite/gdb.python/py-strfns.c	/^bfunc (const char *arg)$/;"	f	file:
bge	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
bge_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bge_s_s7_end:$/;"	l
bge_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bge_s_s7_start:$/;"	l
bged	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
bgei	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
bgeid	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
bget	zlib/examples/gzjoin.c	140;"	d	file:
bget4	zlib/examples/gzjoin.c	/^local unsigned long bget4(bin *in)$/;"	f
bgt	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
bgt_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bgt_s_s7_end:$/;"	l
bgt_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bgt_s_s7_start:$/;"	l
bgtd	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
bgti	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
bgtid	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
bh_reg	opcodes/i386-dis.c	/^  bh_reg,$/;"	e	enum:__anon42	file:
bh_root	bfd/elf32-avr.c	/^  struct bfd_hash_entry bh_root;$/;"	m	struct:elf32_avr_stub_hash_entry	typeref:struct:elf32_avr_stub_hash_entry::bfd_hash_entry	file:
bh_root	bfd/elf32-hppa.c	/^  struct bfd_hash_entry bh_root;$/;"	m	struct:elf32_hppa_stub_hash_entry	typeref:struct:elf32_hppa_stub_hash_entry::bfd_hash_entry	file:
bh_root	bfd/elf32-metag.c	/^  struct bfd_hash_entry bh_root;$/;"	m	struct:elf_metag_stub_hash_entry	typeref:struct:elf_metag_stub_hash_entry::bfd_hash_entry	file:
bh_root	bfd/elf32-nios2.c	/^  struct bfd_hash_entry bh_root;$/;"	m	struct:elf32_nios2_stub_hash_entry	typeref:struct:elf32_nios2_stub_hash_entry::bfd_hash_entry	file:
bhi_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bhi_s_s7_end:$/;"	l
bhi_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bhi_s_s7_start:$/;"	l
bhs_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bhs_s_s7_end:$/;"	l
bhs_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bhs_s_s7_start:$/;"	l
bi_buf	zlib/deflate.h	/^    ush bi_buf;$/;"	m	struct:internal_state
bi_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bi_c_end:$/;"	l
bi_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bi_c_start:$/;"	l
bi_flush	zlib/trees.c	/^local void bi_flush(s)$/;"	f
bi_reverse	zlib/trees.c	/^local unsigned bi_reverse(code, len)$/;"	f
bi_valid	zlib/deflate.h	/^    int bi_valid;$/;"	m	struct:internal_state
bi_windup	zlib/trees.c	/^local void bi_windup(s)$/;"	f
bi_write	sim/common/cgen-par.h	/^    } bi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon662
biand_imm3_abs16	sim/testsuite/sim/h8300/biand.s	/^biand_imm3_abs16:$/;"	l
biand_imm3_abs32	sim/testsuite/sim/h8300/biand.s	/^biand_imm3_abs32:$/;"	l
biand_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^biand_imm3_abs8:$/;"	l
biand_imm3_ind	sim/testsuite/sim/h8300/biand.s	/^biand_imm3_ind:$/;"	l
biand_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^biand_imm3_reg8:$/;"	l
biap_prefix	gdb/cris-tdep.c	/^biap_prefix (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
bias	bfd/coff-bfd.h	/^  bfd_signed_vma bias;$/;"	m	struct:coff_section_tdata
bias	include/opcode/mips.h	/^  int bias;$/;"	m	struct:mips_int_operand
bias	include/opcode/mips.h	/^  int bias;$/;"	m	struct:mips_msb_operand
bic32_shift	sim/aarch64/simulator.c	/^bic32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
bic64_shift	sim/aarch64/simulator.c	/^bic64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
bics32_shift	sim/aarch64/simulator.c	/^bics32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
bics64_shift	sim/aarch64/simulator.c	/^bics64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
bidirect_port	sim/common/sim-basics.h	/^  bidirect_port,$/;"	e	enum:__anon649
bidirect_port	sim/ppc/basics.h	/^  bidirect_port,$/;"	e	enum:__anon968
bie	gdb/stubs/m32r-stub.c	/^  int bie:1;$/;"	m	struct:PSWreg	file:
big	bfd/elf32-m68k.c	/^  struct elf_m68k_got *big;$/;"	m	struct:elf_m68k_can_merge_gots_arg	typeref:struct:elf_m68k_can_merge_gots_arg::elf_m68k_got	file:
big	bfd/elf32-m68k.c	/^  struct elf_m68k_got *big;$/;"	m	struct:elf_m68k_merge_gots_arg	typeref:struct:elf_m68k_merge_gots_arg::elf_m68k_got	file:
big_breakpoint	gdb/rs6000-tdep.c	/^constexpr gdb_byte big_breakpoint[] = { 0x7d, 0x82, 0x10, 0x08 };$/;"	v
big_endian	opcodes/mep-opc.h	/^  int    big_endian;$/;"	m	struct:__anon23
big_frame	gdb/testsuite/gdb.base/stack-checking.c	/^void big_frame ()$/;"	f
big_la	bfd/xsym.h	/^	unsigned long big_la;			    \/* Logical address bytes in constant pool.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1070
big_la_kind	bfd/xsym.h	/^	unsigned char big_la_kind;		    \/* Eqv. cvte_location.sca_kind.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1070
big_struct	gdb/testsuite/gdb.base/offsets.c	/^struct big_struct$/;"	s	file:
big_struct	gdb/testsuite/gdb.base/offsets.c	/^} big_struct;$/;"	v	typeref:struct:big_struct
big_t	zlib/examples/enough.c	/^typedef unsigned long long big_t;   \/* type for code counting *\/$/;"	t	file:
bigbuf	gdb/testsuite/gdb.base/call-strs.c	/^char bigbuf[1000];$/;"	v
bigendSig	sim/arm/armdefs.h	/^  unsigned bigendSig;$/;"	m	struct:ARMul_State
biggest_cycles	sim/m32r/m32r-sim.h	/^  unsigned long biggest_cycles;$/;"	m	struct:__anon250
bighdr	include/hp-symtab.h	/^  unsigned int     bighdr : 1;   \/* 1 => this header contains 'time' word *\/$/;"	m	struct:PXDB_struct
bighdr	include/hp-symtab.h	/^  unsigned int  bighdr : 1;   \/* 1 => this header contains 'time' word *\/$/;"	m	struct:DOC_info_PXDB_header_struct
biglastruct	bfd/xsym.h	/^      biglastruct;$/;"	m	union:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1070
bigobj_swap_table	bfd/coffcode.h	/^static bfd_coff_backend_data bigobj_swap_table =$/;"	v
bigval	gdb/testsuite/gdb.arch/i386-float.S	/^	bigval:   .byte 0x6a,0x45,0x90,0xdc,0x03,0xc1,0xf8,0xc6,0xe5,0x03$/;"	l
bih_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bih_c_end:$/;"	l
bih_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bih_c_start:$/;"	l
bild_imm3_abs16	sim/testsuite/sim/h8300/biand.s	/^bild_imm3_abs16:$/;"	l
bild_imm3_abs32	sim/testsuite/sim/h8300/biand.s	/^bild_imm3_abs32:$/;"	l
bild_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bild_imm3_abs8:$/;"	l
bild_imm3_ind	sim/testsuite/sim/h8300/biand.s	/^bild_imm3_ind:$/;"	l
bild_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^bild_imm3_reg8:$/;"	l
bim	bfd/peicode.h	/^  struct bfd_in_memory * bim;$/;"	m	struct:__anon1008	typeref:struct:__anon1008::bfd_in_memory
bin	zlib/examples/gzjoin.c	/^} bin;$/;"	t	typeref:struct:__anon996	file:
bin2hex	gdb/common/rsp-low.c	/^bin2hex (const gdb_byte *bin, char *hex, int count)$/;"	f
bin2hex	gdb/common/rsp-low.c	/^bin2hex (const gdb_byte *bin, int count)$/;"	f
bin2hex	gdb/testsuite/gdb.trace/tfile.c	/^bin2hex (const char *bin, char *hex, int count)$/;"	f
bin2mem	gdb/stubs/m32r-stub.c	/^bin2mem (unsigned char *buf, unsigned char *mem, int count, int may_fault)$/;"	f	file:
bin_mask	include/opcode/msp430.h	/^  int bin_mask;$/;"	m	struct:msp430_opcode_s
bin_opcode	include/opcode/msp430.h	/^  int bin_opcode;$/;"	m	struct:msp430_opcode_s
bin_opcode	include/opcode/xgate.h	/^  unsigned int bin_opcode;      \/* Binary opcode with operands masked off.  *\/$/;"	m	struct:xgate_opcode
bin_opcode	opcodes/avr-dis.c	/^  unsigned int bin_opcode;$/;"	m	struct:avr_opcodes_s	file:
binary	gdb/compile/compile-loc2c.c	/^binary (int indent, string_file &stream, const char *format, ...)$/;"	f	file:
binary	gdb/target-float.c	/^  binary,$/;"	e	enum:target_float_ops_kind	file:
binary_append_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *binary_append_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
binary_append_command	gdb/cli/cli-dump.c	/^binary_append_command (const char *cmd, int from_tty)$/;"	f	file:
binary_bfd_copy_link_hash_symbol_type	bfd/binary.c	317;"	d	file:
binary_bfd_define_common_symbol	bfd/binary.c	312;"	d	file:
binary_bfd_define_start_stop	bfd/binary.c	314;"	d	file:
binary_bfd_discard_group	bfd/binary.c	310;"	d	file:
binary_bfd_final_link	bfd/binary.c	319;"	d	file:
binary_bfd_free_cached_info	bfd/binary.c	93;"	d	file:
binary_bfd_gc_sections	bfd/binary.c	306;"	d	file:
binary_bfd_get_relocated_section_contents	bfd/binary.c	304;"	d	file:
binary_bfd_is_group_section	bfd/binary.c	309;"	d	file:
binary_bfd_is_local_label_name	bfd/binary.c	206;"	d	file:
binary_bfd_is_target_special_symbol	bfd/binary.c	214;"	d	file:
binary_bfd_link_add_symbols	bfd/binary.c	318;"	d	file:
binary_bfd_link_check_relocs	bfd/binary.c	322;"	d	file:
binary_bfd_link_hash_table_create	bfd/binary.c	315;"	d	file:
binary_bfd_link_hide_symbol	bfd/binary.c	313;"	d	file:
binary_bfd_link_just_syms	bfd/binary.c	316;"	d	file:
binary_bfd_link_split_section	bfd/binary.c	320;"	d	file:
binary_bfd_lookup_section_flags	bfd/binary.c	307;"	d	file:
binary_bfd_make_debug_symbol	bfd/binary.c	211;"	d	file:
binary_bfd_merge_sections	bfd/binary.c	308;"	d	file:
binary_bfd_relax_section	bfd/binary.c	305;"	d	file:
binary_canonicalize_symtab	bfd/binary.c	/^binary_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
binary_close_and_cleanup	bfd/binary.c	92;"	d	file:
binary_dump_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *binary_dump_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
binary_dump_command	gdb/cli/cli-dump.c	/^binary_dump_command (const char *cmd, int from_tty)$/;"	f	file:
binary_find_inliner_info	bfd/binary.c	210;"	d	file:
binary_find_line	bfd/binary.c	209;"	d	file:
binary_find_nearest_line	bfd/binary.c	208;"	d	file:
binary_get_lineno	bfd/binary.c	207;"	d	file:
binary_get_section_contents	bfd/binary.c	/^binary_get_section_contents (bfd *abfd,$/;"	f	file:
binary_get_section_contents_in_window	bfd/binary.c	321;"	d	file:
binary_get_symbol_info	bfd/binary.c	/^binary_get_symbol_info (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f	file:
binary_get_symbol_version_string	bfd/binary.c	193;"	d	file:
binary_get_symtab_upper_bound	bfd/binary.c	/^binary_get_symtab_upper_bound (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
binary_make_empty_symbol	bfd/binary.c	191;"	d	file:
binary_minisymbol_to_symbol	bfd/binary.c	213;"	d	file:
binary_mkobject	bfd/binary.c	/^binary_mkobject (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
binary_new_section_hook	bfd/binary.c	94;"	d	file:
binary_object_p	bfd/binary.c	/^binary_object_p (bfd *abfd)$/;"	f	file:
binary_print_symbol	bfd/binary.c	192;"	d	file:
binary_read_minisymbols	bfd/binary.c	212;"	d	file:
binary_section_already_linked	bfd/binary.c	311;"	d	file:
binary_set_arch_mach	bfd/binary.c	217;"	d	file:
binary_set_section_contents	bfd/binary.c	/^binary_set_section_contents (bfd *abfd,$/;"	f	file:
binary_sizeof_headers	bfd/binary.c	/^binary_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
binary_to_bcd	sim/msp430/msp430-sim.c	/^binary_to_bcd (int v)$/;"	f	file:
binary_vec	bfd/binary.c	/^const bfd_target binary_vec =$/;"	v
bincl_list	gdb/dbxread.c	/^static std::vector<struct header_file_location> *bincl_list;$/;"	v	typeref:struct:header_file_location	file:
bind	bfd/elfxx-sparc.h	/^  unsigned char bind;$/;"	m	struct:_bfd_sparc_elf_app_reg
bind	sim/erc32/erc32.c	/^static int32    bnum, bind = 0;$/;"	v	file:
bind_arrow_keys	readline/readline.c	/^bind_arrow_keys ()$/;"	f	file:
bind_arrow_keys_internal	readline/readline.c	/^bind_arrow_keys_internal (map)$/;"	f	file:
bind_content	bfd/mach-o.h	/^  unsigned char *bind_content;$/;"	m	struct:bfd_mach_o_dyld_info_command
bind_off	bfd/mach-o.h	/^  unsigned int bind_off;$/;"	m	struct:bfd_mach_o_dyld_info_command
bind_off	include/mach-o/external.h	/^  unsigned char bind_off[4];$/;"	m	struct:mach_o_dyld_info_command_external
bind_size	bfd/mach-o.h	/^  unsigned int bind_size;$/;"	m	struct:bfd_mach_o_dyld_info_command
bind_size	include/mach-o/external.h	/^  unsigned char bind_size[4];$/;"	m	struct:mach_o_dyld_info_command_external
bind_termcap_arrow_keys	readline/terminal.c	/^bind_termcap_arrow_keys (map)$/;"	f	file:
bind_textdomain_codeset	gdb/gnulib/import/gettext.h	89;"	d
bind_textdomain_codeset	gdb/gnulib/import/gettext.h	90;"	d
bind_textdomain_codeset	intl/intl-compat.c	/^bind_textdomain_codeset (domainname, codeset)$/;"	f
bind_textdomain_codeset	intl/intl-compat.c	46;"	d	file:
bind_textdomain_codeset	intl/libgnuintl.h	/^static inline char *bind_textdomain_codeset (const char *__domainname,$/;"	f
bind_textdomain_codeset	intl/libgnuintl.h	305;"	d
binding	intl/gettextP.h	/^struct binding$/;"	s
bindtextdomain	bfd/hosts/alphavms.h	66;"	d
bindtextdomain	bfd/sysdep.h	224;"	d
bindtextdomain	gdb/gnulib/import/gettext.h	86;"	d
bindtextdomain	gdb/gnulib/import/gettext.h	87;"	d
bindtextdomain	intl/intl-compat.c	/^bindtextdomain (domainname, dirname)$/;"	f
bindtextdomain	intl/intl-compat.c	45;"	d	file:
bindtextdomain	intl/libgnuintl.h	/^static inline char *bindtextdomain (const char *__domainname,$/;"	f
bindtextdomain	intl/libgnuintl.h	286;"	d
bindtextdomain	opcodes/opintl.h	60;"	d
binop	gdb/target-float.c	/^decimal_float_ops::binop (enum exp_opcode op,$/;"	f	class:decimal_float_ops
binop	gdb/target-float.c	/^host_float_ops<T>::binop (enum exp_opcode op,$/;"	f	class:T
binop	gdb/target-float.c	/^mpfr_float_ops::binop (enum exp_opcode op,$/;"	f	class:mpfr_float_ops
binop_expr	gdb/rust-exp.y	/^binop_expr:$/;"	l
binop_expr_expr	gdb/rust-exp.y	/^binop_expr_expr:$/;"	l
binop_promote	gdb/eval.c	/^binop_promote (const struct language_defn *language, struct gdbarch *gdbarch,$/;"	f
binop_types_user_defined_p	gdb/valarith.c	/^binop_types_user_defined_p (enum exp_opcode op,$/;"	f
binop_user_defined_p	gdb/valarith.c	/^binop_user_defined_p (enum exp_opcode op,$/;"	f
bins	sim/ft32/interp.c	/^static uint32_t bins (uint32_t d, uint32_t f, uint32_t len, uint32_t pos)$/;"	f	file:
binutils_release	src-release.sh	/^binutils_release()$/;"	f
bior_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bior_imm3_abs8:$/;"	l
bior_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^bior_imm3_reg8:$/;"	l
bisearch	readline/support/wcwidth.c	/^static int bisearch(wchar_t ucs, const struct interval *table, int max) {$/;"	f	file:
bist_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bist_imm3_abs8:$/;"	l
bist_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^bist_imm3_reg8:$/;"	l
bistz_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bistz_imm3_abs8:$/;"	l
bit	gdb/aarch64-tdep.c	63;"	d	file:
bit	gdb/arch/arm.h	108;"	d
bit	sim/h8300/writecode.c	/^bit (p, a, s)$/;"	f	file:
bit	sim/igen/ld-insn.h	/^  insn_bit_entry *bit[max_insn_bit_size];$/;"	m	struct:_insn_word_entry
bit	sim/ppc/hw_opic.c	/^  unsigned bit;$/;"	m	struct:_opic_interrupt_destination	file:
bit32	gdb/go32-nat.c	/^  unsigned       bit32:1;$/;"	m	struct:seg_descr	file:
bitSize	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        private static int bitSize(uint bits)$/;"	m	class:DotZLib.Info	file:
bit_3DNOW	gdb/nat/x86-gcc-cpuid.h	72;"	d
bit_3DNOWP	gdb/nat/x86-gcc-cpuid.h	71;"	d
bit_ABM	gdb/nat/x86-gcc-cpuid.h	57;"	d
bit_ADX	gdb/nat/x86-gcc-cpuid.h	89;"	d
bit_AES	gdb/nat/x86-gcc-cpuid.h	39;"	d
bit_AVX	gdb/nat/x86-gcc-cpuid.h	42;"	d
bit_AVX2	gdb/nat/x86-gcc-cpuid.h	82;"	d
bit_AVX5124FMAPS	gdb/nat/x86-gcc-cpuid.h	68;"	d
bit_AVX5124VNNIW	gdb/nat/x86-gcc-cpuid.h	67;"	d
bit_AVX512BW	gdb/nat/x86-gcc-cpuid.h	97;"	d
bit_AVX512CD	gdb/nat/x86-gcc-cpuid.h	95;"	d
bit_AVX512DQ	gdb/nat/x86-gcc-cpuid.h	87;"	d
bit_AVX512ER	gdb/nat/x86-gcc-cpuid.h	94;"	d
bit_AVX512F	gdb/nat/x86-gcc-cpuid.h	86;"	d
bit_AVX512IFMA	gdb/nat/x86-gcc-cpuid.h	90;"	d
bit_AVX512PF	gdb/nat/x86-gcc-cpuid.h	93;"	d
bit_AVX512VBMI	gdb/nat/x86-gcc-cpuid.h	102;"	d
bit_AVX512VL	gdb/nat/x86-gcc-cpuid.h	98;"	d
bit_BMI	gdb/nat/x86-gcc-cpuid.h	80;"	d
bit_BMI2	gdb/nat/x86-gcc-cpuid.h	83;"	d
bit_BNDCSR	gdb/nat/x86-gcc-cpuid.h	108;"	d
bit_BNDREGS	gdb/nat/x86-gcc-cpuid.h	107;"	d
bit_CLFLUSHOPT	gdb/nat/x86-gcc-cpuid.h	91;"	d
bit_CLWB	gdb/nat/x86-gcc-cpuid.h	92;"	d
bit_CLZERO	gdb/nat/x86-gcc-cpuid.h	75;"	d
bit_CMOV	gdb/nat/x86-gcc-cpuid.h	48;"	d
bit_CMPXCHG16B	gdb/nat/x86-gcc-cpuid.h	34;"	d
bit_CMPXCHG8B	gdb/nat/x86-gcc-cpuid.h	47;"	d
bit_F16C	gdb/nat/x86-gcc-cpuid.h	43;"	d
bit_FMA	gdb/nat/x86-gcc-cpuid.h	33;"	d
bit_FMA4	gdb/nat/x86-gcc-cpuid.h	62;"	d
bit_FSGSBASE	gdb/nat/x86-gcc-cpuid.h	79;"	d
bit_FXSAVE	gdb/nat/x86-gcc-cpuid.h	50;"	d
bit_HLE	gdb/nat/x86-gcc-cpuid.h	81;"	d
bit_LAHF_LM	gdb/nat/x86-gcc-cpuid.h	56;"	d
bit_LM	gdb/nat/x86-gcc-cpuid.h	70;"	d
bit_LWP	gdb/nat/x86-gcc-cpuid.h	61;"	d
bit_LZCNT	gdb/nat/x86-gcc-cpuid.h	31;"	d
bit_MMX	gdb/nat/x86-gcc-cpuid.h	49;"	d
bit_MMXEXT	gdb/nat/x86-gcc-cpuid.h	69;"	d
bit_MOVBE	gdb/nat/x86-gcc-cpuid.h	37;"	d
bit_MPX	gdb/nat/x86-gcc-cpuid.h	85;"	d
bit_MWAITX	gdb/nat/x86-gcc-cpuid.h	64;"	d
bit_OSPKE	gdb/nat/x86-gcc-cpuid.h	104;"	d
bit_OSXSAVE	gdb/nat/x86-gcc-cpuid.h	41;"	d
bit_PCLMUL	gdb/nat/x86-gcc-cpuid.h	30;"	d
bit_PKU	gdb/nat/x86-gcc-cpuid.h	103;"	d
bit_POPCNT	gdb/nat/x86-gcc-cpuid.h	38;"	d
bit_PREFETCHWT1	gdb/nat/x86-gcc-cpuid.h	101;"	d
bit_PRFCHW	gdb/nat/x86-gcc-cpuid.h	59;"	d
bit_RDRND	gdb/nat/x86-gcc-cpuid.h	44;"	d
bit_RDSEED	gdb/nat/x86-gcc-cpuid.h	88;"	d
bit_RTM	gdb/nat/x86-gcc-cpuid.h	84;"	d
bit_SHA	gdb/nat/x86-gcc-cpuid.h	96;"	d
bit_SSE	gdb/nat/x86-gcc-cpuid.h	51;"	d
bit_SSE2	gdb/nat/x86-gcc-cpuid.h	52;"	d
bit_SSE3	gdb/nat/x86-gcc-cpuid.h	29;"	d
bit_SSE4_1	gdb/nat/x86-gcc-cpuid.h	35;"	d
bit_SSE4_2	gdb/nat/x86-gcc-cpuid.h	36;"	d
bit_SSE4a	gdb/nat/x86-gcc-cpuid.h	58;"	d
bit_SSSE3	gdb/nat/x86-gcc-cpuid.h	32;"	d
bit_TBM	gdb/nat/x86-gcc-cpuid.h	63;"	d
bit_XOP	gdb/nat/x86-gcc-cpuid.h	60;"	d
bit_XSAVE	gdb/nat/x86-gcc-cpuid.h	40;"	d
bit_XSAVEC	gdb/nat/x86-gcc-cpuid.h	112;"	d
bit_XSAVEOPT	gdb/nat/x86-gcc-cpuid.h	111;"	d
bit_XSAVES	gdb/nat/x86-gcc-cpuid.h	113;"	d
bit_copy	opcodes/ns32k-dis.c	/^bit_copy (bfd_byte *buffer, int offset, int count, char *to)$/;"	f	file:
bit_count	bfd/cpu-m68k.c	/^bit_count (unsigned mask)$/;"	f	file:
bit_extract	opcodes/ns32k-dis.c	/^bit_extract (bfd_byte *buffer, int offset, int count)$/;"	f	file:
bit_extract_simple	opcodes/ns32k-dis.c	/^bit_extract_simple (bfd_byte *buffer, int offset, int count)$/;"	f	file:
bit_field	include/opcode/ia64.h	/^  struct bit_field$/;"	s	struct:ia64_operand
bit_flags_char_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_char_t {$/;"	s	file:
bit_flags_combo_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct bit_flags_combo_t {$/;"	s	file:
bit_flags_combo_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_combo_t {$/;"	s	file:
bit_flags_short_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_short_t {$/;"	s	file:
bit_flags_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct bit_flags_t {$/;"	s	file:
bit_flags_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_t {$/;"	s	file:
bit_number	include/opcode/msp430-decode.h	/^  unsigned char	       bit_number : 4;$/;"	m	struct:__anon1248
bit_number	include/opcode/rl78.h	/^  unsigned char	   bit_number : 4;$/;"	m	struct:__anon1378
bit_sequence	opcodes/microblaze-opc.h	/^  unsigned long bit_sequence; \/* All the fixed bits for the op are set and$/;"	m	struct:op_code_struct
bit_size	gdb/xtensa-tdep.h	/^  int bit_size;  		\/* The actual bit size in the target.  *\/$/;"	m	struct:__anon1713
bit_size	gdb/xtensa-tdep.h	/^  int bit_size;$/;"	m	struct:__anon1711
bit_size	include/opcode/cr16.h	/^  unsigned int bit_size;$/;"	m	struct:__anon1333
bit_size	include/opcode/crx.h	/^    unsigned int bit_size;$/;"	m	struct:__anon1269
bit_start	gdb/xtensa-tdep.h	/^  int bit_start;$/;"	m	struct:__anon1711
bit_tests	gdb/testsuite/gdb.disasm/am33.s	/^bit_tests:$/;"	l
bit_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^bit_tests:$/;"	l
bit_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^bit_tests:$/;"	l
bitbuf	zlib/contrib/blast/blast.c	/^    int bitbuf;                 \/* bit buffer *\/$/;"	m	struct:state	file:
bitbuf	zlib/contrib/puff/puff.c	/^    int bitbuf;                 \/* bit buffer *\/$/;"	m	struct:state	file:
bitcnt	zlib/contrib/blast/blast.c	/^    int bitcnt;                 \/* number of bits in bit buffer *\/$/;"	m	struct:state	file:
bitcnt	zlib/contrib/puff/puff.c	/^    int bitcnt;                 \/* number of bits in bit buffer *\/$/;"	m	struct:state	file:
bitcount	gdb/arch/arm.c	/^bitcount (unsigned long val)$/;"	f
bitfield	gdb/testsuite/gdb.compile/compile.c	/^  unsigned int bitfield : 3;$/;"	m	struct:struct_type	file:
bitfield	gdb/testsuite/gdb.trace/unavailable.cc	/^  int bitfield:1;$/;"	m	struct:StructA	file:
bitfield	include/opcode/aarch64.h	/^  bitfield,$/;"	e	enum:aarch64_insn_class
bitfield	opcodes/i386-gen.c	/^typedef struct bitfield$/;"	s	file:
bitfield	opcodes/i386-gen.c	/^} bitfield;$/;"	t	typeref:struct:bitfield	file:
bitfield	opcodes/i386-opc.h	/^    } bitfield;$/;"	m	union:i386_cpu_flags	typeref:struct:i386_cpu_flags::__anon66
bitfield	opcodes/i386-opc.h	/^    } bitfield;$/;"	m	union:i386_operand_type	typeref:struct:i386_operand_type::__anon69
bitfields	include/opcode/tic6x.h	/^  tic6x_bitfield bitfields[TIC6X_MAX_BITFIELDS];$/;"	m	struct:__anon1307
bitfrom	sim/h8300/compile.c	/^bitfrom (int x)$/;"	f	file:
bitlength	include/hp-symtab.h	/^  unsigned int bitlength:	24;$/;"	m	struct:dnttp_immediate
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_enum
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_field
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_functype
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_pointer
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_set
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_struct
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_subrange
bitlength	include/hp-symtab.h	/^  unsigned int bitlength;$/;"	m	struct:dntt_type_union
bitlength	include/hp-symtab.h	/^  unsigned long bitlength    ;     \/* Total at this level.  *\/$/;"	m	struct:dntt_type_class
bitlength	include/hp-symtab.h	/^  unsigned long bitlength    ;     \/* total at this level           *\/$/;"	m	struct:dntt_type_template
bitm	include/opcode/ppc.h	/^  uint64_t bitm;$/;"	m	struct:powerpc_operand
bitmask	bfd/elflink.c	/^  bfd_vma *bitmask;$/;"	m	struct:collect_gnu_hash_codes	file:
bitness	gdb/stap-probe.c	/^  enum stap_arg_bitness bitness;$/;"	m	struct:stap_probe_arg	typeref:enum:stap_probe_arg::stap_arg_bitness	file:
bitno	opcodes/aarch64-gen.c	/^  unsigned int bitno;$/;"	m	struct:bittree	file:
bitoffset	include/hp-symtab.h	/^  unsigned int bitoffset;$/;"	m	struct:dntt_type_field
bitpos	bfd/bfd-in2.h	/^  unsigned int bitpos;$/;"	m	struct:reloc_howto_struct
bitpos	gdb/gdbtypes.h	/^  LONGEST bitpos;$/;"	m	union:field_location
bitpos	gdb/value.c	/^  LONGEST bitpos = 0;$/;"	m	struct:value	file:
bitpos	opcodes/nds32-asm.h	/^  int bitpos;$/;"	m	struct:nds32_field
bits	gdb/aarch64-tdep.c	64;"	d	file:
bits	gdb/arch/arm.h	107;"	d
bits	include/cgen/bitset.h	/^  char *bits;$/;"	m	struct:cgen_bitset
bits	include/opcode/alpha.h	/^  unsigned int bits : 5;$/;"	m	struct:alpha_operand
bits	include/opcode/arc.h	/^  unsigned int bits;$/;"	m	struct:arc_flag_operand
bits	include/opcode/arc.h	/^  unsigned int bits;$/;"	m	struct:arc_operand
bits	include/opcode/d10v.h	/^  int bits;$/;"	m	struct:d10v_operand
bits	include/opcode/d30v.h	/^  int bits;$/;"	m	struct:d30v_operand
bits	include/opcode/ft32.h	/^  unsigned int bits;$/;"	m	struct:ft32_opc_info_t
bits	include/opcode/ia64.h	/^      int bits;$/;"	m	struct:ia64_operand::bit_field
bits	include/opcode/mn10200.h	/^  int bits;$/;"	m	struct:mn10200_operand
bits	include/opcode/mn10300.h	/^  int bits;$/;"	m	struct:mn10300_operand
bits	include/opcode/s390.h	/^    int bits;$/;"	m	struct:s390_operand
bits	include/opcode/tic80.h	/^  int bits;$/;"	m	struct:tic80_operand
bits	include/opcode/v850.h	/^  int bits;$/;"	m	struct:v850_operand
bits	libdecnumber/decNumber.h	/^    uint8_t bits;	 \/* Indicator bits (see above)		      *\/$/;"	m	struct:__anon82
bits	libiberty/regex.c	/^  } bits;$/;"	m	union:__anon1183	typeref:struct:__anon1183::__anon1184	file:
bits	opcodes/aarch64-gen.c	/^  struct bittree *bits[2];$/;"	m	struct:bittree	typeref:struct:bittree::bittree	file:
bits	opcodes/ia64-asmtab.h	/^  unsigned int bits;$/;"	m	struct:ia64_completer_table
bits	opcodes/ia64-gen.c	/^  ia64_insn bits;$/;"	m	struct:completer_entry	file:
bits	opcodes/ia64-gen.c	/^  struct bittree *bits[3]; \/* 0, 1, and X (don't care).  *\/$/;"	m	struct:bittree	typeref:struct:bittree::bittree	file:
bits	opcodes/z8kgen.c	/^  char *bits;$/;"	m	struct:op	file:
bits	sim/m32c/srcdest.c	/^bits (int v, int b)$/;"	f
bits	sim/ppc/dp-bit.c	/^  bits;$/;"	m	union:__anon939	typeref:struct:__anon939::__anon940	file:
bits	sim/ppc/ld-insn.h	/^  insn_field *bits[max_insn_bit_size];$/;"	m	struct:_insn_fields
bits	zlib/contrib/blast/blast.c	/^local int bits(struct state *s, int need)$/;"	f
bits	zlib/contrib/infback9/inftree9.h	/^    unsigned char bits;         \/* bits in this part of the code *\/$/;"	m	struct:__anon987
bits	zlib/contrib/masmx64/inffas8664.c	/^\/* 88   44 *\/ unsigned bits;            \/* ebx rbx  local strm->bits *\/$/;"	m	struct:inffast_ar	file:
bits	zlib/contrib/puff/puff.c	/^local int bits(struct state *s, int need)$/;"	f
bits	zlib/examples/zran.c	/^    int bits;           \/* number of bits (1-7) from byte at in - 1, or 0 *\/$/;"	m	struct:point	file:
bits	zlib/inflate.h	/^    unsigned bits;              \/* number of bits in "in" *\/$/;"	m	struct:inflate_state
bits	zlib/inftrees.h	/^    unsigned char bits;         \/* bits in this part of the code *\/$/;"	m	struct:__anon983
bits0to2_mask	sim/mn10300/dv-mn103tim.c	150;"	d	file:
bits2to5_mask	sim/mn10300/dv-mn103tim.c	149;"	d	file:
bits_B	include/opcode/bfin.h	/^  int bits_B;$/;"	m	struct:__anon1349
bits_D	include/opcode/bfin.h	/^  int bits_D;$/;"	m	struct:__anon1367
bits_G	include/opcode/bfin.h	/^  int bits_G;$/;"	m	struct:__anon1366
bits_H	include/opcode/bfin.h	/^  int bits_H;$/;"	m	struct:__anon1361
bits_HL	include/opcode/bfin.h	/^  int bits_HL;$/;"	m	struct:__anon1338
bits_HLs	include/opcode/bfin.h	/^  int bits_HLs;$/;"	m	struct:__anon1339
bits_HLs	include/opcode/bfin.h	/^  int bits_HLs;$/;"	m	struct:__anon1340
bits_I	include/opcode/bfin.h	/^  int bits_I;$/;"	m	struct:__anon1366
bits_M	include/opcode/bfin.h	/^  int bits_M;$/;"	m	struct:__anon1337
bits_M	include/opcode/bfin.h	/^  int bits_M;$/;"	m	struct:__anon1338
bits_M	include/opcode/bfin.h	/^  int bits_M;$/;"	m	struct:__anon1339
bits_M	include/opcode/bfin.h	/^  int bits_M;$/;"	m	struct:__anon1340
bits_MM	include/opcode/bfin.h	/^  int bits_MM;$/;"	m	struct:__anon1337
bits_P	include/opcode/bfin.h	/^  int bits_P;$/;"	m	struct:__anon1337
bits_R	include/opcode/bfin.h	/^  int bits_R;$/;"	m	struct:__anon1359
bits_S	include/opcode/bfin.h	/^  int bits_S;$/;"	m	struct:__anon1352
bits_S	include/opcode/bfin.h	/^  int bits_S;$/;"	m	struct:__anon1361
bits_T	include/opcode/bfin.h	/^  int bits_T;$/;"	m	struct:__anon1349
bits_T	include/opcode/bfin.h	/^  int bits_T;$/;"	m	struct:__anon1365
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1341
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1342
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1343
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1344
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1345
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1346
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1357
bits_W	include/opcode/bfin.h	/^  int bits_W;$/;"	m	struct:__anon1358
bits_Z	include/opcode/bfin.h	/^  int bits_Z;$/;"	m	struct:__anon1341
bits_Z	include/opcode/bfin.h	/^  int bits_Z;$/;"	m	struct:__anon1342
bits_Z	include/opcode/bfin.h	/^  int bits_Z;$/;"	m	struct:__anon1361
bits_a	include/opcode/bfin.h	/^  int bits_a;$/;"	m	struct:__anon1356
bits_addr	include/opcode/bfin.h	/^  int bits_addr;$/;"	m	struct:__anon1352
bits_aop	include/opcode/bfin.h	/^  int bits_aop;$/;"	m	struct:__anon1338
bits_aop	include/opcode/bfin.h	/^  int bits_aop;$/;"	m	struct:__anon1342
bits_aop	include/opcode/bfin.h	/^  int bits_aop;$/;"	m	struct:__anon1345
bits_aop	include/opcode/bfin.h	/^  int bits_aop;$/;"	m	struct:__anon1346
bits_aopcde	include/opcode/bfin.h	/^  int bits_aopcde;$/;"	m	struct:__anon1338
bits_big_endian	gdb/gdbarch.c	/^  int bits_big_endian;$/;"	m	struct:gdbarch	file:
bits_br	include/opcode/bfin.h	/^  int bits_br;$/;"	m	struct:__anon1370
bits_c	include/opcode/bfin.h	/^  int bits_c;$/;"	m	struct:__anon1360
bits_cbit	include/opcode/bfin.h	/^  int bits_cbit;$/;"	m	struct:__anon1367
bits_ch	include/opcode/bfin.h	/^  int bits_ch;$/;"	m	struct:__anon1355
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1337
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1338
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1339
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1340
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1341
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1342
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1343
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1344
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1345
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1346
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1347
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1348
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1349
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1350
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1351
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1352
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1353
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1354
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1355
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1356
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1357
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1358
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1359
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1360
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1361
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1362
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1363
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1364
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1365
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1366
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1367
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1368
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1369
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1370
bits_code	include/opcode/bfin.h	/^  int bits_code;$/;"	m	struct:__anon1371
bits_code2	include/opcode/bfin.h	/^  int bits_code2;$/;"	m	struct:__anon1337
bits_code2	include/opcode/bfin.h	/^  int bits_code2;$/;"	m	struct:__anon1338
bits_code2	include/opcode/bfin.h	/^  int bits_code2;$/;"	m	struct:__anon1339
bits_code2	include/opcode/bfin.h	/^  int bits_code2;$/;"	m	struct:__anon1340
bits_code2	include/opcode/bfin.h	/^  int bits_code2;$/;"	m	struct:__anon1370
bits_d	include/opcode/bfin.h	/^  int bits_d;$/;"	m	struct:__anon1357
bits_d	include/opcode/bfin.h	/^  int bits_d;$/;"	m	struct:__anon1365
bits_dbgop	include/opcode/bfin.h	/^  int bits_dbgop;$/;"	m	struct:__anon1354
bits_dontcare	include/opcode/bfin.h	/^  int bits_dontcare;$/;"	m	struct:__anon1338
bits_dontcare	include/opcode/bfin.h	/^  int bits_dontcare;$/;"	m	struct:__anon1339
bits_dontcare	include/opcode/bfin.h	/^  int bits_dontcare;$/;"	m	struct:__anon1340
bits_dontcare	include/opcode/bfin.h	/^  int bits_dontcare;$/;"	m	struct:__anon1354
bits_dontcare	include/opcode/bfin.h	/^  int bits_dontcare;$/;"	m	struct:__anon1360
bits_dr	include/opcode/bfin.h	/^  int bits_dr;$/;"	m	struct:__anon1357
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1337
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1347
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1348
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1363
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1364
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1365
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1368
bits_dst	include/opcode/bfin.h	/^  int bits_dst;$/;"	m	struct:__anon1369
bits_dst0	include/opcode/bfin.h	/^  int bits_dst0;$/;"	m	struct:__anon1338
bits_dst0	include/opcode/bfin.h	/^  int bits_dst0;$/;"	m	struct:__anon1339
bits_dst0	include/opcode/bfin.h	/^  int bits_dst0;$/;"	m	struct:__anon1340
bits_dst1	include/opcode/bfin.h	/^  int bits_dst1;$/;"	m	struct:__anon1338
bits_dst1	include/opcode/bfin.h	/^  int bits_dst1;$/;"	m	struct:__anon1339
bits_eoffset	include/opcode/bfin.h	/^  int bits_eoffset;$/;"	m	struct:__anon1360
bits_expected	include/opcode/bfin.h	/^  int bits_expected;$/;"	m	struct:__anon1354
bits_fn	include/opcode/bfin.h	/^  int bits_fn;$/;"	m	struct:__anon1353
bits_framesize	include/opcode/bfin.h	/^  int bits_framesize;$/;"	m	struct:__anon1359
bits_gd	include/opcode/bfin.h	/^  int bits_gd;$/;"	m	struct:__anon1368
bits_grp	include/opcode/bfin.h	/^  int bits_grp;$/;"	m	struct:__anon1353
bits_grp	include/opcode/bfin.h	/^  int bits_grp;$/;"	m	struct:__anon1354
bits_grp	include/opcode/bfin.h	/^  int bits_grp;$/;"	m	struct:__anon1358
bits_grp	include/opcode/bfin.h	/^  int bits_grp;$/;"	m	struct:__anon1361
bits_gs	include/opcode/bfin.h	/^  int bits_gs;$/;"	m	struct:__anon1368
bits_h00	include/opcode/bfin.h	/^  int bits_h00;$/;"	m	struct:__anon1337
bits_h01	include/opcode/bfin.h	/^  int bits_h01;$/;"	m	struct:__anon1337
bits_h10	include/opcode/bfin.h	/^  int bits_h10;$/;"	m	struct:__anon1337
bits_h11	include/opcode/bfin.h	/^  int bits_h11;$/;"	m	struct:__anon1337
bits_hword	include/opcode/bfin.h	/^  int bits_hword;$/;"	m	struct:__anon1361
bits_i	include/opcode/bfin.h	/^  int bits_i;$/;"	m	struct:__anon1345
bits_i	include/opcode/bfin.h	/^  int bits_i;$/;"	m	struct:__anon1370
bits_i	include/opcode/bfin.h	/^  int bits_i;$/;"	m	struct:__anon1371
bits_idx	include/opcode/bfin.h	/^  int bits_idx;$/;"	m	struct:__anon1346
bits_immag	include/opcode/bfin.h	/^  int bits_immag;$/;"	m	struct:__anon1340
bits_m	include/opcode/bfin.h	/^  int bits_m;$/;"	m	struct:__anon1345
bits_m	include/opcode/bfin.h	/^  int bits_m;$/;"	m	struct:__anon1370
bits_mmod	include/opcode/bfin.h	/^  int bits_mmod;$/;"	m	struct:__anon1337
bits_offset	include/opcode/bfin.h	/^  int bits_offset;$/;"	m	struct:__anon1341
bits_offset	include/opcode/bfin.h	/^  int bits_offset;$/;"	m	struct:__anon1343
bits_offset	include/opcode/bfin.h	/^  int bits_offset;$/;"	m	struct:__anon1344
bits_offset	include/opcode/bfin.h	/^  int bits_offset;$/;"	m	struct:__anon1349
bits_offset	include/opcode/bfin.h	/^  int bits_offset;$/;"	m	struct:__anon1350
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1343
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1356
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1362
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1367
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1369
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1370
bits_op	include/opcode/bfin.h	/^  int bits_op;$/;"	m	struct:__anon1371
bits_op0	include/opcode/bfin.h	/^  int bits_op0;$/;"	m	struct:__anon1337
bits_op1	include/opcode/bfin.h	/^  int bits_op1;$/;"	m	struct:__anon1337
bits_opc	include/opcode/bfin.h	/^  int bits_opc;$/;"	m	struct:__anon1347
bits_opc	include/opcode/bfin.h	/^  int bits_opc;$/;"	m	struct:__anon1348
bits_opc	include/opcode/bfin.h	/^  int bits_opc;$/;"	m	struct:__anon1363
bits_opc	include/opcode/bfin.h	/^  int bits_opc;$/;"	m	struct:__anon1364
bits_opc	include/opcode/bfin.h	/^  int bits_opc;$/;"	m	struct:__anon1366
bits_p	include/opcode/bfin.h	/^  int bits_p;$/;"	m	struct:__anon1357
bits_per_address	bfd/bfd-in2.h	/^  int bits_per_address;$/;"	m	struct:bfd_arch_info
bits_per_byte	bfd/bfd-in2.h	/^  int bits_per_byte;$/;"	m	struct:bfd_arch_info
bits_per_byte	gdb/dwarf2read.c	/^static int bits_per_byte = 8;$/;"	v	file:
bits_per_word	bfd/bfd-in2.h	/^  int bits_per_word;$/;"	m	struct:bfd_arch_info
bits_poprnd	include/opcode/bfin.h	/^  int bits_poprnd;$/;"	m	struct:__anon1351
bits_pr	include/opcode/bfin.h	/^  int bits_pr;$/;"	m	struct:__anon1357
bits_prgfunc	include/opcode/bfin.h	/^  int bits_prgfunc;$/;"	m	struct:__anon1351
bits_ptr	include/opcode/bfin.h	/^  int bits_ptr;$/;"	m	struct:__anon1341
bits_ptr	include/opcode/bfin.h	/^  int bits_ptr;$/;"	m	struct:__anon1342
bits_ptr	include/opcode/bfin.h	/^  int bits_ptr;$/;"	m	struct:__anon1343
bits_ptr	include/opcode/bfin.h	/^  int bits_ptr;$/;"	m	struct:__anon1346
bits_r	zlib/contrib/inflate86/inffast.S	/^#define bits_r     %bl$/;"	d
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1341
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1342
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1343
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1344
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1345
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1346
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1353
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1356
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1358
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1360
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1361
bits_reg	include/opcode/bfin.h	/^  int bits_reg;$/;"	m	struct:__anon1362
bits_regtest	include/opcode/bfin.h	/^  int bits_regtest;$/;"	m	struct:__anon1354
bits_rop	include/opcode/bfin.h	/^  int bits_rop;$/;"	m	struct:__anon1360
bits_s	include/opcode/bfin.h	/^  int bits_s;$/;"	m	struct:__anon1338
bits_s	include/opcode/bfin.h	/^  int bits_s;$/;"	m	struct:__anon1365
bits_sent	zlib/deflate.h	/^    ulg bits_sent;      \/* bit length of compressed data sent mod 2^32 *\/$/;"	m	struct:internal_state
bits_soffset	include/opcode/bfin.h	/^  int bits_soffset;$/;"	m	struct:__anon1360
bits_sop	include/opcode/bfin.h	/^  int bits_sop;$/;"	m	struct:__anon1339
bits_sop	include/opcode/bfin.h	/^  int bits_sop;$/;"	m	struct:__anon1340
bits_sopcde	include/opcode/bfin.h	/^  int bits_sopcde;$/;"	m	struct:__anon1339
bits_sopcde	include/opcode/bfin.h	/^  int bits_sopcde;$/;"	m	struct:__anon1340
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1347
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1348
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1363
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1365
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1368
bits_src	include/opcode/bfin.h	/^  int bits_src;$/;"	m	struct:__anon1369
bits_src0	include/opcode/bfin.h	/^  int bits_src0;$/;"	m	struct:__anon1337
bits_src0	include/opcode/bfin.h	/^  int bits_src0;$/;"	m	struct:__anon1338
bits_src0	include/opcode/bfin.h	/^  int bits_src0;$/;"	m	struct:__anon1339
bits_src0	include/opcode/bfin.h	/^  int bits_src0;$/;"	m	struct:__anon1364
bits_src1	include/opcode/bfin.h	/^  int bits_src1;$/;"	m	struct:__anon1337
bits_src1	include/opcode/bfin.h	/^  int bits_src1;$/;"	m	struct:__anon1338
bits_src1	include/opcode/bfin.h	/^  int bits_src1;$/;"	m	struct:__anon1339
bits_src1	include/opcode/bfin.h	/^  int bits_src1;$/;"	m	struct:__anon1340
bits_src1	include/opcode/bfin.h	/^  int bits_src1;$/;"	m	struct:__anon1364
bits_state	zlib/contrib/inflate86/inffast.S	/^#define bits_state     52  \/* state->bits *\/$/;"	d
bits_state	zlib/contrib/masmx86/inffas32.asm	/^bits_state	 equ	(48+4+zlib1222sup)	;\/* state->bits	*\/$/;"	d
bits_sz	include/opcode/bfin.h	/^  int bits_sz;$/;"	m	struct:__anon1341
bits_sz	include/opcode/bfin.h	/^  int bits_sz;$/;"	m	struct:__anon1342
bits_to_bytes	gdb/dwarf2loc.c	/^bits_to_bytes (ULONGEST start, ULONGEST n_bits)$/;"	f	file:
bits_to_skip	opcodes/ia64-gen.c	/^  int bits_to_skip;$/;"	m	struct:bittree	file:
bits_w0	include/opcode/bfin.h	/^  int bits_w0;$/;"	m	struct:__anon1337
bits_w1	include/opcode/bfin.h	/^  int bits_w1;$/;"	m	struct:__anon1337
bits_x	include/opcode/bfin.h	/^  int bits_x;$/;"	m	struct:__anon1338
bits_x	include/opcode/bfin.h	/^  int bits_x;$/;"	m	struct:__anon1366
bits_y	include/opcode/bfin.h	/^  int bits_y;$/;"	m	struct:__anon1366
bitset	include/opcode/cgen.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE bitset;$/;"	m	union:__anon1380
bitsize	bfd/bfd-in2.h	/^  unsigned int bitsize;$/;"	m	struct:reloc_howto_struct
bitsize	gdb/common/tdesc.h	/^  int bitsize;$/;"	m	struct:tdesc_reg
bitsize	gdb/gdbtypes.h	/^  unsigned int bitsize : 28;$/;"	m	struct:field
bitsize	gdb/value.c	/^  LONGEST bitsize = 0;$/;"	m	struct:value	file:
bitsize	include/opcode/cgen.h	/^  int bitsize;$/;"	m	struct:__anon1399
bitsize	opcodes/nds32-asm.h	/^  int bitsize;$/;"	m	struct:nds32_field
bitslong_r	zlib/contrib/inflate86/inffast.S	/^#define bitslong_r %ebp$/;"	d
bitslong_r	zlib/contrib/inflate86/inffast.S	/^#define bitslong_r %ebx$/;"	d
bittree	opcodes/aarch64-gen.c	/^struct bittree$/;"	s	file:
bittree	opcodes/ia64-gen.c	/^struct bittree$/;"	s	file:
bittree	opcodes/ia64-gen.c	/^} *bittree;$/;"	v	typeref:struct:bittree
bixor_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bixor_imm3_abs8:$/;"	l
bixor_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^bixor_imm3_reg8:$/;"	l
bkpt	gdb/testsuite/gdb.base/structs2.c	/^int bkpt;$/;"	v
bkpt_addr	include/vms/dst.h	/^  unsigned char bkpt_addr[4];$/;"	m	struct:vms_dst_prolog
bkpt_base_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops bkpt_base_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
bkpt_breakpoint_hit	gdb/breakpoint.c	/^bkpt_breakpoint_hit (const struct bp_location *bl,$/;"	f	file:
bkpt_breakpoint_ops	gdb/breakpoint.c	/^struct breakpoint_ops bkpt_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops
bkpt_create_breakpoints_sal	gdb/breakpoint.c	/^bkpt_create_breakpoints_sal (struct gdbarch *gdbarch,$/;"	f	file:
bkpt_create_sals_from_location	gdb/breakpoint.c	/^bkpt_create_sals_from_location (const struct event_location *location,$/;"	f	file:
bkpt_decode_location	gdb/breakpoint.c	/^bkpt_decode_location (struct breakpoint *b,$/;"	f	file:
bkpt_insert_location	gdb/breakpoint.c	/^bkpt_insert_location (struct bp_location *bl)$/;"	f	file:
bkpt_names	gdb/solib-svr4.c	/^static const char * const bkpt_names[] =$/;"	v	file:
bkpt_print_it	gdb/breakpoint.c	/^bkpt_print_it (bpstat bs)$/;"	f	file:
bkpt_print_mention	gdb/breakpoint.c	/^bkpt_print_mention (struct breakpoint *b)$/;"	f	file:
bkpt_print_recreate	gdb/breakpoint.c	/^bkpt_print_recreate (struct breakpoint *tp, struct ui_file *fp)$/;"	f	file:
bkpt_probe_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops bkpt_probe_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
bkpt_probe_create_sals_from_location	gdb/breakpoint.c	/^bkpt_probe_create_sals_from_location (const struct event_location *location,$/;"	f	file:
bkpt_probe_decode_location	gdb/breakpoint.c	/^bkpt_probe_decode_location (struct breakpoint *b,$/;"	f	file:
bkpt_probe_insert_location	gdb/breakpoint.c	/^bkpt_probe_insert_location (struct bp_location *bl)$/;"	f	file:
bkpt_probe_remove_location	gdb/breakpoint.c	/^bkpt_probe_remove_location (struct bp_location *bl,$/;"	f	file:
bkpt_re_set	gdb/breakpoint.c	/^bkpt_re_set (struct breakpoint *b)$/;"	f	file:
bkpt_remove_location	gdb/breakpoint.c	/^bkpt_remove_location (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
bkpt_resources_needed	gdb/breakpoint.c	/^bkpt_resources_needed (const struct bp_location *bl)$/;"	f	file:
bkpt_type	gdb/gdbserver/mem-break.c	/^enum bkpt_type$/;"	g	file:
bkscm_block_syms_progress_p	gdb/guile/scm-block.c	/^bkscm_block_syms_progress_p (SCM scm)$/;"	f	file:
bkscm_del_objfile_blocks	gdb/guile/scm-block.c	/^bkscm_del_objfile_blocks (struct objfile *objfile, void *datum)$/;"	f	file:
bkscm_eq_block_smob	gdb/guile/scm-block.c	/^bkscm_eq_block_smob (const void *ap, const void *bp)$/;"	f	file:
bkscm_free_block_smob	gdb/guile/scm-block.c	/^bkscm_free_block_smob (SCM self)$/;"	f	file:
bkscm_get_block_arg_unsafe	gdb/guile/scm-block.c	/^bkscm_get_block_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
bkscm_get_block_smob_arg_unsafe	gdb/guile/scm-block.c	/^bkscm_get_block_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
bkscm_get_valid_block	gdb/guile/scm-block.c	/^bkscm_get_valid_block (SCM scm, int arg_pos, const char *func_name, SCM *excp)$/;"	f	file:
bkscm_get_valid_block_smob_arg_unsafe	gdb/guile/scm-block.c	/^bkscm_get_valid_block_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
bkscm_hash_block_smob	gdb/guile/scm-block.c	/^bkscm_hash_block_smob (const void *p)$/;"	f	file:
bkscm_is_block	gdb/guile/scm-block.c	/^bkscm_is_block (SCM scm)$/;"	f	file:
bkscm_is_block_syms_progress	gdb/guile/scm-block.c	/^bkscm_is_block_syms_progress (SCM scm)$/;"	f	file:
bkscm_is_valid	gdb/guile/scm-block.c	/^bkscm_is_valid (block_smob *b_smob)$/;"	f	file:
bkscm_make_block_smob	gdb/guile/scm-block.c	/^bkscm_make_block_smob (void)$/;"	f	file:
bkscm_make_block_syms_progress_smob	gdb/guile/scm-block.c	/^bkscm_make_block_syms_progress_smob (void)$/;"	f	file:
bkscm_mark_block_invalid	gdb/guile/scm-block.c	/^bkscm_mark_block_invalid (void **slot, void *info)$/;"	f	file:
bkscm_next_symbol_x_proc	gdb/guile/scm-block.c	/^static SCM bkscm_next_symbol_x_proc;$/;"	v	file:
bkscm_objfile_block_map	gdb/guile/scm-block.c	/^bkscm_objfile_block_map (struct objfile *objfile)$/;"	f	file:
bkscm_objfile_data_key	gdb/guile/scm-block.c	/^static const struct objfile_data *bkscm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
bkscm_print_block_smob	gdb/guile/scm-block.c	/^bkscm_print_block_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
bkscm_print_block_syms_progress_smob	gdb/guile/scm-block.c	/^bkscm_print_block_syms_progress_smob (SCM self, SCM port,$/;"	f	file:
bkscm_scm_from_block	gdb/guile/scm-block.c	/^bkscm_scm_from_block (const struct block *block, struct objfile *objfile)$/;"	f
bkscm_scm_to_block	gdb/guile/scm-block.c	/^bkscm_scm_to_block (SCM block_scm, int arg_pos, const char *func_name,$/;"	f
bl	libiberty/safe-ctype.c	126;"	d	file:
bl	sim/aarch64/simulator.c	/^bl (sim_cpu *cpu, int32_t offset)$/;"	f	file:
bl_count	zlib/deflate.h	/^    ush bl_count[MAX_BITS+1];$/;"	m	struct:internal_state
bl_d_s25_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_d_s25_end:$/;"	l
bl_d_s25_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_d_s25_start:$/;"	l
bl_desc	zlib/deflate.h	/^    struct tree_desc_s bl_desc;              \/* desc. for bit length tree *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::tree_desc_s
bl_order	zlib/trees.c	/^local const uch bl_order[BL_CODES]$/;"	v
bl_reg	opcodes/i386-dis.c	/^  bl_reg,$/;"	e	enum:__anon42	file:
bl_s25_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_s25_end:$/;"	l
bl_s25_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_s25_start:$/;"	l
bl_s_s13_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_s_s13_end:$/;"	l
bl_s_s13_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bl_s_s13_start:$/;"	l
bl_to_blrl_insn_p	gdb/rs6000-tdep.c	/^bl_to_blrl_insn_p (CORE_ADDR pc, int insn, enum bfd_endian byte_order)$/;"	f	file:
bl_tree	zlib/deflate.h	/^    struct ct_data_s bl_tree[2*BL_CODES+1];  \/* Huffman tree for bit lengths *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::ct_data_s
blank_free_list	bfd/elf32-nds32.c	/^static nds32_elf_blank_t *blank_free_list = NULL;$/;"	v	file:
blap	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^int blap (Derived arg)$/;"	f
blast	zlib/contrib/blast/blast.c	/^int blast(blast_in infun, void *inhow, blast_out outfun, void *outhow,$/;"	f
blast_in	zlib/contrib/blast/blast.h	/^typedef unsigned (*blast_in)(void *how, unsigned char **buf);$/;"	t
blast_out	zlib/contrib/blast/blast.h	/^typedef int (*blast_out)(void *how, unsigned char *buf, unsigned len);$/;"	t
blcc_d_s21_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blcc_d_s21_end:$/;"	l
blcc_d_s21_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blcc_d_s21_start:$/;"	l
blcc_s21_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blcc_s21_end:$/;"	l
blcc_s21_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blcc_s21_start:$/;"	l
bld_b_imm_disp12_reg	sim/testsuite/sim/sh/bld.s	/^bld_b_imm_disp12_reg:$/;"	l
bld_bst_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^bld_bst_tests:$/;"	l
bld_imm3_abs16	sim/testsuite/sim/h8300/band.s	/^bld_imm3_abs16:$/;"	l
bld_imm3_abs32	sim/testsuite/sim/h8300/band.s	/^bld_imm3_abs32:$/;"	l
bld_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^bld_imm3_abs8:$/;"	l
bld_imm3_ind	sim/testsuite/sim/h8300/band.s	/^bld_imm3_ind:$/;"	l
bld_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^bld_imm3_reg8:$/;"	l
bld_imm_reg	sim/testsuite/sim/sh/bld.s	/^bld_imm_reg:$/;"	l
bldnot_b_imm_disp12_reg	sim/testsuite/sim/sh/bldnot.s	/^bldnot_b_imm_disp12_reg:$/;"	l
bldrev	include/coff/alpha.h	/^  unsigned char bldrev[2];	\/* ?? *\/$/;"	m	struct:external_aouthdr
ble	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
ble_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    ble_s_s7_end:$/;"	l
ble_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    ble_s_s7_start:$/;"	l
bled	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
blei	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
bleid	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
blip	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^int blip (Container arg)$/;"	f
blk	bfd/dwarf2.c	/^    struct dwarf_block *blk;$/;"	m	union:attribute::__anon1089	typeref:struct:attribute::__anon1089::dwarf_block	file:
blk	gdb/dwarf2read.c	/^	struct dwarf_block *blk;$/;"	m	union:attribute::__anon1827	typeref:struct:attribute::__anon1827::dwarf_block	file:
blk_off	bfd/vms-lib.c	/^  unsigned short blk_off;$/;"	m	struct:vms_lib_iovec	file:
blksize	gdb/sparc64-tdep.c	/^  unsigned long blksize;$/;"	m	struct:__anon1845	file:
blo_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blo_s_s7_end:$/;"	l
blo_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blo_s_s7_start:$/;"	l
bload	zlib/examples/gzjoin.c	/^local int bload(bin *in)$/;"	f
block	gdb/ada-exp.y	/^block   :       NAME COLONCOLON$/;"	l
block	gdb/ada-lang.c	/^  const struct block *block;$/;"	m	struct:cache_entry	typeref:struct:cache_entry::block	file:
block	gdb/arm-tdep.h	/^    } block;$/;"	m	union:arm_displaced_step_closure::__anon1653	typeref:struct:arm_displaced_step_closure::__anon1653::__anon1656
block	gdb/block.h	/^    const struct block *block;$/;"	m	union:block_iterator::__anon2093	typeref:struct:block_iterator::__anon2093::block
block	gdb/block.h	/^  struct block *block[1];$/;"	m	struct:blockvector	typeref:struct:blockvector::block
block	gdb/block.h	/^  struct block block;$/;"	m	struct:global_block	typeref:struct:global_block::block
block	gdb/block.h	/^struct block$/;"	s
block	gdb/buildsym.c	/^    struct block *block;$/;"	m	struct:pending_block	typeref:struct:pending_block::block	file:
block	gdb/c-exp.y	/^block	:	BLOCKNAME$/;"	l
block	gdb/c-exp.y	/^block	:	block COLONCOLON name$/;"	l
block	gdb/compile/compile-internal.h	/^  const struct block *block;$/;"	m	struct:compile_instance	typeref:struct:compile_instance::block
block	gdb/expression.h	/^    const struct block *block;$/;"	m	union:exp_element	typeref:struct:exp_element::block
block	gdb/guile/scm-block.c	/^  const struct block *block;$/;"	m	struct:_block_smob	typeref:struct:_block_smob::block	file:
block	gdb/m2-exp.y	/^block	:	fblock	$/;"	l
block	gdb/objfiles.c	/^  const struct block *block;$/;"	m	struct:static_link_htab_entry	typeref:struct:static_link_htab_entry::block	file:
block	gdb/p-exp.y	/^block	:	BLOCKNAME$/;"	l
block	gdb/p-exp.y	/^block	:	block COLONCOLON name$/;"	l
block	gdb/parser-defs.h	/^  const struct block *block () const$/;"	f	class:innermost_block_tracker
block	gdb/printcmd.c	/^    const struct block *block;$/;"	m	struct:display	typeref:struct:display::block	file:
block	gdb/python/py-block.c	/^  const struct block *block;$/;"	m	struct:__anon2084	typeref:struct:__anon2084::block	file:
block	gdb/python/py-block.c	/^  const struct block *block;$/;"	m	struct:blpy_block_object	typeref:struct:blpy_block_object::block	file:
block	gdb/symtab.h	/^    const struct block *block;$/;"	m	union:general_symbol_info::__anon1835	typeref:struct:general_symbol_info::__anon1835::block
block	gdb/symtab.h	/^  const struct block *block;$/;"	m	struct:block_symbol	typeref:struct:block_symbol::block
block	gdb/symtab.h	/^  int block;$/;"	m	struct:symbol_search
block	gdb/testsuite/gdb.guile/scm-frame.c	/^int block (void)$/;"	f
block	gdb/testsuite/gdb.python/py-frame.c	/^int block (void)$/;"	f
block	sim/mn10300/dv-mn103cpu.c	/^  struct mn103cpu_block block;$/;"	m	struct:mn103cpu	typeref:struct:mn103cpu::mn103cpu_block	file:
block	sim/mn10300/dv-mn103int.c	/^  struct mn103int_block block[NR_BLOCKS];$/;"	m	struct:mn103int	typeref:struct:mn103int::mn103int_block	file:
block	sim/mn10300/dv-mn103iop.c	/^  struct mn103iop_block block[NR_BLOCKS];$/;"	m	struct:mn103iop	typeref:struct:mn103iop::mn103iop_block	file:
block	sim/mn10300/dv-mn103ser.c	/^  struct mn103ser_block block;$/;"	m	struct:mn103ser	typeref:struct:mn103ser::mn103ser_block	file:
block	sim/mn10300/dv-mn103tim.c	/^  struct mn103tim_block block[NR_TIMER_BLOCKS];$/;"	m	struct:mn103tim	typeref:struct:mn103tim::mn103tim_block	file:
block	sim/ppc/hw_ide.c	/^  address_block block[nr_address_blocks];$/;"	m	struct:_address_decoder	file:
block0_is_bpb	sim/ppc/pk_disklabel.c	/^block0_is_bpb(const unsigned8 block[])$/;"	f	file:
block0_is_fdisk	sim/ppc/pk_disklabel.c	/^block0_is_fdisk(const unsigned8 block[])$/;"	f	file:
block0_is_mac_disk	sim/ppc/pk_disklabel.c	/^block0_is_mac_disk(const unsigned8 block[])$/;"	f	file:
block_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute block_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
block_boundaries	gdb/target-memory.c	/^block_boundaries (CORE_ADDR address, CORE_ADDR *begin, CORE_ADDR *end)$/;"	f	file:
block_child_signals	gdb/linux-nat.c	/^block_child_signals (sigset_t *prev_mask)$/;"	f	file:
block_containing_function	gdb/block.c	/^block_containing_function (const struct block *bl)$/;"	f
block_data_transfer_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^block_data_transfer_tests:$/;"	l
block_depth	gdb/symmisc.c	/^block_depth (struct block *block)$/;"	f	file:
block_done	zlib/deflate.c	/^    block_done,     \/* block flush performed *\/$/;"	e	enum:__anon982	file:
block_effective_page_index	sim/ppc/vm.c	/^  unsigned_word block_effective_page_index;$/;"	m	struct:_om_bat	file:
block_effective_page_index_mask	sim/ppc/vm.c	/^  unsigned_word block_effective_page_index_mask;$/;"	m	struct:_om_bat	file:
block_enum	gdb/defs.h	/^enum block_enum$/;"	g
block_find_non_opaque_type	gdb/block.c	/^block_find_non_opaque_type (struct symbol *sym, void *data)$/;"	f
block_find_non_opaque_type_preferred	gdb/block.c	/^block_find_non_opaque_type_preferred (struct symbol *sym, void *data)$/;"	f
block_find_symbol	gdb/block.c	/^block_find_symbol (const struct block *block, const char *name,$/;"	f
block_for_pc	gdb/block.c	/^block_for_pc (CORE_ADDR pc)$/;"	f
block_for_pc_sect	gdb/block.c	/^block_for_pc_sect (CORE_ADDR pc, struct obj_section *section)$/;"	f
block_func	gdb/dcache.c	/^typedef void (block_func) (struct dcache_block *block, void *param);$/;"	t	file:
block_func	gdb/testsuite/gdb.guile/scm-block.c	/^int block_func (void)$/;"	f
block_func	gdb/testsuite/gdb.python/py-block.c	/^int block_func (void)$/;"	f
block_functions	gdb/guile/scm-block.c	/^static const scheme_function block_functions[] =$/;"	v	file:
block_gdbarch	gdb/block.c	/^block_gdbarch (const struct block *block)$/;"	f
block_global_block	gdb/block.c	/^block_global_block (const struct block *block)$/;"	f
block_index	gdb/dwarf2read.c	/^  int block_index;$/;"	m	struct:dw2_symtab_iterator	file:
block_initialize_namespace	gdb/block.c	/^block_initialize_namespace (struct block *block, struct obstack *obstack)$/;"	f	file:
block_inlined_p	gdb/block.c	/^block_inlined_p (const struct block *bl)$/;"	f
block_innermost_frame	gdb/blockframe.c	/^block_innermost_frame (const struct block *block)$/;"	f
block_iter_match_first	gdb/block.c	/^block_iter_match_first (const struct block *block,$/;"	f
block_iter_match_next	gdb/block.c	/^block_iter_match_next (const lookup_name_info &name,$/;"	f
block_iter_match_step	gdb/block.c	/^block_iter_match_step (struct block_iterator *iterator,$/;"	f	file:
block_iterator	gdb/block.h	/^struct block_iterator$/;"	s
block_iterator_first	gdb/block.c	/^block_iterator_first (const struct block *block,$/;"	f
block_iterator_next	gdb/block.c	/^block_iterator_next (struct block_iterator *iterator)$/;"	f
block_iterator_object_methods	gdb/python/py-block.c	/^static PyMethodDef block_iterator_object_methods[] = {$/;"	v	file:
block_iterator_step	gdb/block.c	/^block_iterator_step (struct block_iterator *iterator, int first)$/;"	f	file:
block_keyword	gdb/guile/scm-frame.c	/^static SCM block_keyword;$/;"	v	file:
block_keyword	gdb/guile/scm-symbol.c	/^static SCM block_keyword;$/;"	v	file:
block_keyword	gdb/guile/scm-type.c	/^static SCM block_keyword;$/;"	v	file:
block_length_mask	sim/ppc/vm.c	/^  unsigned_word block_length_mask;$/;"	m	struct:_om_bat	file:
block_line_section	gdb/symtab.h	/^  int block_line_section;$/;"	m	struct:compunit_symtab
block_linkage_function	gdb/block.c	/^block_linkage_function (const struct block *bl)$/;"	f
block_list	intl/dcigettext.c	/^struct block_list$/;"	s	file:
block_lookup_symbol	gdb/block.c	/^block_lookup_symbol (const struct block *block, const char *name,$/;"	f
block_lookup_symbol_primary	gdb/block.c	/^block_lookup_symbol_primary (const struct block *block, const char *name,$/;"	f
block_object	gdb/python/py-block.c	/^} block_object;$/;"	t	typeref:struct:blpy_block_object	file:
block_object_getset	gdb/python/py-block.c	/^static gdb_PyGetSetDef block_object_getset[] = {$/;"	v	file:
block_object_methods	gdb/python/py-block.c	/^static PyMethodDef block_object_methods[] = {$/;"	v	file:
block_object_to_block	gdb/python/py-block.c	/^block_object_to_block (PyObject *obj)$/;"	f
block_object_type	gdb/python/py-block.c	/^PyTypeObject block_object_type = {$/;"	v
block_objfile	gdb/block.c	/^block_objfile (const struct block *block)$/;"	f
block_real_page_number	sim/ppc/vm.c	/^  unsigned_word block_real_page_number;$/;"	m	struct:_om_bat	file:
block_scope	gdb/block.c	/^block_scope (const struct block *block)$/;"	f
block_set_scope	gdb/block.c	/^block_set_scope (struct block *block, const char *scope,$/;"	f
block_set_using	gdb/block.c	/^block_set_using (struct block *block,$/;"	f
block_smob	gdb/guile/scm-block.c	/^} block_smob;$/;"	t	typeref:struct:_block_smob	file:
block_smob_name	gdb/guile/scm-block.c	/^static const char block_smob_name[] = "gdb:block";$/;"	v	file:
block_smob_tag	gdb/guile/scm-block.c	/^static scm_t_bits block_smob_tag;$/;"	v	file:
block_start	zlib/deflate.h	/^    long block_start;$/;"	m	struct:internal_state
block_starting_point_at	gdb/inline-frame.c	/^block_starting_point_at (CORE_ADDR pc, const struct block *block)$/;"	f	file:
block_state	zlib/deflate.c	/^} block_state;$/;"	t	typeref:enum:__anon982	file:
block_static_block	gdb/block.c	/^block_static_block (const struct block *block)$/;"	f
block_static_link	gdb/block.c	/^block_static_link (const struct block *block)$/;"	f
block_symbol	gdb/symtab.h	/^struct block_symbol$/;"	s
block_symbol_cache	gdb/symtab.c	/^struct block_symbol_cache$/;"	s	file:
block_symbol_matcher_ftype	gdb/block.h	/^typedef int (block_symbol_matcher_ftype) (struct symbol *, void *);$/;"	t
block_syms_iterator_object	gdb/python/py-block.c	/^} block_syms_iterator_object;$/;"	t	typeref:struct:__anon2084	file:
block_syms_iterator_object_type	gdb/python/py-block.c	/^PyTypeObject block_syms_iterator_object_type = {$/;"	v
block_syms_progress_smob	gdb/guile/scm-block.c	/^} block_syms_progress_smob;$/;"	t	typeref:struct:__anon1884	file:
block_syms_progress_smob_name	gdb/guile/scm-block.c	/^static const char block_syms_progress_smob_name[] = "gdb:block-symbols-iterator";$/;"	v	file:
block_syms_progress_smob_tag	gdb/guile/scm-block.c	/^static scm_t_bits block_syms_progress_smob_tag;$/;"	v	file:
block_to_block_object	gdb/python/py-block.c	/^block_to_block_object (const struct block *block, struct objfile *objfile)$/;"	f
block_type	gdb/mdebugread.c	/^enum block_type { FUNCTION_BLOCK, NON_FUNCTION_BLOCK };$/;"	g	file:
block_unblock_async_io	gdb/gdbserver/remote-utils.c	/^block_unblock_async_io (int block)$/;"	f	file:
block_using	gdb/block.c	/^block_using (const struct block *block)$/;"	f
blocka	sim/testsuite/sim/bfin/algnbug1.s	/^blocka:$/;"	l
blocka	sim/testsuite/sim/bfin/algnbug2.s	/^blocka:$/;"	l
blocked	sim/cris/sim-main.h	/^    char blocked;$/;"	m	struct:cris_thread_info::__anon738
blocked_mask	gdb/linux-nat.c	/^static sigset_t blocked_mask;$/;"	v	file:
blocked_suspendsave	sim/cris/sim-main.h	/^    char blocked_suspendsave;$/;"	m	struct:cris_thread_info::__anon738
blocks	gdb/common/btrace-common.h	/^  VEC (btrace_block_s) *blocks;$/;"	m	struct:btrace_data_bts
blocks	gdb/jit.c	/^  struct gdb_block *blocks;$/;"	m	struct:gdb_symtab	typeref:struct:gdb_symtab::gdb_block	file:
blocks	sim/common/dv-cfi.c	/^  unsigned blocks;$/;"	m	struct:cfi_erase_region	file:
blocksize	gdb/memattr.h	/^  int blocksize = -1;$/;"	m	struct:mem_attrib
blocktype	gdb/mdebugread.c	/^    int blocktype;$/;"	m	struct:parse_stack	file:
blockvector	gdb/block.h	/^struct blockvector$/;"	s
blockvector	gdb/symtab.h	/^  const struct blockvector *blockvector;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::blockvector
blockvector_contains_pc	gdb/block.c	/^blockvector_contains_pc (const struct blockvector *bv, CORE_ADDR pc)$/;"	f
blockvector_for_pc	gdb/block.c	/^blockvector_for_pc (CORE_ADDR pc, const struct block **pblock)$/;"	f
blockvector_for_pc_sect	gdb/block.c	/^blockvector_for_pc_sect (CORE_ADDR pc, struct obj_section *section,$/;"	f
blpy_block_object	gdb/python/py-block.c	/^typedef struct blpy_block_object {$/;"	s	file:
blpy_block_syms_dealloc	gdb/python/py-block.c	/^blpy_block_syms_dealloc (PyObject *obj)$/;"	f	file:
blpy_block_syms_iter	gdb/python/py-block.c	/^blpy_block_syms_iter (PyObject *self)$/;"	f	file:
blpy_block_syms_iternext	gdb/python/py-block.c	/^blpy_block_syms_iternext (PyObject *self)$/;"	f	file:
blpy_dealloc	gdb/python/py-block.c	/^blpy_dealloc (PyObject *obj)$/;"	f	file:
blpy_get_end	gdb/python/py-block.c	/^blpy_get_end (PyObject *self, void *closure)$/;"	f	file:
blpy_get_function	gdb/python/py-block.c	/^blpy_get_function (PyObject *self, void *closure)$/;"	f	file:
blpy_get_global_block	gdb/python/py-block.c	/^blpy_get_global_block (PyObject *self, void *closure)$/;"	f	file:
blpy_get_start	gdb/python/py-block.c	/^blpy_get_start (PyObject *self, void *closure)$/;"	f	file:
blpy_get_static_block	gdb/python/py-block.c	/^blpy_get_static_block (PyObject *self, void *closure)$/;"	f	file:
blpy_get_superblock	gdb/python/py-block.c	/^blpy_get_superblock (PyObject *self, void *closure)$/;"	f	file:
blpy_is_global	gdb/python/py-block.c	/^blpy_is_global (PyObject *self, void *closure)$/;"	f	file:
blpy_is_static	gdb/python/py-block.c	/^blpy_is_static (PyObject *self, void *closure)$/;"	f	file:
blpy_is_valid	gdb/python/py-block.c	/^blpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
blpy_iter	gdb/python/py-block.c	/^blpy_iter (PyObject *self)$/;"	f	file:
blpy_iter_is_valid	gdb/python/py-block.c	/^blpy_iter_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
blpy_objfile_data_key	gdb/python/py-block.c	/^static const struct objfile_data *blpy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
blr	sim/aarch64/simulator.c	/^blr (sim_cpu *cpu)$/;"	f	file:
bls_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bls_s_s7_end:$/;"	l
bls_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bls_s_s7_start:$/;"	l
blt	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
blt_s_s7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blt_s_s7_end:$/;"	l
blt_s_s7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    blt_s_s7_start:$/;"	l
bltd	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
blti	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
bltid	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
blue	gdb/testsuite/gdb.base/cvexpr.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2030	file:
blue	gdb/testsuite/gdb.base/exprs.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
blue	gdb/testsuite/gdb.base/frame-args.c	/^enum color { red, green, blue };$/;"	e	enum:color	file:
blue	gdb/testsuite/gdb.base/ptype.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2015	file:
blue	gdb/testsuite/gdb.base/setvar.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
blue	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef enum colors {red, green, blue} colors_typedef;$/;"	e	enum:colors	file:
blue	gdb/testsuite/gdb.base/whatis.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
blue	gdb/testsuite/gdb.cp/classes.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
blue	gdb/testsuite/gdb.cp/misc.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
blue1	gdb/testsuite/gdb.base/cvexpr.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
blue1	gdb/testsuite/gdb.base/ptype.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
bm	opcodes/s12z-dis.c	/^struct bm$/;"	s	file:
bm_decode	opcodes/s12z-dis.c	/^bm_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
bm_n_bytes	opcodes/s12z-dis.c	/^bm_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
bm_rel_decode	opcodes/s12z-dis.c	/^bm_rel_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
bm_rel_n_bytes	opcodes/s12z-dis.c	/^bm_rel_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
bm_table	opcodes/s12z-dis.c	/^static const  struct bm bm_table[] = {$/;"	v	typeref:struct:bm	file:
bmmap	bfd/libbfd.h	/^  void *(*bmmap) (struct bfd *abfd, void *addr, bfd_size_type len,$/;"	m	struct:bfd_iovec
bmw	gdb/testsuite/gdb.base/cvexpr.c	/^enum cars {bmw, porsche} sportscar;$/;"	e	enum:cars	file:
bmw	gdb/testsuite/gdb.base/ptype.c	/^enum cars {bmw, porsche} sportscar;$/;"	e	enum:cars	file:
bnd0_regnum	gdb/i386-tdep.h	/^  int bnd0_regnum;$/;"	m	struct:gdbarch_tdep
bnd0r_regnum	gdb/i386-tdep.h	/^  int bnd0r_regnum;$/;"	m	struct:gdbarch_tdep
bnd_mode	opcodes/i386-dis.c	/^  bnd_mode,$/;"	e	enum:__anon42	file:
bnd_swap_mode	opcodes/i386-dis.c	/^  bnd_swap_mode,$/;"	e	enum:__anon42	file:
bndcfgu_regnum	gdb/i386-tdep.h	/^  int bndcfgu_regnum;$/;"	m	struct:gdbarch_tdep
bndplt	include/bfdlink.h	/^  unsigned int bndplt: 1;$/;"	m	struct:bfd_link_info
bndprefixok	opcodes/i386-opc.h	/^  unsigned int bndprefixok:1;$/;"	m	struct:i386_opcode_modifier
bne	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
bne_opcode	gdb/alpha-tdep.c	/^static const int bne_opcode = 0x3d;$/;"	v	file:
bne_s_s10_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bne_s_s10_end:$/;"	l
bne_s_s10_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    bne_s_s10_start:$/;"	l
bned	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
bnei	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
bneid	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
bnot_btst_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^bnot_btst_tests:$/;"	l
bnot_imm3_abs8	sim/testsuite/sim/h8300/biand.s	/^bnot_imm3_abs8:$/;"	l
bnot_imm3_reg8	sim/testsuite/sim/h8300/biand.s	/^bnot_imm3_reg8:$/;"	l
bnum	sim/erc32/erc32.c	/^static int32    bnum, bind = 0;$/;"	v	file:
board	sim/bfin/sim-main.h	/^  struct bfin_board_data board;$/;"	m	struct:sim_state	typeref:struct:sim_state::bfin_board_data
board	sim/mips/interp.c	/^static char* board = NULL;$/;"	v	file:
board	sim/mn10300/interp.c	/^static char* board = NULL;$/;"	v	file:
body	gdb/xml-support.c	/^  std::string body;$/;"	m	struct:scope_level	file:
body_elsewhere	gdb/testsuite/gdb.linespec/lspec.cc	/^int body_elsewhere()$/;"	f
body_list_0	gdb/cli/cli-script.h	/^  counted_command_line body_list_0;$/;"	m	struct:command_line
body_list_1	gdb/cli/cli-script.h	/^  counted_command_line body_list_1;$/;"	m	struct:command_line
body_text	gdb/xml-support.c	/^gdb_xml_parser::body_text (const XML_Char *text, int length)$/;"	f	class:gdb_xml_parser
bookmark	gdb/reverse.c	/^struct bookmark {$/;"	s	file:
bookmark_1	gdb/reverse.c	/^bookmark_1 (int bnum)$/;"	f	file:
bookmark_chain	gdb/reverse.c	/^static struct bookmark *bookmark_chain;$/;"	v	typeref:struct:bookmark	file:
bookmark_count	gdb/reverse.c	/^static int bookmark_count;$/;"	v	file:
bool	gdb/gnulib/import/stdbool.in.h	118;"	d
bool	gdb/gnulib/import/stdbool.in.h	71;"	d
bool	gdb/testsuite/gdb.base/ovlymgr.h	/^typedef enum { FALSE, TRUE } bool;$/;"	t	typeref:enum:__anon1965
bool	intl/relocatable.c	59;"	d	file:
bool	intl/relocatable.c	62;"	d	file:
bool_	include/opcode/cgen.h	/^  unsigned int bool_;$/;"	m	struct:__anon1381
bool_attr	opcodes/epiphany-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/fr30-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/frv-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/ip2k-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/iq2000-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/lm32-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/m32c-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/m32r-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/mep-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/mt-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/or1k-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/xc16x-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	opcodes/xstormy16-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	sim/cris/cris-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_attr	sim/sh64/sh-desc.c	/^static const CGEN_ATTR_ENTRY bool_attr[] =$/;"	v	file:
bool_to_int	readline/bind.c	/^bool_to_int (value)$/;"	f	file:
bool_type_default	gdb/language.h	/^  struct type *bool_type_default;$/;"	m	struct:language_arch_info	typeref:struct:language_arch_info::type
bool_type_symbol	gdb/language.h	/^  const char *bool_type_symbol;$/;"	m	struct:language_arch_info
boolean	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	t	typeref:enum:__anon2032	file:
boolean	gdb/testsuite/gdb.base/ptype.c	/^typedef enum {FALSE, TRUE} boolean;$/;"	t	typeref:enum:__anon2017	file:
boolean	libiberty/regex.c	/^typedef char boolean;$/;"	t	file:
boolean2	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	t	typeref:enum:bvals	file:
boolean2	gdb/testsuite/gdb.base/ptype.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	t	typeref:enum:bvals	file:
boolean_constant	sim/igen/gen.h	/^  unsigned boolean_constant;$/;"	m	struct:_opcode_field
boolean_constant	sim/ppc/ld-insn.h	/^  unsigned boolean_constant;$/;"	m	struct:_opcode_field
boolean_property	sim/common/hw-properties.h	/^  boolean_property,$/;"	e	enum:__anon639
boolean_property	sim/ppc/device.h	/^  boolean_property,$/;"	e	enum:__anon973
boolean_rule	sim/igen/ld-decode.h	/^  boolean_rule,$/;"	e	enum:__anon580
boolean_rule	sim/ppc/ld-decode.h	/^  boolean_rule,$/;"	e	enum:__anon950
boolean_varlist	readline/bind.c	/^} boolean_varlist [] = {$/;"	v	typeref:struct:__anon2102	file:
boolfield	gdb/testsuite/gdb.compile/compile.c	/^  _Bool boolfield;$/;"	m	struct:struct_type	file:
boot_guile_support	gdb/guile/guile.c	/^boot_guile_support (void *boot_scm_file)$/;"	f	file:
boot_init	sim/erc32/erc32.c	/^boot_init (void)$/;"	f
boot_scm_filename	gdb/guile/guile.c	/^static const char boot_scm_filename[] = "boot.scm";$/;"	v	file:
bootstrap_python_frame_filters	gdb/python/py-framefilter.c	/^bootstrap_python_frame_filters (struct frame_info *frame,$/;"	f	file:
bopen	zlib/examples/gzjoin.c	/^local bin *bopen(char *name)$/;"	f
bor_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^bor_imm3_abs8:$/;"	l
bor_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^bor_imm3_reg8:$/;"	l
both_direction	bfd/bfd-in2.h	/^    both_direction = 3$/;"	e	enum:bfd_direction
both_values_and_icache	sim/igen/gen-icache.h	/^  both_values_and_icache = 0x3,$/;"	e	enum:__anon561
both_values_and_icache	sim/ppc/gen-icache.h	/^  both_values_and_icache = 0x3,$/;"	e	enum:__anon918
bottom	sim/bfin/dv-bfin_trace.c	/^  int top, bottom;$/;"	m	struct:bfin_trace	file:
bottom-func	gdb/testsuite/gdb.guile/scm-error-2.scm	/^(define (bottom-func x)$/;"	f
bottom_func	gdb/testsuite/gdb.python/py-caller-is.c	/^bottom_func (void)$/;"	f	file:
boulder	gdb/testsuite/gdb.cp/anon-union.cc	/^    unsigned int boulder;$/;"	m	union:Foo::__anon1921	file:
bounce_hw_event	sim/common/hw-events.c	/^bounce_hw_event (SIM_DESC sd,$/;"	f	file:
bound	sim/common/sim-core.h	/^  unsigned_word bound;$/;"	m	struct:_sim_core_mapping
bound	sim/mn10300/dv-mn103cpu.c	/^  unsigned_word bound;$/;"	m	struct:mn103cpu_block	file:
bound	sim/mn10300/dv-mn103int.c	/^  unsigned_word bound;$/;"	m	struct:mn103int_block	file:
bound	sim/mn10300/dv-mn103iop.c	/^  unsigned_word bound;$/;"	m	struct:mn103iop_block	file:
bound	sim/mn10300/dv-mn103ser.c	/^  unsigned_word bound;$/;"	m	struct:mn103ser_block	file:
bound	sim/mn10300/dv-mn103tim.c	/^  unsigned_word bound;$/;"	m	struct:mn103tim_block	file:
bound	sim/ppc/corefile.c	/^  unsigned_word bound;$/;"	m	struct:_core_mapping	file:
bound_addr	sim/ppc/hw_ide.c	/^  unsigned_word bound_addr;$/;"	m	struct:_address_block	file:
bound_minimal_symbol	gdb/minsyms.h	/^struct bound_minimal_symbol$/;"	s
bound_minimal_symbol_d	gdb/linespec.c	/^DEF_VEC_O (bound_minimal_symbol_d);$/;"	v
bound_minimal_symbol_d	gdb/linespec.c	/^typedef struct bound_minimal_symbol bound_minimal_symbol_d;$/;"	t	typeref:struct:bound_minimal_symbol	file:
bound_name	gdb/ada-lang.c	/^static const char *bound_name[] = {$/;"	v	file:
bound_probe	gdb/probe.h	/^  bound_probe ()$/;"	f	struct:bound_probe
bound_probe	gdb/probe.h	/^  bound_probe (probe *probe_, struct objfile *objfile_)$/;"	f	struct:bound_probe
bound_probe	gdb/probe.h	/^struct bound_probe$/;"	s
bounds	gdb/gdbtypes.h	/^    struct range_bounds *bounds;$/;"	m	union:main_type::__anon1770	typeref:struct:main_type::__anon1770::range_bounds
bounds	gdb/testsuite/gdb.dwarf2/data-loc.c	/^  int *bounds;$/;"	m	struct:fat_pointer	file:
bounds_img	gdb/gdb-gdb.py	/^    def bounds_img(self):$/;"	m	class:StructMainTypePrettyPrinter
bowler	gdb/testsuite/gdb.base/sigbpt.c	/^bowler (void)$/;"	f
bowler	gdb/testsuite/gdb.base/signest.c	/^bowler (void)$/;"	f
bowler	gdb/testsuite/gdb.base/signull.c	/^bowler (void)$/;"	f
box_win	gdb/tui/tui-wingeneral.c	/^box_win (struct tui_gen_win_info *win_info, $/;"	f	file:
bp	gdb/breakpoint.c	/^  bp,$/;"	e	enum:extract_bp_kind	file:
bp	gdb/guile/scm-breakpoint.c	/^  struct breakpoint *bp;$/;"	m	struct:gdbscm_breakpoint_object	typeref:struct:gdbscm_breakpoint_object::breakpoint	file:
bp	gdb/python/python-internal.h	/^  struct breakpoint *bp;$/;"	m	struct:gdbpy_breakpoint_object	typeref:struct:gdbpy_breakpoint_object::breakpoint
bp	gdb/testsuite/gdb.python/py-breakpoint-create-fail.py	/^    bp = MyBP('does_not_exist', gdb.BP_WATCHPOINT)$/;"	v
bp1	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^bp1 (int value)$/;"	f
bp2	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^bp2 (int value)$/;"	f
bp_access_watchpoint	gdb/breakpoint.h	/^    bp_access_watchpoint,	\/* access watchpoint, (hardware assisted) *\/$/;"	e	enum:bptype
bp_breakpoint	gdb/breakpoint.h	/^    bp_breakpoint,		\/* Normal breakpoint *\/$/;"	e	enum:bptype
bp_call_disabled	gdb/breakpoint.h	/^    bp_call_disabled,	 \/* The eventpoint has been disabled while a$/;"	e	enum:enable_state
bp_call_dummy	gdb/breakpoint.h	/^    bp_call_dummy,$/;"	e	enum:bptype
bp_catchpoint	gdb/breakpoint.h	/^    bp_catchpoint,$/;"	e	enum:bptype
bp_condition_evaluator	gdb/breakpoint.c	/^bp_condition_evaluator (struct breakpoint *b)$/;"	f	file:
bp_count	gdb/arm-linux-nat.c	/^  gdb_byte bp_count;$/;"	m	struct:arm_linux_hwbp_cap	file:
bp_count	gdb/gdbserver/linux-arm-low.c	/^  unsigned char bp_count;$/;"	m	struct:__anon1851	file:
bp_disabled	gdb/breakpoint.h	/^    bp_disabled,	 \/* The eventpoint is inactive, and cannot$/;"	e	enum:enable_state
bp_dprintf	gdb/breakpoint.h	/^    bp_dprintf,$/;"	e	enum:bptype
bp_enabled	gdb/breakpoint.h	/^    bp_enabled,		 \/* The eventpoint is active, and can$/;"	e	enum:enable_state
bp_exception	gdb/breakpoint.h	/^    bp_exception,$/;"	e	enum:bptype
bp_exception_master	gdb/breakpoint.h	/^    bp_exception_master,$/;"	e	enum:bptype
bp_exception_resume	gdb/breakpoint.h	/^    bp_exception_resume,$/;"	e	enum:bptype
bp_fast_tracepoint	gdb/breakpoint.h	/^    bp_fast_tracepoint,$/;"	e	enum:bptype
bp_finish	gdb/breakpoint.h	/^    bp_finish,			\/* used by finish command *\/$/;"	e	enum:bptype
bp_from_kind	gdb/arch-utils.h	/^  bp_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	struct:bp_manipulation
bp_from_kind	gdb/arch-utils.h	/^  bp_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	struct:bp_manipulation_endian
bp_gnu_ifunc_resolver	gdb/breakpoint.h	/^    bp_gnu_ifunc_resolver,$/;"	e	enum:bptype
bp_gnu_ifunc_resolver_return	gdb/breakpoint.h	/^    bp_gnu_ifunc_resolver_return,$/;"	e	enum:bptype
bp_hardware_breakpoint	gdb/breakpoint.h	/^    bp_hardware_breakpoint,	\/* Hardware assisted breakpoint *\/$/;"	e	enum:bptype
bp_hardware_watchpoint	gdb/breakpoint.h	/^    bp_hardware_watchpoint,	\/* Hardware assisted watchpoint *\/$/;"	e	enum:bptype
bp_hp_step_resume	gdb/breakpoint.h	/^    bp_hp_step_resume,$/;"	e	enum:bptype
bp_jit_event	gdb/breakpoint.h	/^    bp_jit_event,$/;"	e	enum:bptype
bp_loc_hardware_breakpoint	gdb/breakpoint.h	/^  bp_loc_hardware_breakpoint,$/;"	e	enum:bp_loc_type
bp_loc_hardware_watchpoint	gdb/breakpoint.h	/^  bp_loc_hardware_watchpoint,$/;"	e	enum:bp_loc_type
bp_loc_is_permanent	gdb/breakpoint.c	/^bp_loc_is_permanent (struct bp_location *loc)$/;"	f	file:
bp_loc_other	gdb/breakpoint.h	/^  bp_loc_other			\/* Miscellaneous...  *\/$/;"	e	enum:bp_loc_type
bp_loc_software_breakpoint	gdb/breakpoint.h	/^  bp_loc_software_breakpoint,$/;"	e	enum:bp_loc_type
bp_loc_type	gdb/breakpoint.h	/^enum bp_loc_type$/;"	g
bp_location	gdb/breakpoint.c	/^bp_location::bp_location (const bp_location_ops *ops, breakpoint *owner)$/;"	f	class:bp_location
bp_location	gdb/breakpoint.h	/^class bp_location$/;"	c
bp_location_at	gdb/breakpoint.h	/^    struct bp_location *bp_location_at;$/;"	m	struct:bpstats	typeref:struct:bpstats::bp_location
bp_location_condition_evaluator	gdb/breakpoint.c	/^bp_location_condition_evaluator (struct bp_location *bl)$/;"	f	file:
bp_location_dtor	gdb/breakpoint.c	/^bp_location_dtor (struct bp_location *self)$/;"	f	file:
bp_location_has_shadow	gdb/breakpoint.c	/^bp_location_has_shadow (struct bp_location *bl)$/;"	f	file:
bp_location_inserted_here_p	gdb/breakpoint.c	/^bp_location_inserted_here_p (struct bp_location *bl,$/;"	f	file:
bp_location_ops	gdb/breakpoint.c	/^static const struct bp_location_ops bp_location_ops =$/;"	v	typeref:struct:bp_location_ops	file:
bp_location_ops	gdb/breakpoint.h	/^struct bp_location_ops$/;"	s
bp_location_p	gdb/breakpoint.h	/^DEF_VEC_P(bp_location_p);$/;"	v
bp_location_p	gdb/breakpoint.h	/^typedef struct bp_location *bp_location_p;$/;"	t	typeref:struct:bp_location
bp_locations	gdb/breakpoint.c	/^static struct bp_location **bp_locations;$/;"	v	typeref:struct:bp_location	file:
bp_locations_compare	gdb/breakpoint.c	/^bp_locations_compare (const void *ap, const void *bp)$/;"	f	file:
bp_locations_compare_addrs	gdb/breakpoint.c	/^bp_locations_compare_addrs (const void *ap, const void *bp)$/;"	f	file:
bp_locations_count	gdb/breakpoint.c	/^static unsigned bp_locations_count;$/;"	v	file:
bp_locations_placed_address_before_address_max	gdb/breakpoint.c	/^static CORE_ADDR bp_locations_placed_address_before_address_max;$/;"	v	file:
bp_locations_shadow_len_after_address_max	gdb/breakpoint.c	/^static CORE_ADDR bp_locations_shadow_len_after_address_max;$/;"	v	file:
bp_locations_target_extensions_update	gdb/breakpoint.c	/^bp_locations_target_extensions_update (void)$/;"	f	file:
bp_longjmp	gdb/breakpoint.h	/^    bp_longjmp,			\/* secret breakpoint to find longjmp() *\/$/;"	e	enum:bptype
bp_longjmp_call_dummy	gdb/breakpoint.h	/^    bp_longjmp_call_dummy,$/;"	e	enum:bptype
bp_longjmp_master	gdb/breakpoint.h	/^    bp_longjmp_master,$/;"	e	enum:bptype
bp_longjmp_resume	gdb/breakpoint.h	/^    bp_longjmp_resume,		\/* secret breakpoint to escape longjmp() *\/$/;"	e	enum:bptype
bp_manipulation	gdb/arch-utils.h	/^struct bp_manipulation$/;"	s
bp_manipulation_endian	gdb/arch-utils.h	/^struct bp_manipulation_endian$/;"	s
bp_none	gdb/breakpoint.h	/^    bp_none = 0,		\/* Eventpoint has been deleted *\/$/;"	e	enum:bptype
bp_opcode	gdb/gdbserver/mem-break.c	/^bp_opcode (struct raw_breakpoint *bp)$/;"	f	file:
bp_overlay_event	gdb/breakpoint.h	/^    bp_overlay_event, $/;"	e	enum:bptype
bp_print_how	gdb/breakpoint.h	/^enum bp_print_how$/;"	g
bp_read_watchpoint	gdb/breakpoint.h	/^    bp_read_watchpoint,		\/* read watchpoint, (hardware assisted) *\/$/;"	e	enum:bptype
bp_reg	opcodes/i386-dis.c	/^  bp_reg,$/;"	e	enum:__anon42	file:
bp_reinsert	gdb/gdbserver/linux-low.h	/^  CORE_ADDR bp_reinsert;$/;"	m	struct:lwp_info
bp_shlib_event	gdb/breakpoint.h	/^    bp_shlib_event,$/;"	e	enum:bptype
bp_single_step	gdb/breakpoint.h	/^    bp_single_step,		\/* Software single-step *\/$/;"	e	enum:bptype
bp_size	gdb/gdbserver/mem-break.c	/^bp_size (struct raw_breakpoint *bp)$/;"	f	file:
bp_static_tracepoint	gdb/breakpoint.h	/^    bp_static_tracepoint,$/;"	e	enum:bptype
bp_std_terminate	gdb/breakpoint.h	/^    bp_std_terminate,$/;"	e	enum:bptype
bp_std_terminate_master	gdb/breakpoint.h	/^    bp_std_terminate_master,$/;"	e	enum:bptype
bp_step_resume	gdb/breakpoint.h	/^    bp_step_resume,$/;"	e	enum:bptype
bp_target_info	gdb/breakpoint.h	/^struct bp_target_info$/;"	s
bp_thread_event	gdb/breakpoint.h	/^    bp_thread_event,$/;"	e	enum:bptype
bp_tracepoint	gdb/breakpoint.h	/^    bp_tracepoint,$/;"	e	enum:bptype
bp_type	gdb/mi/mi-cmd-break.c	/^enum bp_type$/;"	g	file:
bp_until	gdb/breakpoint.h	/^    bp_until,			\/* used by until command *\/$/;"	e	enum:bptype
bp_watchpoint	gdb/breakpoint.h	/^    bp_watchpoint,		\/* Watchpoint *\/$/;"	e	enum:bptype
bp_watchpoint_scope	gdb/breakpoint.h	/^    bp_watchpoint_scope,$/;"	e	enum:bptype
bpc	sim/rx/cpu.h	104;"	d
bpdisp	gdb/breakpoint.h	/^enum bpdisp$/;"	g
bpdisp_text	gdb/breakpoint.c	/^bpdisp_text (enum bpdisp disp)$/;"	f
bpfinishpy_dealloc	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_dealloc (PyObject *self)$/;"	f	file:
bpfinishpy_detect_out_scope_cb	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_detect_out_scope_cb (struct breakpoint *b, void *args)$/;"	f	file:
bpfinishpy_get_returnvalue	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_get_returnvalue (PyObject *self, void *closure)$/;"	f	file:
bpfinishpy_handle_exit	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_handle_exit (struct inferior *inf)$/;"	f	file:
bpfinishpy_handle_stop	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_handle_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
bpfinishpy_init	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_init (PyObject *self, PyObject *args, PyObject *kwargs)$/;"	f	file:
bpfinishpy_out_of_scope	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_out_of_scope (struct finish_breakpoint_object *bpfinish_obj)$/;"	f	file:
bpfinishpy_post_stop_hook	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_post_stop_hook (struct gdbpy_breakpoint_object *bp_obj)$/;"	f
bpfinishpy_pre_stop_hook	gdb/python/py-finishbreakpoint.c	/^bpfinishpy_pre_stop_hook (struct gdbpy_breakpoint_object *bp_obj)$/;"	f
bphit	sim/erc32/sis.h	/^    uint32          bphit;$/;"	m	struct:pstate
bpo	bfd/elf64-mmix.c	/^  } bpo;$/;"	m	struct:_mmix_elf_section_data	typeref:union:_mmix_elf_section_data::__anon1154	file:
bpo_greg_section	bfd/elf64-mmix.c	/^    asection *bpo_greg_section;$/;"	m	struct:bpo_reloc_section_info	file:
bpo_greg_section_info	bfd/elf64-mmix.c	/^struct bpo_greg_section_info$/;"	s	file:
bpo_index	bfd/elf64-mmix.c	/^    size_t bpo_index;$/;"	m	struct:bpo_reloc_section_info	file:
bpo_reloc_indexes	bfd/elf64-mmix.c	/^    size_t *bpo_reloc_indexes;$/;"	m	struct:bpo_greg_section_info	file:
bpo_reloc_no	bfd/elf64-mmix.c	/^    size_t bpo_reloc_no;$/;"	m	struct:bpo_reloc_request	file:
bpo_reloc_request	bfd/elf64-mmix.c	/^struct bpo_reloc_request$/;"	s	file:
bpo_reloc_request_sort_fn	bfd/elf64-mmix.c	/^bpo_reloc_request_sort_fn (const void * p1, const void * p2)$/;"	f	file:
bpo_reloc_section_info	bfd/elf64-mmix.c	/^struct bpo_reloc_section_info$/;"	s	file:
bppy_delete_breakpoint	gdb/python/py-breakpoint.c	/^bppy_delete_breakpoint (PyObject *self, PyObject *args)$/;"	f	file:
bppy_get_commands	gdb/python/py-breakpoint.c	/^bppy_get_commands (PyObject *self, void *closure)$/;"	f	file:
bppy_get_condition	gdb/python/py-breakpoint.c	/^bppy_get_condition (PyObject *self, void *closure)$/;"	f	file:
bppy_get_enabled	gdb/python/py-breakpoint.c	/^bppy_get_enabled (PyObject *self, void *closure)$/;"	f	file:
bppy_get_expression	gdb/python/py-breakpoint.c	/^bppy_get_expression (PyObject *self, void *closure)$/;"	f	file:
bppy_get_hit_count	gdb/python/py-breakpoint.c	/^bppy_get_hit_count (PyObject *self, void *closure)$/;"	f	file:
bppy_get_ignore_count	gdb/python/py-breakpoint.c	/^bppy_get_ignore_count (PyObject *self, void *closure)$/;"	f	file:
bppy_get_location	gdb/python/py-breakpoint.c	/^bppy_get_location (PyObject *self, void *closure)$/;"	f	file:
bppy_get_number	gdb/python/py-breakpoint.c	/^bppy_get_number (PyObject *self, void *closure)$/;"	f	file:
bppy_get_pending	gdb/python/py-breakpoint.c	/^bppy_get_pending (PyObject *self, void *closure)$/;"	f	file:
bppy_get_silent	gdb/python/py-breakpoint.c	/^bppy_get_silent (PyObject *self, void *closure)$/;"	f	file:
bppy_get_task	gdb/python/py-breakpoint.c	/^bppy_get_task (PyObject *self, void *closure)$/;"	f	file:
bppy_get_temporary	gdb/python/py-breakpoint.c	/^bppy_get_temporary (PyObject *self, void *closure)$/;"	f	file:
bppy_get_thread	gdb/python/py-breakpoint.c	/^bppy_get_thread (PyObject *self, void *closure)$/;"	f	file:
bppy_get_type	gdb/python/py-breakpoint.c	/^bppy_get_type (PyObject *self, void *closure)$/;"	f	file:
bppy_get_visibility	gdb/python/py-breakpoint.c	/^bppy_get_visibility (PyObject *self, void *closure)$/;"	f	file:
bppy_init	gdb/python/py-breakpoint.c	/^bppy_init (PyObject *self, PyObject *args, PyObject *kwargs)$/;"	f	file:
bppy_init_validate_args	gdb/python/py-breakpoint.c	/^bppy_init_validate_args (const char *spec, char *source,$/;"	f	file:
bppy_is_valid	gdb/python/py-breakpoint.c	/^bppy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
bppy_live	gdb/python/py-breakpoint.c	/^static int bppy_live;$/;"	v	file:
bppy_pending_object	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_object *bppy_pending_object;$/;"	v
bppy_set_commands	gdb/python/py-breakpoint.c	/^bppy_set_commands (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_condition	gdb/python/py-breakpoint.c	/^bppy_set_condition (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_enabled	gdb/python/py-breakpoint.c	/^bppy_set_enabled (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_hit_count	gdb/python/py-breakpoint.c	/^bppy_set_hit_count (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_ignore_count	gdb/python/py-breakpoint.c	/^bppy_set_ignore_count (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_silent	gdb/python/py-breakpoint.c	/^bppy_set_silent (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_task	gdb/python/py-breakpoint.c	/^bppy_set_task (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bppy_set_thread	gdb/python/py-breakpoint.c	/^bppy_set_thread (PyObject *self, PyObject *newvalue, void *closure)$/;"	f	file:
bpscm_attach_scm_to_breakpoint	gdb/guile/scm-breakpoint.c	/^bpscm_attach_scm_to_breakpoint (struct breakpoint *bp, SCM containing_scm)$/;"	f	file:
bpscm_breakpoint_created	gdb/guile/scm-breakpoint.c	/^bpscm_breakpoint_created (struct breakpoint *bp)$/;"	f	file:
bpscm_breakpoint_deleted	gdb/guile/scm-breakpoint.c	/^bpscm_breakpoint_deleted (struct breakpoint *b)$/;"	f	file:
bpscm_build_bp_list	gdb/guile/scm-breakpoint.c	/^bpscm_build_bp_list (struct breakpoint *bp, void *arg)$/;"	f	file:
bpscm_enable_state_to_string	gdb/guile/scm-breakpoint.c	/^bpscm_enable_state_to_string (enum enable_state enable_state)$/;"	f	file:
bpscm_free_breakpoint_smob	gdb/guile/scm-breakpoint.c	/^bpscm_free_breakpoint_smob (SCM self)$/;"	f	file:
bpscm_get_breakpoint_arg_unsafe	gdb/guile/scm-breakpoint.c	/^bpscm_get_breakpoint_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
bpscm_get_breakpoint_smob_arg_unsafe	gdb/guile/scm-breakpoint.c	/^bpscm_get_breakpoint_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
bpscm_get_valid_breakpoint_smob_arg_unsafe	gdb/guile/scm-breakpoint.c	/^bpscm_get_valid_breakpoint_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
bpscm_is_breakpoint	gdb/guile/scm-breakpoint.c	/^bpscm_is_breakpoint (SCM scm)$/;"	f	file:
bpscm_is_valid	gdb/guile/scm-breakpoint.c	/^bpscm_is_valid (breakpoint_smob *bp_smob)$/;"	f	file:
bpscm_make_breakpoint_smob	gdb/guile/scm-breakpoint.c	/^bpscm_make_breakpoint_smob (void)$/;"	f	file:
bpscm_print_breakpoint_smob	gdb/guile/scm-breakpoint.c	/^bpscm_print_breakpoint_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
bpscm_type_to_string	gdb/guile/scm-breakpoint.c	/^bpscm_type_to_string (enum bptype type)$/;"	f	file:
bpscm_want_scm_wrapper_p	gdb/guile/scm-breakpoint.c	/^bpscm_want_scm_wrapper_p (struct breakpoint *bp, int from_scheme)$/;"	f	file:
bpstat	gdb/breakpoint.h	/^typedef struct bpstats *bpstat;$/;"	t	typeref:struct:bpstats
bpstat_causes_stop	gdb/breakpoint.c	/^bpstat_causes_stop (bpstat bs)$/;"	f
bpstat_check_breakpoint_conditions	gdb/breakpoint.c	/^bpstat_check_breakpoint_conditions (bpstat bs, thread_info *thread)$/;"	f	file:
bpstat_check_location	gdb/breakpoint.c	/^bpstat_check_location (const struct bp_location *bl,$/;"	f	file:
bpstat_check_watchpoint	gdb/breakpoint.c	/^bpstat_check_watchpoint (bpstat bs)$/;"	f	file:
bpstat_clear	gdb/breakpoint.c	/^bpstat_clear (bpstat *bsp)$/;"	f
bpstat_clear_actions	gdb/breakpoint.c	/^bpstat_clear_actions (void)$/;"	f
bpstat_copy	gdb/breakpoint.c	/^bpstat_copy (bpstat bs)$/;"	f
bpstat_do_actions	gdb/breakpoint.c	/^bpstat_do_actions (void)$/;"	f
bpstat_do_actions_1	gdb/breakpoint.c	/^bpstat_do_actions_1 (bpstat *bsp)$/;"	f	file:
bpstat_explains_signal	gdb/breakpoint.c	/^bpstat_explains_signal (bpstat bsp, enum gdb_signal sig)$/;"	f
bpstat_find_breakpoint	gdb/breakpoint.c	/^bpstat_find_breakpoint (bpstat bsp, struct breakpoint *breakpoint)$/;"	f
bpstat_num	gdb/breakpoint.c	/^bpstat_num (bpstat *bsp, int *num)$/;"	f
bpstat_print	gdb/breakpoint.c	/^bpstat_print (bpstat bs, int kind)$/;"	f
bpstat_remove_bp_location	gdb/breakpoint.c	/^bpstat_remove_bp_location (bpstat bps, struct breakpoint *bpt)$/;"	f	file:
bpstat_remove_breakpoint_callback	gdb/breakpoint.c	/^bpstat_remove_breakpoint_callback (struct thread_info *th, void *data)$/;"	f	file:
bpstat_run_callbacks	gdb/breakpoint.c	/^bpstat_run_callbacks (bpstat bs_head)$/;"	f
bpstat_should_step	gdb/breakpoint.c	/^bpstat_should_step (void)$/;"	f
bpstat_stop_status	gdb/breakpoint.c	/^bpstat_stop_status (const address_space *aspace,$/;"	f
bpstat_what	gdb/breakpoint.c	/^bpstat_what (bpstat bs_head)$/;"	f
bpstat_what	gdb/breakpoint.h	/^struct bpstat_what$/;"	s
bpstat_what_main_action	gdb/breakpoint.h	/^enum bpstat_what_main_action$/;"	g
bpstats	gdb/breakpoint.c	/^bpstats::bpstats ()$/;"	f	class:bpstats
bpstats	gdb/breakpoint.c	/^bpstats::bpstats (const bpstats &other)$/;"	f	class:bpstats
bpstats	gdb/breakpoint.c	/^bpstats::bpstats (struct bp_location *bl, bpstat **bs_link_pointer)$/;"	f	class:bpstats
bpstats	gdb/breakpoint.h	/^struct bpstats$/;"	s
bpsw	sim/rx/cpu.h	103;"	d
bpsw_8005	sim/testsuite/d10v-elf/t-mvtc.s	/^bpsw_8005:$/;"	l
bpsw_dfff	sim/testsuite/d10v-elf/t-mvtc.s	/^bpsw_dfff:$/;"	l
bpsw_ffff	sim/testsuite/d10v-elf/t-mvtc.s	/^bpsw_ffff:$/;"	l
bpt	sim/h8300/writecode.c	/^bpt (p, a, s)$/;"	f	file:
bptaddr	gdb/nat/glibc_thread_db.h	/^    psaddr_t bptaddr;		\/* Address of breakpoint.  *\/$/;"	m	union:td_notify::__anon1698
bptnum	sim/erc32/sis.h	/^    uint32          bptnum;$/;"	m	struct:pstate
bpts	gdb/arm-linux-nat.c	/^  struct arm_linux_hw_breakpoint bpts[MAX_BPTS];$/;"	m	struct:arm_linux_debug_reg_state	typeref:struct:arm_linux_debug_reg_state::arm_linux_hw_breakpoint	file:
bpts	gdb/gdbserver/linux-arm-low.c	/^  struct arm_linux_hw_breakpoint bpts[MAX_BPTS];$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::arm_linux_hw_breakpoint	file:
bpts	sim/erc32/sis.h	/^    uint32          bpts[BPT_MAX];	\/* Breakpoints *\/$/;"	m	struct:pstate
bpts_changed	gdb/arm-linux-nat.c	/^  char bpts_changed[MAX_BPTS];$/;"	m	struct:arch_lwp_info	file:
bpts_changed	gdb/gdbserver/linux-arm-low.c	/^  char bpts_changed[MAX_BPTS];$/;"	m	struct:arch_lwp_info	file:
bptype	gdb/breakpoint.h	/^enum bptype$/;"	g
bptype_string	gdb/breakpoint.c	/^bptype_string (enum bptype type)$/;"	f	file:
bq	sim/erc32/erc32.c	/^static unsigned char aq[UARTBUF], bq[UARTBUF];$/;"	v	file:
br	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg br[8];$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
br	include/opcode/tic6x.h	/^  bfd_boolean br;$/;"	m	struct:__anon1322
br	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
br	opcodes/sparc-opc.c	1305;"	d	file:
br	opcodes/sparc-opc.c	1381;"	d	file:
br	sim/aarch64/simulator.c	/^br (sim_cpu *cpu)$/;"	f	file:
br000_ovl_stub	bfd/elf32-spu.c	/^  br000_ovl_stub,$/;"	e	enum:_stub_type	file:
br001_ovl_stub	bfd/elf32-spu.c	/^  br001_ovl_stub,$/;"	e	enum:_stub_type	file:
br010_ovl_stub	bfd/elf32-spu.c	/^  br010_ovl_stub,$/;"	e	enum:_stub_type	file:
br011_ovl_stub	bfd/elf32-spu.c	/^  br011_ovl_stub,$/;"	e	enum:_stub_type	file:
br100_ovl_stub	bfd/elf32-spu.c	/^  br100_ovl_stub,$/;"	e	enum:_stub_type	file:
br101_ovl_stub	bfd/elf32-spu.c	/^  br101_ovl_stub,$/;"	e	enum:_stub_type	file:
br110_ovl_stub	bfd/elf32-spu.c	/^  br110_ovl_stub,$/;"	e	enum:_stub_type	file:
br111_ovl_stub	bfd/elf32-spu.c	/^  br111_ovl_stub,$/;"	e	enum:_stub_type	file:
br_addr	bfd/elf32-spu.c	/^    bfd_vma br_addr;$/;"	m	union:got_entry::__anon1110	file:
br_opcode	gdb/alpha-tdep.c	/^static const int br_opcode = 0x30;$/;"	v	file:
bra	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
bra	sim/h8300/writecode.c	/^bra (p, a)$/;"	f	file:
bra_16	sim/testsuite/sim/h8300/bra.s	/^bra_16:$/;"	l
bra_8	sim/testsuite/sim/h8300/bra.s	/^bra_8:$/;"	l
bra_reg16	sim/testsuite/sim/h8300/bra.s	/^bra_reg16:$/;"	l
bra_reg32	sim/testsuite/sim/h8300/bra.s	/^bra_reg32:$/;"	l
bra_reg8	sim/testsuite/sim/h8300/bra.s	/^bra_reg8:$/;"	l
bra_s	sim/testsuite/sim/h8300/bra.s	/^bra_s:	set_grs_a5a5$/;"	l
brabc_abs16_disp16	sim/testsuite/sim/h8300/brabc.s	/^brabc_abs16_disp16:$/;"	l
brabc_abs8_disp16	sim/testsuite/sim/h8300/brabc.s	/^brabc_abs8_disp16:$/;"	l
brabc_ind_disp8	sim/testsuite/sim/h8300/brabc.s	/^brabc_ind_disp8:$/;"	l
brabs_abs32_disp16	sim/testsuite/sim/h8300/brabc.s	/^brabs_abs32_disp16:$/;"	l
brabs_ind_disp8	sim/testsuite/sim/h8300/brabc.s	/^brabs_ind_disp8:$/;"	l
brad	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
brai	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
braid	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
brald	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
bralid	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
branch	bfd/elf32-arm.c	/^      struct elf32_stm32l4xx_erratum_list *branch;$/;"	m	struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1136	typeref:struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1136::elf32_stm32l4xx_erratum_list	file:
branch	bfd/elf32-arm.c	/^      struct elf32_vfp11_erratum_list *branch;$/;"	m	struct:elf32_vfp11_erratum_list::__anon1130::__anon1132	typeref:struct:elf32_vfp11_erratum_list::__anon1130::__anon1132::elf32_vfp11_erratum_list	file:
branch	gdb/arm-tdep.h	/^    } branch;$/;"	m	union:arm_displaced_step_closure::__anon1653	typeref:struct:arm_displaced_step_closure::__anon1653::__anon1655
branchDestination	gdb/stubs/m32r-stub.c	/^branchDestination (unsigned char *instr, int branchCode)$/;"	f	file:
branchSideEffects	gdb/stubs/m32r-stub.c	/^branchSideEffects (unsigned char *instr, int branchCode)$/;"	f	file:
branch_address	sim/frv/profile.h	/^  USI branch_address;    \/* Address of predicted branch.  *\/$/;"	m	struct:__anon247
branch_alignment_penalty	sim/rx/rx.c	/^static int branch_alignment_penalty = 0;$/;"	v	file:
branch_alignment_stalls	sim/rx/rx.c	/^static unsigned long long branch_alignment_stalls;$/;"	v	file:
branch_break_address	gdb/cris-tdep.c	/^  unsigned long branch_break_address;$/;"	m	struct:instruction_environment	file:
branch_condition	gdb/nios2-tdep.c	/^enum branch_condition {$/;"	g	file:
branch_delay_insns	gdb/printcmd.c	/^static int branch_delay_insns;$/;"	v	file:
branch_delay_insns	include/dis-asm.h	/^  char branch_delay_insns;	\/* How many sequential insn's will run before$/;"	m	struct:disassemble_info
branch_dest	gdb/rs6000-aix-tdep.c	/^branch_dest (struct regcache *regcache, int opcode, int instr,$/;"	f	file:
branch_eq	gdb/nios2-tdep.c	/^  branch_eq,$/;"	e	enum:branch_condition	file:
branch_found	gdb/cris-tdep.c	/^  int   branch_found;$/;"	m	struct:instruction_environment	file:
branch_ge	gdb/nios2-tdep.c	/^  branch_ge,$/;"	e	enum:branch_condition	file:
branch_geu	gdb/nios2-tdep.c	/^  branch_geu,$/;"	e	enum:branch_condition	file:
branch_hash_newfunc	bfd/elf64-ppc.c	/^branch_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
branch_hash_table	bfd/elf64-ppc.c	/^  struct bfd_hash_table branch_hash_table;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::bfd_hash_table	file:
branch_hint	sim/frv/profile.h	/^  int branch_hint;       \/* hint field from branch insn.  *\/$/;"	m	struct:__anon247
branch_imm	include/opcode/aarch64.h	/^  branch_imm,$/;"	e	enum:aarch64_insn_class
branch_in_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^branch_in_prologue:$/;"	l
branch_inst	opcodes/microblaze-opcm.h	/^  arithmetic_inst, logical_inst, mult_inst, div_inst, branch_inst,$/;"	e	enum:microblaze_instr_type
branch_lt	gdb/nios2-tdep.c	/^  branch_lt,$/;"	e	enum:branch_condition	file:
branch_ltu	gdb/nios2-tdep.c	/^  branch_ltu$/;"	e	enum:branch_condition	file:
branch_ne	gdb/nios2-tdep.c	/^  branch_ne,$/;"	e	enum:branch_condition	file:
branch_none	gdb/nios2-tdep.c	/^  branch_none,$/;"	e	enum:branch_condition	file:
branch_out_of_range	opcodes/v850-opc.c	/^static const char * branch_out_of_range = N_ ("branch value out of range");$/;"	v	file:
branch_out_of_range_and_odd_offset	opcodes/v850-opc.c	/^static const char * branch_out_of_range_and_odd_offset = N_ ("branch value not in range and to odd offset");$/;"	v	file:
branch_penalty	sim/frv/profile.h	/^  int branch_penalty;    \/* Cycles until branch is complete.  *\/$/;"	m	struct:__anon247
branch_predictors	sim/cris/cris-sim.h	/^  unsigned char branch_predictors[N_CRISV32_BRANCH_PREDICTORS];$/;"	m	struct:__anon737
branch_reg	include/opcode/aarch64.h	/^  branch_reg,$/;"	e	enum:aarch64_insn_class
branch_reloc_hash_match	bfd/elf32-ppc.c	/^branch_reloc_hash_match (const bfd *ibfd,$/;"	f	file:
branch_reloc_hash_match	bfd/elf64-ppc.c	/^branch_reloc_hash_match (const bfd *ibfd,$/;"	f	file:
branch_reloc_p	bfd/elfxx-mips.c	/^branch_reloc_p (int r_type)$/;"	f	file:
branch_stall_count	sim/cris/cris-sim.h	/^  unsigned64 branch_stall_count;$/;"	m	struct:__anon737
branch_stalls	sim/rx/rx.c	/^static unsigned long long branch_stalls;$/;"	v	file:
branch_taken	sim/cris/cris-sim.h	/^  USI branch_taken;$/;"	m	struct:__anon737
branch_target	sim/cris/cpuv10.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon774
branch_target	sim/cris/cpuv32.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon732
branch_target	sim/frv/cpu.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon224
branch_target	sim/iq2000/cpu.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon607
branch_target	sim/lm32/cpu.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon555
branch_target	sim/m32r/cpu.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon379
branch_target	sim/m32r/cpu2.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon280
branch_target	sim/m32r/cpux.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon410
branch_target	sim/or1k/cpu.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon101
branch_target	sim/sh64/defs-compact.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon899
branch_target	sim/sh64/defs-media.h	/^    SCACHE *branch_target;$/;"	m	struct:sem_fields::__anon880
branch_target_overflow	include/opcode/nios2.h	/^  branch_target_overflow,$/;"	e	enum:overflow_type
branch_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^branch_tests:$/;"	l
branch_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^branch_tests_1$/;"	l
branch_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^branch_tests_2$/;"	l
branch_to_odd_offset	opcodes/v850-opc.c	/^static const char * branch_to_odd_offset = N_ ("branch to odd offset");$/;"	v	file:
branch_trampolines	bfd/elf32-ppc.h	/^  int branch_trampolines;$/;"	m	struct:ppc_elf_params
branch_type	bfd/elf32-arm.c	/^  enum arm_st_branch_type branch_type;$/;"	m	struct:a8_erratum_fix	typeref:enum:a8_erratum_fix::arm_st_branch_type	file:
branch_type	bfd/elf32-arm.c	/^  enum arm_st_branch_type branch_type;$/;"	m	struct:a8_erratum_reloc	typeref:enum:a8_erratum_reloc::arm_st_branch_type	file:
branch_type	bfd/elf32-arm.c	/^  enum arm_st_branch_type branch_type;$/;"	m	struct:elf32_arm_stub_hash_entry	typeref:enum:elf32_arm_stub_hash_entry::arm_st_branch_type	file:
branch_write_pc	gdb/arm-tdep.c	/^branch_write_pc (struct regcache *regs, arm_displaced_step_closure *dsc,$/;"	f	file:
brd	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
bread	bfd/libbfd.h	/^  file_ptr (*bread) (struct bfd *abfd, void *ptr, file_ptr nbytes);$/;"	m	struct:bfd_iovec
break1	gdb/testsuite/gdb.base/bitfields.c	/^void break1 ()$/;"	f
break1	gdb/testsuite/gdb.base/bitfields2.c	/^void break1 ()$/;"	f
break10	gdb/testsuite/gdb.base/bitfields.c	/^void break10 ()$/;"	f
break10	gdb/testsuite/gdb.base/bitfields2.c	/^void break10 ()$/;"	f
break2	gdb/testsuite/gdb.base/bitfields.c	/^void break2 ()$/;"	f
break2	gdb/testsuite/gdb.base/bitfields2.c	/^void break2 ()$/;"	f
break3	gdb/testsuite/gdb.base/bitfields.c	/^void break3 ()$/;"	f
break3	gdb/testsuite/gdb.base/bitfields2.c	/^void break3 ()$/;"	f
break4	gdb/testsuite/gdb.base/bitfields.c	/^void break4 ()$/;"	f
break4	gdb/testsuite/gdb.base/bitfields2.c	/^void break4 ()$/;"	f
break5	gdb/testsuite/gdb.base/bitfields.c	/^void break5 ()$/;"	f
break5	gdb/testsuite/gdb.base/bitfields2.c	/^void break5 ()$/;"	f
break6	gdb/testsuite/gdb.base/bitfields.c	/^void break6 ()$/;"	f
break6	gdb/testsuite/gdb.base/bitfields2.c	/^void break6 ()$/;"	f
break7	gdb/testsuite/gdb.base/bitfields.c	/^void break7 ()$/;"	f
break7	gdb/testsuite/gdb.base/bitfields2.c	/^void break7 ()$/;"	f
break8	gdb/testsuite/gdb.base/bitfields.c	/^void break8 ()$/;"	f
break8	gdb/testsuite/gdb.base/bitfields2.c	/^void break8 ()$/;"	f
break9	gdb/testsuite/gdb.base/bitfields.c	/^void break9 ()$/;"	f
break9	gdb/testsuite/gdb.base/bitfields2.c	/^void break9 ()$/;"	f
break_areas	gdb/s390-linux-nat.c	/^  VEC_s390_watch_area *break_areas;$/;"	m	struct:s390_debug_reg_state	file:
break_at_me	gdb/testsuite/gdb.mi/non-stop.c	/^void break_at_me (int id, int i)$/;"	f
break_command	gdb/breakpoint.c	/^break_command (const char *arg, int from_tty)$/;"	f
break_command_1	gdb/breakpoint.c	/^break_command_1 (const char *arg, int flag, int from_tty)$/;"	f	file:
break_control	gdb/cli/cli-script.h	/^  break_control,$/;"	e	enum:command_control_type
break_fn	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^break_fn (void)$/;"	f
break_function	gdb/testsuite/gdb.threads/continue-pending-after-query.c	/^break_function (void)$/;"	f	file:
break_here	gdb/testsuite/gdb.base/gcore-relro-pie.c	/^break_here (void)$/;"	f
break_here	gdb/testsuite/gdb.base/pie-fork.c	/^break_here (void)$/;"	f	file:
break_here	gdb/testsuite/gdb.base/solib-search.c	/^break_here ()$/;"	f
break_here	gdb/testsuite/gdb.threads/check-libthread-db.c	/^break_here (void)$/;"	f	file:
break_here	gdb/testsuite/gdb.trace/trace-enable-disable.c	/^break_here (void)$/;"	f	file:
break_me	gdb/testsuite/gdb.base/frame-args.c	/^break_me (void)$/;"	f	file:
break_me	gdb/testsuite/gdb.base/save-bp.c	/^break_me (void)$/;"	f
break_me	gdb/testsuite/gdb.threads/bp_in_thread.c	/^break_me (void)$/;"	f
break_me	gdb/testsuite/gdb.threads/pthread_cond_wait.c	/^break_me (void)$/;"	f
break_op	gdb/cris-tdep.c	/^break_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
break_out	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^volatile int break_out;$/;"	v
break_out	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	/^volatile int break_out;$/;"	v
break_range_command	gdb/breakpoint.c	/^break_range_command (const char *arg, int from_tty)$/;"	f	file:
breakhere	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere:$/;"	l
breakhere_different	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_different:$/;"	l
breakhere_different	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^	breakhere_different:$/;"	l
breakhere_invalid	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_invalid:$/;"	l
breakhere_invalid	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^	breakhere_invalid:$/;"	l
breakhere_locexpr	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_locexpr:$/;"	l
breakhere_reference	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_reference:$/;"	l
breakhere_stacktest	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_stacktest:$/;"	l
breakhere_validity	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^	breakhere_validity:$/;"	l
breakhere_validity	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^	breakhere_validity:$/;"	l
breakpoint	gdb/ada-lang.c	/^struct ada_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/break-catch-sig.c	/^struct signal_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/break-catch-syscall.c	/^struct syscall_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/break-catch-throw.c	/^struct exception_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/breakpoint.c	/^struct exec_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/breakpoint.c	/^struct fork_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/breakpoint.c	/^struct longjmp_breakpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/breakpoint.c	/^struct solib_catchpoint : public breakpoint$/;"	s	file:
breakpoint	gdb/breakpoint.h	/^struct breakpoint$/;"	s
breakpoint	gdb/gdbserver/mem-break.c	/^struct breakpoint$/;"	s	file:
breakpoint	gdb/gdbserver/nto-low.h	/^  const unsigned char *breakpoint;$/;"	m	struct:nto_target_ops
breakpoint	gdb/gdbserver/spu-low.c	/^static const gdb_byte breakpoint[] = { 0x00, 0x00, 0x3f, 0xff };$/;"	v	file:
breakpoint	gdb/gdbserver/win32-low.h	/^  const unsigned char *breakpoint;$/;"	m	struct:win32_target_ops
breakpoint	gdb/infcmd.c	/^  struct breakpoint *breakpoint;$/;"	m	struct:finish_command_fsm	typeref:struct:finish_command_fsm::breakpoint	file:
breakpoint	gdb/mi/mi-main.h	/^  int breakpoint;$/;"	m	struct:mi_suppress_notification
breakpoint	gdb/stubs/i386-stub.c	/^breakpoint (void)$/;"	f
breakpoint	gdb/stubs/m32r-stub.c	/^breakpoint (void)$/;"	f
breakpoint	gdb/stubs/m68k-stub.c	/^breakpoint ()$/;"	f
breakpoint	gdb/stubs/sh-stub.c	/^breakpoint (void)$/;"	f
breakpoint	gdb/stubs/sparc-stub.c	/^breakpoint (void)$/;"	f
breakpoint	gdb/tic6x-tdep.h	/^  const gdb_byte *breakpoint; \/* Breakpoint instruction.  *\/$/;"	m	struct:gdbarch_tdep
breakpoint	sim/erc32/sis.h	/^    uint32          breakpoint;$/;"	m	struct:pstate
breakpoint_1	gdb/breakpoint.c	/^breakpoint_1 (const char *args, int allflag, $/;"	f	file:
breakpoint_about_to_proceed	gdb/breakpoint.c	/^breakpoint_about_to_proceed (void)$/;"	f	file:
breakpoint_address_bits	gdb/breakpoint.c	/^breakpoint_address_bits (struct breakpoint *b)$/;"	f	file:
breakpoint_address_is_meaningful	gdb/breakpoint.c	/^breakpoint_address_is_meaningful (struct breakpoint *bpt)$/;"	f	file:
breakpoint_address_match	gdb/breakpoint.c	/^breakpoint_address_match (const address_space *aspace1, CORE_ADDR addr1,$/;"	f
breakpoint_address_match_range	gdb/breakpoint.c	/^breakpoint_address_match_range (const address_space *aspace1,$/;"	f	file:
breakpoint_adjustment_warning	gdb/breakpoint.c	/^breakpoint_adjustment_warning (CORE_ADDR from_addr, CORE_ADDR to_addr,$/;"	f	file:
breakpoint_at	gdb/breakpoint.h	/^    struct breakpoint *breakpoint_at;$/;"	m	struct:bpstats	typeref:struct:bpstats::breakpoint
breakpoint_at	gdb/gdbserver/linux-low.h	/^  int (*breakpoint_at) (CORE_ADDR pc);$/;"	m	struct:linux_target_ops
breakpoint_auto_delete	gdb/breakpoint.c	/^breakpoint_auto_delete (bpstat bs)$/;"	f
breakpoint_chain	gdb/breakpoint.c	/^struct breakpoint *breakpoint_chain;$/;"	v	typeref:struct:breakpoint
breakpoint_changed	gdb/annotate.c	/^breakpoint_changed (struct breakpoint *b)$/;"	f	file:
breakpoint_commands	gdb/breakpoint.c	/^breakpoint_commands (struct breakpoint *b)$/;"	f
breakpoint_cond_eval	gdb/breakpoint.c	/^breakpoint_cond_eval (expression *exp)$/;"	f	file:
breakpoint_cond_says_stop	gdb/extension-priv.h	/^  enum ext_lang_bp_stop (*breakpoint_cond_says_stop)$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::breakpoint_cond_says_stop
breakpoint_condition_evaluation_mode	gdb/breakpoint.c	/^breakpoint_condition_evaluation_mode (void)$/;"	f	file:
breakpoint_count	gdb/breakpoint.c	/^static int breakpoint_count;$/;"	v	file:
breakpoint_create_flags	gdb/breakpoint.h	/^enum breakpoint_create_flags$/;"	g
breakpoint_deleter	gdb/breakpoint.h	/^struct breakpoint_deleter$/;"	s
breakpoint_enabled	gdb/breakpoint.c	/^breakpoint_enabled (struct breakpoint *b)$/;"	f	file:
breakpoint_event_location_empty_p	gdb/breakpoint.c	/^breakpoint_event_location_empty_p (const struct breakpoint *b)$/;"	f	file:
breakpoint_ext_lang_cond_says_stop	gdb/extension.c	/^breakpoint_ext_lang_cond_says_stop (struct breakpoint *b)$/;"	f
breakpoint_find_if	gdb/breakpoint.c	/^breakpoint_find_if (int (*func) (struct breakpoint *b, void *d),$/;"	f
breakpoint_free_objfile	gdb/breakpoint.c	/^breakpoint_free_objfile (struct objfile *objfile)$/;"	f
breakpoint_from_pc	gdb/gdbarch.c	/^  gdbarch_breakpoint_from_pc_ftype *breakpoint_from_pc;$/;"	m	struct:gdbarch	file:
breakpoint_function	gdb/testsuite/gdb.threads/break-while-running.c	/^breakpoint_function (void)$/;"	f
breakpoint_functions	gdb/guile/scm-breakpoint.c	/^static const scheme_function breakpoint_functions[] =$/;"	v	file:
breakpoint_has_cond	gdb/extension-priv.h	/^  int (*breakpoint_has_cond) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops
breakpoint_has_location_inserted_here	gdb/breakpoint.c	/^breakpoint_has_location_inserted_here (struct breakpoint *bp,$/;"	f
breakpoint_has_pc	gdb/breakpoint.c	/^breakpoint_has_pc (struct breakpoint *b,$/;"	f	file:
breakpoint_here	gdb/breakpoint.h	/^enum breakpoint_here$/;"	g
breakpoint_here	gdb/gdbserver/mem-break.c	/^breakpoint_here (CORE_ADDR addr)$/;"	f
breakpoint_here_p	gdb/breakpoint.c	/^breakpoint_here_p (const address_space *aspace, CORE_ADDR pc)$/;"	f
breakpoint_hit	gdb/breakpoint.h	/^  int (*breakpoint_hit) (const struct bp_location *bl,$/;"	m	struct:breakpoint_ops
breakpoint_hit_catch_exec	gdb/breakpoint.c	/^breakpoint_hit_catch_exec (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_catch_fork	gdb/breakpoint.c	/^breakpoint_hit_catch_fork (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_catch_solib	gdb/breakpoint.c	/^breakpoint_hit_catch_solib (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_catch_syscall	gdb/break-catch-syscall.c	/^breakpoint_hit_catch_syscall (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_catch_vfork	gdb/breakpoint.c	/^breakpoint_hit_catch_vfork (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_ranged_breakpoint	gdb/breakpoint.c	/^breakpoint_hit_ranged_breakpoint (const struct bp_location *bl,$/;"	f	file:
breakpoint_hit_watchpoint	gdb/breakpoint.c	/^breakpoint_hit_watchpoint (const struct bp_location *bl,$/;"	f	file:
breakpoint_in_range_p	gdb/breakpoint.c	/^breakpoint_in_range_p (const address_space *aspace,$/;"	f
breakpoint_init_inferior	gdb/breakpoint.c	/^breakpoint_init_inferior (enum inf_context context)$/;"	f
breakpoint_inserted_here	gdb/gdbserver/mem-break.c	/^breakpoint_inserted_here (CORE_ADDR addr)$/;"	f
breakpoint_inserted_here_p	gdb/breakpoint.c	/^breakpoint_inserted_here_p (const address_space *aspace, CORE_ADDR pc)$/;"	f
breakpoint_integer_constants	gdb/guile/scm-breakpoint.c	/^static const scheme_integer_constant breakpoint_integer_constants[] =$/;"	v	file:
breakpoint_kind	gdb/breakpoint.c	/^breakpoint_kind (struct bp_location *bl, CORE_ADDR *addr)$/;"	f	file:
breakpoint_kind_from_current_state	gdb/gdbarch.c	/^  gdbarch_breakpoint_kind_from_current_state_ftype *breakpoint_kind_from_current_state;$/;"	m	struct:gdbarch	file:
breakpoint_kind_from_current_state	gdb/gdbserver/linux-low.h	/^  int (*breakpoint_kind_from_current_state) (CORE_ADDR *pcptr);$/;"	m	struct:linux_target_ops
breakpoint_kind_from_current_state	gdb/gdbserver/target.h	/^  int (*breakpoint_kind_from_current_state) (CORE_ADDR *pcptr);$/;"	m	struct:target_ops
breakpoint_kind_from_pc	gdb/gdbarch.c	/^  gdbarch_breakpoint_kind_from_pc_ftype *breakpoint_kind_from_pc;$/;"	m	struct:gdbarch	file:
breakpoint_kind_from_pc	gdb/gdbserver/linux-low.h	/^  int (*breakpoint_kind_from_pc) (CORE_ADDR *pcptr);$/;"	m	struct:linux_target_ops
breakpoint_kind_from_pc	gdb/gdbserver/target.h	/^  int (*breakpoint_kind_from_pc) (CORE_ADDR *pcptr);$/;"	m	struct:target_ops
breakpoint_len	gdb/gdbserver/nto-low.h	/^  int breakpoint_len;$/;"	m	struct:nto_target_ops
breakpoint_len	gdb/gdbserver/win32-low.h	/^  int breakpoint_len;$/;"	m	struct:win32_target_ops
breakpoint_location_address_match	gdb/breakpoint.c	/^breakpoint_location_address_match (struct bp_location *bl,$/;"	f	file:
breakpoint_location_address_range_overlap	gdb/breakpoint.c	/^breakpoint_location_address_range_overlap (struct bp_location *bl,$/;"	f	file:
breakpoint_locations_match	gdb/breakpoint.c	/^breakpoint_locations_match (struct bp_location *loc1, $/;"	f	file:
breakpoint_notify	gdb/mi/mi-cmd-break.c	/^breakpoint_notify (struct breakpoint *b)$/;"	f	file:
breakpoint_object_getset	gdb/python/py-breakpoint.c	/^static gdb_PyGetSetDef breakpoint_object_getset[] = {$/;"	v	file:
breakpoint_object_methods	gdb/python/py-breakpoint.c	/^static PyMethodDef breakpoint_object_methods[] =$/;"	v	file:
breakpoint_object_type	gdb/python/py-breakpoint.c	/^PyTypeObject breakpoint_object_type =$/;"	v
breakpoint_objfile_data	gdb/breakpoint.c	/^struct breakpoint_objfile_data$/;"	s	file:
breakpoint_objfile_key	gdb/breakpoint.c	/^static const struct objfile_data *breakpoint_objfile_key;$/;"	v	typeref:struct:objfile_data	file:
breakpoint_ops	gdb/breakpoint.h	/^struct breakpoint_ops$/;"	s
breakpoint_p	gdb/breakpoint.h	/^DEF_VEC_P(breakpoint_p);$/;"	v
breakpoint_p	gdb/breakpoint.h	/^typedef struct breakpoint *breakpoint_p;$/;"	t	typeref:struct:breakpoint
breakpoint_proceeded	gdb/breakpoint.c	/^static int breakpoint_proceeded;$/;"	v	file:
breakpoint_program_space_exit	gdb/breakpoint.c	/^breakpoint_program_space_exit (struct program_space *pspace)$/;"	f
breakpoint_re_set	gdb/breakpoint.c	/^breakpoint_re_set (void)$/;"	f
breakpoint_re_set_default	gdb/breakpoint.c	/^breakpoint_re_set_default (struct breakpoint *b)$/;"	f	file:
breakpoint_re_set_one	gdb/breakpoint.c	/^breakpoint_re_set_one (breakpoint *b)$/;"	f	file:
breakpoint_re_set_thread	gdb/breakpoint.c	/^breakpoint_re_set_thread (struct breakpoint *b)$/;"	f
breakpoint_retire_moribund	gdb/breakpoint.c	/^breakpoint_retire_moribund (void)$/;"	f
breakpoint_set_cmdlist	gdb/breakpoint.c	/^static struct cmd_list_element *breakpoint_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
breakpoint_set_commands	gdb/breakpoint.c	/^breakpoint_set_commands (struct breakpoint *b, $/;"	f
breakpoint_set_silent	gdb/breakpoint.c	/^breakpoint_set_silent (struct breakpoint *b, int silent)$/;"	f
breakpoint_set_task	gdb/breakpoint.c	/^breakpoint_set_task (struct breakpoint *b, int task)$/;"	f
breakpoint_set_thread	gdb/breakpoint.c	/^breakpoint_set_thread (struct breakpoint *b, int thread)$/;"	f
breakpoint_show_cmdlist	gdb/breakpoint.c	/^static struct cmd_list_element *breakpoint_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
breakpoint_smob	gdb/guile/scm-breakpoint.c	/^} breakpoint_smob;$/;"	t	typeref:struct:gdbscm_breakpoint_object	file:
breakpoint_smob_name	gdb/guile/scm-breakpoint.c	/^static const char breakpoint_smob_name[] = "gdb:breakpoint";$/;"	v	file:
breakpoint_smob_tag	gdb/guile/scm-breakpoint.c	/^static scm_t_bits breakpoint_smob_tag;$/;"	v	file:
breakpoint_stop_handler	gdb/testsuite/gdb.python/py-events.py	/^def breakpoint_stop_handler (event):$/;"	f
breakpoint_up	gdb/breakpoint.h	/^typedef std::unique_ptr<struct breakpoint, breakpoint_deleter> breakpoint_up;$/;"	t
breakpoint_xfer_memory	gdb/breakpoint.c	/^breakpoint_xfer_memory (gdb_byte *readbuf, gdb_byte *writebuf,$/;"	f
breakpoints	gdb/gdbserver/inferiors.h	/^  struct breakpoint *breakpoints = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::breakpoint
breakpoints_invalid_emitted	gdb/annotate.c	/^static int breakpoints_invalid_emitted;$/;"	v	file:
breakpoints_not_allowed	gdb/progspace.h	/^  int breakpoints_not_allowed = 0;$/;"	m	struct:program_space
breakpoints_should_be_inserted_now	gdb/breakpoint.c	/^breakpoints_should_be_inserted_now (void)$/;"	f
breakpt	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^breakpt:$/;"	l
breakpt	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^breakpt (void)$/;"	f
breakpt	gdb/testsuite/gdb.base/bt-selected-frame.c	/^breakpt ()$/;"	f
breakpt	gdb/testsuite/gdb.base/dcache-line-read-error.c	/^breakpt (void)$/;"	f
breakpt	gdb/testsuite/gdb.base/duplicate-bp.c	/^breakpt ()$/;"	f
breakpt	gdb/testsuite/gdb.base/find-unmapped.c	/^breakpt ()$/;"	f
breakpt	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^breakpt (void)$/;"	f
breakpt	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^breakpt:$/;"	l
breakup_args	gdb/nto-procfs.c	/^breakup_args (char *scratch, char **argv)$/;"	f	file:
breg	sim/h8300/compile.c	/^static unsigned char  *breg[32];$/;"	v	file:
breg	sim/h8300/writecode.c	/^char *breg[] =$/;"	v
bregs	opcodes/bfin-dis.c	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4];$/;"	m	struct:saved_state	file:
bregs	opcodes/bfin-dis.c	334;"	d	file:
bregs	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
breq_d_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_nt_b_c_s9_end:$/;"	l
breq_d_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_nt_b_c_s9_start:$/;"	l
breq_d_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_nt_b_u6_s9_end:$/;"	l
breq_d_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_nt_b_u6_s9_start:$/;"	l
breq_d_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_t_b_c_s9_end:$/;"	l
breq_d_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_t_b_c_s9_start:$/;"	l
breq_d_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_t_b_u6_s9_end:$/;"	l
breq_d_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_d_t_b_u6_s9_start:$/;"	l
breq_nt_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_c_s9_end:$/;"	l
breq_nt_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_c_s9_start:$/;"	l
breq_nt_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_limm_s9_end:$/;"	l
breq_nt_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_limm_s9_start:$/;"	l
breq_nt_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_u6_s9_end:$/;"	l
breq_nt_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_b_u6_s9_start:$/;"	l
breq_nt_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_limm_c_s9_end:$/;"	l
breq_nt_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_limm_c_s9_start:$/;"	l
breq_nt_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_limm_u6_s9_end:$/;"	l
breq_nt_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_nt_limm_u6_s9_start:$/;"	l
breq_s_b_0_s8_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_s_b_0_s8_end:$/;"	l
breq_s_b_0_s8_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_s_b_0_s8_start:$/;"	l
breq_t_b_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_c_s9_end:$/;"	l
breq_t_b_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_c_s9_start:$/;"	l
breq_t_b_limm_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_limm_s9_end:$/;"	l
breq_t_b_limm_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_limm_s9_start:$/;"	l
breq_t_b_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_u6_s9_end:$/;"	l
breq_t_b_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_b_u6_s9_start:$/;"	l
breq_t_limm_c_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_limm_c_s9_end:$/;"	l
breq_t_limm_c_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_limm_c_s9_start:$/;"	l
breq_t_limm_u6_s9_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_limm_u6_s9_end:$/;"	l
breq_t_limm_u6_s9_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    breq_t_limm_u6_s9_start:$/;"	l
bri	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
brid	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
brki	opcodes/microblaze-opcm.h	/^  brki, beqi, beqid, bnei, bneid, blti, bltid, blei, bleid, bgti,$/;"	e	enum:microblaze_instr
brld	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
brlid	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
brlt	bfd/elf64-ppc.c	/^  asection *brlt;$/;"	m	struct:ppc_link_hash_table	file:
brne_s_b_0_s8_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    brne_s_b_0_s8_end:$/;"	l
brne_s_b_0_s8_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    brne_s_b_0_s8_start:$/;"	l
broadcast	opcodes/i386-opc.h	/^  unsigned int broadcast:1;$/;"	m	struct:i386_opcode_modifier
broken_cycle	bfd/elf32-spu.c	/^  unsigned int broken_cycle : 1;$/;"	m	struct:call_info	file:
brr	opcodes/sparc-opc.c	1382;"	d	file:
brr	opcodes/sparc-opc.c	1385;"	d	file:
brr	opcodes/sparc-opc.c	1434;"	d	file:
brr_regnum	gdb/frv-tdep.h	/^  brr_regnum = 136,$/;"	e	enum:__anon1757
brx	opcodes/sparc-opc.c	1309;"	d	file:
bs	bfd/elf32-msp430.c	/^  int bs;			\/* Shrink bytes.  *\/$/;"	m	struct:rcodes_s	file:
bs	gdb/testsuite/gdb.python/py-typeprint.cc	/^basic_string bs;$/;"	v
bs16	sim/bfin/bfin-sim.h	/^typedef int16_t bs16;$/;"	t
bs16	sim/testsuite/sim/bfin/test.h	/^typedef short bs16;$/;"	t
bs32	sim/bfin/bfin-sim.h	/^typedef int32_t bs32;$/;"	t
bs32	sim/testsuite/sim/bfin/test.h	/^typedef long bs32;$/;"	t
bs40	sim/bfin/bfin-sim.h	/^typedef int64_t bs40;$/;"	t
bs64	sim/bfin/bfin-sim.h	/^typedef int64_t bs64;$/;"	t
bs8	sim/bfin/bfin-sim.h	/^typedef int8_t bs8;$/;"	t
bs8	sim/testsuite/sim/bfin/test.h	/^typedef char bs8;$/;"	t
bsd_kvm_add_target	gdb/bsd-kvm.c	/^bsd_kvm_add_target (int (*supply_pcb)(struct regcache *, struct pcb *))$/;"	f
bsd_kvm_cmd	gdb/bsd-kvm.c	/^bsd_kvm_cmd (const char *arg, int fromtty)$/;"	f	file:
bsd_kvm_cmdlist	gdb/bsd-kvm.c	/^struct cmd_list_element *bsd_kvm_cmdlist;$/;"	v	typeref:struct:cmd_list_element
bsd_kvm_corefile	gdb/bsd-kvm.c	/^static const char *bsd_kvm_corefile;$/;"	v	file:
bsd_kvm_fetch_pcb	gdb/bsd-kvm.c	/^bsd_kvm_fetch_pcb (struct regcache *regcache, struct pcb *paddr)$/;"	f	file:
bsd_kvm_ops	gdb/bsd-kvm.c	/^static bsd_kvm_target bsd_kvm_ops;$/;"	v	file:
bsd_kvm_paddr	gdb/bsd-kvm.c	/^static struct pcb *bsd_kvm_paddr;$/;"	v	typeref:struct:pcb	file:
bsd_kvm_pcb_cmd	gdb/bsd-kvm.c	/^bsd_kvm_pcb_cmd (const char *arg, int fromtty)$/;"	f	file:
bsd_kvm_proc_cmd	gdb/bsd-kvm.c	/^bsd_kvm_proc_cmd (const char *arg, int fromtty)$/;"	f	file:
bsd_kvm_ptid	gdb/bsd-kvm.c	/^static ptid_t bsd_kvm_ptid;$/;"	v	file:
bsd_kvm_supply_pcb	gdb/bsd-kvm.c	/^static int (*bsd_kvm_supply_pcb)(struct regcache *regcache, struct pcb *pcb);$/;"	v	file:
bsd_kvm_target_info	gdb/bsd-kvm.c	/^static const target_info bsd_kvm_target_info = {$/;"	v	file:
bsd_kvm_target_open	gdb/bsd-kvm.c	/^bsd_kvm_target_open (const char *arg, int from_tty)$/;"	f	file:
bsd_kvm_xfer_memory	gdb/bsd-kvm.c	/^bsd_kvm_xfer_memory (CORE_ADDR addr, ULONGEST len,$/;"	f	file:
bsd_uthread_activate	gdb/bsd-uthread.c	/^bsd_uthread_activate (struct objfile *objfile)$/;"	f	file:
bsd_uthread_active	gdb/bsd-uthread.c	/^static int bsd_uthread_active;$/;"	v	file:
bsd_uthread_check_magic	gdb/bsd-uthread.c	/^bsd_uthread_check_magic (CORE_ADDR addr)$/;"	f	file:
bsd_uthread_data	gdb/bsd-uthread.c	/^static struct gdbarch_data *bsd_uthread_data;$/;"	v	typeref:struct:gdbarch_data	file:
bsd_uthread_deactivate	gdb/bsd-uthread.c	/^bsd_uthread_deactivate (void)$/;"	f	file:
bsd_uthread_inferior_created	gdb/bsd-uthread.c	/^bsd_uthread_inferior_created (struct target_ops *ops, int from_tty)$/;"	f	file:
bsd_uthread_init	gdb/bsd-uthread.c	/^bsd_uthread_init (struct obstack *obstack)$/;"	f	file:
bsd_uthread_lookup_address	gdb/bsd-uthread.c	/^bsd_uthread_lookup_address (const char *name, struct objfile *objfile)$/;"	f	file:
bsd_uthread_lookup_offset	gdb/bsd-uthread.c	/^bsd_uthread_lookup_offset (const char *name, struct objfile *objfile)$/;"	f	file:
bsd_uthread_ops	gdb/bsd-uthread.c	/^static bsd_uthread_target bsd_uthread_ops;$/;"	v	file:
bsd_uthread_ops	gdb/bsd-uthread.c	/^struct bsd_uthread_ops$/;"	s	file:
bsd_uthread_read_memory_address	gdb/bsd-uthread.c	/^bsd_uthread_read_memory_address (CORE_ADDR addr)$/;"	f	file:
bsd_uthread_set_collect_uthread	gdb/bsd-uthread.c	/^bsd_uthread_set_collect_uthread (struct gdbarch *gdbarch,$/;"	f
bsd_uthread_set_supply_uthread	gdb/bsd-uthread.c	/^bsd_uthread_set_supply_uthread (struct gdbarch *gdbarch,$/;"	f
bsd_uthread_solib_loaded	gdb/bsd-uthread.c	/^bsd_uthread_solib_loaded (struct so_list *so)$/;"	f	file:
bsd_uthread_solib_name	gdb/bsd-uthread.c	/^static const char *bsd_uthread_solib_name;$/;"	v	file:
bsd_uthread_solib_names	gdb/bsd-uthread.c	/^static const char *bsd_uthread_solib_names[] =$/;"	v	file:
bsd_uthread_solib_unloaded	gdb/bsd-uthread.c	/^bsd_uthread_solib_unloaded (struct so_list *so)$/;"	f	file:
bsd_uthread_state	gdb/bsd-uthread.c	/^static const char *bsd_uthread_state[] =$/;"	v	file:
bsd_uthread_target	gdb/bsd-uthread.c	/^  bsd_uthread_target ()$/;"	f	struct:target_ops
bsd_uthread_target_info	gdb/bsd-uthread.c	/^static const target_info bsd_uthread_target_info = {$/;"	v	file:
bsd_uthread_thread_ctx_offset	gdb/bsd-uthread.c	/^static int bsd_uthread_thread_ctx_offset;$/;"	v	file:
bsd_uthread_thread_list_addr	gdb/bsd-uthread.c	/^static CORE_ADDR bsd_uthread_thread_list_addr;$/;"	v	file:
bsd_uthread_thread_next_offset	gdb/bsd-uthread.c	/^static int bsd_uthread_thread_next_offset = -1;$/;"	v	file:
bsd_uthread_thread_run_addr	gdb/bsd-uthread.c	/^static CORE_ADDR bsd_uthread_thread_run_addr;$/;"	v	file:
bsd_uthread_thread_state_offset	gdb/bsd-uthread.c	/^static int bsd_uthread_thread_state_offset = -1;$/;"	v	file:
bsdtty	readline/rltty.c	/^struct bsdtty {$/;"	s	file:
bsearch	libiberty/bsearch.c	/^bsearch (register const void *key, const void *base0,$/;"	f
bsearch_cie_cmp	gdb/dwarf2-frame.c	/^bsearch_cie_cmp (const void *key, const void *element)$/;"	f	file:
bsearch_cmp	gdb/objfiles.c	/^bsearch_cmp (const void *key, const void *elt)$/;"	f	file:
bsearch_fde_cmp	gdb/dwarf2-frame.c	/^bsearch_fde_cmp (const void *key, const void *element)$/;"	f	file:
bseek	bfd/libbfd.h	/^  int (*bseek) (struct bfd *abfd, file_ptr offset, int whence);$/;"	m	struct:bfd_iovec
bset_b_imm_disp12_reg	sim/testsuite/sim/sh/bset.s	/^bset_b_imm_disp12_reg:$/;"	l
bset_bclr_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^bset_bclr_tests:$/;"	l
bset_eq_imm3_abs16	sim/testsuite/sim/h8300/bset.s	/^bset_eq_imm3_abs16:$/;"	l
bset_imm3_abs16	sim/testsuite/sim/h8300/bset.s	/^bset_imm3_abs16:$/;"	l
bset_imm3_ind	sim/testsuite/sim/h8300/bset.s	/^bset_imm3_ind:$/;"	l
bset_imm3_reg8	sim/testsuite/sim/h8300/bset.s	/^bset_imm3_reg8:$/;"	l
bset_imm_reg	sim/testsuite/sim/sh/bset.s	/^bset_imm_reg:$/;"	l
bset_ne_imm3_abs16	sim/testsuite/sim/h8300/bset.s	/^bset_ne_imm3_abs16:$/;"	l
bset_rs8_abs32	sim/testsuite/sim/h8300/bset.s	/^bset_rs8_abs32:$/;"	l
bset_rs8_ind	sim/testsuite/sim/h8300/bset.s	/^bset_rs8_ind:$/;"	l
bset_rs8_rd8	sim/testsuite/sim/h8300/bset.s	/^bset_rs8_rd8:$/;"	l
bsize	include/aout/encap.h	/^  long bsize;$/;"	m	struct:coffheader
bsize	include/coff/alpha.h	/^  unsigned char	bsize[8];	\/* uninitialized data "   "		*\/$/;"	m	struct:external_aouthdr
bsize	include/coff/external.h	/^    char bsize[4];	\/* uninitialized data "   "		*\/$/;"	m	struct:external_aouthdr
bsize	include/coff/external.h	/^  char bsize[4];	\/* Uninitialized data "   ".		*\/$/;"	m	struct:external_aouthdr64
bsize	include/coff/ia64.h	/^  char	bsize[4];		\/* uninitialized data "   "		*\/$/;"	m	struct:__anon1532
bsize	include/coff/internal.h	/^  bfd_vma bsize;		\/* uninitialized data "   "		*\/$/;"	m	struct:internal_aouthdr
bsize	include/coff/mips.h	/^  unsigned char	bsize[4];	\/* uninitialized data "   "		*\/$/;"	m	struct:external_aouthdr
bsize	include/coff/rs6000.h	/^  unsigned char	bsize[4];	\/* uninitialized data "   "	*\/$/;"	m	struct:__anon1506
bsize	include/coff/rs6k64.h	/^  unsigned char	bsize[8];		\/* uninitialized data "   "	*\/$/;"	m	struct:__anon1587
bsize	include/coff/ti.h	/^  char	bsize[4];		\/* uninitialized data "   "		*\/$/;"	m	struct:__anon1573
bsize	libiberty/cplus-dem.c	/^  int bsize;$/;"	m	struct:work_stuff	file:
bskip	zlib/examples/gzjoin.c	/^local void bskip(bin *in, unsigned skip)$/;"	f
bsll	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
bslli	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
bsm	gdb/stubs/m32r-stub.c	/^  int bsm:1;$/;"	m	struct:PSWreg	file:
bsp	gdb/ia64-tdep.c	/^  CORE_ADDR bsp;	\/* points at r32 for the current frame *\/$/;"	m	struct:ia64_frame_cache	file:
bsp	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg bsp;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
bsr	sim/h8300/writecode.c	/^bsr (p, a)$/;"	f	file:
bsr	sim/m32c/timer_a.h	/^  unsigned char bsr;$/;"	m	struct:__anon538
bsr_jsr_func	sim/testsuite/sim/h8300/stack.s	/^bsr_jsr_func:	$/;"	l
bsra	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
bsrai	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
bsrc	sim/testsuite/sim/sh/mov.s	/^bsrc:	.long _bsrc$/;"	l
bsrl	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
bsrli	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
bss_name	bfd/elf32-ppc.c	/^  const char *bss_name;$/;"	m	struct:elf_linker_section	file:
bss_section	gdb/gdb-stabs.h	/^    asection *bss_section;$/;"	m	struct:dbx_symfile_info
bss_start	include/coff/alpha.h	/^  unsigned char bss_start[8];	\/* base of bss used for this file *\/$/;"	m	struct:external_aouthdr
bss_start	include/coff/internal.h	/^  bfd_vma bss_start;		\/* Base of bss section.		*\/$/;"	m	struct:internal_aouthdr
bss_start	include/coff/mips.h	/^  unsigned char bss_start[4];	\/* base of bss used for this file *\/$/;"	m	struct:external_aouthdr
bss_variable	gdb/testsuite/gdb.base/compare-sections.c	/^int bss_variable = 0;$/;"	v
bssbase	bfd/cisco-core.c	/^  char bssbase[4];		\/* Base of .bss section (not in V3 crash info) *\/$/;"	m	struct:__anon1029	file:
bssglobal	gdb/testsuite/gdb.base/nodebug.c	/^int bssglobal;				\/* Should go in global bss *\/$/;"	v
bsslocal	gdb/testsuite/gdb.base/nodebug.c	/^static int bsslocal;			\/* Should go in local bss *\/$/;"	v	file:
bsssec	bfd/libaout.h	/^  asection *bsssec;$/;"	m	struct:aoutdata
bssvar	gdb/testsuite/gdb.base/prelink.c	/^static int bssvar, *bssvarp = &bssvar;$/;"	v	file:
bssvarp	gdb/testsuite/gdb.base/prelink.c	/^static int bssvar, *bssvarp = &bssvar;$/;"	v	file:
bst_b_imm_disp12_reg	sim/testsuite/sim/sh/bst.s	/^bst_b_imm_disp12_reg:$/;"	l
bst_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^bst_imm3_abs8:$/;"	l
bst_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^bst_imm3_reg8:$/;"	l
bst_imm_reg	sim/testsuite/sim/sh/bst.s	/^bst_imm_reg:$/;"	l
bstab	bfd/elf32-avr.c	/^  struct bfd_hash_table bstab;$/;"	m	struct:elf32_avr_link_hash_table	typeref:struct:elf32_avr_link_hash_table::bfd_hash_table	file:
bstab	bfd/elf32-hppa.c	/^  struct bfd_hash_table bstab;$/;"	m	struct:elf32_hppa_link_hash_table	typeref:struct:elf32_hppa_link_hash_table::bfd_hash_table	file:
bstab	bfd/elf32-metag.c	/^  struct bfd_hash_table bstab;$/;"	m	struct:elf_metag_link_hash_table	typeref:struct:elf_metag_link_hash_table::bfd_hash_table	file:
bstab	bfd/elf32-nios2.c	/^    struct bfd_hash_table bstab;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:struct:elf32_nios2_link_hash_table::bfd_hash_table	file:
bstat	bfd/libbfd.h	/^  int (*bstat) (struct bfd *abfd, struct stat *sb);$/;"	m	struct:bfd_iovec
bstream	zlib/contrib/minizip/unzip.c	/^    bz_stream bstream;          \/* bzLib stream structure for bziped *\/$/;"	m	struct:__anon994	file:
bstream	zlib/contrib/minizip/zip.c	/^    bz_stream bstream;          \/* bzLib stream structure for bziped *\/$/;"	m	struct:__anon991	file:
bstring	gdb/bcache.c	/^struct bstring$/;"	s	file:
bstz_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^bstz_imm3_abs8:$/;"	l
bsym	bfd/vms.h	/^  asymbol *bsym;$/;"	m	struct:evax_private_udata_struct
bt	include/coff/sym.h	/^	unsigned bt  : 6;	\/* basic type *\/$/;"	m	struct:__anon1568
btAdr	include/coff/symconst.h	138;"	d
btAdr64	include/coff/symconst.h	170;"	d
btBit	include/coff/symconst.h	161;"	d
btChar	include/coff/symconst.h	139;"	d
btComplex	include/coff/symconst.h	155;"	d
btDComplex	include/coff/symconst.h	156;"	d
btDouble	include/coff/symconst.h	148;"	d
btEnum	include/coff/symconst.h	151;"	d
btFixedDec	include/coff/symconst.h	158;"	d
btFloat	include/coff/symconst.h	147;"	d
btFloatDec	include/coff/symconst.h	159;"	d
btIndirect	include/coff/symconst.h	157;"	d
btInt	include/coff/symconst.h	143;"	d
btInt64	include/coff/symconst.h	171;"	d
btLong	include/coff/symconst.h	145;"	d
btLong64	include/coff/symconst.h	166;"	d
btLongLong	include/coff/symconst.h	164;"	d
btLongLong64	include/coff/symconst.h	168;"	d
btMax	include/coff/symconst.h	173;"	d
btNil	include/coff/symconst.h	137;"	d
btPicture	include/coff/symconst.h	162;"	d
btRange	include/coff/symconst.h	153;"	d
btSet	include/coff/symconst.h	154;"	d
btShort	include/coff/symconst.h	141;"	d
btString	include/coff/symconst.h	160;"	d
btStruct	include/coff/symconst.h	149;"	d
btTypedef	include/coff/symconst.h	152;"	d
btUChar	include/coff/symconst.h	140;"	d
btUInt	include/coff/symconst.h	144;"	d
btUInt64	include/coff/symconst.h	172;"	d
btULong	include/coff/symconst.h	146;"	d
btULong64	include/coff/symconst.h	167;"	d
btULongLong	include/coff/symconst.h	165;"	d
btULongLong64	include/coff/symconst.h	169;"	d
btUShort	include/coff/symconst.h	142;"	d
btUnion	include/coff/symconst.h	150;"	d
btVoid	include/coff/symconst.h	163;"	d
btell	bfd/libbfd.h	/^  file_ptr (*btell) (struct bfd *abfd);$/;"	m	struct:bfd_iovec
btinfo	gdb/btrace.h	/^  const struct btrace_thread_info *btinfo;$/;"	m	struct:btrace_call_iterator	typeref:struct:btrace_call_iterator::btrace_thread_info
btinfo	gdb/btrace.h	/^  const struct btrace_thread_info *btinfo;$/;"	m	struct:btrace_insn_iterator	typeref:struct:btrace_insn_iterator::btrace_thread_info
btowc	libiberty/regex.c	87;"	d	file:
btpy_insn_or_gap_new	gdb/python/py-record-btrace.c	/^btpy_insn_or_gap_new (thread_info *tinfo, Py_ssize_t number)$/;"	f	file:
btpy_list_contains	gdb/python/py-record-btrace.c	/^btpy_list_contains (PyObject *self, PyObject *value)$/;"	f	file:
btpy_list_count	gdb/python/py-record-btrace.c	/^btpy_list_count (PyObject *self, PyObject *value)$/;"	f	file:
btpy_list_index	gdb/python/py-record-btrace.c	/^btpy_list_index (PyObject *self, PyObject *value)$/;"	f	file:
btpy_list_item	gdb/python/py-record-btrace.c	/^btpy_list_item (PyObject *self, Py_ssize_t index)$/;"	f	file:
btpy_list_length	gdb/python/py-record-btrace.c	/^btpy_list_length (PyObject *self)$/;"	f	file:
btpy_list_mapping_methods	gdb/python/py-record-btrace.c	/^static PyMappingMethods btpy_list_mapping_methods =$/;"	v	file:
btpy_list_methods	gdb/python/py-record-btrace.c	/^struct PyMethodDef btpy_list_methods[] =$/;"	v	typeref:struct:PyMethodDef
btpy_list_new	gdb/python/py-record-btrace.c	/^btpy_list_new (thread_info *thread, Py_ssize_t first, Py_ssize_t last, Py_ssize_t step,$/;"	f	file:
btpy_list_object	gdb/python/py-record-btrace.c	/^} btpy_list_object;$/;"	t	typeref:struct:__anon2076	file:
btpy_list_position	gdb/python/py-record-btrace.c	/^btpy_list_position (PyObject *self, PyObject *value)$/;"	f	file:
btpy_list_richcompare	gdb/python/py-record-btrace.c	/^btpy_list_richcompare (PyObject *self, PyObject *other, int op)$/;"	f	file:
btpy_list_sequence_methods	gdb/python/py-record-btrace.c	/^static PySequenceMethods btpy_list_sequence_methods =$/;"	v	file:
btpy_list_slice	gdb/python/py-record-btrace.c	/^btpy_list_slice (PyObject *self, PyObject *value)$/;"	f	file:
btpy_list_type	gdb/python/py-record-btrace.c	/^static PyTypeObject btpy_list_type = {$/;"	v	file:
btrace	gdb/gdbserver/gdbthread.h	/^  struct btrace_target_info *btrace;$/;"	m	struct:thread_info	typeref:struct:thread_info::btrace_target_info
btrace	gdb/gdbthread.h	/^  struct btrace_thread_info btrace {};$/;"	s	class:thread_info
btrace_add_pc	gdb/btrace.c	/^btrace_add_pc (struct thread_info *tp)$/;"	f	file:
btrace_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute btrace_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
btrace_block	gdb/common/btrace-common.h	/^struct btrace_block$/;"	s
btrace_block_s	gdb/common/btrace-common.h	/^DEF_VEC_O (btrace_block_s);$/;"	v
btrace_block_s	gdb/common/btrace-common.h	/^typedef struct btrace_block btrace_block_s;$/;"	t	typeref:struct:btrace_block
btrace_bridge_gaps	gdb/btrace.c	/^btrace_bridge_gaps (struct thread_info *tp, std::vector<unsigned int> &gaps)$/;"	f	file:
btrace_bts_error	gdb/btrace.h	/^enum btrace_bts_error$/;"	g
btrace_call_begin	gdb/btrace.c	/^btrace_call_begin (struct btrace_call_iterator *it,$/;"	f
btrace_call_cmp	gdb/btrace.c	/^btrace_call_cmp (const struct btrace_call_iterator *lhs,$/;"	f
btrace_call_end	gdb/btrace.c	/^btrace_call_end (struct btrace_call_iterator *it,$/;"	f
btrace_call_get	gdb/btrace.c	/^btrace_call_get (const struct btrace_call_iterator *it)$/;"	f
btrace_call_history	gdb/btrace.h	/^struct btrace_call_history$/;"	s
btrace_call_history	gdb/record-btrace.c	/^btrace_call_history (struct ui_out *uiout,$/;"	f	file:
btrace_call_history_insn_range	gdb/record-btrace.c	/^btrace_call_history_insn_range (struct ui_out *uiout,$/;"	f	file:
btrace_call_history_src_line	gdb/record-btrace.c	/^btrace_call_history_src_line (struct ui_out *uiout,$/;"	f	file:
btrace_call_iterator	gdb/btrace.h	/^struct btrace_call_iterator$/;"	s
btrace_call_next	gdb/btrace.c	/^btrace_call_next (struct btrace_call_iterator *it, unsigned int stride)$/;"	f
btrace_call_number	gdb/btrace.c	/^btrace_call_number (const struct btrace_call_iterator *it)$/;"	f
btrace_call_prev	gdb/btrace.c	/^btrace_call_prev (struct btrace_call_iterator *it, unsigned int stride)$/;"	f
btrace_children	gdb/btrace.c	/^static const struct gdb_xml_element btrace_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_clear	gdb/btrace.c	/^btrace_clear (struct thread_info *tp)$/;"	f
btrace_clear_history	gdb/btrace.c	/^btrace_clear_history (struct btrace_thread_info *btinfo)$/;"	f	file:
btrace_compute_ftrace	gdb/btrace.c	/^btrace_compute_ftrace (struct thread_info *tp, struct btrace_data *btrace,$/;"	f	file:
btrace_compute_ftrace_1	gdb/btrace.c	/^btrace_compute_ftrace_1 (struct thread_info *tp,$/;"	f	file:
btrace_compute_ftrace_bts	gdb/btrace.c	/^btrace_compute_ftrace_bts (struct thread_info *tp,$/;"	f	file:
btrace_compute_ftrace_pt	gdb/btrace.c	/^btrace_compute_ftrace_pt (struct thread_info *tp,$/;"	f	file:
btrace_compute_src_line_range	gdb/record-btrace.c	/^btrace_compute_src_line_range (const struct btrace_function *bfun,$/;"	f	file:
btrace_conf	gdb/btrace.c	/^btrace_conf (const struct btrace_thread_info *btinfo)$/;"	f
btrace_conf	gdb/remote.c	/^remote_target::btrace_conf (const struct btrace_target_info *tinfo)$/;"	f	class:remote_target
btrace_conf	gdb/target-delegates.c	/^debug_target::btrace_conf (const struct btrace_target_info *arg0)$/;"	f	class:debug_target
btrace_conf	gdb/target-delegates.c	/^dummy_target::btrace_conf (const struct btrace_target_info *arg0)$/;"	f	class:dummy_target
btrace_conf	gdb/target-delegates.c	/^target_ops::btrace_conf (const struct btrace_target_info *arg0)$/;"	f	class:target_ops
btrace_conf	gdb/x86-linux-nat.c	/^x86_linux_nat_target::btrace_conf (const struct btrace_target_info *btinfo)$/;"	f	class:x86_linux_nat_target
btrace_conf_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute btrace_conf_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
btrace_conf_bts_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute btrace_conf_bts_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
btrace_conf_children	gdb/btrace.c	/^static const struct gdb_xml_element btrace_conf_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_conf_elements	gdb/btrace.c	/^static const struct gdb_xml_element btrace_conf_elements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_conf_pt_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute btrace_conf_pt_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
btrace_config	gdb/common/btrace-common.h	/^struct btrace_config$/;"	s
btrace_config_bts	gdb/common/btrace-common.h	/^struct btrace_config_bts$/;"	s
btrace_config_pt	gdb/common/btrace-common.h	/^struct btrace_config_pt$/;"	s
btrace_cpu	gdb/common/btrace-common.h	/^struct btrace_cpu$/;"	s
btrace_cpu_vendor	gdb/common/btrace-common.h	/^enum btrace_cpu_vendor$/;"	g
btrace_data	gdb/common/btrace-common.h	/^struct btrace_data$/;"	s
btrace_data_append	gdb/common/btrace-common.c	/^btrace_data_append (struct btrace_data *dst,$/;"	f
btrace_data_bts	gdb/common/btrace-common.h	/^struct btrace_data_bts$/;"	s
btrace_data_pt	gdb/common/btrace-common.h	/^struct btrace_data_pt$/;"	s
btrace_data_pt_config	gdb/common/btrace-common.h	/^struct btrace_data_pt_config$/;"	s
btrace_decode_error	gdb/btrace.c	/^btrace_decode_error (enum btrace_format format, int errcode)$/;"	f
btrace_disable	gdb/btrace.c	/^btrace_disable (struct thread_info *tp)$/;"	f
btrace_elements	gdb/btrace.c	/^static const struct gdb_xml_element btrace_elements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_enable	gdb/btrace.c	/^btrace_enable (struct thread_info *tp, const struct btrace_config *conf)$/;"	f
btrace_ends_with_single_insn	gdb/btrace.c	/^btrace_ends_with_single_insn (const struct btrace_thread_info *btinfo)$/;"	f	file:
btrace_error	gdb/common/btrace-common.h	/^enum btrace_error$/;"	g
btrace_fetch	gdb/btrace.c	/^btrace_fetch (struct thread_info *tp, const struct btrace_cpu *cpu)$/;"	f
btrace_finalize_ftrace	gdb/btrace.c	/^btrace_finalize_ftrace (struct thread_info *tp, std::vector<unsigned int> &gaps)$/;"	f	file:
btrace_finalize_ftrace_pt	gdb/btrace.c	/^static void btrace_finalize_ftrace_pt (struct pt_insn_decoder *decoder,$/;"	f	file:
btrace_find_call_by_number	gdb/btrace.c	/^btrace_find_call_by_number (struct btrace_call_iterator *it,$/;"	f
btrace_find_insn_by_number	gdb/btrace.c	/^btrace_find_insn_by_number (struct btrace_insn_iterator *it,$/;"	f
btrace_find_line_range	gdb/record-btrace.c	/^btrace_find_line_range (CORE_ADDR pc)$/;"	f	file:
btrace_format	gdb/common/btrace-common.h	/^enum btrace_format$/;"	g
btrace_format_short_string	gdb/common/btrace-common.c	/^btrace_format_short_string (enum btrace_format format)$/;"	f
btrace_format_string	gdb/common/btrace-common.c	/^btrace_format_string (enum btrace_format format)$/;"	f
btrace_frame_cache	gdb/record-btrace.c	/^struct btrace_frame_cache$/;"	s	file:
btrace_free_objfile	gdb/btrace.c	/^btrace_free_objfile (struct objfile *objfile)$/;"	f
btrace_func_from_recpy_func	gdb/python/py-record-btrace.c	/^btrace_func_from_recpy_func (const PyObject * const pyobject)$/;"	f	file:
btrace_function	gdb/btrace.h	/^  btrace_function (struct minimal_symbol *msym_, struct symbol *sym_,$/;"	f	struct:btrace_function
btrace_function	gdb/btrace.h	/^struct btrace_function$/;"	s
btrace_function_flag	gdb/btrace.h	/^enum btrace_function_flag$/;"	g
btrace_get_bfun_name	gdb/record-btrace.c	/^btrace_get_bfun_name (const struct btrace_function *bfun)$/;"	f	file:
btrace_get_frame_function	gdb/record-btrace.c	/^btrace_get_frame_function (struct frame_info *frame)$/;"	f	file:
btrace_insn	gdb/btrace.h	/^struct btrace_insn$/;"	s
btrace_insn_begin	gdb/btrace.c	/^btrace_insn_begin (struct btrace_insn_iterator *it,$/;"	f
btrace_insn_class	gdb/btrace.h	/^enum btrace_insn_class$/;"	g
btrace_insn_cmp	gdb/btrace.c	/^btrace_insn_cmp (const struct btrace_insn_iterator *lhs,$/;"	f
btrace_insn_end	gdb/btrace.c	/^btrace_insn_end (struct btrace_insn_iterator *it,$/;"	f
btrace_insn_flag	gdb/btrace.h	/^enum btrace_insn_flag$/;"	g
btrace_insn_from_recpy_insn	gdb/python/py-record-btrace.c	/^btrace_insn_from_recpy_insn (const PyObject * const pyobject)$/;"	f	file:
btrace_insn_get	gdb/btrace.c	/^btrace_insn_get (const struct btrace_insn_iterator *it)$/;"	f
btrace_insn_get_error	gdb/btrace.c	/^btrace_insn_get_error (const struct btrace_insn_iterator *it)$/;"	f
btrace_insn_history	gdb/btrace.h	/^struct btrace_insn_history$/;"	s
btrace_insn_history	gdb/record-btrace.c	/^btrace_insn_history (struct ui_out *uiout,$/;"	f	file:
btrace_insn_iterator	gdb/btrace.h	/^struct btrace_insn_iterator$/;"	s
btrace_insn_next	gdb/btrace.c	/^btrace_insn_next (struct btrace_insn_iterator *it, unsigned int stride)$/;"	f
btrace_insn_number	gdb/btrace.c	/^btrace_insn_number (const struct btrace_insn_iterator *it)$/;"	f
btrace_insn_prev	gdb/btrace.c	/^btrace_insn_prev (struct btrace_insn_iterator *it, unsigned int stride)$/;"	f
btrace_is_empty	gdb/btrace.c	/^btrace_is_empty (struct thread_info *tp)$/;"	f
btrace_is_replaying	gdb/btrace.c	/^btrace_is_replaying (struct thread_info *tp)$/;"	f
btrace_line_range	gdb/record-btrace.c	/^struct btrace_line_range$/;"	s	file:
btrace_line_range_add	gdb/record-btrace.c	/^btrace_line_range_add (struct btrace_line_range range, int line)$/;"	f	file:
btrace_line_range_contains_range	gdb/record-btrace.c	/^btrace_line_range_contains_range (struct btrace_line_range lhs,$/;"	f	file:
btrace_line_range_is_empty	gdb/record-btrace.c	/^btrace_line_range_is_empty (struct btrace_line_range range)$/;"	f	file:
btrace_maint_clear	gdb/btrace.c	/^btrace_maint_clear (struct btrace_thread_info *btinfo)$/;"	f	file:
btrace_maint_decode_pt	gdb/btrace.c	/^btrace_maint_decode_pt (struct btrace_maint_info *maint,$/;"	f	file:
btrace_maint_info	gdb/btrace.h	/^struct btrace_maint_info$/;"	s
btrace_maint_packet_history	gdb/btrace.h	/^struct btrace_maint_packet_history$/;"	s
btrace_maint_print_packets	gdb/btrace.c	/^btrace_maint_print_packets (struct btrace_thread_info *btinfo,$/;"	f	file:
btrace_maint_update_packets	gdb/btrace.c	/^btrace_maint_update_packets (struct btrace_thread_info *btinfo,$/;"	f	file:
btrace_maint_update_pt_packets	gdb/btrace.c	/^btrace_maint_update_pt_packets (struct btrace_thread_info *btinfo)$/;"	f	file:
btrace_mk_line_range	gdb/record-btrace.c	/^btrace_mk_line_range (struct symtab *symtab, int begin, int end)$/;"	f	file:
btrace_print_lines	gdb/record-btrace.c	/^btrace_print_lines (struct btrace_line_range lines, struct ui_out *uiout,$/;"	f	file:
btrace_pt_children	gdb/btrace.c	/^static const struct gdb_xml_element btrace_pt_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_pt_config_children	gdb/btrace.c	/^static const struct gdb_xml_element btrace_pt_config_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
btrace_pt_config_cpu_attributes	gdb/btrace.c	/^static const struct gdb_xml_attribute btrace_pt_config_cpu_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
btrace_pt_error	gdb/btrace.h	/^enum btrace_pt_error$/;"	g
btrace_pt_packet	gdb/btrace.h	/^struct btrace_pt_packet$/;"	s
btrace_pt_packet_s	gdb/btrace.h	/^DEF_VEC_O (btrace_pt_packet_s);$/;"	v
btrace_pt_packet_s	gdb/btrace.h	/^typedef struct btrace_pt_packet btrace_pt_packet_s;$/;"	t	typeref:struct:btrace_pt_packet
btrace_pt_readmem_callback	gdb/btrace.c	/^btrace_pt_readmem_callback (gdb_byte *buffer, size_t size,$/;"	f	file:
btrace_read_config	gdb/remote.c	/^btrace_read_config (struct btrace_config *conf)$/;"	f	file:
btrace_read_type	gdb/common/btrace-common.h	/^enum btrace_read_type$/;"	g
btrace_set_call_history	gdb/btrace.c	/^btrace_set_call_history (struct btrace_thread_info *btinfo,$/;"	f
btrace_set_insn_history	gdb/btrace.c	/^btrace_set_insn_history (struct btrace_thread_info *btinfo,$/;"	f
btrace_step_again	gdb/record-btrace.c	/^btrace_step_again (void)$/;"	f	file:
btrace_step_no_history	gdb/record-btrace.c	/^btrace_step_no_history (void)$/;"	f	file:
btrace_step_no_resumed	gdb/record-btrace.c	/^btrace_step_no_resumed (void)$/;"	f	file:
btrace_step_spurious	gdb/record-btrace.c	/^btrace_step_spurious (void)$/;"	f	file:
btrace_step_stopped	gdb/record-btrace.c	/^btrace_step_stopped (void)$/;"	f	file:
btrace_step_stopped_on_request	gdb/record-btrace.c	/^btrace_step_stopped_on_request (void)$/;"	f	file:
btrace_stitch_bts	gdb/btrace.c	/^btrace_stitch_bts (struct btrace_data_bts *btrace, struct thread_info *tp)$/;"	f	file:
btrace_stitch_trace	gdb/btrace.c	/^btrace_stitch_trace (struct btrace_data *btrace, struct thread_info *tp)$/;"	f	file:
btrace_sync_conf	gdb/remote.c	/^remote_target::btrace_sync_conf (const btrace_config *conf)$/;"	f	class:remote_target
btrace_target_info	gdb/nat/linux-btrace.h	/^struct btrace_target_info$/;"	s
btrace_target_info	gdb/remote.c	/^struct btrace_target_info$/;"	s	file:
btrace_teardown	gdb/btrace.c	/^btrace_teardown (struct thread_info *tp)$/;"	f
btrace_this_cpu	gdb/nat/linux-btrace.c	/^btrace_this_cpu (void)$/;"	f	file:
btrace_thread_flag	gdb/btrace.h	/^enum btrace_thread_flag$/;"	g
btrace_thread_flag_to_str	gdb/record-btrace.c	/^btrace_thread_flag_to_str (enum btrace_thread_flag flag)$/;"	f	file:
btrace_thread_info	gdb/btrace.h	/^struct btrace_thread_info$/;"	s
btrace_tinfo_bts	gdb/nat/linux-btrace.h	/^struct btrace_tinfo_bts$/;"	s
btrace_tinfo_pt	gdb/nat/linux-btrace.h	/^struct btrace_tinfo_pt$/;"	s
btrace_ui_out_decode_error	gdb/record-btrace.c	/^btrace_ui_out_decode_error (struct ui_out *uiout, int errcode,$/;"	f	file:
bts	gdb/btrace.h	/^    } bts;$/;"	m	union:btrace_maint_info::__anon1867	typeref:struct:btrace_maint_info::__anon1867::__anon1868
bts	gdb/common/btrace-common.h	/^    struct btrace_data_bts bts;$/;"	m	union:btrace_data::__anon1765	typeref:struct:btrace_data::__anon1765::btrace_data_bts
bts	gdb/common/btrace-common.h	/^  struct btrace_config_bts bts;$/;"	m	struct:btrace_config	typeref:struct:btrace_config::btrace_config_bts
bts	gdb/nat/linux-btrace.c	/^  struct perf_event_bts bts;$/;"	m	struct:perf_event_sample	typeref:struct:perf_event_sample::perf_event_bts	file:
bts	gdb/nat/linux-btrace.h	/^    struct btrace_tinfo_bts bts;$/;"	m	union:btrace_target_info::__anon1692	typeref:struct:btrace_target_info::__anon1692::btrace_tinfo_bts
bts	gdb/nat/linux-btrace.h	/^  struct perf_event_buffer bts;$/;"	m	struct:btrace_tinfo_bts	typeref:struct:btrace_tinfo_bts::perf_event_buffer
btst_imm3_abs16	sim/testsuite/sim/h8300/band.s	/^btst_imm3_abs16:$/;"	l
btst_imm3_abs32	sim/testsuite/sim/h8300/band.s	/^btst_imm3_abs32:$/;"	l
btst_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^btst_imm3_abs8:$/;"	l
btst_imm3_ind	sim/testsuite/sim/h8300/band.s	/^btst_imm3_ind:$/;"	l
btst_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^btst_imm3_reg8:$/;"	l
btst_nop_op	gdb/cris-tdep.c	/^btst_nop_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
btypevec	libiberty/cplus-dem.c	/^  char **btypevec;$/;"	m	struct:work_stuff	file:
bu16	sim/bfin/bfin-sim.h	/^typedef uint16_t bu16;$/;"	t
bu16	sim/testsuite/sim/bfin/test.h	/^typedef unsigned short bu16;$/;"	t
bu32	opcodes/bfin-dis.c	/^typedef unsigned int bu32;$/;"	t	file:
bu32	sim/bfin/bfin-sim.h	/^typedef uint32_t bu32;$/;"	t
bu32	sim/testsuite/sim/bfin/test.h	/^typedef unsigned long bu32;$/;"	t
bu40	sim/bfin/bfin-sim.h	/^typedef uint64_t bu40;$/;"	t
bu64	sim/bfin/bfin-sim.h	/^typedef uint64_t bu64;$/;"	t
bu8	sim/bfin/bfin-sim.h	/^typedef uint8_t bu8;$/;"	t
bu8	sim/testsuite/sim/bfin/test.h	/^typedef unsigned char bu8;$/;"	t
bubblenum_3	include/opcode/score-datadep.h	/^  int bubblenum_3;$/;"	m	struct:data_dependency
bubblenum_7	include/opcode/score-datadep.h	/^  int bubblenum_7;$/;"	m	struct:data_dependency
buc	sim/aarch64/simulator.c	/^buc (sim_cpu *cpu, int32_t offset)$/;"	f	file:
bucket	gdb/bcache.c	/^  struct bstring **bucket;$/;"	m	struct:bcache	typeref:struct:bcache::bstring	file:
bucket_count	bfd/elf32-xtensa.c	/^  unsigned bucket_count;$/;"	m	struct:value_map_hash_table_struct	file:
bucket_count	gdb/dwarf2read.c	/^  uint32_t tu_count, bucket_count, name_count;$/;"	m	struct:mapped_index_base	file:
bucket_table_reordered	gdb/dwarf2read.c	/^  const uint32_t *bucket_table_reordered, *hash_table_reordered;$/;"	m	struct:mapped_index_base	file:
bucketcount	bfd/elf-bfd.h	/^  bfd_size_type bucketcount;$/;"	m	struct:elf_link_hash_table
bucketcount	bfd/elflink.c	/^  unsigned long int bucketcount;$/;"	m	struct:collect_gnu_hash_codes	file:
buckets	bfd/elf32-xtensa.c	/^  value_map **buckets;$/;"	m	struct:value_map_hash_table_struct	file:
buckets	gdb/dictionary.c	/^  struct symbol **buckets;$/;"	m	struct:dictionary_hashed	typeref:struct:dictionary_hashed::symbol	file:
buckets	gdb/dictionary.c	/^  struct symbol **buckets;$/;"	m	struct:dictionary_hashed_expandable	typeref:struct:dictionary_hashed_expandable::symbol	file:
buf	bfd/mmo.c	/^    bfd_byte buf[4];$/;"	m	struct:mmo_data_struct	file:
buf	bfd/vms.h	/^  unsigned char *buf;$/;"	m	struct:vms_rec_rd
buf	bfd/vms.h	/^  unsigned char *buf;$/;"	m	struct:vms_rec_wr
buf	gdb/ax.h	/^    unsigned char *buf;$/;"	m	struct:agent_expr
buf	gdb/common/common-exceptions.c	/^  jmp_buf buf;$/;"	m	struct:catcher	file:
buf	gdb/corelow.c	/^  gdb_byte *buf;$/;"	m	struct:spuid_list	file:
buf	gdb/gdbserver/linux-mips-low.c	/^  unsigned char buf[8];$/;"	m	union:mips_register	file:
buf	gdb/gdbserver/linux-nios2-low.c	/^  unsigned char buf[4];$/;"	m	union:nios2_register	file:
buf	gdb/gdbserver/linux-tic6x-low.c	/^  unsigned char buf[4];$/;"	m	union:tic6x_register	file:
buf	gdb/infrun.h	/^  gdb::byte_vector buf;$/;"	m	struct:buf_displaced_step_closure
buf	gdb/record-full.c	/^    gdb_byte buf[2 * sizeof (gdb_byte *)];$/;"	m	union:record_full_reg_entry::__anon1839	file:
buf	gdb/record-full.c	/^    gdb_byte buf[sizeof (gdb_byte *)];$/;"	m	union:record_full_mem_entry::__anon1838	file:
buf	gdb/record-full.c	/^  bfd_byte *buf;$/;"	m	struct:record_full_core_buf_entry	file:
buf	gdb/remote.c	/^  gdb_byte *buf = nullptr;$/;"	m	struct:readahead_cache	file:
buf	gdb/serial.h	/^    unsigned char buf[BUFSIZ];	\/* Da buffer itself *\/$/;"	m	struct:serial
buf	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  unsigned char *buf;$/;"	m	struct:elfbuf	file:
buf	gdb/testsuite/gdb.base/call-strs.c	/^char buf[100];$/;"	v
buf	gdb/testsuite/gdb.base/longest-types.c	/^  char buf[0xffff000000];$/;"	m	struct:foo	file:
buf	gdb/testsuite/gdb.base/watchpoint-reuse-slot.c	/^union aligned_buf buf;$/;"	v	typeref:union:aligned_buf
buf	gdb/testsuite/gdb.base/watchpoint.c	/^char buf[30] = "testtesttesttesttesttesttestte";$/;"	v
buf	gdb/testsuite/gdb.dwarf2/var-access.c	/^char buf[] = {0, 1, 2, 3, 4, 5, 6, 7};$/;"	v
buf	gdb/testsuite/gdb.reverse/fstatat-reverse.c	/^struct stat buf;$/;"	v	typeref:struct:stat
buf	gdb/testsuite/gdb.reverse/readv-reverse.c	/^char buf[5];$/;"	v
buf	gdb/testsuite/gdb.reverse/watch-reverse.c	/^char buf[10];$/;"	v
buf	gdb/testsuite/gdb.trace/status-stop.c	/^int buf[1024];$/;"	v
buf	gdb/valprint.c	/^  const gdb_byte *buf;$/;"	m	struct:converted_character	file:
buf	libiberty/cp-demangle.c	/^  char *buf;$/;"	m	struct:d_growable_string	file:
buf	libiberty/cp-demangle.c	/^  char buf[D_PRINT_BUFFER_LENGTH];$/;"	m	struct:d_print_info	file:
buf	readline/examples/rlfe/rlfe.c	/^static char buf[1024];$/;"	v	file:
buf	sim/bfin/machs.c	/^  const char *buf;$/;"	m	struct:bfrom	file:
buf	sim/common/hw-tree.c	/^  char buf[1024];$/;"	m	struct:_name_specifier	file:
buf	sim/ppc/hw_sem.c	/^  struct semid_ds *buf;$/;"	m	union:semun	typeref:struct:semun::semid_ds	file:
buf	sim/ppc/tree.c	/^  char buf[1024];$/;"	m	struct:_name_specifier	file:
buf	zlib/contrib/inflate86/inffast.S	/^#define buf            28  \/* char[ 12 ] *\/$/;"	d
buf	zlib/examples/gzappend.c	/^    unsigned char *buf;         \/* buffer *\/$/;"	m	struct:__anon997	file:
buf	zlib/examples/gzjoin.c	/^    unsigned char *buf;     \/* allocated buffer of length CHUNK *\/$/;"	m	struct:__anon996	file:
buf1	gdb/testsuite/gdb.base/auxv.c	/^char *buf1;$/;"	v
buf1	gdb/testsuite/gdb.base/coremaker.c	/^char *buf1;$/;"	v
buf1	gdb/testsuite/gdb.python/py-strfns.c	/^const char buf1[] = { 0, 1, 2, 3 };$/;"	v
buf2	gdb/testsuite/gdb.base/auxv.c	/^char *buf2;$/;"	v
buf2	gdb/testsuite/gdb.base/coremaker.c	/^char *buf2;$/;"	v
buf2	gdb/testsuite/gdb.base/longest-types.c	/^  char buf2[2];$/;"	m	struct:foo	file:
buf2	gdb/testsuite/gdb.python/py-strfns.c	/^const char buf2[] = { 0, 1, 2, 3 };$/;"	v
buf3	gdb/testsuite/gdb.python/py-strfns.c	/^const char buf3[] = { 0, 1, 2, 4 };$/;"	v
buf_count	readline/examples/rlfe/rlfe.c	/^static int buf_count = 0;$/;"	v	file:
buf_displaced_step_closure	gdb/infrun.h	/^  buf_displaced_step_closure (int buf_size)$/;"	f	struct:buf_displaced_step_closure
buf_displaced_step_closure	gdb/infrun.h	/^struct buf_displaced_step_closure : displaced_step_closure$/;"	s
buf_size	bfd/vms.h	/^  unsigned int buf_size;$/;"	m	struct:vms_rec_rd
buf_zero	gdb/testsuite/gdb.base/stale-infcall.c	/^static char buf_zero[BUFSIZE];$/;"	v	file:
bufcnt	gdb/serial.h	/^    int bufcnt;			\/* Amount of data remaining in receive$/;"	m	struct:serial
buff20	bfd/coff-rs6000.c	/^static char buff20[XCOFFARMAGBIG_ELEMENT_SIZE + 1];$/;"	v	file:
buffer	bfd/doc/chew.c	/^typedef struct buffer$/;"	s	file:
buffer	bfd/libbfd-in.h	/^  bfd_byte *buffer;$/;"	m	struct:bfd_in_memory
buffer	bfd/libbfd.h	/^  bfd_byte *buffer;$/;"	m	struct:bfd_in_memory
buffer	gdb/common/buffer.h	/^  char *buffer;$/;"	m	struct:buffer
buffer	gdb/common/buffer.h	/^struct buffer$/;"	s
buffer	gdb/dwarf2read.c	/^  const gdb_byte *buffer;$/;"	m	struct:die_reader_specs	file:
buffer	gdb/dwarf2read.h	/^  const gdb_byte *buffer;$/;"	m	struct:dwarf2_section_info
buffer	gdb/python/py-inferior.c	/^  void *buffer;$/;"	m	struct:__anon2079	file:
buffer	gdb/symfile.c	/^  gdb_byte *buffer;$/;"	m	struct:load_progress_section_data	file:
buffer	gdb/testsuite/gdb.base/bp-permanent.c	/^unsigned char buffer[16];$/;"	v
buffer	gdb/testsuite/gdb.dwarf2/ada-valprint-error.c	/^int buffer[] = {0, 0};$/;"	v
buffer	gdb/testsuite/gdb.dwarf2/variant.c	/^unsigned char buffer[8];$/;"	v
buffer	gdb/testsuite/gdb.mi/gdb792.cc	/^		char buffer[10];$/;"	m	class:A	file:
buffer	include/dis-asm.h	/^  bfd_byte *buffer;$/;"	m	struct:disassemble_info
buffer	include/gdb/callback.h	/^    char *buffer;$/;"	m	struct:host_callback_struct::pipe_write_buffer
buffer	include/sha1.h	/^  sha1_uint32 buffer[32];$/;"	m	struct:sha1_ctx
buffer	include/xregex2.h	/^  unsigned char *buffer;$/;"	m	struct:re_pattern_buffer
buffer	libiberty/simple-object-common.h	/^  const void *buffer;$/;"	m	struct:simple_object_write_section_buffer
buffer	opcodes/z80-dis.c	/^struct buffer$/;"	s	file:
buffer	readline/readline.h	/^  char *buffer;$/;"	m	struct:readline_state
buffer	sim/bfin/dv-bfin_trace.c	/^  struct bfin_trace_entry buffer[SIM_BFIN_TRACE_LEN];$/;"	m	struct:bfin_trace	typeref:struct:bfin_trace::bfin_trace_entry	file:
buffer	sim/common/cgen-trace.h	/^  char *buffer;$/;"	m	struct:__anon626
buffer	sim/common/dv-pal.c	/^  char buffer;$/;"	m	struct:_hw_pal_console_buffer	file:
buffer	sim/common/sim-core.h	/^  void *buffer;$/;"	m	struct:_sim_core_mapping
buffer	sim/common/sim-memopt.h	/^  void *buffer;$/;"	m	struct:_sim_memopt
buffer	sim/igen/table.c	/^  char *buffer;$/;"	m	struct:_open_table	file:
buffer	sim/mips/dv-tx3904sio.c	/^  unsigned_1 *buffer;$/;"	m	struct:tx3904sio_fifo	file:
buffer	sim/ppc/corefile.c	/^  void *buffer;$/;"	m	struct:_core_mapping	file:
buffer	sim/ppc/hw_pal.c	/^  char buffer;$/;"	m	struct:_hw_pal_console_buffer	file:
buffer	sim/ppc/table.c	/^  char *buffer;$/;"	m	struct:_open_table	file:
buffer	zlib/contrib/iostream/zfstream.h	/^  gzfilebuf buffer;$/;"	m	class:gzfilestream_common
buffer	zlib/contrib/iostream3/zfstream.h	/^  char_type* buffer;$/;"	m	class:gzfilebuf
buffer	zlib/contrib/untgz/untgz.c	/^  char               buffer[BLOCKSIZE];$/;"	m	union:tar_buffer	file:
buffer1	sim/testsuite/sim/or1k/load.S	/^buffer1:  .word 0x00000000$/;"	l
buffer2	gdb/testsuite/gdb.dwarf2/variant.c	/^unsigned char buffer2[8];$/;"	v
buffer2	sim/testsuite/sim/or1k/load.S	/^buffer2:  .word 0x00000000$/;"	l
buffer3	sim/testsuite/sim/or1k/load.S	/^buffer3:  .word 0x00000000$/;"	l
buffer4	sim/testsuite/sim/or1k/load.S	/^buffer4:  .word 0x00000000$/;"	l
buffer5	sim/testsuite/sim/or1k/load.S	/^buffer5:$/;"	l
buffer_end	gdb/dwarf2read.c	/^  const gdb_byte *buffer_end;$/;"	m	struct:die_reader_specs	file:
buffer_finish	gdb/common/buffer.c	/^buffer_finish (struct buffer *buffer)$/;"	f
buffer_free	gdb/common/buffer.c	/^buffer_free (struct buffer *buffer)$/;"	f
buffer_free	gdb/tracepoint.h	/^  int buffer_free;$/;"	m	struct:trace_status
buffer_grow	gdb/common/buffer.c	/^buffer_grow (struct buffer *buffer, const char *data, size_t size)$/;"	f
buffer_grow_char	gdb/common/buffer.h	/^buffer_grow_char (struct buffer *buffer, char c)$/;"	f
buffer_grow_str	gdb/common/buffer.h	63;"	d
buffer_grow_str0	gdb/common/buffer.h	65;"	d
buffer_init	gdb/common/buffer.c	/^buffer_init (struct buffer *buffer)$/;"	f
buffer_length	include/dis-asm.h	/^  size_t buffer_length;$/;"	m	struct:disassemble_info
buffer_procs	gdb/python/py-inferior.c	/^static PyBufferProcs buffer_procs = {$/;"	v	file:
buffer_procs	gdb/python/py-inferior.c	/^static PyBufferProcs buffer_procs =$/;"	v	file:
buffer_read_memory	opcodes/dis-buf.c	/^buffer_read_memory (bfd_vma memaddr,$/;"	f
buffer_size	gdb/common/buffer.h	/^  size_t buffer_size; \/* allocated size *\/$/;"	m	struct:buffer
buffer_size	gdb/tracepoint.h	/^  int buffer_size;$/;"	m	struct:trace_status
buffer_size	zlib/contrib/iostream3/zfstream.h	/^  std::streamsize buffer_size;$/;"	m	class:gzfilebuf
buffer_vma	include/dis-asm.h	/^  bfd_vma buffer_vma;$/;"	m	struct:disassemble_info
buffer_xml_printf	gdb/common/buffer.c	/^buffer_xml_printf (struct buffer *buffer, const char *format, ...)$/;"	f
buffered_data	zlib/contrib/minizip/zip.c	/^    Byte buffered_data[Z_BUFSIZE];\/* buffer contain compressed data to be writ*\/$/;"	m	struct:__anon991	file:
buffers	libiberty/simple-object-common.h	/^  struct simple_object_write_section_buffer *buffers;$/;"	m	struct:simple_object_write_section_struct	typeref:struct:simple_object_write_section_struct::simple_object_write_section_buffer
buflen	gdb/valprint.c	/^  size_t buflen;$/;"	m	struct:converted_character	file:
buflen	include/md5.h	/^  md5_uint32 buflen;$/;"	m	struct:md5_ctx
buflen	include/sha1.h	/^  sha1_uint32 buflen;$/;"	m	struct:sha1_ctx
buflen	readline/readline.h	/^  int buflen;$/;"	m	struct:readline_state
bufp	gdb/serial.h	/^    unsigned char *bufp;	\/* Current byte *\/$/;"	m	struct:serial
bufptr	sim/common/cgen-trace.c	/^static char *bufptr;$/;"	v	file:
bufsize	gdb/remote.c	/^  size_t bufsize = 0;$/;"	m	struct:readahead_cache	file:
bug_14741	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^bug_14741()$/;"	f	file:
bug_14741	gdb/testsuite/gdb.python/py-prettyprint.c	/^bug_14741()$/;"	f	file:
bug_map	sim/ppc/emul_bugapi.c	/^struct bug_map {$/;"	s	file:
bug_mapping	sim/ppc/emul_bugapi.c	/^static const struct bug_map bug_mapping[] = {$/;"	v	typeref:struct:bug_map	file:
build_ARC_extmap	opcodes/arc-ext.c	/^build_ARC_extmap (bfd *text_bfd)$/;"	f
build_address_decoder	sim/ppc/hw_ide.c	/^build_address_decoder(device *me,$/;"	f	file:
build_address_symbolic	gdb/printcmd.c	/^build_address_symbolic (struct gdbarch *gdbarch,$/;"	f
build_arg_exprs	gdb/dtrace-probe.c	/^dtrace_probe::build_arg_exprs (struct gdbarch *gdbarch)$/;"	f	class:dtrace_probe
build_argc_argv	gdb/compile/compile.c	/^build_argc_argv (const char *s, int *argcp, char ***argvp)$/;"	f	file:
build_asm_hash_table	opcodes/cgen-asm.c	/^build_asm_hash_table (CGEN_CPU_DESC cd)$/;"	f	file:
build_bl_tree	zlib/trees.c	/^local int build_bl_tree(s)$/;"	f
build_bp_list	gdb/python/py-breakpoint.c	/^build_bp_list (struct breakpoint *b, void *arg)$/;"	f	file:
build_bpstat_chain	gdb/breakpoint.c	/^build_bpstat_chain (const address_space *aspace, CORE_ADDR bp_addr,$/;"	f
build_call_tree	bfd/elf32-spu.c	/^build_call_tree (struct bfd_link_info *info)$/;"	f	file:
build_command_line	gdb/cli/cli-script.c	/^build_command_line (enum command_control_type type, const char *args)$/;"	f	file:
build_completion_result	gdb/completer.c	/^completion_tracker::build_completion_result (const char *text,$/;"	f	class:completion_tracker
build_d_types	gdb/d-lang.c	/^build_d_types (struct gdbarch *gdbarch)$/;"	f	file:
build_debug_section	bfd/coffgen.c	/^build_debug_section (bfd *abfd, asection ** sect_return)$/;"	f	file:
build_dis_hash_table	opcodes/cgen-dis.c	/^build_dis_hash_table (CGEN_CPU_DESC cd)$/;"	f	file:
build_error_marker_type	gdb/dwarf2read.c	/^build_error_marker_type (struct dwarf2_cu *cu, struct die_info *die)$/;"	f	file:
build_fortran_types	gdb/f-lang.c	/^build_fortran_types (struct gdbarch *gdbarch)$/;"	f	file:
build_gdb_vtable_type	gdb/gnu-v3-abi.c	/^build_gdb_vtable_type (struct gdbarch *arch)$/;"	f	file:
build_global_entry_stubs_and_plt	bfd/elf64-ppc.c	/^build_global_entry_stubs_and_plt (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
build_go_types	gdb/go-lang.c	/^build_go_types (struct gdbarch *gdbarch)$/;"	f	file:
build_hash_table	opcodes/nds32-asm.c	/^build_hash_table (const void *base, size_t size)$/;"	f	file:
build_hash_table	opcodes/sparc-dis.c	/^build_hash_table (const sparc_opcode **opcode_table,$/;"	f	file:
build_hw_table	opcodes/epiphany-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/fr30-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/frv-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/ip2k-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/iq2000-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/lm32-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/m32c-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/m32r-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/mep-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/mt-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/or1k-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/xc16x-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	opcodes/xstormy16-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	sim/cris/cris-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_hw_table	sim/sh64/sh-desc.c	/^build_hw_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_id	bfd/bfd-in2.h	/^  const struct bfd_build_id *build_id;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_build_id
build_id	bfd/elf-bfd.h	/^  } build_id;$/;"	m	struct:output_elf_obj_tdata	typeref:struct:output_elf_obj_tdata::__anon1045
build_id	bfd/format.c	/^  const struct bfd_build_id *build_id;$/;"	m	struct:bfd_preserve	typeref:struct:bfd_preserve::bfd_build_id	file:
build_id	bfd/libcoff-in.h	/^  } build_id;$/;"	m	struct:pe_tdata	typeref:struct:pe_tdata::__anon1006
build_id	bfd/libcoff.h	/^  } build_id;$/;"	m	struct:pe_tdata	typeref:struct:pe_tdata::__anon1010
build_id_bfd_get	gdb/build-id.c	/^build_id_bfd_get (bfd *abfd)$/;"	f
build_id_to_debug_bfd	gdb/build-id.c	/^build_id_to_debug_bfd (size_t build_id_len, const bfd_byte *build_id)$/;"	f
build_id_verify	gdb/build-id.c	/^build_id_verify (bfd *abfd, size_t check_len, const bfd_byte *check)$/;"	f
build_ifield_table	opcodes/epiphany-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/fr30-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/frv-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/ip2k-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/iq2000-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/lm32-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/m32c-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/m32r-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/mep-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/mt-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/or1k-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/xc16x-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	opcodes/xstormy16-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	sim/cris/cris-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_ifield_table	sim/sh64/sh-desc.c	/^build_ifield_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_immediate_table	opcodes/aarch64-opc.c	/^build_immediate_table (void)$/;"	f	file:
build_index	zlib/examples/zran.c	/^local int build_index(FILE *in, off_t span, struct access **built)$/;"	f
build_inferior_list	gdb/python/py-inferior.c	/^build_inferior_list (struct inferior *inf, void *arg)$/;"	f	file:
build_insn_table	opcodes/epiphany-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/fr30-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/frv-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/ip2k-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/iq2000-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/lm32-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/m32c-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/m32r-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/mep-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/mt-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/or1k-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/xc16x-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	opcodes/xstormy16-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	sim/cris/cris-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_insn_table	sim/sh64/sh-desc.c	/^build_insn_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_keyword_hash_tables	opcodes/cgen-opc.c	/^build_keyword_hash_tables (CGEN_KEYWORD *kt)$/;"	f	file:
build_line_info_table	bfd/dwarf2.c	/^build_line_info_table (struct line_info_table *  table,$/;"	f	file:
build_line_table_tuple_from_pcs	gdb/python/py-linetable.c	/^build_line_table_tuple_from_pcs (int line, const std::vector<CORE_ADDR> &pcs)$/;"	f	file:
build_linetable_entry	gdb/python/py-linetable.c	/^build_linetable_entry (int line, CORE_ADDR address)$/;"	f	file:
build_lookup_funcinfo_table	bfd/dwarf2.c	/^build_lookup_funcinfo_table (struct comp_unit * unit)$/;"	f	file:
build_m2_types	gdb/m2-lang.c	/^build_m2_types (struct gdbarch *gdbarch)$/;"	f	file:
build_mask	opcodes/cr16-dis.c	/^build_mask (void)$/;"	f	file:
build_mask	opcodes/crx-dis.c	/^build_mask (void)$/;"	f	file:
build_minimal_symbol_hash_tables	gdb/minsyms.c	/^build_minimal_symbol_hash_tables (struct objfile *objfile)$/;"	f	file:
build_module_list	bfd/vms-alpha.c	/^build_module_list (bfd *abfd)$/;"	f	file:
build_name_components	gdb/dwarf2read.c	/^mapped_index_base::build_name_components ()$/;"	f	class:mapped_index_base
build_objfile_section_table	gdb/objfiles.c	/^build_objfile_section_table (struct objfile *objfile)$/;"	f
build_one_stub	bfd/elf32-m68hc1x.h	/^  bfd_boolean (* build_one_stub) (struct bfd_hash_entry*, void*);$/;"	m	struct:m68hc11_elf_link_hash_table
build_one_stub	bfd/elf32-xgate.h	/^  bfd_boolean (*build_one_stub) (struct bfd_hash_entry*, void*);$/;"	m	struct:xgate_elf_link_hash_table
build_opcode_syntax	opcodes/nds32-asm.c	/^build_opcode_syntax (struct nds32_opcode *opc)$/;"	f	file:
build_opencl_types	gdb/opencl-lang.c	/^build_opencl_types (struct gdbarch *gdbarch)$/;"	f	file:
build_operand_table	opcodes/epiphany-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/fr30-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/frv-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/ip2k-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/iq2000-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/lm32-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/m32c-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/m32r-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/mep-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/mt-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/or1k-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/xc16x-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	opcodes/xstormy16-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	sim/cris/cris-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_operand_table	sim/sh64/sh-desc.c	/^build_operand_table (CGEN_CPU_TABLE *cd)$/;"	f	file:
build_plt_entry	bfd/elfxx-sparc.h	/^  int (*build_plt_entry) (bfd *, asection *, bfd_vma, bfd_vma, bfd_vma *);$/;"	m	struct:_bfd_sparc_elf_link_hash_table
build_plt_stub	bfd/elf64-ppc.c	/^build_plt_stub (struct ppc_link_hash_table *htab,$/;"	f	file:
build_pretty_printer	gdb/testsuite/gdb.python/py-bad-printers.py	/^def build_pretty_printer():$/;"	f
build_pretty_printer	gdb/testsuite/gdb.python/py-pp-maint.py	/^def build_pretty_printer():$/;"	f
build_pretty_printer	gdb/testsuite/gdb.python/py-pp-re-notag.py	/^def build_pretty_printer():$/;"	f
build_pretty_printer1	gdb/testsuite/gdb.python/py-pp-registration.py	/^def build_pretty_printer1():$/;"	f
build_pretty_printer2	gdb/testsuite/gdb.python/py-pp-registration.py	/^def build_pretty_printer2():$/;"	f
build_release	src-release.sh	/^build_release()$/;"	f
build_reloc_opcodes	bfd/elf32-xtensa.c	/^build_reloc_opcodes (bfd *abfd,$/;"	f	file:
build_reloc_ranges	bfd/elf32-xtensa.c	/^build_reloc_ranges (bfd *abfd, asection *sec,$/;"	f	file:
build_search_tree	sim/common/sim-arange.c	/^build_search_tree (ADDR_RANGE *ar)$/;"	f	file:
build_section_addr_info_from_bfd	gdb/symfile.c	/^build_section_addr_info_from_bfd (bfd *abfd)$/;"	f	file:
build_section_addr_info_from_objfile	gdb/symfile.c	/^build_section_addr_info_from_objfile (const struct objfile *objfile)$/;"	f
build_section_addr_info_from_section_table	gdb/symfile.c	/^build_section_addr_info_from_section_table (const struct target_section *start,$/;"	f
build_section_table	gdb/exec.c	/^build_section_table (struct bfd *some_bfd, struct target_section **start,$/;"	f
build_spuear_stubs	bfd/elf32-spu.c	/^build_spuear_stubs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
build_std_type_info_type	gdb/gnu-v3-abi.c	/^build_std_type_info_type (struct gdbarch *arch)$/;"	f	file:
build_stub	bfd/elf32-spu.c	/^build_stub (struct bfd_link_info *info,$/;"	f	file:
build_swap_list	sim/rx/gdb-if.c	/^build_swap_list (struct bfd *abfd)$/;"	f	file:
build_table	gdb/mi/mi-cmds.c	/^build_table (struct mi_cmd *commands)$/;"	f	file:
build_target_command_list	gdb/breakpoint.c	/^build_target_command_list (struct bp_location *bl)$/;"	f	file:
build_target_condition_list	gdb/breakpoint.c	/^build_target_condition_list (struct bp_location *bl)$/;"	f	file:
build_tls_get_addr_stub	bfd/elf64-ppc.c	/^build_tls_get_addr_stub (struct ppc_link_hash_table *htab,$/;"	f	file:
build_traceframe_info	gdb/tracefile-tfile.c	/^build_traceframe_info (char blocktype, void *data)$/;"	f	file:
build_traceframe_info_xml	gdb/gdbserver/tracepoint.c	/^build_traceframe_info_xml (char blocktype, unsigned char *dataptr, void *data)$/;"	f	file:
build_tree	zlib/trees.c	/^local void build_tree(s, desc)$/;"	f
build_tree_1	sim/common/sim-arange.c	/^build_tree_1 (ADDR_SUBRANGE **asrtab, unsigned int n)$/;"	f	file:
build_type_psymtab_dependencies	gdb/dwarf2read.c	/^build_type_psymtab_dependencies (void **slot, void *info)$/;"	f	file:
build_type_psymtabs	gdb/dwarf2read.c	/^build_type_psymtabs (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
build_type_psymtabs_1	gdb/dwarf2read.c	/^build_type_psymtabs_1 (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
build_type_psymtabs_reader	gdb/dwarf2read.c	/^build_type_psymtabs_reader (const struct die_reader_specs *reader,$/;"	f	file:
build_xlate_map	bfd/elf32-xtensa.c	/^build_xlate_map (asection *sec, xtensa_relax_info *relax_info)$/;"	f	file:
buildargv	libiberty/argv.c	/^char **buildargv (const char *input)$/;"	f
building_fullname	gdb/dwarf2read.c	/^    unsigned char building_fullname : 1;$/;"	m	struct:die_info	file:
buildsym_compunit	gdb/buildsym.c	/^static struct buildsym_compunit *buildsym_compunit;$/;"	v	typeref:struct:buildsym_compunit	file:
buildsym_compunit	gdb/buildsym.c	/^struct buildsym_compunit$/;"	s	file:
buildsym_compunit	gdb/buildsym.h	/^  struct buildsym_compunit *buildsym_compunit;$/;"	m	struct:subfile	typeref:struct:subfile::buildsym_compunit
buildsym_compunit_symtab	gdb/buildsym.c	/^buildsym_compunit_symtab (void)$/;"	f
buildsym_init	gdb/buildsym.c	/^buildsym_init (void)$/;"	f
buildsym_new_init	gdb/buildsym.c	/^buildsym_new_init (void)$/;"	f
builtin	gdb/tracepoint.h	/^  int builtin = 0;$/;"	m	struct:trace_state_variable
builtin	gdb/tracepoint.h	/^  int builtin;$/;"	m	struct:uploaded_tsv
builtin_bool	gdb/d-lang.h	/^  struct type *builtin_bool;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_bool	gdb/gdbtypes.h	/^  struct type *builtin_bool;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_bool	gdb/go-lang.h	/^  struct type *builtin_bool;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_bool	gdb/m2-lang.h	/^  struct type *builtin_bool;$/;"	m	struct:builtin_m2_type	typeref:struct:builtin_m2_type::type
builtin_byte	gdb/d-lang.h	/^  struct type *builtin_byte;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_card	gdb/m2-lang.h	/^  struct type *builtin_card;$/;"	m	struct:builtin_m2_type	typeref:struct:builtin_m2_type::type
builtin_cdouble	gdb/d-lang.h	/^  struct type *builtin_cdouble;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_cent	gdb/d-lang.h	/^  struct type *builtin_cent;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_cfloat	gdb/d-lang.h	/^  struct type *builtin_cfloat;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_char	gdb/d-lang.h	/^  struct type *builtin_char;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_char	gdb/gdbtypes.h	/^  struct type *builtin_char;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_char	gdb/gdbtypes.h	/^  struct type *builtin_char;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_char	gdb/go-lang.h	/^  struct type *builtin_char;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_char	gdb/m2-lang.h	/^  struct type *builtin_char;$/;"	m	struct:builtin_m2_type	typeref:struct:builtin_m2_type::type
builtin_char16	gdb/gdbtypes.h	/^  struct type *builtin_char16;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_char32	gdb/gdbtypes.h	/^  struct type *builtin_char32;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_character	gdb/f-lang.h	/^  struct type *builtin_character;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_complex	gdb/gdbtypes.h	/^  struct type *builtin_complex;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_complex128	gdb/go-lang.h	/^  struct type *builtin_complex128;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_complex64	gdb/go-lang.h	/^  struct type *builtin_complex64;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_complex_s16	gdb/f-lang.h	/^  struct type *builtin_complex_s16;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_complex_s32	gdb/f-lang.h	/^  struct type *builtin_complex_s32;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_complex_s8	gdb/f-lang.h	/^  struct type *builtin_complex_s8;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_core_addr	gdb/gdbtypes.h	/^  struct type *builtin_core_addr;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_creal	gdb/d-lang.h	/^  struct type *builtin_creal;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_d_type	gdb/d-lang.c	/^builtin_d_type (struct gdbarch *gdbarch)$/;"	f
builtin_d_type	gdb/d-lang.h	/^struct builtin_d_type$/;"	s
builtin_data_ptr	gdb/gdbtypes.h	/^  struct type *builtin_data_ptr;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_dchar	gdb/d-lang.h	/^  struct type *builtin_dchar;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_decdouble	gdb/gdbtypes.h	/^  struct type *builtin_decdouble;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_decfloat	gdb/gdbtypes.h	/^  struct type *builtin_decfloat;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_declong	gdb/gdbtypes.h	/^  struct type *builtin_declong;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_double	gdb/d-lang.h	/^  struct type *builtin_double;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_double	gdb/gdbtypes.h	/^  struct type *builtin_double;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_double	gdb/gdbtypes.h	/^  struct type *builtin_double;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_double_complex	gdb/gdbtypes.h	/^  struct type *builtin_double_complex;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_error	gdb/gdbtypes.h	/^  struct type *builtin_error;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_f_type	gdb/f-lang.c	/^builtin_f_type (struct gdbarch *gdbarch)$/;"	f
builtin_f_type	gdb/f-lang.h	/^struct builtin_f_type$/;"	s
builtin_float	gdb/d-lang.h	/^  struct type *builtin_float;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_float	gdb/gdbtypes.h	/^  struct type *builtin_float;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_float	gdb/gdbtypes.h	/^  struct type *builtin_float;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_float32	gdb/go-lang.h	/^  struct type *builtin_float32;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_float64	gdb/go-lang.h	/^  struct type *builtin_float64;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_func_func	gdb/gdbtypes.h	/^  struct type *builtin_func_func;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_func_ptr	gdb/gdbtypes.h	/^  struct type *builtin_func_ptr;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_go_type	gdb/go-lang.c	/^builtin_go_type (struct gdbarch *gdbarch)$/;"	f
builtin_go_type	gdb/go-lang.h	/^struct builtin_go_type$/;"	s
builtin_idouble	gdb/d-lang.h	/^  struct type *builtin_idouble;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_ifloat	gdb/d-lang.h	/^  struct type *builtin_ifloat;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_int	gdb/d-lang.h	/^  struct type *builtin_int;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_int	gdb/gdbtypes.h	/^  struct type *builtin_int;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int	gdb/gdbtypes.h	/^  struct type *builtin_int;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_int	gdb/go-lang.h	/^  struct type *builtin_int;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_int	gdb/m2-lang.h	/^  struct type *builtin_int;$/;"	m	struct:builtin_m2_type	typeref:struct:builtin_m2_type::type
builtin_int0	gdb/gdbtypes.h	/^  struct type *builtin_int0;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int128	gdb/gdbtypes.h	/^  struct type *builtin_int128;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int16	gdb/gdbtypes.h	/^  struct type *builtin_int16;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int16	gdb/go-lang.h	/^  struct type *builtin_int16;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_int32	gdb/gdbtypes.h	/^  struct type *builtin_int32;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int32	gdb/go-lang.h	/^  struct type *builtin_int32;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_int64	gdb/gdbtypes.h	/^  struct type *builtin_int64;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int64	gdb/go-lang.h	/^  struct type *builtin_int64;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_int8	gdb/gdbtypes.h	/^  struct type *builtin_int8;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_int8	gdb/go-lang.h	/^  struct type *builtin_int8;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_integer	gdb/f-lang.h	/^  struct type *builtin_integer;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_integer_s2	gdb/f-lang.h	/^  struct type *builtin_integer_s2;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_ireal	gdb/d-lang.h	/^  struct type *builtin_ireal;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_logical	gdb/f-lang.h	/^  struct type *builtin_logical;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_logical_s1	gdb/f-lang.h	/^  struct type *builtin_logical_s1;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_logical_s2	gdb/f-lang.h	/^  struct type *builtin_logical_s2;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_logical_s8	gdb/f-lang.h	/^  struct type *builtin_logical_s8;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_long	gdb/d-lang.h	/^  struct type *builtin_long;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_long	gdb/gdbtypes.h	/^  struct type *builtin_long;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_long	gdb/gdbtypes.h	/^  struct type *builtin_long;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_long_double	gdb/gdbtypes.h	/^  struct type *builtin_long_double;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_long_double	gdb/gdbtypes.h	/^  struct type *builtin_long_double;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_long_long	gdb/gdbtypes.h	/^  struct type *builtin_long_long;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_long_long	gdb/gdbtypes.h	/^  struct type *builtin_long_long;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_m2_type	gdb/m2-lang.c	/^builtin_m2_type (struct gdbarch *gdbarch)$/;"	f
builtin_m2_type	gdb/m2-lang.h	/^struct builtin_m2_type$/;"	s
builtin_opencl_type	gdb/opencl-lang.c	/^builtin_opencl_type (struct gdbarch *gdbarch)$/;"	f	file:
builtin_real	gdb/d-lang.h	/^  struct type *builtin_real;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_real	gdb/f-lang.h	/^  struct type *builtin_real;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_real	gdb/m2-lang.h	/^  struct type *builtin_real;$/;"	m	struct:builtin_m2_type	typeref:struct:builtin_m2_type::type
builtin_real_s16	gdb/f-lang.h	/^  struct type *builtin_real_s16;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_real_s8	gdb/f-lang.h	/^  struct type *builtin_real_s8;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_short	gdb/d-lang.h	/^  struct type *builtin_short;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_short	gdb/gdbtypes.h	/^  struct type *builtin_short;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_short	gdb/gdbtypes.h	/^  struct type *builtin_short;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_signed_char	gdb/gdbtypes.h	/^  struct type *builtin_signed_char;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_signed_char	gdb/gdbtypes.h	/^  struct type *builtin_signed_char;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_string	gdb/gdbtypes.h	/^  struct type *builtin_string;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_true_char	gdb/gdbtypes.h	/^  struct type *builtin_true_char;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_true_unsigned_char	gdb/gdbtypes.h	/^  struct type *builtin_true_unsigned_char;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_type	gdb/cp-name-parser.y	/^builtin_type	:	int_seq$/;"	l
builtin_type	gdb/gdbtypes.c	/^builtin_type (struct gdbarch *gdbarch)$/;"	f
builtin_type	gdb/gdbtypes.h	/^struct builtin_type$/;"	s
builtin_type_pybool	gdb/python/py-value.c	51;"	d	file:
builtin_type_pychar	gdb/python/py-value.c	54;"	d	file:
builtin_type_pyfloat	gdb/python/py-value.c	42;"	d	file:
builtin_type_pyint	gdb/python/py-value.c	39;"	d	file:
builtin_type_pylong	gdb/python/py-value.c	45;"	d	file:
builtin_type_upylong	gdb/python/py-value.c	48;"	d	file:
builtin_ubyte	gdb/d-lang.h	/^  struct type *builtin_ubyte;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_ucent	gdb/d-lang.h	/^  struct type *builtin_ucent;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_uint	gdb/d-lang.h	/^  struct type *builtin_uint;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_uint	gdb/go-lang.h	/^  struct type *builtin_uint;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_uint128	gdb/gdbtypes.h	/^  struct type *builtin_uint128;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_uint16	gdb/gdbtypes.h	/^  struct type *builtin_uint16;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_uint16	gdb/go-lang.h	/^  struct type *builtin_uint16;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_uint32	gdb/gdbtypes.h	/^  struct type *builtin_uint32;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_uint32	gdb/go-lang.h	/^  struct type *builtin_uint32;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_uint64	gdb/gdbtypes.h	/^  struct type *builtin_uint64;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_uint64	gdb/go-lang.h	/^  struct type *builtin_uint64;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_uint8	gdb/gdbtypes.h	/^  struct type *builtin_uint8;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_uint8	gdb/go-lang.h	/^  struct type *builtin_uint8;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_uintptr	gdb/go-lang.h	/^  struct type *builtin_uintptr;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_ulong	gdb/d-lang.h	/^  struct type *builtin_ulong;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_unsigned_char	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_char;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_unsigned_char	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_char;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_unsigned_int	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_int;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_unsigned_int	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_int;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_unsigned_long	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_long;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_unsigned_long	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_long;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_unsigned_long_long	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_long_long;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_unsigned_long_long	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_long_long;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_unsigned_short	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_short;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_unsigned_short	gdb/gdbtypes.h	/^  struct type *builtin_unsigned_short;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_user_regs	gdb/user-regs.c	/^static struct gdb_user_regs builtin_user_regs = {$/;"	v	typeref:struct:gdb_user_regs	file:
builtin_ushort	gdb/d-lang.h	/^  struct type *builtin_ushort;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_void	gdb/d-lang.h	/^  struct type *builtin_void;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_void	gdb/f-lang.h	/^  struct type *builtin_void;$/;"	m	struct:builtin_f_type	typeref:struct:builtin_f_type::type
builtin_void	gdb/gdbtypes.h	/^  struct type *builtin_void;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
builtin_void	gdb/gdbtypes.h	/^  struct type *builtin_void;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
builtin_void	gdb/go-lang.h	/^  struct type *builtin_void;$/;"	m	struct:builtin_go_type	typeref:struct:builtin_go_type::type
builtin_wchar	gdb/d-lang.h	/^  struct type *builtin_wchar;$/;"	m	struct:builtin_d_type	typeref:struct:builtin_d_type::type
builtin_wchar	gdb/gdbtypes.h	/^  struct type *builtin_wchar;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
bulletize	bfd/doc/chew.c	/^bulletize ()$/;"	f	file:
bundle	gdb/testsuite/gdb.arch/ia64-breakpoint-shadow.S	/^bundle:$/;"	l
bunknown	bfd/coff-arm.c	/^typedef enum {bunknown, b9, b12, b23} thumb_pcrel_branchtype;$/;"	e	enum:__anon1162	file:
busy_command_state	sim/ppc/hw_ide.c	/^  busy_command_state,$/;"	e	enum:_ide_states	file:
busy_dma_state	sim/ppc/hw_ide.c	/^  busy_dma_state,$/;"	e	enum:_ide_states	file:
busy_drained_state	sim/ppc/hw_ide.c	/^  busy_drained_state,$/;"	e	enum:_ide_states	file:
busy_loaded_state	sim/ppc/hw_ide.c	/^  busy_loaded_state,$/;"	e	enum:_ide_states	file:
buy_and_read	bfd/coffcode.h	/^buy_and_read (bfd *abfd, file_ptr where, bfd_size_type size)$/;"	f
bv	gdb/testsuite/gdb.cp/typeid.cc	/^const Base *bv = &d;$/;"	v
bvals	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	g	file:
bvals	gdb/testsuite/gdb.base/ptype.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	g	file:
bwl	opcodes/rx-decode.c	/^static int bwl[4] =$/;"	v	file:
bwrite	bfd/libbfd.h	/^  file_ptr (*bwrite) (struct bfd *abfd, const void *ptr,$/;"	m	struct:bfd_iovec
bx	gdb/testsuite/gdb.cp/psmang1.cc	/^int bx;$/;"	v
bx	gdb/testsuite/gdb.mi/gdb792.cc	/^		int bx;$/;"	m	class:B	file:
bx_glue_offset	bfd/elf32-arm.c	/^  bfd_vma bx_glue_offset[15];$/;"	m	struct:elf32_arm_link_hash_table	file:
bx_glue_size	bfd/elf32-arm.c	/^  bfd_size_type bx_glue_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
bx_reg	opcodes/i386-dis.c	/^  bx_reg,$/;"	e	enum:__anon42	file:
bx_write_pc	gdb/arm-tdep.c	/^bx_write_pc (struct regcache *regs, ULONGEST val)$/;"	f	file:
bxor_b_imm_disp12_reg	sim/testsuite/sim/sh/bxor.s	/^bxor_b_imm_disp12_reg:$/;"	l
bxor_imm3_abs8	sim/testsuite/sim/h8300/band.s	/^bxor_imm3_abs8:$/;"	l
bxor_imm3_reg8	sim/testsuite/sim/h8300/band.s	/^bxor_imm3_reg8:$/;"	l
by	bfd/bfd-in.h	/^  bfd *by;$/;"	m	struct:bfd_link_needed_list
by	bfd/bfd-in2.h	/^  bfd *by;$/;"	m	struct:bfd_link_needed_list
by	gdb/testsuite/gdb.mi/gdb792.cc	/^		int by;$/;"	m	class:B	file:
byAlpha	readline/doc/texi2html	/^sub byAlpha$/;"	s
byOrder	readline/doc/texi2html	/^sub byOrder$/;"	s
by_ref	gdb/riscv-tdep.c	/^       by_ref$/;"	e	enum:riscv_arg_info::location::location_type	file:
bye	sim/testsuite/sim/cris/c/readlink4.c	/^void bye (const char *s, int i)$/;"	f
bye	zlib/examples/gzappend.c	/^local void bye(char *msg1, char *msg2)$/;"	f
byte	gdb/testsuite/gdb.base/watchpoint-reuse-slot.c	/^  char byte[12];$/;"	m	union:aligned_buf	file:
byte	opcodes/i386-opc.h	/^      unsigned int byte:1;$/;"	m	struct:i386_operand_type::__anon69
byte	opcodes/opc2c.c	/^  int byte:8;$/;"	m	struct:__anon17	file:
byte	sim/avr/interp.c	/^typedef unsigned char byte;$/;"	t	file:
byte	sim/m32c/opc2c.c	/^  int byte:8;$/;"	m	struct:__anon527	file:
byte	sim/microblaze/microblaze.h	/^typedef char		byte;$/;"	t
byte	sim/ppc/hw_ide.c	/^  int byte;$/;"	m	struct:_ide_geometry	file:
byte	zlib/contrib/iostream2/zstream.h	/^    struct Val { unsigned char byte; size_t word; } val;$/;"	m	struct:zstringlen::Val
byte2hex	gdb/stubs/ia64vms-stub.c	/^byte2hex (unsigned char *p, unsigned char v)$/;"	f	file:
byteArrEqual	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        public static bool byteArrEqual( byte[] lhs, byte[] rhs )$/;"	m	class:DotZLibTests.Utils
byte_before_the_zipfile	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T byte_before_the_zipfile;\/* byte before the zipfile, (>0 for sfx)*\/$/;"	m	struct:__anon994	file:
byte_before_the_zipfile	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T byte_before_the_zipfile;\/* byte before the zipfile, (>0 for sfx)*\/$/;"	m	struct:__anon995	file:
byte_buf	opcodes/xtensa-dis.c	/^  bfd_byte *byte_buf;$/;"	m	struct:dis_private	file:
byte_compile_range	libiberty/regex.c	/^byte_compile_range (unsigned int range_start_char, const char **p_ptr,$/;"	f	file:
byte_dest	sim/testsuite/sim/h8300/addb.s	/^byte_dest:	.byte 0$/;"	l
byte_dest	sim/testsuite/sim/h8300/addx.s	/^byte_dest:	.byte 0$/;"	l
byte_dest	sim/testsuite/sim/h8300/andb.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/neg.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/not.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/orb.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/rotl.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/rotr.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/rotxl.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/rotxr.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/shal.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/shar.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/shll.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/shlr.s	/^byte_dest:	.byte	0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/subb.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest	sim/testsuite/sim/h8300/subx.s	/^byte_dest:	.byte 0$/;"	l
byte_dest	sim/testsuite/sim/h8300/xorb.s	/^byte_dest:	.byte 0xa5$/;"	l
byte_dest1	sim/testsuite/sim/h8300/stc.s	/^byte_dest1:$/;"	l
byte_dest10	sim/testsuite/sim/h8300/stc.s	/^byte_dest10:$/;"	l
byte_dest11	sim/testsuite/sim/h8300/stc.s	/^byte_dest11:$/;"	l
byte_dest12	sim/testsuite/sim/h8300/stc.s	/^byte_dest12:$/;"	l
byte_dest2	sim/testsuite/sim/h8300/stc.s	/^byte_dest2:$/;"	l
byte_dest3	sim/testsuite/sim/h8300/stc.s	/^byte_dest3:$/;"	l
byte_dest4	sim/testsuite/sim/h8300/stc.s	/^byte_dest4:$/;"	l
byte_dest5	sim/testsuite/sim/h8300/stc.s	/^byte_dest5:$/;"	l
byte_dest6	sim/testsuite/sim/h8300/stc.s	/^byte_dest6:$/;"	l
byte_dest7	sim/testsuite/sim/h8300/stc.s	/^byte_dest7:$/;"	l
byte_dest8	sim/testsuite/sim/h8300/stc.s	/^byte_dest8:$/;"	l
byte_dest9	sim/testsuite/sim/h8300/stc.s	/^byte_dest9:$/;"	l
byte_dst	sim/testsuite/sim/h8300/band.s	/^byte_dst:	.byte 0$/;"	l
byte_dst	sim/testsuite/sim/h8300/bfld.s	/^byte_dst:	.byte	0$/;"	l
byte_dst	sim/testsuite/sim/h8300/biand.s	/^byte_dst:	.byte 0$/;"	l
byte_dst	sim/testsuite/sim/h8300/bset.s	/^byte_dst:	.byte 0$/;"	l
byte_dst	sim/testsuite/sim/h8300/cmpb.s	/^byte_dst:	.byte 0xa5$/;"	l
byte_dst	sim/testsuite/sim/h8300/movb.s	/^byte_dst:$/;"	l
byte_dst	sim/testsuite/sim/h8300/movmd.s	/^byte_dst:$/;"	l
byte_dst	sim/testsuite/sim/h8300/tas.s	/^byte_dst:	.byte 0$/;"	l
byte_info	opcodes/z8k-opc.h	/^  unsigned int byte_info[10];$/;"	m	struct:__anon28
byte_no	bfd/mmo.c	/^    int byte_no;$/;"	m	struct:mmo_data_struct	file:
byte_order	gdb/arch/arm-get-next-pcs.h	/^  int byte_order;$/;"	m	struct:arm_get_next_pcs
byte_order	gdb/cris-tdep.c	/^  enum bfd_endian byte_order;$/;"	m	struct:instruction_environment	typeref:enum:instruction_environment::bfd_endian	file:
byte_order	gdb/gdbarch.c	/^  enum bfd_endian byte_order;$/;"	m	struct:gdbarch	typeref:enum:gdbarch::bfd_endian	file:
byte_order	gdb/gdbarch.h	/^  enum bfd_endian byte_order;$/;"	m	struct:gdbarch_info	typeref:enum:gdbarch_info::bfd_endian
byte_order	gdb/s390-tdep.c	/^  enum bfd_endian byte_order;$/;"	m	struct:s390_prologue_data	typeref:enum:s390_prologue_data::bfd_endian	file:
byte_order_for_code	gdb/arch/arm-get-next-pcs.h	/^  int byte_order_for_code;$/;"	m	struct:arm_get_next_pcs
byte_order_for_code	gdb/gdbarch.c	/^  enum bfd_endian byte_order_for_code;$/;"	m	struct:gdbarch	typeref:enum:gdbarch::bfd_endian	file:
byte_order_for_code	gdb/gdbarch.h	/^  enum bfd_endian byte_order_for_code;$/;"	m	struct:gdbarch_info	typeref:enum:gdbarch_info::bfd_endian
byte_post	sim/testsuite/sim/h8300/ldc.s	/^byte_post:$/;"	l
byte_pre	sim/testsuite/sim/h8300/ldc.s	/^byte_pre:$/;"	l
byte_program	sim/ppc/hw_eeprom.c	/^  byte_program,$/;"	e	enum:__anon976	file:
byte_program_address	sim/ppc/hw_eeprom.c	/^  unsigned_word byte_program_address;$/;"	m	struct:_hw_eeprom_device	file:
byte_program_byte	sim/ppc/hw_eeprom.c	/^  unsigned8 byte_program_byte;$/;"	m	struct:_hw_eeprom_device	file:
byte_programming	sim/ppc/hw_eeprom.c	/^  byte_programming,$/;"	e	enum:__anon976	file:
byte_size	gdb/xtensa-tdep.h	/^  int byte_size;          	\/* Actual space allocated in registers[].  *\/$/;"	m	struct:__anon1713
byte_src	sim/testsuite/sim/h8300/addx.s	/^byte_src:	.byte 0x5$/;"	l
byte_src	sim/testsuite/sim/h8300/band.s	/^byte_src:	.byte 0xa5$/;"	l
byte_src	sim/testsuite/sim/h8300/bfld.s	/^byte_src:	.byte	0xa5$/;"	l
byte_src	sim/testsuite/sim/h8300/biand.s	/^byte_src:	.byte 0xa5$/;"	l
byte_src	sim/testsuite/sim/h8300/brabc.s	/^byte_src:	.byte	0xa5$/;"	l
byte_src	sim/testsuite/sim/h8300/cmpb.s	/^byte_src:	.byte 0x5a$/;"	l
byte_src	sim/testsuite/sim/h8300/ldc.s	/^byte_src:$/;"	l
byte_src	sim/testsuite/sim/h8300/movb.s	/^byte_src:$/;"	l
byte_src	sim/testsuite/sim/h8300/movmd.s	/^byte_src:$/;"	l
byte_src	sim/testsuite/sim/h8300/subx.s	/^byte_src:	.byte 0x5$/;"	l
byte_swap	gdb/dwarf-index-common.h	/^byte_swap (offset_type value)$/;"	f
byte_to_bit_index	bfd/xtensa-isa.c	/^byte_to_bit_index (int byte_index)$/;"	f	file:
byte_to_word_index	bfd/xtensa-isa.c	/^byte_to_word_index (int byte_index)$/;"	f	file:
byte_write_delay	sim/ppc/hw_eeprom.c	/^  unsigned byte_write_delay;$/;"	m	struct:_hw_eeprom_device	file:
byte_xor	sim/common/sim-core.h	/^  address_word byte_xor; \/* apply xor universally *\/$/;"	m	struct:_sim_core
bytecode_address	gdb/gdbserver/ax.c	/^struct bytecode_address$/;"	s	file:
bytecode_address_table	gdb/gdbserver/ax.c	/^} *bytecode_address_table;$/;"	v	typeref:struct:bytecode_address
bytemode	opcodes/i386-dis.c	/^      int bytemode;$/;"	m	struct:dis386::__anon55	file:
byteorder	bfd/bfd-in2.h	/^  enum bfd_endian byteorder;$/;"	m	struct:bfd_target	typeref:enum:bfd_target::bfd_endian
byteorder	bfd/mach-o.h	/^  enum bfd_endian byteorder;$/;"	m	struct:bfd_mach_o_header	typeref:enum:bfd_mach_o_header::bfd_endian
byteorder	include/floatformat.h	/^  enum floatformat_byteorders byteorder;$/;"	m	struct:floatformat	typeref:enum:floatformat::floatformat_byteorders
bytes	bfd/elf32-avr.h	/^      unsigned long bytes;$/;"	m	struct:avr_property_record::__anon1086::__anon1088
bytes	bfd/elf32-m32c.c	/^  int bytes;$/;"	m	struct:__anon1179	file:
bytes	gdb/gdbserver/ax.h	/^  unsigned char *bytes;$/;"	m	struct:agent_expr
bytes	gdb/remote.c	/^  int bytes;$/;"	m	struct:remote_g_packet_guess	file:
bytes	gdb/symtab.h	/^    const gdb_byte *bytes;$/;"	m	union:general_symbol_info::__anon1835
bytes	gdb/testsuite/gdb.mi/mi-read-memory.c	/^static char bytes[256];$/;"	v	file:
bytes	gdb/tramp-frame.h	/^    ULONGEST bytes;$/;"	m	struct:tramp_frame::__anon1774
bytes	libdecnumber/decDouble.h	/^    uint8_t   bytes[DECDOUBLE_Bytes];	\/* fields: 1, 5, 8, 50 bits *\/$/;"	m	union:__anon85
bytes	libdecnumber/decQuad.h	/^    uint8_t   bytes[DECQUAD_Bytes];	\/* fields: 1, 5, 12, 110 bits *\/$/;"	m	union:__anon80
bytes	libdecnumber/decSingle.h	/^    uint8_t   bytes[DECSINGLE_Bytes];	\/* fields: 1, 5, 6, 20 bits *\/$/;"	m	union:__anon84
bytes	libdecnumber/dpd/decimal128.h	/^    uint8_t bytes[DECIMAL128_Bytes]; \/* decimal128: 1, 5, 12, 110 bits*\/$/;"	m	struct:__anon77
bytes	libdecnumber/dpd/decimal32.h	/^    uint8_t bytes[DECIMAL32_Bytes];	\/* decimal32: 1, 5, 6, 20 bits*\/$/;"	m	struct:__anon78
bytes	libdecnumber/dpd/decimal64.h	/^    uint8_t bytes[DECIMAL64_Bytes];	\/* decimal64: 1, 5, 8, 50 bits*\/$/;"	m	struct:__anon76
bytes	opcodes/s12z.h	/^  int       bytes;   \/* its size, in bytes *\/$/;"	m	struct:reg
bytes	opcodes/z8k-dis.c	/^  unsigned char bytes[24];$/;"	m	struct:__anon72	file:
bytes	sim/m32c/cpu.h	/^  QI bytes;$/;"	m	struct:__anon536
bytes_allocated	gdb/testsuite/gdb.base/bigcore.c	/^static unsigned long bytes_allocated;$/;"	v	file:
bytes_per_address	gdb/hppa-tdep.h	/^  int bytes_per_address;$/;"	m	struct:gdbarch_tdep
bytes_per_address	gdb/or1k-tdep.c	/^  int bytes_per_address;$/;"	m	struct:gdbarch_tdep	file:
bytes_per_chunk	include/dis-asm.h	/^  int bytes_per_chunk;$/;"	m	struct:disassemble_info
bytes_per_line	include/dis-asm.h	/^  int bytes_per_line;$/;"	m	struct:disassemble_info
bytes_per_rela	bfd/elfxx-sparc.h	/^  int bytes_per_rela;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
bytes_per_rela	bfd/elfxx-tilegx.c	/^  int bytes_per_rela;$/;"	m	struct:tilegx_elf_link_hash_table	file:
bytes_per_word	bfd/elfxx-sparc.h	/^  int bytes_per_word;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
bytes_per_word	bfd/elfxx-tilegx.c	/^  int bytes_per_word;$/;"	m	struct:tilegx_elf_link_hash_table	file:
bytes_per_word	gdb/or1k-tdep.c	/^  int bytes_per_word;$/;"	m	struct:gdbarch_tdep	file:
bytes_saved	bfd/elf32-m32c.c	/^static int bytes_saved = 0;$/;"	v	file:
bytes_to_reloc	bfd/elf32-m32c.c	/^static int bytes_to_reloc[] = {$/;"	v	file:
bytes_to_skip	opcodes/cris-dis.c	/^bytes_to_skip (unsigned int insn,$/;"	f	file:
byteswap_code	bfd/bfd-in.h	/^  int byteswap_code;$/;"	m	struct:elf32_arm_params
byteswap_code	bfd/bfd-in2.h	/^  int byteswap_code;$/;"	m	struct:elf32_arm_params
byteswap_code	bfd/elf32-arm.c	/^  int byteswap_code;$/;"	m	struct:elf32_arm_link_hash_table	file:
bythirds	zlib/contrib/puff/pufftest.c	/^local size_t bythirds(size_t size)$/;"	f
bz_insn_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bz_insn_16 =$/;"	v	typeref:struct:opcode_descriptor	file:
bz_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bz_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
bz_insns_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bz_insns_16[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
bz_rs_insns_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bz_rs_insns_32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
bz_rt_insns_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bz_rt_insns_32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
bzal_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bzal_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
bzc_insns_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor bzc_insns_32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
bzero	libiberty/bzero.c	/^bzero (void *to, size_t count)$/;"	f
bzero	libiberty/regex.c	153;"	d	file:
bzero	libiberty/regex.c	155;"	d	file:
bzero	readline/examples/rlfe/os.h	137;"	d
c	bfd/mach-o.h	/^  unsigned short c;$/;"	m	struct:bfd_mach_o_source_version_command
c	gdb/stubs/m32r-stub.c	/^  int c:1;$/;"	m	struct:PSWreg	file:
c	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^c (int i, double j)$/;"	f	file:
c	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^c:$/;"	l
c	gdb/testsuite/gdb.arch/amd64-tailcall-self.c	/^__attribute__((noinline,noclone)) int c(int q) {$/;"	f
c	gdb/testsuite/gdb.base/bitfields.c	/^	  unsigned int c : 1;$/;"	m	struct:internalvartest::__anon1971::__anon1972	file:
c	gdb/testsuite/gdb.base/callfuncs.c	/^  char c;$/;"	m	struct:struct1	file:
c	gdb/testsuite/gdb.base/complex.c	/^struct unpacked_x { char c; cf f; };$/;"	m	struct:unpacked_x	file:
c	gdb/testsuite/gdb.base/complex.c	/^struct x { char c; cf f; } __attribute__ ((__packed__));$/;"	m	struct:x	file:
c	gdb/testsuite/gdb.base/dump.c	/^  int c;$/;"	m	struct:teststruct	file:
c	gdb/testsuite/gdb.base/funcargs.c	/^char c = 'a';$/;"	v
c	gdb/testsuite/gdb.base/infnan.c	/^double  c;$/;"	v
c	gdb/testsuite/gdb.base/long_long.c	/^unsigned char c[MAX_BYTES];$/;"	v
c	gdb/testsuite/gdb.base/ptype.c	/^    struct { int c; } anonymous_level_2;$/;"	m	struct:highest::__anon2013::__anon2014	file:
c	gdb/testsuite/gdb.base/structs.c	/^static struct { char c; } chartest[256];$/;"	m	struct:__anon1956	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct3 {tA a; tB b; tC c; };$/;"	m	struct:struct3	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct4 {tA a; tB b; tC c; tD d; };$/;"	m	struct:struct4	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	m	struct:struct5	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
c	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
c	gdb/testsuite/gdb.base/varargs.c	/^int a,b,c,d;$/;"	v
c	gdb/testsuite/gdb.base/watch-bitfields.c	/^  unsigned long c:3;$/;"	m	struct:foo	file:
c	gdb/testsuite/gdb.cp/chained-calls.cc	/^  char c;$/;"	m	union:U	file:
c	gdb/testsuite/gdb.cp/classes.cc	/^  int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/classes.cc	/^  int c;$/;"	m	class:mixed_protection_class	file:
c	gdb/testsuite/gdb.cp/classes.cc	/^  int c;$/;"	m	struct:mixed_protection_struct	file:
c	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^  void c (void) const volatile { }$/;"	f	class:GDB
c	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  long c;$/;"	m	struct:Class	file:
c	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  long c;$/;"	m	union:Union	file:
c	gdb/testsuite/gdb.cp/derivation.cc	/^    int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/derivation.cc	/^    int c;$/;"	m	class:G	file:
c	gdb/testsuite/gdb.cp/impl-this.cc	/^  int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/koenig.cc	/^  A::C c;$/;"	m	struct:B	file:
c	gdb/testsuite/gdb.cp/member-ptr.cc	/^  char c;$/;"	m	class:A	file:
c	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    namespace c$/;"	n	namespace:a::b	file:
c	gdb/testsuite/gdb.cp/minsym-fallback-main.cc	/^C c;$/;"	v
c	gdb/testsuite/gdb.cp/misc.cc	/^  int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/misc.cc	/^  int c;$/;"	m	class:mixed_protection_class	file:
c	gdb/testsuite/gdb.cp/misc.cc	/^  int c;$/;"	m	struct:mixed_protection_struct	file:
c	gdb/testsuite/gdb.cp/namespace.cc	/^  char c;$/;"	m	namespace:AAA	file:
c	gdb/testsuite/gdb.cp/namespace.cc	/^  char c;$/;"	m	namespace:BBB	file:
c	gdb/testsuite/gdb.cp/namespace.cc	/^  int c = 1;$/;"	m	namespace:C	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                      char c;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19::U19	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                      char c;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29::U29	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                      char c;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39::U39	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                      char c;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49::U49	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                      char c;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59::U59	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                    char c;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::S18::U18	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                    char c;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::S28::U28	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                    char c;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::S38::U38	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                    char c;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::S48::U48	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                    char c;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::S58::U58	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                  char c;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::S17::U17	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                  char c;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::S27::U27	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                  char c;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::S37::U37	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                  char c;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::S47::U47	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                  char c;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::S57::U57	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                char c;$/;"	m	union:S10::S11::S12::S13::S14::S15::S16::U16	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                char c;$/;"	m	union:S10::S21::S22::S23::S24::S25::S26::U26	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                char c;$/;"	m	union:S10::S31::S32::S33::S34::S35::S36::U36	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                char c;$/;"	m	union:S10::S41::S42::S43::S44::S45::S46::U46	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^                char c;$/;"	m	union:S10::S51::S52::S53::S54::S55::S56::U56	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^              char c;$/;"	m	union:S10::S11::S12::S13::S14::S15::U15	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^              char c;$/;"	m	union:S10::S21::S22::S23::S24::S25::U25	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^              char c;$/;"	m	union:S10::S31::S32::S33::S34::S35::U35	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^              char c;$/;"	m	union:S10::S41::S42::S43::S44::S45::U45	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^              char c;$/;"	m	union:S10::S51::S52::S53::S54::S55::U55	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^            char c;$/;"	m	union:S10::S11::S12::S13::S14::U14	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^            char c;$/;"	m	union:S10::S21::S22::S23::S24::U24	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^            char c;$/;"	m	union:S10::S31::S32::S33::S34::U34	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^            char c;$/;"	m	union:S10::S41::S42::S43::S44::U44	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^            char c;$/;"	m	union:S10::S51::S52::S53::S54::U54	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^          char c;$/;"	m	union:S10::S11::S12::S13::U13	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^          char c;$/;"	m	union:S10::S21::S22::S23::U23	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^          char c;$/;"	m	union:S10::S31::S32::S33::U33	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^          char c;$/;"	m	union:S10::S41::S42::S43::U43	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^          char c;$/;"	m	union:S10::S51::S52::S53::U53	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^        char c;$/;"	m	union:S10::S11::S12::U12	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^        char c;$/;"	m	union:S10::S21::S22::U22	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^        char c;$/;"	m	union:S10::S31::S32::U32	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^        char c;$/;"	m	union:S10::S41::S42::U42	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^        char c;$/;"	m	union:S10::S51::S52::U52	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^      char c;$/;"	m	union:S10::S11::U11	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^      char c;$/;"	m	union:S10::S21::U21	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^      char c;$/;"	m	union:S10::S31::U31	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^      char c;$/;"	m	union:S10::S41::U41	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^      char c;$/;"	m	union:S10::S51::U51	file:
c	gdb/testsuite/gdb.cp/nested-types.cc	/^    char c;$/;"	m	union:S10::U10	file:
c	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/nsdecl.cc	/^int c;$/;"	v
c	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  long c;$/;"	m	struct:Class	file:
c	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  long c;$/;"	m	union:Union	file:
c	gdb/testsuite/gdb.cp/static-print-quit.cc	/^C c;$/;"	v
c	gdb/testsuite/gdb.cp/templates.cc	/^    c(int) {};$/;"	f	class:c
c	gdb/testsuite/gdb.cp/templates.cc	/^class c {$/;"	c	file:
c	gdb/testsuite/gdb.cp/var-tag.cc	/^enum E {a, b, c} E;$/;"	e	enum:E	file:
c	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int c;$/;"	m	class:C	file:
c	gdb/testsuite/gdb.cp/virtfunc.cc	/^C   c;$/;"	v
c	gdb/testsuite/gdb.cp/vla-cxx.cc	/^  container &c;$/;"	m	struct:element	file:
c	gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust.S	/^c:	.4byte	0$/;"	l
c	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^  int c;$/;"	m	struct:S	file:
c	gdb/testsuite/gdb.dwarf2/member-ptr-forwardref.S	/^c:$/;"	l
c	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^  int c : 3;$/;"	m	struct:str	file:
c	gdb/testsuite/gdb.fortran/charset.f90	/^ch/;"	v
c	gdb/testsuite/gdb.fortran/complex.f	/^      co/;"	v
c	gdb/testsuite/gdb.fortran/derived-type.f90	/^    integer :: c$/;"	k	type:bar
c	gdb/testsuite/gdb.guile/scm-type.c	/^  int c;$/;"	m	struct:C	file:
c	gdb/testsuite/gdb.mi/mi-var-child.c	/^    long  c;$/;"	m	union:_struct_decl::__anon2041	file:
c	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^    int c;$/;"	m	struct:Anonymous::__anon2035	file:
c	gdb/testsuite/gdb.mi/var-cmd.c	/^    char *c;$/;"	m	struct:anonymous::__anon2051	file:
c	gdb/testsuite/gdb.mi/var-cmd.c	/^    long  c;$/;"	m	union:_struct_decl::__anon2046	file:
c	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^static volatile int a, b, c;$/;"	v	file:
c	gdb/testsuite/gdb.perf/backtrace.c	/^  char c[256];$/;"	m	struct:s	file:
c	gdb/testsuite/gdb.perf/skip-command.cc	/^  c () : _x (42) {}$/;"	f	class:c
c	gdb/testsuite/gdb.perf/skip-command.cc	/^class c$/;"	c	file:
c	gdb/testsuite/gdb.python/lib-types.cc	/^	int c;$/;"	m	struct:A	file:
c	gdb/testsuite/gdb.python/py-explore.c	/^  char c;$/;"	m	union:SimpleUnion	file:
c	gdb/testsuite/gdb.python/py-explore.cc	/^  char c;$/;"	m	class:B	file:
c	gdb/testsuite/gdb.python/py-type.c	/^  int c;$/;"	m	struct:C	file:
c	gdb/testsuite/gdb.python/py-value-cc.cc	/^  char c;$/;"	m	union:U	file:
c	gdb/testsuite/gdb.stabs/exclfwd2.c	/^  const char *c;$/;"	m	struct:a	file:
c	gdb/testsuite/gdb.trace/actions.c	/^  char   c;$/;"	m	struct:GDB_STRUCT_TEST	file:
c	gdb/testsuite/gdb.trace/actions.c	/^  char   c;$/;"	m	union:GDB_UNION_TEST	file:
c	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char c : 1;$/;"	m	struct:t	file:
c	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char c;$/;"	m	struct:s	file:
c	gdb/testsuite/gdb.trace/unavailable.cc	/^int c;$/;"	v
c	include/bfdlink.h	/^	} c;$/;"	m	union:bfd_link_hash_entry::__anon1494	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1498
c	sim/rl78/cpu.c	/^  unsigned char c;$/;"	m	struct:__anon835	file:
c0	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c0	gdb/xtensa-tdep.c	/^      xtensa_call0_frame_cache_t       	c0;	\/* call0 == true.  *\/$/;"	m	union:xtensa_frame_cache::__anon1731	file:
c0	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c0_config_reg	sim/mips/sim-main.h	/^  unsigned_word c0_config_reg;$/;"	m	struct:_sim_cpu
c0_fp	gdb/xtensa-tdep.c	/^  int c0_fp;			   \/* Actual value of frame pointer.  *\/$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_fpalign	gdb/xtensa-tdep.c	/^  int c0_fpalign;		   \/* Dinamic adjustment for the stack$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_frmsz	gdb/xtensa-tdep.c	/^  int c0_frmsz;			   \/* Stack frame size.  *\/$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_hasfp	gdb/xtensa-tdep.c	/^  int c0_hasfp;			   \/* Current frame uses frame pointer.  *\/$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_old_sp	gdb/xtensa-tdep.c	/^  int c0_old_sp;		   \/* In case of dynamic adjustment, it is$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_rt	gdb/xtensa-tdep.c	/^  xtensa_c0reg_t c0_rt[C0_NREGS];  \/* Register tracking information.  *\/$/;"	m	struct:xtensa_call0_frame_cache	file:
c0_sp_ofs	gdb/xtensa-tdep.c	/^  int c0_sp_ofs;		   \/* If "c0_old_sp" was spilled it's a$/;"	m	struct:xtensa_call0_frame_cache	file:
c0opc_NrOf	gdb/xtensa-tdep.c	/^  c0opc_NrOf	       \/* Number of opcode classifications.  *\/$/;"	e	enum:__anon1732	file:
c0opc_add	gdb/xtensa-tdep.c	/^  c0opc_add,	       \/* Adding two registers.  *\/$/;"	e	enum:__anon1732	file:
c0opc_addi	gdb/xtensa-tdep.c	/^  c0opc_addi,	       \/* Adding a register and an immediate.  *\/$/;"	e	enum:__anon1732	file:
c0opc_and	gdb/xtensa-tdep.c	/^  c0opc_and,	       \/* Bitwise "and"-ing two registers.  *\/$/;"	e	enum:__anon1732	file:
c0opc_break	gdb/xtensa-tdep.c	/^  c0opc_break,	       \/* Debugger software breakpoints.  *\/$/;"	e	enum:__anon1732	file:
c0opc_entry	gdb/xtensa-tdep.c	/^  c0opc_entry,	       \/* ENTRY indicates non-Call0 prologue.  *\/$/;"	e	enum:__anon1732	file:
c0opc_flow	gdb/xtensa-tdep.c	/^  c0opc_flow,	       \/* Flow control insn.  *\/$/;"	e	enum:__anon1732	file:
c0opc_illegal	gdb/xtensa-tdep.c	/^  c0opc_illegal,       \/* Unknown to libisa (invalid) or 'ill' opcode.  *\/$/;"	e	enum:__anon1732	file:
c0opc_l32e	gdb/xtensa-tdep.c	/^  c0opc_l32e,          \/* L32E instruction.  *\/$/;"	e	enum:__anon1732	file:
c0opc_l32r	gdb/xtensa-tdep.c	/^  c0opc_l32r,	       \/* Loading a literal.  *\/$/;"	e	enum:__anon1732	file:
c0opc_mov	gdb/xtensa-tdep.c	/^  c0opc_mov,	       \/* Moving a register to a register.  *\/$/;"	e	enum:__anon1732	file:
c0opc_movi	gdb/xtensa-tdep.c	/^  c0opc_movi,	       \/* Moving an immediate to a register.  *\/$/;"	e	enum:__anon1732	file:
c0opc_rfwo	gdb/xtensa-tdep.c	/^  c0opc_rfwo,          \/* RFWO instruction.  *\/$/;"	e	enum:__anon1732	file:
c0opc_rfwu	gdb/xtensa-tdep.c	/^  c0opc_rfwu,          \/* RFWU instruction.  *\/$/;"	e	enum:__anon1732	file:
c0opc_rwxsr	gdb/xtensa-tdep.c	/^  c0opc_rwxsr,	       \/* RSR, WRS, or XSR instructions.  *\/$/;"	e	enum:__anon1732	file:
c0opc_s32e	gdb/xtensa-tdep.c	/^  c0opc_s32e,          \/* S32E instruction.  *\/$/;"	e	enum:__anon1732	file:
c0opc_s32i	gdb/xtensa-tdep.c	/^  c0opc_s32i,	       \/* Storing word at fixed offset from a base register.  *\/$/;"	e	enum:__anon1732	file:
c0opc_sub	gdb/xtensa-tdep.c	/^  c0opc_sub,	       \/* Subtracting a register from a register.  *\/$/;"	e	enum:__anon1732	file:
c0opc_uninteresting	gdb/xtensa-tdep.c	/^  c0opc_uninteresting, \/* Not interesting for Call0 prologue analysis.  *\/$/;"	e	enum:__anon1732	file:
c1	gdb/testsuite/gdb.cp/class2.cc	/^  A *c1;$/;"	m	struct:C	file:
c1	gdb/testsuite/gdb.cp/using-crash.cc	/^  c1 () {}$/;"	f	class:c1
c1	gdb/testsuite/gdb.cp/using-crash.cc	/^class c1 : public b1$/;"	c	file:
c1	gdb/testsuite/gdb.cp/var-tag.cc	/^  enum E1 {a1, b1, c1} E1;$/;"	e	enum:C::E1	file:
c1	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c1	gdb/unittests/basic_string_view/operations/compare/char/2.cc	/^constexpr char c1[] = "one";$/;"	v
c1	gdb/unittests/basic_string_view/operations/compare/wchar_t/2.cc	/^constexpr wchar_t c1[] = L"one";$/;"	v
c1	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c10	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c10	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c11	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c11	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c12	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c12	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c128	gdb/testsuite/gdb.base/floatn.c	/^_Complex _Float128 c128;$/;"	v
c13	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c13	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c14	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c14	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c15	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c15	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
c2	gdb/testsuite/gdb.cp/class2.cc	/^  A *c2;$/;"	m	struct:C	file:
c2	gdb/testsuite/gdb.cp/var-tag-2.cc	/^enum E2 {a2, b2, c2} E2;$/;"	e	enum:E2	file:
c2	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c2	gdb/unittests/basic_string_view/operations/compare/char/2.cc	/^constexpr char c2[] = "two";$/;"	v
c2	gdb/unittests/basic_string_view/operations/compare/wchar_t/2.cc	/^constexpr wchar_t c2[] = L"two";$/;"	v
c2	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c3	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c3	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c32	gdb/testsuite/gdb.base/floatn.c	/^_Complex _Float32 c32;$/;"	v
c32x	gdb/testsuite/gdb.base/floatn.c	/^_Complex _Float32x c32x;$/;"	v
c4	gdb/testsuite/gdb.base/gnu_vector.c	/^char4 c4 = {1, 2, 3, 4};$/;"	v
c4	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef Class c4[4];$/;"	t	file:
c4	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef Class c4[4];$/;"	t	file:
c4	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c4	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c4x_reg_t	include/opcode/tic4x.h	/^c4x_reg_t;$/;"	t	typeref:enum:__anon1259
c5	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c5	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c6	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c6	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c64	gdb/testsuite/gdb.base/floatn.c	/^_Complex _Float64 c64;$/;"	v
c64x	gdb/testsuite/gdb.base/floatn.c	/^_Complex _Float64x c64x;$/;"	v
c6x_feature	gdb/arch/tic6x.h	/^enum c6x_feature$/;"	g
c7	gdb/testsuite/gdb.trace/collection.c	/^signed char  c0,  c1,  c2,  c3,  c4,  c5,  c6,  c7, $/;"	v
c7	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c8	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c8	include/opcode/crx.h	/^    c0 = MAX_REG, c1, c2, c3, c4, c5, c6, c7, c8,$/;"	e	enum:__anon1261
c9	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
c9	include/opcode/crx.h	/^    c9, c10, c11, c12, c13, c14, c15,$/;"	e	enum:__anon1261
cAuxMax	include/coff/sym.h	339;"	d
cOtherFile	gdb/testsuite/gdb.cp/namespace1.cc	/^  int cOtherFile = 316;$/;"	m	namespace:C	file:
cOtherFileClassType	gdb/testsuite/gdb.cp/namespace1.cc	/^    typedef short cOtherFileClassType;$/;"	t	class:C::OtherFileClass	file:
cOtherFileClassType2	gdb/testsuite/gdb.cp/namespace1.cc	/^    typedef long cOtherFileClassType2;$/;"	t	class:C::OtherFileClass	file:
cOtherFileClassVar	gdb/testsuite/gdb.cp/namespace1.cc	/^    static const cOtherFileClassType cOtherFileClassVar = 318;$/;"	m	class:C::OtherFileClass	file:
cOtherFileClassVar2	gdb/testsuite/gdb.cp/namespace1.cc	/^    static const cOtherFileClassType2 cOtherFileClassVar2 = 320;$/;"	m	class:C::OtherFileClass	file:
cOtherFileClassVar_use	gdb/testsuite/gdb.cp/namespace1.cc	/^  OtherFileClass::cOtherFileClassType OtherFileClass::cOtherFileClassVar_use ()$/;"	f	class:C::OtherFileClass
cOtherFileType	gdb/testsuite/gdb.cp/namespace1.cc	/^  typedef short cOtherFileType;$/;"	t	namespace:C	file:
cOtherFileType2	gdb/testsuite/gdb.cp/namespace1.cc	/^  typedef long cOtherFileType2;$/;"	t	namespace:C	file:
cOtherFileVar	gdb/testsuite/gdb.cp/namespace1.cc	/^  static const cOtherFileType cOtherFileVar = 319;$/;"	m	namespace:C	file:
cOtherFileVar2	gdb/testsuite/gdb.cp/namespace1.cc	/^  static const cOtherFileType2 cOtherFileVar2 = 321;$/;"	m	namespace:C	file:
cOtherFileVar_use	gdb/testsuite/gdb.cp/namespace1.cc	/^  cOtherFileType cOtherFileVar_use ()$/;"	f	namespace:C
cX	gdb/testsuite/gdb.cp/namespace.cc	/^    int cX = 6;$/;"	m	namespace:C::__anon1910	file:
cXOtherFile	gdb/testsuite/gdb.cp/namespace1.cc	/^    int cXOtherFile = 29;$/;"	m	namespace:C::__anon1897	file:
cXf	gdb/testsuite/gdb.cp/namespace.cc	/^      int cXf = 7;$/;"	m	namespace:C::__anon1910::F	file:
cXfX	gdb/testsuite/gdb.cp/namespace.cc	/^	int cXfX = 8;$/;"	m	namespace:C::__anon1910::F::__anon1911	file:
c_0	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_0	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_1	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_1	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_2	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_2	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_4	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_4	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c__10000	gdb/testsuite/gdb.base/langs1.c	/^static integer c__10000 = 10000;$/;"	v	file:
c_barrier	gdb/testsuite/gdb.python/py-thrhandle.c	/^pthread_barrier_t c_barrier;$/;"	v
c_cc	sim/ppc/emul_unix.c	/^	unsigned8	c_cc[LINUX_NCC];	\/* control chars *\/$/;"	m	struct:linux_termio	file:
c_cc	sim/ppc/emul_unix.c	/^	unsigned8	c_cc[SOLARIS_NCC];	\/* control chars *\/$/;"	m	struct:solaris_termio	file:
c_cc	sim/ppc/emul_unix.c	/^  linux_cc_t		c_cc[LINUX_NCCS];$/;"	m	struct:linux_termios	file:
c_cc	sim/ppc/emul_unix.c	/^  solaris_cc_t		c_cc[SOLARIS_NCCS];$/;"	m	struct:solaris_termios	file:
c_cflag	sim/ppc/emul_unix.c	/^	unsigned16	c_cflag;		\/* control modes *\/$/;"	m	struct:linux_termio	file:
c_cflag	sim/ppc/emul_unix.c	/^	unsigned16	c_cflag;		\/* control modes *\/$/;"	m	struct:solaris_termio	file:
c_cflag	sim/ppc/emul_unix.c	/^  linux_tcflag_t	c_cflag;$/;"	m	struct:linux_termios	file:
c_cflag	sim/ppc/emul_unix.c	/^  solaris_tcflag_t	c_cflag;$/;"	m	struct:solaris_termios	file:
c_compute_program	gdb/compile/compile-c-support.c	/^c_compute_program (struct compile_instance *inst,$/;"	f
c_cprs	include/coff/rs6000.h	/^  unsigned char c_cprs[8];$/;"	m	struct:external_core_dumpx
c_data	gdb/guile/scm-safe-call.c	/^struct c_data$/;"	s	file:
c_data	include/coff/rs6000.h	/^  unsigned char c_data[8];$/;"	m	struct:external_core_dumpx
c_dataorg	include/coff/rs6000.h	/^  unsigned char c_dataorg[8];$/;"	m	struct:external_core_dumpx
c_datasize	include/coff/rs6000.h	/^  unsigned char c_datasize[8];$/;"	m	struct:external_core_dumpx
c_decorations	gdb/c-valprint.c	/^static const struct generic_val_print_decorations c_decorations =$/;"	v	typeref:struct:generic_val_print_decorations	file:
c_describe_child	gdb/c-varobj.c	/^c_describe_child (const struct varobj *parent, int index,$/;"	f	file:
c_emit_char	gdb/c-lang.c	/^c_emit_char (int c, struct type *type,$/;"	f
c_entries	include/coff/rs6000.h	/^  unsigned char c_entries[2];$/;"	m	struct:external_core_dumpx
c_extensions	gdb/c-lang.c	/^static const char *c_extensions[] =$/;"	v	file:
c_fdsinfox	include/coff/rs6000.h	/^  unsigned char c_fdsinfox[8];$/;"	m	struct:external_core_dumpx
c_flag	include/coff/rs6000.h	/^  unsigned char c_flag[1];$/;"	m	struct:external_core_dumpx
c_func	gdb/testsuite/gdb.cp/extern-c.cc	/^extern "C" int c_func (void)$/;"	f
c_funcs_1	gdb/testsuite/gdb.cp/extern-c.cc	/^extern "C" int c_funcs_1 (void)$/;"	f
c_funcs_2	gdb/testsuite/gdb.cp/extern-c.cc	/^extern "C" int c_funcs_2 (void)$/;"	f
c_function	gdb/testsuite/gdb.ada/cond_lang/foo.c	/^c_function (void)$/;"	f
c_get_compile_context	gdb/compile/compile-c-support.c	/^c_get_compile_context (void)$/;"	f
c_get_mode_for_size	gdb/compile/compile-c-support.c	/^c_get_mode_for_size (int size)$/;"	f
c_get_range_decl_name	gdb/compile/compile-c-support.c	/^c_get_range_decl_name (const struct dynamic_prop *prop)$/;"	f
c_get_string	gdb/c-lang.c	/^c_get_string (struct value *value, gdb::unique_xmalloc_ptr<gdb_byte> *buffer,$/;"	f
c_global	gdb/testsuite/gdb.base/solib-display-lib.c	/^int c_global = 43;$/;"	v
c_huimm16	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_huimm16	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_huimm32	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_huimm32	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_huimm32e	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_huimm32e	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_ident_is_alnum	gdb/c-support.h	/^c_ident_is_alnum (unsigned char ch)$/;"	f
c_ident_is_alpha	gdb/c-support.h	/^c_ident_is_alpha (unsigned char ch)$/;"	f
c_iflag	sim/ppc/emul_unix.c	/^	unsigned16	c_iflag;		\/* input modes *\/$/;"	m	struct:linux_termio	file:
c_iflag	sim/ppc/emul_unix.c	/^	unsigned16	c_iflag;		\/* input modes *\/$/;"	m	struct:solaris_termio	file:
c_iflag	sim/ppc/emul_unix.c	/^  linux_tcflag_t	c_iflag;$/;"	m	struct:linux_termios	file:
c_iflag	sim/ppc/emul_unix.c	/^  solaris_tcflag_t	c_iflag;$/;"	m	struct:solaris_termios	file:
c_imm16	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_imm16	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_imm16d	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_imm16d	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_imm16s2	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_imm16s2	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_imm16s4	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_imm16s4	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_imm3	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_imm3	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_imm32	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_imm32	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_imm4	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_imm4	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_imm5	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_imm5	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_imm5d	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_imm5d	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_imm6	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_imm6	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_imm7	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_imm7	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_imm7d	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_imm7d	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_imm8	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_imm8	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_impl	include/coff/rs6000.h	/^  unsigned char c_impl[4];$/;"	m	struct:external_core_dumpx
c_is_path_expr_parent	gdb/c-varobj.c	/^c_is_path_expr_parent (const struct varobj *var)$/;"	f	file:
c_ispeed	sim/ppc/emul_unix.c	/^  signed32		c_ispeed;$/;"	m	struct:linux_termios	file:
c_language_arch_info	gdb/c-lang.c	/^c_language_arch_info (struct gdbarch *gdbarch,$/;"	f
c_language_defn	gdb/c-lang.c	/^extern const struct language_defn c_language_defn =$/;"	v	typeref:struct:language_defn
c_length	gdb/riscv-tdep.c	/^    int c_length;$/;"	m	struct:riscv_arg_info::location	file:
c_lflag	sim/ppc/emul_unix.c	/^	unsigned16	c_lflag;		\/* line discipline modes *\/$/;"	m	struct:linux_termio	file:
c_lflag	sim/ppc/emul_unix.c	/^	unsigned16	c_lflag;		\/* line discipline modes *\/$/;"	m	struct:solaris_termio	file:
c_lflag	sim/ppc/emul_unix.c	/^  linux_tcflag_t	c_lflag;$/;"	m	struct:linux_termios	file:
c_lflag	sim/ppc/emul_unix.c	/^  solaris_tcflag_t	c_lflag;$/;"	m	struct:solaris_termios	file:
c_line	sim/ppc/emul_unix.c	/^	unsigned8	c_line;			\/* line discipline *\/$/;"	m	struct:linux_termio	file:
c_line	sim/ppc/emul_unix.c	/^	unsigned8	c_line;			\/* line discipline *\/$/;"	m	struct:solaris_termio	file:
c_line	sim/ppc/emul_unix.c	/^  linux_cc_t		c_line;$/;"	m	struct:linux_termios	file:
c_loader	include/coff/rs6000.h	/^  unsigned char c_loader[8];$/;"	m	struct:external_core_dumpx
c_lppcrel10	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_lppcrel10	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_lsize	include/coff/rs6000.h	/^  unsigned char c_lsize[8];$/;"	m	struct:external_core_dumpx
c_luimm16	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_luimm16	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_main	gdb/testsuite/gdb.base/global-var-nested-by-dso-solib1.c	/^c_main (void)$/;"	f
c_n_thr	include/coff/rs6000.h	/^  unsigned char c_n_thr[4];$/;"	m	struct:external_core_dumpx
c_name	gdb/coffread.c	/^    char *c_name;$/;"	m	struct:coff_symbol	file:
c_name	gdb/xcoffread.c	/^    char *c_name;$/;"	m	struct:coff_symbol	file:
c_name_of_child	gdb/c-varobj.c	/^c_name_of_child (const struct varobj *parent, int index)$/;"	f	file:
c_name_of_variable	gdb/c-varobj.c	/^c_name_of_variable (const struct varobj *parent)$/;"	f	file:
c_naux	gdb/coffread.c	/^    int c_naux;			\/* 0 if syment only, 1 if syment +$/;"	m	struct:coff_symbol	file:
c_naux	gdb/xcoffread.c	/^    int c_naux;			\/* 0 if syment only, 1 if syment + auxent.  *\/$/;"	m	struct:coff_symbol	file:
c_negimm5s4	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_negimm5s4	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_number_of_children	gdb/c-varobj.c	/^c_number_of_children (const struct varobj *var)$/;"	f	file:
c_offset	gdb/riscv-tdep.c	/^    int c_offset;$/;"	m	struct:riscv_arg_info::location	file:
c_oflag	sim/ppc/emul_unix.c	/^	unsigned16	c_oflag;		\/* output modes *\/$/;"	m	struct:linux_termio	file:
c_oflag	sim/ppc/emul_unix.c	/^	unsigned16	c_oflag;		\/* output modes *\/$/;"	m	struct:solaris_termio	file:
c_oflag	sim/ppc/emul_unix.c	/^  linux_tcflag_t	c_oflag;$/;"	m	struct:linux_termios	file:
c_oflag	sim/ppc/emul_unix.c	/^  solaris_tcflag_t	c_oflag;$/;"	m	struct:solaris_termios	file:
c_op_print_tab	gdb/c-lang.c	/^const struct op_print c_op_print_tab[] =$/;"	v	typeref:struct:op_print
c_ops	include/gcc-c-interface.h	/^  const struct gcc_c_fe_vtable *c_ops;$/;"	m	struct:gcc_c_context	typeref:struct:gcc_c_context::gcc_c_fe_vtable
c_ospeed	sim/ppc/emul_unix.c	/^  signed32		c_ospeed;$/;"	m	struct:linux_termios	file:
c_pad	include/coff/rs6000.h	/^  unsigned char c_pad[4];$/;"	m	struct:external_core_dumpx
c_path_expr_of_child	gdb/c-varobj.c	/^c_path_expr_of_child (const struct varobj *child)$/;"	f	file:
c_pcrel10	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_pcrel10	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_pcrel12	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_pcrel12	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_pcrel24	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_pcrel24	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_pcrel4	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_pcrel4	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_pcrel8	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_pcrel8	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_pcrel8s4	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_pcrel8s4	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_primitive_type_char	gdb/c-lang.c	/^  c_primitive_type_char,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_complex	gdb/c-lang.c	/^  c_primitive_type_complex,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_decdouble	gdb/c-lang.c	/^  c_primitive_type_decdouble,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_decfloat	gdb/c-lang.c	/^  c_primitive_type_decfloat,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_declong	gdb/c-lang.c	/^  c_primitive_type_declong,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_double	gdb/c-lang.c	/^  c_primitive_type_double,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_double_complex	gdb/c-lang.c	/^  c_primitive_type_double_complex,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_float	gdb/c-lang.c	/^  c_primitive_type_float,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_int	gdb/c-lang.c	/^  c_primitive_type_int,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_long	gdb/c-lang.c	/^  c_primitive_type_long,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_long_double	gdb/c-lang.c	/^  c_primitive_type_long_double,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_long_long	gdb/c-lang.c	/^  c_primitive_type_long_long,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_short	gdb/c-lang.c	/^  c_primitive_type_short,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_signed_char	gdb/c-lang.c	/^  c_primitive_type_signed_char,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_unsigned_char	gdb/c-lang.c	/^  c_primitive_type_unsigned_char,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_unsigned_int	gdb/c-lang.c	/^  c_primitive_type_unsigned_int,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_unsigned_long	gdb/c-lang.c	/^  c_primitive_type_unsigned_long,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_unsigned_long_long	gdb/c-lang.c	/^  c_primitive_type_unsigned_long_long,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_unsigned_short	gdb/c-lang.c	/^  c_primitive_type_unsigned_short,$/;"	e	enum:c_primitive_types	file:
c_primitive_type_void	gdb/c-lang.c	/^  c_primitive_type_void,$/;"	e	enum:c_primitive_types	file:
c_primitive_types	gdb/c-lang.c	/^enum c_primitive_types {$/;"	g	file:
c_print_type	gdb/c-typeprint.c	/^c_print_type (struct type *type,$/;"	f
c_print_type_1	gdb/c-typeprint.c	/^c_print_type_1 (struct type *type,$/;"	f	file:
c_print_type_no_offsets	gdb/c-typeprint.c	/^c_print_type_no_offsets (struct type *type,$/;"	f	file:
c_print_type_struct_field_offset	gdb/c-typeprint.c	/^c_print_type_struct_field_offset (struct type *type, unsigned int field_idx,$/;"	f	file:
c_print_type_union_field_offset	gdb/c-typeprint.c	/^c_print_type_union_field_offset (struct type *type, unsigned int field_idx,$/;"	f	file:
c_print_typedef	gdb/c-typeprint.c	/^c_print_typedef (struct type *type,$/;"	f
c_printchar	gdb/c-lang.c	/^c_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f
c_printstr	gdb/c-lang.c	/^c_printstr (struct ui_file *stream, struct type *type, $/;"	f
c_procedure	gdb/testsuite/gdb.ada/lang_switch/foo.c	/^c_procedure (char* msg)$/;"	f
c_reserved	include/coff/rs6000.h	/^  unsigned char c_reserved[7 * 8];$/;"	m	struct:external_core_dumpx
c_reserved0	include/coff/rs6000.h	/^  unsigned char c_reserved0[4];$/;"	m	struct:external_core_dumpx
c_rimm16	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_rimm16	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_s	gdb/testsuite/gdb.cp/local-static.c	/^const S c_s = {};$/;"	v
c_sclass	gdb/coffread.c	/^    int c_sclass;$/;"	m	struct:coff_symbol	file:
c_sclass	gdb/xcoffread.c	/^    unsigned char c_sclass;$/;"	m	struct:coff_symbol	file:
c_sdorg	include/coff/rs6000.h	/^  unsigned char c_sdorg[8];$/;"	m	struct:external_core_dumpx
c_sdsize	include/coff/rs6000.h	/^  unsigned char c_sdsize[8];$/;"	m	struct:external_core_dumpx
c_secnum	gdb/coffread.c	/^    int c_secnum;$/;"	m	struct:coff_symbol	file:
c_secnum	gdb/xcoffread.c	/^    int c_secnum;$/;"	m	struct:coff_symbol	file:
c_segregion	include/coff/rs6000.h	/^  unsigned char c_segregion[8];$/;"	m	struct:external_core_dumpx
c_segs	include/coff/rs6000.h	/^  unsigned char c_segs[8];$/;"	m	struct:external_core_dumpx
c_signo	include/coff/rs6000.h	/^  unsigned char c_signo[1];$/;"	m	struct:external_core_dumpx
c_size	include/coff/rs6000.h	/^  unsigned char c_size[8];$/;"	m	struct:external_core_dumpx
c_stack	include/coff/rs6000.h	/^  unsigned char c_stack[8];$/;"	m	struct:external_core_dumpx
c_stackorg	include/coff/rs6000.h	/^  unsigned char c_stackorg[8];$/;"	m	struct:external_core_dumpx
c_str	gdb/gdbcore.h	/^  const char *c_str () const$/;"	f	class:thread_section_name
c_str	gdb/ui-file.h	/^  const char *c_str () const { return m_string.c_str (); }$/;"	f	class:string_file
c_string_type_values	gdb/c-lang.h	/^enum c_string_type_values$/;"	g
c_style_arrays	gdb/language.h	/^    char c_style_arrays;$/;"	m	struct:language_defn
c_symnum	gdb/coffread.c	/^    int c_symnum;		\/* Symbol number of this entry.  *\/$/;"	m	struct:coff_symbol	file:
c_symnum	gdb/xcoffread.c	/^    int c_symnum;		\/* Symbol number of this entry.  *\/$/;"	m	struct:coff_symbol	file:
c_textual_element_type	gdb/c-valprint.c	/^c_textual_element_type (struct type *type, char format)$/;"	f
c_thr	include/coff/rs6000.h	/^  unsigned char c_thr[8];$/;"	m	struct:external_core_dumpx
c_type	gdb/coffread.c	/^    unsigned int c_type;$/;"	m	struct:coff_symbol	file:
c_type	gdb/xcoffread.c	/^    unsigned int c_type;$/;"	m	struct:coff_symbol	file:
c_type_of_child	gdb/c-varobj.c	/^c_type_of_child (const struct varobj *parent, int index)$/;"	f	file:
c_type_print_args	gdb/c-typeprint.c	/^c_type_print_args (struct type *type, struct ui_file *stream,$/;"	f
c_type_print_base	gdb/c-typeprint.c	/^c_type_print_base (struct type *type, struct ui_file *stream,$/;"	f
c_type_print_base_1	gdb/c-typeprint.c	/^c_type_print_base_1 (struct type *type, struct ui_file *stream,$/;"	f	file:
c_type_print_base_struct_union	gdb/c-typeprint.c	/^c_type_print_base_struct_union (struct type *type, struct ui_file *stream,$/;"	f	file:
c_type_print_modifier	gdb/c-typeprint.c	/^c_type_print_modifier (struct type *type, struct ui_file *stream,$/;"	f	file:
c_type_print_template_args	gdb/c-typeprint.c	/^c_type_print_template_args (const struct type_print_options *flags,$/;"	f	file:
c_type_print_varspec_prefix	gdb/c-typeprint.c	/^c_type_print_varspec_prefix (struct type *type,$/;"	f	file:
c_type_print_varspec_suffix	gdb/c-typeprint.c	/^c_type_print_varspec_suffix (struct type *type,$/;"	f	file:
c_uimm16	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_uimm16	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_uimm16s4	opcodes/bfin-dis.c	/^  c_pcrel12, c_imm16s4, c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon26	file:
c_uimm16s4	sim/bfin/bfin-sim.c	/^  c_luimm16, c_imm16, c_imm16d, c_huimm16, c_rimm16, c_imm16s2, c_uimm16s4,$/;"	e	enum:__anon821	file:
c_uimm16s4d	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_uimm16s4d	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_uimm2	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_uimm2	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_uimm3	opcodes/bfin-dis.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon26	file:
c_uimm3	sim/bfin/bfin-sim.c	/^  c_0, c_1, c_4, c_2, c_uimm2, c_uimm3, c_imm3, c_pcrel4,$/;"	e	enum:__anon821	file:
c_uimm32	opcodes/bfin-dis.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon26	file:
c_uimm32	sim/bfin/bfin-sim.c	/^  c_uimm16s4d, c_uimm16, c_pcrel24, c_uimm32, c_imm32, c_huimm32, c_huimm32e,$/;"	e	enum:__anon821	file:
c_uimm4	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_uimm4	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_uimm4s2	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_uimm4s2	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_uimm4s4	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_uimm4s4	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_uimm4s4d	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_uimm4s4d	sim/bfin/bfin-sim.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5,$/;"	e	enum:__anon821	file:
c_uimm5	opcodes/bfin-dis.c	/^  c_imm4, c_uimm4s4, c_uimm4s4d, c_uimm4, c_uimm4s2, c_negimm5s4, c_imm5, c_imm5d, c_uimm5, c_imm6,$/;"	e	enum:__anon26	file:
c_uimm5	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_uimm8	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_uimm8	sim/bfin/bfin-sim.c	/^  c_imm5d, c_uimm5, c_imm6, c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8,$/;"	e	enum:__anon821	file:
c_uimm8s4	opcodes/bfin-dis.c	/^  c_imm7, c_imm7d, c_imm8, c_uimm8, c_pcrel8, c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10,$/;"	e	enum:__anon26	file:
c_uimm8s4	sim/bfin/bfin-sim.c	/^  c_uimm8s4, c_pcrel8s4, c_lppcrel10, c_pcrel10, c_pcrel12, c_imm16s4,$/;"	e	enum:__anon821	file:
c_val_print	gdb/c-valprint.c	/^c_val_print (struct type *type,$/;"	f
c_val_print_array	gdb/c-valprint.c	/^c_val_print_array (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
c_val_print_int	gdb/c-valprint.c	/^c_val_print_int (struct type *type, struct type *unresolved_type,$/;"	f	file:
c_val_print_memberptr	gdb/c-valprint.c	/^c_val_print_memberptr (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
c_val_print_ptr	gdb/c-valprint.c	/^c_val_print_ptr (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
c_val_print_struct	gdb/c-valprint.c	/^c_val_print_struct (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
c_val_print_union	gdb/c-valprint.c	/^c_val_print_union (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
c_value	gdb/coffread.c	/^    CORE_ADDR c_value;$/;"	m	struct:coff_symbol	file:
c_value	gdb/xcoffread.c	/^    CORE_ADDR c_value;$/;"	m	struct:coff_symbol	file:
c_value_of_child	gdb/c-varobj.c	/^c_value_of_child (const struct varobj *parent, int index)$/;"	f	file:
c_value_of_variable	gdb/c-varobj.c	/^c_value_of_variable (const struct varobj *var,$/;"	f	file:
c_value_print	gdb/c-valprint.c	/^c_value_print (struct value *val, struct ui_file *stream, $/;"	f
c_varobj_ops	gdb/c-varobj.c	/^const struct lang_varobj_ops c_varobj_ops =$/;"	v	typeref:struct:lang_varobj_ops
c_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector float c_vec_d = {1.0, 1.0};$/;"	v
c_version	include/coff/rs6000.h	/^  unsigned char c_version[4];$/;"	m	struct:external_core_dumpx
c_version	include/gcc-c-interface.h	/^  unsigned int c_version;$/;"	m	struct:gcc_c_fe_vtable
c_vmm	include/coff/rs6000.h	/^  unsigned char c_vmm[8];$/;"	m	struct:external_core_dumpx
c_vmmregions	include/coff/rs6000.h	/^  unsigned char c_vmmregions[8];$/;"	m	struct:external_core_dumpx
c_watch_location_expression	gdb/c-lang.c	/^c_watch_location_expression (struct type *type, CORE_ADDR addr)$/;"	f	class:gdb
ca	bfd/vms-alpha.c	/^  struct vector_type ca;	\/* Vector of bfd_vma.  *\/$/;"	m	struct:alpha_vms_shlib_el	typeref:struct:alpha_vms_shlib_el::vector_type	file:
ca	gdb/testsuite/gdb.cp/typeid.cc	/^char ca[5];$/;"	v
ca_derived_name	sim/igen/ld-cache.c	/^  ca_derived_name,$/;"	e	enum:__anon563	file:
ca_derived_name	sim/ppc/ld-cache.c	/^  ca_derived_name,$/;"	e	enum:__anon941	file:
ca_expression	sim/igen/ld-cache.c	/^  ca_expression,$/;"	e	enum:__anon563	file:
ca_expression	sim/ppc/ld-cache.c	/^  ca_expression,$/;"	e	enum:__anon941	file:
ca_field_name	sim/igen/ld-cache.c	/^  ca_field_name,$/;"	e	enum:__anon563	file:
ca_field_name	sim/ppc/ld-cache.c	/^  ca_field_name,$/;"	e	enum:__anon941	file:
ca_psindx	include/vms/esdf.h	/^  unsigned char ca_psindx[4];$/;"	m	struct:vms_esdf
ca_type	sim/igen/ld-cache.c	/^  ca_type,$/;"	e	enum:__anon563	file:
ca_type	sim/ppc/ld-cache.c	/^  ca_type,$/;"	e	enum:__anon941	file:
ca_type_def	sim/igen/ld-cache.c	/^  ca_type_def,$/;"	e	enum:__anon563	file:
ca_type_def	sim/ppc/ld-cache.c	/^  ca_type_def,$/;"	e	enum:__anon941	file:
cache	bfd/libbfd-in.h	/^  htab_t cache;$/;"	m	struct:artdata
cache	bfd/libbfd.h	/^  htab_t cache;$/;"	m	struct:artdata
cache	bfd/vms-lib.c	/^  bfd **cache;$/;"	m	struct:lib_tdata	file:
cache	gdb/bcache.c	/^  struct obstack cache;$/;"	m	struct:bcache	typeref:struct:bcache::obstack	file:
cache	gdb/hppa-tdep.c	/^    struct unwind_table_entry *cache;	\/* Pointer to last entry we found *\/$/;"	m	struct:hppa_unwind_info	typeref:struct:hppa_unwind_info::unwind_table_entry	file:
cache	gdb/memattr.h	/^  int cache = 0;$/;"	m	struct:mem_attrib
cache	gdb/objc-lang.c	/^  CORE_ADDR cache;$/;"	m	struct:objc_class	file:
cache	include/coff/ecoff.h	/^    } cache;$/;"	m	struct:ecoff_find_line	typeref:struct:ecoff_find_line::__anon1505
cache	sim/common/cgen-scache.h	/^  SCACHE *cache;$/;"	m	struct:cpu_scache
cache	sim/frv/profile.c	/^  FRV_CACHE *cache;$/;"	m	struct:__anon245	file:
cache_addr_str	opcodes/metag-dis.c	/^cache_addr_str (char *buf, unsigned int buf_size, unsigned int insn_word,$/;"	f	file:
cache_bclose	bfd/cache.c	/^cache_bclose (struct bfd *abfd)$/;"	f	file:
cache_bflush	bfd/cache.c	/^cache_bflush (struct bfd *abfd)$/;"	f	file:
cache_bmmap	bfd/cache.c	/^cache_bmmap (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
cache_bread	bfd/cache.c	/^cache_bread (struct bfd *abfd, void *buf, file_ptr nbytes)$/;"	f	file:
cache_bread_1	bfd/cache.c	/^cache_bread_1 (FILE *f, void *buf, file_ptr nbytes)$/;"	f	file:
cache_bseek	bfd/cache.c	/^cache_bseek (struct bfd *abfd, file_ptr offset, int whence)$/;"	f	file:
cache_bstat	bfd/cache.c	/^cache_bstat (struct bfd *abfd, struct stat *sb)$/;"	f	file:
cache_btell	bfd/cache.c	/^cache_btell (struct bfd *abfd)$/;"	f	file:
cache_bwrite	bfd/cache.c	/^cache_bwrite (struct bfd *abfd, const void *from, file_ptr nbytes)$/;"	f	file:
cache_derived_name	sim/ppc/ld-insn.h	/^  cache_derived_name = insn_comment,$/;"	e	enum:__anon947
cache_entry	gdb/ada-lang.c	/^struct cache_entry$/;"	s	file:
cache_entry	sim/igen/ld-insn.h	/^typedef struct _cache_entry cache_entry;$/;"	t	typeref:struct:_cache_entry
cache_entry_type	sim/igen/ld-insn.h	/^cache_entry_type;$/;"	t	typeref:enum:__anon574
cache_entry_type_to_str	sim/igen/ld-insn.c	/^cache_entry_type_to_str (cache_entry_type type)$/;"	f	file:
cache_eq	gdb/dwarf2-frame-tailcall.c	/^cache_eq (const void *arg1, const void *arg2)$/;"	f	file:
cache_expression	sim/ppc/ld-insn.h	/^  cache_expression = insn_field_7,$/;"	e	enum:__anon947
cache_expression_field	sim/igen/ld-insn.h	/^  cache_expression_field,$/;"	e	enum:__anon573
cache_fields	sim/ppc/ld-insn.h	/^} cache_fields;$/;"	t	typeref:enum:__anon947
cache_find	gdb/dwarf2-frame-tailcall.c	/^cache_find (struct frame_info *fi)$/;"	f	file:
cache_fix_array	bfd/elf32-xtensa.c	/^cache_fix_array (asection *sec)$/;"	f	file:
cache_flag	bfd/cache.c	/^enum cache_flag {$/;"	g	file:
cache_flush	sim/frv/profile.c	/^  cache_flush,$/;"	e	enum:cache_request	file:
cache_hash	gdb/dwarf2-frame-tailcall.c	/^cache_hash (const void *arg)$/;"	f	file:
cache_htab	gdb/dwarf2-frame-tailcall.c	/^static htab_t cache_htab;$/;"	v	file:
cache_idx	sim/h8300/sim-main.h	/^  unsigned short *cache_idx;$/;"	m	struct:sim_state
cache_invalidate	sim/frv/profile.c	/^  cache_invalidate,$/;"	e	enum:cache_request	file:
cache_iovec	bfd/cache.c	/^static const struct bfd_iovec cache_iovec =$/;"	v	typeref:struct:bfd_iovec	file:
cache_load	sim/frv/profile.c	/^  cache_load,$/;"	e	enum:cache_request	file:
cache_name	sim/ppc/ld-insn.h	/^  cache_name = insn_field_6,$/;"	e	enum:__anon947
cache_name_field	sim/igen/ld-insn.h	/^  cache_name_field,$/;"	e	enum:__anon573
cache_new_ref1	gdb/dwarf2-frame-tailcall.c	/^cache_new_ref1 (struct frame_info *next_bottom_frame)$/;"	f	file:
cache_novlys	gdb/symfile.c	/^static unsigned cache_novlys = 0;$/;"	v	file:
cache_op	sim/mips/sim-main.c	/^cache_op (SIM_DESC SD,$/;"	f
cache_original_fields_field	sim/igen/ld-insn.h	/^  cache_original_fields_field,$/;"	e	enum:__anon573
cache_ovly_table	gdb/symfile.c	/^static unsigned (*cache_ovly_table)[4] = 0;$/;"	v	file:
cache_ovly_table_base	gdb/symfile.c	/^static CORE_ADDR cache_ovly_table_base = 0;$/;"	v	file:
cache_pc_function_high	gdb/blockframe.c	/^static CORE_ADDR cache_pc_function_high = 0;$/;"	v	file:
cache_pc_function_low	gdb/blockframe.c	/^static CORE_ADDR cache_pc_function_low = 0;$/;"	v	file:
cache_pc_function_name	gdb/blockframe.c	/^static const char *cache_pc_function_name = 0;$/;"	v	file:
cache_pc_function_section	gdb/blockframe.c	/^static struct obj_section *cache_pc_function_section = NULL;$/;"	v	typeref:struct:obj_section	file:
cache_preload	sim/frv/profile.c	/^  cache_preload,$/;"	e	enum:cache_request	file:
cache_queue	sim/frv/profile.c	/^} cache_queue = {0, 0};$/;"	v	typeref:struct:__anon246
cache_record	sim/igen/ld-insn.c	/^  cache_record,$/;"	e	enum:__anon591	file:
cache_ref	gdb/dwarf2-frame-tailcall.c	/^cache_ref (struct tailcall_cache *cache)$/;"	f	file:
cache_request	sim/frv/profile.c	/^enum cache_request$/;"	g	file:
cache_rule_type	sim/ppc/ld-cache.h	/^} cache_rule_type;$/;"	t	typeref:enum:__anon935
cache_space	gdb/ada-lang.c	/^  struct obstack cache_space;$/;"	m	struct:ada_symbol_cache	typeref:struct:ada_symbol_cache::obstack	file:
cache_symbol	gdb/ada-lang.c	/^cache_symbol (const char *name, domain_enum domain, struct symbol *sym,$/;"	f	file:
cache_table	sim/ppc/ld-cache.h	/^typedef struct _cache_table cache_table;$/;"	t	typeref:struct:_cache_table
cache_top	sim/h8300/sim-main.h	/^  int cache_top;$/;"	m	struct:sim_state
cache_type_def	sim/ppc/ld-insn.h	/^  cache_type_def = insn_name,$/;"	e	enum:__anon947
cache_type_map	sim/igen/ld-cache.c	/^static const name_map cache_type_map[] = {$/;"	v	file:
cache_type_map	sim/ppc/ld-cache.c	/^static const name_map cache_type_map[] = {$/;"	v	file:
cache_typedef_field	sim/igen/ld-insn.h	/^  cache_typedef_field = 4,$/;"	e	enum:__anon573
cache_unlock	sim/frv/profile.c	/^  cache_unlock$/;"	e	enum:cache_request	file:
cache_unref	gdb/dwarf2-frame-tailcall.c	/^cache_unref (struct tailcall_cache *cache)$/;"	f	file:
cache_value	sim/igen/ld-insn.h	/^  cache_value,$/;"	e	enum:__anon574
cache_value	sim/ppc/ld-cache.h	/^  cache_value,$/;"	e	enum:__anon935
cacheable	bfd/bfd-in2.h	/^  unsigned int cacheable : 1;$/;"	m	struct:bfd
cached	bfd/dwarf2.c	/^  bfd_boolean cached;$/;"	m	struct:comp_unit	file:
cached_code_address	gdb/jit.c	/^  CORE_ADDR cached_code_address;$/;"	m	struct:jit_program_space_data	file:
cached_copy_status	gdb/frame.c	/^enum cached_copy_status$/;"	g	file:
cached_file_name	bfd/syms.c	/^  char *cached_file_name;$/;"	m	struct:stab_find_info	file:
cached_frame_info	gdb/python/py-unwind.c	/^} cached_frame_info;$/;"	t	typeref:struct:__anon2089	file:
cached_indexentry	bfd/syms.c	/^  struct indexentry *cached_indexentry;$/;"	m	struct:stab_find_info	typeref:struct:stab_find_info::indexentry	file:
cached_offset	bfd/syms.c	/^  bfd_vma cached_offset;$/;"	m	struct:stab_find_info	file:
cached_p	gdb/testsuite/gdb.threads/slow-waitpid.c	/^  int cached_p;$/;"	m	struct:__anon1934	file:
cached_reg	gdb/regcache.h	/^typedef struct cached_reg$/;"	s
cached_reg_t	gdb/regcache.h	/^} cached_reg_t;$/;"	t	typeref:struct:cached_reg
cached_reg_t	gdb/remote.c	/^DEF_VEC_O(cached_reg_t);$/;"	v
cached_stab	bfd/syms.c	/^  bfd_byte *cached_stab;$/;"	m	struct:stab_find_info	file:
cached_status	gdb/gdbserver/win32-low.c	/^static struct target_waitstatus cached_status;$/;"	v	typeref:struct:target_waitstatus	file:
cached_wait_status	gdb/testsuite/gdb.threads/slow-waitpid.c	/^} cached_wait_status;$/;"	v	typeref:struct:__anon1934	file:
caches	sim/igen/ld-insn.h	/^  cache_entry *caches;$/;"	m	struct:_insn_table
caches_rawsize	bfd/elf-bfd.h	/^  unsigned caches_rawsize : 1;$/;"	m	struct:elf_backend_data
caget	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
cagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
calc	gdb/testsuite/gdb.base/func-ptrs.c	/^int (*calc) (int) = incr;$/;"	v
calc	sim/testsuite/common/bits-tst.c	/^calc (const char *call,$/;"	f
calc_f77_array_dims	gdb/eval.c	/^calc_f77_array_dims (struct type *array_type)$/;"	f
calc_fixup	bfd/elf32-microblaze.c	/^calc_fixup (bfd_vma start, bfd_vma size, asection *sec)$/;"	f	file:
calc_nds32_blank_total	bfd/elf32-nds32.c	/^calc_nds32_blank_total (nds32_elf_blank_t *blank_p)$/;"	f	file:
calculate_allocation	gdb/common/vec.c	/^calculate_allocation (const struct vec_prefix *pfx, int reserve)$/;"	f	file:
calculate_dvc	gdb/ppc-linux-nat.c	/^calculate_dvc (CORE_ADDR addr, int len, CORE_ADDR data_value,$/;"	f	file:
calculate_got_memory_address	bfd/elf32-nds32.c	/^calculate_got_memory_address (bfd *abfd, struct bfd_link_info *link_info,$/;"	f	file:
calculate_group_reloc_mask	bfd/elf32-arm.c	/^calculate_group_reloc_mask (bfd_vma value, int n, bfd_vma *final_residual)$/;"	f	file:
calculate_memory_address	bfd/elf32-nds32.c	/^calculate_memory_address (bfd *abfd, Elf_Internal_Rela *irel,$/;"	f	file:
calculate_offset	bfd/elf32-nds32.c	/^calculate_offset (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
calculate_plt_memory_address	bfd/elf32-nds32.c	/^calculate_plt_memory_address (bfd *abfd, struct bfd_link_info *link_info,$/;"	f	file:
calculate_plt_offset	bfd/elf32-nds32.c	/^calculate_plt_offset (bfd *abfd, asection *sec, struct bfd_link_info *link_info,$/;"	f	file:
call	bfd/doc/chew.c	/^call ()$/;"	f	file:
call	bfd/elf32-bfin.c	/^  unsigned call;$/;"	m	struct:bfinfdpic_relocs_info	file:
call	bfd/elf32-frv.c	/^  unsigned call:1;$/;"	m	struct:frvfdpic_relocs_info	file:
call	gdb/ada-tasks.c	/^  int call;$/;"	m	struct:atcb_fieldnos	file:
call0	gdb/xtensa-tdep.c	/^  int call0;		\/* It's a call0 framework (else windowed).  *\/$/;"	m	struct:xtensa_frame_cache	file:
call0_analyze_prologue	gdb/xtensa-tdep.c	/^call0_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
call0_classify_opcode	gdb/xtensa-tdep.c	/^call0_classify_opcode (xtensa_isa isa, xtensa_opcode opc)$/;"	f	file:
call0_frame_cache	gdb/xtensa-tdep.c	/^call0_frame_cache (struct frame_info *this_frame,$/;"	f	file:
call0_op	bfd/elf32-xtensa.c	/^static xtensa_opcode call0_op = XTENSA_UNDEFINED;$/;"	v	file:
call0_ret	gdb/xtensa-tdep.c	/^call0_ret (CORE_ADDR start_pc, CORE_ADDR finish_pc)$/;"	f	file:
call0_track_op	gdb/xtensa-tdep.c	/^call0_track_op (struct gdbarch *gdbarch, xtensa_c0reg_t dst[], xtensa_c0reg_t src[],$/;"	f	file:
call0a	gdb/testsuite/gdb.base/funcargs.c	/^void call0a (char c, short s, int i, long l)$/;"	f
call0b	gdb/testsuite/gdb.base/funcargs.c	/^void call0b (short s, int i, long l, char c)$/;"	f
call0c	gdb/testsuite/gdb.base/funcargs.c	/^void call0c (int i, long l, char c, short s)$/;"	f
call0d	gdb/testsuite/gdb.base/funcargs.c	/^void call0d (long l, char c, short s, int i)$/;"	f
call0e	gdb/testsuite/gdb.base/funcargs.c	/^void call0e (char c1, long l, char c2, int i, char c3, short s, char c4, char c5)$/;"	f
call12_op	bfd/elf32-xtensa.c	/^static xtensa_opcode call12_op = XTENSA_UNDEFINED;$/;"	v	file:
call16_reloc_p	bfd/elfxx-mips.c	/^call16_reloc_p (int r_type)$/;"	f	file:
call1a	gdb/testsuite/gdb.base/funcargs.c	/^void call1a (unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call1b	gdb/testsuite/gdb.base/funcargs.c	/^void call1b (unsigned short us, unsigned int ui, unsigned long ul, unsigned char uc)$/;"	f
call1c	gdb/testsuite/gdb.base/funcargs.c	/^void call1c (unsigned int ui, unsigned long ul, unsigned char uc, unsigned short us)$/;"	f
call1d	gdb/testsuite/gdb.base/funcargs.c	/^void call1d (unsigned long ul, unsigned char uc, unsigned short us, unsigned int ui)$/;"	f
call1e	gdb/testsuite/gdb.base/funcargs.c	/^void call1e (unsigned char uc1, unsigned long ul, unsigned char uc2, unsigned int ui, unsigned char uc3, unsigned short us, unsigned char uc4, unsigned char uc5)$/;"	f
call2a	gdb/testsuite/gdb.base/funcargs.c	/^void call2a (char c, float f1, short s, double d1, int i, float f2, long l, double d2)$/;"	f
call2b	gdb/testsuite/gdb.base/funcargs.c	/^void call2b (float f1, short s, double d1, int i, float f2, long l, double d2, char c)$/;"	f
call2c	gdb/testsuite/gdb.base/funcargs.c	/^void call2c (short s, double d1, int i, float f2, long l, double d2, char c, float f1)$/;"	f
call2d	gdb/testsuite/gdb.base/funcargs.c	/^void call2d (double d1, int i, float f2, long l, double d2, char c, float f1, short s)$/;"	f
call2e	gdb/testsuite/gdb.base/funcargs.c	/^void call2e (int i, float f2, long l, double d2, char c, float f1, short s, double d1)$/;"	f
call2f	gdb/testsuite/gdb.base/funcargs.c	/^void call2f (float f2, long l, double d2, char c, float f1, short s, double d1, int i)$/;"	f
call2g	gdb/testsuite/gdb.base/funcargs.c	/^void call2g (long l, double d2, char c, float f1, short s, double d1, int i, float f2)$/;"	f
call2h	gdb/testsuite/gdb.base/funcargs.c	/^void call2h (double d2, char c, float f1, short s, double d1, int i, float f2, long l)$/;"	f
call2i	gdb/testsuite/gdb.base/funcargs.c	/^void call2i (char c1, float f1, char c2, char c3, double d1, char c4, char c5, char c6, float f2, short s, char c7, double d2)$/;"	f
call3a	gdb/testsuite/gdb.base/funcargs.c	/^void call3a (char *cp, short *sp, int *ip, long *lp)$/;"	f
call3b	gdb/testsuite/gdb.base/funcargs.c	/^void call3b (unsigned char *ucp, unsigned short *usp, unsigned int *uip, unsigned long *ulp)$/;"	f
call3c	gdb/testsuite/gdb.base/funcargs.c	/^void call3c (float *fp, double *dp)$/;"	f
call4_op	bfd/elf32-xtensa.c	/^static xtensa_opcode call4_op = XTENSA_UNDEFINED;$/;"	v	file:
call4a	gdb/testsuite/gdb.base/funcargs.c	/^void call4a (struct stag *stp)$/;"	f
call4b	gdb/testsuite/gdb.base/funcargs.c	/^void call4b (union utag *unp)$/;"	f
call5a	gdb/testsuite/gdb.base/funcargs.c	/^void call5a (struct stag st)$/;"	f
call5b	gdb/testsuite/gdb.base/funcargs.c	/^void call5b (union utag un)$/;"	f
call6a	gdb/testsuite/gdb.base/funcargs.c	/^void call6a (char c, short s, int i, long l, float f, double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6b	gdb/testsuite/gdb.base/funcargs.c	/^void call6b (short s, int i, long l, float f, double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6c	gdb/testsuite/gdb.base/funcargs.c	/^void call6c (int i, long l, float f, double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6d	gdb/testsuite/gdb.base/funcargs.c	/^void call6d (long l, float f, double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6e	gdb/testsuite/gdb.base/funcargs.c	/^void call6e (float f, double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6f	gdb/testsuite/gdb.base/funcargs.c	/^void call6f (double d, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6g	gdb/testsuite/gdb.base/funcargs.c	/^void call6g (unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6h	gdb/testsuite/gdb.base/funcargs.c	/^void call6h (unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call6i	gdb/testsuite/gdb.base/funcargs.c	/^void call6i (unsigned int ui, unsigned long ul)$/;"	f
call6j	gdb/testsuite/gdb.base/funcargs.c	/^void call6j (unsigned long ul)$/;"	f
call6k	gdb/testsuite/gdb.base/funcargs.c	/^void call6k ()$/;"	f
call7a	gdb/testsuite/gdb.base/funcargs.c	/^void call7a (char c, int i, short s, long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui)$/;"	f
call7b	gdb/testsuite/gdb.base/funcargs.c	/^void call7b (int i, short s, long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui, char c)$/;"	f
call7c	gdb/testsuite/gdb.base/funcargs.c	/^void call7c (short s, long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui, char c, int i)$/;"	f
call7d	gdb/testsuite/gdb.base/funcargs.c	/^void call7d (long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui, char c, int i, short s)$/;"	f
call7e	gdb/testsuite/gdb.base/funcargs.c	/^void call7e (float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui, char c, int i, short s, long l)$/;"	f
call7f	gdb/testsuite/gdb.base/funcargs.c	/^void call7f (unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui, char c, int i, short s, long l, float f)$/;"	f
call7g	gdb/testsuite/gdb.base/funcargs.c	/^void call7g (double d, unsigned short us, unsigned long ul, unsigned int ui, char c, int i, short s, long l, float f, unsigned char uc)$/;"	f
call7h	gdb/testsuite/gdb.base/funcargs.c	/^void call7h (unsigned short us, unsigned long ul, unsigned int ui, char c, int i, short s, long l, float f, unsigned char uc, double d)$/;"	f
call7i	gdb/testsuite/gdb.base/funcargs.c	/^void call7i (unsigned long ul, unsigned int ui, char c, int i, short s, long l, float f, unsigned char uc, double d, unsigned short us)$/;"	f
call7j	gdb/testsuite/gdb.base/funcargs.c	/^void call7j (unsigned int ui, char c, int i, short s, long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul)$/;"	f
call7k	gdb/testsuite/gdb.base/funcargs.c	/^void call7k (char c, int i, short s, long l, float f, unsigned char uc, double d, unsigned short us, unsigned long ul, unsigned int ui)$/;"	f
call8_op	bfd/elf32-xtensa.c	/^static xtensa_opcode call8_op = XTENSA_UNDEFINED;$/;"	v	file:
call_abi	gdb/xtensa-tdep.h	/^  call_abi_t call_abi;			\/* Calling convention.  *\/$/;"	m	struct:gdbarch_tdep
call_abi_t	gdb/xtensa-tdep.h	/^} call_abi_t;$/;"	t	typeref:enum:__anon1714
call_after_alloca	gdb/testsuite/gdb.base/funcargs.c	/^void call_after_alloca (char c, short s, int i, long l)$/;"	f
call_after_alloca_subr	gdb/testsuite/gdb.base/funcargs.c	/^void call_after_alloca_subr (char c, short s, int i, long l, unsigned char uc, unsigned short us, unsigned int ui, unsigned long ul)$/;"	f
call_check_done	bfd/elf64-ppc.c	4261;"	d	file:
call_check_in_progress	bfd/elf64-ppc.c	4260;"	d	file:
call_chunkfun	libiberty/obstack.c	/^call_chunkfun (struct obstack *h, size_t size)$/;"	f	file:
call_command	gdb/printcmd.c	/^call_command (const char *exp, int from_tty)$/;"	f	file:
call_count	bfd/elf32-spu.c	/^  unsigned int call_count;$/;"	m	struct:function_info	file:
call_doc_function	gdb/python/py-param.c	/^call_doc_function (PyObject *obj, PyObject *method, PyObject *arg)$/;"	f	class:gdb
call_dummy	gdb/breakpoint.h	/^    enum stop_stack_kind call_dummy;$/;"	m	struct:bpstat_what	typeref:enum:bpstat_what::stop_stack_kind
call_dummy_location	gdb/gdbarch.c	/^  int call_dummy_location;$/;"	m	struct:gdbarch	file:
call_dump_func	gdb/cli/cli-dump.c	/^call_dump_func (struct cmd_list_element *c, const char *args, int from_tty)$/;"	f	file:
call_expr	gdb/rust-exp.y	/^call_expr:$/;"	l
call_extra_exec_file_hooks	gdb/corefile.c	/^call_extra_exec_file_hooks (const char *filename)$/;"	f	file:
call_fp_stub	bfd/elfxx-mips.c	/^  asection *call_fp_stub;$/;"	m	struct:mips_elf_link_hash_entry	file:
call_freefun	libiberty/obstack.c	/^call_freefun (struct obstack *h, void *old_chunk)$/;"	f	file:
call_function	gdb/testsuite/gdb.threads/schedlock.c	/^volatile int call_function = 0;$/;"	v
call_function_by_hand	gdb/infcall.c	/^call_function_by_hand (struct value *function,$/;"	f
call_function_by_hand_dummy	gdb/infcall.c	/^call_function_by_hand_dummy (struct value *function,$/;"	f
call_hi16_reloc_p	bfd/elfxx-mips.c	/^call_hi16_reloc_p (unsigned int r_type)$/;"	f	file:
call_history	gdb/btrace.h	/^  struct btrace_call_history *call_history;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_call_history
call_history	gdb/record-btrace.c	/^record_btrace_target::call_history (int size, record_print_flags flags)$/;"	f	class:record_btrace_target
call_history	gdb/target-delegates.c	/^debug_target::call_history (int arg0, record_print_flags arg1)$/;"	f	class:debug_target
call_history	gdb/target-delegates.c	/^dummy_target::call_history (int arg0, record_print_flags arg1)$/;"	f	class:dummy_target
call_history	gdb/target-delegates.c	/^target_ops::call_history (int arg0, record_print_flags arg1)$/;"	f	class:target_ops
call_history_from	gdb/record-btrace.c	/^record_btrace_target::call_history_from (ULONGEST from, int size,$/;"	f	class:record_btrace_target
call_history_from	gdb/target-delegates.c	/^debug_target::call_history_from (ULONGEST arg0, int arg1, record_print_flags arg2)$/;"	f	class:debug_target
call_history_from	gdb/target-delegates.c	/^dummy_target::call_history_from (ULONGEST arg0, int arg1, record_print_flags arg2)$/;"	f	class:dummy_target
call_history_from	gdb/target-delegates.c	/^target_ops::call_history_from (ULONGEST arg0, int arg1, record_print_flags arg2)$/;"	f	class:target_ops
call_history_range	gdb/record-btrace.c	/^record_btrace_target::call_history_range (ULONGEST from, ULONGEST to,$/;"	f	class:record_btrace_target
call_history_range	gdb/target-delegates.c	/^debug_target::call_history_range (ULONGEST arg0, ULONGEST arg1, record_print_flags arg2)$/;"	f	class:debug_target
call_history_range	gdb/target-delegates.c	/^dummy_target::call_history_range (ULONGEST arg0, ULONGEST arg1, record_print_flags arg2)$/;"	f	class:dummy_target
call_history_range	gdb/target-delegates.c	/^target_ops::call_history_range (ULONGEST arg0, ULONGEST arg1, record_print_flags arg2)$/;"	f	class:target_ops
call_index	gdb/btrace.h	/^  unsigned int call_index;$/;"	m	struct:btrace_insn_iterator
call_info	bfd/elf32-spu.c	/^struct call_info$/;"	s	file:
call_initialize_gdb_module	gdb/guile/guile.c	/^call_initialize_gdb_module (void *data)$/;"	f	file:
call_internal_function	gdb/value.c	/^call_internal_function (struct gdbarch *gdbarch,$/;"	f
call_length	gdb/avr-tdep.c	/^  int call_length;$/;"	m	struct:gdbarch_tdep	file:
call_list	bfd/elf32-spu.c	/^  struct call_info *call_list;$/;"	m	struct:function_info	typeref:struct:function_info::call_info	file:
call_lo16_reloc_p	bfd/elfxx-mips.c	/^call_lo16_reloc_p (unsigned int r_type)$/;"	f	file:
call_longjmp	gdb/testsuite/gdb.base/longjmp.c	/^call_longjmp (jmp_buf *buf)$/;"	f
call_longjmp	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^call_longjmp (jmp_buf *buf)$/;"	f
call_longjmp_1	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^call_longjmp_1 (jmp_buf *buf)$/;"	f
call_lseek	gdb/linux-fork.c	/^call_lseek (int fd, off_t offset, int whence)$/;"	f	file:
call_me	gdb/testsuite/gdb.base/enum_cond.c	/^call_me (struct x param)$/;"	f
call_me	gdb/testsuite/gdb.base/frame-args.c	/^call_me (int i, float f, struct s s, struct s *ss, union u u, enum color e)$/;"	f	file:
call_me	gdb/testsuite/gdb.perf/skip-command.cc	/^call_me (int x, c y)$/;"	f
call_nop_as_suffix	include/bfdlink.h	/^  unsigned int call_nop_as_suffix : 1;$/;"	m	struct:bfd_link_info
call_nop_byte	include/bfdlink.h	/^  char call_nop_byte;$/;"	m	struct:bfd_link_info
call_ovl_stub	bfd/elf32-spu.c	/^  call_ovl_stub,$/;"	e	enum:_stub_type	file:
call_readline	gdb/top.h	/^  void (*call_readline) (gdb_client_data);$/;"	m	struct:ui
call_return_meta_info	gdb/infcall.c	/^struct call_return_meta_info$/;"	s	file:
call_self	gdb/ada-tasks.c	/^  int call_self;$/;"	m	struct:atcb_fieldnos	file:
call_site	gdb/dwarf2loc.h	/^    struct call_site *call_site[1];$/;"	m	struct:call_site_chain	typeref:struct:call_site_chain::call_site
call_site	gdb/gdbtypes.h	/^struct call_site$/;"	s
call_site_chain	gdb/dwarf2loc.h	/^struct call_site_chain$/;"	s
call_site_find_chain	gdb/dwarf2loc.c	/^call_site_find_chain (struct gdbarch *gdbarch, CORE_ADDR caller_pc,$/;"	f
call_site_find_chain_1	gdb/dwarf2loc.c	/^call_site_find_chain_1 (struct gdbarch *gdbarch, CORE_ADDR caller_pc,$/;"	f	file:
call_site_for_pc	gdb/block.c	/^call_site_for_pc (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
call_site_htab	gdb/dwarf2read.c	/^  htab_t call_site_htab = nullptr;$/;"	m	struct:dwarf2_cu	file:
call_site_htab	gdb/symtab.h	/^  htab_t call_site_htab;$/;"	m	struct:compunit_symtab
call_site_parameter	gdb/gdbtypes.h	/^struct call_site_parameter$/;"	s
call_site_parameter_kind	gdb/gdbtypes.h	/^enum call_site_parameter_kind$/;"	g
call_site_parameter_matches	gdb/dwarf2loc.c	/^call_site_parameter_matches (struct call_site_parameter *parameter,$/;"	f	file:
call_site_parameter_u	gdb/gdbtypes.h	/^union call_site_parameter_u$/;"	u
call_site_target	gdb/gdbtypes.h	/^struct call_site_target$/;"	s
call_site_to_target_addr	gdb/dwarf2loc.c	/^call_site_to_target_addr (struct gdbarch *call_site_gdbarch,$/;"	f	file:
call_stdin_event_handler_again_p	gdb/event-top.c	/^int call_stdin_event_handler_again_p;$/;"	v
call_stub	bfd/elfxx-mips.c	/^  asection *call_stub;$/;"	m	struct:mips_elf_link_hash_entry	file:
call_target_overflow	include/opcode/nios2.h	/^  call_target_overflow = 0,$/;"	e	enum:overflow_type
call_target_overflow	include/opcode/pru.h	/^  call_target_overflow = 0,$/;"	e	enum:overflow_type
call_target_sbrk	gdb/gcore.c	/^call_target_sbrk (int sbrk_arg)$/;"	f	file:
call_tests	gdb/testsuite/gdb.disasm/am33.s	/^call_tests:$/;"	l
call_thread_fsm	gdb/infcall.c	/^struct call_thread_fsm$/;"	s	file:
call_thread_fsm_ops	gdb/infcall.c	/^static struct thread_fsm_ops call_thread_fsm_ops =$/;"	v	typeref:struct:thread_fsm_ops	file:
call_thread_fsm_should_notify_stop	gdb/infcall.c	/^call_thread_fsm_should_notify_stop (struct thread_fsm *self)$/;"	f	file:
call_thread_fsm_should_stop	gdb/infcall.c	/^call_thread_fsm_should_stop (struct thread_fsm *self,$/;"	f	file:
call_throw_function_handler	gdb/testsuite/gdb.cp/gdb2495.cc	/^  void call_throw_function_handler ()$/;"	f	class:SimpleException
call_throw_function_no_handler	gdb/testsuite/gdb.cp/gdb2495.cc	/^  void call_throw_function_no_handler ()$/;"	f	class:SimpleException
call_use_my_int	gdb/testsuite/gdb.perf/gm-pervasive-typedef.cc	/^call_use_my_int ()$/;"	f
call_use_my_int_1	gdb/testsuite/gdb.perf/gm-pervasive-typedef.cc	/^call_use_my_int_1 (my_int x)$/;"	f
call_with_trampolines	gdb/testsuite/gdb.base/funcargs.c	/^double call_with_trampolines (double d1)$/;"	f
call_xmethod	gdb/value.c	/^call_xmethod (struct value *method, int argc, struct value **argv)$/;"	f
call_zopen64	zlib/contrib/minizip/ioapi.c	/^voidpf call_zopen64 (const zlib_filefunc64_32_def* pfilefunc,const void*filename,int mode)$/;"	f
call_zseek64	zlib/contrib/minizip/ioapi.c	/^long call_zseek64 (const zlib_filefunc64_32_def* pfilefunc,voidpf filestream, ZPOS64_T offset, int origin)$/;"	f
call_ztell64	zlib/contrib/minizip/ioapi.c	/^ZPOS64_T call_ztell64 (const zlib_filefunc64_32_def* pfilefunc,voidpf filestream)$/;"	f
callback	bfd/aout-target.h	/^MY (callback) (bfd *abfd)$/;"	f
callback	libiberty/cp-demangle.c	/^  demangle_callbackref callback;$/;"	m	struct:d_print_info	file:
callback	sim/common/hw-events.c	/^  hw_event_callback *callback;$/;"	m	struct:hw_event	file:
callback	sim/common/sim-base.h	/^  struct host_callback_struct *callback;$/;"	m	struct:__anon638	typeref:struct:__anon638::host_callback_struct
callback	sim/erc32/sis.h	/^    void            (*callback) ();$/;"	m	struct:irqcell
callback	sim/ppc/device.c	/^  const device_callbacks *callback;$/;"	m	struct:_device	file:
callback	sim/ppc/device.c	/^  const device_instance_callbacks *callback;$/;"	m	struct:_device_instance	file:
callback_data	gdb/cli/cli-dump.c	/^struct callback_data {$/;"	s	file:
callback_data	gdb/linux-thread-db.c	/^struct callback_data$/;"	s	file:
callback_event	gdb/gdbserver/event-loop.c	/^struct callback_event$/;"	s	file:
callback_handler_func	gdb/gdbserver/event-loop.h	/^typedef int (callback_handler_func) (gdb_client_data);$/;"	t
callback_handler_installed	gdb/event-top.c	/^static int callback_handler_installed;$/;"	v	file:
callback_list	gdb/gdbserver/event-loop.c	/^callback_list;$/;"	v	typeref:struct:__anon1858	file:
callback_t	gdb/testsuite/gdb.base/nested-subp3.c	/^typedef void (*callback_t) (void);$/;"	t	file:
callbacks	gdb/python/py-events.h	/^  PyObject *callbacks;$/;"	m	struct:__anon2069
callbacks	include/bfdlink.h	/^  const struct bfd_link_callbacks *callbacks;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_link_callbacks
callbacks	sim/m32c/syscalls.c	/^static struct host_callback_struct *callbacks;$/;"	v	typeref:struct:host_callback_struct	file:
callbacks	sim/ppc/device_table.h	/^  const device_callbacks *callbacks;$/;"	m	struct:_device_descriptor
callbacks	sim/ppc/sim_calls.c	/^static host_callback *callbacks;$/;"	v	file:
callbacks	sim/rx/syscalls.c	/^static struct host_callback_struct *callbacks;$/;"	v	typeref:struct:host_callback_struct	file:
callbacks_initialized	gdb/remote-sim.c	/^static int callbacks_initialized = 0;$/;"	v	file:
callc1a	gdb/testsuite/gdb.base/funcargs.c	/^void callc1a (char c, short s, int i, unsigned int ui, long l,$/;"	f
callc1b	gdb/testsuite/gdb.base/funcargs.c	/^void callc1b (long double _Complex ldc1, char c, short s, int i,$/;"	f
callc2a	gdb/testsuite/gdb.base/funcargs.c	/^void callc2a (char c, short s, int i, unsigned int ui, long l, float f,$/;"	f
callc2b	gdb/testsuite/gdb.base/funcargs.c	/^void callc2b (float _Complex fc1, char c, short s, int i, unsigned int ui,$/;"	f
callca	gdb/testsuite/gdb.base/funcargs.c	/^void callca (float _Complex f1, float _Complex f2, float _Complex f3)$/;"	f
callcb	gdb/testsuite/gdb.base/funcargs.c	/^void callcb (double _Complex d1, double _Complex d2, double _Complex d3)$/;"	f
callcc	gdb/testsuite/gdb.base/funcargs.c	/^void callcc (long double _Complex ld1, long double _Complex ld2, long double _Complex ld3)$/;"	f
callcd	gdb/testsuite/gdb.base/funcargs.c	/^void callcd (float _Complex fc1, double _Complex dc1, long double _Complex ldc1)$/;"	f
callce	gdb/testsuite/gdb.base/funcargs.c	/^void callce (double _Complex dc1, long double _Complex ldc1, float _Complex fc1)$/;"	f
callcf	gdb/testsuite/gdb.base/funcargs.c	/^void callcf (long double _Complex ldc1, float _Complex fc1, double _Complex dc1)$/;"	f
called_task	gdb/ada-lang.h	/^  CORE_ADDR called_task;$/;"	m	struct:ada_task_info
callee	gdb/testsuite/gdb.base/break-caller-line.c	/^callee (void)$/;"	f	file:
callee	gdb/testsuite/gdb.base/ending-run.c	/^int callee (int x)$/;"	f
callee	gdb/testsuite/gdb.base/foll-fork.c	/^void callee (int i)$/;"	f
callee	gdb/testsuite/gdb.base/savedregs.c	/^callee (int param)$/;"	f
callee	gdb/testsuite/gdb.base/step-test.c	/^int callee() {$/;"	f
callee	gdb/testsuite/gdb.reverse/step-reverse.c	/^int callee() {		\/* ENTER CALLEE *\/$/;"	f
callee0	gdb/testsuite/gdb.base/restore.c	/^callee0 (int n)$/;"	f
callee1	gdb/testsuite/gdb.base/restore.c	/^callee1 (int n)$/;"	f
callee1	gdb/testsuite/gdb.mi/basics.c	/^void callee1 (int intarg, char *strarg, double fltarg)$/;"	f
callee1	gdb/testsuite/gdb.mi/mi-stack.c	/^void callee1 (int intarg, char *strarg, double fltarg)$/;"	f
callee2	gdb/testsuite/gdb.base/restore.c	/^callee2 (int n)$/;"	f
callee2	gdb/testsuite/gdb.mi/basics.c	/^void callee2 (int intarg, char *strarg)$/;"	f
callee2	gdb/testsuite/gdb.mi/mi-stack.c	/^void callee2 (int intarg, char *strarg)$/;"	f
callee3	gdb/testsuite/gdb.base/restore.c	/^callee3 (int n)$/;"	f
callee3	gdb/testsuite/gdb.mi/basics.c	/^void callee3 (char *strarg)$/;"	f
callee3	gdb/testsuite/gdb.mi/mi-stack.c	/^void callee3 (char *strarg)$/;"	f
callee4	gdb/testsuite/gdb.base/restore.c	/^callee4 (int n)$/;"	f
callee4	gdb/testsuite/gdb.mi/basics.c	/^int callee4 (void)$/;"	f
callee4	gdb/testsuite/gdb.mi/mi-stack.c	/^int callee4 (void)$/;"	f
callee5	gdb/testsuite/gdb.base/restore.c	/^callee5 (int n)$/;"	f
callees	gdb/dwarf2loc.h	/^    int callers, callees, length;$/;"	m	struct:call_site_chain
caller	gdb/testsuite/gdb.base/savedregs.c	/^caller (int a1, int a2, int a3, int a4, int a5, int a6, int a7, int a8)$/;"	f
caller	gdb/testsuite/gdb.cp/cp-relocate.cc	/^int caller()$/;"	f
caller1	gdb/testsuite/gdb.base/restore.c	/^caller1 (void)$/;"	f
caller2	gdb/testsuite/gdb.base/restore.c	/^caller2 (void)$/;"	f
caller3	gdb/testsuite/gdb.base/restore.c	/^caller3 (void)$/;"	f
caller4	gdb/testsuite/gdb.base/restore.c	/^caller4 (void)$/;"	f
caller5	gdb/testsuite/gdb.base/restore.c	/^caller5 (void)$/;"	f
caller_breakpoint	gdb/breakpoint.c	/^  struct breakpoint *caller_breakpoint;$/;"	m	struct:until_break_fsm	typeref:struct:until_break_fsm::breakpoint	file:
caller_file	bfd/dwarf2.c	/^  char *		caller_file;$/;"	m	struct:funcinfo	file:
caller_func	bfd/dwarf2.c	/^  struct funcinfo *	caller_func;$/;"	m	struct:funcinfo	typeref:struct:funcinfo::funcinfo	file:
caller_line	bfd/dwarf2.c	/^  int			caller_line;$/;"	m	struct:funcinfo	file:
caller_state	gdb/dummy-frame.c	/^  struct infcall_suspend_state *caller_state;$/;"	m	struct:dummy_frame	typeref:struct:dummy_frame::infcall_suspend_state	file:
caller_task	gdb/ada-lang.h	/^  CORE_ADDR caller_task;$/;"	m	struct:ada_task_info
callers	gdb/dwarf2loc.h	/^    int callers, callees, length;$/;"	m	struct:call_site_chain
callexit	gdb/testsuite/gdb.base/callexit.c	/^callexit ()$/;"	f
callfunc	gdb/testsuite/gdb.base/eu-strip-infcall.c	/^callfunc (int (*funcp) (void))$/;"	f
calling_convention	gdb/gdbtypes.h	/^    unsigned calling_convention : 8;$/;"	m	struct:func_type
callme	gdb/testsuite/gdb.base/siginfo-infcall.c	/^callme (void)$/;"	f	file:
callme	gdb/testsuite/gdb.dwarf2/pr10770.c	/^__attribute__((noinline)) static void callme ()$/;"	f	file:
callme	gdb/testsuite/gdb.mi/basics.c	/^void callme (int i)$/;"	f
callme	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^callme (void)$/;"	f
callme	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^callme (void)$/;"	f
callnames	sim/m32c/syscalls.c	/^static char *callnames[] = {$/;"	v	file:
callnames	sim/rx/syscalls.c	/^static char *callnames[] = {$/;"	v	file:
calloc	libiberty/calloc.c	/^calloc (size_t nelem, size_t elsize)$/;"	f
callsize	gdb/xtensa-tdep.c	/^  int callsize;		\/* Call size of this frame.  *\/$/;"	m	struct:xtensa_windowed_frame_cache	file:
callx0_op	bfd/elf32-xtensa.c	/^static xtensa_opcode callx0_op = XTENSA_UNDEFINED;$/;"	v	file:
callx12_op	bfd/elf32-xtensa.c	/^static xtensa_opcode callx12_op = XTENSA_UNDEFINED;$/;"	v	file:
callx4_op	bfd/elf32-xtensa.c	/^static xtensa_opcode callx4_op = XTENSA_UNDEFINED;$/;"	v	file:
callx8_op	bfd/elf32-xtensa.c	/^static xtensa_opcode callx8_op = XTENSA_UNDEFINED;$/;"	v	file:
can_accel_watchpoint_condition	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::can_accel_watchpoint_condition (CORE_ADDR addr, int len,$/;"	f	class:ppc_linux_nat_target
can_accel_watchpoint_condition	gdb/target-delegates.c	/^debug_target::can_accel_watchpoint_condition (CORE_ADDR arg0, int arg1, int arg2, struct expression *arg3)$/;"	f	class:debug_target
can_accel_watchpoint_condition	gdb/target-delegates.c	/^dummy_target::can_accel_watchpoint_condition (CORE_ADDR arg0, int arg1, int arg2, struct expression *arg3)$/;"	f	class:dummy_target
can_accel_watchpoint_condition	gdb/target-delegates.c	/^target_ops::can_accel_watchpoint_condition (CORE_ADDR arg0, int arg1, int arg2, struct expression *arg3)$/;"	f	class:target_ops
can_access_registers_thread	gdb/thread.c	/^can_access_registers_thread (thread_info *thread)$/;"	f
can_async_p	gdb/linux-nat.c	/^linux_nat_target::can_async_p ()$/;"	f	class:linux_nat_target
can_async_p	gdb/remote.c	/^remote_target::can_async_p ()$/;"	f	class:remote_target
can_async_p	gdb/target-delegates.c	/^debug_target::can_async_p ()$/;"	f	class:debug_target
can_async_p	gdb/target-delegates.c	/^dummy_target::can_async_p ()$/;"	f	class:dummy_target
can_async_p	gdb/target-delegates.c	/^target_ops::can_async_p ()$/;"	f	class:target_ops
can_attach	gdb/inf-child.c	/^inf_child_target::can_attach ()$/;"	f	class:inf_child_target
can_attach	gdb/target.c	/^target_ops::can_attach ()$/;"	f	class:target_ops
can_be_null	include/xregex2.h	/^  unsigned can_be_null : 1;$/;"	m	struct:re_pattern_buffer
can_bundle	include/opcode/tilegx.h	/^  unsigned char can_bundle;$/;"	m	struct:tilegx_opcode
can_bundle	include/opcode/tilepro.h	/^  unsigned char can_bundle;$/;"	m	struct:tilepro_opcode
can_convert_all_inline_plt	bfd/elf32-ppc.c	/^  unsigned int can_convert_all_inline_plt:1;$/;"	m	struct:ppc_elf_link_hash_table	file:
can_convert_all_inline_plt	bfd/elf64-ppc.c	/^  unsigned int can_convert_all_inline_plt:1;$/;"	m	struct:ppc_link_hash_table	file:
can_create_inferior	gdb/inf-child.c	/^inf_child_target::can_create_inferior ()$/;"	f	class:inf_child_target
can_create_inferior	gdb/target.c	/^target_ops::can_create_inferior ()$/;"	f	class:target_ops
can_deliver	sim/ppc/hw_opic.c	/^can_deliver(device *me,$/;"	f	file:
can_dereference	gdb/gdbtypes.c	/^can_dereference (struct type *t)$/;"	f
can_do_single_step	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::can_do_single_step ()$/;"	f	class:aarch64_linux_nat_target
can_do_single_step	gdb/remote.c	/^remote_target::can_do_single_step ()$/;"	f	class:remote_target
can_do_single_step	gdb/target-delegates.c	/^debug_target::can_do_single_step ()$/;"	f	class:debug_target
can_do_single_step	gdb/target-delegates.c	/^dummy_target::can_do_single_step ()$/;"	f	class:dummy_target
can_do_single_step	gdb/target-delegates.c	/^target_ops::can_do_single_step ()$/;"	f	class:target_ops
can_download_tracepoint	gdb/remote.c	/^remote_target::can_download_tracepoint ()$/;"	f	class:remote_target
can_download_tracepoint	gdb/target-delegates.c	/^debug_target::can_download_tracepoint ()$/;"	f	class:debug_target
can_download_tracepoint	gdb/target-delegates.c	/^dummy_target::can_download_tracepoint ()$/;"	f	class:dummy_target
can_download_tracepoint	gdb/target-delegates.c	/^target_ops::can_download_tracepoint ()$/;"	f	class:target_ops
can_dump_core	gdb/utils.c	/^can_dump_core (enum resource_limit_kind limit_kind)$/;"	f
can_dump_core_warn	gdb/utils.c	/^can_dump_core_warn (enum resource_limit_kind limit_kind,$/;"	f	file:
can_enable	gdb/probe.h	/^  virtual bool can_enable () const$/;"	f	class:static_probe_ops
can_encode_int32	gdb/arch/aarch64-insn.h	215;"	d
can_evaluate_arguments	gdb/dtrace-probe.c	/^dtrace_probe::can_evaluate_arguments () const$/;"	f	class:dtrace_probe
can_evaluate_arguments	gdb/stap-probe.c	/^stap_probe::can_evaluate_arguments () const$/;"	f	class:stap_probe
can_execute_reverse	gdb/record-btrace.c	/^record_btrace_target::can_execute_reverse ()$/;"	f	class:record_btrace_target
can_execute_reverse	gdb/record-full.c	/^record_full_base_target::can_execute_reverse ()$/;"	f	class:record_full_base_target
can_execute_reverse	gdb/remote.c	/^remote_target::can_execute_reverse ()$/;"	f	class:remote_target
can_execute_reverse	gdb/target-delegates.c	/^debug_target::can_execute_reverse ()$/;"	f	class:debug_target
can_execute_reverse	gdb/target-delegates.c	/^dummy_target::can_execute_reverse ()$/;"	f	class:dummy_target
can_execute_reverse	gdb/target-delegates.c	/^target_ops::can_execute_reverse ()$/;"	f	class:target_ops
can_gc_sections	bfd/elf-bfd.h	/^  unsigned can_gc_sections : 1;$/;"	m	struct:elf_backend_data
can_get_pending_events	gdb/remote-notif.h	/^  int (*can_get_pending_events) (remote_target *remote,$/;"	m	struct:notif_client
can_hardware_single_step	gdb/gdbserver/linux-low.c	/^can_hardware_single_step (void)$/;"	f	file:
can_highlight	gdb/tui/tui-data.h	/^  int can_highlight;	\/* Can this window ever be highlighted?  *\/$/;"	m	struct:tui_win_info
can_make_lsda_relative	bfd/elf-eh-frame.c	/^  unsigned char can_make_lsda_relative;$/;"	m	struct:cie	file:
can_narrow_instruction	bfd/elf32-xtensa.c	/^can_narrow_instruction (xtensa_insnbuf slotbuf,$/;"	f	file:
can_optimize	bfd/elf64-ppc.c	/^enum toc_skip_enum { ref_from_discarded = 1, can_optimize = 2 };$/;"	e	enum:toc_skip_enum	file:
can_refcount	bfd/elf-bfd.h	/^  unsigned can_refcount : 1;$/;"	m	struct:elf_backend_data
can_relocate_adr_backward	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_adr_backward (void)$/;"	f	file:
can_relocate_adr_forward	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_adr_forward (void)$/;"	f	file:
can_relocate_adrp	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_adrp (void)$/;"	f	file:
can_relocate_b	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_b (void)$/;"	f	file:
can_relocate_bcond_false	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_bcond_false (void)$/;"	f	file:
can_relocate_bcond_true	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_bcond_true (void)$/;"	f	file:
can_relocate_bl	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_bl (void)$/;"	f	file:
can_relocate_call	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_call (void)$/;"	f	file:
can_relocate_cbnz	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_cbnz (void)$/;"	f	file:
can_relocate_cbz	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_cbz (void)$/;"	f	file:
can_relocate_jump	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_jump (void)$/;"	f	file:
can_relocate_ldr	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_ldr (void)$/;"	f	file:
can_relocate_tbnz	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_tbnz (void)$/;"	f	file:
can_relocate_tbz	gdb/testsuite/gdb.arch/insn-reloc.c	/^can_relocate_tbz (void)$/;"	f	file:
can_run	gdb/inf-child.c	/^inf_child_target::can_run ()$/;"	f	class:inf_child_target
can_run	gdb/nto-procfs.c	/^nto_procfs_target::can_run ()$/;"	f	class:nto_procfs_target
can_run	gdb/target.c	/^target_ops::can_run ()$/;"	f	class:target_ops
can_run_breakpoint_commands	gdb/remote.c	/^remote_target::can_run_breakpoint_commands ()$/;"	f	class:remote_target
can_run_breakpoint_commands	gdb/target-delegates.c	/^debug_target::can_run_breakpoint_commands ()$/;"	f	class:debug_target
can_run_breakpoint_commands	gdb/target-delegates.c	/^dummy_target::can_run_breakpoint_commands ()$/;"	f	class:dummy_target
can_run_breakpoint_commands	gdb/target-delegates.c	/^target_ops::can_run_breakpoint_commands ()$/;"	f	class:target_ops
can_run_code_for	gdb/osabi.c	/^can_run_code_for (const struct bfd_arch_info *a, const struct bfd_arch_info *b)$/;"	f	file:
can_software_single_step	gdb/gdbserver/linux-low.c	/^can_software_single_step (void)$/;"	f	file:
can_terminate	gdb/testsuite/gdb.threads/wp-replication.c	/^int can_terminate = 0;$/;"	v
can_use_agent	gdb/agent.c	/^static const char *can_use_agent = can_use_agent_off;$/;"	v	file:
can_use_agent	gdb/inf-child.c	/^inf_child_target::can_use_agent ()$/;"	f	class:inf_child_target
can_use_agent	gdb/remote.c	/^remote_target::can_use_agent ()$/;"	f	class:remote_target
can_use_agent	gdb/target-delegates.c	/^debug_target::can_use_agent ()$/;"	f	class:debug_target
can_use_agent	gdb/target-delegates.c	/^dummy_target::can_use_agent ()$/;"	f	class:dummy_target
can_use_agent	gdb/target-delegates.c	/^target_ops::can_use_agent ()$/;"	f	class:target_ops
can_use_agent_enum	gdb/agent.c	/^static const char *can_use_agent_enum[] =$/;"	v	file:
can_use_agent_off	gdb/agent.c	/^static const char can_use_agent_off[] = "off";$/;"	v	file:
can_use_agent_on	gdb/agent.c	/^static const char can_use_agent_on[] = "on";$/;"	v	file:
can_use_displaced_stepping	gdb/infrun.c	/^static enum auto_boolean can_use_displaced_stepping = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean	file:
can_use_hw_breakpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:aarch64_linux_nat_target
can_use_hw_breakpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:arm_linux_nat_target
can_use_hw_breakpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:loongarch_linux_nat_target
can_use_hw_breakpoint	gdb/mips-linux-nat.c	/^mips_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:mips_linux_nat_target
can_use_hw_breakpoint	gdb/nto-procfs.c	/^nto_procfs_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:nto_procfs_target
can_use_hw_breakpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::can_use_hw_breakpoint (enum bptype type, int cnt, int ot)$/;"	f	class:ppc_linux_nat_target
can_use_hw_breakpoint	gdb/procfs.c	/^procfs_target::can_use_hw_breakpoint (enum bptype type, int cnt, int othertype)$/;"	f	class:procfs_target
can_use_hw_breakpoint	gdb/remote.c	/^remote_target::can_use_hw_breakpoint (enum bptype type, int cnt, int ot)$/;"	f	class:remote_target
can_use_hw_breakpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:s390_linux_nat_target
can_use_hw_breakpoint	gdb/spu-linux-nat.c	/^spu_linux_nat_target::can_use_hw_breakpoint (enum bptype type,$/;"	f	class:spu_linux_nat_target
can_use_hw_breakpoint	gdb/target-delegates.c	/^debug_target::can_use_hw_breakpoint (enum bptype arg0, int arg1, int arg2)$/;"	f	class:debug_target
can_use_hw_breakpoint	gdb/target-delegates.c	/^dummy_target::can_use_hw_breakpoint (enum bptype arg0, int arg1, int arg2)$/;"	f	class:dummy_target
can_use_hw_breakpoint	gdb/target-delegates.c	/^target_ops::can_use_hw_breakpoint (enum bptype arg0, int arg1, int arg2)$/;"	f	class:target_ops
can_use_hw_watchpoints	gdb/breakpoint.c	/^static int can_use_hw_watchpoints;$/;"	v	file:
can_use_watchpoint_cond_accel	gdb/ppc-linux-nat.c	/^can_use_watchpoint_cond_accel (void)$/;"	f	file:
can_widen_instruction	bfd/elf32-xtensa.c	/^can_widen_instruction (xtensa_insnbuf slotbuf,$/;"	f	file:
cancel_breakpoint	gdb/darwin-nat.c	/^cancel_breakpoint (ptid_t ptid)$/;"	f	file:
cannot_fetch_register	gdb/gdbarch.c	/^  gdbarch_cannot_fetch_register_ftype *cannot_fetch_register;$/;"	m	struct:gdbarch	file:
cannot_fetch_register	gdb/gdbserver/linux-low.h	/^  int (*cannot_fetch_register) (int);$/;"	m	struct:linux_target_ops
cannot_register_not	gdb/arch-utils.c	/^cannot_register_not (struct gdbarch *gdbarch, int regnum)$/;"	f
cannot_step_breakpoint	gdb/gdbarch.c	/^  int cannot_step_breakpoint;$/;"	m	struct:gdbarch	file:
cannot_store_register	gdb/gdbarch.c	/^  gdbarch_cannot_store_register_ftype *cannot_store_register;$/;"	m	struct:gdbarch	file:
cannot_store_register	gdb/gdbserver/linux-low.h	/^  int (*cannot_store_register) (int);$/;"	m	struct:linux_target_ops
canon_reloc_count	bfd/elfxx-sparc.h	32;"	d
canonical	gdb/linespec.c	/^  struct linespec_result *canonical;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::linespec_result	file:
canonical	gdb/linespec.h	/^  char *canonical;$/;"	m	struct:linespec_sals
canonical	gdb/value.c	/^    int canonical;$/;"	m	struct:internalvar_data::__anon2063	file:
canonical_filename_eq	libiberty/filename_cmp.c	/^canonical_filename_eq (const char * a, const char * b)$/;"	f
canonical_names	gdb/linespec.c	/^  struct linespec_canonical_name *canonical_names;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::linespec_canonical_name	file:
canonical_symbols	bfd/libecoff.h	/^  struct ecoff_symbol_struct *canonical_symbols;$/;"	m	struct:ecoff_tdata	typeref:struct:ecoff_tdata::ecoff_symbol_struct
canonical_to_fullform	gdb/linespec.c	/^canonical_to_fullform (const struct linespec_canonical_name *canonical)$/;"	f	file:
canonicalization_ftype	gdb/cp-support.h	/^typedef const char *(canonicalization_ftype) (struct type *, void *);$/;"	t
canonicalize_linespec	gdb/linespec.c	/^canonicalize_linespec (struct linespec_state *state, const linespec_p ls)$/;"	f	file:
cant_unwind_opcode	bfd/elf-bfd.h	/^  int (*cant_unwind_opcode) (struct bfd_link_info *);$/;"	m	struct:elf_backend_data
cap	sim/ppc/cap.h	/^typedef struct _cap cap;$/;"	t	typeref:struct:_cap
cap_add	sim/ppc/cap.c	/^cap_add(cap *db,$/;"	f
cap_create	sim/ppc/cap.c	/^cap_create(const char *key)$/;"	f
cap_init	sim/ppc/cap.c	/^cap_init(cap *db)$/;"	f
cap_internal	sim/ppc/cap.c	/^cap_internal(cap *db,$/;"	f
cap_mapping	sim/ppc/cap.c	/^typedef struct _cap_mapping cap_mapping;$/;"	t	typeref:struct:_cap_mapping	file:
cap_remove	sim/ppc/cap.c	/^cap_remove(cap *db,$/;"	f
capacity	gdb/dictionary.c	/^  int capacity;$/;"	m	struct:dictionary_linear_expandable	file:
capacity_1	gdb/unittests/basic_string_view/capacity/1.cc	/^namespace capacity_1 {$/;"	n	file:
capitalized_name	gdb/extension-priv.h	/^  const char *capitalized_name;$/;"	m	struct:extension_language_defn
captured_command_loop	gdb/main.c	/^captured_command_loop ()$/;"	f	file:
captured_main	gdb/gdbserver/gdbreplay.c	/^captured_main (int argc, char *argv[])$/;"	f	file:
captured_main	gdb/gdbserver/server.c	/^captured_main (int argc, char *argv[])$/;"	f	file:
captured_main	gdb/main.c	/^captured_main (void *data)$/;"	f	file:
captured_main_1	gdb/main.c	/^captured_main_1 (struct captured_main_args *context)$/;"	f	file:
captured_main_args	gdb/main.h	/^struct captured_main_args$/;"	s
captured_mi_execute_command	gdb/mi/mi-main.c	/^captured_mi_execute_command (struct ui_out *uiout, struct mi_parse *context)$/;"	f	file:
caput	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
caputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
car0	include/opcode/cr16.h	/^  car0 = car0l, $/;"	e	enum:__anon1325
car0h	include/opcode/cr16.h	/^  car0l, car0h, car1l, car1h, $/;"	e	enum:__anon1325
car0l	include/opcode/cr16.h	/^  car0l, car0h, car1l, car1h, $/;"	e	enum:__anon1325
car1	include/opcode/cr16.h	/^  car1 = car1l, $/;"	e	enum:__anon1325
car1h	include/opcode/cr16.h	/^  car0l, car0h, car1l, car1h, $/;"	e	enum:__anon1325
car1l	include/opcode/cr16.h	/^  car0l, car0h, car1l, car1h, $/;"	e	enum:__anon1325
carray	gdb/testsuite/gdb.base/funcargs.c	/^char carray[] = {'a', 'n', ' ', 'a', 'r', 'r', 'a', 'y', '\\0'};$/;"	v
carrier	sim/ppc/hw_com.c	/^  int carrier;$/;"	m	struct:_com_modem	file:
carrier_changed	sim/ppc/hw_com.c	/^  int carrier_changed;$/;"	m	struct:_com_modem	file:
carry	sim/rx/rx.c	825;"	d	file:
carry_borrow	sim/testsuite/common/alu-tst.c	/^  int carry_borrow;$/;"	m	struct:__anon853	file:
cars	gdb/testsuite/gdb.base/cvexpr.c	/^enum cars {bmw, porsche} sportscar;$/;"	g	file:
cars	gdb/testsuite/gdb.base/exprs.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	g	file:
cars	gdb/testsuite/gdb.base/ptype.c	/^enum cars {bmw, porsche} sportscar;$/;"	g	file:
cars	gdb/testsuite/gdb.base/setvar.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	g	file:
cars	gdb/testsuite/gdb.base/whatis.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	g	file:
carsym	bfd/bfd-in.h	/^carsym;			\/* To make these you call a carsymogen.  *\/$/;"	t	typeref:struct:carsym
carsym	bfd/bfd-in.h	/^typedef struct carsym$/;"	s
carsym	bfd/bfd-in2.h	/^carsym;			\/* To make these you call a carsymogen.  *\/$/;"	t	typeref:struct:carsym
carsym	bfd/bfd-in2.h	/^typedef struct carsym$/;"	s
carsym_mem	bfd/vms-lib.c	/^struct carsym_mem$/;"	s	file:
case_mode	gdb/language.c	/^enum case_mode case_mode = case_mode_auto;$/;"	v	typeref:enum:case_mode
case_mode	gdb/language.h	/^extern enum case_mode$/;"	g
case_mode_auto	gdb/language.h	/^    case_mode_auto, case_mode_manual$/;"	e	enum:case_mode
case_mode_manual	gdb/language.h	/^    case_mode_auto, case_mode_manual$/;"	e	enum:case_mode
case_offset	opcodes/cris-dis.c	/^static long case_offset = 0;$/;"	v	file:
case_offset_counter	opcodes/cris-dis.c	/^static long case_offset_counter = 0;$/;"	v	file:
case_sensitive	gdb/language.c	/^static const char *case_sensitive;$/;"	v	file:
case_sensitive_off	gdb/language.h	/^    case_sensitive_on, case_sensitive_off$/;"	e	enum:case_sensitivity
case_sensitive_on	gdb/language.h	/^    case_sensitive_on, case_sensitive_off$/;"	e	enum:case_sensitivity
case_sensitivity	gdb/language.c	/^enum case_sensitivity case_sensitivity = case_sensitive_on;$/;"	v	typeref:enum:case_sensitivity
case_sensitivity	gdb/language.h	/^extern enum case_sensitivity$/;"	g
cast_from_fixed	gdb/ada-lang.c	/^cast_from_fixed (struct type *type, struct value *arg)$/;"	f	file:
cast_into_complex	gdb/valops.c	/^cast_into_complex (struct type *type, struct value *val)$/;"	f	file:
cast_to_fixed	gdb/ada-lang.c	/^cast_to_fixed (struct type *type, struct value *arg)$/;"	f	file:
cat	bfd/coff-ppc.c	/^  enum ref_category cat;$/;"	m	struct:list_ele	typeref:enum:list_ele::ref_category	file:
catbuf	bfd/doc/chew.c	/^catbuf (buffer, buf, len)$/;"	f	file:
catch_ada_assert_command_split	gdb/ada-lang.c	/^catch_ada_assert_command_split (const char *args, std::string &cond_string)$/;"	f	file:
catch_ada_exception_command	gdb/ada-lang.c	/^catch_ada_exception_command (const char *arg_entry, int from_tty,$/;"	f	file:
catch_ada_exception_command_split	gdb/ada-lang.c	/^catch_ada_exception_command_split (const char *args,$/;"	f	file:
catch_ada_handlers_command	gdb/ada-lang.c	/^catch_ada_handlers_command (const char *arg_entry, int from_tty,$/;"	f	file:
catch_all	gdb/break-catch-sig.c	/^  bool catch_all;$/;"	m	struct:breakpoint	file:
catch_assert_breakpoint_ops	gdb/ada-lang.c	/^static struct breakpoint_ops catch_assert_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_assert_command	gdb/ada-lang.c	/^catch_assert_command (const char *arg_entry, int from_tty,$/;"	f	file:
catch_assert_sym	gdb/ada-lang.c	/^   const char *catch_assert_sym;$/;"	m	struct:exception_support_info	file:
catch_catch_command	gdb/break-catch-throw.c	/^catch_catch_command (const char *arg, int from_tty,$/;"	f	file:
catch_cmdlist	gdb/breakpoint.c	/^static struct cmd_list_element *catch_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
catch_command	gdb/breakpoint.c	/^catch_command (const char *arg, int from_tty)$/;"	f	file:
catch_command_errors	gdb/main.c	/^catch_command_errors (catch_command_errors_const_ftype command,$/;"	f	file:
catch_command_errors_const_ftype	gdb/main.c	/^typedef void (catch_command_errors_const_ftype) (const char *, int);$/;"	t	file:
catch_demangler_crashes	gdb/cp-support.c	/^static int catch_demangler_crashes = 1;$/;"	v	file:
catch_errors	gdb/windows-nat.c	/^catch_errors (void (*func) ())$/;"	f	file:
catch_exception_breakpoint_ops	gdb/ada-lang.c	/^static struct breakpoint_ops catch_exception_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_exception_command_1	gdb/break-catch-throw.c	/^catch_exception_command_1 (enum exception_event_kind ex_event,$/;"	f	file:
catch_exception_random	gdb/stubs/sh-stub.c	224;"	d	file:
catch_exception_sym	gdb/ada-lang.c	/^   const char *catch_exception_sym;$/;"	m	struct:exception_support_info	file:
catch_exception_unhandled_breakpoint_ops	gdb/ada-lang.c	/^static struct breakpoint_ops catch_exception_unhandled_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_exception_unhandled_sym	gdb/ada-lang.c	/^   const char *catch_exception_unhandled_sym;$/;"	m	struct:exception_support_info	file:
catch_exec_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops catch_exec_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_exec_command_1	gdb/breakpoint.c	/^catch_exec_command_1 (const char *arg, int from_tty,$/;"	f	file:
catch_fork_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops catch_fork_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_fork_command_1	gdb/breakpoint.c	/^catch_fork_command_1 (const char *arg, int from_tty,$/;"	f	file:
catch_fork_kind	gdb/breakpoint.c	/^catch_fork_kind;$/;"	t	typeref:enum:__anon1782	file:
catch_fork_permanent	gdb/breakpoint.c	/^  catch_fork_permanent, catch_vfork_permanent$/;"	e	enum:__anon1782	file:
catch_fork_temporary	gdb/breakpoint.c	/^  catch_fork_temporary, catch_vfork_temporary,$/;"	e	enum:__anon1782	file:
catch_handlers_breakpoint_ops	gdb/ada-lang.c	/^static struct breakpoint_ops catch_handlers_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_handlers_sym	gdb/ada-lang.c	/^   const char *catch_handlers_sym;$/;"	m	struct:exception_support_info	file:
catch_load_command_1	gdb/breakpoint.c	/^catch_load_command_1 (const char *arg, int from_tty,$/;"	f	file:
catch_load_or_unload	gdb/breakpoint.c	/^catch_load_or_unload (const char *arg, int from_tty, int is_load,$/;"	f	file:
catch_result	gdb/guile/scm-safe-call.c	/^  SCM catch_result;$/;"	m	struct:with_catch_data	file:
catch_rethrow_command	gdb/break-catch-throw.c	/^catch_rethrow_command (const char *arg, int from_tty,$/;"	f	file:
catch_signal_command	gdb/break-catch-sig.c	/^catch_signal_command (const char *arg, int from_tty,$/;"	f	file:
catch_signal_split_args	gdb/break-catch-sig.c	/^catch_signal_split_args (const char *arg, bool *catch_all)$/;"	f	file:
catch_solib_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops catch_solib_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_syscall_breakpoint_ops	gdb/break-catch-syscall.c	/^static struct breakpoint_ops catch_syscall_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_syscall_command_1	gdb/break-catch-syscall.c	/^catch_syscall_command_1 (const char *arg, int from_tty, $/;"	f	file:
catch_syscall_completer	gdb/break-catch-syscall.c	/^catch_syscall_completer (struct cmd_list_element *cmd,$/;"	f	file:
catch_syscall_enabled	gdb/break-catch-syscall.c	/^catch_syscall_enabled (void)$/;"	f
catch_syscall_inferior_data	gdb/break-catch-syscall.c	/^static const struct inferior_data *catch_syscall_inferior_data = NULL;$/;"	v	typeref:struct:inferior_data	file:
catch_syscall_inferior_data	gdb/break-catch-syscall.c	/^struct catch_syscall_inferior_data$/;"	s	file:
catch_syscall_inferior_data_cleanup	gdb/break-catch-syscall.c	/^catch_syscall_inferior_data_cleanup (struct inferior *inf, void *arg)$/;"	f	file:
catch_syscall_split_args	gdb/break-catch-syscall.c	/^catch_syscall_split_args (const char *arg)$/;"	f	class:std
catch_throw_command	gdb/break-catch-throw.c	/^catch_throw_command (const char *arg, int from_tty,$/;"	f	file:
catch_unload_command_1	gdb/breakpoint.c	/^catch_unload_command_1 (const char *arg, int from_tty,$/;"	f	file:
catch_vfork_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops catch_vfork_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
catch_vfork_permanent	gdb/breakpoint.c	/^  catch_fork_permanent, catch_vfork_permanent$/;"	e	enum:__anon1782	file:
catch_vfork_temporary	gdb/breakpoint.c	/^  catch_fork_temporary, catch_vfork_temporary,$/;"	e	enum:__anon1782	file:
catchar	bfd/doc/chew.c	/^catchar (buffer, ch)$/;"	f	file:
catcher	gdb/common/common-exceptions.c	/^struct catcher$/;"	s	file:
catcher	gdb/testsuite/gdb.base/savedregs.c	/^catcher (int sig)$/;"	f	file:
catcher	gdb/testsuite/gdb.base/sigaltstack.c	/^catcher (int signal)$/;"	f
catcher	gdb/testsuite/gdb.cp/exception.cc	/^int catcher (int x)$/;"	f
catcher_action	gdb/common/common-exceptions.c	/^enum catcher_action {$/;"	g	file:
catcher_list_size	gdb/common/common-exceptions.c	/^catcher_list_size (void)$/;"	f	file:
catcher_pop	gdb/common/common-exceptions.c	/^catcher_pop (void)$/;"	f	file:
catcher_state	gdb/common/common-exceptions.c	/^enum catcher_state {$/;"	g	file:
catching_syscall_number	gdb/break-catch-syscall.c	/^catching_syscall_number (int syscall_number)$/;"	f
catching_syscall_number_1	gdb/break-catch-syscall.c	/^catching_syscall_number_1 (struct breakpoint *b,$/;"	f	file:
catchsigs	readline/readline.h	/^  int catchsigs;$/;"	m	struct:readline_state
catchsigwinch	readline/readline.h	/^  int catchsigwinch;$/;"	m	struct:readline_state
category	intl/dcigettext.c	/^  int category;$/;"	m	struct:known_translation_t	file:
category_to_name	intl/dcigettext.c	/^category_to_name (category)$/;"	f	file:
category_to_name	intl/dcigettext.c	317;"	d	file:
catstr	bfd/doc/chew.c	/^catstr (dst, src)$/;"	f	file:
cattext	bfd/doc/chew.c	/^cattext (buffer, string)$/;"	f	file:
cause	gdb/mips-tdep.h	/^  int cause;		\/* Describes last exception.  *\/$/;"	m	struct:mips_regnum
cause_BD	sim/mips/sim-main.h	556;"	d
cause_BD2	sim/mips/sim-main.h	557;"	d
cause_CE_mask	sim/mips/sim-main.h	558;"	d
cause_CE_shift	sim/mips/sim-main.h	559;"	d
cause_EXC2_mask	sim/mips/sim-main.h	560;"	d
cause_EXC2_shift	sim/mips/sim-main.h	561;"	d
cause_EXC_mask	sim/mips/sim-main.h	567;"	d
cause_EXC_shift	sim/mips/sim-main.h	568;"	d
cause_IP2	sim/mips/sim-main.h	565;"	d
cause_IP3	sim/mips/sim-main.h	564;"	d
cause_IP7	sim/mips/sim-main.h	562;"	d
cause_IP_mask	sim/mips/sim-main.h	572;"	d
cause_IP_shift	sim/mips/sim-main.h	573;"	d
cause_SIOP	sim/mips/sim-main.h	563;"	d
cause_SW0	sim/mips/sim-main.h	570;"	d
cause_SW1	sim/mips/sim-main.h	571;"	d
cause_set_EXC	sim/mips/sim-main.h	575;"	d
cause_set_EXC2	sim/mips/sim-main.h	576;"	d
caux	include/coff/sym.h	/^	long	caux;		\/* count of file's auxiliary entries *\/$/;"	m	struct:fdr
cb	gdb/arch/aarch64-insn.h	/^  void (*cb) (const int32_t offset, const int is_cbnz,$/;"	m	struct:aarch64_insn_visitor
cb1_str	opcodes/z80-dis.c	/^static char *cb1_str[] = { "", "bit", "res", "set"};$/;"	v	file:
cb2_str	opcodes/z80-dis.c	/^static char *cb2_str[] =$/;"	v	file:
cbAUXU	include/coff/sym.h	352;"	d
cbAuxOffset	include/coff/sym.h	/^	bfd_vma	cbAuxOffset;	\/* offset to start of auxillary symbol entries*\/$/;"	m	struct:__anon1566
cbDNR	include/coff/sym.h	312;"	d
cbDnOffset	include/coff/sym.h	/^	bfd_vma	cbDnOffset;	\/* offset to start dense number table *\/$/;"	m	struct:__anon1566
cbEXTR	include/coff/sym.h	267;"	d
cbExtOffset	include/coff/sym.h	/^	bfd_vma	cbExtOffset;	\/* offset to start of external symbol entries*\/$/;"	m	struct:__anon1566
cbFDR	include/coff/sym.h	140;"	d
cbFIT	include/coff/sym.h	398;"	d
cbFdOffset	include/coff/sym.h	/^	bfd_vma	cbFdOffset;	\/* offset to file descriptor table *\/$/;"	m	struct:__anon1566
cbHDRR	include/coff/sym.h	93;"	d
cbLINER	include/coff/sym.h	223;"	d
cbLine	include/coff/sym.h	/^	bfd_vma	cbLine;		\/* number of bytes for line number entries *\/$/;"	m	struct:__anon1566
cbLine	include/coff/sym.h	/^	bfd_vma	cbLine;		\/* size of lines for this file *\/$/;"	m	struct:fdr
cbLineOffset	include/coff/sym.h	/^	bfd_vma	cbLineOffset;	\/* byte offset for this procedure from the fd base *\/$/;"	m	struct:pdr
cbLineOffset	include/coff/sym.h	/^	bfd_vma	cbLineOffset;	\/* byte offset from header for this file ln's *\/$/;"	m	struct:fdr
cbLineOffset	include/coff/sym.h	/^	bfd_vma	cbLineOffset;	\/* offset to start of line number entries*\/$/;"	m	struct:__anon1566
cbOPTR	include/coff/sym.h	375;"	d
cbOptOffset	include/coff/sym.h	/^	bfd_vma	cbOptOffset;	\/* offset to optimization symbol entries *\/$/;"	m	struct:__anon1566
cbPDR	include/coff/sym.h	179;"	d
cbPdOffset	include/coff/sym.h	/^	bfd_vma	cbPdOffset;	\/* offset to procedure descriptor table *\/$/;"	m	struct:__anon1566
cbRFDT	include/coff/sym.h	389;"	d
cbRNDXR	include/coff/sym.h	302;"	d
cbRPDR	bfd/elfxx-mips.c	738;"	d	file:
cbRfdOffset	include/coff/sym.h	/^	bfd_vma	cbRfdOffset;	\/* offset to relative file descriptor table *\/$/;"	m	struct:__anon1566
cbSYMR	include/coff/sym.h	241;"	d
cbSs	include/coff/sym.h	/^	bfd_vma	cbSs;		\/* number of bytes in the ss *\/$/;"	m	struct:fdr
cbSsExtOffset	include/coff/sym.h	/^	bfd_vma	cbSsExtOffset;	\/* offset to start of external strings *\/$/;"	m	struct:__anon1566
cbSsOffset	include/coff/sym.h	/^	bfd_vma	cbSsOffset;	\/* offset to start of local strings *\/$/;"	m	struct:__anon1566
cbSymOffset	include/coff/sym.h	/^	bfd_vma	cbSymOffset;	\/* offset to start of local symbols*\/$/;"	m	struct:__anon1566
cbTIR	include/coff/sym.h	287;"	d
cb_get_string	sim/common/syscall.c	/^cb_get_string (host_callback *cb, CB_SYSCALL *sc, char *buf, int buflen,$/;"	f
cb_host_map_entry	sim/common/callback.c	/^cb_host_map_entry (const CB_TARGET_DEFS_MAP map[], int host_val)$/;"	f	file:
cb_host_str_errno	sim/common/callback.c	/^cb_host_str_errno (host_callback *cb, int host_val)$/;"	f
cb_host_str_signal	sim/common/callback.c	/^cb_host_str_signal (host_callback *cb, int host_val)$/;"	f
cb_host_str_syscall	sim/common/callback.c	/^cb_host_str_syscall (host_callback *cb, int host_val)$/;"	f
cb_host_to_target_errno	sim/common/callback.c	/^cb_host_to_target_errno (host_callback *cb, int host_val)$/;"	f
cb_host_to_target_stat	sim/common/callback.c	/^cb_host_to_target_stat (host_callback *cb, const struct stat *hs, PTR ts)$/;"	f
cb_is_stderr	sim/common/callback.c	/^cb_is_stderr (host_callback *cb, int fd)$/;"	f
cb_is_stdin	sim/common/callback.c	/^cb_is_stdin (host_callback *cb, int fd)$/;"	f
cb_is_stdout	sim/common/callback.c	/^cb_is_stdout (host_callback *cb, int fd)$/;"	f
cb_libgloss_stat_map_32	sim/bfin/interp.c	/^static const char cb_libgloss_stat_map_32[] =$/;"	v	file:
cb_linux_errno_map	sim/bfin/linux-targ-map.h	/^static CB_TARGET_DEFS_MAP cb_linux_errno_map[] =$/;"	v
cb_linux_open_map	sim/bfin/linux-targ-map.h	/^static CB_TARGET_DEFS_MAP cb_linux_open_map[] =$/;"	v
cb_linux_signal_map	sim/bfin/linux-targ-map.h	/^static CB_TARGET_DEFS_MAP cb_linux_signal_map[] =$/;"	v
cb_linux_stat_map_32	sim/bfin/interp.c	/^static const char cb_linux_stat_map_32[] =$/;"	v	file:
cb_linux_stat_map_64	sim/bfin/interp.c	/^static const char cb_linux_stat_map_64[] =$/;"	v	file:
cb_linux_syscall_map	sim/bfin/linux-targ-map.h	/^static CB_TARGET_DEFS_MAP cb_linux_syscall_map[] =$/;"	v
cb_read_target_syscall_maps	sim/common/callback.c	/^cb_read_target_syscall_maps (host_callback *cb, const char *file)$/;"	f
cb_store_target_endian	sim/common/callback.c	/^cb_store_target_endian (host_callback *cb, char *p, int size, long val)$/;"	f
cb_syscall	include/gdb/callback.h	/^typedef struct cb_syscall {$/;"	s
cb_syscall	sim/common/syscall.c	/^cb_syscall (host_callback *cb, CB_SYSCALL *sc)$/;"	f
cb_target_map_entry	sim/common/callback.c	/^cb_target_map_entry (const CB_TARGET_DEFS_MAP map[], int target_val)$/;"	f	file:
cb_target_str_errno	sim/common/callback.c	/^cb_target_str_errno (host_callback *cb, int target_val)$/;"	f
cb_target_str_signal	sim/common/callback.c	/^cb_target_str_signal (host_callback *cb, int target_val)$/;"	f
cb_target_str_syscall	sim/common/callback.c	/^cb_target_str_syscall (host_callback *cb, int target_val)$/;"	f
cb_target_to_host_open	sim/common/callback.c	/^cb_target_to_host_open (host_callback *cb, int target_val)$/;"	f
cb_target_to_host_syscall	sim/common/callback.c	/^cb_target_to_host_syscall (host_callback *cb, int target_val)$/;"	f
cbcond	opcodes/sparc-opc.c	1403;"	d	file:
cbcond	opcodes/sparc-opc.c	1432;"	d	file:
cbfd	gdb/progspace.h	/^  gdb_bfd_ref_ptr cbfd;$/;"	m	struct:program_space
cbnz	sim/aarch64/simulator.c	/^cbnz (sim_cpu *cpu, int32_t offset)$/;"	f	file:
cbnz32	sim/aarch64/simulator.c	/^cbnz32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
cbrt	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (cbrt);$/;"	v
cbrt	gdb/gnulib/import/math.in.h	353;"	d
cbrtf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (cbrtf);$/;"	v
cbrtf	gdb/gnulib/import/math.in.h	326;"	d
cbrtf	gdb/gnulib/import/math.in.h	327;"	d
cbrtf	gdb/gnulib/import/math.in.h	339;"	d
cbrtl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (cbrtl);$/;"	v
cbrtl	gdb/gnulib/import/math.in.h	363;"	d
cbrtl	gdb/gnulib/import/math.in.h	364;"	d
cbrtl	gdb/gnulib/import/math.in.h	376;"	d
cbuf	gdb/ser-go32.c	/^    unsigned char cbuf[CBSIZE];$/;"	m	struct:dos_ttystate	file:
cbz	sim/aarch64/simulator.c	/^cbz (sim_cpu *cpu, int32_t offset)$/;"	f	file:
cbz32	sim/aarch64/simulator.c	/^cbz32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
cc	gdb/testsuite/gdb.cp/derivation.cc	/^    int cc;$/;"	m	class:C	file:
cc	gdb/testsuite/gdb.cp/namespace.cc	/^    int cc = 2;$/;"	m	namespace:C::C	file:
cc	gdb/testsuite/gdb.cp/nsusing.cc	/^  int cc = 3;$/;"	m	namespace:C	file:
cc	gdb/testsuite/gdb.cp/var-tag.cc	/^class CC {} cc;$/;"	v	typeref:class:CC
cc	include/opcode/cr16.h	/^  cc, $/;"	e	enum:__anon1328
cc	include/opcode/cr16.h	/^  unsigned int cc;$/;"	m	struct:__anon1331
cc	sim/bfin/bfin-sim.h	/^  bu32 az, cc, v, v_copy, vs;$/;"	m	struct:bfin_cpu_state
cc	sim/moxie/interp.c	/^  word            cc;                   \/* the condition code reg *\/$/;"	m	struct:moxie_regset	file:
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/a7.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/a8.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/abs_acc.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/brcc.s	/^	cc = R5;$/;"	d
cc	sim/testsuite/sim/bfin/brcc.s	/^	cc = r0;$/;"	d
cc	sim/testsuite/sim/bfin/brcc.s	/^	cc = r1;$/;"	d
cc	sim/testsuite/sim/bfin/brcc.s	/^	cc = r5;$/;"	d
cc	sim/testsuite/sim/bfin/cmpacc.s	/^cc = A0<=A1;$/;"	d
cc	sim/testsuite/sim/bfin/cmpacc.s	/^cc = A0<A1;$/;"	d
cc	sim/testsuite/sim/bfin/cmpacc.s	/^cc = A0==A1;$/;"	d
cc	sim/testsuite/sim/bfin/cmpdreg.S	/^	cc = r1==r0;$/;"	d
cc	sim/testsuite/sim/bfin/edn_snafu.s	/^	cc = r1 == 0;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/issue118.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/issue121.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/issue125.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/issue257.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/issue257.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/issue83.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/load.s	/^	cc = r0 == r1$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/max_min_flags.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	cc = az;$/;"	d
cc	sim/testsuite/sim/bfin/pr.s	/^	cc = r5 == 0;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = an;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = av0;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = av0s;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = av1;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = av1s;$/;"	d
cc	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	cc = az;$/;"	d
cc2_codes	opcodes/tic54x-opc.c	/^const tic54x_symbol cc2_codes[] = {$/;"	v
cc3_codes	opcodes/tic54x-opc.c	/^const tic54x_symbol cc3_codes[] = {$/;"	v
cc_entry	include/opcode/visium.h	/^static const struct cc_entry$/;"	s
cc_names	opcodes/visium-dis.c	/^static char *cc_names[] =$/;"	v	file:
cc_regnum	gdb/s390-tdep.h	/^  int cc_regnum;$/;"	m	struct:gdbarch_tdep
cc_str	opcodes/z80-dis.c	/^static char * cc_str[] = { "nz", "z", "nc", "c", "po", "pe", "p", "m" };$/;"	v	file:
ccc	gdb/testsuite/gdb.python/py-recurse-unwind.c	/^ccc (int arg)$/;"	f
cccr_names	opcodes/frv-desc.h	/^typedef enum cccr_names {$/;"	g
cccr_regnum	gdb/frv-tdep.h	/^  cccr_regnum = 131,$/;"	e	enum:__anon1757
ccd	sim/testsuite/sim/bfin/a4.s	/^ccd:$/;"	l
ccdr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 ccdr;$/;"	m	struct:tx3904tmr	file:
ccp	gdb/testsuite/gdb.cp/typeid.cc	/^const char *ccp;$/;"	v
ccpfoo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^  const char *ccpfoo;$/;"	m	class:foo	file:
ccpfoo	gdb/testsuite/gdb.cp/overload.cc	/^  const char *ccpfoo;$/;"	m	class:foo	file:
ccpfoo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^  const char *ccpfoo;$/;"	m	class:foo	file:
ccr	sim/m68hc11/sim-main.h	/^    unsigned char       ccr;$/;"	m	struct:m6811_regs
ccr_busy	sim/frv/profile.h	/^  int ccr_busy[8];       \/* Cycles until ICC\/FCC is available.  *\/$/;"	m	struct:__anon247
ccr_latency	sim/frv/profile.h	/^  int ccr_latency[8];    \/* Cycles until target ICC\/FCC is available.  *\/$/;"	m	struct:__anon247
ccr_regnum	gdb/frv-tdep.h	/^  ccr_regnum = 130,$/;"	e	enum:__anon1757
ccr_update	sim/m68hc11/gencode.c	/^  const char *ccr_update;$/;"	m	struct:m6811_opcode_pattern	file:
ccrc	zlib/examples/gzlog.c	/^    ulong ccrc;     \/* crc of compressed data *\/$/;"	m	struct:log	file:
cctl_subtype	opcodes/nds32-dis.c	/^static char *cctl_subtype [] =$/;"	v	file:
cd	gdb/testsuite/gdb.cp/namespace.cc	/^    int cd = 3;$/;"	m	namespace:C::D	file:
cd	opcodes/epiphany-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/fr30-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/frv-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/ip2k-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/iq2000-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/lm32-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/m32c-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/m32r-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/mep-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/mt-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/or1k-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/xc16x-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd	opcodes/xstormy16-dis.c	/^  CGEN_CPU_DESC cd;$/;"	m	struct:cpu_desc_list	file:
cd_buf	gdb/gnulib/import/chdir-long.c	/^struct cd_buf$/;"	s	file:
cd_command	gdb/cli/cli-cmds.c	/^cd_command (const char *dir, int from_tty)$/;"	f
cd_entries	include/hp-symtab.h	/^  int              cd_entries;   \/* # of entries in class look-up table *\/$/;"	m	struct:PXDB_struct
cd_entries	include/hp-symtab.h	/^  int           cd_entries;   \/* # of entries in class look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
cdata_attr	opcodes/mep-desc.h	/^typedef enum cdata_attr {$/;"	g
cdb_advance_fd	gdb/gnulib/import/chdir-long.c	/^cdb_advance_fd (struct cd_buf *cdb, char const *dir)$/;"	f	file:
cdb_fchdir	gdb/gnulib/import/chdir-long.c	/^cdb_fchdir (struct cd_buf const *cdb)$/;"	f	file:
cdb_free	gdb/gnulib/import/chdir-long.c	/^cdb_free (struct cd_buf const *cdb)$/;"	f	file:
cdb_init	gdb/gnulib/import/chdir-long.c	/^cdb_init (struct cd_buf *cdb)$/;"	f	file:
cde	gdb/testsuite/gdb.cp/namespace.cc	/^      int cde = 5;$/;"	m	namespace:C::D::E	file:
cdir_len	gdb/source.c	1020;"	d	file:
cdx	bfd/elf32-msp430.c	/^  int cdx;			\/* Words to match.  *\/$/;"	m	struct:rcodes_s	file:
ce	gdb/testsuite/gdb.cp/namespace.cc	/^    int ce = 4;$/;"	m	namespace:C::E	file:
ce	sim/h8300/writecode.c	/^char *ce = "*\/";$/;"	v
cec_cache	sim/bfin/bfin-sim.h	/^  void *cec_cache;$/;"	m	struct:bfin_cpu_state
cec_cli	sim/bfin/dv-bfin_cec.c	/^bu32 cec_cli (SIM_CPU *cpu)$/;"	f
cec_exception	sim/bfin/dv-bfin_cec.c	/^cec_exception (SIM_CPU *cpu, int excp)$/;"	f
cec_get_evt	sim/bfin/dv-bfin_evt.c	/^cec_get_evt (SIM_CPU *cpu, int ivg)$/;"	f
cec_get_ivg	sim/bfin/dv-bfin_cec.c	/^cec_get_ivg (SIM_CPU *cpu)$/;"	f
cec_get_reset_evt	sim/bfin/dv-bfin_evt.c	/^cec_get_reset_evt (SIM_CPU *cpu)$/;"	f
cec_hwerr	sim/bfin/dv-bfin_cec.c	/^cec_hwerr (SIM_CPU *cpu, int hwerr)$/;"	f
cec_irpten_disable	sim/bfin/dv-bfin_cec.c	/^cec_irpten_disable (SIM_CPU *cpu, struct bfin_cec *cec)$/;"	f	file:
cec_irpten_enable	sim/bfin/dv-bfin_cec.c	/^cec_irpten_enable (SIM_CPU *cpu, struct bfin_cec *cec)$/;"	f	file:
cec_is_supervisor_mode	sim/bfin/dv-bfin_cec.c	/^cec_is_supervisor_mode (SIM_CPU *cpu)$/;"	f
cec_is_user_mode	sim/bfin/dv-bfin_cec.c	/^cec_is_user_mode (SIM_CPU *cpu)$/;"	f
cec_latch	sim/bfin/dv-bfin_cec.c	/^cec_latch (SIM_CPU *cpu, int ivg)$/;"	f
cec_pop_reti	sim/bfin/dv-bfin_cec.c	/^cec_pop_reti (SIM_CPU *cpu)$/;"	f
cec_push_reti	sim/bfin/dv-bfin_cec.c	/^cec_push_reti (SIM_CPU *cpu)$/;"	f
cec_read_ret_reg	sim/bfin/dv-bfin_cec.c	/^cec_read_ret_reg (SIM_CPU *cpu, int ivg)$/;"	f	file:
cec_require_supervisor	sim/bfin/dv-bfin_cec.c	/^cec_require_supervisor (SIM_CPU *cpu)$/;"	f
cec_return	sim/bfin/dv-bfin_cec.c	/^cec_return (SIM_CPU *cpu, int ivg)$/;"	f
cec_set_evt	sim/bfin/dv-bfin_evt.c	/^cec_set_evt (SIM_CPU *cpu, int ivg, bu32 handler_addr)$/;"	f
cec_sti	sim/bfin/dv-bfin_cec.c	/^void cec_sti (SIM_CPU *cpu, bu32 ints)$/;"	f
ceil	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ceil);$/;"	v
ceil	gdb/gnulib/import/math.in.h	411;"	d
ceil	gdb/gnulib/import/math.in.h	412;"	d
ceilf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ceilf);$/;"	v
ceilf	gdb/gnulib/import/math.in.h	387;"	d
ceilf	gdb/gnulib/import/math.in.h	388;"	d
ceilf	gdb/gnulib/import/math.in.h	394;"	d
ceilf	gdb/gnulib/import/math.in.h	401;"	d
ceill	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ceill);$/;"	v
ceill	gdb/gnulib/import/math.in.h	425;"	d
ceill	gdb/gnulib/import/math.in.h	426;"	d
ceill	gdb/gnulib/import/math.in.h	432;"	d
ceill	gdb/gnulib/import/math.in.h	439;"	d
cell	gdb/arch/ppc-linux-common.h	/^  bool cell;$/;"	m	struct:ppc_linux_features
cell_word	sim/common/sim-types.h	/^typedef signed_cell cell_word; \/* cells are normally signed *\/$/;"	t
cells	sim/common/hw-device.h	/^  unsigned_cell cells[4]; \/* unused cells are zero *\/$/;"	m	struct:_hw_unit
cells	sim/ppc/device.h	/^  unsigned_cell cells[4]; \/* unused cells are zero *\/$/;"	m	struct:_device_unit
cells_to_unit_address	sim/common/hw-properties.c	/^cells_to_unit_address (const unsigned_cell *cell,$/;"	f	file:
cells_to_unit_address	sim/ppc/device.c	/^cells_to_unit_address(const unsigned_cell *cell,$/;"	f
cen	include/opcode/crx.h	/^    cen,$/;"	e	enum:__anon1260
central_dir	zlib/contrib/minizip/zip.c	/^    linkedlist_data central_dir;\/* datablock with central dir in construction*\/$/;"	m	struct:__anon992	file:
central_header	zlib/contrib/minizip/zip.c	/^    char* central_header;       \/* central header data for the current file *\/$/;"	m	struct:__anon991	file:
central_pos	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T central_pos;          \/* position of the beginning of the central dir*\/$/;"	m	struct:__anon995	file:
cerr	gdb/testsuite/gdb.perf/gm-std.cc	/^ostream cerr;$/;"	m	namespace:gm_std	file:
cf	gdb/testsuite/gdb.base/complex.c	/^typedef __complex__ float cf;$/;"	t	file:
cfa	gdb/dwarf2-frame.c	/^  CORE_ADDR cfa;$/;"	m	struct:dwarf2_frame_cache	file:
cfa	gdb/nios2-tdep.c	/^  CORE_ADDR cfa;$/;"	m	struct:nios2_unwind_cache	file:
cfa	gdb/tic6x-tdep.c	/^  CORE_ADDR cfa;$/;"	m	struct:tic6x_unwind_cache	file:
cfa_exp	gdb/dwarf2-frame.h	/^  const gdb_byte *cfa_exp = NULL;$/;"	m	struct:dwarf2_frame_state_reg_info
cfa_exp_len	gdb/dwarf2-frame.c	174;"	d	file:
cfa_how	gdb/dwarf2-frame.h	/^  enum cfa_how_kind cfa_how = CFA_UNSET;$/;"	m	struct:dwarf2_frame_state_reg_info	typeref:enum:dwarf2_frame_state_reg_info::cfa_how_kind
cfa_how_kind	gdb/dwarf2-frame.h	/^enum cfa_how_kind$/;"	g
cfa_offset	gdb/dwarf2-frame.h	/^  LONGEST cfa_offset = 0;$/;"	m	struct:dwarf2_frame_state_reg_info
cfa_offset	gdb/spu-tdep.c	/^    int cfa_offset;$/;"	m	struct:spu_prologue_data	file:
cfa_reg	gdb/dwarf2-frame.h	/^  ULONGEST cfa_reg = 0;$/;"	m	struct:dwarf2_frame_state_reg_info
cfa_reg	gdb/spu-tdep.c	/^    int cfa_reg;$/;"	m	struct:spu_prologue_data	file:
cfg	include/opcode/cr16.h	/^  cfg, psr, intbasel, intbaseh, $/;"	e	enum:__anon1325
cfg	include/opcode/crx.h	/^    cfg,$/;"	e	enum:__anon1260
cfg	sim/testsuite/sim/bfin/test-dma.h	/^  bu16 cfg;$/;"	m	struct:bfin_dmasg
cfi	sim/common/dv-cfi.c	/^struct cfi$/;"	s	file:
cfi_add_erase_region	sim/common/dv-cfi.c	/^cfi_add_erase_region (struct hw *me, struct cfi *cfi,$/;"	f	file:
cfi_arch_program	gdb/testsuite/gdb.dwarf2/pr10770.c	/^unsigned char cfi_arch_program[] = { CFI_ARCH_PROGRAM };$/;"	v
cfi_cmdset	sim/common/dv-cfi.c	/^struct cfi_cmdset$/;"	s	file:
cfi_cmdset_intel	sim/common/dv-cfi.c	/^static const struct cfi_cmdset cfi_cmdset_intel =$/;"	v	typeref:struct:cfi_cmdset	file:
cfi_cmdsets	sim/common/dv-cfi.c	/^static const struct cfi_cmdset * const cfi_cmdsets[] =$/;"	v	file:
cfi_delete_callback	sim/common/dv-cfi.c	/^cfi_delete_callback (struct hw *me)$/;"	f	file:
cfi_encode_16bit	sim/common/dv-cfi.c	/^cfi_encode_16bit (unsigned char *data, unsigned num)$/;"	f	file:
cfi_erase_block	sim/common/dv-cfi.c	/^cfi_erase_block (struct hw *me, struct cfi *cfi, unsigned offset)$/;"	f	file:
cfi_erase_region	sim/common/dv-cfi.c	/^struct cfi_erase_region$/;"	s	file:
cfi_finish	sim/common/dv-cfi.c	/^cfi_finish (struct hw *me)$/;"	f	file:
cfi_io_read_buffer	sim/common/dv-cfi.c	/^cfi_io_read_buffer (struct hw *me, void *dest, int space,$/;"	f	file:
cfi_io_write_buffer	sim/common/dv-cfi.c	/^cfi_io_write_buffer (struct hw *me, const void *source, int space,$/;"	f	file:
cfi_query	sim/common/dv-cfi.c	/^struct cfi_query$/;"	s	file:
cfi_state	sim/common/dv-cfi.c	/^enum cfi_state$/;"	g	file:
cfi_unshift_addr	sim/common/dv-cfi.c	/^cfi_unshift_addr (struct cfi *cfi, unsigned addr)$/;"	f	file:
cfloat	include/opcode/m68k.h	38;"	d
cfm	gdb/ia64-tdep.c	/^  CORE_ADDR cfm;	\/* cfm value for current frame *\/$/;"	m	struct:ia64_frame_cache	file:
cfm	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg cfm;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
cfoo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type C::cfoo() {$/;"	f	class:C
cfunc	sim/erc32/sis.h	/^    void            (*cfunc) ();$/;"	m	struct:evcell
cgen_asm_lookup_insn	opcodes/cgen-asm.c	/^cgen_asm_lookup_insn (CGEN_CPU_DESC cd, const char *insn)$/;"	f
cgen_asm_type	include/opcode/cgen.h	/^enum cgen_asm_type$/;"	g
cgen_bitset	include/cgen/bitset.h	/^typedef struct cgen_bitset$/;"	s
cgen_bitset_add	opcodes/cgen-bitset.c	/^cgen_bitset_add (CGEN_BITSET * mask, unsigned bit_num)$/;"	f
cgen_bitset_clear	opcodes/cgen-bitset.c	/^cgen_bitset_clear (CGEN_BITSET * mask)$/;"	f
cgen_bitset_compare	opcodes/cgen-bitset.c	/^cgen_bitset_compare (CGEN_BITSET * mask1, CGEN_BITSET * mask2)$/;"	f
cgen_bitset_contains	opcodes/cgen-bitset.c	/^cgen_bitset_contains (CGEN_BITSET * mask, unsigned bit_num)$/;"	f
cgen_bitset_copy	opcodes/cgen-bitset.c	/^cgen_bitset_copy (CGEN_BITSET * mask)$/;"	f
cgen_bitset_create	opcodes/cgen-bitset.c	/^cgen_bitset_create (unsigned bit_count)$/;"	f
cgen_bitset_init	opcodes/cgen-bitset.c	/^cgen_bitset_init (CGEN_BITSET * mask, unsigned bit_count)$/;"	f
cgen_bitset_intersect_p	opcodes/cgen-bitset.c	/^cgen_bitset_intersect_p (CGEN_BITSET * mask1, CGEN_BITSET * mask2)$/;"	f
cgen_bitset_set	opcodes/cgen-bitset.c	/^cgen_bitset_set (CGEN_BITSET * mask, unsigned bit_num)$/;"	f
cgen_bitset_union	opcodes/cgen-bitset.c	/^cgen_bitset_union (CGEN_BITSET * mask1, CGEN_BITSET * mask2,$/;"	f
cgen_clear_signed_overflow_ok	opcodes/cgen-opc.c	/^cgen_clear_signed_overflow_ok (CGEN_CPU_DESC cd)$/;"	f
cgen_cpu	sim/cris/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/frv/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/iq2000/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/lm32/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/m32r/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/or1k/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu	sim/sh64/sim-main.h	/^  CGEN_CPU cgen_cpu;$/;"	m	struct:_sim_cpu
cgen_cpu_close	sim/common/sim-close.c	39;"	d	file:
cgen_cpu_desc	include/opcode/cgen.h	/^typedef struct cgen_cpu_desc$/;"	s
cgen_cpu_max_extra_bytes	sim/common/cgen-utils.c	/^cgen_cpu_max_extra_bytes (void)$/;"	f
cgen_cpu_open_arg	include/opcode/cgen.h	/^enum cgen_cpu_open_arg {$/;"	g
cgen_df_snan_p	sim/common/cgen-fpu.c	/^cgen_df_snan_p (CGEN_FPU* fpu, DF x)$/;"	f
cgen_dis_lookup_insn	opcodes/cgen-dis.c	/^cgen_dis_lookup_insn (CGEN_CPU_DESC cd, const char * buf, CGEN_INSN_INT value)$/;"	f
cgen_endian	include/opcode/cgen.h	/^enum cgen_endian$/;"	g
cgen_extract_fn	include/opcode/cgen.h	/^typedef int (cgen_extract_fn) ();$/;"	t
cgen_extract_fn	include/opcode/cgen.h	/^typedef int (cgen_extract_fn)$/;"	t
cgen_fields	opcodes/epiphany-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/fr30-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/frv-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/ip2k-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/iq2000-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/lm32-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/m32c-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/m32r-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/mep-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/mt-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/or1k-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/xc16x-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	opcodes/xstormy16-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	sim/cris/cris-opc.h	/^struct cgen_fields$/;"	s
cgen_fields	sim/sh64/sh-opc.h	/^struct cgen_fields$/;"	s
cgen_fp_ops	sim/common/cgen-fpu.h	/^struct cgen_fp_ops {$/;"	s
cgen_fpu_ignore_errors	sim/common/cgen-fpu.c	/^cgen_fpu_ignore_errors (CGEN_FPU* fpu, int status)$/;"	f
cgen_get_insn_operands	opcodes/cgen-opc.c	/^cgen_get_insn_operands (CGEN_CPU_DESC cd,$/;"	f
cgen_get_insn_value	opcodes/cgen-opc.c	/^cgen_get_insn_value (CGEN_CPU_DESC cd, unsigned char *buf, int length)$/;"	f
cgen_hw_attr	opcodes/epiphany-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/fr30-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/frv-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/ip2k-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/iq2000-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/lm32-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/m32c-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/m32r-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/mep-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/mt-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/or1k-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/xc16x-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	opcodes/xstormy16-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	sim/cris/cris-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_attr	sim/sh64/sh-desc.h	/^typedef enum cgen_hw_attr {$/;"	g
cgen_hw_lookup_by_name	opcodes/cgen-opc.c	/^cgen_hw_lookup_by_name (CGEN_CPU_DESC cd, const char *name)$/;"	f
cgen_hw_lookup_by_num	opcodes/cgen-opc.c	/^cgen_hw_lookup_by_num (CGEN_CPU_DESC cd, unsigned int hwnum)$/;"	f
cgen_hw_type	include/opcode/cgen.h	/^enum cgen_hw_type { CGEN_HW_MAX };$/;"	g
cgen_hw_type	opcodes/epiphany-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/fr30-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/frv-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/ip2k-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/iq2000-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/lm32-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/m32c-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/m32r-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/mep-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/mt-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/or1k-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/xc16x-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	opcodes/xstormy16-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	sim/cris/cris-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_hw_type	sim/sh64/sh-desc.h	/^typedef enum cgen_hw_type {$/;"	g
cgen_ifld	include/opcode/cgen.h	/^typedef struct cgen_ifld {$/;"	s
cgen_ifld_attr	opcodes/epiphany-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/fr30-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/frv-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/ip2k-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/iq2000-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/lm32-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/m32c-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/m32r-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/mep-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/mt-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/or1k-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/xc16x-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	opcodes/xstormy16-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	sim/cris/cris-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_ifld_attr	sim/sh64/sh-desc.h	/^typedef enum cgen_ifld_attr {$/;"	g
cgen_init	sim/common/cgen-utils.c	/^cgen_init (SIM_DESC sd)$/;"	f
cgen_init_accurate_fpu	sim/common/cgen-accfp.c	/^cgen_init_accurate_fpu (SIM_CPU* cpu, CGEN_FPU* fpu, CGEN_FPU_ERROR_FN* error)$/;"	f
cgen_init_parse_operand	opcodes/cgen-asm.c	/^cgen_init_parse_operand (CGEN_CPU_DESC cd)$/;"	f
cgen_insert_fn	include/opcode/cgen.h	/^typedef const char * (cgen_insert_fn) ();$/;"	t
cgen_insert_fn	include/opcode/cgen.h	/^typedef const char * (cgen_insert_fn)$/;"	t
cgen_insn	include/opcode/cgen.h	/^struct cgen_insn$/;"	s
cgen_insn_attr	include/opcode/cgen.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/epiphany-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/fr30-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/frv-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/ip2k-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/iq2000-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/lm32-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/m32c-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/m32r-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/mep-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/mt-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/or1k-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/xc16x-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	opcodes/xstormy16-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	sim/cris/cris-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_attr	sim/sh64/sh-desc.h	/^typedef enum cgen_insn_attr {$/;"	g
cgen_insn_count	opcodes/cgen-opc.c	/^cgen_insn_count (CGEN_CPU_DESC cd)$/;"	f
cgen_insn_list	include/opcode/cgen.h	/^typedef struct cgen_insn_list$/;"	s
cgen_insn_name	sim/common/cgen-utils.c	/^cgen_insn_name (SIM_CPU *cpu, int i)$/;"	f
cgen_insn_type	opcodes/epiphany-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/fr30-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/frv-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/ip2k-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/iq2000-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/lm32-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/m32c-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/m32r-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/mep-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/mt-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/or1k-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/xc16x-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	opcodes/xstormy16-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	sim/cris/cris-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_insn_type	sim/sh64/sh-opc.h	/^typedef enum cgen_insn_type {$/;"	g
cgen_keyword	include/opcode/cgen.h	/^typedef struct cgen_keyword$/;"	s
cgen_keyword_add	opcodes/cgen-opc.c	/^cgen_keyword_add (CGEN_KEYWORD *kt, CGEN_KEYWORD_ENTRY *ke)$/;"	f
cgen_keyword_entry	include/opcode/cgen.h	/^typedef struct cgen_keyword_entry$/;"	s
cgen_keyword_lookup_name	opcodes/cgen-opc.c	/^cgen_keyword_lookup_name (CGEN_KEYWORD *kt, const char *name)$/;"	f
cgen_keyword_lookup_value	opcodes/cgen-opc.c	/^cgen_keyword_lookup_value (CGEN_KEYWORD *kt, int value)$/;"	f
cgen_keyword_search_init	opcodes/cgen-opc.c	/^cgen_keyword_search_init (CGEN_KEYWORD *kt, const char *spec)$/;"	f
cgen_keyword_search_next	opcodes/cgen-opc.c	/^cgen_keyword_search_next (CGEN_KEYWORD_SEARCH *search)$/;"	f
cgen_lookup_get_insn_operands	opcodes/cgen-opc.c	/^cgen_lookup_get_insn_operands (CGEN_CPU_DESC cd,$/;"	f
cgen_lookup_insn	opcodes/cgen-opc.c	/^cgen_lookup_insn (CGEN_CPU_DESC cd,$/;"	f
cgen_macro_insn_count	opcodes/cgen-opc.c	/^cgen_macro_insn_count (CGEN_CPU_DESC cd)$/;"	f
cgen_maybe_multi_ifield	include/opcode/cgen.h	/^typedef struct cgen_maybe_multi_ifield$/;"	s
cgen_minsn_expansion	include/opcode/cgen.h	/^typedef struct cgen_minsn_expansion {$/;"	s
cgen_mode	include/opcode/cgen.h	/^enum cgen_mode {$/;"	g
cgen_opcode_handler	include/opcode/cgen.h	/^struct cgen_opcode_handler$/;"	s
cgen_operand_attr	opcodes/epiphany-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/fr30-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/frv-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/ip2k-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/iq2000-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/lm32-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/m32c-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/m32r-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/mep-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/mt-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/or1k-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/xc16x-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	opcodes/xstormy16-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	sim/cris/cris-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_attr	sim/sh64/sh-desc.h	/^typedef enum cgen_operand_attr {$/;"	g
cgen_operand_lookup_by_name	opcodes/cgen-opc.c	/^cgen_operand_lookup_by_name (CGEN_CPU_DESC cd, const char *name)$/;"	f
cgen_operand_lookup_by_num	opcodes/cgen-opc.c	/^cgen_operand_lookup_by_num (CGEN_CPU_DESC cd, int opnum)$/;"	f
cgen_operand_type	include/opcode/cgen.h	/^enum cgen_operand_type { CGEN_OPERAND_MAX };$/;"	g
cgen_operand_type	opcodes/epiphany-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/fr30-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/frv-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/ip2k-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/iq2000-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/lm32-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/m32c-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/m32r-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/mep-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/mt-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/or1k-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/xc16x-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	opcodes/xstormy16-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	sim/cris/cris-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_operand_type	sim/sh64/sh-desc.h	/^typedef enum cgen_operand_type {$/;"	g
cgen_opinst_type	include/opcode/cgen.h	/^enum cgen_opinst_type {$/;"	g
cgen_parse_address	opcodes/cgen-asm.c	/^cgen_parse_address (CGEN_CPU_DESC cd,$/;"	f
cgen_parse_fn	include/opcode/cgen.h	/^typedef const char * (cgen_parse_fn)$/;"	t
cgen_parse_keyword	opcodes/cgen-asm.c	/^cgen_parse_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
cgen_parse_operand_fn	include/opcode/cgen.h	/^typedef const char * (cgen_parse_operand_fn) ();$/;"	t
cgen_parse_operand_fn	include/opcode/cgen.h	/^typedef const char * (cgen_parse_operand_fn)$/;"	t
cgen_parse_operand_result	include/opcode/cgen.h	/^enum cgen_parse_operand_result$/;"	g
cgen_parse_operand_type	include/opcode/cgen.h	/^enum cgen_parse_operand_type$/;"	g
cgen_parse_signed_integer	opcodes/cgen-asm.c	/^cgen_parse_signed_integer (CGEN_CPU_DESC cd,$/;"	f
cgen_parse_unsigned_integer	opcodes/cgen-asm.c	/^cgen_parse_unsigned_integer (CGEN_CPU_DESC cd,$/;"	f
cgen_print_fn	include/opcode/cgen.h	/^typedef void (cgen_print_fn) ();$/;"	t
cgen_print_fn	include/opcode/cgen.h	/^typedef void (cgen_print_fn)$/;"	t
cgen_put_insn_value	opcodes/cgen-opc.c	/^cgen_put_insn_value (CGEN_CPU_DESC cd,$/;"	f
cgen_rtx_error	sim/common/cgen-utils.c	/^cgen_rtx_error (SIM_CPU *cpu, const char * msg)$/;"	f
cgen_set_parse_operand_fn	opcodes/cgen-asm.c	/^cgen_set_parse_operand_fn (CGEN_CPU_DESC cd, cgen_parse_operand_fn fn)$/;"	f
cgen_set_signed_overflow_ok	opcodes/cgen-opc.c	/^cgen_set_signed_overflow_ok (CGEN_CPU_DESC cd)$/;"	f
cgen_sf_snan_p	sim/common/cgen-fpu.c	/^cgen_sf_snan_p (CGEN_FPU* fpu, SF x)$/;"	f
cgen_signed_overflow_ok_p	opcodes/cgen-opc.c	/^cgen_signed_overflow_ok_p (CGEN_CPU_DESC cd)$/;"	f
cgen_state	sim/common/cgen-defs.h	/^typedef struct cgen_state {$/;"	s
cgen_state	sim/cris/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/frv/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/iq2000/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/lm32/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/m32r/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/or1k/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_state	sim/sh64/sim-main.h	/^  CGEN_STATE cgen_state;$/;"	m	struct:sim_state
cgen_trace_extract	sim/common/cgen-trace.c	/^cgen_trace_extract (SIM_CPU *cpu, IADDR pc, char *name, ...)$/;"	f
cgen_trace_insn	sim/common/cgen-trace.c	/^cgen_trace_insn (SIM_CPU *cpu, const struct cgen_insn *opcode,$/;"	f
cgen_trace_insn_fini	sim/common/cgen-trace.c	/^cgen_trace_insn_fini (SIM_CPU *cpu, const struct argbuf *abuf, int last_p)$/;"	f
cgen_trace_insn_init	sim/common/cgen-trace.c	/^cgen_trace_insn_init (SIM_CPU *cpu, int first_p)$/;"	f
cgen_trace_printf	sim/common/cgen-trace.c	/^cgen_trace_printf (SIM_CPU *cpu, char *fmt, ...)$/;"	f
cgen_trace_result	sim/common/cgen-trace.c	/^cgen_trace_result (SIM_CPU *cpu, char *name, int type, ...)$/;"	f
cgen_validate_signed_integer	opcodes/cgen-asm.c	/^cgen_validate_signed_integer (long value, long min, long max)$/;"	f
cgen_validate_unsigned_integer	opcodes/cgen-asm.c	/^cgen_validate_unsigned_integer (unsigned long value,$/;"	f
cgen_virtual_insn_table	sim/common/cgen-utils.c	/^const CGEN_INSN cgen_virtual_insn_table[] =$/;"	v
cgen_write_queue_element_execute	sim/common/cgen-par.c	/^cgen_write_queue_element_execute (SIM_CPU *cpu, CGEN_WRITE_QUEUE_ELEMENT *item)$/;"	f
cgen_write_queue_kind	sim/common/cgen-par.h	/^enum cgen_write_queue_kind {$/;"	g
cgen_write_queue_overflow	sim/common/cgen-par.c	/^cgen_write_queue_overflow (CGEN_WRITE_QUEUE *q)$/;"	f
cget	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
cgetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
ch	gdb/testsuite/gdb.base/varargs.c	/^char ch;$/;"	v
ch1	gdb/testsuite/gdb.base/call-ar-st.c	/^       char     ch1;$/;"	m	struct:bit_flags_combo_t	file:
ch1	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch1;$/;"	m	struct:five_char_t	file:
ch1	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch1;$/;"	m	struct:int_char_combo_t	file:
ch1	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch1;$/;"	m	struct:three_char_t	file:
ch1	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch1;$/;"	m	struct:two_char_t	file:
ch1	gdb/testsuite/gdb.base/call-rt-st.c	/^       char     ch1;$/;"	m	struct:bit_flags_combo_t	file:
ch1	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch1;$/;"	m	struct:five_char_t	file:
ch1	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch1;$/;"	m	struct:int_char_combo_t	file:
ch1	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch1;$/;"	m	struct:three_char_t	file:
ch2	gdb/testsuite/gdb.base/call-ar-st.c	/^       char     ch2;$/;"	m	struct:bit_flags_combo_t	file:
ch2	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch2;$/;"	m	struct:five_char_t	file:
ch2	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch2;$/;"	m	struct:three_char_t	file:
ch2	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch2;$/;"	m	struct:two_char_t	file:
ch2	gdb/testsuite/gdb.base/call-rt-st.c	/^       char     ch2;$/;"	m	struct:bit_flags_combo_t	file:
ch2	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch2;$/;"	m	struct:five_char_t	file:
ch2	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch2;$/;"	m	struct:three_char_t	file:
ch3	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch3;$/;"	m	struct:five_char_t	file:
ch3	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch3;$/;"	m	struct:three_char_t	file:
ch3	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch3;$/;"	m	struct:five_char_t	file:
ch3	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch3;$/;"	m	struct:three_char_t	file:
ch4	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch4;$/;"	m	struct:five_char_t	file:
ch4	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch4;$/;"	m	struct:five_char_t	file:
ch5	gdb/testsuite/gdb.base/call-ar-st.c	/^       char ch5;$/;"	m	struct:five_char_t	file:
ch5	gdb/testsuite/gdb.base/call-rt-st.c	/^       char ch5;$/;"	m	struct:five_char_t	file:
chValue	gdb/testsuite/gdb.fortran/printing-types.f90	/^  character  :: chValue$/;"	v	program:prog
ch_addralign	include/elf/external.h	/^  unsigned char	ch_addralign[4];	\/* Alignment of uncompressed data  *\/$/;"	m	struct:__anon1445
ch_addralign	include/elf/external.h	/^  unsigned char	ch_addralign[8];	\/* Alignment of uncompressed data  *\/$/;"	m	struct:__anon1446
ch_addralign	include/elf/internal.h	/^  bfd_vma	ch_addralign;		\/* Alignment of uncompressed data *\/$/;"	m	struct:elf_internal_chdr
ch_reg	opcodes/i386-dis.c	/^  ch_reg,$/;"	e	enum:__anon42	file:
ch_reserved	include/elf/external.h	/^  unsigned char	ch_reserved[4];		\/* Padding *\/$/;"	m	struct:__anon1446
ch_size	include/elf/external.h	/^  unsigned char	ch_size[4];		\/* Size of uncompressed data in bytes *\/$/;"	m	struct:__anon1445
ch_size	include/elf/external.h	/^  unsigned char	ch_size[8];		\/* Size of uncompressed data in bytes *\/$/;"	m	struct:__anon1446
ch_size	include/elf/internal.h	/^  bfd_size_type	ch_size;		\/* Size of uncompressed data in bytes *\/$/;"	m	struct:elf_internal_chdr
ch_type	include/elf/external.h	/^  unsigned char	ch_type[4];		\/* Type of compression *\/$/;"	m	struct:__anon1445
ch_type	include/elf/external.h	/^  unsigned char	ch_type[4];		\/* Type of compression *\/$/;"	m	struct:__anon1446
ch_type	include/elf/internal.h	/^  unsigned int	ch_type;		\/* Type of compression *\/$/;"	m	struct:elf_internal_chdr
chain	bfd/merge.c	/^  struct sec_merge_sec_info *chain;$/;"	m	struct:sec_merge_info	typeref:struct:sec_merge_info::sec_merge_sec_info	file:
chain	gdb/dwarf2-frame-tailcall.c	/^  struct call_site_chain *chain;$/;"	m	struct:tailcall_cache	typeref:struct:tailcall_cache::call_site_chain	file:
chain	gdb/gdbtypes.h	/^  struct type *chain;$/;"	m	struct:type	typeref:struct:type::type
chain	gdb/symtab.h	/^    struct symbol *chain;$/;"	m	union:general_symbol_info::__anon1835	typeref:struct:general_symbol_info::__anon1835::symbol
chain	sim/cris/cpuv10.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon774
chain	sim/cris/cpuv32.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon732
chain	sim/frv/cpu.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon224
chain	sim/iq2000/cpu.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon607
chain	sim/lm32/cpu.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon555
chain	sim/m32r/cpu.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon379
chain	sim/m32r/cpu2.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon280
chain	sim/m32r/cpux.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon410
chain	sim/or1k/cpu.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon101
chain	sim/sh64/defs-compact.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon899
chain	sim/sh64/defs-media.h	/^  } chain;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon880
chain_candidate	gdb/dwarf2loc.c	/^chain_candidate (struct gdbarch *gdbarch,$/;"	f	file:
chain_length	zlib/contrib/masmx86/match686.asm	/^    chain_length    equ     dword ptr [esp+NbStack-28]$/;"	d
chain_lengths	sim/common/cgen-scache.h	/^  unsigned long *chain_lengths;$/;"	m	struct:cpu_scache
chain_levels	gdb/dwarf2-frame-tailcall.c	/^  int chain_levels;$/;"	m	struct:tailcall_cache	file:
chained_gdb_smob	gdb/guile/guile-internal.h	/^} chained_gdb_smob;$/;"	t	typeref:struct:_chained_gdb_smob
chainlenwmask	zlib/contrib/amd64/amd64-match.S	/^#define	chainlenwmask	edx \/* high word: current chain len low word: s->wmask *\/$/;"	d
chainlenwmask	zlib/contrib/asm686/match.S	/^#define	chainlenwmask		0	\/* high word: current chain len	*\/$/;"	d
chainlenwmask	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define chainlenwmask     (rsp + 8 - LocalVarsSize)$/;"	d
chainlenwmask	zlib/contrib/masmx64/gvmat64.asm	/^ chainlenwmask   equ  rsp + 8 - LocalVarsSize    ; high word: current chain len$/;"	d
chainlenwmask	zlib/contrib/masmx86/match686.asm	/^chainlenwmask   equ  esp + 0    ; high word: current chain len$/;"	d
change_file_date	zlib/contrib/minizip/miniunz.c	/^void change_file_date(filename,dosdate,tmu_date)$/;"	f
change_line_handler	gdb/event-top.c	/^change_line_handler (int editing)$/;"	f
change_prompt	readline/examples/excallback.c	/^change_prompt(void)$/;"	f
change_vrs	gdb/testsuite/gdb.arch/s390-vregs.S	/^change_vrs:$/;"	l
changed	gdb/varobj.h	/^  bool changed = false;$/;"	m	struct:varobj_update_result
changed	sim/ppc/vm.c	/^  int changed;$/;"	m	struct:_om_page_tlb_entry	file:
changed_contents	bfd/elf64-alpha.c	/^  bfd_boolean changed_contents;$/;"	m	struct:alpha_relax_info	file:
changed_relocs	bfd/elf64-alpha.c	/^  bfd_boolean changed_relocs;$/;"	m	struct:alpha_relax_info	file:
char16_t	gdb/testsuite/gdb.base/charset.c	/^typedef unsigned short char16_t;$/;"	t	file:
char32_t	gdb/testsuite/gdb.base/charset.c	/^typedef unsigned int char32_t;$/;"	t	file:
char_addr	gdb/testsuite/gdb.base/whatis.c	/^typedef char *char_addr;$/;"	t	file:
char_array_val1	gdb/testsuite/gdb.base/callfuncs.c	/^char char_array_val1[] = "carray 1";$/;"	v
char_array_val2	gdb/testsuite/gdb.base/callfuncs.c	/^char char_array_val2[] = "carray 2";$/;"	v
char_at	gdb/ada-valprint.c	/^char_at (const gdb_byte *string, int i, int type_len,$/;"	f	file:
char_func	gdb/testsuite/gdb.base/return2.c	/^char char_func ()$/;"	f
char_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^char char_func ()$/;"	f
char_lower	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^char_lower (char *str, int length)$/;"	f
char_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char ****char_ptr;$/;"	m	struct:_struct_n_pointer	file:
char_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char *char_ptr;$/;"	m	struct:_simple_struct	file:
char_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char *char_ptr;$/;"	m	struct:_struct_decl	file:
char_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char *char_ptr;$/;"	m	union:named_union	file:
char_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  char ****char_ptr;$/;"	m	struct:_struct_n_pointer	file:
char_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  char *char_ptr;$/;"	m	struct:_simple_struct	file:
char_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  char *char_ptr;$/;"	m	struct:_struct_decl	file:
char_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  char *char_ptr;$/;"	m	union:named_union	file:
char_returnval	gdb/testsuite/gdb.base/return2.c	/^char      char_returnval      = '1';$/;"	v
char_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^char      char_returnval      = '1';$/;"	v
char_signed	gdb/gdbarch.c	/^  int char_signed;$/;"	m	struct:gdbarch	file:
char_str	libiberty/cplus-dem.c	/^static char char_str[2] = { '\\000', '\\000' };$/;"	v	file:
char_testval	gdb/testsuite/gdb.base/return2.c	/^  char      char_testval;$/;"	m	union:__anon2003	file:
char_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  char      char_testval;$/;"	m	union:__anon1935	file:
char_type	readline/examples/readlinebuf.h	/^	typedef char char_type;$/;"	t	class:readlinebuf
char_upper	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^char_upper (char *str, int length)$/;"	f
char_val1	gdb/testsuite/gdb.base/callfuncs.c	/^char char_val1 = 'a';$/;"	v
char_val2	gdb/testsuite/gdb.base/callfuncs.c	/^char char_val2 = 'b';$/;"	v
character	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char  character;$/;"	m	struct:_struct_decl	file:
character	gdb/testsuite/gdb.mi/mi-var-child.c	/^  char character;$/;"	m	struct:_simple_struct	file:
character	gdb/testsuite/gdb.mi/var-cmd.c	/^  char  character;$/;"	m	struct:_struct_decl	file:
character	gdb/testsuite/gdb.mi/var-cmd.c	/^  char character;$/;"	m	struct:_simple_struct	file:
character	include/demangle.h	/^      int character;$/;"	m	struct:demangle_component::__anon1603::__anon1613
characteristics	bfd/peXXigen.c	/^  unsigned int characteristics;$/;"	m	struct:rsrc_directory	file:
charactervla	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  character, allocatable  :: charactervla(/;"	v	program:vla_primitives
charest	gdb/testsuite/gdb.base/store.c	/^typedef signed char charest;$/;"	t	file:
charf	zlib/zconf.h	/^typedef char  FAR charf;$/;"	t
charf	zlib/zconf.h	144;"	d
charfield	gdb/testsuite/gdb.compile/compile.c	/^  char charfield;$/;"	m	struct:struct_type	file:
charfoo	gdb/testsuite/gdb.base/ptype1.c	/^foo charfoo (afoo)$/;"	f
charmap	libiberty/strcasecmp.c	/^static const unsigned char charmap[] = {$/;"	v	file:
charmap	libiberty/strncasecmp.c	/^static const unsigned char charmap[] = {$/;"	v	file:
chars	gdb/valprint.c	/^  gdb_wchar_t chars[WCHAR_BUFLEN_MAX];$/;"	m	struct:converted_character	file:
chars_per_line	gdb/utils.c	/^static unsigned int chars_per_line;$/;"	v	file:
chars_printed	gdb/utils.c	/^static unsigned int lines_printed, chars_printed;$/;"	v	file:
charset	gdb/guile/scm-string.c	/^  const char *charset;$/;"	m	struct:scm_from_stringn_data	file:
charset	gdb/guile/scm-string.c	/^  const char *charset;$/;"	m	struct:scm_to_stringn_data	file:
charset	libiberty/regex.c	/^  charset,$/;"	e	enum:__anon1180	file:
charset_aliases	gdb/gnulib/import/localcharset.c	/^static const char * volatile charset_aliases;$/;"	v	file:
charset_aliases	intl/localcharset.c	/^static const char * volatile charset_aliases;$/;"	v	file:
charset_enum	gdb/charset.c	/^static const char **charset_enum;$/;"	v	file:
charset_for_string_type	gdb/c-lang.c	/^charset_for_string_type (c_string_type str_type, struct gdbarch *gdbarch)$/;"	f	file:
charset_not	libiberty/regex.c	/^  charset_not,$/;"	e	enum:__anon1180	file:
charset_vector	gdb/charset.c	/^struct charset_vector$/;"	s	file:
charsets	gdb/charset.c	/^  std::vector<char *> charsets;$/;"	m	class:charset_vector::std	file:
charsets	gdb/charset.c	/^static charset_vector charsets;$/;"	v	file:
chartest	gdb/testsuite/gdb.base/structs.c	/^static struct { char c; } chartest[256];$/;"	v	typeref:struct:__anon1956	file:
chdir_long	gdb/gnulib/import/chdir-long.c	/^chdir_long (char *dir)$/;"	f
chdir_long	gdb/gnulib/import/chdir-long.h	27;"	d
check	gdb/testsuite/gdb.pascal/case-insensitive-symbols.pas	/^  function check(b : TA) : boolean;$/;"	f
check	gdb/windows-nat.c	/^check (BOOL ok, const char *file, int line)$/;"	f	file:
check	readline/doc/texi2html	/^sub check {$/;"	s
check	sim/testsuite/sim/sh/macl.s	/^check:$/;"	l
check	sim/testsuite/sim/sh/macw.s	/^check:$/;"	l
check	zlib/examples/gun.c	/^    int check;                  \/* true if checking crc and total *\/$/;"	m	struct:outd	file:
check	zlib/inflate.h	/^    unsigned long check;        \/* protected copy of check value *\/$/;"	m	struct:inflate_state
check_args	gdb/python/lib/gdb/command/explore.py	/^    def check_args(name, arg_str):$/;"	m	class:ExploreUtils
check_assign	gdb/cris-tdep.c	/^check_assign (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
check_async_event_handlers	gdb/event-loop.c	/^check_async_event_handlers (void)$/;"	f	file:
check_binary_download	gdb/remote.c	/^remote_target::check_binary_download (CORE_ADDR addr)$/;"	f	class:remote_target
check_bits	sim/testsuite/common/bits-tst.c	/^check_bits (int call,$/;"	f
check_bpt	sim/erc32/func.c	/^check_bpt(sregs)$/;"	f
check_br16	bfd/elfxx-mips.c	/^check_br16 (bfd *abfd, bfd_byte *ptr, unsigned long reg)$/;"	f	file:
check_br16_dslot	bfd/elfxx-mips.c	/^check_br16_dslot (bfd *abfd, bfd_byte *ptr)$/;"	f	file:
check_br32	bfd/elfxx-mips.c	/^check_br32 (bfd *abfd, bfd_byte *ptr, unsigned long reg)$/;"	f	file:
check_br32_dslot	bfd/elfxx-mips.c	/^check_br32_dslot (bfd *abfd, bfd_byte *ptr)$/;"	f	file:
check_branch_target_aligned	bfd/elf32-xtensa.c	/^check_branch_target_aligned (bfd_byte *contents,$/;"	f	file:
check_branch_target_aligned_address	bfd/elf32-xtensa.c	/^check_branch_target_aligned_address (bfd_vma addr, int len)$/;"	f	file:
check_breakpoints	gdb/gdbserver/mem-break.c	/^check_breakpoints (CORE_ADDR stop_pc)$/;"	f
check_build_id_file	bfd/opncls.c	/^check_build_id_file (const char *name, void *buildid_p)$/;"	f	file:
check_cleanups	gdb/contrib/cleanup_check.py	/^    def check_cleanups(self):$/;"	m	class:CleanupChecker
check_condition	gdb/ppc-linux-nat.c	/^check_condition (CORE_ADDR watch_addr, struct expression *cond,$/;"	f	file:
check_configured_mach	opcodes/mep-opc.c	/^check_configured_mach (int machs)$/;"	f	file:
check_cp13_access	sim/arm/armcopro.c	/^check_cp13_access (ARMul_State * state,$/;"	f	file:
check_cp14_access	sim/arm/armcopro.c	/^check_cp14_access (ARMul_State * state,$/;"	f	file:
check_cp15_access	sim/arm/armcopro.c	/^check_cp15_access (ARMul_State * state,$/;"	f	file:
check_curr_ui_sync_execution_done	gdb/infrun.c	/^check_curr_ui_sync_execution_done (void)$/;"	f	file:
check_cv_qualifiers	gdb/cp-support.c	/^check_cv_qualifiers (struct demangle_component *ret_comp)$/;"	f	file:
check_cvt_ff	sim/v850/simops.h	102;"	d
check_cvt_fi	sim/v850/simops.h	96;"	d
check_cvt_if	sim/v850/simops.h	99;"	d
check_data_read_address	sim/frv/memory.c	/^check_data_read_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
check_desc	sim/m32c/gdb-if.c	/^check_desc (SIM_DESC sd)$/;"	f	file:
check_desc	sim/rl78/gdb-if.c	/^check_desc (SIM_DESC sd)$/;"	f	file:
check_desc	sim/rx/gdb-if.c	/^check_desc (SIM_DESC sd)$/;"	f	file:
check_directives	bfd/elf-bfd.h	/^  bfd_boolean (*check_directives)$/;"	m	struct:elf_backend_data
check_dwarf64_offsets	gdb/dwarf-index-write.c	/^check_dwarf64_offsets (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
check_dynamic_reloc	bfd/libaout.h	/^  bfd_boolean (*check_dynamic_reloc)$/;"	m	struct:aout_backend_data
check_dynsym	bfd/elflink.c	/^check_dynsym (bfd *abfd, Elf_Internal_Sym *sym)$/;"	f	file:
check_empty	gdb/gnu-nat.c	/^check_empty (const char *args, char *cmd_prefix)$/;"	f	file:
check_exception_resume	gdb/infrun.c	/^check_exception_resume (struct execution_control_state *ecs,$/;"	f	file:
check_exceptions	sim/rx/fpu.c	/^check_exceptions (FP_Parts *a, FP_Parts *b, fp_t *c,$/;"	f
check_exist_file	zlib/contrib/minizip/minizip.c	/^int check_exist_file(filename)$/;"	f
check_extract	sim/testsuite/common/bits-tst.c	/^check_extract (int nr_bits,$/;"	f
check_fast_tracepoint_sals	gdb/breakpoint.c	/^check_fast_tracepoint_sals (struct gdbarch *gdbarch,$/;"	f	file:
check_field	gdb/symtab.c	/^check_field (struct type *type, const char *name,$/;"	f	file:
check_for_argument	gdb/cli/cli-utils.c	/^check_for_argument (const char **str, const char *arg, int arg_len)$/;"	f
check_for_argument	gdb/cli/cli-utils.h	/^check_for_argument (char **str, const char *arg, int arg_len)$/;"	f
check_for_compound_interrupt	sim/frv/interrupts.c	/^check_for_compound_interrupt ($/;"	f	file:
check_for_duplicate_sim_descriptor	gdb/remote-sim.c	/^check_for_duplicate_sim_descriptor (struct inferior *inf, void *arg)$/;"	f	file:
check_for_redefinition	gdb/macrotab.c	/^check_for_redefinition (struct macro_source_file *source, int line,$/;"	f	file:
check_for_relocs	bfd/elf32-gen.c	/^check_for_relocs (bfd * abfd, asection * o, void * failed)$/;"	f	file:
check_for_relocs	bfd/elf64-gen.c	/^check_for_relocs (bfd * abfd, asection * o, void * failed)$/;"	f	file:
check_for_saved	gdb/m32c-tdep.c	/^check_for_saved (void *prologue_untyped, pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	file:
check_for_saved	gdb/mep-tdep.c	/^check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	file:
check_for_saved	gdb/mn10300-tdep.c	/^check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	file:
check_for_saved	gdb/msp430-tdep.c	/^check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	file:
check_for_saved	gdb/rl78-tdep.c	/^check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size,$/;"	f	file:
check_for_saved	gdb/rx-tdep.c	/^check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	file:
check_for_thread_db	gdb/linux-thread-db.c	/^check_for_thread_db (void)$/;"	f
check_for_thread_db	gdb/sol-thread.c	/^check_for_thread_db (void)$/;"	f	file:
check_format	gdb/gdbcore.h	/^    int (*check_format) (bfd *);$/;"	m	struct:core_fns
check_fr_register_alignment	sim/frv/frv.c	/^check_fr_register_alignment (SIM_CPU *current_cpu, UINT reg, int align_mask)$/;"	f	file:
check_frame_language_change	gdb/top.c	/^check_frame_language_change (void)$/;"	f
check_func_type	bfd/opncls.c	/^typedef bfd_boolean (* check_func_type) (const char *, void *);$/;"	t	file:
check_function_ranges	bfd/elf32-spu.c	/^check_function_ranges (asection *sec, struct bfd_link_info *info)$/;"	f	file:
check_gdb_bp_preconditions	gdb/gdbserver/mem-break.c	/^check_gdb_bp_preconditions (char z_type, int *err)$/;"	f	file:
check_insn_major_constraints	opcodes/frv-opc.c	/^check_insn_major_constraints (FRV_VLIW *vliw,$/;"	f	file:
check_insn_read_address	sim/frv/memory.c	/^check_insn_read_address (SIM_CPU *current_cpu, PCADDR address, int align_mask)$/;"	f	file:
check_interrupts	sim/erc32/exec.c	/^check_interrupts(sregs)$/;"	f
check_invalid_snan	sim/v850/simops.c	/^check_invalid_snan (SIM_DESC sd, sim_fpu_status status, unsigned int double_op_p)$/;"	f
check_line	libiberty/testsuite/test-pexecute.c	/^check_line (int line, FILE *e, const char *str)$/;"	f	file:
check_line_address	gdb/dwarf2read.c	/^lnp_state_machine::check_line_address (struct dwarf2_cu *cu,$/;"	f	class:lnp_state_machine
check_load_stall	sim/m32r/m32r.c	/^check_load_stall (SIM_CPU *cpu, int regno)$/;"	f	file:
check_load_stall	sim/m32r/m32r2.c	/^check_load_stall (SIM_CPU *cpu, int regno)$/;"	f	file:
check_load_stall	sim/m32r/m32rx.c	/^check_load_stall (SIM_CPU *cpu, int regno)$/;"	f	file:
check_longjmp_breakpoint_for_call_dummy	gdb/breakpoint.c	/^check_longjmp_breakpoint_for_call_dummy (struct thread_info *tp)$/;"	f
check_loop_aligned	bfd/elf32-xtensa.c	/^check_loop_aligned (bfd_byte *contents,$/;"	f	file:
check_masked_interrupts	sim/ppc/interrupts.c	/^check_masked_interrupts(cpu *processor)$/;"	f
check_masks	gdb/event-loop.c	/^    fd_set check_masks[3];$/;"	m	struct:__anon1743	file:
check_masks	gdb/gdbserver/event-loop.c	/^    fd_set check_masks[3];$/;"	m	struct:__anon1857	file:
check_match	zlib/deflate.c	/^local void check_match(s, start, match, length)$/;"	f
check_match	zlib/deflate.c	1469;"	d	file:
check_mem_read	gdb/gdbserver/mem-break.c	/^check_mem_read (CORE_ADDR mem_addr, unsigned char *buf, int mem_len)$/;"	f
check_mem_write	gdb/gdbserver/mem-break.c	/^check_mem_write (CORE_ADDR mem_addr, unsigned char *buf,$/;"	f
check_memory_alignment	sim/frv/frv.c	/^check_memory_alignment (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
check_modifier	gdb/dwarf2read.c	/^check_modifier (const char *physname, size_t &len, const char (&mod)[N])$/;"	f	file:
check_no_tracepoint_commands	gdb/breakpoint.c	/^check_no_tracepoint_commands (struct command_line *commands)$/;"	f	file:
check_note	gdb/osabi.c	/^check_note (bfd *abfd, asection *sect, char *note, unsigned int *sectsize,$/;"	f	file:
check_opcodes	sim/d10v/gencode.c	/^check_opcodes( long op)$/;"	f	file:
check_pasted_section	bfd/elf64-ppc.c	/^check_pasted_section (struct bfd_link_info *info, const char *name)$/;"	f	file:
check_pending_events_prevent_wildcard_vcont	gdb/remote.c	/^remote_target::check_pending_events_prevent_wildcard_vcont$/;"	f	class:remote_target
check_physname	gdb/dwarf2read.c	/^static int check_physname = 0;$/;"	v	file:
check_pid_namespace_match	gdb/linux-thread-db.c	/^check_pid_namespace_match (void)$/;"	f	file:
check_pieced_synthetic_pointer	gdb/dwarf2loc.c	/^check_pieced_synthetic_pointer (const struct value *value, LONGEST bit_offset,$/;"	f	file:
check_pow2	sim/frv/options.c	/^check_pow2 (address_word value, char *argname, char *optname, SIM_DESC sd)$/;"	f	file:
check_producer	gdb/dwarf2read.c	/^check_producer (struct dwarf2_cu *cu)$/;"	f	file:
check_ptrace_stopped_lwp_gone	gdb/gdbserver/linux-low.c	/^check_ptrace_stopped_lwp_gone (struct lwp_info *lp)$/;"	f	file:
check_ptrace_stopped_lwp_gone	gdb/linux-nat.c	/^check_ptrace_stopped_lwp_gone (struct lwp_info *lp)$/;"	f	file:
check_quit_flag	gdb/extension-priv.h	/^  int (*check_quit_flag) (const struct extension_language_defn *);$/;"	m	struct:extension_language_ops
check_quit_flag	gdb/extension.c	/^check_quit_flag (void)$/;"	f
check_range	bfd/doc/chew.c	/^check_range ()$/;"	f	file:
check_raw_argument	gdb/compile/compile.c	/^check_raw_argument (const char **arg)$/;"	f	file:
check_readwrite_address	sim/frv/memory.c	/^check_readwrite_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
check_register_alignment	sim/frv/frv.c	/^check_register_alignment (SIM_CPU *current_cpu, UINT reg, int align_mask)$/;"	f	file:
check_regno	sim/aarch64/interp.c	/^check_regno (int regno)$/;"	f	file:
check_regno	sim/m32c/gdb-if.c	/^check_regno (enum m32c_sim_reg regno)$/;"	f	file:
check_regno	sim/rl78/gdb-if.c	/^check_regno (enum sim_rl78_regnum regno)$/;"	f	file:
check_regno	sim/rx/gdb-if.c	/^check_regno (enum sim_rx_regnum regno)$/;"	f	file:
check_regset	gdb/s390-linux-nat.c	/^check_regset (int tid, int regset, int regsize)$/;"	f	file:
check_relocated_bzc	bfd/elfxx-mips.c	/^check_relocated_bzc (bfd *abfd, const bfd_byte *ptr, bfd_vma offset,$/;"	f	file:
check_relocs	bfd/elf-bfd.h	/^  bfd_boolean (*check_relocs)$/;"	m	struct:elf_backend_data
check_relocs_after_open_input	include/bfdlink.h	/^  unsigned int check_relocs_after_open_input: 1;$/;"	m	struct:bfd_link_info
check_relocs_failed	bfd/elf32-i386.c	1454;"	d	file:
check_relocs_failed	bfd/elf64-x86-64.c	1390;"	d	file:
check_remote_input_interrupt_request	gdb/gdbserver/remote-utils.c	/^check_remote_input_interrupt_request (void)$/;"	f
check_reset	sim/frv/interrupts.c	/^check_reset (SIM_CPU *current_cpu, IADDR pc)$/;"	f	file:
check_results	sim/testsuite/sim/h8300/stc.s	/^check_results:$/;"	l
check_rot	sim/testsuite/common/bits-tst.c	/^check_rot (int nr_bits,$/;"	f
check_scope	gdb/varobj.c	/^check_scope (const struct varobj *var)$/;"	f	file:
check_section_ebb_pcrels_fit	bfd/elf32-xtensa.c	/^check_section_ebb_pcrels_fit (bfd *abfd,$/;"	f	file:
check_section_ebb_reduces	bfd/elf32-xtensa.c	/^check_section_ebb_reduces (const ebb_constraint *constraint)$/;"	f	file:
check_sext	sim/testsuite/common/bits-tst.c	/^check_sext (int nr_bits,$/;"	f
check_start_export_sym	bfd/elf32-nds32.c	/^static int check_start_export_sym = 0;$/;"	v	file:
check_status	gdb/breakpoint.h	/^  void (*check_status) (struct bpstats *bs);$/;"	m	struct:breakpoint_ops
check_status_catch_assert	gdb/ada-lang.c	/^check_status_catch_assert (bpstat bs)$/;"	f	file:
check_status_catch_exception	gdb/ada-lang.c	/^check_status_catch_exception (bpstat bs)$/;"	f	file:
check_status_catch_exception_unhandled	gdb/ada-lang.c	/^check_status_catch_exception_unhandled (bpstat bs)$/;"	f	file:
check_status_catch_handlers	gdb/ada-lang.c	/^check_status_catch_handlers (bpstat bs)$/;"	f	file:
check_status_catch_solib	gdb/breakpoint.c	/^check_status_catch_solib (struct bpstats *bs)$/;"	f	file:
check_status_exception	gdb/ada-lang.c	/^check_status_exception (enum ada_exception_catchpoint_kind ex, bpstat bs)$/;"	f	file:
check_status_exception_catchpoint	gdb/break-catch-throw.c	/^check_status_exception_catchpoint (struct bpstats *bs)$/;"	f	file:
check_status_watchpoint	gdb/breakpoint.c	/^check_status_watchpoint (bpstat bs)$/;"	f	file:
check_stopped_by_watchpoint	gdb/gdbserver/linux-low.c	/^check_stopped_by_watchpoint (struct lwp_info *child)$/;"	f	file:
check_stopped_by_watchpoint	gdb/linux-nat.c	/^check_stopped_by_watchpoint (struct lwp_info *lp)$/;"	f	file:
check_stub_method	gdb/gdbtypes.c	/^check_stub_method (struct type *type, int method_id, int signature_id)$/;"	f	file:
check_stub_method_group	gdb/gdbtypes.c	/^check_stub_method_group (struct type *type, int method_id)$/;"	f
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 1 0x0000 0x0000  0x0000  1$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 2 0x0000 0x0001  0xffff  0$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 3 0x0001 0x0000  0x0001  1$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 4 0x0001 0x0001  0x0000  1$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 5 0x0000 0x8000  0x8000  0$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 6 0x8000 0x0001  0x7fff  1$/;"	l
check_sub	sim/testsuite/d10v-elf/t-sub.s	/^check_sub 7 0x7fff 0x7fff  0x0000  1$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 1 0x00000000 0x00000000  0x00000000 1 0$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 2 0x00000000 0x00000001  0xffffffff 0 0$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 3 0x00000001 0x00000000  0x00000001 1 0$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 3 0x00000001 0x00000001  0x00000000 1 0$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 5 0x00000000 0x80000000  0x80000000 0 1$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 6 0x80000000 0x00000001  0x7fffffff 1 1$/;"	l
check_sub2w	sim/testsuite/d10v-elf/t-sub2w.s	/^check_sub2w 7 0x7fffffff 0x7fffffff  0x00000000 1 0$/;"	l
check_sum	include/oasys.h	/^    unsigned char check_sum;$/;"	m	struct:oasys_record_header
check_supported_features	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^check_supported_features (void)$/;"	f	file:
check_synthetic_pointer	gdb/value.h	/^  int (*check_synthetic_pointer) (const struct value *value,$/;"	m	struct:lval_funcs
check_syscall	gdb/inflow.c	/^check_syscall (const char *msg, int result)$/;"	f	file:
check_thread_db	gdb/linux-thread-db.c	/^check_thread_db (struct thread_db_info *info, bool log_progress)$/;"	f	file:
check_thread_db_callback	gdb/linux-thread-db.c	/^check_thread_db_callback (const td_thrhandle_t *th, void *arg)$/;"	f	file:
check_thread_db_info	gdb/linux-thread-db.c	/^struct check_thread_db_info$/;"	s	file:
check_thread_db_on_load	gdb/linux-thread-db.c	/^static int check_thread_db_on_load = 0;$/;"	v	file:
check_thread_signals	gdb/linux-thread-db.c	/^check_thread_signals (void)$/;"	f	file:
check_threads	gdb/testsuite/gdb.python/py-inferior.c	/^check_threads (pthread_barrier_t *barrier)$/;"	f	file:
check_trace_running	gdb/tracepoint.c	/^check_trace_running (struct trace_status *status)$/;"	f
check_type_length_before_alloc	gdb/value.c	/^check_type_length_before_alloc (const struct type *type)$/;"	f	file:
check_type_stack_depth	gdb/parse.c	/^check_type_stack_depth (void)$/;"	f	file:
check_typedef	gdb/gdbtypes.c	/^check_typedef (struct type *type)$/;"	f
check_types_equal	gdb/gdbtypes.c	/^check_types_equal (struct type *type1, struct type *type2,$/;"	f	file:
check_use_blx	bfd/elf32-arm.c	/^check_use_blx (struct elf32_arm_link_hash_table *globals)$/;"	f	file:
check_vx	gdb/testsuite/gdb.arch/s390-vregs.S	/^check_vx:$/;"	l
check_write_address	sim/frv/memory.c	/^check_write_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
check_xml_btrace_version	gdb/btrace.c	/^check_xml_btrace_version (struct gdb_xml_parser *parser,$/;"	f	file:
check_zombie_leaders	gdb/gdbserver/linux-low.c	/^check_zombie_leaders (void)$/;"	f	file:
check_zombie_leaders	gdb/linux-nat.c	/^check_zombie_leaders (void)$/;"	f	file:
checked_avail	gdb/sparc64-tdep.c	/^  bool checked_avail = false;$/;"	m	struct:__anon1845	file:
checked_format	sim/rx/fpu.c	/^static int checked_format = 0;$/;"	v	file:
checked_producer	gdb/dwarf2read.c	/^  unsigned int checked_producer : 1;$/;"	m	struct:dwarf2_cu	file:
checked_tailcall_bottom	gdb/dwarf2-frame.c	/^  int checked_tailcall_bottom;$/;"	m	struct:dwarf2_frame_cache	file:
checkit	libiberty/_doprnt.c	/^checkit (const char* format, ...)$/;"	f	file:
checkit	libiberty/vasprintf.c	/^checkit (const char *format, ...)$/;"	f	file:
checkit	libiberty/vsnprintf.c	/^checkit (char *s, size_t n, const char *format, ...)$/;"	f	file:
checkpoint1	gdb/testsuite/gdb.base/dump.c	/^void checkpoint1 ()$/;"	f
checkpoint_command	gdb/linux-fork.c	/^checkpoint_command (const char *args, int from_tty)$/;"	f	file:
checkpointing_pid	gdb/linux-fork.c	/^static int checkpointing_pid = 0;$/;"	v	file:
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r2, 0x7ffe7ffe;$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r2, 0x7fff7fff;$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r3, 0x0002fffe;$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r3, 0x2000e000;$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r3, 0x4000c000;$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r4, 0x20002000$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r4, 0x80008000$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r5, 0x2000e000$/;"	l
checkreg	sim/testsuite/sim/bfin/x1.s	/^checkreg r5, 0x4000c000$/;"	l
checkregsize	opcodes/i386-opc.h	/^  unsigned int checkregsize:1;$/;"	m	struct:i386_opcode_modifier
checksum	include/som/aout.h	/^  unsigned char checksum[4];$/;"	m	struct:som_external_header
checksum	include/som/internal.h	/^  unsigned int checksum;$/;"	m	struct:som_header
checksum	include/som/internal.h	/^  unsigned int checksum;$/;"	m	struct:som_lst_header
checksum	include/som/lst.h	/^  unsigned char checksum[4];$/;"	m	struct:som_external_lst_header
checksum_contents	bfd/elf-bfd.h	/^  bfd_boolean (*checksum_contents)$/;"	m	struct:elf_size_info
chevy	gdb/testsuite/gdb.base/cvexpr.c	/^enum {chevy, ford} clunker;$/;"	e	enum:__anon2031	file:
chevy	gdb/testsuite/gdb.base/exprs.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
chevy	gdb/testsuite/gdb.base/ptype.c	/^enum {chevy, ford} clunker;$/;"	e	enum:__anon2016	file:
chevy	gdb/testsuite/gdb.base/setvar.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
chevy	gdb/testsuite/gdb.base/whatis.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
chew_exit	bfd/doc/chew.c	/^chew_exit ()$/;"	f	file:
chewbits	opcodes/z8kgen.c	/^chewbits (char *bits, int *length)$/;"	f	file:
chewname	opcodes/z8kgen.c	/^chewname (char **name)$/;"	f	file:
chg_flags_mask	include/opcode/m68hc11.h	/^  unsigned char  chg_flags_mask;$/;"	m	struct:m68hc11_opcode
chg_flags_mask	include/opcode/xgate.h	/^  unsigned char chg_flags_mask; \/* CCR flags changed.  *\/$/;"	m	struct:xgate_opcode
chg_flags_mask	sim/m68hc11/gencode.c	/^  unsigned char	 chg_flags_mask;$/;"	m	struct:m6811_opcode_def	file:
chgprtoff	include/vms/eiaf.h	/^  unsigned char chgprtoff[4];$/;"	m	struct:vms_eiaf
child	gdb/dwarf2read.c	/^    struct die_info *child;	\/* Its first child, if any.  *\/$/;"	m	struct:die_info	typeref:struct:die_info::die_info	file:
child	include/fibheap.h	/^  struct fibnode *child;$/;"	m	struct:fibnode	typeref:struct:fibnode::fibnode
child	readline/examples/rlfe/rlfe.c	/^static pid_t child = -1;$/;"	v	file:
child	sim/ppc/device.c	/^  device_instance *child;$/;"	m	struct:_device_instance	file:
child_add_thread	gdb/gdbserver/win32-low.c	/^child_add_thread (DWORD pid, DWORD tid, HANDLE h, void *tlb)$/;"	f	file:
child_address	sim/common/hw-properties.h	/^  hw_unit child_address;$/;"	m	struct:_range_property_spec
child_address	sim/ppc/device.h	/^  device_unit child_address;$/;"	m	struct:_range_property_spec
child_cmd	gdb/go32-nat.c	/^static cmdline_t child_cmd;	\/* Parsed child's command line kept here.  *\/$/;"	v	file:
child_continue	gdb/gdbserver/win32-low.c	/^child_continue (DWORD continue_status, int thread_id)$/;"	f	file:
child_cwd	gdb/go32-nat.c	/^static char child_cwd[FILENAME_MAX];$/;"	v	file:
child_delete_thread	gdb/gdbserver/win32-low.c	/^child_delete_thread (DWORD pid, DWORD tid)$/;"	f	file:
child_event	sim/ppc/device_table.h	/^  device_child_interrupt_event_callback *child_event;$/;"	m	struct:_device_interrupt_callbacks
child_fetch_inferior_registers	gdb/gdbserver/win32-low.c	/^child_fetch_inferior_registers (struct regcache *regcache, int r)$/;"	f	file:
child_func	gdb/testsuite/gdb.threads/killed.c	/^child_func (void *dummy)$/;"	f
child_function	gdb/testsuite/gdb.mi/user-selected-context-sync.c	/^child_function (void *args)$/;"	f	file:
child_function	gdb/testsuite/gdb.multi/watchpoint-multi-exit.c	/^child_function (void)$/;"	f	file:
child_function	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^child_function (void *arg)$/;"	f	file:
child_function	gdb/testsuite/gdb.threads/next-bp-other-thread.c	/^child_function (void *arg)$/;"	f
child_function	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^child_function (void *arg)$/;"	f
child_function	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^child_function (void)$/;"	f
child_function	gdb/testsuite/gdb.threads/step-over-lands-on-breakpoint.c	/^child_function (void *arg)$/;"	f
child_function	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^child_function (void *arg)$/;"	f
child_function_0	gdb/testsuite/gdb.threads/break-while-running.c	/^child_function_0 (void *arg)$/;"	f
child_function_1	gdb/testsuite/gdb.threads/break-while-running.c	/^child_function_1 (void *arg)$/;"	f
child_function_2	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^child_function_2 (void *arg)$/;"	f
child_function_2	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^child_function_2 (void *arg)$/;"	f
child_function_3	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^child_function_3 (void *arg)$/;"	f
child_function_3	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^child_function_3 (void *arg)$/;"	f
child_init_thread_list	gdb/gdbserver/win32-low.c	/^child_init_thread_list (void)$/;"	f	file:
child_initialization_done	gdb/gdbserver/win32-low.c	/^static int child_initialization_done = 0;$/;"	v	file:
child_interrupt	gdb/inflow.c	/^child_interrupt (struct target_ops *self)$/;"	f
child_iter	gdb/varobj.c	/^  struct varobj_iter *child_iter = NULL;$/;"	m	struct:varobj_dynamic	typeref:struct:varobj_dynamic::varobj_iter	file:
child_of_hw	sim/common/hw-device.h	/^  struct hw *child_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw
child_of_instance	sim/common/hw-instances.h	/^  struct hw_instance *child_of_instance;$/;"	m	struct:hw_instance	typeref:struct:hw_instance::hw_instance
child_pass_ctrlc	gdb/inflow.c	/^child_pass_ctrlc (struct target_ops *self)$/;"	f
child_pid	gdb/testsuite/gdb.base/attach-non-pgrp-leader.c	/^pid_t child_pid;$/;"	v
child_store_inferior_registers	gdb/gdbserver/win32-low.c	/^child_store_inferior_registers (struct regcache *regcache, int r)$/;"	f	file:
child_sub_function	gdb/testsuite/gdb.mi/user-selected-context-sync.c	/^child_sub_function (void)$/;"	f	file:
child_terminal_inferior	gdb/inflow.c	/^child_terminal_inferior (struct target_ops *self)$/;"	f
child_terminal_info	gdb/inflow.c	/^child_terminal_info (struct target_ops *self, const char *args, int from_tty)$/;"	f
child_terminal_init	gdb/inflow.c	/^child_terminal_init (struct target_ops *self)$/;"	f
child_terminal_ours	gdb/inflow.c	/^child_terminal_ours (struct target_ops *self)$/;"	f
child_terminal_ours_1	gdb/inflow.c	/^child_terminal_ours_1 (target_terminal_state desired_state)$/;"	f	file:
child_terminal_ours_for_output	gdb/inflow.c	/^child_terminal_ours_for_output (struct target_ops *self)$/;"	f
child_terminal_save_inferior	gdb/inflow.c	/^child_terminal_save_inferior (struct target_ops *self)$/;"	f
child_thread	gdb/testsuite/gdb.multi/tids.c	/^pthread_t child_thread[2];$/;"	v
child_thread	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^static pthread_t child_thread[NUM_THREADS];$/;"	v	file:
child_thread	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^pthread_t child_thread[NUM_THREADS];$/;"	v
child_thread	gdb/testsuite/gdb.threads/sigthread.c	/^pthread_t child_thread, child_thread_two;$/;"	v
child_thread	gdb/testsuite/gdb.threads/step-over-lands-on-breakpoint.c	/^pthread_t child_thread;$/;"	v
child_thread	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^pthread_t child_thread;$/;"	v
child_thread_2	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^pthread_t child_thread_2, child_thread_3;$/;"	v
child_thread_2	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^pthread_t child_thread_2, child_thread_3;$/;"	v
child_thread_3	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^pthread_t child_thread_2, child_thread_3;$/;"	v
child_thread_3	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^pthread_t child_thread_2, child_thread_3;$/;"	v
child_thread_two	gdb/testsuite/gdb.threads/sigthread.c	/^pthread_t child_thread, child_thread_two;$/;"	v
child_two	gdb/testsuite/gdb.threads/sigthread.c	/^child_two (void *arg)$/;"	f
child_xfer_memory	gdb/gdbserver/win32-low.c	/^child_xfer_memory (CORE_ADDR memaddr, char *our, int len,$/;"	f	file:
children	gdb/guile/scm-pretty-print.c	/^  SCM children;$/;"	m	struct:__anon1873	file:
children	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def children(self):$/;"	m	class:BadChildrenContainerPrinter1
children	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def children(self):$/;"	m	class:BadChildrenContainerPrinter2
children	gdb/testsuite/gdb.python/py-frame-args.py	/^    def children (self):$/;"	m	class:pp_ss
children	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def children (self):$/;"	m	class:pp_children_as_list
children	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def children (self):$/;"	m	class:pp_outer
children	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def children(self):$/;"	m	class:ArrayPrinter
children	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def children(self):$/;"	m	class:ContainerPrinter
children	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def children(self):$/;"	m	class:NoStringContainerPrinter
children	gdb/varobj.h	/^  std::vector<varobj *> children;$/;"	m	struct:varobj
children	gdb/xml-support.h	/^  const struct gdb_xml_element *children;$/;"	m	struct:gdb_xml_element	typeref:struct:gdb_xml_element::gdb_xml_element
children	libiberty/pex-common.h	/^  pid_t *children;$/;"	m	struct:pex_obj
children	sim/ppc/device.c	/^  device *children;$/;"	m	struct:_device	file:
children	sim/ppc/gen-icache.c	/^  icache_tree *children;$/;"	m	struct:_icache_tree	file:
children_as_list	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct children_as_list {$/;"	s	file:
children_as_list	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct children_as_list {$/;"	s	file:
children_changed	gdb/varobj.h	/^  bool children_changed = false;$/;"	m	struct:varobj_update_result
children_requested	gdb/varobj.c	/^  bool children_requested = false;$/;"	m	struct:varobj_dynamic	file:
childval	readline/rlprivate.h	/^  int childval;$/;"	m	struct:__rl_keyseq_context
chip_erase	sim/ppc/hw_eeprom.c	/^  chip_erase,$/;"	e	enum:__anon976	file:
chipid	sim/bfin/dv-bfin_pll.c	/^  bu32 chipid;$/;"	m	struct:bfin_pll	file:
chipid	sim/bfin/machs.c	/^  bu32 chipid;$/;"	m	struct:bfin_model_data	file:
chirp_emul_boot	sim/ppc/emul_chirp.c	/^chirp_emul_boot(os_emul_data *data,$/;"	f	file:
chirp_emul_call_method	sim/ppc/emul_chirp.c	/^chirp_emul_call_method(os_emul_data *data,$/;"	f	file:
chirp_emul_canon	sim/ppc/emul_chirp.c	/^chirp_emul_canon(os_emul_data *data,$/;"	f	file:
chirp_emul_chain	sim/ppc/emul_chirp.c	/^chirp_emul_chain(os_emul_data *data,$/;"	f	file:
chirp_emul_child	sim/ppc/emul_chirp.c	/^chirp_emul_child(os_emul_data *data,$/;"	f	file:
chirp_emul_claim	sim/ppc/emul_chirp.c	/^chirp_emul_claim(os_emul_data *data,$/;"	f	file:
chirp_emul_close	sim/ppc/emul_chirp.c	/^chirp_emul_close(os_emul_data *data,$/;"	f	file:
chirp_emul_enter	sim/ppc/emul_chirp.c	/^chirp_emul_enter(os_emul_data *data,$/;"	f	file:
chirp_emul_exit	sim/ppc/emul_chirp.c	/^chirp_emul_exit(os_emul_data *data,$/;"	f	file:
chirp_emul_finddevice	sim/ppc/emul_chirp.c	/^chirp_emul_finddevice(os_emul_data *data,$/;"	f	file:
chirp_emul_getprop	sim/ppc/emul_chirp.c	/^chirp_emul_getprop(os_emul_data *data,$/;"	f	file:
chirp_emul_getproplen	sim/ppc/emul_chirp.c	/^chirp_emul_getproplen(os_emul_data *data,$/;"	f	file:
chirp_emul_instance_to_package	sim/ppc/emul_chirp.c	/^chirp_emul_instance_to_package(os_emul_data *data,$/;"	f	file:
chirp_emul_instance_to_path	sim/ppc/emul_chirp.c	/^chirp_emul_instance_to_path(os_emul_data *data,$/;"	f	file:
chirp_emul_interpret	sim/ppc/emul_chirp.c	/^chirp_emul_interpret(os_emul_data *data,$/;"	f	file:
chirp_emul_milliseconds	sim/ppc/emul_chirp.c	/^chirp_emul_milliseconds(os_emul_data *data,$/;"	f	file:
chirp_emul_nextprop	sim/ppc/emul_chirp.c	/^chirp_emul_nextprop(os_emul_data *data,$/;"	f	file:
chirp_emul_open	sim/ppc/emul_chirp.c	/^chirp_emul_open(os_emul_data *data,$/;"	f	file:
chirp_emul_package_to_path	sim/ppc/emul_chirp.c	/^chirp_emul_package_to_path(os_emul_data *data,$/;"	f	file:
chirp_emul_parent	sim/ppc/emul_chirp.c	/^chirp_emul_parent(os_emul_data *data,$/;"	f	file:
chirp_emul_peer	sim/ppc/emul_chirp.c	/^chirp_emul_peer(os_emul_data *data,$/;"	f	file:
chirp_emul_read	sim/ppc/emul_chirp.c	/^chirp_emul_read(os_emul_data *data,$/;"	f	file:
chirp_emul_release	sim/ppc/emul_chirp.c	/^chirp_emul_release(os_emul_data *data,$/;"	f	file:
chirp_emul_seek	sim/ppc/emul_chirp.c	/^chirp_emul_seek(os_emul_data *data,$/;"	f	file:
chirp_emul_set_callback	sim/ppc/emul_chirp.c	/^chirp_emul_set_callback(os_emul_data *data,$/;"	f	file:
chirp_emul_set_symbol_lookup	sim/ppc/emul_chirp.c	/^chirp_emul_set_symbol_lookup(os_emul_data *data,$/;"	f	file:
chirp_emul_state	sim/ppc/emul_chirp.c	/^} chirp_emul_state;$/;"	t	typeref:enum:__anon969	file:
chirp_emul_test	sim/ppc/emul_chirp.c	/^chirp_emul_test(os_emul_data *data,$/;"	f	file:
chirp_emul_write	sim/ppc/emul_chirp.c	/^chirp_emul_write(os_emul_data *data,$/;"	f	file:
chirp_handler	sim/ppc/emul_chirp.c	/^typedef int (chirp_handler)$/;"	t	file:
chirp_note	sim/ppc/emul_chirp.c	/^} chirp_note;$/;"	t	typeref:struct:_chirp_note	file:
chirp_note_desc	sim/ppc/emul_chirp.c	/^} chirp_note_desc;$/;"	t	typeref:struct:_chirp_note_desc	file:
chirp_note_head	sim/ppc/emul_chirp.c	/^} chirp_note_head;$/;"	t	typeref:struct:_chirp_note_head	file:
chirp_read_t2h_args	sim/ppc/emul_chirp.c	/^chirp_read_t2h_args(void *args,$/;"	f	file:
chirp_services	sim/ppc/emul_chirp.c	/^} chirp_services;$/;"	t	typeref:struct:_chirp_services	file:
chirp_write_h2t_args	sim/ppc/emul_chirp.c	/^chirp_write_h2t_args(void *args,$/;"	f	file:
chk	opcodes/ia64-gen.c	/^  int chk;                          \/* index into dlists *\/$/;"	m	struct:opdep	file:
chk_asi	sim/erc32/exec.c	/^chk_asi(sregs, asi, op3)$/;"	f	file:
chk_irq	sim/erc32/erc32.c	/^chk_irq()$/;"	f	file:
chknotes	opcodes/ia64-gen.c	/^  int *chknotes;                    \/* Dependency notes for each class.  *\/$/;"	m	struct:rdep	file:
chks	include/opcode/ia64.h	/^  const unsigned short *chks;$/;"	m	struct:ia64_opcode_dependency
chks	opcodes/ia64-gen.c	/^  int *chks;                        \/* Insn classes which read (RAW), write$/;"	m	struct:rdep	file:
chksum	zlib/contrib/untgz/untgz.c	/^  char chksum[8];               \/* 148 *\/$/;"	m	struct:tar_header	file:
chmod	zlib/contrib/untgz/untgz.c	32;"	d	file:
chmodat	gdb/gnulib/import/openat.h	/^chmodat (int fd, char const *file, mode_t mode)$/;"	f
choose_abi_by_name	opcodes/mips-dis.c	/^choose_abi_by_name (const char *name, unsigned int namelen)$/;"	f	file:
choose_arch_by_name	opcodes/mips-dis.c	/^choose_arch_by_name (const char *name, unsigned int namelen)$/;"	f	file:
choose_arch_by_number	opcodes/mips-dis.c	/^choose_arch_by_number (unsigned long mach)$/;"	f	file:
choose_architecture_for_target	gdb/arch-utils.c	/^choose_architecture_for_target (const struct target_desc *target_desc,$/;"	f	file:
choose_temp_base	libiberty/choose-temp.c	/^choose_temp_base (void)$/;"	f
choose_tmpdir	libiberty/make-temp-file.c	/^choose_tmpdir (void)$/;"	f
chownat	gdb/gnulib/import/openat.h	/^chownat (int fd, char const *file, uid_t owner, gid_t group)$/;"	f
chrono	gdb/common/run-time-clock.c	/^using namespace std::chrono;$/;"	m	class:std	file:
chroot_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int chroot_syscall = SYS_chroot;$/;"	v
chunk	include/obstack.h	/^  struct _obstack_chunk *chunk; \/* address of current struct obstack_chunk *\/$/;"	m	struct:obstack	typeref:struct:obstack::_obstack_chunk
chunk_data	bfd/tekhex.c	/^  unsigned char chunk_data[CHUNK_MASK + 1];$/;"	m	struct:data_struct	file:
chunk_init	bfd/tekhex.c	/^  unsigned char chunk_init[(CHUNK_MASK + 1 + CHUNK_SPAN - 1) \/ CHUNK_SPAN];$/;"	m	struct:data_struct	file:
chunk_limit	include/obstack.h	/^  char *chunk_limit;            \/* address of char after current chunk *\/$/;"	m	struct:obstack
chunk_size	include/obstack.h	/^  _CHUNK_SIZE_T chunk_size;     \/* preferred size to allocate chunks in *\/$/;"	m	struct:obstack
chunkfun	include/obstack.h	/^  } chunkfun;$/;"	m	struct:obstack	typeref:union:obstack::__anon1409
chunks	include/objalloc.h	/^  void *chunks;$/;"	m	struct:objalloc
ci	zlib/contrib/minizip/zip.c	/^    curfile64_info ci;            \/* info on the file curretly writing *\/$/;"	m	struct:__anon992	file:
ci_t	opcodes/ia64-gen.c	/^typedef unsigned long long  ci_t;$/;"	t	file:
cia	sim/common/sim-hw.c	/^  sim_cia cia;$/;"	m	struct:sim_hw	file:
cia	sim/mips/sim-main.h	/^  address_word cia;$/;"	m	struct:_hilo_access
cia	sim/mn10300/sim-main.h	/^  sim_cia cia;$/;"	m	struct:_sim_cpu
cie	bfd/elf-bfd.h	/^    } cie;$/;"	m	union:eh_cie_fde::__anon1036	typeref:struct:eh_cie_fde::__anon1036::__anon1038
cie	bfd/elf-bfd.h	/^  unsigned int cie : 1;$/;"	m	struct:eh_cie_fde
cie	bfd/elf-eh-frame.c	/^struct cie$/;"	s	file:
cie	gdb/dwarf2-frame.c	/^  struct dwarf2_cie *cie;$/;"	m	struct:dwarf2_fde	typeref:struct:dwarf2_fde::dwarf2_cie	file:
cie_compute_hash	bfd/elf-eh-frame.c	/^cie_compute_hash (struct cie *c)$/;"	f	file:
cie_eq	bfd/elf-eh-frame.c	/^cie_eq (const void *e1, const void *e2)$/;"	f	file:
cie_hash	bfd/elf-eh-frame.c	/^cie_hash (const void *e)$/;"	f	file:
cie_inf	bfd/elf-bfd.h	/^      struct eh_cie_fde *cie_inf;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1037	typeref:struct:eh_cie_fde::__anon1036::__anon1037::eh_cie_fde
cie_inf	bfd/elf-eh-frame.c	/^  struct eh_cie_fde *cie_inf;$/;"	m	struct:cie	typeref:struct:cie::eh_cie_fde	file:
cie_pointer	gdb/dwarf2-frame.c	/^  ULONGEST cie_pointer;$/;"	m	struct:dwarf2_cie	file:
cies	bfd/elf-bfd.h	/^  struct cie *cies;$/;"	m	struct:eh_frame_sec_info	typeref:struct:eh_frame_sec_info::cie
cies	bfd/elf-bfd.h	/^  struct htab *cies;$/;"	m	struct:dwarf_eh_frame_hdr_info	typeref:struct:dwarf_eh_frame_hdr_info::htab
cinv_entry	opcodes/cr16-dis.c	/^cinv_entry;$/;"	t	typeref:struct:__anon60	file:
cinv_entry	opcodes/crx-dis.c	/^cinv_entry;$/;"	t	typeref:struct:__anon8	file:
cio_breakpoint	sim/msp430/msp430-sim.h	/^  int cio_breakpoint;$/;"	m	struct:msp430_cpu_state
cio_buffer	sim/msp430/msp430-sim.h	/^  int cio_buffer;$/;"	m	struct:msp430_cpu_state
circular_buffer	gdb/tracepoint.h	/^  int circular_buffer;$/;"	m	struct:trace_status
circular_trace_buffer	gdb/gdbserver/tracepoint.c	/^static int circular_trace_buffer;$/;"	v	file:
circular_trace_buffer	gdb/tracepoint.c	/^static int circular_trace_buffer;$/;"	v	file:
cirrus_not_implemented	sim/arm/maverick.c	/^cirrus_not_implemented (char * insn)$/;"	f	file:
cis	opcodes/z80-dis.c	/^cis (struct buffer *buf, disassemble_info * info, char *txt ATTRIBUTE_UNUSED)$/;"	f	file:
cisco_core_data	bfd/bfd-in2.h	/^      struct cisco_core_struct *cisco_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::cisco_core_struct
cisco_core_file_failing_command	bfd/cisco-core.c	/^cisco_core_file_failing_command (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
cisco_core_file_failing_signal	bfd/cisco-core.c	/^cisco_core_file_failing_signal (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
cisco_core_file_matches_executable_p	bfd/cisco-core.c	77;"	d	file:
cisco_core_file_p	bfd/cisco-core.c	/^cisco_core_file_p (bfd *abfd)$/;"	f	file:
cisco_core_file_pid	bfd/cisco-core.c	78;"	d	file:
cisco_core_file_validate	bfd/cisco-core.c	/^cisco_core_file_validate (bfd *abfd, int crash_info_loc)$/;"	f	file:
cisco_core_struct	bfd/cisco-core.c	/^struct cisco_core_struct$/;"	s	file:
ckprefix	opcodes/i386-dis.c	/^ckprefix (void)$/;"	f	file:
cksum	bfd/mach-o.h	/^  unsigned int cksum;$/;"	m	struct:bfd_mach_o_prebind_cksum_command
cksum	include/mach-o/external.h	/^  unsigned char cksum[4];$/;"	m	struct:mach_o_prebind_cksum_command_external
cl_reg	opcodes/i386-dis.c	/^  cl_reg,$/;"	e	enum:__anon42	file:
claim_file	bfd/plugin.c	/^static ld_plugin_claim_file_handler claim_file;$/;"	v	file:
claim_jump_space	gdb/gdbserver/tracepoint.c	/^claim_jump_space (ULONGEST used)$/;"	f	file:
claim_memory	sim/ppc/hw_htab.c	/^claim_memory(device *me,$/;"	f	file:
claim_trampoline_space	gdb/gdbserver/tracepoint.c	/^claim_trampoline_space (ULONGEST used, CORE_ADDR *trampoline)$/;"	f
clamp	libdecnumber/decContext.h	/^    uint8_t  clamp;		   \/* flag: apply IEEE exponent clamp *\/$/;"	m	struct:__anon83
clas	opcodes/wasm32-dis.c	/^  enum wasm_class clas;$/;"	m	struct:wasm32_opcode_s	typeref:enum:wasm32_opcode_s::wasm_class	file:
class	opcodes/aarch64-gen.c	/^  const char *class;$/;"	m	struct:operand	file:
class	sim/ppc/dp-bit.c	/^  char class;$/;"	m	struct:__anon937	file:
class0	include/opcode/visium.h	220;"	d
class1	gdb/testsuite/gdb.python/lib-types.cc	/^  class1 (int _x) : x (_x) {}$/;"	f	class:class1
class1	gdb/testsuite/gdb.python/lib-types.cc	/^class class1$/;"	c	file:
class1	include/opcode/visium.h	221;"	d
class2	include/opcode/visium.h	222;"	d
class3	include/opcode/visium.h	223;"	d
class_Rectangle	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^module class_Rectangle$/;"	m
class_alias	gdb/command.h	/^  class_alias, class_bookmark, class_obscure, class_maintenance,$/;"	e	enum:command_class
class_bookmark	gdb/command.h	/^  class_alias, class_bookmark, class_obscure, class_maintenance,$/;"	e	enum:command_class
class_breakpoint	gdb/command.h	/^  class_support, class_info, class_breakpoint, class_trace,$/;"	e	enum:command_class
class_count	include/partition.h	/^  unsigned class_count;$/;"	m	struct:partition_elem
class_decl	include/hp-symtab.h	/^  unsigned int class_decl:  2;     \/* 0=class,1=union,2=struct      *\/$/;"	m	struct:dntt_type_template
class_decl	include/hp-symtab.h	/^  unsigned int class_decl:  2;     \/* 0=class,1=union,2=struct.  *\/$/;"	m	struct:dntt_type_class
class_deprecated	gdb/command.h	/^  class_deprecated = -3, all_classes = -2, all_commands = -1,$/;"	e	enum:command_class
class_element	include/partition.h	/^  int class_element;$/;"	m	struct:partition_elem
class_files	gdb/command.h	/^  no_class = -1, class_run = 0, class_vars, class_stack, class_files,$/;"	e	enum:command_class
class_id	include/xtensa-isa-internal.h	/^  int class_id;				\/* Class of related interfaces.  *\/$/;"	m	struct:xtensa_interface_internal_struct
class_info	gdb/command.h	/^  class_support, class_info, class_breakpoint, class_trace,$/;"	e	enum:command_class
class_is_function_p	gdb/gdbarch.sh	/^class_is_function_p ()$/;"	f
class_is_info_p	gdb/gdbarch.sh	/^class_is_info_p ()$/;"	f
class_is_multiarch_p	gdb/gdbarch.sh	/^class_is_multiarch_p ()$/;"	f
class_is_predicate_p	gdb/gdbarch.sh	/^class_is_predicate_p ()$/;"	f
class_is_variable_p	gdb/gdbarch.sh	/^class_is_variable_p ()$/;"	f
class_maintenance	gdb/command.h	/^  class_alias, class_bookmark, class_obscure, class_maintenance,$/;"	e	enum:command_class
class_obscure	gdb/command.h	/^  class_alias, class_bookmark, class_obscure, class_maintenance,$/;"	e	enum:command_class
class_or_union_p	gdb/gdbtypes.c	/^class_or_union_p (const struct type *t)$/;"	f
class_param	gdb/testsuite/gdb.cp/classes.cc	/^ClassParam class_param;$/;"	v
class_param	gdb/testsuite/gdb.cp/misc.cc	/^ClassParam class_param;$/;"	v
class_pseudo	gdb/command.h	/^  class_pseudo, class_tui, class_user, class_xdb,$/;"	e	enum:command_class
class_run	gdb/command.h	/^  no_class = -1, class_run = 0, class_vars, class_stack, class_files,$/;"	e	enum:command_class
class_stack	gdb/command.h	/^  no_class = -1, class_run = 0, class_vars, class_stack, class_files,$/;"	e	enum:command_class
class_support	gdb/command.h	/^  class_support, class_info, class_breakpoint, class_trace,$/;"	e	enum:command_class
class_trace	gdb/command.h	/^  class_support, class_info, class_breakpoint, class_trace,$/;"	e	enum:command_class
class_tui	gdb/command.h	/^  class_pseudo, class_tui, class_user, class_xdb,$/;"	e	enum:command_class
class_types_same_p	gdb/gdbtypes.c	/^class_types_same_p (const struct type *a, const struct type *b)$/;"	f
class_user	gdb/command.h	/^  class_pseudo, class_tui, class_user, class_xdb,$/;"	e	enum:command_class
class_vars	gdb/command.h	/^  no_class = -1, class_run = 0, class_vars, class_stack, class_files,$/;"	e	enum:command_class
class_with_anon_union	gdb/testsuite/gdb.cp/classes.cc	/^class class_with_anon_union$/;"	c	file:
class_with_anon_union	gdb/testsuite/gdb.cp/misc.cc	/^class class_with_anon_union$/;"	c	file:
class_with_private_typedef	gdb/testsuite/gdb.cp/classes.cc	/^class class_with_private_typedef$/;"	c	file:
class_with_private_typedef_c	gdb/testsuite/gdb.cp/classes.cc	/^class_with_private_typedef class_with_private_typedef_c;$/;"	v
class_with_protected_typedef	gdb/testsuite/gdb.cp/classes.cc	/^class class_with_protected_typedef$/;"	c	file:
class_with_protected_typedef_c	gdb/testsuite/gdb.cp/classes.cc	/^class_with_protected_typedef class_with_protected_typedef_c;$/;"	v
class_with_public_typedef	gdb/testsuite/gdb.cp/classes.cc	/^class class_with_public_typedef$/;"	c	file:
class_with_public_typedef_c	gdb/testsuite/gdb.cp/classes.cc	/^class_with_public_typedef class_with_public_typedef_c;$/;"	v
class_with_typedefs	gdb/testsuite/gdb.cp/classes.cc	/^  class_with_typedefs ()$/;"	f	class:class_with_typedefs
class_with_typedefs	gdb/testsuite/gdb.cp/classes.cc	/^class class_with_typedefs$/;"	c	file:
class_with_typedefs_c	gdb/testsuite/gdb.cp/classes.cc	/^class_with_typedefs class_with_typedefs_c;$/;"	v
class_xdb	gdb/command.h	/^  class_pseudo, class_tui, class_user, class_xdb,$/;"	e	enum:command_class
classflag	include/hp-symtab.h	/^  unsigned int classflag:	1;$/;"	m	struct:dntt_type_begin
classflag	include/hp-symtab.h	/^  unsigned int classflag:	1;$/;"	m	struct:dntt_type_end
classify_exception_breakpoint	gdb/break-catch-throw.c	/^classify_exception_breakpoint (struct breakpoint *b)$/;"	f	file:
classify_mtype	gdb/linespec.c	/^classify_mtype (enum minimal_symbol_type t)$/;"	f	file:
classify_oload_match	gdb/valops.c	/^classify_oload_match (struct badness_vector *oload_champ_bv,$/;"	f	file:
classify_type	gdb/c-lang.c	/^classify_type (struct type *elttype, struct gdbarch *gdbarch,$/;"	f	file:
classmem	include/hp-symtab.h	/^  unsigned int classmem:	1;$/;"	m	struct:dntt_type_const
classmem	include/hp-symtab.h	/^  unsigned int classmem:	1;$/;"	m	struct:dntt_type_memenum
classname	include/hp-symtab.h	/^  dnttpointer classname      ;     \/* first parent class, if any    *\/$/;"	m	struct:dntt_type_inheritance
classptr	include/hp-symtab.h	/^  dnttpointer classptr	     ;     \/* pointer to base class         *\/$/;"	m	struct:dntt_type_memaccess
classptr	include/hp-symtab.h	/^  dnttpointer classptr       ;     \/* pointer to class DNTT         *\/$/;"	m	struct:dntt_type_friend_class
classptr	include/hp-symtab.h	/^  dnttpointer classptr       ;     \/* pointer to class DNTT         *\/$/;"	m	struct:dntt_type_friend_func
cleanUp	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private void cleanUp(bool isDisposing)$/;"	m	class:DotZLib.GZipStream	file:
clean_device_instances	sim/ppc/device.c	/^clean_device_instances(device *me)$/;"	f
clean_device_interrupt_edges	sim/ppc/device.c	/^clean_device_interrupt_edges(device_interrupt_edge **list)$/;"	f
clean_device_properties	sim/ppc/device.c	/^clean_device_properties(device *me)$/;"	f
clean_name	readline/doc/texi2html	/^sub clean_name $/;"	s
clean_nds32_elf_blank	bfd/elf32-nds32.c	/^clean_nds32_elf_blank (void)$/;"	f	file:
clean_up	gdb/thread-fsm.h	/^  void (*clean_up) (struct thread_fsm *self, struct thread_info *thread);$/;"	m	struct:thread_fsm_ops
clean_up_just_stopped_threads_fsms	gdb/infrun.c	/^clean_up_just_stopped_threads_fsms (struct execution_control_state *ecs)$/;"	f	file:
cleanup	gdb/arm-tdep.h	/^  void (*cleanup) (struct gdbarch *, struct regcache *,$/;"	m	struct:arm_displaced_step_closure
cleanup	gdb/common/cleanups.c	/^struct cleanup$/;"	s	file:
cleanup	gdb/testsuite/gdb.threads/ia64-sigill.c	/^cleanup (void)$/;"	f	file:
cleanup	gdb/testsuite/gdb.threads/siginfo-threads.c	/^cleanup (void)$/;"	f	file:
cleanup	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^cleanup (void)$/;"	f	file:
cleanup	libiberty/pex-common.h	/^  void (*cleanup) (struct pex_obj *);$/;"	m	struct:pex_funcs
cleanup	zlib/examples/enough.c	/^local void cleanup(void)$/;"	f
cleanup_alu_imm	gdb/arm-tdep.c	/^cleanup_alu_imm (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_alu_reg	gdb/arm-tdep.c	/^cleanup_alu_reg (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_alu_shifted_reg	gdb/arm-tdep.c	/^cleanup_alu_shifted_reg (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_block_load_all	gdb/arm-tdep.c	/^cleanup_block_load_all (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_block_load_pc	gdb/arm-tdep.c	/^cleanup_block_load_pc (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_block_store_pc	gdb/arm-tdep.c	/^cleanup_block_store_pc (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_branch	gdb/arm-tdep.c	/^cleanup_branch (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_chain	gdb/common/cleanups.c	/^static struct cleanup *cleanup_chain = SENTINEL_CLEANUP;$/;"	v	typeref:struct:cleanup	file:
cleanup_compile_instance	gdb/compile/compile.c	/^cleanup_compile_instance (void *arg)$/;"	f	file:
cleanup_copro_load_store	gdb/arm-tdep.c	/^cleanup_copro_load_store (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_delete_std_terminate_breakpoint	gdb/infcall.c	/^cleanup_delete_std_terminate_breakpoint (void *ignore)$/;"	f	file:
cleanup_dummy_frames	gdb/dummy-frame.c	/^cleanup_dummy_frames (struct target_ops *target, int from_tty)$/;"	f	file:
cleanup_functions	gdb/contrib/excheck.py	/^cleanup_functions = {$/;"	v
cleanup_kernel_helper_return	gdb/arm-linux-tdep.c	/^cleanup_kernel_helper_return (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_load	gdb/arm-tdep.c	/^cleanup_load (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_pop_pc_16bit_all	gdb/arm-tdep.c	/^cleanup_pop_pc_16bit_all (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_preload	gdb/arm-tdep.c	/^cleanup_preload (struct gdbarch *gdbarch,$/;"	f	file:
cleanup_stash	gdb/stubs/m32r-stub.c	/^cleanup_stash (void)$/;"	f	file:
cleanup_store	gdb/arm-tdep.c	/^cleanup_store (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_svc	gdb/arm-tdep.c	/^cleanup_svc (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
cleanup_syms	bfd/peXXigen.c	/^cleanup_syms (sym_cache *psc)$/;"	f	file:
cleanup_target_stop	gdb/linux-nat.c	/^cleanup_target_stop (void *arg)$/;"	f	file:
cleanup_undefined_stabs_types	gdb/stabsread.c	/^cleanup_undefined_stabs_types (struct objfile *objfile)$/;"	f
cleanup_undefined_types_1	gdb/stabsread.c	/^cleanup_undefined_types_1 (void)$/;"	f	file:
cleanup_undefined_types_noname	gdb/stabsread.c	/^cleanup_undefined_types_noname (struct objfile *objfile)$/;"	f	file:
clear	gdb/charset.c	/^  void clear ()$/;"	f	struct:charset_vector
clear	gdb/common/btrace-common.c	/^btrace_data::clear ()$/;"	f	class:btrace_data
clear	gdb/completer.h	/^  void clear ()$/;"	f	class:completion_match
clear	gdb/completer.h	/^  void clear ()$/;"	f	class:completion_match_for_lcd
clear	gdb/filename-seen-cache.c	/^filename_seen_cache::clear ()$/;"	f	class:filename_seen_cache
clear	gdb/gdb_obstack.h	/^  void clear ()$/;"	f	struct:auto_obstack
clear	gdb/testsuite/gdb.trace/unavailable.cc	/^  void clear ()$/;"	f	struct:StructRef
clear	gdb/ui-file.h	/^  void clear () { return m_string.clear (); }$/;"	f	class:string_file
clearSignU64	sim/aarch64/simulator.c	13089;"	d	file:
clear_accex	sim/erc32/float.c	/^clear_accex()$/;"	f
clear_async_event_handler	gdb/event-loop.c	/^clear_async_event_handler (async_event_handler *async_handler_ptr)$/;"	f
clear_async_signal_handler	gdb/event-loop.c	/^clear_async_signal_handler (async_signal_handler *async_handler_ptr)$/;"	f
clear_breakpoint_commands	gdb/gdbserver/mem-break.c	/^clear_breakpoint_commands (struct gdb_breakpoint *bp)$/;"	f	file:
clear_breakpoint_conditions	gdb/gdbserver/mem-break.c	/^clear_breakpoint_conditions (struct gdb_breakpoint *bp)$/;"	f	file:
clear_breakpoint_conditions_and_commands	gdb/gdbserver/mem-break.c	/^clear_breakpoint_conditions_and_commands (struct gdb_breakpoint *bp)$/;"	f
clear_breakpoint_hit_counts	gdb/breakpoint.c	/^clear_breakpoint_hit_counts (void)$/;"	f
clear_command	gdb/breakpoint.c	/^clear_command (const char *arg, int from_tty)$/;"	f	file:
clear_complaints	gdb/complaints.c	/^clear_complaints (int less_verbose)$/;"	f
clear_current_source_symtab_and_line	gdb/source.c	/^clear_current_source_symtab_and_line (void)$/;"	f
clear_dangling_display_expressions	gdb/printcmd.c	/^clear_dangling_display_expressions (struct objfile *objfile)$/;"	f	file:
clear_displays	gdb/printcmd.c	/^clear_displays (void)$/;"	f
clear_dlls	gdb/gdbserver/dll.c	/^clear_dlls (void)$/;"	f
clear_entries	gdb/prologue-value.c	/^pv_area::clear_entries ()$/;"	f	class:pv_area
clear_erratum_843419_entry	bfd/elfnn-aarch64.c	/^clear_erratum_843419_entry (struct elf_aarch64_link_hash_table *globals,$/;"	f	file:
clear_exception_status_registers	sim/frv/interrupts.c	/^clear_exception_status_registers (SIM_CPU *current_cpu)$/;"	f	file:
clear_exit_convenience_vars	gdb/infrun.c	/^clear_exit_convenience_vars (void)$/;"	f
clear_history	readline/history.c	/^clear_history ()$/;"	f
clear_inferior_trace_buffer	gdb/gdbserver/tracepoint.c	/^clear_inferior_trace_buffer (void)$/;"	f	file:
clear_inferiors	gdb/gdbserver/inferiors.c	/^clear_inferiors (void)$/;"	f
clear_inline_frame_state	gdb/inline-frame.c	/^clear_inline_frame_state (ptid_t ptid)$/;"	f
clear_installed_tracepoints	gdb/gdbserver/tracepoint.c	/^clear_installed_tracepoints (void)$/;"	f	file:
clear_internalvar	gdb/value.c	/^clear_internalvar (struct internalvar *var)$/;"	f
clear_interpreter_hooks	gdb/interps.c	/^clear_interpreter_hooks (void)$/;"	f
clear_interrupt	sim/ppc/hw_ide.c	/^clear_interrupt(device *me,$/;"	f	file:
clear_last_displayed_sal	gdb/stack.c	/^clear_last_displayed_sal (void)$/;"	f
clear_lines_listed_range	gdb/source.c	/^clear_lines_listed_range (void)$/;"	f	file:
clear_ne_flags	sim/frv/traps.c	/^clear_ne_flags ($/;"	f	file:
clear_nesr_neear	sim/frv/traps.c	/^clear_nesr_neear (SIM_CPU *current_cpu, SI target_index, BI is_float)$/;"	f	file:
clear_objfiles_handler	gdb/testsuite/gdb.python/py-events.py	/^def clear_objfiles_handler (event):$/;"	f
clear_pc_function_cache	gdb/blockframe.c	/^clear_pc_function_cache (void)$/;"	f
clear_proceed_status	gdb/infrun.c	/^clear_proceed_status (int step)$/;"	f
clear_proceed_status_thread	gdb/infrun.c	/^clear_proceed_status_thread (struct thread_info *tp)$/;"	f	file:
clear_program_space_solib_cache	gdb/progspace.c	/^clear_program_space_solib_cache (struct program_space *pspace)$/;"	f
clear_readonly_regions	gdb/gdbserver/tracepoint.c	/^clear_readonly_regions (void)$/;"	f	file:
clear_section_scripts	gdb/auto-load.c	/^clear_section_scripts (void)$/;"	f	file:
clear_section_table	gdb/exec.c	/^clear_section_table (struct target_section_table *table)$/;"	f
clear_semaphore	gdb/probe.h	/^  virtual void clear_semaphore (struct objfile *objfile,$/;"	f	class:probe
clear_semaphore	gdb/stap-probe.c	/^stap_probe::clear_semaphore (struct objfile *objfile, struct gdbarch *gdbarch)$/;"	f	class:stap_probe
clear_sigint_trap	gdb/inflow.c	/^clear_sigint_trap (void)$/;"	f
clear_so	gdb/solib.c	/^clear_so (struct so_list *so)$/;"	f	file:
clear_so	gdb/solist.h	/^    void (*clear_so) (struct so_list *so);$/;"	m	struct:target_so_ops
clear_solib	gdb/solib.c	/^clear_solib (void)$/;"	f
clear_solib	gdb/solist.h	/^    void (*clear_solib) (void);$/;"	m	struct:target_so_ops
clear_step_over_info	gdb/infrun.c	/^clear_step_over_info (void)$/;"	f	file:
clear_symbol_cache	gdb/gdbserver/remote-utils.c	/^clear_symbol_cache (struct sym_cache **symcache_p)$/;"	f
clear_symtab_users	gdb/symfile.c	/^clear_symtab_users (symfile_add_flags add_flags)$/;"	f
clear_symtab_users_cleanup	gdb/symfile.c	/^clear_symtab_users_cleanup (void *ignore)$/;"	f	file:
clear_syscall_counts	gdb/break-catch-syscall.c	/^clear_syscall_counts (struct inferior *inf)$/;"	f	file:
clear_thread_inferior_resources	gdb/thread.c	/^clear_thread_inferior_resources (struct thread_info *tp)$/;"	f	file:
clear_trace_buffer	gdb/gdbserver/tracepoint.c	/^clear_trace_buffer (void)$/;"	f	file:
clear_traceframe_info	gdb/tracepoint.c	/^clear_traceframe_info (void)$/;"	f	file:
clear_win32_environment	gdb/windows-nat.c	/^clear_win32_environment (char **env)$/;"	f	file:
clearenv	gdb/gnulib/import/setenv.c	/^clearenv (void)$/;"	f
clearenv	gdb/gnulib/import/setenv.c	340;"	d	file:
clearenv	gdb/gnulib/import/setenv.c	65;"	d	file:
clearf_di_op	gdb/cris-tdep.c	/^clearf_di_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
clearing	bfd/elf32-spu.c	/^  unsigned long clearing;$/;"	m	struct:_uos_param	file:
clen	zlib/examples/gzlog.c	/^    ulong clen;     \/* length (modulo 2^32) of compressed data *\/$/;"	m	struct:log	file:
cli	gdb/mi/mi-cmds.h	/^  struct mi_cli cli;$/;"	m	struct:mi_cmd	typeref:struct:mi_cmd::mi_cli
cli_control_type	gdb/extension-priv.h	/^  enum command_control_type cli_control_type;$/;"	m	struct:extension_language_defn	typeref:enum:extension_language_defn::command_control_type
cli_display_match_list	gdb/cli-out.c	/^cli_display_match_list (char **matches, int len, int max)$/;"	f
cli_interp	gdb/cli/cli-interp.c	/^cli_interp::cli_interp (const char *name)$/;"	f	class:cli_interp
cli_interp_base	gdb/cli/cli-interp.c	/^cli_interp_base::cli_interp_base (const char *name)$/;"	f	class:cli_interp_base
cli_interp_base	gdb/cli/cli-interp.h	/^class cli_interp_base : public interp$/;"	c
cli_interp_factory	gdb/cli/cli-interp.c	/^cli_interp_factory (const char *name)$/;"	f	file:
cli_mld_beep	gdb/cli-out.c	/^cli_mld_beep (const struct match_list_displayer *displayer)$/;"	f	file:
cli_mld_crlf	gdb/cli-out.c	/^cli_mld_crlf (const struct match_list_displayer *displayer)$/;"	f	file:
cli_mld_erase_entire_line	gdb/cli-out.c	/^cli_mld_erase_entire_line (const struct match_list_displayer *displayer)$/;"	f	file:
cli_mld_flush	gdb/cli-out.c	/^cli_mld_flush (const struct match_list_displayer *displayer)$/;"	f	file:
cli_mld_putch	gdb/cli-out.c	/^cli_mld_putch (const struct match_list_displayer *displayer, int ch)$/;"	f	file:
cli_mld_puts	gdb/cli-out.c	/^cli_mld_puts (const struct match_list_displayer *displayer, const char *s)$/;"	f	file:
cli_mld_read_key	gdb/cli-out.c	/^cli_mld_read_key (const struct match_list_displayer *displayer)$/;"	f	file:
cli_on_command_error	gdb/cli/cli-interp.c	/^cli_on_command_error (void)$/;"	f	file:
cli_on_end_stepping_range	gdb/cli/cli-interp.c	/^cli_on_end_stepping_range (void)$/;"	f	file:
cli_on_exited	gdb/cli/cli-interp.c	/^cli_on_exited (int exitstatus)$/;"	f	file:
cli_on_no_history	gdb/cli/cli-interp.c	/^cli_on_no_history (void)$/;"	f	file:
cli_on_normal_stop	gdb/cli/cli-interp.c	/^cli_on_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
cli_on_signal_exited	gdb/cli/cli-interp.c	/^cli_on_signal_exited (enum gdb_signal siggnal)$/;"	f	file:
cli_on_signal_received	gdb/cli/cli-interp.c	/^cli_on_signal_received (enum gdb_signal siggnal)$/;"	f	file:
cli_on_sync_execution_done	gdb/cli/cli-interp.c	/^cli_on_sync_execution_done (void)$/;"	f	file:
cli_on_user_selected_context_changed	gdb/cli/cli-interp.c	/^cli_on_user_selected_context_changed (user_selected_what selection)$/;"	f	file:
cli_out_new	gdb/cli-out.c	/^cli_out_new (struct ui_file *stream)$/;"	f
cli_suppress_notification	gdb/cli/cli-interp.c	/^struct cli_suppress_notification cli_suppress_notification =$/;"	v	typeref:struct:cli_suppress_notification
cli_suppress_notification	gdb/command.h	/^struct cli_suppress_notification$/;"	s
cli_ui_out	gdb/cli-out.c	/^cli_ui_out::cli_ui_out (ui_file *stream, ui_out_flags flags)$/;"	f	class:cli_ui_out
cli_ui_out	gdb/cli-out.h	/^class cli_ui_out : public ui_out$/;"	c
cli_uiout	gdb/mi/mi-common.h	/^  struct ui_out *cli_uiout;$/;"	m	class:final	typeref:struct:final::ui_out
cli_user_command_p	gdb/cli/cli-decode.c	/^cli_user_command_p (struct cmd_list_element *cmd)$/;"	f
client_data	gdb/event-loop.c	/^    gdb_client_data client_data;	\/* Argument to pass to proc.  *\/$/;"	m	struct:file_handler	file:
client_data	gdb/event-loop.c	/^    gdb_client_data client_data;    \/* Argument to async_handler_func.  *\/$/;"	m	struct:async_signal_handler	file:
client_data	gdb/event-loop.c	/^    gdb_client_data client_data;    \/* Argument to async_handler_func.  *\/$/;"	m	struct:gdb_timer	file:
client_data	gdb/event-loop.c	/^    gdb_client_data client_data;$/;"	m	struct:async_event_handler	file:
client_data	gdb/gdbserver/event-loop.c	/^    gdb_client_data client_data;$/;"	m	struct:file_handler	file:
client_state	gdb/gdbserver/server.h	/^  client_state ():$/;"	f	struct:client_state
client_state	gdb/gdbserver/server.h	/^struct client_state$/;"	s
cline	include/coff/sym.h	/^	long	cline;		\/* count of file's line symbols *\/$/;"	m	struct:fdr
clip	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
clips_b	sim/testsuite/sim/sh/clip.s	/^clips_b:$/;"	l
clips_w	sim/testsuite/sim/sh/clip.s	/^clips_w:$/;"	l
clipu_b	sim/testsuite/sim/sh/clip.s	/^clipu_b:$/;"	l
clipu_w	sim/testsuite/sim/sh/clip.s	/^clipu_w:$/;"	l
clk_cascaded	sim/mn10300/dv-mn103tim.c	156;"	d	file:
clk_ioclk	sim/mn10300/dv-mn103tim.c	155;"	d	file:
clk_pin	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned char clk_pin;$/;"	m	struct:m68hc11spi	file:
clobber_millicode_symbols	bfd/elf32-hppa.c	/^clobber_millicode_symbols (struct elf_link_hash_entry *eh,$/;"	f	file:
clobber_regs	gdb/linux-fork.c	/^  int clobber_regs;		\/* True if we should restore saved regs.  *\/$/;"	m	struct:fork_info	file:
clock	libiberty/clock.c	/^clock (void)$/;"	f
clock	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned int clock;$/;"	m	struct:m68hc11spi	file:
clock	sim/mips/sim-main.h	/^  sim_event *clock;$/;"	m	struct:swatch
clock_mask	sim/mn10300/dv-mn103tim.c	154;"	d	file:
clock_prescaler	sim/m68hc11/dv-m68hc11tim.c	/^  signed64      clock_prescaler;$/;"	m	struct:m68hc11tim	file:
clock_ticks	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 clock_ticks, ext_ticks; \/* clock frequencies *\/$/;"	m	struct:tx3904tmr	file:
clock_watchpoint	sim/common/sim-watch.h	/^  clock_watchpoint,$/;"	e	enum:__anon619
clone_agent_expr	gdb/gdbserver/mem-break.c	/^clone_agent_expr (const struct agent_expr *src_ax)$/;"	f	file:
clone_all_breakpoints	gdb/gdbserver/mem-break.c	/^clone_all_breakpoints (struct thread_info *child_thread,$/;"	f
clone_fast_tracepoint	gdb/gdbserver/tracepoint.c	/^clone_fast_tracepoint (struct tracepoint *to, const struct tracepoint *from)$/;"	f	file:
clone_fn	gdb/testsuite/gdb.base/step-over-clone.c	/^clone_fn (void *unused)$/;"	f	file:
clone_fn	gdb/testsuite/gdb.threads/clone-attach-detach.c	/^clone_fn (void *unused)$/;"	f	file:
clone_fn	gdb/testsuite/gdb.threads/clone-thread_db.c	/^clone_fn (void *unused)$/;"	f	file:
clone_inferior_command	gdb/inferior.c	/^clone_inferior_command (const char *args, int from_tty)$/;"	f	file:
clone_momentary_breakpoint	gdb/breakpoint.c	/^clone_momentary_breakpoint (struct breakpoint *orig)$/;"	f
clone_one_breakpoint	gdb/gdbserver/mem-break.c	/^clone_one_breakpoint (const struct breakpoint *src, ptid_t ptid)$/;"	f	file:
clone_pid	gdb/testsuite/gdb.threads/clone-attach-detach.c	/^int clone_pid;$/;"	v
clone_pid	gdb/testsuite/gdb.threads/clone-thread_db.c	/^int clone_pid;$/;"	v
clone_program_space	gdb/progspace.c	/^clone_program_space (struct program_space *dest, struct program_space *src)$/;"	f
close	bfd/opncls.c	/^  int (*close) (struct bfd *abfd, void *stream);$/;"	m	struct:opncls	file:
close	gdb/bfd-target.c	/^target_bfd::close ()$/;"	f	class:target_bfd
close	gdb/bsd-kvm.c	/^bsd_kvm_target::close ()$/;"	f	class:bsd_kvm_target
close	gdb/bsd-uthread.c	/^bsd_uthread_target::close ()$/;"	f	class:bsd_uthread_target
close	gdb/corelow.c	/^core_target::close ()$/;"	f	class:core_target
close	gdb/ctf.c	/^ctf_target::close ()$/;"	f	class:ctf_target
close	gdb/exec.c	/^exec_target::close ()$/;"	f	class:exec_target
close	gdb/gnulib/import/close.c	27;"	d	file:
close	gdb/inf-child.c	/^inf_child_target::close ()$/;"	f	class:inf_child_target
close	gdb/linux-nat.c	/^linux_nat_target::close ()$/;"	f	class:linux_nat_target
close	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::close ()$/;"	f	class:loongarch_linux_nat_target
close	gdb/mi/mi-out.c	/^mi_ui_out::close (ui_out_type type)$/;"	f	class:mi_ui_out
close	gdb/mips-linux-nat.c	/^mips_linux_nat_target::close ()$/;"	f	class:mips_linux_nat_target
close	gdb/proc-utils.h	106;"	d
close	gdb/python/lib/gdb/__init__.py	/^    def close(self):$/;"	m	class:_GdbFile
close	gdb/record-btrace.c	/^record_btrace_target::close ()$/;"	f	class:record_btrace_target
close	gdb/record-full.c	/^record_full_base_target::close ()$/;"	f	class:record_full_base_target
close	gdb/remote-sim.c	/^gdbsim_target::close ()$/;"	f	class:gdbsim_target
close	gdb/remote.c	/^remote_target::close ()$/;"	f	class:remote_target
close	gdb/ser-tcp.c	48;"	d	file:
close	gdb/ser-tcp.c	49;"	d	file:
close	gdb/serial.h	/^    void (*close) (struct serial *);$/;"	m	struct:serial_ops
close	gdb/target.c	/^target_ops::close ()$/;"	f	class:target_ops
close	gdb/tracefile-tfile.c	/^tfile_target::close ()$/;"	f	class:tfile_target
close	gdb/windows-nat.c	/^windows_nat_target::close ()$/;"	f	class:windows_nat_target
close	include/gdb/callback.h	/^  int (*close) (host_callback *,int);$/;"	m	struct:host_callback_struct
close	intl/loadmsgcat.c	461;"	d	file:
close	libiberty/pex-common.h	/^  int (*close) (struct pex_obj *, int);$/;"	m	struct:pex_funcs
close	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf *gzfilebuf::close() {$/;"	f	class:gzfilebuf
close	zlib/contrib/iostream/zfstream.cpp	/^void gzfilestream_common::close() {$/;"	f	class:gzfilestream_common
close	zlib/contrib/iostream2/zstream.h	/^        int close() {$/;"	f	class:izstream
close	zlib/contrib/iostream2/zstream.h	/^        int close() {$/;"	f	class:ozstream
close	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::close()$/;"	f	class:gzfilebuf
close	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::close()$/;"	f	class:gzifstream
close	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::close()$/;"	f	class:gzofstream
close	zlib/gzguts.h	50;"	d
close_char	opcodes/i386-dis.c	/^static char close_char;$/;"	v	file:
close_file_func	zlib/contrib/minizip/ioapi.h	/^typedef int      (ZCALLBACK *close_file_func)     OF((voidpf opaque, voidpf stream));$/;"	t
close_hook_fn	gdb/gnulib/import/fd-hook.h	/^typedef int (*close_hook_fn) (const struct fd_hook *remaining_list,$/;"	t
close_most_fds	gdb/common/filestuff.c	/^close_most_fds (void)$/;"	f
close_nothrow	gdb/gnulib/import/close.c	/^close_nothrow (int fd)$/;"	f	file:
close_nothrow	gdb/gnulib/import/close.c	49;"	d	file:
close_on_cleanup	bfd/dwarf2.c	/^  bfd_boolean close_on_cleanup;$/;"	m	struct:dwarf2_debug	file:
close_on_exec	bfd/bfdio.c	/^close_on_exec (FILE *file)$/;"	f	file:
close_one	bfd/cache.c	/^close_one (void)$/;"	f	file:
close_output	gdb/contrib/excheck.py	/^def close_output(*args):$/;"	f
close_port	sim/erc32/erc32.c	/^close_port()$/;"	f	file:
close_procinfo_files	gdb/procfs.c	/^close_procinfo_files (procinfo *pi)$/;"	f	file:
close_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int close_syscall = SYS_close;$/;"	v
close_with_trace	gdb/proc-api.c	/^close_with_trace (int fd, char *file, int line)$/;"	f
closedir	gdb/gnulib/import/closedir.c	/^closedir (DIR *dirp)$/;"	f
closedir	gdb/gnulib/import/closedir.c	48;"	d	file:
closedir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (closedir);$/;"	v
closedir	gdb/gnulib/import/dirent.in.h	130;"	d
closedir	gdb/gnulib/import/dirent.in.h	131;"	d
closedir	gdb/gnulib/import/dirent.in.h	144;"	d
closedir	gdb/gnulib/import/getcwd.c	100;"	d	file:
closedir	gdb/gnulib/import/glob.c	243;"	d	file:
closedir	gdb/gnulib/import/glob.c	69;"	d	file:
closerror	include/vms/lbr.h	/^  unsigned char closerror[2];$/;"	m	struct:vms_lhd
closure	gdb/value.c	/^      void *closure;$/;"	m	struct:value::__anon2059::__anon2061	file:
cloth	gdb/testsuite/gdb.cp/anon-union.cc	/^    unsigned int cloth;$/;"	m	union:Foo::__anon1923	file:
clr	gdb/testsuite/gdb.disasm/mn10300.s	/^	clr d2$/;"	d
clr_flags_mask	include/opcode/m68hc11.h	/^  unsigned char  clr_flags_mask;$/;"	m	struct:m68hc11_opcode
clr_flags_mask	include/opcode/xgate.h	/^  unsigned char clr_flags_mask; \/* CCR flags cleared.  *\/$/;"	m	struct:xgate_opcode
clr_flags_mask	sim/m68hc11/gencode.c	/^  unsigned char	 clr_flags_mask;$/;"	m	struct:m6811_opcode_def	file:
clrt_1	sim/testsuite/sim/sh/sett.s	/^clrt_1:	set_grs_a5a5$/;"	l
cls32	sim/aarch64/simulator.c	/^cls32 (sim_cpu *cpu)$/;"	f	file:
cls64	sim/aarch64/simulator.c	/^cls64 (sim_cpu *cpu)$/;"	f	file:
clunker	gdb/testsuite/gdb.base/cvexpr.c	/^enum {chevy, ford} clunker;$/;"	v	typeref:enum:__anon2031
clunker	gdb/testsuite/gdb.base/exprs.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	v	typeref:enum:cars
clunker	gdb/testsuite/gdb.base/ptype.c	/^enum {chevy, ford} clunker;$/;"	v	typeref:enum:__anon2016
clunker	gdb/testsuite/gdb.base/setvar.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	v	typeref:enum:cars
clunker	gdb/testsuite/gdb.base/whatis.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	v	typeref:enum:cars
clz	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
clz	sim/aarch64/simulator.c	/^clz (uint64_t val, unsigned size)$/;"	f	file:
clz32	sim/aarch64/simulator.c	/^clz32 (sim_cpu *cpu)$/;"	f	file:
clz64	sim/aarch64/simulator.c	/^clz64 (sim_cpu *cpu)$/;"	f	file:
cmd	bfd/hppabsd-core.c	/^  char cmd[MAXCOMLEN + 1];$/;"	m	struct:hppabsd_core_struct	file:
cmd	bfd/hpux-core.c	/^  char cmd[MAXCOMLEN + 1];$/;"	m	struct:hpux_core_struct	file:
cmd	bfd/irix-core.c	/^  char cmd[CORE_NAMESIZE];$/;"	m	struct:sgi_core_struct	file:
cmd	bfd/lynx-core.c	/^  char cmd[PNMLEN + 1];$/;"	m	struct:lynx_core_struct	file:
cmd	bfd/osf-core.c	/^  char cmd[MAXCOMLEN + 1];$/;"	m	struct:osf_core_struct	file:
cmd	gdb/gdbserver/mem-break.c	/^  struct agent_expr *cmd;$/;"	m	struct:point_command_list	typeref:struct:point_command_list::agent_expr	file:
cmd	gdb/mi/mi-cmds.h	/^  const char *cmd;$/;"	m	struct:mi_cli
cmd	gdb/mi/mi-parse.h	/^    const struct mi_cmd *cmd;$/;"	m	struct:mi_parse	typeref:struct:mi_parse::mi_cmd
cmd	gdb/tui/tui.c	/^  const char *cmd;$/;"	m	struct:tui_char_command	file:
cmd	include/mach-o/external.h	/^  unsigned char cmd[4];         \/* The type of load command.  *\/$/;"	m	struct:mach_o_load_command_external
cmd	libiberty/simple-object-mach-o.c	/^  unsigned char cmd[4];		\/* The type of load command (LC_SEGMENT).  *\/$/;"	m	struct:mach_o_segment_command_32	file:
cmd	libiberty/simple-object-mach-o.c	/^  unsigned char cmd[4];		\/* The type of load command (LC_SEGMENT_64).  *\/$/;"	m	struct:mach_o_segment_command_64	file:
cmd	libiberty/simple-object-mach-o.c	/^  unsigned char cmd[4];		\/* The type of load command.  *\/$/;"	m	struct:mach_o_load_command	file:
cmd_bigqtbuffer_circular	gdb/gdbserver/tracepoint.c	/^cmd_bigqtbuffer_circular (char *own_buf)$/;"	f	file:
cmd_bigqtbuffer_size	gdb/gdbserver/tracepoint.c	/^cmd_bigqtbuffer_size (char *own_buf)$/;"	f	file:
cmd_buf	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char cmd_buf[IPA_CMD_BUF_SIZE];$/;"	v
cmd_buf	gdb/gdbserver/tracepoint.c	136;"	d	file:
cmd_bytecode	gdb/breakpoint.h	/^  agent_expr_up cmd_bytecode;$/;"	m	class:bp_location
cmd_cfunc_eq	gdb/cli/cli-decode.c	/^cmd_cfunc_eq (struct cmd_list_element *cmd, cmd_const_cfunc_ftype *cfunc)$/;"	f
cmd_class	gdb/guile/scm-cmd.c	/^  enum command_class cmd_class;$/;"	m	struct:_command_smob	typeref:enum:_command_smob::command_class	file:
cmd_class	gdb/guile/scm-param.c	/^  enum command_class cmd_class;$/;"	m	struct:_param_smob	typeref:enum:_param_smob::command_class	file:
cmd_const_cfunc_ftype	gdb/command.h	/^typedef void cmd_const_cfunc_ftype (const char *args, int from_tty);$/;"	t
cmd_const_sfunc_ftype	gdb/command.h	/^typedef void cmd_const_sfunc_ftype (const char *args, int from_tty,$/;"	t
cmd_deprecated	gdb/cli/cli-decode.h	/^    unsigned int cmd_deprecated : 1;$/;"	m	struct:cmd_list_element
cmd_func	gdb/cli/cli-decode.c	/^cmd_func (struct cmd_list_element *cmd, const char *args, int from_tty)$/;"	f
cmd_func_p	gdb/cli/cli-decode.c	/^cmd_func_p (struct cmd_list_element *cmd)$/;"	f
cmd_list_element	gdb/cli/cli-decode.h	/^    cmd_list_element (const char *name_, enum command_class theclass_,$/;"	f	struct:cmd_list_element
cmd_list_element	gdb/cli/cli-decode.h	/^struct cmd_list_element$/;"	s
cmd_name	gdb/guile/scm-cmd.c	/^  char *cmd_name;$/;"	m	struct:_command_smob	file:
cmd_name	gdb/guile/scm-param.c	/^  char *cmd_name;$/;"	m	struct:_param_smob	file:
cmd_param_changed	gdb/mi/mi-main.h	/^  int cmd_param_changed;$/;"	m	struct:mi_suppress_notification
cmd_pointer	gdb/cli/cli-decode.h	/^    struct cmd_list_element *cmd_pointer = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
cmd_qtbuffer	gdb/gdbserver/tracepoint.c	/^cmd_qtbuffer (char *own_buf)$/;"	f	file:
cmd_qtdisconnected	gdb/gdbserver/tracepoint.c	/^cmd_qtdisconnected (char *own_buf)$/;"	f	file:
cmd_qtdp	gdb/gdbserver/tracepoint.c	/^cmd_qtdp (char *own_buf)$/;"	f	file:
cmd_qtdpsrc	gdb/gdbserver/tracepoint.c	/^cmd_qtdpsrc (char *own_buf)$/;"	f	file:
cmd_qtdv	gdb/gdbserver/tracepoint.c	/^cmd_qtdv (char *own_buf)$/;"	f	file:
cmd_qtenable_disable	gdb/gdbserver/tracepoint.c	/^cmd_qtenable_disable (char *own_buf, int enable)$/;"	f	file:
cmd_qtfp	gdb/gdbserver/tracepoint.c	/^cmd_qtfp (char *packet)$/;"	f	file:
cmd_qtframe	gdb/gdbserver/tracepoint.c	/^cmd_qtframe (char *own_buf)$/;"	f	file:
cmd_qtfstm	gdb/gdbserver/tracepoint.c	/^cmd_qtfstm (char *packet)$/;"	f	file:
cmd_qtfv	gdb/gdbserver/tracepoint.c	/^cmd_qtfv (char *packet)$/;"	f	file:
cmd_qtinit	gdb/gdbserver/tracepoint.c	/^cmd_qtinit (char *packet)$/;"	f	file:
cmd_qtminftpilen	gdb/gdbserver/tracepoint.c	/^cmd_qtminftpilen (char *packet)$/;"	f	file:
cmd_qtnotes	gdb/gdbserver/tracepoint.c	/^cmd_qtnotes (char *own_buf)$/;"	f	file:
cmd_qtp	gdb/gdbserver/tracepoint.c	/^cmd_qtp (char *own_buf)$/;"	f	file:
cmd_qtro	gdb/gdbserver/tracepoint.c	/^cmd_qtro (char *own_buf)$/;"	f	file:
cmd_qtsp	gdb/gdbserver/tracepoint.c	/^cmd_qtsp (char *packet)$/;"	f	file:
cmd_qtsstm	gdb/gdbserver/tracepoint.c	/^cmd_qtsstm (char *packet)$/;"	f	file:
cmd_qtstart	gdb/gdbserver/tracepoint.c	/^cmd_qtstart (char *packet)$/;"	f	file:
cmd_qtstatus	gdb/gdbserver/tracepoint.c	/^cmd_qtstatus (char *packet)$/;"	f	file:
cmd_qtstmat	gdb/gdbserver/tracepoint.c	/^cmd_qtstmat (char *packet)$/;"	f	file:
cmd_qtstop	gdb/gdbserver/tracepoint.c	/^cmd_qtstop (char *packet)$/;"	f	file:
cmd_qtsv	gdb/gdbserver/tracepoint.c	/^cmd_qtsv (char *packet)$/;"	f	file:
cmd_qtv	gdb/gdbserver/tracepoint.c	/^cmd_qtv (char *own_buf)$/;"	f	file:
cmd_record_btrace_bts_start	gdb/record-btrace.c	/^cmd_record_btrace_bts_start (const char *args, int from_tty)$/;"	f	file:
cmd_record_btrace_pt_start	gdb/record-btrace.c	/^cmd_record_btrace_pt_start (const char *args, int from_tty)$/;"	f	file:
cmd_record_btrace_start	gdb/record-btrace.c	/^cmd_record_btrace_start (const char *args, int from_tty)$/;"	f	file:
cmd_record_call_history	gdb/record.c	/^cmd_record_call_history (const char *arg, int from_tty)$/;"	f	file:
cmd_record_delete	gdb/record.c	/^cmd_record_delete (const char *args, int from_tty)$/;"	f	file:
cmd_record_full_restore	gdb/record-full.c	/^cmd_record_full_restore (const char *args, int from_tty)$/;"	f	file:
cmd_record_full_start	gdb/record-full.c	/^cmd_record_full_start (const char *args, int from_tty)$/;"	f	file:
cmd_record_goto	gdb/record.c	/^cmd_record_goto (const char *arg, int from_tty)$/;"	f	file:
cmd_record_goto_begin	gdb/record.c	/^cmd_record_goto_begin (const char *arg, int from_tty)$/;"	f	file:
cmd_record_goto_end	gdb/record.c	/^cmd_record_goto_end (const char *arg, int from_tty)$/;"	f	file:
cmd_record_insn_history	gdb/record.c	/^cmd_record_insn_history (const char *arg, int from_tty)$/;"	f	file:
cmd_record_save	gdb/record.c	/^cmd_record_save (const char *args, int from_tty)$/;"	f	file:
cmd_record_start	gdb/record.c	/^cmd_record_start (const char *args, int from_tty)$/;"	f	file:
cmd_record_stop	gdb/record.c	/^cmd_record_stop (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace	gdb/record-btrace.c	/^cmd_set_record_btrace (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace_bts	gdb/record-btrace.c	/^cmd_set_record_btrace_bts (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace_cpu	gdb/record-btrace.c	/^cmd_set_record_btrace_cpu (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace_cpu_auto	gdb/record-btrace.c	/^cmd_set_record_btrace_cpu_auto (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace_cpu_none	gdb/record-btrace.c	/^cmd_set_record_btrace_cpu_none (const char *args, int from_tty)$/;"	f	file:
cmd_set_record_btrace_pt	gdb/record-btrace.c	/^cmd_set_record_btrace_pt (const char *args, int from_tty)$/;"	f	file:
cmd_show_list	gdb/cli/cli-setshow.c	/^cmd_show_list (struct cmd_list_element *list, int from_tty, const char *prefix)$/;"	f
cmd_show_record_btrace	gdb/record-btrace.c	/^cmd_show_record_btrace (const char *args, int from_tty)$/;"	f	file:
cmd_show_record_btrace_bts	gdb/record-btrace.c	/^cmd_show_record_btrace_bts (const char *args, int from_tty)$/;"	f	file:
cmd_show_record_btrace_cpu	gdb/record-btrace.c	/^cmd_show_record_btrace_cpu (const char *args, int from_tty)$/;"	f	file:
cmd_show_record_btrace_pt	gdb/record-btrace.c	/^cmd_show_record_btrace_pt (const char *args, int from_tty)$/;"	f	file:
cmd_show_replay_memory_access	gdb/record-btrace.c	/^cmd_show_replay_memory_access (struct ui_file *file, int from_tty,$/;"	f	file:
cmd_start	gdb/mi/mi-parse.h	/^    struct mi_timestamp *cmd_start;$/;"	m	struct:mi_parse	typeref:struct:mi_parse::mi_timestamp
cmd_strings	gdb/tracepoint.h	/^  std::vector<char *> cmd_strings;$/;"	m	struct:uploaded_tp
cmd_type	gdb/cli/cli-decode.c	/^cmd_type (struct cmd_list_element *cmd)$/;"	f
cmd_types	gdb/command.h	/^cmd_types;$/;"	t	typeref:enum:cmd_types
cmd_types	gdb/command.h	/^typedef enum cmd_types$/;"	g
cmdarg	gdb/main.c	/^  cmdarg (cmdarg_kind type_, char *string_)$/;"	f	struct:cmdarg
cmdarg	gdb/main.c	/^struct cmdarg$/;"	s	file:
cmdarg_kind	gdb/main.c	/^enum cmdarg_kind$/;"	g	file:
cmdline_location	sim/h8300/compile.c	/^cmdline_location()$/;"	f	file:
cmdline_t	gdb/go32-nat.c	/^} cmdline_t;$/;"	t	typeref:struct:__anon1830	file:
cmdlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *cmdlist;$/;"	v	typeref:struct:cmd_list_element
cmdpy_completer	gdb/python/py-cmd.c	/^cmdpy_completer (struct cmd_list_element *command,$/;"	f	file:
cmdpy_completer	gdb/python/py-cmd.c	/^struct cmdpy_completer$/;"	s	file:
cmdpy_completer_handle_brkchars	gdb/python/py-cmd.c	/^cmdpy_completer_handle_brkchars (struct cmd_list_element *command,$/;"	f	file:
cmdpy_completer_helper	gdb/python/py-cmd.c	/^cmdpy_completer_helper (struct cmd_list_element *command,$/;"	f	file:
cmdpy_destroyer	gdb/python/py-cmd.c	/^cmdpy_destroyer (struct cmd_list_element *self, void *context)$/;"	f	file:
cmdpy_dont_repeat	gdb/python/py-cmd.c	/^cmdpy_dont_repeat (PyObject *self, PyObject *args)$/;"	f	file:
cmdpy_function	gdb/python/py-cmd.c	/^cmdpy_function (struct cmd_list_element *command,$/;"	f	file:
cmdpy_init	gdb/python/py-cmd.c	/^cmdpy_init (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
cmdpy_object	gdb/python/py-cmd.c	/^struct cmdpy_object$/;"	s	file:
cmdpy_object	gdb/python/py-cmd.c	/^typedef struct cmdpy_object cmdpy_object;$/;"	t	typeref:struct:cmdpy_object	file:
cmdpy_object_methods	gdb/python/py-cmd.c	/^static PyMethodDef cmdpy_object_methods[] =$/;"	v	file:
cmdpy_object_type	gdb/python/py-cmd.c	/^PyTypeObject cmdpy_object_type =$/;"	v
cmdscm_add_completion	gdb/guile/scm-cmd.c	/^cmdscm_add_completion (SCM completion, completion_tracker &tracker)$/;"	f	file:
cmdscm_bad_completion_result	gdb/guile/scm-cmd.c	/^cmdscm_bad_completion_result (const char *msg, SCM completion)$/;"	f	file:
cmdscm_completer	gdb/guile/scm-cmd.c	/^cmdscm_completer (struct cmd_list_element *command,$/;"	f	file:
cmdscm_completer	gdb/guile/scm-cmd.c	/^struct cmdscm_completer$/;"	s	file:
cmdscm_completers	gdb/guile/scm-cmd.c	/^static const struct cmdscm_completer cmdscm_completers[] =$/;"	v	typeref:struct:cmdscm_completer	file:
cmdscm_destroyer	gdb/guile/scm-cmd.c	/^cmdscm_destroyer (struct cmd_list_element *self, void *context)$/;"	f	file:
cmdscm_function	gdb/guile/scm-cmd.c	/^cmdscm_function (struct cmd_list_element *command,$/;"	f	file:
cmdscm_get_command_arg_unsafe	gdb/guile/scm-cmd.c	/^cmdscm_get_command_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
cmdscm_get_command_smob_arg_unsafe	gdb/guile/scm-cmd.c	/^cmdscm_get_command_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
cmdscm_get_valid_command_smob_arg_unsafe	gdb/guile/scm-cmd.c	/^cmdscm_get_valid_command_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
cmdscm_is_command	gdb/guile/scm-cmd.c	/^cmdscm_is_command (SCM scm)$/;"	f	file:
cmdscm_is_valid	gdb/guile/scm-cmd.c	/^cmdscm_is_valid (command_smob *c_smob)$/;"	f	file:
cmdscm_make_command_smob	gdb/guile/scm-cmd.c	/^cmdscm_make_command_smob (void)$/;"	f	file:
cmdscm_print_command_smob	gdb/guile/scm-cmd.c	/^cmdscm_print_command_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
cmdscm_release_command	gdb/guile/scm-cmd.c	/^cmdscm_release_command (command_smob *c_smob)$/;"	f	file:
cmdset	sim/common/dv-cfi.c	/^  const struct cfi_cmdset *cmdset;$/;"	m	struct:cfi	typeref:struct:cfi::cfi_cmdset	file:
cmdset_intel_read	sim/common/dv-cfi.c	/^cmdset_intel_read (struct hw *me, struct cfi *cfi, void *dest,$/;"	f	file:
cmdset_intel_setup	sim/common/dv-cfi.c	/^cmdset_intel_setup (struct hw *me, struct cfi *cfi)$/;"	f	file:
cmdset_intel_write	sim/common/dv-cfi.c	/^cmdset_intel_write (struct hw *me, struct cfi *cfi, const void *source,$/;"	f	file:
cmdsize	include/mach-o/external.h	/^  unsigned char cmdsize[4];     \/* Size in bytes of entire command.  *\/$/;"	m	struct:mach_o_load_command_external
cmdsize	libiberty/simple-object-mach-o.c	/^  unsigned char cmdsize[4];	\/* Size in bytes of entire command.  *\/$/;"	m	struct:mach_o_load_command	file:
cmdsize	libiberty/simple-object-mach-o.c	/^  unsigned char cmdsize[4];	\/* Size in bytes of entire command.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
cmdsize	libiberty/simple-object-mach-o.c	/^  unsigned char cmdsize[4];	\/* Size in bytes of entire command.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
cminus	gdb/testsuite/gdb.trace/collection.c	/^             c8,  c9,  c10, c11, c12, c13, c14, c15, cminus;$/;"	v
cmp	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
cmp	sim/h8300/writecode.c	/^cmp (p, a, s)$/;"	f	file:
cmp2fcc	sim/mn10300/interp.c	/^cmp2fcc (int res)$/;"	f	file:
cmp_b_abs16_abs16	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_abs16_abs16:$/;"	l
cmp_b_abs32_abs32	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_abs32_abs32:$/;"	l
cmp_b_disp16_disp16	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_disp16_disp16:$/;"	l
cmp_b_disp2_disp2	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_disp2_disp2:$/;"	l
cmp_b_disp32_disp32	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_disp32_disp32:$/;"	l
cmp_b_imm8_rdind	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_rdind:$/;"	l
cmp_b_imm8_rdpostdec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_rdpostdec:$/;"	l
cmp_b_imm8_rdpostinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_rdpostinc:$/;"	l
cmp_b_imm8_rdpredec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_rdpredec:$/;"	l
cmp_b_imm8_rdpreinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_rdpreinc:$/;"	l
cmp_b_imm8_reg8	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_imm8_reg8:$/;"	l
cmp_b_indexb16_indexb16	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexb16_indexb16:$/;"	l
cmp_b_indexb32_indexb32	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexb32_indexb32:$/;"	l
cmp_b_indexl16_indexl16	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexl16_indexl16:$/;"	l
cmp_b_indexl32_indexl32	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexl32_indexl32:$/;"	l
cmp_b_indexw16_indexw16	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexw16_indexw16:$/;"	l
cmp_b_indexw32_indexw32	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_indexw32_indexw32:$/;"	l
cmp_b_reg8_rdind	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_rdind:$/;"	l
cmp_b_reg8_rdpostdec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_rdpostdec:$/;"	l
cmp_b_reg8_rdpostinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_rdpostinc:$/;"	l
cmp_b_reg8_rdpredec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_rdpredec:$/;"	l
cmp_b_reg8_rdpreinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_rdpreinc:$/;"	l
cmp_b_reg8_reg8	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_reg8_reg8:$/;"	l
cmp_b_rsind_rdind	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_rsind_rdind:$/;"	l
cmp_b_rspostdec_rdpostdec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_rspostdec_rdpostdec:$/;"	l
cmp_b_rspostinc_rdpostinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_rspostinc_rdpostinc:$/;"	l
cmp_b_rspredec_predec	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_rspredec_predec:$/;"	l
cmp_b_rspreinc_rdpreinc	sim/testsuite/sim/h8300/cmpb.s	/^cmp_b_rspreinc_rdpreinc:$/;"	l
cmp_eh_frame_hdr	bfd/elf-eh-frame.c	/^cmp_eh_frame_hdr (const void *a, const void *b)$/;"	f	file:
cmp_fdrtab_entry	bfd/ecofflink.c	/^cmp_fdrtab_entry (const void * leftp, const void * rightp)$/;"	f	file:
cmp_l_imm16	sim/testsuite/sim/h8300/cmpl.s	/^cmp_l_imm16:$/;"	l
cmp_l_imm3	sim/testsuite/sim/h8300/cmpl.s	/^cmp_l_imm3:			; $/;"	l
cmp_name	gdb/solib-dsbt.c	/^cmp_name (const asymbol *sym, const void *data)$/;"	f	file:
cmp_name	gdb/solib-frv.c	/^cmp_name (const asymbol *sym, const void *data)$/;"	f	file:
cmp_name_and_sec_flags	gdb/solib-svr4.c	/^cmp_name_and_sec_flags (const asymbol *sym, const void *data)$/;"	f	file:
cmp_opcode	sim/m68hc11/gencode.c	/^cmp_opcode (const void *e1, const void *e2)$/;"	f
cmp_struct01	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^int cmp_struct01 (struct struct01 a, struct struct01 b)$/;"	f
cmp_struct02	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^int cmp_struct02 (struct struct02 a, struct struct02 b)$/;"	f
cmp_struct03	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^int cmp_struct03 (struct struct03 a, struct struct03 b)$/;"	f
cmp_struct04	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^int cmp_struct04 (struct struct04 a, struct struct04 b)$/;"	f
cmp_symtabs	gdb/cli/cli-cmds.c	/^cmp_symtabs (const symtab_and_line &sala, const symtab_and_line &salb)$/;"	f	file:
cmp_tests	gdb/testsuite/gdb.disasm/am33.s	/^cmp_tests:$/;"	l
cmp_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^cmp_tests:$/;"	l
cmp_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^cmp_tests:$/;"	l
cmp_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^cmp_tests:$/;"	l
cmp_thread_t	gdb/darwin-nat.c	/^cmp_thread_t (const void *l, const void *r)$/;"	f	file:
cmp_timer_event	sim/m68hc11/dv-m68hc11tim.c	/^  struct hw_event *cmp_timer_event;$/;"	m	struct:m68hc11tim	typeref:struct:m68hc11tim::hw_event	file:
cmp_w_imm16	sim/testsuite/sim/h8300/cmpw.s	/^cmp_w_imm16:			; cmp.w immediate not available in h8300 mode.$/;"	l
cmp_w_imm16_less_than_zero	sim/testsuite/sim/h8300/cmpw.s	/^cmp_w_imm16_less_than_zero:	; Test for less-than-zero immediate$/;"	l
cmp_w_imm3	sim/testsuite/sim/h8300/cmpw.s	/^cmp_w_imm3:			; $/;"	l
cmp_w_reg	sim/testsuite/sim/h8300/cmpl.s	/^cmp_w_reg:$/;"	l
cmp_w_reg	sim/testsuite/sim/h8300/cmpw.s	/^cmp_w_reg:$/;"	l
cmp_xy	opcodes/s12z-dis.c	/^cmp_xy (bfd_vma memaddr ATTRIBUTE_UNUSED, struct disassemble_info* info)$/;"	f	file:
cmpdf	sim/common/cgen-accfp.c	/^cmpdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
cmpdf	sim/common/cgen-fpu.h	/^  CGEN_FP_CMP (*cmpdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
cmpib_cond_64_names	opcodes/hppa-dis.c	/^static const char *const cmpib_cond_64_names[] =$/;"	v	file:
cmpindexentry	bfd/syms.c	/^cmpindexentry (const void *a, const void *b)$/;"	f	file:
cmpsf	sim/common/cgen-accfp.c	/^cmpsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
cmpsf	sim/common/cgen-fpu.h	/^  CGEN_FP_CMP (*cmpsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
cmptf	sim/common/cgen-fpu.h	/^  CGEN_FP_CMP (*cmptf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
cmpu	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
cmpxchg	gdb/gdbserver/tracepoint.c	1396;"	d	file:
cmpxf	sim/common/cgen-fpu.h	/^  CGEN_FP_CMP (*cmpxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
cmse_entry_fct_p	bfd/elf32-arm.c	/^cmse_entry_fct_p (struct elf32_arm_link_hash_entry *hash)$/;"	f	file:
cmse_implib	bfd/bfd-in.h	/^  int cmse_implib;$/;"	m	struct:elf32_arm_params
cmse_implib	bfd/bfd-in2.h	/^  int cmse_implib;$/;"	m	struct:elf32_arm_params
cmse_implib	bfd/elf32-arm.c	/^  int cmse_implib;$/;"	m	struct:elf32_arm_link_hash_table	file:
cmse_scan	bfd/elf32-arm.c	/^cmse_scan (bfd *input_bfd, struct elf32_arm_link_hash_table *htab,$/;"	f	file:
cmse_stub_sec	bfd/elf32-arm.c	/^  asection *cmse_stub_sec;$/;"	m	struct:elf32_arm_link_hash_table	file:
cn	libiberty/safe-ctype.c	127;"	d	file:
cnt	sim/bfin/dv-bfin_wdog.c	/^  bu32 cnt, stat;$/;"	m	struct:bfin_wdog	file:
cntnames	gdb/ser-go32.c	/^static char *cntnames[NCNT] =$/;"	v	file:
cntr0	sim/bfin/dv-bfin_pfmon.c	/^  bu32 cntr0, cntr1;$/;"	m	struct:bfin_pfmon	file:
cntr1	sim/bfin/dv-bfin_pfmon.c	/^  bu32 cntr0, cntr1;$/;"	m	struct:bfin_pfmon	file:
cntrl_c	sim/common/nrun.c	/^cntrl_c (int sig)$/;"	f	file:
cntrl_c	sim/ppc/main.c	/^cntrl_c(int sig)$/;"	f	file:
cntrl_c_simulation	sim/ppc/psim.c	/^cntrl_c_simulation(void *data)$/;"	f	file:
cnts	gdb/ser-go32.c	/^static size_t cnts[NCNT];$/;"	v	file:
cnvt_tmsfloat_ieee	opcodes/tic30-dis.c	/^cnvt_tmsfloat_ieee (unsigned long tmsfloat, int size, float *ieeefloat)$/;"	f	file:
coalesce_shared_literal	bfd/elf32-xtensa.c	/^coalesce_shared_literal (asection *sec,$/;"	f	file:
cobol_main	include/coff/sym.h	/^	unsigned cobol_main:1;	\/* symbol is a cobol main procedure *\/$/;"	m	struct:ecoff_extr
code	bfd/doc/chew.c	/^  stinst_type *code;$/;"	m	struct:dict_struct	file:
code	bfd/elf32-m68hc11.c	/^  unsigned char code;$/;"	m	struct:m68hc11_direct_relax	file:
code	gdb/gdbtypes.h	/^  ENUM_BITFIELD(type_code) code : 8;$/;"	m	struct:main_type
code	gdb/gnu-nat.c	/^    int code, subcode;$/;"	m	struct:exc_state	file:
code	gdb/m68hc11-tdep.c	/^  unsigned short code[MAX_CODES];$/;"	m	struct:insn_sequence	file:
code	gdb/python/py-breakpoint.c	/^  int code;$/;"	m	struct:pybp_code	file:
code	gdb/python/py-type.c	/^  enum type_code code;$/;"	m	struct:pyty_code	typeref:enum:pyty_code::type_code	file:
code	gdb/ser-unix.c	/^  int code;$/;"	m	struct:__anon1634	file:
code	gdb/testsuite/gdb.base/signull.c	/^code_t *volatile code;$/;"	v
code	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^    integer :: code$/;"	k	type:t_State
code	include/opcode/arc.h	/^  unsigned code;$/;"	m	struct:arc_flag_operand
code	include/opcode/h8300.h	/^struct code $/;"	s
code	include/opcode/metag.h	/^  enum scond_code code;$/;"	m	struct:__anon1254	typeref:enum:__anon1254::scond_code
code	include/opcode/ns32k.h	/^  ns32k_opcodeT code;		\/* op-code (may be > 8 bits!) *\/$/;"	m	struct:not_wot
code	include/opcode/pyr.h	/^  unsigned char     code;	\/* op-code (always 6(?) bits *\/$/;"	m	struct:pyr_datum
code	include/opcode/vax.h	/^  vax_opcodeT       code;	\/* op-code (may be > 8 bits!) *\/$/;"	m	struct:vot_wot
code	include/opcode/visium.h	/^  int code;$/;"	m	struct:cc_entry
code	include/opcode/visium.h	/^  unsigned char code;$/;"	m	struct:reg_entry
code	include/opcode/visium.h	/^  unsigned code;$/;"	m	struct:opcode_entry
code	libiberty/cp-demangle.c	/^  char code;$/;"	m	struct:d_standard_sub_info	file:
code	libiberty/cp-demangle.h	/^  const char *code;$/;"	m	struct:demangle_operator_info
code	sim/avr/interp.c	/^  enum avr_opcode code : 8;$/;"	m	struct:avr_insn_cell	typeref:enum:avr_insn_cell::avr_opcode	file:
code	sim/igen/igen.h	/^  igen_code code;$/;"	m	struct:_igen_gen_options
code	sim/igen/ld-insn.h	/^  table_entry *code;$/;"	m	struct:_function_entry
code	sim/igen/ld-insn.h	/^  table_entry *code;$/;"	m	struct:_insn_entry
code	sim/igen/ld-insn.h	/^  table_entry *code;$/;"	m	struct:_model_data
code	sim/ppc/igen.c	/^igen_code code = generate_calls;$/;"	v
code	sim/ppc/vm.c	/^  core_map *code;$/;"	m	struct:_vm_instruction_map	file:
code	sim/sh/gencode.c	/^  const char *code;$/;"	m	struct:__anon484	file:
code	zlib/contrib/infback9/inftree9.h	/^} code;$/;"	t	typeref:struct:__anon987
code	zlib/deflate.h	/^        ush  code;       \/* bit string *\/$/;"	m	union:ct_data_s::__anon980
code	zlib/examples/enough.c	/^local int *code;        \/* number of symbols assigned to each bit length *\/$/;"	v
code	zlib/inftrees.h	/^} code;$/;"	t	typeref:struct:__anon983
code1	include/opcode/m68hc11.h	/^  unsigned char code1;$/;"	m	struct:m68hc12_opcode_alias
code2	include/opcode/m68hc11.h	/^  unsigned char code2;$/;"	m	struct:m68hc12_opcode_alias
code_addr	gdb/frame.h	/^  CORE_ADDR code_addr;$/;"	m	struct:frame_id
code_addr_p	gdb/frame.h	/^  unsigned int code_addr_p : 1;$/;"	m	struct:frame_id
code_addr_reg_type	gdb/m32c-tdep.c	/^  struct type *data_addr_reg_type, *code_addr_reg_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
code_address	include/vms/esdf.h	/^  unsigned char code_address[8];$/;"	m	struct:vms_esdf
code_align	bfd/elf-eh-frame.c	/^  bfd_vma code_align;$/;"	m	struct:cie	file:
code_align	gdb/dwarf2-frame.h	/^  const ULONGEST code_align;$/;"	m	struct:dwarf2_frame_state
code_alignment_factor	gdb/dwarf2-frame.c	/^  ULONGEST code_alignment_factor;$/;"	m	struct:dwarf2_cie	file:
code_base	sim/rl78/trace.c	/^static bfd_vma     code_base = 0;$/;"	v	file:
code_base	sim/rx/trace.c	/^static bfd_vma     code_base = 0;$/;"	v	file:
code_begin	gdb/testsuite/gdb.base/jitreader.c	/^  uintptr_t code_begin;$/;"	m	struct:reader_state	file:
code_cache_enabled	gdb/target-dcache.c	/^static int code_cache_enabled = 1;$/;"	v	file:
code_cache_enabled_1	gdb/target-dcache.c	/^static int code_cache_enabled_1 = 1;$/;"	v	file:
code_cache_enabled_p	gdb/target-dcache.c	/^code_cache_enabled_p (void)$/;"	f
code_callback_ra	sim/ppc/emul_chirp.c	/^  unsigned_word code_callback_ra;$/;"	m	struct:_os_emul_data	file:
code_callback_va	sim/ppc/emul_chirp.c	/^  unsigned_word code_callback_va;$/;"	m	struct:_os_emul_data	file:
code_client_ra	sim/ppc/emul_chirp.c	/^  unsigned_word code_client_ra;$/;"	m	struct:_os_emul_data	file:
code_client_va	sim/ppc/emul_chirp.c	/^  unsigned_word code_client_va;$/;"	m	struct:_os_emul_data	file:
code_data	gdb/testsuite/gdb.linespec/cpls.cc	/^int code_data = 0;$/;"	v
code_descriptor	gdb/testsuite/gdb.base/signull.c	/^  code_entry_point, code_descriptor, data_read, data_write$/;"	e	enum:tests	file:
code_end	bfd/doc/chew.c	/^  int code_end;$/;"	m	struct:dict_struct	file:
code_end	gdb/testsuite/gdb.base/jitreader.c	/^  uintptr_t code_end;$/;"	m	struct:reader_state	file:
code_entry_point	gdb/testsuite/gdb.base/signull.c	/^  code_entry_point, code_descriptor, data_read, data_write$/;"	e	enum:tests	file:
code_for_catch_exception	gdb/stubs/sh-stub.c	/^static __inline__ void code_for_catch_exception(int n) $/;"	f	file:
code_for_qualifier	libiberty/cplus-dem.c	/^code_for_qualifier (int c)$/;"	f	file:
code_function	gdb/testsuite/gdb.linespec/cpls.cc	/^code_function ()$/;"	f
code_length	bfd/doc/chew.c	/^  int code_length;$/;"	m	struct:dict_struct	file:
code_limit	include/mach-o/codesign.h	/^  unsigned char code_limit[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
code_limit	include/mach-o/codesign.h	/^  unsigned int code_limit;$/;"	m	struct:mach_o_codesign_codedirectory_v1
code_loop_ra	sim/ppc/emul_chirp.c	/^  unsigned_word code_loop_ra;$/;"	m	struct:_os_emul_data	file:
code_loop_va	sim/ppc/emul_chirp.c	/^  unsigned_word code_loop_va;$/;"	m	struct:_os_emul_data	file:
code_model	bfd/elf32-msp430.c	/^code_model (int model)$/;"	f	file:
code_model	gdb/msp430-tdep.c	/^  int code_model;$/;"	m	struct:gdbarch_tdep	file:
code_of_frame_writable	gdb/gdbarch.c	/^  gdbarch_code_of_frame_writable_ftype *code_of_frame_writable;$/;"	m	struct:gdbarch	file:
code_offset	sim/ppc/emul_chirp.c	/^  unsigned_word code_offset;$/;"	m	struct:_os_emul_data	file:
code_only	include/som/internal.h	/^  unsigned int code_only : 1;$/;"	m	struct:som_subspace_dictionary_record
code_ra	sim/ppc/emul_chirp.c	/^  unsigned_word code_ra;$/;"	m	struct:_os_emul_data	file:
code_record	sim/igen/ld-insn.c	/^  code_record,$/;"	e	enum:__anon591	file:
code_section	bfd/vms-alpha.c	/^  asection *code_section;$/;"	m	struct:vms_symbol_entry	file:
code_section	sim/rl78/trace.c	/^static asection *  code_section = NULL;$/;"	v	file:
code_section	sim/rx/trace.c	/^static asection *  code_section = NULL;$/;"	v	file:
code_signature_offset	include/mach-o/external.h	/^  unsigned char code_signature_offset[8];$/;"	m	struct:mach_o_dyld_cache_header_external
code_signature_size	include/mach-o/external.h	/^  unsigned char code_signature_size[8];$/;"	m	struct:mach_o_dyld_cache_header_external
code_t	gdb/testsuite/gdb.base/signull.c	/^typedef long code_t (void);$/;"	t	file:
code_t	zlib/examples/enough.c	/^typedef unsigned long long code_t;  \/* type for bit pattern counting *\/$/;"	t	file:
code_va	sim/ppc/emul_chirp.c	/^  unsigned_word code_va;$/;"	m	struct:_os_emul_data	file:
code_value	bfd/vms-alpha.c	/^  unsigned int code_value;$/;"	m	struct:vms_symbol_entry	file:
codeadroff	include/vms/eiaf.h	/^  unsigned char codeadroff[4];$/;"	m	struct:vms_eiaf
codep	opcodes/i386-dis.c	/^static unsigned char *codep;$/;"	v	file:
codepage	bfd/peXXigen.c	/^  unsigned int	codepage;$/;"	m	struct:rsrc_leaf	file:
codes	opcodes/z8k-dis.c	/^static char *codes[16] =$/;"	v	file:
codes	zlib/contrib/infback9/inflate9.h	/^    code codes[ENOUGH];         \/* space for code tables *\/$/;"	m	struct:inflate_state
codes	zlib/contrib/puff/puff.c	/^local int codes(struct state *s,$/;"	f
codes	zlib/inflate.h	/^    code codes[ENOUGH];         \/* space for code tables *\/$/;"	m	struct:inflate_state
codeset	intl/gettextP.h	/^  char *codeset;$/;"	m	struct:binding
codeset_cntr	intl/gettextP.h	/^  int codeset_cntr;	\/* Incremented each time codeset changes.  *\/$/;"	m	struct:binding
codeset_cntr	intl/gettextP.h	/^  int codeset_cntr;$/;"	m	struct:loaded_domain
codetype	zlib/contrib/infback9/inftree9.h	/^} codetype;$/;"	t	typeref:enum:__anon988
codetype	zlib/inftrees.h	/^} codetype;$/;"	t	typeref:enum:__anon984
coding_method	include/opcode/tic6x.h	/^  tic6x_coding_method coding_method;$/;"	m	struct:__anon1316
coef	sim/testsuite/sim/bfin/fir.s	/^coef:$/;"	l
coerce_array	gdb/value.c	/^coerce_array (struct value *arg)$/;"	f
coerce_float_to_double_p	gdb/infcall.c	/^static int coerce_float_to_double_p = 1;$/;"	v	file:
coerce_for_assign	gdb/ada-lang.c	/^coerce_for_assign (struct type *type, struct value *val)$/;"	f	file:
coerce_pieced_ref	gdb/dwarf2loc.c	/^coerce_pieced_ref (const struct value *value)$/;"	f	file:
coerce_ref	gdb/value.c	/^coerce_ref (struct value *arg)$/;"	f
coerce_ref	gdb/value.h	/^  struct value *(*coerce_ref) (const struct value *value);$/;"	m	struct:lval_funcs	typeref:struct:lval_funcs::coerce_ref
coerce_ref_if_computed	gdb/value.c	/^coerce_ref_if_computed (const struct value *arg)$/;"	f
coerce_unspec_val_to_type	gdb/ada-lang.c	/^coerce_unspec_val_to_type (struct value *val, struct type *type)$/;"	f	file:
coff	bfd/libcoff-in.h	/^  coff_data_type coff;$/;"	m	struct:pe_tdata
coff	bfd/libcoff-in.h	/^  coff_data_type coff;$/;"	m	struct:xcoff_tdata
coff	bfd/libcoff.h	/^  coff_data_type coff;$/;"	m	struct:pe_tdata
coff	bfd/libcoff.h	/^  coff_data_type coff;$/;"	m	struct:xcoff_tdata
coff	bfd/libecoff.h	/^  bfd_coff_backend_data coff;$/;"	m	struct:ecoff_backend_data
coff	bfd/libxcoff.h	/^  bfd_coff_backend_data coff;$/;"	m	struct:xcoff_backend_data_rec
coff_SWAP_aouthdr_in	bfd/coffcode.h	5273;"	d
coff_SWAP_aouthdr_out	bfd/coffcode.h	5261;"	d
coff_SWAP_aux_in	bfd/coff-rs6000.c	107;"	d	file:
coff_SWAP_aux_in	bfd/coff64-rs6000.c	271;"	d	file:
coff_SWAP_aux_in	bfd/coffcode.h	5237;"	d
coff_SWAP_aux_out	bfd/coff-rs6000.c	108;"	d	file:
coff_SWAP_aux_out	bfd/coff64-rs6000.c	272;"	d	file:
coff_SWAP_aux_out	bfd/coffcode.h	5246;"	d
coff_SWAP_filehdr_in	bfd/coffcode.h	5270;"	d
coff_SWAP_filehdr_out	bfd/coffcode.h	5258;"	d
coff_SWAP_lineno_in	bfd/coff64-rs6000.c	82;"	d	file:
coff_SWAP_lineno_in	bfd/coffcode.h	5243;"	d
coff_SWAP_lineno_out	bfd/coff64-rs6000.c	83;"	d	file:
coff_SWAP_lineno_out	bfd/coffcode.h	5252;"	d
coff_SWAP_reloc_in	bfd/coffcode.h	5267;"	d
coff_SWAP_reloc_out	bfd/coffcode.h	5255;"	d
coff_SWAP_scnhdr_in	bfd/coffcode.h	5276;"	d
coff_SWAP_scnhdr_out	bfd/coffcode.h	5264;"	d
coff_SWAP_sym_in	bfd/coff-rs6000.c	105;"	d	file:
coff_SWAP_sym_in	bfd/coff64-rs6000.c	269;"	d	file:
coff_SWAP_sym_in	bfd/coffcode.h	5240;"	d
coff_SWAP_sym_out	bfd/coff-rs6000.c	106;"	d	file:
coff_SWAP_sym_out	bfd/coff64-rs6000.c	270;"	d	file:
coff_SWAP_sym_out	bfd/coffcode.h	5249;"	d
coff_adjust_symndx	bfd/coff-arm.c	2137;"	d	file:
coff_adjust_symndx	bfd/coffcode.h	5209;"	d
coff_alloc_type	gdb/coffread.c	/^coff_alloc_type (int index)$/;"	f	file:
coff_amd64_is_local_label_name	bfd/coff-x86_64.c	/^coff_amd64_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
coff_amd64_reloc	bfd/coff-x86_64.c	/^coff_amd64_reloc (bfd *abfd,$/;"	f	file:
coff_amd64_reloc_name_lookup	bfd/coff-x86_64.c	/^coff_amd64_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_amd64_reloc_type_lookup	bfd/coff-x86_64.c	/^coff_amd64_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f	file:
coff_amd64_rtype_to_howto	bfd/coff-x86_64.c	/^coff_amd64_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_apply_checksum	bfd/coffcode.h	/^coff_apply_checksum (bfd *abfd)$/;"	f
coff_arm_adjust_symndx	bfd/coff-arm.c	/^coff_arm_adjust_symndx (bfd *obfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_arm_copy_private_bfd_data	bfd/coff-arm.c	/^coff_arm_copy_private_bfd_data (bfd * src, bfd * dest)$/;"	f	file:
coff_arm_final_link_postscript	bfd/coff-arm.c	/^coff_arm_final_link_postscript (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_arm_hash_table	bfd/coff-arm.c	913;"	d	file:
coff_arm_is_local_label_name	bfd/coff-arm.c	/^coff_arm_is_local_label_name (bfd *	   abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_arm_link_hash_table	bfd/coff-arm.c	/^struct coff_arm_link_hash_table$/;"	s	file:
coff_arm_link_hash_table_create	bfd/coff-arm.c	/^coff_arm_link_hash_table_create (bfd * abfd)$/;"	f	file:
coff_arm_link_output_has_begun	bfd/coff-arm.c	/^coff_arm_link_output_has_begun (bfd * sub, struct coff_final_link_info * info)$/;"	f	file:
coff_arm_merge_private_bfd_data	bfd/coff-arm.c	/^coff_arm_merge_private_bfd_data (bfd * ibfd, struct bfd_link_info *info)$/;"	f	file:
coff_arm_print_private_bfd_data	bfd/coff-arm.c	/^coff_arm_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
coff_arm_reloc	bfd/coff-arm.c	/^coff_arm_reloc (bfd *abfd,$/;"	f	file:
coff_arm_reloc_name_lookup	bfd/coff-arm.c	/^coff_arm_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_arm_reloc_type_lookup	bfd/coff-arm.c	/^coff_arm_reloc_type_lookup (bfd * abfd, bfd_reloc_code_real_type code)$/;"	f	file:
coff_arm_relocate_section	bfd/coff-arm.c	/^coff_arm_relocate_section (bfd *output_bfd,$/;"	f	file:
coff_arm_rtype_to_howto	bfd/coff-arm.c	/^coff_arm_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_backend_info	bfd/libcoff.h	832;"	d
coff_bad_format_hook	bfd/coffcode.h	/^coff_bad_format_hook (bfd * abfd ATTRIBUTE_UNUSED, void * filehdr)$/;"	f
coff_bfd_copy_link_hash_symbol_type	bfd/coffcode.h	5198;"	d
coff_bfd_copy_private_bfd_data	bfd/coff-arm.c	2143;"	d	file:
coff_bfd_copy_private_bfd_data	bfd/coff-stgo32.c	103;"	d	file:
coff_bfd_copy_private_bfd_data	bfd/coff64-rs6000.c	236;"	d	file:
coff_bfd_copy_private_bfd_data	bfd/coffcode.h	5677;"	d
coff_bfd_copy_private_bfd_data	bfd/peicode.h	79;"	d
coff_bfd_copy_private_header_data	bfd/coffcode.h	5669;"	d
coff_bfd_copy_private_section_data	bfd/coffcode.h	5673;"	d
coff_bfd_copy_private_section_data	bfd/peicode.h	370;"	d
coff_bfd_copy_private_symbol_data	bfd/coffcode.h	5665;"	d
coff_bfd_define_common_symbol	bfd/coffcode.h	5752;"	d
coff_bfd_define_start_stop	bfd/coffcode.h	5760;"	d
coff_bfd_discard_group	bfd/coffcode.h	5743;"	d
coff_bfd_final_link	bfd/coff-ppc.c	1903;"	d	file:
coff_bfd_final_link	bfd/coffcode.h	5181;"	d
coff_bfd_final_link	bfd/coffcode.h	5193;"	d
coff_bfd_free_cached_info	bfd/coffcode.h	5657;"	d
coff_bfd_gc_sections	bfd/coffcode.h	5727;"	d
coff_bfd_get_relocated_section_contents	bfd/coff-sh.c	656;"	d	file:
coff_bfd_get_relocated_section_contents	bfd/coff-z80.c	273;"	d	file:
coff_bfd_get_relocated_section_contents	bfd/coff-z80.c	274;"	d	file:
coff_bfd_get_relocated_section_contents	bfd/coff-z8k.c	368;"	d	file:
coff_bfd_get_relocated_section_contents	bfd/coff-z8k.c	369;"	d	file:
coff_bfd_get_relocated_section_contents	bfd/coffcode.h	5718;"	d
coff_bfd_is_group_section	bfd/coffcode.h	5739;"	d
coff_bfd_is_local_label_name	bfd/coff-arm.c	2136;"	d	file:
coff_bfd_is_local_label_name	bfd/coff-i386.c	615;"	d	file:
coff_bfd_is_local_label_name	bfd/coff-rs6000.c	78;"	d	file:
coff_bfd_is_local_label_name	bfd/coff-tic4x.c	53;"	d	file:
coff_bfd_is_local_label_name	bfd/coff-tic54x.c	324;"	d	file:
coff_bfd_is_local_label_name	bfd/coff-x86_64.c	732;"	d	file:
coff_bfd_is_local_label_name	bfd/coff64-rs6000.c	237;"	d	file:
coff_bfd_is_local_label_name	bfd/coffcode.h	5693;"	d
coff_bfd_is_target_special_symbol	bfd/coffcode.h	5697;"	d
coff_bfd_link_add_symbols	bfd/coffcode.h	5178;"	d
coff_bfd_link_add_symbols	bfd/coffcode.h	5191;"	d
coff_bfd_link_check_relocs	bfd/coffcode.h	5202;"	d
coff_bfd_link_hash_table_create	bfd/coff-arm.c	2144;"	d	file:
coff_bfd_link_hash_table_create	bfd/coff-ppc.c	199;"	d	file:
coff_bfd_link_hash_table_create	bfd/coffcode.h	5175;"	d
coff_bfd_link_hash_table_create	bfd/coffcode.h	5188;"	d
coff_bfd_link_hide_symbol	bfd/coffcode.h	5756;"	d
coff_bfd_link_just_syms	bfd/coffcode.h	5197;"	d
coff_bfd_link_split_section	bfd/coffcode.h	5200;"	d
coff_bfd_lookup_section_flags	bfd/coffcode.h	5731;"	d
coff_bfd_make_debug_symbol	bfd/coffgen.c	/^coff_bfd_make_debug_symbol (bfd *abfd,$/;"	f
coff_bfd_merge_private_bfd_data	bfd/coff-arm.c	2140;"	d	file:
coff_bfd_merge_private_bfd_data	bfd/coff-sh.c	646;"	d	file:
coff_bfd_merge_private_bfd_data	bfd/coffcode.h	5681;"	d
coff_bfd_merge_sections	bfd/coffcode.h	5735;"	d
coff_bfd_print_private_bfd_data	bfd/coff-arm.c	2141;"	d	file:
coff_bfd_print_private_bfd_data	bfd/coffcode.h	5689;"	d
coff_bfd_print_private_bfd_data	bfd/peicode.h	68;"	d
coff_bfd_relax_section	bfd/coff-sh.c	649;"	d	file:
coff_bfd_relax_section	bfd/coff-z80.c	277;"	d	file:
coff_bfd_relax_section	bfd/coff-z80.c	278;"	d	file:
coff_bfd_relax_section	bfd/coff-z8k.c	372;"	d	file:
coff_bfd_relax_section	bfd/coff-z8k.c	373;"	d	file:
coff_bfd_relax_section	bfd/coffcode.h	5723;"	d
coff_bfd_reloc_name_lookup	bfd/coff-arm.c	2134;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-i386.c	552;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-mcore.c	538;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-ppc.c	1900;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-sh.c	492;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-tic30.c	49;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-tic4x.c	114;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-tic4x.c	115;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-tic54x.c	213;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-x86_64.c	660;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-z80.c	265;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff-z8k.c	360;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coff64-rs6000.c	239;"	d	file:
coff_bfd_reloc_name_lookup	bfd/coffcode.h	5714;"	d
coff_bfd_reloc_type_lookup	bfd/coff-arm.c	2133;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-i386.c	551;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-mcore.c	537;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-ppc.c	1899;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-sh.c	491;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-tic30.c	48;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-tic4x.c	112;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-tic4x.c	113;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-tic54x.c	212;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-x86_64.c	659;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-z80.c	264;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff-z8k.c	359;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coff64-rs6000.c	238;"	d	file:
coff_bfd_reloc_type_lookup	bfd/coffcode.h	5711;"	d
coff_bfd_set_private_flags	bfd/coff-arm.c	2142;"	d	file:
coff_bfd_set_private_flags	bfd/coffcode.h	5685;"	d
coff_bigobj_swap_aux_in	bfd/coffcode.h	/^coff_bigobj_swap_aux_in (bfd *abfd,$/;"	f
coff_bigobj_swap_aux_out	bfd/coffcode.h	/^coff_bigobj_swap_aux_out (bfd * abfd,$/;"	f
coff_bigobj_swap_filehdr_in	bfd/coffcode.h	/^coff_bigobj_swap_filehdr_in (bfd * abfd, void * src, void * dst)$/;"	f
coff_bigobj_swap_filehdr_out	bfd/coffcode.h	/^coff_bigobj_swap_filehdr_out (bfd *abfd, void * in, void * out)$/;"	f
coff_bigobj_swap_sym_in	bfd/coffcode.h	/^coff_bigobj_swap_sym_in (bfd * abfd, void * ext1, void * in1)$/;"	f
coff_bigobj_swap_sym_out	bfd/coffcode.h	/^coff_bigobj_swap_sym_out (bfd * abfd, void * inp, void * extp)$/;"	f
coff_canonicalize_reloc	bfd/coffcode.h	/^coff_canonicalize_reloc (bfd * abfd,$/;"	f
coff_canonicalize_symtab	bfd/coffgen.c	/^coff_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f
coff_classify_symbol	bfd/coffcode.h	/^coff_classify_symbol (bfd *abfd,$/;"	f
coff_close_and_cleanup	bfd/coffcode.h	5653;"	d
coff_comdat_info	bfd/coff-bfd.h	/^struct coff_comdat_info$/;"	s
coff_compute_checksum	bfd/coffcode.h	/^coff_compute_checksum (bfd *abfd)$/;"	f
coff_compute_section_file_positions	bfd/coffcode.h	/^coff_compute_section_file_positions (bfd * abfd)$/;"	f
coff_core_file_failing_command	bfd/coff-rs6000.c	86;"	d	file:
coff_core_file_failing_command	bfd/coff-rs6000.c	96;"	d	file:
coff_core_file_failing_command	bfd/coff64-rs6000.c	250;"	d	file:
coff_core_file_failing_command	bfd/coff64-rs6000.c	260;"	d	file:
coff_core_file_failing_signal	bfd/coff-rs6000.c	88;"	d	file:
coff_core_file_failing_signal	bfd/coff-rs6000.c	98;"	d	file:
coff_core_file_failing_signal	bfd/coff64-rs6000.c	252;"	d	file:
coff_core_file_failing_signal	bfd/coff64-rs6000.c	262;"	d	file:
coff_core_file_matches_executable_p	bfd/coff-rs6000.c	100;"	d	file:
coff_core_file_matches_executable_p	bfd/coff-rs6000.c	90;"	d	file:
coff_core_file_matches_executable_p	bfd/coff64-rs6000.c	254;"	d	file:
coff_core_file_matches_executable_p	bfd/coff64-rs6000.c	264;"	d	file:
coff_core_file_pid	bfd/coff-rs6000.c	102;"	d	file:
coff_core_file_pid	bfd/coff-rs6000.c	92;"	d	file:
coff_core_file_pid	bfd/coff64-rs6000.c	256;"	d	file:
coff_core_file_pid	bfd/coff64-rs6000.c	266;"	d	file:
coff_count_linenumbers	bfd/coffgen.c	/^coff_count_linenumbers (bfd *abfd)$/;"	f
coff_data	bfd/libcoff-in.h	34;"	d
coff_data	bfd/libcoff.h	38;"	d
coff_data_type	bfd/libcoff-in.h	/^} coff_data_type;$/;"	t	typeref:struct:coff_tdata
coff_data_type	bfd/libcoff.h	/^} coff_data_type;$/;"	t	typeref:struct:coff_tdata
coff_debug_merge_element	bfd/libcoff-in.h	/^struct coff_debug_merge_element$/;"	s
coff_debug_merge_element	bfd/libcoff.h	/^struct coff_debug_merge_element$/;"	s
coff_debug_merge_hash_entry	bfd/libcoff-in.h	/^struct coff_debug_merge_hash_entry$/;"	s
coff_debug_merge_hash_entry	bfd/libcoff.h	/^struct coff_debug_merge_hash_entry$/;"	s
coff_debug_merge_hash_lookup	bfd/libcoff-in.h	442;"	d
coff_debug_merge_hash_lookup	bfd/libcoff.h	446;"	d
coff_debug_merge_hash_table	bfd/libcoff-in.h	/^struct coff_debug_merge_hash_table$/;"	s
coff_debug_merge_hash_table	bfd/libcoff.h	/^struct coff_debug_merge_hash_table$/;"	s
coff_debug_merge_hash_table_free	bfd/libcoff-in.h	437;"	d
coff_debug_merge_hash_table_free	bfd/libcoff.h	441;"	d
coff_debug_merge_hash_table_init	bfd/libcoff-in.h	431;"	d
coff_debug_merge_hash_table_init	bfd/libcoff.h	435;"	d
coff_debug_merge_type	bfd/libcoff-in.h	/^struct coff_debug_merge_type$/;"	s
coff_debug_merge_type	bfd/libcoff.h	/^struct coff_debug_merge_type$/;"	s
coff_end_symtab	gdb/coffread.c	/^coff_end_symtab (struct objfile *objfile)$/;"	f	file:
coff_final_link_info	bfd/libcoff-in.h	/^struct coff_final_link_info$/;"	s
coff_final_link_info	bfd/libcoff.h	/^struct coff_final_link_info$/;"	s
coff_final_link_postscript	bfd/coff-arm.c	2139;"	d	file:
coff_final_link_postscript	bfd/coffcode.h	/^coff_final_link_postscript (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
coff_final_link_postscript	bfd/libpei.h	338;"	d
coff_find_inliner_info	bfd/coffgen.c	/^coff_find_inliner_info (bfd *abfd,$/;"	f
coff_find_line	bfd/libcoff-in.h	351;"	d
coff_find_line	bfd/libcoff.h	355;"	d
coff_find_nearest_line	bfd/coffgen.c	/^coff_find_nearest_line (bfd *abfd,$/;"	f
coff_find_nearest_line_with_names	bfd/coffgen.c	/^coff_find_nearest_line_with_names (bfd *abfd,$/;"	f
coff_fix_symbol_name	bfd/coffgen.c	/^coff_fix_symbol_name (bfd *abfd,$/;"	f	file:
coff_free_info	gdb/coffread.c	/^coff_free_info (struct objfile *objfile, void *arg)$/;"	f	file:
coff_gc_mark_hook_fn	bfd/libcoff.h	/^typedef asection * (*coff_gc_mark_hook_fn)$/;"	t
coff_gc_sweep	bfd/coffgen.c	/^coff_gc_sweep (bfd *abfd ATTRIBUTE_UNUSED, struct bfd_link_info *info)$/;"	f	file:
coff_gc_sweep_symbol	bfd/coffgen.c	/^coff_gc_sweep_symbol (struct coff_link_hash_entry *h,$/;"	f	file:
coff_get_lineno	bfd/coffgen.c	/^coff_get_lineno (bfd *ignore_abfd ATTRIBUTE_UNUSED, asymbol *symbol)$/;"	f
coff_get_normalized_symtab	bfd/coffgen.c	/^coff_get_normalized_symtab (bfd *abfd)$/;"	f
coff_get_reloc_upper_bound	bfd/coffgen.c	/^coff_get_reloc_upper_bound (bfd *abfd, sec_ptr asect)$/;"	f
coff_get_section_contents	bfd/coffcode.h	5661;"	d
coff_get_section_contents_in_window	bfd/libcoff-in.h	582;"	d
coff_get_section_contents_in_window	bfd/libcoff.h	586;"	d
coff_get_section_load_page	bfd/coff-tic54x.c	82;"	d	file:
coff_get_symbol_info	bfd/coffgen.c	/^coff_get_symbol_info (bfd *abfd, asymbol *symbol, symbol_info *ret)$/;"	f
coff_get_symbol_info	bfd/peicode.h	373;"	d
coff_get_symbol_version_string	bfd/libcoff-in.h	342;"	d
coff_get_symbol_version_string	bfd/libcoff.h	346;"	d
coff_get_symtab_upper_bound	bfd/coffgen.c	/^coff_get_symtab_upper_bound (bfd *abfd)$/;"	f
coff_getfilename	gdb/coffread.c	/^coff_getfilename (union internal_auxent *aux_entry)$/;"	f	file:
coff_getfilename	gdb/xcoffread.c	/^coff_getfilename (union internal_auxent *aux_entry, struct objfile *objfile)$/;"	f	file:
coff_hash_table	bfd/libcoff-in.h	298;"	d
coff_hash_table	bfd/libcoff.h	302;"	d
coff_i386_is_local_label_name	bfd/coff-i386.c	/^coff_i386_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
coff_i386_reloc	bfd/coff-i386.c	/^coff_i386_reloc (bfd *abfd,$/;"	f	file:
coff_i386_reloc_name_lookup	bfd/coff-i386.c	/^coff_i386_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_i386_reloc_type_lookup	bfd/coff-i386.c	/^coff_i386_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_i386_rtype_to_howto	bfd/coff-i386.c	/^coff_i386_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_link_add_object_symbols	bfd/cofflink.c	/^coff_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
coff_link_add_one_symbol	bfd/coffcode.h	5213;"	d
coff_link_add_symbols	bfd/cofflink.c	/^coff_link_add_symbols (bfd *abfd,$/;"	f	file:
coff_link_check_archive_element	bfd/cofflink.c	/^coff_link_check_archive_element (bfd *abfd,$/;"	f	file:
coff_link_hash_entry	bfd/libcoff-in.h	/^struct coff_link_hash_entry$/;"	s
coff_link_hash_entry	bfd/libcoff.h	/^struct coff_link_hash_entry$/;"	s
coff_link_hash_flags	bfd/libcoff-in.h	/^  unsigned short coff_link_hash_flags;$/;"	m	struct:coff_link_hash_entry
coff_link_hash_flags	bfd/libcoff.h	/^  unsigned short coff_link_hash_flags;$/;"	m	struct:coff_link_hash_entry
coff_link_hash_lookup	bfd/libcoff-in.h	283;"	d
coff_link_hash_lookup	bfd/libcoff.h	287;"	d
coff_link_hash_table	bfd/libcoff-in.h	/^struct coff_link_hash_table$/;"	s
coff_link_hash_table	bfd/libcoff.h	/^struct coff_link_hash_table$/;"	s
coff_link_hash_traverse	bfd/libcoff-in.h	290;"	d
coff_link_hash_traverse	bfd/libcoff.h	294;"	d
coff_link_output_has_begun	bfd/coff-arm.c	2138;"	d	file:
coff_link_output_has_begun	bfd/coffcode.h	/^coff_link_output_has_begun (bfd * abfd,$/;"	f
coff_link_section_info	bfd/libcoff-in.h	/^struct coff_link_section_info$/;"	s
coff_link_section_info	bfd/libcoff.h	/^struct coff_link_section_info$/;"	s
coff_locate_sections	gdb/coffread.c	/^coff_locate_sections (bfd *abfd, asection *sectp, void *csip)$/;"	f	file:
coff_lookup_type	gdb/coffread.c	/^coff_lookup_type (int index)$/;"	f	file:
coff_magic	libiberty/simple-object-coff.c	/^static const struct coff_magic_struct coff_magic[] =$/;"	v	typeref:struct:coff_magic_struct	file:
coff_magic_struct	libiberty/simple-object-coff.c	/^struct coff_magic_struct$/;"	s	file:
coff_make_empty_symbol	bfd/coffgen.c	/^coff_make_empty_symbol (bfd *abfd)$/;"	f
coff_make_msymbol_special	gdb/gdbarch.c	/^  gdbarch_coff_make_msymbol_special_ftype *coff_make_msymbol_special;$/;"	m	struct:gdbarch	file:
coff_mangle_symbols	bfd/coffgen.c	/^coff_mangle_symbols (bfd *bfd_ptr)$/;"	f
coff_mcore_hash_table	bfd/coff-mcore.c	206;"	d	file:
coff_mcore_link_hash_table	bfd/coff-mcore.c	/^typedef struct coff_mcore_link_hash_table$/;"	s	file:
coff_mcore_relocate_section	bfd/coff-mcore.c	/^coff_mcore_relocate_section (bfd * output_bfd,$/;"	f	file:
coff_mcore_rtype_to_howto	bfd/coff-mcore.c	/^coff_mcore_rtype_to_howto (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_minisymbol_to_symbol	bfd/coffcode.h	5705;"	d
coff_mkobject	bfd/coff-rs6000.c	77;"	d	file:
coff_mkobject	bfd/coff64-rs6000.c	235;"	d	file:
coff_mkobject	bfd/coffcode.h	/^coff_mkobject (bfd * abfd)$/;"	f
coff_mkobject	bfd/peicode.h	81;"	d
coff_mkobject_hook	bfd/coffcode.h	/^coff_mkobject_hook (bfd * abfd,$/;"	f
coff_mkobject_hook	bfd/peicode.h	82;"	d
coff_new_init	gdb/coffread.c	/^coff_new_init (struct objfile *ignore)$/;"	f	file:
coff_new_section_hook	bfd/coffcode.h	/^coff_new_section_hook (bfd * abfd, asection * section)$/;"	f
coff_obj_data	bfd/bfd-in2.h	/^      struct coff_tdata *coff_obj_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::coff_tdata
coff_object_p	bfd/coffgen.c	/^coff_object_p (bfd *abfd)$/;"	f
coff_object_p	bfd/peicode.h	1500;"	d
coff_objfile_data_key	gdb/coffread.c	/^static const struct objfile_data *coff_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
coff_pe_amd64_relocate_section	bfd/coff-x86_64.c	/^coff_pe_amd64_relocate_section (bfd *output_bfd,$/;"	f	file:
coff_pe_i386_relocate_section	bfd/coff-i386.c	/^coff_pe_i386_relocate_section (bfd *output_bfd,$/;"	f	file:
coff_pointerize_aux	bfd/coffgen.c	/^coff_pointerize_aux (bfd *abfd,$/;"	f	file:
coff_pointerize_aux_hook	bfd/coffcode.h	/^coff_pointerize_aux_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
coff_pointerize_aux_hook	bfd/coffcode.h	2394;"	d
coff_ppc_relocate_section	bfd/coff-ppc.c	/^coff_ppc_relocate_section (bfd *output_bfd,$/;"	f	file:
coff_ppc_rtype_to_howto	bfd/coff-ppc.c	/^coff_ppc_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_print_aux	bfd/coffcode.h	/^coff_print_aux (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
coff_print_symbol	bfd/coffgen.c	/^coff_print_symbol (bfd *abfd,$/;"	f
coff_ptr_struct	bfd/libcoff.h	/^typedef struct coff_ptr_struct$/;"	s
coff_read_enum_type	gdb/coffread.c	/^coff_read_enum_type (int index, int length, int lastsym,$/;"	f	file:
coff_read_minisymbols	bfd/coffcode.h	5701;"	d
coff_read_struct_type	gdb/coffread.c	/^coff_read_struct_type (int index, int length, int lastsym,$/;"	f	file:
coff_read_word	bfd/coffcode.h	/^coff_read_word (bfd *abfd, unsigned int *value)$/;"	f
coff_real_object_p	bfd/coffgen.c	/^coff_real_object_p (bfd *abfd,$/;"	f
coff_reg_to_regnum	gdb/coffread.c	/^coff_reg_to_regnum (struct symbol *sym, struct gdbarch *gdbarch)$/;"	f	file:
coff_register_funcs	gdb/coffread.c	/^static const struct symbol_register_ops coff_register_funcs = {$/;"	v	typeref:struct:symbol_register_ops	file:
coff_register_index	gdb/coffread.c	/^static int coff_register_index;$/;"	v	file:
coff_reloc16_estimate	bfd/coffcode.h	5135;"	d
coff_reloc16_extra_cases	bfd/coff-z80.c	263;"	d	file:
coff_reloc16_extra_cases	bfd/coff-z8k.c	358;"	d	file:
coff_reloc16_extra_cases	bfd/coffcode.h	5152;"	d
coff_reloc_cookie	bfd/libcoff-in.h	/^struct coff_reloc_cookie$/;"	s
coff_reloc_cookie	bfd/libcoff.h	/^struct coff_reloc_cookie$/;"	s
coff_relocate_section	bfd/coff-arm.c	2135;"	d	file:
coff_relocate_section	bfd/coff-i386.c	407;"	d	file:
coff_relocate_section	bfd/coff-i386.c	433;"	d	file:
coff_relocate_section	bfd/coff-mcore.c	539;"	d	file:
coff_relocate_section	bfd/coff-ppc.c	1902;"	d	file:
coff_relocate_section	bfd/coff-sh.c	652;"	d	file:
coff_relocate_section	bfd/coff-tic80.c	474;"	d	file:
coff_relocate_section	bfd/coff-x86_64.c	519;"	d	file:
coff_relocate_section	bfd/coff-x86_64.c	543;"	d	file:
coff_relocate_section	bfd/coffcode.h	5186;"	d
coff_renumber_symbols	bfd/coffgen.c	/^coff_renumber_symbols (bfd *bfd_ptr, int *first_undef)$/;"	f
coff_rtype_to_howto	bfd/coff-arm.c	525;"	d	file:
coff_rtype_to_howto	bfd/coff-i386.c	598;"	d	file:
coff_rtype_to_howto	bfd/coff-mcore.c	540;"	d	file:
coff_rtype_to_howto	bfd/coff-ppc.c	1901;"	d	file:
coff_rtype_to_howto	bfd/coff-sh.c	413;"	d	file:
coff_rtype_to_howto	bfd/coff-tic4x.c	64;"	d	file:
coff_rtype_to_howto	bfd/coff-tic4x.c	65;"	d	file:
coff_rtype_to_howto	bfd/coff-tic54x.c	287;"	d	file:
coff_rtype_to_howto	bfd/coff-tic80.c	447;"	d	file:
coff_rtype_to_howto	bfd/coff-x86_64.c	715;"	d	file:
coff_rtype_to_howto	bfd/coffcode.h	/^coff_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
coff_rtype_to_howto	bfd/coffcode.h	5087;"	d
coff_section_alignment_entry	bfd/libcoff-in.h	/^struct coff_section_alignment_entry$/;"	s
coff_section_alignment_entry	bfd/libcoff.h	/^struct coff_section_alignment_entry$/;"	s
coff_section_alignment_table	bfd/coffcode.h	/^coff_section_alignment_table[] =$/;"	v	typeref:struct:coff_section_alignment_entry
coff_section_alignment_table_size	bfd/coffcode.h	/^static const unsigned int coff_section_alignment_table_size =$/;"	v
coff_section_already_linked	bfd/coffcode.h	5747;"	d
coff_section_data	bfd/coff-bfd.h	68;"	d
coff_section_from_bfd_index	bfd/coffgen.c	/^coff_section_from_bfd_index (bfd *abfd, int section_index)$/;"	f
coff_section_tdata	bfd/coff-bfd.h	/^struct coff_section_tdata$/;"	s
coff_section_type	bfd/syms.c	/^coff_section_type (const char *s)$/;"	f	file:
coff_set_alignment_hook	bfd/coffcode.h	/^coff_set_alignment_hook (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
coff_set_alignment_hook	bfd/coffcode.h	/^coff_set_alignment_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
coff_set_alignment_hook	bfd/coffcode.h	/^coff_set_alignment_hook (bfd *abfd, asection *section, void * scnhdr)$/;"	f
coff_set_arch_mach	bfd/coffcode.h	/^coff_set_arch_mach (bfd * abfd,$/;"	f
coff_set_arch_mach_hook	bfd/coffcode.h	/^coff_set_arch_mach_hook (bfd *abfd, void * filehdr)$/;"	f
coff_set_custom_section_alignment	bfd/coffcode.h	/^coff_set_custom_section_alignment (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
coff_set_flags	bfd/coffcode.h	/^coff_set_flags (bfd * abfd,$/;"	f
coff_set_reloc	bfd/coffcode.h	5131;"	d
coff_set_section_contents	bfd/coffcode.h	/^coff_set_section_contents (bfd * abfd,$/;"	f
coff_set_section_load_page	bfd/coff-tic54x.c	83;"	d	file:
coff_sh_rtype_to_howto	bfd/coff-sh.c	/^coff_sh_rtype_to_howto (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_sizeof_headers	bfd/coffgen.c	/^coff_sizeof_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f
coff_slurp_line_table	bfd/coffcode.h	/^coff_slurp_line_table (bfd *abfd, asection *asect)$/;"	f
coff_slurp_reloc_table	bfd/coffcode.h	/^coff_slurp_reloc_table (bfd * abfd, sec_ptr asect, asymbol ** symbols)$/;"	f
coff_slurp_symbol_table	bfd/coffcode.h	/^coff_slurp_symbol_table (bfd * abfd)$/;"	f
coff_small_bfd_free_cached_info	bfd/coff-sh.c	3119;"	d	file:
coff_small_close_and_cleanup	bfd/coff-sh.c	3117;"	d	file:
coff_small_get_section_contents	bfd/coff-sh.c	3121;"	d	file:
coff_small_get_section_contents_in_window	bfd/coff-sh.c	3123;"	d	file:
coff_small_new_section_hook	bfd/coff-sh.c	/^coff_small_new_section_hook (bfd *abfd, asection *section)$/;"	f	file:
coff_small_object_p	bfd/coff-sh.c	/^coff_small_object_p (bfd *abfd)$/;"	f	file:
coff_sort_func_alent	bfd/coffcode.h	/^coff_sort_func_alent (const void * arg1, const void * arg2)$/;"	f
coff_start_final_link	bfd/coffcode.h	5205;"	d
coff_start_symtab	gdb/coffread.c	/^coff_start_symtab (struct objfile *objfile, const char *name)$/;"	f	file:
coff_swap_aouthdr_in	bfd/coff-alpha.c	84;"	d	file:
coff_swap_aouthdr_in	bfd/coff-mips.c	64;"	d	file:
coff_swap_aouthdr_in	bfd/coffswap.h	/^coff_swap_aouthdr_in (bfd * abfd, void * aouthdr_ext1, void * aouthdr_int1)$/;"	f
coff_swap_aouthdr_in	bfd/libpei.h	333;"	d
coff_swap_aouthdr_out	bfd/coff-alpha.c	85;"	d	file:
coff_swap_aouthdr_out	bfd/coff-mips.c	65;"	d	file:
coff_swap_aouthdr_out	bfd/coffswap.h	/^coff_swap_aouthdr_out (bfd * abfd, void * in, void * out)$/;"	f
coff_swap_aouthdr_out	bfd/libpei.h	334;"	d
coff_swap_aux_in	bfd/coffswap.h	/^coff_swap_aux_in (bfd *abfd,$/;"	f
coff_swap_aux_in	bfd/libpei.h	329;"	d
coff_swap_aux_out	bfd/coffswap.h	/^coff_swap_aux_out (bfd * abfd,$/;"	f
coff_swap_aux_out	bfd/libpei.h	330;"	d
coff_swap_filehdr_in	bfd/coff-alpha.c	82;"	d	file:
coff_swap_filehdr_in	bfd/coff-mips.c	62;"	d	file:
coff_swap_filehdr_in	bfd/coffswap.h	/^coff_swap_filehdr_in (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_filehdr_in	bfd/peicode.h	/^coff_swap_filehdr_in (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_filehdr_out	bfd/coff-alpha.c	83;"	d	file:
coff_swap_filehdr_out	bfd/coff-mips.c	63;"	d	file:
coff_swap_filehdr_out	bfd/coffswap.h	/^coff_swap_filehdr_out (bfd *abfd, void * in, void * out)$/;"	f
coff_swap_filehdr_out	bfd/peicode.h	193;"	d
coff_swap_filehdr_out	bfd/peicode.h	195;"	d
coff_swap_filehdr_out	bfd/peicode.h	197;"	d
coff_swap_filehdr_out	bfd/peicode.h	199;"	d
coff_swap_lineno_in	bfd/coffswap.h	/^coff_swap_lineno_in (bfd * abfd, void * ext1, void * in1)$/;"	f
coff_swap_lineno_in	bfd/libpei.h	331;"	d
coff_swap_lineno_out	bfd/coffswap.h	/^coff_swap_lineno_out (bfd * abfd, void * inp, void * outp)$/;"	f
coff_swap_lineno_out	bfd/libpei.h	332;"	d
coff_swap_reloc_in	bfd/coff-rs6000.c	109;"	d	file:
coff_swap_reloc_in	bfd/coff64-rs6000.c	273;"	d	file:
coff_swap_reloc_in	bfd/coffswap.h	/^coff_swap_reloc_in (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_reloc_in	bfd/peicode.h	/^coff_swap_reloc_in (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_reloc_out	bfd/coff-rs6000.c	110;"	d	file:
coff_swap_reloc_out	bfd/coff64-rs6000.c	274;"	d	file:
coff_swap_reloc_out	bfd/coffswap.h	/^coff_swap_reloc_out (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_reloc_out	bfd/peicode.h	/^coff_swap_reloc_out (bfd * abfd, void * src, void * dst)$/;"	f
coff_swap_scnhdr_in	bfd/coff-alpha.c	86;"	d	file:
coff_swap_scnhdr_in	bfd/coff-mips.c	66;"	d	file:
coff_swap_scnhdr_in	bfd/coffswap.h	/^coff_swap_scnhdr_in (bfd * abfd, void * ext, void * in)$/;"	f
coff_swap_scnhdr_in	bfd/peicode.h	/^coff_swap_scnhdr_in (bfd * abfd, void * ext, void * in)$/;"	f
coff_swap_scnhdr_out	bfd/coff-alpha.c	87;"	d	file:
coff_swap_scnhdr_out	bfd/coff-mips.c	67;"	d	file:
coff_swap_scnhdr_out	bfd/coffswap.h	/^coff_swap_scnhdr_out (bfd * abfd, void * in, void * out)$/;"	f
coff_swap_scnhdr_out	bfd/libpei.h	335;"	d
coff_swap_sym_in	bfd/coffswap.h	/^coff_swap_sym_in (bfd * abfd, void * ext1, void * in1)$/;"	f
coff_swap_sym_in	bfd/libpei.h	327;"	d
coff_swap_sym_out	bfd/coffswap.h	/^coff_swap_sym_out (bfd * abfd, void * inp, void * extp)$/;"	f
coff_swap_sym_out	bfd/libpei.h	328;"	d
coff_sym_fns	gdb/coffread.c	/^static const struct sym_fns coff_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
coff_sym_is_thumb	gdb/arm-tdep.c	/^coff_sym_is_thumb (int val)$/;"	f	file:
coff_symbol	gdb/coffread.c	/^struct coff_symbol$/;"	s	file:
coff_symbol	gdb/xcoffread.c	/^struct coff_symbol$/;"	s	file:
coff_symbol_classification	bfd/libcoff.h	/^enum coff_symbol_classification$/;"	g
coff_symbol_from	bfd/coff-bfd.h	76;"	d
coff_symbol_struct	bfd/libcoff.h	/^typedef struct coff_symbol_struct$/;"	s
coff_symbol_type	bfd/libcoff.h	/^} coff_symbol_type;$/;"	t	typeref:struct:coff_symbol_struct
coff_symfile_finish	gdb/coffread.c	/^coff_symfile_finish (struct objfile *objfile)$/;"	f	file:
coff_symfile_info	gdb/coffread.c	/^struct coff_symfile_info$/;"	s	file:
coff_symfile_info	gdb/xcoffread.c	/^struct coff_symfile_info$/;"	s	file:
coff_symfile_init	gdb/coffread.c	/^coff_symfile_init (struct objfile *objfile)$/;"	f	file:
coff_symfile_read	gdb/coffread.c	/^coff_symfile_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
coff_symtab_read	gdb/coffread.c	/^coff_symtab_read (minimal_symbol_reader &reader,$/;"	f	file:
coff_tdata	bfd/libcoff-in.h	/^typedef struct coff_tdata$/;"	s
coff_tdata	bfd/libcoff.h	/^typedef struct coff_tdata$/;"	s
coff_thumb_pcrel_12	bfd/coff-arm.c	/^coff_thumb_pcrel_12 (bfd *abfd,$/;"	f	file:
coff_thumb_pcrel_23	bfd/coff-arm.c	/^coff_thumb_pcrel_23 (bfd *abfd,$/;"	f	file:
coff_thumb_pcrel_9	bfd/coff-arm.c	/^coff_thumb_pcrel_9 (bfd *abfd,$/;"	f	file:
coff_thumb_pcrel_common	bfd/coff-arm.c	/^coff_thumb_pcrel_common (bfd *abfd,$/;"	f	file:
coff_tic30_select_reloc	bfd/coff-tic30.c	/^coff_tic30_select_reloc (reloc_howto_type *howto)$/;"	f	file:
coff_tic4x_rtype_to_howto	bfd/coff-tic4x.c	/^coff_tic4x_rtype_to_howto (bfd *abfd,$/;"	f	file:
coff_tic54x_rtype_to_howto	bfd/coff-tic54x.c	/^coff_tic54x_rtype_to_howto (bfd *abfd,$/;"	f	file:
coff_tic80_relocate_section	bfd/coff-tic80.c	/^coff_tic80_relocate_section (bfd *output_bfd,$/;"	f	file:
coff_tic80_rtype_to_howto	bfd/coff-tic80.c	/^coff_tic80_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_write_alien_symbol	bfd/coffgen.c	/^coff_write_alien_symbol (bfd *abfd,$/;"	f
coff_write_linenumbers	bfd/coffgen.c	/^coff_write_linenumbers (bfd *abfd)$/;"	f
coff_write_native_symbol	bfd/coffgen.c	/^coff_write_native_symbol (bfd *abfd,$/;"	f	file:
coff_write_object_contents	bfd/coffcode.h	/^coff_write_object_contents (bfd * abfd)$/;"	f
coff_write_relocs	bfd/coffcode.h	/^coff_write_relocs (bfd * abfd, int first_undef)$/;"	f
coff_write_symbol	bfd/coffgen.c	/^coff_write_symbol (bfd *abfd,$/;"	f	file:
coff_write_symbols	bfd/coffgen.c	/^coff_write_symbols (bfd *abfd)$/;"	f
coff_z80_reloc_name_lookup	bfd/coff-z80.c	/^coff_z80_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_z80_reloc_type_lookup	bfd/coff-z80.c	/^coff_z80_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_z8k_reloc_name_lookup	bfd/coff-z8k.c	/^coff_z8k_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coff_z8k_reloc_type_lookup	bfd/coff-z8k.c	/^coff_z8k_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
coffheader	include/aout/encap.h	/^struct coffheader$/;"	s
coffread_objfile	gdb/coffread.c	/^static struct objfile *coffread_objfile;$/;"	v	typeref:struct:objfile	file:
coffscn	include/aout/encap.h	/^  struct coffscn$/;"	s	struct:coffheader
coffstab_build_psymtabs	gdb/dbxread.c	/^coffstab_build_psymtabs (struct objfile *objfile,$/;"	f
coffsymbol	bfd/libcoff-in.h	196;"	d
coffsymbol	bfd/libcoff.h	200;"	d
collapse_redundant_completers	opcodes/ia64-gen.c	/^collapse_redundant_completers (void)$/;"	f	file:
collated_compare	gdb/gnulib/import/glob.c	/^collated_compare (const void *a, const void *b)$/;"	f	file:
collect	bfd/elf-bfd.h	/^  unsigned collect : 1;$/;"	m	struct:elf_backend_data
collect	gdb/tracepoint.c	/^  struct collection_list *collect;$/;"	m	struct:add_local_symbols_data	typeref:struct:add_local_symbols_data::collection_list	file:
collect_16bit_register	gdb/gdbserver/lynx-i386-low.c	/^collect_16bit_register (struct regcache *regcache, int regnum, char *dest)$/;"	f	file:
collect_cores	gdb/mi/mi-main.c	/^collect_cores (struct thread_info *ti, void *xdata)$/;"	f	file:
collect_cores_data	gdb/mi/mi-main.c	/^struct collect_cores_data$/;"	s	file:
collect_data_at_step	gdb/gdbserver/tracepoint.c	/^collect_data_at_step (struct tracepoint_hit_ctx *ctx,$/;"	f	file:
collect_data_at_tracepoint	gdb/gdbserver/tracepoint.c	/^collect_data_at_tracepoint (struct tracepoint_hit_ctx *ctx, CORE_ADDR stop_pc,$/;"	f	file:
collect_explicit_location_matches	gdb/completer.c	/^collect_explicit_location_matches (completion_tracker &tracker,$/;"	f	file:
collect_file_symbol_completion_matches	gdb/symtab.c	/^collect_file_symbol_completion_matches (completion_tracker &tracker,$/;"	f
collect_gnu_hash_codes	bfd/elflink.c	/^struct collect_gnu_hash_codes$/;"	s	file:
collect_info	gdb/linespec.c	/^struct collect_info$/;"	s	file:
collect_lib_sections	bfd/elf32-spu.c	/^collect_lib_sections (struct function_info *fun,$/;"	f	file:
collect_matching_scripts	gdb/auto-load.c	/^collect_matching_scripts (void **slot, void *info)$/;"	f	file:
collect_matching_scripts_data	gdb/auto-load.c	/^struct collect_matching_scripts_data$/;"	s	file:
collect_memory_action	gdb/gdbserver/tracepoint.c	/^struct collect_memory_action$/;"	s	file:
collect_nwfpe_register	gdb/arm-linux-tdep.c	/^collect_nwfpe_register (const struct regcache *regcache, int regno,$/;"	f
collect_overlays	bfd/elf32-spu.c	/^collect_overlays (struct function_info *fun,$/;"	f	file:
collect_probes	gdb/probe.c	/^collect_probes (const std::string &objname, const std::string &provider,$/;"	f	file:
collect_pseudocommand	gdb/tracepoint.c	/^collect_pseudocommand (const char *args, int from_tty)$/;"	f	file:
collect_ptrace_register	gdb/gdbserver/linux-low.h	/^  void (*collect_ptrace_register) (struct regcache *regcache,$/;"	m	struct:linux_target_ops
collect_register	gdb/gdbserver/regcache.c	/^collect_register (struct regcache *regcache, int n, void *buf)$/;"	f
collect_register_as_string	gdb/gdbserver/regcache.c	/^collect_register_as_string (struct regcache *regcache, int n, char *buf)$/;"	f
collect_register_by_name	gdb/gdbserver/regcache.c	/^collect_register_by_name (struct regcache *regcache,$/;"	f
collect_registers_action	gdb/gdbserver/tracepoint.c	/^struct collect_registers_action$/;"	s	file:
collect_regset	gdb/regcache.c	/^regcache::collect_regset (const struct regset *regset,$/;"	f	class:regcache
collect_regset	gdb/regset.h	/^  collect_regset_ftype *collect_regset;$/;"	m	struct:regset
collect_regset_ftype	gdb/regset.h	/^typedef void (collect_regset_ftype) (const struct regset *, $/;"	t
collect_source_relocs	bfd/elf32-xtensa.c	/^collect_source_relocs (bfd *abfd,$/;"	f	file:
collect_static_trace_data_action	gdb/gdbserver/tracepoint.c	/^struct collect_static_trace_data_action$/;"	s	file:
collect_symbol	gdb/tracepoint.c	/^collection_list::collect_symbol (struct symbol *sym,$/;"	f	class:collection_list
collect_symbol_completion_matches	gdb/symtab.c	/^collect_symbol_completion_matches (completion_tracker &tracker,$/;"	f
collect_symbol_completion_matches_type	gdb/symtab.c	/^collect_symbol_completion_matches_type (completion_tracker &tracker,$/;"	f
collect_ust_data_at_tracepoint	gdb/gdbserver/tracepoint.c	/^collect_ust_data_at_tracepoint (struct tracepoint_hit_ctx *ctx,$/;"	f	file:
collect_uthread	gdb/bsd-uthread.c	/^  void (*collect_uthread)(const struct regcache *, int, CORE_ADDR);$/;"	m	struct:bsd_uthread_ops	file:
collecting	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR collecting_t *collecting;$/;"	v
collecting	gdb/gdbserver/tracepoint.c	110;"	d	file:
collecting_fast_tracepoint	gdb/gdbserver/linux-low.h	/^  fast_tpoint_collect_result collecting_fast_tracepoint;$/;"	m	struct:lwp_info
collecting_t	gdb/gdbserver/tracepoint.c	/^typedef struct collecting_t$/;"	s	file:
collecting_t	gdb/gdbserver/tracepoint.c	/^} collecting_t;$/;"	t	typeref:struct:collecting_t	file:
collection_list	gdb/tracepoint.c	/^collection_list::collection_list ()$/;"	f	class:collection_list
collection_list	gdb/tracepoint.h	/^class collection_list$/;"	c
collisions	gdb/symtab.c	/^  unsigned int collisions;$/;"	m	struct:block_symbol_cache	file:
collisions	include/hashtab.h	/^  unsigned int collisions;$/;"	m	struct:htab
colon_ext_name	gdb/cp-name-parser.y	/^colon_ext_name	:	colon_name$/;"	l
colon_ext_only	gdb/cp-name-parser.y	/^colon_ext_only	:	ext_only_name$/;"	l
colon_name	gdb/cp-name-parser.y	/^colon_name	:	name$/;"	l
color	gdb/testsuite/gdb.base/exprs.c	/^enum colors {red, green, blue} color;$/;"	v	typeref:enum:colors
color	gdb/testsuite/gdb.base/frame-args.c	/^enum color { red, green, blue };$/;"	g	file:
color	gdb/testsuite/gdb.base/setvar.c	/^enum colors {red, green, blue} color;$/;"	v	typeref:enum:colors
color	gdb/testsuite/gdb.base/whatis.c	/^enum colors {red, green, blue} color;$/;"	v	typeref:enum:colors
color	sim/bfin/dv-bfin_eppi.c	/^  int color;$/;"	m	struct:bfin_eppi	file:
color	sim/bfin/dv-bfin_ppi.c	/^  int color;$/;"	m	struct:bfin_ppi	file:
color	sim/bfin/gui.c	/^  enum gui_color color;$/;"	m	struct:__anon819	typeref:enum:__anon819::gui_color	file:
color	sim/bfin/gui.c	/^  enum gui_color color;$/;"	m	struct:gui_state	typeref:enum:gui_state::gui_color	file:
color_spaces	sim/bfin/gui.c	/^} color_spaces[] = {$/;"	v	typeref:struct:__anon819	file:
colors	gdb/testsuite/gdb.base/call-ar-st.c	/^	      YELLOW} colors;$/;"	t	typeref:enum:__anon1973	file:
colors	gdb/testsuite/gdb.base/cvexpr.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	g	file:
colors	gdb/testsuite/gdb.base/exprs.c	/^enum colors {red, green, blue} color;$/;"	g	file:
colors	gdb/testsuite/gdb.base/ptype.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	g	file:
colors	gdb/testsuite/gdb.base/setvar.c	/^enum colors {red, green, blue} color;$/;"	g	file:
colors	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (colors);$/;"	v
colors	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef enum colors {red, green, blue} colors_typedef;$/;"	g	file:
colors	gdb/testsuite/gdb.base/whatis.c	/^enum colors {red, green, blue} color;$/;"	g	file:
colors_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef enum colors {red, green, blue} colors_typedef;$/;"	t	typeref:enum:colors	file:
column	bfd/dwarf2.c	/^  unsigned int		column;$/;"	m	struct:line_info	file:
column_attributes	gdb/osdata.c	/^const struct gdb_xml_attribute column_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
columns	gdb/osdata.h	/^  std::vector<osdata_column> columns;$/;"	m	struct:osdata_item
com_cd	readline/examples/fileman.c	/^com_cd (arg)$/;"	f
com_cfcr	gdb/ser-go32.c	43;"	d	file:
com_data	gdb/ser-go32.c	36;"	d	file:
com_delete	readline/examples/fileman.c	/^com_delete (arg)$/;"	f
com_dlbh	gdb/ser-go32.c	39;"	d	file:
com_dlbl	gdb/ser-go32.c	37;"	d	file:
com_fifo	gdb/ser-go32.c	41;"	d	file:
com_help	readline/examples/fileman.c	/^com_help (arg)$/;"	f
com_ier	gdb/ser-go32.c	38;"	d	file:
com_iir	gdb/ser-go32.c	40;"	d	file:
com_lctl	gdb/ser-go32.c	42;"	d	file:
com_list	readline/examples/fileman.c	/^com_list (arg)$/;"	f
com_lsr	gdb/ser-go32.c	45;"	d	file:
com_mcr	gdb/ser-go32.c	44;"	d	file:
com_modem	sim/ppc/hw_com.c	/^} com_modem;$/;"	t	typeref:struct:_com_modem	file:
com_msr	gdb/ser-go32.c	46;"	d	file:
com_port	sim/ppc/hw_com.c	/^} com_port;$/;"	t	typeref:struct:_com_port	file:
com_pwd	readline/examples/fileman.c	/^com_pwd (ignore)$/;"	f
com_quit	readline/examples/fileman.c	/^com_quit (arg)$/;"	f
com_rename	readline/examples/fileman.c	/^com_rename (arg)$/;"	f
com_stat	readline/examples/fileman.c	/^com_stat (arg)$/;"	f
com_view	readline/examples/fileman.c	/^com_view (arg)$/;"	f
comb_nullified_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^comb_nullified_tests_1$/;"	l
comb_nullified_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^comb_nullified_tests_2$/;"	l
comb_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^comb_tests_1$/;"	l
comb_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^comb_tests_2$/;"	l
combine	sim/igen/igen.h	/^  int combine;$/;"	m	struct:_igen_decode_options
combine	sim/igen/igen.h	/^  int combine;$/;"	m	struct:_igen_trace_options
combined_entry_type	bfd/libcoff.h	/^} combined_entry_type;$/;"	t	typeref:struct:coff_ptr_struct
combined_next	sim/igen/gen.h	/^  gen_entry *combined_next;$/;"	m	struct:_gen_entry
combined_parent	sim/igen/gen.h	/^  gen_entry *combined_parent;$/;"	m	struct:_gen_entry
combreloc	include/bfdlink.h	/^  unsigned int combreloc: 1;$/;"	m	struct:bfd_link_info
comclr_tests	gdb/testsuite/gdb.disasm/hppa.s	/^comclr_tests$/;"	l
comcod	include/vms/eeom.h	/^  unsigned char comcod[2];$/;"	m	struct:vms_eeom
comdat	bfd/coff-bfd.h	/^  struct coff_comdat_info *comdat;$/;"	m	struct:coff_section_tdata	typeref:struct:coff_section_tdata::coff_comdat_info
comdat_key	include/plugin-api.h	/^  char *comdat_key;$/;"	m	struct:ld_plugin_symbol
comib_nullified_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^comib_nullified_tests_1$/;"	l
comib_nullified_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^comib_nullified_tests_2$/;"	l
comib_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^comib_tests_1$/;"	l
comib_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^comib_tests_2$/;"	l
comiclr_tests	gdb/testsuite/gdb.disasm/hppa.s	/^comiclr_tests$/;"	l
comm_max	zlib/zlib.h	/^    uInt    comm_max;   \/* space at comment (only when reading header) *\/$/;"	m	struct:gz_header_s
comma	sim/m32c/misc.c	/^comma (unsigned int u)$/;"	f
comma	sim/rx/misc.c	/^comma (unsigned int u)$/;"	f
comma_terminates	gdb/parse.c	/^int comma_terminates;$/;"	v
command	bfd/elf-bfd.h	/^  char* command;$/;"	m	struct:core_elf_obj_tdata
command	bfd/mach-o.h	/^  } command;$/;"	m	struct:bfd_mach_o_load_command	typeref:union:bfd_mach_o_load_command::__anon1083
command	gdb/go32-nat.c	/^  char *command;$/;"	m	struct:__anon1830	file:
command	gdb/guile/scm-cmd.c	/^  struct cmd_list_element *command;$/;"	m	struct:_command_smob	typeref:struct:_command_smob::cmd_list_element	file:
command	gdb/mi/mi-parse.h	/^    char *command;$/;"	m	struct:mi_parse
command	gdb/python/py-cmd.c	/^  struct cmd_list_element *command;$/;"	m	struct:cmdpy_object	typeref:struct:cmdpy_object::cmd_list_element	file:
command	gdb/tui/tui-data.h	/^  struct tui_command_element command;	\/* Command elements.  *\/$/;"	m	union:tui_which_element	typeref:struct:tui_which_element::tui_command_element
command_class	gdb/command.h	/^enum command_class$/;"	g
command_class_keyword	gdb/guile/scm-cmd.c	/^static SCM command_class_keyword;$/;"	v	file:
command_class_keyword	gdb/guile/scm-param.c	/^static SCM command_class_keyword;$/;"	v	file:
command_classes	gdb/guile/scm-cmd.c	/^static const scheme_integer_constant command_classes[] =$/;"	v	file:
command_completer	gdb/completer.c	/^command_completer (struct cmd_list_element *ignore, $/;"	f
command_completer_handle_brkchars	gdb/completer.c	/^command_completer_handle_brkchars (struct cmd_list_element *ignore,$/;"	f	file:
command_control_type	gdb/cli/cli-script.h	/^enum command_control_type$/;"	g
command_count	gdb/top.c	/^static int command_count = 0;$/;"	v	file:
command_editing	gdb/top.h	/^  int command_editing;$/;"	m	struct:ui
command_editing_p	gdb/top.c	/^static int command_editing_p;$/;"	v	file:
command_from_pid	gdb/nat/linux-osdata.c	/^command_from_pid (char *command, int maxlen, PID_T pid)$/;"	f	file:
command_functions	gdb/guile/scm-cmd.c	/^static const scheme_function command_functions[] =$/;"	v	file:
command_generator	readline/examples/fileman.c	/^command_generator (text, state)$/;"	f
command_handler	gdb/event-top.c	/^command_handler (const char *command)$/;"	f
command_info	gdb/tui/tui-data.h	/^    struct tui_command_info command_info;$/;"	m	union:tui_win_info::__anon1652	typeref:struct:tui_win_info::__anon1652::tui_command_info
command_interp	gdb/interps.c	/^command_interp (void)$/;"	f
command_interp	gdb/thread-fsm.h	/^  struct interp *command_interp;$/;"	m	struct:thread_fsm	typeref:struct:thread_fsm::interp
command_interpreter	gdb/interps.c	/^  struct interp *command_interpreter;$/;"	m	struct:ui_interp_info	typeref:struct:ui_interp_info::interp	file:
command_line	gdb/cli/cli-script.h	/^  explicit command_line (command_control_type type_, char *line_ = nullptr)$/;"	f	struct:command_line
command_line	gdb/cli/cli-script.h	/^struct command_line$/;"	s
command_line	sim/h8300/sim-main.h	/^  char **command_line;		\/* Pointer to command line arguments.  *\/$/;"	m	struct:_sim_cpu
command_line_append_input_line	gdb/event-top.c	/^command_line_append_input_line (struct buffer *cmd_line_buffer, char *rl)$/;"	f	file:
command_line_handler	gdb/event-top.c	/^command_line_handler (char *rl)$/;"	f
command_line_input	gdb/top.c	/^command_line_input (const char *prompt_arg, int repeat,$/;"	f
command_line_is_silent	gdb/breakpoint.c	/^command_line_is_silent (struct command_line *cmd)$/;"	f	file:
command_lines_deleter	gdb/cli/cli-script.h	/^struct command_lines_deleter$/;"	s
command_list	gdb/gdbserver/mem-break.c	/^  struct point_command_list *command_list;$/;"	m	struct:gdb_breakpoint	typeref:struct:gdb_breakpoint::point_command_list	file:
command_name_equals	gdb/cli/cli-script.c	/^command_name_equals (struct cmd_list_element *cmd, const char *name)$/;"	f	file:
command_nest_depth	gdb/cli/cli-script.c	/^static int command_nest_depth = 1;$/;"	v	file:
command_notifies_uscc_observer	gdb/mi/mi-main.c	/^command_notifies_uscc_observer (struct mi_parse *command)$/;"	f	file:
command_size_to_target_size	gdb/record.c	/^command_size_to_target_size (unsigned int size)$/;"	f	file:
command_smob	gdb/guile/scm-cmd.c	/^} command_smob;$/;"	t	typeref:struct:_command_smob	file:
command_smob_name	gdb/guile/scm-cmd.c	/^static const char command_smob_name[] = "gdb:command";$/;"	v	file:
command_smob_tag	gdb/guile/scm-cmd.c	/^static scm_t_bits command_smob_tag;$/;"	v	file:
commandline_from_pid	gdb/nat/linux-osdata.c	/^commandline_from_pid (PID_T pid)$/;"	f	file:
commands	gdb/breakpoint.h	/^    counted_command_line commands;$/;"	m	struct:bpstats
commands	gdb/breakpoint.h	/^  counted_command_line commands;$/;"	m	struct:breakpoint
commands	readline/examples/fileman.c	/^COMMAND commands[] = {$/;"	v
commands_command	gdb/breakpoint.c	/^commands_command (const char *arg, int from_tty)$/;"	f	file:
commands_command_1	gdb/breakpoint.c	/^commands_command_1 (const char *arg, int from_tty,$/;"	f	file:
commands_control	gdb/cli/cli-script.h	/^  commands_control,$/;"	e	enum:command_control_type
commands_from_control_command	gdb/breakpoint.c	/^commands_from_control_command (const char *arg, struct command_line *cmd)$/;"	f
comment	opcodes/bfin-dis.c	/^  bfd_boolean comment, parallel;$/;"	m	struct:private	file:
comment	opcodes/ia64-gen.c	/^  char *comment;                    \/* Optional comment.  *\/$/;"	m	struct:iclass	file:
comment	opcodes/opc2c.c	/^  char * comment;$/;"	m	struct:__anon18	file:
comment	sim/m32c/opc2c.c	/^  char *comment;$/;"	m	struct:__anon528	file:
comment	zlib/zlib.h	/^    Bytef   *comment;   \/* pointer to zero-terminated comment or Z_NULL *\/$/;"	m	struct:gz_header_s
comment_start	opcodes/avr-dis.c	/^static const char * comment_start = "0x";$/;"	v	file:
commit_resume	gdb/record-btrace.c	/^record_btrace_target::commit_resume ()$/;"	f	class:record_btrace_target
commit_resume	gdb/record-full.c	/^record_full_target::commit_resume ()$/;"	f	class:record_full_target
commit_resume	gdb/remote.c	/^remote_target::commit_resume ()$/;"	f	class:remote_target
commit_resume	gdb/target-delegates.c	/^debug_target::commit_resume ()$/;"	f	class:debug_target
commit_resume	gdb/target-delegates.c	/^dummy_target::commit_resume ()$/;"	f	class:dummy_target
commit_resume	gdb/target-delegates.c	/^target_ops::commit_resume ()$/;"	f	class:target_ops
common	gdb/ada-tasks.c	/^  int common;$/;"	m	struct:atcb_fieldnos	file:
common	gdb/testsuite/gdb.cp/impl-this.cc	/^  T common;$/;"	m	class:B	file:
common	gdb/testsuite/gdb.cp/impl-this.cc	/^  int common;$/;"	m	class:C	file:
common	include/vms/emh.h	/^  struct vms_emh_common common;$/;"	m	struct:vms_emh_lnm	typeref:struct:vms_emh_lnm::vms_emh_common
common	include/vms/emh.h	/^  struct vms_emh_common common;$/;"	m	struct:vms_emh_mhd	typeref:struct:vms_emh_mhd::vms_emh_common
common	include/vms/internal.h	/^  struct vms_internal_eisd common;$/;"	m	struct:vms_internal_gbl_eisd	typeref:struct:vms_internal_gbl_eisd::vms_internal_eisd
common	sim/common/sim-core.h	/^  sim_core_common common;$/;"	m	struct:_sim_core
common	sim/common/sim-core.h	/^  sim_core_common common;$/;"	m	struct:_sim_cpu_core
common_block	gdb/f-lang.h	/^struct common_block$/;"	s
common_block	gdb/stabsread.c	/^static struct pending *common_block;$/;"	v	typeref:struct:pending	file:
common_block	gdb/symtab.h	/^    const struct common_block *common_block;$/;"	m	union:general_symbol_info::__anon1835	typeref:struct:general_symbol_info::__anon1835::common_block
common_block_end	gdb/stabsread.c	/^common_block_end (struct objfile *objfile)$/;"	f
common_block_i	gdb/stabsread.c	/^static int common_block_i;$/;"	v	file:
common_block_name	gdb/stabsread.c	/^static char *common_block_name;$/;"	v	file:
common_block_start	gdb/stabsread.c	/^common_block_start (const char *name, struct objfile *objfile)$/;"	f
common_definition	bfd/elf-bfd.h	/^  bfd_boolean (*common_definition) (Elf_Internal_Sym *);$/;"	m	struct:elf_backend_data
common_op_match_null_string_p	libiberty/regex.c	/^PREFIX(common_op_match_null_string_p) (UCHAR_T **p, UCHAR_T *end,$/;"	f	file:
common_routine	gdb/testsuite/gdb.threads/pthreads.c	/^common_routine (arg)$/;"	f	file:
common_section	bfd/elf-bfd.h	/^  asection *(*common_section) (asection *);$/;"	m	struct:elf_backend_data
common_section_index	bfd/elf-bfd.h	/^  unsigned int (*common_section_index) (asection *);$/;"	m	struct:elf_backend_data
common_skip_ar_symbols	include/bfdlink.h	/^  ENUM_BITFIELD (bfd_link_common_skip_ar_symbols) common_skip_ar_symbols : 2;$/;"	m	struct:bfd_link_info
common_test	gdb/testsuite/gdb.fortran/common-block.f90	/^program common_test$/;"	p
common_val_print	gdb/valprint.c	/^common_val_print (struct value *val, struct ui_file *stream, int recurse,$/;"	f
commonfun	gdb/testsuite/gdb.multi/dummy-frame-restore.c	/^commonfun (void)$/;"	f
commonfun	gdb/testsuite/gdb.multi/goodbye.c	/^void commonfun() { mailand(); } \/* from goodbye *\/$/;"	f
commonfun	gdb/testsuite/gdb.multi/hello.c	/^int commonfun() { bar(); } \/* from hello *\/$/;"	f
commonpagesize	bfd/elf-bfd.h	/^  bfd_vma commonpagesize;$/;"	m	struct:elf_backend_data
comp	include/splay-tree.h	/^  splay_tree_compare_fn comp;$/;"	m	struct:splay_tree_s
comp1_opcodes	bfd/som.c	/^static const int comp1_opcodes[] =$/;"	v	file:
comp2_opcodes	bfd/som.c	/^static const int comp2_opcodes[] =$/;"	v	file:
comp3_opcodes	bfd/som.c	/^static const int comp3_opcodes[] =$/;"	v	file:
comp_dir	bfd/dwarf2.c	/^  char *		comp_dir;$/;"	m	struct:line_info_table	file:
comp_dir	bfd/dwarf2.c	/^  char *comp_dir;$/;"	m	struct:comp_unit	file:
comp_dir	gdb/buildsym.c	/^  char *comp_dir;$/;"	m	struct:buildsym_compunit	file:
comp_dir	gdb/dwarf2read.c	/^  const char *comp_dir;$/;"	m	struct:die_reader_specs	file:
comp_dir	gdb/dwarf2read.c	/^  const char *comp_dir;$/;"	m	struct:dwo_file	file:
comp_dir	gdb/dwarf2read.c	/^  const char *comp_dir;$/;"	m	struct:file_and_directory	file:
comp_dir_storage	gdb/dwarf2read.c	/^  std::string comp_dir_storage;$/;"	m	struct:file_and_directory	file:
comp_offset	bfd/elfxx-mips.c	/^  bfd_vma comp_offset;$/;"	m	struct:plt_entry	file:
comp_unit	bfd/dwarf2.c	/^struct comp_unit$/;"	s	file:
comp_unit	bfd/som.h	/^  struct som_compilation_unit *comp_unit;$/;"	m	struct:somdata	typeref:struct:somdata::som_compilation_unit
comp_unit	gdb/dwarf2-frame.c	/^struct comp_unit$/;"	s	file:
comp_unit_contains_address	bfd/dwarf2.c	/^comp_unit_contains_address (struct comp_unit *unit, bfd_vma addr)$/;"	f	file:
comp_unit_find_line	bfd/dwarf2.c	/^comp_unit_find_line (struct comp_unit *unit,$/;"	f	file:
comp_unit_find_nearest_line	bfd/dwarf2.c	/^comp_unit_find_nearest_line (struct comp_unit *unit,$/;"	f	file:
comp_unit_hash_info	bfd/dwarf2.c	/^comp_unit_hash_info (struct dwarf2_debug *stash,$/;"	f	file:
comp_unit_head	gdb/dwarf2read.c	/^struct comp_unit_head$/;"	s	file:
comp_unit_maybe_decode_line_info	bfd/dwarf2.c	/^comp_unit_maybe_decode_line_info (struct comp_unit *unit,$/;"	f	file:
comp_unit_obstack	gdb/dwarf2read.c	/^  auto_obstack comp_unit_obstack;$/;"	m	struct:dwarf2_cu	file:
compact	bfd/elf-bfd.h	/^      struct compact_eh_frame_hdr_info compact;$/;"	m	union:eh_frame_hdr_info::__anon1040	typeref:struct:eh_frame_hdr_info::__anon1040::compact_eh_frame_hdr_info
compact_distree	opcodes/ia64-gen.c	/^compact_distree (struct bittree *ent)$/;"	f	file:
compact_eh_encoding	bfd/elf-bfd.h	/^  int (*compact_eh_encoding) (struct bfd_link_info *);$/;"	m	struct:elf_backend_data
compact_eh_frame_hdr_info	bfd/elf-bfd.h	/^struct compact_eh_frame_hdr_info$/;"	s
compact_minimal_symbols	gdb/minsyms.c	/^compact_minimal_symbols (struct minimal_symbol *msymbol, int mcount,$/;"	f	file:
compact_rel_size	bfd/elfxx-mips.c	/^  bfd_size_type compact_rel_size;$/;"	m	struct:mips_elf_link_hash_table	file:
compact_stub	bfd/elf32-spu.h	/^  unsigned int compact_stub : 1;$/;"	m	struct:spu_elf_params
compar_fn_t	gdb/gnulib/import/setenv.c	/^typedef int (*compar_fn_t) (const void *, const void *);$/;"	t	file:
compar_reloc	bfd/elf32-nds32.c	/^compar_reloc (const void *lhs, const void *rhs)$/;"	f	file:
compare	gdb/target-float.c	/^decimal_float_ops::compare (const gdb_byte *x, const struct type *type_x,$/;"	f	class:decimal_float_ops
compare	gdb/target-float.c	/^host_float_ops<T>::compare (const gdb_byte *x, const struct type *type_x,$/;"	f	class:T
compare	gdb/target-float.c	/^mpfr_float_ops::compare (const gdb_byte *x, const struct type *type_x,$/;"	f	class:mpfr_float_ops
compare	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^  compare(const char* lhs, const char* rhs, std::size_t count)$/;"	f	struct:constexpr_char_traits
compare	opcodes/i386-gen.c	/^compare (const void *x, const void *y)$/;"	f	file:
compare	sim/ppc/dp-bit.c	/^compare (FLO_type arg_a, FLO_type arg_b)$/;"	f
compare	sim/ppc/dp-bit.c	140;"	d	file:
compare	sim/ppc/dp-bit.c	152;"	d	file:
compare	sim/ppc/dp-bit.c	165;"	d	file:
compare	sim/ppc/dp-bit.c	182;"	d	file:
compare_arelent_ptr	bfd/coffcode.h	/^compare_arelent_ptr (const void * x, const void * y)$/;"	f
compare_badness	gdb/gdbtypes.c	/^compare_badness (struct badness_vector *a, struct badness_vector *b)$/;"	f
compare_block	gdb/jit.c	/^compare_block (const struct gdb_block *const old,$/;"	f	file:
compare_block_starting_address	gdb/target-memory.c	/^compare_block_starting_address (const memory_write_request &a_req,$/;"	f	file:
compare_blocks	gdb/mdebugread.c	/^compare_blocks (const void *arg1, const void *arg2)$/;"	f	file:
compare_breakpoints	gdb/breakpoint.c	/^compare_breakpoints (const breakpoint *a, const breakpoint *b)$/;"	f	file:
compare_classes	gdb/objc-lang.c	/^compare_classes (const void *a, const void *b)$/;"	f	file:
compare_cond_64_names	opcodes/hppa-dis.c	/^static const char *const compare_cond_64_names[] =$/;"	v	file:
compare_cond_names	opcodes/hppa-dis.c	/^static const char *const compare_cond_names[] =$/;"	v	file:
compare_cstrings	gdb/utils.h	/^compare_cstrings (const char *str1, const char *str2)$/;"	f
compare_filenames_for_search	gdb/symtab.c	/^compare_filenames_for_search (const char *filename, const char *search_name)$/;"	f
compare_function	gdb/bcache.c	/^  int (*compare_function)(const void *, const void *, int length);$/;"	m	struct:bcache	file:
compare_glevel	gdb/mdebugread.c	168;"	d	file:
compare_glob_filenames_for_search	gdb/symtab.c	/^compare_glob_filenames_for_search (const char *filename,$/;"	f
compare_line_numbers	gdb/buildsym.c	/^compare_line_numbers (const void *ln1p, const void *ln2p)$/;"	f	file:
compare_lines	gdb/disasm.c	/^compare_lines (const void *mle1p, const void *mle2p)$/;"	f	file:
compare_link_order	bfd/elflink.c	/^compare_link_order (const void * a, const void * b)$/;"	f	file:
compare_locations	gdb/macrotab.c	/^compare_locations (struct macro_source_file *file1, int line1, $/;"	f	file:
compare_lookup_funcinfos	bfd/dwarf2.c	/^compare_lookup_funcinfos (const void * a, const void * b)$/;"	f	file:
compare_lte	gdb/xcoffread.c	/^compare_lte (const void *lte1p, const void *lte2p)$/;"	f	file:
compare_maybe_null_strings	gdb/gdbtypes.c	/^compare_maybe_null_strings (const char *s, const char *t)$/;"	f	file:
compare_minimal_symbols	gdb/minsyms.c	/^compare_minimal_symbols (const void *fn1p, const void *fn2p)$/;"	f	file:
compare_models	sim/igen/compare_igen_models	/^function compare_models(m1, m2) {$/;"	f
compare_msymbols	gdb/linespec.c	/^compare_msymbols (const void *a, const void *b)$/;"	f	file:
compare_msyms	gdb/linespec.c	/^compare_msyms (const bound_minimal_symbol &a, const bound_minimal_symbol &b)$/;"	f	file:
compare_names	gdb/ada-lang.c	/^compare_names (const char *string1, const char *string2)$/;"	f	file:
compare_names_with_case	gdb/ada-lang.c	/^compare_names_with_case (const char *string1, const char *string2,$/;"	f	file:
compare_new	gdb/gdbarch.sh	/^compare_new ()$/;"	f
compare_opcodes	opcodes/sparc-dis.c	/^compare_opcodes (const void * a, const void * b)$/;"	f	file:
compare_parameters	gdb/valops.c	/^compare_parameters (struct type *t1, struct type *t2, int skip_artificial)$/;"	f	file:
compare_pnums	gdb/remote.c	/^compare_pnums (const void *lhs_, const void *rhs_)$/;"	f	file:
compare_positive_ints	gdb/utils.c	/^compare_positive_ints (const void *ap, const void *bp)$/;"	f
compare_probes	gdb/probe.c	/^compare_probes (const bound_probe &a, const bound_probe &b)$/;"	f	file:
compare_ranks	gdb/gdbtypes.c	/^compare_ranks (struct rank a, struct rank b)$/;"	f
compare_reloc	bfd/elf32-m32c.c	/^compare_reloc (const void *e1, const void *e2)$/;"	f	file:
compare_reloc	bfd/elf32-m68hc11.c	/^compare_reloc (const void *e1, const void *e2)$/;"	f	file:
compare_search_syms	gdb/symtab.c	/^symbol_search::compare_search_syms (const symbol_search &sym_a,$/;"	f	class:symbol_search
compare_sections_command	gdb/remote.c	/^compare_sections_command (const char *args, int from_tty)$/;"	f	file:
compare_selectors	gdb/objc-lang.c	/^compare_selectors (const void *a, const void *b)$/;"	f	file:
compare_sequences	bfd/dwarf2.c	/^compare_sequences (const void* a, const void* b)$/;"	f	file:
compare_subspaces	bfd/som.c	/^compare_subspaces (const void *arg1, const void *arg2)$/;"	f	file:
compare_symbol_name	gdb/symtab.c	/^compare_symbol_name (const char *symbol_name, language symbol_language,$/;"	f	file:
compare_symbols	bfd/elf64-ppc.c	/^compare_symbols (const void *ap, const void *bp)$/;"	f	file:
compare_symbols	gdb/linespec.c	/^compare_symbols (const void *a, const void *b)$/;"	f	file:
compare_symbols	sim/aarch64/interp.c	/^compare_symbols (const void *ap, const void *bp)$/;"	f	file:
compare_symbols	sim/m32c/trace.c	/^compare_symbols (const PTR ap, const PTR bp)$/;"	f	file:
compare_symbols	sim/rl78/trace.c	/^compare_symbols (const PTR ap, const PTR bp)$/;"	f	file:
compare_symbols	sim/rx/trace.c	/^compare_symbols (const PTR ap, const PTR bp)$/;"	f	file:
compare_syms	bfd/som.c	/^compare_syms (const void *arg1, const void *arg2)$/;"	f	file:
compare_unwind_entries	gdb/hppa-tdep.c	/^compare_unwind_entries (const void *arg1, const void *arg2)$/;"	f	file:
compare_value_and_voffset	gdb/gnu-v3-abi.c	/^compare_value_and_voffset (const struct value_and_voffset *va,$/;"	f	file:
compare_vars	gdb/contrib/cleanup_check.py	/^    def compare_vars(self, definition, argument):$/;"	m	class:MasterCleanup
comparison_length	bfd/libcoff-in.h	/^  unsigned int comparison_length;$/;"	m	struct:coff_section_alignment_entry
comparison_length	bfd/libcoff.h	/^  unsigned int comparison_length;$/;"	m	struct:coff_section_alignment_entry
compat_clock_t	gdb/nat/aarch64-linux.h	/^typedef int compat_clock_t;$/;"	t
compat_clock_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int compat_clock_t;$/;"	t	file:
compat_int_t	gdb/nat/aarch64-linux.h	/^typedef int compat_int_t;$/;"	t
compat_int_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int compat_int_t;$/;"	t	file:
compat_siginfo	gdb/nat/aarch64-linux.h	/^typedef struct compat_siginfo$/;"	s
compat_siginfo	gdb/nat/amd64-linux-siginfo.c	/^typedef struct compat_siginfo$/;"	s	file:
compat_siginfo_from_siginfo	gdb/nat/amd64-linux-siginfo.c	/^compat_siginfo_from_siginfo (compat_siginfo_t *to, const siginfo_t *from)$/;"	f	file:
compat_siginfo_t	gdb/nat/aarch64-linux.h	/^} compat_siginfo_t;$/;"	t	typeref:struct:compat_siginfo
compat_siginfo_t	gdb/nat/amd64-linux-siginfo.c	/^} compat_siginfo_t;$/;"	t	typeref:struct:compat_siginfo	file:
compat_sigval	gdb/nat/aarch64-linux.h	/^typedef union compat_sigval$/;"	u
compat_sigval	gdb/nat/amd64-linux-siginfo.c	/^typedef union compat_sigval$/;"	u	file:
compat_sigval_t	gdb/nat/aarch64-linux.h	/^} compat_sigval_t;$/;"	t	typeref:union:compat_sigval
compat_sigval_t	gdb/nat/amd64-linux-siginfo.c	/^} compat_sigval_t;$/;"	t	typeref:union:compat_sigval	file:
compat_symbol	gdb/gnulib/import/canonicalize-lgpl.c	48;"	d	file:
compat_time_t	gdb/nat/aarch64-linux.h	/^typedef int compat_time_t;$/;"	t
compat_time_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int compat_time_t;$/;"	t	file:
compat_timer_t	gdb/nat/aarch64-linux.h	/^typedef int compat_timer_t;$/;"	t
compat_timer_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int compat_timer_t;$/;"	t	file:
compat_timeval	gdb/nat/aarch64-linux.h	/^struct compat_timeval$/;"	s
compat_timeval	gdb/nat/amd64-linux-siginfo.c	/^struct compat_timeval$/;"	s	file:
compat_uptr_t	gdb/nat/aarch64-linux.h	/^typedef unsigned int compat_uptr_t;$/;"	t
compat_uptr_t	gdb/nat/amd64-linux-siginfo.c	/^typedef unsigned int compat_uptr_t;$/;"	t	file:
compat_x32_clock_t	gdb/nat/amd64-linux-siginfo.c	/^typedef long __attribute__ ((__aligned__ (4))) compat_x32_clock_t;$/;"	t	file:
compat_x32_siginfo	gdb/nat/amd64-linux-siginfo.c	/^typedef struct compat_x32_siginfo$/;"	s	file:
compat_x32_siginfo_from_siginfo	gdb/nat/amd64-linux-siginfo.c	/^compat_x32_siginfo_from_siginfo (compat_x32_siginfo_t *to,$/;"	f	file:
compat_x32_siginfo_t	gdb/nat/amd64-linux-siginfo.c	/^} compat_x32_siginfo_t __attribute__ ((__aligned__ (8)));$/;"	t	typeref:struct:compat_x32_siginfo	file:
compatibility_version	bfd/mach-o.h	/^  unsigned long compatibility_version; \/* Library's compatibility vers number.  *\/$/;"	m	struct:bfd_mach_o_dylib_command
compatibility_version	include/mach-o/external.h	/^  unsigned char compatibility_version[4];$/;"	m	struct:mach_o_dylib_command_external
compatible	bfd/bfd-in2.h	/^  const struct bfd_arch_info * (*compatible) (const struct bfd_arch_info *,$/;"	m	struct:bfd_arch_info	typeref:struct:bfd_arch_info::compatible
compatible	bfd/cpu-aarch64.c	/^compatible (const bfd_arch_info_type * a, const bfd_arch_info_type * b)$/;"	f	file:
compatible	bfd/cpu-arm.c	/^compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
compatible	bfd/cpu-avr.c	/^compatible (const bfd_arch_info_type * a,$/;"	f	file:
compatible	bfd/cpu-h8300.c	/^compatible (const bfd_arch_info_type *in, const bfd_arch_info_type *out)$/;"	f	file:
compatible	bfd/cpu-msp430.c	/^compatible (const bfd_arch_info_type * a,$/;"	f	file:
compatible	bfd/cpu-score.c	/^compatible (const bfd_arch_info_type * a, const bfd_arch_info_type * b)$/;"	f	file:
compatible	bfd/cpu-z80.c	/^compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
compatible	bfd/cpu-z8k.c	/^compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
compatible	gdb/target-descriptions.c	/^  std::vector<const bfd_arch_info *> compatible;$/;"	m	struct:tdesc_element	file:
compbranch	include/opcode/aarch64.h	/^  compbranch,$/;"	e	enum:aarch64_insn_class
compile	bfd/doc/chew.c	/^compile (string)$/;"	f
compile	gdb/cli/cli-script.h	/^      compile;$/;"	m	union:command_line::__anon1753	typeref:struct:command_line::__anon1753::__anon1754
compile	include/gcc-interface.h	/^  int \/* bool *\/ (*compile) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
compile	sim/h8300/compile.c	/^compile (SIM_DESC sd, int pc)$/;"	f	file:
compile_args	gdb/compile/compile.c	/^static char *compile_args;$/;"	v	file:
compile_args_argc	gdb/compile/compile.c	/^static int compile_args_argc;$/;"	v	file:
compile_args_argv	gdb/compile/compile.c	/^static char **compile_args_argv;$/;"	v	file:
compile_bytecodes	gdb/gdbserver/ax.c	/^compile_bytecodes (struct agent_expr *aexpr)$/;"	f
compile_c_instance	gdb/compile/compile-internal.h	/^struct compile_c_instance$/;"	s
compile_code_command	gdb/compile/compile.c	/^compile_code_command (const char *arg, int from_tty)$/;"	f	file:
compile_command	gdb/compile/compile.c	/^compile_command (const char *args, int from_tty)$/;"	f	file:
compile_command_list	gdb/compile/compile.c	/^static struct cmd_list_element *compile_command_list;$/;"	v	typeref:struct:cmd_list_element	file:
compile_control	gdb/cli/cli-script.h	/^  compile_control,$/;"	e	enum:command_control_type
compile_debug	gdb/compile/compile.c	/^int compile_debug;$/;"	v
compile_dwarf_bounds_to_c	gdb/compile/compile-loc2c.c	/^compile_dwarf_bounds_to_c (string_file &stream,$/;"	f
compile_dwarf_expr_to_c	gdb/compile/compile-loc2c.c	/^compile_dwarf_expr_to_c (string_file &stream, const char *result_name,$/;"	f
compile_file_command	gdb/compile/compile.c	/^compile_file_command (const char *arg, int from_tty)$/;"	f	file:
compile_file_names	gdb/compile/compile-internal.h	/^  compile_file_names (std::string source_file, std::string object_file)$/;"	f	class:compile_file_names
compile_file_names	gdb/compile/compile-internal.h	/^class compile_file_names$/;"	c
compile_gcc	gdb/compile/compile.c	/^static char *compile_gcc;$/;"	v	file:
compile_i_scope_types	gdb/defs.h	/^enum compile_i_scope_types$/;"	g
compile_instance	gdb/compile/compile-internal.h	/^struct compile_instance$/;"	s
compile_internalvar_to_ax	gdb/value.c	/^compile_internalvar_to_ax (struct internalvar *var,$/;"	f
compile_module	gdb/compile/compile-object-load.h	/^struct compile_module$/;"	s
compile_object_load	gdb/compile/compile-object-load.c	/^compile_object_load (const compile_file_names &file_names,$/;"	f
compile_object_run	gdb/compile/compile-object-run.c	/^compile_object_run (struct compile_module *module)$/;"	f
compile_print_command	gdb/compile/compile.c	/^compile_print_command (const char *arg, int from_tty)$/;"	f	file:
compile_print_value	gdb/compile/compile.c	/^compile_print_value (struct value *val, void *data_voidp)$/;"	f
compile_probe_arg	gdb/probe.c	/^compile_probe_arg (struct internalvar *ivar, struct agent_expr *expr,$/;"	f	file:
compile_register_name_demangle	gdb/compile/compile.c	/^compile_register_name_demangle (struct gdbarch *gdbarch,$/;"	f
compile_register_name_mangled	gdb/compile/compile.c	/^compile_register_name_mangled (struct gdbarch *gdbarch, int regnum)$/;"	f
compile_stack_elt_t	libiberty/regex.c	/^} compile_stack_elt_t;$/;"	t	typeref:struct:__anon1185	file:
compile_stack_type	libiberty/regex.c	/^} compile_stack_type;$/;"	t	typeref:struct:__anon1186	file:
compile_time	include/som/aout.h	/^  struct som_external_clock compile_time;$/;"	m	struct:som_external_compilation_unit	typeref:struct:som_external_compilation_unit::som_external_clock
compile_time	include/som/internal.h	/^  struct som_clock compile_time;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_clock
compile_to_ax	gdb/dtrace-probe.c	/^dtrace_probe::compile_to_ax (struct agent_expr *expr, struct axs_value *value,$/;"	f	class:dtrace_probe
compile_to_ax	gdb/stap-probe.c	/^stap_probe::compile_to_ax (struct agent_expr *expr, struct axs_value *value,$/;"	f	class:stap_probe
compile_to_ax	gdb/value.h	/^  void (*compile_to_ax) (struct internalvar *var,$/;"	m	struct:internalvar_funcs
compile_to_object	gdb/compile/compile.c	/^compile_to_object (struct command_line *cmd, const char *cmd_string,$/;"	f	file:
compile_tracepoint_condition	gdb/gdbserver/tracepoint.c	/^compile_tracepoint_condition (struct tracepoint *tpoint,$/;"	f	file:
compile_v0	include/gcc-interface.h	/^  int \/* bool *\/ (*compile_v0) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
compiled	gdb/breakpoint.c	/^  std::unique_ptr<compiled_regex> compiled;$/;"	m	struct:breakpoint	file:
compiled_cond	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR compiled_cond;$/;"	m	struct:tracepoint	file:
compiled_regex	gdb/gdb_regex.c	/^compiled_regex::compiled_regex (const char *regex, int cflags,$/;"	f	class:compiled_regex
compiled_regex	gdb/gdb_regex.h	/^class compiled_regex$/;"	c
compiler_location	include/som/aout.h	/^  unsigned char compiler_location[4];$/;"	m	struct:som_external_header
compiler_location	include/som/internal.h	/^  unsigned int compiler_location;$/;"	m	struct:som_header
compiler_total	include/som/aout.h	/^  unsigned char compiler_total[4];$/;"	m	struct:som_external_header
compiler_total	include/som/internal.h	/^  unsigned int compiler_total;$/;"	m	struct:som_header
compiles	sim/h8300/sim-main.h	/^  int compiles;$/;"	m	struct:sim_state
complain_about_struct_wipeout	gdb/stabsread.c	/^complain_about_struct_wipeout (struct type *type)$/;"	f	file:
complain_on_overflow	bfd/bfd-in2.h	/^  enum complain_overflow complain_on_overflow;$/;"	m	struct:reloc_howto_struct	typeref:enum:reloc_howto_struct::complain_overflow
complain_overflow	bfd/bfd-in2.h	/^enum complain_overflow$/;"	g
complain_overflow_bitfield	bfd/bfd-in2.h	/^  complain_overflow_bitfield,$/;"	e	enum:complain_overflow
complain_overflow_dont	bfd/bfd-in2.h	/^  complain_overflow_dont,$/;"	e	enum:complain_overflow
complain_overflow_signed	bfd/bfd-in2.h	/^  complain_overflow_signed,$/;"	e	enum:complain_overflow
complain_overflow_unsigned	bfd/bfd-in2.h	/^  complain_overflow_unsigned$/;"	e	enum:complain_overflow
complaint	gdb/complaints.h	36;"	d
complaint_internal	gdb/complaints.c	/^complaint_internal (const char *fmt, ...)$/;"	f
complaint_series	gdb/complaints.c	/^enum complaint_series {$/;"	g	file:
complaints_show_value	gdb/complaints.c	/^complaints_show_value (struct ui_file *file, int from_tty,$/;"	f	file:
complete	gdb/guile/scm-cmd.c	/^  SCM complete;$/;"	m	struct:_command_smob	file:
complete	gdb/python/lib/gdb/command/frame_filters.py	/^    def complete(self, text, word):$/;"	m	class:DisableFrameFilter
complete	gdb/python/lib/gdb/command/frame_filters.py	/^    def complete(self, text, word):$/;"	m	class:EnableFrameFilter
complete	gdb/python/lib/gdb/command/frame_filters.py	/^    def complete(self, text, word):$/;"	m	class:SetFrameFilterPriority
complete	gdb/python/lib/gdb/command/frame_filters.py	/^    def complete(self, text, word):$/;"	m	class:ShowFrameFilterPriority
complete	gdb/python/lib/gdb/command/type_printers.py	/^    def complete(self, text, word):$/;"	m	class:_EnableOrDisableCommand
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteFileCommandCond
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteFileMethod
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit1
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit2
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit3
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit4
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit5
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit6
complete	gdb/testsuite/gdb.python/py-completion.py	/^	def complete(self,text,word):$/;"	m	class:CompleteLimit7
complete_address_and_linespec_locations	gdb/completer.c	/^complete_address_and_linespec_locations (completion_tracker &tracker,$/;"	f	file:
complete_command	gdb/cli/cli-cmds.c	/^complete_command (const char *arg, int from_tty)$/;"	f	file:
complete_cst	gdb/python/py-cmd.c	/^static PyObject *complete_cst;$/;"	v	file:
complete_explicit_location	gdb/completer.c	/^complete_explicit_location (completion_tracker &tracker,$/;"	f	file:
complete_expression	gdb/completer.c	/^complete_expression (completion_tracker &tracker,$/;"	f
complete_files_symbols	gdb/completer.c	/^complete_files_symbols (completion_tracker &tracker,$/;"	f	file:
complete_fncmp	readline/complete.c	/^complete_fncmp (convfn, convlen, filename, filename_len)$/;"	f	file:
complete_get_screenwidth	readline/complete.c	/^complete_get_screenwidth ()$/;"	f	file:
complete_internalvar	gdb/value.c	/^complete_internalvar (completion_tracker &tracker, const char *name)$/;"	f
complete_label	gdb/linespec.c	/^complete_label (completion_tracker &tracker,$/;"	f	file:
complete_line	gdb/completer.c	/^complete_line (completion_tracker &tracker,$/;"	f
complete_line_internal	gdb/completer.c	/^complete_line_internal (completion_tracker &tracker,$/;"	f	file:
complete_line_internal_1	gdb/completer.c	/^complete_line_internal_1 (completion_tracker &tracker,$/;"	f	file:
complete_line_internal_normal_command	gdb/completer.c	/^complete_line_internal_normal_command (completion_tracker &tracker,$/;"	f	file:
complete_line_internal_reason	gdb/completer.c	/^enum complete_line_internal_reason$/;"	g	file:
complete_linespec_component	gdb/linespec.c	/^complete_linespec_component (linespec_parser *parser,$/;"	f	file:
complete_object_allocating_ctor	gdb/cp-abi.h	/^  complete_object_allocating_ctor$/;"	e	enum:ctor_kinds
complete_object_ctor	gdb/cp-abi.h	/^  complete_object_ctor = 1,$/;"	e	enum:ctor_kinds
complete_object_dtor	gdb/cp-abi.h	/^  complete_object_dtor,$/;"	e	enum:dtor_kinds
complete_on_cmdlist	gdb/cli/cli-decode.c	/^complete_on_cmdlist (struct cmd_list_element *list,$/;"	f
complete_on_enum	gdb/cli/cli-decode.c	/^complete_on_enum (completion_tracker &tracker,$/;"	f
complete_ongoing_step_over	gdb/gdbserver/linux-low.c	/^complete_ongoing_step_over (void)$/;"	f	file:
complete_option_list	sim/common/sim-options.c	/^complete_option_list (char **ret, size_t *cnt, const struct option_list *ol,$/;"	f	file:
complete_reggroup_names	gdb/completer.c	/^    complete_reggroup_names = 0x2$/;"	e	enum:reg_completer_target	file:
complete_register_names	gdb/completer.c	/^    complete_register_names = 0x1,$/;"	e	enum:reg_completer_target	file:
complete_set_gnutarget	gdb/corefile.c	/^complete_set_gnutarget (struct cmd_list_element *cmd,$/;"	f	file:
complete_source_filenames	gdb/completer.c	/^complete_source_filenames (const char *text)$/;"	f
complete_symbol_mode	gdb/symtab.h	/^enum class complete_symbol_mode$/;"	c
complete_symtab	gdb/coffread.c	/^complete_symtab (const char *name, CORE_ADDR start_addr, unsigned int size)$/;"	f	file:
complete_symtab	gdb/xcoffread.c	901;"	d	file:
complete_what	gdb/linespec.c	/^  linespec_complete_what complete_what;$/;"	m	struct:ls_parser	file:
completer	gdb/cli/cli-decode.h	/^    completer_ftype *completer = symbol_completer;$/;"	m	struct:cmd_list_element
completer	gdb/guile/scm-cmd.c	/^  completer_ftype *completer;$/;"	m	struct:cmdscm_completer	file:
completer	gdb/python/py-cmd.c	/^  completer_ftype *completer;$/;"	m	struct:cmdpy_completer	file:
completer_class_keyword	gdb/guile/scm-cmd.c	/^static SCM completer_class_keyword;$/;"	v	file:
completer_entries_eq	opcodes/ia64-gen.c	/^completer_entries_eq (struct completer_entry *ent1,$/;"	f	file:
completer_entry	opcodes/ia64-gen.c	/^struct completer_entry$/;"	s	file:
completer_ftype	gdb/command.h	/^typedef void completer_ftype (struct cmd_list_element *,$/;"	t
completer_handle_brkchars	gdb/cli/cli-decode.h	/^    completer_handle_brkchars_ftype *completer_handle_brkchars = nullptr;$/;"	m	struct:cmd_list_element
completer_handle_brkchars_ftype	gdb/command.h	/^typedef void completer_handle_brkchars_ftype (struct cmd_list_element *,$/;"	t
completer_handle_brkchars_func_for_completer	gdb/completer.c	/^completer_handle_brkchars_func_for_completer (completer_ftype *fn)$/;"	f
completer_index	opcodes/ia64-asmtab.h	/^  unsigned int completer_index ;$/;"	m	struct:ia64_dis_names
completer_index	opcodes/ia64-gen.c	/^  ci_t completer_index;$/;"	m	struct:disent	file:
completer_table	opcodes/ia64-asmtab.c	/^completer_table[] = {$/;"	v	typeref:struct:ia64_completer_table	file:
completers	gdb/python/py-cmd.c	/^static const struct cmdpy_completer completers[] =$/;"	v	typeref:struct:cmdpy_completer	file:
completers	opcodes/ia64-asmtab.h	/^  short completers;$/;"	m	struct:ia64_main_table
completers	opcodes/ia64-gen.c	/^  struct completer_entry *completers;$/;"	m	struct:main_entry	typeref:struct:main_entry::completer_entry	file:
completes_to_completion_word	gdb/completer.c	/^completion_tracker::completes_to_completion_word (const char *word)$/;"	f	class:completion_tracker
completion_changed_buffer	readline/complete.c	/^static int completion_changed_buffer;$/;"	v	file:
completion_find_completion_word	gdb/completer.c	/^completion_find_completion_word (completion_tracker &tracker, const char *text,$/;"	f
completion_list	gdb/completer.h	/^typedef std::vector<gdb::unique_xmalloc_ptr<char>> completion_list;$/;"	t
completion_list_add_fields	gdb/symtab.c	/^completion_list_add_fields (completion_tracker &tracker,$/;"	f	file:
completion_list_add_msymbol	gdb/symtab.c	/^completion_list_add_msymbol (completion_tracker &tracker,$/;"	f	file:
completion_list_add_name	gdb/symtab.c	/^completion_list_add_name (completion_tracker &tracker,$/;"	f
completion_list_add_symbol	gdb/symtab.c	/^completion_list_add_symbol (completion_tracker &tracker,$/;"	f	file:
completion_list_objc_symbol	gdb/symtab.c	/^completion_list_objc_symbol (completion_tracker &tracker,$/;"	f	file:
completion_match	gdb/completer.h	/^class completion_match$/;"	c
completion_match_for_lcd	gdb/completer.h	/^class completion_match_for_lcd$/;"	c
completion_match_result	gdb/completer.h	/^struct completion_match_result$/;"	s
completion_matches	readline/compat.c	/^completion_matches (s, f)$/;"	f
completion_mode	gdb/symtab.h	/^  bool completion_mode () const { return m_completion_mode; }$/;"	f	class:final
completion_quote_char	gdb/linespec.c	/^  int completion_quote_char;$/;"	m	struct:ls_parser	file:
completion_quote_end	gdb/linespec.c	/^  const char *completion_quote_end;$/;"	m	struct:ls_parser	file:
completion_result	gdb/completer.c	/^completion_result::completion_result ()$/;"	f	class:completion_result
completion_result	gdb/completer.c	/^completion_result::completion_result (char **match_list_,$/;"	f	class:completion_result
completion_result	gdb/completer.c	/^completion_result::completion_result (completion_result &&rhs)$/;"	f	class:completion_result
completion_result	gdb/completer.h	/^struct completion_result$/;"	s
completion_skip_symbol	gdb/symtab.h	/^completion_skip_symbol (complete_symbol_mode mode, Symbol *sym)$/;"	f
completion_suppress_append	gdb/completer.h	/^  bool completion_suppress_append;$/;"	m	struct:completion_result
completion_tracker	gdb/completer.c	/^completion_tracker::completion_tracker ()$/;"	f	class:completion_tracker
completion_tracker	gdb/completer.h	/^class completion_tracker$/;"	c
completion_tracker	gdb/linespec.c	/^  struct completion_tracker *completion_tracker;$/;"	m	struct:ls_parser	typeref:struct:ls_parser::completion_tracker	file:
completion_word	gdb/linespec.c	/^  const char *completion_word;$/;"	m	struct:ls_parser	file:
completion_y_or_n	readline/complete.c	/^static int completion_y_or_n;$/;"	v	file:
complex_infix	gdb/valprint.h	/^  const char *complex_infix;$/;"	m	struct:generic_val_print_decorations
complex_prefix	gdb/valprint.h	/^  const char *complex_prefix;$/;"	m	struct:generic_val_print_decorations
complex_suffix	gdb/valprint.h	/^  const char *complex_suffix;$/;"	m	struct:generic_val_print_decorations
complexfield	gdb/testsuite/gdb.compile/compile.c	/^  _Complex double complexfield;$/;"	m	struct:struct_type	file:
complexnum	gdb/f-exp.y	/^complexnum:     exp ',' exp $/;"	l
complexvla	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  complex, allocatable    :: complexvla(/;"	v	program:vla_primitives
component_associations	gdb/ada-exp.y	/^component_associations :$/;"	l
component_group	gdb/ada-exp.y	/^component_group :$/;"	l
component_groups	gdb/ada-exp.y	/^component_groups:$/;"	l
component_stack	libiberty/cp-demangle.c	/^  const struct d_component_stack *component_stack;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::d_component_stack	file:
compound_assignment_expr	gdb/rust-exp.y	/^compound_assignment_expr:$/;"	l
compress	zlib/compress.c	/^int ZEXPORT compress (dest, destLen, source, sourceLen)$/;"	f
compress	zlib/contrib/pascal/zlibpas.pas	/^function compress(dest: PChar; var destLen: LongInt;$/;"	f
compress	zlib/contrib/pascal/zlibpas.pas	/^function compress; external;$/;"	f
compress	zlib/zconf.h	34;"	d
compress2	zlib/compress.c	/^int ZEXPORT compress2 (dest, destLen, source, sourceLen, level)$/;"	f
compress2	zlib/contrib/pascal/zlibpas.pas	/^function compress2(dest: PChar; var destLen: LongInt;$/;"	f
compress2	zlib/contrib/pascal/zlibpas.pas	/^function compress2; external;$/;"	f
compress2	zlib/zconf.h	35;"	d
compressBound	zlib/compress.c	/^uLong ZEXPORT compressBound (sourceLen)$/;"	f
compressBound	zlib/contrib/delphi/ZLib.pas	/^procedure compressBound; external;$/;"	p
compressBound	zlib/contrib/pascal/zlibpas.pas	/^function compressBound(sourceLen: LongInt): LongInt;$/;"	f
compressBound	zlib/contrib/pascal/zlibpas.pas	/^function compressBound; external;$/;"	f
compressBound	zlib/zconf.h	36;"	d
compress_block	zlib/trees.c	/^local void compress_block(s, ltree, dtree)$/;"	f
compress_debug	include/bfdlink.h	/^  enum compressed_debug_section_type compress_debug;$/;"	m	struct:bfd_link_info	typeref:enum:bfd_link_info::compressed_debug_section_type
compress_func	zlib/deflate.c	/^typedef block_state (*compress_func) OF((deflate_state *s, int flush));$/;"	t	file:
compress_status	bfd/bfd-in2.h	/^  unsigned int compress_status : 2;$/;"	m	struct:bfd_section
compressed	gdb/symfile.h	/^  const char *compressed;$/;"	m	struct:dwarf2_section_names
compressedData	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        private ArrayList compressedData = new ArrayList();$/;"	f	class:DotZLibTests.DeflateInflateTests	file:
compressed_debug_section_type	bfd/bfd-in.h	/^enum compressed_debug_section_type$/;"	g
compressed_debug_section_type	bfd/bfd-in2.h	/^enum compressed_debug_section_type$/;"	g
compressed_len	zlib/deflate.h	/^    ulg compressed_len; \/* total bit length of compressed file mod 2^32 *\/$/;"	m	struct:internal_state
compressed_name	bfd/libbfd-in.h	/^  const char * compressed_name;$/;"	m	struct:dwarf_debug_section
compressed_name	bfd/libbfd.h	/^  const char * compressed_name;$/;"	m	struct:dwarf_debug_section
compressed_size	bfd/bfd-in2.h	/^  bfd_size_type compressed_size;$/;"	m	struct:bfd_section
compressed_size	zlib/contrib/minizip/unzip.h	/^    ZPOS64_T compressed_size;   \/* compressed size                 8 bytes *\/$/;"	m	struct:unz_file_info64_s
compressed_size	zlib/contrib/minizip/unzip.h	/^    uLong compressed_size;      \/* compressed size                 4 bytes *\/$/;"	m	struct:unz_file_info_s
compression_method	zlib/contrib/minizip/unzip.c	/^    uLong compression_method;   \/* compression method (0==store) *\/$/;"	m	struct:__anon994	file:
compression_method	zlib/contrib/minizip/unzip.h	/^    uLong compression_method;   \/* compression method              2 bytes *\/$/;"	m	struct:unz_file_info64_s
compression_method	zlib/contrib/minizip/unzip.h	/^    uLong compression_method;   \/* compression method              2 bytes *\/$/;"	m	struct:unz_file_info_s
comps	libiberty/cp-demangle.h	/^  struct demangle_component *comps;$/;"	m	struct:d_info	typeref:struct:d_info::demangle_component
compunit_language	gdb/symtab.c	/^compunit_language (const struct compunit_symtab *cust)$/;"	f
compunit_primary_filetab	gdb/symtab.c	/^compunit_primary_filetab (const struct compunit_symtab *cust)$/;"	f
compunit_symtab	gdb/block.h	/^    struct compunit_symtab *compunit_symtab;$/;"	m	union:block_iterator::__anon2093	typeref:struct:block_iterator::__anon2093::compunit_symtab
compunit_symtab	gdb/block.h	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:global_block	typeref:struct:global_block::compunit_symtab
compunit_symtab	gdb/buildsym.c	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:buildsym_compunit	typeref:struct:buildsym_compunit::compunit_symtab	file:
compunit_symtab	gdb/dwarf2read.c	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:dwarf2_per_cu_quick_data	typeref:struct:dwarf2_per_cu_quick_data::compunit_symtab	file:
compunit_symtab	gdb/dwarf2read.c	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:type_unit_group	typeref:struct:type_unit_group::compunit_symtab	file:
compunit_symtab	gdb/macrotab.c	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:macro_table	typeref:struct:macro_table::compunit_symtab	file:
compunit_symtab	gdb/psympriv.h	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:partial_symtab	typeref:struct:partial_symtab::compunit_symtab
compunit_symtab	gdb/symtab.h	/^  struct compunit_symtab *compunit_symtab;$/;"	m	struct:symtab	typeref:struct:symtab::compunit_symtab
compunit_symtab	gdb/symtab.h	/^struct compunit_symtab$/;"	s
compunit_symtab_ptr	gdb/symtab.h	/^DEF_VEC_P (compunit_symtab_ptr);$/;"	v
compunit_symtab_ptr	gdb/symtab.h	/^typedef struct compunit_symtab *compunit_symtab_ptr;$/;"	t	typeref:struct:compunit_symtab
compunit_symtabs	gdb/objfiles.h	/^  struct compunit_symtab *compunit_symtabs = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::compunit_symtab
computeSignal	gdb/stubs/i386-stub.c	/^computeSignal (int exceptionVector)$/;"	f
computeSignal	gdb/stubs/m32r-stub.c	/^computeSignal (int exceptionVector)$/;"	f	file:
computeSignal	gdb/stubs/m68k-stub.c	/^computeSignal (exceptionVector)$/;"	f
computeSignal	gdb/stubs/sh-stub.c	/^computeSignal (int exceptionVector)$/;"	f	file:
computeSignal	gdb/stubs/sparc-stub.c	/^computeSignal (int tt)$/;"	f	file:
compute_arch_mask	opcodes/sparc-dis.c	/^compute_arch_mask (unsigned long mach)$/;"	f	file:
compute_bucket_count	bfd/elflink.c	/^compute_bucket_count (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
compute_completer_bits	opcodes/ia64-gen.c	/^compute_completer_bits (struct main_entry *ment, struct completer_entry *ent)$/;"	f	file:
compute_compunit_symtab_includes	gdb/dwarf2read.c	/^compute_compunit_symtab_includes (struct dwarf2_per_cu_data *per_cu)$/;"	f	file:
compute_curr_prefix	intl/relocatable.c	/^compute_curr_prefix (const char *orig_installprefix,$/;"	f	file:
compute_curr_prefix	intl/relocatable.c	160;"	d	file:
compute_delayed_physnames	gdb/dwarf2read.c	/^compute_delayed_physnames (struct dwarf2_cu *cu)$/;"	f	file:
compute_ebb_actions	bfd/elf32-xtensa.c	/^compute_ebb_actions (ebb_constraint *ebb_table)$/;"	f
compute_ebb_proposed_actions	bfd/elf32-xtensa.c	/^compute_ebb_proposed_actions (ebb_constraint *ebb_table)$/;"	f
compute_enum_list	gdb/guile/scm-param.c	/^compute_enum_list (SCM enum_values_scm, int arg_pos, const char *func_name)$/;"	f	file:
compute_enum_values	gdb/python/py-param.c	/^compute_enum_values (parmpy_object *self, PyObject *enum_values)$/;"	f	file:
compute_exception	gdb/break-catch-throw.c	/^compute_exception (struct gdbarch *argc, struct internalvar *var, void *ignore)$/;"	f	file:
compute_frame_id	gdb/frame.c	/^compute_frame_id (struct frame_info *fi)$/;"	f	file:
compute_function_info	bfd/elf-m10300.c	/^compute_function_info (bfd *abfd,$/;"	f	file:
compute_lcd_of_matches	readline/complete.c	/^compute_lcd_of_matches (match_list, matches, text)$/;"	f	file:
compute_master	gdb/contrib/cleanup_check.py	/^    def compute_master(self, bb, bb_from, master_cleanup):$/;"	m	class:CleanupChecker
compute_offset	bfd/xsym.c	/^compute_offset (unsigned long first_page,$/;"	f	file:
compute_probe_arg	gdb/probe.c	/^compute_probe_arg (struct gdbarch *arch, struct internalvar *ivar,$/;"	f	file:
compute_python_string	gdb/python/python.c	/^compute_python_string (struct command_line *l)$/;"	f	file:
compute_record	sim/igen/ld-insn.c	/^  compute_record,$/;"	e	enum:__anon591	file:
compute_removed_action_diff	bfd/elf32-xtensa.c	/^compute_removed_action_diff (const text_action *ta,$/;"	f	file:
compute_removed_literals	bfd/elf32-xtensa.c	/^compute_removed_literals (bfd *abfd,$/;"	f	file:
compute_scheme_string	gdb/guile/guile.c	/^compute_scheme_string (struct command_line *l)$/;"	f	file:
compute_section_arg	bfd/wasm-module.c	/^struct compute_section_arg$/;"	s	file:
compute_something	gdb/testsuite/gdb.base/break-fun-addr2.c	/^compute_something (int i)$/;"	f
compute_stack_depth	gdb/compile/compile-loc2c.c	/^compute_stack_depth (enum bfd_endian byte_order, unsigned int addr_size,$/;"	f	file:
compute_stack_depth_worker	gdb/compile/compile-loc2c.c	/^compute_stack_depth_worker (int start, int *need_tempvar,$/;"	f	file:
compute_text_actions	bfd/elf32-xtensa.c	/^compute_text_actions (bfd *abfd,$/;"	f
compute_value	sim/igen/ld-insn.h	/^  compute_value,$/;"	e	enum:__anon574
compute_value	sim/ppc/ld-cache.h	/^  compute_value,$/;"	e	enum:__anon935
compute_vtable_size	gdb/gnu-v3-abi.c	/^compute_vtable_size (htab_t offset_hash,$/;"	f	file:
compute_with_small_structs	gdb/testsuite/gdb.base/call-ar-st.c	/^void compute_with_small_structs (int seed)$/;"	f
computed	gdb/tracepoint.h	/^  const std::vector<std::string> &computed ()$/;"	f	class:collection_list
computed	gdb/value.c	/^    } computed;$/;"	m	union:value::__anon2059	typeref:struct:value::__anon2059::__anon2061	file:
concat	libiberty/concat.c	/^concat (const char *first, ...)$/;"	f
concat_copy	libiberty/concat.c	/^concat_copy (char *dst, const char *first, ...)$/;"	f
concat_copy2	libiberty/concat.c	/^concat_copy2 (const char *first, ...)$/;"	f
concat_filename	bfd/dwarf2.c	/^concat_filename (struct line_info_table *table, unsigned int file)$/;"	f	file:
concat_length	libiberty/concat.c	/^concat_length (const char *first, ...)$/;"	f
concrete_type	gdb/symtab.h	/^  struct type *concrete_type;$/;"	m	struct:rust_vtable_symbol	typeref:struct:rust_vtable_symbol::type
cond	gdb/aarch64-tdep.c	/^  int cond = 0;$/;"	m	struct:displaced_step_closure	file:
cond	gdb/arm-tdep.c	/^  uint32_t cond;                \/* Condition code.  *\/$/;"	m	struct:insn_decode_record_t	file:
cond	gdb/arm-tdep.h	/^      unsigned int cond : 4;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1655
cond	gdb/arm-tdep.h	/^      unsigned int cond : 4;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
cond	gdb/breakpoint.h	/^  expression_up cond;$/;"	m	class:bp_location
cond	gdb/gdbserver/mem-break.c	/^  struct agent_expr *cond;$/;"	m	struct:point_cond_list	typeref:struct:point_cond_list::agent_expr	file:
cond	gdb/gdbserver/tracepoint.c	/^  struct agent_expr *cond;$/;"	m	struct:tracepoint	typeref:struct:tracepoint::agent_expr	file:
cond	gdb/testsuite/gdb.base/step-resume-infcall.c	/^cond (void)$/;"	f
cond	gdb/tracepoint.h	/^  char *cond = nullptr;$/;"	m	struct:uploaded_tp
cond	include/opcode/aarch64.h	/^      const aarch64_cond *cond;$/;"	m	union:aarch64_opnd_info::__anon1294
cond	include/opcode/aarch64.h	/^  const aarch64_cond *cond;$/;"	m	struct:aarch64_inst
cond	include/opcode/msp430-decode.h	/^  MSP430_Condition	cond;$/;"	m	struct:__anon1250
cond	include/opcode/tic4x.h	/^  unsigned long cond;$/;"	m	struct:tic4x_cond
cond	opcodes/sparc-opc.c	1345;"	d	file:
cond	opcodes/sparc-opc.c	1380;"	d	file:
condCodes	opcodes/arc-ext.c	/^  char *		 condCodes[NUM_EXT_COND];$/;"	m	struct:arcExtMap	file:
cond_branch_in_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^cond_branch_in_prologue:$/;"	l
cond_bytecode	gdb/breakpoint.h	/^  agent_expr_up cond_bytecode;$/;"	m	class:bp_location
cond_code	include/opcode/metag.h	/^enum cond_code$/;"	g
cond_code	opcodes/z8k-dis.c	/^  unsigned long cond_code;$/;"	m	struct:__anon72	file:
cond_exp	gdb/breakpoint.h	/^  expression_up cond_exp;$/;"	m	struct:watchpoint
cond_exp_valid_block	gdb/breakpoint.h	/^  const struct block *cond_exp_valid_block;$/;"	m	struct:watchpoint	typeref:struct:watchpoint::block
cond_global	gdb/testsuite/gdb.base/break-idempotent.c	/^int cond_global;$/;"	v
cond_global	gdb/testsuite/gdb.base/cond-eval-mode.c	/^int cond_global;$/;"	v
cond_hit	gdb/testsuite/gdb.base/step-resume-infcall.c	/^volatile int cond_hit;$/;"	v
cond_jump_flag	opcodes/i386-dis.c	484;"	d	file:
cond_jump_in_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^cond_jump_in_prologue:$/;"	l
cond_jump_mode	opcodes/i386-dis.c	/^  cond_jump_mode,$/;"	e	enum:__anon42	file:
cond_list	gdb/gdbserver/mem-break.c	/^  struct point_cond_list *cond_list;$/;"	m	struct:gdb_breakpoint	typeref:struct:gdb_breakpoint::point_cond_list	file:
cond_offset_host	gdb/ada-lang.c	/^cond_offset_host (const gdb_byte *valaddr, long offset)$/;"	f	file:
cond_offset_target	gdb/ada-lang.c	/^cond_offset_target (CORE_ADDR address, long offset)$/;"	f	file:
cond_set_addr_str	opcodes/metag-dis.c	/^cond_set_addr_str (char *buf, unsigned int buf_size,$/;"	f	file:
cond_stat	sim/cr16/simops.c	/^static int cond_stat(int cc)$/;"	f	file:
cond_string	gdb/breakpoint.h	/^  char *cond_string = NULL;$/;"	m	struct:breakpoint
cond_string	gdb/tracepoint.h	/^  char *cond_string = nullptr;$/;"	m	struct:uploaded_tp
cond_string	sim/msp430/msp430-sim.c	/^cond_string (int cond)$/;"	f	file:
cond_string_is_same	gdb/tracepoint.c	/^cond_string_is_same (char *str1, char *str2)$/;"	f	file:
cond_wait	gdb/testsuite/gdb.threads/bp_in_thread.c	/^cond_wait (pthread_cond_t *cond, pthread_mutex_t *mut)$/;"	f
cond_wait	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^cond_wait (pthread_cond_t *cond, pthread_mutex_t *mut)$/;"	f
cond_wait	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^cond_wait (pthread_cond_t *cond, pthread_mutex_t *mut)$/;"	f
cond_wait	gdb/testsuite/gdb.threads/pthread_cond_wait.c	/^cond_wait (pthread_cond_t *cond, pthread_mutex_t *mut)$/;"	f
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon288
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon289
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon290
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon301
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon302
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon303
condbit	sim/m32r/cpu2.h	/^      BI condbit;$/;"	m	struct:parexec::__anon281::__anon353
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon418
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon419
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon420
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon431
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon432
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon433
condbit	sim/m32r/cpux.h	/^      BI condbit;$/;"	m	struct:parexec::__anon411::__anon483
condbranch	include/opcode/aarch64.h	/^  condbranch,$/;"	e	enum:aarch64_insn_class
condcmp_imm	include/opcode/aarch64.h	/^  condcmp_imm,$/;"	e	enum:aarch64_insn_class
condcmp_reg	include/opcode/aarch64.h	/^  condcmp_reg,$/;"	e	enum:aarch64_insn_class
condfn	gdb/gdbserver/tracepoint.c	/^typedef enum eval_result_type (*condfn) (unsigned char *,$/;"	t	typeref:enum:condfn	file:
condition	gdb/testsuite/gdb.base/consecutive-step-over.c	/^volatile int condition;$/;"	v
condition	include/opcode/msp430-decode.h	/^  unsigned char	       condition : 3;$/;"	m	struct:__anon1248
condition	include/opcode/rl78.h	/^  unsigned char	   condition : 3;$/;"	m	struct:__anon1378
condition	sim/igen/ld-insn.h	/^  char *condition;$/;"	m	struct:_insn_mnemonic_entry
condition_code	opcodes/arc-dis.c	/^  unsigned condition_code;$/;"	m	struct:arc_disassemble_info	file:
condition_code	opcodes/arc-dis.h	/^  enum arc_condition_code condition_code;$/;"	m	struct:arc_instruction	typeref:enum:arc_instruction::arc_condition_code
condition_codes	opcodes/tic54x-opc.c	/^const tic54x_symbol condition_codes[] = {$/;"	v
condition_command	gdb/breakpoint.c	/^condition_command (const char *arg, int from_tty)$/;"	f	file:
condition_completer	gdb/breakpoint.c	/^condition_completer (struct cmd_list_element *cmd,$/;"	f	file:
condition_evaluation_auto	gdb/breakpoint.c	/^static const char condition_evaluation_auto[] = "auto";$/;"	v	file:
condition_evaluation_both	gdb/breakpoint.c	/^static const char condition_evaluation_both[] = "host or target";$/;"	v	file:
condition_evaluation_enums	gdb/breakpoint.c	/^static const char *const condition_evaluation_enums[] = {$/;"	v	file:
condition_evaluation_host	gdb/breakpoint.c	/^static const char condition_evaluation_host[] = "host";$/;"	v	file:
condition_evaluation_mode	gdb/breakpoint.c	/^static const char *condition_evaluation_mode = condition_evaluation_auto;$/;"	v	file:
condition_evaluation_mode_1	gdb/breakpoint.c	/^static const char *condition_evaluation_mode_1 = condition_evaluation_auto;$/;"	v	file:
condition_evaluation_target	gdb/breakpoint.c	/^static const char condition_evaluation_target[] = "target";$/;"	v	file:
condition_met	sim/v850/simops.c	/^condition_met (unsigned code)$/;"	f
condition_mode	gdb/ppc-linux-nat.c	/^        uint32_t condition_mode;        \/* break\/watchpoint condition flags *\/$/;"	m	struct:ppc_hw_breakpoint	file:
condition_modified	gdb/breakpoint.h	/^    condition_modified,$/;"	e	enum:condition_status
condition_names	opcodes/rl78-dis.c	/^condition_names[] =$/;"	v	file:
condition_names	opcodes/rx-dis.c	/^static char const * condition_names[] =$/;"	v	file:
condition_not_parsed	gdb/breakpoint.h	/^  int condition_not_parsed = 0;$/;"	m	struct:breakpoint
condition_status	gdb/breakpoint.h	/^enum condition_status$/;"	g
condition_true	gdb/arch/arm.c	/^condition_true (unsigned long cond, unsigned long status_reg)$/;"	f
condition_true	sim/m32c/reg.c	/^condition_true (int cond_id)$/;"	f
condition_true	sim/rl78/cpu.c	/^condition_true (RL78_Condition cond_id, int val)$/;"	f
condition_true	sim/rx/reg.c	/^condition_true (int cond_id)$/;"	f
condition_true_at_tracepoint	gdb/gdbserver/tracepoint.c	/^condition_true_at_tracepoint (struct tracepoint_hit_ctx *ctx,$/;"	f	file:
condition_unchanged	gdb/breakpoint.h	/^    condition_unchanged = 0,$/;"	e	enum:condition_status
condition_updated	gdb/breakpoint.h	/^    condition_updated$/;"	e	enum:condition_status
condition_value	gdb/ppc-linux-nat.c	/^        uint64_t condition_value;       \/* contents of the DVC register *\/$/;"	m	struct:ppc_hw_breakpoint	file:
conditional_issue	sim/igen/igen.h	/^  int conditional_issue;$/;"	m	struct:_igen_gen_options
conditioncode_names	opcodes/xc16x-desc.h	/^typedef enum conditioncode_names {$/;"	g
conditions	gdb/breakpoint.h	/^  std::vector<agent_expr *> conditions;$/;"	m	struct:bp_target_info
conditions	sim/igen/ld-decode.h	/^  decode_cond *conditions;$/;"	m	struct:_decode_table
conditions	sim/igen/ld-insn.h	/^  insn_field_cond *conditions;$/;"	m	struct:_insn_field_entry
condr	opcodes/sparc-opc.c	1393;"	d	file:
condr	opcodes/sparc-opc.c	1433;"	d	file:
condsel	include/opcode/aarch64.h	/^  condsel,$/;"	e	enum:aarch64_insn_class
conf	gdb/nat/linux-btrace.h	/^  struct btrace_config conf;$/;"	m	struct:btrace_target_info	typeref:struct:btrace_target_info::btrace_config
conf	gdb/remote.c	/^  struct btrace_config conf;$/;"	m	struct:btrace_target_info	typeref:struct:btrace_target_info::btrace_config	file:
config	gdb/common/btrace-common.h	/^  struct btrace_data_pt_config config;$/;"	m	struct:btrace_data_pt	typeref:struct:btrace_data_pt::btrace_data_pt_config
config	zlib/deflate.c	/^} config;$/;"	t	typeref:struct:config_s	file:
config_alignment_to_a	sim/common/sim-config.c	/^config_alignment_to_a (enum sim_alignments alignment)$/;"	f	file:
config_attr	opcodes/mep-desc.h	/^typedef enum config_attr {$/;"	g
config_byte_order_to_a	sim/common/sim-config.c	/^config_byte_order_to_a (enum bfd_endian byte_order)$/;"	f	file:
config_desc	sim/m68hc11/dv-m68hc11.c	/^io_reg_desc config_desc[] = {$/;"	v
config_enum	opcodes/mep-opc.h	/^  int    config_enum;$/;"	m	struct:__anon23
config_environment_to_a	sim/common/sim-config.c	/^config_environment_to_a (enum sim_environment environment)$/;"	f	file:
config_floating_point_to_a	sim/common/sim-config.c	/^config_floating_point_to_a (int floating_point)$/;"	f	file:
config_names	bfd/elf32-mep.c	/^static const char * config_names[] =$/;"	v	file:
config_s	zlib/deflate.c	/^typedef struct config_s {$/;"	s	file:
config_stdio_to_a	sim/common/sim-config.c	/^config_stdio_to_a (int stdio)$/;"	f	file:
configuration_table	zlib/deflate.c	/^local const config configuration_table[10] = {$/;"	v
configuration_table	zlib/deflate.c	/^local const config configuration_table[2] = {$/;"	v
configured_sets	sim/frv/cache.h	/^  unsigned configured_sets;   \/* Number of sets configured in the cache.  *\/$/;"	m	struct:__anon244
configured_ways	sim/frv/cache.h	/^  unsigned configured_ways;   \/* Number of ways configured in each set.  *\/$/;"	m	struct:__anon244
confirm	gdb/top.c	/^int confirm = 1;$/;"	v
conflict_warn	sim/sh/gencode.c	/^conflict_warn (int val, int i)$/;"	f	file:
conn_channel	gdb/stubs/ia64vms-stub.c	/^static unsigned short conn_channel;$/;"	v	file:
connected_p	sim/common/dv-sockser.c	/^connected_p (SIM_DESC sd)$/;"	f	file:
cons_1	gdb/unittests/basic_string_view/cons/char/1.cc	/^namespace cons_1 {$/;"	n	file:
cons_2	gdb/unittests/basic_string_view/cons/char/2.cc	/^namespace cons_2 {$/;"	n	file:
cons_3	gdb/unittests/basic_string_view/cons/char/3.cc	/^namespace cons_3 {$/;"	n	file:
cons_copy	gdb/unittests/optional/cons/copy.cc	/^namespace cons_copy {$/;"	n	file:
cons_default	gdb/unittests/optional/cons/default.cc	/^namespace cons_default {$/;"	n	file:
cons_move	gdb/unittests/optional/cons/move.cc	/^namespace cons_move {$/;"	n	file:
cons_value	gdb/unittests/optional/cons/value.cc	/^namespace cons_value {$/;"	n	file:
consistency_check	gdb/contrib/exsummary.py	/^    def consistency_check(self):$/;"	m	class:Function
console_raw	sim/m32c/mem.c	/^static int console_raw = 0;$/;"	v	file:
console_select_thread	gdb/ser-mingw.c	/^console_select_thread (void *arg)$/;"	f	file:
const	gdb/testsuite/gdb.base/auxv.c	23;"	d	file:
const	gdb/testsuite/gdb.base/coremaker.c	31;"	d	file:
const	gdb/testsuite/gdb.base/scope0.c	4;"	d	file:
const	gdb/testsuite/gdb.base/scope1.c	4;"	d	file:
const	include/ansidecl.h	101;"	d
const	include/ansidecl.h	75;"	d
const	include/ansidecl.h	97;"	d
const	include/opcode/cris.h	28;"	d
const	include/opcode/hppa.h	25;"	d
const	libiberty/fnmatch.c	42;"	d	file:
const	libiberty/getopt.c	40;"	d	file:
const	libiberty/getopt1.c	30;"	d	file:
const	opcodes/ns32k-dis.c	25;"	d	file:
const	zlib/zconf.h	230;"	d
const_1_mode	opcodes/i386-dis.c	/^  const_1_mode,$/;"	e	enum:__anon42	file:
const_B_ptr	gdb/testsuite/gdb.cp/hang3.cc	/^const struct B *const_B_ptr;$/;"	v	typeref:struct:B
const_and_volatile	gdb/c-exp.y	/^const_and_volatile: 	CONST_KEYWORD VOLATILE_KEYWORD$/;"	l
const_cfunc	gdb/cli/cli-decode.h	/^	cmd_const_cfunc_ftype *const_cfunc;$/;"	m	union:cmd_list_element::__anon1755
const_expr	gdb/ax-gdb.c	/^const_expr (union exp_element **pc)$/;"	f	file:
const_forms_t	opcodes/bfin-dis.c	/^} const_forms_t;$/;"	t	typeref:enum:__anon26	file:
const_forms_t	sim/bfin/bfin-sim.c	/^} const_forms_t;$/;"	t	typeref:enum:__anon821	file:
const_iterator	gdb/dwarf2read.c	/^  std::pair<std::vector<name_component>::const_iterator,$/;"	m	class:mapped_index_base::name_component	file:
const_iterator	gdb/dwarf2read.c	/^std::pair<std::vector<name_component>::const_iterator,$/;"	m	class:name_component	file:
const_iterator	gdb/unittests/basic_string_view/types/1.cc	/^  typedef String_view::const_iterator const_iterator;$/;"	t	struct:T	file:
const_my_int	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^typedef const my_int const_my_int;$/;"	t	file:
const_or_volatile	gdb/c-exp.y	/^const_or_volatile: const_or_volatile_noopt$/;"	l
const_or_volatile_noopt	gdb/c-exp.y	/^const_or_volatile_noopt:  	const_and_volatile$/;"	l
const_or_volatile_or_space_identifier	gdb/c-exp.y	/^const_or_volatile_or_space_identifier:$/;"	l
const_or_volatile_or_space_identifier_noopt	gdb/c-exp.y	/^const_or_volatile_or_space_identifier_noopt: cv_with_space_id$/;"	l
const_overload_fn	gdb/testsuite/gdb.linespec/cpls.cc	/^struct_with_const_overload::const_overload_fn () const$/;"	f	class:struct_with_const_overload
const_overload_fn	gdb/testsuite/gdb.linespec/cpls.cc	/^struct_with_const_overload::const_overload_fn ()$/;"	f	class:struct_with_const_overload
const_val	gdb/gdbtypes.h	/^  LONGEST const_val;$/;"	m	union:dynamic_prop_data
const_var_ref	gdb/ax-gdb.c	/^const_var_ref (struct symbol *var)$/;"	f	file:
const_variable	gdb/testsuite/gdb.base/compare-sections.c	/^const int const_variable = 2;$/;"	v
const_vol_method_class	gdb/testsuite/gdb.cp/classes.cc	/^class const_vol_method_class {$/;"	c	file:
const_vol_method_class	gdb/testsuite/gdb.cp/misc.cc	/^class const_vol_method_class {$/;"	c	file:
const_volatile_my_int	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^typedef const volatile_my_int const_volatile_my_int;$/;"	t	file:
constant	include/hp-symtab.h	/^  unsigned int   constant:  1;  \/* constant function            *\/$/;"	m	struct:quick_procedure
constant	include/opcode/cr16.h	/^  long constant;$/;"	m	struct:__anon1331
constant	include/opcode/crx.h	/^    long constant;$/;"	m	struct:__anon1267
constant	sim/igen/ld-decode.h	/^  unsigned constant;$/;"	m	struct:_decode_table
constant_field_names	sim/igen/ld-decode.h	/^  filter *constant_field_names;$/;"	m	struct:_decode_table
constant_field_types	sim/ppc/ld-insn.c	/^} constant_field_types;$/;"	t	typeref:enum:__anon972	file:
constant_formats	opcodes/bfin-dis.c	/^} constant_formats[] =$/;"	v	typeref:struct:__anon27	file:
constant_formats	sim/bfin/bfin-sim.c	/^} constant_formats[] =$/;"	v	typeref:struct:__anon822	file:
constant_last	gdb/prologue-value.c	/^constant_last (pv_t *a, pv_t *b)$/;"	f	file:
constant_pool	gdb/dwarf2read.c	/^  const char *constant_pool = nullptr;$/;"	m	struct:mapped_index_base	file:
constexpr_char_traits	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^struct constexpr_char_traits : std::char_traits<char>$/;"	s	file:
constglob	gdb/testsuite/gdb.trace/read-memory.c	/^const int constglob = 10000;$/;"	v
constglob	gdb/testsuite/gdb.trace/tfile.c	/^const int constglob = 10000;$/;"	v
constglob_not_collected	gdb/testsuite/gdb.trace/read-memory.c	/^const int constglob_not_collected = 100;$/;"	v
constrained_packed_array_type	gdb/ada-lang.c	/^constrained_packed_array_type (struct type *type, long *elt_bits)$/;"	f	file:
constraint	gdb/cris-tdep.c	/^constraint (unsigned int insn, const char *inst_args,$/;"	f	file:
constraint_violation	opcodes/frv-opc.h	/^  int                    constraint_violation;$/;"	m	struct:__anon4
constraints	include/opcode/xgate.h	/^  char * constraints;           \/* Constraint chars.  *\/$/;"	m	struct:xgate_opcode
constraints	opcodes/avr-dis.c	/^  char *constraints;$/;"	m	struct:avr_opcodes_s	file:
construct	zlib/contrib/blast/blast.c	/^local int construct(struct huffman *h, const unsigned char *rep, int n)$/;"	f
construct	zlib/contrib/puff/puff.c	/^local int construct(struct huffman *h, const short *length, int n)$/;"	f
construct_inferior_arguments	gdb/infcmd.c	/^construct_inferior_arguments (int argc, char **argv)$/;"	f
construct_visualizer	gdb/varobj.c	/^construct_visualizer (struct varobj *var, PyObject *constructor)$/;"	f	file:
constructor	gdb/varobj.c	/^  PyObject *constructor = NULL;$/;"	m	struct:varobj_dynamic	file:
constructor	include/bfdlink.h	/^  void (*constructor)$/;"	m	struct:bfd_link_callbacks
constructor	include/hp-symtab.h	/^  unsigned int	 constructor:1; \/* constructor function         *\/$/;"	m	struct:quick_procedure
constructor	libiberty/cplus-dem.c	/^  int constructor;$/;"	m	struct:work_stuff	file:
constructor_bitsize	bfd/libecoff.h	/^  unsigned int constructor_bitsize;$/;"	m	struct:ecoff_backend_data
constructor_chain	bfd/bfd-in2.h	/^  struct relent_chain *constructor_chain;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::relent_chain
constructor_reloc	bfd/libecoff.h	/^  reloc_howto_type *constructor_reloc;$/;"	m	struct:ecoff_backend_data
constvar	gdb/testsuite/gdb.compile/compile-constvar.c	/^int constvar = 5;$/;"	v
consume_count	libiberty/cplus-dem.c	/^consume_count (const char **type)$/;"	f	file:
consume_count_with_underscores	libiberty/cplus-dem.c	/^consume_count_with_underscores (const char **mangled)$/;"	f	file:
consume_improper_spaces	gdb/dwarf2read.c	/^consume_improper_spaces (const char *p, const char *body)$/;"	f	file:
consume_whitespace	libiberty/argv.c	/^consume_whitespace (const char **input)$/;"	f	file:
consumed	gdb/ax.h	/^    int consumed, produced;$/;"	m	struct:aop_map
cont_handler_str	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^cont_handler_str = ""$/;"	v
cont_thread	gdb/gdbserver/server.h	/^  ptid_t cont_thread;$/;"	m	struct:client_state
contained_in	gdb/block.c	/^contained_in (const struct block *a, const struct block *b)$/;"	f
container	bfd/som.h	/^  asection *container;$/;"	m	struct:som_copyable_section_data_struct
container	gdb/testsuite/gdb.base/bitfields.c	/^struct container$/;"	s	file:
container	gdb/testsuite/gdb.base/bitfields.c	/^} container;$/;"	v	typeref:struct:container
container	gdb/testsuite/gdb.cp/vla-cxx.cc	/^  container() : e(*this) { }$/;"	f	struct:container
container	gdb/testsuite/gdb.cp/vla-cxx.cc	/^struct container$/;"	s	file:
container	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct container$/;"	s	file:
container	gdb/testsuite/gdb.python/py-bad-printers.c	/^struct container$/;"	s	file:
container	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct container$/;"	s	file:
container	libiberty/cp-demangle.c	/^  const struct demangle_component *container;$/;"	m	struct:d_saved_scope	typeref:struct:d_saved_scope::demangle_component	file:
container_length	bfd/pef.h	/^  unsigned long container_length;$/;"	m	struct:bfd_pef_section
container_offset	bfd/pef.h	/^  unsigned long container_offset;$/;"	m	struct:bfd_pef_section
container_strings_offset	bfd/pef.h	/^  unsigned long container_strings_offset;$/;"	m	struct:bfd_pef_xlib_header
containing_scm	gdb/guile/guile-internal.h	/^  SCM containing_scm;$/;"	m	struct:_eqable_gdb_smob
containing_scm	gdb/guile/scm-breakpoint.c	/^  SCM containing_scm;$/;"	m	struct:gdbscm_breakpoint_object	file:
containing_scm	gdb/guile/scm-cmd.c	/^  SCM containing_scm;$/;"	m	struct:_command_smob	file:
containing_scm	gdb/guile/scm-objfile.c	/^  SCM containing_scm;$/;"	m	struct:_objfile_smob	file:
containing_scm	gdb/guile/scm-param.c	/^  SCM containing_scm;$/;"	m	struct:_param_smob	file:
containing_scm	gdb/guile/scm-progspace.c	/^  SCM containing_scm;$/;"	m	struct:_pspace_smob	file:
containing_section	gdb/dwarf2read.h	/^    struct dwarf2_section_info *containing_section;$/;"	m	union:dwarf2_section_info::__anon1740	typeref:struct:dwarf2_section_info::__anon1740::dwarf2_section_info
contains_dir_separator	gdb/common/pathstuff.c	/^contains_dir_separator (const char *path)$/;"	f
contains_insn	opcodes/tilepro-dis.c	/^contains_insn (tilepro_mnemonic expected_mnemonic,$/;"	f	file:
contains_shared_object_p	bfd/xcofflink.c	/^  unsigned int contains_shared_object_p : 1;$/;"	m	struct:xcoff_archive_info	file:
contains_thread	gdb/remote.c	/^  bool contains_thread (ptid_t ptid) const$/;"	f	struct:threads_listing_context
content	gdb/tui/tui-data.h	/^  char *content;$/;"	m	struct:tui_data_element
content	gdb/tui/tui-data.h	/^  tui_win_content content;  \/* Content of window.  *\/$/;"	m	struct:tui_gen_win_info
content_in_use	gdb/tui/tui-data.h	/^  int content_in_use;	    \/* Can it be used, or is it already used?  *\/$/;"	m	struct:tui_gen_win_info
content_length	bfd/elf32-xtensa.c	/^  bfd_size_type content_length;$/;"	m	struct:ebb_struct	file:
content_length	bfd/elf32-xtensa.c	/^  bfd_size_type content_length;$/;"	m	struct:section_cache_struct	file:
content_size	gdb/ctf.c	/^  size_t content_size;$/;"	m	struct:trace_write_handler	file:
content_size	gdb/tui/tui-data.h	/^  int content_size;	    \/* Size of content (# of elements).  *\/$/;"	m	struct:tui_gen_win_info
contents	bfd/aoutx.h	/^  bfd_byte *contents;$/;"	m	struct:aout_final_link_info
contents	bfd/bfd-in2.h	/^  unsigned char *contents;$/;"	m	struct:bfd_section
contents	bfd/coff-bfd.h	/^  bfd_byte *contents;$/;"	m	struct:coff_section_tdata
contents	bfd/elf32-arm.c	/^  bfd_byte *contents;$/;"	m	struct:a8_branch_to_stub_data	file:
contents	bfd/elf32-epiphany.c	/^  bfd_byte *	       contents;$/;"	m	struct:misc	file:
contents	bfd/elf32-ip2k.c	/^  bfd_byte *	       contents;$/;"	m	struct:misc	file:
contents	bfd/elf32-xtensa.c	/^  bfd_byte *contents;		\/* Cache of the section contents.  *\/$/;"	m	struct:ebb_struct	file:
contents	bfd/elf32-xtensa.c	/^  bfd_byte *contents;		\/* Cache of the section contents.  *\/$/;"	m	struct:section_cache_struct	file:
contents	bfd/elf64-alpha.c	/^  bfd_byte *contents;$/;"	m	struct:alpha_relax_info	file:
contents	bfd/elf64-ppc.c	/^    bfd_byte *contents;$/;"	m	union:ppc64_elf_obj_tdata::__anon1170	file:
contents	bfd/elflink.c	/^  bfd_byte *contents;$/;"	m	struct:collect_gnu_hash_codes	file:
contents	bfd/elflink.c	/^  bfd_byte *contents;$/;"	m	struct:elf_final_link_info	file:
contents	bfd/elfnn-aarch64.c	/^  bfd_byte *contents;$/;"	m	struct:erratum_835769_branch_to_stub_data	file:
contents	bfd/elfnn-riscv.c	/^  bfd_byte *			 contents;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
contents	bfd/elfxx-x86.h	/^  bfd_byte *contents;$/;"	m	struct:elf_x86_plt
contents	bfd/libcoff-in.h	/^  bfd_byte *contents;$/;"	m	struct:coff_final_link_info
contents	bfd/libcoff.h	/^  bfd_byte *contents;$/;"	m	struct:coff_final_link_info
contents	bfd/merge.c	/^  unsigned char contents[1];$/;"	m	struct:sec_merge_sec_info	file:
contents	bfd/pdp11.c	/^  bfd_byte *contents;$/;"	m	struct:aout_final_link_info	file:
contents	bfd/xcofflink.c	/^  bfd_byte *contents;$/;"	m	struct:xcoff_final_link_info	file:
contents	gdb/f-lang.h	/^  struct symbol *contents[1];$/;"	m	struct:common_block	typeref:struct:common_block::symbol
contents	gdb/minsyms.c	/^    struct minimal_symbol contents[BUNCH_SIZE];$/;"	m	struct:msym_bunch	typeref:struct:msym_bunch::minimal_symbol	file:
contents	gdb/mips-tdep.c	/^  char *contents;$/;"	m	struct:mips_objfile_private	file:
contents	gdb/riscv-tdep.c	/^  const gdb_byte *contents;$/;"	m	struct:riscv_arg_info	file:
contents	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^    const char *contents;$/;"	m	struct:string_repr::whybother	file:
contents	gdb/testsuite/gdb.python/py-prettyprint.c	/^    const char *contents;$/;"	m	struct:string_repr::whybother	file:
contents	gdb/value.c	/^  gdb::unique_xmalloc_ptr<gdb_byte> contents;$/;"	m	struct:value	file:
contents	include/bfdlink.h	/^	  bfd_byte *contents;$/;"	m	struct:bfd_link_order::__anon1500::__anon1502
contents	include/elf/internal.h	/^  unsigned char *contents;		\/* Section contents.  *\/$/;"	m	struct:elf_internal_shdr
contents	include/obstack.h	/^  char contents[4];             \/* objects begin here *\/$/;"	m	struct:_obstack_chunk
contents_size	bfd/coff-rs6000.c	/^  bfd_size_type contents_size;$/;"	m	struct:member_layout	file:
context	gdb/cli/cli-decode.h	/^    void *context = nullptr;$/;"	m	struct:cmd_list_element
context	gdb/gdbserver/win32-low.h	/^  CONTEXT context;$/;"	m	struct:win32_thread_info
context	gdb/windows-nat.c	/^    CONTEXT context;$/;"	m	struct:windows_thread_info_struct	file:
context_offset	gdb/amd64-windows-nat.c	25;"	d	file:
context_offset	gdb/amd64-windows-nat.c	88;"	d	file:
context_offset	gdb/gdbserver/win32-arm-low.c	39;"	d	file:
context_offset	gdb/gdbserver/win32-arm-low.c	68;"	d	file:
context_offset	gdb/gdbserver/win32-i386-low.c	281;"	d	file:
context_offset	gdb/gdbserver/win32-i386-low.c	327;"	d	file:
context_offset	gdb/gdbserver/win32-i386-low.c	331;"	d	file:
context_offset	gdb/gdbserver/win32-i386-low.c	394;"	d	file:
context_offset	gdb/i386-windows-nat.c	25;"	d	file:
context_offset	gdb/i386-windows-nat.c	72;"	d	file:
context_offsets	gdb/ppc-ravenscar-thread.c	/^  const int *context_offsets;$/;"	m	struct:ravenscar_reg_info	file:
context_offsets_size	gdb/ppc-ravenscar-thread.c	/^  int context_offsets_size;$/;"	m	struct:ravenscar_reg_info	file:
context_stack	gdb/buildsym.h	/^EXTERN struct context_stack *context_stack;$/;"	v	typeref:struct:context_stack
context_stack	gdb/buildsym.h	/^struct context_stack$/;"	s
context_stack_depth	gdb/buildsym.h	/^EXTERN int context_stack_depth;$/;"	v
context_stack_size	gdb/buildsym.h	/^EXTERN int context_stack_size;$/;"	v
context_switch	gdb/infrun.c	/^context_switch (execution_control_state *ecs)$/;"	f	file:
continuation	gdb/continuations.c	/^struct continuation$/;"	s	file:
continuation	include/som/internal.h	/^  unsigned int continuation : 1;$/;"	m	struct:som_subspace_dictionary_record
continuation_free_arg_ftype	gdb/continuations.h	/^typedef void (continuation_free_arg_ftype) (void *);$/;"	t
continuation_ftype	gdb/continuations.h	/^typedef void (continuation_ftype) (void *arg, int err);$/;"	t
continuations	gdb/inferior.h	/^  continuation *continuations = NULL;$/;"	m	class:inferior
continue_1	gdb/infcmd.c	/^continue_1 (int all_threads)$/;"	f
continue_command	gdb/infcmd.c	/^continue_command (const char *args, int from_tty)$/;"	f	file:
continue_control	gdb/cli/cli-script.h	/^  continue_control,$/;"	e	enum:command_control_type
continue_handler	gdb/testsuite/gdb.python/py-events.py	/^def continue_handler (event):$/;"	f
continue_handler	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^def continue_handler (event):$/;"	f
continue_one_thread	gdb/gdbserver/win32-low.c	/^continue_one_thread (thread_info *thread, int thread_id)$/;"	f	file:
continue_p	gdb/stubs/m32r-stub.c	/^  unsigned short continue_p;	\/* true if NOT returning to gdb after step *\/$/;"	m	struct:STEPPING_CONTEXT	file:
continued	include/coff/sym.h	/^	unsigned continued : 1; \/* indicates additional TQ info in next AUX *\/$/;"	m	struct:__anon1568
contract_asm_expansion	bfd/elf32-xtensa.c	/^contract_asm_expansion (bfd_byte *contents,$/;"	f	file:
control	gdb/arm-linux-nat.c	/^  arm_hwbp_control_t control;$/;"	m	struct:arm_linux_hw_breakpoint	file:
control	gdb/gdbserver/linux-arm-low.c	/^  arm_hwbp_control_t control;$/;"	m	struct:arm_linux_hw_breakpoint	file:
control	gdb/go32-nat.c	/^    unsigned int control;$/;"	m	struct:__anon1829	file:
control	opcodes/i386-opc.h	/^      unsigned int control:1;$/;"	m	struct:i386_operand_type::__anon69
control	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
control	sim/lm32/dv-lm32timer.c	/^  unsigned int control;$/;"	m	struct:lm32timer	file:
control	sim/mn10300/dv-mn103iop.c	/^  unsigned8 output, output_mode, control, pin;$/;"	m	struct:_mn10300_ioport	file:
control	sim/mn10300/dv-mn103ser.c	/^  unsigned16 status, control;$/;"	m	struct:_mn10300_serial	file:
control_c_simulation	sim/common/sim-stop.c	/^control_c_simulation (SIM_DESC sd,$/;"	f	file:
control_character_bit	readline/chardefs.h	56;"	d
control_character_mask	readline/chardefs.h	54;"	d
control_character_threshold	readline/chardefs.h	53;"	d
control_level	gdb/cli/cli-script.c	/^static int control_level;$/;"	v	file:
control_reg	opcodes/hppa-dis.c	/^static const char *const control_reg[] =$/;"	v	file:
control_type	gdb/cli/cli-script.h	/^  enum command_control_type control_type;$/;"	m	struct:command_line	typeref:enum:command_line::command_control_type
control_u	gdb/cli/cli-script.h	/^  control_u;$/;"	m	struct:command_line	typeref:union:command_line::__anon1753
controller	sim/ppc/hw_ide.c	/^  ide_controller controller[nr_ide_controllers];$/;"	m	struct:_hw_ide_device	file:
controller	sim/ppc/hw_ide.c	/^  int controller;$/;"	m	struct:_address_block	file:
conv	intl/gettextP.h	/^  __gconv_t conv;$/;"	m	struct:loaded_domain
conv	intl/gettextP.h	/^  iconv_t conv;$/;"	m	struct:loaded_domain
conv_endian	sim/m32r/traps-linux.c	/^conv_endian (unsigned int tvalue)$/;"	f	file:
conv_endian16	sim/m32r/traps-linux.c	/^conv_endian16 (unsigned short tvalue)$/;"	f	file:
conv_tab	intl/gettextP.h	/^  char **conv_tab;$/;"	m	struct:loaded_domain
conv_table_size	bfd/libcoff-in.h	/^  int conv_table_size;$/;"	m	struct:coff_tdata
conv_table_size	bfd/libcoff.h	/^  int conv_table_size;$/;"	m	struct:coff_tdata
conversion_declarator	gdb/c-exp.y	/^conversion_declarator:  \/* Nothing.  *\/$/;"	l
conversion_fun	libiberty/testsuite/test-strtol.c	/^enum conversion_fun$/;"	g	file:
conversion_kind	gdb/guile/scm-string.c	/^  scm_t_string_failed_conversion_handler conversion_kind;$/;"	m	struct:scm_from_stringn_data	file:
conversion_kind	gdb/guile/scm-string.c	/^  scm_t_string_failed_conversion_handler conversion_kind;$/;"	m	struct:scm_to_stringn_data	file:
conversion_table	bfd/libcoff-in.h	/^  unsigned int *conversion_table;$/;"	m	struct:coff_tdata
conversion_table	bfd/libcoff.h	/^  unsigned int *conversion_table;$/;"	m	struct:coff_tdata
conversion_type_id	gdb/c-exp.y	/^conversion_type_id: typebase conversion_declarator$/;"	l
convert	gdb/target-float.c	/^decimal_float_ops::convert (const gdb_byte *from, const struct type *from_type,$/;"	f	class:decimal_float_ops
convert	gdb/target-float.c	/^host_float_ops<T>::convert (const gdb_byte *from,$/;"	f	class:T
convert	gdb/target-float.c	/^mpfr_float_ops::convert (const gdb_byte *from,$/;"	f	class:mpfr_float_ops
convert	sim/mips/cp1.c	/^convert (sim_cpu *cpu,$/;"	f
convert	sim/ppc/device_table.h	/^  device_convert_callbacks convert;$/;"	m	struct:_device_callbacks
convert_address_location_to_sals	gdb/linespec.c	/^convert_address_location_to_sals (struct linespec_state *self,$/;"	f	file:
convert_array	gdb/compile/compile-c-types.c	/^convert_array (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_between_encodings	gdb/charset.c	/^convert_between_encodings (const char *from, const char *to,$/;"	f
convert_bfc_to_bfm	opcodes/aarch64-asm.c	/^convert_bfc_to_bfm (aarch64_inst *inst)$/;"	f	file:
convert_bfi_to_bfm	opcodes/aarch64-asm.c	/^convert_bfi_to_bfm (aarch64_inst *inst)$/;"	f	file:
convert_bfm_to_bfc	opcodes/aarch64-dis.c	/^convert_bfm_to_bfc (aarch64_inst *inst)$/;"	f	file:
convert_bfm_to_bfi	opcodes/aarch64-dis.c	/^convert_bfm_to_bfi (aarch64_inst *inst)$/;"	f	file:
convert_bfm_to_bfx	opcodes/aarch64-dis.c	/^convert_bfm_to_bfx (aarch64_inst *inst)$/;"	f	file:
convert_bfm_to_sr	opcodes/aarch64-dis.c	/^convert_bfm_to_sr (aarch64_inst *inst)$/;"	f	file:
convert_bfx_to_bfm	opcodes/aarch64-asm.c	/^convert_bfx_to_bfm (aarch64_inst *inst)$/;"	f	file:
convert_bool	gdb/compile/compile-c-types.c	/^convert_bool (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_code_addr_to_desc_addr	gdb/ppc-sysv-tdep.c	/^convert_code_addr_to_desc_addr (CORE_ADDR code_addr, CORE_ADDR *desc_addr)$/;"	f	file:
convert_complex	gdb/compile/compile-c-types.c	/^convert_complex (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_cset_to_csinc	opcodes/aarch64-asm.c	/^convert_cset_to_csinc (aarch64_inst *inst)$/;"	f	file:
convert_csinc_to_cset	opcodes/aarch64-dis.c	/^convert_csinc_to_cset (aarch64_inst *inst)$/;"	f	file:
convert_debug_to_zdebug	bfd/elf.c	/^convert_debug_to_zdebug (bfd *abfd, const char *name)$/;"	f	file:
convert_dirent	gdb/gnulib/import/glob.c	/^convert_dirent (const struct dirent *source)$/;"	f	file:
convert_dirent64	gdb/gnulib/import/glob.c	/^convert_dirent64 (const struct dirent64 *source)$/;"	f	file:
convert_e_flags	bfd/elf32-nds32.c	/^convert_e_flags (unsigned int e_flags, unsigned int arch)$/;"	f	file:
convert_enum	gdb/compile/compile-c-types.c	/^convert_enum (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_escape	gdb/c-lang.c	/^convert_escape (struct type *type, const char *dest_charset,$/;"	f	file:
convert_explicit_location_to_linespec	gdb/linespec.c	/^convert_explicit_location_to_linespec (struct linespec_state *self,$/;"	f	file:
convert_explicit_location_to_sals	gdb/linespec.c	/^convert_explicit_location_to_sals (struct linespec_state *self,$/;"	f	file:
convert_extr_to_ror	opcodes/aarch64-dis.c	/^convert_extr_to_ror (aarch64_inst *inst)$/;"	f	file:
convert_field	gdb/python/py-type.c	/^convert_field (struct type *type, int field)$/;"	f	file:
convert_flags	bfd/plugin.c	/^convert_flags (const struct ld_plugin_symbol *sym)$/;"	f	file:
convert_float	gdb/compile/compile-c-types.c	/^convert_float (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_from_csel	opcodes/aarch64-dis.c	/^convert_from_csel (aarch64_inst *inst)$/;"	f	file:
convert_from_func_ptr_addr	gdb/gdbarch.c	/^  gdbarch_convert_from_func_ptr_addr_ftype *convert_from_func_ptr_addr;$/;"	m	struct:gdbarch	file:
convert_from_func_ptr_addr_identity	gdb/arch-utils.c	/^convert_from_func_ptr_addr_identity (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f
convert_func	gdb/compile/compile-c-types.c	/^convert_func (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_fx_rmask	opcodes/metag-dis.c	/^convert_fx_rmask (unsigned int rmask)$/;"	f	file:
convert_hex	gdb/c-lang.c	/^convert_hex (struct type *type, char *p,$/;"	f	file:
convert_int	gdb/compile/compile-c-types.c	/^convert_int (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_linespec_to_sals	gdb/linespec.c	/^convert_linespec_to_sals (struct linespec_state *state, linespec_p ls)$/;"	f	file:
convert_lsl_to_ubfm	opcodes/aarch64-asm.c	/^convert_lsl_to_ubfm (aarch64_inst *inst)$/;"	f	file:
convert_mbs_to_wcs	libiberty/regex.c	/^convert_mbs_to_wcs (CHAR_T *dest, const unsigned char*src, size_t len,$/;"	f	file:
convert_mov_to_movebitmask	opcodes/aarch64-asm.c	/^convert_mov_to_movebitmask (aarch64_inst *inst)$/;"	f	file:
convert_mov_to_movewide	opcodes/aarch64-asm.c	/^convert_mov_to_movewide (aarch64_inst *inst)$/;"	f	file:
convert_mov_to_orr	opcodes/aarch64-asm.c	/^convert_mov_to_orr (aarch64_inst *inst)$/;"	f	file:
convert_movebitmask_to_mov	opcodes/aarch64-dis.c	/^convert_movebitmask_to_mov (aarch64_inst *inst)$/;"	f	file:
convert_movewide_to_mov	opcodes/aarch64-dis.c	/^convert_movewide_to_mov (aarch64_inst *inst)$/;"	f	file:
convert_octal	gdb/c-lang.c	/^convert_octal (struct type *type, char *p, $/;"	f	file:
convert_one_symbol	gdb/compile/compile-c-symbols.c	/^convert_one_symbol (struct compile_c_instance *context,$/;"	f	file:
convert_orr_to_mov	opcodes/aarch64-dis.c	/^convert_orr_to_mov (aarch64_inst *inst)$/;"	f	file:
convert_pointer	gdb/compile/compile-c-types.c	/^convert_pointer (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_ps	sim/mips/cp1.c	/^convert_ps (sim_cpu *cpu,$/;"	f
convert_qualified	gdb/compile/compile-c-types.c	/^convert_qualified (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_register_p	gdb/gdbarch.c	/^  gdbarch_convert_register_p_ftype *convert_register_p;$/;"	m	struct:gdbarch	file:
convert_results_to_lsals	gdb/linespec.c	/^convert_results_to_lsals (struct linespec_state *self,$/;"	f	file:
convert_ror_to_extr	opcodes/aarch64-asm.c	/^convert_ror_to_extr (aarch64_inst *inst)$/;"	f	file:
convert_shll_to_xtl	opcodes/aarch64-dis.c	/^convert_shll_to_xtl (aarch64_inst *inst)$/;"	f	file:
convert_slot_to_index	sim/frv/cache.c	/^convert_slot_to_index (int slot)$/;"	f	file:
convert_spaces	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def convert_spaces(file_name):$/;"	f
convert_sr_to_bfm	opcodes/aarch64-asm.c	/^convert_sr_to_bfm (aarch64_inst *inst)$/;"	f	file:
convert_struct_or_union	gdb/compile/compile-c-types.c	/^convert_struct_or_union (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_symbol_bmsym	gdb/compile/compile-c-symbols.c	/^convert_symbol_bmsym (struct compile_c_instance *context,$/;"	f	file:
convert_symbol_sym	gdb/compile/compile-c-symbols.c	/^convert_symbol_sym (struct compile_c_instance *context, const char *identifier,$/;"	f	file:
convert_target_flags	sim/moxie/interp.c	/^convert_target_flags (unsigned int tflags)$/;"	f	file:
convert_to_alias	opcodes/aarch64-dis.c	/^convert_to_alias (aarch64_inst *inst, const aarch64_opcode *alias)$/;"	f	file:
convert_to_csel	opcodes/aarch64-asm.c	/^convert_to_csel (aarch64_inst *inst)$/;"	f	file:
convert_to_linux_stat	sim/ppc/emul_unix.c	/^convert_to_linux_stat(unsigned_word addr,$/;"	f
convert_to_linux_termio	sim/ppc/emul_unix.c	/^convert_to_linux_termio(unsigned_word addr,$/;"	f
convert_to_linux_termios	sim/ppc/emul_unix.c	/^convert_to_linux_termios(unsigned_word addr,$/;"	f
convert_to_real	opcodes/aarch64-asm.c	/^convert_to_real (aarch64_inst *inst, const aarch64_opcode *real)$/;"	f	file:
convert_to_solaris_stat	sim/ppc/emul_unix.c	/^convert_to_solaris_stat(unsigned_word addr,$/;"	f
convert_to_solaris_termio	sim/ppc/emul_unix.c	/^convert_to_solaris_termio(unsigned_word addr,$/;"	f
convert_to_solaris_termios	sim/ppc/emul_unix.c	/^convert_to_solaris_termios(unsigned_word addr,$/;"	f
convert_type	gdb/compile/compile-c-types.c	/^convert_type (struct compile_c_instance *context, struct type *type)$/;"	f
convert_type_basic	gdb/compile/compile-c-types.c	/^convert_type_basic (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_ubfm_to_lsl	opcodes/aarch64-dis.c	/^convert_ubfm_to_lsl (aarch64_inst *inst)$/;"	f	file:
convert_ucn	gdb/c-lang.c	/^convert_ucn (char *p, char *limit, const char *dest_charset,$/;"	f	file:
convert_value_from_python	gdb/python/py-value.c	/^convert_value_from_python (PyObject *obj)$/;"	f
convert_values_to_python	gdb/python/py-function.c	/^convert_values_to_python (int argc, struct value **argv)$/;"	f	file:
convert_void	gdb/compile/compile-c-types.c	/^convert_void (struct compile_c_instance *context, struct type *type)$/;"	f	file:
convert_xtl_to_shll	opcodes/aarch64-asm.c	/^convert_xtl_to_shll (aarch64_inst *inst)$/;"	f	file:
convert_zdebug_to_debug	bfd/elf.c	/^convert_zdebug_to_debug (bfd *abfd, const char *name)$/;"	f	file:
converted_character	gdb/valprint.c	/^struct converted_character$/;"	s	file:
cooked_read	gdb/regcache.c	/^readable_regcache::cooked_read (int regnum, T *val)$/;"	f	class:readable_regcache
cooked_read	gdb/regcache.c	/^readable_regcache::cooked_read (int regnum, gdb_byte *buf)$/;"	f	class:readable_regcache
cooked_read_part	gdb/regcache.c	/^readable_regcache::cooked_read_part (int regnum, int offset, int len,$/;"	f	class:readable_regcache
cooked_read_value	gdb/regcache.c	/^readable_regcache::cooked_read_value (int regnum)$/;"	f	class:readable_regcache
cooked_transfer	sim/ppc/basics.h	/^  cooked_transfer,$/;"	e	enum:__anon965
cooked_write	gdb/regcache.c	/^regcache::cooked_write (int regnum, T val)$/;"	f	class:regcache
cooked_write	gdb/regcache.c	/^regcache::cooked_write (int regnum, const gdb_byte *buf)$/;"	f	class:regcache
cooked_write_part	gdb/regcache.c	/^regcache::cooked_write_part (int regnum, int offset, int len,$/;"	f	class:regcache
cookie	gdb/value.c	/^  void *cookie;$/;"	m	struct:internal_function	file:
cop0_gpr	sim/mips/sim-main.h	/^  unsigned_word cop0_gpr[NR_COP0_GPR];$/;"	m	struct:_sim_cpu
cop16_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE cop16_isa;$/;"	m	struct:__anon23
cop2_functions	opcodes/iq2000-desc.h	/^typedef enum cop2_functions {$/;"	g
cop32_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE cop32_isa;$/;"	m	struct:__anon23
cop3_cam_functions	opcodes/iq2000-desc.h	/^typedef enum cop3_cam_functions {$/;"	g
cop48_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE cop48_isa;$/;"	m	struct:__anon23
cop64_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE cop64_isa;$/;"	m	struct:__anon23
cop_cm128_3functions	opcodes/iq2000-desc.h	/^typedef enum cop_cm128_3functions {$/;"	g
cop_cm128_4functions	opcodes/iq2000-desc.h	/^typedef enum cop_cm128_4functions {$/;"	g
cop_delay	sim/m68hc11/dv-m68hc11tim.c	/^  unsigned long cop_delay;$/;"	m	struct:m68hc11tim	file:
cop_functions	opcodes/iq2000-desc.h	/^typedef enum cop_functions {$/;"	g
cop_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE cop_isa;$/;"	m	struct:__anon23
cop_ld	sim/mips/interp.c	/^cop_ld (SIM_DESC sd,$/;"	f
cop_lw	sim/mips/interp.c	/^cop_lw (SIM_DESC sd,$/;"	f
cop_prev_interrupt	sim/m68hc11/dv-m68hc11tim.c	/^  signed64      cop_prev_interrupt;$/;"	m	struct:m68hc11tim	file:
cop_sd	sim/mips/interp.c	/^cop_sd (SIM_DESC sd,$/;"	f
cop_sw	sim/mips/interp.c	/^cop_sw (SIM_DESC sd,$/;"	f
cop_timer_event	sim/m68hc11/dv-m68hc11tim.c	/^  struct hw_event *cop_timer_event;$/;"	m	struct:m68hc11tim	typeref:struct:m68hc11tim::hw_event	file:
copied_regs_mask	gdb/sparc-tdep.h	/^  unsigned char copied_regs_mask;$/;"	m	struct:sparc_frame_cache
copr_indexing_load	gdb/testsuite/gdb.disasm/hppa.s	/^copr_indexing_load $/;"	l
copr_indexing_store	gdb/testsuite/gdb.disasm/hppa.s	/^copr_indexing_store $/;"	l
copr_short_memory	gdb/testsuite/gdb.disasm/hppa.s	/^copr_short_memory $/;"	l
copr_tests	gdb/testsuite/gdb.disasm/hppa.s	/^copr_tests$/;"	l
copreg	include/opcode/crx.h	/^copreg;$/;"	t	typeref:enum:__anon1261
copreg_val	include/opcode/crx.h	/^      copreg copreg_val;$/;"	m	union:__anon1271::__anon1272
copregr	include/opcode/crx.h	/^    copregr, $/;"	e	enum:__anon1264
coproc	gdb/gdbserver/xtensa-xtregs.c	/^  int   coproc;$/;"	m	struct:__anon1859	file:
coproc	gdb/xtensa-xtregs.c	/^  int coproc;$/;"	m	struct:__anon1752	file:
coproc	include/opcode/arm.h	/^  unsigned long coproc;$/;"	m	struct:__anon1286
coprocessor	gdb/xtensa-tdep.h	/^  int coprocessor;		\/* Coprocessor num, -1 for non-CP, else -2.  *\/$/;"	m	struct:__anon1713
coprocessor_opcodes	opcodes/arm-dis.c	/^static const struct opcode32 coprocessor_opcodes[] =$/;"	v	typeref:struct:opcode32	file:
copsregr	include/opcode/crx.h	/^    copsregr,$/;"	e	enum:__anon1264
copt	include/coff/sym.h	/^	long	copt;		\/* count of file's optimization entries *\/$/;"	m	struct:fdr
copy	gdb/s390-tdep.c	/^    CORE_ADDR copy;$/;"	m	struct:s390_arg_state	file:
copy	include/som/internal.h	/^  unsigned int copy : 1;$/;"	m	struct:som_aux_id
copyInput	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected void copyInput(byte[] data, int startIndex, int count)$/;"	m	class:DotZLib.CodecBase
copy_bitwise	gdb/dwarf2loc.c	/^copy_bitwise (gdb_byte *dest, ULONGEST dest_offset,$/;"	f	file:
copy_callee	bfd/elf32-spu.c	/^copy_callee (struct function_info *caller, const struct call_info *call)$/;"	f	file:
copy_closure	gdb/value.h	/^  void *(*copy_closure) (const struct value *v);$/;"	m	struct:lval_funcs
copy_data	bfd/som.h	/^  struct som_copyable_section_data_struct *copy_data;$/;"	m	struct:som_section_data_struct	typeref:struct:som_section_data_struct::som_copyable_section_data_struct
copy_dynamic_prop_list	gdb/gdbtypes.c	/^copy_dynamic_prop_list (struct obstack *objfile_obstack,$/;"	f	file:
copy_elf_program_header	bfd/elf.c	/^copy_elf_program_header (bfd *ibfd, bfd *obfd)$/;"	f	file:
copy_event_location	gdb/location.c	/^copy_event_location (const struct event_location *src)$/;"	f
copy_exidx_entry	bfd/elf32-arm.c	/^copy_exidx_entry (bfd *output_bfd, bfd_byte *to, bfd_byte *from, bfd_vma offset)$/;"	f	file:
copy_hfile	zlib/os400/make.sh	/^copy_hfile()$/;"	f
copy_history_entry	readline/history.c	/^copy_history_entry (hist)$/;"	f
copy_inferior_target_desc_info	gdb/target-descriptions.c	/^copy_inferior_target_desc_info (struct inferior *destinf, struct inferior *srcinf)$/;"	f
copy_integer_to_size	gdb/findvar.c	/^copy_integer_to_size (gdb_byte *dest, int dest_size, const gdb_byte *source,$/;"	f
copy_line_to_return_buffer	sim/frv/cache.c	/^copy_line_to_return_buffer (FRV_CACHE *cache, int pipe, FRV_CACHE_TAG *tag,$/;"	f	file:
copy_load_data	sim/frv/profile.c	/^copy_load_data (SIM_CPU *current_cpu, FRV_CACHE *cache, int slot,$/;"	f	file:
copy_lto_debug_sections	libiberty/simple-object-common.h	/^  const char *(*copy_lto_debug_sections) (simple_object_read *sobj,$/;"	m	struct:simple_object_functions
copy_memory_to_return_buffer	sim/frv/cache.c	/^copy_memory_to_return_buffer (FRV_CACHE *cache, int pipe, SI address)$/;"	f	file:
copy_name	bfd/coffgen.c	/^copy_name (bfd *abfd, char *name, size_t maxlen)$/;"	f	file:
copy_name	gdb/parse.c	/^copy_name (struct stoken token)$/;"	f
copy_operand_info	opcodes/aarch64-opc.h	/^copy_operand_info (aarch64_inst *inst, int dst, int src)$/;"	f
copy_past_newline	bfd/doc/chew.c	/^copy_past_newline (ptr, idx, dst)$/;"	f	file:
copy_pieced_value_closure	gdb/dwarf2loc.c	/^copy_pieced_value_closure (const struct value *v)$/;"	f	file:
copy_private_bfd_data	bfd/elf.c	/^copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
copy_sections	gdb/compile/compile-object-load.c	/^copy_sections (bfd *abfd, asection *sect, void *data)$/;"	f	file:
copy_special_section_fields	bfd/elf.c	/^copy_special_section_fields (const bfd *ibfd,$/;"	f	file:
copy_string_to_obstack	gdb/cp-support.c	/^copy_string_to_obstack (struct obstack *obstack, const char *string,$/;"	f	file:
copy_svc_os	gdb/arm-tdep.h	/^      int (*copy_svc_os) (struct gdbarch *gdbarch, struct regcache *regs,$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1658
copy_target_description	gdb/gdbserver/tdesc.c	/^copy_target_description (struct target_desc *dest,$/;"	f
copy_templates	libiberty/cp-demangle.c	/^  struct d_print_template *copy_templates;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::d_print_template	file:
copy_terminal_info	gdb/inflow.c	/^copy_terminal_info (struct inferior *to, struct inferior *from)$/;"	f
copy_threadref	gdb/remote.c	/^copy_threadref (threadref *dest, threadref *src)$/;"	f	file:
copy_token_string	gdb/linespec.c	/^copy_token_string (linespec_token token)$/;"	f	class:gdb
copy_tty_state	gdb/serial.h	/^    serial_ttystate (*copy_tty_state) (struct serial *, serial_ttystate);$/;"	m	struct:serial_ops
copy_type	gdb/gdbtypes.c	/^copy_type (const struct type *type)$/;"	f
copy_type_recursive	gdb/gdbtypes.c	/^copy_type_recursive (struct objfile *objfile, $/;"	f
copy_typedef_hash_element	gdb/typeprint.c	/^copy_typedef_hash_element (void **slot, void *nt)$/;"	f	file:
copymeta	zlib/examples/gun.c	/^local void copymeta(char *from, char *to)$/;"	f
copyparam	include/hp-symtab.h	/^  unsigned int copyparam:	1;$/;"	m	struct:dntt_type_fparam
copyreloc	gdb/testsuite/gdb.base/prelink-lib.c	/^int copyreloc = 1;$/;"	v
copyright	gdb/gdbarch.sh	/^copyright ()$/;"	f
copyright	gdb/regformats/regdat.sh	/^copyright ()$/;"	f
copyright_aux_hdr	bfd/som.h	/^  struct som_string_auxhdr *copyright_aux_hdr;$/;"	m	struct:somdata	typeref:struct:somdata::som_string_auxhdr
copysign	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (copysign);$/;"	v
copysign	gdb/gnulib/import/math.in.h	468;"	d
copysign	libiberty/copysign.c	/^copysign (double x, double y)$/;"	f
copysignf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (copysignf);$/;"	v
copysignf	gdb/gnulib/import/math.in.h	454;"	d
copysignl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (copysignl);$/;"	v
copysignl	gdb/gnulib/import/math.in.h	482;"	d
core	bfd/elf-bfd.h	/^  struct core_elf_obj_tdata *core;$/;"	m	struct:elf_obj_tdata	typeref:struct:elf_obj_tdata::core_elf_obj_tdata
core	bfd/netbsd-core.c	/^  struct core core;$/;"	m	struct:netbsd_core_struct	typeref:struct:netbsd_core_struct::core	file:
core	gdb/linux-nat.h	/^  int core;$/;"	m	struct:lwp_info
core	gdb/remote.c	/^  int core = -1;$/;"	m	struct:private_thread_info	file:
core	gdb/remote.c	/^  int core = -1;$/;"	m	struct:thread_item	file:
core	gdb/remote.c	/^  int core;$/;"	m	struct:stop_reply	file:
core	include/opcode/arm.h	/^  unsigned long core[2];$/;"	m	struct:__anon1286
core	sim/common/sim-base.h	/^  sim_core core;$/;"	m	struct:__anon638
core	sim/common/sim-cpu.h	/^  sim_cpu_core core;$/;"	m	struct:__anon687
core	sim/ppc/corefile.h	/^typedef struct _core core;$/;"	t	typeref:struct:_core
coreRegisters	opcodes/arc-ext.c	/^  struct ExtCoreRegister coreRegisters[NUM_EXT_CORE];$/;"	m	struct:arcExtMap	typeref:struct:arcExtMap::ExtCoreRegister	file:
core_addr	sim/common/sim-events.c	/^  address_word core_addr;$/;"	m	struct:_sim_event	file:
core_addr_eq	gdb/utils.c	/^core_addr_eq (const void *ap, const void *bp)$/;"	f
core_addr_greaterthan	gdb/arch-utils.c	/^core_addr_greaterthan (CORE_ADDR lhs, CORE_ADDR rhs)$/;"	f
core_addr_hash	gdb/utils.c	/^core_addr_hash (const void *ap)$/;"	f
core_addr_identity	gdb/arch-utils.c	/^core_addr_identity (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
core_addr_lessthan	gdb/arch-utils.c	/^core_addr_lessthan (CORE_ADDR lhs, CORE_ADDR rhs)$/;"	f
core_addr_to_ps_addr	gdb/proc-service.c	/^core_addr_to_ps_addr (CORE_ADDR addr)$/;"	f	file:
core_addr_to_string	gdb/common/print-utils.c	/^core_addr_to_string (const CORE_ADDR addr)$/;"	f
core_addr_to_string_nz	gdb/common/print-utils.c	/^core_addr_to_string_nz (const CORE_ADDR addr)$/;"	f
core_aix386_vec	bfd/aix386-core.c	/^const bfd_target core_aix386_vec =$/;"	v
core_arcompact_feature_name	gdb/arc-tdep.c	/^  core_arcompact_feature_name[] = "org.gnu.gdb.arc.core.arcompact";$/;"	v	file:
core_arcompact_register_names	gdb/arc-tdep.c	/^static const char *const core_arcompact_register_names[] = {$/;"	v	file:
core_attach	sim/ppc/corefile.c	/^core_attach(core *memory,$/;"	f
core_bfd	gdb/gdbcore.h	136;"	d
core_cisco_be_vec	bfd/cisco-core.c	/^const bfd_target core_cisco_be_vec =$/;"	v
core_cisco_le_vec	bfd/cisco-core.c	/^const bfd_target core_cisco_le_vec =$/;"	v
core_command	bfd/hppabsd-core.c	67;"	d	file:
core_command	bfd/hpux-core.c	101;"	d	file:
core_command	bfd/irix-core.c	43;"	d	file:
core_command	bfd/lynx-core.c	52;"	d	file:
core_command	bfd/osf-core.c	49;"	d	file:
core_count	sim/common/sim-profile.h	/^  unsigned int core_count[nr_maps];$/;"	m	struct:__anon655
core_create	sim/ppc/corefile.c	/^core_create(void)$/;"	f
core_datasec	bfd/hppabsd-core.c	68;"	d	file:
core_datasec	bfd/ptrace-core.c	45;"	d	file:
core_datasec	bfd/trad-core.c	62;"	d	file:
core_elf_obj_tdata	bfd/elf-bfd.h	/^struct core_elf_obj_tdata$/;"	s
core_executable	sim/ppc/corefile.c	/^core_executable(core *memory)$/;"	f
core_execute_map	sim/ppc/corefile.c	/^  core_execute_map,$/;"	e	enum:__anon919	file:
core_features	gdb/riscv-tdep.h	/^  unsigned core_features;$/;"	m	struct:gdbarch_tdep
core_file_command	gdb/corelow.c	/^core_file_command (const char *filename, int from_tty)$/;"	f
core_file_fns	gdb/corelow.c	/^static struct core_fns *core_file_fns = NULL;$/;"	v	typeref:struct:core_fns	file:
core_file_matches_executable_p	bfd/corefile.c	/^core_file_matches_executable_p (bfd *core_bfd, bfd *exec_bfd)$/;"	f
core_flags	include/opcode/metag.h	/^  unsigned int core_flags;$/;"	m	struct:__anon1253
core_flavour	gdb/gdbcore.h	/^    enum bfd_flavour core_flavour;$/;"	m	struct:core_fns	typeref:enum:core_fns::bfd_flavour
core_fns	gdb/gdbcore.h	/^struct core_fns$/;"	s
core_fpregmap	gdb/sh-tdep.h	/^  struct sh_corefile_regmap *core_fpregmap;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::sh_corefile_regmap
core_from_device	sim/ppc/corefile.c	/^core_from_device(device *root)$/;"	f
core_gregmap	gdb/sh-tdep.h	/^  struct sh_corefile_regmap *core_gregmap;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::sh_corefile_regmap
core_hdr	bfd/aix386-core.c	50;"	d	file:
core_hdr	bfd/aix5ppc-core.c	46;"	d	file:
core_hdr	bfd/hppabsd-core.c	65;"	d	file:
core_hdr	bfd/hpux-core.c	99;"	d	file:
core_hdr	bfd/irix-core.c	41;"	d	file:
core_hdr	bfd/lynx-core.c	50;"	d	file:
core_hdr	bfd/osf-core.c	47;"	d	file:
core_hdr	bfd/rs6000-core.c	70;"	d	file:
core_hppabsd_vec	bfd/hppabsd-core.c	/^const bfd_target core_hppabsd_vec =$/;"	v
core_hpux_vec	bfd/hpux-core.c	/^const bfd_target core_hpux_vec =$/;"	v
core_info_proc	gdb/gdbarch.c	/^  gdbarch_core_info_proc_ftype *core_info_proc;$/;"	m	struct:gdbarch	file:
core_init	sim/ppc/corefile.c	/^core_init(core *memory)$/;"	f
core_irix_vec	bfd/irix-core.c	/^const bfd_target core_irix_vec =$/;"	v
core_isa	opcodes/mep-opc.h	/^  CGEN_ATTR_VALUE_BITSET_TYPE core_isa;$/;"	m	struct:__anon23
core_kd	gdb/bsd-kvm.c	/^static kvm_t *core_kd;$/;"	v	file:
core_kernel_thread_id	bfd/hpux-core.c	102;"	d	file:
core_map	sim/common/sim-events.c	/^  unsigned core_map;$/;"	m	struct:_sim_event	file:
core_map	sim/ppc/corefile.h	/^typedef struct _core_map core_map;$/;"	t	typeref:struct:_core_map
core_map_attach	sim/ppc/corefile.c	/^core_map_attach(core_map *access_map,$/;"	f
core_map_find_mapping	sim/ppc/corefile.c	/^core_map_find_mapping(core_map *map,$/;"	f
core_map_read_N	sim/ppc/corefile-n.h	/^core_map_read_N(core_map *map,$/;"	f
core_map_read_N	sim/ppc/corefile-n.h	30;"	d
core_map_read_N	sim/ppc/corefile-n.h	95;"	d
core_map_read_buffer	sim/ppc/corefile.c	/^core_map_read_buffer(core_map *map,$/;"	f
core_map_types	sim/ppc/corefile.c	/^} core_map_types;$/;"	t	typeref:enum:__anon919	file:
core_map_write_N	sim/ppc/corefile-n.h	/^core_map_write_N(core_map *map,$/;"	f
core_map_write_N	sim/ppc/corefile-n.h	31;"	d
core_map_write_N	sim/ppc/corefile-n.h	96;"	d
core_map_write_buffer	sim/ppc/corefile.c	/^core_map_write_buffer(core_map *map,$/;"	f
core_mapping	sim/ppc/corefile.c	/^typedef struct _core_mapping core_mapping;$/;"	t	typeref:struct:_core_mapping	file:
core_names	bfd/elf32-mep.c	/^static const char * core_names[] =$/;"	v	file:
core_netbsd_vec	bfd/netbsd-core.c	/^const bfd_target core_netbsd_vec =$/;"	v
core_of_thread	gdb/gdbserver/target.h	/^  int (*core_of_thread) (ptid_t);$/;"	m	struct:target_ops
core_of_thread	gdb/linux-nat.c	/^linux_nat_target::core_of_thread (ptid_t ptid)$/;"	f	class:linux_nat_target
core_of_thread	gdb/ravenscar-thread.c	/^ravenscar_thread_target::core_of_thread (ptid_t ptid)$/;"	f	class:ravenscar_thread_target
core_of_thread	gdb/remote.c	/^remote_target::core_of_thread (ptid_t ptid)$/;"	f	class:remote_target
core_of_thread	gdb/target-delegates.c	/^debug_target::core_of_thread (ptid_t arg0)$/;"	f	class:debug_target
core_of_thread	gdb/target-delegates.c	/^dummy_target::core_of_thread (ptid_t arg0)$/;"	f	class:dummy_target
core_of_thread	gdb/target-delegates.c	/^target_ops::core_of_thread (ptid_t arg0)$/;"	f	class:target_ops
core_offset	include/coff/rs6000.h	/^  unsigned char core_offset[4];$/;"	m	struct:external_ld_info32
core_osf_vec	bfd/osf-core.c	/^const bfd_target core_osf_vec =$/;"	v
core_pid_to_str	gdb/gdbarch.c	/^  gdbarch_core_pid_to_str_ftype *core_pid_to_str;$/;"	m	struct:gdbarch	file:
core_process_module_section	gdb/i386-cygwin-tdep.c	/^core_process_module_section (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
core_prpsinfo	bfd/elf-bfd.h	1987;"	d
core_prstatus	bfd/elf-bfd.h	1988;"	d
core_ptrace_vec	bfd/ptrace-core.c	/^const bfd_target core_ptrace_vec =$/;"	v
core_read_description	gdb/gdbarch.c	/^  gdbarch_core_read_description_ftype *core_read_description;$/;"	m	struct:gdbarch	file:
core_read_map	sim/ppc/corefile.c	/^  core_read_map,$/;"	e	enum:__anon919	file:
core_read_registers	gdb/gdbcore.h	/^    void (*core_read_registers) (struct regcache *regcache,$/;"	m	struct:core_fns
core_readable	sim/ppc/corefile.c	/^core_readable(core *memory)$/;"	f
core_reduced_v2_feature_name	gdb/arc-tdep.c	/^  core_reduced_v2_feature_name[] = "org.gnu.gdb.arc.core-reduced.v2";$/;"	v	file:
core_reg2sec	bfd/aix386-core.c	56;"	d	file:
core_regsec	bfd/aix386-core.c	54;"	d	file:
core_regsec	bfd/hppabsd-core.c	70;"	d	file:
core_regsec	bfd/ptrace-core.c	47;"	d	file:
core_regsec	bfd/trad-core.c	64;"	d	file:
core_sco5_vec	bfd/sco5-core.c	/^const bfd_target core_sco5_vec =$/;"	v
core_section	bfd/aix386-core.c	52;"	d	file:
core_signal	bfd/hppabsd-core.c	66;"	d	file:
core_signal	bfd/hpux-core.c	100;"	d	file:
core_signal	bfd/irix-core.c	42;"	d	file:
core_signal	bfd/lynx-core.c	51;"	d	file:
core_signal	bfd/osf-core.c	48;"	d	file:
core_sniffer	gdb/gdbcore.h	/^    int (*core_sniffer) (struct core_fns *, bfd *);$/;"	m	struct:core_fns
core_stacksec	bfd/hppabsd-core.c	69;"	d	file:
core_stacksec	bfd/ptrace-core.c	46;"	d	file:
core_stacksec	bfd/trad-core.c	63;"	d	file:
core_target	gdb/corelow.c	/^core_target::core_target ()$/;"	f	class:core_target
core_target_info	gdb/corelow.c	/^static const target_info core_target_info = {$/;"	v	file:
core_target_open	gdb/corelow.c	/^core_target_open (const char *arg, int from_tty)$/;"	f
core_thread_name	gdb/gdbarch.c	/^  gdbarch_core_thread_name_ftype *core_thread_name;$/;"	m	struct:gdbarch	file:
core_trad_vec	bfd/trad-core.c	/^const bfd_target core_trad_vec =$/;"	v
core_translate	sim/ppc/corefile.c	/^core_translate(core_mapping *mapping,$/;"	f
core_upage	bfd/ptrace-core.c	44;"	d	file:
core_upage	bfd/trad-core.c	61;"	d	file:
core_user_thread_id	bfd/hpux-core.c	103;"	d	file:
core_v2_feature_name	gdb/arc-tdep.c	/^static const char core_v2_feature_name[] = "org.gnu.gdb.arc.core.v2";$/;"	v	file:
core_v2_register_names	gdb/arc-tdep.c	/^static const char *const core_v2_register_names[] = {$/;"	v	file:
core_write_map	sim/ppc/corefile.c	/^  core_write_map,$/;"	e	enum:__anon919	file:
core_writeable	sim/ppc/corefile.c	/^core_writeable(core *memory)$/;"	f
core_xfer_shared_libraries	gdb/gdbarch.c	/^  gdbarch_core_xfer_shared_libraries_ftype *core_xfer_shared_libraries;$/;"	m	struct:gdbarch	file:
core_xfer_shared_libraries_aix	gdb/gdbarch.c	/^  gdbarch_core_xfer_shared_libraries_aix_ftype *core_xfer_shared_libraries_aix;$/;"	m	struct:gdbarch	file:
core_xfer_siginfo	gdb/gdbarch.c	/^  gdbarch_core_xfer_siginfo_ftype *core_xfer_siginfo;$/;"	m	struct:gdbarch	file:
coremaker_bss	gdb/testsuite/gdb.base/auxv.c	/^int coremaker_bss;	\/* In BSS section *\/$/;"	v
coremaker_bss	gdb/testsuite/gdb.base/coremaker.c	/^int coremaker_bss;	\/* In BSS section *\/$/;"	v
coremaker_data	gdb/testsuite/gdb.base/auxv.c	/^int coremaker_data = 1;	\/* In Data section *\/$/;"	v
coremaker_data	gdb/testsuite/gdb.base/coremaker.c	/^int coremaker_data = 1;	\/* In Data section *\/$/;"	v
coremaker_ro	gdb/testsuite/gdb.base/auxv.c	/^const int coremaker_ro = 201;	\/* In Read-Only Data section *\/$/;"	v
coremaker_ro	gdb/testsuite/gdb.base/coremaker.c	/^const int coremaker_ro = 201;	\/* In Read-Only Data section *\/$/;"	v
cores	gdb/mi/mi-main.c	/^  std::set<int> cores;$/;"	m	class:collect_cores_data::std	file:
corrupt_frame_inner	gdb/testsuite/gdb.python/py-unwind.c	/^corrupt_frame_inner (void)$/;"	f	file:
corrupt_frame_outer	gdb/testsuite/gdb.python/py-unwind.c	/^corrupt_frame_outer (void)$/;"	f	file:
cortex_a8_erratum_scan	bfd/elf32-arm.c	/^cortex_a8_erratum_scan (bfd *input_bfd,$/;"	f	file:
cosdf	sim/common/cgen-fpu.h	/^  DF (*cosdf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
cosf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (cosf);$/;"	v
cosf	gdb/gnulib/import/math.in.h	492;"	d
cosf	gdb/gnulib/import/math.in.h	498;"	d
coshf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (coshf);$/;"	v
coshf	gdb/gnulib/import/math.in.h	523;"	d
coshf	gdb/gnulib/import/math.in.h	529;"	d
cosl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (cosl);$/;"	v
cosl	gdb/gnulib/import/math.in.h	507;"	d
cosl	gdb/gnulib/import/math.in.h	513;"	d
cossf	sim/common/cgen-fpu.h	/^  SF (*cossf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
costf	sim/common/cgen-fpu.h	/^  TF (*costf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
cosxf	sim/common/cgen-fpu.h	/^  XF (*cosxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
count	bfd/bfd-in.h	/^  unsigned int count;$/;"	m	struct:bfd_hash_table
count	bfd/bfd-in2.h	/^  unsigned int count;$/;"	m	struct:bfd_hash_table
count	bfd/coff-sh.c	/^  unsigned short count;$/;"	m	struct:sh_major_opcode	file:
count	bfd/coff-sh.c	/^  unsigned short count;$/;"	m	struct:sh_minor_opcode	file:
count	bfd/elf-bfd.h	/^  bfd_size_type count;$/;"	m	struct:elf_dyn_relocs
count	bfd/elf-bfd.h	/^  unsigned int count;$/;"	m	struct:bfd_elf_section_reloc_data
count	bfd/elf-bfd.h	/^  unsigned int count;$/;"	m	struct:eh_frame_sec_info
count	bfd/elf32-avr.c	/^    unsigned count;$/;"	m	struct:avr_relax_info::__anon1159	file:
count	bfd/elf32-bfin.c	/^  bfd_size_type count;$/;"	m	struct:bfin_pcrel_relocs_copied	file:
count	bfd/elf32-cris.c	/^  bfd_size_type count;$/;"	m	struct:elf_cris_pcrel_relocs_copied	file:
count	bfd/elf32-m32r.c	/^  bfd_size_type count;$/;"	m	struct:elf_m32r_pcrel_relocs_copied	file:
count	bfd/elf32-m68k.c	/^  bfd_size_type count;$/;"	m	struct:elf_m68k_pcrel_relocs_copied	file:
count	bfd/elf32-nds32.c	/^  bfd_size_type count;$/;"	m	struct:elf_nds32_pcrel_relocs_copied	file:
count	bfd/elf32-nds32.c	/^  int count;			\/* How many times this address is referred.$/;"	m	struct:nds32_fag	file:
count	bfd/elf32-ppc.c	/^  unsigned int count : 31;$/;"	m	struct:ppc_dyn_relocs	file:
count	bfd/elf32-spu.c	/^  unsigned int count;$/;"	m	struct:call_info	file:
count	bfd/elf32-vax.c	/^  bfd_size_type count;$/;"	m	struct:elf_vax_pcrel_relocs_copied	file:
count	bfd/elf32-xtensa.c	/^  unsigned count;$/;"	m	struct:text_action_list_struct	file:
count	bfd/elf32-xtensa.c	/^  unsigned count;$/;"	m	struct:value_map_hash_table_struct	file:
count	bfd/elf64-alpha.c	/^  unsigned long count;$/;"	m	struct:alpha_elf_reloc_entry	file:
count	bfd/elf64-hppa.c	/^    bfd_size_type count;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
count	bfd/elf64-ia64-vms.c	/^    int count;$/;"	m	struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry	file:
count	bfd/elf64-ia64-vms.c	/^  unsigned int count;$/;"	m	struct:elf64_ia64_link_hash_entry	file:
count	bfd/elf64-ia64-vms.c	/^  unsigned int count;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
count	bfd/elf64-ppc.c	/^  unsigned int count : 31;$/;"	m	struct:ppc_dyn_relocs	file:
count	bfd/elflink.c	/^  size_t count;$/;"	m	struct:elf_symbuf_head	file:
count	bfd/elfnn-ia64.c	/^    int count;$/;"	m	struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	file:
count	bfd/elfnn-ia64.c	/^  unsigned int count;$/;"	m	struct:elfNN_ia64_link_hash_entry	file:
count	bfd/elfnn-ia64.c	/^  unsigned int count;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
count	bfd/elfxx-x86.h	/^  long count;$/;"	m	struct:elf_x86_plt
count	gdb/common/tdesc.h	/^  int count;$/;"	m	struct:tdesc_type_vector
count	gdb/darwin-nat.h	/^  mach_msg_type_number_t count = 0;$/;"	m	struct:darwin_exception_info
count	gdb/infcmd.c	/^  int count;$/;"	m	struct:step_command_fsm	file:
count	gdb/regcache.h	/^  int count;$/;"	m	struct:regcache_map_entry
count	gdb/ser-go32.c	/^    unsigned int count;$/;"	m	struct:dos_ttystate	file:
count	gdb/solib-darwin.c	/^  unsigned int count;$/;"	m	struct:gdb_dyld_all_image_infos	file:
count	gdb/stabsread.h	/^    int count;$/;"	m	struct:pending_stabs
count	gdb/testsuite/gdb.base/signals.c	/^static int count = 0;$/;"	v	file:
count	gdb/testsuite/gdb.base/watchpoint.c	/^int count = -1;$/;"	v
count	gdb/testsuite/gdb.base/watchpoints.c	/^int count = -1;$/;"	v
count	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^int count = 0;$/;"	v
count	gdb/testsuite/gdb.python/py-framefilter.c	/^int count = 0;$/;"	v
count	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    count = 0$/;"	v	class:TestUnwinder
count	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int count = -1;$/;"	v
count	gdb/tracepoint.c	/^  int count;$/;"	m	struct:add_local_symbols_data	file:
count	gdb/tui/tui-data.h	/^  int count;$/;"	m	struct:tui_list
count	gdb/unittests/optional/cons/copy.cc	/^  static int count;$/;"	m	struct:cons_copy::tracker	file:
count	gdb/unittests/optional/cons/copy.cc	/^int tracker::count = 0;$/;"	m	class:cons_copy::tracker	file:
count	gdb/unittests/optional/cons/default.cc	/^  static int count;$/;"	m	struct:cons_default::tracker	file:
count	gdb/unittests/optional/cons/default.cc	/^int tracker::count = 0;$/;"	m	class:cons_default::tracker	file:
count	gdb/unittests/optional/cons/move.cc	/^  static int count;$/;"	m	struct:cons_move::tracker	file:
count	gdb/unittests/optional/cons/move.cc	/^int tracker::count = 0;$/;"	m	class:cons_move::tracker	file:
count	gdb/unittests/optional/cons/value.cc	/^  static int count;$/;"	m	struct:cons_value::tracker	file:
count	gdb/unittests/optional/cons/value.cc	/^int tracker::count = 0;$/;"	m	class:cons_value::tracker	file:
count	gdb/utils.h	/^  int count () const$/;"	f	class:gdb_argv
count	gdb/valprint.h	/^    int count;$/;"	m	struct:format_data
count	gdb/xtensa-tdep.h	/^  int count;$/;"	m	struct:__anon1712
count	include/coff/sym.h	/^	long	count;		\/* count of ranges for variant arm *\/$/;"	m	union:__anon1571
count	include/elf/internal.h	/^  unsigned int count;$/;"	m	struct:elf_segment_map
count	include/mach-o/external.h	/^  unsigned char count[4];	\/* Number of strings.  *\/$/;"	m	struct:mach_o_linker_option_command_external
count	include/mach-o/external.h	/^  unsigned char count[4];$/;"	m	struct:mach_o_thread_command_external
count	include/opcode/arc.h	/^  int count;$/;"	m	struct:arc_operand_operation
count	include/opcode/cgen.h	/^  int count; \/* 0: indexed by single cgen_ifld (possibly null: dead entry);$/;"	m	struct:cgen_maybe_multi_ifield
count	include/vms/dst.h	/^  unsigned char count[4];$/;"	m	struct:vms_dst_epilog
count	libiberty/pex-common.h	/^  int count;$/;"	m	struct:pex_obj
count	opcodes/z8kgen.c	/^count (void)$/;"	f	file:
count	readline/rlprivate.h	/^  int count;$/;"	m	struct:__rl_callback_generic_arg
count	sim/m32c/timer_a.h	/^  int count;$/;"	m	struct:__anon538
count	sim/ppc/hw_opic.c	/^  signed64 count; \/* *ONLY* if inhibited *\/$/;"	m	struct:_opic_timer	file:
count	sim/ppc/hw_sem.c	/^  int count;$/;"	m	struct:_hw_sem_device	file:
count	sim/ppc/mon.h	/^  count_type count;$/;"	m	struct:_model_print
count	zlib/contrib/blast/blast.c	/^    short *count;       \/* number of symbols of each length *\/$/;"	m	struct:huffman	file:
count	zlib/contrib/puff/puff.c	/^    short *count;       \/* number of symbols of each length *\/$/;"	m	struct:huffman	file:
count	zlib/examples/enough.c	/^local big_t count(int syms, int len, int left)$/;"	f
count_all_enabled_printers	gdb/python/lib/gdb/command/pretty_printers.py	/^def count_all_enabled_printers():$/;"	f
count_and_load_mask	sim/mn10300/dv-mn103tim.c	153;"	d	file:
count_decodable_bits	opcodes/cgen-dis.c	/^count_decodable_bits (const CGEN_INSN *insn)$/;"	f	file:
count_dyn_reloc	bfd/elf64-hppa.c	/^count_dyn_reloc (bfd *abfd,$/;"	f	file:
count_dyn_reloc	bfd/elf64-ia64-vms.c	/^count_dyn_reloc (bfd *abfd, struct elf64_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
count_dyn_reloc	bfd/elfnn-ia64.c	/^count_dyn_reloc (bfd *abfd, struct elfNN_ia64_dyn_sym_info *dyn_i,$/;"	f	file:
count_enabled_printers	gdb/python/lib/gdb/command/pretty_printers.py	/^def count_enabled_printers(pretty_printers):$/;"	f
count_entries	sim/common/hw-tree.c	/^count_entries (struct hw *current,$/;"	f	file:
count_entries	sim/ppc/tree.c	/^count_entries(device *current,$/;"	f
count_events_callback	gdb/linux-nat.c	/^count_events_callback (struct lwp_info *lp, void *data)$/;"	f	file:
count_keyword	gdb/guile/scm-disasm.c	/^static SCM count_keyword;$/;"	v	file:
count_keywords	gdb/guile/scm-utils.c	/^count_keywords (const SCM *keywords)$/;"	f	file:
count_leading_zeros	include/longlong.h	1037;"	d
count_leading_zeros	include/longlong.h	128;"	d
count_leading_zeros	include/longlong.h	1290;"	d
count_leading_zeros	include/longlong.h	134;"	d
count_leading_zeros	include/longlong.h	1526;"	d
count_leading_zeros	include/longlong.h	1547;"	d
count_leading_zeros	include/longlong.h	1553;"	d
count_leading_zeros	include/longlong.h	163;"	d
count_leading_zeros	include/longlong.h	167;"	d
count_leading_zeros	include/longlong.h	1735;"	d
count_leading_zeros	include/longlong.h	214;"	d
count_leading_zeros	include/longlong.h	285;"	d
count_leading_zeros	include/longlong.h	293;"	d
count_leading_zeros	include/longlong.h	299;"	d
count_leading_zeros	include/longlong.h	305;"	d
count_leading_zeros	include/longlong.h	315;"	d
count_leading_zeros	include/longlong.h	383;"	d
count_leading_zeros	include/longlong.h	484;"	d
count_leading_zeros	include/longlong.h	520;"	d
count_leading_zeros	include/longlong.h	568;"	d
count_leading_zeros	include/longlong.h	738;"	d
count_leading_zeros	include/longlong.h	745;"	d
count_leading_zeros	include/longlong.h	767;"	d
count_leading_zeros	include/longlong.h	810;"	d
count_leading_zeros	include/longlong.h	856;"	d
count_leading_zeros	include/longlong.h	905;"	d
count_leading_zeros	include/longlong.h	966;"	d
count_mask	sim/mn10300/dv-mn103tim.c	152;"	d	file:
count_mbs_length	libiberty/regex.c	/^count_mbs_length(int *offset_buffer, int length)$/;"	f	file:
count_next_character	gdb/valprint.c	/^count_next_character (wchar_iterator *iter,$/;"	f	file:
count_path_elements	gdb/utils.c	/^count_path_elements (const char *path)$/;"	f
count_section_dynsyms	bfd/elfxx-mips.c	/^count_section_dynsyms (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
count_stub	bfd/elf32-spu.c	/^count_stub (struct spu_link_hash_table *htab,$/;"	f	file:
count_symtabs_and_blocks	gdb/maint.c	/^count_symtabs_and_blocks (int *nr_symtabs_ptr, int *nr_compunit_symtabs_ptr,$/;"	f	file:
count_tasks	gdb/testsuite/gdb.threads/create-fail.c	/^count_tasks (pid_t pid)$/;"	f	file:
count_trailing_zeros	include/longlong.h	129;"	d
count_trailing_zeros	include/longlong.h	135;"	d
count_trailing_zeros	include/longlong.h	1528;"	d
count_trailing_zeros	include/longlong.h	1548;"	d
count_trailing_zeros	include/longlong.h	164;"	d
count_trailing_zeros	include/longlong.h	175;"	d
count_trailing_zeros	include/longlong.h	1761;"	d
count_trailing_zeros	include/longlong.h	286;"	d
count_trailing_zeros	include/longlong.h	294;"	d
count_trailing_zeros	include/longlong.h	300;"	d
count_trailing_zeros	include/longlong.h	306;"	d
count_trailing_zeros	include/longlong.h	320;"	d
count_trailing_zeros	include/longlong.h	485;"	d
count_trailing_zeros	include/longlong.h	521;"	d
count_trailing_zeros	include/longlong.h	584;"	d
count_type	sim/ppc/mon.h	/^typedef unsigned long count_type;$/;"	t
countargv	libiberty/argv.c	/^countargv (char * const *argv)$/;"	f
countdown	sim/common/dv-pal.c	/^  hw_pal_counter countdown;$/;"	m	struct:_hw_pal_device	file:
counted_command_line	gdb/cli/cli-script.h	/^typedef std::shared_ptr<command_line> counted_command_line;$/;"	t
counter	bfd/elf32-v850.c	/^  unsigned long		  counter;$/;"	m	struct:hi16s_location	file:
counter	gdb/testsuite/gdb.base/bp-permanent.c	/^int counter = 0;$/;"	v
counter	gdb/testsuite/gdb.base/branch-to-self.c	/^volatile int counter = 0;$/;"	v
counter	gdb/testsuite/gdb.threads/step-over-lands-on-breakpoint.c	/^volatile unsigned int counter = 1;$/;"	v
counter	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^volatile unsigned int counter = 1;$/;"	v
counter	gdb/testsuite/gdb.trace/signal.c	/^static int counter = 0;$/;"	v	file:
counter	gdb/unittests/optional/assignment/1.cc	/^int counter = 0;$/;"	m	namespace:assign_1	file:
counter	gdb/unittests/optional/assignment/2.cc	/^int counter = 0;$/;"	m	namespace:assign_2	file:
counter	gdb/unittests/optional/assignment/3.cc	/^int counter = 0;$/;"	m	namespace:assign_3	file:
counter	gdb/unittests/optional/assignment/4.cc	/^int counter = 0;$/;"	m	namespace:assign_4	file:
counter	gdb/unittests/optional/assignment/5.cc	/^int counter = 0;$/;"	m	namespace:assign_5	file:
counter	gdb/unittests/optional/assignment/6.cc	/^int counter = 0;$/;"	m	namespace:assign_6	file:
counter	intl/dcigettext.c	/^  int counter;$/;"	m	struct:known_translation_t	file:
counter	sim/bfin/dv-bfin_gptimer.c	/^  bu32 counter, period, width;$/;"	m	struct:bfin_gptimer	file:
counters	gdb/complaints.c	/^static std::unordered_map<const char *, int> counters;$/;"	v	file:
counters	opcodes/bfin-dis.c	408;"	d	file:
counts	bfd/elflink.c	/^  unsigned long int *counts;$/;"	m	struct:collect_gnu_hash_codes	file:
counts_per_insn	sim/rl78/rl78.c	/^unsigned int counts_per_insn[0x100000];$/;"	v
courierize	bfd/doc/chew.c	/^courierize ()$/;"	f	file:
cover_back	zlib/test/infcover.c	/^local void cover_back(void)$/;"	f
cover_fast	zlib/test/infcover.c	/^local void cover_fast(void)$/;"	f
cover_inflate	zlib/test/infcover.c	/^local void cover_inflate(void)$/;"	f
cover_support	zlib/test/infcover.c	/^local void cover_support(void)$/;"	f
cover_trees	zlib/test/infcover.c	/^local void cover_trees(void)$/;"	f
cover_wrap	zlib/test/infcover.c	/^local void cover_wrap(void)$/;"	f
cp	gdb/testsuite/gdb.base/funcargs.c	/^char *cp = &c;$/;"	v
cp	gdb/testsuite/gdb.cp/typeid.cc	/^char *cp;$/;"	v
cp	intl/plural-exp.h	/^  const char *cp;$/;"	m	struct:parse_args
cp0_cache	sim/mips/sim-main.h	/^  cp0_cache,$/;"	e	enum:__anon846
cp0_deret	sim/mips/sim-main.h	/^  cp0_deret,$/;"	e	enum:__anon846
cp0_dmfc0	sim/mips/sim-main.h	/^  cp0_dmfc0,$/;"	e	enum:__anon846
cp0_dmtc0	sim/mips/sim-main.h	/^  cp0_dmtc0,$/;"	e	enum:__anon846
cp0_eret	sim/mips/sim-main.h	/^  cp0_eret,$/;"	e	enum:__anon846
cp0_mfc0	sim/mips/sim-main.h	/^  cp0_mfc0,$/;"	e	enum:__anon846
cp0_mtc0	sim/mips/sim-main.h	/^  cp0_mtc0,$/;"	e	enum:__anon846
cp0_names	opcodes/mips-dis.c	/^  const char * const *cp0_names;$/;"	m	struct:mips_arch_choice	file:
cp0_register_names	gdb/sparc-tdep.h	/^  const char **cp0_register_names;$/;"	m	struct:gdbarch_tdep
cp0_registers_num	gdb/sparc-tdep.h	/^  size_t cp0_registers_num;$/;"	m	struct:gdbarch_tdep
cp0_rfe	sim/mips/sim-main.h	/^  cp0_rfe$/;"	e	enum:__anon846
cp0_tlbp	sim/mips/sim-main.h	/^  cp0_tlbp,$/;"	e	enum:__anon846
cp0_tlbr	sim/mips/sim-main.h	/^  cp0_tlbr,$/;"	e	enum:__anon846
cp0_tlbwi	sim/mips/sim-main.h	/^  cp0_tlbwi,$/;"	e	enum:__anon846
cp0_tlbwr	sim/mips/sim-main.h	/^  cp0_tlbwr,$/;"	e	enum:__anon846
cp0reg	opcodes/mips-dis.c	/^  unsigned int cp0reg;$/;"	m	struct:mips_cp0sel_name	file:
cp0sel_names	opcodes/mips-dis.c	/^  const struct mips_cp0sel_name *cp0sel_names;$/;"	m	struct:mips_arch_choice	typeref:struct:mips_arch_choice::mips_cp0sel_name	file:
cp0sel_names_len	opcodes/mips-dis.c	/^  unsigned int cp0sel_names_len;$/;"	m	struct:mips_arch_choice	file:
cp1_names	opcodes/mips-dis.c	/^  const char * const *cp1_names;$/;"	m	struct:mips_arch_choice	file:
cp_abi_completer	gdb/cp-abi.c	/^cp_abi_completer (struct cmd_list_element *ignore,$/;"	f	file:
cp_abi_ops	gdb/cp-abi.h	/^struct cp_abi_ops$/;"	s
cp_abis	gdb/cp-abi.c	/^static struct cp_abi_ops *cp_abis[CP_ABI_MAX];$/;"	v	typeref:struct:cp_abi_ops	file:
cp_already_canonical	gdb/cp-support.c	/^cp_already_canonical (const char *string)$/;"	f	file:
cp_basic_lookup_symbol	gdb/cp-namespace.c	/^cp_basic_lookup_symbol (const char *name, const struct block *block,$/;"	f	file:
cp_canonicalize_string	gdb/cp-support.c	/^cp_canonicalize_string (const char *string)$/;"	f
cp_canonicalize_string_full	gdb/cp-support.c	/^cp_canonicalize_string_full (const char *string,$/;"	f
cp_canonicalize_string_no_typedefs	gdb/cp-support.c	/^cp_canonicalize_string_no_typedefs (const char *string)$/;"	f
cp_class_name_from_physname	gdb/cp-support.c	/^cp_class_name_from_physname (const char *physname)$/;"	f
cp_entire_prefix_len	gdb/cp-support.c	/^cp_entire_prefix_len (const char *name)$/;"	f
cp_find_class_member	gdb/cp-valprint.c	/^cp_find_class_member (struct type **self_p, int *fieldno,$/;"	f	file:
cp_find_first_component	gdb/cp-support.c	/^cp_find_first_component (const char *name)$/;"	f
cp_find_first_component_aux	gdb/cp-support.c	/^cp_find_first_component_aux (const char *name, int permissive)$/;"	f	file:
cp_find_type_baseclass_by_name	gdb/cp-namespace.c	/^cp_find_type_baseclass_by_name (struct type *parent_type, const char *name)$/;"	f
cp_fq_symbol_name_matches	gdb/cp-support.c	/^cp_fq_symbol_name_matches (const char *symbol_search_name,$/;"	f	file:
cp_func_name	gdb/cp-support.c	/^cp_func_name (const char *full_name)$/;"	f
cp_get_symbol_name_matcher	gdb/cp-support.c	/^cp_get_symbol_name_matcher (const lookup_name_info &lookup_name)$/;"	f
cp_is_in_anonymous	gdb/cp-namespace.c	/^cp_is_in_anonymous (const char *symbol_name)$/;"	f
cp_is_operator	gdb/utils.c	/^cp_is_operator (const char *string, const char *start)$/;"	f	file:
cp_is_vtbl_member	gdb/cp-valprint.c	/^cp_is_vtbl_member (struct type *type)$/;"	f
cp_is_vtbl_ptr_type	gdb/cp-valprint.c	/^cp_is_vtbl_ptr_type (struct type *type)$/;"	f
cp_lookup_bare_symbol	gdb/cp-namespace.c	/^cp_lookup_bare_symbol (const struct language_defn *langdef,$/;"	f	file:
cp_lookup_nested_symbol	gdb/cp-namespace.c	/^cp_lookup_nested_symbol (struct type *parent_type,$/;"	f
cp_lookup_nested_symbol_1	gdb/cp-namespace.c	/^cp_lookup_nested_symbol_1 (struct type *container_type,$/;"	f	file:
cp_lookup_rtti_type	gdb/cp-support.c	/^cp_lookup_rtti_type (const char *name, struct block *block)$/;"	f
cp_lookup_symbol_imports_or_template	gdb/cp-namespace.c	/^cp_lookup_symbol_imports_or_template (const char *scope,$/;"	f
cp_lookup_symbol_in_namespace	gdb/cp-namespace.c	/^cp_lookup_symbol_in_namespace (const char *the_namespace, const char *name,$/;"	f	file:
cp_lookup_symbol_namespace	gdb/cp-namespace.c	/^cp_lookup_symbol_namespace (const char *scope,$/;"	f
cp_lookup_symbol_nonlocal	gdb/cp-namespace.c	/^cp_lookup_symbol_nonlocal (const struct language_defn *langdef,$/;"	f
cp_lookup_symbol_via_all_imports	gdb/cp-namespace.c	/^cp_lookup_symbol_via_all_imports (const char *scope, const char *name,$/;"	f	file:
cp_lookup_symbol_via_imports	gdb/cp-namespace.c	/^cp_lookup_symbol_via_imports (const char *scope,$/;"	f	file:
cp_lookup_transparent_type	gdb/cp-namespace.c	/^cp_lookup_transparent_type (const char *name)$/;"	f
cp_lookup_transparent_type_loop	gdb/cp-namespace.c	/^cp_lookup_transparent_type_loop (const char *name,$/;"	f	file:
cp_ops	include/gcc-cp-interface.h	/^  const struct gcc_cp_fe_vtable *cp_ops;$/;"	m	struct:gcc_cp_context	typeref:struct:gcc_cp_context::gcc_cp_fe_vtable
cp_pass_by_reference	gdb/cp-abi.c	/^cp_pass_by_reference (struct type *type)$/;"	f
cp_print_class_member	gdb/cp-valprint.c	/^cp_print_class_member (const gdb_byte *valaddr, struct type *type,$/;"	f
cp_print_static_field	gdb/cp-valprint.c	/^cp_print_static_field (struct type *type,$/;"	f	file:
cp_print_value	gdb/cp-valprint.c	/^cp_print_value (struct type *type, struct type *real_type,$/;"	f	file:
cp_print_value_fields	gdb/cp-valprint.c	/^cp_print_value_fields (struct type *type, struct type *real_type,$/;"	f
cp_print_value_fields_rtti	gdb/cp-valprint.c	/^cp_print_value_fields_rtti (struct type *type,$/;"	f
cp_remove_params	gdb/cp-support.c	/^cp_remove_params (const char *demangled_name)$/;"	f	class:gdb
cp_remove_params_1	gdb/cp-support.c	/^cp_remove_params_1 (const char *demangled_name, bool require_params)$/;"	f	class:gdb
cp_remove_params_if_any	gdb/cp-support.c	/^cp_remove_params_if_any (const char *demangled_name, bool completion_mode)$/;"	f	class:gdb
cp_scan_for_anonymous_namespaces	gdb/cp-namespace.c	/^cp_scan_for_anonymous_namespaces (const struct symbol *const symbol,$/;"	f
cp_search_name_hash	gdb/cp-support.c	/^cp_search_name_hash (const char *search_name)$/;"	f
cp_search_static_and_baseclasses	gdb/cp-namespace.c	/^cp_search_static_and_baseclasses (const char *name,$/;"	f	file:
cp_set_block_scope	gdb/dbxread.c	/^cp_set_block_scope (const struct symbol *symbol,$/;"	f	file:
cp_skip_operator_token	gdb/utils.c	/^cp_skip_operator_token (const char *token, const char *end)$/;"	f	file:
cp_symbol_name_matches	gdb/cp-support.c	/^cp_symbol_name_matches (const char *symbol_search_name,$/;"	f	file:
cp_symbol_name_matches_1	gdb/cp-support.c	/^cp_symbol_name_matches_1 (const char *symbol_search_name,$/;"	f	file:
cp_type_print_derivation_info	gdb/c-typeprint.c	/^cp_type_print_derivation_info (struct ui_file *stream,$/;"	f	file:
cp_type_print_method_args	gdb/c-typeprint.c	/^cp_type_print_method_args (struct type *mtype, const char *prefix,$/;"	f	file:
cp_version	include/gcc-cp-interface.h	/^  unsigned int cp_version;$/;"	m	struct:gcc_cp_fe_vtable
cpcfg	include/opcode/crx.h	/^    cpcfg,$/;"	e	enum:__anon1260
cpd	include/coff/sym.h	/^	short	cpd;		\/* count of procedures for this file *\/$/;"	m	struct:fdr
cpenable_regnum	gdb/xtensa-tdep.h	/^  int cpenable_regnum;		\/* Register number for cpenable.  *\/$/;"	m	struct:gdbarch_tdep
cplus	gdb/symtab.h	/^  const demangle_for_lookup_info &cplus () const$/;"	f	class:final
cplus_class_num_children	gdb/c-varobj.c	/^cplus_class_num_children (struct type *type, int children[3])$/;"	f	file:
cplus_demangle	libiberty/cplus-dem.c	/^cplus_demangle (const char *mangled, int options)$/;"	f
cplus_demangle_builtin_types	libiberty/cp-demangle.c	/^cplus_demangle_builtin_types[D_BUILTIN_TYPE_COUNT] =$/;"	v	typeref:struct:demangle_builtin_type_info
cplus_demangle_builtin_types	libiberty/cp-demangle.h	/^cplus_demangle_builtin_types[D_BUILTIN_TYPE_COUNT];$/;"	v	typeref:struct:demangle_builtin_type_info
cplus_demangle_fill_builtin_type	libiberty/cp-demint.c	/^cplus_demangle_fill_builtin_type (struct demangle_component *p,$/;"	f
cplus_demangle_fill_component	libiberty/cp-demint.c	/^cplus_demangle_fill_component (struct demangle_component *p,$/;"	f
cplus_demangle_fill_ctor	libiberty/cp-demangle.c	/^cplus_demangle_fill_ctor (struct demangle_component *p,$/;"	f
cplus_demangle_fill_ctor	libiberty/cp-demangle.c	158;"	d	file:
cplus_demangle_fill_dtor	libiberty/cp-demangle.c	/^cplus_demangle_fill_dtor (struct demangle_component *p,$/;"	f
cplus_demangle_fill_dtor	libiberty/cp-demangle.c	163;"	d	file:
cplus_demangle_fill_extended_operator	libiberty/cp-demangle.c	/^cplus_demangle_fill_extended_operator (struct demangle_component *p, int args,$/;"	f
cplus_demangle_fill_extended_operator	libiberty/cp-demangle.c	153;"	d	file:
cplus_demangle_fill_name	libiberty/cp-demangle.c	/^cplus_demangle_fill_name (struct demangle_component *p, const char *s, int len)$/;"	f
cplus_demangle_fill_name	libiberty/cp-demangle.c	150;"	d	file:
cplus_demangle_fill_operator	libiberty/cp-demint.c	/^cplus_demangle_fill_operator (struct demangle_component *p,$/;"	f
cplus_demangle_init_info	libiberty/cp-demangle.c	/^cplus_demangle_init_info (const char *mangled, int options, size_t len,$/;"	f
cplus_demangle_init_info	libiberty/cp-demangle.c	181;"	d	file:
cplus_demangle_mangled_name	libiberty/cp-demangle.c	/^cplus_demangle_mangled_name (struct d_info *di, int top_level)$/;"	f
cplus_demangle_mangled_name	libiberty/cp-demangle.c	168;"	d	file:
cplus_demangle_name_to_style	libiberty/cplus-dem.c	/^cplus_demangle_name_to_style (const char *name)$/;"	f
cplus_demangle_operators	libiberty/cp-demangle.c	/^const struct demangle_operator_info cplus_demangle_operators[] =$/;"	v	typeref:struct:demangle_operator_info
cplus_demangle_opname	libiberty/cplus-dem.c	/^cplus_demangle_opname (const char *opname, char *result, int options)$/;"	f
cplus_demangle_print	libiberty/cp-demangle.c	/^cplus_demangle_print (int options, struct demangle_component *dc,$/;"	f
cplus_demangle_print	libiberty/cp-demangle.c	174;"	d	file:
cplus_demangle_print_callback	libiberty/cp-demangle.c	/^cplus_demangle_print_callback (int options,$/;"	f
cplus_demangle_print_callback	libiberty/cp-demangle.c	177;"	d	file:
cplus_demangle_set_style	libiberty/cplus-dem.c	/^cplus_demangle_set_style (enum demangling_styles style)$/;"	f
cplus_demangle_type	libiberty/cp-demangle.c	/^cplus_demangle_type (struct d_info *di)$/;"	f
cplus_demangle_type	libiberty/cp-demangle.c	171;"	d	file:
cplus_demangle_v3	libiberty/cp-demangle.c	/^cplus_demangle_v3 (const char *mangled, int options)$/;"	f
cplus_demangle_v3_callback	libiberty/cp-demangle.c	/^cplus_demangle_v3_callback (const char *mangled, int options,$/;"	f
cplus_demangle_v3_components	libiberty/cp-demint.c	/^cplus_demangle_v3_components (const char *mangled, int options, void **mem)$/;"	f
cplus_describe_child	gdb/c-varobj.c	/^cplus_describe_child (const struct varobj *parent, int index,$/;"	f	file:
cplus_extensions	gdb/c-lang.c	/^static const char *cplus_extensions[] =$/;"	v	file:
cplus_language_arch_info	gdb/c-lang.c	/^cplus_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
cplus_language_defn	gdb/c-lang.c	/^extern const struct language_defn cplus_language_defn =$/;"	v	typeref:struct:language_defn
cplus_make_method_ptr	gdb/cp-abi.c	/^cplus_make_method_ptr (struct type *type, gdb_byte *contents,$/;"	f
cplus_mangle_opname	libiberty/cplus-dem.c	/^cplus_mangle_opname (const char *opname, int options)$/;"	f
cplus_markers	gdb/demangle.c	/^static char cplus_markers[] = {'$', '.', '\\0'};$/;"	v	file:
cplus_markers	libiberty/cplus-dem.c	/^static char cplus_markers[] = { CPLUS_MARKER, '.', '$', '\\0' };$/;"	v	file:
cplus_method_ptr_size	gdb/cp-abi.c	/^cplus_method_ptr_size (struct type *to_type)$/;"	f
cplus_method_ptr_to_value	gdb/cp-abi.c	/^cplus_method_ptr_to_value (struct value **this_p,$/;"	f
cplus_name_of_child	gdb/c-varobj.c	/^cplus_name_of_child (const struct varobj *parent, int index)$/;"	f	file:
cplus_name_of_variable	gdb/c-varobj.c	/^cplus_name_of_variable (const struct varobj *parent)$/;"	f	file:
cplus_number_of_children	gdb/c-varobj.c	/^cplus_number_of_children (const struct varobj *var)$/;"	f	file:
cplus_path_expr_of_child	gdb/c-varobj.c	/^cplus_path_expr_of_child (const struct varobj *child)$/;"	f	file:
cplus_primitive_type_bool	gdb/c-lang.c	/^  cplus_primitive_type_bool,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_char	gdb/c-lang.c	/^  cplus_primitive_type_char,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_char16_t	gdb/c-lang.c	/^  cplus_primitive_type_char16_t,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_char32_t	gdb/c-lang.c	/^  cplus_primitive_type_char32_t,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_complex	gdb/c-lang.c	/^  cplus_primitive_type_complex,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_decdouble	gdb/c-lang.c	/^  cplus_primitive_type_decdouble,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_decfloat	gdb/c-lang.c	/^  cplus_primitive_type_decfloat,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_declong	gdb/c-lang.c	/^  cplus_primitive_type_declong,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_double	gdb/c-lang.c	/^  cplus_primitive_type_double,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_double_complex	gdb/c-lang.c	/^  cplus_primitive_type_double_complex,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_float	gdb/c-lang.c	/^  cplus_primitive_type_float,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_int	gdb/c-lang.c	/^  cplus_primitive_type_int,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_long	gdb/c-lang.c	/^  cplus_primitive_type_long,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_long_double	gdb/c-lang.c	/^  cplus_primitive_type_long_double,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_long_long	gdb/c-lang.c	/^  cplus_primitive_type_long_long,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_short	gdb/c-lang.c	/^  cplus_primitive_type_short,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_signed_char	gdb/c-lang.c	/^  cplus_primitive_type_signed_char,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_unsigned_char	gdb/c-lang.c	/^  cplus_primitive_type_unsigned_char,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_unsigned_int	gdb/c-lang.c	/^  cplus_primitive_type_unsigned_int,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_unsigned_long	gdb/c-lang.c	/^  cplus_primitive_type_unsigned_long,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_unsigned_long_long	gdb/c-lang.c	/^  cplus_primitive_type_unsigned_long_long,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_unsigned_short	gdb/c-lang.c	/^  cplus_primitive_type_unsigned_short,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_void	gdb/c-lang.c	/^  cplus_primitive_type_void,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_type_wchar_t	gdb/c-lang.c	/^  cplus_primitive_type_wchar_t,$/;"	e	enum:cplus_primitive_types	file:
cplus_primitive_types	gdb/c-lang.c	/^enum cplus_primitive_types {$/;"	g	file:
cplus_print_method_ptr	gdb/cp-abi.c	/^cplus_print_method_ptr (const gdb_byte *contents,$/;"	f
cplus_print_vtable	gdb/cp-abi.c	/^cplus_print_vtable (struct value *value)$/;"	f
cplus_skip_trampoline	gdb/cp-abi.c	/^cplus_skip_trampoline (struct frame_info *frame,$/;"	f
cplus_struct_default	gdb/gdbtypes.c	/^const struct cplus_struct_type cplus_struct_default = { };$/;"	v	typeref:struct:cplus_struct_type
cplus_struct_type	gdb/gdbtypes.h	/^struct cplus_struct_type$/;"	s
cplus_stuff	gdb/gdbtypes.h	/^  struct cplus_struct_type *cplus_stuff;$/;"	m	union:type_specific	typeref:struct:type_specific::cplus_struct_type
cplus_type_from_type_info	gdb/cp-abi.c	/^cplus_type_from_type_info (struct value *value)$/;"	f
cplus_type_of_child	gdb/c-varobj.c	/^cplus_type_of_child (const struct varobj *parent, int index)$/;"	f	file:
cplus_typeid	gdb/cp-abi.c	/^cplus_typeid (struct value *value)$/;"	f
cplus_typeid_type	gdb/cp-abi.c	/^cplus_typeid_type (struct gdbarch *gdbarch)$/;"	f
cplus_typename_from_type_info	gdb/cp-abi.c	/^cplus_typename_from_type_info (struct value *value)$/;"	f
cplus_value_of_child	gdb/c-varobj.c	/^cplus_value_of_child (const struct varobj *parent, int index)$/;"	f	file:
cplus_value_of_variable	gdb/c-varobj.c	/^cplus_value_of_variable (const struct varobj *var,$/;"	f	file:
cplus_varobj_ops	gdb/c-varobj.c	/^const struct lang_varobj_ops cplus_varobj_ops =$/;"	v	typeref:struct:lang_varobj_ops
cpms_data	gdb/i386-cygwin-tdep.c	/^struct cpms_data$/;"	s	file:
cpname_state	gdb/cp-name-parser.y	/^cpname_state::d_binary (const char *name, struct demangle_component *lhs,$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::d_grab ()$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::d_int_type (int flags)$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::d_qualify (struct demangle_component *lhs, int qualifiers,$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::d_unary (const char *name, struct demangle_component *lhs)$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::fill_comp (enum demangle_component_type d_type,$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::make_builtin_type (const char *name)$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::make_dtor (enum gnu_v3_dtor_kinds kind,$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::make_name (const char *name, int len)$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::make_operator (const char *name, int args)$/;"	l
cpname_state	gdb/cp-name-parser.y	/^cpname_state::parse_number (const char *p, int len, int parsed_float,$/;"	l
cpos_adjusted	readline/display.c	/^static int cpos_adjusted;$/;"	v	file:
cpos_buffer_position	readline/display.c	/^static int cpos_buffer_position;$/;"	v	file:
cpp_action	include/opcode/nfp.h	/^  int cpp_action;$/;"	m	struct:__anon1290
cpp_offset_lo	include/elf/nfp.h	/^  uint32_t cpp_offset_lo;$/;"	m	struct:__anon1437
cpp_target	include/opcode/nfp.h	/^  int cpp_target;$/;"	m	struct:__anon1290
cpp_token	include/opcode/nfp.h	/^  int cpp_token;$/;"	m	struct:__anon1290
cppsub_	gdb/testsuite/gdb.base/langs2.c	/^cppsub_ (int * y)$/;"	f
cppsub_	gdb/testsuite/gdb.base/langs2.cxx	/^cppsub_ (int *y)$/;"	f
cpr	sim/frv/registers.h	/^  int cpr;                   \/* coprocessor registers implemented *\/$/;"	m	struct:__anon226
cpr1_size	include/elf/mips.h	/^  unsigned char cpr1_size;$/;"	m	struct:elf_internal_abiflags_v0
cpr1_size	include/elf/mips.h	/^  unsigned char cpr1_size[1];$/;"	m	struct:__anon1485
cpr2_size	include/elf/mips.h	/^  unsigned char cpr2_size;$/;"	m	struct:elf_internal_abiflags_v0
cpr2_size	include/elf/mips.h	/^  unsigned char cpr2_size[1];$/;"	m	struct:__anon1485
cpr_names	opcodes/frv-desc.h	/^typedef enum cpr_names {$/;"	g
cpra	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 cpra;$/;"	m	struct:tx3904tmr	file:
cprb	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 cprb;$/;"	m	struct:tx3904tmr	file:
cprmask	bfd/libecoff.h	/^  unsigned long cprmask[4];$/;"	m	struct:ecoff_tdata
cprmask	include/coff/internal.h	/^  unsigned long cprmask[4];	\/* Coprocessor registers used.	*\/$/;"	m	struct:internal_aouthdr
cprmask	include/coff/mips.h	/^  unsigned char cprmask[4][4];	\/* ?? *\/$/;"	m	struct:external_aouthdr
cpt_si_addr	gdb/nat/aarch64-linux.h	112;"	d
cpt_si_addr	gdb/nat/amd64-linux-siginfo.c	278;"	d	file:
cpt_si_addr_lsb	gdb/nat/amd64-linux-siginfo.c	279;"	d	file:
cpt_si_band	gdb/nat/aarch64-linux.h	113;"	d
cpt_si_band	gdb/nat/amd64-linux-siginfo.c	280;"	d	file:
cpt_si_fd	gdb/nat/aarch64-linux.h	114;"	d
cpt_si_fd	gdb/nat/amd64-linux-siginfo.c	281;"	d	file:
cpt_si_overrun	gdb/nat/aarch64-linux.h	107;"	d
cpt_si_overrun	gdb/nat/amd64-linux-siginfo.c	273;"	d	file:
cpt_si_pid	gdb/nat/aarch64-linux.h	104;"	d
cpt_si_pid	gdb/nat/amd64-linux-siginfo.c	270;"	d	file:
cpt_si_ptr	gdb/nat/aarch64-linux.h	111;"	d
cpt_si_ptr	gdb/nat/amd64-linux-siginfo.c	277;"	d	file:
cpt_si_status	gdb/nat/aarch64-linux.h	108;"	d
cpt_si_status	gdb/nat/amd64-linux-siginfo.c	274;"	d	file:
cpt_si_stime	gdb/nat/aarch64-linux.h	110;"	d
cpt_si_stime	gdb/nat/amd64-linux-siginfo.c	276;"	d	file:
cpt_si_timerid	gdb/nat/aarch64-linux.h	106;"	d
cpt_si_timerid	gdb/nat/amd64-linux-siginfo.c	272;"	d	file:
cpt_si_uid	gdb/nat/aarch64-linux.h	105;"	d
cpt_si_uid	gdb/nat/amd64-linux-siginfo.c	271;"	d	file:
cpt_si_utime	gdb/nat/aarch64-linux.h	109;"	d
cpt_si_utime	gdb/nat/amd64-linux-siginfo.c	275;"	d	file:
cptype_attr	opcodes/mep-desc.h	/^typedef enum cptype_attr {$/;"	g
cpu	gdb/common/btrace-common.h	/^  struct btrace_cpu cpu;$/;"	m	struct:btrace_data_pt_config	typeref:struct:btrace_data_pt_config::btrace_cpu
cpu	include/opcode/arc.h	/^  unsigned cpu;$/;"	m	struct:arc_aux_reg
cpu	include/opcode/arc.h	/^  unsigned cpu;$/;"	m	struct:arc_opcode
cpu	opcodes/ppc-dis.c	/^  ppc_cpu_t cpu;$/;"	m	struct:ppc_mopt	file:
cpu	sim/aarch64/sim-main.h	/^  sim_cpu *       cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/arm/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/avr/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/bfin/dv-bfin_cec.c	/^  SIM_CPU *cpu;$/;"	m	struct:bfin_cec	file:
cpu	sim/bfin/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/common/sim-hw.c	/^  sim_cpu *cpu;$/;"	m	struct:sim_hw	file:
cpu	sim/cr16/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/cris/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/d10v/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/frv/cache.h	/^  SIM_CPU *cpu;$/;"	m	struct:__anon244
cpu	sim/frv/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/ft32/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/h8300/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/iq2000/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/lm32/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/m32r/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/m68hc11/interrupts.h	/^  sim_cpu           *cpu;$/;"	m	struct:interrupts
cpu	sim/m68hc11/sim-main.h	/^  sim_cpu        *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/mcore/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/microblaze/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/mips/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/mn10300/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/moxie/interp.c	/^} cpu;$/;"	v	typeref:union:__anon775
cpu	sim/moxie/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/msp430/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/or1k/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/ppc/basics.h	/^typedef struct _cpu cpu;$/;"	t	typeref:struct:_cpu
cpu	sim/sh/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/sh64/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu	sim/v850/sim-main.h	/^  sim_cpu *cpu[MAX_NR_PROCESSORS];$/;"	m	struct:sim_state
cpu287	opcodes/i386-opc.h	/^      unsigned int cpu287:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpu32	include/opcode/m68k.h	32;"	d
cpu387	opcodes/i386-opc.h	/^      unsigned int cpu387:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpu64	opcodes/i386-opc.h	/^      unsigned int cpu64:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpu6811	include/opcode/m68hc11.h	413;"	d
cpu6812	include/opcode/m68hc11.h	414;"	d
cpu6812s	include/opcode/m68hc11.h	415;"	d
cpu687	opcodes/i386-opc.h	/^      unsigned int cpu687:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpu8087	opcodes/i386-opc.h	/^      unsigned int cpu8087:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpu9s12x	include/opcode/m68hc11.h	416;"	d
cpu_absolute_cycle	sim/m68hc11/sim-main.h	/^  signed64              cpu_absolute_cycle;$/;"	m	struct:_sim_cpu
cpu_add_cycles	sim/m68hc11/sim-main.h	223;"	d
cpu_call	sim/m68hc11/m68hc11_sim.c	/^cpu_call (sim_cpu *cpu, uint16 addr)$/;"	f
cpu_ccr_update_add16	sim/m68hc11/sim-main.h	/^cpu_ccr_update_add16 (sim_cpu *cpu, uint16 r, uint16 a, uint16 b)$/;"	f
cpu_ccr_update_add8	sim/m68hc11/sim-main.h	/^cpu_ccr_update_add8 (sim_cpu *cpu, uint8 r, uint8 a, uint8 b)$/;"	f
cpu_ccr_update_shift16	sim/m68hc11/sim-main.h	/^cpu_ccr_update_shift16 (sim_cpu *cpu, uint16 val)$/;"	f
cpu_ccr_update_shift8	sim/m68hc11/sim-main.h	/^cpu_ccr_update_shift8 (sim_cpu *cpu, uint8 val)$/;"	f
cpu_ccr_update_sub16	sim/m68hc11/sim-main.h	/^cpu_ccr_update_sub16 (sim_cpu *cpu, uint16 r, uint16 a, uint16 b)$/;"	f
cpu_ccr_update_sub8	sim/m68hc11/sim-main.h	/^cpu_ccr_update_sub8 (sim_cpu *cpu, uint8 r, uint8 a, uint8 b)$/;"	f
cpu_ccr_update_tst16	sim/m68hc11/sim-main.h	/^cpu_ccr_update_tst16 (sim_cpu *cpu, uint16 val)$/;"	f
cpu_ccr_update_tst8	sim/m68hc11/m68hc11_sim.c	/^cpu_ccr_update_tst8 (sim_cpu *cpu, uint8 val)$/;"	f
cpu_check_memory	sim/m68hc11/sim-main.h	/^  int                   cpu_check_memory;$/;"	m	struct:_sim_cpu
cpu_config	sim/m68hc11/sim-main.h	/^  uint8                 cpu_config;$/;"	m	struct:_sim_cpu
cpu_configured_arch	sim/m68hc11/sim-main.h	/^  const struct bfd_arch_info  *cpu_configured_arch;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::bfd_arch_info
cpu_context	sim/cris/sim-main.h	/^  void *cpu_context;$/;"	m	struct:cris_thread_info
cpu_context_atsignal	sim/cris/sim-main.h	/^  void *cpu_context_atsignal;$/;"	m	struct:cris_thread_info
cpu_create	sim/ppc/cpu.c	/^cpu_create(psim *system,$/;"	f
cpu_current_cycle	sim/m68hc11/sim-main.h	/^  uint8                 cpu_current_cycle;$/;"	m	struct:_sim_cpu
cpu_current_cycle	sim/m68hc11/sim-main.h	222;"	d
cpu_cycle	sim/m68hc11/interrupts.h	/^  signed64         cpu_cycle;$/;"	m	struct:interrupt
cpu_data	sim/cris/sim-main.h	/^  CRISV0F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/cris/sim-main.h	/^  CRISV10F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/cris/sim-main.h	/^  CRISV32F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/cris/sim-main.h	/^  CRISV3F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/cris/sim-main.h	/^  CRISV8F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/frv/sim-main.h	/^  FRVBF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/iq2000/sim-main.h	/^  IQ2000BF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/lm32/sim-main.h	/^  LM32BF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/m32r/sim-main.h	/^  M32R2F_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/m32r/sim-main.h	/^  M32RBF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/m32r/sim-main.h	/^  M32RXF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/or1k/sim-main.h	/^  OR1K32BF_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data	sim/sh64/sim-main.h	/^  SH64_CPU_DATA cpu_data;$/;"	m	struct:_sim_cpu
cpu_data_map	sim/ppc/cpu.c	/^cpu_data_map(cpu *processor)$/;"	f
cpu_data_placeholder	sim/cris/sim-main.h	/^  union { void *dummy[16]; } cpu_data_placeholder;$/;"	m	struct:_sim_cpu	typeref:union:_sim_cpu::__anon739
cpu_dbcc	sim/m68hc11/m68hc11_sim.c	/^cpu_dbcc (sim_cpu *cpu)$/;"	f
cpu_decrement_event	sim/ppc/cpu.c	/^cpu_decrement_event(void *data)$/;"	f
cpu_desc	gdb/mep-tdep.c	/^  CGEN_CPU_DESC cpu_desc;$/;"	m	struct:gdbarch_tdep	file:
cpu_desc	sim/common/cgen-cpu.h	/^  CGEN_CPU_DESC cpu_desc;$/;"	m	struct:__anon627
cpu_desc_list	opcodes/epiphany-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/epiphany-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/fr30-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/fr30-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/frv-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/frv-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/ip2k-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/ip2k-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/iq2000-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/iq2000-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/lm32-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/lm32-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/m32c-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/m32c-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/m32r-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/m32r-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/mep-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/mep-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/mt-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/mt-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/or1k-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/or1k-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/xc16x-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/xc16x-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_desc_list	opcodes/xstormy16-dis.c	/^typedef struct cpu_desc_list$/;"	s	file:
cpu_desc_list	opcodes/xstormy16-dis.c	/^} cpu_desc_list;$/;"	t	typeref:struct:cpu_desc_list	file:
cpu_elf_start	sim/m68hc11/sim-main.h	/^  int                   cpu_elf_start;$/;"	m	struct:_sim_cpu
cpu_emul_syscall	sim/m68hc11/sim-main.h	/^  int                   cpu_emul_syscall;$/;"	m	struct:_sim_cpu
cpu_error	sim/ppc/cpu.c	/^cpu_error(cpu *processor,$/;"	f
cpu_exg	sim/m68hc11/m68hc11_sim.c	/^cpu_exg (sim_cpu *cpu, uint8 code)$/;"	f
cpu_family	bfd/pef.h	/^  unsigned long cpu_family;$/;"	m	struct:bfd_pef_xlib_header
cpu_fetch16	sim/m68hc11/sim-main.h	/^cpu_fetch16 (sim_cpu *cpu)$/;"	f
cpu_fetch8	sim/m68hc11/sim-main.h	/^cpu_fetch8 (sim_cpu *cpu)$/;"	f
cpu_fetch_relbranch	sim/m68hc11/m68hc11_sim.c	/^cpu_fetch_relbranch (sim_cpu *cpu)$/;"	f
cpu_fetch_relbranch16	sim/m68hc11/m68hc11_sim.c	/^cpu_fetch_relbranch16 (sim_cpu *cpu)$/;"	f
cpu_flag	opcodes/mep-opc.h	/^  unsigned cpu_flag;$/;"	m	struct:__anon23
cpu_flag_init	opcodes/i386-gen.c	/^static initializer cpu_flag_init[] =$/;"	v	file:
cpu_flags	opcodes/i386-gen.c	/^static bitfield cpu_flags[] =$/;"	v	file:
cpu_flags	opcodes/i386-opc.h	/^  i386_cpu_flags cpu_flags;$/;"	m	struct:insn_template
cpu_flush_icache	sim/ppc/cpu.c	/^cpu_flush_icache(cpu *processor)$/;"	f
cpu_freq	sim/common/sim-profile.h	/^  unsigned long cpu_freq;$/;"	m	struct:__anon655
cpu_frequency	sim/m68hc11/sim-main.h	/^  unsigned long         cpu_frequency;$/;"	m	struct:_sim_cpu
cpu_get_a	sim/m68hc11/sim-main.h	239;"	d
cpu_get_b	sim/m68hc11/sim-main.h	240;"	d
cpu_get_ccr	sim/m68hc11/sim-main.h	233;"	d
cpu_get_ccr_C	sim/m68hc11/sim-main.h	274;"	d
cpu_get_ccr_H	sim/m68hc11/sim-main.h	269;"	d
cpu_get_ccr_I	sim/m68hc11/sim-main.h	276;"	d
cpu_get_ccr_N	sim/m68hc11/sim-main.h	272;"	d
cpu_get_ccr_S	sim/m68hc11/sim-main.h	271;"	d
cpu_get_ccr_V	sim/m68hc11/sim-main.h	273;"	d
cpu_get_ccr_X	sim/m68hc11/sim-main.h	270;"	d
cpu_get_ccr_Z	sim/m68hc11/sim-main.h	275;"	d
cpu_get_d	sim/m68hc11/sim-main.h	235;"	d
cpu_get_indexed_operand16	sim/m68hc11/m68hc11_sim.c	/^cpu_get_indexed_operand16 (sim_cpu *cpu, int restricted)$/;"	f
cpu_get_indexed_operand8	sim/m68hc11/m68hc11_sim.c	/^cpu_get_indexed_operand8 (sim_cpu *cpu, int restricted)$/;"	f
cpu_get_indexed_operand_addr	sim/m68hc11/m68hc11_sim.c	/^cpu_get_indexed_operand_addr (sim_cpu *cpu, int restricted)$/;"	f
cpu_get_io_base	sim/m68hc11/sim-main.h	227;"	d
cpu_get_page	sim/m68hc11/sim-main.h	241;"	d
cpu_get_pc	sim/h8300/sim-main.h	153;"	d
cpu_get_pc	sim/m68hc11/sim-main.h	234;"	d
cpu_get_reg	sim/m68hc11/m68hc11_sim.c	/^cpu_get_reg (sim_cpu *cpu, uint8 reg)$/;"	f
cpu_get_reg_base	sim/m68hc11/sim-main.h	229;"	d
cpu_get_sp	sim/m68hc11/sim-main.h	238;"	d
cpu_get_src_reg	sim/m68hc11/m68hc11_sim.c	/^cpu_get_src_reg (sim_cpu *cpu, uint8 reg)$/;"	f
cpu_get_tmp2	sim/m68hc11/sim-main.h	245;"	d
cpu_get_tmp3	sim/m68hc11/sim-main.h	244;"	d
cpu_get_x	sim/m68hc11/sim-main.h	236;"	d
cpu_get_y	sim/m68hc11/sim-main.h	237;"	d
cpu_halt	sim/ppc/cpu.c	/^cpu_halt(cpu *processor,$/;"	f
cpu_icache_entry	sim/ppc/cpu.c	/^cpu_icache_entry(cpu *processor,$/;"	f
cpu_info	sim/m68hc11/m68hc11_sim.c	/^cpu_info (SIM_DESC sd, sim_cpu *cpu)$/;"	f
cpu_init	sim/ppc/cpu.c	/^cpu_init(cpu *processor)$/;"	f
cpu_initialize	sim/m68hc11/m68hc11_sim.c	/^cpu_initialize (SIM_DESC sd, sim_cpu *cpu)$/;"	f
cpu_insn_pc	sim/m68hc11/sim-main.h	/^  uint16                cpu_insn_pc;$/;"	m	struct:_sim_cpu
cpu_instruction_map	sim/ppc/cpu.c	/^cpu_instruction_map(cpu *processor)$/;"	f
cpu_interp	sim/m68hc11/sim-main.h	/^typedef void (* cpu_interp) (struct _sim_cpu*);$/;"	t
cpu_interpretor	sim/m68hc11/sim-main.h	/^  cpu_interp            cpu_interpretor;$/;"	m	struct:_sim_cpu
cpu_interrupts	sim/m68hc11/sim-main.h	/^  struct interrupts     cpu_interrupts;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::interrupts
cpu_interrupts	sim/ppc/cpu.c	/^cpu_interrupts(cpu *processor)$/;"	f
cpu_is_initialized	sim/m68hc11/sim-main.h	/^  int                   cpu_is_initialized;$/;"	m	struct:_sim_cpu
cpu_is_member	include/opcode/mips.h	/^cpu_is_member (int cpu, unsigned int mask)$/;"	f
cpu_is_running	sim/m68hc11/sim-main.h	224;"	d
cpu_m68hc11_pop_uint16	sim/m68hc11/sim-main.h	/^cpu_m68hc11_pop_uint16 (sim_cpu *cpu)$/;"	f
cpu_m68hc11_pop_uint8	sim/m68hc11/sim-main.h	/^cpu_m68hc11_pop_uint8 (sim_cpu *cpu)$/;"	f
cpu_m68hc11_push_uint16	sim/m68hc11/sim-main.h	/^cpu_m68hc11_push_uint16 (sim_cpu *cpu, uint16 val)$/;"	f
cpu_m68hc11_push_uint8	sim/m68hc11/sim-main.h	/^cpu_m68hc11_push_uint8 (sim_cpu *cpu, uint8 val)$/;"	f
cpu_m68hc12_pop_uint16	sim/m68hc11/sim-main.h	/^cpu_m68hc12_pop_uint16 (sim_cpu *cpu)$/;"	f
cpu_m68hc12_pop_uint8	sim/m68hc11/sim-main.h	/^cpu_m68hc12_pop_uint8 (sim_cpu *cpu)$/;"	f
cpu_m68hc12_push_uint16	sim/m68hc11/sim-main.h	/^cpu_m68hc12_push_uint16 (sim_cpu *cpu, uint16 val)$/;"	f
cpu_m68hc12_push_uint8	sim/m68hc11/sim-main.h	/^cpu_m68hc12_push_uint8 (sim_cpu *cpu, uint8 val)$/;"	f
cpu_mem_read	sim/ft32/interp.c	/^static uint32_t cpu_mem_read (SIM_DESC sd, uint32_t dw, uint32_t ea)$/;"	f	file:
cpu_mem_write	sim/ft32/interp.c	/^static void cpu_mem_write (SIM_DESC sd, uint32_t dw, uint32_t ea, uint32_t d)$/;"	f	file:
cpu_memory_exception	sim/m68hc11/m68hc11_sim.c	/^cpu_memory_exception (sim_cpu *cpu, SIM_SIGNAL excep,$/;"	f
cpu_mode	sim/m68hc11/sim-main.h	/^  unsigned int          cpu_mode;$/;"	m	struct:_sim_cpu
cpu_mode	sim/mn10300/dv-mn103cpu.c	/^  unsigned16 cpu_mode;$/;"	m	struct:mn103cpu	file:
cpu_model	bfd/pef.h	/^  unsigned long cpu_model;$/;"	m	struct:bfd_pef_xlib_header
cpu_model	sim/ppc/cpu.c	/^cpu_model(cpu *processor)$/;"	f
cpu_mon	sim/ppc/mon.h	/^typedef struct _cpu_mon cpu_mon;$/;"	t	typeref:struct:_cpu_mon
cpu_monitor	sim/ppc/cpu.c	/^cpu_monitor(cpu *processor)$/;"	f
cpu_monitor	sim/ppc/mon.c	/^  cpu_mon cpu_monitor[MAX_NR_PROCESSORS];$/;"	m	struct:_mon	file:
cpu_move16	sim/m68hc11/m68hc11_sim.c	/^cpu_move16 (sim_cpu *cpu, uint8 code)$/;"	f
cpu_move8	sim/m68hc11/m68hc11_sim.c	/^cpu_move8 (sim_cpu *cpu, uint8 code)$/;"	f
cpu_nr	sim/ppc/cpu.c	/^  int cpu_nr;$/;"	m	struct:_cpu	file:
cpu_nr	sim/ppc/cpu.c	/^cpu_nr(cpu *processor)$/;"	f
cpu_nr	sim/ppc/hw_cpu.c	/^  int cpu_nr;$/;"	m	struct:_hw_cpu_device	file:
cpu_nr	sim/ppc/psim.h	/^  int cpu_nr;$/;"	m	struct:_psim_status
cpu_option_handler	sim/m68hc11/m68hc11_sim.c	/^cpu_option_handler (SIM_DESC sd, sim_cpu *cpu,$/;"	f	file:
cpu_options	sim/m68hc11/m68hc11_sim.c	/^static const OPTION cpu_options[] =$/;"	v	file:
cpu_os_emulation	sim/ppc/cpu.c	/^cpu_os_emulation(cpu *processor)$/;"	f
cpu_page_tlb_invalidate_all	sim/ppc/cpu.c	/^cpu_page_tlb_invalidate_all(cpu *processor)$/;"	f
cpu_page_tlb_invalidate_entry	sim/ppc/cpu.c	/^cpu_page_tlb_invalidate_entry(cpu *processor,$/;"	f
cpu_print_info	sim/ppc/cpu.c	/^cpu_print_info(cpu *processor, int verbose)$/;"	f
cpu_push_all	sim/m68hc11/m68hc11_sim.c	/^cpu_push_all (sim_cpu *cpu)$/;"	f
cpu_registers	sim/ppc/cpu.c	/^cpu_registers(cpu *processor)$/;"	f
cpu_regs	sim/m68hc11/sim-main.h	/^  struct m6811_regs     cpu_regs;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::m6811_regs
cpu_reservation	sim/ppc/cpu.c	/^cpu_reservation(cpu *processor)$/;"	f
cpu_reset	sim/m68hc11/m68hc11_sim.c	/^cpu_reset (sim_cpu *cpu)$/;"	f
cpu_restart	sim/m68hc11/m68hc11_sim.c	/^cpu_restart (sim_cpu *cpu)$/;"	f
cpu_restart	sim/ppc/cpu.c	/^cpu_restart(cpu *processor,$/;"	f
cpu_return	sim/m68hc11/m68hc11_sim.c	/^cpu_return (sim_cpu *cpu)$/;"	f
cpu_running	sim/m68hc11/sim-main.h	/^  int                   cpu_running;$/;"	m	struct:_sim_cpu
cpu_scache	sim/common/cgen-scache.h	/^typedef struct cpu_scache {$/;"	s
cpu_set_a	sim/m68hc11/sim-main.h	263;"	d
cpu_set_b	sim/m68hc11/sim-main.h	265;"	d
cpu_set_ccr	sim/m68hc11/sim-main.h	268;"	d
cpu_set_ccr_C	sim/m68hc11/sim-main.h	286;"	d
cpu_set_ccr_H	sim/m68hc11/sim-main.h	281;"	d
cpu_set_ccr_I	sim/m68hc11/sim-main.h	288;"	d
cpu_set_ccr_N	sim/m68hc11/sim-main.h	284;"	d
cpu_set_ccr_S	sim/m68hc11/sim-main.h	283;"	d
cpu_set_ccr_V	sim/m68hc11/sim-main.h	285;"	d
cpu_set_ccr_X	sim/m68hc11/sim-main.h	282;"	d
cpu_set_ccr_Z	sim/m68hc11/sim-main.h	287;"	d
cpu_set_ccr_flag	sim/m68hc11/sim-main.h	278;"	d
cpu_set_d	sim/m68hc11/sim-main.h	247;"	d
cpu_set_decrementer	sim/ppc/cpu.c	/^cpu_set_decrementer(cpu *processor,$/;"	f
cpu_set_dst_reg	sim/m68hc11/m68hc11_sim.c	/^cpu_set_dst_reg (sim_cpu *cpu, uint8 reg, uint16 val)$/;"	f
cpu_set_page	sim/m68hc11/sim-main.h	250;"	d
cpu_set_pc	sim/h8300/sim-main.h	152;"	d
cpu_set_pc	sim/m68hc11/sim-main.h	261;"	d
cpu_set_program_counter	sim/ppc/cpu.c	/^cpu_set_program_counter(cpu *processor,$/;"	f
cpu_set_reg	sim/m68hc11/m68hc11_sim.c	/^cpu_set_reg (sim_cpu *cpu, uint8 reg, uint16 val)$/;"	f
cpu_set_sp	sim/m68hc11/m68hc11_sim.c	/^cpu_set_sp (sim_cpu *cpu, uint16 val)$/;"	f
cpu_set_time_base	sim/ppc/cpu.c	/^cpu_set_time_base(cpu *processor,$/;"	f
cpu_set_tmp2	sim/m68hc11/sim-main.h	254;"	d
cpu_set_tmp3	sim/m68hc11/sim-main.h	253;"	d
cpu_set_x	sim/m68hc11/sim-main.h	248;"	d
cpu_set_y	sim/m68hc11/sim-main.h	249;"	d
cpu_single_step	sim/m68hc11/m68hc11_sim.c	/^cpu_single_step (sim_cpu *cpu)$/;"	f
cpu_special	sim/m68hc11/m68hc11_sim.c	/^cpu_special (sim_cpu *cpu, enum M6811_Special special)$/;"	f
cpu_start_mode	sim/m68hc11/sim-main.h	/^  const char*           cpu_start_mode;$/;"	m	struct:_sim_cpu
cpu_stop_on_interrupt	sim/m68hc11/sim-main.h	/^  int                   cpu_stop_on_interrupt;$/;"	m	struct:_sim_cpu
cpu_supports_bts	gdb/nat/linux-btrace.c	/^cpu_supports_bts (void)$/;"	f	file:
cpu_synchronize_context	sim/ppc/cpu.c	/^cpu_synchronize_context(cpu *processor,$/;"	f
cpu_system	sim/ppc/cpu.c	/^cpu_system(cpu *processor)$/;"	f
cpu_type	opcodes/arc-dis.c	/^static const struct cpu_type$/;"	s	file:
cpu_type	sim/m68hc11/gencode.c	/^static int cpu_type;$/;"	v	file:
cpu_type	sim/m68hc11/sim-main.h	/^  enum cpu_type         cpu_type;$/;"	m	struct:_sim_cpu	typeref:enum:_sim_cpu::cpu_type
cpu_type	sim/m68hc11/sim-main.h	/^enum cpu_type$/;"	g
cpu_types	opcodes/arc-dis.c	/^  cpu_types[] =$/;"	v	typeref:struct:cpu_type	file:
cpu_use_elf_start	sim/m68hc11/sim-main.h	/^  int                   cpu_use_elf_start;$/;"	m	struct:_sim_cpu
cpu_use_local_config	sim/m68hc11/sim-main.h	/^  uint8                 cpu_use_local_config;$/;"	m	struct:_sim_cpu
cpu_vector	bfd/cisco-core.c	/^  char cpu_vector[4];		\/* CPU vector for exceptions *\/$/;"	m	struct:__anon1029	file:
cpua3dnow	opcodes/i386-opc.h	/^      unsigned int cpua3dnow:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpua3dnowa	opcodes/i386-opc.h	/^      unsigned int cpua3dnowa:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuabm	opcodes/i386-opc.h	/^      unsigned int cpuabm:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuadx	opcodes/i386-opc.h	/^      unsigned int cpuadx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuaes	opcodes/i386-opc.h	/^      unsigned int cpuaes:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx	opcodes/i386-opc.h	/^      unsigned int cpuavx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx2	opcodes/i386-opc.h	/^      unsigned int cpuavx2:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_4fmaps	opcodes/i386-opc.h	/^      unsigned int cpuavx512_4fmaps:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_4vnniw	opcodes/i386-opc.h	/^      unsigned int cpuavx512_4vnniw:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_bitalg	opcodes/i386-opc.h	/^      unsigned int cpuavx512_bitalg:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_vbmi2	opcodes/i386-opc.h	/^      unsigned int cpuavx512_vbmi2:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_vnni	opcodes/i386-opc.h	/^      unsigned int cpuavx512_vnni:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512_vpopcntdq	opcodes/i386-opc.h	/^      unsigned int cpuavx512_vpopcntdq:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512bw	opcodes/i386-opc.h	/^      unsigned int cpuavx512bw:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512cd	opcodes/i386-opc.h	/^      unsigned int cpuavx512cd:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512dq	opcodes/i386-opc.h	/^      unsigned int cpuavx512dq:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512er	opcodes/i386-opc.h	/^      unsigned int cpuavx512er:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512f	opcodes/i386-opc.h	/^      unsigned int cpuavx512f:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512ifma	opcodes/i386-opc.h	/^      unsigned int cpuavx512ifma:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512pf	opcodes/i386-opc.h	/^      unsigned int cpuavx512pf:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512vbmi	opcodes/i386-opc.h	/^      unsigned int cpuavx512vbmi:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuavx512vl	opcodes/i386-opc.h	/^      unsigned int cpuavx512vl:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpubmi	opcodes/i386-opc.h	/^      unsigned int cpubmi:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpubmi2	opcodes/i386-opc.h	/^      unsigned int cpubmi2:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpucldemote	opcodes/i386-opc.h	/^      unsigned int cpucldemote:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuclflush	opcodes/i386-opc.h	/^      unsigned int cpuclflush:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuclflushopt	opcodes/i386-opc.h	/^      unsigned int cpuclflushopt:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuclwb	opcodes/i386-opc.h	/^      unsigned int cpuclwb:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuclzero	opcodes/i386-opc.h	/^      unsigned int cpuclzero:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpucx16	opcodes/i386-opc.h	/^      unsigned int cpucx16:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuept	opcodes/i386-opc.h	/^      unsigned int cpuept:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuf16c	opcodes/i386-opc.h	/^      unsigned int cpuf16c:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpufisttp	opcodes/i386-opc.h	/^      unsigned int cpufisttp:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpufma	opcodes/i386-opc.h	/^      unsigned int cpufma:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpufma4	opcodes/i386-opc.h	/^      unsigned int cpufma4:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpufsgsbase	opcodes/i386-opc.h	/^      unsigned int cpufsgsbase:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpugfni	opcodes/i386-opc.h	/^      unsigned int cpugfni:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuhle	opcodes/i386-opc.h	/^      unsigned int cpuhle:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui186	opcodes/i386-opc.h	/^      unsigned int cpui186:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui286	opcodes/i386-opc.h	/^      unsigned int cpui286:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui386	opcodes/i386-opc.h	/^      unsigned int cpui386:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui486	opcodes/i386-opc.h	/^      unsigned int cpui486:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui586	opcodes/i386-opc.h	/^      unsigned int cpui586:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpui686	opcodes/i386-opc.h	/^      unsigned int cpui686:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuiamcu	opcodes/i386-opc.h	/^      unsigned int cpuiamcu:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuibt	opcodes/i386-opc.h	/^      unsigned int cpuibt:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuinfo_flags	gdb/nto-tdep.h	/^  unsigned cpuinfo_flags;$/;"	m	struct:nto_target_ops
cpuinfo_valid	gdb/nto-tdep.h	/^  int cpuinfo_valid;$/;"	m	struct:nto_target_ops
cpuinvpcid	opcodes/i386-opc.h	/^      unsigned int cpuinvpcid:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuiv32	sim/aarch64/simulator.c	/^cpuiv32 (sim_cpu *cpu)$/;"	f	file:
cpuiv64	sim/aarch64/simulator.c	/^cpuiv64 (sim_cpu *cpu)$/;"	f	file:
cpuk1om	opcodes/i386-opc.h	/^      unsigned int cpuk1om:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpul1om	opcodes/i386-opc.h	/^      unsigned int cpul1om:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpulm	opcodes/i386-opc.h	/^      unsigned int cpulm:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpulwp	opcodes/i386-opc.h	/^      unsigned int cpulwp:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpulzcnt	opcodes/i386-opc.h	/^      unsigned int cpulzcnt:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpummx	opcodes/i386-opc.h	/^      unsigned int cpummx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpumovbe	opcodes/i386-opc.h	/^      unsigned int cpumovbe:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpumovdir64b	opcodes/i386-opc.h	/^      unsigned int cpumovdir64b:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpumovdiri	opcodes/i386-opc.h	/^      unsigned int cpumovdiri:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpumpx	opcodes/i386-opc.h	/^      unsigned int cpumpx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpumwaitx	opcodes/i386-opc.h	/^      unsigned int cpumwaitx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuno64	opcodes/i386-opc.h	/^      unsigned int cpuno64:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpunop	opcodes/i386-opc.h	/^      unsigned int cpunop:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuospke	opcodes/i386-opc.h	/^      unsigned int cpuospke:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpupadlock	opcodes/i386-opc.h	/^      unsigned int cpupadlock:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpupclmul	opcodes/i386-opc.h	/^      unsigned int cpupclmul:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpupconfig	opcodes/i386-opc.h	/^      unsigned int cpupconfig:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuprefetchwt1	opcodes/i386-opc.h	/^      unsigned int cpuprefetchwt1:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuprfchw	opcodes/i386-opc.h	/^      unsigned int cpuprfchw:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuptwrite	opcodes/i386-opc.h	/^      unsigned int cpuptwrite:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpurdpid	opcodes/i386-opc.h	/^      unsigned int cpurdpid:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpurdrnd	opcodes/i386-opc.h	/^      unsigned int cpurdrnd:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpurdseed	opcodes/i386-opc.h	/^      unsigned int cpurdseed:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpurdtscp	opcodes/i386-opc.h	/^      unsigned int cpurdtscp:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpurtm	opcodes/i386-opc.h	/^      unsigned int cpurtm:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpus	include/opcode/arc-attrs.h	/^  unsigned cpus;$/;"	m	struct:feature_type
cpuse1	opcodes/i386-opc.h	/^      unsigned int cpuse1:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusha	opcodes/i386-opc.h	/^      unsigned int cpusha:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpushstk	opcodes/i386-opc.h	/^      unsigned int cpushstk:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusmap	opcodes/i386-opc.h	/^      unsigned int cpusmap:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusmx	opcodes/i386-opc.h	/^      unsigned int cpusmx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse	opcodes/i386-opc.h	/^      unsigned int cpusse:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse2	opcodes/i386-opc.h	/^      unsigned int cpusse2:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse3	opcodes/i386-opc.h	/^      unsigned int cpusse3:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse4_1	opcodes/i386-opc.h	/^      unsigned int cpusse4_1:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse4_2	opcodes/i386-opc.h	/^      unsigned int cpusse4_2:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusse4a	opcodes/i386-opc.h	/^      unsigned int cpusse4a:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpussse3	opcodes/i386-opc.h	/^      unsigned int cpussse3:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusubtype	bfd/mach-o.c	/^  unsigned long cpusubtype;$/;"	m	struct:mach_o_fat_archentry	file:
cpusubtype	bfd/mach-o.c	/^cpusubtype (unsigned long cputype, unsigned long cpusubtype)$/;"	f	file:
cpusubtype	bfd/mach-o.h	/^  unsigned long cpusubtype;$/;"	m	struct:bfd_mach_o_header
cpusubtype	include/mach-o/external.h	/^  unsigned char cpusubtype[4];	\/* CPU subtype.  *\/$/;"	m	struct:mach_o_header_external
cpusubtype	include/mach-o/external.h	/^  unsigned char cpusubtype[4];$/;"	m	struct:mach_o_fat_arch_external
cpusubtype	libiberty/simple-object-mach-o.c	/^  unsigned char cpusubtype[4];	\/* CPU subtype.  *\/$/;"	m	struct:mach_o_header_32	file:
cpusubtype	libiberty/simple-object-mach-o.c	/^  unsigned char cpusubtype[4];	\/* CPU subtype.  *\/$/;"	m	struct:mach_o_header_64	file:
cpusubtype	libiberty/simple-object-mach-o.c	/^  unsigned int cpusubtype;$/;"	m	struct:simple_object_mach_o_attributes	file:
cpusubtype	libiberty/simple-object-mach-o.c	/^  unsigned int cpusubtype;$/;"	m	struct:simple_object_mach_o_read	file:
cpusvme	opcodes/i386-opc.h	/^      unsigned int cpusvme:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpusyscall	opcodes/i386-opc.h	/^      unsigned int cpusyscall:1;$/;"	m	struct:i386_cpu_flags::__anon66
cput	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
cputbm	opcodes/i386-opc.h	/^      unsigned int cputbm:1;$/;"	m	struct:i386_cpu_flags::__anon66
cputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
cputype	bfd/libcoff-in.h	/^  short cputype;$/;"	m	struct:xcoff_tdata
cputype	bfd/libcoff.h	/^  short cputype;$/;"	m	struct:xcoff_tdata
cputype	bfd/mach-o.c	/^  unsigned long cputype;$/;"	m	struct:mach_o_fat_archentry	file:
cputype	bfd/mach-o.c	/^cputype (unsigned long value)$/;"	f	file:
cputype	bfd/mach-o.h	/^  unsigned long cputype;$/;"	m	struct:bfd_mach_o_header
cputype	include/mach-o/external.h	/^  unsigned char cputype[4];	\/* CPU that this object is for.  *\/$/;"	m	struct:mach_o_header_external
cputype	include/mach-o/external.h	/^  unsigned char cputype[4];$/;"	m	struct:mach_o_fat_arch_external
cputype	libiberty/simple-object-mach-o.c	/^  unsigned char cputype[4];	\/* CPU that this object is for.  *\/$/;"	m	struct:mach_o_header_32	file:
cputype	libiberty/simple-object-mach-o.c	/^  unsigned char cputype[4];	\/* CPU that this object is for.  *\/$/;"	m	struct:mach_o_header_64	file:
cputype	libiberty/simple-object-mach-o.c	/^  unsigned int cputype;$/;"	m	struct:simple_object_mach_o_attributes	file:
cputype	libiberty/simple-object-mach-o.c	/^  unsigned int cputype;$/;"	m	struct:simple_object_mach_o_read	file:
cpuvaes	opcodes/i386-opc.h	/^      unsigned int cpuvaes:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuvmfunc	opcodes/i386-opc.h	/^      unsigned int cpuvmfunc:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuvmx	opcodes/i386-opc.h	/^      unsigned int cpuvmx:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuvpclmulqdq	opcodes/i386-opc.h	/^      unsigned int cpuvpclmulqdq:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuvrex	opcodes/i386-opc.h	/^      unsigned int cpuvrex:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuwaitpkg	opcodes/i386-opc.h	/^      unsigned int cpuwaitpkg:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuwbnoinvd	opcodes/i386-opc.h	/^      unsigned int cpuwbnoinvd:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuxgate	include/opcode/m68hc11.h	417;"	d
cpuxop	opcodes/i386-opc.h	/^      unsigned int cpuxop:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuxsave	opcodes/i386-opc.h	/^      unsigned int cpuxsave:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuxsavec	opcodes/i386-opc.h	/^      unsigned int cpuxsavec:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuxsaveopt	opcodes/i386-opc.h	/^      unsigned int cpuxsaveopt:1;$/;"	m	struct:i386_cpu_flags::__anon66
cpuxsaves	opcodes/i386-opc.h	/^      unsigned int cpuxsaves:1;$/;"	m	struct:i386_cpu_flags::__anon66
cr	include/opcode/crx.h	/^    copreg cr;$/;"	m	struct:__anon1267
cr	readline/display.c	/^cr ()$/;"	f	file:
cr	sim/mcore/interp.c	98;"	d	file:
cr	sim/ppc/registers.h	/^  creg cr;$/;"	m	struct:_registers
cr16_allWords	opcodes/cr16-dis.c	/^static ULONGLONG cr16_allWords;$/;"	v	file:
cr16_b_cond_tab	opcodes/cr16-opc.c	/^const char *cr16_b_cond_tab[]=$/;"	v
cr16_cinvs	opcodes/cr16-dis.c	/^static const cinv_entry cr16_cinvs[] =$/;"	v	file:
cr16_currInsn	opcodes/cr16-dis.c	/^static ins cr16_currInsn;$/;"	v	file:
cr16_debug	sim/cr16/interp.c	/^int cr16_debug;$/;"	v
cr16_elf_check_relocs	bfd/elf32-cr16.c	/^cr16_elf_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,$/;"	f	file:
cr16_elf_final_link_relocate	bfd/elf32-cr16.c	/^cr16_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
cr16_elf_howto_table	bfd/elf32-cr16.c	/^static reloc_howto_type cr16_elf_howto_table[] =$/;"	v	file:
cr16_extract_unsigned_integer	sim/cr16/interp.c	/^cr16_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
cr16_instruction	opcodes/cr16-opc.c	/^const inst cr16_instruction[] =$/;"	v
cr16_make_instruction	opcodes/cr16-dis.c	/^cr16_make_instruction (void)$/;"	f
cr16_match_opcode	opcodes/cr16-dis.c	/^cr16_match_opcode (void)$/;"	f
cr16_no_op_insn	opcodes/cr16-opc.c	/^const char * cr16_no_op_insn[] =$/;"	v
cr16_num_cc	opcodes/cr16-opc.c	/^const unsigned int cr16_num_cc =  ARRAY_SIZE (cr16_b_cond_tab);$/;"	v
cr16_num_opcodes	opcodes/cr16-opc.c	/^const unsigned int cr16_num_opcodes = ARRAY_SIZE (cr16_instruction);$/;"	v
cr16_num_optab	opcodes/cr16-opc.c	/^const unsigned int cr16_num_optab = ARRAY_SIZE (cr16_optab);$/;"	v
cr16_num_pregps	opcodes/cr16-opc.c	/^const unsigned int cr16_num_pregps =  ARRAY_SIZE (cr16_pregptab);$/;"	v
cr16_num_pregs	opcodes/cr16-opc.c	/^const unsigned int cr16_num_pregs =  ARRAY_SIZE (cr16_pregtab);$/;"	v
cr16_num_regps	opcodes/cr16-opc.c	/^const unsigned int cr16_num_regps = ARRAY_SIZE (cr16_regptab) ;$/;"	v
cr16_num_regs	opcodes/cr16-opc.c	/^const unsigned int cr16_num_regs = ARRAY_SIZE (cr16_regtab) ;$/;"	v
cr16_num_traps	opcodes/cr16-opc.c	/^const unsigned int cr16_num_traps = ARRAY_SIZE (cr16_traps);$/;"	v
cr16_optab	opcodes/cr16-opc.c	/^const operand_entry cr16_optab[] =$/;"	v
cr16_pc_get	sim/cr16/interp.c	/^cr16_pc_get (sim_cpu *cpu)$/;"	f	file:
cr16_pc_set	sim/cr16/interp.c	/^cr16_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
cr16_pregptab	opcodes/cr16-opc.c	/^const reg_entry cr16_pregptab[] =$/;"	v
cr16_pregtab	opcodes/cr16-opc.c	/^const reg_entry cr16_pregtab[] =$/;"	v
cr16_reg_fetch	sim/cr16/interp.c	/^cr16_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
cr16_reg_store	sim/cr16/interp.c	/^cr16_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
cr16_regptab	opcodes/cr16-opc.c	/^const reg_entry cr16_regptab[] =$/;"	v
cr16_regtab	opcodes/cr16-opc.c	/^const reg_entry cr16_regtab[] =$/;"	v
cr16_reloc_map	bfd/elf32-cr16.c	/^static const struct cr16_reloc_map cr16_reloc_map[R_CR16_MAX] =$/;"	v	typeref:struct:cr16_reloc_map	file:
cr16_reloc_map	bfd/elf32-cr16.c	/^struct cr16_reloc_map$/;"	s	file:
cr16_reloc_type	bfd/elf32-cr16.c	/^  unsigned short cr16_reloc_type;	   \/* CR16 relocation type.  *\/$/;"	m	struct:cr16_reloc_map	file:
cr16_store_unsigned_integer	sim/cr16/interp.c	/^cr16_store_unsigned_integer (unsigned char *addr, int len, uint32 val)$/;"	f	file:
cr16_traps	opcodes/cr16-opc.c	/^const trap_entry cr16_traps[] =$/;"	v
cr16_words	opcodes/cr16-dis.c	/^static wordU cr16_words[3];$/;"	v	file:
cr16c_elf_fcom_section	bfd/elf32-cr16c.c	/^static asection  cr16c_elf_fcom_section;$/;"	v	file:
cr16c_elf_fcom_symbol	bfd/elf32-cr16c.c	/^static asymbol   cr16c_elf_fcom_symbol;$/;"	v	file:
cr16c_elf_fcom_symbol_ptr	bfd/elf32-cr16c.c	/^static asymbol * cr16c_elf_fcom_symbol_ptr;$/;"	v	file:
cr16c_elf_final_link_relocate	bfd/elf32-cr16c.c	/^cr16c_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
cr16c_elf_ncom_section	bfd/elf32-cr16c.c	/^static asection  cr16c_elf_ncom_section;$/;"	v	file:
cr16c_elf_ncom_symbol	bfd/elf32-cr16c.c	/^static asymbol   cr16c_elf_ncom_symbol;$/;"	v	file:
cr16c_elf_ncom_symbol_ptr	bfd/elf32-cr16c.c	/^static asymbol * cr16c_elf_ncom_symbol_ptr;$/;"	v	file:
cr1_i_floating_point_enabled_exception_summary	sim/ppc/registers.h	/^  cr1_i_floating_point_enabled_exception_summary = BIT32(5),$/;"	e	enum:__anon920
cr1_i_floating_point_enabled_exception_summary_bit	sim/ppc/registers.h	/^  cr1_i_floating_point_enabled_exception_summary_bit = 5,$/;"	e	enum:__anon920
cr1_i_floating_point_exception_summary	sim/ppc/registers.h	/^  cr1_i_floating_point_exception_summary = BIT32(4),$/;"	e	enum:__anon920
cr1_i_floating_point_exception_summary_bit	sim/ppc/registers.h	/^  cr1_i_floating_point_exception_summary_bit = 4,$/;"	e	enum:__anon920
cr1_i_floating_point_invalid_operation_exception_summary	sim/ppc/registers.h	/^  cr1_i_floating_point_invalid_operation_exception_summary = BIT32(6),$/;"	e	enum:__anon920
cr1_i_floating_point_invalid_operation_exception_summary_bit	sim/ppc/registers.h	/^  cr1_i_floating_point_invalid_operation_exception_summary_bit = 6,$/;"	e	enum:__anon920
cr1_i_floating_point_overflow_exception	sim/ppc/registers.h	/^  cr1_i_floating_point_overflow_exception = BIT32(7),$/;"	e	enum:__anon920
cr1_i_floating_point_overflow_exception_bit	sim/ppc/registers.h	/^  cr1_i_floating_point_overflow_exception_bit = 7,$/;"	e	enum:__anon920
cr1_i_mask	sim/ppc/registers.h	/^  cr1_i_mask = MASK32(4,7),$/;"	e	enum:__anon920
cr_false	sim/frv/frv.c	/^enum cr_result {cr_undefined, cr_undefined1, cr_false, cr_true};$/;"	e	enum:cr_result	file:
cr_fp_enabled_exception	sim/ppc/registers.h	/^  cr_fp_enabled_exception = BIT4(1),$/;"	e	enum:__anon921
cr_fp_exception	sim/ppc/registers.h	/^  cr_fp_exception = BIT4(0),$/;"	e	enum:__anon921
cr_fp_invalid_exception	sim/ppc/registers.h	/^  cr_fp_invalid_exception = BIT4(2),$/;"	e	enum:__anon921
cr_fp_overflow_exception	sim/ppc/registers.h	/^  cr_fp_overflow_exception = BIT4(3),$/;"	e	enum:__anon921
cr_i_negative	sim/ppc/registers.h	/^  cr_i_negative = BIT4(0),$/;"	e	enum:__anon920
cr_i_positive	sim/ppc/registers.h	/^  cr_i_positive = BIT4(1),$/;"	e	enum:__anon920
cr_i_summary_overflow	sim/ppc/registers.h	/^  cr_i_summary_overflow = BIT4(3),$/;"	e	enum:__anon920
cr_i_zero	sim/ppc/registers.h	/^  cr_i_zero = BIT4(2),$/;"	e	enum:__anon920
cr_logic	sim/frv/frv.c	/^cr_logic[num_cr_ops][4][4] = {$/;"	v	typeref:enum:cr_result	file:
cr_names	opcodes/epiphany-desc.h	/^typedef enum cr_names {$/;"	g
cr_names	opcodes/fr30-desc.h	/^typedef enum cr_names {$/;"	g
cr_names	opcodes/m32r-desc.h	/^typedef enum cr_names {$/;"	g
cr_offset	gdb/ppc-tdep.h	/^  int cr_offset;$/;"	m	struct:ppc_reg_offsets
cr_offset	gdb/rs6000-tdep.c	/^    int cr_offset;		\/* offset of saved cr *\/$/;"	m	struct:rs6000_framedata	file:
cr_ops	sim/frv/frv.c	/^enum cr_ops {$/;"	g	file:
cr_reloc_type	include/elf/cr16c.h	/^  unsigned short            cr_reloc_type;  \/* CR relocation type.  *\/$/;"	m	struct:reloc_map
cr_result	sim/frv/frv.c	/^enum cr_result {cr_undefined, cr_undefined1, cr_false, cr_true};$/;"	g	file:
cr_true	sim/frv/frv.c	/^enum cr_result {cr_undefined, cr_undefined1, cr_false, cr_true};$/;"	e	enum:cr_result	file:
cr_undefined	sim/frv/frv.c	/^enum cr_result {cr_undefined, cr_undefined1, cr_false, cr_true};$/;"	e	enum:cr_result	file:
cr_undefined1	sim/frv/frv.c	/^enum cr_result {cr_undefined, cr_undefined1, cr_false, cr_true};$/;"	e	enum:cr_result	file:
crash_count	gdb/testsuite/gdb.cell/bt.c	/^static int crash_count = 0;$/;"	v	file:
crash_handler	gdb/testsuite/gdb.cell/bt.c	/^crash_handler (unsigned char *base, unsigned long offset)$/;"	f
crash_in_transaction	gdb/testsuite/gdb.arch/s390-tdbregs.c	/^crash_in_transaction (void)$/;"	f
crash_info_locs	bfd/cisco-core.c	/^int crash_info_locs[] =$/;"	v
crash_mutex	gdb/testsuite/gdb.cell/bt.c	/^static pthread_mutex_t crash_mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
crashinfo_external	bfd/cisco-core.c	/^} crashinfo_external;$/;"	t	typeref:struct:__anon1029	file:
crashreason	bfd/cisco-core.c	/^} crashreason;$/;"	t	typeref:enum:__anon1028	file:
crc	gdb/gdb_bfd.c	/^  unsigned long crc = 0;$/;"	m	struct:gdb_bfd_data	file:
crc	zlib/contrib/minizip/unzip.h	/^    uLong crc;                  \/* crc-32                          4 bytes *\/$/;"	m	struct:unz_file_info64_s
crc	zlib/contrib/minizip/unzip.h	/^    uLong crc;                  \/* crc-32                          4 bytes *\/$/;"	m	struct:unz_file_info_s
crc	zlib/examples/gun.c	/^    unsigned long crc;$/;"	m	struct:outd	file:
crc32	gdb/gdbserver/server.c	/^crc32 (CORE_ADDR base, int len, unsigned int crc)$/;"	f	file:
crc32	gdb/stubs/m32r-stub.c	/^crc32 (unsigned char *buf, int len, unsigned long crc)$/;"	f	file:
crc32	zlib/contrib/delphi/ZLib.pas	/^procedure crc32; external;$/;"	p
crc32	zlib/contrib/dotzlib/DotZLib/ChecksumImpl.cs	/^        private static extern uint crc32(uint crc, int data, uint length);$/;"	m	class:DotZLib.CRC32Checksum	file:
crc32	zlib/contrib/minizip/unzip.c	/^    uLong crc32;                \/* crc32 of all data uncompressed *\/$/;"	m	struct:__anon994	file:
crc32	zlib/contrib/minizip/zip.c	/^    uLong crc32;$/;"	m	struct:__anon991	file:
crc32	zlib/contrib/pascal/zlibpas.pas	/^function crc32(crc: LongInt; const buf: PChar; len: Integer): LongInt;$/;"	f
crc32	zlib/contrib/pascal/zlibpas.pas	/^function crc32; external;$/;"	f
crc32	zlib/crc32.c	/^unsigned long ZEXPORT crc32(crc, buf, len)$/;"	f
crc32	zlib/zconf.h	38;"	d
crc32_big	zlib/crc32.c	/^local unsigned long crc32_big(crc, buf, len)$/;"	f
crc32_combine	zlib/contrib/pascal/zlibpas.pas	/^function crc32_combine(crc1, crc2, len2: LongInt): LongInt;$/;"	f
crc32_combine	zlib/contrib/pascal/zlibpas.pas	/^function crc32_combine; external;$/;"	f
crc32_combine	zlib/crc32.c	/^uLong ZEXPORT crc32_combine(crc1, crc2, len2)$/;"	f
crc32_combine	zlib/zconf.h	39;"	d
crc32_combine	zlib/zlib.h	1861;"	d
crc32_combine64	zlib/crc32.c	/^uLong ZEXPORT crc32_combine64(crc1, crc2, len2)$/;"	f
crc32_combine64	zlib/zconf.h	40;"	d
crc32_combine_	zlib/crc32.c	/^local uLong crc32_combine_(crc1, crc2, len2)$/;"	f
crc32_little	zlib/crc32.c	/^local unsigned long crc32_little(crc, buf, len)$/;"	f
crc32_table	gdb/stubs/m32r-stub.c	/^static unsigned long crc32_table[256] = { 0, 0 };$/;"	v	file:
crc32_table	libiberty/crc32.c	/^static const unsigned int crc32_table[] =$/;"	v	file:
crc32_wait	zlib/contrib/minizip/unzip.c	/^    uLong crc32_wait;           \/* crc32 we must obtain after decompress all *\/$/;"	m	struct:__anon994	file:
crc32_z	zlib/crc32.c	/^unsigned long ZEXPORT crc32_z(crc, buf, len)$/;"	f
crc32_z	zlib/zconf.h	41;"	d
crc_computed	gdb/gdb_bfd.c	/^  unsigned int crc_computed : 1;$/;"	m	struct:gdb_bfd_data	file:
crc_table	zlib/crc32.c	/^local z_crc_t FAR crc_table[TBLS][256];$/;"	v
crc_table	zlib/crc32.h	/^local const z_crc_t FAR crc_table[TBLS][256] =$/;"	v
crc_table_empty	zlib/crc32.c	/^local volatile int crc_table_empty = 1;$/;"	v
crdma_names	opcodes/epiphany-desc.h	/^typedef enum crdma_names {$/;"	g
create	gdb/testsuite/gdb.pascal/stub-method.pas	/^constructor create;$/;"	p
create	sim/ppc/emul_generic.h	/^  os_emul_create_handler *create;$/;"	m	struct:_os_emul
create1	gdb/testsuite/gdb.cp/rtti1.cc	/^  C1 *create1() {$/;"	f	namespace:n1
create2	gdb/testsuite/gdb.cp/rtti2.cc	/^  C2 *create2() {$/;"	f	namespace:n2
create3	gdb/testsuite/gdb.cp/rtti2.cc	/^  n3::C3 *create3() {$/;"	f	namespace:n2
createTable	opcodes/s390-mkopc.c	/^createTable (void)$/;"	f	file:
create_BFEnd_X0	include/opcode/tilegx.h	/^create_BFEnd_X0(int num)$/;"	f
create_BFOpcodeExtension_X0	include/opcode/tilegx.h	/^create_BFOpcodeExtension_X0(int num)$/;"	f
create_BFStart_X0	include/opcode/tilegx.h	/^create_BFStart_X0(int num)$/;"	f
create_BrOff_SN	include/opcode/tilepro.h	/^create_BrOff_SN(int num)$/;"	f
create_BrOff_X1	include/opcode/tilegx.h	/^create_BrOff_X1(int num)$/;"	f
create_BrOff_X1	include/opcode/tilepro.h	/^create_BrOff_X1(int num)$/;"	f
create_BrType_X1	include/opcode/tilegx.h	/^create_BrType_X1(int num)$/;"	f
create_BrType_X1	include/opcode/tilepro.h	/^create_BrType_X1(int num)$/;"	f
create_Dest_Imm8_X1	include/opcode/tilegx.h	/^create_Dest_Imm8_X1(int num)$/;"	f
create_Dest_Imm8_X1	include/opcode/tilepro.h	/^create_Dest_Imm8_X1(int num)$/;"	f
create_Dest_SN	include/opcode/tilepro.h	/^create_Dest_SN(int num)$/;"	f
create_Dest_X0	include/opcode/tilegx.h	/^create_Dest_X0(int num)$/;"	f
create_Dest_X0	include/opcode/tilepro.h	/^create_Dest_X0(int num)$/;"	f
create_Dest_X1	include/opcode/tilegx.h	/^create_Dest_X1(int num)$/;"	f
create_Dest_X1	include/opcode/tilepro.h	/^create_Dest_X1(int num)$/;"	f
create_Dest_Y0	include/opcode/tilegx.h	/^create_Dest_Y0(int num)$/;"	f
create_Dest_Y0	include/opcode/tilepro.h	/^create_Dest_Y0(int num)$/;"	f
create_Dest_Y1	include/opcode/tilegx.h	/^create_Dest_Y1(int num)$/;"	f
create_Dest_Y1	include/opcode/tilepro.h	/^create_Dest_Y1(int num)$/;"	f
create_Imm16_X0	include/opcode/tilegx.h	/^create_Imm16_X0(int num)$/;"	f
create_Imm16_X0	include/opcode/tilepro.h	/^create_Imm16_X0(int num)$/;"	f
create_Imm16_X1	include/opcode/tilegx.h	/^create_Imm16_X1(int num)$/;"	f
create_Imm16_X1	include/opcode/tilepro.h	/^create_Imm16_X1(int num)$/;"	f
create_Imm8OpcodeExtension_X0	include/opcode/tilegx.h	/^create_Imm8OpcodeExtension_X0(int num)$/;"	f
create_Imm8OpcodeExtension_X1	include/opcode/tilegx.h	/^create_Imm8OpcodeExtension_X1(int num)$/;"	f
create_Imm8_SN	include/opcode/tilepro.h	/^create_Imm8_SN(int num)$/;"	f
create_Imm8_X0	include/opcode/tilegx.h	/^create_Imm8_X0(int num)$/;"	f
create_Imm8_X0	include/opcode/tilepro.h	/^create_Imm8_X0(int num)$/;"	f
create_Imm8_X1	include/opcode/tilegx.h	/^create_Imm8_X1(int num)$/;"	f
create_Imm8_X1	include/opcode/tilepro.h	/^create_Imm8_X1(int num)$/;"	f
create_Imm8_Y0	include/opcode/tilegx.h	/^create_Imm8_Y0(int num)$/;"	f
create_Imm8_Y0	include/opcode/tilepro.h	/^create_Imm8_Y0(int num)$/;"	f
create_Imm8_Y1	include/opcode/tilegx.h	/^create_Imm8_Y1(int num)$/;"	f
create_Imm8_Y1	include/opcode/tilepro.h	/^create_Imm8_Y1(int num)$/;"	f
create_ImmOpcodeExtension_X0	include/opcode/tilepro.h	/^create_ImmOpcodeExtension_X0(int num)$/;"	f
create_ImmOpcodeExtension_X1	include/opcode/tilepro.h	/^create_ImmOpcodeExtension_X1(int num)$/;"	f
create_ImmRROpcodeExtension_SN	include/opcode/tilepro.h	/^create_ImmRROpcodeExtension_SN(int num)$/;"	f
create_JOffLong_X1	include/opcode/tilepro.h	/^create_JOffLong_X1(int num)$/;"	f
create_JOff_X1	include/opcode/tilepro.h	/^create_JOff_X1(int num)$/;"	f
create_JumpOff_X1	include/opcode/tilegx.h	/^create_JumpOff_X1(int num)$/;"	f
create_JumpOpcodeExtension_X1	include/opcode/tilegx.h	/^create_JumpOpcodeExtension_X1(int num)$/;"	f
create_MF_Imm14_X1	include/opcode/tilegx.h	/^create_MF_Imm14_X1(int num)$/;"	f
create_MF_Imm15_X1	include/opcode/tilepro.h	/^create_MF_Imm15_X1(int num)$/;"	f
create_MMEnd_X0	include/opcode/tilepro.h	/^create_MMEnd_X0(int num)$/;"	f
create_MMEnd_X1	include/opcode/tilepro.h	/^create_MMEnd_X1(int num)$/;"	f
create_MMStart_X0	include/opcode/tilepro.h	/^create_MMStart_X0(int num)$/;"	f
create_MMStart_X1	include/opcode/tilepro.h	/^create_MMStart_X1(int num)$/;"	f
create_MT_Imm14_X1	include/opcode/tilegx.h	/^create_MT_Imm14_X1(int num)$/;"	f
create_MT_Imm15_X1	include/opcode/tilepro.h	/^create_MT_Imm15_X1(int num)$/;"	f
create_Mode	include/opcode/tilegx.h	/^create_Mode(int num)$/;"	f
create_Mode	include/opcode/tilepro.h	/^create_Mode(int num)$/;"	f
create_NoRegOpcodeExtension_SN	include/opcode/tilepro.h	/^create_NoRegOpcodeExtension_SN(int num)$/;"	f
create_Opcode_SN	include/opcode/tilepro.h	/^create_Opcode_SN(int num)$/;"	f
create_Opcode_X0	include/opcode/tilegx.h	/^create_Opcode_X0(int num)$/;"	f
create_Opcode_X0	include/opcode/tilepro.h	/^create_Opcode_X0(int num)$/;"	f
create_Opcode_X1	include/opcode/tilegx.h	/^create_Opcode_X1(int num)$/;"	f
create_Opcode_X1	include/opcode/tilepro.h	/^create_Opcode_X1(int num)$/;"	f
create_Opcode_Y0	include/opcode/tilegx.h	/^create_Opcode_Y0(int num)$/;"	f
create_Opcode_Y0	include/opcode/tilepro.h	/^create_Opcode_Y0(int num)$/;"	f
create_Opcode_Y1	include/opcode/tilegx.h	/^create_Opcode_Y1(int num)$/;"	f
create_Opcode_Y1	include/opcode/tilepro.h	/^create_Opcode_Y1(int num)$/;"	f
create_Opcode_Y2	include/opcode/tilegx.h	/^create_Opcode_Y2(int num)$/;"	f
create_Opcode_Y2	include/opcode/tilepro.h	/^create_Opcode_Y2(int num)$/;"	f
create_RROpcodeExtension_SN	include/opcode/tilepro.h	/^create_RROpcodeExtension_SN(int num)$/;"	f
create_RRROpcodeExtension_X0	include/opcode/tilegx.h	/^create_RRROpcodeExtension_X0(int num)$/;"	f
create_RRROpcodeExtension_X0	include/opcode/tilepro.h	/^create_RRROpcodeExtension_X0(int num)$/;"	f
create_RRROpcodeExtension_X1	include/opcode/tilegx.h	/^create_RRROpcodeExtension_X1(int num)$/;"	f
create_RRROpcodeExtension_X1	include/opcode/tilepro.h	/^create_RRROpcodeExtension_X1(int num)$/;"	f
create_RRROpcodeExtension_Y0	include/opcode/tilegx.h	/^create_RRROpcodeExtension_Y0(int num)$/;"	f
create_RRROpcodeExtension_Y0	include/opcode/tilepro.h	/^create_RRROpcodeExtension_Y0(int num)$/;"	f
create_RRROpcodeExtension_Y1	include/opcode/tilegx.h	/^create_RRROpcodeExtension_Y1(int num)$/;"	f
create_RRROpcodeExtension_Y1	include/opcode/tilepro.h	/^create_RRROpcodeExtension_Y1(int num)$/;"	f
create_RouteOpcodeExtension_SN	include/opcode/tilepro.h	/^create_RouteOpcodeExtension_SN(int num)$/;"	f
create_S_X0	include/opcode/tilepro.h	/^create_S_X0(int num)$/;"	f
create_S_X1	include/opcode/tilepro.h	/^create_S_X1(int num)$/;"	f
create_ShAmt_X0	include/opcode/tilegx.h	/^create_ShAmt_X0(int num)$/;"	f
create_ShAmt_X0	include/opcode/tilepro.h	/^create_ShAmt_X0(int num)$/;"	f
create_ShAmt_X1	include/opcode/tilegx.h	/^create_ShAmt_X1(int num)$/;"	f
create_ShAmt_X1	include/opcode/tilepro.h	/^create_ShAmt_X1(int num)$/;"	f
create_ShAmt_Y0	include/opcode/tilegx.h	/^create_ShAmt_Y0(int num)$/;"	f
create_ShAmt_Y0	include/opcode/tilepro.h	/^create_ShAmt_Y0(int num)$/;"	f
create_ShAmt_Y1	include/opcode/tilegx.h	/^create_ShAmt_Y1(int num)$/;"	f
create_ShAmt_Y1	include/opcode/tilepro.h	/^create_ShAmt_Y1(int num)$/;"	f
create_ShiftOpcodeExtension_X0	include/opcode/tilegx.h	/^create_ShiftOpcodeExtension_X0(int num)$/;"	f
create_ShiftOpcodeExtension_X1	include/opcode/tilegx.h	/^create_ShiftOpcodeExtension_X1(int num)$/;"	f
create_ShiftOpcodeExtension_Y0	include/opcode/tilegx.h	/^create_ShiftOpcodeExtension_Y0(int num)$/;"	f
create_ShiftOpcodeExtension_Y1	include/opcode/tilegx.h	/^create_ShiftOpcodeExtension_Y1(int num)$/;"	f
create_SrcA_X0	include/opcode/tilegx.h	/^create_SrcA_X0(int num)$/;"	f
create_SrcA_X0	include/opcode/tilepro.h	/^create_SrcA_X0(int num)$/;"	f
create_SrcA_X1	include/opcode/tilegx.h	/^create_SrcA_X1(int num)$/;"	f
create_SrcA_X1	include/opcode/tilepro.h	/^create_SrcA_X1(int num)$/;"	f
create_SrcA_Y0	include/opcode/tilegx.h	/^create_SrcA_Y0(int num)$/;"	f
create_SrcA_Y0	include/opcode/tilepro.h	/^create_SrcA_Y0(int num)$/;"	f
create_SrcA_Y1	include/opcode/tilegx.h	/^create_SrcA_Y1(int num)$/;"	f
create_SrcA_Y1	include/opcode/tilepro.h	/^create_SrcA_Y1(int num)$/;"	f
create_SrcA_Y2	include/opcode/tilegx.h	/^create_SrcA_Y2(int num)$/;"	f
create_SrcA_Y2	include/opcode/tilepro.h	/^create_SrcA_Y2(int num)$/;"	f
create_SrcBDest_Y2	include/opcode/tilegx.h	/^create_SrcBDest_Y2(int num)$/;"	f
create_SrcBDest_Y2	include/opcode/tilepro.h	/^create_SrcBDest_Y2(int num)$/;"	f
create_SrcB_X0	include/opcode/tilegx.h	/^create_SrcB_X0(int num)$/;"	f
create_SrcB_X0	include/opcode/tilepro.h	/^create_SrcB_X0(int num)$/;"	f
create_SrcB_X1	include/opcode/tilegx.h	/^create_SrcB_X1(int num)$/;"	f
create_SrcB_X1	include/opcode/tilepro.h	/^create_SrcB_X1(int num)$/;"	f
create_SrcB_Y0	include/opcode/tilegx.h	/^create_SrcB_Y0(int num)$/;"	f
create_SrcB_Y0	include/opcode/tilepro.h	/^create_SrcB_Y0(int num)$/;"	f
create_SrcB_Y1	include/opcode/tilegx.h	/^create_SrcB_Y1(int num)$/;"	f
create_SrcB_Y1	include/opcode/tilepro.h	/^create_SrcB_Y1(int num)$/;"	f
create_Src_SN	include/opcode/tilepro.h	/^create_Src_SN(int num)$/;"	f
create_UnOpcodeExtension_X0	include/opcode/tilepro.h	/^create_UnOpcodeExtension_X0(int num)$/;"	f
create_UnOpcodeExtension_X1	include/opcode/tilepro.h	/^create_UnOpcodeExtension_X1(int num)$/;"	f
create_UnOpcodeExtension_Y0	include/opcode/tilepro.h	/^create_UnOpcodeExtension_Y0(int num)$/;"	f
create_UnOpcodeExtension_Y1	include/opcode/tilepro.h	/^create_UnOpcodeExtension_Y1(int num)$/;"	f
create_UnShOpcodeExtension_X0	include/opcode/tilepro.h	/^create_UnShOpcodeExtension_X0(int num)$/;"	f
create_UnShOpcodeExtension_X1	include/opcode/tilepro.h	/^create_UnShOpcodeExtension_X1(int num)$/;"	f
create_UnShOpcodeExtension_Y0	include/opcode/tilepro.h	/^create_UnShOpcodeExtension_Y0(int num)$/;"	f
create_UnShOpcodeExtension_Y1	include/opcode/tilepro.h	/^create_UnShOpcodeExtension_Y1(int num)$/;"	f
create_UnaryOpcodeExtension_X0	include/opcode/tilegx.h	/^create_UnaryOpcodeExtension_X0(int num)$/;"	f
create_UnaryOpcodeExtension_X1	include/opcode/tilegx.h	/^create_UnaryOpcodeExtension_X1(int num)$/;"	f
create_UnaryOpcodeExtension_Y0	include/opcode/tilegx.h	/^create_UnaryOpcodeExtension_Y0(int num)$/;"	f
create_UnaryOpcodeExtension_Y1	include/opcode/tilegx.h	/^create_UnaryOpcodeExtension_Y1(int num)$/;"	f
create_ada_exception_catchpoint	gdb/ada-lang.c	/^create_ada_exception_catchpoint (struct gdbarch *gdbarch,$/;"	f
create_addr_space_name	gdb/ia64-libunwind-tdep.c	/^static char *create_addr_space_name = STRINGIFY(UNW_OBJ(create_addr_space));$/;"	v	file:
create_addrmap_from_aranges	gdb/dwarf2read.c	/^create_addrmap_from_aranges (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_addrmap_from_index	gdb/dwarf2read.c	/^create_addrmap_from_index (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_alias_info	opcodes/aarch64-gen.c	/^create_alias_info (int *num_ptr)$/;"	f
create_all_comp_units	gdb/dwarf2read.c	/^create_all_comp_units (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
create_all_type_units	gdb/dwarf2read.c	/^create_all_type_units (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
create_and_insert_solib_event_breakpoint	gdb/breakpoint.c	/^create_and_insert_solib_event_breakpoint (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
create_array_type	gdb/gdbtypes.c	/^create_array_type (struct type *result_type,$/;"	f
create_array_type_with_stride	gdb/gdbtypes.c	/^create_array_type_with_stride (struct type *result_type,$/;"	f
create_async_event_handler	gdb/event-loop.c	/^create_async_event_handler (async_event_handler_func *proc,$/;"	f
create_async_signal_handler	gdb/event-loop.c	/^create_async_signal_handler (sig_handler_func * proc,$/;"	f
create_breakpoint	gdb/breakpoint.c	/^create_breakpoint (struct gdbarch *gdbarch,$/;"	f
create_breakpoint_event_object	gdb/python/py-bpevent.c	/^create_breakpoint_event_object (PyObject *breakpoint_list, PyObject *first_bp)$/;"	f
create_breakpoint_sal	gdb/breakpoint.c	/^create_breakpoint_sal (struct gdbarch *gdbarch,$/;"	f	file:
create_breakpoints_sal	gdb/breakpoint.c	/^create_breakpoints_sal (struct gdbarch *gdbarch,$/;"	f	file:
create_breakpoints_sal	gdb/breakpoint.h	/^  void (*create_breakpoints_sal) (struct gdbarch *,$/;"	m	struct:breakpoint_ops
create_breakpoints_sal_default	gdb/breakpoint.c	/^create_breakpoints_sal_default (struct gdbarch *gdbarch,$/;"	f	file:
create_child	gdb/varobj.c	/^create_child (struct varobj *parent, int index, std::string &name)$/;"	f	file:
create_child_with_value	gdb/varobj.c	/^create_child_with_value (struct varobj *parent, int index,$/;"	f	file:
create_clear_objfiles_event_object	gdb/python/py-newobjfileevent.c	/^create_clear_objfiles_event_object (void)$/;"	f	file:
create_continue_event_object	gdb/python/py-continueevent.c	/^create_continue_event_object (void)$/;"	f	file:
create_copied_types_hash	gdb/gdbtypes.c	/^create_copied_types_hash (struct objfile *objfile)$/;"	f
create_cu_from_index_list	gdb/dwarf2read.c	/^create_cu_from_index_list (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_cus_from_debug_names	gdb/dwarf2read.c	/^create_cus_from_debug_names (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_cus_from_debug_names_list	gdb/dwarf2read.c	/^create_cus_from_debug_names_list (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_cus_from_index	gdb/dwarf2read.c	/^create_cus_from_index (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_cus_from_index_list	gdb/dwarf2read.c	/^create_cus_from_index_list (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_cus_hash_table	gdb/dwarf2read.c	/^create_cus_hash_table (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_date	include/oasys.h	/^    bfd_byte create_date[12];$/;"	m	struct:oasys_extarchive_header
create_date	include/oasys.h	/^    char create_date[12];$/;"	m	struct:oasys_archive_header
create_debug_type_hash_table	gdb/dwarf2read.c	/^create_debug_type_hash_table (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_debug_types_hash_table	gdb/dwarf2read.c	/^create_debug_types_hash_table (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_default_symver	include/bfdlink.h	/^  unsigned int create_default_symver: 1;$/;"	m	struct:bfd_link_info
create_demangled_names_hash	gdb/symtab.c	/^create_demangled_names_hash (struct objfile *objfile)$/;"	f	file:
create_dwo_cu_data	gdb/dwarf2read.c	/^struct create_dwo_cu_data$/;"	s	file:
create_dwo_cu_reader	gdb/dwarf2read.c	/^create_dwo_cu_reader (const struct die_reader_specs *reader,$/;"	f	file:
create_dwo_unit_in_dwp_v1	gdb/dwarf2read.c	/^create_dwo_unit_in_dwp_v1 (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_dwo_unit_in_dwp_v2	gdb/dwarf2read.c	/^create_dwo_unit_in_dwp_v2 (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_dwp_hash_table	gdb/dwarf2read.c	/^create_dwp_hash_table (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_dwp_v2_section	gdb/dwarf2read.c	/^create_dwp_v2_section (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
create_event_object	gdb/python/py-event.c	/^create_event_object (PyTypeObject *py_type)$/;"	f
create_eventregistry_object	gdb/python/py-evtregistry.c	/^create_eventregistry_object (void)$/;"	f
create_excep_cond_exprs	gdb/ada-lang.c	/^create_excep_cond_exprs (struct ada_catchpoint *c,$/;"	f	file:
create_exception_master_breakpoint	gdb/breakpoint.c	/^create_exception_master_breakpoint (void)$/;"	f	file:
create_exited_event_object	gdb/python/py-exitedevent.c	/^create_exited_event_object (const LONGEST *exit_code, struct inferior *inf)$/;"	f	file:
create_feature_aarch64_core	gdb/features/aarch64-core.c	/^create_feature_aarch64_core (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_aarch64_fpu	gdb/features/aarch64-fpu.c	/^create_feature_aarch64_fpu (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_aarch64_sve	gdb/features/aarch64-sve.c	/^create_feature_aarch64_sve (struct target_desc *result, long regnum,$/;"	f	file:
create_feature_i386_32bit_avx	gdb/features/i386/32bit-avx.c	/^create_feature_i386_32bit_avx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_avx512	gdb/features/i386/32bit-avx512.c	/^create_feature_i386_32bit_avx512 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_core	gdb/features/i386/32bit-core.c	/^create_feature_i386_32bit_core (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_linux	gdb/features/i386/32bit-linux.c	/^create_feature_i386_32bit_linux (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_mpx	gdb/features/i386/32bit-mpx.c	/^create_feature_i386_32bit_mpx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_pkeys	gdb/features/i386/32bit-pkeys.c	/^create_feature_i386_32bit_pkeys (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_32bit_sse	gdb/features/i386/32bit-sse.c	/^create_feature_i386_32bit_sse (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_avx	gdb/features/i386/64bit-avx.c	/^create_feature_i386_64bit_avx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_avx512	gdb/features/i386/64bit-avx512.c	/^create_feature_i386_64bit_avx512 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_core	gdb/features/i386/64bit-core.c	/^create_feature_i386_64bit_core (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_linux	gdb/features/i386/64bit-linux.c	/^create_feature_i386_64bit_linux (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_mpx	gdb/features/i386/64bit-mpx.c	/^create_feature_i386_64bit_mpx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_pkeys	gdb/features/i386/64bit-pkeys.c	/^create_feature_i386_64bit_pkeys (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_segments	gdb/features/i386/64bit-segments.c	/^create_feature_i386_64bit_segments (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_64bit_sse	gdb/features/i386/64bit-sse.c	/^create_feature_i386_64bit_sse (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_i386_x32_core	gdb/features/i386/x32-core.c	/^create_feature_i386_x32_core (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_base32	gdb/features/loongarch/base32.c	/^create_feature_loongarch_base32 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_base64	gdb/features/loongarch/base64.c	/^create_feature_loongarch_base64 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_fpu32	gdb/features/loongarch/fpu32.c	/^create_feature_loongarch_fpu32 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_fpu64	gdb/features/loongarch/fpu64.c	/^create_feature_loongarch_fpu64 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_lasx	gdb/features/loongarch/lasx.c	/^create_feature_loongarch_lasx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_lbt32	gdb/features/loongarch/lbt32.c	/^create_feature_loongarch_lbt32 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_lbt64	gdb/features/loongarch/lbt64.c	/^create_feature_loongarch_lbt64 (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_loongarch_lsx	gdb/features/loongarch/lsx.c	/^create_feature_loongarch_lsx (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_tic6x_c6xp	gdb/features/tic6x-c6xp.c	/^create_feature_tic6x_c6xp (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_tic6x_core	gdb/features/tic6x-core.c	/^create_feature_tic6x_core (struct target_desc *result, long regnum)$/;"	f	file:
create_feature_tic6x_gp	gdb/features/tic6x-gp.c	/^create_feature_tic6x_gp (struct target_desc *result, long regnum)$/;"	f	file:
create_file_event	gdb/gdbserver/event-loop.c	/^create_file_event (gdb_fildes_t fd)$/;"	f	file:
create_file_handler	gdb/event-loop.c	/^create_file_handler (int fd, int mask, handler_func * proc, $/;"	f	file:
create_file_handler	gdb/gdbserver/event-loop.c	/^create_file_handler (gdb_fildes_t fd, int mask, handler_func *proc,$/;"	f	file:
create_fixed	gdb/addrmap.c	/^  struct addrmap *(*create_fixed) (struct addrmap *self,$/;"	m	struct:addrmap_funcs	typeref:struct:addrmap_funcs::create_fixed	file:
create_fork_vfork_event_catchpoint	gdb/breakpoint.c	/^create_fork_vfork_event_catchpoint (struct gdbarch *gdbarch,$/;"	f	file:
create_function	gdb/testsuite/gdb.threads/multi-create.c	/^create_function (void *arg)$/;"	f
create_gcore_bfd	gdb/gcore.c	/^create_gcore_bfd (const char *filename)$/;"	f
create_go32_stub	bfd/coff-stgo32.c	/^create_go32_stub (bfd *abfd)$/;"	f	file:
create_got_dynrelocs_for_got_info	bfd/arc-got.h	/^create_got_dynrelocs_for_got_info (struct got_entry **list_p,$/;"	f
create_got_dynrelocs_for_single_entry	bfd/arc-got.h	/^create_got_dynrelocs_for_single_entry (struct got_entry *list,$/;"	f
create_got_section	bfd/elf32-arm.c	/^create_got_section (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
create_got_section	bfd/elf32-nios2.c	/^create_got_section (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
create_got_section	bfd/elf32-sh.c	/^create_got_section (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
create_got_section	bfd/elf64-ppc.c	/^create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
create_hw_alloc_data	sim/common/hw-alloc.c	/^create_hw_alloc_data (struct hw *me)$/;"	f
create_hw_event_data	sim/common/hw-events.c	/^create_hw_event_data (struct hw *me)$/;"	f
create_hw_handle_data	sim/common/hw-handles.c	/^create_hw_handle_data (struct hw *hw)$/;"	f
create_hw_instance_data	sim/common/hw-instances.c	/^create_hw_instance_data (struct hw *me)$/;"	f
create_hw_port_data	sim/common/hw-ports.c	/^create_hw_port_data (struct hw *me)$/;"	f
create_hw_property_data	sim/common/hw-properties.c	/^create_hw_property_data (struct hw *me)$/;"	f
create_ia64_vms_notes	bfd/elf64-ia64-vms.c	/^create_ia64_vms_notes (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
create_ifunc_sections	bfd/elf32-arm.c	/^create_ifunc_sections (struct bfd_link_info *info)$/;"	f	file:
create_ifunc_sections	bfd/elfxx-sparc.c	/^create_ifunc_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
create_inferior	gdb/darwin-nat.c	/^darwin_nat_target::create_inferior (const char *exec_file,$/;"	f	class:darwin_nat_target
create_inferior	gdb/gdbserver/target.h	/^  int (*create_inferior) (const char *program,$/;"	m	struct:target_ops
create_inferior	gdb/gdbserver/target.h	486;"	d
create_inferior	gdb/gnu-nat.c	/^gnu_nat_target::create_inferior (const char *exec_file,$/;"	f	class:gnu_nat_target
create_inferior	gdb/go32-nat.c	/^go32_nat_target::create_inferior (const char *exec_file,$/;"	f	class:go32_nat_target
create_inferior	gdb/inf-ptrace.c	/^inf_ptrace_target::create_inferior (const char *exec_file,$/;"	f	class:inf_ptrace_target
create_inferior	gdb/linux-nat.c	/^linux_nat_target::create_inferior (const char *exec_file,$/;"	f	class:linux_nat_target
create_inferior	gdb/nto-procfs.c	/^nto_procfs_target::create_inferior (const char *exec_file,$/;"	f	class:nto_procfs_target
create_inferior	gdb/procfs.c	/^procfs_target::create_inferior (const char *exec_file,$/;"	f	class:procfs_target
create_inferior	gdb/remote-sim.c	/^gdbsim_target::create_inferior (const char *exec_file,$/;"	f	class:gdbsim_target
create_inferior	gdb/remote.c	/^extended_remote_target::create_inferior (const char *exec_file,$/;"	f	class:extended_remote_target
create_inferior	gdb/rs6000-nat.c	/^rs6000_nat_target::create_inferior (const char *exec_file,$/;"	f	class:rs6000_nat_target
create_inferior	gdb/target.c	/^target_ops::create_inferior (const char *, const std::string &,$/;"	f	class:target_ops
create_inferior	gdb/windows-nat.c	/^windows_nat_target::create_inferior (const char *exec_file,$/;"	f	class:windows_nat_target
create_inferior_call_event_object	gdb/python/py-infevents.c	/^create_inferior_call_event_object (inferior_call_kind flag, ptid_t ptid,$/;"	f	file:
create_info_hash_table	bfd/dwarf2.c	/^create_info_hash_table (bfd *abfd)$/;"	f	file:
create_instruction_branch_absolute	bfd/elf32-arm.c	/^create_instruction_branch_absolute (int branch_offset)$/;"	f	file:
create_instruction_ldmdb	bfd/elf32-arm.c	/^create_instruction_ldmdb (int base_reg, int wback, int reg_mask)$/;"	f	file:
create_instruction_ldmia	bfd/elf32-arm.c	/^create_instruction_ldmia (int base_reg, int wback, int reg_mask)$/;"	f	file:
create_instruction_mov	bfd/elf32-arm.c	/^create_instruction_mov (int target_reg, int source_reg)$/;"	f	file:
create_instruction_sub	bfd/elf32-arm.c	/^create_instruction_sub (int target_reg, int source_reg, int value)$/;"	f	file:
create_instruction_udf	bfd/elf32-arm.c	/^create_instruction_udf (int value)$/;"	f	file:
create_instruction_udf_w	bfd/elf32-arm.c	/^create_instruction_udf_w (int value)$/;"	f	file:
create_instruction_vldmdb	bfd/elf32-arm.c	/^create_instruction_vldmdb (int base_reg, int is_dp, int num_words,$/;"	f	file:
create_instruction_vldmia	bfd/elf32-arm.c	/^create_instruction_vldmia (int base_reg, int is_dp, int wback, int num_words,$/;"	f	file:
create_internal_breakpoint	gdb/breakpoint.c	/^create_internal_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
create_internal_function	gdb/value.c	/^create_internal_function (const char *name,$/;"	f	file:
create_internalvar	gdb/value.c	/^create_internalvar (const char *name)$/;"	f
create_internalvar_type_lazy	gdb/value.c	/^create_internalvar_type_lazy (const char *name,$/;"	f
create_jit_event_breakpoint	gdb/breakpoint.c	/^create_jit_event_breakpoint (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
create_linkage_sections	bfd/elf64-ppc.c	/^create_linkage_sections (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
create_longjmp_master_breakpoint	gdb/breakpoint.c	/^create_longjmp_master_breakpoint (void)$/;"	f	file:
create_map	opcodes/arc-ext.c	/^create_map (unsigned char *block,$/;"	f	file:
create_map	sim/cris/traps.c	/^create_map (SIM_DESC sd, struct cris_sim_mmapped_page **rootp, USI addr,$/;"	f	file:
create_memory_changed_event_object	gdb/python/py-infevents.c	/^create_memory_changed_event_object (CORE_ADDR addr, ssize_t len)$/;"	f	file:
create_nds32_elf_blank	bfd/elf32-nds32.c	/^create_nds32_elf_blank (bfd_vma offset_p, bfd_vma size_p)$/;"	f	file:
create_new_frame	gdb/frame.c	/^create_new_frame (CORE_ADDR addr, CORE_ADDR pc)$/;"	f
create_new_objfile_event_object	gdb/python/py-newobjfileevent.c	/^create_new_objfile_event_object (struct objfile *objfile)$/;"	f	file:
create_object_symbols_section	include/bfdlink.h	/^  asection *create_object_symbols_section;$/;"	m	struct:bfd_link_info
create_overlay_event_breakpoint	gdb/breakpoint.c	/^create_overlay_event_breakpoint (void)$/;"	f	file:
create_partial_symtab	gdb/dwarf2read.c	/^create_partial_symtab (struct dwarf2_per_cu_data *per_cu, const char *name)$/;"	f	file:
create_ppc_aix_stack_frame	sim/ppc/hw_init.c	/^create_ppc_aix_stack_frame(device *me,$/;"	f	file:
create_ppc_chirp_bootargs	sim/ppc/hw_init.c	/^create_ppc_chirp_bootargs(device *me,$/;"	f	file:
create_ppc_elf_stack_frame	sim/ppc/hw_init.c	/^create_ppc_elf_stack_frame(device *me,$/;"	f	file:
create_process	gdb/gdbserver/win32-low.c	/^create_process (const char *program, char *args,$/;"	f	file:
create_procinfo	gdb/procfs.c	/^create_procinfo (int pid, int tid)$/;"	f	file:
create_quick_file_names_table	gdb/dwarf2read.c	/^create_quick_file_names_table (unsigned int nr_initial_entries)$/;"	f	file:
create_range_type	gdb/gdbtypes.c	/^create_range_type (struct type *result_type, struct type *index_type,$/;"	f
create_register_changed_event_object	gdb/python/py-infevents.c	/^create_register_changed_event_object (struct frame_info *frame, $/;"	f	file:
create_result	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def create_result(self):$/;"	m	class:ResultFactory
create_result	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def create_result(self):$/;"	m	class:SingleStatisticResultFactory
create_rofixup_section	bfd/elf32-lm32.c	/^create_rofixup_section (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
create_sals_from_location	gdb/breakpoint.h	/^  void (*create_sals_from_location) (const struct event_location *location,$/;"	m	struct:breakpoint_ops
create_sals_from_location_default	gdb/breakpoint.c	/^create_sals_from_location_default (const struct event_location *location,$/;"	f	file:
create_sals_line_offset	gdb/linespec.c	/^create_sals_line_offset (struct linespec_state *self,$/;"	f	file:
create_select_thread	gdb/ser-mingw.c	/^create_select_thread (thread_fn_type thread_fn,$/;"	f	file:
create_sentinel_frame	gdb/frame.c	/^create_sentinel_frame (struct program_space *pspace, struct regcache *regcache)$/;"	f	file:
create_set_type	gdb/gdbtypes.c	/^create_set_type (struct type *result_type, struct type *domain_type)$/;"	f
create_signal_catchpoint	gdb/break-catch-sig.c	/^create_signal_catchpoint (int tempflag, std::vector<gdb_signal> &&filter,$/;"	f	file:
create_signal_event_object	gdb/python/py-signalevent.c	/^create_signal_event_object (enum gdb_signal stop_signal)$/;"	f
create_signatured_type_table_from_debug_names	gdb/dwarf2read.c	/^create_signatured_type_table_from_debug_names$/;"	f	file:
create_signatured_type_table_from_index	gdb/dwarf2read.c	/^create_signatured_type_table_from_index$/;"	f	file:
create_solib_event_breakpoint	gdb/breakpoint.c	/^create_solib_event_breakpoint (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
create_solib_event_breakpoint_1	gdb/breakpoint.c	/^create_solib_event_breakpoint_1 (struct gdbarch *gdbarch, CORE_ADDR address,$/;"	f	file:
create_static_range_type	gdb/gdbtypes.c	/^create_static_range_type (struct type *result_type, struct type *index_type,$/;"	f
create_std_terminate_master_breakpoint	gdb/breakpoint.c	/^create_std_terminate_master_breakpoint (void)$/;"	f	file:
create_stop_event_object	gdb/python/py-stopevent.c	/^create_stop_event_object (PyTypeObject *py_type)$/;"	f
create_string_type	gdb/gdbtypes.c	/^create_string_type (struct type *result_type,$/;"	f
create_syscall_event_catchpoint	gdb/break-catch-syscall.c	/^create_syscall_event_catchpoint (int tempflag, std::vector<int> &&filter,$/;"	f	file:
create_thread	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-mt.c	/^create_thread (void)$/;"	f
create_thread	gdb/testsuite/gdb.mi/non-stop.c	/^create_thread (int id)$/;"	f
create_thread	gdb/testsuite/gdb.mi/pthreads.c	/^create_thread (void)$/;"	f
create_thread	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^create_thread (pthread_attr_t *attr,$/;"	f
create_thread_event_breakpoint	gdb/breakpoint.c	/^create_thread_event_breakpoint (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
create_thread_event_object	gdb/python/py-threadevent.c	/^create_thread_event_object (PyTypeObject *py_type, PyObject *thread)$/;"	f
create_thread_object	gdb/python/py-infthread.c	/^create_thread_object (struct thread_info *tp)$/;"	f
create_timer	gdb/event-loop.c	/^create_timer (int ms, timer_handler_func *proc,$/;"	f
create_trace_state_variable	gdb/gdbserver/tracepoint.c	/^create_trace_state_variable (int num, int gdb)$/;"	f	file:
create_trace_state_variable	gdb/tracepoint.c	/^create_trace_state_variable (const char *name)$/;"	f
create_tracepoint_from_upload	gdb/breakpoint.c	/^create_tracepoint_from_upload (struct uploaded_tp *utp)$/;"	f
create_tsv_from_upload	gdb/tracepoint.c	/^create_tsv_from_upload (struct uploaded_tsv *utsv)$/;"	f	file:
create_tty_session	gdb/inflow.c	/^create_tty_session (void)$/;"	f
create_type_unit_group	gdb/dwarf2read.c	/^create_type_unit_group (struct dwarf2_cu *cu, sect_offset line_offset_struct)$/;"	f	file:
create_user_mem_region	gdb/memattr.c	/^create_user_mem_region (CORE_ADDR lo, CORE_ADDR hi,$/;"	f	file:
create_value	gdb/opencl-lang.c	/^create_value (struct gdbarch *gdbarch, struct value *val, enum noside noside,$/;"	f	file:
create_watchpoint_request	gdb/ppc-linux-nat.c	/^create_watchpoint_request (struct ppc_hw_breakpoint *p, CORE_ADDR addr,$/;"	f	file:
created	bfd/mmo.c	/^    bfd_byte created[4];$/;"	m	struct:mmo_data_struct	file:
created_by_gdb	gdb/symtab.h	/^  unsigned int created_by_gdb : 1;$/;"	m	struct:minimal_symbol
created_dyn_relocation	bfd/arc-got.h	/^  bfd_boolean created_dyn_relocation;$/;"	m	struct:got_entry
creator	sim/ppc/device_table.h	/^  device_creator *creator;$/;"	m	struct:_device_descriptor
credat	include/vms/lbr.h	/^  unsigned char credat[8];$/;"	m	struct:vms_lhd
credat_hi	bfd/vms-lib.c	/^  unsigned int credat_hi;$/;"	m	struct:lib_tdata	file:
credat_lo	bfd/vms-lib.c	/^  unsigned int credat_lo;$/;"	m	struct:lib_tdata	file:
creg	opcodes/sparc-dis.c	699;"	d	file:
creg	opcodes/sparc-dis.c	711;"	d	file:
creg	sim/ppc/registers.h	/^typedef unsigned32 creg;$/;"	t
creg_t	sim/cr16/cr16_sim.h	/^typedef uint32 creg_t;$/;"	t
cregnames	opcodes/h8300-dis.c	/^static const char *cregnames[] =$/;"	v	file:
cregs	sim/cr16/cr16_sim.h	/^  creg_t cregs[16];		\/* control registers *\/$/;"	m	struct:_state
cregs	sim/d10v/d10v_sim.h	/^  reg_t cregs[16];		\/* control registers *\/$/;"	m	struct:_state
cregs	sim/mcore/sim-main.h	/^  word cregs[32];	\/* control registers *\/$/;"	m	struct:mcore_regset
cregs	sim/sh/sim-main.h	/^      } cregs;$/;"	m	struct:__anon488::__anon489	typeref:union:__anon488::__anon489::__anon492
cret_attr	opcodes/mep-desc.h	/^typedef enum cret_attr {$/;"	g
crfd	include/coff/sym.h	/^	long	crfd;		\/* count file indirect entries *\/$/;"	m	struct:fdr
crfd	include/coff/sym.h	/^	long	crfd;		\/* number of relative file descriptor entries *\/$/;"	m	struct:__anon1566
crhi_mask	include/opcode/tic6x.h	/^  unsigned int crhi_mask;$/;"	m	struct:__anon1318
cris_900000xx_finish	sim/cris/dv-cris_900000xx.c	/^cris_900000xx_finish (struct hw *me)$/;"	f	file:
cris_900000xx_hw	sim/cris/dv-cris_900000xx.c	/^struct cris_900000xx_hw$/;"	s	file:
cris_abs_op	include/opcode/cris.h	/^  cris_abs_op,$/;"	e	enum:cris_op_type
cris_addi_op	include/opcode/cris.h	/^  cris_addi_op,$/;"	e	enum:cris_op_type
cris_addressing_modes	gdb/cris-tdep.c	/^enum cris_addressing_modes$/;"	g	file:
cris_arch_setup	gdb/gdbserver/linux-cris-low.c	/^cris_arch_setup (void)$/;"	f	file:
cris_arch_setup	gdb/gdbserver/linux-crisv32-low.c	/^cris_arch_setup (void)$/;"	f	file:
cris_asr_op	include/opcode/cris.h	/^  cris_asr_op,$/;"	e	enum:cris_op_type
cris_asrq_op	include/opcode/cris.h	/^  cris_asrq_op,$/;"	e	enum:cris_op_type
cris_ax_ei_setf_op	include/opcode/cris.h	/^  cris_ax_ei_setf_op,$/;"	e	enum:cris_op_type
cris_bare_iron	sim/cris/sim-if.c	/^static char cris_bare_iron = 0;$/;"	v	file:
cris_bdap_prefix	include/opcode/cris.h	/^  cris_bdap_prefix,$/;"	e	enum:cris_op_type
cris_biap_prefix	include/opcode/cris.h	/^  cris_biap_prefix,$/;"	e	enum:cris_op_type
cris_bmod_handler	sim/cris/traps.c	/^cris_bmod_handler (SIM_CPU *current_cpu ATTRIBUTE_UNUSED,$/;"	f
cris_break_13_handler	sim/cris/traps.c	/^cris_break_13_handler (SIM_CPU *current_cpu, USI callnum, USI arg1,$/;"	f
cris_break_op	include/opcode/cris.h	/^  cris_break_op,$/;"	e	enum:cris_op_type
cris_breakpoint	gdb/gdbserver/linux-cris-low.c	/^static const unsigned short cris_breakpoint = 0xe938;$/;"	v	file:
cris_breakpoint	gdb/gdbserver/linux-crisv32-low.c	/^static const unsigned short cris_breakpoint = 0xe938;$/;"	v	file:
cris_breakpoint_at	gdb/gdbserver/linux-cris-low.c	/^cris_breakpoint_at (CORE_ADDR where)$/;"	f	file:
cris_breakpoint_at	gdb/gdbserver/linux-crisv32-low.c	/^cris_breakpoint_at (CORE_ADDR where)$/;"	f	file:
cris_breakpoint_kind_from_pc	gdb/cris-tdep.c	/^cris_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
cris_breakpoint_len	gdb/gdbserver/linux-cris-low.c	63;"	d	file:
cris_breakpoint_len	gdb/gdbserver/linux-crisv32-low.c	59;"	d	file:
cris_btst_nop_op	include/opcode/cris.h	/^  cris_btst_nop_op,$/;"	e	enum:cris_op_type
cris_cannot_fetch_register	gdb/cris-tdep.c	/^cris_cannot_fetch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_cannot_fetch_register	gdb/gdbserver/linux-cris-low.c	/^cris_cannot_fetch_register (int regno)$/;"	f	file:
cris_cannot_store_register	gdb/cris-tdep.c	/^cris_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_cannot_store_register	gdb/gdbserver/linux-cris-low.c	/^cris_cannot_store_register (int regno)$/;"	f	file:
cris_cc_strings	opcodes/cris-opc.c	/^cris_cc_strings[] =$/;"	v
cris_cgen_cpu_close	sim/cris/cris-desc.c	/^cris_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
cris_cgen_cpu_open	sim/cris/cris-desc.c	/^cris_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
cris_cgen_cpu_open_1	sim/cris/cris-desc.c	/^cris_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
cris_cgen_hardware_attr_table	sim/cris/cris-desc.c	/^const CGEN_ATTR_TABLE cris_cgen_hardware_attr_table[] =$/;"	v
cris_cgen_hw_table	sim/cris/cris-desc.c	/^const CGEN_HW_ENTRY cris_cgen_hw_table[] =$/;"	v
cris_cgen_ifield_attr_table	sim/cris/cris-desc.c	/^const CGEN_ATTR_TABLE cris_cgen_ifield_attr_table[] =$/;"	v
cris_cgen_ifld_table	sim/cris/cris-desc.c	/^const CGEN_IFLD cris_cgen_ifld_table[] =$/;"	v
cris_cgen_insn_attr_table	sim/cris/cris-desc.c	/^const CGEN_ATTR_TABLE cris_cgen_insn_attr_table[] =$/;"	v
cris_cgen_insn_table	sim/cris/cris-desc.c	/^static const CGEN_IBASE cris_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
cris_cgen_isa_table	sim/cris/cris-desc.c	/^static const CGEN_ISA cris_cgen_isa_table[] = {$/;"	v	file:
cris_cgen_mach_table	sim/cris/cris-desc.c	/^static const CGEN_MACH cris_cgen_mach_table[] = {$/;"	v	file:
cris_cgen_operand_attr_table	sim/cris/cris-desc.c	/^const CGEN_ATTR_TABLE cris_cgen_operand_attr_table[] =$/;"	v
cris_cgen_operand_table	sim/cris/cris-desc.c	/^const CGEN_OPERAND cris_cgen_operand_table[] =$/;"	v
cris_cgen_opval_gr_names_acr	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_gr_names_acr =$/;"	v
cris_cgen_opval_gr_names_acr_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_gr_names_acr_entries[] =$/;"	v	file:
cris_cgen_opval_gr_names_pcreg	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_gr_names_pcreg =$/;"	v
cris_cgen_opval_gr_names_pcreg_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_gr_names_pcreg_entries[] =$/;"	v	file:
cris_cgen_opval_gr_names_v32	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_gr_names_v32 =$/;"	v
cris_cgen_opval_gr_names_v32_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_gr_names_v32_entries[] =$/;"	v	file:
cris_cgen_opval_h_ccode	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_h_ccode =$/;"	v
cris_cgen_opval_h_ccode_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_h_ccode_entries[] =$/;"	v	file:
cris_cgen_opval_h_flagbits	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_h_flagbits =$/;"	v
cris_cgen_opval_h_flagbits_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_h_flagbits_entries[] =$/;"	v	file:
cris_cgen_opval_h_inc	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_h_inc =$/;"	v
cris_cgen_opval_h_inc_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_h_inc_entries[] =$/;"	v	file:
cris_cgen_opval_h_supr	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_h_supr =$/;"	v
cris_cgen_opval_h_supr_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_h_supr_entries[] =$/;"	v	file:
cris_cgen_opval_h_swap	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_h_swap =$/;"	v
cris_cgen_opval_h_swap_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_h_swap_entries[] =$/;"	v	file:
cris_cgen_opval_p_names_v10	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_p_names_v10 =$/;"	v
cris_cgen_opval_p_names_v10_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_p_names_v10_entries[] =$/;"	v	file:
cris_cgen_opval_p_names_v32	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_p_names_v32 =$/;"	v
cris_cgen_opval_p_names_v32_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_p_names_v32_entries[] =$/;"	v	file:
cris_cgen_opval_p_names_v32_x	sim/cris/cris-desc.c	/^CGEN_KEYWORD cris_cgen_opval_p_names_v32_x =$/;"	v
cris_cgen_opval_p_names_v32_x_entries	sim/cris/cris-desc.c	/^static CGEN_KEYWORD_ENTRY cris_cgen_opval_p_names_v32_x_entries[] =$/;"	v	file:
cris_cgen_rebuild_tables	sim/cris/cris-desc.c	/^cris_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
cris_clearf_di_op	include/opcode/cris.h	/^  cris_clearf_di_op,$/;"	e	enum:cris_op_type
cris_cond15	include/opcode/cris.h	/^struct cris_cond15$/;"	s
cris_cond15s	opcodes/cris-opc.c	/^const struct cris_cond15 cris_cond15s[] =$/;"	v	typeref:struct:cris_cond15
cris_constraint	opcodes/cris-dis.c	/^cris_constraint (const char *cs,$/;"	f	file:
cris_core_signal	sim/cris/traps.c	/^cris_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
cris_dip_prefix	include/opcode/cris.h	/^  cris_dip_prefix,$/;"	e	enum:cris_op_type
cris_dis_common_v10_v32	opcodes/cris-dis.c	/^ { cris_dis_v0_v10, cris_dis_common_v10_v32, cris_dis_v32 };$/;"	e	enum:cris_disass_family	file:
cris_dis_v0_v10	opcodes/cris-dis.c	/^ { cris_dis_v0_v10, cris_dis_common_v10_v32, cris_dis_v32 };$/;"	e	enum:cris_disass_family	file:
cris_dis_v32	opcodes/cris-dis.c	/^ { cris_dis_v0_v10, cris_dis_common_v10_v32, cris_dis_v32 };$/;"	e	enum:cris_disass_family	file:
cris_disasm_data	opcodes/cris-dis.c	/^struct cris_disasm_data$/;"	s	file:
cris_disass_family	opcodes/cris-dis.c	/^enum cris_disass_family$/;"	g	file:
cris_disassemble_insn	sim/cris/sim-if.c	/^cris_disassemble_insn (SIM_CPU *cpu,$/;"	f	file:
cris_disassemble_insn	sim/cris/sim-if.c	/^static CGEN_DISASSEMBLER cris_disassemble_insn;$/;"	v	file:
cris_dstep_logshift_mstep_neg_not_op	include/opcode/cris.h	/^  cris_dstep_logshift_mstep_neg_not_op,$/;"	e	enum:cris_op_type
cris_dummy_id	gdb/cris-tdep.c	/^cris_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
cris_dump_map	sim/cris/traps.c	/^cris_dump_map (SIM_CPU *current_cpu)$/;"	f
cris_dump_tdep	gdb/cris-tdep.c	/^cris_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
cris_dwarf2_cfi	gdb/cris-tdep.h	/^  int cris_dwarf2_cfi;$/;"	m	struct:gdbarch_tdep
cris_dwarf2_frame_init_reg	gdb/cris-tdep.c	/^cris_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
cris_dwarf2_reg_to_regnum	gdb/cris-tdep.c	/^cris_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
cris_eight_bit_offset_branch_op	include/opcode/cris.h	/^  cris_eight_bit_offset_branch_op,$/;"	e	enum:cris_op_type
cris_elf_check_relocs	bfd/elf32-cris.c	/^cris_elf_check_relocs (bfd *abfd,$/;"	f	file:
cris_elf_copy_private_bfd_data	bfd/elf32-cris.c	/^cris_elf_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
cris_elf_core_fns	gdb/cris-tdep.c	/^static struct core_fns cris_elf_core_fns =$/;"	v	typeref:struct:core_fns	file:
cris_elf_final_write_processing	bfd/elf32-cris.c	/^cris_elf_final_write_processing (bfd *abfd,$/;"	f	file:
cris_elf_gc_mark_hook	bfd/elf32-cris.c	/^cris_elf_gc_mark_hook (asection *sec,$/;"	f	file:
cris_elf_greg_t	gdb/cris-tdep.c	/^typedef unsigned char cris_elf_greg_t[4];$/;"	t	file:
cris_elf_gregset_t	gdb/cris-tdep.c	/^typedef cris_elf_greg_t cris_elf_gregset_t[CRISV10_ELF_NGREG];$/;"	t	file:
cris_elf_grok_prstatus	bfd/elf32-cris.c	/^cris_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
cris_elf_grok_psinfo	bfd/elf32-cris.c	/^cris_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
cris_elf_howto_table	bfd/elf32-cris.c	/^static reloc_howto_type cris_elf_howto_table [] =$/;"	v	file:
cris_elf_merge_private_bfd_data	bfd/elf32-cris.c	/^cris_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
cris_elf_object_p	bfd/elf32-cris.c	/^cris_elf_object_p (bfd *abfd)$/;"	f	file:
cris_elf_pcrel_reloc	bfd/elf32-cris.c	/^cris_elf_pcrel_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
cris_elf_plt_sym_val	bfd/elf32-cris.c	/^cris_elf_plt_sym_val (bfd_vma i ATTRIBUTE_UNUSED, const asection *plt,$/;"	f	file:
cris_elf_print_private_bfd_data	bfd/elf32-cris.c	/^cris_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
cris_elf_relocate_section	bfd/elf32-cris.c	/^cris_elf_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
cris_elf_set_mach_from_flags	bfd/elf32-cris.c	/^cris_elf_set_mach_from_flags (bfd *abfd,$/;"	f	file:
cris_extract_return_value	gdb/cris-tdep.c	/^cris_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
cris_fill_gregset	gdb/gdbserver/linux-crisv32-low.c	/^cris_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
cris_final_link_relocate	bfd/elf32-cris.c	/^cris_final_link_relocate (reloc_howto_type *  howto,$/;"	f	file:
cris_finish	sim/cris/dv-cris.c	/^cris_finish (struct hw *me)$/;"	f	file:
cris_flush_simulator_decode_cache	sim/cris/traps.c	/^cris_flush_simulator_decode_cache (SIM_CPU *current_cpu,$/;"	f
cris_frame_align	gdb/cris-tdep.c	/^cris_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
cris_frame_base	gdb/cris-tdep.c	/^static const struct frame_base cris_frame_base = $/;"	v	typeref:struct:frame_base	file:
cris_frame_base_address	gdb/cris-tdep.c	/^cris_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
cris_frame_prev_register	gdb/cris-tdep.c	/^cris_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
cris_frame_this_id	gdb/cris-tdep.c	/^cris_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
cris_frame_unwind	gdb/cris-tdep.c	/^static const struct frame_unwind cris_frame_unwind = $/;"	v	typeref:struct:frame_unwind	file:
cris_frame_unwind_cache	gdb/cris-tdep.c	/^cris_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
cris_gdb_func	gdb/cris-tdep.c	/^cris_gdb_func (struct gdbarch *gdbarch, enum cris_op_type op_type,$/;"	f	file:
cris_gdbarch_init	gdb/cris-tdep.c	/^cris_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
cris_get_asr_shift_steps	gdb/cris-tdep.c	/^cris_get_asr_shift_steps (unsigned long value)$/;"	f	file:
cris_get_bdap_quick_offset	gdb/cris-tdep.c	/^cris_get_bdap_quick_offset (unsigned short insn)$/;"	f	file:
cris_get_branch_short_offset	gdb/cris-tdep.c	/^cris_get_branch_short_offset (unsigned short insn)$/;"	f	file:
cris_get_clear_size	gdb/cris-tdep.c	/^cris_get_clear_size (unsigned short insn)$/;"	f	file:
cris_get_disassembler	opcodes/cris-dis.c	/^cris_get_disassembler (bfd *abfd)$/;"	f
cris_get_mode	gdb/cris-tdep.c	/^cris_get_mode (unsigned short insn)$/;"	f	file:
cris_get_opcode	gdb/cris-tdep.c	/^cris_get_opcode (unsigned short insn)$/;"	f	file:
cris_get_operand1	gdb/cris-tdep.c	/^cris_get_operand1 (unsigned short insn)$/;"	f	file:
cris_get_operand2	gdb/cris-tdep.c	/^cris_get_operand2 (unsigned short insn)$/;"	f	file:
cris_get_progbounds	sim/cris/sim-if.c	/^cris_get_progbounds (struct bfd *abfd, struct progbounds *pbp)$/;"	f	file:
cris_get_quick_value	gdb/cris-tdep.c	/^cris_get_quick_value (unsigned short insn)$/;"	f	file:
cris_get_signed_offset	gdb/cris-tdep.c	/^cris_get_signed_offset (unsigned short insn)$/;"	f	file:
cris_get_size	gdb/cris-tdep.c	/^cris_get_size (unsigned short insn)$/;"	f	file:
cris_handle_interpreter	sim/cris/sim-if.c	/^cris_handle_interpreter (SIM_DESC sd, struct bfd *abfd)$/;"	f	file:
cris_have_900000xxif	sim/cris/sim-if.c	/^char cris_have_900000xxif = 0;$/;"	v
cris_hw	sim/cris/dv-cris.c	/^struct cris_hw$/;"	s	file:
cris_imm_oprnd_size_type	include/opcode/cris.h	/^enum cris_imm_oprnd_size_type$/;"	g
cris_info_to_howto_rela	bfd/elf32-cris.c	/^cris_info_to_howto_rela (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
cris_insert_point	gdb/gdbserver/linux-crisv32-low.c	/^cris_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
cris_insn_version_usage	include/opcode/cris.h	/^enum cris_insn_version_usage$/;"	g
cris_instruction_sizes	gdb/cris-tdep.c	/^enum cris_instruction_sizes$/;"	g	file:
cris_interrupt_delivery_fn	sim/cris/sim-main.h	/^typedef int (*cris_interrupt_delivery_fn) (SIM_CPU *,$/;"	t
cris_interrupt_type	sim/cris/cris-sim.h	/^enum cris_interrupt_type { CRIS_INT_NMI, CRIS_INT_RESET, CRIS_INT_INT };$/;"	g
cris_io_write_buffer	sim/cris/dv-cris_900000xx.c	/^cris_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
cris_io_write_buffer	sim/m32r/dv-m32r_cache.c	/^cris_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
cris_is_signed_extend_bit_on	gdb/cris-tdep.c	/^cris_is_signed_extend_bit_on (unsigned short insn)$/;"	f	file:
cris_is_xflag_bit_on	gdb/cris-tdep.c	/^cris_is_xflag_bit_on (unsigned short insn)$/;"	f	file:
cris_linux_init_abi	gdb/cris-linux-tdep.c	/^cris_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
cris_load_elf_file	sim/cris/sim-if.c	/^cris_load_elf_file (SIM_DESC sd, struct bfd *abfd, sim_write_fn do_write)$/;"	f	file:
cris_misc_profile	sim/cris/sim-main.h	/^  CRIS_MISC_PROFILE cris_misc_profile;$/;"	m	struct:_sim_cpu
cris_mode	gdb/cris-tdep.h	/^  const char *cris_mode;$/;"	m	struct:gdbarch_tdep
cris_mode_guru	gdb/cris-tdep.c	/^static const char cris_mode_guru[] = "guru";$/;"	v	file:
cris_mode_normal	gdb/cris-tdep.c	/^static const char cris_mode_normal[] = "normal";$/;"	v	file:
cris_modes	gdb/cris-tdep.c	/^static const char *const cris_modes[] = {$/;"	v	file:
cris_move_mem_to_reg_movem_op	include/opcode/cris.h	/^  cris_move_mem_to_reg_movem_op,$/;"	e	enum:cris_op_type
cris_move_reg_to_mem_movem_op	include/opcode/cris.h	/^  cris_move_reg_to_mem_movem_op,$/;"	e	enum:cris_op_type
cris_move_to_preg_op	include/opcode/cris.h	/^  cris_move_to_preg_op,$/;"	e	enum:cris_op_type
cris_muls_op	include/opcode/cris.h	/^  cris_muls_op,$/;"	e	enum:cris_op_type
cris_multint_abort	sim/cris/dv-cris.c	/^    cris_multint_abort,$/;"	e	enum:cris_multiple_ints	file:
cris_multint_ignore_previous	sim/cris/dv-cris.c	/^    cris_multint_ignore_previous,$/;"	e	enum:cris_multiple_ints	file:
cris_multint_vector	sim/cris/dv-cris.c	/^    cris_multint_vector$/;"	e	enum:cris_multiple_ints	file:
cris_multiple_ints	sim/cris/dv-cris.c	/^enum cris_multiple_ints$/;"	g	file:
cris_mulu_op	include/opcode/cris.h	/^  cris_mulu_op,$/;"	e	enum:cris_op_type
cris_none_reg_mode_add_sub_cmp_and_or_move_op	include/opcode/cris.h	/^  cris_none_reg_mode_add_sub_cmp_and_or_move_op,$/;"	e	enum:cris_op_type
cris_none_reg_mode_clear_test_op	include/opcode/cris.h	/^  cris_none_reg_mode_clear_test_op,$/;"	e	enum:cris_op_type
cris_none_reg_mode_jump_op	include/opcode/cris.h	/^  cris_none_reg_mode_jump_op,$/;"	e	enum:cris_op_type
cris_none_reg_mode_move_from_preg_op	include/opcode/cris.h	/^  cris_none_reg_mode_move_from_preg_op,$/;"	e	enum:cris_op_type
cris_not_implemented_op	include/opcode/cris.h	/^  cris_not_implemented_op = 0,$/;"	e	enum:cris_op_type
cris_num_regs	gdb/cris-tdep.c	/^enum cris_num_regs$/;"	g	file:
cris_num_regs	gdb/gdbserver/linux-cris-low.c	28;"	d	file:
cris_num_regs	gdb/gdbserver/linux-crisv32-low.c	28;"	d	file:
cris_offset_sections	sim/cris/sim-if.c	/^cris_offset_sections (SIM_DESC sd, int offset)$/;"	f	file:
cris_op_type	include/opcode/cris.h	/^enum cris_op_type$/;"	g
cris_opcode	include/opcode/cris.h	/^struct cris_opcode$/;"	s
cris_opcode_masks	gdb/cris-tdep.c	/^enum cris_opcode_masks$/;"	g	file:
cris_opcodes	opcodes/cris-opc.c	/^cris_opcodes[] =$/;"	v	typeref:struct:cris_opcode
cris_option_handler	sim/cris/sim-if.c	/^cris_option_handler (SIM_DESC sd, sim_cpu *cpu ATTRIBUTE_UNUSED, int opt,$/;"	f	file:
cris_options	sim/cris/sim-if.c	/^static const OPTION cris_options[] =$/;"	v	file:
cris_parse_disassembler_options	opcodes/cris-dis.c	/^cris_parse_disassembler_options (disassemble_info *info,$/;"	f	file:
cris_pipe_empty	sim/cris/traps.c	/^cris_pipe_empty (host_callback *cb,$/;"	f	file:
cris_pipe_nonempty	sim/cris/traps.c	/^cris_pipe_nonempty (host_callback *cb ATTRIBUTE_UNUSED,$/;"	f	file:
cris_port_event	sim/cris/dv-cris.c	/^cris_port_event (struct hw *me,$/;"	f	file:
cris_ports	sim/cris/dv-cris.c	/^static const struct hw_port_descriptor cris_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
cris_prefix_addressing_modes	gdb/cris-tdep.c	/^enum cris_prefix_addressing_modes$/;"	g	file:
cris_prev_misc_profile	sim/cris/sim-main.h	/^  CRIS_MISC_PROFILE cris_prev_misc_profile;$/;"	m	struct:_sim_cpu
cris_program_offset	sim/cris/sim-if.c	/^static int cris_program_offset = 0;$/;"	v	file:
cris_push_dummy_call	gdb/cris-tdep.c	/^cris_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
cris_push_dummy_code	gdb/cris-tdep.c	/^cris_push_dummy_code (struct gdbarch *gdbarch,$/;"	f	file:
cris_quick_mode_add_sub_op	include/opcode/cris.h	/^  cris_quick_mode_add_sub_op,$/;"	e	enum:cris_op_type
cris_quick_mode_and_cmp_move_or_op	include/opcode/cris.h	/^  cris_quick_mode_and_cmp_move_or_op,$/;"	e	enum:cris_op_type
cris_quick_mode_bdap_prefix	include/opcode/cris.h	/^  cris_quick_mode_bdap_prefix,$/;"	e	enum:cris_op_type
cris_reg_mode_add_sub_cmp_and_or_move_op	include/opcode/cris.h	/^  cris_reg_mode_add_sub_cmp_and_or_move_op,$/;"	e	enum:cris_op_type
cris_reg_mode_clear_op	include/opcode/cris.h	/^  cris_reg_mode_clear_op,$/;"	e	enum:cris_op_type
cris_reg_mode_jump_op	include/opcode/cris.h	/^  cris_reg_mode_jump_op,$/;"	e	enum:cris_op_type
cris_reg_mode_move_from_preg_op	include/opcode/cris.h	/^  cris_reg_mode_move_from_preg_op,$/;"	e	enum:cris_op_type
cris_reg_mode_test_op	include/opcode/cris.h	/^  cris_reg_mode_test_op,$/;"	e	enum:cris_op_type
cris_register_name	gdb/cris-tdep.c	/^cris_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_register_size	gdb/cris-tdep.c	/^cris_register_size (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_register_type	gdb/cris-tdep.c	/^cris_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_regmap	gdb/gdbserver/linux-cris-low.c	/^static int cris_regmap[] = {$/;"	v	file:
cris_regmap	gdb/gdbserver/linux-crisv32-low.c	/^static int cris_regmap[] = {$/;"	v	file:
cris_regnums	gdb/cris-tdep.c	/^enum cris_regnums$/;"	g	file:
cris_regs_info	gdb/gdbserver/linux-cris-low.c	/^cris_regs_info (void)$/;"	f	file:
cris_regs_info	gdb/gdbserver/linux-crisv32-low.c	/^cris_regs_info (void)$/;"	f	file:
cris_regsets	gdb/gdbserver/linux-crisv32-low.c	/^static struct regset_info cris_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
cris_regsets_info	gdb/gdbserver/linux-crisv32-low.c	/^static struct regsets_info cris_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
cris_reloc_map	bfd/elf32-cris.c	/^static const struct cris_reloc_map cris_reloc_map [] =$/;"	v	typeref:struct:cris_reloc_map	file:
cris_reloc_map	bfd/elf32-cris.c	/^struct cris_reloc_map$/;"	s	file:
cris_reloc_name_lookup	bfd/elf32-cris.c	/^cris_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
cris_reloc_type_lookup	bfd/elf32-cris.c	/^cris_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
cris_reloc_val	bfd/elf32-cris.c	/^  unsigned int cris_reloc_val;$/;"	m	struct:cris_reloc_map	file:
cris_remove_point	gdb/gdbserver/linux-crisv32-low.c	/^cris_remove_point (enum raw_bkpt_type type, CORE_ADDR addr, int len,$/;"	f	file:
cris_return_value	gdb/cris-tdep.c	/^cris_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
cris_rt_sigtramp_start	gdb/cris-tdep.c	/^cris_rt_sigtramp_start (struct frame_info *this_frame)$/;"	f	file:
cris_scan_prologue	gdb/cris-tdep.c	/^cris_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame,$/;"	f	file:
cris_scc_op	include/opcode/cris.h	/^  cris_scc_op,$/;"	e	enum:cris_op_type
cris_set_callbacks	sim/cris/traps.c	/^cris_set_callbacks (host_callback *cb)$/;"	f
cris_set_section_offset_iterator	sim/cris/sim-if.c	/^cris_set_section_offset_iterator (bfd *abfd, asection *s, void *vp)$/;"	f	file:
cris_set_size_to_dword	gdb/cris-tdep.c	/^cris_set_size_to_dword (unsigned short *insn)$/;"	f	file:
cris_sigcontext_addr	gdb/cris-tdep.c	/^cris_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
cris_sigtramp_frame_prev_register	gdb/cris-tdep.c	/^cris_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
cris_sigtramp_frame_sniffer	gdb/cris-tdep.c	/^cris_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
cris_sigtramp_frame_this_id	gdb/cris-tdep.c	/^cris_sigtramp_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
cris_sigtramp_frame_unwind	gdb/cris-tdep.c	/^static const struct frame_unwind cris_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
cris_sigtramp_frame_unwind_cache	gdb/cris-tdep.c	/^cris_sigtramp_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
cris_sigtramp_start	gdb/cris-tdep.c	/^cris_sigtramp_start (struct frame_info *this_frame)$/;"	f	file:
cris_sim_mmapped_page	sim/cris/sim-main.h	/^struct cris_sim_mmapped_page {$/;"	s
cris_sixteen_bit_offset_branch_op	include/opcode/cris.h	/^  cris_sixteen_bit_offset_branch_op,$/;"	e	enum:cris_op_type
cris_skip_prologue	gdb/cris-tdep.c	/^cris_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
cris_software_single_step	gdb/cris-tdep.c	/^cris_software_single_step (struct regcache *regcache)$/;"	f	file:
cris_spec_reg	include/opcode/cris.h	/^struct cris_spec_reg$/;"	s
cris_spec_reg_applicable	gdb/cris-tdep.c	/^cris_spec_reg_applicable (struct gdbarch *gdbarch,$/;"	f	file:
cris_spec_regs	opcodes/cris-opc.c	/^cris_spec_regs[] =$/;"	v	typeref:struct:cris_spec_reg
cris_special_register_name	gdb/cris-tdep.c	/^cris_special_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
cris_start_address	sim/cris/sim-if.c	/^static USI cris_start_address = 0xffffffffu;$/;"	v	file:
cris_stopped_by_watchpoint	gdb/gdbserver/linux-crisv32-low.c	/^cris_stopped_by_watchpoint (void)$/;"	f	file:
cris_stopped_data_address	gdb/gdbserver/linux-crisv32-low.c	/^cris_stopped_data_address (void)$/;"	f	file:
cris_store_gregset	gdb/gdbserver/linux-crisv32-low.c	/^cris_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
cris_store_return_value	gdb/cris-tdep.c	/^cris_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
cris_supply_gregset	gdb/cris-tdep.c	/^cris_supply_gregset (struct regcache *regcache, cris_elf_gregset_t *gregsetp)$/;"	f	file:
cris_support_reg	include/opcode/cris.h	/^struct cris_support_reg$/;"	s
cris_support_regs	opcodes/cris-opc.c	/^const struct cris_support_reg cris_support_regs[] =$/;"	v	typeref:struct:cris_support_reg
cris_supports_hardware_single_step	gdb/gdbserver/linux-crisv32-low.c	/^cris_supports_hardware_single_step (void)$/;"	f	file:
cris_supports_z_point_type	gdb/gdbserver/linux-crisv32-low.c	/^cris_supports_z_point_type (char z_type)$/;"	f	file:
cris_sw_breakpoint_from_kind	gdb/cris-tdep.c	/^cris_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
cris_sw_breakpoint_from_kind	gdb/gdbserver/linux-cris-low.c	/^cris_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
cris_sw_breakpoint_from_kind	gdb/gdbserver/linux-crisv32-low.c	/^cris_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
cris_thread_info	sim/cris/sim-main.h	/^struct cris_thread_info {$/;"	s
cris_three_operand_add_sub_cmp_and_or_op	include/opcode/cris.h	/^  cris_three_operand_add_sub_cmp_and_or_op,$/;"	e	enum:cris_op_type
cris_three_operand_bound_op	include/opcode/cris.h	/^  cris_three_operand_bound_op,$/;"	e	enum:cris_op_type
cris_time	sim/cris/traps.c	/^cris_time (host_callback *cb ATTRIBUTE_UNUSED, long *t)$/;"	f	file:
cris_trace_printf	sim/cris/cris-sim.h	102;"	d
cris_two_operand_bound_op	include/opcode/cris.h	/^  cris_two_operand_bound_op,$/;"	e	enum:cris_op_type
cris_unknown_syscall	sim/cris/traps.c	/^cris_unknown_syscall (SIM_CPU *current_cpu, USI pc, char *s, ...)$/;"	f	file:
cris_unknown_syscall_action	sim/cris/sim-if.c	/^enum cris_unknown_syscall_action_type cris_unknown_syscall_action$/;"	v	typeref:enum:cris_unknown_syscall_action_type
cris_unknown_syscall_action_type	sim/cris/cris-sim.h	/^enum cris_unknown_syscall_action_type$/;"	g
cris_unwind_cache	gdb/cris-tdep.c	/^struct cris_unwind_cache$/;"	s	file:
cris_unwind_pc	gdb/cris-tdep.c	/^cris_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
cris_unwind_sp	gdb/cris-tdep.c	/^cris_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
cris_usrregs_info	gdb/gdbserver/linux-cris-low.c	/^static struct usrregs_info cris_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
cris_usrregs_info	gdb/gdbserver/linux-crisv32-low.c	/^static struct usrregs_info cris_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
cris_vec_tr	sim/cris/dv-cris.c	/^struct cris_vec_tr$/;"	s	file:
cris_ver_sim_v0_10	include/opcode/cris.h	/^  cris_ver_sim_v0_10,$/;"	e	enum:cris_insn_version_usage
cris_ver_v0_10	include/opcode/cris.h	/^  cris_ver_v0_10,$/;"	e	enum:cris_insn_version_usage
cris_ver_v0_3	include/opcode/cris.h	/^  cris_ver_v0_3,$/;"	e	enum:cris_insn_version_usage
cris_ver_v10	include/opcode/cris.h	/^  cris_ver_v10,$/;"	e	enum:cris_insn_version_usage
cris_ver_v10p	include/opcode/cris.h	/^  cris_ver_v10p,$/;"	e	enum:cris_insn_version_usage
cris_ver_v32p	include/opcode/cris.h	/^  cris_ver_v32p$/;"	e	enum:cris_insn_version_usage
cris_ver_v3_10	include/opcode/cris.h	/^  cris_ver_v3_10,$/;"	e	enum:cris_insn_version_usage
cris_ver_v3p	include/opcode/cris.h	/^  cris_ver_v3p,$/;"	e	enum:cris_insn_version_usage
cris_ver_v8	include/opcode/cris.h	/^  cris_ver_v8,$/;"	e	enum:cris_insn_version_usage
cris_ver_v8_10	include/opcode/cris.h	/^  cris_ver_v8_10,$/;"	e	enum:cris_insn_version_usage
cris_ver_v8p	include/opcode/cris.h	/^  cris_ver_v8p,$/;"	e	enum:cris_insn_version_usage
cris_ver_version_all	include/opcode/cris.h	/^  cris_ver_version_all=0,$/;"	e	enum:cris_insn_version_usage
cris_ver_warning	include/opcode/cris.h	/^  cris_ver_warning,$/;"	e	enum:cris_insn_version_usage
cris_version	gdb/cris-tdep.h	/^  unsigned int cris_version;$/;"	m	struct:gdbarch_tdep
cris_write_data_breakpoint	gdb/gdbserver/linux-crisv32-low.c	/^cris_write_data_breakpoint (struct regcache *regcache,$/;"	f	file:
cris_write_interp	sim/cris/sim-if.c	/^cris_write_interp (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f	file:
cris_xor_op	include/opcode/cris.h	/^  cris_xor_op$/;"	e	enum:cris_op_type
crisv10_init_cpu	sim/cris/modelv10.c	/^crisv10_init_cpu (SIM_CPU *cpu)$/;"	f	file:
crisv10_mach	sim/cris/modelv10.c	/^const SIM_MACH crisv10_mach =$/;"	v
crisv10_model_init	sim/cris/modelv10.c	/^crisv10_model_init (SIM_CPU *cpu)$/;"	f	file:
crisv10_models	sim/cris/modelv10.c	/^static const SIM_MODEL crisv10_models[] =$/;"	v	file:
crisv10_timing	sim/cris/modelv10.c	/^static const INSN_TIMING crisv10_timing[] = {$/;"	v	file:
crisv10f_branch_taken	sim/cris/cris-sim.h	124;"	d
crisv10f_decode	sim/cris/decodev10.c	/^crisv10f_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
crisv10f_get_idata	sim/cris/modelv10.c	/^crisv10f_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
crisv10f_h_cbit_get	sim/cris/cpuv10.c	/^crisv10f_h_cbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_cbit_move_get	sim/cris/cpuv10.c	/^crisv10f_h_cbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_cbit_move_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_cbit_move_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_cbit_move_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_cbit_move_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_cbit_move_set	sim/cris/cpuv10.c	/^crisv10f_h_cbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_cbit_set	sim/cris/cpuv10.c	/^crisv10f_h_cbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_gr_get	sim/cris/cpuv10.c	/^crisv10f_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_gr_pc_get	sim/cris/cpuv10.c	/^crisv10f_h_gr_pc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_gr_pc_set	sim/cris/cpuv10.c	/^crisv10f_h_gr_pc_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_gr_real_pc_get	sim/cris/cpuv10.c	/^crisv10f_h_gr_real_pc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_gr_real_pc_set	sim/cris/cpuv10.c	/^crisv10f_h_gr_real_pc_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_gr_set	sim/cris/cpuv10.c	/^crisv10f_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_ibit_get	sim/cris/cpuv10.c	/^crisv10f_h_ibit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_ibit_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_ibit_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_ibit_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_ibit_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_ibit_set	sim/cris/cpuv10.c	/^crisv10f_h_ibit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_insn_prefixed_p_get	sim/cris/cpuv10.c	/^crisv10f_h_insn_prefixed_p_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_insn_prefixed_p_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_insn_prefixed_p_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_insn_prefixed_p_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_insn_prefixed_p_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_insn_prefixed_p_set	sim/cris/cpuv10.c	/^crisv10f_h_insn_prefixed_p_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_nbit_get	sim/cris/cpuv10.c	/^crisv10f_h_nbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_nbit_move_get	sim/cris/cpuv10.c	/^crisv10f_h_nbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_nbit_move_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_nbit_move_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_nbit_move_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_nbit_move_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_nbit_move_set	sim/cris/cpuv10.c	/^crisv10f_h_nbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_nbit_set	sim/cris/cpuv10.c	/^crisv10f_h_nbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_pbit_get	sim/cris/cpuv10.c	/^crisv10f_h_pbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_pbit_set	sim/cris/cpuv10.c	/^crisv10f_h_pbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_pc_get	sim/cris/cpuv10.c	/^crisv10f_h_pc_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_pc_set	sim/cris/cpuv10.c	/^crisv10f_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
crisv10f_h_prefixreg_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_prefixreg_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_prefixreg_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_prefixreg_pre_v32_set (SIM_CPU *current_cpu, SI newval)$/;"	f
crisv10f_h_raw_gr_pc_get	sim/cris/cpuv10.c	/^crisv10f_h_raw_gr_pc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_raw_gr_pc_set	sim/cris/cpuv10.c	/^crisv10f_h_raw_gr_pc_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_sr_get	sim/cris/cpuv10.c	/^crisv10f_h_sr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_sr_set	sim/cris/cpuv10.c	/^crisv10f_h_sr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_sr_v10_get	sim/cris/cpuv10.c	/^crisv10f_h_sr_v10_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv10f_h_sr_v10_set	sim/cris/cpuv10.c	/^crisv10f_h_sr_v10_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv10f_h_ubit_get	sim/cris/cpuv10.c	/^crisv10f_h_ubit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_ubit_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_ubit_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_ubit_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_ubit_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_ubit_set	sim/cris/cpuv10.c	/^crisv10f_h_ubit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_v32_non_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_v32_non_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_v32_non_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_v32_non_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_vbit_get	sim/cris/cpuv10.c	/^crisv10f_h_vbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_vbit_move_get	sim/cris/cpuv10.c	/^crisv10f_h_vbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_vbit_move_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_vbit_move_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_vbit_move_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_vbit_move_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_vbit_move_set	sim/cris/cpuv10.c	/^crisv10f_h_vbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_vbit_set	sim/cris/cpuv10.c	/^crisv10f_h_vbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_xbit_get	sim/cris/cpuv10.c	/^crisv10f_h_xbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_xbit_set	sim/cris/cpuv10.c	/^crisv10f_h_xbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_zbit_get	sim/cris/cpuv10.c	/^crisv10f_h_zbit_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_zbit_move_get	sim/cris/cpuv10.c	/^crisv10f_h_zbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_zbit_move_pre_v32_get	sim/cris/cpuv10.c	/^crisv10f_h_zbit_move_pre_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv10f_h_zbit_move_pre_v32_set	sim/cris/cpuv10.c	/^crisv10f_h_zbit_move_pre_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_zbit_move_set	sim/cris/cpuv10.c	/^crisv10f_h_zbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_h_zbit_set	sim/cris/cpuv10.c	/^crisv10f_h_zbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv10f_imp_properties	sim/cris/modelv10.c	/^static const SIM_MACH_IMP_PROPERTIES crisv10f_imp_properties =$/;"	v	file:
crisv10f_init_idesc_table	sim/cris/decodev10.c	/^crisv10f_init_idesc_table (SIM_CPU *cpu)$/;"	f
crisv10f_insn_data	sim/cris/decodev10.c	/^static IDESC crisv10f_insn_data[CRISV10F_INSN__MAX];$/;"	v	file:
crisv10f_insn_sem	sim/cris/decodev10.c	/^static const struct insn_sem crisv10f_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
crisv10f_insn_sem_invalid	sim/cris/decodev10.c	/^static const struct insn_sem crisv10f_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
crisv10f_insn_type	sim/cris/decodev10.h	/^typedef enum crisv10f_insn_type {$/;"	g
crisv10f_prepare_run	sim/cris/modelv10.c	/^crisv10f_prepare_run (SIM_CPU *cpu)$/;"	f	file:
crisv10f_record_trace_results	sim/cris/cpuv10.c	/^crisv10f_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
crisv10f_sfmt_type	sim/cris/decodev10.h	/^typedef enum crisv10f_sfmt_type {$/;"	g
crisv32_cannot_fetch_register	gdb/cris-tdep.c	/^crisv32_cannot_fetch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
crisv32_cannot_store_register	gdb/cris-tdep.c	/^crisv32_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
crisv32_elf_gregset_t	gdb/cris-tdep.c	/^typedef cris_elf_greg_t crisv32_elf_gregset_t[CRISV32_ELF_NGREG];$/;"	t	file:
crisv32_init_cpu	sim/cris/modelv32.c	/^crisv32_init_cpu (SIM_CPU *cpu)$/;"	f	file:
crisv32_mach	sim/cris/modelv32.c	/^const SIM_MACH crisv32_mach =$/;"	v
crisv32_model_init	sim/cris/modelv32.c	/^crisv32_model_init (SIM_CPU *cpu)$/;"	f	file:
crisv32_models	sim/cris/modelv32.c	/^static const SIM_MODEL crisv32_models[] =$/;"	v	file:
crisv32_register_name	gdb/cris-tdep.c	/^crisv32_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
crisv32_register_type	gdb/cris-tdep.c	/^crisv32_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
crisv32_scan_prologue	gdb/cris-tdep.c	/^crisv32_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame,$/;"	f	file:
crisv32_single_step_through_delay	gdb/cris-tdep.c	/^crisv32_single_step_through_delay (struct gdbarch *gdbarch,$/;"	f	file:
crisv32_timing	sim/cris/modelv32.c	/^static const INSN_TIMING crisv32_timing[] = {$/;"	v	file:
crisv32f_branch_taken	sim/cris/cris-sim.h	113;"	d
crisv32f_branch_taken	sim/cris/cris-sim.h	121;"	d
crisv32f_decode	sim/cris/decodev32.c	/^crisv32f_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
crisv32f_fidxd_handler	sim/cris/cris-sim.h	147;"	d
crisv32f_fidxi_handler	sim/cris/cris-sim.h	141;"	d
crisv32f_ftagd_handler	sim/cris/cris-sim.h	150;"	d
crisv32f_ftagi_handler	sim/cris/cris-sim.h	144;"	d
crisv32f_get_idata	sim/cris/modelv32.c	/^crisv32f_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
crisv32f_h_cbit_get	sim/cris/cpuv32.c	/^crisv32f_h_cbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_cbit_move_get	sim/cris/cpuv32.c	/^crisv32f_h_cbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_cbit_move_set	sim/cris/cpuv32.c	/^crisv32f_h_cbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_cbit_move_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_cbit_move_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_cbit_move_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_cbit_move_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_cbit_set	sim/cris/cpuv32.c	/^crisv32f_h_cbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_gbit_get	sim/cris/cpuv32.c	/^crisv32f_h_gbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_gbit_set	sim/cris/cpuv32.c	/^crisv32f_h_gbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_gr_acr_get	sim/cris/cpuv32.c	/^crisv32f_h_gr_acr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_gr_acr_set	sim/cris/cpuv32.c	/^crisv32f_h_gr_acr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_gr_get	sim/cris/cpuv32.c	/^crisv32f_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_gr_set	sim/cris/cpuv32.c	/^crisv32f_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_ibit_get	sim/cris/cpuv32.c	/^crisv32f_h_ibit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_ibit_set	sim/cris/cpuv32.c	/^crisv32f_h_ibit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_ibit_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_ibit_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_ibit_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_ibit_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_insn_prefixed_p_get	sim/cris/cpuv32.c	/^crisv32f_h_insn_prefixed_p_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_insn_prefixed_p_set	sim/cris/cpuv32.c	/^crisv32f_h_insn_prefixed_p_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_insn_prefixed_p_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_insn_prefixed_p_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_insn_prefixed_p_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_insn_prefixed_p_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_kernel_sp_get	sim/cris/cpuv32.c	/^crisv32f_h_kernel_sp_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_kernel_sp_set	sim/cris/cpuv32.c	/^crisv32f_h_kernel_sp_set (SIM_CPU *current_cpu, SI newval)$/;"	f
crisv32f_h_mbit_get	sim/cris/cpuv32.c	/^crisv32f_h_mbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_mbit_set	sim/cris/cpuv32.c	/^crisv32f_h_mbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_nbit_get	sim/cris/cpuv32.c	/^crisv32f_h_nbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_nbit_move_get	sim/cris/cpuv32.c	/^crisv32f_h_nbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_nbit_move_set	sim/cris/cpuv32.c	/^crisv32f_h_nbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_nbit_move_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_nbit_move_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_nbit_move_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_nbit_move_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_nbit_set	sim/cris/cpuv32.c	/^crisv32f_h_nbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_pbit_get	sim/cris/cpuv32.c	/^crisv32f_h_pbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_pbit_set	sim/cris/cpuv32.c	/^crisv32f_h_pbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_pc_get	sim/cris/cpuv32.c	/^crisv32f_h_pc_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_pc_set	sim/cris/cpuv32.c	/^crisv32f_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
crisv32f_h_prefixreg_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_prefixreg_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_prefixreg_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_prefixreg_v32_set (SIM_CPU *current_cpu, SI newval)$/;"	f
crisv32f_h_qbit_get	sim/cris/cpuv32.c	/^crisv32f_h_qbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_qbit_set	sim/cris/cpuv32.c	/^crisv32f_h_qbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_raw_gr_acr_get	sim/cris/cpuv32.c	/^crisv32f_h_raw_gr_acr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_raw_gr_acr_set	sim/cris/cpuv32.c	/^crisv32f_h_raw_gr_acr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_rbit_get	sim/cris/cpuv32.c	/^crisv32f_h_rbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_rbit_set	sim/cris/cpuv32.c	/^crisv32f_h_rbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_sbit_get	sim/cris/cpuv32.c	/^crisv32f_h_sbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_sbit_set	sim/cris/cpuv32.c	/^crisv32f_h_sbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_sr_get	sim/cris/cpuv32.c	/^crisv32f_h_sr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_sr_set	sim/cris/cpuv32.c	/^crisv32f_h_sr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_sr_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_sr_v32_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_sr_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_sr_v32_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_supr_get	sim/cris/cpuv32.c	/^crisv32f_h_supr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
crisv32f_h_supr_set	sim/cris/cpuv32.c	/^crisv32f_h_supr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
crisv32f_h_ubit_get	sim/cris/cpuv32.c	/^crisv32f_h_ubit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_ubit_set	sim/cris/cpuv32.c	/^crisv32f_h_ubit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_ubit_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_ubit_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_ubit_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_ubit_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_v32_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_v32_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_v32_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_v32_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_vbit_get	sim/cris/cpuv32.c	/^crisv32f_h_vbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_vbit_move_get	sim/cris/cpuv32.c	/^crisv32f_h_vbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_vbit_move_set	sim/cris/cpuv32.c	/^crisv32f_h_vbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_vbit_move_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_vbit_move_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_vbit_move_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_vbit_move_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_vbit_set	sim/cris/cpuv32.c	/^crisv32f_h_vbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_xbit_get	sim/cris/cpuv32.c	/^crisv32f_h_xbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_xbit_set	sim/cris/cpuv32.c	/^crisv32f_h_xbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_zbit_get	sim/cris/cpuv32.c	/^crisv32f_h_zbit_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_zbit_move_get	sim/cris/cpuv32.c	/^crisv32f_h_zbit_move_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_zbit_move_set	sim/cris/cpuv32.c	/^crisv32f_h_zbit_move_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_zbit_move_v32_get	sim/cris/cpuv32.c	/^crisv32f_h_zbit_move_v32_get (SIM_CPU *current_cpu)$/;"	f
crisv32f_h_zbit_move_v32_set	sim/cris/cpuv32.c	/^crisv32f_h_zbit_move_v32_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_h_zbit_set	sim/cris/cpuv32.c	/^crisv32f_h_zbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
crisv32f_halt_handler	sim/cris/cris-sim.h	138;"	d
crisv32f_imp_properties	sim/cris/modelv32.c	/^static const SIM_MACH_IMP_PROPERTIES crisv32f_imp_properties =$/;"	v	file:
crisv32f_init_idesc_table	sim/cris/decodev32.c	/^crisv32f_init_idesc_table (SIM_CPU *cpu)$/;"	f
crisv32f_insn_data	sim/cris/decodev32.c	/^static IDESC crisv32f_insn_data[CRISV32F_INSN__MAX];$/;"	v	file:
crisv32f_insn_sem	sim/cris/decodev32.c	/^static const struct insn_sem crisv32f_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
crisv32f_insn_sem_invalid	sim/cris/decodev32.c	/^static const struct insn_sem crisv32f_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
crisv32f_insn_type	sim/cris/decodev32.h	/^typedef enum crisv32f_insn_type {$/;"	g
crisv32f_interrupts_enabled	sim/cris/cris-sim.h	156;"	d
crisv32f_nmi_enabled	sim/cris/cris-sim.h	157;"	d
crisv32f_prepare_run	sim/cris/modelv32.c	/^crisv32f_prepare_run (SIM_CPU *cpu)$/;"	f	file:
crisv32f_read_supr	sim/cris/cris-sim.h	126;"	d
crisv32f_record_trace_results	sim/cris/cpuv32.c	/^crisv32f_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
crisv32f_rfg_handler	sim/cris/cris-sim.h	135;"	d
crisv32f_sfmt_type	sim/cris/decodev32.h	/^typedef enum crisv32f_sfmt_type {$/;"	g
crisv32f_single_step_enabled	sim/cris/cris-sim.h	163;"	d
crisv32f_usermode_enabled	sim/cris/cris-sim.h	174;"	d
crisv32f_write_pid_handler	sim/cris/cris-sim.h	171;"	d
crisv32f_write_supr	sim/cris/cris-sim.h	131;"	d
critical_factorization	gdb/gnulib/import/str-two-way.h	/^critical_factorization (const unsigned char *needle, size_t needle_len,$/;"	f
crlf	gdb/completer.h	/^  mld_crlf_ftype *crlf;$/;"	m	struct:match_list_displayer
crlf	readline/compat.c	/^crlf ()$/;"	f
crlo	include/opcode/tic6x.h	/^  unsigned int crlo;$/;"	m	struct:__anon1318
crmem_names	opcodes/epiphany-desc.h	/^typedef enum crmem_names {$/;"	g
crmesh_names	opcodes/epiphany-desc.h	/^typedef enum crmesh_names {$/;"	g
crname	opcodes/mcore-dis.c	/^static const char *crname[] = {$/;"	v	file:
cross_ref	gdb/mdebugread.c	/^cross_ref (int fd, union aux_ext *ax, struct type **tpp,$/;"	f	file:
crx_cinvs	opcodes/crx-dis.c	/^static const cinv_entry crx_cinvs[] =$/;"	v	file:
crx_copregtab	opcodes/crx-opc.c	/^const reg_entry crx_copregtab[] =$/;"	v
crx_cst4_map	opcodes/crx-opc.c	/^const int crx_cst4_map[] =$/;"	v
crx_cst4_maps	opcodes/crx-opc.c	/^const int crx_cst4_maps = ARRAY_SIZE (crx_cst4_map);$/;"	v
crx_elf_final_link_relocate	bfd/elf32-crx.c	/^crx_elf_final_link_relocate (reloc_howto_type *howto, bfd *input_bfd,$/;"	f	file:
crx_elf_howto_table	bfd/elf32-crx.c	/^static reloc_howto_type crx_elf_howto_table[] =$/;"	v	file:
crx_instruction	opcodes/crx-opc.c	/^const inst crx_instruction[] =$/;"	v
crx_no_op_insn	opcodes/crx-opc.c	/^const char* crx_no_op_insn[] =$/;"	v
crx_num_copregs	opcodes/crx-opc.c	/^const int crx_num_copregs = ARRAY_SIZE (crx_copregtab);$/;"	v
crx_num_opcodes	opcodes/crx-opc.c	/^const int crx_num_opcodes = ARRAY_SIZE (crx_instruction);$/;"	v
crx_num_regs	opcodes/crx-opc.c	/^const int crx_num_regs = ARRAY_SIZE (crx_regtab);$/;"	v
crx_num_traps	opcodes/crx-opc.c	/^const int crx_num_traps = ARRAY_SIZE (crx_traps);$/;"	v
crx_optab	opcodes/crx-opc.c	/^const operand_entry crx_optab[] =$/;"	v
crx_regtab	opcodes/crx-opc.c	/^const reg_entry crx_regtab[] =$/;"	v
crx_reloc_map	bfd/elf32-crx.c	/^static const struct crx_reloc_map crx_reloc_map[R_CRX_MAX] =$/;"	v	typeref:struct:crx_reloc_map	file:
crx_reloc_map	bfd/elf32-crx.c	/^struct crx_reloc_map$/;"	s	file:
crx_reloc_type	bfd/elf32-crx.c	/^  unsigned short crx_reloc_type;	   \/* CRX relocation type.  *\/$/;"	m	struct:crx_reloc_map	file:
crx_traps	opcodes/crx-opc.c	/^const trap_entry crx_traps[] =$/;"	v
crypt_header_size	zlib/contrib/minizip/zip.c	/^    int crypt_header_size;$/;"	m	struct:__anon991	file:
crypthead	zlib/contrib/minizip/crypt.h	/^static int crypthead(const char* passwd,      \/* password string *\/$/;"	f
cryptid	bfd/mach-o.h	/^  unsigned int cryptid;$/;"	m	struct:bfd_mach_o_encryption_info_command
cryptid	include/mach-o/external.h	/^  unsigned char cryptid[4];	\/* Encryption method.  *\/$/;"	m	struct:mach_o_encryption_info_64_command_external
cryptid	include/mach-o/external.h	/^  unsigned char cryptid[4];	\/* Encryption method.  *\/$/;"	m	struct:mach_o_encryption_info_command_external
cryptoaes	include/opcode/aarch64.h	/^  cryptoaes,$/;"	e	enum:aarch64_insn_class
cryptoff	bfd/mach-o.h	/^  unsigned int cryptoff;$/;"	m	struct:bfd_mach_o_encryption_info_command
cryptoff	include/mach-o/external.h	/^  unsigned char cryptoff[4];	\/* File offset of the encrypted area.  *\/$/;"	m	struct:mach_o_encryption_info_64_command_external
cryptoff	include/mach-o/external.h	/^  unsigned char cryptoff[4];	\/* File offset of the encrypted area.  *\/$/;"	m	struct:mach_o_encryption_info_command_external
cryptosha2	include/opcode/aarch64.h	/^  cryptosha2,$/;"	e	enum:aarch64_insn_class
cryptosha3	include/opcode/aarch64.h	/^  cryptosha3,$/;"	e	enum:aarch64_insn_class
cryptosm3	include/opcode/aarch64.h	/^  cryptosm3,$/;"	e	enum:aarch64_insn_class
cryptosm4	include/opcode/aarch64.h	/^  cryptosm4,$/;"	e	enum:aarch64_insn_class
cryptsize	bfd/mach-o.h	/^  unsigned int cryptsize;$/;"	m	struct:bfd_mach_o_encryption_info_command
cryptsize	include/mach-o/external.h	/^  unsigned char cryptsize[4];	\/* Size of the encrypted area.  *\/$/;"	m	struct:mach_o_encryption_info_64_command_external
cryptsize	include/mach-o/external.h	/^  unsigned char cryptsize[4];	\/* Size of the encrypted area.  *\/$/;"	m	struct:mach_o_encryption_info_command_external
cs	bfd/hosts/x86-64linux.h	/^  a8_uint64_t cs;$/;"	m	struct:user_regs64_struct
cs	gdb/go32-nat.c	/^    unsigned int cs;$/;"	m	struct:__anon1829	file:
cs	opcodes/i386-dis.c	367;"	d	file:
cs	opcodes/i386-opc.c	/^const seg_entry cs = { "cs", 0x2e };$/;"	v
cs	sim/h8300/writecode.c	/^char *cs = "\/*";$/;"	v
cs0	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs1	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs10	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs11	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs12	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs13	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs14	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs15	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs2	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs3	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs4	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs5	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs6	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs7	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs8	include/opcode/crx.h	/^    cs0, cs1 ,cs2, cs3, cs4, cs5, cs6, cs7, cs8,$/;"	e	enum:__anon1261
cs9	include/opcode/crx.h	/^    cs9, cs10, cs11, cs12, cs13, cs14, cs15,$/;"	e	enum:__anon1261
cs_reg	opcodes/i386-dis.c	/^  cs_reg,$/;"	e	enum:__anon42	file:
cs_section_address	gdb/coffread.c	/^cs_section_address (struct coff_symbol *cs, bfd *abfd)$/;"	f	file:
cs_to_bfd_section	gdb/coffread.c	/^cs_to_bfd_section (struct coff_symbol *cs, struct objfile *objfile)$/;"	f	file:
cs_to_section	gdb/coffread.c	/^cs_to_section (struct coff_symbol *cs, struct objfile *objfile)$/;"	f	file:
csects	bfd/libcoff-in.h	/^  asection **csects;$/;"	m	struct:xcoff_tdata
csects	bfd/libcoff.h	/^  asection **csects;$/;"	m	struct:xcoff_tdata
csel32	sim/aarch64/simulator.c	/^csel32 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csel64	sim/aarch64/simulator.c	/^csel64 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csinc32	sim/aarch64/simulator.c	/^csinc32 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csinc64	sim/aarch64/simulator.c	/^csinc64 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csinv32	sim/aarch64/simulator.c	/^csinv32 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csinv64	sim/aarch64/simulator.c	/^csinv64 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csneg32	sim/aarch64/simulator.c	/^csneg32 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
csneg64	sim/aarch64/simulator.c	/^csneg64 (sim_cpu *cpu, CondCode cc)$/;"	f	file:
cst4	include/opcode/crx.h	/^    cst4,$/;"	e	enum:__anon1264
cst4flag	opcodes/crx-dis.c	/^static int cst4flag;$/;"	v	file:
cst_bits	include/opcode/tic6x.h	/^  unsigned int cst_bits;$/;"	m	struct:__anon1308
cstr_to_hexstr	gdb/gdbserver/tracepoint.c	/^cstr_to_hexstr (const char *str)$/;"	f	file:
cstringval	gdb/guile/scm-param.c	/^  const char *cstringval;$/;"	m	union:pascm_variable	file:
cstringval	gdb/python/py-param.c	/^  const char *cstringval;$/;"	m	union:parmpy_variable	file:
csub	gdb/testsuite/gdb.base/langs0.c	/^int csub (int x)$/;"	f
csym	include/coff/sym.h	/^	long	csym;		\/* count file's of symbols *\/$/;"	m	struct:fdr
csymbols	bfd/mmo.c	/^    asymbol *csymbols;$/;"	m	struct:mmo_data_struct	file:
csymbols	bfd/srec.c	/^    asymbol *csymbols;$/;"	m	struct:srec_data_struct	file:
csymbols	bfd/vms-alpha.c	/^  asymbol **csymbols;$/;"	m	struct:vms_private_data_struct	file:
ct_data	zlib/deflate.h	/^} FAR ct_data;$/;"	t	typeref:struct:ct_data_s
ct_data_s	zlib/deflate.h	/^typedef struct ct_data_s {$/;"	s
ctable1	gdb/testsuite/gdb.base/printcmds.c	/^unsigned char ctable1[256] = {$/;"	v
ctable2	gdb/testsuite/gdb.base/printcmds.c	/^unsigned char ctable2[] = {$/;"	v
ctf_destroy	gdb/ctf.c	/^ctf_destroy (void)$/;"	f	file:
ctf_dtor	gdb/ctf.c	/^ctf_dtor (struct trace_file_writer *self)$/;"	f	file:
ctf_end	gdb/ctf.c	/^ctf_end (struct trace_file_writer *self)$/;"	f	file:
ctf_get_tpnum_from_frame_event	gdb/ctf.c	/^ctf_get_tpnum_from_frame_event (struct bt_ctf_event *event)$/;"	f	file:
ctf_get_traceframe_address	gdb/ctf.c	/^ctf_get_traceframe_address (void)$/;"	f	file:
ctf_iter	gdb/ctf.c	/^static struct bt_ctf_iter *ctf_iter = NULL;$/;"	v	typeref:struct:bt_ctf_iter	file:
ctf_open_dir	gdb/ctf.c	/^ctf_open_dir (const char *dirname)$/;"	f	file:
ctf_ops	gdb/ctf.c	/^static ctf_target ctf_ops;$/;"	v	file:
ctf_read_status	gdb/ctf.c	/^ctf_read_status (struct bt_ctf_event *event, struct trace_status *ts)$/;"	f	file:
ctf_read_tp	gdb/ctf.c	/^ctf_read_tp (struct uploaded_tp **uploaded_tps)$/;"	f	file:
ctf_read_tsv	gdb/ctf.c	/^ctf_read_tsv (struct uploaded_tsv **uploaded_tsvs)$/;"	f	file:
ctf_save_align_write	gdb/ctf.c	/^ctf_save_align_write (struct trace_write_handler *handler,$/;"	f	file:
ctf_save_fseek	gdb/ctf.c	/^ctf_save_fseek (struct trace_write_handler *handler, long offset,$/;"	f	file:
ctf_save_metadata_header	gdb/ctf.c	/^ctf_save_metadata_header (struct trace_write_handler *handler)$/;"	f	file:
ctf_save_next_packet	gdb/ctf.c	/^ctf_save_next_packet (struct trace_write_handler *handler)$/;"	f	file:
ctf_save_write	gdb/ctf.c	/^ctf_save_write (struct trace_write_handler *handler,$/;"	f	file:
ctf_save_write_int32	gdb/ctf.c	175;"	d	file:
ctf_save_write_metadata	gdb/ctf.c	/^ctf_save_write_metadata (struct trace_write_handler *handler,$/;"	f	file:
ctf_save_write_uint32	gdb/ctf.c	169;"	d	file:
ctf_start	gdb/ctf.c	/^ctf_start (struct trace_file_writer *self, const char *dirname)$/;"	f	file:
ctf_target_info	gdb/ctf.c	/^static const target_info ctf_target_info = {$/;"	v	file:
ctf_target_open	gdb/ctf.c	/^ctf_target_open (const char *dirname, int from_tty)$/;"	f	file:
ctf_target_save	gdb/ctf.c	/^ctf_target_save (struct trace_file_writer *self,$/;"	f	file:
ctf_trace_file_writer	gdb/ctf.c	/^struct ctf_trace_file_writer$/;"	s	file:
ctf_trace_file_writer_new	gdb/ctf.c	/^ctf_trace_file_writer_new (void)$/;"	f
ctf_write_definition_end	gdb/ctf.c	/^ctf_write_definition_end (struct trace_file_writer *self)$/;"	f	file:
ctf_write_frame_end	gdb/ctf.c	/^ctf_write_frame_end (struct trace_file_writer *self)$/;"	f	file:
ctf_write_frame_m_block_header	gdb/ctf.c	/^ctf_write_frame_m_block_header (struct trace_file_writer *self,$/;"	f	file:
ctf_write_frame_m_block_memory	gdb/ctf.c	/^ctf_write_frame_m_block_memory (struct trace_file_writer *self,$/;"	f	file:
ctf_write_frame_ops	gdb/ctf.c	/^static const struct trace_frame_write_ops ctf_write_frame_ops =$/;"	v	typeref:struct:trace_frame_write_ops	file:
ctf_write_frame_r_block	gdb/ctf.c	/^ctf_write_frame_r_block (struct trace_file_writer *self,$/;"	f	file:
ctf_write_frame_start	gdb/ctf.c	/^ctf_write_frame_start (struct trace_file_writer *self, uint16_t tpnum)$/;"	f	file:
ctf_write_frame_v_block	gdb/ctf.c	/^ctf_write_frame_v_block (struct trace_file_writer *self,$/;"	f	file:
ctf_write_header	gdb/ctf.c	/^ctf_write_header (struct trace_file_writer *self)$/;"	f	file:
ctf_write_ops	gdb/ctf.c	/^static const struct trace_file_write_ops ctf_write_ops =$/;"	v	typeref:struct:trace_file_write_ops	file:
ctf_write_regblock_type	gdb/ctf.c	/^ctf_write_regblock_type (struct trace_file_writer *self, int size)$/;"	f	file:
ctf_write_status	gdb/ctf.c	/^ctf_write_status (struct trace_file_writer *self,$/;"	f	file:
ctf_write_tdesc	gdb/ctf.c	/^ctf_write_tdesc (struct trace_file_writer *self)$/;"	f	file:
ctf_write_uploaded_tp	gdb/ctf.c	/^ctf_write_uploaded_tp (struct trace_file_writer *self,$/;"	f	file:
ctf_write_uploaded_tsv	gdb/ctf.c	/^ctf_write_uploaded_tsv (struct trace_file_writer *self,$/;"	f	file:
cti_stall	sim/m32r/m32r-sim.h	/^  unsigned long cti_stall;$/;"	m	struct:__anon250
cti_stall_cycles	sim/common/sim-profile.h	/^  unsigned long cti_stall_cycles;$/;"	m	struct:__anon655
ctl	sim/bfin/dv-bfin_pfmon.c	/^  bu32 ctl;$/;"	m	struct:bfin_pfmon	file:
ctl_fd	gdb/gdbserver/nto-low.c	/^  int ctl_fd;$/;"	m	struct:nto_inferior	file:
ctl_fd	gdb/nto-procfs.c	/^int ctl_fd;$/;"	v
ctl_fd	gdb/procfs.c	/^  int ctl_fd;			\/* File descriptor for \/proc control file *\/$/;"	m	struct:procinfo	file:
ctl_info	bfd/pef-traceback.h	/^  unsigned long ctl_info;	\/* Number of controlled automatic anchors.  *\/$/;"	m	struct:traceback_table_anchors
ctl_info_disp	bfd/pef-traceback.h	/^  long ctl_info_disp[1];	\/* Array of stack displacements where each.  *\/$/;"	m	struct:traceback_table_anchors
ctor	gdb/testsuite/gdb.base/starti.c	/^ctor ()$/;"	f
ctor_kinds	gdb/cp-abi.h	/^enum ctor_kinds {$/;"	g
ctr_offset	gdb/ppc-tdep.h	/^  int ctr_offset;$/;"	m	struct:ppc_reg_offsets
ctrl_c	sim/erc32/func.c	/^int             ctrl_c = 0;$/;"	v
ctrl_c_handler	gdb/windows-nat.c	/^ctrl_c_handler (DWORD event_type)$/;"	f	file:
ctrl_code	opcodes/z8k-dis.c	/^  unsigned long ctrl_code;$/;"	m	struct:__anon72	file:
ctrl_names	opcodes/z8k-dis.c	/^static char *ctrl_names[8] =$/;"	v	file:
ctrlreg	include/opcode/h8300.h	/^enum ctrlreg$/;"	g
ctx	gdb/ctf.c	/^static struct bt_context *ctx = NULL;$/;"	v	typeref:struct:bt_context	file:
ctx1_index	include/hp-symtab.h	/^    unsigned int          ctx1_index : 5;      \/* 5 bit index into context table *\/$/;"	m	struct:__anon1417
ctx1_run_length	include/hp-symtab.h	/^    unsigned int          ctx1_run_length : 3; \/* 3 bit run length *\/$/;"	m	struct:__anon1417
ctx2_index	include/hp-symtab.h	/^    unsigned int          ctx2_index : 13;     \/* 13 bit index into context table *\/$/;"	m	struct:__anon1418
ctx2_run_length	include/hp-symtab.h	/^    unsigned int          ctx2_run_length : 3; \/* 3 bit run length *\/$/;"	m	struct:__anon1418
ctx4_index	include/hp-symtab.h	/^    unsigned int          ctx4_index : 29;     \/* 29 bit index into context table *\/$/;"	m	struct:__anon1419
ctx4_mode	opcodes/nfp-dis.c	/^  unsigned char ctx4_mode:1;$/;"	m	struct:__anon9	file:
ctx4_run_length	include/hp-symtab.h	/^    unsigned int          ctx4_run_length : 3; \/* 3 bit run length *\/$/;"	m	struct:__anon1419
ctx_enables	include/elf/nfp.h	/^  uint32_t ctx_enables;$/;"	m	struct:__anon1438
ctx_index	include/hp-symtab.h	/^    unsigned int     ctx_index  : 2;      \/* ...spec2 contains index;  ...spec1, index - 4 *\/$/;"	m	struct:__anon1413::__anon1416
ctx_mode	opcodes/nfp-dis.c	/^  unsigned char ctx_mode;$/;"	m	struct:__anon10	file:
ctx_spec	include/hp-symtab.h	/^  ctx_spec;$/;"	m	union:__anon1413	typeref:struct:__anon1413::__anon1416
ctxt_length	include/hp-symtab.h	/^  long   ctxt_length;  \/* present only if version >= 2 *\/$/;"	m	struct:DOC_info_header_struct
ctxt_offset	include/hp-symtab.h	/^  ctxtpointer ctxt_offset;     \/* start of context table for this routine *\/$/;"	m	struct:dntt_type_doc_function
ctxtpointer	include/hp-symtab.h	/^typedef int ctxtpointer;$/;"	t
ctype	bfd/elfxx-mips.c	/^  unsigned int ctype : 1;	\/* 1: long 0: short format. See below.  *\/$/;"	m	struct:__anon1052	file:
ctype	bfd/elfxx-mips.c	/^  unsigned int ctype : 1;	\/* 1: long 0: short format. See below.  *\/$/;"	m	struct:__anon1053	file:
ctype	gdb/xtensa-tdep.h	/^  struct type* ctype;		\/* C-type.  *\/$/;"	m	struct:__anon1713	typeref:struct:__anon1713::type
ctype_cache	gdb/xtensa-tdep.h	/^struct ctype_cache$/;"	s
ctz	bfd/elf32-arm.c	/^ctz (unsigned int mask)$/;"	f	file:
cu	gdb/dwarf2read.c	/^  struct dwarf2_cu *cu;$/;"	m	struct:die_reader_specs	typeref:struct:die_reader_specs::dwarf2_cu	file:
cu	gdb/dwarf2read.h	/^  struct dwarf2_cu *cu;$/;"	m	struct:dwarf2_per_cu_data	typeref:struct:dwarf2_per_cu_data::dwarf2_cu
cu_count	gdb/dwarf2read.c	/^  uint32_t cu_count = 0;$/;"	m	struct:mapped_index_base	file:
cu_debug_loc_section	gdb/dwarf2read.c	/^cu_debug_loc_section (struct dwarf2_cu *cu)$/;"	f	file:
cu_index	gdb/dwarf-index-write.c	/^  int cu_index;$/;"	m	struct:signatured_type_index_data	file:
cu_index	gdb/dwarf2read.c	/^  struct dwarf2_section_info cu_index;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
cu_index	gdb/dwarf2read.c	/^  struct dwarf2_section_names cu_index;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
cu_index_htab	gdb/dwarf-index-write.c	/^  psym_index_map &cu_index_htab;$/;"	m	struct:addrmap_index_data	file:
cu_indices	gdb/dwarf-index-write.c	/^  std::vector<offset_type> cu_indices;$/;"	m	struct:symtab_index_entry	file:
cu_table_reordered	gdb/dwarf2read.c	/^  const gdb_byte *cu_table_reordered, *tu_table_reordered;$/;"	m	struct:mapped_index_base	file:
cum_stack	bfd/elf32-spu.c	/^  size_t cum_stack;$/;"	m	struct:_sum_stack_param	file:
cumulative	gdb/symfile.c	/^  struct load_progress_data *cumulative;$/;"	m	struct:load_progress_section_data	typeref:struct:load_progress_section_data::load_progress_data	file:
cumulative_skips	bfd/stabs.c	/^  bfd_size_type *cumulative_skips;$/;"	m	struct:stab_section_info	file:
cur	bfd/elf32-bfin.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
cur	bfd/elf32-frv.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
cur_acc_mmac	sim/frv/cpu.h	/^  DI cur_acc_mmac;$/;"	m	struct:__anon110
cur_acc_p2	sim/frv/cpu.h	/^  DI cur_acc_p2;$/;"	m	struct:__anon113
cur_acc_p2	sim/frv/cpu.h	/^  DI cur_acc_p2;$/;"	m	struct:__anon114
cur_acc_p4	sim/frv/cpu.h	/^  DI cur_acc_p4;$/;"	m	struct:__anon113
cur_acc_p4	sim/frv/cpu.h	/^  DI cur_acc_p4;$/;"	m	struct:__anon114
cur_action	gdb/gdbserver/tracepoint.c	/^static unsigned int cur_action;$/;"	v	file:
cur_bfd	gdb/mdebugread.c	/^    bfd *cur_bfd;$/;"	m	struct:symloc	file:
cur_bfd	gdb/mdebugread.c	/^static bfd *cur_bfd;$/;"	v	file:
cur_bits	opcodes/opc2c.c	/^unsigned char cur_bits[MAX_BYTES + 1];$/;"	v
cur_bits	sim/m32c/opc2c.c	/^unsigned char cur_bits[MAX_BYTES + 1];$/;"	v
cur_block	gdb/mdebugread.c	/^    struct block *cur_block;	\/* Block in it.  *\/$/;"	m	struct:parse_stack	typeref:struct:parse_stack::block	file:
cur_cc_complex	sim/frv/cpu.h	/^  DI cur_cc_complex;$/;"	m	struct:__anon111
cur_ccr_complex	sim/frv/cpu.h	/^  SI cur_ccr_complex;$/;"	m	struct:__anon110
cur_data_size	gdb/tracefile-tfile.c	/^static int cur_data_size;$/;"	v	file:
cur_fd	gdb/mdebugread.c	/^static int cur_fd;$/;"	v	file:
cur_fdr	gdb/mdebugread.c	/^static FDR *cur_fdr;$/;"	v	file:
cur_field	gdb/mdebugread.c	/^    int cur_field;		\/* Field number in cur_type.  *\/$/;"	m	struct:parse_stack	file:
cur_file_info	zlib/contrib/minizip/unzip.c	/^    unz_file_info64 cur_file_info; \/* public info about the current file in zip*\/$/;"	m	struct:__anon995	file:
cur_file_info_internal	zlib/contrib/minizip/unzip.c	/^    unz_file_info64_internal cur_file_info_internal; \/* private info about it*\/$/;"	m	struct:__anon995	file:
cur_fp_load	sim/frv/cpu.h	/^  DI cur_fp_load;$/;"	m	struct:__anon113
cur_fp_load	sim/frv/cpu.h	/^  DI cur_fp_load;$/;"	m	struct:__anon114
cur_fpop	sim/frv/cpu.h	/^  DI cur_fpop;$/;"	m	struct:__anon111
cur_fr_complex_1	sim/frv/cpu.h	/^  DI cur_fr_complex_1;$/;"	m	struct:__anon110
cur_fr_complex_2	sim/frv/cpu.h	/^  DI cur_fr_complex_2;$/;"	m	struct:__anon110
cur_fr_load	sim/frv/cpu.h	/^  DI cur_fr_load;$/;"	m	struct:__anon110
cur_fr_p4	sim/frv/cpu.h	/^  DI cur_fr_p4;$/;"	m	struct:__anon113
cur_fr_p4	sim/frv/cpu.h	/^  DI cur_fr_p4;$/;"	m	struct:__anon114
cur_fr_p6	sim/frv/cpu.h	/^  DI cur_fr_p6;$/;"	m	struct:__anon113
cur_fr_p6	sim/frv/cpu.h	/^  DI cur_fr_p6;$/;"	m	struct:__anon114
cur_frameoffset	gdb/v850-tdep.c	/^  int cur_frameoffset;	\/* Current frameoffset.  *\/$/;"	m	struct:pifsr	file:
cur_gr_complex	sim/frv/profile.h	/^  DI cur_gr_complex;$/;"	m	struct:__anon247
cur_inf	gdb/gnu-nat.c	/^cur_inf (void)$/;"	f	file:
cur_insn_cycles	sim/common/sim-profile.h	/^  unsigned long cur_insn_cycles;$/;"	m	struct:__anon655
cur_insn_type	include/opcode/score-datadep.h	/^  enum insn_type_for_dependency cur_insn_type;$/;"	m	struct:data_dependency	typeref:enum:data_dependency::insn_type_for_dependency
cur_match	zlib/contrib/masmx86/match686.asm	/^    cur_match       equ     dword ptr[esp+NbStack-0]$/;"	d
cur_media	sim/frv/cpu.h	/^  DI cur_media;$/;"	m	struct:__anon111
cur_offset	gdb/tracefile-tfile.c	/^static off_t cur_offset;$/;"	v	file:
cur_reg	include/opcode/score-datadep.h	/^  char cur_reg[6];$/;"	m	struct:data_dependency
cur_sc	gdb/gnu-nat.h	/^    int cur_sc;			\/* Implemented suspend count.  *\/$/;"	m	struct:proc
cur_sdx	gdb/mdebugread.c	/^static int cur_sdx;$/;"	v	file:
cur_source_string	gdb/gdbserver/tracepoint.c	/^static struct source_string *cur_source_string;$/;"	v	typeref:struct:source_string	file:
cur_src_end_addr	gdb/xcoffread.c	/^static CORE_ADDR cur_src_end_addr;$/;"	v	file:
cur_st	gdb/mdebugread.c	/^    struct symtab *cur_st;	\/* Current symtab.  *\/$/;"	m	struct:parse_stack	typeref:struct:parse_stack::symtab	file:
cur_step_action	gdb/gdbserver/tracepoint.c	/^static unsigned int cur_step_action;$/;"	v	file:
cur_thread	gdb/gnu-nat.c	/^cur_thread (void)$/;"	f	file:
cur_tok	gdb/cli/cli-utils.h	/^  const char *cur_tok () const$/;"	f	class:number_or_range_parser
cur_tok	gdb/tid-parse.c	/^tid_range_parser::cur_tok () const$/;"	f	class:tid_range_parser
cur_tpoint	gdb/gdbserver/tracepoint.c	/^static struct tracepoint *cur_tpoint;$/;"	v	typeref:struct:tracepoint	file:
cur_tsv	gdb/gdbserver/tracepoint.c	/^static struct trace_state_variable *cur_tsv;$/;"	v	typeref:struct:trace_state_variable	file:
cur_type	gdb/mdebugread.c	/^    struct type *cur_type;	\/* Type we parse fields for.  *\/$/;"	m	struct:parse_stack	typeref:struct:parse_stack::type	file:
curfile64_info	zlib/contrib/minizip/zip.c	/^} curfile64_info;$/;"	t	typeref:struct:__anon991	file:
curmatch	zlib/contrib/amd64/amd64-match.S	/^#define	curmatch	rsi$/;"	d
curmatch	zlib/contrib/asm686/match.S	/^#define	curmatch		60$/;"	d
curmatch	zlib/contrib/masmx86/match686.asm	/^curmatch    equ  esp + 60$/;"	d
curmatchd	zlib/contrib/amd64/amd64-match.S	/^#define	curmatchd	esi$/;"	d
curop	sim/cr16/gencode.c	/^static int curop=0;$/;"	v	file:
curop	sim/d10v/gencode.c	/^static int curop=0;$/;"	v	file:
currInsn	opcodes/crx-dis.c	/^static ins currInsn;$/;"	v	file:
curr_addr	sim/bfin/dv-bfin_dma.c	/^  bu32 curr_desc_ptr, curr_addr;$/;"	m	struct:bfin_dma	file:
curr_addr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 curr_desc_ptr, curr_addr;$/;"	m	struct:bfin_dma
curr_desc_ptr	sim/bfin/dv-bfin_dma.c	/^  bu32 curr_desc_ptr, curr_addr;$/;"	m	struct:bfin_dma	file:
curr_desc_ptr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 curr_desc_ptr, curr_addr;$/;"	m	struct:bfin_dma
curr_line	sim/bfin/gui.c	/^  int curr_line;$/;"	m	struct:gui_state	file:
curr_prefix	intl/relocatable.c	/^static char *curr_prefix;$/;"	v	file:
curr_prefix_len	intl/relocatable.c	/^static size_t curr_prefix_len;$/;"	v	file:
curr_quit_handler_target	gdb/remote.c	/^static remote_target *curr_quit_handler_target;$/;"	v	file:
current	bfd/coff-rs6000.c	/^  struct member_layout current;$/;"	m	struct:archive_iterator	typeref:struct:archive_iterator::member_layout	file:
current	bfd/elfxx-mips.c	/^  struct mips_got_info *current;$/;"	m	struct:mips_elf_got_per_bfd_arg	typeref:struct:mips_elf_got_per_bfd_arg::mips_got_info	file:
current	gdb/dictionary.h	/^  struct symbol *current;$/;"	m	struct:dict_iterator	typeref:struct:dict_iterator::symbol
current	gdb/gnulib/import/dirent-private.h	/^  HANDLE current;$/;"	m	struct:gl_directory
current	gdb/guile/scm-ports.c	/^  ULONGEST current;$/;"	m	struct:__anon1871	file:
current	gdb/linespec.c	/^    linespec_token current;$/;"	m	struct:ls_parser::__anon1799	file:
current	sim/common/cgen-trace.h	/^  char *current;$/;"	m	struct:__anon626
current	sim/frv/frv-sim.h	/^  unsigned current;$/;"	m	struct:frv_interrupt_timer
current	sim/igen/table.c	/^  open_table *current;$/;"	m	struct:_table	file:
current	sim/ppc/table.c	/^  open_table *current;$/;"	m	struct:_table	file:
currentDie	bfd/dwarf1.c	/^  bfd_byte *currentDie;$/;"	m	struct:dwarf1_debug	file:
current_abuf	sim/common/cgen-trace.c	/^static const struct argbuf *current_abuf;$/;"	v	typeref:struct:argbuf	file:
current_address	gdb/gnulib/import/alloca.c	/^    long current_address;       \/* Current stack segment address.  *\/$/;"	m	struct:stk_stat	file:
current_address	libiberty/alloca.c	/^    long current_address;	\/* Current stack segment address.  *\/$/;"	m	struct:stk_stat	file:
current_alignment	sim/common/sim-config.c	/^enum sim_alignments current_alignment;$/;"	v	typeref:enum:sim_alignments
current_alignment	sim/ppc/psim.c	/^int current_alignment;$/;"	v
current_arch_mask	opcodes/s390-dis.c	/^static int current_arch_mask = 0;$/;"	v	file:
current_arch_mask	opcodes/sparc-dis.c	/^static unsigned int current_arch_mask;$/;"	v	file:
current_bfd	sim/m32c/trace.c	/^static bfd *current_bfd;$/;"	v	file:
current_bfd	sim/rl78/trace.c	/^static bfd *       current_bfd = NULL;$/;"	v	file:
current_bfd	sim/rx/trace.c	/^static bfd *       current_bfd = NULL;$/;"	v	file:
current_bottom_of_stack	gdb/windows-tdep.c	/^    uint32_t current_bottom_of_stack;		\/* %fs:0x0008 *\/$/;"	m	struct:thread_information_block_32	file:
current_bottom_of_stack	gdb/windows-tdep.c	/^    uint64_t current_bottom_of_stack;		\/* %gs:0x0010 *\/$/;"	m	struct:thread_information_block_64	file:
current_btrace_conf	gdb/gdbserver/server.c	/^static struct btrace_config current_btrace_conf;$/;"	v	typeref:struct:btrace_config	file:
current_byte	sim/ppc/hw_ide.c	/^  int current_byte;$/;"	m	struct:_ide_controller	file:
current_catcher	gdb/common/common-exceptions.c	/^static struct catcher *current_catcher;$/;"	v	typeref:struct:catcher	file:
current_ccr_names	gdb/mep-tdep.c	/^current_ccr_names (void)$/;"	f	file:
current_command_ts	gdb/mi/mi-main.c	/^static struct mi_timestamp *current_command_ts;$/;"	v	typeref:struct:mi_timestamp	file:
current_completion	gdb/completer.c	/^static gdb_completer_state current_completion;$/;"	v	file:
current_context	gdb/mi/mi-main.c	/^static struct mi_parse *current_context;$/;"	v	typeref:struct:mi_parse	file:
current_cop_data_bus_width	gdb/mep-tdep.c	/^current_cop_data_bus_width (void)$/;"	f	file:
current_cp_abi	gdb/cp-abi.c	/^static struct cp_abi_ops current_cp_abi = { "", NULL };$/;"	v	typeref:struct:cp_abi_ops	file:
current_cpu_for_cb_callback	sim/cris/traps.c	/^static SIM_CPU *current_cpu_for_cb_callback;$/;"	v	file:
current_cr_is_float	gdb/mep-tdep.c	/^current_cr_is_float (void)$/;"	f	file:
current_cr_names	gdb/mep-tdep.c	/^current_cr_names (void)$/;"	f	file:
current_demangling_style	libiberty/cplus-dem.c	/^enum demangling_styles current_demangling_style = auto_demangling;$/;"	v	typeref:enum:demangling_styles
current_demangling_style_string	gdb/demangle.c	/^static const char *current_demangling_style_string;$/;"	v	file:
current_directory	gdb/gdbserver/server.c	/^char *current_directory;$/;"	v
current_directory	gdb/top.c	/^char *current_directory;$/;"	v
current_display_number	gdb/printcmd.c	/^static int current_display_number;$/;"	v	file:
current_drive	sim/ppc/hw_ide.c	/^  ide_drive *current_drive;$/;"	m	struct:_ide_controller	file:
current_emphasize_input	readline/examples/rlfe/rlfe.c	/^int current_emphasize_input;$/;"	v
current_entry	bfd/elf32-xtensa.c	/^  xlate_map_entry_t *current_entry;$/;"	m	struct:xlate_map_context_struct	file:
current_entry	include/opcode/cgen.h	/^  CGEN_KEYWORD_ENTRY *current_entry;$/;"	m	struct:__anon1389
current_environment	sim/ppc/psim.c	/^int current_environment;$/;"	v
current_event	gdb/gdbserver/win32-low.c	/^static DEBUG_EVENT current_event;$/;"	v	file:
current_event	gdb/windows-nat.c	/^static DEBUG_EVENT current_event;	\/* The current debug event from$/;"	v	file:
current_feature	gdb/xml-tdesc.c	/^  struct tdesc_feature *current_feature;$/;"	m	struct:tdesc_parsing_data	typeref:struct:tdesc_parsing_data::tdesc_feature	file:
current_file_ok	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T current_file_ok;      \/* flag about the usability of the current file*\/$/;"	m	struct:__anon995	file:
current_floating_point	sim/common/sim-config.c	/^int current_floating_point;$/;"	v
current_floating_point	sim/ppc/psim.c	/^int current_floating_point;$/;"	v
current_format	bfd/pef.h	/^  unsigned long current_format;$/;"	m	struct:bfd_pef_xlib_header
current_fp_model	gdb/arm-tdep.c	/^static const char *current_fp_model = "auto";$/;"	v	file:
current_got	bfd/elf32-m68k.c	/^  struct elf_m68k_got *current_got;$/;"	m	struct:elf_m68k_partition_multi_got_arg	typeref:struct:elf_m68k_partition_multi_got_arg::elf_m68k_got	file:
current_group	gdb/tui/tui-data.h	/^  struct reggroup *current_group;$/;"	m	struct:tui_data_info	typeref:struct:tui_data_info::reggroup
current_hash	include/opcode/cgen.h	/^  unsigned int current_hash;$/;"	m	struct:__anon1389
current_history	readline/history.c	/^current_history ()$/;"	f
current_host_byte_order	sim/ppc/psim.c	/^int current_host_byte_order;$/;"	v
current_in_service	sim/ppc/hw_opic.c	/^  opic_interrupt_source *current_in_service;$/;"	m	struct:_opic_interrupt_destination	file:
current_index	gdb/python/py-linetable.c	/^  int current_index;$/;"	m	struct:__anon2082	file:
current_inferior	gdb/gdbarch.sh	/^  current_inferior ()->gdbarch = new_gdbarch;$/;"	f
current_inferior	gdb/inferior.c	/^current_inferior (void)$/;"	f
current_inferior_	gdb/inferior.c	/^static struct inferior *current_inferior_ = NULL;$/;"	v	typeref:struct:inferior	file:
current_inferior_cwd	gdb/gdbserver/inferiors.c	/^static const char *current_inferior_cwd = NULL;$/;"	v	file:
current_insn	sim/common/cgen-trace.c	/^static const struct cgen_insn *current_insn;$/;"	v	typeref:struct:cgen_insn	file:
current_insn_addr	opcodes/dlx-dis.c	/^unsigned long imm26, imm16, func, current_insn_addr;$/;"	v
current_insn_ptr	gdb/gdbserver/ax.c	/^CORE_ADDR current_insn_ptr;$/;"	v
current_insn_size	sim/m68hc11/gencode.c	/^static int current_insn_size = 0;$/;"	v	file:
current_interp_named_p	gdb/interps.c	/^current_interp_named_p (const char *interp_name)$/;"	f
current_interp_set_logging	gdb/interps.c	/^current_interp_set_logging (ui_file_up logfile,$/;"	f
current_interpreter	gdb/interps.c	/^  struct interp *current_interpreter;$/;"	m	struct:ui_interp_info	typeref:struct:ui_interp_info::interp	file:
current_interpreter	gdb/interps.c	/^current_interpreter (void)$/;"	f
current_language	gdb/language.c	/^const struct language_defn *current_language = &unknown_language_defn;$/;"	v	typeref:struct:language_defn
current_layout	gdb/tui/tui-data.c	/^static enum tui_layout_type current_layout = UNDEFINED_LAYOUT;$/;"	v	typeref:enum:tui_layout_type	file:
current_level	gdb/ui-out.c	/^ui_out::current_level () const$/;"	f	class:ui_out
current_line	gdb/gdbthread.h	/^  int current_line = 0;$/;"	m	class:thread_info
current_line	sim/igen/table.c	/^current_line (open_table * file)$/;"	f	file:
current_lwp_ptid	gdb/gdbserver/linux-low.c	/^current_lwp_ptid (void)$/;"	f
current_lwp_ptid	gdb/linux-nat.c	/^current_lwp_ptid (void)$/;"	f
current_macro	readline/macro.c	/^static char *current_macro = (char *)NULL;$/;"	v	file:
current_macro_index	readline/macro.c	/^static int current_macro_index;$/;"	v	file:
current_macro_size	readline/macro.c	/^static int current_macro_size;$/;"	v	file:
current_me_module	gdb/mep-tdep.c	/^current_me_module (void)$/;"	f	file:
current_model	sim/ppc/psim.c	/^model_enum current_model = WITH_DEFAULT_MODEL;$/;"	v
current_model_issue	sim/ppc/psim.c	/^int current_model_issue = MODEL_ISSUE_IGNORE;$/;"	v
current_nto_target	gdb/nto-tdep.c	/^struct nto_target_ops current_nto_target;$/;"	v	typeref:struct:nto_target_ops
current_options	gdb/mep-tdep.c	/^current_options (void)$/;"	f	file:
current_pending	sim/ppc/hw_opic.c	/^  opic_interrupt_source *current_pending;$/;"	m	struct:_opic_interrupt_destination	file:
current_process	gdb/gdbserver/inferiors.c	/^current_process (void)$/;"	f
current_process_handle	gdb/gdbserver/win32-low.c	/^static HANDLE current_process_handle = NULL;$/;"	v	file:
current_process_handle	gdb/windows-nat.c	/^static HANDLE current_process_handle;	\/* Currently executing process *\/$/;"	v	file:
current_process_id	gdb/gdbserver/win32-low.c	/^static DWORD current_process_id = 0;$/;"	v	file:
current_program_space	gdb/progspace.c	/^struct program_space *current_program_space;$/;"	v	typeref:struct:program_space
current_ptid	gdb/gdbserver/gdbthread.h	201;"	d
current_ptr	include/objalloc.h	/^  char *current_ptr;$/;"	m	struct:objalloc
current_ptr	libiberty/objalloc.c	/^  char *current_ptr;$/;"	m	struct:objalloc_chunk	file:
current_readline_init_file	readline/bind.c	/^static const char *current_readline_init_file;$/;"	v	file:
current_readline_init_include_level	readline/bind.c	/^static int current_readline_init_include_level;$/;"	v	file:
current_readline_init_lineno	readline/bind.c	/^static int current_readline_init_lineno;$/;"	v	file:
current_regcache	gdb/regcache.c	/^std::forward_list<regcache *> regcache::current_regcache;$/;"	m	class:regcache	file:
current_regcache	gdb/regcache.h	/^  static std::forward_list<regcache *> current_regcache;$/;"	m	class:regcache
current_seh	gdb/windows-tdep.c	/^    uint32_t current_seh;			\/* %fs:0x0000 *\/$/;"	m	struct:thread_information_block_32	file:
current_seh	gdb/windows-tdep.c	/^    uint64_t current_seh;			\/* %gs:0x0000 *\/$/;"	m	struct:thread_information_block_64	file:
current_size	gdb/gnulib/import/alloca.c	/^    long current_size;          \/* Current stack segment size.  This$/;"	m	struct:stk_stat	file:
current_size	libiberty/alloca.c	/^    long current_size;		\/* Current stack segment size.  This$/;"	m	struct:stk_stat	file:
current_sos	gdb/solist.h	/^    struct so_list *(*current_sos) (void);$/;"	m	struct:target_so_ops	typeref:struct:target_so_ops::current_sos
current_source_end_addr	gdb/coffread.c	/^static CORE_ADDR current_source_end_addr;$/;"	v	file:
current_source_line	gdb/source.c	/^static int current_source_line;$/;"	v	file:
current_source_pspace	gdb/source.c	/^static struct program_space *current_source_pspace;$/;"	v	typeref:struct:program_space	file:
current_source_start_addr	gdb/coffread.c	/^static CORE_ADDR current_source_start_addr;$/;"	v	file:
current_source_symtab	gdb/source.c	/^static struct symtab *current_source_symtab;$/;"	v	typeref:struct:symtab	file:
current_space	include/objalloc.h	/^  unsigned int current_space;$/;"	m	struct:objalloc
current_state	gdb/ui-out.c	/^ui_out_table::state ui_out_table::current_state () const$/;"	f	class:ui_out_table
current_stdio	sim/common/sim-config.c	/^int current_stdio;$/;"	v
current_stdio	sim/ppc/psim.c	/^int current_stdio = DO_USE_STDIO;$/;"	v
current_step	gdb/gdbserver/tracepoint.c	/^  long current_step;$/;"	m	struct:wstep_state	file:
current_stop_id	gdb/infrun.c	/^static ULONGEST current_stop_id;$/;"	v	file:
current_subfile	gdb/buildsym.h	/^EXTERN struct subfile *current_subfile;$/;"	v	typeref:struct:subfile
current_symbol	gdb/stabsread.c	/^static struct symbol *current_symbol = NULL;$/;"	v	typeref:struct:symbol	file:
current_symtab	gdb/gdbthread.h	/^  struct symtab *current_symtab = NULL;$/;"	m	class:thread_info	typeref:struct:thread_info::symtab
current_target_byte_order	sim/common/sim-config.c	/^enum bfd_endian current_target_byte_order = BFD_ENDIAN_UNKNOWN;$/;"	v	typeref:enum:bfd_endian
current_target_byte_order	sim/ppc/psim.c	/^int current_target_byte_order;$/;"	v
current_target_desc	gdb/gdbserver/tdesc.c	/^current_target_desc (void)$/;"	f
current_target_desc	gdb/target-descriptions.c	485;"	d	file:
current_target_sections	gdb/progspace.h	239;"	d
current_target_so_ops	gdb/solib.c	/^struct target_so_ops *current_target_so_ops;$/;"	v	typeref:struct:target_so_ops
current_task_priority_register_N	sim/ppc/hw_opic.c	/^  current_task_priority_register_N,$/;"	e	enum:__anon914	file:
current_template	libiberty/cp-demangle.c	/^  const struct demangle_component *current_template;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::demangle_component	file:
current_thread	gdb/gdbserver/inferiors.c	/^struct thread_info *current_thread;$/;"	v	typeref:struct:thread_info
current_thread	gdb/windows-nat.c	/^static windows_thread_info *current_thread;	\/* Info on currently selected thread *\/$/;"	v	file:
current_thread_arch	gdb/regcache.c	/^static struct gdbarch *current_thread_arch;$/;"	v	typeref:struct:gdbarch	file:
current_thread_id	gdb/windows-tdep.c	/^    uint32_t current_thread_id;			\/* %fs:0x0024 *\/$/;"	m	struct:thread_information_block_32	file:
current_thread_id	gdb/windows-tdep.c	/^    uint64_t current_thread_id;			\/* %gs:0x0048 *\/$/;"	m	struct:thread_information_block_64	file:
current_thread_ptid	gdb/gdbserver/win32-low.c	/^current_thread_ptid (void)$/;"	f	file:
current_thread_ptid	gdb/regcache.c	/^static ptid_t current_thread_ptid;$/;"	v	file:
current_token	gdb/mi/mi-main.c	/^char *current_token;$/;"	v
current_top_of_stack	gdb/windows-tdep.c	/^    uint32_t current_top_of_stack; 		\/* %fs:0x0004 *\/$/;"	m	struct:thread_information_block_32	file:
current_top_of_stack	gdb/windows-tdep.c	/^    uint64_t current_top_of_stack; 		\/* %gs:0x0008 *\/$/;"	m	struct:thread_information_block_64	file:
current_top_target	gdb/target.c	/^current_top_target ()$/;"	f
current_trace_status	gdb/tracepoint.c	/^current_trace_status (void)$/;"	f
current_traceframe	gdb/gdbserver/server.h	/^  int current_traceframe = -1;$/;"	m	struct:client_state
current_traceframe_info	gdb/tracepoint.c	/^static traceframe_info_up current_traceframe_info;$/;"	v	file:
current_transfer	sim/ppc/hw_ide.c	/^  int current_transfer;$/;"	m	struct:_ide_controller	file:
current_type	gdb/xml-tdesc.c	/^  tdesc_type_with_fields *current_type;$/;"	m	struct:tdesc_parsing_data	file:
current_type_size	gdb/xml-tdesc.c	/^  int current_type_size;$/;"	m	struct:tdesc_parsing_data	file:
current_ui	gdb/event-top.c	/^struct ui *current_ui;$/;"	v	typeref:struct:ui
current_uiout	gdb/ui-out.h	39;"	d
current_version	bfd/mach-o.h	/^  unsigned long current_version;       \/* Library's current version number.  *\/$/;"	m	struct:bfd_mach_o_dylib_command
current_version	bfd/pef.h	/^  unsigned long current_version;$/;"	m	struct:bfd_pef_header
current_version	bfd/pef.h	/^  unsigned long current_version;$/;"	m	struct:bfd_pef_imported_library
current_version	bfd/pef.h	/^  unsigned long current_version;$/;"	m	struct:bfd_pef_xlib_header
current_version	include/mach-o/external.h	/^  unsigned char current_version[4];$/;"	m	struct:mach_o_dylib_command_external
current_vliw	opcodes/frv-opc.h	/^  VLIW_COMBO *           current_vliw;$/;"	m	struct:__anon4
current_watches	gdb/gdbserver/linux-mips-low.c	/^  struct mips_watchpoint *current_watches;$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::mips_watchpoint	file:
current_watches	gdb/loongarch-linux-nat.c	/^static struct loongarch_watchpoint *current_watches;$/;"	v	typeref:struct:loongarch_watchpoint	file:
current_watches	gdb/mips-linux-nat.c	/^static struct mips_watchpoint *current_watches;$/;"	v	typeref:struct:mips_watchpoint	file:
currently_reading_init_file	readline/bind.c	/^static int currently_reading_init_file;$/;"	v	file:
currently_reading_symtab	gdb/symfile.c	/^int currently_reading_symtab = 0;$/;"	v
currently_rescanning	gdb/macroexp.c	/^currently_rescanning (struct macro_name_list *list, const char *name)$/;"	f	file:
currently_stepping	gdb/infrun.c	/^currently_stepping (struct thread_info *tp)$/;"	f	file:
cursor	gdb/ia64-libunwind-tdep.c	/^  unw_cursor_t cursor;$/;"	m	struct:libunwind_frame_cache	file:
cus	gdb/dwarf2read.c	/^  const struct dwp_hash_table *cus = nullptr;$/;"	m	struct:dwp_file	typeref:struct:dwp_file::dwp_hash_table	file:
cus	gdb/dwarf2read.c	/^  htab_t cus;$/;"	m	struct:dwo_file	file:
custom_deprep_term_function	readline/examples/rlptytest.c	/^custom_deprep_term_function ()$/;"	f	file:
custom_opcode_overflow	include/opcode/nios2.h	/^  custom_opcode_overflow,$/;"	e	enum:overflow_type
custom_word_point	gdb/completer.h	/^  int custom_word_point () const$/;"	f	class:completion_tracker
cv	gdb/testsuite/gdb.base/gnu_vector.c	/^  VECTOR (sizeof(int), char) cv;$/;"	m	struct:__anon1968	file:
cv	gdb/testsuite/gdb.base/gnu_vector.c	/^  VECTOR (sizeof(int), char) cv;$/;"	m	union:__anon1967	file:
cv_s	gdb/testsuite/gdb.cp/local-static.c	/^const volatile S cv_s = {};$/;"	v
cv_with_space_id	gdb/c-exp.y	/^cv_with_space_id : const_or_volatile space_identifier const_or_volatile$/;"	l
cverdefs	bfd/elf-bfd.h	/^  unsigned int cverdefs;$/;"	m	struct:elf_obj_tdata
cverrefs	bfd/elf-bfd.h	/^  unsigned int cverrefs;$/;"	m	struct:elf_obj_tdata
cwd	gdb/inferior.h	/^  gdb::unique_xmalloc_ptr<char> cwd;$/;"	m	class:inferior
cx_reg	opcodes/i386-dis.c	/^  cx_reg,$/;"	e	enum:__anon42	file:
cxx_info	gdb/hppa-tdep.h	/^    unsigned int cxx_info:1;	\/* 23 *\/$/;"	m	struct:unwind_table_entry
cxx_try_catch	gdb/hppa-tdep.h	/^    unsigned int cxx_try_catch:1;	\/* 24 *\/$/;"	m	struct:unwind_table_entry
cycle_count	sim/rx/cpu.h	/^  unsigned long long cycle_count;$/;"	m	struct:__anon508
cycle_delay	sim/bfin/bfin-sim.h	/^  bu32 cycle_delay;$/;"	m	struct:bfin_cpu_state
cycle_to_string	sim/m68hc11/dv-m68hc11tim.c	/^cycle_to_string (sim_cpu *cpu, signed64 t, int flags)$/;"	f
cycles	include/opcode/d10v.h	/^  int cycles;$/;"	m	struct:d10v_opcode
cycles	opcodes/z8k-opc.h	/^  int cycles;$/;"	m	struct:__anon28
cycles	opcodes/z8kgen.c	/^  int cycles;$/;"	m	struct:op	file:
cycles	sim/avr/sim-main.h	/^  uint32_t cycles;$/;"	m	struct:_sim_cpu
cycles	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
cycles	sim/d10v/d10v_sim.h	/^  int cycles;$/;"	m	struct:simops
cycles	sim/frv/profile.c	/^  int cycles;$/;"	m	struct:__anon245	file:
cycles	sim/ft32/ft32-sim.h	/^  uint64_t cycles;$/;"	m	struct:ft32_cpu_state
cycles	sim/h8300/sim-main.h	/^  int cycles;$/;"	m	struct:__anon780
cycles	sim/m32c/main.c	/^static unsigned int cycles = 0;$/;"	v	file:
cycles	sim/mcore/sim-main.h	/^  int cycles;$/;"	m	struct:_sim_cpu
cycles	sim/microblaze/sim-main.h	/^  int		  cycles;$/;"	m	struct:microblaze_regset
cycles	sim/mips/sim-main.h	/^  sim_event *cycles;$/;"	m	struct:swatch
cycles	sim/rx/rx.c	/^cycles (int throughput)$/;"	f	file:
cycles	sim/rx/rx.c	320;"	d	file:
cycles	sim/sh/sim-main.h	/^    int cycles;$/;"	m	struct:__anon488::__anon489
cycles_high	include/opcode/m68hc11.h	/^  unsigned char  cycles_high;$/;"	m	struct:m68hc11_opcode
cycles_inc	sim/bfin/bfin-sim.c	/^cycles_inc (SIM_CPU *cpu, bu32 inc)$/;"	f	file:
cycles_low	include/opcode/m68hc11.h	/^  unsigned char  cycles_low;$/;"	m	struct:m68hc11_opcode
cycles_max	include/opcode/xgate.h	/^  unsigned char cycles_max;     \/* Maximum cpu cycles needed.  *\/$/;"	m	struct:xgate_opcode
cycles_min	include/opcode/xgate.h	/^  unsigned char cycles_min;     \/* Minimum cpu cycles needed.  *\/$/;"	m	struct:xgate_opcode
cycles_per_id	sim/rx/rx.c	/^static unsigned long long cycles_per_id[N_RXO][N_MAP];$/;"	v	file:
cycles_watchpoint	sim/common/sim-watch.h	/^  cycles_watchpoint,$/;"	e	enum:__anon619
cygwin_buf_t	gdb/windows-nat.c	/^    typedef wchar_t cygwin_buf_t;$/;"	t	file:
cygwin_exceptions	gdb/windows-nat.c	/^static int cygwin_exceptions = 0;$/;"	v	file:
cygwin_get_dr	gdb/windows-nat.c	/^cygwin_get_dr (int i)$/;"	f	file:
cygwin_get_dr6	gdb/windows-nat.c	/^cygwin_get_dr6 (void)$/;"	f	file:
cygwin_get_dr7	gdb/windows-nat.c	/^cygwin_get_dr7 (void)$/;"	f	file:
cygwin_load_end	gdb/windows-nat.c	/^  static CORE_ADDR cygwin_load_end;$/;"	v	file:
cygwin_load_start	gdb/windows-nat.c	/^  static CORE_ADDR cygwin_load_start;$/;"	v	file:
cygwin_set_dr	gdb/windows-nat.c	/^cygwin_set_dr (int i, CORE_ADDR addr)$/;"	f	file:
cygwin_set_dr7	gdb/windows-nat.c	/^cygwin_set_dr7 (unsigned long val)$/;"	f	file:
cylinder	bfd/ppcboot.c	/^  bfd_byte	cylinder;$/;"	m	struct:ppcboot_location	file:
cylinder	sim/ppc/pk_disklabel.c	/^  unsigned8 cylinder;$/;"	m	struct:ppcboot_location	file:
d	bfd/bfd.c	/^  double d;$/;"	m	union:_bfd_doprnt_args	file:
d	bfd/elf32-bfin.c	/^  } d;$/;"	m	struct:bfinfdpic_relocs_info	typeref:union:bfinfdpic_relocs_info::__anon1160	file:
d	bfd/elf32-frv.c	/^  } d;$/;"	m	struct:frvfdpic_relocs_info	typeref:union:frvfdpic_relocs_info::__anon1084	file:
d	bfd/elf32-score.c	/^  } d;$/;"	m	struct:score_got_entry	typeref:union:score_got_entry::__anon1018	file:
d	bfd/elf32-score7.c	/^  } d;$/;"	m	struct:score_got_entry	typeref:union:score_got_entry::__anon1156	file:
d	bfd/elf64-alpha.c	/^  struct ecoff_debug_info d;$/;"	m	struct:alpha_elf_find_line	typeref:struct:alpha_elf_find_line::ecoff_debug_info	file:
d	bfd/elfxx-mips.c	/^  struct ecoff_debug_info d;$/;"	m	struct:mips_elf_find_line	typeref:struct:mips_elf_find_line::ecoff_debug_info	file:
d	bfd/elfxx-mips.c	/^  } d;$/;"	m	struct:mips_got_entry	typeref:union:mips_got_entry::__anon1047	file:
d	bfd/mach-o.h	/^  unsigned short d;$/;"	m	struct:bfd_mach_o_source_version_command
d	gdb/bcache.c	/^  d;$/;"	m	struct:bstring	typeref:union:bstring::__anon1726	file:
d	gdb/block.h	/^  } d;$/;"	m	struct:block_iterator	typeref:union:block_iterator::__anon2093
d	gdb/dwarf2read.c	/^    } d {};$/;"	u	struct:allocate_on_obstack	file:
d	gdb/symtab.h	/^  const demangle_for_lookup_info &d () const$/;"	f	class:final
d	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^d (int i, double j)$/;"	f	file:
d	gdb/testsuite/gdb.base/bitfields.c	/^	  signed int   d : 1;$/;"	m	struct:internalvartest::__anon1971::__anon1972	file:
d	gdb/testsuite/gdb.base/callfuncs.c	/^  double d;$/;"	m	struct:struct1	file:
d	gdb/testsuite/gdb.base/dump.c	/^  int d;$/;"	m	struct:teststruct	file:
d	gdb/testsuite/gdb.base/funcargs.c	/^double d = 5.0;$/;"	v
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct4 {tA a; tB b; tC c; tD d; };$/;"	m	struct:struct4	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	m	struct:struct5	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
d	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
d	gdb/testsuite/gdb.base/varargs.c	/^int a,b,c,d;$/;"	v
d	gdb/testsuite/gdb.base/watch-bitfields.c	/^  char d:4;$/;"	m	struct:foo	file:
d	gdb/testsuite/gdb.cp/classes.cc	/^  int d;$/;"	m	class:D	file:
d	gdb/testsuite/gdb.cp/classes.cc	/^  int d;$/;"	m	class:mixed_protection_class	file:
d	gdb/testsuite/gdb.cp/classes.cc	/^  int d;$/;"	m	struct:mixed_protection_struct	file:
d	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type d;$/;"	m	class:D	file:
d	gdb/testsuite/gdb.cp/derivation2.cc	/^    value_type d;$/;"	m	class:D2	file:
d	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^      namespace d$/;"	n	namespace:a::b::c	file:
d	gdb/testsuite/gdb.cp/misc.cc	/^  int d;$/;"	m	class:D	file:
d	gdb/testsuite/gdb.cp/misc.cc	/^  int d;$/;"	m	class:mixed_protection_class	file:
d	gdb/testsuite/gdb.cp/misc.cc	/^  int d;$/;"	m	struct:mixed_protection_struct	file:
d	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int d;$/;"	m	class:D	file:
d	gdb/testsuite/gdb.cp/nsdecl.cc	/^int d;$/;"	v
d	gdb/testsuite/gdb.cp/typeid.cc	/^Derived d;$/;"	v
d	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int d;$/;"	m	class:D	file:
d	gdb/testsuite/gdb.cp/virtfunc.cc	/^D   d;$/;"	v
d	gdb/testsuite/gdb.dwarf2/dw2-dos-drive.S	/^d:$/;"	l
d	gdb/testsuite/gdb.dwarf2/dw2-empty-pc-range.S	/^d:$/;"	l
d	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^d:$/;"	l
d	gdb/testsuite/gdb.dwarf2/dw2-simple-locdesc.S	/^d:$/;"	l
d	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^  int d : 3;$/;"	m	struct:str	file:
d	gdb/testsuite/gdb.dwarf2/pr11465.S	/^d:$/;"	l
d	gdb/testsuite/gdb.fortran/derived-type.f90	/^    real :: d$/;"	k	type:bar
d	gdb/testsuite/gdb.guile/scm-type.c	/^  int d;$/;"	m	struct:C	file:
d	gdb/testsuite/gdb.guile/types-module.cc	/^derived d;$/;"	v
d	gdb/testsuite/gdb.mi/mi-var-child.c	/^        int d;$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2044	file:
d	gdb/testsuite/gdb.mi/mi-var-child.c	/^    enum foo d;$/;"	m	union:_struct_decl::__anon2041	typeref:enum:_struct_decl::__anon2041::foo	file:
d	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^    int d;$/;"	m	struct:Anonymous::__anon2036	file:
d	gdb/testsuite/gdb.mi/var-cmd.c	/^        int d;$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2049	file:
d	gdb/testsuite/gdb.mi/var-cmd.c	/^      int d;$/;"	m	union:anonymous::__anon2051::__anon2052	file:
d	gdb/testsuite/gdb.mi/var-cmd.c	/^    enum foo d;$/;"	m	union:_struct_decl::__anon2046	typeref:enum:_struct_decl::__anon2046::foo	file:
d	gdb/testsuite/gdb.python/py-explore.c	/^  double d;$/;"	m	struct:SimpleStruct	file:
d	gdb/testsuite/gdb.python/py-explore.c	/^  double d;$/;"	m	union:SimpleUnion	file:
d	gdb/testsuite/gdb.python/py-type.c	/^  int d;$/;"	m	struct:C	file:
d	gdb/testsuite/gdb.server/wrapper.c	/^static char *d = NULL;$/;"	v	file:
d	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char d : 1;$/;"	m	struct:t	file:
d	gdb/testsuite/gdb.trace/unavailable.cc	/^  int d, ef;$/;"	m	struct:StructB	file:
d	gdb/testsuite/gdb.trace/unavailable.cc	/^  unsigned int d;$/;"	m	struct:StructRef	file:
d	include/objalloc.h	/^struct objalloc_align { char x; double d; };$/;"	m	struct:objalloc_align
d	opcodes/aarch64-opc.c	/^  double   d;$/;"	m	union:__anon13	file:
d	opcodes/i386-opc.h	/^  unsigned int d:1;$/;"	m	struct:i386_opcode_modifier
d	opcodes/ns32k-dis.c	/^  double d;$/;"	m	union:__anon1	file:
d	sim/aarch64/cpustate.h	/^  double       d;$/;"	m	union:FRegisterValue
d	sim/arm/maverick.c	/^  double d;$/;"	m	union:__anon783	file:
d	sim/common/sim-fpu.c	/^  double d;$/;"	m	union:__anon659	file:
d	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (double) sim_fpu_2d (const sim_fpu *d);$/;"	v
d	sim/m68hc11/sim-main.h	/^    unsigned short      d;$/;"	m	struct:m6811_regs
d	sim/rl78/cpu.c	/^  unsigned char d;$/;"	m	struct:__anon835	file:
d	sim/rx/fpu.c	/^  double d;$/;"	m	union:__anon506	file:
d	sim/sh/sim-main.h	/^	double d[8];$/;"	m	union:__anon488::__anon489::fregs_u
d	sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c	/^static volatile struct bfin_dma *d = (void *)MDMA_D1_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
d	sim/testsuite/sim/bfin/mdma-32bit-1d.c	/^static volatile struct bfin_dma *d = (void *)MDMA_D0_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
d	sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c	/^static volatile struct bfin_dma *d = (void *)MDMA_D1_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
d	sim/testsuite/sim/bfin/mdma-8bit-1d.c	/^static volatile struct bfin_dma *d = (void *)MDMA_D0_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
d1	gdb/testsuite/gdb.cp/class2.cc	/^  int d1;$/;"	m	class:D	file:
d10v_debug	sim/d10v/interp.c	/^int d10v_debug;$/;"	v
d10v_info_to_howto_rel	bfd/elf32-d10v.c	/^d10v_info_to_howto_rel (bfd *abfd,$/;"	f	file:
d10v_memory	sim/d10v/d10v_sim.h	/^struct d10v_memory$/;"	s
d10v_opcode	include/opcode/d10v.h	/^struct d10v_opcode$/;"	s
d10v_opcodes	opcodes/d10v-opc.c	/^const struct d10v_opcode d10v_opcodes[] = {$/;"	v	typeref:struct:d10v_opcode
d10v_operand	include/opcode/d10v.h	/^struct d10v_operand$/;"	s
d10v_operands	opcodes/d10v-opc.c	/^const struct d10v_operand d10v_operands[] =$/;"	v	typeref:struct:d10v_operand
d10v_pc_get	sim/d10v/interp.c	/^d10v_pc_get (sim_cpu *cpu)$/;"	f	file:
d10v_pc_set	sim/d10v/interp.c	/^d10v_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
d10v_predefined_registers	opcodes/d10v-opc.c	/^const struct pd_reg d10v_predefined_registers[] =$/;"	v	typeref:struct:pd_reg
d10v_reg_fetch	sim/d10v/interp.c	/^d10v_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
d10v_reg_name_cnt	opcodes/d10v-opc.c	/^d10v_reg_name_cnt (void)$/;"	f
d10v_reg_store	sim/d10v/interp.c	/^d10v_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
d10v_reloc_map	bfd/elf32-d10v.c	/^static const struct d10v_reloc_map d10v_reloc_map[] =$/;"	v	typeref:struct:d10v_reloc_map	file:
d10v_reloc_map	bfd/elf32-d10v.c	/^struct d10v_reloc_map$/;"	s	file:
d10v_ts2_info	bfd/cpu-d10v.c	/^static const bfd_arch_info_type d10v_ts2_info =$/;"	v	file:
d10v_ts3_info	bfd/cpu-d10v.c	/^static const bfd_arch_info_type d10v_ts3_info =$/;"	v	file:
d128	gdb/testsuite/gdb.base/dfp-test.c	/^volatile _Decimal128 d128;$/;"	v
d128_t	gdb/testsuite/gdb.base/dfp-test.c	/^typedef _Decimal128 d128_t;$/;"	t	file:
d128_t2	gdb/testsuite/gdb.base/dfp-test.c	/^typedef d128_t d128_t2;$/;"	t	file:
d1p5	sim/testsuite/sim/aarch64/fcvtl.s	/^d1p5:$/;"	l
d1p5	sim/testsuite/sim/aarch64/fcvtz.s	/^d1p5:$/;"	l
d2	gdb/testsuite/gdb.base/gnu_vector.c	/^double2 d2 = {1, 2};$/;"	v
d2	gdb/testsuite/gdb.python/lib-types.cc	/^		int d2;$/;"	m	union:A::__anon1946	file:
d2b	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b[] = {  $/;"	v
d2b2	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b2[] = {  $/;"	v
d2b3	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b3[] = {  $/;"	v
d2b4	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b4[] = {  $/;"	v
d2b5	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b5[] = {  $/;"	v
d2b6	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT64 d2b6[] = {  $/;"	v
d2utable	libdecnumber/decNumber.c	/^const uByte d2utable[DECMAXD2U+1]=D2UTABLE;$/;"	v
d2utable	libdecnumber/decNumberSymbols.h	68;"	d
d3	gdb/testsuite/gdb.python/lib-types.cc	/^		int d3;$/;"	m	union:A::__anon1946	file:
d30v_cc_names	opcodes/d30v-opc.c	/^const char *d30v_cc_names[] =$/;"	v
d30v_ecc_names	opcodes/d30v-opc.c	/^const char *d30v_ecc_names[] =$/;"	v
d30v_format	include/opcode/d30v.h	/^struct d30v_format$/;"	s
d30v_format_table	opcodes/d30v-opc.c	/^const struct d30v_format d30v_format_table[] =$/;"	v	typeref:struct:d30v_format
d30v_info_to_howto_rel	bfd/elf32-d30v.c	/^d30v_info_to_howto_rel (bfd *abfd,$/;"	f	file:
d30v_info_to_howto_rela	bfd/elf32-d30v.c	/^d30v_info_to_howto_rela (bfd *abfd,$/;"	f	file:
d30v_insn	include/opcode/d30v.h	/^struct d30v_insn$/;"	s
d30v_opcode	include/opcode/d30v.h	/^struct d30v_opcode$/;"	s
d30v_opcode_table	opcodes/d30v-opc.c	/^const struct d30v_opcode d30v_opcode_table[] =$/;"	v	typeref:struct:d30v_opcode
d30v_operand	include/opcode/d30v.h	/^struct d30v_operand$/;"	s
d30v_operand_table	opcodes/d30v-opc.c	/^const struct d30v_operand d30v_operand_table[] =$/;"	v	typeref:struct:d30v_operand
d30v_reloc_map	bfd/elf32-d30v.c	/^static const struct d30v_reloc_map d30v_reloc_map[] =$/;"	v	typeref:struct:d30v_reloc_map	file:
d30v_reloc_map	bfd/elf32-d30v.c	/^struct d30v_reloc_map$/;"	s	file:
d32	gdb/testsuite/gdb.base/dfp-test.c	/^volatile _Decimal32 d32;$/;"	v
d32_t	gdb/testsuite/gdb.base/dfp-test.c	/^typedef _Decimal32 d32_t;$/;"	t	file:
d32_t2	gdb/testsuite/gdb.base/dfp-test.c	/^typedef d32_t d32_t2;$/;"	t	file:
d64	gdb/testsuite/gdb.base/dfp-test.c	/^volatile _Decimal64 d64;$/;"	v
d64_t	gdb/testsuite/gdb.base/dfp-test.c	/^typedef _Decimal64 d64_t;$/;"	t	file:
d64_t2	gdb/testsuite/gdb.base/dfp-test.c	/^typedef d64_t d64_t2;$/;"	t	file:
d_abi_tags	libiberty/cp-demangle.c	/^d_abi_tags (struct d_info *di, struct demangle_component *dc)$/;"	f	file:
d_add_substitution	libiberty/cp-demangle.c	/^d_add_substitution (struct d_info *di, struct demangle_component *dc)$/;"	f	file:
d_advance	libiberty/cp-demangle.h	/^d_advance (struct d_info *di, int i)$/;"	f
d_advance	libiberty/cp-demangle.h	135;"	d
d_append_buffer	libiberty/cp-demangle.c	/^d_append_buffer (struct d_print_info *dpi, const char *s, size_t l)$/;"	f	file:
d_append_char	libiberty/cp-demangle.c	/^d_append_char (struct d_print_info *dpi, char c)$/;"	f	file:
d_append_num	libiberty/cp-demangle.c	/^d_append_num (struct d_print_info *dpi, int l)$/;"	f	file:
d_append_string	libiberty/cp-demangle.c	/^d_append_string (struct d_print_info *dpi, const char *s)$/;"	f	file:
d_args_length	libiberty/cp-demangle.c	/^d_args_length (struct d_print_info *dpi, const struct demangle_component *dc)$/;"	f	file:
d_array_type	libiberty/cp-demangle.c	/^d_array_type (struct d_info *di)$/;"	f	file:
d_backtrack	libiberty/cp-demangle.c	/^d_backtrack (struct d_info *di, struct d_info_checkpoint *checkpoint)$/;"	f	file:
d_bare_function_type	libiberty/cp-demangle.c	/^d_bare_function_type (struct d_info *di, int has_return_type)$/;"	f	file:
d_buf	zlib/deflate.h	/^    ushf *d_buf;$/;"	m	struct:internal_state
d_builtin_type_print	libiberty/cp-demangle.h	/^enum d_builtin_type_print$/;"	g
d_call_offset	libiberty/cp-demangle.c	/^d_call_offset (struct d_info *di, int c)$/;"	f	file:
d_check_char	libiberty/cp-demangle.h	137;"	d
d_checkpoint	libiberty/cp-demangle.c	/^d_checkpoint (struct d_info *di, struct d_info_checkpoint *checkpoint)$/;"	f	file:
d_class_enum_type	libiberty/cp-demangle.c	/^d_class_enum_type (struct d_info *di)$/;"	f	file:
d_clone_suffix	libiberty/cp-demangle.c	/^d_clone_suffix (struct d_info *di, struct demangle_component *encoding)$/;"	f	file:
d_code	zlib/deflate.h	308;"	d
d_compact_number	libiberty/cp-demangle.c	/^d_compact_number (struct d_info *di)$/;"	f	file:
d_component_stack	libiberty/cp-demangle.c	/^struct d_component_stack$/;"	s	file:
d_count_templates_scopes	libiberty/cp-demangle.c	/^d_count_templates_scopes (int *num_templates, int *num_scopes,$/;"	f	file:
d_ctor_dtor_name	libiberty/cp-demangle.c	/^d_ctor_dtor_name (struct d_info *di)$/;"	f	file:
d_cv_qualifiers	libiberty/cp-demangle.c	/^d_cv_qualifiers (struct d_info *di,$/;"	f	file:
d_demangle	gdb/d-lang.c	/^d_demangle (const char *symbol, int options)$/;"	f
d_demangle	libiberty/cp-demangle.c	/^d_demangle (const char *mangled, int options, size_t *palc)$/;"	f	file:
d_demangle_callback	libiberty/cp-demangle.c	/^d_demangle_callback (const char *mangled, int options,$/;"	f	file:
d_desc	zlib/deflate.h	/^    struct tree_desc_s d_desc;               \/* desc. for distance tree *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::tree_desc_s
d_discriminator	libiberty/cp-demangle.c	/^d_discriminator (struct d_info *di)$/;"	f	file:
d_dump	libiberty/cp-demangle.c	/^d_dump (struct demangle_component *dc, int indent)$/;"	f	file:
d_encoding	libiberty/cp-demangle.c	/^d_encoding (struct d_info *di, int top_level)$/;"	f	file:
d_entire_prefix_len	gdb/d-namespace.c	/^d_entire_prefix_len (const char *name)$/;"	f	file:
d_expr_primary	libiberty/cp-demangle.c	/^d_expr_primary (struct d_info *di)$/;"	f	file:
d_expression	libiberty/cp-demangle.c	/^d_expression (struct d_info *di)$/;"	f	file:
d_expression_1	libiberty/cp-demangle.c	/^d_expression_1 (struct d_info *di)$/;"	f	file:
d_exprlist	libiberty/cp-demangle.c	/^d_exprlist (struct d_info *di, char terminator)$/;"	f	file:
d_extensions	gdb/d-lang.c	/^static const char *d_extensions[] =$/;"	v	file:
d_fileno	readline/posixdir.h	50;"	d
d_find_first_component	gdb/d-namespace.c	/^d_find_first_component (const char *name)$/;"	f	file:
d_find_pack	libiberty/cp-demangle.c	/^d_find_pack (struct d_print_info *dpi,$/;"	f	file:
d_function_type	libiberty/cp-demangle.c	/^d_function_type (struct d_info *di)$/;"	f	file:
d_get_saved_scope	libiberty/cp-demangle.c	/^d_get_saved_scope (struct d_print_info *dpi,$/;"	f	file:
d_growable_string	libiberty/cp-demangle.c	/^struct d_growable_string$/;"	s	file:
d_growable_string_append_buffer	libiberty/cp-demangle.c	/^d_growable_string_append_buffer (struct d_growable_string *dgs,$/;"	f	file:
d_growable_string_callback_adapter	libiberty/cp-demangle.c	/^d_growable_string_callback_adapter (const char *s, size_t l, void *opaque)$/;"	f	file:
d_growable_string_init	libiberty/cp-demangle.c	/^d_growable_string_init (struct d_growable_string *dgs, size_t estimate)$/;"	f	file:
d_growable_string_resize	libiberty/cp-demangle.c	/^d_growable_string_resize (struct d_growable_string *dgs, size_t need)$/;"	f	file:
d_identifier	libiberty/cp-demangle.c	/^d_identifier (struct d_info *di, int len)$/;"	f	file:
d_index	include/coff/alpha.h	/^	unsigned char	d_index[4];$/;"	m	struct:dnr_ext
d_index	include/coff/mips.h	/^	unsigned char	d_index[4];$/;"	m	struct:dnr_ext
d_index_template_argument	libiberty/cp-demangle.c	/^d_index_template_argument (struct demangle_component *args, int i)$/;"	f	file:
d_info	libiberty/cp-demangle.h	/^struct d_info$/;"	s
d_info_checkpoint	libiberty/cp-demangle.c	/^struct d_info_checkpoint$/;"	s	file:
d_java_resource	libiberty/cp-demangle.c	/^d_java_resource (struct d_info *di)$/;"	f	file:
d_lambda	libiberty/cp-demangle.c	/^d_lambda (struct d_info *di)$/;"	f	file:
d_language_arch_info	gdb/d-lang.c	/^d_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
d_language_defn	gdb/d-lang.c	/^extern const struct language_defn d_language_defn =$/;"	v	typeref:struct:language_defn
d_last_char	libiberty/cp-demangle.c	/^d_last_char (struct d_print_info *dpi)$/;"	f	file:
d_left	gdb/cp-support.c	41;"	d	file:
d_left	libiberty/cp-demangle.c	246;"	d	file:
d_local_name	libiberty/cp-demangle.c	/^d_local_name (struct d_info *di)$/;"	f	file:
d_lookup_nested_symbol	gdb/d-namespace.c	/^d_lookup_nested_symbol (struct type *parent_type,$/;"	f
d_lookup_symbol	gdb/d-namespace.c	/^d_lookup_symbol (const struct language_defn *langdef,$/;"	f	file:
d_lookup_symbol_imports	gdb/d-namespace.c	/^d_lookup_symbol_imports (const char *scope, const char *name,$/;"	f	file:
d_lookup_symbol_in_module	gdb/d-namespace.c	/^d_lookup_symbol_in_module (const char *module, const char *name,$/;"	f	file:
d_lookup_symbol_module	gdb/d-namespace.c	/^d_lookup_symbol_module (const char *scope, const char *name,$/;"	f	file:
d_lookup_symbol_nonlocal	gdb/d-namespace.c	/^d_lookup_symbol_nonlocal (const struct language_defn *langdef,$/;"	f
d_lookup_template_argument	libiberty/cp-demangle.c	/^d_lookup_template_argument (struct d_print_info *dpi,$/;"	f	file:
d_main_name	gdb/d-lang.c	/^d_main_name (void)$/;"	f
d_make_builtin_type	libiberty/cp-demangle.c	/^d_make_builtin_type (struct d_info *di,$/;"	f	file:
d_make_character	libiberty/cp-demangle.c	/^d_make_character (struct d_info *di, int c)$/;"	f	file:
d_make_comp	libiberty/cp-demangle.c	/^d_make_comp (struct d_info *di, enum demangle_component_type type,$/;"	f	file:
d_make_ctor	libiberty/cp-demangle.c	/^d_make_ctor (struct d_info *di, enum gnu_v3_ctor_kinds kind,$/;"	f	file:
d_make_default_arg	libiberty/cp-demangle.c	/^d_make_default_arg (struct d_info *di, int num,$/;"	f	file:
d_make_demangle_mangled_name	libiberty/cp-demangle.c	/^d_make_demangle_mangled_name (struct d_info *di, const char *s)$/;"	f	file:
d_make_dtor	libiberty/cp-demangle.c	/^d_make_dtor (struct d_info *di, enum gnu_v3_dtor_kinds kind,$/;"	f	file:
d_make_empty	libiberty/cp-demangle.c	/^d_make_empty (struct d_info *di)$/;"	f	file:
d_make_extended_operator	libiberty/cp-demangle.c	/^d_make_extended_operator (struct d_info *di, int args,$/;"	f	file:
d_make_function_param	libiberty/cp-demangle.c	/^d_make_function_param (struct d_info *di, int i)$/;"	f	file:
d_make_name	libiberty/cp-demangle.c	/^d_make_name (struct d_info *di, const char *s, int len)$/;"	f	file:
d_make_operator	libiberty/cp-demangle.c	/^d_make_operator (struct d_info *di, const struct demangle_operator_info *op)$/;"	f	file:
d_make_sub	libiberty/cp-demangle.c	/^d_make_sub (struct d_info *di, const char *name, int len)$/;"	f	file:
d_make_template_param	libiberty/cp-demangle.c	/^d_make_template_param (struct d_info *di, int i)$/;"	f	file:
d_maybe_print_fold_expression	libiberty/cp-demangle.c	/^d_maybe_print_fold_expression (struct d_print_info *dpi, int options,$/;"	f	file:
d_mode	opcodes/i386-dis.c	/^  d_mode,$/;"	e	enum:__anon42	file:
d_name	gdb/gnulib/import/dirent.in.h	/^  char d_name[1];$/;"	m	struct:dirent
d_name	libiberty/cp-demangle.c	/^d_name (struct d_info *di)$/;"	f	file:
d_nested_name	libiberty/cp-demangle.c	/^d_nested_name (struct d_info *di)$/;"	f	file:
d_next_char	libiberty/cp-demangle.h	138;"	d
d_number	libiberty/cp-demangle.c	/^d_number (struct d_info *di)$/;"	f	file:
d_number_component	libiberty/cp-demangle.c	/^d_number_component (struct d_info *di)$/;"	f	file:
d_op_print_tab	gdb/d-lang.c	/^static const struct op_print d_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
d_operator_name	libiberty/cp-demangle.c	/^d_operator_name (struct d_info *di)$/;"	f	file:
d_pack_length	libiberty/cp-demangle.c	/^d_pack_length (const struct demangle_component *dc)$/;"	f	file:
d_pad	gdb/mipsread.c	/^  unsigned char d_pad[4];	\/* Pad to long word boundary.  *\/$/;"	m	struct:__anon1888	file:
d_parmlist	libiberty/cp-demangle.c	/^d_parmlist (struct d_info *di)$/;"	f	file:
d_peek_char	libiberty/cp-demangle.h	132;"	d
d_peek_next_char	libiberty/cp-demangle.h	/^d_peek_next_char (const struct d_info *di)$/;"	f
d_peek_next_char	libiberty/cp-demangle.h	134;"	d
d_pointer_to_member_type	libiberty/cp-demangle.c	/^d_pointer_to_member_type (struct d_info *di)$/;"	f	file:
d_prefix	libiberty/cp-demangle.c	/^d_prefix (struct d_info *di)$/;"	f	file:
d_primitive_type_bool	gdb/d-lang.c	/^  d_primitive_type_bool,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_byte	gdb/d-lang.c	/^  d_primitive_type_byte,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_cdouble	gdb/d-lang.c	/^  d_primitive_type_cdouble,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_cent	gdb/d-lang.c	/^  d_primitive_type_cent,    \/* Signed 128 bit integer.  *\/$/;"	e	enum:d_primitive_types	file:
d_primitive_type_cfloat	gdb/d-lang.c	/^  d_primitive_type_cfloat,  \/* Complex number of two float values.  *\/$/;"	e	enum:d_primitive_types	file:
d_primitive_type_char	gdb/d-lang.c	/^  d_primitive_type_char,    \/* Unsigned character types.  *\/$/;"	e	enum:d_primitive_types	file:
d_primitive_type_creal	gdb/d-lang.c	/^  d_primitive_type_creal,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_dchar	gdb/d-lang.c	/^  d_primitive_type_dchar,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_double	gdb/d-lang.c	/^  d_primitive_type_double,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_float	gdb/d-lang.c	/^  d_primitive_type_float,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_idouble	gdb/d-lang.c	/^  d_primitive_type_idouble,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ifloat	gdb/d-lang.c	/^  d_primitive_type_ifloat,  \/* Imaginary float types.  *\/$/;"	e	enum:d_primitive_types	file:
d_primitive_type_int	gdb/d-lang.c	/^  d_primitive_type_int,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ireal	gdb/d-lang.c	/^  d_primitive_type_ireal,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_long	gdb/d-lang.c	/^  d_primitive_type_long,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_real	gdb/d-lang.c	/^  d_primitive_type_real,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_short	gdb/d-lang.c	/^  d_primitive_type_short,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ubyte	gdb/d-lang.c	/^  d_primitive_type_ubyte,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ucent	gdb/d-lang.c	/^  d_primitive_type_ucent,   \/* Unsigned 128 bit integer.  *\/$/;"	e	enum:d_primitive_types	file:
d_primitive_type_uint	gdb/d-lang.c	/^  d_primitive_type_uint,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ulong	gdb/d-lang.c	/^  d_primitive_type_ulong,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_ushort	gdb/d-lang.c	/^  d_primitive_type_ushort,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_void	gdb/d-lang.c	/^  d_primitive_type_void,$/;"	e	enum:d_primitive_types	file:
d_primitive_type_wchar	gdb/d-lang.c	/^  d_primitive_type_wchar,$/;"	e	enum:d_primitive_types	file:
d_primitive_types	gdb/d-lang.c	/^enum d_primitive_types {$/;"	g	file:
d_print_array_type	libiberty/cp-demangle.c	/^d_print_array_type (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_cast	libiberty/cp-demangle.c	/^d_print_cast (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_comp	libiberty/cp-demangle.c	/^d_print_comp (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_comp_inner	libiberty/cp-demangle.c	/^d_print_comp_inner (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_conversion	libiberty/cp-demangle.c	/^d_print_conversion (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_error	libiberty/cp-demangle.c	/^d_print_error (struct d_print_info *dpi)$/;"	f	file:
d_print_expr_op	libiberty/cp-demangle.c	/^d_print_expr_op (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_flush	libiberty/cp-demangle.c	/^d_print_flush (struct d_print_info *dpi)$/;"	f	file:
d_print_function_type	libiberty/cp-demangle.c	/^d_print_function_type (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_info	libiberty/cp-demangle.c	/^struct d_print_info$/;"	s	file:
d_print_init	libiberty/cp-demangle.c	/^d_print_init (struct d_print_info *dpi, demangle_callbackref callback,$/;"	f	file:
d_print_java_identifier	libiberty/cp-demangle.c	/^d_print_java_identifier (struct d_print_info *dpi, const char *name, int len)$/;"	f	file:
d_print_mod	libiberty/cp-demangle.c	/^d_print_mod (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_mod	libiberty/cp-demangle.c	/^struct d_print_mod$/;"	s	file:
d_print_mod_list	libiberty/cp-demangle.c	/^d_print_mod_list (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_saw_error	libiberty/cp-demangle.c	/^d_print_saw_error (struct d_print_info *dpi)$/;"	f	file:
d_print_subexpr	libiberty/cp-demangle.c	/^d_print_subexpr (struct d_print_info *dpi, int options,$/;"	f	file:
d_print_template	libiberty/cp-demangle.c	/^struct d_print_template$/;"	s	file:
d_printing	include/demangle.h	/^  int d_printing;$/;"	m	struct:demangle_component
d_ptr	gdb/mipsread.c	/^    unsigned char d_ptr[8];	\/* Pointer value.  *\/$/;"	m	union:__anon1888::__anon1889	file:
d_ptr	include/elf/external.h	/^    unsigned char	d_ptr[4];$/;"	m	union:__anon1455::__anon1456
d_ptr	include/elf/external.h	/^    unsigned char	d_ptr[8];$/;"	m	union:__anon1457::__anon1458
d_ptr	include/elf/internal.h	/^    bfd_vma	d_ptr;$/;"	m	union:elf_internal_dyn::__anon1431
d_ref_qualifier	libiberty/cp-demangle.c	/^d_ref_qualifier (struct d_info *di, struct demangle_component *sub)$/;"	f	file:
d_rfd	include/coff/alpha.h	/^	unsigned char	d_rfd[4];$/;"	m	struct:dnr_ext
d_rfd	include/coff/mips.h	/^	unsigned char	d_rfd[4];$/;"	m	struct:dnr_ext
d_right	gdb/cp-support.c	42;"	d	file:
d_right	libiberty/cp-demangle.c	247;"	d	file:
d_save_scope	libiberty/cp-demangle.c	/^d_save_scope (struct d_print_info *dpi,$/;"	f	file:
d_saved_scope	libiberty/cp-demangle.c	/^struct d_saved_scope$/;"	s	file:
d_scalar_mode	opcodes/i386-dis.c	/^  d_scalar_mode,$/;"	e	enum:__anon42	file:
d_scalar_swap_mode	opcodes/i386-dis.c	/^  d_scalar_swap_mode,$/;"	e	enum:__anon42	file:
d_sniff_from_mangled_name	gdb/d-lang.c	/^d_sniff_from_mangled_name (const char *mangled, char **demangled)$/;"	f	file:
d_source_name	libiberty/cp-demangle.c	/^d_source_name (struct d_info *di)$/;"	f	file:
d_special_name	libiberty/cp-demangle.c	/^d_special_name (struct d_info *di)$/;"	f	file:
d_standard_sub_info	libiberty/cp-demangle.c	/^struct d_standard_sub_info$/;"	s	file:
d_str	libiberty/cp-demangle.h	139;"	d
d_substitution	libiberty/cp-demangle.c	/^d_substitution (struct d_info *di, int prefix)$/;"	f	file:
d_swap_mode	opcodes/i386-dis.c	/^  d_swap_mode,$/;"	e	enum:__anon42	file:
d_tag	gdb/mipsread.c	/^  unsigned char d_tag[4];	\/* Tag.  *\/$/;"	m	struct:__anon1888	file:
d_tag	include/elf/external.h	/^  unsigned char	d_tag[4];		\/* entry tag value *\/$/;"	m	struct:__anon1455
d_tag	include/elf/external.h	/^  unsigned char	d_tag[8];		\/* entry tag value *\/$/;"	m	struct:__anon1457
d_tag	include/elf/internal.h	/^  bfd_vma d_tag;		\/* entry tag value *\/$/;"	m	struct:elf_internal_dyn
d_template_arg	libiberty/cp-demangle.c	/^d_template_arg (struct d_info *di)$/;"	f	file:
d_template_args	libiberty/cp-demangle.c	/^d_template_args (struct d_info *di)$/;"	f	file:
d_template_args_1	libiberty/cp-demangle.c	/^d_template_args_1 (struct d_info *di)$/;"	f	file:
d_template_param	libiberty/cp-demangle.c	/^d_template_param (struct d_info *di)$/;"	f	file:
d_type	gdb/gnulib/import/dirent.in.h	/^  char d_type;$/;"	m	struct:dirent
d_type_data	gdb/d-lang.c	/^static struct gdbarch_data *d_type_data;$/;"	v	typeref:struct:gdbarch_data	file:
d_un	gdb/mipsread.c	/^  d_un;$/;"	m	struct:__anon1888	typeref:union:__anon1888::__anon1889	file:
d_un	include/elf/external.h	/^  } d_un;$/;"	m	struct:__anon1455	typeref:union:__anon1455::__anon1456
d_un	include/elf/external.h	/^  } d_un;$/;"	m	struct:__anon1457	typeref:union:__anon1457::__anon1458
d_un	include/elf/internal.h	/^  } d_un;$/;"	m	struct:elf_internal_dyn	typeref:union:elf_internal_dyn::__anon1431
d_unnamed_type	libiberty/cp-demangle.c	/^d_unnamed_type (struct d_info *di)$/;"	f	file:
d_unqualified_name	libiberty/cp-demangle.c	/^d_unqualified_name (struct d_info *di)$/;"	f	file:
d_val	gdb/mipsread.c	/^    unsigned char d_val[4];	\/* Integer value.  *\/$/;"	m	union:__anon1888::__anon1889	file:
d_val	include/elf/external.h	/^    unsigned char	d_val[4];$/;"	m	union:__anon1455::__anon1456
d_val	include/elf/external.h	/^    unsigned char	d_val[8];$/;"	m	union:__anon1457::__anon1458
d_val	include/elf/internal.h	/^    bfd_vma	d_val;$/;"	m	union:elf_internal_dyn::__anon1431
d_val_print	gdb/d-valprint.c	/^d_val_print (struct type *type, int embedded_offset,$/;"	f
d_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned int d_vec_d = {0, 0};$/;"	v
d_vector_type	libiberty/cp-demangle.c	/^d_vector_type (struct d_info *di)$/;"	f	file:
da	gdb/testsuite/gdb.base/varargs.c	/^double da,db,dc,dd;$/;"	v
da	sim/bfin/dv-bfin_wp.c	/^  bu32 da[WPD_NUM];$/;"	m	struct:bfin_wp	file:
daa_8	sim/testsuite/sim/h8300/daa.s	/^daa_8:$/;"	l
daa_das_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^daa_das_tests:$/;"	l
dacnt	sim/bfin/dv-bfin_wp.c	/^  bu32 dacnt[WPD_NUM];$/;"	m	struct:bfin_wp	file:
dactl	sim/bfin/dv-bfin_wp.c	/^  bu32 dactl;$/;"	m	struct:bfin_wp	file:
dad	zlib/deflate.h	/^        ush  dad;        \/* father node in Huffman tree *\/$/;"	m	union:ct_data_s::__anon981
daec	sim/frv/frv-sim.h	/^    enum frv_daec daec;              \/* data access exception code *\/$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:enum:frv_interrupt_queue_element::__anon106::frv_daec
daemon_main	gdb/testsuite/gdb.base/interrupt-daemon.c	/^daemon_main (void)$/;"	f	file:
dagadd	sim/bfin/bfin-sim.c	/^dagadd (SIM_CPU *cpu, int dagno, bs32 M)$/;"	f	file:
dagsub	sim/bfin/bfin-sim.c	/^dagsub (SIM_CPU *cpu, int dagno, bs32 M)$/;"	f	file:
darray	include/hp-symtab.h	/^  struct dntt_type_array darray;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_array
darwin_attach_pid	gdb/darwin-nat.c	/^darwin_attach_pid (struct inferior *inf)$/;"	f	file:
darwin_bfd_open	gdb/solib-darwin.c	/^darwin_bfd_open (const char *pathname)$/;"	f	file:
darwin_check_message_ndr	gdb/darwin-nat.c	/^darwin_check_message_ndr (NDR_record_t *ndr)$/;"	f	file:
darwin_check_new_threads	gdb/darwin-nat.c	/^darwin_check_new_threads (struct inferior *inf)$/;"	f	file:
darwin_check_osabi	gdb/i386-darwin-nat.c	/^darwin_check_osabi (darwin_inferior *inf, thread_t thread)$/;"	f
darwin_clear_solib	gdb/solib-darwin.c	/^darwin_clear_solib (void)$/;"	f	file:
darwin_current_sos	gdb/solib-darwin.c	/^darwin_current_sos (void)$/;"	f	file:
darwin_deallocate_exception_ports	gdb/darwin-nat.c	/^darwin_deallocate_exception_ports (darwin_inferior *inf)$/;"	f	file:
darwin_deallocate_threads	gdb/darwin-nat.c	/^darwin_deallocate_threads (struct inferior *inf)$/;"	f	file:
darwin_debug_flag	gdb/darwin-nat.c	/^static unsigned int darwin_debug_flag = 0;$/;"	v	file:
darwin_debug_port_info	gdb/darwin-nat-info.c	/^darwin_debug_port_info (task_t task, mach_port_t port)$/;"	f	file:
darwin_debug_region	gdb/darwin-nat-info.c	/^darwin_debug_region (task_t task, mach_vm_address_t address)$/;"	f	file:
darwin_debug_regions	gdb/darwin-nat-info.c	/^darwin_debug_regions (task_t task, mach_vm_address_t address, int max)$/;"	f	file:
darwin_debug_regions_recurse	gdb/darwin-nat-info.c	/^darwin_debug_regions_recurse (task_t task)$/;"	f	file:
darwin_decode_exception_message	gdb/darwin-nat.c	/^darwin_decode_exception_message (mach_msg_header_t *hdr,$/;"	f	file:
darwin_decode_message	gdb/darwin-nat.c	/^darwin_decode_message (mach_msg_header_t *hdr,$/;"	f	file:
darwin_decode_notify_message	gdb/darwin-nat.c	/^darwin_decode_notify_message (mach_msg_header_t *hdr, struct inferior **pinf)$/;"	f	file:
darwin_dump_message	gdb/darwin-nat.c	/^darwin_dump_message (mach_msg_header_t *hdr, int disp_body)$/;"	f	file:
darwin_dwarf_signal_frame_p	gdb/i386-darwin-tdep.c	/^darwin_dwarf_signal_frame_p (struct gdbarch *gdbarch,$/;"	f
darwin_dyld_version_ok	gdb/solib-darwin.c	/^darwin_dyld_version_ok (const struct darwin_info *info)$/;"	f	file:
darwin_encode_reply	gdb/darwin-nat.c	/^darwin_encode_reply (mig_reply_error_t *reply, mach_msg_header_t *hdr,$/;"	f	file:
darwin_ex_port	gdb/darwin-nat.c	/^mach_port_t darwin_ex_port;$/;"	v
darwin_exception_info	gdb/darwin-nat.h	/^struct darwin_exception_info$/;"	s
darwin_exception_msg	gdb/darwin-nat.h	/^struct darwin_exception_msg$/;"	s
darwin_execvp	gdb/darwin-nat.c	/^darwin_execvp (const char *file, char * const argv[], char * const env[])$/;"	f	file:
darwin_find_inferior_by_pid	gdb/darwin-nat.c	/^darwin_find_inferior_by_pid (int pid)$/;"	f	file:
darwin_find_inferior_by_task	gdb/darwin-nat.c	/^darwin_find_inferior_by_task (task_t port)$/;"	f	file:
darwin_find_new_inferior	gdb/darwin-nat.c	/^darwin_find_new_inferior (task_t task_port, thread_t thread_port)$/;"	f	file:
darwin_find_thread	gdb/darwin-nat.c	/^darwin_find_thread (struct inferior *inf, thread_t thread)$/;"	f	file:
darwin_free_so	gdb/solib-darwin.c	/^darwin_free_so (struct so_list *so)$/;"	f	file:
darwin_host_self	gdb/darwin-nat.c	/^mach_port_t darwin_host_self;$/;"	v
darwin_in_dynsym_resolve_code	gdb/solib-darwin.c	/^darwin_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
darwin_inf_fake_stop	gdb/darwin-nat.c	/^static struct inferior *darwin_inf_fake_stop;$/;"	v	typeref:struct:inferior	file:
darwin_inferior	gdb/darwin-nat.h	/^struct darwin_inferior : public private_inferior$/;"	s
darwin_info	gdb/solib-darwin.c	/^struct darwin_info$/;"	s	file:
darwin_init_thread_list	gdb/darwin-nat.c	/^darwin_init_thread_list (struct inferior *inf)$/;"	f	file:
darwin_load_image_infos	gdb/solib-darwin.c	/^darwin_load_image_infos (struct darwin_info *info)$/;"	f	file:
darwin_lookup_lib_symbol	gdb/solib-darwin.c	/^darwin_lookup_lib_symbol (struct objfile *objfile,$/;"	f	file:
darwin_msg_state	gdb/darwin-nat.h	/^enum darwin_msg_state$/;"	g
darwin_nat_target	gdb/darwin-nat.h	/^class darwin_nat_target : public inf_child_target$/;"	c
darwin_nat_target	gdb/i386-darwin-nat.c	/^struct i386_darwin_nat_target final : public x86_nat_target<darwin_nat_target>$/;"	s	file:
darwin_port_set	gdb/darwin-nat.c	/^mach_port_t darwin_port_set;$/;"	v
darwin_pre_ptrace	gdb/darwin-nat.c	/^darwin_pre_ptrace (void)$/;"	f	file:
darwin_pspace_data_cleanup	gdb/solib-darwin.c	/^darwin_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
darwin_ptrace	gdb/darwin-nat.c	/^darwin_ptrace (const char *name,$/;"	f	file:
darwin_ptrace_him	gdb/darwin-nat.c	/^darwin_ptrace_him (int pid)$/;"	f	file:
darwin_ptrace_me	gdb/darwin-nat.c	/^darwin_ptrace_me (void)$/;"	f	file:
darwin_read_dyld_info	gdb/darwin-nat.c	/^darwin_read_dyld_info (task_t task, CORE_ADDR addr, gdb_byte *rdaddr,$/;"	f	file:
darwin_read_exec_load_addr_at_init	gdb/solib-darwin.c	/^darwin_read_exec_load_addr_at_init (struct darwin_info *info)$/;"	f	file:
darwin_read_exec_load_addr_from_dyld	gdb/solib-darwin.c	/^darwin_read_exec_load_addr_from_dyld (struct darwin_info *info)$/;"	f	file:
darwin_read_write_inferior	gdb/darwin-nat.c	/^darwin_read_write_inferior (task_t task, CORE_ADDR addr,$/;"	f	file:
darwin_relocate_section_addresses	gdb/solib-darwin.c	/^darwin_relocate_section_addresses (struct so_list *so,$/;"	f	file:
darwin_reply_to_all_pending_messages	gdb/darwin-nat.c	/^darwin_reply_to_all_pending_messages (struct inferior *inf)$/;"	f	file:
darwin_restore_exception_ports	gdb/darwin-nat.c	/^darwin_restore_exception_ports (darwin_inferior *inf)$/;"	f	file:
darwin_resume_inferior	gdb/darwin-nat.c	/^darwin_resume_inferior (struct inferior *inf)$/;"	f	file:
darwin_resume_inferior_it	gdb/darwin-nat.c	/^darwin_resume_inferior_it (struct inferior *inf, void *arg)$/;"	f	file:
darwin_resume_inferior_threads	gdb/darwin-nat.c	/^darwin_resume_inferior_threads (struct inferior *inf, int step, int nsignal)$/;"	f	file:
darwin_resume_inferior_threads_it	gdb/darwin-nat.c	/^darwin_resume_inferior_threads_it (struct inferior *inf, void *param)$/;"	f	file:
darwin_resume_thread	gdb/darwin-nat.c	/^darwin_resume_thread (struct inferior *inf, darwin_thread_t *thread,$/;"	f	file:
darwin_save_exception_ports	gdb/darwin-nat.c	/^darwin_save_exception_ports (darwin_inferior *inf)$/;"	f	file:
darwin_send_reply	gdb/darwin-nat.c	/^darwin_send_reply (struct inferior *inf, darwin_thread_t *thread)$/;"	f	file:
darwin_set_sstep	gdb/i386-darwin-nat.c	/^darwin_set_sstep (thread_t thread, int enable)$/;"	f
darwin_setup_exceptions	gdb/darwin-nat.c	/^darwin_setup_exceptions (struct inferior *inf)$/;"	f	file:
darwin_setup_fake_stop_event	gdb/darwin-nat.c	/^darwin_setup_fake_stop_event (struct inferior *inf)$/;"	f	file:
darwin_setup_request_notification	gdb/darwin-nat.c	/^darwin_setup_request_notification (struct inferior *inf)$/;"	f	file:
darwin_so_ops	gdb/solib-darwin.c	/^struct target_so_ops darwin_so_ops;$/;"	v	typeref:struct:target_so_ops
darwin_solib_create_inferior_hook	gdb/solib-darwin.c	/^darwin_solib_create_inferior_hook (int from_tty)$/;"	f	file:
darwin_solib_get_all_image_info_addr_at_init	gdb/solib-darwin.c	/^darwin_solib_get_all_image_info_addr_at_init (struct darwin_info *info)$/;"	f	file:
darwin_solib_read_all_image_info_addr	gdb/solib-darwin.c	/^darwin_solib_read_all_image_info_addr (struct darwin_info *info)$/;"	f	file:
darwin_stop_inferior	gdb/darwin-nat.c	/^darwin_stop_inferior (struct inferior *inf)$/;"	f	file:
darwin_suspend_inferior	gdb/darwin-nat.c	/^darwin_suspend_inferior (struct inferior *inf)$/;"	f	file:
darwin_suspend_inferior_it	gdb/darwin-nat.c	/^darwin_suspend_inferior_it (struct inferior *inf, void *arg)$/;"	f	file:
darwin_suspend_inferior_threads	gdb/darwin-nat.c	/^darwin_suspend_inferior_threads (struct inferior *inf)$/;"	f	file:
darwin_target	gdb/i386-darwin-nat.c	/^static struct i386_darwin_nat_target darwin_target;$/;"	v	typeref:struct:i386_darwin_nat_target	file:
darwin_thread_info	gdb/darwin-nat.h	/^struct darwin_thread_info : public private_thread_info$/;"	s
darwin_thread_t	gdb/darwin-nat.h	/^typedef struct darwin_thread_info darwin_thread_t;$/;"	t	typeref:struct:darwin_thread_info
darwin_validate_exec_header	gdb/solib-darwin.c	/^darwin_validate_exec_header (CORE_ADDR load_addr)$/;"	f	file:
darwin_wait	gdb/darwin-nat.c	/^darwin_wait (ptid_t ptid, struct target_waitstatus *status)$/;"	f	file:
das_8	sim/testsuite/sim/h8300/das.s	/^das_8:$/;"	l
dascm_make_insn	gdb/guile/scm-disasm.c	/^dascm_make_insn (CORE_ADDR pc, const char *assembly, int insn_len)$/;"	f	file:
data	bfd/bfd-in.h	/^  void *data;$/;"	m	struct:_bfd_window
data	bfd/bfd-in2.h	/^    bfd_byte data[1];$/;"	m	struct:bfd_build_id
data	bfd/bfd-in2.h	/^  void *data;$/;"	m	struct:_bfd_window
data	bfd/dwarf2.c	/^  bfd_byte *data;$/;"	m	struct:dwarf_block	file:
data	bfd/elf-bfd.h	/^  bfd_byte data[1];$/;"	m	struct:sdt_note
data	bfd/elf32-arm.c	/^  bfd_vma	       data;$/;"	m	struct:__anon1127	file:
data	bfd/elf32-avr.h	/^  } data;$/;"	m	struct:avr_property_record	typeref:union:avr_property_record::__anon1086
data	bfd/elf64-ia64-vms.c	/^  void * data;$/;"	m	struct:elf64_ia64_dyn_sym_traverse_data	file:
data	bfd/elfnn-ia64.c	/^  void * data;$/;"	m	struct:elfNN_ia64_dyn_sym_traverse_data	file:
data	bfd/elfxx-mips.c	/^  bfd_byte *data;$/;"	m	struct:mips_hi16	file:
data	bfd/ihex.c	/^  bfd_byte *data;$/;"	m	struct:ihex_data_list	file:
data	bfd/libbfd.h	/^  void *data;$/;"	m	struct:_bfd_window_internal
data	bfd/mmo.c	/^    bfd_byte data[1];$/;"	m	struct:mmo_data_list_struct	file:
data	bfd/peXXigen.c	/^  bfd_byte *	data;$/;"	m	struct:rsrc_leaf	file:
data	bfd/peicode.h	/^  bfd_byte *		data;$/;"	m	struct:__anon1008
data	bfd/peicode.h	/^  unsigned char  data[MAX_TEXT_SECTION_SIZE];$/;"	m	struct:__anon1009
data	bfd/srec.c	/^  bfd_byte *data;$/;"	m	struct:srec_data_list_struct	file:
data	bfd/tekhex.c	/^  struct data_struct *data;$/;"	m	struct:tekhex_data_struct	typeref:struct:tekhex_data_struct::data_struct	file:
data	bfd/tekhex.c	/^  unsigned char *data;$/;"	m	struct:tekhex_data_list_struct	file:
data	bfd/verilog.c	/^  bfd_byte * data;$/;"	m	struct:verilog_data_list_struct	file:
data	gdb/aarch64-tdep.c	/^  const gdb_byte *data;$/;"	m	struct:__anon1803	file:
data	gdb/addrmap.c	/^  void *data;$/;"	m	struct:mutable_foreach_data	file:
data	gdb/arm-tdep.c	/^  gdb_byte *data;$/;"	m	struct:stack_item	file:
data	gdb/auxv.c	/^  gdb::optional<gdb::byte_vector> data;$/;"	m	struct:auxv_info	file:
data	gdb/avr-tdep.c	/^  gdb_byte *data;$/;"	m	struct:stack_item	file:
data	gdb/bcache.c	/^    char data[1];$/;"	m	union:bstring::__anon1726	file:
data	gdb/btrace.h	/^  struct btrace_data data;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_data
data	gdb/common/btrace-common.h	/^  gdb_byte *data;$/;"	m	struct:btrace_data_pt
data	gdb/common/function-view.h	/^  void *data;$/;"	m	union:gdb::fv_detail::erased_callable
data	gdb/cris-tdep.c	/^  gdb_byte *data;$/;"	m	struct:stack_item	file:
data	gdb/dcache.c	/^  gdb_byte data[1];		\/* line_size bytes at given address *\/$/;"	m	struct:dcache_block	file:
data	gdb/dictionary.c	/^  data;$/;"	m	struct:dictionary	typeref:union:dictionary::__anon1847	file:
data	gdb/dwarf-index-write.c	/^  std::vector<symtab_index_entry> data;$/;"	m	struct:mapped_symtab	file:
data	gdb/dwarf2expr.h	/^      const gdb_byte *data;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1704
data	gdb/dwarf2expr.h	/^  const gdb_byte *data;$/;"	m	struct:dwarf_expr_context
data	gdb/dwarf2loc.h	/^  const gdb_byte *data;$/;"	m	struct:dwarf2_locexpr_baton
data	gdb/dwarf2loc.h	/^  const gdb_byte *data;$/;"	m	struct:dwarf2_loclist_baton
data	gdb/dwarf2read.c	/^    const gdb_byte *data;$/;"	m	struct:dwarf_block	file:
data	gdb/event-loop.c	/^    event_data data;$/;"	m	struct:gdb_event	file:
data	gdb/gdb_bfd.c	/^  void *data;$/;"	m	struct:gdb_bfd_section_data	file:
data	gdb/gdbarch.c	/^  struct gdbarch_data *data;$/;"	m	struct:gdbarch_data_registration	typeref:struct:gdbarch_data_registration::gdbarch_data	file:
data	gdb/gdbarch.c	/^  void **data;$/;"	m	struct:gdbarch	file:
data	gdb/gdbserver/event-loop.c	/^    gdb_client_data data;$/;"	m	struct:callback_event	file:
data	gdb/gdbserver/tracepoint.c	/^  unsigned char data[0];$/;"	m	struct:traceframe	file:
data	gdb/gdbtypes.h	/^  union dynamic_prop_data data;$/;"	m	struct:dynamic_prop	typeref:union:dynamic_prop::dynamic_prop_data
data	gdb/guile/scm-safe-call.c	/^  void *data;$/;"	m	struct:c_data	file:
data	gdb/guile/scm-safe-call.c	/^  void *data;$/;"	m	struct:with_catch_data	file:
data	gdb/hppa-linux-tdep.c	/^  unsigned int data;            \/* See if it matches this....  *\/$/;"	m	struct:insn_pattern	file:
data	gdb/hppa-tdep.c	/^  unsigned int data;            \/* See if it matches this....  *\/$/;"	m	struct:insn_pattern	file:
data	gdb/linespec.c	/^  } data;$/;"	m	struct:ls_token	typeref:union:ls_token::__anon1798	file:
data	gdb/minidebug.c	/^  gdb_byte *data;$/;"	m	struct:gdb_lzma_stream	file:
data	gdb/nat/glibc_thread_db.h	/^    uintptr_t data;		\/* Event specific data.  *\/$/;"	m	union:td_event_msg::__anon1699
data	gdb/ppc-tdep.h	/^  unsigned int data;            \/* ...and see if it matches this.  *\/$/;"	m	struct:ppc_insn_pattern
data	gdb/regcache.h	/^  gdb_byte *data;$/;"	m	struct:cached_reg
data	gdb/registry.h	/^  struct registry_data *data;$/;"	m	struct:registry_data_registration	typeref:struct:registry_data_registration::registry_data
data	gdb/registry.h	/^  void **data;$/;"	m	struct:registry_fields
data	gdb/target.h	/^  gdb::unique_xmalloc_ptr<gdb_byte> data;$/;"	m	struct:memory_read_result
data	gdb/target.h	/^  gdb_byte *data;$/;"	m	struct:memory_write_request
data	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^data (void)$/;"	f	file:
data	gdb/testsuite/gdb.arch/amd64-pseudo.c	/^int data[] = {$/;"	v
data	gdb/testsuite/gdb.arch/i386-avx.c	/^v8sf_t data[] =$/;"	v
data	gdb/testsuite/gdb.arch/i386-pseudo.c	/^int data[] = {$/;"	v
data	gdb/testsuite/gdb.arch/i386-sse.c	/^v4sf_t data[] =$/;"	v
data	gdb/testsuite/gdb.base/anon.c	/^  } data;$/;"	m	struct:outer	typeref:struct:outer::__anon1996	file:
data	gdb/testsuite/gdb.base/signull.c	/^data_t *volatile data;$/;"	v
data	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^} data;$/;"	v	typeref:struct:__anon2001	file:
data	gdb/testsuite/gdb.cp/m-data.cc	/^  gnu_obj_2<int>   	data;$/;"	m	class:gnu_obj_3	file:
data	gdb/testsuite/gdb.cp/m-static.cc	/^  static gnu_obj_2<int> data;$/;"	m	class:gnu_obj_3	file:
data	gdb/testsuite/gdb.cp/pr9167.cc	/^    int data;$/;"	m	struct:ATB	file:
data	gdb/testsuite/gdb.cp/try_catch.cc	/^  gnu_obj_2<int>   	data;$/;"	m	class:gnu_obj_3	file:
data	gdb/testsuite/gdb.cp/virtbase.cc	/^  int data;$/;"	m	class:RTTI_data	file:
data	gdb/testsuite/gdb.dwarf2/data-loc.c	/^  int *data;$/;"	m	struct:fat_pointer	file:
data	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^data (void)$/;"	f	file:
data	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^data:$/;"	l
data	gdb/tui/tui-data.h	/^  struct tui_data_element data;		\/* Elements of data_window.  *\/$/;"	m	union:tui_which_element	typeref:struct:tui_which_element::tui_data_element
data	gdb/ui-file.h	/^  const char *data () const { return m_string.data (); }$/;"	f	class:string_file
data	gdb/value.c	/^    void *data;$/;"	m	struct:internalvar_data::__anon2062	file:
data	include/bfdlink.h	/^	} data;$/;"	m	union:bfd_link_order::__anon1500	typeref:struct:bfd_link_order::__anon1500::__anon1502
data	include/fibheap.h	/^  void *data;$/;"	m	struct:fibnode
data	include/oasys.h	/^    bfd_byte data[246];$/;"	m	struct:oasys_data_record
data	include/oasys.h	/^    oasys_data_record_type data;$/;"	m	union:oasys_record_union
data	include/opcode/aarch64.h	/^  int data[3];	\/* Some data for extra information.  *\/$/;"	m	struct:aarch64_operand_error
data	include/opcode/h8300.h	/^  struct code data;$/;"	m	struct:h8_opcode	typeref:struct:h8_opcode::code
data	include/vms/lbr.h	/^  unsigned char data[506];$/;"	m	struct:vms_datadef
data	include/vms/lbr.h	/^  unsigned char data[506];$/;"	m	struct:vms_luh
data	intl/dcigettext.c	/^  char data[ZERO];$/;"	m	struct:transmem_list	file:
data	intl/gettextP.h	/^  const char *data;$/;"	m	struct:loaded_domain
data	intl/loadinfo.h	/^  const void *data;$/;"	m	struct:loaded_l10nfile
data	libiberty/simple-object-common.h	/^  void *data;$/;"	m	struct:simple_object_attributes_struct
data	libiberty/simple-object-common.h	/^  void *data;$/;"	m	struct:simple_object_read_struct
data	libiberty/simple-object-common.h	/^  void *data;$/;"	m	struct:simple_object_write_struct
data	libiberty/testsuite/test-demangle.c	/^  char *data;$/;"	m	struct:line	file:
data	opcodes/z80-dis.c	/^  signed char data[4];$/;"	m	struct:buffer	file:
data	readline/history.h	/^  histdata_t data;$/;"	m	struct:_hist_entry
data	sim/common/dv-cfi.c	/^  unsigned char *data, *mmap;$/;"	m	struct:cfi	file:
data	sim/common/hw-events.c	/^  void *data;$/;"	m	struct:hw_event	file:
data	sim/common/sim-events.c	/^  void *data;$/;"	m	struct:_sim_event	file:
data	sim/cr16/cr16_sim.h	/^  union slot_data data;$/;"	m	struct:slot	typeref:union:slot::slot_data
data	sim/d10v/d10v_sim.h	/^  uint8 *data[DMEM_SEGMENTS];$/;"	m	struct:d10v_memory
data	sim/d10v/d10v_sim.h	/^  union slot_data data;$/;"	m	struct:slot	typeref:union:slot::slot_data
data	sim/erc32/sis.h	/^    uint32          data;	\/* Loaded data	     *\/$/;"	m	struct:pstate
data	sim/frv/cache.h	/^  char *data;$/;"	m	struct:__anon229
data	sim/frv/cache.h	/^  char *data;$/;"	m	struct:__anon233
data	sim/igen/ld-insn.h	/^  model_data *data;$/;"	m	struct:_model_table
data	sim/m32c/trace.c	/^  char *data;$/;"	m	struct:Files	file:
data	sim/m68hc11/dv-nvram.c	/^  unsigned8       *data;        \/* Pointer to ram memory.  *\/$/;"	m	struct:nvram	file:
data	sim/ppc/cpu.h	/^  unsigned_word data;$/;"	m	struct:_memory_reservation
data	sim/ppc/device.c	/^  void *data; \/* device specific data *\/$/;"	m	struct:_device	file:
data	sim/ppc/device.c	/^  void *data;$/;"	m	struct:_device_instance	file:
data	sim/ppc/device_table.h	/^  device_init_callback *data; \/* NULL - ignore *\/$/;"	m	struct:_device_init_callbacks
data	sim/ppc/emul_generic.h	/^  os_emul_data *data;$/;"	m	struct:_os_emul
data	sim/ppc/events.c	/^  void *data;$/;"	m	struct:_event_entry	file:
data	sim/rl78/trace.c	/^  char *data;$/;"	m	struct:Files	file:
data	sim/rx/trace.c	/^  char *data;$/;"	m	struct:Files	file:
data	sim/testsuite/sim/bfin/mdma-skel.h	/^char *data = (char *)(_data + 1);$/;"	v
data	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^data:$/;"	l
data	zlib/contrib/minizip/zip.c	/^  unsigned char data[SIZEDATA_INDATABLOCK];$/;"	m	struct:linkedlist_datablock_internal_s	file:
data0	opcodes/aarch64-opc.c	/^  int data0;$/;"	m	struct:operand_qualifier_data	file:
data0	sim/bfin/dv-bfin_otp.c	/^  bu32 data0, data1, data2, data3;$/;"	m	struct:bfin_otp	file:
data0	sim/testsuite/sim/bfin/ashift_flags.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/cc5.S	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/dotproduct2.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/dsp_neg.S	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/dsp_s1.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/logic.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m1.S	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m10.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m11.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m12.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m13.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m14.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m15.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m16.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m17.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m2.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m3.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m4.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m5.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m6.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m7.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m8.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/m9.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/mc_s2.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/mem3.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/s3.s	/^data0:$/;"	l
data0	sim/testsuite/sim/bfin/s4.s	/^data0:$/;"	l
data1	opcodes/aarch64-opc.c	/^  int data1;$/;"	m	struct:operand_qualifier_data	file:
data1	sim/bfin/dv-bfin_otp.c	/^  bu32 data0, data1, data2, data3;$/;"	m	struct:bfin_otp	file:
data1	sim/testsuite/sim/bfin/dotproduct2.s	/^data1:$/;"	l
data2	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^data2 (void)$/;"	f	file:
data2	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^data2 (void)$/;"	f	file:
data2	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^data2:$/;"	l
data2	opcodes/aarch64-opc.c	/^  int data2;$/;"	m	struct:operand_qualifier_data	file:
data2	sim/bfin/dv-bfin_otp.c	/^  bu32 data0, data1, data2, data3;$/;"	m	struct:bfin_otp	file:
data3	sim/bfin/dv-bfin_otp.c	/^  bu32 data0, data1, data2, data3;$/;"	m	struct:bfin_otp	file:
data32Sig	sim/arm/armdefs.h	/^  unsigned data32Sig;$/;"	m	struct:ARMul_State
data_	gdb/testsuite/gdb.cp/method.cc	/^  int data_;$/;"	m	class:funk	file:
data_addr	gdb/solib-aix.c	/^  CORE_ADDR data_addr = 0;$/;"	m	struct:lm_info_base	file:
data_addr_reg_type	gdb/m32c-tdep.c	/^  struct type *data_addr_reg_type, *code_addr_reg_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
data_align	bfd/elf-eh-frame.c	/^  bfd_signed_vma data_align;$/;"	m	struct:cie	file:
data_align	gdb/dwarf2-frame.h	/^  const LONGEST data_align;$/;"	m	struct:dwarf2_frame_state
data_align_power	bfd/libcoff-in.h	/^  int data_align_power;$/;"	m	struct:xcoff_tdata
data_align_power	bfd/libcoff.h	/^  int data_align_power;$/;"	m	struct:xcoff_tdata
data_alignment_factor	gdb/dwarf2-frame.c	/^  LONGEST data_alignment_factor;$/;"	m	struct:dwarf2_cie	file:
data_barrier_option	opcodes/arm-dis.c	/^data_barrier_option (unsigned option)$/;"	f	file:
data_base	sim/ppc/hw_htab.c	/^  unsigned_word data_base;$/;"	m	struct:_htab_binary_sizes	file:
data_bound	sim/ppc/hw_htab.c	/^  unsigned data_bound;$/;"	m	struct:_htab_binary_sizes	file:
data_bp_alignment	gdb/ppc-linux-nat.c	/^        uint32_t data_bp_alignment;$/;"	m	struct:ppc_debug_info	file:
data_cache	sim/frv/sim-main.h	/^  FRV_CACHE data_cache;$/;"	m	struct:_sim_cpu
data_content	gdb/tui/tui-data.h	/^  tui_win_content data_content;	\/* Start of data display content.  *\/$/;"	m	struct:tui_data_info
data_content_count	gdb/tui/tui-data.h	/^  int data_content_count;$/;"	m	struct:tui_data_info
data_count	gdb/darwin-nat.h	/^  mach_msg_type_number_t data_count;$/;"	m	struct:darwin_exception_msg
data_count	gdb/symfile.c	/^  unsigned long data_count = 0;$/;"	m	struct:load_progress_data	file:
data_dependency	include/opcode/score-datadep.h	/^struct data_dependency$/;"	s
data_dependency_table	include/opcode/score-datadep.h	/^static const struct data_dependency data_dependency_table[] =$/;"	v	typeref:struct:data_dependency
data_display_info	gdb/tui/tui-data.h	/^    struct tui_data_info data_display_info;$/;"	m	union:tui_win_info::__anon1652	typeref:struct:tui_win_info::__anon1652::tui_data_info
data_end	gdb/minidebug.c	/^  bfd_size_type data_end;$/;"	m	struct:gdb_lzma_stream	file:
data_fmt	sim/common/sim-trace.h	/^} data_fmt;$/;"	t	typeref:enum:__anon622
data_head	gdb/nat/linux-btrace.h	/^  volatile __u64 *data_head;$/;"	m	struct:perf_event_buffer
data_in_flash	gdb/testsuite/gdb.arch/avr-flash-qualifier.c	/^const __flash char data_in_flash = 0xab;$/;"	v
data_index_section	bfd/elf-bfd.h	/^  asection *data_index_section;$/;"	m	struct:elf_link_hash_table
data_length	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned int  data_length;$/;"	m	struct:m68hc11sio	file:
data_map	sim/ppc/cpu.c	/^  vm_data_map *data_map; \/* data *\/$/;"	m	struct:_cpu	file:
data_map	sim/ppc/vm.c	/^  vm_data_map data_map;$/;"	m	struct:_vm	file:
data_model	bfd/elf32-msp430.c	/^data_model (int model)$/;"	f	file:
data_mutex	gdb/testsuite/gdb.threads/wp-replication.c	/^pthread_mutex_t data_mutex;$/;"	v
data_obj_section_from_objfile	gdb/solib-aix.c	/^data_obj_section_from_objfile (struct objfile *objfile)$/;"	f	file:
data_obstack	gdb/linux-tdep.c	/^  struct obstack *data_obstack;$/;"	m	struct:linux_make_mappings_data	typeref:struct:linux_make_mappings_data::obstack	file:
data_of_hw	sim/common/hw-device.h	/^  void *data_of_hw;$/;"	m	struct:hw
data_of_instance	sim/common/hw-instances.h	/^  void *data_of_instance;$/;"	m	struct:hw_instance
data_pattern	opcodes/aarch64-opc.c	/^enum data_pattern$/;"	g	file:
data_ra	sim/ppc/hw_htab.c	/^  unsigned_word data_ra;$/;"	m	struct:_htab_binary_sizes	file:
data_read	gdb/testsuite/gdb.base/signull.c	/^  code_entry_point, code_descriptor, data_read, data_write$/;"	e	enum:tests	file:
data_section	bfd/hppabsd-core.c	/^  asection *data_section;$/;"	m	struct:hppabsd_core_struct	file:
data_section	bfd/ptrace-core.c	/^  asection *data_section;$/;"	m	struct:trad_core_struct	file:
data_section	bfd/trad-core.c	/^  asection *data_section;$/;"	m	struct:trad_core_struct	file:
data_section	gdb/gdb-stabs.h	/^    asection *data_section;$/;"	m	struct:dbx_symfile_info
data_section_names_xlat	bfd/mach-o-i386.c	/^static const mach_o_section_name_xlat data_section_names_xlat[] =$/;"	v	file:
data_section_names_xlat	bfd/mach-o.c	/^static const mach_o_section_name_xlat data_section_names_xlat[] =$/;"	v	file:
data_segment_base	bfd/elf32-hppa.c	/^  bfd_vma data_segment_base;$/;"	m	struct:elf32_hppa_link_hash_table	file:
data_segment_base	bfd/elf64-hppa.c	/^  bfd_vma data_segment_base;$/;"	m	struct:elf64_hppa_link_hash_table	file:
data_size	gdb/ax.h	/^    int data_size;$/;"	m	struct:aop_map
data_size	gdb/gdbserver/tracepoint.c	/^  unsigned int data_size : 32;$/;"	m	struct:traceframe	file:
data_size	gdb/solib-aix.c	/^  ULONGEST data_size = 0;$/;"	m	struct:lm_info_base	file:
data_size	include/dis-asm.h	/^  char data_size;		\/* Size of data reference in insn, in bytes *\/$/;"	m	struct:disassemble_info
data_size_mode	opcodes/arc-dis.h	/^  enum arc_ldst_data_size data_size_mode;$/;"	m	struct:arc_instruction	typeref:enum:arc_instruction::arc_ldst_data_size
data_start	gdb/minidebug.c	/^  bfd_size_type data_start;$/;"	m	struct:gdb_lzma_stream	file:
data_start	include/aout/encap.h	/^  long data_start;$/;"	m	struct:coffheader
data_start	include/coff/alpha.h	/^  unsigned char data_start[8];	\/* base of data used for this file *\/$/;"	m	struct:external_aouthdr
data_start	include/coff/external.h	/^    char data_start[4];	\/* base of data used for this file 	*\/$/;"	m	struct:external_aouthdr
data_start	include/coff/ia64.h	/^  char 	data_start[4];		\/* base of data used for this file	*\/$/;"	m	struct:__anon1532
data_start	include/coff/internal.h	/^  bfd_vma data_start;		\/* base of data used for this file *\/$/;"	m	struct:internal_aouthdr
data_start	include/coff/mips.h	/^  unsigned char data_start[4];	\/* base of data used for this file *\/$/;"	m	struct:external_aouthdr
data_start	include/coff/rs6000.h	/^  unsigned char	data_start[4];	\/* base of data used for this file *\/$/;"	m	struct:__anon1506
data_start	include/coff/rs6k64.h	/^  unsigned char	data_start[8];		\/* base of data used for this file *\/$/;"	m	struct:__anon1587
data_start	include/coff/ti.h	/^  char 	data_start[4];		\/* base of data used for this file *\/$/;"	m	struct:__anon1573
data_storage	sim/frv/cache.h	/^  char *data_storage;         \/* Storage for data (cache lines).  *\/$/;"	m	struct:__anon244
data_storage_interrupt	sim/ppc/interrupts.c	/^data_storage_interrupt(cpu *processor,$/;"	f
data_struct	bfd/tekhex.c	/^struct data_struct$/;"	s	file:
data_t	gdb/testsuite/gdb.base/signull.c	/^typedef long data_t;$/;"	t	file:
data_tlb	sim/ppc/vm.c	/^  om_page_tlb data_tlb;$/;"	m	struct:_vm	file:
data_type	bfd/vms-alpha.c	/^  unsigned char data_type;$/;"	m	struct:vms_symbol_entry	file:
data_type	include/elf/ia64.h	/^  unsigned char data_type[4];$/;"	m	struct:__anon1426
data_type	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        int data_type;$/;"	f	struct:DotZLib.ZStream
data_type	zlib/zlib.h	/^    int     data_type;  \/* best guess about the data type: binary or text$/;"	m	struct:z_stream_s
data_value	gdb/gdbtypes.h	/^  const gdb_byte *data_value;$/;"	m	struct:call_site_parameter
data_value_size	gdb/gdbtypes.h	/^  size_t data_value_size;$/;"	m	struct:call_site_parameter
data_variable	gdb/testsuite/gdb.base/compare-sections.c	/^int data_variable = 1;$/;"	v
data_window	gdb/tui/tui-data.h	/^  struct tui_gen_win_info data_window;	\/* Data display elements.  *\/$/;"	m	union:tui_which_element	typeref:struct:tui_which_element::tui_gen_win_info
data_write	gdb/testsuite/gdb.base/signull.c	/^  code_entry_point, code_descriptor, data_read, data_write$/;"	e	enum:tests	file:
data_written	sim/frv/frv-sim.h	/^    struct frv_data_written data_written;$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:struct:frv_interrupt_queue_element::__anon106::frv_data_written
data_written	sim/frv/frv-sim.h	/^  struct frv_data_written data_written;$/;"	m	struct:frv_interrupt_state	typeref:struct:frv_interrupt_state::frv_data_written
database	bfd/cisco-core.c	/^  char database[4];		\/* Base of .data section (not in V3 crash info) *\/$/;"	m	struct:__anon1029	file:
dataglobal	gdb/testsuite/gdb.base/nodebug.c	/^int dataglobal = 3;			\/* Should go in global data *\/$/;"	v
dataglobal32_1	gdb/testsuite/gdb.base/nodebug.c	/^uint32_t dataglobal32_1 = 0x7fffffff;$/;"	v
dataglobal32_2	gdb/testsuite/gdb.base/nodebug.c	/^uint32_t dataglobal32_2 = 0x000000ff;$/;"	v
dataglobal64_1	gdb/testsuite/gdb.base/nodebug.c	/^uint64_t dataglobal64_1 = 0x7fffffffffffffff;$/;"	v
dataglobal64_2	gdb/testsuite/gdb.base/nodebug.c	/^uint64_t dataglobal64_2 = 0x00000000000000ff;$/;"	v
dataglobal8	gdb/testsuite/gdb.base/nodebug.c	/^uint8_t dataglobal8 = 0xff;$/;"	v
datalabel	sim/testsuite/sim/bfin/testset2.s	/^datalabel:$/;"	l
datalocal	gdb/testsuite/gdb.base/nodebug.c	/^static int datalocal = 4;		\/* Should go in local data *\/$/;"	v	file:
dataoff	bfd/mach-o.h	/^  unsigned long dataoff;$/;"	m	struct:bfd_mach_o_linkedit_command
dataoff	include/mach-o/external.h	/^  unsigned char dataoff[4];$/;"	m	struct:mach_o_linkedit_data_command_external
dataorg	gdb/rs6000-aix-tdep.c	/^  CORE_ADDR dataorg;$/;"	m	struct:ld_info	file:
datap	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^datap ()$/;"	f	file:
datap_input	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^datap_input (int *datap)$/;"	f	file:
dataptr	gdb/go32-nat.c	/^    unsigned int dataptr;$/;"	m	struct:__anon1829	file:
datasec	bfd/libaout.h	/^  asection *datasec;$/;"	m	struct:aoutdata
datasel	gdb/go32-nat.c	/^    unsigned int datasel;$/;"	m	struct:__anon1829	file:
datasize	bfd/mach-o.h	/^  unsigned long datasize;$/;"	m	struct:bfd_mach_o_linkedit_command
datasize	gdb/rs6000-aix-tdep.c	/^  ULONGEST datasize;$/;"	m	struct:ld_info	file:
datasize	include/mach-o/external.h	/^  unsigned char datasize[4];$/;"	m	struct:mach_o_linkedit_data_command_external
datastart	bfd/peXXigen.c	/^  bfd_byte * datastart;$/;"	m	struct:rsrc_write_data	file:
datastream_fd	gdb/ctf.c	/^  FILE *datastream_fd;$/;"	m	struct:trace_write_handler	file:
date	include/coff/xcoff.h	/^  char date[12];$/;"	m	struct:xcoff_ar_hdr
date	include/coff/xcoff.h	/^  char date[12];$/;"	m	struct:xcoff_ar_hdr_big
date	include/vms/lbr.h	/^  unsigned char date[8];$/;"	m	struct:vms_leh
date_time_stamp	bfd/pef.h	/^  unsigned long date_time_stamp;$/;"	m	struct:bfd_pef_xlib_header
datim	include/vms/lbr.h	/^  unsigned char datim[8];$/;"	m	struct:vms_mhd
datum	include/opcode/pyr.h	/^  struct pyr_datum  datum;	\/* rest of opcode table          [datum] *\/$/;"	m	struct:pyr_opcode	typeref:struct:pyr_opcode::pyr_datum
datyp	include/vms/egsy.h	/^  unsigned char datyp;$/;"	m	struct:vms_egsy
datyp	include/vms/esdfm.h	/^  unsigned char datyp;$/;"	m	struct:vms_esdfm
datyp	include/vms/esdfv.h	/^  unsigned char datyp;$/;"	m	struct:vms_esdfv
db	gdb/testsuite/gdb.base/varargs.c	/^double da,db,dc,dd;$/;"	v
db	sim/ppc/cap.h	/^(cap *db);$/;"	v
db2_name	zlib/os400/make.sh	/^db2_name()$/;"	f
db_mode	opcodes/i386-dis.c	/^  db_mode,$/;"	e	enum:__anon42	file:
dbar0_regnum	gdb/frv-tdep.h	/^  dbar0_regnum = 137,$/;"	e	enum:__anon1757
dbar1_regnum	gdb/frv-tdep.h	/^  dbar1_regnum = 138,$/;"	e	enum:__anon1757
dbar2_regnum	gdb/frv-tdep.h	/^  dbar2_regnum = 139,$/;"	e	enum:__anon1757
dbar3_regnum	gdb/frv-tdep.h	/^  dbar3_regnum = 140,$/;"	e	enum:__anon1757
dbase	gdb/dwarf2-frame.c	/^  bfd_vma dbase;$/;"	m	struct:comp_unit	file:
dbats	sim/ppc/vm.c	/^  om_bats dbats;$/;"	m	struct:_vm	file:
dbegin	include/hp-symtab.h	/^  struct dntt_type_begin dbegin;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_begin
dbfd	gdb/dwarf2read.c	/^  bfd *dbfd;$/;"	m	struct:dwo_file	file:
dbfd	gdb/dwarf2read.c	/^  gdb_bfd_ref_ptr dbfd;$/;"	m	struct:dwp_file	file:
dbg	bfd/elf32-microblaze.c	/^int dbg = 0;$/;"	v
dbg_fail	sim/testsuite/sim/bfin/se_allopcodes.h	/^	dbg_fail;$/;"	v
dbg_pass	sim/testsuite/sim/bfin/se_allopcodes.h	/^	dbg_pass;$/;"	v
dbg_rdi__h	sim/arm/dbg_rdi.h	18;"	d
dbga	sim/testsuite/sim/bfin/cmpacc.s	/^dbga (r7.h, 0x0);$/;"	l
dbga	sim/testsuite/sim/bfin/cmpacc.s	/^dbga (r7.l, 0x0);$/;"	l
dbga	sim/testsuite/sim/bfin/cmpacc.s	/^dbga (r7.l, 0x1026);$/;"	l
dbgext$l_active_registers	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_active_registers;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_ada_flags	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_ada_flags;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_evnt_code	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_evnt_code;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_evnt_entry	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_evnt_entry;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_evnt_name	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_evnt_name;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_flags	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_flags;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_print_routine	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_print_routine;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_priority	gdb/stubs/ia64vms-stub.c	103;"	d	file:
dbgext$l_status	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_status;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_stop_value	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_stop_value;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_symb_addr	gdb/stubs/ia64vms-stub.c	104;"	d	file:
dbgext$l_task_number	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_task_number;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_task_value	gdb/stubs/ia64vms-stub.c	/^  unsigned int dbgext$l_task_value;$/;"	m	struct:dbgext_control_block	file:
dbgext$l_time_slice	gdb/stubs/ia64vms-stub.c	105;"	d	file:
dbgext$w_facility_id	gdb/stubs/ia64vms-stub.c	/^  unsigned short dbgext$w_facility_id;$/;"	m	struct:dbgext_control_block	file:
dbgext$w_function_code	gdb/stubs/ia64vms-stub.c	/^  unsigned short dbgext$w_function_code;$/;"	m	struct:dbgext_control_block	file:
dbgext_control_block	gdb/stubs/ia64vms-stub.c	/^struct dbgext_control_block$/;"	s	file:
dbgext_func	gdb/stubs/ia64vms-stub.c	/^static int (*dbgext_func) (struct dbgext_control_block *blk);$/;"	v	file:
dbgstat	sim/bfin/dv-bfin_jtag.c	/^  bu32 dbgstat;$/;"	m	struct:bfin_jtag	file:
dblock	include/hp-symtab.h	/^  struct dntt_type_block dblock;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_block
dblockdata	include/hp-symtab.h	/^  struct dntt_type_function dblockdata;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_function
dbnum	gdb/gdbserver/xtensa-xtregs.c	/^  int   dbnum;$/;"	m	struct:__anon1859	file:
dbnum	gdb/xtensa-xtregs.c	/^  int dbnum;$/;"	m	struct:__anon1752	file:
dbr	sim/sh/sim-main.h	/^	    int dbr;		\/* debug base register *\/$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
dbs	include/opcode/cr16.h	/^  dbs = MAX_REG, $/;"	e	enum:__anon1325
dbx_alloc_type	gdb/stabsread.c	/^dbx_alloc_type (int typenums[2], struct objfile *objfile)$/;"	f	file:
dbx_commands	gdb/main.c	/^int dbx_commands = 0;$/;"	v
dbx_end_psymtab	gdb/dbxread.c	/^dbx_end_psymtab (struct objfile *objfile, struct partial_symtab *pst,$/;"	f
dbx_free_symfile_info	gdb/dbxread.c	/^dbx_free_symfile_info (struct objfile *objfile, void *arg)$/;"	f	file:
dbx_init_float_type	gdb/stabsread.c	/^dbx_init_float_type (struct objfile *objfile, int bits)$/;"	f	file:
dbx_lookup_type	gdb/stabsread.c	/^dbx_lookup_type (int typenums[2], struct objfile *objfile)$/;"	f	file:
dbx_new_init	gdb/dbxread.c	/^dbx_new_init (struct objfile *ignore)$/;"	f	file:
dbx_next_symbol_text	gdb/dbxread.c	/^dbx_next_symbol_text (struct objfile *objfile)$/;"	f	file:
dbx_objfile_data_key	gdb/dbxread.c	/^const struct objfile_data *dbx_objfile_data_key;$/;"	v	typeref:struct:objfile_data
dbx_psymtab_to_symtab_1	gdb/dbxread.c	/^dbx_psymtab_to_symtab_1 (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
dbx_read_symtab	gdb/dbxread.c	/^dbx_read_symtab (struct partial_symtab *self, struct objfile *objfile)$/;"	f	file:
dbx_symfile_finish	gdb/dbxread.c	/^dbx_symfile_finish (struct objfile *objfile)$/;"	f	file:
dbx_symfile_info	gdb/gdb-stabs.h	/^struct dbx_symfile_info$/;"	s
dbx_symfile_init	gdb/dbxread.c	/^dbx_symfile_init (struct objfile *objfile)$/;"	f	file:
dbx_symfile_read	gdb/dbxread.c	/^dbx_symfile_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
dbxread_objfile	gdb/dbxread.c	/^static struct objfile *dbxread_objfile;$/;"	v	typeref:struct:objfile	file:
dbytes	opcodes/opc2c.c	/^  char dbytes;$/;"	m	struct:__anon18	file:
dbytes	sim/m32c/opc2c.c	/^  char dbytes;$/;"	m	struct:__anon528	file:
dc	gdb/testsuite/gdb.base/callfuncs.c	/^  double _Complex dc;$/;"	m	struct:struct1	file:
dc	gdb/testsuite/gdb.base/funcargs.c	/^double _Complex dc = 3.0 + 4.0i;$/;"	v
dc	gdb/testsuite/gdb.base/varargs.c	/^double da,db,dc,dd;$/;"	v
dc	libiberty/cp-demangle.c	/^  const struct demangle_component *dc;$/;"	m	struct:d_component_stack	typeref:struct:d_component_stack::demangle_component	file:
dc1	gdb/testsuite/gdb.base/callfuncs.c	/^double _Complex dc1 = 1.0 + 1.0i;$/;"	v
dc1	gdb/testsuite/gdb.base/varargs.c	/^double _Complex dc1 = 1.0 + 1.0i;$/;"	v
dc2	gdb/testsuite/gdb.base/callfuncs.c	/^double _Complex dc2 = 2.0 + 2.0i;$/;"	v
dc2	gdb/testsuite/gdb.base/varargs.c	/^double _Complex dc2 = 2.0 + 2.0i;$/;"	v
dc3	gdb/testsuite/gdb.base/callfuncs.c	/^double _Complex dc3 = 3.0 + 3.0i;$/;"	v
dc3	gdb/testsuite/gdb.base/varargs.c	/^double _Complex dc3 = 3.0 + 3.0i;$/;"	v
dc4	gdb/testsuite/gdb.base/callfuncs.c	/^double _Complex dc4 = 4.0 + 4.0i;$/;"	v
dc4	gdb/testsuite/gdb.base/varargs.c	/^double _Complex dc4 = 4.0 + 4.0i;$/;"	v
dcache_alloc	gdb/dcache.c	/^dcache_alloc (DCACHE *dcache, CORE_ADDR addr)$/;"	f	file:
dcache_block	gdb/dcache.c	/^struct dcache_block$/;"	s	file:
dcache_enabled_p	gdb/dcache.c	/^static int dcache_enabled_p = 0; \/* OBSOLETE *\/$/;"	v	file:
dcache_free	gdb/dcache.c	/^dcache_free (DCACHE *dcache)$/;"	f
dcache_hit	gdb/dcache.c	/^dcache_hit (DCACHE *dcache, CORE_ADDR addr)$/;"	f	file:
dcache_info_1	gdb/dcache.c	/^dcache_info_1 (DCACHE *dcache, const char *exp)$/;"	f	file:
dcache_init	gdb/dcache.c	/^dcache_init (void)$/;"	f
dcache_invalidate	gdb/dcache.c	/^dcache_invalidate (DCACHE *dcache)$/;"	f
dcache_invalidate_line	gdb/dcache.c	/^dcache_invalidate_line (DCACHE *dcache, CORE_ADDR addr)$/;"	f	file:
dcache_line_bytes	gdb/xtensa-tdep.h	/^  unsigned int dcache_line_bytes;$/;"	m	struct:gdbarch_tdep
dcache_line_size	gdb/dcache.c	/^static unsigned dcache_line_size = DCACHE_DEFAULT_LINE_SIZE;$/;"	v	file:
dcache_peek_byte	gdb/dcache.c	/^dcache_peek_byte (DCACHE *dcache, CORE_ADDR addr, gdb_byte *ptr)$/;"	f	file:
dcache_poke_byte	gdb/dcache.c	/^dcache_poke_byte (DCACHE *dcache, CORE_ADDR addr, const gdb_byte *ptr)$/;"	f	file:
dcache_print_line	gdb/dcache.c	/^dcache_print_line (DCACHE *dcache, int index)$/;"	f	file:
dcache_read_line	gdb/dcache.c	/^dcache_read_line (DCACHE *dcache, struct dcache_block *db)$/;"	f	file:
dcache_read_memory_partial	gdb/dcache.c	/^dcache_read_memory_partial (struct target_ops *ops, DCACHE *dcache,$/;"	f
dcache_set_list	gdb/dcache.c	/^static struct cmd_list_element *dcache_set_list = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
dcache_show_list	gdb/dcache.c	/^static struct cmd_list_element *dcache_show_list = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
dcache_size	gdb/dcache.c	/^static unsigned dcache_size = DCACHE_DEFAULT_SIZE;$/;"	v	file:
dcache_splay_tree_compare	gdb/dcache.c	/^dcache_splay_tree_compare (splay_tree_key a, splay_tree_key b)$/;"	f	file:
dcache_struct	gdb/dcache.c	/^struct dcache_struct$/;"	s	file:
dcache_update	gdb/dcache.c	/^dcache_update (DCACHE *dcache, enum target_xfer_status status,$/;"	f
dcache_writeback	gdb/xtensa-tdep.h	/^  unsigned int dcache_writeback;$/;"	m	struct:gdbarch_tdep
dcf_pdecy	sim/testsuite/sim/sh/pdec.s	/^dcf_pdecy:$/;"	l
dcf_pincy	sim/testsuite/sim/sh/pinc.s	/^dcf_pincy:$/;"	l
dcf_psub	sim/testsuite/sim/sh/psub.s	/^dcf_psub:$/;"	l
dcf_pswapy	sim/testsuite/sim/sh/pswap.s	/^dcf_pswapy:$/;"	l
dcgettext	bfd/hosts/alphavms.h	58;"	d
dcgettext	bfd/sysdep.h	216;"	d
dcgettext	gdb/gnulib/import/gettext.h	70;"	d
dcgettext	gdb/gnulib/import/gettext.h	71;"	d
dcgettext	intl/intl-compat.c	/^dcgettext (domainname, msgid, category)$/;"	f
dcgettext	intl/intl-compat.c	40;"	d	file:
dcgettext	intl/libgnuintl.h	/^static inline char *dcgettext (const char *__domainname, const char *__msgid,$/;"	f
dcgettext	intl/libgnuintl.h	175;"	d
dcgettext	opcodes/opintl.h	52;"	d
dclass	include/hp-symtab.h	/^  struct dntt_type_class dclass;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_class
dclass_scope	include/hp-symtab.h	/^  struct dntt_type_class_scope dclass_scope;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_class_scope
dcngettext	bfd/hosts/alphavms.h	63;"	d
dcngettext	bfd/sysdep.h	221;"	d
dcngettext	gdb/gnulib/import/gettext.h	81;"	d
dcngettext	gdb/gnulib/import/gettext.h	82;"	d
dcngettext	intl/intl-compat.c	/^dcngettext (domainname, msgid1, msgid2, n, category)$/;"	f
dcngettext	intl/intl-compat.c	43;"	d	file:
dcngettext	intl/libgnuintl.h	/^static inline char *dcngettext (const char *__domainname,$/;"	f
dcngettext	intl/libgnuintl.h	245;"	d
dcngettext	opcodes/opintl.h	57;"	d
dcnpgettext	gdb/gnulib/import/gettext.h	137;"	d
dcnpgettext_expr	gdb/gnulib/import/gettext.h	/^dcnpgettext_expr (const char *domain,$/;"	f
dcode	zlib/contrib/inflate86/inffast.S	/^#define dcode          12  \/* code* *\/$/;"	d
dcode	zlib/contrib/masmx64/inffas8664.c	/^\/* 72   36 *\/ code const FAR *dcode;    \/*     r11  local strm->distcode *\/$/;"	m	struct:inffast_ar	file:
dconst	include/hp-symtab.h	/^  struct dntt_type_const dconst;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_const
dcor_tests	gdb/testsuite/gdb.disasm/hppa.s	/^dcor_tests$/;"	l
dcpgettext	gdb/gnulib/import/gettext.h	126;"	d
dcpgettext_expr	gdb/gnulib/import/gettext.h	/^dcpgettext_expr (const char *domain,$/;"	f
dcplb_addr	sim/bfin/dv-bfin_mmu.c	/^  bu32 dcplb_addr[16];$/;"	m	struct:bfin_mmu	file:
dcplb_data	sim/bfin/dv-bfin_mmu.c	/^  bu32 dcplb_data[16];$/;"	m	struct:bfin_mmu	file:
dcplb_fault_addr	sim/bfin/dv-bfin_mmu.c	/^  bu32 dmem_control, dcplb_fault_status, dcplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
dcplb_fault_status	sim/bfin/dv-bfin_mmu.c	/^  bu32 dmem_control, dcplb_fault_status, dcplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
dcr	include/opcode/cr16.h	/^  dcr =  dcrl, $/;"	e	enum:__anon1325
dcr	sim/m32r/cpu2.h	/^      USI dcr;$/;"	m	struct:parexec::__anon281::__anon325
dcr	sim/m32r/cpux.h	/^      USI dcr;$/;"	m	struct:parexec::__anon411::__anon455
dcrh	include/opcode/cr16.h	/^  dsr, dcrl, dcrh, $/;"	e	enum:__anon1325
dcrl	include/opcode/cr16.h	/^  dsr, dcrl, dcrh, $/;"	e	enum:__anon1325
dct_pdecx	sim/testsuite/sim/sh/pdec.s	/^dct_pdecx:$/;"	l
dct_pincx	sim/testsuite/sim/sh/pinc.s	/^dct_pincx:$/;"	l
dct_psub	sim/testsuite/sim/sh/psub.s	/^dct_psub:$/;"	l
dct_pswapx	sim/testsuite/sim/sh/pswap.s	/^dct_pswapx:$/;"	l
dcx_buf	bfd/vms-lib.c	/^  unsigned char *dcx_buf;$/;"	m	struct:vms_lib_iovec	file:
dcx_max	bfd/vms-lib.c	/^  unsigned int dcx_max;$/;"	m	struct:vms_lib_iovec	file:
dcx_offset	bfd/vms-lib.c	/^  unsigned int dcx_offset;$/;"	m	struct:vms_lib_iovec	file:
dcx_pos	bfd/vms-lib.c	/^  int dcx_pos;$/;"	m	struct:vms_lib_iovec	file:
dcx_rlen	bfd/vms-lib.c	/^  unsigned int dcx_rlen;$/;"	m	struct:vms_lib_iovec	file:
dcx_sbm	bfd/vms-lib.c	/^  struct dcxsbm_desc *dcx_sbm;$/;"	m	struct:vms_lib_iovec	typeref:struct:vms_lib_iovec::dcxsbm_desc	file:
dcxmapvbn	include/vms/lbr.h	/^  unsigned char dcxmapvbn[4];$/;"	m	struct:vms_lhd
dcxsbm	bfd/vms-lib.c	/^  struct dcxsbm_desc *dcxsbm;$/;"	m	struct:lib_tdata	typeref:struct:lib_tdata::dcxsbm_desc	file:
dcxsbm_desc	bfd/vms-lib.c	/^struct dcxsbm_desc$/;"	s	file:
dcxsbms	bfd/vms-lib.c	/^  struct dcxsbm_desc *dcxsbms;$/;"	m	struct:vms_lib_iovec	typeref:struct:vms_lib_iovec::dcxsbm_desc	file:
dd	gdb/gnulib/import/float.in.h	/^    struct { double hi; double lo; } dd;$/;"	m	union:gl_long_double_union	typeref:struct:gl_long_double_union::__anon1813
dd	gdb/testsuite/gdb.base/varargs.c	/^double da,db,dc,dd;$/;"	v
dd	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type dd;$/;"	m	class:D	file:
dd	gdb/testsuite/gdb.cp/virtfunc.cc	/^D   dd;$/;"	v
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	0$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	1$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	1023$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	1048575$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	1073741823$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	127$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	131071$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	134217727$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	15$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	16383$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	16777215$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	2047$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	2097151$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	2147483647$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	255$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	262143$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	268435455$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	3$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	31$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	32767$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	33554431$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	4095$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	4194303$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	4294967295$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	511$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	524287$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	536870911$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	63$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	65535$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	67108863$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	7$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	8191$/;"	l
dd	zlib/contrib/masmx86/inffas32.asm	/^dd	8388607$/;"	l
dd0	gdb/testsuite/gdb.python/lib-types.cc	/^			int dd0;$/;"	m	union:A::__anon1946::__anon1947	file:
dd1	gdb/testsuite/gdb.python/lib-types.cc	/^			int dd1;$/;"	m	union:A::__anon1946::__anon1947	file:
ddocfunc	include/hp-symtab.h	/^  struct dntt_type_doc_function ddocfunc;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_doc_function
ddracct	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddracct, ddrtact, ddrarct;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrarct	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddracct, ddrtact, ddrarct;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrbrc	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrbrc[8], ddrbwc[8];$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrbwc	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrbrc[8], ddrbwc[8];$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrctl	sim/bfin/dv-bfin_ebiu_ddrc.c	/^    bu32 ddrctl[4];$/;"	m	union:bfin_ebiu_ddrc::__anon804	file:
ddrctl0	sim/bfin/dv-bfin_ebiu_ddrc.c	/^    struct { bu32 ddrctl0, ddrctl1, ddrctl2, ddrctl3; };$/;"	m	struct:bfin_ebiu_ddrc::__anon804::__anon805	file:
ddrctl1	sim/bfin/dv-bfin_ebiu_ddrc.c	/^    struct { bu32 ddrctl0, ddrctl1, ddrctl2, ddrctl3; };$/;"	m	struct:bfin_ebiu_ddrc::__anon804::__anon805	file:
ddrctl2	sim/bfin/dv-bfin_ebiu_ddrc.c	/^    struct { bu32 ddrctl0, ddrctl1, ddrctl2, ddrctl3; };$/;"	m	struct:bfin_ebiu_ddrc::__anon804::__anon805	file:
ddrctl3	sim/bfin/dv-bfin_ebiu_ddrc.c	/^    struct { bu32 ddrctl0, ddrctl1, ddrctl2, ddrctl3; };$/;"	m	struct:bfin_ebiu_ddrc::__anon804::__anon805	file:
ddrgc	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrgc[4];$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrmccl	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrmcen, ddrmccl;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrmcen	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrmcen, ddrmccl;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrque	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrque, erradd;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddrtact	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddracct, ddrtact, ddrarct;$/;"	m	struct:bfin_ebiu_ddrc	file:
ddvar	include/hp-symtab.h	/^  struct dntt_type_dvar ddvar;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_dvar
dead	gdb/gnu-nat.h	/^    int dead:1;			\/* We happen to know it's actually dead.  *\/$/;"	m	struct:proc
dead_procinfo	gdb/procfs.c	/^dead_procinfo (procinfo *pi, const char *msg, int kill_p)$/;"	f	file:
deal_with_atomic_sequence	gdb/mips-tdep.c	/^deal_with_atomic_sequence (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
dealloc_cache	gdb/frame-unwind.h	/^  frame_dealloc_cache_ftype *dealloc_cache;$/;"	m	struct:frame_unwind
deallocate	include/splay-tree.h	/^  splay_tree_deallocate_fn deallocate;$/;"	m	struct:splay_tree_s
deallocate_reg_mem	gdb/aarch64-tdep.c	/^deallocate_reg_mem (insn_decode_record *record)$/;"	f	file:
deallocate_reg_mem	gdb/arm-tdep.c	/^deallocate_reg_mem (insn_decode_record *record)$/;"	f	file:
debug	bfd/elf64-alpha.c	/^  struct ecoff_debug_info *debug;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::ecoff_debug_info	file:
debug	bfd/elfxx-mips.c	/^  struct ecoff_debug_info *debug;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::ecoff_debug_info	file:
debug	gdb/gnu-nat.h	101;"	d
debug	libiberty/regex.c	/^static int debug;$/;"	v	file:
debug	opcodes/aarch64-gen.c	/^static int debug = 0;$/;"	v	file:
debug	opcodes/i386-gen.c	/^static int debug = 0;$/;"	v	file:
debug	opcodes/i386-opc.h	/^      unsigned int debug:1;$/;"	m	struct:i386_operand_type::__anon69
debug	opcodes/ia64-gen.c	/^int debug = 0;$/;"	v
debug	readline/doc/texi2html	/^sub debug {$/;"	s
debug	sim/h8300/compile.c	/^int debug;$/;"	v
debug_abbrev	bfd/dwarf2.c	/^  debug_abbrev = 0,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_agent	gdb/common/agent.c	/^int debug_agent = 0;$/;"	v
debug_agent	gdb/gdbserver/ax.c	/^int debug_agent = 0;$/;"	v
debug_agent_printf	gdb/common/agent.c	/^debug_agent_printf (const char *fmt, ...)$/;"	f
debug_aix_thread	gdb/aix-thread.c	/^static int debug_aix_thread;$/;"	v	file:
debug_align	include/coff/ecoff.h	/^  bfd_size_type debug_align;$/;"	m	struct:ecoff_debug_swap
debug_aranges	bfd/dwarf2.c	/^  debug_aranges,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_aranges	gdb/symfile.h	/^  struct dwarf2_section_names debug_aranges;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
debug_arc_reloc	bfd/elf32-arc.c	/^debug_arc_reloc (struct arc_relocation_data reloc_data)$/;"	f	file:
debug_auto_load	gdb/auto-load.c	/^static int debug_auto_load = 0;$/;"	v	file:
debug_base	gdb/solib-svr4.c	/^  CORE_ADDR debug_base;	\/* Base of dynamic linker structures.  *\/$/;"	m	struct:svr4_info	file:
debug_bfd_cache	gdb/gdb_bfd.c	/^static unsigned int debug_bfd_cache;$/;"	v	file:
debug_coff_pe_read	gdb/coff-pe-read.c	/^static unsigned int debug_coff_pe_read;$/;"	v	file:
debug_context	gdb/stubs/ia64vms-stub.c	/^static pthreadDebugContext_t debug_context;$/;"	v	file:
debug_displaced	gdb/infrun.c	/^int debug_displaced = 0;$/;"	v
debug_dump	opcodes/aarch64-opc.c	/^int debug_dump = FALSE;$/;"	v
debug_end	gdb/testsuite/gdb.dwarf2/dw2-ada-ffffffff.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw2-bad-parameter-type.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw2-canonicalize-type.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw2-entry-value.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw2-param-error.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw2-stack-boundary.S	/^debug_end:$/;"	l
debug_end	gdb/testsuite/gdb.dwarf2/dw4-sig-type-unused.S	/^debug_end:$/;"	l
debug_enter	gdb/gdbserver/debug.h	43;"	d
debug_enter	gdb/gdbserver/debug.h	48;"	d
debug_error	gdb/stubs/i386-stub.c	/^debug_error (format, parm)$/;"	f
debug_error	gdb/stubs/m68k-stub.c	/^debug_error (format, parm)$/;"	f
debug_event_ptid	gdb/gdbserver/win32-low.c	/^debug_event_ptid (DEBUG_EVENT *event)$/;"	f	file:
debug_events	gdb/windows-nat.c	/^static int debug_events = 0;		\/* show events from kernel *\/$/;"	v	file:
debug_exceptions	gdb/windows-nat.c	/^static int debug_exceptions = 0;	\/* show target exceptions *\/$/;"	v	file:
debug_exec	gdb/windows-nat.c	/^static int debug_exec = 0;		\/* show execution *\/$/;"	v	file:
debug_exit	gdb/gdbserver/debug.h	45;"	d
debug_exit	gdb/gdbserver/debug.h	50;"	d
debug_fbsd_lwp	gdb/fbsd-nat.c	/^static int debug_fbsd_lwp;$/;"	v	file:
debug_fbsd_nat	gdb/fbsd-nat.c	/^static int debug_fbsd_nat;$/;"	v	file:
debug_file	sim/common/sim-cpu.h	/^  FILE *debug_file;$/;"	m	struct:__anon687
debug_file_directory	gdb/symfile.c	/^char *debug_file_directory = NULL;$/;"	v
debug_flag	gdb/stubs/ia64vms-stub.c	/^struct debug_flag$/;"	s	file:
debug_flags	gdb/stubs/ia64vms-stub.c	/^static struct debug_flag debug_flags[] =$/;"	v	typeref:struct:debug_flag	file:
debug_flags	sim/common/sim-cpu.h	/^  char debug_flags[MAX_DEBUG_VALUES];$/;"	m	struct:__anon687
debug_flush	gdb/gdbserver/debug.c	/^debug_flush (void)$/;"	f
debug_frame	bfd/dwarf2.c	/^  debug_frame,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_funcnames	bfd/dwarf2.c	/^  debug_funcnames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_indices	bfd/libcoff-in.h	/^  long *debug_indices;$/;"	m	struct:xcoff_tdata
debug_indices	bfd/libcoff.h	/^  long *debug_indices;$/;"	m	struct:xcoff_tdata
debug_info	bfd/dwarf2.c	/^  debug_info,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_info	bfd/libecoff.h	/^  struct ecoff_debug_info debug_info;$/;"	m	struct:ecoff_tdata	typeref:struct:ecoff_tdata::ecoff_debug_info
debug_info	gdb/mdebugread.c	/^    struct ecoff_debug_info *debug_info;$/;"	m	struct:symloc	typeref:struct:symloc::ecoff_debug_info	file:
debug_info	gdb/mdebugread.c	/^static struct ecoff_debug_info *debug_info;$/;"	v	typeref:struct:ecoff_debug_info	file:
debug_info_alt	bfd/dwarf2.c	/^  debug_info_alt,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_info_seg1	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg1:$/;"	l
debug_info_seg1_end	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg1_end:$/;"	l
debug_info_seg2	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg2:$/;"	l
debug_info_seg2_end	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg2_end:$/;"	l
debug_info_seg3	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg3:$/;"	l
debug_info_seg3_end	gdb/testsuite/gdb.dwarf2/dw2-icc-opaque.S	/^debug_info_seg3_end:$/;"	l
debug_infrun	gdb/infrun.c	/^unsigned int debug_infrun = 0;$/;"	v
debug_interrupt_level	gdb/xtensa-tdep.h	/^  unsigned int debug_interrupt_level;$/;"	m	struct:gdbarch_tdep
debug_line	bfd/dwarf2.c	/^  debug_line,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_line_str	bfd/dwarf2.c	/^  debug_line_str,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_linux_namespaces	gdb/nat/linux-namespaces.c	/^int debug_linux_namespaces;$/;"	v
debug_linux_nat	gdb/linux-nat.c	/^static unsigned int debug_linux_nat;$/;"	v	file:
debug_loader_name	gdb/solib-svr4.c	/^  char *debug_loader_name;$/;"	m	struct:svr4_info	file:
debug_loader_offset	gdb/solib-svr4.c	/^  CORE_ADDR debug_loader_offset;$/;"	m	struct:svr4_info	file:
debug_loader_offset_p	gdb/solib-svr4.c	/^  int debug_loader_offset_p;$/;"	m	struct:svr4_info	file:
debug_loc	bfd/dwarf2.c	/^  debug_loc,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_loc_kind	gdb/dwarf2loc.c	/^enum debug_loc_kind$/;"	g	file:
debug_macinfo	bfd/dwarf2.c	/^  debug_macinfo,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_macro	bfd/dwarf2.c	/^  debug_macro,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_max	bfd/dwarf2.c	/^  debug_max$/;"	e	enum:dwarf_debug_section_enum	file:
debug_memory	gdb/windows-nat.c	/^static int debug_memory = 0;		\/* show target memory accesses *\/$/;"	v	file:
debug_merge	bfd/libcoff-in.h	/^  struct coff_debug_merge_hash_table debug_merge;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::coff_debug_merge_hash_table
debug_merge	bfd/libcoff.h	/^  struct coff_debug_merge_hash_table debug_merge;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::coff_debug_merge_hash_table
debug_names	gdb/dwarf2read.c	/^  struct dwarf2_section_info debug_names {};$/;"	s	struct:dwz_file	file:
debug_names	gdb/symfile.h	/^  struct dwarf2_section_names debug_names;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
debug_names_table	gdb/dwarf2read.h	/^  std::unique_ptr<mapped_debug_names> debug_names_table;$/;"	m	struct:dwarf2_per_objfile
debug_num_dbreaks	gdb/xtensa-tdep.h	/^  unsigned int debug_num_dbreaks;$/;"	m	struct:gdbarch_tdep
debug_num_ibreaks	gdb/xtensa-tdep.h	/^  unsigned int debug_num_ibreaks;	\/* Number of IBREAKs.  *\/$/;"	m	struct:gdbarch_tdep
debug_p	gdb/serial.h	/^    int debug_p;		\/* Trace this serial devices operation.  *\/$/;"	m	struct:serial
debug_print_register	gdb/regcache.c	/^regcache::debug_print_register (const char *func,  int regno)$/;"	f	class:regcache
debug_printf	gdb/common/common-debug.c	/^debug_printf (const char *fmt, ...)$/;"	f
debug_pubnames	bfd/dwarf2.c	/^  debug_pubnames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_pubtypes	bfd/dwarf2.c	/^  debug_pubtypes,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_qf_dump	gdb/symfile-debug.c	/^debug_qf_dump (struct objfile *objfile)$/;"	f	file:
debug_qf_expand_all_symtabs	gdb/symfile-debug.c	/^debug_qf_expand_all_symtabs (struct objfile *objfile)$/;"	f	file:
debug_qf_expand_symtabs_for_function	gdb/symfile-debug.c	/^debug_qf_expand_symtabs_for_function (struct objfile *objfile,$/;"	f	file:
debug_qf_expand_symtabs_matching	gdb/symfile-debug.c	/^debug_qf_expand_symtabs_matching$/;"	f	file:
debug_qf_expand_symtabs_with_fullname	gdb/symfile-debug.c	/^debug_qf_expand_symtabs_with_fullname (struct objfile *objfile,$/;"	f	file:
debug_qf_find_compunit_symtab_by_address	gdb/symfile-debug.c	/^debug_qf_find_compunit_symtab_by_address (struct objfile *objfile,$/;"	f	file:
debug_qf_find_last_source_symtab	gdb/symfile-debug.c	/^debug_qf_find_last_source_symtab (struct objfile *objfile)$/;"	f	file:
debug_qf_find_pc_sect_compunit_symtab	gdb/symfile-debug.c	/^debug_qf_find_pc_sect_compunit_symtab (struct objfile *objfile,$/;"	f	file:
debug_qf_forget_cached_source_info	gdb/symfile-debug.c	/^debug_qf_forget_cached_source_info (struct objfile *objfile)$/;"	f	file:
debug_qf_has_symbols	gdb/symfile-debug.c	/^debug_qf_has_symbols (struct objfile *objfile)$/;"	f	file:
debug_qf_lookup_symbol	gdb/symfile-debug.c	/^debug_qf_lookup_symbol (struct objfile *objfile, int kind, const char *name,$/;"	f	file:
debug_qf_map_matching_symbols	gdb/symfile-debug.c	/^debug_qf_map_matching_symbols (struct objfile *objfile,$/;"	f	file:
debug_qf_map_symbol_filenames	gdb/symfile-debug.c	/^debug_qf_map_symbol_filenames (struct objfile *objfile,$/;"	f	file:
debug_qf_map_symtabs_matching_filename	gdb/symfile-debug.c	/^debug_qf_map_symtabs_matching_filename$/;"	f	file:
debug_qf_print_stats	gdb/symfile-debug.c	/^debug_qf_print_stats (struct objfile *objfile)$/;"	f	file:
debug_qf_relocate	gdb/symfile-debug.c	/^debug_qf_relocate (struct objfile *objfile,$/;"	f	file:
debug_ranges	bfd/dwarf2.c	/^  debug_ranges,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_reg_change_callback	gdb/nat/aarch64-linux-hw-point.c	/^debug_reg_change_callback (struct lwp_info *lwp, void *ptr)$/;"	f	file:
debug_reg_state	gdb/gdbserver/linux-aarch64-low.c	/^  struct aarch64_debug_reg_state debug_reg_state;$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::aarch64_debug_reg_state	file:
debug_reg_state	gdb/gdbserver/linux-x86-low.c	/^  struct x86_debug_reg_state debug_reg_state;$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::x86_debug_reg_state	file:
debug_reg_state	gdb/gdbserver/win32-i386-low.c	/^static struct x86_debug_reg_state debug_reg_state;$/;"	v	typeref:struct:x86_debug_reg_state	file:
debug_register_length	gdb/nat/x86-dregs.h	/^    int debug_register_length;$/;"	m	struct:x86_dr_low_type
debug_registers	gdb/ia64-linux-nat.c	/^static long debug_registers[8];$/;"	v	file:
debug_registers_changed	gdb/gdbserver/win32-low.h	/^  int debug_registers_changed;$/;"	m	struct:win32_thread_info
debug_registers_changed	gdb/nat/x86-linux.c	/^  int debug_registers_changed;$/;"	m	struct:arch_lwp_info	file:
debug_registers_changed	gdb/windows-nat.c	/^static int debug_registers_changed;$/;"	v	file:
debug_registers_used	gdb/windows-nat.c	/^static int debug_registers_used;$/;"	v	file:
debug_relax	bfd/elf32-avr.c	/^static bfd_boolean debug_relax = FALSE;$/;"	v	file:
debug_relax	bfd/elf32-ft32.c	/^static bfd_boolean debug_relax = FALSE;$/;"	v	file:
debug_relax	bfd/elf32-pru.c	/^static bfd_boolean debug_relax = FALSE;$/;"	v	file:
debug_section	bfd/dwarf1.c	/^  bfd_byte *debug_section;$/;"	m	struct:dwarf1_debug	file:
debug_section	bfd/xcofflink.c	/^  asection *debug_section;$/;"	m	struct:xcoff_link_hash_table	file:
debug_section_end	bfd/dwarf1.c	/^  bfd_byte *debug_section_end;$/;"	m	struct:dwarf1_debug	file:
debug_sections	bfd/dwarf2.c	/^  const struct dwarf_debug_section *debug_sections;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::dwarf_debug_section	file:
debug_sf	gdb/symfile-debug.c	/^  struct sym_fns debug_sf;$/;"	m	struct:debug_sym_fns_data	typeref:struct:debug_sym_fns_data::sym_fns	file:
debug_sfnames	bfd/dwarf2.c	/^  debug_sfnames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_srcinfo	bfd/dwarf2.c	/^  debug_srcinfo,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_start	gdb/testsuite/gdb.dwarf2/dw2-ada-ffffffff.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw2-bad-parameter-type.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw2-canonicalize-type.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw2-entry-value.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw2-param-error.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw2-stack-boundary.S	/^debug_start:$/;"	l
debug_start	gdb/testsuite/gdb.dwarf2/dw4-sig-type-unused.S	/^debug_start:$/;"	l
debug_state	sim/frv/sim-main.h	/^  int debug_state;$/;"	m	struct:_sim_cpu
debug_static_func	bfd/dwarf2.c	/^  debug_static_func,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_static_vars	bfd/dwarf2.c	/^  debug_static_vars,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_str	bfd/dwarf2.c	/^  debug_str,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_str_alt	bfd/dwarf2.c	/^  debug_str_alt,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_stratum	gdb/target.h	/^    debug_stratum		\/* Target debug.  Must be last.  *\/$/;"	e	enum:strata
debug_strtab	bfd/xcofflink.c	/^  struct bfd_strtab_hash *debug_strtab;$/;"	m	struct:xcoff_link_hash_table	typeref:struct:xcoff_link_hash_table::bfd_strtab_hash	file:
debug_stubs	bfd/elf32-avr.c	/^static bfd_boolean debug_stubs = FALSE;$/;"	v	file:
debug_swap	bfd/libecoff.h	/^  struct ecoff_debug_swap debug_swap;$/;"	m	struct:ecoff_backend_data	typeref:struct:ecoff_backend_data::ecoff_debug_swap
debug_swap	gdb/mdebugread.c	/^    const struct ecoff_debug_swap *debug_swap;$/;"	m	struct:symloc	typeref:struct:symloc::ecoff_debug_swap	file:
debug_swap	gdb/mdebugread.c	/^static const struct ecoff_debug_swap *debug_swap;$/;"	v	typeref:struct:ecoff_debug_swap	file:
debug_sym_finish	gdb/symfile-debug.c	/^debug_sym_finish (struct objfile *objfile)$/;"	f	file:
debug_sym_fns	gdb/symfile-debug.c	/^static const struct sym_fns debug_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
debug_sym_fns_data	gdb/symfile-debug.c	/^struct debug_sym_fns_data$/;"	s	file:
debug_sym_get_probes	gdb/symfile-debug.c	/^debug_sym_get_probes (struct objfile *objfile)$/;"	f	file:
debug_sym_init	gdb/symfile-debug.c	/^debug_sym_init (struct objfile *objfile)$/;"	f	file:
debug_sym_new_init	gdb/symfile-debug.c	/^debug_sym_new_init (struct objfile *objfile)$/;"	f	file:
debug_sym_offsets	gdb/symfile-debug.c	/^debug_sym_offsets (struct objfile *objfile,$/;"	f	file:
debug_sym_probe_fns	gdb/symfile-debug.c	/^static const struct sym_probe_fns debug_sym_probe_fns =$/;"	v	typeref:struct:sym_probe_fns	file:
debug_sym_quick_functions	gdb/symfile-debug.c	/^static const struct quick_symbol_functions debug_sym_quick_functions =$/;"	v	typeref:struct:quick_symbol_functions	file:
debug_sym_read	gdb/symfile-debug.c	/^debug_sym_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
debug_sym_read_linetable	gdb/symfile-debug.c	/^debug_sym_read_linetable (struct objfile *objfile)$/;"	f	file:
debug_sym_read_psymbols	gdb/symfile-debug.c	/^debug_sym_read_psymbols (struct objfile *objfile)$/;"	f	file:
debug_sym_relocate	gdb/symfile-debug.c	/^debug_sym_relocate (struct objfile *objfile, asection *sectp, bfd_byte *buf)$/;"	f	file:
debug_sym_segments	gdb/symfile-debug.c	/^debug_sym_segments (bfd *abfd)$/;"	f	file:
debug_symfile	gdb/symfile-debug.c	/^static int debug_symfile = 0;$/;"	v	file:
debug_symtab_name	gdb/symfile-debug.c	/^debug_symtab_name (struct symtab *symtab)$/;"	f	file:
debug_target	gdb/target.c	/^debug_target::debug_target ()$/;"	f	class:debug_target
debug_threads	gdb/gdbserver/ax.h	26;"	d
debug_threads	gdb/gdbserver/debug.c	/^int debug_threads;$/;"	v
debug_timestamp	gdb/gdbserver/debug.c	/^int debug_timestamp;$/;"	v
debug_timestamp	gdb/utils.c	/^static int debug_timestamp = 0;$/;"	v	file:
debug_type_names	bfd/peXXigen.c	/^static char * debug_type_names[IMAGE_NUMBEROF_DEBUG_TYPES] =$/;"	v	file:
debug_typenames	bfd/dwarf2.c	/^  debug_typenames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_types	bfd/dwarf2.c	/^  debug_types,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_varnames	bfd/dwarf2.c	/^  debug_varnames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_vprintf	gdb/debug.c	/^debug_vprintf (const char *fmt, va_list ap)$/;"	f
debug_vprintf	gdb/gdbserver/debug.c	/^debug_vprintf (const char *format, va_list ap)$/;"	f
debug_weaknames	bfd/dwarf2.c	/^  debug_weaknames,$/;"	e	enum:dwarf_debug_section_enum	file:
debug_windows	bfd/bfdwin.c	/^static int debug_windows;$/;"	v	file:
debug_xml	gdb/xml-support.c	/^static int debug_xml;$/;"	v	file:
debugcause_regnum	gdb/xtensa-tdep.h	/^  int debugcause_regnum;	\/* Register number for debugcause.  *\/$/;"	m	struct:gdbarch_tdep
debugdata_function	gdb/testsuite/gdb.base/gnu-debugdata.c	/^debugdata_function (void)$/;"	f	file:
debugformat	gdb/buildsym.c	/^  const char *debugformat;$/;"	m	struct:buildsym_compunit	file:
debugformat	gdb/symtab.h	/^  const char *debugformat;$/;"	m	struct:compunit_symtab
debugsec	gdb/xcoffread.c	/^    char *debugsec;$/;"	m	struct:coff_symfile_info	file:
dec	sim/h8300/writecode.c	/^dec ()$/;"	f	file:
dec128	gdb/testsuite/gdb.base/dfp-test.c	/^  _Decimal128 dec128;$/;"	m	struct:decstruct	file:
dec128_val1	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val1 = 3.14159dl;$/;"	v
dec128_val10	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val10 = 7.2dl;$/;"	v
dec128_val11	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val11 = 8.2dl;$/;"	v
dec128_val12	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val12 = 9.2dl;$/;"	v
dec128_val13	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val13 = 10.2dl;$/;"	v
dec128_val14	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val14 = 11.2dl;$/;"	v
dec128_val15	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val15 = 12.2dl;$/;"	v
dec128_val16	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val16 = 13.2dl;$/;"	v
dec128_val2	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val2 = -2.3765dl;$/;"	v
dec128_val3	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val3 = 0.2dl;$/;"	v
dec128_val4	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val4 = 1.2dl;$/;"	v
dec128_val5	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val5 = 2.2dl;$/;"	v
dec128_val6	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val6 = 3.2dl;$/;"	v
dec128_val7	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val7 = 4.2dl;$/;"	v
dec128_val8	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val8 = 5.2dl;$/;"	v
dec128_val9	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal128 dec128_val9 = 6.2dl;$/;"	v
dec128float_arg	gdb/common/format.h	/^    dec32float_arg, dec64float_arg, dec128float_arg$/;"	e	enum:argclass
dec32	gdb/testsuite/gdb.base/dfp-test.c	/^  _Decimal32 dec32;$/;"	m	struct:decstruct	file:
dec32_val1	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val1 = 3.14159df;$/;"	v
dec32_val10	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val10 = 7.2df;$/;"	v
dec32_val11	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val11 = 8.2df;$/;"	v
dec32_val12	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val12 = 9.2df;$/;"	v
dec32_val13	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val13 = 10.2df;$/;"	v
dec32_val14	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val14 = 11.2df;$/;"	v
dec32_val15	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val15 = 12.2df;$/;"	v
dec32_val16	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val16 = 13.2df;$/;"	v
dec32_val2	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val2 = -2.3765df;$/;"	v
dec32_val3	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val3 = 0.2df;$/;"	v
dec32_val4	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val4 = 1.2df;$/;"	v
dec32_val5	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val5 = 2.2df;$/;"	v
dec32_val6	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val6 = 3.2df;$/;"	v
dec32_val7	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val7 = 4.2df;$/;"	v
dec32_val8	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val8 = 5.2df;$/;"	v
dec32_val9	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal32 dec32_val9 = 6.2df;$/;"	v
dec32float_arg	gdb/common/format.h	/^    dec32float_arg, dec64float_arg, dec128float_arg$/;"	e	enum:argclass
dec64	gdb/testsuite/gdb.base/dfp-test.c	/^  _Decimal64 dec64;$/;"	m	struct:decstruct	file:
dec64_val1	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val1 = 3.14159dd;$/;"	v
dec64_val10	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val10 = 7.2dd;$/;"	v
dec64_val11	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val11 = 8.2dd;$/;"	v
dec64_val12	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val12 = 9.2dd;$/;"	v
dec64_val13	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val13 = 10.2dd;$/;"	v
dec64_val14	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val14 = 11.2dd;$/;"	v
dec64_val15	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val15 = 12.2dd;$/;"	v
dec64_val16	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val16 = 13.2dd;$/;"	v
dec64_val2	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val2 = -2.3765dd;$/;"	v
dec64_val3	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val3 = 0.2dd;$/;"	v
dec64_val4	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val4 = 1.2dd;$/;"	v
dec64_val5	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val5 = 2.2dd;$/;"	v
dec64_val6	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val6 = 3.2dd;$/;"	v
dec64_val7	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val7 = 4.2dd;$/;"	v
dec64_val8	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val8 = 5.2dd;$/;"	v
dec64_val9	gdb/testsuite/gdb.base/dfp-test.c	/^_Decimal64 dec64_val9 = 6.2dd;$/;"	v
dec64float_arg	gdb/common/format.h	/^    dec32float_arg, dec64float_arg, dec128float_arg$/;"	e	enum:argclass
decAddOp	libdecnumber/decNumber.c	/^static decNumber * decAddOp(decNumber *res, const decNumber *lhs,$/;"	f	file:
decAllocBytes	libdecnumber/decNumber.c	/^uInt decAllocBytes=0;		   \/* count of bytes allocated *\/$/;"	v
decApplyRound	libdecnumber/decNumber.c	/^static void decApplyRound(decNumber *dn, decContext *set, Int residue,$/;"	f	file:
decBiStr	libdecnumber/decCommon.c	/^static Flag decBiStr(const char *targ, const char *str1, const char *str2) {$/;"	f	file:
decBiStr	libdecnumber/decNumber.c	/^static Flag decBiStr(const char *targ, const char *str1, const char *str2) {$/;"	f	file:
decCanonical	libdecnumber/decBasic.c	/^static decFloat * decCanonical(decFloat *result, const decFloat *df) {$/;"	f	file:
decCheckInexact	libdecnumber/decNumber.c	/^static void decCheckInexact(const decNumber *dn, decContext *set) {$/;"	f	file:
decCheckMath	libdecnumber/decNumber.c	/^static uInt decCheckMath(const decNumber *rhs, decContext *set,$/;"	f	file:
decCheckNumber	libdecnumber/decNumber.c	/^static Flag decCheckNumber(const decNumber *dn) {$/;"	f	file:
decCheckOperands	libdecnumber/decNumber.c	/^static Flag decCheckOperands(decNumber *res, const decNumber *lhs,$/;"	f	file:
decClass	libdecnumber/decContext.h	/^  enum decClass {$/;"	g
decCompare	libdecnumber/decNumber.c	/^static Int decCompare(const decNumber *lhs, const decNumber *rhs,$/;"	f	file:
decCompareOp	libdecnumber/decNumber.c	/^decNumber * decCompareOp(decNumber *res, const decNumber *lhs,$/;"	f
decContext	libdecnumber/decContext.h	/^    } decContext;$/;"	t	typeref:struct:__anon83
decContextClearStatus	libdecnumber/decContext.c	/^decContext *decContextClearStatus(decContext *context, uInt mask) {$/;"	f
decContextClearStatus	libdecnumber/decContextSymbols.h	5;"	d
decContextDefault	libdecnumber/decContext.c	/^decContext * decContextDefault(decContext *context, Int kind) {$/;"	f
decContextDefault	libdecnumber/decContextSymbols.h	6;"	d
decContextGetRounding	libdecnumber/decContext.c	/^enum rounding decContextGetRounding(decContext *context) {$/;"	f
decContextGetRounding	libdecnumber/decContextSymbols.h	7;"	d
decContextGetStatus	libdecnumber/decContext.c	/^uInt decContextGetStatus(decContext *context) {$/;"	f
decContextGetStatus	libdecnumber/decContextSymbols.h	8;"	d
decContextRestoreStatus	libdecnumber/decContext.c	/^decContext *decContextRestoreStatus(decContext *context,$/;"	f
decContextRestoreStatus	libdecnumber/decContextSymbols.h	9;"	d
decContextSaveStatus	libdecnumber/decContext.c	/^uInt decContextSaveStatus(decContext *context, uInt mask) {$/;"	f
decContextSaveStatus	libdecnumber/decContextSymbols.h	10;"	d
decContextSetRounding	libdecnumber/decContext.c	/^decContext *decContextSetRounding(decContext *context,$/;"	f
decContextSetRounding	libdecnumber/decContextSymbols.h	11;"	d
decContextSetStatus	libdecnumber/decContext.c	/^decContext * decContextSetStatus(decContext *context, uInt status) {$/;"	f
decContextSetStatus	libdecnumber/decContextSymbols.h	12;"	d
decContextSetStatusFromString	libdecnumber/decContext.c	/^decContext * decContextSetStatusFromString(decContext *context,$/;"	f
decContextSetStatusFromString	libdecnumber/decContextSymbols.h	13;"	d
decContextSetStatusFromStringQuiet	libdecnumber/decContext.c	/^decContext * decContextSetStatusFromStringQuiet(decContext *context,$/;"	f
decContextSetStatusFromStringQuiet	libdecnumber/decContextSymbols.h	14;"	d
decContextSetStatusQuiet	libdecnumber/decContext.c	/^decContext * decContextSetStatusQuiet(decContext *context, uInt status) {$/;"	f
decContextSetStatusQuiet	libdecnumber/decContextSymbols.h	15;"	d
decContextStatusToString	libdecnumber/decContext.c	/^const char *decContextStatusToString(const decContext *context) {$/;"	f
decContextStatusToString	libdecnumber/decContextSymbols.h	16;"	d
decContextTestEndian	libdecnumber/decContext.c	/^Int decContextTestEndian(Flag quiet) {$/;"	f
decContextTestSavedStatus	libdecnumber/decContext.c	/^uInt decContextTestSavedStatus(uInt oldstatus, uInt mask) {$/;"	f
decContextTestSavedStatus	libdecnumber/decContextSymbols.h	17;"	d
decContextTestStatus	libdecnumber/decContext.c	/^uInt decContextTestStatus(decContext *context, uInt mask) {$/;"	f
decContextTestStatus	libdecnumber/decContextSymbols.h	18;"	d
decContextZeroStatus	libdecnumber/decContext.c	/^decContext *decContextZeroStatus(decContext *context) {$/;"	f
decContextZeroStatus	libdecnumber/decContextSymbols.h	19;"	d
decCopyFit	libdecnumber/decNumber.c	/^static void decCopyFit(decNumber *dest, const decNumber *src,$/;"	f	file:
decDecap	libdecnumber/decNumber.c	/^static decNumber *decDecap(decNumber *dn, Int drop) {$/;"	f	file:
decDigitsFromDPD	libdecnumber/dpd/decimal128Symbols.h	5;"	d
decDigitsFromDPD	libdecnumber/dpd/decimal32Symbols.h	5;"	d
decDigitsFromDPD	libdecnumber/dpd/decimal64.c	/^void decDigitsFromDPD(decNumber *dn, const uInt *sour, Int declets) {$/;"	f
decDigitsFromDPD	libdecnumber/dpd/decimal64Symbols.h	5;"	d
decDigitsToDPD	libdecnumber/dpd/decimal128Symbols.h	6;"	d
decDigitsToDPD	libdecnumber/dpd/decimal32Symbols.h	6;"	d
decDigitsToDPD	libdecnumber/dpd/decimal64.c	/^void decDigitsToDPD(const decNumber *dn, uInt *targ, Int shift) {$/;"	f
decDigitsToDPD	libdecnumber/dpd/decimal64Symbols.h	6;"	d
decDivide	libdecnumber/decBasic.c	/^static decFloat * decDivide(decFloat *result, const decFloat *dfl,$/;"	f	file:
decDivideOp	libdecnumber/decNumber.c	/^static decNumber * decDivideOp(decNumber *res,$/;"	f	file:
decDouble	libdecnumber/decDouble.h	/^    } decDouble;$/;"	t	typeref:union:__anon85
decDoubleAbs	libdecnumber/decDoubleSymbols.h	5;"	d
decDoubleAdd	libdecnumber/decDoubleSymbols.h	6;"	d
decDoubleAnd	libdecnumber/decDoubleSymbols.h	7;"	d
decDoubleCanonical	libdecnumber/decDoubleSymbols.h	8;"	d
decDoubleClass	libdecnumber/decDoubleSymbols.h	9;"	d
decDoubleClassString	libdecnumber/decDoubleSymbols.h	10;"	d
decDoubleCompare	libdecnumber/decDoubleSymbols.h	11;"	d
decDoubleCompareSignal	libdecnumber/decDoubleSymbols.h	12;"	d
decDoubleCompareTotal	libdecnumber/decDoubleSymbols.h	13;"	d
decDoubleCompareTotalMag	libdecnumber/decDoubleSymbols.h	14;"	d
decDoubleCopy	libdecnumber/decDoubleSymbols.h	15;"	d
decDoubleCopyAbs	libdecnumber/decDoubleSymbols.h	16;"	d
decDoubleCopyNegate	libdecnumber/decDoubleSymbols.h	17;"	d
decDoubleCopySign	libdecnumber/decDoubleSymbols.h	18;"	d
decDoubleDigits	libdecnumber/decDoubleSymbols.h	19;"	d
decDoubleDivide	libdecnumber/decDoubleSymbols.h	20;"	d
decDoubleDivideInteger	libdecnumber/decDoubleSymbols.h	21;"	d
decDoubleFMA	libdecnumber/decDoubleSymbols.h	22;"	d
decDoubleFromBCD	libdecnumber/decDoubleSymbols.h	23;"	d
decDoubleFromInt32	libdecnumber/decDoubleSymbols.h	24;"	d
decDoubleFromNumber	libdecnumber/decDouble.h	162;"	d
decDoubleFromPacked	libdecnumber/decDoubleSymbols.h	25;"	d
decDoubleFromString	libdecnumber/decDoubleSymbols.h	26;"	d
decDoubleFromUInt32	libdecnumber/decDoubleSymbols.h	27;"	d
decDoubleFromWider	libdecnumber/decDoubleSymbols.h	28;"	d
decDoubleGetCoefficient	libdecnumber/decDoubleSymbols.h	29;"	d
decDoubleGetExponent	libdecnumber/decDoubleSymbols.h	30;"	d
decDoubleInvert	libdecnumber/decDoubleSymbols.h	31;"	d
decDoubleIsCanonical	libdecnumber/decDoubleSymbols.h	32;"	d
decDoubleIsFinite	libdecnumber/decDoubleSymbols.h	33;"	d
decDoubleIsInfinite	libdecnumber/decDoubleSymbols.h	34;"	d
decDoubleIsInteger	libdecnumber/decDoubleSymbols.h	35;"	d
decDoubleIsNaN	libdecnumber/decDoubleSymbols.h	36;"	d
decDoubleIsNormal	libdecnumber/decDoubleSymbols.h	37;"	d
decDoubleIsSignaling	libdecnumber/decDoubleSymbols.h	38;"	d
decDoubleIsSignalling	libdecnumber/decDoubleSymbols.h	39;"	d
decDoubleIsSigned	libdecnumber/decDoubleSymbols.h	40;"	d
decDoubleIsSubnormal	libdecnumber/decDoubleSymbols.h	41;"	d
decDoubleIsZero	libdecnumber/decDoubleSymbols.h	42;"	d
decDoubleLogB	libdecnumber/decDoubleSymbols.h	43;"	d
decDoubleMax	libdecnumber/decDoubleSymbols.h	44;"	d
decDoubleMaxMag	libdecnumber/decDoubleSymbols.h	45;"	d
decDoubleMin	libdecnumber/decDoubleSymbols.h	46;"	d
decDoubleMinMag	libdecnumber/decDoubleSymbols.h	47;"	d
decDoubleMinus	libdecnumber/decDoubleSymbols.h	48;"	d
decDoubleMultiply	libdecnumber/decDoubleSymbols.h	49;"	d
decDoubleNextMinus	libdecnumber/decDoubleSymbols.h	50;"	d
decDoubleNextPlus	libdecnumber/decDoubleSymbols.h	51;"	d
decDoubleNextToward	libdecnumber/decDoubleSymbols.h	52;"	d
decDoubleOr	libdecnumber/decDoubleSymbols.h	53;"	d
decDoublePlus	libdecnumber/decDoubleSymbols.h	54;"	d
decDoubleQuantize	libdecnumber/decDoubleSymbols.h	55;"	d
decDoubleRadix	libdecnumber/decDoubleSymbols.h	56;"	d
decDoubleReduce	libdecnumber/decDoubleSymbols.h	57;"	d
decDoubleRemainder	libdecnumber/decDoubleSymbols.h	58;"	d
decDoubleRemainderNear	libdecnumber/decDoubleSymbols.h	59;"	d
decDoubleRotate	libdecnumber/decDoubleSymbols.h	60;"	d
decDoubleSameQuantum	libdecnumber/decDoubleSymbols.h	61;"	d
decDoubleScaleB	libdecnumber/decDoubleSymbols.h	62;"	d
decDoubleSetCoefficient	libdecnumber/decDoubleSymbols.h	63;"	d
decDoubleSetExponent	libdecnumber/decDoubleSymbols.h	64;"	d
decDoubleShift	libdecnumber/decDoubleSymbols.h	65;"	d
decDoubleShow	libdecnumber/decDoubleSymbols.h	66;"	d
decDoubleSubtract	libdecnumber/decDoubleSymbols.h	67;"	d
decDoubleToBCD	libdecnumber/decDoubleSymbols.h	68;"	d
decDoubleToEngString	libdecnumber/decDoubleSymbols.h	69;"	d
decDoubleToInt32	libdecnumber/decDoubleSymbols.h	70;"	d
decDoubleToInt32Exact	libdecnumber/decDoubleSymbols.h	71;"	d
decDoubleToIntegralExact	libdecnumber/decDoubleSymbols.h	72;"	d
decDoubleToIntegralValue	libdecnumber/decDoubleSymbols.h	73;"	d
decDoubleToNumber	libdecnumber/decDouble.h	161;"	d
decDoubleToPacked	libdecnumber/decDoubleSymbols.h	74;"	d
decDoubleToString	libdecnumber/decDoubleSymbols.h	75;"	d
decDoubleToUInt32	libdecnumber/decDoubleSymbols.h	76;"	d
decDoubleToUInt32Exact	libdecnumber/decDoubleSymbols.h	77;"	d
decDoubleToWider	libdecnumber/decDoubleSymbols.h	78;"	d
decDoubleVersion	libdecnumber/decDoubleSymbols.h	79;"	d
decDoubleXor	libdecnumber/decDoubleSymbols.h	80;"	d
decDoubleZero	libdecnumber/decDoubleSymbols.h	81;"	d
decDumpAr	libdecnumber/decNumber.c	/^static void decDumpAr(char name, const Unit *ar, Int len) {$/;"	f	file:
decExpOp	libdecnumber/decNumber.c	/^decNumber * decExpOp(decNumber *res, const decNumber *rhs,$/;"	f
decFinalize	libdecnumber/decCommon.c	/^static decFloat * decFinalize(decFloat *df, bcdnum *num,$/;"	f	file:
decFinalize	libdecnumber/decNumber.c	/^static void decFinalize(decNumber *dn, decContext *set, Int *residue,$/;"	f	file:
decFinish	libdecnumber/decNumber.c	/^static void decFinish(decNumber *dn, decContext *set, Int *residue,$/;"	f	file:
decFinish	libdecnumber/decNumber.c	278;"	d	file:
decFiniteMultiply	libdecnumber/decBasic.c	/^static void decFiniteMultiply(bcdnum *num, uByte *bcdacc,$/;"	f	file:
decFloat	libdecnumber/decDouble.c	53;"	d	file:
decFloat	libdecnumber/decQuad.c	48;"	d	file:
decFloat	libdecnumber/decSingle.c	51;"	d	file:
decFloatAbs	libdecnumber/decBasic.c	/^decFloat * decFloatAbs(decFloat *result, const decFloat *df,$/;"	f
decFloatAbs	libdecnumber/decDouble.c	81;"	d	file:
decFloatAbs	libdecnumber/decQuad.c	75;"	d	file:
decFloatAdd	libdecnumber/decBasic.c	/^decFloat * decFloatAdd(decFloat *result,$/;"	f
decFloatAdd	libdecnumber/decDouble.c	82;"	d	file:
decFloatAdd	libdecnumber/decQuad.c	76;"	d	file:
decFloatAnd	libdecnumber/decBasic.c	/^decFloat * decFloatAnd(decFloat *result,$/;"	f
decFloatAnd	libdecnumber/decDouble.c	83;"	d	file:
decFloatAnd	libdecnumber/decQuad.c	77;"	d	file:
decFloatCanonical	libdecnumber/decBasic.c	/^decFloat * decFloatCanonical(decFloat *result, const decFloat *df) {$/;"	f
decFloatCanonical	libdecnumber/decDouble.c	119;"	d	file:
decFloatCanonical	libdecnumber/decQuad.c	113;"	d	file:
decFloatClass	libdecnumber/decBasic.c	/^enum decClass decFloatClass(const decFloat *df) {$/;"	f
decFloatClass	libdecnumber/decDouble.c	126;"	d	file:
decFloatClass	libdecnumber/decQuad.c	120;"	d	file:
decFloatClassString	libdecnumber/decBasic.c	/^const char *decFloatClassString(const decFloat *df) {$/;"	f
decFloatClassString	libdecnumber/decDouble.c	127;"	d	file:
decFloatClassString	libdecnumber/decQuad.c	121;"	d	file:
decFloatCompare	libdecnumber/decBasic.c	/^decFloat * decFloatCompare(decFloat *result,$/;"	f
decFloatCompare	libdecnumber/decDouble.c	113;"	d	file:
decFloatCompare	libdecnumber/decQuad.c	107;"	d	file:
decFloatCompareSignal	libdecnumber/decBasic.c	/^decFloat * decFloatCompareSignal(decFloat *result,$/;"	f
decFloatCompareSignal	libdecnumber/decDouble.c	114;"	d	file:
decFloatCompareSignal	libdecnumber/decQuad.c	108;"	d	file:
decFloatCompareTotal	libdecnumber/decBasic.c	/^decFloat * decFloatCompareTotal(decFloat *result,$/;"	f
decFloatCompareTotal	libdecnumber/decDouble.c	115;"	d	file:
decFloatCompareTotal	libdecnumber/decQuad.c	109;"	d	file:
decFloatCompareTotalMag	libdecnumber/decBasic.c	/^decFloat * decFloatCompareTotalMag(decFloat *result,$/;"	f
decFloatCompareTotalMag	libdecnumber/decDouble.c	116;"	d	file:
decFloatCompareTotalMag	libdecnumber/decQuad.c	110;"	d	file:
decFloatCopy	libdecnumber/decBasic.c	/^decFloat * decFloatCopy(decFloat *result, const decFloat *dfl) {$/;"	f
decFloatCopy	libdecnumber/decDouble.c	120;"	d	file:
decFloatCopy	libdecnumber/decQuad.c	114;"	d	file:
decFloatCopyAbs	libdecnumber/decBasic.c	/^decFloat * decFloatCopyAbs(decFloat *result, const decFloat *dfl) {$/;"	f
decFloatCopyAbs	libdecnumber/decDouble.c	121;"	d	file:
decFloatCopyAbs	libdecnumber/decQuad.c	115;"	d	file:
decFloatCopyNegate	libdecnumber/decBasic.c	/^decFloat * decFloatCopyNegate(decFloat *result, const decFloat *dfl) {$/;"	f
decFloatCopyNegate	libdecnumber/decDouble.c	122;"	d	file:
decFloatCopyNegate	libdecnumber/decQuad.c	116;"	d	file:
decFloatCopySign	libdecnumber/decBasic.c	/^decFloat * decFloatCopySign(decFloat *result,$/;"	f
decFloatCopySign	libdecnumber/decDouble.c	123;"	d	file:
decFloatCopySign	libdecnumber/decQuad.c	117;"	d	file:
decFloatDigits	libdecnumber/decBasic.c	/^uInt decFloatDigits(const decFloat *df) {$/;"	f
decFloatDigits	libdecnumber/decDouble.c	128;"	d	file:
decFloatDigits	libdecnumber/decQuad.c	122;"	d	file:
decFloatDivide	libdecnumber/decBasic.c	/^decFloat * decFloatDivide(decFloat *result,$/;"	f
decFloatDivide	libdecnumber/decDouble.c	84;"	d	file:
decFloatDivide	libdecnumber/decQuad.c	78;"	d	file:
decFloatDivideInteger	libdecnumber/decBasic.c	/^decFloat * decFloatDivideInteger(decFloat *result,$/;"	f
decFloatDivideInteger	libdecnumber/decDouble.c	85;"	d	file:
decFloatDivideInteger	libdecnumber/decQuad.c	79;"	d	file:
decFloatFMA	libdecnumber/decBasic.c	/^decFloat * decFloatFMA(decFloat *result, const decFloat *dfl,$/;"	f
decFloatFMA	libdecnumber/decDouble.c	86;"	d	file:
decFloatFMA	libdecnumber/decQuad.c	80;"	d	file:
decFloatFromBCD	libdecnumber/decCommon.c	/^decFloat * decFloatFromBCD(decFloat *df, Int exp, const uByte *bcdar,$/;"	f
decFloatFromBCD	libdecnumber/decDouble.c	57;"	d	file:
decFloatFromBCD	libdecnumber/decQuad.c	51;"	d	file:
decFloatFromBCD	libdecnumber/decSingle.c	55;"	d	file:
decFloatFromInt32	libdecnumber/decBasic.c	/^decFloat * decFloatFromInt32(decFloat *result, Int n) {$/;"	f
decFloatFromInt32	libdecnumber/decDouble.c	58;"	d	file:
decFloatFromInt32	libdecnumber/decQuad.c	52;"	d	file:
decFloatFromPacked	libdecnumber/decCommon.c	/^decFloat * decFloatFromPacked(decFloat *df, Int exp, const uByte *packed) {$/;"	f
decFloatFromPacked	libdecnumber/decDouble.c	59;"	d	file:
decFloatFromPacked	libdecnumber/decQuad.c	53;"	d	file:
decFloatFromPacked	libdecnumber/decSingle.c	56;"	d	file:
decFloatFromPackedChecked	libdecnumber/decCommon.c	/^decFloat * decFloatFromPackedChecked(decFloat *df, Int exp,$/;"	f
decFloatFromPackedChecked	libdecnumber/decDouble.c	60;"	d	file:
decFloatFromPackedChecked	libdecnumber/decQuad.c	54;"	d	file:
decFloatFromPackedChecked	libdecnumber/decSingle.c	57;"	d	file:
decFloatFromString	libdecnumber/decCommon.c	/^decFloat * decFloatFromString(decFloat *result, const char *string,$/;"	f
decFloatFromString	libdecnumber/decDouble.c	61;"	d	file:
decFloatFromString	libdecnumber/decQuad.c	55;"	d	file:
decFloatFromString	libdecnumber/decSingle.c	58;"	d	file:
decFloatFromUInt32	libdecnumber/decBasic.c	/^decFloat * decFloatFromUInt32(decFloat *result, uInt u) {$/;"	f
decFloatFromUInt32	libdecnumber/decDouble.c	62;"	d	file:
decFloatFromUInt32	libdecnumber/decQuad.c	56;"	d	file:
decFloatFromWider	libdecnumber/decCommon.c	/^decFloat * decFloatFromWider(decFloat *result, const decFloatWider *wider,$/;"	f
decFloatFromWider	libdecnumber/decDouble.c	63;"	d	file:
decFloatFromWider	libdecnumber/decQuad.c	57;"	d	file:
decFloatFromWider	libdecnumber/decSingle.c	59;"	d	file:
decFloatGetCoefficient	libdecnumber/decCommon.c	/^Int decFloatGetCoefficient(const decFloat *df, uByte *bcdar) {$/;"	f
decFloatGetCoefficient	libdecnumber/decDouble.c	64;"	d	file:
decFloatGetCoefficient	libdecnumber/decQuad.c	58;"	d	file:
decFloatGetCoefficient	libdecnumber/decSingle.c	60;"	d	file:
decFloatGetExponent	libdecnumber/decCommon.c	/^Int decFloatGetExponent(const decFloat *df) {$/;"	f
decFloatGetExponent	libdecnumber/decDouble.c	65;"	d	file:
decFloatGetExponent	libdecnumber/decQuad.c	59;"	d	file:
decFloatGetExponent	libdecnumber/decSingle.c	61;"	d	file:
decFloatInvert	libdecnumber/decBasic.c	/^decFloat * decFloatInvert(decFloat *result, const decFloat *df,$/;"	f
decFloatInvert	libdecnumber/decDouble.c	87;"	d	file:
decFloatInvert	libdecnumber/decQuad.c	81;"	d	file:
decFloatIsCanonical	libdecnumber/decBasic.c	/^uInt decFloatIsCanonical(const decFloat *df) {$/;"	f
decFloatIsCanonical	libdecnumber/decDouble.c	129;"	d	file:
decFloatIsCanonical	libdecnumber/decQuad.c	123;"	d	file:
decFloatIsFinite	libdecnumber/decBasic.c	/^uInt decFloatIsFinite(const decFloat *df) {$/;"	f
decFloatIsFinite	libdecnumber/decDouble.c	130;"	d	file:
decFloatIsFinite	libdecnumber/decQuad.c	124;"	d	file:
decFloatIsInfinite	libdecnumber/decBasic.c	/^uInt decFloatIsInfinite(const decFloat *df) {$/;"	f
decFloatIsInfinite	libdecnumber/decDouble.c	131;"	d	file:
decFloatIsInfinite	libdecnumber/decQuad.c	125;"	d	file:
decFloatIsInteger	libdecnumber/decBasic.c	/^uInt decFloatIsInteger(const decFloat *df) {$/;"	f
decFloatIsInteger	libdecnumber/decDouble.c	132;"	d	file:
decFloatIsInteger	libdecnumber/decQuad.c	126;"	d	file:
decFloatIsNaN	libdecnumber/decBasic.c	/^uInt decFloatIsNaN(const decFloat *df) {$/;"	f
decFloatIsNaN	libdecnumber/decDouble.c	133;"	d	file:
decFloatIsNaN	libdecnumber/decQuad.c	127;"	d	file:
decFloatIsNormal	libdecnumber/decBasic.c	/^uInt decFloatIsNormal(const decFloat *df) {$/;"	f
decFloatIsNormal	libdecnumber/decDouble.c	134;"	d	file:
decFloatIsNormal	libdecnumber/decQuad.c	128;"	d	file:
decFloatIsSignaling	libdecnumber/decBasic.c	/^uInt decFloatIsSignaling(const decFloat *df) {$/;"	f
decFloatIsSignaling	libdecnumber/decDouble.c	135;"	d	file:
decFloatIsSignaling	libdecnumber/decQuad.c	129;"	d	file:
decFloatIsSignalling	libdecnumber/decBasic.c	/^uInt decFloatIsSignalling(const decFloat *df) {$/;"	f
decFloatIsSignalling	libdecnumber/decDouble.c	136;"	d	file:
decFloatIsSignalling	libdecnumber/decQuad.c	130;"	d	file:
decFloatIsSigned	libdecnumber/decBasic.c	/^uInt decFloatIsSigned(const decFloat *df) {$/;"	f
decFloatIsSigned	libdecnumber/decDouble.c	137;"	d	file:
decFloatIsSigned	libdecnumber/decQuad.c	131;"	d	file:
decFloatIsSubnormal	libdecnumber/decBasic.c	/^uInt decFloatIsSubnormal(const decFloat *df) {$/;"	f
decFloatIsSubnormal	libdecnumber/decDouble.c	138;"	d	file:
decFloatIsSubnormal	libdecnumber/decQuad.c	132;"	d	file:
decFloatIsZero	libdecnumber/decBasic.c	/^uInt decFloatIsZero(const decFloat *df) {$/;"	f
decFloatIsZero	libdecnumber/decDouble.c	139;"	d	file:
decFloatIsZero	libdecnumber/decQuad.c	133;"	d	file:
decFloatLogB	libdecnumber/decBasic.c	/^decFloat * decFloatLogB(decFloat *result, const decFloat *df,$/;"	f
decFloatLogB	libdecnumber/decDouble.c	88;"	d	file:
decFloatLogB	libdecnumber/decQuad.c	82;"	d	file:
decFloatMax	libdecnumber/decBasic.c	/^decFloat * decFloatMax(decFloat *result,$/;"	f
decFloatMax	libdecnumber/decDouble.c	89;"	d	file:
decFloatMax	libdecnumber/decQuad.c	83;"	d	file:
decFloatMaxMag	libdecnumber/decBasic.c	/^decFloat * decFloatMaxMag(decFloat *result,$/;"	f
decFloatMaxMag	libdecnumber/decDouble.c	90;"	d	file:
decFloatMaxMag	libdecnumber/decQuad.c	84;"	d	file:
decFloatMin	libdecnumber/decBasic.c	/^decFloat * decFloatMin(decFloat *result,$/;"	f
decFloatMin	libdecnumber/decDouble.c	91;"	d	file:
decFloatMin	libdecnumber/decQuad.c	85;"	d	file:
decFloatMinMag	libdecnumber/decBasic.c	/^decFloat * decFloatMinMag(decFloat *result,$/;"	f
decFloatMinMag	libdecnumber/decDouble.c	92;"	d	file:
decFloatMinMag	libdecnumber/decQuad.c	86;"	d	file:
decFloatMinus	libdecnumber/decBasic.c	/^decFloat * decFloatMinus(decFloat *result, const decFloat *df,$/;"	f
decFloatMinus	libdecnumber/decDouble.c	93;"	d	file:
decFloatMinus	libdecnumber/decQuad.c	87;"	d	file:
decFloatMultiply	libdecnumber/decBasic.c	/^decFloat * decFloatMultiply(decFloat *result,$/;"	f
decFloatMultiply	libdecnumber/decDouble.c	94;"	d	file:
decFloatMultiply	libdecnumber/decQuad.c	88;"	d	file:
decFloatNextMinus	libdecnumber/decBasic.c	/^decFloat * decFloatNextMinus(decFloat *result, const decFloat *dfl,$/;"	f
decFloatNextMinus	libdecnumber/decDouble.c	95;"	d	file:
decFloatNextMinus	libdecnumber/decQuad.c	89;"	d	file:
decFloatNextPlus	libdecnumber/decBasic.c	/^decFloat * decFloatNextPlus(decFloat *result, const decFloat *dfl,$/;"	f
decFloatNextPlus	libdecnumber/decDouble.c	96;"	d	file:
decFloatNextPlus	libdecnumber/decQuad.c	90;"	d	file:
decFloatNextToward	libdecnumber/decBasic.c	/^decFloat * decFloatNextToward(decFloat *result,$/;"	f
decFloatNextToward	libdecnumber/decDouble.c	97;"	d	file:
decFloatNextToward	libdecnumber/decQuad.c	91;"	d	file:
decFloatOr	libdecnumber/decBasic.c	/^decFloat * decFloatOr(decFloat *result,$/;"	f
decFloatOr	libdecnumber/decDouble.c	98;"	d	file:
decFloatOr	libdecnumber/decQuad.c	92;"	d	file:
decFloatPlus	libdecnumber/decBasic.c	/^decFloat * decFloatPlus(decFloat *result, const decFloat *df,$/;"	f
decFloatPlus	libdecnumber/decDouble.c	99;"	d	file:
decFloatPlus	libdecnumber/decQuad.c	93;"	d	file:
decFloatQuantize	libdecnumber/decBasic.c	/^decFloat * decFloatQuantize(decFloat *result,$/;"	f
decFloatQuantize	libdecnumber/decDouble.c	100;"	d	file:
decFloatQuantize	libdecnumber/decQuad.c	94;"	d	file:
decFloatRadix	libdecnumber/decCommon.c	/^uInt decFloatRadix(const decFloat *df) {$/;"	f
decFloatRadix	libdecnumber/decDouble.c	140;"	d	file:
decFloatRadix	libdecnumber/decQuad.c	134;"	d	file:
decFloatRadix	libdecnumber/decSingle.c	73;"	d	file:
decFloatReduce	libdecnumber/decBasic.c	/^decFloat * decFloatReduce(decFloat *result, const decFloat *df,$/;"	f
decFloatReduce	libdecnumber/decDouble.c	101;"	d	file:
decFloatReduce	libdecnumber/decQuad.c	95;"	d	file:
decFloatRemainder	libdecnumber/decBasic.c	/^decFloat * decFloatRemainder(decFloat *result,$/;"	f
decFloatRemainder	libdecnumber/decDouble.c	102;"	d	file:
decFloatRemainder	libdecnumber/decQuad.c	96;"	d	file:
decFloatRemainderNear	libdecnumber/decBasic.c	/^decFloat * decFloatRemainderNear(decFloat *result,$/;"	f
decFloatRemainderNear	libdecnumber/decDouble.c	103;"	d	file:
decFloatRemainderNear	libdecnumber/decQuad.c	97;"	d	file:
decFloatRotate	libdecnumber/decBasic.c	/^decFloat * decFloatRotate(decFloat *result,$/;"	f
decFloatRotate	libdecnumber/decDouble.c	104;"	d	file:
decFloatRotate	libdecnumber/decQuad.c	98;"	d	file:
decFloatSameQuantum	libdecnumber/decBasic.c	/^uInt decFloatSameQuantum(const decFloat *dfl, const decFloat *dfr) {$/;"	f
decFloatSameQuantum	libdecnumber/decDouble.c	141;"	d	file:
decFloatSameQuantum	libdecnumber/decQuad.c	135;"	d	file:
decFloatScaleB	libdecnumber/decBasic.c	/^decFloat * decFloatScaleB(decFloat *result,$/;"	f
decFloatScaleB	libdecnumber/decDouble.c	105;"	d	file:
decFloatScaleB	libdecnumber/decQuad.c	99;"	d	file:
decFloatSetCoefficient	libdecnumber/decCommon.c	/^decFloat * decFloatSetCoefficient(decFloat *df, const uByte *bcdar,$/;"	f
decFloatSetCoefficient	libdecnumber/decDouble.c	66;"	d	file:
decFloatSetCoefficient	libdecnumber/decQuad.c	60;"	d	file:
decFloatSetCoefficient	libdecnumber/decSingle.c	62;"	d	file:
decFloatSetExponent	libdecnumber/decCommon.c	/^decFloat * decFloatSetExponent(decFloat *df, decContext *set, Int exp) {$/;"	f
decFloatSetExponent	libdecnumber/decDouble.c	67;"	d	file:
decFloatSetExponent	libdecnumber/decQuad.c	61;"	d	file:
decFloatSetExponent	libdecnumber/decSingle.c	63;"	d	file:
decFloatShift	libdecnumber/decBasic.c	/^decFloat * decFloatShift(decFloat *result,$/;"	f
decFloatShift	libdecnumber/decDouble.c	106;"	d	file:
decFloatShift	libdecnumber/decQuad.c	100;"	d	file:
decFloatShow	libdecnumber/decCommon.c	/^void decFloatShow(const decFloat *df, const char *tag) {$/;"	f
decFloatShow	libdecnumber/decDouble.c	68;"	d	file:
decFloatShow	libdecnumber/decQuad.c	62;"	d	file:
decFloatShow	libdecnumber/decSingle.c	64;"	d	file:
decFloatSubtract	libdecnumber/decBasic.c	/^decFloat * decFloatSubtract(decFloat *result,$/;"	f
decFloatSubtract	libdecnumber/decDouble.c	107;"	d	file:
decFloatSubtract	libdecnumber/decQuad.c	101;"	d	file:
decFloatToBCD	libdecnumber/decCommon.c	/^Int decFloatToBCD(const decFloat *df, Int *exp, uByte *bcdar) {$/;"	f
decFloatToBCD	libdecnumber/decDouble.c	69;"	d	file:
decFloatToBCD	libdecnumber/decQuad.c	63;"	d	file:
decFloatToBCD	libdecnumber/decSingle.c	65;"	d	file:
decFloatToEngString	libdecnumber/decCommon.c	/^char * decFloatToEngString(const decFloat *df, char *string){$/;"	f
decFloatToEngString	libdecnumber/decDouble.c	70;"	d	file:
decFloatToEngString	libdecnumber/decQuad.c	64;"	d	file:
decFloatToEngString	libdecnumber/decSingle.c	66;"	d	file:
decFloatToInt32	libdecnumber/decBasic.c	/^Int decFloatToInt32(const decFloat *df, decContext *set,$/;"	f
decFloatToInt32	libdecnumber/decDouble.c	71;"	d	file:
decFloatToInt32	libdecnumber/decQuad.c	65;"	d	file:
decFloatToInt32Exact	libdecnumber/decBasic.c	/^Int decFloatToInt32Exact(const decFloat *df, decContext *set,$/;"	f
decFloatToInt32Exact	libdecnumber/decDouble.c	72;"	d	file:
decFloatToInt32Exact	libdecnumber/decQuad.c	66;"	d	file:
decFloatToIntegralExact	libdecnumber/decBasic.c	/^decFloat * decFloatToIntegralExact(decFloat *result, const decFloat *df,$/;"	f
decFloatToIntegralExact	libdecnumber/decDouble.c	109;"	d	file:
decFloatToIntegralExact	libdecnumber/decQuad.c	103;"	d	file:
decFloatToIntegralValue	libdecnumber/decBasic.c	/^decFloat * decFloatToIntegralValue(decFloat *result, const decFloat *df,$/;"	f
decFloatToIntegralValue	libdecnumber/decDouble.c	108;"	d	file:
decFloatToIntegralValue	libdecnumber/decQuad.c	102;"	d	file:
decFloatToPacked	libdecnumber/decCommon.c	/^Int decFloatToPacked(const decFloat *df, Int *exp, uByte *packed) {$/;"	f
decFloatToPacked	libdecnumber/decDouble.c	73;"	d	file:
decFloatToPacked	libdecnumber/decQuad.c	67;"	d	file:
decFloatToPacked	libdecnumber/decSingle.c	67;"	d	file:
decFloatToString	libdecnumber/decCommon.c	/^char * decFloatToString(const decFloat *df, char *string){$/;"	f
decFloatToString	libdecnumber/decDouble.c	74;"	d	file:
decFloatToString	libdecnumber/decQuad.c	68;"	d	file:
decFloatToString	libdecnumber/decSingle.c	68;"	d	file:
decFloatToUInt32	libdecnumber/decBasic.c	/^uInt decFloatToUInt32(const decFloat *df, decContext *set,$/;"	f
decFloatToUInt32	libdecnumber/decDouble.c	75;"	d	file:
decFloatToUInt32	libdecnumber/decQuad.c	69;"	d	file:
decFloatToUInt32Exact	libdecnumber/decBasic.c	/^uInt decFloatToUInt32Exact(const decFloat *df, decContext *set,$/;"	f
decFloatToUInt32Exact	libdecnumber/decDouble.c	76;"	d	file:
decFloatToUInt32Exact	libdecnumber/decQuad.c	70;"	d	file:
decFloatToWider	libdecnumber/decCommon.c	/^decFloatWider * decFloatToWider(const decFloat *source, decFloatWider *wider) {$/;"	f
decFloatToWider	libdecnumber/decDouble.c	77;"	d	file:
decFloatToWider	libdecnumber/decQuad.c	71;"	d	file:
decFloatToWider	libdecnumber/decSingle.c	69;"	d	file:
decFloatVersion	libdecnumber/decCommon.c	/^const char *decFloatVersion(void) {$/;"	f
decFloatVersion	libdecnumber/decDouble.c	142;"	d	file:
decFloatVersion	libdecnumber/decQuad.c	136;"	d	file:
decFloatVersion	libdecnumber/decSingle.c	74;"	d	file:
decFloatWider	libdecnumber/decDouble.c	54;"	d	file:
decFloatWider	libdecnumber/decSingle.c	52;"	d	file:
decFloatXor	libdecnumber/decBasic.c	/^decFloat * decFloatXor(decFloat *result,$/;"	f
decFloatXor	libdecnumber/decDouble.c	110;"	d	file:
decFloatXor	libdecnumber/decQuad.c	104;"	d	file:
decFloatZero	libdecnumber/decCommon.c	/^decFloat * decFloatZero(decFloat *df){$/;"	f
decFloatZero	libdecnumber/decDouble.c	78;"	d	file:
decFloatZero	libdecnumber/decQuad.c	72;"	d	file:
decFloatZero	libdecnumber/decSingle.c	70;"	d	file:
decFree	libdecnumber/decNumber.c	/^static void decFree(void *alloc) {$/;"	f	file:
decGetDigits	libdecnumber/decNumber.c	/^static Int decGetDigits(Unit *uar, Int len) {$/;"	f	file:
decGetInt	libdecnumber/decNumber.c	/^static Int decGetInt(const decNumber *dn) {$/;"	f	file:
decInfinity	libdecnumber/decBasic.c	/^static decFloat *decInfinity(decFloat *result, const decFloat *df) {$/;"	f	file:
decInvalid	libdecnumber/decBasic.c	/^static decFloat *decInvalid(decFloat *result, decContext *set) {$/;"	f	file:
decLnOp	libdecnumber/decNumber.c	/^decNumber * decLnOp(decNumber *res, const decNumber *rhs,$/;"	f
decMalloc	libdecnumber/decNumber.c	/^static void *decMalloc(size_t n) {$/;"	f	file:
decMultiplyOp	libdecnumber/decNumber.c	/^static decNumber * decMultiplyOp(decNumber *res, const decNumber *lhs,$/;"	f	file:
decNaNs	libdecnumber/decBasic.c	/^static decFloat *decNaNs(decFloat *result,$/;"	f	file:
decNaNs	libdecnumber/decNumber.c	/^static decNumber * decNaNs(decNumber *res, const decNumber *lhs,$/;"	f	file:
decNumCompare	libdecnumber/decBasic.c	/^static Int decNumCompare(const decFloat *dfl, const decFloat *dfr, Flag tot) {$/;"	f	file:
decNumber	libdecnumber/decNumber.h	/^    } decNumber;$/;"	t	typeref:struct:__anon82
decNumberAbs	libdecnumber/decNumber.c	/^decNumber * decNumberAbs(decNumber *res, const decNumber *rhs,$/;"	f
decNumberAbs	libdecnumber/decNumberSymbols.h	5;"	d
decNumberAdd	libdecnumber/decNumber.c	/^decNumber * decNumberAdd(decNumber *res, const decNumber *lhs,$/;"	f
decNumberAdd	libdecnumber/decNumberSymbols.h	6;"	d
decNumberAnd	libdecnumber/decNumber.c	/^decNumber * decNumberAnd(decNumber *res, const decNumber *lhs,$/;"	f
decNumberAnd	libdecnumber/decNumberSymbols.h	7;"	d
decNumberClass	libdecnumber/decNumber.c	/^enum decClass decNumberClass(const decNumber *dn, decContext *set) {$/;"	f
decNumberClass	libdecnumber/decNumberSymbols.h	8;"	d
decNumberClassToString	libdecnumber/decNumber.c	/^const char *decNumberClassToString(enum decClass eclass) {$/;"	f
decNumberClassToString	libdecnumber/decNumberSymbols.h	9;"	d
decNumberCompare	libdecnumber/decNumber.c	/^decNumber * decNumberCompare(decNumber *res, const decNumber *lhs,$/;"	f
decNumberCompare	libdecnumber/decNumberSymbols.h	10;"	d
decNumberCompareSignal	libdecnumber/decNumber.c	/^decNumber * decNumberCompareSignal(decNumber *res, const decNumber *lhs,$/;"	f
decNumberCompareSignal	libdecnumber/decNumberSymbols.h	11;"	d
decNumberCompareTotal	libdecnumber/decNumber.c	/^decNumber * decNumberCompareTotal(decNumber *res, const decNumber *lhs,$/;"	f
decNumberCompareTotal	libdecnumber/decNumberSymbols.h	12;"	d
decNumberCompareTotalMag	libdecnumber/decNumber.c	/^decNumber * decNumberCompareTotalMag(decNumber *res, const decNumber *lhs,$/;"	f
decNumberCompareTotalMag	libdecnumber/decNumberSymbols.h	13;"	d
decNumberCopy	libdecnumber/decNumber.c	/^decNumber * decNumberCopy(decNumber *dest, const decNumber *src) {$/;"	f
decNumberCopy	libdecnumber/decNumberSymbols.h	14;"	d
decNumberCopyAbs	libdecnumber/decNumber.c	/^decNumber * decNumberCopyAbs(decNumber *res, const decNumber *rhs) {$/;"	f
decNumberCopyAbs	libdecnumber/decNumberSymbols.h	15;"	d
decNumberCopyNegate	libdecnumber/decNumber.c	/^decNumber * decNumberCopyNegate(decNumber *res, const decNumber *rhs) {$/;"	f
decNumberCopyNegate	libdecnumber/decNumberSymbols.h	16;"	d
decNumberCopySign	libdecnumber/decNumber.c	/^decNumber * decNumberCopySign(decNumber *res, const decNumber *lhs,$/;"	f
decNumberCopySign	libdecnumber/decNumberSymbols.h	17;"	d
decNumberDivide	libdecnumber/decNumber.c	/^decNumber * decNumberDivide(decNumber *res, const decNumber *lhs,$/;"	f
decNumberDivide	libdecnumber/decNumberSymbols.h	18;"	d
decNumberDivideInteger	libdecnumber/decNumber.c	/^decNumber * decNumberDivideInteger(decNumber *res, const decNumber *lhs,$/;"	f
decNumberDivideInteger	libdecnumber/decNumberSymbols.h	19;"	d
decNumberExp	libdecnumber/decNumber.c	/^decNumber * decNumberExp(decNumber *res, const decNumber *rhs,$/;"	f
decNumberExp	libdecnumber/decNumberSymbols.h	20;"	d
decNumberFMA	libdecnumber/decNumber.c	/^decNumber * decNumberFMA(decNumber *res, const decNumber *lhs,$/;"	f
decNumberFMA	libdecnumber/decNumberSymbols.h	21;"	d
decNumberFromInt32	libdecnumber/decNumber.c	/^decNumber * decNumberFromInt32(decNumber *dn, Int in) {$/;"	f
decNumberFromInt32	libdecnumber/decNumberSymbols.h	22;"	d
decNumberFromString	libdecnumber/decNumber.c	/^decNumber * decNumberFromString(decNumber *dn, const char chars[],$/;"	f
decNumberFromString	libdecnumber/decNumberSymbols.h	23;"	d
decNumberFromUInt32	libdecnumber/decNumber.c	/^decNumber * decNumberFromUInt32(decNumber *dn, uInt uin) {$/;"	f
decNumberFromUInt32	libdecnumber/decNumberSymbols.h	24;"	d
decNumberGetBCD	libdecnumber/decNumber.c	/^uByte * decNumberGetBCD(const decNumber *dn, uByte *bcd) {$/;"	f
decNumberGetBCD	libdecnumber/decNumberSymbols.h	25;"	d
decNumberInvert	libdecnumber/decNumber.c	/^decNumber * decNumberInvert(decNumber *res, const decNumber *rhs,$/;"	f
decNumberInvert	libdecnumber/decNumberSymbols.h	26;"	d
decNumberIsCanonical	libdecnumber/decNumber.h	186;"	d
decNumberIsFinite	libdecnumber/decNumber.h	187;"	d
decNumberIsInfinite	libdecnumber/decNumber.h	188;"	d
decNumberIsNaN	libdecnumber/decNumber.h	189;"	d
decNumberIsNegative	libdecnumber/decNumber.h	190;"	d
decNumberIsNormal	libdecnumber/decNumber.c	/^Int decNumberIsNormal(const decNumber *dn, decContext *set) {$/;"	f
decNumberIsNormal	libdecnumber/decNumberSymbols.h	27;"	d
decNumberIsQNaN	libdecnumber/decNumber.h	191;"	d
decNumberIsSNaN	libdecnumber/decNumber.h	192;"	d
decNumberIsSpecial	libdecnumber/decNumber.h	193;"	d
decNumberIsSubnormal	libdecnumber/decNumber.c	/^Int decNumberIsSubnormal(const decNumber *dn, decContext *set) {$/;"	f
decNumberIsSubnormal	libdecnumber/decNumberSymbols.h	28;"	d
decNumberIsZero	libdecnumber/decNumber.h	194;"	d
decNumberLn	libdecnumber/decNumber.c	/^decNumber * decNumberLn(decNumber *res, const decNumber *rhs,$/;"	f
decNumberLn	libdecnumber/decNumberSymbols.h	29;"	d
decNumberLog10	libdecnumber/decNumber.c	/^decNumber * decNumberLog10(decNumber *res, const decNumber *rhs,$/;"	f
decNumberLog10	libdecnumber/decNumberSymbols.h	30;"	d
decNumberLogB	libdecnumber/decNumber.c	/^decNumber * decNumberLogB(decNumber *res, const decNumber *rhs,$/;"	f
decNumberLogB	libdecnumber/decNumberSymbols.h	31;"	d
decNumberMax	libdecnumber/decNumber.c	/^decNumber * decNumberMax(decNumber *res, const decNumber *lhs,$/;"	f
decNumberMax	libdecnumber/decNumberSymbols.h	32;"	d
decNumberMaxMag	libdecnumber/decNumber.c	/^decNumber * decNumberMaxMag(decNumber *res, const decNumber *lhs,$/;"	f
decNumberMaxMag	libdecnumber/decNumberSymbols.h	33;"	d
decNumberMin	libdecnumber/decNumber.c	/^decNumber * decNumberMin(decNumber *res, const decNumber *lhs,$/;"	f
decNumberMin	libdecnumber/decNumberSymbols.h	34;"	d
decNumberMinMag	libdecnumber/decNumber.c	/^decNumber * decNumberMinMag(decNumber *res, const decNumber *lhs,$/;"	f
decNumberMinMag	libdecnumber/decNumberSymbols.h	35;"	d
decNumberMinus	libdecnumber/decNumber.c	/^decNumber * decNumberMinus(decNumber *res, const decNumber *rhs,$/;"	f
decNumberMinus	libdecnumber/decNumberSymbols.h	36;"	d
decNumberMultiply	libdecnumber/decNumber.c	/^decNumber * decNumberMultiply(decNumber *res, const decNumber *lhs,$/;"	f
decNumberMultiply	libdecnumber/decNumberSymbols.h	37;"	d
decNumberNextMinus	libdecnumber/decNumber.c	/^decNumber * decNumberNextMinus(decNumber *res, const decNumber *rhs,$/;"	f
decNumberNextMinus	libdecnumber/decNumberSymbols.h	38;"	d
decNumberNextPlus	libdecnumber/decNumber.c	/^decNumber * decNumberNextPlus(decNumber *res, const decNumber *rhs,$/;"	f
decNumberNextPlus	libdecnumber/decNumberSymbols.h	39;"	d
decNumberNextToward	libdecnumber/decNumber.c	/^decNumber * decNumberNextToward(decNumber *res, const decNumber *lhs,$/;"	f
decNumberNextToward	libdecnumber/decNumberSymbols.h	40;"	d
decNumberNormalize	libdecnumber/decNumber.c	/^decNumber * decNumberNormalize(decNumber *res, const decNumber *rhs,$/;"	f
decNumberNormalize	libdecnumber/decNumberSymbols.h	41;"	d
decNumberOr	libdecnumber/decNumber.c	/^decNumber * decNumberOr(decNumber *res, const decNumber *lhs,$/;"	f
decNumberOr	libdecnumber/decNumberSymbols.h	42;"	d
decNumberPlus	libdecnumber/decNumber.c	/^decNumber * decNumberPlus(decNumber *res, const decNumber *rhs,$/;"	f
decNumberPlus	libdecnumber/decNumberSymbols.h	43;"	d
decNumberPower	libdecnumber/decNumber.c	/^decNumber * decNumberPower(decNumber *res, const decNumber *lhs,$/;"	f
decNumberPower	libdecnumber/decNumberSymbols.h	44;"	d
decNumberQuantize	libdecnumber/decNumber.c	/^decNumber * decNumberQuantize(decNumber *res, const decNumber *lhs,$/;"	f
decNumberQuantize	libdecnumber/decNumberSymbols.h	45;"	d
decNumberRadix	libdecnumber/decNumber.h	197;"	d
decNumberReduce	libdecnumber/decNumber.c	/^decNumber * decNumberReduce(decNumber *res, const decNumber *rhs,$/;"	f
decNumberReduce	libdecnumber/decNumberSymbols.h	46;"	d
decNumberRemainder	libdecnumber/decNumber.c	/^decNumber * decNumberRemainder(decNumber *res, const decNumber *lhs,$/;"	f
decNumberRemainder	libdecnumber/decNumberSymbols.h	47;"	d
decNumberRemainderNear	libdecnumber/decNumber.c	/^decNumber * decNumberRemainderNear(decNumber *res, const decNumber *lhs,$/;"	f
decNumberRemainderNear	libdecnumber/decNumberSymbols.h	48;"	d
decNumberRescale	libdecnumber/decNumber.c	/^decNumber * decNumberRescale(decNumber *res, const decNumber *lhs,$/;"	f
decNumberRescale	libdecnumber/decNumberSymbols.h	49;"	d
decNumberRotate	libdecnumber/decNumber.c	/^decNumber * decNumberRotate(decNumber *res, const decNumber *lhs,$/;"	f
decNumberRotate	libdecnumber/decNumberSymbols.h	50;"	d
decNumberSameQuantum	libdecnumber/decNumber.c	/^decNumber * decNumberSameQuantum(decNumber *res, const decNumber *lhs,$/;"	f
decNumberSameQuantum	libdecnumber/decNumberSymbols.h	51;"	d
decNumberScaleB	libdecnumber/decNumber.c	/^decNumber * decNumberScaleB(decNumber *res, const decNumber *lhs,$/;"	f
decNumberScaleB	libdecnumber/decNumberSymbols.h	52;"	d
decNumberSetBCD	libdecnumber/decNumber.c	/^decNumber * decNumberSetBCD(decNumber *dn, const uByte *bcd, uInt n) {$/;"	f
decNumberSetBCD	libdecnumber/decNumberSymbols.h	53;"	d
decNumberShift	libdecnumber/decNumber.c	/^decNumber * decNumberShift(decNumber *res, const decNumber *lhs,$/;"	f
decNumberShift	libdecnumber/decNumberSymbols.h	54;"	d
decNumberShow	libdecnumber/decNumber.c	/^void decNumberShow(const decNumber *dn) {$/;"	f
decNumberSquareRoot	libdecnumber/decNumber.c	/^decNumber * decNumberSquareRoot(decNumber *res, const decNumber *rhs,$/;"	f
decNumberSquareRoot	libdecnumber/decNumberSymbols.h	55;"	d
decNumberSubtract	libdecnumber/decNumber.c	/^decNumber * decNumberSubtract(decNumber *res, const decNumber *lhs,$/;"	f
decNumberSubtract	libdecnumber/decNumberSymbols.h	56;"	d
decNumberToEngString	libdecnumber/decNumber.c	/^char * decNumberToEngString(const decNumber *dn, char *string){$/;"	f
decNumberToEngString	libdecnumber/decNumberSymbols.h	57;"	d
decNumberToInt32	libdecnumber/decNumber.c	/^Int decNumberToInt32(const decNumber *dn, decContext *set) {$/;"	f
decNumberToInt32	libdecnumber/decNumberSymbols.h	58;"	d
decNumberToIntegralExact	libdecnumber/decNumber.c	/^decNumber * decNumberToIntegralExact(decNumber *res, const decNumber *rhs,$/;"	f
decNumberToIntegralExact	libdecnumber/decNumberSymbols.h	59;"	d
decNumberToIntegralValue	libdecnumber/decNumber.c	/^decNumber * decNumberToIntegralValue(decNumber *res, const decNumber *rhs,$/;"	f
decNumberToIntegralValue	libdecnumber/decNumberSymbols.h	60;"	d
decNumberToString	libdecnumber/decNumber.c	/^char * decNumberToString(const decNumber *dn, char *string){$/;"	f
decNumberToString	libdecnumber/decNumberSymbols.h	61;"	d
decNumberToUInt32	libdecnumber/decNumber.c	/^uInt decNumberToUInt32(const decNumber *dn, decContext *set) {$/;"	f
decNumberToUInt32	libdecnumber/decNumberSymbols.h	62;"	d
decNumberTrim	libdecnumber/decNumber.c	/^decNumber * decNumberTrim(decNumber *dn) {$/;"	f
decNumberTrim	libdecnumber/decNumberSymbols.h	63;"	d
decNumberUnit	libdecnumber/decNumber.h	67;"	d
decNumberUnit	libdecnumber/decNumber.h	69;"	d
decNumberUnit	libdecnumber/decNumber.h	71;"	d
decNumberVersion	libdecnumber/decNumber.c	/^const char * decNumberVersion(void) {$/;"	f
decNumberVersion	libdecnumber/decNumberSymbols.h	64;"	d
decNumberXor	libdecnumber/decNumber.c	/^decNumber * decNumberXor(decNumber *res, const decNumber *lhs,$/;"	f
decNumberXor	libdecnumber/decNumberSymbols.h	65;"	d
decNumberZero	libdecnumber/decNumber.c	/^decNumber * decNumberZero(decNumber *dn) {$/;"	f
decNumberZero	libdecnumber/decNumberSymbols.h	66;"	d
decPackedFromNumber	libdecnumber/decPacked.c	/^uByte * decPackedFromNumber(uByte *bcd, Int length, Int *scale,$/;"	f
decPackedFromNumber	libdecnumber/decPackedSymbols.h	5;"	d
decPackedToNumber	libdecnumber/decPacked.c	/^decNumber * decPackedToNumber(const uByte *bcd, Int length,$/;"	f
decPackedToNumber	libdecnumber/decPackedSymbols.h	6;"	d
decQuad	libdecnumber/decQuad.h	/^    } decQuad;$/;"	t	typeref:union:__anon80
decQuadAbs	libdecnumber/decQuadSymbols.h	5;"	d
decQuadAdd	libdecnumber/decQuadSymbols.h	6;"	d
decQuadAnd	libdecnumber/decQuadSymbols.h	7;"	d
decQuadCanonical	libdecnumber/decQuadSymbols.h	8;"	d
decQuadClass	libdecnumber/decQuadSymbols.h	9;"	d
decQuadClassString	libdecnumber/decQuadSymbols.h	10;"	d
decQuadCompare	libdecnumber/decQuadSymbols.h	11;"	d
decQuadCompareSignal	libdecnumber/decQuadSymbols.h	12;"	d
decQuadCompareTotal	libdecnumber/decQuadSymbols.h	13;"	d
decQuadCompareTotalMag	libdecnumber/decQuadSymbols.h	14;"	d
decQuadCopy	libdecnumber/decQuadSymbols.h	15;"	d
decQuadCopyAbs	libdecnumber/decQuadSymbols.h	16;"	d
decQuadCopyNegate	libdecnumber/decQuadSymbols.h	17;"	d
decQuadCopySign	libdecnumber/decQuadSymbols.h	18;"	d
decQuadDigits	libdecnumber/decQuadSymbols.h	19;"	d
decQuadDivide	libdecnumber/decQuadSymbols.h	20;"	d
decQuadDivideInteger	libdecnumber/decQuadSymbols.h	21;"	d
decQuadFMA	libdecnumber/decQuadSymbols.h	22;"	d
decQuadFromBCD	libdecnumber/decQuadSymbols.h	23;"	d
decQuadFromInt32	libdecnumber/decQuadSymbols.h	24;"	d
decQuadFromNumber	libdecnumber/decQuad.h	184;"	d
decQuadFromPacked	libdecnumber/decQuadSymbols.h	25;"	d
decQuadFromString	libdecnumber/decQuadSymbols.h	26;"	d
decQuadFromUInt32	libdecnumber/decQuadSymbols.h	27;"	d
decQuadGetCoefficient	libdecnumber/decQuadSymbols.h	28;"	d
decQuadGetExponent	libdecnumber/decQuadSymbols.h	29;"	d
decQuadInvert	libdecnumber/decQuadSymbols.h	30;"	d
decQuadIsCanonical	libdecnumber/decQuadSymbols.h	31;"	d
decQuadIsFinite	libdecnumber/decQuadSymbols.h	32;"	d
decQuadIsInfinite	libdecnumber/decQuadSymbols.h	33;"	d
decQuadIsInteger	libdecnumber/decQuadSymbols.h	34;"	d
decQuadIsNaN	libdecnumber/decQuadSymbols.h	35;"	d
decQuadIsNormal	libdecnumber/decQuadSymbols.h	36;"	d
decQuadIsSignaling	libdecnumber/decQuadSymbols.h	37;"	d
decQuadIsSignalling	libdecnumber/decQuadSymbols.h	38;"	d
decQuadIsSigned	libdecnumber/decQuadSymbols.h	39;"	d
decQuadIsSubnormal	libdecnumber/decQuadSymbols.h	40;"	d
decQuadIsZero	libdecnumber/decQuadSymbols.h	41;"	d
decQuadLogB	libdecnumber/decQuadSymbols.h	42;"	d
decQuadMax	libdecnumber/decQuadSymbols.h	43;"	d
decQuadMaxMag	libdecnumber/decQuadSymbols.h	44;"	d
decQuadMin	libdecnumber/decQuadSymbols.h	45;"	d
decQuadMinMag	libdecnumber/decQuadSymbols.h	46;"	d
decQuadMinus	libdecnumber/decQuadSymbols.h	47;"	d
decQuadMultiply	libdecnumber/decQuadSymbols.h	48;"	d
decQuadNextMinus	libdecnumber/decQuadSymbols.h	49;"	d
decQuadNextPlus	libdecnumber/decQuadSymbols.h	50;"	d
decQuadNextToward	libdecnumber/decQuadSymbols.h	51;"	d
decQuadOr	libdecnumber/decQuadSymbols.h	52;"	d
decQuadPlus	libdecnumber/decQuadSymbols.h	53;"	d
decQuadQuantize	libdecnumber/decQuadSymbols.h	54;"	d
decQuadRadix	libdecnumber/decQuadSymbols.h	55;"	d
decQuadReduce	libdecnumber/decQuadSymbols.h	56;"	d
decQuadRemainder	libdecnumber/decQuadSymbols.h	57;"	d
decQuadRemainderNear	libdecnumber/decQuadSymbols.h	58;"	d
decQuadRotate	libdecnumber/decQuadSymbols.h	59;"	d
decQuadSameQuantum	libdecnumber/decQuadSymbols.h	60;"	d
decQuadScaleB	libdecnumber/decQuadSymbols.h	61;"	d
decQuadSetCoefficient	libdecnumber/decQuadSymbols.h	62;"	d
decQuadSetExponent	libdecnumber/decQuadSymbols.h	63;"	d
decQuadShift	libdecnumber/decQuadSymbols.h	64;"	d
decQuadShow	libdecnumber/decQuadSymbols.h	65;"	d
decQuadSubtract	libdecnumber/decQuadSymbols.h	66;"	d
decQuadToBCD	libdecnumber/decQuadSymbols.h	67;"	d
decQuadToEngString	libdecnumber/decQuadSymbols.h	68;"	d
decQuadToInt32	libdecnumber/decQuadSymbols.h	69;"	d
decQuadToInt32Exact	libdecnumber/decQuadSymbols.h	70;"	d
decQuadToIntegralExact	libdecnumber/decQuadSymbols.h	71;"	d
decQuadToIntegralValue	libdecnumber/decQuadSymbols.h	72;"	d
decQuadToNumber	libdecnumber/decQuad.h	183;"	d
decQuadToPacked	libdecnumber/decQuadSymbols.h	73;"	d
decQuadToString	libdecnumber/decQuadSymbols.h	74;"	d
decQuadToUInt32	libdecnumber/decQuadSymbols.h	75;"	d
decQuadToUInt32Exact	libdecnumber/decQuadSymbols.h	76;"	d
decQuadVersion	libdecnumber/decQuadSymbols.h	77;"	d
decQuadXor	libdecnumber/decQuadSymbols.h	78;"	d
decQuadZero	libdecnumber/decQuadSymbols.h	79;"	d
decQuantizeOp	libdecnumber/decNumber.c	/^static decNumber * decQuantizeOp(decNumber *res, const decNumber *lhs,$/;"	f	file:
decReverse	libdecnumber/decNumber.c	/^static void decReverse(Unit *ulo, Unit *uhi) {$/;"	f	file:
decRoundOperand	libdecnumber/decNumber.c	/^static decNumber *decRoundOperand(const decNumber *dn, decContext *set,$/;"	f	file:
decSetCoeff	libdecnumber/decNumber.c	/^static void decSetCoeff(decNumber *dn, decContext *set, const Unit *lsu,$/;"	f	file:
decSetMaxValue	libdecnumber/decNumber.c	/^static void decSetMaxValue(decNumber *dn, decContext *set) {$/;"	f	file:
decSetOverflow	libdecnumber/decNumber.c	/^static void decSetOverflow(decNumber *dn, decContext *set, uInt *status) {$/;"	f	file:
decSetSubnormal	libdecnumber/decNumber.c	/^static void decSetSubnormal(decNumber *dn, decContext *set, Int *residue,$/;"	f	file:
decShiftToLeast	libdecnumber/decNumber.c	/^static Int decShiftToLeast(Unit *uar, Int units, Int shift) {$/;"	f	file:
decShiftToMost	libdecnumber/decNumber.c	/^static Int decShiftToMost(Unit *uar, Int digits, Int shift) {$/;"	f	file:
decShowNum	libdecnumber/decCommon.c	/^  void decShowNum(const bcdnum *num, const char *tag) {$/;"	f
decSingle	libdecnumber/decSingle.h	/^    } decSingle;$/;"	t	typeref:union:__anon84
decSingleFromBCD	libdecnumber/decSingleSymbols.h	5;"	d
decSingleFromNumber	libdecnumber/decSingle.h	96;"	d
decSingleFromPacked	libdecnumber/decSingleSymbols.h	6;"	d
decSingleFromString	libdecnumber/decSingleSymbols.h	7;"	d
decSingleFromWider	libdecnumber/decSingleSymbols.h	8;"	d
decSingleGetCoefficient	libdecnumber/decSingleSymbols.h	9;"	d
decSingleGetExponent	libdecnumber/decSingleSymbols.h	10;"	d
decSingleRadix	libdecnumber/decSingleSymbols.h	11;"	d
decSingleSetCoefficient	libdecnumber/decSingleSymbols.h	12;"	d
decSingleSetExponent	libdecnumber/decSingleSymbols.h	13;"	d
decSingleShow	libdecnumber/decSingleSymbols.h	14;"	d
decSingleToBCD	libdecnumber/decSingleSymbols.h	15;"	d
decSingleToEngString	libdecnumber/decSingleSymbols.h	16;"	d
decSingleToNumber	libdecnumber/decSingle.h	95;"	d
decSingleToPacked	libdecnumber/decSingleSymbols.h	17;"	d
decSingleToString	libdecnumber/decSingleSymbols.h	18;"	d
decSingleToWider	libdecnumber/decSingleSymbols.h	19;"	d
decSingleVersion	libdecnumber/decSingleSymbols.h	20;"	d
decSingleZero	libdecnumber/decSingleSymbols.h	21;"	d
decStatus	libdecnumber/decNumber.c	/^static void decStatus(decNumber *dn, uInt status, decContext *set) {$/;"	f	file:
decToInt32	libdecnumber/decBasic.c	/^static uInt decToInt32(const decFloat *df, decContext *set,$/;"	f	file:
decToIntegral	libdecnumber/decBasic.c	/^static decFloat * decToIntegral(decFloat *result, const decFloat *df,$/;"	f	file:
decToString	libdecnumber/decNumber.c	/^static void decToString(const decNumber *dn, char *string, Flag eng) {$/;"	f	file:
decTrim	libdecnumber/decNumber.c	/^static decNumber * decTrim(decNumber *dn, decContext *set, Flag all,$/;"	f	file:
decUnitAddSub	libdecnumber/decNumber.c	/^static Int decUnitAddSub(const Unit *a, Int alength,$/;"	f	file:
decUnitCompare	libdecnumber/decNumber.c	/^static Int decUnitCompare(const Unit *a, Int alength,$/;"	f	file:
dec_b	sim/testsuite/sim/h8300/dec.s	/^dec_b:$/;"	l
dec_dynrel_count	bfd/elf64-ppc.c	/^dec_dynrel_count (bfd_vma r_info,$/;"	f	file:
dec_l_1	sim/testsuite/sim/h8300/dec.s	/^dec_l_1:$/;"	l
dec_l_2	sim/testsuite/sim/h8300/dec.s	/^dec_l_2:$/;"	l
dec_w_1	sim/testsuite/sim/h8300/dec.s	/^dec_w_1:$/;"	l
dec_w_2	sim/testsuite/sim/h8300/dec.s	/^dec_w_2:$/;"	l
decided	intl/loadinfo.h	/^  int decided;$/;"	m	struct:loaded_l10nfile
decimal	gdb/target-float.c	/^  decimal$/;"	e	enum:target_float_ops_kind	file:
decimal	opcodes/bfin-dis.c	/^  const char decimal;$/;"	m	struct:__anon27	file:
decimal	sim/bfin/bfin-sim.c	/^  const char decimal;$/;"	m	struct:__anon822	file:
decimal128	libdecnumber/dpd/decimal128.h	/^    } decimal128;$/;"	t	typeref:struct:__anon77
decimal128Canonical	libdecnumber/dpd/decimal128.c	/^decimal128 * decimal128Canonical(decimal128 *result, const decimal128 *d128) {$/;"	f
decimal128Canonical	libdecnumber/dpd/decimal128Symbols.h	7;"	d
decimal128ClearSign	libdecnumber/dpd/decimal128Local.h	35;"	d
decimal128Comb	libdecnumber/dpd/decimal128.c	514;"	d	file:
decimal128ExpCon	libdecnumber/dpd/decimal128.c	517;"	d	file:
decimal128FlipSign	libdecnumber/dpd/decimal128Local.h	39;"	d
decimal128FromNumber	libdecnumber/bid/decimal128.c	/^decimal128FromNumber (decimal128 *d128, const decNumber *dn,$/;"	f
decimal128FromNumber	libdecnumber/bid/decimal128.c	27;"	d	file:
decimal128FromNumber	libdecnumber/bid/decimal128.c	35;"	d	file:
decimal128FromNumber	libdecnumber/bid/decimal128.c	44;"	d	file:
decimal128FromNumber	libdecnumber/dpd/decimal128.c	/^decimal128 * decimal128FromNumber(decimal128 *d128, const decNumber *dn,$/;"	f
decimal128FromNumber	libdecnumber/dpd/decimal128Symbols.h	8;"	d
decimal128FromString	libdecnumber/bid/decimal128.c	/^decimal128FromString (decimal128 *result, const char *string,$/;"	f
decimal128FromString	libdecnumber/bid/decimal128.c	24;"	d	file:
decimal128FromString	libdecnumber/bid/decimal128.c	32;"	d	file:
decimal128FromString	libdecnumber/bid/decimal128.c	41;"	d	file:
decimal128FromString	libdecnumber/dpd/decimal128.c	/^decimal128 * decimal128FromString(decimal128 *result, const char *string,$/;"	f
decimal128FromString	libdecnumber/dpd/decimal128Symbols.h	9;"	d
decimal128IsCanonical	libdecnumber/dpd/decimal128.c	/^uInt decimal128IsCanonical(const decimal128 *d128) {$/;"	f
decimal128IsCanonical	libdecnumber/dpd/decimal128Symbols.h	10;"	d
decimal128SetExpCon	libdecnumber/dpd/decimal128.c	528;"	d	file:
decimal128SetSign	libdecnumber/dpd/decimal128.c	522;"	d	file:
decimal128SetSign	libdecnumber/dpd/decimal128Local.h	31;"	d
decimal128Show	libdecnumber/dpd/decimal128.c	/^void decimal128Show(const decimal128 *d128) {$/;"	f
decimal128Sign	libdecnumber/dpd/decimal128.c	511;"	d	file:
decimal128ToEngString	libdecnumber/bid/decimal128.c	/^decimal128ToEngString (const decimal128 *d128, char *string)$/;"	f
decimal128ToEngString	libdecnumber/bid/decimal128.c	26;"	d	file:
decimal128ToEngString	libdecnumber/bid/decimal128.c	34;"	d	file:
decimal128ToEngString	libdecnumber/bid/decimal128.c	43;"	d	file:
decimal128ToEngString	libdecnumber/dpd/decimal128.c	/^char * decimal128ToEngString(const decimal128 *d128, char *string){$/;"	f
decimal128ToEngString	libdecnumber/dpd/decimal128Symbols.h	11;"	d
decimal128ToNumber	libdecnumber/bid/decimal128.c	/^decimal128ToNumber (const decimal128 *bid128, decNumber *dn)$/;"	f
decimal128ToNumber	libdecnumber/bid/decimal128.c	28;"	d	file:
decimal128ToNumber	libdecnumber/bid/decimal128.c	36;"	d	file:
decimal128ToNumber	libdecnumber/bid/decimal128.c	45;"	d	file:
decimal128ToNumber	libdecnumber/dpd/decimal128.c	/^decNumber * decimal128ToNumber(const decimal128 *d128, decNumber *dn) {$/;"	f
decimal128ToNumber	libdecnumber/dpd/decimal128Symbols.h	12;"	d
decimal128ToString	libdecnumber/bid/decimal128.c	/^decimal128ToString (const decimal128 *d128, char *string)$/;"	f
decimal128ToString	libdecnumber/bid/decimal128.c	25;"	d	file:
decimal128ToString	libdecnumber/bid/decimal128.c	33;"	d	file:
decimal128ToString	libdecnumber/bid/decimal128.c	42;"	d	file:
decimal128ToString	libdecnumber/dpd/decimal128.c	/^char * decimal128ToString(const decimal128 *d128, char *string){$/;"	f
decimal128ToString	libdecnumber/dpd/decimal128Symbols.h	13;"	d
decimal2str	gdb/common/print-utils.c	/^decimal2str (const char *sign, ULONGEST addr, int width)$/;"	f	file:
decimal32	libdecnumber/dpd/decimal32.h	/^    } decimal32;$/;"	t	typeref:struct:__anon78
decimal32Canonical	libdecnumber/dpd/decimal32.c	/^decimal32 * decimal32Canonical(decimal32 *result, const decimal32 *d32) {$/;"	f
decimal32Canonical	libdecnumber/dpd/decimal32Symbols.h	7;"	d
decimal32Comb	libdecnumber/dpd/decimal32.c	441;"	d	file:
decimal32ExpCon	libdecnumber/dpd/decimal32.c	444;"	d	file:
decimal32FromNumber	libdecnumber/bid/decimal32.c	/^decimal32FromNumber (decimal32 *d32, const decNumber *dn,$/;"	f
decimal32FromNumber	libdecnumber/bid/decimal32.c	27;"	d	file:
decimal32FromNumber	libdecnumber/bid/decimal32.c	35;"	d	file:
decimal32FromNumber	libdecnumber/bid/decimal32.c	44;"	d	file:
decimal32FromNumber	libdecnumber/dpd/decimal32.c	/^decimal32 * decimal32FromNumber(decimal32 *d32, const decNumber *dn,$/;"	f
decimal32FromNumber	libdecnumber/dpd/decimal32Symbols.h	8;"	d
decimal32FromString	libdecnumber/bid/decimal32.c	/^decimal32FromString (decimal32 *result, const char *string,$/;"	f
decimal32FromString	libdecnumber/bid/decimal32.c	24;"	d	file:
decimal32FromString	libdecnumber/bid/decimal32.c	32;"	d	file:
decimal32FromString	libdecnumber/bid/decimal32.c	41;"	d	file:
decimal32FromString	libdecnumber/dpd/decimal32.c	/^decimal32 * decimal32FromString(decimal32 *result, const char *string,$/;"	f
decimal32FromString	libdecnumber/dpd/decimal32Symbols.h	9;"	d
decimal32IsCanonical	libdecnumber/dpd/decimal32.c	/^uInt decimal32IsCanonical(const decimal32 *d32) {$/;"	f
decimal32IsCanonical	libdecnumber/dpd/decimal32Symbols.h	10;"	d
decimal32SetExpCon	libdecnumber/dpd/decimal32.c	454;"	d	file:
decimal32SetSign	libdecnumber/dpd/decimal32.c	448;"	d	file:
decimal32Show	libdecnumber/dpd/decimal32.c	/^void decimal32Show(const decimal32 *d32) {$/;"	f
decimal32Sign	libdecnumber/dpd/decimal32.c	438;"	d	file:
decimal32ToEngString	libdecnumber/bid/decimal32.c	/^decimal32ToEngString (const decimal32 *d32, char *string)$/;"	f
decimal32ToEngString	libdecnumber/bid/decimal32.c	26;"	d	file:
decimal32ToEngString	libdecnumber/bid/decimal32.c	34;"	d	file:
decimal32ToEngString	libdecnumber/bid/decimal32.c	43;"	d	file:
decimal32ToEngString	libdecnumber/dpd/decimal32.c	/^char * decimal32ToEngString(const decimal32 *d32, char *string){$/;"	f
decimal32ToEngString	libdecnumber/dpd/decimal32Symbols.h	11;"	d
decimal32ToNumber	libdecnumber/bid/decimal32.c	/^decimal32ToNumber (const decimal32 *bid32, decNumber *dn)$/;"	f
decimal32ToNumber	libdecnumber/bid/decimal32.c	28;"	d	file:
decimal32ToNumber	libdecnumber/bid/decimal32.c	36;"	d	file:
decimal32ToNumber	libdecnumber/bid/decimal32.c	45;"	d	file:
decimal32ToNumber	libdecnumber/dpd/decimal32.c	/^decNumber * decimal32ToNumber(const decimal32 *d32, decNumber *dn) {$/;"	f
decimal32ToNumber	libdecnumber/dpd/decimal32Symbols.h	12;"	d
decimal32ToString	libdecnumber/bid/decimal32.c	/^decimal32ToString (const decimal32 *d32, char *string)$/;"	f
decimal32ToString	libdecnumber/bid/decimal32.c	25;"	d	file:
decimal32ToString	libdecnumber/bid/decimal32.c	33;"	d	file:
decimal32ToString	libdecnumber/bid/decimal32.c	42;"	d	file:
decimal32ToString	libdecnumber/dpd/decimal32.c	/^char * decimal32ToString(const decimal32 *d32, char *string){$/;"	f
decimal32ToString	libdecnumber/dpd/decimal32Symbols.h	13;"	d
decimal64	libdecnumber/dpd/decimal64.h	/^    } decimal64;$/;"	t	typeref:struct:__anon76
decimal64Canonical	libdecnumber/dpd/decimal64.c	/^decimal64 * decimal64Canonical(decimal64 *result, const decimal64 *d64) {$/;"	f
decimal64Canonical	libdecnumber/dpd/decimal64Symbols.h	7;"	d
decimal64Comb	libdecnumber/dpd/decimal64.c	503;"	d	file:
decimal64ExpCon	libdecnumber/dpd/decimal64.c	506;"	d	file:
decimal64FromNumber	libdecnumber/bid/decimal64.c	/^decimal64FromNumber (decimal64 *d64, const decNumber *dn,$/;"	f
decimal64FromNumber	libdecnumber/bid/decimal64.c	27;"	d	file:
decimal64FromNumber	libdecnumber/bid/decimal64.c	35;"	d	file:
decimal64FromNumber	libdecnumber/bid/decimal64.c	44;"	d	file:
decimal64FromNumber	libdecnumber/dpd/decimal64.c	/^decimal64 * decimal64FromNumber(decimal64 *d64, const decNumber *dn,$/;"	f
decimal64FromNumber	libdecnumber/dpd/decimal64Symbols.h	8;"	d
decimal64FromString	libdecnumber/bid/decimal64.c	/^decimal64FromString (decimal64 *result, const char *string,$/;"	f
decimal64FromString	libdecnumber/bid/decimal64.c	24;"	d	file:
decimal64FromString	libdecnumber/bid/decimal64.c	32;"	d	file:
decimal64FromString	libdecnumber/bid/decimal64.c	41;"	d	file:
decimal64FromString	libdecnumber/dpd/decimal64.c	/^decimal64 * decimal64FromString(decimal64 *result, const char *string,$/;"	f
decimal64FromString	libdecnumber/dpd/decimal64Symbols.h	9;"	d
decimal64IsCanonical	libdecnumber/dpd/decimal64.c	/^uInt decimal64IsCanonical(const decimal64 *d64) {$/;"	f
decimal64IsCanonical	libdecnumber/dpd/decimal64Symbols.h	10;"	d
decimal64SetExpCon	libdecnumber/dpd/decimal64.c	516;"	d	file:
decimal64SetSign	libdecnumber/dpd/decimal64.c	510;"	d	file:
decimal64Show	libdecnumber/dpd/decimal64.c	/^void decimal64Show(const decimal64 *d64) {$/;"	f
decimal64Sign	libdecnumber/dpd/decimal64.c	500;"	d	file:
decimal64ToEngString	libdecnumber/bid/decimal64.c	/^decimal64ToEngString (const decimal64 *d64, char *string)$/;"	f
decimal64ToEngString	libdecnumber/bid/decimal64.c	26;"	d	file:
decimal64ToEngString	libdecnumber/bid/decimal64.c	34;"	d	file:
decimal64ToEngString	libdecnumber/bid/decimal64.c	43;"	d	file:
decimal64ToEngString	libdecnumber/dpd/decimal64.c	/^char * decimal64ToEngString(const decimal64 *d64, char *string){$/;"	f
decimal64ToEngString	libdecnumber/dpd/decimal64Symbols.h	11;"	d
decimal64ToNumber	libdecnumber/bid/decimal64.c	/^decimal64ToNumber (const decimal64 *bid64, decNumber *dn)$/;"	f
decimal64ToNumber	libdecnumber/bid/decimal64.c	28;"	d	file:
decimal64ToNumber	libdecnumber/bid/decimal64.c	36;"	d	file:
decimal64ToNumber	libdecnumber/bid/decimal64.c	45;"	d	file:
decimal64ToNumber	libdecnumber/dpd/decimal64.c	/^decNumber * decimal64ToNumber(const decimal64 *d64, decNumber *dn) {$/;"	f
decimal64ToNumber	libdecnumber/dpd/decimal64Symbols.h	12;"	d
decimal64ToString	libdecnumber/bid/decimal64.c	/^decimal64ToString (const decimal64 *d64, char *string)$/;"	f
decimal64ToString	libdecnumber/bid/decimal64.c	25;"	d	file:
decimal64ToString	libdecnumber/bid/decimal64.c	33;"	d	file:
decimal64ToString	libdecnumber/bid/decimal64.c	42;"	d	file:
decimal64ToString	libdecnumber/dpd/decimal64.c	/^char * decimal64ToString(const decimal64 *d64, char *string){$/;"	f
decimal64ToString	libdecnumber/dpd/decimal64Symbols.h	13;"	d
decimal_check_errors	gdb/target-float.c	/^decimal_check_errors (decContext *ctx)$/;"	f	file:
decimal_dec128_align	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_dec128_align (double arg0, _Decimal128 arg1, double arg2, double arg3,$/;"	f
decimal_from_number	gdb/target-float.c	/^decimal_from_number (const decNumber *from,$/;"	f	file:
decimal_is_zero	gdb/target-float.c	/^decimal_is_zero (const gdb_byte *addr, const struct type *type)$/;"	f	file:
decimal_many_args_dec128	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_many_args_dec128 (_Decimal128 f1, _Decimal128 f2, _Decimal128 f3,$/;"	f
decimal_many_args_dec32	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_many_args_dec32 (_Decimal32 f1, _Decimal32 f2, _Decimal32 f3,$/;"	f
decimal_many_args_dec64	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_many_args_dec64 (_Decimal64 f1, _Decimal64 f2, _Decimal64 f3,$/;"	f
decimal_many_args_mixed	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_many_args_mixed (_Decimal32 f1, _Decimal32 f2, _Decimal32 f3,$/;"	f
decimal_mixed	gdb/testsuite/gdb.base/dfp-test.c	/^decimal_mixed (_Decimal32 arg0, _Decimal64 arg1, _Decimal128 arg2)$/;"	f
decimal_to_number	gdb/target-float.c	/^decimal_to_number (const gdb_byte *addr, const struct type *type,$/;"	f	file:
decl_field	gdb/gdbtypes.h	/^struct decl_field$/;"	s
declaration	gdb/namespace.h	/^  const char *declaration;$/;"	m	struct:using_direct
declaration	include/hp-symtab.h	/^  unsigned int declaration:	2;$/;"	m	struct:dntt_type_array
declaration	include/hp-symtab.h	/^  unsigned int declaration:	2;$/;"	m	struct:dntt_type_set
declaration	include/hp-symtab.h	/^  unsigned int declaration:	2;$/;"	m	struct:dntt_type_struct
declarator	gdb/cp-name-parser.y	/^declarator	:	ptr_operator declarator$/;"	l
declarator_1	gdb/cp-name-parser.y	/^declarator_1	:	ptr_operator declarator_1$/;"	l
declare	gdb/contrib/exsummary.py	/^def declare(fn_name):$/;"	f
declare_cleanup	gdb/contrib/exsummary.py	/^def declare_cleanup(fn_name):$/;"	f
declare_nothrow	gdb/contrib/exsummary.py	/^    def declare_nothrow(self):$/;"	m	class:Function
declare_nothrow	gdb/contrib/exsummary.py	/^def declare_nothrow(fn_name):$/;"	f
declare_throw	gdb/contrib/exsummary.py	/^    def declare_throw(self):$/;"	m	class:Function
declare_throw	gdb/contrib/exsummary.py	/^def declare_throw(fn_name):$/;"	f
declare_variables	sim/igen/gen-icache.h	/^  declare_variables,$/;"	e	enum:__anon560
declare_variables	sim/ppc/gen-icache.h	/^  declare_variables,$/;"	e	enum:__anon917
decltype	gdb/testsuite/gdb.cp/casts03.cc	/^decltype(int x)$/;"	f
decodable_bits	opcodes/opc2c.c	/^    unsigned char decodable_bits;$/;"	m	struct:__anon18::__anon19	file:
decodable_bits	sim/m32c/opc2c.c	/^    unsigned char decodable_bits;$/;"	m	struct:__anon528::__anon529	file:
decodable_mask	opcodes/opc2c.c	/^    unsigned char decodable_mask;$/;"	m	struct:__anon18::__anon19	file:
decodable_mask	sim/m32c/opc2c.c	/^    unsigned char decodable_mask;$/;"	m	struct:__anon528::__anon529	file:
decode	gdb/arm-tdep.c	/^  uint32_t decode;              \/* Insn decode bits.  *\/$/;"	m	struct:insn_decode_record_t	file:
decode	gdb/riscv-tdep.c	/^riscv_insn::decode (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	class:riscv_insn
decode	include/xtensa-isa-internal.h	/^  xtensa_immed_decode_fn decode;	\/* Decode the value from the field.  *\/$/;"	m	struct:xtensa_operand_internal_struct
decode	sim/avr/interp.c	/^decode (unsigned int pc)$/;"	f	file:
decode	sim/h8300/compile.c	/^decode (SIM_DESC sd, int addr, unsigned char *data, decoded_inst *dst)$/;"	f	file:
decode	sim/h8300/writecode.c	/^  int decode;$/;"	m	struct:__anon778	file:
decode	sim/h8300/writecode.c	/^decode (p, fetch, size)$/;"	f
decode	sim/igen/igen.h	/^  igen_decode_options decode;$/;"	m	struct:_igen_options
decode	zlib/contrib/blast/blast.c	/^local int decode(struct state *s, struct huffman *h)$/;"	f
decode	zlib/contrib/puff/puff.c	/^local int decode(struct state *s, const struct huffman *h)$/;"	f
decodeInfo	opcodes/xgate-dis.c	/^struct decodeInfo$/;"	s	file:
decodeTable	opcodes/xgate-dis.c	/^static struct decodeInfo *decodeTable;$/;"	v	typeref:struct:decodeInfo	file:
decode_ALU2op_0	opcodes/bfin-dis.c	/^decode_ALU2op_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_ALU2op_0	sim/bfin/bfin-sim.c	/^decode_ALU2op_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_BRCC_0	opcodes/bfin-dis.c	/^decode_BRCC_0 (TIword iw0, bfd_vma pc, disassemble_info *outf)$/;"	f	file:
decode_BRCC_0	sim/bfin/bfin-sim.c	/^decode_BRCC_0 (SIM_CPU *cpu, bu16 iw0, bu32 pc)$/;"	f	file:
decode_CALLa_0	opcodes/bfin-dis.c	/^decode_CALLa_0 (TIword iw0, TIword iw1, bfd_vma pc, disassemble_info *outf)$/;"	f	file:
decode_CALLa_0	sim/bfin/bfin-sim.c	/^decode_CALLa_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1, bu32 pc)$/;"	f	file:
decode_CC2dreg_0	opcodes/bfin-dis.c	/^decode_CC2dreg_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_CC2dreg_0	sim/bfin/bfin-sim.c	/^decode_CC2dreg_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_CC2stat_0	opcodes/bfin-dis.c	/^decode_CC2stat_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_CC2stat_0	sim/bfin/bfin-sim.c	/^decode_CC2stat_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_CCflag_0	opcodes/bfin-dis.c	/^decode_CCflag_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_CCflag_0	sim/bfin/bfin-sim.c	/^decode_CCflag_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_COMP3op_0	opcodes/bfin-dis.c	/^decode_COMP3op_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_COMP3op_0	sim/bfin/bfin-sim.c	/^decode_COMP3op_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_COMPI2opD_0	opcodes/bfin-dis.c	/^decode_COMPI2opD_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_COMPI2opD_0	sim/bfin/bfin-sim.c	/^decode_COMPI2opD_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_COMPI2opP_0	opcodes/bfin-dis.c	/^decode_COMPI2opP_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_COMPI2opP_0	sim/bfin/bfin-sim.c	/^decode_COMPI2opP_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_CaCTRL_0	opcodes/bfin-dis.c	/^decode_CaCTRL_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_CaCTRL_0	sim/bfin/bfin-sim.c	/^decode_CaCTRL_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LDIMMhalf_0	opcodes/bfin-dis.c	/^decode_LDIMMhalf_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_LDIMMhalf_0	sim/bfin/bfin-sim.c	/^decode_LDIMMhalf_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_LDST_0	opcodes/bfin-dis.c	/^decode_LDST_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_LDST_0	sim/bfin/bfin-sim.c	/^decode_LDST_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LDSTidxI_0	opcodes/bfin-dis.c	/^decode_LDSTidxI_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_LDSTidxI_0	sim/bfin/bfin-sim.c	/^decode_LDSTidxI_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_LDSTiiFP_0	opcodes/bfin-dis.c	/^decode_LDSTiiFP_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_LDSTiiFP_0	sim/bfin/bfin-sim.c	/^decode_LDSTiiFP_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LDSTii_0	opcodes/bfin-dis.c	/^decode_LDSTii_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_LDSTii_0	sim/bfin/bfin-sim.c	/^decode_LDSTii_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LDSTpmod_0	opcodes/bfin-dis.c	/^decode_LDSTpmod_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_LDSTpmod_0	sim/bfin/bfin-sim.c	/^decode_LDSTpmod_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LOGI2op_0	opcodes/bfin-dis.c	/^decode_LOGI2op_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_LOGI2op_0	sim/bfin/bfin-sim.c	/^decode_LOGI2op_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_LoopSetup_0	opcodes/bfin-dis.c	/^decode_LoopSetup_0 (TIword iw0, TIword iw1, bfd_vma pc, disassemble_info *outf)$/;"	f	file:
decode_LoopSetup_0	sim/bfin/bfin-sim.c	/^decode_LoopSetup_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1, bu32 pc)$/;"	f	file:
decode_M_packet	gdb/gdbserver/remote-utils.c	/^decode_M_packet (char *from, CORE_ADDR *mem_addr_ptr, unsigned int *len_ptr,$/;"	f
decode_PTR2op_0	opcodes/bfin-dis.c	/^decode_PTR2op_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_PTR2op_0	sim/bfin/bfin-sim.c	/^decode_PTR2op_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_ProgCtrl_0	opcodes/bfin-dis.c	/^decode_ProgCtrl_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_ProgCtrl_0	sim/bfin/bfin-sim.c	/^decode_ProgCtrl_0 (SIM_CPU *cpu, bu16 iw0, bu32 pc)$/;"	f	file:
decode_PushPopMultiple_0	opcodes/bfin-dis.c	/^decode_PushPopMultiple_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_PushPopMultiple_0	sim/bfin/bfin-sim.c	/^decode_PushPopMultiple_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_PushPopReg_0	opcodes/bfin-dis.c	/^decode_PushPopReg_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_PushPopReg_0	sim/bfin/bfin-sim.c	/^decode_PushPopReg_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_REGMV_0	opcodes/bfin-dis.c	/^decode_REGMV_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_REGMV_0	sim/bfin/bfin-sim.c	/^decode_REGMV_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_UJUMP_0	opcodes/bfin-dis.c	/^decode_UJUMP_0 (TIword iw0, bfd_vma pc, disassemble_info *outf)$/;"	f	file:
decode_UJUMP_0	sim/bfin/bfin-sim.c	/^decode_UJUMP_0 (SIM_CPU *cpu, bu16 iw0, bu32 pc)$/;"	f	file:
decode_X0_fsm	opcodes/tilegx-opc.c	/^static const unsigned short decode_X0_fsm[936] =$/;"	v	file:
decode_X0_fsm	opcodes/tilepro-opc.c	/^static const unsigned short decode_X0_fsm[1153] =$/;"	v	file:
decode_X1_fsm	opcodes/tilegx-opc.c	/^static const unsigned short decode_X1_fsm[1266] =$/;"	v	file:
decode_X1_fsm	opcodes/tilepro-opc.c	/^static const unsigned short decode_X1_fsm[1580] =$/;"	v	file:
decode_X_packet	gdb/gdbserver/remote-utils.c	/^decode_X_packet (char *from, int packet_len, CORE_ADDR *mem_addr_ptr,$/;"	f
decode_Y0_fsm	opcodes/tilegx-opc.c	/^static const unsigned short decode_Y0_fsm[178] =$/;"	v	file:
decode_Y0_fsm	opcodes/tilepro-opc.c	/^static const unsigned short decode_Y0_fsm[168] =$/;"	v	file:
decode_Y1_fsm	opcodes/tilegx-opc.c	/^static const unsigned short decode_Y1_fsm[167] =$/;"	v	file:
decode_Y1_fsm	opcodes/tilepro-opc.c	/^static const unsigned short decode_Y1_fsm[140] =$/;"	v	file:
decode_Y2_fsm	opcodes/tilegx-opc.c	/^static const unsigned short decode_Y2_fsm[118] =$/;"	v	file:
decode_Y2_fsm	opcodes/tilepro-opc.c	/^static const unsigned short decode_Y2_fsm[24] =$/;"	v	file:
decode_addr	sim/mn10300/dv-mn103int.c	/^decode_addr (struct hw *me,$/;"	f	file:
decode_addr	sim/mn10300/dv-mn103iop.c	/^decode_addr (struct hw *me,$/;"	f	file:
decode_addr	sim/mn10300/dv-mn103ser.c	/^decode_addr (struct hw *me,$/;"	f	file:
decode_addr	sim/mn10300/dv-mn103tim.c	/^decode_addr (struct hw *me,$/;"	f	file:
decode_address	gdb/gdbserver/remote-utils.c	/^decode_address (CORE_ADDR *addrp, const char *start, int len)$/;"	f
decode_address	sim/ppc/hw_ide.c	/^decode_address(device *me,$/;"	f	file:
decode_address_to_semicolon	gdb/gdbserver/remote-utils.c	/^decode_address_to_semicolon (CORE_ADDR *addrp, const char *start)$/;"	f
decode_agent_options	gdb/tracepoint.c	/^decode_agent_options (const char *exp, int *trace_string)$/;"	f
decode_allregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_allregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_asimd_fcvt	opcodes/aarch64-dis.c	/^decode_asimd_fcvt (aarch64_inst *inst)$/;"	f	file:
decode_asisd_fcvtxn	opcodes/aarch64-dis.c	/^decode_asisd_fcvtxn (aarch64_inst *inst)$/;"	f	file:
decode_base_type	gdb/coffread.c	/^decode_base_type (struct coff_symbol *cs, $/;"	f	file:
decode_bit	sim/m32c/srcdest.c	/^decode_bit (int destcode)$/;"	f
decode_bit11	sim/m32c/srcdest.c	/^decode_bit11 (int op0)$/;"	f
decode_cache_base	sim/rx/rx.c	/^static RX_Opcode_Decoded **decode_cache_base;$/;"	v	file:
decode_ccMV_0	opcodes/bfin-dis.c	/^decode_ccMV_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_ccMV_0	sim/bfin/bfin-sim.c	/^decode_ccMV_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_combine_map	sim/igen/ld-decode.c	/^static const name_map decode_combine_map[] = {$/;"	v	file:
decode_complex_addend	bfd/elflink.c	/^decode_complex_addend (unsigned long *start,   \/* in bits *\/$/;"	f	file:
decode_cond	sim/igen/ld-decode.h	/^typedef struct _decode_cond decode_cond;$/;"	t	typeref:struct:_decode_cond
decode_cond_mask_field	sim/igen/ld-decode.h	/^  decode_cond_mask_field,$/;"	e	enum:__anon582
decode_cond_value_field	sim/igen/ld-decode.h	/^  decode_cond_value_field,$/;"	e	enum:__anon582
decode_cond_word_nr_field	sim/igen/ld-decode.h	/^  decode_cond_word_nr_field,$/;"	e	enum:__anon582
decode_constant_field_names_field	sim/igen/ld-decode.h	/^  decode_constant_field_names_field,$/;"	e	enum:__anon584
decode_constrained_packed_array	gdb/ada-lang.c	/^decode_constrained_packed_array (struct value *arr)$/;"	f	file:
decode_constrained_packed_array_type	gdb/ada-lang.c	/^decode_constrained_packed_array_type (struct type *type)$/;"	f	file:
decode_coproc	sim/mips/interp.c	/^decode_coproc (SIM_DESC sd,$/;"	f
decode_counters	opcodes/bfin-dis.c	/^static const enum machine_registers decode_counters[] =$/;"	v	typeref:enum:machine_registers	file:
decode_cpsr	sim/aarch64/cpustate.c	/^decode_cpsr (FlagMask flags)$/;"	f	file:
decode_cr	sim/m32c/srcdest.c	/^decode_cr (int crcode)$/;"	f
decode_cr_b	sim/m32c/srcdest.c	/^decode_cr_b (int crcode, int bank)$/;"	f
decode_dagMODik_0	opcodes/bfin-dis.c	/^decode_dagMODik_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_dagMODik_0	sim/bfin/bfin-sim.c	/^decode_dagMODik_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_dagMODim_0	opcodes/bfin-dis.c	/^decode_dagMODim_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_dagMODim_0	sim/bfin/bfin-sim.c	/^decode_dagMODim_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_debug_loc_addresses	gdb/dwarf2loc.c	/^decode_debug_loc_addresses (const gdb_byte *loc_ptr, const gdb_byte *buf_end,$/;"	f	file:
decode_debug_loc_dwo_addresses	gdb/dwarf2loc.c	/^decode_debug_loc_dwo_addresses (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
decode_debug_loclists_addresses	gdb/dwarf2loc.c	/^decode_debug_loclists_addresses (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
decode_dest1	sim/m32c/srcdest.c	/^decode_dest1 (int destcode, int bw)$/;"	f
decode_dest2	sim/m32c/srcdest.c	/^decode_dest2 (int dd, int bytes)$/;"	f
decode_dest23	sim/m32c/srcdest.c	/^decode_dest23 (int ddd, int dd, int bytes)$/;"	f
decode_dest3	sim/m32c/srcdest.c	/^decode_dest3 (int destcode, int bw)$/;"	f
decode_digits_list_mode	gdb/linespec.c	/^decode_digits_list_mode (struct linespec_state *self,$/;"	f	file:
decode_digits_ordinary	gdb/linespec.c	/^decode_digits_ordinary (struct linespec_state *self,$/;"	f	file:
decode_dpregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_dpregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_dregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_dregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_dregs_byte	opcodes/bfin-dis.c	/^static const enum machine_registers decode_dregs_byte[] =$/;"	v	typeref:enum:machine_registers	file:
decode_dregs_hi	opcodes/bfin-dis.c	/^static const enum machine_registers decode_dregs_hi[] =$/;"	v	typeref:enum:machine_registers	file:
decode_dregs_lo	opcodes/bfin-dis.c	/^static const enum machine_registers decode_dregs_lo[] =$/;"	v	typeref:enum:machine_registers	file:
decode_dsp32alu_0	opcodes/bfin-dis.c	/^decode_dsp32alu_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_dsp32alu_0	sim/bfin/bfin-sim.c	/^decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_dsp32mac_0	opcodes/bfin-dis.c	/^decode_dsp32mac_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_dsp32mac_0	sim/bfin/bfin-sim.c	/^decode_dsp32mac_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_dsp32mult_0	opcodes/bfin-dis.c	/^decode_dsp32mult_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_dsp32mult_0	sim/bfin/bfin-sim.c	/^decode_dsp32mult_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_dsp32shift_0	opcodes/bfin-dis.c	/^decode_dsp32shift_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_dsp32shift_0	sim/bfin/bfin-sim.c	/^decode_dsp32shift_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_dsp32shiftimm_0	opcodes/bfin-dis.c	/^decode_dsp32shiftimm_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_dsp32shiftimm_0	sim/bfin/bfin-sim.c	/^decode_dsp32shiftimm_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_dspLDST_0	opcodes/bfin-dis.c	/^decode_dspLDST_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_dspLDST_0	sim/bfin/bfin-sim.c	/^decode_dspLDST_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_duplicates_map	sim/igen/ld-decode.c	/^static const name_map decode_duplicates_map[] = {$/;"	v	file:
decode_ersr	sim/erc32/erc32.c	/^decode_ersr()$/;"	f	file:
decode_fcvt	opcodes/aarch64-dis.c	/^decode_fcvt (aarch64_inst *inst)$/;"	f	file:
decode_find_constants	sim/igen/ld-decode.h	/^  decode_find_constants,$/;"	e	enum:__anon583
decode_find_mixed	sim/igen/ld-decode.h	/^  decode_find_mixed,$/;"	e	enum:__anon583
decode_find_strings	sim/igen/ld-decode.h	/^  decode_find_strings,$/;"	e	enum:__anon583
decode_first_field	sim/igen/ld-decode.h	/^  decode_first_field,$/;"	e	enum:__anon584
decode_force_first_field	sim/igen/ld-decode.h	/^  decode_force_first_field,$/;"	e	enum:__anon584
decode_force_last_field	sim/igen/ld-decode.h	/^  decode_force_last_field,$/;"	e	enum:__anon584
decode_format	gdb/printcmd.c	/^decode_format (const char **string_ptr, int oformat, int osize)$/;"	f	file:
decode_format_names_field	sim/igen/ld-decode.h	/^  decode_format_names_field,$/;"	e	enum:__anon584
decode_frame_entry	gdb/dwarf2-frame.c	/^decode_frame_entry (struct comp_unit *unit, const gdb_byte *start,$/;"	f	file:
decode_frame_entry_1	gdb/dwarf2-frame.c	/^decode_frame_entry_1 (struct comp_unit *unit, const gdb_byte *start,$/;"	f	file:
decode_function_type	gdb/coffread.c	/^decode_function_type (struct coff_symbol *cs, $/;"	f	file:
decode_gen_map	sim/igen/ld-decode.c	/^static const name_map decode_gen_map[] = {$/;"	v	file:
decode_gen_map	sim/ppc/ld-decode.c	/^static const name_map decode_gen_map[] = {$/;"	v	file:
decode_gen_type	sim/igen/ld-decode.h	/^decode_gen_type;$/;"	t	typeref:enum:__anon581
decode_gen_type	sim/ppc/ld-decode.h	/^} decode_gen_type;$/;"	t	typeref:enum:__anon951
decode_gregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_gregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_group	sim/mn10300/dv-mn103int.c	/^decode_group (struct hw *me,$/;"	f	file:
decode_index	sim/m32c/srcdest.c	/^decode_index (int sa, int da)$/;"	f
decode_indirect	sim/m32c/srcdest.c	/^decode_indirect (int si, int di)$/;"	f
decode_insn	gdb/arm-tdep.c	/^decode_insn (abstract_memory_reader &reader, insn_decode_record *arm_record,$/;"	f	file:
decode_iregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_iregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_jmp_buf	sim/rl78/rl78.c	/^jmp_buf decode_jmp_buf;$/;"	v
decode_jmp_buf	sim/rx/rx.c	/^jmp_buf decode_jmp_buf;$/;"	v
decode_jumpdest	sim/m32c/srcdest.c	/^decode_jumpdest (int destcode, int w)$/;"	f
decode_last_field	sim/igen/ld-decode.h	/^  decode_last_field,$/;"	e	enum:__anon584
decode_limm	opcodes/aarch64-dis.c	/^decode_limm (uint32_t esize, aarch64_insn value, int64_t *result)$/;"	f	file:
decode_line_1	gdb/linespec.c	/^decode_line_1 (const struct event_location *location, int flags,$/;"	f
decode_line_2	gdb/linespec.c	/^decode_line_2 (struct linespec_state *self,$/;"	f	file:
decode_line_2_compare_items	gdb/linespec.c	/^decode_line_2_compare_items (const decode_line_2_item &a,$/;"	f	file:
decode_line_2_item	gdb/linespec.c	/^  decode_line_2_item (std::string &&fullform_, std::string &&displayform_,$/;"	f	struct:decode_line_2_item
decode_line_2_item	gdb/linespec.c	/^struct decode_line_2_item$/;"	s	file:
decode_line_flags	gdb/linespec.h	/^enum decode_line_flags$/;"	g
decode_line_full	gdb/linespec.c	/^decode_line_full (const struct event_location *location, int flags,$/;"	f
decode_line_info	bfd/dwarf2.c	/^decode_line_info (struct comp_unit *unit, struct dwarf2_debug *stash)$/;"	f	file:
decode_line_with_current_source	gdb/linespec.c	/^decode_line_with_current_source (const char *string, int flags)$/;"	f
decode_line_with_last_displayed	gdb/linespec.c	/^decode_line_with_last_displayed (const char *string, int flags)$/;"	f
decode_linkage_0	opcodes/bfin-dis.c	/^decode_linkage_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_linkage_0	sim/bfin/bfin-sim.c	/^decode_linkage_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)$/;"	f	file:
decode_loadmap	gdb/solib-dsbt.c	/^decode_loadmap (const gdb_byte *buf)$/;"	f	file:
decode_location	gdb/breakpoint.h	/^  std::vector<symtab_and_line> (*decode_location)$/;"	m	class:breakpoint_ops::std
decode_location_default	gdb/breakpoint.c	/^decode_location_default (struct breakpoint *b,$/;"	f	file:
decode_locdesc	gdb/dwarf2read.c	/^decode_locdesc (struct dwarf_block *blk, struct dwarf2_cu *cu)$/;"	f	file:
decode_m_packet	gdb/gdbserver/remote-utils.c	/^decode_m_packet (char *from, CORE_ADDR *mem_addr_ptr, unsigned int *len_ptr)$/;"	f
decode_macfunc	opcodes/bfin-dis.c	/^decode_macfunc (int which, int op, int h0, int h1, int src0, int src1, disassemble_info *outf)$/;"	f	file:
decode_macfunc	sim/bfin/bfin-sim.c	/^decode_macfunc (SIM_CPU *cpu, int which, int op, int h0, int h1, int src0,$/;"	f	file:
decode_masked_match	gdb/arch/aarch64-insn.c	/^decode_masked_match (uint32_t insn, uint32_t mask, uint32_t pattern)$/;"	f	file:
decode_mcr	sim/erc32/erc32.c	/^decode_mcr()$/;"	f	file:
decode_memcfg	sim/erc32/erc32.c	/^decode_memcfg()$/;"	f	file:
decode_micromips_operand	opcodes/micromips-opc.c	/^decode_micromips_operand (const char *p)$/;"	f
decode_mips16_operand	opcodes/mips16-opc.c	/^decode_mips16_operand (char type, bfd_boolean extended_p)$/;"	f
decode_mips_operand	opcodes/mips-opc.c	/^decode_mips_operand (const char *p)$/;"	f
decode_mn103cpu_addr	sim/mn10300/dv-mn103cpu.c	/^decode_mn103cpu_addr (struct hw *me,$/;"	f	file:
decode_model_names_field	sim/igen/ld-decode.h	/^  decode_model_names_field,$/;"	e	enum:__anon584
decode_mregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_mregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_multfunc	opcodes/bfin-dis.c	/^decode_multfunc (int h0, int h1, int src0, int src1, disassemble_info *outf)$/;"	f	file:
decode_multfunc	sim/bfin/bfin-sim.c	/^decode_multfunc (SIM_CPU *cpu, int h0, int h1, int src0, int src1, int mmod,$/;"	f	file:
decode_objc	gdb/linespec.c	/^decode_objc (struct linespec_state *self, linespec_p ls, const char *arg)$/;"	f	file:
decode_opcode	sim/m32c/load.c	/^int (*decode_opcode) (void) = 0;$/;"	v
decode_opcode	sim/rl78/rl78.c	/^decode_opcode (void)$/;"	f
decode_opcode	sim/rx/rx.c	/^decode_opcode ()$/;"	f
decode_opic_address	sim/ppc/hw_opic.c	/^decode_opic_address(device *me,$/;"	f	file:
decode_options_field	sim/igen/ld-decode.h	/^  decode_options_field,$/;"	e	enum:__anon584
decode_optmode	opcodes/bfin-dis.c	/^decode_optmode (int mod, int MM, disassemble_info *outf)$/;"	f	file:
decode_packed_array_bitsize	gdb/ada-lang.c	/^decode_packed_array_bitsize (struct type *type)$/;"	f	file:
decode_path	sim/igen/ld-decode.h	/^typedef struct _decode_path decode_path;$/;"	t	typeref:struct:_decode_path
decode_path_list	sim/igen/ld-decode.h	/^typedef struct _decode_path_list decode_path_list;$/;"	t	typeref:struct:_decode_path_list
decode_paths_field	sim/igen/ld-decode.h	/^  decode_paths_field,$/;"	e	enum:__anon584
decode_possible_symbol	opcodes/s12z-dis.c	/^decode_possible_symbol (bfd_vma addr, struct disassemble_info *info)$/;"	f	file:
decode_pregs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_pregs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_prologue	gdb/m32r-tdep.c	/^decode_prologue (struct gdbarch *gdbarch,$/;"	f	file:
decode_psedoDEBUG_0	sim/bfin/bfin-sim.c	/^decode_psedoDEBUG_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_psedoOChar_0	sim/bfin/bfin-sim.c	/^decode_psedoOChar_0 (SIM_CPU *cpu, bu16 iw0)$/;"	f	file:
decode_psedodbg_assert_0	sim/bfin/bfin-sim.c	/^decode_psedodbg_assert_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1, bu32 pc)$/;"	f	file:
decode_pseudoDEBUG_0	opcodes/bfin-dis.c	/^decode_pseudoDEBUG_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_pseudoOChar_0	opcodes/bfin-dis.c	/^decode_pseudoOChar_0 (TIword iw0, disassemble_info *outf)$/;"	f	file:
decode_pseudodbg_assert_0	opcodes/bfin-dis.c	/^decode_pseudodbg_assert_0 (TIword iw0, TIword iw1, disassemble_info *outf)$/;"	f	file:
decode_regs	opcodes/bfin-dis.c	/^static const enum machine_registers decode_regs[] =$/;"	v	typeref:enum:machine_registers	file:
decode_regs_hi	opcodes/bfin-dis.c	/^static const enum machine_registers decode_regs_hi[] =$/;"	v	typeref:enum:machine_registers	file:
decode_regs_lo	opcodes/bfin-dis.c	/^static const enum machine_registers decode_regs_lo[] =$/;"	v	typeref:enum:machine_registers	file:
decode_rel_15_7	opcodes/s12z-dis.c	/^decode_rel_15_7 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
decode_reserved_map	sim/igen/ld-decode.c	/^static const name_map decode_reserved_map[] = {$/;"	v	file:
decode_sd23	sim/m32c/srcdest.c	/^decode_sd23 (int bbb, int bb, int bytes, int ind, int add)$/;"	f	file:
decode_search_map	sim/igen/ld-decode.c	/^static const name_map decode_search_map[] = {$/;"	v	file:
decode_search_memory_packet	gdb/gdbserver/remote-utils.c	/^decode_search_memory_packet (const char *buf, int packet_len,$/;"	f
decode_search_type	sim/igen/ld-decode.h	/^decode_search_type;$/;"	t	typeref:enum:__anon583
decode_section_type	bfd/syms.c	/^decode_section_type (const struct bfd_section *section)$/;"	f	file:
decode_signed_value	opcodes/s12z-dis.c	/^decode_signed_value (bfd_vma memaddr, struct disassemble_info* info, short size)$/;"	f	file:
decode_sizeq	opcodes/aarch64-dis.c	/^decode_sizeq (aarch64_inst *inst)$/;"	f	file:
decode_slash_map	sim/ppc/ld-decode.c	/^static const name_map decode_slash_map[] = {$/;"	v	file:
decode_special_type	sim/igen/ld-decode.h	/^decode_special_type;$/;"	t	typeref:enum:__anon580
decode_special_type	sim/ppc/ld-decode.h	/^} decode_special_type;$/;"	t	typeref:enum:__anon950
decode_src2	sim/m32c/srcdest.c	/^decode_src2 (int srccode, int bw, int d)$/;"	f
decode_src23	sim/m32c/srcdest.c	/^decode_src23 (int sss, int ss, int bytes)$/;"	f
decode_src3	sim/m32c/srcdest.c	/^decode_src3 (int sss, int bytes)$/;"	f
decode_srcdest4	sim/m32c/srcdest.c	/^decode_srcdest4 (int destcode, int bw)$/;"	f
decode_statbits	opcodes/bfin-dis.c	/^static const enum machine_registers decode_statbits[] =$/;"	v	typeref:enum:machine_registers	file:
decode_static_tracepoint_spec	gdb/breakpoint.c	/^decode_static_tracepoint_spec (const char **arg_p)$/;"	f	file:
decode_sve_aimm	opcodes/aarch64-dis.c	/^decode_sve_aimm (aarch64_opnd_info *info, int64_t value)$/;"	f	file:
decode_table	sim/igen/ld-decode.h	/^typedef struct _decode_table decode_table;$/;"	t	typeref:struct:_decode_table
decode_table	sim/ppc/ld-decode.h	/^typedef struct _decode_table decode_table;$/;"	t	typeref:struct:_decode_table
decode_table_max_word_nr	sim/igen/ld-decode.c	/^decode_table_max_word_nr (decode_table *entry)$/;"	f
decode_template_definition	opcodes/metag-dis.c	/^decode_template_definition(unsigned int insn_word, char *buf, size_t len)$/;"	f	file:
decode_thumb_32bit_ld_mem_hints	gdb/arm-tdep.c	/^decode_thumb_32bit_ld_mem_hints (struct gdbarch *gdbarch,$/;"	f	file:
decode_type	gdb/coffread.c	/^decode_type (struct coff_symbol *cs, unsigned int c_type,$/;"	f	file:
decode_type_map	sim/igen/ld-decode.c	/^static const name_map decode_type_map[] = {$/;"	v	file:
decode_type_map	sim/ppc/ld-decode.c	/^static const name_map decode_type_map[] = {$/;"	v	file:
decode_unit	sim/ppc/device_table.h	/^  device_unit_decode_callback *decode_unit;$/;"	m	struct:_device_convert_callbacks
decode_vmflags	gdb/linux-tdep.c	/^decode_vmflags (char *p, struct smaps_vmflags *v)$/;"	f	file:
decode_wcr	sim/erc32/erc32.c	/^decode_wcr()$/;"	f	file:
decode_word_nr_field	sim/igen/ld-decode.h	/^  decode_word_nr_field,$/;"	e	enum:__anon584
decode_xfer	gdb/gdbserver/server.c	/^decode_xfer (char *buf, char **object, char **rw, char **annex, char **offset)$/;"	f	file:
decode_xfer_read	gdb/gdbserver/server.c	/^decode_xfer_read (char *buf, CORE_ADDR *ofs, unsigned int *len)$/;"	f	file:
decode_xfer_write	gdb/gdbserver/remote-utils.c	/^decode_xfer_write (char *buf, int packet_len, CORE_ADDR *offset,$/;"	f
decoded	gdb/ada-lang.h	/^  const char *decoded;$/;"	m	struct:ada_opname_map
decoded	sim/arm/armdefs.h	/^  ARMword loaded, decoded;	\/* saved pipeline state *\/$/;"	m	struct:ARMul_State
decoded_inst	sim/h8300/sim-main.h	/^} decoded_inst;$/;"	t	typeref:struct:__anon780
decoded_names_store	gdb/ada-lang.c	/^static struct htab *decoded_names_store;$/;"	v	typeref:struct:htab	file:
decoded_type_name	gdb/ada-typeprint.c	/^decoded_type_name (struct type *type)$/;"	f	file:
decodelist	opcodes/arc-dis.c	/^static linkclass decodelist = NULL;$/;"	v	file:
decoder	sim/ppc/hw_ide.c	/^  address_decoder decoder;$/;"	m	struct:_hw_ide_device	file:
decomp	zlib/contrib/blast/blast.c	/^local int decomp(struct state *s)$/;"	f
decompress_contents	bfd/compress.c	/^decompress_contents (bfd_byte *compressed_buffer,$/;"	f	file:
decr	gdb/testsuite/gdb.base/func-ptrs.c	/^decr (int i)$/;"	f
decr_pc_after_break	gdb/gdbarch.c	/^  CORE_ADDR decr_pc_after_break;$/;"	m	struct:gdbarch	file:
decr_pc_after_break	gdb/gdbserver/linux-low.h	/^  int decr_pc_after_break;$/;"	m	struct:linux_target_ops
decrease_ACC_busy	sim/frv/profile.c	/^decrease_ACC_busy (SIM_CPU *cpu, INT out_ACC, int cycles)$/;"	f
decrease_FR_busy	sim/frv/profile.c	/^decrease_FR_busy (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
decrease_GR_busy	sim/frv/profile.c	/^decrease_GR_busy (SIM_CPU *cpu, INT in_GR, int cycles)$/;"	f
decrease_latencies	sim/frv/cache.c	/^decrease_latencies (FRV_CACHE *cache)$/;"	f	file:
decref	gdb/common/refcounted-object.h	/^  static void decref (refcounted_object *ptr)$/;"	f	struct:refcounted_object_ref_policy
decref	gdb/common/refcounted-object.h	/^  void decref ()$/;"	f	class:refcounted_object
decref	gdb/gdb_bfd.h	/^  static void decref (struct bfd *abfd)$/;"	f	struct:gdb_bfd_ref_policy
decref	gdb/python/py-ref.h	/^  static void decref (T *ptr)$/;"	f	struct:gdbpy_ref_policy
decref	gdb/value.h	/^  static void decref (struct value *ptr)$/;"	f	struct:value_ref_policy
decref_bp_location	gdb/breakpoint.c	/^decref_bp_location (struct bp_location **blp)$/;"	f	file:
decrementer_event	sim/ppc/cpu.c	/^  event_entry_tag decrementer_event;$/;"	m	struct:_cpu	file:
decrementer_interrupt	sim/ppc/interrupts.c	/^decrementer_interrupt(cpu *processor)$/;"	f
decrementer_interrupt_pending	sim/ppc/interrupts.h	/^  decrementer_interrupt_pending = 2,$/;"	e	enum:__anon957
decrementer_local_time	sim/ppc/cpu.c	/^  signed64 decrementer_local_time;$/;"	m	struct:_cpu	file:
decrypt_byte	zlib/contrib/minizip/crypt.h	/^static int decrypt_byte(unsigned long* pkeys, const z_crc_t* pcrc_32_tab)$/;"	f
decstruct	gdb/testsuite/gdb.base/dfp-test.c	/^struct decstruct$/;"	s	file:
deduce_language_from_filename	gdb/symfile.c	/^deduce_language_from_filename (const char *filename)$/;"	f
deep	gdb/gnulib/import/alloca.c	/^      char *deep;               \/* For stack depth measure.  *\/$/;"	m	struct:hdr::__anon1810	file:
deep	gdb/testsuite/gdb.base/bitfields.c	/^	} deep;$/;"	m	struct:internalvartest::__anon1971	typeref:struct:internalvartest::__anon1971::__anon1972	file:
deep	libiberty/alloca.c	/^      char *deep;		\/* For stack depth measure.  *\/$/;"	m	struct:hdr::__anon1195	file:
deep_items	gdb/python/lib/gdb/types.py	/^def deep_items (type_):$/;"	f
def	include/bfdlink.h	/^	} def;$/;"	m	union:bfd_link_hash_entry::__anon1494	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1496
def	include/opcode/visium.h	43;"	d
def	include/plugin-api.h	/^  int def;$/;"	m	struct:ld_plugin_symbol
def	zlib/examples/zpipe.c	/^int def(FILE *source, FILE *dest, int level)$/;"	f
def_dynamic	bfd/elf-bfd.h	/^  unsigned int def_dynamic : 1;$/;"	m	struct:elf_link_hash_entry
def_protected	bfd/elfxx-x86.h	/^  unsigned int def_protected : 1;$/;"	m	struct:elf_x86_link_hash_entry
def_regular	bfd/elf-bfd.h	/^  unsigned int def_regular : 1;$/;"	m	struct:elf_link_hash_entry
def_size	bfd/libxcoff.h	/^  bfd_boolean def_size;$/;"	m	struct:xcoff_dwsect_name
default_address	bfd/pef.h	/^  unsigned long default_address;$/;"	m	struct:bfd_pef_section
default_addressable_memory_unit_size	gdb/arch-utils.c	/^default_addressable_memory_unit_size (struct gdbarch *gdbarch)$/;"	f
default_adjust_dwarf2_addr	gdb/arch-utils.c	/^default_adjust_dwarf2_addr (CORE_ADDR pc)$/;"	f
default_adjust_dwarf2_line	gdb/arch-utils.c	/^default_adjust_dwarf2_line (CORE_ADDR addr, int rel)$/;"	f
default_alignment_max	bfd/libcoff-in.h	/^  unsigned int default_alignment_max;$/;"	m	struct:coff_section_alignment_entry
default_alignment_max	bfd/libcoff.h	/^  unsigned int default_alignment_max;$/;"	m	struct:coff_section_alignment_entry
default_alignment_min	bfd/libcoff-in.h	/^  unsigned int default_alignment_min;$/;"	m	struct:coff_section_alignment_entry
default_alignment_min	bfd/libcoff.h	/^  unsigned int default_alignment_min;$/;"	m	struct:coff_section_alignment_entry
default_args	include/opcode/ns32k.h	/^  const char *default_args;	\/* default to those args when none given *\/$/;"	m	struct:ns32k_opcode
default_auto_charset	gdb/charset.c	/^default_auto_charset (void)$/;"	f
default_auto_wide_charset	gdb/charset.c	/^default_auto_wide_charset (void)$/;"	f
default_auxv_parse	gdb/auxv.c	/^default_auxv_parse (struct target_ops *ops, gdb_byte **readptr,$/;"	f
default_base	gdb/frame-base.c	/^  const struct frame_base *default_base;$/;"	m	struct:frame_base_table	typeref:struct:frame_base_table::frame_base	file:
default_bfd_arch	gdb/arch-utils.c	/^static const bfd_arch_info_type *default_bfd_arch = &DEFAULT_BFD_ARCH;$/;"	v	file:
default_bfd_arch	gdb/arch-utils.c	/^static const bfd_arch_info_type *default_bfd_arch;$/;"	v	file:
default_bfd_vec	gdb/arch-utils.c	/^static const bfd_target *default_bfd_vec = &DEFAULT_BFD_VEC;$/;"	v	file:
default_bfd_vec	gdb/arch-utils.c	/^static const bfd_target *default_bfd_vec;$/;"	v	file:
default_branch	gdb/dwarf2read.c	/^  bool default_branch;$/;"	m	struct:variant_field	file:
default_breakpoint_from_pc	gdb/arch-utils.c	/^default_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr,$/;"	f
default_breakpoint_kind_from_current_state	gdb/arch-utils.c	/^default_breakpoint_kind_from_current_state (struct gdbarch *gdbarch,$/;"	f
default_breakpoint_kind_from_pc	gdb/gdbserver/target.c	/^default_breakpoint_kind_from_pc (CORE_ADDR *pcptr)$/;"	f
default_byte_order	gdb/arch-utils.c	/^static enum bfd_endian default_byte_order = BFD_ENDIAN_UNKNOWN;$/;"	v	typeref:enum:bfd_endian	file:
default_callback	sim/common/callback.c	/^host_callback default_callback =$/;"	v
default_charset_names	gdb/charset.c	/^static const char *default_charset_names[] =$/;"	v	file:
default_check_format	gdb/corelow.c	/^default_check_format (bfd *abfd)$/;"	f
default_child_has_all_memory	gdb/target.c	/^default_child_has_all_memory ()$/;"	f
default_child_has_execution	gdb/target.c	/^default_child_has_execution (ptid_t the_ptid)$/;"	f
default_child_has_memory	gdb/target.c	/^default_child_has_memory ()$/;"	f
default_child_has_registers	gdb/target.c	/^default_child_has_registers ()$/;"	f
default_child_has_stack	gdb/target.c	/^default_child_has_stack ()$/;"	f
default_code_of_frame_writable	gdb/arch-utils.c	/^default_code_of_frame_writable (struct gdbarch *gdbarch,$/;"	f
default_coff_make_msymbol_special	gdb/arch-utils.c	/^default_coff_make_msymbol_special (int val, struct minimal_symbol *msym)$/;"	f
default_collect	gdb/tracepoint.c	/^char *default_collect;$/;"	v
default_collect_info	gdb/breakpoint.c	/^default_collect_info (void)$/;"	f	file:
default_collect_symbol_completion_matches	gdb/symtab.c	/^default_collect_symbol_completion_matches (completion_tracker &tracker,$/;"	f
default_collect_symbol_completion_matches_break_on	gdb/symtab.c	/^default_collect_symbol_completion_matches_break_on$/;"	f
default_completer_handle_brkchars	gdb/completer.c	/^default_completer_handle_brkchars (struct cmd_list_element *ignore,$/;"	f	file:
default_core_sniffer	gdb/corelow.c	/^default_core_sniffer (struct core_fns *our_fns, bfd *abfd)$/;"	f
default_data_link_order	bfd/linker.c	/^default_data_link_order (bfd *abfd,$/;"	f	file:
default_description	gdb/gdbserver/tdesc.c	/^static const struct target_desc default_description {};$/;"	s	file:
default_displaced_step_hw_singlestep	gdb/arch-utils.c	/^default_displaced_step_hw_singlestep (struct gdbarch *gdbarch,$/;"	f
default_exception_support_info	gdb/ada-lang.c	/^static const struct exception_support_info default_exception_support_info =$/;"	v	typeref:struct:exception_support_info	file:
default_execstack	bfd/elf-bfd.h	/^  unsigned default_execstack : 1;$/;"	m	struct:elf_backend_data
default_execute_dwarf_cfa_vendor_op	gdb/arch-utils.c	/^default_execute_dwarf_cfa_vendor_op (struct gdbarch *gdbarch, gdb_byte op,$/;"	f
default_execution_direction	gdb/target.c	/^default_execution_direction (struct target_ops *self)$/;"	f	file:
default_fast_tracepoint_valid_at	gdb/arch-utils.c	/^default_fast_tracepoint_valid_at (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f
default_fileio_target	gdb/target.c	/^default_fileio_target (void)$/;"	f	file:
default_floatformat_for_type	gdb/arch-utils.c	/^default_floatformat_for_type (struct gdbarch *gdbarch,$/;"	f
default_follow_fork	gdb/target.c	/^default_follow_fork (struct target_ops *self, int follow_child,$/;"	f	file:
default_format	bfd/libaout.h	/^  default_format = 0,$/;"	e	enum:aout_subformat
default_frame_args_address	gdb/frame-base.c	/^default_frame_args_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
default_frame_base	gdb/frame-base.c	/^const struct frame_base default_frame_base = {$/;"	v	typeref:struct:frame_base
default_frame_base_address	gdb/frame-base.c	/^default_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
default_frame_locals_address	gdb/frame-base.c	/^default_frame_locals_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
default_frame_sniffer	gdb/frame-unwind.c	/^default_frame_sniffer (const struct frame_unwind *self,$/;"	f
default_frame_unwind_stop_reason	gdb/frame-unwind.c	/^default_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f
default_funmap	readline/funmap.c	/^static const FUNMAP default_funmap[] = {$/;"	v	file:
default_gcc_target_options	gdb/arch-utils.c	/^default_gcc_target_options (struct gdbarch *gdbarch)$/;"	f
default_gcore_arch	gdb/gcore.c	/^default_gcore_arch (void)$/;"	f	file:
default_gcore_mach	gdb/gcore.c	/^default_gcore_mach (void)$/;"	f	file:
default_gcore_target	gdb/gcore.c	/^default_gcore_target (void)$/;"	f	file:
default_gen_return_address	gdb/arch-utils.c	/^default_gen_return_address (struct gdbarch *gdbarch,$/;"	f
default_geometry	sim/ppc/hw_ide.c	/^  ide_geometry default_geometry;$/;"	m	struct:_ide_drive	file:
default_get_ada_task_ptid	gdb/target.c	/^default_get_ada_task_ptid (struct target_ops *self, long lwp, long tid)$/;"	f	file:
default_get_string	gdb/language.c	/^default_get_string (struct value *value,$/;"	f
default_gnu_triplet_regexp	gdb/arch-utils.c	/^default_gnu_triplet_regexp (struct gdbarch *gdbarch)$/;"	f
default_groups	gdb/reggroups.c	/^static struct reggroups default_groups = { NULL, &default_groups.first };$/;"	v	typeref:struct:reggroups	file:
default_guess_tracepoint_registers	gdb/arch-utils.c	/^default_guess_tracepoint_registers (struct gdbarch *gdbarch,$/;"	f
default_has_shared_address_space	gdb/arch-utils.c	/^default_has_shared_address_space (struct gdbarch *gdbarch)$/;"	f
default_imported_symver	include/bfdlink.h	/^  unsigned int default_imported_symver: 1;$/;"	m	struct:bfd_link_info
default_in_indirect_branch_thunk	gdb/arch-utils.c	/^default_in_indirect_branch_thunk (gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
default_index	gdb/gdbtypes.h	/^  int default_index;$/;"	m	struct:discriminant_info
default_indirect_link_order	bfd/linker.c	/^default_indirect_link_order (bfd *output_bfd,$/;"	f	file:
default_infcall_mmap	gdb/arch-utils.c	/^default_infcall_mmap (CORE_ADDR size, unsigned prot)$/;"	f
default_infcall_munmap	gdb/arch-utils.c	/^default_infcall_munmap (CORE_ADDR addr, CORE_ADDR size)$/;"	f
default_init_allocator	gdb/common/default-init-alloc.h	/^class default_init_allocator : public A$/;"	c	namespace:gdb
default_insn_bit_size	sim/igen/misc.h	/^  default_insn_bit_size = 32,$/;"	e	enum:__anon565
default_insn_bitsize	include/opcode/cgen.h	/^  unsigned int default_insn_bitsize;$/;"	m	struct:__anon1384
default_insn_bitsize	include/opcode/cgen.h	/^  unsigned int default_insn_bitsize;$/;"	m	struct:cgen_cpu_desc
default_insn_is_call	gdb/arch-utils.c	/^int default_insn_is_call (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
default_insn_is_jump	gdb/arch-utils.c	/^int default_insn_is_jump (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
default_insn_is_ret	gdb/arch-utils.c	/^int default_insn_is_ret (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
default_interrupt_names	sim/common/sim-watch.c	/^static const char *default_interrupt_names[] = { "int", 0, };$/;"	v	file:
default_is_stmt	bfd/dwarf2.c	/^  unsigned char default_is_stmt;$/;"	m	struct:line_head	file:
default_isearch_terminators	readline/isearch.c	/^static char * const default_isearch_terminators = "\\033\\012";$/;"	v	file:
default_iterate_over_objfiles_in_search_order	gdb/objfiles.c	/^default_iterate_over_objfiles_in_search_order$/;"	f
default_line	gdb/linespec.c	/^  int default_line;$/;"	m	struct:linespec_state	file:
default_machine	sim/m32c/load.c	/^int default_machine = 0;$/;"	v
default_macro_scope	gdb/macroscope.c	/^default_macro_scope (void)$/;"	f
default_make_symbol_special	gdb/arch-utils.c	/^default_make_symbol_special (struct symbol *sym, struct objfile *objfile)$/;"	f
default_mask_address_p	gdb/mips-tdep.h	/^  int default_mask_address_p;$/;"	m	struct:gdbarch_tdep
default_memory_insert_breakpoint	gdb/mem-break.c	/^default_memory_insert_breakpoint (struct gdbarch *gdbarch,$/;"	f
default_memory_remove_breakpoint	gdb/mem-break.c	/^default_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f
default_modec	include/opcode/ns32k.h	/^  char default_modec;		\/* default to this addr-mode when ambigous$/;"	m	struct:ns32k_opcode
default_model	include/opcode/ns32k.h	/^  char default_model;		\/* is a plain label *\/$/;"	m	struct:ns32k_opcode
default_model	sim/igen/igen.h	/^  char *default_model;$/;"	m	struct:_igen_gen_options
default_mourn_inferior	gdb/target.c	/^default_mourn_inferior (struct target_ops *self)$/;"	f	file:
default_nto_target	gdb/nto-tdep.c	/^static char default_nto_target[] = "";$/;"	v	file:
default_nto_target	gdb/nto-tdep.c	/^static char default_nto_target[] = "C:\\\\QNXsdk\\\\target\\\\qnx6";$/;"	v	file:
default_nto_target	gdb/nto-tdep.c	/^static char default_nto_target[] = "\/opt\/QNXsdk\/target\/qnx6";$/;"	v	file:
default_pass_by_reference	gdb/language.c	/^default_pass_by_reference (struct type *type)$/;"	f
default_pid_to_str	gdb/target.c	/^default_pid_to_str (struct target_ops *ops, ptid_t ptid)$/;"	f	file:
default_prefixes	readline/tilde.c	/^static const char *default_prefixes[] =$/;"	v	file:
default_print_array_index	gdb/language.c	/^default_print_array_index (struct value *index_value, struct ui_file *stream,$/;"	f
default_print_auxv_entry	gdb/auxv.c	/^default_print_auxv_entry (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f
default_print_float_info	gdb/infcmd.c	/^default_print_float_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f
default_print_insn	gdb/arch-utils.c	/^default_print_insn (bfd_vma memaddr, disassemble_info *info)$/;"	f
default_print_insn	opcodes/epiphany-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/fr30-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/frv-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/ip2k-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/iq2000-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/lm32-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/m32c-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/m32r-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/mep-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/mt-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/or1k-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/xc16x-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_insn	opcodes/xstormy16-dis.c	/^default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
default_print_one_register_info	gdb/infcmd.c	/^default_print_one_register_info (struct ui_file *file,$/;"	f	file:
default_print_registers_info	gdb/infcmd.c	/^default_print_registers_info (struct gdbarch *gdbarch,$/;"	f
default_print_typedef	gdb/typeprint.c	/^default_print_typedef (struct type *type, struct symbol *new_symbol,$/;"	f
default_private_c	gdb/testsuite/gdb.cp/classes.cc	/^default_private_class default_private_c;$/;"	v
default_private_c	gdb/testsuite/gdb.cp/misc.cc	/^default_private_class default_private_c;$/;"	v
default_private_class	gdb/testsuite/gdb.cp/classes.cc	/^class default_private_class {$/;"	c	file:
default_private_class	gdb/testsuite/gdb.cp/misc.cc	/^class default_private_class {$/;"	c	file:
default_ptype_flags	gdb/typeprint.c	/^static struct type_print_options default_ptype_flags =$/;"	v	typeref:struct:type_print_options	file:
default_public_s	gdb/testsuite/gdb.cp/classes.cc	/^default_public_struct default_public_s;$/;"	v
default_public_s	gdb/testsuite/gdb.cp/misc.cc	/^default_public_struct default_public_s;$/;"	v
default_public_struct	gdb/testsuite/gdb.cp/classes.cc	/^struct default_public_struct {$/;"	s	file:
default_public_struct	gdb/testsuite/gdb.cp/misc.cc	/^struct default_public_struct {$/;"	s	file:
default_quit_handler	gdb/event-top.c	/^default_quit_handler (void)$/;"	f
default_rcmd	gdb/target.c	/^default_rcmd (struct target_ops *self, const char *command,$/;"	f	file:
default_read_buf_size	gdb/guile/scm-ports.c	/^static const unsigned default_read_buf_size = 16;$/;"	v	file:
default_read_var_value	gdb/findvar.c	/^default_read_var_value (struct symbol *var, const struct block *var_block,$/;"	f
default_region_ok_for_hw_watchpoint	gdb/target.c	/^default_region_ok_for_hw_watchpoint (struct target_ops *self,$/;"	f	file:
default_register_reggroup_p	gdb/reggroups.c	/^default_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f
default_reloc	include/opcode/alpha.h	/^  signed int default_reloc : 16;$/;"	m	struct:alpha_operand
default_reloc	include/opcode/arc.h	/^  signed int default_reloc;$/;"	m	struct:arc_operand
default_reloc	include/opcode/tilegx.h	/^  signed int default_reloc : 16;$/;"	m	struct:tilegx_operand
default_reloc	include/opcode/tilepro.h	/^  signed int default_reloc : 16;$/;"	m	struct:tilepro_operand
default_reloc	include/opcode/v850.h	/^  int default_reloc;$/;"	m	struct:v850_operand
default_remote_register_number	gdb/arch-utils.c	/^default_remote_register_number (struct gdbarch *gdbarch,$/;"	f
default_return_in_first_hidden_param_p	gdb/arch-utils.c	/^default_return_in_first_hidden_param_p (struct gdbarch *gdbarch,$/;"	f
default_search_memory	gdb/target.c	/^default_search_memory (struct target_ops *self,$/;"	f	file:
default_search_name_hash	gdb/dictionary.c	/^default_search_name_hash (const char *string0)$/;"	f
default_skip_permanent_breakpoint	gdb/arch-utils.c	/^default_skip_permanent_breakpoint (struct regcache *regcache)$/;"	f
default_stabs_argument_has_addr	gdb/arch-utils.c	/^default_stabs_argument_has_addr (struct gdbarch *gdbarch, struct type *type)$/;"	f
default_struct_convention	gdb/i386-tdep.c	/^static const char default_struct_convention[] = "default";$/;"	v	file:
default_suffixes	readline/tilde.c	/^static const char *default_suffixes[] =$/;"	v	file:
default_support	gdb/remote.c	/^  enum packet_support default_support;$/;"	m	struct:protocol_feature	typeref:enum:protocol_feature::packet_support	file:
default_symbol_name_matcher	gdb/language.c	/^default_symbol_name_matcher (const char *symbol_search_name,$/;"	f
default_symfile_offsets	gdb/symfile.c	/^default_symfile_offsets (struct objfile *objfile,$/;"	f
default_symfile_relocate	gdb/symfile.c	/^default_symfile_relocate (struct objfile *objfile, asection *sectp,$/;"	f
default_symfile_segments	gdb/symfile.c	/^default_symfile_segments (bfd *abfd)$/;"	f
default_symtab	gdb/linespec.c	/^  struct symtab *default_symtab;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::symtab	file:
default_tab_len	gdb/tui/tui-data.c	/^static int default_tab_len = DEFAULT_TAB_LEN;$/;"	v	file:
default_target_pass_ctrlc	gdb/target.c	/^default_target_pass_ctrlc (struct target_ops *ops)$/;"	f
default_target_wait	gdb/target.c	/^default_target_wait (struct target_ops *ops,$/;"	f
default_terminal_info	gdb/target.c	/^default_terminal_info (struct target_ops *self, const char *args, int from_tty)$/;"	f	file:
default_text_vma	bfd/libaout.h	/^  bfd_vma default_text_vma;$/;"	m	struct:aout_backend_data
default_thread_address_space	gdb/target.c	/^default_thread_address_space (struct target_ops *self, ptid_t ptid)$/;"	f	file:
default_thread_architecture	gdb/target.c	/^default_thread_architecture (struct target_ops *ops, ptid_t ptid)$/;"	f	file:
default_thread_detach_sc	gdb/gnu-nat.c	/^    int default_thread_detach_sc;$/;"	m	struct:inf	file:
default_thread_pause_sc	gdb/gnu-nat.c	/^    int default_thread_pause_sc;$/;"	m	struct:inf	file:
default_thread_run_sc	gdb/gnu-nat.c	/^    int default_thread_run_sc;$/;"	m	struct:inf	file:
default_toc	bfd/coff-ppc.c	/^  default_toc,$/;"	e	enum:toc_type	file:
default_type_align	gdb/arch-utils.c	/^default_type_align (struct gdbarch *gdbarch, struct type *type)$/;"	f
default_use_rela_p	bfd/elf-bfd.h	/^  unsigned default_use_rela_p : 1;$/;"	m	struct:elf_backend_data
default_value_from_register	gdb/findvar.c	/^default_value_from_register (struct gdbarch *gdbarch, struct type *type,$/;"	f
default_varobj_ops	gdb/varobj.h	237;"	d
default_verify_memory	gdb/target.c	/^default_verify_memory (struct target_ops *self,$/;"	f	file:
default_vsyscall_range	gdb/arch-utils.c	/^default_vsyscall_range (struct gdbarch *gdbarch, struct mem_range *range)$/;"	f
default_watchpoint_addr_within_range	gdb/target.c	/^default_watchpoint_addr_within_range (struct target_ops *target,$/;"	f	file:
default_word_break_characters	gdb/language.c	/^default_word_break_characters (void)$/;"	f
default_write_buf_size	gdb/guile/scm-ports.c	/^static const unsigned default_write_buf_size = 16;$/;"	v	file:
defaulted_query	gdb/utils.c	/^defaulted_query (const char *ctlstr, const char defchar, va_list args)$/;"	f
defaultsize	opcodes/i386-opc.h	/^  unsigned int defaultsize:1;$/;"	m	struct:i386_opcode_modifier
defer_reloc_p	bfd/vms-alpha.c	/^defer_reloc_p (arelent *reloc)$/;"	f	file:
defer_target_commit_resume	gdb/target.c	/^static int defer_target_commit_resume;$/;"	v	file:
deferred	sim/frv/frv-sim.h	/^  unsigned char deferred;$/;"	m	struct:frv_interrupt
define_command	gdb/cli/cli-script.c	/^define_command (const char *comname, int from_tty)$/;"	f	file:
define_control	gdb/cli/cli-script.h	/^  define_control,$/;"	e	enum:command_control_type
define_function	gdb/contrib/exsummary.py	/^def define_function(fn_name, location):$/;"	f
define_ovtab_symbol	bfd/elf32-spu.c	/^define_ovtab_symbol (struct spu_link_hash_table *htab, const char *name)$/;"	f	file:
define_record	sim/igen/ld-insn.c	/^  define_record,$/;"	e	enum:__anon591	file:
define_symbol	gdb/stabsread.c	/^define_symbol (CORE_ADDR valu, const char *string, int desc, int type,$/;"	f
define_variables	sim/igen/gen-icache.h	/^  define_variables,$/;"	e	enum:__anon560
define_variables	sim/ppc/gen-icache.h	/^  define_variables,$/;"	e	enum:__anon917
defined_code_entry	bfd/elf64-ppc.c	/^defined_code_entry (struct ppc_link_hash_entry *fdh)$/;"	f	file:
defined_func_desc	bfd/elf64-ppc.c	/^defined_func_desc (struct ppc_link_hash_entry *fh)$/;"	f	file:
definitions	gdb/macrotab.c	/^  splay_tree definitions;$/;"	m	struct:macro_table	file:
deflate	zlib/contrib/delphi/ZLib.pas	/^function deflate(var strm: TZStreamRec; flush: Integer): Integer; external;$/;"	f
deflate	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        private static extern int deflate(ref ZStream sz, int flush);$/;"	m	class:DotZLib.Deflater	file:
deflate	zlib/contrib/pascal/zlibpas.pas	/^function deflate(var strm: z_stream; flush: Integer): Integer;$/;"	f
deflate	zlib/contrib/pascal/zlibpas.pas	/^function deflate; external;$/;"	f
deflate	zlib/deflate.c	/^int ZEXPORT deflate (strm, flush)$/;"	f
deflate	zlib/zconf.h	42;"	d
deflateBound	zlib/contrib/pascal/zlibpas.pas	/^function deflateBound(var strm: z_stream; sourceLen: LongInt): LongInt;$/;"	f
deflateBound	zlib/contrib/pascal/zlibpas.pas	/^function deflateBound; external;$/;"	f
deflateBound	zlib/deflate.c	/^uLong ZEXPORT deflateBound(strm, sourceLen)$/;"	f
deflateBound	zlib/zconf.h	43;"	d
deflateCopy	zlib/contrib/pascal/zlibpas.pas	/^function deflateCopy(var dest, source: z_stream): Integer;$/;"	f
deflateCopy	zlib/contrib/pascal/zlibpas.pas	/^function deflateCopy; external;$/;"	f
deflateCopy	zlib/deflate.c	/^int ZEXPORT deflateCopy (dest, source)$/;"	f
deflateCopy	zlib/zconf.h	44;"	d
deflateEnd	zlib/contrib/delphi/ZLib.pas	/^function deflateEnd(var strm: TZStreamRec): Integer; external;$/;"	f
deflateEnd	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        private static extern int deflateEnd(ref ZStream sz);$/;"	m	class:DotZLib.Deflater	file:
deflateEnd	zlib/contrib/pascal/zlibpas.pas	/^function deflateEnd(var strm: z_stream): Integer;$/;"	f
deflateEnd	zlib/contrib/pascal/zlibpas.pas	/^function deflateEnd; external;$/;"	f
deflateEnd	zlib/deflate.c	/^int ZEXPORT deflateEnd (strm)$/;"	f
deflateEnd	zlib/zconf.h	45;"	d
deflateGetDictionary	zlib/deflate.c	/^int ZEXPORT deflateGetDictionary (strm, dictionary, dictLength)$/;"	f
deflateGetDictionary	zlib/zconf.h	46;"	d
deflateInit	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit(var strm: z_stream; level: Integer): Integer;$/;"	f
deflateInit	zlib/zconf.h	47;"	d
deflateInit	zlib/zlib.h	1793;"	d
deflateInit2	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit2(var strm: z_stream; level, method, windowBits, memLevel,$/;"	f
deflateInit2	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit2(var strm: z_stream; level, method, windowBits,$/;"	f
deflateInit2	zlib/zconf.h	48;"	d
deflateInit2	zlib/zlib.h	1797;"	d
deflateInit2_	zlib/contrib/delphi/ZLib.pas	/^procedure deflateInit2_; external;$/;"	p
deflateInit2_	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit2_(var strm: z_stream;$/;"	f
deflateInit2_	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit2_; external;$/;"	f
deflateInit2_	zlib/deflate.c	/^int ZEXPORT deflateInit2_(strm, level, method, windowBits, memLevel, strategy,$/;"	f
deflateInit2_	zlib/zconf.h	49;"	d
deflateInit_	zlib/contrib/delphi/ZLib.pas	/^function deflateInit_(var strm: TZStreamRec; level: Integer; version: PChar;$/;"	f
deflateInit_	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        private static extern int deflateInit_(ref ZStream sz, int level, string vs, int size);$/;"	m	class:DotZLib.Deflater	file:
deflateInit_	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit_(var strm: z_stream; level: Integer;$/;"	f
deflateInit_	zlib/contrib/pascal/zlibpas.pas	/^function deflateInit_; external;$/;"	f
deflateInit_	zlib/deflate.c	/^int ZEXPORT deflateInit_(strm, level, version, stream_size)$/;"	f
deflateInit_	zlib/zconf.h	50;"	d
deflateParams	zlib/contrib/delphi/ZLib.pas	/^procedure deflateParams; external;$/;"	p
deflateParams	zlib/contrib/pascal/zlibpas.pas	/^function deflateParams(var strm: z_stream; level, strategy: Integer): Integer;$/;"	f
deflateParams	zlib/contrib/pascal/zlibpas.pas	/^function deflateParams; external;$/;"	f
deflateParams	zlib/deflate.c	/^int ZEXPORT deflateParams(strm, level, strategy)$/;"	f
deflateParams	zlib/zconf.h	51;"	d
deflatePending	zlib/contrib/pascal/zlibpas.pas	/^function deflatePending(var strm: z_stream; var pending: Integer; var bits: Integer): Integer;$/;"	f
deflatePending	zlib/contrib/pascal/zlibpas.pas	/^function deflatePending; external;$/;"	f
deflatePending	zlib/deflate.c	/^int ZEXPORT deflatePending (strm, pending, bits)$/;"	f
deflatePending	zlib/zconf.h	52;"	d
deflatePrime	zlib/contrib/pascal/zlibpas.pas	/^function deflatePrime(var strm: z_stream; bits, value: Integer): Integer;$/;"	f
deflatePrime	zlib/contrib/pascal/zlibpas.pas	/^function deflatePrime; external;$/;"	f
deflatePrime	zlib/deflate.c	/^int ZEXPORT deflatePrime (strm, bits, value)$/;"	f
deflatePrime	zlib/zconf.h	53;"	d
deflateReset	zlib/contrib/dotzlib/DotZLib/Deflater.cs	/^        private static extern int deflateReset(ref ZStream sz);$/;"	m	class:DotZLib.Deflater	file:
deflateReset	zlib/contrib/pascal/zlibpas.pas	/^function deflateReset(var strm: z_stream): Integer;$/;"	f
deflateReset	zlib/contrib/pascal/zlibpas.pas	/^function deflateReset; external;$/;"	f
deflateReset	zlib/deflate.c	/^int ZEXPORT deflateReset (strm)$/;"	f
deflateReset	zlib/zconf.h	54;"	d
deflateResetKeep	zlib/deflate.c	/^int ZEXPORT deflateResetKeep (strm)$/;"	f
deflateResetKeep	zlib/zconf.h	55;"	d
deflateSetDictionary	zlib/contrib/pascal/zlibpas.pas	/^function deflateSetDictionary(var strm: z_stream; const dictionary: PChar;$/;"	f
deflateSetDictionary	zlib/contrib/pascal/zlibpas.pas	/^function deflateSetDictionary; external;$/;"	f
deflateSetDictionary	zlib/deflate.c	/^int ZEXPORT deflateSetDictionary (strm, dictionary, dictLength)$/;"	f
deflateSetDictionary	zlib/zconf.h	56;"	d
deflateSetHeader	zlib/contrib/pascal/zlibpas.pas	/^function deflateSetHeader(var strm: z_stream; head: gz_header): Integer;$/;"	f
deflateSetHeader	zlib/contrib/pascal/zlibpas.pas	/^function deflateSetHeader; external;$/;"	f
deflateSetHeader	zlib/deflate.c	/^int ZEXPORT deflateSetHeader (strm, head)$/;"	f
deflateSetHeader	zlib/zconf.h	57;"	d
deflateStateCheck	zlib/deflate.c	/^local int deflateStateCheck (strm)$/;"	f
deflateTune	zlib/contrib/pascal/zlibpas.pas	/^function deflateTune(var strm: z_stream; good_length, max_lazy, nice_length, max_chain: Integer): Integer;$/;"	f
deflateTune	zlib/contrib/pascal/zlibpas.pas	/^function deflateTune; external;$/;"	f
deflateTune	zlib/deflate.c	/^int ZEXPORT deflateTune(strm, good_length, max_lazy, nice_length, max_chain)$/;"	f
deflateTune	zlib/zconf.h	58;"	d
deflate_copyright	zlib/deflate.c	/^const char deflate_copyright[] =$/;"	v
deflate_copyright	zlib/zconf.h	59;"	d
deflate_fast	zlib/deflate.c	/^local block_state deflate_fast(s, flush)$/;"	f
deflate_huff	zlib/deflate.c	/^local block_state deflate_huff(s, flush)$/;"	f
deflate_rle	zlib/deflate.c	/^local block_state deflate_rle(s, flush)$/;"	f
deflate_slow	zlib/deflate.c	/^local block_state deflate_slow(s, flush)$/;"	f
deflate_state	zlib/deflate.h	/^} FAR deflate_state;$/;"	t	typeref:struct:internal_state
deflate_stored	zlib/deflate.c	/^local block_state deflate_stored(s, flush)$/;"	f
deflatestate	zlib/contrib/asm686/match.S	/^#define	deflatestate		56	\/* the function arguments	*\/$/;"	d
deflatestate	zlib/contrib/masmx86/match686.asm	/^deflatestate    equ  esp + 56   ; the function arguments$/;"	d
defns_collected	gdb/ada-lang.c	/^defns_collected (struct obstack *obstackp, int finish)$/;"	f	file:
defs	sim/sh/gencode.c	/^  const char *defs;$/;"	m	struct:__anon484	file:
deftext	readline/examples/rl.c	/^static char *deftext;$/;"	v	file:
deftext	readline/examples/rlevent.c	/^static char *deftext;$/;"	v	file:
defuse	opcodes/nds32-asm.h	/^  uint64_t defuse;$/;"	m	struct:nds32_asm_insn
defuse	opcodes/nds32-asm.h	/^  uint64_t defuse;$/;"	m	struct:nds32_opcode
degree	include/fibheap.h	/^  __extension__ unsigned long int degree : 31;$/;"	m	struct:fibnode
degree	include/fibheap.h	/^  unsigned int degree : 31;$/;"	m	struct:fibnode
degrees	libiberty/random.c	/^static int degrees[MAX_TYPES] = { DEG_0, DEG_1, DEG_2, DEG_3, DEG_4 };$/;"	v	file:
del_f	include/hashtab.h	/^  htab_del del_f;$/;"	m	struct:htab
del_objfile_blocks	gdb/python/py-block.c	/^del_objfile_blocks (struct objfile *objfile, void *datum)$/;"	f	file:
del_objfile_sal	gdb/python/py-symtab.c	/^del_objfile_sal (struct objfile *objfile, void *datum)$/;"	f	file:
del_objfile_symbols	gdb/python/py-symbol.c	/^del_objfile_symbols (struct objfile *objfile, void *datum)$/;"	f	file:
del_objfile_symtab	gdb/python/py-symtab.c	/^del_objfile_symtab (struct objfile *objfile, void *datum)$/;"	f	file:
del_symbol_error	gdb/compile/compile-c-symbols.c	/^del_symbol_error (void *a)$/;"	f	file:
delay	sim/ppc/hw_com.c	/^  int delay;$/;"	m	struct:_com_port	file:
delay_slot	sim/or1k/sim-main.h	/^  BI delay_slot;$/;"	m	struct:_sim_cpu
delay_slot_pc	gdb/cris-tdep.c	/^  unsigned long delay_slot_pc;$/;"	m	struct:instruction_environment	file:
delay_slot_pc_active	gdb/cris-tdep.c	/^  int   delay_slot_pc_active;$/;"	m	struct:instruction_environment	file:
delay_slots	opcodes/microblaze-opc.h	/^  short delay_slots;          \/* Info about delay slots needed after this instr. *\/$/;"	m	struct:op_code_struct
delayed	include/opcode/cris.h	/^  char delayed;$/;"	m	struct:cris_opcode
delayed_branch	sim/h8300/sim-main.h	/^  int delayed_branch;$/;"	m	struct:_sim_cpu
delayed_branch	sim/igen/igen.h	/^  int delayed_branch;$/;"	m	struct:_igen_gen_options
delayed_method_info	gdb/dwarf2read.c	/^struct delayed_method_info$/;"	s	file:
deletable	gdb/gdbthread.h	/^  bool deletable () const$/;"	f	class:thread_info
deletable	gdb/inferior.h	/^  bool deletable () const { return refcount () == 0; }$/;"	f	class:inferior
delete_all_bookmarks	gdb/reverse.c	/^delete_all_bookmarks (void)$/;"	f	file:
delete_all_breakpoints	gdb/gdbserver/mem-break.c	/^delete_all_breakpoints (void)$/;"	f
delete_async_event_handler	gdb/event-loop.c	/^delete_async_event_handler (async_event_handler **async_handler_ptr)$/;"	f
delete_async_signal_handler	gdb/event-loop.c	/^delete_async_signal_handler (async_signal_handler ** async_handler_ptr)$/;"	f
delete_at_next_stop	gdb/thread.c	/^delete_at_next_stop (struct breakpoint **bp)$/;"	f	file:
delete_bookmark_command	gdb/reverse.c	/^delete_bookmark_command (const char *args, int from_tty)$/;"	f	file:
delete_breakpoint	gdb/breakpoint.c	/^delete_breakpoint (struct breakpoint *bpt)$/;"	f
delete_breakpoint	gdb/gdbserver/mem-break.c	/^delete_breakpoint (struct breakpoint *todel)$/;"	f
delete_breakpoint_1	gdb/gdbserver/mem-break.c	/^delete_breakpoint_1 (struct process_info *proc, struct breakpoint *todel)$/;"	f	file:
delete_callback_event	gdb/gdbserver/event-loop.c	/^delete_callback_event (int id)$/;"	f
delete_chars	readline/display.c	/^delete_chars (count)$/;"	f	file:
delete_checkpoint_command	gdb/linux-fork.c	/^delete_checkpoint_command (const char *args, int from_tty)$/;"	f	file:
delete_cmd	gdb/cli/cli-decode.c	/^delete_cmd (const char *name, struct cmd_list_element **list,$/;"	f	file:
delete_command	gdb/breakpoint.c	/^delete_command (const char *arg, int from_tty)$/;"	f	file:
delete_disabled_breakpoints	gdb/gdbserver/mem-break.c	/^delete_disabled_breakpoints (void)$/;"	f	file:
delete_display	gdb/printcmd.c	/^delete_display (struct display *display)$/;"	f	file:
delete_exception_resume_breakpoint	gdb/thread.c	/^delete_exception_resume_breakpoint (struct thread_info *tp)$/;"	f
delete_exited_threads	gdb/thread.c	/^delete_exited_threads (void)$/;"	f
delete_fast_tracepoint_jump	gdb/gdbserver/mem-break.c	/^delete_fast_tracepoint_jump (struct fast_tracepoint_jump *todel)$/;"	f
delete_file_handler	gdb/event-loop.c	/^delete_file_handler (int fd)$/;"	f
delete_file_handler	gdb/gdbserver/event-loop.c	/^delete_file_handler (gdb_fildes_t fd)$/;"	f
delete_file_name_entry	gdb/dwarf2read.c	/^delete_file_name_entry (void *e)$/;"	f	file:
delete_fork	gdb/linux-fork.c	/^delete_fork (ptid_t ptid)$/;"	f	file:
delete_gdb_breakpoint	gdb/gdbserver/mem-break.c	/^delete_gdb_breakpoint (char z_type, CORE_ADDR addr, int kind)$/;"	f
delete_gdb_breakpoint_1	gdb/gdbserver/mem-break.c	/^delete_gdb_breakpoint_1 (char z_type, CORE_ADDR addr, int kind)$/;"	f	file:
delete_hw_alloc_data	sim/common/hw-alloc.c	/^delete_hw_alloc_data (struct hw *me)$/;"	f
delete_hw_event_data	sim/common/hw-events.c	/^delete_hw_event_data (struct hw *me)$/;"	f
delete_hw_handle_data	sim/common/hw-handles.c	/^delete_hw_handle_data (struct hw *hw)$/;"	f
delete_hw_instance_data	sim/common/hw-instances.c	/^delete_hw_instance_data (struct hw *me)$/;"	f
delete_hw_port_data	sim/common/hw-ports.c	/^delete_hw_port_data (struct hw *me)$/;"	f
delete_hw_property_data	sim/common/hw-properties.c	/^delete_hw_property_data (struct hw *me)$/;"	f
delete_inferior	gdb/inferior.c	/^delete_inferior (struct inferior *todel)$/;"	f
delete_instance	gdb/compile/compile-c-types.c	/^delete_instance (struct compile_instance *c)$/;"	f	file:
delete_just_stopped_threads_infrun_breakpoints	gdb/infrun.c	/^delete_just_stopped_threads_infrun_breakpoints (void)$/;"	f	file:
delete_just_stopped_threads_infrun_breakpoints_cleanup	gdb/infrun.c	/^delete_just_stopped_threads_infrun_breakpoints_cleanup (void *arg)$/;"	f	file:
delete_just_stopped_threads_single_step_breakpoints	gdb/infrun.c	/^delete_just_stopped_threads_single_step_breakpoints (void)$/;"	f	file:
delete_key	include/splay-tree.h	/^  splay_tree_delete_key_fn delete_key;$/;"	m	struct:splay_tree_s
delete_longjmp_breakpoint	gdb/breakpoint.c	/^delete_longjmp_breakpoint (int thread)$/;"	f
delete_longjmp_breakpoint_at_next_stop	gdb/breakpoint.c	/^delete_longjmp_breakpoint_at_next_stop (int thread)$/;"	f
delete_longjmp_breakpoint_cleanup	gdb/infcmd.c	/^delete_longjmp_breakpoint_cleanup (void *arg)$/;"	f
delete_lwp	gdb/gdbserver/linux-low.c	/^delete_lwp (struct lwp_info *lwp)$/;"	f	file:
delete_lwp	gdb/linux-nat.c	/^delete_lwp (ptid_t ptid)$/;"	f	file:
delete_lwp_cleanup	gdb/linux-nat.c	/^delete_lwp_cleanup (void *lp_voidp)$/;"	f	file:
delete_mem_command	gdb/memattr.c	/^delete_mem_command (const char *args, int from_tty)$/;"	f	file:
delete_non_B_K_work_stuff	libiberty/cplus-dem.c	/^delete_non_B_K_work_stuff (struct work_stuff *work)$/;"	f	file:
delete_one_bookmark	gdb/reverse.c	/^delete_one_bookmark (int num)$/;"	f	file:
delete_process	gdb/gdbserver/linux-low.h	/^  void (*delete_process) (struct arch_process_info *info);$/;"	m	struct:linux_target_ops
delete_program_space	gdb/progspace.c	/^delete_program_space (struct program_space *pspace)$/;"	f
delete_range	sim/common/sim-arange.c	/^delete_range (ADDR_SUBRANGE **thisasrp)$/;"	f	file:
delete_raw_breakpoint	gdb/gdbserver/mem-break.c	/^delete_raw_breakpoint (struct process_info *proc, struct raw_breakpoint *todel)$/;"	f	file:
delete_record	gdb/record-full.c	/^record_full_base_target::delete_record ()$/;"	f	class:record_full_base_target
delete_record	gdb/target-delegates.c	/^debug_target::delete_record ()$/;"	f	class:debug_target
delete_record	gdb/target-delegates.c	/^dummy_target::delete_record ()$/;"	f	class:dummy_target
delete_record	gdb/target-delegates.c	/^target_ops::delete_record ()$/;"	f	class:target_ops
delete_single_step_breakpoints	gdb/gdbserver/mem-break.c	/^delete_single_step_breakpoints (struct thread_info *thread)$/;"	f
delete_single_step_breakpoints	gdb/thread.c	/^delete_single_step_breakpoints (struct thread_info *tp)$/;"	f
delete_std_terminate_breakpoint	gdb/breakpoint.c	/^delete_std_terminate_breakpoint (void)$/;"	f
delete_step_resume_breakpoint	gdb/thread.c	/^delete_step_resume_breakpoint (struct thread_info *tp)$/;"	f
delete_string	bfd/doc/chew.c	/^delete_string (buffer)$/;"	f	file:
delete_substitute_path_rule	gdb/source.c	/^delete_substitute_path_rule (struct substitute_path_rule *rule)$/;"	f	file:
delete_thread	gdb/gdbserver/linux-low.h	/^  void (*delete_thread) (struct arch_lwp_info *);$/;"	m	struct:linux_target_ops
delete_thread	gdb/thread.c	/^delete_thread (thread_info *thread)$/;"	f
delete_thread_1	gdb/thread.c	/^delete_thread_1 (thread_info *thr, bool silent)$/;"	f	file:
delete_thread_breakpoint	gdb/thread.c	/^delete_thread_breakpoint (struct breakpoint **bp_p)$/;"	f	file:
delete_thread_db_info	gdb/linux-thread-db.c	/^delete_thread_db_info (int pid)$/;"	f	file:
delete_thread_info	gdb/gdbserver/win32-low.c	/^delete_thread_info (thread_info *thread)$/;"	f	file:
delete_thread_infrun_breakpoints	gdb/infrun.c	/^delete_thread_infrun_breakpoints (struct thread_info *tp)$/;"	f	file:
delete_thread_object	gdb/python/py-inferior.c	/^delete_thread_object (struct thread_info *tp, int ignore)$/;"	f	file:
delete_thread_of_inferior	gdb/inferior.c	/^delete_thread_of_inferior (struct thread_info *tp, void *data)$/;"	f	file:
delete_thread_of_inferior_arg	gdb/inferior.c	/^struct delete_thread_of_inferior_arg$/;"	s	file:
delete_thread_silent	gdb/thread.c	/^delete_thread_silent (thread_info *thread)$/;"	f
delete_timer	gdb/event-loop.c	/^delete_timer (int id)$/;"	f
delete_trace_command	gdb/breakpoint.c	/^delete_trace_command (const char *arg, int from_tty)$/;"	f	file:
delete_trace_state_variable	gdb/tracepoint.c	/^delete_trace_state_variable (const char *name)$/;"	f	file:
delete_trace_variable_command	gdb/tracepoint.c	/^delete_trace_variable_command (const char *args, int from_tty)$/;"	f	file:
delete_value	include/splay-tree.h	/^  splay_tree_delete_value_fn delete_value;$/;"	m	struct:splay_tree_s
delete_variable	gdb/varobj.c	/^delete_variable (struct varobj *var, bool only_children_p)$/;"	f	file:
delete_variable_1	gdb/varobj.c	/^delete_variable_1 (int *delcountp, struct varobj *var, bool only_children_p,$/;"	f	file:
delete_work_stuff	libiberty/cplus-dem.c	/^delete_work_stuff (struct work_stuff *work)$/;"	f	file:
deleted_section	bfd/elf64-ppc.c	/^  asection *deleted_section;$/;"	m	struct:ppc64_elf_obj_tdata	file:
deleted_solibs	gdb/progspace.h	/^  std::vector<std::string> deleted_solibs;$/;"	m	struct:program_space
deletelist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *deletelist;$/;"	v	typeref:struct:cmd_list_element
deleting_dtor	gdb/cp-abi.h	/^  deleting_dtor = 1,$/;"	e	enum:dtor_kinds
delim_string_to_char_ptr_vec	gdb/common/gdb_vecs.c	/^delim_string_to_char_ptr_vec (const char *str, char delimiter)$/;"	f	class:gdb
delim_string_to_char_ptr_vec_append	gdb/common/gdb_vecs.c	/^delim_string_to_char_ptr_vec_append$/;"	f	file:
deliver_cris_interrupt	sim/cris/dv-cris.c	/^deliver_cris_interrupt (struct hw *me, void *data)$/;"	f	file:
deliver_hardware_interrupt	sim/ppc/interrupts.c	/^deliver_hardware_interrupt(void *data)$/;"	f
deliver_interrupt	sim/cris/crisv10f.c	/^MY (deliver_interrupt) (SIM_CPU *current_cpu,$/;"	f
deliver_interrupt	sim/cris/crisv32f.c	/^MY (deliver_interrupt) (SIM_CPU *current_cpu,$/;"	f
deliver_interrupt	sim/cris/sim-main.h	/^  cris_interrupt_delivery_fn deliver_interrupt;$/;"	m	struct:_sim_cpu
deliver_lm32cpu_interrupt	sim/lm32/dv-lm32cpu.c	/^deliver_lm32cpu_interrupt (struct hw *me, void *data)$/;"	f	file:
deliver_m68hc11cpu_interrupt	sim/m68hc11/dv-m68hc11.c	/^deliver_m68hc11cpu_interrupt (struct hw *me, void *data)$/;"	f	file:
deliver_mn103cpu_interrupt	sim/mn10300/dv-mn103cpu.c	/^deliver_mn103cpu_interrupt (struct hw *me,$/;"	f	file:
deliver_pending	sim/ppc/hw_opic.c	/^deliver_pending(device *me,$/;"	f	file:
deliver_signal	sim/cris/traps.c	/^deliver_signal (SIM_CPU *current_cpu, int sig, unsigned int pid)$/;"	f	file:
deliver_tx3904cpu_interrupt	sim/mips/dv-tx3904cpu.c	/^deliver_tx3904cpu_interrupt (struct hw *me,$/;"	f	file:
deliver_tx3904tmr_tick	sim/mips/dv-tx3904tmr.c	/^deliver_tx3904tmr_tick (struct hw *me,$/;"	f	file:
delivery_scheduled	sim/ppc/interrupts.h	/^  event_entry_tag delivery_scheduled;$/;"	m	struct:_interrupts
delta	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned delta   :1;$/;"	m	struct:bit_flags_combo_t	file:
delta	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned delta   :1;$/;"	m	struct:bit_flags_t	file:
delta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char delta   :1;$/;"	m	struct:bit_flags_char_t	file:
delta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned delta   :1;$/;"	m	struct:bit_flags_combo_t	file:
delta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned delta   :1;$/;"	m	struct:bit_flags_t	file:
delta	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short delta   :1;$/;"	m	struct:bit_flags_short_t	file:
delta	include/hp-symtab.h	/^  delta;$/;"	m	union:__anon1413	typeref:struct:__anon1413::__anon1414
delta	sim/common/dv-pal.c	/^  unsigned32 delta;$/;"	m	struct:_hw_pal_counter	file:
demangle	gdb/demangle.c	/^int demangle = 1;$/;"	v
demangle_args	libiberty/cplus-dem.c	/^demangle_args (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_arm_hp_template	libiberty/cplus-dem.c	/^demangle_arm_hp_template (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_builtin_type_info	libiberty/cp-demangle.h	/^struct demangle_builtin_type_info$/;"	s
demangle_callbackref	include/demangle.h	/^typedef void (*demangle_callbackref) (const char *, size_t, void *);$/;"	t
demangle_class	libiberty/cplus-dem.c	/^demangle_class (struct work_stuff *work, const char **mangled, string *declp)$/;"	f	file:
demangle_class_name	libiberty/cplus-dem.c	/^demangle_class_name (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_command	gdb/demangle.c	/^demangle_command (const char *args, int from_tty)$/;"	f	file:
demangle_component	include/demangle.h	/^struct demangle_component$/;"	s
demangle_component_type	include/demangle.h	/^enum demangle_component_type$/;"	g
demangle_expression	libiberty/cplus-dem.c	/^demangle_expression (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_failure	libiberty/cp-demangle.c	/^  int demangle_failure;$/;"	m	struct:d_print_info	file:
demangle_for_lookup	gdb/symtab.c	/^demangle_for_lookup (const char *name, enum language lang,$/;"	f
demangle_for_lookup_info	gdb/symtab.c	/^demangle_for_lookup_info::demangle_for_lookup_info$/;"	f	class:demangle_for_lookup_info
demangle_function_name	libiberty/cplus-dem.c	/^demangle_function_name (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_fund_type	libiberty/cplus-dem.c	/^demangle_fund_type (struct work_stuff *work,$/;"	f	file:
demangle_integral_value	libiberty/cplus-dem.c	/^demangle_integral_value (struct work_stuff *work,$/;"	f	file:
demangle_nested_args	libiberty/cplus-dem.c	/^demangle_nested_args (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_operator_info	libiberty/cp-demangle.h	/^struct demangle_operator_info$/;"	s
demangle_parse_info	gdb/cp-name-parser.y	/^demangle_parse_info::demangle_parse_info ()$/;"	l
demangle_parse_info	gdb/cp-name-parser.y	/^demangle_parse_info::~demangle_parse_info ()$/;"	l
demangle_parse_info	gdb/cp-support.h	/^struct demangle_parse_info$/;"	s
demangle_prefix	libiberty/cplus-dem.c	/^demangle_prefix (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_qualified	libiberty/cplus-dem.c	/^demangle_qualified (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_qualifier	libiberty/cplus-dem.c	/^demangle_qualifier (int c)$/;"	f	file:
demangle_real_value	libiberty/cplus-dem.c	/^demangle_real_value (struct work_stuff *work,$/;"	f	file:
demangle_result_storage	gdb/symtab.h	/^class demangle_result_storage$/;"	c
demangle_signature	libiberty/cplus-dem.c	/^demangle_signature (struct work_stuff *work,$/;"	f	file:
demangle_template	libiberty/cplus-dem.c	/^demangle_template (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangle_template_template_parm	libiberty/cplus-dem.c	/^demangle_template_template_parm (struct work_stuff *work,$/;"	f	file:
demangle_template_value_parm	libiberty/cplus-dem.c	/^demangle_template_value_parm (struct work_stuff *work, const char **mangled,$/;"	f	file:
demangled	gdb/symtab.c	/^  char demangled[1];$/;"	m	struct:demangled_name_entry	file:
demangled_hash_languages	gdb/objfiles.h	/^  std::vector<enum language> demangled_hash_languages;$/;"	m	struct:objfile_per_bfd_storage
demangled_hash_next	gdb/symtab.h	/^  struct minimal_symbol *demangled_hash_next;$/;"	m	struct:minimal_symbol	typeref:struct:minimal_symbol::minimal_symbol
demangled_name	gdb/symtab.h	/^    const char *demangled_name;$/;"	m	union:general_symbol_info::__anon1836
demangled_name_complaint	gdb/cp-support.c	/^demangled_name_complaint (const char *name)$/;"	f	file:
demangled_name_entry	gdb/symtab.c	/^struct demangled_name_entry$/;"	s	file:
demangled_names_hash	gdb/objfiles.h	/^  htab *demangled_names_hash = NULL;$/;"	m	struct:objfile_per_bfd_storage
demangler_engine	include/demangle.h	/^extern const struct demangler_engine$/;"	s
demangler_vwarning	gdb/utils.c	/^demangler_vwarning (const char *file, int line, const char *fmt, va_list ap)$/;"	f
demangler_warning	gdb/utils.c	/^demangler_warning (const char *file, int line, const char *string, ...)$/;"	f
demangler_warning_problem	gdb/utils.c	/^static struct internal_problem demangler_warning_problem = {$/;"	v	typeref:struct:internal_problem	file:
demangling_style	include/demangle.h	/^  const enum demangling_styles demangling_style;$/;"	m	struct:demangler_engine	typeref:enum:demangler_engine::demangling_styles
demangling_style_doc	include/demangle.h	/^  const char *const demangling_style_doc;$/;"	m	struct:demangler_engine
demangling_style_name	include/demangle.h	/^  const char *const demangling_style_name;$/;"	m	struct:demangler_engine
demangling_style_names	gdb/demangle.c	/^static const char **demangling_style_names;$/;"	v	file:
demangling_styles	include/demangle.h	/^extern enum demangling_styles$/;"	g
dend	include/hp-symtab.h	/^  struct dntt_type_end dend;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_end
denorm_mode	sim/mips/cp1.c	/^denorm_mode(sim_cpu *cpu)$/;"	f	file:
dentry	include/hp-symtab.h	/^  struct dntt_type_function dentry;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_function
denum	include/hp-symtab.h	/^  struct dntt_type_enum denum;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_enum
dep0	opcodes/ia64-asmtab.c	/^static const unsigned short dep0[] = {$/;"	v	file:
dep1	opcodes/ia64-asmtab.c	/^static const unsigned short dep1[] = {$/;"	v	file:
dep10	opcodes/ia64-asmtab.c	/^static const unsigned short dep10[] = {$/;"	v	file:
dep100	opcodes/ia64-asmtab.c	/^static const unsigned short dep100[] = {$/;"	v	file:
dep101	opcodes/ia64-asmtab.c	/^static const unsigned short dep101[] = {$/;"	v	file:
dep102	opcodes/ia64-asmtab.c	/^static const unsigned short dep102[] = {$/;"	v	file:
dep103	opcodes/ia64-asmtab.c	/^static const unsigned short dep103[] = {$/;"	v	file:
dep104	opcodes/ia64-asmtab.c	/^static const unsigned short dep104[] = {$/;"	v	file:
dep105	opcodes/ia64-asmtab.c	/^static const unsigned short dep105[] = {$/;"	v	file:
dep106	opcodes/ia64-asmtab.c	/^static const unsigned short dep106[] = {$/;"	v	file:
dep107	opcodes/ia64-asmtab.c	/^static const unsigned short dep107[] = {$/;"	v	file:
dep108	opcodes/ia64-asmtab.c	/^static const unsigned short dep108[] = {$/;"	v	file:
dep109	opcodes/ia64-asmtab.c	/^static const unsigned short dep109[] = {$/;"	v	file:
dep11	opcodes/ia64-asmtab.c	/^static const unsigned short dep11[] = {$/;"	v	file:
dep110	opcodes/ia64-asmtab.c	/^static const unsigned short dep110[] = {$/;"	v	file:
dep111	opcodes/ia64-asmtab.c	/^static const unsigned short dep111[] = {$/;"	v	file:
dep112	opcodes/ia64-asmtab.c	/^static const unsigned short dep112[] = {$/;"	v	file:
dep113	opcodes/ia64-asmtab.c	/^static const unsigned short dep113[] = {$/;"	v	file:
dep114	opcodes/ia64-asmtab.c	/^static const unsigned short dep114[] = {$/;"	v	file:
dep115	opcodes/ia64-asmtab.c	/^static const unsigned short dep115[] = {$/;"	v	file:
dep116	opcodes/ia64-asmtab.c	/^static const unsigned short dep116[] = {$/;"	v	file:
dep117	opcodes/ia64-asmtab.c	/^static const unsigned short dep117[] = {$/;"	v	file:
dep118	opcodes/ia64-asmtab.c	/^static const unsigned short dep118[] = {$/;"	v	file:
dep119	opcodes/ia64-asmtab.c	/^static const unsigned short dep119[] = {$/;"	v	file:
dep12	opcodes/ia64-asmtab.c	/^static const unsigned short dep12[] = {$/;"	v	file:
dep120	opcodes/ia64-asmtab.c	/^static const unsigned short dep120[] = {$/;"	v	file:
dep121	opcodes/ia64-asmtab.c	/^static const unsigned short dep121[] = {$/;"	v	file:
dep122	opcodes/ia64-asmtab.c	/^static const unsigned short dep122[] = {$/;"	v	file:
dep123	opcodes/ia64-asmtab.c	/^static const unsigned short dep123[] = {$/;"	v	file:
dep124	opcodes/ia64-asmtab.c	/^static const unsigned short dep124[] = {$/;"	v	file:
dep125	opcodes/ia64-asmtab.c	/^static const unsigned short dep125[] = {$/;"	v	file:
dep126	opcodes/ia64-asmtab.c	/^static const unsigned short dep126[] = {$/;"	v	file:
dep127	opcodes/ia64-asmtab.c	/^static const unsigned short dep127[] = {$/;"	v	file:
dep128	opcodes/ia64-asmtab.c	/^static const unsigned short dep128[] = {$/;"	v	file:
dep129	opcodes/ia64-asmtab.c	/^static const unsigned short dep129[] = {$/;"	v	file:
dep13	opcodes/ia64-asmtab.c	/^static const unsigned short dep13[] = {$/;"	v	file:
dep130	opcodes/ia64-asmtab.c	/^static const unsigned short dep130[] = {$/;"	v	file:
dep131	opcodes/ia64-asmtab.c	/^static const unsigned short dep131[] = {$/;"	v	file:
dep132	opcodes/ia64-asmtab.c	/^static const unsigned short dep132[] = {$/;"	v	file:
dep133	opcodes/ia64-asmtab.c	/^static const unsigned short dep133[] = {$/;"	v	file:
dep134	opcodes/ia64-asmtab.c	/^static const unsigned short dep134[] = {$/;"	v	file:
dep135	opcodes/ia64-asmtab.c	/^static const unsigned short dep135[] = {$/;"	v	file:
dep136	opcodes/ia64-asmtab.c	/^static const unsigned short dep136[] = {$/;"	v	file:
dep137	opcodes/ia64-asmtab.c	/^static const unsigned short dep137[] = {$/;"	v	file:
dep138	opcodes/ia64-asmtab.c	/^static const unsigned short dep138[] = {$/;"	v	file:
dep139	opcodes/ia64-asmtab.c	/^static const unsigned short dep139[] = {$/;"	v	file:
dep14	opcodes/ia64-asmtab.c	/^static const unsigned short dep14[] = {$/;"	v	file:
dep140	opcodes/ia64-asmtab.c	/^static const unsigned short dep140[] = {$/;"	v	file:
dep141	opcodes/ia64-asmtab.c	/^static const unsigned short dep141[] = {$/;"	v	file:
dep142	opcodes/ia64-asmtab.c	/^static const unsigned short dep142[] = {$/;"	v	file:
dep143	opcodes/ia64-asmtab.c	/^static const unsigned short dep143[] = {$/;"	v	file:
dep144	opcodes/ia64-asmtab.c	/^static const unsigned short dep144[] = {$/;"	v	file:
dep145	opcodes/ia64-asmtab.c	/^static const unsigned short dep145[] = {$/;"	v	file:
dep146	opcodes/ia64-asmtab.c	/^static const unsigned short dep146[] = {$/;"	v	file:
dep147	opcodes/ia64-asmtab.c	/^static const unsigned short dep147[] = {$/;"	v	file:
dep148	opcodes/ia64-asmtab.c	/^static const unsigned short dep148[] = {$/;"	v	file:
dep149	opcodes/ia64-asmtab.c	/^static const unsigned short dep149[] = {$/;"	v	file:
dep15	opcodes/ia64-asmtab.c	/^static const unsigned short dep15[] = {$/;"	v	file:
dep150	opcodes/ia64-asmtab.c	/^static const unsigned short dep150[] = {$/;"	v	file:
dep151	opcodes/ia64-asmtab.c	/^static const unsigned short dep151[] = {$/;"	v	file:
dep152	opcodes/ia64-asmtab.c	/^static const unsigned short dep152[] = {$/;"	v	file:
dep153	opcodes/ia64-asmtab.c	/^static const unsigned short dep153[] = {$/;"	v	file:
dep154	opcodes/ia64-asmtab.c	/^static const unsigned short dep154[] = {$/;"	v	file:
dep155	opcodes/ia64-asmtab.c	/^static const unsigned short dep155[] = {$/;"	v	file:
dep156	opcodes/ia64-asmtab.c	/^static const unsigned short dep156[] = {$/;"	v	file:
dep157	opcodes/ia64-asmtab.c	/^static const unsigned short dep157[] = {$/;"	v	file:
dep158	opcodes/ia64-asmtab.c	/^static const unsigned short dep158[] = {$/;"	v	file:
dep159	opcodes/ia64-asmtab.c	/^static const unsigned short dep159[] = {$/;"	v	file:
dep16	opcodes/ia64-asmtab.c	/^static const unsigned short dep16[] = {$/;"	v	file:
dep160	opcodes/ia64-asmtab.c	/^static const unsigned short dep160[] = {$/;"	v	file:
dep161	opcodes/ia64-asmtab.c	/^static const unsigned short dep161[] = {$/;"	v	file:
dep162	opcodes/ia64-asmtab.c	/^static const unsigned short dep162[] = {$/;"	v	file:
dep163	opcodes/ia64-asmtab.c	/^static const unsigned short dep163[] = {$/;"	v	file:
dep164	opcodes/ia64-asmtab.c	/^static const unsigned short dep164[] = {$/;"	v	file:
dep165	opcodes/ia64-asmtab.c	/^static const unsigned short dep165[] = {$/;"	v	file:
dep166	opcodes/ia64-asmtab.c	/^static const unsigned short dep166[] = {$/;"	v	file:
dep167	opcodes/ia64-asmtab.c	/^static const unsigned short dep167[] = {$/;"	v	file:
dep168	opcodes/ia64-asmtab.c	/^static const unsigned short dep168[] = {$/;"	v	file:
dep169	opcodes/ia64-asmtab.c	/^static const unsigned short dep169[] = {$/;"	v	file:
dep17	opcodes/ia64-asmtab.c	/^static const unsigned short dep17[] = {$/;"	v	file:
dep170	opcodes/ia64-asmtab.c	/^static const unsigned short dep170[] = {$/;"	v	file:
dep171	opcodes/ia64-asmtab.c	/^static const unsigned short dep171[] = {$/;"	v	file:
dep172	opcodes/ia64-asmtab.c	/^static const unsigned short dep172[] = {$/;"	v	file:
dep173	opcodes/ia64-asmtab.c	/^static const unsigned short dep173[] = {$/;"	v	file:
dep174	opcodes/ia64-asmtab.c	/^static const unsigned short dep174[] = {$/;"	v	file:
dep175	opcodes/ia64-asmtab.c	/^static const unsigned short dep175[] = {$/;"	v	file:
dep176	opcodes/ia64-asmtab.c	/^static const unsigned short dep176[] = {$/;"	v	file:
dep177	opcodes/ia64-asmtab.c	/^static const unsigned short dep177[] = {$/;"	v	file:
dep178	opcodes/ia64-asmtab.c	/^static const unsigned short dep178[] = {$/;"	v	file:
dep179	opcodes/ia64-asmtab.c	/^static const unsigned short dep179[] = {$/;"	v	file:
dep18	opcodes/ia64-asmtab.c	/^static const unsigned short dep18[] = {$/;"	v	file:
dep180	opcodes/ia64-asmtab.c	/^static const unsigned short dep180[] = {$/;"	v	file:
dep181	opcodes/ia64-asmtab.c	/^static const unsigned short dep181[] = {$/;"	v	file:
dep182	opcodes/ia64-asmtab.c	/^static const unsigned short dep182[] = {$/;"	v	file:
dep183	opcodes/ia64-asmtab.c	/^static const unsigned short dep183[] = {$/;"	v	file:
dep184	opcodes/ia64-asmtab.c	/^static const unsigned short dep184[] = {$/;"	v	file:
dep185	opcodes/ia64-asmtab.c	/^static const unsigned short dep185[] = {$/;"	v	file:
dep186	opcodes/ia64-asmtab.c	/^static const unsigned short dep186[] = {$/;"	v	file:
dep187	opcodes/ia64-asmtab.c	/^static const unsigned short dep187[] = {$/;"	v	file:
dep188	opcodes/ia64-asmtab.c	/^static const unsigned short dep188[] = {$/;"	v	file:
dep189	opcodes/ia64-asmtab.c	/^static const unsigned short dep189[] = {$/;"	v	file:
dep19	opcodes/ia64-asmtab.c	/^static const unsigned short dep19[] = {$/;"	v	file:
dep190	opcodes/ia64-asmtab.c	/^static const unsigned short dep190[] = {$/;"	v	file:
dep191	opcodes/ia64-asmtab.c	/^static const unsigned short dep191[] = {$/;"	v	file:
dep192	opcodes/ia64-asmtab.c	/^static const unsigned short dep192[] = {$/;"	v	file:
dep193	opcodes/ia64-asmtab.c	/^static const unsigned short dep193[] = {$/;"	v	file:
dep194	opcodes/ia64-asmtab.c	/^static const unsigned short dep194[] = {$/;"	v	file:
dep195	opcodes/ia64-asmtab.c	/^static const unsigned short dep195[] = {$/;"	v	file:
dep196	opcodes/ia64-asmtab.c	/^static const unsigned short dep196[] = {$/;"	v	file:
dep197	opcodes/ia64-asmtab.c	/^static const unsigned short dep197[] = {$/;"	v	file:
dep198	opcodes/ia64-asmtab.c	/^static const unsigned short dep198[] = {$/;"	v	file:
dep199	opcodes/ia64-asmtab.c	/^static const unsigned short dep199[] = {$/;"	v	file:
dep2	opcodes/ia64-asmtab.c	/^static const unsigned short dep2[] = {$/;"	v	file:
dep20	opcodes/ia64-asmtab.c	/^static const unsigned short dep20[] = {$/;"	v	file:
dep200	opcodes/ia64-asmtab.c	/^static const unsigned short dep200[] = {$/;"	v	file:
dep201	opcodes/ia64-asmtab.c	/^static const unsigned short dep201[] = {$/;"	v	file:
dep202	opcodes/ia64-asmtab.c	/^static const unsigned short dep202[] = {$/;"	v	file:
dep203	opcodes/ia64-asmtab.c	/^static const unsigned short dep203[] = {$/;"	v	file:
dep204	opcodes/ia64-asmtab.c	/^static const unsigned short dep204[] = {$/;"	v	file:
dep205	opcodes/ia64-asmtab.c	/^static const unsigned short dep205[] = {$/;"	v	file:
dep206	opcodes/ia64-asmtab.c	/^static const unsigned short dep206[] = {$/;"	v	file:
dep207	opcodes/ia64-asmtab.c	/^static const unsigned short dep207[] = {$/;"	v	file:
dep208	opcodes/ia64-asmtab.c	/^static const unsigned short dep208[] = {$/;"	v	file:
dep209	opcodes/ia64-asmtab.c	/^static const unsigned short dep209[] = {$/;"	v	file:
dep21	opcodes/ia64-asmtab.c	/^static const unsigned short dep21[] = {$/;"	v	file:
dep210	opcodes/ia64-asmtab.c	/^static const unsigned short dep210[] = {$/;"	v	file:
dep211	opcodes/ia64-asmtab.c	/^static const unsigned short dep211[] = {$/;"	v	file:
dep212	opcodes/ia64-asmtab.c	/^static const unsigned short dep212[] = {$/;"	v	file:
dep213	opcodes/ia64-asmtab.c	/^static const unsigned short dep213[] = {$/;"	v	file:
dep214	opcodes/ia64-asmtab.c	/^static const unsigned short dep214[] = {$/;"	v	file:
dep215	opcodes/ia64-asmtab.c	/^static const unsigned short dep215[] = {$/;"	v	file:
dep216	opcodes/ia64-asmtab.c	/^static const unsigned short dep216[] = {$/;"	v	file:
dep217	opcodes/ia64-asmtab.c	/^static const unsigned short dep217[] = {$/;"	v	file:
dep218	opcodes/ia64-asmtab.c	/^static const unsigned short dep218[] = {$/;"	v	file:
dep219	opcodes/ia64-asmtab.c	/^static const unsigned short dep219[] = {$/;"	v	file:
dep22	opcodes/ia64-asmtab.c	/^static const unsigned short dep22[] = {$/;"	v	file:
dep220	opcodes/ia64-asmtab.c	/^static const unsigned short dep220[] = {$/;"	v	file:
dep221	opcodes/ia64-asmtab.c	/^static const unsigned short dep221[] = {$/;"	v	file:
dep222	opcodes/ia64-asmtab.c	/^static const unsigned short dep222[] = {$/;"	v	file:
dep223	opcodes/ia64-asmtab.c	/^static const unsigned short dep223[] = {$/;"	v	file:
dep224	opcodes/ia64-asmtab.c	/^static const unsigned short dep224[] = {$/;"	v	file:
dep225	opcodes/ia64-asmtab.c	/^static const unsigned short dep225[] = {$/;"	v	file:
dep226	opcodes/ia64-asmtab.c	/^static const unsigned short dep226[] = {$/;"	v	file:
dep227	opcodes/ia64-asmtab.c	/^static const unsigned short dep227[] = {$/;"	v	file:
dep228	opcodes/ia64-asmtab.c	/^static const unsigned short dep228[] = {$/;"	v	file:
dep229	opcodes/ia64-asmtab.c	/^static const unsigned short dep229[] = {$/;"	v	file:
dep23	opcodes/ia64-asmtab.c	/^static const unsigned short dep23[] = {$/;"	v	file:
dep230	opcodes/ia64-asmtab.c	/^static const unsigned short dep230[] = {$/;"	v	file:
dep231	opcodes/ia64-asmtab.c	/^static const unsigned short dep231[] = {$/;"	v	file:
dep232	opcodes/ia64-asmtab.c	/^static const unsigned short dep232[] = {$/;"	v	file:
dep233	opcodes/ia64-asmtab.c	/^static const unsigned short dep233[] = {$/;"	v	file:
dep234	opcodes/ia64-asmtab.c	/^static const unsigned short dep234[] = {$/;"	v	file:
dep235	opcodes/ia64-asmtab.c	/^static const unsigned short dep235[] = {$/;"	v	file:
dep236	opcodes/ia64-asmtab.c	/^static const unsigned short dep236[] = {$/;"	v	file:
dep237	opcodes/ia64-asmtab.c	/^static const unsigned short dep237[] = {$/;"	v	file:
dep238	opcodes/ia64-asmtab.c	/^static const unsigned short dep238[] = {$/;"	v	file:
dep239	opcodes/ia64-asmtab.c	/^static const unsigned short dep239[] = {$/;"	v	file:
dep24	opcodes/ia64-asmtab.c	/^static const unsigned short dep24[] = {$/;"	v	file:
dep240	opcodes/ia64-asmtab.c	/^static const unsigned short dep240[] = {$/;"	v	file:
dep241	opcodes/ia64-asmtab.c	/^static const unsigned short dep241[] = {$/;"	v	file:
dep242	opcodes/ia64-asmtab.c	/^static const unsigned short dep242[] = {$/;"	v	file:
dep243	opcodes/ia64-asmtab.c	/^static const unsigned short dep243[] = {$/;"	v	file:
dep244	opcodes/ia64-asmtab.c	/^static const unsigned short dep244[] = {$/;"	v	file:
dep245	opcodes/ia64-asmtab.c	/^static const unsigned short dep245[] = {$/;"	v	file:
dep246	opcodes/ia64-asmtab.c	/^static const unsigned short dep246[] = {$/;"	v	file:
dep247	opcodes/ia64-asmtab.c	/^static const unsigned short dep247[] = {$/;"	v	file:
dep248	opcodes/ia64-asmtab.c	/^static const unsigned short dep248[] = {$/;"	v	file:
dep249	opcodes/ia64-asmtab.c	/^static const unsigned short dep249[] = {$/;"	v	file:
dep25	opcodes/ia64-asmtab.c	/^static const unsigned short dep25[] = {$/;"	v	file:
dep250	opcodes/ia64-asmtab.c	/^static const unsigned short dep250[] = {$/;"	v	file:
dep251	opcodes/ia64-asmtab.c	/^static const unsigned short dep251[] = {$/;"	v	file:
dep252	opcodes/ia64-asmtab.c	/^static const unsigned short dep252[] = {$/;"	v	file:
dep253	opcodes/ia64-asmtab.c	/^static const unsigned short dep253[] = {$/;"	v	file:
dep254	opcodes/ia64-asmtab.c	/^static const unsigned short dep254[] = {$/;"	v	file:
dep255	opcodes/ia64-asmtab.c	/^static const unsigned short dep255[] = {$/;"	v	file:
dep256	opcodes/ia64-asmtab.c	/^static const unsigned short dep256[] = {$/;"	v	file:
dep257	opcodes/ia64-asmtab.c	/^static const unsigned short dep257[] = {$/;"	v	file:
dep258	opcodes/ia64-asmtab.c	/^static const unsigned short dep258[] = {$/;"	v	file:
dep259	opcodes/ia64-asmtab.c	/^static const unsigned short dep259[] = {$/;"	v	file:
dep26	opcodes/ia64-asmtab.c	/^static const unsigned short dep26[] = {$/;"	v	file:
dep260	opcodes/ia64-asmtab.c	/^static const unsigned short dep260[] = {$/;"	v	file:
dep27	opcodes/ia64-asmtab.c	/^static const unsigned short dep27[] = {$/;"	v	file:
dep28	opcodes/ia64-asmtab.c	/^static const unsigned short dep28[] = {$/;"	v	file:
dep29	opcodes/ia64-asmtab.c	/^static const unsigned short dep29[] = {$/;"	v	file:
dep3	opcodes/ia64-asmtab.c	/^static const unsigned short dep3[] = {$/;"	v	file:
dep30	opcodes/ia64-asmtab.c	/^static const unsigned short dep30[] = {$/;"	v	file:
dep31	opcodes/ia64-asmtab.c	/^static const unsigned short dep31[] = {$/;"	v	file:
dep32	opcodes/ia64-asmtab.c	/^static const unsigned short dep32[] = {$/;"	v	file:
dep33	opcodes/ia64-asmtab.c	/^static const unsigned short dep33[] = {$/;"	v	file:
dep34	opcodes/ia64-asmtab.c	/^static const unsigned short dep34[] = {$/;"	v	file:
dep35	opcodes/ia64-asmtab.c	/^static const unsigned short dep35[] = {$/;"	v	file:
dep36	opcodes/ia64-asmtab.c	/^static const unsigned short dep36[] = {$/;"	v	file:
dep37	opcodes/ia64-asmtab.c	/^static const unsigned short dep37[] = {$/;"	v	file:
dep38	opcodes/ia64-asmtab.c	/^static const unsigned short dep38[] = {$/;"	v	file:
dep39	opcodes/ia64-asmtab.c	/^static const unsigned short dep39[] = {$/;"	v	file:
dep4	opcodes/ia64-asmtab.c	/^static const unsigned short dep4[] = {$/;"	v	file:
dep40	opcodes/ia64-asmtab.c	/^static const unsigned short dep40[] = {$/;"	v	file:
dep41	opcodes/ia64-asmtab.c	/^static const unsigned short dep41[] = {$/;"	v	file:
dep42	opcodes/ia64-asmtab.c	/^static const unsigned short dep42[] = {$/;"	v	file:
dep43	opcodes/ia64-asmtab.c	/^static const unsigned short dep43[] = {$/;"	v	file:
dep44	opcodes/ia64-asmtab.c	/^static const unsigned short dep44[] = {$/;"	v	file:
dep45	opcodes/ia64-asmtab.c	/^static const unsigned short dep45[] = {$/;"	v	file:
dep46	opcodes/ia64-asmtab.c	/^static const unsigned short dep46[] = {$/;"	v	file:
dep47	opcodes/ia64-asmtab.c	/^static const unsigned short dep47[] = {$/;"	v	file:
dep48	opcodes/ia64-asmtab.c	/^static const unsigned short dep48[] = {$/;"	v	file:
dep49	opcodes/ia64-asmtab.c	/^static const unsigned short dep49[] = {$/;"	v	file:
dep5	opcodes/ia64-asmtab.c	/^static const unsigned short dep5[] = {$/;"	v	file:
dep50	opcodes/ia64-asmtab.c	/^static const unsigned short dep50[] = {$/;"	v	file:
dep51	opcodes/ia64-asmtab.c	/^static const unsigned short dep51[] = {$/;"	v	file:
dep52	opcodes/ia64-asmtab.c	/^static const unsigned short dep52[] = {$/;"	v	file:
dep53	opcodes/ia64-asmtab.c	/^static const unsigned short dep53[] = {$/;"	v	file:
dep54	opcodes/ia64-asmtab.c	/^static const unsigned short dep54[] = {$/;"	v	file:
dep55	opcodes/ia64-asmtab.c	/^static const unsigned short dep55[] = {$/;"	v	file:
dep56	opcodes/ia64-asmtab.c	/^static const unsigned short dep56[] = {$/;"	v	file:
dep57	opcodes/ia64-asmtab.c	/^static const unsigned short dep57[] = {$/;"	v	file:
dep58	opcodes/ia64-asmtab.c	/^static const unsigned short dep58[] = {$/;"	v	file:
dep59	opcodes/ia64-asmtab.c	/^static const unsigned short dep59[] = {$/;"	v	file:
dep6	opcodes/ia64-asmtab.c	/^static const unsigned short dep6[] = {$/;"	v	file:
dep60	opcodes/ia64-asmtab.c	/^static const unsigned short dep60[] = {$/;"	v	file:
dep61	opcodes/ia64-asmtab.c	/^static const unsigned short dep61[] = {$/;"	v	file:
dep62	opcodes/ia64-asmtab.c	/^static const unsigned short dep62[] = {$/;"	v	file:
dep63	opcodes/ia64-asmtab.c	/^static const unsigned short dep63[] = {$/;"	v	file:
dep64	opcodes/ia64-asmtab.c	/^static const unsigned short dep64[] = {$/;"	v	file:
dep65	opcodes/ia64-asmtab.c	/^static const unsigned short dep65[] = {$/;"	v	file:
dep66	opcodes/ia64-asmtab.c	/^static const unsigned short dep66[] = {$/;"	v	file:
dep67	opcodes/ia64-asmtab.c	/^static const unsigned short dep67[] = {$/;"	v	file:
dep68	opcodes/ia64-asmtab.c	/^static const unsigned short dep68[] = {$/;"	v	file:
dep69	opcodes/ia64-asmtab.c	/^static const unsigned short dep69[] = {$/;"	v	file:
dep7	opcodes/ia64-asmtab.c	/^static const unsigned short dep7[] = {$/;"	v	file:
dep70	opcodes/ia64-asmtab.c	/^static const unsigned short dep70[] = {$/;"	v	file:
dep71	opcodes/ia64-asmtab.c	/^static const unsigned short dep71[] = {$/;"	v	file:
dep72	opcodes/ia64-asmtab.c	/^static const unsigned short dep72[] = {$/;"	v	file:
dep73	opcodes/ia64-asmtab.c	/^static const unsigned short dep73[] = {$/;"	v	file:
dep74	opcodes/ia64-asmtab.c	/^static const unsigned short dep74[] = {$/;"	v	file:
dep75	opcodes/ia64-asmtab.c	/^static const unsigned short dep75[] = {$/;"	v	file:
dep76	opcodes/ia64-asmtab.c	/^static const unsigned short dep76[] = {$/;"	v	file:
dep77	opcodes/ia64-asmtab.c	/^static const unsigned short dep77[] = {$/;"	v	file:
dep78	opcodes/ia64-asmtab.c	/^static const unsigned short dep78[] = {$/;"	v	file:
dep79	opcodes/ia64-asmtab.c	/^static const unsigned short dep79[] = {$/;"	v	file:
dep8	opcodes/ia64-asmtab.c	/^static const unsigned short dep8[] = {$/;"	v	file:
dep80	opcodes/ia64-asmtab.c	/^static const unsigned short dep80[] = {$/;"	v	file:
dep81	opcodes/ia64-asmtab.c	/^static const unsigned short dep81[] = {$/;"	v	file:
dep82	opcodes/ia64-asmtab.c	/^static const unsigned short dep82[] = {$/;"	v	file:
dep83	opcodes/ia64-asmtab.c	/^static const unsigned short dep83[] = {$/;"	v	file:
dep84	opcodes/ia64-asmtab.c	/^static const unsigned short dep84[] = {$/;"	v	file:
dep85	opcodes/ia64-asmtab.c	/^static const unsigned short dep85[] = {$/;"	v	file:
dep86	opcodes/ia64-asmtab.c	/^static const unsigned short dep86[] = {$/;"	v	file:
dep87	opcodes/ia64-asmtab.c	/^static const unsigned short dep87[] = {$/;"	v	file:
dep88	opcodes/ia64-asmtab.c	/^static const unsigned short dep88[] = {$/;"	v	file:
dep89	opcodes/ia64-asmtab.c	/^static const unsigned short dep89[] = {$/;"	v	file:
dep9	opcodes/ia64-asmtab.c	/^static const unsigned short dep9[] = {$/;"	v	file:
dep90	opcodes/ia64-asmtab.c	/^static const unsigned short dep90[] = {$/;"	v	file:
dep91	opcodes/ia64-asmtab.c	/^static const unsigned short dep91[] = {$/;"	v	file:
dep92	opcodes/ia64-asmtab.c	/^static const unsigned short dep92[] = {$/;"	v	file:
dep93	opcodes/ia64-asmtab.c	/^static const unsigned short dep93[] = {$/;"	v	file:
dep94	opcodes/ia64-asmtab.c	/^static const unsigned short dep94[] = {$/;"	v	file:
dep95	opcodes/ia64-asmtab.c	/^static const unsigned short dep95[] = {$/;"	v	file:
dep96	opcodes/ia64-asmtab.c	/^static const unsigned short dep96[] = {$/;"	v	file:
dep97	opcodes/ia64-asmtab.c	/^static const unsigned short dep97[] = {$/;"	v	file:
dep98	opcodes/ia64-asmtab.c	/^static const unsigned short dep98[] = {$/;"	v	file:
dep99	opcodes/ia64-asmtab.c	/^static const unsigned short dep99[] = {$/;"	v	file:
dep_chain_length	zlib/contrib/masmx86/match686.asm	/^    dep_chain_length    equ     74h+zlib1222add$/;"	d
dep_count	include/oasys.h	/^    bfd_byte dep_count[4];$/;"	m	struct:oasys_extmodule_table_a
dep_count	include/oasys.h	/^    bfd_byte dep_count[4];$/;"	m	struct:oasys_extmodule_table_b
dep_count	include/oasys.h	/^    unsigned int dep_count;$/;"	m	struct:oasys_module_table
dep_good_match	zlib/contrib/masmx86/match686.asm	/^    dep_good_match      equ     84h+zlib1222add$/;"	d
dep_lookahead	zlib/contrib/masmx86/match686.asm	/^    dep_lookahead       equ     6ch+zlib1222add$/;"	d
dep_match_start	zlib/contrib/masmx86/match686.asm	/^    dep_match_start     equ     68h+zlib1222add$/;"	d
dep_nice_match	zlib/contrib/masmx86/match686.asm	/^    dep_nice_match      equ     88h+zlib1222add$/;"	d
dep_prev	zlib/contrib/masmx86/match686.asm	/^    dep_prev            equ     38h+zlib1222add$/;"	d
dep_prev_length	zlib/contrib/masmx86/match686.asm	/^    dep_prev_length     equ     70h+zlib1222add$/;"	d
dep_strstart	zlib/contrib/masmx86/match686.asm	/^    dep_strstart        equ     64h+zlib1222add$/;"	d
dep_tests	gdb/testsuite/gdb.disasm/hppa.s	/^dep_tests$/;"	l
dep_w_mask	zlib/contrib/masmx86/match686.asm	/^    dep_w_mask          equ     2ch+zlib1222add$/;"	d
dep_w_size	zlib/contrib/masmx86/match686.asm	/^    dep_w_size          equ     24h+zlib1222add$/;"	d
dep_window	zlib/contrib/masmx86/match686.asm	/^    dep_window          equ     30h+zlib1222add$/;"	d
depee_count	include/oasys.h	/^    bfd_byte depee_count[4];$/;"	m	struct:oasys_extmodule_table_a
depee_count	include/oasys.h	/^    bfd_byte depee_count[4];$/;"	m	struct:oasys_extmodule_table_b
depee_count	include/oasys.h	/^    unsigned int depee_count;$/;"	m	struct:oasys_module_table
dependencies	gdb/dwarf2read.c	/^  htab_t dependencies = nullptr;$/;"	m	struct:dwarf2_cu	file:
dependencies	gdb/psympriv.h	/^  struct partial_symtab **dependencies;$/;"	m	struct:partial_symtab	typeref:struct:partial_symtab::partial_symtab
dependencies	include/opcode/ia64.h	/^    const struct ia64_opcode_dependency *dependencies;$/;"	m	struct:ia64_opcode	typeref:struct:ia64_opcode::ia64_opcode_dependency
dependencies	opcodes/ia64-asmtab.c	/^dependencies[] = {$/;"	v	typeref:struct:ia64_dependency	file:
dependencies	opcodes/ia64-asmtab.h	/^  short dependencies;$/;"	m	struct:ia64_completer_table
dependencies	opcodes/ia64-gen.c	/^  int dependencies;$/;"	m	struct:completer_entry	file:
depi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^depi_tests$/;"	l
deplist	opcodes/ia64-gen.c	/^struct deplist$/;"	s	file:
deplist_equals	opcodes/ia64-gen.c	/^deplist_equals (struct deplist *d1, struct deplist *d2)$/;"	f	file:
deprecate_cmd	gdb/cli/cli-decode.c	/^deprecate_cmd (struct cmd_list_element *cmd, const char *replacement)$/;"	f
deprecated	include/opcode/ppc.h	/^  ppc_cpu_t deprecated;$/;"	m	struct:powerpc_opcode
deprecated_add_core_fns	gdb/corelow.c	/^deprecated_add_core_fns (struct core_fns *cf)$/;"	f
deprecated_annotate_signal_hook	gdb/annotate.c	/^void (*deprecated_annotate_signal_hook) (void);$/;"	v
deprecated_annotate_signalled_hook	gdb/annotate.c	/^void (*deprecated_annotate_signalled_hook) (void);$/;"	v
deprecated_attach_hook	gdb/top.c	/^void (*deprecated_attach_hook) (void);$/;"	v
deprecated_call_command_hook	gdb/top.c	/^void (*deprecated_call_command_hook) (struct cmd_list_element * c, $/;"	v
deprecated_cmd_warning	gdb/cli/cli-decode.c	/^deprecated_cmd_warning (const char *text)$/;"	f
deprecated_context_hook	gdb/top.c	/^void (*deprecated_context_hook) (int id);$/;"	v
deprecated_detach_hook	gdb/top.c	/^void (*deprecated_detach_hook) (void);$/;"	v
deprecated_dis_line_entry	gdb/disasm.c	/^struct deprecated_dis_line_entry$/;"	s	file:
deprecated_error_begin_hook	gdb/utils.c	/^void (*deprecated_error_begin_hook) (void);$/;"	v
deprecated_exec_file_display_hook	gdb/corefile.c	/^hook_type deprecated_exec_file_display_hook;	\/* The original hook.  *\/$/;"	v
deprecated_file_changed_hook	gdb/exec.c	/^void (*deprecated_file_changed_hook) (const char *);$/;"	v
deprecated_fp_regnum	gdb/gdbarch.c	/^  int deprecated_fp_regnum;$/;"	m	struct:gdbarch	file:
deprecated_frame_register_read	gdb/frame.c	/^deprecated_frame_register_read (struct frame_info *frame, int regnum,$/;"	f
deprecated_function_start_offset	gdb/gdbarch.c	/^  CORE_ADDR deprecated_function_start_offset;$/;"	m	struct:gdbarch	file:
deprecated_interactive_hook	gdb/top.c	/^void (*deprecated_interactive_hook) (void);$/;"	v
deprecated_post_add_symbol_hook	gdb/symfile.c	/^void (*deprecated_post_add_symbol_hook) (void);$/;"	v
deprecated_pre_add_symbol_hook	gdb/symfile.c	/^void (*deprecated_pre_add_symbol_hook) (const char *);$/;"	v
deprecated_print_frame_info_listing_hook	gdb/top.c	/^void (*deprecated_print_frame_info_listing_hook) (struct symtab * s, $/;"	v
deprecated_query_hook	gdb/top.c	/^int (*deprecated_query_hook) (const char *, va_list);$/;"	v
deprecated_readline_begin_hook	gdb/top.c	/^void (*deprecated_readline_begin_hook) (const char *, ...);$/;"	v
deprecated_readline_end_hook	gdb/top.c	/^void (*deprecated_readline_end_hook) (void);$/;"	v
deprecated_readline_hook	gdb/top.c	/^char *(*deprecated_readline_hook) (const char *);$/;"	v
deprecated_safe_get_selected_frame	gdb/frame.c	/^deprecated_safe_get_selected_frame (void)$/;"	f
deprecated_set_gdbarch_data	gdb/gdbarch.c	/^deprecated_set_gdbarch_data (struct gdbarch *gdbarch,$/;"	f
deprecated_set_value_type	gdb/value.c	/^deprecated_set_value_type (struct value *value, struct type *type)$/;"	f
deprecated_show_load_progress	gdb/symfile.c	/^void (*deprecated_show_load_progress) (const char *section,$/;"	v
deprecated_show_value_hack	gdb/cli/cli-setshow.c	/^deprecated_show_value_hack (struct ui_file *ignore_file,$/;"	f
deprecated_target_wait_hook	gdb/top.c	/^ptid_t (*deprecated_target_wait_hook) (ptid_t ptid,$/;"	v
deprecated_trace_find_hook	gdb/tracepoint.c	/^void (*deprecated_trace_find_hook) (char *arg, int from_tty);$/;"	v
deprecated_trace_start_stop_hook	gdb/tracepoint.c	/^void (*deprecated_trace_start_stop_hook) (int start, int from_tty);$/;"	v
deprecated_ui_load_progress_hook	gdb/symfile.c	/^int (*deprecated_ui_load_progress_hook) (const char *section,$/;"	v
deprecated_ui_loop_hook	gdb/top.c	/^int (*deprecated_ui_loop_hook) (int);$/;"	v
deprecated_value_internalvar_hack	gdb/value.c	/^deprecated_value_internalvar_hack (struct value *value)$/;"	f
deprecated_value_lval_hack	gdb/value.c	/^deprecated_value_lval_hack (struct value *value)$/;"	f
deprecated_value_modifiable	gdb/value.c	/^deprecated_value_modifiable (const struct value *value)$/;"	f
deprecated_value_next_frame_id_hack	gdb/value.c	/^deprecated_value_next_frame_id_hack (struct value *value)$/;"	f
deprecated_value_regnum_hack	gdb/value.c	/^deprecated_value_regnum_hack (struct value *value)$/;"	f
deprecated_warn_user	gdb/cli/cli-decode.h	/^    unsigned int deprecated_warn_user : 1;$/;"	m	struct:cmd_list_element
deprecated_warning_hook	gdb/top.c	/^void (*deprecated_warning_hook) (const char *, va_list);$/;"	v
deps	include/bfdlink.h	/^  struct bfd_elf_version_deps *deps;$/;"	m	struct:bfd_elf_version_tree	typeref:struct:bfd_elf_version_tree::bfd_elf_version_deps
deps	opcodes/ia64-gen.c	/^  unsigned short *deps;$/;"	m	struct:deplist	file:
deps_callback_t	bfd/elf32-xtensa.c	/^typedef void (*deps_callback_t)$/;"	t	file:
depth	bfd/elf32-spu.c	/^  unsigned int depth;$/;"	m	struct:function_info	file:
depth	gdb/buildsym.h	/^    int depth;$/;"	m	struct:context_stack
depth	gdb/compile/compile-loc2c.c	/^  unsigned int depth;$/;"	m	struct:insn_info	file:
depth	gdb/parser-defs.h	/^  int depth;$/;"	m	struct:type_stack
depth	zlib/deflate.h	/^    uch depth[2*L_CODES+1];$/;"	m	struct:internal_state
dequeue_one_deferred_signal	gdb/gdbserver/linux-low.c	/^dequeue_one_deferred_signal (struct lwp_info *lwp, int *wstat)$/;"	f	file:
deref_ref	gdb/valprint.h	/^  int deref_ref;$/;"	m	struct:value_print_options
derive_heap_segment	gdb/gcore.c	/^derive_heap_segment (bfd *abfd, bfd_vma *bottom, bfd_vma *top)$/;"	f	file:
derive_stack_segment	gdb/gcore.c	/^derive_stack_segment (bfd_vma *bottom, bfd_vma *top)$/;"	f	file:
derived	gdb/testsuite/gdb.cp/cpexprs.cc	/^  derived(void) : foo_ (4) { } \/\/ derived::derived$/;"	f	class:derived
derived	gdb/testsuite/gdb.cp/cpexprs.cc	/^class derived : public base1, public base2$/;"	c	file:
derived	gdb/testsuite/gdb.cp/gdb2384-base.cc	/^derived::derived (int _x)$/;"	f	class:derived
derived	gdb/testsuite/gdb.cp/gdb2384-base.h	/^class derived : public base$/;"	c
derived	gdb/testsuite/gdb.guile/scm-value.c	/^Derived derived;$/;"	v
derived	gdb/testsuite/gdb.guile/types-module.cc	/^class derived : public base$/;"	c	file:
derived	gdb/testsuite/gdb.python/py-value.c	/^Derived derived;$/;"	v
derived1	gdb/testsuite/gdb.cp/gdb2384.cc	/^class derived1 : public base$/;"	c	file:
derived1	gdb/testsuite/gdb.cp/gdb2384.cc	/^derived1::derived1 (int _x)$/;"	f	class:derived1
derived2	gdb/testsuite/gdb.cp/gdb2384.cc	/^class derived2 : public derived$/;"	c	file:
derived2	gdb/testsuite/gdb.cp/gdb2384.cc	/^derived2::derived2 (int _x)$/;"	f	class:derived2
derived_member	gdb/testsuite/gdb.guile/types-module.cc	/^  enum_type derived_member;$/;"	m	class:derived	file:
derived_name	sim/ppc/ld-cache.h	/^  char *derived_name;$/;"	m	struct:_cache_table
derived_partial	gdb/testsuite/gdb.trace/unavailable.cc	/^Derived derived_partial;$/;"	v
derived_unavail	gdb/testsuite/gdb.trace/unavailable.cc	/^Derived derived_unavail;$/;"	v
derived_whole	gdb/testsuite/gdb.trace/unavailable.cc	/^Derived derived_whole;$/;"	v
desc	bfd/libaout.h	/^  short desc;$/;"	m	struct:aout_symbol
desc	gdb/gnulib/import/save-cwd.h	/^    int desc;$/;"	m	struct:saved_cwd
desc	gdb/proc-api.c	/^  const char *desc;             \/* Short description of value *\/$/;"	m	struct:trans	file:
desc	gdb/proc-events.c	/^  const char *desc;             \/* Short description of value.  *\/$/;"	m	struct:trans	file:
desc	gdb/proc-flags.c	/^  const char *desc;             \/* Short description of value *\/$/;"	m	struct:trans	file:
desc	gdb/proc-why.c	/^  const char *desc;                   \/* Short description of value.  *\/$/;"	m	struct:trans	file:
desc	gdb/testsuite/gdb.base/signull.c	/^code_t *volatile desc = (code_t *) (void *) zero;$/;"	v
desc	include/opcode/ia64.h	/^  const char *desc;	\/* brief description *\/$/;"	m	struct:ia64_operand
desc	opcodes/aarch64-gen.c	/^  const char *desc;$/;"	m	struct:operand	file:
desc	opcodes/aarch64-opc.c	/^  const char *desc;$/;"	m	struct:operand_qualifier_data	file:
desc	opcodes/aarch64-opc.h	/^  const char *desc;$/;"	m	struct:aarch64_operand
desc	sim/ppc/emul_chirp.c	/^  chirp_note_desc desc;$/;"	m	struct:_chirp_note	file:
desc_arity	gdb/ada-lang.c	/^desc_arity (struct type *type)$/;"	f	file:
desc_base_type	gdb/ada-lang.c	/^desc_base_type (struct type *type)$/;"	f	file:
desc_bound_bitpos	gdb/ada-lang.c	/^desc_bound_bitpos (struct type *type, int i, int which)$/;"	f	file:
desc_bound_bitsize	gdb/ada-lang.c	/^desc_bound_bitsize (struct type *type, int i, int which)$/;"	f	file:
desc_bounds	gdb/ada-lang.c	/^desc_bounds (struct value *arr)$/;"	f	file:
desc_bounds_type	gdb/ada-lang.c	/^desc_bounds_type (struct type *type)$/;"	f	file:
desc_data	gdb/ada-lang.c	/^desc_data (struct value *arr)$/;"	f	file:
desc_data_target_type	gdb/ada-lang.c	/^desc_data_target_type (struct type *type)$/;"	f	file:
desc_index_type	gdb/ada-lang.c	/^desc_index_type (struct type *type, int i)$/;"	f	file:
desc_one_bound	gdb/ada-lang.c	/^desc_one_bound (struct value *bounds, int i, int which)$/;"	f	file:
descdata	include/elf/internal.h	/^  char *	descdata;		\/* Start of the desc data *\/$/;"	m	struct:elf_internal_note
descpos	include/elf/internal.h	/^  bfd_vma	descpos;		\/* File offset of the descdata *\/$/;"	m	struct:elf_internal_note
describe_flags	bfd/elf32-rx.c	/^describe_flags (flagword flags)$/;"	f	file:
describe_location	gdb/symtab.h	/^  void (*describe_location) (struct symbol * symbol, CORE_ADDR addr,$/;"	m	struct:symbol_computed_ops
describe_other_breakpoints	gdb/breakpoint.c	/^describe_other_breakpoints (struct gdbarch *gdbarch,$/;"	f	file:
description	gdb/nat/linux-osdata.c	/^  const char *description;$/;"	m	struct:osdata_type	file:
description	gdb/rs6000-tdep.c	/^    const char *description;$/;"	m	struct:variant	file:
description	include/dis-asm.h	/^  const char **description;$/;"	m	struct:__anon1616
description	include/oasys.h	/^    char description[64-26];$/;"	m	struct:oasys_header_record
description	opcodes/arm-dis.c	/^  const char *description;$/;"	m	struct:__anon6	file:
description	opcodes/s390-dis.c	/^  const char *description;$/;"	m	struct:__anon39	file:
description	opcodes/score-dis.c	/^  const char *description;$/;"	m	struct:__anon33	file:
description	opcodes/score7-dis.c	/^  const char *description;$/;"	m	struct:__anon25	file:
description	opcodes/wasm32-dis.c	/^  const char *description;$/;"	m	struct:__anon24	file:
description	sim/ppc/debug.c	/^  const char *description;$/;"	m	struct:_trace_option_descriptor	file:
descriptive_type	gdb/gdbtypes.h	/^    struct type* descriptive_type;$/;"	m	struct:gnat_aux_type	typeref:struct:gnat_aux_type::type
descriptor	gdb/jit.c	/^  struct minimal_symbol *descriptor;$/;"	m	struct:jit_objfile_data	typeref:struct:jit_objfile_data::minimal_symbol	file:
descriptor	include/coff/xcoff.h	/^  struct xcoff_link_hash_entry *descriptor;$/;"	m	struct:xcoff_link_hash_entry	typeref:struct:xcoff_link_hash_entry::xcoff_link_hash_entry
descriptor	libiberty/simple-object-common.h	/^  int descriptor;$/;"	m	struct:simple_object_read_struct
descriptor	sim/common/hw-base.c	/^  const struct hw_descriptor *descriptor;$/;"	m	struct:hw_base_data	typeref:struct:hw_base_data::hw_descriptor	file:
descriptor_section	bfd/xcofflink.c	/^  asection *descriptor_section;$/;"	m	struct:xcoff_link_hash_table	file:
descsz	bfd/cpu-arm.c	/^  unsigned char	descsz[4];	\/* Size of the note descriptor.  *\/$/;"	m	struct:__anon1103	file:
descsz	include/elf/external.h	/^  unsigned char	descsz[4];		\/* Size of the note descriptor *\/$/;"	m	struct:__anon1450
descsz	include/elf/ia64.h	/^  unsigned char	descsz[8];		\/* Size of the note descriptor *\/$/;"	m	struct:__anon1428
descsz	include/elf/internal.h	/^  unsigned long	descsz;			\/* Size of the note descriptor *\/$/;"	m	struct:elf_internal_note
descsz	sim/ppc/emul_chirp.c	/^  unsigned32 descsz;$/;"	m	struct:_chirp_note_head	file:
dest	gdb/arm-tdep.h	/^      unsigned long dest;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1655
dest	sim/common/hw-ports.c	/^  struct hw *dest;$/;"	m	struct:hw_port_edge	typeref:struct:hw_port_edge::hw	file:
dest	sim/cr16/cr16_sim.h	/^  void *dest;$/;"	m	struct:slot
dest	sim/d10v/d10v_sim.h	/^  void *dest;$/;"	m	struct:slot
dest	sim/ppc/device.c	/^  device *dest;$/;"	m	struct:_device_interrupt_edge	file:
dest	sim/testsuite/sim/bfin/loop_strncpy.s	/^dest:$/;"	l
dest_addend	sim/m32c/srcdest.c	/^static int dest_addend = 0;$/;"	v	file:
dest_index	bfd/elf-bfd.h	/^  unsigned long dest_index;$/;"	m	struct:elf_sym_strtab
dest_indirect	sim/m32c/srcdest.c	/^static int dest_indirect = 0;$/;"	v	file:
dest_port	sim/common/hw-ports.c	/^  int dest_port;$/;"	m	struct:hw_port_edge	file:
dest_port	sim/ppc/device.c	/^  int dest_port;$/;"	m	struct:_device_interrupt_edge	file:
dest_regno	opcodes/mips-dis.c	/^  unsigned int dest_regno;$/;"	m	struct:mips_print_arg_state	file:
destination	bfd/elf32-arm.c	/^  bfd_vma destination;$/;"	m	struct:a8_erratum_reloc	file:
destination	sim/ppc/hw_opic.c	/^  unsigned destination;$/;"	m	struct:_opic_interrupt_source	file:
destroy	gdb/common/gdb_optional.h	/^  void destroy ()$/;"	f	class:gdb::optional
destroy	gdb/compile/compile-internal.h	/^  void (*destroy) (struct compile_instance *);$/;"	m	struct:compile_instance
destroy	gdb/value.h	/^  void (*destroy) (void *data);$/;"	m	struct:internalvar_funcs
destroy	include/gcc-interface.h	/^  void (*destroy) (struct gcc_base_context *self);$/;"	m	struct:gcc_base_vtable
destroy_addr_space_name	gdb/ia64-libunwind-tdep.c	/^static char *destroy_addr_space_name = STRINGIFY(UNW_OBJ(destroy_addr_space));$/;"	v	file:
destroy_map	opcodes/arc-ext.c	/^destroy_map (void)$/;"	f	file:
destroy_one_procinfo	gdb/procfs.c	/^destroy_one_procinfo (procinfo **list, procinfo *pi)$/;"	f	file:
destroy_procinfo	gdb/procfs.c	/^destroy_procinfo (procinfo *pi)$/;"	f	file:
destroy_reader	gdb/testsuite/gdb.base/jitreader.c	/^destroy_reader (struct gdb_reader_funcs *self)$/;"	f	file:
destroy_select_thread	gdb/ser-mingw.c	/^destroy_select_thread (struct ser_console_state *state)$/;"	f	file:
destroyer	gdb/cli/cli-decode.h	/^    void (*destroyer) (struct cmd_list_element *self, void *context) = nullptr;$/;"	m	struct:cmd_list_element
destructor	include/hp-symtab.h	/^  unsigned int	 destructor:1;  \/* destructor function          *\/$/;"	m	struct:quick_procedure
destructor	libiberty/cplus-dem.c	/^  int destructor;$/;"	m	struct:work_stuff	file:
destructor_name_p	gdb/valops.c	/^destructor_name_p (const char *name, struct type *type)$/;"	f
destructor_names	gdb/contrib/cleanup_check.py	/^destructor_names = set(['do_cleanups', 'discard_cleanups'])$/;"	v
destshndx_index	bfd/elf-bfd.h	/^  unsigned long destshndx_index;$/;"	m	struct:elf_sym_strtab
detach	gdb/aix-thread.c	/^aix_thread_target::detach (inferior *inf, int from_tty)$/;"	f	class:aix_thread_target
detach	gdb/common/observable.h	/^  void detach (const token &t)$/;"	f	class:gdb::observers::observable
detach	gdb/corelow.c	/^core_target::detach (inferior *inf, int from_tty)$/;"	f	class:core_target
detach	gdb/darwin-nat.c	/^darwin_nat_target::detach (inferior *inf, int from_tty)$/;"	f	class:darwin_nat_target
detach	gdb/gdbserver/target.h	/^  int (*detach) (int pid);$/;"	m	struct:target_ops
detach	gdb/gnu-nat.c	/^gnu_nat_target::detach (inferior *inf, int from_tty)$/;"	f	class:gnu_nat_target
detach	gdb/inf-ptrace.c	/^inf_ptrace_target::detach (inferior *inf, int from_tty)$/;"	f	class:inf_ptrace_target
detach	gdb/linux-nat.c	/^linux_nat_target::detach (inferior *inf, int from_tty)$/;"	f	class:linux_nat_target
detach	gdb/linux-thread-db.c	/^thread_db_target::detach (inferior *inf, int from_tty)$/;"	f	class:thread_db_target
detach	gdb/nto-procfs.c	/^nto_procfs_target::detach (inferior *inf, int from_tty)$/;"	f	class:nto_procfs_target
detach	gdb/procfs.c	/^procfs_target::detach (inferior *inf, int from_tty)$/;"	f	class:procfs_target
detach	gdb/record-full.c	/^record_full_target::detach (inferior *inf, int from_tty)$/;"	f	class:record_full_target
detach	gdb/remote-sim.c	/^gdbsim_target::detach (inferior *inf, int from_tty)$/;"	f	class:gdbsim_target
detach	gdb/remote.c	/^extended_remote_target::detach (inferior *inf, int from_tty)$/;"	f	class:extended_remote_target
detach	gdb/remote.c	/^remote_target::detach (inferior *inf, int from_tty)$/;"	f	class:remote_target
detach	gdb/sol-thread.c	/^sol_thread_target::detach (inferior *inf, int from_tty)$/;"	f	class:sol_thread_target
detach	gdb/target-delegates.c	/^debug_target::detach (inferior *arg0, int arg1)$/;"	f	class:debug_target
detach	gdb/target-delegates.c	/^dummy_target::detach (inferior *arg0, int arg1)$/;"	f	class:dummy_target
detach	gdb/target-delegates.c	/^target_ops::detach (inferior *arg0, int arg1)$/;"	f	class:target_ops
detach	gdb/windows-nat.c	/^windows_nat_target::detach (inferior *inf, int from_tty)$/;"	f	class:windows_nat_target
detach	sim/ppc/device_table.h	/^  device_address_callback *detach;$/;"	m	struct:_device_address_callbacks
detach_breakpoints	gdb/breakpoint.c	/^detach_breakpoints (ptid_t ptid)$/;"	f
detach_callback	gdb/linux-nat.c	/^detach_callback (struct lwp_info *lp, void *data)$/;"	f	file:
detach_checkpoint_command	gdb/linux-fork.c	/^detach_checkpoint_command (const char *args, int from_tty)$/;"	f	file:
detach_command	gdb/infcmd.c	/^detach_command (const char *args, int from_tty)$/;"	f
detach_device_interrupt_edge	sim/ppc/device.c	/^detach_device_interrupt_edge(device *me,$/;"	f
detach_fork	gdb/infrun.c	/^static int detach_fork = 1;$/;"	v	file:
detach_hw_port_edge	sim/common/hw-ports.c	/^detach_hw_port_edge (struct hw *me,$/;"	f	file:
detach_inferior	gdb/gdbserver/target.h	520;"	d
detach_inferior	gdb/inferior.c	/^detach_inferior (inferior *inf)$/;"	f
detach_inferior_command	gdb/inferior.c	/^detach_inferior_command (const char *args, int from_tty)$/;"	f	file:
detach_one_lwp	gdb/linux-nat.c	/^detach_one_lwp (struct lwp_info *lp, int *signo_p)$/;"	f	file:
detach_or_kill_for_exit	gdb/gdbserver/server.c	/^detach_or_kill_for_exit (void)$/;"	f	file:
detach_or_kill_for_exit_cleanup	gdb/gdbserver/server.c	/^detach_or_kill_for_exit_cleanup (void *ignore)$/;"	f	file:
detach_sc	gdb/gnu-nat.c	/^    int detach_sc;$/;"	m	struct:inf	file:
detach_sc	gdb/gnu-nat.h	/^    int detach_sc;		\/* SC to leave around when detaching$/;"	m	struct:proc
detach_success	gdb/inf-ptrace.c	/^inf_ptrace_target::detach_success (inferior *inf)$/;"	f	class:inf_ptrace_target
detached_attr	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^pthread_attr_t detached_attr;$/;"	v
detached_fn	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^detached_fn (void *arg)$/;"	f
detached_regcache	gdb/regcache.h	/^  detached_regcache (gdbarch *gdbarch, bool has_pseudo)$/;"	f	class:detached_regcache
detached_regcache	gdb/regcache.h	/^class detached_regcache : public readable_regcache$/;"	c
detaching	gdb/inferior.h	/^  bool detaching = false;$/;"	m	class:inferior
detachlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *detachlist;$/;"	v	typeref:struct:cmd_list_element
detail	gdb/tui/tui-data.h	/^  detail;$/;"	m	struct:tui_win_info	typeref:union:tui_win_info::__anon1652
detail	include/opcode/ns32k.h	/^  struct not_wot detail;	\/* rest of opcode table          [datum] *\/$/;"	m	struct:not	typeref:struct:not::not_wot
detail	include/opcode/vax.h	/^  struct vot_wot    detail;	\/* rest of opcode table          [datum] *\/$/;"	m	struct:vot	typeref:struct:vot::vot_wot
detect	gdb/remote.c	/^    enum auto_boolean detect;$/;"	m	struct:packet_config	typeref:enum:packet_config::auto_boolean	file:
detect_data_type	zlib/trees.c	/^local int detect_data_type(s)$/;"	f
determine_disassembling_preference	opcodes/aarch64-dis.c	/^determine_disassembling_preference (struct aarch64_inst *inst,$/;"	f	file:
determine_prefix	gdb/dwarf2read.c	/^determine_prefix (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dev	sim/bfin/machs.c	/^  const char *dev;$/;"	m	struct:bfin_dev_layout	file:
dev	sim/bfin/machs.c	/^  const struct bfin_dev_layout *dev;$/;"	m	struct:bfin_model_data	typeref:struct:bfin_model_data::bfin_dev_layout	file:
dev_count	sim/bfin/machs.c	/^  size_t dev_count;$/;"	m	struct:bfin_model_data	file:
dev_list_68hc11	sim/m68hc11/interp.c	/^struct sim_info_list dev_list_68hc11[] = {$/;"	v	typeref:struct:sim_info_list
dev_list_68hc12	sim/m68hc11/interp.c	/^struct sim_info_list dev_list_68hc12[] = {$/;"	v	typeref:struct:sim_info_list
dev_size	sim/common/dv-cfi.c	/^  unsigned char dev_size;$/;"	m	struct:cfi_query	file:
dev_size	sim/common/dv-cfi.c	/^  unsigned width, dev_size, status;$/;"	m	struct:cfi	file:
device	gdb/testsuite/gdb.cp/templates.cc	/^    int (*device[5])(int open(const char *, unsigned mode, unsigned perms, int extra), $/;"	m	class:x	file:
device	sim/common/sim-core.h	/^  struct hw *device;$/;"	m	struct:_sim_core_mapping	typeref:struct:_sim_core_mapping::hw
device	sim/m68hc11/interp.c	/^  const char *device;$/;"	m	struct:sim_info_list	file:
device	sim/mn10300/dv-mn103ser.c	/^  mn10300_serial device[NR_SERIAL_DEVS];$/;"	m	struct:mn103ser	file:
device	sim/ppc/basics.h	/^typedef struct _device device;$/;"	t	typeref:struct:_device
device	sim/ppc/corefile.c	/^  device *device;$/;"	m	struct:_core_mapping	file:
device	sim/ppc/hw_ide.c	/^  device *device;$/;"	m	struct:_ide_drive	file:
device_add_array_property	sim/ppc/device.c	/^device_add_array_property(device *me,$/;"	f
device_add_boolean_property	sim/ppc/device.c	/^device_add_boolean_property(device *me,$/;"	f
device_add_duplicate_property	sim/ppc/device.c	/^device_add_duplicate_property(device *me,$/;"	f
device_add_ihandle_runtime_property	sim/ppc/device.c	/^device_add_ihandle_runtime_property(device *me,$/;"	f
device_add_integer_property	sim/ppc/device.c	/^device_add_integer_property(device *me,$/;"	f
device_add_property	sim/ppc/device.c	/^device_add_property(device *me,$/;"	f
device_add_range_array_property	sim/ppc/device.c	/^device_add_range_array_property(device *me,$/;"	f
device_add_reg_array_property	sim/ppc/device.c	/^device_add_reg_array_property(device *me,$/;"	f
device_add_string_array_property	sim/ppc/device.c	/^device_add_string_array_property(device *me,$/;"	f
device_add_string_property	sim/ppc/device.c	/^device_add_string_property(device *me,$/;"	f
device_address_callback	sim/ppc/device_table.h	/^typedef void (device_address_callback)$/;"	t
device_address_callbacks	sim/ppc/device_table.h	/^} device_address_callbacks;$/;"	t	typeref:struct:_device_address_callbacks
device_address_to_attach_address	sim/ppc/device.c	/^device_address_to_attach_address(device *me,$/;"	f
device_address_to_attach_address_callback	sim/ppc/device_table.h	/^typedef int (device_address_to_attach_address_callback)$/;"	t
device_attach_address	sim/ppc/device.c	/^device_attach_address(device *me,$/;"	f
device_callbacks	sim/ppc/device_table.h	/^typedef struct _device_callbacks device_callbacks;$/;"	t	typeref:struct:_device_callbacks
device_child	sim/ppc/device.c	/^device_child(device *me)$/;"	f
device_child_interrupt_event_callback	sim/ppc/device_table.h	/^typedef void (device_child_interrupt_event_callback)$/;"	t
device_clean	sim/ppc/device.c	/^device_clean(device *me,$/;"	f
device_code	sim/ppc/hw_eeprom.c	/^  unsigned8 device_code;$/;"	m	struct:_hw_eeprom_device	file:
device_convert_callbacks	sim/ppc/device_table.h	/^} device_convert_callbacks;$/;"	t	typeref:struct:_device_convert_callbacks
device_create	sim/ppc/device.c	/^device_create(device *parent,$/;"	f
device_create_from	sim/ppc/device.c	/^device_create_from(const char *name,$/;"	f
device_create_instance	sim/ppc/device.c	/^device_create_instance(device *me,$/;"	f
device_create_instance_callback	sim/ppc/device_table.h	/^typedef device_instance *(device_create_instance_callback)$/;"	t
device_create_instance_from	sim/ppc/device.c	/^device_create_instance_from(device *me,$/;"	f
device_creator	sim/ppc/device_table.h	/^typedef void *(device_creator)$/;"	t
device_data	sim/ppc/device.c	/^device_data(device *me)$/;"	f
device_decode_unit	sim/ppc/device.c	/^device_decode_unit(device *bus,$/;"	f
device_descriptor	sim/ppc/device_table.h	/^typedef struct _device_descriptor device_descriptor;$/;"	t	typeref:struct:_device_descriptor
device_detach_address	sim/ppc/device.c	/^device_detach_address(device *me,$/;"	f
device_dma_callbacks	sim/ppc/device_table.h	/^} device_dma_callbacks;$/;"	t	typeref:struct:_device_dma_callbacks
device_dma_read_buffer	sim/ppc/device.c	/^device_dma_read_buffer(device *me,$/;"	f
device_dma_read_buffer_callback	sim/ppc/device_table.h	/^typedef unsigned (device_dma_read_buffer_callback)$/;"	t
device_dma_write_buffer	sim/ppc/device.c	/^device_dma_write_buffer(device *me,$/;"	f
device_dma_write_buffer_callback	sim/ppc/device_table.h	/^typedef unsigned (device_dma_write_buffer_callback)$/;"	t
device_encode_unit	sim/ppc/device.c	/^device_encode_unit(device *bus,$/;"	f
device_error	sim/ppc/device.c	/^device_error(device *me,$/;"	f
device_event_handler	sim/ppc/device.h	/^typedef void device_event_handler(void *data);$/;"	t
device_event_queue_deschedule	sim/ppc/device.c	/^device_event_queue_deschedule(device *me,$/;"	f
device_find_array_property	sim/ppc/device.c	/^device_find_array_property(device *me,$/;"	f
device_find_boolean_property	sim/ppc/device.c	/^device_find_boolean_property(device *me,$/;"	f
device_find_ihandle_property	sim/ppc/device.c	/^device_find_ihandle_property(device *me,$/;"	f
device_find_ihandle_runtime_property	sim/ppc/device.c	/^device_find_ihandle_runtime_property(device *me,$/;"	f
device_find_integer_array_property	sim/ppc/device.c	/^device_find_integer_array_property(device *me,$/;"	f
device_find_property	sim/ppc/device.c	/^device_find_property(device *me,$/;"	f
device_find_range_array_property	sim/ppc/device.c	/^device_find_range_array_property(device *me,$/;"	f
device_find_reg_array_property	sim/ppc/device.c	/^device_find_reg_array_property(device *me,$/;"	f
device_find_string_array_property	sim/ppc/device.c	/^device_find_string_array_property(device *me,$/;"	f
device_find_string_property	sim/ppc/device.c	/^device_find_string_property(device *me,$/;"	f
device_full_name	sim/ppc/device.c	/^device_full_name(device *leaf,$/;"	f
device_id	gdb/gdb_bfd.c	/^  dev_t device_id;$/;"	m	struct:gdb_bfd_cache_search	file:
device_id	gdb/gdb_bfd.c	/^  dev_t device_id;$/;"	m	struct:gdb_bfd_data	file:
device_init	sim/mips/interp.c	/^static void device_init(SIM_DESC sd) {$/;"	f	file:
device_init_address	sim/ppc/device.c	/^device_init_address(device *me,$/;"	f
device_init_callback	sim/ppc/device_table.h	/^typedef void (device_init_callback)$/;"	t
device_init_callbacks	sim/ppc/device_table.h	/^} device_init_callbacks;$/;"	t	typeref:struct:_device_init_callbacks
device_init_data	sim/ppc/device.c	/^device_init_data(device *me,$/;"	f
device_init_runtime_properties	sim/ppc/device.c	/^device_init_runtime_properties(device *me,$/;"	f
device_init_static_properties	sim/ppc/device.c	/^device_init_static_properties(device *me,$/;"	f
device_instance	sim/ppc/basics.h	/^typedef struct _device_instance device_instance;$/;"	t	typeref:struct:_device_instance
device_instance_call_method	sim/ppc/device.c	/^device_instance_call_method(device_instance *instance,$/;"	f
device_instance_callbacks	sim/ppc/device.h	/^typedef struct _device_instance_callbacks device_instance_callbacks;$/;"	t	typeref:struct:_device_instance_callbacks
device_instance_data	sim/ppc/device.c	/^device_instance_data(device_instance *instance)$/;"	f
device_instance_delete	sim/ppc/device.c	/^device_instance_delete(device_instance *instance)$/;"	f
device_instance_delete_callback	sim/ppc/device_table.h	/^typedef void (device_instance_delete_callback)$/;"	t
device_instance_device	sim/ppc/device.c	/^device_instance_device(device_instance *instance)$/;"	f
device_instance_method	sim/ppc/device_table.h	/^typedef int (device_instance_method)$/;"	t
device_instance_methods	sim/ppc/device_table.h	/^} device_instance_methods;$/;"	t	typeref:struct:_device_instance_methods
device_instance_path	sim/ppc/device.c	/^device_instance_path(device_instance *instance)$/;"	f
device_instance_read	sim/ppc/device.c	/^device_instance_read(device_instance *instance,$/;"	f
device_instance_read_callback	sim/ppc/device_table.h	/^typedef int (device_instance_read_callback)$/;"	t
device_instance_seek	sim/ppc/device.c	/^device_instance_seek(device_instance *instance,$/;"	f
device_instance_seek_callback	sim/ppc/device_table.h	/^typedef int (device_instance_seek_callback)$/;"	t
device_instance_write	sim/ppc/device.c	/^device_instance_write(device_instance *instance,$/;"	f
device_instance_write_callback	sim/ppc/device_table.h	/^typedef int (device_instance_write_callback)$/;"	t
device_interrupt_attach	sim/ppc/device.c	/^device_interrupt_attach(device *me,$/;"	f
device_interrupt_callbacks	sim/ppc/device_table.h	/^} device_interrupt_callbacks;$/;"	t	typeref:struct:_device_interrupt_callbacks
device_interrupt_decode	sim/ppc/device.c	/^device_interrupt_decode(device *me,$/;"	f
device_interrupt_detach	sim/ppc/device.c	/^device_interrupt_detach(device *me,$/;"	f
device_interrupt_edge	sim/ppc/device.c	/^typedef struct _device_interrupt_edge device_interrupt_edge;$/;"	t	typeref:struct:_device_interrupt_edge	file:
device_interrupt_encode	sim/ppc/device.c	/^device_interrupt_encode(device *me,$/;"	f
device_interrupt_event	sim/ppc/device.c	/^device_interrupt_event(device *me,$/;"	f
device_interrupt_event_callback	sim/ppc/device_table.h	/^typedef void (device_interrupt_event_callback)$/;"	t
device_interrupt_port_descriptor	sim/ppc/device_table.h	/^} device_interrupt_port_descriptor;$/;"	t	typeref:struct:_device_interrupt_port_descriptor
device_interrupt_traverse	sim/ppc/device.c	/^device_interrupt_traverse(device *me,$/;"	f
device_interrupt_traverse_function	sim/ppc/device.h	/^typedef void (device_interrupt_traverse_function)$/;"	t
device_io_callbacks	sim/ppc/device_table.h	/^} device_io_callbacks;$/;"	t	typeref:struct:_device_io_callbacks
device_io_read_buffer	sim/ppc/device.c	/^device_io_read_buffer(device *me,$/;"	f
device_io_read_buffer_callback	sim/ppc/device_table.h	/^typedef unsigned (device_io_read_buffer_callback)$/;"	t
device_io_write_buffer	sim/ppc/device.c	/^device_io_write_buffer(device *me,$/;"	f
device_io_write_buffer_callback	sim/ppc/device_table.h	/^typedef unsigned (device_io_write_buffer_callback)$/;"	t
device_ioctl	sim/ppc/device.c	/^device_ioctl(device *me,$/;"	f
device_ioctl_break	sim/ppc/device.h	/^  device_ioctl_break, \/* unsigned_word requested_break *\/$/;"	e	enum:__anon974
device_ioctl_callback	sim/ppc/device_table.h	/^typedef int (device_ioctl_callback)$/;"	t
device_ioctl_change_media	sim/ppc/device.h	/^  device_ioctl_change_media, \/* const char *new_image (possibly NULL) *\/$/;"	e	enum:__anon974
device_ioctl_create_stack	sim/ppc/device.h	/^  device_ioctl_create_stack, \/* unsigned_word *sp, char **argv, char **envp *\/$/;"	e	enum:__anon974
device_ioctl_request	sim/ppc/device.h	/^} device_ioctl_request;$/;"	t	typeref:enum:__anon974
device_ioctl_set_trace	sim/ppc/device.h	/^  device_ioctl_set_trace, \/* void *\/$/;"	e	enum:__anon974
device_mode	gdb/go32-nat.c	/^device_mode (int fd, int raw_p)$/;"	f	file:
device_name	sim/ppc/device.c	/^device_name(device *me)$/;"	f
device_next_property	sim/ppc/device.c	/^device_next_property(const device_property *property)$/;"	f
device_nr_address_cells	sim/ppc/device.c	/^device_nr_address_cells(device *me)$/;"	f
device_nr_size_cells	sim/ppc/device.c	/^device_nr_size_cells(device *me)$/;"	f
device_parent	sim/ppc/device.c	/^device_parent(device *me)$/;"	f
device_path	sim/ppc/device.c	/^device_path(device *me)$/;"	f
device_property	sim/ppc/device.h	/^typedef struct _device_property device_property;$/;"	t	typeref:struct:_device_property
device_property_entry	sim/ppc/device.c	/^typedef struct _device_property_entry device_property_entry;$/;"	t	typeref:struct:_device_property_entry	file:
device_property_type	sim/ppc/device.h	/^} device_property_type;$/;"	t	typeref:enum:__anon973
device_root	sim/ppc/device.c	/^device_root(device *me)$/;"	f
device_set_array_property	sim/ppc/device.c	/^device_set_array_property(device *me,$/;"	f
device_set_ihandle_property	sim/ppc/device.c	/^device_set_ihandle_property(device *me,$/;"	f
device_set_property	sim/ppc/device.c	/^device_set_property(device *me,$/;"	f
device_sibling	sim/ppc/device.c	/^device_sibling(device *me)$/;"	f
device_size_to_attach_size	sim/ppc/device.c	/^device_size_to_attach_size(device *me,$/;"	f
device_size_to_attach_size_callback	sim/ppc/device_table.h	/^typedef int (device_size_to_attach_size_callback)$/;"	t
device_system	sim/ppc/device.c	/^device_system(device *me)$/;"	f
device_table	sim/ppc/device_table.c	/^const device_descriptor *const device_table[] = {$/;"	v
device_trace	sim/ppc/device.c	/^device_trace(device *me)$/;"	f
device_unit	sim/ppc/device.h	/^} device_unit;$/;"	t	typeref:struct:_device_unit
device_unit_address	sim/ppc/device.c	/^device_unit_address(device *me)$/;"	f
device_unit_decode_callback	sim/ppc/device_table.h	/^typedef int (device_unit_decode_callback)$/;"	t
device_unit_encode_callback	sim/ppc/device_table.h	/^typedef int (device_unit_encode_callback)$/;"	t
device_usage	sim/ppc/device.c	/^device_usage(int verbose)$/;"	f
device_usage_callback	sim/ppc/device_table.h	/^typedef void (device_usage_callback)$/;"	t
devices	sim/ppc/psim.c	/^  device *devices;$/;"	m	struct:_psim	file:
devmajor	zlib/contrib/untgz/untgz.c	/^  char devmajor[8];             \/* 329 *\/$/;"	m	struct:tar_header	file:
devminor	zlib/contrib/untgz/untgz.c	/^  char devminor[8];             \/* 337 *\/$/;"	m	struct:tar_header	file:
dexAddSubtractExtendedRegister	sim/aarch64/simulator.c	/^dexAddSubtractExtendedRegister (sim_cpu *cpu)$/;"	f	file:
dexAddSubtractImmediate	sim/aarch64/simulator.c	/^dexAddSubtractImmediate (sim_cpu *cpu)$/;"	f	file:
dexAddSubtractShiftedRegister	sim/aarch64/simulator.c	/^dexAddSubtractShiftedRegister (sim_cpu *cpu)$/;"	f	file:
dexAddSubtractWithCarry	sim/aarch64/simulator.c	/^dexAddSubtractWithCarry (sim_cpu *cpu)$/;"	f	file:
dexAdvSIMD0	sim/aarch64/simulator.c	/^dexAdvSIMD0 (sim_cpu *cpu)$/;"	f	file:
dexAdvSIMD1	sim/aarch64/simulator.c	/^dexAdvSIMD1 (sim_cpu *cpu)$/;"	f	file:
dexBitfieldImmediate	sim/aarch64/simulator.c	/^dexBitfieldImmediate (sim_cpu *cpu)$/;"	f	file:
dexBr	sim/aarch64/simulator.c	/^dexBr (sim_cpu *cpu)$/;"	f	file:
dexBranchImmediate	sim/aarch64/simulator.c	/^dexBranchImmediate (sim_cpu *cpu)$/;"	f	file:
dexBranchRegister	sim/aarch64/simulator.c	/^dexBranchRegister (sim_cpu *cpu)$/;"	f	file:
dexCompareBranchImmediate	sim/aarch64/simulator.c	/^dexCompareBranchImmediate (sim_cpu *cpu)$/;"	f	file:
dexCondBranchImmediate	sim/aarch64/simulator.c	/^dexCondBranchImmediate (sim_cpu *cpu)$/;"	f	file:
dexCondSelect	sim/aarch64/simulator.c	/^dexCondSelect (sim_cpu *cpu)$/;"	f	file:
dexDPImm	sim/aarch64/simulator.c	/^dexDPImm (sim_cpu *cpu)$/;"	f	file:
dexDPReg	sim/aarch64/simulator.c	/^dexDPReg (sim_cpu *cpu)$/;"	f	file:
dexDataProc1Source	sim/aarch64/simulator.c	/^dexDataProc1Source (sim_cpu *cpu)$/;"	f	file:
dexDataProc2Source	sim/aarch64/simulator.c	/^dexDataProc2Source (sim_cpu *cpu)$/;"	f	file:
dexDataProc3Source	sim/aarch64/simulator.c	/^dexDataProc3Source (sim_cpu *cpu)$/;"	f	file:
dexExcpnGen	sim/aarch64/simulator.c	/^dexExcpnGen (sim_cpu *cpu)$/;"	f	file:
dexExtractImmediate	sim/aarch64/simulator.c	/^dexExtractImmediate (sim_cpu *cpu)$/;"	f	file:
dexLdSt	sim/aarch64/simulator.c	/^dexLdSt (sim_cpu *cpu)$/;"	f	file:
dexLoadExclusive	sim/aarch64/simulator.c	/^dexLoadExclusive (sim_cpu *cpu)$/;"	f	file:
dexLoadImmediatePrePost	sim/aarch64/simulator.c	/^dexLoadImmediatePrePost (sim_cpu *cpu)$/;"	f	file:
dexLoadLiteral	sim/aarch64/simulator.c	/^dexLoadLiteral (sim_cpu *cpu)$/;"	f	file:
dexLoadOther	sim/aarch64/simulator.c	/^dexLoadOther (sim_cpu *cpu)$/;"	f	file:
dexLoadRegisterOffset	sim/aarch64/simulator.c	/^dexLoadRegisterOffset (sim_cpu *cpu)$/;"	f	file:
dexLoadUnscaledImmediate	sim/aarch64/simulator.c	/^dexLoadUnscaledImmediate (sim_cpu *cpu)$/;"	f	file:
dexLoadUnsignedImmediate	sim/aarch64/simulator.c	/^dexLoadUnsignedImmediate (sim_cpu *cpu)$/;"	f	file:
dexLogicalImmediate	sim/aarch64/simulator.c	/^dexLogicalImmediate (sim_cpu *cpu)$/;"	f	file:
dexLogicalShiftedRegister	sim/aarch64/simulator.c	/^dexLogicalShiftedRegister (sim_cpu *cpu)$/;"	f	file:
dexMoveWideImmediate	sim/aarch64/simulator.c	/^dexMoveWideImmediate (sim_cpu *cpu)$/;"	f	file:
dexNotify	sim/aarch64/simulator.c	/^dexNotify (sim_cpu *cpu)$/;"	f	file:
dexPCRelAddressing	sim/aarch64/simulator.c	/^dexPCRelAddressing (sim_cpu *cpu)$/;"	f	file:
dexPseudo	sim/aarch64/simulator.c	/^dexPseudo (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPCompare	sim/aarch64/simulator.c	/^dexSimpleFPCompare (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPCondCompare	sim/aarch64/simulator.c	/^dexSimpleFPCondCompare (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPCondSelect	sim/aarch64/simulator.c	/^dexSimpleFPCondSelect (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPDataProc1Source	sim/aarch64/simulator.c	/^dexSimpleFPDataProc1Source (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPDataProc2Source	sim/aarch64/simulator.c	/^dexSimpleFPDataProc2Source (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPDataProc3Source	sim/aarch64/simulator.c	/^dexSimpleFPDataProc3Source (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPFixedConvert	sim/aarch64/simulator.c	/^dexSimpleFPFixedConvert (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPImmediate	sim/aarch64/simulator.c	/^dexSimpleFPImmediate (sim_cpu *cpu)$/;"	f	file:
dexSimpleFPIntegerConvert	sim/aarch64/simulator.c	/^dexSimpleFPIntegerConvert (sim_cpu *cpu)$/;"	f	file:
dexSystem	sim/aarch64/simulator.c	/^dexSystem (sim_cpu *cpu)$/;"	f	file:
dexTestBranchImmediate	sim/aarch64/simulator.c	/^dexTestBranchImmediate (sim_cpu *cpu)$/;"	f	file:
dex_load_store_pair_fp	sim/aarch64/simulator.c	/^dex_load_store_pair_fp (sim_cpu *cpu)$/;"	f	file:
dex_load_store_pair_gr	sim/aarch64/simulator.c	/^dex_load_store_pair_gr (sim_cpu *cpu)$/;"	f	file:
df_to_sf	sim/ppc/dp-bit.c	/^df_to_sf (DFtype arg_a)$/;"	f
df_to_sf	sim/ppc/dp-bit.c	157;"	d	file:
df_to_sf	sim/ppc/dp-bit.c	193;"	d	file:
dfault	include/opcode/cgen.h	/^  const CGEN_ATTR_ENTRY * dfault;$/;"	m	struct:__anon1383
dfield	include/hp-symtab.h	/^  struct dntt_type_field dfield;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_field
dflag	gdb/i386-tdep.c	/^  int dflag;$/;"	m	struct:i386_record_s	file:
dflt	include/hp-symtab.h	/^  unsigned int dflt:		1;$/;"	m	struct:dntt_type_fparam
dfoo	gdb/testsuite/gdb.cp/derivation.cc	/^D::value_type D::dfoo() {$/;"	f	class:D
dfp_pseudo_register_read	gdb/rs6000-tdep.c	/^dfp_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
dfp_pseudo_register_write	gdb/rs6000-tdep.c	/^dfp_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
dfparam	include/hp-symtab.h	/^  struct dntt_type_fparam dfparam;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_fparam
dfriend_class	include/hp-symtab.h	/^  struct dntt_type_friend_class dfriend_class;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_friend_class
dfriend_func	include/hp-symtab.h	/^  struct dntt_type_friend_func dfriend_func;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_friend_func
dfunc	include/hp-symtab.h	/^  struct dntt_type_function dfunc;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_function
dfunc_template	include/hp-symtab.h	/^  struct dntt_type_func_template dfunc_template;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_func_template
dfunctype	include/hp-symtab.h	/^  struct dntt_type_functype dfunctype;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_functype
dgeneric	include/hp-symtab.h	/^  struct dntt_type_generic dgeneric;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_generic
dgenfield	include/hp-symtab.h	/^  struct dntt_type_genfield dgenfield;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_genfield
dgettext	bfd/hosts/alphavms.h	57;"	d
dgettext	bfd/sysdep.h	215;"	d
dgettext	gdb/gnulib/import/gettext.h	68;"	d
dgettext	gdb/gnulib/import/gettext.h	69;"	d
dgettext	intl/intl-compat.c	/^dgettext (domainname, msgid)$/;"	f
dgettext	intl/intl-compat.c	39;"	d	file:
dgettext	intl/libgnuintl.h	/^static inline char *dgettext (const char *__domainname, const char *__msgid)$/;"	f
dgettext	intl/libgnuintl.h	154;"	d
dgettext	opcodes/opintl.h	51;"	d
dh_reg	opcodes/i386-dis.c	/^  dh_reg,$/;"	e	enum:__anon42	file:
di	libiberty/safe-ctype.c	128;"	d	file:
di_reg	opcodes/i386-dis.c	/^  di_reg,$/;"	e	enum:__anon42	file:
diagnose_perf_event_open_fail	gdb/nat/linux-btrace.c	/^diagnose_perf_event_open_fail ()$/;"	f	file:
dialect	opcodes/ppc-dis.c	/^  ppc_cpu_t dialect;$/;"	m	struct:dis_private	file:
dicos_init_abi	gdb/dicos-tdep.c	/^dicos_init_abi (struct gdbarch *gdbarch)$/;"	f
dicos_load_module_p	gdb/dicos-tdep.c	/^dicos_load_module_p (bfd *abfd, int header_size)$/;"	f
dict	gdb/block.h	/^  struct dictionary *dict;$/;"	m	struct:block	typeref:struct:block::dictionary
dict	gdb/dictionary.h	/^  const struct dictionary *dict;$/;"	m	struct:dict_iterator	typeref:struct:dict_iterator::dictionary
dict	gdb/python/py-event.h	/^  PyObject *dict;$/;"	m	struct:__anon2074
dict	gdb/python/py-objfile.c	/^  PyObject *dict;$/;"	m	struct:__anon2073	file:
dict	gdb/python/py-progspace.c	/^  PyObject *dict;$/;"	m	struct:__anon2078	file:
dict	gdb/python/py-type.c	/^  PyObject *dict;$/;"	m	struct:pyty_field_object	file:
dictId	zlib/example.c	/^uLong dictId; \/* Adler32 value of the dictionary *\/$/;"	v
dictId	zlib/test/example.c	/^static uLong dictId;    \/* Adler32 value of the dictionary *\/$/;"	v	file:
dict_add_pending	gdb/dictionary.c	/^dict_add_pending (struct dictionary *dict, const struct pending *symbol_list)$/;"	f
dict_add_symbol	gdb/dictionary.c	/^dict_add_symbol (struct dictionary *dict, struct symbol *sym)$/;"	f
dict_create_hashed	gdb/dictionary.c	/^dict_create_hashed (struct obstack *obstack,$/;"	f
dict_create_hashed_expandable	gdb/dictionary.c	/^dict_create_hashed_expandable (enum language language)$/;"	f
dict_create_linear	gdb/dictionary.c	/^dict_create_linear (struct obstack *obstack,$/;"	f
dict_create_linear_expandable	gdb/dictionary.c	/^dict_create_linear_expandable (enum language language)$/;"	f
dict_empty	gdb/dictionary.c	/^dict_empty (struct dictionary *dict)$/;"	f
dict_free	gdb/dictionary.c	/^dict_free (struct dictionary *dict)$/;"	f
dict_hashed_expandable_vector	gdb/dictionary.c	/^static const struct dict_vector dict_hashed_expandable_vector =$/;"	v	typeref:struct:dict_vector	file:
dict_hashed_vector	gdb/dictionary.c	/^static const struct dict_vector dict_hashed_vector =$/;"	v	typeref:struct:dict_vector	file:
dict_iter	gdb/block.h	/^  struct dict_iterator dict_iter;$/;"	m	struct:block_iterator	typeref:struct:block_iterator::dict_iterator
dict_iter_match_first	gdb/dictionary.c	/^dict_iter_match_first (const struct dictionary *dict,$/;"	f
dict_iter_match_next	gdb/dictionary.c	/^dict_iter_match_next (const lookup_name_info &name,$/;"	f
dict_iterator	gdb/dictionary.h	/^struct dict_iterator$/;"	s
dict_iterator_first	gdb/dictionary.c	/^dict_iterator_first (const struct dictionary *dict,$/;"	f
dict_iterator_next	gdb/dictionary.c	/^dict_iterator_next (struct dict_iterator *iterator)$/;"	f
dict_linear_expandable_vector	gdb/dictionary.c	/^static const struct dict_vector dict_linear_expandable_vector =$/;"	v	typeref:struct:dict_vector	file:
dict_linear_vector	gdb/dictionary.c	/^static const struct dict_vector dict_linear_vector =$/;"	v	typeref:struct:dict_vector	file:
dict_size	gdb/dictionary.c	/^dict_size (const struct dictionary *dict)$/;"	f
dict_struct	bfd/doc/chew.c	/^struct dict_struct$/;"	s	file:
dict_type	bfd/doc/chew.c	/^typedef struct dict_struct dict_type;$/;"	t	typeref:struct:dict_struct	file:
dict_type	gdb/dictionary.c	/^enum dict_type$/;"	g	file:
dict_vector	gdb/dictionary.c	/^struct dict_vector$/;"	s	file:
dictionary	gdb/dictionary.c	/^struct dictionary$/;"	s	file:
dictionary	zlib/example.c	/^const char dictionary[] = "hello";$/;"	v
dictionary	zlib/test/example.c	/^static const char dictionary[] = "hello";$/;"	v	file:
dictionary_hashed	gdb/dictionary.c	/^struct dictionary_hashed$/;"	s	file:
dictionary_hashed_expandable	gdb/dictionary.c	/^struct dictionary_hashed_expandable$/;"	s	file:
dictionary_linear	gdb/dictionary.c	/^struct dictionary_linear$/;"	s	file:
dictionary_linear_expandable	gdb/dictionary.c	/^struct dictionary_linear_expandable$/;"	s	file:
did_jump	sim/bfin/bfin-sim.h	/^  bool did_jump;$/;"	m	struct:bfin_cpu_state
die	bfd/doc/chew.c	/^die (msg)$/;"	f	file:
die	gdb/dwarf2read.c	/^  struct die_info *die;$/;"	m	struct:delayed_method_info	typeref:struct:delayed_method_info::die_info	file:
die104	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^die104:$/;"	l
die10a	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^die10a:$/;"	l
die149	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die149:	.uleb128 0x16		\/* DW_TAG_variable *\/$/;"	l
die210	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^die210:$/;"	l
die215	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^die215:$/;"	l
die21b	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^die21b:$/;"	l
die221	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^die221:$/;"	l
die29	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^die29:$/;"	l
die29	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die29:	.uleb128 0x2		\/* DW_TAG_namespace *\/$/;"	l
die2d	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die2d:$/;"	l
die32	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die32:	.uleb128 0x3		\/* DW_TAG_class_type *\/$/;"	l
die36	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die36:	.uleb128 0x4		\/* DW_TAG_typedef *\/$/;"	l
die3f	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die3f:	.uleb128 0x5		\/* DW_TAG_variable *\/$/;"	l
die4e	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die4e:	.uleb128 0x5		\/* DW_TAG_variable *\/$/;"	l
die4e	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die4e:$/;"	l
die5c	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die5c:$/;"	l
die5e	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die5e:	.uleb128 0x6		\/* DW_TAG_class_type *\/$/;"	l
die6a	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die6a:	.uleb128 0x7		\/* DW_TAG_subprogram *\/$/;"	l
die6b	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^die6b:$/;"	l
die6b	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die6b:$/;"	l
die71	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die71:	.uleb128 0x8		\/* DW_TAG_formal_parameter *\/$/;"	l
die72	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^die72:$/;"	l
die72	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die72:$/;"	l
die77	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die77:	.uleb128 0x9		\/* DW_TAG_formal_parameter *\/$/;"	l
die78	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die78:$/;"	l
die7e	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die7e:	.uleb128 0xa		\/* DW_TAG_pointer_type *\/$/;"	l
die7e	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^die7e:$/;"	l
die84	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die84:	.uleb128 0xb		\/* DW_TAG_subroutine_type *\/$/;"	l
die89	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die89:	.uleb128 0x9		\/* DW_TAG_formal_parameter *\/$/;"	l
die8f	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die8f:	.uleb128 0xa		\/* DW_TAG_pointer_type *\/$/;"	l
die95	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die95:	.uleb128 0xc		\/* DW_TAG_subprogram *\/$/;"	l
die9f	gdb/testsuite/gdb.dwarf2/pr11465.S	/^die9f:	.uleb128 0xd		\/* DW_TAG_formal_parameter *\/$/;"	l
die_child	gdb/dwarf2read.c	/^    struct partial_die_info *die_child = nullptr;$/;"	m	struct:allocate_on_obstack	typeref:struct:allocate_on_obstack::partial_die_info	file:
die_containing_type	gdb/dwarf2read.c	/^die_containing_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
die_descriptive_type	gdb/dwarf2read.c	/^die_descriptive_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
die_eq	gdb/dwarf2read.c	/^die_eq (const void *item_lhs, const void *item_rhs)$/;"	f	file:
die_hash	gdb/dwarf2read.c	/^  htab_t die_hash = nullptr;$/;"	m	struct:dwarf2_cu	file:
die_hash	gdb/dwarf2read.c	/^die_hash (const void *item)$/;"	f	file:
die_info	bfd/dwarf1.c	/^struct die_info$/;"	s	file:
die_info	gdb/dwarf2read.c	/^struct die_info$/;"	s	file:
die_is_declaration	gdb/dwarf2read.c	/^die_is_declaration (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
die_needs_namespace	gdb/dwarf2read.c	/^die_needs_namespace (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
die_parent	gdb/dwarf2read.c	/^    struct partial_die_info *die_parent = nullptr;$/;"	m	struct:allocate_on_obstack	typeref:struct:allocate_on_obstack::partial_die_info	file:
die_reader_func_ftype	gdb/dwarf2read.c	/^typedef void (die_reader_func_ftype) (const struct die_reader_specs *reader,$/;"	t	file:
die_reader_specs	gdb/dwarf2read.c	/^struct die_reader_specs$/;"	s	file:
die_sect_off	gdb/dwarf2expr.h	/^      sect_offset die_sect_off;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1705
die_section	gdb/dwarf2read.c	/^  struct dwarf2_section_info *die_section;$/;"	m	struct:die_reader_specs	typeref:struct:die_reader_specs::dwarf2_section_info	file:
die_sibling	gdb/dwarf2read.c	/^    struct partial_die_info *die_sibling = nullptr;$/;"	m	struct:allocate_on_obstack	typeref:struct:allocate_on_obstack::partial_die_info	file:
die_specification	gdb/dwarf2read.c	/^die_specification (struct die_info *die, struct dwarf2_cu **spec_cu)$/;"	f	file:
die_type	gdb/dwarf2read.c	/^die_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
diea9	gdb/testsuite/gdb.dwarf2/pr11465.S	/^diea9:	.uleb128 0x9		\/* DW_TAG_formal_parameter *\/$/;"	l
dieaf	gdb/testsuite/gdb.dwarf2/pr11465.S	/^dieaf:	.uleb128 0xe		\/* DW_TAG_const_type *\/$/;"	l
dieb	gdb/testsuite/gdb.dwarf2/dw2-dos-drive.S	/^dieb:$/;"	l
dieb	gdb/testsuite/gdb.dwarf2/dw2-empty-pc-range.S	/^dieb:$/;"	l
dieb	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^dieb:$/;"	l
dieb	gdb/testsuite/gdb.dwarf2/pr11465.S	/^dieb:	.uleb128 0x1		\/* DW_TAG_compile_unit *\/$/;"	l
dieb4	gdb/testsuite/gdb.dwarf2/pr11465.S	/^dieb4:	.uleb128 0xf		\/* DW_TAG_subprogram *\/$/;"	l
diec9	gdb/testsuite/gdb.dwarf2/pr11465.S	/^diec9:	.uleb128 0x10		\/* DW_TAG_subprogram *\/$/;"	l
died1	gdb/testsuite/gdb.dwarf2/pr11465.S	/^died1:	.uleb128 0x10		\/* DW_TAG_formal_parameter *\/$/;"	l
dieda	gdb/testsuite/gdb.dwarf2/pr11465.S	/^dieda:	.uleb128 0x11		\/* DW_TAG_subprogram *\/$/;"	l
dief2	gdb/testsuite/gdb.dwarf2/pr11465.S	/^dief2:	.uleb128 0x12		\/* DW_TAG_base_type *\/$/;"	l
diefe	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^diefe:$/;"	l
dies	gdb/dwarf2read.c	/^  struct die_info *dies = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::die_info	file:
diff	bfd/elf32-m68k.c	/^  struct elf_m68k_got *diff;$/;"	m	struct:elf_m68k_can_merge_gots_arg	typeref:struct:elf_m68k_can_merge_gots_arg::elf_m68k_got	file:
different	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^different (int val)$/;"	f	file:
different	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^different (int val)$/;"	f	file:
different	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^different:$/;"	l
digit	gdb/testsuite/gdb.base/bigcore.c	/^const char digit[] = "0123456789abcdefghijklmnopqrstuvwxyz";$/;"	v
digit_to_int	gdb/common/common-utils.c	/^digit_to_int (unsigned char c)$/;"	f	file:
digits	include/vms/dsc.h	/^  unsigned char digits;$/;"	m	struct:vms_dsc_nca
digits	libdecnumber/decContext.h	/^    int32_t  digits;		   \/* working precision 	      *\/$/;"	m	struct:__anon83
digits	libdecnumber/decNumber.h	/^    int32_t digits;	 \/* Count of digits in the coefficient; >0    *\/$/;"	m	struct:__anon82
digs	bfd/srec.c	/^static const char digs[] = "0123456789ABCDEF";$/;"	v	file:
digs	bfd/tekhex.c	/^static const char digs[] = "0123456789ABCDEF";$/;"	v	file:
digs	bfd/verilog.c	/^static const char digs[] = "0123456789ABCDEF";$/;"	v	file:
dimax	sim/testsuite/sim/aarch64/fcvtl.s	/^dimax:$/;"	l
dimax	sim/testsuite/sim/aarch64/fcvtz.s	/^dimax:$/;"	l
dimct	include/vms/dsc.h	/^  unsigned char dimct;$/;"	m	struct:vms_dsc_nca
dimin	sim/testsuite/sim/aarch64/fcvtl.s	/^dimin:$/;"	l
dimin	sim/testsuite/sim/aarch64/fcvtz.s	/^dimin:$/;"	l
dinfo	gdb/guile/scm-disasm.c	/^  gdbscm_disassembler *dinfo;$/;"	m	struct:gdbscm_disasm_read_data	file:
dinfo	sim/erc32/func.c	/^struct disassemble_info dinfo;$/;"	v	typeref:struct:disassemble_info
ding	readline/compat.c	/^ding ()$/;"	f
dinheritance	include/hp-symtab.h	/^  struct dntt_type_inheritance dinheritance;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_inheritance
dip_prefix	gdb/cris-tdep.c	/^dip_prefix (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
dir	bfd/dwarf2.c	/^  unsigned int		dir;$/;"	m	struct:fileinfo	file:
dir	gdb/testsuite/gdb.base/set-cwd.c	/^static char dir[4096];$/;"	v	file:
dir	sim/bfin/dv-bfin_gpio2.c	/^  bu16 dir;$/;"	m	struct:bfin_gpio	file:
dir	sim/igen/table.h	/^  char *dir;$/;"	m	struct:_table_include
dir	sim/ppc/table.h	/^  char *dir;$/;"	m	struct:_table_include
dir_info_t	gdb/gnulib/import/fchdir.c	/^} dir_info_t;$/;"	t	typeref:struct:__anon1815	file:
dir_len	gdb/gnulib/import/dirname-lgpl.c	/^dir_len (char const *file)$/;"	f
dir_loc	include/som/internal.h	/^  unsigned int dir_loc;$/;"	m	struct:som_lst_header
dir_loc	include/som/lst.h	/^  unsigned char dir_loc[4];$/;"	m	struct:som_external_lst_header
dir_name_mask	gdb/gnulib/import/dirent-private.h	/^  char dir_name_mask[1];$/;"	m	struct:gl_directory
dir_names	bfd/peXXigen.c	/^static char * dir_names[IMAGE_NUMBEROF_DIRECTORY_ENTRIES] =$/;"	v	file:
direct	zlib/gzguts.h	/^    int direct;             \/* 0 if processing gzip, 1 if transparent *\/$/;"	m	struct:__anon985
direct_abs_decl	gdb/c-exp.y	/^direct_abs_decl: '(' abs_decl ')'$/;"	l
direct_abs_decl	gdb/f-exp.y	/^direct_abs_decl: '(' abs_decl ')'$/;"	l
direct_access	sim/igen/igen.h	/^  int direct_access;$/;"	m	struct:_igen_gen_options
direct_calls	bfd/elf-m10300.c	/^  unsigned int direct_calls;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
direct_calls	bfd/elf32-cr16.c	/^  unsigned int direct_calls;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
direct_code	bfd/elf32-m68hc11.c	/^  unsigned char direct_code;$/;"	m	struct:m68hc11_direct_relax	file:
direct_store_storage_interrupt	sim/ppc/interrupts.h	/^  direct_store_storage_interrupt,$/;"	e	enum:__anon955
direction	bfd/bfd-in2.h	/^  ENUM_BITFIELD (bfd_direction) direction : 2;$/;"	m	struct:bfd
direction	readline/rlprivate.h	/^  int direction;$/;"	m	struct:__rl_search_context
direction	sim/common/hw-ports.h	/^  port_direction direction;$/;"	m	struct:hw_port_descriptor
direction	sim/ppc/device_table.h	/^  port_direction direction;$/;"	m	struct:_device_interrupt_port_descriptor
directory	bfd/peXXigen.c	/^    struct rsrc_directory * directory;$/;"	m	union:rsrc_entry::__anon1058	typeref:struct:rsrc_entry::__anon1058::rsrc_directory	file:
directory_command	gdb/source.c	/^directory_command (const char *dirname, int from_tty)$/;"	f	file:
directory_name	bfd/syms.c	/^  char *directory_name;$/;"	m	struct:indexentry	file:
directory_switch	gdb/source.c	/^directory_switch (const char *dirname, int from_tty)$/;"	f
dirent	gdb/gnulib/import/dirent.in.h	/^struct dirent$/;"	s
dirent	readline/posixdir.h	44;"	d
dirent	sim/ppc/emul_netbsd.c	67;"	d	file:
dirent	sim/ppc/emul_unix.c	115;"	d	file:
direxists	gdb/gnulib/import/tempname.c	/^direxists (const char *dir)$/;"	f	file:
dirfd	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (dirfd);$/;"	v
dirfd	gdb/gnulib/import/dirent.in.h	/^static inline int (dirfd) (DIR *dp) { return dirfd (dp); }$/;"	f
dirfd	gdb/gnulib/import/dirent.in.h	156;"	d
dirfd	gdb/gnulib/import/dirent.in.h	157;"	d
dirfd	gdb/gnulib/import/dirent.in.h	173;"	d
dirfd	gdb/gnulib/import/dirent.in.h	182;"	d
dirfd	gdb/gnulib/import/dirfd.c	/^dirfd (DIR *dir_p)$/;"	f
dirname	gdb/psympriv.h	/^  const char *dirname;$/;"	m	struct:partial_symtab
dirname	gdb/symtab.h	/^  const char *dirname;$/;"	m	struct:compunit_symtab
dirname	intl/gettextP.h	/^  char *dirname;$/;"	m	struct:binding
dirnames_to_char_ptr_vec	gdb/common/gdb_vecs.c	/^dirnames_to_char_ptr_vec (const char *dirnames)$/;"	f	class:gdb
dirnames_to_char_ptr_vec_append	gdb/common/gdb_vecs.c	/^dirnames_to_char_ptr_vec_append$/;"	f
dirp	gdb/gnulib/import/dirfd.c	/^  DIR *dirp;$/;"	m	struct:dirp_fd_list	file:
dirp_fd_list	gdb/gnulib/import/dirfd.c	/^static struct dirp_fd_list$/;"	s	file:
dirp_fd_start	gdb/gnulib/import/dirfd.c	/^} *dirp_fd_start = NULL;$/;"	v	typeref:struct:dirp_fd_list	file:
dirs	bfd/dwarf2.c	/^  char **		dirs;$/;"	m	struct:line_info_table	file:
dirs	gdb/gnulib/import/fchdir.c	/^static dir_info_t *dirs;$/;"	v	file:
dirs_allocated	gdb/gnulib/import/fchdir.c	/^static size_t dirs_allocated;$/;"	v	file:
dirty	sim/frv/cache.h	/^  char  dirty;  \/* line has been written to since last stored?  *\/$/;"	m	struct:__anon242
dis	opcodes/rl78-dis.c	/^  disassemble_info * dis;$/;"	m	struct:__anon29	file:
dis	opcodes/rx-dis.c	/^  disassemble_info * dis;$/;"	m	struct:__anon16	file:
dis386	opcodes/i386-dis.c	/^static const struct dis386 dis386[] = {$/;"	v	typeref:struct:dis386	file:
dis386	opcodes/i386-dis.c	/^struct dis386 {$/;"	s	file:
dis386_twobyte	opcodes/i386-dis.c	/^static const struct dis386 dis386_twobyte[] = {$/;"	v	typeref:struct:dis386	file:
dis_2_short	opcodes/d10v-dis.c	/^dis_2_short (unsigned long insn,$/;"	f	file:
dis_algn_expt	sim/bfin/bfin-sim.h	/^  int dis_algn_expt;$/;"	m	struct:bfin_cpu_state
dis_asm_memory_error	gdb/disasm.c	/^gdb_disassembler::dis_asm_memory_error (int err, bfd_vma memaddr,$/;"	f	class:gdb_disassembler
dis_asm_print_address	gdb/disasm.c	/^gdb_disassembler::dis_asm_print_address (bfd_vma addr,$/;"	f	class:gdb_disassembler
dis_asm_read_memory	gdb/disasm.c	/^gdb_disassembler::dis_asm_read_memory (bfd_vma memaddr, gdb_byte *myaddr,$/;"	f	class:gdb_disassembler
dis_bfd	sim/common/sim-trace.h	/^  struct bfd *dis_bfd;$/;"	m	struct:_trace_data	typeref:struct:_trace_data::bfd
dis_branch	include/dis-asm.h	/^  dis_branch,			\/* Unconditional branch.  *\/$/;"	e	enum:dis_insn_type
dis_condbranch	include/dis-asm.h	/^  dis_condbranch,		\/* Conditional branch.  *\/$/;"	e	enum:dis_insn_type
dis_condjsr	include/dis-asm.h	/^  dis_condjsr,			\/* Conditional jump to subroutine.  *\/$/;"	e	enum:dis_insn_type
dis_dref	include/dis-asm.h	/^  dis_dref,			\/* Data reference instruction.  *\/$/;"	e	enum:dis_insn_type
dis_dref2	include/dis-asm.h	/^  dis_dref2			\/* Two data references in instruction.  *\/$/;"	e	enum:dis_insn_type
dis_hash	include/opcode/cgen.h	/^  unsigned int (* dis_hash) (const char *, CGEN_INSN_INT);$/;"	m	struct:cgen_cpu_desc
dis_hash_insn	opcodes/epiphany-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/fr30-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/frv-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/ip2k-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/iq2000-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/lm32-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/m32c-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/m32r-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/mep-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/mt-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/or1k-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/xc16x-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn	opcodes/xstormy16-opc.c	/^dis_hash_insn (const char *buf ATTRIBUTE_UNUSED,$/;"	f	file:
dis_hash_insn_p	opcodes/epiphany-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/fr30-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/frv-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/ip2k-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/iq2000-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/lm32-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/m32c-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/m32r-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/mep-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/mt-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/or1k-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/xc16x-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_insn_p	opcodes/xstormy16-opc.c	/^dis_hash_insn_p (const CGEN_INSN *insn)$/;"	f	file:
dis_hash_p	include/opcode/cgen.h	/^  int (* dis_hash_p) (const CGEN_INSN *);$/;"	m	struct:cgen_cpu_desc
dis_hash_size	include/opcode/cgen.h	/^  unsigned int dis_hash_size;$/;"	m	struct:cgen_cpu_desc
dis_hash_table	include/opcode/cgen.h	/^  CGEN_INSN_LIST **dis_hash_table;$/;"	m	struct:cgen_cpu_desc
dis_hash_table_entries	include/opcode/cgen.h	/^  CGEN_INSN_LIST *dis_hash_table_entries;$/;"	m	struct:cgen_cpu_desc
dis_info	include/opcode/cgen.h	/^  void *dis_info;$/;"	m	struct:__anon1386
dis_info	opcodes/ns32k-dis.c	/^static disassemble_info *dis_info;$/;"	v	file:
dis_info	sim/common/sim-trace.h	/^  disassemble_info dis_info;$/;"	m	struct:_trace_data
dis_insn_type	include/dis-asm.h	/^enum dis_insn_type$/;"	g
dis_jsr	include/dis-asm.h	/^  dis_jsr,			\/* Jump to subroutine.  *\/$/;"	e	enum:dis_insn_type
dis_line_entry	gdb/disasm.c	/^struct dis_line_entry$/;"	s	file:
dis_long	opcodes/d10v-dis.c	/^dis_long (unsigned long insn,$/;"	f	file:
dis_mem	sim/erc32/func.c	/^dis_mem(addr, len, info)$/;"	f
dis_nonbranch	include/dis-asm.h	/^  dis_nonbranch,		\/* Not a branch instruction.  *\/$/;"	e	enum:dis_insn_type
dis_noninsn	include/dis-asm.h	/^  dis_noninsn,			\/* Not a valid instruction.  *\/$/;"	e	enum:dis_insn_type
dis_one_arg	opcodes/loongarch-dis.c	/^dis_one_arg (char esc1, char esc2, const char *bit_field,$/;"	f	file:
dis_printf	sim/common/sim-trace.c	/^dis_printf (SIM_CPU *cpu, const char *fmt, ...)$/;"	f	file:
dis_private	opcodes/i386-dis.c	/^struct dis_private {$/;"	s	file:
dis_private	opcodes/ppc-dis.c	/^struct dis_private$/;"	s	file:
dis_private	opcodes/xtensa-dis.c	/^struct dis_private$/;"	s	file:
dis_read	sim/common/sim-trace.c	/^dis_read (bfd_vma memaddr, bfd_byte *myaddr, unsigned int length,$/;"	f	file:
dis_table	opcodes/ia64-asmtab.c	/^static const char dis_table[] = {$/;"	v	file:
disable	gdb/dtrace-probe.c	/^dtrace_probe::disable ()$/;"	f	class:dtrace_probe
disable	gdb/probe.h	/^  virtual void disable ()$/;"	f	class:probe
disable	gdb/ser-go32.c	238;"	d	file:
disable-matcher!	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (disable-matcher!)$/;"	f
disable_async_io	gdb/gdbserver/remote-utils.c	/^disable_async_io (void)$/;"	f
disable_breakpoint	gdb/breakpoint.c	/^disable_breakpoint (struct breakpoint *bpt)$/;"	f
disable_breakpoints_before_startup	gdb/breakpoint.c	/^disable_breakpoints_before_startup (void)$/;"	f
disable_breakpoints_in_freed_objfile	gdb/breakpoint.c	/^disable_breakpoints_in_freed_objfile (struct objfile *objfile)$/;"	f	file:
disable_breakpoints_in_shlibs	gdb/breakpoint.c	/^disable_breakpoints_in_shlibs (void)$/;"	f
disable_breakpoints_in_unloaded_shlib	gdb/breakpoint.c	/^disable_breakpoints_in_unloaded_shlib (struct so_list *solib)$/;"	f	file:
disable_btrace	gdb/gdbserver/target.h	/^  int (*disable_btrace) (struct btrace_target_info *tinfo);$/;"	m	struct:target_ops
disable_btrace	gdb/remote.c	/^remote_target::disable_btrace (struct btrace_target_info *tinfo)$/;"	f	class:remote_target
disable_btrace	gdb/target-delegates.c	/^debug_target::disable_btrace (struct btrace_target_info *arg0)$/;"	f	class:debug_target
disable_btrace	gdb/target-delegates.c	/^dummy_target::disable_btrace (struct btrace_target_info *arg0)$/;"	f	class:dummy_target
disable_btrace	gdb/target-delegates.c	/^target_ops::disable_btrace (struct btrace_target_info *arg0)$/;"	f	class:target_ops
disable_btrace	gdb/x86-linux-nat.c	/^x86_linux_nat_target::disable_btrace (struct btrace_target_info *tinfo)$/;"	f	class:x86_linux_nat_target
disable_buffer	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::disable_buffer()$/;"	f	class:gzfilebuf
disable_command	gdb/breakpoint.c	/^disable_command (const char *args, int from_tty)$/;"	f	file:
disable_current_display	gdb/printcmd.c	/^disable_current_display (void)$/;"	f
disable_display	gdb/printcmd.c	/^disable_display (int num)$/;"	f
disable_display_command	gdb/printcmd.c	/^disable_display_command (const char *args, int from_tty)$/;"	f	file:
disable_interrupt	gdb/cris-tdep.c	/^  int   disable_interrupt;$/;"	m	struct:instruction_environment	file:
disable_le_transition	bfd/elfxx-tilegx.c	/^  bfd_boolean disable_le_transition;$/;"	m	struct:tilegx_elf_link_hash_table	file:
disable_lookup_function	gdb/testsuite/gdb.python/py-prettyprint.py	/^def disable_lookup_function ():$/;"	f
disable_mem_command	gdb/memattr.c	/^disable_mem_command (const char *args, int from_tty)$/;"	f	file:
disable_overlay_breakpoints	gdb/breakpoint.c	/^disable_overlay_breakpoints (void)$/;"	f
disable_packet_Tthread	gdb/gdbserver/server.c	/^int disable_packet_Tthread;$/;"	v
disable_packet_qC	gdb/gdbserver/server.c	/^int disable_packet_qC;$/;"	v
disable_packet_qfThreadInfo	gdb/gdbserver/server.c	/^int disable_packet_qfThreadInfo;$/;"	v
disable_packet_vCont	gdb/gdbserver/server.c	/^int disable_packet_vCont;$/;"	v
disable_probes_command	gdb/probe.c	/^disable_probes_command (const char *arg, int from_tty)$/;"	f	file:
disable_probes_interface_cleanup	gdb/solib-svr4.c	/^disable_probes_interface_cleanup (void *arg)$/;"	f	file:
disable_randomization	gdb/gdbserver/server.h	/^  int disable_randomization = 0;$/;"	m	struct:client_state
disable_randomization	gdb/infrun.c	/^int disable_randomization = 1;$/;"	v
disable_regset	gdb/gdbserver/linux-low.c	/^disable_regset (struct regsets_info *info, struct regset_info *regset)$/;"	f	file:
disable_target_specific_optimizations	include/bfdlink.h	/^  signed int disable_target_specific_optimizations;$/;"	m	struct:bfd_link_info
disable_thread_event_reporting	gdb/gdbserver/thread-db.c	/^disable_thread_event_reporting (struct process_info *proc)$/;"	f	file:
disable_thread_events	gdb/infrun.c	/^disable_thread_events (void *arg)$/;"	f	file:
disable_trace_command	gdb/breakpoint.c	/^disable_trace_command (const char *args, int from_tty)$/;"	f	file:
disable_tracepoint	gdb/remote.c	/^remote_target::disable_tracepoint (struct bp_location *location)$/;"	f	class:remote_target
disable_tracepoint	gdb/target-delegates.c	/^debug_target::disable_tracepoint (struct bp_location *arg0)$/;"	f	class:debug_target
disable_tracepoint	gdb/target-delegates.c	/^dummy_target::disable_tracepoint (struct bp_location *arg0)$/;"	f	class:dummy_target
disable_tracepoint	gdb/target-delegates.c	/^target_ops::disable_tracepoint (struct bp_location *arg0)$/;"	f	class:target_ops
disable_watchpoints_before_interactive_call_start	gdb/breakpoint.c	/^disable_watchpoints_before_interactive_call_start (void)$/;"	f
disabled	sim/erc32/erc32.c	/^    init, disabled, enabled, stopped$/;"	e	enum:wdog_type	file:
disabled_regsets	gdb/gdbserver/linux-low.h	/^  char *disabled_regsets;$/;"	m	struct:regsets_info
disablelist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *disablelist;$/;"	v	typeref:struct:cmd_list_element
disas	sim/arm/wrapper.c	/^int disas = 0;$/;"	v
disasm_functions	gdb/guile/scm-disasm.c	/^static const scheme_function disasm_functions[] =$/;"	v	file:
disasm_insn	gdb/disasm.h	/^struct disasm_insn$/;"	s
disasm_options_t	include/dis-asm.h	/^} disasm_options_t;$/;"	t	typeref:struct:__anon1616
disassem_class0	opcodes/visium-dis.c	/^disassem_class0 (disassemble_info *info, unsigned int ins)$/;"	f	file:
disassem_class1	opcodes/visium-dis.c	/^disassem_class1 (disassemble_info *info, unsigned int ins)$/;"	f	file:
disassem_class2	opcodes/visium-dis.c	/^disassem_class2 (disassemble_info *info, unsigned int ins)$/;"	f	file:
disassem_class3	opcodes/visium-dis.c	/^disassem_class3 (disassemble_info *info, unsigned int ins)$/;"	f	file:
disassemble	opcodes/m10200-dis.c	/^disassemble (bfd_vma memaddr,$/;"	f	file:
disassemble	opcodes/m10300-dis.c	/^disassemble (bfd_vma memaddr,$/;"	f	file:
disassemble	opcodes/v850-dis.c	/^disassemble (bfd_vma memaddr,$/;"	f	file:
disassemble	sim/rl78/main.c	/^static int disassemble = 0;$/;"	v	file:
disassemble	sim/rx/main.c	/^static int disassemble = 0;$/;"	v	file:
disassemble_command	gdb/cli/cli-cmds.c	/^disassemble_command (const char *arg, int from_tty)$/;"	f	file:
disassemble_current_function	gdb/cli/cli-cmds.c	/^disassemble_current_function (gdb_disassembly_flags flags)$/;"	f	file:
disassemble_dwarf_expression	gdb/dwarf2loc.c	/^disassemble_dwarf_expression (struct ui_file *stream,$/;"	f	file:
disassemble_fn	opcodes/nds32-dis.c	/^  disassembler_ftype disassemble_fn;$/;"	m	struct:objdump_disasm_info	file:
disassemble_info	gdb/spu-tdep.c	/^struct spu_dis_asm_info : disassemble_info$/;"	s	file:
disassemble_info	include/dis-asm.h	/^typedef struct disassemble_info$/;"	s
disassemble_info	include/dis-asm.h	/^} disassemble_info;$/;"	t	typeref:struct:disassemble_info
disassemble_init_for_target	opcodes/disassemble.c	/^disassemble_init_for_target (struct disassemble_info * info)$/;"	f
disassemble_init_powerpc	opcodes/ppc-dis.c	/^disassemble_init_powerpc (struct disassemble_info *info)$/;"	f
disassemble_init_s390	opcodes/s390-dis.c	/^disassemble_init_s390 (struct disassemble_info *info)$/;"	f
disassemble_init_wasm32	opcodes/wasm32-dis.c	/^disassemble_init_wasm32 (struct disassemble_info *info)$/;"	f
disassemble_next_line	gdb/stack.c	/^static enum auto_boolean disassemble_next_line;$/;"	v	typeref:enum:auto_boolean	file:
disassemble_one	opcodes/loongarch-dis.c	/^disassemble_one (insn_t insn, struct disassemble_info *info)$/;"	f	file:
disassembler	opcodes/disassemble.c	/^disassembler (enum bfd_architecture a,$/;"	f
disassembler	sim/common/cgen-cpu.h	/^  CGEN_DISASSEMBLER *disassembler;$/;"	m	struct:__anon627
disassembler	sim/common/sim-trace.h	/^  disassembler_ftype disassembler;$/;"	m	struct:_trace_data
disassembler_ftype	include/dis-asm.h	/^typedef int (*disassembler_ftype) (bfd_vma, disassemble_info *);$/;"	t
disassembler_needs_relocs	include/dis-asm.h	/^  bfd_boolean disassembler_needs_relocs;$/;"	m	struct:disassemble_info
disassembler_options	gdb/gdbarch.c	/^  char ** disassembler_options;$/;"	m	struct:gdbarch	file:
disassembler_options	include/dis-asm.h	/^  const char *disassembler_options;$/;"	m	struct:disassemble_info
disassembler_options_arm	opcodes/arm-dis.c	/^disassembler_options_arm (void)$/;"	f
disassembler_options_cmp	opcodes/disassemble.c	/^disassembler_options_cmp (const char *s1, const char *s2)$/;"	f
disassembler_options_completer	gdb/disasm.c	/^disassembler_options_completer (struct cmd_list_element *ignore,$/;"	f	file:
disassembler_options_powerpc	opcodes/ppc-dis.c	/^disassembler_options_powerpc (void)$/;"	f
disassembler_options_s390	opcodes/s390-dis.c	/^disassembler_options_s390 (void)$/;"	f
disassembler_usage	opcodes/disassemble.c	/^disassembler_usage (FILE *stream ATTRIBUTE_UNUSED)$/;"	f
disassembly_flavor	gdb/i386-tdep.c	/^static const char *disassembly_flavor = att_flavor;$/;"	v	file:
disassembly_style	gdb/arm-tdep.c	/^static const char *disassembly_style;$/;"	v	file:
discard	gdb/record-btrace.c	/^  void discard ()$/;"	f	struct:scoped_btrace_disable
discard	include/bfdlink.h	/^  ENUM_BITFIELD (bfd_link_discard) discard : 2;$/;"	m	struct:bfd_link_info
discard	sim/igen/igen.h	/^  int discard;$/;"	m	struct:_igen_warn_options
discard_all	include/bfdlink.h	/^  discard_all		\/* Discard all locals.  *\/$/;"	e	enum:bfd_link_discard
discard_all_inferior_continuations	gdb/continuations.c	/^discard_all_inferior_continuations (struct inferior *inf)$/;"	f
discard_all_inferiors	gdb/inferior.c	/^discard_all_inferiors (void)$/;"	f
discard_cleanups	gdb/common/cleanups.c	/^discard_cleanups (struct cleanup *old_chain)$/;"	f
discard_completions	gdb/completer.c	/^completion_tracker::discard_completions ()$/;"	f	class:completion_tracker
discard_final_cleanups	gdb/common/cleanups.c	/^discard_final_cleanups (struct cleanup *old_chain)$/;"	f
discard_infcall_control_state	gdb/infrun.c	/^discard_infcall_control_state (struct infcall_control_state *inf_status)$/;"	f
discard_infcall_suspend_state	gdb/infrun.c	/^discard_infcall_suspend_state (struct infcall_suspend_state *inf_state)$/;"	f
discard_l	include/bfdlink.h	/^  discard_l,		\/* Discard local temporary symbols.  *\/$/;"	e	enum:bfd_link_discard
discard_my_cleanups	gdb/common/cleanups.c	/^discard_my_cleanups (struct cleanup **pmy_chain,$/;"	f	file:
discard_my_continuations	gdb/continuations.c	/^discard_my_continuations (struct continuation **list)$/;"	f	file:
discard_my_continuations_1	gdb/continuations.c	/^discard_my_continuations_1 (struct continuation **pmy_chain)$/;"	f	file:
discard_none	include/bfdlink.h	/^  discard_none,		\/* Don't discard any locals.  *\/$/;"	e	enum:bfd_link_discard
discard_pending_stop_replies	gdb/remote.c	/^remote_target::discard_pending_stop_replies (struct inferior *inf)$/;"	f	class:remote_target
discard_pending_stop_replies_in_queue	gdb/remote.c	/^remote_target::discard_pending_stop_replies_in_queue ()$/;"	f	class:remote_target
discard_psymtab	gdb/psymtab.c	/^discard_psymtab (struct objfile *objfile, struct partial_symtab *pst)$/;"	f
discard_queued_stop_replies	gdb/gdbserver/server.c	/^discard_queued_stop_replies (ptid_t ptid)$/;"	f
discard_sec_merge	include/bfdlink.h	/^  discard_sec_merge,	\/* Discard local temporary symbols in SEC_MERGE$/;"	e	enum:bfd_link_discard
discarded_section	bfd/bfd-in.h	332;"	d
discarded_section	bfd/bfd-in2.h	339;"	d
disconnect	gdb/inf-child.c	/^inf_child_target::disconnect (const char *args, int from_tty)$/;"	f	class:inf_child_target
disconnect	gdb/record-btrace.c	/^record_btrace_target::disconnect (const char *args,$/;"	f	class:record_btrace_target
disconnect	gdb/record-full.c	/^record_full_core_target::disconnect (const char *args, int from_tty)$/;"	f	class:record_full_core_target
disconnect	gdb/record-full.c	/^record_full_target::disconnect (const char *args, int from_tty)$/;"	f	class:record_full_target
disconnect	gdb/remote.c	/^remote_target::disconnect (const char *args, int from_tty)$/;"	f	class:remote_target
disconnect	gdb/target-delegates.c	/^debug_target::disconnect (const char *arg0, int arg1)$/;"	f	class:debug_target
disconnect	gdb/target-delegates.c	/^dummy_target::disconnect (const char *arg0, int arg1)$/;"	f	class:dummy_target
disconnect	gdb/target-delegates.c	/^target_ops::disconnect (const char *arg0, int arg1)$/;"	f	class:target_ops
disconnect_command	gdb/infcmd.c	/^disconnect_command (const char *args, int from_tty)$/;"	f	file:
disconnect_tracing	gdb/tracepoint.c	/^disconnect_tracing (void)$/;"	f
disconnected_dprintf	gdb/breakpoint.c	/^static int disconnected_dprintf = 1;$/;"	v	file:
disconnected_tracing	gdb/gdbserver/tracepoint.c	/^int disconnected_tracing;$/;"	v
disconnected_tracing	gdb/tracepoint.c	/^static int disconnected_tracing;$/;"	v	file:
disconnected_tracing	gdb/tracepoint.h	/^  int disconnected_tracing;$/;"	m	struct:trace_status
discover_functions	bfd/elf32-spu.c	/^discover_functions (struct bfd_link_info *info)$/;"	f	file:
discrete_position	gdb/gdbtypes.c	/^discrete_position (struct type *type, LONGEST val, LONGEST *pos)$/;"	f
discrete_type_p	gdb/ada-lang.c	/^discrete_type_p (struct type *type)$/;"	f	file:
discriminant_index	gdb/gdbtypes.h	/^  int discriminant_index;$/;"	m	struct:discriminant_info
discriminant_info	gdb/gdbtypes.h	/^struct discriminant_info$/;"	s
discriminant_value	gdb/dwarf2read.c	/^  ULONGEST discriminant_value;$/;"	m	struct:variant_field	file:
discriminants	gdb/gdbtypes.h	/^  ULONGEST discriminants[1];$/;"	m	struct:discriminant_info
discriminator	bfd/dwarf2.c	/^  unsigned int		discriminator;$/;"	m	struct:line_info	file:
disent	opcodes/ia64-gen.c	/^  struct disent *disent;$/;"	m	struct:bittree	typeref:struct:bittree::disent	file:
disent	opcodes/ia64-gen.c	/^struct disent$/;"	s	file:
disinsntable	opcodes/ia64-gen.c	/^} *disinsntable = NULL;$/;"	v	typeref:struct:disent
disk	sim/common/dv-pal.c	/^  struct hw *disk;$/;"	m	struct:_hw_pal_device	typeref:struct:_hw_pal_device::hw	file:
disk	sim/ppc/emul_bugapi.c	/^  device_instance *(disk[nr_bugapi_disks]);$/;"	m	struct:_os_emul_data	file:
disk	sim/ppc/hw_disk.c	/^  hw_disk_device *disk;$/;"	m	struct:_hw_disk_instance	file:
disk	sim/ppc/hw_pal.c	/^  device *disk;$/;"	m	struct:_hw_pal_device	file:
disk_num_start	zlib/contrib/minizip/unzip.h	/^    uLong disk_num_start;       \/* disk number start               2 bytes *\/$/;"	m	struct:unz_file_info64_s
disk_num_start	zlib/contrib/minizip/unzip.h	/^    uLong disk_num_start;       \/* disk number start               2 bytes *\/$/;"	m	struct:unz_file_info_s
disklabel	sim/ppc/pk_disklabel.c	/^} disklabel;$/;"	t	typeref:struct:_disklabel	file:
disklabel_delete	sim/ppc/pk_disklabel.c	/^disklabel_delete(device_instance *instance)$/;"	f	file:
disklabel_read	sim/ppc/pk_disklabel.c	/^disklabel_read(device_instance *instance,$/;"	f	file:
disklabel_seek	sim/ppc/pk_disklabel.c	/^disklabel_seek(device_instance *instance,$/;"	f	file:
disklabel_write	sim/ppc/pk_disklabel.c	/^disklabel_write(device_instance *instance,$/;"	f	file:
disp16	opcodes/i386-opc.h	/^      unsigned int disp16:1;$/;"	m	struct:i386_operand_type::__anon69
disp16	sim/m32c/srcdest.c	/^disp16 (void)$/;"	f	file:
disp16	sim/testsuite/sim/h8300/bra.s	/^disp16:	.long	tgt_reg16$/;"	l
disp20	sim/m32c/srcdest.c	/^disp20 (void)$/;"	f	file:
disp24	sim/m32c/srcdest.c	/^disp24 (void)$/;"	f	file:
disp32	opcodes/i386-opc.h	/^      unsigned int disp32:1;$/;"	m	struct:i386_operand_type::__anon69
disp32	sim/testsuite/sim/h8300/bra.s	/^disp32:	.long	tgt_reg32$/;"	l
disp32s	opcodes/i386-opc.h	/^      unsigned int disp32s:1;$/;"	m	struct:i386_operand_type::__anon69
disp64	opcodes/i386-opc.h	/^      unsigned int disp64:1;$/;"	m	struct:i386_operand_type::__anon69
disp8	opcodes/i386-opc.h	/^      unsigned int disp8:1;$/;"	m	struct:i386_operand_type::__anon69
disp8	sim/m32c/srcdest.c	/^disp8 (void)$/;"	f	file:
disp8	sim/testsuite/sim/h8300/bra.s	/^disp8:	.long	tgt_reg8 $/;"	l
disp8memshift	opcodes/i386-opc.h	/^  unsigned int disp8memshift:3;$/;"	m	struct:i386_opcode_modifier
disp_bytes	sim/m32c/srcdest.c	/^  int disp_bytes;$/;"	m	struct:__anon539	file:
disp_ctrl	sim/erc32/func.c	/^disp_ctrl(sregs)$/;"	f	file:
disp_del	gdb/breakpoint.h	/^    disp_del,			\/* Delete it *\/$/;"	e	enum:bpdisp
disp_del_at_next_stop	gdb/breakpoint.h	/^    disp_del_at_next_stop,	\/* Delete at next stop, $/;"	e	enum:bpdisp
disp_disable	gdb/breakpoint.h	/^    disp_disable,		\/* Disable it *\/$/;"	e	enum:bpdisp
disp_donttouch	gdb/breakpoint.h	/^    disp_donttouch		\/* Leave it alone *\/$/;"	e	enum:bpdisp
disp_exception	gdb/darwin-nat-info.c	/^disp_exception (const darwin_exception_info *info)$/;"	f	file:
disp_fpu	sim/erc32/func.c	/^disp_fpu(sregs)$/;"	f	file:
disp_mem	sim/erc32/func.c	/^disp_mem(addr, len)$/;"	f	file:
disp_post_modify	opcodes/epiphany-desc.h	/^typedef enum disp_post_modify {$/;"	g
disp_reg	sim/erc32/func.c	/^disp_reg(sregs, reg)$/;"	f	file:
disp_regs	sim/erc32/func.c	/^disp_regs(sregs,cwp)$/;"	f	file:
dispatchBrExSys	sim/aarch64/decode.h	/^dispatchBrExSys (uint32_t instr)$/;"	f
dispatchDPImm	sim/aarch64/decode.h	/^dispatchDPImm (uint32_t instr)$/;"	f
dispatchDPReg	sim/aarch64/decode.h	/^dispatchDPReg (uint32_t instr)$/;"	f
dispatchGroup	sim/aarch64/decode.h	/^dispatchGroup (uint32_t val)$/;"	f
dispatchLS	sim/aarch64/decode.h	/^dispatchLS (uint32_t instr)$/;"	f
dispatchPseudo	sim/aarch64/decode.h	/^dispatchPseudo (uint32_t val)$/;"	f
dispatch_instruction	sim/erc32/exec.c	/^dispatch_instruction(sregs)$/;"	f
dispe9	include/opcode/cr16.h	/^  dispe9,$/;"	e	enum:__anon1328
dispe9	include/opcode/crx.h	/^    dispe9,$/;"	e	enum:__anon1264
displaced_in_arm_mode	gdb/arm-tdep.c	/^displaced_in_arm_mode (struct regcache *regs)$/;"	f	file:
displaced_read_reg	gdb/arm-tdep.c	/^displaced_read_reg (struct regcache *regs, arm_displaced_step_closure *dsc,$/;"	f
displaced_step_at_entry_point	gdb/arch-utils.c	/^displaced_step_at_entry_point (struct gdbarch *gdbarch)$/;"	f
displaced_step_clear	gdb/infrun.c	/^displaced_step_clear (struct displaced_step_inferior_state *displaced)$/;"	f	file:
displaced_step_clear_cleanup	gdb/infrun.c	/^displaced_step_clear_cleanup (void *arg)$/;"	f	file:
displaced_step_closure	gdb/aarch64-tdep.c	/^struct aarch64_displaced_step_closure : public displaced_step_closure$/;"	s	file:
displaced_step_closure	gdb/amd64-tdep.c	/^struct amd64_displaced_step_closure : public displaced_step_closure$/;"	s	file:
displaced_step_closure	gdb/infrun.h	/^struct displaced_step_closure$/;"	s
displaced_step_copy_insn	gdb/gdbarch.c	/^  gdbarch_displaced_step_copy_insn_ftype *displaced_step_copy_insn;$/;"	m	struct:gdbarch	file:
displaced_step_dump_bytes	gdb/infrun.c	/^displaced_step_dump_bytes (struct ui_file *file,$/;"	f
displaced_step_fixup	gdb/gdbarch.c	/^  gdbarch_displaced_step_fixup_ftype *displaced_step_fixup;$/;"	m	struct:gdbarch	file:
displaced_step_fixup	gdb/infrun.c	/^displaced_step_fixup (thread_info *event_thread, enum gdb_signal signal)$/;"	f	file:
displaced_step_hw_singlestep	gdb/gdbarch.c	/^  gdbarch_displaced_step_hw_singlestep_ftype *displaced_step_hw_singlestep;$/;"	m	struct:gdbarch	file:
displaced_step_in_progress	gdb/infrun.c	/^displaced_step_in_progress (inferior *inf)$/;"	f	file:
displaced_step_in_progress_any_inferior	gdb/infrun.c	/^displaced_step_in_progress_any_inferior (void)$/;"	f	file:
displaced_step_in_progress_thread	gdb/infrun.c	/^displaced_step_in_progress_thread (thread_info *thread)$/;"	f	file:
displaced_step_inferior_state	gdb/infrun.c	/^struct displaced_step_inferior_state$/;"	s	file:
displaced_step_inferior_states	gdb/infrun.c	/^static struct displaced_step_inferior_state *displaced_step_inferior_states;$/;"	v	typeref:struct:displaced_step_inferior_state	file:
displaced_step_location	gdb/gdbarch.c	/^  gdbarch_displaced_step_location_ftype *displaced_step_location;$/;"	m	struct:gdbarch	file:
displaced_step_prepare	gdb/infrun.c	/^displaced_step_prepare (thread_info *thread)$/;"	f	file:
displaced_step_prepare_throw	gdb/infrun.c	/^displaced_step_prepare_throw (thread_info *tp)$/;"	f	file:
displaced_step_restore	gdb/infrun.c	/^displaced_step_restore (struct displaced_step_inferior_state *displaced,$/;"	f	file:
displaced_write_reg	gdb/arm-tdep.c	/^displaced_write_reg (struct regcache *regs, arm_displaced_step_closure *dsc,$/;"	f
displacement	include/hp-symtab.h	/^  unsigned int displacement;$/;"	m	struct:dntt_type_const
displacement	include/hp-symtab.h	/^  unsigned int displacement;$/;"	m	struct:dntt_type_svar
displacement	include/opcode/tic30.h	/^  unsigned char displacement;$/;"	m	struct:__anon1284
displacement	opcodes/z8k-dis.c	/^  unsigned long displacement;$/;"	m	struct:__anon72	file:
displacement_from_map	gdb/solib-dsbt.c	/^displacement_from_map (struct int_elf32_dsbt_loadmap *map,$/;"	f	file:
displacement_from_map	gdb/solib-frv.c	/^displacement_from_map (struct int_elf32_fdpic_loadmap *map,$/;"	f	file:
display	gdb/printcmd.c	/^struct display$/;"	s	file:
display	gdb/remote.c	/^    char display[256];		\/* Brief state display, name,$/;"	m	struct:gdb_ext_thread_info	file:
display_canonical	gdb/breakpoint.h	/^  bool display_canonical = false;$/;"	m	struct:breakpoint
display_chain	gdb/printcmd.c	/^static struct display *display_chain;$/;"	v	typeref:struct:display	file:
display_command	gdb/printcmd.c	/^display_command (const char *arg, int from_tty)$/;"	f	file:
display_current_task_id	gdb/ada-tasks.c	/^display_current_task_id (void)$/;"	f	file:
display_descriptor	gdb/go32-nat.c	/^display_descriptor (unsigned type, unsigned long base_addr, int idx, int force)$/;"	f	file:
display_endian	include/dis-asm.h	/^  enum bfd_endian display_endian;$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::bfd_endian
display_excp	gdb/stubs/ia64vms-stub.c	/^display_excp (struct chf64$signal_array *sig64, struct chf$mech_array *mech)$/;"	f	file:
display_gdb_prompt	gdb/event-top.c	/^display_gdb_prompt (const char *new_prompt)$/;"	f
display_hint	gdb/guile/scm-pretty-print.c	/^  SCM display_hint;$/;"	m	struct:__anon1873	file:
display_hint	gdb/guile/scm-pretty-print.c	/^enum display_hint$/;"	g	file:
display_hint	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def display_hint (self):$/;"	m	class:ArrayPrinter
display_hint	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def display_hint (self):$/;"	m	class:MemoryErrorString
display_hint	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def display_hint (self):$/;"	m	class:pp_hint_error
display_hint	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def display_hint (self):$/;"	m	class:pp_ls
display_hint	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def display_hint (self):$/;"	m	class:pp_ns
display_matches	readline/complete.c	/^display_matches (matches)$/;"	f	file:
display_mem_info	sim/mips/interp.c	/^static int display_mem_info = 0;$/;"	v	file:
display_mi_prompt	gdb/mi/mi-interp.c	/^display_mi_prompt (struct mi_interp *mi)$/;"	f	file:
display_mode	gdb/tui/tui-data.h	/^  enum tui_win_type display_mode;$/;"	m	struct:tui_layout_def	typeref:enum:tui_layout_def::tui_win_type
display_number	gdb/printcmd.c	/^static int display_number;$/;"	v	file:
display_one_tib	gdb/windows-tdep.c	/^display_one_tib (ptid_t ptid)$/;"	f	file:
display_page_table	gdb/go32-nat.c	/^display_page_table (long n, int force)$/;"	f	file:
display_ptable_entry	gdb/go32-nat.c	/^display_ptable_entry (unsigned long entry, int is_dir, int force, unsigned off)$/;"	f	file:
display_regs	gdb/tui/tui-data.h	/^  int display_regs;		\/* Should regs be displayed at all?  *\/$/;"	m	struct:tui_data_info
display_result	gdb/guile/scm-safe-call.c	/^  int display_result;$/;"	m	struct:eval_scheme_string_data	file:
display_selector	gdb/windows-nat.c	/^display_selector (HANDLE thread, DWORD sel)$/;"	f	file:
display_selectors	gdb/windows-nat.c	/^display_selectors (const char * args, int from_tty)$/;"	f	file:
display_tib	gdb/windows-tdep.c	/^display_tib (const char * args, int from_tty)$/;"	f	file:
displayform	gdb/linespec.c	/^  std::string displayform;$/;"	m	struct:decode_line_2_item	file:
dispose_inferior	gdb/target.c	/^dispose_inferior (struct inferior *inf, void *args)$/;"	f	file:
disposition	gdb/breakpoint.h	/^  bpdisp disposition = disp_del;$/;"	m	struct:breakpoint
disposition	sim/common/hw-ports.c	/^  object_disposition disposition;$/;"	m	struct:hw_port_edge	file:
disposition	sim/common/hw-properties.h	/^  object_disposition disposition;$/;"	m	struct:hw_property
disposition	sim/ppc/device.c	/^  object_disposition disposition;$/;"	m	struct:_device_interrupt_edge	file:
disposition	sim/ppc/device.h	/^  object_disposition disposition;$/;"	m	struct:_device_property
disps17	include/opcode/cr16.h	/^  disps5, disps17, disps25,$/;"	e	enum:__anon1328
disps17	include/opcode/crx.h	/^    disps9, disps17, disps25, disps32,$/;"	e	enum:__anon1264
disps25	include/opcode/cr16.h	/^  disps5, disps17, disps25,$/;"	e	enum:__anon1328
disps25	include/opcode/crx.h	/^    disps9, disps17, disps25, disps32,$/;"	e	enum:__anon1264
disps32	include/opcode/crx.h	/^    disps9, disps17, disps25, disps32,$/;"	e	enum:__anon1264
disps5	include/opcode/cr16.h	/^  disps5, disps17, disps25,$/;"	e	enum:__anon1328
disps9	include/opcode/crx.h	/^    disps9, disps17, disps25, disps32,$/;"	e	enum:__anon1264
dispu5	include/opcode/crx.h	/^    dispu5, $/;"	e	enum:__anon1264
dist	zlib/contrib/masmx64/inffas8664.c	/^\/*112   68 *\/ unsigned dist;            \/*     r15  match distance *\/$/;"	m	struct:inffast_ar	file:
dist2to	bfd/elfxx-mips.c	/^  unsigned int dist2to : 8;$/;"	m	struct:__anon1052	file:
dist2to	bfd/elfxx-mips.c	/^  unsigned int dist2to : 8;$/;"	m	struct:__anon1053	file:
dist_r	zlib/contrib/inflate86/inffast.S	/^#define dist_r %ebx$/;"	d
dist_r	zlib/contrib/inflate86/inffast.S	/^#define dist_r %edx$/;"	d
distance_to_ancestor	gdb/gdbtypes.c	/^distance_to_ancestor (struct type *base, struct type *dclass, int is_public)$/;"	f	file:
distbits	zlib/inflate.h	/^    unsigned distbits;          \/* index bits for distcode *\/$/;"	m	struct:inflate_state
distbits_state	zlib/contrib/inflate86/inffast.S	/^#define distbits_state 80  \/* state->distbits *\/$/;"	d
distbits_state	zlib/contrib/masmx86/inffas32.asm	/^distbits_state	 equ	(76+4+zlib1222sup)	;\/* state->distbits *\/$/;"	d
distcode	zlib/inflate.h	/^    code const FAR *distcode;   \/* starting table for distance codes *\/$/;"	m	struct:inflate_state
distcode_state	zlib/contrib/inflate86/inffast.S	/^#define distcode_state 72  \/* state->distcode *\/$/;"	d
distcode_state	zlib/contrib/masmx86/inffas32.asm	/^distcode_state	 equ	(68+4+zlib1222sup)	;\/* state->distcode *\/$/;"	d
distfix	zlib/contrib/infback9/inffix9.h	/^    static const code distfix[32] = {$/;"	v
distfix	zlib/inffixed.h	/^    static const code distfix[32] = {$/;"	v
distype	opcodes/cris-dis.c	/^  enum cris_disass_family distype;$/;"	m	struct:cris_disasm_data	typeref:enum:cris_disasm_data::cris_disass_family	file:
div	sim/lm32/dv-lm32uart.c	/^  unsigned char div;$/;"	m	struct:lm32uart	file:
div0	sim/testsuite/sim/or1k/fpu.S	/^div0:	lf.div.s r2, r8, r0$/;"	l
div1	sim/sh/interp.c	/^div1 (int *R, int iRn2, int iRn1\/*, int T*\/)$/;"	f	file:
div64	sim/erc32/exec.c	/^div64 (uint32 n1_hi, uint32 n1_low, uint32 n2, uint32 *result, int msigned)$/;"	f	file:
div_cycles	sim/rx/rx.c	/^div_cycles(long num, long den)$/;"	f	file:
div_cycles	sim/rx/rx.c	329;"	d	file:
div_inst	opcodes/microblaze-opcm.h	/^  arithmetic_inst, logical_inst, mult_inst, div_inst, branch_inst,$/;"	e	enum:microblaze_instr_type
div_ratio	sim/mn10300/dv-mn103tim.c	/^  unsigned32 div_ratio, start;$/;"	m	struct:_mn10300_timer	file:
divdf	sim/common/cgen-accfp.c	/^divdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
divdf	sim/common/cgen-fpu.h	/^  DF (*divdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
divide	intl/plural-exp.h	/^    divide,			\/* Division.  *\/$/;"	e	enum:expression::operator
divide	sim/ppc/dp-bit.c	/^divide (FLO_type arg_a, FLO_type arg_b)$/;"	f
divide	sim/ppc/dp-bit.c	139;"	d	file:
divide	sim/ppc/dp-bit.c	151;"	d	file:
divide	sim/ppc/dp-bit.c	164;"	d	file:
divide	sim/ppc/dp-bit.c	181;"	d	file:
divide_table	opcodes/aarch64-gen.c	/^divide_table (void)$/;"	f	file:
divide_table_1	opcodes/aarch64-gen.c	/^divide_table_1 (struct bittree *bittree, opcode_node *opcode)$/;"	f	file:
divn	sim/v850/simops.c	/^divn$/;"	f
divq	sim/bfin/bfin-sim.c	/^divq (SIM_CPU *cpu, bu32 pquo, bu16 divisor)$/;"	f	file:
divrnd	gdb/ser-go32.c	720;"	d	file:
divrnd	gdb/ser-go32.c	730;"	d	file:
divs	sim/bfin/bfin-sim.c	/^divs (SIM_CPU *cpu, bu32 pquo, bu16 divisor)$/;"	f	file:
divs_0	sim/testsuite/sim/sh/div.s	/^divs_0:	! divide by zero$/;"	l
divs_1	sim/testsuite/sim/sh/div.s	/^divs_1:	! divide by one$/;"	l
divs_2	sim/testsuite/sim/sh/div.s	/^divs_2:	! divide by two$/;"	l
divs_3	sim/testsuite/sim/sh/div.s	/^divs_3:	! divide by three$/;"	l
divs_l_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divs_l_imm4_reg:$/;"	l
divs_l_reg_reg	sim/testsuite/sim/h8300/div.s	/^divs_l_reg_reg:	$/;"	l
divs_o	sim/testsuite/sim/sh/div.s	/^divs_o:	! divide signed overflow$/;"	l
divs_w_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divs_w_imm4_reg:$/;"	l
divs_w_reg_reg	sim/testsuite/sim/h8300/div.s	/^divs_w_reg_reg:	$/;"	l
divsf	sim/common/cgen-accfp.c	/^divsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
divsf	sim/common/cgen-fpu.h	/^  SF (*divsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
divsplit6	libdecnumber/decBasic.c	550;"	d	file:
divsplit9	libdecnumber/decBasic.c	549;"	d	file:
divtf	sim/common/cgen-fpu.h	/^  TF (*divtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
divu_0	sim/testsuite/sim/sh/div.s	/^divu_0:	! divide by zero, unsigned$/;"	l
divu_1	sim/testsuite/sim/sh/div.s	/^divu_1:	! divide by one, unsigned$/;"	l
divu_2	sim/testsuite/sim/sh/div.s	/^divu_2:	! divide by two, unsigned$/;"	l
divu_3	sim/testsuite/sim/sh/div.s	/^divu_3:	! divide by three, unsigned$/;"	l
divu_cycles	sim/rx/rx.c	/^divu_cycles(unsigned long num, unsigned long den)$/;"	f	file:
divu_cycles	sim/rx/rx.c	328;"	d	file:
divu_l_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divu_l_imm4_reg:$/;"	l
divu_l_reg_reg	sim/testsuite/sim/h8300/div.s	/^divu_l_reg_reg:	$/;"	l
divu_w_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divu_w_imm4_reg:$/;"	l
divu_w_reg_reg	sim/testsuite/sim/h8300/div.s	/^divu_w_reg_reg:	$/;"	l
divun	sim/v850/simops.c	/^divun$/;"	f
divxf	sim/common/cgen-fpu.h	/^  XF (*divxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
divxs_b_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divxs_b_imm4_reg:$/;"	l
divxs_b_reg_reg	sim/testsuite/sim/h8300/div.s	/^divxs_b_reg_reg:$/;"	l
divxs_w_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divxs_w_imm4_reg:$/;"	l
divxs_w_reg_reg	sim/testsuite/sim/h8300/div.s	/^divxs_w_reg_reg:	$/;"	l
divxu	sim/h8300/writecode.c	/^divxu ()$/;"	f	file:
divxu_b_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divxu_b_imm4_reg:$/;"	l
divxu_b_reg_reg	sim/testsuite/sim/h8300/div.s	/^divxu_b_reg_reg:$/;"	l
divxu_w_imm4_reg	sim/testsuite/sim/h8300/div.s	/^divxu_w_imm4_reg:$/;"	l
divxu_w_reg_reg	sim/testsuite/sim/h8300/div.s	/^divxu_w_reg_reg:	$/;"	l
djgpp_excepno	gdb/go32-nat.c	/^  int djgpp_excepno;$/;"	m	struct:__anon1834	file:
dl	zlib/deflate.h	/^    } dl;$/;"	m	struct:ct_data_s	typeref:union:ct_data_s::__anon981
dl_reg	opcodes/i386-dis.c	/^  dl_reg,$/;"	e	enum:__anon42	file:
dl_tlsdesc_lazy_trampoline	bfd/elf32-arm.c	/^static const unsigned long dl_tlsdesc_lazy_trampoline [] =$/;"	v	file:
dlab	sim/ppc/hw_com.c	/^  char dlab[2];$/;"	m	struct:_hw_com_device	file:
dladdr_to_soname	gdb/gdbserver/thread-db.c	/^dladdr_to_soname (const void *addr)$/;"	f	file:
dladdr_to_soname	gdb/linux-thread-db.c	/^dladdr_to_soname (const void *addr)$/;"	f	file:
dlang_attributes	libiberty/d-demangle.c	/^dlang_attributes (string *decl, const char *mangled)$/;"	f	file:
dlang_call_convention	libiberty/d-demangle.c	/^dlang_call_convention (string *decl, const char *mangled)$/;"	f	file:
dlang_call_convention_p	libiberty/d-demangle.c	/^dlang_call_convention_p (const char *mangled)$/;"	f	file:
dlang_demangle	libiberty/d-demangle.c	/^dlang_demangle (const char *mangled, int option ATTRIBUTE_UNUSED)$/;"	f
dlang_demangling	include/demangle.h	/^  dlang_demangling = DMGL_DLANG,$/;"	e	enum:demangling_styles
dlang_function	libiberty/d-demangle.c	/^  dlang_function,$/;"	e	enum:dlang_symbol_kinds	file:
dlang_function_args	libiberty/d-demangle.c	/^dlang_function_args (string *decl, const char *mangled)$/;"	f	file:
dlang_function_type	libiberty/d-demangle.c	/^dlang_function_type (string *decl, const char *mangled)$/;"	f	file:
dlang_hexdigit	libiberty/d-demangle.c	/^dlang_hexdigit (const char *mangled, char *ret)$/;"	f	file:
dlang_identifier	libiberty/d-demangle.c	/^dlang_identifier (string *decl, const char *mangled,$/;"	f	file:
dlang_number	libiberty/d-demangle.c	/^dlang_number (const char *mangled, long *ret)$/;"	f	file:
dlang_parse_arrayliteral	libiberty/d-demangle.c	/^dlang_parse_arrayliteral (string *decl, const char *mangled)$/;"	f	file:
dlang_parse_assocarray	libiberty/d-demangle.c	/^dlang_parse_assocarray (string *decl, const char *mangled)$/;"	f	file:
dlang_parse_integer	libiberty/d-demangle.c	/^dlang_parse_integer (string *decl, const char *mangled, char type)$/;"	f	file:
dlang_parse_mangle	libiberty/d-demangle.c	/^dlang_parse_mangle (string *decl, const char *mangled,$/;"	f	file:
dlang_parse_qualified	libiberty/d-demangle.c	/^dlang_parse_qualified (string *decl, const char *mangled,$/;"	f	file:
dlang_parse_real	libiberty/d-demangle.c	/^dlang_parse_real (string *decl, const char *mangled)$/;"	f	file:
dlang_parse_string	libiberty/d-demangle.c	/^dlang_parse_string (string *decl, const char *mangled)$/;"	f	file:
dlang_parse_structlit	libiberty/d-demangle.c	/^dlang_parse_structlit (string *decl, const char *mangled, const char *name)$/;"	f	file:
dlang_parse_template	libiberty/d-demangle.c	/^dlang_parse_template (string *decl, const char *mangled, long len)$/;"	f	file:
dlang_parse_tuple	libiberty/d-demangle.c	/^dlang_parse_tuple (string *decl, const char *mangled)$/;"	f	file:
dlang_symbol_kinds	libiberty/d-demangle.c	/^enum dlang_symbol_kinds$/;"	g	file:
dlang_template_args	libiberty/d-demangle.c	/^dlang_template_args (string *decl, const char *mangled)$/;"	f	file:
dlang_template_ident	libiberty/d-demangle.c	/^  dlang_template_ident,$/;"	e	enum:dlang_symbol_kinds	file:
dlang_template_param	libiberty/d-demangle.c	/^  dlang_template_param$/;"	e	enum:dlang_symbol_kinds	file:
dlang_top_level	libiberty/d-demangle.c	/^  dlang_top_level,$/;"	e	enum:dlang_symbol_kinds	file:
dlang_type	libiberty/d-demangle.c	/^dlang_type (string *decl, const char *mangled)$/;"	f	file:
dlang_type_modifiers	libiberty/d-demangle.c	/^dlang_type_modifiers (string *decl, const char *mangled)$/;"	f	file:
dlang_type_name	libiberty/d-demangle.c	/^  dlang_type_name,$/;"	e	enum:dlang_symbol_kinds	file:
dlang_value	libiberty/d-demangle.c	/^dlang_value (string *decl, const char *mangled, const char *name, char type)$/;"	f	file:
dlclose	bfd/plugin.c	/^dlclose (void *handle)$/;"	f	file:
dlclose	gdb/testsuite/gdb.base/catch-load.c	23;"	d	file:
dlclose	gdb/testsuite/gdb.base/solib-disc.c	25;"	d	file:
dlclose	gdb/testsuite/gdb.base/unload.c	29;"	d	file:
dlclose	gdb/testsuite/gdb.base/watchpoint-solib.c	29;"	d	file:
dlclose	gdb/testsuite/gdb.mi/mi-catch-load.c	23;"	d	file:
dlclose	gdb/testsuite/gdb.perf/solib.c	25;"	d	file:
dlclose_deleter	gdb/gdb-dlfcn.h	/^struct dlclose_deleter$/;"	s
dlerror	bfd/plugin.c	/^dlerror (void)$/;"	f	file:
dlerror	gdb/testsuite/gdb.base/solib-disc.c	26;"	d	file:
dlink	include/hp-symtab.h	/^  struct dntt_type_link dlink;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_link
dlistlen	opcodes/ia64-gen.c	/^static int dlistlen = 0;$/;"	v	file:
dlists	opcodes/ia64-gen.c	/^} **dlists;$/;"	v	typeref:struct:deplist
dlisttotlen	opcodes/ia64-gen.c	/^static int dlisttotlen = 0;$/;"	v	file:
dll	bfd/libcoff-in.h	/^  int dll;$/;"	m	struct:pe_tdata
dll	bfd/libcoff.h	/^  int dll;$/;"	m	struct:pe_tdata
dll_info	gdb/gdbserver/dll.h	/^  dll_info (const std::string &name_, CORE_ADDR base_addr_)$/;"	f	struct:dll_info
dll_info	gdb/gdbserver/dll.h	/^struct dll_info$/;"	s
dllimported	libiberty/cplus-dem.c	/^  int dllimported;	\/* Symbol imported from a PE DLL *\/$/;"	m	struct:work_stuff	file:
dlls_changed	gdb/gdbserver/dll.c	/^int dlls_changed;$/;"	v
dlmax	sim/testsuite/sim/aarch64/fcvtz.s	/^dlmax:$/;"	l
dlmin	sim/testsuite/sim/aarch64/fcvtz.s	/^dlmin:$/;"	l
dlopen	bfd/plugin.c	/^dlopen (const char *file, int mode ATTRIBUTE_UNUSED)$/;"	f	file:
dlopen	gdb/testsuite/gdb.base/catch-load.c	22;"	d	file:
dlopen	gdb/testsuite/gdb.base/solib-disc.c	23;"	d	file:
dlopen	gdb/testsuite/gdb.base/unload.c	23;"	d	file:
dlopen	gdb/testsuite/gdb.base/watchpoint-solib.c	23;"	d	file:
dlopen	gdb/testsuite/gdb.mi/mi-catch-load.c	22;"	d	file:
dlopen	gdb/testsuite/gdb.perf/solib.c	23;"	d	file:
dlsym	bfd/plugin.c	/^dlsym (void *handle, const char *name)$/;"	f	file:
dlsym	gdb/testsuite/gdb.base/solib-disc.c	24;"	d	file:
dlsym	gdb/testsuite/gdb.base/unload.c	25;"	d	file:
dlsym	gdb/testsuite/gdb.base/unload.c	27;"	d	file:
dlsym	gdb/testsuite/gdb.base/watchpoint-solib.c	25;"	d	file:
dlsym	gdb/testsuite/gdb.base/watchpoint-solib.c	27;"	d	file:
dlsym	gdb/testsuite/gdb.perf/solib.c	24;"	d	file:
dlsym_ust	gdb/gdbserver/tracepoint.c	/^dlsym_ust (void)$/;"	f	file:
dlt_offset	bfd/elf64-hppa.c	/^  bfd_vma dlt_offset;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
dlt_rel_sec	bfd/elf64-hppa.c	/^  asection *dlt_rel_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
dlt_sec	bfd/elf64-hppa.c	/^  asection *dlt_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
dlx_aluI_type	opcodes/dlx-dis.c	/^dlx_aluI_type (struct disassemble_info* info)$/;"	f	file:
dlx_br_type	opcodes/dlx-dis.c	/^dlx_br_type (struct disassemble_info* info)$/;"	f	file:
dlx_elf_howto_table	bfd/elf32-dlx.c	/^static reloc_howto_type dlx_elf_howto_table[]=$/;"	v	file:
dlx_get_func	opcodes/dlx-dis.c	/^dlx_get_func (unsigned long opcode)$/;"	f	file:
dlx_get_imm16	opcodes/dlx-dis.c	/^dlx_get_imm16 (unsigned long opcode)$/;"	f	file:
dlx_get_imm26	opcodes/dlx-dis.c	/^dlx_get_imm26 (unsigned long opcode)$/;"	f	file:
dlx_get_opcode	opcodes/dlx-dis.c	/^dlx_get_opcode (unsigned long opcode)$/;"	f	file:
dlx_get_rdR	opcodes/dlx-dis.c	/^dlx_get_rdR (unsigned long opcode)$/;"	f	file:
dlx_get_rs1	opcodes/dlx-dis.c	/^dlx_get_rs1 (unsigned long opcode)$/;"	f	file:
dlx_get_rs2	opcodes/dlx-dis.c	/^dlx_get_rs2 (unsigned long opcode)$/;"	f	file:
dlx_insn	opcodes/dlx-dis.c	/^typedef unsigned char (* dlx_insn) (struct disassemble_info *);$/;"	t	file:
dlx_jmp_type	opcodes/dlx-dis.c	/^dlx_jmp_type (struct disassemble_info* info)$/;"	f	file:
dlx_jr_type	opcodes/dlx-dis.c	/^dlx_jr_type (struct disassemble_info* info)$/;"	f	file:
dlx_load_type	opcodes/dlx-dis.c	/^dlx_load_type (struct disassemble_info* info)$/;"	f	file:
dlx_opcode	include/opcode/dlx.h	/^struct dlx_opcode$/;"	s
dlx_opcodes	include/opcode/dlx.h	/^static const struct dlx_opcode dlx_opcodes[] =$/;"	v	typeref:struct:dlx_opcode
dlx_r_type	opcodes/dlx-dis.c	/^dlx_r_type (struct disassemble_info *info)$/;"	f	file:
dlx_reloc_map	bfd/elf32-dlx.c	/^static const struct elf_reloc_map dlx_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
dlx_rtype_to_howto	bfd/elf32-dlx.c	/^dlx_rtype_to_howto (bfd *abfd, unsigned int r_type)$/;"	f	file:
dlx_store_type	opcodes/dlx-dis.c	/^dlx_store_type (struct disassemble_info* info)$/;"	f	file:
dm1	sim/testsuite/sim/aarch64/fstur.s	/^dm1:$/;"	l
dm103	libdecnumber/bid/bid2dpd_dpd2bid.c	/^static const unsigned int dm103[] =$/;"	v	file:
dm1p5	sim/testsuite/sim/aarch64/fcvtl.s	/^dm1p5:$/;"	l
dm1p5	sim/testsuite/sim/aarch64/fcvtz.s	/^dm1p5:$/;"	l
dm_type_char_star	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^char *	dm_type_char_star (char * p)		{ return p; }$/;"	f
dm_type_foo_ref	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_foo_ref (foo & foo)		{ return foo.ifoo; }$/;"	f
dm_type_int_star	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int *	dm_type_int_star (int * p)		{ return p; }$/;"	f
dm_type_long	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_long (long i)			{ return i; }$/;"	f
dm_type_long_star	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^long *	dm_type_long_star (long * p)		{ return p; }$/;"	f
dm_type_short	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_short (short i)			{ return i; }$/;"	f
dm_type_typedef	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_typedef (myint i)		{ return i; }$/;"	f
dm_type_unsigned_int	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_unsigned_int (unsigned int i)	{ return i; }$/;"	f
dm_type_unsigned_long	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_unsigned_long (unsigned long i)	{ return i; }$/;"	f
dm_type_unsigned_short	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_unsigned_short (unsigned short i)	{ return i; }$/;"	f
dm_type_void	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	dm_type_void (void)			{ return 0; }$/;"	f
dm_type_void_star	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void *	dm_type_void_star (void * p)		{ return p; }$/;"	f
dma	sim/ppc/device_table.h	/^  device_dma_callbacks dma;$/;"	m	struct:_device_callbacks
dma_count	sim/bfin/machs.c	/^  unsigned int dma_count;$/;"	m	struct:bfin_dmac_layout	file:
dma_file	sim/ppc/hw_init.c	/^dma_file(device *me,$/;"	f	file:
dma_master	sim/bfin/devices.h	/^  struct hw *dma_master;$/;"	m	struct:dv_bfin	typeref:struct:dv_bfin::hw
dma_master	sim/bfin/dv-bfin_dma.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_dma	typeref:struct:bfin_dma::hw	file:
dma_master	sim/bfin/dv-bfin_dmac.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_dmac	typeref:struct:bfin_dmac::hw	file:
dma_master	sim/bfin/dv-bfin_emac.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_emac	typeref:struct:bfin_emac::hw	file:
dma_master	sim/bfin/dv-bfin_eppi.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_eppi	typeref:struct:bfin_eppi::hw	file:
dma_master	sim/bfin/dv-bfin_gptimer.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_gptimer	typeref:struct:bfin_gptimer::hw	file:
dma_master	sim/bfin/dv-bfin_nfc.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_nfc	typeref:struct:bfin_nfc::hw	file:
dma_master	sim/bfin/dv-bfin_ppi.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_ppi	typeref:struct:bfin_ppi::hw	file:
dma_master	sim/bfin/dv-bfin_spi.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_spi	typeref:struct:bfin_spi::hw	file:
dma_master	sim/bfin/dv-bfin_twi.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_twi	typeref:struct:bfin_twi::hw	file:
dma_master	sim/bfin/dv-bfin_uart.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_uart	typeref:struct:bfin_uart::hw	file:
dma_master	sim/bfin/dv-bfin_uart2.c	/^  struct hw *dma_master;$/;"	m	struct:bfin_uart	typeref:struct:bfin_uart::hw	file:
dma_p	gdb/m32c-tdep.c	/^  unsigned int dma_p : 1;$/;"	m	struct:m32c_reg	file:
dma_tx	sim/bfin/dv-bfin_emac.c	/^static struct dv_bfin *dma_tx;$/;"	v	typeref:struct:dv_bfin	file:
dmac	sim/bfin/machs.c	/^  const struct bfin_dmac_layout *dmac;$/;"	m	struct:bfin_model_data	typeref:struct:bfin_model_data::bfin_dmac_layout	file:
dmac	sim/bfin/machs.c	/^  unsigned int dmac;$/;"	m	struct:bfin_dev_layout	file:
dmac_count	sim/bfin/machs.c	/^  size_t dmac_count;$/;"	m	struct:bfin_model_data	file:
dmap	readline/rlprivate.h	/^  Keymap dmap;$/;"	m	struct:__rl_keyseq_context
dmap_register	sim/d10v/interp.c	/^dmap_register (SIM_DESC sd, SIM_CPU *cpu, void *regcache, int reg_nr)$/;"	f	file:
dmask	zlib/contrib/inflate86/inffast.S	/^#define dmask           4  \/* unsigned int *\/$/;"	d
dmask	zlib/contrib/masmx64/inffas8664.c	/^\/*104   60 *\/ unsigned dmask;           \/*     r13  mask for dcode *\/$/;"	m	struct:inffast_ar	file:
dmask2_mm	zlib/contrib/inflate86/inffast.S	/^#define dmask2_mm %mm2$/;"	d
dmask_mm	zlib/contrib/inflate86/inffast.S	/^#define dmask_mm  %mm5$/;"	d
dmax	sim/testsuite/sim/aarch64/fstur.s	/^dmax:$/;"	l
dmax	zlib/inflate.h	/^    unsigned dmax;              \/* zlib header max distance (INFLATE_STRICT) *\/$/;"	m	struct:inflate_state
dmax_val	gdb/testsuite/gdb.base/varargs.c	/^double dmax_val;$/;"	v
dmaxnm	sim/aarch64/simulator.c	/^dmaxnm (double a, double b)$/;"	f	file:
dmb	sim/aarch64/simulator.c	/^dmb (sim_cpu *cpu)$/;"	f	file:
dmem_addr	sim/d10v/interp.c	/^dmem_addr (SIM_DESC sd, SIM_CPU *cpu, uint16 offset)$/;"	f
dmem_control	sim/bfin/dv-bfin_mmu.c	/^  bu32 dmem_control, dcplb_fault_status, dcplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
dmemaccess	include/hp-symtab.h	/^  struct dntt_type_memaccess dmemaccess;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_memaccess
dmember	include/hp-symtab.h	/^  struct dntt_type_memenum dmember;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_memenum
dminnm	sim/aarch64/simulator.c	/^dminnm (double a, double b)$/;"	f	file:
dmodifier	include/hp-symtab.h	/^  struct dntt_type_modifier dmodifier;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_modifier
dmodule	include/hp-symtab.h	/^  struct dntt_type_module dmodule;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_module
dmtsize	include/vms/eihs.h	/^  unsigned char dmtsize[4];$/;"	m	struct:vms_eihs
dmtvbn	include/vms/eihs.h	/^  unsigned char dmtvbn[4];$/;"	m	struct:vms_eihs
dmul_s	sim/sh/interp.c	/^dmul_s (uint32_t rm, uint32_t rn)$/;"	f	file:
dmul_u	sim/sh/interp.c	/^dmul_u (uint32_t rm, uint32_t rn)$/;"	f	file:
dnHigh	include/coff/sym.h	/^	long	dnHigh;		\/* high dimension *\/$/;"	m	union:__anon1571
dnLow	include/coff/sym.h	/^	long	dnLow;		\/* low dimension *\/$/;"	m	union:__anon1571
dnNil	include/coff/sym.h	313;"	d
dname	gdb/make-target-delegates	/^sub dname($) {$/;"	s
dngettext	bfd/hosts/alphavms.h	61;"	d
dngettext	bfd/sysdep.h	219;"	d
dngettext	gdb/gnulib/import/gettext.h	78;"	d
dngettext	gdb/gnulib/import/gettext.h	79;"	d
dngettext	intl/intl-compat.c	/^dngettext (domainname, msgid1, msgid2, n)$/;"	f
dngettext	intl/intl-compat.c	42;"	d	file:
dngettext	intl/libgnuintl.h	/^static inline char *dngettext (const char *__domainname, const char *__msgid1,$/;"	f
dngettext	intl/libgnuintl.h	220;"	d
dngettext	opcodes/opintl.h	55;"	d
dnpgettext	gdb/gnulib/import/gettext.h	135;"	d
dnpgettext_expr	gdb/gnulib/import/gettext.h	246;"	d
dnr_ext	include/coff/alpha.h	/^struct dnr_ext {$/;"	s
dnr_ext	include/coff/mips.h	/^struct dnr_ext$/;"	s
dntt_entry_type	include/hp-symtab.h	/^enum dntt_entry_type$/;"	g
dntt_type_array	include/hp-symtab.h	/^struct dntt_type_array$/;"	s
dntt_type_begin	include/hp-symtab.h	/^struct dntt_type_begin$/;"	s
dntt_type_block	include/hp-symtab.h	/^struct dntt_type_block$/;"	s
dntt_type_class	include/hp-symtab.h	/^struct dntt_type_class $/;"	s
dntt_type_class_scope	include/hp-symtab.h	/^struct dntt_type_class_scope$/;"	s
dntt_type_const	include/hp-symtab.h	/^struct dntt_type_const$/;"	s
dntt_type_doc_function	include/hp-symtab.h	/^struct dntt_type_doc_function$/;"	s
dntt_type_dvar	include/hp-symtab.h	/^struct dntt_type_dvar$/;"	s
dntt_type_end	include/hp-symtab.h	/^struct dntt_type_end$/;"	s
dntt_type_enum	include/hp-symtab.h	/^struct dntt_type_enum$/;"	s
dntt_type_field	include/hp-symtab.h	/^struct dntt_type_field$/;"	s
dntt_type_fparam	include/hp-symtab.h	/^struct dntt_type_fparam$/;"	s
dntt_type_friend_class	include/hp-symtab.h	/^struct dntt_type_friend_class$/;"	s
dntt_type_friend_func	include/hp-symtab.h	/^struct dntt_type_friend_func$/;"	s
dntt_type_func_template	include/hp-symtab.h	/^struct dntt_type_func_template$/;"	s
dntt_type_function	include/hp-symtab.h	/^struct dntt_type_function$/;"	s
dntt_type_functype	include/hp-symtab.h	/^struct dntt_type_functype$/;"	s
dntt_type_generic	include/hp-symtab.h	/^struct dntt_type_generic$/;"	s
dntt_type_genfield	include/hp-symtab.h	/^struct dntt_type_genfield$/;"	s
dntt_type_inheritance	include/hp-symtab.h	/^struct dntt_type_inheritance$/;"	s
dntt_type_link	include/hp-symtab.h	/^struct dntt_type_link$/;"	s
dntt_type_memaccess	include/hp-symtab.h	/^struct dntt_type_memaccess$/;"	s
dntt_type_memenum	include/hp-symtab.h	/^struct dntt_type_memenum$/;"	s
dntt_type_modifier	include/hp-symtab.h	/^struct dntt_type_modifier$/;"	s
dntt_type_module	include/hp-symtab.h	/^struct dntt_type_module$/;"	s
dntt_type_object_id	include/hp-symtab.h	/^struct dntt_type_object_id$/;"	s
dntt_type_pointer	include/hp-symtab.h	/^struct dntt_type_pointer$/;"	s
dntt_type_ptrmem	include/hp-symtab.h	/^struct dntt_type_ptrmem$/;"	s
dntt_type_ptrmemfunc	include/hp-symtab.h	/^struct dntt_type_ptrmemfunc$/;"	s
dntt_type_set	include/hp-symtab.h	/^struct dntt_type_set$/;"	s
dntt_type_srcfile	include/hp-symtab.h	/^struct dntt_type_srcfile$/;"	s
dntt_type_struct	include/hp-symtab.h	/^struct dntt_type_struct$/;"	s
dntt_type_subrange	include/hp-symtab.h	/^struct dntt_type_subrange$/;"	s
dntt_type_svar	include/hp-symtab.h	/^struct dntt_type_svar$/;"	s
dntt_type_templ_arg	include/hp-symtab.h	/^struct dntt_type_templ_arg$/;"	s
dntt_type_template	include/hp-symtab.h	/^struct dntt_type_template$/;"	s
dntt_type_type	include/hp-symtab.h	/^struct dntt_type_type$/;"	s
dntt_type_union	include/hp-symtab.h	/^struct dntt_type_union$/;"	s
dntt_type_vfunc	include/hp-symtab.h	/^struct dntt_type_vfunc$/;"	s
dntt_type_with	include/hp-symtab.h	/^struct dntt_type_with$/;"	s
dnttentry	include/hp-symtab.h	/^union dnttentry$/;"	u
dntti	include/hp-symtab.h	/^  struct dnttp_immediate    dntti;$/;"	m	union:dnttpointer	typeref:struct:dnttpointer::dnttp_immediate
dnttp	include/hp-symtab.h	/^  struct dnttp_nonimmediate dnttp;$/;"	m	union:dnttpointer	typeref:struct:dnttpointer::dnttp_nonimmediate
dnttp_immediate	include/hp-symtab.h	/^struct dnttp_immediate$/;"	s
dnttp_nonimmediate	include/hp-symtab.h	/^struct dnttp_nonimmediate$/;"	s
dnttpointer	include/hp-symtab.h	/^typedef union dnttpointer$/;"	u
dnttpointer	include/hp-symtab.h	/^} dnttpointer;$/;"	t	typeref:union:dnttpointer
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 0$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 1$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 10$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 11$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 12$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 13$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 14$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 15$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 16$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 17$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 18$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 19$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 2$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 20$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 21$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 22$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 23$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 24$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 25$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 26$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 27$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 28$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 29$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 3$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 30$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 31$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 4$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 5$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 6$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 7$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 8$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^do 9$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 0$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 1$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 10$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 11$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 12$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 13$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 14$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 15$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 16$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 17$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 18$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 19$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 2$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 20$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 21$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 22$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 23$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 24$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 25$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 26$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 27$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 28$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 29$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 3$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 30$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 31$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 4$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 5$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 6$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 7$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 8$/;"	l
do	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^do 9$/;"	l
do-compare	config/bootstrap-debug-big.mk	/^do-compare = $(SHELL) $(srcdir)\/contrib\/compare-debug $$f1 $$f2$/;"	m
do-compare	config/bootstrap-debug-lean.mk	/^do-compare = $(SHELL) $(srcdir)\/contrib\/compare-debug $$f1 $$f2$/;"	m
do-compare	config/bootstrap-debug-lib.mk	/^do-compare = $(SHELL) $(srcdir)\/contrib\/compare-debug $$f1 $$f2$/;"	m
do-compare	config/bootstrap-debug.mk	/^do-compare = $(SHELL) $(srcdir)\/contrib\/compare-debug $$f1 $$f2$/;"	m
do-compare	config/bootstrap-lto-noplugin.mk	/^do-compare = \/bin\/true$/;"	m
do-compare	config/bootstrap-lto.mk	/^do-compare = $(SHELL) $(srcdir)\/contrib\/compare-lto $$f1 $$f2$/;"	m
doItAgain	sim/testsuite/sim/bfin/pr.s	/^doItAgain:$/;"	l
doSStep	gdb/stubs/sh-stub.c	/^doSStep (void)$/;"	f
do_2_short	sim/d10v/interp.c	/^do_2_short (SIM_DESC sd, SIM_CPU *cpu, uint16 ins1, uint16 ins2, enum _leftright leftright)$/;"	f	file:
do_EXTR_32	sim/aarch64/simulator.c	/^do_EXTR_32 (sim_cpu *cpu)$/;"	f	file:
do_EXTR_64	sim/aarch64/simulator.c	/^do_EXTR_64 (sim_cpu *cpu)$/;"	f	file:
do_FCVT_double_to_half	sim/aarch64/simulator.c	/^do_FCVT_double_to_half (sim_cpu *cpu)$/;"	f	file:
do_FCVT_half_to_double	sim/aarch64/simulator.c	/^do_FCVT_half_to_double (sim_cpu *cpu)$/;"	f	file:
do_FCVT_half_to_single	sim/aarch64/simulator.c	/^do_FCVT_half_to_single (sim_cpu *cpu)$/;"	f	file:
do_FCVT_single_to_half	sim/aarch64/simulator.c	/^do_FCVT_single_to_half (sim_cpu *cpu)$/;"	f	file:
do_FMAXNM	sim/aarch64/simulator.c	/^do_FMAXNM (sim_cpu *cpu)$/;"	f	file:
do_FMINNM	sim/aarch64/simulator.c	/^do_FMINNM (sim_cpu *cpu)$/;"	f	file:
do_FMLA_by_element	sim/aarch64/simulator.c	/^do_FMLA_by_element (sim_cpu *cpu)$/;"	f	file:
do_FRINT	sim/aarch64/simulator.c	/^do_FRINT (sim_cpu *cpu)$/;"	f	file:
do_MSR_immediate	sim/aarch64/simulator.c	/^do_MSR_immediate (sim_cpu *cpu)$/;"	f	file:
do_MSR_reg	sim/aarch64/simulator.c	/^do_MSR_reg (sim_cpu *cpu)$/;"	f	file:
do_SYS	sim/aarch64/simulator.c	/^do_SYS (sim_cpu *cpu)$/;"	f	file:
do_UCVTF	sim/aarch64/simulator.c	/^do_UCVTF (sim_cpu *cpu)$/;"	f	file:
do___syscall	sim/ppc/emul_netbsd.c	/^do___syscall(os_emul_data *emul,$/;"	f	file:
do___sysctl	sim/ppc/emul_netbsd.c	/^do___sysctl(os_emul_data *emul,$/;"	f	file:
do_accent	readline/doc/texi2html	/^sub do_accent$/;"	s
do_acronym	readline/doc/texi2html	/^sub do_acronym$/;"	s
do_action	bfd/elf32-xtensa.c	/^  bfd_boolean do_action; \/* If false, then we will not perform the action.  *\/$/;"	m	struct:proposed_action_struct	file:
do_action_at_tracepoint	gdb/gdbserver/tracepoint.c	/^do_action_at_tracepoint (struct tracepoint_hit_ctx *ctx,$/;"	f	file:
do_add_cmd	gdb/cli/cli-decode.c	/^do_add_cmd (const char *name, enum command_class theclass,$/;"	f	file:
do_all_inferior_continuations	gdb/continuations.c	/^do_all_inferior_continuations (int err)$/;"	f
do_alu_N_tests	sim/testsuite/common/alu-n-tst.h	/^do_alu_N_tests (void)$/;"	f
do_alu_N_tests	sim/testsuite/common/alu-n-tst.h	12;"	d
do_alu_N_tests	sim/testsuite/common/alu-n-tst.h	259;"	d
do_anonymous_type_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_anonymous_type_tests (void)$/;"	f
do_arg	libiberty/cplus-dem.c	/^do_arg (struct work_stuff *work, const char **mangled, string *result)$/;"	f	file:
do_assembly_only	gdb/disasm.c	/^do_assembly_only (struct gdbarch *gdbarch, struct ui_out *uiout,$/;"	f	file:
do_assign	gdb/sparc64-tdep.c	/^do_assign (CORE_ADDR start, size_t bcnt, int version)$/;"	f	file:
do_at_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^void do_at_tests ()$/;"	f
do_at_tests_callee	gdb/testsuite/gdb.mi/var-cmd.c	/^void do_at_tests_callee ()$/;"	f
do_attach	gdb/gdbserver/nto-low.c	/^do_attach (pid_t pid)$/;"	f	file:
do_attach	gdb/nto-procfs.c	/^do_attach (ptid_t ptid)$/;"	f	file:
do_attach	gdb/procfs.c	/^do_attach (ptid_t ptid)$/;"	f	file:
do_banner	zlib/contrib/minizip/miniunz.c	/^void do_banner()$/;"	f
do_banner	zlib/contrib/minizip/minizip.c	/^void do_banner()$/;"	f
do_begin	gdb/cli-out.c	/^cli_ui_out::do_begin (ui_out_type type, const char *id)$/;"	f	class:cli_ui_out
do_begin	gdb/mi/mi-out.c	/^mi_ui_out::do_begin (ui_out_type type, const char *id)$/;"	f	class:mi_ui_out
do_bitfield_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^void do_bitfield_tests ()$/;"	f
do_block_tests	gdb/testsuite/gdb.mi/mi-var-child.c	/^do_block_tests ()$/;"	f
do_block_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_block_tests ()$/;"	f
do_blog_insn	sim/sh/interp.c	/^do_blog_insn (int imm, int addr, int binop, $/;"	f	file:
do_bpstat_clear_actions_cleanup	gdb/utils.c	/^do_bpstat_clear_actions_cleanup (void *unused)$/;"	f	file:
do_break	sim/iq2000/iq2000.c	/^do_break (SIM_CPU *current_cpu, PCADDR pc)$/;"	f
do_break	sim/ppc/emul_netbsd.c	/^do_break(os_emul_data *emul,$/;"	f	file:
do_bz2	src-release.sh	/^do_bz2()$/;"	f
do_call	sim/avr/interp.c	/^do_call (SIM_CPU *cpu, unsigned int npc)$/;"	f	file:
do_chdir_cleanup	gdb/top.c	/^do_chdir_cleanup (void *old_dir)$/;"	f	file:
do_child_deletion	gdb/testsuite/gdb.mi/mi-var-child.c	/^do_child_deletion (void)$/;"	f
do_children_tests	gdb/testsuite/gdb.mi/mi-var-child.c	/^do_children_tests (void)$/;"	f
do_children_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_children_tests (void)$/;"	f
do_cleanups	gdb/common/cleanups.c	/^do_cleanups (struct cleanup *old_chain)$/;"	f
do_close	gdb/common/filestuff.c	/^do_close (void *ignore, int fd)$/;"	f	file:
do_close	sim/ppc/emul_netbsd.c	/^do_close(os_emul_data *emul,$/;"	f	file:
do_close_cleanup	gdb/common/filestuff.c	/^do_close_cleanup (void *arg)$/;"	f	file:
do_cmd	libiberty/testsuite/test-pexecute.c	/^do_cmd (int argc, char **argv)$/;"	f	file:
do_collect_symbol	gdb/tracepoint.c	/^do_collect_symbol (const char *print_name,$/;"	f	file:
do_command	sim/ppc/hw_ide.c	/^do_command(device *me,$/;"	f	file:
do_compile_dwarf_expr_to_c	gdb/compile/compile-loc2c.c	/^do_compile_dwarf_expr_to_c (int indent, string_file &stream,$/;"	f	file:
do_compress	src-release.sh	/^do_compress()$/;"	f
do_const_cfunc	gdb/cli/cli-decode.c	/^do_const_cfunc (struct cmd_list_element *c, const char *args, int from_tty)$/;"	f	file:
do_copy	bfd/coff-rs6000.c	/^do_copy (bfd *out_bfd, bfd *in_bfd)$/;"	f	file:
do_counter6_event	sim/mn10300/dv-mn103tim.c	/^do_counter6_event (struct hw *me,$/;"	f	file:
do_counter_event	sim/common/dv-pal.c	/^do_counter_event (struct hw *me,$/;"	f	file:
do_counter_event	sim/mn10300/dv-mn103tim.c	/^do_counter_event (struct hw *me,$/;"	f	file:
do_counter_read	sim/common/dv-pal.c	/^do_counter_read (struct hw *me,$/;"	f	file:
do_counter_value	sim/common/dv-pal.c	/^do_counter_value (struct hw *me,$/;"	f	file:
do_counter_write	sim/common/dv-pal.c	/^do_counter_write (struct hw *me,$/;"	f	file:
do_ctrl	readline/doc/texi2html	/^sub do_ctrl { "^$_[0]" }$/;"	s
do_current_task_priority_register_N_read	sim/ppc/hw_opic.c	/^do_current_task_priority_register_N_read(device *me,$/;"	f	file:
do_current_task_priority_register_N_write	sim/ppc/hw_opic.c	/^do_current_task_priority_register_N_write(device *me,$/;"	f	file:
do_debug	gdb/stubs/ia64vms-stub.c	/^do_debug (struct chf$mech_array *mech)$/;"	f	file:
do_debug_enter	gdb/gdbserver/debug.c	/^do_debug_enter (const char *function_name)$/;"	f
do_debug_exit	gdb/gdbserver/debug.c	/^do_debug_exit (const char *function_name)$/;"	f
do_define_command	gdb/cli/cli-script.c	/^do_define_command (const char *comname, int from_tty,$/;"	f	file:
do_delete_display	gdb/printcmd.c	/^do_delete_display (struct display *d, void *data)$/;"	f	file:
do_destroy_procinfo_cleanup	gdb/procfs.c	/^do_destroy_procinfo_cleanup (void *pi)$/;"	f	file:
do_detach	gdb/gdbserver/nto-low.c	/^do_detach (void)$/;"	f	file:
do_detach	gdb/procfs.c	/^do_detach ()$/;"	f	file:
do_displays	gdb/printcmd.c	/^do_displays (void)$/;"	f
do_djunpack	src-release.sh	/^do_djunpack()$/;"	f
do_dma_test	gdb/testsuite/gdb.arch/spu-info.c	/^do_dma_test ()$/;"	f
do_double_add	sim/aarch64/simulator.c	/^do_double_add (sim_cpu *cpu)$/;"	f	file:
do_dup	sim/ppc/emul_netbsd.c	/^do_dup(os_emul_data *emul,$/;"	f	file:
do_dup	sim/ppc/emul_netbsd.c	584;"	d	file:
do_dup2	sim/ppc/emul_netbsd.c	/^do_dup2(os_emul_data *emul,$/;"	f	file:
do_dup2	sim/ppc/emul_netbsd.c	717;"	d	file:
do_email	readline/doc/texi2html	/^sub do_email {$/;"	s
do_emphasize_input	readline/examples/rlfe/rlfe.c	/^int do_emphasize_input = 1;$/;"	v
do_enable_disable_display	gdb/printcmd.c	/^do_enable_disable_display (struct display *d, void *data)$/;"	f	file:
do_enable_pretty_printer	gdb/python/lib/gdb/command/pretty_printers.py	/^def do_enable_pretty_printer (arg, flag):$/;"	f
do_enable_pretty_printer_1	gdb/python/lib/gdb/command/pretty_printers.py	/^def do_enable_pretty_printer_1 (pretty_printers, name_re, subname_re, flag):$/;"	f
do_enable_unwinder	gdb/python/lib/gdb/command/unwinders.py	/^def do_enable_unwinder(arg, flag):$/;"	f
do_enable_unwinder1	gdb/python/lib/gdb/command/unwinders.py	/^def do_enable_unwinder1(unwinders, name_re, flag):$/;"	f
do_end	gdb/cli-out.c	/^cli_ui_out::do_end (ui_out_type type)$/;"	f	class:cli_ui_out
do_end	gdb/mi/mi-out.c	/^mi_ui_out::do_end (ui_out_type type)$/;"	f	class:mi_ui_out
do_end_of_interrupt_register_N_write	sim/ppc/hw_opic.c	/^do_end_of_interrupt_register_N_write(device *me,$/;"	f	file:
do_event	sim/ppc/hw_ide.c	/^do_event(void *data)$/;"	f	file:
do_event_test	gdb/testsuite/gdb.arch/spu-info.c	/^do_event_test ()$/;"	f
do_examine	gdb/printcmd.c	/^do_examine (struct format_data fmt, struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
do_examine	gdb/sparc64-tdep.c	/^do_examine (CORE_ADDR start, int bcnt)$/;"	f	file:
do_execve	gdb/testsuite/gdb.base/catch-syscall.c	/^int do_execve = 0;$/;"	v
do_exit	sim/ppc/emul_netbsd.c	/^do_exit(os_emul_data *emul,$/;"	f	file:
do_extract	zlib/contrib/minizip/miniunz.c	/^int do_extract(uf,opt_extract_without_path,opt_overwrite,password)$/;"	f
do_extract_currentfile	zlib/contrib/minizip/miniunz.c	/^int do_extract_currentfile(uf,popt_extract_without_path,popt_overwrite,password)$/;"	f
do_extract_onefile	zlib/contrib/minizip/miniunz.c	/^int do_extract_onefile(uf,filename,opt_extract_without_path,opt_overwrite,password)$/;"	f
do_fancy_stuff	bfd/doc/chew.c	/^do_fancy_stuff ()$/;"	f	file:
do_fcntl	sim/ppc/emul_netbsd.c	/^do_fcntl(os_emul_data *emul,$/;"	f	file:
do_fcntl	sim/ppc/emul_netbsd.c	740;"	d	file:
do_fcvtzu	sim/aarch64/simulator.c	/^do_fcvtzu (sim_cpu *cpu)$/;"	f	file:
do_feature_reporting_register_N_read	sim/ppc/hw_opic.c	/^do_feature_reporting_register_N_read(device *me,$/;"	f	file:
do_field_fmt	gdb/cli-out.c	/^cli_ui_out::do_field_fmt (int fldno, int width, ui_align align,$/;"	f	class:cli_ui_out
do_field_fmt	gdb/mi/mi-out.c	/^mi_ui_out::do_field_fmt (int fldno, int width, ui_align align,$/;"	f	class:mi_ui_out
do_field_fmt	gdb/tui/tui-out.c	/^tui_ui_out::do_field_fmt (int fldno, int width, ui_align align,$/;"	f	class:tui_ui_out
do_field_int	gdb/cli-out.c	/^cli_ui_out::do_field_int (int fldno, int width, ui_align alignment,$/;"	f	class:cli_ui_out
do_field_int	gdb/mi/mi-out.c	/^mi_ui_out::do_field_int (int fldno, int width, ui_align alignment,$/;"	f	class:mi_ui_out
do_field_int	gdb/tui/tui-out.c	/^tui_ui_out::do_field_int (int fldno, int width, ui_align alignment,$/;"	f	class:tui_ui_out
do_field_skip	gdb/cli-out.c	/^cli_ui_out::do_field_skip (int fldno, int width, ui_align alignment,$/;"	f	class:cli_ui_out
do_field_skip	gdb/mi/mi-out.c	/^mi_ui_out::do_field_skip (int fldno, int width, ui_align alignment,$/;"	f	class:mi_ui_out
do_field_string	gdb/cli-out.c	/^cli_ui_out::do_field_string (int fldno, int width, ui_align align,$/;"	f	class:cli_ui_out
do_field_string	gdb/mi/mi-out.c	/^mi_ui_out::do_field_string (int fldno, int width, ui_align align,$/;"	f	class:mi_ui_out
do_field_string	gdb/tui/tui-out.c	/^tui_ui_out::do_field_string (int fldno, int width, ui_align align,$/;"	f	class:tui_ui_out
do_fifo_read	sim/ppc/hw_ide.c	/^do_fifo_read(device *me,$/;"	f	file:
do_fifo_write	sim/ppc/hw_ide.c	/^do_fifo_write(device *me,$/;"	f	file:
do_final_cleanups	gdb/common/cleanups.c	/^do_final_cleanups (struct cleanup *old_chain)$/;"	f
do_finish_initialization	gdb/python/python.c	/^do_finish_initialization (const struct extension_language_defn *extlang)$/;"	f	file:
do_fix_for_final_link	bfd/elf32-xtensa.c	/^do_fix_for_final_link (Elf_Internal_Rela *rel,$/;"	f	file:
do_fix_for_relocatable_link	bfd/elf32-xtensa.c	/^do_fix_for_relocatable_link (Elf_Internal_Rela *rel,$/;"	f	file:
do_flags	sim/msp430/msp430-sim.c	/^do_flags (SIM_DESC sd,$/;"	f	file:
do_flush	gdb/cli-out.c	/^cli_ui_out::do_flush ()$/;"	f	class:cli_ui_out
do_flush	gdb/mi/mi-out.c	/^mi_ui_out::do_flush ()$/;"	f	class:mi_ui_out
do_fork	gdb/nat/linux-namespaces.c	/^do_fork (void)$/;"	f	file:
do_fp_exception	sim/rx/rx.c	/^do_fp_exception (unsigned long opcode_pc)$/;"	f	file:
do_fputc_async_safe	gdb/mi/mi-console.c	/^do_fputc_async_safe (int c, ui_file *stream)$/;"	f	file:
do_fputc_ftype	gdb/utils.h	/^typedef int (*do_fputc_ftype) (int c, ui_file *stream);$/;"	t
do_frozen_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^void do_frozen_tests ()$/;"	f
do_fstat	sim/ppc/emul_netbsd.c	/^do_fstat(os_emul_data *emul,$/;"	f	file:
do_fstat	sim/ppc/emul_netbsd.c	883;"	d	file:
do_fstatfs	sim/ppc/emul_netbsd.c	/^do_fstatfs(os_emul_data *emul,$/;"	f	file:
do_fstatfs	sim/ppc/emul_netbsd.c	827;"	d	file:
do_full_match	gdb/ada-lang.c	/^do_full_match (const char *symbol_search_name,$/;"	f	file:
do_gdb_disassembly	gdb/stack.c	/^do_gdb_disassembly (struct gdbarch *gdbarch,$/;"	f	file:
do_gdb_signal_to_host	gdb/common/signals.c	/^do_gdb_signal_to_host (enum gdb_signal oursig,$/;"	f	file:
do_gen	sim/igen/igen.c	/^do_gen (insn_table *isa, decode_table *decode_rules)$/;"	f	file:
do_get_arg_types	gdb/python/py-xmethods.c	/^python_xmethod_worker::do_get_arg_types (int *nargs, type ***arg_types)$/;"	f	class:python_xmethod_worker
do_get_result_type	gdb/python/py-xmethods.c	/^python_xmethod_worker::do_get_result_type (value *obj, value **args, int nargs,$/;"	f	class:python_xmethod_worker
do_getdirentries	sim/ppc/emul_netbsd.c	/^do_getdirentries(os_emul_data *emul,$/;"	f	file:
do_getdirentries	sim/ppc/emul_netbsd.c	935;"	d	file:
do_getegid	sim/ppc/emul_netbsd.c	/^do_getegid(os_emul_data *emul,$/;"	f	file:
do_getegid	sim/ppc/emul_netbsd.c	606;"	d	file:
do_geteuid	sim/ppc/emul_netbsd.c	/^do_geteuid(os_emul_data *emul,$/;"	f	file:
do_geteuid	sim/ppc/emul_netbsd.c	546;"	d	file:
do_getgid	sim/ppc/emul_netbsd.c	/^do_getgid(os_emul_data *emul,$/;"	f	file:
do_getgid	sim/ppc/emul_netbsd.c	621;"	d	file:
do_getpid	sim/ppc/emul_netbsd.c	/^do_getpid(os_emul_data *emul,$/;"	f	file:
do_getpid	sim/ppc/emul_netbsd.c	516;"	d	file:
do_getrusage	sim/ppc/emul_netbsd.c	/^do_getrusage(os_emul_data *emul,$/;"	f	file:
do_getrusage	sim/ppc/emul_netbsd.c	798;"	d	file:
do_gettimeofday	sim/ppc/emul_netbsd.c	/^do_gettimeofday(os_emul_data *emul,$/;"	f	file:
do_gettimeofday	sim/ppc/emul_netbsd.c	766;"	d	file:
do_getuid	sim/ppc/emul_netbsd.c	/^do_getuid(os_emul_data *emul,$/;"	f	file:
do_getuid	sim/ppc/emul_netbsd.c	531;"	d	file:
do_global_configuration_register_N_read	sim/ppc/hw_opic.c	/^do_global_configuration_register_N_read(device *me,$/;"	f	file:
do_global_configuration_register_N_write	sim/ppc/hw_opic.c	/^do_global_configuration_register_N_write(device *me,$/;"	f	file:
do_gz	src-release.sh	/^do_gz()$/;"	f
do_help	zlib/contrib/minizip/miniunz.c	/^void do_help()$/;"	f
do_help	zlib/contrib/minizip/minizip.c	/^void do_help()$/;"	f
do_hpacc_template_const_value	libiberty/cplus-dem.c	/^do_hpacc_template_const_value (struct work_stuff *work ATTRIBUTE_UNUSED,$/;"	f	file:
do_hpacc_template_literal	libiberty/cplus-dem.c	/^do_hpacc_template_literal (struct work_stuff *work, const char **mangled,$/;"	f	file:
do_hw_attach_regs	sim/common/hw-base.c	/^do_hw_attach_regs (struct hw *hw)$/;"	f
do_hw_poll_read	sim/common/sim-hw.c	/^do_hw_poll_read (struct hw *me,$/;"	f
do_hw_poll_read_method	sim/common/hw-main.h	/^typedef int (do_hw_poll_read_method)$/;"	t
do_initial_child_stuff	gdb/gdbserver/win32-low.c	/^do_initial_child_stuff (HANDLE proch, DWORD pid, int attached)$/;"	f	file:
do_initial_windows_stuff	gdb/windows-nat.c	/^do_initial_windows_stuff (struct target_ops *ops, DWORD pid, int attaching)$/;"	f	file:
do_interrupt	sim/v850/interp.c	/^do_interrupt (SIM_DESC sd, void *data)$/;"	f	file:
do_interrupt_acknowledge_register_N_read	sim/ppc/hw_opic.c	/^do_interrupt_acknowledge_register_N_read(device *me,$/;"	f	file:
do_interrupt_source_N_destination_register_read	sim/ppc/hw_opic.c	/^do_interrupt_source_N_destination_register_read(device *me,$/;"	f	file:
do_interrupt_source_N_destination_register_write	sim/ppc/hw_opic.c	/^do_interrupt_source_N_destination_register_write(device *me,$/;"	f	file:
do_interrupt_source_N_vector_priority_register_read	sim/ppc/hw_opic.c	/^do_interrupt_source_N_vector_priority_register_read(device *me,$/;"	f	file:
do_interrupt_source_N_vector_priority_register_write	sim/ppc/hw_opic.c	/^do_interrupt_source_N_vector_priority_register_write(device *me,$/;"	f	file:
do_ioctl	sim/ppc/emul_netbsd.c	/^do_ioctl(os_emul_data *emul,$/;"	f	file:
do_ioctl	sim/ppc/emul_netbsd.c	661;"	d	file:
do_ipi_N_dispatch_register_write	sim/ppc/hw_opic.c	/^do_ipi_N_dispatch_register_write(device *me,$/;"	f	file:
do_ipi_N_vector_priority_register_read	sim/ppc/hw_opic.c	/^do_ipi_N_vector_priority_register_read(device *me,$/;"	f	file:
do_ipi_N_vector_priority_register_write	sim/ppc/hw_opic.c	/^do_ipi_N_vector_priority_register_write(device *me,$/;"	f	file:
do_is_mi_like_p	gdb/ui-out.h	/^  virtual bool do_is_mi_like_p () const$/;"	f	class:ui_out
do_kill	sim/ppc/emul_netbsd.c	/^do_kill(os_emul_data *emul,$/;"	f	file:
do_kill	sim/ppc/emul_netbsd.c	561;"	d	file:
do_lf_putunsigned	sim/igen/lf.c	/^do_lf_putunsigned (lf *file, unsigned u)$/;"	f	file:
do_lf_putunsigned	sim/ppc/lf.c	/^do_lf_putunsigned(lf *file,$/;"	f	file:
do_linux_fstat	sim/ppc/emul_unix.c	/^do_linux_fstat(os_emul_data *emul,$/;"	f	file:
do_linux_fstat	sim/ppc/emul_unix.c	2162;"	d	file:
do_linux_ioctl	sim/ppc/emul_unix.c	/^do_linux_ioctl(os_emul_data *emul,$/;"	f	file:
do_linux_ioctl	sim/ppc/emul_unix.c	2421;"	d	file:
do_linux_lstat	sim/ppc/emul_unix.c	/^do_linux_lstat(os_emul_data *emul,$/;"	f	file:
do_linux_lstat	sim/ppc/emul_unix.c	2134;"	d	file:
do_linux_stat	sim/ppc/emul_unix.c	/^do_linux_stat(os_emul_data *emul,$/;"	f	file:
do_linux_stat	sim/ppc/emul_unix.c	2106;"	d	file:
do_list	zlib/contrib/minizip/miniunz.c	/^int do_list(uf)$/;"	f
do_locals_tests	gdb/testsuite/gdb.mi/mi-var-child.c	/^do_locals_tests ()$/;"	f
do_locals_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_locals_tests ()$/;"	f
do_long	sim/d10v/interp.c	/^do_long (SIM_DESC sd, SIM_CPU *cpu, uint32 ins)$/;"	f	file:
do_long_move_insn	sim/sh/interp.c	/^do_long_move_insn (int op, int disp12, int m, int n, int *thatlock)$/;"	f	file:
do_loops	gdb/testsuite/gdb.base/display.c	/^int do_loops()$/;"	f
do_lseek	sim/ppc/emul_netbsd.c	/^do_lseek(os_emul_data *emul,$/;"	f	file:
do_lseek	sim/ppc/emul_netbsd.c	990;"	d	file:
do_lstat	sim/ppc/emul_netbsd.c	/^do_lstat(os_emul_data *emul,$/;"	f	file:
do_lstat	sim/ppc/emul_netbsd.c	909;"	d	file:
do_lz	src-release.sh	/^do_lz()$/;"	f
do_mach_notify_dead_name	gdb/gnu-nat.c	/^do_mach_notify_dead_name (mach_port_t notify, mach_port_t dead_port)$/;"	f
do_mailbox_test	gdb/testsuite/gdb.arch/spu-info.c	/^do_mailbox_test ()$/;"	f
do_mark_open_fd	gdb/common/filestuff.c	/^do_mark_open_fd (void *ignore, int fd)$/;"	f	file:
do_math	readline/doc/texi2html	/^sub do_math$/;"	s
do_md5sum	src-release.sh	/^do_md5sum()$/;"	f
do_media_average	sim/frv/frv.c	/^do_media_average (SIM_CPU *current_cpu, HI arg1, HI arg2)$/;"	f	file:
do_memopt_add	sim/common/sim-memopt.c	/^do_memopt_add (SIM_DESC sd,$/;"	f	file:
do_memopt_delete	sim/common/sim-memopt.c	/^do_memopt_delete (SIM_DESC sd,$/;"	f	file:
do_message	gdb/cli-out.c	/^cli_ui_out::do_message (const char *format, va_list args)$/;"	f	class:cli_ui_out
do_message	gdb/mi/mi-out.c	/^mi_ui_out::do_message (const char *format, va_list args)$/;"	f	class:mi_ui_out
do_misc_decoding	opcodes/aarch64-dis.c	/^do_misc_decoding (aarch64_inst *inst)$/;"	f	file:
do_misc_encoding	opcodes/aarch64-asm.c	/^do_misc_encoding (aarch64_inst *inst)$/;"	f	file:
do_mixed_source_and_assembly	gdb/disasm.c	/^do_mixed_source_and_assembly (struct gdbarch *gdbarch,$/;"	f	file:
do_mixed_source_and_assembly_deprecated	gdb/disasm.c	/^do_mixed_source_and_assembly_deprecated$/;"	f	file:
do_mmap	gdb/testsuite/gdb.base/coredump-filter.c	/^do_mmap (void *addr, size_t size, int prot, int flags, int fd, off_t offset)$/;"	f	file:
do_module_cleanup	gdb/compile/compile-object-run.c	/^do_module_cleanup (void *arg, int registers_valid)$/;"	f	file:
do_module_cleanup	gdb/compile/compile-object-run.c	/^static dummy_frame_dtor_ftype do_module_cleanup;$/;"	v	file:
do_module_cleanup	gdb/compile/compile-object-run.c	/^struct do_module_cleanup$/;"	s	file:
do_monitor_command	gdb/target.c	/^do_monitor_command (const char *cmd, int from_tty)$/;"	f	file:
do_mrs	sim/aarch64/simulator.c	/^do_mrs (sim_cpu *cpu)$/;"	f	file:
do_multi_toc	bfd/elf64-ppc.c	/^  unsigned int do_multi_toc:1;$/;"	m	struct:ppc_link_hash_table	file:
do_my_cleanups	gdb/common/cleanups.c	/^do_my_cleanups (struct cleanup **pmy_chain,$/;"	f	file:
do_my_continuations	gdb/continuations.c	/^do_my_continuations (struct continuation **list, int err)$/;"	f	file:
do_my_continuations_1	gdb/continuations.c	/^do_my_continuations_1 (struct continuation **pmy_chain, int err)$/;"	f	file:
do_nested_struct_union_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_nested_struct_union_tests (void)$/;"	f
do_normal_overflow	sim/common/sim-fpu.c	/^do_normal_overflow (sim_fpu *f,$/;"	f
do_normal_round	sim/common/sim-fpu.c	/^do_normal_round (sim_fpu *f,$/;"	f
do_normal_underflow	sim/common/sim-fpu.c	/^do_normal_underflow (sim_fpu *f,$/;"	f
do_not_use_icache	sim/igen/gen-icache.h	/^  do_not_use_icache = 0,$/;"	e	enum:__anon561
do_not_use_icache	sim/ppc/gen-icache.h	/^  do_not_use_icache = 0,$/;"	e	enum:__anon918
do_nothing	gdb/testsuite/gdb.base/catch-signal-fork.c	/^do_nothing (void)$/;"	f
do_nothing	gdb/testsuite/gdb.base/catch-signal.c	/^do_nothing (void)$/;"	f
do_nothing	gdb/testsuite/gdb.base/wchar.c	/^do_nothing (wchar_t *c)$/;"	f
do_nothing	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^void do_nothing(void)$/;"	f
do_nothing	gdb/testsuite/gdb.mi/basics.c	/^void do_nothing (void)$/;"	f
do_nothing	gdb/testsuite/gdb.mi/mi-stepn.c	/^do_nothing (void)$/;"	f
do_nothing	gdb/testsuite/gdb.python/py-events-shlib.c	/^void do_nothing (void) {}$/;"	f
do_nothing	gdb/testsuite/gdb.python/py-prettyprint.c	/^void do_nothing(void)$/;"	f
do_nothing_thread_func	gdb/testsuite/gdb.threads/tid-reuse.c	/^do_nothing_thread_func (void *arg)$/;"	f
do_notif_event_xfree	gdb/remote-notif.c	/^do_notif_event_xfree (void *arg)$/;"	f	file:
do_ns32k_reloc	bfd/cpu-ns32k.c	/^do_ns32k_reloc (bfd *      abfd,$/;"	f	file:
do_one_display	gdb/printcmd.c	/^do_one_display (struct display *d)$/;"	f	file:
do_op_N	sim/testsuite/common/alu-n-tst.h	/^do_op_N (const alu_test *tst)$/;"	f
do_op_N	sim/testsuite/common/alu-n-tst.h	254;"	d
do_op_N	sim/testsuite/common/alu-n-tst.h	27;"	d
do_open	sim/ppc/emul_netbsd.c	/^do_open(os_emul_data *emul,$/;"	f	file:
do_option	gdb/target.c	/^do_option (int *target_options, char *ret,$/;"	f	file:
do_pad	bfd/coff-rs6000.c	/^do_pad (bfd *abfd, unsigned int number)$/;"	f	file:
do_parallel	sim/d10v/interp.c	/^do_parallel (SIM_DESC sd, SIM_CPU *cpu, uint16 ins1, uint16 ins2)$/;"	f	file:
do_pass	gdb/testsuite/gdb.threads/tls.c	/^do_pass()$/;"	f
do_poll_event	sim/cris/dv-rv.c	/^do_poll_event (struct hw *me, void *data)$/;"	f	file:
do_polling_event	sim/mn10300/dv-mn103ser.c	/^do_polling_event (struct hw *me,$/;"	f	file:
do_ppc_sysv_return_value	gdb/ppc-sysv-tdep.c	/^do_ppc_sysv_return_value (struct gdbarch *gdbarch, struct type *func_type,$/;"	f	file:
do_print	gdb/testsuite/gdb.cp/virtfunc2.cc	/^  virtual int do_print() { return 123456; }$/;"	f	class:Obj
do_print	sim/common/sim-hw.c	/^do_print (void *file, const char *fmt, ...)$/;"	f	file:
do_print2	gdb/testsuite/gdb.cp/virtfunc2.cc	/^  virtual int do_print2() { return 654321; }$/;"	f	class:Obj2	file:
do_print3	gdb/testsuite/gdb.cp/virtfunc2.cc	/^  virtual int do_print3() { return 111111; }$/;"	f	class:interface	file:
do_print_variable_and_value	gdb/stack.c	/^do_print_variable_and_value (const char *print_name,$/;"	f	file:
do_processor_init_register_read	sim/ppc/hw_opic.c	/^do_processor_init_register_read(device *me,$/;"	f	file:
do_processor_init_register_write	sim/ppc/hw_opic.c	/^do_processor_init_register_write(device *me,$/;"	f	file:
do_proto_toplev	src-release.sh	/^do_proto_toplev()$/;"	f
do_rdat	sim/sh/interp.c	/^do_rdat (unsigned char *memory, int x, int n, int maskl)$/;"	f	file:
do_read	gdb/gdbarch.sh	/^do_read ()$/;"	f
do_read	gdb/regformats/regdat.sh	/^do_read ()$/;"	f
do_read	sim/ppc/emul_netbsd.c	/^do_read(os_emul_data *emul,$/;"	f	file:
do_redirect	gdb/cli-out.c	/^cli_ui_out::do_redirect (ui_file *outstream)$/;"	f	class:cli_ui_out
do_redirect	gdb/mi/mi-out.c	/^mi_ui_out::do_redirect (ui_file *outstream)$/;"	f	class:mi_ui_out
do_regcache_raw_write	gdb/rs6000-tdep.c	/^do_regcache_raw_write (struct regcache *regcache, int regnum, void *buffer)$/;"	f	file:
do_register_init	sim/ppc/hw_register.c	/^do_register_init(device *me,$/;"	f	file:
do_relax	bfd/elfxx-sparc.h	/^  unsigned int do_relax, reloc_count;$/;"	m	struct:_bfd_sparc_elf_section_data
do_reloc	include/xtensa-isa-internal.h	/^  xtensa_do_reloc_fn do_reloc;		\/* Perform a PC-relative reloc.  *\/$/;"	m	struct:xtensa_operand_internal_struct
do_remote_fileio_request	gdb/remote-fileio.c	/^do_remote_fileio_request (remote_target *remote, char *buf)$/;"	f	file:
do_restore_infcall_control_state_cleanup	gdb/infrun.c	/^do_restore_infcall_control_state_cleanup (void *sts)$/;"	f	file:
do_restore_infcall_suspend_state_cleanup	gdb/infrun.c	/^do_restore_infcall_suspend_state_cleanup (void *state)$/;"	f	file:
do_rmdir	gdb/compile/compile.c	/^do_rmdir (void *arg)$/;"	f	file:
do_round	sim/common/sim-fpu.c	/^do_round (sim_fpu *f,$/;"	f
do_run	sim/cr16/interp.c	/^do_run (SIM_DESC sd, SIM_CPU *cpu, uint64 mcode)$/;"	f	file:
do_sc	readline/doc/texi2html	/^sub do_sc $/;"	s
do_scalar_CMGT	sim/aarch64/simulator.c	/^do_scalar_CMGT (sim_cpu *cpu)$/;"	f	file:
do_scalar_FABD	sim/aarch64/simulator.c	/^do_scalar_FABD (sim_cpu *cpu)$/;"	f	file:
do_scalar_FADDP	sim/aarch64/simulator.c	/^do_scalar_FADDP (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCM	sim/aarch64/simulator.c	/^do_scalar_FCM (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCMEQ_zero	sim/aarch64/simulator.c	/^do_scalar_FCMEQ_zero (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCMGE_zero	sim/aarch64/simulator.c	/^do_scalar_FCMGE_zero (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCMGT_zero	sim/aarch64/simulator.c	/^do_scalar_FCMGT_zero (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCMLE_zero	sim/aarch64/simulator.c	/^do_scalar_FCMLE_zero (sim_cpu *cpu)$/;"	f	file:
do_scalar_FCMLT_zero	sim/aarch64/simulator.c	/^do_scalar_FCMLT_zero (sim_cpu *cpu)$/;"	f	file:
do_scalar_MOV	sim/aarch64/simulator.c	/^do_scalar_MOV (sim_cpu *cpu)$/;"	f	file:
do_scalar_NEG	sim/aarch64/simulator.c	/^do_scalar_NEG (sim_cpu *cpu)$/;"	f	file:
do_scalar_SSHL	sim/aarch64/simulator.c	/^do_scalar_SSHL (sim_cpu *cpu)$/;"	f	file:
do_scalar_UCVTF	sim/aarch64/simulator.c	/^do_scalar_UCVTF (sim_cpu *cpu)$/;"	f	file:
do_scalar_USHL	sim/aarch64/simulator.c	/^do_scalar_USHL (sim_cpu *cpu)$/;"	f	file:
do_scalar_USHR	sim/aarch64/simulator.c	/^do_scalar_USHR (sim_cpu *cpu)$/;"	f	file:
do_scalar_shift	sim/aarch64/simulator.c	/^do_scalar_shift (sim_cpu *cpu)$/;"	f	file:
do_scalar_vec	sim/aarch64/simulator.c	/^do_scalar_vec (sim_cpu *cpu)$/;"	f	file:
do_search_struct_field	gdb/valops.c	/^do_search_struct_field (const char *name, struct value *arg1, LONGEST offset,$/;"	f	file:
do_sections	bfd/irix-core.c	/^do_sections (bfd *abfd, struct coreout *coreout)$/;"	f	file:
do_sections64	bfd/irix-core.c	/^do_sections64 (bfd *abfd, struct coreout *coreout)$/;"	f	file:
do_ser_base_readchar	gdb/ser-base.c	/^do_ser_base_readchar (struct serial *scb, int timeout)$/;"	f	file:
do_serial_close	gdb/serial.c	/^do_serial_close (struct serial *scb, int really_close)$/;"	f	file:
do_set_command	gdb/cli/cli-setshow.c	/^do_set_command (const char *arg, int from_tty, struct cmd_list_element *c)$/;"	f
do_setns	gdb/nat/linux-namespaces.c	/^do_setns (int fd, int nstype)$/;"	f	file:
do_sfunc	gdb/cli/cli-decode.c	/^do_sfunc (struct cmd_list_element *c, const char *args, int from_tty)$/;"	f	file:
do_show_command	gdb/cli/cli-setshow.c	/^do_show_command (const char *arg, int from_tty, struct cmd_list_element *c)$/;"	f
do_sign_or_zero_extend	gdb/cris-tdep.c	/^do_sign_or_zero_extend (unsigned long value, unsigned short *inst)$/;"	f	file:
do_signal_test	gdb/testsuite/gdb.arch/spu-info.c	/^do_signal_test ()$/;"	f
do_sigprocmask	sim/ppc/emul_netbsd.c	/^do_sigprocmask(os_emul_data *emul,$/;"	f	file:
do_sigprocmask	sim/ppc/emul_netbsd.c	636;"	d	file:
do_skip_file_p	gdb/skip.c	/^skiplist_entry::do_skip_file_p (const symtab_and_line &function_sal) const$/;"	f	class:skiplist_entry
do_skip_gfile_p	gdb/skip.c	/^skiplist_entry::do_skip_gfile_p (const symtab_and_line &function_sal) const$/;"	f	class:skiplist_entry
do_slurp_bsd_armap	bfd/archive.c	/^do_slurp_bsd_armap (bfd *abfd)$/;"	f	file:
do_slurp_coff_armap	bfd/archive.c	/^do_slurp_coff_armap (bfd *abfd)$/;"	f	file:
do_solaris_fstat	sim/ppc/emul_unix.c	/^do_solaris_fstat(os_emul_data *emul,$/;"	f	file:
do_solaris_fstat	sim/ppc/emul_unix.c	1225;"	d	file:
do_solaris_ioctl	sim/ppc/emul_unix.c	/^do_solaris_ioctl(os_emul_data *emul,$/;"	f	file:
do_solaris_ioctl	sim/ppc/emul_unix.c	1457;"	d	file:
do_solaris_lstat	sim/ppc/emul_unix.c	/^do_solaris_lstat(os_emul_data *emul,$/;"	f	file:
do_solaris_lstat	sim/ppc/emul_unix.c	1197;"	d	file:
do_solaris_stat	sim/ppc/emul_unix.c	/^do_solaris_stat(os_emul_data *emul,$/;"	f	file:
do_solaris_stat	sim/ppc/emul_unix.c	1169;"	d	file:
do_something	gdb/testsuite/gdb.ada/info_types.c	/^do_something (int *val)$/;"	f
do_something	gdb/testsuite/gdb.base/c-linkage-name.c	/^do_something (struct wrapper *w)$/;"	f
do_something	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void do_something () { } \/\/ tclass<T>::do_something$/;"	f	class:tclass
do_something	gdb/testsuite/gdb.cp/cpexprs.cc	/^void tclass<char>::do_something () { } \/\/ tclass<char>::do_something$/;"	f	class:tclass
do_something	gdb/testsuite/gdb.cp/cpexprs.cc	/^void tclass<int>::do_something () { } \/\/ tclass<int>::do_something$/;"	f	class:tclass
do_something	gdb/testsuite/gdb.cp/cpexprs.cc	/^void tclass<long>::do_something () { } \/\/ tclass<long>::do_something$/;"	f	class:tclass
do_something	gdb/testsuite/gdb.cp/cpexprs.cc	/^void tclass<short>::do_something () { } \/\/ tclass<short>::do_something$/;"	f	class:tclass
do_something	gdb/testsuite/gdb.python/py-thrhandle.c	/^do_something (int n)$/;"	f
do_spaces	gdb/cli-out.c	/^cli_ui_out::do_spaces (int numspaces)$/;"	f	class:cli_ui_out
do_spaces	gdb/mi/mi-out.c	/^mi_ui_out::do_spaces (int numspaces)$/;"	f	class:mi_ui_out
do_special_decoding	opcodes/aarch64-dis.c	/^do_special_decoding (aarch64_inst *inst)$/;"	f	file:
do_special_encoding	opcodes/aarch64-asm.c	/^do_special_encoding (struct aarch64_inst *inst)$/;"	f	file:
do_special_tests	gdb/testsuite/gdb.mi/mi-var-child.c	/^do_special_tests (void)$/;"	f
do_special_tests	gdb/testsuite/gdb.mi/var-cmd.c	/^do_special_tests (void)$/;"	f
do_spurious_vector_register_read	sim/ppc/hw_opic.c	/^do_spurious_vector_register_read(device *me,$/;"	f	file:
do_spurious_vector_register_write	sim/ppc/hw_opic.c	/^do_spurious_vector_register_write(device *me,$/;"	f	file:
do_start_initialization	gdb/python/python.c	/^do_start_initialization ()$/;"	f	file:
do_stat	sim/ppc/emul_netbsd.c	/^do_stat(os_emul_data *emul,$/;"	f	file:
do_stat	sim/ppc/emul_netbsd.c	857;"	d	file:
do_syscall	sim/iq2000/iq2000.c	/^do_syscall (SIM_CPU *current_cpu, PCADDR pc)$/;"	f
do_syscall	sim/mn10300/op_utils.c	/^do_syscall (void)$/;"	f
do_table_begin	gdb/cli-out.c	/^cli_ui_out::do_table_begin (int nbrofcols, int nr_rows, const char *tblid)$/;"	f	class:cli_ui_out
do_table_begin	gdb/mi/mi-out.c	/^mi_ui_out::do_table_begin (int nr_cols, int nr_rows,$/;"	f	class:mi_ui_out
do_table_body	gdb/cli-out.c	/^cli_ui_out::do_table_body ()$/;"	f	class:cli_ui_out
do_table_body	gdb/mi/mi-out.c	/^mi_ui_out::do_table_body ()$/;"	f	class:mi_ui_out
do_table_end	gdb/cli-out.c	/^cli_ui_out::do_table_end ()$/;"	f	class:cli_ui_out
do_table_end	gdb/mi/mi-out.c	/^mi_ui_out::do_table_end ()$/;"	f	class:mi_ui_out
do_table_header	gdb/cli-out.c	/^cli_ui_out::do_table_header (int width, ui_align alignment,$/;"	f	class:cli_ui_out
do_table_header	gdb/mi/mi-out.c	/^mi_ui_out::do_table_header (int width, ui_align alignment,$/;"	f	class:mi_ui_out
do_tar	src-release.sh	/^do_tar()$/;"	f
do_target_resume	gdb/infrun.c	/^do_target_resume (ptid_t resume_ptid, int step, enum gdb_signal sig)$/;"	f	file:
do_target_wait	gdb/infrun.c	/^do_target_wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	file:
do_test_load	gdb/testsuite/gdb.perf/solib.c	/^do_test_load (int number)$/;"	f
do_test_unload	gdb/testsuite/gdb.perf/solib.c	/^do_test_unload (int number)$/;"	f
do_text	gdb/cli-out.c	/^cli_ui_out::do_text (const char *string)$/;"	f	class:cli_ui_out
do_text	gdb/mi/mi-out.c	/^mi_ui_out::do_text (const char *string)$/;"	f	class:mi_ui_out
do_text	gdb/tui/tui-out.c	/^tui_ui_out::do_text (const char *string)$/;"	f	class:tui_ui_out
do_timer_N_base_count_register_read	sim/ppc/hw_opic.c	/^do_timer_N_base_count_register_read(device *me,$/;"	f	file:
do_timer_N_base_count_register_write	sim/ppc/hw_opic.c	/^do_timer_N_base_count_register_write(device *me,$/;"	f	file:
do_timer_N_current_count_register_read	sim/ppc/hw_opic.c	/^do_timer_N_current_count_register_read(device *me,$/;"	f	file:
do_timer_N_destination_register_read	sim/ppc/hw_opic.c	/^do_timer_N_destination_register_read(device *me,$/;"	f	file:
do_timer_N_destination_register_write	sim/ppc/hw_opic.c	/^do_timer_N_destination_register_write(device *me,$/;"	f	file:
do_timer_N_vector_priority_register_read	sim/ppc/hw_opic.c	/^do_timer_N_vector_priority_register_read(device *me,$/;"	f	file:
do_timer_N_vector_priority_register_write	sim/ppc/hw_opic.c	/^do_timer_N_vector_priority_register_write(device *me,$/;"	f	file:
do_timer_event	sim/lm32/dv-lm32timer.c	/^do_timer_event (struct hw *me, void *data)$/;"	f	file:
do_timer_frequency_reporting_register_read	sim/ppc/hw_opic.c	/^do_timer_frequency_reporting_register_read(device *me,$/;"	f	file:
do_timer_frequency_reporting_register_write	sim/ppc/hw_opic.c	/^do_timer_frequency_reporting_register_write(device *me,$/;"	f	file:
do_timings	gdb/mi/mi-main.c	/^static int do_timings = 0;$/;"	v	file:
do_tls_opt	bfd/elf32-ppc.c	/^  unsigned int do_tls_opt:1;$/;"	m	struct:ppc_elf_link_hash_table	file:
do_tls_opt	bfd/elf64-ppc.c	/^  unsigned int do_tls_opt:1;$/;"	m	struct:ppc_link_hash_table	file:
do_toc_opt	bfd/elf64-ppc.c	/^  unsigned int do_toc_opt:1;$/;"	m	struct:ppc_link_hash_table	file:
do_trace_output_finish	sim/cr16/simops.c	/^do_trace_output_finish (SIM_DESC sd)$/;"	f	file:
do_trace_output_finish	sim/d10v/simops.c	/^do_trace_output_finish (SIM_DESC sd)$/;"	f	file:
do_trace_output_flush	sim/cr16/simops.c	/^do_trace_output_flush (SIM_DESC sd)$/;"	f	file:
do_trace_output_flush	sim/d10v/simops.c	/^do_trace_output_flush (SIM_DESC sd)$/;"	f	file:
do_tui_putc	gdb/tui/tui-io.c	/^do_tui_putc (WINDOW *w, char c)$/;"	f	file:
do_type	libiberty/cplus-dem.c	/^do_type (struct work_stuff *work, const char **mangled, string *result)$/;"	f	file:
do_uart_tx_event	sim/lm32/dv-lm32uart.c	/^do_uart_tx_event (struct hw *me, void *data)$/;"	f	file:
do_umask	sim/ppc/emul_netbsd.c	/^do_umask(os_emul_data *emul,$/;"	f	file:
do_umask	sim/ppc/emul_netbsd.c	697;"	d	file:
do_unix_access	sim/ppc/emul_unix.c	/^do_unix_access(os_emul_data *emul,$/;"	f	file:
do_unix_access	sim/ppc/emul_unix.c	383;"	d	file:
do_unix_break	sim/ppc/emul_unix.c	/^do_unix_break(os_emul_data *emul,$/;"	f	file:
do_unix_chdir	sim/ppc/emul_unix.c	/^do_unix_chdir(os_emul_data *emul,$/;"	f	file:
do_unix_chdir	sim/ppc/emul_unix.c	659;"	d	file:
do_unix_close	sim/ppc/emul_unix.c	/^do_unix_close(os_emul_data *emul,$/;"	f	file:
do_unix_dup	sim/ppc/emul_unix.c	/^do_unix_dup(os_emul_data *emul,$/;"	f	file:
do_unix_dup	sim/ppc/emul_unix.c	524;"	d	file:
do_unix_dup2	sim/ppc/emul_unix.c	/^do_unix_dup2(os_emul_data *emul,$/;"	f	file:
do_unix_dup2	sim/ppc/emul_unix.c	545;"	d	file:
do_unix_exit	sim/ppc/emul_unix.c	/^do_unix_exit(os_emul_data *emul,$/;"	f	file:
do_unix_getegid	sim/ppc/emul_unix.c	/^do_unix_getegid(os_emul_data *emul,$/;"	f	file:
do_unix_getegid	sim/ppc/emul_unix.c	624;"	d	file:
do_unix_geteuid	sim/ppc/emul_unix.c	/^do_unix_geteuid(os_emul_data *emul,$/;"	f	file:
do_unix_geteuid	sim/ppc/emul_unix.c	484;"	d	file:
do_unix_getgid	sim/ppc/emul_unix.c	/^do_unix_getgid(os_emul_data *emul,$/;"	f	file:
do_unix_getgid	sim/ppc/emul_unix.c	609;"	d	file:
do_unix_getgid2	sim/ppc/emul_unix.c	/^do_unix_getgid2(os_emul_data *emul,$/;"	f	file:
do_unix_getgid2	sim/ppc/emul_unix.c	593;"	d	file:
do_unix_getpid	sim/ppc/emul_unix.c	/^do_unix_getpid(os_emul_data *emul,$/;"	f	file:
do_unix_getpid	sim/ppc/emul_unix.c	407;"	d	file:
do_unix_getpid2	sim/ppc/emul_unix.c	/^do_unix_getpid2(os_emul_data *emul,$/;"	f	file:
do_unix_getpid2	sim/ppc/emul_unix.c	437;"	d	file:
do_unix_getppid	sim/ppc/emul_unix.c	/^do_unix_getppid(os_emul_data *emul,$/;"	f	file:
do_unix_getppid	sim/ppc/emul_unix.c	422;"	d	file:
do_unix_getrusage	sim/ppc/emul_unix.c	/^do_unix_getrusage(os_emul_data *emul,$/;"	f	file:
do_unix_getrusage	sim/ppc/emul_unix.c	877;"	d	file:
do_unix_gettimeofday	sim/ppc/emul_unix.c	/^do_unix_gettimeofday(os_emul_data *emul,$/;"	f	file:
do_unix_gettimeofday	sim/ppc/emul_unix.c	832;"	d	file:
do_unix_getuid	sim/ppc/emul_unix.c	/^do_unix_getuid(os_emul_data *emul,$/;"	f	file:
do_unix_getuid	sim/ppc/emul_unix.c	469;"	d	file:
do_unix_getuid2	sim/ppc/emul_unix.c	/^do_unix_getuid2(os_emul_data *emul,$/;"	f	file:
do_unix_getuid2	sim/ppc/emul_unix.c	453;"	d	file:
do_unix_link	sim/ppc/emul_unix.c	/^do_unix_link(os_emul_data *emul,$/;"	f	file:
do_unix_link	sim/ppc/emul_unix.c	682;"	d	file:
do_unix_lseek	sim/ppc/emul_unix.c	/^do_unix_lseek(os_emul_data *emul,$/;"	f	file:
do_unix_lseek	sim/ppc/emul_unix.c	567;"	d	file:
do_unix_mkdir	sim/ppc/emul_unix.c	/^do_unix_mkdir(os_emul_data *emul,$/;"	f	file:
do_unix_mkdir	sim/ppc/emul_unix.c	757;"	d	file:
do_unix_nop	sim/ppc/emul_unix.c	/^do_unix_nop(os_emul_data *emul,$/;"	f	file:
do_unix_open	sim/ppc/emul_unix.c	/^do_unix_open(os_emul_data *emul,$/;"	f	file:
do_unix_read	sim/ppc/emul_unix.c	/^do_unix_read(os_emul_data *emul,$/;"	f	file:
do_unix_rmdir	sim/ppc/emul_unix.c	/^do_unix_rmdir(os_emul_data *emul,$/;"	f	file:
do_unix_rmdir	sim/ppc/emul_unix.c	785;"	d	file:
do_unix_symlink	sim/ppc/emul_unix.c	/^do_unix_symlink(os_emul_data *emul,$/;"	f	file:
do_unix_symlink	sim/ppc/emul_unix.c	708;"	d	file:
do_unix_time	sim/ppc/emul_unix.c	/^do_unix_time(os_emul_data *emul,$/;"	f	file:
do_unix_time	sim/ppc/emul_unix.c	808;"	d	file:
do_unix_umask	sim/ppc/emul_unix.c	/^do_unix_umask(os_emul_data *emul,$/;"	f	file:
do_unix_umask	sim/ppc/emul_unix.c	639;"	d	file:
do_unix_unlink	sim/ppc/emul_unix.c	/^do_unix_unlink(os_emul_data *emul,$/;"	f	file:
do_unix_unlink	sim/ppc/emul_unix.c	734;"	d	file:
do_unix_write	sim/ppc/emul_unix.c	/^do_unix_write(os_emul_data *emul,$/;"	f	file:
do_uref	readline/doc/texi2html	/^sub do_uref {$/;"	s
do_url	readline/doc/texi2html	/^sub do_url { &t2h_anchor('', $_[0], $_[0]) }$/;"	s
do_value_free_to_mark	gdb/utils.c	/^do_value_free_to_mark (void *value)$/;"	f	file:
do_vars	gdb/testsuite/gdb.base/display.c	/^int do_vars()$/;"	f
do_vec_ABS	sim/aarch64/simulator.c	/^do_vec_ABS (sim_cpu *cpu)$/;"	f	file:
do_vec_ADDP	sim/aarch64/simulator.c	/^do_vec_ADDP (sim_cpu *cpu)$/;"	f	file:
do_vec_ADDV	sim/aarch64/simulator.c	/^do_vec_ADDV (sim_cpu *cpu)$/;"	f	file:
do_vec_AND	sim/aarch64/simulator.c	/^do_vec_AND (sim_cpu *cpu)$/;"	f	file:
do_vec_BIC	sim/aarch64/simulator.c	/^do_vec_BIC (sim_cpu *cpu)$/;"	f	file:
do_vec_BSL	sim/aarch64/simulator.c	/^do_vec_BSL (sim_cpu *cpu)$/;"	f	file:
do_vec_CLZ	sim/aarch64/simulator.c	/^do_vec_CLZ (sim_cpu *cpu)$/;"	f	file:
do_vec_CNT	sim/aarch64/simulator.c	/^do_vec_CNT (sim_cpu *cpu)$/;"	f	file:
do_vec_DUP_scalar_into_vector	sim/aarch64/simulator.c	/^do_vec_DUP_scalar_into_vector (sim_cpu *cpu)$/;"	f	file:
do_vec_DUP_vector_into_vector	sim/aarch64/simulator.c	/^do_vec_DUP_vector_into_vector (sim_cpu *cpu)$/;"	f	file:
do_vec_EOR	sim/aarch64/simulator.c	/^do_vec_EOR (sim_cpu *cpu)$/;"	f	file:
do_vec_EXT	sim/aarch64/simulator.c	/^do_vec_EXT (sim_cpu *cpu)$/;"	f	file:
do_vec_FABS	sim/aarch64/simulator.c	/^do_vec_FABS (sim_cpu *cpu)$/;"	f	file:
do_vec_FADDP	sim/aarch64/simulator.c	/^do_vec_FADDP (sim_cpu *cpu)$/;"	f	file:
do_vec_FCVTL	sim/aarch64/simulator.c	/^do_vec_FCVTL (sim_cpu *cpu)$/;"	f	file:
do_vec_FCVTZS	sim/aarch64/simulator.c	/^do_vec_FCVTZS (sim_cpu *cpu)$/;"	f	file:
do_vec_FDIV	sim/aarch64/simulator.c	/^do_vec_FDIV (sim_cpu *cpu)$/;"	f	file:
do_vec_FMLA	sim/aarch64/simulator.c	/^do_vec_FMLA (sim_cpu *cpu)$/;"	f	file:
do_vec_FMUL	sim/aarch64/simulator.c	/^do_vec_FMUL (sim_cpu *cpu)$/;"	f	file:
do_vec_FNEG	sim/aarch64/simulator.c	/^do_vec_FNEG (sim_cpu *cpu)$/;"	f	file:
do_vec_FSQRT	sim/aarch64/simulator.c	/^do_vec_FSQRT (sim_cpu *cpu)$/;"	f	file:
do_vec_Fminmax	sim/aarch64/simulator.c	/^do_vec_Fminmax (sim_cpu *cpu)$/;"	f	file:
do_vec_FminmaxNMP	sim/aarch64/simulator.c	/^do_vec_FminmaxNMP (sim_cpu *cpu)$/;"	f	file:
do_vec_INS	sim/aarch64/simulator.c	/^do_vec_INS (sim_cpu *cpu)$/;"	f	file:
do_vec_LDnR	sim/aarch64/simulator.c	/^do_vec_LDnR (sim_cpu *cpu, uint64_t address)$/;"	f	file:
do_vec_LDn_single	sim/aarch64/simulator.c	/^do_vec_LDn_single (sim_cpu *cpu, uint64_t address)$/;"	f	file:
do_vec_MLA	sim/aarch64/simulator.c	/^do_vec_MLA (sim_cpu *cpu)$/;"	f	file:
do_vec_MLS	sim/aarch64/simulator.c	/^do_vec_MLS (sim_cpu *cpu)$/;"	f	file:
do_vec_MOV_element	sim/aarch64/simulator.c	/^do_vec_MOV_element (sim_cpu *cpu)$/;"	f	file:
do_vec_MOV_immediate	sim/aarch64/simulator.c	/^do_vec_MOV_immediate (sim_cpu *cpu)$/;"	f	file:
do_vec_MOV_whole_vector	sim/aarch64/simulator.c	/^do_vec_MOV_whole_vector (sim_cpu *cpu)$/;"	f	file:
do_vec_MUL_by_element	sim/aarch64/simulator.c	/^do_vec_MUL_by_element (sim_cpu *cpu)$/;"	f	file:
do_vec_MVNI	sim/aarch64/simulator.c	/^do_vec_MVNI (sim_cpu *cpu)$/;"	f	file:
do_vec_NOT	sim/aarch64/simulator.c	/^do_vec_NOT (sim_cpu *cpu)$/;"	f	file:
do_vec_ORN	sim/aarch64/simulator.c	/^do_vec_ORN (sim_cpu *cpu)$/;"	f	file:
do_vec_ORR	sim/aarch64/simulator.c	/^do_vec_ORR (sim_cpu *cpu)$/;"	f	file:
do_vec_REV16	sim/aarch64/simulator.c	/^do_vec_REV16 (sim_cpu *cpu)$/;"	f	file:
do_vec_REV32	sim/aarch64/simulator.c	/^do_vec_REV32 (sim_cpu *cpu)$/;"	f	file:
do_vec_REV64	sim/aarch64/simulator.c	/^do_vec_REV64 (sim_cpu *cpu)$/;"	f	file:
do_vec_SCVTF	sim/aarch64/simulator.c	/^do_vec_SCVTF (sim_cpu *cpu)$/;"	f	file:
do_vec_SHL	sim/aarch64/simulator.c	/^do_vec_SHL (sim_cpu *cpu)$/;"	f	file:
do_vec_SMOV_into_scalar	sim/aarch64/simulator.c	/^do_vec_SMOV_into_scalar (sim_cpu *cpu)$/;"	f	file:
do_vec_SSHL	sim/aarch64/simulator.c	/^do_vec_SSHL (sim_cpu *cpu)$/;"	f	file:
do_vec_SSHR_USHR	sim/aarch64/simulator.c	/^do_vec_SSHR_USHR (sim_cpu *cpu)$/;"	f	file:
do_vec_STn_single	sim/aarch64/simulator.c	/^do_vec_STn_single (sim_cpu *cpu, uint64_t address)$/;"	f	file:
do_vec_SUB	sim/aarch64/simulator.c	/^do_vec_SUB (sim_cpu *cpu)$/;"	f	file:
do_vec_TBL	sim/aarch64/simulator.c	/^do_vec_TBL (sim_cpu *cpu)$/;"	f	file:
do_vec_TRN	sim/aarch64/simulator.c	/^do_vec_TRN (sim_cpu *cpu)$/;"	f	file:
do_vec_UMOV_into_scalar	sim/aarch64/simulator.c	/^do_vec_UMOV_into_scalar (sim_cpu *cpu)$/;"	f	file:
do_vec_USHL	sim/aarch64/simulator.c	/^do_vec_USHL (sim_cpu *cpu)$/;"	f	file:
do_vec_UZP	sim/aarch64/simulator.c	/^do_vec_UZP (sim_cpu *cpu)$/;"	f	file:
do_vec_XTN	sim/aarch64/simulator.c	/^do_vec_XTN (sim_cpu *cpu)$/;"	f	file:
do_vec_ZIP	sim/aarch64/simulator.c	/^do_vec_ZIP (sim_cpu *cpu)$/;"	f	file:
do_vec_add	sim/aarch64/simulator.c	/^do_vec_add (sim_cpu *cpu)$/;"	f	file:
do_vec_bit	sim/aarch64/simulator.c	/^do_vec_bit (sim_cpu *cpu)$/;"	f	file:
do_vec_compare	sim/aarch64/simulator.c	/^do_vec_compare (sim_cpu *cpu)$/;"	f	file:
do_vec_fadd	sim/aarch64/simulator.c	/^do_vec_fadd (sim_cpu *cpu)$/;"	f	file:
do_vec_fminmaxV	sim/aarch64/simulator.c	/^do_vec_fminmaxV (sim_cpu *cpu)$/;"	f	file:
do_vec_ins_2	sim/aarch64/simulator.c	/^do_vec_ins_2 (sim_cpu *cpu)$/;"	f	file:
do_vec_load_store	sim/aarch64/simulator.c	/^do_vec_load_store (sim_cpu *cpu)$/;"	f	file:
do_vec_max	sim/aarch64/simulator.c	/^do_vec_max (sim_cpu *cpu)$/;"	f	file:
do_vec_maxv	sim/aarch64/simulator.c	/^do_vec_maxv (sim_cpu *cpu)$/;"	f	file:
do_vec_min	sim/aarch64/simulator.c	/^do_vec_min (sim_cpu *cpu)$/;"	f	file:
do_vec_mls_indexed	sim/aarch64/simulator.c	/^do_vec_mls_indexed (sim_cpu *cpu)$/;"	f	file:
do_vec_mul	sim/aarch64/simulator.c	/^do_vec_mul (sim_cpu *cpu)$/;"	f	file:
do_vec_mull	sim/aarch64/simulator.c	/^do_vec_mull (sim_cpu *cpu)$/;"	f	file:
do_vec_neg	sim/aarch64/simulator.c	/^do_vec_neg (sim_cpu *cpu)$/;"	f	file:
do_vec_op1	sim/aarch64/simulator.c	/^do_vec_op1 (sim_cpu *cpu)$/;"	f	file:
do_vec_op2	sim/aarch64/simulator.c	/^do_vec_op2 (sim_cpu *cpu)$/;"	f	file:
do_vec_sqrt	sim/aarch64/simulator.c	/^do_vec_sqrt (sim_cpu *cpu)$/;"	f	file:
do_vec_sub_long	sim/aarch64/simulator.c	/^do_vec_sub_long (sim_cpu *cpu)$/;"	f	file:
do_vec_xtl	sim/aarch64/simulator.c	/^do_vec_xtl (sim_cpu *cpu)$/;"	f	file:
do_vendor_identification_register_read	sim/ppc/hw_opic.c	/^do_vendor_identification_register_read(device *me,$/;"	f	file:
do_watchpoint_create	sim/common/sim-watch.c	/^do_watchpoint_create (SIM_DESC sd,$/;"	f	file:
do_watchpoint_delete	sim/common/sim-watch.c	/^do_watchpoint_delete (SIM_DESC sd,$/;"	f	file:
do_watchpoint_info	sim/common/sim-watch.c	/^do_watchpoint_info (SIM_DESC sd)$/;"	f	file:
do_wdat	sim/sh/interp.c	/^do_wdat (unsigned char *memory, int x, int n, int maskl)$/;"	f	file:
do_wild_match	gdb/ada-lang.c	/^do_wild_match (const char *symbol_search_name,$/;"	f	file:
do_windows_fetch_inferior_registers	gdb/windows-nat.c	/^do_windows_fetch_inferior_registers (struct regcache *regcache,$/;"	f	file:
do_windows_store_inferior_registers	gdb/windows-nat.c	/^do_windows_store_inferior_registers (const struct regcache *regcache,$/;"	f	file:
do_work	gdb/testsuite/gdb.python/py-thrhandle.c	/^do_work (void *data)$/;"	f
do_wrap_hint	gdb/cli-out.c	/^cli_ui_out::do_wrap_hint (const char *identstring)$/;"	f	class:cli_ui_out
do_wrap_hint	gdb/mi/mi-out.c	/^mi_ui_out::do_wrap_hint (const char *identstring)$/;"	f	class:mi_ui_out
do_write	sim/ppc/emul_netbsd.c	/^do_write(os_emul_data *emul,$/;"	f	file:
do_xz	src-release.sh	/^do_xz()$/;"	f
dobject_id	include/hp-symtab.h	/^  struct dntt_type_object_id dobject_id;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_object_id
doc	gdb/cli/cli-decode.h	/^    const char *doc;$/;"	m	struct:cmd_list_element
doc	gdb/cp-abi.h	/^  const char *doc;$/;"	m	struct:cp_abi_ops
doc	gdb/guile/scm-cmd.c	/^  char *doc;$/;"	m	struct:_command_smob	file:
doc	gdb/guile/scm-param.c	/^  char *doc;$/;"	m	struct:_param_smob	file:
doc	gdb/target.h	/^  const char *doc;$/;"	m	struct:target_info
doc	include/hp-symtab.h	/^   DOC_info_PXDB_header doc;$/;"	m	union:GenericDebugHeader_union
doc	readline/examples/fileman.c	/^  char *doc;			\/* Documentation for this function.  *\/$/;"	m	struct:__anon2106	file:
doc	sim/common/sim-options.h	/^  const char *doc;$/;"	m	struct:__anon630
doc_allocated	gdb/cli/cli-decode.h	/^    unsigned int doc_allocated : 1;$/;"	m	struct:cmd_list_element
doc_clone	include/hp-symtab.h	/^  unsigned int doc_clone: 1;$/;"	m	struct:dntt_type_doc_function
doc_header	include/hp-symtab.h	/^  unsigned int doc_header: 1;         \/* bit set if this is doc-style header *\/$/;"	m	struct:DOC_info_PXDB_header_struct
doc_header	include/hp-symtab.h	/^  unsigned int doc_header: 1;     \/* bit set if this is doc-style header*\/$/;"	m	struct:DOC_info_header_struct
doc_href	readline/doc/texi2html	/^sub doc_href {$/;"	s
doc_keyword	gdb/guile/scm-cmd.c	/^static SCM doc_keyword;$/;"	v	file:
doc_keyword	gdb/guile/scm-param.c	/^static SCM doc_keyword;$/;"	v	file:
doc_name	sim/common/sim-options.h	/^  const char *doc_name;$/;"	m	struct:__anon630
doc_ranges	include/hp-symtab.h	/^  unsigned int doc_ranges:	1;$/;"	m	struct:dntt_type_fparam
doc_ranges	include/hp-symtab.h	/^  unsigned int doc_ranges: 	1;    \/* 1 => location is range list  *\/$/;"	m	struct:dntt_type_with
doc_string	gdb/guile/guile-internal.h	/^  const char *doc_string;$/;"	m	struct:__anon1874
doc_string	gdb/guile/guile-internal.h	/^  const char *doc_string;$/;"	m	struct:__anon1875
document_command	gdb/cli/cli-script.c	/^document_command (const char *comname, int from_tty)$/;"	f	file:
dofault	gdb/stubs/sh-stub.c	/^int dofault;  \/* Non zero, bus errors will raise exception *\/$/;"	v
dofh_filesz	gdb/dtrace-probe.c	/^  uint64_t dofh_filesz;  $/;"	m	struct:dtrace_dof_hdr	file:
dofh_flags	gdb/dtrace-probe.c	/^  uint32_t dofh_flags;   $/;"	m	struct:dtrace_dof_hdr	file:
dofh_hdrsize	gdb/dtrace-probe.c	/^  uint32_t dofh_hdrsize; $/;"	m	struct:dtrace_dof_hdr	file:
dofh_ident	gdb/dtrace-probe.c	/^  uint8_t dofh_ident[16];$/;"	m	struct:dtrace_dof_hdr	file:
dofh_loadsz	gdb/dtrace-probe.c	/^  uint64_t dofh_loadsz;  $/;"	m	struct:dtrace_dof_hdr	file:
dofh_pad	gdb/dtrace-probe.c	/^  uint64_t dofh_pad;     $/;"	m	struct:dtrace_dof_hdr	file:
dofh_secnum	gdb/dtrace-probe.c	/^  uint32_t dofh_secnum;  $/;"	m	struct:dtrace_dof_hdr	file:
dofh_secoff	gdb/dtrace-probe.c	/^  uint64_t dofh_secoff;  $/;"	m	struct:dtrace_dof_hdr	file:
dofh_secsize	gdb/dtrace-probe.c	/^  uint32_t dofh_secsize; $/;"	m	struct:dtrace_dof_hdr	file:
dofloat	opcodes/i386-dis.c	/^dofloat (int sizeflag)$/;"	f	file:
dofpr_addr	gdb/dtrace-probe.c	/^  uint64_t dofpr_addr;   $/;"	m	struct:dtrace_dof_probe	file:
dofpr_argidx	gdb/dtrace-probe.c	/^  uint32_t dofpr_argidx; $/;"	m	struct:dtrace_dof_probe	file:
dofpr_enoffidx	gdb/dtrace-probe.c	/^  uint32_t dofpr_enoffidx;$/;"	m	struct:dtrace_dof_probe	file:
dofpr_func	gdb/dtrace-probe.c	/^  uint32_t dofpr_func;   $/;"	m	struct:dtrace_dof_probe	file:
dofpr_name	gdb/dtrace-probe.c	/^  uint32_t dofpr_name;   $/;"	m	struct:dtrace_dof_probe	file:
dofpr_nargc	gdb/dtrace-probe.c	/^  uint8_t  dofpr_nargc;  $/;"	m	struct:dtrace_dof_probe	file:
dofpr_nargv	gdb/dtrace-probe.c	/^  uint32_t dofpr_nargv;  $/;"	m	struct:dtrace_dof_probe	file:
dofpr_nenoffs	gdb/dtrace-probe.c	/^  uint16_t dofpr_nenoffs;$/;"	m	struct:dtrace_dof_probe	file:
dofpr_noffs	gdb/dtrace-probe.c	/^  uint16_t dofpr_noffs;  $/;"	m	struct:dtrace_dof_probe	file:
dofpr_offidx	gdb/dtrace-probe.c	/^  uint32_t dofpr_offidx; $/;"	m	struct:dtrace_dof_probe	file:
dofpr_pad1	gdb/dtrace-probe.c	/^  uint16_t dofpr_pad1;   $/;"	m	struct:dtrace_dof_probe	file:
dofpr_pad2	gdb/dtrace-probe.c	/^  uint32_t dofpr_pad2;   $/;"	m	struct:dtrace_dof_probe	file:
dofpr_xargc	gdb/dtrace-probe.c	/^  uint8_t  dofpr_xargc;  $/;"	m	struct:dtrace_dof_probe	file:
dofpr_xargv	gdb/dtrace-probe.c	/^  uint32_t dofpr_xargv;  $/;"	m	struct:dtrace_dof_probe	file:
dofpv_argsattr	gdb/dtrace-probe.c	/^  uint32_t dofpv_argsattr;$/;"	m	struct:dtrace_dof_provider	file:
dofpv_funcattr	gdb/dtrace-probe.c	/^  uint32_t dofpv_funcattr;$/;"	m	struct:dtrace_dof_provider	file:
dofpv_modattr	gdb/dtrace-probe.c	/^  uint32_t dofpv_modattr; $/;"	m	struct:dtrace_dof_provider	file:
dofpv_name	gdb/dtrace-probe.c	/^  uint32_t dofpv_name;   $/;"	m	struct:dtrace_dof_provider	file:
dofpv_nameattr	gdb/dtrace-probe.c	/^  uint32_t dofpv_nameattr;$/;"	m	struct:dtrace_dof_provider	file:
dofpv_prargs	gdb/dtrace-probe.c	/^  uint32_t dofpv_prargs; $/;"	m	struct:dtrace_dof_provider	file:
dofpv_prenoffs	gdb/dtrace-probe.c	/^  uint32_t dofpv_prenoffs;$/;"	m	struct:dtrace_dof_provider	file:
dofpv_probes	gdb/dtrace-probe.c	/^  uint32_t dofpv_probes; $/;"	m	struct:dtrace_dof_provider	file:
dofpv_proffs	gdb/dtrace-probe.c	/^  uint32_t dofpv_proffs; $/;"	m	struct:dtrace_dof_provider	file:
dofpv_provattr	gdb/dtrace-probe.c	/^  uint32_t dofpv_provattr;$/;"	m	struct:dtrace_dof_provider	file:
dofpv_strtab	gdb/dtrace-probe.c	/^  uint32_t dofpv_strtab; $/;"	m	struct:dtrace_dof_provider	file:
dofs_align	gdb/dtrace-probe.c	/^  uint32_t dofs_align; $/;"	m	struct:dtrace_dof_sect	file:
dofs_entsize	gdb/dtrace-probe.c	/^  uint32_t dofs_entsize;$/;"	m	struct:dtrace_dof_sect	file:
dofs_flags	gdb/dtrace-probe.c	/^  uint32_t dofs_flags; $/;"	m	struct:dtrace_dof_sect	file:
dofs_offset	gdb/dtrace-probe.c	/^  uint64_t dofs_offset;$/;"	m	struct:dtrace_dof_sect	file:
dofs_size	gdb/dtrace-probe.c	/^  uint64_t dofs_size;  $/;"	m	struct:dtrace_dof_sect	file:
dofs_type	gdb/dtrace-probe.c	/^  uint32_t dofs_type;$/;"	m	struct:dtrace_dof_sect	file:
doit	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	  static void doit (void) { } \/\/ A::three::doit(void)$/;"	f	class:__anon1899::A::__anon1900::__anon1901::three
doit	gdb/testsuite/gdb.cp/anon-ns2.cc	/^      static void doit (void) { } \/\/ A::two::doit(void)$/;"	f	class:__anon1899::A::two
doit	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    static void doit (void) { } \/\/ one::doit(void)$/;"	f	class:__anon1899::one
doit	gdb/testsuite/gdb.cp/anon-ns2.cc	/^doit (void)$/;"	f
doit	gdb/testsuite/gdb.cp/derivation.cc	/^    void doit (void) const {$/;"	f	struct:N::Derived
doit	gdb/testsuite/gdb.cp/namelessclass.cc	/^  int doit (void) {$/;"	f	class:A
doit	gdb/testsuite/gdb.cp/subtypes-2.cc	/^  int doit () { return 1; }$/;"	f	struct:Outer::Inner
doit	gdb/testsuite/gdb.dwarf2/pr10770.c	/^__attribute__((noinline)) static void doit ()$/;"	f	file:
doit1	gdb/testsuite/gdb.cp/anon-ns2.cc	/^  void doit1 (char *a) { } \/\/ doit1(char *)$/;"	f	namespace:__anon1899
doit1	gdb/testsuite/gdb.cp/anon-ns2.cc	/^  void doit1 (int a) { } \/\/ doit1(int)$/;"	f	namespace:__anon1899
doit1	gdb/testsuite/gdb.cp/anon-ns2.cc	/^  void doit1 (void) { } \/\/ doit1(void)$/;"	f	namespace:__anon1899
doit2	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    void doit2 (char *a) { } \/\/ A::doit2(char *)$/;"	f	namespace:__anon1899::A
doit2	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    void doit2 (int a) { } \/\/ A::doit2(int)$/;"	f	namespace:__anon1899::A
doit2	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    void doit2 (void) { } \/\/ A::doit2(void)$/;"	f	namespace:__anon1899::A
doit3	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	void doit3 (char *a) { } \/\/ A::doit3(char *)$/;"	f	namespace:__anon1899::A::__anon1900::__anon1901
doit3	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	void doit3 (int a) { } \/\/ A::doit3(int)$/;"	f	namespace:__anon1899::A::__anon1900::__anon1901
doit3	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	void doit3 (void) { } \/\/ A::doit3(void)$/;"	f	namespace:__anon1899::A::__anon1900::__anon1901
dojtag	sim/testsuite/sim/bfin/run-tests.sh	/^dojtag() {$/;"	f
domain	gdb/ada-lang.c	/^  domain_enum domain;$/;"	m	struct:cache_entry	file:
domain	gdb/dwarf2read.c	/^  domain_enum domain;$/;"	m	struct:dw2_symtab_iterator	file:
domain	gdb/psympriv.h	/^  ENUM_BITFIELD(domain_enum_tag) domain : SYMBOL_DOMAIN_BITS;$/;"	m	struct:partial_symbol
domain	gdb/symtab.c	/^      domain_enum domain;$/;"	m	struct:symbol_cache_slot::__anon1776::__anon1777	file:
domain	gdb/symtab.c	/^  domain_enum domain;$/;"	m	struct:global_sym_lookup_data	file:
domain	gdb/symtab.h	/^  ENUM_BITFIELD(domain_enum_tag) domain : SYMBOL_DOMAIN_BITS;$/;"	m	struct:symbol
domain	intl/dcigettext.c	/^  struct loaded_l10nfile *domain;$/;"	m	struct:known_translation_t	typeref:struct:known_translation_t::loaded_l10nfile	file:
domain_enum	gdb/symtab.h	/^} domain_enum;$/;"	t	typeref:enum:domain_enum_tag
domain_enum_tag	gdb/symtab.h	/^typedef enum domain_enum_tag$/;"	g
domain_keyword	gdb/guile/scm-symbol.c	/^static SCM domain_keyword;$/;"	v	file:
domain_name	gdb/symtab.c	/^domain_name (domain_enum e)$/;"	f
domainname	intl/dcigettext.c	/^  char *domainname;$/;"	m	struct:known_translation_t	file:
domainname	intl/gettextP.h	/^  char domainname[ZERO];$/;"	m	struct:binding
done	bfd/elf32-bfin.c	/^  unsigned done:1;$/;"	m	struct:bfinfdpic_relocs_info	file:
done	bfd/elf32-frv.c	/^  unsigned done:1;$/;"	m	struct:frvfdpic_relocs_info	file:
done	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^done:$/;"	l
done	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^done:$/;"	l
done	gdb/testsuite/gdb.base/killed-outside.c	/^done (void)$/;"	f	file:
done	gdb/testsuite/gdb.base/savedregs.c	/^static volatile int done;$/;"	v	file:
done	gdb/testsuite/gdb.base/siginfo.c	/^static volatile int done;$/;"	v	file:
done	gdb/testsuite/gdb.base/sigrepeat.c	/^static volatile int done[2];$/;"	v	file:
done	gdb/testsuite/gdb.base/sigstep.c	/^static volatile int done;$/;"	v	file:
done	gdb/testsuite/gdb.base/utf8-identifiers.c	/^done ()$/;"	f	file:
done	gdb/testsuite/gdb.compile/compile-setjmp.c	/^static int done;$/;"	v	file:
done	gdb/testsuite/gdb.mi/nsmoribund.c	/^volatile int done = 0;$/;"	v
done	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^volatile int done = 0;$/;"	v
done	gdb/top.h	/^  bool done () const$/;"	f	class:switch_thru_all_uis
done	readline/examples/fileman.c	/^int done;$/;"	v
done	readline/readline.h	/^  int done;$/;"	m	struct:readline_state
done	sim/common/sim-model.h	/^  unsigned char done;$/;"	m	struct:__anon631
done	sim/m32c/main.c	/^done (int exit_code)$/;"	f	file:
done	sim/rl78/main.c	/^done (int exit_code)$/;"	f	file:
done	sim/rx/main.c	/^done (int exit_code)$/;"	f	file:
done	sim/testsuite/sim/bfin/s2.s	/^done:$/;"	l
done	sim/testsuite/sim/cris/c/thread5.c	/^volatile int done = 0;$/;"	v
done	zlib/examples/enough.c	/^local struct tab *done; \/* states already evaluated array *\/$/;"	v	typeref:struct:tab
done	zlib/zlib.h	/^    int     done;       \/* true when done reading gzip header (not used$/;"	m	struct:gz_header_s
done1	sim/testsuite/frv-elf/cache.s	/^done1:$/;"	l
done2	sim/testsuite/frv-elf/cache.s	/^done2:	$/;"	l
done3	sim/testsuite/frv-elf/cache.s	/^done3:$/;"	l
done4	sim/testsuite/frv-elf/cache.s	/^done4:	$/;"	l
done5	sim/testsuite/frv-elf/cache.s	/^done5:	$/;"	l
done_accessing_memory	gdb/gdbserver/target.c	/^done_accessing_memory (void)$/;"	f
done_accessing_memory	gdb/gdbserver/target.h	/^  void (*done_accessing_memory) (void);$/;"	m	struct:target_ops
done_generating_core	gdb/record-btrace.c	/^record_btrace_target::done_generating_core ()$/;"	f	class:record_btrace_target
done_generating_core	gdb/target-delegates.c	/^debug_target::done_generating_core ()$/;"	f	class:debug_target
done_generating_core	gdb/target-delegates.c	/^dummy_target::done_generating_core ()$/;"	f	class:dummy_target
done_generating_core	gdb/target-delegates.c	/^target_ops::done_generating_core ()$/;"	f	class:target_ops
done_lineno	bfd/libcoff.h	/^  bfd_boolean done_lineno;$/;"	m	struct:coff_symbol_struct
done_making_threads	gdb/testsuite/gdb.mi/pthreads.c	/^done_making_threads (void)$/;"	f
done_making_trace_files	gdb/testsuite/gdb.trace/tfile.c	/^done_making_trace_files (void)$/;"	f
done_wait_handle	gdb/serial.h	/^    void (*done_wait_handle) (struct serial *scb);$/;"	m	struct:serial_ops
dont_print_stat_array_obstack	gdb/cp-valprint.c	/^static struct obstack dont_print_stat_array_obstack;$/;"	v	typeref:struct:obstack	file:
dont_print_statmem_obstack	gdb/cp-valprint.c	/^static struct obstack dont_print_statmem_obstack;$/;"	v	typeref:struct:obstack	file:
dont_print_statmem_obstack	gdb/p-valprint.c	/^static struct obstack dont_print_statmem_obstack;$/;"	v	typeref:struct:obstack	file:
dont_print_type_obstack	gdb/gdbtypes.c	/^static struct obstack dont_print_type_obstack;$/;"	v	typeref:struct:obstack	file:
dont_print_vb_obstack	gdb/cp-valprint.c	/^static struct obstack dont_print_vb_obstack;$/;"	v	typeref:struct:obstack	file:
dont_print_vb_obstack	gdb/p-valprint.c	/^static struct obstack dont_print_vb_obstack;$/;"	v	typeref:struct:obstack	file:
dont_repeat	gdb/top.c	/^dont_repeat (void)$/;"	f
dont_repeat_command	gdb/top.c	/^dont_repeat_command (const char *ignored, int from_tty)$/;"	f	file:
dont_strip_reloc	bfd/libcoff-in.h	/^  int dont_strip_reloc;$/;"	m	struct:pe_tdata
dont_strip_reloc	bfd/libcoff.h	/^  int dont_strip_reloc;$/;"	m	struct:pe_tdata
dop	gdb/testsuite/gdb.python/py-xmethods.cc	/^namespace dop$/;"	n	file:
dopc_to_id	opcodes/msp430-decode.c	/^dopc_to_id (int dopc)$/;"	f	file:
doread	gdb/testsuite/gdb.base/watchpoint.c	/^int doread = 0;$/;"	v
doread	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int doread = 0;$/;"	v
dores_com	bfd/cofflink.c	/^dores_com (char *ptr, bfd *output_bfd, int heap)$/;"	f	file:
dorsh	sim/testsuite/sim/bfin/run-tests.sh	/^dorsh() {$/;"	f
dosDate	zlib/contrib/minizip/unzip.h	/^    uLong dosDate;              \/* last mod file date in Dos fmt   4 bytes *\/$/;"	m	struct:unz_file_info64_s
dosDate	zlib/contrib/minizip/unzip.h	/^    uLong dosDate;              \/* last mod file date in Dos fmt   4 bytes *\/$/;"	m	struct:unz_file_info_s
dosDate	zlib/contrib/minizip/zip.c	/^    uLong dosDate;$/;"	m	struct:__anon991	file:
dosDate	zlib/contrib/minizip/zip.h	/^    uLong       dosDate;       \/* if dos_date == 0, tmu_date is used      *\/$/;"	m	struct:__anon990
dos_baudconv	gdb/ser-go32.c	/^dos_baudconv (int rate)$/;"	f	file:
dos_close	gdb/ser-go32.c	/^dos_close (struct serial *scb)$/;"	f	file:
dos_codepage	gdb/go32-nat.c	/^dos_codepage (void)$/;"	f	file:
dos_comisr	gdb/ser-go32.c	/^dos_comisr (int irq)$/;"	f	file:
dos_copy_tty_state	gdb/ser-go32.c	/^dos_copy_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f	file:
dos_drain_output	gdb/ser-go32.c	/^dos_drain_output (struct serial *scb)$/;"	f	file:
dos_flush_input	gdb/ser-go32.c	/^dos_flush_input (struct serial *scb)$/;"	f	file:
dos_flush_output	gdb/ser-go32.c	/^dos_flush_output (struct serial *scb)$/;"	f	file:
dos_get_tty_state	gdb/ser-go32.c	/^dos_get_tty_state (struct serial *scb)$/;"	f	file:
dos_getc	gdb/ser-go32.c	/^dos_getc (volatile struct dos_ttystate *port)$/;"	f	file:
dos_hookirq	gdb/ser-go32.c	/^dos_hookirq (unsigned int irq)$/;"	f	file:
dos_lbasename	libiberty/lbasename.c	/^dos_lbasename (const char *name)$/;"	f
dos_message	include/coff/internal.h	/^  unsigned long dos_message[16]; \/* text which always follows dos header *\/$/;"	m	struct:internal_extra_pe_filehdr
dos_message	include/coff/msdos.h	/^  char dos_message[16][4];	\/* Other stuff, always follow DOS header.  *\/$/;"	m	struct:external_DOS_hdr
dos_message	include/coff/pe.h	/^  char dos_message[16][4];	\/* Other stuff, always follow DOS header.  *\/$/;"	m	struct:external_PEI_filehdr
dos_open	gdb/ser-go32.c	/^dos_open (struct serial *scb, const char *name)$/;"	f	file:
dos_ops	gdb/ser-go32.c	/^static const struct serial_ops dos_ops =$/;"	v	typeref:struct:serial_ops	file:
dos_print_tty_state	gdb/ser-go32.c	/^dos_print_tty_state (struct serial *scb, serial_ttystate ttystate,$/;"	f	file:
dos_putc	gdb/ser-go32.c	/^dos_putc (int c, struct dos_ttystate *port)$/;"	f	file:
dos_raw	gdb/ser-go32.c	/^dos_raw (struct serial *scb)$/;"	f	file:
dos_readchar	gdb/ser-go32.c	/^dos_readchar (struct serial *scb, int timeout)$/;"	f	file:
dos_sendbreak	gdb/ser-go32.c	/^dos_sendbreak (struct serial *scb)$/;"	f	file:
dos_set_tty_state	gdb/ser-go32.c	/^dos_set_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f	file:
dos_setbaudrate	gdb/ser-go32.c	/^dos_setbaudrate (struct serial *scb, int rate)$/;"	f	file:
dos_setparity	gdb/ser-go32.c	/^dos_setparity (struct serial *scb, int parity)$/;"	f	file:
dos_setstopbits	gdb/ser-go32.c	/^dos_setstopbits (struct serial *scb, int num)$/;"	f	file:
dos_ttystate	gdb/ser-go32.c	/^static struct dos_ttystate$/;"	s	file:
dos_unhookirq	gdb/ser-go32.c	/^dos_unhookirq (struct intrupt *intr)$/;"	f	file:
dos_write	gdb/ser-go32.c	/^dos_write (struct serial *scb, const void *buf, size_t count)$/;"	f	file:
dot_syms	bfd/elf64-ppc.c	/^  struct ppc_link_hash_entry *dot_syms;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::ppc_link_hash_entry	file:
dotproduct	include/opcode/aarch64.h	/^  dotproduct,$/;"	e	enum:aarch64_insn_class
dotrace	sim/mips/interp.c	/^dotrace (SIM_DESC sd,$/;"	f
dotrace	sim/mips/sim-main.h	989;"	d
double1	gdb/testsuite/gdb.base/call-ar-st.c	/^       double double1;$/;"	m	struct:one_double_t	file:
double1	gdb/testsuite/gdb.base/call-rt-st.c	/^       double double1;$/;"	m	struct:one_double_t	file:
double8	gdb/testsuite/gdb.base/dfp-test.c	/^  double double8;$/;"	m	struct:decstruct	file:
double_arg	gdb/common/format.h	/^    double_arg, long_double_arg,$/;"	e	enum:argclass
double_bit	gdb/gdbarch.c	/^  int double_bit;$/;"	m	struct:gdbarch	file:
double_conv_t	opcodes/aarch64-opc.c	/^} double_conv_t;$/;"	t	typeref:union:__anon13	file:
double_format	gdb/gdbarch.c	/^  const struct floatformat ** double_format;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::floatformat	file:
double_func	gdb/testsuite/gdb.base/return2.c	/^double double_func ()$/;"	f
double_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^double double_func ()$/;"	f
double_neg	sim/testsuite/sim/sh/float.s	/^double_neg:$/;"	l
double_pos	sim/testsuite/sim/sh/float.s	/^double_pos:$/;"	l
double_precision	gdb/defs.h	/^    double_precision,$/;"	e	enum:precision_type
double_returnval	gdb/testsuite/gdb.base/return2.c	/^double    double_returnval    = 1;$/;"	v
double_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^double    double_returnval    = 1;$/;"	v
double_store	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^double_store:$/;"	l
double_testval	gdb/testsuite/gdb.base/return2.c	/^  double    double_testval;$/;"	m	union:__anon2003	file:
double_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  double    double_testval;$/;"	m	union:__anon1935	file:
double_to_fp	sim/rx/fpu.c	/^double_to_fp (double d, FP_Parts *p)$/;"	f	file:
double_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef double double_typedef;$/;"	t	file:
double_val1	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val1 = 45.654;$/;"	v
double_val1	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val1 = 45.125;$/;"	v
double_val10	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val10 = 7.25;$/;"	v
double_val10	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val10 = 7.25;$/;"	v
double_val11	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val11 = 8.25;$/;"	v
double_val11	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val11 = 8.25;$/;"	v
double_val12	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val12 = 9.25;$/;"	v
double_val12	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val12 = 9.25;$/;"	v
double_val13	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val13 = 10.25;$/;"	v
double_val13	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val13 = 10.25;$/;"	v
double_val14	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val14 = 11.25;$/;"	v
double_val14	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val14 = 11.25;$/;"	v
double_val15	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val15 = 12.25;$/;"	v
double_val2	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val2 = -67.66;$/;"	v
double_val2	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val2 = -67.75;$/;"	v
double_val3	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val3 = 0.25;$/;"	v
double_val3	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val3 = 0.25;$/;"	v
double_val4	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val4 = 1.25;$/;"	v
double_val4	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val4 = 1.25;$/;"	v
double_val5	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val5 = 2.25;$/;"	v
double_val5	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val5 = 2.25;$/;"	v
double_val6	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val6 = 3.25;$/;"	v
double_val6	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val6 = 3.25;$/;"	v
double_val7	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val7 = 4.25;$/;"	v
double_val7	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val7 = 4.25;$/;"	v
double_val8	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val8 = 5.25;$/;"	v
double_val8	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val8 = 5.25;$/;"	v
double_val9	gdb/testsuite/gdb.base/callfuncs.c	/^double double_val9 = 6.25;$/;"	v
double_val9	gdb/testsuite/gdb.base/dfp-test.c	/^double double_val9 = 6.25;$/;"	v
doublefield	gdb/testsuite/gdb.compile/compile.c	/^  double doublefield;$/;"	m	struct:struct_type	file:
doubleinc	sim/testsuite/sim/sh/macl.s	/^doubleinc:$/;"	l
doubleinc	sim/testsuite/sim/sh/macw.s	/^doubleinc:$/;"	l
doublest	gdb/testsuite/gdb.base/store.c	/^typedef long double doublest;$/;"	t	file:
down	gdb/testsuite/gdb.base/morestack.c	/^down (int i)$/;"	f	file:
down_command	gdb/stack.c	/^down_command (const char *count_exp, int from_tty)$/;"	f	file:
down_silently_base	gdb/stack.c	/^down_silently_base (const char *count_exp)$/;"	f	file:
down_silently_command	gdb/stack.c	/^down_silently_command (const char *count_exp, int from_tty)$/;"	f	file:
download_agent_expr	gdb/gdbserver/tracepoint.c	/^download_agent_expr (struct agent_expr *expr)$/;"	f	file:
download_trace_state_variable	gdb/remote.c	/^remote_target::download_trace_state_variable (const trace_state_variable &tsv)$/;"	f	class:remote_target
download_trace_state_variable	gdb/target-delegates.c	/^debug_target::download_trace_state_variable (const trace_state_variable &arg0)$/;"	f	class:debug_target
download_trace_state_variable	gdb/target-delegates.c	/^dummy_target::download_trace_state_variable (const trace_state_variable &arg0)$/;"	f	class:dummy_target
download_trace_state_variable	gdb/target-delegates.c	/^target_ops::download_trace_state_variable (const trace_state_variable &arg0)$/;"	f	class:target_ops
download_trace_state_variables	gdb/gdbserver/tracepoint.c	/^download_trace_state_variables (void)$/;"	f	file:
download_tracepoint	gdb/gdbserver/tracepoint.c	/^download_tracepoint (struct tracepoint *tpoint)$/;"	f	file:
download_tracepoint	gdb/remote.c	/^remote_target::download_tracepoint (struct bp_location *loc)$/;"	f	class:remote_target
download_tracepoint	gdb/target-delegates.c	/^debug_target::download_tracepoint (struct bp_location *arg0)$/;"	f	class:debug_target
download_tracepoint	gdb/target-delegates.c	/^dummy_target::download_tracepoint (struct bp_location *arg0)$/;"	f	class:dummy_target
download_tracepoint	gdb/target-delegates.c	/^target_ops::download_tracepoint (struct bp_location *arg0)$/;"	f	class:target_ops
download_tracepoint_1	gdb/gdbserver/tracepoint.c	/^download_tracepoint_1 (struct tracepoint *tpoint)$/;"	f	file:
download_tracepoint_locations	gdb/breakpoint.c	/^download_tracepoint_locations (void)$/;"	f	file:
dp	gdb/hppa-tdep.c	/^    CORE_ADDR dp;$/;"	m	struct:hppa_objfile_private	file:
dp	gdb/testsuite/gdb.base/funcargs.c	/^double *dp = &d;$/;"	v
dp_1src	include/opcode/aarch64.h	/^  dp_1src,$/;"	e	enum:aarch64_insn_class
dp_2src	include/opcode/aarch64.h	/^  dp_2src,$/;"	e	enum:aarch64_insn_class
dp_3src	include/opcode/aarch64.h	/^  dp_3src,$/;"	e	enum:aarch64_insn_class
dpc	sim/rl78/rl78.c	/^  unsigned long dpc;$/;"	m	struct:__anon834	file:
dpc	sim/rx/rx.c	/^  unsigned long dpc;$/;"	m	struct:__anon509	file:
dpd2bcd8	libdecnumber/decNumberLocal.h	487;"	d
dpd2bcd83	libdecnumber/decNumberLocal.h	488;"	d
dpd2char	libdecnumber/decCommon.c	1301;"	d	file:
dpd2char	libdecnumber/decCommon.c	1580;"	d	file:
dpd2char	libdecnumber/dpd/decimal128.c	350;"	d	file:
dpd2char	libdecnumber/dpd/decimal32.c	304;"	d	file:
dpd2char	libdecnumber/dpd/decimal64.c	359;"	d	file:
dpdlenchk	libdecnumber/decBasic.c	1893;"	d	file:
dpdlendun	libdecnumber/decBasic.c	1897;"	d	file:
dpgettext	gdb/gnulib/import/gettext.h	124;"	d
dpgettext_expr	gdb/gnulib/import/gettext.h	199;"	d
dpl	gdb/go32-nat.c	/^  unsigned       dpl:2;$/;"	m	struct:gate_descr	file:
dpl	gdb/go32-nat.c	/^  unsigned       dpl:2;$/;"	m	struct:seg_descr	file:
dpregs	opcodes/bfin-dis.c	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4];$/;"	m	struct:saved_state	file:
dpregs	opcodes/bfin-dis.c	344;"	d	file:
dpregs	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
dprintf_after_condition_true	gdb/breakpoint.c	/^dprintf_after_condition_true (struct bpstats *bs)$/;"	f	file:
dprintf_breakpoint_hit	gdb/breakpoint.c	/^dprintf_breakpoint_hit (const struct bp_location *bl,$/;"	f	file:
dprintf_breakpoint_ops	gdb/breakpoint.c	/^struct breakpoint_ops dprintf_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops
dprintf_channel	gdb/breakpoint.c	/^static char *dprintf_channel;$/;"	v	file:
dprintf_command	gdb/breakpoint.c	/^dprintf_command (const char *arg, int from_tty)$/;"	f	file:
dprintf_function	gdb/breakpoint.c	/^static char *dprintf_function;$/;"	v	file:
dprintf_print_recreate	gdb/breakpoint.c	/^dprintf_print_recreate (struct breakpoint *tp, struct ui_file *fp)$/;"	f	file:
dprintf_re_set	gdb/breakpoint.c	/^dprintf_re_set (struct breakpoint *b)$/;"	f	file:
dprintf_style	gdb/breakpoint.c	/^static const char *dprintf_style = dprintf_style_gdb;$/;"	v	file:
dprintf_style_agent	gdb/breakpoint.c	/^static const char dprintf_style_agent[] = "agent";$/;"	v	file:
dprintf_style_call	gdb/breakpoint.c	/^static const char dprintf_style_call[] = "call";$/;"	v	file:
dprintf_style_enums	gdb/breakpoint.c	/^static const char *const dprintf_style_enums[] = {$/;"	v	file:
dprintf_style_gdb	gdb/breakpoint.c	/^static const char dprintf_style_gdb[] = "gdb";$/;"	v	file:
dpsw_8005	sim/testsuite/d10v-elf/t-mvtc.s	/^dpsw_8005:$/;"	l
dpsw_dfff	sim/testsuite/d10v-elf/t-mvtc.s	/^dpsw_dfff:$/;"	l
dpsw_ffff	sim/testsuite/d10v-elf/t-mvtc.s	/^dpsw_ffff:$/;"	l
dptofp	sim/ppc/dp-bit.c	146;"	d	file:
dptr	include/hp-symtab.h	/^  struct dntt_type_pointer dptr;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_pointer
dptrmem	include/hp-symtab.h	/^  struct dntt_type_ptrmem dptrmem;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_ptrmem
dptrmemfunc	include/hp-symtab.h	/^  struct dntt_type_ptrmemfunc dptrmemfunc;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_ptrmemfunc
dq_mode	opcodes/i386-dis.c	/^  dq_mode,$/;"	e	enum:__anon42	file:
dqb_mode	opcodes/i386-dis.c	/^  dqb_mode,$/;"	e	enum:__anon42	file:
dqd_mode	opcodes/i386-dis.c	/^  dqd_mode,$/;"	e	enum:__anon42	file:
dqw_mode	opcodes/i386-dis.c	/^  dqw_mode,$/;"	e	enum:__anon42	file:
dr	gdb/windows-nat.c	/^static uintptr_t dr[8];$/;"	v	file:
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon283
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon284
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon285
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon286
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon287
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon288
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon289
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon290
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon304
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon308
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon309
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon310
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon311
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon312
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon313
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon314
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon315
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon316
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon317
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon318
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon321
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon322
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon323
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon329
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon330
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon331
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon343
dr	sim/m32r/cpu2.h	/^      SI dr;$/;"	m	struct:parexec::__anon281::__anon344
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon413
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon414
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon415
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon416
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon417
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon418
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon419
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon420
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon434
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon438
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon439
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon440
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon441
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon442
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon443
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon444
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon445
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon446
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon447
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon448
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon451
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon452
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon453
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon459
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon460
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon461
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon473
dr	sim/m32r/cpux.h	/^      SI dr;$/;"	m	struct:parexec::__anon411::__anon474
dr_addr_bp	gdb/nat/aarch64-linux-hw-point.h	/^  CORE_ADDR dr_addr_bp[AARCH64_HBP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_addr_orig_wp	gdb/nat/aarch64-linux-hw-point.h	/^  CORE_ADDR dr_addr_orig_wp[AARCH64_HWP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_addr_wp	gdb/nat/aarch64-linux-hw-point.h	/^  CORE_ADDR dr_addr_wp[AARCH64_HWP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_changed_bp	gdb/nat/aarch64-linux-hw-point.h	/^  dr_changed_t dr_changed_bp;$/;"	m	struct:arch_lwp_info
dr_changed_t	gdb/nat/aarch64-linux-hw-point.h	/^typedef ULONGEST dr_changed_t;$/;"	t
dr_changed_wp	gdb/nat/aarch64-linux-hw-point.h	/^  dr_changed_t dr_changed_wp;$/;"	m	struct:arch_lwp_info
dr_control_mirror	gdb/nat/x86-dregs.h	/^  unsigned dr_status_mirror, dr_control_mirror;$/;"	m	struct:x86_debug_reg_state
dr_ctrl_bp	gdb/nat/aarch64-linux-hw-point.h	/^  unsigned int dr_ctrl_bp[AARCH64_HBP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_ctrl_wp	gdb/nat/aarch64-linux-hw-point.h	/^  unsigned int dr_ctrl_wp[AARCH64_HWP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_mirror	gdb/nat/x86-dregs.h	/^  CORE_ADDR dr_mirror[DR_NADDR];$/;"	m	struct:x86_debug_reg_state
dr_names	opcodes/fr30-desc.h	/^typedef enum dr_names {$/;"	g
dr_ref_count	gdb/go32-nat.c	/^static int dr_ref_count[4];$/;"	v	file:
dr_ref_count	gdb/nat/x86-dregs.h	/^  int dr_ref_count[DR_NADDR];$/;"	m	struct:x86_debug_reg_state
dr_ref_count_bp	gdb/nat/aarch64-linux-hw-point.h	/^  unsigned int dr_ref_count_bp[AARCH64_HBP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_ref_count_wp	gdb/nat/aarch64-linux-hw-point.h	/^  unsigned int dr_ref_count_wp[AARCH64_HWP_MAX_NUM];$/;"	m	struct:aarch64_debug_reg_state
dr_reg_base_num	gdb/sh-tdep.c	/^dr_reg_base_num (struct gdbarch *gdbarch, int dr_regnum)$/;"	f	file:
dr_status_mirror	gdb/nat/x86-dregs.h	/^  unsigned dr_status_mirror, dr_control_mirror;$/;"	m	struct:x86_debug_reg_state
drain_output	gdb/serial.h	/^    int (*drain_output) (struct serial *);$/;"	m	struct:serial_ops
draining_state	sim/ppc/hw_ide.c	/^  draining_state,$/;"	e	enum:_ide_states	file:
drc_names	sim/sh64/sh-desc.h	/^typedef enum drc_names {$/;"	g
dreference	include/hp-symtab.h	/^  struct dntt_type_pointer dreference;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_pointer
dregs	opcodes/bfin-dis.c	296;"	d	file:
dregs2_sysregs1	opcodes/bfin-dis.c	409;"	d	file:
dregs_byte	opcodes/bfin-dis.c	304;"	d	file:
dregs_hi	opcodes/bfin-dis.c	288;"	d	file:
dregs_hilo	opcodes/bfin-dis.c	314;"	d	file:
dregs_lo	opcodes/bfin-dis.c	280;"	d	file:
dreloff	bfd/aoutx.h	/^  file_ptr treloff, dreloff;$/;"	m	struct:aout_final_link_info
dreloff	bfd/pdp11.c	/^  file_ptr treloff, dreloff;$/;"	m	struct:aout_final_link_info	file:
drive	sim/ppc/hw_ide.c	/^  ide_drive drive[nr_ide_drives_per_controller];$/;"	m	struct:_ide_controller	file:
driver	gdb/testsuite/gdb.base/restore.c	/^driver (void)$/;"	f
drop	bfd/doc/chew.c	/^drop ()$/;"	f	file:
ds	bfd/hosts/x86-64linux.h	/^  a8_uint64_t ds;$/;"	m	struct:user_regs64_struct
ds	gdb/testsuite/gdb.base/dfp-test.c	/^} ds;$/;"	v	typeref:struct:decstruct
ds	opcodes/i386-dis.c	368;"	d	file:
ds	opcodes/i386-opc.c	/^const seg_entry ds = { "ds", 0x3e };$/;"	v
dsGoodMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsGoodMatch	(180 + STRUCT_OFFSET)(%rdi)$/;"	d
dsGoodMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsGoodMatch	(188)(%rdi)$/;"	d
dsGoodMatch	zlib/contrib/asm686/match.S	/^#define	dsGoodMatch		(132+zlib1222add)$/;"	d
dsGoodMatch	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsGoodMatch      188$/;"	d
dsGoodMatch	zlib/contrib/masmx64/gvmat64.asm	/^dsGoodMatch     equ 172+zlib1222add$/;"	d
dsGoodMatch	zlib/contrib/masmx86/match686.asm	/^dsGoodMatch equ 132+zlib1222add$/;"	d
dsLookahead	zlib/contrib/amd64/amd64-match.S	/^#define dsLookahead	(156 + STRUCT_OFFSET)(%rdi)$/;"	d
dsLookahead	zlib/contrib/amd64/amd64-match.S	/^#define dsLookahead	(164)(%rdi)$/;"	d
dsLookahead	zlib/contrib/asm686/match.S	/^#define	dsLookahead		(108+zlib1222add)$/;"	d
dsLookahead	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsLookahead      164$/;"	d
dsLookahead	zlib/contrib/masmx64/gvmat64.asm	/^dsLookahead     equ 148+zlib1222add$/;"	d
dsLookahead	zlib/contrib/masmx86/match686.asm	/^dsLookahead equ 108+zlib1222add$/;"	d
dsMatchLen	zlib/contrib/amd64/amd64-match.S	/^#define dsMatchLen	(136 + STRUCT_OFFSET)(%rdi)$/;"	d
dsMatchLen	zlib/contrib/amd64/amd64-match.S	/^#define dsMatchLen	(144)(%rdi)$/;"	d
dsMatchLen	zlib/contrib/asm686/match.S	/^#define	dsMatchLen		(88+zlib1222add)$/;"	d
dsMatchLen	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsMatchLen       144$/;"	d
dsMatchLen	zlib/contrib/masmx64/gvmat64.asm	/^dsMatchLen      equ 128+zlib1222add$/;"	d
dsMatchLen	zlib/contrib/masmx86/match686.asm	/^dsMatchLen  equ 88+zlib1222add$/;"	d
dsMatchStart	zlib/contrib/amd64/amd64-match.S	/^#define dsMatchStart	(152 + STRUCT_OFFSET)(%rdi)$/;"	d
dsMatchStart	zlib/contrib/amd64/amd64-match.S	/^#define dsMatchStart	(160)(%rdi)$/;"	d
dsMatchStart	zlib/contrib/asm686/match.S	/^#define	dsMatchStart		(104+zlib1222add)$/;"	d
dsMatchStart	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsMatchStart     160$/;"	d
dsMatchStart	zlib/contrib/masmx64/gvmat64.asm	/^dsMatchStart    equ 144+zlib1222add$/;"	d
dsMatchStart	zlib/contrib/masmx86/match686.asm	/^dsMatchStart    equ 104+zlib1222add$/;"	d
dsMaxChainLen	zlib/contrib/amd64/amd64-match.S	/^#define dsMaxChainLen	(164 + STRUCT_OFFSET)(%rdi)$/;"	d
dsMaxChainLen	zlib/contrib/amd64/amd64-match.S	/^#define dsMaxChainLen	(172)(%rdi)$/;"	d
dsMaxChainLen	zlib/contrib/asm686/match.S	/^#define	dsMaxChainLen		(116+zlib1222add)$/;"	d
dsMaxChainLen	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsMaxChainLen    172$/;"	d
dsMaxChainLen	zlib/contrib/masmx64/gvmat64.asm	/^dsMaxChainLen   equ 156+zlib1222add$/;"	d
dsMaxChainLen	zlib/contrib/masmx86/match686.asm	/^dsMaxChainLen   equ 116+zlib1222add$/;"	d
dsNiceMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsNiceMatch	(184 + STRUCT_OFFSET)(%rdi)$/;"	d
dsNiceMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsNiceMatch	(192)(%rdi)$/;"	d
dsNiceMatch	zlib/contrib/asm686/match.S	/^#define	dsNiceMatch		(136+zlib1222add)$/;"	d
dsNiceMatch	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsNiceMatch      192$/;"	d
dsNiceMatch	zlib/contrib/masmx64/gvmat64.asm	/^dsNiceMatch     equ 176+zlib1222add$/;"	d
dsNiceMatch	zlib/contrib/masmx86/match686.asm	/^dsNiceMatch equ 136+zlib1222add$/;"	d
dsPrev	zlib/contrib/amd64/amd64-match.S	/^#define dsPrev		( 88 + STRUCT_OFFSET)(%rdi)$/;"	d
dsPrev	zlib/contrib/amd64/amd64-match.S	/^#define dsPrev		( 96)(%rdi)$/;"	d
dsPrev	zlib/contrib/asm686/match.S	/^#define	dsPrev			(56+zlib1222add)$/;"	d
dsPrev	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsPrev           96$/;"	d
dsPrev	zlib/contrib/masmx64/gvmat64.asm	/^dsPrev          equ 88+zlib1222add$/;"	d
dsPrev	zlib/contrib/masmx86/match686.asm	/^dsPrev      equ 56+zlib1222add$/;"	d
dsPrevLen	zlib/contrib/amd64/amd64-match.S	/^#define dsPrevLen	(160 + STRUCT_OFFSET)(%rdi)$/;"	d
dsPrevLen	zlib/contrib/amd64/amd64-match.S	/^#define dsPrevLen	(168)(%rdi)$/;"	d
dsPrevLen	zlib/contrib/asm686/match.S	/^#define	dsPrevLen		(112+zlib1222add)$/;"	d
dsPrevLen	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsPrevLen        168$/;"	d
dsPrevLen	zlib/contrib/masmx64/gvmat64.asm	/^dsPrevLen       equ 152+zlib1222add$/;"	d
dsPrevLen	zlib/contrib/masmx86/match686.asm	/^dsPrevLen   equ 112+zlib1222add$/;"	d
dsPrevMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsPrevMatch	(140 + STRUCT_OFFSET)(%rdi)$/;"	d
dsPrevMatch	zlib/contrib/amd64/amd64-match.S	/^#define dsPrevMatch	(148)(%rdi)$/;"	d
dsPrevMatch	zlib/contrib/asm686/match.S	/^#define	dsPrevMatch		(92+zlib1222add)$/;"	d
dsPrevMatch	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsPrevMatch      148$/;"	d
dsPrevMatch	zlib/contrib/masmx64/gvmat64.asm	/^dsPrevMatch     equ 132+zlib1222add$/;"	d
dsPrevMatch	zlib/contrib/masmx86/match686.asm	/^dsPrevMatch equ 92+zlib1222add$/;"	d
dsStrStart	zlib/contrib/amd64/amd64-match.S	/^#define dsStrStart	(148 + STRUCT_OFFSET)(%rdi)$/;"	d
dsStrStart	zlib/contrib/amd64/amd64-match.S	/^#define dsStrStart	(156)(%rdi)$/;"	d
dsStrStart	zlib/contrib/asm686/match.S	/^#define	dsStrStart		(100+zlib1222add)$/;"	d
dsStrStart	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsStrStart       156$/;"	d
dsStrStart	zlib/contrib/masmx64/gvmat64.asm	/^dsStrStart      equ 140+zlib1222add$/;"	d
dsStrStart	zlib/contrib/masmx86/match686.asm	/^dsStrStart  equ 100+zlib1222add$/;"	d
dsWMask	zlib/contrib/amd64/amd64-match.S	/^#define dsWMask		( 64 + STRUCT_OFFSET)(%rdi)$/;"	d
dsWMask	zlib/contrib/amd64/amd64-match.S	/^#define dsWMask		( 76)(%rdi)$/;"	d
dsWMask	zlib/contrib/asm686/match.S	/^#define	dsWMask			(44+zlib1222add)$/;"	d
dsWMask	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsWMask          76$/;"	d
dsWMask	zlib/contrib/masmx64/gvmat64.asm	/^dsWMask         equ 64+zlib1222add+(zlib1222add\/2)$/;"	d
dsWMask	zlib/contrib/masmx86/match686.asm	/^dsWMask     equ 44+zlib1222add$/;"	d
dsWSize	zlib/contrib/amd64/amd64-match.S	/^#define dsWSize		( 56 + STRUCT_OFFSET)(%rdi)$/;"	d
dsWSize	zlib/contrib/amd64/amd64-match.S	/^#define dsWSize		( 68)(%rdi)$/;"	d
dsWSize	zlib/contrib/asm686/match.S	/^#define	dsWSize			(36+zlib1222add)$/;"	d
dsWSize	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsWSize          68$/;"	d
dsWSize	zlib/contrib/masmx64/gvmat64.asm	/^dsWSize         equ 56+zlib1222add+(zlib1222add\/2)$/;"	d
dsWSize	zlib/contrib/masmx86/match686.asm	/^dsWSize     equ 36+zlib1222add$/;"	d
dsWindow	zlib/contrib/amd64/amd64-match.S	/^#define dsWindow	( 72 + STRUCT_OFFSET)(%rdi)$/;"	d
dsWindow	zlib/contrib/amd64/amd64-match.S	/^#define dsWindow	( 80)(%rdi)$/;"	d
dsWindow	zlib/contrib/asm686/match.S	/^#define	dsWindow		(48+zlib1222add)$/;"	d
dsWindow	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define dsWindow         80$/;"	d
dsWindow	zlib/contrib/masmx64/gvmat64.asm	/^dsWindow        equ 72+zlib1222add$/;"	d
dsWindow	zlib/contrib/masmx86/match686.asm	/^dsWindow    equ 48+zlib1222add$/;"	d
ds_insns_16_bd16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor ds_insns_16_bd16[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
ds_insns_32_bd16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor ds_insns_32_bd16[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
ds_insns_32_bd32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor ds_insns_32_bd32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
ds_reg	opcodes/i386-dis.c	/^  ds_reg,$/;"	e	enum:__anon42	file:
ds_tests	gdb/testsuite/gdb.disasm/hppa.s	/^ds_tests$/;"	l
dsb	sim/aarch64/simulator.c	/^dsb (sim_cpu *cpu)$/;"	f	file:
dsbt	bfd/elf32-tic6x.c	/^  asection *dsbt;$/;"	m	struct:elf32_tic6x_link_hash_table	file:
dsbt_clear_solib	gdb/solib-dsbt.c	/^dsbt_clear_solib (void)$/;"	f	file:
dsbt_current_sos	gdb/solib-dsbt.c	/^dsbt_current_sos (void)$/;"	f	file:
dsbt_free_so	gdb/solib-dsbt.c	/^dsbt_free_so (struct so_list *so)$/;"	f	file:
dsbt_get_initial_loadmaps	gdb/solib-dsbt.c	/^dsbt_get_initial_loadmaps (void)$/;"	f	file:
dsbt_in_dynsym_resolve_code	gdb/solib-dsbt.c	/^dsbt_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
dsbt_index	bfd/elf32-tic6x.h	/^  int dsbt_index;$/;"	m	struct:elf32_tic6x_params
dsbt_index	gdb/gdbserver/linux-low.c	/^  unsigned dsbt_size, dsbt_index;$/;"	m	struct:target_loadmap	file:
dsbt_index	gdb/solib-dsbt.c	/^  ext_Elf32_Word dsbt_index;$/;"	m	struct:ext_elf32_dsbt_loadmap	file:
dsbt_index	gdb/solib-dsbt.c	/^  int dsbt_size, dsbt_index;$/;"	m	struct:int_elf32_dsbt_loadmap	file:
dsbt_info	gdb/solib-dsbt.c	/^struct dsbt_info$/;"	s	file:
dsbt_print_loadmap	gdb/solib-dsbt.c	/^dsbt_print_loadmap (struct int_elf32_dsbt_loadmap *map)$/;"	f	file:
dsbt_pspace_data_cleanup	gdb/solib-dsbt.c	/^dsbt_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
dsbt_relocate_main_executable	gdb/solib-dsbt.c	/^dsbt_relocate_main_executable (void)$/;"	f	file:
dsbt_relocate_section_addresses	gdb/solib-dsbt.c	/^dsbt_relocate_section_addresses (struct so_list *so,$/;"	f	file:
dsbt_size	bfd/elf32-tic6x.h	/^  int dsbt_size;$/;"	m	struct:elf32_tic6x_params
dsbt_size	gdb/gdbserver/linux-low.c	/^  unsigned dsbt_size, dsbt_index;$/;"	m	struct:target_loadmap	file:
dsbt_size	gdb/solib-dsbt.c	/^  ext_Elf32_Word dsbt_size;$/;"	m	struct:ext_elf32_dsbt_loadmap	file:
dsbt_size	gdb/solib-dsbt.c	/^  int dsbt_size, dsbt_index;$/;"	m	struct:int_elf32_dsbt_loadmap	file:
dsbt_so_ops	gdb/solib-dsbt.c	/^struct target_so_ops dsbt_so_ops;$/;"	v	typeref:struct:target_so_ops
dsbt_solib_create_inferior_hook	gdb/solib-dsbt.c	/^dsbt_solib_create_inferior_hook (int from_tty)$/;"	f	file:
dsbt_table	gdb/gdbserver/linux-low.c	/^  unsigned *dsbt_table;$/;"	m	struct:target_loadmap	file:
dsbt_table_ptr	gdb/solib-dsbt.c	/^  CORE_ADDR dsbt_table_ptr;$/;"	m	struct:int_elf32_dsbt_loadmap	file:
dsbt_table_ptr	gdb/solib-dsbt.c	/^  ext_Elf32_Word dsbt_table_ptr;$/;"	m	struct:ext_elf32_dsbt_loadmap	file:
dsc	gdb/aarch64-tdep.c	/^  aarch64_displaced_step_closure *dsc;$/;"	m	struct:aarch64_displaced_step_data	file:
dset	include/hp-symtab.h	/^  struct dntt_type_set dset;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_set
dsfile	include/hp-symtab.h	/^  struct dntt_type_srcfile dsfile;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_srcfile
dshb_clte	bfd/xsym.h	/^  bfd_sym_table_info dshb_clte;$/;"	m	struct:bfd_sym_header_block
dshb_cmte	bfd/xsym.h	/^  bfd_sym_table_info dshb_cmte;$/;"	m	struct:bfd_sym_header_block
dshb_const	bfd/xsym.h	/^  bfd_sym_table_info dshb_const;  \/* Constant pool.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_csnte	bfd/xsym.h	/^  bfd_sym_table_info dshb_csnte;$/;"	m	struct:bfd_sym_header_block
dshb_ctte	bfd/xsym.h	/^  bfd_sym_table_info dshb_ctte;$/;"	m	struct:bfd_sym_header_block
dshb_cvte	bfd/xsym.h	/^  bfd_sym_table_info dshb_cvte;$/;"	m	struct:bfd_sym_header_block
dshb_file_creator	bfd/xsym.h	/^  unsigned char dshb_file_creator[4]; \/* Executable's creator.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_file_type	bfd/xsym.h	/^  unsigned char dshb_file_type[4];    \/* Executable's file type.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_fite	bfd/xsym.h	/^  bfd_sym_table_info dshb_fite;   \/* File information.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_frte	bfd/xsym.h	/^  bfd_sym_table_info dshb_frte;   \/* Per TABLE information.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_hash_page	bfd/xsym.h	/^  unsigned long dshb_hash_page;   \/* Disk page for the hash table.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_id	bfd/xsym.h	/^  unsigned char dshb_id[32];      \/* Version information.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_mod_date	bfd/xsym.h	/^  unsigned long dshb_mod_date;    \/* modification date of executable.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_mte	bfd/xsym.h	/^  bfd_sym_table_info dshb_mte;$/;"	m	struct:bfd_sym_header_block
dshb_nte	bfd/xsym.h	/^  bfd_sym_table_info dshb_nte;$/;"	m	struct:bfd_sym_header_block
dshb_page_size	bfd/xsym.h	/^  unsigned short dshb_page_size;  \/* Size of the pages\/blocks.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_root_mte	bfd/xsym.h	/^  unsigned long dshb_root_mte;    \/* MTE index of the program root.  *\/$/;"	m	struct:bfd_sym_header_block
dshb_rte	bfd/xsym.h	/^  bfd_sym_table_info dshb_rte;$/;"	m	struct:bfd_sym_header_block
dshb_tinfo	bfd/xsym.h	/^  bfd_sym_table_info dshb_tinfo;$/;"	m	struct:bfd_sym_header_block
dshb_tte	bfd/xsym.h	/^  bfd_sym_table_info dshb_tte;$/;"	m	struct:bfd_sym_header_block
dsisr_direct_store_error_exception	sim/ppc/registers.h	/^  dsisr_direct_store_error_exception = BIT32(0),$/;"	e	enum:__anon927
dsisr_earwax_disabled	sim/ppc/registers.h	/^  dsisr_earwax_disabled = BIT32(11)$/;"	e	enum:__anon927
dsisr_earwax_violation	sim/ppc/registers.h	/^  dsisr_earwax_violation = BIT32(5),$/;"	e	enum:__anon927
dsisr_hash_table_or_dbat_miss	sim/ppc/registers.h	/^  dsisr_hash_table_or_dbat_miss = BIT32(1),$/;"	e	enum:__anon927
dsisr_protection_violation	sim/ppc/registers.h	/^  dsisr_protection_violation = BIT32(4),$/;"	e	enum:__anon927
dsisr_segment_table_miss	sim/ppc/registers.h	/^  dsisr_segment_table_miss = BIT32(10),$/;"	e	enum:__anon927
dsisr_status	sim/ppc/registers.h	/^} dsisr_status;$/;"	t	typeref:enum:__anon927
dsisr_store_operation	sim/ppc/registers.h	/^  dsisr_store_operation = BIT32(6),$/;"	e	enum:__anon927
dsize	include/aout/encap.h	/^  long dsize;$/;"	m	struct:coffheader
dsize	include/coff/alpha.h	/^  unsigned char	dsize[8];	\/* initialized data "  "		*\/$/;"	m	struct:external_aouthdr
dsize	include/coff/external.h	/^    char dsize[4];	\/* initialized data "  "		*\/$/;"	m	struct:external_aouthdr
dsize	include/coff/external.h	/^  char dsize[4];	\/* Initialized data "  ".		*\/$/;"	m	struct:external_aouthdr64
dsize	include/coff/ia64.h	/^  char	dsize[4];		\/* initialized data "  "		*\/$/;"	m	struct:__anon1532
dsize	include/coff/internal.h	/^  bfd_vma dsize;		\/* initialized data "  "		*\/$/;"	m	struct:internal_aouthdr
dsize	include/coff/mips.h	/^  unsigned char	dsize[4];	\/* initialized data "  "		*\/$/;"	m	struct:external_aouthdr
dsize	include/coff/rs6000.h	/^  unsigned char	dsize[4];	\/* initialized data "  "	*\/$/;"	m	struct:__anon1506
dsize	include/coff/rs6k64.h	/^  unsigned char	dsize[8];		\/* initialized data "  "	*\/$/;"	m	struct:__anon1587
dsize	include/coff/ti.h	/^  char	dsize[4];		\/* initialized data "  "		*\/$/;"	m	struct:__anon1573
dslot	sim/testsuite/sim/h8300/bra.s	/^dslot:	.byte	0$/;"	l
dslot_ok	sim/testsuite/sim/h8300/bra.s	/^dslot_ok:$/;"	l
dsp3map	opcodes/rx-decode.c	/^static int dsp3map[] = { 8, 9, 10, 3, 4, 5, 6, 7 };$/;"	v	file:
dsp_add_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_add_tests:$/;"	l
dsp_autoincrement_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_autoincrement_tests:$/;"	l
dsp_cmp_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_cmp_tests:$/;"	l
dsp_data_unit_to_sym	opcodes/metag-dis.c	/^dsp_data_unit_to_sym (unsigned int unit)$/;"	f	file:
dsp_logical_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_logical_tests:$/;"	l
dsp_misc_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_misc_tests:$/;"	l
dsp_mov_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_mov_tests:$/;"	l
dsp_regs_info	gdb/gdbserver/linux-mips-low.c	/^static struct regs_info dsp_regs_info =$/;"	v	typeref:struct:regs_info	file:
dsp_sub_tests	gdb/testsuite/gdb.disasm/am33.s	/^dsp_sub_tests:$/;"	l
dspacc	gdb/mips-tdep.h	/^  int dspacc;		\/* SmartMIPS\/DSP accumulators.  *\/$/;"	m	struct:mips_regnum
dspc	sim/mips/sim-main.h	/^  address_word dspc;  \/* delay-slot PC *\/$/;"	m	struct:_sim_cpu
dspctl	gdb/mips-tdep.h	/^  int dspctl;		\/* DSP control.  *\/$/;"	m	struct:mips_regnum
dspid	sim/bfin/dv-bfin_jtag.c	/^  bu32 dspid;$/;"	m	struct:bfin_jtag	file:
dsr	include/opcode/cr16.h	/^  dsr, dcrl, dcrh, $/;"	e	enum:__anon1325
dsstate	sim/mips/sim-main.h	/^  unsigned int dsstate;$/;"	m	struct:_sim_cpu
dst	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^char dst[0x1000000];$/;"	v
dst	sim/bfin/dv-bfin_trace.c	/^  bu32 src, dst;$/;"	m	struct:bfin_trace_entry	file:
dst	sim/bfin/machs.c	/^  const char *dst, *dst_port;$/;"	m	struct:bfin_port_layout	file:
dst	sim/h8300/sim-main.h	/^  ea_type dst;$/;"	m	struct:__anon780
dst1	sim/testsuite/sim/h8300/movsd.s	/^dst1:	.byte	0, 0, 0, 0, 0, 0, 0, 0, 0, 0$/;"	l
dst1	sim/testsuite/sim/sh/movxy.s	/^dst1:	.word	0$/;"	l
dst2	sim/testsuite/sim/h8300/movsd.s	/^dst2:	.byte	0, 0, 0, 0, 0, 0, 0, 0, 0, 0$/;"	l
dst2	sim/testsuite/sim/sh/movxy.s	/^dst2:	.word	0$/;"	l
dst3	sim/testsuite/sim/sh/movxy.s	/^dst3:	.word	0$/;"	l
dst4	sim/testsuite/sim/sh/movxy.s	/^dst4:	.word	0$/;"	l
dst5	sim/testsuite/sim/sh/movxy.s	/^dst5:	.word	0$/;"	l
dst6	sim/testsuite/sim/sh/movxy.s	/^dst6:	.word	0$/;"	l
dst7	sim/testsuite/sim/sh/movxy.s	/^dst7:	.word	0$/;"	l
dst8	sim/testsuite/sim/sh/movxy.s	/^dst8:	.word	0$/;"	l
dst9	sim/testsuite/sim/sh/movxy.s	/^dst9:	.word	0$/;"	l
dst_define_location	bfd/vms-alpha.c	/^dst_define_location (bfd *abfd, unsigned int loc)$/;"	f	file:
dst_ln_col_run_1	include/hp-symtab.h	/^  dst_ln_col_run_1,    	\/* next byte is column position of start of next statement, *\/$/;"	e	enum:__anon1412
dst_ln_col_run_2	include/hp-symtab.h	/^  dst_ln_col_run_2,    	\/* next 2 bytes is column position of start of next statement, *\/$/;"	e	enum:__anon1412
dst_ln_ctx1_ptr_t	include/hp-symtab.h	/^  *dst_ln_ctx1_ptr_t;$/;"	t	typeref:struct:__anon1417
dst_ln_ctx1_t	include/hp-symtab.h	/^} dst_ln_ctx1_t,$/;"	t	typeref:struct:__anon1417
dst_ln_ctx2_ptr_t	include/hp-symtab.h	/^  *dst_ln_ctx2_ptr_t;$/;"	t	typeref:struct:__anon1418
dst_ln_ctx2_t	include/hp-symtab.h	/^} dst_ln_ctx2_t,$/;"	t	typeref:struct:__anon1418
dst_ln_ctx4_ptr_t	include/hp-symtab.h	/^  *dst_ln_ctx4_ptr_t;$/;"	t	typeref:struct:__anon1419
dst_ln_ctx4_t	include/hp-symtab.h	/^} dst_ln_ctx4_t,$/;"	t	typeref:struct:__anon1419
dst_ln_ctx_1	include/hp-symtab.h	/^  dst_ln_ctx_1,        	\/* next byte describes context switch with 5-bit *\/$/;"	e	enum:__anon1412
dst_ln_ctx_2	include/hp-symtab.h	/^  dst_ln_ctx_2,        	\/* next 2 bytes switch context: 13 bit index, 3 bit run length *\/$/;"	e	enum:__anon1412
dst_ln_ctx_4	include/hp-symtab.h	/^  dst_ln_ctx_4,        	\/* next 4 bytes switch context: 29 bit index, 3 bit run length *\/$/;"	e	enum:__anon1412
dst_ln_ctx_end	include/hp-symtab.h	/^  dst_ln_ctx_end,      	\/* end current context *\/$/;"	e	enum:__anon1412
dst_ln_dpc0_dln1	include/hp-symtab.h	/^  dst_ln_dpc0_dln1,    \/* 1 byte line delta, pc delta = 0 *\/$/;"	e	enum:__anon1411
dst_ln_dpc1_dln1	include/hp-symtab.h	/^  dst_ln_dpc1_dln1,    \/* 1 byte line delta, 1 byte pc delta *\/$/;"	e	enum:__anon1411
dst_ln_dpc2_dln2	include/hp-symtab.h	/^  dst_ln_dpc2_dln2,    \/* 2 bytes line delta, 2 bytes pc delta *\/$/;"	e	enum:__anon1411
dst_ln_end	include/hp-symtab.h	/^  dst_ln_end,          \/* end escape, final entry follows *\/$/;"	e	enum:__anon1411
dst_ln_entry	include/hp-symtab.h	/^  dst_ln_entry,        \/* entry escape, next byte is entry number *\/$/;"	e	enum:__anon1411
dst_ln_entry_ptr_t	include/hp-symtab.h	/^  * dst_ln_entry_ptr_t;$/;"	t	typeref:union:__anon1413
dst_ln_entry_t	include/hp-symtab.h	/^dst_ln_entry_t,$/;"	t	typeref:union:__anon1413
dst_ln_escape1_END_OF_ENUM	include/hp-symtab.h	/^  dst_ln_escape1_END_OF_ENUM$/;"	e	enum:__anon1411
dst_ln_escape1_t	include/hp-symtab.h	/^dst_ln_escape1_t;$/;"	t	typeref:enum:__anon1411
dst_ln_escape2_END_OF_ENUM	include/hp-symtab.h	/^  dst_ln_escape2_END_OF_ENUM$/;"	e	enum:__anon1412
dst_ln_escape2_t	include/hp-symtab.h	/^dst_ln_escape2_t;           $/;"	t	typeref:enum:__anon1412
dst_ln_escape_1	include/hp-symtab.h	/^  dst_ln_escape_1,     \/* reserved *\/$/;"	e	enum:__anon1411
dst_ln_escape_12	include/hp-symtab.h	/^  dst_ln_escape_12,    \/* reserved *\/$/;"	e	enum:__anon1411
dst_ln_escape_13	include/hp-symtab.h	/^  dst_ln_escape_13,    \/* this is an exception site record *\/$/;"	e	enum:__anon1411
dst_ln_exit	include/hp-symtab.h	/^  dst_ln_exit,         \/* exit escape *\/$/;"	e	enum:__anon1411
dst_ln_init_base1	include/hp-symtab.h	/^  dst_ln_init_base1,   	\/* next 4 bytes are absolute PC, followed by 1 byte of line number *\/$/;"	e	enum:__anon1412
dst_ln_init_base2	include/hp-symtab.h	/^  dst_ln_init_base2,   	\/* next 4 bytes are absolute PC, followed by 2 bytes of line number *\/$/;"	e	enum:__anon1412
dst_ln_init_base3	include/hp-symtab.h	/^  dst_ln_init_base3,   	\/* next 4 bytes are absolute PC, followed by 3 bytes of line number *\/$/;"	e	enum:__anon1412
dst_ln_ln_off	include/hp-symtab.h	/^  dst_ln_ln_off,       \/* statement escape, stmt # = next byte *\/$/;"	e	enum:__anon1411
dst_ln_ln_off_1	include/hp-symtab.h	/^  dst_ln_ln_off_1,     \/* statement escape, stmt # = 1 (2nd stmt on line) *\/$/;"	e	enum:__anon1411
dst_ln_nxt_byte	include/hp-symtab.h	/^  dst_ln_nxt_byte,     \/* next byte contains the real escape code *\/$/;"	e	enum:__anon1411
dst_ln_pad	include/hp-symtab.h	/^  dst_ln_pad,          \/* pad byte *\/$/;"	e	enum:__anon1411
dst_ln_pc4_ln4	include/hp-symtab.h	/^  dst_ln_pc4_ln4,      \/* 4 bytes ABSOLUTE line number, 4 bytes ABSOLUTE pc *\/$/;"	e	enum:__anon1411
dst_ln_stmt_cp	include/hp-symtab.h	/^  dst_ln_stmt_cp,      \/* current stmt is a critical point *\/$/;"	e	enum:__anon1411
dst_ln_stmt_end	include/hp-symtab.h	/^  dst_ln_stmt_end,     \/* gap escape, 4 bytes pc delta *\/$/;"	e	enum:__anon1411
dst_mask	bfd/bfd-in2.h	/^  bfd_vma dst_mask;$/;"	m	struct:reloc_howto_struct
dst_port	sim/bfin/machs.c	/^  const char *dst, *dst_port;$/;"	m	struct:bfin_port_layout	file:
dst_ptr_offsets	bfd/vms-alpha.c	/^  unsigned int *dst_ptr_offsets;	\/* array of saved image_ptr offsets *\/$/;"	m	struct:vms_private_data_struct	file:
dst_ptr_offsets_count	bfd/vms-alpha.c	/^  unsigned int dst_ptr_offsets_count;	\/* # of offsets in following array  *\/$/;"	m	struct:vms_private_data_struct	file:
dst_restore_location	bfd/vms-alpha.c	/^dst_restore_location (bfd *abfd, unsigned int loc)$/;"	f	file:
dst_retrieve_location	bfd/vms-alpha.c	/^dst_retrieve_location (bfd *abfd, unsigned int loc)$/;"	f	file:
dst_section	bfd/vms-alpha.c	/^  asection *dst_section;$/;"	m	struct:vms_private_data_struct	file:
dstep_logshift_mstep_neg_not_op	gdb/cris-tdep.c	/^dstep_logshift_mstep_neg_not_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
dstp1	sim/testsuite/sim/sh/movxy.s	/^dstp1:	.long	dst1$/;"	l
dstp1b	sim/testsuite/sim/sh/movxy.s	/^dstp1b:	.long	dst1$/;"	l
dstp2	sim/testsuite/sim/sh/movxy.s	/^dstp2:	.long	dst2$/;"	l
dstp2b	sim/testsuite/sim/sh/movxy.s	/^dstp2b:	.long	dst2$/;"	l
dstp3	sim/testsuite/sim/sh/movxy.s	/^dstp3:	.long	dst3$/;"	l
dstp3b	sim/testsuite/sim/sh/movxy.s	/^dstp3b:	.long	dst3$/;"	l
dstp4	sim/testsuite/sim/sh/movxy.s	/^dstp4:	.long	dst4$/;"	l
dstp4b	sim/testsuite/sim/sh/movxy.s	/^dstp4b:	.long	dst4$/;"	l
dstp5	sim/testsuite/sim/sh/movxy.s	/^dstp5:	.long	dst5$/;"	l
dstp5b	sim/testsuite/sim/sh/movxy.s	/^dstp5b:	.long	dst5$/;"	l
dstp6	sim/testsuite/sim/sh/movxy.s	/^dstp6:	.long	dst6$/;"	l
dstp6b	sim/testsuite/sim/sh/movxy.s	/^dstp6b:	.long	dst6$/;"	l
dstp7	sim/testsuite/sim/sh/movxy.s	/^dstp7:	.long	dst7$/;"	l
dstp7b	sim/testsuite/sim/sh/movxy.s	/^dstp7b:	.long	dst7$/;"	l
dstp8	sim/testsuite/sim/sh/movxy.s	/^dstp8:	.long	dst8$/;"	l
dstp8b	sim/testsuite/sim/sh/movxy.s	/^dstp8b:	.long	dst8$/;"	l
dstp9	sim/testsuite/sim/sh/movxy.s	/^dstp9:	.long	dst9$/;"	l
dstp9b	sim/testsuite/sim/sh/movxy.s	/^dstp9b:	.long	dst9$/;"	l
dstruct	include/hp-symtab.h	/^  struct dntt_type_struct dstruct;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_struct
dstsize	include/vms/eihs.h	/^  unsigned char dstsize[4];$/;"	m	struct:vms_eihs
dstvbn	include/vms/eihs.h	/^  unsigned char dstvbn[4];$/;"	m	struct:vms_eihs
dsubr	include/hp-symtab.h	/^  struct dntt_type_subrange dsubr;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_subrange
dsvar	include/hp-symtab.h	/^  struct dntt_type_svar dsvar;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_svar
dsym_bfd	bfd/mach-o.h	/^  bfd *dsym_bfd;$/;"	m	struct:mach_o_data_struct
dsym_subdir	bfd/mach-o.c	/^static const char dsym_subdir[] = ".dSYM\/Contents\/Resources\/DWARF";$/;"	v	file:
dsz	include/opcode/tic6x.h	/^  unsigned int dsz;$/;"	m	struct:__anon1322
dt_audit	bfd/elf-bfd.h	/^  const char *dt_audit;$/;"	m	struct:elf_obj_tdata
dt_name	bfd/elf-bfd.h	/^  const char *dt_name;$/;"	m	struct:elf_obj_tdata
dt_reloc	bfd/elfxx-x86.h	/^  unsigned int dt_reloc;$/;"	m	struct:elf_x86_link_hash_table
dt_reloc_ent	bfd/elfxx-x86.h	/^  unsigned int dt_reloc_ent;$/;"	m	struct:elf_x86_link_hash_table
dt_reloc_sz	bfd/elfxx-x86.h	/^  unsigned int dt_reloc_sz;$/;"	m	struct:elf_x86_link_hash_table
dt_tlsdesc_got	bfd/elf32-arm.c	/^  bfd_vma dt_tlsdesc_got;$/;"	m	struct:elf32_arm_link_hash_table	file:
dt_tlsdesc_got	bfd/elfnn-aarch64.c	/^  bfd_vma dt_tlsdesc_got;$/;"	m	struct:elf_aarch64_link_hash_table	file:
dt_tlsdesc_plt	bfd/elf32-arm.c	/^  bfd_vma dt_tlsdesc_plt;$/;"	m	struct:elf32_arm_link_hash_table	file:
dta	include/coff/pe.h	/^  bfd_byte dta[2];$/;"	m	struct:external_pex64_unwind_code
dtablesize	gdb/gnulib/import/getdtablesize.c	/^static int dtablesize;$/;"	v	file:
dtag	include/hp-symtab.h	/^  struct dntt_type_type dtag;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_type
dtd_name	gdb/xml-support.c	/^  const char *dtd_name ()$/;"	f	struct:gdb_xml_parser
dtempl_arg	include/hp-symtab.h	/^  struct dntt_type_templ_arg dtempl_arg;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_templ_arg
dtemplate	include/hp-symtab.h	/^  struct dntt_type_template dtemplate;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_template
dtest_command	sim/bfin/dv-bfin_mmu.c	/^  bu32 dtest_command;$/;"	m	struct:bfin_mmu	file:
dtest_data	sim/bfin/dv-bfin_mmu.c	/^  bu32 dtest_data[2];$/;"	m	struct:bfin_mmu	file:
dthrds_create_mutex	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^pthread_mutex_t dthrds_create_mutex;$/;"	v
dti_first_page	bfd/xsym.h	/^  unsigned long dti_first_page;   \/* First page for this table.  *\/$/;"	m	struct:bfd_sym_table_info
dti_object_count	bfd/xsym.h	/^  unsigned long dti_object_count; \/* Number of objects in the table.  *\/$/;"	m	struct:bfd_sym_table_info
dti_page_count	bfd/xsym.h	/^  unsigned long dti_page_count;   \/* Number of pages for the table.  *\/$/;"	m	struct:bfd_sym_table_info
dtmp	sim/testsuite/sim/aarch64/fstur.s	/^dtmp:$/;"	l
dtor	gdb/breakpoint.h	/^  void (*dtor) (struct bp_location *self);$/;"	m	struct:bp_location_ops
dtor	gdb/dummy-frame.c	/^  dummy_frame_dtor_ftype *dtor;$/;"	m	struct:dummy_frame_dtor_list	file:
dtor	gdb/thread-fsm.h	/^  void (*dtor) (struct thread_fsm *self);$/;"	m	struct:thread_fsm_ops
dtor	gdb/tracefile.h	/^  void (*dtor) (struct trace_file_writer *self);$/;"	m	struct:trace_file_write_ops
dtor	gdb/varobj-iter.h	/^  void (*dtor) (struct varobj_iter *self);$/;"	m	struct:varobj_iter_ops
dtor_data	gdb/dummy-frame.c	/^  void *dtor_data;$/;"	m	struct:dummy_frame_dtor_list	file:
dtor_kinds	gdb/cp-abi.h	/^enum dtor_kinds {$/;"	g
dtor_list	gdb/dummy-frame.c	/^  struct dummy_frame_dtor_list *dtor_list;$/;"	m	struct:dummy_frame	typeref:struct:dummy_frame::dummy_frame_dtor_list	file:
dtp_refcount	bfd/elf32-cris.c	/^  bfd_signed_vma dtp_refcount;$/;"	m	struct:elf_cris_link_hash_entry	file:
dtpmod_done	bfd/elfnn-ia64.c	/^  unsigned dtpmod_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
dtpmod_offset	bfd/elfnn-ia64.c	/^  bfd_vma dtpmod_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
dtpmod_refcount	bfd/elf32-cris.c	/^  bfd_signed_vma dtpmod_refcount;$/;"	m	struct:elf_cris_link_hash_table	file:
dtpmod_reloc	bfd/elfxx-sparc.h	/^  int dtpmod_reloc;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
dtpmod_reloc	bfd/elfxx-tilegx.c	/^  int dtpmod_reloc;$/;"	m	struct:tilegx_elf_link_hash_table	file:
dtpoff	bfd/elf-m10300.c	/^dtpoff (struct bfd_link_info * info, bfd_vma address)$/;"	f	file:
dtpoff	bfd/elfnn-riscv.c	/^dtpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
dtpoff_base	bfd/elf32-arm.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-hppa.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-m68k.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-metag.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-nds32.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-nios2.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-s390.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-sh.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-tilepro.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf32-xtensa.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elf64-s390.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elfnn-aarch64.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elfxx-sparc.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_base	bfd/elfxx-tilegx.c	/^dtpoff_base (struct bfd_link_info *info)$/;"	f	file:
dtpoff_reloc	bfd/elfxx-sparc.h	/^  int dtpoff_reloc;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
dtpoff_reloc	bfd/elfxx-tilegx.c	/^  int dtpoff_reloc;$/;"	m	struct:tilegx_elf_link_hash_table	file:
dtprel_base	bfd/elf32-microblaze.c	/^dtprel_base (struct bfd_link_info *info)$/;"	f	file:
dtprel_base	bfd/elfxx-mips.c	/^dtprel_base (struct bfd_link_info *info)$/;"	f	file:
dtprel_done	bfd/elfnn-ia64.c	/^  unsigned dtprel_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
dtprel_offset	bfd/elfnn-ia64.c	/^  bfd_vma dtprel_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
dtr	gdb/remote-notif.h	/^  void (*dtr) (struct notif_event *self);$/;"	m	struct:notif_event
dtr_reg	gdb/go32-nat.c	/^struct dtr_reg {$/;"	s	file:
dtrace_disable_probe	gdb/gdbarch.c	/^  gdbarch_dtrace_disable_probe_ftype *dtrace_disable_probe;$/;"	m	struct:gdbarch	file:
dtrace_dof_encoding	gdb/dtrace-probe.c	/^enum dtrace_dof_encoding$/;"	g	file:
dtrace_dof_hdr	gdb/dtrace-probe.c	/^struct dtrace_dof_hdr$/;"	s	file:
dtrace_dof_ident	gdb/dtrace-probe.c	/^enum dtrace_dof_ident$/;"	g	file:
dtrace_dof_probe	gdb/dtrace-probe.c	/^struct dtrace_dof_probe$/;"	s	file:
dtrace_dof_provider	gdb/dtrace-probe.c	/^struct dtrace_dof_provider$/;"	s	file:
dtrace_dof_sect	gdb/dtrace-probe.c	/^struct dtrace_dof_sect$/;"	s	file:
dtrace_dof_sect_type	gdb/dtrace-probe.c	/^enum dtrace_dof_sect_type$/;"	g	file:
dtrace_enable_probe	gdb/gdbarch.c	/^  gdbarch_dtrace_enable_probe_ftype *dtrace_enable_probe;$/;"	m	struct:gdbarch	file:
dtrace_parse_probe_argument	gdb/gdbarch.c	/^  gdbarch_dtrace_parse_probe_argument_ftype *dtrace_parse_probe_argument;$/;"	m	struct:gdbarch	file:
dtrace_probe_arg	gdb/dtrace-probe.c	/^  dtrace_probe_arg (struct type *type_, std::string &&type_str_,$/;"	f	struct:dtrace_probe_arg
dtrace_probe_arg	gdb/dtrace-probe.c	/^struct dtrace_probe_arg$/;"	s	file:
dtrace_probe_enabler	gdb/dtrace-probe.c	/^struct dtrace_probe_enabler$/;"	s	file:
dtrace_probe_is_enabled	gdb/gdbarch.c	/^  gdbarch_dtrace_probe_is_enabled_ftype *dtrace_probe_is_enabled;$/;"	m	struct:gdbarch	file:
dtrace_process_dof	gdb/dtrace-probe.c	/^dtrace_process_dof (asection *sect, struct objfile *objfile,$/;"	f	file:
dtrace_process_dof_probe	gdb/dtrace-probe.c	/^dtrace_process_dof_probe (struct objfile *objfile,$/;"	f	file:
dtrace_static_probe_ops	gdb/dtrace-probe.c	/^const dtrace_static_probe_ops dtrace_static_probe_ops;$/;"	v
dtrel_excludes_plt	bfd/elf-bfd.h	/^  unsigned dtrel_excludes_plt : 1;$/;"	m	struct:elf_backend_data
dtt	sim/frv/frv-sim.h	/^    enum frv_dtt  dtt;               \/* division exception code *\/$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:enum:frv_interrupt_queue_element::__anon106::frv_dtt
dtype	include/hp-symtab.h	/^  struct dntt_type_type dtype;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_type
dtype	include/vms/dsc.h	/^  unsigned char dtype;$/;"	m	struct:vms_dsc
dtype	include/vms/dsc.h	/^  unsigned char dtype;$/;"	m	struct:vms_dsc64
dtype	include/vms/dsc.h	/^  unsigned char dtype;$/;"	m	struct:vms_dsc_nca
dtype	include/vms/dsc.h	/^  unsigned char dtype;$/;"	m	struct:vms_dsc_ubs
duimax	sim/testsuite/sim/aarch64/fcvtz.s	/^duimax:$/;"	l
dulmax	sim/testsuite/sim/aarch64/fcvtz.s	/^dulmax:$/;"	l
dumbio	sim/erc32/erc32.c	/^int dumbio = 0; \/* normal, smart, terminal oriented IO by default *\/$/;"	v
dummy	bfd/elf32-gen.c	/^static reloc_howto_type dummy =$/;"	v	file:
dummy	bfd/elf64-gen.c	/^static reloc_howto_type dummy =$/;"	v	file:
dummy	gdb/bcache.c	/^    double dummy;$/;"	m	union:bstring::__anon1726	file:
dummy	gdb/gdbserver/notif.h	/^  char dummy;$/;"	m	struct:notif_event
dummy	gdb/gdbtypes.h	/^  unsigned int dummy:9;$/;"	m	struct:fn_field
dummy	gdb/gnulib/import/float.c	/^typedef int dummy;$/;"	t	file:
dummy	gdb/gnulib/import/getcwd-lgpl.c	/^typedef int dummy;$/;"	t	file:
dummy	gdb/gnulib/import/lstat.c	/^typedef int dummy;$/;"	t	file:
dummy	gdb/gnulib/import/math.c	/^typedef int dummy;$/;"	t	file:
dummy	gdb/gnulib/import/unistd.c	/^typedef int dummy;$/;"	t	file:
dummy	gdb/go32-nat.c	/^  unsigned       dummy:1;$/;"	m	struct:seg_descr	file:
dummy	gdb/go32-nat.c	/^  unsigned       dummy:3;$/;"	m	struct:gate_descr	file:
dummy	gdb/testsuite/gdb.base/all-types.c	/^void dummy()$/;"	f
dummy	gdb/testsuite/gdb.base/bigcore.c	/^static struct list dummy;$/;"	v	typeref:struct:list	file:
dummy	gdb/testsuite/gdb.base/enumval.c	/^dummy()$/;"	f
dummy	gdb/testsuite/gdb.base/exprs.c	/^void dummy()$/;"	f
dummy	gdb/testsuite/gdb.base/pointers.c	/^void dummy()$/;"	f
dummy	gdb/testsuite/gdb.base/setvar.c	/^dummy ()$/;"	f
dummy	gdb/testsuite/gdb.base/sigstep.c	/^static volatile int dummy;$/;"	v	file:
dummy	gdb/testsuite/gdb.base/step-line.c	/^dummy (int num, int i)$/;"	f
dummy	gdb/testsuite/gdb.base/structs2.c	/^static void dummy () {}$/;"	f	file:
dummy	gdb/testsuite/gdb.cp/classes.cc	/^void dummy()$/;"	f
dummy	gdb/testsuite/gdb.cp/m-static.h	/^  int dummy;$/;"	m	class:gnu_obj_4
dummy	gdb/testsuite/gdb.cp/misc.cc	/^void dummy()$/;"	f
dummy	gdb/testsuite/gdb.cp/namespace.cc	/^    int dummy;$/;"	m	class:BBB::Class	file:
dummy	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^int dummy ()$/;"	f
dummy	gdb/testsuite/gdb.cp/oranking.cc	/^dummy ()$/;"	f
dummy	gdb/testsuite/gdb.cp/templates.cc	/^template<class T> int dummy (T tt, int i)$/;"	f
dummy	gdb/testsuite/gdb.python/py-record-btrace-threads.c	/^static int dummy;$/;"	v	file:
dummy	gdb/testsuite/gdb.stabs/gdb11479.c	/^struct dummy {$/;"	s	file:
dummy	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^volatile unsigned int dummy;$/;"	v
dummy	gdb/testsuite/gdb.trace/tracefile-pseudo-reg.c	/^dummy (void)$/;"	f
dummy	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^dummy (void)$/;"	f
dummy	include/opcode/cr16.h	/^  dummy,$/;"	e	enum:__anon1328
dummy	include/opcode/crx.h	/^    dummy,$/;"	e	enum:__anon1264
dummy	intl/osdep.c	/^typedef int dummy;$/;"	t	file:
dummy	sim/cris/dv-rv.c	/^  unsigned8 *dummy;$/;"	m	struct:_hw_rv_device	file:
dummy	sim/cris/sim-main.h	/^  union { void *dummy[16]; } cpu_data_placeholder;$/;"	m	union:_sim_cpu::__anon739
dummy2	gdb/testsuite/gdb.cp/hang2.cc	/^int dummy2 (void)$/;"	f
dummy3	gdb/testsuite/gdb.cp/hang3.cc	/^int dummy3 (void)$/;"	f
dummy3	sim/sh/sim-main.h	/^	    int dummy3, dummy4;$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
dummy4	sim/sh/sim-main.h	/^	    int dummy3, dummy4;$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
dummyClass	gdb/testsuite/gdb.cp/overload.cc	/^class dummyClass {};$/;"	c	file:
dummyInstance	gdb/testsuite/gdb.cp/overload.cc	/^dummyClass dummyInstance;$/;"	v
dummy_1	gdb/testsuite/gdb.base/disasm-end-cu-1.c	/^dummy_1 (int a, int b, int c)$/;"	f
dummy_2	gdb/testsuite/gdb.base/disasm-end-cu-2.c	/^dummy_2 (int a, int b, int c)$/;"	f
dummy_3	gdb/testsuite/gdb.base/disasm-end-cu-2.c	/^dummy_3 (int a, int b, int c)$/;"	f
dummy_call_sequence_addr	gdb/hppa-tdep.c	/^    CORE_ADDR dummy_call_sequence_addr;$/;"	m	struct:hppa_objfile_private	file:
dummy_call_sequence_reg	gdb/hppa-tdep.c	/^    int dummy_call_sequence_reg;$/;"	m	struct:hppa_objfile_private	file:
dummy_cmd	gdb/memattr.c	/^dummy_cmd (const char *args, int from_tty)$/;"	f	file:
dummy_enum	gdb/testsuite/gdb.stabs/gdb11479.c	/^enum dummy_enum {$/;"	g	file:
dummy_failure_jump	libiberty/regex.c	/^  dummy_failure_jump,$/;"	e	enum:__anon1180	file:
dummy_find_memory_regions	gdb/target.c	/^dummy_find_memory_regions (struct target_ops *self,$/;"	f	file:
dummy_frame	gdb/dummy-frame.c	/^struct dummy_frame$/;"	s	file:
dummy_frame_cache	gdb/dummy-frame.c	/^struct dummy_frame_cache$/;"	s	file:
dummy_frame_discard	gdb/dummy-frame.c	/^dummy_frame_discard (struct frame_id dummy_id, thread_info *thread)$/;"	f
dummy_frame_dtor_ftype	gdb/dummy-frame.h	/^typedef void (dummy_frame_dtor_ftype) (void *data, int registers_valid);$/;"	t
dummy_frame_dtor_list	gdb/dummy-frame.c	/^struct dummy_frame_dtor_list$/;"	s	file:
dummy_frame_id	gdb/dummy-frame.c	/^struct dummy_frame_id$/;"	s	file:
dummy_frame_id_eq	gdb/dummy-frame.c	/^dummy_frame_id_eq (struct dummy_frame_id *id1,$/;"	f	file:
dummy_frame_pop	gdb/dummy-frame.c	/^dummy_frame_pop (frame_id dummy_id, thread_info *thread)$/;"	f
dummy_frame_prev_register	gdb/dummy-frame.c	/^dummy_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
dummy_frame_push	gdb/dummy-frame.c	/^dummy_frame_push (struct infcall_suspend_state *caller_state,$/;"	f
dummy_frame_sniffer	gdb/dummy-frame.c	/^dummy_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
dummy_frame_stack	gdb/dummy-frame.c	/^static struct dummy_frame *dummy_frame_stack = NULL;$/;"	v	typeref:struct:dummy_frame	file:
dummy_frame_this_id	gdb/dummy-frame.c	/^dummy_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
dummy_frame_unwind	gdb/dummy-frame.c	/^const struct frame_unwind dummy_frame_unwind =$/;"	v	typeref:struct:frame_unwind
dummy_id	gdb/gdbarch.c	/^  gdbarch_dummy_id_ftype *dummy_id;$/;"	m	struct:gdbarch	file:
dummy_internalvartest	gdb/testsuite/gdb.base/bitfields.c	/^} dummy_internalvartest;$/;"	v	typeref:struct:internalvartest
dummy_make_corefile_notes	gdb/target.c	/^dummy_make_corefile_notes (struct target_ops *self,$/;"	f	file:
dummy_mem	sim/v850/sim-main.h	/^  int dummy_mem;                \/* where invalid accesses go *\/$/;"	m	struct:_v850_regs
dummy_obstack_deallocate	gdb/utils.c	/^dummy_obstack_deallocate (void *object, void *data)$/;"	f
dummy_print_address	opcodes/m68k-dis.c	/^dummy_print_address (bfd_vma vma ATTRIBUTE_UNUSED,$/;"	f	file:
dummy_printer	opcodes/m68k-dis.c	/^dummy_printer (FILE *file ATTRIBUTE_UNUSED,$/;"	f	file:
dummy_python_frame	gdb/python/py-prettyprint.c	/^dummy_python_frame::dummy_python_frame ()$/;"	f	class:dummy_python_frame
dummy_reloc16_estimate	bfd/coffcode.h	/^dummy_reloc16_estimate (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
dummy_reloc16_extra_cases	bfd/coffcode.h	/^dummy_reloc16_extra_cases (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
dummy_stratum	gdb/target.h	/^    dummy_stratum,		\/* The lowest of the low *\/$/;"	e	enum:strata
dummy_target	gdb/target.c	/^dummy_target::dummy_target ()$/;"	f	class:dummy_target
dummy_target_info	gdb/target.c	/^static const target_info dummy_target_info = {$/;"	v	file:
dump	gdb/regcache.c	/^register_dump::dump (ui_file *file)$/;"	f	class:register_dump
dump	gdb/symfile.h	/^  void (*dump) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions
dump	opcodes/z80-dis.c	/^dump (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
dumpOptions	readline/doc/texi2html	/^sub dumpOptions$/;"	s
dumpTable	opcodes/s390-mkopc.c	/^dumpTable (void)$/;"	f	file:
dump_ARC_extmap	opcodes/arc-ext.c	/^dump_ARC_extmap (void)$/;"	f
dump_arc_instruction_command	gdb/arc-tdep.c	/^dump_arc_instruction_command (const char *args, int from_tty)$/;"	f	file:
dump_bfd_file	gdb/cli/cli-dump.c	/^dump_bfd_file (const char *filename, const char *mode, $/;"	f	file:
dump_binary_file	gdb/cli/cli-dump.c	/^dump_binary_file (const char *filename, const char *mode, $/;"	f	file:
dump_binary_memory	gdb/cli/cli-dump.c	/^dump_binary_memory (const char *args, int from_tty)$/;"	f	file:
dump_binary_value	gdb/cli/cli-dump.c	/^dump_binary_value (const char *args, int from_tty)$/;"	f	file:
dump_cache_entries	sim/igen/ld-insn.c	/^dump_cache_entries (lf *file, char *prefix, cache_entry *entry, char *suffix)$/;"	f
dump_cache_entry	sim/igen/ld-insn.c	/^dump_cache_entry (lf *file, char *prefix, cache_entry *entry, char *suffix)$/;"	f	file:
dump_cache_rule	sim/ppc/ld-cache.c	/^dump_cache_rule(cache_table* rule,$/;"	f	file:
dump_cache_rules	sim/ppc/ld-cache.c	/^dump_cache_rules(cache_table* rule,$/;"	f	file:
dump_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *dump_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
dump_command	gdb/cli/cli-dump.c	/^dump_command (const char *cmd, int from_tty)$/;"	f	file:
dump_context	gdb/cli/cli-dump.c	/^struct dump_context$/;"	s	file:
dump_core	gdb/utils.c	/^dump_core (void)$/;"	f
dump_counts_filename	sim/rl78/main.c	/^static const char * dump_counts_filename = NULL;$/;"	v	file:
dump_counts_per_insn	sim/rl78/rl78.c	/^dump_counts_per_insn (const char * filename)$/;"	f
dump_decode_cond	sim/igen/ld-decode.c	/^dump_decode_cond (lf *file, char *prefix, decode_cond *cond, char *suffix)$/;"	f	file:
dump_decode_conds	sim/igen/ld-decode.c	/^dump_decode_conds (lf *file, char *prefix, decode_cond *cond, char *suffix)$/;"	f	file:
dump_decode_rule	sim/igen/ld-decode.c	/^dump_decode_rule (lf *file, char *prefix, decode_table *rule, char *suffix)$/;"	f
dump_decode_rule	sim/ppc/ld-decode.c	/^dump_decode_rule(decode_table *rule,$/;"	f
dump_decode_rules	sim/igen/ld-decode.c	/^dump_decode_rules (lf *file, char *prefix, decode_table *rule, char *suffix)$/;"	f	file:
dump_decode_rules	sim/ppc/ld-decode.c	/^dump_decode_rules(decode_table *rule,$/;"	f	file:
dump_die	gdb/dwarf2read.c	/^dump_die (struct die_info *die, int max_level)$/;"	f
dump_die_1	gdb/dwarf2read.c	/^dump_die_1 (struct ui_file *f, int level, int max_level, struct die_info *die)$/;"	f	file:
dump_die_for_error	gdb/dwarf2read.c	/^dump_die_for_error (struct die_info *die)$/;"	f	file:
dump_die_shallow	gdb/dwarf2read.c	/^dump_die_shallow (struct ui_file *f, int indent, struct die_info *die)$/;"	f	file:
dump_eeprom	sim/ppc/hw_eeprom.c	/^dump_eeprom(device *me,$/;"	f	file:
dump_excluded_mappings	gdb/linux-tdep.c	/^static int dump_excluded_mappings = 0;$/;"	v	file:
dump_filter	sim/igen/filter.c	/^dump_filter (lf *file, char *prefix, filter *set, char *suffix)$/;"	f
dump_fn_fieldlists	gdb/gdbtypes.c	/^dump_fn_fieldlists (struct type *type, int spaces)$/;"	f	file:
dump_function_entries	sim/igen/ld-insn.c	/^dump_function_entries (lf *file,$/;"	f	file:
dump_function_entry	sim/igen/ld-insn.c	/^dump_function_entry (lf *file,$/;"	f	file:
dump_gen_entry	sim/igen/gen.c	/^dump_gen_entry (lf *file,$/;"	f	file:
dump_gen_list	sim/igen/gen.c	/^dump_gen_list (lf *file,$/;"	f	file:
dump_gen_table	sim/igen/gen.c	/^dump_gen_table (lf *file,$/;"	f	file:
dump_ihex_memory	gdb/cli/cli-dump.c	/^dump_ihex_memory (const char *args, int from_tty)$/;"	f	file:
dump_ihex_value	gdb/cli/cli-dump.c	/^dump_ihex_value (const char *args, int from_tty)$/;"	f	file:
dump_insn	sim/ppc/ld-insn.c	/^dump_insn(insn *entry, int indent, int levels)$/;"	f	file:
dump_insn_bits	sim/ppc/ld-insn.c	/^dump_insn_bits(insn_bits *bits, int indent, int levels)$/;"	f	file:
dump_insn_entries	sim/igen/ld-insn.c	/^dump_insn_entries (lf *file, char *prefix, insn_entry * entry, char *suffix)$/;"	f	file:
dump_insn_entry	sim/igen/ld-insn.c	/^dump_insn_entry (lf *file, char *prefix, insn_entry * entry, char *suffix)$/;"	f
dump_insn_field	sim/igen/ld-insn.c	/^dump_insn_field (lf *file,$/;"	f
dump_insn_field	sim/ppc/ld-insn.c	/^dump_insn_field(insn_field *field,$/;"	f	file:
dump_insn_fields	sim/ppc/ld-insn.c	/^dump_insn_fields(insn_fields *fields,$/;"	f	file:
dump_insn_list	sim/igen/gen.c	/^dump_insn_list (lf *file, char *prefix, insn_list *entry, char *suffix)$/;"	f	file:
dump_insn_mnemonic_entries	sim/igen/ld-insn.c	/^dump_insn_mnemonic_entries (lf *file,$/;"	f	file:
dump_insn_mnemonic_entry	sim/igen/ld-insn.c	/^dump_insn_mnemonic_entry (lf *file,$/;"	f	file:
dump_insn_model_entries	sim/igen/ld-insn.c	/^dump_insn_model_entries (lf *file,$/;"	f	file:
dump_insn_model_entry	sim/igen/ld-insn.c	/^dump_insn_model_entry (lf *file,$/;"	f	file:
dump_insn_table	sim/igen/ld-insn.c	/^dump_insn_table (lf *file, char *prefix, insn_table *isa, char *suffix)$/;"	f
dump_insn_table	sim/ppc/ld-insn.c	/^dump_insn_table(insn_table *table,$/;"	f	file:
dump_insn_word_entries	sim/igen/ld-insn.c	/^dump_insn_word_entries (lf *file,$/;"	f	file:
dump_insn_word_entry	sim/igen/ld-insn.c	/^dump_insn_word_entry (lf *file,$/;"	f
dump_insn_word_entry_list_entries	sim/igen/gen.c	/^dump_insn_word_entry_list_entries (lf *file,$/;"	f	file:
dump_insns	gdb/disasm.c	/^dump_insns (struct gdbarch *gdbarch,$/;"	f	file:
dump_line_ref	sim/igen/table.c	/^dump_line_ref (lf *file, char *prefix, const line_ref *line, char *suffix)$/;"	f
dump_lines	opcodes/opc2c.c	/^dump_lines (opcode * op, int level, Indirect * ind)$/;"	f
dump_lines	sim/m32c/opc2c.c	/^dump_lines (opcode * op, int level, Indirect * ind)$/;"	f
dump_mapping_p	gdb/linux-tdep.c	/^dump_mapping_p (filter_flags filterflags, const struct smaps_vmflags *v,$/;"	f	file:
dump_match_qualifiers	opcodes/aarch64-opc.c	/^dump_match_qualifiers (const struct aarch64_opnd_info *opnd,$/;"	f	file:
dump_mem	gdb/remote-sim.c	/^dump_mem (const gdb_byte *buf, int len)$/;"	f	file:
dump_memory_command	gdb/cli/cli-dump.c	/^dump_memory_command (const char *cmd, const char *mode)$/;"	f	file:
dump_memory_to_file	gdb/cli/cli-dump.c	/^dump_memory_to_file (const char *cmd, const char *mode, const char *file_format)$/;"	f	file:
dump_model_data	sim/igen/ld-insn.c	/^dump_model_data (lf *file, char *prefix, model_data *entry, char *suffix)$/;"	f	file:
dump_model_datas	sim/igen/ld-insn.c	/^dump_model_datas (lf *file, char *prefix, model_data *entry, char *suffix)$/;"	f	file:
dump_model_entries	sim/igen/ld-insn.c	/^dump_model_entries (lf *file, char *prefix, model_entry *entry, char *suffix)$/;"	f	file:
dump_model_entry	sim/igen/ld-insn.c	/^dump_model_entry (lf *file, char *prefix, model_entry *entry, char *suffix)$/;"	f	file:
dump_model_table	sim/igen/ld-insn.c	/^dump_model_table (lf *file, char *prefix, model_table *entry, char *suffix)$/;"	f	file:
dump_msymbols	gdb/symmisc.c	/^dump_msymbols (struct objfile *objfile, struct ui_file *outfile)$/;"	f	file:
dump_objfile	gdb/symmisc.c	/^dump_objfile (struct objfile *objfile)$/;"	f	file:
dump_opcode_bits	sim/igen/gen.c	/^dump_opcode_bits (lf *file,$/;"	f	file:
dump_opcode_field	sim/igen/gen.c	/^dump_opcode_field (lf *file,$/;"	f	file:
dump_opcode_field	sim/ppc/ld-insn.c	/^dump_opcode_field(opcode_field *field, int indent, int levels)$/;"	f	file:
dump_prefix_expression	gdb/expprint.c	/^dump_prefix_expression (struct expression *exp, struct ui_file *stream)$/;"	f
dump_profile	sim/sh/interp.c	/^dump_profile (void)$/;"	f	file:
dump_psymtab	gdb/psymtab.c	/^dump_psymtab (struct objfile *objfile, struct partial_symtab *psymtab,$/;"	f	file:
dump_psymtab_addrmap	gdb/psymtab.c	/^dump_psymtab_addrmap (struct objfile *objfile, struct partial_symtab *psymtab,$/;"	f	file:
dump_psymtab_addrmap_1	gdb/psymtab.c	/^dump_psymtab_addrmap_1 (void *datap, CORE_ADDR start_addr, void *obj)$/;"	f	file:
dump_psymtab_addrmap_data	gdb/psymtab.c	/^struct dump_psymtab_addrmap_data$/;"	s	file:
dump_qualifier_sequence	opcodes/aarch64-opc.c	/^dump_qualifier_sequence (const aarch64_opnd_qualifier_t *qualifier)$/;"	f	file:
dump_raw_expression	gdb/expprint.c	/^dump_raw_expression (struct expression *exp, struct ui_file *stream,$/;"	f
dump_srec_memory	gdb/cli/cli-dump.c	/^dump_srec_memory (const char *args, int from_tty)$/;"	f	file:
dump_srec_value	gdb/cli/cli-dump.c	/^dump_srec_value (const char *args, int from_tty)$/;"	f	file:
dump_statistics	sim/cris/traps.c	/^dump_statistics (SIM_CPU *current_cpu)$/;"	f	file:
dump_subexp	gdb/expprint.c	/^dump_subexp (struct expression *exp, struct ui_file *stream, int elt)$/;"	f
dump_subexp_body	gdb/expprint.c	/^dump_subexp_body (struct expression *exp, struct ui_file *stream, int elt)$/;"	f	file:
dump_subexp_body	gdb/parser-defs.h	/^    int (*dump_subexp_body) (struct expression *, struct ui_file *, int);$/;"	m	struct:exp_descriptor
dump_subexp_body_standard	gdb/expprint.c	/^dump_subexp_body_standard (struct expression *exp, $/;"	f
dump_symtab	bfd/elf32-m32c.c	/^dump_symtab (bfd * abfd, void *internal_syms, void *external_syms)$/;"	f
dump_symtab	gdb/symmisc.c	/^dump_symtab (struct symtab *symtab, struct ui_file *outfile)$/;"	f	file:
dump_symtab_1	gdb/symmisc.c	/^dump_symtab_1 (struct symtab *symtab, struct ui_file *outfile)$/;"	f	file:
dump_table_entry	sim/igen/table.c	/^dump_table_entry (lf *file,$/;"	f
dump_table_entry	sim/ppc/table.c	/^dump_table_entry(table_entry *entry,$/;"	f
dump_tdep	gdb/gdbarch.c	/^  gdbarch_dump_tdep_ftype *dump_tdep;$/;"	m	struct:gdbarch	file:
dump_tdep	gdb/gdbarch.c	/^  gdbarch_dump_tdep_ftype *dump_tdep;$/;"	m	struct:gdbarch_registration	file:
dump_tekhex_memory	gdb/cli/cli-dump.c	/^dump_tekhex_memory (const char *args, int from_tty)$/;"	f	file:
dump_tekhex_value	gdb/cli/cli-dump.c	/^dump_tekhex_value (const char *args, int from_tty)$/;"	f	file:
dump_toc	bfd/coff-ppc.c	/^dump_toc (void * vfile)$/;"	f
dump_value_command	gdb/cli/cli-dump.c	/^dump_value_command (const char *cmd, const char *mode)$/;"	f	file:
dump_value_to_file	gdb/cli/cli-dump.c	/^dump_value_to_file (const char *cmd, const char *mode, const char *file_format)$/;"	f	file:
dump_verilog_memory	gdb/cli/cli-dump.c	/^dump_verilog_memory (const char *args, int from_tty)$/;"	f	file:
dump_verilog_value	gdb/cli/cli-dump.c	/^dump_verilog_value (const char *args, int from_tty)$/;"	f	file:
dumpf	sim/ppc/misc.c	/^dumpf (int indent, char *msg, ...)$/;"	f
dumptable	sim/sh/gencode.c	/^dumptable (const char *name, int size, int start)$/;"	f	file:
dunion	include/hp-symtab.h	/^  struct dntt_type_union dunion;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_union
dup	gdb/gnulib/import/dup.c	27;"	d	file:
dup	gdb/gnulib/import/unistd--.h	23;"	d
dup	gdb/gnulib/import/unistd--.h	24;"	d
dup2	gdb/gnulib/import/dup2.c	/^dup2 (int fd, int desired_fd)$/;"	f
dup2	gdb/gnulib/import/dup2.c	138;"	d	file:
dup2	gdb/gnulib/import/dup2.c	30;"	d	file:
dup2	gdb/gnulib/import/dup2.c	86;"	d	file:
dup_arg_p	sim/common/sim-options.c	/^dup_arg_p (const char *arg)$/;"	f	file:
dup_cloexec	gdb/gnulib/import/cloexec.c	/^dup_cloexec (int fd)$/;"	f
dup_common	bfd/som.c	/^  unsigned int dup_common;$/;"	m	struct:som_misc_symbol_info	file:
dup_common	bfd/som.h	/^  unsigned int dup_common : 1;$/;"	m	struct:som_copyable_section_data_struct
dup_common	include/som/internal.h	/^  unsigned int dup_common : 1;$/;"	m	struct:som_subspace_dictionary_record
dup_nothrow	gdb/gnulib/import/dup.c	/^dup_nothrow (int fd)$/;"	f	file:
dup_nothrow	gdb/gnulib/import/dup.c	74;"	d	file:
dup_safer	gdb/gnulib/import/dup-safer.c	/^dup_safer (int fd)$/;"	f
dupargv	libiberty/argv.c	/^dupargv (char * const *argv)$/;"	f
dupfd	gdb/gnulib/import/dup2.c	/^dupfd (int fd, int desired_fd)$/;"	f	file:
dupfd	gdb/gnulib/import/fcntl.c	/^dupfd (int oldfd, int newfd, int flags)$/;"	f	file:
duplicate	gdb/breakpoint.h	/^  bool duplicate = false;$/;"	m	class:bp_location
duplicate	include/hp-symtab.h	/^  unsigned int	 duplicate: 1;  \/* clone of another procedure   *\/$/;"	m	struct:quick_procedure
duplicate	libiberty/regex.c	/^  duplicate,$/;"	e	enum:__anon1180	file:
duplicate	sim/igen/igen.h	/^  int duplicate;$/;"	m	struct:_igen_decode_options
duplicate_insn_actions	sim/igen/gen.c	/^duplicate_insn_actions;$/;"	t	typeref:enum:__anon562	file:
dupname	gdb/testsuite/gdb.linespec/base/two/thefile.cc	/^static int dupname(int y)$/;"	f	file:
dupname	gdb/testsuite/gdb.linespec/lspec.cc	/^static int dupname (int x) { label: return x; }$/;"	f	file:
dupstr	readline/examples/fileman.c	/^dupstr (s)$/;"	f
duration_cast_timeval	gdb/event-loop.c	/^duration_cast_timeval (const Duration &d)$/;"	f	file:
dv_bfin	sim/bfin/devices.h	/^struct dv_bfin {$/;"	s
dv_bfin_cec_descriptor	sim/bfin/dv-bfin_cec.c	/^const struct hw_descriptor dv_bfin_cec_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_ctimer_descriptor	sim/bfin/dv-bfin_ctimer.c	/^const struct hw_descriptor dv_bfin_ctimer_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_dma_descriptor	sim/bfin/dv-bfin_dma.c	/^const struct hw_descriptor dv_bfin_dma_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_dmac_descriptor	sim/bfin/dv-bfin_dmac.c	/^const struct hw_descriptor dv_bfin_dmac_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_ebiu_amc_descriptor	sim/bfin/dv-bfin_ebiu_amc.c	/^const struct hw_descriptor dv_bfin_ebiu_amc_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_ebiu_ddrc_descriptor	sim/bfin/dv-bfin_ebiu_ddrc.c	/^const struct hw_descriptor dv_bfin_ebiu_ddrc_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_ebiu_sdc_descriptor	sim/bfin/dv-bfin_ebiu_sdc.c	/^const struct hw_descriptor dv_bfin_ebiu_sdc_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_emac_descriptor	sim/bfin/dv-bfin_emac.c	/^const struct hw_descriptor dv_bfin_emac_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_eppi_descriptor	sim/bfin/dv-bfin_eppi.c	/^const struct hw_descriptor dv_bfin_eppi_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_evt_descriptor	sim/bfin/dv-bfin_evt.c	/^const struct hw_descriptor dv_bfin_evt_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_gpio2_descriptor	sim/bfin/dv-bfin_gpio2.c	/^const struct hw_descriptor dv_bfin_gpio2_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_gpio_descriptor	sim/bfin/dv-bfin_gpio.c	/^const struct hw_descriptor dv_bfin_gpio_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_gptimer_descriptor	sim/bfin/dv-bfin_gptimer.c	/^const struct hw_descriptor dv_bfin_gptimer_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_hw_parse	sim/bfin/machs.c	1442;"	d	file:
dv_bfin_hw_port_parse	sim/bfin/machs.c	/^dv_bfin_hw_port_parse (SIM_DESC sd, const struct bfin_model_data *mdata,$/;"	f	file:
dv_bfin_jtag_descriptor	sim/bfin/dv-bfin_jtag.c	/^const struct hw_descriptor dv_bfin_jtag_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_mmr_invalid	sim/bfin/devices.c	/^dv_bfin_mmr_invalid (struct hw *me, address_word addr, unsigned nr_bytes,$/;"	f
dv_bfin_mmr_require	sim/bfin/devices.c	/^dv_bfin_mmr_require (struct hw *me, address_word addr, unsigned nr_bytes,$/;"	f
dv_bfin_mmr_require_16	sim/bfin/devices.h	140;"	d
dv_bfin_mmr_require_16_32	sim/bfin/devices.c	/^dv_bfin_mmr_require_16_32 (struct hw *me, address_word addr, unsigned nr_bytes,$/;"	f
dv_bfin_mmr_require_32	sim/bfin/devices.h	142;"	d
dv_bfin_mmu_descriptor	sim/bfin/dv-bfin_mmu.c	/^const struct hw_descriptor dv_bfin_mmu_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_nfc_descriptor	sim/bfin/dv-bfin_nfc.c	/^const struct hw_descriptor dv_bfin_nfc_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_otp_descriptor	sim/bfin/dv-bfin_otp.c	/^const struct hw_descriptor dv_bfin_otp_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_pfmon_descriptor	sim/bfin/dv-bfin_pfmon.c	/^const struct hw_descriptor dv_bfin_pfmon_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_pint_descriptor	sim/bfin/dv-bfin_pint.c	/^const struct hw_descriptor dv_bfin_pint_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_pll_descriptor	sim/bfin/dv-bfin_pll.c	/^const struct hw_descriptor dv_bfin_pll_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_ppi_descriptor	sim/bfin/dv-bfin_ppi.c	/^const struct hw_descriptor dv_bfin_ppi_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_rtc_descriptor	sim/bfin/dv-bfin_rtc.c	/^const struct hw_descriptor dv_bfin_rtc_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_sic_descriptor	sim/bfin/dv-bfin_sic.c	/^const struct hw_descriptor dv_bfin_sic_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_spi_descriptor	sim/bfin/dv-bfin_spi.c	/^const struct hw_descriptor dv_bfin_spi_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_trace_descriptor	sim/bfin/dv-bfin_trace.c	/^const struct hw_descriptor dv_bfin_trace_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_twi_descriptor	sim/bfin/dv-bfin_twi.c	/^const struct hw_descriptor dv_bfin_twi_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_uart2_descriptor	sim/bfin/dv-bfin_uart2.c	/^const struct hw_descriptor dv_bfin_uart2_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_uart_descriptor	sim/bfin/dv-bfin_uart.c	/^const struct hw_descriptor dv_bfin_uart_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_wdog_descriptor	sim/bfin/dv-bfin_wdog.c	/^const struct hw_descriptor dv_bfin_wdog_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_bfin_wp_descriptor	sim/bfin/dv-bfin_wp.c	/^const struct hw_descriptor dv_bfin_wp_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_cfi_descriptor	sim/common/dv-cfi.c	/^const struct hw_descriptor dv_cfi_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_core_attach_address_callback	sim/common/dv-core.c	/^dv_core_attach_address_callback (struct hw *me,$/;"	f	file:
dv_core_descriptor	sim/common/dv-core.c	/^const struct hw_descriptor dv_core_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_core_dma_read_buffer_callback	sim/common/dv-core.c	/^dv_core_dma_read_buffer_callback (struct hw *me,$/;"	f	file:
dv_core_dma_write_buffer_callback	sim/common/dv-core.c	/^dv_core_dma_write_buffer_callback (struct hw *me,$/;"	f	file:
dv_core_finish	sim/common/dv-core.c	/^dv_core_finish (struct hw *me)$/;"	f	file:
dv_cris_900000xx_descriptor	sim/cris/dv-cris_900000xx.c	/^const struct hw_descriptor dv_cris_900000xx_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_cris_descriptor	sim/cris/dv-cris.c	/^const struct hw_descriptor dv_cris_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_eth_phy_descriptor	sim/bfin/dv-eth_phy.c	/^const struct hw_descriptor dv_eth_phy_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_get_bus_num	sim/bfin/devices.c	/^unsigned int dv_get_bus_num (struct hw *me)$/;"	f
dv_get_device	sim/bfin/devices.h	/^dv_get_device (SIM_CPU *cpu, const char *device_name)$/;"	f
dv_get_state	sim/bfin/devices.h	/^dv_get_state (SIM_CPU *cpu, const char *device_name)$/;"	f
dv_glue_descriptor	sim/common/dv-glue.c	/^const struct hw_descriptor dv_glue_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_lm32cpu_descriptor	sim/lm32/dv-lm32cpu.c	/^const struct hw_descriptor dv_lm32cpu_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_lm32timer_descriptor	sim/lm32/dv-lm32timer.c	/^const struct hw_descriptor dv_lm32timer_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_lm32uart_descriptor	sim/lm32/dv-lm32uart.c	/^const struct hw_descriptor dv_lm32uart_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_load_1	sim/bfin/devices.h	/^static inline bu8 dv_load_1 (const void *ptr)$/;"	f
dv_load_2	sim/bfin/devices.h	/^static inline bu16 dv_load_2 (const void *ptr)$/;"	f
dv_load_4	sim/bfin/devices.h	/^static inline bu32 dv_load_4 (const void *ptr)$/;"	f
dv_m32r_cache_descriptor	sim/m32r/dv-m32r_cache.c	/^const struct hw_descriptor dv_m32r_cache_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_m32r_uart_descriptor	sim/m32r/dv-m32r_uart.c	/^const struct hw_descriptor dv_m32r_uart_descriptor[] =$/;"	v	typeref:struct:hw_descriptor
dv_m6811_attach_address_callback	sim/m68hc11/dv-m68hc11.c	/^dv_m6811_attach_address_callback (struct hw *me,$/;"	f	file:
dv_m6811_detach_address_callback	sim/m68hc11/dv-m68hc11.c	/^dv_m6811_detach_address_callback (struct hw *me,$/;"	f	file:
dv_m68hc11_descriptor	sim/m68hc11/dv-m68hc11.c	/^const struct hw_descriptor dv_m68hc11_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_m68hc11eepr_descriptor	sim/m68hc11/dv-m68hc11eepr.c	/^const struct hw_descriptor dv_m68hc11eepr_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_m68hc11sio_descriptor	sim/m68hc11/dv-m68hc11sio.c	/^const struct hw_descriptor dv_m68hc11sio_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_m68hc11spi_descriptor	sim/m68hc11/dv-m68hc11spi.c	/^const struct hw_descriptor dv_m68hc11spi_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_m68hc11tim_descriptor	sim/m68hc11/dv-m68hc11tim.c	/^const struct hw_descriptor dv_m68hc11tim_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_mn103cpu_descriptor	sim/mn10300/dv-mn103cpu.c	/^const struct hw_descriptor dv_mn103cpu_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_mn103int_descriptor	sim/mn10300/dv-mn103int.c	/^const struct hw_descriptor dv_mn103int_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_mn103iop_descriptor	sim/mn10300/dv-mn103iop.c	/^const struct hw_descriptor dv_mn103iop_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_mn103ser_descriptor	sim/mn10300/dv-mn103ser.c	/^const struct hw_descriptor dv_mn103ser_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_mn103tim_descriptor	sim/mn10300/dv-mn103tim.c	/^const struct hw_descriptor dv_mn103tim_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_nvram_descriptor	sim/m68hc11/dv-nvram.c	/^const struct hw_descriptor dv_nvram_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_pal_descriptor	sim/common/dv-pal.c	/^const struct hw_descriptor dv_pal_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_rv_descriptor	sim/cris/dv-rv.c	/^const struct hw_descriptor dv_rv_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_sockser_init	sim/common/dv-sockser.c	/^dv_sockser_init (SIM_DESC sd)$/;"	f	file:
dv_sockser_install	sim/common/dv-sockser.c	/^dv_sockser_install (SIM_DESC sd)$/;"	f
dv_sockser_read	sim/common/dv-sockser.c	/^dv_sockser_read (SIM_DESC sd)$/;"	f
dv_sockser_read	sim/common/dv-sockser.h	/^dv_sockser_read (SIM_DESC sd)$/;"	f
dv_sockser_status	sim/common/dv-sockser.c	/^dv_sockser_status (SIM_DESC sd)$/;"	f
dv_sockser_status	sim/common/dv-sockser.h	/^dv_sockser_status (SIM_DESC sd)$/;"	f
dv_sockser_uninstall	sim/common/dv-sockser.c	/^dv_sockser_uninstall (SIM_DESC sd)$/;"	f	file:
dv_sockser_write	sim/common/dv-sockser.c	/^dv_sockser_write (SIM_DESC sd, unsigned char c)$/;"	f
dv_sockser_write	sim/common/dv-sockser.h	/^dv_sockser_write (SIM_DESC sd, unsigned char c)$/;"	f
dv_sockser_write_buffer	sim/common/dv-sockser.c	/^dv_sockser_write_buffer (SIM_DESC sd, const unsigned char *buffer,$/;"	f
dv_sockser_write_buffer	sim/common/dv-sockser.h	/^dv_sockser_write_buffer (SIM_DESC sd, const unsigned char *buffer,$/;"	f
dv_store_1	sim/bfin/devices.h	/^static inline void dv_store_1 (void *ptr, bu8 val)$/;"	f
dv_store_2	sim/bfin/devices.h	/^static inline void dv_store_2 (void *ptr, bu16 val)$/;"	f
dv_store_4	sim/bfin/devices.h	/^static inline void dv_store_4 (void *ptr, bu32 val)$/;"	f
dv_tx3904cpu_descriptor	sim/mips/dv-tx3904cpu.c	/^const struct hw_descriptor dv_tx3904cpu_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_tx3904irc_descriptor	sim/mips/dv-tx3904irc.c	/^const struct hw_descriptor dv_tx3904irc_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_tx3904sio_descriptor	sim/mips/dv-tx3904sio.c	/^const struct hw_descriptor dv_tx3904sio_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_tx3904tmr_descriptor	sim/mips/dv-tx3904tmr.c	/^const struct hw_descriptor dv_tx3904tmr_descriptor[] = {$/;"	v	typeref:struct:hw_descriptor
dv_w1c	sim/bfin/devices.h	86;"	d
dv_w1c_2	sim/bfin/devices.h	/^static inline void dv_w1c_2 (bu16 *ptr, bu16 val, bu16 bits)$/;"	f
dv_w1c_2_partial	sim/bfin/devices.h	/^static inline void dv_w1c_2_partial (bu16 *ptr, bu16 val, bu16 bits)$/;"	f
dv_w1c_4	sim/bfin/devices.h	/^static inline void dv_w1c_4 (bu32 *ptr, bu32 val, bu32 bits)$/;"	f
dv_w1c_4_partial	sim/bfin/devices.h	/^static inline void dv_w1c_4_partial (bu32 *ptr, bu32 val, bu32 bits)$/;"	f
dv_w1c_partial	sim/bfin/devices.h	98;"	d
dval	sim/arm/armdefs.h	/^  ARMdval  dval;$/;"	m	union:__anon788
dvfunc	include/hp-symtab.h	/^  struct dntt_type_vfunc dvfunc;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_vfunc
dw	include/opcode/ft32.h	/^  int dw;$/;"	m	struct:ft32_opc_info_t
dw2_debug_names_dump	gdb/dwarf2read.c	/^dw2_debug_names_dump (struct objfile *objfile)$/;"	f	file:
dw2_debug_names_expand_symtabs_for_function	gdb/dwarf2read.c	/^dw2_debug_names_expand_symtabs_for_function (struct objfile *objfile,$/;"	f	file:
dw2_debug_names_expand_symtabs_matching	gdb/dwarf2read.c	/^dw2_debug_names_expand_symtabs_matching$/;"	f	file:
dw2_debug_names_lookup_symbol	gdb/dwarf2read.c	/^dw2_debug_names_lookup_symbol (struct objfile *objfile, int block_index_int,$/;"	f	file:
dw2_do_instantiate_symtab	gdb/dwarf2read.c	/^dw2_do_instantiate_symtab (struct dwarf2_per_cu_data *per_cu, bool skip_partial)$/;"	f	file:
dw2_dump	gdb/dwarf2read.c	/^dw2_dump (struct objfile *objfile)$/;"	f	file:
dw2_expand_all_symtabs	gdb/dwarf2read.c	/^dw2_expand_all_symtabs (struct objfile *objfile)$/;"	f	file:
dw2_expand_marked_cus	gdb/dwarf2read.c	/^dw2_expand_marked_cus$/;"	f	file:
dw2_expand_symtabs_for_function	gdb/dwarf2read.c	/^dw2_expand_symtabs_for_function (struct objfile *objfile,$/;"	f	file:
dw2_expand_symtabs_matching	gdb/dwarf2read.c	/^dw2_expand_symtabs_matching$/;"	f	file:
dw2_expand_symtabs_matching_one	gdb/dwarf2read.c	/^dw2_expand_symtabs_matching_one$/;"	f	file:
dw2_expand_symtabs_matching_symbol	gdb/dwarf2read.c	/^dw2_expand_symtabs_matching_symbol$/;"	f	file:
dw2_expand_symtabs_with_fullname	gdb/dwarf2read.c	/^dw2_expand_symtabs_with_fullname (struct objfile *objfile,$/;"	f	file:
dw2_find_last_source_symtab	gdb/dwarf2read.c	/^dw2_find_last_source_symtab (struct objfile *objfile)$/;"	f	file:
dw2_find_pc_sect_compunit_symtab	gdb/dwarf2read.c	/^dw2_find_pc_sect_compunit_symtab (struct objfile *objfile,$/;"	f	file:
dw2_forget_cached_source_info	gdb/dwarf2read.c	/^dw2_forget_cached_source_info (struct objfile *objfile)$/;"	f	file:
dw2_free_cached_file_names	gdb/dwarf2read.c	/^dw2_free_cached_file_names (void **slot, void *info)$/;"	f	file:
dw2_get_file_names	gdb/dwarf2read.c	/^dw2_get_file_names (struct dwarf2_per_cu_data *this_cu)$/;"	f	file:
dw2_get_file_names_reader	gdb/dwarf2read.c	/^dw2_get_file_names_reader (const struct die_reader_specs *reader,$/;"	f	file:
dw2_get_real_path	gdb/dwarf2read.c	/^dw2_get_real_path (struct objfile *objfile,$/;"	f	file:
dw2_has_symbols	gdb/dwarf2read.c	/^dw2_has_symbols (struct objfile *objfile)$/;"	f	file:
dw2_instantiate_symtab	gdb/dwarf2read.c	/^dw2_instantiate_symtab (struct dwarf2_per_cu_data *per_cu, bool skip_partial)$/;"	f	file:
dw2_linkage_name	gdb/dwarf2read.c	/^dw2_linkage_name (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dw2_linkage_name_attr	gdb/dwarf2read.c	/^dw2_linkage_name_attr (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dw2_lookup_symbol	gdb/dwarf2read.c	/^dw2_lookup_symbol (struct objfile *objfile, int block_index,$/;"	f	file:
dw2_map_expand_apply	gdb/dwarf2read.c	/^dw2_map_expand_apply (struct objfile *objfile,$/;"	f	file:
dw2_map_matching_symbols	gdb/dwarf2read.c	/^dw2_map_matching_symbols (struct objfile *objfile,$/;"	f	file:
dw2_map_symbol_filenames	gdb/dwarf2read.c	/^dw2_map_symbol_filenames (struct objfile *objfile, symbol_filename_ftype *fun,$/;"	f	file:
dw2_map_symtabs_matching_filename	gdb/dwarf2read.c	/^dw2_map_symtabs_matching_filename$/;"	f	file:
dw2_print_stats	gdb/dwarf2read.c	/^dw2_print_stats (struct objfile *objfile)$/;"	f	file:
dw2_regnum	opcodes/i386-opc.h	/^  signed char dw2_regnum[2];$/;"	m	struct:__anon70
dw2_relocate	gdb/dwarf2read.c	/^dw2_relocate (struct objfile *objfile,$/;"	f	file:
dw2_symtab_iter_init	gdb/dwarf2read.c	/^dw2_symtab_iter_init (struct dw2_symtab_iterator *iter,$/;"	f	file:
dw2_symtab_iter_next	gdb/dwarf2read.c	/^dw2_symtab_iter_next (struct dw2_symtab_iterator *iter)$/;"	f	file:
dw2_symtab_iterator	gdb/dwarf2read.c	/^struct dw2_symtab_iterator$/;"	s	file:
dw2u64	sim/mn10300/mn10300_sim.h	/^dw2u64 (dword data)$/;"	f
dwLength	libiberty/physmem.c	/^  DWORD dwLength;$/;"	m	struct:__anon1204	file:
dwMemoryLoad	libiberty/physmem.c	/^  DWORD dwMemoryLoad;$/;"	m	struct:__anon1204	file:
dw_expand_symtabs_matching_file_matcher	gdb/dwarf2read.c	/^dw_expand_symtabs_matching_file_matcher$/;"	f	file:
dw_idx	gdb/dwarf2read.c	/^      ULONGEST dw_idx;$/;"	m	struct:mapped_index_base::index_val::attr	file:
dw_index_kind	gdb/symfile.h	/^enum class dw_index_kind$/;"	c
dw_mode	opcodes/i386-dis.c	/^  dw_mode,$/;"	e	enum:__anon42	file:
dw_types	gdb/dwarf2expr.c	/^  struct type *dw_types[3];$/;"	m	struct:dwarf_gdbarch_types	typeref:struct:dwarf_gdbarch_types::type	file:
dwarf	bfd/elf-bfd.h	/^      struct dwarf_eh_frame_hdr_info dwarf;$/;"	m	union:eh_frame_hdr_info::__anon1040	typeref:struct:eh_frame_hdr_info::__anon1040::dwarf_eh_frame_hdr_info
dwarf1_debug	bfd/dwarf1.c	/^struct dwarf1_debug$/;"	s	file:
dwarf1_find_line_info	bfd/elf-bfd.h	/^  struct dwarf1_debug *dwarf1_find_line_info;$/;"	m	struct:elf_obj_tdata	typeref:struct:elf_obj_tdata::dwarf1_debug
dwarf1_func	bfd/dwarf1.c	/^struct dwarf1_func$/;"	s	file:
dwarf1_unit	bfd/dwarf1.c	/^struct dwarf1_unit$/;"	s	file:
dwarf1_unit_find_nearest_line	bfd/dwarf1.c	/^dwarf1_unit_find_nearest_line (struct dwarf1_debug* stash,$/;"	f	file:
dwarf2_add_dependence	gdb/dwarf2read.c	/^dwarf2_add_dependence (struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_add_field	gdb/dwarf2read.c	/^dwarf2_add_field (struct field_info *fip, struct die_info *die,$/;"	f	file:
dwarf2_add_member_fn	gdb/dwarf2read.c	/^dwarf2_add_member_fn (struct field_info *fip, struct die_info *die,$/;"	f	file:
dwarf2_add_type_defn	gdb/dwarf2read.c	/^dwarf2_add_type_defn (struct field_info *fip, struct die_info *die,$/;"	f	file:
dwarf2_addr_size	gdb/gdbarch.c	/^  int dwarf2_addr_size;$/;"	m	struct:gdbarch	file:
dwarf2_append_unwinders	gdb/dwarf2-frame.c	/^dwarf2_append_unwinders (struct gdbarch *gdbarch)$/;"	f
dwarf2_attach_fields_to_type	gdb/dwarf2read.c	/^dwarf2_attach_fields_to_type (struct field_info *fip, struct type *type,$/;"	f	file:
dwarf2_attach_fn_fields_to_type	gdb/dwarf2read.c	/^dwarf2_attach_fn_fields_to_type (struct field_info *fip, struct type *type,$/;"	f	file:
dwarf2_attr	gdb/dwarf2read.c	/^dwarf2_attr (struct die_info *die, unsigned int name, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_attr_no_follow	gdb/dwarf2read.c	/^dwarf2_attr_no_follow (struct die_info *die, unsigned int name)$/;"	f	file:
dwarf2_block_frame_base_locexpr_funcs	gdb/dwarf2loc.c	/^const struct symbol_block_ops dwarf2_block_frame_base_locexpr_funcs =$/;"	v	typeref:struct:symbol_block_ops
dwarf2_block_frame_base_loclist_funcs	gdb/dwarf2loc.c	/^const struct symbol_block_ops dwarf2_block_frame_base_loclist_funcs =$/;"	v	typeref:struct:symbol_block_ops
dwarf2_build_frame_info	gdb/dwarf2-frame.c	/^dwarf2_build_frame_info (struct objfile *objfile)$/;"	f
dwarf2_build_include_psymtabs	gdb/dwarf2read.c	/^dwarf2_build_include_psymtabs (struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_build_psymtabs	gdb/dwarf2read.c	/^dwarf2_build_psymtabs (struct objfile *objfile)$/;"	f
dwarf2_build_psymtabs_hard	gdb/dwarf2read.c	/^dwarf2_build_psymtabs_hard (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
dwarf2_canonicalize_name	gdb/dwarf2read.c	/^dwarf2_canonicalize_name (const char *name, struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_cie	gdb/dwarf2-frame.c	/^struct dwarf2_cie$/;"	s	file:
dwarf2_cie_table	gdb/dwarf2-frame.c	/^struct dwarf2_cie_table$/;"	s	file:
dwarf2_clear_marks	gdb/dwarf2read.c	/^dwarf2_clear_marks (struct dwarf2_per_cu_data *per_cu)$/;"	f	file:
dwarf2_compile_expr_to_ax	gdb/dwarf2loc.c	/^dwarf2_compile_expr_to_ax (struct agent_expr *expr, struct axs_value *loc,$/;"	f
dwarf2_compile_property_to_c	gdb/dwarf2loc.c	/^dwarf2_compile_property_to_c (string_file &stream,$/;"	f
dwarf2_complex_location_expr_complaint	gdb/dwarf2read.c	/^dwarf2_complex_location_expr_complaint (void)$/;"	f	file:
dwarf2_compute_name	gdb/dwarf2read.c	/^dwarf2_compute_name (const char *name,$/;"	f	file:
dwarf2_const_value	gdb/dwarf2read.c	/^dwarf2_const_value (const struct attribute *attr, struct symbol *sym,$/;"	f	file:
dwarf2_const_value_attr	gdb/dwarf2read.c	/^dwarf2_const_value_attr (const struct attribute *attr, struct type *type,$/;"	f	file:
dwarf2_const_value_data	gdb/dwarf2read.c	/^dwarf2_const_value_data (const struct attribute *attr, struct obstack *obstack,$/;"	f	file:
dwarf2_const_value_length_mismatch_complaint	gdb/dwarf2read.c	/^dwarf2_const_value_length_mismatch_complaint (const char *arg1, int arg2,$/;"	f	file:
dwarf2_create_include_psymtab	gdb/dwarf2read.c	/^dwarf2_create_include_psymtab (const char *name, struct partial_symtab *pst,$/;"	f	file:
dwarf2_cu	gdb/dwarf2read.c	/^dwarf2_cu::dwarf2_cu (struct dwarf2_per_cu_data *per_cu_)$/;"	f	class:dwarf2_cu
dwarf2_cu	gdb/dwarf2read.c	/^struct dwarf2_cu$/;"	s	file:
dwarf2_debug	bfd/dwarf2.c	/^struct dwarf2_debug$/;"	s	file:
dwarf2_debug_line_missing_end_sequence_complaint	gdb/dwarf2read.c	/^dwarf2_debug_line_missing_end_sequence_complaint (void)$/;"	f	file:
dwarf2_debug_line_missing_file_complaint	gdb/dwarf2read.c	/^dwarf2_debug_line_missing_file_complaint (void)$/;"	f	file:
dwarf2_debug_names_functions	gdb/dwarf2read.c	/^const struct quick_symbol_functions dwarf2_debug_names_functions =$/;"	v	typeref:struct:quick_symbol_functions
dwarf2_debug_sections	gdb/symfile.h	/^struct dwarf2_debug_sections {$/;"	s
dwarf2_default_access_attribute	gdb/dwarf2read.c	/^dwarf2_default_access_attribute (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_elf_names	gdb/dwarf2read.c	/^static const struct dwarf2_debug_sections dwarf2_elf_names =$/;"	v	typeref:struct:dwarf2_debug_sections	file:
dwarf2_evaluate_loc_desc	gdb/dwarf2loc.c	/^dwarf2_evaluate_loc_desc (struct type *type, struct frame_info *frame,$/;"	f
dwarf2_evaluate_loc_desc_full	gdb/dwarf2loc.c	/^dwarf2_evaluate_loc_desc_full (struct type *type, struct frame_info *frame,$/;"	f	file:
dwarf2_evaluate_property	gdb/dwarf2loc.c	/^dwarf2_evaluate_property (const struct dynamic_prop *prop,$/;"	f
dwarf2_extension	gdb/dwarf2read.c	/^dwarf2_extension (struct die_info *die, struct dwarf2_cu **ext_cu)$/;"	f	file:
dwarf2_fde	gdb/dwarf2-frame.c	/^struct dwarf2_fde$/;"	s	file:
dwarf2_fde_table	gdb/dwarf2-frame.c	/^struct dwarf2_fde_table$/;"	s	file:
dwarf2_fetch_cfa_info	gdb/dwarf2-frame.c	/^dwarf2_fetch_cfa_info (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f
dwarf2_fetch_constant_bytes	gdb/dwarf2read.c	/^dwarf2_fetch_constant_bytes (sect_offset sect_off,$/;"	f
dwarf2_fetch_die_loc_cu_off	gdb/dwarf2read.c	/^dwarf2_fetch_die_loc_cu_off (cu_offset offset_in_cu,$/;"	f
dwarf2_fetch_die_loc_sect_off	gdb/dwarf2read.c	/^dwarf2_fetch_die_loc_sect_off (sect_offset sect_off,$/;"	f
dwarf2_fetch_die_type_sect_off	gdb/dwarf2read.c	/^dwarf2_fetch_die_type_sect_off (sect_offset sect_off,$/;"	f
dwarf2_find_base_address	gdb/dwarf2read.c	/^dwarf2_find_base_address (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_find_containing_comp_unit	gdb/dwarf2read.c	/^dwarf2_find_containing_comp_unit (sect_offset sect_off,$/;"	f	file:
dwarf2_find_line_info	bfd/elf-bfd.h	/^  void *dwarf2_find_line_info;$/;"	m	struct:elf_obj_tdata
dwarf2_find_line_info	bfd/libcoff-in.h	/^  void * dwarf2_find_line_info;$/;"	m	struct:coff_tdata
dwarf2_find_line_info	bfd/libcoff.h	/^  void * dwarf2_find_line_info;$/;"	m	struct:coff_tdata
dwarf2_find_line_info	bfd/mach-o.h	/^  void *dwarf2_find_line_info;$/;"	m	struct:mach_o_data_struct
dwarf2_find_location_expression	gdb/dwarf2loc.c	/^dwarf2_find_location_expression (struct dwarf2_loclist_baton *baton,$/;"	f
dwarf2_flag_true_p	gdb/dwarf2read.c	/^dwarf2_flag_true_p (struct die_info *die, unsigned name, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_frame_adjust_regnum	gdb/dwarf2-frame.c	/^dwarf2_frame_adjust_regnum (struct gdbarch *gdbarch,$/;"	f	file:
dwarf2_frame_base	gdb/dwarf2-frame.c	/^static const struct frame_base dwarf2_frame_base =$/;"	v	typeref:struct:frame_base	file:
dwarf2_frame_base_address	gdb/dwarf2-frame.c	/^dwarf2_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
dwarf2_frame_base_sniffer	gdb/dwarf2-frame.c	/^dwarf2_frame_base_sniffer (struct frame_info *this_frame)$/;"	f
dwarf2_frame_cache	gdb/dwarf2-frame.c	/^dwarf2_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
dwarf2_frame_cache	gdb/dwarf2-frame.c	/^struct dwarf2_frame_cache$/;"	s	file:
dwarf2_frame_cfa	gdb/dwarf2-frame.c	/^dwarf2_frame_cfa (struct frame_info *this_frame)$/;"	f
dwarf2_frame_data	gdb/dwarf2-frame.c	/^static struct gdbarch_data *dwarf2_frame_data;$/;"	v	typeref:struct:gdbarch_data	file:
dwarf2_frame_dealloc_cache	gdb/dwarf2-frame.c	/^dwarf2_frame_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f	file:
dwarf2_frame_default_init_reg	gdb/dwarf2-frame.c	/^dwarf2_frame_default_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
dwarf2_frame_find_fde	gdb/dwarf2-frame.c	/^dwarf2_frame_find_fde (CORE_ADDR *pc, CORE_ADDR *out_offset)$/;"	f	file:
dwarf2_frame_find_quirks	gdb/dwarf2-frame.c	/^dwarf2_frame_find_quirks (struct dwarf2_frame_state *fs,$/;"	f	file:
dwarf2_frame_init	gdb/dwarf2-frame.c	/^dwarf2_frame_init (struct obstack *obstack)$/;"	f	file:
dwarf2_frame_init_reg	gdb/dwarf2-frame.c	/^dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
dwarf2_frame_objfile_data	gdb/dwarf2-frame.c	/^const struct objfile_data *dwarf2_frame_objfile_data;$/;"	v	typeref:struct:objfile_data
dwarf2_frame_ops	gdb/dwarf2-frame.c	/^struct dwarf2_frame_ops$/;"	s	file:
dwarf2_frame_prev_register	gdb/dwarf2-frame.c	/^dwarf2_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
dwarf2_frame_reg_rule	gdb/dwarf2-frame.h	/^enum dwarf2_frame_reg_rule$/;"	g
dwarf2_frame_set_adjust_regnum	gdb/dwarf2-frame.c	/^dwarf2_frame_set_adjust_regnum (struct gdbarch *gdbarch,$/;"	f
dwarf2_frame_set_init_reg	gdb/dwarf2-frame.c	/^dwarf2_frame_set_init_reg (struct gdbarch *gdbarch,$/;"	f
dwarf2_frame_set_signal_frame_p	gdb/dwarf2-frame.c	/^dwarf2_frame_set_signal_frame_p (struct gdbarch *gdbarch,$/;"	f
dwarf2_frame_signal_frame_p	gdb/dwarf2-frame.c	/^dwarf2_frame_signal_frame_p (struct gdbarch *gdbarch,$/;"	f	file:
dwarf2_frame_sniffer	gdb/dwarf2-frame.c	/^dwarf2_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
dwarf2_frame_state	gdb/dwarf2-frame.c	/^dwarf2_frame_state::dwarf2_frame_state (CORE_ADDR pc_, struct dwarf2_cie *cie)$/;"	f	class:dwarf2_frame_state
dwarf2_frame_state	gdb/dwarf2-frame.h	/^struct dwarf2_frame_state$/;"	s
dwarf2_frame_state_reg	gdb/dwarf2-frame.h	/^struct dwarf2_frame_state_reg$/;"	s
dwarf2_frame_state_reg_info	gdb/dwarf2-frame.h	/^  dwarf2_frame_state_reg_info (const dwarf2_frame_state_reg_info &src)$/;"	f	struct:dwarf2_frame_state_reg_info
dwarf2_frame_state_reg_info	gdb/dwarf2-frame.h	/^struct dwarf2_frame_state_reg_info$/;"	s
dwarf2_frame_this_id	gdb/dwarf2-frame.c	/^dwarf2_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
dwarf2_frame_unwind	gdb/dwarf2-frame.c	/^static const struct frame_unwind dwarf2_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
dwarf2_frame_unwind_stop_reason	gdb/dwarf2-frame.c	/^dwarf2_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
dwarf2_free_objfile	gdb/dwarf2read.c	/^dwarf2_free_objfile (struct objfile *objfile)$/;"	f
dwarf2_full_name	gdb/dwarf2read.c	/^dwarf2_full_name (const char *name, struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_gdb_index_functions	gdb/dwarf2read.c	/^const struct quick_symbol_functions dwarf2_gdb_index_functions =$/;"	v	typeref:struct:quick_symbol_functions
dwarf2_get_attr_constant_value	gdb/dwarf2read.c	/^dwarf2_get_attr_constant_value (const struct attribute *attr, int default_value)$/;"	f	file:
dwarf2_get_die_type	gdb/dwarf2read.c	/^dwarf2_get_die_type (cu_offset die_offset,$/;"	f
dwarf2_get_dwz_file	gdb/dwarf2read.c	/^dwarf2_get_dwz_file (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
dwarf2_get_pc_bounds	gdb/dwarf2read.c	/^dwarf2_get_pc_bounds (struct die_info *die, CORE_ADDR *lowpc,$/;"	f	file:
dwarf2_get_ref_die_offset	gdb/dwarf2read.c	/^dwarf2_get_ref_die_offset (const struct attribute *attr)$/;"	f	file:
dwarf2_get_section_info	gdb/dwarf2read.c	/^dwarf2_get_section_info (struct objfile *objfile,$/;"	f
dwarf2_get_subprogram_pc_bounds	gdb/dwarf2read.c	/^dwarf2_get_subprogram_pc_bounds (struct die_info *die,$/;"	f	file:
dwarf2_has_info	gdb/dwarf2read.c	/^dwarf2_has_info (struct objfile *objfile,$/;"	f
dwarf2_init_float_type	gdb/dwarf2read.c	/^dwarf2_init_float_type (struct objfile *objfile, int bits, const char *name,$/;"	f	file:
dwarf2_initialize_objfile	gdb/dwarf2read.c	/^dwarf2_initialize_objfile (struct objfile *objfile, dw_index_kind *index_kind)$/;"	f
dwarf2_invalid_attrib_class_complaint	gdb/dwarf2read.c	/^dwarf2_invalid_attrib_class_complaint (const char *arg1, const char *arg2)$/;"	f	file:
dwarf2_is_constructor	gdb/dwarf2read.c	/^dwarf2_is_constructor (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_loc_desc_get_symbol_read_needs	gdb/dwarf2loc.c	/^dwarf2_loc_desc_get_symbol_read_needs (const gdb_byte *data, size_t size,$/;"	f	file:
dwarf2_locate_common_dwp_sections	gdb/dwarf2read.c	/^dwarf2_locate_common_dwp_sections (bfd *abfd, asection *sectp,$/;"	f	file:
dwarf2_locate_dwo_sections	gdb/dwarf2read.c	/^dwarf2_locate_dwo_sections (bfd *abfd, asection *sectp, void *dwo_sections_ptr)$/;"	f	file:
dwarf2_locate_v2_dwp_sections	gdb/dwarf2read.c	/^dwarf2_locate_v2_dwp_sections (bfd *abfd, asection *sectp, void *dwp_file_ptr)$/;"	f	file:
dwarf2_locexpr_baton	gdb/dwarf2loc.h	/^struct dwarf2_locexpr_baton$/;"	s
dwarf2_locexpr_baton_eval	gdb/dwarf2loc.c	/^dwarf2_locexpr_baton_eval (const struct dwarf2_locexpr_baton *dlbaton,$/;"	f	file:
dwarf2_locexpr_block_index	gdb/dwarf2read.c	/^static int dwarf2_locexpr_block_index;$/;"	v	file:
dwarf2_locexpr_funcs	gdb/dwarf2loc.c	/^const struct symbol_computed_ops dwarf2_locexpr_funcs = {$/;"	v	typeref:struct:symbol_computed_ops
dwarf2_locexpr_index	gdb/dwarf2read.c	/^static int dwarf2_locexpr_index;$/;"	v	file:
dwarf2_loclist_baton	gdb/dwarf2loc.h	/^struct dwarf2_loclist_baton$/;"	s
dwarf2_loclist_block_index	gdb/dwarf2read.c	/^static int dwarf2_loclist_block_index;$/;"	v	file:
dwarf2_loclist_funcs	gdb/dwarf2loc.c	/^const struct symbol_computed_ops dwarf2_loclist_funcs = {$/;"	v	typeref:struct:symbol_computed_ops
dwarf2_loclist_index	gdb/dwarf2read.c	/^static int dwarf2_loclist_index;$/;"	v	file:
dwarf2_macro_malformed_definition_complaint	gdb/dwarf2read.c	/^dwarf2_macro_malformed_definition_complaint (const char *arg1)$/;"	f	file:
dwarf2_mark	gdb/dwarf2read.c	/^dwarf2_mark (struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_mark_helper	gdb/dwarf2read.c	/^dwarf2_mark_helper (void **slot, void *data)$/;"	f	file:
dwarf2_name	gdb/dwarf2read.c	/^dwarf2_name (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_objfile_data_key	gdb/dwarf2read.c	/^static const struct objfile_data *dwarf2_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
dwarf2_offset_baton	gdb/dwarf2loc.h	/^struct dwarf2_offset_baton$/;"	s
dwarf2_per_cu_addr_size	gdb/dwarf2read.c	/^dwarf2_per_cu_addr_size (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_per_cu_data	gdb/dwarf2read.h	/^struct dwarf2_per_cu_data$/;"	s
dwarf2_per_cu_objfile	gdb/dwarf2read.c	/^dwarf2_per_cu_objfile (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_per_cu_offset_and_type	gdb/dwarf2read.c	/^struct dwarf2_per_cu_offset_and_type$/;"	s	file:
dwarf2_per_cu_offset_size	gdb/dwarf2read.c	/^dwarf2_per_cu_offset_size (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_per_cu_ptr	gdb/dwarf2read.h	/^DEF_VEC_P (dwarf2_per_cu_ptr);$/;"	v
dwarf2_per_cu_ptr	gdb/dwarf2read.h	/^typedef struct dwarf2_per_cu_data *dwarf2_per_cu_ptr;$/;"	t	typeref:struct:dwarf2_per_cu_data
dwarf2_per_cu_quick_data	gdb/dwarf2read.c	/^struct dwarf2_per_cu_quick_data$/;"	s	file:
dwarf2_per_cu_ref_addr_size	gdb/dwarf2read.c	/^dwarf2_per_cu_ref_addr_size (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_per_cu_text_offset	gdb/dwarf2read.c	/^dwarf2_per_cu_text_offset (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_per_objfile	gdb/dwarf2read.c	/^  struct dwarf2_per_objfile *dwarf2_per_objfile;$/;"	m	struct:dw2_symtab_iterator	typeref:struct:dw2_symtab_iterator::dwarf2_per_objfile	file:
dwarf2_per_objfile	gdb/dwarf2read.c	/^  struct dwarf2_per_objfile *dwarf2_per_objfile;$/;"	m	struct:mapped_index_base	typeref:struct:mapped_index_base::dwarf2_per_objfile	file:
dwarf2_per_objfile	gdb/dwarf2read.c	/^dwarf2_per_objfile::dwarf2_per_objfile (struct objfile *objfile_,$/;"	f	class:dwarf2_per_objfile
dwarf2_per_objfile	gdb/dwarf2read.h	/^  struct dwarf2_per_objfile *dwarf2_per_objfile;$/;"	m	struct:dwarf2_per_cu_data	typeref:struct:dwarf2_per_cu_data::dwarf2_per_objfile
dwarf2_per_objfile	gdb/dwarf2read.h	/^struct dwarf2_per_objfile : public allocate_on_obstack$/;"	s
dwarf2_physname	gdb/dwarf2read.c	/^dwarf2_physname (const char *name, struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_property_baton	gdb/dwarf2loc.h	/^struct dwarf2_property_baton$/;"	s
dwarf2_queue	gdb/dwarf2read.c	/^static struct dwarf2_queue_item *dwarf2_queue, *dwarf2_queue_tail;$/;"	v	typeref:struct:dwarf2_queue_item	file:
dwarf2_queue_item	gdb/dwarf2read.c	/^struct dwarf2_queue_item$/;"	s	file:
dwarf2_queue_tail	gdb/dwarf2read.c	/^static struct dwarf2_queue_item *dwarf2_queue, *dwarf2_queue_tail;$/;"	v	typeref:struct:	file:
dwarf2_ranges_process	gdb/dwarf2read.c	/^dwarf2_ranges_process (unsigned offset, struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_ranges_read	gdb/dwarf2read.c	/^dwarf2_ranges_read (unsigned offset, CORE_ADDR *low_return,$/;"	f	file:
dwarf2_read_addr_index	gdb/dwarf2read.c	/^dwarf2_read_addr_index (struct dwarf2_per_cu_data *per_cu,$/;"	f
dwarf2_read_addr_index_data	gdb/dwarf2read.c	/^struct dwarf2_read_addr_index_data$/;"	s	file:
dwarf2_read_addr_index_reader	gdb/dwarf2read.c	/^dwarf2_read_addr_index_reader (const struct die_reader_specs *reader,$/;"	f	file:
dwarf2_read_debug_names	gdb/dwarf2read.c	/^dwarf2_read_debug_names (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
dwarf2_read_gdb_index	gdb/dwarf2read.c	/^dwarf2_read_gdb_index (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
dwarf2_read_section	gdb/dwarf2read.c	/^dwarf2_read_section (struct objfile *objfile, dwarf2_section_info *info)$/;"	f
dwarf2_read_symtab	gdb/dwarf2read.c	/^dwarf2_read_symtab (struct partial_symtab *self,$/;"	f	file:
dwarf2_record_block_ranges	gdb/dwarf2read.c	/^dwarf2_record_block_ranges (struct die_info *die, struct block *block,$/;"	f	file:
dwarf2_reg_to_regnum	gdb/gdbarch.c	/^  gdbarch_dwarf2_reg_to_regnum_ftype *dwarf2_reg_to_regnum;$/;"	m	struct:gdbarch	file:
dwarf2_restore_rule	gdb/dwarf2-frame.c	/^dwarf2_restore_rule (struct gdbarch *gdbarch, ULONGEST reg_num,$/;"	f	file:
dwarf2_rnglists_process	gdb/dwarf2read.c	/^dwarf2_rnglists_process (unsigned offset, struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_section_buffer_overflow_complaint	gdb/dwarf2read.c	/^dwarf2_section_buffer_overflow_complaint (struct dwarf2_section_info *section)$/;"	f	file:
dwarf2_section_empty_p	gdb/dwarf2read.c	/^dwarf2_section_empty_p (const struct dwarf2_section_info *section)$/;"	f	file:
dwarf2_section_enum	gdb/symfile.h	/^enum dwarf2_section_enum {$/;"	g
dwarf2_section_info	gdb/dwarf2read.h	/^struct dwarf2_section_info$/;"	s
dwarf2_section_info_def	gdb/dwarf2read.h	/^DEF_VEC_O (dwarf2_section_info_def);$/;"	v
dwarf2_section_info_def	gdb/dwarf2read.h	/^typedef struct dwarf2_section_info dwarf2_section_info_def;$/;"	t	typeref:struct:dwarf2_section_info
dwarf2_section_names	gdb/symfile.h	/^struct dwarf2_section_names {$/;"	s
dwarf2_section_size	gdb/dwarf2read.c	/^dwarf2_section_size (struct objfile *objfile,$/;"	f	file:
dwarf2_signal_frame_unwind	gdb/dwarf2-frame.c	/^static const struct frame_unwind dwarf2_signal_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
dwarf2_start_subfile	gdb/dwarf2read.c	/^dwarf2_start_subfile (const char *filename, const char *dirname)$/;"	f	file:
dwarf2_start_symtab	gdb/dwarf2read.c	/^dwarf2_start_symtab (struct dwarf2_cu *cu,$/;"	f	file:
dwarf2_statement_list_fits_in_line_number_section_complaint	gdb/dwarf2read.c	/^dwarf2_statement_list_fits_in_line_number_section_complaint (void)$/;"	f	file:
dwarf2_string_attr	gdb/dwarf2read.c	/^dwarf2_string_attr (struct die_info *die, unsigned int name, struct dwarf2_cu *cu)$/;"	f	file:
dwarf2_symbol_mark_computed	gdb/dwarf2read.c	/^dwarf2_symbol_mark_computed (const struct attribute *attr, struct symbol *sym,$/;"	f	file:
dwarf2_tailcall_frame_unwind	gdb/dwarf2-frame-tailcall.c	/^const struct frame_unwind dwarf2_tailcall_frame_unwind =$/;"	v	typeref:struct:frame_unwind
dwarf2_tailcall_prev_register_first	gdb/dwarf2-frame-tailcall.c	/^dwarf2_tailcall_prev_register_first (struct frame_info *this_frame,$/;"	f
dwarf2_tailcall_sniffer_first	gdb/dwarf2-frame-tailcall.c	/^dwarf2_tailcall_sniffer_first (struct frame_info *this_frame,$/;"	f
dwarf2_to_reg_map	gdb/microblaze-tdep.c	/^static int dwarf2_to_reg_map[78] =$/;"	v	file:
dwarf2_version	gdb/dwarf2read.c	/^dwarf2_version (struct dwarf2_per_cu_data *per_cu)$/;"	f
dwarf2_xcoff_names	gdb/xcoffread.c	/^static const struct dwarf2_debug_sections dwarf2_xcoff_names = {$/;"	v	typeref:struct:dwarf2_debug_sections	file:
dwarf5_augmentation	gdb/dwarf2read.c	/^static const gdb_byte dwarf5_augmentation[] = { 'G', 'D', 'B', 0 };$/;"	v	file:
dwarf5_byte_order	gdb/dwarf2read.c	/^  bfd_endian dwarf5_byte_order;$/;"	m	struct:mapped_index_base	file:
dwarf5_djb_hash	gdb/dwarf-index-common.c	/^dwarf5_djb_hash (const char *str_)$/;"	f
dwarf5_gdb_augmentation	gdb/dwarf-index-write.c	/^static const gdb_byte dwarf5_gdb_augmentation[] = { 'G', 'D', 'B', 0 };$/;"	v	file:
dwarf5_is_dwarf64	gdb/dwarf2read.c	/^  bool dwarf5_is_dwarf64;$/;"	m	struct:mapped_index_base	file:
dwarf_abbrev_buffer	bfd/dwarf2.c	/^  bfd_byte *dwarf_abbrev_buffer;$/;"	m	struct:dwarf2_debug	file:
dwarf_abbrev_size	bfd/dwarf2.c	/^  bfd_size_type dwarf_abbrev_size;$/;"	m	struct:dwarf2_debug	file:
dwarf_access_attribute	include/dwarf2.h	/^enum dwarf_access_attribute$/;"	g
dwarf_alloc_block	gdb/dwarf2read.c	/^dwarf_alloc_block (struct dwarf2_cu *cu)$/;"	f	file:
dwarf_alloc_die	gdb/dwarf2read.c	/^dwarf_alloc_die (struct dwarf2_cu *cu, int num_attrs)$/;"	f	file:
dwarf_always_disassemble	gdb/dwarf2read.c	/^int dwarf_always_disassemble;$/;"	v
dwarf_arch_cookie	gdb/dwarf2expr.c	/^static struct gdbarch_data *dwarf_arch_cookie;$/;"	v	typeref:struct:gdbarch_data	file:
dwarf_array_dim_ordering	include/dwarf2.h	/^enum dwarf_array_dim_ordering$/;"	g
dwarf_array_dim_ordering	include/elf/dwarf.h	/^enum dwarf_array_dim_ordering {$/;"	g
dwarf_attr_name	gdb/dwarf2read.c	/^dwarf_attr_name (unsigned attr)$/;"	f	file:
dwarf_attribute	include/elf/dwarf.h	/^enum dwarf_attribute {$/;"	g
dwarf_block	bfd/dwarf2.c	/^struct dwarf_block$/;"	s	file:
dwarf_block	gdb/dwarf2read.c	/^struct dwarf_block$/;"	s	file:
dwarf_block	gdb/gdbtypes.h	/^  struct dwarf2_locexpr_baton *dwarf_block;$/;"	m	union:field_location	typeref:struct:field_location::dwarf2_locexpr_baton
dwarf_block_to_dwarf_reg	gdb/dwarf2expr.c	/^dwarf_block_to_dwarf_reg (const gdb_byte *buf, const gdb_byte *buf_end)$/;"	f
dwarf_block_to_dwarf_reg_deref	gdb/dwarf2expr.c	/^dwarf_block_to_dwarf_reg_deref (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
dwarf_block_to_fb_offset	gdb/dwarf2expr.c	/^dwarf_block_to_fb_offset (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
dwarf_block_to_sp_offset	gdb/dwarf2expr.c	/^dwarf_block_to_sp_offset (struct gdbarch *gdbarch, const gdb_byte *buf,$/;"	f
dwarf_bool_name	gdb/dwarf2read.c	/^dwarf_bool_name (unsigned mybool)$/;"	f	file:
dwarf_calling_convention	include/dwarf2.h	/^enum dwarf_calling_convention$/;"	g
dwarf_debug_section	bfd/libbfd-in.h	/^struct dwarf_debug_section$/;"	s
dwarf_debug_section	bfd/libbfd.h	/^struct dwarf_debug_section$/;"	s
dwarf_debug_section_enum	bfd/dwarf2.c	/^enum dwarf_debug_section_enum$/;"	g	file:
dwarf_debug_sections	bfd/dwarf2.c	/^const struct dwarf_debug_section dwarf_debug_sections[] =$/;"	v	typeref:struct:dwarf_debug_section
dwarf_decimal_sign_encoding	include/dwarf2.h	/^enum dwarf_decimal_sign_encoding$/;"	g
dwarf_decode_line_header	gdb/dwarf2read.c	/^dwarf_decode_line_header (sect_offset sect_off, struct dwarf2_cu *cu)$/;"	f	file:
dwarf_decode_lines	gdb/dwarf2read.c	/^dwarf_decode_lines (struct line_header *lh, const char *comp_dir,$/;"	f	file:
dwarf_decode_lines_1	gdb/dwarf2read.c	/^dwarf_decode_lines_1 (struct line_header *lh, struct dwarf2_cu *cu,$/;"	f	file:
dwarf_decode_macro_bytes	gdb/dwarf2read.c	/^dwarf_decode_macro_bytes (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
dwarf_decode_macros	gdb/dwarf2read.c	/^dwarf_decode_macros (struct dwarf2_cu *cu, unsigned int offset,$/;"	f	file:
dwarf_defaulted_attribute	include/dwarf2.h	/^enum dwarf_defaulted_attribute$/;"	g
dwarf_die_debug	gdb/dwarf2read.c	/^static unsigned int dwarf_die_debug = 0;$/;"	v	file:
dwarf_discrim_list	include/dwarf2.h	/^enum dwarf_discrim_list$/;"	g
dwarf_eh_frame_hdr_info	bfd/elf-bfd.h	/^struct dwarf_eh_frame_hdr_info$/;"	s
dwarf_endianity_encoding	include/dwarf2.h	/^enum dwarf_endianity_encoding$/;"	g
dwarf_entry_parameter_to_value	gdb/dwarf2loc.c	/^dwarf_entry_parameter_to_value (struct call_site_parameter *parameter,$/;"	f	file:
dwarf_expr_baton	gdb/dwarf2loc.c	/^struct dwarf_expr_baton$/;"	s	file:
dwarf_expr_context	gdb/dwarf2expr.c	/^dwarf_expr_context::dwarf_expr_context ()$/;"	f	class:dwarf_expr_context
dwarf_expr_context	gdb/dwarf2expr.h	/^struct dwarf_expr_context$/;"	s
dwarf_expr_piece	gdb/dwarf2expr.h	/^struct dwarf_expr_piece$/;"	s
dwarf_expr_reg_to_entry_parameter	gdb/dwarf2loc.c	/^dwarf_expr_reg_to_entry_parameter (struct frame_info *frame,$/;"	f	file:
dwarf_expr_require_composition	gdb/dwarf2expr.c	/^dwarf_expr_require_composition (const gdb_byte *op_ptr, const gdb_byte *op_end,$/;"	f
dwarf_finish_line	gdb/dwarf2read.c	/^dwarf_finish_line (struct gdbarch *gdbarch, struct subfile *subfile,$/;"	f	file:
dwarf_form	include/elf/dwarf.h	/^enum dwarf_form {$/;"	g
dwarf_form_name	gdb/dwarf2read.c	/^dwarf_form_name (unsigned form)$/;"	f	file:
dwarf_frame_buffer	gdb/dwarf2-frame.c	/^  const gdb_byte *dwarf_frame_buffer;$/;"	m	struct:comp_unit	file:
dwarf_frame_section	gdb/dwarf2-frame.c	/^  asection *dwarf_frame_section;$/;"	m	struct:comp_unit	file:
dwarf_frame_size	gdb/dwarf2-frame.c	/^  bfd_size_type dwarf_frame_size;$/;"	m	struct:comp_unit	file:
dwarf_fundamental_type	include/elf/dwarf.h	/^enum dwarf_fundamental_type {$/;"	g
dwarf_gdbarch_types	gdb/dwarf2expr.c	/^struct dwarf_gdbarch_types$/;"	s	file:
dwarf_gdbarch_types_init	gdb/dwarf2expr.c	/^dwarf_gdbarch_types_init (struct gdbarch *gdbarch)$/;"	f	file:
dwarf_id_case	include/dwarf2.h	/^enum dwarf_id_case$/;"	g
dwarf_inline_attribute	include/dwarf2.h	/^enum dwarf_inline_attribute$/;"	g
dwarf_line_buffer	bfd/dwarf2.c	/^  bfd_byte *dwarf_line_buffer;$/;"	m	struct:dwarf2_debug	file:
dwarf_line_debug	gdb/dwarf2read.c	/^static unsigned int dwarf_line_debug = 0;$/;"	v	file:
dwarf_line_number_content_type	include/dwarf2.h	/^enum dwarf_line_number_content_type$/;"	g
dwarf_line_number_hp_sfc_ops	include/dwarf2.h	/^enum dwarf_line_number_hp_sfc_ops$/;"	g
dwarf_line_number_ops	include/dwarf2.h	/^enum dwarf_line_number_ops$/;"	g
dwarf_line_number_x_ops	include/dwarf2.h	/^enum dwarf_line_number_x_ops$/;"	g
dwarf_line_size	bfd/dwarf2.c	/^  bfd_size_type dwarf_line_size;$/;"	m	struct:dwarf2_debug	file:
dwarf_line_str_buffer	bfd/dwarf2.c	/^  bfd_byte *dwarf_line_str_buffer;$/;"	m	struct:dwarf2_debug	file:
dwarf_line_str_size	bfd/dwarf2.c	/^  bfd_size_type dwarf_line_str_size;$/;"	m	struct:dwarf2_debug	file:
dwarf_location_atom	include/elf/dwarf.h	/^enum dwarf_location_atom {$/;"	g
dwarf_location_list_entry_type	include/dwarf2.h	/^enum dwarf_location_list_entry_type$/;"	g
dwarf_macinfo_record_type	include/dwarf2.h	/^enum dwarf_macinfo_record_type$/;"	g
dwarf_macinfo_record_type	include/elf/dwarf.h	/^enum dwarf_macinfo_record_type {$/;"	g
dwarf_macro_record_type	include/dwarf2.h	/^enum dwarf_macro_record_type$/;"	g
dwarf_max_cache_age	gdb/dwarf2read.c	/^static int dwarf_max_cache_age = 5;$/;"	v	file:
dwarf_num	gdb/m32c-tdep.c	/^  int dwarf_num;$/;"	m	struct:m32c_reg	file:
dwarf_parse_macro_header	gdb/dwarf2read.c	/^dwarf_parse_macro_header (const gdb_byte **opcode_definitions,$/;"	f	file:
dwarf_range_list_entry	include/dwarf2.h	/^enum dwarf_range_list_entry$/;"	g
dwarf_ranges_buffer	bfd/dwarf2.c	/^  bfd_byte *dwarf_ranges_buffer;$/;"	m	struct:dwarf2_debug	file:
dwarf_ranges_size	bfd/dwarf2.c	/^  bfd_size_type dwarf_ranges_size;$/;"	m	struct:dwarf2_debug	file:
dwarf_read_debug	gdb/dwarf2read.c	/^static unsigned int dwarf_read_debug = 0;$/;"	v	file:
dwarf_record_line_1	gdb/dwarf2read.c	/^dwarf_record_line_1 (struct gdbarch *gdbarch, struct subfile *subfile,$/;"	f	file:
dwarf_record_line_p	gdb/dwarf2read.c	/^dwarf_record_line_p (unsigned int line, unsigned int last_line,$/;"	f	file:
dwarf_reg	gdb/gdbtypes.h	/^  int dwarf_reg;$/;"	m	union:call_site_parameter_u
dwarf_reg_to_regnum	gdb/dwarf2loc.c	/^dwarf_reg_to_regnum (struct gdbarch *arch, int dwarf_reg)$/;"	f
dwarf_reg_to_regnum_or_error	gdb/dwarf2loc.c	/^dwarf_reg_to_regnum_or_error (struct gdbarch *arch, ULONGEST dwarf_reg)$/;"	f
dwarf_regs	gdb/m32c-tdep.c	/^  struct m32c_reg *dwarf_regs[M32C_MAX_DWARF_REGNUM + 1];$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
dwarf_require_integral	gdb/dwarf2expr.c	/^dwarf_require_integral (struct type *type)$/;"	f	file:
dwarf_sect	include/dwarf2.h	/^enum dwarf_sect$/;"	g
dwarf_section_names_xlat	bfd/mach-o.c	/^static const mach_o_section_name_xlat dwarf_section_names_xlat[] =$/;"	v	file:
dwarf_source_language	include/dwarf2.h	/^enum dwarf_source_language$/;"	g
dwarf_source_language	include/elf/dwarf.h	/^enum dwarf_source_language {$/;"	g
dwarf_stack_value	gdb/dwarf2expr.h	/^  dwarf_stack_value (struct value *value_, int in_stack_memory_)$/;"	f	struct:dwarf_stack_value
dwarf_stack_value	gdb/dwarf2expr.h	/^struct dwarf_stack_value$/;"	s
dwarf_str_buffer	bfd/dwarf2.c	/^  bfd_byte *dwarf_str_buffer;$/;"	m	struct:dwarf2_debug	file:
dwarf_str_size	bfd/dwarf2.c	/^  bfd_size_type dwarf_str_size;$/;"	m	struct:dwarf2_debug	file:
dwarf_subscr_data_formats	include/elf/dwarf.h	/^enum dwarf_subscr_data_formats {$/;"	g
dwarf_tag	gdb/dwarf2read.c	/^    ULONGEST dwarf_tag;$/;"	m	struct:mapped_index_base::index_val	file:
dwarf_tag	include/elf/dwarf.h	/^enum dwarf_tag {$/;"	g
dwarf_tag_name	gdb/dwarf2read.c	/^dwarf_tag_name (unsigned tag)$/;"	f	file:
dwarf_type_encoding_name	gdb/dwarf2read.c	/^dwarf_type_encoding_name (unsigned enc)$/;"	f	file:
dwarf_type_modifier	include/elf/dwarf.h	/^enum dwarf_type_modifier {$/;"	g
dwarf_unit_type	include/dwarf2.h	/^enum dwarf_unit_type$/;"	g
dwarf_value_location	gdb/dwarf2expr.h	/^enum dwarf_value_location$/;"	g
dwarf_version	gdb/dwarf2read.h	/^  short dwarf_version;$/;"	m	struct:dwarf2_per_cu_data
dwarf_virtuality_attribute	include/dwarf2.h	/^enum dwarf_virtuality_attribute$/;"	g
dwarf_visibility_attribute	include/dwarf2.h	/^enum dwarf_visibility_attribute$/;"	g
dwith	include/hp-symtab.h	/^  struct dntt_type_with dwith;$/;"	m	union:dnttentry	typeref:struct:dnttentry::dntt_type_with
dwo_file	gdb/dwarf2read.c	/^  struct dwo_file *dwo_file;$/;"	m	struct:create_dwo_cu_data	typeref:struct:create_dwo_cu_data::dwo_file	file:
dwo_file	gdb/dwarf2read.c	/^  struct dwo_file *dwo_file;$/;"	m	struct:die_reader_specs	typeref:struct:die_reader_specs::dwo_file	file:
dwo_file	gdb/dwarf2read.c	/^  struct dwo_file *dwo_file;$/;"	m	struct:dwo_unit	typeref:struct:dwo_unit::dwo_file	file:
dwo_file	gdb/dwarf2read.c	/^struct dwo_file$/;"	s	file:
dwo_file_deleter	gdb/dwarf2read.c	/^struct dwo_file_deleter$/;"	s	file:
dwo_file_up	gdb/dwarf2read.c	/^typedef std::unique_ptr<struct dwo_file, dwo_file_deleter> dwo_file_up;$/;"	t	typeref:struct:dwo_file_deleter	file:
dwo_name	gdb/dwarf2read.c	/^  const char *dwo_name;$/;"	m	struct:dwo_file	file:
dwo_sections	gdb/dwarf2read.c	/^struct dwo_sections$/;"	s	file:
dwo_unit	gdb/dwarf2read.c	/^  struct dwo_unit *dwo_unit = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::dwo_unit	file:
dwo_unit	gdb/dwarf2read.c	/^  struct dwo_unit *dwo_unit;$/;"	m	struct:stmt_list_hash	typeref:struct:stmt_list_hash::dwo_unit	file:
dwo_unit	gdb/dwarf2read.c	/^  struct dwo_unit dwo_unit;$/;"	m	struct:create_dwo_cu_data	typeref:struct:create_dwo_cu_data::dwo_unit	file:
dwo_unit	gdb/dwarf2read.c	/^struct dwo_unit$/;"	s	file:
dwo_unit	gdb/dwarf2read.h	/^  struct dwo_unit *dwo_unit;$/;"	m	struct:signatured_type	typeref:struct:signatured_type::dwo_unit
dwop_section_names	gdb/dwarf2read.c	/^dwop_section_names =$/;"	v	typeref:struct:dwop_section_names	file:
dwop_section_names	gdb/dwarf2read.c	/^static const struct dwop_section_names$/;"	s	file:
dword	opcodes/i386-opc.h	/^      unsigned int dword:1;$/;"	m	struct:i386_operand_type::__anon69
dword	sim/arm/armdefs.h	/^  ARMdword dword;$/;"	m	union:__anon788
dword	sim/mn10300/mn10300_sim.h	/^} dword;$/;"	t	typeref:struct:__anon798
dwordU	include/opcode/cr16.h	/^typedef unsigned long dwordU;$/;"	t
dwordU	opcodes/crx-dis.c	/^typedef unsigned long dwordU;$/;"	t	file:
dwp_checked	gdb/dwarf2read.h	/^  bool dwp_checked = false;$/;"	m	struct:dwarf2_per_objfile
dwp_file	gdb/dwarf2read.c	/^  dwp_file (const char *name_, gdb_bfd_ref_ptr &&abfd)$/;"	f	struct:dwp_file
dwp_file	gdb/dwarf2read.c	/^struct dwp_file$/;"	s	file:
dwp_file	gdb/dwarf2read.h	/^  std::unique_ptr<struct dwp_file> dwp_file;$/;"	m	struct:dwarf2_per_objfile
dwp_hash_table	gdb/dwarf2read.c	/^struct dwp_hash_table$/;"	s	file:
dwp_sections	gdb/dwarf2read.c	/^struct dwp_sections$/;"	s	file:
dwp_v2_section_ids	gdb/dwarf2read.c	/^enum dwp_v2_section_ids$/;"	g	file:
dwz_bfd	gdb/dwarf2read.c	/^  gdb_bfd_ref_ptr dwz_bfd;$/;"	m	struct:dwz_file	file:
dwz_file	gdb/dwarf2read.c	/^  dwz_file (gdb_bfd_ref_ptr &&bfd)$/;"	f	struct:dwz_file
dwz_file	gdb/dwarf2read.c	/^struct dwz_file$/;"	s	file:
dwz_file	gdb/dwarf2read.h	/^  std::unique_ptr<struct dwz_file> dwz_file;$/;"	m	struct:dwarf2_per_objfile
dx	gdb/testsuite/gdb.cp/nsrecurs.cc	/^  int dx = 99;$/;"	m	namespace:D	file:
dx	gdb/testsuite/gdb.cp/nsusing.cc	/^  int dx = 4;$/;"	m	namespace:D	file:
dx_reg	opcodes/i386-dis.c	/^  dx_reg,$/;"	e	enum:__anon42	file:
dying	gdb/linux-thread-db.c	/^  bool dying = false;$/;"	m	struct:private_thread_info	file:
dyld_base_address	include/mach-o/external.h	/^  unsigned char dyld_base_address[8];$/;"	m	struct:mach_o_dyld_cache_header_external
dyld_info	bfd/mach-o.h	/^    bfd_mach_o_dyld_info_command dyld_info;$/;"	m	union:bfd_mach_o_load_command::__anon1083
dylib	bfd/mach-o.h	/^    bfd_mach_o_dylib_command dylib;$/;"	m	union:bfd_mach_o_load_command::__anon1083
dylib_module	bfd/mach-o.h	/^  bfd_mach_o_dylib_module *dylib_module;$/;"	m	struct:bfd_mach_o_dysymtab_command
dylib_path_length	bfd/pef.h	/^  unsigned long dylib_path_length;$/;"	m	struct:bfd_pef_xlib_header
dylib_path_offset	bfd/pef.h	/^  unsigned long dylib_path_offset;$/;"	m	struct:bfd_pef_xlib_header
dylib_toc	bfd/mach-o.h	/^  bfd_mach_o_dylib_table_of_content *dylib_toc;$/;"	m	struct:bfd_mach_o_dysymtab_command
dylinker	bfd/mach-o.h	/^    bfd_mach_o_dylinker_command dylinker;$/;"	m	union:bfd_mach_o_load_command::__anon1083
dyn_arr_size	gdb/testsuite/gdb.base/wrong_frame_bt_full-main.c	/^int dyn_arr_size = 4;$/;"	v
dyn_dtree	zlib/deflate.h	/^    struct ct_data_s dyn_dtree[2*D_CODES+1]; \/* distance tree *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::ct_data_s
dyn_high	include/hp-symtab.h	/^  unsigned int dyn_high:	2;$/;"	m	struct:dntt_type_array
dyn_high	include/hp-symtab.h	/^  unsigned int dyn_high:	2;$/;"	m	struct:dntt_type_subrange
dyn_lib_class	bfd/elf-bfd.h	/^  ENUM_BITFIELD (dynamic_lib_link_class) dyn_lib_class : 4;$/;"	m	struct:elf_obj_tdata
dyn_low	include/hp-symtab.h	/^  unsigned int dyn_low:		2;$/;"	m	struct:dntt_type_array
dyn_low	include/hp-symtab.h	/^  unsigned int dyn_low:		2;$/;"	m	struct:dntt_type_subrange
dyn_ltree	zlib/deflate.h	/^    struct ct_data_s dyn_ltree[HEAP_SIZE];   \/* literal and length tree *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::ct_data_s
dyn_prop_list	gdb/gdbtypes.h	/^  struct dynamic_prop_list *dyn_prop_list;$/;"	m	struct:main_type	typeref:struct:main_type::dynamic_prop_list
dyn_reloc_cache	bfd/mach-o.h	/^  arelent *dyn_reloc_cache;$/;"	m	struct:mach_o_data_struct
dyn_reloc_count	gdb/solib-frv.c	/^  int dyn_reloc_count = 0;	\/* Number of dynamic relocs.  *\/$/;"	m	struct:lm_info_base	file:
dyn_relocs	bfd/elf32-arc.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_arc_link_hash_entry	typeref:struct:elf_arc_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-arm.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:arm_local_iplt_info	typeref:struct:arm_local_iplt_info::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-arm.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-hppa.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf32_hppa_link_hash_entry	typeref:struct:elf32_hppa_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-lm32.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_lm32_link_hash_entry	typeref:struct:elf_lm32_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-m32r.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_m32r_link_hash_entry	typeref:struct:elf_m32r_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-metag.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_metag_link_hash_entry	typeref:struct:elf_metag_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-microblaze.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf32_mb_link_hash_entry	typeref:struct:elf32_mb_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-nds32.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_nds32_link_hash_entry	typeref:struct:elf_nds32_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-nios2.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf32_nios2_link_hash_entry	typeref:struct:elf32_nios2_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-or1k.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_or1k_link_hash_entry	typeref:struct:elf_or1k_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-ppc.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:ppc_elf_link_hash_entry	typeref:struct:ppc_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-s390.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_s390_link_hash_entry	typeref:struct:elf_s390_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-sh.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_sh_link_hash_entry	typeref:struct:elf_sh_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-tic6x.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf32_tic6x_link_hash_entry	typeref:struct:elf32_tic6x_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf32-tilepro.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:tilepro_elf_link_hash_entry	typeref:struct:tilepro_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf64-ppc.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:ppc_link_hash_entry	typeref:struct:ppc_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elf64-s390.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_s390_link_hash_entry	typeref:struct:elf_s390_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfnn-aarch64.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_aarch64_link_hash_entry	typeref:struct:elf_aarch64_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfnn-loongarch.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:loongarch_elf_link_hash_entry	typeref:struct:loongarch_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfnn-riscv.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:riscv_elf_link_hash_entry	typeref:struct:riscv_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfxx-sparc.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	typeref:struct:_bfd_sparc_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfxx-tilegx.c	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:tilegx_elf_link_hash_entry	typeref:struct:tilegx_elf_link_hash_entry::elf_dyn_relocs	file:
dyn_relocs	bfd/elfxx-x86.h	/^  struct elf_dyn_relocs *dyn_relocs;$/;"	m	struct:elf_x86_link_hash_entry	typeref:struct:elf_x86_link_hash_entry::elf_dyn_relocs
dyn_relocs	gdb/solib-frv.c	/^  arelent **dyn_relocs = NULL;$/;"	m	struct:lm_info_base	file:
dyn_string	include/dyn-string.h	/^typedef struct dyn_string$/;"	s
dyn_string_append	libiberty/dyn-string.c	/^dyn_string_append (dyn_string_t dest, dyn_string_t s)$/;"	f
dyn_string_append_char	libiberty/dyn-string.c	/^dyn_string_append_char (dyn_string_t dest, int c)$/;"	f
dyn_string_append_cstr	libiberty/dyn-string.c	/^dyn_string_append_cstr (dyn_string_t dest, const char *s)$/;"	f
dyn_string_buf	include/dyn-string.h	41;"	d
dyn_string_clear	libiberty/dyn-string.c	/^dyn_string_clear (dyn_string_t ds)$/;"	f
dyn_string_compare	include/dyn-string.h	45;"	d
dyn_string_copy	libiberty/dyn-string.c	/^dyn_string_copy (dyn_string_t dest, dyn_string_t src)$/;"	f
dyn_string_copy_cstr	libiberty/dyn-string.c	/^dyn_string_copy_cstr (dyn_string_t dest, const char *src)$/;"	f
dyn_string_delete	libiberty/dyn-string.c	/^dyn_string_delete (dyn_string_t ds)$/;"	f
dyn_string_eq	libiberty/dyn-string.c	/^dyn_string_eq (dyn_string_t ds1, dyn_string_t ds2)$/;"	f
dyn_string_init	libiberty/dyn-string.c	/^dyn_string_init (struct dyn_string *ds_struct_ptr, int space)$/;"	f
dyn_string_insert	libiberty/dyn-string.c	/^dyn_string_insert (dyn_string_t dest, int pos, dyn_string_t src)$/;"	f
dyn_string_insert_char	libiberty/dyn-string.c	/^dyn_string_insert_char (dyn_string_t dest, int pos, int c)$/;"	f
dyn_string_insert_cstr	libiberty/dyn-string.c	/^dyn_string_insert_cstr (dyn_string_t dest, int pos, const char *src)$/;"	f
dyn_string_length	include/dyn-string.h	37;"	d
dyn_string_new	libiberty/dyn-string.c	/^dyn_string_new (int space)$/;"	f
dyn_string_prepend	libiberty/dyn-string.c	/^dyn_string_prepend (dyn_string_t dest, dyn_string_t src)$/;"	f
dyn_string_prepend_cstr	libiberty/dyn-string.c	/^dyn_string_prepend_cstr (dyn_string_t dest, const char *src)$/;"	f
dyn_string_release	libiberty/dyn-string.c	/^dyn_string_release (dyn_string_t ds)$/;"	f
dyn_string_resize	libiberty/dyn-string.c	/^dyn_string_resize (dyn_string_t ds, int space)$/;"	f
dyn_string_substring	libiberty/dyn-string.c	/^dyn_string_substring (dyn_string_t dest, dyn_string_t src,$/;"	f
dyn_string_t	include/dyn-string.h	/^}* dyn_string_t;$/;"	t	typeref:struct:dyn_string
dyn_syms	gdb/solib-frv.c	/^  asymbol **dyn_syms = NULL;$/;"	m	struct:lm_info_base	file:
dyn_tree	zlib/deflate.h	/^    ct_data *dyn_tree;           \/* the dynamic tree *\/$/;"	m	struct:tree_desc_s
dynamic	bfd/elf-bfd.h	/^  unsigned int dynamic : 1;$/;"	m	struct:elf_link_hash_entry
dynamic	gdb/varobj.h	/^  struct varobj_dynamic *dynamic;$/;"	m	struct:varobj	typeref:struct:varobj::varobj_dynamic
dynamic	include/bfdlink.h	/^  unsigned int dynamic: 1;$/;"	m	struct:bfd_link_info
dynamic	zlib/contrib/puff/puff.c	/^local int dynamic(struct state *s)$/;"	f
dynamic_adjusted	bfd/elf-bfd.h	/^  unsigned int dynamic_adjusted : 1;$/;"	m	struct:elf_link_hash_entry
dynamic_array_type	gdb/d-valprint.c	/^dynamic_array_type (struct type *type,$/;"	f	file:
dynamic_cast_check_1	gdb/valops.c	/^dynamic_cast_check_1 (struct type *desired_type,$/;"	f	file:
dynamic_cast_check_2	gdb/valops.c	/^dynamic_cast_check_2 (struct type *desired_type,$/;"	f	file:
dynamic_data	include/bfdlink.h	/^  unsigned int dynamic_data: 1;$/;"	m	struct:bfd_link_info
dynamic_def	bfd/elf-bfd.h	/^  unsigned int dynamic_def : 1;$/;"	m	struct:elf_link_hash_entry
dynamic_field	gdb/testsuite/gdb.base/vla-stub-define.c	/^  int dynamic_field[0];$/;"	m	struct:dynamic_struct	file:
dynamic_info	bfd/libaout.h	/^  void * dynamic_info;$/;"	m	struct:aoutdata
dynamic_interpreter	bfd/elfxx-sparc.h	/^  const char *dynamic_interpreter;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
dynamic_interpreter	bfd/elfxx-tilegx.c	/^  const char *dynamic_interpreter;$/;"	m	struct:tilegx_elf_link_hash_table	file:
dynamic_interpreter	bfd/elfxx-x86.h	/^  const char *dynamic_interpreter;$/;"	m	struct:elf_x86_link_hash_table
dynamic_interpreter_size	bfd/elfxx-sparc.h	/^  int dynamic_interpreter_size;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
dynamic_interpreter_size	bfd/elfxx-x86.h	/^  int dynamic_interpreter_size;$/;"	m	struct:elf_x86_link_hash_table
dynamic_lib_link_class	bfd/bfd-in.h	/^enum dynamic_lib_link_class {$/;"	g
dynamic_lib_link_class	bfd/bfd-in2.h	/^enum dynamic_lib_link_class {$/;"	g
dynamic_list	include/bfdlink.h	/^  struct bfd_elf_dynamic_list *dynamic_list;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_elf_dynamic_list
dynamic_prop	gdb/gdbtypes.h	/^struct dynamic_prop$/;"	s
dynamic_prop_data	gdb/gdbtypes.h	/^union dynamic_prop_data$/;"	u
dynamic_prop_kind	gdb/gdbtypes.h	/^enum dynamic_prop_kind$/;"	g
dynamic_prop_list	gdb/gdbtypes.h	/^struct dynamic_prop_list$/;"	s
dynamic_prop_node_kind	gdb/gdbtypes.h	/^enum dynamic_prop_node_kind$/;"	g
dynamic_relocs	bfd/elf-bfd.h	/^  bfd_boolean dynamic_relocs;$/;"	m	struct:elf_link_hash_table
dynamic_sec_flags	bfd/elf-bfd.h	/^  flagword dynamic_sec_flags;$/;"	m	struct:elf_backend_data
dynamic_sections_created	bfd/elf-bfd.h	/^  bfd_boolean dynamic_sections_created;$/;"	m	struct:elf_link_hash_table
dynamic_sigtramp_offset	gdb/alpha-tdep.h	/^  LONGEST (*dynamic_sigtramp_offset) (struct gdbarch *, CORE_ADDR);$/;"	m	struct:gdbarch_tdep
dynamic_struct	gdb/testsuite/gdb.base/vla-stub-define.c	/^struct dynamic_struct$/;"	s	file:
dynamic_struct_t	gdb/testsuite/gdb.base/vla-stub.c	/^typedef struct dynamic_struct dynamic_struct_t;$/;"	t	typeref:struct:dynamic_struct	file:
dynamic_template_type	gdb/ada-lang.c	/^dynamic_template_type (struct type *type)$/;"	f	file:
dynamic_type	gdb/guile/scm-value.c	/^  SCM dynamic_type;$/;"	m	struct:_value_smob	file:
dynamic_type	gdb/python/py-value.c	/^  PyObject *dynamic_type;$/;"	m	struct:value_object	file:
dynamic_undefined_weak	include/bfdlink.h	/^  int dynamic_undefined_weak;$/;"	m	struct:bfd_link_info
dynamic_varobj_has_child_method	gdb/varobj.c	/^dynamic_varobj_has_child_method (const struct varobj *var)$/;"	f	file:
dynindx	bfd/elf-bfd.h	/^  int dynindx;$/;"	m	struct:bfd_elf_section_data
dynindx	bfd/elf-bfd.h	/^  long dynindx;$/;"	m	struct:elf_link_hash_entry
dynindx	bfd/elf-bfd.h	/^  long dynindx;$/;"	m	struct:elf_link_local_dynamic_entry
dyninfo_sect	gdb/mipsread.c	/^  asection *dyninfo_sect;	\/* Section pointer for .dynamic section.  *\/$/;"	m	struct:alphacoff_dynsecinfo	file:
dynlocal	bfd/elf-bfd.h	/^  struct elf_link_local_dynamic_entry *dynlocal;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_link_local_dynamic_entry
dynobj	bfd/elf-bfd.h	/^  bfd *dynobj;$/;"	m	struct:elf_link_hash_table
dynrelbuf	opcodes/nds32-dis.c	/^  arelent **         dynrelbuf;$/;"	m	struct:objdump_disasm_info	file:
dynrelcount	opcodes/nds32-dis.c	/^  long               dynrelcount;$/;"	m	struct:objdump_disasm_info	file:
dynrelocs	bfd/elf32-bfin.c	/^  unsigned fixups, dynrelocs;$/;"	m	struct:bfinfdpic_relocs_info	file:
dynrelocs	bfd/elf32-frv.c	/^  unsigned fixups, dynrelocs;$/;"	m	struct:frvfdpic_relocs_info	file:
dynsbss	bfd/elf32-ppc.c	/^  asection *dynsbss;$/;"	m	struct:ppc_elf_link_hash_table	file:
dynstr	bfd/elf-bfd.h	/^  struct elf_strtab_hash *dynstr;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_strtab_hash
dynstr_index	bfd/elf-bfd.h	/^  unsigned long dynstr_index;$/;"	m	struct:elf_link_hash_entry
dynstrtab_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr dynstrtab_hdr;$/;"	m	struct:elf_obj_tdata
dynsym	bfd/elf-bfd.h	/^  asection *dynsym;$/;"	m	struct:elf_link_hash_table
dynsymcount	bfd/bfd-in2.h	/^  unsigned int dynsymcount;$/;"	m	struct:bfd
dynsymcount	bfd/elf-bfd.h	/^  bfd_size_type dynsymcount;$/;"	m	struct:elf_link_hash_table
dynsymtab_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr dynsymtab_hdr;$/;"	m	struct:elf_obj_tdata
dynsymtab_section	bfd/elf-bfd.h	/^  unsigned int symtab_section, dynsymtab_section;$/;"	m	struct:elf_obj_tdata
dynverdef_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr dynverdef_hdr;$/;"	m	struct:elf_obj_tdata
dynverdef_section	bfd/elf-bfd.h	/^  unsigned int dynversym_section, dynverdef_section, dynverref_section;$/;"	m	struct:elf_obj_tdata
dynverref_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr dynverref_hdr;$/;"	m	struct:elf_obj_tdata
dynverref_section	bfd/elf-bfd.h	/^  unsigned int dynversym_section, dynverdef_section, dynverref_section;$/;"	m	struct:elf_obj_tdata
dynversym_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr dynversym_hdr;$/;"	m	struct:elf_obj_tdata
dynversym_section	bfd/elf-bfd.h	/^  unsigned int dynversym_section, dynverdef_section, dynverref_section;$/;"	m	struct:elf_obj_tdata
dysymtab	bfd/mach-o.h	/^    bfd_mach_o_dysymtab_command dysymtab;$/;"	m	union:bfd_mach_o_load_command::__anon1083
dysymtab	bfd/mach-o.h	/^  bfd_mach_o_dysymtab_command *dysymtab;$/;"	m	struct:mach_o_data_struct
e	bfd/libaout.h	/^  struct internal_exec e;$/;"	m	struct:aout_data_struct	typeref:struct:aout_data_struct::internal_exec
e	bfd/mach-o.h	/^  unsigned short e;$/;"	m	struct:bfd_mach_o_source_version_command
e	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^e (int i, double j)$/;"	f	file:
e	gdb/testsuite/gdb.base/bitfields.c	/^      signed int   e : 1;$/;"	m	struct:internalvartest::__anon1971	file:
e	gdb/testsuite/gdb.base/call-sc.c	/^typedef enum { e = '1' } te;$/;"	e	enum:__anon1970	file:
e	gdb/testsuite/gdb.base/dump.c	/^  int e;$/;"	m	struct:teststruct	file:
e	gdb/testsuite/gdb.base/enum_cond.c	/^  enum EE e;$/;"	m	struct:x	typeref:enum:x::EE	file:
e	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	g	file:
e	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	v	typeref:enum:e
e	gdb/testsuite/gdb.base/nofield.c	/^  void *e;$/;"	m	struct:not_empty	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	m	struct:struct5	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
e	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
e	gdb/testsuite/gdb.base/watch-bitfields.c	/^  int e:5;$/;"	m	struct:foo	file:
e	gdb/testsuite/gdb.cp/classes.cc	/^  int e;$/;"	m	class:E	file:
e	gdb/testsuite/gdb.cp/classes.cc	/^  int e;$/;"	m	class:mixed_protection_class	file:
e	gdb/testsuite/gdb.cp/classes.cc	/^  int e;$/;"	m	struct:mixed_protection_struct	file:
e	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type e;$/;"	m	class:E	file:
e	gdb/testsuite/gdb.cp/misc.cc	/^  int e;$/;"	m	class:E	file:
e	gdb/testsuite/gdb.cp/misc.cc	/^  int e;$/;"	m	class:mixed_protection_class	file:
e	gdb/testsuite/gdb.cp/misc.cc	/^  int e;$/;"	m	struct:mixed_protection_struct	file:
e	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^  int e;$/;"	m	class:E	file:
e	gdb/testsuite/gdb.cp/nsdecl.cc	/^int e;$/;"	v
e	gdb/testsuite/gdb.cp/subtypes.h	/^  Oenum e;$/;"	m	struct:Outer
e	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int e;$/;"	m	class:E	file:
e	gdb/testsuite/gdb.cp/virtfunc.cc	/^E   e;$/;"	v
e	gdb/testsuite/gdb.cp/vla-cxx.cc	/^  element e;$/;"	m	struct:container	file:
e	gdb/testsuite/gdb.guile/scm-math.c	/^enum e$/;"	g	file:
e	gdb/testsuite/gdb.guile/scm-type.c	/^  int e;$/;"	m	struct:C	file:
e	gdb/testsuite/gdb.guile/scm-value.c	/^enum e$/;"	g	file:
e	gdb/testsuite/gdb.mi/mi-var-child.c	/^        char e[10];$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2044	file:
e	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^      int e;$/;"	m	struct:Anonymous::__anon2036::__anon2037	file:
e	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^e (int i, double j)$/;"	f	file:
e	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^e:$/;"	l
e	gdb/testsuite/gdb.mi/var-cmd.c	/^        char e[10];$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2049	file:
e	gdb/testsuite/gdb.mi/var-cmd.c	/^      void *e;$/;"	m	union:anonymous::__anon2051::__anon2052	file:
e	gdb/testsuite/gdb.python/py-type.c	/^  int e;$/;"	m	struct:C	file:
e	gdb/testsuite/gdb.python/py-value.c	/^enum e$/;"	g	file:
e	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char e : 1;$/;"	m	struct:t	file:
e	include/coff/external.h	/^    } e;$/;"	m	union:external_syment::__anon1554	typeref:struct:external_syment::__anon1554::__anon1555
e	include/coff/external.h	/^  } e;$/;"	m	struct:external_syment	typeref:union:external_syment::__anon1554
e	include/coff/pe.h	/^    } e;$/;"	m	union:external_SYMBOL_EX::__anon1527	typeref:struct:external_SYMBOL_EX::__anon1527::__anon1528
e	include/coff/pe.h	/^  } e;$/;"	m	struct:external_SYMBOL_EX	typeref:union:external_SYMBOL_EX::__anon1527
e	include/coff/rs6000.h	/^    } e;$/;"	m	union:external_syment::__anon1508	typeref:struct:external_syment::__anon1508::__anon1509
e	include/coff/rs6000.h	/^  } e;$/;"	m	struct:external_syment	typeref:union:external_syment::__anon1508
e	include/coff/ti.h	/^    } e;$/;"	m	union:external_syment::__anon1575	typeref:struct:external_syment::__anon1575::__anon1576
e	include/coff/ti.h	/^  } e;$/;"	m	struct:external_syment	typeref:union:external_syment::__anon1575
e	libiberty/cplus-dem.c	/^  char *e;			\/* pointer after end of allocated space *\/$/;"	m	struct:string	file:
e	libiberty/d-demangle.c	/^  char *e;			\/* pointer after end of allocated space *\/$/;"	m	struct:string	file:
e	libiberty/simple-object-coff.c	/^    } e;$/;"	m	union:external_syment::__anon1190	typeref:struct:external_syment::__anon1190::__anon1191	file:
e	libiberty/simple-object-coff.c	/^  } e;$/;"	m	struct:external_syment	typeref:union:external_syment::__anon1190	file:
e	opcodes/ns32k-dis.c	/^  struct { unsigned lm; unsigned m:20, e:11, :1;} sd;$/;"	m	struct:__anon1::__anon3	file:
e	opcodes/ns32k-dis.c	/^  struct { unsigned m:23, e:8, :1;} sf;$/;"	m	struct:__anon1::__anon2	file:
e	sim/m32c/mem.c	/^e (void)$/;"	f	file:
e	sim/rl78/cpu.c	/^  unsigned char e;$/;"	m	struct:__anon835	file:
e	sim/rx/mem.c	/^e ()$/;"	f	file:
e0_format0	include/opcode/convex.h	/^const struct formstr e0_format0[] = {$/;"	v	typeref:struct:formstr
e0_format1	include/opcode/convex.h	/^const struct formstr e0_format1[] = {$/;"	v	typeref:struct:formstr
e0_format2	include/opcode/convex.h	/^const struct formstr e0_format2[] = {$/;"	v	typeref:struct:formstr
e0_format3	include/opcode/convex.h	/^const struct formstr e0_format3[] = {$/;"	v	typeref:struct:formstr
e0_format4	include/opcode/convex.h	/^const struct formstr e0_format4[] = {$/;"	v	typeref:struct:formstr
e0_format5	include/opcode/convex.h	/^const struct formstr e0_format5[] = {$/;"	v	typeref:struct:formstr
e0_format6	include/opcode/convex.h	/^const struct formstr e0_format6[] = {$/;"	v	typeref:struct:formstr
e0_format7	include/opcode/convex.h	/^const struct formstr e0_format7[] = {$/;"	v	typeref:struct:formstr
e1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^Enum1 e1 = Val11;$/;"	v
e10	gdb/testsuite/gdb.cp/nested-types.cc	/^  E10 e10;$/;"	m	struct:S10	file:
e11	gdb/testsuite/gdb.cp/nested-types.cc	/^    E11 e11;$/;"	m	struct:S10::S11	file:
e12	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef Enum e12[12];$/;"	t	file:
e12	gdb/testsuite/gdb.cp/nested-types.cc	/^      E12 e12;$/;"	m	struct:S10::S11::S12	file:
e12	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef Enum e12[12];$/;"	t	file:
e13	gdb/testsuite/gdb.cp/nested-types.cc	/^        E13 e13;$/;"	m	struct:S10::S11::S12::S13	file:
e14	gdb/testsuite/gdb.cp/nested-types.cc	/^          E14 e14;$/;"	m	struct:S10::S11::S12::S13::S14	file:
e15	gdb/testsuite/gdb.cp/nested-types.cc	/^            E15 e15;$/;"	m	struct:S10::S11::S12::S13::S14::S15	file:
e16	gdb/testsuite/gdb.cp/nested-types.cc	/^              E16 e16;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16	file:
e17	gdb/testsuite/gdb.cp/nested-types.cc	/^                E17 e17;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
e18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  E18 e18;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
e19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    E19 e19;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19	file:
e1_format0	include/opcode/convex.h	/^const struct formstr e1_format0[] = {$/;"	v	typeref:struct:formstr
e1_format1	include/opcode/convex.h	/^const struct formstr e1_format1[] = {$/;"	v	typeref:struct:formstr
e1_format2	include/opcode/convex.h	/^const struct formstr e1_format2[] = {$/;"	v	typeref:struct:formstr
e1_format3	include/opcode/convex.h	/^const struct formstr e1_format3[] = {$/;"	v	typeref:struct:formstr
e1_format4	include/opcode/convex.h	/^const struct formstr e1_format4[] = {$/;"	v	typeref:struct:formstr
e1_format5	include/opcode/convex.h	/^const struct formstr e1_format5[] = {$/;"	v	typeref:struct:formstr
e1_format6	include/opcode/convex.h	/^const struct formstr e1_format6[] = {$/;"	v	typeref:struct:formstr
e1_format7	include/opcode/convex.h	/^const struct formstr e1_format7[] = {$/;"	v	typeref:struct:formstr
e21	gdb/testsuite/gdb.cp/nested-types.cc	/^    E21 e21;$/;"	m	struct:S10::S21	file:
e22	gdb/testsuite/gdb.cp/nested-types.cc	/^      E22 e22;$/;"	m	struct:S10::S21::S22	file:
e23	gdb/testsuite/gdb.cp/nested-types.cc	/^        E23 e23;$/;"	m	struct:S10::S21::S22::S23	file:
e24	gdb/testsuite/gdb.cp/nested-types.cc	/^          E24 e24;$/;"	m	struct:S10::S21::S22::S23::S24	file:
e25	gdb/testsuite/gdb.cp/nested-types.cc	/^            E25 e25;$/;"	m	struct:S10::S21::S22::S23::S24::S25	file:
e26	gdb/testsuite/gdb.cp/nested-types.cc	/^              E26 e26;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26	file:
e27	gdb/testsuite/gdb.cp/nested-types.cc	/^                E27 e27;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
e28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  E28 e28;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
e29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    E29 e29;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29	file:
e31	gdb/testsuite/gdb.cp/nested-types.cc	/^    E31 e31;$/;"	m	struct:S10::S31	file:
e32	gdb/testsuite/gdb.cp/nested-types.cc	/^      E32 e32;$/;"	m	struct:S10::S31::S32	file:
e33	gdb/testsuite/gdb.cp/nested-types.cc	/^        E33 e33;$/;"	m	struct:S10::S31::S32::S33	file:
e34	gdb/testsuite/gdb.cp/nested-types.cc	/^          E34 e34;$/;"	m	struct:S10::S31::S32::S33::S34	file:
e35	gdb/testsuite/gdb.cp/nested-types.cc	/^            E35 e35;$/;"	m	struct:S10::S31::S32::S33::S34::S35	file:
e36	gdb/testsuite/gdb.cp/nested-types.cc	/^              E36 e36;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36	file:
e37	gdb/testsuite/gdb.cp/nested-types.cc	/^                E37 e37;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
e38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  E38 e38;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
e39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    E39 e39;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39	file:
e41	gdb/testsuite/gdb.cp/nested-types.cc	/^    E41 e41;$/;"	m	struct:S10::S41	file:
e42	gdb/testsuite/gdb.cp/nested-types.cc	/^      E42 e42;$/;"	m	struct:S10::S41::S42	file:
e43	gdb/testsuite/gdb.cp/nested-types.cc	/^        E43 e43;$/;"	m	struct:S10::S41::S42::S43	file:
e44	gdb/testsuite/gdb.cp/nested-types.cc	/^          E44 e44;$/;"	m	struct:S10::S41::S42::S43::S44	file:
e45	gdb/testsuite/gdb.cp/nested-types.cc	/^            E45 e45;$/;"	m	struct:S10::S41::S42::S43::S44::S45	file:
e46	gdb/testsuite/gdb.cp/nested-types.cc	/^              E46 e46;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46	file:
e47	gdb/testsuite/gdb.cp/nested-types.cc	/^                E47 e47;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
e48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  E48 e48;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
e49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    E49 e49;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49	file:
e500	sim/ppc/registers.h	/^  struct e500_regs e500;$/;"	m	struct:_registers	typeref:struct:_registers::e500_regs
e500_context_offsets	gdb/ppc-ravenscar-thread.c	/^static const int e500_context_offsets[] =$/;"	v	file:
e500_move_ev_register	gdb/rs6000-tdep.c	/^e500_move_ev_register (move_ev_register_func move,$/;"	f	file:
e500_pseudo_register_read	gdb/rs6000-tdep.c	/^e500_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
e500_pseudo_register_write	gdb/rs6000-tdep.c	/^e500_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
e500_reg_info	gdb/ppc-ravenscar-thread.c	/^static const struct ravenscar_reg_info e500_reg_info =$/;"	v	typeref:struct:ravenscar_reg_info	file:
e500_regs	sim/ppc/e500_registers.h	/^struct e500_regs {$/;"	s
e51	gdb/testsuite/gdb.cp/nested-types.cc	/^    E51 e51;$/;"	m	struct:S10::S51	file:
e52	gdb/testsuite/gdb.cp/nested-types.cc	/^      E52 e52;$/;"	m	struct:S10::S51::S52	file:
e53	gdb/testsuite/gdb.cp/nested-types.cc	/^        E53 e53;$/;"	m	struct:S10::S51::S52::S53	file:
e54	gdb/testsuite/gdb.cp/nested-types.cc	/^          E54 e54;$/;"	m	struct:S10::S51::S52::S53::S54	file:
e55	gdb/testsuite/gdb.cp/nested-types.cc	/^            E55 e55;$/;"	m	struct:S10::S51::S52::S53::S54::S55	file:
e56	gdb/testsuite/gdb.cp/nested-types.cc	/^              E56 e56;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56	file:
e57	gdb/testsuite/gdb.cp/nested-types.cc	/^                E57 e57;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
e58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  E58 e58;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
e59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    E59 e59;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59	file:
eAX	opcodes/i386-dis.c	332;"	d	file:
eAX_reg	opcodes/i386-dis.c	/^  eAX_reg,$/;"	e	enum:__anon42	file:
eAXr	opcodes/i386-dis.c	471;"	d	file:
eBP	opcodes/i386-dis.c	337;"	d	file:
eBP_reg	opcodes/i386-dis.c	/^  eBP_reg,$/;"	e	enum:__anon42	file:
eBX	opcodes/i386-dis.c	333;"	d	file:
eBX_reg	opcodes/i386-dis.c	/^  eBX_reg,$/;"	e	enum:__anon42	file:
eCX	opcodes/i386-dis.c	334;"	d	file:
eCX_reg	opcodes/i386-dis.c	/^  eCX_reg,$/;"	e	enum:__anon42	file:
eDI	opcodes/i386-dis.c	339;"	d	file:
eDI_reg	opcodes/i386-dis.c	/^  eDI_reg,$/;"	e	enum:__anon42	file:
eDX	opcodes/i386-dis.c	335;"	d	file:
eDX_reg	opcodes/i386-dis.c	/^  eDX_reg,$/;"	e	enum:__anon42	file:
eDZ	sim/rx/fpu.c	/^  eDZ,		\/* Divide-by-zero.  *\/$/;"	e	enum:__anon507	file:
eEQ	sim/rx/fpu.c	/^  eEQ,		\/* equal to *\/$/;"	e	enum:__anon507	file:
eGT	sim/rx/fpu.c	/^  eGT,		\/* greater than *\/$/;"	e	enum:__anon507	file:
eIn	sim/rx/fpu.c	/^  eIn,		\/* Invalid.  *\/$/;"	e	enum:__anon507	file:
eInt	libdecnumber/decNumber.c	214;"	d	file:
eInt	libdecnumber/decNumber.c	227;"	d	file:
eLT	sim/rx/fpu.c	/^  eLT,		\/* less than *\/$/;"	e	enum:__anon507	file:
eNI	sim/rx/fpu.c	/^  ePI, eNI,	\/* +- Infinity *\/$/;"	e	enum:__anon507	file:
eNR	sim/rx/fpu.c	/^  eNR,		\/* Use the normal result.  *\/$/;"	e	enum:__anon507	file:
eNZ	sim/rx/fpu.c	/^  ePZ, eNZ,	\/* +- zero *\/$/;"	e	enum:__anon507	file:
ePI	sim/rx/fpu.c	/^  ePI, eNI,	\/* +- Infinity *\/$/;"	e	enum:__anon507	file:
ePZ	sim/rx/fpu.c	/^  ePZ, eNZ,	\/* +- zero *\/$/;"	e	enum:__anon507	file:
eQN	sim/rx/fpu.c	/^  eQN, eSN,	\/* Quiet\/Signalling NANs *\/$/;"	e	enum:__anon507	file:
eRZ	sim/rx/fpu.c	/^  eRZ,		\/* +- zero depending on rounding mode.  *\/$/;"	e	enum:__anon507	file:
eSI	opcodes/i386-dis.c	338;"	d	file:
eSI	sim/rx/fpu.c	/^  eSI,		\/* signed infinity - XOR signs of ops together.  *\/$/;"	e	enum:__anon507	file:
eSI_reg	opcodes/i386-dis.c	/^  eSI_reg,$/;"	e	enum:__anon42	file:
eSN	sim/rx/fpu.c	/^  eQN, eSN,	\/* Quiet\/Signalling NANs *\/$/;"	e	enum:__anon507	file:
eSP	opcodes/i386-dis.c	336;"	d	file:
eSP_reg	opcodes/i386-dis.c	/^  eSP_reg,$/;"	e	enum:__anon42	file:
eSZ	sim/rx/fpu.c	/^  eSZ,		\/* signed zero - XOR signs of ops together.  *\/$/;"	e	enum:__anon507	file:
eUn	sim/rx/fpu.c	/^  eUn,		\/* Unimplemented.  *\/$/;"	e	enum:__anon507	file:
e_abs	bfd/libhppa.h	/^    e_abs = R_HPPA_E_ABS$/;"	e	enum:hppa_reloc_expr_type_alt
e_abs	bfd/libhppa.h	87;"	d
e_addr	include/coff/rs6000.h	/^  } e_addr;$/;"	m	struct:external_exceptab	typeref:union:external_exceptab::__anon1524
e_addr	include/coff/rs6k64.h	/^  } e_addr;$/;"	m	struct:external_exceptab	typeref:union:external_exceptab::__anon1599
e_balign	include/bout.h	/^    unsigned char e_balign[1];	\/* Alignment of bss segment *\/$/;"	m	struct:external_exec
e_bss	bfd/pdp11.c	/^  bfd_byte e_bss[2];		\/* Length of bss area in bytes.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_bss	include/aout/aout64.h	/^  bfd_byte e_bss[BYTES_IN_WORD];    \/* Length of bss area in bytes.  *\/$/;"	m	struct:external_exec
e_bss	include/bout.h	/^    unsigned char e_bss[4];	\/* Length of uninitialized data area *\/$/;"	m	struct:external_exec
e_cblp	include/coff/internal.h	/^  unsigned short e_cblp;	\/* Bytes on last page of file, 0x90 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_cblp	include/coff/msdos.h	/^  char e_cblp[2];		\/* Bytes on last page of file.  *\/$/;"	m	struct:external_DOS_hdr
e_cblp	include/coff/pe.h	/^  char e_cblp[2];		\/* Bytes on last page of file, 0x90.  *\/$/;"	m	struct:external_PEI_filehdr
e_con	bfd/libhppa.h	/^    e_con = R_HPPA_E_CON,$/;"	e	enum:hppa_reloc_expr_type_alt
e_con	bfd/libhppa.h	85;"	d
e_cp	include/coff/internal.h	/^  unsigned short e_cp;		\/* Pages in file, 0x3 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_cp	include/coff/msdos.h	/^  char e_cp[2];			\/* Pages in file.  *\/$/;"	m	struct:external_DOS_hdr
e_cp	include/coff/pe.h	/^  char e_cp[2];			\/* Pages in file, 0x3.  *\/$/;"	m	struct:external_PEI_filehdr
e_cparhdr	include/coff/internal.h	/^  unsigned short e_cparhdr;	\/* Size of header in paragraphs, 0x4 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_cparhdr	include/coff/msdos.h	/^  char e_cparhdr[2];		\/* Size of header in paragraphs.  *\/$/;"	m	struct:external_DOS_hdr
e_cparhdr	include/coff/pe.h	/^  char e_cparhdr[2];		\/* Size of header in paragraphs, 0x4.  *\/$/;"	m	struct:external_PEI_filehdr
e_crlc	include/coff/internal.h	/^  unsigned short e_crlc;	\/* Relocations, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_crlc	include/coff/msdos.h	/^  char e_crlc[2];		\/* Relocations.  *\/$/;"	m	struct:external_DOS_hdr
e_crlc	include/coff/pe.h	/^  char e_crlc[2];		\/* Relocations, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_cs	include/coff/internal.h	/^  unsigned short e_cs;		\/* Initial (relative) CS value, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_cs	include/coff/msdos.h	/^  char e_cs[2];			\/* Initial (relative) CS value.  *\/$/;"	m	struct:external_DOS_hdr
e_cs	include/coff/pe.h	/^  char e_cs[2];			\/* Initial (relative) CS value, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_csum	include/coff/internal.h	/^  unsigned short e_csum;	\/* Checksum, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_csum	include/coff/msdos.h	/^  char e_csum[2];		\/* Checksum.  *\/$/;"	m	struct:external_DOS_hdr
e_csum	include/coff/pe.h	/^  char e_csum[2];		\/* Checksum, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_dalign	include/bout.h	/^    unsigned char e_dalign[1];	\/* Alignment of data segment *\/$/;"	m	struct:external_exec
e_data	bfd/pdp11.c	/^  bfd_byte e_data[2];		\/* Length of data section in bytes.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_data	include/aout/aout64.h	/^  bfd_byte e_data[BYTES_IN_WORD];   \/* Length of data section in bytes.  *\/$/;"	m	struct:external_exec
e_data	include/bout.h	/^    unsigned char e_data[4];	\/* Length of data *\/$/;"	m	struct:external_exec
e_desc	include/aout/aout64.h	/^  bfd_byte e_desc[2];			\/* Description field.  *\/$/;"	m	struct:external_nlist
e_dload	include/bout.h	/^    unsigned char e_dload[4];	\/* Data runtime load address *\/$/;"	m	struct:external_exec
e_drsize	include/aout/aout64.h	/^  bfd_byte e_drsize[BYTES_IN_WORD]; \/* Length of data relocation info.  *\/$/;"	m	struct:external_exec
e_drsize	include/bout.h	/^    unsigned char e_drsize[4];	\/* Length of data relocation info *\/$/;"	m	struct:external_exec
e_ehsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_ehsize;$/;"	m	struct:__anon1928	file:
e_ehsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_ehsize;$/;"	m	struct:__anon1929	file:
e_ehsize	include/elf/external.h	/^  unsigned char	e_ehsize[2];		\/* ELF header size in bytes *\/$/;"	m	struct:__anon1439
e_ehsize	include/elf/external.h	/^  unsigned char	e_ehsize[2];		\/* ELF header size in bytes *\/$/;"	m	struct:__anon1440
e_ehsize	include/elf/internal.h	/^  unsigned int		e_ehsize;	\/* ELF header size in bytes *\/$/;"	m	struct:elf_internal_ehdr
e_ehsize	libiberty/simple-object-elf.c	/^  unsigned char	e_ehsize[2];		\/* ELF header size in bytes *\/$/;"	m	struct:__anon1196	file:
e_ehsize	libiberty/simple-object-elf.c	/^  unsigned char	e_ehsize[2];		\/* ELF header size in bytes *\/$/;"	m	struct:__anon1197	file:
e_entry	bfd/pdp11.c	/^  bfd_byte e_entry[2];		\/* Start address.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_entry	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_entry;$/;"	m	struct:__anon1928	file:
e_entry	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	e_entry;$/;"	m	struct:__anon1929	file:
e_entry	include/aout/aout64.h	/^  bfd_byte e_entry[BYTES_IN_WORD];  \/* Start address.  *\/$/;"	m	struct:external_exec
e_entry	include/bout.h	/^    unsigned char e_entry[4];	\/* Runtime start address *\/$/;"	m	struct:external_exec
e_entry	include/elf/external.h	/^  unsigned char	e_entry[4];		\/* Entry point virtual address *\/$/;"	m	struct:__anon1439
e_entry	include/elf/external.h	/^  unsigned char	e_entry[8];		\/* Entry point virtual address *\/$/;"	m	struct:__anon1440
e_entry	include/elf/internal.h	/^  bfd_vma		e_entry;	\/* Entry point virtual address *\/$/;"	m	struct:elf_internal_ehdr
e_entry	libiberty/simple-object-elf.c	/^  unsigned char	e_entry[4];		\/* Entry point virtual address *\/$/;"	m	struct:__anon1196	file:
e_entry	libiberty/simple-object-elf.c	/^  unsigned char	e_entry[8];		\/* Entry point virtual address *\/$/;"	m	struct:__anon1197	file:
e_flag	bfd/pdp11.c	/^  bfd_byte e_flag[2];		\/* Relocation info stripped.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_flags	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_flags;$/;"	m	struct:__anon1928	file:
e_flags	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_flags;$/;"	m	struct:__anon1929	file:
e_flags	gdb/v850-tdep.c	/^  int e_flags;$/;"	m	struct:gdbarch_tdep	file:
e_flags	include/elf/external.h	/^  unsigned char	e_flags[4];		\/* Processor-specific flags *\/$/;"	m	struct:__anon1439
e_flags	include/elf/external.h	/^  unsigned char	e_flags[4];		\/* Processor-specific flags *\/$/;"	m	struct:__anon1440
e_flags	include/elf/internal.h	/^  unsigned long		e_flags;	\/* Processor-specific flags *\/$/;"	m	struct:elf_internal_ehdr
e_flags	libiberty/simple-object-elf.c	/^  unsigned char	e_flags[4];		\/* Processor-specific flags *\/$/;"	m	struct:__anon1196	file:
e_flags	libiberty/simple-object-elf.c	/^  unsigned char	e_flags[4];		\/* Processor-specific flags *\/$/;"	m	struct:__anon1197	file:
e_fsel	bfd/libhppa.h	/^    e_fsel = R_HPPA_FSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_fsel	bfd/libhppa.h	64;"	d
e_ident	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  unsigned char	e_ident[16];$/;"	m	struct:__anon1928	file:
e_ident	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  unsigned char	e_ident[16];$/;"	m	struct:__anon1929	file:
e_ident	include/elf/external.h	/^  unsigned char	e_ident[16];		\/* ELF "magic number" *\/$/;"	m	struct:__anon1439
e_ident	include/elf/external.h	/^  unsigned char	e_ident[16];		\/* ELF "magic number" *\/$/;"	m	struct:__anon1440
e_ident	include/elf/internal.h	/^  unsigned char		e_ident[EI_NIDENT]; \/* ELF "magic number" *\/$/;"	m	struct:elf_internal_ehdr
e_ident	libiberty/simple-object-elf.c	/^  unsigned char	e_ident[16];		\/* ELF "magic number" *\/$/;"	m	struct:__anon1196	file:
e_ident	libiberty/simple-object-elf.c	/^  unsigned char	e_ident[16];		\/* ELF "magic number" *\/$/;"	m	struct:__anon1197	file:
e_info	bfd/pdp11.c	/^  bfd_byte e_info[2];		\/* Magic number.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_info	include/aout/aout64.h	/^  bfd_byte e_info[4];		    \/* Magic number and stuff.  *\/$/;"	m	struct:external_exec
e_info	include/bout.h	/^    unsigned char e_info[4];	\/* Identifies this as a b.out file *\/$/;"	m	struct:external_exec
e_ip	include/coff/internal.h	/^  unsigned short e_ip;		\/* Initial IP value, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_ip	include/coff/msdos.h	/^  char e_ip[2];			\/* Initial IP value.  *\/$/;"	m	struct:external_DOS_hdr
e_ip	include/coff/pe.h	/^  char e_ip[2];			\/* Initial IP value, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_lang	include/coff/rs6000.h	/^  bfd_byte e_lang[1];$/;"	m	struct:external_exceptab
e_lang	include/coff/rs6k64.h	/^  bfd_byte e_lang[1];$/;"	m	struct:external_exceptab
e_ldsel	bfd/libhppa.h	/^    e_ldsel = R_HPPA_LDSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_ldsel	bfd/libhppa.h	69;"	d
e_lfanew	include/coff/internal.h	/^  bfd_vma  e_lfanew;		\/* File address of new exe header, 0x80 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_lfanew	include/coff/msdos.h	/^  char e_lfanew[4];		\/* File address of new exe header, usually 0x80.  *\/$/;"	m	struct:external_DOS_hdr
e_lfanew	include/coff/pe.h	/^  char e_lfanew[4];		\/* File address of new exe header, usually 0x80.  *\/$/;"	m	struct:external_PEI_filehdr
e_lfarlc	include/coff/internal.h	/^  unsigned short e_lfarlc;	\/* File address of relocation table, 0x40 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_lfarlc	include/coff/msdos.h	/^  char e_lfarlc[2];		\/* File address of relocation table.  *\/$/;"	m	struct:external_DOS_hdr
e_lfarlc	include/coff/pe.h	/^  char e_lfarlc[2];		\/* File address of relocation table, 0x40.  *\/$/;"	m	struct:external_PEI_filehdr
e_lpsel	bfd/libhppa.h	/^    e_lpsel = R_HPPA_LPSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_lpsel	bfd/libhppa.h	77;"	d
e_lrsel	bfd/libhppa.h	/^    e_lrsel = R_HPPA_LRSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_lrsel	bfd/libhppa.h	71;"	d
e_lsel	bfd/libhppa.h	/^    e_lsel = R_HPPA_LSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_lsel	bfd/libhppa.h	67;"	d
e_lssel	bfd/libhppa.h	/^    e_lssel = R_HPPA_LSSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_lssel	bfd/libhppa.h	65;"	d
e_ltpsel	bfd/libhppa.h	/^    e_ltpsel = R_HPPA_LTPSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_ltsel	bfd/libhppa.h	/^    e_ltsel = R_HPPA_LTSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_ltsel	bfd/libhppa.h	80;"	d
e_machine	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_machine;$/;"	m	struct:__anon1928	file:
e_machine	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_machine;$/;"	m	struct:__anon1929	file:
e_machine	gdb/v850-tdep.c	/^  int e_machine;$/;"	m	struct:gdbarch_tdep	file:
e_machine	include/elf/external.h	/^  unsigned char	e_machine[2];		\/* Specifies required architecture *\/$/;"	m	struct:__anon1439
e_machine	include/elf/external.h	/^  unsigned char	e_machine[2];		\/* Specifies required architecture *\/$/;"	m	struct:__anon1440
e_machine	include/elf/internal.h	/^  unsigned short	e_machine;	\/* Specifies required architecture *\/$/;"	m	struct:elf_internal_ehdr
e_machine	libiberty/simple-object-elf.c	/^  unsigned char	e_machine[2];		\/* Specifies required architecture *\/$/;"	m	struct:__anon1196	file:
e_machine	libiberty/simple-object-elf.c	/^  unsigned char	e_machine[2];		\/* Specifies required architecture *\/$/;"	m	struct:__anon1197	file:
e_magic	include/coff/internal.h	/^  unsigned short e_magic;	\/* Magic number, 0x5a4d *\/$/;"	m	struct:internal_extra_pe_filehdr
e_magic	include/coff/msdos.h	/^  char e_magic[2];		\/* Magic number.  *\/$/;"	m	struct:external_DOS_hdr
e_magic	include/coff/pe.h	/^  char e_magic[2];		\/* Magic number, 0x5a4d.  *\/$/;"	m	struct:external_PEI_filehdr
e_maxalloc	include/coff/internal.h	/^  unsigned short e_maxalloc;	\/* Maximum extra paragraphs needed, 0xFFFF *\/$/;"	m	struct:internal_extra_pe_filehdr
e_maxalloc	include/coff/msdos.h	/^  char e_maxalloc[2];		\/* Maximum extra paragraphs needed.  *\/$/;"	m	struct:external_DOS_hdr
e_maxalloc	include/coff/pe.h	/^  char e_maxalloc[2];		\/* Maximum extra paragraphs needed, 0xFFFF.  *\/$/;"	m	struct:external_PEI_filehdr
e_minalloc	include/coff/internal.h	/^  unsigned short e_minalloc;	\/* Minimum extra paragraphs needed, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_minalloc	include/coff/msdos.h	/^  char e_minalloc[2];		\/* Minimum extra paragraphs needed.  *\/$/;"	m	struct:external_DOS_hdr
e_minalloc	include/coff/pe.h	/^  char e_minalloc[2];		\/* Minimum extra paragraphs needed, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_name	include/coff/external.h	/^    char e_name[E_SYMNMLEN];$/;"	m	union:external_syment::__anon1554
e_name	include/coff/pe.h	/^    char e_name[E_SYMNMLEN];$/;"	m	union:external_SYMBOL_EX::__anon1527
e_name	include/coff/rs6000.h	/^    char e_name[E_SYMNMLEN];$/;"	m	union:external_syment::__anon1508
e_name	include/coff/ti.h	/^    char e_name[E_SYMNMLEN];$/;"	m	union:external_syment::__anon1575
e_name	libiberty/simple-object-coff.c	/^    unsigned char e_name[E_SYMNMLEN];$/;"	m	union:external_syment::__anon1190	file:
e_nlrsel	bfd/libhppa.h	/^    e_nlrsel = R_HPPA_NLRSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_nlrsel	bfd/libhppa.h	75;"	d
e_nlsel	bfd/libhppa.h	/^    e_nlsel = R_HPPA_NLSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_nlsel	bfd/libhppa.h	74;"	d
e_nsel	bfd/libhppa.h	/^    e_nsel = R_HPPA_NSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_nsel	bfd/libhppa.h	73;"	d
e_numaux	include/coff/external.h	/^  char e_numaux[1];$/;"	m	struct:external_syment
e_numaux	include/coff/pe.h	/^  char e_numaux[1];$/;"	m	struct:external_SYMBOL_EX
e_numaux	include/coff/rs6000.h	/^  char e_numaux[1];$/;"	m	struct:external_syment
e_numaux	include/coff/rs6k64.h	/^  char e_numaux[1];$/;"	m	struct:external_syment
e_numaux	include/coff/ti.h	/^  char e_numaux[1];$/;"	m	struct:external_syment
e_numaux	libiberty/simple-object-coff.c	/^  unsigned char e_numaux[1];$/;"	m	struct:external_syment	file:
e_oemid	include/coff/internal.h	/^  unsigned short e_oemid;	\/* OEM identifier (for e_oeminfo), 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_oemid	include/coff/msdos.h	/^  char e_oemid[2];		\/* OEM identifier.  *\/$/;"	m	struct:external_DOS_hdr
e_oemid	include/coff/pe.h	/^  char e_oemid[2];		\/* OEM identifier (for e_oeminfo), 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_oeminfo	include/coff/internal.h	/^  unsigned short e_oeminfo;	\/* OEM information; e_oemid specific, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_oeminfo	include/coff/msdos.h	/^  char e_oeminfo[2];		\/* OEM information.  *\/$/;"	m	struct:external_DOS_hdr
e_oeminfo	include/coff/pe.h	/^  char e_oeminfo[2];		\/* OEM information; e_oemid specific, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_offset	include/coff/external.h	/^      char e_offset[4];$/;"	m	struct:external_syment::__anon1554::__anon1555
e_offset	include/coff/pe.h	/^      char e_offset[4];$/;"	m	struct:external_SYMBOL_EX::__anon1527::__anon1528
e_offset	include/coff/rs6000.h	/^      char e_offset[4];$/;"	m	struct:external_syment::__anon1508::__anon1509
e_offset	include/coff/rs6k64.h	/^  char e_offset[4];$/;"	m	struct:external_syment
e_offset	include/coff/ti.h	/^      char e_offset[4];$/;"	m	struct:external_syment::__anon1575::__anon1576
e_offset	libiberty/simple-object-coff.c	/^      unsigned char e_offset[4];$/;"	m	struct:external_syment::__anon1190::__anon1191	file:
e_one	bfd/libhppa.h	/^    e_one = R_HPPA_E_ONE,$/;"	e	enum:hppa_reloc_expr_type_alt
e_one	bfd/libhppa.h	82;"	d
e_other	include/aout/aout64.h	/^  bfd_byte e_other[1];			\/* Misc info (usually empty).  *\/$/;"	m	struct:external_nlist
e_ovly	bfd/pdp11.c	/^  bfd_byte e_ovly[1];		\/* Overlay number.  *\/$/;"	m	struct:pdp11_external_nlist	file:
e_ovno	include/coff/internal.h	/^  unsigned short e_ovno;	\/* Overlay number, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_ovno	include/coff/msdos.h	/^  char e_ovno[2];		\/* Overlay number.  *\/$/;"	m	struct:external_DOS_hdr
e_ovno	include/coff/pe.h	/^  char e_ovno[2];		\/* Overlay number, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_paddr	include/coff/rs6000.h	/^    bfd_byte e_paddr[4];$/;"	m	union:external_exceptab::__anon1524
e_paddr	include/coff/rs6k64.h	/^    bfd_byte e_paddr[8];$/;"	m	union:external_exceptab::__anon1599
e_pcrel	bfd/libhppa.h	/^    e_pcrel = R_HPPA_E_PCREL,$/;"	e	enum:hppa_reloc_expr_type_alt
e_pcrel	bfd/libhppa.h	84;"	d
e_phentsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_phentsize;$/;"	m	struct:__anon1928	file:
e_phentsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_phentsize;$/;"	m	struct:__anon1929	file:
e_phentsize	include/elf/external.h	/^  unsigned char	e_phentsize[2];		\/* Program header table entry size *\/$/;"	m	struct:__anon1439
e_phentsize	include/elf/external.h	/^  unsigned char	e_phentsize[2];		\/* Program header table entry size *\/$/;"	m	struct:__anon1440
e_phentsize	include/elf/internal.h	/^  unsigned int		e_phentsize;	\/* Program header table entry size *\/$/;"	m	struct:elf_internal_ehdr
e_phentsize	libiberty/simple-object-elf.c	/^  unsigned char	e_phentsize[2];		\/* Program header table entry size *\/$/;"	m	struct:__anon1196	file:
e_phentsize	libiberty/simple-object-elf.c	/^  unsigned char	e_phentsize[2];		\/* Program header table entry size *\/$/;"	m	struct:__anon1197	file:
e_phnum	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_phnum;$/;"	m	struct:__anon1928	file:
e_phnum	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_phnum;$/;"	m	struct:__anon1929	file:
e_phnum	include/elf/external.h	/^  unsigned char	e_phnum[2];		\/* Program header table entry count *\/$/;"	m	struct:__anon1439
e_phnum	include/elf/external.h	/^  unsigned char	e_phnum[2];		\/* Program header table entry count *\/$/;"	m	struct:__anon1440
e_phnum	include/elf/internal.h	/^  unsigned int		e_phnum;	\/* Program header table entry count *\/$/;"	m	struct:elf_internal_ehdr
e_phnum	libiberty/simple-object-elf.c	/^  unsigned char	e_phnum[2];		\/* Program header table entry count *\/$/;"	m	struct:__anon1196	file:
e_phnum	libiberty/simple-object-elf.c	/^  unsigned char	e_phnum[2];		\/* Program header table entry count *\/$/;"	m	struct:__anon1197	file:
e_phoff	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_phoff;$/;"	m	struct:__anon1928	file:
e_phoff	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	e_phoff;$/;"	m	struct:__anon1929	file:
e_phoff	include/elf/external.h	/^  unsigned char	e_phoff[4];		\/* Program header table file offset *\/$/;"	m	struct:__anon1439
e_phoff	include/elf/external.h	/^  unsigned char	e_phoff[8];		\/* Program header table file offset *\/$/;"	m	struct:__anon1440
e_phoff	include/elf/internal.h	/^  bfd_size_type		e_phoff;	\/* Program header table file offset *\/$/;"	m	struct:elf_internal_ehdr
e_phoff	libiberty/simple-object-elf.c	/^  unsigned char	e_phoff[4];		\/* Program header table file offset *\/$/;"	m	struct:__anon1196	file:
e_phoff	libiberty/simple-object-elf.c	/^  unsigned char	e_phoff[8];		\/* Program header table file offset *\/$/;"	m	struct:__anon1197	file:
e_plabel	bfd/libhppa.h	/^    e_plabel = R_HPPA_E_PLABEL,$/;"	e	enum:hppa_reloc_expr_type_alt
e_plabel	bfd/libhppa.h	86;"	d
e_psel	bfd/libhppa.h	/^    e_psel = R_HPPA_PSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_psel	bfd/libhppa.h	76;"	d
e_rdsel	bfd/libhppa.h	/^    e_rdsel = R_HPPA_RDSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rdsel	bfd/libhppa.h	70;"	d
e_reason	include/coff/rs6000.h	/^  bfd_byte e_reason[1];$/;"	m	struct:external_exceptab
e_reason	include/coff/rs6k64.h	/^  bfd_byte e_reason[1];$/;"	m	struct:external_exceptab
e_relaxable	include/bout.h	/^    unsigned char e_relaxable[1];\/* Assembled with enough info to allow linker to relax *\/$/;"	m	struct:external_exec
e_relocatable	bfd/pdp11.c	/^  bfd_byte e_relocatable;	\/* Ugly hack.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_res	include/coff/internal.h	/^  unsigned short e_res[4];	\/* Reserved words, all 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_res	include/coff/msdos.h	/^  char e_res[4][2];		\/* Reserved words, all 0x0.  *\/$/;"	m	struct:external_DOS_hdr
e_res	include/coff/pe.h	/^  char e_res[4][2];		\/* Reserved words, all 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_res2	include/coff/internal.h	/^  unsigned short e_res2[10];	\/* Reserved words, all 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_res2	include/coff/msdos.h	/^  char e_res2[10][2];		\/* Reserved words, all 0x0.  *\/$/;"	m	struct:external_DOS_hdr
e_res2	include/coff/pe.h	/^  char e_res2[10][2];		\/* Reserved words, all 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_rpsel	bfd/libhppa.h	/^    e_rpsel = R_HPPA_RPSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rpsel	bfd/libhppa.h	78;"	d
e_rrsel	bfd/libhppa.h	/^    e_rrsel = R_HPPA_RRSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rrsel	bfd/libhppa.h	72;"	d
e_rsel	bfd/libhppa.h	/^    e_rsel = R_HPPA_RSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rsel	bfd/libhppa.h	68;"	d
e_rssel	bfd/libhppa.h	/^    e_rssel = R_HPPA_RSSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rssel	bfd/libhppa.h	66;"	d
e_rtpsel	bfd/libhppa.h	/^    e_rtpsel = R_HPPA_RTPSEL$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rtsel	bfd/libhppa.h	/^    e_rtsel = R_HPPA_RTSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_rtsel	bfd/libhppa.h	81;"	d
e_sclass	include/coff/external.h	/^  char e_sclass[1];$/;"	m	struct:external_syment
e_sclass	include/coff/pe.h	/^  char e_sclass[1];$/;"	m	struct:external_SYMBOL_EX
e_sclass	include/coff/rs6000.h	/^  char e_sclass[1];$/;"	m	struct:external_syment
e_sclass	include/coff/rs6k64.h	/^  char e_sclass[1];$/;"	m	struct:external_syment
e_sclass	include/coff/ti.h	/^  char e_sclass[1];$/;"	m	struct:external_syment
e_sclass	libiberty/simple-object-coff.c	/^  unsigned char e_sclass[1];$/;"	m	struct:external_syment	file:
e_scnum	include/coff/external.h	/^  char e_scnum[2];$/;"	m	struct:external_syment
e_scnum	include/coff/pe.h	/^  char e_scnum[4];$/;"	m	struct:external_SYMBOL_EX
e_scnum	include/coff/rs6000.h	/^  char e_scnum[2];$/;"	m	struct:external_syment
e_scnum	include/coff/rs6k64.h	/^  char e_scnum[2];$/;"	m	struct:external_syment
e_scnum	include/coff/ti.h	/^  char e_scnum[2];$/;"	m	struct:external_syment
e_scnum	libiberty/simple-object-coff.c	/^  unsigned char e_scnum[2];$/;"	m	struct:external_syment	file:
e_shentsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shentsize;$/;"	m	struct:__anon1928	file:
e_shentsize	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shentsize;$/;"	m	struct:__anon1929	file:
e_shentsize	include/elf/external.h	/^  unsigned char	e_shentsize[2];		\/* Section header table entry size *\/$/;"	m	struct:__anon1439
e_shentsize	include/elf/external.h	/^  unsigned char	e_shentsize[2];		\/* Section header table entry size *\/$/;"	m	struct:__anon1440
e_shentsize	include/elf/internal.h	/^  unsigned int		e_shentsize;	\/* Section header table entry size *\/$/;"	m	struct:elf_internal_ehdr
e_shentsize	libiberty/simple-object-elf.c	/^  unsigned char	e_shentsize[2];		\/* Section header table entry size *\/$/;"	m	struct:__anon1196	file:
e_shentsize	libiberty/simple-object-elf.c	/^  unsigned char	e_shentsize[2];		\/* Section header table entry size *\/$/;"	m	struct:__anon1197	file:
e_shnum	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shnum;$/;"	m	struct:__anon1928	file:
e_shnum	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shnum;$/;"	m	struct:__anon1929	file:
e_shnum	include/elf/external.h	/^  unsigned char	e_shnum[2];		\/* Section header table entry count *\/$/;"	m	struct:__anon1439
e_shnum	include/elf/external.h	/^  unsigned char	e_shnum[2];		\/* Section header table entry count *\/$/;"	m	struct:__anon1440
e_shnum	include/elf/internal.h	/^  unsigned int		e_shnum;	\/* Section header table entry count *\/$/;"	m	struct:elf_internal_ehdr
e_shnum	libiberty/simple-object-elf.c	/^  unsigned char	e_shnum[2];		\/* Section header table entry count *\/$/;"	m	struct:__anon1196	file:
e_shnum	libiberty/simple-object-elf.c	/^  unsigned char	e_shnum[2];		\/* Section header table entry count *\/$/;"	m	struct:__anon1197	file:
e_shoff	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_shoff;$/;"	m	struct:__anon1928	file:
e_shoff	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	e_shoff;$/;"	m	struct:__anon1929	file:
e_shoff	include/elf/external.h	/^  unsigned char	e_shoff[4];		\/* Section header table file offset *\/$/;"	m	struct:__anon1439
e_shoff	include/elf/external.h	/^  unsigned char	e_shoff[8];		\/* Section header table file offset *\/$/;"	m	struct:__anon1440
e_shoff	include/elf/internal.h	/^  bfd_size_type		e_shoff;	\/* Section header table file offset *\/$/;"	m	struct:elf_internal_ehdr
e_shoff	libiberty/simple-object-elf.c	/^  unsigned char	e_shoff[4];		\/* Section header table file offset *\/$/;"	m	struct:__anon1196	file:
e_shoff	libiberty/simple-object-elf.c	/^  unsigned char	e_shoff[8];		\/* Section header table file offset *\/$/;"	m	struct:__anon1197	file:
e_shstrndx	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shstrndx;$/;"	m	struct:__anon1928	file:
e_shstrndx	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_shstrndx;$/;"	m	struct:__anon1929	file:
e_shstrndx	include/elf/external.h	/^  unsigned char	e_shstrndx[2];		\/* Section header string table index *\/$/;"	m	struct:__anon1439
e_shstrndx	include/elf/external.h	/^  unsigned char	e_shstrndx[2];		\/* Section header string table index *\/$/;"	m	struct:__anon1440
e_shstrndx	include/elf/internal.h	/^  unsigned int		e_shstrndx;	\/* Section header string table index *\/$/;"	m	struct:elf_internal_ehdr
e_shstrndx	libiberty/simple-object-elf.c	/^  unsigned char	e_shstrndx[2];		\/* Section header string table index *\/$/;"	m	struct:__anon1196	file:
e_shstrndx	libiberty/simple-object-elf.c	/^  unsigned char	e_shstrndx[2];		\/* Section header string table index *\/$/;"	m	struct:__anon1197	file:
e_sim_add_option_table	sim/bfin/interp.c	752;"	d	file:
e_sp	include/coff/internal.h	/^  unsigned short e_sp;		\/* Initial SP value, 0xb8 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_sp	include/coff/msdos.h	/^  char e_sp[2];			\/* Initial SP value.  *\/$/;"	m	struct:external_DOS_hdr
e_sp	include/coff/pe.h	/^  char e_sp[2];			\/* Initial SP value, 0xb8.  *\/$/;"	m	struct:external_PEI_filehdr
e_ss	include/coff/internal.h	/^  unsigned short e_ss;		\/* Initial (relative) SS value, 0x0 *\/$/;"	m	struct:internal_extra_pe_filehdr
e_ss	include/coff/msdos.h	/^  char e_ss[2];			\/* Initial (relative) SS value.  *\/$/;"	m	struct:external_DOS_hdr
e_ss	include/coff/pe.h	/^  char e_ss[2];			\/* Initial (relative) SS value, 0x0.  *\/$/;"	m	struct:external_PEI_filehdr
e_strx	bfd/pdp11.c	/^  bfd_byte e_strx[2];		\/* Index into string table of name.  *\/$/;"	m	struct:pdp11_external_nlist	file:
e_strx	include/aout/aout64.h	/^  bfd_byte e_strx[BYTES_IN_WORD];	\/* Index into string table of name.  *\/$/;"	m	struct:external_nlist
e_symndx	include/coff/rs6000.h	/^    bfd_byte e_symndx[4];$/;"	m	union:external_exceptab::__anon1524
e_symndx	include/coff/rs6k64.h	/^    bfd_byte e_symndx[4];$/;"	m	union:external_exceptab::__anon1599
e_syms	bfd/pdp11.c	/^  bfd_byte e_syms[2];		\/* Length of symbol table in bytes.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_syms	include/aout/aout64.h	/^  bfd_byte e_syms[BYTES_IN_WORD];   \/* Length of symbol table in bytes.  *\/$/;"	m	struct:external_exec
e_syms	include/bout.h	/^    unsigned char e_syms[4];	\/* Length of symbol table *\/$/;"	m	struct:external_exec
e_talign	include/bout.h	/^    unsigned char e_talign[1];	\/* Alignment of text segment *\/$/;"	m	struct:external_exec
e_text	bfd/pdp11.c	/^  bfd_byte e_text[2];		\/* Length of text section in bytes.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_text	include/aout/aout64.h	/^  bfd_byte e_text[BYTES_IN_WORD];   \/* Length of text section in bytes.  *\/$/;"	m	struct:external_exec
e_text	include/bout.h	/^    unsigned char e_text[4];	\/* Length of text *\/$/;"	m	struct:external_exec
e_tload	include/bout.h	/^    unsigned char e_tload[4];	\/* Text runtime load address *\/$/;"	m	struct:external_exec
e_trsize	include/aout/aout64.h	/^  bfd_byte e_trsize[BYTES_IN_WORD]; \/* Length of text relocation info.  *\/$/;"	m	struct:external_exec
e_trsize	include/bout.h	/^    unsigned char e_trsize[4];	\/* Length of text relocation info *\/$/;"	m	struct:external_exec
e_tsel	bfd/libhppa.h	/^    e_tsel = R_HPPA_TSEL,$/;"	e	enum:hppa_reloc_field_selector_type_alt
e_tsel	bfd/libhppa.h	79;"	d
e_two	bfd/libhppa.h	/^    e_two = R_HPPA_E_TWO,$/;"	e	enum:hppa_reloc_expr_type_alt
e_two	bfd/libhppa.h	83;"	d
e_type	bfd/pdp11.c	/^  bfd_byte e_type[1];		\/* Type of symbol.  *\/$/;"	m	struct:pdp11_external_nlist	file:
e_type	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_type;$/;"	m	struct:__anon1928	file:
e_type	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint16_t	e_type;$/;"	m	struct:__anon1929	file:
e_type	include/aout/aout64.h	/^  bfd_byte e_type[1];			\/* Type of symbol.  *\/$/;"	m	struct:external_nlist
e_type	include/coff/external.h	/^  char e_type[2];$/;"	m	struct:external_syment
e_type	include/coff/pe.h	/^  char e_type[2];$/;"	m	struct:external_SYMBOL_EX
e_type	include/coff/rs6000.h	/^  char e_type[2];$/;"	m	struct:external_syment
e_type	include/coff/rs6k64.h	/^  char e_type[2];$/;"	m	struct:external_syment
e_type	include/coff/ti.h	/^  char e_type[2];$/;"	m	struct:external_syment
e_type	include/elf/external.h	/^  unsigned char	e_type[2];		\/* Identifies object file type *\/$/;"	m	struct:__anon1439
e_type	include/elf/external.h	/^  unsigned char	e_type[2];		\/* Identifies object file type *\/$/;"	m	struct:__anon1440
e_type	include/elf/internal.h	/^  unsigned short	e_type;		\/* Identifies object file type *\/$/;"	m	struct:elf_internal_ehdr
e_type	libiberty/simple-object-coff.c	/^  unsigned char e_type[2];$/;"	m	struct:external_syment	file:
e_type	libiberty/simple-object-elf.c	/^  unsigned char	e_type[2];		\/* Identifies object file type *\/$/;"	m	struct:__anon1196	file:
e_type	libiberty/simple-object-elf.c	/^  unsigned char	e_type[2];		\/* Identifies object file type *\/$/;"	m	struct:__anon1197	file:
e_unused	bfd/pdp11.c	/^  bfd_byte e_unused[2];		\/* Not used.  *\/$/;"	m	struct:pdp11_external_exec	file:
e_unused	bfd/pdp11.c	/^  bfd_byte e_unused[2];		\/* Unused.  *\/$/;"	m	struct:pdp11_external_nlist	file:
e_value	bfd/pdp11.c	/^  bfd_byte e_value[2];		\/* Value of symbol.  *\/$/;"	m	struct:pdp11_external_nlist	file:
e_value	include/aout/aout64.h	/^  bfd_byte e_value[BYTES_IN_WORD];	\/* Value of symbol.  *\/$/;"	m	struct:external_nlist
e_value	include/coff/external.h	/^  char e_value[4];$/;"	m	struct:external_syment
e_value	include/coff/pe.h	/^  char e_value[4];$/;"	m	struct:external_SYMBOL_EX
e_value	include/coff/rs6000.h	/^  char e_value[4];$/;"	m	struct:external_syment
e_value	include/coff/rs6k64.h	/^  char e_value[8];$/;"	m	struct:external_syment
e_value	include/coff/ti.h	/^  char e_value[4];$/;"	m	struct:external_syment
e_value	libiberty/simple-object-coff.c	/^  unsigned char e_value[4];$/;"	m	struct:external_syment	file:
e_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector int e_vec_d = {1, 1};$/;"	v
e_version	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_version;$/;"	m	struct:__anon1928	file:
e_version	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	e_version;$/;"	m	struct:__anon1929	file:
e_version	include/elf/external.h	/^  unsigned char	e_version[4];		\/* Identifies object file version *\/$/;"	m	struct:__anon1439
e_version	include/elf/external.h	/^  unsigned char	e_version[4];		\/* Identifies object file version *\/$/;"	m	struct:__anon1440
e_version	include/elf/internal.h	/^  unsigned long		e_version;	\/* Identifies object file version *\/$/;"	m	struct:elf_internal_ehdr
e_version	libiberty/simple-object-elf.c	/^  unsigned char	e_version[4];		\/* Identifies object file version *\/$/;"	m	struct:__anon1196	file:
e_version	libiberty/simple-object-elf.c	/^  unsigned char	e_version[4];		\/* Identifies object file version *\/$/;"	m	struct:__anon1197	file:
e_zeroes	include/coff/external.h	/^      char e_zeroes[4];$/;"	m	struct:external_syment::__anon1554::__anon1555
e_zeroes	include/coff/pe.h	/^      char e_zeroes[4];$/;"	m	struct:external_SYMBOL_EX::__anon1527::__anon1528
e_zeroes	include/coff/rs6000.h	/^      char e_zeroes[4];$/;"	m	struct:external_syment::__anon1508::__anon1509
e_zeroes	include/coff/ti.h	/^      char e_zeroes[4];$/;"	m	struct:external_syment::__anon1575::__anon1576
e_zeroes	libiberty/simple-object-coff.c	/^      unsigned char e_zeroes[4];$/;"	m	struct:external_syment::__anon1190::__anon1191	file:
ea	gdb/testsuite/gdb.cp/var-tag.cc	/^enum EE {ea, eb, ec} ee;$/;"	e	enum:EE	file:
ea_type	sim/h8300/sim-main.h	/^} ea_type;$/;"	t	typeref:struct:__anon779
eabi_linux_arm_be_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte eabi_linux_arm_be_breakpoint[] = { 0xe7, 0xf0, 0x01, 0xf0 };$/;"	v	file:
eabi_linux_arm_le_breakpoint	gdb/arm-linux-tdep.c	/^static const gdb_byte eabi_linux_arm_le_breakpoint[] = { 0xf0, 0x01, 0xf0, 0xe7 };$/;"	v	file:
eaddress	sim/frv/frv-sim.h	/^  USI                     eaddress;  \/* address of data access *\/$/;"	m	struct:frv_interrupt_queue_element
eaget	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
eagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
eaput	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
eaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
earwax_disabled_storage_interrupt	sim/ppc/interrupts.h	/^  earwax_disabled_storage_interrupt,$/;"	e	enum:__anon955
earwax_violation_storage_interrupt	sim/ppc/interrupts.h	/^  earwax_violation_storage_interrupt,$/;"	e	enum:__anon955
eax	bfd/hosts/x86-64linux.h	/^  int32_t eax;$/;"	m	struct:user_regs32_struct
eax_regnum	gdb/i386-tdep.h	/^  int eax_regnum;$/;"	m	struct:gdbarch_tdep
eb	gdb/testsuite/gdb.cp/var-tag.cc	/^enum EE {ea, eb, ec} ee;$/;"	e	enum:EE	file:
eb_complaint	gdb/xcoffread.c	/^eb_complaint (int arg1)$/;"	f	file:
ebase	sim/erc32/func.c	/^struct estate   ebase;$/;"	v	typeref:struct:estate
ebb	bfd/elf32-xtensa.c	/^  ebb_t ebb;$/;"	m	struct:ebb_constraint_struct	file:
ebb_constraint	bfd/elf32-xtensa.c	/^typedef struct ebb_constraint_struct ebb_constraint;$/;"	t	typeref:struct:ebb_constraint_struct	file:
ebb_constraint_struct	bfd/elf32-xtensa.c	/^struct ebb_constraint_struct$/;"	s	file:
ebb_propose_action	bfd/elf32-xtensa.c	/^ebb_propose_action (ebb_constraint *c,$/;"	f	file:
ebb_struct	bfd/elf32-xtensa.c	/^struct ebb_struct$/;"	s	file:
ebb_t	bfd/elf32-xtensa.c	/^typedef struct ebb_struct ebb_t;$/;"	t	typeref:struct:ebb_struct	file:
ebb_target_enum	bfd/elf32-xtensa.c	/^enum ebb_target_enum$/;"	g	file:
ebcdic_us_string	gdb/testsuite/gdb.base/charset.c	/^char ebcdic_us_string[NUM_CHARS];$/;"	v
ebfd	gdb/progspace.h	/^  bfd *ebfd = NULL;$/;"	m	struct:program_space
ebfd_mtime	gdb/progspace.h	/^  long ebfd_mtime = 0;$/;"	m	struct:program_space
ebp	bfd/hosts/x86-64linux.h	/^  int32_t ebp;$/;"	m	struct:user_regs32_struct
ebp	zlib/contrib/masmx64/inffas8664.c	/^\/*  8    4 *\/ void *ebp;                \/* ebp save *\/$/;"	m	struct:inffast_ar	file:
ebx	bfd/hosts/x86-64linux.h	/^  int32_t ebx;$/;"	m	struct:user_regs32_struct
ec	gdb/testsuite/gdb.cp/var-tag.cc	/^enum EE {ea, eb, ec} ee;$/;"	e	enum:EE	file:
ec	sim/frv/frv-sim.h	/^  enum frv_ec              ec;$/;"	m	struct:frv_interrupt	typeref:enum:frv_interrupt::frv_ec
ecaget	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
ecagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
ecaput	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
ecaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
ecc	include/opcode/d30v.h	/^  int ecc;			\/* execution condition code *\/$/;"	m	struct:d30v_insn
ecget	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
ecgetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
echo_command	gdb/cli/cli-cmds.c	/^echo_command (const char *text, int from_tty)$/;"	f	file:
echo_suppress_buffer	readline/examples/rlfe/rlfe.c	/^char echo_suppress_buffer[ECHO_SUPPRESS_MAX];$/;"	v
echo_suppress_limit	readline/examples/rlfe/rlfe.c	/^int echo_suppress_limit = 0;$/;"	v
echo_suppress_start	readline/examples/rlfe/rlfe.c	/^int echo_suppress_start = 0;$/;"	v
ecoff_add_bytes	bfd/ecofflink.c	/^ecoff_add_bytes (char **buf, char **bufend, size_t need)$/;"	f	file:
ecoff_add_string	bfd/ecofflink.c	/^ecoff_add_string (struct accumulate *ainfo,$/;"	f	file:
ecoff_align_debug	bfd/ecofflink.c	/^ecoff_align_debug (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ecoff_armap_hash	bfd/ecoff.c	/^ecoff_armap_hash (const char *s,$/;"	f	file:
ecoff_backend	bfd/libecoff.h	33;"	d
ecoff_backend_data	bfd/libecoff.h	/^struct ecoff_backend_data$/;"	s
ecoff_collect_shuffle	bfd/ecofflink.c	/^ecoff_collect_shuffle (struct shuffle *l, bfd_byte *buff)$/;"	f	file:
ecoff_compute_reloc_file_positions	bfd/ecoff.c	/^ecoff_compute_reloc_file_positions (bfd *abfd)$/;"	f	file:
ecoff_compute_section_file_positions	bfd/ecoff.c	/^ecoff_compute_section_file_positions (bfd *abfd)$/;"	f	file:
ecoff_data	bfd/libecoff.h	85;"	d
ecoff_data_type	bfd/libecoff.h	/^} ecoff_data_type;$/;"	t	typeref:struct:ecoff_tdata
ecoff_debug_info	include/coff/ecoff.h	/^struct ecoff_debug_info$/;"	s
ecoff_debug_swap	include/coff/ecoff.h	/^struct ecoff_debug_swap$/;"	s
ecoff_emit_aggregate	bfd/ecoff.c	/^ecoff_emit_aggregate (bfd *abfd,$/;"	f	file:
ecoff_extr	include/coff/sym.h	/^typedef struct ecoff_extr {$/;"	s
ecoff_fdrtab_entry	include/coff/ecoff.h	/^struct ecoff_fdrtab_entry$/;"	s
ecoff_final_link_debug_accumulate	bfd/ecoff.c	/^ecoff_final_link_debug_accumulate (bfd *output_bfd,$/;"	f	file:
ecoff_find_line	include/coff/ecoff.h	/^struct ecoff_find_line$/;"	s
ecoff_get_extr	bfd/ecoff.c	/^ecoff_get_extr (asymbol *sym, EXTR *esym)$/;"	f	file:
ecoff_get_magic	bfd/ecoff.c	/^ecoff_get_magic (bfd *abfd)$/;"	f	file:
ecoff_get_sym_index	bfd/libecoff.h	179;"	d
ecoff_hash_table	bfd/ecoff.c	3256;"	d	file:
ecoff_indirect_link_order	bfd/ecoff.c	/^ecoff_indirect_link_order (bfd *output_bfd,$/;"	f	file:
ecoff_link_add_archive_symbols	bfd/ecoff.c	/^ecoff_link_add_archive_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ecoff_link_add_externals	bfd/ecoff.c	/^ecoff_link_add_externals (bfd *abfd,$/;"	f	file:
ecoff_link_add_object_symbols	bfd/ecoff.c	/^ecoff_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ecoff_link_check_archive_element	bfd/ecoff.c	/^ecoff_link_check_archive_element (bfd *abfd,$/;"	f	file:
ecoff_link_hash_entry	bfd/libecoff.h	/^struct ecoff_link_hash_entry$/;"	s
ecoff_link_hash_lookup	bfd/ecoff.c	3249;"	d	file:
ecoff_link_hash_newfunc	bfd/ecoff.c	/^ecoff_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
ecoff_link_hash_table	bfd/libecoff.h	/^struct ecoff_link_hash_table$/;"	s
ecoff_link_write_external	bfd/ecoff.c	/^ecoff_link_write_external (struct bfd_hash_entry *bh, void * data)$/;"	f	file:
ecoff_obj_data	bfd/bfd-in2.h	/^      struct ecoff_tdata *ecoff_obj_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::ecoff_tdata
ecoff_reg_to_regnum	gdb/gdbarch.c	/^  gdbarch_ecoff_reg_to_regnum_ftype *ecoff_reg_to_regnum;$/;"	m	struct:gdbarch	file:
ecoff_reloc_link_order	bfd/ecoff.c	/^ecoff_reloc_link_order (bfd *output_bfd,$/;"	f	file:
ecoff_scom_section	bfd/ecoff.c	/^static asection ecoff_scom_section;$/;"	v	file:
ecoff_scom_symbol	bfd/ecoff.c	/^static asymbol ecoff_scom_symbol;$/;"	v	file:
ecoff_scom_symbol_ptr	bfd/ecoff.c	/^static asymbol *ecoff_scom_symbol_ptr;$/;"	v	file:
ecoff_sec_to_styp_flags	bfd/ecoff.c	/^ecoff_sec_to_styp_flags (const char *name, flagword flags)$/;"	f	file:
ecoff_section_data	bfd/libecoff.h	199;"	d
ecoff_section_tdata	bfd/libecoff.h	/^struct ecoff_section_tdata$/;"	s
ecoff_set_index	bfd/ecoff.c	/^ecoff_set_index (asymbol *sym, bfd_size_type indx)$/;"	f	file:
ecoff_set_sym_index	bfd/libecoff.h	180;"	d
ecoff_set_symbol_info	bfd/ecoff.c	/^ecoff_set_symbol_info (bfd *abfd,$/;"	f	file:
ecoff_slurp_reloc_table	bfd/ecoff.c	/^ecoff_slurp_reloc_table (bfd *abfd,$/;"	f	file:
ecoff_slurp_symbolic_header	bfd/ecoff.c	/^ecoff_slurp_symbolic_header (bfd *abfd)$/;"	f	file:
ecoff_sort_hdrs	bfd/ecoff.c	/^ecoff_sort_hdrs (const void * arg1, const void * arg2)$/;"	f	file:
ecoff_swap_dnr_in	bfd/ecoffswap.h	/^ecoff_swap_dnr_in (bfd *abfd, void * ext_copy, DNR *intern)$/;"	f
ecoff_swap_dnr_out	bfd/ecoffswap.h	/^ecoff_swap_dnr_out (bfd *abfd, const DNR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_ext_in	bfd/ecoffswap.h	/^ecoff_swap_ext_in (bfd *abfd, void * ext_copy, EXTR *intern)$/;"	f
ecoff_swap_ext_out	bfd/ecoffswap.h	/^ecoff_swap_ext_out (bfd *abfd, const EXTR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_fdr_in	bfd/ecoffswap.h	/^ecoff_swap_fdr_in (bfd *abfd, void * ext_copy, FDR *intern)$/;"	f
ecoff_swap_fdr_out	bfd/ecoffswap.h	/^ecoff_swap_fdr_out (bfd *abfd, const FDR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_hdr_in	bfd/ecoffswap.h	/^ecoff_swap_hdr_in (bfd *abfd, void * ext_copy, HDRR *intern)$/;"	f
ecoff_swap_hdr_out	bfd/ecoffswap.h	/^ecoff_swap_hdr_out (bfd *abfd, const HDRR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_opt_in	bfd/ecoffswap.h	/^ecoff_swap_opt_in (bfd *abfd, void * ext_copy, OPTR * intern)$/;"	f
ecoff_swap_opt_out	bfd/ecoffswap.h	/^ecoff_swap_opt_out (bfd *abfd, const OPTR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_pdr_in	bfd/ecoffswap.h	/^ecoff_swap_pdr_in (bfd *abfd, void * ext_copy, PDR *intern)$/;"	f
ecoff_swap_pdr_out	bfd/ecoffswap.h	/^ecoff_swap_pdr_out (bfd *abfd, const PDR *intern_copy, void * ext_ptr)$/;"	f
ecoff_swap_rfd_in	bfd/ecoffswap.h	/^ecoff_swap_rfd_in (bfd *abfd, void * ext_ptr, RFDT *intern)$/;"	f
ecoff_swap_rfd_out	bfd/ecoffswap.h	/^ecoff_swap_rfd_out (bfd *abfd, const RFDT *intern, void * ext_ptr)$/;"	f
ecoff_swap_rpdr_out	bfd/elfxx-mips.c	/^ecoff_swap_rpdr_out (bfd *abfd, const RPDR *in, struct rpdr_ext *ex)$/;"	f	file:
ecoff_swap_sym_in	bfd/ecoffswap.h	/^ecoff_swap_sym_in (bfd *abfd, void * ext_copy, SYMR *intern)$/;"	f
ecoff_swap_sym_out	bfd/ecoffswap.h	/^ecoff_swap_sym_out (bfd *abfd, const SYMR *intern_copy, void * ext_ptr)$/;"	f
ecoff_sym_fns	gdb/mipsread.c	/^static const struct sym_fns ecoff_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
ecoff_symbol_struct	bfd/libecoff.h	/^typedef struct ecoff_symbol_struct$/;"	s
ecoff_symbol_type	bfd/libecoff.h	/^} ecoff_symbol_type;$/;"	t	typeref:struct:ecoff_symbol_struct
ecoff_tdata	bfd/libecoff.h	/^typedef struct ecoff_tdata$/;"	s
ecoff_type_to_string	bfd/ecoff.c	/^ecoff_type_to_string (bfd *abfd, FDR *fdr, unsigned int indx)$/;"	f	file:
ecoff_write_shuffle	bfd/ecofflink.c	/^ecoff_write_shuffle (bfd *abfd,$/;"	f	file:
ecoff_write_symhdr	bfd/ecofflink.c	/^ecoff_write_symhdr (bfd *abfd,$/;"	f	file:
ecoffsymbol	bfd/libecoff.h	174;"	d
ecput	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
ecputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
ecx	bfd/hosts/x86-64linux.h	/^  int32_t ecx;$/;"	m	struct:user_regs32_struct
edg_demangling	include/demangle.h	/^  edg_demangling = DMGL_EDG,$/;"	e	enum:demangling_styles
edge	sim/bfin/dv-bfin_pint.c	/^  bu32 mask, edge, invert;$/;"	m	struct:bfin_pint	file:
edge_clear	sim/bfin/dv-bfin_pint.c	/^  bu32 edge_clear;$/;"	m	struct:bfin_pint	file:
edge_set	sim/bfin/dv-bfin_pint.c	/^  bu32 edge_set;$/;"	m	struct:bfin_pint	file:
edges	sim/common/hw-ports.c	/^  struct hw_port_edge *edges;$/;"	m	struct:hw_port_data	typeref:struct:hw_port_data::hw_port_edge	file:
edi	bfd/hosts/x86-64linux.h	/^  int32_t edi;$/;"	m	struct:user_regs32_struct
edit_command	gdb/cli/cli-cmds.c	/^edit_command (const char *arg, int from_tty)$/;"	f	file:
edmode	readline/readline.h	/^  int edmode;$/;"	m	struct:readline_state
edo	sim/h8300/writecode.c	/^edo (p)$/;"	f	file:
edx	bfd/hosts/x86-64linux.h	/^  int32_t edx;$/;"	m	struct:user_regs32_struct
ee	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type ee;$/;"	m	class:E	file:
ee	gdb/testsuite/gdb.cp/var-tag.cc	/^enum EE {ea, eb, ec} ee;$/;"	v	typeref:enum:EE
ee_actions	sim/rx/err.c	/^static unsigned char ee_actions[SIM_ERR_NUM_ERRORS];$/;"	v	file:
ee_overrides	sim/rx/err.c	/^ee_overrides ()$/;"	f	file:
eeprom	sim/m68hc11/dv-m68hc11eepr.c	/^  uint8*		eeprom;$/;"	m	struct:m68hc11eepr	file:
eeprom	sim/ppc/hw_eeprom.c	/^  hw_eeprom_device *eeprom;$/;"	m	struct:_hw_eeprom_instance	file:
eeprom_min_cycles	sim/m68hc11/dv-m68hc11eepr.c	/^  unsigned long         eeprom_min_cycles;$/;"	m	struct:m68hc11eepr	file:
eeprom_waddr	sim/m68hc11/dv-m68hc11eepr.c	/^  uint16		eeprom_waddr;$/;"	m	struct:m68hc11eepr	file:
eeprom_wbyte	sim/m68hc11/dv-m68hc11eepr.c	/^  uint8			eeprom_wbyte;$/;"	m	struct:m68hc11eepr	file:
eeprom_wcycle	sim/m68hc11/dv-m68hc11eepr.c	/^  unsigned long		eeprom_wcycle;$/;"	m	struct:m68hc11eepr	file:
eeprom_wmode	sim/m68hc11/dv-m68hc11eepr.c	/^  uint8			eeprom_wmode;$/;"	m	struct:m68hc11eepr	file:
ef	gdb/testsuite/gdb.trace/unavailable.cc	/^  int d, ef;$/;"	m	struct:StructB	file:
ef_abi	gdb/loongarch-tdep.h	/^  int ef_abi; \/* EF_LARCH_ABI *\/$/;"	m	struct:gdbarch_tdep
ef_complaint	gdb/xcoffread.c	/^ef_complaint (int arg1)$/;"	f	file:
effective_target_file_system_kind	gdb/filesystem.c	/^effective_target_file_system_kind (void)$/;"	f
eflags	bfd/hosts/x86-64linux.h	/^  a8_uint64_t eflags;$/;"	m	struct:user_regs64_struct
eflags	bfd/hosts/x86-64linux.h	/^  int32_t eflags;$/;"	m	struct:user_regs32_struct
efoo	gdb/testsuite/gdb.cp/derivation.cc	/^E::value_type E::efoo() {$/;"	f	class:E
efoo	gdb/testsuite/gdb.mi/mi-var-child.c	/^typedef enum foo efoo;$/;"	t	typeref:enum:foo	file:
efoo	gdb/testsuite/gdb.mi/var-cmd.c	/^typedef enum foo efoo;$/;"	t	typeref:enum:foo	file:
efpr_pseudo_register_read	gdb/rs6000-tdep.c	/^efpr_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
efpr_pseudo_register_write	gdb/rs6000-tdep.c	/^efpr_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
efunc1	gdb/testsuite/gdb.python/py-rbreak-func2.c	/^efunc1 ()$/;"	f
efunc2	gdb/testsuite/gdb.python/py-rbreak-func2.c	/^efunc2 ()$/;"	f
efunc3	gdb/testsuite/gdb.python/py-rbreak-func2.c	/^efunc3 ()$/;"	f
efx	gdb/testsuite/gdb.cp/nsusing.cc	/^    int efx = 5;$/;"	m	namespace:E::F	file:
eget	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
egetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
egid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^gid_t rgid = -1, egid = -1, sgid = -1;$/;"	v
eglob	gdb/testsuite/gdb.base/shmain.c	/^int eglob;$/;"	v
egyptian	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
egyptian	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
egyptian	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
eh	bfd/elf32-hppa.c	/^  struct elf_link_hash_entry eh;$/;"	m	struct:elf32_hppa_link_hash_entry	typeref:struct:elf32_hppa_link_hash_entry::elf_link_hash_entry	file:
eh	bfd/elf32-metag.c	/^  struct elf_link_hash_entry eh;$/;"	m	struct:elf_metag_link_hash_entry	typeref:struct:elf_metag_link_hash_entry::elf_link_hash_entry	file:
eh	bfd/elf64-hppa.c	/^  struct elf_link_hash_entry eh;$/;"	m	struct:elf64_hppa_link_hash_entry	typeref:struct:elf64_hppa_link_hash_entry::elf_link_hash_entry	file:
eh_cie_fde	bfd/elf-bfd.h	/^struct eh_cie_fde$/;"	s
eh_frame	gdb/symfile.h	/^  struct dwarf2_section_names eh_frame;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
eh_frame_array_ent	bfd/elf-bfd.h	/^struct eh_frame_array_ent$/;"	s
eh_frame_entry	bfd/elf-bfd.h	/^  asection *eh_frame_entry;$/;"	m	struct:bfd_elf_section_data
eh_frame_hdr	bfd/elf-bfd.h	/^  asection *eh_frame_hdr;$/;"	m	struct:output_elf_obj_tdata
eh_frame_hdr_info	bfd/elf-bfd.h	/^struct eh_frame_hdr_info$/;"	s
eh_frame_hdr_type	include/bfdlink.h	/^  unsigned int eh_frame_hdr_type: 2;$/;"	m	struct:bfd_link_info
eh_frame_p	gdb/dwarf2-frame.c	/^  unsigned char eh_frame_p;$/;"	m	struct:dwarf2_fde	file:
eh_frame_plt	bfd/elfxx-x86.h	/^  const bfd_byte *eh_frame_plt;$/;"	m	struct:elf_x86_lazy_plt_layout
eh_frame_plt	bfd/elfxx-x86.h	/^  const bfd_byte *eh_frame_plt;$/;"	m	struct:elf_x86_non_lazy_plt_layout
eh_frame_plt	bfd/elfxx-x86.h	/^  const bfd_byte *eh_frame_plt;$/;"	m	struct:elf_x86_plt_layout
eh_frame_plt_size	bfd/elfxx-x86.h	/^  unsigned int eh_frame_plt_size;$/;"	m	struct:elf_x86_lazy_plt_layout
eh_frame_plt_size	bfd/elfxx-x86.h	/^  unsigned int eh_frame_plt_size;$/;"	m	struct:elf_x86_non_lazy_plt_layout
eh_frame_plt_size	bfd/elfxx-x86.h	/^  unsigned int eh_frame_plt_size;$/;"	m	struct:elf_x86_plt_layout
eh_frame_sec_info	bfd/elf-bfd.h	/^struct eh_frame_sec_info$/;"	s
eh_frame_section	bfd/elf-bfd.h	/^  asection *eh_frame_section;$/;"	m	struct:elf_obj_tdata
eh_frame_type	gdb/dwarf2-frame.c	/^enum eh_frame_type$/;"	g	file:
eh_info	bfd/elf-bfd.h	/^  struct eh_frame_hdr_info eh_info;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::eh_frame_hdr_info
eh_name	bfd/elf32-hppa.c	316;"	d	file:
eh_name	bfd/elf64-hppa.c	156;"	d	file:
ehdr	bfd/elf64-ia64-vms.c	/^  Elf64_External_Ehdr ehdr;$/;"	m	struct:__anon999	file:
ehdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^  Elf_External_Ehdr *ehdr;$/;"	m	struct:library	file:
ei_class	gdb/testsuite/gdb.arch/s390-multiarch.c	/^	 ELFCLASS64 = 2 } ei_class;$/;"	m	struct:elfbuf	typeref:enum:elfbuf::__anon1932	file:
ei_class	libiberty/simple-object-elf.c	/^  unsigned char ei_class;$/;"	m	struct:simple_object_elf_attributes	file:
ei_class	libiberty/simple-object-elf.c	/^  unsigned char ei_class;$/;"	m	struct:simple_object_elf_read	file:
ei_data	libiberty/simple-object-elf.c	/^  unsigned char ei_data;$/;"	m	struct:simple_object_elf_attributes	file:
ei_data	libiberty/simple-object-elf.c	/^  unsigned char ei_data;$/;"	m	struct:simple_object_elf_read	file:
ei_osabi	libiberty/simple-object-elf.c	/^  unsigned char ei_osabi;$/;"	m	struct:simple_object_elf_attributes	file:
ei_osabi	libiberty/simple-object-elf.c	/^  unsigned char ei_osabi;$/;"	m	struct:simple_object_elf_read	file:
eight_bit_offset_branch_op	gdb/cris-tdep.c	/^eight_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
eight_byte_align	gdb/v850-tdep.c	/^  int eight_byte_align;$/;"	m	struct:gdbarch_tdep	file:
eightbit	sim/h8300/sim-main.h	/^  unsigned char *eightbit;$/;"	m	struct:_sim_cpu
einfo	include/bfdlink.h	/^  void (*einfo)$/;"	m	struct:bfd_link_callbacks
eip	bfd/hosts/x86-64linux.h	/^  int32_t eip;$/;"	m	struct:user_regs32_struct
eip	gdb/go32-nat.c	/^    unsigned int eip;$/;"	m	struct:__anon1829	file:
eisd	bfd/vms-alpha.c	/^  struct vms_internal_eisd_map *eisd;$/;"	m	struct:vms_section_data_struct	typeref:struct:vms_section_data_struct::vms_internal_eisd_map	file:
eisd	include/vms/internal.h	/^    struct vms_internal_eisd eisd;$/;"	m	union:vms_internal_eisd_map::__anon1602	typeref:struct:vms_internal_eisd_map::__anon1602::vms_internal_eisd
eisd_head	bfd/vms-alpha.c	/^  struct vms_internal_eisd_map *eisd_head;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_internal_eisd_map	file:
eisd_tail	bfd/vms-alpha.c	/^  struct vms_internal_eisd_map *eisd_tail;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_internal_eisd_map	file:
eisdsize	include/vms/eisd.h	/^  unsigned char eisdsize[4];$/;"	m	struct:vms_eisd
eisdsize	include/vms/internal.h	/^  unsigned int eisdsize;	\/* Size (in bytes) of this eisd.  *\/$/;"	m	struct:vms_internal_eisd
elapsed_wallclock	sim/common/sim-events.h	/^  unsigned long elapsed_wallclock;$/;"	m	struct:_sim_events
ele_size	sim/bfin/dv-bfin_dma.c	/^  unsigned ele_size;$/;"	m	struct:bfin_dma	file:
elem	bfd/arc-plt.h	/^  const insn_hword_array *elem;$/;"	m	struct:plt_version_t
elem	gdb/common/array-view.h	/^    : m_array (&elem), m_size (1)$/;"	m	class:gdb::array_view
elem_compare	libiberty/partition.c	/^elem_compare (const void *elem1, const void *elem2)$/;"	f	file:
elem_relocs	bfd/arc-plt.h	/^  const struct plt_reloc *elem_relocs;$/;"	m	struct:plt_version_t	typeref:struct:plt_version_t::plt_reloc
elem_size	bfd/arc-plt.h	/^  const bfd_vma		  elem_size;$/;"	m	struct:plt_version_t
element	gdb/testsuite/gdb.cp/vla-cxx.cc	/^  element(container &cc) : c (cc) { }$/;"	f	struct:element
element	gdb/testsuite/gdb.cp/vla-cxx.cc	/^struct element$/;"	s	file:
element	gdb/xml-support.c	/^  const struct gdb_xml_element *element;$/;"	m	struct:scope_level	typeref:struct:scope_level::gdb_xml_element	file:
element1	sim/testsuite/sim/bfin/7641.s	/^element1: .long 0x0$/;"	l
element2	sim/testsuite/sim/bfin/7641.s	/^element2: .long 0x2$/;"	l
element3	sim/testsuite/sim/bfin/7641.s	/^element3: .long 0x4$/;"	l
element_access_1	gdb/unittests/basic_string_view/element_access/char/1.cc	/^namespace element_access_1 {$/;"	n	file:
element_access_empty	gdb/unittests/basic_string_view/element_access/char/empty.cc	/^namespace element_access_empty {$/;"	n	file:
element_access_front_back	gdb/unittests/basic_string_view/element_access/char/front_back.cc	/^namespace element_access_front_back {$/;"	n	file:
element_type	gdb/common/tdesc.h	/^  struct tdesc_type *element_type;$/;"	m	struct:tdesc_type_vector	typeref:struct:tdesc_type_vector::tdesc_type
element_type	gdb/python/py-record-btrace.c	/^  PyTypeObject* element_type;$/;"	m	struct:__anon2076	file:
elements	bfd/libcoff-in.h	/^  struct coff_debug_merge_element *elements;$/;"	m	struct:coff_debug_merge_type	typeref:struct:coff_debug_merge_type::coff_debug_merge_element
elements	bfd/libcoff.h	/^  struct coff_debug_merge_element *elements;$/;"	m	struct:coff_debug_merge_type	typeref:struct:coff_debug_merge_type::coff_debug_merge_element
elements	gdb/parser-defs.h	/^  union type_stack_elt *elements;$/;"	m	struct:type_stack	typeref:union:type_stack::type_stack_elt
elements	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int *elements;$/;"	m	struct:container	file:
elements	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int *elements;$/;"	m	struct:justchildren	file:
elements	gdb/testsuite/gdb.python/py-bad-printers.c	/^  int *elements;$/;"	m	struct:container	file:
elements	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int *elements;$/;"	m	struct:container	file:
elements	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int *elements;$/;"	m	struct:justchildren	file:
elements	gdb/xml-support.c	/^  const struct gdb_xml_element *elements;$/;"	m	struct:scope_level	typeref:struct:scope_level::gdb_xml_element	file:
elements	include/gcc-cp-interface.h	/^  gcc_cp_template_arg *elements;$/;"	m	struct:gcc_cp_template_args
elements	include/gcc-cp-interface.h	/^  gcc_expr *elements;$/;"	m	struct:gcc_cp_function_args
elements	include/gcc-cp-interface.h	/^  gcc_type *elements;$/;"	m	struct:gcc_vbase_array
elements	include/gcc-interface.h	/^  gcc_type *elements;$/;"	m	struct:gcc_type_array
elements	include/partition.h	/^  struct partition_elem elements[1];$/;"	m	struct:partition_def	typeref:struct:partition_def::partition_elem
elemisbytes	include/hp-symtab.h	/^  unsigned int elemisbytes:	1;$/;"	m	struct:dntt_type_array
elemlength	include/hp-symtab.h	/^  unsigned int elemlength;$/;"	m	struct:dntt_type_array
elemorder	include/hp-symtab.h	/^  unsigned int elemorder:	1;$/;"	m	struct:dntt_type_array
elems	zlib/trees.c	/^    int     elems;               \/* max number of elements in the tree *\/$/;"	m	struct:static_tree_desc_s	file:
elemtype	include/hp-symtab.h	/^  dnttpointer elemtype;$/;"	m	struct:dntt_type_array
elf	bfd/elf32-arc.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf_arc_link_hash_table	typeref:struct:elf_arc_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-arm.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_arm_elf_section_data	typeref:struct:_arm_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-avr.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:elf_avr_section_data	typeref:struct:elf_avr_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-bfin.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:bfinfdpic_elf_link_hash_table	typeref:struct:bfinfdpic_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-frv.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:frvfdpic_elf_link_hash_table	typeref:struct:frvfdpic_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-microblaze.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf32_mb_link_hash_entry	typeref:struct:elf32_mb_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-microblaze.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf32_mb_link_hash_table	typeref:struct:elf32_mb_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-ppc.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:ppc_elf_link_hash_entry	typeref:struct:ppc_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-ppc.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:ppc_elf_link_hash_table	typeref:struct:ppc_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-ppc.c	/^  struct elf_obj_tdata elf;$/;"	m	struct:ppc_elf_obj_tdata	typeref:struct:ppc_elf_obj_tdata::elf_obj_tdata	file:
elf	bfd/elf32-s390.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf_s390_link_hash_entry	typeref:struct:elf_s390_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-s390.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf_s390_link_hash_table	typeref:struct:elf_s390_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-score.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_score_elf_section_data	typeref:struct:_score_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-score7.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_score_elf_section_data	typeref:struct:_score_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-spu.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:spu_link_hash_table	typeref:struct:spu_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-spu.h	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_spu_elf_section_data	typeref:struct:_spu_elf_section_data::bfd_elf_section_data
elf	bfd/elf32-tic6x.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_tic6x_elf_section_data	typeref:struct:_tic6x_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-tic6x.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf32_tic6x_link_hash_entry	typeref:struct:elf32_tic6x_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-tic6x.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf32_tic6x_link_hash_table	typeref:struct:elf32_tic6x_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-tilepro.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:tilepro_elf_link_hash_entry	typeref:struct:tilepro_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-tilepro.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:tilepro_elf_link_hash_table	typeref:struct:tilepro_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf32-xtensa.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:elf_xtensa_section_data	typeref:struct:elf_xtensa_section_data::bfd_elf_section_data	file:
elf	bfd/elf32-xtensa.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf_xtensa_link_hash_entry	typeref:struct:elf_xtensa_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf32-xtensa.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf_xtensa_link_hash_table	typeref:struct:elf_xtensa_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf64-mmix.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_mmix_elf_section_data	typeref:struct:_mmix_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf64-ppc.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_ppc64_elf_section_data	typeref:struct:_ppc64_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elf64-ppc.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:ppc_link_hash_entry	typeref:struct:ppc_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf64-ppc.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::elf_link_hash_table	file:
elf	bfd/elf64-ppc.c	/^  struct elf_obj_tdata elf;$/;"	m	struct:ppc64_elf_obj_tdata	typeref:struct:ppc64_elf_obj_tdata::elf_obj_tdata	file:
elf	bfd/elf64-s390.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf_s390_link_hash_entry	typeref:struct:elf_s390_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elf64-s390.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf_s390_link_hash_table	typeref:struct:elf_s390_link_hash_table::elf_link_hash_table	file:
elf	bfd/elfnn-aarch64.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_aarch64_elf_section_data	typeref:struct:_aarch64_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elfnn-loongarch.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:loongarch_elf_link_hash_entry	typeref:struct:loongarch_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elfnn-loongarch.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:loongarch_elf_link_hash_table	typeref:struct:loongarch_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elfnn-riscv.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:riscv_elf_link_hash_entry	typeref:struct:riscv_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elfnn-riscv.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:riscv_elf_link_hash_table	typeref:struct:riscv_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elfxx-mips.c	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_mips_elf_section_data	typeref:struct:_mips_elf_section_data::bfd_elf_section_data	file:
elf	bfd/elfxx-sparc.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	typeref:struct:_bfd_sparc_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elfxx-sparc.h	/^  struct bfd_elf_section_data elf;$/;"	m	struct:_bfd_sparc_elf_section_data	typeref:struct:_bfd_sparc_elf_section_data::bfd_elf_section_data
elf	bfd/elfxx-sparc.h	/^  struct elf_link_hash_table elf;$/;"	m	struct:_bfd_sparc_elf_link_hash_table	typeref:struct:_bfd_sparc_elf_link_hash_table::elf_link_hash_table
elf	bfd/elfxx-tilegx.c	/^  struct elf_link_hash_entry elf;$/;"	m	struct:tilegx_elf_link_hash_entry	typeref:struct:tilegx_elf_link_hash_entry::elf_link_hash_entry	file:
elf	bfd/elfxx-tilegx.c	/^  struct elf_link_hash_table elf;$/;"	m	struct:tilegx_elf_link_hash_table	typeref:struct:tilegx_elf_link_hash_table::elf_link_hash_table	file:
elf	bfd/elfxx-x86.h	/^  struct elf_link_hash_entry elf;$/;"	m	struct:elf_x86_link_hash_entry	typeref:struct:elf_x86_link_hash_entry::elf_link_hash_entry
elf	bfd/elfxx-x86.h	/^  struct elf_link_hash_table elf;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::elf_link_hash_table
elf32_am33lin_grok_prstatus	bfd/elf32-am33lin.c	/^elf32_am33lin_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_am33lin_grok_psinfo	bfd/elf32-am33lin.c	/^elf32_am33lin_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_arc_grok_prstatus	bfd/elf32-arc.c	/^elf32_arc_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_arc_obj_attrs_arg_type	bfd/elf32-arc.c	/^elf32_arc_obj_attrs_arg_type (int tag)$/;"	f	file:
elf32_arc_obj_attrs_handle_unknown	bfd/elf32-arc.c	/^elf32_arc_obj_attrs_handle_unknown (bfd *abfd, int tag)$/;"	f	file:
elf32_arc_reloc_type_class	bfd/elf32-arc.c	/^elf32_arc_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arc_section_from_shdr	bfd/elf32-arc.c	/^elf32_arc_section_from_shdr (bfd *abfd,$/;"	f	file:
elf32_arm_abs12_reloc	bfd/elf32-arm.c	/^elf32_arm_abs12_reloc (bfd *abfd, void *data, bfd_vma value)$/;"	f	file:
elf32_arm_add_dynreloc	bfd/elf32-arm.c	/^elf32_arm_add_dynreloc (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf32_arm_add_stub	bfd/elf32-arm.c	/^elf32_arm_add_stub (const char *stub_name, asection *section,$/;"	f	file:
elf32_arm_add_symbol_hook	bfd/elf32-arm.c	/^elf32_arm_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf32_arm_additional_program_headers	bfd/elf32-arm.c	/^elf32_arm_additional_program_headers (bfd *abfd,$/;"	f	file:
elf32_arm_adjust_dynamic_symbol	bfd/elf32-arm.c	/^elf32_arm_adjust_dynamic_symbol (struct bfd_link_info * info,$/;"	f	file:
elf32_arm_allocate_dynrelocs	bfd/elf32-arm.c	/^elf32_arm_allocate_dynrelocs (struct bfd_link_info *info, asection *sreloc,$/;"	f	file:
elf32_arm_allocate_irelocs	bfd/elf32-arm.c	/^elf32_arm_allocate_irelocs (struct bfd_link_info *info, asection *sreloc,$/;"	f	file:
elf32_arm_allocate_local_sym_info	bfd/elf32-arm.c	/^elf32_arm_allocate_local_sym_info (bfd *abfd)$/;"	f	file:
elf32_arm_allocate_plt_entry	bfd/elf32-arm.c	/^elf32_arm_allocate_plt_entry (struct bfd_link_info *info,$/;"	f	file:
elf32_arm_always_size_sections	bfd/elf32-arm.c	/^elf32_arm_always_size_sections (bfd *output_bfd,$/;"	f	file:
elf32_arm_attributes_accept_div	bfd/elf32-arm.c	/^elf32_arm_attributes_accept_div (const obj_attribute *attr)$/;"	f	file:
elf32_arm_attributes_forbid_div	bfd/elf32-arm.c	/^elf32_arm_attributes_forbid_div (const obj_attribute *attr)$/;"	f	file:
elf32_arm_backend_symbol_processing	bfd/elf32-arm.c	/^elf32_arm_backend_symbol_processing (bfd *abfd, asymbol *sym)$/;"	f	file:
elf32_arm_begin_write_processing	bfd/elf32-arm.c	/^elf32_arm_begin_write_processing (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_build_stubs	bfd/elf32-arm.c	/^elf32_arm_build_stubs (struct bfd_link_info *info)$/;"	f
elf32_arm_bx_glue	bfd/elf32-arm.c	/^elf32_arm_bx_glue (struct bfd_link_info * info, int reg)$/;"	f	file:
elf32_arm_check_relocs	bfd/elf32-arm.c	/^elf32_arm_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf32_arm_compare_mapping	bfd/elf32-arm.c	/^elf32_arm_compare_mapping (const void * a, const void * b)$/;"	f	file:
elf32_arm_compute_jump_table_size	bfd/elf32-arm.c	3227;"	d	file:
elf32_arm_copy_indirect_symbol	bfd/elf32-arm.c	/^elf32_arm_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_arm_copy_private_bfd_data	bfd/elf32-arm.c	/^elf32_arm_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
elf32_arm_copy_special_section_fields	bfd/elf32-arm.c	/^elf32_arm_copy_special_section_fields (const bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_count_additional_relocs	bfd/elf32-arm.c	/^elf32_arm_count_additional_relocs (asection *sec)$/;"	f	file:
elf32_arm_create_dynamic_sections	bfd/elf32-arm.c	/^elf32_arm_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
elf32_arm_create_local_iplt	bfd/elf32-arm.c	/^elf32_arm_create_local_iplt (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
elf32_arm_create_or_find_stub_sec	bfd/elf32-arm.c	/^elf32_arm_create_or_find_stub_sec (asection **link_sec_p, asection *section,$/;"	f	file:
elf32_arm_create_stub	bfd/elf32-arm.c	/^elf32_arm_create_stub (struct elf32_arm_link_hash_table *htab,$/;"	f	file:
elf32_arm_create_thumb_stub	bfd/elf32-arm.c	/^elf32_arm_create_thumb_stub (struct bfd_link_info * info,$/;"	f	file:
elf32_arm_fake_sections	bfd/elf32-arm.c	/^elf32_arm_fake_sections (bfd * abfd, Elf_Internal_Shdr * hdr, asection * sec)$/;"	f	file:
elf32_arm_fdpic_link_hash_table_create	bfd/elf32-arm.c	/^elf32_arm_fdpic_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_arm_fdpic_omit_section_dynsym	bfd/elf32-arm.c	/^elf32_arm_fdpic_omit_section_dynsym (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_fdpic_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_fdpic_plt_entry [] =$/;"	v	file:
elf32_arm_fdpic_thumb_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_fdpic_thumb_plt_entry [] =$/;"	v	file:
elf32_arm_filter_cmse_symbols	bfd/elf32-arm.c	/^elf32_arm_filter_cmse_symbols (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_filter_implib_symbols	bfd/elf32-arm.c	/^elf32_arm_filter_implib_symbols (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_final_link	bfd/elf32-arm.c	/^elf32_arm_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_arm_final_link_relocate	bfd/elf32-arm.c	/^elf32_arm_final_link_relocate (reloc_howto_type *	    howto,$/;"	f	file:
elf32_arm_final_write_processing	bfd/elf32-arm.c	/^elf32_arm_final_write_processing (bfd *abfd, bfd_boolean linker ATTRIBUTE_UNUSED)$/;"	f	file:
elf32_arm_find_inliner_info	bfd/elf32-arm.c	/^elf32_arm_find_inliner_info (bfd *	    abfd,$/;"	f	file:
elf32_arm_find_nearest_line	bfd/elf32-arm.c	/^elf32_arm_find_nearest_line (bfd *	    abfd,$/;"	f	file:
elf32_arm_finish_dynamic_sections	bfd/elf32-arm.c	/^elf32_arm_finish_dynamic_sections (bfd * output_bfd, struct bfd_link_info * info)$/;"	f	file:
elf32_arm_finish_dynamic_symbol	bfd/elf32-arm.c	/^elf32_arm_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
elf32_arm_fix_exidx_coverage	bfd/elf32-arm.c	/^elf32_arm_fix_exidx_coverage (asection **text_section_order,$/;"	f
elf32_arm_gc_mark_extra_sections	bfd/elf32-arm.c	/^elf32_arm_gc_mark_extra_sections (struct bfd_link_info *info,$/;"	f	file:
elf32_arm_gc_mark_hook	bfd/elf32-arm.c	/^elf32_arm_gc_mark_hook (asection *sec,$/;"	f	file:
elf32_arm_get_local_dynreloc_list	bfd/elf32-arm.c	/^elf32_arm_get_local_dynreloc_list (bfd *abfd, unsigned long r_symndx,$/;"	f	file:
elf32_arm_get_plt_info	bfd/elf32-arm.c	/^elf32_arm_get_plt_info (bfd *abfd, struct elf32_arm_link_hash_table *globals,$/;"	f	file:
elf32_arm_get_stub_entry	bfd/elf32-arm.c	/^elf32_arm_get_stub_entry (const asection *input_section,$/;"	f	file:
elf32_arm_get_symbol_type	bfd/elf32-arm.c	/^elf32_arm_get_symbol_type (Elf_Internal_Sym * elf_sym, int type)$/;"	f	file:
elf32_arm_get_synthetic_symtab	bfd/elf32-arm.c	/^elf32_arm_get_synthetic_symtab (bfd *abfd,$/;"	f	file:
elf32_arm_hash_entry	bfd/elf32-arm.c	3149;"	d	file:
elf32_arm_hash_table	bfd/elf32-arm.c	3208;"	d	file:
elf32_arm_howto_from_type	bfd/elf32-arm.c	/^elf32_arm_howto_from_type (unsigned int r_type)$/;"	f	file:
elf32_arm_howto_table_1	bfd/elf32-arm.c	/^static reloc_howto_type elf32_arm_howto_table_1[] =$/;"	v	file:
elf32_arm_howto_table_2	bfd/elf32-arm.c	/^static reloc_howto_type elf32_arm_howto_table_2[8] =$/;"	v	file:
elf32_arm_howto_table_3	bfd/elf32-arm.c	/^static reloc_howto_type elf32_arm_howto_table_3[4] =$/;"	v	file:
elf32_arm_info_to_howto	bfd/elf32-arm.c	/^elf32_arm_info_to_howto (bfd * abfd, arelent * bfd_reloc,$/;"	f	file:
elf32_arm_is_target_special_symbol	bfd/elf32-arm.c	/^elf32_arm_is_target_special_symbol (bfd * abfd ATTRIBUTE_UNUSED, asymbol * sym)$/;"	f	file:
elf32_arm_link_hash_entry	bfd/elf32-arm.c	/^struct elf32_arm_link_hash_entry$/;"	s	file:
elf32_arm_link_hash_newfunc	bfd/elf32-arm.c	/^elf32_arm_link_hash_newfunc (struct bfd_hash_entry * entry,$/;"	f	file:
elf32_arm_link_hash_table	bfd/elf32-arm.c	/^struct elf32_arm_link_hash_table$/;"	s	file:
elf32_arm_link_hash_table_create	bfd/elf32-arm.c	/^elf32_arm_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_arm_link_hash_table_free	bfd/elf32-arm.c	/^elf32_arm_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf32_arm_link_hash_traverse	bfd/elf32-arm.c	3201;"	d	file:
elf32_arm_local_fdpic_cnts	bfd/elf32-arm.c	3134;"	d	file:
elf32_arm_local_got_tls_type	bfd/elf32-arm.c	3125;"	d	file:
elf32_arm_local_iplt	bfd/elf32-arm.c	3131;"	d	file:
elf32_arm_local_tlsdesc_gotent	bfd/elf32-arm.c	3128;"	d	file:
elf32_arm_lookup_section_flags	bfd/elf32-arm.c	/^elf32_arm_lookup_section_flags (char *flag_name)$/;"	f	file:
elf32_arm_merge_eabi_attributes	bfd/elf32-arm.c	/^elf32_arm_merge_eabi_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_arm_merge_private_bfd_data	bfd/elf32-arm.c	/^elf32_arm_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_arm_mkobject	bfd/elf32-arm.c	/^elf32_arm_mkobject (bfd *abfd)$/;"	f	file:
elf32_arm_modify_segment_map	bfd/elf32-arm.c	/^elf32_arm_modify_segment_map (bfd *abfd,$/;"	f	file:
elf32_arm_nabi_grok_prstatus	bfd/elf32-arm.c	/^elf32_arm_nabi_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_arm_nabi_grok_psinfo	bfd/elf32-arm.c	/^elf32_arm_nabi_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_arm_nabi_write_core_note	bfd/elf32-arm.c	/^elf32_arm_nabi_write_core_note (bfd *abfd, char *buf, int *bufsiz,$/;"	f	file:
elf32_arm_nacl_final_write_processing	bfd/elf32-arm.c	/^elf32_arm_nacl_final_write_processing (bfd *abfd, bfd_boolean linker)$/;"	f	file:
elf32_arm_nacl_link_hash_table_create	bfd/elf32-arm.c	/^elf32_arm_nacl_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_arm_nacl_modify_segment_map	bfd/elf32-arm.c	/^elf32_arm_nacl_modify_segment_map (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_arm_nacl_plt0_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_nacl_plt0_entry [] =$/;"	v	file:
elf32_arm_nacl_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_nacl_plt_entry [] =$/;"	v	file:
elf32_arm_nacl_plt_sym_val	bfd/elf32-arm.c	/^elf32_arm_nacl_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf32_arm_new_section_hook	bfd/elf32-arm.c	/^elf32_arm_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elf32_arm_next_input_section	bfd/elf32-arm.c	/^elf32_arm_next_input_section (struct bfd_link_info *info,$/;"	f
elf32_arm_obj_attrs_arg_type	bfd/elf32-arm.c	/^elf32_arm_obj_attrs_arg_type (int tag)$/;"	f	file:
elf32_arm_obj_attrs_handle_unknown	bfd/elf32-arm.c	/^elf32_arm_obj_attrs_handle_unknown (bfd *abfd, int tag)$/;"	f	file:
elf32_arm_obj_attrs_order	bfd/elf32-arm.c	/^elf32_arm_obj_attrs_order (int num)$/;"	f	file:
elf32_arm_object_p	bfd/elf32-arm.c	/^elf32_arm_object_p (bfd *abfd)$/;"	f	file:
elf32_arm_output_arch_local_syms	bfd/elf32-arm.c	/^elf32_arm_output_arch_local_syms (bfd *output_bfd,$/;"	f	file:
elf32_arm_output_glue_section	bfd/elf32-arm.c	/^elf32_arm_output_glue_section (struct bfd_link_info *info, bfd *obfd,$/;"	f	file:
elf32_arm_output_map_sym	bfd/elf32-arm.c	/^elf32_arm_output_map_sym (output_arch_syminfo *osi,$/;"	f	file:
elf32_arm_output_plt_map	bfd/elf32-arm.c	/^elf32_arm_output_plt_map (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
elf32_arm_output_plt_map_1	bfd/elf32-arm.c	/^elf32_arm_output_plt_map_1 (output_arch_syminfo *osi,$/;"	f	file:
elf32_arm_output_stub_sym	bfd/elf32-arm.c	/^elf32_arm_output_stub_sym (output_arch_syminfo *osi, const char *name,$/;"	f	file:
elf32_arm_params	bfd/bfd-in.h	/^struct elf32_arm_params {$/;"	s
elf32_arm_params	bfd/bfd-in2.h	/^struct elf32_arm_params {$/;"	s
elf32_arm_plt0_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_plt0_entry [] =$/;"	v	file:
elf32_arm_plt0_size	bfd/elf32-arm.c	/^elf32_arm_plt0_size (const bfd *abfd, const bfd_byte *addr)$/;"	f	file:
elf32_arm_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_plt_entry [] =$/;"	v	file:
elf32_arm_plt_entry_long	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_plt_entry_long [] =$/;"	v	file:
elf32_arm_plt_entry_short	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_plt_entry_short [] =$/;"	v	file:
elf32_arm_plt_needs_thumb_stub_p	bfd/elf32-arm.c	/^elf32_arm_plt_needs_thumb_stub_p (struct bfd_link_info *info,$/;"	f	file:
elf32_arm_plt_size	bfd/elf32-arm.c	/^elf32_arm_plt_size (const bfd *abfd, const bfd_byte *start, bfd_vma offset)$/;"	f	file:
elf32_arm_plt_thumb_stub	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_plt_thumb_stub [] =$/;"	v	file:
elf32_arm_popcount	bfd/elf32-arm.c	/^elf32_arm_popcount (unsigned int mask)$/;"	f	file:
elf32_arm_populate_plt_entry	bfd/elf32-arm.c	/^elf32_arm_populate_plt_entry (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf32_arm_post_process_headers	bfd/elf32-arm.c	/^elf32_arm_post_process_headers (bfd * abfd, struct bfd_link_info * link_info ATTRIBUTE_UNUSED)$/;"	f	file:
elf32_arm_print_private_bfd_data	bfd/elf32-arm.c	/^elf32_arm_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elf32_arm_reloc_map	bfd/elf32-arm.c	/^static const struct elf32_arm_reloc_map elf32_arm_reloc_map[] =$/;"	v	typeref:struct:elf32_arm_reloc_map	file:
elf32_arm_reloc_map	bfd/elf32-arm.c	/^struct elf32_arm_reloc_map$/;"	s	file:
elf32_arm_reloc_name_lookup	bfd/elf32-arm.c	/^elf32_arm_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_reloc_type_class	bfd/elf32-arm.c	/^elf32_arm_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_reloc_type_lookup	bfd/elf32-arm.c	/^elf32_arm_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_relocate_section	bfd/elf32-arm.c	/^elf32_arm_relocate_section (bfd *		   output_bfd,$/;"	f	file:
elf32_arm_section_data	bfd/elf32-arm.c	3014;"	d	file:
elf32_arm_section_flags	bfd/elf32-arm.c	/^elf32_arm_section_flags (flagword *flags, const Elf_Internal_Shdr * hdr)$/;"	f	file:
elf32_arm_section_from_shdr	bfd/elf32-arm.c	/^elf32_arm_section_from_shdr (bfd *abfd,$/;"	f	file:
elf32_arm_section_map	bfd/elf32-arm.c	/^elf32_arm_section_map;$/;"	t	typeref:struct:elf32_elf_section_map	file:
elf32_arm_section_map_add	bfd/elf32-arm.c	/^elf32_arm_section_map_add (asection *sec, char type, bfd_vma vma)$/;"	f	file:
elf32_arm_set_private_flags	bfd/elf32-arm.c	/^elf32_arm_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elf32_arm_setup_section_lists	bfd/elf32-arm.c	/^elf32_arm_setup_section_lists (bfd *output_bfd,$/;"	f
elf32_arm_size_dynamic_sections	bfd/elf32-arm.c	/^elf32_arm_size_dynamic_sections (bfd * output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_arm_size_info	bfd/elf32-arm.c	/^const struct elf_size_info elf32_arm_size_info =$/;"	v	typeref:struct:elf_size_info
elf32_arm_size_stubs	bfd/elf32-arm.c	/^elf32_arm_size_stubs (bfd *output_bfd,$/;"	f
elf32_arm_stub_a8_veneer_b	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_a8_veneer_b[] =$/;"	v	file:
elf32_arm_stub_a8_veneer_b_cond	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_a8_veneer_b_cond[] =$/;"	v	file:
elf32_arm_stub_a8_veneer_bl	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_a8_veneer_bl[] =$/;"	v	file:
elf32_arm_stub_a8_veneer_blx	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_a8_veneer_blx[] =$/;"	v	file:
elf32_arm_stub_cmse_branch_thumb_only	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_cmse_branch_thumb_only[] =$/;"	v	file:
elf32_arm_stub_hash_entry	bfd/elf32-arm.c	/^struct elf32_arm_stub_hash_entry$/;"	s	file:
elf32_arm_stub_long_branch_any_any	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_any_any[] =$/;"	v	file:
elf32_arm_stub_long_branch_any_arm_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_any_arm_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_any_thumb_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_any_thumb_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_any_tls_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_any_tls_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_arm_nacl	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_arm_nacl[] =$/;"	v	file:
elf32_arm_stub_long_branch_arm_nacl_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_arm_nacl_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_thumb2_only	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_thumb2_only[] =$/;"	v	file:
elf32_arm_stub_long_branch_thumb2_only_pure	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_thumb2_only_pure[] =$/;"	v	file:
elf32_arm_stub_long_branch_thumb_only	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_thumb_only[] =$/;"	v	file:
elf32_arm_stub_long_branch_thumb_only_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_thumb_only_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_arm_thumb	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_arm_thumb[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_arm_thumb_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_arm_thumb_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_thumb_arm	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_arm[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_thumb_arm_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_arm_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_thumb_thumb	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_thumb[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_thumb_thumb_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_thumb_pic[] =$/;"	v	file:
elf32_arm_stub_long_branch_v4t_thumb_tls_pic	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_tls_pic[] =$/;"	v	file:
elf32_arm_stub_name	bfd/elf32-arm.c	/^elf32_arm_stub_name (const asection *input_section,$/;"	f	file:
elf32_arm_stub_short_branch_v4t_thumb_arm	bfd/elf32-arm.c	/^static const insn_sequence elf32_arm_stub_short_branch_v4t_thumb_arm[] =$/;"	v	file:
elf32_arm_stub_type	bfd/elf32-arm.c	/^enum elf32_arm_stub_type$/;"	g	file:
elf32_arm_swap_symbol_in	bfd/elf32-arm.c	/^elf32_arm_swap_symbol_in (bfd * abfd,$/;"	f	file:
elf32_arm_swap_symbol_out	bfd/elf32-arm.c	/^elf32_arm_swap_symbol_out (bfd *abfd,$/;"	f	file:
elf32_arm_symbian_begin_write_processing	bfd/elf32-arm.c	/^elf32_arm_symbian_begin_write_processing (bfd *abfd,$/;"	f	file:
elf32_arm_symbian_link_hash_table_create	bfd/elf32-arm.c	/^elf32_arm_symbian_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_arm_symbian_modify_segment_map	bfd/elf32-arm.c	/^elf32_arm_symbian_modify_segment_map (bfd *abfd,$/;"	f	file:
elf32_arm_symbian_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_symbian_plt_entry [] =$/;"	v	file:
elf32_arm_symbian_plt_sym_val	bfd/elf32-arm.c	/^elf32_arm_symbian_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf32_arm_symbian_special_sections	bfd/elf32-arm.c	/^elf32_arm_symbian_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf32_arm_tls_relax	bfd/elf32-arm.c	/^elf32_arm_tls_relax (struct elf32_arm_link_hash_table *globals,$/;"	f	file:
elf32_arm_tls_transition	bfd/elf32-arm.c	/^elf32_arm_tls_transition (struct bfd_link_info *info, int r_type,$/;"	f	file:
elf32_arm_to_thumb_export_stub	bfd/elf32-arm.c	/^elf32_arm_to_thumb_export_stub (struct elf_link_hash_entry *h, void * inf)$/;"	f	file:
elf32_arm_to_thumb_stub	bfd/elf32-arm.c	/^elf32_arm_to_thumb_stub (struct bfd_link_info * info,$/;"	f	file:
elf32_arm_update_relocs	bfd/elf32-arm.c	/^elf32_arm_update_relocs (asection *o,$/;"	f	file:
elf32_arm_use_long_plt_entry	bfd/elf32-arm.c	/^static bfd_boolean elf32_arm_use_long_plt_entry = FALSE;$/;"	v	file:
elf32_arm_versions_compatible	bfd/elf32-arm.c	/^elf32_arm_versions_compatible (unsigned iver, unsigned over)$/;"	f	file:
elf32_arm_vxworks_exec_plt0_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_vxworks_exec_plt0_entry[] =$/;"	v	file:
elf32_arm_vxworks_exec_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_vxworks_exec_plt_entry[] =$/;"	v	file:
elf32_arm_vxworks_final_write_processing	bfd/elf32-arm.c	/^elf32_arm_vxworks_final_write_processing (bfd *abfd, bfd_boolean linker)$/;"	f	file:
elf32_arm_vxworks_link_hash_table_create	bfd/elf32-arm.c	/^elf32_arm_vxworks_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_arm_vxworks_shared_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_arm_vxworks_shared_plt_entry[] =$/;"	v	file:
elf32_arm_write_section	bfd/elf32-arm.c	/^elf32_arm_write_section (bfd *output_bfd,$/;"	f	file:
elf32_avr_adjust_diff_reloc_value	bfd/elf32-avr.c	/^elf32_avr_adjust_diff_reloc_value (bfd *abfd,$/;"	f	file:
elf32_avr_adjust_reloc_if_spans_insn	bfd/elf32-avr.c	/^elf32_avr_adjust_reloc_if_spans_insn (bfd *abfd,$/;"	f	file:
elf32_avr_build_stubs	bfd/elf32-avr.c	/^elf32_avr_build_stubs (struct bfd_link_info *info)$/;"	f
elf32_avr_get_relocated_section_contents	bfd/elf32-avr.c	/^elf32_avr_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
elf32_avr_is_diff_reloc	bfd/elf32-avr.c	/^elf32_avr_is_diff_reloc (Elf_Internal_Rela *irel)$/;"	f	file:
elf32_avr_link_hash_newfunc	bfd/elf32-avr.c	/^elf32_avr_link_hash_newfunc (struct bfd_hash_entry * entry,$/;"	f	file:
elf32_avr_link_hash_table	bfd/elf32-avr.c	/^struct elf32_avr_link_hash_table$/;"	s	file:
elf32_avr_link_hash_table_create	bfd/elf32-avr.c	/^elf32_avr_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_avr_link_hash_table_free	bfd/elf32-avr.c	/^elf32_avr_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf32_avr_object_p	bfd/elf32-avr.c	/^elf32_avr_object_p (bfd *abfd)$/;"	f	file:
elf32_avr_relax_delete_bytes	bfd/elf32-avr.c	/^elf32_avr_relax_delete_bytes (bfd *abfd,$/;"	f	file:
elf32_avr_relax_section	bfd/elf32-avr.c	/^elf32_avr_relax_section (bfd *abfd,$/;"	f	file:
elf32_avr_relocate_section	bfd/elf32-avr.c	/^elf32_avr_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_avr_setup_params	bfd/elf32-avr.c	/^elf32_avr_setup_params (struct bfd_link_info *info,$/;"	f
elf32_avr_setup_section_lists	bfd/elf32-avr.c	/^elf32_avr_setup_section_lists (bfd *output_bfd,$/;"	f
elf32_avr_size_stubs	bfd/elf32-avr.c	/^elf32_avr_size_stubs (bfd *output_bfd,$/;"	f
elf32_avr_stub_hash_entry	bfd/elf32-avr.c	/^struct elf32_avr_stub_hash_entry$/;"	s	file:
elf32_bed	bfd/elf32-arm.c	20317;"	d	file:
elf32_bed	bfd/elf32-arm.c	20318;"	d	file:
elf32_bed	bfd/elf32-arm.c	20411;"	d	file:
elf32_bed	bfd/elf32-arm.c	20412;"	d	file:
elf32_bed	bfd/elf32-arm.c	20463;"	d	file:
elf32_bed	bfd/elf32-arm.c	20464;"	d	file:
elf32_bed	bfd/elf32-arm.c	20824;"	d	file:
elf32_bed	bfd/elf32-arm.c	20825;"	d	file:
elf32_bed	bfd/elf32-bfin.c	5487;"	d	file:
elf32_bed	bfd/elf32-bfin.c	5488;"	d	file:
elf32_bed	bfd/elf32-cris.c	4179;"	d	file:
elf32_bed	bfd/elf32-cris.c	4180;"	d	file:
elf32_bed	bfd/elf32-frv.c	6829;"	d	file:
elf32_bed	bfd/elf32-frv.c	6830;"	d	file:
elf32_bed	bfd/elf32-h8300.c	1754;"	d	file:
elf32_bed	bfd/elf32-hppa.c	4591;"	d	file:
elf32_bed	bfd/elf32-hppa.c	4601;"	d	file:
elf32_bed	bfd/elf32-hppa.c	4602;"	d	file:
elf32_bed	bfd/elf32-hppa.c	4612;"	d	file:
elf32_bed	bfd/elf32-hppa.c	4613;"	d	file:
elf32_bed	bfd/elf32-i386.c	4393;"	d	file:
elf32_bed	bfd/elf32-i386.c	4426;"	d	file:
elf32_bed	bfd/elf32-i386.c	4427;"	d	file:
elf32_bed	bfd/elf32-i386.c	4454;"	d	file:
elf32_bed	bfd/elf32-i386.c	4455;"	d	file:
elf32_bed	bfd/elf32-i386.c	4579;"	d	file:
elf32_bed	bfd/elf32-i386.c	4580;"	d	file:
elf32_bed	bfd/elf32-i386.c	4607;"	d	file:
elf32_bed	bfd/elf32-i386.c	4608;"	d	file:
elf32_bed	bfd/elf32-i386.c	4836;"	d	file:
elf32_bed	bfd/elf32-i386.c	4837;"	d	file:
elf32_bed	bfd/elf32-lm32.c	2609;"	d	file:
elf32_bed	bfd/elf32-lm32.c	2610;"	d	file:
elf32_bed	bfd/elf32-m32r.c	3920;"	d	file:
elf32_bed	bfd/elf32-m32r.c	3921;"	d	file:
elf32_bed	bfd/elf32-mips.c	2614;"	d	file:
elf32_bed	bfd/elf32-mips.c	2637;"	d	file:
elf32_bed	bfd/elf32-mips.c	2638;"	d	file:
elf32_bed	bfd/elf32-mips.c	2666;"	d	file:
elf32_bed	bfd/elf32-mips.c	2667;"	d	file:
elf32_bed	bfd/elf32-msp430.c	2616;"	d	file:
elf32_bed	bfd/elf32-msp430.c	2617;"	d	file:
elf32_bed	bfd/elf32-msp430.c	2625;"	d	file:
elf32_bed	bfd/elf32-msp430.c	2626;"	d	file:
elf32_bed	bfd/elf32-nds32.c	12729;"	d	file:
elf32_bed	bfd/elf32-nds32.c	12730;"	d	file:
elf32_bed	bfd/elf32-ppc.c	11532;"	d	file:
elf32_bed	bfd/elf32-ppc.c	11533;"	d	file:
elf32_bed	bfd/elf32-ppc.c	11645;"	d	file:
elf32_bed	bfd/elf32-ppc.c	11646;"	d	file:
elf32_bed	bfd/elf32-rx.c	4058;"	d	file:
elf32_bed	bfd/elf32-rx.c	4059;"	d	file:
elf32_bed	bfd/elf32-sh.c	6717;"	d	file:
elf32_bed	bfd/elf32-sh.c	6718;"	d	file:
elf32_bed	bfd/elf32-sh.c	6739;"	d	file:
elf32_bed	bfd/elf32-sh.c	6740;"	d	file:
elf32_bed	bfd/elf32-sh.c	6755;"	d	file:
elf32_bed	bfd/elf32-sh.c	6756;"	d	file:
elf32_bed	bfd/elf32-sh.c	6771;"	d	file:
elf32_bed	bfd/elf32-sh.c	6772;"	d	file:
elf32_bed	bfd/elf32-sparc.c	275;"	d	file:
elf32_bed	bfd/elf32-sparc.c	276;"	d	file:
elf32_bed	bfd/elf32-sparc.c	367;"	d	file:
elf32_bed	bfd/elf32-sparc.c	368;"	d	file:
elf32_bed	bfd/elf32-tic6x.c	4404;"	d	file:
elf32_bed	bfd/elf32-tic6x.c	4405;"	d	file:
elf32_bed	bfd/elf32-tic6x.c	4420;"	d	file:
elf32_bed	bfd/elf32-tic6x.c	4421;"	d	file:
elf32_bed	bfd/elf32-v850.c	4180;"	d	file:
elf32_bed	bfd/elf32-v850.c	4181;"	d	file:
elf32_bed	bfd/elf32-v850.c	4290;"	d	file:
elf32_bed	bfd/elf32-v850.c	4291;"	d	file:
elf32_bed	bfd/elf64-x86-64.c	5358;"	d	file:
elf32_bed	bfd/elf64-x86-64.c	5359;"	d	file:
elf32_bed	bfd/elf64-x86-64.c	5380;"	d	file:
elf32_bed	bfd/elf64-x86-64.c	5381;"	d	file:
elf32_bed	bfd/elf64-x86-64.c	5511;"	d	file:
elf32_bed	bfd/elfn32-mips.c	3875;"	d	file:
elf32_bed	bfd/elfn32-mips.c	3899;"	d	file:
elf32_bed	bfd/elfn32-mips.c	3900;"	d	file:
elf32_bfin_code_in_l1	bfd/elf32-bfin.c	/^bfd_boolean elf32_bfin_code_in_l1 = 0;$/;"	v
elf32_bfin_data_in_l1	bfd/elf32-bfin.c	/^bfd_boolean elf32_bfin_data_in_l1 = 0;$/;"	v
elf32_bfin_final_write_processing	bfd/elf32-bfin.c	/^elf32_bfin_final_write_processing (bfd *abfd,$/;"	f	file:
elf32_bfin_merge_private_bfd_data	bfd/elf32-bfin.c	/^elf32_bfin_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_bfin_object_p	bfd/elf32-bfin.c	/^elf32_bfin_object_p (bfd *abfd)$/;"	f	file:
elf32_bfin_print_private_bfd_data	bfd/elf32-bfin.c	/^elf32_bfin_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
elf32_bfin_reloc_type_class	bfd/elf32-bfin.c	/^elf32_bfin_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_bfin_set_private_flags	bfd/elf32-bfin.c	/^elf32_bfin_set_private_flags (bfd * abfd, flagword flags)$/;"	f	file:
elf32_bfin_special_sections	bfd/elf32-bfin.c	/^struct bfd_elf_special_section const elf32_bfin_special_sections[] =$/;"	v
elf32_bfinfdpic_adjust_dynamic_symbol	bfd/elf32-bfin.c	/^elf32_bfinfdpic_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_bfinfdpic_always_size_sections	bfd/elf32-bfin.c	/^elf32_bfinfdpic_always_size_sections (bfd *output_bfd,$/;"	f	file:
elf32_bfinfdpic_create_dynamic_sections	bfd/elf32-bfin.c	/^elf32_bfinfdpic_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_bfinfdpic_finish_dynamic_sections	bfd/elf32-bfin.c	/^elf32_bfinfdpic_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf32_bfinfdpic_finish_dynamic_symbol	bfd/elf32-bfin.c	/^elf32_bfinfdpic_finish_dynamic_symbol$/;"	f	file:
elf32_bfinfdpic_size_dynamic_sections	bfd/elf32-bfin.c	/^elf32_bfinfdpic_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf32_cr16_gc_mark_hook	bfd/elf32-cr16.c	/^elf32_cr16_gc_mark_hook (asection *sec,$/;"	f	file:
elf32_cr16_get_relocated_section_contents	bfd/elf32-cr16.c	/^elf32_cr16_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
elf32_cr16_link_hash_entry	bfd/elf32-cr16.c	/^struct elf32_cr16_link_hash_entry$/;"	s	file:
elf32_cr16_link_hash_newfunc	bfd/elf32-cr16.c	/^elf32_cr16_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf32_cr16_link_hash_table_create	bfd/elf32-cr16.c	/^elf32_cr16_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_cr16_relax_delete_bytes	bfd/elf32-cr16.c	/^elf32_cr16_relax_delete_bytes (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
elf32_cr16_relax_section	bfd/elf32-cr16.c	/^elf32_cr16_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elf32_cr16_relocate_section	bfd/elf32-cr16.c	/^elf32_cr16_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf32_cr16c_add_symbol_hook	bfd/elf32-cr16c.c	/^elf32_cr16c_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf32_cr16c_link_output_symbol_hook	bfd/elf32-cr16c.c	/^elf32_cr16c_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_cr16c_relocate_section	bfd/elf32-cr16c.c	/^elf32_cr16c_relocate_section (bfd *output_bfd,$/;"	f	file:
elf32_cr16c_section_from_bfd_section	bfd/elf32-cr16c.c	/^elf32_cr16c_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_cr16c_symbol_processing	bfd/elf32-cr16c.c	/^elf32_cr16c_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_crx_get_relocated_section_contents	bfd/elf32-crx.c	/^elf32_crx_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
elf32_crx_relax_delete_bytes	bfd/elf32-crx.c	/^elf32_crx_relax_delete_bytes (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
elf32_crx_relax_section	bfd/elf32-crx.c	/^elf32_crx_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elf32_crx_relocate_section	bfd/elf32-crx.c	/^elf32_crx_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf32_d10v_check_relocs	bfd/elf32-d10v.c	/^elf32_d10v_check_relocs (bfd *abfd,$/;"	f	file:
elf32_d10v_gc_mark_hook	bfd/elf32-d10v.c	/^elf32_d10v_gc_mark_hook (asection *sec,$/;"	f	file:
elf32_d10v_relocate_section	bfd/elf32-d10v.c	/^elf32_d10v_relocate_section (bfd *output_bfd,$/;"	f	file:
elf32_dlx_check_relocs	bfd/elf32-dlx.c	/^elf32_dlx_check_relocs (bfd *abfd,$/;"	f	file:
elf32_dlx_info_to_howto	bfd/elf32-dlx.c	/^elf32_dlx_info_to_howto (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_dlx_info_to_howto_rel	bfd/elf32-dlx.c	/^elf32_dlx_info_to_howto_rel (bfd *abfd,$/;"	f	file:
elf32_dlx_reloc_name_lookup	bfd/elf32-dlx.c	/^elf32_dlx_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_dlx_reloc_type_lookup	bfd/elf32-dlx.c	/^elf32_dlx_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_dlx_relocate16	bfd/elf32-dlx.c	/^elf32_dlx_relocate16 (bfd *abfd,$/;"	f	file:
elf32_dlx_relocate26	bfd/elf32-dlx.c	/^elf32_dlx_relocate26 (bfd *abfd,$/;"	f	file:
elf32_elf_section_map	bfd/elf32-arm.c	/^typedef struct elf32_elf_section_map$/;"	s	file:
elf32_frv_add_symbol_hook	bfd/elf32-frv.c	/^elf32_frv_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf32_frv_check_relocs	bfd/elf32-frv.c	/^elf32_frv_check_relocs (bfd *abfd,$/;"	f	file:
elf32_frv_finish_dynamic_sections	bfd/elf32-frv.c	/^elf32_frv_finish_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_frv_gc_mark_hook	bfd/elf32-frv.c	/^elf32_frv_gc_mark_hook (asection *sec,$/;"	f	file:
elf32_frv_grok_prstatus	bfd/elf32-frv.c	/^elf32_frv_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_frv_grok_psinfo	bfd/elf32-frv.c	/^elf32_frv_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_frv_howto_table	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_howto_table [] =$/;"	v	file:
elf32_frv_machine	bfd/elf32-frv.c	/^elf32_frv_machine (bfd *abfd)$/;"	f	file:
elf32_frv_object_p	bfd/elf32-frv.c	/^elf32_frv_object_p (bfd *abfd)$/;"	f	file:
elf32_frv_rel_32_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_rel_32_howto =$/;"	v	file:
elf32_frv_rel_funcdesc_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_rel_funcdesc_howto =$/;"	v	file:
elf32_frv_rel_funcdesc_value_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_rel_funcdesc_value_howto =$/;"	v	file:
elf32_frv_rel_tlsdesc_value_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_rel_tlsdesc_value_howto =$/;"	v	file:
elf32_frv_rel_tlsoff_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_rel_tlsoff_howto =$/;"	v	file:
elf32_frv_relocate_gprel12	bfd/elf32-frv.c	/^elf32_frv_relocate_gprel12 (struct bfd_link_info *info,$/;"	f	file:
elf32_frv_relocate_gprelhi	bfd/elf32-frv.c	/^elf32_frv_relocate_gprelhi (struct bfd_link_info *info,$/;"	f	file:
elf32_frv_relocate_gprello	bfd/elf32-frv.c	/^elf32_frv_relocate_gprello (struct bfd_link_info *info,$/;"	f	file:
elf32_frv_relocate_gprelu12	bfd/elf32-frv.c	/^elf32_frv_relocate_gprelu12 (struct bfd_link_info *info,$/;"	f	file:
elf32_frv_relocate_hi16	bfd/elf32-frv.c	/^elf32_frv_relocate_hi16 (bfd *input_bfd,$/;"	f	file:
elf32_frv_relocate_label24	bfd/elf32-frv.c	/^elf32_frv_relocate_label24 (bfd *input_bfd,$/;"	f	file:
elf32_frv_relocate_lo16	bfd/elf32-frv.c	/^elf32_frv_relocate_lo16 (bfd *input_bfd,$/;"	f	file:
elf32_frv_relocate_section	bfd/elf32-frv.c	/^elf32_frv_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_frv_vtentry_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_vtentry_howto =$/;"	v	file:
elf32_frv_vtinherit_howto	bfd/elf32-frv.c	/^static reloc_howto_type elf32_frv_vtinherit_howto =$/;"	v	file:
elf32_frvfdpic_adjust_dynamic_symbol	bfd/elf32-frv.c	/^elf32_frvfdpic_adjust_dynamic_symbol$/;"	f	file:
elf32_frvfdpic_always_size_sections	bfd/elf32-frv.c	/^elf32_frvfdpic_always_size_sections (bfd *output_bfd,$/;"	f	file:
elf32_frvfdpic_create_dynamic_sections	bfd/elf32-frv.c	/^elf32_frvfdpic_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_frvfdpic_finish_dynamic_sections	bfd/elf32-frv.c	/^elf32_frvfdpic_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf32_frvfdpic_finish_dynamic_symbol	bfd/elf32-frv.c	/^elf32_frvfdpic_finish_dynamic_symbol$/;"	f	file:
elf32_frvfdpic_relax_section	bfd/elf32-frv.c	/^elf32_frvfdpic_relax_section (bfd *abfd ATTRIBUTE_UNUSED, asection *sec,$/;"	f	file:
elf32_frvfdpic_size_dynamic_sections	bfd/elf32-frv.c	/^elf32_frvfdpic_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf32_ft32_adjust_diff_reloc_value	bfd/elf32-ft32.c	/^elf32_ft32_adjust_diff_reloc_value (bfd *abfd,$/;"	f	file:
elf32_ft32_adjust_reloc_if_spans_insn	bfd/elf32-ft32.c	/^elf32_ft32_adjust_reloc_if_spans_insn (bfd *abfd,$/;"	f	file:
elf32_ft32_is_diff_reloc	bfd/elf32-ft32.c	/^elf32_ft32_is_diff_reloc (Elf_Internal_Rela *irel)$/;"	f	file:
elf32_ft32_relax_delete_bytes	bfd/elf32-ft32.c	/^elf32_ft32_relax_delete_bytes (struct bfd_link_info *link_info, bfd * abfd,$/;"	f	file:
elf32_ft32_relax_is_branch_target	bfd/elf32-ft32.c	/^elf32_ft32_relax_is_branch_target (struct bfd_link_info *link_info,$/;"	f	file:
elf32_generic_link_add_symbols	bfd/elf32-gen.c	/^elf32_generic_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_h8_final_link_relocate	bfd/elf32-h8300.c	/^elf32_h8_final_link_relocate (unsigned long r_type, bfd *input_bfd,$/;"	f	file:
elf32_h8_final_write_processing	bfd/elf32-h8300.c	/^elf32_h8_final_write_processing (bfd *abfd,$/;"	f	file:
elf32_h8_get_relocated_section_contents	bfd/elf32-h8300.c	/^elf32_h8_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
elf32_h8_info_to_howto	bfd/elf32-h8300.c	/^elf32_h8_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED, arelent *bfd_reloc,$/;"	f	file:
elf32_h8_info_to_howto_rel	bfd/elf32-h8300.c	/^elf32_h8_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_h8_mach	bfd/elf32-h8300.c	/^elf32_h8_mach (flagword flags)$/;"	f	file:
elf32_h8_merge_private_bfd_data	bfd/elf32-h8300.c	/^elf32_h8_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_h8_object_p	bfd/elf32-h8300.c	/^elf32_h8_object_p (bfd *abfd)$/;"	f	file:
elf32_h8_relax_delete_bytes	bfd/elf32-h8300.c	/^elf32_h8_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, int count)$/;"	f	file:
elf32_h8_relax_section	bfd/elf32-h8300.c	/^elf32_h8_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elf32_h8_reloc_name_lookup	bfd/elf32-h8300.c	/^elf32_h8_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_h8_reloc_type_lookup	bfd/elf32-h8300.c	/^elf32_h8_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_h8_relocate_section	bfd/elf32-h8300.c	/^elf32_h8_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf32_h8_symbol_address_p	bfd/elf32-h8300.c	/^elf32_h8_symbol_address_p (bfd *abfd, asection *sec, bfd_vma addr)$/;"	f	file:
elf32_hppa_adjust_dynamic_symbol	bfd/elf32-hppa.c	/^elf32_hppa_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_hppa_build_stubs	bfd/elf32-hppa.c	/^elf32_hppa_build_stubs (struct bfd_link_info *info)$/;"	f
elf32_hppa_check_relocs	bfd/elf32-hppa.c	/^elf32_hppa_check_relocs (bfd *abfd,$/;"	f	file:
elf32_hppa_copy_indirect_symbol	bfd/elf32-hppa.c	/^elf32_hppa_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_hppa_create_dynamic_sections	bfd/elf32-hppa.c	/^elf32_hppa_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_hppa_elf_get_symbol_type	bfd/elf32-hppa.c	/^elf32_hppa_elf_get_symbol_type (Elf_Internal_Sym *elf_sym, int type)$/;"	f	file:
elf32_hppa_final_link	bfd/elf32-hppa.c	/^elf32_hppa_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_hppa_finish_dynamic_sections	bfd/elf32-hppa.c	/^elf32_hppa_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf32_hppa_finish_dynamic_symbol	bfd/elf32-hppa.c	/^elf32_hppa_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf32_hppa_gc_mark_hook	bfd/elf32-hppa.c	/^elf32_hppa_gc_mark_hook (asection *sec,$/;"	f	file:
elf32_hppa_grok_prstatus	bfd/elf32-hppa.c	/^elf32_hppa_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_hppa_grok_psinfo	bfd/elf32-hppa.c	/^elf32_hppa_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_hppa_hide_symbol	bfd/elf32-hppa.c	/^elf32_hppa_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_hppa_init_stub_bfd	bfd/elf32-hppa.c	/^elf32_hppa_init_stub_bfd (bfd *abfd, struct bfd_link_info *info)$/;"	f
elf32_hppa_link_hash_entry	bfd/elf32-hppa.c	/^struct elf32_hppa_link_hash_entry$/;"	s	file:
elf32_hppa_link_hash_table	bfd/elf32-hppa.c	/^struct elf32_hppa_link_hash_table$/;"	s	file:
elf32_hppa_link_hash_table_create	bfd/elf32-hppa.c	/^elf32_hppa_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_hppa_link_hash_table_free	bfd/elf32-hppa.c	/^elf32_hppa_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf32_hppa_next_input_section	bfd/elf32-hppa.c	/^elf32_hppa_next_input_section (struct bfd_link_info *info, asection *isec)$/;"	f
elf32_hppa_object_p	bfd/elf32-hppa.c	/^elf32_hppa_object_p (bfd *abfd)$/;"	f	file:
elf32_hppa_optimized_tls_reloc	bfd/elf32-hppa.c	/^elf32_hppa_optimized_tls_reloc (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_hppa_reloc_type_class	bfd/elf32-hppa.c	/^elf32_hppa_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_hppa_relocate_section	bfd/elf32-hppa.c	/^elf32_hppa_relocate_section (bfd *output_bfd,$/;"	f	file:
elf32_hppa_set_gp	bfd/elf32-hppa.c	/^elf32_hppa_set_gp (bfd *abfd, struct bfd_link_info *info)$/;"	f
elf32_hppa_setup_section_lists	bfd/elf32-hppa.c	/^elf32_hppa_setup_section_lists (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
elf32_hppa_size_dynamic_sections	bfd/elf32-hppa.c	/^elf32_hppa_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_hppa_size_stubs	bfd/elf32-hppa.c	/^elf32_hppa_size_stubs$/;"	f
elf32_hppa_stub_hash_entry	bfd/elf32-hppa.c	/^struct elf32_hppa_stub_hash_entry$/;"	s	file:
elf32_hppa_stub_type	bfd/elf32-hppa.c	/^enum elf32_hppa_stub_type$/;"	g	file:
elf32_i386_copy_solaris_special_section_fields	bfd/elf32-i386.c	/^elf32_i386_copy_solaris_special_section_fields (const bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_i386_nacl_elf_object_p	bfd/elf32-i386.c	/^elf32_i386_nacl_elf_object_p (bfd *abfd)$/;"	f	file:
elf32_iamcu_elf_object_p	bfd/elf32-i386.c	/^elf32_iamcu_elf_object_p (bfd *abfd)$/;"	f	file:
elf32_iq2000_machine	bfd/elf32-iq2000.c	/^elf32_iq2000_machine (bfd *abfd)$/;"	f	file:
elf32_m32c_machine	bfd/elf32-m32c.c	/^elf32_m32c_machine (bfd *abfd)$/;"	f	file:
elf32_m68hc11_add_symbol_hook	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,$/;"	f
elf32_m68hc11_build_stubs	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_build_stubs (bfd *abfd, struct bfd_link_info *info)$/;"	f
elf32_m68hc11_check_relocs	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f
elf32_m68hc11_merge_symbol_attribute	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_merge_symbol_attribute (struct elf_link_hash_entry *h,$/;"	f
elf32_m68hc11_post_process_headers	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_post_process_headers (bfd *abfd, struct bfd_link_info *link_info)$/;"	f
elf32_m68hc11_relocate_section	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
elf32_m68hc11_setup_section_lists	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_setup_section_lists (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
elf32_m68hc11_size_stubs	bfd/elf32-m68hc1x.c	/^elf32_m68hc11_size_stubs (bfd *output_bfd, bfd *stub_bfd,$/;"	f
elf32_m68hc11_special_sections	bfd/elf32-m68hc11.c	/^static const struct bfd_elf_special_section elf32_m68hc11_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf32_m68hc11_stub_hash_entry	bfd/elf32-m68hc1x.h	/^struct elf32_m68hc11_stub_hash_entry$/;"	s
elf32_m68hc12_special_sections	bfd/elf32-m68hc12.c	/^static const struct bfd_elf_special_section elf32_m68hc12_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf32_m68k_merge_private_bfd_data	bfd/elf32-m68k.c	/^elf32_m68k_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_m68k_object_p	bfd/elf32-m68k.c	/^elf32_m68k_object_p (bfd *abfd)$/;"	f	file:
elf32_m68k_print_private_bfd_data	bfd/elf32-m68k.c	/^elf32_m68k_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elf32_m68k_reloc_type_class	bfd/elf32-m68k.c	/^elf32_m68k_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_m68k_set_private_flags	bfd/elf32-m68k.c	/^elf32_m68k_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elf32_mb_hash_entry	bfd/elf32-microblaze.c	742;"	d	file:
elf32_mb_hash_table	bfd/elf32-microblaze.c	765;"	d	file:
elf32_mb_link_hash_entry	bfd/elf32-microblaze.c	/^struct elf32_mb_link_hash_entry$/;"	s	file:
elf32_mb_link_hash_table	bfd/elf32-microblaze.c	/^struct elf32_mb_link_hash_table$/;"	s	file:
elf32_mep_machine	bfd/elf32-mep.c	/^elf32_mep_machine (bfd * abfd)$/;"	f	file:
elf32_mips_fixup_symbol	bfd/elf32-mips.c	/^elf32_mips_fixup_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_mips_grok_prstatus	bfd/elf32-mips.c	/^elf32_mips_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_mips_grok_prstatus	bfd/elfn32-mips.c	/^elf32_mips_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_mips_grok_psinfo	bfd/elf32-mips.c	/^elf32_mips_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_mips_grok_psinfo	bfd/elfn32-mips.c	/^elf32_mips_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_mips_irix_compat	bfd/elf32-mips.c	/^elf32_mips_irix_compat (bfd *abfd)$/;"	f	file:
elf32_mips_write_core_note	bfd/elf32-mips.c	/^elf32_mips_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,$/;"	f	file:
elf32_mips_write_core_note	bfd/elfn32-mips.c	/^elf32_mips_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,$/;"	f	file:
elf32_mn10300_count_hash_table_entries	bfd/elf-m10300.c	/^elf32_mn10300_count_hash_table_entries (struct bfd_hash_entry *gen_entry ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_mn10300_finish_hash_table_entry	bfd/elf-m10300.c	/^elf32_mn10300_finish_hash_table_entry (struct bfd_hash_entry *gen_entry,$/;"	f	file:
elf32_mn10300_hash_table	bfd/elf-m10300.c	130;"	d	file:
elf32_mn10300_link_hash_entry	bfd/elf-m10300.c	/^struct elf32_mn10300_link_hash_entry$/;"	s	file:
elf32_mn10300_link_hash_newfunc	bfd/elf-m10300.c	/^elf32_mn10300_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf32_mn10300_link_hash_table	bfd/elf-m10300.c	/^struct elf32_mn10300_link_hash_table$/;"	s	file:
elf32_mn10300_link_hash_table_create	bfd/elf-m10300.c	/^elf32_mn10300_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_mn10300_link_hash_table_free	bfd/elf-m10300.c	/^elf32_mn10300_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf32_mn10300_link_hash_traverse	bfd/elf-m10300.c	134;"	d	file:
elf32_mn10300_list_hash_table_entries	bfd/elf-m10300.c	/^elf32_mn10300_list_hash_table_entries (struct bfd_hash_entry *gen_entry,$/;"	f	file:
elf32_msp430_check_relocs	bfd/elf32-msp430.c	/^elf32_msp430_check_relocs (bfd * abfd, struct bfd_link_info * info,$/;"	f	file:
elf32_msp430_eh_frame_address_size	bfd/elf32-msp430.c	/^elf32_msp430_eh_frame_address_size (bfd *abfd,$/;"	f	file:
elf32_msp430_merge_mspabi_attributes	bfd/elf32-msp430.c	/^elf32_msp430_merge_mspabi_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_msp430_merge_private_bfd_data	bfd/elf32-msp430.c	/^elf32_msp430_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_msp430_obj_attrs_arg_type	bfd/elf32-msp430.c	/^elf32_msp430_obj_attrs_arg_type (int tag)$/;"	f	file:
elf32_msp430_obj_attrs_handle_unknown	bfd/elf32-msp430.c	/^elf32_msp430_obj_attrs_handle_unknown (bfd *abfd, int tag)$/;"	f	file:
elf32_msp430_object_p	bfd/elf32-msp430.c	/^elf32_msp430_object_p (bfd * abfd)$/;"	f	file:
elf32_msp430_relocate_section	bfd/elf32-msp430.c	/^elf32_msp430_relocate_section (bfd * output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_msp430_section_from_shdr	bfd/elf32-msp430.c	/^elf32_msp430_section_from_shdr (bfd *abfd,$/;"	f	file:
elf32_mt_machine	bfd/elf32-mt.c	/^elf32_mt_machine (bfd *abfd)$/;"	f	file:
elf32_nds32_hash_entry	bfd/elf32-nds32.c	217;"	d	file:
elf32_nds32_local_got_tls_type	bfd/elf32-nds32.c	214;"	d	file:
elf32_nios2_hash_entry	bfd/elf32-nios2.c	1762;"	d	file:
elf32_nios2_hash_table	bfd/elf32-nios2.c	1766;"	d	file:
elf32_nios2_link_hash_entry	bfd/elf32-nios2.c	/^struct elf32_nios2_link_hash_entry$/;"	s	file:
elf32_nios2_link_hash_table	bfd/elf32-nios2.c	/^struct elf32_nios2_link_hash_table$/;"	s	file:
elf32_nios2_local_got_tls_type	bfd/elf32-nios2.c	1834;"	d	file:
elf32_nios2_special_sections	bfd/elf32-nios2.c	/^const struct bfd_elf_special_section elf32_nios2_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section
elf32_nios2_stub_hash_entry	bfd/elf32-nios2.c	/^struct elf32_nios2_stub_hash_entry$/;"	s	file:
elf32_nios2_stub_type	bfd/elf32-nios2.c	/^enum elf32_nios2_stub_type$/;"	g	file:
elf32_nios2_tdata	bfd/elf32-nios2.c	1831;"	d	file:
elf32_or1k_merge_private_bfd_data	bfd/elf32-or1k.c	/^elf32_or1k_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_pru_adjust_diff_reloc_value	bfd/elf32-pru.c	/^elf32_pru_adjust_diff_reloc_value (bfd *abfd,$/;"	f	file:
elf32_pru_is_diff_reloc	bfd/elf32-pru.c	/^elf32_pru_is_diff_reloc (Elf_Internal_Rela *irel)$/;"	f	file:
elf32_rl78_machine	bfd/elf32-rl78.c	/^elf32_rl78_machine (bfd * abfd ATTRIBUTE_UNUSED)$/;"	f	file:
elf32_rl78_relax_delete_bytes	bfd/elf32-rl78.c	/^elf32_rl78_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, int count,$/;"	f	file:
elf32_rx_machine	bfd/elf32-rx.c	/^elf32_rx_machine (bfd * abfd ATTRIBUTE_UNUSED)$/;"	f	file:
elf32_rx_modify_program_headers	bfd/elf32-rx.c	/^elf32_rx_modify_program_headers (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_rx_relax_delete_bytes	bfd/elf32-rx.c	/^elf32_rx_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, int count,$/;"	f	file:
elf32_rx_relax_section	bfd/elf32-rx.c	/^elf32_rx_relax_section (bfd *		       abfd,$/;"	f	file:
elf32_rx_relax_section_wrapper	bfd/elf32-rx.c	/^elf32_rx_relax_section_wrapper (bfd *		       abfd,$/;"	f	file:
elf32_rx_special_sections	bfd/elf32-rx.c	/^static const struct bfd_elf_special_section elf32_rx_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf32_s390_merge_private_bfd_data	bfd/elf32-s390.c	/^elf32_s390_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_s390_vtentry_howto	bfd/elf32-s390.c	/^static reloc_howto_type elf32_s390_vtentry_howto =$/;"	v	file:
elf32_s390_vtinherit_howto	bfd/elf32-s390.c	/^static reloc_howto_type elf32_s390_vtinherit_howto =$/;"	v	file:
elf32_score_howto_table	bfd/elf32-score.c	/^static reloc_howto_type elf32_score_howto_table[] =$/;"	v	file:
elf32_score_howto_table	bfd/elf32-score7.c	/^static reloc_howto_type elf32_score_howto_table[] =$/;"	v	file:
elf32_score_link_hash_table_create	bfd/elf32-score.c	/^elf32_score_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_score_merge_private_bfd_data	bfd/elf32-score.c	/^elf32_score_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_score_new_section_hook	bfd/elf32-score.c	/^elf32_score_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elf32_score_print_private_bfd_data	bfd/elf32-score.c	/^elf32_score_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elf32_score_reloc_map	bfd/elf32-score.c	/^static const struct score_reloc_map elf32_score_reloc_map[] =$/;"	v	typeref:struct:score_reloc_map	file:
elf32_score_reloc_map	bfd/elf32-score7.c	/^static const struct score_reloc_map elf32_score_reloc_map[] =$/;"	v	typeref:struct:score_reloc_map	file:
elf32_score_reloc_name_lookup	bfd/elf32-score.c	/^elf32_score_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_score_reloc_type_lookup	bfd/elf32-score.c	/^elf32_score_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f	file:
elf32_shlin_grok_prstatus	bfd/elf32-sh.c	/^elf32_shlin_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_shlin_grok_psinfo	bfd/elf32-sh.c	/^elf32_shlin_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_sparc_copy_solaris_special_section_fields	bfd/elf32-sparc.c	/^elf32_sparc_copy_solaris_special_section_fields (const bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_sparc_final_write_processing	bfd/elf32-sparc.c	/^elf32_sparc_final_write_processing (bfd *abfd,$/;"	f	file:
elf32_sparc_grok_psinfo	bfd/elf32-sparc.c	/^elf32_sparc_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf32_sparc_merge_private_bfd_data	bfd/elf32-sparc.c	/^elf32_sparc_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_sparc_reloc_type_class	bfd/elf32-sparc.c	/^elf32_sparc_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
elf32_sparc_vxworks_final_write_processing	bfd/elf32-sparc.c	/^elf32_sparc_vxworks_final_write_processing (bfd *abfd, bfd_boolean linker)$/;"	f	file:
elf32_sparc_vxworks_link_hash_table_create	bfd/elf32-sparc.c	/^elf32_sparc_vxworks_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_stm32l4xx_erratum_list	bfd/elf32-arm.c	/^elf32_stm32l4xx_erratum_list;$/;"	t	typeref:struct:elf32_stm32l4xx_erratum_list	file:
elf32_stm32l4xx_erratum_list	bfd/elf32-arm.c	/^typedef struct elf32_stm32l4xx_erratum_list$/;"	s	file:
elf32_stm32l4xx_erratum_type	bfd/elf32-arm.c	/^elf32_stm32l4xx_erratum_type;$/;"	t	typeref:enum:__anon1133	file:
elf32_thumb2_plt0_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_thumb2_plt0_entry [] =$/;"	v	file:
elf32_thumb2_plt_entry	bfd/elf32-arm.c	/^static const bfd_vma elf32_thumb2_plt_entry [] =$/;"	v	file:
elf32_thumb_to_arm_stub	bfd/elf32-arm.c	/^elf32_thumb_to_arm_stub (struct bfd_link_info * info,$/;"	f	file:
elf32_tic6x_add_low31	bfd/elf32-tic6x.c	/^elf32_tic6x_add_low31 (unsigned long val, bfd_vma addend)$/;"	f	file:
elf32_tic6x_add_symbol_hook	bfd/elf32-tic6x.c	/^elf32_tic6x_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf32_tic6x_add_unwind_table_edit	bfd/elf32-tic6x.c	/^elf32_tic6x_add_unwind_table_edit (tic6x_unwind_table_edit **head,$/;"	f	file:
elf32_tic6x_adjust_dynamic_symbol	bfd/elf32-tic6x.c	/^elf32_tic6x_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf32_tic6x_adjust_exidx_size	bfd/elf32-tic6x.c	/^elf32_tic6x_adjust_exidx_size (asection *exidx_sec, int adjust)$/;"	f	file:
elf32_tic6x_allocate_dynrelocs	bfd/elf32-tic6x.c	/^elf32_tic6x_allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
elf32_tic6x_always_size_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_always_size_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_array_alignment_to_tag	bfd/elf32-tic6x.c	/^elf32_tic6x_array_alignment_to_tag (int align)$/;"	f	file:
elf32_tic6x_check_relocs	bfd/elf32-tic6x.c	/^elf32_tic6x_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf32_tic6x_copy_exidx_entry	bfd/elf32-tic6x.c	/^elf32_tic6x_copy_exidx_entry (bfd *output_bfd, bfd_byte *to, bfd_byte *from,$/;"	f	file:
elf32_tic6x_create_dynamic_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_fake_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_tic6x_final_link	bfd/elf32-tic6x.c	/^elf32_tic6x_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_finish_dynamic_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_finish_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_tic6x_finish_dynamic_symbol	bfd/elf32-tic6x.c	/^elf32_tic6x_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
elf32_tic6x_fix_exidx_coverage	bfd/elf32-tic6x.c	/^elf32_tic6x_fix_exidx_coverage (asection **text_section_order,$/;"	f
elf32_tic6x_gc_mark_extra_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_gc_mark_extra_sections (struct bfd_link_info *info,$/;"	f	file:
elf32_tic6x_hash_table	bfd/elf32-tic6x.c	61;"	d	file:
elf32_tic6x_howto_table	bfd/elf32-tic6x.c	/^static reloc_howto_type elf32_tic6x_howto_table[] =$/;"	v	file:
elf32_tic6x_howto_table_rel	bfd/elf32-tic6x.c	/^static reloc_howto_type elf32_tic6x_howto_table_rel[] =$/;"	v	file:
elf32_tic6x_info_to_howto	bfd/elf32-tic6x.c	/^elf32_tic6x_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED, arelent *bfd_reloc,$/;"	f	file:
elf32_tic6x_info_to_howto_rel	bfd/elf32-tic6x.c	/^elf32_tic6x_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED, arelent *bfd_reloc,$/;"	f	file:
elf32_tic6x_insert_cantunwind_after	bfd/elf32-tic6x.c	/^elf32_tic6x_insert_cantunwind_after (asection *text_sec, asection *exidx_sec)$/;"	f	file:
elf32_tic6x_install_rela	bfd/elf32-tic6x.c	/^elf32_tic6x_install_rela (bfd *output_bfd, asection *srela,$/;"	f	file:
elf32_tic6x_link_hash_entry	bfd/elf32-tic6x.c	/^struct elf32_tic6x_link_hash_entry$/;"	s	file:
elf32_tic6x_link_hash_newfunc	bfd/elf32-tic6x.c	/^elf32_tic6x_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf32_tic6x_link_hash_table	bfd/elf32-tic6x.c	/^struct elf32_tic6x_link_hash_table$/;"	s	file:
elf32_tic6x_link_hash_table_create	bfd/elf32-tic6x.c	/^elf32_tic6x_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf32_tic6x_link_omit_section_dynsym	bfd/elf32-tic6x.c	/^elf32_tic6x_link_omit_section_dynsym (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_tic6x_link_output_symbol_hook	bfd/elf32-tic6x.c	/^elf32_tic6x_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_tic6x_make_got_dynreloc	bfd/elf32-tic6x.c	/^elf32_tic6x_make_got_dynreloc (bfd *output_bfd,$/;"	f	file:
elf32_tic6x_merge_arch_attributes	bfd/elf32-tic6x.c	/^elf32_tic6x_merge_arch_attributes (int arch1, int arch2)$/;"	f
elf32_tic6x_merge_attributes	bfd/elf32-tic6x.c	/^elf32_tic6x_merge_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_merge_private_bfd_data	bfd/elf32-tic6x.c	/^elf32_tic6x_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_mkobject	bfd/elf32-tic6x.c	/^elf32_tic6x_mkobject (bfd *abfd)$/;"	f	file:
elf32_tic6x_new_section_hook	bfd/elf32-tic6x.c	/^elf32_tic6x_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elf32_tic6x_obj_attrs_arg_type	bfd/elf32-tic6x.c	/^elf32_tic6x_obj_attrs_arg_type (int tag)$/;"	f	file:
elf32_tic6x_obj_attrs_handle_unknown	bfd/elf32-tic6x.c	/^elf32_tic6x_obj_attrs_handle_unknown (bfd *abfd, int tag)$/;"	f	file:
elf32_tic6x_obj_attrs_order	bfd/elf32-tic6x.c	/^elf32_tic6x_obj_attrs_order (int num)$/;"	f	file:
elf32_tic6x_obj_tdata	bfd/elf32-tic6x.c	/^struct elf32_tic6x_obj_tdata$/;"	s	file:
elf32_tic6x_params	bfd/elf32-tic6x.h	/^struct elf32_tic6x_params$/;"	s
elf32_tic6x_plt_sym_val	bfd/elf32-tic6x.c	/^elf32_tic6x_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf32_tic6x_rel_relocation_p	bfd/elf32-tic6x.c	/^elf32_tic6x_rel_relocation_p (bfd *abfd, asection *sec,$/;"	f	file:
elf32_tic6x_reloc_map	bfd/elf32-tic6x.c	/^static const tic6x_reloc_map elf32_tic6x_reloc_map[] =$/;"	v	file:
elf32_tic6x_reloc_name_lookup	bfd/elf32-tic6x.c	/^elf32_tic6x_reloc_name_lookup (bfd *abfd, const char *r_name)$/;"	f	file:
elf32_tic6x_reloc_type_lookup	bfd/elf32-tic6x.c	/^elf32_tic6x_reloc_type_lookup (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f	file:
elf32_tic6x_relocate_section	bfd/elf32-tic6x.c	/^elf32_tic6x_relocate_section (bfd *output_bfd,$/;"	f	file:
elf32_tic6x_section_data	bfd/elf32-tic6x.c	117;"	d	file:
elf32_tic6x_section_from_bfd_section	bfd/elf32-tic6x.c	/^elf32_tic6x_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_tic6x_set_use_rela_p	bfd/elf32-tic6x.c	/^elf32_tic6x_set_use_rela_p (bfd *abfd, bfd_boolean use_rela_p)$/;"	f
elf32_tic6x_setup	bfd/elf32-tic6x.c	/^elf32_tic6x_setup (struct bfd_link_info *info,$/;"	f
elf32_tic6x_size_dynamic_sections	bfd/elf32-tic6x.c	/^elf32_tic6x_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf32_tic6x_symbol_processing	bfd/elf32-tic6x.c	/^elf32_tic6x_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED, asymbol *asym)$/;"	f	file:
elf32_tic6x_tag_to_array_alignment	bfd/elf32-tic6x.c	/^elf32_tic6x_tag_to_array_alignment (int tag)$/;"	f	file:
elf32_tic6x_tdata	bfd/elf32-tic6x.c	130;"	d	file:
elf32_tic6x_using_dsbt	bfd/elf32-tic6x.c	/^elf32_tic6x_using_dsbt (bfd *abfd)$/;"	f	file:
elf32_tic6x_write_section	bfd/elf32-tic6x.c	/^elf32_tic6x_write_section (bfd *output_bfd,$/;"	f	file:
elf32_vax_merge_private_bfd_data	bfd/elf32-vax.c	/^elf32_vax_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf32_vax_print_private_bfd_data	bfd/elf32-vax.c	/^elf32_vax_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elf32_vax_set_private_flags	bfd/elf32-vax.c	/^elf32_vax_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elf32_vfp11_erratum_list	bfd/elf32-arm.c	/^elf32_vfp11_erratum_list;$/;"	t	typeref:struct:elf32_vfp11_erratum_list	file:
elf32_vfp11_erratum_list	bfd/elf32-arm.c	/^typedef struct elf32_vfp11_erratum_list$/;"	s	file:
elf32_vfp11_erratum_type	bfd/elf32-arm.c	/^elf32_vfp11_erratum_type;$/;"	t	typeref:enum:__anon1129	file:
elf32_wasm32_howto_table	bfd/elf32-wasm32.c	/^static reloc_howto_type elf32_wasm32_howto_table[] =$/;"	v	file:
elf32_wasm32_info_to_howto_rela	bfd/elf32-wasm32.c	/^elf32_wasm32_info_to_howto_rela (bfd *abfd,$/;"	f	file:
elf32_wasm32_reloc_name_lookup	bfd/elf32-wasm32.c	/^elf32_wasm32_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_wasm32_reloc_type_lookup	bfd/elf32-wasm32.c	/^elf32_wasm32_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf32_wasm32_rtype_to_howto	bfd/elf32-wasm32.c	/^elf32_wasm32_rtype_to_howto (bfd *abfd, unsigned r_type)$/;"	f	file:
elf32_x86_64_elf_object_p	bfd/elf64-x86-64.c	/^elf32_x86_64_elf_object_p (bfd *abfd)$/;"	f	file:
elf32_x86_64_nacl_elf_object_p	bfd/elf64-x86-64.c	/^elf32_x86_64_nacl_elf_object_p (bfd *abfd)$/;"	f	file:
elf32_xc16x_final_link_relocate	bfd/elf32-xc16x.c	/^elf32_xc16x_final_link_relocate (unsigned long r_type,$/;"	f	file:
elf32_xc16x_final_write_processing	bfd/elf32-xc16x.c	/^elf32_xc16x_final_write_processing (bfd *abfd,$/;"	f	file:
elf32_xc16x_info_to_howto	bfd/elf32-xc16x.c	/^elf32_xc16x_info_to_howto (bfd *abfd, arelent *bfd_reloc,$/;"	f	file:
elf32_xc16x_mach	bfd/elf32-xc16x.c	/^elf32_xc16x_mach (flagword flags)$/;"	f	file:
elf32_xc16x_object_p	bfd/elf32-xc16x.c	/^elf32_xc16x_object_p (bfd *abfd)$/;"	f	file:
elf32_xc16x_relocate_section	bfd/elf32-xc16x.c	/^elf32_xc16x_relocate_section (bfd *output_bfd,$/;"	f	file:
elf32_xgate_add_symbol_hook	bfd/elf32-xgate.c	/^elf32_xgate_add_symbol_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_build_stubs	bfd/elf32-xgate.c	/^elf32_xgate_build_stubs (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_check_relocs	bfd/elf32-xgate.c	/^elf32_xgate_check_relocs (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_post_process_headers	bfd/elf32-xgate.c	/^elf32_xgate_post_process_headers (bfd *abfd ATTRIBUTE_UNUSED, struct bfd_link_info *link_info ATTRIBUTE_UNUSED)$/;"	f
elf32_xgate_relocate_section	bfd/elf32-xgate.c	/^elf32_xgate_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_setup_section_lists	bfd/elf32-xgate.c	/^elf32_xgate_setup_section_lists (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_size_stubs	bfd/elf32-xgate.c	/^elf32_xgate_size_stubs (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
elf32_xgate_special_sections	bfd/elf32-xgate.c	/^static const struct bfd_elf_special_section elf32_xgate_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf32_xgate_stub_hash_entry	bfd/elf32-xgate.h	/^struct elf32_xgate_stub_hash_entry$/;"	s
elf32xtensa_no_literal_movement	bfd/elf32-xtensa.c	/^int elf32xtensa_no_literal_movement = 1;$/;"	v
elf32xtensa_separate_props	bfd/elf32-xtensa.c	/^bfd_boolean elf32xtensa_separate_props = FALSE;$/;"	v
elf32xtensa_size_opt	bfd/elf32-xtensa.c	/^int elf32xtensa_size_opt;$/;"	v
elf64_alpha_add_symbol_hook	bfd/elf64-alpha.c	/^elf64_alpha_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_adjust_dynamic_symbol	bfd/elf64-alpha.c	/^elf64_alpha_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_always_size_sections	bfd/elf64-alpha.c	/^elf64_alpha_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_bfd_link_hash_table_create	bfd/elf64-alpha.c	/^elf64_alpha_bfd_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf64_alpha_bfd_reloc_name_lookup	bfd/elf64-alpha.c	/^elf64_alpha_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_bfd_reloc_type_lookup	bfd/elf64-alpha.c	/^elf64_alpha_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_calc_dynrel_sizes	bfd/elf64-alpha.c	/^elf64_alpha_calc_dynrel_sizes (struct alpha_elf_link_hash_entry *h,$/;"	f	file:
elf64_alpha_calc_got_offsets	bfd/elf64-alpha.c	/^elf64_alpha_calc_got_offsets (struct bfd_link_info *info)$/;"	f	file:
elf64_alpha_calc_got_offsets_for_symbol	bfd/elf64-alpha.c	/^elf64_alpha_calc_got_offsets_for_symbol (struct alpha_elf_link_hash_entry *h,$/;"	f	file:
elf64_alpha_can_merge_gots	bfd/elf64-alpha.c	/^elf64_alpha_can_merge_gots (bfd *a, bfd *b)$/;"	f	file:
elf64_alpha_check_relocs	bfd/elf64-alpha.c	/^elf64_alpha_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_copy_indirect_symbol	bfd/elf64-alpha.c	/^elf64_alpha_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_create_dynamic_sections	bfd/elf64-alpha.c	/^elf64_alpha_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_alpha_create_got_section	bfd/elf64-alpha.c	/^elf64_alpha_create_got_section (bfd *abfd,$/;"	f	file:
elf64_alpha_do_reloc_gpdisp	bfd/elf64-alpha.c	/^elf64_alpha_do_reloc_gpdisp (bfd *abfd, bfd_vma gpdisp, bfd_byte *p_ldah,$/;"	f	file:
elf64_alpha_ecoff_debug_swap	bfd/elf64-alpha.c	/^elf64_alpha_ecoff_debug_swap =$/;"	v	typeref:struct:ecoff_debug_swap	file:
elf64_alpha_emit_dynrel	bfd/elf64-alpha.c	/^elf64_alpha_emit_dynrel (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_fake_sections	bfd/elf64-alpha.c	/^elf64_alpha_fake_sections (bfd *abfd, Elf_Internal_Shdr *hdr, asection *sec)$/;"	f	file:
elf64_alpha_fbsd_post_process_headers	bfd/elf64-alpha.c	/^elf64_alpha_fbsd_post_process_headers (bfd * abfd,$/;"	f	file:
elf64_alpha_final_link	bfd/elf64-alpha.c	/^elf64_alpha_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_alpha_find_nearest_line	bfd/elf64-alpha.c	/^elf64_alpha_find_nearest_line (bfd *abfd, asymbol **symbols,$/;"	f	file:
elf64_alpha_find_reloc_at_ofs	bfd/elf64-alpha.c	/^elf64_alpha_find_reloc_at_ofs (Elf_Internal_Rela *rel,$/;"	f	file:
elf64_alpha_finish_dynamic_sections	bfd/elf64-alpha.c	/^elf64_alpha_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf64_alpha_finish_dynamic_symbol	bfd/elf64-alpha.c	/^elf64_alpha_finish_dynamic_symbol (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_gc_mark_hook	bfd/elf64-alpha.c	/^elf64_alpha_gc_mark_hook (asection *sec, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_howto_table	bfd/elf64-alpha.c	/^static reloc_howto_type elf64_alpha_howto_table[] =$/;"	v	file:
elf64_alpha_info_to_howto	bfd/elf64-alpha.c	/^elf64_alpha_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
elf64_alpha_is_local_label_name	bfd/elf64-alpha.c	/^elf64_alpha_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)$/;"	f	file:
elf64_alpha_link_hash_newfunc	bfd/elf64-alpha.c	/^elf64_alpha_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf64_alpha_merge_gots	bfd/elf64-alpha.c	/^elf64_alpha_merge_gots (bfd *a, bfd *b)$/;"	f	file:
elf64_alpha_merge_symbol_attribute	bfd/elf64-alpha.c	/^elf64_alpha_merge_symbol_attribute (struct elf_link_hash_entry *h,$/;"	f	file:
elf64_alpha_mkobject	bfd/elf64-alpha.c	/^elf64_alpha_mkobject (bfd *abfd)$/;"	f	file:
elf64_alpha_object_p	bfd/elf64-alpha.c	/^elf64_alpha_object_p (bfd *abfd)$/;"	f	file:
elf64_alpha_output_extsym	bfd/elf64-alpha.c	/^elf64_alpha_output_extsym (struct alpha_elf_link_hash_entry *h, void * data)$/;"	f	file:
elf64_alpha_read_ecoff_info	bfd/elf64-alpha.c	/^elf64_alpha_read_ecoff_info (bfd *abfd, asection *section,$/;"	f	file:
elf64_alpha_relax_got_load	bfd/elf64-alpha.c	/^elf64_alpha_relax_got_load (struct alpha_relax_info *info, bfd_vma symval,$/;"	f	file:
elf64_alpha_relax_opt_call	bfd/elf64-alpha.c	/^elf64_alpha_relax_opt_call (struct alpha_relax_info *info, bfd_vma symval)$/;"	f	file:
elf64_alpha_relax_section	bfd/elf64-alpha.c	/^elf64_alpha_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elf64_alpha_relax_tls_get_addr	bfd/elf64-alpha.c	/^elf64_alpha_relax_tls_get_addr (struct alpha_relax_info *info, bfd_vma symval,$/;"	f	file:
elf64_alpha_relax_with_lituse	bfd/elf64-alpha.c	/^elf64_alpha_relax_with_lituse (struct alpha_relax_info *info,$/;"	f	file:
elf64_alpha_reloc_bad	bfd/elf64-alpha.c	/^elf64_alpha_reloc_bad (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc,$/;"	f	file:
elf64_alpha_reloc_gpdisp	bfd/elf64-alpha.c	/^elf64_alpha_reloc_gpdisp (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
elf64_alpha_reloc_map	bfd/elf64-alpha.c	/^static const struct elf_reloc_map elf64_alpha_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
elf64_alpha_reloc_nil	bfd/elf64-alpha.c	/^elf64_alpha_reloc_nil (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc,$/;"	f	file:
elf64_alpha_reloc_type_class	bfd/elf64-alpha.c	/^elf64_alpha_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_relocate_section	bfd/elf64-alpha.c	/^elf64_alpha_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_relocate_section_r	bfd/elf64-alpha.c	/^elf64_alpha_relocate_section_r (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_section_flags	bfd/elf64-alpha.c	/^elf64_alpha_section_flags (flagword *flags, const Elf_Internal_Shdr *hdr)$/;"	f	file:
elf64_alpha_section_from_shdr	bfd/elf64-alpha.c	/^elf64_alpha_section_from_shdr (bfd *abfd,$/;"	f	file:
elf64_alpha_size_dynamic_sections	bfd/elf64-alpha.c	/^elf64_alpha_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_alpha_size_got_sections	bfd/elf64-alpha.c	/^elf64_alpha_size_got_sections (struct bfd_link_info *info,$/;"	f	file:
elf64_alpha_size_plt_section	bfd/elf64-alpha.c	/^elf64_alpha_size_plt_section (struct bfd_link_info *info)$/;"	f	file:
elf64_alpha_size_plt_section_1	bfd/elf64-alpha.c	/^elf64_alpha_size_plt_section_1 (struct alpha_elf_link_hash_entry *h,$/;"	f	file:
elf64_alpha_size_rela_got_1	bfd/elf64-alpha.c	/^elf64_alpha_size_rela_got_1 (struct alpha_elf_link_hash_entry *h,$/;"	f	file:
elf64_alpha_size_rela_got_section	bfd/elf64-alpha.c	/^elf64_alpha_size_rela_got_section (struct bfd_link_info *info)$/;"	f	file:
elf64_alpha_sort_relocs_p	bfd/elf64-alpha.c	/^elf64_alpha_sort_relocs_p (asection *sec)$/;"	f	file:
elf64_alpha_special_sections	bfd/elf64-alpha.c	/^static const struct bfd_elf_special_section elf64_alpha_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf64_alpha_use_secureplt	bfd/elf64-alpha.c	/^bfd_boolean elf64_alpha_use_secureplt = FALSE;$/;"	v
elf64_alpha_use_secureplt	bfd/elf64-alpha.c	/^bfd_boolean elf64_alpha_use_secureplt = TRUE;$/;"	v
elf64_alpha_want_plt	bfd/elf64-alpha.c	/^elf64_alpha_want_plt (struct alpha_elf_link_hash_entry *ah)$/;"	f	file:
elf64_bed	bfd/elf64-alpha.c	5567;"	d	file:
elf64_bed	bfd/elf64-alpha.c	5568;"	d	file:
elf64_bed	bfd/elf64-hppa.c	4104;"	d	file:
elf64_bed	bfd/elf64-hppa.c	4114;"	d	file:
elf64_bed	bfd/elf64-hppa.c	4115;"	d	file:
elf64_bed	bfd/elf64-ia64-vms.c	5582;"	d	file:
elf64_bed	bfd/elf64-ia64-vms.c	5583;"	d	file:
elf64_bed	bfd/elf64-mips.c	4517;"	d	file:
elf64_bed	bfd/elf64-mips.c	4541;"	d	file:
elf64_bed	bfd/elf64-mips.c	4542;"	d	file:
elf64_bed	bfd/elf64-ppc.c	16392;"	d	file:
elf64_bed	bfd/elf64-ppc.c	16393;"	d	file:
elf64_bed	bfd/elf64-sparc.c	1003;"	d	file:
elf64_bed	bfd/elf64-sparc.c	1004;"	d	file:
elf64_bed	bfd/elf64-sparc.c	987;"	d	file:
elf64_bed	bfd/elf64-sparc.c	988;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5087;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5088;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5102;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5103;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5117;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5118;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5141;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5142;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5189;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5190;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5416;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5417;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5450;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5451;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5477;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5478;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5500;"	d	file:
elf64_bed	bfd/elf64-x86-64.c	5501;"	d	file:
elf64_generic_link_add_symbols	bfd/elf64-gen.c	/^elf64_generic_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_hppa_additional_program_headers	bfd/elf64-hppa.c	/^elf64_hppa_additional_program_headers (bfd *abfd,$/;"	f	file:
elf64_hppa_adjust_dynamic_symbol	bfd/elf64-hppa.c	/^elf64_hppa_adjust_dynamic_symbol (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_hppa_allocate_data	bfd/elf64-hppa.c	/^struct elf64_hppa_allocate_data$/;"	s	file:
elf64_hppa_allow_non_load_phdr	bfd/elf64-hppa.c	/^elf64_hppa_allow_non_load_phdr (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_hppa_check_relocs	bfd/elf64-hppa.c	/^elf64_hppa_check_relocs (bfd *abfd,$/;"	f	file:
elf64_hppa_create_dynamic_sections	bfd/elf64-hppa.c	/^elf64_hppa_create_dynamic_sections (bfd *abfd,$/;"	f	file:
elf64_hppa_dyn_reloc_entry	bfd/elf64-hppa.c	/^  struct elf64_hppa_dyn_reloc_entry$/;"	s	struct:elf64_hppa_link_hash_entry	file:
elf64_hppa_dynamic_symbol_p	bfd/elf64-hppa.c	/^elf64_hppa_dynamic_symbol_p (struct elf_link_hash_entry *eh,$/;"	f	file:
elf64_hppa_elf_get_symbol_type	bfd/elf64-hppa.c	/^elf64_hppa_elf_get_symbol_type (Elf_Internal_Sym *elf_sym,$/;"	f	file:
elf64_hppa_finalize_dlt	bfd/elf64-hppa.c	/^elf64_hppa_finalize_dlt (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
elf64_hppa_finalize_dynreloc	bfd/elf64-hppa.c	/^elf64_hppa_finalize_dynreloc (struct elf_link_hash_entry *eh,$/;"	f	file:
elf64_hppa_finalize_opd	bfd/elf64-hppa.c	/^elf64_hppa_finalize_opd (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
elf64_hppa_finish_dynamic_sections	bfd/elf64-hppa.c	/^elf64_hppa_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf64_hppa_finish_dynamic_symbol	bfd/elf64-hppa.c	/^elf64_hppa_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf64_hppa_grok_prstatus	bfd/elf64-hppa.c	/^elf64_hppa_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf64_hppa_grok_psinfo	bfd/elf64-hppa.c	/^elf64_hppa_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf64_hppa_hash_table_create	bfd/elf64-hppa.c	/^elf64_hppa_hash_table_create (bfd *abfd)$/;"	f	file:
elf64_hppa_link_hash_entry	bfd/elf64-hppa.c	/^struct elf64_hppa_link_hash_entry$/;"	s	file:
elf64_hppa_link_hash_table	bfd/elf64-hppa.c	/^struct elf64_hppa_link_hash_table$/;"	s	file:
elf64_hppa_link_output_symbol_hook	bfd/elf64-hppa.c	/^elf64_hppa_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_hppa_mark_exported_functions	bfd/elf64-hppa.c	/^elf64_hppa_mark_exported_functions (struct elf_link_hash_entry *eh, void *data)$/;"	f	file:
elf64_hppa_mark_milli_and_exported_functions	bfd/elf64-hppa.c	/^elf64_hppa_mark_milli_and_exported_functions (struct elf_link_hash_entry *eh,$/;"	f	file:
elf64_hppa_modify_segment_map	bfd/elf64-hppa.c	/^elf64_hppa_modify_segment_map (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_hppa_object_p	bfd/elf64-hppa.c	/^elf64_hppa_object_p (bfd *abfd)$/;"	f	file:
elf64_hppa_post_process_headers	bfd/elf64-hppa.c	/^elf64_hppa_post_process_headers (bfd *abfd,$/;"	f	file:
elf64_hppa_reloc_type_class	bfd/elf64-hppa.c	/^elf64_hppa_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_hppa_relocate_section	bfd/elf64-hppa.c	/^elf64_hppa_relocate_section (bfd *output_bfd,$/;"	f	file:
elf64_hppa_section_from_phdr	bfd/elf64-hppa.c	/^elf64_hppa_section_from_phdr (bfd *abfd, Elf_Internal_Phdr *hdr, int sec_index,$/;"	f	file:
elf64_hppa_section_from_shdr	bfd/elf64-hppa.c	/^elf64_hppa_section_from_shdr (bfd *abfd,$/;"	f	file:
elf64_hppa_size_dynamic_sections	bfd/elf64-hppa.c	/^elf64_hppa_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf64_hppa_special_sections	bfd/elf64-hppa.c	/^static const struct bfd_elf_special_section elf64_hppa_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf64_ia64_add_symbol_hook	bfd/elf64-ia64-vms.c	/^elf64_ia64_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf64_ia64_adjust_dynamic_symbol	bfd/elf64-ia64-vms.c	/^elf64_ia64_adjust_dynamic_symbol (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_ia64_allocate_data	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_allocate_data$/;"	s	file:
elf64_ia64_check_relocs	bfd/elf64-ia64-vms.c	/^elf64_ia64_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf64_ia64_choose_gp	bfd/elf64-ia64-vms.c	/^elf64_ia64_choose_gp (bfd *abfd, struct bfd_link_info *info, bfd_boolean final)$/;"	f	file:
elf64_ia64_create_dynamic_sections	bfd/elf64-ia64-vms.c	/^elf64_ia64_create_dynamic_sections (bfd *abfd,$/;"	f	file:
elf64_ia64_dyn_reloc_entry	bfd/elf64-ia64-vms.c	/^  struct elf64_ia64_dyn_reloc_entry$/;"	s	struct:elf64_ia64_dyn_sym_info	file:
elf64_ia64_dyn_sym_info	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_dyn_sym_info$/;"	s	file:
elf64_ia64_dyn_sym_traverse	bfd/elf64-ia64-vms.c	/^elf64_ia64_dyn_sym_traverse (struct elf64_ia64_link_hash_table *ia64_info,$/;"	f	file:
elf64_ia64_dyn_sym_traverse_data	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_dyn_sym_traverse_data$/;"	s	file:
elf64_ia64_dynamic_symbol_p	bfd/elf64-ia64-vms.c	/^elf64_ia64_dynamic_symbol_p (struct elf_link_hash_entry *h)$/;"	f	file:
elf64_ia64_fake_sections	bfd/elf64-ia64-vms.c	/^elf64_ia64_fake_sections (bfd *abfd, Elf_Internal_Shdr *hdr,$/;"	f	file:
elf64_ia64_final_link	bfd/elf64-ia64-vms.c	/^elf64_ia64_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_ia64_finish_dynamic_sections	bfd/elf64-ia64-vms.c	/^elf64_ia64_finish_dynamic_sections (bfd *abfd,$/;"	f	file:
elf64_ia64_finish_dynamic_symbol	bfd/elf64-ia64-vms.c	/^elf64_ia64_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf64_ia64_global_dyn_info_free	bfd/elf64-ia64-vms.c	/^elf64_ia64_global_dyn_info_free (void **xentry,$/;"	f	file:
elf64_ia64_global_dyn_sym_thunk	bfd/elf64-ia64-vms.c	/^elf64_ia64_global_dyn_sym_thunk (struct bfd_hash_entry *xentry,$/;"	f	file:
elf64_ia64_hash_hide_symbol	bfd/elf64-ia64-vms.c	/^elf64_ia64_hash_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
elf64_ia64_hash_table	bfd/elf64-ia64-vms.c	172;"	d	file:
elf64_ia64_hash_table_create	bfd/elf64-ia64-vms.c	/^elf64_ia64_hash_table_create (bfd *abfd)$/;"	f	file:
elf64_ia64_info_to_howto	bfd/elf64-ia64-vms.c	/^elf64_ia64_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_ia64_install_fixup	bfd/elf64-ia64-vms.c	/^elf64_ia64_install_fixup (bfd *output_bfd,$/;"	f	file:
elf64_ia64_is_local_label_name	bfd/elf64-ia64-vms.c	/^elf64_ia64_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_ia64_link_hash_entry	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_link_hash_entry$/;"	s	file:
elf64_ia64_link_hash_table	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_link_hash_table$/;"	s	file:
elf64_ia64_link_hash_table_free	bfd/elf64-ia64-vms.c	/^elf64_ia64_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf64_ia64_local_dyn_info_free	bfd/elf64-ia64-vms.c	/^elf64_ia64_local_dyn_info_free (void **slot,$/;"	f	file:
elf64_ia64_local_dyn_sym_thunk	bfd/elf64-ia64-vms.c	/^elf64_ia64_local_dyn_sym_thunk (void **slot, void * xdata)$/;"	f	file:
elf64_ia64_local_hash_entry	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_local_hash_entry$/;"	s	file:
elf64_ia64_local_htab_eq	bfd/elf64-ia64-vms.c	/^elf64_ia64_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f	file:
elf64_ia64_local_htab_hash	bfd/elf64-ia64-vms.c	/^elf64_ia64_local_htab_hash (const void *ptr)$/;"	f	file:
elf64_ia64_merge_private_bfd_data	bfd/elf64-ia64-vms.c	/^elf64_ia64_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf64_ia64_new_elf_hash_entry	bfd/elf64-ia64-vms.c	/^elf64_ia64_new_elf_hash_entry (struct bfd_hash_entry *entry,$/;"	f	file:
elf64_ia64_object_p	bfd/elf64-ia64-vms.c	/^elf64_ia64_object_p (bfd *abfd)$/;"	f	file:
elf64_ia64_operands	bfd/cpu-ia64-opc.c	/^const struct ia64_operand elf64_ia64_operands[IA64_OPND_COUNT] =$/;"	v	typeref:struct:ia64_operand
elf64_ia64_print_private_bfd_data	bfd/elf64-ia64-vms.c	/^elf64_ia64_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elf64_ia64_relax_section	bfd/elf64-ia64-vms.c	/^elf64_ia64_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elf64_ia64_reloc_type_class	bfd/elf64-ia64-vms.c	/^elf64_ia64_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_ia64_relocate_section	bfd/elf64-ia64-vms.c	/^elf64_ia64_relocate_section (bfd *output_bfd,$/;"	f	file:
elf64_ia64_section_flags	bfd/elf64-ia64-vms.c	/^elf64_ia64_section_flags (flagword *flags,$/;"	f	file:
elf64_ia64_set_private_flags	bfd/elf64-ia64-vms.c	/^elf64_ia64_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elf64_ia64_size_dynamic_sections	bfd/elf64-ia64-vms.c	/^elf64_ia64_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_ia64_special_sections	bfd/elf64-ia64-vms.c	/^static const struct bfd_elf_special_section elf64_ia64_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf64_ia64_unwind_entry_compare	bfd/elf64-ia64-vms.c	/^elf64_ia64_unwind_entry_compare (const void * a, const void * b)$/;"	f	file:
elf64_ia64_unwind_entry_compare_bfd	bfd/elf64-ia64-vms.c	/^static bfd *elf64_ia64_unwind_entry_compare_bfd;$/;"	v	file:
elf64_ia64_update_short_info	bfd/elf64-ia64-vms.c	/^elf64_ia64_update_short_info (asection *sec, bfd_vma offset,$/;"	f	file:
elf64_ia64_vms_mkobject	bfd/elf64-ia64-vms.c	/^elf64_ia64_vms_mkobject (bfd *abfd)$/;"	f	file:
elf64_ia64_vms_obj_tdata	bfd/elf64-ia64-vms.c	/^struct elf64_ia64_vms_obj_tdata$/;"	s	file:
elf64_ia64_vms_size_info	bfd/elf64-ia64-vms.c	/^static const struct elf_size_info elf64_ia64_vms_size_info = {$/;"	v	typeref:struct:elf_size_info	file:
elf64_k1om_elf_object_p	bfd/elf64-x86-64.c	/^elf64_k1om_elf_object_p (bfd *abfd)$/;"	f	file:
elf64_l1om_elf_object_p	bfd/elf64-x86-64.c	/^elf64_l1om_elf_object_p (bfd *abfd)$/;"	f	file:
elf64_mips_grok_prstatus	bfd/elf64-mips.c	/^elf64_mips_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf64_mips_grok_psinfo	bfd/elf64-mips.c	/^elf64_mips_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf64_mips_irix_compat	bfd/elf64-mips.c	/^elf64_mips_irix_compat (bfd *abfd)$/;"	f	file:
elf64_mips_write_core_note	bfd/elf64-mips.c	/^elf64_mips_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,$/;"	f	file:
elf64_mips_write_core_note	bfd/elf64-mips.c	4544;"	d	file:
elf64_nfp_info_to_howto	bfd/elf64-nfp.c	/^elf64_nfp_info_to_howto (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_nfp_object_p	bfd/elf64-nfp.c	/^elf64_nfp_object_p (bfd * abfd)$/;"	f	file:
elf64_nfp_reloc	bfd/elf64-nfp.c	/^elf64_nfp_reloc (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f
elf64_nfp_reloc_name_lookup	bfd/elf64-nfp.c	/^elf64_nfp_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_nfp_reloc_type_lookup	bfd/elf64-nfp.c	/^elf64_nfp_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_nfp_section_from_shdr	bfd/elf64-nfp.c	/^elf64_nfp_section_from_shdr (bfd * abfd,$/;"	f	file:
elf64_s390_merge_private_bfd_data	bfd/elf64-s390.c	/^elf64_s390_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf64_s390_vtentry_howto	bfd/elf64-s390.c	/^static reloc_howto_type elf64_s390_vtentry_howto =$/;"	v	file:
elf64_s390_vtinherit_howto	bfd/elf64-s390.c	/^static reloc_howto_type elf64_s390_vtinherit_howto =$/;"	v	file:
elf64_sparc_add_symbol_hook	bfd/elf64-sparc.c	/^elf64_sparc_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf64_sparc_canonicalize_dynamic_reloc	bfd/elf64-sparc.c	/^elf64_sparc_canonicalize_dynamic_reloc (bfd *abfd, arelent **storage,$/;"	f	file:
elf64_sparc_canonicalize_reloc	bfd/elf64-sparc.c	/^elf64_sparc_canonicalize_reloc (bfd *abfd, sec_ptr section,$/;"	f	file:
elf64_sparc_fake_sections	bfd/elf64-sparc.c	/^elf64_sparc_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_sparc_get_dynamic_reloc_upper_bound	bfd/elf64-sparc.c	/^elf64_sparc_get_dynamic_reloc_upper_bound (bfd *abfd)$/;"	f	file:
elf64_sparc_get_reloc_upper_bound	bfd/elf64-sparc.c	/^elf64_sparc_get_reloc_upper_bound (bfd *abfd ATTRIBUTE_UNUSED, asection *sec)$/;"	f	file:
elf64_sparc_get_symbol_type	bfd/elf64-sparc.c	/^elf64_sparc_get_symbol_type (Elf_Internal_Sym *elf_sym, int type)$/;"	f	file:
elf64_sparc_merge_private_bfd_data	bfd/elf64-sparc.c	/^elf64_sparc_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf64_sparc_output_arch_syms	bfd/elf64-sparc.c	/^elf64_sparc_output_arch_syms (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_sparc_print_symbol_all	bfd/elf64-sparc.c	/^elf64_sparc_print_symbol_all (bfd *abfd ATTRIBUTE_UNUSED, void * filep,$/;"	f	file:
elf64_sparc_reloc_type_class	bfd/elf64-sparc.c	/^elf64_sparc_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
elf64_sparc_set_reloc	bfd/elf64-sparc.c	/^elf64_sparc_set_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_sparc_size_info	bfd/elf64-sparc.c	/^const struct elf_size_info elf64_sparc_size_info =$/;"	v	typeref:struct:elf_size_info
elf64_sparc_slurp_one_reloc_table	bfd/elf64-sparc.c	/^elf64_sparc_slurp_one_reloc_table (bfd *abfd, asection *asect,$/;"	f	file:
elf64_sparc_slurp_reloc_table	bfd/elf64-sparc.c	/^elf64_sparc_slurp_reloc_table (bfd *abfd, asection *asect,$/;"	f	file:
elf64_sparc_symbol_processing	bfd/elf64-sparc.c	/^elf64_sparc_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED, asymbol *asym)$/;"	f	file:
elf64_sparc_write_relocs	bfd/elf64-sparc.c	/^elf64_sparc_write_relocs (bfd *abfd, asection *sec, void * data)$/;"	f	file:
elf64_vms_bfd_link_add_symbols	bfd/elf64-ia64-vms.c	/^elf64_vms_bfd_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_vms_close_and_cleanup	bfd/elf64-ia64-vms.c	/^elf64_vms_close_and_cleanup (bfd *abfd)$/;"	f	file:
elf64_vms_final_write_processing	bfd/elf64-ia64-vms.c	/^elf64_vms_final_write_processing (bfd *abfd,$/;"	f	file:
elf64_vms_link_add_archive_symbols	bfd/elf64-ia64-vms.c	/^elf64_vms_link_add_archive_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_vms_link_add_object_symbols	bfd/elf64-ia64-vms.c	/^elf64_vms_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf64_vms_object_p	bfd/elf64-ia64-vms.c	/^elf64_vms_object_p (bfd *abfd)$/;"	f	file:
elf64_vms_post_process_headers	bfd/elf64-ia64-vms.c	/^elf64_vms_post_process_headers (bfd *abfd,$/;"	f	file:
elf64_vms_section_from_shdr	bfd/elf64-ia64-vms.c	/^elf64_vms_section_from_shdr (bfd *abfd,$/;"	f	file:
elf64_vms_section_processing	bfd/elf64-ia64-vms.c	/^elf64_vms_section_processing (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_vms_transfer	bfd/elf64-ia64-vms.c	/^struct elf64_vms_transfer$/;"	s	file:
elf64_vms_write_shdrs_and_ehdr	bfd/elf64-ia64-vms.c	/^elf64_vms_write_shdrs_and_ehdr (bfd *abfd)$/;"	f	file:
elf64_x86_64_copy_solaris_special_section_fields	bfd/elf64-x86-64.c	/^elf64_x86_64_copy_solaris_special_section_fields (const bfd *ibfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf64_x86_64_elf_object_p	bfd/elf64-x86-64.c	/^elf64_x86_64_elf_object_p (bfd *abfd)$/;"	f	file:
elf64_x86_64_nacl_elf_object_p	bfd/elf64-x86-64.c	/^elf64_x86_64_nacl_elf_object_p (bfd *abfd)$/;"	f	file:
elfNAME	bfd/elf-bfd.h	57;"	d
elfNN_aarch64_adjust_dynamic_symbol	bfd/elfnn-aarch64.c	/^elfNN_aarch64_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elfNN_aarch64_allocate_dynrelocs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
elfNN_aarch64_allocate_ifunc_dynrelocs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_allocate_ifunc_dynrelocs (struct elf_link_hash_entry *h,$/;"	f	file:
elfNN_aarch64_allocate_local_dynrelocs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_allocate_local_dynrelocs (void **slot, void *inf)$/;"	f	file:
elfNN_aarch64_allocate_local_ifunc_dynrelocs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_allocate_local_ifunc_dynrelocs (void **slot, void *inf)$/;"	f	file:
elfNN_aarch64_allocate_local_symbols	bfd/elfnn-aarch64.c	/^elfNN_aarch64_allocate_local_symbols (bfd *abfd, unsigned number)$/;"	f	file:
elfNN_aarch64_always_size_sections	bfd/elfnn-aarch64.c	/^elfNN_aarch64_always_size_sections (bfd *output_bfd,$/;"	f	file:
elfNN_aarch64_backend_symbol_processing	bfd/elfnn-aarch64.c	/^elfNN_aarch64_backend_symbol_processing (bfd *abfd, asymbol *sym)$/;"	f	file:
elfNN_aarch64_bfd_free_cached_info	bfd/elfnn-aarch64.c	/^elfNN_aarch64_bfd_free_cached_info (bfd *abfd)$/;"	f	file:
elfNN_aarch64_bfd_reloc_from_howto	bfd/elfnn-aarch64.c	/^elfNN_aarch64_bfd_reloc_from_howto (reloc_howto_type *howto)$/;"	f	file:
elfNN_aarch64_bfd_reloc_from_type	bfd/elfnn-aarch64.c	/^elfNN_aarch64_bfd_reloc_from_type (bfd *abfd, unsigned int r_type)$/;"	f	file:
elfNN_aarch64_build_stubs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_build_stubs (struct bfd_link_info *info)$/;"	f
elfNN_aarch64_check_relocs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elfNN_aarch64_close_and_cleanup	bfd/elfnn-aarch64.c	/^elfNN_aarch64_close_and_cleanup (bfd *abfd)$/;"	f	file:
elfNN_aarch64_copy_indirect_symbol	bfd/elfnn-aarch64.c	/^elfNN_aarch64_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elfNN_aarch64_create_dynamic_sections	bfd/elfnn-aarch64.c	/^elfNN_aarch64_create_dynamic_sections (bfd *dynobj,$/;"	f	file:
elfNN_aarch64_create_small_pltn_entry	bfd/elfnn-aarch64.c	/^elfNN_aarch64_create_small_pltn_entry (struct elf_link_hash_entry *h,$/;"	f	file:
elfNN_aarch64_final_link_relocate	bfd/elfnn-aarch64.c	/^elfNN_aarch64_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
elfNN_aarch64_find_inliner_info	bfd/elfnn-aarch64.c	/^elfNN_aarch64_find_inliner_info (bfd *abfd,$/;"	f	file:
elfNN_aarch64_find_nearest_line	bfd/elfnn-aarch64.c	/^elfNN_aarch64_find_nearest_line (bfd *abfd,$/;"	f	file:
elfNN_aarch64_finish_dynamic_sections	bfd/elfnn-aarch64.c	/^elfNN_aarch64_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elfNN_aarch64_finish_dynamic_symbol	bfd/elfnn-aarch64.c	/^elfNN_aarch64_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elfNN_aarch64_finish_local_dynamic_symbol	bfd/elfnn-aarch64.c	/^elfNN_aarch64_finish_local_dynamic_symbol (void **slot, void *inf)$/;"	f	file:
elfNN_aarch64_get_local_sym_hash	bfd/elfnn-aarch64.c	/^elfNN_aarch64_get_local_sym_hash (struct elf_aarch64_link_hash_table *htab,$/;"	f	file:
elfNN_aarch64_get_stub_entry	bfd/elfnn-aarch64.c	/^elfNN_aarch64_get_stub_entry (const asection *input_section,$/;"	f	file:
elfNN_aarch64_howto_from_bfd_reloc	bfd/elfnn-aarch64.c	/^elfNN_aarch64_howto_from_bfd_reloc (bfd_reloc_code_real_type code)$/;"	f	file:
elfNN_aarch64_howto_from_type	bfd/elfnn-aarch64.c	/^elfNN_aarch64_howto_from_type (bfd *abfd, unsigned int r_type)$/;"	f	file:
elfNN_aarch64_howto_none	bfd/elfnn-aarch64.c	/^static reloc_howto_type elfNN_aarch64_howto_none =$/;"	v	file:
elfNN_aarch64_howto_table	bfd/elfnn-aarch64.c	/^static reloc_howto_type elfNN_aarch64_howto_table[] =$/;"	v	file:
elfNN_aarch64_info_to_howto	bfd/elfnn-aarch64.c	/^elfNN_aarch64_info_to_howto (bfd *abfd, arelent *bfd_reloc,$/;"	f	file:
elfNN_aarch64_init_small_plt0_entry	bfd/elfnn-aarch64.c	/^elfNN_aarch64_init_small_plt0_entry (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_is_target_special_symbol	bfd/elfnn-aarch64.c	/^elfNN_aarch64_is_target_special_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_link_hash_newfunc	bfd/elfnn-aarch64.c	/^elfNN_aarch64_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elfNN_aarch64_link_hash_table_create	bfd/elfnn-aarch64.c	/^elfNN_aarch64_link_hash_table_create (bfd *abfd)$/;"	f	file:
elfNN_aarch64_link_hash_table_free	bfd/elfnn-aarch64.c	/^elfNN_aarch64_link_hash_table_free (bfd *obfd)$/;"	f	file:
elfNN_aarch64_local_htab_eq	bfd/elfnn-aarch64.c	/^elfNN_aarch64_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f	file:
elfNN_aarch64_local_htab_hash	bfd/elfnn-aarch64.c	/^elfNN_aarch64_local_htab_hash (const void *ptr)$/;"	f	file:
elfNN_aarch64_merge_private_bfd_data	bfd/elfnn-aarch64.c	/^elfNN_aarch64_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elfNN_aarch64_mkobject	bfd/elfnn-aarch64.c	/^elfNN_aarch64_mkobject (bfd *abfd)$/;"	f	file:
elfNN_aarch64_new_section_hook	bfd/elfnn-aarch64.c	/^elfNN_aarch64_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elfNN_aarch64_next_input_section	bfd/elfnn-aarch64.c	/^elfNN_aarch64_next_input_section (struct bfd_link_info *info, asection *isec)$/;"	f
elfNN_aarch64_object_p	bfd/elfnn-aarch64.c	/^elfNN_aarch64_object_p (bfd *abfd)$/;"	f	file:
elfNN_aarch64_output_arch_local_syms	bfd/elfnn-aarch64.c	/^elfNN_aarch64_output_arch_local_syms (bfd *output_bfd,$/;"	f	file:
elfNN_aarch64_output_map_sym	bfd/elfnn-aarch64.c	/^elfNN_aarch64_output_map_sym (output_arch_syminfo *osi,$/;"	f	file:
elfNN_aarch64_output_stub_sym	bfd/elfnn-aarch64.c	/^elfNN_aarch64_output_stub_sym (output_arch_syminfo *osi, const char *name,$/;"	f	file:
elfNN_aarch64_plt_sym_val	bfd/elfnn-aarch64.c	/^elfNN_aarch64_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elfNN_aarch64_post_process_headers	bfd/elfnn-aarch64.c	/^elfNN_aarch64_post_process_headers (bfd *abfd,$/;"	f	file:
elfNN_aarch64_print_private_bfd_data	bfd/elfnn-aarch64.c	/^elfNN_aarch64_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
elfNN_aarch64_reloc_name_lookup	bfd/elfnn-aarch64.c	/^elfNN_aarch64_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_reloc_type_class	bfd/elfnn-aarch64.c	/^elfNN_aarch64_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_reloc_type_lookup	bfd/elfnn-aarch64.c	/^elfNN_aarch64_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_relocate_section	bfd/elfnn-aarch64.c	/^elfNN_aarch64_relocate_section (bfd *output_bfd,$/;"	f	file:
elfNN_aarch64_section_from_shdr	bfd/elfnn-aarch64.c	/^elfNN_aarch64_section_from_shdr (bfd *abfd,$/;"	f	file:
elfNN_aarch64_section_map_add	bfd/elfnn-aarch64.c	/^elfNN_aarch64_section_map_add (asection *sec, char type, bfd_vma vma)$/;"	f	file:
elfNN_aarch64_set_private_flags	bfd/elfnn-aarch64.c	/^elfNN_aarch64_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elfNN_aarch64_setup_section_lists	bfd/elfnn-aarch64.c	/^elfNN_aarch64_setup_section_lists (bfd *output_bfd,$/;"	f
elfNN_aarch64_size_dynamic_sections	bfd/elfnn-aarch64.c	/^elfNN_aarch64_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_aarch64_size_info	bfd/elfnn-aarch64.c	/^const struct elf_size_info elfNN_aarch64_size_info =$/;"	v	typeref:struct:elf_size_info
elfNN_aarch64_size_stubs	bfd/elfnn-aarch64.c	/^elfNN_aarch64_size_stubs (bfd *output_bfd,$/;"	f
elfNN_aarch64_small_plt0_entry	bfd/elfnn-aarch64.c	/^static const bfd_byte elfNN_aarch64_small_plt0_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elfNN_aarch64_small_plt_entry	bfd/elfnn-aarch64.c	/^static const bfd_byte elfNN_aarch64_small_plt_entry[PLT_SMALL_ENTRY_SIZE] =$/;"	v	file:
elfNN_aarch64_stub_name	bfd/elfnn-aarch64.c	/^elfNN_aarch64_stub_name (const asection *input_section,$/;"	f	file:
elfNN_aarch64_symbol_got_type	bfd/elfnn-aarch64.c	/^elfNN_aarch64_symbol_got_type (struct elf_link_hash_entry *h,$/;"	f	file:
elfNN_aarch64_tls_relax	bfd/elfnn-aarch64.c	/^elfNN_aarch64_tls_relax (struct elf_aarch64_link_hash_table *globals,$/;"	f	file:
elfNN_aarch64_tlsdesc_small_plt_entry	bfd/elfnn-aarch64.c	/^elfNN_aarch64_tlsdesc_small_plt_entry[PLT_TLSDESC_ENTRY_SIZE] =$/;"	v	file:
elfNN_aarch64_write_section	bfd/elfnn-aarch64.c	/^elfNN_aarch64_write_section (bfd *output_bfd  ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_bed	bfd/elfnn-aarch64.c	9795;"	d	file:
elfNN_bed	bfd/elfnn-aarch64.c	9796;"	d	file:
elfNN_bed	bfd/elfnn-ia64.c	5145;"	d	file:
elfNN_bed	bfd/elfnn-ia64.c	5146;"	d	file:
elfNN_bed	bfd/elfxx-target.h	/^static struct elf_backend_data elfNN_bed =$/;"	v	typeref:struct:elf_backend_data
elfNN_hpux_backend_section_from_bfd_section	bfd/elfnn-ia64.c	/^elfNN_hpux_backend_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_hpux_backend_symbol_processing	bfd/elfnn-ia64.c	/^elfNN_hpux_backend_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_hpux_post_process_headers	bfd/elfnn-ia64.c	/^elfNN_hpux_post_process_headers (bfd *abfd,$/;"	f	file:
elfNN_ia64_add_symbol_hook	bfd/elfnn-ia64.c	/^elfNN_ia64_add_symbol_hook (bfd *abfd,$/;"	f	file:
elfNN_ia64_additional_program_headers	bfd/elfnn-ia64.c	/^elfNN_ia64_additional_program_headers (bfd *abfd,$/;"	f	file:
elfNN_ia64_adjust_dynamic_symbol	bfd/elfnn-ia64.c	/^elfNN_ia64_adjust_dynamic_symbol (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_ia64_allocate_data	bfd/elfnn-ia64.c	/^struct elfNN_ia64_allocate_data$/;"	s	file:
elfNN_ia64_check_relocs	bfd/elfnn-ia64.c	/^elfNN_ia64_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elfNN_ia64_choose_gp	bfd/elfnn-ia64.c	/^elfNN_ia64_choose_gp (bfd *abfd, struct bfd_link_info *info, bfd_boolean final)$/;"	f	file:
elfNN_ia64_create_dynamic_sections	bfd/elfnn-ia64.c	/^elfNN_ia64_create_dynamic_sections (bfd *abfd,$/;"	f	file:
elfNN_ia64_dtprel_base	bfd/elfnn-ia64.c	/^elfNN_ia64_dtprel_base (struct bfd_link_info *info)$/;"	f	file:
elfNN_ia64_dyn_reloc_entry	bfd/elfnn-ia64.c	/^  struct elfNN_ia64_dyn_reloc_entry$/;"	s	struct:elfNN_ia64_dyn_sym_info	file:
elfNN_ia64_dyn_sym_info	bfd/elfnn-ia64.c	/^struct elfNN_ia64_dyn_sym_info$/;"	s	file:
elfNN_ia64_dyn_sym_traverse	bfd/elfnn-ia64.c	/^elfNN_ia64_dyn_sym_traverse (struct elfNN_ia64_link_hash_table *ia64_info,$/;"	f	file:
elfNN_ia64_dyn_sym_traverse_data	bfd/elfnn-ia64.c	/^struct elfNN_ia64_dyn_sym_traverse_data$/;"	s	file:
elfNN_ia64_dynamic_symbol_p	bfd/elfnn-ia64.c	/^elfNN_ia64_dynamic_symbol_p (struct elf_link_hash_entry *h,$/;"	f	file:
elfNN_ia64_fake_sections	bfd/elfnn-ia64.c	/^elfNN_ia64_fake_sections (bfd *abfd, Elf_Internal_Shdr *hdr,$/;"	f	file:
elfNN_ia64_final_link	bfd/elfnn-ia64.c	/^elfNN_ia64_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elfNN_ia64_final_write_processing	bfd/elfnn-ia64.c	/^elfNN_ia64_final_write_processing (bfd *abfd,$/;"	f	file:
elfNN_ia64_finish_dynamic_sections	bfd/elfnn-ia64.c	/^elfNN_ia64_finish_dynamic_sections (bfd *abfd,$/;"	f	file:
elfNN_ia64_finish_dynamic_symbol	bfd/elfnn-ia64.c	/^elfNN_ia64_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elfNN_ia64_global_dyn_info_free	bfd/elfnn-ia64.c	/^elfNN_ia64_global_dyn_info_free (void **xentry,$/;"	f	file:
elfNN_ia64_global_dyn_sym_thunk	bfd/elfnn-ia64.c	/^elfNN_ia64_global_dyn_sym_thunk (struct bfd_hash_entry *xentry,$/;"	f	file:
elfNN_ia64_hash_copy_indirect	bfd/elfnn-ia64.c	/^elfNN_ia64_hash_copy_indirect (struct bfd_link_info *info,$/;"	f	file:
elfNN_ia64_hash_hide_symbol	bfd/elfnn-ia64.c	/^elfNN_ia64_hash_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
elfNN_ia64_hash_table	bfd/elfnn-ia64.c	166;"	d	file:
elfNN_ia64_hash_table_create	bfd/elfnn-ia64.c	/^elfNN_ia64_hash_table_create (bfd *abfd)$/;"	f	file:
elfNN_ia64_hpux_vec	bfd/elfnn-ia64.c	/^elfNN_ia64_hpux_vec (const bfd_target *vec)$/;"	f	file:
elfNN_ia64_info_to_howto	bfd/elfnn-ia64.c	/^elfNN_ia64_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_ia64_install_dyn_reloc	bfd/elfnn-ia64.c	/^elfNN_ia64_install_dyn_reloc (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elfNN_ia64_is_local_label_name	bfd/elfnn-ia64.c	/^elfNN_ia64_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_ia64_link_hash_entry	bfd/elfnn-ia64.c	/^struct elfNN_ia64_link_hash_entry$/;"	s	file:
elfNN_ia64_link_hash_table	bfd/elfnn-ia64.c	/^struct elfNN_ia64_link_hash_table$/;"	s	file:
elfNN_ia64_link_hash_table_free	bfd/elfnn-ia64.c	/^elfNN_ia64_link_hash_table_free (bfd *obfd)$/;"	f	file:
elfNN_ia64_local_dyn_info_free	bfd/elfnn-ia64.c	/^elfNN_ia64_local_dyn_info_free (void **slot,$/;"	f	file:
elfNN_ia64_local_dyn_sym_thunk	bfd/elfnn-ia64.c	/^elfNN_ia64_local_dyn_sym_thunk (void **slot, void * xdata)$/;"	f	file:
elfNN_ia64_local_hash_entry	bfd/elfnn-ia64.c	/^struct elfNN_ia64_local_hash_entry$/;"	s	file:
elfNN_ia64_local_htab_eq	bfd/elfnn-ia64.c	/^elfNN_ia64_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f	file:
elfNN_ia64_local_htab_hash	bfd/elfnn-ia64.c	/^elfNN_ia64_local_htab_hash (const void *ptr)$/;"	f	file:
elfNN_ia64_merge_private_bfd_data	bfd/elfnn-ia64.c	/^elfNN_ia64_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elfNN_ia64_modify_program_headers	bfd/elfnn-ia64.c	/^elfNN_ia64_modify_program_headers (bfd *abfd,$/;"	f	file:
elfNN_ia64_modify_segment_map	bfd/elfnn-ia64.c	/^elfNN_ia64_modify_segment_map (bfd *abfd,$/;"	f	file:
elfNN_ia64_new_elf_hash_entry	bfd/elfnn-ia64.c	/^elfNN_ia64_new_elf_hash_entry (struct bfd_hash_entry *entry,$/;"	f	file:
elfNN_ia64_object_p	bfd/elfnn-ia64.c	/^elfNN_ia64_object_p (bfd *abfd)$/;"	f	file:
elfNN_ia64_print_private_bfd_data	bfd/elfnn-ia64.c	/^elfNN_ia64_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
elfNN_ia64_relax_section	bfd/elfnn-ia64.c	/^elfNN_ia64_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
elfNN_ia64_reloc_type_class	bfd/elfnn-ia64.c	/^elfNN_ia64_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_ia64_relocate_section	bfd/elfnn-ia64.c	/^elfNN_ia64_relocate_section (bfd *output_bfd,$/;"	f	file:
elfNN_ia64_section_flags	bfd/elfnn-ia64.c	/^elfNN_ia64_section_flags (flagword *flags,$/;"	f	file:
elfNN_ia64_section_from_shdr	bfd/elfnn-ia64.c	/^elfNN_ia64_section_from_shdr (bfd *abfd,$/;"	f	file:
elfNN_ia64_set_private_flags	bfd/elfnn-ia64.c	/^elfNN_ia64_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elfNN_ia64_size_dynamic_sections	bfd/elfnn-ia64.c	/^elfNN_ia64_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elfNN_ia64_special_sections	bfd/elfnn-ia64.c	/^static const struct bfd_elf_special_section elfNN_ia64_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elfNN_ia64_tprel_base	bfd/elfnn-ia64.c	/^elfNN_ia64_tprel_base (struct bfd_link_info *info)$/;"	f	file:
elfNN_ia64_unwind_entry_compare	bfd/elfnn-ia64.c	/^elfNN_ia64_unwind_entry_compare (const void * a, const void * b)$/;"	f	file:
elfNN_ia64_unwind_entry_compare_bfd	bfd/elfnn-ia64.c	/^static bfd *elfNN_ia64_unwind_entry_compare_bfd;$/;"	v	file:
elfNN_ia64_update_short_info	bfd/elfnn-ia64.c	/^elfNN_ia64_update_short_info (asection *sec, bfd_vma offset,$/;"	f	file:
elfNN_loongarch_allocate_local_dynrelocs	bfd/elfnn-loongarch.c	/^elfNN_loongarch_allocate_local_dynrelocs (void **slot, void *inf)$/;"	f	file:
elfNN_loongarch_finish_local_dynamic_symbol	bfd/elfnn-loongarch.c	/^elfNN_loongarch_finish_local_dynamic_symbol (void **slot, void *inf)$/;"	f	file:
elfNN_loongarch_get_local_sym_hash	bfd/elfnn-loongarch.c	/^elfNN_loongarch_get_local_sym_hash (struct loongarch_elf_link_hash_table *htab,$/;"	f	file:
elfNN_loongarch_link_hash_table_free	bfd/elfnn-loongarch.c	/^elfNN_loongarch_link_hash_table_free (bfd *obfd)$/;"	f	file:
elfNN_loongarch_local_htab_eq	bfd/elfnn-loongarch.c	/^elfNN_loongarch_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f	file:
elfNN_loongarch_local_htab_hash	bfd/elfnn-loongarch.c	/^elfNN_loongarch_local_htab_hash (const void *ptr)$/;"	f	file:
elf_64_file_p	gdb/gdbserver/linux-low.c	/^elf_64_file_p (const char *file, unsigned int *machine)$/;"	f	file:
elf_64_header_p	gdb/gdbserver/linux-low.c	/^elf_64_header_p (const Elf64_Ehdr *header, unsigned int *machine)$/;"	f	file:
elf_aarch64_compare_mapping	bfd/elfnn-aarch64.c	/^elf_aarch64_compare_mapping (const void *a, const void *b)$/;"	f	file:
elf_aarch64_hash_entry	bfd/elfnn-aarch64.c	2458;"	d	file:
elf_aarch64_hash_symbol	bfd/elfnn-aarch64.c	/^elf_aarch64_hash_symbol (struct elf_link_hash_entry *h)$/;"	f	file:
elf_aarch64_hash_table	bfd/elfnn-aarch64.c	2513;"	d	file:
elf_aarch64_link_hash_entry	bfd/elfnn-aarch64.c	/^struct elf_aarch64_link_hash_entry$/;"	s	file:
elf_aarch64_link_hash_table	bfd/elfnn-aarch64.c	/^struct elf_aarch64_link_hash_table$/;"	s	file:
elf_aarch64_local_symbol	bfd/elfnn-aarch64.c	/^struct elf_aarch64_local_symbol$/;"	s	file:
elf_aarch64_locals	bfd/elfnn-aarch64.c	2444;"	d	file:
elf_aarch64_obj_tdata	bfd/elfnn-aarch64.c	/^struct elf_aarch64_obj_tdata$/;"	s	file:
elf_aarch64_reloc_map	bfd/elfnn-aarch64.c	/^static const struct elf_aarch64_reloc_map elf_aarch64_reloc_map[] =$/;"	v	typeref:struct:elf_aarch64_reloc_map	file:
elf_aarch64_reloc_map	bfd/elfnn-aarch64.c	/^struct elf_aarch64_reloc_map$/;"	s	file:
elf_aarch64_section_data	bfd/elfnn-aarch64.c	2406;"	d	file:
elf_aarch64_section_map	bfd/elfnn-aarch64.c	/^elf_aarch64_section_map;$/;"	t	typeref:struct:elf_elf_section_map	file:
elf_aarch64_stub_hash_entry	bfd/elfnn-aarch64.c	/^struct elf_aarch64_stub_hash_entry$/;"	s	file:
elf_aarch64_stub_type	bfd/elfnn-aarch64.c	/^enum elf_aarch64_stub_type$/;"	g	file:
elf_aarch64_tdata	bfd/elfnn-aarch64.c	2441;"	d	file:
elf_aarch64_update_plt_entry	bfd/elfnn-aarch64.c	/^elf_aarch64_update_plt_entry (bfd *output_bfd,$/;"	f	file:
elf_abi	gdb/nds32-tdep.h	/^  int elf_abi;$/;"	m	struct:gdbarch_tdep
elf_abi	gdb/ppc-tdep.h	/^    enum powerpc_elf_abi elf_abi;	\/* ELF ABI version.  *\/$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::powerpc_elf_abi
elf_add_dt_needed_tag	bfd/elflink.c	/^elf_add_dt_needed_tag (bfd *abfd,$/;"	f	file:
elf_add_symbol_hook	bfd/elf-bfd.h	/^  bfd_boolean (*elf_add_symbol_hook)$/;"	m	struct:elf_backend_data
elf_adjust_dynstr_offsets	bfd/elflink.c	/^elf_adjust_dynstr_offsets (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
elf_allocate_pointer_linker_section	bfd/elf32-ppc.c	/^elf_allocate_pointer_linker_section (bfd *abfd,$/;"	f	file:
elf_append_rel	bfd/elflink.c	/^elf_append_rel (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f
elf_append_rela	bfd/elflink.c	/^elf_append_rela (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f
elf_arc_adjust_dynamic_symbol	bfd/elf32-arc.c	/^elf_arc_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_arc_check_relocs	bfd/elf32-arc.c	/^elf_arc_check_relocs (bfd *			 abfd,$/;"	f	file:
elf_arc_finish_dynamic_sections	bfd/elf32-arc.c	/^elf_arc_finish_dynamic_sections (bfd * output_bfd,$/;"	f	file:
elf_arc_finish_dynamic_symbol	bfd/elf32-arc.c	/^elf_arc_finish_dynamic_symbol (bfd * output_bfd,$/;"	f	file:
elf_arc_hash_table	bfd/elf32-arc.c	1916;"	d	file:
elf_arc_howto_table	bfd/elf32-arc.c	/^static struct reloc_howto_struct elf_arc_howto_table[] =$/;"	v	typeref:struct:reloc_howto_struct	file:
elf_arc_link_hash_entry	bfd/elf32-arc.c	/^struct elf_arc_link_hash_entry$/;"	s	file:
elf_arc_link_hash_newfunc	bfd/elf32-arc.c	/^elf_arc_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_arc_link_hash_table	bfd/elf32-arc.c	/^struct elf_arc_link_hash_table$/;"	s	file:
elf_arc_link_hash_table_free	bfd/elf32-arc.c	/^elf_arc_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf_arc_relocate_section	bfd/elf32-arc.c	/^elf_arc_relocate_section (bfd *			  output_bfd,$/;"	f	file:
elf_arc_size_dynamic_sections	bfd/elf32-arc.c	/^elf_arc_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_arm_obj_tdata	bfd/elf32-arm.c	/^struct elf_arm_obj_tdata$/;"	s	file:
elf_arm_tdata	bfd/elf32-arm.c	3122;"	d	file:
elf_avr_howto_table	bfd/elf32-avr.c	/^static reloc_howto_type elf_avr_howto_table[] =$/;"	v	file:
elf_avr_new_section_hook	bfd/elf32-avr.c	/^elf_avr_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elf_avr_section_data	bfd/elf32-avr.c	/^struct elf_avr_section_data$/;"	s	file:
elf_backend_action_discarded	bfd/elf32-hppa.c	4570;"	d	file:
elf_backend_action_discarded	bfd/elf32-nds32.c	12683;"	d	file:
elf_backend_action_discarded	bfd/elf32-ppc.c	11513;"	d	file:
elf_backend_action_discarded	bfd/elf32-xtensa.c	11319;"	d	file:
elf_backend_action_discarded	bfd/elf64-hppa.c	4101;"	d	file:
elf_backend_action_discarded	bfd/elf64-ppc.c	116;"	d	file:
elf_backend_action_discarded	bfd/elfxx-target.h	629;"	d
elf_backend_add_symbol_hook	bfd/elf32-arm.c	20219;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-cr16c.c	958;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-frv.c	6791;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-i386.c	4429;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-i386.c	4818;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-i386.c	4819;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-m32r.c	3863;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-m68hc11.c	1307;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-m68hc12.c	661;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-microblaze.c	3551;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-mips.c	2508;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-mips.c	2693;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-mips.c	2694;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-nds32.c	12684;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-nios2.c	6120;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-ppc.c	11496;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-ppc.c	11629;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-ppc.c	11630;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-score.c	4459;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-sh.c	6781;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-sh.c	6782;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-sparc.c	351;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-sparc.c	352;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-tic6x.c	4376;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-v850.c	4158;"	d	file:
elf_backend_add_symbol_hook	bfd/elf32-xgate.c	716;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-alpha.c	5480;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-hppa.c	4045;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-ia64-vms.c	5472;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-mips.c	4411;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-mmix.c	2904;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-ppc.c	100;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-sparc.c	901;"	d	file:
elf_backend_add_symbol_hook	bfd/elf64-x86-64.c	5066;"	d	file:
elf_backend_add_symbol_hook	bfd/elfn32-mips.c	3774;"	d	file:
elf_backend_add_symbol_hook	bfd/elfnn-ia64.c	5038;"	d	file:
elf_backend_add_symbol_hook	bfd/elfxx-target.h	452;"	d
elf_backend_additional_program_headers	bfd/elf-bfd.h	/^  int (*elf_backend_additional_program_headers)$/;"	m	struct:elf_backend_data
elf_backend_additional_program_headers	bfd/elf32-arm.c	20215;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-mips.c	2531;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-mips.c	2706;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-ppc.c	11502;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-spu.c	5506;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-tilegx.c	118;"	d	file:
elf_backend_additional_program_headers	bfd/elf32-tilepro.c	3886;"	d	file:
elf_backend_additional_program_headers	bfd/elf64-hppa.c	4080;"	d	file:
elf_backend_additional_program_headers	bfd/elf64-mips.c	4434;"	d	file:
elf_backend_additional_program_headers	bfd/elf64-s390.c	3977;"	d	file:
elf_backend_additional_program_headers	bfd/elf64-tilegx.c	119;"	d	file:
elf_backend_additional_program_headers	bfd/elf64-x86-64.c	5080;"	d	file:
elf_backend_additional_program_headers	bfd/elfn32-mips.c	3797;"	d	file:
elf_backend_additional_program_headers	bfd/elfnn-ia64.c	5040;"	d	file:
elf_backend_additional_program_headers	bfd/elfxx-target.h	503;"	d
elf_backend_adjust_dynamic_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_adjust_dynamic_symbol)$/;"	m	struct:elf_backend_data
elf_backend_adjust_dynamic_symbol	bfd/elf-m10300.c	5575;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-arc.c	3000;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-arm.c	20199;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-bfin.c	5452;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-bfin.c	5508;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-bfin.c	5509;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-cr16.c	2922;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-cris.c	4135;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-frv.c	6845;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-frv.c	6846;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-hppa.c	4551;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-lm32.c	2595;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-m32r.c	3873;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-m68k.c	4605;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-metag.c	4144;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-microblaze.c	3546;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-mips.c	2517;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-nds32.c	12686;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-nios2.c	6117;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-or1k.c	2696;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-ppc.c	11495;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-s390.c	4048;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-score.c	4465;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-sh.c	6668;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-sparc.c	238;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-tic6x.c	4373;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-tilegx.c	106;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-tilepro.c	3874;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-vax.c	1920;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf32-xtensa.c	11300;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-alpha.c	5490;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-hppa.c	4057;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-ia64-vms.c	5496;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-mips.c	4420;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-ppc.c	109;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-s390.c	3961;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-sparc.c	941;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elf64-tilegx.c	107;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfn32-mips.c	3783;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfnn-aarch64.c	9701;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfnn-ia64.c	5068;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfnn-loongarch.c	3276;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfnn-riscv.c	3626;"	d	file:
elf_backend_adjust_dynamic_symbol	bfd/elfxx-target.h	476;"	d
elf_backend_adjust_dynamic_symbol	bfd/elfxx-x86.h	727;"	d
elf_backend_allow_non_load_phdr	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_allow_non_load_phdr)$/;"	m	struct:elf_backend_data
elf_backend_allow_non_load_phdr	bfd/elf64-hppa.c	4086;"	d	file:
elf_backend_allow_non_load_phdr	bfd/elfxx-target.h	512;"	d
elf_backend_always_renumber_dynsyms	bfd/elfxx-mips.h	195;"	d
elf_backend_always_renumber_dynsyms	bfd/elfxx-target.h	133;"	d
elf_backend_always_size_sections	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_always_size_sections)$/;"	m	struct:elf_backend_data
elf_backend_always_size_sections	bfd/elf32-arm.c	20204;"	d	file:
elf_backend_always_size_sections	bfd/elf32-bfin.c	5501;"	d	file:
elf_backend_always_size_sections	bfd/elf32-bfin.c	5502;"	d	file:
elf_backend_always_size_sections	bfd/elf32-frv.c	6838;"	d	file:
elf_backend_always_size_sections	bfd/elf32-frv.c	6839;"	d	file:
elf_backend_always_size_sections	bfd/elf32-lm32.c	2612;"	d	file:
elf_backend_always_size_sections	bfd/elf32-lm32.c	2613;"	d	file:
elf_backend_always_size_sections	bfd/elf32-m32c.c	2139;"	d	file:
elf_backend_always_size_sections	bfd/elf32-m68k.c	4603;"	d	file:
elf_backend_always_size_sections	bfd/elf32-mips.c	2519;"	d	file:
elf_backend_always_size_sections	bfd/elf32-rl78.c	2595;"	d	file:
elf_backend_always_size_sections	bfd/elf32-score.c	4467;"	d	file:
elf_backend_always_size_sections	bfd/elf32-sh.c	6670;"	d	file:
elf_backend_always_size_sections	bfd/elf32-tic6x.c	4386;"	d	file:
elf_backend_always_size_sections	bfd/elf32-vax.c	1922;"	d	file:
elf_backend_always_size_sections	bfd/elf32-xstormy16.c	1017;"	d	file:
elf_backend_always_size_sections	bfd/elf32-xtensa.c	11316;"	d	file:
elf_backend_always_size_sections	bfd/elf64-alpha.c	5496;"	d	file:
elf_backend_always_size_sections	bfd/elf64-mips.c	4422;"	d	file:
elf_backend_always_size_sections	bfd/elf64-ppc.c	112;"	d	file:
elf_backend_always_size_sections	bfd/elfn32-mips.c	3785;"	d	file:
elf_backend_always_size_sections	bfd/elfnn-aarch64.c	9704;"	d	file:
elf_backend_always_size_sections	bfd/elfxx-target.h	479;"	d
elf_backend_always_size_sections	bfd/elfxx-x86.h	717;"	d
elf_backend_arch_data	bfd/elf32-i386.c	4445;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4446;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4574;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4575;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4777;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4778;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4814;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	4815;"	d	file:
elf_backend_arch_data	bfd/elf32-i386.c	852;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5134;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5135;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5330;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5331;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5435;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	5436;"	d	file:
elf_backend_arch_data	bfd/elf64-x86-64.c	996;"	d	file:
elf_backend_arch_data	bfd/elfxx-target.h	354;"	d
elf_backend_archive_symbol_lookup	bfd/elf-bfd.h	/^  struct elf_link_hash_entry * (*elf_backend_archive_symbol_lookup)$/;"	m	struct:elf_backend_data	typeref:struct:elf_backend_data::elf_backend_archive_symbol_lookup
elf_backend_archive_symbol_lookup	bfd/elf64-ppc.c	103;"	d	file:
elf_backend_archive_symbol_lookup	bfd/elfxx-target.h	425;"	d
elf_backend_begin_write_processing	bfd/elf-bfd.h	/^  void (*elf_backend_begin_write_processing)$/;"	m	struct:elf_backend_data
elf_backend_begin_write_processing	bfd/elf32-arm.c	20218;"	d	file:
elf_backend_begin_write_processing	bfd/elf32-arm.c	20839;"	d	file:
elf_backend_begin_write_processing	bfd/elf32-arm.c	20840;"	d	file:
elf_backend_begin_write_processing	bfd/elf32-ppc.c	11508;"	d	file:
elf_backend_begin_write_processing	bfd/elfxx-target.h	497;"	d
elf_backend_bfd_from_remote_memory	bfd/elf-bfd.h	/^  bfd *(*elf_backend_bfd_from_remote_memory)$/;"	m	struct:elf_backend_data
elf_backend_bfd_from_remote_memory	bfd/elf64-x86-64.c	5372;"	d	file:
elf_backend_bfd_from_remote_memory	bfd/elf64-x86-64.c	5373;"	d	file:
elf_backend_bfd_from_remote_memory	bfd/elf64-x86-64.c	5388;"	d	file:
elf_backend_bfd_from_remote_memory	bfd/elf64-x86-64.c	5525;"	d	file:
elf_backend_bfd_from_remote_memory	bfd/elf64-x86-64.c	5526;"	d	file:
elf_backend_bfd_from_remote_memory	bfd/elfxx-target.h	518;"	d
elf_backend_caches_rawsize	bfd/elf32-i386.c	4365;"	d	file:
elf_backend_caches_rawsize	bfd/elf32-ppc.c	11476;"	d	file:
elf_backend_caches_rawsize	bfd/elf64-x86-64.c	5034;"	d	file:
elf_backend_caches_rawsize	bfd/elfxx-target.h	127;"	d
elf_backend_can_gc_sections	bfd/elf-m10300.c	5549;"	d	file:
elf_backend_can_gc_sections	bfd/elf-m10300.c	5572;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-arc.c	3006;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-arm.c	20224;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-avr.c	4249;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-bfin.c	5472;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-cr16.c	2905;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-cr16c.c	961;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-cris.c	4117;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-crx.c	1329;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-d10v.c	552;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-epiphany.c	606;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-fr30.c	715;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-frv.c	6794;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-ft32.c	1257;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-h8300.c	1738;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-hppa.c	4572;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-i386.c	4356;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-ip2k.c	1521;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-iq2000.c	913;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-lm32.c	2579;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-m32c.c	2144;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-m32r.c	3878;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-m68hc11.c	1310;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-m68hc12.c	658;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-m68k.c	4630;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-mcore.c	669;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-metag.c	4155;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-microblaze.c	3537;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-mips.c	2495;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-moxie.c	384;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-msp430.c	2610;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-mt.c	597;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-nds32.c	12705;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-nios2.c	6098;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-or1k.c	2670;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-ppc.c	11473;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-rl78.c	2585;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-rx.c	4028;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-s12z.c	268;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-s390.c	4030;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-score.c	4489;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-sh.c	6689;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-sparc.c	255;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-spu.c	5492;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-tic6x.c	4352;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-tilegx.c	122;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-tilepro.c	3892;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-v850.c	4165;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-vax.c	1942;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-visium.c	867;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-wasm32.c	141;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-xc16x.c	470;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-xgate.c	713;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-xstormy16.c	1024;"	d	file:
elf_backend_can_gc_sections	bfd/elf32-xtensa.c	11278;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-alpha.c	5513;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-mips.c	4399;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-mmix.c	2920;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-ppc.c	77;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-s390.c	3944;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-sparc.c	965;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-tilegx.c	123;"	d	file:
elf_backend_can_gc_sections	bfd/elf64-x86-64.c	5025;"	d	file:
elf_backend_can_gc_sections	bfd/elfn32-mips.c	3761;"	d	file:
elf_backend_can_gc_sections	bfd/elfnn-aarch64.c	9761;"	d	file:
elf_backend_can_gc_sections	bfd/elfnn-ia64.c	5091;"	d	file:
elf_backend_can_gc_sections	bfd/elfnn-loongarch.c	130;"	d	file:
elf_backend_can_gc_sections	bfd/elfnn-riscv.c	3642;"	d	file:
elf_backend_can_gc_sections	bfd/elfxx-target.h	162;"	d
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_can_make_lsda_relative_eh_frame)$/;"	m	struct:elf_backend_data
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf32-bfin.c	5527;"	d	file:
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf32-bfin.c	5528;"	d	file:
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf32-frv.c	6867;"	d	file:
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf32-frv.c	6868;"	d	file:
elf_backend_can_make_lsda_relative_eh_frame	bfd/elf32-sh.c	6683;"	d	file:
elf_backend_can_make_lsda_relative_eh_frame	bfd/elfxx-target.h	638;"	d
elf_backend_can_make_relative_eh_frame	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_can_make_relative_eh_frame)$/;"	m	struct:elf_backend_data
elf_backend_can_make_relative_eh_frame	bfd/elf32-bfin.c	5524;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-bfin.c	5525;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-frv.c	6864;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-frv.c	6865;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-nios2.c	6127;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-nios2.c	6128;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elf32-sh.c	6681;"	d	file:
elf_backend_can_make_relative_eh_frame	bfd/elfxx-target.h	635;"	d
elf_backend_can_refcount	bfd/elf32-arm.c	20223;"	d	file:
elf_backend_can_refcount	bfd/elf32-bfin.c	5474;"	d	file:
elf_backend_can_refcount	bfd/elf32-cris.c	4118;"	d	file:
elf_backend_can_refcount	bfd/elf32-hppa.c	4573;"	d	file:
elf_backend_can_refcount	bfd/elf32-i386.c	4357;"	d	file:
elf_backend_can_refcount	bfd/elf32-lm32.c	2580;"	d	file:
elf_backend_can_refcount	bfd/elf32-m32r.c	3882;"	d	file:
elf_backend_can_refcount	bfd/elf32-m68k.c	4631;"	d	file:
elf_backend_can_refcount	bfd/elf32-metag.c	4156;"	d	file:
elf_backend_can_refcount	bfd/elf32-microblaze.c	3538;"	d	file:
elf_backend_can_refcount	bfd/elf32-nds32.c	12706;"	d	file:
elf_backend_can_refcount	bfd/elf32-nios2.c	6099;"	d	file:
elf_backend_can_refcount	bfd/elf32-or1k.c	2682;"	d	file:
elf_backend_can_refcount	bfd/elf32-ppc.c	11474;"	d	file:
elf_backend_can_refcount	bfd/elf32-s390.c	4031;"	d	file:
elf_backend_can_refcount	bfd/elf32-sh.c	6690;"	d	file:
elf_backend_can_refcount	bfd/elf32-sparc.c	256;"	d	file:
elf_backend_can_refcount	bfd/elf32-tic6x.c	4362;"	d	file:
elf_backend_can_refcount	bfd/elf32-tilegx.c	123;"	d	file:
elf_backend_can_refcount	bfd/elf32-tilepro.c	3893;"	d	file:
elf_backend_can_refcount	bfd/elf32-xtensa.c	11279;"	d	file:
elf_backend_can_refcount	bfd/elf64-ppc.c	78;"	d	file:
elf_backend_can_refcount	bfd/elf64-s390.c	3945;"	d	file:
elf_backend_can_refcount	bfd/elf64-sparc.c	966;"	d	file:
elf_backend_can_refcount	bfd/elf64-tilegx.c	124;"	d	file:
elf_backend_can_refcount	bfd/elf64-x86-64.c	5026;"	d	file:
elf_backend_can_refcount	bfd/elfnn-aarch64.c	9760;"	d	file:
elf_backend_can_refcount	bfd/elfnn-riscv.c	3643;"	d	file:
elf_backend_can_refcount	bfd/elfxx-target.h	165;"	d
elf_backend_can_refcount	bfd/elfxx-target.h	94;"	d
elf_backend_cant_unwind_opcode	bfd/elfxx-mips.h	194;"	d
elf_backend_cant_unwind_opcode	bfd/elfxx-target.h	755;"	d
elf_backend_check_directives	bfd/elf32-rx.c	4041;"	d	file:
elf_backend_check_directives	bfd/elf64-ppc.c	101;"	d	file:
elf_backend_check_directives	bfd/elfxx-target.h	470;"	d
elf_backend_check_relocs	bfd/elf-m10300.c	5551;"	d	file:
elf_backend_check_relocs	bfd/elf32-arc.c	2995;"	d	file:
elf_backend_check_relocs	bfd/elf32-arm.c	20195;"	d	file:
elf_backend_check_relocs	bfd/elf32-bfin.c	5451;"	d	file:
elf_backend_check_relocs	bfd/elf32-bfin.c	5495;"	d	file:
elf_backend_check_relocs	bfd/elf32-bfin.c	5496;"	d	file:
elf_backend_check_relocs	bfd/elf32-cr16.c	2907;"	d	file:
elf_backend_check_relocs	bfd/elf32-cris.c	4113;"	d	file:
elf_backend_check_relocs	bfd/elf32-d10v.c	550;"	d	file:
elf_backend_check_relocs	bfd/elf32-dlx.c	34;"	d	file:
elf_backend_check_relocs	bfd/elf32-fr30.c	713;"	d	file:
elf_backend_check_relocs	bfd/elf32-frv.c	6789;"	d	file:
elf_backend_check_relocs	bfd/elf32-hppa.c	4553;"	d	file:
elf_backend_check_relocs	bfd/elf32-i386.c	4378;"	d	file:
elf_backend_check_relocs	bfd/elf32-iq2000.c	909;"	d	file:
elf_backend_check_relocs	bfd/elf32-lm32.c	2588;"	d	file:
elf_backend_check_relocs	bfd/elf32-m32c.c	2136;"	d	file:
elf_backend_check_relocs	bfd/elf32-m32r.c	3866;"	d	file:
elf_backend_check_relocs	bfd/elf32-m68hc11.c	1305;"	d	file:
elf_backend_check_relocs	bfd/elf32-m68hc12.c	654;"	d	file:
elf_backend_check_relocs	bfd/elf32-m68k.c	4602;"	d	file:
elf_backend_check_relocs	bfd/elf32-mcore.c	666;"	d	file:
elf_backend_check_relocs	bfd/elf32-metag.c	4142;"	d	file:
elf_backend_check_relocs	bfd/elf32-microblaze.c	3534;"	d	file:
elf_backend_check_relocs	bfd/elf32-mips.c	2513;"	d	file:
elf_backend_check_relocs	bfd/elf32-moxie.c	382;"	d	file:
elf_backend_check_relocs	bfd/elf32-msp430.c	2609;"	d	file:
elf_backend_check_relocs	bfd/elf32-mt.c	593;"	d	file:
elf_backend_check_relocs	bfd/elf32-nds32.c	12685;"	d	file:
elf_backend_check_relocs	bfd/elf32-nios2.c	6109;"	d	file:
elf_backend_check_relocs	bfd/elf32-or1k.c	2668;"	d	file:
elf_backend_check_relocs	bfd/elf32-ppc.c	11492;"	d	file:
elf_backend_check_relocs	bfd/elf32-rl78.c	2594;"	d	file:
elf_backend_check_relocs	bfd/elf32-s390.c	4049;"	d	file:
elf_backend_check_relocs	bfd/elf32-score.c	4458;"	d	file:
elf_backend_check_relocs	bfd/elf32-sh.c	6661;"	d	file:
elf_backend_check_relocs	bfd/elf32-sparc.c	237;"	d	file:
elf_backend_check_relocs	bfd/elf32-tic6x.c	4375;"	d	file:
elf_backend_check_relocs	bfd/elf32-tilegx.c	105;"	d	file:
elf_backend_check_relocs	bfd/elf32-tilepro.c	3873;"	d	file:
elf_backend_check_relocs	bfd/elf32-v850.c	4152;"	d	file:
elf_backend_check_relocs	bfd/elf32-vax.c	1919;"	d	file:
elf_backend_check_relocs	bfd/elf32-visium.c	864;"	d	file:
elf_backend_check_relocs	bfd/elf32-xgate.c	709;"	d	file:
elf_backend_check_relocs	bfd/elf32-xstormy16.c	1016;"	d	file:
elf_backend_check_relocs	bfd/elf32-xtensa.c	11301;"	d	file:
elf_backend_check_relocs	bfd/elf64-alpha.c	5486;"	d	file:
elf_backend_check_relocs	bfd/elf64-hppa.c	4074;"	d	file:
elf_backend_check_relocs	bfd/elf64-ia64-vms.c	5494;"	d	file:
elf_backend_check_relocs	bfd/elf64-mips.c	4416;"	d	file:
elf_backend_check_relocs	bfd/elf64-mmix.c	2906;"	d	file:
elf_backend_check_relocs	bfd/elf64-ppc.c	104;"	d	file:
elf_backend_check_relocs	bfd/elf64-s390.c	3962;"	d	file:
elf_backend_check_relocs	bfd/elf64-sparc.c	939;"	d	file:
elf_backend_check_relocs	bfd/elf64-tilegx.c	106;"	d	file:
elf_backend_check_relocs	bfd/elf64-x86-64.c	5045;"	d	file:
elf_backend_check_relocs	bfd/elfn32-mips.c	3779;"	d	file:
elf_backend_check_relocs	bfd/elfnn-aarch64.c	9707;"	d	file:
elf_backend_check_relocs	bfd/elfnn-ia64.c	5066;"	d	file:
elf_backend_check_relocs	bfd/elfnn-loongarch.c	3275;"	d	file:
elf_backend_check_relocs	bfd/elfnn-riscv.c	3625;"	d	file:
elf_backend_check_relocs	bfd/elfxx-target.h	467;"	d
elf_backend_collect	bfd/elf32-mips.c	2493;"	d	file:
elf_backend_collect	bfd/elf32-score.c	4493;"	d	file:
elf_backend_collect	bfd/elf64-mips.c	4397;"	d	file:
elf_backend_collect	bfd/elfn32-mips.c	3759;"	d	file:
elf_backend_collect	bfd/elfxx-target.h	403;"	d
elf_backend_common_definition	bfd/elf32-score.h	152;"	d
elf_backend_common_definition	bfd/elf64-x86-64.c	5074;"	d	file:
elf_backend_common_definition	bfd/elfxx-mips.h	185;"	d
elf_backend_common_definition	bfd/elfxx-target.h	715;"	d
elf_backend_common_section	bfd/elf64-x86-64.c	5072;"	d	file:
elf_backend_common_section	bfd/elfxx-target.h	723;"	d
elf_backend_common_section_index	bfd/elf64-x86-64.c	5070;"	d	file:
elf_backend_common_section_index	bfd/elfxx-target.h	719;"	d
elf_backend_compact_eh_encoding	bfd/elfxx-mips.h	193;"	d
elf_backend_compact_eh_encoding	bfd/elfxx-target.h	751;"	d
elf_backend_copy_indirect_symbol	bfd/elf-bfd.h	/^  void (*elf_backend_copy_indirect_symbol)$/;"	m	struct:elf_backend_data
elf_backend_copy_indirect_symbol	bfd/elf-m10300.c	5584;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-arm.c	20212;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-cris.c	4137;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-hppa.c	4552;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-lm32.c	2590;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-m32r.c	3876;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-m68k.c	4617;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-metag.c	4152;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-microblaze.c	3535;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-mips.c	2535;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-nds32.c	12696;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-nios2.c	6121;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-or1k.c	2692;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-ppc.c	11494;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-s390.c	4050;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-score.c	4481;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-sh.c	6662;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-sparc.c	233;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-tilegx.c	103;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-tilepro.c	3871;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf32-xtensa.c	11320;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-alpha.c	5494;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-mips.c	4438;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-ppc.c	99;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-s390.c	3963;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-sparc.c	924;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elf64-tilegx.c	104;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfn32-mips.c	3802;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfnn-aarch64.c	9710;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfnn-ia64.c	5100;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfnn-loongarch.c	3273;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfnn-riscv.c	3623;"	d	file:
elf_backend_copy_indirect_symbol	bfd/elfxx-target.h	572;"	d
elf_backend_copy_indirect_symbol	bfd/elfxx-x86.h	721;"	d
elf_backend_copy_special_section_fields	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_copy_special_section_fields)$/;"	m	struct:elf_backend_data
elf_backend_copy_special_section_fields	bfd/elf32-arm.c	20162;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-arm.c	20163;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-arm.c	20333;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-i386.c	4549;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-i386.c	4550;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-i386.c	4591;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-sparc.c	297;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-sparc.c	298;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf32-sparc.c	365;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf64-x86-64.c	5170;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf64-x86-64.c	5171;"	d	file:
elf_backend_copy_special_section_fields	bfd/elf64-x86-64.c	5205;"	d	file:
elf_backend_copy_special_section_fields	bfd/elfxx-target.h	747;"	d
elf_backend_count_additional_relocs	bfd/elf-bfd.h	/^  unsigned int (*elf_backend_count_additional_relocs)$/;"	m	struct:elf_backend_data
elf_backend_count_additional_relocs	bfd/elf32-arm.c	20220;"	d	file:
elf_backend_count_additional_relocs	bfd/elfxx-target.h	599;"	d
elf_backend_count_relocs	bfd/elf-bfd.h	/^  unsigned int (*elf_backend_count_relocs)$/;"	m	struct:elf_backend_data
elf_backend_count_relocs	bfd/elf32-spu.c	5497;"	d	file:
elf_backend_count_relocs	bfd/elfxx-target.h	596;"	d
elf_backend_create_dynamic_sections	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_create_dynamic_sections)$/;"	m	struct:elf_backend_data
elf_backend_create_dynamic_sections	bfd/elf-m10300.c	5573;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-arc.c	2996;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-arm.c	20200;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-bfin.c	5445;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-bfin.c	5505;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-bfin.c	5506;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-cr16.c	2920;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-cris.c	4146;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-frv.c	6842;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-frv.c	6843;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-hppa.c	4555;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-i386.c	4379;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-lm32.c	2593;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-m32r.c	3868;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-m68k.c	4596;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-metag.c	4143;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-microblaze.c	3547;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-mips.c	2511;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-nds32.c	12687;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-nios2.c	6112;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-or1k.c	2693;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-ppc.c	11491;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-s390.c	4051;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-score.c	4472;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-sh.c	6664;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-sparc.c	235;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-tic6x.c	4371;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-tilegx.c	104;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-tilepro.c	3872;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-vax.c	1913;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf32-xtensa.c	11302;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-alpha.c	5488;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-hppa.c	4051;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-ia64-vms.c	5492;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-mips.c	4414;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-ppc.c	98;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-s390.c	3964;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-sparc.c	935;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-tilegx.c	105;"	d	file:
elf_backend_create_dynamic_sections	bfd/elf64-x86-64.c	5046;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfn32-mips.c	3777;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfnn-aarch64.c	9715;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfnn-ia64.c	5064;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfnn-loongarch.c	3274;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfnn-riscv.c	3624;"	d	file:
elf_backend_create_dynamic_sections	bfd/elfxx-target.h	458;"	d
elf_backend_data	bfd/elf-bfd.h	/^struct elf_backend_data$/;"	s
elf_backend_default_execstack	bfd/elf32-arc.c	3020;"	d	file:
elf_backend_default_execstack	bfd/elf32-nios2.c	6139;"	d	file:
elf_backend_default_execstack	bfd/elf32-tilegx.c	132;"	d	file:
elf_backend_default_execstack	bfd/elf32-tilepro.c	3902;"	d	file:
elf_backend_default_execstack	bfd/elf64-ia64-vms.c	5532;"	d	file:
elf_backend_default_execstack	bfd/elf64-ppc.c	81;"	d	file:
elf_backend_default_execstack	bfd/elf64-tilegx.c	133;"	d	file:
elf_backend_default_execstack	bfd/elfnn-aarch64.c	9772;"	d	file:
elf_backend_default_execstack	bfd/elfnn-ia64.c	5107;"	d	file:
elf_backend_default_execstack	bfd/elfnn-riscv.c	3651;"	d	file:
elf_backend_default_execstack	bfd/elfxx-target.h	124;"	d
elf_backend_default_use_rela_p	bfd/elf32-arc.c	3016;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-arm.c	20231;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-arm.c	20477;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-arm.c	20478;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-arm.c	20862;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-arm.c	20863;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-bfin.c	5539;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-bfin.c	5540;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-frv.c	6879;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-frv.c	6880;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-m32r.c	3891;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-m32r.c	3894;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-mips.c	2546;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-mips.c	2680;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-mips.c	2681;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-msp430.c	2582;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-nds32.c	12712;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-pru.c	1598;"	d	file:
elf_backend_default_use_rela_p	bfd/elf32-tic6x.c	4353;"	d	file:
elf_backend_default_use_rela_p	bfd/elf64-ia64-vms.c	5525;"	d	file:
elf_backend_default_use_rela_p	bfd/elf64-mips.c	4457;"	d	file:
elf_backend_default_use_rela_p	bfd/elf64-mmix.c	2918;"	d	file:
elf_backend_default_use_rela_p	bfd/elfn32-mips.c	3817;"	d	file:
elf_backend_default_use_rela_p	bfd/elfnn-aarch64.c	9768;"	d	file:
elf_backend_default_use_rela_p	bfd/elfnn-ia64.c	5098;"	d	file:
elf_backend_default_use_rela_p	bfd/elfxx-target.h	669;"	d
elf_backend_discard_info	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_discard_info)$/;"	m	struct:elf_backend_data
elf_backend_discard_info	bfd/elf32-bfin.c	5521;"	d	file:
elf_backend_discard_info	bfd/elf32-bfin.c	5522;"	d	file:
elf_backend_discard_info	bfd/elf32-frv.c	6861;"	d	file:
elf_backend_discard_info	bfd/elf32-frv.c	6862;"	d	file:
elf_backend_discard_info	bfd/elf32-mips.c	2550;"	d	file:
elf_backend_discard_info	bfd/elf32-score.c	4483;"	d	file:
elf_backend_discard_info	bfd/elf32-xtensa.c	11303;"	d	file:
elf_backend_discard_info	bfd/elfn32-mips.c	3823;"	d	file:
elf_backend_discard_info	bfd/elfxx-target.h	623;"	d
elf_backend_dtrel_excludes_plt	bfd/elf-m10300.c	5593;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-arc.c	3012;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-arm.c	20232;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-arm.c	20866;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-arm.c	20867;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-cr16.c	2939;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-cris.c	4158;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-hppa.c	4581;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-i386.c	4363;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-lm32.c	2586;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-m32r.c	3887;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-m68k.c	4637;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-metag.c	4162;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-microblaze.c	3544;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-mips.c	2684;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-mips.c	2685;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-nds32.c	12714;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-nios2.c	6104;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-or1k.c	2688;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-ppc.c	11621;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-ppc.c	11622;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-sh.c	6695;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-sparc.c	349;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-sparc.c	350;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-vax.c	1948;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf32-xtensa.c	11284;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf64-alpha.c	5530;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf64-ppc.c	80;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elf64-x86-64.c	5035;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elfnn-aarch64.c	9770;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elfnn-ia64.c	5105;"	d	file:
elf_backend_dtrel_excludes_plt	bfd/elfxx-target.h	680;"	d
elf_backend_ecoff_debug_swap	bfd/elf-bfd.h	/^  const struct ecoff_debug_swap *elf_backend_ecoff_debug_swap;$/;"	m	struct:elf_backend_data	typeref:struct:elf_backend_data::ecoff_debug_swap
elf_backend_ecoff_debug_swap	bfd/elf32-mips.c	2540;"	d	file:
elf_backend_ecoff_debug_swap	bfd/elf64-alpha.c	5516;"	d	file:
elf_backend_ecoff_debug_swap	bfd/elf64-mips.c	4444;"	d	file:
elf_backend_ecoff_debug_swap	bfd/elfn32-mips.c	3808;"	d	file:
elf_backend_ecoff_debug_swap	bfd/elfxx-target.h	515;"	d
elf_backend_eh_frame_address_size	bfd/elf-bfd.h	/^  unsigned int (*elf_backend_eh_frame_address_size)$/;"	m	struct:elf_backend_data
elf_backend_eh_frame_address_size	bfd/elf32-m32c.c	2145;"	d	file:
elf_backend_eh_frame_address_size	bfd/elf32-msp430.c	2595;"	d	file:
elf_backend_eh_frame_address_size	bfd/elfxx-mips.h	189;"	d
elf_backend_eh_frame_address_size	bfd/elfxx-target.h	632;"	d
elf_backend_emit_relocs	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_emit_relocs)$/;"	m	struct:elf_backend_data
elf_backend_emit_relocs	bfd/elf32-arm.c	20470;"	d	file:
elf_backend_emit_relocs	bfd/elf32-arm.c	20471;"	d	file:
elf_backend_emit_relocs	bfd/elf32-arm.c	20833;"	d	file:
elf_backend_emit_relocs	bfd/elf32-i386.c	4824;"	d	file:
elf_backend_emit_relocs	bfd/elf32-i386.c	4825;"	d	file:
elf_backend_emit_relocs	bfd/elf32-mips.c	2699;"	d	file:
elf_backend_emit_relocs	bfd/elf32-mips.c	2700;"	d	file:
elf_backend_emit_relocs	bfd/elf32-ppc.c	11641;"	d	file:
elf_backend_emit_relocs	bfd/elf32-ppc.c	11642;"	d	file:
elf_backend_emit_relocs	bfd/elf32-sh.c	6786;"	d	file:
elf_backend_emit_relocs	bfd/elf32-sh.c	6787;"	d	file:
elf_backend_emit_relocs	bfd/elf32-sparc.c	357;"	d	file:
elf_backend_emit_relocs	bfd/elf32-sparc.c	358;"	d	file:
elf_backend_emit_relocs	bfd/elfxx-target.h	590;"	d
elf_backend_encode_eh_address	bfd/elf-bfd.h	/^  bfd_byte (*elf_backend_encode_eh_address)$/;"	m	struct:elf_backend_data
elf_backend_encode_eh_address	bfd/elf32-bfin.c	5530;"	d	file:
elf_backend_encode_eh_address	bfd/elf32-bfin.c	5531;"	d	file:
elf_backend_encode_eh_address	bfd/elf32-frv.c	6870;"	d	file:
elf_backend_encode_eh_address	bfd/elf32-frv.c	6871;"	d	file:
elf_backend_encode_eh_address	bfd/elf32-sh.c	6685;"	d	file:
elf_backend_encode_eh_address	bfd/elfxx-target.h	641;"	d
elf_backend_extern_protected_data	bfd/elf32-arm.c	20235;"	d	file:
elf_backend_extern_protected_data	bfd/elf32-i386.c	4364;"	d	file:
elf_backend_extern_protected_data	bfd/elf64-x86-64.c	5033;"	d	file:
elf_backend_extern_protected_data	bfd/elfnn-aarch64.c	9773;"	d	file:
elf_backend_extern_protected_data	bfd/elfxx-target.h	130;"	d
elf_backend_fake_sections	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_fake_sections)$/;"	m	struct:elf_backend_data
elf_backend_fake_sections	bfd/elf32-arm.c	20209;"	d	file:
elf_backend_fake_sections	bfd/elf32-hppa.c	4556;"	d	file:
elf_backend_fake_sections	bfd/elf32-i386.c	4380;"	d	file:
elf_backend_fake_sections	bfd/elf32-mep.c	753;"	d	file:
elf_backend_fake_sections	bfd/elf32-mips.c	2505;"	d	file:
elf_backend_fake_sections	bfd/elf32-nios2.c	6108;"	d	file:
elf_backend_fake_sections	bfd/elf32-ppc.c	11501;"	d	file:
elf_backend_fake_sections	bfd/elf32-score.c	4478;"	d	file:
elf_backend_fake_sections	bfd/elf32-spu.c	5510;"	d	file:
elf_backend_fake_sections	bfd/elf32-tic6x.c	4369;"	d	file:
elf_backend_fake_sections	bfd/elf32-v850.c	4161;"	d	file:
elf_backend_fake_sections	bfd/elf64-alpha.c	5470;"	d	file:
elf_backend_fake_sections	bfd/elf64-hppa.c	4044;"	d	file:
elf_backend_fake_sections	bfd/elf64-ia64-vms.c	5468;"	d	file:
elf_backend_fake_sections	bfd/elf64-mips.c	4408;"	d	file:
elf_backend_fake_sections	bfd/elf64-sparc.c	913;"	d	file:
elf_backend_fake_sections	bfd/elfn32-mips.c	3771;"	d	file:
elf_backend_fake_sections	bfd/elfnn-ia64.c	5034;"	d	file:
elf_backend_fake_sections	bfd/elfxx-target.h	446;"	d
elf_backend_filter_implib_symbols	bfd/elf-bfd.h	/^  unsigned int (*elf_backend_filter_implib_symbols)$/;"	m	struct:elf_backend_data
elf_backend_filter_implib_symbols	bfd/elf32-arm.c	20217;"	d	file:
elf_backend_filter_implib_symbols	bfd/elfxx-target.h	569;"	d
elf_backend_final_write_processing	bfd/elf-bfd.h	/^  void (*elf_backend_final_write_processing)$/;"	m	struct:elf_backend_data
elf_backend_final_write_processing	bfd/elf-m10300.c	5565;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arc.c	2992;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20211;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20328;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20329;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20346;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20347;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20468;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20469;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20841;"	d	file:
elf_backend_final_write_processing	bfd/elf32-arm.c	20842;"	d	file:
elf_backend_final_write_processing	bfd/elf32-avr.c	4251;"	d	file:
elf_backend_final_write_processing	bfd/elf32-bfin.c	5468;"	d	file:
elf_backend_final_write_processing	bfd/elf32-cr16.c	2909;"	d	file:
elf_backend_final_write_processing	bfd/elf32-cris.c	4121;"	d	file:
elf_backend_final_write_processing	bfd/elf32-d10v.c	548;"	d	file:
elf_backend_final_write_processing	bfd/elf32-d30v.c	564;"	d	file:
elf_backend_final_write_processing	bfd/elf32-h8300.c	1721;"	d	file:
elf_backend_final_write_processing	bfd/elf32-hppa.c	4567;"	d	file:
elf_backend_final_write_processing	bfd/elf32-i386.c	4786;"	d	file:
elf_backend_final_write_processing	bfd/elf32-i386.c	4787;"	d	file:
elf_backend_final_write_processing	bfd/elf32-i386.c	4795;"	d	file:
elf_backend_final_write_processing	bfd/elf32-i386.c	4826;"	d	file:
elf_backend_final_write_processing	bfd/elf32-i386.c	4827;"	d	file:
elf_backend_final_write_processing	bfd/elf32-lm32.c	2577;"	d	file:
elf_backend_final_write_processing	bfd/elf32-m32r.c	3899;"	d	file:
elf_backend_final_write_processing	bfd/elf32-m68hc11.c	1309;"	d	file:
elf_backend_final_write_processing	bfd/elf32-m68hc12.c	657;"	d	file:
elf_backend_final_write_processing	bfd/elf32-m68k.c	4609;"	d	file:
elf_backend_final_write_processing	bfd/elf32-mips.c	2529;"	d	file:
elf_backend_final_write_processing	bfd/elf32-mips.c	2702;"	d	file:
elf_backend_final_write_processing	bfd/elf32-mips.c	2703;"	d	file:
elf_backend_final_write_processing	bfd/elf32-msp430.c	2611;"	d	file:
elf_backend_final_write_processing	bfd/elf32-nds32.c	12700;"	d	file:
elf_backend_final_write_processing	bfd/elf32-or1k.c	2681;"	d	file:
elf_backend_final_write_processing	bfd/elf32-pj.c	358;"	d	file:
elf_backend_final_write_processing	bfd/elf32-ppc.c	11509;"	d	file:
elf_backend_final_write_processing	bfd/elf32-ppc.c	11635;"	d	file:
elf_backend_final_write_processing	bfd/elf32-ppc.c	11636;"	d	file:
elf_backend_final_write_processing	bfd/elf32-s12z.c	267;"	d	file:
elf_backend_final_write_processing	bfd/elf32-sh.c	6788;"	d	file:
elf_backend_final_write_processing	bfd/elf32-sh.c	6789;"	d	file:
elf_backend_final_write_processing	bfd/elf32-sparc.c	220;"	d	file:
elf_backend_final_write_processing	bfd/elf32-sparc.c	360;"	d	file:
elf_backend_final_write_processing	bfd/elf32-sparc.c	361;"	d	file:
elf_backend_final_write_processing	bfd/elf32-v850.c	4155;"	d	file:
elf_backend_final_write_processing	bfd/elf32-xc16x.c	468;"	d	file:
elf_backend_final_write_processing	bfd/elf32-xgate.c	712;"	d	file:
elf_backend_final_write_processing	bfd/elf32-xtensa.c	11305;"	d	file:
elf_backend_final_write_processing	bfd/elf64-hppa.c	4042;"	d	file:
elf_backend_final_write_processing	bfd/elf64-ia64-vms.c	5470;"	d	file:
elf_backend_final_write_processing	bfd/elf64-ia64-vms.c	5564;"	d	file:
elf_backend_final_write_processing	bfd/elf64-ia64-vms.c	5565;"	d	file:
elf_backend_final_write_processing	bfd/elf64-mips.c	4432;"	d	file:
elf_backend_final_write_processing	bfd/elf64-x86-64.c	5339;"	d	file:
elf_backend_final_write_processing	bfd/elf64-x86-64.c	5340;"	d	file:
elf_backend_final_write_processing	bfd/elf64-x86-64.c	5392;"	d	file:
elf_backend_final_write_processing	bfd/elfn32-mips.c	3795;"	d	file:
elf_backend_final_write_processing	bfd/elfnn-ia64.c	5036;"	d	file:
elf_backend_final_write_processing	bfd/elfxx-target.h	500;"	d
elf_backend_finish_dynamic_sections	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_finish_dynamic_sections)$/;"	m	struct:elf_backend_data
elf_backend_finish_dynamic_sections	bfd/elf-m10300.c	5582;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-arc.c	3003;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-arm.c	20202;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-bfin.c	5459;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-bfin.c	5517;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-bfin.c	5518;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-cr16.c	2929;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-cris.c	4144;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-frv.c	6810;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-frv.c	6857;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-frv.c	6858;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-hppa.c	4560;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-i386.c	4381;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-lm32.c	2594;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-m32c.c	2141;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-m32r.c	3872;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-m68k.c	4614;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-metag.c	4146;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-microblaze.c	3548;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-mips.c	2527;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-nds32.c	12688;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-nios2.c	6115;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-or1k.c	2694;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-ppc.c	11500;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-rl78.c	2597;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-s390.c	4052;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-score.c	4476;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-sh.c	6677;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-sparc.c	246;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-spu.c	5499;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-tic6x.c	4390;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-tilegx.c	111;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-tilepro.c	3879;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-vax.c	1930;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-xstormy16.c	1021;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf32-xtensa.c	11306;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-alpha.c	5506;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-hppa.c	4065;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-ia64-vms.c	5506;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-mips.c	4430;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-ppc.c	120;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-s390.c	3965;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-sparc.c	951;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-tilegx.c	112;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elf64-x86-64.c	5047;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfn32-mips.c	3793;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfnn-aarch64.c	9721;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfnn-ia64.c	5078;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfnn-loongarch.c	3280;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfnn-riscv.c	3630;"	d	file:
elf_backend_finish_dynamic_sections	bfd/elfxx-target.h	494;"	d
elf_backend_finish_dynamic_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_finish_dynamic_symbol)$/;"	m	struct:elf_backend_data
elf_backend_finish_dynamic_symbol	bfd/elf-m10300.c	5580;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-arc.c	3001;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-arm.c	20201;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-bfin.c	5457;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-bfin.c	5514;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-bfin.c	5515;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-cr16.c	2927;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-cris.c	4142;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-frv.c	6854;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-frv.c	6855;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-hppa.c	4559;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-i386.c	4382;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-lm32.c	2596;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-m32r.c	3874;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-m68k.c	4612;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-metag.c	4145;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-microblaze.c	3549;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-mips.c	2525;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-mips.c	2687;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-mips.c	2688;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-nds32.c	12689;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-nios2.c	6114;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-or1k.c	2697;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-ppc.c	11499;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-s390.c	4053;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-score.c	4474;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-sh.c	6675;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-sparc.c	244;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-tic6x.c	4384;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-tilegx.c	110;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-tilepro.c	3878;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-vax.c	1928;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf32-xtensa.c	11307;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-alpha.c	5504;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-hppa.c	4063;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-ia64-vms.c	5504;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-mips.c	4428;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-ppc.c	118;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-s390.c	3966;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-sparc.c	949;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-tilegx.c	111;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elf64-x86-64.c	5048;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfn32-mips.c	3791;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfnn-aarch64.c	9724;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfnn-ia64.c	5076;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfnn-loongarch.c	3279;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfnn-riscv.c	3629;"	d	file:
elf_backend_finish_dynamic_symbol	bfd/elfxx-target.h	491;"	d
elf_backend_fixup_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_fixup_symbol)$/;"	m	struct:elf_backend_data
elf_backend_fixup_symbol	bfd/elf32-mips.c	2537;"	d	file:
elf_backend_fixup_symbol	bfd/elf32-sparc.c	253;"	d	file:
elf_backend_fixup_symbol	bfd/elf64-ia64-vms.c	5528;"	d	file:
elf_backend_fixup_symbol	bfd/elf64-sparc.c	953;"	d	file:
elf_backend_fixup_symbol	bfd/elfnn-ia64.c	5102;"	d	file:
elf_backend_fixup_symbol	bfd/elfxx-target.h	578;"	d
elf_backend_fixup_symbol	bfd/elfxx-x86.h	723;"	d
elf_backend_gc_keep	bfd/elf64-ppc.c	106;"	d	file:
elf_backend_gc_keep	bfd/elfxx-target.h	171;"	d
elf_backend_gc_mark_dynamic_ref	bfd/elf64-ppc.c	107;"	d	file:
elf_backend_gc_mark_dynamic_ref	bfd/elfxx-target.h	174;"	d
elf_backend_gc_mark_extra_sections	bfd/elf32-arm.c	20194;"	d	file:
elf_backend_gc_mark_extra_sections	bfd/elf32-mips.c	2496;"	d	file:
elf_backend_gc_mark_extra_sections	bfd/elf32-tic6x.c	4370;"	d	file:
elf_backend_gc_mark_extra_sections	bfd/elf64-mips.c	4400;"	d	file:
elf_backend_gc_mark_extra_sections	bfd/elfn32-mips.c	3762;"	d	file:
elf_backend_gc_mark_extra_sections	bfd/elfxx-target.h	180;"	d
elf_backend_gc_mark_hook	bfd/elf-m10300.c	5552;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-arm.c	20193;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-bfin.c	5461;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-cr16.c	2904;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-cris.c	4111;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-d10v.c	549;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-fr30.c	712;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-frv.c	6788;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-hppa.c	4563;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-iq2000.c	908;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-lm32.c	2581;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-m32r.c	3865;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-m68k.c	4616;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-mcore.c	665;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-metag.c	4141;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-microblaze.c	3533;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-mips.c	2534;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-moxie.c	381;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-nds32.c	12692;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-nios2.c	6111;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-or1k.c	2667;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-ppc.c	11488;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-s390.c	4054;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-score.c	4486;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-sh.c	6660;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-sparc.c	250;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-tilegx.c	112;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-tilepro.c	3880;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-v850.c	4162;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-vax.c	1933;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-visium.c	863;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-xstormy16.c	1015;"	d	file:
elf_backend_gc_mark_hook	bfd/elf32-xtensa.c	11308;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-alpha.c	5514;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-mips.c	4437;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-mmix.c	2900;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-ppc.c	108;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-s390.c	3967;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-sparc.c	960;"	d	file:
elf_backend_gc_mark_hook	bfd/elf64-tilegx.c	113;"	d	file:
elf_backend_gc_mark_hook	bfd/elfn32-mips.c	3800;"	d	file:
elf_backend_gc_mark_hook	bfd/elfnn-loongarch.c	3282;"	d	file:
elf_backend_gc_mark_hook	bfd/elfnn-riscv.c	3631;"	d	file:
elf_backend_gc_mark_hook	bfd/elfxx-target.h	177;"	d
elf_backend_gc_mark_hook	bfd/elfxx-x86.h	729;"	d
elf_backend_gc_sweep_hook	bfd/elfn32-mips.c	3801;"	d	file:
elf_backend_get_reloc_section	bfd/elf64-ppc.c	125;"	d	file:
elf_backend_get_reloc_section	bfd/elfxx-target.h	743;"	d
elf_backend_get_sec_type_attr	bfd/elf32-ppc.c	11511;"	d	file:
elf_backend_get_sec_type_attr	bfd/elf32-ppc.c	11638;"	d	file:
elf_backend_get_sec_type_attr	bfd/elf32-ppc.c	11639;"	d	file:
elf_backend_get_sec_type_attr	bfd/elfxx-target.h	440;"	d
elf_backend_get_symbol_type	bfd/elf-bfd.h	/^  int (*elf_backend_get_symbol_type)$/;"	m	struct:elf_backend_data
elf_backend_get_symbol_type	bfd/elf32-arm.c	20192;"	d	file:
elf_backend_get_symbol_type	bfd/elf32-hppa.c	4568;"	d	file:
elf_backend_get_symbol_type	bfd/elf64-hppa.c	4097;"	d	file:
elf_backend_get_symbol_type	bfd/elf64-sparc.c	903;"	d	file:
elf_backend_get_symbol_type	bfd/elfxx-target.h	422;"	d
elf_backend_get_target_dtag	bfd/elf-bfd.h	/^  char *(*elf_backend_get_target_dtag)$/;"	m	struct:elf_backend_data
elf_backend_get_target_dtag	bfd/elf32-mips.c	2516;"	d	file:
elf_backend_get_target_dtag	bfd/elf64-mips.c	4419;"	d	file:
elf_backend_get_target_dtag	bfd/elfn32-mips.c	3782;"	d	file:
elf_backend_get_target_dtag	bfd/elfxx-target.h	584;"	d
elf_backend_got_elt_size	bfd/elf32-cris.c	4157;"	d	file:
elf_backend_got_elt_size	bfd/elfxx-target.h	524;"	d
elf_backend_got_header_size	bfd/elf-m10300.c	5592;"	d	file:
elf_backend_got_header_size	bfd/elf32-arc.c	3011;"	d	file:
elf_backend_got_header_size	bfd/elf32-arm.c	20234;"	d	file:
elf_backend_got_header_size	bfd/elf32-arm.c	20848;"	d	file:
elf_backend_got_header_size	bfd/elf32-arm.c	20849;"	d	file:
elf_backend_got_header_size	bfd/elf32-bfin.c	5478;"	d	file:
elf_backend_got_header_size	bfd/elf32-bfin.c	5490;"	d	file:
elf_backend_got_header_size	bfd/elf32-bfin.c	5491;"	d	file:
elf_backend_got_header_size	bfd/elf32-cr16.c	2938;"	d	file:
elf_backend_got_header_size	bfd/elf32-cris.c	4156;"	d	file:
elf_backend_got_header_size	bfd/elf32-frv.c	6804;"	d	file:
elf_backend_got_header_size	bfd/elf32-hppa.c	4578;"	d	file:
elf_backend_got_header_size	bfd/elf32-i386.c	4361;"	d	file:
elf_backend_got_header_size	bfd/elf32-lm32.c	2585;"	d	file:
elf_backend_got_header_size	bfd/elf32-m32r.c	3886;"	d	file:
elf_backend_got_header_size	bfd/elf32-m68k.c	4635;"	d	file:
elf_backend_got_header_size	bfd/elf32-microblaze.c	3541;"	d	file:
elf_backend_got_header_size	bfd/elf32-mips.c	2542;"	d	file:
elf_backend_got_header_size	bfd/elf32-mips.c	2682;"	d	file:
elf_backend_got_header_size	bfd/elf32-mips.c	2683;"	d	file:
elf_backend_got_header_size	bfd/elf32-nds32.c	12710;"	d	file:
elf_backend_got_header_size	bfd/elf32-nios2.c	6138;"	d	file:
elf_backend_got_header_size	bfd/elf32-or1k.c	2687;"	d	file:
elf_backend_got_header_size	bfd/elf32-ppc.c	11619;"	d	file:
elf_backend_got_header_size	bfd/elf32-ppc.c	11620;"	d	file:
elf_backend_got_header_size	bfd/elf32-s390.c	4035;"	d	file:
elf_backend_got_header_size	bfd/elf32-score.c	4491;"	d	file:
elf_backend_got_header_size	bfd/elf32-sh.c	6694;"	d	file:
elf_backend_got_header_size	bfd/elf32-sparc.c	260;"	d	file:
elf_backend_got_header_size	bfd/elf32-sparc.c	347;"	d	file:
elf_backend_got_header_size	bfd/elf32-sparc.c	348;"	d	file:
elf_backend_got_header_size	bfd/elf32-tic6x.c	4368;"	d	file:
elf_backend_got_header_size	bfd/elf32-tilegx.c	129;"	d	file:
elf_backend_got_header_size	bfd/elf32-tilepro.c	3899;"	d	file:
elf_backend_got_header_size	bfd/elf32-vax.c	1946;"	d	file:
elf_backend_got_header_size	bfd/elf32-wasm32.c	156;"	d	file:
elf_backend_got_header_size	bfd/elf32-xtensa.c	11281;"	d	file:
elf_backend_got_header_size	bfd/elf64-alpha.c	5529;"	d	file:
elf_backend_got_header_size	bfd/elf64-hppa.c	4095;"	d	file:
elf_backend_got_header_size	bfd/elf64-ia64-vms.c	5521;"	d	file:
elf_backend_got_header_size	bfd/elf64-mips.c	4450;"	d	file:
elf_backend_got_header_size	bfd/elf64-ppc.c	75;"	d	file:
elf_backend_got_header_size	bfd/elf64-s390.c	3949;"	d	file:
elf_backend_got_header_size	bfd/elf64-sparc.c	970;"	d	file:
elf_backend_got_header_size	bfd/elf64-tilegx.c	130;"	d	file:
elf_backend_got_header_size	bfd/elf64-x86-64.c	5030;"	d	file:
elf_backend_got_header_size	bfd/elfn32-mips.c	3810;"	d	file:
elf_backend_got_header_size	bfd/elfnn-aarch64.c	9771;"	d	file:
elf_backend_got_header_size	bfd/elfnn-ia64.c	5094;"	d	file:
elf_backend_got_header_size	bfd/elfnn-loongarch.c	135;"	d	file:
elf_backend_got_header_size	bfd/elfnn-riscv.c	3648;"	d	file:
elf_backend_got_header_size	bfd/elfxx-target.h	521;"	d
elf_backend_got_symbol_offset	bfd/elf32-ppc.c	11613;"	d	file:
elf_backend_got_symbol_offset	bfd/elf32-ppc.c	11614;"	d	file:
elf_backend_grok_freebsd_prstatus	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_grok_freebsd_prstatus)$/;"	m	struct:elf_backend_data
elf_backend_grok_freebsd_prstatus	bfd/elfn32-mips.c	3806;"	d	file:
elf_backend_grok_freebsd_prstatus	bfd/elfxx-target.h	611;"	d
elf_backend_grok_prstatus	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_grok_prstatus)$/;"	m	struct:elf_backend_data
elf_backend_grok_prstatus	bfd/elf32-am33lin.c	102;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-arc.c	3018;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-arm.c	2224;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-cris.c	4114;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-frv.c	6813;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-hppa.c	4564;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-i386.c	4384;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-m68k.c	4627;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-mips.c	2538;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-nds32.c	12693;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-nios2.c	6124;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-ppc.c	11504;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-s390.c	4059;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-score.c	4487;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-sh.c	6735;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-sh.c	6736;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-sh.c	6779;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-tilegx.c	116;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-tilepro.c	3884;"	d	file:
elf_backend_grok_prstatus	bfd/elf32-xtensa.c	11309;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-hppa.c	4067;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-mips.c	4447;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-ppc.c	95;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-s390.c	3972;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-tilegx.c	117;"	d	file:
elf_backend_grok_prstatus	bfd/elf64-x86-64.c	5050;"	d	file:
elf_backend_grok_prstatus	bfd/elfn32-mips.c	3804;"	d	file:
elf_backend_grok_prstatus	bfd/elfnn-loongarch.c	3284;"	d	file:
elf_backend_grok_prstatus	bfd/elfnn-riscv.c	3633;"	d	file:
elf_backend_grok_prstatus	bfd/elfxx-aarch64.h	59;"	d
elf_backend_grok_prstatus	bfd/elfxx-target.h	605;"	d
elf_backend_grok_psinfo	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_grok_psinfo)$/;"	m	struct:elf_backend_data
elf_backend_grok_psinfo	bfd/elf32-am33lin.c	103;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-arm.c	2225;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-cris.c	4115;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-frv.c	6814;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-hppa.c	4565;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-i386.c	4385;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-m68k.c	4628;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-mips.c	2539;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-nds32.c	12694;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-nios2.c	6125;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-ppc.c	11505;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-s390.c	4060;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-score.c	4488;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-sh.c	6737;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-sh.c	6738;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-sh.c	6780;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-sparc.c	222;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-tilegx.c	117;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-tilepro.c	3885;"	d	file:
elf_backend_grok_psinfo	bfd/elf32-xtensa.c	11310;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-hppa.c	4068;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-mips.c	4448;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-ppc.c	96;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-s390.c	3973;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-tilegx.c	118;"	d	file:
elf_backend_grok_psinfo	bfd/elf64-x86-64.c	5051;"	d	file:
elf_backend_grok_psinfo	bfd/elfn32-mips.c	3805;"	d	file:
elf_backend_grok_psinfo	bfd/elfnn-loongarch.c	3285;"	d	file:
elf_backend_grok_psinfo	bfd/elfnn-riscv.c	3634;"	d	file:
elf_backend_grok_psinfo	bfd/elfxx-aarch64.h	60;"	d
elf_backend_grok_psinfo	bfd/elfxx-target.h	608;"	d
elf_backend_hash_symbol	bfd/elf32-ppc.c	11498;"	d	file:
elf_backend_hash_symbol	bfd/elf64-ppc.c	114;"	d	file:
elf_backend_hash_symbol	bfd/elfnn-aarch64.c	9774;"	d	file:
elf_backend_hash_symbol	bfd/elfxx-target.h	731;"	d
elf_backend_hash_symbol	bfd/elfxx-x86.h	725;"	d
elf_backend_hide_symbol	bfd/elf-bfd.h	/^  void (*elf_backend_hide_symbol)$/;"	m	struct:elf_backend_data
elf_backend_hide_symbol	bfd/elf32-cris.c	4150;"	d	file:
elf_backend_hide_symbol	bfd/elf32-hppa.c	4558;"	d	file:
elf_backend_hide_symbol	bfd/elf32-i386.c	4389;"	d	file:
elf_backend_hide_symbol	bfd/elf32-score.c	4482;"	d	file:
elf_backend_hide_symbol	bfd/elf32-xtensa.c	11311;"	d	file:
elf_backend_hide_symbol	bfd/elf64-ia64-vms.c	5527;"	d	file:
elf_backend_hide_symbol	bfd/elf64-ppc.c	110;"	d	file:
elf_backend_hide_symbol	bfd/elf64-x86-64.c	5084;"	d	file:
elf_backend_hide_symbol	bfd/elfnn-ia64.c	5101;"	d	file:
elf_backend_hide_symbol	bfd/elfxx-target.h	575;"	d
elf_backend_ignore_discarded_relocs	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_ignore_discarded_relocs)$/;"	m	struct:elf_backend_data
elf_backend_ignore_discarded_relocs	bfd/elf32-mips.c	2551;"	d	file:
elf_backend_ignore_discarded_relocs	bfd/elf32-score.c	4484;"	d	file:
elf_backend_ignore_discarded_relocs	bfd/elf32-xtensa.c	11304;"	d	file:
elf_backend_ignore_discarded_relocs	bfd/elf64-mips.c	4440;"	d	file:
elf_backend_ignore_discarded_relocs	bfd/elfn32-mips.c	3824;"	d	file:
elf_backend_ignore_discarded_relocs	bfd/elfxx-target.h	626;"	d
elf_backend_ignore_undef_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_ignore_undef_symbol)$/;"	m	struct:elf_backend_data
elf_backend_ignore_undef_symbol	bfd/elfxx-mips.h	191;"	d
elf_backend_ignore_undef_symbol	bfd/elfxx-target.h	587;"	d
elf_backend_init_index_section	bfd/elf-bfd.h	/^  void (*elf_backend_init_index_section)$/;"	m	struct:elf_backend_data
elf_backend_init_index_section	bfd/elf32-arm.c	20205;"	d	file:
elf_backend_init_index_section	bfd/elf32-cris.c	4141;"	d	file:
elf_backend_init_index_section	bfd/elf32-hppa.c	4562;"	d	file:
elf_backend_init_index_section	bfd/elf32-m68k.c	4610;"	d	file:
elf_backend_init_index_section	bfd/elf32-mips.c	2523;"	d	file:
elf_backend_init_index_section	bfd/elf32-ppc.c	11514;"	d	file:
elf_backend_init_index_section	bfd/elf32-s390.c	4058;"	d	file:
elf_backend_init_index_section	bfd/elf32-sparc.c	252;"	d	file:
elf_backend_init_index_section	bfd/elf32-tilegx.c	120;"	d	file:
elf_backend_init_index_section	bfd/elf32-tilepro.c	3890;"	d	file:
elf_backend_init_index_section	bfd/elf32-vax.c	1926;"	d	file:
elf_backend_init_index_section	bfd/elf64-mips.c	4426;"	d	file:
elf_backend_init_index_section	bfd/elf64-ppc.c	115;"	d	file:
elf_backend_init_index_section	bfd/elf64-s390.c	3971;"	d	file:
elf_backend_init_index_section	bfd/elf64-sparc.c	962;"	d	file:
elf_backend_init_index_section	bfd/elf64-tilegx.c	121;"	d	file:
elf_backend_init_index_section	bfd/elf64-x86-64.c	5057;"	d	file:
elf_backend_init_index_section	bfd/elfn32-mips.c	3789;"	d	file:
elf_backend_init_index_section	bfd/elfnn-aarch64.c	9718;"	d	file:
elf_backend_init_index_section	bfd/elfnn-riscv.c	3640;"	d	file:
elf_backend_init_index_section	bfd/elfxx-target.h	485;"	d
elf_backend_is_function_type	bfd/elfxx-target.h	735;"	d
elf_backend_link_order_error_handler	bfd/elf64-ia64-vms.c	5539;"	d	file:
elf_backend_link_order_error_handler	bfd/elfnn-ia64.c	5114;"	d	file:
elf_backend_link_order_error_handler	bfd/elfxx-target.h	711;"	d
elf_backend_link_output_symbol_hook	bfd/elf-bfd.h	/^  int (*elf_backend_link_output_symbol_hook)$/;"	m	struct:elf_backend_data
elf_backend_link_output_symbol_hook	bfd/elf32-cr16c.c	959;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-i386.c	4821;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-i386.c	4822;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-mips.c	2509;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-mips.c	2696;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-mips.c	2697;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-nds32.c	12697;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-ppc.c	11632;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-ppc.c	11633;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-score.c	4461;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-sh.c	6783;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-sh.c	6784;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-sparc.c	354;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-sparc.c	355;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-spu.c	5501;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-tic6x.c	4378;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf32-v850.c	4159;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf64-hppa.c	4089;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf64-mips.c	4412;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf64-mmix.c	2902;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elf64-ppc.c	121;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elfn32-mips.c	3775;"	d	file:
elf_backend_link_output_symbol_hook	bfd/elfxx-target.h	455;"	d
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-am33lin.c	105;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-arm.c	20253;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-cris.c	4168;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-frv.c	6816;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-i386.c	4391;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-m32r.c	3905;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-m68k.c	4639;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-s390.c	4068;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-sh.c	6697;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elf32-sparc.c	264;"	d	file:
elf_backend_linux_prpsinfo32_ugid16	bfd/elfxx-target.h	136;"	d
elf_backend_linux_prpsinfo64_ugid16	bfd/elfxx-target.h	139;"	d
elf_backend_lookup_section_flags_hook	bfd/elf-bfd.h	/^  flagword (*elf_backend_lookup_section_flags_hook)$/;"	m	struct:elf_backend_data
elf_backend_lookup_section_flags_hook	bfd/elf32-arm.c	20250;"	d	file:
elf_backend_lookup_section_flags_hook	bfd/elf32-arm.c	20251;"	d	file:
elf_backend_lookup_section_flags_hook	bfd/elf32-ppc.c	11515;"	d	file:
elf_backend_lookup_section_flags_hook	bfd/elfxx-target.h	617;"	d
elf_backend_may_use_rel_p	bfd/elf32-arc.c	3014;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-arm.c	20229;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-arm.c	20473;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-arm.c	20474;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-arm.c	20858;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-arm.c	20859;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-bfin.c	5534;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-bfin.c	5535;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-cris.c	4164;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-frv.c	6874;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-frv.c	6875;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-m32r.c	3889;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-mips.c	2544;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-mips.c	2676;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-mips.c	2677;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-msp430.c	2580;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-nds32.c	12711;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-pru.c	1596;"	d	file:
elf_backend_may_use_rel_p	bfd/elf32-tic6x.c	4354;"	d	file:
elf_backend_may_use_rel_p	bfd/elf64-ia64-vms.c	5523;"	d	file:
elf_backend_may_use_rel_p	bfd/elf64-mips.c	4455;"	d	file:
elf_backend_may_use_rel_p	bfd/elf64-mmix.c	2916;"	d	file:
elf_backend_may_use_rel_p	bfd/elfn32-mips.c	3815;"	d	file:
elf_backend_may_use_rel_p	bfd/elfnn-aarch64.c	9766;"	d	file:
elf_backend_may_use_rel_p	bfd/elfnn-ia64.c	5096;"	d	file:
elf_backend_may_use_rel_p	bfd/elfxx-target.h	663;"	d
elf_backend_may_use_rela_p	bfd/elf32-arc.c	3015;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-arm.c	20230;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-arm.c	20475;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-arm.c	20476;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-arm.c	20860;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-arm.c	20861;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-bfin.c	5536;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-bfin.c	5537;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-cris.c	4165;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-frv.c	6876;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-frv.c	6877;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-m32r.c	3892;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-m32r.c	3895;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-mips.c	2545;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-mips.c	2678;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-mips.c	2679;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-msp430.c	2581;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-nds32.c	12713;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-pru.c	1597;"	d	file:
elf_backend_may_use_rela_p	bfd/elf32-tic6x.c	4355;"	d	file:
elf_backend_may_use_rela_p	bfd/elf64-ia64-vms.c	5524;"	d	file:
elf_backend_may_use_rela_p	bfd/elf64-mips.c	4456;"	d	file:
elf_backend_may_use_rela_p	bfd/elf64-mmix.c	2917;"	d	file:
elf_backend_may_use_rela_p	bfd/elfn32-mips.c	3816;"	d	file:
elf_backend_may_use_rela_p	bfd/elfnn-aarch64.c	9767;"	d	file:
elf_backend_may_use_rela_p	bfd/elfnn-ia64.c	5097;"	d	file:
elf_backend_may_use_rela_p	bfd/elfxx-target.h	666;"	d
elf_backend_maybe_function_sym	bfd/elf64-ppc.c	111;"	d	file:
elf_backend_maybe_function_sym	bfd/elfxx-target.h	739;"	d
elf_backend_merge_gnu_properties	bfd/elfxx-target.h	548;"	d
elf_backend_merge_gnu_properties	bfd/elfxx-x86.h	735;"	d
elf_backend_merge_symbol	bfd/elf64-ppc.c	124;"	d	file:
elf_backend_merge_symbol	bfd/elf64-x86-64.c	5076;"	d	file:
elf_backend_merge_symbol	bfd/elfxx-target.h	727;"	d
elf_backend_merge_symbol_attribute	bfd/elf-bfd.h	/^  void (*elf_backend_merge_symbol_attribute)$/;"	m	struct:elf_backend_data
elf_backend_merge_symbol_attribute	bfd/elf32-m68hc11.c	1312;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elf32-m68hc12.c	662;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elf32-mips.c	2514;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elf64-alpha.c	5492;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elf64-mips.c	4417;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elf64-ppc.c	123;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elfn32-mips.c	3780;"	d	file:
elf_backend_merge_symbol_attribute	bfd/elfxx-mips.h	190;"	d
elf_backend_merge_symbol_attribute	bfd/elfxx-target.h	581;"	d
elf_backend_merge_symbol_attribute	bfd/elfxx-x86.h	719;"	d
elf_backend_mips_irix_compat	bfd/elf-bfd.h	/^  irix_compat_t (*elf_backend_mips_irix_compat)$/;"	m	struct:elf_backend_data
elf_backend_mips_irix_compat	bfd/elf32-mips.c	2554;"	d	file:
elf_backend_mips_irix_compat	bfd/elf64-mips.c	4442;"	d	file:
elf_backend_mips_irix_compat	bfd/elfn32-mips.c	3827;"	d	file:
elf_backend_mips_irix_compat	bfd/elfxx-target.h	647;"	d
elf_backend_mips_rtype_to_howto	bfd/elf-bfd.h	/^  reloc_howto_type *(*elf_backend_mips_rtype_to_howto)$/;"	m	struct:elf_backend_data
elf_backend_mips_rtype_to_howto	bfd/elf32-mips.c	2555;"	d	file:
elf_backend_mips_rtype_to_howto	bfd/elf64-mips.c	4443;"	d	file:
elf_backend_mips_rtype_to_howto	bfd/elfn32-mips.c	3828;"	d	file:
elf_backend_mips_rtype_to_howto	bfd/elfxx-target.h	650;"	d
elf_backend_modify_program_headers	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_modify_program_headers)$/;"	m	struct:elf_backend_data
elf_backend_modify_program_headers	bfd/elf32-arm.c	20326;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-arm.c	20327;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-arm.c	20345;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-i386.c	4784;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-i386.c	4785;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-i386.c	4794;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-rx.c	4029;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-sh.c	6760;"	d	file:
elf_backend_modify_program_headers	bfd/elf32-spu.c	5508;"	d	file:
elf_backend_modify_program_headers	bfd/elf64-x86-64.c	5337;"	d	file:
elf_backend_modify_program_headers	bfd/elf64-x86-64.c	5338;"	d	file:
elf_backend_modify_program_headers	bfd/elf64-x86-64.c	5391;"	d	file:
elf_backend_modify_program_headers	bfd/elfnn-ia64.c	5044;"	d	file:
elf_backend_modify_program_headers	bfd/elfxx-target.h	509;"	d
elf_backend_modify_segment_map	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_modify_segment_map)$/;"	m	struct:elf_backend_data
elf_backend_modify_segment_map	bfd/elf32-arm.c	20214;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20324;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20325;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20343;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20344;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20844;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-arm.c	20845;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-i386.c	4782;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-i386.c	4783;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-i386.c	4793;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-mips.c	2533;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-mips.c	2707;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-ppc.c	11503;"	d	file:
elf_backend_modify_segment_map	bfd/elf32-spu.c	5507;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-hppa.c	4083;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-mips.c	4436;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-s390.c	3978;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-x86-64.c	5335;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-x86-64.c	5336;"	d	file:
elf_backend_modify_segment_map	bfd/elf64-x86-64.c	5390;"	d	file:
elf_backend_modify_segment_map	bfd/elfn32-mips.c	3799;"	d	file:
elf_backend_modify_segment_map	bfd/elfnn-ia64.c	5042;"	d	file:
elf_backend_modify_segment_map	bfd/elfxx-target.h	506;"	d
elf_backend_name_local_section_symbols	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_name_local_section_symbols)$/;"	m	struct:elf_backend_data
elf_backend_name_local_section_symbols	bfd/elfxx-mips.h	186;"	d
elf_backend_name_local_section_symbols	bfd/elfxx-target.h	428;"	d
elf_backend_no_page_alias	bfd/elf32-hppa.c	4582;"	d	file:
elf_backend_no_page_alias	bfd/elfxx-target.h	121;"	d
elf_backend_notice_as_needed	bfd/elf64-ppc.c	102;"	d	file:
elf_backend_notice_as_needed	bfd/elfxx-target.h	473;"	d
elf_backend_obj_attrs_arg_type	bfd/elf32-arc.c	3026;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-arc.c	3027;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-arm.c	20241;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-arm.c	20242;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-msp430.c	2592;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-msp430.c	2593;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elf32-tic6x.c	4356;"	d	file:
elf_backend_obj_attrs_arg_type	bfd/elfxx-target.h	533;"	d
elf_backend_obj_attrs_handle_unknown	bfd/elf32-arc.c	3030;"	d	file:
elf_backend_obj_attrs_handle_unknown	bfd/elf32-arm.c	20246;"	d	file:
elf_backend_obj_attrs_handle_unknown	bfd/elf32-msp430.c	2591;"	d	file:
elf_backend_obj_attrs_handle_unknown	bfd/elf32-tic6x.c	4357;"	d	file:
elf_backend_obj_attrs_handle_unknown	bfd/elfxx-target.h	542;"	d
elf_backend_obj_attrs_order	bfd/elf32-arm.c	20245;"	d	file:
elf_backend_obj_attrs_order	bfd/elf32-tic6x.c	4358;"	d	file:
elf_backend_obj_attrs_order	bfd/elfxx-target.h	539;"	d
elf_backend_obj_attrs_section	bfd/elf32-arc.c	3024;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-arc.c	3025;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-arm.c	20239;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-arm.c	20240;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-msp430.c	2586;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-msp430.c	2587;"	d	file:
elf_backend_obj_attrs_section	bfd/elf32-tic6x.c	4359;"	d	file:
elf_backend_obj_attrs_section	bfd/elfnn-aarch64.c	9776;"	d	file:
elf_backend_obj_attrs_section	bfd/elfnn-aarch64.c	9777;"	d	file:
elf_backend_obj_attrs_section	bfd/elfxx-target.h	530;"	d
elf_backend_obj_attrs_section_type	bfd/elf32-arc.c	3028;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-arc.c	3029;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-arm.c	20243;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-arm.c	20244;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-msp430.c	2588;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-msp430.c	2589;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elf32-tic6x.c	4360;"	d	file:
elf_backend_obj_attrs_section_type	bfd/elfxx-target.h	536;"	d
elf_backend_obj_attrs_vendor	bfd/elf32-arc.c	3022;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-arc.c	3023;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-arm.c	20237;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-arm.c	20238;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-msp430.c	2584;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-msp430.c	2585;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elf32-tic6x.c	4361;"	d	file:
elf_backend_obj_attrs_vendor	bfd/elfxx-target.h	527;"	d
elf_backend_object_p	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_object_p)$/;"	m	struct:elf_backend_data
elf_backend_object_p	bfd/elf-m10300.c	5567;"	d	file:
elf_backend_object_p	bfd/elf32-arc.c	2991;"	d	file:
elf_backend_object_p	bfd/elf32-arm.c	20208;"	d	file:
elf_backend_object_p	bfd/elf32-avr.c	4253;"	d	file:
elf_backend_object_p	bfd/elf32-bfin.c	5436;"	d	file:
elf_backend_object_p	bfd/elf32-cr16.c	2911;"	d	file:
elf_backend_object_p	bfd/elf32-cris.c	4120;"	d	file:
elf_backend_object_p	bfd/elf32-d10v.c	547;"	d	file:
elf_backend_object_p	bfd/elf32-d30v.c	563;"	d	file:
elf_backend_object_p	bfd/elf32-frv.c	6790;"	d	file:
elf_backend_object_p	bfd/elf32-h8300.c	1723;"	d	file:
elf_backend_object_p	bfd/elf32-hppa.c	4566;"	d	file:
elf_backend_object_p	bfd/elf32-i386.c	4582;"	d	file:
elf_backend_object_p	bfd/elf32-i386.c	4583;"	d	file:
elf_backend_object_p	bfd/elf32-i386.c	4780;"	d	file:
elf_backend_object_p	bfd/elf32-i386.c	4781;"	d	file:
elf_backend_object_p	bfd/elf32-i386.c	4792;"	d	file:
elf_backend_object_p	bfd/elf32-iq2000.c	910;"	d	file:
elf_backend_object_p	bfd/elf32-lm32.c	2576;"	d	file:
elf_backend_object_p	bfd/elf32-m32c.c	2134;"	d	file:
elf_backend_object_p	bfd/elf32-m32c.c	2137;"	d	file:
elf_backend_object_p	bfd/elf32-m32r.c	3898;"	d	file:
elf_backend_object_p	bfd/elf32-m68hc11.c	1308;"	d	file:
elf_backend_object_p	bfd/elf32-m68hc12.c	656;"	d	file:
elf_backend_object_p	bfd/elf32-m68k.c	4626;"	d	file:
elf_backend_object_p	bfd/elf32-mep.c	751;"	d	file:
elf_backend_object_p	bfd/elf32-mips.c	2501;"	d	file:
elf_backend_object_p	bfd/elf32-msp430.c	2612;"	d	file:
elf_backend_object_p	bfd/elf32-mt.c	594;"	d	file:
elf_backend_object_p	bfd/elf32-nds32.c	12699;"	d	file:
elf_backend_object_p	bfd/elf32-nios2.c	6122;"	d	file:
elf_backend_object_p	bfd/elf32-or1k.c	2680;"	d	file:
elf_backend_object_p	bfd/elf32-ppc.c	11487;"	d	file:
elf_backend_object_p	bfd/elf32-rl78.c	2582;"	d	file:
elf_backend_object_p	bfd/elf32-rx.c	4025;"	d	file:
elf_backend_object_p	bfd/elf32-s12z.c	266;"	d	file:
elf_backend_object_p	bfd/elf32-s390.c	4066;"	d	file:
elf_backend_object_p	bfd/elf32-score.c	4495;"	d	file:
elf_backend_object_p	bfd/elf32-sh.c	6654;"	d	file:
elf_backend_object_p	bfd/elf32-sparc.c	249;"	d	file:
elf_backend_object_p	bfd/elf32-spu.c	5502;"	d	file:
elf_backend_object_p	bfd/elf32-v850.c	4154;"	d	file:
elf_backend_object_p	bfd/elf32-xc16x.c	469;"	d	file:
elf_backend_object_p	bfd/elf32-xgate.c	711;"	d	file:
elf_backend_object_p	bfd/elf32-xtensa.c	11312;"	d	file:
elf_backend_object_p	bfd/elf64-alpha.c	5463;"	d	file:
elf_backend_object_p	bfd/elf64-hppa.c	4041;"	d	file:
elf_backend_object_p	bfd/elf64-ia64-vms.c	5486;"	d	file:
elf_backend_object_p	bfd/elf64-ia64-vms.c	5552;"	d	file:
elf_backend_object_p	bfd/elf64-ia64-vms.c	5553;"	d	file:
elf_backend_object_p	bfd/elf64-mips.c	4404;"	d	file:
elf_backend_object_p	bfd/elf64-nfp.c	270;"	d	file:
elf_backend_object_p	bfd/elf64-ppc.c	94;"	d	file:
elf_backend_object_p	bfd/elf64-s390.c	3981;"	d	file:
elf_backend_object_p	bfd/elf64-sparc.c	958;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5058;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5333;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5334;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5368;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5369;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5386;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5387;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5419;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5420;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5480;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5481;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5521;"	d	file:
elf_backend_object_p	bfd/elf64-x86-64.c	5522;"	d	file:
elf_backend_object_p	bfd/elfn32-mips.c	3767;"	d	file:
elf_backend_object_p	bfd/elfnn-aarch64.c	9727;"	d	file:
elf_backend_object_p	bfd/elfnn-ia64.c	5058;"	d	file:
elf_backend_object_p	bfd/elfnn-loongarch.c	3281;"	d	file:
elf_backend_object_p	bfd/elfnn-riscv.c	3635;"	d	file:
elf_backend_object_p	bfd/elfxx-target.h	413;"	d
elf_backend_omit_section_dynsym	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_omit_section_dynsym)$/;"	m	struct:elf_backend_data
elf_backend_omit_section_dynsym	bfd/elf-m10300.c	5579;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-arm.c	20417;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-arm.c	20418;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-arm.c	20424;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-bfin.c	5542;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-bfin.c	5543;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-cr16.c	2926;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-frv.c	6882;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-frv.c	6883;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-lm32.c	2592;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-m32r.c	3871;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-metag.c	4148;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-score.c	4471;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-score7.c	3876;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-sh.c	6674;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-sparc.c	240;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-tic6x.c	4398;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-tic6x.c	4399;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-tilegx.c	107;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-tilepro.c	3875;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-xstormy16.c	1019;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf32-xtensa.c	11317;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-alpha.c	5500;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-hppa.c	4055;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-ia64-vms.c	5500;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-mmix.c	2908;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-sparc.c	943;"	d	file:
elf_backend_omit_section_dynsym	bfd/elf64-tilegx.c	108;"	d	file:
elf_backend_omit_section_dynsym	bfd/elfnn-ia64.c	5072;"	d	file:
elf_backend_omit_section_dynsym	bfd/elfxx-target.h	461;"	d
elf_backend_omit_section_dynsym	bfd/elfxx-x86.h	731;"	d
elf_backend_output_arch_local_syms	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_output_arch_local_syms)$/;"	m	struct:elf_backend_data
elf_backend_output_arch_local_syms	bfd/elf32-arm.c	20216;"	d	file:
elf_backend_output_arch_local_syms	bfd/elf32-i386.c	4383;"	d	file:
elf_backend_output_arch_local_syms	bfd/elf64-x86-64.c	5049;"	d	file:
elf_backend_output_arch_local_syms	bfd/elfnn-aarch64.c	9730;"	d	file:
elf_backend_output_arch_local_syms	bfd/elfxx-target.h	563;"	d
elf_backend_output_arch_syms	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_output_arch_syms)$/;"	m	struct:elf_backend_data
elf_backend_output_arch_syms	bfd/elf32-nds32.c	12698;"	d	file:
elf_backend_output_arch_syms	bfd/elf64-sparc.c	909;"	d	file:
elf_backend_output_arch_syms	bfd/elfxx-target.h	566;"	d
elf_backend_parse_gnu_properties	bfd/elfxx-target.h	545;"	d
elf_backend_parse_gnu_properties	bfd/elfxx-x86.h	733;"	d
elf_backend_plt_alignment	bfd/elf32-arm.c	20322;"	d	file:
elf_backend_plt_alignment	bfd/elf32-arm.c	20323;"	d	file:
elf_backend_plt_alignment	bfd/elf32-arm.c	20342;"	d	file:
elf_backend_plt_alignment	bfd/elf32-hppa.c	4574;"	d	file:
elf_backend_plt_alignment	bfd/elf32-i386.c	4362;"	d	file:
elf_backend_plt_alignment	bfd/elf32-i386.c	4622;"	d	file:
elf_backend_plt_alignment	bfd/elf32-i386.c	4623;"	d	file:
elf_backend_plt_alignment	bfd/elf32-i386.c	4806;"	d	file:
elf_backend_plt_alignment	bfd/elf32-i386.c	4807;"	d	file:
elf_backend_plt_alignment	bfd/elf32-tilegx.c	127;"	d	file:
elf_backend_plt_alignment	bfd/elf32-tilepro.c	3897;"	d	file:
elf_backend_plt_alignment	bfd/elf64-ia64-vms.c	5520;"	d	file:
elf_backend_plt_alignment	bfd/elf64-ppc.c	73;"	d	file:
elf_backend_plt_alignment	bfd/elf64-sparc.c	975;"	d	file:
elf_backend_plt_alignment	bfd/elf64-tilegx.c	128;"	d	file:
elf_backend_plt_alignment	bfd/elf64-x86-64.c	5032;"	d	file:
elf_backend_plt_alignment	bfd/elf64-x86-64.c	5209;"	d	file:
elf_backend_plt_alignment	bfd/elf64-x86-64.c	5210;"	d	file:
elf_backend_plt_alignment	bfd/elf64-x86-64.c	5433;"	d	file:
elf_backend_plt_alignment	bfd/elf64-x86-64.c	5434;"	d	file:
elf_backend_plt_alignment	bfd/elfnn-ia64.c	5093;"	d	file:
elf_backend_plt_alignment	bfd/elfnn-loongarch.c	129;"	d	file:
elf_backend_plt_alignment	bfd/elfnn-riscv.c	3646;"	d	file:
elf_backend_plt_alignment	bfd/elfxx-target.h	109;"	d
elf_backend_plt_header_size	bfd/elf32-frv.c	6808;"	d	file:
elf_backend_plt_header_size	bfd/elf32-score.c	4492;"	d	file:
elf_backend_plt_not_loaded	bfd/elf32-ppc.c	11471;"	d	file:
elf_backend_plt_not_loaded	bfd/elf32-ppc.c	11615;"	d	file:
elf_backend_plt_not_loaded	bfd/elf32-ppc.c	11616;"	d	file:
elf_backend_plt_not_loaded	bfd/elf64-ppc.c	74;"	d	file:
elf_backend_plt_not_loaded	bfd/elfxx-target.h	106;"	d
elf_backend_plt_readonly	bfd/elf-m10300.c	5590;"	d	file:
elf_backend_plt_readonly	bfd/elf32-arc.c	3008;"	d	file:
elf_backend_plt_readonly	bfd/elf32-arm.c	20225;"	d	file:
elf_backend_plt_readonly	bfd/elf32-bfin.c	5476;"	d	file:
elf_backend_plt_readonly	bfd/elf32-cr16.c	2936;"	d	file:
elf_backend_plt_readonly	bfd/elf32-cris.c	4154;"	d	file:
elf_backend_plt_readonly	bfd/elf32-frv.c	6806;"	d	file:
elf_backend_plt_readonly	bfd/elf32-hppa.c	4576;"	d	file:
elf_backend_plt_readonly	bfd/elf32-i386.c	4359;"	d	file:
elf_backend_plt_readonly	bfd/elf32-lm32.c	2582;"	d	file:
elf_backend_plt_readonly	bfd/elf32-m32r.c	3884;"	d	file:
elf_backend_plt_readonly	bfd/elf32-m68k.c	4633;"	d	file:
elf_backend_plt_readonly	bfd/elf32-metag.c	4161;"	d	file:
elf_backend_plt_readonly	bfd/elf32-microblaze.c	3540;"	d	file:
elf_backend_plt_readonly	bfd/elf32-mips.c	2548;"	d	file:
elf_backend_plt_readonly	bfd/elf32-nds32.c	12708;"	d	file:
elf_backend_plt_readonly	bfd/elf32-nios2.c	6100;"	d	file:
elf_backend_plt_readonly	bfd/elf32-or1k.c	2684;"	d	file:
elf_backend_plt_readonly	bfd/elf32-ppc.c	11617;"	d	file:
elf_backend_plt_readonly	bfd/elf32-ppc.c	11618;"	d	file:
elf_backend_plt_readonly	bfd/elf32-s390.c	4033;"	d	file:
elf_backend_plt_readonly	bfd/elf32-sh.c	6692;"	d	file:
elf_backend_plt_readonly	bfd/elf32-sparc.c	258;"	d	file:
elf_backend_plt_readonly	bfd/elf32-sparc.c	345;"	d	file:
elf_backend_plt_readonly	bfd/elf32-sparc.c	346;"	d	file:
elf_backend_plt_readonly	bfd/elf32-tic6x.c	4366;"	d	file:
elf_backend_plt_readonly	bfd/elf32-tilegx.c	125;"	d	file:
elf_backend_plt_readonly	bfd/elf32-tilepro.c	3895;"	d	file:
elf_backend_plt_readonly	bfd/elf32-vax.c	1944;"	d	file:
elf_backend_plt_readonly	bfd/elf32-wasm32.c	155;"	d	file:
elf_backend_plt_readonly	bfd/elf32-xtensa.c	11280;"	d	file:
elf_backend_plt_readonly	bfd/elf64-alpha.c	5527;"	d	file:
elf_backend_plt_readonly	bfd/elf64-hppa.c	4093;"	d	file:
elf_backend_plt_readonly	bfd/elf64-ia64-vms.c	5518;"	d	file:
elf_backend_plt_readonly	bfd/elf64-mips.c	4459;"	d	file:
elf_backend_plt_readonly	bfd/elf64-s390.c	3947;"	d	file:
elf_backend_plt_readonly	bfd/elf64-sparc.c	968;"	d	file:
elf_backend_plt_readonly	bfd/elf64-tilegx.c	126;"	d	file:
elf_backend_plt_readonly	bfd/elf64-x86-64.c	5028;"	d	file:
elf_backend_plt_readonly	bfd/elfn32-mips.c	3820;"	d	file:
elf_backend_plt_readonly	bfd/elfnn-aarch64.c	9762;"	d	file:
elf_backend_plt_readonly	bfd/elfnn-ia64.c	5090;"	d	file:
elf_backend_plt_readonly	bfd/elfnn-loongarch.c	112;"	d	file:
elf_backend_plt_readonly	bfd/elfnn-riscv.c	3645;"	d	file:
elf_backend_plt_readonly	bfd/elfxx-target.h	100;"	d
elf_backend_plt_sym_val	bfd/elf32-arm.c	20331;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-arm.c	20332;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-arm.c	20855;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-arm.c	20856;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-cris.c	4112;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-m68k.c	4625;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-metag.c	4153;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-ppc.c	11512;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-s390.c	4062;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-sh.c	6680;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-sparc.c	251;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-tic6x.c	4400;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-tilegx.c	113;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-tilepro.c	3881;"	d	file:
elf_backend_plt_sym_val	bfd/elf32-vax.c	1934;"	d	file:
elf_backend_plt_sym_val	bfd/elf64-mips.c	4460;"	d	file:
elf_backend_plt_sym_val	bfd/elf64-s390.c	3975;"	d	file:
elf_backend_plt_sym_val	bfd/elf64-sparc.c	918;"	d	file:
elf_backend_plt_sym_val	bfd/elf64-tilegx.c	114;"	d	file:
elf_backend_plt_sym_val	bfd/elfn32-mips.c	3821;"	d	file:
elf_backend_plt_sym_val	bfd/elfnn-aarch64.c	9733;"	d	file:
elf_backend_plt_sym_val	bfd/elfnn-loongarch.c	3283;"	d	file:
elf_backend_plt_sym_val	bfd/elfnn-riscv.c	3632;"	d	file:
elf_backend_plt_sym_val	bfd/elfxx-target.h	684;"	d
elf_backend_post_process_headers	bfd/elf-bfd.h	/^  void (*elf_backend_post_process_headers)$/;"	m	struct:elf_backend_data
elf_backend_post_process_headers	bfd/elf32-arm.c	20206;"	d	file:
elf_backend_post_process_headers	bfd/elf32-i386.c	4424;"	d	file:
elf_backend_post_process_headers	bfd/elf32-i386.c	4425;"	d	file:
elf_backend_post_process_headers	bfd/elf32-i386.c	4448;"	d	file:
elf_backend_post_process_headers	bfd/elf32-i386.c	4617;"	d	file:
elf_backend_post_process_headers	bfd/elf32-m68hc12.c	660;"	d	file:
elf_backend_post_process_headers	bfd/elf32-metag.c	4150;"	d	file:
elf_backend_post_process_headers	bfd/elf32-ppc.c	11647;"	d	file:
elf_backend_post_process_headers	bfd/elf32-spu.c	5509;"	d	file:
elf_backend_post_process_headers	bfd/elf32-visium.c	876;"	d	file:
elf_backend_post_process_headers	bfd/elf32-xgate.c	715;"	d	file:
elf_backend_post_process_headers	bfd/elf64-alpha.c	5563;"	d	file:
elf_backend_post_process_headers	bfd/elf64-alpha.c	5564;"	d	file:
elf_backend_post_process_headers	bfd/elf64-hppa.c	4053;"	d	file:
elf_backend_post_process_headers	bfd/elf64-ia64-vms.c	5558;"	d	file:
elf_backend_post_process_headers	bfd/elf64-ia64-vms.c	5559;"	d	file:
elf_backend_post_process_headers	bfd/elfnn-aarch64.c	9736;"	d	file:
elf_backend_post_process_headers	bfd/elfnn-ia64.c	5129;"	d	file:
elf_backend_post_process_headers	bfd/elfnn-ia64.c	5130;"	d	file:
elf_backend_post_process_headers	bfd/elfxx-mips.h	192;"	d
elf_backend_post_process_headers	bfd/elfxx-target.h	557;"	d
elf_backend_print_symbol_all	bfd/elf-bfd.h	/^  const char *(*elf_backend_print_symbol_all)$/;"	m	struct:elf_backend_data
elf_backend_print_symbol_all	bfd/elf64-sparc.c	907;"	d	file:
elf_backend_print_symbol_all	bfd/elfxx-target.h	560;"	d
elf_backend_rela_normal	bfd/elf-m10200.c	1388;"	d	file:
elf_backend_rela_normal	bfd/elf-m10300.c	5550;"	d	file:
elf_backend_rela_normal	bfd/elf32-avr.c	4250;"	d	file:
elf_backend_rela_normal	bfd/elf32-bfin.c	5479;"	d	file:
elf_backend_rela_normal	bfd/elf32-cr16.c	2906;"	d	file:
elf_backend_rela_normal	bfd/elf32-cris.c	4166;"	d	file:
elf_backend_rela_normal	bfd/elf32-crx.c	1330;"	d	file:
elf_backend_rela_normal	bfd/elf32-epiphany.c	607;"	d	file:
elf_backend_rela_normal	bfd/elf32-fr30.c	716;"	d	file:
elf_backend_rela_normal	bfd/elf32-frv.c	6795;"	d	file:
elf_backend_rela_normal	bfd/elf32-ft32.c	1258;"	d	file:
elf_backend_rela_normal	bfd/elf32-h8300.c	1737;"	d	file:
elf_backend_rela_normal	bfd/elf32-hppa.c	4580;"	d	file:
elf_backend_rela_normal	bfd/elf32-ip2k.c	1522;"	d	file:
elf_backend_rela_normal	bfd/elf32-iq2000.c	911;"	d	file:
elf_backend_rela_normal	bfd/elf32-lm32.c	2575;"	d	file:
elf_backend_rela_normal	bfd/elf32-m68k.c	4636;"	d	file:
elf_backend_rela_normal	bfd/elf32-mcore.c	670;"	d	file:
elf_backend_rela_normal	bfd/elf32-mep.c	761;"	d	file:
elf_backend_rela_normal	bfd/elf32-metag.c	4157;"	d	file:
elf_backend_rela_normal	bfd/elf32-microblaze.c	3543;"	d	file:
elf_backend_rela_normal	bfd/elf32-moxie.c	385;"	d	file:
elf_backend_rela_normal	bfd/elf32-mt.c	595;"	d	file:
elf_backend_rela_normal	bfd/elf32-nios2.c	6103;"	d	file:
elf_backend_rela_normal	bfd/elf32-or1k.c	2671;"	d	file:
elf_backend_rela_normal	bfd/elf32-ppc.c	11475;"	d	file:
elf_backend_rela_normal	bfd/elf32-pru.c	1600;"	d	file:
elf_backend_rela_normal	bfd/elf32-s390.c	4037;"	d	file:
elf_backend_rela_normal	bfd/elf32-sparc.c	262;"	d	file:
elf_backend_rela_normal	bfd/elf32-spu.c	5491;"	d	file:
elf_backend_rela_normal	bfd/elf32-tic6x.c	4367;"	d	file:
elf_backend_rela_normal	bfd/elf32-tilegx.c	131;"	d	file:
elf_backend_rela_normal	bfd/elf32-tilepro.c	3901;"	d	file:
elf_backend_rela_normal	bfd/elf32-v850.c	4166;"	d	file:
elf_backend_rela_normal	bfd/elf32-vax.c	1947;"	d	file:
elf_backend_rela_normal	bfd/elf32-visium.c	865;"	d	file:
elf_backend_rela_normal	bfd/elf32-wasm32.c	142;"	d	file:
elf_backend_rela_normal	bfd/elf32-xc16x.c	476;"	d	file:
elf_backend_rela_normal	bfd/elf32-xstormy16.c	1025;"	d	file:
elf_backend_rela_normal	bfd/elf64-hppa.c	4099;"	d	file:
elf_backend_rela_normal	bfd/elf64-ia64-vms.c	5530;"	d	file:
elf_backend_rela_normal	bfd/elf64-ppc.c	79;"	d	file:
elf_backend_rela_normal	bfd/elf64-s390.c	3951;"	d	file:
elf_backend_rela_normal	bfd/elf64-sparc.c	972;"	d	file:
elf_backend_rela_normal	bfd/elf64-tilegx.c	132;"	d	file:
elf_backend_rela_normal	bfd/elf64-x86-64.c	5031;"	d	file:
elf_backend_rela_normal	bfd/elfnn-aarch64.c	9769;"	d	file:
elf_backend_rela_normal	bfd/elfnn-ia64.c	5104;"	d	file:
elf_backend_rela_normal	bfd/elfnn-riscv.c	3650;"	d	file:
elf_backend_rela_normal	bfd/elfxx-target.h	676;"	d
elf_backend_rela_plts_and_copies_p	bfd/elf32-arc.c	3009;"	d	file:
elf_backend_rela_plts_and_copies_p	bfd/elf64-mips.c	4458;"	d	file:
elf_backend_rela_plts_and_copies_p	bfd/elfn32-mips.c	3818;"	d	file:
elf_backend_rela_plts_and_copies_p	bfd/elfxx-target.h	672;"	d
elf_backend_reloc_type_class	bfd/elf-bfd.h	/^  enum elf_reloc_type_class (*elf_backend_reloc_type_class)$/;"	m	struct:elf_backend_data	typeref:enum:elf_backend_data::elf_backend_reloc_type_class
elf_backend_reloc_type_class	bfd/elf-m10300.c	5586;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-arc.c	2998;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-arm.c	20207;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-bfin.c	5470;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-cr16.c	2932;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-cris.c	4151;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-hppa.c	4569;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-i386.c	4386;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-lm32.c	2589;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-m32r.c	3875;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-m68k.c	4624;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-metag.c	4151;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-nds32.c	12695;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-nios2.c	6118;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-or1k.c	2669;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-ppc.c	11507;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-s390.c	4055;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-sh.c	6679;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-sparc.c	223;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-tilegx.c	95;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-tilepro.c	3865;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-vax.c	1932;"	d	file:
elf_backend_reloc_type_class	bfd/elf32-xtensa.c	11313;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-alpha.c	5510;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-hppa.c	4098;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-ia64-vms.c	5529;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-ppc.c	119;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-s390.c	3968;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-sparc.c	889;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-tilegx.c	96;"	d	file:
elf_backend_reloc_type_class	bfd/elf64-x86-64.c	5055;"	d	file:
elf_backend_reloc_type_class	bfd/elfnn-aarch64.c	9742;"	d	file:
elf_backend_reloc_type_class	bfd/elfnn-ia64.c	5103;"	d	file:
elf_backend_reloc_type_class	bfd/elfnn-loongarch.c	3272;"	d	file:
elf_backend_reloc_type_class	bfd/elfnn-riscv.c	3615;"	d	file:
elf_backend_reloc_type_class	bfd/elfxx-target.h	620;"	d
elf_backend_relocate_section	bfd/elf-bfd.h	/^  int (*elf_backend_relocate_section)$/;"	m	struct:elf_backend_data
elf_backend_relocate_section	bfd/elf-m10200.c	1391;"	d	file:
elf_backend_relocate_section	bfd/elf-m10300.c	5553;"	d	file:
elf_backend_relocate_section	bfd/elf32-arc.c	2994;"	d	file:
elf_backend_relocate_section	bfd/elf32-arm.c	20197;"	d	file:
elf_backend_relocate_section	bfd/elf32-avr.c	4248;"	d	file:
elf_backend_relocate_section	bfd/elf32-bfin.c	5456;"	d	file:
elf_backend_relocate_section	bfd/elf32-bfin.c	5493;"	d	file:
elf_backend_relocate_section	bfd/elf32-bfin.c	5494;"	d	file:
elf_backend_relocate_section	bfd/elf32-cr16.c	2900;"	d	file:
elf_backend_relocate_section	bfd/elf32-cr16c.c	955;"	d	file:
elf_backend_relocate_section	bfd/elf32-cris.c	4110;"	d	file:
elf_backend_relocate_section	bfd/elf32-crx.c	1325;"	d	file:
elf_backend_relocate_section	bfd/elf32-d10v.c	551;"	d	file:
elf_backend_relocate_section	bfd/elf32-epiphany.c	608;"	d	file:
elf_backend_relocate_section	bfd/elf32-fr30.c	711;"	d	file:
elf_backend_relocate_section	bfd/elf32-frv.c	6787;"	d	file:
elf_backend_relocate_section	bfd/elf32-ft32.c	1255;"	d	file:
elf_backend_relocate_section	bfd/elf32-h8300.c	1736;"	d	file:
elf_backend_relocate_section	bfd/elf32-hppa.c	4557;"	d	file:
elf_backend_relocate_section	bfd/elf32-i386.c	4387;"	d	file:
elf_backend_relocate_section	bfd/elf32-ip2k.c	1523;"	d	file:
elf_backend_relocate_section	bfd/elf32-iq2000.c	907;"	d	file:
elf_backend_relocate_section	bfd/elf32-lm32.c	2597;"	d	file:
elf_backend_relocate_section	bfd/elf32-m32c.c	2135;"	d	file:
elf_backend_relocate_section	bfd/elf32-m32r.c	3864;"	d	file:
elf_backend_relocate_section	bfd/elf32-m68hc11.c	1306;"	d	file:
elf_backend_relocate_section	bfd/elf32-m68hc12.c	655;"	d	file:
elf_backend_relocate_section	bfd/elf32-m68k.c	4611;"	d	file:
elf_backend_relocate_section	bfd/elf32-mcore.c	664;"	d	file:
elf_backend_relocate_section	bfd/elf32-mep.c	750;"	d	file:
elf_backend_relocate_section	bfd/elf32-metag.c	4140;"	d	file:
elf_backend_relocate_section	bfd/elf32-microblaze.c	3528;"	d	file:
elf_backend_relocate_section	bfd/elf32-mips.c	2524;"	d	file:
elf_backend_relocate_section	bfd/elf32-moxie.c	380;"	d	file:
elf_backend_relocate_section	bfd/elf32-msp430.c	2608;"	d	file:
elf_backend_relocate_section	bfd/elf32-mt.c	588;"	d	file:
elf_backend_relocate_section	bfd/elf32-nds32.c	12691;"	d	file:
elf_backend_relocate_section	bfd/elf32-nios2.c	6106;"	d	file:
elf_backend_relocate_section	bfd/elf32-or1k.c	2666;"	d	file:
elf_backend_relocate_section	bfd/elf32-ppc.c	11490;"	d	file:
elf_backend_relocate_section	bfd/elf32-pru.c	1602;"	d	file:
elf_backend_relocate_section	bfd/elf32-rl78.c	2583;"	d	file:
elf_backend_relocate_section	bfd/elf32-rx.c	4026;"	d	file:
elf_backend_relocate_section	bfd/elf32-s390.c	4056;"	d	file:
elf_backend_relocate_section	bfd/elf32-score.c	4457;"	d	file:
elf_backend_relocate_section	bfd/elf32-sh.c	6650;"	d	file:
elf_backend_relocate_section	bfd/elf32-sparc.c	243;"	d	file:
elf_backend_relocate_section	bfd/elf32-spu.c	5498;"	d	file:
elf_backend_relocate_section	bfd/elf32-tic6x.c	4382;"	d	file:
elf_backend_relocate_section	bfd/elf32-tilegx.c	109;"	d	file:
elf_backend_relocate_section	bfd/elf32-tilepro.c	3877;"	d	file:
elf_backend_relocate_section	bfd/elf32-v850.c	4153;"	d	file:
elf_backend_relocate_section	bfd/elf32-vax.c	1927;"	d	file:
elf_backend_relocate_section	bfd/elf32-visium.c	862;"	d	file:
elf_backend_relocate_section	bfd/elf32-xc16x.c	475;"	d	file:
elf_backend_relocate_section	bfd/elf32-xgate.c	710;"	d	file:
elf_backend_relocate_section	bfd/elf32-xstormy16.c	1014;"	d	file:
elf_backend_relocate_section	bfd/elf32-xtensa.c	11314;"	d	file:
elf_backend_relocate_section	bfd/elf64-alpha.c	5502;"	d	file:
elf_backend_relocate_section	bfd/elf64-hppa.c	4047;"	d	file:
elf_backend_relocate_section	bfd/elf64-ia64-vms.c	5502;"	d	file:
elf_backend_relocate_section	bfd/elf64-mips.c	4427;"	d	file:
elf_backend_relocate_section	bfd/elf64-mmix.c	2899;"	d	file:
elf_backend_relocate_section	bfd/elf64-ppc.c	117;"	d	file:
elf_backend_relocate_section	bfd/elf64-s390.c	3969;"	d	file:
elf_backend_relocate_section	bfd/elf64-sparc.c	947;"	d	file:
elf_backend_relocate_section	bfd/elf64-tilegx.c	110;"	d	file:
elf_backend_relocate_section	bfd/elf64-x86-64.c	5056;"	d	file:
elf_backend_relocate_section	bfd/elfn32-mips.c	3790;"	d	file:
elf_backend_relocate_section	bfd/elfnn-aarch64.c	9739;"	d	file:
elf_backend_relocate_section	bfd/elfnn-ia64.c	5074;"	d	file:
elf_backend_relocate_section	bfd/elfnn-loongarch.c	3278;"	d	file:
elf_backend_relocate_section	bfd/elfnn-riscv.c	3628;"	d	file:
elf_backend_relocate_section	bfd/elfxx-target.h	488;"	d
elf_backend_relocs_compatible	bfd/elf32-hppa.c	4554;"	d	file:
elf_backend_relocs_compatible	bfd/elf32-i386.c	4377;"	d	file:
elf_backend_relocs_compatible	bfd/elf32-i386.c	4817;"	d	file:
elf_backend_relocs_compatible	bfd/elf32-ppc.c	11493;"	d	file:
elf_backend_relocs_compatible	bfd/elf32-tic6x.c	4383;"	d	file:
elf_backend_relocs_compatible	bfd/elf64-alpha.c	5482;"	d	file:
elf_backend_relocs_compatible	bfd/elf64-ppc.c	105;"	d	file:
elf_backend_relocs_compatible	bfd/elf64-sparc.c	937;"	d	file:
elf_backend_relocs_compatible	bfd/elf64-x86-64.c	5044;"	d	file:
elf_backend_relocs_compatible	bfd/elfxx-target.h	464;"	d
elf_backend_relplt_name	bfd/elfxx-target.h	687;"	d
elf_backend_section_flags	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_section_flags)$/;"	m	struct:elf_backend_data
elf_backend_section_flags	bfd/elf32-arm.c	20248;"	d	file:
elf_backend_section_flags	bfd/elf32-arm.c	20249;"	d	file:
elf_backend_section_flags	bfd/elf32-mep.c	752;"	d	file:
elf_backend_section_flags	bfd/elf32-nios2.c	6107;"	d	file:
elf_backend_section_flags	bfd/elf64-alpha.c	5468;"	d	file:
elf_backend_section_flags	bfd/elf64-ia64-vms.c	5466;"	d	file:
elf_backend_section_flags	bfd/elfnn-ia64.c	5032;"	d	file:
elf_backend_section_flags	bfd/elfxx-target.h	437;"	d
elf_backend_section_from_bfd_section	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_section_from_bfd_section)$/;"	m	struct:elf_backend_data
elf_backend_section_from_bfd_section	bfd/elf32-cr16c.c	957;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf32-m32r.c	3861;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf32-mips.c	2506;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf32-score.c	4463;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf32-tic6x.c	4380;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf32-v850.c	4156;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf64-ia64-vms.c	5570;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf64-mips.c	4409;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf64-mmix.c	2921;"	d	file:
elf_backend_section_from_bfd_section	bfd/elf64-x86-64.c	5064;"	d	file:
elf_backend_section_from_bfd_section	bfd/elfn32-mips.c	3772;"	d	file:
elf_backend_section_from_bfd_section	bfd/elfnn-ia64.c	5132;"	d	file:
elf_backend_section_from_bfd_section	bfd/elfnn-ia64.c	5133;"	d	file:
elf_backend_section_from_bfd_section	bfd/elfxx-target.h	449;"	d
elf_backend_section_from_phdr	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_section_from_phdr)$/;"	m	struct:elf_backend_data
elf_backend_section_from_phdr	bfd/elf64-hppa.c	4102;"	d	file:
elf_backend_section_from_phdr	bfd/elfxx-target.h	443;"	d
elf_backend_section_from_shdr	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_section_from_shdr)$/;"	m	struct:elf_backend_data
elf_backend_section_from_shdr	bfd/elf32-arc.c	3032;"	d	file:
elf_backend_section_from_shdr	bfd/elf32-arm.c	20210;"	d	file:
elf_backend_section_from_shdr	bfd/elf32-mips.c	2504;"	d	file:
elf_backend_section_from_shdr	bfd/elf32-msp430.c	2590;"	d	file:
elf_backend_section_from_shdr	bfd/elf32-ppc.c	11489;"	d	file:
elf_backend_section_from_shdr	bfd/elf32-v850.c	4160;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-alpha.c	5466;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-hppa.c	4040;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-ia64-vms.c	5464;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-ia64-vms.c	5555;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-ia64-vms.c	5556;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-mips.c	4407;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-nfp.c	271;"	d	file:
elf_backend_section_from_shdr	bfd/elf64-x86-64.c	5061;"	d	file:
elf_backend_section_from_shdr	bfd/elfn32-mips.c	3770;"	d	file:
elf_backend_section_from_shdr	bfd/elfnn-aarch64.c	9745;"	d	file:
elf_backend_section_from_shdr	bfd/elfnn-ia64.c	5030;"	d	file:
elf_backend_section_from_shdr	bfd/elfxx-target.h	434;"	d
elf_backend_section_processing	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_section_processing)$/;"	m	struct:elf_backend_data
elf_backend_section_processing	bfd/elf32-mips.c	2503;"	d	file:
elf_backend_section_processing	bfd/elf32-score.c	4479;"	d	file:
elf_backend_section_processing	bfd/elf64-ia64-vms.c	5561;"	d	file:
elf_backend_section_processing	bfd/elf64-ia64-vms.c	5562;"	d	file:
elf_backend_section_processing	bfd/elf64-mips.c	4406;"	d	file:
elf_backend_section_processing	bfd/elfn32-mips.c	3769;"	d	file:
elf_backend_section_processing	bfd/elfxx-target.h	431;"	d
elf_backend_setup_gnu_properties	bfd/elf32-i386.c	4388;"	d	file:
elf_backend_setup_gnu_properties	bfd/elf64-x86-64.c	5082;"	d	file:
elf_backend_setup_gnu_properties	bfd/elfxx-target.h	551;"	d
elf_backend_sign_extend_vma	bfd/elf32-mips.c	2547;"	d	file:
elf_backend_sign_extend_vma	bfd/elf64-mips.c	4462;"	d	file:
elf_backend_sign_extend_vma	bfd/elfn32-mips.c	3819;"	d	file:
elf_backend_sign_extend_vma	bfd/elfxx-target.h	707;"	d
elf_backend_size_dynamic_sections	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_size_dynamic_sections)$/;"	m	struct:elf_backend_data
elf_backend_size_dynamic_sections	bfd/elf-m10300.c	5577;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-arc.c	3004;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-arm.c	20203;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-bfin.c	5454;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-bfin.c	5511;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-bfin.c	5512;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-cr16.c	2924;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-cris.c	4139;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-frv.c	6848;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-frv.c	6849;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-hppa.c	4561;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-lm32.c	2591;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-m32r.c	3870;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-m68k.c	4607;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-metag.c	4147;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-microblaze.c	3550;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-mips.c	2521;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-nds32.c	12690;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-nios2.c	6119;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-or1k.c	2695;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-ppc.c	11497;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-s390.c	4057;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-score.c	4469;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-sh.c	6672;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-sparc.c	241;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-tic6x.c	4388;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-tilegx.c	108;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-tilepro.c	3876;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-vax.c	1924;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf32-xtensa.c	11315;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-alpha.c	5498;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-hppa.c	4060;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-ia64-vms.c	5498;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-mips.c	4424;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-ppc.c	113;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-s390.c	3970;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-sparc.c	945;"	d	file:
elf_backend_size_dynamic_sections	bfd/elf64-tilegx.c	109;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfn32-mips.c	3787;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfnn-aarch64.c	9748;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfnn-ia64.c	5070;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfnn-loongarch.c	3277;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfnn-riscv.c	3627;"	d	file:
elf_backend_size_dynamic_sections	bfd/elfxx-target.h	482;"	d
elf_backend_size_dynamic_sections	bfd/elfxx-x86.h	715;"	d
elf_backend_size_info	bfd/elf32-arc.c	2874;"	d	file:
elf_backend_size_info	bfd/elf32-arm.c	20213;"	d	file:
elf_backend_size_info	bfd/elf64-alpha.c	5519;"	d	file:
elf_backend_size_info	bfd/elf64-hppa.c	4077;"	d	file:
elf_backend_size_info	bfd/elf64-ia64-vms.c	5585;"	d	file:
elf_backend_size_info	bfd/elf64-mips.c	4445;"	d	file:
elf_backend_size_info	bfd/elf64-s390.c	3942;"	d	file:
elf_backend_size_info	bfd/elf64-sparc.c	915;"	d	file:
elf_backend_size_info	bfd/elf64-x86-64.c	5376;"	d	file:
elf_backend_size_info	bfd/elf64-x86-64.c	5377;"	d	file:
elf_backend_size_info	bfd/elf64-x86-64.c	5389;"	d	file:
elf_backend_size_info	bfd/elf64-x86-64.c	5529;"	d	file:
elf_backend_size_info	bfd/elf64-x86-64.c	5530;"	d	file:
elf_backend_size_info	bfd/elfnn-aarch64.c	9751;"	d	file:
elf_backend_size_info	bfd/elfxx-target.h	699;"	d
elf_backend_sort_relocs_p	bfd/elf32-mips.c	2556;"	d	file:
elf_backend_sort_relocs_p	bfd/elf32-s390.c	4063;"	d	file:
elf_backend_sort_relocs_p	bfd/elf64-alpha.c	5484;"	d	file:
elf_backend_sort_relocs_p	bfd/elf64-mips.c	4465;"	d	file:
elf_backend_sort_relocs_p	bfd/elf64-s390.c	3976;"	d	file:
elf_backend_sort_relocs_p	bfd/elfxx-target.h	602;"	d
elf_backend_special_sections	bfd/elf32-arm.c	20837;"	d	file:
elf_backend_special_sections	bfd/elf32-arm.c	20838;"	d	file:
elf_backend_special_sections	bfd/elf32-bfin.c	5473;"	d	file:
elf_backend_special_sections	bfd/elf32-m32r.c	3903;"	d	file:
elf_backend_special_sections	bfd/elf32-m68hc11.c	1311;"	d	file:
elf_backend_special_sections	bfd/elf32-m68hc12.c	659;"	d	file:
elf_backend_special_sections	bfd/elf32-mcore.c	667;"	d	file:
elf_backend_special_sections	bfd/elf32-msp430.c	2640;"	d	file:
elf_backend_special_sections	bfd/elf32-msp430.c	2641;"	d	file:
elf_backend_special_sections	bfd/elf32-nds32.c	12701;"	d	file:
elf_backend_special_sections	bfd/elf32-nios2.c	6131;"	d	file:
elf_backend_special_sections	bfd/elf32-rx.c	4040;"	d	file:
elf_backend_special_sections	bfd/elf32-spu.c	5511;"	d	file:
elf_backend_special_sections	bfd/elf32-v850.c	4163;"	d	file:
elf_backend_special_sections	bfd/elf32-xgate.c	714;"	d	file:
elf_backend_special_sections	bfd/elf32-xtensa.c	11318;"	d	file:
elf_backend_special_sections	bfd/elf64-alpha.c	5522;"	d	file:
elf_backend_special_sections	bfd/elf64-hppa.c	4100;"	d	file:
elf_backend_special_sections	bfd/elf64-ia64-vms.c	5531;"	d	file:
elf_backend_special_sections	bfd/elf64-ppc.c	122;"	d	file:
elf_backend_special_sections	bfd/elf64-x86-64.c	5078;"	d	file:
elf_backend_special_sections	bfd/elfnn-ia64.c	5106;"	d	file:
elf_backend_special_sections	bfd/elfxx-mips.h	188;"	d
elf_backend_special_sections	bfd/elfxx-target.h	703;"	d
elf_backend_stack_align	bfd/elf32-bfin.c	5471;"	d	file:
elf_backend_stack_align	bfd/elf32-frv.c	6793;"	d	file:
elf_backend_stack_align	bfd/elf32-lm32.c	2578;"	d	file:
elf_backend_stack_align	bfd/elf32-sh.c	6688;"	d	file:
elf_backend_stack_align	bfd/elf32-tic6x.c	4351;"	d	file:
elf_backend_stack_align	bfd/elfxx-target.h	142;"	d
elf_backend_static_tls_alignment	bfd/elf32-i386.c	4459;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-i386.c	4460;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-i386.c	4585;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-i386.c	4618;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-i386.c	4829;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-sparc.c	280;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-sparc.c	281;"	d	file:
elf_backend_static_tls_alignment	bfd/elf32-sparc.c	363;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-sparc.c	1008;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-sparc.c	1009;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-x86-64.c	5146;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-x86-64.c	5147;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-x86-64.c	5201;"	d	file:
elf_backend_static_tls_alignment	bfd/elf64-x86-64.c	5483;"	d	file:
elf_backend_static_tls_alignment	bfd/elfxx-target.h	554;"	d
elf_backend_strtab_flags	bfd/elf32-i386.c	4469;"	d	file:
elf_backend_strtab_flags	bfd/elf32-i386.c	4470;"	d	file:
elf_backend_strtab_flags	bfd/elf32-i386.c	4590;"	d	file:
elf_backend_strtab_flags	bfd/elf32-sparc.c	283;"	d	file:
elf_backend_strtab_flags	bfd/elf32-sparc.c	284;"	d	file:
elf_backend_strtab_flags	bfd/elf32-sparc.c	364;"	d	file:
elf_backend_strtab_flags	bfd/elf64-x86-64.c	5156;"	d	file:
elf_backend_strtab_flags	bfd/elf64-x86-64.c	5157;"	d	file:
elf_backend_strtab_flags	bfd/elf64-x86-64.c	5204;"	d	file:
elf_backend_strtab_flags	bfd/elfxx-target.h	145;"	d
elf_backend_sym_is_global	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_sym_is_global)$/;"	m	struct:elf_backend_data
elf_backend_sym_is_global	bfd/elf32-mips.c	2500;"	d	file:
elf_backend_sym_is_global	bfd/elfn32-mips.c	3766;"	d	file:
elf_backend_sym_is_global	bfd/elfxx-target.h	410;"	d
elf_backend_symbol_processing	bfd/elf-bfd.h	/^  void (*elf_backend_symbol_processing)$/;"	m	struct:elf_backend_data
elf_backend_symbol_processing	bfd/elf32-arm.c	20221;"	d	file:
elf_backend_symbol_processing	bfd/elf32-cr16c.c	956;"	d	file:
elf_backend_symbol_processing	bfd/elf32-m32r.c	3862;"	d	file:
elf_backend_symbol_processing	bfd/elf32-mips.c	2502;"	d	file:
elf_backend_symbol_processing	bfd/elf32-mips.c	2708;"	d	file:
elf_backend_symbol_processing	bfd/elf32-score.c	4460;"	d	file:
elf_backend_symbol_processing	bfd/elf32-spu.c	5500;"	d	file:
elf_backend_symbol_processing	bfd/elf32-tic6x.c	4377;"	d	file:
elf_backend_symbol_processing	bfd/elf32-v850.c	4157;"	d	file:
elf_backend_symbol_processing	bfd/elf64-ia64-vms.c	5572;"	d	file:
elf_backend_symbol_processing	bfd/elf64-mips.c	4405;"	d	file:
elf_backend_symbol_processing	bfd/elf64-mmix.c	2907;"	d	file:
elf_backend_symbol_processing	bfd/elf64-sparc.c	905;"	d	file:
elf_backend_symbol_processing	bfd/elf64-x86-64.c	5068;"	d	file:
elf_backend_symbol_processing	bfd/elfn32-mips.c	3768;"	d	file:
elf_backend_symbol_processing	bfd/elfnn-aarch64.c	9757;"	d	file:
elf_backend_symbol_processing	bfd/elfnn-ia64.c	5135;"	d	file:
elf_backend_symbol_processing	bfd/elfnn-ia64.c	5136;"	d	file:
elf_backend_symbol_processing	bfd/elfxx-target.h	416;"	d
elf_backend_symbol_table_processing	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_symbol_table_processing)$/;"	m	struct:elf_backend_data
elf_backend_symbol_table_processing	bfd/elfxx-target.h	419;"	d
elf_backend_type_change_ok	bfd/elf32-mips.c	2494;"	d	file:
elf_backend_type_change_ok	bfd/elf32-score.c	4494;"	d	file:
elf_backend_type_change_ok	bfd/elf64-hppa.c	4096;"	d	file:
elf_backend_type_change_ok	bfd/elf64-mips.c	4398;"	d	file:
elf_backend_type_change_ok	bfd/elfn32-mips.c	3760;"	d	file:
elf_backend_type_change_ok	bfd/elfxx-target.h	406;"	d
elf_backend_update_relocs	bfd/elf-bfd.h	/^  void (*elf_backend_update_relocs)$/;"	m	struct:elf_backend_data
elf_backend_update_relocs	bfd/elf32-arm.c	20196;"	d	file:
elf_backend_update_relocs	bfd/elfxx-target.h	593;"	d
elf_backend_want_dynbss	bfd/elf32-tic6x.c	4364;"	d	file:
elf_backend_want_dynbss	bfd/elf32-xtensa.c	11282;"	d	file:
elf_backend_want_dynbss	bfd/elf64-ia64-vms.c	5526;"	d	file:
elf_backend_want_dynbss	bfd/elfnn-ia64.c	5099;"	d	file:
elf_backend_want_dynbss	bfd/elfxx-target.h	112;"	d
elf_backend_want_dynrelro	bfd/elf32-arm.c	20228;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-cris.c	4159;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-hppa.c	4579;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-i386.c	4366;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-metag.c	4163;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-microblaze.c	3542;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-mips.c	2543;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-nios2.c	6102;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-or1k.c	2689;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-ppc.c	11472;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-s390.c	4036;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-sparc.c	261;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-tic6x.c	4365;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-tilegx.c	130;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-tilepro.c	3900;"	d	file:
elf_backend_want_dynrelro	bfd/elf32-wasm32.c	144;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-mips.c	4451;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-ppc.c	76;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-s390.c	3950;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-sparc.c	971;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-tilegx.c	131;"	d	file:
elf_backend_want_dynrelro	bfd/elf64-x86-64.c	5036;"	d	file:
elf_backend_want_dynrelro	bfd/elfn32-mips.c	3811;"	d	file:
elf_backend_want_dynrelro	bfd/elfnn-aarch64.c	9765;"	d	file:
elf_backend_want_dynrelro	bfd/elfnn-loongarch.c	137;"	d	file:
elf_backend_want_dynrelro	bfd/elfnn-riscv.c	3649;"	d	file:
elf_backend_want_dynrelro	bfd/elfxx-target.h	115;"	d
elf_backend_want_got_plt	bfd/elf-m10300.c	5589;"	d	file:
elf_backend_want_got_plt	bfd/elf32-arc.c	3007;"	d	file:
elf_backend_want_got_plt	bfd/elf32-arm.c	20226;"	d	file:
elf_backend_want_got_plt	bfd/elf32-arm.c	20852;"	d	file:
elf_backend_want_got_plt	bfd/elf32-arm.c	20853;"	d	file:
elf_backend_want_got_plt	bfd/elf32-bfin.c	5475;"	d	file:
elf_backend_want_got_plt	bfd/elf32-cr16.c	2935;"	d	file:
elf_backend_want_got_plt	bfd/elf32-cris.c	4153;"	d	file:
elf_backend_want_got_plt	bfd/elf32-frv.c	6805;"	d	file:
elf_backend_want_got_plt	bfd/elf32-hppa.c	4575;"	d	file:
elf_backend_want_got_plt	bfd/elf32-i386.c	4358;"	d	file:
elf_backend_want_got_plt	bfd/elf32-lm32.c	2583;"	d	file:
elf_backend_want_got_plt	bfd/elf32-m32r.c	3883;"	d	file:
elf_backend_want_got_plt	bfd/elf32-m68k.c	4632;"	d	file:
elf_backend_want_got_plt	bfd/elf32-metag.c	4158;"	d	file:
elf_backend_want_got_plt	bfd/elf32-microblaze.c	3539;"	d	file:
elf_backend_want_got_plt	bfd/elf32-mips.c	2672;"	d	file:
elf_backend_want_got_plt	bfd/elf32-mips.c	2673;"	d	file:
elf_backend_want_got_plt	bfd/elf32-nds32.c	12707;"	d	file:
elf_backend_want_got_plt	bfd/elf32-nios2.c	6101;"	d	file:
elf_backend_want_got_plt	bfd/elf32-or1k.c	2685;"	d	file:
elf_backend_want_got_plt	bfd/elf32-ppc.c	11611;"	d	file:
elf_backend_want_got_plt	bfd/elf32-ppc.c	11612;"	d	file:
elf_backend_want_got_plt	bfd/elf32-s390.c	4032;"	d	file:
elf_backend_want_got_plt	bfd/elf32-sh.c	6691;"	d	file:
elf_backend_want_got_plt	bfd/elf32-sparc.c	257;"	d	file:
elf_backend_want_got_plt	bfd/elf32-sparc.c	343;"	d	file:
elf_backend_want_got_plt	bfd/elf32-sparc.c	344;"	d	file:
elf_backend_want_got_plt	bfd/elf32-tic6x.c	4363;"	d	file:
elf_backend_want_got_plt	bfd/elf32-tilegx.c	124;"	d	file:
elf_backend_want_got_plt	bfd/elf32-tilepro.c	3894;"	d	file:
elf_backend_want_got_plt	bfd/elf32-vax.c	1943;"	d	file:
elf_backend_want_got_plt	bfd/elf32-wasm32.c	154;"	d	file:
elf_backend_want_got_plt	bfd/elf32-xtensa.c	11283;"	d	file:
elf_backend_want_got_plt	bfd/elf64-alpha.c	5526;"	d	file:
elf_backend_want_got_plt	bfd/elf64-hppa.c	4092;"	d	file:
elf_backend_want_got_plt	bfd/elf64-ia64-vms.c	5522;"	d	file:
elf_backend_want_got_plt	bfd/elf64-ia64-vms.c	5635;"	d	file:
elf_backend_want_got_plt	bfd/elf64-ia64-vms.c	5636;"	d	file:
elf_backend_want_got_plt	bfd/elf64-s390.c	3946;"	d	file:
elf_backend_want_got_plt	bfd/elf64-sparc.c	967;"	d	file:
elf_backend_want_got_plt	bfd/elf64-tilegx.c	125;"	d	file:
elf_backend_want_got_plt	bfd/elf64-x86-64.c	5027;"	d	file:
elf_backend_want_got_plt	bfd/elfnn-aarch64.c	9763;"	d	file:
elf_backend_want_got_plt	bfd/elfnn-ia64.c	5095;"	d	file:
elf_backend_want_got_plt	bfd/elfnn-loongarch.c	110;"	d	file:
elf_backend_want_got_plt	bfd/elfnn-riscv.c	3644;"	d	file:
elf_backend_want_got_plt	bfd/elfxx-target.h	97;"	d
elf_backend_want_got_sym	bfd/elf32-frv.c	6803;"	d	file:
elf_backend_want_got_sym	bfd/elf32-metag.c	4159;"	d	file:
elf_backend_want_got_sym	bfd/elf64-ia64-vms.c	5625;"	d	file:
elf_backend_want_got_sym	bfd/elf64-ia64-vms.c	5626;"	d	file:
elf_backend_want_got_sym	bfd/elf64-ppc.c	71;"	d	file:
elf_backend_want_got_sym	bfd/elfnn-loongarch.c	132;"	d	file:
elf_backend_want_got_sym	bfd/elfxx-target.h	168;"	d
elf_backend_want_got_underscore	bfd/elf32-sh.c	6778;"	d	file:
elf_backend_want_p_paddr_set_to_zero	bfd/elf64-ia64-vms.c	5574;"	d	file:
elf_backend_want_p_paddr_set_to_zero	bfd/elfnn-ia64.c	5138;"	d	file:
elf_backend_want_p_paddr_set_to_zero	bfd/elfnn-ia64.c	5139;"	d	file:
elf_backend_want_p_paddr_set_to_zero	bfd/elfxx-target.h	118;"	d
elf_backend_want_plt_sym	bfd/elf-m10300.c	5591;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arc.c	3010;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arm.c	20227;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arm.c	20479;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arm.c	20480;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arm.c	20864;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-arm.c	20865;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-bfin.c	5477;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-cr16.c	2937;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-cris.c	4155;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-frv.c	6807;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-hppa.c	4577;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4360;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4466;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4467;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4587;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4588;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4615;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4616;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4833;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-i386.c	4834;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-lm32.c	2584;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-m32r.c	3885;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-m68k.c	4634;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-metag.c	4160;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-mips.c	2674;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-mips.c	2675;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-nds32.c	12709;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-or1k.c	2686;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-ppc.c	11609;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-ppc.c	11610;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-s390.c	4034;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-score.c	4490;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-sh.c	6693;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-sh.c	6774;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-sh.c	6775;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-sparc.c	259;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-tilegx.c	128;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-tilepro.c	3898;"	d	file:
elf_backend_want_plt_sym	bfd/elf32-vax.c	1945;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-alpha.c	5528;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-hppa.c	4094;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-ia64-vms.c	5519;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-ppc.c	72;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-s390.c	3948;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-sparc.c	969;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-tilegx.c	129;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5029;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5153;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5154;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5202;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5203;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5485;"	d	file:
elf_backend_want_plt_sym	bfd/elf64-x86-64.c	5486;"	d	file:
elf_backend_want_plt_sym	bfd/elfnn-aarch64.c	9764;"	d	file:
elf_backend_want_plt_sym	bfd/elfnn-ia64.c	5092;"	d	file:
elf_backend_want_plt_sym	bfd/elfnn-loongarch.c	114;"	d	file:
elf_backend_want_plt_sym	bfd/elfnn-riscv.c	3647;"	d	file:
elf_backend_want_plt_sym	bfd/elfxx-target.h	103;"	d
elf_backend_write_core_note	bfd/elf-bfd.h	/^  char *(*elf_backend_write_core_note)$/;"	m	struct:elf_backend_data
elf_backend_write_core_note	bfd/elf32-arm.c	2226;"	d	file:
elf_backend_write_core_note	bfd/elf32-mips.c	2616;"	d	file:
elf_backend_write_core_note	bfd/elf32-mips.c	2617;"	d	file:
elf_backend_write_core_note	bfd/elf32-mips.c	2640;"	d	file:
elf_backend_write_core_note	bfd/elf32-ppc.c	11506;"	d	file:
elf_backend_write_core_note	bfd/elf32-s390.c	4061;"	d	file:
elf_backend_write_core_note	bfd/elf64-mips.c	4519;"	d	file:
elf_backend_write_core_note	bfd/elf64-mips.c	4520;"	d	file:
elf_backend_write_core_note	bfd/elf64-ppc.c	97;"	d	file:
elf_backend_write_core_note	bfd/elf64-s390.c	3974;"	d	file:
elf_backend_write_core_note	bfd/elf64-x86-64.c	5053;"	d	file:
elf_backend_write_core_note	bfd/elfn32-mips.c	3877;"	d	file:
elf_backend_write_core_note	bfd/elfn32-mips.c	3878;"	d	file:
elf_backend_write_core_note	bfd/elfn32-mips.c	3902;"	d	file:
elf_backend_write_core_note	bfd/elfxx-aarch64.h	61;"	d
elf_backend_write_core_note	bfd/elfxx-target.h	614;"	d
elf_backend_write_section	bfd/elf-bfd.h	/^  bfd_boolean (*elf_backend_write_section)$/;"	m	struct:elf_backend_data
elf_backend_write_section	bfd/elf32-arm.c	20198;"	d	file:
elf_backend_write_section	bfd/elf32-mips.c	2553;"	d	file:
elf_backend_write_section	bfd/elf32-ppc.c	11510;"	d	file:
elf_backend_write_section	bfd/elf32-score.c	4480;"	d	file:
elf_backend_write_section	bfd/elf32-tic6x.c	4394;"	d	file:
elf_backend_write_section	bfd/elf64-mips.c	4464;"	d	file:
elf_backend_write_section	bfd/elfn32-mips.c	3826;"	d	file:
elf_backend_write_section	bfd/elfnn-aarch64.c	9754;"	d	file:
elf_backend_write_section	bfd/elfxx-target.h	644;"	d
elf_bad_symtab	bfd/elf-bfd.h	1998;"	d
elf_big_32_functions	libiberty/simple-object-elf.c	/^static const struct elf_type_functions elf_big_32_functions =$/;"	v	typeref:struct:elf_type_functions	file:
elf_big_64_functions	libiberty/simple-object-elf.c	/^static const struct elf_type_functions elf_big_64_functions =$/;"	v	typeref:struct:elf_type_functions	file:
elf_buckets	bfd/elflink.c	/^static const size_t elf_buckets[] =$/;"	v	file:
elf_canonicalize_dynamic_symtab	bfd/elfcode.h	109;"	d
elf_canonicalize_reloc	bfd/elfcode.h	106;"	d
elf_canonicalize_symtab	bfd/elfcode.h	108;"	d
elf_checksum_contents	bfd/elfcode.h	/^elf_checksum_contents (bfd *abfd,$/;"	f
elf_checksum_contents	bfd/elfcode.h	125;"	d
elf_code_to_howto_index	bfd/elf32-nios2.c	/^static unsigned char elf_code_to_howto_index[R_NIOS2_ILLEGAL + 1];$/;"	v	file:
elf_code_to_howto_index	bfd/elf32-pru.c	/^static unsigned char elf_code_to_howto_index[R_PRU_ILLEGAL + 1];$/;"	v	file:
elf_code_to_howto_index	bfd/elfxx-ia64.c	/^static unsigned char elf_code_to_howto_index[R_IA64_MAX_RELOC_CODE + 1];$/;"	v	file:
elf_collect_gnu_hash_codes	bfd/elflink.c	/^elf_collect_gnu_hash_codes (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
elf_collect_hash_codes	bfd/elflink.c	/^elf_collect_hash_codes (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
elf_core_file_failing_command	bfd/elfcode.h	85;"	d
elf_core_file_failing_command	bfd/elfcore.h	/^elf_core_file_failing_command (bfd *abfd)$/;"	f
elf_core_file_failing_signal	bfd/elfcode.h	86;"	d
elf_core_file_failing_signal	bfd/elfcore.h	/^elf_core_file_failing_signal (bfd *abfd)$/;"	f
elf_core_file_matches_executable_p	bfd/elfcode.h	87;"	d
elf_core_file_matches_executable_p	bfd/elfcore.h	/^elf_core_file_matches_executable_p (bfd *core_bfd, bfd *exec_bfd)$/;"	f
elf_core_file_p	bfd/elfcode.h	91;"	d
elf_core_file_p	bfd/elfcore.h	/^elf_core_file_p (bfd *abfd)$/;"	f
elf_core_file_pid	bfd/elfcode.h	89;"	d
elf_core_file_pid	bfd/elfcore.h	/^elf_core_file_pid (bfd *abfd)$/;"	f
elf_cpu32_plt0_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_cpu32_plt0_entry[CPU32_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cpu32_plt_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_cpu32_plt_entry[CPU32_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cpu32_plt_info	bfd/elf32-m68k.c	/^static const struct elf_m68k_plt_info elf_cpu32_plt_info =$/;"	v	typeref:struct:elf_m68k_plt_info	file:
elf_cr16_info_to_howto	bfd/elf32-cr16.c	/^elf_cr16_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
elf_cr16_mach	bfd/elf32-cr16.c	/^elf_cr16_mach (flagword flags)$/;"	f	file:
elf_cr16_reloc_name_lookup	bfd/elf32-cr16.c	/^elf_cr16_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cr16_reloc_type_lookup	bfd/elf32-cr16.c	/^elf_cr16_reloc_type_lookup (bfd *abfd,$/;"	f	file:
elf_cr16c_info_to_howto	bfd/elf32-cr16c.c	/^elf_cr16c_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cr16c_info_to_howto_rel	bfd/elf32-cr16c.c	/^elf_cr16c_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cr16c_reloc_name_lookup	bfd/elf32-cr16c.c	/^elf_cr16c_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cr16c_reloc_type_lookup	bfd/elf32-cr16c.c	/^elf_cr16c_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_create_symbuf	bfd/elflink.c	/^elf_create_symbuf (size_t symcount, Elf_Internal_Sym *isymbuf)$/;"	f	file:
elf_cris_adjust_dynamic_symbol	bfd/elf32-cris.c	/^elf_cris_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_cris_adjust_gotplt_to_got	bfd/elf32-cris.c	/^elf_cris_adjust_gotplt_to_got (struct elf_cris_link_hash_entry *h, void * p)$/;"	f	file:
elf_cris_copy_indirect_symbol	bfd/elf32-cris.c	/^elf_cris_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_cris_discard_excess_dso_dynamics	bfd/elf32-cris.c	/^elf_cris_discard_excess_dso_dynamics (struct elf_cris_link_hash_entry *h,$/;"	f	file:
elf_cris_discard_excess_program_dynamics	bfd/elf32-cris.c	/^elf_cris_discard_excess_program_dynamics (struct elf_cris_link_hash_entry *h,$/;"	f	file:
elf_cris_finish_dynamic_sections	bfd/elf32-cris.c	/^elf_cris_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_cris_finish_dynamic_symbol	bfd/elf32-cris.c	/^elf_cris_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_cris_got_elt_size	bfd/elf32-cris.c	/^elf_cris_got_elt_size (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cris_hash_entry	bfd/elf32-cris.c	847;"	d	file:
elf_cris_hash_table	bfd/elf32-cris.c	839;"	d	file:
elf_cris_hide_symbol	bfd/elf32-cris.c	/^elf_cris_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_cris_link_hash_entry	bfd/elf32-cris.c	/^struct elf_cris_link_hash_entry$/;"	s	file:
elf_cris_link_hash_newfunc	bfd/elf32-cris.c	/^elf_cris_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_cris_link_hash_table	bfd/elf32-cris.c	/^struct elf_cris_link_hash_table$/;"	s	file:
elf_cris_link_hash_table_create	bfd/elf32-cris.c	/^elf_cris_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_cris_link_hash_traverse	bfd/elf32-cris.c	831;"	d	file:
elf_cris_pcrel_relocs_copied	bfd/elf32-cris.c	/^struct elf_cris_pcrel_relocs_copied$/;"	s	file:
elf_cris_pic_plt0_entry	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_pic_plt0_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cris_pic_plt0_entry_v32	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_pic_plt0_entry_v32[PLT_ENTRY_SIZE_V32] =$/;"	v	file:
elf_cris_pic_plt_entry	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_pic_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cris_pic_plt_entry_v32	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_pic_plt_entry_v32[PLT_ENTRY_SIZE_V32] =$/;"	v	file:
elf_cris_plt0_entry	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_plt0_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cris_plt0_entry_v32	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_plt0_entry_v32[PLT_ENTRY_SIZE_V32] =$/;"	v	file:
elf_cris_plt_entry	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_cris_plt_entry_v32	bfd/elf32-cris.c	/^static const bfd_byte elf_cris_plt_entry_v32[PLT_ENTRY_SIZE_V32] =$/;"	v	file:
elf_cris_reloc_type_class	bfd/elf32-cris.c	/^elf_cris_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cris_size_dynamic_sections	bfd/elf32-cris.c	/^elf_cris_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_cris_try_fold_plt_to_got	bfd/elf32-cris.c	/^elf_cris_try_fold_plt_to_got (struct elf_cris_link_hash_entry *h, void * p)$/;"	f	file:
elf_crx_info_to_howto	bfd/elf32-crx.c	/^elf_crx_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
elf_crx_reloc_name_lookup	bfd/elf32-crx.c	/^elf_crx_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_crx_reloc_type_lookup	bfd/elf32-crx.c	/^elf_crx_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_d10v_howto_table	bfd/elf32-d10v.c	/^static reloc_howto_type elf_d10v_howto_table[] =$/;"	v	file:
elf_d30v_howto_table	bfd/elf32-d30v.c	/^static reloc_howto_type elf_d30v_howto_table[] =$/;"	v	file:
elf_data_section	bfd/elfxx-mips.c	/^  asection *elf_data_section;$/;"	m	struct:mips_elf_obj_tdata	file:
elf_data_symbol	bfd/elfxx-mips.c	/^  asymbol *elf_data_symbol;$/;"	m	struct:mips_elf_obj_tdata	file:
elf_debug_file	bfd/elfcode.h	/^elf_debug_file (Elf_Internal_Ehdr *ehdrp)$/;"	f
elf_debug_section	bfd/elfcode.h	/^elf_debug_section (int num, Elf_Internal_Shdr *hdr)$/;"	f
elf_dlx_gnu_rel16_s2	bfd/elf32-dlx.c	/^static reloc_howto_type elf_dlx_gnu_rel16_s2 =$/;"	v	file:
elf_dlx_gnu_rel26_s2	bfd/elf32-dlx.c	/^static reloc_howto_type elf_dlx_gnu_rel26_s2 =$/;"	v	file:
elf_dlx_reloc_16_hi	bfd/elf32-dlx.c	/^static reloc_howto_type elf_dlx_reloc_16_hi =$/;"	v	file:
elf_dlx_reloc_16_lo	bfd/elf32-dlx.c	/^static reloc_howto_type elf_dlx_reloc_16_lo =$/;"	v	file:
elf_dt_audit	bfd/elf-bfd.h	1996;"	d
elf_dt_name	bfd/elf-bfd.h	1995;"	d
elf_dyn_lib_class	bfd/elf-bfd.h	1997;"	d
elf_dyn_relocs	bfd/elf-bfd.h	/^struct elf_dyn_relocs$/;"	s
elf_dynsymtab	bfd/elf-bfd.h	1979;"	d
elf_dynverdef	bfd/elf-bfd.h	1981;"	d
elf_dynverref	bfd/elf-bfd.h	1982;"	d
elf_dynversym	bfd/elf-bfd.h	1980;"	d
elf_eh_frame_hdr	bfd/elf-bfd.h	1970;"	d
elf_eh_frame_section	bfd/elf-bfd.h	1983;"	d
elf_elf_section_map	bfd/elfnn-aarch64.c	/^typedef struct elf_elf_section_map$/;"	s	file:
elf_elfheader	bfd/elf-bfd.h	1965;"	d
elf_elfsections	bfd/elf-bfd.h	1966;"	d
elf_external_linux_prpsinfo32_ugid16	bfd/elf-linux-core.h	/^struct elf_external_linux_prpsinfo32_ugid16$/;"	s
elf_external_linux_prpsinfo32_ugid32	bfd/elf-linux-core.h	/^struct elf_external_linux_prpsinfo32_ugid32$/;"	s
elf_external_linux_prpsinfo64_ugid16	bfd/elf-linux-core.h	/^struct elf_external_linux_prpsinfo64_ugid16$/;"	s
elf_external_linux_prpsinfo64_ugid32	bfd/elf-linux-core.h	/^struct elf_external_linux_prpsinfo64_ugid32$/;"	s
elf_fake_sections	bfd/elf.c	/^elf_fake_sections (bfd *abfd, asection *asect, void *fsarg)$/;"	f	file:
elf_fde_list	bfd/elf-bfd.h	1682;"	d
elf_file_p	bfd/elfcode.h	/^elf_file_p (Elf_External_Ehdr *x_ehdrp)$/;"	f
elf_final_link_free	bfd/elflink.c	/^elf_final_link_free (bfd *obfd, struct elf_final_link_info *flinfo)$/;"	f	file:
elf_final_link_info	bfd/elflink.c	/^struct elf_final_link_info$/;"	s	file:
elf_finalize_dynstr	bfd/elflink.c	/^elf_finalize_dynstr (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf_find_and_remove_property	bfd/elf-properties.c	/^elf_find_and_remove_property (elf_property_list **listp,$/;"	f	file:
elf_find_function_cache	bfd/elf-bfd.h	/^  void *elf_find_function_cache;$/;"	m	struct:elf_obj_tdata
elf_find_nearest_line	bfd/elfcode.h	117;"	d
elf_find_pointer_linker_section	bfd/elf32-ppc.c	/^elf_find_pointer_linker_section$/;"	f	file:
elf_find_section	bfd/elfcode.h	122;"	d
elf_find_verdep_info	bfd/elflink.c	/^struct elf_find_verdep_info$/;"	s	file:
elf_finish_pointer_linker_section	bfd/elf32-ppc.c	/^elf_finish_pointer_linker_section (bfd *input_bfd,$/;"	f	file:
elf_fixup_link_order	bfd/elflink.c	/^elf_fixup_link_order (bfd *abfd, asection *o)$/;"	f	file:
elf_flags	gdb/m68hc11-tdep.c	/^    int elf_flags;$/;"	m	struct:gdbarch_tdep	file:
elf_flags	gdb/mips-tdep.h	/^  int elf_flags;$/;"	m	struct:gdbarch_tdep
elf_flags	gdb/msp430-tdep.c	/^  int elf_flags;$/;"	m	struct:gdbarch_tdep	file:
elf_flags	gdb/rl78-tdep.c	/^  int elf_flags;$/;"	m	struct:gdbarch_tdep	file:
elf_flags	gdb/rx-tdep.c	/^  int elf_flags;$/;"	m	struct:gdbarch_tdep	file:
elf_flags	include/elf/ia64.h	/^  unsigned char elf_flags[4];		\/* Original ehdr flags.  *\/$/;"	m	struct:__anon1429
elf_flags	opcodes/frv-opc.h	/^  unsigned long          elf_flags;$/;"	m	struct:__anon4
elf_flags	sim/frv/sim-main.h	/^  unsigned long elf_flags;$/;"	m	struct:_sim_cpu
elf_flags_init	bfd/elf-bfd.h	1999;"	d
elf_flags_to_name_table	bfd/elflink.c	/^} elf_flags_to_name_table;$/;"	t	typeref:struct:__anon1016	file:
elf_flags_to_names	bfd/elflink.c	/^static elf_flags_to_name_table elf_flags_to_names [] =$/;"	v	file:
elf_follow_link	bfd/elf64-ppc.c	/^elf_follow_link (struct elf_link_hash_entry *h)$/;"	f	file:
elf_gc_allocate_got_offsets	bfd/elflink.c	/^elf_gc_allocate_got_offsets (struct elf_link_hash_entry *h, void *arg)$/;"	f	file:
elf_gc_mark_debug_section	bfd/elflink.c	/^elf_gc_mark_debug_section (asection *sec ATTRIBUTE_UNUSED,$/;"	f	file:
elf_gc_mark_hook_fn	bfd/elf-bfd.h	/^typedef asection * (*elf_gc_mark_hook_fn)$/;"	t
elf_gc_propagate_vtable_entries_used	bfd/elflink.c	/^elf_gc_propagate_vtable_entries_used (struct elf_link_hash_entry *h, void *okp)$/;"	f	file:
elf_gc_smash_unused_vtentry_relocs	bfd/elflink.c	/^elf_gc_smash_unused_vtentry_relocs (struct elf_link_hash_entry *h, void *okp)$/;"	f	file:
elf_gc_sweep	bfd/elflink.c	/^elf_gc_sweep (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_gc_sweep_symbol	bfd/elflink.c	/^elf_gc_sweep_symbol (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
elf_gc_sweep_symbol_info	bfd/elflink.c	/^struct elf_gc_sweep_symbol_info$/;"	s	file:
elf_generic_info_to_howto	bfd/elf32-gen.c	/^elf_generic_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_generic_info_to_howto	bfd/elf64-gen.c	/^elf_generic_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_generic_info_to_howto_rel	bfd/elf32-gen.c	/^elf_generic_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_generic_info_to_howto_rel	bfd/elf64-gen.c	/^elf_generic_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_get_dynamic_symtab_upper_bound	bfd/elfcode.h	93;"	d
elf_get_lineno	bfd/elfcode.h	115;"	d
elf_get_linked_section_vma	bfd/elflink.c	/^elf_get_linked_section_vma (struct bfd_link_order *p)$/;"	f	file:
elf_get_probes	gdb/elfread.c	/^elf_get_probes (struct objfile *objfile)$/;"	f	file:
elf_get_reloc_section	bfd/elf.c	/^elf_get_reloc_section (asection *reloc_sec)$/;"	f	file:
elf_get_reloc_upper_bound	bfd/elfcode.h	105;"	d
elf_get_symbol_info	bfd/elfcode.h	114;"	d
elf_get_symtab_upper_bound	bfd/elfcode.h	92;"	d
elf_get_synthetic_symtab	bfd/elfcode.h	111;"	d
elf_gnu_ifunc_cache	gdb/elfread.c	/^struct elf_gnu_ifunc_cache$/;"	s	file:
elf_gnu_ifunc_cache_eq	gdb/elfread.c	/^elf_gnu_ifunc_cache_eq (const void *a_voidp, const void *b_voidp)$/;"	f	file:
elf_gnu_ifunc_cache_hash	gdb/elfread.c	/^elf_gnu_ifunc_cache_hash (const void *a_voidp)$/;"	f	file:
elf_gnu_ifunc_fns	gdb/elfread.c	/^static const struct gnu_ifunc_fns elf_gnu_ifunc_fns =$/;"	v	typeref:struct:gnu_ifunc_fns	file:
elf_gnu_ifunc_record_cache	gdb/elfread.c	/^elf_gnu_ifunc_record_cache (const char *name, CORE_ADDR addr)$/;"	f	file:
elf_gnu_ifunc_resolve_addr	gdb/elfread.c	/^elf_gnu_ifunc_resolve_addr (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
elf_gnu_ifunc_resolve_by_cache	gdb/elfread.c	/^elf_gnu_ifunc_resolve_by_cache (const char *name, CORE_ADDR *addr_p)$/;"	f	file:
elf_gnu_ifunc_resolve_by_got	gdb/elfread.c	/^elf_gnu_ifunc_resolve_by_got (const char *name, CORE_ADDR *addr_p)$/;"	f	file:
elf_gnu_ifunc_resolve_name	gdb/elfread.c	/^elf_gnu_ifunc_resolve_name (const char *name, CORE_ADDR *addr_p)$/;"	f	file:
elf_gnu_ifunc_resolver_return_stop	gdb/elfread.c	/^elf_gnu_ifunc_resolver_return_stop (struct breakpoint *b)$/;"	f	file:
elf_gnu_ifunc_resolver_stop	gdb/elfread.c	/^elf_gnu_ifunc_resolver_stop (struct breakpoint *b)$/;"	f	file:
elf_gnu_symbol_all	bfd/elf-bfd.h	/^  elf_gnu_symbol_all = (elf_gnu_symbol_ifunc | elf_gnu_symbol_unique)$/;"	e	enum:elf_gnu_symbols
elf_gnu_symbol_any	bfd/elf-bfd.h	/^  elf_gnu_symbol_any = 1 << 0,$/;"	e	enum:elf_gnu_symbols
elf_gnu_symbol_ifunc	bfd/elf-bfd.h	/^  elf_gnu_symbol_ifunc = (elf_gnu_symbol_any | 1 << 1),$/;"	e	enum:elf_gnu_symbols
elf_gnu_symbol_none	bfd/elf-bfd.h	/^  elf_gnu_symbol_none = 0,$/;"	e	enum:elf_gnu_symbols
elf_gnu_symbol_unique	bfd/elf-bfd.h	/^  elf_gnu_symbol_unique = (elf_gnu_symbol_any | 1 << 2),$/;"	e	enum:elf_gnu_symbols
elf_gnu_symbols	bfd/elf-bfd.h	/^enum elf_gnu_symbols$/;"	g
elf_gp	bfd/elf-bfd.h	1989;"	d
elf_gp_size	bfd/elf-bfd.h	1990;"	d
elf_greg32_t	bfd/hosts/x86-64linux.h	/^typedef uint32_t elf_greg32_t;$/;"	t
elf_greg64_t	bfd/hosts/x86-64linux.h	/^typedef a8_uint64_t elf_greg64_t;$/;"	t
elf_gregset32_t	bfd/hosts/x86-64linux.h	/^typedef elf_greg32_t elf_gregset32_t[ELF_NGREG32];$/;"	t
elf_gregset64_t	bfd/hosts/x86-64linux.h	/^typedef elf_greg64_t elf_gregset64_t[ELF_NGREG64];$/;"	t
elf_group_id	bfd/elf-bfd.h	1680;"	d
elf_group_name	bfd/elf-bfd.h	1679;"	d
elf_has_no_copy_on_protected	bfd/elf-bfd.h	2007;"	d
elf_hash_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*elf_hash_symbol) (struct elf_link_hash_entry *);$/;"	m	struct:elf_backend_data
elf_hash_table	bfd/elf-bfd.h	671;"	d
elf_hash_table_id	bfd/elf-bfd.h	673;"	d
elf_hash_value	bfd/elf-bfd.h	/^    unsigned long elf_hash_value;$/;"	m	union:elf_link_hash_entry::__anon1033
elf_header	bfd/elf-bfd.h	/^  Elf_Internal_Ehdr elf_header[1];	\/* Actual data, but ref like ptr *\/$/;"	m	struct:elf_obj_tdata
elf_howto_table	bfd/elf32-cr16c.c	/^static reloc_howto_type elf_howto_table[] =$/;"	v	file:
elf_howto_table	bfd/elf32-i386.c	/^static reloc_howto_type elf_howto_table[]=$/;"	v	file:
elf_howto_table	bfd/elf32-s390.c	/^static reloc_howto_type elf_howto_table[] =$/;"	v	file:
elf_howto_table	bfd/elf32-spu.c	/^static reloc_howto_type elf_howto_table[] = {$/;"	v	file:
elf_howto_table	bfd/elf32-xtensa.c	/^static reloc_howto_type elf_howto_table[] =$/;"	v	file:
elf_howto_table	bfd/elf64-s390.c	/^static reloc_howto_type elf_howto_table[] =$/;"	v	file:
elf_hppa_action_discarded	bfd/elf-hppa.h	/^elf_hppa_action_discarded (asection *sec)$/;"	f
elf_hppa_add_symbol_hook	bfd/elf64-hppa.c	/^elf_hppa_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf_hppa_fake_sections	bfd/elf-hppa.h	/^elf_hppa_fake_sections (bfd *abfd, Elf_Internal_Shdr *hdr, asection *sec)$/;"	f
elf_hppa_final_link	bfd/elf-hppa.h	35;"	d
elf_hppa_final_link	bfd/elf-hppa.h	43;"	d
elf_hppa_final_link	bfd/elf64-hppa.c	/^elf_hppa_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_hppa_final_link_relocate	bfd/elf64-hppa.c	/^elf_hppa_final_link_relocate (Elf_Internal_Rela *rel,$/;"	f	file:
elf_hppa_final_write_processing	bfd/elf-hppa.h	/^elf_hppa_final_write_processing (bfd *abfd,$/;"	f
elf_hppa_howto_table	bfd/elf-hppa.h	/^static reloc_howto_type elf_hppa_howto_table[ELF_HOWTO_TABLE_SIZE] =$/;"	v
elf_hppa_info_to_howto	bfd/elf-hppa.h	/^elf_hppa_info_to_howto (bfd *abfd,$/;"	f
elf_hppa_info_to_howto_rel	bfd/elf-hppa.h	/^elf_hppa_info_to_howto_rel (bfd *abfd,$/;"	f
elf_hppa_is_dynamic_loader_symbol	bfd/elf64-hppa.c	/^elf_hppa_is_dynamic_loader_symbol (const char *name)$/;"	f	file:
elf_hppa_is_local_label_name	bfd/elf-hppa.h	/^elf_hppa_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)$/;"	f
elf_hppa_record_segment_addrs	bfd/elf64-hppa.c	/^elf_hppa_record_segment_addrs (bfd *abfd,$/;"	f	file:
elf_hppa_reloc_final_type	bfd/elf-hppa.h	/^elf_hppa_reloc_final_type (bfd *abfd,$/;"	f
elf_hppa_reloc_final_type	bfd/elf-hppa.h	32;"	d
elf_hppa_reloc_final_type	bfd/elf-hppa.h	40;"	d
elf_hppa_reloc_name_lookup	bfd/elf-hppa.h	/^elf_hppa_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
elf_hppa_reloc_type	include/elf/hppa.h	/^typedef enum elf_hppa_reloc_type elf_hppa_reloc_type;$/;"	t	typeref:enum:elf_hppa_reloc_type
elf_hppa_reloc_type_lookup	bfd/elf-hppa.h	/^elf_hppa_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
elf_hppa_relocate_insn	bfd/elf64-hppa.c	/^elf_hppa_relocate_insn (int insn, int sym_value, unsigned int r_type)$/;"	f	file:
elf_hppa_relocate_section	bfd/elf-hppa.h	34;"	d
elf_hppa_relocate_section	bfd/elf-hppa.h	42;"	d
elf_hppa_remark_useless_dynamic_symbols	bfd/elf64-hppa.c	/^elf_hppa_remark_useless_dynamic_symbols (struct elf_link_hash_entry *h,$/;"	f	file:
elf_hppa_sort_unwind	bfd/elf-hppa.h	/^elf_hppa_sort_unwind (bfd *abfd)$/;"	f
elf_hppa_unmark_useless_dynamic_symbols	bfd/elf64-hppa.c	/^elf_hppa_unmark_useless_dynamic_symbols (struct elf_link_hash_entry *h,$/;"	f	file:
elf_i386_arch_bed	bfd/elf32-i386.c	/^static const struct elf_x86_backend_data elf_i386_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_i386_check_relocs	bfd/elf32-i386.c	/^elf_i386_check_relocs (bfd *abfd,$/;"	f	file:
elf_i386_check_tls_transition	bfd/elf32-i386.c	/^elf_i386_check_tls_transition (asection *sec,$/;"	f	file:
elf_i386_convert_load_reloc	bfd/elf32-i386.c	/^elf_i386_convert_load_reloc (bfd *abfd, Elf_Internal_Shdr *symtab_hdr,$/;"	f	file:
elf_i386_eh_frame_lazy_ibt_plt	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_eh_frame_lazy_ibt_plt[] =$/;"	v	file:
elf_i386_eh_frame_lazy_plt	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_eh_frame_lazy_plt[] =$/;"	v	file:
elf_i386_eh_frame_non_lazy_plt	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_eh_frame_non_lazy_plt[] =$/;"	v	file:
elf_i386_fake_sections	bfd/elf32-i386.c	/^elf_i386_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_i386_fbsd_post_process_headers	bfd/elf32-i386.c	/^elf_i386_fbsd_post_process_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_i386_finish_dynamic_sections	bfd/elf32-i386.c	/^elf_i386_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_i386_finish_dynamic_symbol	bfd/elf32-i386.c	/^elf_i386_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_i386_finish_local_dynamic_symbol	bfd/elf32-i386.c	/^elf_i386_finish_local_dynamic_symbol (void **slot, void *inf)$/;"	f	file:
elf_i386_get_plt_got_vma	bfd/elfxx-x86.c	/^elf_i386_get_plt_got_vma (struct elf_x86_plt *plt_p ATTRIBUTE_UNUSED,$/;"	f	file:
elf_i386_get_synthetic_symtab	bfd/elf32-i386.c	/^elf_i386_get_synthetic_symtab (bfd *abfd,$/;"	f	file:
elf_i386_grok_prstatus	bfd/elf32-i386.c	/^elf_i386_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_i386_grok_psinfo	bfd/elf32-i386.c	/^elf_i386_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_i386_info_to_howto_rel	bfd/elf32-i386.c	/^elf_i386_info_to_howto_rel (bfd *abfd,$/;"	f	file:
elf_i386_is_local_label_name	bfd/elf32-i386.c	/^elf_i386_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
elf_i386_is_reloc_section	bfd/elfxx-x86.c	/^elf_i386_is_reloc_section (const char *secname)$/;"	f	file:
elf_i386_lazy_ibt_plt	bfd/elf32-i386.c	/^static const struct elf_x86_lazy_plt_layout elf_i386_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_i386_lazy_ibt_plt0_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_lazy_ibt_plt0_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_lazy_ibt_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_lazy_plt	bfd/elf32-i386.c	/^static const struct elf_x86_lazy_plt_layout elf_i386_lazy_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_i386_lazy_plt0_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_lazy_plt0_entry[12] =$/;"	v	file:
elf_i386_lazy_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_lazy_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_link_setup_gnu_properties	bfd/elf32-i386.c	/^elf_i386_link_setup_gnu_properties (struct bfd_link_info *info)$/;"	f	file:
elf_i386_nacl_arch_bed	bfd/elf32-i386.c	/^static const struct elf_x86_backend_data elf_i386_nacl_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_i386_nacl_eh_frame_plt	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_nacl_eh_frame_plt[] =$/;"	v	file:
elf_i386_nacl_pic_plt0_entry	bfd/elf32-i386.c	/^elf_i386_nacl_pic_plt0_entry[sizeof (elf_i386_nacl_plt0_entry)] =$/;"	v	file:
elf_i386_nacl_pic_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_nacl_pic_plt_entry[NACL_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_nacl_plt	bfd/elf32-i386.c	/^static const struct elf_x86_lazy_plt_layout elf_i386_nacl_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_i386_nacl_plt	bfd/elf32-i386.c	/^static const struct elf_x86_lazy_plt_layout elf_i386_nacl_plt;$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_i386_nacl_plt0_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_nacl_plt0_entry[] =$/;"	v	file:
elf_i386_nacl_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_nacl_plt_entry[NACL_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_non_lazy_ibt_plt	bfd/elf32-i386.c	/^static const struct elf_x86_non_lazy_plt_layout elf_i386_non_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_i386_non_lazy_ibt_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_non_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_non_lazy_plt	bfd/elf32-i386.c	/^static const struct elf_x86_non_lazy_plt_layout elf_i386_non_lazy_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_i386_non_lazy_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_non_lazy_plt_entry[NON_LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_output_arch_local_syms	bfd/elf32-i386.c	/^elf_i386_output_arch_local_syms$/;"	f	file:
elf_i386_pic_lazy_ibt_plt0_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_pic_lazy_ibt_plt0_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_pic_lazy_plt0_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_pic_lazy_plt0_entry[12] =$/;"	v	file:
elf_i386_pic_lazy_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_pic_lazy_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_pic_non_lazy_ibt_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_pic_non_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_pic_non_lazy_plt_entry	bfd/elf32-i386.c	/^static const bfd_byte elf_i386_pic_non_lazy_plt_entry[NON_LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_i386_pie_finish_undefweak_symbol	bfd/elf32-i386.c	/^elf_i386_pie_finish_undefweak_symbol (struct bfd_hash_entry *bh,$/;"	f	file:
elf_i386_reloc_name_lookup	bfd/elf32-i386.c	/^elf_i386_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_i386_reloc_type_class	bfd/elf32-i386.c	/^elf_i386_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
elf_i386_reloc_type_lookup	bfd/elf32-i386.c	/^elf_i386_reloc_type_lookup (bfd *abfd,$/;"	f	file:
elf_i386_relocate_section	bfd/elf32-i386.c	/^elf_i386_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_i386_rtype_to_howto	bfd/elf32-i386.c	/^elf_i386_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED, unsigned r_type)$/;"	f	file:
elf_i386_solaris_arch_bed	bfd/elf32-i386.c	/^static const struct elf_x86_backend_data elf_i386_solaris_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_i386_tls_transition	bfd/elf32-i386.c	/^elf_i386_tls_transition (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
elf_i386_tpoff	bfd/elf32-i386.c	/^elf_i386_tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
elf_i386_valid_plt_reloc_p	bfd/elfxx-x86.c	/^elf_i386_valid_plt_reloc_p (unsigned int type)$/;"	f	file:
elf_i386_vxworks_arch_bed	bfd/elf32-i386.c	/^static const struct elf_x86_backend_data elf_i386_vxworks_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_ia64_vms_ident	bfd/elf64-ia64-vms.c	192;"	d	file:
elf_ia64_vms_tdata	bfd/elf64-ia64-vms.c	190;"	d	file:
elf_info_failed	bfd/elflink.c	/^struct elf_info_failed$/;"	s	file:
elf_info_to_howto	bfd/elf-bfd.h	/^  bfd_boolean (*elf_info_to_howto)$/;"	m	struct:elf_backend_data
elf_info_to_howto	bfd/elf-m10200.c	1389;"	d	file:
elf_info_to_howto	bfd/elf-m10300.c	5547;"	d	file:
elf_info_to_howto	bfd/elf32-arm.c	59;"	d	file:
elf_info_to_howto	bfd/elf32-avr.c	4246;"	d	file:
elf_info_to_howto	bfd/elf32-bfin.c	5434;"	d	file:
elf_info_to_howto	bfd/elf32-cr16.c	2898;"	d	file:
elf_info_to_howto	bfd/elf32-cr16c.c	953;"	d	file:
elf_info_to_howto	bfd/elf32-cris.c	4109;"	d	file:
elf_info_to_howto	bfd/elf32-crx.c	1323;"	d	file:
elf_info_to_howto	bfd/elf32-d10v.c	545;"	d	file:
elf_info_to_howto	bfd/elf32-d30v.c	561;"	d	file:
elf_info_to_howto	bfd/elf32-dlx.c	32;"	d	file:
elf_info_to_howto	bfd/elf32-epiphany.c	604;"	d	file:
elf_info_to_howto	bfd/elf32-fr30.c	710;"	d	file:
elf_info_to_howto	bfd/elf32-frv.c	6786;"	d	file:
elf_info_to_howto	bfd/elf32-ft32.c	1254;"	d	file:
elf_info_to_howto	bfd/elf32-gen.c	102;"	d	file:
elf_info_to_howto	bfd/elf32-h8300.c	1716;"	d	file:
elf_info_to_howto	bfd/elf32-hppa.c	4545;"	d	file:
elf_info_to_howto	bfd/elf32-i386.c	4369;"	d	file:
elf_info_to_howto	bfd/elf32-ip2k.c	1519;"	d	file:
elf_info_to_howto	bfd/elf32-iq2000.c	906;"	d	file:
elf_info_to_howto	bfd/elf32-lm32.c	2573;"	d	file:
elf_info_to_howto	bfd/elf32-m32c.c	2133;"	d	file:
elf_info_to_howto	bfd/elf32-m32r.c	3859;"	d	file:
elf_info_to_howto	bfd/elf32-m68hc11.c	1302;"	d	file:
elf_info_to_howto	bfd/elf32-m68hc12.c	652;"	d	file:
elf_info_to_howto	bfd/elf32-m68k.c	361;"	d	file:
elf_info_to_howto	bfd/elf32-mcore.c	657;"	d	file:
elf_info_to_howto	bfd/elf32-mep.c	749;"	d	file:
elf_info_to_howto	bfd/elf32-metag.c	4135;"	d	file:
elf_info_to_howto	bfd/elf32-microblaze.c	3523;"	d	file:
elf_info_to_howto	bfd/elf32-mips.c	2498;"	d	file:
elf_info_to_howto	bfd/elf32-moxie.c	379;"	d	file:
elf_info_to_howto	bfd/elf32-msp430.c	2606;"	d	file:
elf_info_to_howto	bfd/elf32-mt.c	586;"	d	file:
elf_info_to_howto	bfd/elf32-nds32.c	12673;"	d	file:
elf_info_to_howto	bfd/elf32-nios2.c	6094;"	d	file:
elf_info_to_howto	bfd/elf32-or1k.c	2665;"	d	file:
elf_info_to_howto	bfd/elf32-pj.c	359;"	d	file:
elf_info_to_howto	bfd/elf32-ppc.c	11461;"	d	file:
elf_info_to_howto	bfd/elf32-pru.c	1589;"	d	file:
elf_info_to_howto	bfd/elf32-rl78.c	2581;"	d	file:
elf_info_to_howto	bfd/elf32-rx.c	4024;"	d	file:
elf_info_to_howto	bfd/elf32-s12z.c	264;"	d	file:
elf_info_to_howto	bfd/elf32-s390.c	4039;"	d	file:
elf_info_to_howto	bfd/elf32-score.c	4455;"	d	file:
elf_info_to_howto	bfd/elf32-sh.c	6648;"	d	file:
elf_info_to_howto	bfd/elf32-sparc.c	225;"	d	file:
elf_info_to_howto	bfd/elf32-spu.c	5496;"	d	file:
elf_info_to_howto	bfd/elf32-tic6x.c	4395;"	d	file:
elf_info_to_howto	bfd/elf32-tilegx.c	115;"	d	file:
elf_info_to_howto	bfd/elf32-tilepro.c	3883;"	d	file:
elf_info_to_howto	bfd/elf32-v850.c	4149;"	d	file:
elf_info_to_howto	bfd/elf32-v850.c	4293;"	d	file:
elf_info_to_howto	bfd/elf32-v850.c	4294;"	d	file:
elf_info_to_howto	bfd/elf32-vax.c	299;"	d	file:
elf_info_to_howto	bfd/elf32-visium.c	861;"	d	file:
elf_info_to_howto	bfd/elf32-wasm32.c	146;"	d	file:
elf_info_to_howto	bfd/elf32-xc16x.c	473;"	d	file:
elf_info_to_howto	bfd/elf32-xgate.c	707;"	d	file:
elf_info_to_howto	bfd/elf32-xstormy16.c	1013;"	d	file:
elf_info_to_howto	bfd/elf32-xtensa.c	11286;"	d	file:
elf_info_to_howto	bfd/elf64-alpha.c	5458;"	d	file:
elf_info_to_howto	bfd/elf64-gen.c	102;"	d	file:
elf_info_to_howto	bfd/elf64-hppa.c	4037;"	d	file:
elf_info_to_howto	bfd/elf64-ia64-vms.c	5474;"	d	file:
elf_info_to_howto	bfd/elf64-mips.c	4402;"	d	file:
elf_info_to_howto	bfd/elf64-mmix.c	2898;"	d	file:
elf_info_to_howto	bfd/elf64-nfp.c	272;"	d	file:
elf_info_to_howto	bfd/elf64-ppc.c	69;"	d	file:
elf_info_to_howto	bfd/elf64-s390.c	3953;"	d	file:
elf_info_to_howto	bfd/elf64-sparc.c	922;"	d	file:
elf_info_to_howto	bfd/elf64-tilegx.c	116;"	d	file:
elf_info_to_howto	bfd/elf64-x86-64.c	5038;"	d	file:
elf_info_to_howto	bfd/elfn32-mips.c	3764;"	d	file:
elf_info_to_howto	bfd/elfnn-aarch64.c	335;"	d	file:
elf_info_to_howto	bfd/elfnn-ia64.c	5046;"	d	file:
elf_info_to_howto	bfd/elfnn-loongarch.c	3265;"	d	file:
elf_info_to_howto	bfd/elfnn-riscv.c	3637;"	d	file:
elf_info_to_howto	bfd/elfxx-target.h	346;"	d
elf_info_to_howto_rel	bfd/elf-bfd.h	/^  bfd_boolean (*elf_info_to_howto_rel)$/;"	m	struct:elf_backend_data
elf_info_to_howto_rel	bfd/elf-m10200.c	1390;"	d	file:
elf_info_to_howto_rel	bfd/elf-m10300.c	5548;"	d	file:
elf_info_to_howto_rel	bfd/elf32-arc.c	2990;"	d	file:
elf_info_to_howto_rel	bfd/elf32-arm.c	60;"	d	file:
elf_info_to_howto_rel	bfd/elf32-avr.c	4247;"	d	file:
elf_info_to_howto_rel	bfd/elf32-bfin.c	5435;"	d	file:
elf_info_to_howto_rel	bfd/elf32-cr16.c	2899;"	d	file:
elf_info_to_howto_rel	bfd/elf32-cr16c.c	954;"	d	file:
elf_info_to_howto_rel	bfd/elf32-cris.c	4108;"	d	file:
elf_info_to_howto_rel	bfd/elf32-crx.c	1324;"	d	file:
elf_info_to_howto_rel	bfd/elf32-d10v.c	546;"	d	file:
elf_info_to_howto_rel	bfd/elf32-d30v.c	562;"	d	file:
elf_info_to_howto_rel	bfd/elf32-dlx.c	33;"	d	file:
elf_info_to_howto_rel	bfd/elf32-epiphany.c	603;"	d	file:
elf_info_to_howto_rel	bfd/elf32-fr30.c	709;"	d	file:
elf_info_to_howto_rel	bfd/elf32-frv.c	6832;"	d	file:
elf_info_to_howto_rel	bfd/elf32-frv.c	6833;"	d	file:
elf_info_to_howto_rel	bfd/elf32-ft32.c	1253;"	d	file:
elf_info_to_howto_rel	bfd/elf32-gen.c	103;"	d	file:
elf_info_to_howto_rel	bfd/elf32-h8300.c	1717;"	d	file:
elf_info_to_howto_rel	bfd/elf32-hppa.c	4546;"	d	file:
elf_info_to_howto_rel	bfd/elf32-i386.c	4370;"	d	file:
elf_info_to_howto_rel	bfd/elf32-ip2k.c	1518;"	d	file:
elf_info_to_howto_rel	bfd/elf32-iq2000.c	905;"	d	file:
elf_info_to_howto_rel	bfd/elf32-lm32.c	2574;"	d	file:
elf_info_to_howto_rel	bfd/elf32-m32c.c	2132;"	d	file:
elf_info_to_howto_rel	bfd/elf32-m32r.c	3860;"	d	file:
elf_info_to_howto_rel	bfd/elf32-m68hc11.c	1303;"	d	file:
elf_info_to_howto_rel	bfd/elf32-m68hc12.c	653;"	d	file:
elf_info_to_howto_rel	bfd/elf32-mcore.c	658;"	d	file:
elf_info_to_howto_rel	bfd/elf32-mep.c	748;"	d	file:
elf_info_to_howto_rel	bfd/elf32-metag.c	4134;"	d	file:
elf_info_to_howto_rel	bfd/elf32-microblaze.c	3524;"	d	file:
elf_info_to_howto_rel	bfd/elf32-mips.c	2499;"	d	file:
elf_info_to_howto_rel	bfd/elf32-moxie.c	378;"	d	file:
elf_info_to_howto_rel	bfd/elf32-msp430.c	2607;"	d	file:
elf_info_to_howto_rel	bfd/elf32-mt.c	585;"	d	file:
elf_info_to_howto_rel	bfd/elf32-nds32.c	12674;"	d	file:
elf_info_to_howto_rel	bfd/elf32-or1k.c	2664;"	d	file:
elf_info_to_howto_rel	bfd/elf32-pru.c	1590;"	d	file:
elf_info_to_howto_rel	bfd/elf32-rl78.c	2580;"	d	file:
elf_info_to_howto_rel	bfd/elf32-rx.c	4023;"	d	file:
elf_info_to_howto_rel	bfd/elf32-s12z.c	265;"	d	file:
elf_info_to_howto_rel	bfd/elf32-score.c	4456;"	d	file:
elf_info_to_howto_rel	bfd/elf32-tic6x.c	4396;"	d	file:
elf_info_to_howto_rel	bfd/elf32-tilegx.c	114;"	d	file:
elf_info_to_howto_rel	bfd/elf32-tilepro.c	3882;"	d	file:
elf_info_to_howto_rel	bfd/elf32-v850.c	4150;"	d	file:
elf_info_to_howto_rel	bfd/elf32-v850.c	4295;"	d	file:
elf_info_to_howto_rel	bfd/elf32-v850.c	4296;"	d	file:
elf_info_to_howto_rel	bfd/elf32-visium.c	860;"	d	file:
elf_info_to_howto_rel	bfd/elf32-wasm32.c	147;"	d	file:
elf_info_to_howto_rel	bfd/elf32-xc16x.c	474;"	d	file:
elf_info_to_howto_rel	bfd/elf32-xgate.c	708;"	d	file:
elf_info_to_howto_rel	bfd/elf32-xstormy16.c	1012;"	d	file:
elf_info_to_howto_rel	bfd/elf64-gen.c	103;"	d	file:
elf_info_to_howto_rel	bfd/elf64-hppa.c	4038;"	d	file:
elf_info_to_howto_rel	bfd/elf64-mips.c	4403;"	d	file:
elf_info_to_howto_rel	bfd/elf64-mmix.c	2897;"	d	file:
elf_info_to_howto_rel	bfd/elf64-tilegx.c	115;"	d	file:
elf_info_to_howto_rel	bfd/elfn32-mips.c	3765;"	d	file:
elf_info_to_howto_rel	bfd/elfnn-aarch64.c	336;"	d	file:
elf_info_to_howto_rel	bfd/elfnn-loongarch.c	3264;"	d	file:
elf_info_to_howto_rel	bfd/elfnn-riscv.c	3636;"	d	file:
elf_info_to_howto_rel	bfd/elfxx-target.h	350;"	d
elf_internal_abiflags_v0	include/elf/mips.h	/^typedef struct elf_internal_abiflags_v0$/;"	s
elf_internal_chdr	include/elf/internal.h	/^typedef struct elf_internal_chdr {$/;"	s
elf_internal_dyn	include/elf/internal.h	/^typedef struct elf_internal_dyn {$/;"	s
elf_internal_ehdr	include/elf/internal.h	/^typedef struct elf_internal_ehdr {$/;"	s
elf_internal_group	bfd/elf.c	/^typedef union elf_internal_group {$/;"	u	file:
elf_internal_linux_prpsinfo	bfd/elf-bfd.h	/^struct elf_internal_linux_prpsinfo$/;"	s
elf_internal_note	include/elf/internal.h	/^typedef struct elf_internal_note {$/;"	s
elf_internal_phdr	include/elf/internal.h	/^struct elf_internal_phdr {$/;"	s
elf_internal_rela	include/elf/internal.h	/^typedef struct elf_internal_rela {$/;"	s
elf_internal_shdr	include/elf/internal.h	/^typedef struct elf_internal_shdr {$/;"	s
elf_internal_sym	include/elf/internal.h	/^struct elf_internal_sym {$/;"	s
elf_internal_verdaux	include/elf/internal.h	/^typedef struct elf_internal_verdaux {$/;"	s
elf_internal_verdef	include/elf/internal.h	/^typedef struct elf_internal_verdef {$/;"	s
elf_internal_vernaux	include/elf/internal.h	/^typedef struct elf_internal_vernaux {$/;"	s
elf_internal_verneed	include/elf/internal.h	/^typedef struct elf_internal_verneed {$/;"	s
elf_internal_versym	include/elf/internal.h	/^typedef struct elf_internal_versym {$/;"	s
elf_isab_plt0_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_isab_plt0_entry[ISAB_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_isab_plt_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_isab_plt_entry[ISAB_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_isab_plt_info	bfd/elf32-m68k.c	/^static const struct elf_m68k_plt_info elf_isab_plt_info =$/;"	v	typeref:struct:elf_m68k_plt_info	file:
elf_isac_plt0_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_isac_plt0_entry[ISAC_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_isac_plt_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_isac_plt_entry[ISAC_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_isac_plt_info	bfd/elf32-m68k.c	/^static const struct elf_m68k_plt_info elf_isac_plt_info =$/;"	v	typeref:struct:elf_m68k_plt_info	file:
elf_known_obj_attributes	bfd/elf-bfd.h	2000;"	d
elf_known_obj_attributes_proc	bfd/elf-bfd.h	2002;"	d
elf_link_add_archive_symbols	bfd/elflink.c	/^elf_link_add_archive_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_link_add_object_symbols	bfd/elflink.c	/^elf_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_link_adjust_relocs	bfd/elflink.c	/^elf_link_adjust_relocs (bfd *abfd,$/;"	f	file:
elf_link_check_versioned_symbol	bfd/elflink.c	/^elf_link_check_versioned_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_link_convert_common_type	bfd/elflink.c	/^elf_link_convert_common_type (struct bfd_link_info *info, int type)$/;"	f	file:
elf_link_hash_entry	bfd/elf-bfd.h	/^struct elf_link_hash_entry$/;"	s
elf_link_hash_lookup	bfd/elf-bfd.h	656;"	d
elf_link_hash_table	bfd/elf-bfd.h	/^struct elf_link_hash_table$/;"	s
elf_link_hash_traverse	bfd/elf-bfd.h	663;"	d
elf_link_input_bfd	bfd/elflink.c	/^elf_link_input_bfd (struct elf_final_link_info *flinfo, bfd *input_bfd)$/;"	f	file:
elf_link_is_defined_archive_symbol	bfd/elflink.c	/^elf_link_is_defined_archive_symbol (bfd * abfd, carsym * symdef)$/;"	f	file:
elf_link_loaded_list	bfd/elf-bfd.h	/^struct elf_link_loaded_list$/;"	s
elf_link_local_dynamic_entry	bfd/elf-bfd.h	/^struct elf_link_local_dynamic_entry$/;"	s
elf_link_output_extsym	bfd/elflink.c	/^elf_link_output_extsym (struct bfd_hash_entry *bh, void *data)$/;"	f	file:
elf_link_output_symstrtab	bfd/elflink.c	/^elf_link_output_symstrtab (struct elf_final_link_info *flinfo,$/;"	f	file:
elf_link_read_relocs_from_section	bfd/elflink.c	/^elf_link_read_relocs_from_section (bfd *abfd,$/;"	f	file:
elf_link_renumber_hash_table_dynsyms	bfd/elflink.c	/^elf_link_renumber_hash_table_dynsyms (struct elf_link_hash_entry *h,$/;"	f	file:
elf_link_renumber_local_hash_table_dynsyms	bfd/elflink.c	/^elf_link_renumber_local_hash_table_dynsyms (struct elf_link_hash_entry *h,$/;"	f	file:
elf_link_sort_cmp1	bfd/elflink.c	/^elf_link_sort_cmp1 (const void *A, const void *B)$/;"	f	file:
elf_link_sort_cmp2	bfd/elflink.c	/^elf_link_sort_cmp2 (const void *A, const void *B)$/;"	f	file:
elf_link_sort_rela	bfd/elflink.c	/^struct elf_link_sort_rela$/;"	s	file:
elf_link_sort_relocs	bfd/elflink.c	/^elf_link_sort_relocs (bfd *abfd, struct bfd_link_info *info, asection **psec)$/;"	f	file:
elf_link_swap_symbols_out	bfd/elflink.c	/^elf_link_swap_symbols_out (struct elf_final_link_info *flinfo)$/;"	f	file:
elf_link_virtual_table_entry	bfd/elf-bfd.h	/^struct elf_link_virtual_table_entry$/;"	s
elf_linked_to_section	bfd/elf-bfd.h	1675;"	d
elf_linker	bfd/elf-bfd.h	1971;"	d
elf_linker_section	bfd/elf32-ppc.c	/^typedef struct elf_linker_section$/;"	s	file:
elf_linker_section_pointers	bfd/elf32-ppc.c	/^typedef struct elf_linker_section_pointers$/;"	s	file:
elf_linker_section_pointers_t	bfd/elf32-ppc.c	/^} elf_linker_section_pointers_t;$/;"	t	typeref:struct:elf_linker_section_pointers	file:
elf_linker_section_t	bfd/elf32-ppc.c	/^} elf_linker_section_t;$/;"	t	typeref:struct:elf_linker_section	file:
elf_little_32_functions	libiberty/simple-object-elf.c	/^static const struct elf_type_functions elf_little_32_functions =$/;"	v	typeref:struct:elf_type_functions	file:
elf_little_64_functions	libiberty/simple-object-elf.c	/^static const struct elf_type_functions elf_little_64_functions =$/;"	v	typeref:struct:elf_type_functions	file:
elf_lm32_link_hash_entry	bfd/elf32-lm32.c	/^struct elf_lm32_link_hash_entry$/;"	s	file:
elf_lm32_link_hash_table	bfd/elf32-lm32.c	/^struct elf_lm32_link_hash_table$/;"	s	file:
elf_local_got_ents	bfd/elf-bfd.h	1994;"	d
elf_local_got_offsets	bfd/elf-bfd.h	1993;"	d
elf_local_got_refcounts	bfd/elf-bfd.h	1992;"	d
elf_local_ptr_offsets	bfd/elf32-ppc.c	2204;"	d	file:
elf_locate_base	gdb/solib-svr4.c	/^elf_locate_base (void)$/;"	f	file:
elf_locate_sections	gdb/elfread.c	/^elf_locate_sections (bfd *ignore_abfd, asection *sectp, void *eip)$/;"	f	file:
elf_lookup_lib_symbol	gdb/solib-svr4.c	/^elf_lookup_lib_symbol (struct objfile *objfile,$/;"	f	file:
elf_m32r_link_hash_entry	bfd/elf32-m32r.c	/^struct elf_m32r_link_hash_entry$/;"	s	file:
elf_m32r_link_hash_table	bfd/elf32-m32r.c	/^struct elf_m32r_link_hash_table$/;"	s	file:
elf_m32r_pcrel_relocs_copied	bfd/elf32-m32r.c	/^struct elf_m32r_pcrel_relocs_copied$/;"	s	file:
elf_m32r_sizeof_plt	bfd/elf32-m32r.c	1480;"	d	file:
elf_m68hc11_howto_table	bfd/elf32-m68hc11.c	/^static reloc_howto_type elf_m68hc11_howto_table[] = {$/;"	v	file:
elf_m68hc11_howto_table	bfd/elf32-m68hc12.c	/^static reloc_howto_type elf_m68hc11_howto_table[] = {$/;"	v	file:
elf_m68k_add_entry_to_got	bfd/elf32-m68k.c	/^elf_m68k_add_entry_to_got (struct elf_m68k_got *got,$/;"	f	file:
elf_m68k_adjust_dynamic_symbol	bfd/elf32-m68k.c	/^elf_m68k_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_m68k_always_size_sections	bfd/elf32-m68k.c	/^elf_m68k_always_size_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf_m68k_bfd2got_entry	bfd/elf32-m68k.c	/^struct elf_m68k_bfd2got_entry$/;"	s	file:
elf_m68k_bfd2got_entry_del	bfd/elf32-m68k.c	/^elf_m68k_bfd2got_entry_del (void *_entry)$/;"	f	file:
elf_m68k_bfd2got_entry_eq	bfd/elf32-m68k.c	/^elf_m68k_bfd2got_entry_eq (const void *entry1, const void *entry2)$/;"	f	file:
elf_m68k_bfd2got_entry_hash	bfd/elf32-m68k.c	/^elf_m68k_bfd2got_entry_hash (const void *entry)$/;"	f	file:
elf_m68k_can_merge_gots	bfd/elf32-m68k.c	/^elf_m68k_can_merge_gots (struct elf_m68k_got *big,$/;"	f	file:
elf_m68k_can_merge_gots_1	bfd/elf32-m68k.c	/^elf_m68k_can_merge_gots_1 (void **_entry_ptr, void *_arg)$/;"	f	file:
elf_m68k_can_merge_gots_arg	bfd/elf32-m68k.c	/^struct elf_m68k_can_merge_gots_arg$/;"	s	file:
elf_m68k_check_relocs	bfd/elf32-m68k.c	/^elf_m68k_check_relocs (bfd *abfd,$/;"	f	file:
elf_m68k_clear_got	bfd/elf32-m68k.c	/^elf_m68k_clear_got (struct elf_m68k_got *got)$/;"	f	file:
elf_m68k_copy_indirect_symbol	bfd/elf32-m68k.c	/^elf_m68k_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_m68k_create_empty_got	bfd/elf32-m68k.c	/^elf_m68k_create_empty_got (struct bfd_link_info *info)$/;"	f	file:
elf_m68k_discard_copies	bfd/elf32-m68k.c	/^elf_m68k_discard_copies (struct elf_link_hash_entry *h,$/;"	f	file:
elf_m68k_final_write_processing	bfd/elf32-m68k.c	/^elf_m68k_final_write_processing (bfd *abfd,$/;"	f	file:
elf_m68k_finalize_got_offsets	bfd/elf32-m68k.c	/^elf_m68k_finalize_got_offsets (struct elf_m68k_got *got,$/;"	f	file:
elf_m68k_finalize_got_offsets_1	bfd/elf32-m68k.c	/^elf_m68k_finalize_got_offsets_1 (void **entry_ptr, void *_arg)$/;"	f	file:
elf_m68k_finalize_got_offsets_arg	bfd/elf32-m68k.c	/^struct elf_m68k_finalize_got_offsets_arg$/;"	s	file:
elf_m68k_finish_dynamic_sections	bfd/elf32-m68k.c	/^elf_m68k_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf_m68k_finish_dynamic_symbol	bfd/elf32-m68k.c	/^elf_m68k_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_m68k_gc_mark_hook	bfd/elf32-m68k.c	/^elf_m68k_gc_mark_hook (asection *sec,$/;"	f	file:
elf_m68k_get_bfd2got_entry	bfd/elf32-m68k.c	/^elf_m68k_get_bfd2got_entry (struct elf_m68k_multi_got *multi_got,$/;"	f	file:
elf_m68k_get_entry_howto	bfd/elf32-m68k.c	/^enum elf_m68k_get_entry_howto$/;"	g	file:
elf_m68k_get_got_entry	bfd/elf32-m68k.c	/^elf_m68k_get_got_entry (struct elf_m68k_got *got,$/;"	f	file:
elf_m68k_get_plt_info	bfd/elf32-m68k.c	/^elf_m68k_get_plt_info (bfd *output_bfd)$/;"	f	file:
elf_m68k_got	bfd/elf32-m68k.c	/^struct elf_m68k_got$/;"	s	file:
elf_m68k_got_entry	bfd/elf32-m68k.c	/^struct elf_m68k_got_entry$/;"	s	file:
elf_m68k_got_entry_eq	bfd/elf32-m68k.c	/^elf_m68k_got_entry_eq (const void *_entry1, const void *_entry2)$/;"	f	file:
elf_m68k_got_entry_hash	bfd/elf32-m68k.c	/^elf_m68k_got_entry_hash (const void *_entry)$/;"	f	file:
elf_m68k_got_entry_key	bfd/elf32-m68k.c	/^struct elf_m68k_got_entry_key$/;"	s	file:
elf_m68k_got_offset_size	bfd/elf32-m68k.c	/^enum elf_m68k_got_offset_size { R_8, R_16, R_32, R_LAST };$/;"	g	file:
elf_m68k_grok_prstatus	bfd/elf32-m68k.c	/^elf_m68k_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_m68k_grok_psinfo	bfd/elf32-m68k.c	/^elf_m68k_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_m68k_hash_entry	bfd/elf32-m68k.c	665;"	d	file:
elf_m68k_hash_table	bfd/elf32-m68k.c	913;"	d	file:
elf_m68k_init_got	bfd/elf32-m68k.c	/^elf_m68k_init_got (struct elf_m68k_got *got)$/;"	f	file:
elf_m68k_init_got_entry_key	bfd/elf32-m68k.c	/^elf_m68k_init_got_entry_key (struct elf_m68k_got_entry_key *key,$/;"	f	file:
elf_m68k_init_got_entry_local_shared	bfd/elf32-m68k.c	/^elf_m68k_init_got_entry_local_shared (struct bfd_link_info *info,$/;"	f	file:
elf_m68k_init_got_entry_static	bfd/elf32-m68k.c	/^elf_m68k_init_got_entry_static (struct bfd_link_info *info,$/;"	f	file:
elf_m68k_init_symndx2h_1	bfd/elf32-m68k.c	/^elf_m68k_init_symndx2h_1 (struct elf_link_hash_entry *_h,$/;"	f	file:
elf_m68k_install_pc32	bfd/elf32-m68k.c	/^elf_m68k_install_pc32 (asection *sec, bfd_vma offset, bfd_vma value)$/;"	f	file:
elf_m68k_install_rela	bfd/elf32-m68k.c	/^elf_m68k_install_rela (bfd *output_bfd,$/;"	f	file:
elf_m68k_link_hash_entry	bfd/elf32-m68k.c	/^struct elf_m68k_link_hash_entry$/;"	s	file:
elf_m68k_link_hash_newfunc	bfd/elf32-m68k.c	/^elf_m68k_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_m68k_link_hash_table	bfd/elf32-m68k.c	/^struct elf_m68k_link_hash_table$/;"	s	file:
elf_m68k_link_hash_table_create	bfd/elf32-m68k.c	/^elf_m68k_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_m68k_link_hash_table_free	bfd/elf32-m68k.c	/^elf_m68k_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf_m68k_merge_gots	bfd/elf32-m68k.c	/^elf_m68k_merge_gots (struct elf_m68k_got *big,$/;"	f	file:
elf_m68k_merge_gots_1	bfd/elf32-m68k.c	/^elf_m68k_merge_gots_1 (void **entry_ptr, void *_arg)$/;"	f	file:
elf_m68k_merge_gots_arg	bfd/elf32-m68k.c	/^struct elf_m68k_merge_gots_arg$/;"	s	file:
elf_m68k_multi_got	bfd/elf32-m68k.c	/^struct elf_m68k_multi_got$/;"	s	file:
elf_m68k_multi_got	bfd/elf32-m68k.c	918;"	d	file:
elf_m68k_partition_multi_got	bfd/elf32-m68k.c	/^elf_m68k_partition_multi_got (struct bfd_link_info *info)$/;"	f	file:
elf_m68k_partition_multi_got_1	bfd/elf32-m68k.c	/^elf_m68k_partition_multi_got_1 (void **_entry, void *_arg)$/;"	f	file:
elf_m68k_partition_multi_got_2	bfd/elf32-m68k.c	/^elf_m68k_partition_multi_got_2 (struct elf_m68k_partition_multi_got_arg *arg)$/;"	f	file:
elf_m68k_partition_multi_got_arg	bfd/elf32-m68k.c	/^struct elf_m68k_partition_multi_got_arg$/;"	s	file:
elf_m68k_pcrel_relocs_copied	bfd/elf32-m68k.c	/^struct elf_m68k_pcrel_relocs_copied$/;"	s	file:
elf_m68k_plt0_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_m68k_plt0_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_m68k_plt_entry	bfd/elf32-m68k.c	/^static const bfd_byte elf_m68k_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_m68k_plt_info	bfd/elf32-m68k.c	/^static const struct elf_m68k_plt_info elf_m68k_plt_info =$/;"	v	typeref:struct:elf_m68k_plt_info	file:
elf_m68k_plt_info	bfd/elf32-m68k.c	/^struct elf_m68k_plt_info$/;"	s	file:
elf_m68k_plt_sym_val	bfd/elf32-m68k.c	/^elf_m68k_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf_m68k_reloc_got_n_slots	bfd/elf32-m68k.c	/^elf_m68k_reloc_got_n_slots (enum elf_m68k_reloc_type r_type)$/;"	f	file:
elf_m68k_reloc_got_offset_size	bfd/elf32-m68k.c	/^elf_m68k_reloc_got_offset_size (enum elf_m68k_reloc_type r_type)$/;"	f	file:
elf_m68k_reloc_got_type	bfd/elf32-m68k.c	/^elf_m68k_reloc_got_type (enum elf_m68k_reloc_type r_type)$/;"	f	file:
elf_m68k_reloc_tls_p	bfd/elf32-m68k.c	/^elf_m68k_reloc_tls_p (enum elf_m68k_reloc_type r_type)$/;"	f	file:
elf_m68k_relocate_section	bfd/elf32-m68k.c	/^elf_m68k_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_m68k_size_dynamic_sections	bfd/elf32-m68k.c	/^elf_m68k_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_m68k_update_got_entry_type	bfd/elf32-m68k.c	/^elf_m68k_update_got_entry_type (struct elf_m68k_got *got,$/;"	f	file:
elf_machine_alt1	bfd/elf-bfd.h	/^  int elf_machine_alt1;$/;"	m	struct:elf_backend_data
elf_machine_alt2	bfd/elf-bfd.h	/^  int elf_machine_alt2;$/;"	m	struct:elf_backend_data
elf_machine_code	bfd/elf-bfd.h	/^  int elf_machine_code;$/;"	m	struct:elf_backend_data
elf_make_empty_symbol	bfd/elfcode.h	113;"	d
elf_make_msymbol_special	gdb/gdbarch.c	/^  gdbarch_elf_make_msymbol_special_ftype *elf_make_msymbol_special;$/;"	m	struct:gdbarch	file:
elf_map_symbols	bfd/elf.c	/^elf_map_symbols (bfd *abfd, unsigned int *pnum_locals)$/;"	f	file:
elf_match_priority	bfd/elf32-arm.c	20364;"	d	file:
elf_match_priority	bfd/elf32-arm.c	20365;"	d	file:
elf_match_priority	bfd/elf32-arm.c	20422;"	d	file:
elf_match_priority	bfd/elfxx-target.h	759;"	d
elf_merge_gnu_properties	bfd/elf-properties.c	/^elf_merge_gnu_properties (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
elf_merge_gnu_property_list	bfd/elf-properties.c	/^elf_merge_gnu_property_list (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
elf_merge_st_other	bfd/elflink.c	/^elf_merge_st_other (bfd *abfd, struct elf_link_hash_entry *h,$/;"	f	file:
elf_metag_adjust_dynamic_symbol	bfd/elf32-metag.c	/^elf_metag_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_metag_build_stubs	bfd/elf32-metag.c	/^elf_metag_build_stubs (struct bfd_link_info *info)$/;"	f
elf_metag_check_relocs	bfd/elf32-metag.c	/^elf_metag_check_relocs (bfd *abfd,$/;"	f	file:
elf_metag_copy_indirect_symbol	bfd/elf32-metag.c	/^elf_metag_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_metag_create_dynamic_sections	bfd/elf32-metag.c	/^elf_metag_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_metag_finish_dynamic_sections	bfd/elf32-metag.c	/^elf_metag_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_metag_finish_dynamic_symbol	bfd/elf32-metag.c	/^elf_metag_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_metag_gc_mark_hook	bfd/elf32-metag.c	/^elf_metag_gc_mark_hook (asection *sec,$/;"	f	file:
elf_metag_howto_table	bfd/elf32-metag.c	/^static reloc_howto_type elf_metag_howto_table[] =$/;"	v	file:
elf_metag_is_local_label_name	bfd/elf32-metag.c	/^elf_metag_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)$/;"	f	file:
elf_metag_link_hash_entry	bfd/elf32-metag.c	/^struct elf_metag_link_hash_entry$/;"	s	file:
elf_metag_link_hash_table	bfd/elf32-metag.c	/^struct elf_metag_link_hash_table$/;"	s	file:
elf_metag_link_hash_table_create	bfd/elf32-metag.c	/^elf_metag_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_metag_link_hash_table_free	bfd/elf32-metag.c	/^elf_metag_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf_metag_next_input_section	bfd/elf32-metag.c	/^elf_metag_next_input_section (struct bfd_link_info *info, asection *isec)$/;"	f
elf_metag_plt_sym_val	bfd/elf32-metag.c	/^elf_metag_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf_metag_post_process_headers	bfd/elf32-metag.c	/^elf_metag_post_process_headers (bfd * abfd, struct bfd_link_info * link_info)$/;"	f	file:
elf_metag_reloc_type_class	bfd/elf32-metag.c	/^elf_metag_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_metag_relocate_section	bfd/elf32-metag.c	/^elf_metag_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_metag_setup_section_lists	bfd/elf32-metag.c	/^elf_metag_setup_section_lists (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
elf_metag_size_dynamic_sections	bfd/elf32-metag.c	/^elf_metag_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_metag_size_stubs	bfd/elf32-metag.c	/^elf_metag_size_stubs(bfd *output_bfd, bfd *stub_bfd,$/;"	f
elf_metag_stub_hash_entry	bfd/elf32-metag.c	/^struct elf_metag_stub_hash_entry$/;"	s	file:
elf_metag_stub_type	bfd/elf32-metag.c	/^enum elf_metag_stub_type$/;"	g	file:
elf_micromips_howto_table_rel	bfd/elf32-mips.c	/^static reloc_howto_type elf_micromips_howto_table_rel[] =$/;"	v	file:
elf_micromips_howto_table_rel	bfd/elfn32-mips.c	/^static reloc_howto_type elf_micromips_howto_table_rel[] =$/;"	v	file:
elf_micromips_howto_table_rela	bfd/elfn32-mips.c	/^static reloc_howto_type elf_micromips_howto_table_rela[] =$/;"	v	file:
elf_mips16_howto_table_rel	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips16_howto_table_rel[] =$/;"	v	file:
elf_mips16_howto_table_rel	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips16_howto_table_rel[] =$/;"	v	file:
elf_mips16_howto_table_rela	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips16_howto_table_rela[] =$/;"	v	file:
elf_mips_abi_name	bfd/elfxx-mips.c	/^elf_mips_abi_name (bfd *abfd)$/;"	f	file:
elf_mips_copy_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_copy_howto =$/;"	v	file:
elf_mips_copy_howto	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_copy_howto =$/;"	v	file:
elf_mips_copy_howto	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_copy_howto =$/;"	v	file:
elf_mips_ctor64_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_ctor64_howto =$/;"	v	file:
elf_mips_eh_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_eh_howto =$/;"	v	file:
elf_mips_eh_howto	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_eh_howto =$/;"	v	file:
elf_mips_eh_howto	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_eh_howto =$/;"	v	file:
elf_mips_gnu_pcrel32	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_gnu_pcrel32 =$/;"	v	file:
elf_mips_gnu_pcrel32	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_gnu_pcrel32 =$/;"	v	file:
elf_mips_gnu_pcrel32	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_gnu_pcrel32 =$/;"	v	file:
elf_mips_gnu_rel16_s2	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_gnu_rel16_s2 =$/;"	v	file:
elf_mips_gnu_rel16_s2	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_gnu_rel16_s2 =$/;"	v	file:
elf_mips_gnu_rel16_s2	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_gnu_rel16_s2 =$/;"	v	file:
elf_mips_gnu_rela16_s2	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_gnu_rela16_s2 =$/;"	v	file:
elf_mips_gnu_rela16_s2	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_gnu_rela16_s2 =$/;"	v	file:
elf_mips_gnu_vtentry_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_gnu_vtentry_howto =$/;"	v	file:
elf_mips_gnu_vtentry_howto	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_gnu_vtentry_howto =$/;"	v	file:
elf_mips_gnu_vtentry_howto	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_gnu_vtentry_howto =$/;"	v	file:
elf_mips_gnu_vtinherit_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_gnu_vtinherit_howto =$/;"	v	file:
elf_mips_gnu_vtinherit_howto	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_gnu_vtinherit_howto =$/;"	v	file:
elf_mips_gnu_vtinherit_howto	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_gnu_vtinherit_howto =$/;"	v	file:
elf_mips_howto_table_rel	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_howto_table_rel[] =$/;"	v	file:
elf_mips_howto_table_rel	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_howto_table_rel[] =$/;"	v	file:
elf_mips_howto_table_rela	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_howto_table_rela[] =$/;"	v	file:
elf_mips_jump_slot_howto	bfd/elf32-mips.c	/^static reloc_howto_type elf_mips_jump_slot_howto =$/;"	v	file:
elf_mips_jump_slot_howto	bfd/elf64-mips.c	/^static reloc_howto_type elf_mips_jump_slot_howto =$/;"	v	file:
elf_mips_jump_slot_howto	bfd/elfn32-mips.c	/^static reloc_howto_type elf_mips_jump_slot_howto =$/;"	v	file:
elf_mmix_howto_table	bfd/elf64-mmix.c	/^static reloc_howto_type elf_mmix_howto_table[] =$/;"	v	file:
elf_mn10200_howto_table	bfd/elf-m10200.c	/^static reloc_howto_type elf_mn10200_howto_table[] =$/;"	v	file:
elf_mn10300_hash_entry	bfd/elf-m10300.c	106;"	d	file:
elf_mn10300_howto_table	bfd/elf-m10300.c	/^static reloc_howto_type elf_mn10300_howto_table[] =$/;"	v	file:
elf_mn10300_local_got_tls_type	bfd/elf-m10300.c	119;"	d	file:
elf_mn10300_mach	bfd/elf-m10300.c	/^elf_mn10300_mach (flagword flags)$/;"	f	file:
elf_mn10300_obj_tdata	bfd/elf-m10300.c	/^struct elf_mn10300_obj_tdata$/;"	s	file:
elf_mn10300_pic_plt_entry	bfd/elf-m10300.c	/^static const bfd_byte elf_mn10300_pic_plt_entry[PIC_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_mn10300_plt0_entry	bfd/elf-m10300.c	/^static const bfd_byte elf_mn10300_plt0_entry[PLT0_ENTRY_SIZE] =$/;"	v	file:
elf_mn10300_plt0_gotid_offset	bfd/elf-m10300.c	4773;"	d	file:
elf_mn10300_plt0_linker_offset	bfd/elf-m10300.c	4770;"	d	file:
elf_mn10300_plt_entry	bfd/elf-m10300.c	/^static const bfd_byte elf_mn10300_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_mn10300_plt_plt0_offset	bfd/elf-m10300.c	4767;"	d	file:
elf_mn10300_plt_reloc_offset	bfd/elf-m10300.c	4782;"	d	file:
elf_mn10300_plt_symbol_offset	bfd/elf-m10300.c	4779;"	d	file:
elf_mn10300_plt_temp_offset	bfd/elf-m10300.c	4776;"	d	file:
elf_mn10300_sizeof_plt	bfd/elf-m10300.c	4763;"	d	file:
elf_mn10300_sizeof_plt0	bfd/elf-m10300.c	4759;"	d	file:
elf_mn10300_tdata	bfd/elf-m10300.c	116;"	d	file:
elf_mn10300_tls_transition	bfd/elf-m10300.c	/^elf_mn10300_tls_transition (struct bfd_link_info *	  info,$/;"	f	file:
elf_modify_segment_map	bfd/elf.c	/^elf_modify_segment_map (bfd *abfd,$/;"	f	file:
elf_msp430_howto_table	bfd/elf32-msp430.c	/^static reloc_howto_type elf_msp430_howto_table[] =$/;"	v	file:
elf_msp430x_howto_table	bfd/elf32-msp430.c	/^static reloc_howto_type elf_msp430x_howto_table[] =$/;"	v	file:
elf_n32_mips_grok_freebsd_prstatus	bfd/elfn32-mips.c	/^elf_n32_mips_grok_freebsd_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_n32_mips_irix_compat	bfd/elfn32-mips.c	/^elf_n32_mips_irix_compat (bfd *abfd)$/;"	f	file:
elf_nds32_link_hash_entry	bfd/elf32-nds32.c	/^struct elf_nds32_link_hash_entry$/;"	s	file:
elf_nds32_link_hash_table	bfd/elf32-nds32.h	/^struct elf_nds32_link_hash_table$/;"	s
elf_nds32_obj_tdata	bfd/elf32-nds32.c	/^struct elf_nds32_obj_tdata$/;"	s	file:
elf_nds32_pcrel_relocs_copied	bfd/elf32-nds32.c	/^struct elf_nds32_pcrel_relocs_copied$/;"	s	file:
elf_nds32_sizeof_plt	bfd/elf32-nds32.c	3240;"	d	file:
elf_nds32_tdata	bfd/elf32-nds32.c	211;"	d	file:
elf_new_init	gdb/elfread.c	/^elf_new_init (struct objfile *ignore)$/;"	f	file:
elf_new_obj_attr	bfd/elf-attrs.c	/^elf_new_obj_attr (bfd *abfd, int vendor, unsigned int tag)$/;"	f	file:
elf_next_file_pos	bfd/elf-bfd.h	1969;"	d
elf_next_in_group	bfd/elf-bfd.h	1681;"	d
elf_nfp_howto_table	bfd/elf64-nfp.c	/^static reloc_howto_type elf_nfp_howto_table[] =$/;"	v	file:
elf_nios2_r1_howto_table_rel	bfd/elf32-nios2.c	/^static reloc_howto_type elf_nios2_r1_howto_table_rel[] = {$/;"	v	file:
elf_nios2_r2_howto_table_rel	bfd/elf32-nios2.c	/^static reloc_howto_type elf_nios2_r2_howto_table_rel[] = {$/;"	v	file:
elf_no_info_to_howto	bfd/elfcode.h	120;"	d
elf_no_info_to_howto_rel	bfd/elfcode.h	121;"	d
elf_num_section_syms	bfd/elf-bfd.h	1986;"	d
elf_numsections	bfd/elf-bfd.h	1967;"	d
elf_obj_data	bfd/bfd-in2.h	/^      struct elf_obj_tdata *elf_obj_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::elf_obj_tdata
elf_obj_tdata	bfd/elf-bfd.h	/^struct elf_obj_tdata$/;"	s
elf_object_id	bfd/elf-bfd.h	1963;"	d
elf_object_p	bfd/elfcode.h	/^elf_object_p (bfd *abfd)$/;"	f
elf_object_p	bfd/elfcode.h	90;"	d
elf_objfile_gnu_ifunc_cache_data	gdb/elfread.c	/^static const struct objfile_data *elf_objfile_gnu_ifunc_cache_data;$/;"	v	typeref:struct:objfile_data	file:
elf_onesymtab	bfd/elf-bfd.h	1974;"	d
elf_or1k_link_hash_entry	bfd/elf32-or1k.c	/^struct elf_or1k_link_hash_entry$/;"	s	file:
elf_or1k_link_hash_table	bfd/elf32-or1k.c	/^struct elf_or1k_link_hash_table$/;"	s	file:
elf_or1k_local_tls_type	bfd/elf32-or1k.c	590;"	d	file:
elf_or1k_mkobject	bfd/elf32-or1k.c	/^elf_or1k_mkobject (bfd *abfd)$/;"	f	file:
elf_or1k_obj_tdata	bfd/elf32-or1k.c	/^struct elf_or1k_obj_tdata$/;"	s	file:
elf_or1k_tdata	bfd/elf32-or1k.c	587;"	d	file:
elf_osabi	bfd/elf-bfd.h	/^  int elf_osabi;$/;"	m	struct:elf_backend_data
elf_other_obj_attributes	bfd/elf-bfd.h	2001;"	d
elf_other_obj_attributes_proc	bfd/elf-bfd.h	2004;"	d
elf_outext_info	bfd/elflink.c	/^struct elf_outext_info$/;"	s	file:
elf_output_implib	bfd/elflink.c	/^elf_output_implib (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_parse_notes	bfd/elf.c	/^elf_parse_notes (bfd *abfd, char *buf, size_t size, file_ptr offset,$/;"	f	file:
elf_probe_fns	gdb/elfread.c	/^static const struct sym_probe_fns elf_probe_fns =$/;"	v	typeref:struct:sym_probe_fns	file:
elf_program_header_size	bfd/elf-bfd.h	1964;"	d
elf_properties	bfd/elf-bfd.h	2006;"	d
elf_property	bfd/elf-bfd.h	/^typedef struct elf_property$/;"	s
elf_property	bfd/elf-bfd.h	/^} elf_property;$/;"	t	typeref:struct:elf_property
elf_property_kind	bfd/elf-bfd.h	/^enum elf_property_kind$/;"	g
elf_property_list	bfd/elf-bfd.h	/^typedef struct elf_property_list$/;"	s
elf_property_list	bfd/elf-bfd.h	/^} elf_property_list;$/;"	t	typeref:struct:elf_property_list
elf_prpsinfo32	bfd/hosts/x86-64linux.h	/^struct elf_prpsinfo32$/;"	s
elf_prpsinfo64	bfd/hosts/x86-64linux.h	/^struct elf_prpsinfo64$/;"	s
elf_prstatus32	bfd/hosts/x86-64linux.h	/^struct elf_prstatus32$/;"	s
elf_prstatus64	bfd/hosts/x86-64linux.h	/^struct elf_prstatus64$/;"	s
elf_prstatusx32	bfd/hosts/x86-64linux.h	/^struct elf_prstatusx32$/;"	s
elf_pru_howto_table_rel	bfd/elf32-pru.c	/^static reloc_howto_type elf_pru_howto_table_rel[] = {$/;"	v	file:
elf_read_minimal_symbols	gdb/elfread.c	/^elf_read_minimal_symbols (struct objfile *objfile, int symfile_flags,$/;"	f	file:
elf_read_notes	bfd/elf.c	/^elf_read_notes (bfd *abfd, file_ptr offset, bfd_size_type size,$/;"	f	file:
elf_rel_plt_read	gdb/elfread.c	/^elf_rel_plt_read (minimal_symbol_reader &reader,$/;"	f	file:
elf_reloc_cookie	bfd/elf-bfd.h	/^struct elf_reloc_cookie$/;"	s
elf_reloc_link_order	bfd/elflink.c	/^elf_reloc_link_order (bfd *output_bfd,$/;"	f	file:
elf_reloc_map	bfd/elf32-dlx.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf32-h8300.c	/^struct elf_reloc_map {$/;"	s	file:
elf_reloc_map	bfd/elf32-mips.c	/^struct elf_reloc_map {$/;"	s	file:
elf_reloc_map	bfd/elf32-nios2.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf32-pj.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf32-pru.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf32-sh.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf64-alpha.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elf64-mips.c	/^struct elf_reloc_map {$/;"	s	file:
elf_reloc_map	bfd/elf64-x86-64.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elfn32-mips.c	/^struct elf_reloc_map {$/;"	s	file:
elf_reloc_map	bfd/elfxx-loongarch.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_map	bfd/elfxx-riscv.c	/^struct elf_reloc_map$/;"	s	file:
elf_reloc_type_class	bfd/elf-bfd.h	/^enum elf_reloc_type_class {$/;"	g
elf_reloc_val	bfd/elf-m10200.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:mn10200_reloc_map	file:
elf_reloc_val	bfd/elf-m10300.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:mn10300_reloc_map	file:
elf_reloc_val	bfd/elf32-arc.c	/^  unsigned char		    elf_reloc_val;$/;"	m	struct:arc_reloc_map	file:
elf_reloc_val	bfd/elf32-arm.c	/^    unsigned char	      elf_reloc_val;$/;"	m	struct:elf32_arm_reloc_map	file:
elf_reloc_val	bfd/elf32-avr.c	/^  unsigned int elf_reloc_val;$/;"	m	struct:avr_reloc_map	file:
elf_reloc_val	bfd/elf32-d10v.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:d10v_reloc_map	file:
elf_reloc_val	bfd/elf32-d30v.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:d30v_reloc_map	file:
elf_reloc_val	bfd/elf32-dlx.c	/^  enum elf_dlx_reloc_type elf_reloc_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_dlx_reloc_type	file:
elf_reloc_val	bfd/elf32-lm32.c	/^    unsigned char elf_reloc_val;$/;"	m	struct:lm32_reloc_map	file:
elf_reloc_val	bfd/elf32-m32r.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:m32r_reloc_map	file:
elf_reloc_val	bfd/elf32-m68hc11.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:m68hc11_reloc_map	file:
elf_reloc_val	bfd/elf32-m68hc12.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:m68hc11_reloc_map	file:
elf_reloc_val	bfd/elf32-msp430.c	/^  unsigned int elf_reloc_val;$/;"	m	struct:msp430_reloc_map	file:
elf_reloc_val	bfd/elf32-nds32.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:nds32_reloc_map_entry	file:
elf_reloc_val	bfd/elf32-pj.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:elf_reloc_map	file:
elf_reloc_val	bfd/elf32-s12z.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:s12z_reloc_map	file:
elf_reloc_val	bfd/elf32-score.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:score_reloc_map	file:
elf_reloc_val	bfd/elf32-score7.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:score_reloc_map	file:
elf_reloc_val	bfd/elf32-sh.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:elf_reloc_map	file:
elf_reloc_val	bfd/elf32-tic6x.c	/^  enum elf_tic6x_reloc_type elf_reloc_val;$/;"	m	struct:__anon1005	typeref:enum:__anon1005::elf_tic6x_reloc_type	file:
elf_reloc_val	bfd/elf32-v850.c	/^  unsigned int elf_reloc_val;$/;"	m	struct:v850_elf_reloc_map	file:
elf_reloc_val	bfd/elf32-xgate.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:xgate_reloc_map	file:
elf_reloc_val	bfd/elf64-alpha.c	/^  int elf_reloc_val;$/;"	m	struct:elf_reloc_map	file:
elf_reloc_val	bfd/elf64-mmix.c	/^    enum elf_mmix_reloc_type elf_reloc_val;$/;"	m	struct:mmix_reloc_map	typeref:enum:mmix_reloc_map::elf_mmix_reloc_type	file:
elf_reloc_val	bfd/elf64-x86-64.c	/^  unsigned char elf_reloc_val;$/;"	m	struct:elf_reloc_map	file:
elf_renumber_gnu_hash_syms	bfd/elflink.c	/^elf_renumber_gnu_hash_syms (struct elf_link_hash_entry *h, void *data)$/;"	f	file:
elf_s12z_howto_table	bfd/elf32-s12z.c	/^static reloc_howto_type elf_s12z_howto_table[] =$/;"	v	file:
elf_s390_additional_program_headers	bfd/elf64-s390.c	/^elf_s390_additional_program_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_adjust_dynamic_symbol	bfd/elf32-s390.c	/^elf_s390_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_s390_adjust_dynamic_symbol	bfd/elf64-s390.c	/^elf_s390_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_s390_adjust_gotplt	bfd/elf32-s390.c	/^elf_s390_adjust_gotplt (struct elf_s390_link_hash_entry *h)$/;"	f	file:
elf_s390_adjust_gotplt	bfd/elf64-s390.c	/^elf_s390_adjust_gotplt (struct elf_s390_link_hash_entry *h)$/;"	f	file:
elf_s390_allocate_local_syminfo	bfd/elf-s390-common.c	/^elf_s390_allocate_local_syminfo (bfd *abfd, Elf_Internal_Shdr *symtab_hdr)$/;"	f	file:
elf_s390_check_relocs	bfd/elf32-s390.c	/^elf_s390_check_relocs (bfd *abfd,$/;"	f	file:
elf_s390_check_relocs	bfd/elf64-s390.c	/^elf_s390_check_relocs (bfd *abfd,$/;"	f	file:
elf_s390_copy_indirect_symbol	bfd/elf32-s390.c	/^elf_s390_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_s390_copy_indirect_symbol	bfd/elf64-s390.c	/^elf_s390_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_s390_elf_sort_relocs_p	bfd/elf-s390-common.c	/^elf_s390_elf_sort_relocs_p (asection *sec)$/;"	f	file:
elf_s390_finish_dynamic_sections	bfd/elf32-s390.c	/^elf_s390_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_s390_finish_dynamic_sections	bfd/elf64-s390.c	/^elf_s390_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_s390_finish_dynamic_symbol	bfd/elf32-s390.c	/^elf_s390_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_s390_finish_dynamic_symbol	bfd/elf64-s390.c	/^elf_s390_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_s390_finish_ifunc_symbol	bfd/elf32-s390.c	/^elf_s390_finish_ifunc_symbol (bfd *output_bfd,$/;"	f	file:
elf_s390_finish_ifunc_symbol	bfd/elf64-s390.c	/^elf_s390_finish_ifunc_symbol (bfd *output_bfd,$/;"	f	file:
elf_s390_gc_mark_hook	bfd/elf32-s390.c	/^elf_s390_gc_mark_hook (asection *sec,$/;"	f	file:
elf_s390_gc_mark_hook	bfd/elf64-s390.c	/^elf_s390_gc_mark_hook (asection *sec,$/;"	f	file:
elf_s390_grok_prstatus	bfd/elf32-s390.c	/^elf_s390_grok_prstatus (bfd * abfd, Elf_Internal_Note * note)$/;"	f	file:
elf_s390_grok_prstatus	bfd/elf64-s390.c	/^elf_s390_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_s390_grok_psinfo	bfd/elf32-s390.c	/^elf_s390_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_s390_grok_psinfo	bfd/elf64-s390.c	/^elf_s390_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_s390_hash_entry	bfd/elf32-s390.c	679;"	d	file:
elf_s390_hash_entry	bfd/elf64-s390.c	596;"	d	file:
elf_s390_hash_table	bfd/elf32-s390.c	759;"	d	file:
elf_s390_hash_table	bfd/elf64-s390.c	678;"	d	file:
elf_s390_info_to_howto	bfd/elf32-s390.c	/^elf_s390_info_to_howto (bfd *abfd,$/;"	f	file:
elf_s390_info_to_howto	bfd/elf64-s390.c	/^elf_s390_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_is_local_label_name	bfd/elf32-s390.c	/^elf_s390_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
elf_s390_is_local_label_name	bfd/elf64-s390.c	/^elf_s390_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
elf_s390_link_hash_entry	bfd/elf32-s390.c	/^struct elf_s390_link_hash_entry$/;"	s	file:
elf_s390_link_hash_entry	bfd/elf64-s390.c	/^struct elf_s390_link_hash_entry$/;"	s	file:
elf_s390_link_hash_table	bfd/elf32-s390.c	/^struct elf_s390_link_hash_table$/;"	s	file:
elf_s390_link_hash_table	bfd/elf64-s390.c	/^struct elf_s390_link_hash_table$/;"	s	file:
elf_s390_link_hash_table_create	bfd/elf32-s390.c	/^elf_s390_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_s390_link_hash_table_create	bfd/elf64-s390.c	/^elf_s390_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_s390_local_got_tls_type	bfd/elf32-s390.c	716;"	d	file:
elf_s390_local_got_tls_type	bfd/elf64-s390.c	633;"	d	file:
elf_s390_local_plt	bfd/elf32-s390.c	713;"	d	file:
elf_s390_local_plt	bfd/elf64-s390.c	630;"	d	file:
elf_s390_merge_obj_attributes	bfd/elf-s390-common.c	/^elf_s390_merge_obj_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf_s390_mkobject	bfd/elf32-s390.c	/^elf_s390_mkobject (bfd *abfd)$/;"	f	file:
elf_s390_mkobject	bfd/elf64-s390.c	/^elf_s390_mkobject (bfd *abfd)$/;"	f	file:
elf_s390_modify_segment_map	bfd/elf64-s390.c	/^elf_s390_modify_segment_map (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
elf_s390_obj_tdata	bfd/elf32-s390.c	/^struct elf_s390_obj_tdata$/;"	s	file:
elf_s390_obj_tdata	bfd/elf64-s390.c	/^struct elf_s390_obj_tdata$/;"	s	file:
elf_s390_object_p	bfd/elf32-s390.c	/^elf_s390_object_p (bfd *abfd)$/;"	f	file:
elf_s390_object_p	bfd/elf64-s390.c	/^elf_s390_object_p (bfd *abfd)$/;"	f	file:
elf_s390_plt_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_first_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_first_entry[PLT_FIRST_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_pic12_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_pic12_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_pic16_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_pic16_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_pic_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_pic_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_pic_first_entry	bfd/elf32-s390.c	/^static const bfd_byte elf_s390_plt_pic_first_entry[PLT_FIRST_ENTRY_SIZE] =$/;"	v	file:
elf_s390_plt_sym_val	bfd/elf32-s390.c	/^elf_s390_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf_s390_plt_sym_val	bfd/elf64-s390.c	/^elf_s390_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf_s390_reloc_name_lookup	bfd/elf32-s390.c	/^elf_s390_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_reloc_name_lookup	bfd/elf64-s390.c	/^elf_s390_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_reloc_type_class	bfd/elf32-s390.c	/^elf_s390_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_reloc_type_class	bfd/elf64-s390.c	/^elf_s390_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_reloc_type_lookup	bfd/elf32-s390.c	/^elf_s390_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_reloc_type_lookup	bfd/elf64-s390.c	/^elf_s390_reloc_type_lookup (bfd *abfd,$/;"	f	file:
elf_s390_relocate_section	bfd/elf32-s390.c	/^elf_s390_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_s390_relocate_section	bfd/elf64-s390.c	/^elf_s390_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_s390_size_dynamic_sections	bfd/elf32-s390.c	/^elf_s390_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_size_dynamic_sections	bfd/elf64-s390.c	/^elf_s390_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_s390_tdata	bfd/elf32-s390.c	710;"	d	file:
elf_s390_tdata	bfd/elf64-s390.c	627;"	d	file:
elf_s390_tls_transition	bfd/elf32-s390.c	/^elf_s390_tls_transition (struct bfd_link_info *info,$/;"	f	file:
elf_s390_tls_transition	bfd/elf64-s390.c	/^elf_s390_tls_transition (struct bfd_link_info *info,$/;"	f	file:
elf_s390_write_core_note	bfd/elf32-s390.c	/^elf_s390_write_core_note (bfd *abfd, char *buf, int *bufsiz,$/;"	f	file:
elf_s390_write_core_note	bfd/elf64-s390.c	/^elf_s390_write_core_note (bfd *abfd, char *buf, int *bufsiz,$/;"	f	file:
elf_s390x_first_plt_entry	bfd/elf64-s390.c	/^static const bfd_byte elf_s390x_first_plt_entry[PLT_FIRST_ENTRY_SIZE] =$/;"	v	file:
elf_s390x_plt_entry	bfd/elf64-s390.c	/^static const bfd_byte elf_s390x_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sec_group	bfd/elf-bfd.h	1683;"	d
elf_sect_ptr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr **elf_sect_ptr;$/;"	m	struct:elf_obj_tdata
elf_section_data	bfd/elf-bfd.h	1674;"	d
elf_section_eh_frame_entry	bfd/elf-bfd.h	1684;"	d
elf_section_flags	bfd/elf-bfd.h	1677;"	d
elf_section_ignore_discarded_relocs	bfd/elflink.c	/^elf_section_ignore_discarded_relocs (asection *sec)$/;"	f	file:
elf_section_info	bfd/elf-bfd.h	1678;"	d
elf_section_list	bfd/elf-bfd.h	/^typedef struct elf_section_list$/;"	s
elf_section_list	bfd/elf-bfd.h	/^} elf_section_list;$/;"	t	typeref:struct:elf_section_list
elf_section_syms	bfd/elf-bfd.h	1985;"	d
elf_section_type	bfd/elf-bfd.h	1676;"	d
elf_sections	gdb/dwarf2read.c	/^  asection **elf_sections = nullptr;$/;"	m	struct:dwp_file	file:
elf_seg_map	bfd/elf-bfd.h	1968;"	d
elf_segment_map	include/elf/internal.h	/^struct elf_segment_map$/;"	s
elf_set_arch_mach	bfd/elfcode.h	116;"	d
elf_set_section_contents	bfd/elfcode.h	119;"	d
elf_sh_link_hash_entry	bfd/elf32-sh.c	/^struct elf_sh_link_hash_entry$/;"	s	file:
elf_sh_link_hash_table	bfd/elf32-sh.c	/^struct elf_sh_link_hash_table$/;"	s	file:
elf_sh_pic_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_pic_plt_entry_be[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_pic_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_pic_plt_entry_le[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_plt0_entry_be	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_plt0_entry_be[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_plt0_entry_le	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_plt0_entry_le[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_plt_entry_be[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte elf_sh_plt_entry_le[ELF_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_sh_plt_info	bfd/elf32-sh.c	/^struct elf_sh_plt_info$/;"	s	file:
elf_sh_plts	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info elf_sh_plts[2][2] = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
elf_shstrtab	bfd/elf-bfd.h	1973;"	d
elf_shstrtab_sec	bfd/elf-bfd.h	1977;"	d
elf_size_info	bfd/elf-bfd.h	/^struct elf_size_info {$/;"	s
elf_sizeof_headers	bfd/elfcode.h	118;"	d
elf_slurp_reloc_table	bfd/elfcode.h	/^elf_slurp_reloc_table (bfd *abfd,$/;"	f
elf_slurp_reloc_table	bfd/elfcode.h	127;"	d
elf_slurp_reloc_table_from_section	bfd/elfcode.h	/^elf_slurp_reloc_table_from_section (bfd *abfd,$/;"	f
elf_slurp_symbol_table	bfd/elfcode.h	/^elf_slurp_symbol_table (bfd *abfd, asymbol **symptrs, bfd_boolean dynamic)$/;"	f
elf_slurp_symbol_table	bfd/elfcode.h	107;"	d
elf_sort_elf_symbol	bfd/elflink.c	/^elf_sort_elf_symbol (const void *arg1, const void *arg2)$/;"	f	file:
elf_sort_sections	bfd/elf.c	/^elf_sort_sections (const void *arg1, const void *arg2)$/;"	f	file:
elf_sort_symbol	bfd/elflink.c	/^elf_sort_symbol (const void *arg1, const void *arg2)$/;"	f	file:
elf_sparc_get_local_sym_hash	bfd/elfxx-sparc.c	/^elf_sparc_get_local_sym_hash (struct _bfd_sparc_elf_link_hash_table *htab,$/;"	f	file:
elf_sparc_local_htab_eq	bfd/elfxx-sparc.c	/^elf_sparc_local_htab_eq (const void *ptr1, const void *ptr2)$/;"	f	file:
elf_sparc_local_htab_hash	bfd/elfxx-sparc.c	/^elf_sparc_local_htab_hash (const void *ptr)$/;"	f	file:
elf_st_type	gdb/testsuite/gdb.base/sym-file-loader.c	/^elf_st_type (uint8_t st_info)$/;"	f
elf_stack_flags	bfd/elf-bfd.h	1972;"	d
elf_strtab_flags	bfd/elf-bfd.h	/^  unsigned long elf_strtab_flags;$/;"	m	struct:elf_backend_data
elf_strtab_hash	bfd/elf-strtab.c	/^struct elf_strtab_hash$/;"	s	file:
elf_strtab_hash_entry	bfd/elf-strtab.c	/^struct elf_strtab_hash_entry$/;"	s	file:
elf_strtab_hash_newfunc	bfd/elf-strtab.c	/^elf_strtab_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_strtab_sec	bfd/elf-bfd.h	1976;"	d
elf_stt_common	include/bfdlink.h	/^  ENUM_BITFIELD (bfd_link_elf_stt_common) elf_stt_common : 2;$/;"	m	struct:bfd_link_info
elf_stt_common	include/bfdlink.h	/^  elf_stt_common,$/;"	e	enum:bfd_link_elf_stt_common
elf_swap_dyn_in	bfd/elfcode.h	/^elf_swap_dyn_in (bfd *abfd,$/;"	f
elf_swap_dyn_in	bfd/elfcode.h	103;"	d
elf_swap_dyn_out	bfd/elfcode.h	/^elf_swap_dyn_out (bfd *abfd,$/;"	f
elf_swap_dyn_out	bfd/elfcode.h	104;"	d
elf_swap_ehdr_in	bfd/elfcode.h	/^elf_swap_ehdr_in (bfd *abfd,$/;"	f
elf_swap_ehdr_out	bfd/elfcode.h	/^elf_swap_ehdr_out (bfd *abfd,$/;"	f
elf_swap_phdr_in	bfd/elfcode.h	/^elf_swap_phdr_in (bfd *abfd,$/;"	f
elf_swap_phdr_in	bfd/elfcode.h	101;"	d
elf_swap_phdr_out	bfd/elfcode.h	/^elf_swap_phdr_out (bfd *abfd,$/;"	f
elf_swap_phdr_out	bfd/elfcode.h	102;"	d
elf_swap_reloc_in	bfd/elfcode.h	/^elf_swap_reloc_in (bfd *abfd,$/;"	f
elf_swap_reloc_in	bfd/elfcode.h	95;"	d
elf_swap_reloc_out	bfd/elfcode.h	/^elf_swap_reloc_out (bfd *abfd,$/;"	f
elf_swap_reloc_out	bfd/elfcode.h	97;"	d
elf_swap_reloca_in	bfd/elfcode.h	/^elf_swap_reloca_in (bfd *abfd,$/;"	f
elf_swap_reloca_in	bfd/elfcode.h	96;"	d
elf_swap_reloca_out	bfd/elfcode.h	/^elf_swap_reloca_out (bfd *abfd,$/;"	f
elf_swap_reloca_out	bfd/elfcode.h	98;"	d
elf_swap_shdr_in	bfd/elfcode.h	/^elf_swap_shdr_in (bfd *abfd,$/;"	f
elf_swap_shdr_out	bfd/elfcode.h	/^elf_swap_shdr_out (bfd *abfd,$/;"	f
elf_swap_symbol_in	bfd/elfcode.h	/^elf_swap_symbol_in (bfd *abfd,$/;"	f
elf_swap_symbol_in	bfd/elfcode.h	99;"	d
elf_swap_symbol_out	bfd/elfcode.h	/^elf_swap_symbol_out (bfd *abfd,$/;"	f
elf_swap_symbol_out	bfd/elfcode.h	100;"	d
elf_sym_fns	gdb/elfread.c	/^static const struct sym_fns elf_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
elf_sym_fns_debug_names	gdb/elfread.c	/^const struct sym_fns elf_sym_fns_debug_names =$/;"	v	typeref:struct:sym_fns
elf_sym_fns_gdb_index	gdb/elfread.c	/^const struct sym_fns elf_sym_fns_gdb_index =$/;"	v	typeref:struct:sym_fns
elf_sym_fns_lazy_psyms	gdb/elfread.c	/^const struct sym_fns elf_sym_fns_lazy_psyms =$/;"	v	typeref:struct:sym_fns
elf_sym_hashes	bfd/elf-bfd.h	1991;"	d
elf_sym_name_compare	bfd/elflink.c	/^elf_sym_name_compare (const void *arg1, const void *arg2)$/;"	f	file:
elf_sym_strtab	bfd/elf-bfd.h	/^struct elf_sym_strtab$/;"	s
elf_symbol	bfd/elflink.c	/^struct elf_symbol$/;"	s	file:
elf_symbol_from	bfd/elf-bfd.h	749;"	d
elf_symbol_leading_char	bfd/elf-m10200.c	1396;"	d	file:
elf_symbol_leading_char	bfd/elf-m10300.c	5561;"	d	file:
elf_symbol_leading_char	bfd/elf32-am33lin.c	26;"	d	file:
elf_symbol_leading_char	bfd/elf32-bfin.c	5429;"	d	file:
elf_symbol_leading_char	bfd/elf32-cr16.c	2894;"	d	file:
elf_symbol_leading_char	bfd/elf32-cr16c.c	949;"	d	file:
elf_symbol_leading_char	bfd/elf32-cris.c	4106;"	d	file:
elf_symbol_leading_char	bfd/elf32-cris.c	4174;"	d	file:
elf_symbol_leading_char	bfd/elf32-cris.c	4178;"	d	file:
elf_symbol_leading_char	bfd/elf32-crx.c	1318;"	d	file:
elf_symbol_leading_char	bfd/elf32-epiphany.c	610;"	d	file:
elf_symbol_leading_char	bfd/elf32-h8300.c	1745;"	d	file:
elf_symbol_leading_char	bfd/elf32-h8300.c	1753;"	d	file:
elf_symbol_leading_char	bfd/elf32-ip2k.c	1525;"	d	file:
elf_symbol_leading_char	bfd/elf32-m32c.c	2138;"	d	file:
elf_symbol_leading_char	bfd/elf32-metag.c	4132;"	d	file:
elf_symbol_leading_char	bfd/elf32-rl78.c	2584;"	d	file:
elf_symbol_leading_char	bfd/elf32-rx.c	4027;"	d	file:
elf_symbol_leading_char	bfd/elf32-sh.c	6643;"	d	file:
elf_symbol_leading_char	bfd/elf32-sh.c	6715;"	d	file:
elf_symbol_leading_char	bfd/elf32-sh.c	6716;"	d	file:
elf_symbol_leading_char	bfd/elf32-sh.c	6776;"	d	file:
elf_symbol_leading_char	bfd/elf32-sh.c	6777;"	d	file:
elf_symbol_leading_char	bfd/elf32-v850.c	4178;"	d	file:
elf_symbol_leading_char	bfd/elfxx-target.h	342;"	d
elf_symbol_type	bfd/elf-bfd.h	/^} elf_symbol_type;$/;"	t	typeref:struct:__anon1031
elf_symbol_version	bfd/elf-bfd.h	/^enum elf_symbol_version$/;"	g
elf_symbuf_head	bfd/elflink.c	/^struct elf_symbuf_head$/;"	s	file:
elf_symbuf_symbol	bfd/elflink.c	/^struct elf_symbuf_symbol$/;"	s	file:
elf_symfile_finish	gdb/elfread.c	/^elf_symfile_finish (struct objfile *objfile)$/;"	f	file:
elf_symfile_init	gdb/elfread.c	/^elf_symfile_init (struct objfile *objfile)$/;"	f	file:
elf_symfile_read	gdb/elfread.c	/^elf_symfile_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
elf_symfile_segments	gdb/elfread.c	/^elf_symfile_segments (bfd *abfd)$/;"	f	file:
elf_symtab_hdr	bfd/elf-bfd.h	1978;"	d
elf_symtab_read	gdb/elfread.c	/^elf_symtab_read (minimal_symbol_reader &reader,$/;"	f	file:
elf_symtab_shndx_list	bfd/elf-bfd.h	1975;"	d
elf_target_id	bfd/elf-bfd.h	/^enum elf_target_id$/;"	g
elf_tdata	bfd/elf-bfd.h	1961;"	d
elf_text_section	bfd/elfxx-mips.c	/^  asection *elf_text_section;$/;"	m	struct:mips_elf_obj_tdata	file:
elf_text_symbol	bfd/elfxx-mips.c	/^  asymbol *elf_text_symbol;$/;"	m	struct:mips_elf_obj_tdata	file:
elf_type_functions	libiberty/simple-object-elf.c	/^struct elf_type_functions$/;"	s	file:
elf_val	bfd/elf32-m68k.c	/^  int elf_val;$/;"	m	struct:__anon1112	file:
elf_val	bfd/elf32-mips.c	/^  enum elf_mips_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_mips_reloc_type	file:
elf_val	bfd/elf32-nios2.c	/^  enum elf_nios2_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_nios2_reloc_type	file:
elf_val	bfd/elf32-pru.c	/^  enum elf_pru_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_pru_reloc_type	file:
elf_val	bfd/elf32-vax.c	/^  int elf_val;$/;"	m	struct:__anon1090	file:
elf_val	bfd/elf64-mips.c	/^  enum elf_mips_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_mips_reloc_type	file:
elf_val	bfd/elfn32-mips.c	/^  enum elf_mips_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_mips_reloc_type	file:
elf_val	bfd/elfxx-loongarch.c	/^  enum elf_loongarch_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_loongarch_reloc_type	file:
elf_val	bfd/elfxx-riscv.c	/^  enum elf_riscv_reloc_type elf_val;$/;"	m	struct:elf_reloc_map	typeref:enum:elf_reloc_map::elf_riscv_reloc_type	file:
elf_vax_adjust_dynamic_symbol	bfd/elf32-vax.c	/^elf_vax_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_vax_always_size_sections	bfd/elf32-vax.c	/^elf_vax_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_vax_check_relocs	bfd/elf32-vax.c	/^elf_vax_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,$/;"	f	file:
elf_vax_discard_copies	bfd/elf32-vax.c	/^elf_vax_discard_copies (struct elf_vax_link_hash_entry *h,$/;"	f	file:
elf_vax_discard_got_entries	bfd/elf32-vax.c	/^elf_vax_discard_got_entries (struct elf_link_hash_entry *h,$/;"	f	file:
elf_vax_finish_dynamic_sections	bfd/elf32-vax.c	/^elf_vax_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf_vax_finish_dynamic_symbol	bfd/elf32-vax.c	/^elf_vax_finish_dynamic_symbol (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
elf_vax_gc_mark_hook	bfd/elf32-vax.c	/^elf_vax_gc_mark_hook (asection *sec,$/;"	f	file:
elf_vax_instantiate_got_entries	bfd/elf32-vax.c	/^elf_vax_instantiate_got_entries (struct elf_link_hash_entry *h, void * infoptr)$/;"	f	file:
elf_vax_link_hash_entry	bfd/elf32-vax.c	/^struct elf_vax_link_hash_entry$/;"	s	file:
elf_vax_link_hash_newfunc	bfd/elf32-vax.c	/^elf_vax_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_vax_link_hash_table_create	bfd/elf32-vax.c	/^elf_vax_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_vax_link_hash_traverse	bfd/elf32-vax.c	430;"	d	file:
elf_vax_pcrel_relocs_copied	bfd/elf32-vax.c	/^struct elf_vax_pcrel_relocs_copied$/;"	s	file:
elf_vax_plt0_entry	bfd/elf32-vax.c	/^static const bfd_byte elf_vax_plt0_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_vax_plt_entry	bfd/elf32-vax.c	/^static const bfd_byte elf_vax_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
elf_vax_plt_sym_val	bfd/elf32-vax.c	/^elf_vax_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
elf_vax_reloc_type_class	bfd/elf32-vax.c	/^elf_vax_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_vax_relocate_section	bfd/elf32-vax.c	/^elf_vax_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_vax_size_dynamic_sections	bfd/elf32-vax.c	/^elf_vax_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
elf_vxworks_add_dynamic_entries	bfd/elf-vxworks.c	/^elf_vxworks_add_dynamic_entries (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
elf_vxworks_add_symbol_hook	bfd/elf-vxworks.c	/^elf_vxworks_add_symbol_hook (bfd *abfd,$/;"	f
elf_vxworks_create_dynamic_sections	bfd/elf-vxworks.c	/^elf_vxworks_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info,$/;"	f
elf_vxworks_emit_relocs	bfd/elf-vxworks.c	/^elf_vxworks_emit_relocs (bfd *output_bfd,$/;"	f
elf_vxworks_final_write_processing	bfd/elf-vxworks.c	/^elf_vxworks_final_write_processing (bfd *abfd,$/;"	f
elf_vxworks_finish_dynamic_entry	bfd/elf-vxworks.c	/^elf_vxworks_finish_dynamic_entry (bfd *output_bfd, Elf_Internal_Dyn *dyn)$/;"	f
elf_vxworks_gott_symbol_p	bfd/elf-vxworks.c	/^elf_vxworks_gott_symbol_p (bfd *abfd, const char *name)$/;"	f	file:
elf_vxworks_link_output_symbol_hook	bfd/elf-vxworks.c	/^elf_vxworks_link_output_symbol_hook (struct bfd_link_info *info$/;"	f
elf_write_out_phdrs	bfd/elfcode.h	/^elf_write_out_phdrs (bfd *abfd,$/;"	f
elf_write_out_phdrs	bfd/elfcode.h	124;"	d
elf_write_relocs	bfd/elfcode.h	/^elf_write_relocs (bfd *abfd, asection *sec, void *data)$/;"	f
elf_write_relocs	bfd/elfcode.h	126;"	d
elf_write_shdrs_and_ehdr	bfd/elfcode.h	/^elf_write_shdrs_and_ehdr (bfd *abfd)$/;"	f
elf_write_shdrs_and_ehdr	bfd/elfcode.h	123;"	d
elf_x32_eh_frame_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x32_eh_frame_lazy_ibt_plt[] =$/;"	v	file:
elf_x32_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x32_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x32_lazy_ibt_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x32_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x32_non_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_non_lazy_plt_layout elf_x32_non_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_x32_non_lazy_ibt_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x32_non_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_add_symbol_hook	bfd/elf64-x86-64.c	/^elf_x86_64_add_symbol_hook (bfd *abfd,$/;"	f	file:
elf_x86_64_additional_program_headers	bfd/elf64-x86-64.c	/^elf_x86_64_additional_program_headers (bfd *abfd,$/;"	f	file:
elf_x86_64_arch_bed	bfd/elf64-x86-64.c	/^static const struct elf_x86_backend_data elf_x86_64_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_x86_64_check_relocs	bfd/elf64-x86-64.c	/^elf_x86_64_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
elf_x86_64_check_tls_transition	bfd/elf64-x86-64.c	/^elf_x86_64_check_tls_transition (bfd *abfd,$/;"	f	file:
elf_x86_64_common_definition	bfd/elf64-x86-64.c	/^elf_x86_64_common_definition (Elf_Internal_Sym *sym)$/;"	f	file:
elf_x86_64_common_section	bfd/elf64-x86-64.c	/^elf_x86_64_common_section (asection *sec)$/;"	f	file:
elf_x86_64_common_section_index	bfd/elf64-x86-64.c	/^elf_x86_64_common_section_index (asection *sec)$/;"	f	file:
elf_x86_64_convert_load_reloc	bfd/elf64-x86-64.c	/^elf_x86_64_convert_load_reloc (bfd *abfd,$/;"	f	file:
elf_x86_64_eh_frame_lazy_bnd_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_eh_frame_lazy_bnd_plt[] =$/;"	v	file:
elf_x86_64_eh_frame_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_eh_frame_lazy_ibt_plt[] =$/;"	v	file:
elf_x86_64_eh_frame_lazy_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_eh_frame_lazy_plt[] =$/;"	v	file:
elf_x86_64_eh_frame_non_lazy_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_eh_frame_non_lazy_plt[] =$/;"	v	file:
elf_x86_64_elf_section_from_bfd_section	bfd/elf64-x86-64.c	/^elf_x86_64_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_x86_64_finish_dynamic_sections	bfd/elf64-x86-64.c	/^elf_x86_64_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_x86_64_finish_dynamic_symbol	bfd/elf64-x86-64.c	/^elf_x86_64_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
elf_x86_64_finish_local_dynamic_symbol	bfd/elf64-x86-64.c	/^elf_x86_64_finish_local_dynamic_symbol (void **slot, void *inf)$/;"	f	file:
elf_x86_64_get_plt_got_vma	bfd/elfxx-x86.c	/^elf_x86_64_get_plt_got_vma (struct elf_x86_plt *plt_p,$/;"	f	file:
elf_x86_64_get_synthetic_symtab	bfd/elf64-x86-64.c	/^elf_x86_64_get_synthetic_symtab (bfd *abfd,$/;"	f	file:
elf_x86_64_grok_prstatus	bfd/elf64-x86-64.c	/^elf_x86_64_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_x86_64_grok_psinfo	bfd/elf64-x86-64.c	/^elf_x86_64_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_x86_64_info_to_howto	bfd/elf64-x86-64.c	/^elf_x86_64_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
elf_x86_64_is_reloc_section	bfd/elfxx-x86.c	/^elf_x86_64_is_reloc_section (const char *secname)$/;"	f	file:
elf_x86_64_lazy_bnd_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x86_64_lazy_bnd_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x86_64_lazy_bnd_plt0_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_lazy_bnd_plt0_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_lazy_bnd_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_lazy_bnd_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x86_64_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x86_64_lazy_ibt_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_lazy_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x86_64_lazy_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x86_64_lazy_plt0_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_lazy_plt0_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_lazy_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_lazy_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_link_setup_gnu_properties	bfd/elf64-x86-64.c	/^elf_x86_64_link_setup_gnu_properties (struct bfd_link_info *info)$/;"	f	file:
elf_x86_64_merge_symbol	bfd/elf64-x86-64.c	/^elf_x86_64_merge_symbol (struct elf_link_hash_entry *h,$/;"	f	file:
elf_x86_64_nacl_arch_bed	bfd/elf64-x86-64.c	/^static const struct elf_x86_backend_data elf_x86_64_nacl_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_x86_64_nacl_eh_frame_plt	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_nacl_eh_frame_plt[] =$/;"	v	file:
elf_x86_64_nacl_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x86_64_nacl_plt =$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x86_64_nacl_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_lazy_plt_layout elf_x86_64_nacl_plt;$/;"	v	typeref:struct:elf_x86_lazy_plt_layout	file:
elf_x86_64_nacl_plt0_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_nacl_plt0_entry[NACL_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_nacl_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_nacl_plt_entry[NACL_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_need_pic	bfd/elf64-x86-64.c	/^elf_x86_64_need_pic (struct bfd_link_info *info,$/;"	f	file:
elf_x86_64_non_lazy_bnd_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_non_lazy_plt_layout elf_x86_64_non_lazy_bnd_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_x86_64_non_lazy_bnd_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_non_lazy_bnd_plt_entry[NON_LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_non_lazy_ibt_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_non_lazy_plt_layout elf_x86_64_non_lazy_ibt_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_x86_64_non_lazy_ibt_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_non_lazy_ibt_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_non_lazy_plt	bfd/elf64-x86-64.c	/^static const struct elf_x86_non_lazy_plt_layout elf_x86_64_non_lazy_plt =$/;"	v	typeref:struct:elf_x86_non_lazy_plt_layout	file:
elf_x86_64_non_lazy_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_non_lazy_plt_entry[NON_LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_output_arch_local_syms	bfd/elf64-x86-64.c	/^elf_x86_64_output_arch_local_syms$/;"	f	file:
elf_x86_64_pie_finish_undefweak_symbol	bfd/elf64-x86-64.c	/^elf_x86_64_pie_finish_undefweak_symbol (struct bfd_hash_entry *bh,$/;"	f	file:
elf_x86_64_reloc_name_lookup	bfd/elf64-x86-64.c	/^elf_x86_64_reloc_name_lookup (bfd *abfd,$/;"	f	file:
elf_x86_64_reloc_type_class	bfd/elf64-x86-64.c	/^elf_x86_64_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
elf_x86_64_reloc_type_lookup	bfd/elf64-x86-64.c	/^elf_x86_64_reloc_type_lookup (bfd *abfd,$/;"	f	file:
elf_x86_64_relocate_section	bfd/elf64-x86-64.c	/^elf_x86_64_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_x86_64_relocs_compatible	bfd/elf64-x86-64.c	/^elf_x86_64_relocs_compatible (const bfd_target *input,$/;"	f	file:
elf_x86_64_rtype_to_howto	bfd/elf64-x86-64.c	/^elf_x86_64_rtype_to_howto (bfd *abfd, unsigned r_type)$/;"	f	file:
elf_x86_64_section_from_shdr	bfd/elf64-x86-64.c	/^elf_x86_64_section_from_shdr (bfd *abfd, Elf_Internal_Shdr *hdr,$/;"	f	file:
elf_x86_64_solaris_arch_bed	bfd/elf64-x86-64.c	/^static const struct elf_x86_backend_data elf_x86_64_solaris_arch_bed =$/;"	v	typeref:struct:elf_x86_backend_data	file:
elf_x86_64_special_sections	bfd/elf64-x86-64.c	/^elf_x86_64_special_sections[]=$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf_x86_64_symbol_processing	bfd/elf64-x86-64.c	/^elf_x86_64_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_x86_64_tls_transition	bfd/elf64-x86-64.c	/^elf_x86_64_tls_transition (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
elf_x86_64_tlsdesc_plt_entry	bfd/elf64-x86-64.c	/^static const bfd_byte elf_x86_64_tlsdesc_plt_entry[LAZY_PLT_ENTRY_SIZE] =$/;"	v	file:
elf_x86_64_tpoff	bfd/elf64-x86-64.c	/^elf_x86_64_tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
elf_x86_64_valid_plt_reloc_p	bfd/elfxx-x86.c	/^elf_x86_64_valid_plt_reloc_p (unsigned int type)$/;"	f	file:
elf_x86_64_write_core_note	bfd/elf64-x86-64.c	/^elf_x86_64_write_core_note (bfd *abfd, char *buf, int *bufsiz,$/;"	f	file:
elf_x86_allocate_dynrelocs	bfd/elfxx-x86.c	/^elf_x86_allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
elf_x86_allocate_local_dynreloc	bfd/elfxx-x86.c	/^elf_x86_allocate_local_dynreloc (void **slot, void *inf)$/;"	f	file:
elf_x86_backend_data	bfd/elfxx-x86.h	/^struct elf_x86_backend_data$/;"	s
elf_x86_compute_jump_table_size	bfd/elfxx-x86.h	607;"	d
elf_x86_hash_entry	bfd/elfxx-x86.h	423;"	d
elf_x86_hash_table	bfd/elfxx-x86.h	43;"	d
elf_x86_hide_linker_defined	bfd/elfxx-x86.c	/^elf_x86_hide_linker_defined (struct bfd_link_info *info,$/;"	f	file:
elf_x86_init_table	bfd/elfxx-x86.h	/^struct elf_x86_init_table$/;"	s
elf_x86_lazy_plt_layout	bfd/elfxx-x86.h	/^struct elf_x86_lazy_plt_layout$/;"	s
elf_x86_link_hash_entry	bfd/elfxx-x86.h	/^struct elf_x86_link_hash_entry$/;"	s
elf_x86_link_hash_table	bfd/elfxx-x86.h	/^struct elf_x86_link_hash_table$/;"	s
elf_x86_link_hash_table_free	bfd/elfxx-x86.c	/^elf_x86_link_hash_table_free (bfd *obfd)$/;"	f	file:
elf_x86_linker_defined	bfd/elfxx-x86.c	/^elf_x86_linker_defined (struct bfd_link_info *info, const char *name)$/;"	f	file:
elf_x86_local_got_tls_type	bfd/elfxx-x86.h	601;"	d
elf_x86_local_tlsdesc_gotent	bfd/elfxx-x86.h	604;"	d
elf_x86_non_lazy_plt_layout	bfd/elfxx-x86.h	/^struct elf_x86_non_lazy_plt_layout$/;"	s
elf_x86_obj_tdata	bfd/elfxx-x86.h	/^struct elf_x86_obj_tdata$/;"	s
elf_x86_plt	bfd/elfxx-x86.h	/^struct elf_x86_plt$/;"	s
elf_x86_plt_layout	bfd/elfxx-x86.h	/^struct elf_x86_plt_layout$/;"	s
elf_x86_plt_type	bfd/elfxx-x86.h	/^enum elf_x86_plt_type$/;"	g
elf_x86_target_os	bfd/elfxx-x86.h	/^enum elf_x86_target_os$/;"	g
elf_x86_tdata	bfd/elfxx-x86.h	598;"	d
elf_xgate_howto_table	bfd/elf32-xgate.c	/^static reloc_howto_type elf_xgate_howto_table[] =$/;"	v	file:
elf_xtensa_action_discarded	bfd/elf32-xtensa.c	/^elf_xtensa_action_discarded (asection *sec)$/;"	f	file:
elf_xtensa_adjust_dynamic_symbol	bfd/elf32-xtensa.c	/^elf_xtensa_adjust_dynamic_symbol (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_allocate_dynrelocs	bfd/elf32-xtensa.c	/^elf_xtensa_allocate_dynrelocs (struct elf_link_hash_entry *h, void *arg)$/;"	f	file:
elf_xtensa_allocate_local_got_size	bfd/elf32-xtensa.c	/^elf_xtensa_allocate_local_got_size (struct bfd_link_info *info)$/;"	f	file:
elf_xtensa_always_size_sections	bfd/elf32-xtensa.c	/^elf_xtensa_always_size_sections (bfd *output_bfd,$/;"	f	file:
elf_xtensa_be_plt_entry	bfd/elf32-xtensa.c	/^static const bfd_byte elf_xtensa_be_plt_entry[][PLT_ENTRY_SIZE] =$/;"	v	file:
elf_xtensa_check_relocs	bfd/elf32-xtensa.c	/^elf_xtensa_check_relocs (bfd *abfd,$/;"	f	file:
elf_xtensa_combine_prop_entries	bfd/elf32-xtensa.c	/^elf_xtensa_combine_prop_entries (bfd *output_bfd,$/;"	f	file:
elf_xtensa_copy_indirect_symbol	bfd/elf32-xtensa.c	/^elf_xtensa_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_xtensa_create_dynamic_sections	bfd/elf32-xtensa.c	/^elf_xtensa_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
elf_xtensa_create_plt_entry	bfd/elf32-xtensa.c	/^elf_xtensa_create_plt_entry (struct bfd_link_info *info,$/;"	f	file:
elf_xtensa_discard_info	bfd/elf32-xtensa.c	/^elf_xtensa_discard_info (bfd *abfd,$/;"	f	file:
elf_xtensa_discard_info_for_section	bfd/elf32-xtensa.c	/^elf_xtensa_discard_info_for_section (bfd *abfd,$/;"	f	file:
elf_xtensa_do_asm_simplify	bfd/elf32-xtensa.c	/^elf_xtensa_do_asm_simplify (bfd_byte *contents,$/;"	f	file:
elf_xtensa_do_reloc	bfd/elf32-xtensa.c	/^elf_xtensa_do_reloc (reloc_howto_type *howto,$/;"	f	file:
elf_xtensa_dynamic_symbol_p	bfd/elf32-xtensa.c	/^elf_xtensa_dynamic_symbol_p (struct elf_link_hash_entry *h,$/;"	f	file:
elf_xtensa_final_write_processing	bfd/elf32-xtensa.c	/^elf_xtensa_final_write_processing (bfd *abfd,$/;"	f	file:
elf_xtensa_find_property_entry	bfd/elf32-xtensa.c	/^elf_xtensa_find_property_entry (property_table_entry *property_table,$/;"	f	file:
elf_xtensa_finish_dynamic_sections	bfd/elf32-xtensa.c	/^elf_xtensa_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
elf_xtensa_finish_dynamic_symbol	bfd/elf32-xtensa.c	/^elf_xtensa_finish_dynamic_symbol (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_gc_mark_hook	bfd/elf32-xtensa.c	/^elf_xtensa_gc_mark_hook (asection *sec,$/;"	f	file:
elf_xtensa_get_gotplt_section	bfd/elf32-xtensa.c	/^elf_xtensa_get_gotplt_section (struct bfd_link_info *info, int chunk)$/;"	f	file:
elf_xtensa_get_plt_section	bfd/elf32-xtensa.c	/^elf_xtensa_get_plt_section (struct bfd_link_info *info, int chunk)$/;"	f	file:
elf_xtensa_grok_prstatus	bfd/elf32-xtensa.c	/^elf_xtensa_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_xtensa_grok_psinfo	bfd/elf32-xtensa.c	/^elf_xtensa_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elf_xtensa_hash_entry	bfd/elf32-xtensa.c	588;"	d	file:
elf_xtensa_hash_table	bfd/elf32-xtensa.c	644;"	d	file:
elf_xtensa_hide_symbol	bfd/elf32-xtensa.c	/^elf_xtensa_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
elf_xtensa_ignore_discarded_relocs	bfd/elf32-xtensa.c	/^elf_xtensa_ignore_discarded_relocs (asection *sec)$/;"	f	file:
elf_xtensa_in_literal_pool	bfd/elf32-xtensa.c	/^elf_xtensa_in_literal_pool (property_table_entry *lit_table,$/;"	f	file:
elf_xtensa_info_to_howto_rela	bfd/elf32-xtensa.c	/^elf_xtensa_info_to_howto_rela (bfd *abfd,$/;"	f	file:
elf_xtensa_le_plt_entry	bfd/elf32-xtensa.c	/^static const bfd_byte elf_xtensa_le_plt_entry[][PLT_ENTRY_SIZE] =$/;"	v	file:
elf_xtensa_link_hash_entry	bfd/elf32-xtensa.c	/^struct elf_xtensa_link_hash_entry$/;"	s	file:
elf_xtensa_link_hash_newfunc	bfd/elf32-xtensa.c	/^elf_xtensa_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
elf_xtensa_link_hash_table	bfd/elf32-xtensa.c	/^struct elf_xtensa_link_hash_table$/;"	s	file:
elf_xtensa_link_hash_table_create	bfd/elf32-xtensa.c	/^elf_xtensa_link_hash_table_create (bfd *abfd)$/;"	f	file:
elf_xtensa_local_got_tls_type	bfd/elf32-xtensa.c	603;"	d	file:
elf_xtensa_local_tlsfunc_refcounts	bfd/elf32-xtensa.c	606;"	d	file:
elf_xtensa_make_sym_local	bfd/elf32-xtensa.c	/^elf_xtensa_make_sym_local (struct bfd_link_info *info,$/;"	f	file:
elf_xtensa_merge_private_bfd_data	bfd/elf32-xtensa.c	/^elf_xtensa_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
elf_xtensa_mkobject	bfd/elf32-xtensa.c	/^elf_xtensa_mkobject (bfd *abfd)$/;"	f	file:
elf_xtensa_new_section_hook	bfd/elf32-xtensa.c	/^elf_xtensa_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
elf_xtensa_obj_tdata	bfd/elf32-xtensa.c	/^struct elf_xtensa_obj_tdata$/;"	s	file:
elf_xtensa_object_p	bfd/elf32-xtensa.c	/^elf_xtensa_object_p (bfd *abfd)$/;"	f	file:
elf_xtensa_print_private_bfd_data	bfd/elf32-xtensa.c	/^elf_xtensa_print_private_bfd_data (bfd *abfd, void *farg)$/;"	f	file:
elf_xtensa_relax_section	bfd/elf32-xtensa.c	/^elf_xtensa_relax_section (bfd *abfd,$/;"	f	file:
elf_xtensa_reloc_name_lookup	bfd/elf32-xtensa.c	/^elf_xtensa_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_reloc_type_class	bfd/elf32-xtensa.c	/^elf_xtensa_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_reloc_type_lookup	bfd/elf32-xtensa.c	/^elf_xtensa_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_relocate_section	bfd/elf32-xtensa.c	/^elf_xtensa_relocate_section (bfd *output_bfd,$/;"	f	file:
elf_xtensa_section_data	bfd/elf32-xtensa.c	/^struct elf_xtensa_section_data$/;"	s	file:
elf_xtensa_set_private_flags	bfd/elf32-xtensa.c	/^elf_xtensa_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
elf_xtensa_size_dynamic_sections	bfd/elf32-xtensa.c	/^elf_xtensa_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
elf_xtensa_special_sections	bfd/elf32-xtensa.c	/^static const struct bfd_elf_special_section elf_xtensa_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
elf_xtensa_tdata	bfd/elf32-xtensa.c	600;"	d	file:
elfbuf	gdb/testsuite/gdb.arch/s390-multiarch.c	/^struct elfbuf$/;"	s	file:
elfbuf_handle_auxv	gdb/testsuite/gdb.arch/s390-multiarch.c	/^elfbuf_handle_auxv (struct elfbuf *elf, size_t offset, size_t len,$/;"	f	file:
elfbuf_handle_core_notes	gdb/testsuite/gdb.arch/s390-multiarch.c	/^elfbuf_handle_core_notes (struct elfbuf *elf, unsigned note_type,$/;"	f	file:
elfbuf_handle_note_segment	gdb/testsuite/gdb.arch/s390-multiarch.c	/^elfbuf_handle_note_segment (struct elfbuf *elf, size_t offset, size_t len,$/;"	f	file:
elfbuf_init_from_file	gdb/testsuite/gdb.arch/s390-multiarch.c	/^elfbuf_init_from_file (struct elfbuf *elf, const char *path)$/;"	f	file:
elfbuf_write_to_file	gdb/testsuite/gdb.arch/s390-multiarch.c	/^elfbuf_write_to_file (struct elfbuf *elf, const char *path)$/;"	f	file:
elfclass	bfd/elf-bfd.h	/^  unsigned char elfclass, ev_current;$/;"	m	struct:elf_size_info
elfcore_grok_aarch_hw_break	bfd/elf.c	/^elfcore_grok_aarch_hw_break (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_aarch_hw_watch	bfd/elf.c	/^elfcore_grok_aarch_hw_watch (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_aarch_tls	bfd/elf.c	/^elfcore_grok_aarch_tls (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_arm_vfp	bfd/elf.c	/^elfcore_grok_arm_vfp (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_freebsd_note	bfd/elf.c	/^elfcore_grok_freebsd_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_freebsd_prstatus	bfd/elf.c	/^elfcore_grok_freebsd_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_freebsd_psinfo	bfd/elf.c	/^elfcore_grok_freebsd_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_loongarch_cpucfg	bfd/elf.c	/^elfcore_grok_loongarch_cpucfg (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_loongarch_lasx	bfd/elf.c	/^elfcore_grok_loongarch_lasx (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_loongarch_lbt	bfd/elf.c	/^elfcore_grok_loongarch_lbt (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_loongarch_lsx	bfd/elf.c	/^elfcore_grok_loongarch_lsx (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_lwpstatus	bfd/elf.c	/^elfcore_grok_lwpstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_netbsd_note	bfd/elf.c	/^elfcore_grok_netbsd_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_netbsd_procinfo	bfd/elf.c	/^elfcore_grok_netbsd_procinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_note	bfd/elf.c	/^elfcore_grok_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_nto_note	bfd/elf.c	/^elfcore_grok_nto_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_nto_regs	bfd/elf.c	/^elfcore_grok_nto_regs (bfd *abfd,$/;"	f	file:
elfcore_grok_nto_status	bfd/elf.c	/^elfcore_grok_nto_status (bfd *abfd, Elf_Internal_Note *note, long *tid)$/;"	f	file:
elfcore_grok_openbsd_note	bfd/elf.c	/^elfcore_grok_openbsd_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_openbsd_procinfo	bfd/elf.c	/^elfcore_grok_openbsd_procinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_ppc_vmx	bfd/elf.c	/^elfcore_grok_ppc_vmx (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_ppc_vsx	bfd/elf.c	/^elfcore_grok_ppc_vsx (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_prfpreg	bfd/elf.c	/^elfcore_grok_prfpreg (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_prstatus	bfd/elf.c	/^elfcore_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_prxfpreg	bfd/elf.c	/^elfcore_grok_prxfpreg (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_psinfo	bfd/elf.c	/^elfcore_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_pstatus	bfd/elf.c	/^elfcore_grok_pstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_ctrs	bfd/elf.c	/^elfcore_grok_s390_ctrs (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_gs_bc	bfd/elf.c	/^elfcore_grok_s390_gs_bc (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_gs_cb	bfd/elf.c	/^elfcore_grok_s390_gs_cb (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_high_gprs	bfd/elf.c	/^elfcore_grok_s390_high_gprs (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_last_break	bfd/elf.c	/^elfcore_grok_s390_last_break (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_prefix	bfd/elf.c	/^elfcore_grok_s390_prefix (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_system_call	bfd/elf.c	/^elfcore_grok_s390_system_call (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_tdb	bfd/elf.c	/^elfcore_grok_s390_tdb (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_timer	bfd/elf.c	/^elfcore_grok_s390_timer (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_todcmp	bfd/elf.c	/^elfcore_grok_s390_todcmp (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_todpreg	bfd/elf.c	/^elfcore_grok_s390_todpreg (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_vxrs_high	bfd/elf.c	/^elfcore_grok_s390_vxrs_high (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_s390_vxrs_low	bfd/elf.c	/^elfcore_grok_s390_vxrs_low (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_spu_note	bfd/elf.c	/^elfcore_grok_spu_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_win32pstatus	bfd/elf.c	/^elfcore_grok_win32pstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_grok_xstatereg	bfd/elf.c	/^elfcore_grok_xstatereg (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfcore_make_note_pseudosection	bfd/elf.c	/^elfcore_make_note_pseudosection (bfd *abfd,$/;"	f	file:
elfcore_make_pid	bfd/elf.c	/^elfcore_make_pid (bfd *abfd)$/;"	f	file:
elfcore_maybe_make_sect	bfd/elf.c	/^elfcore_maybe_make_sect (bfd *abfd, char *name, asection *sect)$/;"	f	file:
elfcore_netbsd_get_lwpid	bfd/elf.c	/^elfcore_netbsd_get_lwpid (Elf_Internal_Note *note, int *lwpidp)$/;"	f	file:
elfcore_psinfo32_t	bfd/elf.c	/^typedef prpsinfo32_t elfcore_psinfo32_t;$/;"	t	file:
elfcore_psinfo32_t	bfd/elf.c	/^typedef psinfo32_t elfcore_psinfo32_t;$/;"	t	file:
elfcore_psinfo_t	bfd/elf.c	/^typedef prpsinfo_t   elfcore_psinfo_t;$/;"	t	file:
elfcore_psinfo_t	bfd/elf.c	/^typedef psinfo_t   elfcore_psinfo_t;$/;"	t	file:
elfcore_write_aarch_hw_break	bfd/elf.c	/^elfcore_write_aarch_hw_break (bfd *abfd,$/;"	f
elfcore_write_aarch_hw_watch	bfd/elf.c	/^elfcore_write_aarch_hw_watch (bfd *abfd,$/;"	f
elfcore_write_aarch_tls	bfd/elf.c	/^elfcore_write_aarch_tls (bfd *abfd,$/;"	f
elfcore_write_arm_vfp	bfd/elf.c	/^elfcore_write_arm_vfp (bfd *abfd,$/;"	f
elfcore_write_linux_prpsinfo32	bfd/elf.c	/^elfcore_write_linux_prpsinfo32$/;"	f
elfcore_write_linux_prpsinfo64	bfd/elf.c	/^elfcore_write_linux_prpsinfo64$/;"	f
elfcore_write_loongarch_cpucfg	bfd/elf.c	/^elfcore_write_loongarch_cpucfg (bfd *abfd,$/;"	f
elfcore_write_loongarch_lasx	bfd/elf.c	/^elfcore_write_loongarch_lasx (bfd *abfd,$/;"	f
elfcore_write_loongarch_lbt	bfd/elf.c	/^elfcore_write_loongarch_lbt (bfd *abfd,$/;"	f
elfcore_write_loongarch_lsx	bfd/elf.c	/^elfcore_write_loongarch_lsx (bfd *abfd,$/;"	f
elfcore_write_lwpstatus	bfd/elf.c	/^elfcore_write_lwpstatus (bfd *abfd,$/;"	f
elfcore_write_note	bfd/elf.c	/^elfcore_write_note (bfd *abfd,$/;"	f
elfcore_write_ppc_vmx	bfd/elf.c	/^elfcore_write_ppc_vmx (bfd *abfd,$/;"	f
elfcore_write_ppc_vsx	bfd/elf.c	/^elfcore_write_ppc_vsx (bfd *abfd,$/;"	f
elfcore_write_prfpreg	bfd/elf.c	/^elfcore_write_prfpreg (bfd *abfd,$/;"	f
elfcore_write_prpsinfo	bfd/elf.c	/^elfcore_write_prpsinfo (bfd  *abfd,$/;"	f
elfcore_write_prstatus	bfd/elf.c	/^elfcore_write_prstatus (bfd *abfd,$/;"	f
elfcore_write_prxfpreg	bfd/elf.c	/^elfcore_write_prxfpreg (bfd *abfd,$/;"	f
elfcore_write_pstatus	bfd/elf.c	/^elfcore_write_pstatus (bfd *abfd,$/;"	f
elfcore_write_register_note	bfd/elf.c	/^elfcore_write_register_note (bfd *abfd,$/;"	f
elfcore_write_s390_ctrs	bfd/elf.c	/^elfcore_write_s390_ctrs (bfd *abfd,$/;"	f
elfcore_write_s390_gs_bc	bfd/elf.c	/^elfcore_write_s390_gs_bc (bfd *abfd,$/;"	f
elfcore_write_s390_gs_cb	bfd/elf.c	/^elfcore_write_s390_gs_cb (bfd *abfd,$/;"	f
elfcore_write_s390_high_gprs	bfd/elf.c	/^elfcore_write_s390_high_gprs (bfd *abfd,$/;"	f	file:
elfcore_write_s390_last_break	bfd/elf.c	/^elfcore_write_s390_last_break (bfd *abfd,$/;"	f
elfcore_write_s390_prefix	bfd/elf.c	/^elfcore_write_s390_prefix (bfd *abfd,$/;"	f
elfcore_write_s390_system_call	bfd/elf.c	/^elfcore_write_s390_system_call (bfd *abfd,$/;"	f
elfcore_write_s390_tdb	bfd/elf.c	/^elfcore_write_s390_tdb (bfd *abfd,$/;"	f
elfcore_write_s390_timer	bfd/elf.c	/^elfcore_write_s390_timer (bfd *abfd,$/;"	f
elfcore_write_s390_todcmp	bfd/elf.c	/^elfcore_write_s390_todcmp (bfd *abfd,$/;"	f
elfcore_write_s390_todpreg	bfd/elf.c	/^elfcore_write_s390_todpreg (bfd *abfd,$/;"	f
elfcore_write_s390_vxrs_high	bfd/elf.c	/^elfcore_write_s390_vxrs_high (bfd *abfd,$/;"	f
elfcore_write_s390_vxrs_low	bfd/elf.c	/^elfcore_write_s390_vxrs_low (bfd *abfd,$/;"	f
elfcore_write_xstatereg	bfd/elf.c	/^elfcore_write_xstatereg (bfd *abfd, char *buf, int *bufsiz,$/;"	f
elfinfo	gdb/elfread.c	/^struct elfinfo$/;"	s	file:
elfmdebug_build_psymtabs	gdb/mdebugread.c	/^elfmdebug_build_psymtabs (struct objfile *objfile,$/;"	f
elfobj_grok_gnu_build_id	bfd/elf.c	/^elfobj_grok_gnu_build_id (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfobj_grok_gnu_note	bfd/elf.c	/^elfobj_grok_gnu_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfobj_grok_stapsdt_note	bfd/elf.c	/^elfobj_grok_stapsdt_note (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfobj_grok_stapsdt_note_1	bfd/elf.c	/^elfobj_grok_stapsdt_note_1 (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
elfstab_build_psymtabs	gdb/dbxread.c	/^elfstab_build_psymtabs (struct objfile *objfile, asection *stabsect,$/;"	f
elided	gdb/python/lib/gdb/FrameDecorator.py	/^    def elided(self):$/;"	m	class:FrameDecorator
elided	gdb/testsuite/gdb.python/py-framefilter.py	/^    def elided (self):$/;"	m	class:Dummy
elided	gdb/testsuite/gdb.python/py-framefilter.py	/^    def elided(self):$/;"	m	class:ElidingFrameDecorator
eliminate_gc_relocs	bfd/elf32-nds32.h	/^  int eliminate_gc_relocs;	\/* --meliminate-gc-relocs  *\/$/;"	m	struct:elf_nds32_link_hash_table
elinos_init	gdb/system-gdbinit/elinos.py	/^def elinos_init():$/;"	f
els	bfd/vms-alpha.c	/^  void *els;$/;"	m	struct:vector_type	file:
else_command	gdb/cli/cli-script.h	/^  else_command,$/;"	e	enum:misc_command_type
elsewhere	gdb/testsuite/gdb.cp/m-static.h	/^  static const int elsewhere;$/;"	m	class:gnu_obj_4
elsewhere	gdb/testsuite/gdb.cp/m-static1.cc	/^const int gnu_obj_4::elsewhere = 221;$/;"	m	class:gnu_obj_4	file:
elts	gdb/expression.h	/^    union exp_element elts[1];$/;"	m	struct:expression	typeref:union:expression::exp_element
emacs_ctlx_keymap	readline/emacs_keymap.c	/^KEYMAP_ENTRY_ARRAY emacs_ctlx_keymap = {$/;"	v
emacs_meta_keymap	readline/emacs_keymap.c	/^KEYMAP_ENTRY_ARRAY emacs_meta_keymap = {$/;"	v
emacs_mode	readline/rldefs.h	95;"	d
emacs_standard_keymap	readline/emacs_keymap.c	/^KEYMAP_ENTRY_ARRAY emacs_standard_keymap = {$/;"	v
emax	libdecnumber/decContext.h	/^    int32_t  emax;		   \/* maximum positive exponent       *\/$/;"	m	struct:__anon83
embedded_offset	gdb/value.c	/^  LONGEST embedded_offset = 0;$/;"	m	struct:value	file:
emin	libdecnumber/decContext.h	/^    int32_t  emin;		   \/* minimum negative exponent       *\/$/;"	m	struct:__anon83
emit_add	gdb/gdbserver/ax.c	/^emit_add (void)$/;"	f	file:
emit_add	gdb/gdbserver/ax.h	/^  void (*emit_add) (void);$/;"	m	struct:emit_ops
emit_add	gdb/gdbserver/linux-aarch64-low.c	/^emit_add (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_and	gdb/gdbserver/linux-aarch64-low.c	/^emit_and (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_apply	bfd/mep-relocs.pl	/^sub emit_apply {$/;"	s
emit_asrv	gdb/gdbserver/linux-aarch64-low.c	/^emit_asrv (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_b	gdb/arch/aarch64-insn.h	228;"	d
emit_bcond	gdb/arch/aarch64-insn.h	240;"	d
emit_bit_and	gdb/gdbserver/ax.c	/^emit_bit_and (void)$/;"	f	file:
emit_bit_and	gdb/gdbserver/ax.h	/^  void (*emit_bit_and) (void);$/;"	m	struct:emit_ops
emit_bit_not	gdb/gdbserver/ax.c	/^emit_bit_not (void)$/;"	f	file:
emit_bit_not	gdb/gdbserver/ax.h	/^  void (*emit_bit_not) (void);$/;"	m	struct:emit_ops
emit_bit_or	gdb/gdbserver/ax.c	/^emit_bit_or (void)$/;"	f	file:
emit_bit_or	gdb/gdbserver/ax.h	/^  void (*emit_bit_or) (void);$/;"	m	struct:emit_ops
emit_bit_xor	gdb/gdbserver/ax.c	/^emit_bit_xor (void)$/;"	f	file:
emit_bit_xor	gdb/gdbserver/ax.h	/^  void (*emit_bit_xor) (void);$/;"	m	struct:emit_ops
emit_blr	gdb/gdbserver/linux-aarch64-low.c	/^emit_blr (uint32_t *buf, struct aarch64_register rn)$/;"	f	file:
emit_call	gdb/gdbserver/ax.h	/^  void (*emit_call) (CORE_ADDR fn);$/;"	m	struct:emit_ops
emit_cb	gdb/arch/aarch64-insn.h	256;"	d
emit_char	gdb/ada-lang.c	/^emit_char (int c, struct type *type, struct ui_file *stream, int quoter)$/;"	f	file:
emit_clear_objfiles_event	gdb/python/py-newobjfileevent.c	/^emit_clear_objfiles_event (void)$/;"	f
emit_cmp	gdb/gdbserver/linux-aarch64-low.c	/^emit_cmp (uint32_t *buf, struct aarch64_register rn,$/;"	f	file:
emit_const	gdb/gdbserver/ax.c	/^emit_const (LONGEST num)$/;"	f	file:
emit_const	gdb/gdbserver/ax.h	/^  void (*emit_const) (LONGEST num);$/;"	m	struct:emit_ops
emit_continue_event	gdb/python/py-continueevent.c	/^emit_continue_event (ptid_t ptid)$/;"	f
emit_cset	gdb/gdbserver/linux-aarch64-low.c	/^emit_cset (uint32_t *buf, struct aarch64_register rd, unsigned cond)$/;"	f	file:
emit_csinc	gdb/gdbserver/linux-aarch64-low.c	/^emit_csinc (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_data_processing	gdb/gdbserver/linux-aarch64-low.c	/^emit_data_processing (uint32_t *buf, enum aarch64_opcodes opcode,$/;"	f	file:
emit_data_processing_reg	gdb/gdbserver/linux-aarch64-low.c	/^emit_data_processing_reg (uint32_t *buf, uint32_t opcode,$/;"	f	file:
emit_eor	gdb/gdbserver/linux-aarch64-low.c	/^emit_eor (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_epilogue	gdb/gdbserver/ax.c	/^emit_epilogue (void)$/;"	f
emit_epilogue	gdb/gdbserver/ax.h	/^  void (*emit_epilogue) (void);$/;"	m	struct:emit_ops
emit_eq_goto	gdb/gdbserver/ax.c	/^emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_eq_goto	gdb/gdbserver/ax.h	/^  void (*emit_eq_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_equal	gdb/gdbserver/ax.c	/^emit_equal (void)$/;"	f	file:
emit_equal	gdb/gdbserver/ax.h	/^  void (*emit_equal) (void);$/;"	m	struct:emit_ops
emit_error	gdb/gdbserver/ax.c	/^int emit_error;$/;"	v
emit_exited_event	gdb/python/py-exitedevent.c	/^emit_exited_event (const LONGEST *exit_code, struct inferior *inf)$/;"	f
emit_ext	gdb/gdbserver/ax.c	/^emit_ext (int arg)$/;"	f	file:
emit_ext	gdb/gdbserver/ax.h	/^  void (*emit_ext) (int arg);$/;"	m	struct:emit_ops
emit_fixups	bfd/elf32-spu.h	/^  unsigned int emit_fixups : 1;$/;"	m	struct:spu_elf_params
emit_ge_goto	gdb/gdbserver/ax.c	/^emit_ge_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_ge_goto	gdb/gdbserver/ax.h	/^  void (*emit_ge_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_gnu_hash	include/bfdlink.h	/^  unsigned int emit_gnu_hash: 1;$/;"	m	struct:bfd_link_info
emit_goto	gdb/gdbserver/ax.c	/^emit_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_goto	gdb/gdbserver/ax.h	/^  void (*emit_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_gt_goto	gdb/gdbserver/ax.c	/^emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_gt_goto	gdb/gdbserver/ax.h	/^  void (*emit_gt_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_hash	include/bfdlink.h	/^  unsigned int emit_hash: 1;$/;"	m	struct:bfd_link_info
emit_howto	bfd/mep-relocs.pl	/^sub emit_howto {$/;"	s
emit_if_goto	gdb/gdbserver/ax.c	/^emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_if_goto	gdb/gdbserver/ax.h	/^  void (*emit_if_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_indirect	opcodes/opc2c.c	/^emit_indirect (Indirect * ind, int byte)$/;"	f
emit_indirect	sim/m32c/opc2c.c	/^emit_indirect (Indirect * ind, int byte)$/;"	f
emit_inferior_call_event	gdb/python/py-infevents.c	/^emit_inferior_call_event (inferior_call_kind flag, ptid_t thread,$/;"	f
emit_insns	gdb/gdbserver/linux-ppc-low.c	/^emit_insns (uint32_t *buf, int n)$/;"	f	file:
emit_int_call_1	gdb/gdbserver/ax.c	/^emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
emit_int_call_1	gdb/gdbserver/ax.h	/^  void (*emit_int_call_1) (CORE_ADDR fn, int arg1);$/;"	m	struct:emit_ops
emit_ldaxr	gdb/gdbserver/linux-aarch64-low.c	/^emit_ldaxr (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_ldp	gdb/gdbserver/linux-aarch64-low.c	/^emit_ldp (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_ldp_q_offset	gdb/gdbserver/linux-aarch64-low.c	/^emit_ldp_q_offset (uint32_t *buf, unsigned rt, unsigned rt2,$/;"	f	file:
emit_ldr	gdb/arch/aarch64-insn.h	274;"	d
emit_ldrb	gdb/gdbserver/linux-aarch64-low.c	/^emit_ldrb (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_ldrh	gdb/gdbserver/linux-aarch64-low.c	/^emit_ldrh (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_ldrsw	gdb/arch/aarch64-insn.h	288;"	d
emit_le_goto	gdb/gdbserver/ax.c	/^emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_le_goto	gdb/gdbserver/ax.h	/^  void (*emit_le_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_less_signed	gdb/gdbserver/ax.c	/^emit_less_signed (void)$/;"	f	file:
emit_less_signed	gdb/gdbserver/ax.h	/^  void (*emit_less_signed) (void);$/;"	m	struct:emit_ops
emit_less_unsigned	gdb/gdbserver/ax.c	/^emit_less_unsigned (void)$/;"	f	file:
emit_less_unsigned	gdb/gdbserver/ax.h	/^  void (*emit_less_unsigned) (void);$/;"	m	struct:emit_ops
emit_load_store_exclusive	gdb/gdbserver/linux-aarch64-low.c	/^emit_load_store_exclusive (uint32_t *buf, uint32_t size,$/;"	f	file:
emit_load_store_pair	gdb/gdbserver/linux-aarch64-low.c	/^emit_load_store_pair (uint32_t *buf, enum aarch64_opcodes opcode,$/;"	f	file:
emit_log_not	gdb/gdbserver/ax.c	/^emit_log_not (void)$/;"	f	file:
emit_log_not	gdb/gdbserver/ax.h	/^  void (*emit_log_not) (void);$/;"	m	struct:emit_ops
emit_lsh	gdb/gdbserver/ax.c	/^emit_lsh (void)$/;"	f	file:
emit_lsh	gdb/gdbserver/ax.h	/^  void (*emit_lsh) (void);$/;"	m	struct:emit_ops
emit_lslv	gdb/gdbserver/linux-aarch64-low.c	/^emit_lslv (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_lsrv	gdb/gdbserver/linux-aarch64-low.c	/^emit_lsrv (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_lt_goto	gdb/gdbserver/ax.c	/^emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_lt_goto	gdb/gdbserver/ax.h	/^  void (*emit_lt_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_memory_changed_event	gdb/python/py-infevents.c	/^emit_memory_changed_event (CORE_ADDR addr, ssize_t len)$/;"	f
emit_mov	gdb/gdbserver/linux-aarch64-low.c	/^emit_mov (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_mov_addr	gdb/gdbserver/linux-aarch64-low.c	/^emit_mov_addr (uint32_t *buf, struct aarch64_register rd, CORE_ADDR addr)$/;"	f	file:
emit_movk	gdb/gdbserver/linux-aarch64-low.c	/^emit_movk (uint32_t *buf, struct aarch64_register rd, uint32_t imm,$/;"	f	file:
emit_mrs	gdb/gdbserver/linux-aarch64-low.c	/^emit_mrs (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_msr	gdb/gdbserver/linux-aarch64-low.c	/^emit_msr (uint32_t *buf, enum aarch64_system_control_registers system_reg,$/;"	f	file:
emit_mul	gdb/gdbserver/ax.c	/^emit_mul (void)$/;"	f	file:
emit_mul	gdb/gdbserver/ax.h	/^  void (*emit_mul) (void);$/;"	m	struct:emit_ops
emit_mul	gdb/gdbserver/linux-aarch64-low.c	/^emit_mul (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_mvn	gdb/gdbserver/linux-aarch64-low.c	/^emit_mvn (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_ne_goto	gdb/gdbserver/ax.c	/^emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
emit_ne_goto	gdb/gdbserver/ax.h	/^  void (*emit_ne_goto) (int *offset_p, int *size_p);$/;"	m	struct:emit_ops
emit_new_objfile_event	gdb/python/py-newobjfileevent.c	/^emit_new_objfile_event (struct objfile *objfile)$/;"	f
emit_nop	gdb/arch/aarch64-insn.h	314;"	d
emit_numeric_character	gdb/c-lang.c	/^emit_numeric_character (struct type *type, unsigned long value,$/;"	f	file:
emit_octal_digit	gdb/valprint.c	/^emit_octal_digit (struct ui_file *stream, bool *seen_a_one, int digit)$/;"	f	file:
emit_ops	gdb/gdbserver/ax.h	/^struct emit_ops$/;"	s
emit_ops	gdb/gdbserver/linux-low.h	/^  struct emit_ops *(*emit_ops) (void);$/;"	m	struct:linux_target_ops	typeref:struct:linux_target_ops::emit_ops
emit_ops	gdb/gdbserver/target.h	/^  struct emit_ops *(*emit_ops) (void);$/;"	m	struct:target_ops	typeref:struct:target_ops::emit_ops
emit_ops_insns	gdb/gdbserver/linux-aarch64-low.c	/^emit_ops_insns (const uint32_t *start, int len)$/;"	f	file:
emit_orn	gdb/gdbserver/linux-aarch64-low.c	/^emit_orn (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_orr	gdb/gdbserver/linux-aarch64-low.c	/^emit_orr (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_pop	gdb/gdbserver/ax.c	/^emit_pop (void)$/;"	f	file:
emit_pop	gdb/gdbserver/ax.h	/^  void (*emit_pop) (void);$/;"	m	struct:emit_ops
emit_pop	gdb/gdbserver/linux-aarch64-low.c	/^emit_pop (uint32_t *buf, struct aarch64_register rt)$/;"	f	file:
emit_prologue	gdb/gdbserver/ax.c	/^emit_prologue (void)$/;"	f
emit_prologue	gdb/gdbserver/ax.h	/^  void (*emit_prologue) (void);$/;"	m	struct:emit_ops
emit_push	gdb/gdbserver/linux-aarch64-low.c	/^emit_push (uint32_t *buf, struct aarch64_register rt)$/;"	f	file:
emit_ref	gdb/gdbserver/ax.c	/^emit_ref (int size)$/;"	f	file:
emit_ref	gdb/gdbserver/ax.h	/^  void (*emit_ref) (int size);$/;"	m	struct:emit_ops
emit_reg	gdb/gdbserver/ax.c	/^emit_reg (int reg)$/;"	f	file:
emit_reg	gdb/gdbserver/ax.h	/^  void (*emit_reg) (int reg);$/;"	m	struct:emit_ops
emit_register_changed_event	gdb/python/py-infevents.c	/^emit_register_changed_event (struct frame_info* frame, int regnum)$/;"	f
emit_ret	gdb/gdbserver/linux-aarch64-low.c	/^emit_ret (uint32_t *buf, struct aarch64_register rn)$/;"	f	file:
emit_rsh_signed	gdb/gdbserver/ax.c	/^emit_rsh_signed (void)$/;"	f	file:
emit_rsh_signed	gdb/gdbserver/ax.h	/^  void (*emit_rsh_signed) (void);$/;"	m	struct:emit_ops
emit_rsh_unsigned	gdb/gdbserver/ax.c	/^emit_rsh_unsigned (void)$/;"	f	file:
emit_rsh_unsigned	gdb/gdbserver/ax.h	/^  void (*emit_rsh_unsigned) (void);$/;"	m	struct:emit_ops
emit_sbfm	gdb/gdbserver/linux-aarch64-low.c	/^emit_sbfm (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_sbfx	gdb/gdbserver/linux-aarch64-low.c	/^emit_sbfx (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_sevl	gdb/gdbserver/linux-aarch64-low.c	/^emit_sevl (uint32_t *buf)$/;"	f	file:
emit_stack_adjust	gdb/gdbserver/ax.c	/^emit_stack_adjust (int n)$/;"	f	file:
emit_stack_adjust	gdb/gdbserver/ax.h	/^  void (*emit_stack_adjust) (int n);$/;"	m	struct:emit_ops
emit_stack_flush	gdb/gdbserver/ax.c	/^emit_stack_flush (void)$/;"	f	file:
emit_stack_flush	gdb/gdbserver/ax.h	/^  void (*emit_stack_flush) (void);$/;"	m	struct:emit_ops
emit_stack_syms	bfd/elf32-spu.c	/^  bfd_boolean emit_stack_syms;$/;"	m	struct:_sum_stack_param	file:
emit_stack_syms	bfd/elf32-spu.h	/^  unsigned int emit_stack_syms : 1;$/;"	m	struct:spu_elf_params
emit_stlr	gdb/gdbserver/linux-aarch64-low.c	/^emit_stlr (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_stop_event	gdb/python/py-stopevent.c	/^emit_stop_event (struct bpstats *bs, enum gdb_signal stop_signal)$/;"	f
emit_stp	gdb/gdbserver/linux-aarch64-low.c	/^emit_stp (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_stp_q_offset	gdb/gdbserver/linux-aarch64-low.c	/^emit_stp_q_offset (uint32_t *buf, unsigned rt, unsigned rt2,$/;"	f	file:
emit_str	gdb/gdbserver/linux-aarch64-low.c	/^emit_str (uint32_t *buf, struct aarch64_register rt,$/;"	f	file:
emit_stringtab	bfd/aoutx.h	/^emit_stringtab (bfd *abfd, struct bfd_strtab_hash *tab)$/;"	f
emit_stringtab	bfd/pdp11.c	/^emit_stringtab (bfd *abfd, struct bfd_strtab_hash *tab)$/;"	f	file:
emit_stub_syms	bfd/elf32-ppc.h	/^  int emit_stub_syms;$/;"	m	struct:ppc_elf_params
emit_stub_syms	bfd/elf32-spu.h	/^  unsigned int emit_stub_syms : 1;$/;"	m	struct:spu_elf_params
emit_stub_syms	bfd/elf64-ppc.h	/^  int emit_stub_syms;$/;"	m	struct:ppc64_elf_params
emit_stxr	gdb/gdbserver/linux-aarch64-low.c	/^emit_stxr (uint32_t *buf, struct aarch64_register rs,$/;"	f	file:
emit_sub	gdb/gdbserver/ax.c	/^emit_sub (void)$/;"	f	file:
emit_sub	gdb/gdbserver/ax.h	/^  void (*emit_sub) (void);$/;"	m	struct:emit_ops
emit_sub	gdb/gdbserver/linux-aarch64-low.c	/^emit_sub (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_subs	gdb/gdbserver/linux-aarch64-low.c	/^emit_subs (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_swap	gdb/gdbserver/ax.c	/^emit_swap (void)$/;"	f	file:
emit_swap	gdb/gdbserver/ax.h	/^  void (*emit_swap) (void);$/;"	m	struct:emit_ops
emit_tb	gdb/arch/aarch64-insn.h	304;"	d
emit_ubfm	gdb/gdbserver/linux-aarch64-low.c	/^emit_ubfm (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_ubfx	gdb/gdbserver/linux-aarch64-low.c	/^emit_ubfx (uint32_t *buf, struct aarch64_register rd,$/;"	f	file:
emit_void_call_2	gdb/gdbserver/ax.c	/^emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
emit_void_call_2	gdb/gdbserver/ax.h	/^  void (*emit_void_call_2) (CORE_ADDR fn, int arg1);$/;"	m	struct:emit_ops
emit_wfe	gdb/gdbserver/linux-aarch64-low.c	/^emit_wfe (uint32_t *buf)$/;"	f	file:
emit_zero_ext	gdb/gdbserver/ax.c	/^emit_zero_ext (int arg)$/;"	f	file:
emit_zero_ext	gdb/gdbserver/ax.h	/^  void (*emit_zero_ext) (int arg);$/;"	m	struct:emit_ops
emitrelocations	include/bfdlink.h	/^  unsigned int emitrelocations: 1;$/;"	m	struct:bfd_link_info
emplace	gdb/common/gdb_optional.h	/^  T &emplace (Args &&... args)$/;"	f	class:gdb::optional
empty	gdb/common/btrace-common.c	/^btrace_data::empty () const$/;"	f	class:btrace_data
empty	gdb/testsuite/gdb.base/nofield.c	/^struct empty {};$/;"	s	file:
empty	gdb/testsuite/gdb.base/value-double-free.c	/^empty (void)$/;"	f
empty	gdb/testsuite/gdb.cp/class2.cc	/^struct empty {};$/;"	s	file:
empty	gdb/testsuite/gdb.cp/templates.cc	/^Empty<void(FunctionArg<int>)> empty;$/;"	v
empty	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^empty (void)$/;"	f	file:
empty	gdb/ui-file.h	/^  bool empty () const { return m_string.empty (); }$/;"	f	class:string_file
empty	sim/cris/cpuv10.h	/^    int empty;$/;"	m	struct:sem_fields::__anon743
empty	sim/cris/cpuv10.h	/^    int empty;$/;"	m	struct:sem_fields::__anon773
empty	sim/cris/cpuv10.h	/^  int empty;$/;"	m	struct:__anon742
empty	sim/cris/cpuv32.h	/^    int empty;$/;"	m	struct:sem_fields::__anon699
empty	sim/cris/cpuv32.h	/^    int empty;$/;"	m	struct:sem_fields::__anon731
empty	sim/frv/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon116
empty	sim/frv/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon223
empty	sim/frv/cpu.h	/^  int empty;$/;"	m	struct:__anon109
empty	sim/frv/cpu.h	/^  int empty;$/;"	m	struct:__anon112
empty	sim/frv/cpu.h	/^  int empty;$/;"	m	struct:__anon115
empty	sim/iq2000/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon598
empty	sim/iq2000/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon606
empty	sim/iq2000/cpu.h	/^  int empty;$/;"	m	struct:__anon597
empty	sim/lm32/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon544
empty	sim/lm32/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon554
empty	sim/lm32/cpu.h	/^  int empty;$/;"	m	struct:__anon543
empty	sim/m32r/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon358
empty	sim/m32r/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon378
empty	sim/m32r/cpu.h	/^  int empty;$/;"	m	struct:__anon357
empty	sim/m32r/cpu2.h	/^      int empty;$/;"	m	struct:parexec::__anon281::__anon282
empty	sim/m32r/cpu2.h	/^      int empty;$/;"	m	struct:parexec::__anon281::__anon326
empty	sim/m32r/cpu2.h	/^      int empty;$/;"	m	struct:parexec::__anon281::__anon349
empty	sim/m32r/cpu2.h	/^    int empty;$/;"	m	struct:sem_fields::__anon255
empty	sim/m32r/cpu2.h	/^    int empty;$/;"	m	struct:sem_fields::__anon279
empty	sim/m32r/cpu2.h	/^  int empty;$/;"	m	struct:__anon254
empty	sim/m32r/cpux.h	/^      int empty;$/;"	m	struct:parexec::__anon411::__anon412
empty	sim/m32r/cpux.h	/^      int empty;$/;"	m	struct:parexec::__anon411::__anon456
empty	sim/m32r/cpux.h	/^      int empty;$/;"	m	struct:parexec::__anon411::__anon479
empty	sim/m32r/cpux.h	/^    int empty;$/;"	m	struct:sem_fields::__anon385
empty	sim/m32r/cpux.h	/^    int empty;$/;"	m	struct:sem_fields::__anon409
empty	sim/m32r/cpux.h	/^  int empty;$/;"	m	struct:__anon384
empty	sim/or1k/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon100
empty	sim/or1k/cpu.h	/^    int empty;$/;"	m	struct:sem_fields::__anon90
empty	sim/or1k/cpu.h	/^  int empty;$/;"	m	struct:__anon88
empty	sim/or1k/cpu.h	/^  int empty;$/;"	m	struct:__anon89
empty	sim/sh64/cpu.h	/^  int empty;$/;"	m	struct:__anon857
empty	sim/sh64/cpu.h	/^  int empty;$/;"	m	struct:__anon858
empty	sim/sh64/cpu.h	/^  int empty;$/;"	m	struct:__anon859
empty	sim/sh64/defs-compact.h	/^    int empty;$/;"	m	struct:sem_fields::__anon882
empty	sim/sh64/defs-compact.h	/^    int empty;$/;"	m	struct:sem_fields::__anon898
empty	sim/sh64/defs-media.h	/^    int empty;$/;"	m	struct:sem_fields::__anon860
empty	sim/sh64/defs-media.h	/^    int empty;$/;"	m	struct:sem_fields::__anon879
empty_array	gdb/ada-lang.c	/^empty_array (struct type *arr_type, int low)$/;"	f	file:
empty_base	gdb/testsuite/gdb.cp/pr9631.cc	/^class empty_base$/;"	c	file:
empty_fpu_stack	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^void empty_fpu_stack()$/;"	f
empty_fpu_stack	gdb/testsuite/gdb.reverse/i387-stack-reverse.c	/^void empty_fpu_stack()$/;"	f
empty_hw_ports	sim/common/hw-ports.c	/^const struct hw_port_descriptor empty_hw_ports[] =$/;"	v	typeref:struct:hw_port_descriptor
empty_qualifier_sequence_p	include/opcode/aarch64.h	/^empty_qualifier_sequence_p (const aarch64_opnd_qualifier_t *qualifiers)$/;"	f
empty_record	gdb/ada-lang.c	/^empty_record (struct type *templ)$/;"	f	file:
empty_sfunc	gdb/cli/cli-decode.c	/^empty_sfunc (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
empty_union	gdb/testsuite/gdb.base/nofield.c	/^union empty_union {};$/;"	u	file:
emptystack	bfd/som.c	4921;"	d	file:
emptystack	bfd/som.c	5233;"	d	file:
emudat	sim/bfin/bfin-sim.h	/^  bu32 pc, emudat[2];$/;"	m	struct:bfin_cpu_state
emul_add_tree_hardware	sim/ppc/emul_generic.c	/^emul_add_tree_hardware(device *root)$/;"	f
emul_add_tree_options	sim/ppc/emul_generic.c	/^emul_add_tree_options(device *tree,$/;"	f
emul_bench	sim/m68hc11/emulos.c	/^emul_bench (sim_cpu *cpu)$/;"	f	file:
emul_blr_instruction	sim/ppc/emul_generic.h	/^  emul_blr_instruction = 0x4e800020,$/;"	e	enum:__anon906
emul_bugapi	sim/ppc/emul_bugapi.c	/^const os_emul emul_bugapi = {$/;"	v
emul_bugapi_create	sim/ppc/emul_bugapi.c	/^emul_bugapi_create(device *root,$/;"	f	file:
emul_bugapi_do_diskio	sim/ppc/emul_bugapi.c	/^emul_bugapi_do_diskio(os_emul_data *bugapi,$/;"	f	file:
emul_bugapi_do_read	sim/ppc/emul_bugapi.c	/^emul_bugapi_do_read(os_emul_data *bugapi,$/;"	f	file:
emul_bugapi_do_write	sim/ppc/emul_bugapi.c	/^emul_bugapi_do_write(os_emul_data *bugapi,$/;"	f	file:
emul_bugapi_init	sim/ppc/emul_bugapi.c	/^emul_bugapi_init(os_emul_data *bugapi,$/;"	f	file:
emul_bugapi_instruction_call	sim/ppc/emul_bugapi.c	/^emul_bugapi_instruction_call(cpu *processor,$/;"	f	file:
emul_bugapi_instruction_name	sim/ppc/emul_bugapi.c	/^emul_bugapi_instruction_name(int call_id)$/;"	f	file:
emul_call_instruction	sim/ppc/emul_generic.h	/^  emul_call_instruction = 0x1,$/;"	e	enum:__anon906
emul_chirp	sim/ppc/emul_chirp.c	/^const os_emul emul_chirp = {$/;"	v
emul_chirp_create	sim/ppc/emul_chirp.c	/^emul_chirp_create(device *root,$/;"	f	file:
emul_chirp_init	sim/ppc/emul_chirp.c	/^emul_chirp_init(os_emul_data *emul_data,$/;"	f	file:
emul_chirp_instruction_call	sim/ppc/emul_chirp.c	/^emul_chirp_instruction_call(cpu *processor,$/;"	f	file:
emul_do_system_call	sim/ppc/emul_generic.c	/^emul_do_system_call(os_emul_data *emul_data,$/;"	f
emul_exit	sim/m68hc11/emulos.c	/^emul_exit (sim_cpu *cpu)$/;"	f	file:
emul_linux	sim/ppc/emul_unix.c	/^const os_emul emul_linux = {$/;"	v
emul_linux_create	sim/ppc/emul_unix.c	/^emul_linux_create(device *root,$/;"	f	file:
emul_linux_init	sim/ppc/emul_unix.c	/^emul_linux_init(os_emul_data *emul_data,$/;"	f	file:
emul_linux_syscalls	sim/ppc/emul_unix.c	/^static emul_syscall emul_linux_syscalls = {$/;"	v	file:
emul_linux_system_call	sim/ppc/emul_unix.c	/^emul_linux_system_call(cpu *processor,$/;"	f	file:
emul_loop_instruction	sim/ppc/emul_generic.h	/^  emul_loop_instruction = 0x48000000, \/* branch to . *\/$/;"	e	enum:__anon906
emul_netbsd	sim/ppc/emul_netbsd.c	/^const os_emul emul_netbsd = {$/;"	v
emul_netbsd_create	sim/ppc/emul_netbsd.c	/^emul_netbsd_create(device *root,$/;"	f	file:
emul_netbsd_init	sim/ppc/emul_netbsd.c	/^emul_netbsd_init(os_emul_data *emul_data,$/;"	f	file:
emul_netbsd_syscalls	sim/ppc/emul_netbsd.c	/^static emul_syscall emul_netbsd_syscalls = {$/;"	v	file:
emul_netbsd_system_call	sim/ppc/emul_netbsd.c	/^emul_netbsd_system_call(cpu *processor,$/;"	f	file:
emul_os	sim/m68hc11/emulos.c	/^emul_os (int code, sim_cpu *cpu)$/;"	f
emul_read_buffer	sim/ppc/emul_generic.c	/^emul_read_buffer(void *dest,$/;"	f
emul_read_gpr64	sim/ppc/emul_generic.c	/^emul_read_gpr64(cpu *processor,$/;"	f
emul_read_string	sim/ppc/emul_generic.c	/^emul_read_string(char *dest,$/;"	f
emul_read_word	sim/ppc/emul_generic.c	/^emul_read_word(unsigned_word addr,$/;"	f
emul_rfi_instruction	sim/ppc/emul_generic.h	/^  emul_rfi_instruction = 0x4c000064,$/;"	e	enum:__anon906
emul_solaris	sim/ppc/emul_unix.c	/^const os_emul emul_solaris = {$/;"	v
emul_solaris_create	sim/ppc/emul_unix.c	/^emul_solaris_create(device *root,$/;"	f	file:
emul_solaris_init	sim/ppc/emul_unix.c	/^emul_solaris_init(os_emul_data *emul_data,$/;"	f	file:
emul_solaris_syscalls	sim/ppc/emul_unix.c	/^static emul_syscall emul_solaris_syscalls = {$/;"	v	file:
emul_solaris_system_call	sim/ppc/emul_unix.c	/^emul_solaris_system_call(cpu *processor,$/;"	f	file:
emul_syscall	sim/ppc/emul_generic.h	/^typedef struct _emul_syscall emul_syscall;$/;"	t	typeref:struct:_emul_syscall
emul_syscall_descriptor	sim/ppc/emul_generic.h	/^typedef struct _emul_syscall_descriptor emul_syscall_descriptor;$/;"	t	typeref:struct:_emul_syscall_descriptor
emul_syscall_enter	sim/ppc/emul_generic.c	/^emul_syscall_enter(emul_syscall *emul,$/;"	f
emul_syscall_exit	sim/ppc/emul_generic.c	/^emul_syscall_exit(emul_syscall *emul,$/;"	f
emul_syscall_handler	sim/ppc/emul_generic.h	/^typedef void (emul_syscall_handler)$/;"	t
emul_unix_create	sim/ppc/emul_unix.c	/^emul_unix_create(device *root,$/;"	f	file:
emul_write	sim/m68hc11/emulos.c	/^emul_write (sim_cpu *cpu)$/;"	f	file:
emul_write2_status	sim/ppc/emul_generic.c	/^emul_write2_status(cpu *processor,$/;"	f
emul_write_buffer	sim/ppc/emul_generic.c	/^emul_write_buffer(const void *source,$/;"	f
emul_write_gpr64	sim/ppc/emul_generic.c	/^emul_write_gpr64(cpu *processor,$/;"	f
emul_write_status	sim/ppc/emul_generic.c	/^emul_write_status(cpu *processor,$/;"	f
emul_write_word	sim/ppc/emul_generic.c	/^emul_write_word(unsigned_word addr,$/;"	f
emulating	sim/ppc/emul_chirp.c	/^  emulating,$/;"	e	enum:__anon969	file:
enable	gdb/dtrace-probe.c	/^dtrace_probe::enable ()$/;"	f	class:dtrace_probe
enable	gdb/probe.h	/^  virtual void enable ()$/;"	f	class:probe
enable	gdb/ser-go32.c	239;"	d	file:
enable	sim/mn10300/dv-mn103int.c	/^  unsigned enable;$/;"	m	struct:mn103int_group	file:
enable-matcher!	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (enable-matcher!)$/;"	f
enable_async_io	gdb/gdbserver/remote-utils.c	/^enable_async_io (void)$/;"	f
enable_async_notification	gdb/gdbserver/remote-utils.c	/^enable_async_notification (int fd)$/;"	f	file:
enable_break	gdb/solib-dsbt.c	/^enable_break (void)$/;"	f	file:
enable_break	gdb/solib-frv.c	/^enable_break (void)$/;"	f	file:
enable_break	gdb/solib-svr4.c	/^enable_break (struct svr4_info *info, int from_tty)$/;"	f	file:
enable_break2	gdb/solib-frv.c	/^enable_break2 (void)$/;"	f	file:
enable_break2_done	gdb/solib-frv.c	/^static int enable_break2_done = 0;$/;"	v	file:
enable_break_failure_warning	gdb/solib-dsbt.c	/^enable_break_failure_warning (void)$/;"	f	file:
enable_break_failure_warning	gdb/solib-frv.c	/^enable_break_failure_warning (void)$/;"	f	file:
enable_breakpoint	gdb/breakpoint.c	/^enable_breakpoint (struct breakpoint *bpt)$/;"	f
enable_breakpoint_disp	gdb/breakpoint.c	/^enable_breakpoint_disp (struct breakpoint *bpt, enum bpdisp disposition,$/;"	f	file:
enable_breakpoints_after_startup	gdb/breakpoint.c	/^enable_breakpoints_after_startup (void)$/;"	f
enable_btrace	gdb/gdbserver/target.h	/^  struct btrace_target_info *(*enable_btrace)$/;"	m	struct:target_ops	typeref:struct:target_ops::enable_btrace
enable_btrace	gdb/remote.c	/^remote_target::enable_btrace (ptid_t ptid, const struct btrace_config *conf)$/;"	f	class:remote_target
enable_btrace	gdb/target-delegates.c	/^debug_target::enable_btrace (ptid_t arg0, const struct btrace_config *arg1)$/;"	f	class:debug_target
enable_btrace	gdb/target-delegates.c	/^dummy_target::enable_btrace (ptid_t arg0, const struct btrace_config *arg1)$/;"	f	class:dummy_target
enable_btrace	gdb/target-delegates.c	/^target_ops::enable_btrace (ptid_t arg0, const struct btrace_config *arg1)$/;"	f	class:target_ops
enable_btrace	gdb/x86-linux-nat.c	/^x86_linux_nat_target::enable_btrace (ptid_t ptid,$/;"	f	class:x86_linux_nat_target
enable_buffer	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::enable_buffer()$/;"	f	class:gzfilebuf
enable_command	gdb/breakpoint.c	/^enable_command (const char *args, int from_tty)$/;"	f	file:
enable_count	gdb/breakpoint.h	/^  int enable_count = 0;$/;"	m	struct:breakpoint
enable_count_command	gdb/breakpoint.c	/^enable_count_command (const char *args, int from_tty)$/;"	f	file:
enable_counting	sim/m32c/reg.c	/^int enable_counting = 0;$/;"	v
enable_counting	sim/rx/reg.c	/^int enable_counting = 0;$/;"	v
enable_delete_command	gdb/breakpoint.c	/^enable_delete_command (const char *args, int from_tty)$/;"	f	file:
enable_disable_bp_num_loc	gdb/breakpoint.c	/^enable_disable_bp_num_loc (int bp_num, int loc_num, bool enable)$/;"	f	file:
enable_disable_breakpoint_location_range	gdb/breakpoint.c	/^enable_disable_breakpoint_location_range (int bp_num,$/;"	f	file:
enable_disable_command	gdb/breakpoint.c	/^enable_disable_command (const char *args, int from_tty, bool enable)$/;"	f	file:
enable_disable_display_command	gdb/printcmd.c	/^enable_disable_display_command (const char *args, int from_tty, int enable)$/;"	f	file:
enable_display_command	gdb/printcmd.c	/^enable_display_command (const char *args, int from_tty)$/;"	f	file:
enable_lookup_function	gdb/testsuite/gdb.python/py-prettyprint.py	/^def enable_lookup_function ():$/;"	f
enable_mach_exceptions	gdb/darwin-nat.c	/^static int enable_mach_exceptions;$/;"	v	file:
enable_mem_command	gdb/memattr.c	/^enable_mem_command (const char *args, int from_tty)$/;"	f	file:
enable_once_command	gdb/breakpoint.c	/^enable_once_command (const char *args, int from_tty)$/;"	f	file:
enable_overlay_breakpoints	gdb/breakpoint.c	/^enable_overlay_breakpoints (void)$/;"	f
enable_paddr	sim/m68hc11/interrupts.h	/^  unsigned char    enable_paddr;$/;"	m	struct:interrupt_def
enable_probes_command	gdb/probe.c	/^enable_probes_command (const char *arg, int from_tty)$/;"	f	file:
enable_state	gdb/breakpoint.h	/^  enum enable_state enable_state = bp_enabled;$/;"	m	struct:breakpoint	typeref:enum:breakpoint::enable_state
enable_state	gdb/breakpoint.h	/^enum enable_state$/;"	g
enable_thread_stack_temporaries	gdb/gdbthread.h	/^  explicit enable_thread_stack_temporaries (thread_info *thr)$/;"	f	class:enable_thread_stack_temporaries
enable_thread_stack_temporaries	gdb/gdbthread.h	/^class enable_thread_stack_temporaries$/;"	c
enable_trace_command	gdb/breakpoint.c	/^enable_trace_command (const char *args, int from_tty)$/;"	f	file:
enable_tracepoint	gdb/remote.c	/^remote_target::enable_tracepoint (struct bp_location *location)$/;"	f	class:remote_target
enable_tracepoint	gdb/target-delegates.c	/^debug_target::enable_tracepoint (struct bp_location *arg0)$/;"	f	class:debug_target
enable_tracepoint	gdb/target-delegates.c	/^dummy_target::enable_tracepoint (struct bp_location *arg0)$/;"	f	class:dummy_target
enable_tracepoint	gdb/target-delegates.c	/^target_ops::enable_tracepoint (struct bp_location *arg0)$/;"	f	class:target_ops
enable_watchpoints_after_interactive_call_stop	gdb/breakpoint.c	/^enable_watchpoints_after_interactive_call_stop (void)$/;"	f
enable_watchpoints_in_psr	gdb/ia64-linux-nat.c	/^enable_watchpoints_in_psr (ptid_t ptid)$/;"	f	file:
enablebreaklist	gdb/breakpoint.c	/^static struct cmd_list_element *enablebreaklist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
enabled	gdb/breakpoint.h	/^  bool enabled = false;$/;"	m	class:bp_location
enabled	gdb/gdbserver/tracepoint.c	/^  int8_t enabled;$/;"	m	struct:tracepoint	file:
enabled	gdb/guile/scm-pretty-print.c	/^  SCM enabled;$/;"	m	struct:__anon1872	file:
enabled	gdb/tracepoint.h	/^  int enabled = 0;$/;"	m	struct:uploaded_tp
enabled	include/opcode/loongarch.h	/^  const int *enabled;$/;"	m	struct:loongarch_ase
enabled	sim/erc32/erc32.c	/^    init, disabled, enabled, stopped$/;"	e	enum:wdog_type	file:
enabled	sim/frv/frv-sim.h	/^  int enabled;$/;"	m	struct:frv_interrupt_timer
enabled_field_name	gdb/python/py-xmethods.c	/^static const char enabled_field_name[] = "enabled";$/;"	v	file:
enabled_mask	sim/m68hc11/interrupts.h	/^  unsigned char    enabled_mask;$/;"	m	struct:interrupt_def
enabled_p	gdb/memattr.h	/^  bool enabled_p = true;$/;"	m	struct:mem_region
enabled_p	gdb/printcmd.c	/^    int enabled_p;$/;"	m	struct:display	file:
enabled_string	gdb/python/lib/gdb/command/frame_filters.py	/^    def enabled_string(state):$/;"	m	class:InfoFrameFilter
enabled_string	gdb/python/lib/gdb/command/pretty_printers.py	/^    def enabled_string(printer):$/;"	m	class:InfoPrettyPrinter
enablelist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *enablelist;$/;"	v	typeref:struct:cmd_list_element
enbsym	bfd/vms.h	/^  asymbol *enbsym;$/;"	m	struct:evax_private_udata_struct
enc_prefix_offset	gdb/amd64-tdep.c	/^  int enc_prefix_offset;$/;"	m	struct:amd64_insn	file:
enclosing	bfd/libcoff-in.h	/^  asection *enclosing;$/;"	m	struct:xcoff_section_tdata
enclosing	bfd/libcoff.h	/^  asection *enclosing;$/;"	m	struct:xcoff_section_tdata
enclosing_type	gdb/value.c	/^  struct type *enclosing_type;$/;"	m	struct:value	typeref:struct:value::type	file:
encode	include/xtensa-isa-internal.h	/^  xtensa_immed_encode_fn encode;	\/* Encode the operand value.  *\/$/;"	m	struct:xtensa_operand_internal_struct
encode_actions	gdb/tracepoint.c	/^encode_actions (struct bp_location *tloc,$/;"	f
encode_actions_1	gdb/tracepoint.c	/^encode_actions_1 (struct command_line *action,$/;"	f	file:
encode_actions_rsp	gdb/tracepoint.c	/^encode_actions_rsp (struct bp_location *tloc,$/;"	f
encode_ad	opcodes/msp430-decode.c	/^encode_ad (int reg, int ad, LocalData *ld, int ext)$/;"	f	file:
encode_as	opcodes/msp430-decode.c	/^encode_as (int reg, int as, LocalData *ld, int ext)$/;"	f	file:
encode_asimd_fcvt	opcodes/aarch64-asm.c	/^encode_asimd_fcvt (aarch64_inst *inst)$/;"	f	file:
encode_asisd_fcvtxn	opcodes/aarch64-asm.c	/^encode_asisd_fcvtxn (aarch64_inst *inst)$/;"	f	file:
encode_fcvt	opcodes/aarch64-asm.c	/^encode_fcvt (aarch64_inst *inst)$/;"	f	file:
encode_fn	include/xtensa-isa-internal.h	/^  xtensa_format_encode_fn encode_fn;$/;"	m	struct:xtensa_format_internal_struct
encode_fns	include/xtensa-isa-internal.h	/^  xtensa_opcode_encode_fn *encode_fns;	\/* Array[slot_id].  *\/$/;"	m	struct:xtensa_opcode_internal_struct
encode_immediate_bitfield	opcodes/aarch64-opc.c	/^encode_immediate_bitfield (int is64, uint32_t s, uint32_t r)$/;"	f	file:
encode_rep_zc	opcodes/msp430-decode.c	/^encode_rep_zc (int srxt, int dsxt, LocalData *ld)$/;"	f	file:
encode_sizeq	opcodes/aarch64-asm.c	/^encode_sizeq (aarch64_inst *inst)$/;"	f	file:
encode_source_string	gdb/tracepoint.c	/^encode_source_string (int tpnum, ULONGEST addr,$/;"	f
encode_unit	sim/ppc/device_table.h	/^  device_unit_encode_callback *encode_unit;$/;"	m	struct:_device_convert_callbacks
encoded	gdb/ada-lang.h	/^  const char *encoded;$/;"	m	struct:ada_opname_map
encoded_ordered_before	gdb/ada-lang.c	/^encoded_ordered_before (const char *N0, const char *N1)$/;"	f	file:
encoding	gdb/dwarf2-frame.c	/^  gdb_byte encoding;$/;"	m	struct:dwarf2_cie	file:
encoding	gdb/guile/scm-lazy-string.c	/^  char *encoding;$/;"	m	struct:__anon1870	file:
encoding	gdb/python/lib/gdb/__init__.py	/^    encoding = "UTF-8"$/;"	v	class:_GdbFile
encoding	gdb/python/py-lazy-string.c	/^  char *encoding;$/;"	m	struct:__anon2085	file:
encoding	include/mach-o/unwind.h	/^  unsigned char encoding[4];$/;"	m	struct:mach_o_compact_unwind_32
encoding	include/mach-o/unwind.h	/^  unsigned char encoding[4];$/;"	m	struct:mach_o_compact_unwind_64
encoding	include/mach-o/unwind.h	/^  unsigned char encoding[4];$/;"	m	struct:mach_o_unwind_regular_second_level_entry
encoding	include/opcode/metag.h	/^  enum insn_encoding encoding;$/;"	m	struct:__anon1253	typeref:enum:__anon1253::insn_encoding
encoding	opcodes/aarch64-opc.c	/^  aarch64_insn encoding;$/;"	m	struct:__anon12	file:
encoding_for_size	gdb/dwarf2-frame.c	/^encoding_for_size (unsigned int size)$/;"	f	file:
encoding_keyword	gdb/guile/scm-value.c	/^static SCM encoding_keyword;$/;"	v	file:
encodings_array_count	include/mach-o/unwind.h	/^  unsigned char encodings_array_count[4];$/;"	m	struct:mach_o_unwind_info_header
encodings_array_offset	include/mach-o/unwind.h	/^  unsigned char encodings_array_offset[4];$/;"	m	struct:mach_o_unwind_info_header
encodings_count	include/mach-o/unwind.h	/^  unsigned char encodings_count[2];$/;"	m	struct:mach_o_unwind_compressed_second_level_page_header
encodings_offset	include/mach-o/unwind.h	/^  unsigned char encodings_offset[2];$/;"	m	struct:mach_o_unwind_compressed_second_level_page_header
encrypt	zlib/contrib/minizip/zip.c	/^    int  encrypt;$/;"	m	struct:__anon991	file:
encrypted	zlib/contrib/minizip/unzip.c	/^    int encrypted;$/;"	m	struct:__anon995	file:
encryption_info	bfd/mach-o.h	/^    bfd_mach_o_encryption_info_command encryption_info;$/;"	m	union:bfd_mach_o_load_command::__anon1083
end	bfd/elf32-spu.h	/^  const void *end;$/;"	m	struct:_ovl_stream
end	gdb/btrace.h	/^  struct btrace_call_iterator end;$/;"	m	struct:btrace_call_history	typeref:struct:btrace_call_history::btrace_call_iterator
end	gdb/btrace.h	/^  struct btrace_insn_iterator end;$/;"	m	struct:btrace_insn_history	typeref:struct:btrace_insn_history::btrace_insn_iterator
end	gdb/btrace.h	/^  unsigned int end;$/;"	m	struct:btrace_maint_packet_history
end	gdb/common/btrace-common.h	/^  CORE_ADDR end;$/;"	m	struct:btrace_block
end	gdb/common/format.h	/^  iterator end ()$/;"	f	class:format_pieces
end	gdb/common/tdesc.h	/^  int start, end;$/;"	m	struct:tdesc_type_field
end	gdb/dwarf2-frame.c	/^  const gdb_byte *end;$/;"	m	struct:dwarf2_cie	file:
end	gdb/dwarf2-frame.c	/^  const gdb_byte *end;$/;"	m	struct:dwarf2_fde	file:
end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR start, end;$/;"	m	struct:readonly_region	file:
end	gdb/guile/scm-ports.c	/^  CORE_ADDR start, end;$/;"	m	struct:__anon1871	file:
end	gdb/jit.c	/^  CORE_ADDR begin, end;$/;"	m	struct:gdb_block	file:
end	gdb/objc-lang.c	/^  CORE_ADDR end;$/;"	m	struct:objc_methcall	file:
end	gdb/record-btrace.c	/^  int end;$/;"	m	struct:btrace_line_range	file:
end	gdb/record-full.c	/^    struct record_full_end_entry end;$/;"	m	union:record_full_entry::__anon1840	typeref:struct:record_full_entry::__anon1840::record_full_end_entry	file:
end	gdb/symtab.h	/^  CORE_ADDR end = 0;$/;"	m	struct:symtab_and_line
end	gdb/target.h	/^  ULONGEST end;$/;"	m	struct:memory_read_result
end	gdb/target.h	/^  ULONGEST end;$/;"	m	struct:memory_write_request
end	gdb/testsuite/gdb.base/jithost.h	/^  const char *end;$/;"	m	struct:jithost_abi
end	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def end(self):$/;"	m	class:Reporter
end	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def end(self):$/;"	m	class:TextReporter
end	gdb/testsuite/gdb.perf/solib.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^end (void)$/;"	f
end	gdb/testsuite/gdb.threads/thread-specific-bp.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/actions-changed.c	/^end (int i)$/;"	f
end	gdb/testsuite/gdb.trace/actions.c	/^static void end ()	\/* called after everything else *\/$/;"	f	file:
end	gdb/testsuite/gdb.trace/circ.c	/^static void end ()	\/* called after everything else *\/$/;"	f	file:
end	gdb/testsuite/gdb.trace/collection.c	/^static void end ()	\/* called after everything else *\/$/;"	f	file:
end	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^end (void)$/;"	f
end	gdb/testsuite/gdb.trace/entry-values.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/ftrace-lock.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/ftrace.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/qtro.c	/^end (void)$/;"	f
end	gdb/testsuite/gdb.trace/read-memory.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/signal.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/status-stop.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/strace.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/trace-break.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/trace-condition.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/trace-mt.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/tracefile-pseudo-reg.c	/^end (void)$/;"	f	file:
end	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^end (void)$/;"	f
end	gdb/testsuite/gdb.trace/unavailable.cc	/^end ()		\/* called after everything else *\/$/;"	f	file:
end	gdb/tracefile.h	/^  void (*end) (struct trace_file_writer *self);$/;"	m	struct:trace_file_write_ops
end	gdb/tracefile.h	/^  void (*end) (struct trace_file_writer *self);$/;"	m	struct:trace_frame_write_ops
end	gdb/tracepoint.h	/^  bfd_signed_vma end;$/;"	m	struct:memrange
end	gdb/ui-out.c	/^ui_out::end (ui_out_type type)$/;"	f	class:ui_out
end	gdb/utils.h	/^  iterator end ()$/;"	f	class:gdb_argv
end	gdb/xcoffread.c	/^  int begin, end;$/;"	m	struct:_inclTable	file:
end	include/oasys.h	/^    oasys_end_record_type end;$/;"	m	union:oasys_record_union
end	include/xregex2.h	/^  regoff_t *end;$/;"	m	struct:re_registers
end	readline/readline.h	/^  int end;$/;"	m	struct:readline_state
end	readline/readline.h	/^  int start, end;		\/* Where the change took place. *\/$/;"	m	struct:undo_list
end	readline/rlprivate.h	/^  int start, end;	\/* rl_point, rl_end *\/$/;"	m	struct:__rl_vimotion_context
end	sim/common/dv-cfi.c	/^  unsigned end;$/;"	m	struct:cfi_erase_region	file:
end	sim/common/sim-arange.h	/^  address_word start,end;$/;"	m	struct:_addr_range_tree
end	sim/common/sim-arange.h	/^  address_word start,end;$/;"	m	struct:_addr_subrange
end	sim/rx/gdb-if.c	/^  bfd_vma start, end;$/;"	m	struct:swap_list	file:
end	sim/sh/interp.c	/^struct loop_bounds { unsigned char *start, *end; };$/;"	m	struct:loop_bounds	file:
end	zlib/contrib/inflate86/inffast.S	/^#define end            16  \/* unsigned char* *\/$/;"	d
end	zlib/contrib/masmx64/inffas8664.c	/^\/* 48   24 *\/ unsigned char FAR *end;   \/*     r10  while out < end *\/$/;"	m	struct:inffast_ar	file:
end	zlib/examples/gzlog.c	/^    char *end;      \/* end of path, for appending suffices such as ".gz" *\/$/;"	m	struct:log	file:
end1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^end1:    R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^end1:$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end1: R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^end1:    R2 += 3;$/;"	l
end1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^end1: [ P1 ++ ] = R0;$/;"	l
end1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^end1: R1 = R0;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end11: R5 += -14;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end11: R2 += 1;$/;"	l
end11	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end11: R2 += 1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end12: R5 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end12: R5 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end12: R5 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end12: R7 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end12: R7 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end12: R5 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end12: R5 += -1;$/;"	l
end12	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end12: R5 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end13: R7 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end13: R7 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end13: R7 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end13: R5 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end13: R5 += -11;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end13: R7 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end13: R7 += -1;$/;"	l
end13	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end13: R7 += -1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end14: R2 += 1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end14: R2 += 1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end14: R2 += 1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end14: R2 += 1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end14: R5 += -1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end14: R2 += 1;$/;"	l
end14	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end14: R2 += 1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end15: R5 += -1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end15: R5 += -1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end15: R5 += -1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end15: R5 += -1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end15: R2 += 17;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end15: R5 += -1;$/;"	l
end15	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end15: R5 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end16: R7 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end16: R7 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end16: R7 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end16: R7 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end16: R7 += -12;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end16: R7 += -1;$/;"	l
end16	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end16: R7 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end17: R5 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end17: R5 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end17: R5 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end17: R5 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end17: R2 += 41;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^end17: R5 += -1;$/;"	l
end17	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^end17: R5 += -1;$/;"	l
end2	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^end2:    R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^end2:$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end2: R5 += -5;$/;"	l
end2	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^end2:    R6 += -3;$/;"	l
end3	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^end3:$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end3: R2 += 3;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^end3:$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end3: R7 += -7;$/;"	l
end3	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^end3:    R7 += -6;$/;"	l
end4	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^end4:    R5 = R5 + R1;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end4: R7 += -7;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^end4:$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end4: R2 += 3;$/;"	l
end4	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^end4:    R6 += 5;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end5: R7 += -5;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end5: R5 += -2;$/;"	l
end5	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end5: R5 += -2;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end6: R5 += -2;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end6: R7 += -5;$/;"	l
end6	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end6: R7 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^end7: R5 += -5;$/;"	l
end7	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^end7: R5 += -5;$/;"	l
end_actions_pseudocommand	gdb/tracepoint.c	/^end_actions_pseudocommand (const char *args, int from_tty)$/;"	f	file:
end_addr	gdb/buildsym.h	/^    CORE_ADDR end_addr;$/;"	m	struct:context_stack
end_arglist	gdb/parse.c	/^end_arglist (void)$/;"	f
end_bitpos	gdb/typeprint.h	/^  unsigned int end_bitpos = 0;$/;"	m	struct:print_offset_data
end_callbacks	gdb/remote-sim.c	/^end_callbacks (void)$/;"	f	file:
end_codep	opcodes/i386-dis.c	/^static unsigned char *end_codep;$/;"	v	file:
end_command	gdb/cli/cli-script.h	/^  end_command,$/;"	e	enum:misc_command_type
end_element	gdb/xml-support.c	/^gdb_xml_parser::end_element (const XML_Char *name)$/;"	f	class:gdb_xml_parser
end_etir_record	bfd/vms-alpha.c	/^end_etir_record (bfd * abfd)$/;"	f	file:
end_expandable_symtab	gdb/buildsym.c	/^end_expandable_symtab (CORE_ADDR end_addr, int section)$/;"	f
end_extra_space	bfd/elf32-xtensa.c	/^  int end_extra_space;$/;"	m	struct:ebb_constraint_struct	file:
end_file	gdb/macrotab.c	/^  struct macro_source_file *end_file;$/;"	m	struct:macro_key	typeref:struct:macro_key::macro_source_file	file:
end_free	gdb/gdbserver/tracepoint.c	/^  uintptr_t end_free;$/;"	m	struct:ipa_trace_buffer_control	file:
end_free	gdb/gdbserver/tracepoint.c	/^  unsigned char *end_free;$/;"	m	struct:trace_buffer_control	file:
end_func	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^void end_func (int foo, char *bar, foobar *fb, foobar bf)$/;"	f
end_func	gdb/testsuite/gdb.python/py-framefilter.c	/^void end_func (int foo, char *bar, foobar *fb, foobar bf)$/;"	f
end_handler	gdb/xml-support.h	/^  gdb_xml_element_end_handler *end_handler;$/;"	m	struct:gdb_xml_element
end_input_mode	readline/examples/rlfe/rlfe.c	/^char *end_input_mode = "\\033[0m";$/;"	v
end_line	gdb/macrotab.c	/^  int end_line;$/;"	m	struct:macro_key	file:
end_loadmem	sim/cris/sim-if.c	/^  USI end_loadmem;$/;"	m	struct:progbounds	file:
end_movable	bfd/elf32-xtensa.c	/^  bfd_boolean end_movable;$/;"	m	struct:ebb_constraint_struct	file:
end_msglist	gdb/objc-lang.c	/^end_msglist (struct parser_state *ps)$/;"	f
end_of_interrupt_register_N	sim/ppc/hw_opic.c	/^  end_of_interrupt_register_N,$/;"	e	enum:__anon914	file:
end_of_iteration	gdb/guile/scm-iterator.c	/^static SCM end_of_iteration;$/;"	v	file:
end_of_registers	sim/sh/sim-main.h	/^    int end_of_registers;$/;"	m	struct:__anon488::__anon489
end_offset	bfd/elf32-xtensa.c	/^  bfd_vma end_offset;$/;"	m	struct:ebb_struct	file:
end_offset	gdb/ia64-tdep.c	/^    uint64_t end_offset;$/;"	m	struct:ia64_table_entry	file:
end_offset	gdb/ia64-tdep.c	/^    unw_word_t end_offset;$/;"	m	struct:ia64_unwind_table_entry	file:
end_pc	gdb/disasm.c	/^  CORE_ADDR end_pc;$/;"	m	struct:deprecated_dis_line_entry	file:
end_psymtab_common	gdb/psymtab.c	/^end_psymtab_common (struct objfile *objfile, struct partial_symtab *pst)$/;"	f
end_ptbl_idx	bfd/elf32-xtensa.c	/^  unsigned end_ptbl_idx;$/;"	m	struct:ebb_struct	file:
end_ptr	bfd/dwarf2.c	/^  bfd_byte *end_ptr;$/;"	m	struct:comp_unit	file:
end_ptr	libiberty/random.c	/^static long int *end_ptr = &randtbl[sizeof(randtbl) \/ sizeof(randtbl[0])];$/;"	v	file:
end_r	zlib/contrib/inflate86/inffast.S	/^#define end_r %ebx$/;"	d
end_reloc_idx	bfd/elf32-xtensa.c	/^  unsigned end_reloc_idx;$/;"	m	struct:ebb_struct	file:
end_rep_1	sim/testsuite/d10v-elf/t-rep.s	/^end_rep_1:$/;"	l
end_rep_2	sim/testsuite/d10v-elf/t-rep.s	/^end_rep_2:$/;"	l
end_rva	gdb/amd64-windows-tdep.c	/^  CORE_ADDR end_rva;$/;"	m	struct:amd64_windows_frame_cache	file:
end_sequence	bfd/dwarf2.c	/^  unsigned char		end_sequence;		\/* End of (sequential) code sequence.  *\/$/;"	m	struct:line_info	file:
end_stabs	gdb/stabsread.c	/^end_stabs (void)$/;"	f
end_stepping_range	gdb/infrun.c	/^end_stepping_range (struct execution_control_state *ecs)$/;"	f	file:
end_string_ptr	bfd/peicode.h	/^  char *		end_string_ptr;$/;"	m	struct:__anon1008
end_sym	gdb/machoread.c	/^  asymbol **end_sym;$/;"	m	struct:oso_el	file:
end_symtab	gdb/buildsym.c	/^end_symtab (CORE_ADDR end_addr, int section)$/;"	f
end_symtab_from_static_block	gdb/buildsym.c	/^end_symtab_from_static_block (struct block *static_block,$/;"	f
end_symtab_get_static_block	gdb/buildsym.c	/^end_symtab_get_static_block (CORE_ADDR end_addr, int expandable, int required)$/;"	f
end_symtab_with_blockvector	gdb/buildsym.c	/^end_symtab_with_blockvector (struct block *static_block,$/;"	f	file:
end_test_skip_file_and_function	gdb/testsuite/gdb.base/skip.c	/^end_test_skip_file_and_function (void)$/;"	f	file:
end_thread	gdb/remote.c	/^end_thread (struct gdb_xml_parser *parser,$/;"	f	file:
end_value	gdb/cli/cli-utils.h	/^  int end_value () const$/;"	f	class:number_or_range_parser
enda	bfd/tekhex.c	267;"	d	file:
endaddr	gdb/block.h	/^  CORE_ADDR endaddr;$/;"	m	struct:block
endaddr	gdb/target.h	/^    CORE_ADDR endaddr;		\/* 1+highest address in section *\/$/;"	m	struct:target_section
endbrk	sim/cris/sim-main.h	/^  USI endbrk;$/;"	m	struct:_sim_cpu
endbuf	libiberty/regex.c	/^  endbuf,$/;"	e	enum:__anon1180	file:
endian	include/dis-asm.h	/^  enum bfd_endian endian;$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::bfd_endian
endian	include/opcode/cgen.h	/^  enum cgen_endian endian;$/;"	m	struct:cgen_cpu_desc	typeref:enum:cgen_cpu_desc::cgen_endian
endian	opcodes/epiphany-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/fr30-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/frv-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/ip2k-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/iq2000-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/lm32-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/m32c-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/m32r-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/mep-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/mt-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/or1k-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/xc16x-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian	opcodes/xstormy16-dis.c	/^  int endian;$/;"	m	struct:cpu_desc_list	file:
endian_auto	gdb/arch-utils.c	/^static const char endian_auto[] = "auto";$/;"	v	file:
endian_b2l_bindex	sim/ppc/altivec_registers.h	/^static char endian_b2l_bindex[16] = { 3, 2, 1, 0, 7, 6, 5, 4,$/;"	v
endian_b2l_hindex	sim/ppc/altivec_registers.h	/^static char endian_b2l_hindex[16] = { 1, 0, 3, 2, 5, 4, 7, 6 };$/;"	v
endian_be2h_N	sim/common/sim-n-endian.h	/^endian_be2h_N(unsigned_N raw_in)$/;"	f
endian_be2h_N	sim/common/sim-n-endian.h	167;"	d
endian_be2h_N	sim/common/sim-n-endian.h	36;"	d
endian_be2h_N	sim/ppc/sim-endian-n.h	/^endian_be2h_N(unsigned_N raw_in)$/;"	f
endian_be2h_N	sim/ppc/sim-endian-n.h	131;"	d
endian_be2h_N	sim/ppc/sim-endian-n.h	32;"	d
endian_big	gdb/arch-utils.c	/^static const char endian_big[] = "big";$/;"	v	file:
endian_code	include/dis-asm.h	/^  enum bfd_endian endian_code;$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::bfd_endian
endian_enum	gdb/arch-utils.c	/^static const char *const endian_enum[] =$/;"	v	file:
endian_h2be_N	sim/common/sim-n-endian.h	/^endian_h2be_N(unsigned_N raw_in)$/;"	f
endian_h2be_N	sim/common/sim-n-endian.h	166;"	d
endian_h2be_N	sim/common/sim-n-endian.h	35;"	d
endian_h2be_N	sim/ppc/sim-endian-n.h	/^endian_h2be_N(unsigned_N raw_in)$/;"	f
endian_h2be_N	sim/ppc/sim-endian-n.h	130;"	d
endian_h2be_N	sim/ppc/sim-endian-n.h	31;"	d
endian_h2le_N	sim/common/sim-n-endian.h	/^endian_h2le_N(unsigned_N raw_in)$/;"	f
endian_h2le_N	sim/common/sim-n-endian.h	168;"	d
endian_h2le_N	sim/common/sim-n-endian.h	37;"	d
endian_h2le_N	sim/ppc/sim-endian-n.h	/^endian_h2le_N(unsigned_N raw_in)$/;"	f
endian_h2le_N	sim/ppc/sim-endian-n.h	132;"	d
endian_h2le_N	sim/ppc/sim-endian-n.h	33;"	d
endian_h2t_N	sim/common/sim-n-endian.h	/^endian_h2t_N(unsigned_N raw_in)$/;"	f
endian_h2t_N	sim/common/sim-n-endian.h	163;"	d
endian_h2t_N	sim/common/sim-n-endian.h	32;"	d
endian_h2t_N	sim/ppc/sim-endian-n.h	/^endian_h2t_N(unsigned_N raw_in)$/;"	f
endian_h2t_N	sim/ppc/sim-endian-n.h	127;"	d
endian_h2t_N	sim/ppc/sim-endian-n.h	28;"	d
endian_le2h_N	sim/common/sim-n-endian.h	/^endian_le2h_N(unsigned_N raw_in)$/;"	f
endian_le2h_N	sim/common/sim-n-endian.h	169;"	d
endian_le2h_N	sim/common/sim-n-endian.h	38;"	d
endian_le2h_N	sim/ppc/sim-endian-n.h	/^endian_le2h_N(unsigned_N raw_in)$/;"	f
endian_le2h_N	sim/ppc/sim-endian-n.h	133;"	d
endian_le2h_N	sim/ppc/sim-endian-n.h	34;"	d
endian_little	gdb/arch-utils.c	/^static const char endian_little[] = "little";$/;"	v	file:
endian_t2h_N	sim/common/sim-n-endian.h	/^endian_t2h_N(unsigned_N raw_in)$/;"	f
endian_t2h_N	sim/common/sim-n-endian.h	162;"	d
endian_t2h_N	sim/common/sim-n-endian.h	31;"	d
endian_t2h_N	sim/ppc/sim-endian-n.h	/^endian_t2h_N(unsigned_N raw_in)$/;"	f
endian_t2h_N	sim/ppc/sim-endian-n.h	126;"	d
endian_t2h_N	sim/ppc/sim-endian-n.h	27;"	d
endianb	sim/sh/interp.c	/^static int global_endianw, endianb;$/;"	v	file:
endkind	include/hp-symtab.h	/^  unsigned int endkind:		10;$/;"	m	struct:dntt_type_end
endline	libiberty/regex.c	/^  endline,$/;"	e	enum:__anon1180	file:
endluhrfa	include/vms/lbr.h	/^  unsigned char endluhrfa[6];$/;"	m	struct:vms_lhd
endmem	sim/cris/sim-if.c	/^  USI endmem;$/;"	m	struct:progbounds	file:
endmem	sim/cris/sim-main.h	/^  USI endmem;$/;"	m	struct:_sim_cpu
endop	include/opcode/np1.h	/^struct gld_opcode *endop = gld_opcodes + sizeof(gld_opcodes) \/$/;"	v	typeref:struct:gld_opcode
endop	include/opcode/pn.h	/^struct gld_opcode *endop = gld_opcodes + sizeof(gld_opcodes) \/$/;"	v	typeref:struct:gld_opcode
ends_section	bfd/elf32-xtensa.c	/^  bfd_boolean ends_section;	\/* Is this the last ebb in a section?  *\/$/;"	m	struct:ebb_struct	file:
ends_unreachable	bfd/elf32-xtensa.c	/^  property_table_entry *ends_unreachable;$/;"	m	struct:ebb_struct	file:
endutent	readline/examples/rlfe/os.h	269;"	d
enforce_full_acc_latency	sim/frv/profile.c	/^enforce_full_acc_latency (SIM_CPU *cpu, INT in_ACC)$/;"	f
enforce_full_fr_latency	sim/frv/profile.c	/^enforce_full_fr_latency (SIM_CPU *cpu, INT in_FR)$/;"	f
enforced_isa_mask	opcodes/arc-dis.c	/^static unsigned enforced_isa_mask = ARC_OPCODE_NONE;$/;"	v	file:
engine	sim/common/sim-base.h	/^  sim_engine engine;$/;"	m	struct:__anon638
engine	sim/igen/igen.h	/^  igen_module engine;$/;"	m	struct:_igen_module_options
engine_run_1	sim/common/cgen-run.c	/^engine_run_1 (SIM_DESC sd, int max_insns, int fast_p)$/;"	f	file:
engine_run_n	sim/common/cgen-run.c	/^engine_run_n (SIM_DESC sd, int next_cpu_nr, int nr_cpus, int max_insns, int fast_p)$/;"	f	file:
enough	zlib/examples/enough.c	/^local void enough(int syms)$/;"	f
enqueue_one_deferred_signal	gdb/gdbserver/linux-low.c	/^enqueue_one_deferred_signal (struct lwp_info *lwp, int *wstat)$/;"	f	file:
enqueue_pending_signal	gdb/gdbserver/linux-low.c	/^enqueue_pending_signal (struct lwp_info *lwp, int signal, siginfo_t *info)$/;"	f	file:
ensureOtherRefs	gdb/testsuite/gdb.cp/namespace1.cc	/^  void ensureOtherRefs () {$/;"	f	namespace:C
ensureOtherRefs	gdb/testsuite/gdb.cp/namespace1.cc	/^int ensureOtherRefs ()$/;"	f
ensureRefs	gdb/testsuite/gdb.cp/namespace.cc	/^  void ensureRefs () {$/;"	f	namespace:C
ensure_dirs_slot	gdb/gnulib/import/fchdir.c	/^ensure_dirs_slot (size_t fd)$/;"	f	file:
ensure_lval	gdb/ada-lang.c	/^ensure_lval (struct value *val)$/;"	f	file:
ensure_not_running	gdb/infcmd.c	/^ensure_not_running (void)$/;"	f	file:
ensure_not_tfind_mode	gdb/infcmd.c	/^ensure_not_tfind_mode (void)$/;"	f	file:
ensure_ptrace_getregset	gdb/loongarch-linux-nat.c	/^static void ensure_ptrace_getregset ()$/;"	f	file:
ensure_undef_dynamic	bfd/elf32-hppa.c	/^ensure_undef_dynamic (struct bfd_link_info *info,$/;"	f	file:
ensure_undef_dynamic	bfd/elf32-ppc.c	/^ensure_undef_dynamic (struct bfd_link_info *info,$/;"	f	file:
ensure_undef_dynamic	bfd/elf64-ppc.c	/^ensure_undef_dynamic (struct bfd_link_info *info,$/;"	f	file:
ensure_valid_thread	gdb/infcmd.c	/^ensure_valid_thread (void)$/;"	f	file:
ent	bfd/elf64-ppc.c	/^      struct got_entry *ent;$/;"	m	union:got_entry::__anon1168	typeref:struct:got_entry::__anon1168::got_entry	file:
ent_index	include/opcode/ia64.h	/^    short ent_index;$/;"	m	struct:ia64_opcode
enter_line_range	gdb/xcoffread.c	/^enter_line_range (struct subfile *subfile, unsigned beginoffset,$/;"	f	file:
enter_linenos	gdb/coffread.c	/^enter_linenos (long file_offset, int first_line,$/;"	f	file:
enter_s_all	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_all:$/;"	l
enter_s_blink	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_blink:$/;"	l
enter_s_fp	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_fp:$/;"	l
enter_s_nop	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_nop:$/;"	l
enter_s_r13	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_r13:$/;"	l
enter_s_r15	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^enter_s_r15:$/;"	l
entries	bfd/elf-bfd.h	/^  asection **entries;$/;"	m	struct:compact_eh_frame_hdr_info
entries	bfd/elf32-m68k.c	/^  htab_t entries;$/;"	m	struct:elf_m68k_got	file:
entries	gdb/dwarf2-frame.c	/^  struct dwarf2_cie **entries;$/;"	m	struct:dwarf2_cie_table	typeref:struct:dwarf2_cie_table::dwarf2_cie	file:
entries	gdb/dwarf2-frame.c	/^  struct dwarf2_fde **entries;$/;"	m	struct:dwarf2_fde_table	typeref:struct:dwarf2_fde_table::dwarf2_fde	file:
entries	include/hashtab.h	/^  void **entries;$/;"	m	struct:htab
entries	include/opcode/cgen.h	/^  const CGEN_HW_ENTRY **entries;$/;"	m	struct:__anon1388
entries	include/opcode/cgen.h	/^  const CGEN_OPERAND **entries;$/;"	m	struct:__anon1392
entries	readline/history.h	/^  HIST_ENTRY **entries;		\/* Pointer to the entries themselves. *\/$/;"	m	struct:_hist_state
entries	sim/igen/gen.h	/^  gen_entry *entries;$/;"	m	struct:_gen_entry
entries	sim/igen/igen.h	/^  int entries;$/;"	m	struct:_igen_trace_options
entries	sim/ppc/ld-insn.h	/^  insn_table *entries;$/;"	m	struct:_insn_table
entry	bfd/arc-plt.h	/^  const insn_hword_array *entry;$/;"	m	struct:plt_version_t
entry	bfd/elf-bfd.h	/^  struct eh_cie_fde entry[1];$/;"	m	struct:eh_frame_sec_info	typeref:struct:eh_frame_sec_info::eh_cie_fde
entry	bfd/elf32-xtensa.c	/^  removal_by_action_entry *entry;$/;"	m	struct:removal_by_action_map_struct	file:
entry	bfd/elf32-xtensa.c	/^  xlate_map_entry_t *entry;$/;"	m	struct:xlate_map	file:
entry	bfd/libbfd-in.h	/^  struct bfd_section_already_linked *entry;$/;"	m	struct:bfd_section_already_linked_hash_entry	typeref:struct:bfd_section_already_linked_hash_entry::bfd_section_already_linked
entry	bfd/libbfd.h	/^  struct bfd_section_already_linked *entry;$/;"	m	struct:bfd_section_already_linked_hash_entry	typeref:struct:bfd_section_already_linked_hash_entry::bfd_section_already_linked
entry	bfd/peXXigen.c	/^  struct rsrc_entry * entry;$/;"	m	struct:rsrc_directory	typeref:struct:rsrc_directory::rsrc_entry	file:
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_contained_labels_table_entry	typeref:struct:bfd_sym_contained_labels_table_entry::__anon1076
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_contained_modules_table_entry	typeref:struct:bfd_sym_contained_modules_table_entry::__anon1063
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_contained_statements_table_entry	typeref:struct:bfd_sym_contained_statements_table_entry::__anon1073
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_contained_types_table_entry	typeref:struct:bfd_sym_contained_types_table_entry::__anon1079
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_contained_variables_table_entry	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1066
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_file_references_index_table_entry	typeref:struct:bfd_sym_file_references_index_table_entry::__anon1081
entry	bfd/xsym.h	/^  entry;$/;"	m	union:bfd_sym_file_references_table_entry	typeref:struct:bfd_sym_file_references_table_entry::__anon1061
entry	gdb/arm-tdep.c	/^  gdb_byte *entry;$/;"	m	struct:arm_exidx_entry	file:
entry	gdb/gnulib/import/dirent-private.h	/^  WIN32_FIND_DATA entry;$/;"	m	struct:gl_directory
entry	gdb/stubs/ia64vms-stub.c	/^  int (*entry) ();$/;"	m	struct:xfer_vector	file:
entry	gdb/testsuite/gdb.cp/koenig.cc	/^  entry (C c)$/;"	f	namespace:A
entry	include/aout/encap.h	/^  long entry;$/;"	m	struct:coffheader
entry	include/coff/alpha.h	/^  unsigned char	entry[8];	\/* entry pt.				*\/$/;"	m	struct:external_aouthdr
entry	include/coff/external.h	/^    char entry[4];	\/* entry pt.				*\/$/;"	m	struct:external_aouthdr
entry	include/coff/external.h	/^  char entry[4];	\/* Entry pt.				*\/$/;"	m	struct:external_aouthdr64
entry	include/coff/ia64.h	/^  char	entry[4];		\/* entry pt.				*\/$/;"	m	struct:__anon1532
entry	include/coff/internal.h	/^  bfd_vma entry;		\/* entry pt.				*\/$/;"	m	struct:internal_aouthdr
entry	include/coff/mips.h	/^  unsigned char	entry[4];	\/* entry pt.				*\/$/;"	m	struct:external_aouthdr
entry	include/coff/rs6000.h	/^  unsigned char	entry[4];	\/* entry pt.			*\/$/;"	m	struct:__anon1506
entry	include/coff/rs6k64.h	/^  unsigned char	entry[8];		\/* entry pt.			*\/$/;"	m	struct:__anon1587
entry	include/coff/ti.h	/^  char	entry[4];		\/* entry pt.				*\/$/;"	m	struct:__anon1573
entry	include/elf/nfp.h	/^  uint32_t entry;$/;"	m	struct:__anon1438
entry	include/oasys.h	/^    bfd_byte entry[4];$/;"	m	struct:oasys_end_record
entry	include/opcode/cr16.h	/^  unsigned int entry;$/;"	m	struct:__anon1334
entry	include/opcode/crx.h	/^    unsigned int entry;$/;"	m	struct:__anon1270
entry	sim/common/hw-events.c	/^  struct hw_event_data *entry;$/;"	m	struct:hw_event	typeref:struct:hw_event::hw_event_data	file:
entry	sim/igen/ld-insn.h	/^  table_entry *entry;$/;"	m	struct:_model_data
entry	sim/ppc/dgen.c	/^  table_entry *entry;$/;"	m	struct:_spreg_table_entry	file:
entry	sim/ppc/vm.c	/^  om_page_tlb_entry entry[nr_om_page_tlb_entries];$/;"	m	struct:_om_page_tlb	file:
entry	sim/ppc/vm.c	/^  om_segment_tlb_entry entry[nr_om_segment_tlb_entries];$/;"	m	struct:_om_segment_tlb	file:
entry_addr	opcodes/vax-dis.c	/^static bfd_vma *     entry_addr = NULL;$/;"	v	file:
entry_addr_occupied_slots	opcodes/vax-dis.c	/^static unsigned int  entry_addr_occupied_slots = 0;$/;"	v	file:
entry_addr_total_slots	opcodes/vax-dis.c	/^static unsigned int  entry_addr_total_slots = 0;$/;"	v	file:
entry_calls	gdb/ada-tasks.c	/^  int entry_calls;$/;"	m	struct:atcb_fieldnos	file:
entry_cfa_sp_offset	gdb/dwarf2-frame-tailcall.c	/^  LONGEST entry_cfa_sp_offset;$/;"	m	struct:tailcall_cache	file:
entry_cfa_sp_offset	gdb/dwarf2-frame.c	/^  LONGEST entry_cfa_sp_offset;$/;"	m	struct:dwarf2_frame_cache	file:
entry_cfa_sp_offset_p	gdb/dwarf2-frame.c	/^  int entry_cfa_sp_offset_p;$/;"	m	struct:dwarf2_frame_cache	file:
entry_count	bfd/elf32-xtensa.c	/^  unsigned entry_count;$/;"	m	struct:xlate_map	file:
entry_count	include/mach-o/unwind.h	/^  unsigned char entry_count[2];$/;"	m	struct:mach_o_unwind_compressed_second_level_page_header
entry_count	include/mach-o/unwind.h	/^  unsigned char entry_count[2];$/;"	m	struct:mach_o_unwind_regular_second_level_page_header
entry_data_value_coerce_ref	gdb/dwarf2loc.c	/^entry_data_value_coerce_ref (const struct value *value)$/;"	f	file:
entry_data_value_copy_closure	gdb/dwarf2loc.c	/^entry_data_value_copy_closure (const struct value *v)$/;"	f	file:
entry_data_value_free_closure	gdb/dwarf2loc.c	/^entry_data_value_free_closure (struct value *v)$/;"	f	file:
entry_data_value_funcs	gdb/dwarf2loc.c	/^static const struct lval_funcs entry_data_value_funcs =$/;"	v	typeref:struct:lval_funcs	file:
entry_info	gdb/objfiles.h	/^struct entry_info$/;"	s
entry_is_text_address	bfd/libaout.h	/^  unsigned char entry_is_text_address;$/;"	m	struct:aout_backend_data
entry_kind	gdb/frame.h	/^  const char *entry_kind;$/;"	m	struct:frame_arg
entry_level	gdb/ui-out.c	/^int ui_out_table::entry_level () const$/;"	f	class:ui_out_table
entry_mask_bit	opcodes/vax-dis.c	/^static char *entry_mask_bit[] =$/;"	v	file:
entry_offset	bfd/ppcboot.c	/^  bfd_byte		entry_offset[4];	\/* entry point offset, little endian *\/$/;"	m	struct:ppcboot_hdr	file:
entry_offset	include/som/aout.h	/^  unsigned char entry_offset[4];$/;"	m	struct:som_external_header
entry_offset	include/som/internal.h	/^  unsigned int entry_offset;$/;"	m	struct:som_header
entry_page_offset	include/mach-o/unwind.h	/^  unsigned char entry_page_offset[2];$/;"	m	struct:mach_o_unwind_compressed_second_level_page_header
entry_page_offset	include/mach-o/unwind.h	/^  unsigned char entry_page_offset[2];$/;"	m	struct:mach_o_unwind_regular_second_level_page_header
entry_pc	gdb/stubs/ia64vms-stub.c	/^static unsigned __int64 entry_pc;$/;"	v	file:
entry_point	gdb/objfiles.h	/^  CORE_ADDR entry_point;$/;"	m	struct:entry_info
entry_point_address	gdb/objfiles.c	/^entry_point_address (void)$/;"	f
entry_point_address_query	gdb/objfiles.c	/^entry_point_address_query (CORE_ADDR *entry_p)$/;"	f
entry_point_p	gdb/objfiles.h	/^  unsigned entry_point_p : 1;$/;"	m	struct:entry_info
entry_pool	gdb/dwarf2read.c	/^  const gdb_byte *entry_pool;$/;"	m	struct:mapped_index_base	file:
entry_relocs	bfd/arc-plt.h	/^  const struct plt_reloc *entry_relocs;$/;"	m	struct:plt_version_t	typeref:struct:plt_version_t::plt_reloc
entry_saved	gdb/stubs/ia64vms-stub.c	/^static unsigned char entry_saved[16];$/;"	v	file:
entry_size	bfd/arc-plt.h	/^  const bfd_vma		  entry_size;$/;"	m	struct:plt_version_t
entry_size	include/opcode/cgen.h	/^  unsigned int entry_size; \/* since the attribute member is variable sized *\/$/;"	m	struct:__anon1388
entry_size	include/opcode/cgen.h	/^  unsigned int entry_size; \/* since the attribute member is variable sized *\/$/;"	m	struct:__anon1392
entry_size	include/opcode/cgen.h	/^  unsigned int entry_size; \/* since the attribute member is variable sized *\/$/;"	m	struct:__anon1400
entry_space	include/som/aout.h	/^  unsigned char entry_space[4];$/;"	m	struct:som_external_header
entry_space	include/som/internal.h	/^  unsigned int entry_space;$/;"	m	struct:som_header
entry_subspace	include/som/aout.h	/^  unsigned char entry_subspace[4];$/;"	m	struct:som_external_header
entry_subspace	include/som/internal.h	/^  unsigned int entry_subspace;$/;"	m	struct:som_header
entry_type	sim/igen/ld-insn.h	/^  cache_entry_type entry_type;$/;"	m	struct:_cache_entry
entry_values_debug	gdb/dwarf2loc.c	/^unsigned int entry_values_debug = 0;$/;"	v
entryaddr	include/hp-symtab.h	/^  CORE_ADDR entryaddr;         \/* address of entry point       *\/$/;"	m	struct:dntt_type_doc_function
entryaddr	include/hp-symtab.h	/^  CORE_ADDR entryaddr;$/;"	m	struct:dntt_type_function
entryoff	bfd/mach-o.h	/^  bfd_uint64_t entryoff;$/;"	m	struct:bfd_mach_o_main_command
entryoff	include/mach-o/external.h	/^  unsigned char entryoff[8];	\/* File offset of the entry point.  *\/$/;"	m	struct:mach_o_entry_point_command_external
ents	bfd/elf-bfd.h	/^      struct got_entry **ents;$/;"	m	union:elf_obj_tdata::__anon1046	typeref:struct:elf_obj_tdata::__anon1046::got_entry
entsize	bfd/bfd-in.h	/^  unsigned int entsize;$/;"	m	struct:bfd_hash_table
entsize	bfd/bfd-in2.h	/^  unsigned int entsize;$/;"	m	struct:bfd_hash_table
entsize	bfd/bfd-in2.h	/^  unsigned int entsize;$/;"	m	struct:bfd_section
entsize	bfd/merge.c	/^  unsigned int entsize;$/;"	m	struct:sec_merge_hash	file:
enum1	gdb/testsuite/gdb.python/lib-types.cc	/^enum enum1 { A, B, C };$/;"	g	file:
enum1	gdb/testsuite/gdb.stabs/gdb11479.c	/^  enum1,$/;"	e	enum:dummy_enum	file:
enum2	gdb/testsuite/gdb.stabs/gdb11479.c	/^  enum2$/;"	e	enum:dummy_enum	file:
enum_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute enum_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
enum_children	gdb/xml-tdesc.c	/^static const struct gdb_xml_element enum_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
enum_constant_from_type	gdb/valops.c	/^enum_constant_from_type (struct type *type, const char *name)$/;"	f	file:
enum_flags_type	gdb/common/enum-flags.h	/^template<typename T> struct enum_flags_type {};$/;"	s
enum_invalid	gdb/testsuite/gdb.python/py-as-string.c	/^static enum EnumType enum_invalid = 20;$/;"	v	typeref:enum:EnumType	file:
enum_list_keyword	gdb/guile/scm-param.c	/^static SCM enum_list_keyword;$/;"	v	file:
enum_type	gdb/testsuite/gdb.compile/compile.c	/^enum enum_type {$/;"	g	file:
enum_type	gdb/testsuite/gdb.guile/types-module.cc	/^enum enum_type { A, B, C };$/;"	g	file:
enum_underlying_type	gdb/common/enum-flags.h	/^struct enum_underlying_type$/;"	s
enum_valid	gdb/testsuite/gdb.python/py-as-string.c	/^static enum EnumType enum_valid = ENUM_VALUE_B;$/;"	v	typeref:enum:EnumType	file:
enum_value_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute enum_value_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
enumerate_args	gdb/python/py-framefilter.c	/^enumerate_args (PyObject *iter,$/;"	f	file:
enumerate_locals	gdb/python/py-framefilter.c	/^enumerate_locals (PyObject *iter,$/;"	f	file:
enumeration	gdb/guile/scm-param.c	/^  const char * const *enumeration;$/;"	m	struct:_param_smob	file:
enumeration	gdb/python/py-param.c	/^  const char **enumeration;$/;"	m	struct:parmpy_object	file:
enumeration_overflow	include/opcode/nios2.h	/^  enumeration_overflow,$/;"	e	enum:overflow_type
enumfield	gdb/testsuite/gdb.compile/compile.c	/^  enum enum_type enumfield;$/;"	m	struct:struct_type	typeref:enum:struct_type::enum_type	file:
enums	gdb/cli/cli-decode.h	/^    const char *const *enums = nullptr;$/;"	m	struct:cmd_list_element
enums1	gdb/testsuite/gdb.cp/classes.cc	/^void enums1 ()$/;"	f
enums1	gdb/testsuite/gdb.cp/misc.cc	/^void enums1 ()$/;"	f
enums2	gdb/testsuite/gdb.cp/classes.cc	/^void enums2 (void)$/;"	f
enums2	gdb/testsuite/gdb.cp/misc.cc	/^void enums2 (void)$/;"	f
enumval	gdb/gdbtypes.h	/^  LONGEST enumval;$/;"	m	union:field_location
enumvolval1	gdb/testsuite/gdb.base/printcmds.c	/^enum some_volatile_enum { enumvolval1, enumvolval2 };$/;"	e	enum:some_volatile_enum	file:
enumvolval2	gdb/testsuite/gdb.base/printcmds.c	/^enum some_volatile_enum { enumvolval1, enumvolval2 };$/;"	e	enum:some_volatile_enum	file:
env	gdb/testsuite/gdb.base/longjmp.c	/^jmp_buf env;$/;"	v
env	gdb/testsuite/gdb.base/signull.c	/^sigjmp_buf env;$/;"	v
env	zlib/contrib/blast/blast.c	/^    jmp_buf env;$/;"	m	struct:state	file:
env	zlib/contrib/puff/puff.c	/^    jmp_buf env;$/;"	m	struct:state	file:
env_compare	libiberty/pex-win32.c	/^env_compare (const void *a_ptr, const void *b_ptr)$/;"	f	file:
env_execute_cli_command	gdb/mi/mi-cmd-env.c	/^env_execute_cli_command (const char *cmd, const char *args)$/;"	f	file:
env_mod_path	gdb/mi/mi-cmd-env.c	/^env_mod_path (const char *dirname, char **which_path)$/;"	f	file:
environ	include/environ.h	28;"	d
environment	gdb/inferior.h	/^  gdb_environ environment;$/;"	m	class:inferior
environment	sim/common/sim-base.h	/^  enum sim_environment environment;$/;"	m	struct:__anon638	typeref:enum:__anon638::sim_environment
environment_info	gdb/infcmd.c	/^environment_info (const char *var, int from_tty)$/;"	f	file:
environment_pointer	gdb/windows-tdep.c	/^    uint32_t environment_pointer;		\/* %fs:0x001c *\/$/;"	m	struct:thread_information_block_32	file:
environment_pointer	gdb/windows-tdep.c	/^    uint64_t environment_pointer;		\/* %gs:0x0038 *\/$/;"	m	struct:thread_information_block_64	file:
envvar_cmp	gdb/windows-nat.c	/^envvar_cmp (const void *a, const void *b)$/;"	f	file:
eof	readline/examples/readlinebuf.h	/^	static const int_type eof = EOF; \/\/ this is -1$/;"	m	class:readlinebuf
eof	zlib/gzguts.h	/^    int eof;                \/* true if end of input file reached *\/$/;"	m	struct:__anon985
eof_char	readline/examples/rlfe/rlfe.c	/^static int eof_char;$/;"	v	file:
eom_b_tfrflg	bfd/vms-alpha.c	/^  unsigned char eom_b_tfrflg;$/;"	m	struct:eom_struct	file:
eom_data	bfd/vms-alpha.c	/^  struct eom_struct eom_data;		\/* data from EOM\/EEOM record  *\/$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::eom_struct	file:
eom_has_transfer	bfd/vms-alpha.c	/^  bfd_boolean eom_has_transfer;$/;"	m	struct:eom_struct	file:
eom_l_psindx	bfd/vms-alpha.c	/^  unsigned int eom_l_psindx;$/;"	m	struct:eom_struct	file:
eom_l_tfradr	bfd/vms-alpha.c	/^  unsigned int eom_l_tfradr;$/;"	m	struct:eom_struct	file:
eom_l_total_lps	bfd/vms-alpha.c	/^  unsigned int eom_l_total_lps;$/;"	m	struct:eom_struct	file:
eom_struct	bfd/vms-alpha.c	/^struct eom_struct$/;"	s	file:
eom_w_comcod	bfd/vms-alpha.c	/^  unsigned short eom_w_comcod;$/;"	m	struct:eom_struct	file:
eon32_shift	sim/aarch64/simulator.c	/^eon32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
eon64_shift	sim/aarch64/simulator.c	/^eon64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
eor32	sim/aarch64/simulator.c	/^eor32 (sim_cpu *cpu, uint32_t bimm)$/;"	f	file:
eor32_shift	sim/aarch64/simulator.c	/^eor32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
eor64	sim/aarch64/simulator.c	/^eor64 (sim_cpu *cpu, uint64_t bimm)$/;"	f	file:
eor64_shift	sim/aarch64/simulator.c	/^eor64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
eotdesc	bfd/vms-lib.c	/^static const unsigned char eotdesc[] = { 0x03, 0x00, 0x77, 0x00, 0x77, 0x00 };$/;"	v	file:
ep_parse_optional_if_clause	gdb/breakpoint.c	/^ep_parse_optional_if_clause (const char **arg)$/;"	f
epc	sim/mcore/interp.c	103;"	d	file:
epilogue_unwind_valid	gdb/symtab.h	/^  unsigned int epilogue_unwind_valid : 1;$/;"	m	struct:compunit_symtab
epiphany_cgen_assemble_insn	opcodes/epiphany-asm.c	/^epiphany_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
epiphany_cgen_build_insn_regex	opcodes/epiphany-asm.c	/^epiphany_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
epiphany_cgen_cpu_close	opcodes/epiphany-desc.c	/^epiphany_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
epiphany_cgen_cpu_open	opcodes/epiphany-desc.c	/^epiphany_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
epiphany_cgen_cpu_open_1	opcodes/epiphany-desc.c	/^epiphany_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
epiphany_cgen_extract_handlers	opcodes/epiphany-ibld.c	/^cgen_extract_fn * const epiphany_cgen_extract_handlers[] =$/;"	v
epiphany_cgen_extract_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
epiphany_cgen_get_int_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
epiphany_cgen_get_vma_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
epiphany_cgen_hardware_attr_table	opcodes/epiphany-desc.c	/^const CGEN_ATTR_TABLE epiphany_cgen_hardware_attr_table[] =$/;"	v
epiphany_cgen_hw_table	opcodes/epiphany-desc.c	/^const CGEN_HW_ENTRY epiphany_cgen_hw_table[] =$/;"	v
epiphany_cgen_ifield_attr_table	opcodes/epiphany-desc.c	/^const CGEN_ATTR_TABLE epiphany_cgen_ifield_attr_table[] =$/;"	v
epiphany_cgen_ifld_table	opcodes/epiphany-desc.c	/^const CGEN_IFLD epiphany_cgen_ifld_table[] =$/;"	v
epiphany_cgen_init_asm	opcodes/epiphany-asm.c	/^epiphany_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
epiphany_cgen_init_dis	opcodes/epiphany-dis.c	/^epiphany_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
epiphany_cgen_init_ibld_table	opcodes/epiphany-ibld.c	/^epiphany_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
epiphany_cgen_init_opcode_table	opcodes/epiphany-opc.c	/^epiphany_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
epiphany_cgen_insert_handlers	opcodes/epiphany-ibld.c	/^cgen_insert_fn * const epiphany_cgen_insert_handlers[] =$/;"	v
epiphany_cgen_insert_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
epiphany_cgen_insn_attr_table	opcodes/epiphany-desc.c	/^const CGEN_ATTR_TABLE epiphany_cgen_insn_attr_table[] =$/;"	v
epiphany_cgen_insn_opcode_table	opcodes/epiphany-opc.c	/^static const CGEN_OPCODE epiphany_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
epiphany_cgen_insn_table	opcodes/epiphany-desc.c	/^static const CGEN_IBASE epiphany_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
epiphany_cgen_isa_table	opcodes/epiphany-desc.c	/^static const CGEN_ISA epiphany_cgen_isa_table[] = {$/;"	v	file:
epiphany_cgen_mach_table	opcodes/epiphany-desc.c	/^static const CGEN_MACH epiphany_cgen_mach_table[] = {$/;"	v	file:
epiphany_cgen_macro_insn_opcode_table	opcodes/epiphany-opc.c	/^static const CGEN_OPCODE epiphany_cgen_macro_insn_opcode_table[] =$/;"	v	file:
epiphany_cgen_macro_insn_table	opcodes/epiphany-opc.c	/^static const CGEN_IBASE epiphany_cgen_macro_insn_table[] =$/;"	v	file:
epiphany_cgen_operand_attr_table	opcodes/epiphany-desc.c	/^const CGEN_ATTR_TABLE epiphany_cgen_operand_attr_table[] =$/;"	v
epiphany_cgen_operand_table	opcodes/epiphany-desc.c	/^const CGEN_OPERAND epiphany_cgen_operand_table[] =$/;"	v
epiphany_cgen_opval_cr_names	opcodes/epiphany-desc.c	/^CGEN_KEYWORD epiphany_cgen_opval_cr_names =$/;"	v
epiphany_cgen_opval_cr_names_entries	opcodes/epiphany-desc.c	/^static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_cr_names_entries[] =$/;"	v	file:
epiphany_cgen_opval_crdma_names	opcodes/epiphany-desc.c	/^CGEN_KEYWORD epiphany_cgen_opval_crdma_names =$/;"	v
epiphany_cgen_opval_crdma_names_entries	opcodes/epiphany-desc.c	/^static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crdma_names_entries[] =$/;"	v	file:
epiphany_cgen_opval_crmem_names	opcodes/epiphany-desc.c	/^CGEN_KEYWORD epiphany_cgen_opval_crmem_names =$/;"	v
epiphany_cgen_opval_crmem_names_entries	opcodes/epiphany-desc.c	/^static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crmem_names_entries[] =$/;"	v	file:
epiphany_cgen_opval_crmesh_names	opcodes/epiphany-desc.c	/^CGEN_KEYWORD epiphany_cgen_opval_crmesh_names =$/;"	v
epiphany_cgen_opval_crmesh_names_entries	opcodes/epiphany-desc.c	/^static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crmesh_names_entries[] =$/;"	v	file:
epiphany_cgen_opval_gr_names	opcodes/epiphany-desc.c	/^CGEN_KEYWORD epiphany_cgen_opval_gr_names =$/;"	v
epiphany_cgen_opval_gr_names_entries	opcodes/epiphany-desc.c	/^static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_gr_names_entries[] =$/;"	v	file:
epiphany_cgen_parse_handlers	opcodes/epiphany-asm.c	/^cgen_parse_fn * const epiphany_cgen_parse_handlers[] =$/;"	v
epiphany_cgen_parse_operand	opcodes/epiphany-asm.c	/^epiphany_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
epiphany_cgen_print_handlers	opcodes/epiphany-dis.c	/^cgen_print_fn * const epiphany_cgen_print_handlers[] =$/;"	v
epiphany_cgen_print_operand	opcodes/epiphany-dis.c	/^epiphany_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
epiphany_cgen_rebuild_tables	opcodes/epiphany-desc.c	/^epiphany_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
epiphany_cgen_set_int_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
epiphany_cgen_set_vma_operand	opcodes/epiphany-ibld.c	/^epiphany_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
epiphany_elf_howto_table	bfd/elf32-epiphany.c	/^static reloc_howto_type epiphany_elf_howto_table [] =$/;"	v	file:
epiphany_elf_relax_section	bfd/elf32-epiphany.c	/^epiphany_elf_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
epiphany_elf_relocate_section	bfd/elf32-epiphany.c	/^epiphany_elf_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
epiphany_final_link_relocate	bfd/elf32-epiphany.c	/^epiphany_final_link_relocate (reloc_howto_type *  howto,$/;"	f	file:
epiphany_info_to_howto_rela	bfd/elf32-epiphany.c	/^epiphany_info_to_howto_rela (bfd * abfd,$/;"	f	file:
epiphany_opcode	bfd/elf32-epiphany.c	/^struct epiphany_opcode$/;"	s	file:
epiphany_print_insn	opcodes/epiphany-dis.c	/^epiphany_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
epiphany_relax_types	opcodes/epiphany-opc.h	/^typedef enum epiphany_relax_types$/;"	g
epiphany_relaxed	bfd/elf32-epiphany.c	/^static bfd_boolean epiphany_relaxed = FALSE;$/;"	v	file:
epiphany_reloc_name_lookup	bfd/elf32-epiphany.c	/^epiphany_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
epiphany_reloc_type_lookup	bfd/elf32-epiphany.c	/^epiphany_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
eprintf	sim/common/sim-load.c	/^eprintf (host_callback *callback, const char *fmt, ...)$/;"	f	file:
epsilon	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned epsilon :1;$/;"	m	struct:bit_flags_combo_t	file:
epsilon	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned epsilon :1;$/;"	m	struct:bit_flags_t	file:
epsilon	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char epsilon :1;$/;"	m	struct:bit_flags_char_t	file:
epsilon	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned epsilon :1;$/;"	m	struct:bit_flags_combo_t	file:
epsilon	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned epsilon :1;$/;"	m	struct:bit_flags_t	file:
epsilon	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short epsilon :1;$/;"	m	struct:bit_flags_short_t	file:
eput	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
eputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
eq	sim/erc32/sis.h	/^    struct evcell   eq;$/;"	m	struct:estate	typeref:struct:estate::evcell
eq3	sim/testsuite/sim/h8300/cmpl.s	/^eq3:$/;"	l
eq3	sim/testsuite/sim/h8300/cmpw.s	/^eq3:$/;"	l
eq_address_entry	gdb/linespec.c	/^eq_address_entry (const void *a, const void *b)$/;"	f	file:
eq_bfd	gdb/gdb_bfd.c	/^eq_bfd (const void *a, const void *b)$/;"	f	file:
eq_complete	bfd/elf32-xtensa.c	/^  bfd_boolean eq_complete;$/;"	m	struct:map_action_fn_context_struct	file:
eq_demangled_name_entry	gdb/symtab.c	/^eq_demangled_name_entry (const void *a, const void *b)$/;"	f	file:
eq_dis_line_entry	gdb/disasm.c	/^eq_dis_line_entry (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_dwo_file	gdb/dwarf2read.c	/^eq_dwo_file (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_dwo_unit	gdb/dwarf2read.c	/^eq_dwo_unit (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_dwp_loaded_cutus	gdb/dwarf2read.c	/^eq_dwp_loaded_cutus (const void *a, const void *b)$/;"	f	file:
eq_f	include/hashtab.h	/^  htab_eq eq_f;$/;"	m	struct:htab
eq_file_name_entry	gdb/dwarf2read.c	/^eq_file_name_entry (const void *a, const void *b)$/;"	f	file:
eq_file_ptr	bfd/archive.c	/^eq_file_ptr (const void * p1, const void * p2)$/;"	f	file:
eq_loaded_script_entry	gdb/auto-load.c	/^eq_loaded_script_entry (const void *a, const void *b)$/;"	f	file:
eq_pointer	libiberty/hashtab.c	/^eq_pointer (const PTR p1, const PTR p2)$/;"	f	file:
eq_removed	bfd/elf32-xtensa.c	/^  int eq_removed;$/;"	m	struct:removal_by_action_entry_struct	file:
eq_removed_before_fill	bfd/elf32-xtensa.c	/^  int eq_removed_before_fill;$/;"	m	struct:removal_by_action_entry_struct	file:
eq_scm_t_bits	gdb/guile/scm-gsmob.c	/^eq_scm_t_bits (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_signatured_type	gdb/dwarf2read.c	/^eq_signatured_type (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_stmt_list_entry	gdb/dwarf2read.c	/^eq_stmt_list_entry (const struct stmt_list_hash *lhs,$/;"	f	file:
eq_symbol_entry	gdb/symtab.c	/^eq_symbol_entry (const struct symbol_cache_slot *slot,$/;"	f	file:
eq_symbol_error	gdb/compile/compile-c-symbols.c	/^eq_symbol_error (const void *a, const void *b)$/;"	f	file:
eq_symname	gdb/compile/compile-c-symbols.c	/^eq_symname (const void *a, const void *b)$/;"	f	file:
eq_type_map_instance	gdb/compile/compile-c-types.c	/^eq_type_map_instance (const void *a, const void *b)$/;"	f	file:
eq_type_unit_group	gdb/dwarf2read.c	/^eq_type_unit_group (const void *item_lhs, const void *item_rhs)$/;"	f	file:
eq_typedef_field	gdb/typeprint.c	/^eq_typedef_field (const void *a, const void *b)$/;"	f	file:
eq_value_and_voffset	gdb/gnu-v3-abi.c	/^eq_value_and_voffset (const void *a, const void *b)$/;"	f	file:
eqable_gdb_smob	gdb/guile/guile-internal.h	/^} eqable_gdb_smob;$/;"	t	typeref:struct:_eqable_gdb_smob
eqdf	sim/common/cgen-accfp.c	/^eqdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
eqdf	sim/common/cgen-fpu.h	/^  int (*eqdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
eqi	sim/testsuite/sim/h8300/cmpl.s	/^eqi:	cmp.l	#0xa5a5a5a6, er0$/;"	l
eqi	sim/testsuite/sim/h8300/cmpw.s	/^eqi:	cmp.w	#0xa5a6, r0$/;"	l
eqr	sim/testsuite/sim/h8300/cmpl.s	/^eqr:	mov.l	#0xa5a5a5a6, er1$/;"	l
eqr	sim/testsuite/sim/h8300/cmpw.s	/^eqr:	mov.w	#0xa5a6, r1$/;"	l
eqsf	sim/common/cgen-accfp.c	/^eqsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
eqsf	sim/common/cgen-fpu.h	/^  int (*eqsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
eqtf	sim/common/cgen-fpu.h	/^  int (*eqtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
equal	intl/plural-exp.h	/^    equal,			\/* Comparison for equality.  *\/$/;"	e	enum:expression::operator
equal_ok	include/opcode/mips.h	/^  bfd_boolean equal_ok;$/;"	m	struct:mips_check_prev_operand
equal_probe_and_action	gdb/solib-svr4.c	/^equal_probe_and_action (const void *p1, const void *p2)$/;"	f	file:
equiv_types	gdb/ada-lang.c	/^equiv_types (struct type *type0, struct type *type1)$/;"	f	file:
eqxf	sim/common/cgen-fpu.h	/^  int (*eqxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
era	include/opcode/cr16.h	/^  era = 14, sp = 15, RA,$/;"	e	enum:__anon1324
era	sim/erc32/erc32.c	/^int era = 0;$/;"	v
erareg	sim/erc32/erc32.c	/^int erareg;$/;"	v
erase_delay	sim/ppc/hw_eeprom.c	/^  unsigned erase_delay;$/;"	m	struct:_hw_eeprom_device	file:
erase_entire_line	gdb/completer.h	/^  mld_erase_entire_line_ftype *erase_entire_line;$/;"	m	struct:match_list_displayer
erase_region_info	sim/common/dv-cfi.c	/^  unsigned char *erase_region_info;$/;"	m	struct:cfi	file:
erase_regions	sim/common/dv-cfi.c	/^  struct cfi_erase_region *erase_regions;$/;"	m	struct:cfi	typeref:struct:cfi::cfi_erase_region	file:
erase_test	libiberty/testsuite/test-expandargv.c	/^erase_test (int test)$/;"	f
erased_callable	gdb/common/function-view.h	/^union erased_callable$/;"	u	namespace:gdb::fv_detail
err	gdb/cli/cli-interp.c	/^  ui_file *err;$/;"	m	struct:saved_output_files	file:
err	gdb/mi/mi-common.h	/^  mi_console_file *err;$/;"	m	class:final
err	gdb/windows-nat.c	/^  struct ui_file *err, *out;$/;"	m	struct:safe_symbol_file_add_args	typeref:struct:safe_symbol_file_add_args::ui_file	file:
err	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
err	sim/testsuite/sim/cris/c/openpf3.c	/^void err (const char *s)$/;"	f
err	sim/testsuite/sim/cris/c/pipe4.c	/^void err (const char *s)$/;"	f
err	sim/testsuite/sim/cris/c/pipe5.c	/^void err (const char *s)$/;"	f
err	sim/testsuite/sim/cris/c/rename2.c	/^void err (const char *s)$/;"	f
err	sim/testsuite/sim/cris/c/time1.c	/^void err (const char *s)$/;"	f
err	zlib/gzguts.h	/^    int err;                \/* error code *\/$/;"	m	struct:__anon985
err	zlib/test/minigzip.c	/^    int err;$/;"	m	struct:gzFile_s	file:
err_mode	sim/erc32/sis.h	/^    uint32          err_mode;	\/* IU error mode *\/$/;"	m	struct:pstate
erradd	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 ddrque, erradd;$/;"	m	struct:bfin_ebiu_ddrc	file:
erratum_835769_branch_to_stub_data	bfd/elfnn-aarch64.c	/^struct erratum_835769_branch_to_stub_data$/;"	s	file:
erratum_843419_branch_to_stub_clear_data	bfd/elfnn-aarch64.c	/^struct erratum_843419_branch_to_stub_clear_data$/;"	s	file:
erratumcount	bfd/elf32-arm.c	/^  unsigned int erratumcount;$/;"	m	struct:_arm_elf_section_data	file:
erratumlist	bfd/elf32-arm.c	/^  elf32_vfp11_erratum_list *erratumlist;$/;"	m	struct:_arm_elf_section_data	file:
errcnt	sim/erc32/func.c	/^uint32		errcnt = 0;$/;"	v
errcode	gdb/btrace.h	/^  enum pt_error_code errcode;$/;"	m	struct:btrace_pt_packet	typeref:enum:btrace_pt_packet::pt_error_code
errcode	gdb/btrace.h	/^  int errcode = 0;$/;"	m	struct:btrace_function
errcode	include/gdb/callback.h	/^  int errcode;$/;"	m	struct:cb_syscall
errftt	sim/erc32/func.c	/^uint32		errftt = 0;$/;"	v
errinj	sim/erc32/func.c	/^errinj()$/;"	f
errinjstart	sim/erc32/func.c	/^errinjstart()$/;"	f
errmec	sim/erc32/func.c	/^uint32		errmec = 0;$/;"	v
errmsg	gdb/procfs.c	/^static char errmsg[128];	\/* shared error msg buffer *\/$/;"	v	file:
errno	gdb/gdbserver/gdbreplay.c	66;"	d	file:
errno	gdb/gdbserver/wincecompat.h	24;"	d
errno	zlib/zutil.c	/^    int errno = 0;$/;"	v
errno_defs	sim/common/gentmap.c	20;"	d	file:
errno_defs	sim/common/gentmap.c	22;"	d	file:
errno_map	include/gdb/callback.h	/^  CB_TARGET_DEFS_MAP *errno_map;$/;"	m	struct:host_callback_struct
errno_map	sim/cris/traps.c	/^static const CB_TARGET_DEFS_MAP errno_map[] =$/;"	v	file:
errno_max	libiberty/strerror.c	/^errno_max (void)$/;"	f
errno_tdefs	sim/common/gentmap.c	/^static struct tdefs errno_tdefs[] =  {$/;"	v	typeref:struct:tdefs	file:
errnum	libiberty/testsuite/test-strtol.c	/^  int errnum;$/;"	m	struct:test_data_t	file:
error	bfd/dwarf2.c	/^  int error;$/;"	m	struct:comp_unit	file:
error	bfd/elflink.c	/^  bfd_boolean error;$/;"	m	struct:collect_gnu_hash_codes	file:
error	bfd/elflink.c	/^  bfd_boolean error;$/;"	m	struct:hash_codes_info	file:
error	bfd/elfxx-mips.c	/^  bfd_boolean error;$/;"	m	struct:mips_htab_traverse_info	file:
error	gdb/common/common-exceptions.h	/^  enum errors error;$/;"	m	struct:gdb_exception	typeref:enum:gdb_exception::errors
error	gdb/common/errors.c	/^error (const char *fmt, ...)$/;"	f
error	gdb/event-loop.c	/^    int error;			\/* Was an error detected on this fd?  *\/$/;"	m	struct:file_handler	file:
error	gdb/frame.h	/^  char *error;$/;"	m	struct:frame_arg
error	gdb/gdbserver/event-loop.c	/^    int error;$/;"	m	struct:file_handler	file:
error	gdb/gnulib/import/error.c	/^error (int status, int errnum, const char *message, ...)$/;"	f
error	gdb/gnulib/import/error.c	402;"	d	file:
error	gdb/gnulib/import/error.c	81;"	d	file:
error	gdb/testsuite/gdb.threads/slow-waitpid.c	/^error (const char *fmt, ...)$/;"	f	file:
error	include/gdb/callback.h	/^  void (*error) (host_callback *, const char *, ...)$/;"	m	struct:host_callback_struct
error	include/opcode/aarch64.h	/^  const char *error;$/;"	m	struct:aarch64_operand_error
error	libiberty/testsuite/test-pexecute.c	/^error (int line, const char *errmsg)$/;"	f	file:
error	sim/common/cgen-fpu.h	/^  CGEN_FPU_ERROR_FN *error;$/;"	m	struct:cgen_fp_ops
error	sim/igen/misc.c	/^error (const line_ref *line, char *msg, ...)$/;"	f
error	sim/ppc/main.c	/^error (const char *msg, ...)$/;"	f
error	sim/ppc/misc.c	/^error (char *msg, ...)$/;"	f
error	sim/ppc/sim_calls.c	/^error (const char *msg, ...)$/;"	f
error	zlib/contrib/iostream2/zstream.h	/^        const char* error(int* errnum) {$/;"	f	class:izstream
error	zlib/contrib/iostream2/zstream.h	/^        const char* error(int* errnum) {$/;"	f	class:ozstream
error	zlib/contrib/minizip/iowin32.c	/^    int error;$/;"	m	struct:__anon993	file:
error	zlib/contrib/untgz/untgz.c	/^void error(const char *msg)$/;"	f
error	zlib/minigzip.c	/^void error(msg)$/;"	f
error	zlib/test/minigzip.c	/^void error(msg)$/;"	f
error_at_line	gdb/gnulib/import/error.c	/^error_at_line (int status, int errnum, const char *file_name,$/;"	f
error_at_line	gdb/gnulib/import/error.c	403;"	d	file:
error_at_line	gdb/gnulib/import/error.c	82;"	d	file:
error_call_unknown_return_type	gdb/infcall.c	/^error_call_unknown_return_type (const char *func_name)$/;"	f
error_callback	gdb/stubs/ia64vms-stub.c	/^error_callback (pthreadDebugClient_t context, $/;"	f	file:
error_check_comp_unit_head	gdb/dwarf2read.c	/^error_check_comp_unit_head (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
error_count	libiberty/testsuite/test-pexecute.c	/^static int error_count;$/;"	v	file:
error_fd	gdb/serial.h	/^    int error_fd;               $/;"	m	struct:serial
error_func	sim/igen/misc.h	/^typedef void error_func (const line_ref *line, char *msg, ...);$/;"	t
error_handler_internal	bfd/bfd.c	/^error_handler_internal (const char *fmt, va_list ap)$/;"	f	file:
error_in_psymtab_expansion	gdb/symtab.c	/^error_in_psymtab_expansion (int block_index, const char *name,$/;"	f	file:
error_info	libiberty/strerror.c	/^struct error_info$/;"	s	file:
error_is_running	gdb/infcmd.c	/^error_is_running (void)$/;"	f	file:
error_message_count	gdb/gnulib/import/error.c	/^unsigned int error_message_count;$/;"	v
error_mode	sim/erc32/erc32.c	/^error_mode(pc)$/;"	f
error_names	libiberty/strerror.c	/^static const char **error_names;$/;"	v	file:
error_names	sim/ppc/emul_generic.h	/^  char **error_names;$/;"	m	struct:_emul_syscall
error_no_arg	gdb/cli/cli-cmds.c	/^error_no_arg (const char *why)$/;"	f
error_one_per_line	gdb/gnulib/import/error.c	/^int error_one_per_line;$/;"	v
error_p	bfd/elf32-m68k.c	/^  bfd_boolean error_p;$/;"	m	struct:elf_m68k_can_merge_gots_arg	file:
error_p	bfd/elf32-m68k.c	/^  bfd_boolean error_p;$/;"	m	struct:elf_m68k_merge_gots_arg	file:
error_p	bfd/elf32-m68k.c	/^  bfd_boolean error_p;$/;"	m	struct:elf_m68k_partition_multi_got_arg	file:
error_pointer	readline/histexpand.c	/^static char error_pointer;$/;"	v	file:
error_port_name	gdb/guile/scm-ports.c	/^static const char error_port_name[] = "gdb:stderr";$/;"	v	file:
error_port_scm	gdb/guile/scm-ports.c	/^static SCM error_port_scm;$/;"	v	file:
error_print_progname	gdb/gnulib/import/error.c	/^void (*error_print_progname) (void);$/;"	v
error_stream	gdb/utils.c	/^error_stream (const string_file &stream)$/;"	f
error_symbol	gdb/guile/scm-exception.c	/^static SCM error_symbol;$/;"	v	file:
error_symbol	gdb/guile/scm-value.c	/^static SCM error_symbol;$/;"	v	file:
error_symbol_once	gdb/compile/compile-c-symbols.c	/^error_symbol_once (struct compile_c_instance *context,$/;"	f	file:
error_table	libiberty/strerror.c	/^static const struct error_info error_table[] =$/;"	v	typeref:struct:error_info	file:
error_tail	gdb/gnulib/import/error.c	/^error_tail (int status, int errnum, const char *message, va_list args)$/;"	f
error_textrel	include/bfdlink.h	/^  unsigned int error_textrel: 1;$/;"	m	struct:bfd_link_info
error_tracepoint	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR struct tracepoint *error_tracepoint;$/;"	v	typeref:struct:tracepoint
error_tracepoint	gdb/gdbserver/tracepoint.c	118;"	d	file:
error_type	gdb/stabsread.c	/^error_type (const char **pp, struct objfile *objfile)$/;"	f	file:
error_unknown_type	gdb/typeprint.c	/^error_unknown_type (const char *sym_print_name)$/;"	f
error_value_optimized_out	gdb/value.c	/^error_value_optimized_out (void)$/;"	f
errors	gdb/common/common-exceptions.h	/^enum errors {$/;"	g
errors	gdb/python/lib/gdb/__init__.py	/^    errors = "strict"$/;"	v	class:_GdbFile
errors	opcodes/opc2c.c	/^static int errors = 0;$/;"	v	file:
errors	sim/m32c/opc2c.c	/^static int errors = 0;$/;"	v	file:
errors	sim/testsuite/common/alu-tst.c	/^int errors = 0;$/;"	v
errors_keyword	gdb/guile/scm-value.c	/^static SCM errors_keyword;$/;"	v	file:
errper	sim/erc32/func.c	/^uint32		errper = 0;$/;"	v
errstream	gdb/top.h	/^  FILE *errstream;$/;"	m	struct:ui
errtt	sim/erc32/func.c	/^uint32		errtt = 0;$/;"	v
es	bfd/hosts/x86-64linux.h	/^  a8_uint64_t es;$/;"	m	struct:user_regs64_struct
es	opcodes/i386-dis.c	365;"	d	file:
es	opcodes/i386-opc.c	/^const seg_entry es = { "es", 0x26 };$/;"	v
es_asym	include/coff/alpha.h	/^	struct	sym_ext es_asym;$/;"	m	struct:ext_ext	typeref:struct:ext_ext::sym_ext
es_asym	include/coff/mips.h	/^	struct	sym_ext es_asym;$/;"	m	struct:ext_ext	typeref:struct:ext_ext::sym_ext
es_bits1	include/coff/alpha.h	/^	unsigned char	es_bits1[1];$/;"	m	struct:ext_ext
es_bits1	include/coff/mips.h	/^	unsigned char	es_bits1[1];$/;"	m	struct:ext_ext
es_bits2	include/coff/alpha.h	/^	unsigned char	es_bits2[3];$/;"	m	struct:ext_ext
es_bits2	include/coff/mips.h	/^	unsigned char	es_bits2[1];$/;"	m	struct:ext_ext
es_ifd	include/coff/alpha.h	/^	unsigned char	es_ifd[4];$/;"	m	struct:ext_ext
es_ifd	include/coff/mips.h	/^	unsigned char	es_ifd[2];$/;"	m	struct:ext_ext
es_reg	opcodes/i386-dis.c	/^  es_reg,$/;"	e	enum:__anon42	file:
esc	include/hp-symtab.h	/^  esc;$/;"	m	union:__anon1413	typeref:struct:__anon1413::__anon1415
esc_code	include/hp-symtab.h	/^    unsigned int     esc_code : 4;      \/* escape function code (dst_ln_escape1_t, or ...2_t *\/$/;"	m	struct:__anon1413::__anon1415
esc_flag	include/hp-symtab.h	/^    unsigned int     esc_flag   : 4;      \/* dst_ln_ctx_spec1, or dst_ln_ctx_spec2 *\/$/;"	m	struct:__anon1413::__anon1416
esc_flag	include/hp-symtab.h	/^    unsigned int     esc_flag : 4;      \/* alias for pc_delta  *\/$/;"	m	struct:__anon1413::__anon1415
escape	include/vms/dcx.h	/^  unsigned char escape;$/;"	m	struct:vms_dcxsbm
escape_bang_in_quoted_argument	gdb/nat/fork-inferior.c	/^escape_bang_in_quoted_argument (const char *shell_file)$/;"	f	file:
escape_buffer	gdb/remote.c	/^escape_buffer (const char *buf, int n)$/;"	f	file:
escape_symbol	gdb/guile/scm-value.c	/^static SCM escape_symbol;$/;"	v	file:
esi	bfd/hosts/x86-64linux.h	/^  int32_t esi;$/;"	m	struct:user_regs32_struct
esleep	sim/h8300/writecode.c	/^esleep ()$/;"	f	file:
esp	bfd/hosts/x86-64linux.h	/^  int32_t esp;$/;"	m	struct:user_regs32_struct
esp	zlib/contrib/masmx64/inffas8664.c	/^\/*  0    0 *\/ void *esp;                \/* esp save *\/$/;"	m	struct:inffast_ar	file:
esr	sim/mcore/interp.c	101;"	d	file:
esr_for_data_access_exception	sim/frv/interrupts.c	/^esr_for_data_access_exception ($/;"	f	file:
esseg	opcodes/i386-opc.h	/^      unsigned int esseg:1;$/;"	m	struct:i386_operand_type::__anon69
est_shndx	include/elf/external.h	/^  unsigned char est_shndx[4];		\/* Section index *\/$/;"	m	struct:__anon1449
established	gdb/ft32-tdep.c	/^  bfd_boolean established;$/;"	m	struct:ft32_frame_cache	file:
estate	sim/erc32/sis.h	/^struct estate {$/;"	s
esym	bfd/elf64-alpha.c	/^  EXTR esym;$/;"	m	struct:alpha_elf_link_hash_entry	file:
esym	bfd/elfxx-mips.c	/^  EXTR esym;$/;"	m	struct:mips_elf_link_hash_entry	file:
esym	bfd/libecoff.h	/^  EXTR esym;$/;"	m	struct:ecoff_link_hash_entry
esym_ptr	bfd/peicode.h	/^  SYMENT *		esym_ptr;$/;"	m	struct:__anon1008
esym_table	bfd/peicode.h	/^  SYMENT *		esym_table;$/;"	m	struct:__anon1008
etab	bfd/elf32-avr.c	/^  struct elf_link_hash_table etab;$/;"	m	struct:elf32_avr_link_hash_table	typeref:struct:elf32_avr_link_hash_table::elf_link_hash_table	file:
etab	bfd/elf32-hppa.c	/^  struct elf_link_hash_table etab;$/;"	m	struct:elf32_hppa_link_hash_table	typeref:struct:elf32_hppa_link_hash_table::elf_link_hash_table	file:
etab	bfd/elf32-metag.c	/^  struct elf_link_hash_table etab;$/;"	m	struct:elf_metag_link_hash_table	typeref:struct:elf_metag_link_hash_table::elf_link_hash_table	file:
eth_phy	sim/bfin/dv-eth_phy.c	/^struct eth_phy$/;"	s	file:
eth_phy_finish	sim/bfin/dv-eth_phy.c	/^eth_phy_finish (struct hw *me)$/;"	f	file:
eth_phy_io_read_buffer	sim/bfin/dv-eth_phy.c	/^eth_phy_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
eth_phy_io_write_buffer	sim/bfin/dv-eth_phy.c	/^eth_phy_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
etir_output_check	bfd/vms-alpha.c	/^etir_output_check (bfd *abfd, asection *section, bfd_vma vaddr, int checklen)$/;"	f	file:
etruscan	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
etruscan	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
etruscan	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
euid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^uid_t ruid = -1, euid = -1, suid = -1;$/;"	v
ev_current	bfd/elf-bfd.h	/^  unsigned char elfclass, ev_current;$/;"	m	struct:elf_size_info
ev_offset	gdb/rs6000-tdep.c	/^    int ev_offset;              \/* offset of saved evs from prev sp *\/$/;"	m	struct:rs6000_framedata	file:
eval	gdb/dwarf2expr.c	/^dwarf_expr_context::eval (const gdb_byte *addr, size_t len)$/;"	f	class:dwarf_expr_context
eval_agent_expr_context	gdb/gdbserver/ax.h	/^struct eval_agent_expr_context$/;"	s
eval_call	gdb/eval.c	/^eval_call (expression *exp, enum noside noside,$/;"	f	file:
eval_command	gdb/printcmd.c	/^eval_command (const char *arg, int from_tty)$/;"	f	file:
eval_compile_command	gdb/compile/compile.c	/^eval_compile_command (struct command_line *cmd, const char *cmd_string,$/;"	f
eval_expr_action	gdb/gdbserver/tracepoint.c	/^struct eval_expr_action$/;"	s	file:
eval_ext_lang_from_control_command	gdb/extension.c	/^eval_ext_lang_from_control_command (struct command_line *cmd)$/;"	f
eval_from_control_command	gdb/extension-priv.h	/^  void (*eval_from_control_command) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops
eval_func	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^eval_func (int p1, int p2, int p3, int p4, int p5, int p6, int p7, int p8)$/;"	f	file:
eval_func	gdb/testsuite/gdb.python/py-prettyprint.c	/^eval_func (int p1, int p2, int p3, int p4, int p5, int p6, int p7, int p8)$/;"	f
eval_python_command	gdb/python/python.c	/^eval_python_command (const char *command)$/;"	f	file:
eval_result_names	gdb/gdbserver/tracepoint.c	/^static const char *eval_result_names[] =$/;"	v	file:
eval_result_type	gdb/gdbserver/ax.h	/^enum eval_result_type$/;"	g
eval_scheme_string_data	gdb/guile/scm-safe-call.c	/^struct eval_scheme_string_data$/;"	s	file:
eval_skip_value	gdb/eval.c	/^eval_skip_value (expression *exp)$/;"	f
eval_sub	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^eval_sub (void)$/;"	f	file:
eval_sub	gdb/testsuite/gdb.python/py-prettyprint.c	/^eval_sub (void)$/;"	f	file:
eval_symbol	bfd/elflink.c	/^eval_symbol (bfd_vma *result,$/;"	f	file:
evaluate_argument	gdb/dtrace-probe.c	/^dtrace_probe::evaluate_argument (unsigned n,$/;"	f	class:dtrace_probe
evaluate_argument	gdb/stap-probe.c	/^stap_probe::evaluate_argument (unsigned n, struct frame_info *frame)$/;"	f	class:stap_probe
evaluate_exp	gdb/parser-defs.h	/^    struct value *(*evaluate_exp) (struct type *, struct expression *,$/;"	m	struct:exp_descriptor	typeref:struct:exp_descriptor::evaluate_exp
evaluate_expression	gdb/eval.c	/^evaluate_expression (struct expression *exp)$/;"	f
evaluate_funcall	gdb/eval.c	/^evaluate_funcall (type *expect_type, expression *exp, int *pos,$/;"	f	file:
evaluate_struct_tuple	gdb/eval.c	/^evaluate_struct_tuple (struct value *struct_val,$/;"	f	file:
evaluate_subexp	gdb/eval.c	/^evaluate_subexp (struct type *expect_type, struct expression *exp,$/;"	f
evaluate_subexp_c	gdb/c-lang.c	/^evaluate_subexp_c (struct type *expect_type, struct expression *exp,$/;"	f
evaluate_subexp_for_address	gdb/eval.c	/^evaluate_subexp_for_address (struct expression *exp, int *pos,$/;"	f	file:
evaluate_subexp_for_cast	gdb/eval.c	/^evaluate_subexp_for_cast (expression *exp, int *pos,$/;"	f	file:
evaluate_subexp_for_sizeof	gdb/eval.c	/^evaluate_subexp_for_sizeof (struct expression *exp, int *pos,$/;"	f	file:
evaluate_subexp_modula2	gdb/m2-lang.c	/^evaluate_subexp_modula2 (struct type *expect_type, struct expression *exp,$/;"	f	file:
evaluate_subexp_opencl	gdb/opencl-lang.c	/^evaluate_subexp_opencl (struct type *expect_type, struct expression *exp,$/;"	f	file:
evaluate_subexp_standard	gdb/eval.c	/^evaluate_subexp_standard (struct type *expect_type,$/;"	f
evaluate_subexp_type	gdb/ada-lang.c	/^evaluate_subexp_type (struct expression *exp, int *pos)$/;"	f	file:
evaluate_subexp_with_coercion	gdb/eval.c	/^evaluate_subexp_with_coercion (struct expression *exp,$/;"	f
evaluate_subexpression_type	gdb/eval.c	/^evaluate_subexpression_type (struct expression *exp, int subexp)$/;"	f
evaluate_type	gdb/eval.c	/^evaluate_type (struct expression *exp)$/;"	f
evaluate_var_msym_value	gdb/eval.c	/^evaluate_var_msym_value (enum noside noside,$/;"	f
evaluate_var_value	gdb/eval.c	/^evaluate_var_value (enum noside noside, const block *blk, symbol *var)$/;"	f
evalue	gdb/testsuite/gdb.guile/scm-math.c	/^enum e evalue = TWO;$/;"	v	typeref:enum:e
evalue	gdb/testsuite/gdb.guile/scm-value.c	/^enum e evalue = TWO;$/;"	v	typeref:enum:e
evalue	gdb/testsuite/gdb.python/py-value.c	/^enum e evalue = TWO;$/;"	v	typeref:enum:e
evax_bfd_get_dsc_name	bfd/vms-alpha.c	/^evax_bfd_get_dsc_name (unsigned int v)$/;"	f	file:
evax_bfd_print_address_fixups	bfd/vms-alpha.c	/^evax_bfd_print_address_fixups (FILE *file, const unsigned char *rel)$/;"	f	file:
evax_bfd_print_desc	bfd/vms-alpha.c	/^evax_bfd_print_desc (const unsigned char *buf, int indent, FILE *file)$/;"	f	file:
evax_bfd_print_dst	bfd/vms-alpha.c	/^evax_bfd_print_dst (struct bfd *abfd, unsigned int dst_size, FILE *file)$/;"	f	file:
evax_bfd_print_eeom	bfd/vms-alpha.c	/^evax_bfd_print_eeom (FILE *file, unsigned char *rec, unsigned int rec_len)$/;"	f	file:
evax_bfd_print_egsd	bfd/vms-alpha.c	/^evax_bfd_print_egsd (FILE *file, unsigned char *rec, unsigned int rec_len)$/;"	f	file:
evax_bfd_print_egsd_flags	bfd/vms-alpha.c	/^evax_bfd_print_egsd_flags (FILE *file, unsigned int flags)$/;"	f	file:
evax_bfd_print_emh	bfd/vms-alpha.c	/^evax_bfd_print_emh (FILE *file, unsigned char *rec, unsigned int rec_len)$/;"	f	file:
evax_bfd_print_eobj	bfd/vms-alpha.c	/^evax_bfd_print_eobj (struct bfd *abfd, FILE *file)$/;"	f	file:
evax_bfd_print_etir	bfd/vms-alpha.c	/^evax_bfd_print_etir (FILE *file, const char *name,$/;"	f	file:
evax_bfd_print_etir_stc_ir	bfd/vms-alpha.c	/^evax_bfd_print_etir_stc_ir (FILE *file, const unsigned char *buf, int is_ps)$/;"	f	file:
evax_bfd_print_hex	bfd/vms-alpha.c	/^evax_bfd_print_hex (FILE *file, const char *pfx,$/;"	f	file:
evax_bfd_print_image	bfd/vms-alpha.c	/^evax_bfd_print_image (bfd *abfd, FILE *file)$/;"	f	file:
evax_bfd_print_indent	bfd/vms-alpha.c	/^evax_bfd_print_indent (int indent, FILE *file)$/;"	f	file:
evax_bfd_print_reference_fixups	bfd/vms-alpha.c	/^evax_bfd_print_reference_fixups (FILE *file, const unsigned char *rel)$/;"	f	file:
evax_bfd_print_relocation_records	bfd/vms-alpha.c	/^evax_bfd_print_relocation_records (FILE *file, const unsigned char *rel,$/;"	f	file:
evax_bfd_print_typspec	bfd/vms-alpha.c	/^evax_bfd_print_typspec (const unsigned char *buf, int indent, FILE *file)$/;"	f	file:
evax_bfd_print_valspec	bfd/vms-alpha.c	/^evax_bfd_print_valspec (const unsigned char *buf, int indent, FILE *file)$/;"	f	file:
evax_private_udata_struct	bfd/vms.h	/^struct evax_private_udata_struct$/;"	s
evax_section_flags	bfd/vms-alpha.c	/^static const struct sec_flags_struct evax_section_flags[] =$/;"	v	typeref:struct:sec_flags_struct	file:
evbuf	sim/erc32/func.c	/^struct evcell   evbuf[EVENT_MAX];$/;"	v	typeref:struct:evcell
evcell	sim/erc32/sis.h	/^struct evcell {$/;"	s
even_harder	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^   static X even_harder (T a) { return static_cast<X> (a); }$/;"	f	class:GDB
event	gdb/darwin-nat.h	/^  struct darwin_exception_msg event;$/;"	m	struct:darwin_thread_info	typeref:struct:darwin_thread_info::darwin_exception_msg
event	gdb/nat/glibc_thread_db.h	/^  td_event_e event;		\/* Event type being reported.  *\/$/;"	m	struct:td_event_msg
event	gdb/python/python.c	/^  PyObject *event;$/;"	m	struct:gdbpy_event	file:
event	gdb/ser-event.c	/^    HANDLE event;$/;"	m	struct:serial_event_state	file:
event	sim/common/hw-events.c	/^  struct hw_event event;$/;"	m	struct:hw_event_data	typeref:struct:hw_event_data::hw_event	file:
event	sim/common/sim-watch.h	/^  sim_event *event;$/;"	m	struct:_sim_watch_point
event	sim/erc32/func.c	/^event(cfunc, arg, delta)$/;"	f
event	sim/lm32/dv-lm32cpu.c	/^  struct hw_event *event;$/;"	m	struct:lm32cpu	typeref:struct:lm32cpu::hw_event	file:
event	sim/lm32/dv-lm32timer.c	/^  struct hw_event *event;$/;"	m	struct:lm32timer	typeref:struct:lm32timer::hw_event	file:
event	sim/lm32/dv-lm32uart.c	/^  struct hw_event *event;$/;"	m	struct:lm32uart	typeref:struct:lm32uart::hw_event	file:
event	sim/m68hc11/dv-m68hc11.c	/^  struct hw_event  *event;$/;"	m	struct:m68hc11cpu	typeref:struct:m68hc11cpu::hw_event	file:
event	sim/m68hc11/dv-m68hc11.c	/^  struct hw_event *event;$/;"	m	struct:input_osc	typeref:struct:input_osc::hw_event	file:
event	sim/mips/dv-tx3904cpu.c	/^  struct hw_event* event;$/;"	m	struct:tx3904cpu	typeref:struct:tx3904cpu::hw_event	file:
event	sim/mips/dv-tx3904tmr.c	/^  struct hw_event* event; \/* last scheduled event *\/$/;"	m	struct:tx3904tmr	typeref:struct:tx3904tmr::hw_event	file:
event	sim/mn10300/dv-mn103iop.c	/^  struct hw_event *event;$/;"	m	struct:_mn10300_ioport	typeref:struct:_mn10300_ioport::hw_event	file:
event	sim/mn10300/dv-mn103ser.c	/^  struct hw_event *event;$/;"	m	struct:_mn10300_serial	typeref:struct:_mn10300_serial::hw_event	file:
event	sim/mn10300/dv-mn103tim.c	/^  struct hw_event *event;$/;"	m	struct:_mn10300_timer	typeref:struct:_mn10300_timer::hw_event	file:
event	sim/ppc/device_table.h	/^  device_interrupt_event_callback *event;$/;"	m	struct:_device_interrupt_callbacks
event_bits	gdb/nat/glibc_thread_db.h	/^  uint32_t event_bits[TD_EVENTSIZE];$/;"	m	struct:td_thr_events
event_channel	gdb/mi/mi-common.h	/^  mi_console_file *event_channel;$/;"	m	class:final
event_count	gdb/windows-nat.c	/^static int event_count = 0;$/;"	v	file:
event_count	sim/ppc/mon.c	/^  count_type event_count[nr_mon_events];$/;"	m	struct:_cpu_mon	file:
event_data	gdb/event-loop.c	/^typedef union event_data$/;"	u	file:
event_data	gdb/event-loop.c	/^} event_data;$/;"	t	typeref:union:event_data	file:
event_entry	sim/ppc/events.c	/^typedef struct _event_entry event_entry;$/;"	t	typeref:struct:_event_entry	file:
event_entry_tag	sim/ppc/basics.h	/^typedef struct _event_entry_tag *event_entry_tag;$/;"	t	typeref:struct:_event_entry_tag
event_handler	sim/ppc/events.h	/^typedef void event_handler(void *data);$/;"	t
event_handler_func	gdb/event-loop.c	/^typedef void (event_handler_func) (event_data);$/;"	t	file:
event_handler_func	gdb/gdbserver/event-loop.c	/^typedef int (event_handler_func) (gdb_fildes_t);$/;"	t	file:
event_hook	readline/examples/rlevent.c	/^event_hook ()$/;"	f	file:
event_location	gdb/location.c	/^struct event_location$/;"	s	file:
event_location_deleter	gdb/location.h	/^struct event_location_deleter$/;"	s
event_location_empty_p	gdb/location.c	/^event_location_empty_p (const struct event_location *location)$/;"	f
event_location_to_sals	gdb/linespec.c	/^event_location_to_sals (linespec_parser *parser,$/;"	f	file:
event_location_to_string	gdb/location.c	/^event_location_to_string (struct event_location *location)$/;"	f
event_location_type	gdb/location.c	/^event_location_type (const struct event_location *location)$/;"	f
event_location_type	gdb/location.h	/^enum event_location_type$/;"	g
event_location_up	gdb/location.h	/^     event_location_up;$/;"	t
event_object	gdb/python/py-event.h	/^} event_object;$/;"	t	typeref:struct:__anon2074
event_object_getset	gdb/python/py-event.c	/^static gdb_PyGetSetDef event_object_getset[] =$/;"	v	file:
event_object_type	gdb/python/py-event.c	/^PyTypeObject event_object_type =$/;"	v
event_port	gdb/gnu-nat.c	/^    mach_port_t event_port;	\/* Where we receive various msgs.  *\/$/;"	m	struct:inf	file:
event_queue	gdb/gdbserver/event-loop.c	/^static std::queue<gdb_event_up, std::list<gdb_event_up>> event_queue;$/;"	v	file:
event_queue	sim/ppc/basics.h	/^typedef struct _event_queue event_queue;$/;"	t	typeref:struct:_event_queue
event_queue_create	sim/ppc/events.c	/^event_queue_create(void)$/;"	f
event_queue_deschedule	sim/ppc/events.c	/^event_queue_deschedule(event_queue *events,$/;"	f
event_queue_init	sim/ppc/events.c	/^event_queue_init(event_queue *queue)$/;"	f
event_queue_process	sim/ppc/events.c	/^event_queue_process(event_queue *events)$/;"	f
event_queue_tick	sim/ppc/events.c	/^event_queue_tick(event_queue *events)$/;"	f
event_tag	sim/ppc/hw_ide.c	/^  event_entry_tag event_tag;$/;"	m	struct:_ide_controller	file:
event_thread	gdb/infrun.c	/^  struct thread_info *event_thread;$/;"	m	struct:execution_control_state	typeref:struct:execution_control_state::thread_info	file:
event_type	sim/m68hc11/dv-m68hc11tim.c	/^enum event_type$/;"	g	file:
eventdata	gdb/nat/glibc_thread_db.h	/^  void *eventdata;		\/* Data associated with event.  *\/$/;"	m	struct:__anon1700
eventmask	gdb/nat/glibc_thread_db.h	/^  td_thr_events_t eventmask;	\/* Mask of enabled events.  *\/$/;"	m	struct:__anon1700
eventnum	gdb/nat/glibc_thread_db.h	/^  td_event_e eventnum;		\/* Number of last event.  *\/$/;"	m	struct:__anon1700
eventregistry_object	gdb/python/py-events.h	/^} eventregistry_object;$/;"	t	typeref:struct:__anon2069
eventregistry_object_methods	gdb/python/py-evtregistry.c	/^static PyMethodDef eventregistry_object_methods[] =$/;"	v	file:
eventregistry_object_type	gdb/python/py-evtregistry.c	/^PyTypeObject eventregistry_object_type =$/;"	v
events	sim/common/sim-base.h	/^  sim_events events;$/;"	m	struct:__anon638
events	sim/ppc/cpu.c	/^  event_queue *events;$/;"	m	struct:_cpu	file:
events	sim/ppc/events.h	/^(event_queue *events);$/;"	v
events	sim/ppc/psim.c	/^  event_queue *events;$/;"	m	struct:_psim	file:
events_object	gdb/python/py-events.h	/^} events_object;$/;"	t	typeref:struct:__anon2070
events_of_hw	sim/common/hw-device.h	/^  struct hw_event_data *events_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_event_data
events_till_retirement	gdb/breakpoint.h	/^  int events_till_retirement = 0;$/;"	m	class:bp_location
ever_matched_something	libiberty/regex.c	/^    unsigned ever_matched_something : 1;$/;"	m	struct:__anon1183::__anon1184	file:
everywhere	gdb/testsuite/gdb.cp/m-static.h	/^  static const int everywhere = 317;$/;"	m	class:gnu_obj_4
evex	opcodes/i386-dis.c	/^    int evex;$/;"	m	struct:__anon58	file:
evex	opcodes/i386-opc.h	/^  unsigned int evex:3;$/;"	m	struct:i386_opcode_modifier
evex_half_bcst_xmmq_mode	opcodes/i386-dis.c	/^  evex_half_bcst_xmmq_mode,$/;"	e	enum:__anon42	file:
evex_rounding_mode	opcodes/i386-dis.c	/^  evex_rounding_mode,$/;"	e	enum:__anon42	file:
evex_sae_mode	opcodes/i386-dis.c	/^  evex_sae_mode,$/;"	e	enum:__anon42	file:
evex_table	opcodes/i386-dis-evex.h	/^static const struct dis386 evex_table[][256] = {$/;"	v	typeref:struct:dis386
evex_x_gscat_mode	opcodes/i386-dis.c	/^  evex_x_gscat_mode,$/;"	e	enum:__anon42	file:
evex_x_nobcst_mode	opcodes/i386-dis.c	/^  evex_x_nobcst_mode,$/;"	e	enum:__anon42	file:
evmserr	libiberty/strerror.c	/^  evmserr = { EVMSERR, "EVMSERR", "VMS-specific error" };$/;"	v	typeref:struct:__anon1187	file:
evprintf_filtered	include/gdb/callback.h	/^  void (*evprintf_filtered) (host_callback *, const char *, va_list);$/;"	m	struct:host_callback_struct
evpy_add_attribute	gdb/python/py-event.c	/^evpy_add_attribute (PyObject *event, const char *name, PyObject *attr)$/;"	f
evpy_dealloc	gdb/python/py-event.c	/^evpy_dealloc (PyObject *self)$/;"	f
evpy_emit_event	gdb/python/py-event.c	/^evpy_emit_event (PyObject *event,$/;"	f
evr	gdb/gdbserver/linux-ppc-low.c	/^  unsigned long evr[32];$/;"	m	struct:gdb_evrregset_t	file:
evr	gdb/ppc-linux-nat.c	/^  unsigned long evr[32];$/;"	m	struct:gdb_evrregset_t	file:
evregpy_connect	gdb/python/py-evtregistry.c	/^evregpy_connect (PyObject *self, PyObject *function)$/;"	f	file:
evregpy_dealloc	gdb/python/py-evtregistry.c	/^evregpy_dealloc (PyObject *self)$/;"	f	file:
evregpy_disconnect	gdb/python/py-evtregistry.c	/^evregpy_disconnect (PyObject *self, PyObject *function)$/;"	f	file:
evregpy_no_listeners_p	gdb/python/py-evtregistry.c	/^evregpy_no_listeners_p (eventregistry_object *registry)$/;"	f
evt	sim/bfin/dv-bfin_evt.c	/^  bu32 evt[16];$/;"	m	struct:bfin_evt	file:
evt12	sim/testsuite/sim/bfin/cec-multi-pending.S	/^evt12:$/;"	l
evt14	sim/testsuite/sim/bfin/cec-raise-reti.S	/^evt14:$/;"	l
evt15	sim/testsuite/sim/bfin/cec-multi-pending.S	/^evt15:$/;"	l
evt5	sim/testsuite/sim/bfin/cec-multi-pending.S	/^evt5:$/;"	l
evt6	sim/testsuite/sim/bfin/cec-multi-pending.S	/^evt6:$/;"	l
evt6	sim/testsuite/sim/bfin/cec-raise-reti.S	/^evt6:$/;"	l
evt7	sim/testsuite/sim/bfin/cec-raise-reti.S	/^evt7:$/;"	l
evt8	sim/testsuite/sim/bfin/cec-raise-reti.S	/^evt8:$/;"	l
evt9	sim/testsuite/sim/bfin/cec-multi-pending.S	/^evt9:$/;"	l
evt9	sim/testsuite/sim/bfin/cec-raise-reti.S	/^evt9:$/;"	l
evt_cache	sim/bfin/bfin-sim.h	/^  void *evt_cache;$/;"	m	struct:bfin_cpu_state
evt_override	sim/bfin/dv-bfin_cec.c	/^  bu32 evt_override, imask, ipend, ilat, iprio;$/;"	m	struct:bfin_cec	file:
ex	gdb/testsuite/gdb.cp/nsrecurs.cc	/^  int ex = 9999;$/;"	m	namespace:E	file:
ex9_base_offset	opcodes/nds32-dis.c	/^int ex9_ready = 0, ex9_base_offset = 0;$/;"	v
ex9_data	opcodes/nds32-dis.c	/^bfd_byte *ex9_data = NULL;$/;"	v
ex9_export_file	bfd/elf32-nds32.h	/^  FILE *ex9_export_file;	\/* --mexport-ex9=<file>  *\/$/;"	m	struct:elf_nds32_link_hash_table
ex9_import_file	bfd/elf32-nds32.h	/^  FILE *ex9_import_file;	\/* --mimport-ex9=<file>  *\/$/;"	m	struct:elf_nds32_link_hash_table
ex9_limit	bfd/elf32-nds32.h	/^  int ex9_limit;$/;"	m	struct:elf_nds32_link_hash_table
ex9_loop_aware	bfd/elf32-nds32.h	/^  bfd_boolean ex9_loop_aware;	\/* Ignore ex9 if inside a loop.  *\/$/;"	m	struct:elf_nds32_link_hash_table
ex9_ready	opcodes/nds32-dis.c	/^int ex9_ready = 0, ex9_base_offset = 0;$/;"	v
ex_add_tab	sim/rx/fpu.c	/^static FP_ExceptionCases ex_add_tab[5][5] = {$/;"	v	file:
ex_cmp_tab	sim/rx/fpu.c	/^static FP_ExceptionCases ex_cmp_tab[5][5] = {$/;"	v	file:
ex_data	gdb/darwin-nat.h	/^  integer_t ex_data[2];$/;"	m	struct:darwin_exception_msg
ex_div_tab	sim/rx/fpu.c	/^static FP_ExceptionCases ex_div_tab[5][5] = {$/;"	v	file:
ex_mul_tab	sim/rx/fpu.c	/^static FP_ExceptionCases ex_mul_tab[5][5] = {$/;"	v	file:
ex_names	sim/rx/fpu.c	/^static const char *ex_names[] = {$/;"	v	file:
ex_sub_tab	sim/rx/fpu.c	/^static FP_ExceptionCases ex_sub_tab[5][5] = {$/;"	v	file:
ex_type	gdb/darwin-nat.h	/^  exception_type_t ex_type;$/;"	m	struct:darwin_exception_msg
exact	gdb/breakpoint.h	/^  int exact;$/;"	m	struct:watchpoint
exact	opcodes/bfin-dis.c	/^  const char exact;$/;"	m	struct:__anon27	file:
exact	sim/bfin/bfin-sim.c	/^  const char exact;$/;"	m	struct:__anon822	file:
exact_log2	bfd/som.c	/^exact_log2 (unsigned int x)$/;"	f	file:
exactn	libiberty/regex.c	/^  exactn,$/;"	e	enum:__anon1180	file:
exactn_bin	libiberty/regex.c	/^  exactn_bin,$/;"	e	enum:__anon1180	file:
examine	zlib/examples/enough.c	/^local void examine(int syms, int len, int left, int mem, int rem)$/;"	f
examine_globals	gdb/contrib/excheck.py	/^def examine_globals():$/;"	f
examine_one_bb	gdb/contrib/excheck.py	/^    def examine_one_bb(self, this_fun, bb, bb_worklist, seen_bbs):$/;"	m	class:GdbExceptionChecker
examine_one_bb_inner	gdb/contrib/excheck.py	/^    def examine_one_bb_inner(self, this_fun, bb):$/;"	m	class:GdbExceptionChecker
examine_prologue	gdb/ia64-tdep.c	/^examine_prologue (CORE_ADDR pc, CORE_ADDR lim_pc,$/;"	f	file:
examine_struct_fields	gdb/contrib/excheck.py	/^def examine_struct_fields(initializer):$/;"	f
exav_bfd_print_egsy_flags	bfd/vms-alpha.c	/^exav_bfd_print_egsy_flags (unsigned int flags, FILE *file)$/;"	f	file:
exc	gdb/gnu-nat.c	/^    struct exc_state exc;	\/* The exception that caused us to return.  *\/$/;"	m	struct:inf_wait	typeref:struct:inf_wait::exc_state	file:
exc_port	gdb/gnu-nat.h	/^    mach_port_t exc_port;	\/* Our replacement, which for.  *\/$/;"	m	struct:proc
exc_state	gdb/gnu-nat.c	/^struct exc_state$/;"	s	file:
exc_suspend_registers	sim/mips/sim-main.h	/^  unsigned_word exc_suspend_registers[LAST_EMBED_REGNUM + 1];$/;"	m	struct:_sim_cpu
exc_suspend_regs	sim/mn10300/mn10300_sim.h	/^  reg_t exc_suspend_regs[32];$/;"	m	struct:_state
exc_suspended	sim/mips/sim-main.h	/^  int exc_suspended;$/;"	m	struct:_sim_cpu
exc_suspended	sim/mn10300/mn10300_sim.h	/^  int exc_suspended;$/;"	m	struct:_state
exc_trigger_registers	sim/mips/sim-main.h	/^  unsigned_word exc_trigger_registers[LAST_EMBED_REGNUM + 1];$/;"	m	struct:_sim_cpu
exc_trigger_regs	sim/mn10300/mn10300_sim.h	/^  reg_t exc_trigger_regs[32];$/;"	m	struct:_state
exccause_regnum	gdb/xtensa-tdep.h	/^  int exccause_regnum;		\/* Register number for exccause.  *\/$/;"	m	struct:gdbarch_tdep
excep_string	gdb/ada-lang.c	/^  std::string excep_string;$/;"	m	struct:breakpoint	file:
excepn_map	gdb/go32-nat.c	/^} excepn_map[] = {$/;"	v	typeref:struct:__anon1834	file:
except_event	gdb/ser-mingw.c	/^  HANDLE except_event;$/;"	m	struct:ser_console_state	file:
except_event	gdb/ser-mingw.c	/^  HANDLE except_event;$/;"	m	struct:ser_windows_state	file:
except_number	opcodes/or1k-desc.h	/^typedef enum except_number {$/;"	g
exception	gdb/common/common-exceptions.c	/^  struct gdb_exception exception;$/;"	m	struct:catcher	typeref:struct:catcher::gdb_exception	file:
exception	gdb/gnu-nat.c	/^    int exception;		\/* The exception code.  *\/$/;"	m	struct:exc_state	file:
exception	gdb/unittests/optional/assignment/1.cc	/^struct exception {};$/;"	s	namespace:assign_1	file:
exception	gdb/unittests/optional/assignment/2.cc	/^struct exception {};$/;"	s	namespace:assign_2	file:
exception	gdb/unittests/optional/assignment/3.cc	/^struct exception {};$/;"	s	namespace:assign_3	file:
exception	gdb/unittests/optional/assignment/4.cc	/^struct exception {};$/;"	s	namespace:assign_4	file:
exception	gdb/unittests/optional/cons/copy.cc	/^struct exception { };$/;"	s	namespace:cons_copy	file:
exception	gdb/unittests/optional/cons/move.cc	/^struct exception { };$/;"	s	namespace:cons_move	file:
exception	gdb/unittests/optional/cons/value.cc	/^struct exception { };$/;"	s	namespace:cons_value	file:
exception	include/opcode/aarch64.h	/^  exception,$/;"	e	enum:aarch64_insn_class
exception	sim/ft32/ft32-sim.h	/^  int exception;$/;"	m	struct:ft32_cpu_state
exception	sim/sh/sim-main.h	/^    int exception;$/;"	m	struct:__anon488::__anon489
exception	sim/testsuite/sim/bfin/hwloop-bits.S	/^exception:$/;"	l
exception	sim/testsuite/sim/bfin/usp.S	/^exception:$/;"	l
exceptionPC	gdb/stubs/m68k-stub.c	/^    int       exceptionPC;      \/* pc value when this frame created *\/$/;"	m	struct:FrameStruct	file:
exceptionSize	gdb/stubs/m68k-stub.c	/^const short exceptionSize[] = { 4,4,6,4,4,4,4,4,29,10,16,46,12,4,4,4 };$/;"	v
exceptionSize	gdb/stubs/m68k-stub.c	/^static const short exceptionSize[] = { 4,4,6,4,4,4,4,4,4,4,4,4,16,4,4,4 };$/;"	v	file:
exceptionVector	gdb/stubs/m68k-stub.c	/^    int       exceptionVector;  \/* cpu vector causing exception     *\/$/;"	m	struct:FrameStruct	file:
exception_count	gdb/windows-nat.c	/^static int exception_count = 0;$/;"	v	file:
exception_event_kind	gdb/break-catch-throw.c	/^enum exception_event_kind$/;"	g	file:
exception_event_kind	gdb/breakpoint.c	/^enum exception_event_kind$/;"	g	file:
exception_flag	gdb/testsuite/gdb.python/py-prettyprint.py	/^exception_flag = False$/;"	v
exception_fprintf	gdb/exceptions.c	/^exception_fprintf (struct ui_file *file, struct gdb_exception e,$/;"	f
exception_frame_p	gdb/rx-tdep.c	/^exception_frame_p (enum rx_frame_type frame_type)$/;"	f	file:
exception_funcs	gdb/break-catch-throw.c	/^static const struct internalvar_funcs exception_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
exception_functions	gdb/break-catch-throw.c	/^static const struct exception_names exception_functions[] =$/;"	v	typeref:struct:exception_names	file:
exception_functions	gdb/guile/scm-exception.c	/^static const scheme_function exception_functions[] =$/;"	v	file:
exception_handler	sim/testsuite/sim/bfin/c_except_illopcode.S	/^exception_handler:$/;"	l
exception_handler	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^exception_handler:$/;"	l
exception_handler	sim/testsuite/sim/bfin/f221.s	/^exception_handler:$/;"	l
exception_info	bfd/elfxx-mips.c	/^	struct exception_info *exception_info;\/* Pointer to exception array.  *\/$/;"	m	struct:runtime_pdr	typeref:struct:runtime_pdr::exception_info	file:
exception_info	gdb/ada-lang.c	/^  const struct exception_support_info *exception_info;$/;"	m	struct:ada_inferior_data	typeref:struct:ada_inferior_data::exception_support_info	file:
exception_info	gdb/darwin-nat.h	/^  darwin_exception_info exception_info;$/;"	m	struct:darwin_inferior
exception_info	sim/rx/rx.c	/^} exception_info[] = {$/;"	v	typeref:struct:__anon511	file:
exception_messages	gdb/common/common-exceptions.c	/^static char **exception_messages;$/;"	v	file:
exception_messages_size	gdb/common/common-exceptions.c	/^static int exception_messages_size;$/;"	v	file:
exception_msym	gdb/breakpoint.c	/^  struct bound_minimal_symbol exception_msym {};$/;"	s	struct:breakpoint_objfile_data	file:
exception_names	gdb/break-catch-throw.c	/^struct exception_names$/;"	s	file:
exception_none	gdb/common/common-exceptions.c	/^const struct gdb_exception exception_none = { (enum return_reason) 0, GDB_NO_ERROR, NULL };$/;"	v	typeref:struct:gdb_exception
exception_print	gdb/exceptions.c	/^exception_print (struct ui_file *file, struct gdb_exception e)$/;"	f
exception_print_same	gdb/exceptions.c	/^exception_print_same (struct gdb_exception e1, struct gdb_exception e2)$/;"	f
exception_probes	gdb/breakpoint.c	/^  std::vector<probe *> exception_probes;$/;"	m	struct:breakpoint_objfile_data	file:
exception_resume_breakpoint	gdb/gdbthread.h	/^  struct breakpoint *exception_resume_breakpoint;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::breakpoint
exception_rethrow	gdb/common/common-exceptions.c	/^exception_rethrow (void)$/;"	f
exception_rx	gdb/break-catch-throw.c	/^  std::string exception_rx;$/;"	m	struct:breakpoint	file:
exception_searched	gdb/breakpoint.c	/^  int exception_searched = 0;$/;"	m	struct:breakpoint_objfile_data	file:
exception_smob	gdb/guile/scm-exception.c	/^} exception_smob;$/;"	t	typeref:struct:__anon1878	file:
exception_smob_name	gdb/guile/scm-exception.c	/^static const char exception_smob_name[] = "gdb:exception";$/;"	v	file:
exception_smob_tag	gdb/guile/scm-exception.c	/^static scm_t_bits exception_smob_tag;$/;"	v	file:
exception_support_info	gdb/ada-lang.c	/^struct exception_support_info$/;"	s	file:
exception_support_info_fallback	gdb/ada-lang.c	/^static const struct exception_support_info exception_support_info_fallback =$/;"	v	typeref:struct:exception_support_info	file:
exception_try_scope	gdb/common/common-exceptions.h	/^  exception_try_scope ()$/;"	f	struct:exception_try_scope
exception_try_scope	gdb/common/common-exceptions.h	/^struct exception_try_scope$/;"	s
exception_try_scope_entry	gdb/common/common-exceptions.c	/^exception_try_scope_entry (void)$/;"	f
exception_try_scope_exit	gdb/common/common-exceptions.c	/^exception_try_scope_exit (void *saved_state)$/;"	f
exceptions	gdb/stubs/sh-stub.c	/^exceptions (void)$/;"	f	file:
exceptions	gdb/testsuite/gdb.cp/gdb2495.cc	/^SimpleException exceptions;$/;"	v
exceptions_state_mc	gdb/common/common-exceptions.c	/^exceptions_state_mc (enum catcher_action action)$/;"	f	file:
exceptions_state_mc_action_iter	gdb/common/common-exceptions.c	/^exceptions_state_mc_action_iter (void)$/;"	f
exceptions_state_mc_action_iter_1	gdb/common/common-exceptions.c	/^exceptions_state_mc_action_iter_1 (void)$/;"	f
exceptions_state_mc_catch	gdb/common/common-exceptions.c	/^exceptions_state_mc_catch (struct gdb_exception *exception,$/;"	f
exceptions_state_mc_init	gdb/common/common-exceptions.c	/^exceptions_state_mc_init (void)$/;"	f
exchange	gdb/arm-tdep.h	/^      unsigned int exchange : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1655
exchange	libiberty/getopt.c	/^exchange (char **argv)$/;"	f	file:
excls	bfd/stabs.c	/^  struct stab_excl_list *excls;$/;"	m	struct:stab_section_info	typeref:struct:stab_section_info::stab_excl_list	file:
exclude	include/opcode/loongarch.h	/^  const int *exclude;$/;"	m	struct:loongarch_ase
exclude	include/opcode/loongarch.h	/^  const int *exclude;$/;"	m	struct:loongarch_opcode
exclude_coredump	gdb/linux-tdep.c	/^    unsigned int exclude_coredump : 1;$/;"	m	struct:smaps_vmflags	file:
exclude_input_section	bfd/elf32-spu.c	/^  asection *exclude_input_section;$/;"	m	struct:_uos_param	file:
exclude_output_section	bfd/elf32-spu.c	/^  asection *exclude_output_section;$/;"	m	struct:_uos_param	file:
excludes	gdb/namespace.h	/^  const char *excludes[1];$/;"	m	struct:using_direct
exclusions	include/opcode/mips.h	/^  unsigned long exclusions;$/;"	m	struct:mips_opcode
excp_decoded	sim/bfin/dv-bfin_cec.c	/^static const char * const excp_decoded[] =$/;"	v	file:
excp_handler	gdb/stubs/ia64vms-stub.c	/^excp_handler (struct chf$signal_array *sig,$/;"	f	file:
excp_matcher	gdb/guile/scm-safe-call.c	/^  excp_matcher_func *excp_matcher;$/;"	m	struct:with_catch_data	file:
excp_matcher_func	gdb/guile/guile-internal.h	/^typedef int excp_matcher_func (SCM key);$/;"	t
excp_regs	gdb/stubs/ia64vms-stub.c	/^static struct ia64_all_regs excp_regs;$/;"	v	typeref:struct:ia64_all_regs	file:
excp_to_sim_halt	sim/bfin/dv-bfin_cec.c	320;"	d	file:
excvaddr_regnum	gdb/xtensa-tdep.h	/^  int excvaddr_regnum;		\/* Register number for excvaddr.  *\/$/;"	m	struct:gdbarch_tdep
exe	sim/d10v/d10v_sim.h	/^  uint8 exe;$/;"	m	struct:_state
exec	bfd/doc/chew.c	/^exec (word)$/;"	f	file:
exec	gdb/cli/cli-interp.c	/^cli_interp::exec (const char *command_str)$/;"	f	class:cli_interp
exec	gdb/gdb_regex.c	/^compiled_regex::exec (const char *string, size_t nmatch,$/;"	f	class:compiled_regex
exec	gdb/mi/mi-interp.c	/^mi_interp::exec (const char *command)$/;"	f	class:mi_interp
exec	gdb/tui/tui-interp.c	/^tui_interp::exec (const char *command_str)$/;"	f	class:tui_interp
exec	include/aout/hp.h	/^struct exec$/;"	s
exec_bfd	gdb/exec.h	33;"	d
exec_bfd_mtime	gdb/exec.h	34;"	d
exec_bfill	include/som/aout.h	/^  unsigned char exec_bfill[4];$/;"	m	struct:som_external_exec_auxhdr
exec_bfill	include/som/internal.h	/^  long exec_bfill;$/;"	m	struct:som_exec_auxhdr
exec_bsize	include/som/aout.h	/^  unsigned char exec_bsize[4];$/;"	m	struct:som_external_exec_auxhdr
exec_bsize	include/som/internal.h	/^  long exec_bsize;$/;"	m	struct:som_exec_auxhdr
exec_bytes_size	bfd/libaout.h	/^  unsigned exec_bytes_size;$/;"	m	struct:aoutdata
exec_child	libiberty/pex-common.h	/^  pid_t (*exec_child) (struct pex_obj *, int \/* flags *\/,$/;"	m	struct:pex_funcs
exec_close	gdb/exec.c	/^exec_close (void)$/;"	f
exec_cmd	sim/erc32/func.c	/^exec_cmd(struct pstate *sregs, const char *cmd)$/;"	f
exec_continue	gdb/mi/mi-main.c	/^exec_continue (char **argv, int argc)$/;"	f	file:
exec_data	bfd/som.h	/^  struct som_exec_data *exec_data;$/;"	m	struct:somdata	typeref:struct:somdata::som_exec_data
exec_dfile	include/som/aout.h	/^  unsigned char exec_dfile[4];$/;"	m	struct:som_external_exec_auxhdr
exec_dfile	include/som/internal.h	/^  long exec_dfile;$/;"	m	struct:som_exec_auxhdr
exec_direction	gdb/infrun.c	/^static const char *exec_direction = exec_forward;$/;"	v	file:
exec_direction_kind	gdb/infrun.h	/^enum exec_direction_kind$/;"	g
exec_direction_names	gdb/infrun.c	/^static const char *const exec_direction_names[] = {$/;"	v	file:
exec_dmem	include/som/aout.h	/^  unsigned char exec_dmem[4];$/;"	m	struct:som_external_exec_auxhdr
exec_dmem	include/som/internal.h	/^  long exec_dmem;$/;"	m	struct:som_exec_auxhdr
exec_done_display_p	gdb/event-top.c	/^int exec_done_display_p = 0;$/;"	v
exec_dsize	include/som/aout.h	/^  unsigned char exec_dsize[4];$/;"	m	struct:som_external_exec_auxhdr
exec_dsize	include/som/internal.h	/^  long exec_dsize;$/;"	m	struct:som_exec_auxhdr
exec_entry	include/som/aout.h	/^  unsigned char exec_entry[4];$/;"	m	struct:som_external_exec_auxhdr
exec_entry	include/som/internal.h	/^  long exec_entry;$/;"	m	struct:som_exec_auxhdr
exec_entry_point	gdb/solib-svr4.c	/^exec_entry_point (struct bfd *abfd, struct target_ops *targ)$/;"	f	file:
exec_file_attach	gdb/exec.c	/^exec_file_attach (const char *filename, int from_tty)$/;"	f
exec_file_command	gdb/exec.c	/^exec_file_command (const char *args, int from_tty)$/;"	f	file:
exec_file_extra_hooks	gdb/corefile.c	/^static hook_type *exec_file_extra_hooks;	\/* Array of additional$/;"	v	file:
exec_file_find	gdb/solib.c	/^exec_file_find (const char *in_pathname, int *fd)$/;"	f	class:gdb
exec_file_hook_count	gdb/corefile.c	/^static int exec_file_hook_count = 0;		\/* Size of array.  *\/$/;"	v	file:
exec_file_locate_attach	gdb/exec.c	/^exec_file_locate_attach (int pid, int defer_bp_reset, int from_tty)$/;"	f
exec_filename	gdb/exec.h	35;"	d
exec_flags	bfd/som.h	/^  long exec_flags;$/;"	m	struct:som_exec_data
exec_flags	include/som/aout.h	/^  unsigned char exec_flags[4];$/;"	m	struct:som_external_exec_auxhdr
exec_flags	include/som/internal.h	/^  long exec_flags;$/;"	m	struct:som_exec_auxhdr
exec_forward	gdb/infrun.c	/^static const char exec_forward[] = "forward";$/;"	v	file:
exec_hdr	bfd/ecoff.c	36;"	d	file:
exec_hdr	bfd/libaout.h	432;"	d
exec_hdr	bfd/som.h	/^  struct som_exec_auxhdr *exec_hdr;$/;"	m	struct:somdata	typeref:struct:somdata::som_exec_auxhdr
exec_hdr_flags	bfd/libaout.h	/^  unsigned char exec_hdr_flags;$/;"	m	struct:aout_backend_data
exec_header_not_counted	bfd/libaout.h	/^  unsigned char exec_header_not_counted;$/;"	m	struct:aout_backend_data
exec_info	gdb/tui/tui-data.c	/^static struct tui_gen_win_info exec_info[2];$/;"	v	typeref:struct:tui_gen_win_info	file:
exec_load_addr	sim/cris/sim-if.c	/^static bfd_vma exec_load_addr;$/;"	v	file:
exec_loadmap	gdb/solib-dsbt.c	/^  struct int_elf32_dsbt_loadmap *exec_loadmap;$/;"	m	struct:dsbt_info	typeref:struct:dsbt_info::int_elf32_dsbt_loadmap	file:
exec_map	sim/common/sim-basics.h	/^  exec_map = 2,$/;"	e	enum:__anon645
exec_ops	gdb/exec.c	/^static exec_target exec_ops;$/;"	v	file:
exec_pathname	gdb/breakpoint.c	/^  char *exec_pathname;$/;"	m	struct:breakpoint	file:
exec_read_partial_read_only	gdb/exec.c	/^exec_read_partial_read_only (gdb_byte *readbuf, ULONGEST offset,$/;"	f
exec_reverse	gdb/infrun.c	/^static const char exec_reverse[] = "reverse";$/;"	v	file:
exec_reverse_continue	gdb/mi/mi-main.c	/^exec_reverse_continue (char **argv, int argc)$/;"	f	file:
exec_reverse_once	gdb/reverse.c	/^exec_reverse_once (const char *cmd, const char *args, int from_tty)$/;"	f	file:
exec_set_section_address	gdb/exec.c	/^exec_set_section_address (const char *filename, int index, CORE_ADDR address)$/;"	f
exec_target	gdb/exec.c	/^  exec_target ()$/;"	f	struct:target_ops
exec_target_info	gdb/exec.c	/^static const target_info exec_target_info = {$/;"	v	file:
exec_target_open	gdb/exec.c	/^exec_target_open (const char *args, int from_tty)$/;"	f	file:
exec_tfile	include/som/aout.h	/^  unsigned char exec_tfile[4];$/;"	m	struct:som_external_exec_auxhdr
exec_tfile	include/som/internal.h	/^  long exec_tfile;$/;"	m	struct:som_exec_auxhdr
exec_tmem	include/som/aout.h	/^  unsigned char exec_tmem[4];$/;"	m	struct:som_external_exec_auxhdr
exec_tmem	include/som/internal.h	/^  long exec_tmem;$/;"	m	struct:som_exec_auxhdr
exec_tsize	include/som/aout.h	/^  unsigned char exec_tsize[4];$/;"	m	struct:som_external_exec_auxhdr
exec_tsize	include/som/internal.h	/^  long exec_tsize;$/;"	m	struct:som_exec_auxhdr
exec_type	include/opcode/d10v.h	/^  int exec_type;$/;"	m	struct:d10v_opcode
exec_type	sim/d10v/d10v_sim.h	/^  int exec_type;$/;"	m	struct:simops
exec_unit	include/opcode/ia64.h	/^    enum ia64_unit exec_unit[3];$/;"	m	struct:ia64_templ_desc	typeref:enum:ia64_templ_desc::ia64_unit
exec_wrapper	gdb/fork-child.c	/^static char *exec_wrapper = NULL;$/;"	v	file:
execd_pathname	gdb/target/waitstatus.h	/^      char *execd_pathname;$/;"	m	union:target_waitstatus::__anon1724
execstack	include/bfdlink.h	/^  unsigned int execstack: 1;$/;"	m	struct:bfd_link_info
execute	gdb/contrib/cleanup_check.py	/^    def execute(self, fun):$/;"	m	class:CheckerPass
execute	gdb/contrib/excheck.py	/^    def execute(self, fun):$/;"	m	class:GdbExceptionChecker
execute	sim/sh64/mloop-compact.c	/^execute (SIM_CPU *current_cpu, SCACHE *sc, int fast_p)$/;"	f	file:
execute	sim/sh64/mloop-media.c	/^execute (SIM_CPU *current_cpu, SCACHE *sc, int fast_p)$/;"	f	file:
execute_all_close_hooks	gdb/gnulib/import/fd-hook.c	/^execute_all_close_hooks (gl_close_fn primary, int fd)$/;"	f
execute_all_ioctl_hooks	gdb/gnulib/import/fd-hook.c	/^execute_all_ioctl_hooks (gl_ioctl_fn primary,$/;"	f
execute_cfa_program	gdb/dwarf2-frame.c	/^execute_cfa_program (struct dwarf2_fde *fde, const gdb_byte *insn_ptr,$/;"	f	file:
execute_close_hooks	gdb/gnulib/import/fd-hook.c	/^execute_close_hooks (const struct fd_hook *remaining_list, gl_close_fn primary,$/;"	f
execute_cmd_post_hook	gdb/cli/cli-script.c	/^execute_cmd_post_hook (struct cmd_list_element *c)$/;"	f
execute_cmd_pre_hook	gdb/cli/cli-script.c	/^execute_cmd_pre_hook (struct cmd_list_element *c)$/;"	f
execute_code	gdb/xtensa-tdep.c	/^execute_code (struct gdbarch *gdbarch, CORE_ADDR current_pc, CORE_ADDR wb)$/;"	f	file:
execute_command	gdb/top.c	/^execute_command (const char *p, int from_tty)$/;"	f
execute_command_to_string	gdb/top.c	/^execute_command_to_string (const char *p, int from_tty)$/;"	f
execute_control_command	gdb/cli/cli-script.c	/^execute_control_command (struct command_line *cmd, int from_tty)$/;"	f
execute_control_command_1	gdb/cli/cli-script.c	/^execute_control_command_1 (struct command_line *cmd, int from_tty)$/;"	f	file:
execute_control_command_untraced	gdb/cli/cli-script.c	/^execute_control_command_untraced (struct command_line *cmd)$/;"	f
execute_control_commands	gdb/cli/cli-script.c	/^execute_control_commands (struct command_line *cmdlines, int from_tty)$/;"	f
execute_control_commands_to_string	gdb/cli/cli-script.c	/^execute_control_commands_to_string (struct command_line *commands,$/;"	f
execute_dwarf_cfa_vendor_op	gdb/gdbarch.c	/^  gdbarch_execute_dwarf_cfa_vendor_op_ftype *execute_dwarf_cfa_vendor_op;$/;"	m	struct:gdbarch	file:
execute_frame_filters	gdb/python/lib/gdb/frames.py	/^def execute_frame_filters(frame, frame_low, frame_high):$/;"	f
execute_gdb_command	gdb/python/python.c	/^execute_gdb_command (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
execute_ioctl_hooks	gdb/gnulib/import/fd-hook.c	/^execute_ioctl_hooks (const struct fd_hook *remaining_list, gl_ioctl_fn primary,$/;"	f
execute_l32e	gdb/xtensa-tdep.c	/^execute_l32e (struct gdbarch *gdbarch, int at, int as, int offset, CORE_ADDR wb)$/;"	f	file:
execute_line	readline/examples/fileman.c	/^execute_line (line)$/;"	f
execute_s32e	gdb/xtensa-tdep.c	/^execute_s32e (struct gdbarch *gdbarch, int at, int as, int offset, CORE_ADDR wb)$/;"	f	file:
execute_script_contents	gdb/auto-load.c	/^execute_script_contents (struct auto_load_pspace_info *pspace_info,$/;"	f	file:
execute_stack_op	gdb/dwarf2-frame.c	/^execute_stack_op (const gdb_byte *exp, ULONGEST len, int addr_size,$/;"	f	file:
execute_stack_op	gdb/dwarf2expr.c	/^dwarf_expr_context::execute_stack_op (const gdb_byte *op_ptr,$/;"	f	class:dwarf_expr_context
execute_test	gdb/testsuite/gdb.perf/backtrace.py	/^    def execute_test(self):$/;"	m	class:BackTrace
execute_test	gdb/testsuite/gdb.perf/disassemble.py	/^    def execute_test(self):$/;"	m	class:Disassemble
execute_test	gdb/testsuite/gdb.perf/gmonster-null-lookup.py	/^    def execute_test(self):$/;"	m	class:NullLookup
execute_test	gdb/testsuite/gdb.perf/gmonster-pervasive-typedef.py	/^    def execute_test(self):$/;"	m	class:PervasiveTypedef
execute_test	gdb/testsuite/gdb.perf/gmonster-print-cerr.py	/^    def execute_test(self):$/;"	m	class:PrintCerr
execute_test	gdb/testsuite/gdb.perf/gmonster-ptype-string.py	/^    def execute_test(self):$/;"	m	class:GmonsterPtypeString
execute_test	gdb/testsuite/gdb.perf/gmonster-runto-main.py	/^    def execute_test(self):$/;"	m	class:GmonsterRuntoMain
execute_test	gdb/testsuite/gdb.perf/gmonster-select-file.py	/^    def execute_test(self):$/;"	m	class:GmonsterSelectFile
execute_test	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^    def execute_test(self):$/;"	m	class:TestCase
execute_test	gdb/testsuite/gdb.perf/single-step.py	/^    def execute_test(self):$/;"	m	class:SingleStep
execute_test	gdb/testsuite/gdb.perf/skip-command.py	/^    def execute_test(self):$/;"	m	class:SkipCommand
execute_test	gdb/testsuite/gdb.perf/skip-prologue.py	/^    def execute_test(self):$/;"	m	class:SkipPrologue
execute_test	gdb/testsuite/gdb.perf/solib.py	/^    def execute_test(self):$/;"	m	class:SolibLoadUnload1
execute_test	gdb/testsuite/gdb.perf/template-breakpoints.py	/^    def execute_test(self):$/;"	m	class:TemplateBreakpoints
execute_trap	sim/erc32/exec.c	/^execute_trap(sregs)$/;"	f
execute_unwinders	gdb/python/lib/gdb/__init__.py	/^def execute_unwinders(pending_frame):$/;"	f
execute_user_command	gdb/cli/cli-script.c	/^execute_user_command (struct cmd_list_element *c, const char *args)$/;"	f
executedp	gdb/compile/compile-object-run.c	/^  int *executedp;$/;"	m	struct:do_module_cleanup	file:
executing	gdb/gdbthread.h	/^  int executing = 0;$/;"	m	class:thread_info
executing_breakpoint_commands	gdb/breakpoint.c	/^static int executing_breakpoint_commands;$/;"	v	file:
executing_macro_index	readline/macro.c	/^static int executing_macro_index;$/;"	v	file:
executing_startup	gdb/progspace.h	/^  int executing_startup = 0;$/;"	m	struct:program_space
execution_control_state	gdb/infrun.c	/^struct execution_control_state$/;"	s	file:
execution_direction	gdb/infrun.c	/^enum exec_direction_kind execution_direction = EXEC_FORWARD;$/;"	v	typeref:enum:exec_direction_kind
execution_direction	gdb/record-btrace.c	/^record_btrace_target::execution_direction ()$/;"	f	class:record_btrace_target
execution_direction	gdb/record-full.c	/^record_full_base_target::execution_direction ()$/;"	f	class:record_full_base_target
execution_direction	gdb/remote.c	/^remote_target::execution_direction ()$/;"	f	class:remote_target
execution_direction	gdb/target-delegates.c	/^debug_target::execution_direction ()$/;"	f	class:debug_target
execution_direction	gdb/target-delegates.c	/^dummy_target::execution_direction ()$/;"	f	class:dummy_target
execution_direction	gdb/target-delegates.c	/^target_ops::execution_direction ()$/;"	f	class:target_ops
execution_error	sim/rx/err.c	/^execution_error (enum execution_error num, unsigned long address)$/;"	f
execution_error	sim/rx/err.h	/^enum execution_error {$/;"	g
execution_error_action	sim/rx/err.h	/^enum execution_error_action {$/;"	g
execution_error_clear_last_error	sim/rx/err.c	/^execution_error_clear_last_error (void)$/;"	f
execution_error_exit_all	sim/rx/err.c	/^execution_error_exit_all (void)$/;"	f
execution_error_get_last_error	sim/rx/err.c	/^execution_error_get_last_error (void)$/;"	f
execution_error_ignore_all	sim/rx/err.c	/^execution_error_ignore_all (void)$/;"	f
execution_error_init_debugger	sim/rx/err.c	/^execution_error_init_debugger (void)$/;"	f
execution_error_init_standalone	sim/rx/err.c	/^execution_error_init_standalone (void)$/;"	f
execution_error_set_action	sim/rx/err.c	/^execution_error_set_action (enum execution_error num, enum execution_error_action act)$/;"	f
execution_error_warn_all	sim/rx/err.c	/^execution_error_warn_all (void)$/;"	f
execution_info	gdb/tui/tui-data.h	/^  struct tui_gen_win_info *execution_info;$/;"	m	struct:tui_source_info	typeref:struct:tui_source_info::tui_gen_win_info
execv_argv	gdb/nat/fork-inferior.c	/^execv_argv::execv_argv (const char *exec_file,$/;"	f	class:execv_argv
exiItype	gdb/mips-tdep.c	/^  exiItype,			\/* 13  5,6,5,5,1,1,1,1,1,1,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
exidx	bfd/elf32-arm.c	/^    } exidx;$/;"	m	union:_arm_elf_section_data::__anon1138	typeref:struct:_arm_elf_section_data::__anon1138::__anon1140	file:
exidx	bfd/elf32-tic6x.c	/^    } exidx;$/;"	m	union:_tic6x_elf_section_data::__anon1002	typeref:struct:_tic6x_elf_section_data::__anon1002::__anon1004	file:
existing_entries	bfd/arc-got.h	/^  enum tls_got_entries existing_entries;$/;"	m	struct:got_entry	typeref:enum:got_entry::tls_got_entries
existing_next_levels	gdb/dwarf2-frame-tailcall.c	/^existing_next_levels (struct frame_info *this_frame,$/;"	f	file:
exit	readline/examples/rlfe/os.h	52;"	d
exit	readline/examples/rlfe/os.h	62;"	d
exit_code	gdb/gdbserver/server.c	/^static int exit_code;$/;"	v	file:
exit_code	gdb/inferior.h	/^  LONGEST exit_code = 0;$/;"	m	class:inferior
exit_code	gdb/testsuite/gdb.mi/mi-exit-code.c	/^int exit_code = 0;$/;"	v
exit_failure	gdb/gnulib/import/exitfail.c	/^int volatile exit_failure = EXIT_FAILURE;$/;"	v
exit_first_thread	gdb/testsuite/gdb.mi/non-stop.c	/^int exit_first_thread = 0;$/;"	v
exit_group_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int exit_group_syscall = SYS_exit_group;$/;"	v
exit_handler	gdb/testsuite/gdb.python/py-events.py	/^def exit_handler (event):$/;"	f
exit_if_relative_exits	gdb/testsuite/gdb.base/fork-running-state.c	/^volatile int exit_if_relative_exits = 0;$/;"	v
exit_inferior	gdb/inferior.c	/^exit_inferior (inferior *inf)$/;"	f
exit_inferior_1	gdb/inferior.c	/^exit_inferior_1 (struct inferior *inftoex, int silent)$/;"	f	file:
exit_inferior_num_silent	gdb/inferior.c	/^exit_inferior_num_silent (int num)$/;"	f
exit_inferior_silent	gdb/inferior.c	/^exit_inferior_silent (inferior *inf)$/;"	f
exit_inferior_silent	gdb/inferior.c	/^exit_inferior_silent (int pid)$/;"	f
exit_jump_pad_bkpt	gdb/gdbserver/linux-low.h	/^  struct breakpoint *exit_jump_pad_bkpt;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::breakpoint
exit_lwp	gdb/linux-nat.c	/^exit_lwp (struct lwp_info *lp)$/;"	f	file:
exit_requested	gdb/gdbserver/server.c	/^static int exit_requested;$/;"	v	file:
exit_select	gdb/ser-mingw.c	/^  HANDLE exit_select;$/;"	m	struct:ser_console_state	file:
exit_signo	gdb/gdbserver/nto-low.c	/^  int exit_signo; \/* For tracking exit status.  *\/$/;"	m	struct:nto_inferior	file:
exit_sim	sim/erc32/erc32.c	/^exit_sim()$/;"	f
exit_with_msg	gdb/testsuite/gdb.arch/s390-multiarch.c	/^exit_with_msg(const char *fmt, ...)$/;"	f	file:
exit_with_usage	gdb/python/python-config.py	/^def exit_with_usage(code=1):$/;"	f
exitsig	sim/cris/sim-main.h	/^  int exitsig;$/;"	m	struct:cris_thread_info
exitval	sim/cris/sim-main.h	/^  int exitval;$/;"	m	struct:cris_thread_info
exp	gdb/ada-exp.y	/^exp	:	relation$/;"	l
exp	gdb/breakpoint.h	/^  expression_up exp;$/;"	m	struct:watchpoint
exp	gdb/c-exp.y	/^exp	:	'!' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'&' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'(' exp1 ')'$/;"	l
exp	gdb/c-exp.y	/^exp	:	'(' type_exp ')' exp  %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'*' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'+' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'-' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	'~' exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	ALIGNOF '(' type_exp ')'	%prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	CHAR$/;"	l
exp	gdb/c-exp.y	/^exp	:	CONST_CAST '<' type_exp '>' '(' exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	DECREMENT exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	DYNAMIC_CAST '<' type_exp '>' '(' exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	FLOAT$/;"	l
exp	gdb/c-exp.y	/^exp	:	INCREMENT exp    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	INT$/;"	l
exp	gdb/c-exp.y	/^exp	:	NAME_OR_INT$/;"	l
exp	gdb/c-exp.y	/^exp	:	OBJC_LBRAC CLASSNAME$/;"	l
exp	gdb/c-exp.y	/^exp	:	OBJC_LBRAC exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	REINTERPRET_CAST '<' type_exp '>' '(' exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	SELECTOR '(' name ')'$/;"	l
exp	gdb/c-exp.y	/^exp	:	SIZEOF '(' type ')'	%prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	SIZEOF exp       %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	STATIC_CAST '<' type_exp '>' '(' exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	TYPEID '(' exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	TYPEID '(' type_exp ')' %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	UNKNOWN_CPP_NAME '('$/;"	l
exp	gdb/c-exp.y	/^exp	:	VARIABLE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '%' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '&' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '(' ')' %prec ARROW$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '('$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' '~' name COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' '~' name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' name COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '.' qualified_name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '<' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '=' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '>' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '?' exp ':' exp	%prec '?'$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '@' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '[' exp1 ']'$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '\/' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '^' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp '|' exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ANDAND exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW '~' name COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW '~' name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW name COMPLETE$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW qualified_name$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ARROW_STAR exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp ASSIGN_MODIFY exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp DECREMENT    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp DOT_STAR exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp EQUAL exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp INCREMENT    %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp LSH exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp OBJC_LBRAC exp1 ']'$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp OROR exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	exp RSH exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	lcurly arglist rcurly	%prec ARROW$/;"	l
exp	gdb/c-exp.y	/^exp	:	lcurly type_exp rcurly exp  %prec UNARY$/;"	l
exp	gdb/c-exp.y	/^exp	:	string_exp$/;"	l
exp	gdb/c-exp.y	/^exp	:	variable$/;"	l
exp	gdb/c-exp.y	/^exp	: 	OBJC_LBRAC TYPENAME$/;"	l
exp	gdb/c-exp.y	/^exp     :	NSSTRING	\/* ObjC NextStep NSString constant$/;"	l
exp	gdb/c-exp.y	/^exp     :       FALSEKEYWORD$/;"	l
exp	gdb/c-exp.y	/^exp     :       TRUEKEYWORD$/;"	l
exp	gdb/c-exp.y	/^exp     :       function_method$/;"	l
exp	gdb/c-exp.y	/^exp     :       function_method_void_or_typelist COLONCOLON name$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	'!' exp    %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	'(' exp1 ')'$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	'(' type ')' exp  %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	'-' exp    %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	'~' exp    %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	DYNAMIC_CAST '<' type '>' '(' exp1 ')' %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	FLOAT$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	INT$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	REINTERPRET_CAST '<' type '>' '(' exp1 ')' %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	SIZEOF '(' type ')'	%prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	STATIC_CAST '<' type '>' '(' exp1 ')' %prec UNARY$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '%' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '&' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '.' NAME$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '<' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '?' exp ':' exp	%prec '?'$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '\/' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '^' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp '|' exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp ANDAND exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp ARROW NAME$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp EQUAL exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp LSH exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp OROR exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp	:	exp RSH exp$/;"	l
exp	gdb/cp-name-parser.y	/^exp     :       FALSEKEYWORD   $/;"	l
exp	gdb/cp-name-parser.y	/^exp     :       TRUEKEYWORD    $/;"	l
exp	gdb/dwarf2-frame.h	/^    } exp;$/;"	m	union:dwarf2_frame_state_reg::__anon1767	typeref:struct:dwarf2_frame_state_reg::__anon1767::__anon1768
exp	gdb/f-exp.y	/^exp	:	'&' exp    %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	'(' complexnum ')'$/;"	l
exp	gdb/f-exp.y	/^exp	:	'(' type ')' exp  %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	'*' exp    %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	'-' exp    %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	'~' exp    %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	BOOL_NOT exp    %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	FLOAT$/;"	l
exp	gdb/f-exp.y	/^exp	:	INT$/;"	l
exp	gdb/f-exp.y	/^exp	:	NAME_OR_INT$/;"	l
exp	gdb/f-exp.y	/^exp	:	SIZEOF '(' type ')'	%prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	SIZEOF exp       %prec UNARY$/;"	l
exp	gdb/f-exp.y	/^exp	:	STRING_LITERAL$/;"	l
exp	gdb/f-exp.y	/^exp	:	VARIABLE$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '&' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '(' $/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '=' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '@' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '\/' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '^' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp '|' exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp ASSIGN_MODIFY exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp BOOL_OR exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp EQUAL exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp GREATERTHAN exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp LESSTHAN exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp LSH exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp RSH exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	exp STARSTAR exp$/;"	l
exp	gdb/f-exp.y	/^exp	:	variable$/;"	l
exp	gdb/f-exp.y	/^exp     :       '(' exp ')'$/;"	l
exp	gdb/f-exp.y	/^exp     :       BOOLEAN_LITERAL$/;"	l
exp	gdb/f-exp.y	/^exp     :       exp '%' name$/;"	l
exp	gdb/f-exp.y	/^exp     :       exp BOOL_AND exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	'!' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	'&' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	'(' exp1 ')'$/;"	l
exp	gdb/go-exp.y	/^exp	:	'*' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	'+' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	'-' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	'^' exp    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	CHAR$/;"	l
exp	gdb/go-exp.y	/^exp	:	DOLLAR_VARIABLE$/;"	l
exp	gdb/go-exp.y	/^exp	:	FALSE_KEYWORD$/;"	l
exp	gdb/go-exp.y	/^exp	:	FLOAT$/;"	l
exp	gdb/go-exp.y	/^exp	:	INT$/;"	l
exp	gdb/go-exp.y	/^exp	:	NAME_OR_INT$/;"	l
exp	gdb/go-exp.y	/^exp	:	SIZEOF_KEYWORD  '(' exp ')'  %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	SIZEOF_KEYWORD '(' type ')'  %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	TRUE_KEYWORD$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '%' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '&' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '('$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '.' COMPLETE$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '.' name_not_typename COMPLETE$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '.' name_not_typename$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '<' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '=' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '>' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '?' exp ':' exp	%prec '?'$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '@' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '[' exp1 ']'$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '\/' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '^' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp '|' exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp ANDAND exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp ASSIGN_MODIFY exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp DECREMENT    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp EQUAL exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp INCREMENT    %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp LSH exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp OROR exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	exp RSH exp$/;"	l
exp	gdb/go-exp.y	/^exp	:	lcurly type rcurly exp  %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	string_exp  %prec ABOVE_COMMA$/;"	l
exp	gdb/go-exp.y	/^exp	:	type '(' exp ')'  %prec UNARY$/;"	l
exp	gdb/go-exp.y	/^exp	:	variable$/;"	l
exp	gdb/m2-exp.y	/^exp	:	'(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	'+' exp    %prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp	:	'-'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	'{' type '}' exp  %prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp	:	ABS '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	CAP '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	CHAR$/;"	l
exp	gdb/m2-exp.y	/^exp	:	CHR '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	DEC '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	DEC '(' exp ',' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	EXCL '(' exp ',' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	FLOAT$/;"	l
exp	gdb/m2-exp.y	/^exp	:	FLOAT_FUNC '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	INC '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	INC '(' exp ',' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	INCL '(' exp ',' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	INT$/;"	l
exp	gdb/m2-exp.y	/^exp	:	M2_FALSE$/;"	l
exp	gdb/m2-exp.y	/^exp	:	M2_TRUE$/;"	l
exp	gdb/m2-exp.y	/^exp	:	ODD '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	ORD '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	SIZE '(' type ')'	%prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp	:	SIZE exp       %prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp	:	STRING$/;"	l
exp	gdb/m2-exp.y	/^exp	:	TRUNC '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	TSIZE '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	UINT$/;"	l
exp	gdb/m2-exp.y	/^exp	:	VAL '(' type ',' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '('$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '<' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '=' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '>' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '@' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '[' exp ']'$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp '\/' exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp ASSIGN exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp DOT NAME$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp IN set$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp LOGICAL_AND exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp MOD exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	exp OROR exp$/;"	l
exp	gdb/m2-exp.y	/^exp	:	not_exp exp %prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp	:	set$/;"	l
exp	gdb/m2-exp.y	/^exp	:	variable$/;"	l
exp	gdb/m2-exp.y	/^exp	: 	HIGH '(' exp ')'$/;"	l
exp	gdb/m2-exp.y	/^exp	: 	MAX_FUNC '(' type ')'$/;"	l
exp	gdb/m2-exp.y	/^exp 	:	MIN_FUNC '(' type ')'$/;"	l
exp	gdb/m2-exp.y	/^exp     :       exp '['$/;"	l
exp	gdb/m2-exp.y	/^exp     :       exp '^'   %prec UNARY$/;"	l
exp	gdb/m2-exp.y	/^exp     :       exp DIV exp$/;"	l
exp	gdb/m2-exp.y	/^exp     :       type '(' exp ')' %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	'(' exp1 ')'$/;"	l
exp	gdb/p-exp.y	/^exp	:	'-' exp    %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	'@' exp    %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	DECREMENT  '(' exp ')'   %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	FALSEKEYWORD$/;"	l
exp	gdb/p-exp.y	/^exp	:	FLOAT$/;"	l
exp	gdb/p-exp.y	/^exp	:	INCREMENT '(' exp ')'   %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	INT$/;"	l
exp	gdb/p-exp.y	/^exp	:	NAME_OR_INT$/;"	l
exp	gdb/p-exp.y	/^exp	:	NOT exp    %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	SIZEOF  '(' exp ')'      %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	SIZEOF '(' type ')'	%prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	STRING$/;"	l
exp	gdb/p-exp.y	/^exp	:	THIS$/;"	l
exp	gdb/p-exp.y	/^exp	:	TRUEKEYWORD$/;"	l
exp	gdb/p-exp.y	/^exp	:	VARIABLE$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '('$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '*' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '+' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '-' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '<' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '=' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '>' exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '['$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '\/' {$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp '^'   %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp ANDAND exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp ASSIGN exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp DIV exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp GEQ exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp LEQ exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp LSH exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp MOD exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp NOTEQUAL exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp OR exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp RSH exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	exp XOR exp$/;"	l
exp	gdb/p-exp.y	/^exp	:	field_exp  name COMPLETE$/;"	l
exp	gdb/p-exp.y	/^exp	:	field_exp COMPLETE$/;"	l
exp	gdb/p-exp.y	/^exp	:	field_exp FIELDNAME$/;"	l
exp	gdb/p-exp.y	/^exp	:	field_exp name$/;"	l
exp	gdb/p-exp.y	/^exp	:	type '(' exp ')' %prec UNARY$/;"	l
exp	gdb/p-exp.y	/^exp	:	variable$/;"	l
exp	gdb/printcmd.c	/^    expression_up exp;$/;"	m	struct:display	file:
exp	gdb/varobj.c	/^  expression_up exp;$/;"	m	struct:varobj_root	file:
exp	include/opcode/cr16.h	/^  expressionS exp;$/;"	m	struct:__anon1332
exp	include/opcode/crx.h	/^    expressionS exp;$/;"	m	struct:__anon1268
exp	include/opcode/msp430.h	/^  expressionS	exp;$/;"	m	struct:msp430_operand_s
exp	intl/plural.c	/^  struct expression *exp;$/;"	m	union:__anon978	typeref:struct:__anon978::expression	file:
exp	intl/plural.y	/^exp:	  exp '?' exp ':' exp$/;"	l
exp	sim/ppc/dp-bit.c	/^      unsigned int exp:EXPBITS __attribute__ ((packed));$/;"	m	struct:__anon939::__anon940	file:
exp	sim/rx/fpu.c	/^  int exp;$/;"	m	struct:__anon505	file:
exp1	gdb/ada-exp.y	/^exp1	:	exp$/;"	l
exp1	gdb/c-exp.y	/^exp1	:	exp$/;"	l
exp1	gdb/cp-name-parser.y	/^exp1	:	'&' start$/;"	l
exp1	gdb/cp-name-parser.y	/^exp1	:	exp '>' exp$/;"	l
exp1	gdb/cp-name-parser.y	/^exp1	:	exp$/;"	l
exp1	gdb/go-exp.y	/^exp1	:	exp$/;"	l
exp1	gdb/p-exp.y	/^exp1	:	exp$/;"	l
exp2	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (exp2);$/;"	v
exp2	gdb/gnulib/import/math.in.h	585;"	d
exp2	gdb/gnulib/import/math.in.h	586;"	d
exp2	gdb/gnulib/import/math.in.h	598;"	d
exp2f	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (exp2f);$/;"	v
exp2f	gdb/gnulib/import/math.in.h	575;"	d
exp2l	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (exp2l);$/;"	v
exp2l	gdb/gnulib/import/math.in.h	608;"	d
exp2l	gdb/gnulib/import/math.in.h	609;"	d
exp2l	gdb/gnulib/import/math.in.h	615;"	d
exp2l	gdb/gnulib/import/math.in.h	622;"	d
exp_bias	include/floatformat.h	/^  int exp_bias;$/;"	m	struct:floatformat
exp_descriptor	gdb/parser-defs.h	/^struct exp_descriptor$/;"	s
exp_descriptor_c	gdb/c-lang.c	/^const struct exp_descriptor exp_descriptor_c = $/;"	v	typeref:struct:exp_descriptor
exp_descriptor_modula2	gdb/m2-lang.c	/^const struct exp_descriptor exp_descriptor_modula2 = $/;"	v	typeref:struct:exp_descriptor
exp_descriptor_opencl	gdb/opencl-lang.c	/^const struct exp_descriptor exp_descriptor_opencl =$/;"	v	typeref:struct:exp_descriptor
exp_descriptor_rust	gdb/rust-lang.c	/^static const struct exp_descriptor exp_descriptor_rust = $/;"	v	typeref:struct:exp_descriptor	file:
exp_descriptor_standard	gdb/parse.c	/^const struct exp_descriptor exp_descriptor_standard = $/;"	v	typeref:struct:exp_descriptor
exp_element	gdb/expression.h	/^union exp_element$/;"	u
exp_iterate	gdb/parse.c	/^exp_iterate (struct expression *exp,$/;"	f	file:
exp_len	include/floatformat.h	/^  unsigned int exp_len;$/;"	m	struct:floatformat
exp_nan	include/floatformat.h	/^  unsigned int exp_nan;$/;"	m	struct:floatformat
exp_opcode	gdb/expression.h	/^enum exp_opcode$/;"	g
exp_start	include/floatformat.h	/^  unsigned int exp_start;$/;"	m	struct:floatformat
exp_string	gdb/breakpoint.h	/^  char *exp_string;$/;"	m	struct:watchpoint
exp_string	gdb/printcmd.c	/^    char *exp_string;$/;"	m	struct:display	file:
exp_string_reparse	gdb/breakpoint.h	/^  char *exp_string_reparse;$/;"	m	struct:watchpoint
exp_uses_objfile	gdb/parse.c	/^exp_uses_objfile (struct expression *exp, struct objfile *objfile)$/;"	f
exp_uses_objfile_iter	gdb/parse.c	/^exp_uses_objfile_iter (struct objfile *exp_objfile, void *objfile_voidp)$/;"	f	file:
exp_valid_block	gdb/breakpoint.h	/^  const struct block *exp_valid_block;$/;"	m	struct:watchpoint	typeref:struct:watchpoint::block
expand	gdb/macroexp.c	/^expand (const char *id,$/;"	f	file:
expand_all_symtabs	gdb/symfile.h	/^  void (*expand_all_symtabs) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions
expand_count	gdb/bcache.c	/^  unsigned long expand_count;$/;"	m	struct:bcache	file:
expand_forced_rule	sim/ppc/ld-decode.h	/^  expand_forced_rule,$/;"	e	enum:__anon950
expand_fp_imm	opcodes/aarch64-opc.c	/^expand_fp_imm (int size, uint32_t imm8)$/;"	f	file:
expand_hash_count	gdb/bcache.c	/^  unsigned long expand_hash_count;$/;"	m	struct:bcache	file:
expand_hash_table	gdb/bcache.c	/^expand_hash_table (struct bcache *bcache)$/;"	f	file:
expand_hashtable	gdb/dictionary.c	/^expand_hashtable (struct dictionary *dict)$/;"	f	file:
expand_logical_immediate	sim/aarch64/simulator.c	/^expand_logical_immediate (uint32_t S, uint32_t R, uint32_t N)$/;"	f	file:
expand_macro	opcodes/mep-asm.c	/^expand_macro (arg *args, int narg, macro *mac)$/;"	f	file:
expand_opcode	sim/sh/gencode.c	/^expand_opcode (int val, int i, const char *s)$/;"	f	file:
expand_ppi_code	sim/sh/gencode.c	/^expand_ppi_code (int val, int i, const char *s)$/;"	f	file:
expand_ppi_movxy	sim/sh/gencode.c	/^expand_ppi_movxy (void)$/;"	f	file:
expand_preserving_ws	gdb/completer.c	/^expand_preserving_ws (const char *orig, size_t orig_len,$/;"	f	file:
expand_prompt	readline/display.c	/^expand_prompt (pmt, lp, lip, niflp, vlp)$/;"	f	file:
expand_string	opcodes/mep-asm.c	/^expand_string (const char *in, int first_only)$/;"	f	file:
expand_symtab_containing_pc	gdb/symtab.c	/^expand_symtab_containing_pc (CORE_ADDR pc, struct obj_section *section)$/;"	f
expand_symtabs_exp_notify_ftype	gdb/symfile.h	/^typedef void (expand_symtabs_exp_notify_ftype) (compunit_symtab *symtab);$/;"	t
expand_symtabs_file_matcher_ftype	gdb/symfile.h	/^typedef bool (expand_symtabs_file_matcher_ftype) (const char *filename,$/;"	t
expand_symtabs_for_function	gdb/symfile.h	/^  void (*expand_symtabs_for_function) (struct objfile *objfile,$/;"	m	struct:quick_symbol_functions
expand_symtabs_matching	gdb/symfile.h	/^  void (*expand_symtabs_matching)$/;"	m	struct:quick_symbol_functions
expand_symtabs_symbol_matcher_ftype	gdb/symfile.h	/^typedef bool (expand_symtabs_symbol_matcher_ftype) (const char *name);$/;"	t
expand_symtabs_with_fullname	gdb/symfile.h	/^  void (*expand_symtabs_with_fullname) (struct objfile *objfile,$/;"	m	struct:quick_symbol_functions
expandargv	libiberty/argv.c	/^expandargv (int *argcp, char ***argvp)$/;"	f
expanded_bits	sim/igen/gen.h	/^  opcode_bits *expanded_bits;$/;"	m	struct:_gen_entry
expanded_bits	sim/igen/gen.h	/^  opcode_bits *expanded_bits;$/;"	m	struct:_insn_list
expanded_bits	sim/ppc/ld-insn.h	/^  insn_bits *expanded_bits;$/;"	m	struct:_insn_table
expansion	include/hp-symtab.h	/^  unsigned int	  expansion : 1;\/* template expansion           *\/$/;"	m	struct:quick_class
expansion	include/hp-symtab.h	/^  unsigned int expansion:	1;$/;"	m	struct:dntt_type_function
expansion	include/hp-symtab.h	/^  unsigned int expansion:   1;     \/* 1=template expansion.  *\/$/;"	m	struct:dntt_type_class
expansion	include/hp-symtab.h	/^  unsigned int expansion: 1;   \/* 1 = function expansion       *\/$/;"	m	struct:dntt_type_doc_function
expansion	libiberty/cp-demangle.c	/^  int expansion;$/;"	m	struct:d_info_checkpoint	file:
expansion	libiberty/cp-demangle.h	/^  int expansion;$/;"	m	struct:d_info
expansion	opcodes/mep-asm.c	/^  char *expansion;$/;"	m	struct:__anon40	file:
expansions	include/hp-symtab.h	/^  dnttpointer expansions     ;     \/* ptr to expansion list         *\/$/;"	m	struct:dntt_type_template
expat_parser	gdb/xml-support.c	/^  XML_Parser expat_parser ()$/;"	f	struct:gdb_xml_parser
expect	gdb/gdbserver/gdbreplay.c	/^expect (FILE *fp)$/;"	f	file:
expect_input	sim/cris/rvdummy.c	/^expect_input (int fd, unsigned char *buf, int nbytes, int ncomp)$/;"	f	file:
expect_signaled	gdb/testsuite/gdb.multi/watchpoint-multi-exit.c	/^static volatile int expect_signaled;$/;"	v	file:
expected_language	gdb/language.c	/^const struct language_defn *expected_language;$/;"	v	typeref:struct:language_defn
expedite_regs	gdb/gdbserver/tdesc.h	/^  const char **expedite_regs = NULL;$/;"	m	struct:target_desc
expf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (expf);$/;"	v
expf	gdb/gnulib/import/math.in.h	539;"	d
expf	gdb/gnulib/import/math.in.h	545;"	d
expl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (expl);$/;"	v
expl	gdb/gnulib/import/math.in.h	554;"	d
expl	gdb/gnulib/import/math.in.h	560;"	d
explains_signal	gdb/breakpoint.h	/^  int (*explains_signal) (struct breakpoint *, enum gdb_signal);$/;"	m	struct:breakpoint_ops
explains_signal_watchpoint	gdb/breakpoint.c	/^explains_signal_watchpoint (struct breakpoint *b, enum gdb_signal sig)$/;"	f	file:
explicit_completion_info	gdb/location.h	/^struct explicit_completion_info$/;"	s
explicit_line	gdb/symtab.h	/^  bool explicit_line = false;$/;"	m	struct:symtab_and_line
explicit_loc	gdb/linespec.c	/^  struct explicit_location explicit_loc;$/;"	m	struct:linespec	typeref:struct:linespec::explicit_location	file:
explicit_loc	gdb/location.c	/^    struct explicit_location explicit_loc;$/;"	m	union:event_location::__anon1725	typeref:struct:event_location::__anon1725::explicit_location	file:
explicit_location	gdb/location.h	/^struct explicit_location$/;"	s
explicit_location_lex_one	gdb/location.c	/^explicit_location_lex_one (const char **inp,$/;"	f	class:gdb
explicit_location_lex_one_function	gdb/location.c	/^explicit_location_lex_one_function (const char **inp,$/;"	f	class:gdb
explicit_location_match_type	gdb/completer.c	/^enum explicit_location_match_type$/;"	g	file:
explicit_location_to_linespec	gdb/location.c	/^explicit_location_to_linespec (const struct explicit_location *explicit_loc)$/;"	f
explicit_location_to_string	gdb/location.c	/^explicit_location_to_string (const struct explicit_location *explicit_loc)$/;"	f
explicit_options	gdb/completer.c	/^static const char *const explicit_options[] =$/;"	v	file:
explicit_pc	gdb/symtab.h	/^  bool explicit_pc = false;$/;"	m	struct:symtab_and_line
explicit_private_c	gdb/testsuite/gdb.cp/classes.cc	/^explicit_private_class explicit_private_c;$/;"	v
explicit_private_c	gdb/testsuite/gdb.cp/misc.cc	/^explicit_private_class explicit_private_c;$/;"	v
explicit_private_class	gdb/testsuite/gdb.cp/classes.cc	/^class explicit_private_class {$/;"	c	file:
explicit_private_class	gdb/testsuite/gdb.cp/misc.cc	/^class explicit_private_class {$/;"	c	file:
explicit_public_s	gdb/testsuite/gdb.cp/classes.cc	/^explicit_public_struct explicit_public_s;$/;"	v
explicit_public_s	gdb/testsuite/gdb.cp/misc.cc	/^explicit_public_struct explicit_public_s;$/;"	v
explicit_public_struct	gdb/testsuite/gdb.cp/classes.cc	/^struct explicit_public_struct {$/;"	s	file:
explicit_public_struct	gdb/testsuite/gdb.cp/misc.cc	/^struct explicit_public_struct {$/;"	s	file:
explicit_to_string_internal	gdb/location.c	/^explicit_to_string_internal (int as_linespec,$/;"	f	file:
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:ArrayExplorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:CompoundExplorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:Explorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:PointerExplorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:ReferenceExplorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:ScalarExplorer
explore_expr	gdb/python/lib/gdb/command/explore.py	/^    def explore_expr(expr, value, is_child):$/;"	m	class:TypedefExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:ArrayExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:CompoundExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:Explorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:PointerExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:ReferenceExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:ScalarExplorer
explore_type	gdb/python/lib/gdb/command/explore.py	/^    def explore_type(name, datatype, is_child):$/;"	m	class:TypedefExplorer
expm1	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (expm1);$/;"	v
expm1	gdb/gnulib/import/math.in.h	656;"	d
expm1	gdb/gnulib/import/math.in.h	657;"	d
expm1	gdb/gnulib/import/math.in.h	669;"	d
expm1f	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (expm1f);$/;"	v
expm1f	gdb/gnulib/import/math.in.h	633;"	d
expm1f	gdb/gnulib/import/math.in.h	634;"	d
expm1f	gdb/gnulib/import/math.in.h	646;"	d
expm1l	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (expm1l);$/;"	v
expm1l	gdb/gnulib/import/math.in.h	678;"	d
expm1l	gdb/gnulib/import/math.in.h	684;"	d
exponent	gdb/gnulib/import/float.in.h	/^    struct { unsigned int lo; unsigned int hi; unsigned int exponent; } xd;$/;"	m	struct:gl_long_double_union::__anon1812
exponent	gdb/go32-nat.c	/^    unsigned short exponent:15;$/;"	m	struct:__anon1828	file:
exponent	libdecnumber/decNumber.h	/^    int32_t exponent;	 \/* Unadjusted exponent, unbiased, in	      *\/$/;"	m	struct:__anon82
exponent	libdecnumber/decNumberLocal.h	/^    Int      exponent;	      \/* Unadjusted signed exponent (q), or   *\/$/;"	m	struct:__anon81
exponent	libiberty/copysign.c	/^    unsigned int exponent :11;$/;"	m	struct:__anon1209::__anon1210	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent: 11;$/;"	m	struct:__anon1205::__anon1206	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent: 11;$/;"	m	struct:__anon1205::__anon1207	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent: 11;$/;"	m	struct:__anon1209::__anon1211	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent: 8;$/;"	m	struct:__anon1213::__anon1214	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent: 8;$/;"	m	struct:__anon1216::__anon1217	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent:8;$/;"	m	struct:__anon1213::__anon1215	file:
exponent	libiberty/copysign.c	/^    unsigned int exponent:8;$/;"	m	struct:__anon1216::__anon1218	file:
export_content	bfd/mach-o.h	/^  unsigned char *export_content;$/;"	m	struct:bfd_mach_o_dyld_info_command
export_count	include/som/internal.h	/^  unsigned int export_count;$/;"	m	struct:som_lst_header
export_count	include/som/lst.h	/^  unsigned char export_count[4];$/;"	m	struct:som_external_lst_header
export_dynamic	include/bfdlink.h	/^  unsigned int export_dynamic: 1;$/;"	m	struct:bfd_link_info
export_glue	bfd/elf32-arm.c	/^  struct elf_link_hash_entry *export_glue;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::elf_link_hash_entry	file:
export_hash_offset	bfd/pef.h	/^  unsigned long export_hash_offset;$/;"	m	struct:bfd_pef_loader_header
export_hash_offset	bfd/pef.h	/^  unsigned long export_hash_offset;$/;"	m	struct:bfd_pef_xlib_header
export_hash_table_power	bfd/pef.h	/^  unsigned long export_hash_table_power;$/;"	m	struct:bfd_pef_loader_header
export_hash_table_power	bfd/pef.h	/^  unsigned long export_hash_table_power;$/;"	m	struct:bfd_pef_xlib_header
export_key_offset	bfd/pef.h	/^  unsigned long export_key_offset;$/;"	m	struct:bfd_pef_xlib_header
export_loc	include/som/internal.h	/^  unsigned int export_loc;$/;"	m	struct:som_lst_header
export_loc	include/som/lst.h	/^  unsigned char export_loc[4];$/;"	m	struct:som_external_lst_header
export_names_offset	bfd/pef.h	/^  unsigned long export_names_offset;$/;"	m	struct:bfd_pef_xlib_header
export_off	bfd/mach-o.h	/^  unsigned int export_off;$/;"	m	struct:bfd_mach_o_dyld_info_command
export_off	include/mach-o/external.h	/^  unsigned char export_off[4];$/;"	m	struct:mach_o_dyld_info_command_external
export_size	bfd/mach-o.h	/^  unsigned int export_size;$/;"	m	struct:bfd_mach_o_dyld_info_command
export_size	include/mach-o/external.h	/^  unsigned char export_size[4];$/;"	m	struct:mach_o_dyld_info_command_external
export_symbol_offset	bfd/pef.h	/^  unsigned long export_symbol_offset;$/;"	m	struct:bfd_pef_xlib_header
exported_symbol_count	bfd/pef.h	/^  unsigned long exported_symbol_count;$/;"	m	struct:bfd_pef_loader_header
exported_symbol_count	bfd/pef.h	/^  unsigned long exported_symbol_count;$/;"	m	struct:bfd_pef_xlib_header
expout	gdb/parser-defs.h	/^  expression_up expout;$/;"	m	struct:parser_state
expout_completion_name	gdb/parse.c	/^static gdb::unique_xmalloc_ptr<char> expout_completion_name;$/;"	m	class:gdb	file:
expout_last_struct	gdb/parse.c	/^static int expout_last_struct = -1;$/;"	v	file:
expout_ptr	gdb/parser-defs.h	/^  size_t expout_ptr;$/;"	m	struct:parser_state
expout_size	gdb/parser-defs.h	/^  size_t expout_size;$/;"	m	struct:parser_state
expout_tag_completion_type	gdb/parse.c	/^static enum type_code expout_tag_completion_type = TYPE_CODE_UNDEF;$/;"	v	typeref:enum:type_code	file:
expr	gdb/dtrace-probe.c	/^  expression_up expr;$/;"	m	struct:dtrace_probe_arg	file:
expr	gdb/gdbserver/tracepoint.c	/^  struct agent_expr *expr;$/;"	m	struct:eval_expr_action	typeref:struct:eval_expr_action::agent_expr	file:
expr	gdb/rust-exp.y	/^expr:$/;"	l
expr_1_	gdb/testsuite/gdb.cp/rtti.h	/^    C2* expr_1_;$/;"	m	class:n2::D2
expr_1_	gdb/testsuite/gdb.cp/rtti1.cc	/^    C1* expr_1_;$/;"	m	class:n1::D1	file:
expr_2_	gdb/testsuite/gdb.cp/rtti.h	/^    C2* expr_2_;$/;"	m	class:n2::D2
expr_2_	gdb/testsuite/gdb.cp/rtti1.cc	/^    C1* expr_2_;$/;"	m	class:n1::D1	file:
expr_eval_divide_by_zero	gdb/gdbserver/ax.h	/^    expr_eval_divide_by_zero,$/;"	e	enum:eval_result_type
expr_eval_empty_expression	gdb/gdbserver/ax.h	/^    expr_eval_empty_expression,$/;"	e	enum:eval_result_type
expr_eval_empty_stack	gdb/gdbserver/ax.h	/^    expr_eval_empty_stack,$/;"	e	enum:eval_result_type
expr_eval_invalid_goto	gdb/gdbserver/ax.h	/^    expr_eval_invalid_goto$/;"	e	enum:eval_result_type
expr_eval_no_error	gdb/gdbserver/ax.h	/^    expr_eval_no_error,$/;"	e	enum:eval_result_type
expr_eval_result	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int expr_eval_result = expr_eval_no_error;$/;"	v
expr_eval_result	gdb/gdbserver/tracepoint.c	117;"	d	file:
expr_eval_stack_overflow	gdb/gdbserver/ax.h	/^    expr_eval_stack_overflow,$/;"	e	enum:eval_result_type
expr_eval_stack_underflow	gdb/gdbserver/ax.h	/^    expr_eval_stack_underflow,$/;"	e	enum:eval_result_type
expr_eval_unhandled_opcode	gdb/gdbserver/ax.h	/^    expr_eval_unhandled_opcode,$/;"	e	enum:eval_result_type
expr_eval_unrecognized_opcode	gdb/gdbserver/ax.h	/^    expr_eval_unrecognized_opcode,$/;"	e	enum:eval_result_type
expr_length	include/hp-symtab.h	/^  long   expr_length;  \/* present only if version >= 2 *\/$/;"	m	struct:DOC_info_header_struct
expr_list	gdb/rust-exp.y	/^expr_list:$/;"	l
expression	gdb/expression.h	/^struct expression$/;"	s
expression	intl/plural-exp.h	/^struct expression$/;"	s
expression	sim/igen/ld-insn.h	/^  char *expression;$/;"	m	struct:_cache_entry
expression	sim/ppc/ld-cache.h	/^  char *expression;$/;"	m	struct:_cache_table
expression_completer	gdb/completer.c	/^expression_completer (struct cmd_list_element *ignore,$/;"	f
expression_context_block	gdb/parse.c	/^const struct block *expression_context_block;$/;"	v	typeref:struct:block
expression_context_pc	gdb/parse.c	/^CORE_ADDR expression_context_pc;$/;"	v
expression_up	gdb/expression.h	/^typedef gdb::unique_xmalloc_ptr<expression> expression_up;$/;"	t
expressiondebug	gdb/parse.c	/^static unsigned int expressiondebug = 0;$/;"	v	file:
exscm_print_exception_smob	gdb/guile/scm-exception.c	/^exscm_print_exception_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
ext	gdb/symfile.c	/^  std::string ext;$/;"	m	struct:filename_language	file:
ext	gdb/testsuite/gdb.disasm/mn10200.s	/^	ext d1$/;"	d
ext	gdb/testsuite/gdb.disasm/mn10300.s	/^	ext d1$/;"	d
ext24_decode	opcodes/s12z-dis.c	/^ext24_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
ext32b_r_offset	bfd/elflink.c	/^ext32b_r_offset (const void *p)$/;"	f	file:
ext32l_r_offset	bfd/elflink.c	/^ext32l_r_offset (const void *p)$/;"	f	file:
ext64b_r_offset	bfd/elflink.c	/^ext64b_r_offset (const void *p)$/;"	f	file:
ext64l_r_offset	bfd/elflink.c	/^ext64l_r_offset (const void *p)$/;"	f	file:
extI64type	gdb/mips-tdep.c	/^  extI64type,			\/* 19  5,6,5,5,3,1,1,1,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
extI8type	gdb/mips-tdep.c	/^  extI8type,			\/* 18  5,6,5,5,3,1,1,1,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
extInstruction_t	opcodes/arc-ext.h	/^} extInstruction_t;$/;"	t	typeref:struct:ExtInstruction
extNil	include/coff/sym.h	266;"	d
extRRIAtype	gdb/mips-tdep.c	/^  extRRIAtype,			\/* 16  5,7,4,5,3,3,1,4 *\/$/;"	e	enum:mips16_inst_fmts	file:
extRRItype	gdb/mips-tdep.c	/^  extRRItype,			\/* 15  5,5,5,5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
extRi64type	gdb/mips-tdep.c	/^  extRi64type,			\/* 20  5,6,5,5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
extRitype	gdb/mips-tdep.c	/^  extRitype,			\/* 14  5,6,5,5,3,1,1,1,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
ext_Elf32_Addr	gdb/solib-dsbt.c	/^typedef gdb_byte ext_Elf32_Addr[4];$/;"	t	file:
ext_Elf32_Addr	gdb/solib-frv.c	/^typedef gdb_byte ext_Elf32_Addr[4];$/;"	t	file:
ext_Elf32_Half	gdb/solib-dsbt.c	/^typedef gdb_byte ext_Elf32_Half[2];$/;"	t	file:
ext_Elf32_Half	gdb/solib-frv.c	/^typedef gdb_byte ext_Elf32_Half[2];$/;"	t	file:
ext_Elf32_Word	gdb/solib-dsbt.c	/^typedef gdb_byte ext_Elf32_Word[4];$/;"	t	file:
ext_Elf32_Word	gdb/solib-frv.c	/^typedef gdb_byte ext_Elf32_Word[4];$/;"	t	file:
ext_addr_offset	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_offset);$/;"	v
ext_addr_regoff	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_regoff);$/;"	v
ext_addr_simm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simm);$/;"	v
ext_addr_simm10	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simm10);$/;"	v
ext_addr_simple	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simple);$/;"	v
ext_addr_uimm12	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_addr_uimm12);$/;"	v
ext_advsimd_imm_modified	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_advsimd_imm_modified);$/;"	v
ext_advsimd_imm_shift	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_advsimd_imm_shift);$/;"	v
ext_aimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_aimm);$/;"	v
ext_args	gdb/symfile.c	/^static char *ext_args;$/;"	v	file:
ext_barrier	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_barrier);$/;"	v
ext_cimmu	bfd/cpu-ia64-opc.c	/^ext_cimmu (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_cnt	bfd/cpu-ia64-opc.c	/^ext_cnt (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_cnt2b	bfd/cpu-ia64-opc.c	/^ext_cnt2b (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_cnt2c	bfd/cpu-ia64-opc.c	/^ext_cnt2c (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_cnt6a	bfd/cpu-ia64-opc.c	/^ext_cnt6a (const struct ia64_operand *self, ia64_insn code,$/;"	f	file:
ext_cond	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_cond);$/;"	v
ext_const	bfd/cpu-ia64-opc.c	/^ext_const (const struct ia64_operand *self ATTRIBUTE_UNUSED,$/;"	f	file:
ext_elf32_dsbt_loadaddr	gdb/solib-dsbt.c	/^struct ext_elf32_dsbt_loadaddr$/;"	s	file:
ext_elf32_dsbt_loadmap	gdb/solib-dsbt.c	/^struct ext_elf32_dsbt_loadmap {$/;"	s	file:
ext_elf32_dsbt_loadseg	gdb/solib-dsbt.c	/^struct ext_elf32_dsbt_loadseg$/;"	s	file:
ext_elf32_fdpic_loadaddr	gdb/solib-frv.c	/^struct ext_elf32_fdpic_loadaddr$/;"	s	file:
ext_elf32_fdpic_loadmap	gdb/solib-frv.c	/^struct ext_elf32_fdpic_loadmap {$/;"	s	file:
ext_elf32_fdpic_loadseg	gdb/solib-frv.c	/^struct ext_elf32_fdpic_loadseg$/;"	s	file:
ext_ext	include/coff/alpha.h	/^struct ext_ext {$/;"	s
ext_ext	include/coff/mips.h	/^struct ext_ext$/;"	s
ext_fail	sim/testsuite/sim/or1k/ext.S	/^ext_fail:$/;"	l
ext_fbits	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_fbits);$/;"	v
ext_fixup_off	include/vms/eihd.h	/^  unsigned char ext_fixup_off[4];$/;"	m	struct:vms_eihd
ext_fpimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_fpimm);$/;"	v
ext_ft	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_ft);$/;"	v
ext_hint	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_hint);$/;"	v
ext_imm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_imm);$/;"	v
ext_imm_half	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_imm_half);$/;"	v
ext_imm_rotate1	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_imm_rotate1);$/;"	v
ext_imm_rotate2	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_imm_rotate2);$/;"	v
ext_imms	bfd/cpu-ia64-opc.c	/^ext_imms (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_imms1	bfd/cpu-ia64-opc.c	/^ext_imms1 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_imms16	bfd/cpu-ia64-opc.c	/^ext_imms16 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_imms4	bfd/cpu-ia64-opc.c	/^ext_imms4 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_imms_scaled	bfd/cpu-ia64-opc.c	/^ext_imms_scaled (const struct ia64_operand *self, ia64_insn code,$/;"	f	file:
ext_immsm1	bfd/cpu-ia64-opc.c	/^ext_immsm1 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_immu	bfd/cpu-ia64-opc.c	/^ext_immu (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_immu5b	bfd/cpu-ia64-opc.c	/^ext_immu5b (const struct ia64_operand *self, ia64_insn code,$/;"	f	file:
ext_immus8	bfd/cpu-ia64-opc.c	/^ext_immus8 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_inc3	bfd/cpu-ia64-opc.c	/^ext_inc3 (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_inv_limm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_inv_limm);$/;"	v
ext_irl	sim/erc32/exec.c	/^int ext_irl = 0;$/;"	v
ext_lang	gdb/extension-priv.h	/^  const struct extension_language_defn *ext_lang;$/;"	m	struct:active_ext_lang_state	typeref:struct:active_ext_lang_state::extension_language_defn
ext_lang_auto_load_enabled	gdb/extension.c	/^ext_lang_auto_load_enabled (const struct extension_language_defn *extlang)$/;"	f
ext_lang_auto_load_suffix	gdb/extension.c	/^ext_lang_auto_load_suffix (const struct extension_language_defn *extlang)$/;"	f
ext_lang_before_prompt	gdb/extension.c	/^ext_lang_before_prompt (const char *current_gdb_prompt)$/;"	f	file:
ext_lang_bp_stop	gdb/extension.h	/^enum ext_lang_bp_stop$/;"	g
ext_lang_bt_status	gdb/extension.h	/^enum ext_lang_bt_status$/;"	g
ext_lang_capitalized_name	gdb/extension.c	/^ext_lang_capitalized_name (const struct extension_language_defn *extlang)$/;"	f
ext_lang_frame_args	gdb/extension.h	/^enum ext_lang_frame_args$/;"	g
ext_lang_initialized_p	gdb/extension.c	/^ext_lang_initialized_p (const struct extension_language_defn *extlang)$/;"	f
ext_lang_name	gdb/extension.c	/^ext_lang_name (const struct extension_language_defn *extlang)$/;"	f
ext_lang_objfile_script_executor	gdb/extension.c	/^ext_lang_objfile_script_executor$/;"	f
ext_lang_objfile_script_sourcer	gdb/extension.c	/^ext_lang_objfile_script_sourcer (const struct extension_language_defn *extlang)$/;"	f
ext_lang_present_p	gdb/extension.c	/^ext_lang_present_p (const struct extension_language_defn *extlang)$/;"	f
ext_lang_rc	gdb/extension.h	/^enum ext_lang_rc$/;"	g
ext_lang_script_sourcer	gdb/extension.c	/^ext_lang_script_sourcer (const struct extension_language_defn *extlang)$/;"	f
ext_lang_suffix	gdb/extension.c	/^ext_lang_suffix (const struct extension_language_defn *extlang)$/;"	f
ext_lang_type_printers	gdb/extension.c	/^ext_lang_type_printers::ext_lang_type_printers ()$/;"	f	class:ext_lang_type_printers
ext_lang_type_printers	gdb/extension.h	/^struct ext_lang_type_printers$/;"	s
ext_ldst_elemlist	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_elemlist);$/;"	v
ext_ldst_reglist	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_reglist);$/;"	v
ext_ldst_reglist_r	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_reglist_r);$/;"	v
ext_limm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_limm);$/;"	v
ext_link_map	gdb/solib-dsbt.c	/^struct ext_link_map$/;"	s	file:
ext_link_map	gdb/solib-frv.c	/^struct ext_link_map$/;"	s	file:
ext_names	opcodes/xc16x-desc.h	/^typedef enum ext_names {$/;"	g
ext_only_name	gdb/cp-name-parser.y	/^ext_only_name	:	nested_name unqualified_name$/;"	l
ext_prfop	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_prfop);$/;"	v
ext_pstatefield	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_pstatefield);$/;"	v
ext_ptr	gdb/solib-dsbt.c	/^typedef gdb_byte ext_ptr[4];$/;"	t	file:
ext_ptr	gdb/solib-frv.c	/^typedef gdb_byte ext_ptr[4];$/;"	t	file:
ext_refs	bfd/mach-o.h	/^  bfd_mach_o_dylib_reference *ext_refs;$/;"	m	struct:bfd_mach_o_dysymtab_command
ext_reg	bfd/cpu-ia64-opc.c	/^ext_reg (const struct ia64_operand *self, ia64_insn code, ia64_insn *valuep)$/;"	f	file:
ext_reg_extended	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_reg_extended);$/;"	v
ext_reg_load	gdb/testsuite/gdb.reverse/insn-reverse-arm.c	/^ext_reg_load (void)$/;"	f	file:
ext_reg_mov	gdb/testsuite/gdb.reverse/insn-reverse-arm.c	/^ext_reg_mov (void)$/;"	f	file:
ext_reg_push_pop	gdb/testsuite/gdb.reverse/insn-reverse-arm.c	/^ext_reg_push_pop (void)$/;"	f	file:
ext_reg_shifted	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_reg_shifted);$/;"	v
ext_reglane	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_reglane);$/;"	v
ext_reglist	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_reglist);$/;"	v
ext_regno	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_regno);$/;"	v
ext_regno_pair	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_regno_pair);$/;"	v
ext_regrt_sysins	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_regrt_sysins);$/;"	v
ext_rsvd	bfd/cpu-ia64-opc.c	/^ext_rsvd (const struct ia64_operand *self ATTRIBUTE_UNUSED,$/;"	f	file:
ext_shll_imm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_shll_imm);$/;"	v
ext_simd_addr_post	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_simd_addr_post);$/;"	v
ext_strd5b	bfd/cpu-ia64-opc.c	/^ext_strd5b (const struct ia64_operand *self, ia64_insn code,$/;"	f	file:
ext_sve_addr_ri_s4	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s4);$/;"	v
ext_sve_addr_ri_s4xvl	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s4xvl);$/;"	v
ext_sve_addr_ri_s6xvl	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s6xvl);$/;"	v
ext_sve_addr_ri_s9xvl	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s9xvl);$/;"	v
ext_sve_addr_ri_u6	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_u6);$/;"	v
ext_sve_addr_rr_lsl	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_rr_lsl);$/;"	v
ext_sve_addr_rz_xtw	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_rz_xtw);$/;"	v
ext_sve_addr_zi_u5	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zi_u5);$/;"	v
ext_sve_addr_zz_lsl	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_lsl);$/;"	v
ext_sve_addr_zz_sxtw	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_sxtw);$/;"	v
ext_sve_addr_zz_uxtw	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_uxtw);$/;"	v
ext_sve_aimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_aimm);$/;"	v
ext_sve_asimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_asimm);$/;"	v
ext_sve_float_half_one	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_one);$/;"	v
ext_sve_float_half_two	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_two);$/;"	v
ext_sve_float_zero_one	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_zero_one);$/;"	v
ext_sve_index	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_index);$/;"	v
ext_sve_limm_mov	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_limm_mov);$/;"	v
ext_sve_quad_index	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_quad_index);$/;"	v
ext_sve_reglist	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_reglist);$/;"	v
ext_sve_scale	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_scale);$/;"	v
ext_sve_shlimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_shlimm);$/;"	v
ext_sve_shrimm	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sve_shrimm);$/;"	v
ext_sysins_op	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sysins_op);$/;"	v
ext_sysreg	opcodes/aarch64-dis.h	/^AARCH64_DECL_OPD_EXTRACTOR (ext_sysreg);$/;"	v
ext_tests	gdb/testsuite/gdb.disasm/am33.s	/^ext_tests:$/;"	l
ext_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^ext_tests:$/;"	l
ext_ticks	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 clock_ticks, ext_ticks; \/* clock frequencies *\/$/;"	m	struct:tx3904tmr	file:
extb	gdb/testsuite/gdb.disasm/mn10300.s	/^	extb d2$/;"	d
extbu	gdb/testsuite/gdb.disasm/mn10300.s	/^	extbu d3$/;"	d
extconditioncode_names	opcodes/xc16x-desc.h	/^typedef enum extconditioncode_names {$/;"	g
extdftf	sim/common/cgen-fpu.h	/^  TF (*extdftf) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
extdfxf	sim/common/cgen-fpu.h	/^  XF (*extdfxf) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
extend	sim/aarch64/simulator.c	/^extend (uint32_t value, Extension extension)$/;"	f	file:
extend_alias_table	intl/localealias.c	/^extend_alias_table ()$/;"	f	file:
extend_alloca_account	gdb/gnulib/import/glob.c	249;"	d	file:
extend_buffer_earlier	gdb/arm-tdep.c	/^extend_buffer_earlier (gdb_byte *buf, CORE_ADDR endaddr,$/;"	f	file:
extend_ebb_bounds	bfd/elf32-xtensa.c	/^extend_ebb_bounds (ebb_t *ebb)$/;"	f	file:
extend_ebb_bounds_backward	bfd/elf32-xtensa.c	/^extend_ebb_bounds_backward (ebb_t *ebb)$/;"	f	file:
extend_ebb_bounds_forward	bfd/elf32-xtensa.c	/^extend_ebb_bounds_forward (ebb_t *ebb)$/;"	f	file:
extend_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^extend_tests:$/;"	l
extend_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^extend_tests:$/;"	l
extended	libdecnumber/decContext.h	/^    uint8_t  extended;		   \/* flag: special-values allowed    *\/$/;"	m	struct:__anon83
extended_mips16_next_pc	gdb/mips-tdep.c	/^extended_mips16_next_pc (regcache *regcache, CORE_ADDR pc,$/;"	f	file:
extended_names	bfd/libbfd-in.h	/^  char *extended_names;		\/* Clever intel extension.  *\/$/;"	m	struct:artdata
extended_names	bfd/libbfd.h	/^  char *extended_names;		\/* Clever intel extension.  *\/$/;"	m	struct:artdata
extended_names_size	bfd/libbfd-in.h	/^  bfd_size_type extended_names_size; \/* Size of extended names.  *\/$/;"	m	struct:artdata
extended_names_size	bfd/libbfd.h	/^  bfd_size_type extended_names_size; \/* Size of extended names.  *\/$/;"	m	struct:artdata
extended_offset	gdb/mips-tdep.c	/^extended_offset (unsigned int extension)$/;"	f	file:
extended_protocol	gdb/gdbserver/server.c	/^static int extended_protocol;$/;"	v	file:
extended_remote_disable_randomization	gdb/remote.c	/^remote_target::extended_remote_disable_randomization (int val)$/;"	f	class:remote_target
extended_remote_environment_support	gdb/remote.c	/^remote_target::extended_remote_environment_support ()$/;"	f	class:remote_target
extended_remote_restart	gdb/remote.c	/^remote_target::extended_remote_restart ()$/;"	f	class:remote_target
extended_remote_run	gdb/remote.c	/^remote_target::extended_remote_run (const std::string &args)$/;"	f	class:remote_target
extended_remote_set_inferior_cwd	gdb/remote.c	/^remote_target::extended_remote_set_inferior_cwd ()$/;"	f	class:remote_target
extended_remote_target_info	gdb/remote.c	/^static const target_info extended_remote_target_info = {$/;"	v	file:
extended_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^extended_tests:$/;"	l
extends	gdb/gnulib/import/alloca.c	/^    long extends;               \/* Number of block extensions.  *\/$/;"	m	struct:stk_stat	file:
extends	libiberty/alloca.c	/^    long extends;		\/* Number of block extensions.  *\/$/;"	m	struct:stk_stat	file:
extension	bfd/elfxx-mips.c	/^  unsigned long extension, base;$/;"	m	struct:mips_mach_extension	file:
extension	include/hp-symtab.h	/^  unsigned int extension:	1;    \/* always zero *\/$/;"	m	struct:dntt_type_with
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_array
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_begin
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_block
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_const
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_dvar
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_end
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_enum
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_field
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_fparam
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_function
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_functype
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_memenum
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_module
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_pointer
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_set
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_srcfile
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_struct
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_subrange
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_svar
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_type
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dntt_type_union
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dnttp_immediate
extension	include/hp-symtab.h	/^  unsigned int extension:	1;$/;"	m	struct:dnttp_nonimmediate
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* Always zero.  *\/$/;"	m	struct:dntt_type_class_scope
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* Always zero.  *\/$/;"	m	struct:dntt_type_genfield
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* Always zero.  *\/$/;"	m	struct:dntt_type_ptrmem
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* Always zero.  *\/$/;"	m	struct:dntt_type_ptrmemfunc
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_friend_class
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_friend_func
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_func_template
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_inheritance
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_link
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_memaccess
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_modifier
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_object_id
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_templ_arg
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_template
extension	include/hp-symtab.h	/^  unsigned int extension:   1;	   \/* always zero *\/$/;"	m	struct:dntt_type_vfunc
extension	include/hp-symtab.h	/^  unsigned int extension:   1;     \/* Always zero.  *\/$/;"	m	struct:dntt_type_class
extension	include/hp-symtab.h	/^  unsigned int extension: 1;   \/* always zero                  *\/$/;"	m	struct:dntt_type_doc_function
extension	include/opcode/pdp11.h	/^  int extension;$/;"	m	struct:pdp11_opcode
extension	opcodes/s390-mkopc.c	/^  char extension[4];$/;"	m	struct:s390_cond_ext_format	file:
extension_language	gdb/extension.h	/^enum extension_language$/;"	g
extension_language_defn	gdb/extension-priv.h	/^struct extension_language_defn$/;"	s
extension_language_gdb	gdb/extension.c	/^const struct extension_language_defn extension_language_gdb =$/;"	v	typeref:struct:extension_language_defn
extension_language_gdb_script_ops	gdb/extension.c	/^  extension_language_gdb_script_ops =$/;"	v	typeref:struct:extension_language_script_ops	file:
extension_language_guile	gdb/guile/guile.c	/^extern const struct extension_language_defn extension_language_guile =$/;"	v	typeref:struct:extension_language_defn
extension_language_ops	gdb/extension-priv.h	/^struct extension_language_ops$/;"	s
extension_language_python	gdb/python/python.c	/^const struct extension_language_defn extension_language_python =$/;"	v	typeref:struct:extension_language_defn
extension_language_script_ops	gdb/extension-priv.h	/^struct extension_language_script_ops$/;"	s
extension_languages	gdb/extension.c	/^static const struct extension_language_defn * const extension_languages[] =$/;"	v	file:
extension_opcode	opcodes/i386-opc.h	/^  unsigned int extension_opcode;$/;"	m	struct:insn_template
extern_array	gdb/testsuite/gdb.base/gcore.c	/^int extern_array[4] = {1, 2, 3, 4};$/;"	v
extern_count	gdb/mdebugread.c	/^    int extern_count;$/;"	m	struct:symloc	file:
extern_protected_data	bfd/elf-bfd.h	/^  unsigned extern_protected_data : 1;$/;"	m	struct:elf_backend_data
extern_protected_data	include/bfdlink.h	/^  int extern_protected_data;$/;"	m	struct:bfd_link_info
extern_tab	gdb/mdebugread.c	/^    EXTR *extern_tab;$/;"	m	struct:symloc	file:
extern_var_1	gdb/testsuite/gdb.base/shreloc1.c	/^ATTRIBUTES int extern_var_1 = 0;$/;"	v
extern_var_2	gdb/testsuite/gdb.base/shreloc2.c	/^ATTRIBUTES int extern_var_2 = 0;$/;"	v
external	sim/common/hw-handles.c	/^  cell_word external;$/;"	m	struct:hw_handle_mapping	file:
external	sim/ppc/cap.c	/^  unsigned_cell external;$/;"	m	struct:_cap_mapping	file:
external_ANON_OBJECT_HEADER_BIGOBJ	include/coff/pe.h	/^struct external_ANON_OBJECT_HEADER_BIGOBJ$/;"	s
external_AUX_SYMBOL_EX	include/coff/pe.h	/^union external_AUX_SYMBOL_EX$/;"	u
external_DOS_hdr	include/coff/msdos.h	/^struct external_DOS_hdr$/;"	s
external_IMAGE_DEBUG_DIRECTORY	include/coff/pe.h	/^struct external_IMAGE_DEBUG_DIRECTORY$/;"	s
external_PEI_IMAGE_hdr	include/coff/pe.h	/^struct external_PEI_IMAGE_hdr$/;"	s
external_PEI_filehdr	include/coff/pe.h	/^struct external_PEI_filehdr$/;"	s
external_SYMBOL_EX	include/coff/pe.h	/^struct external_SYMBOL_EX$/;"	s
external_aouthdr	include/coff/alpha.h	/^typedef struct external_aouthdr$/;"	s
external_aouthdr	include/coff/external.h	/^typedef struct external_aouthdr$/;"	s
external_aouthdr	include/coff/mips.h	/^typedef struct external_aouthdr$/;"	s
external_aouthdr64	include/coff/external.h	/^typedef struct external_aouthdr64$/;"	s
external_aux	include/coff/ecoff.h	/^  union aux_ext *external_aux;$/;"	m	struct:ecoff_debug_info	typeref:union:ecoff_debug_info::aux_ext
external_auxent	include/coff/external.h	/^union external_auxent$/;"	u
external_auxent	include/coff/rs6000.h	/^union external_auxent {$/;"	u
external_auxent	include/coff/rs6k64.h	/^union external_auxent$/;"	u
external_auxent	include/coff/ti.h	/^union external_auxent {$/;"	u
external_auxent	libiberty/simple-object-coff.c	/^union external_auxent$/;"	u	file:
external_auxent	libiberty/simple-object-xcoff.c	/^union external_auxent$/;"	u	file:
external_core_dumpx	include/coff/rs6000.h	/^struct external_core_dumpx$/;"	s
external_dnr	include/coff/ecoff.h	/^  void *external_dnr;	\/* struct dnr_ext *\/$/;"	m	struct:ecoff_debug_info
external_dnr_size	include/coff/ecoff.h	/^  bfd_size_type external_dnr_size;$/;"	m	struct:ecoff_debug_swap
external_exceptab	include/coff/rs6000.h	/^struct external_exceptab$/;"	s
external_exceptab	include/coff/rs6k64.h	/^struct external_exceptab$/;"	s
external_exec	bfd/pdp11.c	71;"	d	file:
external_exec	include/aout/aout64.h	/^struct external_exec $/;"	s
external_exec	include/bout.h	/^struct external_exec$/;"	s
external_ext	include/coff/ecoff.h	/^  void *external_ext;	\/* struct ext_ext *\/$/;"	m	struct:ecoff_debug_info
external_ext_end	include/coff/ecoff.h	/^  void *external_ext_end;$/;"	m	struct:ecoff_debug_info
external_ext_size	include/coff/ecoff.h	/^  bfd_size_type external_ext_size;$/;"	m	struct:ecoff_debug_swap
external_fa	zlib/contrib/minizip/unzip.h	/^    uLong external_fa;          \/* external file attributes        4 bytes *\/$/;"	m	struct:unz_file_info64_s
external_fa	zlib/contrib/minizip/unzip.h	/^    uLong external_fa;          \/* external file attributes        4 bytes *\/$/;"	m	struct:unz_file_info_s
external_fa	zlib/contrib/minizip/zip.h	/^    uLong       external_fa;    \/* external file attributes        4 bytes *\/$/;"	m	struct:__anon990
external_fdr	include/coff/ecoff.h	/^  void *external_fdr;	\/* struct fdr_ext *\/$/;"	m	struct:ecoff_debug_info
external_fdr_size	include/coff/ecoff.h	/^  bfd_size_type external_fdr_size;$/;"	m	struct:ecoff_debug_swap
external_filehdr	include/coff/alpha.h	/^struct external_filehdr$/;"	s
external_filehdr	include/coff/external.h	/^struct external_filehdr$/;"	s
external_filehdr	include/coff/rs6000.h	/^struct external_filehdr {$/;"	s
external_filehdr	include/coff/rs6k64.h	/^struct external_filehdr$/;"	s
external_filehdr	include/coff/ti.h	/^struct external_filehdr$/;"	s
external_filehdr	include/coff/tic80.h	/^struct external_filehdr$/;"	s
external_filehdr	libiberty/simple-object-coff.c	/^struct external_filehdr$/;"	s	file:
external_filehdr	libiberty/simple-object-xcoff.c	/^struct external_filehdr$/;"	s	file:
external_filehdr_go32_exe	include/coff/go32exe.h	/^struct external_filehdr_go32_exe$/;"	s
external_group	sim/mn10300/dv-mn103int.c	/^external_group (struct mn103int *controller,$/;"	f	file:
external_hdr_size	include/coff/ecoff.h	/^  bfd_size_type external_hdr_size;$/;"	m	struct:ecoff_debug_swap
external_interrupt	sim/ppc/interrupts.c	/^external_interrupt(cpu *processor,$/;"	f
external_interrupt_pending	sim/ppc/interrupts.h	/^  external_interrupt_pending = 1,$/;"	e	enum:__anon957
external_interrupt_source	sim/ppc/hw_opic.c	/^  opic_interrupt_source *external_interrupt_source;$/;"	m	struct:_hw_opic_device	file:
external_ld_info32	include/coff/rs6000.h	/^struct external_ld_info32$/;"	s
external_ldhdr	include/coff/rs6000.h	/^struct external_ldhdr$/;"	s
external_ldhdr	include/coff/rs6k64.h	/^struct external_ldhdr$/;"	s
external_ldrel	include/coff/rs6000.h	/^struct external_ldrel$/;"	s
external_ldrel	include/coff/rs6k64.h	/^struct external_ldrel$/;"	s
external_ldsym	include/coff/rs6000.h	/^struct external_ldsym$/;"	s
external_ldsym	include/coff/rs6k64.h	/^struct external_ldsym$/;"	s
external_lineno	include/coff/external.h	/^struct external_lineno$/;"	s
external_lineno	include/coff/rs6000.h	/^struct external_lineno {$/;"	s
external_lineno	include/coff/rs6k64.h	/^struct external_lineno$/;"	s
external_lineno	include/coff/ti.h	/^struct external_lineno {$/;"	s
external_nlist	bfd/pdp11.c	101;"	d	file:
external_nlist	include/aout/aout64.h	/^struct external_nlist$/;"	s
external_opt	include/coff/ecoff.h	/^  void *external_opt;	\/* struct opt_ext *\/$/;"	m	struct:ecoff_debug_info
external_opt_size	include/coff/ecoff.h	/^  bfd_size_type external_opt_size;$/;"	m	struct:ecoff_debug_swap
external_pdr	include/coff/ecoff.h	/^  void *external_pdr;	\/* struct pdr_ext *\/$/;"	m	struct:ecoff_debug_info
external_pdr_size	include/coff/ecoff.h	/^  bfd_size_type external_pdr_size;$/;"	m	struct:ecoff_debug_swap
external_pex64_runtime_function	include/coff/pe.h	/^struct external_pex64_runtime_function$/;"	s
external_pex64_scope	include/coff/pe.h	/^struct external_pex64_scope$/;"	s
external_pex64_scope_entry	include/coff/pe.h	/^struct external_pex64_scope_entry$/;"	s
external_pex64_unwind_code	include/coff/pe.h	/^struct external_pex64_unwind_code$/;"	s
external_pex64_unwind_info	include/coff/pe.h	/^struct external_pex64_unwind_info$/;"	s
external_reloc	include/coff/alpha.h	/^struct external_reloc $/;"	s
external_reloc	include/coff/arm.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/i386.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/ia64.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/mcore.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/mips.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/powerpc.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/rs6000.h	/^struct external_reloc {$/;"	s
external_reloc	include/coff/rs6k64.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/sh.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/ti.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/tic30.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/tic80.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/x86_64.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/z80.h	/^struct external_reloc$/;"	s
external_reloc	include/coff/z8k.h	/^struct external_reloc$/;"	s
external_reloc_size	bfd/libecoff.h	/^  bfd_size_type external_reloc_size;$/;"	m	struct:ecoff_backend_data
external_reloc_v0	include/coff/ti.h	/^struct external_reloc_v0$/;"	s
external_relocs	bfd/elflink.c	/^  void *external_relocs;$/;"	m	struct:elf_final_link_info	file:
external_relocs	bfd/libcoff-in.h	/^  bfd_byte *external_relocs;$/;"	m	struct:coff_final_link_info
external_relocs	bfd/libcoff.h	/^  bfd_byte *external_relocs;$/;"	m	struct:coff_final_link_info
external_relocs	bfd/xcofflink.c	/^  bfd_byte *external_relocs;$/;"	m	struct:xcoff_final_link_info	file:
external_rfd	include/coff/ecoff.h	/^  void *external_rfd;	\/* struct rfd_ext *\/$/;"	m	struct:ecoff_debug_info
external_rfd_size	include/coff/ecoff.h	/^  bfd_size_type external_rfd_size;$/;"	m	struct:ecoff_debug_swap
external_scnhdr	include/coff/alpha.h	/^struct external_scnhdr$/;"	s
external_scnhdr	include/coff/external.h	/^struct external_scnhdr$/;"	s
external_scnhdr	include/coff/rs6000.h	/^struct external_scnhdr {$/;"	s
external_scnhdr	include/coff/rs6k64.h	/^struct external_scnhdr$/;"	s
external_scnhdr	include/coff/ti.h	/^struct external_scnhdr {$/;"	s
external_scnhdr	include/coff/tic80.h	/^struct external_scnhdr$/;"	s
external_scnhdr	libiberty/simple-object-coff.c	/^struct external_scnhdr$/;"	s	file:
external_scnhdr	libiberty/simple-object-xcoff.c	/^struct external_scnhdr$/;"	s	file:
external_scnhdr_v01	include/coff/ti.h	/^struct external_scnhdr_v01 {$/;"	s
external_string_size	bfd/libaout.h	/^  bfd_size_type external_string_size;$/;"	m	struct:aoutdata
external_strings	bfd/libaout.h	/^  char *external_strings;$/;"	m	struct:aoutdata
external_sun4_dynamic	include/aout/sun4.h	/^struct external_sun4_dynamic$/;"	s
external_sun4_dynamic_link	include/aout/sun4.h	/^struct external_sun4_dynamic_link$/;"	s
external_sym	include/coff/ecoff.h	/^  void *external_sym;	\/* struct sym_ext *\/$/;"	m	struct:ecoff_debug_info
external_sym_count	bfd/libaout.h	/^  bfd_size_type external_sym_count;$/;"	m	struct:aoutdata
external_sym_size	include/coff/ecoff.h	/^  bfd_size_type external_sym_size;$/;"	m	struct:ecoff_debug_swap
external_syment	include/coff/external.h	/^struct external_syment $/;"	s
external_syment	include/coff/rs6000.h	/^struct external_syment $/;"	s
external_syment	include/coff/rs6k64.h	/^struct external_syment $/;"	s
external_syment	include/coff/ti.h	/^struct external_syment $/;"	s
external_syment	libiberty/simple-object-coff.c	/^struct external_syment$/;"	s	file:
external_syment	libiberty/simple-object-xcoff.c	/^struct external_syment$/;"	s	file:
external_syms	bfd/elflink.c	/^  bfd_byte *external_syms;$/;"	m	struct:elf_final_link_info	file:
external_syms	bfd/libaout.h	/^  struct external_nlist *external_syms;$/;"	m	struct:aoutdata	typeref:struct:aoutdata::external_nlist
external_syms	bfd/libcoff-in.h	/^  void * external_syms;$/;"	m	struct:coff_tdata
external_syms	bfd/libcoff.h	/^  void * external_syms;$/;"	m	struct:coff_tdata
external_to_device	sim/ppc/device.c	/^external_to_device(device *tree_member,$/;"	f
external_to_device_instance	sim/ppc/device.c	/^external_to_device_instance(device *tree_member,$/;"	f
externed	gdb/testsuite/gdb.compile/compile.c	/^int externed = 7;$/;"	v
exth	gdb/testsuite/gdb.disasm/mn10300.s	/^	exth d2$/;"	d
exthu	gdb/testsuite/gdb.disasm/mn10300.s	/^	exthu d1$/;"	d
extra	gdb/remote.c	/^  std::string extra;$/;"	m	struct:private_thread_info	file:
extra	gdb/remote.c	/^  std::string extra;$/;"	m	struct:thread_item	file:
extra	gdb/tracepoint.h	/^  std::string extra;$/;"	m	struct:static_tracepoint_marker
extra	include/obstack.h	/^    void (*extra) (void *, void *);$/;"	m	union:obstack::__anon1410
extra	include/obstack.h	/^    void *(*extra) (void *, size_t);$/;"	m	union:obstack::__anon1409
extra	opcodes/ia64-gen.c	/^  char *extra;                      \/* Additional semantics info.  *\/$/;"	m	struct:rdep	file:
extra	zlib/inflate.h	/^    unsigned extra;             \/* extra bits needed *\/$/;"	m	struct:inflate_state
extra	zlib/zlib.h	/^    Bytef   *extra;     \/* pointer to extra field or Z_NULL if none *\/$/;"	m	struct:gz_header_s
extra_arg	include/obstack.h	/^  void *extra_arg;              \/* first arg for chunk alloc\/dealloc funcs *\/$/;"	m	struct:obstack
extra_augmentation_data_bytes	bfd/elf-eh-frame.c	/^extra_augmentation_data_bytes (struct eh_cie_fde *entry)$/;"	f	file:
extra_augmentation_string_bytes	bfd/elf-eh-frame.c	/^extra_augmentation_string_bytes (struct eh_cie_fde *entry)$/;"	f	file:
extra_base	zlib/trees.c	/^    int     extra_base;          \/* base index for extra_bits *\/$/;"	m	struct:static_tree_desc_s	file:
extra_bits	zlib/trees.c	/^    const intf *extra_bits;      \/* extra bits for each code or NULL *\/$/;"	m	struct:static_tree_desc_s	file:
extra_blbits	zlib/trees.c	/^local const int extra_blbits[BL_CODES]\/* extra bits for each bit length code *\/$/;"	v
extra_case	bfd/coff-z80.c	/^extra_case (bfd *in_abfd,$/;"	f	file:
extra_case	bfd/coff-z8k.c	/^extra_case (bfd *in_abfd,$/;"	f	file:
extra_dbits	zlib/trees.c	/^local const int extra_dbits[D_CODES] \/* extra bits for each distance code *\/$/;"	v
extra_lbits	zlib/trees.c	/^local const int extra_lbits[LENGTH_CODES] \/* extra bits for each length code *\/$/;"	v
extra_len	zlib/zlib.h	/^    uInt    extra_len;  \/* extra field length (valid if extra != Z_NULL) *\/$/;"	m	struct:gz_header_s
extra_max	zlib/zlib.h	/^    uInt    extra_max;  \/* space at extra (only when reading header) *\/$/;"	m	struct:gz_header_s
extra_size	bfd/libbfd-in.h	/^  bfd_size_type extra_size;	\/* BSD4.4: extra bytes after the header.  *\/$/;"	m	struct:areltdata
extra_size	bfd/libbfd.h	/^  bfd_size_type extra_size;	\/* BSD4.4: extra bytes after the header.  *\/$/;"	m	struct:areltdata
extra_stack_space	bfd/elf32-spu.h	/^  int extra_stack_space;$/;"	m	struct:spu_elf_params
extra_string	gdb/breakpoint.h	/^  char *extra_string = NULL;$/;"	m	struct:breakpoint
extra_thread_info	gdb/aix-thread.c	/^aix_thread_target::extra_thread_info (struct thread_info *thread)$/;"	f	class:aix_thread_target
extra_thread_info	gdb/bsd-uthread.c	/^bsd_uthread_target::extra_thread_info (thread_info *info)$/;"	f	class:bsd_uthread_target
extra_thread_info	gdb/linux-thread-db.c	/^thread_db_target::extra_thread_info (thread_info *info)$/;"	f	class:thread_db_target
extra_thread_info	gdb/ravenscar-thread.c	/^ravenscar_thread_target::extra_thread_info (thread_info *tp)$/;"	f	class:ravenscar_thread_target
extra_thread_info	gdb/remote.c	/^remote_target::extra_thread_info (thread_info *tp)$/;"	f	class:remote_target
extra_thread_info	gdb/target-delegates.c	/^debug_target::extra_thread_info (thread_info *arg0)$/;"	f	class:debug_target
extra_thread_info	gdb/target-delegates.c	/^dummy_target::extra_thread_info (thread_info *arg0)$/;"	f	class:dummy_target
extra_thread_info	gdb/target-delegates.c	/^target_ops::extra_thread_info (thread_info *arg0)$/;"	f	class:target_ops
extract	include/opcode/aarch64.h	/^  extract,$/;"	e	enum:aarch64_insn_class
extract	include/opcode/alpha.h	/^  int (*extract) (unsigned instruction, int *invalid);$/;"	m	struct:alpha_operand
extract	include/opcode/arc.h	/^  long long int (*extract) (unsigned long long instruction,$/;"	m	struct:arc_operand
extract	include/opcode/cgen.h	/^  unsigned char parse, insert, extract, print;$/;"	m	struct:cgen_opcode_handler
extract	include/opcode/ia64.h	/^  const char *(*extract) (const struct ia64_operand *self, ia64_insn code,$/;"	m	struct:ia64_operand
extract	include/opcode/ppc.h	/^  int64_t (*extract) (uint64_t instruction, ppc_cpu_t dialect, int *invalid);$/;"	m	struct:powerpc_operand
extract	include/opcode/tic80.h	/^  long (*extract) (unsigned long instruction, int *invalid);$/;"	m	struct:tic80_operand
extract	include/opcode/tilegx.h	/^  unsigned int (*extract) (tilegx_bundle_bits bundle);$/;"	m	struct:tilegx_operand
extract	include/opcode/tilepro.h	/^  unsigned int (*extract) (tilepro_bundle_bits bundle);$/;"	m	struct:tilepro_operand
extract	include/opcode/v850.h	/^  unsigned long (* extract) (unsigned long instruction, int * invalid);$/;"	m	struct:v850_operand
extract	sim/sh64/mloop-compact.c	/^extract (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn, ARGBUF *abuf,$/;"	f	file:
extract	sim/sh64/mloop-media.c	/^extract (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn, ARGBUF *abuf,$/;"	f	file:
extract	zlib/examples/zran.c	/^local int extract(FILE *in, struct access *index, off_t offset,$/;"	f
extract_1	opcodes/epiphany-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/fr30-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/frv-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/ip2k-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/iq2000-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/lm32-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/m32c-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/m32r-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/mep-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/mt-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/or1k-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/xc16x-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_1	opcodes/xstormy16-ibld.c	/^extract_1 (CGEN_CPU_DESC cd,$/;"	f	file:
extract_10U_store	opcodes/hppa-dis.c	/^extract_10U_store (unsigned word)$/;"	f	file:
extract_11	opcodes/hppa-dis.c	/^extract_11 (unsigned word)$/;"	f	file:
extract_12	opcodes/hppa-dis.c	/^extract_12 (unsigned word)$/;"	f	file:
extract_14	opcodes/hppa-dis.c	/^extract_14 (unsigned word)$/;"	f	file:
extract_16	opcodes/hppa-dis.c	/^extract_16 (unsigned word)$/;"	f	file:
extract_17	opcodes/hppa-dis.c	/^extract_17 (unsigned word)$/;"	f	file:
extract_21	opcodes/hppa-dis.c	/^extract_21 (unsigned word)$/;"	f	file:
extract_22	opcodes/hppa-dis.c	/^extract_22 (unsigned word)$/;"	f	file:
extract_3	opcodes/hppa-dis.c	/^extract_3 (unsigned word)$/;"	f	file:
extract_5Q_store	opcodes/hppa-dis.c	/^extract_5Q_store (unsigned word)$/;"	f	file:
extract_5R_store	opcodes/hppa-dis.c	/^extract_5R_store (unsigned word)$/;"	f	file:
extract_5_load	opcodes/hppa-dis.c	/^extract_5_load (unsigned word)$/;"	f	file:
extract_5_store	opcodes/hppa-dis.c	/^extract_5_store (unsigned word)$/;"	f	file:
extract_5r_store	opcodes/hppa-dis.c	/^extract_5r_store (unsigned word)$/;"	f	file:
extract_CACHEOP	opcodes/v850-opc.c	/^extract_CACHEOP (unsigned long insn, int * invalid)$/;"	f	file:
extract_Ddd	opcodes/ppc-opc.c	/^extract_Ddd (uint64_t insn,$/;"	f	file:
extract_IMM10U	opcodes/v850-opc.c	/^extract_IMM10U (unsigned long insn, int * invalid)$/;"	f	file:
extract_POS_L	opcodes/v850-opc.c	/^extract_POS_L (unsigned long insn, int * invalid)$/;"	f	file:
extract_POS_U	opcodes/v850-opc.c	/^extract_POS_U (unsigned long insn, int * invalid)$/;"	f	file:
extract_PREFOP	opcodes/v850-opc.c	/^extract_PREFOP (unsigned long insn, int * invalid)$/;"	f	file:
extract_SELID	opcodes/v850-opc.c	/^extract_SELID (unsigned long insn, int * invalid)$/;"	f	file:
extract_SRSEL1	opcodes/v850-opc.c	/^extract_SRSEL1 (unsigned long insn, int * invalid)$/;"	f	file:
extract_SRSEL2	opcodes/v850-opc.c	/^extract_SRSEL2 (unsigned long insn, int * invalid)$/;"	f	file:
extract_VECTOR5	opcodes/v850-opc.c	/^extract_VECTOR5 (unsigned long insn, int * invalid)$/;"	f	file:
extract_VECTOR8	opcodes/v850-opc.c	/^extract_VECTOR8 (unsigned long insn, int * invalid)$/;"	f	file:
extract_WIDTH_L	opcodes/v850-opc.c	/^extract_WIDTH_L (unsigned long insn, int * invalid)$/;"	f	file:
extract_WIDTH_M	opcodes/v850-opc.c	/^extract_WIDTH_M (unsigned long insn, int * invalid)$/;"	f	file:
extract_WIDTH_U	opcodes/v850-opc.c	/^extract_WIDTH_U (unsigned long insn, int * invalid)$/;"	f	file:
extract_all_fields	opcodes/aarch64-dis.c	/^extract_all_fields (const aarch64_operand *self, aarch64_insn code)$/;"	f	file:
extract_arg	gdb/cli/cli-utils.c	/^extract_arg (char **arg)$/;"	f
extract_arg	gdb/cli/cli-utils.c	/^extract_arg (const char **arg)$/;"	f
extract_arg	gdb/guile/scm-utils.c	/^extract_arg (char format_char, SCM arg, void *argp,$/;"	f	file:
extract_arm_insn	gdb/arm-tdep.c	/^extract_arm_insn (abstract_memory_reader& reader,$/;"	f	file:
extract_arx	opcodes/ppc-opc.c	/^extract_arx (uint64_t insn,$/;"	f	file:
extract_ary	opcodes/ppc-opc.c	/^extract_ary (uint64_t insn,$/;"	f	file:
extract_bab	opcodes/ppc-opc.c	/^extract_bab (uint64_t insn,$/;"	f	file:
extract_bdisp	opcodes/alpha-opc.c	/^extract_bdisp (unsigned insn, int *invalid ATTRIBUTE_UNUSED)$/;"	f	file:
extract_bdm	opcodes/ppc-opc.c	/^extract_bdm (uint64_t insn,$/;"	f	file:
extract_bdp	opcodes/ppc-opc.c	/^extract_bdp (uint64_t insn,$/;"	f	file:
extract_bit_field	gdb/ia64-tdep.c	/^extract_bit_field (const gdb_byte *bundle, int from, int len)$/;"	f	file:
extract_bitfield_from_watchpoint_value	gdb/breakpoint.c	/^extract_bitfield_from_watchpoint_value (struct watchpoint *w, struct value *val)$/;"	f	file:
extract_blink	opcodes/arc-opc.c	/^extract_blink (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_blinkel	opcodes/arc-opc.c	/^extract_blinkel (unsigned long long  insn,$/;"	f	file:
extract_bo	opcodes/ppc-opc.c	/^extract_bo (uint64_t insn,$/;"	f	file:
extract_boe	opcodes/ppc-opc.c	/^extract_boe (uint64_t insn,$/;"	f	file:
extract_bp_kind	gdb/breakpoint.c	/^enum class extract_bp_kind$/;"	g	file:
extract_bp_num	gdb/breakpoint.c	/^extract_bp_num (extract_bp_kind kind, const char *start,$/;"	f	file:
extract_bp_number_and_location	gdb/breakpoint.c	/^extract_bp_number_and_location (const std::string &arg,$/;"	f	file:
extract_bp_or_bp_range	gdb/breakpoint.c	/^extract_bp_or_bp_range (extract_bp_kind kind,$/;"	f	file:
extract_btab	opcodes/ppc-opc.c	/^extract_btab (uint64_t insn,$/;"	f	file:
extract_byte	sim/erc32/exec.c	/^extract_byte (uint32 data, uint32 address)$/;"	f	file:
extract_byte_signed	sim/erc32/exec.c	/^extract_byte_signed (uint32 data, uint32 address)$/;"	f	file:
extract_call_winsize	gdb/xtensa-tdep.c	/^extract_call_winsize (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
extract_d16_15	opcodes/v850-opc.c	/^extract_d16_15 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d16_16	opcodes/v850-opc.c	/^extract_d16_16 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d17_16	opcodes/v850-opc.c	/^extract_d17_16 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d22	opcodes/v850-opc.c	/^extract_d22 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d23	opcodes/v850-opc.c	/^extract_d23 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d5_4	opcodes/v850-opc.c	/^extract_d5_4 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d8_6	opcodes/v850-opc.c	/^extract_d8_6 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d8_7	opcodes/v850-opc.c	/^extract_d8_7 (unsigned long insn, int * invalid)$/;"	f	file:
extract_d9	opcodes/v850-opc.c	/^extract_d9 (unsigned long insn, int * invalid)$/;"	f	file:
extract_dcmxs	opcodes/ppc-opc.c	/^extract_dcmxs (uint64_t insn,$/;"	f	file:
extract_ddddd	sim/ppc/hw_phb.c	/^extract_ddddd(const device_unit *address)$/;"	f	file:
extract_display_start_addr	gdb/tui/tui-layout.c	/^extract_display_start_addr (struct gdbarch **gdbarch_p, CORE_ADDR *addr_p)$/;"	f	file:
extract_dm	opcodes/ppc-opc.c	/^extract_dm (uint64_t insn,$/;"	f	file:
extract_dxd	opcodes/ppc-opc.c	/^extract_dxd (uint64_t insn,$/;"	f	file:
extract_dxdn	opcodes/ppc-opc.c	/^extract_dxdn (uint64_t insn,$/;"	f	file:
extract_esync	opcodes/ppc-opc.c	/^extract_esync (uint64_t insn,$/;"	f	file:
extract_ev6hwjhint	opcodes/alpha-opc.c	/^extract_ev6hwjhint (unsigned insn, int *invalid ATTRIBUTE_UNUSED)$/;"	f	file:
extract_evuimm1_ex0	opcodes/ppc-opc.c	/^extract_evuimm1_ex0 (uint64_t insn,$/;"	f	file:
extract_evuimm2_ex0	opcodes/ppc-opc.c	/^extract_evuimm2_ex0 (uint64_t insn,$/;"	f	file:
extract_evuimm4_ex0	opcodes/ppc-opc.c	/^extract_evuimm4_ex0 (uint64_t insn,$/;"	f	file:
extract_evuimm8_ex0	opcodes/ppc-opc.c	/^extract_evuimm8_ex0 (uint64_t insn,$/;"	f	file:
extract_evuimm_lt16	opcodes/ppc-opc.c	/^extract_evuimm_lt16 (uint64_t insn,$/;"	f	file:
extract_evuimm_lt8	opcodes/ppc-opc.c	/^extract_evuimm_lt8 (uint64_t insn,$/;"	f	file:
extract_exception_regexp	gdb/break-catch-throw.c	/^extract_exception_regexp (const char **string)$/;"	f	file:
extract_fff	sim/ppc/hw_phb.c	/^extract_fff(const device_unit *address)$/;"	f	file:
extract_field	opcodes/aarch64-opc.h	/^extract_field (enum aarch64_field_kind kind, aarch64_insn code,$/;"	f
extract_field_2	opcodes/aarch64-opc.h	/^extract_field_2 (const aarch64_field *field, aarch64_insn code,$/;"	f
extract_field_op	gdb/eval.c	/^extract_field_op (struct expression *exp, int *subexp)$/;"	f
extract_fields	opcodes/aarch64-dis.c	/^extract_fields (aarch64_insn code, aarch64_insn mask, ...)$/;"	f
extract_fpel	opcodes/arc-opc.c	/^extract_fpel (unsigned long long  insn,$/;"	f	file:
extract_fxm	opcodes/ppc-opc.c	/^extract_fxm (uint64_t insn,$/;"	f	file:
extract_g_s	opcodes/arc-opc.c	/^extract_g_s (unsigned long long  insn,$/;"	f	file:
extract_gp	opcodes/arc-opc.c	/^extract_gp (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_handlers	include/opcode/cgen.h	/^  cgen_extract_fn * const *extract_handlers;$/;"	m	struct:cgen_cpu_desc
extract_hh_hh	sim/ppc/hw_phb.c	/^extract_hh_hh(const device_unit *address)$/;"	f	file:
extract_i5div1	opcodes/v850-opc.c	/^extract_i5div1 (unsigned long insn, int * invalid)$/;"	f	file:
extract_i5div2	opcodes/v850-opc.c	/^extract_i5div2 (unsigned long insn, int * invalid)$/;"	f	file:
extract_i5div3	opcodes/v850-opc.c	/^extract_i5div3 (unsigned long insn, int * invalid)$/;"	f	file:
extract_i9	opcodes/v850-opc.c	/^extract_i9 (unsigned long insn, int * invalid)$/;"	f	file:
extract_identifier	gdb/macrocmd.c	/^extract_identifier (const char **expp, int is_parameter)$/;"	f	file:
extract_ilink1	opcodes/arc-opc.c	/^extract_ilink1 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_ilink2	opcodes/arc-opc.c	/^extract_ilink2 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_immediate	opcodes/h8300-dis.c	/^extract_immediate (FILE *stream,$/;"	f	file:
extract_insn_normal	opcodes/epiphany-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/fr30-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/frv-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/ip2k-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/iq2000-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/lm32-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/m32c-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/m32r-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/mep-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/mt-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/or1k-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/xc16x-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_insn_normal	opcodes/xstormy16-ibld.c	/^extract_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_integer	gdb/findvar.c	/^extract_integer (const gdb_byte *addr, int len, enum bfd_endian byte_order)$/;"	f
extract_jhint	opcodes/alpha-opc.c	/^extract_jhint (unsigned insn, int *invalid ATTRIBUTE_UNUSED)$/;"	f	file:
extract_li20	opcodes/ppc-opc.c	/^extract_li20 (uint64_t insn,$/;"	f	file:
extract_limm	opcodes/arc-fxi.h	/^extract_limm (unsigned long long insn ATTRIBUTE_UNUSED, bfd_boolean * invalid ATTRIBUTE_UNUSED)$/;"	f
extract_limm_s	opcodes/arc-fxi.h	/^extract_limm_s (unsigned long long insn ATTRIBUTE_UNUSED, bfd_boolean * invalid ATTRIBUTE_UNUSED)$/;"	f
extract_ll_ll	sim/ppc/hw_phb.c	/^extract_ll_ll(const device_unit *address)$/;"	f	file:
extract_long_unsigned_integer	gdb/findvar.c	/^extract_long_unsigned_integer (const gdb_byte *addr, int orig_len,$/;"	f
extract_ls	opcodes/ppc-opc.c	/^extract_ls (uint64_t insn,$/;"	f	file:
extract_mb6	opcodes/ppc-opc.c	/^extract_mb6 (uint64_t insn,$/;"	f	file:
extract_mbe	opcodes/ppc-opc.c	/^extract_mbe (uint64_t insn,$/;"	f	file:
extract_mult	sim/bfin/bfin-sim.c	/^extract_mult (SIM_CPU *cpu, bu64 res, int mmod, int MM,$/;"	f	file:
extract_n	sim/ppc/hw_phb.c	/^extract_n(const device_unit *address)$/;"	f	file:
extract_nb	opcodes/ppc-opc.c	/^extract_nb (uint64_t insn,$/;"	f	file:
extract_normal	opcodes/epiphany-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/fr30-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/frv-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/ip2k-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/iq2000-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/lm32-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/m32c-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/m32r-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/mep-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/mt-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/or1k-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/xc16x-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_normal	opcodes/xstormy16-ibld.c	/^extract_normal (CGEN_CPU_DESC cd,$/;"	f	file:
extract_nps_bitop_dst_pos3_pos4	opcodes/arc-opc.c	/^extract_nps_bitop_dst_pos3_pos4 (unsigned long long  insn,$/;"	f	file:
extract_nps_bitop_ins_ext	opcodes/arc-opc.c	/^extract_nps_bitop_ins_ext (unsigned long long  insn,$/;"	f	file:
extract_nps_bitop_mod4	opcodes/arc-opc.c	/^extract_nps_bitop_mod4 (unsigned long long  insn,$/;"	f	file:
extract_nps_bitop_size_2b	opcodes/arc-opc.c	/^extract_nps_bitop_size_2b (unsigned long long  insn,$/;"	f	file:
extract_nps_bitop_uimm8	opcodes/arc-opc.c	/^extract_nps_bitop_uimm8 (unsigned long long  insn,$/;"	f	file:
extract_nps_calc_entry_size	opcodes/arc-opc.c	/^extract_nps_calc_entry_size (unsigned long long  insn,$/;"	f	file:
extract_nps_cmem_uimm16	opcodes/arc-opc.c	/^extract_nps_cmem_uimm16 (unsigned long long  insn,$/;"	f	file:
extract_nps_dst_pos_and_size	opcodes/arc-opc.c	/^extract_nps_dst_pos_and_size (unsigned long long  insn,$/;"	f	file:
extract_nps_imm_entry	opcodes/arc-opc.c	/^extract_nps_imm_entry (unsigned long long  insn,$/;"	f	file:
extract_nps_imm_offset	opcodes/arc-opc.c	/^extract_nps_imm_offset (unsigned long long  insn,$/;"	f	file:
extract_nps_min_hofs	opcodes/arc-opc.c	/^extract_nps_min_hofs (unsigned long long  insn,$/;"	f	file:
extract_nps_misc_imm_offset	opcodes/arc-opc.c	/^extract_nps_misc_imm_offset (unsigned long long  insn,$/;"	f	file:
extract_nps_qcmp_m1	opcodes/arc-opc.c	/^extract_nps_qcmp_m1 (unsigned long long  insn,$/;"	f	file:
extract_nps_qcmp_m2	opcodes/arc-opc.c	/^extract_nps_qcmp_m2 (unsigned long long  insn,$/;"	f	file:
extract_nps_qcmp_m3	opcodes/arc-opc.c	/^extract_nps_qcmp_m3 (unsigned long long  insn,$/;"	f	file:
extract_nps_rbdouble_64	opcodes/arc-opc.c	/^extract_nps_rbdouble_64 (unsigned long long  insn,$/;"	f	file:
extract_nps_rflt_uimm6	opcodes/arc-opc.c	/^extract_nps_rflt_uimm6 (unsigned long long  insn,$/;"	f	file:
extract_nps_size_16bit	opcodes/arc-opc.c	/^extract_nps_size_16bit (unsigned long long  insn,$/;"	f	file:
extract_nsi	opcodes/ppc-opc.c	/^extract_nsi (uint64_t insn,$/;"	f	file:
extract_number	libiberty/regex.c	/^PREFIX(extract_number) (int *dest, UCHAR_T *source)$/;"	f	file:
extract_number_and_incr	libiberty/regex.c	/^PREFIX(extract_number_and_incr) (int *destination, UCHAR_T **source)$/;"	f	file:
extract_off_lsp	opcodes/ppc-opc.c	/^extract_off_lsp (uint64_t insn,$/;"	f	file:
extract_off_spe2	opcodes/ppc-opc.c	/^extract_off_spe2 (uint64_t insn,$/;"	f	file:
extract_oimm	opcodes/ppc-opc.c	/^extract_oimm (uint64_t insn,$/;"	f	file:
extract_op	opcodes/ia64-opc.c	/^extract_op (int op_pointer, int *opval, unsigned int *op)$/;"	f	file:
extract_op_bits	opcodes/ia64-opc.c	/^extract_op_bits (int op_pointer, int bitoffset, int bits)$/;"	f	file:
extract_opcode	opcodes/nios2-dis.c	/^  unsigned int (*extract_opcode) (unsigned int);$/;"	m	struct:_nios2_disassembler_state	file:
extract_operand	include/opcode/cgen.h	/^  int (*extract_operand) ();$/;"	m	struct:cgen_cpu_desc
extract_operand	include/opcode/cgen.h	/^  int (*extract_operand)$/;"	m	struct:cgen_cpu_desc
extract_operand_value	opcodes/arc-dis.c	/^extract_operand_value (const struct arc_operand *operand,$/;"	f	file:
extract_p	sim/ppc/hw_phb.c	/^extract_p(const device_unit *address)$/;"	f	file:
extract_pcl	opcodes/arc-opc.c	/^extract_pcl (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_pclel	opcodes/arc-opc.c	/^extract_pclel (unsigned long long  insn,$/;"	f	file:
extract_r0	opcodes/arc-opc.c	/^extract_r0 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_r1	opcodes/arc-opc.c	/^extract_r1 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_r2	opcodes/arc-opc.c	/^extract_r2 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_r3	opcodes/arc-opc.c	/^extract_r3 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_r4	opcodes/v850-opc.c	/^extract_r4 (unsigned long insn, int * invalid)$/;"	f	file:
extract_rD_rS_even	opcodes/ppc-opc.c	/^extract_rD_rS_even (uint64_t insn,$/;"	f	file:
extract_ral	opcodes/ppc-opc.c	/^extract_ral (uint64_t insn,$/;"	f	file:
extract_ram	opcodes/ppc-opc.c	/^extract_ram (uint64_t insn,$/;"	f	file:
extract_raq	opcodes/ppc-opc.c	/^extract_raq (uint64_t insn,$/;"	f	file:
extract_ras	opcodes/arc-opc.c	/^extract_ras (unsigned long long  insn,$/;"	f	file:
extract_ras	opcodes/ppc-opc.c	/^extract_ras (uint64_t insn,$/;"	f	file:
extract_rb	opcodes/arc-opc.c	/^extract_rb (unsigned long long  insn,$/;"	f	file:
extract_rba	opcodes/alpha-opc.c	/^extract_rba (unsigned insn, int *invalid)$/;"	f	file:
extract_rbs	opcodes/arc-opc.c	/^extract_rbs (unsigned long long  insn,$/;"	f	file:
extract_rbx	opcodes/ppc-opc.c	/^extract_rbx (uint64_t insn,$/;"	f	file:
extract_rca	opcodes/alpha-opc.c	/^extract_rca (unsigned insn, int *invalid)$/;"	f	file:
extract_rcs	opcodes/arc-opc.c	/^extract_rcs (unsigned long long  insn,$/;"	f	file:
extract_rel_addend	bfd/elf32-d10v.c	/^extract_rel_addend (bfd *abfd,$/;"	f	file:
extract_rhv1	opcodes/arc-opc.c	/^extract_rhv1 (unsigned long long  insn,$/;"	f	file:
extract_rhv2	opcodes/arc-opc.c	/^extract_rhv2 (unsigned long long  insn,$/;"	f	file:
extract_rrange	opcodes/arc-opc.c	/^extract_rrange (unsigned long long  insn,$/;"	f	file:
extract_rrrrrrrr	sim/ppc/hw_phb.c	/^extract_rrrrrrrr(const device_unit *address)$/;"	f	file:
extract_rsb	opcodes/ppc-opc.c	/^extract_rsb (uint64_t insn,$/;"	f	file:
extract_rx	opcodes/ppc-opc.c	/^extract_rx (uint64_t insn,$/;"	f	file:
extract_ry	opcodes/ppc-opc.c	/^extract_ry (uint64_t insn,$/;"	f	file:
extract_sci8	opcodes/ppc-opc.c	/^extract_sci8 (uint64_t insn,$/;"	f	file:
extract_sci8n	opcodes/ppc-opc.c	/^extract_sci8n (uint64_t insn,$/;"	f	file:
extract_sd4h	opcodes/ppc-opc.c	/^extract_sd4h (uint64_t insn,$/;"	f	file:
extract_sd4w	opcodes/ppc-opc.c	/^extract_sd4w (uint64_t insn,$/;"	f	file:
extract_sh6	opcodes/ppc-opc.c	/^extract_sh6 (uint64_t insn,$/;"	f	file:
extract_short	sim/erc32/exec.c	/^extract_short (uint32 data, uint32 address)$/;"	f	file:
extract_short_signed	sim/erc32/exec.c	/^extract_short_signed (uint32 data, uint32 address)$/;"	f	file:
extract_signed_bitfield	gdb/arch/aarch64-insn.c	/^extract_signed_bitfield (uint32_t insn, unsigned width, unsigned offset)$/;"	f	file:
extract_signed_integer	gdb/defs.h	/^extract_signed_integer (const gdb_byte *addr, int len,$/;"	f
extract_simm10_a16_7_s	opcodes/arc-fxi.h	/^extract_simm10_a16_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm11_a32_13_s	opcodes/arc-fxi.h	/^extract_simm11_a32_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm11_a32_7_s	opcodes/arc-fxi.h	/^extract_simm11_a32_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm12_20	opcodes/arc-fxi.h	/^extract_simm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm13_a16_20	opcodes/arc-fxi.h	/^extract_simm13_a16_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm13_a32_5_s	opcodes/arc-fxi.h	/^extract_simm13_a32_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm21_a16_5	opcodes/arc-fxi.h	/^extract_simm21_a16_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm21_a32_5	opcodes/arc-fxi.h	/^extract_simm21_a32_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm25_a16_5	opcodes/arc-fxi.h	/^extract_simm25_a16_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm25_a32_5	opcodes/arc-fxi.h	/^extract_simm25_a32_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm3_5_s	opcodes/arc-fxi.h	/^extract_simm3_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm3s	opcodes/arc-opc.c	/^extract_simm3s (unsigned long long  insn,$/;"	f	file:
extract_simm7_a16_10_s	opcodes/arc-fxi.h	/^extract_simm7_a16_10_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm8_a16_9_s	opcodes/arc-fxi.h	/^extract_simm8_a16_9_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm9_7_s	opcodes/arc-fxi.h	/^extract_simm9_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm9_8	opcodes/arc-fxi.h	/^extract_simm9_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_simm9_a16_8	opcodes/arc-fxi.h	/^extract_simm9_a16_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_sp	opcodes/arc-opc.c	/^extract_sp (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_spe	opcodes/v850-opc.c	/^extract_spe (unsigned long insn ATTRIBUTE_UNUSED, int * invalid)$/;"	f	file:
extract_spr	opcodes/ppc-opc.c	/^extract_spr (uint64_t insn,$/;"	f	file:
extract_sprg	opcodes/ppc-opc.c	/^extract_sprg (uint64_t insn,$/;"	f	file:
extract_ss	sim/ppc/hw_phb.c	/^extract_ss(const device_unit *address)$/;"	f	file:
extract_sym	gdb/python/py-framefilter.c	/^extract_sym (PyObject *obj, gdb::unique_xmalloc_ptr<char> *name,$/;"	f	file:
extract_t	sim/ppc/hw_phb.c	/^extract_t(const device_unit *address)$/;"	f	file:
extract_tbr	opcodes/ppc-opc.c	/^extract_tbr (uint64_t insn,$/;"	f	file:
extract_typed_address	gdb/findvar.c	/^extract_typed_address (const gdb_byte *buf, struct type *type)$/;"	f
extract_u16_loop	opcodes/v850-opc.c	/^extract_u16_loop (unsigned long insn, int * invalid)$/;"	f	file:
extract_u9	opcodes/v850-opc.c	/^extract_u9 (unsigned long insn, int * invalid)$/;"	f	file:
extract_uimm10_6_s	opcodes/arc-fxi.h	/^extract_uimm10_6_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm10_a32_8_s	opcodes/arc-fxi.h	/^extract_uimm10_a32_8_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm12_20	opcodes/arc-opc.c	/^extract_uimm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f	file:
extract_uimm3_13_s	opcodes/arc-fxi.h	/^extract_uimm3_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm3_23	opcodes/arc-fxi.h	/^extract_uimm3_23 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm5_11_s	opcodes/arc-fxi.h	/^extract_uimm5_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm5_a32_11_s	opcodes/arc-fxi.h	/^extract_uimm5_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_11_s	opcodes/arc-fxi.h	/^extract_uimm6_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_13_s	opcodes/arc-fxi.h	/^extract_uimm6_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_20	opcodes/arc-fxi.h	/^extract_uimm6_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_5_s	opcodes/arc-fxi.h	/^extract_uimm6_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_8	opcodes/arc-fxi.h	/^extract_uimm6_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_a16_11_s	opcodes/arc-fxi.h	/^extract_uimm6_a16_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_a16_21	opcodes/arc-fxi.h	/^extract_uimm6_a16_21 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm6_axx_	opcodes/arc-fxi.h	/^extract_uimm6_axx_ (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm7_11_s	opcodes/arc-fxi.h	/^extract_uimm7_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm7_13_s	opcodes/arc-fxi.h	/^extract_uimm7_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm7_9_s	opcodes/arc-fxi.h	/^extract_uimm7_9_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm7_a16_20	opcodes/arc-fxi.h	/^extract_uimm7_a16_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm7_a32_11_s	opcodes/arc-fxi.h	/^extract_uimm7_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_uimm8_8_s	opcodes/arc-fxi.h	/^extract_uimm8_8_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
extract_unsigned_integer	gdb/defs.h	/^extract_unsigned_integer (const gdb_byte *addr, int len,$/;"	f
extract_v8	opcodes/v850-opc.c	/^extract_v8 (unsigned long insn, int * invalid)$/;"	f	file:
extract_value	gdb/python/py-framefilter.c	/^extract_value (PyObject *obj, struct value **value)$/;"	f	file:
extract_value	opcodes/d30v-dis.c	/^extract_value (long long num, struct d30v_operand *oper, int is_long)$/;"	f	file:
extract_vleil	opcodes/ppc-opc.c	/^extract_vleil (uint64_t insn,$/;"	f	file:
extract_vlensi	opcodes/ppc-opc.c	/^extract_vlensi (uint64_t insn,$/;"	f	file:
extract_vlesi	opcodes/ppc-opc.c	/^extract_vlesi (uint64_t insn,$/;"	f	file:
extract_vleui	opcodes/ppc-opc.c	/^extract_vleui (uint64_t insn,$/;"	f	file:
extract_w6	opcodes/arc-opc.c	/^extract_w6 (unsigned long long  insn,$/;"	f	file:
extract_xa6	opcodes/ppc-opc.c	/^extract_xa6 (uint64_t insn,$/;"	f	file:
extract_xab6	opcodes/ppc-opc.c	/^extract_xab6 (uint64_t insn,$/;"	f	file:
extract_xb6	opcodes/ppc-opc.c	/^extract_xb6 (uint64_t insn,$/;"	f	file:
extract_xc6	opcodes/ppc-opc.c	/^extract_xc6 (uint64_t insn,$/;"	f	file:
extract_xt6	opcodes/ppc-opc.c	/^extract_xt6 (uint64_t insn,$/;"	f	file:
extract_xtq6	opcodes/ppc-opc.c	/^extract_xtq6 (uint64_t insn,$/;"	f	file:
extract_za	opcodes/alpha-opc.c	/^extract_za (unsigned insn, int *invalid)$/;"	f	file:
extract_zb	opcodes/alpha-opc.c	/^extract_zb (unsigned insn, int *invalid)$/;"	f	file:
extract_zc	opcodes/alpha-opc.c	/^extract_zc (unsigned insn, int *invalid)$/;"	f	file:
extractor	opcodes/aarch64-gen.c	/^  const char *extractor;$/;"	m	struct:operand	file:
extrefsymoff	bfd/mach-o.h	/^  unsigned long extrefsymoff;  \/* Offset to referenced symbol table.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
extrefsymoff	include/mach-o/external.h	/^  unsigned char extrefsymoff[4];$/;"	m	struct:mach_o_dysymtab_command_external
extreg32	sim/aarch64/simulator.c	/^extreg32 (sim_cpu *cpu, unsigned int lo, Extension extension)$/;"	f	file:
extreg64	sim/aarch64/simulator.c	/^extreg64 (sim_cpu *cpu, unsigned int lo, Extension extension)$/;"	f	file:
extreloff	bfd/mach-o.h	/^  unsigned long extreloff;    \/* Offset to external relocation entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
extreloff	include/mach-o/external.h	/^  unsigned char extreloff[4];$/;"	m	struct:mach_o_dysymtab_command_external
extrs_tests	gdb/testsuite/gdb.disasm/hppa.s	/^extrs_tests$/;"	l
extru_tests	gdb/testsuite/gdb.disasm/hppa.s	/^extru_tests$/;"	l
exts_l_ind_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_ind_2_n:$/;"	l
exts_l_ind_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_ind_2_p:$/;"	l
exts_l_ind_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_ind_n:$/;"	l
exts_l_ind_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_ind_p:$/;"	l
exts_l_postdec_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_postdec_2_n:$/;"	l
exts_l_postdec_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_postdec_2_p:$/;"	l
exts_l_postdec_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_postdec_n:$/;"	l
exts_l_postdec_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_postdec_p:$/;"	l
exts_l_postinc_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_postinc_2_n:$/;"	l
exts_l_postinc_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_postinc_2_p:$/;"	l
exts_l_postinc_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_postinc_n:$/;"	l
exts_l_postinc_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_postinc_p:$/;"	l
exts_l_predec_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_predec_2_n:$/;"	l
exts_l_predec_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_predec_2_p:$/;"	l
exts_l_predec_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_predec_n:$/;"	l
exts_l_predec_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_predec_p:$/;"	l
exts_l_preinc_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_preinc_2_n:$/;"	l
exts_l_preinc_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_preinc_2_p:$/;"	l
exts_l_preinc_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_preinc_n:$/;"	l
exts_l_preinc_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_preinc_p:$/;"	l
exts_l_reg32_2_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_reg32_2_n:$/;"	l
exts_l_reg32_2_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_reg32_2_p:$/;"	l
exts_l_reg32_n	sim/testsuite/sim/h8300/extl.s	/^exts_l_reg32_n:$/;"	l
exts_l_reg32_p	sim/testsuite/sim/h8300/extl.s	/^exts_l_reg32_p:$/;"	l
exts_w_ind_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_ind_n:$/;"	l
exts_w_ind_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_ind_p:$/;"	l
exts_w_postdec_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_postdec_n:$/;"	l
exts_w_postdec_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_postdec_p:$/;"	l
exts_w_postinc_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_postinc_n:$/;"	l
exts_w_postinc_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_postinc_p:$/;"	l
exts_w_predec_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_predec_n:$/;"	l
exts_w_predec_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_predec_p:$/;"	l
exts_w_preinc_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_preinc_n:$/;"	l
exts_w_preinc_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_preinc_p:$/;"	l
exts_w_reg16_n	sim/testsuite/sim/h8300/extw.s	/^exts_w_reg16_n:$/;"	l
exts_w_reg16_p	sim/testsuite/sim/h8300/extw.s	/^exts_w_reg16_p:$/;"	l
extsftf	sim/common/cgen-fpu.h	/^  TF (*extsftf) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
extsfxf	sim/common/cgen-fpu.h	/^  XF (*extsfxf) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
extshift64type	gdb/mips-tdep.c	/^  extshift64type		\/* 21  5,5,1,1,1,1,1,1,5,1,1,1,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
extsym_info	bfd/ecoff.c	/^struct extsym_info$/;"	s	file:
extsym_info	bfd/elf64-alpha.c	/^struct extsym_info$/;"	s	file:
extsym_info	bfd/elfxx-mips.c	/^struct extsym_info$/;"	s	file:
extsymoff	bfd/elf-bfd.h	/^  size_t extsymoff;$/;"	m	struct:elf_reloc_cookie
extu_l_abs16_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_abs16_2_n:$/;"	l
extu_l_abs16_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_abs16_n:$/;"	l
extu_l_abs32_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_abs32_2_n:$/;"	l
extu_l_abs32_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_abs32_n:$/;"	l
extu_l_disp16_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp16_2_n:$/;"	l
extu_l_disp16_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp16_n:$/;"	l
extu_l_disp2_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp2_2_n:$/;"	l
extu_l_disp2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp2_n:$/;"	l
extu_l_disp32_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp32_2_n:$/;"	l
extu_l_disp32_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_disp32_n:$/;"	l
extu_l_ind_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_ind_2_n:$/;"	l
extu_l_ind_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_ind_n:$/;"	l
extu_l_postdec_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_postdec_2_n:$/;"	l
extu_l_postdec_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_postdec_n:$/;"	l
extu_l_postinc_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_postinc_2_n:$/;"	l
extu_l_postinc_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_postinc_n:$/;"	l
extu_l_predec_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_predec_2_n:$/;"	l
extu_l_predec_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_predec_n:$/;"	l
extu_l_preinc_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_preinc_2_n:$/;"	l
extu_l_preinc_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_preinc_n:$/;"	l
extu_l_reg32_2_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_reg32_2_n:$/;"	l
extu_l_reg32_n	sim/testsuite/sim/h8300/extl.s	/^extu_l_reg32_n:$/;"	l
extu_w_abs16_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_abs16_n:$/;"	l
extu_w_abs32_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_abs32_n:$/;"	l
extu_w_disp16_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_disp16_n:$/;"	l
extu_w_disp2_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_disp2_n:$/;"	l
extu_w_disp32_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_disp32_n:$/;"	l
extu_w_ind_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_ind_n:$/;"	l
extu_w_postdec_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_postdec_n:$/;"	l
extu_w_postinc_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_postinc_n:$/;"	l
extu_w_predec_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_predec_n:$/;"	l
extu_w_preinc_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_preinc_n:$/;"	l
extu_w_reg16_n	sim/testsuite/sim/h8300/extw.s	/^extu_w_reg16_n:$/;"	l
extx	gdb/testsuite/gdb.disasm/mn10200.s	/^	extx d2$/;"	d
extxb	gdb/testsuite/gdb.disasm/mn10200.s	/^	extxb d2$/;"	d
extxbu	gdb/testsuite/gdb.disasm/mn10200.s	/^	extxbu d1$/;"	d
extxu	gdb/testsuite/gdb.disasm/mn10200.s	/^	extxu d3$/;"	d
f	gdb/configure	/^    f()$/;"	f
f	gdb/gdbserver/configure	/^    f()$/;"	f
f	gdb/loongarch-tdep.h	/^    int f;$/;"	m	struct:gdbarch_tdep::__anon2058
f	gdb/testsuite/gdb.arch/amd64-tailcall-cxx2.cc	/^f (int x)$/;"	f
f	gdb/testsuite/gdb.arch/amd64-tailcall-ret.S	/^f:$/;"	l
f	gdb/testsuite/gdb.arch/amd64-tailcall-ret.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.arch/i386-avx.c	/^  float f[8];$/;"	m	struct:__anon1926	file:
f	gdb/testsuite/gdb.arch/i386-avx512.c	/^  double f[8];$/;"	m	struct:__anon1927	file:
f	gdb/testsuite/gdb.arch/i386-cfi-notcurrent.S	/^f:$/;"	l
f	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^f:$/;"	l
f	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.arch/i386-sse.c	/^  float f[4];$/;"	m	struct:__anon1933	file:
f	gdb/testsuite/gdb.arch/mips16-thunks-sinmain.c	/^double f = 1.0;$/;"	v
f	gdb/testsuite/gdb.base/bitfields.c	/^  signed int   f : 1;$/;"	m	struct:internalvartest	file:
f	gdb/testsuite/gdb.base/callfuncs.c	/^  float f;$/;"	m	struct:struct1	file:
f	gdb/testsuite/gdb.base/catch-load-so.c	/^f(void)$/;"	f
f	gdb/testsuite/gdb.base/complex.c	/^struct unpacked_x { char c; cf f; };$/;"	m	struct:unpacked_x	file:
f	gdb/testsuite/gdb.base/complex.c	/^struct x { char c; cf f; } __attribute__ ((__packed__));$/;"	m	struct:x	file:
f	gdb/testsuite/gdb.base/dump.c	/^  int f;$/;"	m	struct:teststruct	file:
f	gdb/testsuite/gdb.base/enumval.c	/^enum e { I, J = 0xffffffffU, K = 0xf000000000000000ULL } e = J, f = K;$/;"	v	typeref:enum:e
f	gdb/testsuite/gdb.base/funcargs.c	/^float f = 4.0;$/;"	v
f	gdb/testsuite/gdb.base/longest-types.c	/^} *f;$/;"	v	typeref:struct:foo
f	gdb/testsuite/gdb.base/prelink-lib.c	/^f(void (*p)(void)) {$/;"	f
f	gdb/testsuite/gdb.base/shr1.c	/^typedef float f;$/;"	t	file:
f	gdb/testsuite/gdb.base/stap-probe.c	/^f (int x)$/;"	f	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	m	struct:struct6	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
f	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
f	gdb/testsuite/gdb.base/watch-bitfields.c	/^  char f:6;$/;"	m	struct:foo	file:
f	gdb/testsuite/gdb.cp/abstract-origin.cc	/^void f (int *)$/;"	f
f	gdb/testsuite/gdb.cp/chained-calls.cc	/^f (int i)$/;"	f
f	gdb/testsuite/gdb.cp/classes.cc	/^  int f;$/;"	m	class:mixed_protection_class	file:
f	gdb/testsuite/gdb.cp/classes.cc	/^  int f;$/;"	m	struct:mixed_protection_struct	file:
f	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type f;$/;"	m	class:F	file:
f	gdb/testsuite/gdb.cp/derivation.cc	/^V_inter::f()$/;"	f	class:V_inter
f	gdb/testsuite/gdb.cp/impl-this.cc	/^f (void)$/;"	f	class:D
f	gdb/testsuite/gdb.cp/minsym-fallback.cc	/^C::f ()$/;"	f	class:C
f	gdb/testsuite/gdb.cp/misc.cc	/^  int f;$/;"	m	class:mixed_protection_class	file:
f	gdb/testsuite/gdb.cp/misc.cc	/^  int f;$/;"	m	struct:mixed_protection_struct	file:
f	gdb/testsuite/gdb.cp/no-dmgl-verbose.cc	/^f (std::string s)$/;"	f
f	gdb/testsuite/gdb.cp/nsdecl.cc	/^int f;$/;"	v
f	gdb/testsuite/gdb.cp/paren-type.cc	/^C::f (short x)$/;"	f	class:C
f	gdb/testsuite/gdb.cp/pr17494.cc	/^  int (*f) (int, int);$/;"	m	class:A	file:
f	gdb/testsuite/gdb.cp/psymtab-parameter.cc	/^f ()$/;"	f
f	gdb/testsuite/gdb.cp/ref-types.cc	/^int f()$/;"	f
f	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^f (const int &x)$/;"	f	file:
f	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^f (int &&x)$/;"	f	file:
f	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^f (int &x)$/;"	f	file:
f	gdb/testsuite/gdb.cp/rvalue-ref-types.cc	/^f ()$/;"	f
f	gdb/testsuite/gdb.cp/temargs.cc	/^  int f;$/;"	m	struct:S	file:
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i)$/;"	f
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i, char c)$/;"	f
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i, char c, double d)$/;"	f
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i, char c, double d, char *cs)$/;"	f
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i, char c, double d, char *cs, void (*fig)(char, int))$/;"	f
f	gdb/testsuite/gdb.cp/templates.cc	/^f(int i, char c, double d, char *cs, void (*fig)(int, char))$/;"	f
f	gdb/testsuite/gdb.cp/var-tag.cc	/^  int f (void) const { global (); return 0; }$/;"	f	class:C
f	gdb/testsuite/gdb.cp/virtfunc.cc	/^int A::f() {return 1;}$/;"	f	class:A
f	gdb/testsuite/gdb.cp/virtfunc.cc	/^int B::f() {return 2;}$/;"	f	class:B
f	gdb/testsuite/gdb.cp/virtfunc.cc	/^int E::f() {return 20;}$/;"	f	class:E
f	gdb/testsuite/gdb.cp/virtfunc.cc	/^int V::f() {return 600+w;}$/;"	f	class:V
f	gdb/testsuite/gdb.dwarf2/atomic.c	/^f (char *x)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-bad-mips-linkage-name.c	/^f (char *x)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-cp-infcall-ref-static-main.c	/^f (void)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-entry-value-main.c	/^f (int x)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust-main.cc	/^f (void)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-param-error-main.c	/^f (int x)$/;"	f
f	gdb/testsuite/gdb.dwarf2/dw2-restrict.S	/^f:                                      # @f$/;"	l
f	gdb/testsuite/gdb.dwarf2/dw2-restrict.c	/^int f (char * restrict x)$/;"	f
f	gdb/testsuite/gdb.dwarf2/watch-notconst2.S	/^f:$/;"	l
f	gdb/testsuite/gdb.dwarf2/watch-notconst2.c	/^f (int i)$/;"	f
f	gdb/testsuite/gdb.guile/scm-frame-inline.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.guile/scm-type.c	/^  int f;$/;"	m	struct:C	file:
f	gdb/testsuite/gdb.mi/mi-catch-load-so.c	/^f (void)$/;"	f
f	gdb/testsuite/gdb.mi/mi-var-child.c	/^      long f;$/;"	m	union:_struct_decl::__anon2042::__anon2043	file:
f	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^        int f;$/;"	m	struct:Anonymous::__anon2036::__anon2037::__anon2038	file:
f	gdb/testsuite/gdb.mi/var-cmd.c	/^      char f;$/;"	m	union:anonymous::__anon2051::__anon2052	file:
f	gdb/testsuite/gdb.mi/var-cmd.c	/^      long f;$/;"	m	union:_struct_decl::__anon2047::__anon2048	file:
f	gdb/testsuite/gdb.python/py-explore.c	/^  float f;$/;"	m	union:SimpleUnion	file:
f	gdb/testsuite/gdb.python/py-frame-inline.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^  int f;$/;"	m	struct:__anon1954	file:
f	gdb/testsuite/gdb.python/py-framefilter.c	/^  int f;$/;"	m	struct:__anon1942	file:
f	gdb/testsuite/gdb.python/py-type.c	/^  int f;$/;"	m	struct:C	file:
f	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.S	/^f:$/;"	l
f	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.reverse/singlejmp-reverse.S	/^f:$/;"	l
f	gdb/testsuite/gdb.reverse/singlejmp-reverse.c	/^f (void)$/;"	f	file:
f	gdb/testsuite/gdb.threads/dlopen-libpthread-lib.c	/^f (void (*notifyp) (void))$/;"	f
f	gdb/testsuite/gdb.trace/stap-trace.c	/^f (int x)$/;"	f
f	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char f : 1;$/;"	m	struct:t	file:
f	gdb/unittests/basic_string_view/types/1.cc	/^f()$/;"	f
f	include/coff/xcoff.h	/^  int	f;$/;"	m	struct:__rtinit_descriptor
f	opcodes/aarch64-opc.c	/^  float    f;$/;"	m	union:__anon14	file:
f	opcodes/aarch64-opc.c	/^  float    f;$/;"	m	union:__anon15	file:
f	opcodes/ia64-opc-f.c	25;"	d	file:
f	opcodes/ia64-opc-f.c	620;"	d	file:
f	opcodes/ns32k-dis.c	/^  float f;$/;"	m	union:__anon1	file:
f	sim/arm/maverick.c	/^    float f;$/;"	m	union:maverick_regs::__anon781	file:
f	sim/arm/maverick.c	/^    float f;$/;"	m	union:maverick_regs::__anon782	file:
f	sim/arm/wrapper.c	/^    float f;$/;"	m	union:maverick_regs::__anon784	file:
f	sim/arm/wrapper.c	/^    float f;$/;"	m	union:maverick_regs::__anon785	file:
f	sim/rx/rx.c	/^  float f;$/;"	m	union:__anon510	file:
f	sim/sh/sim-main.h	/^	float f[16];$/;"	m	union:__anon488::__anon489::fregs_u
f	sim/testsuite/sim/cris/c/sjlj.c	/^f (void)$/;"	f
f0	bfd/elf32-msp430.c	/^  int f0, f1;			\/* From code.  *\/$/;"	m	struct:rcodes_s	file:
f0	opcodes/ia64-opc-f.c	24;"	d	file:
f0	opcodes/ia64-opc-f.c	619;"	d	file:
f0_offset	gdb/ppc-tdep.h	/^  int f0_offset;$/;"	m	struct:ppc_reg_offsets
f1	bfd/elf32-msp430.c	/^  int f0, f1;			\/* From code.  *\/$/;"	m	struct:rcodes_s	file:
f1	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f1;$/;"	m	struct:hva1	file:
f1	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f1;$/;"	m	struct:hva2	file:
f1	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f1;$/;"	m	struct:hva3	file:
f1	gdb/testsuite/gdb.base/break1.c	/^  int f1;$/;"	m	union:some_union	file:
f1	gdb/testsuite/gdb.base/complex.c	/^f1 (void)$/;"	f
f1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      signed char *f1;$/;"	m	struct:asd::jkl	file:
f1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int f1;$/;"	m	struct:poi	file:
f1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int f1;$/;"	m	struct:xyz	file:
f1	gdb/testsuite/gdb.base/step-line.c	/^f1 (int i)$/;"	f
f1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^int f1 (Struct1& s, Enum1& e, int& i)$/;"	f
f1	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^f1 (int i1, int i2)$/;"	f
f1	gdb/testsuite/gdb.cp/ref-params.cc	/^int f1(Parent& R)$/;"	f
f1	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^f1 (Parent &&R)$/;"	f
f1	gdb/testsuite/gdb.dwarf2/pieces.S	/^f1:$/;"	l
f1	gdb/testsuite/gdb.dwarf2/pieces.c	/^f1 (int k)$/;"	f
f1	gdb/testsuite/gdb.dwarf2/typeddwarf-amd64.S	/^f1:$/;"	l
f1	gdb/testsuite/gdb.dwarf2/typeddwarf.S	/^f1:$/;"	l
f1	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^f1 (double a, double b, double c, float d, float e, int f, unsigned int g, long long h, unsigned long long i)$/;"	f
f1	gdb/testsuite/gdb.guile/scm-frame.c	/^int f1 (int a, int b)$/;"	f
f1	gdb/testsuite/gdb.linespec/lspec.h	/^int f1(void)$/;"	f
f1	gdb/testsuite/gdb.multi/dummy-frame-restore.c	/^f1 (void)$/;"	f	file:
f1	gdb/testsuite/gdb.perf/skip-prologue.c	/^f1 (void)$/;"	f	file:
f1	gdb/testsuite/gdb.python/py-frame.c	/^int f1 (int a, int b)$/;"	f
f1	gdb/testsuite/gdb.python/py-inferior.c	/^int f1 (int a, int b)$/;"	f
f1	gdb/testsuite/gdb.python/py-infthread.c	/^int f1 (int a, int b)$/;"	f
f10	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  int f10 : 4;$/;"	m	struct:asd	file:
f10b	sim/testsuite/sim/sh/fmov.s	/^f10b:	# check pre-dec.$/;"	l
f11	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned int f11 : 1;$/;"	m	struct:asd	file:
f11b	sim/testsuite/sim/sh/fmov.s	/^f11b:	# check post-inc.$/;"	l
f12	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned int f12 : 1;$/;"	m	struct:asd	file:
f128	gdb/testsuite/gdb.base/float128.c	/^__float128 f128;$/;"	v
f128	gdb/testsuite/gdb.base/floatn.c	/^_Float128 f128;$/;"	v
f12b	sim/testsuite/sim/sh/fmov.s	/^f12b:	# check post-inc.$/;"	l
f13	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned int f13 : 1;$/;"	m	struct:asd	file:
f13b	sim/testsuite/sim/sh/fmov.s	/^f13b:$/;"	l
f14	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned int f14 : 1;$/;"	m	struct:asd	file:
f15	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  void *f15;$/;"	m	struct:asd	file:
f16	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  void *f16;$/;"	m	struct:asd	file:
f1in	sim/erc32/erc32.c	/^static FILE    *f1in, *f1out, *f2in, *f2out;$/;"	v	file:
f1open	sim/erc32/erc32.c	/^static int      f1open = 0, f2open = 0;$/;"	v	file:
f1out	sim/erc32/erc32.c	/^static FILE    *f1in, *f1out, *f2in, *f2out;$/;"	v	file:
f1p5	sim/testsuite/sim/aarch64/fcvtz.s	/^f1p5:$/;"	l
f2	gdb/testsuite/gdb.arch/arm-neon.c	/^  int16x4_t f2;$/;"	m	struct:hva2	file:
f2	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f2;$/;"	m	struct:hva1	file:
f2	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f2;$/;"	m	struct:hva3	file:
f2	gdb/testsuite/gdb.base/break1.c	/^  double f2;$/;"	m	union:some_union	file:
f2	gdb/testsuite/gdb.base/complex.c	/^f2 (struct x *y)$/;"	f
f2	gdb/testsuite/gdb.base/gnu_vector.c	/^float2 f2 = {1, 2};$/;"	v
f2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      } f2;$/;"	m	struct:asd::jkl	typeref:union:asd::jkl::__anon2024	file:
f2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char f2;$/;"	m	struct:xyz	file:
f2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  union qwe f2;$/;"	m	struct:poi	typeref:union:poi::qwe	file:
f2	gdb/testsuite/gdb.base/step-line.c	/^f2 (int i)$/;"	f
f2	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^f2 (int i1, int i2)$/;"	f
f2	gdb/testsuite/gdb.cp/ref-params.cc	/^int f2(Child& C)$/;"	f
f2	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^f2 (Child &&C)$/;"	f
f2	gdb/testsuite/gdb.dwarf2/pieces.S	/^f2:$/;"	l
f2	gdb/testsuite/gdb.dwarf2/pieces.c	/^f2 (int k)$/;"	f
f2	gdb/testsuite/gdb.dwarf2/typeddwarf-amd64.S	/^f2:$/;"	l
f2	gdb/testsuite/gdb.dwarf2/typeddwarf.S	/^f2:$/;"	l
f2	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^f2 (double a, double b, double c, float d, float e, int f, unsigned int g, long long h, unsigned long long i)$/;"	f
f2	gdb/testsuite/gdb.guile/scm-frame.c	/^int f2 (int a)$/;"	f
f2	gdb/testsuite/gdb.linespec/lspec.h	/^int f2(void)$/;"	f
f2	gdb/testsuite/gdb.multi/dummy-frame-restore.c	/^f2 (void)$/;"	f	file:
f2	gdb/testsuite/gdb.perf/skip-prologue.c	/^f2 (int a, long long b, double c, struct foo f)$/;"	f	file:
f2	gdb/testsuite/gdb.python/py-frame.c	/^int f2 (int a)$/;"	f
f2	gdb/testsuite/gdb.python/py-inferior.c	/^int f2 (int a)$/;"	f
f2	gdb/testsuite/gdb.python/py-infthread.c	/^int f2 (int a)$/;"	f
f2	opcodes/ia64-opc-f.c	26;"	d	file:
f2	opcodes/ia64-opc-f.c	621;"	d	file:
f22	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^f22 (int i1, int i2)$/;"	f
f2in	sim/erc32/erc32.c	/^static FILE    *f1in, *f1out, *f2in, *f2out;$/;"	v	file:
f2open	sim/erc32/erc32.c	/^static int      f1open = 0, f2open = 0;$/;"	v	file:
f2out	sim/erc32/erc32.c	/^static FILE    *f1in, *f1out, *f2in, *f2out;$/;"	v	file:
f3	gdb/testsuite/gdb.arch/arm-neon.c	/^  int32x2_t f3;$/;"	m	struct:hva2	file:
f3	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f3;$/;"	m	struct:hva1	file:
f3	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f3;$/;"	m	struct:hva3	file:
f3	gdb/testsuite/gdb.base/complex.c	/^f3 (void)$/;"	f
f3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      } f3;$/;"	m	struct:asd::jkl	typeref:union:asd::jkl::__anon2025	file:
f3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  uint16_t f3;$/;"	m	struct:poi	file:
f3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  void *f3;$/;"	m	struct:xyz	file:
f3	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^f3 (int i1, int i2)$/;"	f
f3	gdb/testsuite/gdb.dwarf2/pieces.S	/^f3:$/;"	l
f3	gdb/testsuite/gdb.dwarf2/pieces.c	/^f3 (int k)$/;"	f
f3	gdb/testsuite/gdb.dwarf2/typeddwarf-amd64.S	/^f3:$/;"	l
f3	gdb/testsuite/gdb.dwarf2/typeddwarf.S	/^f3:$/;"	l
f3	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^f3 (long long a, int b, long long c, unsigned d)$/;"	f
f32	gdb/testsuite/gdb.base/floatn.c	/^_Float32 f32;$/;"	v
f32x	gdb/testsuite/gdb.base/floatn.c	/^_Float32x f32x;$/;"	v
f4	gdb/testsuite/gdb.arch/arm-neon.c	/^  int8x8_t f4;$/;"	m	struct:hva3	file:
f4	gdb/testsuite/gdb.base/complex.c	/^f4 (struct unpacked_x *y)$/;"	f
f4	gdb/testsuite/gdb.base/gnu_vector.c	/^  float4 f4;$/;"	m	struct:__anon1968	file:
f4	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      int f4 : 5;$/;"	m	struct:asd::jkl	file:
f4	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct pqr f4;$/;"	m	struct:poi	typeref:struct:poi::pqr	file:
f4	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct tuv f4;$/;"	m	struct:xyz	typeref:struct:xyz::tuv	file:
f4	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^f4 (int i1, int i2)$/;"	f
f4	gdb/testsuite/gdb.dwarf2/pieces.S	/^f4:$/;"	l
f4	gdb/testsuite/gdb.dwarf2/pieces.c	/^f4 (int k)$/;"	f
f4	gdb/testsuite/gdb.dwarf2/typeddwarf-amd64.S	/^f4:$/;"	l
f4	gdb/testsuite/gdb.dwarf2/typeddwarf.S	/^f4:$/;"	l
f4	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^f4 (_Decimal32 a, _Decimal64 b, _Decimal128 c)$/;"	f
f4a	gdb/testsuite/gdb.base/gnu_vector.c	/^float4 f4a = {2, 4, 8, 16};$/;"	v
f4b	gdb/testsuite/gdb.base/gnu_vector.c	/^float4 f4b = {1, 2, 8, 4};$/;"	v
f5	gdb/testsuite/gdb.arch/arm-neon.c	/^  int16x4_t f5;$/;"	m	struct:hva3	file:
f5	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      unsigned int f5 : 1;$/;"	m	struct:asd::jkl	file:
f5	gdb/testsuite/gdb.dwarf2/pieces.S	/^f5:$/;"	l
f5	gdb/testsuite/gdb.dwarf2/pieces.c	/^f5 (int k)$/;"	f
f6	gdb/testsuite/gdb.arch/arm-neon.c	/^  int32x2_t f6;$/;"	m	struct:hva3	file:
f6	gdb/testsuite/gdb.base/ptype-offsets.cc	/^      short f6;$/;"	m	struct:asd::jkl	file:
f6	gdb/testsuite/gdb.dwarf2/pieces.S	/^f6:$/;"	l
f6	gdb/testsuite/gdb.dwarf2/pieces.c	/^f6 (int k)$/;"	f
f64	gdb/testsuite/gdb.base/floatn.c	/^_Float64 f64;$/;"	v
f64x	gdb/testsuite/gdb.base/floatn.c	/^_Float64x f64x;$/;"	v
f7	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  } f7;$/;"	m	struct:asd	typeref:struct:asd::jkl	file:
f77_array_offset_tbl	gdb/f-valprint.c	/^int f77_array_offset_tbl[MAX_FORTRAN_DIMS + 1][2];$/;"	v
f77_get_dynamic_length_of_aggregate	gdb/f-valprint.c	/^f77_get_dynamic_length_of_aggregate (struct type *type)$/;"	f	file:
f77_get_lowerbound	gdb/f-valprint.c	/^f77_get_lowerbound (struct type *type)$/;"	f
f77_get_upperbound	gdb/f-valprint.c	/^f77_get_upperbound (struct type *type)$/;"	f
f77_print_array	gdb/f-valprint.c	/^f77_print_array (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
f77_print_array_1	gdb/f-valprint.c	/^f77_print_array_1 (int nss, int ndimensions, struct type *type,$/;"	f	file:
f8	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned long f8;$/;"	m	struct:asd	file:
f8b	sim/testsuite/sim/sh/fmov.s	/^f8b:	# check pre-dec.$/;"	l
f9	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char *f9;$/;"	m	struct:asd	file:
f9b	sim/testsuite/sim/sh/fmov.s	/^f9b:	# check pre-dec.$/;"	l
fBigendian	include/coff/sym.h	/^	unsigned fBigendian : 1;\/* if set, was compiled on big endian machine *\/$/;"	m	struct:fdr
fBitfield	include/coff/sym.h	/^	unsigned fBitfield : 1; \/* set if bit width is specified *\/$/;"	m	struct:__anon1568
fExpansion	include/hp-symtab.h	/^  unsigned int	 fExpansion: 1;	\/* function expansion		*\/$/;"	m	struct:quick_procedure
fHasDecl	include/hp-symtab.h	/^  unsigned int   fHasDecl: 1;	\/* do we have a .d file?	   *\/$/;"	m	struct:quick_source
fMerge	include/coff/sym.h	/^	unsigned fMerge : 1;	\/* whether this file can be merged *\/$/;"	m	struct:fdr
fReadin	include/coff/sym.h	/^	unsigned fReadin : 1;	\/* true if it was read in (not just created) *\/$/;"	m	struct:fdr
fSrcfile	include/hp-symtab.h	/^  unsigned int   fSrcfile: 1;   \/* 0 => include 1=> source         *\/$/;"	m	struct:quick_source
fTemplate	include/hp-symtab.h	/^  unsigned int	  fTemplate : 1;\/* class template               *\/$/;"	m	struct:quick_class
fTemplate	include/hp-symtab.h	/^  unsigned int	 fTemplate: 1;	\/* function template		*\/$/;"	m	struct:quick_procedure
fWarned	include/hp-symtab.h	/^  unsigned int   fWarned:  1;	\/* have warned about age problems? *\/$/;"	m	struct:quick_source
f_0	opcodes/mep-opc.h	/^  long f_0;$/;"	m	struct:cgen_fields
f_0_1	opcodes/m32c-opc.h	/^  long f_0_1;$/;"	m	struct:cgen_fields
f_0_2	opcodes/m32c-opc.h	/^  long f_0_2;$/;"	m	struct:cgen_fields
f_0_3	opcodes/m32c-opc.h	/^  long f_0_3;$/;"	m	struct:cgen_fields
f_0_4	opcodes/m32c-opc.h	/^  long f_0_4;$/;"	m	struct:cgen_fields
f_1	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	s	file:
f_1	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	v	typeref:struct:f_1
f_1	opcodes/mep-opc.h	/^  long f_1;$/;"	m	struct:cgen_fields
f_10	opcodes/iq2000-opc.h	/^  long f_10;$/;"	m	struct:cgen_fields
f_10	opcodes/mep-opc.h	/^  long f_10;$/;"	m	struct:cgen_fields
f_10_1	opcodes/m32c-opc.h	/^  long f_10_1;$/;"	m	struct:cgen_fields
f_10_11	opcodes/iq2000-opc.h	/^  long f_10_11;$/;"	m	struct:cgen_fields
f_10_2	opcodes/m32c-opc.h	/^  long f_10_2;$/;"	m	struct:cgen_fields
f_10_3	opcodes/m32c-opc.h	/^  long f_10_3;$/;"	m	struct:cgen_fields
f_11	opcodes/mep-opc.h	/^  long f_11;$/;"	m	struct:cgen_fields
f_11_1	opcodes/m32c-opc.h	/^  long f_11_1;$/;"	m	struct:cgen_fields
f_11_1	sim/sh64/sh-opc.h	/^  long f_11_1;$/;"	m	struct:cgen_fields
f_12	opcodes/mep-opc.h	/^  long f_12;$/;"	m	struct:cgen_fields
f_12_1	opcodes/m32c-opc.h	/^  long f_12_1;$/;"	m	struct:cgen_fields
f_12_2	opcodes/m32c-opc.h	/^  long f_12_2;$/;"	m	struct:cgen_fields
f_12_3	opcodes/m32c-opc.h	/^  long f_12_3;$/;"	m	struct:cgen_fields
f_12_4	opcodes/m32c-opc.h	/^  long f_12_4;$/;"	m	struct:cgen_fields
f_12_6	opcodes/m32c-opc.h	/^  long f_12_6;$/;"	m	struct:cgen_fields
f_12s20	opcodes/mep-opc.h	/^  long f_12s20;$/;"	m	struct:cgen_fields
f_12s4a2	opcodes/mep-opc.h	/^  long f_12s4a2;$/;"	m	struct:cgen_fields
f_12u16	opcodes/mep-opc.h	/^  long f_12u16;$/;"	m	struct:cgen_fields
f_13	opcodes/mep-opc.h	/^  long f_13;$/;"	m	struct:cgen_fields
f_13_3	opcodes/m32c-opc.h	/^  long f_13_3;$/;"	m	struct:cgen_fields
f_14	opcodes/mep-opc.h	/^  long f_14;$/;"	m	struct:cgen_fields
f_14_1	opcodes/m32c-opc.h	/^  long f_14_1;$/;"	m	struct:cgen_fields
f_14_2	opcodes/m32c-opc.h	/^  long f_14_2;$/;"	m	struct:cgen_fields
f_15	opcodes/mep-opc.h	/^  long f_15;$/;"	m	struct:cgen_fields
f_15_1	opcodes/m32c-opc.h	/^  long f_15_1;$/;"	m	struct:cgen_fields
f_16	opcodes/mep-opc.h	/^  long f_16;$/;"	m	struct:cgen_fields
f_16_1	opcodes/m32c-opc.h	/^  long f_16_1;$/;"	m	struct:cgen_fields
f_16_2	opcodes/m32c-opc.h	/^  long f_16_2;$/;"	m	struct:cgen_fields
f_16_4	opcodes/m32c-opc.h	/^  long f_16_4;$/;"	m	struct:cgen_fields
f_16_4	sim/sh64/sh-opc.h	/^  long f_16_4;$/;"	m	struct:cgen_fields
f_16_8	opcodes/m32c-opc.h	/^  long f_16_8;$/;"	m	struct:cgen_fields
f_16s16	opcodes/mep-opc.h	/^  long f_16s16;$/;"	m	struct:cgen_fields
f_16u16	opcodes/mep-opc.h	/^  long f_16u16;$/;"	m	struct:cgen_fields
f_17	opcodes/mep-opc.h	/^  long f_17;$/;"	m	struct:cgen_fields
f_17s16a2	opcodes/mep-opc.h	/^  long f_17s16a2;$/;"	m	struct:cgen_fields
f_18	opcodes/mep-opc.h	/^  long f_18;$/;"	m	struct:cgen_fields
f_18_1	opcodes/m32c-opc.h	/^  long f_18_1;$/;"	m	struct:cgen_fields
f_18_2	opcodes/m32c-opc.h	/^  long f_18_2;$/;"	m	struct:cgen_fields
f_18_3	opcodes/m32c-opc.h	/^  long f_18_3;$/;"	m	struct:cgen_fields
f_19	opcodes/mep-opc.h	/^  long f_19;$/;"	m	struct:cgen_fields
f_1_3	opcodes/m32c-opc.h	/^  long f_1_3;$/;"	m	struct:cgen_fields
f_2	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	s	file:
f_2	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	v	typeref:struct:f_2
f_2	opcodes/mep-opc.h	/^  long f_2;$/;"	m	struct:cgen_fields
f_20	opcodes/mep-opc.h	/^  long f_20;$/;"	m	struct:cgen_fields
f_20_1	opcodes/m32c-opc.h	/^  long f_20_1;$/;"	m	struct:cgen_fields
f_20_2	opcodes/m32c-opc.h	/^  long f_20_2;$/;"	m	struct:cgen_fields
f_20_3	opcodes/m32c-opc.h	/^  long f_20_3;$/;"	m	struct:cgen_fields
f_20_4	opcodes/m32c-opc.h	/^  long f_20_4;$/;"	m	struct:cgen_fields
f_21	opcodes/mep-opc.h	/^  long f_21;$/;"	m	struct:cgen_fields
f_21_3	opcodes/m32c-opc.h	/^  long f_21_3;$/;"	m	struct:cgen_fields
f_22	opcodes/mep-opc.h	/^  long f_22;$/;"	m	struct:cgen_fields
f_23	opcodes/mep-opc.h	/^  long f_23;$/;"	m	struct:cgen_fields
f_23_2	sim/sh64/sh-opc.h	/^  long f_23_2;$/;"	m	struct:cgen_fields
f_24	opcodes/mep-opc.h	/^  long f_24;$/;"	m	struct:cgen_fields
f_24_19	opcodes/iq2000-opc.h	/^  long f_24_19;$/;"	m	struct:cgen_fields
f_24_2	opcodes/m32c-opc.h	/^  long f_24_2;$/;"	m	struct:cgen_fields
f_24_8	opcodes/m32c-opc.h	/^  long f_24_8;$/;"	m	struct:cgen_fields
f_24s5a2n	opcodes/mep-opc.h	/^  long f_24s5a2n;$/;"	m	struct:cgen_fields
f_24s5a2n_hi	opcodes/mep-opc.h	/^  long f_24s5a2n_hi;$/;"	m	struct:cgen_fields
f_24s5a2n_lo	opcodes/mep-opc.h	/^  long f_24s5a2n_lo;$/;"	m	struct:cgen_fields
f_24u4n	opcodes/mep-opc.h	/^  long f_24u4n;$/;"	m	struct:cgen_fields
f_24u4n_hi	opcodes/mep-opc.h	/^  long f_24u4n_hi;$/;"	m	struct:cgen_fields
f_24u4n_lo	opcodes/mep-opc.h	/^  long f_24u4n_lo;$/;"	m	struct:cgen_fields
f_24u5a2n	opcodes/mep-opc.h	/^  long f_24u5a2n;$/;"	m	struct:cgen_fields
f_24u5a2n_hi	opcodes/mep-opc.h	/^  long f_24u5a2n_hi;$/;"	m	struct:cgen_fields
f_24u5a2n_lo	opcodes/mep-opc.h	/^  long f_24u5a2n_lo;$/;"	m	struct:cgen_fields
f_24u8a4n	opcodes/mep-opc.h	/^  long f_24u8a4n;$/;"	m	struct:cgen_fields
f_24u8a4n_hi	opcodes/mep-opc.h	/^  long f_24u8a4n_hi;$/;"	m	struct:cgen_fields
f_24u8a4n_lo	opcodes/mep-opc.h	/^  long f_24u8a4n_lo;$/;"	m	struct:cgen_fields
f_24u8n	opcodes/mep-opc.h	/^  long f_24u8n;$/;"	m	struct:cgen_fields
f_24u8n_hi	opcodes/mep-opc.h	/^  long f_24u8n_hi;$/;"	m	struct:cgen_fields
f_24u8n_lo	opcodes/mep-opc.h	/^  long f_24u8n_lo;$/;"	m	struct:cgen_fields
f_25	opcodes/iq2000-opc.h	/^  long f_25;$/;"	m	struct:cgen_fields
f_25	opcodes/mep-opc.h	/^  long f_25;$/;"	m	struct:cgen_fields
f_26	opcodes/mep-opc.h	/^  long f_26;$/;"	m	struct:cgen_fields
f_27	opcodes/mep-opc.h	/^  long f_27;$/;"	m	struct:cgen_fields
f_28	opcodes/mep-opc.h	/^  long f_28;$/;"	m	struct:cgen_fields
f_29	opcodes/mep-opc.h	/^  long f_29;$/;"	m	struct:cgen_fields
f_2_2	opcodes/m32c-opc.h	/^  long f_2_2;$/;"	m	struct:cgen_fields
f_2u10	opcodes/mep-opc.h	/^  long f_2u10;$/;"	m	struct:cgen_fields
f_2u6	opcodes/mep-opc.h	/^  long f_2u6;$/;"	m	struct:cgen_fields
f_3	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	s	file:
f_3	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	v	typeref:struct:f_3
f_3	opcodes/mep-opc.h	/^  long f_3;$/;"	m	struct:cgen_fields
f_30	opcodes/mep-opc.h	/^  long f_30;$/;"	m	struct:cgen_fields
f_31	opcodes/mep-opc.h	/^  long f_31;$/;"	m	struct:cgen_fields
f_32_16	opcodes/m32c-opc.h	/^  long f_32_16;$/;"	m	struct:cgen_fields
f_3_1	opcodes/m32c-opc.h	/^  long f_3_1;$/;"	m	struct:cgen_fields
f_3_4	opcodes/m32c-opc.h	/^  long f_3_4;$/;"	m	struct:cgen_fields
f_3u29	opcodes/mep-opc.h	/^  long f_3u29;$/;"	m	struct:cgen_fields
f_3u5	opcodes/mep-opc.h	/^  long f_3u5;$/;"	m	struct:cgen_fields
f_4	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	s	file:
f_4	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	v	typeref:struct:f_4
f_4	opcodes/mep-opc.h	/^  long f_4;$/;"	m	struct:cgen_fields
f_4_1	opcodes/m32c-opc.h	/^  long f_4_1;$/;"	m	struct:cgen_fields
f_4_3	opcodes/m32c-opc.h	/^  long f_4_3;$/;"	m	struct:cgen_fields
f_4_4	opcodes/m32c-opc.h	/^  long f_4_4;$/;"	m	struct:cgen_fields
f_4_6	opcodes/m32c-opc.h	/^  long f_4_6;$/;"	m	struct:cgen_fields
f_4u8	opcodes/mep-opc.h	/^  long f_4u8;$/;"	m	struct:cgen_fields
f_5	opcodes/iq2000-opc.h	/^  long f_5;$/;"	m	struct:cgen_fields
f_5	opcodes/mep-opc.h	/^  long f_5;$/;"	m	struct:cgen_fields
f_5_1	opcodes/m32c-opc.h	/^  long f_5_1;$/;"	m	struct:cgen_fields
f_5_3	opcodes/m32c-opc.h	/^  long f_5_3;$/;"	m	struct:cgen_fields
f_5u24	opcodes/mep-opc.h	/^  long f_5u24;$/;"	m	struct:cgen_fields
f_5u8	opcodes/mep-opc.h	/^  long f_5u8;$/;"	m	struct:cgen_fields
f_6	opcodes/mep-opc.h	/^  long f_6;$/;"	m	struct:cgen_fields
f_6_2	opcodes/m32c-opc.h	/^  long f_6_2;$/;"	m	struct:cgen_fields
f_6_3	sim/sh64/sh-opc.h	/^  long f_6_3;$/;"	m	struct:cgen_fields
f_6s8	opcodes/mep-opc.h	/^  long f_6s8;$/;"	m	struct:cgen_fields
f_7	opcodes/mep-opc.h	/^  long f_7;$/;"	m	struct:cgen_fields
f_7_1	opcodes/m32c-opc.h	/^  long f_7_1;$/;"	m	struct:cgen_fields
f_7_1	sim/sh64/sh-opc.h	/^  long f_7_1;$/;"	m	struct:cgen_fields
f_7u9	opcodes/mep-opc.h	/^  long f_7u9;$/;"	m	struct:cgen_fields
f_7u9a2	opcodes/mep-opc.h	/^  long f_7u9a2;$/;"	m	struct:cgen_fields
f_7u9a4	opcodes/mep-opc.h	/^  long f_7u9a4;$/;"	m	struct:cgen_fields
f_8	opcodes/mep-opc.h	/^  long f_8;$/;"	m	struct:cgen_fields
f_8_1	opcodes/m32c-opc.h	/^  long f_8_1;$/;"	m	struct:cgen_fields
f_8_2	opcodes/m32c-opc.h	/^  long f_8_2;$/;"	m	struct:cgen_fields
f_8_3	opcodes/m32c-opc.h	/^  long f_8_3;$/;"	m	struct:cgen_fields
f_8_4	opcodes/m32c-opc.h	/^  long f_8_4;$/;"	m	struct:cgen_fields
f_8_8	opcodes/m32c-opc.h	/^  long f_8_8;$/;"	m	struct:cgen_fields
f_8s8	opcodes/mep-opc.h	/^  long f_8s8;$/;"	m	struct:cgen_fields
f_8s8a2	opcodes/mep-opc.h	/^  long f_8s8a2;$/;"	m	struct:cgen_fields
f_9	opcodes/mep-opc.h	/^  long f_9;$/;"	m	struct:cgen_fields
f_9_1	opcodes/m32c-opc.h	/^  long f_9_1;$/;"	m	struct:cgen_fields
f_9_3	opcodes/m32c-opc.h	/^  long f_9_3;$/;"	m	struct:cgen_fields
f_A	opcodes/frv-opc.h	/^  long f_A;$/;"	m	struct:cgen_fields
f_ACC40Si	opcodes/frv-opc.h	/^  long f_ACC40Si;$/;"	m	struct:cgen_fields
f_ACC40Si	sim/frv/cpu.h	/^    UINT f_ACC40Si;$/;"	m	struct:sem_fields::__anon136
f_ACC40Si	sim/frv/cpu.h	/^    UINT f_ACC40Si;$/;"	m	struct:sem_fields::__anon146
f_ACC40Si	sim/frv/cpu.h	/^    UINT f_ACC40Si;$/;"	m	struct:sem_fields::__anon156
f_ACC40Si	sim/frv/cpu.h	/^    UINT f_ACC40Si;$/;"	m	struct:sem_fields::__anon180
f_ACC40Sk	opcodes/frv-opc.h	/^  long f_ACC40Sk;$/;"	m	struct:cgen_fields
f_ACC40Sk	sim/frv/cpu.h	/^    UINT f_ACC40Sk;$/;"	m	struct:sem_fields::__anon180
f_ACC40Sk	sim/frv/cpu.h	/^    UINT f_ACC40Sk;$/;"	m	struct:sem_fields::__anon212
f_ACC40Sk	sim/frv/cpu.h	/^    UINT f_ACC40Sk;$/;"	m	struct:sem_fields::__anon220
f_ACC40Ui	opcodes/frv-opc.h	/^  long f_ACC40Ui;$/;"	m	struct:cgen_fields
f_ACC40Uk	opcodes/frv-opc.h	/^  long f_ACC40Uk;$/;"	m	struct:cgen_fields
f_ACC40Uk	sim/frv/cpu.h	/^    UINT f_ACC40Uk;$/;"	m	struct:sem_fields::__anon211
f_ACC40Uk	sim/frv/cpu.h	/^    UINT f_ACC40Uk;$/;"	m	struct:sem_fields::__anon219
f_ACCGi	opcodes/frv-opc.h	/^  long f_ACCGi;$/;"	m	struct:cgen_fields
f_ACCGi	sim/frv/cpu.h	/^    UINT f_ACCGi;$/;"	m	struct:sem_fields::__anon125
f_ACCGk	opcodes/frv-opc.h	/^  long f_ACCGk;$/;"	m	struct:cgen_fields
f_ACCGk	sim/frv/cpu.h	/^    UINT f_ACCGk;$/;"	m	struct:sem_fields::__anon135
f_ACCj_null	opcodes/frv-opc.h	/^  long f_ACCj_null;$/;"	m	struct:cgen_fields
f_CCi	opcodes/frv-opc.h	/^  long f_CCi;$/;"	m	struct:cgen_fields
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon159
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon160
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon161
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon162
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon170
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon173
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon174
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon175
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon176
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon179
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon184
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon189
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon190
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon191
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon192
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon193
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon194
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon195
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon196
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon197
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon203
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon204
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon206
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon207
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon208
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon211
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon212
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon213
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon214
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon217
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon218
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon219
f_CCi	sim/frv/cpu.h	/^    UINT f_CCi;$/;"	m	struct:sem_fields::__anon220
f_CPRi	opcodes/frv-opc.h	/^  long f_CPRi;$/;"	m	struct:cgen_fields
f_CPRj	opcodes/frv-opc.h	/^  long f_CPRj;$/;"	m	struct:cgen_fields
f_CPRk	opcodes/frv-opc.h	/^  long f_CPRk;$/;"	m	struct:cgen_fields
f_CPRk	sim/frv/cpu.h	/^    UINT f_CPRk;$/;"	m	struct:sem_fields::__anon165
f_CPRk	sim/frv/cpu.h	/^    UINT f_CPRk;$/;"	m	struct:sem_fields::__anon166
f_CPRk	sim/frv/cpu.h	/^    UINT f_CPRk;$/;"	m	struct:sem_fields::__anon167
f_CPRk	sim/frv/cpu.h	/^    UINT f_CPRk;$/;"	m	struct:sem_fields::__anon168
f_CRi	opcodes/fr30-opc.h	/^  long f_CRi;$/;"	m	struct:cgen_fields
f_CRi	opcodes/frv-opc.h	/^  long f_CRi;$/;"	m	struct:cgen_fields
f_CRi	sim/frv/cpu.h	/^    UINT f_CRi;$/;"	m	struct:sem_fields::__anon152
f_CRj	opcodes/fr30-opc.h	/^  long f_CRj;$/;"	m	struct:cgen_fields
f_CRj	opcodes/frv-opc.h	/^  long f_CRj;$/;"	m	struct:cgen_fields
f_CRj	sim/frv/cpu.h	/^    UINT f_CRj;$/;"	m	struct:sem_fields::__anon152
f_CRj_float	opcodes/frv-opc.h	/^  long f_CRj_float;$/;"	m	struct:cgen_fields
f_CRj_float	sim/frv/cpu.h	/^    UINT f_CRj_float;$/;"	m	struct:sem_fields::__anon161
f_CRj_int	opcodes/frv-opc.h	/^  long f_CRj_int;$/;"	m	struct:cgen_fields
f_CRj_int	sim/frv/cpu.h	/^    SI f_CRj_int;$/;"	m	struct:sem_fields::__anon162
f_CRk	opcodes/frv-opc.h	/^  long f_CRk;$/;"	m	struct:cgen_fields
f_CRk	sim/frv/cpu.h	/^    UINT f_CRk;$/;"	m	struct:sem_fields::__anon152
f_FCCi_1	opcodes/frv-opc.h	/^  long f_FCCi_1;$/;"	m	struct:cgen_fields
f_FCCi_1_null	opcodes/frv-opc.h	/^  long f_FCCi_1_null;$/;"	m	struct:cgen_fields
f_FCCi_2	opcodes/frv-opc.h	/^  long f_FCCi_2;$/;"	m	struct:cgen_fields
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon131
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon149
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon163
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon174
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon183
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon185
f_FCCi_2	sim/frv/cpu.h	/^    UINT f_FCCi_2;$/;"	m	struct:sem_fields::__anon201
f_FCCi_2_null	opcodes/frv-opc.h	/^  long f_FCCi_2_null;$/;"	m	struct:cgen_fields
f_FCCi_3	opcodes/frv-opc.h	/^  long f_FCCi_3;$/;"	m	struct:cgen_fields
f_FCCi_3	sim/frv/cpu.h	/^    UINT f_FCCi_3;$/;"	m	struct:sem_fields::__anon161
f_FCCi_3_null	opcodes/frv-opc.h	/^  long f_FCCi_3_null;$/;"	m	struct:cgen_fields
f_FCCk	opcodes/frv-opc.h	/^  long f_FCCk;$/;"	m	struct:cgen_fields
f_FCCk	sim/frv/cpu.h	/^    UINT f_FCCk;$/;"	m	struct:sem_fields::__anon198
f_FRi	opcodes/frv-opc.h	/^  long f_FRi;$/;"	m	struct:cgen_fields
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon135
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon147
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon149
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon155
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon157
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon158
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon173
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon174
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon179
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon182
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon183
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon184
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon198
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon199
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon200
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon205
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon206
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon207
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon208
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon209
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon210
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon211
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon212
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon215
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon216
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon218
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon219
f_FRi	sim/frv/cpu.h	/^    UINT f_FRi;$/;"	m	struct:sem_fields::__anon220
f_FRi_null	opcodes/frv-opc.h	/^  long f_FRi_null;$/;"	m	struct:cgen_fields
f_FRj	opcodes/frv-opc.h	/^  long f_FRj;$/;"	m	struct:cgen_fields
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon128
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon129
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon146
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon149
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon150
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon151
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon157
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon158
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon159
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon160
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon173
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon174
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon181
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon183
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon184
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon198
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon200
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon206
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon208
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon210
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon211
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon212
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon213
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon214
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon215
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon217
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon218
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon219
f_FRj	sim/frv/cpu.h	/^    UINT f_FRj;$/;"	m	struct:sem_fields::__anon220
f_FRj_null	opcodes/frv-opc.h	/^  long f_FRj_null;$/;"	m	struct:cgen_fields
f_FRk	opcodes/frv-opc.h	/^  long f_FRk;$/;"	m	struct:cgen_fields
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon120
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon121
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon125
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon126
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon127
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon128
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon129
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon136
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon139
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon141
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon142
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon143
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon146
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon147
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon148
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon150
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon151
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon155
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon156
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon157
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon158
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon159
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon160
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon169
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon173
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon175
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon176
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon179
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon181
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon182
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon183
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon184
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon187
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon188
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon190
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon192
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon194
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon196
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon199
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon200
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon205
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon206
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon207
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon208
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon209
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon210
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon213
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon214
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon215
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon216
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon217
f_FRk	sim/frv/cpu.h	/^    UINT f_FRk;$/;"	m	struct:sem_fields::__anon218
f_GRi	opcodes/frv-opc.h	/^  long f_GRi;$/;"	m	struct:cgen_fields
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon130
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon137
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon138
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon139
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon140
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon141
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon142
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon143
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon144
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon153
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon154
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon165
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon166
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon167
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon168
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon170
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon171
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon172
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon177
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon178
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon185
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon186
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon189
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon190
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon191
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon192
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon193
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon194
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon195
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon196
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon197
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon201
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon202
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon203
f_GRi	sim/frv/cpu.h	/^    UINT f_GRi;$/;"	m	struct:sem_fields::__anon204
f_GRi_null	opcodes/frv-opc.h	/^  long f_GRi_null;$/;"	m	struct:cgen_fields
f_GRj	opcodes/frv-opc.h	/^  long f_GRj;$/;"	m	struct:cgen_fields
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon133
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon134
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon137
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon138
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon145
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon154
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon165
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon166
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon167
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon168
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon170
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon175
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon176
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon177
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon178
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon187
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon188
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon189
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon190
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon191
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon192
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon193
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon194
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon195
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon196
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon197
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon201
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon202
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon203
f_GRj	sim/frv/cpu.h	/^    UINT f_GRj;$/;"	m	struct:sem_fields::__anon204
f_GRj_null	opcodes/frv-opc.h	/^  long f_GRj_null;$/;"	m	struct:cgen_fields
f_GRk	opcodes/frv-opc.h	/^  long f_GRk;$/;"	m	struct:cgen_fields
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon122
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon123
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon124
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon140
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon144
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon145
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon153
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon171
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon172
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon177
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon178
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon189
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon191
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon193
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon195
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon197
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon203
f_GRk	sim/frv/cpu.h	/^    UINT f_GRk;$/;"	m	struct:sem_fields::__anon204
f_GRk_null	opcodes/frv-opc.h	/^  long f_GRk_null;$/;"	m	struct:cgen_fields
f_ICCi_1	opcodes/frv-opc.h	/^  long f_ICCi_1;$/;"	m	struct:cgen_fields
f_ICCi_1	sim/frv/cpu.h	/^    UINT f_ICCi_1;$/;"	m	struct:sem_fields::__anon171
f_ICCi_1	sim/frv/cpu.h	/^    UINT f_ICCi_1;$/;"	m	struct:sem_fields::__anon172
f_ICCi_1	sim/frv/cpu.h	/^    UINT f_ICCi_1;$/;"	m	struct:sem_fields::__anon177
f_ICCi_1	sim/frv/cpu.h	/^    UINT f_ICCi_1;$/;"	m	struct:sem_fields::__anon178
f_ICCi_1_null	opcodes/frv-opc.h	/^  long f_ICCi_1_null;$/;"	m	struct:cgen_fields
f_ICCi_2	opcodes/frv-opc.h	/^  long f_ICCi_2;$/;"	m	struct:cgen_fields
f_ICCi_2	sim/frv/cpu.h	/^    UINT f_ICCi_2;$/;"	m	struct:sem_fields::__anon132
f_ICCi_2	sim/frv/cpu.h	/^    UINT f_ICCi_2;$/;"	m	struct:sem_fields::__anon164
f_ICCi_2	sim/frv/cpu.h	/^    UINT f_ICCi_2;$/;"	m	struct:sem_fields::__anon186
f_ICCi_2	sim/frv/cpu.h	/^    UINT f_ICCi_2;$/;"	m	struct:sem_fields::__anon202
f_ICCi_2_null	opcodes/frv-opc.h	/^  long f_ICCi_2_null;$/;"	m	struct:cgen_fields
f_ICCi_3	opcodes/frv-opc.h	/^  long f_ICCi_3;$/;"	m	struct:cgen_fields
f_ICCi_3	sim/frv/cpu.h	/^    UINT f_ICCi_3;$/;"	m	struct:sem_fields::__anon162
f_ICCi_3_null	opcodes/frv-opc.h	/^  long f_ICCi_3_null;$/;"	m	struct:cgen_fields
f_LI	opcodes/frv-opc.h	/^  long f_LI;$/;"	m	struct:cgen_fields
f_LI	sim/frv/cpu.h	/^    UINT f_LI;$/;"	m	struct:sem_fields::__anon130
f_LI	sim/frv/cpu.h	/^    UINT f_LI;$/;"	m	struct:sem_fields::__anon170
f_LI_off	opcodes/frv-opc.h	/^  long f_LI_off;$/;"	m	struct:cgen_fields
f_LI_on	opcodes/frv-opc.h	/^  long f_LI_on;$/;"	m	struct:cgen_fields
f_LRAD	opcodes/frv-opc.h	/^  long f_LRAD;$/;"	m	struct:cgen_fields
f_LRAE	opcodes/frv-opc.h	/^  long f_LRAE;$/;"	m	struct:cgen_fields
f_LRAS	opcodes/frv-opc.h	/^  long f_LRAS;$/;"	m	struct:cgen_fields
f_LRA_null	opcodes/frv-opc.h	/^  long f_LRA_null;$/;"	m	struct:cgen_fields
f_Rb	opcodes/xstormy16-opc.h	/^  long f_Rb;$/;"	m	struct:cgen_fields
f_Rbj	opcodes/xstormy16-opc.h	/^  long f_Rbj;$/;"	m	struct:cgen_fields
f_Rd	opcodes/xstormy16-opc.h	/^  long f_Rd;$/;"	m	struct:cgen_fields
f_Rdm	opcodes/xstormy16-opc.h	/^  long f_Rdm;$/;"	m	struct:cgen_fields
f_Ri	opcodes/fr30-opc.h	/^  long f_Ri;$/;"	m	struct:cgen_fields
f_Ric	opcodes/fr30-opc.h	/^  long f_Ric;$/;"	m	struct:cgen_fields
f_Rj	opcodes/fr30-opc.h	/^  long f_Rj;$/;"	m	struct:cgen_fields
f_Rjc	opcodes/fr30-opc.h	/^  long f_Rjc;$/;"	m	struct:cgen_fields
f_Rm	opcodes/xstormy16-opc.h	/^  long f_Rm;$/;"	m	struct:cgen_fields
f_Rs	opcodes/xstormy16-opc.h	/^  long f_Rs;$/;"	m	struct:cgen_fields
f_Rs1	opcodes/fr30-opc.h	/^  long f_Rs1;$/;"	m	struct:cgen_fields
f_Rs2	opcodes/fr30-opc.h	/^  long f_Rs2;$/;"	m	struct:cgen_fields
f_TLBPRL	opcodes/frv-opc.h	/^  long f_TLBPRL;$/;"	m	struct:cgen_fields
f_TLBPR_null	opcodes/frv-opc.h	/^  long f_TLBPR_null;$/;"	m	struct:cgen_fields
f_TLBPRopx	opcodes/frv-opc.h	/^  long f_TLBPRopx;$/;"	m	struct:cgen_fields
f_a23	opcodes/mt-opc.h	/^  long f_a23;$/;"	m	struct:cgen_fields
f_abs24	opcodes/xstormy16-opc.h	/^  long f_abs24;$/;"	m	struct:cgen_fields
f_abs24_1	opcodes/xstormy16-opc.h	/^  long f_abs24_1;$/;"	m	struct:cgen_fields
f_abs24_2	opcodes/xstormy16-opc.h	/^  long f_abs24_2;$/;"	m	struct:cgen_fields
f_acc	opcodes/m32r-opc.h	/^  long f_acc;$/;"	m	struct:cgen_fields
f_acc	sim/m32r/cpu2.h	/^    UINT f_acc;$/;"	m	struct:sem_fields::__anon271
f_acc	sim/m32r/cpux.h	/^    UINT f_acc;$/;"	m	struct:sem_fields::__anon401
f_accd	opcodes/m32r-opc.h	/^  long f_accd;$/;"	m	struct:cgen_fields
f_accd	sim/m32r/cpu2.h	/^    UINT f_accd;$/;"	m	struct:sem_fields::__anon260
f_accd	sim/m32r/cpux.h	/^    UINT f_accd;$/;"	m	struct:sem_fields::__anon390
f_accs	opcodes/m32r-opc.h	/^  long f_accs;$/;"	m	struct:cgen_fields
f_accs	sim/m32r/cpu2.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon260
f_accs	sim/m32r/cpu2.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon262
f_accs	sim/m32r/cpu2.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon263
f_accs	sim/m32r/cpux.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon390
f_accs	sim/m32r/cpux.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon392
f_accs	sim/m32r/cpux.h	/^    UINT f_accs;$/;"	m	struct:sem_fields::__anon393
f_add_record	gdb/testsuite/lib/pdtrace.in	/^f_add_record()$/;"	f
f_addr16cjp	opcodes/ip2k-opc.h	/^  long f_addr16cjp;$/;"	m	struct:cgen_fields
f_addsubx	opcodes/epiphany-opc.h	/^  long f_addsubx;$/;"	m	struct:cgen_fields
f_adr	include/coff/alpha.h	/^	unsigned char	f_adr[8];$/;"	m	struct:fdr_ext
f_adr	include/coff/mips.h	/^	unsigned char	f_adr[4];$/;"	m	struct:fdr_ext
f_ae	opcodes/frv-opc.h	/^  long f_ae;$/;"	m	struct:cgen_fields
f_ae	sim/frv/cpu.h	/^    UINT f_ae;$/;"	m	struct:sem_fields::__anon138
f_align_bcount	gdb/testsuite/lib/pdtrace.in	/^f_align_bcount()$/;"	f
f_anyof	opcodes/epiphany-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/fr30-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/frv-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/ip2k-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/iq2000-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/lm32-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/m32c-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/m32r-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/mep-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/mt-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/or1k-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/xc16x-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	opcodes/xstormy16-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	sim/cris/cris-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_anyof	sim/sh64/sh-opc.h	/^  long f_anyof;$/;"	m	struct:cgen_fields
f_b5	sim/cris/cris-opc.h	/^  long f_b5;$/;"	m	struct:cgen_fields
f_ball	opcodes/mt-opc.h	/^  long f_ball;$/;"	m	struct:cgen_fields
f_ball2	opcodes/mt-opc.h	/^  long f_ball2;$/;"	m	struct:cgen_fields
f_bankaddr	opcodes/mt-opc.h	/^  long f_bankaddr;$/;"	m	struct:cgen_fields
f_bit14	opcodes/m32r-opc.h	/^  long f_bit14;$/;"	m	struct:cgen_fields
f_bit4	opcodes/m32r-opc.h	/^  long f_bit4;$/;"	m	struct:cgen_fields
f_bitbase16_u11_S	opcodes/m32c-opc.h	/^  long f_bitbase16_u11_S;$/;"	m	struct:cgen_fields
f_bitbase32_16_s11_unprefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_16_s11_unprefixed;$/;"	m	struct:cgen_fields
f_bitbase32_16_s19_unprefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_16_s19_unprefixed;$/;"	m	struct:cgen_fields
f_bitbase32_16_u11_unprefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_16_u11_unprefixed;$/;"	m	struct:cgen_fields
f_bitbase32_16_u19_unprefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_16_u19_unprefixed;$/;"	m	struct:cgen_fields
f_bitbase32_16_u27_unprefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_16_u27_unprefixed;$/;"	m	struct:cgen_fields
f_bitbase32_24_s11_prefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_24_s11_prefixed;$/;"	m	struct:cgen_fields
f_bitbase32_24_s19_prefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_24_s19_prefixed;$/;"	m	struct:cgen_fields
f_bitbase32_24_u11_prefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_24_u11_prefixed;$/;"	m	struct:cgen_fields
f_bitbase32_24_u19_prefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_24_u19_prefixed;$/;"	m	struct:cgen_fields
f_bitbase32_24_u27_prefixed	opcodes/m32c-opc.h	/^  long f_bitbase32_24_u27_prefixed;$/;"	m	struct:cgen_fields
f_bitno	opcodes/ip2k-opc.h	/^  long f_bitno;$/;"	m	struct:cgen_fields
f_bitno16_S	opcodes/m32c-opc.h	/^  long f_bitno16_S;$/;"	m	struct:cgen_fields
f_bitno32_prefixed	opcodes/m32c-opc.h	/^  long f_bitno32_prefixed;$/;"	m	struct:cgen_fields
f_bitno32_unprefixed	opcodes/m32c-opc.h	/^  long f_bitno32_unprefixed;$/;"	m	struct:cgen_fields
f_bits1	include/coff/alpha.h	/^	unsigned char	f_bits1[1];$/;"	m	struct:fdr_ext
f_bits1	include/coff/mips.h	/^	unsigned char	f_bits1[1];$/;"	m	struct:fdr_ext
f_bits2	include/coff/alpha.h	/^	unsigned char	f_bits2[3];$/;"	m	struct:fdr_ext
f_bits2	include/coff/mips.h	/^	unsigned char	f_bits2[3];$/;"	m	struct:fdr_ext
f_bits67	opcodes/m32r-opc.h	/^  long f_bits67;$/;"	m	struct:cgen_fields
f_branch	opcodes/lm32-opc.h	/^  long f_branch;$/;"	m	struct:cgen_fields
f_brc	opcodes/mt-opc.h	/^  long f_brc;$/;"	m	struct:cgen_fields
f_brc2	opcodes/mt-opc.h	/^  long f_brc2;$/;"	m	struct:cgen_fields
f_break_handler	sim/cris/cris-tmpl.c	/^MY (f_break_handler) (SIM_CPU *cpu, USI breaknum, USI pc)$/;"	f
f_bytecount	opcodes/iq2000-opc.h	/^  long f_bytecount;$/;"	m	struct:cgen_fields
f_c5_16u16	opcodes/mep-opc.h	/^  long f_c5_16u16;$/;"	m	struct:cgen_fields
f_c5_rm	opcodes/mep-opc.h	/^  long f_c5_rm;$/;"	m	struct:cgen_fields
f_c5_rmuimm20	opcodes/mep-opc.h	/^  long f_c5_rmuimm20;$/;"	m	struct:cgen_fields
f_c5_rnm	opcodes/mep-opc.h	/^  long f_c5_rnm;$/;"	m	struct:cgen_fields
f_c5_rnmuimm24	opcodes/mep-opc.h	/^  long f_c5_rnmuimm24;$/;"	m	struct:cgen_fields
f_c5n4	opcodes/mep-opc.h	/^  long f_c5n4;$/;"	m	struct:cgen_fields
f_c5n5	opcodes/mep-opc.h	/^  long f_c5n5;$/;"	m	struct:cgen_fields
f_c5n6	opcodes/mep-opc.h	/^  long f_c5n6;$/;"	m	struct:cgen_fields
f_c5n7	opcodes/mep-opc.h	/^  long f_c5n7;$/;"	m	struct:cgen_fields
f_call	opcodes/lm32-opc.h	/^  long f_call;$/;"	m	struct:cgen_fields
f_callnum	opcodes/mep-opc.h	/^  long f_callnum;$/;"	m	struct:cgen_fields
f_cam_y	opcodes/iq2000-opc.h	/^  long f_cam_y;$/;"	m	struct:cgen_fields
f_cam_z	opcodes/iq2000-opc.h	/^  long f_cam_z;$/;"	m	struct:cgen_fields
f_caux	include/coff/alpha.h	/^	unsigned char	f_caux[4];$/;"	m	struct:fdr_ext
f_caux	include/coff/mips.h	/^	unsigned char	f_caux[4];$/;"	m	struct:fdr_ext
f_cb1incr	opcodes/mt-opc.h	/^  long f_cb1incr;$/;"	m	struct:cgen_fields
f_cb1sel	opcodes/mt-opc.h	/^  long f_cb1sel;$/;"	m	struct:cgen_fields
f_cb2incr	opcodes/mt-opc.h	/^  long f_cb2incr;$/;"	m	struct:cgen_fields
f_cb2sel	opcodes/mt-opc.h	/^  long f_cb2sel;$/;"	m	struct:cgen_fields
f_cbLine	include/coff/alpha.h	/^	unsigned char	f_cbLine[8];$/;"	m	struct:fdr_ext
f_cbLine	include/coff/mips.h	/^	unsigned char	f_cbLine[4];$/;"	m	struct:fdr_ext
f_cbLineOffset	include/coff/alpha.h	/^	unsigned char	f_cbLineOffset[8];$/;"	m	struct:fdr_ext
f_cbLineOffset	include/coff/mips.h	/^	unsigned char	f_cbLineOffset[4];$/;"	m	struct:fdr_ext
f_cbSs	include/coff/alpha.h	/^	unsigned char	f_cbSs[8];$/;"	m	struct:fdr_ext
f_cbSs	include/coff/mips.h	/^	unsigned char	f_cbSs[4];$/;"	m	struct:fdr_ext
f_cbrb	opcodes/mt-opc.h	/^  long f_cbrb;$/;"	m	struct:cgen_fields
f_cbs	opcodes/mt-opc.h	/^  long f_cbs;$/;"	m	struct:cgen_fields
f_cbx	opcodes/mt-opc.h	/^  long f_cbx;$/;"	m	struct:cgen_fields
f_cc	opcodes/fr30-opc.h	/^  long f_cc;$/;"	m	struct:cgen_fields
f_ccb	opcodes/mt-opc.h	/^  long f_ccb;$/;"	m	struct:cgen_fields
f_ccc	opcodes/fr30-opc.h	/^  long f_ccc;$/;"	m	struct:cgen_fields
f_ccond	opcodes/frv-opc.h	/^  long f_ccond;$/;"	m	struct:cgen_fields
f_ccond	sim/frv/cpu.h	/^    UINT f_ccond;$/;"	m	struct:sem_fields::__anon163
f_ccond	sim/frv/cpu.h	/^    UINT f_ccond;$/;"	m	struct:sem_fields::__anon164
f_ccond_null	opcodes/frv-opc.h	/^  long f_ccond_null;$/;"	m	struct:cgen_fields
f_ccrn	opcodes/mep-opc.h	/^  long f_ccrn;$/;"	m	struct:cgen_fields
f_ccrn_hi	opcodes/mep-opc.h	/^  long f_ccrn_hi;$/;"	m	struct:cgen_fields
f_ccrn_lo	opcodes/mep-opc.h	/^  long f_ccrn_lo;$/;"	m	struct:cgen_fields
f_cdb	opcodes/mt-opc.h	/^  long f_cdb;$/;"	m	struct:cgen_fields
f_cdisp10	opcodes/mep-opc.h	/^  long f_cdisp10;$/;"	m	struct:cgen_fields
f_cell	opcodes/mt-opc.h	/^  long f_cell;$/;"	m	struct:cgen_fields
f_cline	include/coff/alpha.h	/^	unsigned char	f_cline[4];$/;"	m	struct:fdr_ext
f_cline	include/coff/mips.h	/^	unsigned char	f_cline[4];$/;"	m	struct:fdr_ext
f_cm_3func	opcodes/iq2000-opc.h	/^  long f_cm_3func;$/;"	m	struct:cgen_fields
f_cm_3z	opcodes/iq2000-opc.h	/^  long f_cm_3z;$/;"	m	struct:cgen_fields
f_cm_4func	opcodes/iq2000-opc.h	/^  long f_cm_4func;$/;"	m	struct:cgen_fields
f_cm_4z	opcodes/iq2000-opc.h	/^  long f_cm_4z;$/;"	m	struct:cgen_fields
f_collect_probes	gdb/testsuite/lib/pdtrace.in	/^f_collect_probes()$/;"	f
f_collect_probes_args	gdb/testsuite/lib/pdtrace.in	/^f_collect_probes_args()$/;"	f
f_collect_symbol_completion_matches	gdb/f-lang.c	/^f_collect_symbol_completion_matches (completion_tracker &tracker,$/;"	f	file:
f_colnum	opcodes/mt-opc.h	/^  long f_colnum;$/;"	m	struct:cgen_fields
f_cond	opcodes/frv-opc.h	/^  long f_cond;$/;"	m	struct:cgen_fields
f_cond	opcodes/m32r-opc.h	/^  long f_cond;$/;"	m	struct:cgen_fields
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon159
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon160
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon161
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon162
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon170
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon173
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon174
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon175
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon176
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon179
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon184
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon189
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon190
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon191
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon192
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon193
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon194
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon195
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon196
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon197
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon203
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon204
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon206
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon207
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon208
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon211
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon212
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon213
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon214
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon217
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon218
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon219
f_cond	sim/frv/cpu.h	/^    UINT f_cond;$/;"	m	struct:sem_fields::__anon220
f_cond16	opcodes/m32c-opc.h	/^  long f_cond16;$/;"	m	struct:cgen_fields
f_cond16j_5	opcodes/m32c-opc.h	/^  long f_cond16j_5;$/;"	m	struct:cgen_fields
f_cond32	opcodes/m32c-opc.h	/^  long f_cond32;$/;"	m	struct:cgen_fields
f_cond32j	opcodes/m32c-opc.h	/^  long f_cond32j;$/;"	m	struct:cgen_fields
f_cond_null	opcodes/frv-opc.h	/^  long f_cond_null;$/;"	m	struct:cgen_fields
f_condcode	opcodes/epiphany-opc.h	/^  long f_condcode;$/;"	m	struct:cgen_fields
f_condcode	opcodes/xc16x-opc.h	/^  long f_condcode;$/;"	m	struct:cgen_fields
f_contnum	opcodes/mt-opc.h	/^  long f_contnum;$/;"	m	struct:cgen_fields
f_copt	include/coff/alpha.h	/^	unsigned char	f_copt[4];$/;"	m	struct:fdr_ext
f_copt	include/coff/mips.h	/^	unsigned char	f_copt[4];$/;"	m	struct:fdr_ext
f_count	opcodes/iq2000-opc.h	/^  long f_count;$/;"	m	struct:cgen_fields
f_cp_grp	opcodes/iq2000-opc.h	/^  long f_cp_grp;$/;"	m	struct:cgen_fields
f_cp_op	opcodes/iq2000-opc.h	/^  long f_cp_op;$/;"	m	struct:cgen_fields
f_cp_op_10	opcodes/iq2000-opc.h	/^  long f_cp_op_10;$/;"	m	struct:cgen_fields
f_cpd	include/coff/alpha.h	/^	unsigned char	f_cpd[4];$/;"	m	struct:fdr_ext
f_cpd	include/coff/mips.h	/^	unsigned char	f_cpd[2];$/;"	m	struct:fdr_ext
f_cr	opcodes/mt-opc.h	/^  long f_cr;$/;"	m	struct:cgen_fields
f_crfd	include/coff/alpha.h	/^	unsigned char	f_crfd[4];$/;"	m	struct:fdr_ext
f_crfd	include/coff/mips.h	/^	unsigned char	f_crfd[4];$/;"	m	struct:fdr_ext
f_crn	opcodes/mep-opc.h	/^  long f_crn;$/;"	m	struct:cgen_fields
f_crnx	opcodes/mep-opc.h	/^  long f_crnx;$/;"	m	struct:cgen_fields
f_crnx_hi	opcodes/mep-opc.h	/^  long f_crnx_hi;$/;"	m	struct:cgen_fields
f_crnx_lo	opcodes/mep-opc.h	/^  long f_crnx_lo;$/;"	m	struct:cgen_fields
f_csr	opcodes/lm32-opc.h	/^  long f_csr;$/;"	m	struct:cgen_fields
f_csr	sim/lm32/cpu.h	/^    UINT f_csr;$/;"	m	struct:sem_fields::__anon546
f_csr	sim/lm32/cpu.h	/^    UINT f_csr;$/;"	m	struct:sem_fields::__anon547
f_csrn	opcodes/mep-opc.h	/^  long f_csrn;$/;"	m	struct:cgen_fields
f_csrn_hi	opcodes/mep-opc.h	/^  long f_csrn_hi;$/;"	m	struct:cgen_fields
f_csrn_lo	opcodes/mep-opc.h	/^  long f_csrn_lo;$/;"	m	struct:cgen_fields
f_csym	include/coff/alpha.h	/^	unsigned char	f_csym[4];$/;"	m	struct:fdr_ext
f_csym	include/coff/mips.h	/^	unsigned char	f_csym[4];$/;"	m	struct:fdr_ext
f_ctxdisp	opcodes/mt-opc.h	/^  long f_ctxdisp;$/;"	m	struct:cgen_fields
f_d12	opcodes/frv-opc.h	/^  long f_d12;$/;"	m	struct:cgen_fields
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon130
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon139
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon140
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon141
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon142
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon143
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon144
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon153
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon185
f_d12	sim/frv/cpu.h	/^    INT f_d12;$/;"	m	struct:sem_fields::__anon186
f_data8	opcodes/xc16x-opc.h	/^  long f_data8;$/;"	m	struct:cgen_fields
f_datahi8	opcodes/xc16x-opc.h	/^  long f_datahi8;$/;"	m	struct:cgen_fields
f_dc_15_3	opcodes/epiphany-opc.h	/^  long f_dc_15_3;$/;"	m	struct:cgen_fields
f_dc_15_6	opcodes/epiphany-opc.h	/^  long f_dc_15_6;$/;"	m	struct:cgen_fields
f_dc_15_7	opcodes/epiphany-opc.h	/^  long f_dc_15_7;$/;"	m	struct:cgen_fields
f_dc_20_1	opcodes/epiphany-opc.h	/^  long f_dc_20_1;$/;"	m	struct:cgen_fields
f_dc_21_1	opcodes/epiphany-opc.h	/^  long f_dc_21_1;$/;"	m	struct:cgen_fields
f_dc_21_2	opcodes/epiphany-opc.h	/^  long f_dc_21_2;$/;"	m	struct:cgen_fields
f_dc_22_1	opcodes/epiphany-opc.h	/^  long f_dc_22_1;$/;"	m	struct:cgen_fields
f_dc_22_2	opcodes/epiphany-opc.h	/^  long f_dc_22_2;$/;"	m	struct:cgen_fields
f_dc_22_3	opcodes/epiphany-opc.h	/^  long f_dc_22_3;$/;"	m	struct:cgen_fields
f_dc_25_1	opcodes/epiphany-opc.h	/^  long f_dc_25_1;$/;"	m	struct:cgen_fields
f_dc_25_2	opcodes/epiphany-opc.h	/^  long f_dc_25_2;$/;"	m	struct:cgen_fields
f_dc_25_4	opcodes/epiphany-opc.h	/^  long f_dc_25_4;$/;"	m	struct:cgen_fields
f_dc_25_6	opcodes/epiphany-opc.h	/^  long f_dc_25_6;$/;"	m	struct:cgen_fields
f_dc_28_1	opcodes/epiphany-opc.h	/^  long f_dc_28_1;$/;"	m	struct:cgen_fields
f_dc_31_3	opcodes/epiphany-opc.h	/^  long f_dc_31_3;$/;"	m	struct:cgen_fields
f_dc_7_4	opcodes/epiphany-opc.h	/^  long f_dc_7_4;$/;"	m	struct:cgen_fields
f_dc_9_1	opcodes/epiphany-opc.h	/^  long f_dc_9_1;$/;"	m	struct:cgen_fields
f_debug	opcodes/frv-opc.h	/^  long f_debug;$/;"	m	struct:cgen_fields
f_debug	sim/frv/cpu.h	/^    UINT f_debug;$/;"	m	struct:sem_fields::__anon118
f_decorations	gdb/f-valprint.c	/^static const struct generic_val_print_decorations f_decorations =$/;"	v	typeref:struct:generic_val_print_decorations	file:
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon861
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon863
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon864
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon865
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon866
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon867
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon868
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon869
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon870
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon871
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon872
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon875
f_dest	sim/sh64/defs-media.h	/^    UINT f_dest;$/;"	m	struct:sem_fields::__anon876
f_dest	sim/sh64/sh-opc.h	/^  long f_dest;$/;"	m	struct:cgen_fields
f_dir	opcodes/ip2k-opc.h	/^  long f_dir;$/;"	m	struct:cgen_fields
f_dir10	opcodes/fr30-opc.h	/^  long f_dir10;$/;"	m	struct:cgen_fields
f_dir8	opcodes/fr30-opc.h	/^  long f_dir8;$/;"	m	struct:cgen_fields
f_dir9	opcodes/fr30-opc.h	/^  long f_dir9;$/;"	m	struct:cgen_fields
f_disp10	opcodes/fr30-opc.h	/^  long f_disp10;$/;"	m	struct:cgen_fields
f_disp10	sim/sh64/defs-media.h	/^    INT f_disp10;$/;"	m	struct:sem_fields::__anon875
f_disp10	sim/sh64/sh-opc.h	/^  long f_disp10;$/;"	m	struct:cgen_fields
f_disp10x2	sim/sh64/defs-media.h	/^    SI f_disp10x2;$/;"	m	struct:sem_fields::__anon869
f_disp10x2	sim/sh64/sh-opc.h	/^  long f_disp10x2;$/;"	m	struct:cgen_fields
f_disp10x4	sim/sh64/defs-media.h	/^    SI f_disp10x4;$/;"	m	struct:sem_fields::__anon871
f_disp10x4	sim/sh64/sh-opc.h	/^  long f_disp10x4;$/;"	m	struct:cgen_fields
f_disp10x8	sim/sh64/defs-media.h	/^    SI f_disp10x8;$/;"	m	struct:sem_fields::__anon872
f_disp10x8	sim/sh64/sh-opc.h	/^  long f_disp10x8;$/;"	m	struct:cgen_fields
f_disp11	opcodes/epiphany-opc.h	/^  long f_disp11;$/;"	m	struct:cgen_fields
f_disp12	sim/sh64/sh-opc.h	/^  long f_disp12;$/;"	m	struct:cgen_fields
f_disp16	opcodes/m32r-opc.h	/^  long f_disp16;$/;"	m	struct:cgen_fields
f_disp16	sim/sh64/defs-media.h	/^    DI f_disp16;$/;"	m	struct:sem_fields::__anon862
f_disp16	sim/sh64/sh-opc.h	/^  long f_disp16;$/;"	m	struct:cgen_fields
f_disp24	opcodes/m32r-opc.h	/^  long f_disp24;$/;"	m	struct:cgen_fields
f_disp26	opcodes/or1k-opc.h	/^  long f_disp26;$/;"	m	struct:cgen_fields
f_disp3	opcodes/epiphany-opc.h	/^  long f_disp3;$/;"	m	struct:cgen_fields
f_disp6	sim/sh64/defs-media.h	/^    INT f_disp6;$/;"	m	struct:sem_fields::__anon870
f_disp6	sim/sh64/sh-opc.h	/^  long f_disp6;$/;"	m	struct:cgen_fields
f_disp6x32	sim/sh64/sh-opc.h	/^  long f_disp6x32;$/;"	m	struct:cgen_fields
f_disp8	opcodes/epiphany-opc.h	/^  long f_disp8;$/;"	m	struct:cgen_fields
f_disp8	opcodes/fr30-opc.h	/^  long f_disp8;$/;"	m	struct:cgen_fields
f_disp8	opcodes/m32r-opc.h	/^  long f_disp8;$/;"	m	struct:cgen_fields
f_disp8	sim/sh64/sh-opc.h	/^  long f_disp8;$/;"	m	struct:cgen_fields
f_disp9	opcodes/fr30-opc.h	/^  long f_disp9;$/;"	m	struct:cgen_fields
f_disp9	sim/cris/cris-opc.h	/^  long f_disp9;$/;"	m	struct:cgen_fields
f_disp9_hi	sim/cris/cris-opc.h	/^  long f_disp9_hi;$/;"	m	struct:cgen_fields
f_disp9_lo	sim/cris/cris-opc.h	/^  long f_disp9_lo;$/;"	m	struct:cgen_fields
f_dm	sim/sh64/defs-compact.h	/^    SI f_dm;$/;"	m	struct:sem_fields::__anon894
f_dm	sim/sh64/sh-opc.h	/^  long f_dm;$/;"	m	struct:cgen_fields
f_dn	sim/sh64/defs-compact.h	/^    SI f_dn;$/;"	m	struct:sem_fields::__anon895
f_dn	sim/sh64/sh-opc.h	/^  long f_dn;$/;"	m	struct:cgen_fields
f_dr	opcodes/mt-opc.h	/^  long f_dr;$/;"	m	struct:cgen_fields
f_drrr	opcodes/mt-opc.h	/^  long f_drrr;$/;"	m	struct:cgen_fields
f_dsp_10_u6	opcodes/m32c-opc.h	/^  long f_dsp_10_u6;$/;"	m	struct:cgen_fields
f_dsp_16_s16	opcodes/m32c-opc.h	/^  long f_dsp_16_s16;$/;"	m	struct:cgen_fields
f_dsp_16_s32	opcodes/m32c-opc.h	/^  long f_dsp_16_s32;$/;"	m	struct:cgen_fields
f_dsp_16_s8	opcodes/m32c-opc.h	/^  long f_dsp_16_s8;$/;"	m	struct:cgen_fields
f_dsp_16_u16	opcodes/m32c-opc.h	/^  long f_dsp_16_u16;$/;"	m	struct:cgen_fields
f_dsp_16_u24	opcodes/m32c-opc.h	/^  long f_dsp_16_u24;$/;"	m	struct:cgen_fields
f_dsp_16_u8	opcodes/m32c-opc.h	/^  long f_dsp_16_u8;$/;"	m	struct:cgen_fields
f_dsp_24_s16	opcodes/m32c-opc.h	/^  long f_dsp_24_s16;$/;"	m	struct:cgen_fields
f_dsp_24_s32	opcodes/m32c-opc.h	/^  long f_dsp_24_s32;$/;"	m	struct:cgen_fields
f_dsp_24_s8	opcodes/m32c-opc.h	/^  long f_dsp_24_s8;$/;"	m	struct:cgen_fields
f_dsp_24_u16	opcodes/m32c-opc.h	/^  long f_dsp_24_u16;$/;"	m	struct:cgen_fields
f_dsp_24_u24	opcodes/m32c-opc.h	/^  long f_dsp_24_u24;$/;"	m	struct:cgen_fields
f_dsp_24_u8	opcodes/m32c-opc.h	/^  long f_dsp_24_u8;$/;"	m	struct:cgen_fields
f_dsp_32_s16	opcodes/m32c-opc.h	/^  long f_dsp_32_s16;$/;"	m	struct:cgen_fields
f_dsp_32_s32	opcodes/m32c-opc.h	/^  long f_dsp_32_s32;$/;"	m	struct:cgen_fields
f_dsp_32_s8	opcodes/m32c-opc.h	/^  long f_dsp_32_s8;$/;"	m	struct:cgen_fields
f_dsp_32_u16	opcodes/m32c-opc.h	/^  long f_dsp_32_u16;$/;"	m	struct:cgen_fields
f_dsp_32_u24	opcodes/m32c-opc.h	/^  long f_dsp_32_u24;$/;"	m	struct:cgen_fields
f_dsp_32_u8	opcodes/m32c-opc.h	/^  long f_dsp_32_u8;$/;"	m	struct:cgen_fields
f_dsp_40_s16	opcodes/m32c-opc.h	/^  long f_dsp_40_s16;$/;"	m	struct:cgen_fields
f_dsp_40_s32	opcodes/m32c-opc.h	/^  long f_dsp_40_s32;$/;"	m	struct:cgen_fields
f_dsp_40_s8	opcodes/m32c-opc.h	/^  long f_dsp_40_s8;$/;"	m	struct:cgen_fields
f_dsp_40_u16	opcodes/m32c-opc.h	/^  long f_dsp_40_u16;$/;"	m	struct:cgen_fields
f_dsp_40_u20	opcodes/m32c-opc.h	/^  long f_dsp_40_u20;$/;"	m	struct:cgen_fields
f_dsp_40_u24	opcodes/m32c-opc.h	/^  long f_dsp_40_u24;$/;"	m	struct:cgen_fields
f_dsp_40_u8	opcodes/m32c-opc.h	/^  long f_dsp_40_u8;$/;"	m	struct:cgen_fields
f_dsp_48_s16	opcodes/m32c-opc.h	/^  long f_dsp_48_s16;$/;"	m	struct:cgen_fields
f_dsp_48_s32	opcodes/m32c-opc.h	/^  long f_dsp_48_s32;$/;"	m	struct:cgen_fields
f_dsp_48_s8	opcodes/m32c-opc.h	/^  long f_dsp_48_s8;$/;"	m	struct:cgen_fields
f_dsp_48_u16	opcodes/m32c-opc.h	/^  long f_dsp_48_u16;$/;"	m	struct:cgen_fields
f_dsp_48_u20	opcodes/m32c-opc.h	/^  long f_dsp_48_u20;$/;"	m	struct:cgen_fields
f_dsp_48_u24	opcodes/m32c-opc.h	/^  long f_dsp_48_u24;$/;"	m	struct:cgen_fields
f_dsp_48_u32	opcodes/m32c-opc.h	/^  long f_dsp_48_u32;$/;"	m	struct:cgen_fields
f_dsp_48_u8	opcodes/m32c-opc.h	/^  long f_dsp_48_u8;$/;"	m	struct:cgen_fields
f_dsp_56_s16	opcodes/m32c-opc.h	/^  long f_dsp_56_s16;$/;"	m	struct:cgen_fields
f_dsp_56_s8	opcodes/m32c-opc.h	/^  long f_dsp_56_s8;$/;"	m	struct:cgen_fields
f_dsp_56_u8	opcodes/m32c-opc.h	/^  long f_dsp_56_u8;$/;"	m	struct:cgen_fields
f_dsp_64_s16	opcodes/m32c-opc.h	/^  long f_dsp_64_s16;$/;"	m	struct:cgen_fields
f_dsp_64_s8	opcodes/m32c-opc.h	/^  long f_dsp_64_s8;$/;"	m	struct:cgen_fields
f_dsp_64_u16	opcodes/m32c-opc.h	/^  long f_dsp_64_u16;$/;"	m	struct:cgen_fields
f_dsp_64_u8	opcodes/m32c-opc.h	/^  long f_dsp_64_u8;$/;"	m	struct:cgen_fields
f_dsp_8_s16	opcodes/m32c-opc.h	/^  long f_dsp_8_s16;$/;"	m	struct:cgen_fields
f_dsp_8_s24	opcodes/m32c-opc.h	/^  long f_dsp_8_s24;$/;"	m	struct:cgen_fields
f_dsp_8_s8	opcodes/m32c-opc.h	/^  long f_dsp_8_s8;$/;"	m	struct:cgen_fields
f_dsp_8_u16	opcodes/m32c-opc.h	/^  long f_dsp_8_u16;$/;"	m	struct:cgen_fields
f_dsp_8_u24	opcodes/m32c-opc.h	/^  long f_dsp_8_u24;$/;"	m	struct:cgen_fields
f_dsp_8_u6	opcodes/m32c-opc.h	/^  long f_dsp_8_u6;$/;"	m	struct:cgen_fields
f_dsp_8_u8	opcodes/m32c-opc.h	/^  long f_dsp_8_u8;$/;"	m	struct:cgen_fields
f_dst16_1_S	opcodes/m32c-opc.h	/^  long f_dst16_1_S;$/;"	m	struct:cgen_fields
f_dst16_an	opcodes/m32c-opc.h	/^  long f_dst16_an;$/;"	m	struct:cgen_fields
f_dst16_an_s	opcodes/m32c-opc.h	/^  long f_dst16_an_s;$/;"	m	struct:cgen_fields
f_dst16_rn	opcodes/m32c-opc.h	/^  long f_dst16_rn;$/;"	m	struct:cgen_fields
f_dst16_rn_QI_s	opcodes/m32c-opc.h	/^  long f_dst16_rn_QI_s;$/;"	m	struct:cgen_fields
f_dst16_rn_ext	opcodes/m32c-opc.h	/^  long f_dst16_rn_ext;$/;"	m	struct:cgen_fields
f_dst32_an_prefixed	opcodes/m32c-opc.h	/^  long f_dst32_an_prefixed;$/;"	m	struct:cgen_fields
f_dst32_an_unprefixed	opcodes/m32c-opc.h	/^  long f_dst32_an_unprefixed;$/;"	m	struct:cgen_fields
f_dst32_rn_ext_unprefixed	opcodes/m32c-opc.h	/^  long f_dst32_rn_ext_unprefixed;$/;"	m	struct:cgen_fields
f_dst32_rn_prefixed_HI	opcodes/m32c-opc.h	/^  long f_dst32_rn_prefixed_HI;$/;"	m	struct:cgen_fields
f_dst32_rn_prefixed_QI	opcodes/m32c-opc.h	/^  long f_dst32_rn_prefixed_QI;$/;"	m	struct:cgen_fields
f_dst32_rn_prefixed_SI	opcodes/m32c-opc.h	/^  long f_dst32_rn_prefixed_SI;$/;"	m	struct:cgen_fields
f_dst32_rn_unprefixed_HI	opcodes/m32c-opc.h	/^  long f_dst32_rn_unprefixed_HI;$/;"	m	struct:cgen_fields
f_dst32_rn_unprefixed_QI	opcodes/m32c-opc.h	/^  long f_dst32_rn_unprefixed_QI;$/;"	m	struct:cgen_fields
f_dst32_rn_unprefixed_SI	opcodes/m32c-opc.h	/^  long f_dst32_rn_unprefixed_SI;$/;"	m	struct:cgen_fields
f_dstsrc	sim/cris/cpuv10.h	/^    UINT f_dstsrc;$/;"	m	struct:sem_fields::__anon745
f_dstsrc	sim/cris/cpuv32.h	/^    UINT f_dstsrc;$/;"	m	struct:sem_fields::__anon701
f_dstsrc	sim/cris/cris-opc.h	/^  long f_dstsrc;$/;"	m	struct:cgen_fields
f_dup	opcodes/mt-opc.h	/^  long f_dup;$/;"	m	struct:cgen_fields
f_eir	opcodes/frv-opc.h	/^  long f_eir;$/;"	m	struct:cgen_fields
f_emit_char	gdb/f-lang.c	/^f_emit_char (int c, struct type *type, struct ui_file *stream, int quoter)$/;"	f	file:
f_exception	opcodes/lm32-opc.h	/^  long f_exception;$/;"	m	struct:cgen_fields
f_excode	opcodes/iq2000-opc.h	/^  long f_excode;$/;"	m	struct:cgen_fields
f_ext	opcodes/mep-opc.h	/^  long f_ext;$/;"	m	struct:cgen_fields
f_ext	sim/sh64/sh-opc.h	/^  long f_ext;$/;"	m	struct:cgen_fields
f_ext4	opcodes/mep-opc.h	/^  long f_ext4;$/;"	m	struct:cgen_fields
f_ext62	opcodes/mep-opc.h	/^  long f_ext62;$/;"	m	struct:cgen_fields
f_extccode	opcodes/xc16x-opc.h	/^  long f_extccode;$/;"	m	struct:cgen_fields
f_extensions	gdb/f-lang.c	/^static const char *f_extensions[] =$/;"	v	file:
f_fbdisp	opcodes/mt-opc.h	/^  long f_fbdisp;$/;"	m	struct:cgen_fields
f_fbincr	opcodes/mt-opc.h	/^  long f_fbincr;$/;"	m	struct:cgen_fields
f_fetch_register	sim/cris/cris-tmpl.c	/^MY (f_fetch_register) (SIM_CPU *current_cpu, int rn,$/;"	f
f_flags	include/aout/encap.h	/^  unsigned short f_flags;$/;"	m	struct:coffheader
f_flags	include/coff/alpha.h	/^  unsigned char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	include/coff/external.h	/^    char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	include/coff/go32exe.h	/^    char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr_go32_exe
f_flags	include/coff/internal.h	/^  unsigned short f_flags;	\/* flags			*\/$/;"	m	struct:internal_filehdr
f_flags	include/coff/pe.h	/^  char f_flags[2];		\/* Flags.			*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_flags	include/coff/pe.h	/^  char f_flags[2];		\/* Flags.			*\/$/;"	m	struct:external_PEI_filehdr
f_flags	include/coff/rs6000.h	/^	char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	include/coff/rs6k64.h	/^  char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	include/coff/ti.h	/^    char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	include/coff/tic80.h	/^    char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr
f_flags	libiberty/simple-object-coff.c	/^  unsigned char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr	file:
f_flags	libiberty/simple-object-xcoff.c	/^      unsigned char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1220	file:
f_flags	libiberty/simple-object-xcoff.c	/^      unsigned char f_flags[2];	\/* flags			*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1221	file:
f_flt_cc	opcodes/frv-opc.h	/^  long f_flt_cc;$/;"	m	struct:cgen_fields
f_func	opcodes/iq2000-opc.h	/^  long f_func;$/;"	m	struct:cgen_fields
f_gen_asm	gdb/testsuite/lib/pdtrace.in	/^f_gen_asm()$/;"	f
f_gen_dof_program	gdb/testsuite/lib/pdtrace.in	/^f_gen_dof_program()$/;"	f
f_gen_dof_sect_header	gdb/testsuite/lib/pdtrace.in	/^f_gen_dof_sect_header()$/;"	f
f_gen_header_file	gdb/testsuite/lib/pdtrace.in	/^f_gen_header_file()$/;"	f
f_get_encoding	gdb/f-lang.c	/^f_get_encoding (struct type *type)$/;"	f	file:
f_gien_gidis_9_1	opcodes/epiphany-opc.h	/^  long f_gien_gidis_9_1;$/;"	m	struct:cgen_fields
f_hi16	opcodes/m32r-opc.h	/^  long f_hi16;$/;"	m	struct:cgen_fields
f_hi16	sim/m32r/cpu.h	/^    UINT f_hi16;$/;"	m	struct:sem_fields::__anon363
f_hi16	sim/m32r/cpu2.h	/^    UINT f_hi16;$/;"	m	struct:sem_fields::__anon261
f_hi16	sim/m32r/cpux.h	/^    UINT f_hi16;$/;"	m	struct:sem_fields::__anon391
f_hint	opcodes/frv-opc.h	/^  long f_hint;$/;"	m	struct:cgen_fields
f_hint	sim/frv/cpu.h	/^    UINT f_hint;$/;"	m	struct:sem_fields::__anon131
f_hint	sim/frv/cpu.h	/^    UINT f_hint;$/;"	m	struct:sem_fields::__anon132
f_hint	sim/frv/cpu.h	/^    UINT f_hint;$/;"	m	struct:sem_fields::__anon163
f_hint	sim/frv/cpu.h	/^    UINT f_hint;$/;"	m	struct:sem_fields::__anon164
f_hmem8	opcodes/xstormy16-opc.h	/^  long f_hmem8;$/;"	m	struct:cgen_fields
f_i20	opcodes/fr30-opc.h	/^  long f_i20;$/;"	m	struct:cgen_fields
f_i20_16	opcodes/fr30-opc.h	/^  long f_i20_16;$/;"	m	struct:cgen_fields
f_i20_4	opcodes/fr30-opc.h	/^  long f_i20_4;$/;"	m	struct:cgen_fields
f_i32	opcodes/fr30-opc.h	/^  long f_i32;$/;"	m	struct:cgen_fields
f_i4	opcodes/fr30-opc.h	/^  long f_i4;$/;"	m	struct:cgen_fields
f_i8	opcodes/fr30-opc.h	/^  long f_i8;$/;"	m	struct:cgen_fields
f_iauxBase	include/coff/alpha.h	/^	unsigned char	f_iauxBase[4];$/;"	m	struct:fdr_ext
f_iauxBase	include/coff/mips.h	/^	unsigned char	f_iauxBase[4];$/;"	m	struct:fdr_ext
f_icondcode	opcodes/xc16x-opc.h	/^  long f_icondcode;$/;"	m	struct:cgen_fields
f_id	opcodes/mt-opc.h	/^  long f_id;$/;"	m	struct:cgen_fields
f_ilineBase	include/coff/alpha.h	/^	unsigned char	f_ilineBase[4];$/;"	m	struct:fdr_ext
f_ilineBase	include/coff/mips.h	/^	unsigned char	f_ilineBase[4];$/;"	m	struct:fdr_ext
f_imm	opcodes/iq2000-opc.h	/^  long f_imm;$/;"	m	struct:cgen_fields
f_imm	opcodes/lm32-opc.h	/^  long f_imm;$/;"	m	struct:cgen_fields
f_imm	opcodes/mt-opc.h	/^  long f_imm;$/;"	m	struct:cgen_fields
f_imm	sim/iq2000/cpu.h	/^    UINT f_imm;$/;"	m	struct:sem_fields::__anon601
f_imm	sim/lm32/cpu.h	/^    INT f_imm;$/;"	m	struct:sem_fields::__anon550
f_imm1	opcodes/m32r-opc.h	/^  long f_imm1;$/;"	m	struct:cgen_fields
f_imm1	sim/m32r/cpu2.h	/^    SI f_imm1;$/;"	m	struct:sem_fields::__anon260
f_imm1	sim/m32r/cpux.h	/^    SI f_imm1;$/;"	m	struct:sem_fields::__anon390
f_imm10	sim/sh64/defs-media.h	/^    INT f_imm10;$/;"	m	struct:sem_fields::__anon868
f_imm10	sim/sh64/sh-opc.h	/^  long f_imm10;$/;"	m	struct:cgen_fields
f_imm12	opcodes/xstormy16-opc.h	/^  long f_imm12;$/;"	m	struct:cgen_fields
f_imm12x4	sim/sh64/defs-compact.h	/^    SI f_imm12x4;$/;"	m	struct:sem_fields::__anon892
f_imm12x4	sim/sh64/sh-opc.h	/^  long f_imm12x4;$/;"	m	struct:cgen_fields
f_imm12x8	sim/sh64/defs-compact.h	/^    SI f_imm12x8;$/;"	m	struct:sem_fields::__anon894
f_imm12x8	sim/sh64/defs-compact.h	/^    SI f_imm12x8;$/;"	m	struct:sem_fields::__anon895
f_imm12x8	sim/sh64/sh-opc.h	/^  long f_imm12x8;$/;"	m	struct:cgen_fields
f_imm16	opcodes/epiphany-opc.h	/^  long f_imm16;$/;"	m	struct:cgen_fields
f_imm16	opcodes/xstormy16-opc.h	/^  long f_imm16;$/;"	m	struct:cgen_fields
f_imm16	sim/sh64/defs-media.h	/^    INT f_imm16;$/;"	m	struct:sem_fields::__anon863
f_imm16	sim/sh64/sh-opc.h	/^  long f_imm16;$/;"	m	struct:cgen_fields
f_imm16_10_11	opcodes/or1k-opc.h	/^  long f_imm16_10_11;$/;"	m	struct:cgen_fields
f_imm16_25_5	opcodes/or1k-opc.h	/^  long f_imm16_25_5;$/;"	m	struct:cgen_fields
f_imm16a	opcodes/mt-opc.h	/^  long f_imm16a;$/;"	m	struct:cgen_fields
f_imm16l	opcodes/mt-opc.h	/^  long f_imm16l;$/;"	m	struct:cgen_fields
f_imm16s	opcodes/mt-opc.h	/^  long f_imm16s;$/;"	m	struct:cgen_fields
f_imm16u	opcodes/mt-opc.h	/^  long f_imm16u;$/;"	m	struct:cgen_fields
f_imm1_S	opcodes/m32c-opc.h	/^  long f_imm1_S;$/;"	m	struct:cgen_fields
f_imm2	opcodes/xstormy16-opc.h	/^  long f_imm2;$/;"	m	struct:cgen_fields
f_imm20	sim/sh64/defs-compact.h	/^    INT f_imm20;$/;"	m	struct:sem_fields::__anon889
f_imm20	sim/sh64/sh-opc.h	/^  long f_imm20;$/;"	m	struct:cgen_fields
f_imm20_hi	sim/sh64/sh-opc.h	/^  long f_imm20_hi;$/;"	m	struct:cgen_fields
f_imm20_lo	sim/sh64/sh-opc.h	/^  long f_imm20_lo;$/;"	m	struct:cgen_fields
f_imm3	opcodes/xstormy16-opc.h	/^  long f_imm3;$/;"	m	struct:cgen_fields
f_imm3_S	opcodes/m32c-opc.h	/^  long f_imm3_S;$/;"	m	struct:cgen_fields
f_imm3b	opcodes/xstormy16-opc.h	/^  long f_imm3b;$/;"	m	struct:cgen_fields
f_imm4	opcodes/xstormy16-opc.h	/^  long f_imm4;$/;"	m	struct:cgen_fields
f_imm4	sim/sh64/defs-compact.h	/^    UINT f_imm4;$/;"	m	struct:sem_fields::__anon888
f_imm4	sim/sh64/sh-opc.h	/^  long f_imm4;$/;"	m	struct:cgen_fields
f_imm4x2	sim/sh64/defs-compact.h	/^    SI f_imm4x2;$/;"	m	struct:sem_fields::__anon886
f_imm4x2	sim/sh64/sh-opc.h	/^  long f_imm4x2;$/;"	m	struct:cgen_fields
f_imm4x4	sim/sh64/defs-compact.h	/^    SI f_imm4x4;$/;"	m	struct:sem_fields::__anon893
f_imm4x4	sim/sh64/sh-opc.h	/^  long f_imm4x4;$/;"	m	struct:cgen_fields
f_imm6	sim/sh64/defs-media.h	/^    INT f_imm6;$/;"	m	struct:sem_fields::__anon866
f_imm6	sim/sh64/defs-media.h	/^    INT f_imm6;$/;"	m	struct:sem_fields::__anon873
f_imm6	sim/sh64/sh-opc.h	/^  long f_imm6;$/;"	m	struct:cgen_fields
f_imm8	opcodes/epiphany-opc.h	/^  long f_imm8;$/;"	m	struct:cgen_fields
f_imm8	opcodes/ip2k-opc.h	/^  long f_imm8;$/;"	m	struct:cgen_fields
f_imm8	opcodes/xstormy16-opc.h	/^  long f_imm8;$/;"	m	struct:cgen_fields
f_imm8	sim/sh64/defs-compact.h	/^    UINT f_imm8;$/;"	m	struct:sem_fields::__anon891
f_imm8	sim/sh64/sh-opc.h	/^  long f_imm8;$/;"	m	struct:cgen_fields
f_imm8x2	sim/sh64/defs-compact.h	/^    SI f_imm8x2;$/;"	m	struct:sem_fields::__anon885
f_imm8x2	sim/sh64/sh-opc.h	/^  long f_imm8x2;$/;"	m	struct:cgen_fields
f_imm8x4	sim/sh64/defs-compact.h	/^    SI f_imm8x4;$/;"	m	struct:sem_fields::__anon887
f_imm8x4	sim/sh64/sh-opc.h	/^  long f_imm8x4;$/;"	m	struct:cgen_fields
f_imm_12_s4	opcodes/m32c-opc.h	/^  long f_imm_12_s4;$/;"	m	struct:cgen_fields
f_imm_13_u3	opcodes/m32c-opc.h	/^  long f_imm_13_u3;$/;"	m	struct:cgen_fields
f_imm_20_s4	opcodes/m32c-opc.h	/^  long f_imm_20_s4;$/;"	m	struct:cgen_fields
f_imm_27_8	opcodes/epiphany-opc.h	/^  long f_imm_27_8;$/;"	m	struct:cgen_fields
f_imm_8_s4	opcodes/m32c-opc.h	/^  long f_imm_8_s4;$/;"	m	struct:cgen_fields
f_incamt	opcodes/mt-opc.h	/^  long f_incamt;$/;"	m	struct:cgen_fields
f_incr	opcodes/mt-opc.h	/^  long f_incr;$/;"	m	struct:cgen_fields
f_incr_bcount	gdb/testsuite/lib/pdtrace.in	/^f_incr_bcount()$/;"	f
f_index	opcodes/iq2000-opc.h	/^  long f_index;$/;"	m	struct:cgen_fields
f_indir_pc__byte	sim/cris/cpuv10.h	/^    INT f_indir_pc__byte;$/;"	m	struct:sem_fields::__anon755
f_indir_pc__byte	sim/cris/cpuv10.h	/^    INT f_indir_pc__byte;$/;"	m	struct:sem_fields::__anon760
f_indir_pc__byte	sim/cris/cpuv32.h	/^    INT f_indir_pc__byte;$/;"	m	struct:sem_fields::__anon713
f_indir_pc__byte	sim/cris/cpuv32.h	/^    INT f_indir_pc__byte;$/;"	m	struct:sem_fields::__anon718
f_indir_pc__byte	sim/cris/cris-opc.h	/^  long f_indir_pc__byte;$/;"	m	struct:cgen_fields
f_indir_pc__dword	sim/cris/cpuv10.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon750
f_indir_pc__dword	sim/cris/cpuv10.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon753
f_indir_pc__dword	sim/cris/cpuv10.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon758
f_indir_pc__dword	sim/cris/cpuv32.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon709
f_indir_pc__dword	sim/cris/cpuv32.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon711
f_indir_pc__dword	sim/cris/cpuv32.h	/^    INT f_indir_pc__dword;$/;"	m	struct:sem_fields::__anon716
f_indir_pc__dword	sim/cris/cris-opc.h	/^  long f_indir_pc__dword;$/;"	m	struct:cgen_fields
f_indir_pc__dword_pcrel	sim/cris/cris-opc.h	/^  long f_indir_pc__dword_pcrel;$/;"	m	struct:cgen_fields
f_indir_pc__word	sim/cris/cpuv10.h	/^    INT f_indir_pc__word;$/;"	m	struct:sem_fields::__anon751
f_indir_pc__word	sim/cris/cpuv10.h	/^    INT f_indir_pc__word;$/;"	m	struct:sem_fields::__anon754
f_indir_pc__word	sim/cris/cpuv10.h	/^    INT f_indir_pc__word;$/;"	m	struct:sem_fields::__anon759
f_indir_pc__word	sim/cris/cpuv32.h	/^    INT f_indir_pc__word;$/;"	m	struct:sem_fields::__anon712
f_indir_pc__word	sim/cris/cpuv32.h	/^    INT f_indir_pc__word;$/;"	m	struct:sem_fields::__anon717
f_indir_pc__word	sim/cris/cris-opc.h	/^  long f_indir_pc__word;$/;"	m	struct:cgen_fields
f_indir_pc__word_pcrel	sim/cris/cris-opc.h	/^  long f_indir_pc__word_pcrel;$/;"	m	struct:cgen_fields
f_int_cc	opcodes/frv-opc.h	/^  long f_int_cc;$/;"	m	struct:cgen_fields
f_ioptBase	include/coff/alpha.h	/^	unsigned char	f_ioptBase[4];$/;"	m	struct:fdr_ext
f_ioptBase	include/coff/mips.h	/^	unsigned char	f_ioptBase[4];$/;"	m	struct:fdr_ext
f_ipdFirst	include/coff/alpha.h	/^	unsigned char	f_ipdFirst[4];$/;"	m	struct:fdr_ext
f_ipdFirst	include/coff/mips.h	/^	unsigned char	f_ipdFirst[2];$/;"	m	struct:fdr_ext
f_issBase	include/coff/alpha.h	/^	unsigned char	f_issBase[4];$/;"	m	struct:fdr_ext
f_issBase	include/coff/mips.h	/^	unsigned char	f_issBase[4];$/;"	m	struct:fdr_ext
f_isymBase	include/coff/alpha.h	/^	unsigned char	f_isymBase[4];$/;"	m	struct:fdr_ext
f_isymBase	include/coff/mips.h	/^	unsigned char	f_isymBase[4];$/;"	m	struct:fdr_ext
f_ivc2_1u31	opcodes/mep-opc.h	/^  long f_ivc2_1u31;$/;"	m	struct:cgen_fields
f_ivc2_1u6	opcodes/mep-opc.h	/^  long f_ivc2_1u6;$/;"	m	struct:cgen_fields
f_ivc2_2u0	opcodes/mep-opc.h	/^  long f_ivc2_2u0;$/;"	m	struct:cgen_fields
f_ivc2_2u18	opcodes/mep-opc.h	/^  long f_ivc2_2u18;$/;"	m	struct:cgen_fields
f_ivc2_2u23	opcodes/mep-opc.h	/^  long f_ivc2_2u23;$/;"	m	struct:cgen_fields
f_ivc2_2u4	opcodes/mep-opc.h	/^  long f_ivc2_2u4;$/;"	m	struct:cgen_fields
f_ivc2_2u6	opcodes/mep-opc.h	/^  long f_ivc2_2u6;$/;"	m	struct:cgen_fields
f_ivc2_3u0	opcodes/mep-opc.h	/^  long f_ivc2_3u0;$/;"	m	struct:cgen_fields
f_ivc2_3u12	opcodes/mep-opc.h	/^  long f_ivc2_3u12;$/;"	m	struct:cgen_fields
f_ivc2_3u25	opcodes/mep-opc.h	/^  long f_ivc2_3u25;$/;"	m	struct:cgen_fields
f_ivc2_3u4	opcodes/mep-opc.h	/^  long f_ivc2_3u4;$/;"	m	struct:cgen_fields
f_ivc2_3u5	opcodes/mep-opc.h	/^  long f_ivc2_3u5;$/;"	m	struct:cgen_fields
f_ivc2_3u6	opcodes/mep-opc.h	/^  long f_ivc2_3u6;$/;"	m	struct:cgen_fields
f_ivc2_3u9	opcodes/mep-opc.h	/^  long f_ivc2_3u9;$/;"	m	struct:cgen_fields
f_ivc2_4u0	opcodes/mep-opc.h	/^  long f_ivc2_4u0;$/;"	m	struct:cgen_fields
f_ivc2_4u10	opcodes/mep-opc.h	/^  long f_ivc2_4u10;$/;"	m	struct:cgen_fields
f_ivc2_4u16	opcodes/mep-opc.h	/^  long f_ivc2_4u16;$/;"	m	struct:cgen_fields
f_ivc2_4u20	opcodes/mep-opc.h	/^  long f_ivc2_4u20;$/;"	m	struct:cgen_fields
f_ivc2_4u24	opcodes/mep-opc.h	/^  long f_ivc2_4u24;$/;"	m	struct:cgen_fields
f_ivc2_4u28	opcodes/mep-opc.h	/^  long f_ivc2_4u28;$/;"	m	struct:cgen_fields
f_ivc2_4u4	opcodes/mep-opc.h	/^  long f_ivc2_4u4;$/;"	m	struct:cgen_fields
f_ivc2_4u8	opcodes/mep-opc.h	/^  long f_ivc2_4u8;$/;"	m	struct:cgen_fields
f_ivc2_5u0	opcodes/mep-opc.h	/^  long f_ivc2_5u0;$/;"	m	struct:cgen_fields
f_ivc2_5u13	opcodes/mep-opc.h	/^  long f_ivc2_5u13;$/;"	m	struct:cgen_fields
f_ivc2_5u16	opcodes/mep-opc.h	/^  long f_ivc2_5u16;$/;"	m	struct:cgen_fields
f_ivc2_5u18	opcodes/mep-opc.h	/^  long f_ivc2_5u18;$/;"	m	struct:cgen_fields
f_ivc2_5u21	opcodes/mep-opc.h	/^  long f_ivc2_5u21;$/;"	m	struct:cgen_fields
f_ivc2_5u23	opcodes/mep-opc.h	/^  long f_ivc2_5u23;$/;"	m	struct:cgen_fields
f_ivc2_5u26	opcodes/mep-opc.h	/^  long f_ivc2_5u26;$/;"	m	struct:cgen_fields
f_ivc2_5u3	opcodes/mep-opc.h	/^  long f_ivc2_5u3;$/;"	m	struct:cgen_fields
f_ivc2_5u7	opcodes/mep-opc.h	/^  long f_ivc2_5u7;$/;"	m	struct:cgen_fields
f_ivc2_5u8	opcodes/mep-opc.h	/^  long f_ivc2_5u8;$/;"	m	struct:cgen_fields
f_ivc2_6u2	opcodes/mep-opc.h	/^  long f_ivc2_6u2;$/;"	m	struct:cgen_fields
f_ivc2_6u6	opcodes/mep-opc.h	/^  long f_ivc2_6u6;$/;"	m	struct:cgen_fields
f_ivc2_8s0	opcodes/mep-opc.h	/^  long f_ivc2_8s0;$/;"	m	struct:cgen_fields
f_ivc2_8s20	opcodes/mep-opc.h	/^  long f_ivc2_8s20;$/;"	m	struct:cgen_fields
f_ivc2_8s4	opcodes/mep-opc.h	/^  long f_ivc2_8s4;$/;"	m	struct:cgen_fields
f_ivc2_8u0	opcodes/mep-opc.h	/^  long f_ivc2_8u0;$/;"	m	struct:cgen_fields
f_ivc2_8u20	opcodes/mep-opc.h	/^  long f_ivc2_8u20;$/;"	m	struct:cgen_fields
f_ivc2_8u4	opcodes/mep-opc.h	/^  long f_ivc2_8u4;$/;"	m	struct:cgen_fields
f_ivc2_ccrn	opcodes/mep-opc.h	/^  long f_ivc2_ccrn;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_c3	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_c3;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_c3hi	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_c3hi;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_c3lo	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_c3lo;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_h1	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_h1;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_h2	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_h2;$/;"	m	struct:cgen_fields
f_ivc2_ccrn_lo	opcodes/mep-opc.h	/^  long f_ivc2_ccrn_lo;$/;"	m	struct:cgen_fields
f_ivc2_cmov1	opcodes/mep-opc.h	/^  long f_ivc2_cmov1;$/;"	m	struct:cgen_fields
f_ivc2_cmov2	opcodes/mep-opc.h	/^  long f_ivc2_cmov2;$/;"	m	struct:cgen_fields
f_ivc2_cmov3	opcodes/mep-opc.h	/^  long f_ivc2_cmov3;$/;"	m	struct:cgen_fields
f_ivc2_crm	opcodes/mep-opc.h	/^  long f_ivc2_crm;$/;"	m	struct:cgen_fields
f_ivc2_crn	opcodes/mep-opc.h	/^  long f_ivc2_crn;$/;"	m	struct:cgen_fields
f_ivc2_crnx	opcodes/mep-opc.h	/^  long f_ivc2_crnx;$/;"	m	struct:cgen_fields
f_ivc2_imm16p0	opcodes/mep-opc.h	/^  long f_ivc2_imm16p0;$/;"	m	struct:cgen_fields
f_ivc2_simm16p0	opcodes/mep-opc.h	/^  long f_ivc2_simm16p0;$/;"	m	struct:cgen_fields
f_jtarg	opcodes/iq2000-opc.h	/^  long f_jtarg;$/;"	m	struct:cgen_fields
f_jtargq10	opcodes/iq2000-opc.h	/^  long f_jtargq10;$/;"	m	struct:cgen_fields
f_lab32_jmp_s	opcodes/m32c-opc.h	/^  long f_lab32_jmp_s;$/;"	m	struct:cgen_fields
f_lab_16_8	opcodes/m32c-opc.h	/^  long f_lab_16_8;$/;"	m	struct:cgen_fields
f_lab_24_8	opcodes/m32c-opc.h	/^  long f_lab_24_8;$/;"	m	struct:cgen_fields
f_lab_32_8	opcodes/m32c-opc.h	/^  long f_lab_32_8;$/;"	m	struct:cgen_fields
f_lab_40_8	opcodes/m32c-opc.h	/^  long f_lab_40_8;$/;"	m	struct:cgen_fields
f_lab_5_3	opcodes/m32c-opc.h	/^  long f_lab_5_3;$/;"	m	struct:cgen_fields
f_lab_8_16	opcodes/m32c-opc.h	/^  long f_lab_8_16;$/;"	m	struct:cgen_fields
f_lab_8_24	opcodes/m32c-opc.h	/^  long f_lab_8_24;$/;"	m	struct:cgen_fields
f_lab_8_8	opcodes/m32c-opc.h	/^  long f_lab_8_8;$/;"	m	struct:cgen_fields
f_label16	opcodes/frv-opc.h	/^  long f_label16;$/;"	m	struct:cgen_fields
f_label16_null	opcodes/frv-opc.h	/^  long f_label16_null;$/;"	m	struct:cgen_fields
f_label24	opcodes/frv-opc.h	/^  long f_label24;$/;"	m	struct:cgen_fields
f_labelH6	opcodes/frv-opc.h	/^  long f_labelH6;$/;"	m	struct:cgen_fields
f_labelL18	opcodes/frv-opc.h	/^  long f_labelL18;$/;"	m	struct:cgen_fields
f_language_arch_info	gdb/f-lang.c	/^f_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
f_language_defn	gdb/f-lang.c	/^extern const struct language_defn f_language_defn =$/;"	v	typeref:struct:language_defn
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon866
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon867
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon868
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon869
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon870
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon871
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon872
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon873
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon874
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon875
f_left	sim/sh64/defs-media.h	/^    UINT f_left;$/;"	m	struct:sem_fields::__anon876
f_left	sim/sh64/sh-opc.h	/^  long f_left;$/;"	m	struct:cgen_fields
f_left_right	sim/sh64/defs-media.h	/^    UINT f_left_right;$/;"	m	struct:sem_fields::__anon864
f_left_right	sim/sh64/sh-opc.h	/^  long f_left_right;$/;"	m	struct:cgen_fields
f_length	opcodes/mt-opc.h	/^  long f_length;$/;"	m	struct:cgen_fields
f_likely	sim/sh64/sh-opc.h	/^  long f_likely;$/;"	m	struct:cgen_fields
f_lmem8	opcodes/xstormy16-opc.h	/^  long f_lmem8;$/;"	m	struct:cgen_fields
f_lock	opcodes/frv-opc.h	/^  long f_lock;$/;"	m	struct:cgen_fields
f_lock	sim/frv/cpu.h	/^    UINT f_lock;$/;"	m	struct:sem_fields::__anon137
f_loopo	opcodes/mt-opc.h	/^  long f_loopo;$/;"	m	struct:cgen_fields
f_m4	opcodes/fr30-opc.h	/^  long f_m4;$/;"	m	struct:cgen_fields
f_magic	include/aout/encap.h	/^  unsigned short f_magic;$/;"	m	struct:coffheader
f_magic	include/coff/alpha.h	/^  unsigned char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	include/coff/external.h	/^    char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	include/coff/go32exe.h	/^    char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr_go32_exe
f_magic	include/coff/internal.h	/^  unsigned short f_magic;	\/* magic number			*\/$/;"	m	struct:internal_filehdr
f_magic	include/coff/pe.h	/^  char f_magic[2];		\/* Magic number.		*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_magic	include/coff/pe.h	/^  char f_magic[2];		\/* Magic number.		*\/$/;"	m	struct:external_PEI_filehdr
f_magic	include/coff/rs6000.h	/^	char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	include/coff/rs6k64.h	/^  char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	include/coff/ti.h	/^    char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	include/coff/tic80.h	/^    char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr
f_magic	libiberty/simple-object-coff.c	/^  unsigned char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr	file:
f_magic	libiberty/simple-object-xcoff.c	/^  unsigned char f_magic[2];	\/* magic number			*\/$/;"	m	struct:external_filehdr	file:
f_major	opcodes/mep-opc.h	/^  long f_major;$/;"	m	struct:cgen_fields
f_mask	opcodes/iq2000-opc.h	/^  long f_mask;$/;"	m	struct:cgen_fields
f_mask	opcodes/mt-opc.h	/^  long f_mask;$/;"	m	struct:cgen_fields
f_mask	sim/iq2000/cpu.h	/^    UINT f_mask;$/;"	m	struct:sem_fields::__anon602
f_mask1	opcodes/mt-opc.h	/^  long f_mask1;$/;"	m	struct:cgen_fields
f_mask8	opcodes/xc16x-opc.h	/^  long f_mask8;$/;"	m	struct:cgen_fields
f_maskl	opcodes/iq2000-opc.h	/^  long f_maskl;$/;"	m	struct:cgen_fields
f_maskl	sim/iq2000/cpu.h	/^    UINT f_maskl;$/;"	m	struct:sem_fields::__anon603
f_maskq10	opcodes/iq2000-opc.h	/^  long f_maskq10;$/;"	m	struct:cgen_fields
f_membit	sim/cris/cris-opc.h	/^  long f_membit;$/;"	m	struct:cgen_fields
f_memgr8	opcodes/xc16x-opc.h	/^  long f_memgr8;$/;"	m	struct:cgen_fields
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon748
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon765
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon766
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon767
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon768
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon769
f_memmode	sim/cris/cpuv10.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon770
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon722
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon723
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon724
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon725
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon726
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon727
f_memmode	sim/cris/cpuv32.h	/^    UINT f_memmode;$/;"	m	struct:sem_fields::__anon728
f_memmode	sim/cris/cris-opc.h	/^  long f_memmode;$/;"	m	struct:cgen_fields
f_memory	opcodes/xc16x-opc.h	/^  long f_memory;$/;"	m	struct:cgen_fields
f_misc_null_1	opcodes/frv-opc.h	/^  long f_misc_null_1;$/;"	m	struct:cgen_fields
f_misc_null_10	opcodes/frv-opc.h	/^  long f_misc_null_10;$/;"	m	struct:cgen_fields
f_misc_null_11	opcodes/frv-opc.h	/^  long f_misc_null_11;$/;"	m	struct:cgen_fields
f_misc_null_2	opcodes/frv-opc.h	/^  long f_misc_null_2;$/;"	m	struct:cgen_fields
f_misc_null_3	opcodes/frv-opc.h	/^  long f_misc_null_3;$/;"	m	struct:cgen_fields
f_misc_null_4	opcodes/frv-opc.h	/^  long f_misc_null_4;$/;"	m	struct:cgen_fields
f_misc_null_5	opcodes/frv-opc.h	/^  long f_misc_null_5;$/;"	m	struct:cgen_fields
f_misc_null_6	opcodes/frv-opc.h	/^  long f_misc_null_6;$/;"	m	struct:cgen_fields
f_misc_null_7	opcodes/frv-opc.h	/^  long f_misc_null_7;$/;"	m	struct:cgen_fields
f_misc_null_8	opcodes/frv-opc.h	/^  long f_misc_null_8;$/;"	m	struct:cgen_fields
f_misc_null_9	opcodes/frv-opc.h	/^  long f_misc_null_9;$/;"	m	struct:cgen_fields
f_mode	opcodes/i386-dis.c	/^  f_mode,$/;"	e	enum:__anon42	file:
f_mode	opcodes/mt-opc.h	/^  long f_mode;$/;"	m	struct:cgen_fields
f_mode	sim/cris/cris-opc.h	/^  long f_mode;$/;"	m	struct:cgen_fields
f_model_init_insn_cycles	sim/cris/cris-tmpl.c	/^MY (f_model_init_insn_cycles) (SIM_CPU *current_cpu ATTRIBUTE_UNUSED,$/;"	f
f_model_insn_after	sim/cris/cris-tmpl.c	/^MY (f_model_insn_after) (SIM_CPU *current_cpu, int last_p ATTRIBUTE_UNUSED,$/;"	f
f_model_insn_before	sim/cris/cris-tmpl.c	/^MY (f_model_insn_before) (SIM_CPU *current_cpu, int first_p ATTRIBUTE_UNUSED)$/;"	f
f_model_update_insn_cycles	sim/cris/cris-tmpl.c	/^MY (f_model_update_insn_cycles) (SIM_CPU *current_cpu ATTRIBUTE_UNUSED,$/;"	f
f_msopc	opcodes/mt-opc.h	/^  long f_msopc;$/;"	m	struct:cgen_fields
f_msys	opcodes/mt-opc.h	/^  long f_msys;$/;"	m	struct:cgen_fields
f_msysfrsr2	opcodes/mt-opc.h	/^  long f_msysfrsr2;$/;"	m	struct:cgen_fields
f_ne_flags	sim/frv/frv-sim.h	/^  SI f_ne_flags[2];$/;"	m	struct:frv_interrupt_state
f_nil	opcodes/epiphany-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/fr30-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/frv-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/ip2k-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/iq2000-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/lm32-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/m32c-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/m32r-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/mep-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/mt-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/or1k-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/xc16x-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	opcodes/xstormy16-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	sim/cris/cris-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nil	sim/sh64/sh-opc.h	/^  long f_nil;$/;"	m	struct:cgen_fields
f_nscns	include/aout/encap.h	/^  unsigned short f_nscns;$/;"	m	struct:coffheader
f_nscns	include/coff/alpha.h	/^  unsigned char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	include/coff/external.h	/^    char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	include/coff/go32exe.h	/^    char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr_go32_exe
f_nscns	include/coff/internal.h	/^  unsigned int   f_nscns;	\/* number of sections		*\/$/;"	m	struct:internal_filehdr
f_nscns	include/coff/pe.h	/^  char f_nscns[2];		\/* Number of sections.		*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_nscns	include/coff/pe.h	/^  char f_nscns[2];		\/* Number of sections.		*\/$/;"	m	struct:external_PEI_filehdr
f_nscns	include/coff/rs6000.h	/^	char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	include/coff/rs6k64.h	/^  char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	include/coff/ti.h	/^    char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	include/coff/tic80.h	/^    char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr
f_nscns	libiberty/simple-object-coff.c	/^  unsigned char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr	file:
f_nscns	libiberty/simple-object-xcoff.c	/^  unsigned char f_nscns[2];	\/* number of sections		*\/$/;"	m	struct:external_filehdr	file:
f_nsyms	include/aout/encap.h	/^  long f_nsyms;$/;"	m	struct:coffheader
f_nsyms	include/coff/alpha.h	/^  unsigned char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	include/coff/external.h	/^    char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	include/coff/go32exe.h	/^    char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr_go32_exe
f_nsyms	include/coff/internal.h	/^  long f_nsyms;			\/* number of symtab entries	*\/$/;"	m	struct:internal_filehdr
f_nsyms	include/coff/pe.h	/^  char f_nsyms[4];		\/* Number of symtab entries.	*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_nsyms	include/coff/pe.h	/^  char f_nsyms[4];		\/* Number of symtab entries.	*\/$/;"	m	struct:external_PEI_filehdr
f_nsyms	include/coff/rs6000.h	/^	char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	include/coff/rs6k64.h	/^  char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	include/coff/ti.h	/^    char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	include/coff/tic80.h	/^    char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr
f_nsyms	libiberty/simple-object-coff.c	/^  unsigned char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr	file:
f_nsyms	libiberty/simple-object-xcoff.c	/^      unsigned char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1220	file:
f_nsyms	libiberty/simple-object-xcoff.c	/^      unsigned char f_nsyms[4];	\/* number of symtab entries	*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1221	file:
f_offset	opcodes/iq2000-opc.h	/^  long f_offset;$/;"	m	struct:cgen_fields
f_offset16	opcodes/xc16x-opc.h	/^  long f_offset16;$/;"	m	struct:cgen_fields
f_op	opcodes/frv-opc.h	/^  long f_op;$/;"	m	struct:cgen_fields
f_op	opcodes/xstormy16-opc.h	/^  long f_op;$/;"	m	struct:cgen_fields
f_op	sim/sh64/sh-opc.h	/^  long f_op;$/;"	m	struct:cgen_fields
f_op1	opcodes/fr30-opc.h	/^  long f_op1;$/;"	m	struct:cgen_fields
f_op1	opcodes/m32r-opc.h	/^  long f_op1;$/;"	m	struct:cgen_fields
f_op1	opcodes/xc16x-opc.h	/^  long f_op1;$/;"	m	struct:cgen_fields
f_op1	opcodes/xstormy16-opc.h	/^  long f_op1;$/;"	m	struct:cgen_fields
f_op16	sim/sh64/sh-opc.h	/^  long f_op16;$/;"	m	struct:cgen_fields
f_op2	opcodes/fr30-opc.h	/^  long f_op2;$/;"	m	struct:cgen_fields
f_op2	opcodes/m32r-opc.h	/^  long f_op2;$/;"	m	struct:cgen_fields
f_op2	opcodes/xc16x-opc.h	/^  long f_op2;$/;"	m	struct:cgen_fields
f_op2	opcodes/xstormy16-opc.h	/^  long f_op2;$/;"	m	struct:cgen_fields
f_op23	opcodes/m32r-opc.h	/^  long f_op23;$/;"	m	struct:cgen_fields
f_op2a	opcodes/xstormy16-opc.h	/^  long f_op2a;$/;"	m	struct:cgen_fields
f_op2m	opcodes/xstormy16-opc.h	/^  long f_op2m;$/;"	m	struct:cgen_fields
f_op3	opcodes/fr30-opc.h	/^  long f_op3;$/;"	m	struct:cgen_fields
f_op3	opcodes/ip2k-opc.h	/^  long f_op3;$/;"	m	struct:cgen_fields
f_op3	opcodes/m32r-opc.h	/^  long f_op3;$/;"	m	struct:cgen_fields
f_op3	opcodes/xstormy16-opc.h	/^  long f_op3;$/;"	m	struct:cgen_fields
f_op3a	opcodes/xstormy16-opc.h	/^  long f_op3a;$/;"	m	struct:cgen_fields
f_op3b	opcodes/xstormy16-opc.h	/^  long f_op3b;$/;"	m	struct:cgen_fields
f_op4	opcodes/fr30-opc.h	/^  long f_op4;$/;"	m	struct:cgen_fields
f_op4	opcodes/ip2k-opc.h	/^  long f_op4;$/;"	m	struct:cgen_fields
f_op4	opcodes/xstormy16-opc.h	/^  long f_op4;$/;"	m	struct:cgen_fields
f_op4	sim/sh64/sh-opc.h	/^  long f_op4;$/;"	m	struct:cgen_fields
f_op4b	opcodes/xstormy16-opc.h	/^  long f_op4b;$/;"	m	struct:cgen_fields
f_op4m	opcodes/xstormy16-opc.h	/^  long f_op4m;$/;"	m	struct:cgen_fields
f_op4mid	opcodes/ip2k-opc.h	/^  long f_op4mid;$/;"	m	struct:cgen_fields
f_op5	opcodes/fr30-opc.h	/^  long f_op5;$/;"	m	struct:cgen_fields
f_op5	opcodes/xstormy16-opc.h	/^  long f_op5;$/;"	m	struct:cgen_fields
f_op5a	opcodes/xstormy16-opc.h	/^  long f_op5a;$/;"	m	struct:cgen_fields
f_op6	opcodes/ip2k-opc.h	/^  long f_op6;$/;"	m	struct:cgen_fields
f_op6_10low	opcodes/ip2k-opc.h	/^  long f_op6_10low;$/;"	m	struct:cgen_fields
f_op6_7low	opcodes/ip2k-opc.h	/^  long f_op6_7low;$/;"	m	struct:cgen_fields
f_op8	opcodes/ip2k-opc.h	/^  long f_op8;$/;"	m	struct:cgen_fields
f_op8	sim/sh64/sh-opc.h	/^  long f_op8;$/;"	m	struct:cgen_fields
f_op_16_1	opcodes/or1k-opc.h	/^  long f_op_16_1;$/;"	m	struct:cgen_fields
f_op_1bit	opcodes/xc16x-opc.h	/^  long f_op_1bit;$/;"	m	struct:cgen_fields
f_op_25_2	opcodes/or1k-opc.h	/^  long f_op_25_2;$/;"	m	struct:cgen_fields
f_op_25_5	opcodes/or1k-opc.h	/^  long f_op_25_5;$/;"	m	struct:cgen_fields
f_op_2bit	opcodes/xc16x-opc.h	/^  long f_op_2bit;$/;"	m	struct:cgen_fields
f_op_3_4	opcodes/or1k-opc.h	/^  long f_op_3_4;$/;"	m	struct:cgen_fields
f_op_7_2	opcodes/or1k-opc.h	/^  long f_op_7_2;$/;"	m	struct:cgen_fields
f_op_7_4	opcodes/or1k-opc.h	/^  long f_op_7_4;$/;"	m	struct:cgen_fields
f_op_7_8	opcodes/or1k-opc.h	/^  long f_op_7_8;$/;"	m	struct:cgen_fields
f_op_9_2	opcodes/or1k-opc.h	/^  long f_op_9_2;$/;"	m	struct:cgen_fields
f_op_9_4	opcodes/or1k-opc.h	/^  long f_op_9_4;$/;"	m	struct:cgen_fields
f_op_bit1	opcodes/xc16x-opc.h	/^  long f_op_bit1;$/;"	m	struct:cgen_fields
f_op_bit16	opcodes/xc16x-opc.h	/^  long f_op_bit16;$/;"	m	struct:cgen_fields
f_op_bit2	opcodes/xc16x-opc.h	/^  long f_op_bit2;$/;"	m	struct:cgen_fields
f_op_bit3	opcodes/xc16x-opc.h	/^  long f_op_bit3;$/;"	m	struct:cgen_fields
f_op_bit4	opcodes/xc16x-opc.h	/^  long f_op_bit4;$/;"	m	struct:cgen_fields
f_op_bit8	opcodes/xc16x-opc.h	/^  long f_op_bit8;$/;"	m	struct:cgen_fields
f_op_bitone	opcodes/xc16x-opc.h	/^  long f_op_bitone;$/;"	m	struct:cgen_fields
f_op_lbit2	opcodes/xc16x-opc.h	/^  long f_op_lbit2;$/;"	m	struct:cgen_fields
f_op_lbit4	opcodes/xc16x-opc.h	/^  long f_op_lbit4;$/;"	m	struct:cgen_fields
f_op_onebit	opcodes/xc16x-opc.h	/^  long f_op_onebit;$/;"	m	struct:cgen_fields
f_op_print_tab	gdb/f-lang.c	/^static const struct op_print f_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
f_opc	opcodes/epiphany-opc.h	/^  long f_opc;$/;"	m	struct:cgen_fields
f_opc	opcodes/mt-opc.h	/^  long f_opc;$/;"	m	struct:cgen_fields
f_opc_19_4	opcodes/epiphany-opc.h	/^  long f_opc_19_4;$/;"	m	struct:cgen_fields
f_opc_31_32	opcodes/epiphany-opc.h	/^  long f_opc_31_32;$/;"	m	struct:cgen_fields
f_opc_4_1	opcodes/epiphany-opc.h	/^  long f_opc_4_1;$/;"	m	struct:cgen_fields
f_opc_6_3	opcodes/epiphany-opc.h	/^  long f_opc_6_3;$/;"	m	struct:cgen_fields
f_opc_8_1	opcodes/epiphany-opc.h	/^  long f_opc_8_1;$/;"	m	struct:cgen_fields
f_opc_8_5	opcodes/epiphany-opc.h	/^  long f_opc_8_5;$/;"	m	struct:cgen_fields
f_opcode	opcodes/iq2000-opc.h	/^  long f_opcode;$/;"	m	struct:cgen_fields
f_opcode	opcodes/lm32-opc.h	/^  long f_opcode;$/;"	m	struct:cgen_fields
f_opcode	opcodes/or1k-opc.h	/^  long f_opcode;$/;"	m	struct:cgen_fields
f_opcode	sim/cris/cris-opc.h	/^  long f_opcode;$/;"	m	struct:cgen_fields
f_opcode_hi	sim/cris/cris-opc.h	/^  long f_opcode_hi;$/;"	m	struct:cgen_fields
f_ope1	opcodes/frv-opc.h	/^  long f_ope1;$/;"	m	struct:cgen_fields
f_ope2	opcodes/frv-opc.h	/^  long f_ope2;$/;"	m	struct:cgen_fields
f_ope3	opcodes/frv-opc.h	/^  long f_ope3;$/;"	m	struct:cgen_fields
f_ope4	opcodes/frv-opc.h	/^  long f_ope4;$/;"	m	struct:cgen_fields
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon761
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon763
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon764
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon765
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon766
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon767
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon768
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon769
f_operand1	sim/cris/cpuv10.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon770
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon720
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon721
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon722
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon723
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon724
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon725
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon726
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon727
f_operand1	sim/cris/cpuv32.h	/^    UINT f_operand1;$/;"	m	struct:sem_fields::__anon728
f_operand1	sim/cris/cris-opc.h	/^  long f_operand1;$/;"	m	struct:cgen_fields
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon746
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon747
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon749
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon750
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon751
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon752
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon753
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon754
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon755
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon756
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon757
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon758
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon759
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon760
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon761
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon762
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon763
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon764
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon765
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon766
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon767
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon768
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon769
f_operand2	sim/cris/cpuv10.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon770
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon702
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon703
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon705
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon706
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon707
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon708
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon709
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon710
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon711
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon712
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon713
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon714
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon715
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon716
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon717
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon718
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon719
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon720
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon721
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon722
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon723
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon724
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon725
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon726
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon727
f_operand2	sim/cris/cpuv32.h	/^    UINT f_operand2;$/;"	m	struct:sem_fields::__anon728
f_operand2	sim/cris/cris-opc.h	/^  long f_operand2;$/;"	m	struct:cgen_fields
f_opthdr	include/aout/encap.h	/^  unsigned short f_opthdr;$/;"	m	struct:coffheader
f_opthdr	include/coff/alpha.h	/^  unsigned char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	include/coff/external.h	/^    char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	include/coff/go32exe.h	/^    char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr_go32_exe
f_opthdr	include/coff/internal.h	/^  unsigned short f_opthdr;	\/* sizeof(optional hdr)		*\/$/;"	m	struct:internal_filehdr
f_opthdr	include/coff/pe.h	/^  char f_opthdr[2];		\/* Sizeof(optional hdr).	*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_opthdr	include/coff/pe.h	/^  char f_opthdr[2];		\/* Sizeof(optional hdr).	*\/$/;"	m	struct:external_PEI_filehdr
f_opthdr	include/coff/rs6000.h	/^	char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	include/coff/rs6k64.h	/^  char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	include/coff/ti.h	/^    char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	include/coff/tic80.h	/^    char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr
f_opthdr	libiberty/simple-object-coff.c	/^  unsigned char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr	file:
f_opthdr	libiberty/simple-object-xcoff.c	/^      unsigned char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1220	file:
f_opthdr	libiberty/simple-object-xcoff.c	/^      unsigned char f_opthdr[2];	\/* sizeof(optional hdr)		*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1221	file:
f_pack	opcodes/frv-opc.h	/^  long f_pack;$/;"	m	struct:cgen_fields
f_padding	include/coff/alpha.h	/^	unsigned char	f_padding[4];$/;"	m	struct:fdr_ext
f_page3	opcodes/ip2k-opc.h	/^  long f_page3;$/;"	m	struct:cgen_fields
f_pagenum	opcodes/xc16x-opc.h	/^  long f_pagenum;$/;"	m	struct:cgen_fields
f_panic	gdb/testsuite/lib/pdtrace.in	/^f_panic()$/;"	f
f_patch_objfile	gdb/testsuite/lib/pdtrace.in	/^f_patch_objfile()$/;"	f
f_perm	opcodes/mt-opc.h	/^  long f_perm;$/;"	m	struct:cgen_fields
f_pm	opcodes/epiphany-opc.h	/^  long f_pm;$/;"	m	struct:cgen_fields
f_pof	opcodes/xc16x-opc.h	/^  long f_pof;$/;"	m	struct:cgen_fields
f_primitive_type_character	gdb/f-lang.c	/^  f_primitive_type_character,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_complex_s16	gdb/f-lang.c	/^  f_primitive_type_complex_s16,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_complex_s8	gdb/f-lang.c	/^  f_primitive_type_complex_s8,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_integer	gdb/f-lang.c	/^  f_primitive_type_integer,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_integer_s2	gdb/f-lang.c	/^  f_primitive_type_integer_s2,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_logical	gdb/f-lang.c	/^  f_primitive_type_logical,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_logical_s1	gdb/f-lang.c	/^  f_primitive_type_logical_s1,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_logical_s2	gdb/f-lang.c	/^  f_primitive_type_logical_s2,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_logical_s8	gdb/f-lang.c	/^  f_primitive_type_logical_s8,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_real	gdb/f-lang.c	/^  f_primitive_type_real,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_real_s16	gdb/f-lang.c	/^  f_primitive_type_real_s16,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_real_s8	gdb/f-lang.c	/^  f_primitive_type_real_s8,$/;"	e	enum:f_primitive_types	file:
f_primitive_type_void	gdb/f-lang.c	/^  f_primitive_type_void,$/;"	e	enum:f_primitive_types	file:
f_primitive_types	gdb/f-lang.c	/^enum f_primitive_types {$/;"	g	file:
f_print_type	gdb/f-typeprint.c	/^f_print_type (struct type *type, const char *varstring, struct ui_file *stream,$/;"	f
f_printchar	gdb/f-lang.c	/^f_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f	file:
f_printstr	gdb/f-lang.c	/^f_printstr (struct ui_file *stream, struct type *type, const gdb_byte *string,$/;"	f	file:
f_qbit	opcodes/xc16x-opc.h	/^  long f_qbit;$/;"	m	struct:cgen_fields
f_qcond	opcodes/xc16x-opc.h	/^  long f_qcond;$/;"	m	struct:cgen_fields
f_qhibit	opcodes/xc16x-opc.h	/^  long f_qhibit;$/;"	m	struct:cgen_fields
f_qlobit	opcodes/xc16x-opc.h	/^  long f_qlobit;$/;"	m	struct:cgen_fields
f_qlobit2	opcodes/xc16x-opc.h	/^  long f_qlobit2;$/;"	m	struct:cgen_fields
f_qo	sim/cris/cris-opc.h	/^  long f_qo;$/;"	m	struct:cgen_fields
f_r0	opcodes/lm32-opc.h	/^  long f_r0;$/;"	m	struct:cgen_fields
f_r0	opcodes/xc16x-opc.h	/^  long f_r0;$/;"	m	struct:cgen_fields
f_r0	sim/lm32/cpu.h	/^    UINT f_r0;$/;"	m	struct:sem_fields::__anon548
f_r0	sim/lm32/cpu.h	/^    UINT f_r0;$/;"	m	struct:sem_fields::__anon549
f_r0	sim/lm32/cpu.h	/^    UINT f_r0;$/;"	m	struct:sem_fields::__anon550
f_r0	sim/lm32/cpu.h	/^    UINT f_r0;$/;"	m	struct:sem_fields::__anon551
f_r1	opcodes/lm32-opc.h	/^  long f_r1;$/;"	m	struct:cgen_fields
f_r1	opcodes/m32r-opc.h	/^  long f_r1;$/;"	m	struct:cgen_fields
f_r1	opcodes/or1k-opc.h	/^  long f_r1;$/;"	m	struct:cgen_fields
f_r1	opcodes/xc16x-opc.h	/^  long f_r1;$/;"	m	struct:cgen_fields
f_r1	sim/lm32/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon546
f_r1	sim/lm32/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon548
f_r1	sim/lm32/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon549
f_r1	sim/lm32/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon550
f_r1	sim/lm32/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon551
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon363
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon364
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon367
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon368
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon369
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon370
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon371
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon372
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon373
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon374
f_r1	sim/m32r/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon375
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon261
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon262
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon263
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon264
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon267
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon268
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon269
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon270
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon271
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon272
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon273
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon274
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon275
f_r1	sim/m32r/cpu2.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon276
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon391
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon392
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon393
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon394
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon397
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon398
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon399
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon400
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon401
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon402
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon403
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon404
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon405
f_r1	sim/m32r/cpux.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon406
f_r1	sim/or1k/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon92
f_r1	sim/or1k/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon93
f_r1	sim/or1k/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon95
f_r1	sim/or1k/cpu.h	/^    UINT f_r1;$/;"	m	struct:sem_fields::__anon97
f_r2	opcodes/lm32-opc.h	/^  long f_r2;$/;"	m	struct:cgen_fields
f_r2	opcodes/m32r-opc.h	/^  long f_r2;$/;"	m	struct:cgen_fields
f_r2	opcodes/or1k-opc.h	/^  long f_r2;$/;"	m	struct:cgen_fields
f_r2	opcodes/xc16x-opc.h	/^  long f_r2;$/;"	m	struct:cgen_fields
f_r2	sim/lm32/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon547
f_r2	sim/lm32/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon551
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon365
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon366
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon369
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon370
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon371
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon372
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon373
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon374
f_r2	sim/m32r/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon375
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon265
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon266
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon269
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon270
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon271
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon272
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon273
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon274
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon275
f_r2	sim/m32r/cpu2.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon276
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon395
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon396
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon399
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon400
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon401
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon402
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon403
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon404
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon405
f_r2	sim/m32r/cpux.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon406
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon92
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon93
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon94
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon95
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon96
f_r2	sim/or1k/cpu.h	/^    UINT f_r2;$/;"	m	struct:sem_fields::__anon97
f_r3	opcodes/or1k-opc.h	/^  long f_r3;$/;"	m	struct:cgen_fields
f_r3	opcodes/xc16x-opc.h	/^  long f_r3;$/;"	m	struct:cgen_fields
f_r3	sim/or1k/cpu.h	/^    UINT f_r3;$/;"	m	struct:sem_fields::__anon93
f_r3	sim/or1k/cpu.h	/^    UINT f_r3;$/;"	m	struct:sem_fields::__anon94
f_r3	sim/or1k/cpu.h	/^    UINT f_r3;$/;"	m	struct:sem_fields::__anon96
f_r4	opcodes/xc16x-opc.h	/^  long f_r4;$/;"	m	struct:cgen_fields
f_rbbc	opcodes/mt-opc.h	/^  long f_rbbc;$/;"	m	struct:cgen_fields
f_rc	opcodes/mt-opc.h	/^  long f_rc;$/;"	m	struct:cgen_fields
f_rc1	opcodes/mt-opc.h	/^  long f_rc1;$/;"	m	struct:cgen_fields
f_rc2	opcodes/mt-opc.h	/^  long f_rc2;$/;"	m	struct:cgen_fields
f_rc3	opcodes/mt-opc.h	/^  long f_rc3;$/;"	m	struct:cgen_fields
f_rcnum	opcodes/mt-opc.h	/^  long f_rcnum;$/;"	m	struct:cgen_fields
f_rcond	opcodes/xc16x-opc.h	/^  long f_rcond;$/;"	m	struct:cgen_fields
f_rd	opcodes/epiphany-opc.h	/^  long f_rd;$/;"	m	struct:cgen_fields
f_rd	opcodes/iq2000-opc.h	/^  long f_rd;$/;"	m	struct:cgen_fields
f_rd	sim/iq2000/cpu.h	/^    UINT f_rd;$/;"	m	struct:sem_fields::__anon602
f_rd	sim/iq2000/cpu.h	/^    UINT f_rd;$/;"	m	struct:sem_fields::__anon603
f_rd6	opcodes/epiphany-opc.h	/^  long f_rd6;$/;"	m	struct:cgen_fields
f_rd_null	opcodes/frv-opc.h	/^  long f_rd_null;$/;"	m	struct:cgen_fields
f_rd_rs	opcodes/iq2000-opc.h	/^  long f_rd_rs;$/;"	m	struct:cgen_fields
f_rd_rt	opcodes/iq2000-opc.h	/^  long f_rd_rt;$/;"	m	struct:cgen_fields
f_rd_x	opcodes/epiphany-opc.h	/^  long f_rd_x;$/;"	m	struct:cgen_fields
f_rda	opcodes/mt-opc.h	/^  long f_rda;$/;"	m	struct:cgen_fields
f_reg	opcodes/ip2k-opc.h	/^  long f_reg;$/;"	m	struct:cgen_fields
f_reg8	opcodes/xc16x-opc.h	/^  long f_reg8;$/;"	m	struct:cgen_fields
f_regb8	opcodes/xc16x-opc.h	/^  long f_regb8;$/;"	m	struct:cgen_fields
f_reghi8	opcodes/xc16x-opc.h	/^  long f_reghi8;$/;"	m	struct:cgen_fields
f_reglist_hi_ld	opcodes/fr30-opc.h	/^  long f_reglist_hi_ld;$/;"	m	struct:cgen_fields
f_reglist_hi_st	opcodes/fr30-opc.h	/^  long f_reglist_hi_st;$/;"	m	struct:cgen_fields
f_reglist_low_ld	opcodes/fr30-opc.h	/^  long f_reglist_low_ld;$/;"	m	struct:cgen_fields
f_reglist_low_st	opcodes/fr30-opc.h	/^  long f_reglist_low_st;$/;"	m	struct:cgen_fields
f_regmem8	opcodes/xc16x-opc.h	/^  long f_regmem8;$/;"	m	struct:cgen_fields
f_regoff8	opcodes/xc16x-opc.h	/^  long f_regoff8;$/;"	m	struct:cgen_fields
f_rel12	opcodes/fr30-opc.h	/^  long f_rel12;$/;"	m	struct:cgen_fields
f_rel12	opcodes/xstormy16-opc.h	/^  long f_rel12;$/;"	m	struct:cgen_fields
f_rel12a	opcodes/xstormy16-opc.h	/^  long f_rel12a;$/;"	m	struct:cgen_fields
f_rel8	opcodes/xc16x-opc.h	/^  long f_rel8;$/;"	m	struct:cgen_fields
f_rel8_2	opcodes/xstormy16-opc.h	/^  long f_rel8_2;$/;"	m	struct:cgen_fields
f_rel8_4	opcodes/xstormy16-opc.h	/^  long f_rel8_4;$/;"	m	struct:cgen_fields
f_rel9	opcodes/fr30-opc.h	/^  long f_rel9;$/;"	m	struct:cgen_fields
f_relhi8	opcodes/xc16x-opc.h	/^  long f_relhi8;$/;"	m	struct:cgen_fields
f_reloc_ann	opcodes/frv-opc.h	/^  long f_reloc_ann;$/;"	m	struct:cgen_fields
f_resv0	opcodes/lm32-opc.h	/^  long f_resv0;$/;"	m	struct:cgen_fields
f_resv_10_1	opcodes/or1k-opc.h	/^  long f_resv_10_1;$/;"	m	struct:cgen_fields
f_resv_10_11	opcodes/or1k-opc.h	/^  long f_resv_10_11;$/;"	m	struct:cgen_fields
f_resv_10_3	opcodes/or1k-opc.h	/^  long f_resv_10_3;$/;"	m	struct:cgen_fields
f_resv_10_7	opcodes/or1k-opc.h	/^  long f_resv_10_7;$/;"	m	struct:cgen_fields
f_resv_15_6	opcodes/or1k-opc.h	/^  long f_resv_15_6;$/;"	m	struct:cgen_fields
f_resv_15_8	opcodes/or1k-opc.h	/^  long f_resv_15_8;$/;"	m	struct:cgen_fields
f_resv_20_21	opcodes/or1k-opc.h	/^  long f_resv_20_21;$/;"	m	struct:cgen_fields
f_resv_20_4	opcodes/or1k-opc.h	/^  long f_resv_20_4;$/;"	m	struct:cgen_fields
f_resv_20_5	opcodes/or1k-opc.h	/^  long f_resv_20_5;$/;"	m	struct:cgen_fields
f_resv_23_8	opcodes/or1k-opc.h	/^  long f_resv_23_8;$/;"	m	struct:cgen_fields
f_resv_25_10	opcodes/or1k-opc.h	/^  long f_resv_25_10;$/;"	m	struct:cgen_fields
f_resv_25_26	opcodes/or1k-opc.h	/^  long f_resv_25_26;$/;"	m	struct:cgen_fields
f_resv_25_5	opcodes/or1k-opc.h	/^  long f_resv_25_5;$/;"	m	struct:cgen_fields
f_resv_5_2	opcodes/or1k-opc.h	/^  long f_resv_5_2;$/;"	m	struct:cgen_fields
f_resv_7_4	opcodes/or1k-opc.h	/^  long f_resv_7_4;$/;"	m	struct:cgen_fields
f_reti3	opcodes/ip2k-opc.h	/^  long f_reti3;$/;"	m	struct:cgen_fields
f_rfdBase	include/coff/alpha.h	/^	unsigned char	f_rfdBase[4];$/;"	m	struct:fdr_ext
f_rfdBase	include/coff/mips.h	/^	unsigned char	f_rfdBase[4];$/;"	m	struct:fdr_ext
f_right	sim/sh64/defs-media.h	/^    UINT f_right;$/;"	m	struct:sem_fields::__anon874
f_right	sim/sh64/defs-media.h	/^    UINT f_right;$/;"	m	struct:sem_fields::__anon876
f_right	sim/sh64/sh-opc.h	/^  long f_right;$/;"	m	struct:cgen_fields
f_rl	opcodes/mep-opc.h	/^  long f_rl;$/;"	m	struct:cgen_fields
f_rl5	opcodes/mep-opc.h	/^  long f_rl5;$/;"	m	struct:cgen_fields
f_rm	opcodes/epiphany-opc.h	/^  long f_rm;$/;"	m	struct:cgen_fields
f_rm	opcodes/mep-opc.h	/^  long f_rm;$/;"	m	struct:cgen_fields
f_rm	sim/sh64/defs-compact.h	/^    UINT f_rm;$/;"	m	struct:sem_fields::__anon886
f_rm	sim/sh64/defs-compact.h	/^    UINT f_rm;$/;"	m	struct:sem_fields::__anon888
f_rm	sim/sh64/defs-compact.h	/^    UINT f_rm;$/;"	m	struct:sem_fields::__anon892
f_rm	sim/sh64/defs-compact.h	/^    UINT f_rm;$/;"	m	struct:sem_fields::__anon893
f_rm	sim/sh64/defs-compact.h	/^    UINT f_rm;$/;"	m	struct:sem_fields::__anon895
f_rm	sim/sh64/sh-opc.h	/^  long f_rm;$/;"	m	struct:cgen_fields
f_rm6	opcodes/epiphany-opc.h	/^  long f_rm6;$/;"	m	struct:cgen_fields
f_rm_x	opcodes/epiphany-opc.h	/^  long f_rm_x;$/;"	m	struct:cgen_fields
f_rn	opcodes/epiphany-opc.h	/^  long f_rn;$/;"	m	struct:cgen_fields
f_rn	opcodes/mep-opc.h	/^  long f_rn;$/;"	m	struct:cgen_fields
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon885
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon887
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon889
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon891
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon892
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon893
f_rn	sim/sh64/defs-compact.h	/^    UINT f_rn;$/;"	m	struct:sem_fields::__anon894
f_rn	sim/sh64/sh-opc.h	/^  long f_rn;$/;"	m	struct:cgen_fields
f_rn3	opcodes/mep-opc.h	/^  long f_rn3;$/;"	m	struct:cgen_fields
f_rn6	opcodes/epiphany-opc.h	/^  long f_rn6;$/;"	m	struct:cgen_fields
f_rn_x	opcodes/epiphany-opc.h	/^  long f_rn_x;$/;"	m	struct:cgen_fields
f_rownum	opcodes/mt-opc.h	/^  long f_rownum;$/;"	m	struct:cgen_fields
f_rownum1	opcodes/mt-opc.h	/^  long f_rownum1;$/;"	m	struct:cgen_fields
f_rownum2	opcodes/mt-opc.h	/^  long f_rownum2;$/;"	m	struct:cgen_fields
f_rs	opcodes/iq2000-opc.h	/^  long f_rs;$/;"	m	struct:cgen_fields
f_rs	sim/iq2000/cpu.h	/^    UINT f_rs;$/;"	m	struct:sem_fields::__anon600
f_rs	sim/iq2000/cpu.h	/^    UINT f_rs;$/;"	m	struct:sem_fields::__anon601
f_rs	sim/iq2000/cpu.h	/^    UINT f_rs;$/;"	m	struct:sem_fields::__anon602
f_rs	sim/iq2000/cpu.h	/^    UINT f_rs;$/;"	m	struct:sem_fields::__anon603
f_rs_null	opcodes/frv-opc.h	/^  long f_rs_null;$/;"	m	struct:cgen_fields
f_rsrvd	opcodes/iq2000-opc.h	/^  long f_rsrvd;$/;"	m	struct:cgen_fields
f_rss	include/coff/alpha.h	/^	unsigned char	f_rss[4];$/;"	m	struct:fdr_ext
f_rss	include/coff/mips.h	/^	unsigned char	f_rss[4];$/;"	m	struct:fdr_ext
f_rsvd	sim/sh64/sh-opc.h	/^  long f_rsvd;$/;"	m	struct:cgen_fields
f_rt	opcodes/iq2000-opc.h	/^  long f_rt;$/;"	m	struct:cgen_fields
f_rt	sim/iq2000/cpu.h	/^    UINT f_rt;$/;"	m	struct:sem_fields::__anon600
f_rt	sim/iq2000/cpu.h	/^    UINT f_rt;$/;"	m	struct:sem_fields::__anon601
f_rt	sim/iq2000/cpu.h	/^    UINT f_rt;$/;"	m	struct:sem_fields::__anon602
f_rt	sim/iq2000/cpu.h	/^    UINT f_rt;$/;"	m	struct:sem_fields::__anon603
f_rt_rs	opcodes/iq2000-opc.h	/^  long f_rt_rs;$/;"	m	struct:cgen_fields
f_s10	opcodes/fr30-opc.h	/^  long f_s10;$/;"	m	struct:cgen_fields
f_s10	opcodes/frv-opc.h	/^  long f_s10;$/;"	m	struct:cgen_fields
f_s10	sim/frv/cpu.h	/^    INT f_s10;$/;"	m	struct:sem_fields::__anon171
f_s10	sim/frv/cpu.h	/^    INT f_s10;$/;"	m	struct:sem_fields::__anon172
f_s12	opcodes/frv-opc.h	/^  long f_s12;$/;"	m	struct:cgen_fields
f_s12_null	opcodes/frv-opc.h	/^  long f_s12_null;$/;"	m	struct:cgen_fields
f_s16	opcodes/frv-opc.h	/^  long f_s16;$/;"	m	struct:cgen_fields
f_s16	sim/frv/cpu.h	/^    INT f_s16;$/;"	m	struct:sem_fields::__anon122
f_s5	opcodes/frv-opc.h	/^  long f_s5;$/;"	m	struct:cgen_fields
f_s5	sim/frv/cpu.h	/^    INT f_s5;$/;"	m	struct:sem_fields::__anon126
f_s5	sim/frv/cpu.h	/^    INT f_s5;$/;"	m	struct:sem_fields::__anon127
f_s5	sim/frv/cpu.h	/^    INT f_s5;$/;"	m	struct:sem_fields::__anon169
f_s6	opcodes/frv-opc.h	/^  long f_s6;$/;"	m	struct:cgen_fields
f_s6	sim/cris/cpuv10.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon752
f_s6	sim/cris/cpuv10.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon757
f_s6	sim/cris/cpuv32.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon710
f_s6	sim/cris/cpuv32.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon715
f_s6	sim/cris/cris-opc.h	/^  long f_s6;$/;"	m	struct:cgen_fields
f_s6	sim/frv/cpu.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon136
f_s6	sim/frv/cpu.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon155
f_s6	sim/frv/cpu.h	/^    INT f_s6;$/;"	m	struct:sem_fields::__anon156
f_s6_1	opcodes/frv-opc.h	/^  long f_s6_1;$/;"	m	struct:cgen_fields
f_s8	sim/cris/cpuv10.h	/^    INT f_s8;$/;"	m	struct:sem_fields::__anon749
f_s8	sim/cris/cpuv32.h	/^    INT f_s8;$/;"	m	struct:sem_fields::__anon705
f_s8	sim/cris/cris-opc.h	/^  long f_s8;$/;"	m	struct:cgen_fields
f_sd	opcodes/epiphany-opc.h	/^  long f_sd;$/;"	m	struct:cgen_fields
f_sd6	opcodes/epiphany-opc.h	/^  long f_sd6;$/;"	m	struct:cgen_fields
f_sd_x	opcodes/epiphany-opc.h	/^  long f_sd_x;$/;"	m	struct:cgen_fields
f_sdisp11	opcodes/epiphany-opc.h	/^  long f_sdisp11;$/;"	m	struct:cgen_fields
f_sdisp3	opcodes/epiphany-opc.h	/^  long f_sdisp3;$/;"	m	struct:cgen_fields
f_secondary_ccs	opcodes/epiphany-opc.h	/^  long f_secondary_ccs;$/;"	m	struct:cgen_fields
f_seg8	opcodes/xc16x-opc.h	/^  long f_seg8;$/;"	m	struct:cgen_fields
f_segnum8	opcodes/xc16x-opc.h	/^  long f_segnum8;$/;"	m	struct:cgen_fields
f_shamt	opcodes/iq2000-opc.h	/^  long f_shamt;$/;"	m	struct:cgen_fields
f_shamt	sim/iq2000/cpu.h	/^    UINT f_shamt;$/;"	m	struct:sem_fields::__anon603
f_shift	opcodes/epiphany-opc.h	/^  long f_shift;$/;"	m	struct:cgen_fields
f_shift	opcodes/lm32-opc.h	/^  long f_shift;$/;"	m	struct:cgen_fields
f_shift_op2	opcodes/m32r-opc.h	/^  long f_shift_op2;$/;"	m	struct:cgen_fields
f_simm16	opcodes/m32r-opc.h	/^  long f_simm16;$/;"	m	struct:cgen_fields
f_simm16	opcodes/or1k-opc.h	/^  long f_simm16;$/;"	m	struct:cgen_fields
f_simm16	sim/m32r/cpu.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon366
f_simm16	sim/m32r/cpu.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon370
f_simm16	sim/m32r/cpu.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon374
f_simm16	sim/m32r/cpu2.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon266
f_simm16	sim/m32r/cpu2.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon270
f_simm16	sim/m32r/cpu2.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon275
f_simm16	sim/m32r/cpux.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon396
f_simm16	sim/m32r/cpux.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon400
f_simm16	sim/m32r/cpux.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon405
f_simm16	sim/or1k/cpu.h	/^    INT f_simm16;$/;"	m	struct:sem_fields::__anon95
f_simm16_split	opcodes/or1k-opc.h	/^  long f_simm16_split;$/;"	m	struct:cgen_fields
f_simm16_split	sim/or1k/cpu.h	/^    INT f_simm16_split;$/;"	m	struct:sem_fields::__anon94
f_simm24	opcodes/epiphany-opc.h	/^  long f_simm24;$/;"	m	struct:cgen_fields
f_simm8	opcodes/epiphany-opc.h	/^  long f_simm8;$/;"	m	struct:cgen_fields
f_simm8	opcodes/m32r-opc.h	/^  long f_simm8;$/;"	m	struct:cgen_fields
f_simm8	sim/m32r/cpu.h	/^    INT f_simm8;$/;"	m	struct:sem_fields::__anon368
f_simm8	sim/m32r/cpu2.h	/^    INT f_simm8;$/;"	m	struct:sem_fields::__anon268
f_simm8	sim/m32r/cpux.h	/^    INT f_simm8;$/;"	m	struct:sem_fields::__anon398
f_size	opcodes/mt-opc.h	/^  long f_size;$/;"	m	struct:cgen_fields
f_size	sim/cris/cris-opc.h	/^  long f_size;$/;"	m	struct:cgen_fields
f_skipb	opcodes/ip2k-opc.h	/^  long f_skipb;$/;"	m	struct:cgen_fields
f_sn	opcodes/epiphany-opc.h	/^  long f_sn;$/;"	m	struct:cgen_fields
f_sn6	opcodes/epiphany-opc.h	/^  long f_sn6;$/;"	m	struct:cgen_fields
f_sn_x	opcodes/epiphany-opc.h	/^  long f_sn_x;$/;"	m	struct:cgen_fields
f_specific_init	sim/cris/cris-tmpl.c	/^MY (f_specific_init) (SIM_CPU *current_cpu)$/;"	f
f_spr	opcodes/frv-opc.h	/^  long f_spr;$/;"	m	struct:cgen_fields
f_spr	sim/frv/cpu.h	/^    UINT f_spr;$/;"	m	struct:sem_fields::__anon133
f_spr	sim/frv/cpu.h	/^    UINT f_spr;$/;"	m	struct:sem_fields::__anon134
f_spr_h	opcodes/frv-opc.h	/^  long f_spr_h;$/;"	m	struct:cgen_fields
f_spr_l	opcodes/frv-opc.h	/^  long f_spr_l;$/;"	m	struct:cgen_fields
f_sr1	opcodes/mt-opc.h	/^  long f_sr1;$/;"	m	struct:cgen_fields
f_sr2	opcodes/mt-opc.h	/^  long f_sr2;$/;"	m	struct:cgen_fields
f_src16_an	opcodes/m32c-opc.h	/^  long f_src16_an;$/;"	m	struct:cgen_fields
f_src16_rn	opcodes/m32c-opc.h	/^  long f_src16_rn;$/;"	m	struct:cgen_fields
f_src32_an_prefixed	opcodes/m32c-opc.h	/^  long f_src32_an_prefixed;$/;"	m	struct:cgen_fields
f_src32_an_unprefixed	opcodes/m32c-opc.h	/^  long f_src32_an_unprefixed;$/;"	m	struct:cgen_fields
f_src32_rn_prefixed_HI	opcodes/m32c-opc.h	/^  long f_src32_rn_prefixed_HI;$/;"	m	struct:cgen_fields
f_src32_rn_prefixed_QI	opcodes/m32c-opc.h	/^  long f_src32_rn_prefixed_QI;$/;"	m	struct:cgen_fields
f_src32_rn_prefixed_SI	opcodes/m32c-opc.h	/^  long f_src32_rn_prefixed_SI;$/;"	m	struct:cgen_fields
f_src32_rn_unprefixed_HI	opcodes/m32c-opc.h	/^  long f_src32_rn_unprefixed_HI;$/;"	m	struct:cgen_fields
f_src32_rn_unprefixed_QI	opcodes/m32c-opc.h	/^  long f_src32_rn_unprefixed_QI;$/;"	m	struct:cgen_fields
f_src32_rn_unprefixed_SI	opcodes/m32c-opc.h	/^  long f_src32_rn_unprefixed_SI;$/;"	m	struct:cgen_fields
f_store	opcodes/epiphany-opc.h	/^  long f_store;$/;"	m	struct:cgen_fields
f_store_register	sim/cris/cris-tmpl.c	/^MY (f_store_register) (SIM_CPU *current_cpu, int rn,$/;"	f
f_sub10	sim/sh64/sh-opc.h	/^  long f_sub10;$/;"	m	struct:cgen_fields
f_sub2	opcodes/mep-opc.h	/^  long f_sub2;$/;"	m	struct:cgen_fields
f_sub3	opcodes/mep-opc.h	/^  long f_sub3;$/;"	m	struct:cgen_fields
f_sub4	opcodes/mep-opc.h	/^  long f_sub4;$/;"	m	struct:cgen_fields
f_sub4	sim/sh64/sh-opc.h	/^  long f_sub4;$/;"	m	struct:cgen_fields
f_sub8	sim/sh64/sh-opc.h	/^  long f_sub8;$/;"	m	struct:cgen_fields
f_subd	opcodes/epiphany-opc.h	/^  long f_subd;$/;"	m	struct:cgen_fields
f_symptr	include/aout/encap.h	/^  long f_symptr;$/;"	m	struct:coffheader
f_symptr	include/coff/alpha.h	/^  unsigned char f_symptr[8];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr
f_symptr	include/coff/external.h	/^    char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr
f_symptr	include/coff/go32exe.h	/^    char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr_go32_exe
f_symptr	include/coff/internal.h	/^  bfd_vma f_symptr;		\/* file pointer to symtab	*\/$/;"	m	struct:internal_filehdr
f_symptr	include/coff/pe.h	/^  char f_symptr[4];		\/* File pointer to symtab.	*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_symptr	include/coff/pe.h	/^  char f_symptr[4];		\/* File pointer to symtab.	*\/$/;"	m	struct:external_PEI_filehdr
f_symptr	include/coff/rs6000.h	/^	char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr
f_symptr	include/coff/rs6k64.h	/^  char f_symptr[8];	\/* file pointer to symtab 	*\/$/;"	m	struct:external_filehdr
f_symptr	include/coff/ti.h	/^    char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr
f_symptr	include/coff/tic80.h	/^    char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr
f_symptr	libiberty/simple-object-coff.c	/^  unsigned char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr	file:
f_symptr	libiberty/simple-object-xcoff.c	/^      unsigned char f_symptr[4];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1220	file:
f_symptr	libiberty/simple-object-xcoff.c	/^      unsigned char f_symptr[8];	\/* file pointer to symtab	*\/$/;"	m	struct:external_filehdr::__anon1219::__anon1221	file:
f_target_id	include/coff/internal.h	/^  unsigned short f_target_id;	\/* (TI COFF specific)		*\/$/;"	m	struct:internal_filehdr
f_target_id	include/coff/ti.h	/^    char f_target_id[2];    \/* magic no. (TI COFF-specific) *\/$/;"	m	struct:external_filehdr
f_target_id	include/coff/tic80.h	/^    char f_target_id[2];\/* target id (TIc80 specific)	*\/$/;"	m	struct:external_filehdr
f_timdat	include/aout/encap.h	/^  long f_timdat;$/;"	m	struct:coffheader
f_timdat	include/coff/alpha.h	/^  unsigned char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	include/coff/external.h	/^    char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	include/coff/go32exe.h	/^    char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr_go32_exe
f_timdat	include/coff/internal.h	/^  long f_timdat;		\/* time & date stamp		*\/$/;"	m	struct:internal_filehdr
f_timdat	include/coff/pe.h	/^  char f_timdat[4];		\/* Time & date stamp.		*\/$/;"	m	struct:external_PEI_IMAGE_hdr
f_timdat	include/coff/pe.h	/^  char f_timdat[4];		\/* Time & date stamp.		*\/$/;"	m	struct:external_PEI_filehdr
f_timdat	include/coff/rs6000.h	/^	char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	include/coff/rs6k64.h	/^  char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	include/coff/ti.h	/^    char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	include/coff/tic80.h	/^    char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr
f_timdat	libiberty/simple-object-coff.c	/^  unsigned char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr	file:
f_timdat	libiberty/simple-object-xcoff.c	/^  unsigned char f_timdat[4];	\/* time & date stamp		*\/$/;"	m	struct:external_filehdr	file:
f_tra	sim/sh64/defs-media.h	/^    UINT f_tra;$/;"	m	struct:sem_fields::__anon862
f_tra	sim/sh64/defs-media.h	/^    UINT f_tra;$/;"	m	struct:sem_fields::__anon873
f_tra	sim/sh64/defs-media.h	/^    UINT f_tra;$/;"	m	struct:sem_fields::__anon874
f_tra	sim/sh64/sh-opc.h	/^  long f_tra;$/;"	m	struct:cgen_fields
f_trap_num	opcodes/epiphany-opc.h	/^  long f_trap_num;$/;"	m	struct:cgen_fields
f_trap_swi_9_1	opcodes/epiphany-opc.h	/^  long f_trap_swi_9_1;$/;"	m	struct:cgen_fields
f_trb	sim/sh64/defs-media.h	/^    UINT f_trb;$/;"	m	struct:sem_fields::__anon865
f_trb	sim/sh64/sh-opc.h	/^  long f_trb;$/;"	m	struct:cgen_fields
f_type	opcodes/mt-opc.h	/^  long f_type;$/;"	m	struct:cgen_fields
f_type_data	gdb/f-lang.c	/^static struct gdbarch_data *f_type_data;$/;"	v	typeref:struct:gdbarch_data	file:
f_type_print_base	gdb/f-typeprint.c	/^f_type_print_base (struct type *type, struct ui_file *stream, int show,$/;"	f
f_type_print_varspec_prefix	gdb/f-typeprint.c	/^f_type_print_varspec_prefix (struct type *type, struct ui_file *stream,$/;"	f
f_type_print_varspec_suffix	gdb/f-typeprint.c	/^f_type_print_varspec_suffix (struct type *type, struct ui_file *stream,$/;"	f	file:
f_u10	opcodes/fr30-opc.h	/^  long f_u10;$/;"	m	struct:cgen_fields
f_u12	opcodes/frv-opc.h	/^  long f_u12;$/;"	m	struct:cgen_fields
f_u12	sim/frv/cpu.h	/^    INT f_u12;$/;"	m	struct:sem_fields::__anon120
f_u12	sim/frv/cpu.h	/^    INT f_u12;$/;"	m	struct:sem_fields::__anon121
f_u12	sim/frv/cpu.h	/^    INT f_u12;$/;"	m	struct:sem_fields::__anon148
f_u12_h	opcodes/frv-opc.h	/^  long f_u12_h;$/;"	m	struct:cgen_fields
f_u12_l	opcodes/frv-opc.h	/^  long f_u12_l;$/;"	m	struct:cgen_fields
f_u16	opcodes/frv-opc.h	/^  long f_u16;$/;"	m	struct:cgen_fields
f_u16	sim/frv/cpu.h	/^    UINT f_u16;$/;"	m	struct:sem_fields::__anon123
f_u16	sim/frv/cpu.h	/^    UINT f_u16;$/;"	m	struct:sem_fields::__anon124
f_u4	opcodes/fr30-opc.h	/^  long f_u4;$/;"	m	struct:cgen_fields
f_u4	sim/cris/cpuv10.h	/^    UINT f_u4;$/;"	m	struct:sem_fields::__anon744
f_u4	sim/cris/cpuv32.h	/^    UINT f_u4;$/;"	m	struct:sem_fields::__anon700
f_u4	sim/cris/cris-opc.h	/^  long f_u4;$/;"	m	struct:cgen_fields
f_u4c	opcodes/fr30-opc.h	/^  long f_u4c;$/;"	m	struct:cgen_fields
f_u5	sim/cris/cpuv10.h	/^    UINT f_u5;$/;"	m	struct:sem_fields::__anon756
f_u5	sim/cris/cpuv32.h	/^    UINT f_u5;$/;"	m	struct:sem_fields::__anon714
f_u5	sim/cris/cris-opc.h	/^  long f_u5;$/;"	m	struct:cgen_fields
f_u6	opcodes/frv-opc.h	/^  long f_u6;$/;"	m	struct:cgen_fields
f_u6	sim/cris/cpuv10.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon762
f_u6	sim/cris/cpuv32.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon719
f_u6	sim/cris/cris-opc.h	/^  long f_u6;$/;"	m	struct:cgen_fields
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon147
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon179
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon182
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon199
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon207
f_u6	sim/frv/cpu.h	/^    UINT f_u6;$/;"	m	struct:sem_fields::__anon209
f_u8	opcodes/fr30-opc.h	/^  long f_u8;$/;"	m	struct:cgen_fields
f_udisp6	opcodes/fr30-opc.h	/^  long f_udisp6;$/;"	m	struct:cgen_fields
f_uimm	opcodes/lm32-opc.h	/^  long f_uimm;$/;"	m	struct:cgen_fields
f_uimm	sim/lm32/cpu.h	/^    UINT f_uimm;$/;"	m	struct:sem_fields::__anon549
f_uimm16	opcodes/m32r-opc.h	/^  long f_uimm16;$/;"	m	struct:cgen_fields
f_uimm16	opcodes/or1k-opc.h	/^  long f_uimm16;$/;"	m	struct:cgen_fields
f_uimm16	opcodes/xc16x-opc.h	/^  long f_uimm16;$/;"	m	struct:cgen_fields
f_uimm16	sim/m32r/cpu.h	/^    UINT f_uimm16;$/;"	m	struct:sem_fields::__anon373
f_uimm16	sim/m32r/cpu2.h	/^    UINT f_uimm16;$/;"	m	struct:sem_fields::__anon274
f_uimm16	sim/m32r/cpux.h	/^    UINT f_uimm16;$/;"	m	struct:sem_fields::__anon404
f_uimm16	sim/or1k/cpu.h	/^    UINT f_uimm16;$/;"	m	struct:sem_fields::__anon97
f_uimm16	sim/sh64/defs-media.h	/^    UINT f_uimm16;$/;"	m	struct:sem_fields::__anon861
f_uimm16	sim/sh64/sh-opc.h	/^  long f_uimm16;$/;"	m	struct:cgen_fields
f_uimm16_split	opcodes/or1k-opc.h	/^  long f_uimm16_split;$/;"	m	struct:cgen_fields
f_uimm16_split	sim/or1k/cpu.h	/^    UINT f_uimm16_split;$/;"	m	struct:sem_fields::__anon96
f_uimm2	opcodes/xc16x-opc.h	/^  long f_uimm2;$/;"	m	struct:cgen_fields
f_uimm24	opcodes/m32r-opc.h	/^  long f_uimm24;$/;"	m	struct:cgen_fields
f_uimm3	opcodes/m32r-opc.h	/^  long f_uimm3;$/;"	m	struct:cgen_fields
f_uimm3	opcodes/xc16x-opc.h	/^  long f_uimm3;$/;"	m	struct:cgen_fields
f_uimm3	sim/m32r/cpu.h	/^    UINT f_uimm3;$/;"	m	struct:sem_fields::__anon366
f_uimm3	sim/m32r/cpu2.h	/^    UINT f_uimm3;$/;"	m	struct:sem_fields::__anon266
f_uimm3	sim/m32r/cpux.h	/^    UINT f_uimm3;$/;"	m	struct:sem_fields::__anon396
f_uimm4	opcodes/m32r-opc.h	/^  long f_uimm4;$/;"	m	struct:cgen_fields
f_uimm4	opcodes/xc16x-opc.h	/^  long f_uimm4;$/;"	m	struct:cgen_fields
f_uimm4	sim/m32r/cpu.h	/^    UINT f_uimm4;$/;"	m	struct:sem_fields::__anon360
f_uimm4	sim/m32r/cpu2.h	/^    UINT f_uimm4;$/;"	m	struct:sem_fields::__anon257
f_uimm4	sim/m32r/cpux.h	/^    UINT f_uimm4;$/;"	m	struct:sem_fields::__anon387
f_uimm5	opcodes/m32r-opc.h	/^  long f_uimm5;$/;"	m	struct:cgen_fields
f_uimm5	sim/m32r/cpu.h	/^    UINT f_uimm5;$/;"	m	struct:sem_fields::__anon367
f_uimm5	sim/m32r/cpu2.h	/^    UINT f_uimm5;$/;"	m	struct:sem_fields::__anon267
f_uimm5	sim/m32r/cpux.h	/^    UINT f_uimm5;$/;"	m	struct:sem_fields::__anon397
f_uimm6	opcodes/or1k-opc.h	/^  long f_uimm6;$/;"	m	struct:cgen_fields
f_uimm6	sim/or1k/cpu.h	/^    UINT f_uimm6;$/;"	m	struct:sem_fields::__anon92
f_uimm6	sim/sh64/defs-media.h	/^    UINT f_uimm6;$/;"	m	struct:sem_fields::__anon867
f_uimm6	sim/sh64/sh-opc.h	/^  long f_uimm6;$/;"	m	struct:cgen_fields
f_uimm7	opcodes/xc16x-opc.h	/^  long f_uimm7;$/;"	m	struct:cgen_fields
f_uimm8	opcodes/m32r-opc.h	/^  long f_uimm8;$/;"	m	struct:cgen_fields
f_uimm8	opcodes/xc16x-opc.h	/^  long f_uimm8;$/;"	m	struct:cgen_fields
f_uimm8	sim/m32r/cpu.h	/^    UINT f_uimm8;$/;"	m	struct:sem_fields::__anon359
f_uimm8	sim/m32r/cpu2.h	/^    UINT f_uimm8;$/;"	m	struct:sem_fields::__anon256
f_uimm8	sim/m32r/cpux.h	/^    UINT f_uimm8;$/;"	m	struct:sem_fields::__anon386
f_usage	gdb/testsuite/lib/pdtrace.in	/^f_usage()$/;"	f
f_user	opcodes/lm32-opc.h	/^  long f_user;$/;"	m	struct:cgen_fields
f_user	sim/lm32/cpu.h	/^    UINT f_user;$/;"	m	struct:sem_fields::__anon551
f_uu1	opcodes/mt-opc.h	/^  long f_uu1;$/;"	m	struct:cgen_fields
f_uu12	opcodes/mt-opc.h	/^  long f_uu12;$/;"	m	struct:cgen_fields
f_uu16	opcodes/mt-opc.h	/^  long f_uu16;$/;"	m	struct:cgen_fields
f_uu24	opcodes/mt-opc.h	/^  long f_uu24;$/;"	m	struct:cgen_fields
f_uu4a	opcodes/mt-opc.h	/^  long f_uu4a;$/;"	m	struct:cgen_fields
f_uu4b	opcodes/mt-opc.h	/^  long f_uu4b;$/;"	m	struct:cgen_fields
f_uu8	opcodes/mt-opc.h	/^  long f_uu8;$/;"	m	struct:cgen_fields
f_uu_1_15	opcodes/mt-opc.h	/^  long f_uu_1_15;$/;"	m	struct:cgen_fields
f_uu_1_19	opcodes/mt-opc.h	/^  long f_uu_1_19;$/;"	m	struct:cgen_fields
f_uu_1_24	opcodes/mt-opc.h	/^  long f_uu_1_24;$/;"	m	struct:cgen_fields
f_uu_1_6	opcodes/mt-opc.h	/^  long f_uu_1_6;$/;"	m	struct:cgen_fields
f_uu_26_25	opcodes/mt-opc.h	/^  long f_uu_26_25;$/;"	m	struct:cgen_fields
f_uu_2_23	opcodes/mt-opc.h	/^  long f_uu_2_23;$/;"	m	struct:cgen_fields
f_uu_2_25	opcodes/mt-opc.h	/^  long f_uu_2_25;$/;"	m	struct:cgen_fields
f_uu_3_11	opcodes/mt-opc.h	/^  long f_uu_3_11;$/;"	m	struct:cgen_fields
f_uu_3_9	opcodes/mt-opc.h	/^  long f_uu_3_9;$/;"	m	struct:cgen_fields
f_uu_4_15	opcodes/mt-opc.h	/^  long f_uu_4_15;$/;"	m	struct:cgen_fields
f_val_print	gdb/f-valprint.c	/^f_val_print (struct type *type, int embedded_offset,$/;"	f
f_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned short f_vec;$/;"	v
f_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned short f_vec_d = {1, 1, 1, 1};$/;"	v
f_version	gdb/testsuite/lib/pdtrace.in	/^f_version()$/;"	f
f_vm	sim/sh64/defs-compact.h	/^    SI f_vm;$/;"	m	struct:sem_fields::__anon890
f_vm	sim/sh64/sh-opc.h	/^  long f_vm;$/;"	m	struct:cgen_fields
f_vn	sim/sh64/defs-compact.h	/^    SI f_vn;$/;"	m	struct:sem_fields::__anon890
f_vn	sim/sh64/sh-opc.h	/^  long f_vn;$/;"	m	struct:cgen_fields
f_word_break_characters	gdb/f-lang.c	/^f_word_break_characters (void)$/;"	f	file:
f_wordsize	opcodes/epiphany-opc.h	/^  long f_wordsize;$/;"	m	struct:cgen_fields
f_wr	opcodes/mt-opc.h	/^  long f_wr;$/;"	m	struct:cgen_fields
f_xm	sim/sh64/sh-opc.h	/^  long f_xm;$/;"	m	struct:cgen_fields
f_xmode	opcodes/mt-opc.h	/^  long f_xmode;$/;"	m	struct:cgen_fields
f_xn	sim/sh64/sh-opc.h	/^  long f_xn;$/;"	m	struct:cgen_fields
fa	gdb/testsuite/gdb.base/gnu_vector.c	/^float fa = 2;$/;"	v
fa	gdb/testsuite/gdb.base/varargs.c	/^float fa,fb,fc,fd;$/;"	v
fabcpu	sim/aarch64/simulator.c	/^fabcpu (sim_cpu *cpu)$/;"	f	file:
fabs_dreg_b0	sim/testsuite/sim/sh/fabs.s	/^fabs_dreg_b0:$/;"	l
fabs_freg_b0	sim/testsuite/sim/sh/fabs.s	/^fabs_freg_b0:$/;"	l
fabs_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fabs_tests$/;"	l
fabsf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fabsf);$/;"	v
fabsf	gdb/gnulib/import/math.in.h	694;"	d
fabsf	gdb/gnulib/import/math.in.h	700;"	d
fabsl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fabsl);$/;"	v
fabsl	gdb/gnulib/import/math.in.h	710;"	d
fabsl	gdb/gnulib/import/math.in.h	711;"	d
fabsl	gdb/gnulib/import/math.in.h	717;"	d
fabsl	gdb/gnulib/import/math.in.h	724;"	d
fabss	sim/aarch64/simulator.c	/^fabss (sim_cpu *cpu)$/;"	f	file:
factorial	gdb/testsuite/gdb.base/break.c	/^int factorial (int value)$/;"	f
factorial	gdb/testsuite/gdb.base/run.c	/^int factorial (int value)$/;"	f
factorial	gdb/testsuite/gdb.base/sepdebug.c	/^int factorial (int value)$/;"	f
factorial	gdb/testsuite/gdb.reverse/until-reverse.c	/^int factorial (int value)$/;"	f
factorial	sim/testsuite/sim/ft32/basic.s	/^factorial:$/;"	l
factorial_func	gdb/testsuite/gdb.base/gcore.c	/^int factorial_func (int value)$/;"	f
factorial_func	gdb/testsuite/gdb.cell/coremaker-spu.c	/^factorial_func (int value)$/;"	f
fadd	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
fadd_dreg_dreg_b0	sim/testsuite/sim/sh/fadd.s	/^fadd_dreg_dreg_b0:$/;"	l
fadd_freg_freg_b0	sim/testsuite/sim/sh/fadd.s	/^fadd_freg_freg_b0:$/;"	l
fadd_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fadd_tests$/;"	l
faddd	sim/aarch64/simulator.c	/^faddd (sim_cpu *cpu)$/;"	f	file:
fadds	sim/aarch64/simulator.c	/^fadds (sim_cpu *cpu)$/;"	f	file:
fail	gdb/contrib/ari/gdb_ari.sh	/^function fail(bug,supplement) {$/;"	f
fail	gdb/gdb_mbuild.sh	/^fail ()$/;"	f
fail	gdb/testsuite/gdb.arch/amd64-prologue-xmm.c	/^static volatile int v, fail;$/;"	v	file:
fail	gdb/testsuite/gdb.arch/insn-reloc.c	/^fail (void)$/;"	f	file:
fail	gdb/testsuite/gdb.base/siginfo-infcall.c	/^fail (void)$/;"	f	file:
fail	gdb/testsuite/gdb.trace/ftrace-lock.c	/^fail (void)$/;"	f	file:
fail	libiberty/testsuite/test-demangle.c	/^fail (lineno, opts, in, out, exp)$/;"	f	file:
fail	opcodes/i386-gen.c	/^fail (const char *message, ...)$/;"	f	file:
fail	opcodes/ia64-gen.c	/^fail (const char *message, ...)$/;"	f	file:
fail	sim/testsuite/frv-elf/cache.s	/^fail:$/;"	l
fail	sim/testsuite/sim/bfin/hwloop-bits.S	/^fail:$/;"	l
fail	sim/testsuite/sim/bfin/hwloop-nested.s	/^fail:$/;"	l
fail	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^fail:$/;"	l
fail	sim/testsuite/sim/bfin/usp.S	/^fail:$/;"	l
fail1	sim/testsuite/sim/h8300/bfld.s	/^fail1:	fail$/;"	l
fail1	sim/testsuite/sim/h8300/cmpb.s	/^fail1:	fail$/;"	l
fail1	sim/testsuite/sim/h8300/ldm.s	/^fail1:	fail$/;"	l
fail1	sim/testsuite/sim/h8300/movb.s	/^fail1:$/;"	l
fail1	sim/testsuite/sim/h8300/movsd.s	/^fail1:	fail$/;"	l
fail2	sim/testsuite/sim/h8300/movsd.s	/^fail2:	fail$/;"	l
fail_lvl	sim/testsuite/sim/bfin/cec-exact-exception.S	/^fail_lvl:$/;"	l
fail_lvl	sim/testsuite/sim/bfin/cec-multi-pending.S	/^fail_lvl:$/;"	l
fail_lvl	sim/testsuite/sim/bfin/cec-raise-reti.S	/^fail_lvl:$/;"	l
fail_lvl	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^fail_lvl:$/;"	l
fail_lvl	sim/testsuite/sim/bfin/cec-system-call.S	/^fail_lvl:$/;"	l
failed	bfd/elf.c	/^  bfd_boolean failed;$/;"	m	struct:fake_section_arg	file:
failed	bfd/elf64-alpha.c	/^  bfd_boolean failed;$/;"	m	struct:extsym_info	file:
failed	bfd/elflink.c	/^  bfd_boolean failed;$/;"	m	struct:elf_find_verdep_info	file:
failed	bfd/elflink.c	/^  bfd_boolean failed;$/;"	m	struct:elf_info_failed	file:
failed	bfd/elflink.c	/^  bfd_boolean failed;$/;"	m	struct:elf_outext_info	file:
failed	bfd/elfxx-mips.c	/^  bfd_boolean failed;$/;"	m	struct:extsym_info	file:
failed	bfd/libcoff-in.h	/^  bfd_boolean failed;$/;"	m	struct:coff_final_link_info
failed	bfd/libcoff.h	/^  bfd_boolean failed;$/;"	m	struct:coff_final_link_info
failed	bfd/wasm-module.c	/^  bfd_boolean failed;$/;"	m	struct:compute_section_arg	file:
failed	include/coff/xcoff.h	/^  bfd_boolean failed;$/;"	m	struct:xcoff_loader_info
failed	sim/testsuite/sim/or1k/flag.S	/^failed:$/;"	l
failed_before	gdb/infrun.c	/^  int failed_before;$/;"	m	struct:displaced_step_inferior_state	file:
failed_count	gdb/testsuite/gdb.cp/virtfunc.cc	/^int failed_count = 0;$/;"	v
failmsg	sim/testsuite/frv-elf/cache.s	/^failmsg:$/;"	l
fake	bfd/elf64-ppc.c	/^  unsigned int fake:1;$/;"	m	struct:ppc_link_hash_entry	file:
fake_breakpoint_event	gdb/gdbserver/win32-low.c	/^fake_breakpoint_event (void)$/;"	f	file:
fake_create_process	gdb/windows-nat.c	/^fake_create_process (void)$/;"	f	file:
fake_method	gdb/eval.c	/^fake_method::fake_method (type_instance_flags flags,$/;"	f	class:fake_method
fake_pid_p	gdb/inferior.h	/^  bool fake_pid_p = false;$/;"	m	class:inferior
fake_section_arg	bfd/elf.c	/^struct fake_section_arg$/;"	s	file:
faked_breakpoint	gdb/gdbserver/win32-low.c	/^static int faked_breakpoint = 0;$/;"	v	file:
fallback_default_p	gdb/gdbarch.sh	/^fallback_default_p ()$/;"	f
false	gdb/gnulib/import/stdbool.in.h	/^typedef enum { _Bool_must_promote_to_int = -1, false = 0, true = 1 } _Bool;$/;"	e	enum:__anon1817
false	gdb/gnulib/import/stdbool.in.h	123;"	d
false	gdb/gnulib/import/stdbool.in.h	126;"	d
false	gdb/gnulib/import/stdbool.in.h	65;"	d
false	intl/relocatable.c	60;"	d	file:
false	intl/relocatable.c	63;"	d	file:
false	libiberty/regex.c	406;"	d	file:
false_name	gdb/valprint.h	/^  const char *false_name;$/;"	m	struct:generic_val_print_decorations
family	gdb/common/btrace-common.h	/^  unsigned short family;$/;"	m	struct:btrace_cpu
family	sim/common/hw-main.h	/^  const char *family;$/;"	m	struct:hw_descriptor
family	sim/common/hw-tree.c	/^  char *family;$/;"	m	struct:_name_specifier	file:
family_of_hw	sim/common/hw-device.h	/^  const char *family_of_hw;$/;"	m	struct:hw
fast_engine_fn	sim/common/cgen-cpu.h	/^  ENGINE_FN *fast_engine_fn;$/;"	m	struct:__anon627
fast_fib	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^fast_fib (unsigned int n)$/;"	f	file:
fast_return	sim/rx/cpu.h	/^  char fast_return;$/;"	m	struct:__anon508
fast_returns	sim/rx/rx.c	/^static unsigned long long fast_returns;$/;"	v	file:
fast_tpoint_collect_result	gdb/gdbserver/tracepoint.h	/^enum class fast_tpoint_collect_result$/;"	c
fast_tpoint_collect_status	gdb/gdbserver/tracepoint.h	/^struct fast_tpoint_collect_status$/;"	s
fast_tracepoint	gdb/gdbserver/tracepoint.c	/^  fast_tracepoint,$/;"	e	enum:tracepoint_type	file:
fast_tracepoint_collecting	gdb/gdbserver/tracepoint.c	/^fast_tracepoint_collecting (CORE_ADDR thread_area,$/;"	f
fast_tracepoint_ctx	gdb/gdbserver/tracepoint.c	/^struct fast_tracepoint_ctx$/;"	s	file:
fast_tracepoint_from_ipa_tpoint_address	gdb/gdbserver/tracepoint.c	/^fast_tracepoint_from_ipa_tpoint_address (CORE_ADDR ipa_tpoint_obj)$/;"	f	file:
fast_tracepoint_from_jump_pad_address	gdb/gdbserver/tracepoint.c	/^fast_tracepoint_from_jump_pad_address (CORE_ADDR pc)$/;"	f	file:
fast_tracepoint_from_trampoline_address	gdb/gdbserver/tracepoint.c	/^fast_tracepoint_from_trampoline_address (CORE_ADDR pc)$/;"	f	file:
fast_tracepoint_jump	gdb/gdbserver/mem-break.c	/^struct fast_tracepoint_jump$/;"	s	file:
fast_tracepoint_jump_here	gdb/gdbserver/mem-break.c	/^fast_tracepoint_jump_here (CORE_ADDR where)$/;"	f
fast_tracepoint_jump_insn	gdb/gdbserver/mem-break.c	528;"	d	file:
fast_tracepoint_jump_shadow	gdb/gdbserver/mem-break.c	532;"	d	file:
fast_tracepoint_jumps	gdb/gdbserver/inferiors.h	/^  struct fast_tracepoint_jump *fast_tracepoint_jumps = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::fast_tracepoint_jump
fast_tracepoint_valid_at	gdb/gdbarch.c	/^  gdbarch_fast_tracepoint_valid_at_ftype *fast_tracepoint_valid_at;$/;"	m	struct:gdbarch	file:
fastmap	include/xregex2.h	/^  char *fastmap;$/;"	m	struct:re_pattern_buffer
fastmap_accurate	include/xregex2.h	/^  unsigned fastmap_accurate : 1;$/;"	m	struct:re_pattern_buffer
fat_pntr_bounds_bitpos	gdb/ada-lang.c	/^fat_pntr_bounds_bitpos (struct type *type)$/;"	f	file:
fat_pntr_bounds_bitsize	gdb/ada-lang.c	/^fat_pntr_bounds_bitsize (struct type *type)$/;"	f	file:
fat_pntr_data_bitpos	gdb/ada-lang.c	/^fat_pntr_data_bitpos (struct type *type)$/;"	f	file:
fat_pntr_data_bitsize	gdb/ada-lang.c	/^fat_pntr_data_bitsize (struct type *type)$/;"	f	file:
fat_pointer	gdb/testsuite/gdb.dwarf2/data-loc.c	/^struct fat_pointer$/;"	s	file:
fatal_error	libiberty/testsuite/test-expandargv.c	/^fatal_error (int line, const char *errmsg, int err)$/;"	f	file:
fatal_error	libiberty/testsuite/test-pexecute.c	/^fatal_error (int line, const char *errmsg, int err)$/;"	f	file:
fatal_error	sim/m68hc11/gencode.c	/^fatal_error (const struct m6811_opcode_def *opcode, const char *msg, ...)$/;"	f
fault	gdb/testsuite/gdb.base/macscp1.c	/^    struct fault$/;"	s	struct:outer::fields	file:
fault	gdb/testsuite/gdb.base/macscp1.c	/^    } fault;$/;"	m	struct:outer::fields	typeref:struct:outer::fields::fault	file:
fault_table	gdb/proc-events.c	/^static struct trans fault_table[] =$/;"	v	typeref:struct:trans	file:
faulting	sim/ppc/emul_chirp.c	/^  faulting,$/;"	e	enum:__anon969	file:
favail	include/opcode/arc.h	/^  unsigned char favail;$/;"	m	struct:arc_flag_operand
fb	gdb/m32c-tdep.c	/^  pv_t sb, fb, sp;$/;"	m	struct:m32c_pv_state	file:
fb	gdb/m32c-tdep.c	/^  struct m32c_reg *sb, *fb, *sp;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
fb	gdb/testsuite/gdb.base/gnu_vector.c	/^float fb = 1;$/;"	v
fb	gdb/testsuite/gdb.base/varargs.c	/^float fa,fb,fc,fd;$/;"	v
fb	sim/m32c/cpu.h	/^  sb, fb,$/;"	e	enum:__anon535
fb_offset	gdb/gdbtypes.h	/^  CORE_ADDR fb_offset;$/;"	m	union:call_site_parameter_u
fblock	gdb/m2-exp.y	/^fblock	:	BLOCKNAME$/;"	l
fblock	gdb/m2-exp.y	/^fblock	:	block COLONCOLON BLOCKNAME$/;"	l
fbsd_add_threads	gdb/fbsd-nat.c	/^fbsd_add_threads (pid_t pid)$/;"	f	file:
fbsd_add_vfork_done	gdb/fbsd-nat.c	/^fbsd_add_vfork_done (ptid_t pid)$/;"	f	file:
fbsd_collect_regset_section_cb	gdb/fbsd-tdep.c	/^fbsd_collect_regset_section_cb (const char *sect_name, int size,$/;"	f	file:
fbsd_collect_regset_section_cb_data	gdb/fbsd-tdep.c	/^struct fbsd_collect_regset_section_cb_data$/;"	s	file:
fbsd_collect_thread_registers	gdb/fbsd-tdep.c	/^fbsd_collect_thread_registers (const struct regcache *regcache,$/;"	f	file:
fbsd_convert_siginfo	gdb/fbsd-nat.c	/^fbsd_convert_siginfo (siginfo_t *si)$/;"	f	file:
fbsd_core_fetch_timeval	gdb/fbsd-tdep.c	/^fbsd_core_fetch_timeval (struct gdbarch *gdbarch, unsigned char *data,$/;"	f	file:
fbsd_core_info_proc	gdb/fbsd-tdep.c	/^fbsd_core_info_proc (struct gdbarch *gdbarch, const char *args,$/;"	f	file:
fbsd_core_info_proc_mappings	gdb/fbsd-tdep.c	/^fbsd_core_info_proc_mappings (struct gdbarch *gdbarch)$/;"	f	file:
fbsd_core_info_proc_status	gdb/fbsd-tdep.c	/^fbsd_core_info_proc_status (struct gdbarch *gdbarch)$/;"	f	file:
fbsd_core_pid_to_str	gdb/fbsd-tdep.c	/^fbsd_core_pid_to_str (struct gdbarch *gdbarch, ptid_t ptid)$/;"	f	file:
fbsd_core_thread_name	gdb/fbsd-tdep.c	/^fbsd_core_thread_name (struct gdbarch *gdbarch, struct thread_info *thr)$/;"	f	file:
fbsd_core_vnode_path	gdb/fbsd-tdep.c	/^fbsd_core_vnode_path (struct gdbarch *gdbarch, int fd)$/;"	f	class:gdb
fbsd_core_xfer_siginfo	gdb/fbsd-tdep.c	/^fbsd_core_xfer_siginfo (struct gdbarch *gdbarch, gdb_byte *readbuf,$/;"	f	file:
fbsd_corefile_thread	gdb/fbsd-tdep.c	/^fbsd_corefile_thread (struct thread_info *info,$/;"	f	file:
fbsd_corefile_thread_data	gdb/fbsd-tdep.c	/^struct fbsd_corefile_thread_data$/;"	s	file:
fbsd_enable_proc_events	gdb/fbsd-nat.c	/^fbsd_enable_proc_events (pid_t pid)$/;"	f	file:
fbsd_fetch_cmdline	gdb/fbsd-nat.c	/^fbsd_fetch_cmdline (pid_t pid)$/;"	f	class:gdb
fbsd_fetch_kinfo_proc	gdb/fbsd-nat.c	/^fbsd_fetch_kinfo_proc (pid_t pid, struct kinfo_proc *kp)$/;"	f	file:
fbsd_gdbarch_data	gdb/fbsd-tdep.c	/^struct fbsd_gdbarch_data$/;"	s	file:
fbsd_gdbarch_data_handle	gdb/fbsd-tdep.c	/^static struct gdbarch_data *fbsd_gdbarch_data_handle;$/;"	v	typeref:struct:gdbarch_data	file:
fbsd_get_siginfo_type	gdb/fbsd-tdep.c	/^fbsd_get_siginfo_type (struct gdbarch *gdbarch)$/;"	f	file:
fbsd_get_syscall_number	gdb/fbsd-tdep.c	/^fbsd_get_syscall_number (struct gdbarch *gdbarch, thread_info *thread)$/;"	f	file:
fbsd_handle_debug_trap	gdb/fbsd-nat.c	/^fbsd_handle_debug_trap (ptid_t ptid, const struct ptrace_lwpinfo &pl)$/;"	f	file:
fbsd_init_abi	gdb/fbsd-tdep.c	/^fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
fbsd_is_child_pending	gdb/fbsd-nat.c	/^fbsd_is_child_pending (pid_t pid)$/;"	f	file:
fbsd_is_vfork_done_pending	gdb/fbsd-nat.c	/^fbsd_is_vfork_done_pending (pid_t pid)$/;"	f	file:
fbsd_make_corefile_notes	gdb/fbsd-tdep.c	/^fbsd_make_corefile_notes (struct gdbarch *gdbarch, bfd *obfd, int *note_size)$/;"	f	file:
fbsd_nat_target	gdb/aarch64-fbsd-nat.c	/^struct aarch64_fbsd_nat_target final : public fbsd_nat_target$/;"	s	file:
fbsd_nat_target	gdb/arm-fbsd-nat.c	/^struct arm_fbsd_nat_target : public fbsd_nat_target$/;"	s	file:
fbsd_nat_target	gdb/fbsd-nat.h	/^class fbsd_nat_target : public inf_ptrace_target$/;"	c
fbsd_nat_target	gdb/mips-fbsd-nat.c	/^struct mips_fbsd_nat_target final : public fbsd_nat_target$/;"	s	file:
fbsd_nat_target	gdb/ppc-fbsd-nat.c	/^struct ppc_fbsd_nat_target final : public fbsd_nat_target$/;"	s	file:
fbsd_next_vfork_done	gdb/fbsd-nat.c	/^fbsd_next_vfork_done (void)$/;"	f	file:
fbsd_pending_children	gdb/fbsd-nat.c	/^static std::list<ptid_t> fbsd_pending_children;$/;"	v	file:
fbsd_pending_vfork_done	gdb/fbsd-nat.c	/^static std::forward_list<ptid_t> fbsd_pending_vfork_done;$/;"	v	file:
fbsd_print_auxv_entry	gdb/fbsd-tdep.c	/^fbsd_print_auxv_entry (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
fbsd_print_sigset	gdb/fbsd-tdep.c	/^fbsd_print_sigset (const char *descr, unsigned char *sigset)$/;"	f	file:
fbsd_read_mapping	gdb/fbsd-nat.c	/^fbsd_read_mapping (FILE *mapfile, unsigned long *start, unsigned long *end,$/;"	f	file:
fbsd_remember_child	gdb/fbsd-nat.c	/^fbsd_remember_child (ptid_t pid)$/;"	f	file:
fbsd_siginfo_size	gdb/fbsd-nat.c	/^fbsd_siginfo_size ()$/;"	f	file:
fbsd_vm_map_entry_flags	gdb/fbsd-tdep.c	/^fbsd_vm_map_entry_flags (int kve_flags, int kve_protection)$/;"	f
fc	gdb/testsuite/gdb.base/callfuncs.c	/^  float _Complex fc;$/;"	m	struct:struct1	file:
fc	gdb/testsuite/gdb.base/funcargs.c	/^float _Complex fc = 1.0F + 2.0iF;$/;"	v
fc	gdb/testsuite/gdb.base/varargs.c	/^float fa,fb,fc,fd;$/;"	v
fc	zlib/deflate.h	/^    } fc;$/;"	m	struct:ct_data_s	typeref:union:ct_data_s::__anon980
fc1	gdb/testsuite/gdb.base/callfuncs.c	/^float _Complex fc1 = 1.0F + 1.0iF;$/;"	v
fc1	gdb/testsuite/gdb.base/varargs.c	/^float _Complex fc1 = 1.0F + 1.0iF;$/;"	v
fc2	gdb/testsuite/gdb.base/callfuncs.c	/^float _Complex fc2 = 2.0F + 2.0iF;$/;"	v
fc2	gdb/testsuite/gdb.base/varargs.c	/^float _Complex fc2 = 2.0F + 2.0iF;$/;"	v
fc3	gdb/testsuite/gdb.base/callfuncs.c	/^float _Complex fc3 = 3.0F + 3.0iF;$/;"	v
fc3	gdb/testsuite/gdb.base/varargs.c	/^float _Complex fc3 = 3.0F + 3.0iF;$/;"	v
fc4	gdb/testsuite/gdb.base/callfuncs.c	/^float _Complex fc4 = 4.0F + 4.0iF;$/;"	v
fc4	gdb/testsuite/gdb.base/varargs.c	/^float _Complex fc4 = 4.0F + 4.0iF;$/;"	v
fcc	gdb/loongarch-tdep.h	/^    int fcc;$/;"	m	struct:gdbarch_tdep::__anon2058
fccr_names	opcodes/frv-desc.h	/^typedef enum fccr_names {$/;"	g
fchdir	gdb/gnulib/import/fchdir.c	/^fchdir (int fd)$/;"	f
fclose_file_func	zlib/contrib/minizip/ioapi.c	/^static int ZCALLBACK fclose_file_func (voidpf opaque, voidpf stream)$/;"	f	file:
fcmp_dbl_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_dbl_tests_1$/;"	l
fcmp_dbl_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_dbl_tests_2$/;"	l
fcmp_dbl_tests_3	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_dbl_tests_3$/;"	l
fcmp_dbl_tests_4	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_dbl_tests_4$/;"	l
fcmp_eq	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_ge	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_gt	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_le	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_lt	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_ne	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmp_quad_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_quad_tests_1$/;"	l
fcmp_quad_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_quad_tests_2$/;"	l
fcmp_quad_tests_3	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_quad_tests_3$/;"	l
fcmp_quad_tests_4	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_quad_tests_4$/;"	l
fcmp_sgl_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_sgl_tests_1$/;"	l
fcmp_sgl_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_sgl_tests_2$/;"	l
fcmp_sgl_tests_3	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_sgl_tests_3$/;"	l
fcmp_sgl_tests_4	gdb/testsuite/gdb.disasm/hppa.s	/^fcmp_sgl_tests_4$/;"	l
fcmp_un	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
fcmpd	sim/aarch64/simulator.c	/^fcmpd (sim_cpu *cpu)$/;"	f	file:
fcmped	sim/aarch64/simulator.c	/^fcmped (sim_cpu *cpu)$/;"	f	file:
fcmpeq_double	sim/testsuite/sim/sh/fcmpeq.s	/^fcmpeq_double:$/;"	l
fcmpeq_single	sim/testsuite/sim/sh/fcmpeq.s	/^fcmpeq_single:$/;"	l
fcmpes	sim/aarch64/simulator.c	/^fcmpes (sim_cpu *cpu)$/;"	f	file:
fcmpgt_double	sim/testsuite/sim/sh/fcmpgt.s	/^fcmpgt_double:$/;"	l
fcmpgt_single	sim/testsuite/sim/sh/fcmpgt.s	/^fcmpgt_single:$/;"	l
fcmps	sim/aarch64/simulator.c	/^fcmps (sim_cpu *cpu)$/;"	f	file:
fcmpzd	sim/aarch64/simulator.c	/^fcmpzd (sim_cpu *cpu)$/;"	f	file:
fcmpzed	sim/aarch64/simulator.c	/^fcmpzed (sim_cpu *cpu)$/;"	f	file:
fcmpzes	sim/aarch64/simulator.c	/^fcmpzes (sim_cpu *cpu)$/;"	f	file:
fcmpzs	sim/aarch64/simulator.c	/^fcmpzs (sim_cpu *cpu)$/;"	f	file:
fcn_cs_saved	gdb/xcoffread.c	/^static struct coff_symbol fcn_cs_saved;$/;"	v	typeref:struct:coff_symbol	file:
fcntl	gdb/gnulib/import/error.c	105;"	d	file:
fcntl	gdb/gnulib/import/fcntl.c	249;"	d	file:
fcntl	gdb/gnulib/import/fcntl.c	33;"	d	file:
fcntl_F_GETLK	gdb/linux-record.h	/^  int fcntl_F_GETLK;$/;"	m	struct:linux_record_tdep
fcntl_F_GETLK64	gdb/linux-record.h	/^  int fcntl_F_GETLK64;$/;"	m	struct:linux_record_tdep
fcntl_F_SETLK64	gdb/linux-record.h	/^  int fcntl_F_SETLK64;$/;"	m	struct:linux_record_tdep
fcntl_F_SETLKW64	gdb/linux-record.h	/^  int fcntl_F_SETLKW64;$/;"	m	struct:linux_record_tdep
fcnv_fixed_names	opcodes/hppa-dis.c	/^static const char *const fcnv_fixed_names[] = {",w", ",dw", "", ",qw"};$/;"	v	file:
fcnv_ufixed_names	opcodes/hppa-dis.c	/^static const char *const fcnv_ufixed_names[] = {",uw", ",udw", "", ",uqw"};$/;"	v	file:
fcnvff_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fcnvff_tests$/;"	l
fcnvfx_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fcnvfx_tests$/;"	l
fcnvfxt_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fcnvfxt_tests$/;"	l
fcnvxf_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fcnvxf_tests$/;"	l
fcond_code	include/opcode/metag.h	/^enum fcond_code$/;"	g
fcontext	gdb/gdbtypes.h	/^  struct type *fcontext;$/;"	m	struct:fn_field	typeref:struct:fn_field::type
fcopy	readline/examples/rlcat.c	/^fcopy(fp)$/;"	f	file:
fcpy_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fcpy_tests$/;"	l
fcsr	gdb/loongarch-tdep.h	/^    int fcsr;$/;"	m	struct:gdbarch_tdep::__anon2058
fcsr_CAUSE_mask	sim/mips/cp1.h	34;"	d
fcsr_CAUSE_shift	sim/mips/cp1.h	35;"	d
fcsr_ENABLES_mask	sim/mips/cp1.h	36;"	d
fcsr_ENABLES_shift	sim/mips/cp1.h	37;"	d
fcsr_FCC_bit	sim/mips/cp1.h	31;"	d
fcsr_FCC_mask	sim/mips/cp1.h	29;"	d
fcsr_FCC_shift	sim/mips/cp1.h	30;"	d
fcsr_FLAGS_mask	sim/mips/cp1.h	38;"	d
fcsr_FLAGS_shift	sim/mips/cp1.h	39;"	d
fcsr_FS	sim/mips/cp1.h	32;"	d
fcsr_RM_mask	sim/mips/cp1.h	40;"	d
fcsr_RM_shift	sim/mips/cp1.h	41;"	d
fcsr_ZERO_mask	sim/mips/cp1.h	33;"	d
fctl	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 mbsctl, arbstat, mode, fctl;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
fctrl	gdb/gdbserver/i387-fp.c	/^  unsigned short fctrl;$/;"	m	struct:i387_fsave	file:
fctrl	gdb/gdbserver/i387-fp.c	/^  unsigned short fctrl;$/;"	m	struct:i387_fxsave	file:
fctrl	gdb/gdbserver/i387-fp.c	/^  unsigned short fctrl;$/;"	m	struct:i387_xsave	file:
fcvtcpu	sim/aarch64/simulator.c	/^fcvtcpu (sim_cpu *cpu)$/;"	f	file:
fcvtds	sim/aarch64/simulator.c	/^fcvtds (sim_cpu *cpu)$/;"	f	file:
fcvtszd	sim/aarch64/simulator.c	/^fcvtszd (sim_cpu *cpu)$/;"	f	file:
fcvtszd32	sim/aarch64/simulator.c	/^fcvtszd32 (sim_cpu *cpu)$/;"	f	file:
fcvtszs	sim/aarch64/simulator.c	/^fcvtszs (sim_cpu *cpu)$/;"	f	file:
fcvtszs32	sim/aarch64/simulator.c	/^fcvtszs32 (sim_cpu *cpu)$/;"	f	file:
fd	bfd/elf32-bfin.c	/^  unsigned fd;$/;"	m	struct:bfinfdpic_relocs_info	file:
fd	bfd/elf32-frv.c	/^  unsigned fd:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fd	gdb/event-loop.c	/^    int fd;			\/* File descriptor.  *\/$/;"	m	struct:file_handler	file:
fd	gdb/gdbserver/event-loop.c	/^    gdb_fildes_t fd;$/;"	m	struct:file_handler	file:
fd	gdb/gdbserver/event-loop.c	/^    gdb_fildes_t fd;$/;"	m	struct:gdb_event	file:
fd	gdb/gdbserver/hostio.c	/^  int fd;$/;"	m	struct:fd_list	file:
fd	gdb/gnulib/import/chdir-long.c	/^  int fd;$/;"	m	struct:cd_buf	file:
fd	gdb/gnulib/import/dirfd.c	/^  int fd;$/;"	m	struct:dirp_fd_list	file:
fd	gdb/remote.c	/^  int fd = -1;$/;"	m	struct:readahead_cache	file:
fd	gdb/rs6000-aix-tdep.c	/^  int fd;$/;"	m	struct:ld_info	file:
fd	gdb/serial.h	/^    int fd;			\/* File descriptor *\/$/;"	m	struct:serial
fd	gdb/testsuite/gdb.base/sym-file-loader.c	/^  int fd;$/;"	m	struct:library	file:
fd	gdb/testsuite/gdb.base/varargs.c	/^float fa,fb,fc,fd;$/;"	v
fd	gdb/testsuite/gdb.cp/virtfunc.cc	/^int D::fd() {return 250+d;}$/;"	f	class:D
fd	include/plugin-api.h	/^  int fd;$/;"	m	struct:ld_plugin_input_file
fd	sim/cris/dv-rv.c	/^  int fd;$/;"	m	struct:_hw_rv_device	file:
fd	sim/erc32/sis.h	/^    float64         fd[16];	\/* FPU registers *\/$/;"	m	struct:pstate
fd	sim/m68hc11/dv-nvram.c	/^  int             fd;           \/* File description of opened ram file.  *\/$/;"	m	struct:nvram	file:
fd	sim/mn10300/mn10300_sim.h	/^    dword fd[16]; \/* FD0,2,...,30 *\/$/;"	m	union:_state::__anon799
fd	zlib/examples/gzappend.c	/^    int fd;                     \/* file descriptor *\/$/;"	m	struct:__anon997	file:
fd	zlib/examples/gzjoin.c	/^    int fd;                 \/* file descriptor *\/$/;"	m	struct:__anon996	file:
fd	zlib/examples/gzlog.c	/^    int fd;         \/* file descriptor for .gz file, opened read\/write *\/$/;"	m	struct:log	file:
fd	zlib/gzguts.h	/^    int fd;                 \/* file descriptor *\/$/;"	m	struct:__anon985
fd1	sim/erc32/erc32.c	/^static int32    fd1, fd2;	\/* file descriptor for input file *\/$/;"	v	file:
fd12	bfd/elf32-frv.c	/^  bfd_vma fd12, fdlos, fdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
fd17m4	bfd/elf32-bfin.c	/^  bfd_vma fd17m4, fdhilo;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
fd2	sim/erc32/erc32.c	/^static int32    fd1, fd2;	\/* file descriptor for input file *\/$/;"	v	file:
fdNil	include/coff/sym.h	141;"	d
fd__global	gdb/testsuite/gdb.dwarf2/ada-valprint-error.c	/^void *fd__global = &buffer;$/;"	v
fd_buddy	include/gdb/callback.h	/^  short fd_buddy[MAX_CALLBACK_FDS+1];$/;"	m	struct:host_callback_struct
fd_clone_opendir	gdb/gnulib/import/fdopendir.c	/^fd_clone_opendir (int fd, struct saved_cwd const *cwd)$/;"	f	file:
fd_closed	sim/ppc/emul_netbsd.c	/^static int fd_closed[3];$/;"	v	file:
fd_closed	sim/ppc/emul_unix.c	/^static int fd_closed[3];$/;"	v	file:
fd_entries	include/hp-symtab.h	/^  int              fd_entries;   \/* # of entries in file look-up table *\/$/;"	m	struct:PXDB_struct
fd_entries	include/hp-symtab.h	/^  int           fd_entries;   \/* # of entries in file look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
fd_entry	bfd/elf32-bfin.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:bfinfdpic_relocs_info	file:
fd_entry	bfd/elf32-frv.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
fd_event	gdb/ser-base.c	/^fd_event (int error, void *context)$/;"	f	file:
fd_event	gdb/ser-base.c	/^static handler_func fd_event;$/;"	v	file:
fd_hook	gdb/gnulib/import/fd-hook.h	/^struct fd_hook$/;"	s
fd_is_file	gdb/ser-mingw.c	/^fd_is_file (int fd)$/;"	f	file:
fd_is_pipe	gdb/ser-mingw.c	/^fd_is_pipe (int fd)$/;"	f	file:
fd_list	gdb/gdbserver/hostio.c	/^struct fd_list$/;"	s	file:
fd_map	gdb/remote-fileio.c	/^  int *fd_map;$/;"	m	struct:__anon1635	file:
fd_map_size	gdb/remote-fileio.c	/^  int fd_map_size;$/;"	m	struct:__anon1635	file:
fd_safer	gdb/gnulib/import/fd-safer.c	/^fd_safer (int fd)$/;"	f
fd_set	readline/examples/rlfe/os.h	/^typedef struct fd_set { int fds_bits[1]; } fd_set;$/;"	s
fd_set	readline/examples/rlfe/os.h	/^typedef struct fd_set { int fds_bits[1]; } fd_set;$/;"	t	typeref:struct:fd_set
fdbad	sim/common/callback.c	/^fdbad (host_callback *p, int fd)$/;"	f	file:
fdbad	sim/ppc/emul_netbsd.c	/^fdbad (int fd)$/;"	f	file:
fdbad	sim/ppc/emul_unix.c	/^fdbad (int fd)$/;"	f	file:
fdcur	bfd/elf32-bfin.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
fdcur	bfd/elf32-frv.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
fde	bfd/elf-bfd.h	/^    } fde;$/;"	m	union:eh_cie_fde::__anon1036	typeref:struct:eh_cie_fde::__anon1036::__anon1037
fde	bfd/elf-bfd.h	/^  bfd_vma fde;$/;"	m	struct:eh_frame_array_ent
fde_count	bfd/elf-bfd.h	/^  unsigned int fde_count;$/;"	m	struct:dwarf_eh_frame_hdr_info
fde_encoding	bfd/elf-bfd.h	/^  unsigned int fde_encoding : 8;$/;"	m	struct:eh_cie_fde
fde_encoding	bfd/elf-eh-frame.c	/^  unsigned char fde_encoding;$/;"	m	struct:cie	file:
fde_list	bfd/elf-bfd.h	/^  struct eh_cie_fde *fde_list;$/;"	m	struct:bfd_elf_section_data	typeref:struct:bfd_elf_section_data::eh_cie_fde
fdgoff12	bfd/elf32-frv.c	/^  unsigned fdgoff12:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgoff17m4	bfd/elf32-bfin.c	/^  unsigned fdgoff17m4;$/;"	m	struct:bfinfdpic_relocs_info	file:
fdgoffhilo	bfd/elf32-bfin.c	/^  unsigned fdgoffhilo;$/;"	m	struct:bfinfdpic_relocs_info	file:
fdgoffhilo	bfd/elf32-frv.c	/^  unsigned fdgoffhilo:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgofflos	bfd/elf32-frv.c	/^  unsigned fdgofflos:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgot12	bfd/elf32-frv.c	/^  unsigned fdgot12:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgot17m4	bfd/elf32-bfin.c	/^  unsigned fdgot17m4;$/;"	m	struct:bfinfdpic_relocs_info	file:
fdgot_entry	bfd/elf32-bfin.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:bfinfdpic_relocs_info	file:
fdgot_entry	bfd/elf32-frv.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgothilo	bfd/elf32-bfin.c	/^  unsigned fdgothilo;$/;"	m	struct:bfinfdpic_relocs_info	file:
fdgothilo	bfd/elf32-frv.c	/^  unsigned fdgothilo:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdgotlos	bfd/elf32-frv.c	/^  unsigned fdgotlos:1;$/;"	m	struct:frvfdpic_relocs_info	file:
fdhilo	bfd/elf32-bfin.c	/^  bfd_vma fd17m4, fdhilo;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
fdhilo	bfd/elf32-frv.c	/^  bfd_vma fd12, fdlos, fdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
fdiv	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
fdiv_busy	sim/frv/profile.h	/^  int fdiv_busy[2];      \/* Cycles until float division unit is available.  *\/$/;"	m	struct:__anon247
fdiv_double	sim/testsuite/sim/sh/fdiv.s	/^fdiv_double:	$/;"	l
fdiv_single	sim/testsuite/sim/sh/fdiv.s	/^fdiv_single:$/;"	l
fdiv_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fdiv_tests$/;"	l
fdivd	sim/aarch64/simulator.c	/^fdivd (sim_cpu *cpu)$/;"	f	file:
fdivs	sim/aarch64/simulator.c	/^fdivs (sim_cpu *cpu)$/;"	f	file:
fdlos	bfd/elf32-frv.c	/^  bfd_vma fd12, fdlos, fdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
fdmap	include/gdb/callback.h	/^  int fdmap[MAX_CALLBACK_FDS];$/;"	m	struct:host_callback_struct
fdmap	sim/common/callback.c	/^fdmap (host_callback *p, int fd)$/;"	f	file:
fdmatch	libiberty/fdmatch.c	/^int fdmatch (int fd1, int fd2)$/;"	f
fdopen	gdb/serial.h	/^    int (*fdopen) (struct serial *, int fd);$/;"	m	struct:serial_ops
fdopen	zlib/zutil.h	140;"	d
fdopen	zlib/zutil.h	167;"	d
fdopen	zlib/zutil.h	172;"	d
fdopen	zlib/zutil.h	178;"	d
fdopen_unlocked	libiberty/fopen_unlocked.c	/^fdopen_unlocked (int fildes, const char *mode)$/;"	f
fdopendir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (fdopendir);$/;"	v
fdopendir	gdb/gnulib/import/dirent.in.h	197;"	d
fdopendir	gdb/gnulib/import/dirent.in.h	198;"	d
fdopendir	gdb/gnulib/import/dirent.in.h	210;"	d
fdopendir	gdb/gnulib/import/fdopendir.c	/^fdopendir (int fd)$/;"	f
fdopendir	gdb/gnulib/import/fdopendir.c	231;"	d	file:
fdopendir_with_dup	gdb/gnulib/import/fdopendir.c	/^fdopendir_with_dup (int fd, int older_dupfd, struct saved_cwd const *cwd)$/;"	f	file:
fdopenr	libiberty/pex-common.h	/^  FILE * (*fdopenr) (struct pex_obj *, int \/* fd *\/, int \/* binary *\/);$/;"	m	struct:pex_funcs
fdopenw	libiberty/pex-common.h	/^  FILE * (*fdopenw) (struct pex_obj *, int \/* fd *\/, int \/* binary *\/);$/;"	m	struct:pex_funcs
fdp	sim/erc32/sis.h	/^    float32        *fdp;$/;"	m	struct:pstate
fdpic_cnts	bfd/elf32-arm.c	/^  struct fdpic_global fdpic_cnts;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::fdpic_global	file:
fdpic_global	bfd/elf32-arm.c	/^struct fdpic_global {$/;"	s	file:
fdpic_load_offset	sim/bfin/interp.c	/^static bu32 fdpic_load_offset;$/;"	v	file:
fdpic_loadmap_exec_regnum	gdb/frv-tdep.h	/^  fdpic_loadmap_exec_regnum = 132,$/;"	e	enum:__anon1757
fdpic_loadmap_interp_regnum	gdb/frv-tdep.h	/^  fdpic_loadmap_interp_regnum = 133,$/;"	e	enum:__anon1757
fdpic_local	bfd/elf32-arm.c	/^struct fdpic_local {$/;"	s	file:
fdpic_object_p	bfd/elf32-sh.c	/^fdpic_object_p (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
fdpic_p	bfd/elf32-arm.c	/^  int fdpic_p;$/;"	m	struct:elf32_arm_link_hash_table	file:
fdpic_p	bfd/elf32-sh.c	/^  bfd_boolean fdpic_p;$/;"	m	struct:elf_sh_link_hash_table	file:
fdpic_sh2a_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte fdpic_sh2a_plt_entry_be[FDPIC_SH2A_PLT_ENTRY_SIZE] =$/;"	v	file:
fdpic_sh2a_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte fdpic_sh2a_plt_entry_le[FDPIC_SH2A_PLT_ENTRY_SIZE] =$/;"	v	file:
fdpic_sh2a_plts	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info fdpic_sh2a_plts[2] = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
fdpic_sh2a_short_plt_be	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info fdpic_sh2a_short_plt_be = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
fdpic_sh2a_short_plt_le	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info fdpic_sh2a_short_plt_le = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
fdpic_sh_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte fdpic_sh_plt_entry_be[FDPIC_PLT_ENTRY_SIZE] =$/;"	v	file:
fdpic_sh_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte fdpic_sh_plt_entry_le[FDPIC_PLT_ENTRY_SIZE] =$/;"	v	file:
fdpic_sh_plts	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info fdpic_sh_plts[2] = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
fdplt	bfd/elf32-bfin.c	/^    bfd_vma fdplt;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
fdplt	bfd/elf32-bfin.c	/^  bfd_vma fdplt;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
fdplt	bfd/elf32-frv.c	/^    bfd_vma fdplt, tlsdplt;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
fdplt	bfd/elf32-frv.c	/^  bfd_vma fdplt;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
fdr	bfd/ecofflink.c	/^  struct shuffle *fdr;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
fdr	bfd/libecoff.h	/^  FDR *fdr;$/;"	m	struct:ecoff_symbol_struct
fdr	include/coff/ecoff.h	/^  FDR *fdr;$/;"	m	struct:ecoff_debug_info
fdr	include/coff/ecoff.h	/^  FDR *fdr;$/;"	m	struct:ecoff_fdrtab_entry
fdr	include/coff/sym.h	/^typedef struct fdr {$/;"	s
fdr_end	bfd/ecofflink.c	/^  struct shuffle *fdr_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
fdr_ext	include/coff/alpha.h	/^struct fdr_ext$/;"	s
fdr_ext	include/coff/mips.h	/^struct fdr_ext$/;"	s
fdr_hash	bfd/ecofflink.c	/^  struct string_hash_table fdr_hash;$/;"	m	struct:accumulate	typeref:struct:accumulate::string_hash_table	file:
fdr_idx	gdb/mdebugread.c	/^    int fdr_idx;$/;"	m	struct:symloc	file:
fdr_name	gdb/mdebugread.c	/^fdr_name (FDR *f)$/;"	f	file:
fdrtab	include/coff/ecoff.h	/^  struct ecoff_fdrtab_entry *fdrtab;$/;"	m	struct:ecoff_find_line	typeref:struct:ecoff_find_line::ecoff_fdrtab_entry
fdrtab_len	include/coff/ecoff.h	/^  long fdrtab_len;$/;"	m	struct:ecoff_find_line
fdrtab_lookup	bfd/ecofflink.c	/^fdrtab_lookup (struct ecoff_find_line *line_info, bfd_vma offset)$/;"	f	file:
fds	gdb/testsuite/gdb.base/catch-fork-kill.c	/^int fds[2] = { -1, -1 };$/;"	v
fds	gdb/testsuite/gdb.reverse/pipe-reverse.c	/^int fds[2] = { -1, -1 };$/;"	v
fds	gdb/testsuite/gdb.reverse/readv-reverse.c	/^int fds[2] = { -1, -1 };$/;"	v
fds	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^int fds[2];$/;"	v
fds_bits	readline/examples/rlfe/os.h	/^typedef struct fd_set { int fds_bits[1]; } fd_set;$/;"	m	struct:fd_set
fdwalk	gdb/common/filestuff.c	/^fdwalk (int (*func) (void *, int), void *arg)$/;"	f	file:
fe	gdb/compile/compile-internal.h	/^  struct gcc_base_context *fe;$/;"	m	struct:compile_instance	typeref:struct:compile_instance::gcc_base_context
feature	include/opcode/arc-attrs.h	/^  unsigned feature;$/;"	m	struct:feature_type
feature_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute feature_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
feature_children	gdb/xml-tdesc.c	/^static const struct gdb_xml_element feature_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
feature_reporting_register_N	sim/ppc/hw_opic.c	/^  feature_reporting_register_N,$/;"	e	enum:__anon914	file:
feature_type	include/opcode/arc-attrs.h	/^const struct feature_type$/;"	s
features	gdb/gdbserver/tdesc.h	/^  std::vector<tdesc_feature_up> features;$/;"	m	struct:target_desc
features	gdb/ppc-linux-nat.c	/^        uint64_t features;$/;"	m	struct:ppc_debug_info	file:
features	gdb/target-descriptions.c	/^  std::vector<tdesc_feature_up> features;$/;"	m	struct:tdesc_element	file:
features	opcodes/arm-dis.c	/^  arm_feature_set features;$/;"	m	struct:arm_private_data	file:
fenr_FS	sim/mips/cp1.h	43;"	d
feof	intl/localealias.c	118;"	d	file:
feof	intl/localealias.c	119;"	d	file:
ferr	gdb/ser-go32.c	/^    int ferr;$/;"	m	struct:dos_ttystate	file:
ferror_file_func	zlib/contrib/minizip/ioapi.c	/^static int ZCALLBACK ferror_file_func (voidpf opaque, voidpf stream)$/;"	f	file:
fetch	gdb/dwarf2expr.c	/^dwarf_expr_context::fetch (int n)$/;"	f	class:dwarf_expr_context
fetch	gdb/prologue-value.c	/^pv_area::fetch (pv_t addr, CORE_ADDR size)$/;"	f	class:pv_area
fetch	gdb/xtensa-tdep.h	/^  const char *fetch;		\/* Instruction sequence to fetch register.  *\/$/;"	m	struct:__anon1713
fetch	sim/h8300/compile.c	/^fetch (SIM_DESC sd, ea_type *arg, int *val)$/;"	f	file:
fetch2	sim/h8300/compile.c	/^fetch2 (SIM_DESC sd, ea_type *arg, int *val)$/;"	f	file:
fetch_1	sim/h8300/compile.c	/^fetch_1 (SIM_DESC sd, ea_type *arg, int *val, int twice)$/;"	f	file:
fetch_Elf_Addr	libiberty/simple-object-elf.c	/^  ulong_type (*fetch_Elf_Addr) (const unsigned char *);$/;"	m	struct:elf_type_functions	file:
fetch_Elf_Half	libiberty/simple-object-elf.c	/^  unsigned short (*fetch_Elf_Half) (const unsigned char *);$/;"	m	struct:elf_type_functions	file:
fetch_Elf_Word	libiberty/simple-object-elf.c	/^  unsigned int (*fetch_Elf_Word) (const unsigned char *);$/;"	m	struct:elf_type_functions	file:
fetch_address	gdb/dwarf2expr.c	/^dwarf_expr_context::fetch_address (int n)$/;"	f	class:dwarf_expr_context
fetch_all_fp_regs	gdb/ppc-linux-nat.c	/^fetch_all_fp_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_all_gp_regs	gdb/ppc-linux-nat.c	/^fetch_all_gp_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_altivec_registers	gdb/ppc-linux-nat.c	/^fetch_altivec_registers (struct regcache *regcache, int tid,$/;"	f	file:
fetch_arg	opcodes/m68k-dis.c	/^fetch_arg (unsigned char *buffer,$/;"	f	file:
fetch_argv	sim/v850/simops.c	/^fetch_argv (SIM_DESC sd, address_word addr)$/;"	f	file:
fetch_attributes	libiberty/simple-object-common.h	/^  void *(*fetch_attributes) (simple_object_read *sobj, const char **errmsg,$/;"	m	struct:simple_object_functions
fetch_available_features_from_target	gdb/xml-tdesc.c	/^fetch_available_features_from_target (const char *name, void *baton_)$/;"	f	file:
fetch_b	gdb/python/lib/gdb/FrameDecorator.py	/^    def fetch_b(self, sym):$/;"	m	class:FrameVars
fetch_const_value_from_synthetic_pointer	gdb/dwarf2loc.c	/^fetch_const_value_from_synthetic_pointer (sect_offset die, LONGEST byte_offset,$/;"	f	file:
fetch_core_registers	gdb/cris-tdep.c	/^fetch_core_registers (struct regcache *regcache,$/;"	f	file:
fetch_data	opcodes/i386-dis.c	/^fetch_data (struct disassemble_info *info, bfd_byte *addr)$/;"	f	file:
fetch_data	opcodes/m68k-dis.c	/^fetch_data (struct disassemble_info *info, bfd_byte *addr)$/;"	f	file:
fetch_data	opcodes/ns32k-dis.c	/^fetch_data (struct disassemble_info *info, bfd_byte *addr)$/;"	f	file:
fetch_data	opcodes/vax-dis.c	/^fetch_data (struct disassemble_info *info, bfd_byte *addr)$/;"	f	file:
fetch_data	opcodes/visium-dis.c	/^fetch_data (struct disassemble_info *info, bfd_byte *addr)$/;"	f	file:
fetch_data	opcodes/xtensa-dis.c	/^fetch_data (struct disassemble_info *info, bfd_vma memaddr)$/;"	f	file:
fetch_data	opcodes/z80-dis.c	/^fetch_data (struct buffer *buf, disassemble_info * info, int n)$/;"	f	file:
fetch_data	opcodes/z8k-dis.c	/^fetch_data (struct disassemble_info *info, int nibble)$/;"	f	file:
fetch_elfcore_registers	gdb/arm-nbsd-nat.c	/^fetch_elfcore_registers (struct regcache *regcache,$/;"	f	file:
fetch_fp_register	gdb/arm-nbsd-nat.c	/^fetch_fp_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_fp_regs	gdb/arm-nbsd-nat.c	/^fetch_fp_regs (struct regcache *regcache)$/;"	f	file:
fetch_fp_regs	gdb/ppc-linux-nat.c	/^fetch_fp_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_fpregs	gdb/arm-linux-nat.c	/^fetch_fpregs (struct regcache *regcache)$/;"	f	file:
fetch_fpregs	gdb/i386-gnu-nat.c	/^fetch_fpregs (struct regcache *regcache, struct proc *thread)$/;"	f	file:
fetch_fpregs	gdb/i386-linux-nat.c	/^fetch_fpregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_fpregs	gdb/m68k-linux-nat.c	/^fetch_fpregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_fpregs	gdb/m68k-linux-nat.c	/^static void fetch_fpregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_fpregs	gdb/s390-linux-nat.c	/^fetch_fpregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_fpregs_from_thread	gdb/aarch64-linux-nat.c	/^fetch_fpregs_from_thread (struct regcache *regcache)$/;"	f	file:
fetch_fpxregs	gdb/i386-linux-nat.c	/^fetch_fpxregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_frame_args	gdb/python/lib/gdb/FrameDecorator.py	/^    def fetch_frame_args(self):$/;"	m	class:FrameVars
fetch_frame_locals	gdb/python/lib/gdb/FrameDecorator.py	/^    def fetch_frame_locals(self):$/;"	m	class:FrameVars
fetch_gp_regs	gdb/ppc-linux-nat.c	/^fetch_gp_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_gregs	gdb/xtensa-linux-nat.c	/^fetch_gregs (struct regcache *regcache, int regnum)$/;"	f	file:
fetch_gregs_from_thread	gdb/aarch64-linux-nat.c	/^fetch_gregs_from_thread (struct regcache *regcache)$/;"	f	file:
fetch_in_stack_memory	gdb/dwarf2expr.c	/^dwarf_expr_context::fetch_in_stack_memory (int n)$/;"	f	class:dwarf_expr_context
fetch_inferior_event	gdb/infrun.c	/^fetch_inferior_event (void *client_data)$/;"	f
fetch_inferior_register	gdb/gdbserver/win32-low.h	/^  void (*fetch_inferior_register) (struct regcache *regcache,$/;"	m	struct:win32_target_ops
fetch_inferior_registers	gdb/gdbserver/target.h	526;"	d
fetch_insn_class	opcodes/ia64-gen.c	/^fetch_insn_class (const char *full_name, int create)$/;"	f	file:
fetch_instruction	gdb/ia64-tdep.c	/^fetch_instruction (CORE_ADDR addr, instruction_type *it, long long *instr)$/;"	f	file:
fetch_instruction	gdb/riscv-tdep.c	/^riscv_insn::fetch_instruction (struct gdbarch *gdbarch,$/;"	f	class:riscv_insn
fetch_link_map_offsets	gdb/nto-tdep.h	/^  struct link_map_offsets *(*fetch_link_map_offsets) (void);$/;"	m	struct:nto_target_ops	typeref:struct:nto_target_ops::fetch_link_map_offsets
fetch_link_map_offsets	gdb/solib-svr4.c	/^  struct link_map_offsets *(*fetch_link_map_offsets)(void);$/;"	m	struct:solib_svr4_ops	typeref:struct:solib_svr4_ops::fetch_link_map_offsets	file:
fetch_loadmap	gdb/solib-dsbt.c	/^fetch_loadmap (CORE_ADDR ldmaddr)$/;"	f	file:
fetch_loadmap	gdb/solib-frv.c	/^fetch_loadmap (CORE_ADDR ldmaddr)$/;"	f	file:
fetch_mips_16	gdb/mips-tdep.c	/^fetch_mips_16 (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
fetch_pointer_argument	gdb/gdbarch.c	/^  gdbarch_fetch_pointer_argument_ftype *fetch_pointer_argument;$/;"	m	struct:gdbarch	file:
fetch_ppc_memory	gdb/gdbserver/spu-low.c	/^fetch_ppc_memory (CORE_ADDR memaddr, char *myaddr, int len)$/;"	f	file:
fetch_ppc_memory	gdb/spu-linux-nat.c	/^fetch_ppc_memory (ULONGEST memaddr, gdb_byte *myaddr, int len)$/;"	f	file:
fetch_ppc_memory_1	gdb/gdbserver/spu-low.c	/^fetch_ppc_memory_1 (int tid, CORE_ADDR memaddr, PTRACE_TYPE_RET *word)$/;"	f	file:
fetch_ppc_memory_1	gdb/spu-linux-nat.c	/^fetch_ppc_memory_1 (int tid, ULONGEST memaddr, PTRACE_TYPE_RET *word)$/;"	f	file:
fetch_ppc_register	gdb/gdbserver/spu-low.c	/^fetch_ppc_register (int regno)$/;"	f	file:
fetch_ppc_register	gdb/spu-linux-nat.c	/^fetch_ppc_register (int regno)$/;"	f	file:
fetch_ppc_registers	gdb/ppc-linux-nat.c	/^fetch_ppc_registers (struct regcache *regcache, int tid)$/;"	f	file:
fetch_probe_arguments	gdb/break-catch-throw.c	/^fetch_probe_arguments (struct value **arg0, struct value **arg1)$/;"	f	file:
fetch_register	gdb/arm-nbsd-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register	gdb/gdbserver/linux-low.c	/^fetch_register (const struct usrregs_info *usrregs,$/;"	f	file:
fetch_register	gdb/gdbserver/linux-low.h	/^  int (*fetch_register) (struct regcache *regcache, int regno);$/;"	m	struct:linux_target_ops
fetch_register	gdb/go32-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register	gdb/hppa-linux-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register	gdb/i386-linux-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register	gdb/linux-nat-trad.c	/^linux_nat_trad_target::fetch_register (struct regcache *regcache, int regnum)$/;"	f	class:linux_nat_trad_target
fetch_register	gdb/m68k-linux-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register	gdb/ppc-linux-nat.c	/^fetch_register (struct regcache *regcache, int tid, int regno)$/;"	f	file:
fetch_register	gdb/rs6000-nat.c	/^fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
fetch_register_using_p	gdb/remote.c	/^remote_target::fetch_register_using_p (struct regcache *regcache,$/;"	f	class:remote_target
fetch_registers	gdb/aarch64-fbsd-nat.c	/^aarch64_fbsd_nat_target::fetch_registers (struct regcache *regcache,$/;"	f	class:aarch64_fbsd_nat_target
fetch_registers	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::fetch_registers (struct regcache *regcache,$/;"	f	class:aarch64_linux_nat_target
fetch_registers	gdb/aix-thread.c	/^aix_thread_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:aix_thread_target
fetch_registers	gdb/alpha-bsd-nat.c	/^alpha_bsd_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:alpha_bsd_nat_target
fetch_registers	gdb/amd64-linux-nat.c	/^amd64_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:amd64_linux_nat_target
fetch_registers	gdb/arm-fbsd-nat.c	/^arm_fbsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:arm_fbsd_nat_target
fetch_registers	gdb/arm-linux-nat.c	/^arm_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:arm_linux_nat_target
fetch_registers	gdb/arm-nbsd-nat.c	/^arm_nbsd_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:arm_nbsd_nat_target
fetch_registers	gdb/bsd-kvm.c	/^bsd_kvm_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:bsd_kvm_target
fetch_registers	gdb/bsd-uthread.c	/^bsd_uthread_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:bsd_uthread_target
fetch_registers	gdb/corelow.c	/^core_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:core_target
fetch_registers	gdb/ctf.c	/^ctf_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:ctf_target
fetch_registers	gdb/gdbserver/target.h	/^  void (*fetch_registers) (struct regcache *regcache, int regno);$/;"	m	struct:target_ops
fetch_registers	gdb/go32-nat.c	/^go32_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:go32_nat_target
fetch_registers	gdb/hppa-linux-nat.c	/^hppa_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:hppa_linux_nat_target
fetch_registers	gdb/hppa-nbsd-nat.c	/^hppa_nbsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:hppa_nbsd_nat_target
fetch_registers	gdb/hppa-obsd-nat.c	/^hppa_obsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:hppa_obsd_nat_target
fetch_registers	gdb/i386-darwin-nat.c	/^i386_darwin_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:i386_darwin_nat_target
fetch_registers	gdb/i386-linux-nat.c	/^i386_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:i386_linux_nat_target
fetch_registers	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:ia64_linux_nat_target
fetch_registers	gdb/linux-nat-trad.c	/^linux_nat_trad_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:linux_nat_trad_target
fetch_registers	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:loongarch_linux_nat_target
fetch_registers	gdb/m32r-linux-nat.c	/^m32r_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:m32r_linux_nat_target
fetch_registers	gdb/m68k-bsd-nat.c	/^m68k_bsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:m68k_bsd_nat_target
fetch_registers	gdb/m68k-linux-nat.c	/^m68k_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:m68k_linux_nat_target
fetch_registers	gdb/mips-fbsd-nat.c	/^mips_fbsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips_fbsd_nat_target
fetch_registers	gdb/mips-linux-nat.c	/^mips_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips_linux_nat_target
fetch_registers	gdb/mips-nbsd-nat.c	/^mips_nbsd_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:mips_nbsd_nat_target
fetch_registers	gdb/mips64-obsd-nat.c	/^mips64_obsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips64_obsd_nat_target
fetch_registers	gdb/nto-procfs.c	/^nto_procfs_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:nto_procfs_target
fetch_registers	gdb/ppc-fbsd-nat.c	/^ppc_fbsd_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:ppc_fbsd_nat_target
fetch_registers	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:ppc_linux_nat_target
fetch_registers	gdb/ppc-nbsd-nat.c	/^ppc_nbsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:ppc_nbsd_nat_target
fetch_registers	gdb/ppc-obsd-nat.c	/^ppc_obsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:ppc_obsd_nat_target
fetch_registers	gdb/procfs.c	/^procfs_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:procfs_target
fetch_registers	gdb/ravenscar-thread.c	/^ravenscar_thread_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:ravenscar_thread_target
fetch_registers	gdb/record-btrace.c	/^record_btrace_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:record_btrace_target
fetch_registers	gdb/record-full.c	/^record_full_core_target::fetch_registers (struct regcache *regcache,$/;"	f	class:record_full_core_target
fetch_registers	gdb/remote-sim.c	/^gdbsim_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:gdbsim_target
fetch_registers	gdb/remote.c	/^remote_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:remote_target
fetch_registers	gdb/rs6000-nat.c	/^rs6000_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:rs6000_nat_target
fetch_registers	gdb/s390-linux-nat.c	/^s390_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:s390_linux_nat_target
fetch_registers	gdb/sh-nbsd-nat.c	/^sh_nbsd_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:sh_nbsd_nat_target
fetch_registers	gdb/sol-thread.c	/^sol_thread_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:sol_thread_target
fetch_registers	gdb/spu-linux-nat.c	/^spu_linux_nat_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:spu_linux_nat_target
fetch_registers	gdb/spu-multiarch.c	/^spu_multiarch_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:spu_multiarch_target
fetch_registers	gdb/target-delegates.c	/^debug_target::fetch_registers (struct regcache *arg0, int arg1)$/;"	f	class:debug_target
fetch_registers	gdb/target-delegates.c	/^dummy_target::fetch_registers (struct regcache *arg0, int arg1)$/;"	f	class:dummy_target
fetch_registers	gdb/target-delegates.c	/^target_ops::fetch_registers (struct regcache *arg0, int arg1)$/;"	f	class:target_ops
fetch_registers	gdb/tilegx-linux-nat.c	/^tilegx_linux_nat_target::fetch_registers (struct regcache *regcache,$/;"	f	class:tilegx_linux_nat_target
fetch_registers	gdb/tracefile-tfile.c	/^tfile_target::fetch_registers (struct regcache *regcache, int regno)$/;"	f	class:tfile_target
fetch_registers	gdb/vax-bsd-nat.c	/^vax_bsd_nat_target::fetch_registers (struct regcache *regcache, int regnum)$/;"	f	class:vax_bsd_nat_target
fetch_registers	gdb/windows-nat.c	/^windows_nat_target::fetch_registers (struct regcache *regcache, int r)$/;"	f	class:windows_nat_target
fetch_registers	gdb/xtensa-linux-nat.c	/^xtensa_linux_nat_target::fetch_registers (struct regcache *regcache,$/;"	f	class:xtensa_linux_nat_target
fetch_registers_using_g	gdb/remote.c	/^remote_target::fetch_registers_using_g (struct regcache *regcache)$/;"	f	class:remote_target
fetch_regs	gdb/arm-linux-nat.c	/^fetch_regs (struct regcache *regcache)$/;"	f	file:
fetch_regs	gdb/arm-nbsd-nat.c	/^fetch_regs (struct regcache *regcache)$/;"	f	file:
fetch_regs	gdb/i386-linux-nat.c	/^fetch_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_regs	gdb/i386-linux-nat.c	/^static void fetch_regs (struct regcache *regcache, int tid) {}$/;"	f	file:
fetch_regs	gdb/m32r-linux-nat.c	/^fetch_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_regs	gdb/m68k-linux-nat.c	/^fetch_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_regs	gdb/m68k-linux-nat.c	/^static void fetch_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_regs	gdb/s390-linux-nat.c	/^fetch_regs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_regs_kernel_thread	gdb/aix-thread.c	/^fetch_regs_kernel_thread (struct regcache *regcache, int regno,$/;"	f	file:
fetch_regs_user_thread	gdb/aix-thread.c	/^fetch_regs_user_thread (struct regcache *regcache, pthdb_pthread_t pdtid)$/;"	f	file:
fetch_regset	gdb/s390-linux-nat.c	/^fetch_regset (struct regcache *regcache, int tid,$/;"	f	file:
fetch_spe_register	gdb/ppc-linux-nat.c	/^fetch_spe_register (struct regcache *regcache, int tid, int regno)$/;"	f	file:
fetch_str	sim/iq2000/iq2000.c	/^fetch_str (current_cpu, pc, addr)$/;"	f	file:
fetch_str	sim/mips/interp.c	/^fetch_str (SIM_DESC sd,$/;"	f	file:
fetch_str	sim/sh64/sh64.c	/^fetch_str (current_cpu, pc, addr)$/;"	f	file:
fetch_str	sim/v850/simops.c	/^fetch_str (SIM_DESC sd, address_word addr)$/;"	f	file:
fetch_subexp_value	gdb/eval.c	/^fetch_subexp_value (struct expression *exp, int *pc, struct value **valp,$/;"	f
fetch_sveregs_from_thread	gdb/aarch64-linux-nat.c	/^fetch_sveregs_from_thread (struct regcache *regcache)$/;"	f	file:
fetch_tls_load_module_address	gdb/gdbarch.c	/^  gdbarch_fetch_tls_load_module_address_ftype *fetch_tls_load_module_address;$/;"	m	struct:gdbarch	file:
fetch_traceframe_registers	gdb/gdbserver/tracepoint.c	/^fetch_traceframe_registers (int tfnum, struct regcache *regcache, int regnum)$/;"	f
fetch_vfp_regs	gdb/arm-linux-nat.c	/^fetch_vfp_regs (struct regcache *regcache)$/;"	f	file:
fetch_vsx_registers	gdb/ppc-linux-nat.c	/^fetch_vsx_registers (struct regcache *regcache, int tid, int regno)$/;"	f	file:
fetch_wmmx_regs	gdb/arm-linux-nat.c	/^fetch_wmmx_regs (struct regcache *regcache)$/;"	f	file:
fetch_xml_builtin	gdb/xml-support.c	/^fetch_xml_builtin (const char *filename)$/;"	f
fetch_xstateregs	gdb/i386-linux-nat.c	/^fetch_xstateregs (struct regcache *regcache, int tid)$/;"	f	file:
fetch_xtregs	gdb/xtensa-linux-nat.c	/^fetch_xtregs (struct regcache *regcache, int regnum)$/;"	f	file:
fetched	gdb/target-descriptions.c	/^  int fetched;$/;"	m	struct:target_desc_info	file:
fetched_regs	gdb/gnu-nat.h	/^    unsigned long fetched_regs;$/;"	m	struct:proc
fetcher	gdb/xml-support.c	/^  xml_fetch_another fetcher;$/;"	m	struct:xinclude_parsing_data	file:
fetcher_baton	gdb/xml-support.c	/^  void *fetcher_baton;$/;"	m	struct:xinclude_parsing_data	file:
fextsfdf	sim/common/cgen-accfp.c	/^fextsfdf (CGEN_FPU* fpu, int how UNUSED, SF x)$/;"	f	file:
fextsfdf	sim/common/cgen-fpu.h	/^  DF (*fextsfdf) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
ff	gdb/testsuite/gdb.cp/derivation.cc	/^    value_type ff;$/;"	m	class:F	file:
ff	sim/mips/dv-tx3904tmr.c	/^  int ff; \/* pulse generator flip-flop value: 1\/0 *\/$/;"	m	struct:tx3904tmr	file:
ff1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^	void *ff1;$/;"	m	union:asd::jkl::__anon2024	file:
ff1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int ff1;$/;"	m	struct:pqr	file:
ff2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^	signed char *ff2;$/;"	m	union:asd::jkl::__anon2025	file:
ff2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct xyz ff2;$/;"	m	struct:pqr	typeref:struct:pqr::xyz	file:
ff3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char ff3;$/;"	m	struct:pqr	file:
fff1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct tuv fff1;$/;"	m	union:qwe	typeref:struct:qwe::tuv	file:
fff2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct xyz fff2;$/;"	m	union:qwe	typeref:struct:qwe::xyz	file:
ffff	gdb/testsuite/gdb.base/return2.c	/^  char      ffff[80];$/;"	m	union:__anon2003	file:
ffff	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  char      ffff[80];$/;"	m	union:__anon1935	file:
fflush	gdb/gnulib/import/error.c	85;"	d	file:
ffmovd	sim/aarch64/simulator.c	/^ffmovd (sim_cpu *cpu)$/;"	f	file:
ffmovs	sim/aarch64/simulator.c	/^ffmovs (sim_cpu *cpu)$/;"	f	file:
ffoo	gdb/testsuite/gdb.cp/derivation.cc	/^F::value_type F::ffoo() {$/;"	f	class:F
ffs	libiberty/ffs.c	/^ffs (register int valu)$/;"	f
fgets	intl/localealias.c	114;"	d	file:
fgets	intl/localealias.c	115;"	d	file:
fgets	readline/examples/rl-fgets.c	/^fgets ($/;"	f
fgets_t	readline/examples/rl-fgets.c	/^typedef char * ( * fgets_t ) ( char * s, int n, FILE * stream ) ;$/;"	t	file:
fgmovd	sim/aarch64/simulator.c	/^fgmovd (sim_cpu *cpu)$/;"	f	file:
fgmovs	sim/aarch64/simulator.c	/^fgmovs (sim_cpu *cpu)$/;"	f	file:
fgr	sim/mips/sim-main.h	/^  fp_word fgr[NR_FGR];$/;"	m	struct:_sim_cpu
fgrps	opcodes/i386-dis.c	/^static char *fgrps[][8] = {$/;"	v	file:
fhold	sim/erc32/sis.h	/^    uint32          fhold;	\/* FPU hold cycles in current inst *\/$/;"	m	struct:pstate
fholdt	sim/erc32/sis.h	/^    uint64          fholdt;$/;"	m	struct:pstate
fiNil	include/coff/sym.h	400;"	d
fib	gdb/testsuite/gdb.btrace/function_call_history.c	/^fib (int n)$/;"	f
fiber_data	gdb/windows-tdep.c	/^    uint32_t fiber_data;			\/* %fs:0x0010 *\/$/;"	m	struct:thread_information_block_32	file:
fiber_data	gdb/windows-tdep.c	/^    uint64_t fiber_data;			\/* %gs:0x0020 *\/$/;"	m	struct:thread_information_block_64	file:
fibheap	include/fibheap.h	/^typedef struct fibheap$/;"	s
fibheap_cascading_cut	libiberty/fibheap.c	/^fibheap_cascading_cut (fibheap_t heap, fibnode_t y)$/;"	f	file:
fibheap_comp_data	libiberty/fibheap.c	/^fibheap_comp_data (fibheap_t heap, fibheapkey_t key, void *data, fibnode_t b)$/;"	f	file:
fibheap_compare	libiberty/fibheap.c	/^fibheap_compare (fibheap_t heap ATTRIBUTE_UNUSED, fibnode_t a, fibnode_t b)$/;"	f	file:
fibheap_consolidate	libiberty/fibheap.c	/^fibheap_consolidate (fibheap_t heap)$/;"	f	file:
fibheap_cut	libiberty/fibheap.c	/^fibheap_cut (fibheap_t heap, fibnode_t node, fibnode_t parent)$/;"	f	file:
fibheap_delete	libiberty/fibheap.c	/^fibheap_delete (fibheap_t heap)$/;"	f
fibheap_delete_node	libiberty/fibheap.c	/^fibheap_delete_node (fibheap_t heap, fibnode_t node)$/;"	f
fibheap_empty	libiberty/fibheap.c	/^fibheap_empty (fibheap_t heap)$/;"	f
fibheap_extr_min_node	libiberty/fibheap.c	/^fibheap_extr_min_node (fibheap_t heap)$/;"	f	file:
fibheap_extract_min	libiberty/fibheap.c	/^fibheap_extract_min (fibheap_t heap)$/;"	f
fibheap_ins_root	libiberty/fibheap.c	/^fibheap_ins_root (fibheap_t heap, fibnode_t node)$/;"	f	file:
fibheap_insert	libiberty/fibheap.c	/^fibheap_insert (fibheap_t heap, fibheapkey_t key, void *data)$/;"	f
fibheap_link	libiberty/fibheap.c	/^fibheap_link (fibheap_t heap ATTRIBUTE_UNUSED,$/;"	f	file:
fibheap_min	libiberty/fibheap.c	/^fibheap_min (fibheap_t heap)$/;"	f
fibheap_min_key	libiberty/fibheap.c	/^fibheap_min_key (fibheap_t heap)$/;"	f
fibheap_new	libiberty/fibheap.c	/^fibheap_new (void)$/;"	f
fibheap_rem_root	libiberty/fibheap.c	/^fibheap_rem_root (fibheap_t heap, fibnode_t node)$/;"	f	file:
fibheap_replace_data	libiberty/fibheap.c	/^fibheap_replace_data (fibheap_t heap, fibnode_t node, void *data)$/;"	f
fibheap_replace_key	libiberty/fibheap.c	/^fibheap_replace_key (fibheap_t heap, fibnode_t node, fibheapkey_t key)$/;"	f
fibheap_replace_key_data	libiberty/fibheap.c	/^fibheap_replace_key_data (fibheap_t heap, fibnode_t node,$/;"	f
fibheap_t	include/fibheap.h	/^} *fibheap_t;$/;"	t	typeref:struct:fibheap
fibheap_union	libiberty/fibheap.c	/^fibheap_union (fibheap_t heapa, fibheap_t heapb)$/;"	f
fibheapkey_t	include/fibheap.h	/^typedef long fibheapkey_t;$/;"	t
fibnode	include/fibheap.h	/^typedef struct fibnode$/;"	s
fibnode_insert_after	libiberty/fibheap.c	/^fibnode_insert_after (fibnode_t a, fibnode_t b)$/;"	f	file:
fibnode_insert_before	libiberty/fibheap.c	51;"	d	file:
fibnode_new	libiberty/fibheap.c	/^fibnode_new (void)$/;"	f	file:
fibnode_remove	libiberty/fibheap.c	/^fibnode_remove (fibnode_t node)$/;"	f	file:
fibnode_t	include/fibheap.h	/^} *fibnode_t;$/;"	t	typeref:struct:fibnode
fido_a	include/opcode/m68k.h	33;"	d
field	gdb/dwarf2read.c	/^  struct field field {};$/;"	s	struct:nextfield	file:
field	gdb/gdbtypes.h	/^struct field$/;"	s
field	gdb/python/py-type.c	/^  int field;$/;"	m	struct:__anon2077	file:
field	gdb/stabsread.c	/^  struct field field;$/;"	m	struct:nextfield	typeref:struct:nextfield::field	file:
field	gdb/symtab.h	/^  struct field *field;$/;"	m	struct:field_of_this_result	typeref:struct:field_of_this_result::field
field	gdb/testsuite/gdb.base/setvar.c	/^struct senum_field {enum senum field:2; } sef;$/;"	m	struct:senum_field	typeref:enum:senum_field::senum	file:
field	gdb/testsuite/gdb.base/setvar.c	/^struct uenum_field {enum uenum field:2; } uef;$/;"	m	struct:uenum_field	typeref:enum:uenum_field::uenum	file:
field	gdb/testsuite/gdb.base/vla-stub.c	/^  int field;$/;"	m	struct:static_struct	file:
field	gdb/testsuite/gdb.compile/compile-print.c	/^  int field;$/;"	m	struct:object	file:
field	gdb/testsuite/gdb.cp/static-print-quit.cc	/^    static D field;$/;"	m	class:C	file:
field	gdb/testsuite/gdb.cp/static-print-quit.cc	/^D C::field;$/;"	m	class:C	file:
field	include/hp-symtab.h	/^  dnttpointer field	     ;     \/* Pointer to field or qualifier.  *\/$/;"	m	struct:dntt_type_genfield
field	include/hp-symtab.h	/^  dnttpointer field          ;     \/* pointer field                 *\/$/;"	m	struct:dntt_type_memaccess
field	include/opcode/ia64.h	/^  field[4];		\/* no operand has more than this many bit-fields *\/$/;"	m	struct:ia64_operand	typeref:struct:ia64_operand::bit_field
field	include/vms/dst.h	/^  unsigned char field[4];$/;"	m	struct:vms_dst_pcline
field	opcodes/nds32-asm.h	/^  const struct nds32_field *field;$/;"	m	struct:nds32_asm_insn	typeref:struct:nds32_asm_insn::nds32_field
field	sim/igen/gen.h	/^  insn_field_entry *field;$/;"	m	struct:_opcode_bits
field	sim/igen/ld-insn.h	/^  insn_field_entry *field;$/;"	m	struct:_insn_bit_entry
field	sim/igen/ld-insn.h	/^  struct _insn_field_entry *field;$/;"	m	struct:_insn_field_cond	typeref:struct:_insn_field_cond::_insn_field_entry
field	sim/igen/table.h	/^  char **field;$/;"	m	struct:_table_entry
field	sim/ppc/ld-insn.h	/^  insn_field *field;$/;"	m	struct:_insn_bits
field1	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  void *field1;$/;"	m	struct:abc	file:
field1	gdb/testsuite/gdb.base/symbol-alias.c	/^  int field1;$/;"	m	struct:S	file:
field1	gdb/testsuite/gdb.base/symbol-alias2.c	/^  int field1;$/;"	m	struct:S	file:
field2	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  unsigned int field2 : 1;$/;"	m	struct:abc	file:
field2	gdb/testsuite/gdb.base/symbol-alias.c	/^  int field2;$/;"	m	struct:S	file:
field2	gdb/testsuite/gdb.base/symbol-alias2.c	/^  int field2;$/;"	m	struct:S	file:
field3	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed int field3;$/;"	m	struct:abc	file:
field4	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  signed char field4;$/;"	m	struct:abc	file:
field5	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  uint64_t field5;$/;"	m	struct:abc	file:
field6	gdb/testsuite/gdb.base/ptype-offsets.cc	/^    void *field6;$/;"	m	union:abc::__anon2023	file:
field7	gdb/testsuite/gdb.base/ptype-offsets.cc	/^    signed int field7;$/;"	m	union:abc::__anon2023	file:
field8	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  } field8;$/;"	m	struct:abc	typeref:union:abc::__anon2023	file:
field9	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  my_int_type field9;$/;"	m	struct:abc	file:
field_0	gdb/testsuite/gdb.base/gdb1090.c	/^  int field_0;$/;"	m	struct:s_2_by_4	file:
field_1	gdb/testsuite/gdb.base/gdb1090.c	/^  int field_1;$/;"	m	struct:s_2_by_4	file:
field_alignment	gdb/ada-lang.c	/^field_alignment (struct type *type, int f)$/;"	f	file:
field_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute field_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
field_constant_int	sim/ppc/ld-insn.c	/^  field_constant_int = 1,$/;"	e	enum:__anon972	file:
field_constant_slash	sim/ppc/ld-insn.c	/^  field_constant_slash = 2,$/;"	e	enum:__anon972	file:
field_constant_string	sim/ppc/ld-insn.c	/^  field_constant_string = 3$/;"	e	enum:__anon972	file:
field_core_addr	gdb/ui-out.c	/^ui_out::field_core_addr (const char *fldname, struct gdbarch *gdbarch,$/;"	f	class:ui_out
field_dealloc	gdb/python/py-type.c	/^field_dealloc (PyObject *obj)$/;"	f	file:
field_exp	gdb/p-exp.y	/^field_exp	:	exp '.'	%prec UNARY$/;"	l
field_expr	gdb/rust-exp.y	/^field_expr:$/;"	l
field_fmt	gdb/ui-out.c	/^ui_out::field_fmt (const char *fldname, const char *format, ...)$/;"	f	class:ui_out
field_fmt_int	gdb/ui-out.c	/^ui_out::field_fmt_int (int input_width, ui_align input_align,$/;"	f	class:ui_out
field_htab	opcodes/nds32-asm.c	/^static htab_t field_htab;$/;"	v	file:
field_id	include/opcode/tic6x.h	/^  tic6x_insn_field_id field_id;$/;"	m	struct:__anon1307
field_id	include/opcode/tic6x.h	/^  tic6x_insn_field_id field_id;$/;"	m	struct:__anon1310
field_id	include/opcode/tic6x.h	/^  tic6x_insn_field_id field_id;$/;"	m	struct:__anon1316
field_id	include/xtensa-isa-internal.h	/^  int field_id;$/;"	m	struct:xtensa_operand_internal_struct
field_info	gdb/dwarf2read.c	/^struct field_info$/;"	s	file:
field_info	gdb/rs6000-aix-tdep.c	/^struct field_info$/;"	s	file:
field_info	gdb/stabsread.c	/^struct field_info$/;"	s	file:
field_int	gdb/ui-out.c	/^ui_out::field_int (const char *fldname, int value)$/;"	f	class:ui_out
field_is_static	gdb/gdbtypes.c	/^field_is_static (struct field *f)$/;"	f
field_loc_kind	gdb/gdbtypes.h	/^enum field_loc_kind$/;"	g
field_location	gdb/gdbtypes.h	/^union field_location$/;"	u
field_name	gdb/probe.h	/^    const char *field_name;$/;"	m	struct:info_probe_column
field_name	gdb/python/py-type.c	/^field_name (struct type *type, int field)$/;"	f	file:
field_name	sim/ppc/ld-cache.h	/^  char *field_name;$/;"	m	struct:_cache_table
field_name_match	gdb/ada-lang.c	/^field_name_match (const char *field_name, const char *target)$/;"	f	file:
field_names	sim/igen/ld-insn.h	/^  filter *field_names;$/;"	m	struct:_insn_entry
field_names	sim/igen/ld-insn.h	/^  filter *field_names;$/;"	m	struct:_insn_word_entry
field_new	gdb/python/py-type.c	/^field_new (void)$/;"	f	file:
field_num	gdb/guile/scm-type.c	/^  int field_num;$/;"	m	struct:__anon1883	file:
field_object	gdb/python/py-type.c	/^} field_object;$/;"	t	typeref:struct:pyty_field_object	file:
field_object_getset	gdb/python/py-type.c	/^static gdb_PyGetSetDef field_object_getset[] =$/;"	v	file:
field_object_type	gdb/python/py-type.c	/^PyTypeObject field_object_type =$/;"	v
field_of_this_result	gdb/symtab.h	/^struct field_of_this_result$/;"	s
field_separator	gdb/cli-out.c	/^cli_ui_out::field_separator ()$/;"	f	class:cli_ui_out
field_separator	gdb/mi/mi-out.c	/^mi_ui_out::field_separator ()$/;"	f	class:mi_ui_out
field_skip	gdb/ui-out.c	/^ui_out::field_skip (const char *fldname)$/;"	f	class:ui_out
field_smob	gdb/guile/scm-type.c	/^} field_smob;$/;"	t	typeref:struct:__anon1883	file:
field_smob_name	gdb/guile/scm-type.c	/^static const char field_smob_name[] = "gdb:field";$/;"	v	file:
field_smob_tag	gdb/guile/scm-type.c	/^static scm_t_bits field_smob_tag;$/;"	v	file:
field_stream	gdb/ui-out.c	/^ui_out::field_stream (const char *fldname, string_file &stream)$/;"	f	class:ui_out
field_string	gdb/ui-out.c	/^ui_out::field_string (const char *fldname, const char *string)$/;"	f	class:ui_out
field_string	gdb/ui-out.c	/^ui_out::field_string (const char *fldname, const std::string &string)$/;"	f	class:ui_out
field_t	opcodes/nds32-asm.h	/^} field_t;$/;"	t	typeref:struct:nds32_field
fieldcmp	opcodes/opc2c.c	/^fieldcmp (opcode * op, int bit, char *name)$/;"	f	file:
fieldcmp	sim/m32c/opc2c.c	/^fieldcmp (opcode * op, int bit, char *name)$/;"	f	file:
fields	gdb/common/tdesc.h	/^  std::vector<tdesc_type_field> fields;$/;"	m	struct:tdesc_type_with_fields
fields	gdb/dwarf2read.c	/^    std::vector<struct nextfield> fields;$/;"	m	struct:field_info	typeref:struct:field_info::nextfield	file:
fields	gdb/gdbtypes.h	/^    struct field *fields;$/;"	m	union:main_type::__anon1770	typeref:struct:main_type::__anon1770::field
fields	gdb/riscv-tdep.h	/^    } fields;$/;"	m	union:gdbarch_tdep::__anon1849	typeref:struct:gdbarch_tdep::__anon1849::__anon1850
fields	gdb/testsuite/gdb.base/bitfields.c	/^struct fields$/;"	s	file:
fields	gdb/testsuite/gdb.base/bitfields2.c	/^struct fields$/;"	s	file:
fields	gdb/testsuite/gdb.base/macscp1.c	/^  struct fields$/;"	s	struct:outer	file:
fields	gdb/testsuite/gdb.base/macscp1.c	/^  } fields;$/;"	m	struct:outer	typeref:struct:outer::fields	file:
fields	include/opcode/ft32.h	/^  int fields;$/;"	m	struct:ft32_opc_info_t
fields	include/opcode/tic6x.h	/^  tic6x_insn_field fields[TIC6X_MAX_INSN_FIELDS];$/;"	m	struct:__anon1308
fields	opcodes/aarch64-gen.c	/^  const char *fields;$/;"	m	struct:operand	file:
fields	opcodes/aarch64-opc.c	/^const aarch64_field fields[] =$/;"	v
fields	opcodes/aarch64-opc.h	/^  enum aarch64_field_kind fields[4];$/;"	m	struct:aarch64_operand	typeref:enum:aarch64_operand::aarch64_field_kind
fields	sim/cris/cpuv10.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/cris/cpuv32.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/frv/cpu.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/igen/gen-icache.c	/^  filter *fields;$/;"	m	struct:_form_fields	file:
fields	sim/iq2000/cpu.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/lm32/cpu.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/m32r/cpu.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/m32r/cpu2.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/m32r/cpux.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/or1k/cpu.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/ppc/ld-insn.h	/^  insn_fields *fields;$/;"	m	struct:_insn
fields	sim/ppc/table.h	/^  char *fields[0];	 \/* User defined *\/$/;"	m	struct:_table_entry
fields	sim/ppc/table.h	/^  char *fields[0];	\/* User defined *\/$/;"	m	struct:_table_model_entry
fields	sim/sh64/defs-compact.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fields	sim/sh64/defs-media.h	/^  union sem_fields fields;$/;"	m	struct:argbuf	typeref:union:argbuf::sem_fields
fifo	gdb/ser-go32.c	/^    int fifo;$/;"	m	struct:dos_ttystate	file:
fifo	sim/ppc/hw_ide.c	/^  unsigned8 fifo[nr_fifo_entries];$/;"	m	struct:_ide_controller	file:
fifo_pos	sim/ppc/hw_ide.c	/^  int fifo_pos;$/;"	m	struct:_ide_controller	file:
fifo_size	sim/ppc/hw_ide.c	/^  int fifo_size;$/;"	m	struct:_ide_controller	file:
file	bfd/dwarf2.c	/^  char *		file;$/;"	m	struct:funcinfo	file:
file	bfd/dwarf2.c	/^  char *file;$/;"	m	struct:varinfo	file:
file	bfd/ecofflink.c	/^	} file;$/;"	m	union:shuffle::__anon1125	typeref:struct:shuffle::__anon1125::__anon1126	file:
file	bfd/xcofflink.c	/^  const char *file;$/;"	m	struct:xcoff_import_file	file:
file	bfd/xsym.h	/^  file;$/;"	m	union:bfd_sym_contained_labels_table_entry	typeref:struct:bfd_sym_contained_labels_table_entry::__anon1075
file	bfd/xsym.h	/^  file;$/;"	m	union:bfd_sym_contained_statements_table_entry	typeref:struct:bfd_sym_contained_statements_table_entry::__anon1072
file	bfd/xsym.h	/^  file;$/;"	m	union:bfd_sym_contained_types_table_entry	typeref:struct:bfd_sym_contained_types_table_entry::__anon1078
file	bfd/xsym.h	/^  file;$/;"	m	union:bfd_sym_contained_variables_table_entry	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1065
file	gdb/macroscope.h	/^  struct macro_source_file *file;$/;"	m	struct:macro_scope	typeref:struct:macro_scope::macro_source_file
file	gdb/macrotab.c	/^  struct macro_source_file *file;$/;"	m	struct:macro_for_each_data	typeref:struct:macro_for_each_data::macro_source_file	file:
file	gdb/nat/linux-btrace.h	/^  int file;$/;"	m	struct:btrace_tinfo_bts
file	gdb/nat/linux-btrace.h	/^  int file;$/;"	m	struct:btrace_tinfo_pt
file	sim/common/hw-tree.c	/^  void *file;$/;"	m	struct:printer	file:
file	sim/common/sim-hw.c	/^  struct sim_state *file;$/;"	m	struct:printer	typeref:struct:printer::sim_state	file:
file	sim/igen/table.h	/^  table *file;$/;"	m	struct:_table_entry
file	sim/ppc/gen-model.c	/^  lf *file;$/;"	m	struct:_model_c_passed_data	file:
file	sim/ppc/hw_com.c	/^  FILE *file;$/;"	m	struct:_com_port	file:
file	zlib/contrib/iostream/zfstream.h	/^  gzFile file;$/;"	m	class:gzfilebuf
file	zlib/contrib/iostream3/zfstream.h	/^  gzFile file;$/;"	m	class:gzfilebuf
file	zlib/examples/gzappend.c	/^} file;$/;"	t	typeref:struct:__anon997	file:
file	zlib/test/minigzip.c	/^    FILE *file;$/;"	m	struct:gzFile_s	file:
file2_thread_local	gdb/testsuite/gdb.threads/tls2.c	/^__thread int file2_thread_local;$/;"	v
file_align	bfd/xcofflink.c	/^  unsigned long file_align;$/;"	m	struct:xcoff_link_hash_table	file:
file_and_directory	gdb/dwarf2read.c	/^struct file_and_directory$/;"	s	file:
file_command	gdb/exec.c	/^file_command (const char *arg, int from_tty)$/;"	f	file:
file_compress	zlib/minigzip.c	/^void file_compress(file, mode)$/;"	f
file_compress	zlib/test/minigzip.c	/^void file_compress(file, mode)$/;"	f
file_constrained_test_cpls2_function	gdb/testsuite/gdb.linespec/cpls2.cc	/^file_constrained_test_cpls2_function (int i)$/;"	f
file_constrained_test_cpls_function	gdb/testsuite/gdb.linespec/cpls.cc	/^file_constrained_test_cpls_function (int i)$/;"	f
file_count	gdb/linux-tdep.c	/^  ULONGEST file_count;$/;"	m	struct:linux_make_mappings_data	file:
file_delta	bfd/xsym.h	/^    unsigned long file_delta;			    \/* Increment from previous source.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066
file_delta	bfd/xsym.h	/^    unsigned long file_delta;    \/* Where it is defined.  *\/$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1073
file_delta	bfd/xsym.h	/^    unsigned long file_delta;  \/* Where it is defined.  *\/$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1076
file_delta	bfd/xsym.h	/^    unsigned long file_delta; \/* From last file definition.  *\/$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1079
file_end	include/som/internal.h	/^  unsigned int file_end;$/;"	m	struct:som_lst_header
file_end	include/som/lst.h	/^  unsigned char file_end[4];$/;"	m	struct:som_external_lst_header
file_entry	gdb/dwarf2read.c	/^  file_entry (const char *name_, dir_index d_index_,$/;"	f	struct:file_entry
file_entry	gdb/dwarf2read.c	/^struct file_entry$/;"	s	file:
file_entry	sim/ppc/ld-cache.h	/^  table_entry *file_entry;$/;"	m	struct:_cache_table
file_entry	sim/ppc/ld-insn.h	/^  table_entry *file_entry;$/;"	m	struct:_insn
file_extern_locaddr_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_extern_locaddr_resolvable:$/;"	l
file_extern_locempty_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_extern_locempty_resolvable:$/;"	l
file_extern_locno_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_extern_locno_resolvable:$/;"	l
file_file_name	gdb/dwarf2read.c	/^file_file_name (int file, struct line_header *lh)$/;"	f	file:
file_format	bfd/vms.h	/^  enum file_format_enum file_format;$/;"	m	struct:vms_rec_rd	typeref:enum:vms_rec_rd::file_format_enum
file_format_enum	bfd/vms.h	/^enum file_format_enum$/;"	g
file_full_name	gdb/dwarf2read.c	/^file_full_name (int file, struct line_header *lh, const char *comp_dir)$/;"	f	file:
file_handler	gdb/event-loop.c	/^file_handler;$/;"	t	typeref:struct:file_handler	file:
file_handler	gdb/event-loop.c	/^typedef struct file_handler$/;"	s	file:
file_handler	gdb/gdbserver/event-loop.c	/^file_handler;$/;"	t	typeref:struct:file_handler	file:
file_handler	gdb/gdbserver/event-loop.c	/^typedef struct file_handler$/;"	s	file:
file_hdr	bfd/som.h	/^  struct som_header *file_hdr;$/;"	m	struct:somdata	typeref:struct:somdata::som_header
file_header	opcodes/s390-mkopc.c	/^static const char file_header[] =$/;"	v	file:
file_in_zip64_read_info_s	zlib/contrib/minizip/unzip.c	/^} file_in_zip64_read_info_s;$/;"	t	typeref:struct:__anon994	file:
file_is_auto_load_safe	gdb/auto-load.c	/^file_is_auto_load_safe (const char *filename, const char *debug_fmt, ...)$/;"	f
file_len	bfd/vms-lib.c	/^  ufile_ptr file_len;$/;"	m	struct:vms_lib_iovec	file:
file_loc_init_value	include/som/aout.h	/^  unsigned char file_loc_init_value[4];$/;"	m	struct:som_external_subspace_dictionary_record
file_loc_init_value	include/som/internal.h	/^  int file_loc_init_value;$/;"	m	struct:som_subspace_dictionary_record
file_locaddr_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_locaddr_resolvable:$/;"	l
file_locempty_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_locempty_resolvable:$/;"	l
file_locno_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^file_locno_resolvable:$/;"	l
file_matches	gdb/symtab.c	/^file_matches (const char *file, const char *files[], int nfiles, int basenames)$/;"	f	file:
file_name	bfd/syms.c	/^  char *file_name;$/;"	m	struct:indexentry	file:
file_name	gdb/jit.c	/^  const char *file_name;$/;"	m	struct:gdb_symtab	file:
file_name	sim/igen/misc.h	/^  const char *file_name;$/;"	m	struct:_line_ref
file_name	sim/m68hc11/dv-m68hc11eepr.c	/^  const char*           file_name;$/;"	m	struct:m68hc11eepr	file:
file_name	sim/m68hc11/dv-nvram.c	/^  const char      *file_name;   \/* Path of ram file.  *\/$/;"	m	struct:nvram	file:
file_name	sim/ppc/table.c	/^  char *file_name;$/;"	m	struct:_open_table	file:
file_name	sim/ppc/table.h	/^  char *file_name;$/;"	m	struct:_table_entry
file_name_at	gdb/dwarf2read.c	/^  const file_entry *file_name_at (unsigned int index) const$/;"	f	struct:line_header
file_name_at	gdb/dwarf2read.c	/^  file_entry *file_name_at (file_name_index index)$/;"	f	struct:line_header
file_names	gdb/dwarf2read.c	/^  const char **file_names;$/;"	m	struct:quick_file_names	file:
file_names	gdb/dwarf2read.c	/^  std::vector<file_entry> file_names;$/;"	m	struct:line_header	file:
file_names	gdb/dwarf2read.c	/^  struct quick_file_names *file_names;$/;"	m	struct:dwarf2_per_cu_quick_data	typeref:struct:dwarf2_per_cu_quick_data::quick_file_names	file:
file_offset	bfd/bfd-in.h	/^  file_ptr file_offset;	\/* Look here to find the file.  *\/$/;"	m	struct:carsym
file_offset	bfd/bfd-in2.h	/^  file_ptr file_offset;	\/* Look here to find the file.  *\/$/;"	m	struct:carsym
file_offset	bfd/xsym.h	/^    unsigned long file_offset;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1061
file_offset	include/aout/ranlib.h	/^    unsigned long file_offset;$/;"	m	struct:symdef
file_offset	include/mach-o/external.h	/^  unsigned char file_offset[8];$/;"	m	struct:mach_o_dyld_cache_mapping_info_external
file_offset	include/oasys.h	/^    bfd_byte file_offset[4];$/;"	m	struct:oasys_extmodule_table_a
file_offset	include/oasys.h	/^    bfd_byte file_offset[4];$/;"	m	struct:oasys_extmodule_table_b
file_offset	include/oasys.h	/^    file_ptr file_offset;$/;"	m	struct:oasys_module_table
file_path	gdb/solib-darwin.c	/^  CORE_ADDR file_path;$/;"	m	struct:gdb_dyld_image_info	file:
file_pos	bfd/vms-alpha.c	/^  file_ptr file_pos;$/;"	m	struct:vms_private_data_struct	file:
file_pos	include/vms/internal.h	/^  file_ptr file_pos;$/;"	m	struct:vms_internal_eisd_map
file_ptr	bfd/bfd-in.h	/^typedef @bfd_file_ptr@ file_ptr;$/;"	t
file_ptr	bfd/bfd-in2.h	/^typedef @bfd_file_ptr@ file_ptr;$/;"	t
file_read_description_xml	gdb/xml-tdesc.c	/^file_read_description_xml (const char *filename)$/;"	f
file_select_thread	gdb/ser-mingw.c	/^file_select_thread (void *arg)$/;"	f	file:
file_stratum	gdb/target.h	/^    file_stratum,		\/* Executable files, etc *\/$/;"	e	enum:strata
file_string_offset	gdb/dbxread.c	/^    int file_string_offset;$/;"	m	struct:symloc	file:
file_string_table_offset	gdb/dbxread.c	/^static unsigned int file_string_table_offset;$/;"	v	file:
file_sym_done	bfd/elflink.c	/^  bfd_boolean file_sym_done;$/;"	m	struct:elf_outext_info	file:
file_symbols	gdb/buildsym.h	/^EXTERN struct pending *file_symbols;$/;"	v	typeref:struct:pending
file_system_kind_auto	gdb/filesystem.c	/^const char file_system_kind_auto[] = "auto";$/;"	v
file_system_kind_dos_based	gdb/filesystem.c	/^const char file_system_kind_dos_based[] = "dos-based";$/;"	v
file_system_kind_unix	gdb/filesystem.c	/^const char file_system_kind_unix[] = "unix";$/;"	v
file_table	bfd/vms-alpha.c	/^  struct fileinfo *file_table;$/;"	m	struct:module	typeref:struct:module::fileinfo	file:
file_table_count	bfd/vms-alpha.c	/^  unsigned int file_table_count;$/;"	m	struct:module	file:
file_time	include/som/aout.h	/^  struct som_external_clock file_time;$/;"	m	struct:som_external_header	typeref:struct:som_external_header::som_external_clock
file_time	include/som/internal.h	/^  struct som_clock file_time;$/;"	m	struct:som_header	typeref:struct:som_header::som_clock
file_time	include/som/internal.h	/^  struct som_clock file_time;$/;"	m	struct:som_lst_header	typeref:struct:som_lst_header::som_clock
file_time	include/som/lst.h	/^  struct som_external_clock file_time;$/;"	m	struct:som_external_lst_header	typeref:struct:som_external_lst_header::som_external_clock
file_uncompress	zlib/minigzip.c	/^void file_uncompress(file)$/;"	f
file_uncompress	zlib/test/minigzip.c	/^void file_uncompress(file)$/;"	f
file_write	gdb/dwarf-index-write.c	/^file_write (FILE *file, const std::vector<Elem, Alloc> &vec)$/;"	f	file:
file_write	gdb/dwarf-index-write.c	/^file_write (FILE *file, const void *data, size_t size)$/;"	f	file:
fileid	include/vms/dst.h	/^  unsigned char fileid[2];$/;"	m	struct:vms_dst_src_decl_src
fileinfo	bfd/dwarf2.c	/^struct fileinfo$/;"	s	file:
fileinfo	bfd/vms-alpha.c	/^struct fileinfo$/;"	s	file:
fileio_close	gdb/inf-child.c	/^inf_child_target::fileio_close (int fd, int *target_errno)$/;"	f	class:inf_child_target
fileio_close	gdb/remote.c	/^remote_target::fileio_close (int fd, int *remote_errno)$/;"	f	class:remote_target
fileio_close	gdb/target.c	/^target_ops::fileio_close (int fd, int *target_errno)$/;"	f	class:target_ops
fileio_errno_to_host	gdb/gdb_bfd.c	/^fileio_errno_to_host (int errnum)$/;"	f	file:
fileio_fd_to_fh	gdb/target.c	/^fileio_fd_to_fh (int fd)$/;"	f	file:
fileio_fh_t	gdb/target.c	/^struct fileio_fh_t$/;"	s	file:
fileio_fhandles	gdb/target.c	/^static std::vector<fileio_fh_t> fileio_fhandles;$/;"	v	file:
fileio_fstat	gdb/inf-child.c	/^inf_child_target::fileio_fstat (int fd, struct stat *sb, int *target_errno)$/;"	f	class:inf_child_target
fileio_fstat	gdb/remote.c	/^remote_target::fileio_fstat (int fd, struct stat *st, int *remote_errno)$/;"	f	class:remote_target
fileio_fstat	gdb/target.c	/^target_ops::fileio_fstat (int fd, struct stat *sb, int *target_errno)$/;"	f	class:target_ops
fileio_handles_invalidate_target	gdb/target.c	/^fileio_handles_invalidate_target (target_ops *targ)$/;"	f	file:
fileio_mode_pack	gdb/common/fileio.c	/^fileio_mode_pack (mode_t mode)$/;"	f	file:
fileio_open	gdb/inf-child.c	/^inf_child_target::fileio_open (struct inferior *inf, const char *filename,$/;"	f	class:inf_child_target
fileio_open	gdb/linux-nat.c	/^linux_nat_target::fileio_open (struct inferior *inf, const char *filename,$/;"	f	class:linux_nat_target
fileio_open	gdb/remote.c	/^remote_target::fileio_open (struct inferior *inf, const char *filename,$/;"	f	class:remote_target
fileio_open	gdb/target.c	/^target_ops::fileio_open (struct inferior *inf, const char *filename,$/;"	f	class:target_ops
fileio_pread	gdb/inf-child.c	/^inf_child_target::fileio_pread (int fd, gdb_byte *read_buf, int len,$/;"	f	class:inf_child_target
fileio_pread	gdb/remote.c	/^remote_target::fileio_pread (int fd, gdb_byte *read_buf, int len,$/;"	f	class:remote_target
fileio_pread	gdb/target.c	/^target_ops::fileio_pread (int fd, gdb_byte *read_buf, int len,$/;"	f	class:target_ops
fileio_pwrite	gdb/inf-child.c	/^inf_child_target::fileio_pwrite (int fd, const gdb_byte *write_buf, int len,$/;"	f	class:inf_child_target
fileio_pwrite	gdb/remote.c	/^remote_target::fileio_pwrite (int fd, const gdb_byte *write_buf, int len,$/;"	f	class:remote_target
fileio_pwrite	gdb/target.c	/^target_ops::fileio_pwrite (int fd, const gdb_byte *write_buf, int len,$/;"	f	class:target_ops
fileio_readlink	gdb/inf-child.c	/^inf_child_target::fileio_readlink (struct inferior *inf, const char *filename,$/;"	f	class:inf_child_target
fileio_readlink	gdb/linux-nat.c	/^linux_nat_target::fileio_readlink (struct inferior *inf, const char *filename,$/;"	f	class:linux_nat_target
fileio_readlink	gdb/remote.c	/^remote_target::fileio_readlink (struct inferior *inf, const char *filename,$/;"	f	class:remote_target
fileio_readlink	gdb/target.c	/^target_ops::fileio_readlink (struct inferior *inf, const char *filename,$/;"	f	class:target_ops
fileio_to_host_mode	gdb/common/fileio.c	/^fileio_to_host_mode (int fileio_mode, mode_t *mode_p)$/;"	f
fileio_to_host_openflags	gdb/common/fileio.c	/^fileio_to_host_openflags (int fileio_open_flags, int *open_flags_p)$/;"	f
fileio_unlink	gdb/inf-child.c	/^inf_child_target::fileio_unlink (struct inferior *inf, const char *filename,$/;"	f	class:inf_child_target
fileio_unlink	gdb/linux-nat.c	/^linux_nat_target::fileio_unlink (struct inferior *inf, const char *filename,$/;"	f	class:linux_nat_target
fileio_unlink	gdb/remote.c	/^remote_target::fileio_unlink (struct inferior *inf, const char *filename,$/;"	f	class:remote_target
fileio_unlink	gdb/target.c	/^target_ops::fileio_unlink (struct inferior *inf, const char *filename,$/;"	f	class:target_ops
filelen	bfd/mach-o.h	/^  ufile_ptr filelen;$/;"	m	struct:mach_o_data_struct
filelocal	gdb/testsuite/gdb.base/scope0.c	/^static int filelocal = 1;	\/* In Data section *\/$/;"	v	file:
filelocal	gdb/testsuite/gdb.base/scope1.c	/^static int filelocal = 2;	\/* In Data section *\/$/;"	v	file:
filelocal_bss	gdb/testsuite/gdb.base/scope0.c	/^static int filelocal_bss;	\/* In BSS section *\/$/;"	v	file:
filelocal_bss	gdb/testsuite/gdb.base/scope1.c	/^static int filelocal_bss;	\/* In BSS section *\/$/;"	v	file:
filelocal_ro	gdb/testsuite/gdb.base/scope0.c	/^static const int filelocal_ro = 201;	\/* In Read-Only Data section *\/$/;"	v	file:
filelocal_ro	gdb/testsuite/gdb.base/scope1.c	/^static const int filelocal_ro = 202;	\/* In Read-Only Data section *\/$/;"	v	file:
fileman_completion	readline/examples/fileman.c	/^fileman_completion (text, start, end)$/;"	f
filename	bfd/bfd-in2.h	/^  const char *filename;$/;"	m	struct:bfd
filename	bfd/dwarf2.c	/^  char *		filename;$/;"	m	struct:line_info	file:
filename	bfd/libbfd-in.h	/^  char *filename;		\/* Null-terminated.  *\/$/;"	m	struct:areltdata
filename	bfd/libbfd.h	/^  char *filename;		\/* Null-terminated.  *\/$/;"	m	struct:areltdata
filename	bfd/syms.c	/^  char *filename;$/;"	m	struct:stab_find_info	file:
filename	bfd/xsym.h	/^  filename;$/;"	m	union:bfd_sym_file_references_table_entry	typeref:struct:bfd_sym_file_references_table_entry::__anon1060
filename	gdb/gdb_bfd.c	/^  const char *filename;$/;"	m	struct:gdb_bfd_cache_search	file:
filename	gdb/linux-thread-db.c	/^  char *filename;$/;"	m	struct:thread_db_info	file:
filename	gdb/macrotab.h	/^  const char *filename;$/;"	m	struct:macro_source_file
filename	gdb/nat/linux-namespaces.c	/^  const char *filename;$/;"	m	struct:linux_ns	file:
filename	gdb/psympriv.h	/^  const char *filename;$/;"	m	struct:partial_symtab
filename	gdb/python/lib/gdb/FrameDecorator.py	/^    def filename(self):$/;"	m	class:FrameDecorator
filename	gdb/rs6000-aix-tdep.c	/^  char *filename;$/;"	m	struct:ld_info	file:
filename	gdb/solib-aix.c	/^  std::string filename;$/;"	m	struct:lm_info_base	file:
filename	gdb/symtab.h	/^  const char *filename;$/;"	m	struct:minimal_symbol
filename	gdb/symtab.h	/^  const char *filename;$/;"	m	struct:symtab
filename	gdb/target-descriptions.c	/^  char *filename;$/;"	m	struct:target_desc_info	file:
filename	gdb/testsuite/gdb.python/py-framefilter.py	/^    def filename (self):$/;"	m	class:Dummy
filename	gdb/testsuite/gdb.threads/dlopen-libpthread.c	/^static const char *volatile filename;$/;"	v	file:
filename	gdb/tracepoint.h	/^  const char *filename;$/;"	m	struct:trace_status
filename	include/coff/ecoff.h	/^      const char *filename;$/;"	m	struct:ecoff_find_line::__anon1505
filename	intl/loadinfo.h	/^  const char *filename;$/;"	m	struct:loaded_l10nfile
filename	opcodes/i386-gen.c	/^static const char *filename;$/;"	v	file:
filename	sim/m32c/trace.c	/^  char *filename;$/;"	m	struct:Files	file:
filename	sim/rl78/trace.c	/^  char *filename;$/;"	m	struct:Files	file:
filename	sim/rx/trace.c	/^  char *filename;$/;"	m	struct:Files	file:
filename_cache	gdb/objfiles.h	/^  bcache *filename_cache = NULL;$/;"	m	struct:objfile_per_bfd_storage
filename_cmp	libiberty/filename_cmp.c	/^filename_cmp (const char *s1, const char *s2)$/;"	f
filename_completer	gdb/completer.c	/^filename_completer (struct cmd_list_element *ignore,$/;"	f
filename_completer_handle_brkchars	gdb/completer.c	/^filename_completer_handle_brkchars (struct cmd_list_element *ignore,$/;"	f	file:
filename_completion_function	readline/compat.c	/^filename_completion_function (s, i)$/;"	f
filename_display_absolute	gdb/source.c	/^static const char filename_display_absolute[] = "absolute";$/;"	v	file:
filename_display_basename	gdb/source.c	/^static const char filename_display_basename[] = "basename";$/;"	v	file:
filename_display_kind_names	gdb/source.c	/^static const char *const filename_display_kind_names[] = {$/;"	v	file:
filename_display_relative	gdb/source.c	/^static const char filename_display_relative[] = "relative";$/;"	v	file:
filename_display_string	gdb/source.c	/^static const char *filename_display_string = filename_display_relative;$/;"	v	file:
filename_eq	libiberty/filename_cmp.c	/^filename_eq (const void *s1, const void *s2)$/;"	f
filename_hash	libiberty/filename_cmp.c	/^filename_hash (const void *s)$/;"	f
filename_is_in_auto_load_safe_path_vec	gdb/auto-load.c	/^filename_is_in_auto_load_safe_path_vec (const char *filename,$/;"	f	file:
filename_is_in_pattern	gdb/auto-load.c	/^filename_is_in_pattern (const char *filename, const char *pattern)$/;"	f	file:
filename_is_in_pattern_1	gdb/auto-load.c	/^filename_is_in_pattern_1 (char *filename, char *pattern)$/;"	f	file:
filename_language	gdb/symfile.c	/^  filename_language (const std::string &ext_, enum language lang_)$/;"	f	struct:filename_language
filename_language	gdb/symfile.c	/^struct filename_language$/;"	s	file:
filename_language_table	gdb/symfile.c	/^static std::vector<filename_language> filename_language_table;$/;"	v	file:
filename_ncmp	libiberty/filename_cmp.c	/^filename_ncmp (const char *s1, const char *s2, size_t n)$/;"	f
filename_obstack	gdb/linux-tdep.c	/^  struct obstack *filename_obstack;$/;"	m	struct:linux_make_mappings_data	typeref:struct:linux_make_mappings_data::obstack	file:
filename_seen_cache	gdb/filename-seen-cache.c	/^filename_seen_cache::filename_seen_cache ()$/;"	f	class:filename_seen_cache
filename_seen_cache	gdb/filename-seen-cache.h	/^class filename_seen_cache$/;"	c
filename_seen_cache	gdb/symtab.c	/^  struct filename_seen_cache *filename_seen_cache;$/;"	m	struct:add_partial_filename_data	typeref:struct:add_partial_filename_data::filename_seen_cache	file:
filename_seen_cache	gdb/symtab.c	/^  struct filename_seen_cache *filename_seen_cache;$/;"	m	struct:output_source_filename_data	typeref:struct:output_source_filename_data::filename_seen_cache	file:
filenames_cache	gdb/dwarf2read.h	/^  gdb::optional<filename_seen_cache> filenames_cache;$/;"	m	struct:dwarf2_per_objfile
fileno	include/binary-io.h	43;"	d
fileno	include/binary-io.h	44;"	d
fileno	zlib/minigzip.c	50;"	d	file:
fileno	zlib/test/minigzip.c	54;"	d	file:
fileoff	bfd/mach-o.h	/^  bfd_vma fileoff;$/;"	m	struct:bfd_mach_o_segment_command
fileoff	include/mach-o/external.h	/^  unsigned char fileoff[4];     \/* Offset in bytes of the data to be mapped.  *\/$/;"	m	struct:mach_o_segment_command_32_external
fileoff	include/mach-o/external.h	/^  unsigned char fileoff[8];     \/* Offset in bytes of the data to be mapped.  *\/$/;"	m	struct:mach_o_segment_command_64_external
fileoff	libiberty/simple-object-mach-o.c	/^  unsigned char fileoff[4];	\/* Offset in bytes of the data to be mapped.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
fileoff	libiberty/simple-object-mach-o.c	/^  unsigned char fileoff[8];	\/* Offset in bytes of the data to be mapped.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
filep	bfd/ecofflink.c	/^  bfd_boolean filep;$/;"	m	struct:shuffle	file:
filepos	bfd/bfd-in2.h	/^  file_ptr filepos;$/;"	m	struct:bfd_section
filepos	gdb/linux-fork.c	/^  off_t *filepos;		\/* Set of open file descriptors' offsets.  *\/$/;"	m	struct:fork_info	file:
files	bfd/dwarf2.c	/^  struct fileinfo*	files;$/;"	m	struct:line_info_table	typeref:struct:line_info_table::fileinfo	file:
files	include/hp-symtab.h	/^  int              files;        \/* actual number of files *\/$/;"	m	struct:PXDB_struct
files	include/hp-symtab.h	/^  int           files;        \/* actual number of files *\/$/;"	m	struct:DOC_info_PXDB_header_struct
files	libiberty/pex-msdos.c	/^  const char *files[PEX_MSDOS_FILE_COUNT];$/;"	m	struct:pex_msdos	file:
files	sim/m32c/trace.c	/^Files *files = 0;$/;"	v
files	sim/rl78/trace.c	/^Files *files = 0;$/;"	v
files	sim/rx/trace.c	/^Files *files = 0;$/;"	v
files_and_tests	gdb/testsuite/analyze-racy-logs.py	/^files_and_tests = dict ()$/;"	v
files_info	gdb/bsd-kvm.c	/^bsd_kvm_target::files_info ()$/;"	f	class:bsd_kvm_target
files_info	gdb/corelow.c	/^core_target::files_info ()$/;"	f	class:core_target
files_info	gdb/ctf.c	/^ctf_target::files_info ()$/;"	f	class:ctf_target
files_info	gdb/exec.c	/^exec_target::files_info ()$/;"	f	class:exec_target
files_info	gdb/go32-nat.c	/^go32_nat_target::files_info ()$/;"	f	class:go32_nat_target
files_info	gdb/inf-ptrace.c	/^inf_ptrace_target::files_info ()$/;"	f	class:inf_ptrace_target
files_info	gdb/nto-procfs.c	/^nto_procfs_target::files_info ()$/;"	f	class:nto_procfs_target
files_info	gdb/procfs.c	/^procfs_target::files_info ()$/;"	f	class:procfs_target
files_info	gdb/remote-sim.c	/^gdbsim_target::files_info ()$/;"	f	class:gdbsim_target
files_info	gdb/remote.c	/^remote_target::files_info ()$/;"	f	class:remote_target
files_info	gdb/target-delegates.c	/^debug_target::files_info ()$/;"	f	class:debug_target
files_info	gdb/target-delegates.c	/^dummy_target::files_info ()$/;"	f	class:dummy_target
files_info	gdb/target-delegates.c	/^target_ops::files_info ()$/;"	f	class:target_ops
files_info	gdb/tracefile-tfile.c	/^tfile_target::files_info ()$/;"	f	class:tfile_target
files_info	gdb/windows-nat.c	/^windows_nat_target::files_info ()$/;"	f	class:windows_nat_target
filesize	bfd/mach-o.h	/^  unsigned long filesize;$/;"	m	struct:bfd_mach_o_segment_command
filesize	include/mach-o/external.h	/^  unsigned char filesize[4];    \/* Size in bytes on disk.  *\/$/;"	m	struct:mach_o_segment_command_32_external
filesize	include/mach-o/external.h	/^  unsigned char filesize[8];    \/* Size in bytes on disk.  *\/$/;"	m	struct:mach_o_segment_command_64_external
filesize	include/plugin-api.h	/^  off_t filesize;$/;"	m	struct:ld_plugin_input_file
filesize	libiberty/simple-object-mach-o.c	/^  unsigned char filesize[4];	\/* Size in bytes on disk.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
filesize	libiberty/simple-object-mach-o.c	/^  unsigned char filesize[8];	\/* Size in bytes on disk.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
filestream	zlib/contrib/minizip/unzip.c	/^    voidpf filestream;        \/* io structore of the zipfile *\/$/;"	m	struct:__anon994	file:
filestream	zlib/contrib/minizip/unzip.c	/^    voidpf filestream;        \/* io structore of the zipfile *\/$/;"	m	struct:__anon995	file:
filestream	zlib/contrib/minizip/zip.c	/^    voidpf filestream;        \/* io structore of the zipfile *\/$/;"	m	struct:__anon992	file:
filesym	gdb/testsuite/gdb.base/filesym.c	/^filesym (int arg)$/;"	f
filesym_count	bfd/elflink.c	/^  size_t filesym_count;$/;"	m	struct:elf_final_link_info	file:
filesystem_is_local	gdb/linux-nat.c	/^linux_nat_target::filesystem_is_local ()$/;"	f	class:linux_nat_target
filesystem_is_local	gdb/remote.c	/^remote_target::filesystem_is_local ()$/;"	f	class:remote_target
filesystem_is_local	gdb/target-delegates.c	/^debug_target::filesystem_is_local ()$/;"	f	class:debug_target
filesystem_is_local	gdb/target-delegates.c	/^dummy_target::filesystem_is_local ()$/;"	f	class:dummy_target
filesystem_is_local	gdb/target-delegates.c	/^target_ops::filesystem_is_local ()$/;"	f	class:target_ops
filetabs	gdb/symtab.h	/^  struct symtab *filetabs;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::symtab
filetime	zlib/contrib/minizip/minizip.c	/^uLong filetime(f, tmzip, dt)$/;"	f
filetype	bfd/mach-o.h	/^  unsigned long filetype;$/;"	m	struct:bfd_mach_o_header
filetype	include/mach-o/external.h	/^  unsigned char filetype[4];	\/* Type of file.  *\/$/;"	m	struct:mach_o_header_external
filetype	libiberty/simple-object-mach-o.c	/^  unsigned char filetype[4];	\/* Type of file.  *\/$/;"	m	struct:mach_o_header_32	file:
filetype	libiberty/simple-object-mach-o.c	/^  unsigned char filetype[4];	\/* Type of file.  *\/$/;"	m	struct:mach_o_header_64	file:
fill	bfd/bfd-in2.h	/^  void *(*fill) (bfd_size_type count, bfd_boolean is_bigendian,$/;"	m	struct:bfd_arch_info
fill	bfd/elf32-avr.h	/^      unsigned long fill;$/;"	m	struct:avr_property_record::__anon1086::__anon1087
fill	bfd/elf32-avr.h	/^      unsigned long fill;$/;"	m	struct:avr_property_record::__anon1086::__anon1088
fill	gdb/testsuite/gdb.base/sizeof.c	/^fill (void *buf, long sizeof_buf)$/;"	f	file:
fill	include/oasys.h	/^    bfd_byte fill[2];$/;"	m	struct:oasys_end_record
fill	include/oasys.h	/^    bfd_byte fill[3];$/;"	m	struct:oasys_section_record
fill	include/oasys.h	/^    unsigned char fill;$/;"	m	struct:oasys_record_header
fill_1	include/elf/ia64.h	/^  unsigned char fill_1[4];$/;"	m	struct:__anon1427
fill_1	include/vms/eihd.h	/^  unsigned char fill_1[3];$/;"	m	struct:vms_eihd
fill_1	include/vms/eisd.h	/^  unsigned char fill_1;$/;"	m	struct:vms_eisd
fill_1	include/vms/lbr.h	/^  unsigned char fill_1;$/;"	m	struct:vms_datadef
fill_1	include/vms/lbr.h	/^  unsigned char fill_1[2];$/;"	m	struct:vms_lhd
fill_1	include/vms/lbr.h	/^  unsigned char fill_1[2];$/;"	m	struct:vms_mhd
fill_1	include/vms/lbr.h	/^  unsigned char fill_1[6];$/;"	m	struct:vms_indexdef
fill_1	include/vms/shl.h	/^  unsigned char fill_1[2];$/;"	m	struct:vms_shl
fill_2	include/vms/eihd.h	/^  unsigned char fill_2[398];$/;"	m	struct:vms_eihd
fill_2	include/vms/lbr.h	/^  unsigned char fill_2;$/;"	m	struct:vms_lhd
fill_3	include/vms/lbr.h	/^  unsigned char fill_3[2];$/;"	m	struct:vms_lhd
fill_4	include/vms/lbr.h	/^  unsigned char fill_4[4 * 13];$/;"	m	struct:vms_lhd
fill_byte_flag	sim/common/sim-memopt.c	/^static int fill_byte_flag = 0;$/;"	v	file:
fill_byte_value	sim/common/sim-memopt.c	/^static unsigned8 fill_byte_value;$/;"	v	file:
fill_cache	opcodes/epiphany-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/fr30-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/frv-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/ip2k-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/iq2000-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/lm32-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/m32c-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/m32r-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/mep-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/mt-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/or1k-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/xc16x-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_cache	opcodes/xstormy16-ibld.c	/^fill_cache (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
fill_fopen64_filefunc	zlib/contrib/minizip/ioapi.c	/^void fill_fopen64_filefunc (zlib_filefunc64_def*  pzlib_filefunc_def)$/;"	f
fill_fopen_filefunc	zlib/contrib/minizip/ioapi.c	/^void fill_fopen_filefunc (pzlib_filefunc_def)$/;"	f
fill_fpregset	gdb/aarch64-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/alpha-bsd-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/alpha-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/amd64-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/arm-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/hppa-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/i386-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/i386-sol2-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/i386-v4-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/ia64-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/loongarch-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/m32r-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/m68k-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/mips-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/ppc-fbsd-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/ppc-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/s390-linux-nat.c	/^fill_fpregset (const struct regcache *regcache, fpregset_t *regp, int regno)$/;"	f
fill_fpregset	gdb/sparc-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/sparc-sol2-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/sparc64-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/tilegx-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fpregset	gdb/xtensa-linux-nat.c	/^fill_fpregset (const struct regcache *regcache,$/;"	f
fill_fprs	gdb/aix-thread.c	/^fill_fprs (const struct regcache *regcache, double *vals)$/;"	f	file:
fill_function	gdb/gdbserver/linux-low.h	/^  regset_fill_func fill_function;$/;"	m	struct:regset_info
fill_function	gdb/gdbserver/lynx-low.h	/^  void (*fill_function) (struct regcache *regcache, char *buf);$/;"	m	struct:lynx_regset_info
fill_gprs32	gdb/aix-thread.c	/^fill_gprs32 (const struct regcache *regcache, uint32_t *vals)$/;"	f	file:
fill_gprs64	gdb/aix-thread.c	/^fill_gprs64 (const struct regcache *regcache, uint64_t *vals)$/;"	f	file:
fill_gregset	gdb/aarch64-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/alpha-bsd-nat.c	/^fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)$/;"	f
fill_gregset	gdb/alpha-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/amd64-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/arm-linux-nat.c	/^fill_gregset (const struct regcache *regcache,	$/;"	f
fill_gregset	gdb/hppa-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/i386-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/i386-sol2-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/i386-v4-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/ia64-linux-nat.c	/^fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)$/;"	f
fill_gregset	gdb/loongarch-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/m32r-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/m68k-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/mips-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/ppc-fbsd-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/ppc-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_gregset	gdb/s390-linux-nat.c	/^fill_gregset (const struct regcache *regcache, gregset_t *regp, int regno)$/;"	f
fill_gregset	gdb/sparc-linux-nat.c	/^fill_gregset (const struct regcache *regcache, prgregset_t *gregs, int regnum)$/;"	f
fill_gregset	gdb/sparc-sol2-nat.c	/^fill_gregset (const struct regcache *regcache, prgregset_t *gregs, int regnum)$/;"	f
fill_gregset	gdb/sparc64-linux-nat.c	/^fill_gregset (const struct regcache *regcache, prgregset_t *gregs, int regnum)$/;"	f
fill_gregset	gdb/tilegx-linux-nat.c	/^fill_gregset (const struct regcache* regcache,$/;"	f
fill_gregset	gdb/xtensa-linux-nat.c	/^fill_gregset (const struct regcache *regcache,$/;"	f
fill_in_loclist_baton	gdb/dwarf2read.c	/^fill_in_loclist_baton (struct dwarf2_cu *cu,$/;"	f	file:
fill_in_sig_entry_from_dwo_entry	gdb/dwarf2read.c	/^fill_in_sig_entry_from_dwo_entry (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
fill_in_stop_func	gdb/infrun.c	/^fill_in_stop_func (struct gdbarch *gdbarch,$/;"	f	file:
fill_instruction	opcodes/tic80-dis.c	/^fill_instruction (struct disassemble_info *info,$/;"	f	file:
fill_line_from_memory	sim/frv/cache.c	/^fill_line_from_memory (FRV_CACHE *cache, FRV_CACHE_TAG *tag, SI address)$/;"	f	file:
fill_mask	gdb/nat/loongarch-linux-watch.c	/^fill_mask (CORE_ADDR mask)$/;"	f	file:
fill_mask	gdb/nat/mips-linux-watch.c	/^fill_mask (CORE_ADDR mask)$/;"	f	file:
fill_run	gdb/testsuite/gdb.base/charset.c	/^fill_run (char string[], int start, int len, int first)$/;"	f
fill_sprs32	gdb/aix-thread.c	/^fill_sprs32 (const struct regcache *regcache,$/;"	f	file:
fill_sprs64	gdb/aix-thread.c	/^fill_sprs64 (const struct regcache *regcache,$/;"	f	file:
fill_structs	gdb/testsuite/gdb.base/sizeof.c	/^fill_structs (void)$/;"	f
fill_symbuf	gdb/dbxread.c	/^fill_symbuf (bfd *sym_bfd)$/;"	f	file:
fill_win32_filefunc	zlib/contrib/minizip/iowin32.c	/^void fill_win32_filefunc (zlib_filefunc_def* pzlib_filefunc_def)$/;"	f
fill_win32_filefunc64	zlib/contrib/minizip/iowin32.c	/^void fill_win32_filefunc64(zlib_filefunc64_def* pzlib_filefunc_def)$/;"	f
fill_win32_filefunc64A	zlib/contrib/minizip/iowin32.c	/^void fill_win32_filefunc64A(zlib_filefunc64_def* pzlib_filefunc_def)$/;"	f
fill_win32_filefunc64W	zlib/contrib/minizip/iowin32.c	/^void fill_win32_filefunc64W(zlib_filefunc64_def* pzlib_filefunc_def)$/;"	f
fill_window	zlib/deflate.c	/^local void fill_window(s)$/;"	f
fill_zlib_filefunc64_32_def_from_filefunc32	zlib/contrib/minizip/ioapi.c	/^void fill_zlib_filefunc64_32_def_from_filefunc32(zlib_filefunc64_32_def* p_filefunc64_32,const zlib_filefunc_def* p_filefunc32)$/;"	f
fillbuf	libiberty/md5.c	/^static const unsigned char fillbuf[64] = { 0x80, 0 \/* , 0, 0, ...  *\/ };$/;"	v	file:
fillbuf	libiberty/sha1.c	/^static const unsigned char fillbuf[64] = { 0x80, 0 \/* , 0, 0, ...  *\/ };$/;"	v	file:
fillbuf	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::fillbuf() {$/;"	f	class:gzfilebuf
filled_in_this_block	zlib/contrib/minizip/zip.c	/^  uLong  filled_in_this_block;$/;"	m	struct:linkedlist_datablock_internal_s	file:
fillnop_count	sim/m32r/m32r-sim.h	/^  unsigned int fillnop_count;$/;"	m	struct:__anon250
filltable	sim/sh/gencode.c	/^filltable (op *p)$/;"	f	file:
filter	gdb/breakpoint.h	/^  char *filter = NULL;$/;"	m	struct:breakpoint
filter	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^    def filter (self, frame_iter):$/;"	m	class:FrameFilter
filter	gdb/testsuite/gdb.python/py-framefilter.py	/^    def filter (self, frame_iter):$/;"	m	class:FrameElider
filter	gdb/testsuite/gdb.python/py-framefilter.py	/^    def filter (self, frame_iter):$/;"	m	class:FrameFilter
filter	gdb/testsuite/gdb.python/py-framefilter.py	/^    def filter(self, frame_iter):$/;"	m	class:ErrorFilter
filter	sim/igen/filter.h	/^typedef struct _filter filter;$/;"	t	typeref:struct:_filter
filter	sim/ppc/filter.h	/^typedef struct _filter filter;$/;"	t	typeref:struct:_filter
filter_add	sim/igen/filter.c	/^filter_add (filter **set, filter *add)$/;"	f
filter_args	gdb/compile/compile.c	/^filter_args (int *argcp, char **argv)$/;"	f	file:
filter_debuginfo_sections	gdb/objfiles.c	/^filter_debuginfo_sections (struct obj_section **map, int map_size)$/;"	f	file:
filter_exit_event	gdb/gdbserver/linux-low.c	/^filter_exit_event (struct lwp_info *event_child,$/;"	f	file:
filter_exit_event	gdb/linux-nat.c	/^filter_exit_event (struct lwp_info *event_child,$/;"	f	file:
filter_filename	sim/igen/filter_host.c	/^filter_filename (const char *filename)$/;"	f
filter_filename	sim/ppc/filter_filename.c	/^filter_filename (const char *filename)$/;"	f
filter_flag	gdb/linux-tdep.c	/^enum filter_flag$/;"	g	file:
filter_is_common	sim/igen/filter.c	/^filter_is_common (filter *l, filter *r)$/;"	f
filter_is_member	sim/igen/filter.c	/^filter_is_member (filter *filt, const char *flag)$/;"	f
filter_is_subset	sim/igen/filter.c	/^filter_is_subset (filter *superset, filter *subset)$/;"	f
filter_next	sim/igen/filter.c	/^filter_next (filter *set, char *member)$/;"	f
filter_overlapping_sections	gdb/objfiles.c	/^filter_overlapping_sections (struct obj_section **map, int map_size)$/;"	f	file:
filter_parse	sim/igen/filter.c	/^filter_parse (filter **filters, const char *filt)$/;"	f
filter_results	gdb/linespec.c	/^filter_results (struct linespec_state *self,$/;"	f	file:
filtered_printing_initialized	gdb/utils.c	/^filtered_printing_initialized (void)$/;"	f
fimax	sim/testsuite/sim/aarch64/fcvtz.s	/^fimax:$/;"	l
fimin	sim/testsuite/sim/aarch64/fcvtz.s	/^fimin:$/;"	l
final	gdb/mi/mi-common.h	/^class mi_interp final : public interp$/;"	c
final	gdb/symtab.h	/^class ada_lookup_name_info final$/;"	c
final	gdb/symtab.h	/^class lookup_name_info final$/;"	c
final	gdb/symtab.h	/^struct demangle_for_lookup_info final$/;"	s
final	gdb/testsuite/gdb.base/gnu-ifunc-final.c	/^final (int arg)$/;"	f
final	gdb/testsuite/gdb.compile/compile-ifunc.c	/^final (int arg)$/;"	f
final_cleanup_chain	gdb/common/cleanups.c	/^static struct cleanup *final_cleanup_chain = SENTINEL_CLEANUP;$/;"	v	typeref:struct:cleanup	file:
final_height	gdb/ax.h	/^    int final_height;$/;"	m	struct:agent_expr
final_link_relocate	bfd/elf32-hppa.c	/^final_link_relocate (asection *input_section,$/;"	f	file:
final_t	gdb/testsuite/gdb.base/gnu-ifunc-lib.c	/^typedef int (*final_t) (int arg);$/;"	t	file:
final_t	gdb/testsuite/gdb.compile/compile-ifunc.c	/^typedef int (*final_t) (int arg);$/;"	t	file:
finalize_python	gdb/python/python.c	/^finalize_python (void *ignore)$/;"	f	file:
finalize_symtab	gdb/jit.c	/^finalize_symtab (struct gdb_symtab *stab, struct objfile *objfile)$/;"	f	file:
find	bfd/doc/chew.c	/^find (str, what)$/;"	f	file:
find	gdb/addrmap.c	/^  void *(*find) (struct addrmap *self, CORE_ADDR addr);$/;"	m	struct:addrmap_funcs	file:
find	sim/erc32/erc32.c	/^static int32    find = 0;$/;"	v	file:
find_aarch64_elf_section_entry	bfd/elfnn-aarch64.c	/^find_aarch64_elf_section_entry (asection *sec)$/;"	f	file:
find_abstract_instance	bfd/dwarf2.c	/^find_abstract_instance (struct comp_unit *   unit,$/;"	f	file:
find_alias_opcode	opcodes/aarch64-gen.c	/^find_alias_opcode (const aarch64_opcode *opcode)$/;"	f
find_and_open_script	gdb/cli/cli-cmds.c	/^find_and_open_script (const char *script_file, int search_path)$/;"	f
find_and_open_solib	gdb/solist.h	/^    int (*find_and_open_solib) (const char *soname,$/;"	m	struct:target_so_ops
find_and_open_source	gdb/source.c	/^find_and_open_source (const char *filename,$/;"	f
find_any_thread_of_pid	gdb/gdbserver/inferiors.c	/^find_any_thread_of_pid (int pid)$/;"	f
find_arg	sim/ppc/psim.c	/^find_arg(char *err_msg,$/;"	f
find_arm_glue	bfd/coff-arm.c	/^find_arm_glue (struct bfd_link_info *info,$/;"	f	file:
find_arm_glue	bfd/elf32-arm.c	/^find_arm_glue (struct bfd_link_info *link_info,$/;"	f	file:
find_associated_l32r_irel	bfd/elf32-xtensa.c	/^find_associated_l32r_irel (bfd *abfd,$/;"	f	file:
find_attach_target	gdb/target.c	/^find_attach_target (void)$/;"	f
find_base	sim/lm32/sim-if.c	/^find_base (bfd *prog_bfd)$/;"	f	file:
find_beneath	gdb/target.c	/^target_stack::find_beneath (const target_ops *t) const$/;"	f	class:target_stack
find_block_in_blockvector	gdb/block.c	/^find_block_in_blockvector (const struct blockvector *bl, CORE_ADDR pc)$/;"	f	file:
find_boolean_var	readline/bind.c	/^find_boolean_var (name)$/;"	f	file:
find_breakpoint_range_end	gdb/breakpoint.c	/^find_breakpoint_range_end (struct symtab_and_line sal)$/;"	f	file:
find_buffer	include/coff/ecoff.h	/^  char *find_buffer;$/;"	m	struct:ecoff_find_line
find_canonical_descriptor_in_load_object	gdb/solib-frv.c	/^find_canonical_descriptor_in_load_object$/;"	f	file:
find_charset_names	gdb/charset.c	/^find_charset_names (void)$/;"	f	file:
find_chunk	bfd/tekhex.c	/^find_chunk (bfd *abfd, bfd_vma vma, bfd_boolean create)$/;"	f	file:
find_cie	gdb/dwarf2-frame.c	/^find_cie (struct dwarf2_cie_table *cie_table, ULONGEST cie_pointer)$/;"	f	file:
find_cmd	gdb/cli/cli-decode.c	/^find_cmd (const char *command, int len, struct cmd_list_element *clist,$/;"	f	file:
find_codeset	readline/nls.c	/^find_codeset (name, lenp)$/;"	f	file:
find_command	gdb/findcmd.c	/^find_command (const char *args, int from_tty)$/;"	f	file:
find_command	readline/examples/fileman.c	/^find_command (name)$/;"	f
find_command_name_length	gdb/cli/cli-decode.c	/^find_command_name_length (const char *text)$/;"	f
find_completer	opcodes/ia64-opc.c	/^find_completer (short main_ent, short prev_completer, const char *name)$/;"	f	file:
find_compunit_symtab_by_address	gdb/symfile.h	/^  struct compunit_symtab *(*find_compunit_symtab_by_address)$/;"	m	struct:quick_symbol_functions	typeref:struct:quick_symbol_functions::find_compunit_symtab_by_address
find_condition_and_thread	gdb/breakpoint.c	/^find_condition_and_thread (const char *tok, CORE_ADDR pc,$/;"	f	file:
find_context_fd	gdb/testsuite/gdb.arch/spu-info.c	/^find_context_fd (void)$/;"	f
find_corresponding_bincl_psymtab	gdb/dbxread.c	/^find_corresponding_bincl_psymtab (const char *name, int instance)$/;"	f	file:
find_cp_abi	gdb/cp-abi.c	/^find_cp_abi (const char *short_name)$/;"	f	file:
find_cris_op	gdb/cris-tdep.c	/^find_cris_op (unsigned short insn, inst_env_type *inst_env)$/;"	f	file:
find_debug_info	bfd/dwarf2.c	/^find_debug_info (bfd *abfd, const struct dwarf_debug_section *debug_sections,$/;"	f	file:
find_default_run_target	gdb/target.c	/^find_default_run_target (const char *do_mesg)$/;"	f	file:
find_default_supports_disable_randomization	gdb/target.c	/^find_default_supports_disable_randomization (struct target_ops *self)$/;"	f	file:
find_definition	gdb/macrotab.c	/^find_definition (const char *name,$/;"	f	file:
find_dummy_frame_dtor	gdb/dummy-frame.c	/^find_dummy_frame_dtor (dummy_frame_dtor_ftype *dtor, void *dtor_data)$/;"	f
find_dyn_list_name	gdb/ia64-libunwind-tdep.c	/^static char *find_dyn_list_name = STRINGIFY(UNW_OBJ(find_dyn_list));$/;"	v	file:
find_empty_slot_for_expand	libiberty/hashtab.c	/^find_empty_slot_for_expand (htab_t htab, hashval_t hash)$/;"	f	file:
find_enabled_raw_code_breakpoint_at	gdb/gdbserver/mem-break.c	/^find_enabled_raw_code_breakpoint_at (CORE_ADDR addr, enum raw_bkpt_type type)$/;"	f	file:
find_end_quote	gdb/location.c	/^find_end_quote (const char *s, char end_quote_char)$/;"	f	file:
find_entry	gdb/ada-lang.c	/^find_entry (const char *name, domain_enum domain)$/;"	f	file:
find_entry	gdb/prologue-value.c	/^pv_area::find_entry (CORE_ADDR offset)$/;"	f	class:pv_area
find_executable	libiberty/pex-win32.c	/^find_executable (const char *program, BOOL search)$/;"	f	file:
find_executables	gdb/contrib/test_pubnames_and_indexes.py	/^def find_executables():$/;"	f
find_extant_func_descr	gdb/ia64-tdep.c	/^find_extant_func_descr (struct gdbarch *gdbarch, CORE_ADDR faddr)$/;"	f	file:
find_fast_tracepoint_jump_at	gdb/gdbserver/mem-break.c	/^find_fast_tracepoint_jump_at (CORE_ADDR where)$/;"	f	file:
find_file_and_directory	gdb/dwarf2read.c	/^find_file_and_directory (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
find_fill_action	bfd/elf32-xtensa.c	/^find_fill_action (text_action_list *l, asection *sec, bfd_vma offset)$/;"	f	file:
find_first_range_overlap_and_match	gdb/value.c	/^find_first_range_overlap_and_match (struct ranges_and_idx *rp1,$/;"	f	file:
find_fork_id	gdb/linux-fork.c	/^find_fork_id (int num)$/;"	f	file:
find_fork_pid	gdb/linux-fork.c	/^find_fork_pid (pid_t pid)$/;"	f
find_fork_ptid	gdb/linux-fork.c	/^find_fork_ptid (ptid_t ptid)$/;"	f	file:
find_format	opcodes/arc-dis.c	/^find_format (bfd_vma                       memaddr,$/;"	f	file:
find_format_from_table	opcodes/arc-dis.c	/^find_format_from_table (struct disassemble_info *info,$/;"	f	file:
find_frame_addr_in_frame_chain	gdb/varobj.c	/^find_frame_addr_in_frame_chain (CORE_ADDR frame_addr)$/;"	f	file:
find_frame_base_location	gdb/symtab.h	/^  void (*find_frame_base_location) (struct symbol *framefunc, CORE_ADDR pc,$/;"	m	struct:symbol_block_ops
find_frame_for_function	gdb/stack.c	/^find_frame_for_function (const char *function_name)$/;"	f	file:
find_frame_funname	gdb/stack.c	/^find_frame_funname (struct frame_info *frame, enum language *funlang,$/;"	f	class:gdb
find_frame_sal	gdb/frame.c	/^find_frame_sal (frame_info *frame)$/;"	f
find_func_descr	gdb/frv-tdep.c	/^find_func_descr (struct gdbarch *gdbarch, CORE_ADDR entry_point)$/;"	f	file:
find_func_descr	gdb/ia64-tdep.c	/^find_func_descr (struct regcache *regcache, CORE_ADDR faddr, CORE_ADDR *fdaptr)$/;"	f	file:
find_function	bfd/elf32-spu.c	/^find_function (asection *sec, bfd_vma offset, struct bfd_link_info *info)$/;"	f	file:
find_function_addr	gdb/infcall.c	/^find_function_addr (struct value *function,$/;"	f
find_function_alias_target	gdb/symtab.c	/^find_function_alias_target (bound_minimal_symbol msymbol)$/;"	f
find_function_in_inferior	gdb/valops.c	/^find_function_in_inferior (const char *name, struct objfile **objf_p)$/;"	f
find_function_stack_adjust	bfd/elf32-spu.c	/^find_function_stack_adjust (asection *sec,$/;"	f	file:
find_function_start_sal	gdb/symtab.c	/^find_function_start_sal (CORE_ADDR func_addr, obj_section *section,$/;"	f
find_function_start_sal	gdb/symtab.c	/^find_function_start_sal (symbol *sym, bool funfirstline)$/;"	f
find_function_symbols	gdb/linespec.c	/^find_function_symbols (struct linespec_state *state,$/;"	f	file:
find_function_type	gdb/blockframe.c	/^find_function_type (CORE_ADDR pc)$/;"	f
find_gdb_breakpoint	gdb/gdbserver/mem-break.c	/^find_gdb_breakpoint (char z_type, CORE_ADDR addr, int kind)$/;"	f	file:
find_global_pointer	gdb/hppa-tdep.h	/^  CORE_ADDR (*find_global_pointer) (struct gdbarch *, struct value *);$/;"	m	struct:gdbarch_tdep
find_global_pointer_from_solib	gdb/ia64-tdep.h	/^  CORE_ADDR (*find_global_pointer_from_solib) (struct gdbarch *gdbarch,$/;"	m	struct:gdbarch_tdep
find_global_typedef	gdb/typeprint.c	/^typedef_hash_table::find_global_typedef (const struct type_print_options *flags,$/;"	f	class:typedef_hash_table
find_gnu_ifunc	gdb/symtab.c	/^find_gnu_ifunc (const symbol *sym)$/;"	f
find_gnu_ifunc_target_type	gdb/blockframe.c	/^find_gnu_ifunc_target_type (CORE_ADDR resolver_funaddr)$/;"	f
find_highest_interrupt_group	sim/mn10300/dv-mn103int.c	/^find_highest_interrupt_group (struct hw *me,$/;"	f	file:
find_hw_entry_by_prefix_and_isa	gdb/mep-tdep.c	/^find_hw_entry_by_prefix_and_isa (CGEN_CPU_DESC desc,$/;"	f	file:
find_hw_entry_by_type	gdb/mep-tdep.c	/^find_hw_entry_by_type (CGEN_CPU_DESC desc, CGEN_HW_TYPE type)$/;"	f	file:
find_ifthen_state	opcodes/arm-dis.c	/^find_ifthen_state (bfd_vma pc,$/;"	f	file:
find_implementation	gdb/objc-lang.c	/^find_implementation (struct gdbarch *gdbarch,$/;"	f	file:
find_implementation_from_class	gdb/objc-lang.c	/^find_implementation_from_class (struct gdbarch *gdbarch,$/;"	f	file:
find_imps	gdb/objc-lang.c	/^find_imps (const char *method, std::vector<const char *> *symbol_names)$/;"	f
find_inferior_for_program_space	gdb/inferior.c	/^find_inferior_for_program_space (struct program_space *pspace)$/;"	f
find_inferior_id	gdb/inferior.c	/^find_inferior_id (int num)$/;"	f
find_inferior_object	gdb/python/py-inferior.c	/^find_inferior_object (int pid)$/;"	f
find_inferior_pid	gdb/inferior.c	/^find_inferior_pid (int pid)$/;"	f
find_inferior_pid_it	gdb/darwin-nat.c	/^find_inferior_pid_it (struct inferior *inf, void *pid_ptr)$/;"	f	file:
find_inferior_ptid	gdb/inferior.c	/^find_inferior_ptid (ptid_t ptid)$/;"	f
find_inferior_task_it	gdb/darwin-nat.c	/^find_inferior_task_it (struct inferior *inf, void *port_ptr)$/;"	f	file:
find_inline_frame_state	gdb/inline-frame.c	/^find_inline_frame_state (thread_info *thread)$/;"	f	file:
find_insn_action	bfd/elf32-xtensa.c	/^find_insn_action (text_action_list *action_list, bfd_vma offset)$/;"	f	file:
find_instruction_backward	gdb/printcmd.c	/^find_instruction_backward (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
find_interrupt	sim/m68hc11/interrupts.c	/^find_interrupt (const char *name)$/;"	f	file:
find_interrupt_for_dest	sim/ppc/hw_opic.c	/^find_interrupt_for_dest(device *me,$/;"	f	file:
find_iterator_compunit_symtab	gdb/block.c	/^find_iterator_compunit_symtab (struct block_iterator *iterator)$/;"	f	file:
find_label_symbols_in_block	gdb/linespec.c	/^find_label_symbols_in_block (const struct block *block,$/;"	f	file:
find_last_fork	gdb/linux-fork.c	/^find_last_fork (void)$/;"	f	file:
find_last_line_symbol	gdb/iq2000-tdep.c	/^find_last_line_symbol (CORE_ADDR start, CORE_ADDR end, int notcurrent)$/;"	f	file:
find_last_source_symtab	gdb/symfile.h	/^  struct symtab *(*find_last_source_symtab) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions	typeref:struct:quick_symbol_functions::find_last_source_symtab
find_limit	sim/lm32/sim-if.c	/^find_limit (SIM_DESC sd)$/;"	f	file:
find_line_common	gdb/symtab.c	/^find_line_common (struct linetable *l, int lineno,$/;"	f	file:
find_line_info	bfd/elf64-alpha.c	/^  struct alpha_elf_find_line *find_line_info;$/;"	m	struct:alpha_elf_obj_tdata	typeref:struct:alpha_elf_obj_tdata::alpha_elf_find_line	file:
find_line_info	bfd/elfxx-mips.c	/^  struct mips_elf_find_line *find_line_info;$/;"	m	struct:mips_elf_obj_tdata	typeref:struct:mips_elf_obj_tdata::mips_elf_find_line	file:
find_line_info	bfd/libecoff.h	/^  struct ecoff_find_line *find_line_info;$/;"	m	struct:ecoff_tdata	typeref:struct:ecoff_tdata::ecoff_find_line
find_line_pc	gdb/symtab.c	/^find_line_pc (struct symtab *symtab, int line, CORE_ADDR *pc)$/;"	f
find_line_pc_range	gdb/symtab.c	/^find_line_pc_range (struct symtab_and_line sal, CORE_ADDR *startptr,$/;"	f
find_line_symtab	gdb/symtab.c	/^find_line_symtab (struct symtab *symtab, int line,$/;"	f
find_linenos	gdb/coffread.c	/^find_linenos (bfd *abfd, struct bfd_section *asect, void *vpinfo)$/;"	f	file:
find_linenos	gdb/xcoffread.c	/^find_linenos (struct bfd *abfd, struct bfd_section *asect, void *vpinfo)$/;"	f	file:
find_linespec_symbols	gdb/linespec.c	/^find_linespec_symbols (struct linespec_state *state,$/;"	f	file:
find_link	bfd/elf.c	/^find_link (const bfd *obfd, const Elf_Internal_Shdr *iheader,$/;"	f	file:
find_load_phdr	gdb/nto-tdep.c	/^find_load_phdr (bfd *abfd)$/;"	f	file:
find_location_by_number	gdb/breakpoint.c	/^find_location_by_number (int bp_num, int loc_num)$/;"	f	file:
find_lowest_dest	sim/ppc/hw_opic.c	/^find_lowest_dest(device *me, $/;"	f	file:
find_lowest_section	gdb/symfile.c	/^find_lowest_section (bfd *abfd, asection *sect, void *obj)$/;"	f
find_lwp_pid	gdb/gdbserver/linux-low.c	/^find_lwp_pid (ptid_t ptid)$/;"	f
find_lwp_pid	gdb/linux-nat.c	/^find_lwp_pid (ptid_t ptid)$/;"	f	file:
find_main_ent	opcodes/ia64-opc.c	/^find_main_ent (short nameindex)$/;"	f	file:
find_main_name	gdb/symtab.c	/^find_main_name (void)$/;"	f	file:
find_major_in_slot	opcodes/frv-opc.c	/^find_major_in_slot (FRV_VLIW *vliw,$/;"	f	file:
find_major_in_vliw	opcodes/frv-opc.c	/^find_major_in_vliw (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE major)$/;"	f	file:
find_match	bfd/elfxx-mips.c	/^find_match (unsigned long opcode, const struct opcode_descriptor insn[])$/;"	f	file:
find_match	opcodes/xgate-dis.c	/^find_match (unsigned int raw_code)$/;"	f	file:
find_match	sim/common/sim-options.c	/^find_match (SIM_DESC sd, sim_cpu *cpu, char *argv[], int *pargi)$/;"	f	file:
find_matching_open	readline/parens.c	/^find_matching_open (string, from, closer)$/;"	f	file:
find_matching_tracepoint_location	gdb/tracepoint.c	/^find_matching_tracepoint_location (struct uploaded_tp *utp)$/;"	f	file:
find_matching_tsv	gdb/tracepoint.c	/^find_matching_tsv (struct uploaded_tsv *utsv)$/;"	f	file:
find_max1	gdb/testsuite/gdb.base/varargs.c	/^int find_max1(int num_vals, ...) {$/;"	f
find_max2	gdb/testsuite/gdb.base/varargs.c	/^int find_max2(int num_vals, int first_val, ...) {$/;"	f
find_max_double	gdb/testsuite/gdb.base/varargs.c	/^double find_max_double(int num_vals, double first_val, ...) {$/;"	f
find_max_double_real	gdb/testsuite/gdb.base/varargs.c	/^find_max_double_real (int num_vals, ...)$/;"	f
find_max_float_real	gdb/testsuite/gdb.base/varargs.c	/^find_max_float_real (int num_vals, ...)$/;"	f
find_max_long_double_real	gdb/testsuite/gdb.base/varargs.c	/^find_max_long_double_real (int num_vals, ...)$/;"	f
find_memory_region_ftype	gdb/defs.h	/^typedef int (*find_memory_region_ftype) (CORE_ADDR addr, unsigned long size,$/;"	t
find_memory_regions	gdb/exec.c	/^exec_target::find_memory_regions (find_memory_region_ftype func, void *data)$/;"	f	class:exec_target
find_memory_regions	gdb/fbsd-nat.c	/^fbsd_nat_target::find_memory_regions (find_memory_region_ftype func,$/;"	f	class:fbsd_nat_target
find_memory_regions	gdb/gdbarch.c	/^  gdbarch_find_memory_regions_ftype *find_memory_regions;$/;"	m	struct:gdbarch	file:
find_memory_regions	gdb/gnu-nat.c	/^gnu_nat_target::find_memory_regions (find_memory_region_ftype func,$/;"	f	class:gnu_nat_target
find_memory_regions	gdb/procfs.c	/^procfs_target::find_memory_regions (find_memory_region_ftype func, void *data)$/;"	f	class:procfs_target
find_memory_regions	gdb/target-delegates.c	/^debug_target::find_memory_regions (find_memory_region_ftype arg0, void *arg1)$/;"	f	class:debug_target
find_memory_regions	gdb/target-delegates.c	/^dummy_target::find_memory_regions (find_memory_region_ftype arg0, void *arg1)$/;"	f	class:dummy_target
find_memory_regions	gdb/target-delegates.c	/^target_ops::find_memory_regions (find_memory_region_ftype arg0, void *arg1)$/;"	f	class:target_ops
find_memory_regions_callback	gdb/procfs.c	/^find_memory_regions_callback (struct prmap *map,$/;"	f	file:
find_merged_cie	bfd/elf-eh-frame.c	/^find_merged_cie (bfd *abfd, struct bfd_link_info *info, asection *sec,$/;"	f	file:
find_method	gdb/linespec.c	/^find_method (struct linespec_state *self, VEC (symtab_ptr) *file_symtabs,$/;"	f	file:
find_method_list	gdb/valops.c	/^find_method_list (struct value **argp, const char *method,$/;"	f	file:
find_methods	gdb/linespec.c	/^find_methods (struct type *t, enum language t_lang, const char *name,$/;"	f	file:
find_methods	gdb/objc-lang.c	/^find_methods (char type, const char *theclass, const char *category, $/;"	f	file:
find_mi_interp	gdb/mi/mi-interp.c	/^find_mi_interp (void)$/;"	f	file:
find_minimal_symbol_address	gdb/gdbserver/symbol.c	/^find_minimal_symbol_address (const char *name, CORE_ADDR *addr,$/;"	f
find_minimal_symbol_address	gdb/minsyms.c	/^find_minimal_symbol_address (const char *name, CORE_ADDR *addr,$/;"	f
find_minsym_type_and_address	gdb/parse.c	/^find_minsym_type_and_address (minimal_symbol *msymbol,$/;"	f
find_name_components_bounds	gdb/dwarf2read.c	/^mapped_index_base::find_name_components_bounds$/;"	f	class:mapped_index_base
find_name_end	gdb/stabsread.c	/^find_name_end (const char *name)$/;"	f	file:
find_nested_archive	bfd/archive.c	/^find_nested_archive (const char *filename, bfd *arch_bfd)$/;"	f	file:
find_new_threads_callback	gdb/gdbserver/thread-db.c	/^find_new_threads_callback (const td_thrhandle_t *th_p, void *data)$/;"	f	file:
find_new_threads_callback	gdb/linux-thread-db.c	/^find_new_threads_callback (const td_thrhandle_t *th_p, void *data)$/;"	f	file:
find_new_threads_once	gdb/linux-thread-db.c	/^find_new_threads_once (struct thread_db_info *info, int iteration,$/;"	f	file:
find_next_traceframe_by_tracepoint	gdb/gdbserver/tracepoint.c	/^find_next_traceframe_by_tracepoint (int num, int *tfnump)$/;"	f	file:
find_next_traceframe_in_range	gdb/gdbserver/tracepoint.c	/^find_next_traceframe_in_range (CORE_ADDR lo, CORE_ADDR hi, int inside_p,$/;"	f	file:
find_next_tracepoint_by_number	gdb/gdbserver/tracepoint.c	/^find_next_tracepoint_by_number (struct tracepoint *prev_tp, int num)$/;"	f	file:
find_non_slash	gdb/gnulib/import/chdir-long.c	/^find_non_slash (char const *s)$/;"	f	file:
find_objc_msgcall	gdb/objc-lang.c	/^find_objc_msgcall (CORE_ADDR pc, CORE_ADDR *new_pc)$/;"	f
find_objc_msgcall_submethod	gdb/objc-lang.c	/^find_objc_msgcall_submethod (int (*f) (CORE_ADDR, CORE_ADDR *),$/;"	f	file:
find_objc_msgsend	gdb/objc-lang.c	/^find_objc_msgsend (void)$/;"	f	file:
find_old_style_renaming_symbol	gdb/ada-lang.c	/^find_old_style_renaming_symbol (const char *name, const struct block *block)$/;"	f	file:
find_oload_champ	gdb/valops.c	/^find_oload_champ (struct value **args, int nargs,$/;"	f	file:
find_oload_champ_namespace	gdb/valops.c	/^find_oload_champ_namespace (struct value **args, int nargs,$/;"	f	file:
find_oload_champ_namespace_loop	gdb/valops.c	/^find_oload_champ_namespace_loop (struct value **args, int nargs,$/;"	f	file:
find_one_section	libiberty/simple-object.c	/^find_one_section (void *data, const char *name, off_t offset, off_t length)$/;"	f	file:
find_one_section_data	libiberty/simple-object.c	/^struct find_one_section_data$/;"	s	file:
find_one_thread	gdb/gdbserver/thread-db.c	/^find_one_thread (ptid_t ptid)$/;"	f	file:
find_opcode	opcodes/tilegx-opc.c	/^find_opcode (tilegx_bundle_bits bits, const unsigned short *table)$/;"	f	file:
find_opcode	opcodes/tilepro-opc.c	/^find_opcode (tilepro_bundle_bits bits, tilepro_pipeline pipe)$/;"	f
find_opcode_pattern	sim/m68hc11/gencode.c	/^find_opcode_pattern (const struct m6811_opcode_def *opcode)$/;"	f
find_or_retrieve_cache_line	sim/frv/cache.c	/^find_or_retrieve_cache_line (FRV_CACHE *cache, SI address)$/;"	f	file:
find_oscillator	sim/m68hc11/dv-m68hc11.c	/^find_oscillator (struct m68hc11cpu *controller, const char *name)$/;"	f	file:
find_overload_match	gdb/valops.c	/^find_overload_match (struct value **args, int nargs,$/;"	f
find_parallel_type_by_descriptive_type	gdb/ada-lang.c	/^find_parallel_type_by_descriptive_type (struct type *type, const char *name)$/;"	f	file:
find_parameter	gdb/macroexp.c	/^find_parameter (const struct macro_buffer *tok,$/;"	f	file:
find_parameter_list_end	gdb/linespec.c	/^find_parameter_list_end (const char *input)$/;"	f	file:
find_partial_die	gdb/dwarf2read.c	/^dwarf2_cu::find_partial_die (sect_offset sect_off)$/;"	f	class:dwarf2_cu
find_partial_die	gdb/dwarf2read.c	/^find_partial_die (sect_offset sect_off, int offset_in_dwz, struct dwarf2_cu *cu)$/;"	f	file:
find_pasted_call	bfd/elf32-spu.c	/^find_pasted_call (asection *sec)$/;"	f	file:
find_pc_compunit_symtab	gdb/symtab.c	/^find_pc_compunit_symtab (CORE_ADDR pc)$/;"	f
find_pc_function	gdb/blockframe.c	/^find_pc_function (CORE_ADDR pc)$/;"	f
find_pc_line	gdb/symtab.c	/^find_pc_line (CORE_ADDR pc, int notcurrent)$/;"	f
find_pc_line_pc_range	gdb/symtab.c	/^find_pc_line_pc_range (CORE_ADDR pc, CORE_ADDR *startptr, CORE_ADDR *endptr)$/;"	f
find_pc_line_symtab	gdb/symtab.c	/^find_pc_line_symtab (CORE_ADDR pc)$/;"	f
find_pc_mapped_section	gdb/symfile.c	/^find_pc_mapped_section (CORE_ADDR pc)$/;"	f
find_pc_overlay	gdb/symfile.c	/^find_pc_overlay (CORE_ADDR pc)$/;"	f
find_pc_partial_function	gdb/blockframe.c	/^find_pc_partial_function (CORE_ADDR pc, const char **name, CORE_ADDR *address,$/;"	f
find_pc_sect_compunit_symtab	gdb/symfile.h	/^  struct compunit_symtab *(*find_pc_sect_compunit_symtab)$/;"	m	struct:quick_symbol_functions	typeref:struct:quick_symbol_functions::find_pc_sect_compunit_symtab
find_pc_sect_compunit_symtab	gdb/symtab.c	/^find_pc_sect_compunit_symtab (CORE_ADDR pc, struct obj_section *section)$/;"	f
find_pc_sect_function	gdb/blockframe.c	/^find_pc_sect_function (CORE_ADDR pc, struct obj_section *section)$/;"	f
find_pc_sect_line	gdb/symtab.c	/^find_pc_sect_line (CORE_ADDR pc, struct obj_section *section, int notcurrent)$/;"	f
find_pc_sect_psymbol	gdb/psymtab.c	/^find_pc_sect_psymbol (struct objfile *objfile,$/;"	f	file:
find_pc_sect_psymtab	gdb/psymtab.c	/^find_pc_sect_psymtab (struct objfile *objfile, CORE_ADDR pc,$/;"	f	file:
find_pc_sect_psymtab_closer	gdb/psymtab.c	/^find_pc_sect_psymtab_closer (struct objfile *objfile,$/;"	f	file:
find_pc_section	gdb/objfiles.c	/^find_pc_section (CORE_ADDR pc)$/;"	f
find_pcs_for_symtab_line	gdb/symtab.c	/^find_pcs_for_symtab_line (struct symtab *symtab, int line,$/;"	f
find_phb_space	sim/ppc/hw_phb.c	/^find_phb_space(hw_phb_device *phb,$/;"	f	file:
find_plt_ent	bfd/elf32-ppc.c	/^find_plt_ent (struct plt_entry **plist, asection *sec, bfd_vma addend)$/;"	f	file:
find_pretty_printer	gdb/python/py-prettyprint.c	/^find_pretty_printer (PyObject *value)$/;"	f	file:
find_pretty_printer_from_gdb	gdb/python/py-prettyprint.c	/^find_pretty_printer_from_gdb (PyObject *value)$/;"	f	file:
find_pretty_printer_from_objfiles	gdb/python/py-prettyprint.c	/^find_pretty_printer_from_objfiles (PyObject *value)$/;"	f	file:
find_pretty_printer_from_progspace	gdb/python/py-prettyprint.c	/^find_pretty_printer_from_progspace (PyObject *value)$/;"	f	file:
find_probe_by_pc	gdb/probe.c	/^find_probe_by_pc (CORE_ADDR pc)$/;"	f
find_probes_in_objfile	gdb/probe.c	/^find_probes_in_objfile (struct objfile *objfile, const char *provider,$/;"	f
find_proc_desc	gdb/alpha-mdebug-tdep.c	/^find_proc_desc (CORE_ADDR pc)$/;"	f	file:
find_process	gdb/gdbserver/inferiors.h	/^find_process (Func func)$/;"	f
find_process_pid	gdb/gdbserver/inferiors.c	/^find_process_pid (int pid)$/;"	f
find_procinfo	gdb/procfs.c	/^find_procinfo (int pid, int tid)$/;"	f	file:
find_procinfo_or_die	gdb/procfs.c	/^find_procinfo_or_die (int pid, int tid)$/;"	f	file:
find_program_interpreter	gdb/solib-darwin.c	/^find_program_interpreter (void)$/;"	f	file:
find_program_interpreter	gdb/solib-svr4.c	/^find_program_interpreter (void)$/;"	f	file:
find_property_data	sim/common/hw-properties.c	/^find_property_data (struct hw *me,$/;"	f	file:
find_property_entry	sim/ppc/device.c	/^find_property_entry(device *me,$/;"	f
find_raw_breakpoint_at	gdb/gdbserver/mem-break.c	/^find_raw_breakpoint_at (CORE_ADDR addr, enum raw_bkpt_type type, int kind)$/;"	f	file:
find_record_target	gdb/record.c	/^find_record_target (void)$/;"	f
find_reg	gdb/prologue-value.c	/^pv_area::find_reg (struct gdbarch *gdbarch, int reg, CORE_ADDR *offset_p)$/;"	f	class:pv_area
find_register_by_number	gdb/gdbserver/regcache.c	/^find_register_by_number (const struct target_desc *tdesc, int n)$/;"	f	file:
find_regno	gdb/gdbserver/regcache.c	/^find_regno (const struct target_desc *tdesc, const char *name)$/;"	f
find_relative_frame	gdb/stack.c	/^find_relative_frame (struct frame_info *frame, int *level_offset_ptr)$/;"	f
find_relaxable_insn	bfd/elf32-m68hc11.c	/^find_relaxable_insn (unsigned char code)$/;"	f	file:
find_relaxable_sections	bfd/elf32-xtensa.c	/^find_relaxable_sections (bfd *abfd,$/;"	f	file:
find_relocs_at_address	bfd/elf32-nds32.c	/^find_relocs_at_address (Elf_Internal_Rela *reloc,$/;"	f	file:
find_relocs_at_address_addr	bfd/elf32-nds32.c	/^find_relocs_at_address_addr (Elf_Internal_Rela *reloc,$/;"	f	file:
find_remembered_hi16s_reloc	bfd/elf32-v850.c	/^find_remembered_hi16s_reloc (bfd_vma addend, bfd_boolean *already_found)$/;"	f	file:
find_removed_literal	bfd/elf32-xtensa.c	/^find_removed_literal (removed_literal_list *removed_list, bfd_vma addr)$/;"	f	file:
find_run_target	gdb/target.c	/^find_run_target (void)$/;"	f
find_section_by_vma	bfd/peXXigen.c	/^find_section_by_vma (bfd *abfd, bfd_vma addr)$/;"	f	file:
find_section_in_list	bfd/elf.c	/^find_section_in_list (unsigned int i, elf_section_list * list)$/;"	f	file:
find_section_name_by_offset	sim/rl78/load.c	/^find_section_name_by_offset (bfd *abfd, file_ptr filepos)$/;"	f	file:
find_section_name_by_offset	sim/rx/load.c	/^find_section_name_by_offset (bfd *abfd, file_ptr filepos)$/;"	f	file:
find_sections	libiberty/simple-object-common.h	/^  const char *(*find_sections) (simple_object_read *,$/;"	m	struct:simple_object_functions
find_separate_debug_file	bfd/opncls.c	/^find_separate_debug_file (bfd *		  abfd,$/;"	f	file:
find_separate_debug_file	gdb/symfile.c	/^find_separate_debug_file (const char *dir,$/;"	f	file:
find_separate_debug_file_by_buildid	gdb/build-id.c	/^find_separate_debug_file_by_buildid (struct objfile *objfile)$/;"	f
find_separate_debug_file_by_debuglink	gdb/symfile.c	/^find_separate_debug_file_by_debuglink (struct objfile *objfile)$/;"	f
find_separate_debug_file_in_section	gdb/minidebug.c	/^find_separate_debug_file_in_section (struct objfile *objfile)$/;"	f
find_shared_library_fullname	intl/relocatable.c	/^find_shared_library_fullname ()$/;"	f	file:
find_shdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^find_shdr (Elf_External_Ehdr *ehdr, const char *section)$/;"	f	file:
find_shdrtab	gdb/testsuite/gdb.base/sym-file-loader.c	/^find_shdrtab (Elf_External_Ehdr *ehdr)$/;"	f
find_shstrtab	gdb/testsuite/gdb.base/sym-file-loader.c	/^find_shstrtab (Elf_External_Ehdr *ehdr, uint64_t *size)$/;"	f
find_signalled_thread	gdb/fbsd-tdep.c	/^find_signalled_thread (struct thread_info *info, void *data)$/;"	f	file:
find_signalled_thread	gdb/linux-tdep.c	/^find_signalled_thread (struct thread_info *info, void *data)$/;"	f	file:
find_signalled_thread	gdb/procfs.c	/^find_signalled_thread (struct thread_info *info, void *data)$/;"	f	file:
find_size_for_pointer_math	gdb/valarith.c	/^find_size_for_pointer_math (struct type *ptr_type)$/;"	f	file:
find_slot	gdb/dwarf-index-write.c	/^find_slot (struct mapped_symtab *symtab, const char *name)$/;"	f	file:
find_slot_in_mapped_hash	gdb/dwarf2read.c	/^find_slot_in_mapped_hash (struct mapped_index *index, const char *name,$/;"	f	file:
find_solib_trampoline_target	gdb/minsyms.c	/^find_solib_trampoline_target (struct frame_info *frame, CORE_ADDR pc)$/;"	f
find_source_lines	gdb/source.c	/^find_source_lines (struct symtab *s, int desc)$/;"	f
find_source_reloc	bfd/elf32-xtensa.c	/^find_source_reloc (source_reloc *src_relocs,$/;"	f	file:
find_stab_function_addr	gdb/dbxread.c	/^find_stab_function_addr (const char *namestring, const char *filename,$/;"	f	file:
find_stack_direction	gdb/gnulib/import/alloca.c	/^find_stack_direction (int *addr, int depth)$/;"	f	file:
find_stack_direction	libiberty/alloca.c	/^find_stack_direction (void)$/;"	f	file:
find_stack_direction	libiberty/configure	/^find_stack_direction ()$/;"	f
find_step_target	gdb/cris-tdep.c	/^find_step_target (struct regcache *regcache, inst_env_type *inst_env)$/;"	f	file:
find_stop_signal	gdb/procfs.c	/^find_stop_signal (void)$/;"	f	file:
find_string_backward	gdb/printcmd.c	/^find_string_backward (struct gdbarch *gdbarch,$/;"	f	file:
find_string_ent	opcodes/ia64-opc.c	/^find_string_ent (const char *str)$/;"	f	file:
find_string_var	readline/bind.c	/^find_string_var (name)$/;"	f	file:
find_strtab	gdb/testsuite/gdb.base/sym-file-loader.c	/^find_strtab (Elf_External_Ehdr *ehdr,$/;"	f
find_struct_field	gdb/ada-lang.c	/^find_struct_field (const char *name, struct type *type, int offset,$/;"	f	file:
find_stub_size_and_template	bfd/elf32-arm.c	/^find_stub_size_and_template (enum elf32_arm_stub_type stub_type,$/;"	f	file:
find_substitute_path_rule	gdb/source.c	/^find_substitute_path_rule (const char *from)$/;"	f	file:
find_superclass_methods	gdb/linespec.c	/^find_superclass_methods (std::vector<struct type *> &&superclasses,$/;"	f	file:
find_sym_fns	gdb/symfile.c	/^find_sym_fns (bfd *abfd)$/;"	f	file:
find_symbol_at_address	gdb/symtab.c	/^find_symbol_at_address (CORE_ADDR address)$/;"	f
find_symbol_in_baseclass	gdb/cp-namespace.c	/^find_symbol_in_baseclass (struct type *parent_type, const char *name,$/;"	f	file:
find_symbol_in_baseclass	gdb/d-namespace.c	/^find_symbol_in_baseclass (struct type *parent_type, const char *name,$/;"	f	file:
find_symbol_in_list	gdb/buildsym.c	/^find_symbol_in_list (struct pending *list, char *name, int length)$/;"	f
find_symtab	gdb/testsuite/gdb.base/sym-file-loader.c	/^find_symtab (Elf_External_Ehdr *ehdr, uint64_t *symtab_size)$/;"	f	file:
find_targ_sec	gdb/coffread.c	/^find_targ_sec (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
find_targ_sec	gdb/xcoffread.c	/^find_targ_sec (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
find_targ_sec_arg	gdb/coffread.c	/^struct find_targ_sec_arg$/;"	s	file:
find_targ_sec_arg	gdb/xcoffread.c	/^struct find_targ_sec_arg$/;"	s	file:
find_target	bfd/targets.c	/^find_target (const char *name)$/;"	f	file:
find_target_at	gdb/target.c	/^find_target_at (enum strata stratum)$/;"	f
find_template_name_end	gdb/parse.c	/^find_template_name_end (const char *p)$/;"	f
find_text_range	gdb/dbxread.c	/^find_text_range (bfd * sym_bfd, struct objfile *objfile)$/;"	f	file:
find_thread	gdb/gdbserver/gdbthread.h	/^find_thread (Func func)$/;"	f
find_thread	gdb/gdbserver/gdbthread.h	/^find_thread (int pid, Func func)$/;"	f
find_thread	gdb/gdbserver/gdbthread.h	/^find_thread (ptid_t filter, Func func)$/;"	f
find_thread_by_handle	gdb/thread.c	/^find_thread_by_handle (struct value *thread_handle, struct inferior *inf)$/;"	f
find_thread_global_id	gdb/thread.c	/^find_thread_global_id (int global_id)$/;"	f
find_thread_id	gdb/thread.c	/^find_thread_id (struct inferior *inf, int thr_num)$/;"	f	file:
find_thread_in_random	gdb/gdbserver/gdbthread.h	/^find_thread_in_random (Func func)$/;"	f
find_thread_of_process	gdb/mi/mi-main.c	/^find_thread_of_process (struct thread_info *ti, void *p)$/;"	f	file:
find_thread_process	gdb/gdbserver/inferiors.c	/^find_thread_process (const struct process_info *const process)$/;"	f	file:
find_thread_ptid	gdb/gdbserver/inferiors.c	/^find_thread_ptid (ptid_t ptid)$/;"	f
find_thread_ptid	gdb/thread.c	/^find_thread_ptid (ptid_t ptid)$/;"	f
find_thumb_glue	bfd/coff-arm.c	/^find_thumb_glue (struct bfd_link_info *info,$/;"	f	file:
find_thumb_glue	bfd/elf32-arm.c	/^find_thumb_glue (struct bfd_link_info *link_info,$/;"	f	file:
find_toplevel_char	gdb/linespec.c	/^find_toplevel_char (const char *s, char c)$/;"	f
find_toplevel_string	gdb/linespec.c	/^find_toplevel_string (const char *haystack, const char *needle)$/;"	f	file:
find_trace_state_variable	gdb/tracepoint.c	/^find_trace_state_variable (const char *name)$/;"	f
find_trace_state_variable_by_number	gdb/tracepoint.c	/^find_trace_state_variable_by_number (int number)$/;"	f
find_traceframe	gdb/gdbserver/tracepoint.c	/^find_traceframe (int num)$/;"	f	file:
find_tracepoint	gdb/gdbserver/tracepoint.c	/^find_tracepoint (int id, CORE_ADDR addr)$/;"	f	file:
find_trigger	gdb/make-target-delegates	/^sub find_trigger() {$/;"	s
find_typedef	gdb/typeprint.c	/^typedef_hash_table::find_typedef (const struct type_print_options *flags,$/;"	f	class:typedef_hash_table
find_typedef_for_canonicalize	gdb/c-typeprint.c	/^find_typedef_for_canonicalize (struct type *t, void *data)$/;"	f	file:
find_unit_in_vliw	opcodes/frv-opc.c	/^find_unit_in_vliw (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE unit)$/;"	f	file:
find_unwind_entry	gdb/hppa-tdep.c	/^find_unwind_entry (CORE_ADDR pc)$/;"	f
find_variant_by_arch	gdb/rs6000-tdep.c	/^find_variant_by_arch (enum bfd_architecture arch, unsigned long mach)$/;"	f	file:
find_vec_in_debug_names	gdb/dwarf2read.c	/^dw2_debug_names_iterator::find_vec_in_debug_names$/;"	f	class:dw2_debug_names_iterator
finfo	bfd/elfnn-aarch64.c	/^  void *finfo;$/;"	m	struct:__anon1101	file:
fini	gdb/common/btrace-common.c	/^btrace_data::fini ()$/;"	f	class:btrace_data
fini_function	include/bfdlink.h	/^  const char *fini_function;$/;"	m	struct:bfd_link_info
fini_offset	include/coff/xcoff.h	/^  int	fini_offset;		$/;"	m	struct:__rtinit
fini_reloc_cookie	bfd/coffgen.c	/^fini_reloc_cookie (struct coff_reloc_cookie *cookie ATTRIBUTE_UNUSED,$/;"	f	file:
fini_reloc_cookie	bfd/elflink.c	/^fini_reloc_cookie (struct elf_reloc_cookie *cookie, bfd *abfd)$/;"	f	file:
fini_reloc_cookie_for_section	bfd/coffgen.c	/^fini_reloc_cookie_for_section (struct coff_reloc_cookie *cookie,$/;"	f	file:
fini_reloc_cookie_for_section	bfd/elflink.c	/^fini_reloc_cookie_for_section (struct elf_reloc_cookie *cookie,$/;"	f	file:
fini_reloc_cookie_rels	bfd/coffgen.c	/^fini_reloc_cookie_rels (struct coff_reloc_cookie *cookie,$/;"	f	file:
fini_reloc_cookie_rels	bfd/elflink.c	/^fini_reloc_cookie_rels (struct elf_reloc_cookie *cookie,$/;"	f	file:
fini_str	bfd/elf32-arc.c	/^char * fini_str = FINI_SYM_STRING;$/;"	v
finish	gdb/completer.h	/^  const char *finish ()$/;"	f	class:completion_match_for_lcd
finish	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void finish (int val)$/;"	f	class:NextOverThrowDerivates
finish	gdb/tracepoint.c	/^collection_list::finish ()$/;"	f	class:collection_list
finish_backward	gdb/infcmd.c	/^finish_backward (struct finish_command_fsm *sm)$/;"	f	file:
finish_block	gdb/buildsym.c	/^finish_block (struct symbol *symbol,$/;"	f
finish_block_internal	gdb/buildsym.c	/^finish_block_internal (struct symbol *symbol,$/;"	f	file:
finish_breakpoint_object	gdb/python/py-finishbreakpoint.c	/^struct finish_breakpoint_object$/;"	s	file:
finish_breakpoint_object_getset	gdb/python/py-finishbreakpoint.c	/^static gdb_PyGetSetDef finish_breakpoint_object_getset[] = {$/;"	v	file:
finish_breakpoint_object_type	gdb/python/py-finishbreakpoint.c	/^PyTypeObject finish_breakpoint_object_type =$/;"	v
finish_command	gdb/infcmd.c	/^finish_command (const char *arg, int from_tty)$/;"	f	file:
finish_command_fsm	gdb/infcmd.c	/^struct finish_command_fsm$/;"	s	file:
finish_command_fsm_async_reply_reason	gdb/infcmd.c	/^finish_command_fsm_async_reply_reason (struct thread_fsm *self)$/;"	f	file:
finish_command_fsm_clean_up	gdb/infcmd.c	/^finish_command_fsm_clean_up (struct thread_fsm *self,$/;"	f	file:
finish_command_fsm_ops	gdb/infcmd.c	/^static struct thread_fsm_ops finish_command_fsm_ops =$/;"	v	typeref:struct:thread_fsm_ops	file:
finish_command_fsm_return_value	gdb/infcmd.c	/^finish_command_fsm_return_value (struct thread_fsm *self)$/;"	f	file:
finish_command_fsm_should_stop	gdb/infcmd.c	/^finish_command_fsm_should_stop (struct thread_fsm *self,$/;"	f	file:
finish_distable	opcodes/ia64-gen.c	/^finish_distable (void)$/;"	f	file:
finish_done	zlib/deflate.c	/^    finish_done     \/* finish done, accept no more input or output *\/$/;"	e	enum:__anon982	file:
finish_dynamic_link	bfd/libaout.h	/^  bfd_boolean (*finish_dynamic_link) (bfd *, struct bfd_link_info *);$/;"	m	struct:aout_backend_data
finish_erasing_chip	sim/ppc/hw_eeprom.c	/^finish_erasing_chip(device *me,$/;"	f	file:
finish_erasing_sector	sim/ppc/hw_eeprom.c	/^finish_erasing_sector(device *me,$/;"	f	file:
finish_ext_lang_initialization	gdb/extension.c	/^finish_ext_lang_initialization (void)$/;"	f
finish_forward	gdb/infcmd.c	/^finish_forward (struct finish_command_fsm *sm, struct frame_info *frame)$/;"	f	file:
finish_from_step	gdb/stubs/m32r-stub.c	/^finish_from_step (void)$/;"	f	file:
finish_global_stabs	gdb/stabsread.c	/^finish_global_stabs (struct objfile *objfile)$/;"	f
finish_hw_tree	sim/common/hw-tree.c	/^finish_hw_tree (struct hw *me,$/;"	f	file:
finish_initialization	gdb/extension-priv.h	/^  void (*finish_initialization) (const struct extension_language_defn *);$/;"	m	struct:extension_language_ops
finish_local_dynamic_symbol	bfd/elfxx-sparc.c	/^finish_local_dynamic_symbol (void **slot, void *inf)$/;"	f	file:
finish_new_objfile	gdb/symfile.c	/^finish_new_objfile (struct objfile *objfile, symfile_add_flags add_flags)$/;"	f	file:
finish_programming_byte	sim/ppc/hw_eeprom.c	/^finish_programming_byte(device *me,$/;"	f	file:
finish_started	zlib/deflate.c	/^    finish_started, \/* finish started, need only more output at next deflate *\/$/;"	e	enum:__anon982	file:
finish_step_over	gdb/gdbserver/linux-low.c	/^finish_step_over (struct lwp_info *lwp)$/;"	f	file:
finish_step_over	gdb/infrun.c	/^finish_step_over (struct execution_control_state *ecs)$/;"	f	file:
finish_thread_state	gdb/thread.c	/^finish_thread_state (ptid_t ptid)$/;"	f
finish_trace_file	gdb/testsuite/gdb.trace/tfile.c	/^finish_trace_file (int fd)$/;"	f
finish_traceframe	gdb/gdbserver/tracepoint.c	/^finish_traceframe (struct traceframe *tframe)$/;"	f	file:
finished	gdb/cli/cli-utils.h	/^  bool finished () const$/;"	f	class:number_or_range_parser
finished	gdb/thread-fsm.h	/^  int finished;$/;"	m	struct:thread_fsm
finished	gdb/tid-parse.c	/^tid_range_parser::finished () const$/;"	f	class:tid_range_parser
finished_p	sim/common/hw-base.c	/^  int finished_p;$/;"	m	struct:hw_base_data	file:
finst	sim/erc32/sis.h	/^    uint64          finst;$/;"	m	struct:pstate
fint	opcodes/microblaze-opcm.h	/^  fint, fsqrt,$/;"	e	enum:microblaze_instr
fintv	sim/rx/cpu.h	106;"	d
fio_int_t	include/gdb/fileio.h	/^typedef char fio_int_t[FIO_INT_LEN];   $/;"	t
fio_long_t	include/gdb/fileio.h	/^typedef char fio_long_t[FIO_LONG_LEN];$/;"	t
fio_mode_t	include/gdb/fileio.h	/^typedef char fio_mode_t[FIO_MODE_LEN];$/;"	t
fio_stat	include/gdb/fileio.h	/^struct fio_stat {$/;"	s
fio_time_t	include/gdb/fileio.h	/^typedef char fio_time_t[FIO_TIME_LEN];$/;"	t
fio_timeval	include/gdb/fileio.h	/^struct fio_timeval {$/;"	s
fio_uint_t	include/gdb/fileio.h	/^typedef char fio_uint_t[FIO_UINT_LEN];$/;"	t
fio_ulong_t	include/gdb/fileio.h	/^typedef char fio_ulong_t[FIO_ULONG_LEN];$/;"	t
fioff	gdb/gdbserver/i387-fp.c	/^  unsigned int fioff;$/;"	m	struct:i387_fsave	file:
fioff	gdb/gdbserver/i387-fp.c	/^  unsigned int fioff;$/;"	m	struct:i387_fxsave	file:
fioff	gdb/gdbserver/i387-fp.c	/^  unsigned int fioff;$/;"	m	struct:i387_xsave	file:
firmware_option_p	sim/mips/interp.c	/^static int firmware_option_p = 0;$/;"	v	file:
first	bfd/elf32-xtensa.c	/^  unsigned first; \/* Index of a first range element in the list.  *\/$/;"	m	struct:reloc_range_list_struct	file:
first	bfd/hash.c	/^  struct strtab_hash_entry *first;$/;"	m	struct:bfd_strtab_hash	typeref:struct:bfd_strtab_hash::strtab_hash_entry	file:
first	bfd/merge.c	/^  struct sec_merge_hash_entry *first;$/;"	m	struct:sec_merge_hash	typeref:struct:sec_merge_hash::sec_merge_hash_entry	file:
first	gdb/gdbserver/event-loop.c	/^    struct callback_event *first;$/;"	m	struct:__anon1858	typeref:struct:__anon1858::callback_event	file:
first	gdb/python/py-record-btrace.c	/^  Py_ssize_t first;$/;"	m	struct:__anon2076	file:
first	gdb/reggroups.c	/^  struct reggroup_el *first;$/;"	m	struct:reggroups	typeref:struct:reggroups::reggroup_el	file:
first	gdb/ser-go32.c	/^    unsigned int first;$/;"	m	struct:dos_ttystate	file:
first	gdb/symtab.c	/^  int first;$/;"	m	struct:output_source_filename_data	file:
first	gdb/testsuite/gdb.base/offsets.c	/^  char first[0x10000000 + 16];$/;"	m	struct:big_struct	file:
first	gdb/testsuite/gdb.cp/koenig.cc	/^  first (C c)$/;"	f	namespace:A
first	gdb/testsuite/gdb.cp/koenig.cc	/^  first (int a, C c)$/;"	f	namespace:A
first	gdb/testsuite/gdb.cp/nsnested.cc	/^  first()$/;"	f	namespace:C
first	gdb/testsuite/gdb.cp/nsnoimports.cc	/^    int first(){$/;"	f	namespace:A::B
first	gdb/testsuite/gdb.python/py-events.c	/^int first(){$/;"	f
first	gdb/user-regs.c	/^  struct user_reg *first;$/;"	m	struct:gdb_user_regs	typeref:struct:gdb_user_regs::user_reg	file:
first	include/oasys.h	/^    oasys_header_record_type first;$/;"	m	union:oasys_record_union
first	readline/support/wcwidth.c	/^  int first;$/;"	m	struct:interval	file:
first	sim/common/sim-core.h	/^  sim_core_mapping *first;$/;"	m	struct:_sim_core_map
first	sim/igen/gen.h	/^  int first;$/;"	m	struct:_opcode_bits
first	sim/igen/gen.h	/^  int first;$/;"	m	struct:_opcode_field
first	sim/igen/ld-decode.h	/^  int first;$/;"	m	struct:_decode_table
first	sim/igen/ld-insn.h	/^  insn_field_entry *first;$/;"	m	struct:_insn_word_entry
first	sim/igen/ld-insn.h	/^  int first;$/;"	m	struct:_insn_field_entry
first	sim/ppc/corefile.c	/^  core_mapping *first;$/;"	m	struct:_core_map	file:
first	sim/ppc/ld-decode.h	/^  int first;$/;"	m	struct:_decode_table
first	sim/ppc/ld-insn.h	/^  insn_field *first;$/;"	m	struct:_insn_fields
first	sim/ppc/ld-insn.h	/^  int first;$/;"	m	struct:_insn_field
first	sim/ppc/ld-insn.h	/^  int first;$/;"	m	struct:_opcode_field
first	zlib/contrib/blast/blast.c	/^    int first;                  \/* true to check distances (for first 4K) *\/$/;"	m	struct:state	file:
first	zlib/examples/gzlog.c	/^    off_t first;    \/* offset of first stored block first length byte *\/$/;"	m	struct:log	file:
first	zlib/test/infcover.c	/^    struct mem_item *first;     \/* pointer to first item in list, or NULL *\/$/;"	m	struct:mem_zone	typeref:struct:mem_zone::mem_item	file:
first_base_plus_offset_reloc	bfd/elf64-mmix.c	/^    size_t first_base_plus_offset_reloc;$/;"	m	struct:bpo_reloc_section_info	file:
first_block	bfd/vms-lib.c	/^  file_ptr first_block;$/;"	m	struct:vms_lib_iovec	file:
first_block	zlib/contrib/minizip/zip.c	/^    linkedlist_datablock_internal* first_block;$/;"	m	struct:linkedlist_data_s	file:
first_break	libiberty/xmalloc.c	/^static char *first_break = NULL;$/;"	v	file:
first_child	bfd/dwarf1.c	/^  bfd_byte *first_child;$/;"	m	struct:dwarf1_unit	file:
first_child_die_ptr	bfd/dwarf2.c	/^  bfd_byte *first_child_die_ptr;$/;"	m	struct:comp_unit	file:
first_command	bfd/mach-o.h	/^  bfd_mach_o_load_command *first_command;$/;"	m	struct:mach_o_data_struct
first_component_command	gdb/cp-support.c	/^first_component_command (const char *arg, int from_tty)$/;"	f	file:
first_die_cu_offset	gdb/dwarf2read.c	/^  cu_offset first_die_cu_offset;$/;"	m	struct:comp_unit_head	file:
first_entry	bfd/peXXigen.c	/^  struct rsrc_entry *  first_entry;$/;"	m	struct:rsrc_dir_chain	typeref:struct:rsrc_dir_chain::rsrc_entry	file:
first_entry	gdb/jit.h	/^  CORE_ADDR first_entry;$/;"	m	struct:jit_descriptor
first_entry	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  struct jit_code_entry *first_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
first_entry	gdb/testsuite/gdb.base/jit-main.c	/^  struct jit_code_entry *first_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
first_entry	gdb/testsuite/gdb.base/jit-protocol.h	/^  struct jit_code_entry *first_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry
first_entry	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  struct jit_code_entry *first_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
first_file_filepos	bfd/libbfd-in.h	/^  file_ptr first_file_filepos;$/;"	m	struct:artdata
first_file_filepos	bfd/libbfd.h	/^  file_ptr first_file_filepos;$/;"	m	struct:artdata
first_file_handler	gdb/event-loop.c	/^    file_handler *first_file_handler;$/;"	m	struct:__anon1743	file:
first_file_handler	gdb/gdbserver/event-loop.c	/^    file_handler *first_file_handler;$/;"	m	struct:__anon1857	file:
first_fpr_regnum	gdb/frv-tdep.h	/^  first_fpr_regnum = 64,$/;"	e	enum:__anon1757
first_frame	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.S	/^first_frame:$/;"	l
first_frame	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.c	/^first_frame ()$/;"	f
first_frame	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.S	/^first_frame:$/;"	l
first_frame	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.c	/^first_frame ()$/;"	f
first_frame	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.S	/^first_frame:$/;"	l
first_frame	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.c	/^first_frame ()$/;"	f
first_frame	gdb/testsuite/gdb.mi/mi-reg-undefined.S	/^first_frame:$/;"	l
first_frame	gdb/testsuite/gdb.mi/mi-reg-undefined.c	/^first_frame ()$/;"	f
first_fun_line_offset	gdb/xcoffread.c	/^static unsigned int first_fun_line_offset;$/;"	v	file:
first_gotent	bfd/elf64-alpha.c	/^  struct alpha_elf_got_entry **first_gotent;$/;"	m	struct:alpha_relax_info	typeref:struct:alpha_relax_info::alpha_elf_got_entry	file:
first_gpr_regnum	gdb/frv-tdep.h	/^  first_gpr_regnum = 0,$/;"	e	enum:__anon1757
first_handler	gdb/event-loop.c	/^    async_event_handler *first_handler;$/;"	m	struct:__anon1746	file:
first_handler	gdb/event-loop.c	/^    async_signal_handler *first_handler;$/;"	m	struct:__anon1745	file:
first_imported_symbol	bfd/pef.h	/^  unsigned long first_imported_symbol;$/;"	m	struct:bfd_pef_imported_library
first_insn_p	sim/common/cgen-trace.c	/^static int first_insn_p;$/;"	v	file:
first_insn_p	sim/frv/cpu.h	/^  int first_insn_p;$/;"	m	struct:scache
first_line_listed	gdb/source.c	/^static int first_line_listed;$/;"	v	file:
first_mapped_page	gdb/testsuite/gdb.base/dcache-line-read-error.c	/^void *first_mapped_page;$/;"	v
first_marker	gdb/gdbserver/tracepoint.c	/^first_marker (void)$/;"	f
first_nonopt	libiberty/getopt.c	/^static int first_nonopt;$/;"	v	file:
first_object_file_end	gdb/xcoffread.c	/^static CORE_ADDR first_object_file_end;$/;"	v	file:
first_of	gdb/location.c	/^first_of (const char *first, const char *new_tok)$/;"	f	file:
first_p	sim/cris/cpuv10.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon772
first_p	sim/cris/cpuv32.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon730
first_p	sim/frv/cpu.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon222
first_p	sim/iq2000/cpu.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon605
first_p	sim/lm32/cpu.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon553
first_p	sim/m32r/cpu.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon377
first_p	sim/m32r/cpu2.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon278
first_p	sim/m32r/cpux.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon408
first_p	sim/or1k/cpu.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon99
first_p	sim/sh64/defs-compact.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon897
first_p	sim/sh64/defs-media.h	/^    int first_p;$/;"	m	struct:sem_fields::__anon878
first_phase	bfd/tekhex.c	/^first_phase (bfd *abfd, int type, char *src, char * src_end)$/;"	f	file:
first_pseudo_regnum	gdb/frv-tdep.h	/^  first_pseudo_regnum = frv_num_regs,$/;"	e	enum:__anon1757
first_regno	include/opcode/aarch64.h	/^	  unsigned first_regno : 5;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1297
first_sec	bfd/elf32-nios2.c	/^      asection *first_sec, *last_sec;$/;"	m	struct:elf32_nios2_link_hash_table::map_stub	file:
first_spr_regnum	gdb/frv-tdep.h	/^  first_spr_regnum = 129,$/;"	e	enum:__anon1757
first_str	bfd/merge.c	/^  struct sec_merge_hash_entry *first_str;$/;"	m	struct:sec_merge_sec_info	typeref:struct:sec_merge_sec_info::sec_merge_hash_entry	file:
first_stub_sec	bfd/elf32-nios2.c	/^      asection *first_stub_sec, *last_stub_sec;$/;"	m	struct:elf32_nios2_link_hash_table::map_stub	file:
first_symndx	bfd/libcoff-in.h	/^  unsigned long first_symndx;$/;"	m	struct:xcoff_section_tdata
first_symndx	bfd/libcoff.h	/^  unsigned long first_symndx;$/;"	m	struct:xcoff_section_tdata
first_symnum	gdb/xcoffread.c	/^    int first_symnum;$/;"	m	struct:symloc	file:
first_task_name	gdb/ravenscar-thread.c	/^static const char first_task_name[] = "system__tasking__debug__first_task";$/;"	v	file:
first_thread_of_inferior	gdb/thread.c	/^first_thread_of_inferior (inferior *inf)$/;"	f
first_thunk_address	bfd/coff-mcore.c	/^  long int			first_thunk_address;$/;"	m	struct:coff_mcore_link_hash_table	file:
first_thunk_address	bfd/coff-ppc.c	/^long int first_thunk_address;$/;"	v
first_timer	gdb/event-loop.c	/^    struct gdb_timer *first_timer;$/;"	m	struct:__anon1744	typeref:struct:__anon1744::gdb_timer	file:
firstfield	include/hp-symtab.h	/^  dnttpointer firstfield;$/;"	m	struct:dntt_type_struct
firstfield	include/hp-symtab.h	/^  dnttpointer firstfield;$/;"	m	struct:dntt_type_union
firstmem	include/hp-symtab.h	/^  dnttpointer firstmem;$/;"	m	struct:dntt_type_enum
firstmemoff	include/coff/xcoff.h	/^  char firstmemoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
firstmemoff	include/coff/xcoff.h	/^  char firstmemoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr
firstparam	include/hp-symtab.h	/^  dnttpointer firstparam     ;     \/* first FPARAM, if any         *\/$/;"	m	struct:dntt_type_func_template
firstparam	include/hp-symtab.h	/^  dnttpointer firstparam;      \/* first FPARAM, if any         *\/$/;"	m	struct:dntt_type_doc_function
firstparam	include/hp-symtab.h	/^  dnttpointer firstparam;$/;"	m	struct:dntt_type_function
firstparam	include/hp-symtab.h	/^  dnttpointer firstparam;$/;"	m	struct:dntt_type_functype
fiseg	gdb/gdbserver/i387-fp.c	/^  unsigned short fiseg;$/;"	m	struct:i387_fsave	file:
fiseg	gdb/gdbserver/i387-fp.c	/^  unsigned short fiseg;$/;"	m	struct:i387_fxsave	file:
fiseg	gdb/gdbserver/i387-fp.c	/^  unsigned short fiseg;$/;"	m	struct:i387_xsave	file:
five	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type :: five$/;"	t	program:vla_struct
five	opcodes/s12z-dis.c	/^five (bfd_vma memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
five_char_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct five_char_t {$/;"	s	file:
five_char_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct five_char_t {$/;"	s	file:
fivearr	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(five)               :: fivearr /;"	v	program:vla_struct
fivedynarr	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(five), allocatable  :: fivedynarr /;"	v	program:vla_struct
fivev	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(five)               :: fivev$/;"	v	program:vla_struct
fix	gdb/contrib/ari/gdb_ari.sh	/^function fix(bug,file,count) {$/;"	f
fix_arm1176	bfd/bfd-in.h	/^  int fix_arm1176;$/;"	m	struct:elf32_arm_params
fix_arm1176	bfd/bfd-in2.h	/^  int fix_arm1176;$/;"	m	struct:elf32_arm_params
fix_arm1176	bfd/elf32-arm.c	/^  int fix_arm1176;$/;"	m	struct:elf32_arm_link_hash_table	file:
fix_array	bfd/elf32-xtensa.c	/^  reloc_bfd_fix *fix_array;$/;"	m	struct:xtensa_relax_info_struct	file:
fix_array_count	bfd/elf32-xtensa.c	/^  unsigned fix_array_count;$/;"	m	struct:xtensa_relax_info_struct	file:
fix_common_block	gdb/stabsread.c	/^fix_common_block (struct symbol *sym, CORE_ADDR valu)$/;"	f	file:
fix_compare	bfd/elf32-xtensa.c	/^fix_compare (const void *ap, const void *bp)$/;"	f	file:
fix_cortex_a8	bfd/bfd-in.h	/^  int fix_cortex_a8;$/;"	m	struct:elf32_arm_params
fix_cortex_a8	bfd/bfd-in2.h	/^  int fix_cortex_a8;$/;"	m	struct:elf32_arm_params
fix_cortex_a8	bfd/elf32-arm.c	/^  int fix_cortex_a8;$/;"	m	struct:elf32_arm_link_hash_table	file:
fix_end	bfd/libcoff.h	/^  unsigned int fix_end : 1;$/;"	m	struct:coff_ptr_struct
fix_erratum_835769	bfd/elfnn-aarch64.c	/^  int fix_erratum_835769;$/;"	m	struct:elf_aarch64_link_hash_table	file:
fix_erratum_843419	bfd/elfnn-aarch64.c	/^  int fix_erratum_843419;$/;"	m	struct:elf_aarch64_link_hash_table	file:
fix_erratum_843419_adr	bfd/elfnn-aarch64.c	/^  int fix_erratum_843419_adr;$/;"	m	struct:elf_aarch64_link_hash_table	file:
fix_line	bfd/libcoff.h	/^  unsigned int fix_line : 1;$/;"	m	struct:coff_ptr_struct
fix_list	bfd/elf32-xtensa.c	/^  reloc_bfd_fix *fix_list;$/;"	m	struct:xtensa_relax_info_struct	file:
fix_scnlen	bfd/libcoff.h	/^  unsigned int fix_scnlen : 1;$/;"	m	struct:coff_ptr_struct
fix_syms	bfd/linker.c	/^fix_syms (struct bfd_link_hash_entry *h, void *data)$/;"	f	file:
fix_tag	bfd/libcoff.h	/^  unsigned int fix_tag : 1;$/;"	m	struct:coff_ptr_struct
fix_v4bx	bfd/bfd-in.h	/^  int fix_v4bx;$/;"	m	struct:elf32_arm_params
fix_v4bx	bfd/bfd-in2.h	/^  int fix_v4bx;$/;"	m	struct:elf32_arm_params
fix_v4bx	bfd/elf32-arm.c	/^  int fix_v4bx;$/;"	m	struct:elf32_arm_link_hash_table	file:
fix_value	bfd/libcoff.h	/^  unsigned int fix_value : 1;$/;"	m	struct:coff_ptr_struct
fixdfdi	sim/common/cgen-fpu.h	/^  DI (*fixdfdi) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
fixdfsi	sim/common/cgen-accfp.c	/^fixdfsi (CGEN_FPU* fpu, int how UNUSED, DF x)$/;"	f	file:
fixdfsi	sim/common/cgen-fpu.h	/^  SI (*fixdfsi) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
fixed	zlib/contrib/puff/puff.c	/^local int fixed(struct state *s)$/;"	f
fixed_bit_mask	include/opcode/tilepro.h	/^  tilepro_sn_instruction_bits fixed_bit_mask;$/;"	m	struct:tilepro_sn_opcode
fixed_bit_masks	include/opcode/tilegx.h	/^  tilegx_bundle_bits fixed_bit_masks[TILEGX_NUM_PIPELINE_ENCODINGS];$/;"	m	struct:tilegx_opcode
fixed_bit_masks	include/opcode/tilepro.h	/^  tilepro_bundle_bits fixed_bit_masks[TILEPRO_NUM_PIPELINE_ENCODINGS];$/;"	m	struct:tilepro_opcode
fixed_bit_values	include/opcode/tilegx.h	/^  tilegx_bundle_bits fixed_bit_values[TILEGX_NUM_PIPELINE_ENCODINGS];$/;"	m	struct:tilegx_opcode
fixed_bit_values	include/opcode/tilepro.h	/^  tilepro_bundle_bits fixed_bit_values[TILEPRO_NUM_PIPELINE_ENCODINGS];$/;"	m	struct:tilepro_opcode
fixed_bit_values	include/opcode/tilepro.h	/^  tilepro_sn_instruction_bits fixed_bit_values;$/;"	m	struct:tilepro_sn_opcode
fixed_fields	include/opcode/tic6x.h	/^  tic6x_fixed_field fixed_fields[TIC6X_MAX_FIXED_FIELDS];$/;"	m	struct:__anon1320
fixed_p	gdb/remote.c	/^  int fixed_p;$/;"	m	struct:memory_packet_config	file:
fixed_type_info	gdb/ada-lang.c	/^fixed_type_info (struct type *type)$/;"	f	file:
fixedparams	bfd/pef-traceback.h	/^  unsigned char fixedparams;	\/* Number of fixed point parameters.  *\/$/;"	m	struct:traceback_table
fixedtables	zlib/infback.c	/^local void fixedtables(state)$/;"	f
fixedtables	zlib/inflate.c	/^local void fixedtables(state)$/;"	f
fixsfdi	sim/common/cgen-fpu.h	/^  DI (*fixsfdi) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
fixsfsi	sim/common/cgen-accfp.c	/^fixsfsi (CGEN_FPU* fpu, int how UNUSED, SF x)$/;"	f	file:
fixsfsi	sim/common/cgen-fpu.h	/^  SI (*fixsfsi) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
fixtfdi	sim/common/cgen-fpu.h	/^  DI (*fixtfdi) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
fixtfsi	sim/common/cgen-fpu.h	/^  SI (*fixtfsi) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
fixup	bfd/vms-alpha.c	/^  asection *fixup;$/;"	m	struct:alpha_vms_link_hash_table	file:
fixup	gdb/arch/arm-get-next-pcs.h	/^  CORE_ADDR (*fixup) (struct arm_get_next_pcs *self, CORE_ADDR pc);$/;"	m	struct:arm_get_next_pcs_ops
fixup	gdb/dwarf2read.c	/^partial_die_info::fixup (struct dwarf2_cu *cu)$/;"	f	class:partial_die_info
fixup_alt_jump	libiberty/regex.c	/^  pattern_offset_t fixup_alt_jump;$/;"	m	struct:__anon1185	file:
fixup_called	gdb/dwarf2read.c	/^    unsigned int fixup_called : 1;$/;"	m	struct:allocate_on_obstack	file:
fixup_definition	gdb/macrotab.c	/^fixup_definition (const char *filename, int line, struct macro_definition *def)$/;"	f	file:
fixup_displaced_copy	gdb/amd64-tdep.c	/^fixup_displaced_copy (struct gdbarch *gdbarch,$/;"	f	file:
fixup_format	bfd/som.c	/^struct fixup_format$/;"	s	file:
fixup_go_packaging	gdb/dwarf2read.c	/^fixup_go_packaging (struct dwarf2_cu *cu)$/;"	f	file:
fixup_offset	include/elf/ia64.h	/^  unsigned char fixup_offset[8];$/;"	m	struct:__anon1426
fixup_psymbol_section	gdb/psymtab.c	/^fixup_psymbol_section (struct partial_symbol *psym, struct objfile *objfile)$/;"	f	file:
fixup_request_index	include/som/aout.h	/^  unsigned char fixup_request_index[4];$/;"	m	struct:som_external_subspace_dictionary_record
fixup_request_index	include/som/internal.h	/^  int fixup_request_index;$/;"	m	struct:som_subspace_dictionary_record
fixup_request_location	include/som/aout.h	/^  unsigned char fixup_request_location[4];$/;"	m	struct:som_external_header
fixup_request_location	include/som/internal.h	/^  unsigned int fixup_request_location;$/;"	m	struct:som_header
fixup_request_quantity	include/som/aout.h	/^  unsigned char fixup_request_quantity[4];$/;"	m	struct:som_external_subspace_dictionary_record
fixup_request_quantity	include/som/internal.h	/^  unsigned int fixup_request_quantity;$/;"	m	struct:som_subspace_dictionary_record
fixup_request_total	include/som/aout.h	/^  unsigned char fixup_request_total[4];$/;"	m	struct:som_external_header
fixup_request_total	include/som/internal.h	/^  unsigned int fixup_request_total;$/;"	m	struct:som_header
fixup_riprel	gdb/amd64-tdep.c	/^fixup_riprel (struct gdbarch *gdbarch, amd64_displaced_step_closure *dsc,$/;"	f	file:
fixup_section	gdb/symtab.c	/^fixup_section (struct general_symbol_info *ginfo,$/;"	f
fixup_seg	include/elf/ia64.h	/^  unsigned char fixup_seg[4];$/;"	m	struct:__anon1426
fixup_symbol_section	gdb/symtab.c	/^fixup_symbol_section (struct symbol *sym, struct objfile *objfile)$/;"	f
fixup_symbol_value	bfd/coffgen.c	/^fixup_symbol_value (bfd *abfd,$/;"	f	file:
fixuplnk	include/vms/eiaf.h	/^  unsigned char fixuplnk[8];$/;"	m	struct:vms_eiaf
fixups	bfd/elf32-bfin.c	/^  unsigned fixups, dynrelocs;$/;"	m	struct:bfinfdpic_relocs_info	file:
fixups	bfd/elf32-bfin.c	/^  unsigned long fixups;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
fixups	bfd/elf32-frv.c	/^  unsigned fixups, dynrelocs;$/;"	m	struct:frvfdpic_relocs_info	file:
fixups	bfd/elf32-frv.c	/^  unsigned long fixups;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
fixups_off	bfd/elf64-ia64-vms.c	/^  bfd_vma fixups_off;$/;"	m	struct:elf64_ia64_vms_obj_tdata	file:
fixups_sec	bfd/elf64-ia64-vms.c	/^  asection *fixups_sec;		\/* Fixups section.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
fixxfdi	sim/common/cgen-fpu.h	/^  DI (*fixxfdi) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
fixxfsi	sim/common/cgen-fpu.h	/^  SI (*fixxfsi) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
flag	bfd/libxcoff.h	/^  unsigned int flag;$/;"	m	struct:xcoff_dwsect_name
flag	gdb/testsuite/gdb.perf/single-step.c	/^volatile int flag = 1;$/;"	v
flag	gdb/testsuite/gdb.perf/skip-command.cc	/^volatile int flag;$/;"	v
flag	include/getopt.h	/^  int *flag;$/;"	m	struct:option
flag	sim/ppc/filter.c	/^  char *flag;$/;"	m	struct:_filter	file:
flag	zlib/contrib/minizip/unzip.h	/^    uLong flag;                 \/* general purpose bit flag        2 bytes *\/$/;"	m	struct:unz_file_info64_s
flag	zlib/contrib/minizip/unzip.h	/^    uLong flag;                 \/* general purpose bit flag        2 bytes *\/$/;"	m	struct:unz_file_info_s
flag	zlib/contrib/minizip/zip.c	/^    uLong flag;                 \/* flag of the file currently writing *\/$/;"	m	struct:__anon991	file:
flag_bound_evaluated	gdb/gdbtypes.h	/^  int flag_bound_evaluated : 1;$/;"	m	struct:range_bounds
flag_class	include/opcode/arc.h	/^  flag_class_t flag_class;$/;"	m	struct:arc_flag_class
flag_class_t	include/opcode/arc.h	/^} flag_class_t;$/;"	t	typeref:enum:__anon1257
flag_declared_class	gdb/gdbtypes.h	/^  unsigned int flag_declared_class : 1;$/;"	m	struct:main_type
flag_discriminated_union	gdb/gdbtypes.h	/^  unsigned int flag_discriminated_union : 1;$/;"	m	struct:main_type
flag_enum	gdb/testsuite/gdb.base/printcmds.c	/^enum flag_enum { ONE = 1, TWO = 2 };$/;"	g	file:
flag_enum	gdb/testsuite/gdb.python/py-pp-maint.c	/^enum flag_enum$/;"	g	file:
flag_fixed_instance	gdb/gdbtypes.h	/^  unsigned int flag_fixed_instance : 1;$/;"	m	struct:main_type
flag_flag_enum	gdb/gdbtypes.h	/^  unsigned int flag_flag_enum : 1;$/;"	m	struct:main_type
flag_gnu_ifunc	gdb/gdbtypes.h	/^  unsigned int flag_gnu_ifunc : 1;$/;"	m	struct:main_type
flag_incomplete	gdb/gdbtypes.h	/^  unsigned int flag_incomplete : 1;$/;"	m	struct:main_type
flag_info	bfd/bfd-in2.h	/^typedef struct flag_info flag_info;$/;"	t	typeref:struct:flag_info
flag_info	include/bfdlink.h	/^struct flag_info$/;"	s
flag_info_list	include/bfdlink.h	/^struct flag_info_list$/;"	s
flag_list	include/bfdlink.h	/^  struct flag_info_list *flag_list;$/;"	m	struct:flag_info	typeref:struct:flag_info::flag_info_list
flag_name	bfd/elflink.c	/^  char *flag_name;$/;"	m	struct:__anon1016	file:
flag_names	opcodes/rx-dis.c	/^static const char * flag_names[] =$/;"	v	file:
flag_nosign	gdb/gdbtypes.h	/^  unsigned int flag_nosign : 1;$/;"	m	struct:main_type
flag_objfile_owned	gdb/gdbtypes.h	/^  unsigned int flag_objfile_owned : 1;$/;"	m	struct:main_type
flag_prototyped	gdb/gdbtypes.h	/^  unsigned int flag_prototyped : 1;$/;"	m	struct:main_type
flag_r	include/opcode/arc.h	/^  const char * flag_r;$/;"	m	struct:arc_pseudo_insn
flag_static	gdb/gdbtypes.h	/^  unsigned int flag_static : 1;$/;"	m	struct:main_type
flag_stub	gdb/gdbtypes.h	/^  unsigned int flag_stub : 1;$/;"	m	struct:main_type
flag_stub_supported	gdb/gdbtypes.h	/^  unsigned int flag_stub_supported : 1;$/;"	m	struct:main_type
flag_target_stub	gdb/gdbtypes.h	/^  unsigned int flag_target_stub : 1;$/;"	m	struct:main_type
flag_type	include/bfdlink.h	/^typedef enum {with_flags, without_flags} flag_type;$/;"	t	typeref:enum:__anon1499
flag_unsigned	gdb/gdbtypes.h	/^  unsigned int flag_unsigned : 1;$/;"	m	struct:main_type
flag_upper_bound_is_count	gdb/gdbtypes.h	/^  int flag_upper_bound_is_count : 1;$/;"	m	struct:range_bounds
flag_value	bfd/elflink.c	/^  flagword flag_value;$/;"	m	struct:__anon1016	file:
flag_varargs	gdb/gdbtypes.h	/^  unsigned int flag_varargs : 1;$/;"	m	struct:main_type
flag_vector	gdb/gdbtypes.h	/^  unsigned int flag_vector : 1;$/;"	m	struct:main_type
flaginfo	bfd/elf32-arm.c	/^  void *flaginfo;$/;"	m	struct:__anon1145	file:
flagmap	opcodes/rx-decode.c	/^static int flagmap[] = {0, 1, 2, 3, 0, 0, 0, 0,$/;"	v	file:
flags	bfd/bfd-in2.h	/^  flagword flags : 20;$/;"	m	struct:bfd
flags	bfd/bfd-in2.h	/^  flagword flags;$/;"	m	struct:bfd_section
flags	bfd/bfd-in2.h	/^  flagword flags;$/;"	m	struct:bfd_symbol
flags	bfd/coff-sh.c	/^  unsigned long flags;$/;"	m	struct:sh_opcode	file:
flags	bfd/elf-m10300.c	/^  char flags;$/;"	m	struct:elf32_mn10300_link_hash_table	file:
flags	bfd/elf-m10300.c	/^  unsigned char flags;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
flags	bfd/elf.c	/^  unsigned int flags;$/;"	m	union:elf_internal_group	file:
flags	bfd/elf32-avr.h	/^  bfd_byte flags;$/;"	m	struct:avr_property_record_list
flags	bfd/elf32-cr16.c	/^  unsigned char flags;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
flags	bfd/elf64-alpha.c	/^  int flags;$/;"	m	struct:alpha_elf_link_hash_entry	file:
flags	bfd/elf64-alpha.c	/^  unsigned char flags;$/;"	m	struct:alpha_elf_got_entry	file:
flags	bfd/format.c	/^  flagword flags;$/;"	m	struct:bfd_preserve	file:
flags	bfd/libcoff-in.h	/^  flagword flags;$/;"	m	struct:coff_tdata
flags	bfd/libcoff.h	/^  flagword flags;$/;"	m	struct:coff_tdata
flags	bfd/mach-o.h	/^  unsigned long flags;$/;"	m	struct:bfd_mach_o_dylib_reference
flags	bfd/mach-o.h	/^  unsigned long flags;$/;"	m	struct:bfd_mach_o_header
flags	bfd/mach-o.h	/^  unsigned long flags;$/;"	m	struct:bfd_mach_o_section
flags	bfd/mach-o.h	/^  unsigned long flags;$/;"	m	struct:bfd_mach_o_segment_command
flags	bfd/ppcboot.c	/^  bfd_byte		flags;			\/* flag field *\/$/;"	m	struct:ppcboot_hdr	file:
flags	bfd/vms-alpha.c	/^  flagword flags;$/;"	m	struct:vms_section_data_struct	file:
flags	bfd/vms-alpha.c	/^  unsigned short flags;$/;"	m	struct:vms_symbol_entry	file:
flags	bfd/vms-lib.c	/^  unsigned char *flags;$/;"	m	struct:dcxsbm_desc	file:
flags	gdb/btrace.h	/^  btrace_function_flags flags = 0;$/;"	m	struct:btrace_function
flags	gdb/btrace.h	/^  btrace_insn_flags flags;$/;"	m	struct:btrace_insn
flags	gdb/btrace.h	/^  btrace_thread_flags flags;$/;"	m	struct:btrace_thread_info
flags	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 flags;$/;"	m	struct:user_sve_header
flags	gdb/nto-tdep.h	/^  unsigned char flags = 0;$/;"	m	struct:nto_thread_info
flags	gdb/objfiles.h	/^  objfile_flags flags;$/;"	m	struct:objfile
flags	gdb/python/python-config.py	/^        flags = ['-I' + sysconfig.get_python_inc(),$/;"	v
flags	gdb/regset.h	/^  unsigned flags;$/;"	m	struct:regset
flags	gdb/testsuite/gdb.arch/sparc64-regs.S	/^flags: .xword 0x0000000000000000$/;"	l
flags	gdb/testsuite/gdb.base/bitfields.c	/^} flags;$/;"	v	typeref:struct:fields
flags	gdb/testsuite/gdb.base/bitfields2.c	/^} flags;$/;"	v	typeref:struct:fields
flags	gdb/windows-nat.c	/^  int flags;$/;"	m	struct:safe_symbol_file_add_args	file:
flags	gdb/xml-support.h	/^  int flags;$/;"	m	struct:gdb_xml_attribute
flags	gdb/xml-support.h	/^  int flags;$/;"	m	struct:gdb_xml_element
flags	gdb/xtensa-tdep.h	/^  int flags;			\/* Flags.  *\/$/;"	m	struct:__anon1713
flags	include/bfdlink.h	/^  bfd_vma flags;$/;"	m	struct:bfd_link_info
flags	include/coff/xcoff.h	/^  unsigned char	flags;	$/;"	m	struct:__rtinit_descriptor
flags	include/coff/xcoff.h	/^  unsigned long flags;$/;"	m	struct:xcoff_link_hash_entry
flags	include/dis-asm.h	/^  unsigned long flags;$/;"	m	struct:disassemble_info
flags	include/elf/xtensa.h	/^  flagword flags;$/;"	m	struct:property_table_entry_t
flags	include/gcc-cp-interface.h	/^  enum gcc_cp_symbol_kind *flags;$/;"	m	struct:gcc_vbase_array	typeref:enum:gcc_vbase_array::gcc_cp_symbol_kind
flags	include/mach-o/codesign.h	/^  unsigned char flags[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
flags	include/mach-o/codesign.h	/^  unsigned int flags;$/;"	m	struct:mach_o_codesign_codedirectory_v1
flags	include/mach-o/external.h	/^  unsigned char flags[4];	\/* Flags.  *\/$/;"	m	struct:mach_o_header_external
flags	include/mach-o/external.h	/^  unsigned char flags[4];       \/* Flags that affect the loading.  *\/$/;"	m	struct:mach_o_segment_command_32_external
flags	include/mach-o/external.h	/^  unsigned char flags[4];       \/* Flags that affect the loading.  *\/$/;"	m	struct:mach_o_segment_command_64_external
flags	include/mach-o/external.h	/^  unsigned char flags[4];       \/* Section flags\/attributes.  *\/$/;"	m	struct:mach_o_section_32_external
flags	include/mach-o/external.h	/^  unsigned char flags[4];       \/* Section flags\/attributes.  *\/$/;"	m	struct:mach_o_section_64_external
flags	include/opcode/aarch64.h	/^	  uint32_t flags;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1302
flags	include/opcode/aarch64.h	/^  uint32_t	flags;$/;"	m	struct:__anon1291
flags	include/opcode/aarch64.h	/^  uint32_t flags ;$/;"	m	struct:__anon1292
flags	include/opcode/aarch64.h	/^  uint32_t flags;$/;"	m	struct:aarch64_opcode
flags	include/opcode/alpha.h	/^  unsigned flags;$/;"	m	struct:alpha_opcode
flags	include/opcode/alpha.h	/^  unsigned int flags : 16;$/;"	m	struct:alpha_operand
flags	include/opcode/arc.h	/^  unsigned     flags[32];  \/* Extra matching condition.  *\/$/;"	m	struct:arc_reloc_equiv_tab
flags	include/opcode/arc.h	/^  unsigned char flags[MAX_INSN_FLGS + 1];$/;"	m	struct:arc_opcode
flags	include/opcode/arc.h	/^  unsigned flags[256];$/;"	m	struct:arc_flag_class
flags	include/opcode/arc.h	/^  unsigned flags[32];$/;"	m	struct:arc_flag_special
flags	include/opcode/arc.h	/^  unsigned int flags;$/;"	m	struct:arc_operand
flags	include/opcode/cr16.h	/^  int flags;$/;"	m	struct:__anon1333
flags	include/opcode/cr16.h	/^  unsigned int flags;$/;"	m	struct:__anon1330
flags	include/opcode/crx.h	/^    int flags;$/;"	m	struct:__anon1269
flags	include/opcode/crx.h	/^    unsigned int flags;$/;"	m	struct:__anon1266
flags	include/opcode/d10v.h	/^  int flags;$/;"	m	struct:d10v_operand
flags	include/opcode/d30v.h	/^  long flags;$/;"	m	struct:d30v_operand
flags	include/opcode/hppa.h	/^    char flags;$/;"	m	struct:pa_opcode
flags	include/opcode/ia64.h	/^    unsigned int flags;$/;"	m	struct:ia64_opcode
flags	include/opcode/ia64.h	/^  unsigned int flags;$/;"	m	struct:ia64_operand
flags	include/opcode/mn10200.h	/^  int flags;$/;"	m	struct:mn10200_operand
flags	include/opcode/mn10300.h	/^  int flags;$/;"	m	struct:mn10300_operand
flags	include/opcode/ppc.h	/^  ppc_cpu_t flags;$/;"	m	struct:powerpc_macro
flags	include/opcode/ppc.h	/^  ppc_cpu_t flags;$/;"	m	struct:powerpc_opcode
flags	include/opcode/ppc.h	/^  unsigned long flags;$/;"	m	struct:powerpc_operand
flags	include/opcode/rl78.h	/^  unsigned		flags:8; \/* PSW mask, for side effects only *\/$/;"	m	struct:__anon1379
flags	include/opcode/s390.h	/^    unsigned int flags;$/;"	m	struct:s390_opcode
flags	include/opcode/s390.h	/^    unsigned long flags;$/;"	m	struct:s390_operand
flags	include/opcode/sparc.h	/^  unsigned int flags;$/;"	m	struct:sparc_opcode
flags	include/opcode/tic54x.h	/^  unsigned short flags;$/;"	m	struct:_template
flags	include/opcode/tic6x.h	/^  unsigned int flags;$/;"	m	struct:__anon1320
flags	include/opcode/tic80.h	/^  unsigned char flags;$/;"	m	struct:tic80_opcode
flags	include/opcode/tic80.h	/^  unsigned long flags;$/;"	m	struct:tic80_operand
flags	include/opcode/v850.h	/^  int flags;$/;"	m	struct:v850_operand
flags	include/opcode/visium.h	/^  char flags;$/;"	m	struct:opcode_entry
flags	include/som/aout.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_aux_id
flags	include/som/aout.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_compilation_unit
flags	include/som/aout.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_space_dictionary_record
flags	include/som/aout.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_subspace_dictionary_record
flags	include/som/aout.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_symbol_dictionary_record
flags	include/som/internal.h	/^  unsigned int flags;$/;"	m	struct:som_compilation_unit
flags	include/som/lst.h	/^  unsigned char flags[4];$/;"	m	struct:som_external_lst_symbol_record
flags	include/vms/dcx.h	/^  unsigned char flags[2];$/;"	m	struct:vms_dcxsbm
flags	include/vms/dcx.h	/^  unsigned char flags[4];$/;"	m	struct:vms_dcxmap
flags	include/vms/dst.h	/^  unsigned char flags;$/;"	m	struct:vms_dst_epilog
flags	include/vms/dst.h	/^  unsigned char flags;$/;"	m	struct:vms_dst_modbeg
flags	include/vms/dst.h	/^  unsigned char flags;$/;"	m	struct:vms_dst_rtnbeg
flags	include/vms/dst.h	/^  unsigned char flags;$/;"	m	struct:vms_dst_src_decl_src
flags	include/vms/egps.h	/^  unsigned char flags[2];$/;"	m	struct:vms_egps
flags	include/vms/egsy.h	/^  unsigned char flags[2];$/;"	m	struct:vms_egsy
flags	include/vms/eiaf.h	/^  unsigned char flags[4];$/;"	m	struct:vms_eiaf
flags	include/vms/eidc.h	/^  unsigned char flags[4];$/;"	m	struct:vms_eidc
flags	include/vms/eisd.h	/^  unsigned char flags[4];$/;"	m	struct:vms_eisd
flags	include/vms/esdfm.h	/^  unsigned char flags[2];$/;"	m	struct:vms_esdfm
flags	include/vms/esdfv.h	/^  unsigned char flags[2];$/;"	m	struct:vms_esdfv
flags	include/vms/esgps.h	/^  unsigned char flags[2];$/;"	m	struct:vms_esgps
flags	include/vms/internal.h	/^  unsigned int flags;		\/* Flags.  *\/$/;"	m	struct:vms_internal_eisd
flags	include/vms/lbr.h	/^  unsigned char flags;$/;"	m	struct:vms_elfidx
flags	include/vms/lbr.h	/^  unsigned char flags;$/;"	m	struct:vms_lhs
flags	include/vms/lbr.h	/^  unsigned char flags[2];$/;"	m	struct:vms_idd
flags	include/vms/shl.h	/^  unsigned char flags;$/;"	m	struct:vms_shl
flags	include/xtensa-isa-internal.h	/^  uint32 flags;				\/* See XTENSA_INTERFACE_* flags.  *\/$/;"	m	struct:xtensa_interface_internal_struct
flags	include/xtensa-isa-internal.h	/^  uint32 flags;				\/* See XTENSA_OPCODE_* flags.  *\/$/;"	m	struct:xtensa_opcode_internal_struct
flags	include/xtensa-isa-internal.h	/^  uint32 flags;				\/* See XTENSA_OPERAND_* flags.  *\/$/;"	m	struct:xtensa_operand_internal_struct
flags	include/xtensa-isa-internal.h	/^  uint32 flags;				\/* See XTENSA_STATE_* flags.  *\/$/;"	m	struct:xtensa_state_internal_struct
flags	libiberty/cplus-dem.c	/^  const int flags;$/;"	m	struct:optable	file:
flags	libiberty/pex-common.h	/^  int flags;$/;"	m	struct:pex_obj
flags	libiberty/simple-object-coff.c	/^  unsigned short flags;$/;"	m	struct:simple_object_coff_attributes	file:
flags	libiberty/simple-object-coff.c	/^  unsigned short flags;$/;"	m	struct:simple_object_coff_read	file:
flags	libiberty/simple-object-elf.c	/^  unsigned int flags;$/;"	m	struct:simple_object_elf_attributes	file:
flags	libiberty/simple-object-elf.c	/^  unsigned int flags;$/;"	m	struct:simple_object_elf_read	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Flags for special featues.  *\/$/;"	m	struct:mach_o_header_32	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Flags for special featues.  *\/$/;"	m	struct:mach_o_header_64	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Flags that affect the loading.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Flags that affect the loading.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Section flags\/attributes.  *\/$/;"	m	struct:mach_o_section_32	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned char flags[4];	\/* Section flags\/attributes.  *\/$/;"	m	struct:mach_o_section_64	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned int flags;$/;"	m	struct:simple_object_mach_o_attributes	file:
flags	libiberty/simple-object-mach-o.c	/^  unsigned int flags;$/;"	m	struct:simple_object_mach_o_read	file:
flags	libiberty/simple-object-xcoff.c	/^  unsigned short flags;$/;"	m	struct:simple_object_xcoff_attributes	file:
flags	libiberty/simple-object-xcoff.c	/^  unsigned short flags;$/;"	m	struct:simple_object_xcoff_read	file:
flags	opcodes/aarch64-gen.c	/^  const char *flags;$/;"	m	struct:operand	file:
flags	opcodes/aarch64-opc.h	/^  unsigned int flags;$/;"	m	struct:aarch64_operand
flags	opcodes/arc-dis.c	/^  unsigned flags;$/;"	m	struct:cpu_type	file:
flags	opcodes/arc-ext.h	/^  char flags;$/;"	m	struct:ExtInstruction
flags	opcodes/ia64-asmtab.h	/^  short flags;$/;"	m	struct:ia64_main_table
flags	opcodes/nds32-asm.h	/^  int flags;$/;"	m	struct:nds32_asm_desc
flags	opcodes/s390-mkopc.c	/^    int   flags;$/;"	m	struct:op_struct	file:
flags	opcodes/z8k-dis.c	/^  unsigned long flags;$/;"	m	struct:__anon72	file:
flags	opcodes/z8k-opc.h	/^  int flags;$/;"	m	struct:__anon28
flags	opcodes/z8kgen.c	/^  char *flags;$/;"	m	struct:op	file:
flags	readline/bind.c	/^  int flags;$/;"	m	struct:__anon2102	file:
flags	readline/bind.c	/^  int flags;$/;"	m	struct:__anon2103	file:
flags	readline/history.h	/^  int flags;$/;"	m	struct:_hist_state
flags	readline/rlprivate.h	/^  int flags;		\/* reserved *\/$/;"	m	struct:__rl_vimotion_context
flags	readline/rlprivate.h	/^  int flags;$/;"	m	struct:__rl_keyseq_context
flags	readline/rltty.c	/^  int flags;		\/* Bitmap saying which parts of the struct are valid. *\/$/;"	m	struct:bsdtty	file:
flags	sim/common/cgen-par.h	/^  unsigned32 flags;         \/* Target specific flags.  *\/$/;"	m	struct:__anon660
flags	sim/cris/cris-sim.h	/^  int flags;$/;"	m	struct:__anon737
flags	sim/igen/ld-insn.h	/^  filter *flags;		\/* filtered by options.filters *\/$/;"	m	struct:_insn_entry
flags	sim/igen/ld-insn.h	/^  filter *flags;$/;"	m	struct:_cache_entry
flags	sim/igen/ld-insn.h	/^  filter *flags;$/;"	m	struct:_function_entry
flags	sim/igen/ld-insn.h	/^  filter *flags;$/;"	m	struct:_insn_table
flags	sim/igen/ld-insn.h	/^  filter *flags;$/;"	m	struct:_model_data
flags	sim/igen/ld-insn.h	/^  filter *flags;$/;"	m	struct:_model_entry
flags	sim/m32c/cpu.h	/^  sp, usp, isp, pc, flags,$/;"	e	enum:__anon535
flags	sim/testsuite/common/fpu-tst.c	/^static int flags;$/;"	v	file:
flags	zlib/inflate.h	/^    int flags;                  \/* gzip header method and flags (0 if zlib) *\/$/;"	m	struct:inflate_state
flags1	bfd/pef-traceback.h	/^  unsigned char flags1;		\/* Flag bits #1:  *\/$/;"	m	struct:traceback_table
flags1	include/elf/mips.h	/^  unsigned char flags1[4];$/;"	m	struct:__anon1485
flags1	include/elf/mips.h	/^  unsigned long flags1;$/;"	m	struct:elf_internal_abiflags_v0
flags2	bfd/pef-traceback.h	/^  unsigned char flags2;		\/* Flag bits #2:  *\/$/;"	m	struct:traceback_table
flags2	include/elf/mips.h	/^  unsigned char flags2[4];$/;"	m	struct:__anon1485
flags2	include/elf/mips.h	/^  unsigned long flags2;$/;"	m	struct:elf_internal_abiflags_v0
flags2string	sim/msp430/msp430-sim.c	/^flags2string (int f)$/;"	f	file:
flags3	bfd/pef-traceback.h	/^  unsigned char flags3;		\/* Flag bits #3:  *\/$/;"	m	struct:traceback_table
flags4	bfd/pef-traceback.h	/^  unsigned char flags4;		\/* Flag bits #4:  *\/$/;"	m	struct:traceback_table
flags5	bfd/pef-traceback.h	/^  unsigned char flags5;		\/* Flag bits #5:  *\/$/;"	m	struct:traceback_table
flags_0	include/opcode/msp430-decode.h	/^  unsigned		flags_0:8;	\/* These flags are set to '0' by the insn.  *\/$/;"	m	struct:__anon1250
flags_0	include/opcode/rx.h	/^  char flags_0; \/* This also clears out flags-to-be-set.  *\/$/;"	m	struct:__anon1405
flags_1	include/bfdlink.h	/^  bfd_vma flags_1;$/;"	m	struct:bfd_link_info
flags_1	include/opcode/msp430-decode.h	/^  unsigned		flags_1:8;	\/* These flags are set to '1' by the insn.  *\/$/;"	m	struct:__anon1250
flags_1	include/opcode/rx.h	/^  char flags_1;$/;"	m	struct:__anon1405
flags_always	bfd/vms-alpha.c	/^  flagword flags_always;	\/* Flags we set always.  *\/$/;"	m	struct:sec_flags_struct	file:
flags_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute flags_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
flags_bits	include/vms/dcx.h	/^  unsigned char flags_bits;$/;"	m	struct:vms_dcxsbm
flags_cc	opcodes/arc-opc.c	/^const unsigned char flags_cc[]   = { C_CC };$/;"	v
flags_ccf	opcodes/arc-opc.c	/^const unsigned char flags_ccf[]  = { C_CC, C_F };$/;"	v
flags_f	opcodes/arc-opc.c	/^const unsigned char flags_f[]    = { C_F };$/;"	v
flags_filter	sim/igen/igen.h	/^  filter *flags_filter;$/;"	m	struct:_igen_options
flags_filter_option	sim/igen/ld-insn.c	/^  flags_filter_option,$/;"	e	enum:__anon592	file:
flags_hassize	bfd/vms-alpha.c	/^  flagword flags_hassize;	\/* Flags we set if the section has a size > 0.  *\/$/;"	m	struct:sec_flags_struct	file:
flags_init	bfd/elf-bfd.h	/^  bfd_boolean flags_init;$/;"	m	struct:output_elf_obj_tdata
flags_initialized	include/bfdlink.h	/^  bfd_boolean flags_initialized;$/;"	m	struct:flag_info
flags_none	opcodes/arc-opc.c	/^const unsigned char flags_none[] = { 0 };$/;"	v
flags_s	include/opcode/rx.h	/^  char flags_s;$/;"	m	struct:__anon1405
flags_set	include/opcode/d30v.h	/^  long flags_set;$/;"	m	struct:d30v_opcode
flags_set	include/opcode/msp430-decode.h	/^  unsigned		flags_set:8;	\/* These flags are set appropriately by the insn.  *\/$/;"	m	struct:__anon1250
flags_to_clear	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I16  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
flags_to_clear	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I32  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
flags_to_clear	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	CLEAR_SPR_SR_FLAGS \\flags_to_clear, r2, r3$/;"	v
flags_to_set	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	SET_SPR_SR_FLAGS   \\flags_to_set  , r2, r3$/;"	v
flags_to_string	gdb/gdb-gdb.py	/^    def flags_to_string(self):$/;"	m	class:StructMainTypePrettyPrinter
flags_used	include/opcode/d30v.h	/^  long flags_used;$/;"	m	struct:d30v_opcode
flagword	bfd/bfd-in.h	/^typedef unsigned int flagword;	\/* 32 bits of flags *\/$/;"	t
flagword	bfd/bfd-in2.h	/^typedef unsigned int flagword;	\/* 32 bits of flags *\/$/;"	t
flash	sim/avr/interp.c	/^static struct avr_insn_cell flash[MAX_AVR_FLASH];$/;"	v	typeref:struct:avr_insn_cell	file:
flash_discard	gdb/target.h	/^    flash_discard$/;"	e	enum:flash_preserve_mode
flash_done	gdb/remote.c	/^remote_target::flash_done ()$/;"	f	class:remote_target
flash_done	gdb/target-delegates.c	/^debug_target::flash_done ()$/;"	f	class:debug_target
flash_done	gdb/target-delegates.c	/^dummy_target::flash_done ()$/;"	f	class:dummy_target
flash_done	gdb/target-delegates.c	/^target_ops::flash_done ()$/;"	f	class:target_ops
flash_erase	gdb/remote.c	/^remote_target::flash_erase (ULONGEST address, LONGEST length)$/;"	f	class:remote_target
flash_erase	gdb/target-delegates.c	/^debug_target::flash_erase (ULONGEST arg0, LONGEST arg1)$/;"	f	class:debug_target
flash_erase	gdb/target-delegates.c	/^dummy_target::flash_erase (ULONGEST arg0, LONGEST arg1)$/;"	f	class:dummy_target
flash_erase	gdb/target-delegates.c	/^target_ops::flash_erase (ULONGEST arg0, LONGEST arg1)$/;"	f	class:target_ops
flash_erase_command	gdb/target.c	/^flash_erase_command (const char *cmd, int from_tty)$/;"	f
flash_preserve	gdb/target.h	/^    flash_preserve,$/;"	e	enum:flash_preserve_mode
flash_preserve_mode	gdb/target.h	/^enum flash_preserve_mode$/;"	g
flavour	bfd/bfd-in2.h	/^  enum bfd_flavour flavour;$/;"	m	struct:bfd_target	typeref:enum:bfd_target::bfd_flavour
flavour	bfd/mach-o.h	/^  unsigned long flavour;$/;"	m	struct:bfd_mach_o_thread_flavour
flavour	gdb/m68k-tdep.h	/^  enum m68k_flavour flavour;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::m68k_flavour
flavour	gdb/osabi.c	/^  enum bfd_flavour flavour;$/;"	m	struct:gdb_osabi_sniffer	typeref:enum:gdb_osabi_sniffer::bfd_flavour	file:
flavour	include/dis-asm.h	/^  enum bfd_flavour flavour;$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::bfd_flavour
flavour	include/mach-o/external.h	/^  unsigned char flavour[4];$/;"	m	struct:mach_o_thread_command_external
flavours	bfd/mach-o.h	/^  bfd_mach_o_thread_flavour *flavours;$/;"	m	struct:bfd_mach_o_thread_command
flaw	gdb/ax.h	/^    enum agent_flaws flaw;$/;"	m	struct:agent_expr	typeref:enum:agent_expr::agent_flaws
flc	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
fldi0_single	sim/testsuite/sim/sh/fldi0.s	/^fldi0_single:$/;"	l
fldi1_single	sim/testsuite/sim/sh/fldi1.s	/^fldi1_single:$/;"	l
fldrb_abs	sim/aarch64/simulator.c	/^fldrb_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fldrd_abs	sim/aarch64/simulator.c	/^fldrd_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fldrd_pcrel	sim/aarch64/simulator.c	/^fldrd_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fldrd_scale_ext	sim/aarch64/simulator.c	/^fldrd_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fldrd_wb	sim/aarch64/simulator.c	/^fldrd_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
fldrh_abs	sim/aarch64/simulator.c	/^fldrh_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fldrq_abs	sim/aarch64/simulator.c	/^fldrq_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fldrq_pcrel	sim/aarch64/simulator.c	/^fldrq_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fldrq_scale_ext	sim/aarch64/simulator.c	/^fldrq_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fldrq_wb	sim/aarch64/simulator.c	/^fldrq_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
fldrs_abs	sim/aarch64/simulator.c	/^fldrs_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fldrs_pcrel	sim/aarch64/simulator.c	/^fldrs_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fldrs_scale_ext	sim/aarch64/simulator.c	/^fldrs_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fldrs_wb	sim/aarch64/simulator.c	/^fldrs_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
flds_bnds	gdb/gdbtypes.h	/^  } flds_bnds;$/;"	m	struct:main_type	typeref:union:main_type::__anon1770
flds_one	sim/testsuite/sim/sh/flds.s	/^flds_one:$/;"	l
flds_zero	sim/testsuite/sim/sh/flds.s	/^flds_zero:$/;"	l
fldurd	sim/aarch64/simulator.c	/^fldurd (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fldurq	sim/aarch64/simulator.c	/^fldurq (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fldurs	sim/aarch64/simulator.c	/^fldurs (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fleep	gdb/testsuite/gdb.cp/classes.cc	/^struct fleep { int a; } s;$/;"	s	file:
fleep	gdb/testsuite/gdb.cp/classes.cc	/^typedef struct fleep fleep;$/;"	t	typeref:struct:fleep	file:
fleep	gdb/testsuite/gdb.cp/misc.cc	/^struct fleep { int a; } s;$/;"	s	file:
fleep	gdb/testsuite/gdb.cp/misc.cc	/^typedef struct fleep fleep;$/;"	t	typeref:struct:fleep	file:
flen	gdb/riscv-tdep.c	/^  int flen;$/;"	m	struct:riscv_call_info	file:
flg	gdb/m32c-tdep.c	/^  struct m32c_reg *pc, *flg;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
flinfo	bfd/elflink.c	/^  struct elf_final_link_info *flinfo;$/;"	m	struct:elf_outext_info	typeref:struct:elf_outext_info::elf_final_link_info	file:
flip	sim/ft32/interp.c	/^static uint32_t flip (uint32_t x, uint32_t b)$/;"	f	file:
flip_bytes	opcodes/ns32k-dis.c	/^flip_bytes (char *ptr, int count)$/;"	f	file:
flip_isa_bit	include/opcode/mips.h	/^  unsigned int flip_isa_bit : 1;$/;"	m	struct:mips_pcrel_operand
flip_sign	sim/ppc/dp-bit.c	/^flip_sign ( fp_number_type *  x)$/;"	f	file:
flmax	sim/testsuite/sim/aarch64/fcvtz.s	/^flmax:$/;"	l
flmin	sim/testsuite/sim/aarch64/fcvtz.s	/^flmin:$/;"	l
float1	gdb/testsuite/gdb.base/call-ar-st.c	/^       float float1;$/;"	m	struct:two_floats_t	file:
float1	gdb/testsuite/gdb.base/call-rt-st.c	/^       float float1;$/;"	m	struct:two_floats_t	file:
float128	gdb/testsuite/gdb.arch/ppc-longdouble.c	/^__float128 float128;$/;"	v
float2	gdb/testsuite/gdb.base/call-ar-st.c	/^       float float2;$/;"	m	struct:two_floats_t	file:
float2	gdb/testsuite/gdb.base/call-rt-st.c	/^       float float2;$/;"	m	struct:two_floats_t	file:
float2fix	include/opcode/aarch64.h	/^  float2fix,$/;"	e	enum:aarch64_insn_class
float2int	include/opcode/aarch64.h	/^  float2int,$/;"	e	enum:aarch64_insn_class
float2int	sim/rx/rx.c	/^float2int (float f)$/;"	f	file:
float32	sim/erc32/sis.h	/^typedef float   float32;	\/* 32-bit float *\/$/;"	t
float4	gdb/testsuite/gdb.base/dfp-test.c	/^  float float4;$/;"	m	struct:decstruct	file:
float64	sim/erc32/sis.h	/^typedef double  float64;	\/* 64-bit float *\/$/;"	t
float_abi	gdb/riscv-tdep.h	/^      unsigned float_abi : 2;$/;"	m	struct:gdbarch_tdep::__anon1849::__anon1850
float_bit	gdb/gdbarch.c	/^  int float_bit;$/;"	m	struct:gdbarch	file:
float_busy	sim/frv/profile.h	/^  int float_busy[4];     \/* Cycles until floating point unit is available.  *\/$/;"	m	struct:__anon247
float_comp_names	opcodes/hppa-dis.c	/^static const char *const float_comp_names[] =$/;"	v	file:
float_format	gdb/gdbarch.c	/^  const struct floatformat ** float_format;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::floatformat	file:
float_format_names	opcodes/hppa-dis.c	/^static const char *const float_format_names[] = {",sgl", ",dbl", "", ",quad"};$/;"	v	file:
float_func	gdb/testsuite/gdb.base/return2.c	/^float float_func ()$/;"	f
float_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^float float_func ()$/;"	f
float_group	gdb/reggroups.c	/^static struct reggroup float_group = { "float", USER_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
float_infinite	gdb/target-float.c	/^  float_infinite,$/;"	e	enum:float_kind	file:
float_kind	gdb/target-float.c	/^enum float_kind {$/;"	g	file:
float_mem	opcodes/i386-dis.c	/^static const char *float_mem[] = {$/;"	v	file:
float_mem_mode	opcodes/i386-dis.c	/^static const unsigned char float_mem_mode[] = {$/;"	v	file:
float_memory	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float *float_memory;$/;"	v
float_nan	gdb/target-float.c	/^  float_nan,$/;"	e	enum:float_kind	file:
float_neg	sim/testsuite/sim/sh/float.s	/^float_neg:	$/;"	l
float_normal	gdb/target-float.c	/^  float_normal,$/;"	e	enum:float_kind	file:
float_operation	sim/mips/sim-main.h	/^enum float_operation$/;"	g
float_pos	sim/testsuite/sim/sh/float.s	/^float_pos:$/;"	l
float_reg	opcodes/i386-dis.c	/^static const struct dis386 float_reg[][8] = {$/;"	v	typeref:struct:dis386	file:
float_reggroup	gdb/reggroups.c	/^struct reggroup *const float_reggroup = &float_group;$/;"	v
float_regs	gdb/riscv-tdep.c	/^  struct riscv_arg_reg float_regs;$/;"	m	struct:riscv_call_info	typeref:struct:riscv_call_info::riscv_arg_reg	file:
float_return	gdb/m68k-tdep.h	/^  int float_return;$/;"	m	struct:gdbarch_tdep
float_returnval	gdb/testsuite/gdb.base/return2.c	/^float     float_returnval     = 1;$/;"	v
float_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^float     float_returnval     = 1;$/;"	v
float_subnormal	gdb/target-float.c	/^  float_subnormal$/;"	e	enum:float_kind	file:
float_testval	gdb/testsuite/gdb.base/return2.c	/^  float     float_testval;$/;"	m	union:__anon2003	file:
float_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  float     float_testval;$/;"	m	union:__anon1935	file:
float_to_si	sim/ppc/dp-bit.c	/^float_to_si (FLO_type arg_a)$/;"	f
float_to_si	sim/ppc/dp-bit.c	142;"	d	file:
float_to_si	sim/ppc/dp-bit.c	154;"	d	file:
float_to_si	sim/ppc/dp-bit.c	173;"	d	file:
float_to_si	sim/ppc/dp-bit.c	190;"	d	file:
float_to_usi	sim/ppc/dp-bit.c	/^float_to_usi (FLO_type arg_a)$/;"	f
float_to_usi	sim/ppc/dp-bit.c	143;"	d	file:
float_to_usi	sim/ppc/dp-bit.c	155;"	d	file:
float_to_usi	sim/ppc/dp-bit.c	174;"	d	file:
float_to_usi	sim/ppc/dp-bit.c	191;"	d	file:
float_type_from_length	gdb/printcmd.c	/^float_type_from_length (struct type *type)$/;"	f	file:
float_type_u	opcodes/ns32k-dis.c	/^} float_type_u;$/;"	t	typeref:union:__anon1	file:
float_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef float float_typedef;$/;"	t	file:
float_val1	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val1 = 3.14159;$/;"	v
float_val10	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val10 = 7.25;$/;"	v
float_val11	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val11 = 8.25;$/;"	v
float_val12	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val12 = 9.25;$/;"	v
float_val13	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val13 = 10.25;$/;"	v
float_val14	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val14 = 11.25;$/;"	v
float_val15	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val15 = 12.25;$/;"	v
float_val2	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val2 = -2.3765;$/;"	v
float_val3	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val3 = 0.25;$/;"	v
float_val4	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val4 = 1.25;$/;"	v
float_val5	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val5 = 2.25;$/;"	v
float_val6	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val6 = 3.25;$/;"	v
float_val7	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val7 = 4.25;$/;"	v
float_val8	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val8 = 5.25;$/;"	v
float_val9	gdb/testsuite/gdb.base/callfuncs.c	/^float float_val9 = 6.25;$/;"	v
float_vector_move	sim/aarch64/simulator.c	/^float_vector_move (sim_cpu *cpu)$/;"	f	file:
float_zero	gdb/target-float.c	/^  float_zero,$/;"	e	enum:float_kind	file:
floatccmp	include/opcode/aarch64.h	/^  floatccmp,$/;"	e	enum:aarch64_insn_class
floatcmp	include/opcode/aarch64.h	/^  floatcmp,$/;"	e	enum:aarch64_insn_class
floatconst	gdb/expression.h	/^    gdb_byte floatconst[16];$/;"	m	union:exp_element
floatdidf	sim/common/cgen-fpu.h	/^  DF (*floatdidf) (CGEN_FPU*, int, DI);$/;"	m	struct:cgen_fp_ops
floatdisf	sim/common/cgen-fpu.h	/^  SF (*floatdisf) (CGEN_FPU*, int, DI);$/;"	m	struct:cgen_fp_ops
floatditf	sim/common/cgen-fpu.h	/^  TF (*floatditf) (CGEN_FPU*, int, DI);$/;"	m	struct:cgen_fp_ops
floatdixf	sim/common/cgen-fpu.h	/^  XF (*floatdixf) (CGEN_FPU*, int, DI);$/;"	m	struct:cgen_fp_ops
floatdp1	include/opcode/aarch64.h	/^  floatdp1,$/;"	e	enum:aarch64_insn_class
floatdp2	include/opcode/aarch64.h	/^  floatdp2,$/;"	e	enum:aarch64_insn_class
floatdp3	include/opcode/aarch64.h	/^  floatdp3,$/;"	e	enum:aarch64_insn_class
floatfield	gdb/testsuite/gdb.compile/compile.c	/^  float floatfield;$/;"	m	struct:struct_type	file:
floatformat	gdb/gdbtypes.h	/^  const struct floatformat *floatformat;$/;"	m	union:type_specific	typeref:struct:type_specific::floatformat
floatformat	include/floatformat.h	/^struct floatformat$/;"	s
floatformat_always_valid	libiberty/floatformat.c	/^floatformat_always_valid (const struct floatformat *fmt ATTRIBUTE_UNUSED,$/;"	f	file:
floatformat_arm_ext_big	libiberty/floatformat.c	/^const struct floatformat floatformat_arm_ext_big =$/;"	v	typeref:struct:floatformat
floatformat_arm_ext_littlebyte_bigword	libiberty/floatformat.c	/^const struct floatformat floatformat_arm_ext_littlebyte_bigword =$/;"	v	typeref:struct:floatformat
floatformat_big	include/floatformat.h	/^  floatformat_big,$/;"	e	enum:floatformat_byteorders
floatformat_byteorders	include/floatformat.h	/^enum floatformat_byteorders {$/;"	g
floatformat_classify	gdb/target-float.c	/^floatformat_classify (const struct floatformat *fmt,$/;"	f	file:
floatformat_for_type	gdb/gdbarch.c	/^  gdbarch_floatformat_for_type_ftype *floatformat_for_type;$/;"	m	struct:gdbarch	file:
floatformat_from_double	libiberty/floatformat.c	/^floatformat_from_double (const struct floatformat *fmt,$/;"	f
floatformat_from_type	gdb/gdbtypes.c	/^floatformat_from_type (const struct type *type)$/;"	f
floatformat_i387_ext	libiberty/floatformat.c	/^const struct floatformat floatformat_i387_ext =$/;"	v	typeref:struct:floatformat
floatformat_i387_ext_is_valid	libiberty/floatformat.c	/^floatformat_i387_ext_is_valid (const struct floatformat *fmt, const void *from)$/;"	f	file:
floatformat_i960_ext	libiberty/floatformat.c	/^const struct floatformat floatformat_i960_ext =$/;"	v	typeref:struct:floatformat
floatformat_ia64_ext_big	gdb/ia64-tdep.c	/^static const struct floatformat floatformat_ia64_ext_big =$/;"	v	typeref:struct:floatformat	file:
floatformat_ia64_ext_little	gdb/ia64-tdep.c	/^static const struct floatformat floatformat_ia64_ext_little =$/;"	v	typeref:struct:floatformat	file:
floatformat_ia64_quad_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ia64_quad_big =$/;"	v	typeref:struct:floatformat
floatformat_ia64_quad_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ia64_quad_little =$/;"	v	typeref:struct:floatformat
floatformat_ia64_spill_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ia64_spill_big =$/;"	v	typeref:struct:floatformat
floatformat_ia64_spill_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ia64_spill_little =$/;"	v	typeref:struct:floatformat
floatformat_ibm_long_double_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ibm_long_double_big =$/;"	v	typeref:struct:floatformat
floatformat_ibm_long_double_is_valid	libiberty/floatformat.c	/^floatformat_ibm_long_double_is_valid (const struct floatformat *fmt,$/;"	f	file:
floatformat_ibm_long_double_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ibm_long_double_little =$/;"	v	typeref:struct:floatformat
floatformat_ieee_double_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_double_big =$/;"	v	typeref:struct:floatformat
floatformat_ieee_double_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_double_little =$/;"	v	typeref:struct:floatformat
floatformat_ieee_double_littlebyte_bigword	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_double_littlebyte_bigword =$/;"	v	typeref:struct:floatformat
floatformat_ieee_half_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_half_big =$/;"	v	typeref:struct:floatformat
floatformat_ieee_half_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_half_little =$/;"	v	typeref:struct:floatformat
floatformat_ieee_single_big	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_single_big =$/;"	v	typeref:struct:floatformat
floatformat_ieee_single_little	libiberty/floatformat.c	/^const struct floatformat floatformat_ieee_single_little =$/;"	v	typeref:struct:floatformat
floatformat_intbit	include/floatformat.h	/^enum floatformat_intbit { floatformat_intbit_yes, floatformat_intbit_no };$/;"	g
floatformat_intbit_no	include/floatformat.h	/^enum floatformat_intbit { floatformat_intbit_yes, floatformat_intbit_no };$/;"	e	enum:floatformat_intbit
floatformat_intbit_yes	include/floatformat.h	/^enum floatformat_intbit { floatformat_intbit_yes, floatformat_intbit_no };$/;"	e	enum:floatformat_intbit
floatformat_is_negative	gdb/target-float.c	/^floatformat_is_negative (const struct floatformat *fmt,$/;"	f	file:
floatformat_is_valid	libiberty/floatformat.c	/^floatformat_is_valid (const struct floatformat *fmt, const void *from)$/;"	f
floatformat_little	include/floatformat.h	/^  floatformat_little,$/;"	e	enum:floatformat_byteorders
floatformat_littlebyte_bigword	include/floatformat.h	/^  floatformat_littlebyte_bigword,$/;"	e	enum:floatformat_byteorders
floatformat_m68881_ext	libiberty/floatformat.c	/^const struct floatformat floatformat_m68881_ext =$/;"	v	typeref:struct:floatformat
floatformat_m88110_ext	libiberty/floatformat.c	/^const struct floatformat floatformat_m88110_ext =$/;"	v	typeref:struct:floatformat
floatformat_m88110_harris_ext	libiberty/floatformat.c	/^const struct floatformat floatformat_m88110_harris_ext =$/;"	v	typeref:struct:floatformat
floatformat_mantissa	gdb/target-float.c	/^floatformat_mantissa (const struct floatformat *fmt,$/;"	f	file:
floatformat_normalize_byteorder	gdb/target-float.c	/^floatformat_normalize_byteorder (const struct floatformat *fmt,$/;"	f	file:
floatformat_precision	gdb/target-float.c	/^floatformat_precision (const struct floatformat *fmt)$/;"	f	file:
floatformat_printf_format	gdb/target-float.c	/^floatformat_printf_format (const struct floatformat *fmt,$/;"	f	file:
floatformat_to_double	libiberty/floatformat.c	/^floatformat_to_double (const struct floatformat *fmt,$/;"	f
floatformat_totalsize_bytes	gdb/target-float.c	/^floatformat_totalsize_bytes (const struct floatformat *fmt)$/;"	f	file:
floatformat_valid	gdb/ia64-tdep.c	/^floatformat_valid (const struct floatformat *fmt, const void *from)$/;"	f	file:
floatformat_vax	include/floatformat.h	/^  floatformat_vax$/;"	e	enum:floatformat_byteorders
floatformat_vax_d	libiberty/floatformat.c	/^const struct floatformat floatformat_vax_d =$/;"	v	typeref:struct:floatformat
floatformat_vax_f	libiberty/floatformat.c	/^const struct floatformat floatformat_vax_f =$/;"	v	typeref:struct:floatformat
floatformat_vax_g	libiberty/floatformat.c	/^const struct floatformat floatformat_vax_g =$/;"	v	typeref:struct:floatformat
floatformats_arm_ext	gdb/gdbtypes.c	/^const struct floatformat *floatformats_arm_ext[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_i387_ext	gdb/gdbtypes.c	/^const struct floatformat *floatformats_i387_ext[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ia64_ext	gdb/ia64-tdep.c	/^static const struct floatformat *floatformats_ia64_ext[2] =$/;"	v	typeref:struct:floatformat	file:
floatformats_ia64_quad	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ia64_quad[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ia64_spill	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ia64_spill[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ibm_long_double	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ibm_long_double[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ieee_double	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ieee_double[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ieee_double_littlebyte_bigword	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ieee_double_littlebyte_bigword[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ieee_half	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ieee_half[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_ieee_single	gdb/gdbtypes.c	/^const struct floatformat *floatformats_ieee_single[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_m68881_ext	gdb/gdbtypes.c	/^const struct floatformat *floatformats_m68881_ext[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_mips64_quad	gdb/mips64-obsd-tdep.c	34;"	d	file:
floatformats_sparc_quad	gdb/sparc-tdep.c	66;"	d	file:
floatformats_vax_d	gdb/gdbtypes.c	/^const struct floatformat *floatformats_vax_d[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatformats_vax_f	gdb/gdbtypes.c	/^const struct floatformat *floatformats_vax_f[BFD_ENDIAN_UNKNOWN] = {$/;"	v	typeref:struct:floatformat
floatimm	include/opcode/aarch64.h	/^  floatimm,$/;"	e	enum:aarch64_insn_class
floating	gdb/varobj.c	/^  bool floating = false;$/;"	m	struct:varobj_root	file:
floating_point_assist_interrupt	sim/ppc/interrupts.c	/^floating_point_assist_interrupt(cpu *processor,$/;"	f
floating_point_available	sim/ppc/emul_bugapi.c	/^  int floating_point_available;$/;"	m	struct:_os_emul_data	file:
floating_point_available	sim/ppc/emul_chirp.c	/^  int floating_point_available;$/;"	m	struct:_os_emul_data	file:
floating_point_enabled_program_interrupt	sim/ppc/interrupts.h	/^  floating_point_enabled_program_interrupt,$/;"	e	enum:__anon956
floating_point_unavailable_interrupt	sim/ppc/interrupts.c	/^floating_point_unavailable_interrupt(cpu *processor,$/;"	f
floatmf	opcodes/i386-opc.h	/^  unsigned int floatmf:1;$/;"	m	struct:i386_opcode_modifier
floatr	opcodes/i386-opc.h	/^  unsigned int floatr:1;$/;"	m	struct:i386_opcode_modifier
floatsel	include/opcode/aarch64.h	/^  floatsel,$/;"	e	enum:aarch64_insn_class
floatsidf	sim/common/cgen-accfp.c	/^floatsidf (CGEN_FPU* fpu, int how UNUSED, SI x)$/;"	f	file:
floatsidf	sim/common/cgen-fpu.h	/^  DF (*floatsidf) (CGEN_FPU*, int, SI);$/;"	m	struct:cgen_fp_ops
floatsisf	sim/common/cgen-accfp.c	/^floatsisf (CGEN_FPU* fpu, int how UNUSED, SI x)$/;"	f	file:
floatsisf	sim/common/cgen-fpu.h	/^  SF (*floatsisf) (CGEN_FPU*, int, SI);$/;"	m	struct:cgen_fp_ops
floatsitf	sim/common/cgen-fpu.h	/^  TF (*floatsitf) (CGEN_FPU*, int, SI);$/;"	m	struct:cgen_fp_ops
floatsixf	sim/common/cgen-fpu.h	/^  XF (*floatsixf) (CGEN_FPU*, int, SI);$/;"	m	struct:cgen_fp_ops
floor	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (floor);$/;"	v
floor	gdb/gnulib/import/math.in.h	759;"	d
floor	gdb/gnulib/import/math.in.h	760;"	d
floorf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (floorf);$/;"	v
floorf	gdb/gnulib/import/math.in.h	735;"	d
floorf	gdb/gnulib/import/math.in.h	736;"	d
floorf	gdb/gnulib/import/math.in.h	742;"	d
floorf	gdb/gnulib/import/math.in.h	749;"	d
floorl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (floorl);$/;"	v
floorl	gdb/gnulib/import/math.in.h	773;"	d
floorl	gdb/gnulib/import/math.in.h	774;"	d
floorl	gdb/gnulib/import/math.in.h	780;"	d
floorl	gdb/gnulib/import/math.in.h	787;"	d
flrd	sim/erc32/sis.h	/^    uint32          flrd;$/;"	m	struct:pstate
flt	opcodes/microblaze-opcm.h	/^  fcmp_lt, fcmp_eq, fcmp_le, fcmp_gt, fcmp_ne, fcmp_ge, fcmp_un, flt,$/;"	e	enum:microblaze_instr
flt_argreg_array	gdb/sh-tdep.c	/^static int flt_argreg_array[FLOAT_ARGLAST_REGNUM - FLOAT_ARG0_REGNUM + 1];$/;"	v	file:
flt_cc	opcodes/frv-desc.h	/^typedef enum flt_cc {$/;"	g
flubber	gdb/testsuite/gdb.cp/cpexprs.cc	/^void flubber (void) { \/\/ flubber$/;"	f
fluff	gdb/testsuite/gdb.cp/cpexprs.cc	/^class fluff { };$/;"	c	file:
flush	gdb/completer.h	/^  mld_flush_ftype *flush;$/;"	m	struct:match_list_displayer
flush	gdb/guile/scm-ports.c	/^ioscm_file_port::flush ()$/;"	f	class:ioscm_file_port
flush	gdb/mi/mi-console.c	/^mi_console_file::flush ()$/;"	f	class:mi_console_file
flush	gdb/python/lib/gdb/__init__.py	/^    def flush(self):$/;"	m	class:_GdbFile
flush	gdb/remote.c	/^vcont_builder::flush ()$/;"	f	class:vcont_builder
flush	gdb/tui/tui-file.c	/^tui_file::flush ()$/;"	f	class:tui_file
flush	gdb/ui-file.c	/^stdio_file::flush ()$/;"	f	class:stdio_file
flush	gdb/ui-file.c	/^tee_file::flush ()$/;"	f	class:tee_file
flush	gdb/ui-file.h	/^  virtual void flush ()$/;"	f	class:ui_file
flush	gdb/ui-out.c	/^ui_out::flush ()$/;"	f	class:ui_out
flush	sim/frv/cache.h	/^  FRV_CACHE_FLUSH_STATUS  flush;$/;"	m	struct:__anon235
flush	sim/frv/cache.h	/^  int flush;$/;"	m	struct:__anon230
flush	zlib/contrib/iostream2/zstream.h	/^        int flush(int _flush) {$/;"	f	class:ozstream
flush_count	libiberty/cp-demangle.c	/^  unsigned long int flush_count;$/;"	m	struct:d_print_info	file:
flush_ea_cache	gdb/spu-tdep.c	/^flush_ea_cache (void)$/;"	f	file:
flush_inferior_icache	gdb/gnu-nat.c	/^flush_inferior_icache (CORE_ADDR pc, int amount)$/;"	f
flush_input	gdb/serial.h	/^    int (*flush_input) (struct serial *);$/;"	m	struct:serial_ops
flush_output	gdb/serial.h	/^    int (*flush_output) (struct serial *);$/;"	m	struct:serial_ops
flush_pending	zlib/deflate.c	/^local void flush_pending(strm)$/;"	f
flush_pending_for_address	sim/frv/profile.c	/^flush_pending_for_address (SIM_CPU *cpu, SI address)$/;"	f	file:
flush_stderr	include/gdb/callback.h	/^  void (*flush_stderr) (host_callback *);$/;"	m	struct:host_callback_struct
flush_stdout	gdb/gnulib/import/error.c	/^flush_stdout (void)$/;"	f	file:
flush_stdout	include/gdb/callback.h	/^  void (*flush_stdout) (host_callback *);$/;"	m	struct:host_callback_struct
flush_stdoutput	sim/ppc/sim_callbacks.h	100;"	d
flush_trace_buffer	gdb/gdbserver/tracepoint.c	/^flush_trace_buffer (void)$/;"	f
flush_trace_buffer	gdb/gdbserver/tracepoint.c	113;"	d	file:
flush_trace_buffer_bkpt	gdb/gdbserver/tracepoint.c	/^struct breakpoint *flush_trace_buffer_bkpt;$/;"	v	typeref:struct:breakpoint
flush_trace_buffer_handler	gdb/gdbserver/tracepoint.c	/^flush_trace_buffer_handler (CORE_ADDR addr)$/;"	f	file:
flush_uart	sim/erc32/erc32.c	/^flush_uart()$/;"	f	file:
flush_windows	sim/erc32/interf.c	/^flush_windows ()$/;"	f	file:
flushbuf	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::flushbuf() {$/;"	f	class:gzfilebuf
fm1	sim/testsuite/sim/aarch64/fstur.s	/^fm1:$/;"	l
fm1p5	sim/testsuite/sim/aarch64/fcvtz.s	/^fm1p5:$/;"	l
fma	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fma);$/;"	v
fma	gdb/gnulib/import/math.in.h	821;"	d
fma	gdb/gnulib/import/math.in.h	822;"	d
fma	gdb/gnulib/import/math.in.h	834;"	d
fmac_	sim/testsuite/sim/sh/fmac.s	/^fmac_:$/;"	l
fmaddd	sim/aarch64/simulator.c	/^fmaddd (sim_cpu *cpu)$/;"	f	file:
fmadds	sim/aarch64/simulator.c	/^fmadds (sim_cpu *cpu)$/;"	f	file:
fmaf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fmaf);$/;"	v
fmaf	gdb/gnulib/import/math.in.h	798;"	d
fmaf	gdb/gnulib/import/math.in.h	799;"	d
fmaf	gdb/gnulib/import/math.in.h	811;"	d
fmal	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fmal);$/;"	v
fmal	gdb/gnulib/import/math.in.h	844;"	d
fmal	gdb/gnulib/import/math.in.h	845;"	d
fmal	gdb/gnulib/import/math.in.h	853;"	d
fmal	gdb/gnulib/import/math.in.h	862;"	d
fmax	sim/testsuite/sim/aarch64/fstur.s	/^fmax:$/;"	l
fmaxnm	sim/aarch64/simulator.c	/^fmaxnm (float a, float b)$/;"	f	file:
fmemLRbug_tests_1	gdb/testsuite/gdb.disasm/hppa.s	/^fmemLRbug_tests_1$/;"	l
fmemLRbug_tests_2	gdb/testsuite/gdb.disasm/hppa.s	/^fmemLRbug_tests_2$/;"	l
fmemLRbug_tests_3	gdb/testsuite/gdb.disasm/hppa.s	/^fmemLRbug_tests_3$/;"	l
fmemLRbug_tests_4	gdb/testsuite/gdb.disasm/hppa.s	/^fmemLRbug_tests_4$/;"	l
fminnm	sim/aarch64/simulator.c	/^fminnm (float a, float b)$/;"	f	file:
fmod	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fmod);$/;"	v
fmod	gdb/gnulib/import/math.in.h	897;"	d
fmod	gdb/gnulib/import/math.in.h	898;"	d
fmod	gdb/gnulib/import/math.in.h	907;"	d
fmodf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fmodf);$/;"	v
fmodf	gdb/gnulib/import/math.in.h	873;"	d
fmodf	gdb/gnulib/import/math.in.h	874;"	d
fmodf	gdb/gnulib/import/math.in.h	880;"	d
fmodf	gdb/gnulib/import/math.in.h	887;"	d
fmodl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (fmodl);$/;"	v
fmodl	gdb/gnulib/import/math.in.h	917;"	d
fmodl	gdb/gnulib/import/math.in.h	918;"	d
fmodl	gdb/gnulib/import/math.in.h	924;"	d
fmodl	gdb/gnulib/import/math.in.h	931;"	d
fmov1	sim/testsuite/sim/sh/fmov.s	/^fmov1:	# Test fr -> fr.$/;"	l
fmov10	sim/testsuite/sim/sh/fmov.s	/^fmov10:	# Test xd -> @-rn.$/;"	l
fmov11	sim/testsuite/sim/sh/fmov.s	/^fmov11:	# Test @rn+ -> fr.$/;"	l
fmov12	sim/testsuite/sim/sh/fmov.s	/^fmov12:	# Test @rn+ -> dr.$/;"	l
fmov13	sim/testsuite/sim/sh/fmov.s	/^fmov13:	# Test @rn -> xd.$/;"	l
fmov14	sim/testsuite/sim/sh/fmov.s	/^fmov14:	# Test fr -> @(r0,rn), @(r0, rn) -> fr.$/;"	l
fmov15	sim/testsuite/sim/sh/fmov.s	/^fmov15:	# Test dr -> @(r0, rn), @(r0, rn) -> dr.$/;"	l
fmov16	sim/testsuite/sim/sh/fmov.s	/^fmov16:	# Test xd -> @(r0, rn), @(r0, rn) -> xd.$/;"	l
fmov2	sim/testsuite/sim/sh/fmov.s	/^fmov2:	# Test dr -> dr.$/;"	l
fmov3	sim/testsuite/sim/sh/fmov.s	/^fmov3:	# Test dr -> xd and xd -> dr.$/;"	l
fmov4	sim/testsuite/sim/sh/fmov.s	/^fmov4:	# Test xd -> xd.$/;"	l
fmov5	sim/testsuite/sim/sh/fmov.s	/^fmov5:	# Test fr -> @rn and @rn -> fr.$/;"	l
fmov6	sim/testsuite/sim/sh/fmov.s	/^fmov6:	# Test dr -> @rn and @rn -> dr.$/;"	l
fmov7	sim/testsuite/sim/sh/fmov.s	/^fmov7:	# Test xd -> @rn and @rn -> xd.$/;"	l
fmov8	sim/testsuite/sim/sh/fmov.s	/^fmov8:	# Test fr -> @-rn.$/;"	l
fmov9	sim/testsuite/sim/sh/fmov.s	/^fmov9:	# Test dr -> @-rn.$/;"	l
fmovcc	opcodes/sparc-opc.c	1580;"	d	file:
fmovcc	opcodes/sparc-opc.c	1619;"	d	file:
fmovccx	opcodes/sparc-opc.c	1562;"	d	file:
fmovccx	opcodes/sparc-opc.c	1616;"	d	file:
fmovd	sim/aarch64/simulator.c	/^fmovd (sim_cpu *cpu)$/;"	f	file:
fmovfcc	opcodes/sparc-opc.c	1575;"	d	file:
fmovfcc	opcodes/sparc-opc.c	1618;"	d	file:
fmovfccx	opcodes/sparc-opc.c	1555;"	d	file:
fmovfccx	opcodes/sparc-opc.c	1615;"	d	file:
fmovicc	opcodes/sparc-opc.c	1570;"	d	file:
fmovicc	opcodes/sparc-opc.c	1617;"	d	file:
fmoviccx	opcodes/sparc-opc.c	1551;"	d	file:
fmoviccx	opcodes/sparc-opc.c	1614;"	d	file:
fmovr	opcodes/sparc-opc.c	1491;"	d	file:
fmovrd	opcodes/sparc-opc.c	1449;"	d	file:
fmovrq	opcodes/sparc-opc.c	1451;"	d	file:
fmovrs	opcodes/sparc-opc.c	1447;"	d	file:
fmovs	sim/aarch64/simulator.c	/^fmovs (sim_cpu *cpu)$/;"	f	file:
fmpy_addsub_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fmpy_addsub_tests$/;"	l
fmpy_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fmpy_tests$/;"	l
fmrr	opcodes/sparc-opc.c	1492;"	d	file:
fmrrd	opcodes/sparc-opc.c	1442;"	d	file:
fmrrq	opcodes/sparc-opc.c	1444;"	d	file:
fmrrs	opcodes/sparc-opc.c	1440;"	d	file:
fmsubd	sim/aarch64/simulator.c	/^fmsubd (sim_cpu *cpu)$/;"	f	file:
fmsubs	sim/aarch64/simulator.c	/^fmsubs (sim_cpu *cpu)$/;"	f	file:
fmt	gdb/gdbserver/tracepoint.c	/^  const char *fmt;$/;"	m	struct:static_tracepoint_ctx	file:
fmt	include/opcode/msp430.h	/^  int fmt;$/;"	m	struct:msp430_opcode_s
fmt_double	sim/mips/sim-main.h	/^ fmt_double  = 1,$/;"	e	enum:__anon847
fmt_long	sim/mips/sim-main.h	/^ fmt_long    = 5,$/;"	e	enum:__anon847
fmt_mdmx	sim/mips/sim-main.h	805;"	d
fmt_ps	sim/mips/sim-main.h	/^ fmt_ps      = 6,$/;"	e	enum:__anon847
fmt_pw	sim/mips/sim-main.h	88;"	d
fmt_single	sim/mips/sim-main.h	/^ fmt_single  = 0,$/;"	e	enum:__anon847
fmt_uninterpreted	sim/mips/sim-main.h	/^ fmt_uninterpreted = 0x20000000,$/;"	e	enum:__anon847
fmt_uninterpreted_32	sim/mips/sim-main.h	/^ fmt_uninterpreted_32 = 0x40000000,$/;"	e	enum:__anon847
fmt_uninterpreted_64	sim/mips/sim-main.h	/^ fmt_uninterpreted_64 = 0x80000000U,$/;"	e	enum:__anon847
fmt_unknown	sim/mips/sim-main.h	/^ fmt_unknown       = 0x10000000,$/;"	e	enum:__anon847
fmt_word	sim/mips/sim-main.h	/^ fmt_word    = 4,$/;"	e	enum:__anon847
fmtconst	opcodes/bfin-dis.c	/^fmtconst (const_forms_t cf, TIword x, bfd_vma pc, disassemble_info *outf)$/;"	f	file:
fmtconst_str	sim/bfin/bfin-sim.c	/^fmtconst_str (const_forms_t cf, bs32 x, bu32 pc)$/;"	f	file:
fmtconst_val	opcodes/bfin-dis.c	/^fmtconst_val (const_forms_t cf, unsigned int x, unsigned int pc)$/;"	f	file:
fmtconst_val	sim/bfin/bfin-sim.c	/^fmtconst_val (const_forms_t cf, bu32 x, bu32 pc)$/;"	f	file:
fmul	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
fmul_double	sim/testsuite/sim/sh/fmul.s	/^fmul_double:$/;"	l
fmul_single	sim/testsuite/sim/sh/fmul.s	/^fmul_single:$/;"	l
fmuld	sim/aarch64/simulator.c	/^fmuld (sim_cpu *cpu)$/;"	f	file:
fmuls	sim/aarch64/simulator.c	/^fmuls (sim_cpu *cpu)$/;"	f	file:
fn	gdb/addrmap.c	/^  addrmap_foreach_fn fn;$/;"	m	struct:mutable_foreach_data	file:
fn	gdb/common/function-view.h	/^  void (*fn) ();$/;"	m	union:gdb::fv_detail::erased_callable
fn	gdb/dwarf2-frame.h	/^    struct value *(*fn) (struct frame_info *this_frame, void **this_cache,$/;"	m	union:dwarf2_frame_state_reg::__anon1767	typeref:struct:dwarf2_frame_state_reg::__anon1767::fn
fn	gdb/macrotab.c	/^  gdb::function_view<macro_callback_fn> fn;$/;"	m	struct:macro_for_each_data	file:
fn	gdb/testsuite/gdb.threads/clone-new-thread-event.c	/^fn (void *unused)$/;"	f	file:
fn	gdb/testsuite/gdb.threads/current-lwp-dead.c	/^fn (void *unused)$/;"	f	file:
fn	gdb/value.c	/^  } fn;$/;"	m	union:internalvar_data	typeref:struct:internalvar_data::__anon2063	file:
fn	include/opcode/cgen.h	/^  const char * (* fn)$/;"	m	struct:cgen_minsn_expansion
fn	sim/common/cgen-engine.h	/^  SEMANTIC_FN *fn;$/;"	m	struct:sem_fn_desc
fn	sim/common/sim-module.h	/^  MODULE_INFO_FN *fn;$/;"	m	struct:module_info_list
fn	sim/common/sim-module.h	/^  MODULE_INIT_FN *fn;$/;"	m	struct:module_init_list
fn	sim/common/sim-module.h	/^  MODULE_RESUME_FN *fn;$/;"	m	struct:module_resume_list
fn	sim/common/sim-module.h	/^  MODULE_SUSPEND_FN *fn;$/;"	m	struct:module_suspend_list
fn	sim/common/sim-module.h	/^  MODULE_UNINSTALL_FN *fn;$/;"	m	struct:module_uninstall_list
fn1	gdb/testsuite/gdb.arch/amd64-entry-value-inline.S	/^fn1:$/;"	l
fn1	gdb/testsuite/gdb.arch/amd64-entry-value-inline.c	/^fn1 (int x)$/;"	f	file:
fn2	gdb/testsuite/gdb.arch/amd64-entry-value-inline.c	/^fn2 (int x, int y)$/;"	f	file:
fn3	gdb/testsuite/gdb.arch/amd64-entry-value-inline.S	/^fn3:$/;"	l
fn3	gdb/testsuite/gdb.arch/amd64-entry-value-inline.c	/^fn3 (int x, int y)$/;"	f
fn_1	gdb/testsuite/gdb.base/shreloc1.c	/^ATTRIBUTES void fn_1 (int referenced) { static_var_1 = referenced; }$/;"	f
fn_2	gdb/testsuite/gdb.base/shreloc2.c	/^ATTRIBUTES void fn_2 (int referenced) { static_var_2 = referenced; }$/;"	f
fn_df_write	sim/common/cgen-par.h	/^    } fn_df_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon671
fn_di_write	sim/common/cgen-par.h	/^    } fn_di_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon670
fn_field	gdb/gdbtypes.h	/^struct fn_field$/;"	s
fn_field	gdb/symtab.h	/^  struct fn_fieldlist *fn_field;$/;"	m	struct:field_of_this_result	typeref:struct:field_of_this_result::fn_fieldlist
fn_fieldlist	gdb/gdbtypes.h	/^struct fn_fieldlist$/;"	s
fn_fieldlist	gdb/stabsread.c	/^  struct fn_fieldlist fn_fieldlist;$/;"	m	struct:next_fnfieldlist	typeref:struct:next_fnfieldlist::fn_fieldlist	file:
fn_fieldlists	gdb/gdbtypes.h	/^    struct fn_fieldlist *fn_fieldlists;$/;"	m	struct:cplus_struct_type	typeref:struct:cplus_struct_type::fn_fieldlist
fn_fields	gdb/gdbtypes.h	/^  struct fn_field *fn_fields;$/;"	m	struct:fn_fieldlist	typeref:struct:fn_fieldlist::fn_field
fn_hi_write	sim/common/cgen-par.h	/^    } fn_hi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon667
fn_is_python_ignorable	gdb/contrib/excheck.py	/^    def fn_is_python_ignorable(self, fn):$/;"	m	class:GdbExceptionChecker
fn_mem_df_write	sim/common/cgen-par.h	/^    } fn_mem_df_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon684
fn_mem_di_write	sim/common/cgen-par.h	/^    } fn_mem_di_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon683
fn_mem_hi_write	sim/common/cgen-par.h	/^    } fn_mem_hi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon681
fn_mem_qi_write	sim/common/cgen-par.h	/^    } fn_mem_qi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon680
fn_mem_si_write	sim/common/cgen-par.h	/^    } fn_mem_si_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon682
fn_mem_xi_write	sim/common/cgen-par.h	/^    } fn_mem_xi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon685
fn_pc_write	sim/common/cgen-par.h	/^    } fn_pc_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon673
fn_return	gdb/testsuite/gdb.threads/current-lwp-dead.c	/^fn_return (void *unused)$/;"	f	file:
fn_sf_write	sim/common/cgen-par.h	/^    } fn_sf_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon669
fn_si_write	sim/common/cgen-par.h	/^    } fn_si_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon668
fn_stub	bfd/elfxx-mips.c	/^  asection *fn_stub;$/;"	m	struct:mips_elf_link_hash_entry	file:
fn_xi_write	sim/common/cgen-par.h	/^    } fn_xi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon672
fname	sim/cr16/cr16_sim.h	/^  char fname[12];$/;"	m	struct:simops
fname	sim/erc32/erc32.c	/^static char     fname[256];$/;"	v	file:
fname	zlib/contrib/untgz/untgz.c	/^  char              *fname;$/;"	m	struct:attr_item	file:
fneg_double	sim/testsuite/sim/sh/fneg.s	/^fneg_double:$/;"	l
fneg_single	sim/testsuite/sim/sh/fneg.s	/^fneg_single:$/;"	l
fnegd	sim/aarch64/simulator.c	/^fnegd (sim_cpu *cpu)$/;"	f	file:
fnegs	sim/aarch64/simulator.c	/^fnegs (sim_cpu *cpu)$/;"	f	file:
fner	gdb/frv-linux-tdep.c	/^  frv_elf_fpreg_t fner[2];$/;"	m	struct:__anon1649	file:
fner0_regnum	gdb/frv-tdep.h	/^  fner0_regnum = 164,$/;"	e	enum:__anon1757
fner1_regnum	gdb/frv-tdep.h	/^  fner1_regnum = 165,$/;"	e	enum:__anon1757
fnfield_index	gdb/dwarf2read.c	/^  int fnfield_index;$/;"	m	struct:delayed_method_info	file:
fnfieldlist	gdb/dwarf2read.c	/^struct fnfieldlist$/;"	s	file:
fnfieldlists	gdb/dwarf2read.c	/^    std::vector<struct fnfieldlist> fnfieldlists;$/;"	m	struct:field_info	typeref:struct:field_info::fnfieldlist	file:
fnfields	gdb/dwarf2read.c	/^  std::vector<struct fn_field> fnfields;$/;"	m	struct:fnfieldlist	typeref:struct:fnfieldlist::fn_field	file:
fnlist	gdb/stabsread.c	/^    struct next_fnfieldlist *fnlist;$/;"	m	struct:field_info	typeref:struct:field_info::next_fnfieldlist	file:
fnmaddd	sim/aarch64/simulator.c	/^fnmaddd (sim_cpu *cpu)$/;"	f	file:
fnmadds	sim/aarch64/simulator.c	/^fnmadds (sim_cpu *cpu)$/;"	f	file:
fnmatch	gdb/gnulib/import/fnmatch.c	/^fnmatch (const char *pattern, const char *string, int flags)$/;"	f
fnmatch	gdb/gnulib/import/fnmatch.c	343;"	d	file:
fnmatch	gdb/gnulib/import/fnmatch.c	62;"	d	file:
fnmatch	libiberty/fnmatch.c	/^fnmatch (const char *pattern, const char *string, int flags)$/;"	f
fnmsubd	sim/aarch64/simulator.c	/^fnmsubd (sim_cpu *cpu)$/;"	f	file:
fnmsubs	sim/aarch64/simulator.c	/^fnmsubs (sim_cpu *cpu)$/;"	f	file:
fnmuld	sim/aarch64/simulator.c	/^fnmuld (sim_cpu *cpu)$/;"	f	file:
fnmuls	sim/aarch64/simulator.c	/^fnmuls (sim_cpu *cpu)$/;"	f	file:
fnprint	readline/complete.c	/^fnprint (to_print, prefix_bytes)$/;"	f	file:
fnpy_call	gdb/python/py-function.c	/^fnpy_call (struct gdbarch *gdbarch, const struct language_defn *language,$/;"	f	file:
fnpy_init	gdb/python/py-function.c	/^fnpy_init (PyObject *self, PyObject *args, PyObject *kwds)$/;"	f	file:
fnpy_object_type	gdb/python/py-function.c	/^PyTypeObject fnpy_object_type =$/;"	v
fns	libiberty/xatexit.c	/^	void	(*fns[XATEXIT_SIZE]) (void);	\/* the table itself *\/$/;"	m	struct:xatexit	file:
fnwidth	readline/complete.c	/^fnwidth (string)$/;"	f	file:
fo_o	gdb/testsuite/gdb.fortran/common-block.f90	30;"	c	subroutine:in
fo_o	gdb/testsuite/gdb.fortran/common-block.f90	54;"	c	program:common_test
focus_completer	gdb/tui/tui-win.c	/^focus_completer (struct cmd_list_element *ignore,$/;"	f	file:
follow_die_offset	gdb/dwarf2read.c	/^follow_die_offset (sect_offset sect_off, int offset_in_dwz,$/;"	f	file:
follow_die_ref	gdb/dwarf2read.c	/^follow_die_ref (struct die_info *src_die, const struct attribute *attr,$/;"	f	file:
follow_die_ref_or_sig	gdb/dwarf2read.c	/^follow_die_ref_or_sig (struct die_info *src_die, const struct attribute *attr,$/;"	f	file:
follow_die_sig	gdb/dwarf2read.c	/^follow_die_sig (struct die_info *src_die, const struct attribute *attr,$/;"	f	file:
follow_die_sig_1	gdb/dwarf2read.c	/^follow_die_sig_1 (struct die_info *src_die, struct signatured_type *sig_type,$/;"	f	file:
follow_exec	gdb/infrun.c	/^follow_exec (ptid_t ptid, char *exec_file_target)$/;"	f	file:
follow_exec	gdb/remote.c	/^remote_target::follow_exec (struct inferior *inf, char *execd_pathname)$/;"	f	class:remote_target
follow_exec	gdb/target-delegates.c	/^debug_target::follow_exec (struct inferior *arg0, char *arg1)$/;"	f	class:debug_target
follow_exec	gdb/target-delegates.c	/^dummy_target::follow_exec (struct inferior *arg0, char *arg1)$/;"	f	class:dummy_target
follow_exec	gdb/target-delegates.c	/^target_ops::follow_exec (struct inferior *arg0, char *arg1)$/;"	f	class:target_ops
follow_exec_mode_names	gdb/infrun.c	/^static const char *const follow_exec_mode_names[] =$/;"	v	file:
follow_exec_mode_new	gdb/infrun.c	/^static const char follow_exec_mode_new[] = "new";$/;"	v	file:
follow_exec_mode_same	gdb/infrun.c	/^static const char follow_exec_mode_same[] = "same";$/;"	v	file:
follow_exec_mode_string	gdb/infrun.c	/^static const char *follow_exec_mode_string = follow_exec_mode_same;$/;"	v	file:
follow_fork	gdb/fbsd-nat.c	/^fbsd_nat_target::follow_fork (int follow_child, int detach_fork)$/;"	f	class:fbsd_nat_target
follow_fork	gdb/inf-ptrace.c	/^inf_ptrace_target::follow_fork (int follow_child, int detach_fork)$/;"	f	class:inf_ptrace_target
follow_fork	gdb/infrun.c	/^follow_fork (void)$/;"	f	file:
follow_fork	gdb/linux-nat.c	/^linux_nat_target::follow_fork (int follow_child, int detach_fork)$/;"	f	class:linux_nat_target
follow_fork	gdb/remote.c	/^remote_target::follow_fork (int follow_child, int detach_fork)$/;"	f	class:remote_target
follow_fork	gdb/target-delegates.c	/^debug_target::follow_fork (int arg0, int arg1)$/;"	f	class:debug_target
follow_fork	gdb/target-delegates.c	/^dummy_target::follow_fork (int arg0, int arg1)$/;"	f	class:dummy_target
follow_fork	gdb/target-delegates.c	/^target_ops::follow_fork (int arg0, int arg1)$/;"	f	class:target_ops
follow_fork_inferior	gdb/infrun.c	/^follow_fork_inferior (int follow_child, int detach_fork)$/;"	f	file:
follow_fork_mode_child	gdb/infrun.c	/^static const char follow_fork_mode_child[] = "child";$/;"	v	file:
follow_fork_mode_kind_names	gdb/infrun.c	/^static const char *const follow_fork_mode_kind_names[] = {$/;"	v	file:
follow_fork_mode_parent	gdb/infrun.c	/^static const char follow_fork_mode_parent[] = "parent";$/;"	v	file:
follow_fork_mode_string	gdb/infrun.c	/^static const char *follow_fork_mode_string = follow_fork_mode_parent;$/;"	v	file:
follow_inferior_reset_breakpoints	gdb/infrun.c	/^follow_inferior_reset_breakpoints (void)$/;"	f	file:
follow_link	bfd/elf64-ppc.c	/^follow_link (struct bfd_link_hash_entry *h)$/;"	f	file:
follow_static_link	gdb/findvar.c	/^follow_static_link (struct frame_info *frame,$/;"	f	file:
follow_type_instance_flags	gdb/parse.c	/^follow_type_instance_flags ()$/;"	f
follow_types	gdb/parse.c	/^follow_types (struct type *follow_type)$/;"	f
foo	bfd/archive.c	1924;"	d	file:
foo	gdb/testsuite/gdb.arch/aarch64-tagged-pointer.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/amd64-entry-value-param-dwarf5.c	/^foo (int x, int y, int z)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/amd64-entry-value-param.c	/^foo (int x, int y, int z)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/arm-bl-branch-dest.c	/^foo (int a)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/i386-mpx-map.c	/^foo (T *p)$/;"	f
foo	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^foo (V a, V b)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/insn-reloc.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.arch/pa-nullify.s	/^foo:$/;"	l
foo	gdb/testsuite/gdb.arch/pa64-nullify.s	/^foo:$/;"	l
foo	gdb/testsuite/gdb.arch/thumb-singlestep.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.base/advance.c	/^int foo (int a)$/;"	f
foo	gdb/testsuite/gdb.base/async.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/bg-execution-repeat.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/bp-cmds-continue-ctrl-c.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.base/break-always.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.base/break-idempotent.c	/^foo (int i)$/;"	f
foo	gdb/testsuite/gdb.base/break-inline.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.base/break-main-file-remove-fail.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/break-on-linker-gcd-function.cc	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.base/break-probes-solib.c	/^foo (int n)$/;"	f
foo	gdb/testsuite/gdb.base/break-unload-file.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/call-sc.c	/^T foo = '1', L;$/;"	v
foo	gdb/testsuite/gdb.base/cond-eval-mode.c	/^foo (int i)$/;"	f
foo	gdb/testsuite/gdb.base/condbreak-call-false.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/consecutive.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.base/disasm-optim.h	/^foo (int a)$/;"	f
foo	gdb/testsuite/gdb.base/dprintf-non-stop.c	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.base/dprintf.c	/^foo (int arg)$/;"	f
foo	gdb/testsuite/gdb.base/expand-psymtabs.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/finish-pretty.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.base/float.c	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.base/foo.c	/^int foo (int x)$/;"	f
foo	gdb/testsuite/gdb.base/func-ptr.c	/^typedef void foo (void);$/;"	t	file:
foo	gdb/testsuite/gdb.base/gcore-relro-pie.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/gdb1090.c	/^void foo ()$/;"	f
foo	gdb/testsuite/gdb.base/gdb1821.c	/^struct foo { double x__0, y__0, z__1; } bar;$/;"	s	file:
foo	gdb/testsuite/gdb.base/info-fun-solib.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/info-shared-solib1.c	/^foo (int n)$/;"	f
foo	gdb/testsuite/gdb.base/langs2.cxx	/^foo (int x)$/;"	f
foo	gdb/testsuite/gdb.base/list0.h	/^static void foo (int x)$/;"	f
foo	gdb/testsuite/gdb.base/longest-types.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.base/nested-addr.c	/^typedef struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.base/nested-addr.c	/^} foo;$/;"	t	typeref:struct:foo	file:
foo	gdb/testsuite/gdb.base/nested-subp1.c	/^foo (int i1)$/;"	f
foo	gdb/testsuite/gdb.base/opaque1.c	/^struct foo {$/;"	s	file:
foo	gdb/testsuite/gdb.base/pc-fp.c	/^foo (int i)$/;"	f
foo	gdb/testsuite/gdb.base/ptr-typedef.c	/^struct foo {$/;"	s	file:
foo	gdb/testsuite/gdb.base/ptype.c	/^typedef int foo;$/;"	t	file:
foo	gdb/testsuite/gdb.base/ptype1.c	/^typedef char foo;$/;"	t	file:
foo	gdb/testsuite/gdb.base/recpar.c	/^foo (int n)$/;"	f
foo	gdb/testsuite/gdb.base/reread1.c	/^void foo()$/;"	f
foo	gdb/testsuite/gdb.base/reread2.c	/^void foo()$/;"	f
foo	gdb/testsuite/gdb.base/scope1.c	/^void foo ()$/;"	f
foo	gdb/testsuite/gdb.base/skip.c	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.base/solib-display-lib.c	/^int foo () {$/;"	f
foo	gdb/testsuite/gdb.base/solib-symbol-lib.c	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.base/solib-vanish-lib1.c	/^foo (int x)$/;"	f
foo	gdb/testsuite/gdb.base/start.c	/^void foo()$/;"	f
foo	gdb/testsuite/gdb.base/step-sw-breakpoint-adjust-pc.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.base/sym-file-lib.c	/^foo (int a)$/;"	f
foo	gdb/testsuite/gdb.base/valgrind-disp-step.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.base/vla-datatypes.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.base/vla-ptr.c	/^foo (int n, int vla_ptr[n])$/;"	f
foo	gdb/testsuite/gdb.base/watch-bitfields.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.base/watchpoint-solib-shr.c	/^void foo (int i)$/;"	f
foo	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.base/weaklib2.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.btrace/exception.cc	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.btrace/i686-tailcall-only.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.btrace/i686-tailcall.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.btrace/tailcall-only.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.btrace/tailcall.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.btrace/unknown_functions.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.btrace/x86_64-tailcall-only.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.btrace/x86_64-tailcall.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.cell/break-spu.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.cell/break.c	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.compile/compile-setjmp-mod.c	/^foo ()$/;"	f	file:
foo	gdb/testsuite/gdb.compile/compile-tls.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.cp/annota2.cc	/^int A::foo (int arg)$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/annota3.cc	/^int A::foo (int arg)$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/arg-reference.cc	/^int foo (Obj arg)$/;"	f
foo	gdb/testsuite/gdb.cp/breakpoint.cc	/^    foo ()$/;"	f	class:C1::Nested
foo	gdb/testsuite/gdb.cp/breakpoint.cc	/^  int foo ()$/;"	f	class:C1
foo	gdb/testsuite/gdb.cp/call-c-1.c	/^int foo(int x) { return x; }$/;"	f
foo	gdb/testsuite/gdb.cp/classes.cc	/^int const_vol_method_class::foo (int & ir) const$/;"	f	class:const_vol_method_class
foo	gdb/testsuite/gdb.cp/cplabel.cc	/^class foo$/;"	c	file:
foo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^class foo {$/;"	c	file:
foo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^foo::foo  (foo& afoo)              { afoo.ifoo = 0; }$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^foo::foo  (int i)                  { ifoo = i;}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^foo::foo  (int i, const char *ccp) { ifoo = i; ccpfoo = ccp; }$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type A::foo()$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type B::foo()$/;"	f	class:B
foo	gdb/testsuite/gdb.cp/derivation.cc	/^A::value_type C::foo()$/;"	f	class:C
foo	gdb/testsuite/gdb.cp/derivation.cc	/^D::value_type D::foo()$/;"	f	class:D
foo	gdb/testsuite/gdb.cp/derivation.cc	/^E::value_type E::foo()$/;"	f	class:E
foo	gdb/testsuite/gdb.cp/derivation.cc	/^F::value_type F::foo()$/;"	f	class:F
foo	gdb/testsuite/gdb.cp/derivation.cc	/^int G::foo()$/;"	f	class:G
foo	gdb/testsuite/gdb.cp/ena-dis-br-range.cc	/^class foo$/;"	c	file:
foo	gdb/testsuite/gdb.cp/exception.cc	/^int foo (int i)$/;"	f
foo	gdb/testsuite/gdb.cp/fpointer.cc	/^int foo(){$/;"	f
foo	gdb/testsuite/gdb.cp/koenig.cc	/^    int foo (O){$/;"	f	namespace:L::A::B
foo	gdb/testsuite/gdb.cp/koenig.cc	/^    int foo(::M::A,int){$/;"	f	namespace:M::N
foo	gdb/testsuite/gdb.cp/koenig.cc	/^    int foo(char) {$/;"	f	class:M::A
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (       O fo, ::E::O eo){ return 4;}$/;"	f	namespace:F
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (A*){ return 12;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (A**){ return 13;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (A::B){ return 11;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (C[]){ return 14;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (E){ return 10;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (O go, ::F::O fo, ::E::O eo){ return 6; }$/;"	f	namespace:G
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (O o){return 1; }$/;"	f	namespace:E
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (O o, O o2){return 2; }$/;"	f	namespace:E
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (O o, O o2, int i){return 3; }$/;"	f	namespace:E
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (O){ return 7;}$/;"	f	namespace:H
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (S){ return 9;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (U){ return 8;}$/;"	f	namespace:J
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo (int i, O fo, ::E::O eo){ return 5;}$/;"	f	namespace:F
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo(A *,char){$/;"	f	namespace:M
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo(A,char){$/;"	f	namespace:M
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo(A,int){$/;"	f	namespace:O
foo	gdb/testsuite/gdb.cp/koenig.cc	/^  int foo(O, int){$/;"	f	namespace:K
foo	gdb/testsuite/gdb.cp/koenig.cc	/^int foo(K::O, float){$/;"	f
foo	gdb/testsuite/gdb.cp/mb-ctor.cc	/^  virtual void foo() {}$/;"	f	class:Base
foo	gdb/testsuite/gdb.cp/mb-inline.h	/^foo (int i)$/;"	f
foo	gdb/testsuite/gdb.cp/mb-templates.cc	/^void foo(T i)$/;"	f
foo	gdb/testsuite/gdb.cp/member-ptr.cc	/^int A::foo (int dummy)$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (CORE_ADDR (*) [10]) { } \/\/ A::FOO::foo(CORE_ADDR (*) [10])$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (aenum a, astruct const& b, aunion const*** c) { } \/\/ A::FOO::foo(aenum, astruct const&, aunion const***)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (fptr1* a) { } \/\/ A::FOO::foo(fptr1*)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (fptr3) { } \/\/ A::FOO::foo(fptr3)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (my_other_type a) { } \/\/ A::FOO::foo(my_other_type)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (my_other_type_2 a) { } \/\/ A::FOO::foo(my_other_type_2)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (my_other_type_2 a, const my_other_type b) { } \/\/ A::FOO::foo(my_other_type_2, const my_other_type)$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    foo (void) { }$/;"	f	class:A::foo
foo	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  class foo$/;"	c	namespace:A	file:
foo	gdb/testsuite/gdb.cp/method.cc	/^int A::foo (int arg)$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/misc.cc	/^int const_vol_method_class::foo (int & ir) const$/;"	f	class:const_vol_method_class
foo	gdb/testsuite/gdb.cp/namespace-enum-main.cc	/^namespace foo {$/;"	n	file:
foo	gdb/testsuite/gdb.cp/namespace-enum.cc	/^namespace foo$/;"	n	file:
foo	gdb/testsuite/gdb.cp/overload.cc	/^class foo {$/;"	c	file:
foo	gdb/testsuite/gdb.cp/overload.cc	/^foo::foo  (foo& afoo)              { ifoo = afoo.ifoo; ccpfoo = afoo.ccpfoo;}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/overload.cc	/^foo::foo  (int i)                  { ifoo = i; ccpfoo = NULL; }$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/overload.cc	/^foo::foo  (int i, const char *ccp) { ifoo = i; ccpfoo = ccp; }$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^class foo {$/;"	c	file:
foo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^foo::foo  (foo& afoo)              { ifoo = afoo.ifoo; ccpfoo = afoo.ccpfoo;}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^foo::foo  (int i)                  { ifoo = i;}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^foo::foo  (int i, const char *ccp) { ifoo = i; ccpfoo = ccp; }$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/ovsrch2.cc	/^A::B::inner::foo (void) const$/;"	f	class:A::B::inner
foo	gdb/testsuite/gdb.cp/ovsrch2.cc	/^A::outer::foo (void) const$/;"	f	class:A::outer
foo	gdb/testsuite/gdb.cp/ovsrch3.cc	/^A::B::inner::foo (int a_param) const$/;"	f	class:A::B::inner
foo	gdb/testsuite/gdb.cp/ovsrch3.cc	/^A::outer::foo (int a_param) const$/;"	f	class:A::outer
foo	gdb/testsuite/gdb.cp/ovsrch4.cc	/^A::B::inner::foo (char *a_param) const$/;"	f	class:A::B::inner
foo	gdb/testsuite/gdb.cp/ovsrch4.cc	/^A::outer::foo (char *a_param) const$/;"	f	class:A::outer
foo	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^int foo (Obj arg)$/;"	f
foo	gdb/testsuite/gdb.cp/pr-574.cc	/^  virtual void foo() {};		\/\/ Stick in a virtual function.$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/pr12028.cc	/^  int foo (A) { return 11; }$/;"	f	namespace:D
foo	gdb/testsuite/gdb.cp/pr12028.cc	/^  int foo (C) { return 12; }$/;"	f	namespace:D
foo	gdb/testsuite/gdb.cp/pr9594.cc	/^int foo;$/;"	m	namespace:Test_NS	file:
foo	gdb/testsuite/gdb.cp/pr9631.cc	/^namespace foo$/;"	n	file:
foo	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^class foo$/;"	c	file:
foo	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^foo::foo  ()                       {}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^foo::foo  (foo_lval_ref afoo)      {}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^foo::foo  (foo_rval_ref afoo)      {}$/;"	f	class:foo
foo	gdb/testsuite/gdb.cp/smartp.cc	/^  int foo() { return 66; }$/;"	f	class:A
foo	gdb/testsuite/gdb.cp/smartp.cc	/^  int foo(){$/;"	f	class:Type1
foo	gdb/testsuite/gdb.cp/smartp.cc	/^  int foo(){$/;"	f	class:Type2
foo	gdb/testsuite/gdb.cp/smartp.cc	/^  int foo(char){$/;"	f	class:Type3
foo	gdb/testsuite/gdb.cp/smartp.cc	/^  int foo(int){$/;"	f	class:Type3
foo	gdb/testsuite/gdb.cp/smartp.cc	/^int foo (Type3, float)$/;"	f
foo	gdb/testsuite/gdb.cp/templates.cc	/^template<class T> T Foo<T>::foo (int i, T tt)$/;"	f	class:Foo
foo	gdb/testsuite/gdb.cp/using-crash.cc	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.dwarf2/clztest.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.dwarf2/clztest.c	/^foo (long x)$/;"	f
foo	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.dwarf2/dw2-restore.S	/^foo:	.cfi_startproc$/;"	l
foo	gdb/testsuite/gdb.dwarf2/dw4-sig-types-b.cc	/^foo ()$/;"	f
foo	gdb/testsuite/gdb.dwarf2/dw4-sig-types.h	/^  set<int> foo;$/;"	m	struct:myns::bar_type
foo	gdb/testsuite/gdb.dwarf2/fission-loclists.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.dwarf2/fission-mix.c	/^struct s foo;$/;"	v	typeref:struct:s
foo	gdb/testsuite/gdb.dwarf2/implptr.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.dwarf2/implptr.c	/^foo (int i)$/;"	f
foo	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^foo (int arg)$/;"	f
foo	gdb/testsuite/gdb.fortran/common-block.f90	31;"	c	subroutine:in
foo	gdb/testsuite/gdb.fortran/common-block.f90	53;"	c	program:common_test
foo	gdb/testsuite/gdb.fortran/derived-type.f90	/^  type foo$/;"	t	program:main
foo	gdb/testsuite/gdb.fortran/multi-dim.f90	/^  integer :: foo /;"	v	program:test
foo	gdb/testsuite/gdb.fortran/vla-sub.f90	/^subroutine foo /;"	s
foo	gdb/testsuite/gdb.guile/scm-cmd.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.guile/scm-error-1.scm	/^(define foo (+ 42 #f))$/;"	f
foo	gdb/testsuite/gdb.guile/scm-error-2.scm	/^(define foo #f)$/;"	f
foo	gdb/testsuite/gdb.guile/scm-frame-args.c	/^foo (int x, struct ss ss)$/;"	f
foo	gdb/testsuite/gdb.guile/scm-iterator.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.mi/mi-dprintf.c	/^foo (int arg)$/;"	f
foo	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.mi/mi-var-child.c	/^        efoo foo;$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2044	file:
foo	gdb/testsuite/gdb.mi/mi-var-child.c	/^enum foo {$/;"	g	file:
foo	gdb/testsuite/gdb.mi/until.c	/^foo (void)$/;"	f
foo	gdb/testsuite/gdb.mi/var-cmd.c	/^        efoo foo;$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2049	file:
foo	gdb/testsuite/gdb.mi/var-cmd.c	/^enum foo {$/;"	g	file:
foo	gdb/testsuite/gdb.modula2/unbounded1.c	/^foo (unbounded a)$/;"	f	file:
foo	gdb/testsuite/gdb.multi/goodbye.c	/^foo(int x) {$/;"	f
foo	gdb/testsuite/gdb.perf/skip-prologue.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.python/py-breakpoint-create-fail.c	/^foo (int a)$/;"	f
foo	gdb/testsuite/gdb.python/py-cmd.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.python/py-frame-args.c	/^foo (int x, struct ss ss)$/;"	f
foo	gdb/testsuite/gdb.python/py-linetable.S	/^foo:$/;"	l
foo	gdb/testsuite/gdb.python/py-linetable.c	/^foo (int a, int b)$/;"	f
foo	gdb/testsuite/gdb.reverse/break-reverse.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.reverse/consecutive-reverse.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.reverse/watch-reverse.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.server/no-thread-db.c	/^__thread int foo;$/;"	v
foo	gdb/testsuite/gdb.threads/hand-call-new-thread.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.threads/pthreads.c	/^foo (a, b, c)$/;"	f
foo	gdb/testsuite/gdb.threads/switch-threads.c	/^void foo (void)$/;"	f
foo	gdb/testsuite/gdb.threads/tls-core.c	/^int __thread foo = 0xdeadbeef;$/;"	v
foo	gdb/testsuite/gdb.threads/tls-shared.c	/^int foo ()$/;"	f
foo	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^struct foo foo;$/;"	v	typeref:struct:foo
foo	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^struct foo$/;"	s	file:
foo	gdb/testsuite/gdb.trace/entry-values.c	/^foo (int i, int j)$/;"	f
foo	gdb/testsuite/gdb.trace/trace-unavailable.c	/^foo (void)$/;"	f	file:
foo	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^foo (struct s x, struct s y, struct s z)$/;"	f
foo	sim/testsuite/d10v-elf/t-ld-st.s	/^foo:	.short 0xdead$/;"	l
foo	sim/testsuite/sim/bfin/11080.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/a26.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/brcc.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/dsp_d1.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/edn_snafu.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/l2_loop.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/pr.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/stk4.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/up0.s	/^foo:$/;"	l
foo	sim/testsuite/sim/bfin/wtf.s	/^foo:$/;"	l
foo	sim/testsuite/sim/h8300/mova.s	/^foo:	.long	0x01010101$/;"	l
foo0	gdb/testsuite/gdb.cp/oranking.cc	/^int foo0  (int) { return 10; }$/;"	f
foo0_1	gdb/testsuite/gdb.cp/converts.cc	/^int foo0_1 (TA1)  { return 1; }$/;"	f
foo0_2	gdb/testsuite/gdb.cp/converts.cc	/^int foo0_2 (TA3)  { return 2; }$/;"	f
foo0_3	gdb/testsuite/gdb.cp/converts.cc	/^int foo0_3 (A***) { return 3; }$/;"	f
foo1	gdb/testsuite/gdb.base/pr10179-a.c	/^foo1()$/;"	f
foo1	gdb/testsuite/gdb.base/structs.c	/^struct  struct1  foo1 = {'1'}, L1;$/;"	v	typeref:struct:struct1
foo1	gdb/testsuite/gdb.cp/oranking.cc	/^int foo1  (A)   { return 12; } \/\/ B -> A     : standard$/;"	f
foo1	gdb/testsuite/gdb.cp/oranking.cc	/^int foo1  (int) { return 11; } \/\/ B -> int   : user defined$/;"	f
foo1	gdb/testsuite/gdb.python/py-sync-interp.c	/^foo1 (void)$/;"	f	file:
foo10	gdb/testsuite/gdb.base/structs.c	/^struct struct10 foo10 = {'a','2','c','4','e','6','g','8','i','A'}, L10;$/;"	v	typeref:struct:struct10
foo10	gdb/testsuite/gdb.cp/oranking.cc	/^int foo10 (void (B::*)()) { return 216; }$/;"	f
foo10	gdb/testsuite/gdb.cp/oranking.cc	/^int foo10 (void (C::*)()) { return 215; }$/;"	f
foo101	gdb/testsuite/gdb.cp/oranking.cc	/^int foo101 (         const char*) { return 218; } \/\/ array-to-pointer conversion$/;"	f
foo101	gdb/testsuite/gdb.cp/oranking.cc	/^int foo101 (volatile const char*) { return 217; } \/\/ array-to-pointer conversion$/;"	f
foo11	gdb/testsuite/gdb.base/structs.c	/^struct struct11 foo11 = {'1','b','3','d','5','f','7','h','9','j','B'}, L11;$/;"	v	typeref:struct:struct11
foo11	gdb/testsuite/gdb.cp/oranking.cc	/^int foo11 (float) { return 31; }$/;"	f
foo11	gdb/testsuite/gdb.cp/oranking.cc	/^int foo11 (int)   { return 32; }$/;"	f
foo12	gdb/testsuite/gdb.base/structs.c	/^struct struct12 foo12 = {'a','2','c','4','e','6','g','8','i','A','k','C'}, L12;$/;"	v	typeref:struct:struct12
foo12	gdb/testsuite/gdb.cp/oranking.cc	/^                  int foo12(int) { return 42; }$/;"	f
foo12	gdb/testsuite/gdb.cp/oranking.cc	/^template<class T> int foo12(T)   { return 41; }$/;"	f
foo13	gdb/testsuite/gdb.base/structs.c	/^struct struct13 foo13 = {'1','b','3','d','5','f','7','h','9','j','B','l','D'}, L13;$/;"	v	typeref:struct:struct13
foo13	gdb/testsuite/gdb.cp/oranking.cc	/^template<class T> int foo13(T)  { return 43; }$/;"	f
foo13	gdb/testsuite/gdb.cp/oranking.cc	/^template<class T> int foo13(T*) { return 44; }$/;"	f
foo14	gdb/testsuite/gdb.base/structs.c	/^struct struct14 foo14 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E'}, L14;$/;"	v	typeref:struct:struct14
foo14	gdb/testsuite/gdb.cp/oranking.cc	/^int foo14 (int a) {return a;}$/;"	f
foo15	gdb/testsuite/gdb.base/structs.c	/^struct struct15 foo15 = {'1','b','3','d','5','f','7','h','9','j','B','l','D','n','F'}, L15;$/;"	v	typeref:struct:struct15
foo15	gdb/testsuite/gdb.cp/oranking.cc	/^int foo15 (char *arg) { return 47; }$/;"	f
foo15	gdb/testsuite/gdb.cp/oranking.cc	/^int foo15 (const char *arg) { return 48; }$/;"	f
foo15	gdb/testsuite/gdb.cp/oranking.cc	/^int foo15 (const volatile char *arg) { return 50; }$/;"	f
foo15	gdb/testsuite/gdb.cp/oranking.cc	/^int foo15 (volatile char *arg) { return 49; }$/;"	f
foo16	gdb/testsuite/gdb.base/structs.c	/^struct struct16 foo16 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E','o','G'}, L16;$/;"	v	typeref:struct:struct16
foo17	gdb/testsuite/gdb.base/structs.c	/^struct struct17 foo17 = {'1','b','3','d','5','f','7','h','9','j','B','l','D','n','F','p','H'}, L17;$/;"	v	typeref:struct:struct17
foo18	gdb/testsuite/gdb.base/structs.c	/^struct struct18 foo18 = {'a','2','c','4','e','6','g','8','i','A','k','C','m','E','o','G','q','I'}, L18;$/;"	v	typeref:struct:struct18
foo1_1	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_1 (char *) {return 11;}$/;"	f
foo1_2	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_2 (char[]) {return 12;}$/;"	f
foo1_3	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_3 (int*)   {return 13;}$/;"	f
foo1_4	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_4 (A*)     {return 14;}$/;"	f
foo1_5	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_5 (void*)  {return 15;}$/;"	f
foo1_6	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_6 (void**) {return 16;}$/;"	f
foo1_7	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_7 (bool)   {return 17;}$/;"	f
foo1_8	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_8 (long)   {return 18;}$/;"	f
foo1_type_check	gdb/testsuite/gdb.cp/converts.cc	/^int foo1_type_check (char *a) { return 1000; }$/;"	f
foo2	bfd/archive.c	1931;"	d	file:
foo2	gdb/testsuite/gdb.base/pr10179-b.c	/^foo2()$/;"	f
foo2	gdb/testsuite/gdb.base/solib-symbol-lib.c	/^foo2()$/;"	f
foo2	gdb/testsuite/gdb.base/solib-symbol-main.c	/^void foo2()$/;"	f
foo2	gdb/testsuite/gdb.base/structs.c	/^struct  struct2  foo2 = {'a','2'}, L2;$/;"	v	typeref:struct:struct2
foo2	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo2 foo2;$/;"	v	typeref:struct:foo2
foo2	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo2$/;"	s	file:
foo2	gdb/testsuite/gdb.cp/derivation2.cc	/^foo2 ()$/;"	f
foo2	gdb/testsuite/gdb.cp/oranking.cc	/^int foo2 (...) { return 14;} \/\/ B -> ...   : ellipsis$/;"	f
foo2	gdb/testsuite/gdb.cp/oranking.cc	/^int foo2 (int) { return 13;} \/\/ B -> int   : user defined$/;"	f
foo2	gdb/testsuite/gdb.python/py-sync-interp.c	/^foo2 (void)$/;"	f	file:
foo2_1	gdb/testsuite/gdb.cp/converts.cc	/^int foo2_1 (char**  )  {return 21;}$/;"	f
foo2_2	gdb/testsuite/gdb.cp/converts.cc	/^int foo2_2 (char[][1]) {return 22;}$/;"	f
foo2_3	gdb/testsuite/gdb.cp/converts.cc	/^int foo2_3 (char *[])  {return 23;}$/;"	f
foo2_4	gdb/testsuite/gdb.cp/converts.cc	/^int foo2_4 (int  *[])  {return 24;}$/;"	f
foo2_type_check	gdb/testsuite/gdb.cp/converts.cc	/^int foo2_type_check (char *a, char *b) { return 1001; }$/;"	f
foo3	gdb/testsuite/gdb.base/solib-symbol-main.c	/^void foo3()$/;"	f
foo3	gdb/testsuite/gdb.base/structs.c	/^struct  struct3  foo3 = {'1','b','3'}, L3;$/;"	v	typeref:struct:struct3
foo3	gdb/testsuite/gdb.cp/oranking.cc	/^int foo3 (double) { return 21; } \/\/ float->double is 'promotion rank'$/;"	f
foo3	gdb/testsuite/gdb.cp/oranking.cc	/^int foo3 (int)    { return 22; } \/\/ float->int is 'conversion rank'$/;"	f
foo3	gdb/testsuite/gdb.python/py-sync-interp.c	/^foo3 (void)$/;"	f	file:
foo3_1	gdb/testsuite/gdb.cp/converts.cc	/^int foo3_1 (int a, const char **b) { return 31; }$/;"	f
foo3_2	gdb/testsuite/gdb.cp/converts.cc	/^int foo3_2 (int a, const char **b) { return 320; }$/;"	f
foo3_2	gdb/testsuite/gdb.cp/converts.cc	/^int foo3_2 (int a, int b) { return 32; }$/;"	f
foo3_type_check	gdb/testsuite/gdb.cp/converts.cc	/^int foo3_type_check (char *a, char *b, char *c) { return 1002; }$/;"	f
foo4	gdb/testsuite/gdb.base/structs.c	/^struct  struct4  foo4 = {'a','2','c','4'}, L4;$/;"	v	typeref:struct:struct4
foo4	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo4 foo4;$/;"	v	typeref:struct:foo4
foo4	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo4$/;"	s	file:
foo4	gdb/testsuite/gdb.cp/oranking.cc	/^int foo4 (      volatile int*) { return 24; }$/;"	f
foo4	gdb/testsuite/gdb.cp/oranking.cc	/^int foo4 (const volatile int*) { return 23; }$/;"	f
foo5	gdb/testsuite/gdb.base/structs.c	/^struct  struct5  foo5 = {'1','b','3','d','5'}, L5;$/;"	v	typeref:struct:struct5
foo5	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo5$/;"	s	file:
foo5	gdb/testsuite/gdb.cp/oranking.cc	/^int foo5 (bool)  { return 25; }$/;"	f
foo5	gdb/testsuite/gdb.cp/oranking.cc	/^int foo5 (void*) { return 26; }$/;"	f
foo6	gdb/testsuite/gdb.base/structs.c	/^struct  struct6  foo6 = {'a','2','c','4','e','6'}, L6;$/;"	v	typeref:struct:struct6
foo6	gdb/testsuite/gdb.cp/oranking.cc	/^int foo6 (A*)    { return 28; }$/;"	f
foo6	gdb/testsuite/gdb.cp/oranking.cc	/^int foo6 (void*) { return 27; }$/;"	f
foo7	gdb/testsuite/gdb.base/structs.c	/^struct  struct7  foo7 = {'1','b','3','d','5','f','7'}, L7;$/;"	v	typeref:struct:struct7
foo7	gdb/testsuite/gdb.cp/oranking.cc	/^int foo7 (A*)    { return 29; }$/;"	f
foo7	gdb/testsuite/gdb.cp/oranking.cc	/^int foo7 (B*) { return 210; }$/;"	f
foo8	gdb/testsuite/gdb.base/structs.c	/^struct  struct8  foo8 = {'a','2','c','4','e','6','g','8'}, L8;$/;"	v	typeref:struct:struct8
foo8	gdb/testsuite/gdb.cp/oranking.cc	/^int foo8 (A&) { return 211; }$/;"	f
foo8	gdb/testsuite/gdb.cp/oranking.cc	/^int foo8 (B&) { return 212; }$/;"	f
foo9	gdb/testsuite/gdb.base/structs.c	/^struct  struct9  foo9 = {'1','b','3','d','5','f','7','h','9'}, L9;$/;"	v	typeref:struct:struct9
foo9	gdb/testsuite/gdb.cp/oranking.cc	/^int foo9 (A) { return 213; }$/;"	f
foo9	gdb/testsuite/gdb.cp/oranking.cc	/^int foo9 (B) { return 214; }$/;"	f
foo_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int foo_;$/;"	m	class:base	file:
foo_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int foo_;$/;"	m	class:base1	file:
foo_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int foo_;$/;"	m	class:base2	file:
foo_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int foo_;$/;"	m	class:derived	file:
foo_1	gdb/testsuite/gdb.btrace/i686-tailcall-only.S	/^foo_1:$/;"	l
foo_1	gdb/testsuite/gdb.btrace/tailcall-only.c	/^foo_1 (void)$/;"	f	file:
foo_1	gdb/testsuite/gdb.btrace/x86_64-tailcall-only.S	/^foo_1:$/;"	l
foo__Fi	gdb/testsuite/gdb.base/langs2.c	/^foo__Fi (int x)$/;"	f
foo_array	gdb/testsuite/gdb.base/nested-addr.c	/^static foo *foo_array = NULL;$/;"	v	file:
foo_enum	gdb/testsuite/gdb.linespec/cpls.cc	/^enum foo_enum$/;"	g	file:
foo_int	gdb/testsuite/gdb.base/gdbvars.c	/^foo_int (void)$/;"	f
foo_lval_ref	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^typedef foo &foo_lval_ref;$/;"	t	file:
foo_ptr	gdb/testsuite/gdb.base/ptr-typedef.c	/^struct foo *foo_ptr;$/;"	v	typeref:struct:foo
foo_rval_ref	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^typedef foo &&foo_rval_ref;$/;"	t	file:
foo_value	gdb/testsuite/gdb.cp/pr9594.cc	/^  int foo_value;$/;"	m	class:Foo	file:
foo_value	gdb/testsuite/gdb.linespec/cpls.cc	/^    foo_value$/;"	e	enum:foo_enum	file:
foo_void	gdb/testsuite/gdb.base/gdbvars.c	/^foo_void (void)$/;"	f
foobar	gdb/testsuite/gdb.cp/local.cc	/^int foobar (int x)$/;"	f
foobar	gdb/testsuite/gdb.cp/subtypes.h	/^T foobar (int arg)$/;"	f
foobar	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^} foobar;$/;"	t	typeref:struct:__anon1954	file:
foobar	gdb/testsuite/gdb.python/py-framefilter.c	/^} foobar;$/;"	t	typeref:struct:__anon1942	file:
fooff	gdb/gdbserver/i387-fp.c	/^  unsigned int fooff;$/;"	m	struct:i387_fsave	file:
fooff	gdb/gdbserver/i387-fp.c	/^  unsigned int fooff;$/;"	m	struct:i387_fxsave	file:
fooff	gdb/gdbserver/i387-fp.c	/^  unsigned int fooff;$/;"	m	struct:i387_xsave	file:
foofunc	gdb/testsuite/gdb.cp/ovldbreak.cc	/^void foo::foofunc (int a)$/;"	f	class:foo
foofunc	gdb/testsuite/gdb.cp/ovldbreak.cc	/^void foo::foofunc (int b, signed char *c)$/;"	f	class:foo
foop	gdb/testsuite/gdb.base/opaque0.c	/^struct foo *foop;$/;"	v	typeref:struct:foo
foox	gdb/testsuite/gdb.base/foo.c	/^static int foox = 'f' + 'o' + 'o';$/;"	v	file:
fop	gdb/gdbserver/i387-fp.c	/^  unsigned short fop;$/;"	m	struct:i387_fsave	file:
fop	gdb/gdbserver/i387-fp.c	/^  unsigned short fop;$/;"	m	struct:i387_fxsave	file:
fop	gdb/gdbserver/i387-fp.c	/^  unsigned short fop;$/;"	m	struct:i387_xsave	file:
fop_fadd	sim/rx/rx.c	/^fop_fadd (fp_t s1, fp_t s2, fp_t *d)$/;"	f	file:
fop_fdiv	sim/rx/rx.c	/^fop_fdiv (fp_t s1, fp_t s2, fp_t *d)$/;"	f	file:
fop_fmul	sim/rx/rx.c	/^fop_fmul (fp_t s1, fp_t s2, fp_t *d)$/;"	f	file:
fop_fsub	sim/rx/rx.c	/^fop_fsub (fp_t s1, fp_t s2, fp_t *d)$/;"	f	file:
fopen64	zlib/contrib/minizip/ioapi.h	49;"	d
fopen64	zlib/contrib/minizip/ioapi.h	54;"	d
fopen64	zlib/contrib/minizip/ioapi.h	59;"	d
fopen64_file_func	zlib/contrib/minizip/ioapi.c	/^static voidpf ZCALLBACK fopen64_file_func (voidpf opaque, const void* filename, int mode)$/;"	f	file:
fopen_file_func	zlib/contrib/minizip/ioapi.c	/^static voidpf ZCALLBACK fopen_file_func (voidpf opaque, const char* filename, int mode)$/;"	f	file:
fopen_unlocked	libiberty/fopen_unlocked.c	/^fopen_unlocked (const char *path, const char *mode)		$/;"	f
for_each_block	gdb/dcache.c	/^for_each_block (struct dcache_block **blist, block_func *func, void *param)$/;"	f	file:
for_each_just_stopped_thread	gdb/infrun.c	/^for_each_just_stopped_thread (for_each_just_stopped_thread_callback_func func)$/;"	f	file:
for_each_just_stopped_thread_callback_func	gdb/infrun.c	/^typedef void (*for_each_just_stopped_thread_callback_func)$/;"	t	file:
for_each_node	bfd/elf32-spu.c	/^for_each_node (bfd_boolean (*doit) (struct function_info *,$/;"	f	file:
for_each_process	gdb/gdbserver/inferiors.h	/^for_each_process (Func func)$/;"	f
for_each_selftest_ftype	gdb/common/selftest.h	/^typedef void for_each_selftest_ftype (const std::string &name);$/;"	t	namespace:selftests
for_each_thread	gdb/gdbserver/gdbthread.h	/^for_each_thread (Func func)$/;"	f
for_each_thread	gdb/gdbserver/gdbthread.h	/^for_each_thread (int pid, Func func)$/;"	f
force_align	gdb/testsuite/gdb.base/watchpoint-reuse-slot.c	/^  unsigned long long force_align;$/;"	m	union:aligned_buf	file:
force_breakpoint_reinsertion	gdb/breakpoint.c	/^force_breakpoint_reinsertion (struct bp_location *bl)$/;"	f	file:
force_decode_gen_type	sim/ppc/ld-decode.c	/^force_decode_gen_type(const char *type)$/;"	f
force_expansion	sim/ppc/ld-decode.h	/^  char *force_expansion;$/;"	m	struct:_decode_table
force_first	sim/igen/ld-decode.h	/^  int force_first;$/;"	m	struct:_decode_table
force_first	sim/ppc/ld-decode.h	/^  int force_first;$/;"	m	struct:_decode_table
force_last	sim/igen/ld-decode.h	/^  int force_last;$/;"	m	struct:_decode_table
force_last	sim/ppc/ld-decode.h	/^  int force_last;$/;"	m	struct:_decode_table
force_mem	gdb/testsuite/gdb.base/display.c	/^void force_mem (int *arg) { }$/;"	f
force_slash	sim/ppc/ld-decode.h	/^  int force_slash;$/;"	m	struct:_decode_table
force_static_fun	gdb/testsuite/gdb.base/fixsectshr.c	/^force_static_fun (void)$/;"	f
force_thumb	opcodes/arm-dis.c	/^static bfd_boolean force_thumb = FALSE;$/;"	v	file:
force_transition	gdb/addrmap.c	/^force_transition (struct addrmap_mutable *self, CORE_ADDR addr)$/;"	f	file:
force_unlock_trace_buffer	gdb/gdbserver/tracepoint.c	/^force_unlock_trace_buffer (void)$/;"	f
force_unwind	gdb/testsuite/gdb.dwarf2/pr10770.c	/^static void force_unwind ()$/;"	f	file:
force_unwind_stop	gdb/testsuite/gdb.dwarf2/pr10770.c	/^force_unwind_stop (int version, _Unwind_Action actions,$/;"	f	file:
forced_display	readline/display.c	/^static int forced_display;$/;"	v	file:
forced_local	bfd/elf-bfd.h	/^  unsigned int forced_local : 1;$/;"	m	struct:elf_link_hash_entry
forced_local	bfd/elf32-score.c	/^  bfd_boolean forced_local;$/;"	m	struct:score_elf_link_hash_entry	file:
forced_local	bfd/elf32-score7.c	/^  bfd_boolean forced_local;$/;"	m	struct:score_elf_link_hash_entry	file:
ford	gdb/testsuite/gdb.base/cvexpr.c	/^enum {chevy, ford} clunker;$/;"	e	enum:__anon2031	file:
ford	gdb/testsuite/gdb.base/exprs.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
ford	gdb/testsuite/gdb.base/ptype.c	/^enum {chevy, ford} clunker;$/;"	e	enum:__anon2016	file:
ford	gdb/testsuite/gdb.base/setvar.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
ford	gdb/testsuite/gdb.base/whatis.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
foreach	gdb/addrmap.c	/^  int (*foreach) (struct addrmap *self, addrmap_foreach_fn fn, void *data);$/;"	m	struct:addrmap_funcs	file:
foreach_macro	gdb/macrotab.c	/^foreach_macro (splay_tree_node node, void *arg)$/;"	f	file:
foreach_macro_in_scope	gdb/macrotab.c	/^foreach_macro_in_scope (splay_tree_node node, void *info)$/;"	f	file:
forever_pthread	gdb/testsuite/gdb.threads/bp_in_thread.c	/^forever_pthread (void *unused)$/;"	f
forever_pthread	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^forever_pthread (void *unused)$/;"	f
forever_pthread	gdb/testsuite/gdb.threads/pthread_cond_wait.c	/^forever_pthread (void *unused)$/;"	f
forget_B_and_K_types	libiberty/cplus-dem.c	/^forget_B_and_K_types (struct work_stuff *work)$/;"	f	file:
forget_cached_source_info	gdb/source.c	/^forget_cached_source_info (void)$/;"	f
forget_cached_source_info	gdb/symfile.h	/^  void (*forget_cached_source_info) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions
forget_cached_source_info_for_objfile	gdb/source.c	/^forget_cached_source_info_for_objfile (struct objfile *objfile)$/;"	f
forget_types	libiberty/cplus-dem.c	/^forget_types (struct work_stuff *work)$/;"	f	file:
forgetting_types	libiberty/cplus-dem.c	/^  int forgetting_types; \/* Nonzero if we are not remembering the types$/;"	m	struct:work_stuff	file:
fork_child	gdb/testsuite/gdb.base/fork-running-state.c	/^fork_child (void)$/;"	f	file:
fork_child	gdb/testsuite/gdb.threads/fork-plus-threads.c	/^fork_child (void)$/;"	f	file:
fork_id_to_ptid	gdb/linux-fork.c	/^fork_id_to_ptid (int num)$/;"	f	file:
fork_inferior	gdb/nat/fork-inferior.c	/^fork_inferior (const char *exec_file_arg, const std::string &allargs,$/;"	f
fork_info	gdb/linux-fork.c	/^struct fork_info$/;"	s	file:
fork_list	gdb/linux-fork.c	/^struct fork_info *fork_list;$/;"	v	typeref:struct:fork_info
fork_load_infrun_state	gdb/linux-fork.c	/^fork_load_infrun_state (struct fork_info *fp)$/;"	f	file:
fork_mutex	gdb/testsuite/gdb.threads/linux-dp.c	/^pthread_mutex_t *fork_mutex;$/;"	v
fork_parent	gdb/testsuite/gdb.base/fork-running-state.c	/^fork_parent (void)$/;"	f	file:
fork_relative	gdb/gdbserver/linux-low.h	/^  struct lwp_info *fork_relative;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::lwp_info
fork_save_infrun_state	gdb/linux-fork.c	/^fork_save_infrun_state (struct fork_info *fp, int clobber_regs)$/;"	f	file:
forked_inferior_pid	gdb/breakpoint.c	/^  ptid_t forked_inferior_pid;$/;"	m	struct:breakpoint	file:
forkoff	gdb/testsuite/gdb.threads/watchpoint-fork-child.c	/^forkoff (int nr)$/;"	f
forkoff	gdb/testsuite/gdb.threads/watchpoint-fork-parent.c	/^forkoff (int nr)$/;"	f
forks_exist_p	gdb/linux-fork.c	/^forks_exist_p (void)$/;"	f
form	bfd/dwarf2.c	/^  enum dwarf_form form;$/;"	m	struct:attr_abbrev	typeref:enum:attr_abbrev::dwarf_form	file:
form	bfd/dwarf2.c	/^  enum dwarf_form form;$/;"	m	struct:attribute	typeref:enum:attribute::dwarf_form	file:
form	gdb/dwarf2read.c	/^      ULONGEST form;$/;"	m	struct:mapped_index_base::index_val::attr	file:
form	include/opcode/d30v.h	/^  int	form;		\/* SHORT_A, LONG, etc *\/$/;"	m	struct:d30v_format
form	include/opcode/d30v.h	/^  struct d30v_format *form;	\/* pointer to an entry in the format table *\/$/;"	m	struct:d30v_insn	typeref:struct:d30v_insn::d30v_format
form	include/opcode/tic6x.h	/^  tic6x_operand_form form;$/;"	m	struct:__anon1314
form_fields	sim/igen/gen-icache.c	/^typedef struct _form_fields form_fields;$/;"	t	typeref:struct:_form_fields	file:
format	bfd/bfd-in2.h	/^  ENUM_BITFIELD (bfd_format) format : 3;$/;"	m	struct:bfd
format	bfd/som.c	/^  const char *format;$/;"	m	struct:fixup_format	file:
format	gdb/common/btrace-common.h	/^  enum btrace_format format = BTRACE_FORMAT_NONE;$/;"	m	struct:btrace_data	typeref:enum:btrace_data::btrace_format
format	gdb/common/btrace-common.h	/^  enum btrace_format format;$/;"	m	struct:btrace_config	typeref:enum:btrace_config::btrace_format
format	gdb/printcmd.c	/^    struct format_data format;$/;"	m	struct:display	typeref:struct:display::format_data	file:
format	gdb/stubs/m68k-stub.c	/^    short     format;$/;"	m	struct:FrameStruct	file:
format	gdb/valprint.h	/^    char format;$/;"	m	struct:format_data
format	gdb/valprint.h	/^  int format;$/;"	m	struct:value_print_options
format	gdb/varobj.h	/^  enum varobj_display_formats format = FORMAT_NATURAL;$/;"	m	struct:varobj	typeref:enum:varobj::varobj_display_formats
format	include/opcode/cgen.h	/^  const CGEN_IFMT *format;$/;"	m	struct:__anon1398
format	include/opcode/d10v.h	/^  int format;$/;"	m	struct:d10v_opcode
format	include/opcode/d30v.h	/^  unsigned char format[4];$/;"	m	struct:d30v_opcode
format	include/opcode/loongarch.h	/^  const char * const format;$/;"	m	struct:loongarch_opcode
format	include/opcode/m68hc11.h	/^  long           format;$/;"	m	struct:m68hc11_opcode
format	include/opcode/mn10200.h	/^  unsigned char format;$/;"	m	struct:mn10200_opcode
format	include/opcode/mn10300.h	/^  unsigned char format;$/;"	m	struct:mn10300_opcode
format	include/opcode/nios2.h	/^  enum iw_format_type format;	\/* Instruction format.  *\/$/;"	m	struct:nios2_opcode	typeref:enum:nios2_opcode::iw_format_type
format	include/opcode/ppc.h	/^  const char *format;$/;"	m	struct:powerpc_macro
format	include/opcode/tic6x.h	/^  tic6x_insn_format_id format;$/;"	m	struct:__anon1320
format	include/opcode/xgate.h	/^  char * format;                \/* Bit definitions.  *\/$/;"	m	struct:xgate_opcode
format	include/xtensa-isa-internal.h	/^  const char *format;$/;"	m	struct:xtensa_slot_internal_struct
format	opcodes/s390-mkopc.c	/^    char  format[16];$/;"	m	struct:op_struct	file:
format	sim/bfin/gui.c	/^  const SDL_PixelFormat *format;$/;"	m	struct:__anon819	file:
format	sim/bfin/gui.c	/^  const SDL_PixelFormat *format;$/;"	m	struct:gui_state	file:
format	sim/cr16/cr16_sim.h	/^  int format;$/;"	m	struct:simops
format	sim/cr16/interp.c	/^  int format;$/;"	m	struct:hash_entry	file:
format	sim/d10v/d10v_sim.h	/^  int format;$/;"	m	struct:simops
format	sim/igen/ld-insn.h	/^  char *format;$/;"	m	struct:_insn_mnemonic_entry
format	sim/mn10300/mn10300_sim.h	/^  int format;$/;"	m	struct:simops
format0	include/opcode/convex.h	/^const struct formstr format0[] = {$/;"	v	typeref:struct:formstr
format1	include/opcode/convex.h	/^const struct formstr format1[] = {$/;"	v	typeref:struct:formstr
format1a	include/opcode/convex.h	/^const struct formstr format1a[] = {$/;"	v	typeref:struct:formstr
format1b	include/opcode/convex.h	/^const struct formstr format1b[] = {$/;"	v	typeref:struct:formstr
format2	include/opcode/convex.h	/^const struct formstr format2[] = {$/;"	v	typeref:struct:formstr
format3	include/opcode/convex.h	/^const struct formstr format3[] = {$/;"	v	typeref:struct:formstr
format4	include/opcode/convex.h	/^const struct formstr format4[] = {$/;"	v	typeref:struct:formstr
format5	include/opcode/convex.h	/^const struct formstr format5[] = {$/;"	v	typeref:struct:formstr
format6	include/opcode/convex.h	/^const struct formstr format6[] = {$/;"	v	typeref:struct:formstr
format7	include/opcode/convex.h	/^const struct formstr format7[] = {$/;"	v	typeref:struct:formstr
format_code	gdb/varobj.c	/^static int format_code[] = { 0, 't', 'd', 'x', 'o', 'z' };$/;"	v	file:
format_data	gdb/valprint.h	/^struct format_data$/;"	s
format_dec	opcodes/cris-dis.c	/^format_dec (long number, char *outbuffer, int signedp)$/;"	f	file:
format_decode_fn	include/xtensa-isa-internal.h	/^  xtensa_format_decode_fn format_decode_fn;$/;"	m	struct:xtensa_isa_internal_struct
format_decoder	bfd/xtensa-modules.c	/^format_decoder (const xtensa_insnbuf insn)$/;"	f	file:
format_functions	libiberty/simple-object.c	/^static const struct simple_object_functions * const format_functions[] =$/;"	v	file:
format_hex	opcodes/cris-dis.c	/^format_hex (unsigned long number,$/;"	f	file:
format_name	sim/igen/ld-insn.h	/^  char *format_name;$/;"	m	struct:_insn_entry
format_name_filter	sim/igen/igen.h	/^  filter *format_name_filter;$/;"	m	struct:_igen_options
format_names	sim/igen/ld-decode.h	/^  filter *format_names;$/;"	m	struct:_decode_table
format_names_option	sim/igen/ld-insn.c	/^  format_names_option,$/;"	e	enum:__anon592	file:
format_piece	gdb/common/format.h	/^  format_piece (const char *str, enum argclass argc)$/;"	f	struct:format_piece
format_piece	gdb/common/format.h	/^struct format_piece$/;"	s
format_pieces	gdb/common/format.c	/^format_pieces::format_pieces (const char **arg)$/;"	f	class:format_pieces
format_pieces	gdb/common/format.h	/^class format_pieces$/;"	c
format_reg	opcodes/cris-dis.c	/^format_reg (struct cris_disasm_data *disdata,$/;"	f	file:
format_socket_state	gdb/nat/linux-osdata.c	/^format_socket_state (unsigned char state)$/;"	f	file:
format_sup_reg	opcodes/cris-dis.c	/^format_sup_reg (unsigned int regno,$/;"	f	file:
format_version	bfd/pef.h	/^  unsigned long format_version;$/;"	m	struct:bfd_pef_header
formats	bfd/xtensa-modules.c	/^static xtensa_format_internal formats[] = {$/;"	v	file:
formats	include/xtensa-isa-internal.h	/^  xtensa_format_internal *formats;$/;"	m	struct:xtensa_isa_internal_struct
formatx	include/opcode/convex.h	/^const struct formstr formatx[] = {$/;"	v	typeref:struct:formstr
forward_search_command	gdb/source.c	/^forward_search_command (const char *regex, int from_tty)$/;"	f	file:
foseg	gdb/gdbserver/i387-fp.c	/^  unsigned short foseg;$/;"	m	struct:i387_fsave	file:
foseg	gdb/gdbserver/i387-fp.c	/^  unsigned short foseg;$/;"	m	struct:i387_fxsave	file:
foseg	gdb/gdbserver/i387-fp.c	/^  unsigned short foseg;$/;"	m	struct:i387_xsave	file:
found	bfd/elf32-v850.c	/^  bfd_boolean		  found;$/;"	m	struct:hi16s_location	file:
found	gdb/symtab.c	/^    struct block_symbol found;$/;"	m	union:symbol_cache_slot::__anon1776	typeref:struct:symbol_cache_slot::__anon1776::block_symbol	file:
found	gdb/testsuite/gdb.dlang/circular.c	/^found (void)$/;"	f
found	libiberty/simple-object.c	/^  int found;$/;"	m	struct:find_one_section_data	file:
found	sim/ppc/emul_chirp.c	/^  note_found_status found;$/;"	m	struct:_chirp_note	file:
found_abi	gdb/mips-tdep.h	/^  enum mips_abi found_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::mips_abi
found_ecoff_debugging_info	gdb/mdebugread.c	/^static int found_ecoff_debugging_info;$/;"	v	file:
found_minimal_symbols	gdb/minsyms.c	/^struct found_minimal_symbols$/;"	s	file:
found_sym	gdb/ada-lang.c	/^  int found_sym;$/;"	m	struct:match_data	file:
four	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type :: four$/;"	t	program:vla_struct
four	opcodes/s12z-dis.c	/^four (bfd_vma memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
four00	sim/testsuite/sim/sh/macl.s	/^four00:$/;"	l
four00	sim/testsuite/sim/sh/macw.s	/^four00:$/;"	l
four12	sim/testsuite/sim/sh/macl.s	/^four12:$/;"	l
four12	sim/testsuite/sim/sh/macw.s	/^four12:$/;"	l
fourv	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(four)               :: fourv$/;"	v	program:vla_struct
fowia	sim/testsuite/sim/ft32/basic.s	/^fowia:  # find out where I'm at$/;"	l
foz	gdb/testsuite/gdb.base/ptr-typedef.c	/^typedef struct foo *foz;$/;"	t	typeref:struct:foo	file:
foz_ptr	gdb/testsuite/gdb.base/ptr-typedef.c	/^foz foz_ptr;$/;"	v
fp	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register fp = { 29, 1 };$/;"	v	typeref:struct:aarch64_register	file:
fp	gdb/score-tdep.c	/^  CORE_ADDR fp;$/;"	m	struct:score_frame_cache	file:
fp	gdb/testsuite/gdb.base/funcargs.c	/^float *fp = &f;$/;"	v
fp	gdb/testsuite/gdb.dwarf2/member-ptr-forwardref.S	/^fp:$/;"	l
fp	gdb/tracefile-tfile.c	/^  FILE *fp;$/;"	m	struct:tfile_trace_file_writer	file:
fp	opcodes/z80-dis.c	/^  func          fp;$/;"	m	struct:tab_elt	file:
fp	sim/testsuite/sim/bfin/10799.s	/^	fp = sp;$/;"	d
fp	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	fp = sp;                  \/\/ and frame pointer$/;"	d
fp	zlib/contrib/iostream2/zstream.h	/^        gzFile fp() { return m_fp; }$/;"	f	class:izstream
fp	zlib/contrib/iostream2/zstream.h	/^        gzFile fp() { return m_fp; }$/;"	f	class:ozstream
fp0	gdb/mips-tdep.h	/^  int fp0;$/;"	m	struct:mips_regnum
fp0_regnum	gdb/gdbarch.c	/^  int fp0_regnum;$/;"	m	struct:gdbarch	file:
fp_abi	include/elf/mips.h	/^  unsigned char fp_abi;$/;"	m	struct:elf_internal_abiflags_v0
fp_abi	include/elf/mips.h	/^  unsigned char fp_abi[1];$/;"	m	struct:__anon1485
fp_abs	sim/mips/cp1.c	/^fp_abs(sim_cpu *cpu,$/;"	f
fp_add	sim/mips/cp1.c	/^fp_add(sim_cpu *cpu,$/;"	f
fp_add_r	sim/mips/cp1.c	/^fp_add_r(sim_cpu *cpu,$/;"	f
fp_binary	sim/mips/cp1.c	/^fp_binary(sim_cpu *cpu,$/;"	f	file:
fp_binary_r	sim/mips/cp1.c	/^fp_binary_r(sim_cpu *cpu,$/;"	f	file:
fp_class_type	sim/ppc/dp-bit.c	/^} fp_class_type;$/;"	t	typeref:enum:__anon936	file:
fp_cmp	sim/mips/cp1.c	/^fp_cmp(sim_cpu *cpu,$/;"	f
fp_control_status	gdb/mips-tdep.h	/^  int fp_control_status;$/;"	m	struct:mips_regnum
fp_div	sim/mips/cp1.c	/^fp_div(sim_cpu *cpu,$/;"	f
fp_double_prec	sim/mn10300/interp.c	/^fp_double_prec = {$/;"	v	typeref:struct:fp_prec_t
fp_explode	sim/rx/fpu.c	/^fp_explode (fp_t f, FP_Parts *p)$/;"	f	file:
fp_immediate_for_encoding_32	sim/aarch64/simulator.c	/^fp_immediate_for_encoding_32 (uint32_t imm8)$/;"	f	file:
fp_immediate_for_encoding_64	sim/aarch64/simulator.c	/^fp_immediate_for_encoding_64 (uint32_t imm8)$/;"	f	file:
fp_implementation_revision	gdb/mips-tdep.h	/^  int fp_implementation_revision;$/;"	m	struct:mips_regnum
fp_implode	sim/rx/fpu.c	/^fp_implode (FP_Parts *p)$/;"	f	file:
fp_info	sim/frv/frv-sim.h	/^    struct frv_fp_exception_info fp_info;$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:struct:frv_interrupt_queue_element::__anon106::frv_fp_exception_info
fp_inv_sqrt	sim/mips/cp1.c	/^fp_inv_sqrt(sim_cpu *cpu,$/;"	f	file:
fp_layout	gdb/xtensa-tdep.h	/^  unsigned long *fp_layout;	\/* Layout of custom\/TIE regs in 'FP' area.  *\/$/;"	m	struct:gdbarch_tdep
fp_layout_bytes	gdb/xtensa-tdep.h	/^  unsigned int fp_layout_bytes;	\/* Size of layout information (in bytes).  *\/$/;"	m	struct:gdbarch_tdep
fp_mac	sim/mips/cp1.c	/^fp_mac(sim_cpu *cpu,$/;"	f	file:
fp_madd	sim/mips/cp1.c	/^fp_madd(sim_cpu *cpu,$/;"	f
fp_model	gdb/arm-tdep.h	/^  enum arm_float_model fp_model; \/* Floating point calling conventions.  *\/$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::arm_float_model
fp_model_strings	gdb/arm-tdep.c	/^static const char *const fp_model_strings[] =$/;"	v	file:
fp_msub	sim/mips/cp1.c	/^fp_msub(sim_cpu *cpu,$/;"	f
fp_mul	sim/mips/cp1.c	/^fp_mul(sim_cpu *cpu,$/;"	f
fp_mul_r	sim/mips/cp1.c	/^fp_mul_r(sim_cpu *cpu,$/;"	f
fp_neg	sim/mips/cp1.c	/^fp_neg(sim_cpu *cpu,$/;"	f
fp_nmadd	sim/mips/cp1.c	/^fp_nmadd(sim_cpu *cpu,$/;"	f
fp_nmsub	sim/mips/cp1.c	/^fp_nmsub(sim_cpu *cpu,$/;"	f
fp_number_type	sim/ppc/dp-bit.c	/^} fp_number_type;$/;"	t	typeref:struct:__anon937	file:
fp_offset	gdb/nds32-tdep.c	/^  CORE_ADDR fp_offset;$/;"	m	struct:nds32_frame_cache	file:
fp_prec_t	sim/mn10300/mn10300_sim.h	/^extern const struct fp_prec_t$/;"	s
fp_prologue_with_store	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^fp_prologue_with_store:$/;"	l
fp_qualifier_p	opcodes/aarch64-opc.c	/^fp_qualifier_p (enum aarch64_opnd_qualifier qualifier)$/;"	f	file:
fp_raise	sim/rx/fpu.c	/^fp_raise (int mask)$/;"	f	file:
fp_recip	sim/mips/cp1.c	/^fp_recip(sim_cpu *cpu,$/;"	f
fp_recip1	sim/mips/cp1.c	/^fp_recip1(sim_cpu *cpu,$/;"	f
fp_recip2	sim/mips/cp1.c	/^fp_recip2(sim_cpu *cpu,$/;"	f
fp_reg	gdb/ia64-tdep.c	/^  int	fp_reg;		\/* Register number (if any) used a frame pointer$/;"	m	struct:ia64_frame_cache	file:
fp_reg_names	opcodes/hppa-dis.c	/^static const char *const fp_reg_names[] =$/;"	v	file:
fp_register_arg_p	gdb/mips-tdep.c	/^fp_register_arg_p (struct gdbarch *gdbarch, enum type_code typecode,$/;"	f	file:
fp_register_sign_bit	gdb/alpha-tdep.c	/^fp_register_sign_bit (LONGEST reg)$/;"	f	file:
fp_register_zero_p	gdb/alpha-tdep.c	/^fp_register_zero_p (LONGEST reg)$/;"	f	file:
fp_regnum	gdb/frv-tdep.h	/^  fp_regnum = 2,$/;"	e	enum:__anon1757
fp_regnum	gdb/microblaze-tdep.h	/^  int fp_regnum;$/;"	m	struct:microblaze_frame_cache
fp_regnum	gdb/xtensa-tdep.c	/^  int fp_regnum;		   \/* A-register used as FP.  *\/$/;"	m	struct:xtensa_call0_frame_cache	file:
fp_rsqrt	sim/mips/cp1.c	/^fp_rsqrt(sim_cpu *cpu,$/;"	f
fp_rsqrt1	sim/mips/cp1.c	/^fp_rsqrt1(sim_cpu *cpu,$/;"	f
fp_rsqrt2	sim/mips/cp1.c	/^fp_rsqrt2(sim_cpu *cpu,$/;"	f
fp_single_prec	sim/mn10300/interp.c	/^fp_single_prec = {$/;"	v	typeref:struct:fp_prec_t
fp_sqrt	sim/mips/cp1.c	/^fp_sqrt(sim_cpu *cpu,$/;"	f
fp_sub	sim/mips/cp1.c	/^fp_sub(sim_cpu *cpu,$/;"	f
fp_t	sim/rx/fpu.h	/^typedef unsigned int fp_t;$/;"	t
fp_test	sim/mips/cp1.c	/^fp_test(unsigned64 op1,$/;"	f	file:
fp_to_double	sim/rx/fpu.c	/^fp_to_double (FP_Parts *p)$/;"	f	file:
fp_unary	sim/mips/cp1.c	/^fp_unary(sim_cpu *cpu,$/;"	f	file:
fp_word	sim/common/sim-types.h	/^typedef unsigned32 fp_word;$/;"	t
fp_word	sim/common/sim-types.h	/^typedef unsigned64 fp_word;$/;"	t
fpc	sim/mcore/interp.c	104;"	d	file:
fpcmpshl	opcodes/sparc-opc.c	2272;"	d	file:
fpcmpshl	opcodes/sparc-opc.c	2298;"	d	file:
fpcr	gdb/mn10300-linux-tdep.c	/^  gdb_byte    fpcr[4];$/;"	m	struct:__anon1706	file:
fpcr_names	opcodes/m68k-dis.c	/^const char * const fpcr_names[] =$/;"	v
fpecode	sim/arm/armfpe.h	/^unsigned long fpecode[] =$/;"	v
fpesize	sim/arm/armfpe.h	/^unsigned long fpesize = 0x00005300;$/;"	v
fpexec	sim/erc32/exec.c	/^fpexec(op3, rd, rs1, rs2, sregs)$/;"	f	file:
fpq	sim/erc32/sis.h	/^    uint32          fpq[FPUQN * 2];$/;"	m	struct:pstate
fpqn	sim/erc32/sis.h	/^    uint32          fpqn;$/;"	m	struct:pstate
fpr	gdb/s390-tdep.c	/^  pv_t fpr[S390_NUM_FPRS];$/;"	m	struct:s390_prologue_data	file:
fpr	opcodes/ft32-dis.c	/^static fprintf_ftype fpr;$/;"	v	file:
fpr	opcodes/moxie-dis.c	/^static fprintf_ftype fpr;$/;"	v	file:
fpr	sim/ppc/registers.h	/^  fpreg fpr[32];$/;"	m	struct:_registers
fpr_names	opcodes/mips-dis.c	/^  const char * const *fpr_names;$/;"	m	struct:mips_abi_choice	file:
fpr_offset	gdb/rs6000-tdep.c	/^    int fpr_offset;		\/* offset of saved fprs from prev sp *\/$/;"	m	struct:rs6000_framedata	file:
fpr_size	gdb/s390-tdep.c	/^  int fpr_size;$/;"	m	struct:s390_prologue_data	file:
fpr_slot	gdb/s390-tdep.c	/^  int fpr_slot[S390_NUM_FPRS];$/;"	m	struct:s390_prologue_data	file:
fpr_state	sim/mips/sim-main.h	/^  FP_formats fpr_state[32];$/;"	m	struct:_sim_cpu
fpreg	sim/ppc/registers.h	/^typedef unsigned64 fpreg;$/;"	t
fpregs	gdb/mn10300-linux-tdep.c	/^  mn10300_elf_fpreg_t fpregs[MN10300_ELF_NFPREG];$/;"	m	struct:__anon1706	file:
fpregs	sim/mn10300/mn10300_sim.h	/^  } fpregs;$/;"	m	struct:_state	typeref:union:_state::__anon799
fpregs_present	gdb/m68k-tdep.h	/^  int fpregs_present;$/;"	m	struct:gdbarch_tdep
fpregs_ranges	gdb/gdbserver/linux-sparc-low.c	/^static const struct regs_range_t fpregs_ranges[] = {$/;"	v	typeref:struct:regs_range_t	file:
fpregs_table	gdb/sh-linux-tdep.c	/^static const struct sh_corefile_regmap fpregs_table[] =$/;"	v	typeref:struct:sh_corefile_regmap	file:
fpregs_valid	gdb/procfs.c	/^  int fpregs_valid : 1;$/;"	m	struct:procinfo	file:
fpregset	gdb/i386-tdep.h	/^  const struct regset *fpregset;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::regset
fpregset	gdb/sparc-tdep.h	/^  const struct regset *fpregset;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::regset
fpregset_t	gdb/alpha-bsd-nat.c	/^typedef struct fpreg fpregset_t; $/;"	t	typeref:struct:fpreg	file:
fpregset_t	gdb/sparc-nat.c	/^typedef struct fp_status fpregset_t;$/;"	t	typeref:struct:fp_status	file:
fpregset_t	gdb/sparc-nat.c	/^typedef struct fpreg fpregset_t;$/;"	t	typeref:struct:fpreg	file:
fprint_auxv_entry	gdb/auxv.c	/^fprint_auxv_entry (struct ui_file *file, const char *name,$/;"	f
fprint_dummy_frames	gdb/dummy-frame.c	/^fprint_dummy_frames (struct ui_file *file)$/;"	f	file:
fprint_field	gdb/frame.c	/^fprint_field (struct ui_file *file, const char *name, int p, CORE_ADDR addr)$/;"	f	file:
fprint_frame	gdb/frame.c	/^fprint_frame (struct ui_file *file, struct frame_info *fi)$/;"	f	file:
fprint_frame_id	gdb/frame.c	/^fprint_frame_id (struct ui_file *file, struct frame_id id)$/;"	f
fprint_frame_type	gdb/frame.c	/^fprint_frame_type (struct ui_file *file, enum frame_type type)$/;"	f	file:
fprint_target_auxv	gdb/auxv.c	/^fprint_target_auxv (struct ui_file *file, struct target_ops *ops)$/;"	f
fprintf_disasm	gdb/disasm.c	/^fprintf_disasm (void *stream, const char *format, ...)$/;"	f
fprintf_filtered	gdb/utils.c	/^fprintf_filtered (struct ui_file *stream, const char *format, ...)$/;"	f
fprintf_func	include/dis-asm.h	/^  fprintf_ftype fprintf_func;$/;"	m	struct:disassemble_info
fprintf_symbol_filtered	gdb/utils.c	/^fprintf_symbol_filtered (struct ui_file *stream, const char *name,$/;"	f
fprintf_unfiltered	gdb/utils.c	/^fprintf_unfiltered (struct ui_file *stream, const char *format, ...)$/;"	f
fprintf_vma	bfd/bfd-in.h	168;"	d
fprintf_vma	bfd/bfd-in.h	189;"	d
fprintf_vma	bfd/bfd-in2.h	175;"	d
fprintf_vma	bfd/bfd-in2.h	196;"	d
fprintfi_filtered	gdb/utils.c	/^fprintfi_filtered (int spaces, struct ui_file *stream, const char *format,$/;"	f
fprmask	bfd/libecoff.h	/^  unsigned long fprmask;$/;"	m	struct:ecoff_tdata
fprmask	include/coff/alpha.h	/^  unsigned char fprmask[4];	\/* bitmask of floating point registers used *\/$/;"	m	struct:external_aouthdr
fprmask	include/coff/internal.h	/^  unsigned long fprmask;	\/* Floating pointer registers used.  *\/$/;"	m	struct:internal_aouthdr
fps64x	opcodes/sparc-opc.c	2300;"	d	file:
fps64x	opcodes/sparc-opc.c	2307;"	d	file:
fpscr	sim/ppc/registers.h	/^  fpscreg fpscr;$/;"	m	struct:_registers
fpscr	sim/sh/sim-main.h	/^	    int fpscr; \/* dsr for sh-dsp *\/$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
fpscr_c	sim/ppc/registers.h	/^  fpscr_c = BIT32(15),$/;"	e	enum:__anon922
fpscr_fe	sim/ppc/registers.h	/^  fpscr_fe = BIT32(18),$/;"	e	enum:__anon922
fpscr_fex	sim/ppc/registers.h	/^  fpscr_fex = BIT32(1),$/;"	e	enum:__anon922
fpscr_fex_bit	sim/ppc/registers.h	/^  fpscr_fex_bit = 1,$/;"	e	enum:__anon922
fpscr_fg	sim/ppc/registers.h	/^  fpscr_fg = BIT32(17),$/;"	e	enum:__anon922
fpscr_fi	sim/ppc/registers.h	/^  fpscr_fi = BIT32(14),$/;"	e	enum:__anon922
fpscr_fl	sim/ppc/registers.h	/^  fpscr_fl = BIT32(16),$/;"	e	enum:__anon922
fpscr_fpcc	sim/ppc/registers.h	/^  fpscr_fpcc = MASK32(16, 19),$/;"	e	enum:__anon922
fpscr_fpcc_bit	sim/ppc/registers.h	/^  fpscr_fpcc_bit = 16, \/* well sort of *\/$/;"	e	enum:__anon922
fpscr_fprf	sim/ppc/registers.h	/^  fpscr_fprf = MASK32(15, 19),$/;"	e	enum:__anon922
fpscr_fr	sim/ppc/registers.h	/^  fpscr_fr = BIT32(13),$/;"	e	enum:__anon922
fpscr_fu	sim/ppc/registers.h	/^  fpscr_fu = BIT32(19),$/;"	e	enum:__anon922
fpscr_fx	sim/ppc/registers.h	/^  fpscr_fx = BIT32(0),$/;"	e	enum:__anon922
fpscr_fx_bit	sim/ppc/registers.h	/^  fpscr_fx_bit = 0,$/;"	e	enum:__anon922
fpscr_ni	sim/ppc/registers.h	/^  fpscr_ni = BIT32(29),$/;"	e	enum:__anon922
fpscr_oe	sim/ppc/registers.h	/^  fpscr_oe = BIT32(25),$/;"	e	enum:__anon922
fpscr_offset	gdb/ppc-tdep.h	/^  int fpscr_offset;$/;"	m	struct:ppc_reg_offsets
fpscr_ox	sim/ppc/registers.h	/^  fpscr_ox = BIT32(3),$/;"	e	enum:__anon922
fpscr_ox_bit	sim/ppc/registers.h	/^  fpscr_ox_bit = 3,$/;"	e	enum:__anon922
fpscr_reserved_20	sim/ppc/registers.h	/^  fpscr_reserved_20 = BIT32(20),$/;"	e	enum:__anon922
fpscr_rf_neg_denormalized_number	sim/ppc/registers.h	/^  fpscr_rf_neg_denormalized_number = fpscr_c | fpscr_fl,$/;"	e	enum:__anon922
fpscr_rf_neg_infinity	sim/ppc/registers.h	/^  fpscr_rf_neg_infinity = fpscr_fl | fpscr_fu,$/;"	e	enum:__anon922
fpscr_rf_neg_normal_number	sim/ppc/registers.h	/^  fpscr_rf_neg_normal_number = fpscr_fl,$/;"	e	enum:__anon922
fpscr_rf_neg_zero	sim/ppc/registers.h	/^  fpscr_rf_neg_zero = fpscr_c | fpscr_fe,$/;"	e	enum:__anon922
fpscr_rf_pos_denormalized_number	sim/ppc/registers.h	/^  fpscr_rf_pos_denormalized_number = fpscr_c | fpscr_fg,$/;"	e	enum:__anon922
fpscr_rf_pos_infinity	sim/ppc/registers.h	/^  fpscr_rf_pos_infinity = fpscr_fg | fpscr_fu,$/;"	e	enum:__anon922
fpscr_rf_pos_normal_number	sim/ppc/registers.h	/^  fpscr_rf_pos_normal_number = fpscr_fg,$/;"	e	enum:__anon922
fpscr_rf_pos_zero	sim/ppc/registers.h	/^  fpscr_rf_pos_zero = fpscr_fe,$/;"	e	enum:__anon922
fpscr_rf_quiet_nan	sim/ppc/registers.h	/^  fpscr_rf_quiet_nan = fpscr_c | fpscr_fu,$/;"	e	enum:__anon922
fpscr_rn	sim/ppc/registers.h	/^  fpscr_rn = MASK32(30, 31),$/;"	e	enum:__anon922
fpscr_rn_round_to_nearest	sim/ppc/registers.h	/^  fpscr_rn_round_to_nearest = 0,$/;"	e	enum:__anon922
fpscr_rn_round_towards_neg_infinity	sim/ppc/registers.h	/^  fpscr_rn_round_towards_neg_infinity = MASK32(30,31),$/;"	e	enum:__anon922
fpscr_rn_round_towards_pos_infinity	sim/ppc/registers.h	/^  fpscr_rn_round_towards_pos_infinity = MASK32(30,30),$/;"	e	enum:__anon922
fpscr_rn_round_towards_zero	sim/ppc/registers.h	/^  fpscr_rn_round_towards_zero = MASK32(31,31),$/;"	e	enum:__anon922
fpscr_size	gdb/ppc-tdep.h	/^  int fpscr_size;$/;"	m	struct:ppc_reg_offsets
fpscr_ue	sim/ppc/registers.h	/^  fpscr_ue = BIT32(26),$/;"	e	enum:__anon922
fpscr_ux	sim/ppc/registers.h	/^  fpscr_ux = BIT32(4),$/;"	e	enum:__anon922
fpscr_ve	sim/ppc/registers.h	/^  fpscr_ve = BIT32(24),$/;"	e	enum:__anon922
fpscr_vx	sim/ppc/registers.h	/^  fpscr_vx = BIT32(2),$/;"	e	enum:__anon922
fpscr_vx_bit	sim/ppc/registers.h	/^  fpscr_vx_bit = 2,$/;"	e	enum:__anon922
fpscr_vx_bits	sim/ppc/registers.h	/^  fpscr_vx_bits = (fpscr_vxsnan | fpscr_vxisi | fpscr_vxidi$/;"	e	enum:__anon922
fpscr_vxcvi	sim/ppc/registers.h	/^  fpscr_vxcvi = BIT32(23),$/;"	e	enum:__anon922
fpscr_vxidi	sim/ppc/registers.h	/^  fpscr_vxidi = BIT32(9), \/* INF \/ INF *\/$/;"	e	enum:__anon922
fpscr_vximz	sim/ppc/registers.h	/^  fpscr_vximz = BIT32(11), \/* INF * 0 *\/$/;"	e	enum:__anon922
fpscr_vxisi	sim/ppc/registers.h	/^  fpscr_vxisi = BIT32(8), \/* INF - INF *\/$/;"	e	enum:__anon922
fpscr_vxsnan	sim/ppc/registers.h	/^  fpscr_vxsnan = BIT32(7), \/* SNAN *\/$/;"	e	enum:__anon922
fpscr_vxsoft	sim/ppc/registers.h	/^  fpscr_vxsoft = BIT32(21),$/;"	e	enum:__anon922
fpscr_vxsqrt	sim/ppc/registers.h	/^  fpscr_vxsqrt = BIT32(22),$/;"	e	enum:__anon922
fpscr_vxvc	sim/ppc/registers.h	/^  fpscr_vxvc = BIT32(12),$/;"	e	enum:__anon922
fpscr_vxzdz	sim/ppc/registers.h	/^  fpscr_vxzdz = BIT32(10), \/* 0 \/ 0 *\/$/;"	e	enum:__anon922
fpscr_xe	sim/ppc/registers.h	/^  fpscr_xe = BIT32(28),$/;"	e	enum:__anon922
fpscr_xx	sim/ppc/registers.h	/^  fpscr_xx = BIT32(6),$/;"	e	enum:__anon922
fpscr_ze	sim/ppc/registers.h	/^  fpscr_ze = BIT32(27),$/;"	e	enum:__anon922
fpscr_zx	sim/ppc/registers.h	/^  fpscr_zx = BIT32(5),$/;"	e	enum:__anon922
fpscreg	sim/ppc/registers.h	/^typedef unsigned32 fpscreg;$/;"	t
fpstate	sim/erc32/sis.h	/^    int32           fpstate;$/;"	m	struct:pstate
fpsw	sim/rx/cpu.h	101;"	d
fpsw2str	sim/rx/reg.c	/^fpsw2str(int rpsw)$/;"	f	file:
fpt_names	sim/rx/fpu.c	/^static const char *fpt_names[] = {$/;"	v	file:
fptr	gdb/testsuite/gdb.base/ptype.c	/^int (*fptr) (int, float);$/;"	v
fptr	libiberty/random.c	/^static long int *fptr = &randtbl[SEP_3 + 1];$/;"	v	file:
fptr1	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef void (*fptr1) (my_other_type);$/;"	t	file:
fptr2	gdb/testsuite/gdb.base/ptype.c	/^int *(*fptr2) (int (*) (int, float), float);$/;"	v
fptr2	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef void (*fptr2) (fptr1, my_other_type_2);$/;"	t	file:
fptr3	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef void (*fptr3) (fptr2, my_other_type);$/;"	t	file:
fptr4	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef void (*fptr4) (anon_enum a, anon_struct const& b, anon_union const*** c);$/;"	t	file:
fptr_done	bfd/elf64-ia64-vms.c	/^  unsigned fptr_done : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
fptr_done	bfd/elfnn-ia64.c	/^  unsigned fptr_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
fptr_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma fptr_offset;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
fptr_offset	bfd/elfnn-ia64.c	/^  bfd_vma fptr_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
fptr_sec	bfd/elf64-ia64-vms.c	/^  asection *fptr_sec;		\/* Function descriptor table (or NULL).  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
fptr_sec	bfd/elfnn-ia64.c	/^  asection *fptr_sec;		\/* Function descriptor table (or NULL).  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
fpu	sim/common/cgen-cpu.h	/^  CGEN_FPU fpu;$/;"	m	struct:__anon627
fpu2i	sim/common/sim-fpu.c	/^fpu2i (signed64 *i,$/;"	f
fpu2u	sim/common/sim-fpu.c	/^fpu2u (unsigned64 *u, const sim_fpu *s, int is_64bit)$/;"	f
fpu_add	sim/mn10300/interp.c	/^fpu_add (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_check_signal_exception	sim/mn10300/interp.c	/^fpu_check_signal_exception (SIM_DESC sd, sim_cpu *cpu, sim_cia cia)$/;"	f
fpu_cmp	sim/mn10300/interp.c	/^fpu_cmp (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_disabled_exception	sim/mn10300/interp.c	/^fpu_disabled_exception (SIM_DESC sd, sim_cpu *cpu, sim_cia cia)$/;"	f
fpu_div	sim/mn10300/interp.c	/^fpu_div (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_fmadd	sim/mn10300/interp.c	/^fpu_fmadd (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_fmsub	sim/mn10300/interp.c	/^fpu_fmsub (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_fnmadd	sim/mn10300/interp.c	/^fpu_fnmadd (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_fnmsub	sim/mn10300/interp.c	/^fpu_fnmsub (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_format_name	sim/mips/cp1.c	/^fpu_format_name (FP_formats fmt)$/;"	f	file:
fpu_freg	gdb/nds32-tdep.h	/^  int fpu_freg;$/;"	m	struct:gdbarch_tdep
fpu_inv1	sim/mips/cp1.c	/^fpu_inv1(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_inv1_32	sim/mips/cp1.c	/^fpu_inv1_32(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_inv1_64	sim/mips/cp1.c	/^fpu_inv1_64(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_inv_sqrt1	sim/mips/cp1.c	/^fpu_inv_sqrt1(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_inv_sqrt1_32	sim/mips/cp1.c	/^fpu_inv_sqrt1_32(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_inv_sqrt1_64	sim/mips/cp1.c	/^fpu_inv_sqrt1_64(sim_fpu *f, const sim_fpu *l)$/;"	f	file:
fpu_memory_indexing_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fpu_memory_indexing_tests$/;"	l
fpu_misc_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fpu_misc_tests$/;"	l
fpu_mul	sim/mn10300/interp.c	/^fpu_mul (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_pres	sim/erc32/sis.h	/^    uint32          fpu_pres;	\/* FPU present (0 = No, 1 = Yes) *\/$/;"	m	struct:pstate
fpu_register_names	gdb/sparc-tdep.h	/^  const char **fpu_register_names;$/;"	m	struct:gdbarch_tdep
fpu_registers_num	gdb/sparc-tdep.h	/^  size_t fpu_registers_num;$/;"	m	struct:gdbarch_tdep
fpu_rounding_mode_name	sim/mips/cp1.c	/^fpu_rounding_mode_name (int rm)$/;"	f	file:
fpu_rsqrt	sim/mn10300/interp.c	/^fpu_rsqrt (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_short_memory_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fpu_short_memory_tests$/;"	l
fpu_sregs	sim/v850/sim-main.h	/^  reg_t fpu_sregs[28];          \/* fpu system registers *\/$/;"	m	struct:_v850_regs
fpu_status_ok	sim/mn10300/interp.c	/^fpu_status_ok (sim_fpu_status stat)$/;"	f	file:
fpu_sub	sim/mn10300/interp.c	/^fpu_sub (SIM_DESC sd, sim_cpu *cpu, sim_cia cia,$/;"	f
fpu_unimp_exception	sim/mn10300/interp.c	/^fpu_unimp_exception (SIM_DESC sd, sim_cpu *cpu, sim_cia cia)$/;"	f
fpucw_t	gdb/gnulib/import/fpucw.h	/^typedef unsigned int fpucw_t;$/;"	t
fpucw_t	gdb/gnulib/import/fpucw.h	/^typedef unsigned short fpucw_t; \/* glibc calls this fpu_control_t *\/$/;"	t
fpul	sim/sh/sim-main.h	/^	    int fpul; \/* A1 for sh-dsp -  but only for movs etc.  *\/$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
fput_const	opcodes/hppa-dis.c	/^fput_const (unsigned num, disassemble_info *info)$/;"	f	file:
fput_creg	opcodes/hppa-dis.c	/^fput_creg (unsigned reg, disassemble_info *info)$/;"	f	file:
fput_fp_reg	opcodes/hppa-dis.c	/^fput_fp_reg (unsigned reg, disassemble_info *info)$/;"	f	file:
fput_fp_reg_r	opcodes/hppa-dis.c	/^fput_fp_reg_r (unsigned reg, disassemble_info *info)$/;"	f	file:
fput_reg	opcodes/hppa-dis.c	/^fput_reg (unsigned reg, disassemble_info *info)$/;"	f	file:
fputc_filtered	gdb/utils.c	/^fputc_filtered (int c, struct ui_file *stream)$/;"	f
fputc_unfiltered	gdb/utils.c	/^fputc_unfiltered (int c, struct ui_file *stream)$/;"	f
fputs_filtered	gdb/utils.c	/^fputs_filtered (const char *linebuffer, struct ui_file *stream)$/;"	f
fputs_filtered	opcodes/hppa-dis.c	173;"	d	file:
fputs_maybe_filtered	gdb/utils.c	/^fputs_maybe_filtered (const char *linebuffer, struct ui_file *stream,$/;"	f	file:
fputs_unfiltered	gdb/ui-file.c	/^fputs_unfiltered (const char *buf, struct ui_file *file)$/;"	f
fputsn_filtered	gdb/guile/scm-ports.c	/^fputsn_filtered (const char *s, size_t size, struct ui_file *stream)$/;"	f	file:
fputstr_filtered	gdb/utils.c	/^fputstr_filtered (const char *str, int quoter, struct ui_file *stream)$/;"	f
fputstr_unfiltered	gdb/utils.c	/^fputstr_unfiltered (const char *str, int quoter, struct ui_file *stream)$/;"	f
fputstrn_filtered	gdb/utils.c	/^fputstrn_filtered (const char *str, int n, int quoter,$/;"	f
fputstrn_unfiltered	gdb/utils.c	/^fputstrn_unfiltered (const char *str, int n, int quoter,$/;"	f
fq_for_exception	sim/frv/interrupts.c	/^fq_for_exception ($/;"	f	file:
fr	gdb/frv-linux-tdep.c	/^  frv_elf_fpreg_t fr[64];$/;"	m	struct:__anon1649	file:
fr	gdb/s390-tdep.c	/^    int gr, fr, vr;$/;"	m	struct:s390_arg_state	file:
fr	sim/aarch64/sim-main.h	/^  FRegister    fr[32];$/;"	m	struct:_sim_cpu
fr	sim/frv/registers.h	/^  int fr;                    \/* FR registers implemented *\/$/;"	m	struct:__anon226
fr30_cgen_assemble_insn	opcodes/fr30-asm.c	/^fr30_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
fr30_cgen_build_insn_regex	opcodes/fr30-asm.c	/^fr30_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
fr30_cgen_cpu_close	opcodes/fr30-desc.c	/^fr30_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
fr30_cgen_cpu_open	opcodes/fr30-desc.c	/^fr30_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
fr30_cgen_cpu_open_1	opcodes/fr30-desc.c	/^fr30_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
fr30_cgen_extract_handlers	opcodes/fr30-ibld.c	/^cgen_extract_fn * const fr30_cgen_extract_handlers[] =$/;"	v
fr30_cgen_extract_operand	opcodes/fr30-ibld.c	/^fr30_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
fr30_cgen_get_int_operand	opcodes/fr30-ibld.c	/^fr30_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
fr30_cgen_get_vma_operand	opcodes/fr30-ibld.c	/^fr30_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
fr30_cgen_hardware_attr_table	opcodes/fr30-desc.c	/^const CGEN_ATTR_TABLE fr30_cgen_hardware_attr_table[] =$/;"	v
fr30_cgen_hw_table	opcodes/fr30-desc.c	/^const CGEN_HW_ENTRY fr30_cgen_hw_table[] =$/;"	v
fr30_cgen_ifield_attr_table	opcodes/fr30-desc.c	/^const CGEN_ATTR_TABLE fr30_cgen_ifield_attr_table[] =$/;"	v
fr30_cgen_ifld_table	opcodes/fr30-desc.c	/^const CGEN_IFLD fr30_cgen_ifld_table[] =$/;"	v
fr30_cgen_init_asm	opcodes/fr30-asm.c	/^fr30_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
fr30_cgen_init_dis	opcodes/fr30-dis.c	/^fr30_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
fr30_cgen_init_ibld_table	opcodes/fr30-ibld.c	/^fr30_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
fr30_cgen_init_opcode_table	opcodes/fr30-opc.c	/^fr30_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
fr30_cgen_insert_handlers	opcodes/fr30-ibld.c	/^cgen_insert_fn * const fr30_cgen_insert_handlers[] =$/;"	v
fr30_cgen_insert_operand	opcodes/fr30-ibld.c	/^fr30_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
fr30_cgen_insn_attr_table	opcodes/fr30-desc.c	/^const CGEN_ATTR_TABLE fr30_cgen_insn_attr_table[] =$/;"	v
fr30_cgen_insn_opcode_table	opcodes/fr30-opc.c	/^static const CGEN_OPCODE fr30_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
fr30_cgen_insn_table	opcodes/fr30-desc.c	/^static const CGEN_IBASE fr30_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
fr30_cgen_isa_table	opcodes/fr30-desc.c	/^static const CGEN_ISA fr30_cgen_isa_table[] = {$/;"	v	file:
fr30_cgen_mach_table	opcodes/fr30-desc.c	/^static const CGEN_MACH fr30_cgen_mach_table[] = {$/;"	v	file:
fr30_cgen_macro_insn_opcode_table	opcodes/fr30-opc.c	/^static const CGEN_OPCODE fr30_cgen_macro_insn_opcode_table[] =$/;"	v	file:
fr30_cgen_macro_insn_table	opcodes/fr30-opc.c	/^static const CGEN_IBASE fr30_cgen_macro_insn_table[] =$/;"	v	file:
fr30_cgen_operand_attr_table	opcodes/fr30-desc.c	/^const CGEN_ATTR_TABLE fr30_cgen_operand_attr_table[] =$/;"	v
fr30_cgen_operand_table	opcodes/fr30-desc.c	/^const CGEN_OPERAND fr30_cgen_operand_table[] =$/;"	v
fr30_cgen_opval_cr_names	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_cr_names =$/;"	v
fr30_cgen_opval_cr_names_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_cr_names_entries[] =$/;"	v	file:
fr30_cgen_opval_dr_names	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_dr_names =$/;"	v
fr30_cgen_opval_dr_names_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_dr_names_entries[] =$/;"	v	file:
fr30_cgen_opval_gr_names	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_gr_names =$/;"	v
fr30_cgen_opval_gr_names_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_gr_names_entries[] =$/;"	v	file:
fr30_cgen_opval_h_ps	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_h_ps =$/;"	v
fr30_cgen_opval_h_ps_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_h_ps_entries[] =$/;"	v	file:
fr30_cgen_opval_h_r13	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_h_r13 =$/;"	v
fr30_cgen_opval_h_r13_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_h_r13_entries[] =$/;"	v	file:
fr30_cgen_opval_h_r14	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_h_r14 =$/;"	v
fr30_cgen_opval_h_r14_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_h_r14_entries[] =$/;"	v	file:
fr30_cgen_opval_h_r15	opcodes/fr30-desc.c	/^CGEN_KEYWORD fr30_cgen_opval_h_r15 =$/;"	v
fr30_cgen_opval_h_r15_entries	opcodes/fr30-desc.c	/^static CGEN_KEYWORD_ENTRY fr30_cgen_opval_h_r15_entries[] =$/;"	v	file:
fr30_cgen_parse_handlers	opcodes/fr30-asm.c	/^cgen_parse_fn * const fr30_cgen_parse_handlers[] =$/;"	v
fr30_cgen_parse_operand	opcodes/fr30-asm.c	/^fr30_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
fr30_cgen_print_handlers	opcodes/fr30-dis.c	/^cgen_print_fn * const fr30_cgen_print_handlers[] =$/;"	v
fr30_cgen_print_operand	opcodes/fr30-dis.c	/^fr30_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
fr30_cgen_rebuild_tables	opcodes/fr30-desc.c	/^fr30_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
fr30_cgen_set_int_operand	opcodes/fr30-ibld.c	/^fr30_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
fr30_cgen_set_vma_operand	opcodes/fr30-ibld.c	/^fr30_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
fr30_elf_check_relocs	bfd/elf32-fr30.c	/^fr30_elf_check_relocs (bfd *abfd,$/;"	f	file:
fr30_elf_gc_mark_hook	bfd/elf32-fr30.c	/^fr30_elf_gc_mark_hook (asection *sec,$/;"	f	file:
fr30_elf_howto_table	bfd/elf32-fr30.c	/^static reloc_howto_type fr30_elf_howto_table [] =$/;"	v	file:
fr30_elf_i20_reloc	bfd/elf32-fr30.c	/^fr30_elf_i20_reloc (bfd *abfd,$/;"	f	file:
fr30_elf_i32_reloc	bfd/elf32-fr30.c	/^fr30_elf_i32_reloc (bfd *abfd,$/;"	f	file:
fr30_elf_relocate_section	bfd/elf32-fr30.c	/^fr30_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
fr30_final_link_relocate	bfd/elf32-fr30.c	/^fr30_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
fr30_info_to_howto_rela	bfd/elf32-fr30.c	/^fr30_info_to_howto_rela (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
fr30_reloc_map	bfd/elf32-fr30.c	/^static const struct fr30_reloc_map fr30_reloc_map [] =$/;"	v	typeref:struct:fr30_reloc_map	file:
fr30_reloc_map	bfd/elf32-fr30.c	/^struct fr30_reloc_map$/;"	s	file:
fr30_reloc_name_lookup	bfd/elf32-fr30.c	/^fr30_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
fr30_reloc_type_lookup	bfd/elf32-fr30.c	/^fr30_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
fr30_reloc_val	bfd/elf32-fr30.c	/^  unsigned int fr30_reloc_val;$/;"	m	struct:fr30_reloc_map	file:
fr400_allowed_vliw	opcodes/frv-opc.c	/^static VLIW_COMBO fr400_allowed_vliw[] =$/;"	v	file:
fr400_check_data_read_address	sim/frv/memory.c	/^fr400_check_data_read_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr400_check_insn_major_constraints	opcodes/frv-opc.c	/^fr400_check_insn_major_constraints (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE major)$/;"	f	file:
fr400_check_insn_read_address	sim/frv/memory.c	/^fr400_check_insn_read_address (SIM_CPU *current_cpu, PCADDR address,$/;"	f	file:
fr400_check_readwrite_address	sim/frv/memory.c	/^fr400_check_readwrite_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr400_check_write_address	sim/frv/memory.c	/^fr400_check_write_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr400_init_cpu	sim/frv/model.c	/^fr400_init_cpu (SIM_CPU *cpu)$/;"	f	file:
fr400_mach	sim/frv/model.c	/^const SIM_MACH fr400_mach =$/;"	v
fr400_major_attr	opcodes/frv-desc.h	/^typedef enum fr400_major_attr {$/;"	g
fr400_model_init	sim/frv/model.c	/^fr400_model_init (SIM_CPU *cpu)$/;"	f	file:
fr400_model_insn_after	sim/frv/profile-fr400.c	/^fr400_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
fr400_model_insn_before	sim/frv/profile-fr400.c	/^fr400_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
fr400_models	sim/frv/model.c	/^static const SIM_MODEL fr400_models[] =$/;"	v	file:
fr400_reset_acc_flags	sim/frv/profile-fr400.c	/^fr400_reset_acc_flags (SIM_CPU *cpu, INT acc)$/;"	f
fr400_reset_fr_flags	sim/frv/profile-fr400.c	/^fr400_reset_fr_flags (SIM_CPU *cpu, INT fr)$/;"	f
fr400_reset_gr_flags	sim/frv/profile-fr400.c	/^fr400_reset_gr_flags (SIM_CPU *cpu, INT fr)$/;"	f
fr400_spr	sim/frv/registers.c	/^static FRV_SPR_CONTROL_INFO fr400_spr[] =$/;"	v	file:
fr400_timing	sim/frv/model.c	/^static const INSN_TIMING fr400_timing[] = {$/;"	v	file:
fr400_unit_mapping	opcodes/frv-opc.c	/^static CGEN_ATTR_VALUE_ENUM_TYPE fr400_unit_mapping[] =$/;"	v	file:
fr450_check_insn_major_constraints	opcodes/frv-opc.c	/^fr450_check_insn_major_constraints (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE major)$/;"	f	file:
fr450_init_cpu	sim/frv/model.c	/^fr450_init_cpu (SIM_CPU *cpu)$/;"	f	file:
fr450_mach	sim/frv/model.c	/^const SIM_MACH fr450_mach =$/;"	v
fr450_major_attr	opcodes/frv-desc.h	/^typedef enum fr450_major_attr {$/;"	g
fr450_model_init	sim/frv/model.c	/^fr450_model_init (SIM_CPU *cpu)$/;"	f	file:
fr450_models	sim/frv/model.c	/^static const SIM_MODEL fr450_models[] =$/;"	v	file:
fr450_spr	sim/frv/registers.c	/^static FRV_SPR_CONTROL_INFO fr450_spr[] =$/;"	v	file:
fr450_timing	sim/frv/model.c	/^static const INSN_TIMING fr450_timing[] = {$/;"	v	file:
fr450_unit_mapping	opcodes/frv-opc.c	/^static CGEN_ATTR_VALUE_ENUM_TYPE fr450_unit_mapping[] =$/;"	v	file:
fr500_allowed_vliw	opcodes/frv-opc.c	/^static VLIW_COMBO fr500_allowed_vliw[] =$/;"	v	file:
fr500_check_data_read_address	sim/frv/memory.c	/^fr500_check_data_read_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr500_check_insn_major_constraints	opcodes/frv-opc.c	/^fr500_check_insn_major_constraints (FRV_VLIW *vliw, CGEN_ATTR_VALUE_ENUM_TYPE major)$/;"	f	file:
fr500_check_insn_read_address	sim/frv/memory.c	/^fr500_check_insn_read_address (SIM_CPU *current_cpu, PCADDR address,$/;"	f	file:
fr500_check_readwrite_address	sim/frv/memory.c	/^fr500_check_readwrite_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr500_check_write_address	sim/frv/memory.c	/^fr500_check_write_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr500_init_cpu	sim/frv/model.c	/^fr500_init_cpu (SIM_CPU *cpu)$/;"	f	file:
fr500_mach	sim/frv/model.c	/^const SIM_MACH fr500_mach =$/;"	v
fr500_major_attr	opcodes/frv-desc.h	/^typedef enum fr500_major_attr {$/;"	g
fr500_model_init	sim/frv/model.c	/^fr500_model_init (SIM_CPU *cpu)$/;"	f	file:
fr500_model_insn_after	sim/frv/profile-fr500.c	/^fr500_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
fr500_model_insn_before	sim/frv/profile-fr500.c	/^fr500_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
fr500_models	sim/frv/model.c	/^static const SIM_MODEL fr500_models[] =$/;"	v	file:
fr500_reset_cc_flags	sim/frv/profile-fr500.c	/^fr500_reset_cc_flags (SIM_CPU *cpu, INT cc)$/;"	f
fr500_reset_fr_flags	sim/frv/profile-fr500.c	/^fr500_reset_fr_flags (SIM_CPU *cpu, INT fr)$/;"	f
fr500_spr	sim/frv/registers.c	/^static FRV_SPR_CONTROL_INFO fr500_spr[] =$/;"	v	file:
fr500_timing	sim/frv/model.c	/^static const INSN_TIMING fr500_timing[] = {$/;"	v	file:
fr500_unit_mapping	opcodes/frv-opc.c	/^static CGEN_ATTR_VALUE_ENUM_TYPE fr500_unit_mapping[] =$/;"	v	file:
fr550_allowed_vliw	opcodes/frv-opc.c	/^static VLIW_COMBO fr550_allowed_vliw[] =$/;"	v	file:
fr550_check_data_read_address	sim/frv/memory.c	/^fr550_check_data_read_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr550_check_insn_major_constraints	opcodes/frv-opc.c	/^fr550_check_insn_major_constraints (FRV_VLIW *vliw,$/;"	f	file:
fr550_check_insn_read_address	sim/frv/memory.c	/^fr550_check_insn_read_address (SIM_CPU *current_cpu, PCADDR address,$/;"	f	file:
fr550_check_readwrite_address	sim/frv/memory.c	/^fr550_check_readwrite_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr550_check_write_address	sim/frv/memory.c	/^fr550_check_write_address (SIM_CPU *current_cpu, SI address, int align_mask)$/;"	f	file:
fr550_find_float_in_vliw	opcodes/frv-opc.c	/^fr550_find_float_in_vliw (FRV_VLIW *vliw)$/;"	f	file:
fr550_find_media_in_vliw	opcodes/frv-opc.c	/^fr550_find_media_in_vliw (FRV_VLIW *vliw)$/;"	f	file:
fr550_init_cpu	sim/frv/model.c	/^fr550_init_cpu (SIM_CPU *cpu)$/;"	f	file:
fr550_mach	sim/frv/model.c	/^const SIM_MACH fr550_mach =$/;"	v
fr550_major_attr	opcodes/frv-desc.h	/^typedef enum fr550_major_attr {$/;"	g
fr550_model_init	sim/frv/model.c	/^fr550_model_init (SIM_CPU *cpu)$/;"	f	file:
fr550_model_insn_after	sim/frv/profile-fr550.c	/^fr550_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
fr550_model_insn_before	sim/frv/profile-fr550.c	/^fr550_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
fr550_models	sim/frv/model.c	/^static const SIM_MODEL fr550_models[] =$/;"	v	file:
fr550_reset_acc_flags	sim/frv/profile-fr550.c	/^fr550_reset_acc_flags (SIM_CPU *cpu, INT acc)$/;"	f	file:
fr550_reset_ccr_flags	sim/frv/profile-fr550.c	/^fr550_reset_ccr_flags (SIM_CPU *cpu, INT ccr)$/;"	f	file:
fr550_reset_fr_flags	sim/frv/profile-fr550.c	/^fr550_reset_fr_flags (SIM_CPU *cpu, INT fr)$/;"	f	file:
fr550_spr	sim/frv/registers.c	/^static FRV_SPR_CONTROL_INFO fr550_spr[] =$/;"	v	file:
fr550_timing	sim/frv/model.c	/^static const INSN_TIMING fr550_timing[] = {$/;"	v	file:
fr550_unit_mapping	opcodes/frv-opc.c	/^static CGEN_ATTR_VALUE_ENUM_TYPE fr550_unit_mapping[] =$/;"	v	file:
fr_busy	sim/frv/profile.h	/^  int fr_busy[64];       \/* Cycles until FR is available.  *\/$/;"	m	struct:__anon247
fr_busy_adjust	sim/frv/profile.h	/^  int fr_busy_adjust[64];$/;"	m	struct:__anon247
fr_latency	sim/frv/profile.h	/^  int fr_latency[64];    \/* Cycles until target FR is available.  *\/$/;"	m	struct:__anon247
fr_names	opcodes/frv-desc.h	/^typedef enum fr_names {$/;"	g
fr_ofs	gdb/xtensa-tdep.c	/^  int fr_ofs;  \/* constant offset from reg, or immediate value.  *\/$/;"	m	struct:xtensa_c0reg	file:
fr_ptime	sim/frv/profile.h	/^  int fr_ptime[64];$/;"	m	struct:__anon247
fr_reg	gdb/xtensa-tdep.c	/^  int fr_reg;  \/* original register from which register content$/;"	m	struct:xtensa_c0reg	file:
fraction	sim/common/sim-fpu.h	/^  unsigned64 fraction;$/;"	m	struct:_sim_fpu
fraction	sim/ppc/dp-bit.c	/^      fractype fraction:FRACBITS __attribute__ ((packed));$/;"	m	struct:__anon939::__anon940	file:
fraction	sim/ppc/dp-bit.c	/^    } fraction;$/;"	m	struct:__anon937	typeref:union:__anon937::__anon938	file:
fraction0	libiberty/copysign.c	/^    unsigned int fraction0: 4;$/;"	m	struct:__anon1209::__anon1210	file:
fraction0	libiberty/copysign.c	/^    unsigned int fraction0: 7;$/;"	m	struct:__anon1213::__anon1214	file:
fraction0	libiberty/copysign.c	/^    unsigned int fraction0: 7;$/;"	m	struct:__anon1216::__anon1217	file:
fraction0	libiberty/copysign.c	/^    unsigned int fraction0:4;$/;"	m	struct:__anon1205::__anon1206	file:
fraction1	libiberty/copysign.c	/^    unsigned int fraction1: 16;$/;"	m	struct:__anon1213::__anon1214	file:
fraction1	libiberty/copysign.c	/^    unsigned int fraction1: 16;$/;"	m	struct:__anon1216::__anon1217	file:
fraction1	libiberty/copysign.c	/^    unsigned int fraction1:16;$/;"	m	struct:__anon1205::__anon1206	file:
fraction1	libiberty/copysign.c	/^    unsigned int fraction1:16;$/;"	m	struct:__anon1209::__anon1210	file:
fraction2	libiberty/copysign.c	/^    unsigned int fraction2:16;$/;"	m	struct:__anon1205::__anon1206	file:
fraction2	libiberty/copysign.c	/^    unsigned int fraction2:16;$/;"	m	struct:__anon1209::__anon1210	file:
fraction3	libiberty/copysign.c	/^    unsigned int fraction3:16;$/;"	m	struct:__anon1205::__anon1206	file:
fraction3	libiberty/copysign.c	/^    unsigned int fraction3:16;$/;"	m	struct:__anon1209::__anon1210	file:
fractype	sim/ppc/dp-bit.c	/^	typedef UDItype fractype;$/;"	t	file:
fractype	sim/ppc/dp-bit.c	/^	typedef USItype fractype;$/;"	t	file:
frag_name_length	bfd/pef.h	/^  unsigned long frag_name_length;$/;"	m	struct:bfd_pef_xlib_header
frag_name_offset	bfd/pef.h	/^  unsigned long frag_name_offset;$/;"	m	struct:bfd_pef_xlib_header
frame	gdb/dwarf2loc.c	/^  struct frame_info *frame;$/;"	m	struct:dwarf_expr_baton	typeref:struct:dwarf_expr_baton::frame_info	file:
frame	gdb/mi/mi-parse.h	/^    int frame;$/;"	m	struct:mi_parse
frame	gdb/record-btrace.c	/^  struct frame_info *frame;$/;"	m	struct:btrace_frame_cache	typeref:struct:btrace_frame_cache::frame_info	file:
frame	gdb/symfile.h	/^  struct dwarf2_section_names frame;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
frame	gdb/varobj.c	/^  struct frame_id frame = null_frame_id;$/;"	m	struct:varobj_root	typeref:struct:varobj_root::frame_id	file:
frame2	gdb/testsuite/gdb.dwarf2/dw2-ranges-base.c	/^frame2 (void)$/;"	f
frame3	gdb/testsuite/gdb.dwarf2/dw2-ranges-base.c	/^frame3 (void)$/;"	f
frameSize	gdb/stubs/m68k-stub.c	/^    short     frameSize;        \/* size of cpu frame in words       *\/$/;"	m	struct:FrameStruct	file:
frame_addr	include/coff/pe.h	/^  bfd_vma frame_addr;$/;"	m	struct:pex64_unwind_code
frame_addr_hash	gdb/frame.c	/^frame_addr_hash (const void *ap)$/;"	f	file:
frame_addr_hash_eq	gdb/frame.c	/^frame_addr_hash_eq (const void *a, const void *b)$/;"	f	file:
frame_align	gdb/gdbarch.c	/^  gdbarch_frame_align_ftype *frame_align;$/;"	m	struct:gdbarch	file:
frame_arg	gdb/frame.h	/^struct frame_arg$/;"	s
frame_args	gdb/python/lib/gdb/FrameDecorator.py	/^    def frame_args(self):$/;"	m	class:FrameDecorator
frame_args	gdb/testsuite/gdb.python/py-framefilter.py	/^    def frame_args (self):$/;"	m	class:Dummy
frame_args_skip	gdb/gdbarch.c	/^  CORE_ADDR frame_args_skip;$/;"	m	struct:gdbarch	file:
frame_base	gdb/frame-base.h	/^struct frame_base$/;"	s
frame_base	gdb/s390-linux-tdep.c	/^  CORE_ADDR frame_base;$/;"	m	struct:s390_sigtramp_unwind_cache	file:
frame_base	gdb/s390-tdep.c	/^  CORE_ADDR frame_base;$/;"	m	struct:s390_stub_unwind_cache	file:
frame_base	gdb/s390-tdep.c	/^  CORE_ADDR frame_base;$/;"	m	struct:s390_unwind_cache	file:
frame_base	gdb/spu-tdep.c	/^  CORE_ADDR frame_base;$/;"	m	struct:spu_unwind_cache	file:
frame_base_append_sniffer	gdb/frame-base.c	/^frame_base_append_sniffer (struct gdbarch *gdbarch,$/;"	f
frame_base_data	gdb/frame-base.c	/^static struct gdbarch_data *frame_base_data;$/;"	v	typeref:struct:gdbarch_data	file:
frame_base_find_by_frame	gdb/frame-base.c	/^frame_base_find_by_frame (struct frame_info *this_frame)$/;"	f
frame_base_init	gdb/frame-base.c	/^frame_base_init (struct obstack *obstack)$/;"	f	file:
frame_base_offset	gdb/arc-tdep.c	/^  LONGEST frame_base_offset;$/;"	m	struct:arc_frame_cache	file:
frame_base_reg	gdb/arc-tdep.c	/^  int frame_base_reg;$/;"	m	struct:arc_frame_cache	file:
frame_base_set_default	gdb/frame-base.c	/^frame_base_set_default (struct gdbarch *gdbarch,$/;"	f
frame_base_sniffer_ftype	gdb/frame-base.h	/^typedef const struct frame_base *(frame_base_sniffer_ftype) (struct frame_info *this_frame);$/;"	t	typeref:struct:frame_base_sniffer_ftype
frame_base_table	gdb/frame-base.c	/^struct frame_base_table$/;"	s	file:
frame_base_table_entry	gdb/frame-base.c	/^struct frame_base_table_entry$/;"	s	file:
frame_cache_obstack	gdb/frame.c	/^static struct obstack frame_cache_obstack;$/;"	v	typeref:struct:obstack	file:
frame_cleanup_after_sniffer	gdb/frame.c	/^frame_cleanup_after_sniffer (struct frame_info *frame)$/;"	f
frame_command	gdb/stack.c	/^frame_command (const char *level_exp, int from_tty)$/;"	f	file:
frame_data	gdb/tramp-frame.c	/^struct frame_data$/;"	s	file:
frame_dealloc_cache_ftype	gdb/frame-unwind.h	/^typedef void (frame_dealloc_cache_ftype) (struct frame_info *self,$/;"	t
frame_debug	gdb/frame.c	/^unsigned int frame_debug;$/;"	v
frame_debug_got_null_frame	gdb/frame.c	/^frame_debug_got_null_frame (struct frame_info *this_frame,$/;"	f	file:
frame_filter_flag	gdb/extension.h	/^enum frame_filter_flag$/;"	g
frame_filters	gdb/mi/mi-cmd-stack.c	/^static int frame_filters = 0;$/;"	v	file:
frame_filters	gdb/python/lib/gdb/__init__.py	/^frame_filters = {}$/;"	v
frame_filters	gdb/python/py-objfile.c	/^  PyObject *frame_filters;$/;"	m	struct:__anon2073	file:
frame_filters	gdb/python/py-progspace.c	/^  PyObject *frame_filters;$/;"	m	struct:__anon2078	file:
frame_find_by_id	gdb/frame.c	/^frame_find_by_id (struct frame_id id)$/;"	f
frame_functions	gdb/guile/scm-frame.c	/^static const scheme_function frame_functions[] =$/;"	v	file:
frame_hdr_is_compact	bfd/elf-bfd.h	/^  bfd_boolean frame_hdr_is_compact;$/;"	m	struct:eh_frame_hdr_info
frame_id	gdb/breakpoint.h	/^  struct frame_id frame_id = null_frame_id;$/;"	m	struct:breakpoint	typeref:struct:breakpoint::frame_id
frame_id	gdb/dwarf2loc.c	/^  struct frame_id frame_id;$/;"	m	struct:piece_closure	typeref:struct:piece_closure::frame_id	file:
frame_id	gdb/frame.h	/^struct frame_id$/;"	s
frame_id	gdb/guile/scm-frame.c	/^  struct frame_id frame_id;$/;"	m	struct:_frame_smob	typeref:struct:_frame_smob::frame_id	file:
frame_id	gdb/ppc-linux-tdep.c	/^  struct frame_id frame_id;$/;"	m	struct:ppu2spu_cache	typeref:struct:ppu2spu_cache::frame_id	file:
frame_id	gdb/python/py-frame.c	/^  struct frame_id frame_id;$/;"	m	struct:__anon2092	typeref:struct:__anon2092::frame_id	file:
frame_id	gdb/python/py-unwind.c	/^  struct frame_id frame_id;$/;"	m	struct:__anon2088	typeref:struct:__anon2088::frame_id	file:
frame_id	gdb/python/py-unwind.c	/^  struct frame_id frame_id;$/;"	m	struct:__anon2089	typeref:struct:__anon2089::frame_id	file:
frame_id	gdb/spu-tdep.c	/^  struct frame_id frame_id;$/;"	m	struct:spu2ppu_cache	typeref:struct:spu2ppu_cache::frame_id	file:
frame_id	gdb/stack.c	/^  struct frame_id frame_id;$/;"	m	struct:print_variable_and_value_data	typeref:struct:print_variable_and_value_data::frame_id	file:
frame_id_artificial_p	gdb/frame.c	/^frame_id_artificial_p (struct frame_id l)$/;"	f
frame_id_build	gdb/frame.c	/^frame_id_build (CORE_ADDR stack_addr, CORE_ADDR code_addr)$/;"	f
frame_id_build_special	gdb/frame.c	/^frame_id_build_special (CORE_ADDR stack_addr, CORE_ADDR code_addr,$/;"	f
frame_id_build_unavailable_stack	gdb/frame.c	/^frame_id_build_unavailable_stack (CORE_ADDR code_addr)$/;"	f
frame_id_build_unavailable_stack_special	gdb/frame.c	/^frame_id_build_unavailable_stack_special (CORE_ADDR code_addr,$/;"	f
frame_id_build_wild	gdb/frame.c	/^frame_id_build_wild (CORE_ADDR stack_addr)$/;"	f
frame_id_eq	gdb/frame.c	/^frame_id_eq (struct frame_id l, struct frame_id r)$/;"	f
frame_id_inner	gdb/frame.c	/^frame_id_inner (struct gdbarch *gdbarch, struct frame_id l, struct frame_id r)$/;"	f	file:
frame_id_is_next	gdb/guile/scm-frame.c	/^  int frame_id_is_next;$/;"	m	struct:_frame_smob	file:
frame_id_is_next	gdb/python/py-frame.c	/^  int frame_id_is_next;$/;"	m	struct:__anon2092	file:
frame_id_p	gdb/frame.c	/^frame_id_p (struct frame_id l)$/;"	f
frame_id_stack_status	gdb/frame.h	/^enum frame_id_stack_status$/;"	g
frame_info	gdb/frame.c	/^struct frame_info$/;"	s	file:
frame_info	gdb/python/py-unwind.c	/^  struct frame_info *frame_info;$/;"	m	struct:__anon2086	typeref:struct:__anon2086::frame_info	file:
frame_info_to_frame_object	gdb/python/py-frame.c	/^frame_info_to_frame_object (struct frame_info *frame)$/;"	f
frame_inlined_callees	gdb/inline-frame.c	/^frame_inlined_callees (struct frame_info *this_frame)$/;"	f
frame_integer_constants	gdb/guile/scm-frame.c	/^static const scheme_integer_constant frame_integer_constants[] =$/;"	v	file:
frame_is_tailcall	gdb/dwarf2-frame-tailcall.c	/^frame_is_tailcall (struct frame_info *fi)$/;"	f	file:
frame_keyword	gdb/guile/scm-symbol.c	/^static SCM frame_keyword;$/;"	v	file:
frame_kind	gdb/mn10300-tdep.h	/^enum frame_kind {$/;"	g
frame_locals	gdb/python/lib/gdb/FrameDecorator.py	/^    def frame_locals(self):$/;"	m	class:FrameDecorator
frame_locals	gdb/testsuite/gdb.python/py-framefilter.py	/^    def frame_locals (self):$/;"	m	class:Dummy
frame_num_args	gdb/gdbarch.c	/^  gdbarch_frame_num_args_ftype *frame_num_args;$/;"	m	struct:gdbarch	file:
frame_object	gdb/python/py-frame.c	/^} frame_object;$/;"	t	typeref:struct:__anon2092	file:
frame_object_methods	gdb/python/py-frame.c	/^static PyMethodDef frame_object_methods[] = {$/;"	v	file:
frame_object_to_frame_info	gdb/python/py-frame.c	/^frame_object_to_frame_info (PyObject *obj)$/;"	f
frame_object_type	gdb/python/py-frame.c	/^PyTypeObject frame_object_type = {$/;"	v
frame_observer_target_changed	gdb/frame.c	/^frame_observer_target_changed (struct target_ops *target)$/;"	f	file:
frame_obstack_zalloc	gdb/frame.c	/^frame_obstack_zalloc (unsigned long size)$/;"	f
frame_offset	gdb/sparc-tdep.h	/^  int frame_offset;$/;"	m	struct:sparc_frame_cache
frame_offset	gdb/tracepoint.c	/^  long frame_offset;$/;"	m	struct:add_local_symbols_data	file:
frame_ops	gdb/tracefile.h	/^  const struct trace_frame_write_ops *frame_ops;$/;"	m	struct:trace_file_write_ops	typeref:struct:trace_file_write_ops::trace_frame_write_ops
frame_pop	gdb/frame.c	/^frame_pop (struct frame_info *this_frame)$/;"	f
frame_prepare_for_sniffer	gdb/frame.c	/^frame_prepare_for_sniffer (struct frame_info *frame,$/;"	f
frame_prev_arch_ftype	gdb/frame-unwind.h	/^typedef struct gdbarch *(frame_prev_arch_ftype) (struct frame_info *this_frame,$/;"	t	typeref:struct:frame_prev_arch_ftype
frame_prev_register_ftype	gdb/frame-unwind.h	/^typedef struct value * (frame_prev_register_ftype)$/;"	t	typeref:struct:frame_prev_register_ftype
frame_ptr_offset	gdb/m32c-tdep.c	/^  LONGEST frame_ptr_offset;$/;"	m	struct:m32c_prologue	file:
frame_ptr_offset	gdb/mep-tdep.c	/^  int frame_ptr_offset;$/;"	m	struct:mep_prologue	file:
frame_ptr_offset	gdb/mn10300-tdep.c	/^  int frame_ptr_offset;$/;"	m	struct:mn10300_prologue	file:
frame_ptr_offset	gdb/msp430-tdep.c	/^  int frame_ptr_offset;$/;"	m	struct:msp430_prologue	file:
frame_ptr_offset	gdb/rl78-tdep.c	/^  int frame_ptr_offset;$/;"	m	struct:rl78_prologue	file:
frame_ptr_offset	gdb/rx-tdep.c	/^  int frame_ptr_offset;$/;"	m	struct:rx_prologue	file:
frame_red_zone_size	gdb/gdbarch.c	/^  int frame_red_zone_size;$/;"	m	struct:gdbarch	file:
frame_register	gdb/frame.c	/^frame_register (struct frame_info *frame, int regnum,$/;"	f
frame_register_unwind	gdb/frame.c	/^frame_register_unwind (struct frame_info *frame, int regnum,$/;"	f
frame_register_unwind_location	gdb/frame.c	/^frame_register_unwind_location (struct frame_info *this_frame, int regnum,$/;"	f	file:
frame_regno	gdb/tracepoint.c	/^  long frame_regno;$/;"	m	struct:add_local_symbols_data	file:
frame_relative_level	gdb/frame.c	/^frame_relative_level (struct frame_info *fi)$/;"	f
frame_save_as_regcache	gdb/frame.c	/^frame_save_as_regcache (struct frame_info *this_frame)$/;"	f
frame_show_address	gdb/stack.c	/^frame_show_address (struct frame_info *frame,$/;"	f	file:
frame_size	gdb/m32c-tdep.c	/^  LONGEST frame_size;$/;"	m	struct:m32c_prologue	file:
frame_size	gdb/mep-tdep.c	/^  int frame_size;$/;"	m	struct:mep_prologue	file:
frame_size	gdb/mn10300-tdep.c	/^  int frame_size;$/;"	m	struct:mn10300_prologue	file:
frame_size	gdb/msp430-tdep.c	/^  int frame_size;$/;"	m	struct:msp430_prologue	file:
frame_size	gdb/rl78-tdep.c	/^  int frame_size;$/;"	m	struct:rl78_prologue	file:
frame_size	gdb/rx-tdep.c	/^  int frame_size;$/;"	m	struct:rx_prologue	file:
frame_smob	gdb/guile/guile-internal.h	/^typedef struct _frame_smob frame_smob;$/;"	t	typeref:struct:_frame_smob
frame_smob_name	gdb/guile/scm-frame.c	/^static const char frame_smob_name[] = "gdb:frame";$/;"	v	file:
frame_smob_tag	gdb/guile/scm-frame.c	/^static scm_t_bits frame_smob_tag;$/;"	v	file:
frame_sniffer_ftype	gdb/frame-unwind.h	/^typedef int (frame_sniffer_ftype) (const struct frame_unwind *self,$/;"	t
frame_stash	gdb/frame.c	/^static htab_t frame_stash;$/;"	v	file:
frame_stash_add	gdb/frame.c	/^frame_stash_add (struct frame_info *frame)$/;"	f	file:
frame_stash_create	gdb/frame.c	/^frame_stash_create (void)$/;"	f	file:
frame_stash_find	gdb/frame.c	/^frame_stash_find (struct frame_id id)$/;"	f	file:
frame_stash_invalidate	gdb/frame.c	/^frame_stash_invalidate (void)$/;"	f	file:
frame_stop_reason_string	gdb/frame.c	/^frame_stop_reason_string (struct frame_info *fi)$/;"	f
frame_stop_reason_symbol_string	gdb/frame.c	/^frame_stop_reason_symbol_string (enum unwind_stop_reason reason)$/;"	f	file:
frame_this_args_ftype	gdb/frame-base.h	/^typedef CORE_ADDR (frame_this_args_ftype) (struct frame_info *this_frame,$/;"	t
frame_this_base_ftype	gdb/frame-base.h	/^typedef CORE_ADDR (frame_this_base_ftype) (struct frame_info *this_frame,$/;"	t
frame_this_id_ftype	gdb/frame-unwind.h	/^typedef void (frame_this_id_ftype) (struct frame_info *this_frame,$/;"	t
frame_this_locals_ftype	gdb/frame-base.h	/^typedef CORE_ADDR (frame_this_locals_ftype) (struct frame_info *this_frame,$/;"	t
frame_type	gdb/frame.h	/^enum frame_type$/;"	g
frame_type	gdb/rx-tdep.c	/^  enum rx_frame_type frame_type;$/;"	m	struct:rx_prologue	typeref:enum:rx_prologue::rx_frame_type	file:
frame_type	gdb/tramp-frame.h	/^  enum frame_type frame_type;$/;"	m	struct:tramp_frame	typeref:enum:tramp_frame::frame_type
frame_unwind	gdb/frame-unwind.h	/^struct frame_unwind$/;"	s
frame_unwind_append_unwinder	gdb/frame-unwind.c	/^frame_unwind_append_unwinder (struct gdbarch *gdbarch,$/;"	f
frame_unwind_arch	gdb/frame.c	/^frame_unwind_arch (struct frame_info *next_frame)$/;"	f
frame_unwind_cache	gdb/sentinel-frame.c	/^struct frame_unwind_cache$/;"	s	file:
frame_unwind_caller_arch	gdb/frame.c	/^frame_unwind_caller_arch (struct frame_info *next_frame)$/;"	f
frame_unwind_caller_id	gdb/frame.c	/^frame_unwind_caller_id (struct frame_info *next_frame)$/;"	f
frame_unwind_caller_pc	gdb/frame.c	/^frame_unwind_caller_pc (struct frame_info *this_frame)$/;"	f
frame_unwind_data	gdb/frame-unwind.c	/^static struct gdbarch_data *frame_unwind_data;$/;"	v	typeref:struct:gdbarch_data	file:
frame_unwind_find_by_frame	gdb/frame-unwind.c	/^frame_unwind_find_by_frame (struct frame_info *this_frame, void **this_cache)$/;"	f
frame_unwind_got_address	gdb/frame-unwind.c	/^frame_unwind_got_address (struct frame_info *frame, int regnum,$/;"	f
frame_unwind_got_bytes	gdb/frame-unwind.c	/^frame_unwind_got_bytes (struct frame_info *frame, int regnum, gdb_byte *buf)$/;"	f
frame_unwind_got_constant	gdb/frame-unwind.c	/^frame_unwind_got_constant (struct frame_info *frame, int regnum,$/;"	f
frame_unwind_got_memory	gdb/frame-unwind.c	/^frame_unwind_got_memory (struct frame_info *frame, int regnum, CORE_ADDR addr)$/;"	f
frame_unwind_got_optimized	gdb/frame-unwind.c	/^frame_unwind_got_optimized (struct frame_info *frame, int regnum)$/;"	f
frame_unwind_got_register	gdb/frame-unwind.c	/^frame_unwind_got_register (struct frame_info *frame,$/;"	f
frame_unwind_init	gdb/frame-unwind.c	/^frame_unwind_init (struct obstack *obstack)$/;"	f	file:
frame_unwind_pc	gdb/frame.c	/^frame_unwind_pc (struct frame_info *this_frame)$/;"	f	file:
frame_unwind_prepend_unwinder	gdb/frame-unwind.c	/^frame_unwind_prepend_unwinder (struct gdbarch *gdbarch,$/;"	f
frame_unwind_program_space	gdb/frame.c	/^frame_unwind_program_space (struct frame_info *this_frame)$/;"	f
frame_unwind_register	gdb/frame.c	/^frame_unwind_register (struct frame_info *frame, int regnum, gdb_byte *buf)$/;"	f
frame_unwind_register_signed	gdb/frame.c	/^frame_unwind_register_signed (struct frame_info *frame, int regnum)$/;"	f
frame_unwind_register_unsigned	gdb/frame.c	/^frame_unwind_register_unsigned (struct frame_info *frame, int regnum)$/;"	f
frame_unwind_register_value	gdb/frame.c	/^frame_unwind_register_value (struct frame_info *frame, int regnum)$/;"	f
frame_unwind_stop_reason_ftype	gdb/frame-unwind.h	/^typedef enum unwind_stop_reason (frame_unwind_stop_reason_ftype)$/;"	t	typeref:enum:frame_unwind_stop_reason_ftype
frame_unwind_table	gdb/frame-unwind.c	/^struct frame_unwind_table$/;"	s	file:
frame_unwind_table_entry	gdb/frame-unwind.c	/^struct frame_unwind_table_entry$/;"	s	file:
frame_unwind_try_unwinder	gdb/frame-unwind.c	/^frame_unwind_try_unwinder (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
frame_unwinder_is	gdb/frame.c	/^frame_unwinder_is (struct frame_info *fi, const struct frame_unwind *unwinder)$/;"	f
frame_unwinders	gdb/python/lib/gdb/__init__.py	/^frame_unwinders = []$/;"	v
frame_unwinders	gdb/python/py-objfile.c	/^  PyObject *frame_unwinders;$/;"	m	struct:__anon2073	file:
frame_unwinders	gdb/python/py-progspace.c	/^  PyObject *frame_unwinders;$/;"	m	struct:__anon2078	file:
frameless	gdb/ia64-tdep.c	/^  int   frameless;$/;"	m	struct:ia64_frame_cache	file:
frameless	gdb/m68hc11-tdep.c	/^  int frameless;$/;"	m	struct:m68hc11_unwind_cache	file:
frameless	gdb/rs6000-tdep.c	/^    char frameless;		\/* true if frameless functions.  *\/$/;"	m	struct:rs6000_framedata	file:
frameless_p	gdb/amd64-tdep.c	/^  int frameless_p;$/;"	m	struct:amd64_frame_cache	file:
frameless_p	gdb/microblaze-tdep.h	/^  int frameless_p;$/;"	m	struct:microblaze_frame_cache
frameless_p	gdb/sparc-tdep.h	/^  int frameless_p;$/;"	m	struct:sparc_frame_cache
frameless_pc_value	gdb/bfin-tdep.c	/^  int frameless_pc_value;$/;"	m	struct:bfin_frame_cache	file:
frameoffset	bfd/elfxx-mips.c	/^	long	frameoffset;	\/* Frame size.  *\/$/;"	m	struct:runtime_pdr	file:
frameoffset	include/coff/sym.h	/^	long	frameoffset;	\/* frame size *\/$/;"	m	struct:pdr
framereg	bfd/elfxx-mips.c	/^	short	framereg;	\/* Frame pointer register.  *\/$/;"	m	struct:runtime_pdr	file:
framereg	gdb/aarch64-tdep.c	/^  int framereg;$/;"	m	struct:aarch64_prologue_cache	file:
framereg	gdb/arm-tdep.c	/^  int framereg;$/;"	m	struct:arm_prologue_cache	file:
framereg	include/coff/sym.h	/^	short	framereg;	\/* frame pointer register *\/$/;"	m	struct:pdr
frames_invalid_emitted	gdb/annotate.c	/^static int frames_invalid_emitted;$/;"	v	file:
framesize	gdb/aarch64-tdep.c	/^  int framesize;$/;"	m	struct:aarch64_prologue_cache	file:
framesize	gdb/arm-tdep.c	/^  int framesize;$/;"	m	struct:arm_prologue_cache	file:
framesize	gdb/ft32-tdep.c	/^  LONGEST framesize;$/;"	m	struct:ft32_frame_cache	file:
framesize	gdb/iq2000-tdep.c	/^  LONGEST    framesize;$/;"	m	struct:iq2000_frame_cache	file:
framesize	gdb/microblaze-tdep.h	/^  int framesize;$/;"	m	struct:microblaze_frame_cache
framesize	gdb/moxie-tdep.c	/^  LONGEST framesize;$/;"	m	struct:moxie_frame_cache	file:
framesize	gdb/xstormy16-tdep.c	/^  LONGEST framesize;$/;"	m	struct:xstormy16_frame_cache	file:
frapy_arch	gdb/python/py-frame.c	/^frapy_arch (PyObject *self, PyObject *args)$/;"	f	file:
frapy_block	gdb/python/py-frame.c	/^frapy_block (PyObject *self, PyObject *args)$/;"	f	file:
frapy_find_sal	gdb/python/py-frame.c	/^frapy_find_sal (PyObject *self, PyObject *args)$/;"	f	file:
frapy_function	gdb/python/py-frame.c	/^frapy_function (PyObject *self, PyObject *args)$/;"	f	file:
frapy_is_valid	gdb/python/py-frame.c	/^frapy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
frapy_name	gdb/python/py-frame.c	/^frapy_name (PyObject *self, PyObject *args)$/;"	f	file:
frapy_newer	gdb/python/py-frame.c	/^frapy_newer (PyObject *self, PyObject *args)$/;"	f	file:
frapy_older	gdb/python/py-frame.c	/^frapy_older (PyObject *self, PyObject *args)$/;"	f	file:
frapy_pc	gdb/python/py-frame.c	/^frapy_pc (PyObject *self, PyObject *args)$/;"	f	file:
frapy_read_register	gdb/python/py-frame.c	/^frapy_read_register (PyObject *self, PyObject *args)$/;"	f	file:
frapy_read_var	gdb/python/py-frame.c	/^frapy_read_var (PyObject *self, PyObject *args)$/;"	f	file:
frapy_richcompare	gdb/python/py-frame.c	/^frapy_richcompare (PyObject *self, PyObject *other, int op)$/;"	f	file:
frapy_select	gdb/python/py-frame.c	/^frapy_select (PyObject *self, PyObject *args)$/;"	f	file:
frapy_str	gdb/python/py-frame.c	/^frapy_str (PyObject *self)$/;"	f	file:
frapy_type	gdb/python/py-frame.c	/^frapy_type (PyObject *self, PyObject *args)$/;"	f	file:
frapy_unwind_stop_reason	gdb/python/py-frame.c	/^frapy_unwind_stop_reason (PyObject *self, PyObject *args)$/;"	f	file:
frc_names	sim/sh64/sh-desc.h	/^typedef enum frc_names {$/;"	g
frd	sim/erc32/sis.h	/^    uint32          frd;$/;"	m	struct:pstate
fread_file_func	zlib/contrib/minizip/ioapi.c	/^static uLong ZCALLBACK fread_file_func (voidpf opaque, voidpf stream, void* buf, uLong size)$/;"	f	file:
free	gdb/dictionary.c	/^  void (*free) (struct dictionary *dict);$/;"	m	struct:dict_vector	file:
free	gdb/gdbserver/tracepoint.c	/^  uintptr_t free;$/;"	m	struct:ipa_trace_buffer_control	file:
free	gdb/gdbserver/tracepoint.c	/^  unsigned char *free;$/;"	m	struct:trace_buffer_control	file:
free	gdb/gnulib/import/alloca.c	35;"	d	file:
free	gdb/gnulib/import/alloca.c	36;"	d	file:
free	gdb/registry.h	/^  registry_data_callback free;$/;"	m	struct:registry_data
free	libdecnumber/decNumber.c	295;"	d	file:
free	libdecnumber/decNumber.c	8072;"	d	file:
free	libdecnumber/decNumber.c	8136;"	d	file:
free_address_space	gdb/progspace.c	/^free_address_space (struct address_space *aspace)$/;"	f	file:
free_all_breakpoints	gdb/gdbserver/mem-break.c	/^free_all_breakpoints (struct process_info *proc)$/;"	f
free_all_objfiles	gdb/objfiles.c	/^free_all_objfiles (void)$/;"	f
free_arg	gdb/common/cleanups.c	/^  void (*free_arg) (void *);$/;"	m	struct:cleanup	file:
free_arg	gdb/continuations.c	/^  continuation_free_arg_ftype *free_arg;$/;"	m	struct:continuation	file:
free_block	gdb/dcache.c	/^free_block (struct dcache_block *block, void *param)$/;"	f	file:
free_bp_location	gdb/breakpoint.c	/^free_bp_location (struct bp_location *loc)$/;"	f	file:
free_breakpoint_objfile_data	gdb/breakpoint.c	/^free_breakpoint_objfile_data (struct objfile *obj, void *data)$/;"	f	file:
free_buffer	libiberty/simple-object-common.h	/^  void *free_buffer;$/;"	m	struct:simple_object_write_section_buffer
free_buffer	sim/common/sim-core.h	/^  void *free_buffer;$/;"	m	struct:_sim_core_mapping
free_buffer	sim/ppc/corefile.c	/^  void *free_buffer;$/;"	m	struct:_core_mapping	file:
free_buildsym_compunit	gdb/buildsym.c	/^free_buildsym_compunit (void)$/;"	f	file:
free_cache_request	sim/frv/cache.c	/^free_cache_request (FRV_CACHE_REQUEST *req)$/;"	f	file:
free_cached_comp_units	gdb/dwarf2read.c	/^dwarf2_per_objfile::free_cached_comp_units ()$/;"	f	class:dwarf2_per_objfile
free_callback	gdb/stubs/ia64vms-stub.c	/^free_callback (pthreadDebugClient_t caller_context, pthreadDebugAddr_t address)$/;"	f	file:
free_closure	gdb/value.h	/^  void (*free_closure) (struct value *v);$/;"	m	struct:lval_funcs
free_command_lines	gdb/cli/cli-script.c	/^free_command_lines (struct command_line **lptr)$/;"	f
free_content	gdb/tui/tui-data.c	/^free_content (tui_win_content content, $/;"	f	file:
free_content_elements	gdb/tui/tui-data.c	/^free_content_elements (tui_win_content content, $/;"	f	file:
free_current_contents	gdb/utils.c	/^free_current_contents (void *ptr)$/;"	f
free_cwd	gdb/gnulib/import/save-cwd.c	/^free_cwd (struct saved_cwd *cwd)$/;"	f
free_datablock	zlib/contrib/minizip/zip.c	/^local void free_datablock(linkedlist_datablock_internal* ldi)$/;"	f
free_display	gdb/printcmd.c	/^free_display (struct display *d)$/;"	f	file:
free_dwo_file	gdb/dwarf2read.c	/^free_dwo_file (struct dwo_file *dwo_file)$/;"	f	file:
free_dwo_file_from_slot	gdb/dwarf2read.c	/^free_dwo_file_from_slot (void **slot, void *info)$/;"	f	file:
free_dwo_files	gdb/dwarf2read.c	/^free_dwo_files (htab_t dwo_files, struct objfile *objfile)$/;"	f	file:
free_ebb_constraint	bfd/elf32-xtensa.c	/^free_ebb_constraint (ebb_constraint *c)$/;"	f	file:
free_f	include/hashtab.h	/^  htab_free free_f;$/;"	m	struct:htab
free_fork	gdb/linux-fork.c	/^free_fork (struct fork_info *fp)$/;"	f	file:
free_func	gdb/testsuite/gdb.cp/local-static.c	/^free_func (void)$/;"	f
free_func	zlib/zconf.h	145;"	d
free_func	zlib/zlib.h	/^typedef void   (*free_func)  OF((voidpf opaque, voidpf address));$/;"	t
free_hashed_expandable	gdb/dictionary.c	/^free_hashed_expandable (struct dictionary *dict)$/;"	f	file:
free_header_files	gdb/dbxread.c	/^free_header_files (void)$/;"	f
free_hi16s	bfd/elf32-v850.c	/^static hi16s_location * free_hi16s;$/;"	v	file:
free_history_entry	readline/history.c	/^free_history_entry (hist)$/;"	f
free_index	zlib/examples/zran.c	/^local void free_index(struct access *index)$/;"	f
free_inline_func	gdb/testsuite/gdb.cp/local-static.c	/^free_inline_func (void)$/;"	f	file:
free_line_header_voidp	gdb/dwarf2read.c	/^free_line_header_voidp (void *arg)$/;"	f	file:
free_linear_expandable	gdb/dictionary.c	/^free_linear_expandable (struct dictionary *dict)$/;"	f	file:
free_linetab	gdb/coffread.c	/^free_linetab (void)$/;"	f	file:
free_linetab_cleanup	gdb/coffread.c	/^free_linetab_cleanup (void *ignore)$/;"	f	file:
free_linkedlist	zlib/contrib/minizip/zip.c	/^local void free_linkedlist(linkedlist_data* ll)$/;"	f
free_list	include/som/internal.h	/^  unsigned int free_list;$/;"	m	struct:som_lst_header
free_list	include/som/lst.h	/^  unsigned char free_list[4];$/;"	m	struct:som_external_lst_header
free_list	sim/common/sim-events.h	/^  sim_event *free_list;$/;"	m	struct:_sim_events
free_lzma	gdb/minidebug.c	/^free_lzma (void *opaque, void *ptr)$/;"	f	file:
free_macro_source_file	gdb/macrotab.c	/^free_macro_source_file (struct macro_source_file *src)$/;"	f	file:
free_macro_table	gdb/macrotab.c	/^free_macro_table (struct macro_table *table)$/;"	f
free_mem	gdb/gnulib/import/setenv.c	/^free_mem (void)$/;"	f	file:
free_nodes	gdb/addrmap.c	/^  splay_tree_node free_nodes;$/;"	m	struct:addrmap_mutable	file:
free_objfile_data	gdb/jit.c	/^free_objfile_data (struct objfile *objfile, void *data)$/;"	f	file:
free_objfile_per_bfd_storage	gdb/objfiles.c	/^free_objfile_per_bfd_storage (struct objfile_per_bfd_storage *storage)$/;"	f	file:
free_objfile_separate_debug	gdb/objfiles.c	/^free_objfile_separate_debug (struct objfile *objfile)$/;"	f
free_obstack	gdb/dictionary.c	/^free_obstack (struct dictionary *dict)$/;"	f	file:
free_one_bfd_section	gdb/gdb_bfd.c	/^free_one_bfd_section (bfd *abfd, asection *sectp, void *ignore)$/;"	f	file:
free_one_cached_comp_unit	gdb/dwarf2read.c	/^free_one_cached_comp_unit (struct dwarf2_per_cu_data *target_per_cu)$/;"	f	file:
free_one_thread	gdb/gdbserver/inferiors.c	/^free_one_thread (thread_info *thread)$/;"	f	file:
free_pending_blocks	gdb/buildsym.c	/^free_pending_blocks (void)$/;"	f
free_pendings	gdb/buildsym.c	/^static struct pending *free_pendings;$/;"	v	typeref:struct:pending	file:
free_pieced_value_closure	gdb/dwarf2loc.c	/^free_pieced_value_closure (struct value *v)$/;"	f	file:
free_pipe_state	gdb/ser-mingw.c	/^free_pipe_state (struct pipe_state *ps)$/;"	f	file:
free_probes_table	gdb/solib-svr4.c	/^free_probes_table (struct svr4_info *info)$/;"	f	file:
free_psymtabs	gdb/objfiles.h	/^  struct partial_symtab *free_psymtabs = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::partial_symtab
free_reg_value	gdb/testsuite/gdb.base/jitreader.c	/^free_reg_value (struct gdb_reg_value *value)$/;"	f	file:
free_register_cache	gdb/gdbserver/regcache.c	/^free_register_cache (struct regcache *regcache)$/;"	f
free_register_cache_thread	gdb/gdbserver/regcache.c	/^free_register_cache_thread (struct thread_info *thread)$/;"	f	file:
free_reloc_range_list	bfd/elf32-xtensa.c	/^static void free_reloc_range_list (reloc_range_list *list)$/;"	f	file:
free_search_tree	sim/common/sim-arange.c	/^free_search_tree (ADDR_RANGE_TREE *t)$/;"	f	file:
free_section_cache	bfd/elf32-xtensa.c	/^free_section_cache (section_cache_t *sec_cache)$/;"	f	file:
free_so	gdb/solib.c	/^free_so (struct so_list *so)$/;"	f
free_so	gdb/solist.h	/^    void (*free_so) (struct so_list *so);$/;"	m	struct:target_so_ops
free_solib_list	gdb/solib-svr4.c	/^free_solib_list (struct svr4_info *info)$/;"	f	file:
free_space	gdb/gdbserver/tracepoint.c	/^free_space (void)$/;"	f	file:
free_split_directories	libiberty/make-relative-prefix.c	/^free_split_directories (char **dirs)$/;"	f	file:
free_state	sim/aarch64/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/arm/wrapper.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/avr/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/bfin/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/cr16/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/cris/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/d10v/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/frv/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/ft32/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/h8300/compile.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/iq2000/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/lm32/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/m32r/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/m68hc11/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/mcore/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/microblaze/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/moxie/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/or1k/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/sh/interp.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_state	sim/sh64/sim-if.c	/^free_state (SIM_DESC sd)$/;"	f	file:
free_stringtab	gdb/coffread.c	/^free_stringtab (void)$/;"	f	file:
free_stringtab_cleanup	gdb/coffread.c	/^free_stringtab_cleanup (void *ignore)$/;"	f	file:
free_swap_list	sim/rx/gdb-if.c	/^free_swap_list (void)$/;"	f	file:
free_sym_cache	gdb/gdbserver/remote-utils.c	/^free_sym_cache (struct sym_cache *sym)$/;"	f	file:
free_symbol_cache	gdb/symtab.c	/^free_symbol_cache (struct symbol_cache *cache)$/;"	f	file:
free_symfile_segment_data	gdb/symfile.c	/^free_symfile_segment_data (struct symfile_segment_data *data)$/;"	f
free_target_description	gdb/target-descriptions.c	/^free_target_description (void *arg)$/;"	f	file:
free_to_mark	gdb/value.h	/^  void free_to_mark ()$/;"	f	class:scoped_value_mark
free_type_printers	gdb/extension-priv.h	/^  void (*free_type_printers) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops
free_undo_list	readline/compat.c	/^free_undo_list ()$/;"	f
free_uploaded_tps	gdb/tracepoint.c	/^free_uploaded_tps (struct uploaded_tp **utpp)$/;"	f
free_uploaded_tsvs	gdb/tracepoint.c	/^free_uploaded_tsvs (struct uploaded_tsv **utsvp)$/;"	f
free_vector_argv	gdb/common/common-utils.c	/^free_vector_argv (std::vector<char *> &v)$/;"	f
free_with_arg_f	include/hashtab.h	/^  htab_free_with_arg free_with_arg_f;$/;"	m	struct:htab
free_words	bfd/doc/chew.c	/^free_words (void)$/;"	f	file:
free_xlate_map	bfd/elf32-xtensa.c	/^free_xlate_map (xlate_map_t *map)$/;"	f	file:
freea	gdb/gnulib/import/malloca.c	/^freea (void *p)$/;"	f
freea	gdb/gnulib/import/malloca.h	69;"	d
freea	intl/dcigettext.c	327;"	d	file:
freea	intl/dcigettext.c	358;"	d	file:
freea	intl/loadmsgcat.c	470;"	d	file:
freea	intl/loadmsgcat.c	473;"	d	file:
freea	intl/localealias.c	107;"	d	file:
freea	intl/localealias.c	110;"	d	file:
freeargv	libiberty/argv.c	/^void freeargv (char **vector)$/;"	f
freeblk	include/vms/lbr.h	/^  unsigned char freeblk[4];$/;"	m	struct:vms_lhd
freefun	include/obstack.h	/^  } freefun;$/;"	m	struct:obstack	typeref:union:obstack::__anon1410
freeidx	include/vms/lbr.h	/^  unsigned char freeidx[4];$/;"	m	struct:vms_lhd
freelist	gdb/dcache.c	/^  struct dcache_block *freelist;$/;"	m	struct:dcache_struct	typeref:struct:dcache_struct::dcache_block	file:
freeoff	include/coff/xcoff.h	/^  char freeoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
freeoff	include/coff/xcoff.h	/^  char freeoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr
freeq	sim/erc32/sis.h	/^    struct evcell  *freeq;$/;"	m	struct:estate	typeref:struct:estate::evcell
freevbn	include/vms/lbr.h	/^  unsigned char freevbn[4];$/;"	m	struct:vms_lhd
freewords	readline/histexpand.c	/^freewords (words, start)$/;"	f	file:
fref	bfd/xsym.h	/^    bfd_sym_file_reference fref; \/* File name table.  *\/$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1072
fref	bfd/xsym.h	/^    bfd_sym_file_reference fref;$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1075
fref	bfd/xsym.h	/^    bfd_sym_file_reference fref;$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1078
fref	bfd/xsym.h	/^    bfd_sym_file_reference fref;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1065
fref_frte_index	bfd/xsym.h	/^  unsigned long fref_frte_index; \/* File reference table index.  *\/$/;"	m	struct:bfd_sym_file_reference
fref_offset	bfd/xsym.h	/^  unsigned long fref_offset;     \/* Absolute offset into source file.  *\/$/;"	m	struct:bfd_sym_file_reference
freg	gdb/ppc-sysv-tdep.c	/^    int freg;$/;"	m	struct:ppc64_sysv_argpos	file:
freg	opcodes/sparc-dis.c	652;"	d	file:
freg	opcodes/sparc-dis.c	696;"	d	file:
freg_names	opcodes/sparc-dis.c	86;"	d	file:
fregmask	bfd/elfxx-mips.c	/^	long	fregmask;	\/* Save floating point register mask.  *\/$/;"	m	struct:runtime_pdr	file:
fregmask	include/coff/sym.h	/^	long	fregmask;	\/* save floating point register mask *\/$/;"	m	struct:pdr
fregoffset	bfd/elfxx-mips.c	/^	long	fregoffset;	\/* Save floating point register offset.  *\/$/;"	m	struct:runtime_pdr	file:
fregoffset	include/coff/sym.h	/^	long	fregoffset;	\/* save floating point register offset *\/$/;"	m	struct:pdr
fregs	sim/sh/sim-main.h	/^    fregs[2];$/;"	m	struct:__anon488::__anon489	typeref:union:__anon488::__anon489::fregs_u
fregs_u	sim/sh/sim-main.h	/^    union fregs_u$/;"	u	struct:__anon488::__anon489
fregx	opcodes/sparc-dis.c	653;"	d	file:
fregx	opcodes/sparc-dis.c	697;"	d	file:
freidxblk	include/vms/lbr.h	/^  unsigned char freidxblk[4];$/;"	m	struct:vms_lhd
frem_tests	gdb/testsuite/gdb.disasm/hppa.s	/^frem_tests$/;"	l
freopen_unlocked	libiberty/fopen_unlocked.c	/^freopen_unlocked (const char *path, const char *mode, FILE *stream)$/;"	f
freq	sim/erc32/sis.h	/^    float32         freq;	\/* Simulated processor frequency *\/$/;"	m	struct:pstate
freq	zlib/deflate.h	/^        ush  freq;       \/* frequency count *\/$/;"	m	union:ct_data_s::__anon980
frexp	gdb/gnulib/import/math.in.h	980;"	d
frexp	gdb/gnulib/import/math.in.h	981;"	d
frexp	gdb/gnulib/import/math.in.h	990;"	d
frexpf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (frexpf);$/;"	v
frexpf	gdb/gnulib/import/math.in.h	949;"	d
frexpf	gdb/gnulib/import/math.in.h	950;"	d
frexpf	gdb/gnulib/import/math.in.h	956;"	d
frexpf	gdb/gnulib/import/math.in.h	963;"	d
frexpl	gdb/gnulib/import/frexpl.c	/^frexpl (long double x, int *expptr)$/;"	f
frexpl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (frexpl);$/;"	v
frexpl	gdb/gnulib/import/math.in.h	1005;"	d
frexpl	gdb/gnulib/import/math.in.h	1006;"	d
frexpl	gdb/gnulib/import/math.in.h	1024;"	d
friendlist	include/hp-symtab.h	/^  dnttpointer friendlist     ;     \/* Ptr to K_FRIEND list.  *\/$/;"	m	struct:dntt_type_class
friendlist	include/hp-symtab.h	/^  dnttpointer friendlist     ;     \/* ptr to K_FRIEND list          *\/$/;"	m	struct:dntt_type_template
frnd_tests	gdb/testsuite/gdb.disasm/hppa.s	/^frnd_tests$/;"	l
frob_address	gdb/minsyms.c	/^frob_address (struct objfile *objfile, CORE_ADDR *pc)$/;"	f	file:
frob_range	sim/common/sim-arange.c	/^frob_range (ADDR_RANGE *ar, address_word start, address_word end, int delete_p)$/;"	f	file:
from	bfd/elf32-arm.c	/^  bfd_vma from;$/;"	m	struct:a8_erratum_reloc	file:
from	bfd/elf32-xtensa.c	/^  r_reloc from;$/;"	m	struct:removed_literal_struct	file:
from	bfd/elfnn-aarch64.c	/^  bfd_reloc_code_real_type from;$/;"	m	struct:elf_aarch64_reloc_map	file:
from	gdb/nat/linux-btrace.c	/^  uint64_t from;$/;"	m	struct:perf_event_bts	file:
from	gdb/source.c	/^  char *from;$/;"	m	struct:substitute_path_rule	file:
from	gdb/varobj.h	/^  int from = -1;$/;"	m	struct:varobj
from_dwo	gdb/dwarf2loc.h	/^  unsigned char from_dwo;$/;"	m	struct:dwarf2_loclist_baton
from_host_double	gdb/target-float.c	/^host_float_ops<T>::from_host_double (gdb_byte *addr, const struct type *type,$/;"	f	class:T
from_host_double	gdb/target-float.c	/^mpfr_float_ops::from_host_double (gdb_byte *addr,$/;"	f	class:mpfr_float_ops
from_longest	gdb/target-float.c	/^decimal_float_ops::from_longest (gdb_byte *addr, const struct type *type,$/;"	f	class:decimal_float_ops
from_longest	gdb/target-float.c	/^host_float_ops<T>::from_longest (gdb_byte *addr, const struct type *type,$/;"	f	class:T
from_longest	gdb/target-float.c	/^mpfr_float_ops::from_longest (gdb_byte *addr,$/;"	f	class:mpfr_float_ops
from_offset	gdb/gdbserver/ax.c	/^  int from_offset, from_size;$/;"	m	struct:bytecode_address	file:
from_r	zlib/contrib/inflate86/inffast.S	/^#define from_r     %esi$/;"	d
from_size	gdb/gdbserver/ax.c	/^  int from_offset, from_size;$/;"	m	struct:bytecode_address	file:
from_string	gdb/target-float.c	/^decimal_float_ops::from_string (gdb_byte *addr, const struct type *type,$/;"	f	class:decimal_float_ops
from_string	gdb/target-float.c	/^host_float_ops<T>::from_string (gdb_byte *addr, const struct type *type,$/;"	f	class:T
from_string	gdb/target-float.c	/^mpfr_float_ops::from_string (gdb_byte *addr,$/;"	f	class:mpfr_float_ops
from_target	gdb/target-float.c	/^host_float_ops<T>::from_target (const struct floatformat *fmt,$/;"	f	class:T
from_target	gdb/target-float.c	/^host_float_ops<T>::from_target (const struct type *type,$/;"	f	class:T
from_target	gdb/target-float.c	/^mpfr_float_ops::from_target (const struct floatformat *fmt,$/;"	f	class:mpfr_float_ops
from_target	gdb/target-float.c	/^mpfr_float_ops::from_target (const struct type *type,$/;"	f	class:mpfr_float_ops
from_tty	gdb/infcmd.c	/^  int from_tty;$/;"	m	struct:attach_command_continuation_args	file:
from_tty	gdb/top.c	/^  int from_tty;$/;"	m	struct:qt_args	file:
from_tty	gdb/windows-nat.c	/^  int from_tty;$/;"	m	struct:safe_symbol_file_add_args	file:
from_tty_keyword	gdb/guile/guile.c	/^static SCM from_tty_keyword;$/;"	v	file:
from_ulongest	gdb/target-float.c	/^decimal_float_ops::from_ulongest (gdb_byte *addr, const struct type *type,$/;"	f	class:decimal_float_ops
from_ulongest	gdb/target-float.c	/^host_float_ops<T>::from_ulongest (gdb_byte *addr, const struct type *type,$/;"	f	class:T
from_ulongest	gdb/target-float.c	/^mpfr_float_ops::from_ulongest (gdb_byte *addr,$/;"	f	class:mpfr_float_ops
fromelem_size_log2	bfd/elf32-spu.c	/^  unsigned int fromelem_size_log2;$/;"	m	struct:spu_link_hash_table	file:
fromhex	gdb/common/rsp-low.c	/^fromhex (int a)$/;"	f
fromhex	gdb/gdbserver/gdbreplay.c	/^fromhex (int ch)$/;"	f	file:
frommem	sim/arm/wrapper.c	/^frommem (struct ARMul_State *state, unsigned char *memory)$/;"	f	file:
frozen	bfd/bfd-in.h	/^  unsigned int frozen:1;$/;"	m	struct:bfd_hash_table
frozen	bfd/bfd-in2.h	/^  unsigned int frozen:1;$/;"	m	struct:bfd_hash_table
frozen	gdb/varobj.h	/^  bool frozen = false;$/;"	m	struct:varobj
frs1	sim/erc32/sis.h	/^    uint32          frs1;$/;"	m	struct:pstate
frs2	sim/erc32/sis.h	/^    uint32          frs2;$/;"	m	struct:pstate
frscm_del_inferior_frames	gdb/guile/scm-frame.c	/^frscm_del_inferior_frames (struct inferior *inferior, void *datum)$/;"	f	file:
frscm_eq_frame_smob	gdb/guile/scm-frame.c	/^frscm_eq_frame_smob (const void *ap, const void *bp)$/;"	f	file:
frscm_frame_smob_to_frame	gdb/guile/scm-frame.c	/^frscm_frame_smob_to_frame (frame_smob *f_smob)$/;"	f
frscm_free_frame_smob	gdb/guile/scm-frame.c	/^frscm_free_frame_smob (SCM self)$/;"	f	file:
frscm_get_frame_arg_unsafe	gdb/guile/scm-frame.c	/^frscm_get_frame_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
frscm_get_frame_smob_arg_unsafe	gdb/guile/scm-frame.c	/^frscm_get_frame_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f
frscm_hash_frame_smob	gdb/guile/scm-frame.c	/^frscm_hash_frame_smob (const void *p)$/;"	f	file:
frscm_inferior_data_key	gdb/guile/scm-frame.c	/^static const struct inferior_data *frscm_inferior_data_key;$/;"	v	typeref:struct:inferior_data	file:
frscm_inferior_frame_map	gdb/guile/scm-frame.c	/^frscm_inferior_frame_map (struct inferior *inferior)$/;"	f	file:
frscm_is_frame	gdb/guile/scm-frame.c	/^frscm_is_frame (SCM scm)$/;"	f
frscm_make_frame_smob	gdb/guile/scm-frame.c	/^frscm_make_frame_smob (void)$/;"	f	file:
frscm_mark_frame_invalid	gdb/guile/scm-frame.c	/^frscm_mark_frame_invalid (void **slot, void *info)$/;"	f	file:
frscm_print_frame_smob	gdb/guile/scm-frame.c	/^frscm_print_frame_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
frscm_scm_from_frame	gdb/guile/scm-frame.c	/^frscm_scm_from_frame (struct frame_info *frame, struct inferior *inferior)$/;"	f	file:
frscm_scm_from_frame_unsafe	gdb/guile/scm-frame.c	/^frscm_scm_from_frame_unsafe (struct frame_info *frame,$/;"	f	file:
frsub	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
frte_index	bfd/xsym.h	/^    unsigned long frte_index;  \/* Index into the FRTE table.  *\/$/;"	m	struct:bfd_sym_file_references_index_table_entry::__anon1081
frv_abi	gdb/frv-tdep.c	/^  enum frv_abi frv_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::frv_abi	file:
frv_abi	gdb/frv-tdep.c	/^frv_abi (struct gdbarch *gdbarch)$/;"	f
frv_abi	gdb/frv-tdep.h	/^enum frv_abi$/;"	g
frv_adjust_breakpoint_address	gdb/frv-tdep.c	/^frv_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr)$/;"	f	file:
frv_analyze_prologue	gdb/frv-tdep.c	/^frv_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
frv_break	sim/frv/traps.c	/^frv_break (SIM_CPU *current_cpu)$/;"	f
frv_break_insn	gdb/frv-tdep.c	/^constexpr gdb_byte frv_break_insn[] = {0xc0, 0x70, 0x00, 0x01};$/;"	v
frv_break_interrupt	sim/frv/interrupts.c	/^frv_break_interrupt ($/;"	f
frv_breakpoint	gdb/frv-tdep.c	/^typedef BP_MANIPULATION (frv_break_insn) frv_breakpoint;$/;"	t	file:
frv_cache_data_flushed	sim/frv/cache.c	/^frv_cache_data_flushed (FRV_CACHE* cache, int pipe, SI address, unsigned reqno)$/;"	f
frv_cache_data_in_buffer	sim/frv/cache.c	/^frv_cache_data_in_buffer (FRV_CACHE* cache, int pipe, SI address,$/;"	f
frv_cache_enabled	sim/frv/cache.c	/^frv_cache_enabled (FRV_CACHE *cache)$/;"	f
frv_cache_init	sim/frv/cache.c	/^frv_cache_init (SIM_CPU *cpu, FRV_CACHE *cache)$/;"	f
frv_cache_invalidate	sim/frv/cache.c	/^frv_cache_invalidate (FRV_CACHE *cache, SI address, int flush)$/;"	f
frv_cache_invalidate_all	sim/frv/cache.c	/^frv_cache_invalidate_all (FRV_CACHE *cache, int flush)$/;"	f
frv_cache_preload	sim/frv/cache.c	/^frv_cache_preload (FRV_CACHE *cache, SI address, USI length, int lock)$/;"	f
frv_cache_read	sim/frv/cache.c	/^frv_cache_read (FRV_CACHE *cache, int pipe, SI address)$/;"	f
frv_cache_read_passive_SI	sim/frv/cache.c	/^frv_cache_read_passive_SI (FRV_CACHE *cache, SI address, SI *value)$/;"	f
frv_cache_reconfigure	sim/frv/cache.c	/^frv_cache_reconfigure (SIM_CPU *current_cpu, FRV_CACHE *cache)$/;"	f
frv_cache_request	sim/frv/cache.h	/^typedef struct frv_cache_request$/;"	s
frv_cache_request_free_chain	sim/frv/cache.c	/^static FRV_CACHE_REQUEST *frv_cache_request_free_chain = NULL;$/;"	v	file:
frv_cache_request_invalidate	sim/frv/cache.c	/^frv_cache_request_invalidate (FRV_CACHE *cache, unsigned reqno, SI address,$/;"	f
frv_cache_request_load	sim/frv/cache.c	/^frv_cache_request_load (FRV_CACHE *cache, unsigned reqno, SI address, int slot)$/;"	f
frv_cache_request_preload	sim/frv/cache.c	/^frv_cache_request_preload (FRV_CACHE *cache, SI address,$/;"	f
frv_cache_request_store	sim/frv/cache.c	/^frv_cache_request_store (FRV_CACHE *cache, SI address,$/;"	f
frv_cache_request_unlock	sim/frv/cache.c	/^frv_cache_request_unlock (FRV_CACHE *cache, SI address, int slot)$/;"	f
frv_cache_run	sim/frv/cache.c	/^frv_cache_run (FRV_CACHE *cache, int cycles)$/;"	f
frv_cache_term	sim/frv/cache.c	/^frv_cache_term (FRV_CACHE *cache)$/;"	f
frv_cache_unlock	sim/frv/cache.c	/^frv_cache_unlock (FRV_CACHE *cache, SI address)$/;"	f
frv_cache_write	sim/frv/cache.c	/^frv_cache_write (FRV_CACHE *cache, SI address, char *data, unsigned length)$/;"	f
frv_cgen_assemble_insn	opcodes/frv-asm.c	/^frv_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
frv_cgen_build_insn_regex	opcodes/frv-asm.c	/^frv_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
frv_cgen_cpu_close	opcodes/frv-desc.c	/^frv_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
frv_cgen_cpu_open	opcodes/frv-desc.c	/^frv_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
frv_cgen_cpu_open_1	opcodes/frv-desc.c	/^frv_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
frv_cgen_extract_handlers	opcodes/frv-ibld.c	/^cgen_extract_fn * const frv_cgen_extract_handlers[] =$/;"	v
frv_cgen_extract_operand	opcodes/frv-ibld.c	/^frv_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
frv_cgen_get_int_operand	opcodes/frv-ibld.c	/^frv_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
frv_cgen_get_vma_operand	opcodes/frv-ibld.c	/^frv_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
frv_cgen_hardware_attr_table	opcodes/frv-desc.c	/^const CGEN_ATTR_TABLE frv_cgen_hardware_attr_table[] =$/;"	v
frv_cgen_hw_table	opcodes/frv-desc.c	/^const CGEN_HW_ENTRY frv_cgen_hw_table[] =$/;"	v
frv_cgen_ifield_attr_table	opcodes/frv-desc.c	/^const CGEN_ATTR_TABLE frv_cgen_ifield_attr_table[] =$/;"	v
frv_cgen_ifld_table	opcodes/frv-desc.c	/^const CGEN_IFLD frv_cgen_ifld_table[] =$/;"	v
frv_cgen_init_asm	opcodes/frv-asm.c	/^frv_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
frv_cgen_init_dis	opcodes/frv-dis.c	/^frv_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
frv_cgen_init_ibld_table	opcodes/frv-ibld.c	/^frv_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
frv_cgen_init_opcode_table	opcodes/frv-opc.c	/^frv_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
frv_cgen_insert_handlers	opcodes/frv-ibld.c	/^cgen_insert_fn * const frv_cgen_insert_handlers[] =$/;"	v
frv_cgen_insert_operand	opcodes/frv-ibld.c	/^frv_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
frv_cgen_insn_attr_table	opcodes/frv-desc.c	/^const CGEN_ATTR_TABLE frv_cgen_insn_attr_table[] =$/;"	v
frv_cgen_insn_opcode_table	opcodes/frv-opc.c	/^static const CGEN_OPCODE frv_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
frv_cgen_insn_table	opcodes/frv-desc.c	/^static const CGEN_IBASE frv_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
frv_cgen_isa_table	opcodes/frv-desc.c	/^static const CGEN_ISA frv_cgen_isa_table[] = {$/;"	v	file:
frv_cgen_mach_table	opcodes/frv-desc.c	/^static const CGEN_MACH frv_cgen_mach_table[] = {$/;"	v	file:
frv_cgen_macro_insn_opcode_table	opcodes/frv-opc.c	/^static const CGEN_OPCODE frv_cgen_macro_insn_opcode_table[] =$/;"	v	file:
frv_cgen_macro_insn_table	opcodes/frv-opc.c	/^static const CGEN_IBASE frv_cgen_macro_insn_table[] =$/;"	v	file:
frv_cgen_operand_attr_table	opcodes/frv-desc.c	/^const CGEN_ATTR_TABLE frv_cgen_operand_attr_table[] =$/;"	v
frv_cgen_operand_table	opcodes/frv-desc.c	/^const CGEN_OPERAND frv_cgen_operand_table[] =$/;"	v
frv_cgen_opval_acc_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_acc_names =$/;"	v
frv_cgen_opval_acc_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_acc_names_entries[] =$/;"	v	file:
frv_cgen_opval_accg_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_accg_names =$/;"	v
frv_cgen_opval_accg_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_accg_names_entries[] =$/;"	v	file:
frv_cgen_opval_cccr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_cccr_names =$/;"	v
frv_cgen_opval_cccr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_cccr_names_entries[] =$/;"	v	file:
frv_cgen_opval_cpr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_cpr_names =$/;"	v
frv_cgen_opval_cpr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_cpr_names_entries[] =$/;"	v	file:
frv_cgen_opval_fccr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_fccr_names =$/;"	v
frv_cgen_opval_fccr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_fccr_names_entries[] =$/;"	v	file:
frv_cgen_opval_fr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_fr_names =$/;"	v
frv_cgen_opval_fr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_fr_names_entries[] =$/;"	v	file:
frv_cgen_opval_gr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_gr_names =$/;"	v
frv_cgen_opval_gr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_gr_names_entries[] =$/;"	v	file:
frv_cgen_opval_h_hint_not_taken	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_h_hint_not_taken =$/;"	v
frv_cgen_opval_h_hint_not_taken_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_h_hint_not_taken_entries[] =$/;"	v	file:
frv_cgen_opval_h_hint_taken	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_h_hint_taken =$/;"	v
frv_cgen_opval_h_hint_taken_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_h_hint_taken_entries[] =$/;"	v	file:
frv_cgen_opval_h_pack	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_h_pack =$/;"	v
frv_cgen_opval_h_pack_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_h_pack_entries[] =$/;"	v	file:
frv_cgen_opval_iacc0_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_iacc0_names =$/;"	v
frv_cgen_opval_iacc0_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_iacc0_names_entries[] =$/;"	v	file:
frv_cgen_opval_iccr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_iccr_names =$/;"	v
frv_cgen_opval_iccr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_iccr_names_entries[] =$/;"	v	file:
frv_cgen_opval_spr_names	opcodes/frv-desc.c	/^CGEN_KEYWORD frv_cgen_opval_spr_names =$/;"	v
frv_cgen_opval_spr_names_entries	opcodes/frv-desc.c	/^static CGEN_KEYWORD_ENTRY frv_cgen_opval_spr_names_entries[] =$/;"	v	file:
frv_cgen_parse_handlers	opcodes/frv-asm.c	/^cgen_parse_fn * const frv_cgen_parse_handlers[] =$/;"	v
frv_cgen_parse_operand	opcodes/frv-asm.c	/^frv_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
frv_cgen_print_handlers	opcodes/frv-dis.c	/^cgen_print_fn * const frv_cgen_print_handlers[] =$/;"	v
frv_cgen_print_operand	opcodes/frv-dis.c	/^frv_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
frv_cgen_rebuild_tables	opcodes/frv-desc.c	/^frv_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
frv_cgen_set_int_operand	opcodes/frv-ibld.c	/^frv_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
frv_cgen_set_vma_operand	opcodes/frv-ibld.c	/^frv_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
frv_check_fr_access	sim/frv/registers.c	/^frv_check_fr_access (SIM_CPU *current_cpu, SI target_index)$/;"	f
frv_check_gr_access	sim/frv/registers.c	/^frv_check_gr_access (SIM_CPU *current_cpu, SI target_index)$/;"	f
frv_check_register_access	sim/frv/registers.c	/^frv_check_register_access ($/;"	f
frv_check_spr_read_access	sim/frv/registers.c	/^frv_check_spr_read_access (SIM_CPU *current_cpu, UINT spr)$/;"	f
frv_check_spr_write_access	sim/frv/registers.c	/^frv_check_spr_write_access (SIM_CPU *current_cpu, UINT spr)$/;"	f
frv_clear_interrupt_classes	sim/frv/interrupts.c	/^frv_clear_interrupt_classes ($/;"	f
frv_clear_solib	gdb/solib-frv.c	/^frv_clear_solib (void)$/;"	f	file:
frv_convert_from_func_ptr_addr	gdb/frv-tdep.c	/^frv_convert_from_func_ptr_addr (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
frv_core_signal	sim/frv/traps.c	/^frv_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
frv_current_fm_slot	sim/frv/traps.c	/^CGEN_ATTR_VALUE_ENUM_TYPE frv_current_fm_slot;$/;"	v
frv_current_sos	gdb/solib-frv.c	/^frv_current_sos (void)$/;"	f	file:
frv_daec	sim/frv/frv-sim.h	/^enum frv_daec$/;"	g
frv_data_written	sim/frv/frv-sim.h	/^struct frv_data_written$/;"	s
frv_detect_insn_access_interrupts	sim/frv/interrupts.c	/^frv_detect_insn_access_interrupts (SIM_CPU *current_cpu, SCACHE *sc)$/;"	f
frv_dtt	sim/frv/frv-sim.h	/^enum frv_dtt$/;"	g
frv_dummy_id	gdb/frv-tdep.c	/^frv_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
frv_ec	sim/frv/frv-sim.h	/^enum frv_ec$/;"	g
frv_elf_arch_extension_p	bfd/elf32-frv.c	/^frv_elf_arch_extension_p (flagword base, flagword extension)$/;"	f	file:
frv_elf_fpreg_t	gdb/frv-linux-tdep.c	/^typedef unsigned char frv_elf_fpreg_t[4];$/;"	t	file:
frv_elf_fpregset_t	gdb/frv-linux-tdep.c	/^} frv_elf_fpregset_t;$/;"	t	typeref:struct:__anon1649	file:
frv_elf_greg_t	gdb/frv-linux-tdep.c	/^typedef unsigned char frv_elf_greg_t[4];$/;"	t	file:
frv_elf_gregset_t	gdb/frv-linux-tdep.c	/^typedef struct { frv_elf_greg_t reg[FRV_ELF_NGREG]; } frv_elf_gregset_t;$/;"	t	typeref:struct:__anon1648	file:
frv_elf_merge_private_bfd_data	bfd/elf32-frv.c	/^frv_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
frv_elf_print_private_bfd_data	bfd/elf32-frv.c	/^frv_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
frv_elf_set_private_flags	bfd/elf32-frv.c	/^frv_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
frv_external_interrupt	sim/frv/interrupts.c	/^frv_external_interrupt ($/;"	f
frv_extract_return_value	gdb/frv-tdep.c	/^frv_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
frv_fdpic_find_canonical_descriptor	gdb/solib-frv.c	/^frv_fdpic_find_canonical_descriptor (CORE_ADDR entry_point)$/;"	f
frv_fdpic_find_global_pointer	gdb/solib-frv.c	/^frv_fdpic_find_global_pointer (CORE_ADDR addr)$/;"	f
frv_fdpic_loadmap_addresses	gdb/frv-tdep.c	/^frv_fdpic_loadmap_addresses (struct gdbarch *gdbarch, CORE_ADDR *interp_addr,$/;"	f
frv_fetch_objfile_link_map	gdb/solib-frv.c	/^frv_fetch_objfile_link_map (struct objfile *objfile)$/;"	f
frv_final_link_relocate	bfd/elf32-frv.c	/^frv_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
frv_fp_exception_info	sim/frv/frv-sim.h	/^struct frv_fp_exception_info$/;"	s
frv_fr_registers_available	sim/frv/registers.c	/^frv_fr_registers_available ($/;"	f
frv_frame_align	gdb/frv-tdep.c	/^frv_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
frv_frame_base	gdb/frv-tdep.c	/^static const struct frame_base frv_frame_base = {$/;"	v	typeref:struct:frame_base	file:
frv_frame_base_address	gdb/frv-tdep.c	/^frv_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
frv_frame_prev_register	gdb/frv-tdep.c	/^frv_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
frv_frame_this_id	gdb/frv-tdep.c	/^frv_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
frv_frame_unwind	gdb/frv-tdep.c	/^static const struct frame_unwind frv_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
frv_frame_unwind_cache	gdb/frv-tdep.c	/^frv_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
frv_free_so	gdb/solib-frv.c	/^frv_free_so (struct so_list *so)$/;"	f	file:
frv_fsr_ftt	sim/frv/frv-sim.h	/^enum frv_fsr_ftt$/;"	g
frv_fsr_traps	sim/frv/frv-sim.h	/^enum frv_fsr_traps$/;"	g
frv_gdbarch_init	gdb/frv-tdep.c	/^frv_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
frv_gr_registers_available	sim/frv/registers.c	/^frv_gr_registers_available ($/;"	f
frv_hardware_reset	sim/frv/reset.c	/^frv_hardware_reset (SIM_CPU *cpu)$/;"	f
frv_iaec	sim/frv/frv-sim.h	/^enum frv_iaec$/;"	g
frv_in_dynsym_resolve_code	gdb/solib-frv.c	/^frv_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
frv_info_to_howto_rela	bfd/elf32-frv.c	/^frv_info_to_howto_rela (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
frv_init_cpu	sim/frv/model.c	/^frv_init_cpu (SIM_CPU *cpu)$/;"	f	file:
frv_initialize	sim/frv/reset.c	/^frv_initialize (SIM_CPU *current_cpu, SIM_DESC sd)$/;"	f
frv_initialize_spr	sim/frv/registers.c	/^frv_initialize_spr (SIM_CPU *current_cpu)$/;"	f
frv_insn_fetch_buffer	sim/frv/profile.c	/^FRV_INSN_FETCH_BUFFER frv_insn_fetch_buffer[]$/;"	v
frv_instr_size	gdb/frv-linux-tdep.c	/^static const int frv_instr_size = 4;$/;"	v	file:
frv_instr_size	gdb/frv-tdep.c	/^static const int frv_instr_size = 4;$/;"	v	file:
frv_interrupt	sim/frv/frv-sim.h	/^struct frv_interrupt$/;"	s
frv_interrupt_class	sim/frv/frv-sim.h	/^enum frv_interrupt_class$/;"	g
frv_interrupt_kind	sim/frv/frv-sim.h	/^enum frv_interrupt_kind$/;"	g
frv_interrupt_queue_element	sim/frv/frv-sim.h	/^struct frv_interrupt_queue_element$/;"	s
frv_interrupt_state	sim/frv/frv-sim.h	/^struct frv_interrupt_state$/;"	s
frv_interrupt_state	sim/frv/interrupts.c	/^struct frv_interrupt_state frv_interrupt_state;$/;"	v	typeref:struct:frv_interrupt_state
frv_interrupt_table	sim/frv/interrupts.c	/^struct frv_interrupt frv_interrupt_table[NUM_FRV_INTERRUPT_KINDS] =$/;"	v	typeref:struct:frv_interrupt
frv_interrupt_timer	sim/frv/frv-sim.h	/^struct frv_interrupt_timer$/;"	s
frv_is_branch_insn	opcodes/frv-opc.c	/^frv_is_branch_insn (const CGEN_INSN *insn)$/;"	f
frv_is_branch_major	opcodes/frv-opc.c	/^frv_is_branch_major (CGEN_ATTR_VALUE_ENUM_TYPE major, unsigned long mach)$/;"	f
frv_is_float_insn	opcodes/frv-opc.c	/^frv_is_float_insn (const CGEN_INSN *insn)$/;"	f
frv_is_float_major	opcodes/frv-opc.c	/^frv_is_float_major (CGEN_ATTR_VALUE_ENUM_TYPE major, unsigned long mach)$/;"	f
frv_is_media_insn	opcodes/frv-opc.c	/^frv_is_media_insn (const CGEN_INSN *insn)$/;"	f
frv_is_media_major	opcodes/frv-opc.c	/^frv_is_media_major (CGEN_ATTR_VALUE_ENUM_TYPE major, unsigned long mach)$/;"	f
frv_itrap	sim/frv/traps.c	/^frv_itrap (SIM_CPU *current_cpu, PCADDR pc, USI base, SI offset)$/;"	f
frv_linux_elf_osabi_sniffer	gdb/frv-linux-tdep.c	/^frv_linux_elf_osabi_sniffer (bfd *abfd)$/;"	f	file:
frv_linux_fpregmap	gdb/frv-linux-tdep.c	/^static const struct regcache_map_entry frv_linux_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
frv_linux_fpregset	gdb/frv-linux-tdep.c	/^static const struct regset frv_linux_fpregset =$/;"	v	typeref:struct:regset	file:
frv_linux_gregmap	gdb/frv-linux-tdep.c	/^static const struct regcache_map_entry frv_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
frv_linux_gregset	gdb/frv-linux-tdep.c	/^static const struct regset frv_linux_gregset =$/;"	v	typeref:struct:regset	file:
frv_linux_init_abi	gdb/frv-linux-tdep.c	/^frv_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
frv_linux_iterate_over_regset_sections	gdb/frv-linux-tdep.c	/^frv_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
frv_linux_pc_in_sigtramp	gdb/frv-linux-tdep.c	/^frv_linux_pc_in_sigtramp (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
frv_linux_sigcontext_reg_addr	gdb/frv-linux-tdep.c	/^frv_linux_sigcontext_reg_addr (struct frame_info *this_frame, int regno,$/;"	f	file:
frv_linux_sigtramp_frame_cache	gdb/frv-linux-tdep.c	/^frv_linux_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
frv_linux_sigtramp_frame_prev_register	gdb/frv-linux-tdep.c	/^frv_linux_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
frv_linux_sigtramp_frame_sniffer	gdb/frv-linux-tdep.c	/^frv_linux_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
frv_linux_sigtramp_frame_this_id	gdb/frv-linux-tdep.c	/^frv_linux_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
frv_linux_sigtramp_frame_unwind	gdb/frv-linux-tdep.c	/^static const struct frame_unwind frv_linux_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
frv_linux_supply_gregset	gdb/frv-linux-tdep.c	/^frv_linux_supply_gregset (const struct regset *regset,$/;"	f	file:
frv_mach	sim/frv/model.c	/^const SIM_MACH frv_mach =$/;"	v
frv_miv	sim/frv/frv-sim.h	/^enum frv_miv$/;"	g
frv_model_advance_cycles	sim/frv/profile.c	/^frv_model_advance_cycles (SIM_CPU *cpu, int cycles)$/;"	f
frv_model_init	sim/frv/model.c	/^frv_model_init (SIM_CPU *cpu)$/;"	f	file:
frv_model_trace_wait_cycles	sim/frv/profile.c	/^frv_model_trace_wait_cycles (SIM_CPU *cpu, int cycles, const char *hazard_name)$/;"	f
frv_models	sim/frv/model.c	/^static const SIM_MODEL frv_models[] =$/;"	v	file:
frv_msr_mtt	sim/frv/frv-sim.h	/^enum frv_msr_mtt$/;"	g
frv_mtrap	sim/frv/traps.c	/^frv_mtrap (SIM_CPU *current_cpu)$/;"	f
frv_non_operating_interrupt	sim/frv/interrupts.c	/^frv_non_operating_interrupt ($/;"	f
frv_num_pseudo_regs	gdb/frv-tdep.h	/^  frv_num_pseudo_regs = last_pseudo_regnum - first_pseudo_regnum + 1,$/;"	e	enum:__anon1757
frv_num_regs	gdb/frv-tdep.h	/^  frv_num_regs = last_spr_regnum + 1,$/;"	e	enum:__anon1757
frv_option_handler	sim/frv/options.c	/^frv_option_handler (SIM_DESC sd, sim_cpu *current_cpu, int opt,$/;"	f	file:
frv_options	sim/frv/options.c	/^const OPTION frv_options[] =$/;"	v
frv_power_on_reset	sim/frv/reset.c	/^frv_power_on_reset (SIM_CPU *cpu)$/;"	f
frv_process_interrupts	sim/frv/interrupts.c	/^frv_process_interrupts (SIM_CPU *current_cpu)$/;"	f
frv_profile_info	sim/frv/profile.c	/^frv_profile_info (SIM_CPU *cpu, int verbose)$/;"	f
frv_profile_info	sim/frv/profile.h	/^PROFILE_INFO_CPU_CALLBACK_FN frv_profile_info;$/;"	v
frv_program_interrupt	sim/frv/interrupts.c	/^frv_program_interrupt ($/;"	f
frv_program_or_software_interrupt	sim/frv/interrupts.c	/^frv_program_or_software_interrupt ($/;"	f
frv_pseudo_register_read	gdb/frv-tdep.c	/^frv_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
frv_pseudo_register_write	gdb/frv-tdep.c	/^frv_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
frv_push_dummy_call	gdb/frv-tdep.c	/^frv_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
frv_queue_break_interrupt	sim/frv/interrupts.c	/^frv_queue_break_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_data_access_error_interrupt	sim/frv/interrupts.c	/^frv_queue_data_access_error_interrupt (SIM_CPU *current_cpu, USI addr)$/;"	f
frv_queue_data_access_exception_interrupt	sim/frv/interrupts.c	/^frv_queue_data_access_exception_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_division_exception_interrupt	sim/frv/interrupts.c	/^frv_queue_division_exception_interrupt (SIM_CPU *current_cpu, enum frv_dtt dtt)$/;"	f
frv_queue_external_interrupt	sim/frv/interrupts.c	/^frv_queue_external_interrupt ($/;"	f
frv_queue_float_disabled_interrupt	sim/frv/interrupts.c	/^frv_queue_float_disabled_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_fp_exception_interrupt	sim/frv/interrupts.c	/^frv_queue_fp_exception_interrupt ($/;"	f
frv_queue_illegal_instruction_interrupt	sim/frv/interrupts.c	/^frv_queue_illegal_instruction_interrupt ($/;"	f
frv_queue_instruction_access_error_interrupt	sim/frv/interrupts.c	/^frv_queue_instruction_access_error_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_instruction_access_exception_interrupt	sim/frv/interrupts.c	/^frv_queue_instruction_access_exception_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_interrupt	sim/frv/interrupts.c	/^frv_queue_interrupt (SIM_CPU *current_cpu, enum frv_interrupt_kind kind)$/;"	f
frv_queue_media_disabled_interrupt	sim/frv/interrupts.c	/^frv_queue_media_disabled_interrupt (SIM_CPU *current_cpu)$/;"	f
frv_queue_mem_address_not_aligned_interrupt	sim/frv/interrupts.c	/^frv_queue_mem_address_not_aligned_interrupt (SIM_CPU *current_cpu, USI addr)$/;"	f
frv_queue_non_implemented_instruction_interrupt	sim/frv/interrupts.c	/^frv_queue_non_implemented_instruction_interrupt ($/;"	f
frv_queue_privileged_instruction_interrupt	sim/frv/interrupts.c	/^frv_queue_privileged_instruction_interrupt (SIM_CPU *current_cpu, const CGEN_INSN *insn)$/;"	f
frv_queue_program_interrupt	sim/frv/interrupts.c	/^frv_queue_program_interrupt ($/;"	f
frv_queue_register_exception_interrupt	sim/frv/interrupts.c	/^frv_queue_register_exception_interrupt (SIM_CPU *current_cpu, enum frv_rec rec)$/;"	f
frv_queue_software_interrupt	sim/frv/interrupts.c	/^frv_queue_software_interrupt (SIM_CPU *current_cpu, SI offset)$/;"	f
frv_rec	sim/frv/frv-sim.h	/^enum frv_rec$/;"	g
frv_ref_SI	sim/frv/profile.c	/^SI frv_ref_SI (SI ref) {return ref;}$/;"	f
frv_register_control_init	sim/frv/registers.c	/^frv_register_control_init (SIM_CPU *cpu)$/;"	f
frv_register_name	gdb/frv-tdep.c	/^frv_register_name (struct gdbarch *gdbarch, int reg)$/;"	f	file:
frv_register_sim_regno	gdb/frv-tdep.c	/^frv_register_sim_regno (struct gdbarch *gdbarch, int reg)$/;"	f	file:
frv_register_type	gdb/frv-tdep.c	/^frv_register_type (struct gdbarch *gdbarch, int reg)$/;"	f	file:
frv_reloc_name_lookup	bfd/elf32-frv.c	/^frv_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
frv_reloc_type_lookup	bfd/elf32-frv.c	/^frv_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
frv_relocate_main_executable	gdb/solib-frv.c	/^frv_relocate_main_executable (void)$/;"	f	file:
frv_relocate_section_addresses	gdb/solib-frv.c	/^frv_relocate_section_addresses (struct so_list *so,$/;"	f	file:
frv_reset_spr	sim/frv/registers.c	/^frv_reset_spr (SIM_CPU *current_cpu)$/;"	f
frv_rett	sim/frv/traps.c	/^frv_rett (SIM_CPU *current_cpu, PCADDR pc, BI debug_field)$/;"	f
frv_return_value	gdb/frv-tdep.c	/^frv_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
frv_save_data_written_for_interrupts	sim/frv/interrupts.c	/^frv_save_data_written_for_interrupts ($/;"	f
frv_set_interrupt_queue_slot	sim/frv/interrupts.c	/^frv_set_interrupt_queue_slot ($/;"	f
frv_set_mp_exception_registers	sim/frv/interrupts.c	/^frv_set_mp_exception_registers ($/;"	f
frv_set_write_queue_slot	sim/frv/memory.c	/^frv_set_write_queue_slot (SIM_CPU *current_cpu)$/;"	f
frv_sie	sim/frv/frv-sim.h	/^enum frv_sie$/;"	g
frv_sim_close	sim/frv/sim-if.c	/^frv_sim_close (sd, quitting)$/;"	f
frv_sim_engine_halt_hook	sim/frv/traps.c	/^frv_sim_engine_halt_hook (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia)$/;"	f
frv_skip_main_prologue	gdb/frv-tdep.c	/^frv_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
frv_skip_prologue	gdb/frv-tdep.c	/^frv_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
frv_so_ops	gdb/solib-frv.c	/^struct target_so_ops frv_so_ops;$/;"	v	typeref:struct:target_so_ops
frv_software_interrupt	sim/frv/interrupts.c	/^frv_software_interrupt ($/;"	f
frv_software_reset	sim/frv/reset.c	/^frv_software_reset (SIM_CPU *cpu)$/;"	f
frv_solib_create_inferior_hook	gdb/solib-frv.c	/^frv_solib_create_inferior_hook (int from_tty)$/;"	f	file:
frv_spr	sim/frv/registers.c	/^static FRV_SPR_CONTROL_INFO frv_spr[] =$/;"	v	file:
frv_store_request_free_chain	sim/frv/cache.c	/^static FRV_CACHE_REQUEST *frv_store_request_free_chain = NULL;$/;"	v	file:
frv_store_return_value	gdb/frv-tdep.c	/^frv_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
frv_term	sim/frv/reset.c	/^frv_term (SIM_DESC sd)$/;"	f
frv_timing	sim/frv/model.c	/^static const INSN_TIMING frv_timing[] = {$/;"	v	file:
frv_unwind_cache	gdb/frv-tdep.c	/^struct frv_unwind_cache		\/* was struct frame_extra_info *\/$/;"	s	file:
frv_unwind_pc	gdb/frv-tdep.c	/^frv_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
frv_unwind_sp	gdb/frv-tdep.c	/^frv_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
frv_vliw_add_insn	opcodes/frv-opc.c	/^frv_vliw_add_insn (FRV_VLIW *vliw, const CGEN_INSN *insn)$/;"	f
frv_vliw_reset	opcodes/frv-opc.c	/^frv_vliw_reset (FRV_VLIW *vliw, unsigned long mach, unsigned long elf_flags)$/;"	f
frv_vliw_setup_insn	sim/frv/pipeline.c	/^frv_vliw_setup_insn (SIM_CPU *current_cpu, const CGEN_INSN *insn)$/;"	f
frvbf_check_acc_range	sim/frv/traps.c	/^frvbf_check_acc_range (SIM_CPU *current_cpu, SI regno)$/;"	f
frvbf_check_non_excepting_load	sim/frv/traps.c	/^frvbf_check_non_excepting_load ($/;"	f
frvbf_check_recovering_store	sim/frv/traps.c	/^frvbf_check_recovering_store ($/;"	f
frvbf_check_swap_address	sim/frv/traps.c	/^frvbf_check_swap_address (SIM_CPU *current_cpu, SI address)$/;"	f
frvbf_clear_accumulators	sim/frv/frv.c	/^frvbf_clear_accumulators (SIM_CPU *current_cpu, SI acc_ix, int A)$/;"	f
frvbf_clear_ne_flags	sim/frv/traps.c	/^frvbf_clear_ne_flags (SIM_CPU *current_cpu, SI target_index, BI is_float)$/;"	f
frvbf_commit	sim/frv/traps.c	/^frvbf_commit (SIM_CPU *current_cpu, SI target_index, BI is_float)$/;"	f
frvbf_cr_logic	sim/frv/frv.c	/^frvbf_cr_logic (SIM_CPU *current_cpu, SI operation, UQI arg1, UQI arg2)$/;"	f
frvbf_cut	sim/frv/frv.c	/^frvbf_cut (SIM_CPU *current_cpu, SI reg1, SI reg2, SI cut_point)$/;"	f
frvbf_data_cache_flush	sim/frv/frv.c	/^frvbf_data_cache_flush (SIM_CPU *current_cpu, SI address, int all)$/;"	f
frvbf_data_cache_invalidate	sim/frv/frv.c	/^frvbf_data_cache_invalidate (SIM_CPU *current_cpu, SI address, int all)$/;"	f
frvbf_data_cache_preload	sim/frv/frv.c	/^frvbf_data_cache_preload (SIM_CPU *current_cpu, SI address, USI length, int lock)$/;"	f
frvbf_data_cache_unlock	sim/frv/frv.c	/^frvbf_data_cache_unlock (SIM_CPU *current_cpu, SI address)$/;"	f
frvbf_decode	sim/frv/decode.c	/^frvbf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
frvbf_division_exception	sim/frv/traps.c	/^frvbf_division_exception (SIM_CPU *current_cpu, enum frv_dtt dtt,$/;"	f
frvbf_fetch_register	sim/frv/frv.c	/^frvbf_fetch_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
frvbf_force_update	sim/frv/frv.c	/^frvbf_force_update (SIM_CPU *current_cpu)$/;"	f
frvbf_fpu_error	sim/frv/traps.c	/^frvbf_fpu_error (CGEN_FPU* fpu, int status)$/;"	f
frvbf_get_idata	sim/frv/model.c	/^frvbf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
frvbf_h_acc40S_get	sim/frv/cpu.c	/^frvbf_h_acc40S_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_acc40S_set	sim/frv/cpu.c	/^frvbf_h_acc40S_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
frvbf_h_acc40U_get	sim/frv/cpu.c	/^frvbf_h_acc40U_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_acc40U_set	sim/frv/cpu.c	/^frvbf_h_acc40U_set (SIM_CPU *current_cpu, UINT regno, UDI newval)$/;"	f
frvbf_h_accg_get	sim/frv/cpu.c	/^frvbf_h_accg_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_accg_set	sim/frv/cpu.c	/^frvbf_h_accg_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
frvbf_h_bpsr_bet_get	sim/frv/cpu.c	/^frvbf_h_bpsr_bet_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_bpsr_bet_set	sim/frv/cpu.c	/^frvbf_h_bpsr_bet_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_bpsr_bs_get	sim/frv/cpu.c	/^frvbf_h_bpsr_bs_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_bpsr_bs_set	sim/frv/cpu.c	/^frvbf_h_bpsr_bs_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_cccr_get	sim/frv/cpu.c	/^frvbf_h_cccr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_cccr_set	sim/frv/cpu.c	/^frvbf_h_cccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)$/;"	f
frvbf_h_cpr_double_get	sim/frv/cpu.c	/^frvbf_h_cpr_double_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_cpr_double_get_handler	sim/frv/frv.c	/^frvbf_h_cpr_double_get_handler (SIM_CPU *current_cpu, UINT cpr)$/;"	f
frvbf_h_cpr_double_set	sim/frv/cpu.c	/^frvbf_h_cpr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
frvbf_h_cpr_double_set_handler	sim/frv/frv.c	/^frvbf_h_cpr_double_set_handler (SIM_CPU *current_cpu, UINT cpr, DI newval)$/;"	f
frvbf_h_cpr_get	sim/frv/cpu.c	/^frvbf_h_cpr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_cpr_quad_set_handler	sim/frv/frv.c	/^frvbf_h_cpr_quad_set_handler (SIM_CPU *current_cpu, UINT cpr, SI *newval)$/;"	f
frvbf_h_cpr_set	sim/frv/cpu.c	/^frvbf_h_cpr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
frvbf_h_fccr_get	sim/frv/cpu.c	/^frvbf_h_fccr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fccr_set	sim/frv/cpu.c	/^frvbf_h_fccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)$/;"	f
frvbf_h_fr_0_get	sim/frv/cpu.c	/^frvbf_h_fr_0_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_0_set	sim/frv/cpu.c	/^frvbf_h_fr_0_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_1_get	sim/frv/cpu.c	/^frvbf_h_fr_1_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_1_set	sim/frv/cpu.c	/^frvbf_h_fr_1_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_2_get	sim/frv/cpu.c	/^frvbf_h_fr_2_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_2_set	sim/frv/cpu.c	/^frvbf_h_fr_2_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_3_get	sim/frv/cpu.c	/^frvbf_h_fr_3_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_3_set	sim/frv/cpu.c	/^frvbf_h_fr_3_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_double_get	sim/frv/cpu.c	/^frvbf_h_fr_double_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_double_get_handler	sim/frv/frv.c	/^frvbf_h_fr_double_get_handler (SIM_CPU *current_cpu, UINT fr)$/;"	f
frvbf_h_fr_double_set	sim/frv/cpu.c	/^frvbf_h_fr_double_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
frvbf_h_fr_double_set_handler	sim/frv/frv.c	/^frvbf_h_fr_double_set_handler (SIM_CPU *current_cpu, UINT fr, DF newval)$/;"	f
frvbf_h_fr_get	sim/frv/cpu.c	/^frvbf_h_fr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_get_handler	sim/frv/frv.c	/^frvbf_h_fr_get_handler (SIM_CPU *current_cpu, UINT fr)$/;"	f
frvbf_h_fr_hi_get	sim/frv/cpu.c	/^frvbf_h_fr_hi_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_hi_set	sim/frv/cpu.c	/^frvbf_h_fr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_int_get	sim/frv/cpu.c	/^frvbf_h_fr_int_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_int_get_handler	sim/frv/frv.c	/^frvbf_h_fr_int_get_handler (SIM_CPU *current_cpu, UINT fr)$/;"	f
frvbf_h_fr_int_set	sim/frv/cpu.c	/^frvbf_h_fr_int_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
frvbf_h_fr_int_set_handler	sim/frv/frv.c	/^frvbf_h_fr_int_set_handler (SIM_CPU *current_cpu, UINT fr, USI newval)$/;"	f
frvbf_h_fr_lo_get	sim/frv/cpu.c	/^frvbf_h_fr_lo_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_fr_lo_set	sim/frv/cpu.c	/^frvbf_h_fr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_fr_quad_set_handler	sim/frv/frv.c	/^frvbf_h_fr_quad_set_handler (SIM_CPU *current_cpu, UINT fr, SI *newval)$/;"	f
frvbf_h_fr_set	sim/frv/cpu.c	/^frvbf_h_fr_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
frvbf_h_fr_set_handler	sim/frv/frv.c	/^frvbf_h_fr_set_handler (SIM_CPU *current_cpu, UINT fr, SF newval)$/;"	f
frvbf_h_gr_double_get	sim/frv/cpu.c	/^frvbf_h_gr_double_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_gr_double_get_handler	sim/frv/frv.c	/^frvbf_h_gr_double_get_handler (SIM_CPU *current_cpu, UINT gr)$/;"	f
frvbf_h_gr_double_set	sim/frv/cpu.c	/^frvbf_h_gr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
frvbf_h_gr_double_set_handler	sim/frv/frv.c	/^frvbf_h_gr_double_set_handler (SIM_CPU *current_cpu, UINT gr, DI newval)$/;"	f
frvbf_h_gr_get	sim/frv/cpu.c	/^frvbf_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_gr_get_handler	sim/frv/frv.c	/^frvbf_h_gr_get_handler (SIM_CPU *current_cpu, UINT gr)$/;"	f
frvbf_h_gr_hi_get	sim/frv/cpu.c	/^frvbf_h_gr_hi_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_gr_hi_get_handler	sim/frv/frv.c	/^frvbf_h_gr_hi_get_handler (SIM_CPU *current_cpu, UINT gr)$/;"	f
frvbf_h_gr_hi_set	sim/frv/cpu.c	/^frvbf_h_gr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_gr_hi_set_handler	sim/frv/frv.c	/^frvbf_h_gr_hi_set_handler (SIM_CPU *current_cpu, UINT gr, UHI newval)$/;"	f
frvbf_h_gr_lo_get	sim/frv/cpu.c	/^frvbf_h_gr_lo_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_gr_lo_get_handler	sim/frv/frv.c	/^frvbf_h_gr_lo_get_handler (SIM_CPU *current_cpu, UINT gr)$/;"	f
frvbf_h_gr_lo_set	sim/frv/cpu.c	/^frvbf_h_gr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)$/;"	f
frvbf_h_gr_lo_set_handler	sim/frv/frv.c	/^frvbf_h_gr_lo_set_handler (SIM_CPU *current_cpu, UINT gr, UHI newval)$/;"	f
frvbf_h_gr_quad_set_handler	sim/frv/frv.c	/^frvbf_h_gr_quad_set_handler (SIM_CPU *current_cpu, UINT gr, SI *newval)$/;"	f
frvbf_h_gr_set	sim/frv/cpu.c	/^frvbf_h_gr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
frvbf_h_gr_set_handler	sim/frv/frv.c	/^frvbf_h_gr_set_handler (SIM_CPU *current_cpu, UINT gr, USI newval)$/;"	f
frvbf_h_iacc0_get	sim/frv/cpu.c	/^frvbf_h_iacc0_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_iacc0_set	sim/frv/cpu.c	/^frvbf_h_iacc0_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
frvbf_h_iccr_get	sim/frv/cpu.c	/^frvbf_h_iccr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_iccr_set	sim/frv/cpu.c	/^frvbf_h_iccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)$/;"	f
frvbf_h_pc_get	sim/frv/cpu.c	/^frvbf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_pc_set	sim/frv/cpu.c	/^frvbf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
frvbf_h_psr_be_get	sim/frv/cpu.c	/^frvbf_h_psr_be_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_be_set	sim/frv/cpu.c	/^frvbf_h_psr_be_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_cm_get	sim/frv/cpu.c	/^frvbf_h_psr_cm_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_cm_set	sim/frv/cpu.c	/^frvbf_h_psr_cm_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_ef_get	sim/frv/cpu.c	/^frvbf_h_psr_ef_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_ef_set	sim/frv/cpu.c	/^frvbf_h_psr_ef_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_em_get	sim/frv/cpu.c	/^frvbf_h_psr_em_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_em_set	sim/frv/cpu.c	/^frvbf_h_psr_em_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_esr_get	sim/frv/cpu.c	/^frvbf_h_psr_esr_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_esr_set	sim/frv/cpu.c	/^frvbf_h_psr_esr_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_et_get	sim/frv/cpu.c	/^frvbf_h_psr_et_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_et_set	sim/frv/cpu.c	/^frvbf_h_psr_et_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_ice_get	sim/frv/cpu.c	/^frvbf_h_psr_ice_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_ice_set	sim/frv/cpu.c	/^frvbf_h_psr_ice_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_imple_get	sim/frv/cpu.c	/^frvbf_h_psr_imple_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_imple_set	sim/frv/cpu.c	/^frvbf_h_psr_imple_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
frvbf_h_psr_nem_get	sim/frv/cpu.c	/^frvbf_h_psr_nem_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_nem_set	sim/frv/cpu.c	/^frvbf_h_psr_nem_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_pil_get	sim/frv/cpu.c	/^frvbf_h_psr_pil_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_pil_set	sim/frv/cpu.c	/^frvbf_h_psr_pil_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
frvbf_h_psr_ps_get	sim/frv/cpu.c	/^frvbf_h_psr_ps_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_ps_set	sim/frv/cpu.c	/^frvbf_h_psr_ps_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_s_get	sim/frv/cpu.c	/^frvbf_h_psr_s_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_s_set	sim/frv/cpu.c	/^frvbf_h_psr_s_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_s_set_handler	sim/frv/frv.c	/^frvbf_h_psr_s_set_handler (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_psr_ver_get	sim/frv/cpu.c	/^frvbf_h_psr_ver_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_psr_ver_set	sim/frv/cpu.c	/^frvbf_h_psr_ver_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
frvbf_h_reloc_ann_get	sim/frv/cpu.c	/^frvbf_h_reloc_ann_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_reloc_ann_set	sim/frv/cpu.c	/^frvbf_h_reloc_ann_set (SIM_CPU *current_cpu, BI newval)$/;"	f
frvbf_h_spr_get	sim/frv/cpu.c	/^frvbf_h_spr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
frvbf_h_spr_get_handler	sim/frv/frv.c	/^frvbf_h_spr_get_handler (SIM_CPU *current_cpu, UINT spr)$/;"	f
frvbf_h_spr_set	sim/frv/cpu.c	/^frvbf_h_spr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
frvbf_h_spr_set_handler	sim/frv/frv.c	/^frvbf_h_spr_set_handler (SIM_CPU *current_cpu, UINT spr, USI newval)$/;"	f
frvbf_h_tbr_tba_get	sim/frv/cpu.c	/^frvbf_h_tbr_tba_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_tbr_tba_set	sim/frv/cpu.c	/^frvbf_h_tbr_tba_set (SIM_CPU *current_cpu, USI newval)$/;"	f
frvbf_h_tbr_tt_get	sim/frv/cpu.c	/^frvbf_h_tbr_tt_get (SIM_CPU *current_cpu)$/;"	f
frvbf_h_tbr_tt_set	sim/frv/cpu.c	/^frvbf_h_tbr_tt_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
frvbf_iacc_cut	sim/frv/frv.c	/^frvbf_iacc_cut (SIM_CPU *current_cpu, DI acc, SI cut_point)$/;"	f
frvbf_imp_properties	sim/frv/model.c	/^static const SIM_MACH_IMP_PROPERTIES frvbf_imp_properties =$/;"	v	file:
frvbf_init_idesc_table	sim/frv/decode.c	/^frvbf_init_idesc_table (SIM_CPU *cpu)$/;"	f
frvbf_insn_cache_invalidate	sim/frv/frv.c	/^frvbf_insn_cache_invalidate (SIM_CPU *current_cpu, SI address, int all)$/;"	f
frvbf_insn_cache_preload	sim/frv/frv.c	/^frvbf_insn_cache_preload (SIM_CPU *current_cpu, SI address, USI length, int lock)$/;"	f
frvbf_insn_cache_unlock	sim/frv/frv.c	/^frvbf_insn_cache_unlock (SIM_CPU *current_cpu, SI address)$/;"	f
frvbf_insn_data	sim/frv/decode.c	/^static IDESC frvbf_insn_data[FRVBF_INSN__MAX];$/;"	v	file:
frvbf_insn_sem	sim/frv/decode.c	/^static const struct insn_sem frvbf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
frvbf_insn_sem_invalid	sim/frv/decode.c	/^static const struct insn_sem frvbf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
frvbf_insn_type	sim/frv/decode.h	/^typedef enum frvbf_insn_type {$/;"	g
frvbf_load_quad_CPR	sim/frv/frv.c	/^frvbf_load_quad_CPR (SIM_CPU *current_cpu, PCADDR pc, SI address, SI targ_ix)$/;"	f
frvbf_load_quad_FRint	sim/frv/frv.c	/^frvbf_load_quad_FRint (SIM_CPU *current_cpu, PCADDR pc, SI address, SI targ_ix)$/;"	f
frvbf_load_quad_GR	sim/frv/frv.c	/^frvbf_load_quad_GR (SIM_CPU *current_cpu, PCADDR pc, SI address, SI targ_ix)$/;"	f
frvbf_media_acc_not_aligned	sim/frv/traps.c	/^frvbf_media_acc_not_aligned (SIM_CPU *current_cpu)$/;"	f
frvbf_media_average	sim/frv/frv.c	/^frvbf_media_average (SIM_CPU *current_cpu, SI reg1, SI reg2)$/;"	f
frvbf_media_cop	sim/frv/frv.c	/^frvbf_media_cop (SIM_CPU *current_cpu, int cop_num)$/;"	f
frvbf_media_cr_not_aligned	sim/frv/traps.c	/^frvbf_media_cr_not_aligned (SIM_CPU *current_cpu)$/;"	f
frvbf_media_cut	sim/frv/frv.c	/^frvbf_media_cut (SIM_CPU *current_cpu, DI acc, SI cut_point)$/;"	f
frvbf_media_cut_ss	sim/frv/frv.c	/^frvbf_media_cut_ss (SIM_CPU *current_cpu, DI acc, SI cut_point)$/;"	f
frvbf_media_overflow	sim/frv/traps.c	/^frvbf_media_overflow (SIM_CPU *current_cpu, int sie)$/;"	f
frvbf_media_register_not_aligned	sim/frv/traps.c	/^frvbf_media_register_not_aligned (SIM_CPU *current_cpu)$/;"	f
frvbf_mem_set_DF	sim/frv/memory.c	/^frvbf_mem_set_DF (SIM_CPU *current_cpu, IADDR pc, SI address, DF value)$/;"	f
frvbf_mem_set_DI	sim/frv/memory.c	/^frvbf_mem_set_DI (SIM_CPU *current_cpu, IADDR pc, SI address, DI value)$/;"	f
frvbf_mem_set_HI	sim/frv/memory.c	/^frvbf_mem_set_HI (SIM_CPU *current_cpu, IADDR pc, SI address, HI value)$/;"	f
frvbf_mem_set_QI	sim/frv/memory.c	/^frvbf_mem_set_QI (SIM_CPU *current_cpu, IADDR pc, SI address, QI value)$/;"	f
frvbf_mem_set_SI	sim/frv/memory.c	/^frvbf_mem_set_SI (SIM_CPU *current_cpu, IADDR pc, SI address, SI value)$/;"	f
frvbf_mem_set_XI	sim/frv/memory.c	/^frvbf_mem_set_XI (SIM_CPU *current_cpu, IADDR pc, SI address, SI *value)$/;"	f
frvbf_model_branch	sim/frv/profile.c	/^frvbf_model_branch (SIM_CPU *current_cpu, PCADDR target, int hint)$/;"	f
frvbf_model_fr400_u_barrier	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_barrier (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_branch	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_branch (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_check	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_check (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_dcf	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_dcf (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_dci	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_dci (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_dcpl	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_dcpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_dcul	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_dcul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_exec	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_fr2gr	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_fr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_fr_load	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_fr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_fr_store	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_fr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_gr2fr	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_gr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_gr2spr	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_gr2spr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_gr_load	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_gr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_gr_store	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_gr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_ici	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_ici (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_icpl	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_icpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_icul	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_icul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_idiv	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_idiv (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_imul	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_imul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_integer	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_integer (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_1	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_1 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_1_quad	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_1_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2_acc	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2_acc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2_acc_dual	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2_add_sub	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2_add_sub (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2_add_sub_dual	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2_add_sub_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_2_quad	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_2_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_3	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_3 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_3_dual	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_3_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_3_quad	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_3_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_4	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_4 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_4_acc_dual	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_4_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_4_accg	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_4_accg (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_6	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_6 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_7	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_7 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_dual_expand	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_dual_expand (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_dual_htob	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_dual_htob (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_media_hilo	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_media_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_membar	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_membar (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_set_hilo	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_set_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_spr2gr	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_spr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_swap	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_swap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr400_u_trap	sim/frv/profile-fr400.c	/^frvbf_model_fr400_u_trap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_barrier	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_barrier (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_branch	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_branch (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_check	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_check (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_dcf	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_dcf (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_dci	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_dci (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_dcpl	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_dcpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_dcul	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_dcul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_exec	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_fr2gr	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_fr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_fr_load	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_fr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_fr_store	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_fr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_gr2fr	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_gr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_gr2spr	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_gr2spr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_gr_load	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_gr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_gr_store	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_gr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_ici	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_ici (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_icpl	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_icpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_icul	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_icul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_idiv	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_idiv (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_imul	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_imul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_integer	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_integer (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_1	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_1 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_1_quad	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_1_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2_acc	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2_acc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2_acc_dual	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2_add_sub	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2_add_sub (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2_add_sub_dual	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2_add_sub_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_2_quad	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_2_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_3	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_3 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_3_dual	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_3_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_3_quad	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_3_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_4	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_4 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_4_acc_dual	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_4_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_4_accg	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_4_accg (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_4_mclracca	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_4_mclracca (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_6	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_6 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_7	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_7 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_dual_expand	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_dual_expand (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_dual_htob	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_dual_htob (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_media_hilo	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_media_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_membar	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_membar (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_set_hilo	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_set_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_spr2gr	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_spr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_swap	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_swap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr450_u_trap	sim/frv/profile-fr450.c	/^frvbf_model_fr450_u_trap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_barrier	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_barrier (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_branch	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_branch (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_check	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_check (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_clrfr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_clrfr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_clrgr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_clrgr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_commit	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_commit (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_dcf	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_dcf (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_dci	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_dci (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_dcpl	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_dcpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_dcul	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_dcul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_exec	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_arith	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_arith (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_compare	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_compare (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_convert	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_convert (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_div	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_div (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_dual_arith	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_dual_arith (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_dual_compare	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_dual_compare (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_dual_convert	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_dual_convert (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_dual_sqrt	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_dual_sqrt (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_float_sqrt	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_float_sqrt (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_fr2fr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_fr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_fr2gr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_fr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_fr_load	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_fr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_fr_r_store	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_fr_r_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_fr_store	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_fr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_gr2fr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_gr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_gr2spr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_gr2spr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_gr_load	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_gr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_gr_r_store	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_gr_r_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_gr_store	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_gr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_ici	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_ici (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_icpl	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_icpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_icul	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_icul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_idiv	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_idiv (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_imul	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_imul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_integer	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_integer (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_btoh	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_btoh (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_btohe	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_btohe (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_expand	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_expand (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_htob	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_htob (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_mul	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_mul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_dual_unpack	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_dual_unpack (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_quad_arith	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_quad_arith (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_quad_complex	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_quad_complex (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_media_quad_mul	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_media_quad_mul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_membar	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_membar (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_set_hilo	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_set_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_spr2gr	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_spr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_swap	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_swap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr500_u_trap	sim/frv/profile-fr500.c	/^frvbf_model_fr500_u_trap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_branch	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_branch (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_check	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_check (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_clrfr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_clrfr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_clrgr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_clrgr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_commit	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_commit (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_dcf	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_dcf (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_dci	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_dci (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_dcpl	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_dcpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_dcul	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_dcul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_exec	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_arith	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_arith (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_compare	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_compare (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_convert	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_convert (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_div	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_div (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_dual_arith	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_dual_arith (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_dual_compare	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_dual_compare (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_float_sqrt	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_float_sqrt (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_fr2fr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_fr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_fr2gr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_fr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_fr_load	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_fr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_fr_store	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_fr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_gr2fr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_gr2fr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_gr2spr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_gr2spr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_gr_load	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_gr_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_gr_store	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_gr_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_ici	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_ici (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_icpl	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_icpl (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_icul	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_icul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_idiv	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_idiv (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_imul	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_imul (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_integer	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_integer (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_3_acc	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_3_acc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_3_acc_dual	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_3_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_3_dual	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_3_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_3_mclracc	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_3_mclracc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_3_wtacc	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_3_wtacc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4 (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4_acc	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4_acc (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4_acc_dual	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4_acc_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4_add_sub	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4_add_sub (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4_add_sub_dual	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4_add_sub_dual (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_4_quad	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_4_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_dual_expand	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_dual_expand (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_quad	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_quad (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_media_set	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_media_set (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_set_hilo	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_set_hilo (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_spr2gr	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_spr2gr (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_swap	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_swap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_fr550_u_trap	sim/frv/profile-fr550.c	/^frvbf_model_fr550_u_trap (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_frv_u_exec	sim/frv/profile-fr500.c	/^frvbf_model_frv_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_insn_after	sim/frv/profile.c	/^frvbf_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
frvbf_model_insn_before	sim/frv/profile.c	/^frvbf_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
frvbf_model_simple_u_exec	sim/frv/profile-fr500.c	/^frvbf_model_simple_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_model_tomcat_u_exec	sim/frv/profile-fr500.c	/^frvbf_model_tomcat_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
frvbf_prepare_run	sim/frv/model.c	/^frvbf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
frvbf_read_imem_USI	sim/frv/memory.c	/^frvbf_read_imem_USI (SIM_CPU *current_cpu, PCADDR vpc)$/;"	f
frvbf_read_mem_DF	sim/frv/memory.c	/^frvbf_read_mem_DF (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_DI	sim/frv/memory.c	/^frvbf_read_mem_DI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_HI	sim/frv/memory.c	/^frvbf_read_mem_HI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_QI	sim/frv/memory.c	/^frvbf_read_mem_QI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_SI	sim/frv/memory.c	/^frvbf_read_mem_SI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_UHI	sim/frv/memory.c	/^frvbf_read_mem_UHI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_UQI	sim/frv/memory.c	/^frvbf_read_mem_UQI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_read_mem_WI	sim/frv/memory.c	/^frvbf_read_mem_WI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f
frvbf_record_trace_results	sim/frv/cpu.c	/^frvbf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
frvbf_scan_result	sim/frv/frv.c	/^frvbf_scan_result (SIM_CPU *current_cpu, SI value)$/;"	f
frvbf_set_icc_for_shift_left	sim/frv/frv.c	/^frvbf_set_icc_for_shift_left ($/;"	f
frvbf_set_icc_for_shift_right	sim/frv/frv.c	/^frvbf_set_icc_for_shift_right ($/;"	f
frvbf_set_ne_index	sim/frv/frv.c	/^frvbf_set_ne_index (SIM_CPU *current_cpu, int index)$/;"	f
frvbf_set_write_next_vliw_addr_to_LR	sim/frv/frv.c	/^frvbf_set_write_next_vliw_addr_to_LR (SIM_CPU *current_cpu, int value)$/;"	f
frvbf_sfmt_type	sim/frv/decode.h	/^typedef enum frvbf_sfmt_type {$/;"	g
frvbf_shift_left_arith_saturate	sim/frv/frv.c	/^frvbf_shift_left_arith_saturate (SIM_CPU *current_cpu, SI arg1, SI arg2)$/;"	f
frvbf_signed_integer_divide	sim/frv/frv.c	/^frvbf_signed_integer_divide ($/;"	f
frvbf_store_quad_CPR	sim/frv/frv.c	/^frvbf_store_quad_CPR (SIM_CPU *current_cpu, PCADDR pc, SI address, SI src_ix)$/;"	f
frvbf_store_quad_FRint	sim/frv/frv.c	/^frvbf_store_quad_FRint (SIM_CPU *current_cpu, PCADDR pc, SI address, SI src_ix)$/;"	f
frvbf_store_quad_GR	sim/frv/frv.c	/^frvbf_store_quad_GR (SIM_CPU *current_cpu, PCADDR pc, SI address, SI src_ix)$/;"	f
frvbf_store_register	sim/frv/frv.c	/^frvbf_store_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
frvbf_switch_supervisor_user_context	sim/frv/frv.c	/^frvbf_switch_supervisor_user_context (SIM_CPU *current_cpu)$/;"	f
frvbf_unsigned_integer_divide	sim/frv/frv.c	/^frvbf_unsigned_integer_divide ($/;"	f
frvbf_write_mem_DF	sim/frv/memory.c	/^frvbf_write_mem_DF (SIM_CPU *current_cpu, IADDR pc, SI address, DF value)$/;"	f
frvbf_write_mem_DI	sim/frv/memory.c	/^frvbf_write_mem_DI (SIM_CPU *current_cpu, IADDR pc, SI address, DI value)$/;"	f
frvbf_write_mem_HI	sim/frv/memory.c	/^frvbf_write_mem_HI (SIM_CPU *current_cpu, IADDR pc, SI address, HI value)$/;"	f
frvbf_write_mem_QI	sim/frv/memory.c	/^frvbf_write_mem_QI (SIM_CPU *current_cpu, IADDR pc, SI address, QI value)$/;"	f
frvbf_write_mem_SI	sim/frv/memory.c	/^frvbf_write_mem_SI (SIM_CPU *current_cpu, IADDR pc, SI address, SI value)$/;"	f
frvbf_write_mem_UHI	sim/frv/memory.c	/^frvbf_write_mem_UHI (SIM_CPU *current_cpu, IADDR pc, SI address, UHI value)$/;"	f
frvbf_write_mem_UQI	sim/frv/memory.c	/^frvbf_write_mem_UQI (SIM_CPU *current_cpu, IADDR pc, SI address, UQI value)$/;"	f
frvbf_write_mem_WI	sim/frv/memory.c	/^frvbf_write_mem_WI (SIM_CPU *current_cpu, IADDR pc, SI address, SI value)$/;"	f
frvbf_write_next_vliw_addr_to_LR	sim/frv/frv.c	/^int frvbf_write_next_vliw_addr_to_LR;$/;"	v
frvfdpic_dynamic_got_plt_info	bfd/elf32-frv.c	848;"	d	file:
frvfdpic_elf_discard_info	bfd/elf32-frv.c	/^frvfdpic_elf_discard_info (bfd *ibfd,$/;"	f	file:
frvfdpic_elf_encode_eh_address	bfd/elf32-frv.c	/^frvfdpic_elf_encode_eh_address (bfd *abfd,$/;"	f	file:
frvfdpic_elf_link_hash_table	bfd/elf32-frv.c	/^struct frvfdpic_elf_link_hash_table$/;"	s	file:
frvfdpic_elf_link_hash_table_create	bfd/elf32-frv.c	/^frvfdpic_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
frvfdpic_elf_use_relative_eh_frame	bfd/elf32-frv.c	/^frvfdpic_elf_use_relative_eh_frame$/;"	f	file:
frvfdpic_got_initial_offset	bfd/elf32-frv.c	844;"	d	file:
frvfdpic_got_section	bfd/elf32-frv.c	832;"	d	file:
frvfdpic_gotfixup_section	bfd/elf32-frv.c	836;"	d	file:
frvfdpic_gotrel_section	bfd/elf32-frv.c	834;"	d	file:
frvfdpic_hash_table	bfd/elf32-frv.c	828;"	d	file:
frvfdpic_info_to_howto_rel	bfd/elf32-frv.c	/^frvfdpic_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
frvfdpic_pic_merge_early_relocs_info	bfd/elf32-frv.c	/^frvfdpic_pic_merge_early_relocs_info (struct frvfdpic_relocs_info *e2,$/;"	f	file:
frvfdpic_plt_initial_offset	bfd/elf32-frv.c	846;"	d	file:
frvfdpic_plt_section	bfd/elf32-frv.c	838;"	d	file:
frvfdpic_plt_tls_ret_offset	bfd/elf32-frv.c	857;"	d	file:
frvfdpic_pltrel_section	bfd/elf32-frv.c	840;"	d	file:
frvfdpic_relocs_info	bfd/elf32-frv.c	/^struct frvfdpic_relocs_info$/;"	s	file:
frvfdpic_relocs_info	bfd/elf32-frv.c	842;"	d	file:
frvfdpic_relocs_info_eq	bfd/elf32-frv.c	/^frvfdpic_relocs_info_eq (const void *entry1, const void *entry2)$/;"	f	file:
frvfdpic_relocs_info_find	bfd/elf32-frv.c	/^frvfdpic_relocs_info_find (struct htab *ht,$/;"	f	file:
frvfdpic_relocs_info_for_global	bfd/elf32-frv.c	/^frvfdpic_relocs_info_for_global (struct htab *ht,$/;"	f	file:
frvfdpic_relocs_info_for_local	bfd/elf32-frv.c	/^frvfdpic_relocs_info_for_local (struct htab *ht,$/;"	f	file:
frvfdpic_relocs_info_hash	bfd/elf32-frv.c	/^frvfdpic_relocs_info_hash (const void *entry_)$/;"	f	file:
fs	bfd/hosts/x86-64linux.h	/^  a8_uint64_t fs;$/;"	m	struct:user_regs64_struct
fs	opcodes/i386-dis.c	369;"	d	file:
fs	opcodes/i386-opc.c	/^const seg_entry fs = { "fs", 0x64 };$/;"	v
fs	sim/erc32/sis.h	/^    float32         fs[32];$/;"	m	struct:pstate
fs	sim/erc32/sis.h	/^    float32        *fs;$/;"	m	struct:pstate
fs	sim/mn10300/mn10300_sim.h	/^    reg_t fs[32]; \/* FS0-31 *\/$/;"	m	union:_state::__anon799
fs0_regnum	gdb/nds32-tdep.h	/^  int fs0_regnum;$/;"	m	struct:gdbarch_tdep
fs1p_avpl	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
fs1w_hbl	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
fs2p_lavf	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
fs_base	bfd/hosts/x86-64linux.h	/^  a8_uint64_t fs_base;$/;"	m	struct:user_regs64_struct
fs_reg	opcodes/i386-dis.c	/^  fs_reg,$/;"	e	enum:__anon42	file:
fsaveHeader	gdb/stubs/m68k-stub.c	/^    int       fsaveHeader;$/;"	m	struct:FrameStruct	file:
fsave_offset	gdb/i387-tdep.c	/^static int fsave_offset[] =$/;"	v	file:
fsca	sim/testsuite/sim/sh/fsca.s	/^fsca:$/;"	l
fsca_s	sim/sh/interp.c	/^fsca_s (int in, double (*f) (double))$/;"	f	file:
fseek64_file_func	zlib/contrib/minizip/ioapi.c	/^static long ZCALLBACK fseek64_file_func (voidpf  opaque, voidpf stream, ZPOS64_T offset, int origin)$/;"	f	file:
fseek_file_func	zlib/contrib/minizip/ioapi.c	/^static long ZCALLBACK fseek_file_func (voidpf  opaque, voidpf stream, uLong offset, int origin)$/;"	f	file:
fseeko64	zlib/contrib/minizip/ioapi.h	51;"	d
fseeko64	zlib/contrib/minizip/ioapi.h	56;"	d
fseeko64	zlib/contrib/minizip/ioapi.h	62;"	d
fseeko64	zlib/contrib/minizip/ioapi.h	65;"	d
fsi	sim/erc32/sis.h	/^    int32          *fsi;$/;"	m	struct:pstate
fsl_register_prefix	opcodes/microblaze-opc.h	/^char fsl_register_prefix[] = "rfsl";$/;"	v
fsqrt	opcodes/microblaze-opcm.h	/^  fint, fsqrt,$/;"	e	enum:microblaze_instr
fsqrt_busy	sim/frv/profile.h	/^  int fsqrt_busy[2];     \/* Cycles until square root unit is available.  *\/$/;"	m	struct:__anon247
fsqrt_double	sim/testsuite/sim/sh/fsqrt.s	/^fsqrt_double:$/;"	l
fsqrt_single	sim/testsuite/sim/sh/fsqrt.s	/^fsqrt_single:$/;"	l
fsqrt_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fsqrt_tests$/;"	l
fsqrtd	sim/aarch64/simulator.c	/^fsqrtd (sim_cpu *cpu)$/;"	f	file:
fsqrts	sim/aarch64/simulator.c	/^fsqrts (sim_cpu *cpu)$/;"	f	file:
fsr	gdb/frv-linux-tdep.c	/^  frv_elf_fpreg_t fsr[1];$/;"	m	struct:__anon1649	file:
fsr	sim/erc32/sis.h	/^    uint32          fsr;$/;"	m	struct:pstate
fsr	sim/mcore/interp.c	102;"	d	file:
fsr0_regnum	gdb/frv-tdep.h	/^  fsr0_regnum = 149,$/;"	e	enum:__anon1757
fsr_mask	sim/frv/frv-sim.h	/^  enum frv_fsr_traps fsr_mask; \/* interrupt code for FSR *\/$/;"	m	struct:frv_fp_exception_info	typeref:enum:frv_fp_exception_info::frv_fsr_traps
fsrra_s	sim/sh/interp.c	/^fsrra_s (float in)$/;"	f	file:
fsrra_single	sim/testsuite/sim/sh/fsrra.s	/^fsrra_single:$/;"	l
fst_atime	include/gdb/fileio.h	/^  fio_time_t  fst_atime;$/;"	m	struct:fio_stat
fst_blksize	include/gdb/fileio.h	/^  fio_ulong_t fst_blksize;$/;"	m	struct:fio_stat
fst_blocks	include/gdb/fileio.h	/^  fio_ulong_t fst_blocks;$/;"	m	struct:fio_stat
fst_ctime	include/gdb/fileio.h	/^  fio_time_t  fst_ctime;$/;"	m	struct:fio_stat
fst_dev	include/gdb/fileio.h	/^  fio_uint_t  fst_dev;$/;"	m	struct:fio_stat
fst_gid	include/gdb/fileio.h	/^  fio_uint_t  fst_gid;$/;"	m	struct:fio_stat
fst_ino	include/gdb/fileio.h	/^  fio_uint_t  fst_ino;$/;"	m	struct:fio_stat
fst_mode	include/gdb/fileio.h	/^  fio_mode_t  fst_mode;$/;"	m	struct:fio_stat
fst_mtime	include/gdb/fileio.h	/^  fio_time_t  fst_mtime;$/;"	m	struct:fio_stat
fst_nlink	include/gdb/fileio.h	/^  fio_uint_t  fst_nlink;$/;"	m	struct:fio_stat
fst_rdev	include/gdb/fileio.h	/^  fio_uint_t  fst_rdev;$/;"	m	struct:fio_stat
fst_size	include/gdb/fileio.h	/^  fio_ulong_t fst_size;$/;"	m	struct:fio_stat
fst_uid	include/gdb/fileio.h	/^  fio_uint_t  fst_uid;$/;"	m	struct:fio_stat
fstat	gdb/gdbserver/i387-fp.c	/^  unsigned short fstat;$/;"	m	struct:i387_fsave	file:
fstat	gdb/gdbserver/i387-fp.c	/^  unsigned short fstat;$/;"	m	struct:i387_fxsave	file:
fstat	gdb/gdbserver/i387-fp.c	/^  unsigned short fstat;$/;"	m	struct:i387_xsave	file:
fstat	gdb/gnulib/import/fstat.c	29;"	d	file:
fstat	gdb/gnulib/import/fstat.c	30;"	d	file:
fstat_nothrow	gdb/gnulib/import/fstat.c	/^fstat_nothrow (int fd, struct stat *buf)$/;"	f	file:
fstat_nothrow	gdb/gnulib/import/fstat.c	73;"	d	file:
fstrb_abs	sim/aarch64/simulator.c	/^fstrb_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fstrb_scale_ext	sim/aarch64/simulator.c	/^fstrb_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fstrd_abs	sim/aarch64/simulator.c	/^fstrd_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fstrd_scale_ext	sim/aarch64/simulator.c	/^fstrd_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fstrd_wb	sim/aarch64/simulator.c	/^fstrd_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
fstrh_abs	sim/aarch64/simulator.c	/^fstrh_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fstrh_scale_ext	sim/aarch64/simulator.c	/^fstrh_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fstrq_abs	sim/aarch64/simulator.c	/^fstrq_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fstrq_scale_ext	sim/aarch64/simulator.c	/^fstrq_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fstrq_wb	sim/aarch64/simulator.c	/^fstrq_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
fstrs_abs	sim/aarch64/simulator.c	/^fstrs_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
fstrs_scale_ext	sim/aarch64/simulator.c	/^fstrs_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
fstrs_wb	sim/aarch64/simulator.c	/^fstrs_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
fsturd	sim/aarch64/simulator.c	/^fsturd (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fsturq	sim/aarch64/simulator.c	/^fsturq (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fsturs	sim/aarch64/simulator.c	/^fsturs (sim_cpu *cpu, int32_t offset)$/;"	f	file:
fsub	gdb/testsuite/gdb.base/langs1.f	/^      subroutine fsub$/;"	s
fsub_	gdb/testsuite/gdb.base/langs1.c	/^\/* Subroutine *\/ int fsub_()$/;"	f
fsub_double	sim/testsuite/sim/sh/fsub.s	/^fsub_double:$/;"	l
fsub_single	sim/testsuite/sim/sh/fsub.s	/^fsub_single:$/;"	l
fsub_tests	gdb/testsuite/gdb.disasm/hppa.s	/^fsub_tests$/;"	l
fsubd	sim/aarch64/simulator.c	/^fsubd (sim_cpu *cpu)$/;"	f	file:
fsubs	sim/aarch64/simulator.c	/^fsubs (sim_cpu *cpu)$/;"	f	file:
fsw2_lvb	sim/bfin/dv-bfin_eppi.c	/^  bu32 control, fs1w_hbl, fs1p_avpl, fsw2_lvb, fs2p_lavf, clip, err;$/;"	m	struct:bfin_eppi	file:
ft32_address_class_name_to_type_flags	gdb/ft32-tdep.c	/^ft32_address_class_name_to_type_flags (struct gdbarch *gdbarch,$/;"	f	file:
ft32_address_class_type_flags	gdb/ft32-tdep.c	/^ft32_address_class_type_flags (int byte_size, int dwarf2_addr_class)$/;"	f	file:
ft32_address_class_type_flags_to_name	gdb/ft32-tdep.c	/^ft32_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)$/;"	f	file:
ft32_align	sim/ft32/interp.c	/^static uint32_t ft32_align (uint32_t dw, uint32_t ea)$/;"	f	file:
ft32_alloc_frame_cache	gdb/ft32-tdep.c	/^ft32_alloc_frame_cache (void)$/;"	f	file:
ft32_analyze_prologue	gdb/ft32-tdep.c	/^ft32_analyze_prologue (CORE_ADDR start_addr, CORE_ADDR end_addr,$/;"	f	file:
ft32_break_insn	gdb/ft32-tdep.c	/^constexpr gdb_byte ft32_break_insn[] = { 0x02, 0x00, 0x34, 0x00 };$/;"	v
ft32_breakpoint	gdb/ft32-tdep.c	/^typedef BP_MANIPULATION (ft32_break_insn) ft32_breakpoint;$/;"	t	file:
ft32_cpu_state	sim/ft32/ft32-sim.h	/^struct ft32_cpu_state {$/;"	s
ft32_decode_shortcode	include/opcode/ft32.h	/^ft32_decode_shortcode (unsigned int pc, unsigned int op32, unsigned int *sc)$/;"	f
ft32_dummy_id	gdb/ft32-tdep.c	/^ft32_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
ft32_elf_howto_table	bfd/elf32-ft32.c	/^static reloc_howto_type ft32_elf_howto_table [] =$/;"	v	file:
ft32_elf_relax_section	bfd/elf32-ft32.c	/^ft32_elf_relax_section$/;"	f	file:
ft32_elf_relocate_section	bfd/elf32-ft32.c	/^ft32_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
ft32_extract_return_value	gdb/ft32-tdep.c	/^ft32_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
ft32_extract_unsigned_integer	sim/ft32/interp.c	/^ft32_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
ft32_fetch_instruction	gdb/ft32-tdep.c	/^ft32_fetch_instruction (CORE_ADDR a, int *isize,$/;"	f	file:
ft32_frame_align	gdb/ft32-tdep.c	/^ft32_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
ft32_frame_base	gdb/ft32-tdep.c	/^static const struct frame_base ft32_frame_base =$/;"	v	typeref:struct:frame_base	file:
ft32_frame_base_address	gdb/ft32-tdep.c	/^ft32_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ft32_frame_cache	gdb/ft32-tdep.c	/^ft32_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ft32_frame_cache	gdb/ft32-tdep.c	/^struct ft32_frame_cache$/;"	s	file:
ft32_frame_prev_register	gdb/ft32-tdep.c	/^ft32_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ft32_frame_this_id	gdb/ft32-tdep.c	/^ft32_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
ft32_frame_unwind	gdb/ft32-tdep.c	/^static const struct frame_unwind ft32_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
ft32_gdbarch_init	gdb/ft32-tdep.c	/^ft32_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
ft32_info_to_howto_rela	bfd/elf32-ft32.c	/^ft32_info_to_howto_rela (bfd *abfd,$/;"	f	file:
ft32_lookup_register	sim/ft32/interp.c	/^ft32_lookup_register (SIM_CPU *cpu, int nr)$/;"	f	file:
ft32_merge_shortcode	include/opcode/ft32.h	/^ft32_merge_shortcode (unsigned int code15[2])$/;"	f
ft32_opc_info	opcodes/ft32-opc.c	/^const ft32_opc_info_t ft32_opc_info[] =$/;"	v
ft32_opc_info_t	include/opcode/ft32.h	/^typedef struct ft32_opc_info_t$/;"	s
ft32_opc_info_t	include/opcode/ft32.h	/^} ft32_opc_info_t;$/;"	t	typeref:struct:ft32_opc_info_t
ft32_opcode	opcodes/ft32-dis.c	/^ft32_opcode(bfd_vma addr ATTRIBUTE_UNUSED,$/;"	f	file:
ft32_pc_get	sim/ft32/interp.c	/^ft32_pc_get (SIM_CPU *cpu)$/;"	f	file:
ft32_pc_set	sim/ft32/interp.c	/^ft32_pc_set (SIM_CPU *cpu, sim_cia newpc)$/;"	f	file:
ft32_pointer_to_address	gdb/ft32-tdep.c	/^ft32_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
ft32_pop	sim/ft32/interp.c	/^static uint32_t ft32_pop (SIM_DESC sd)$/;"	f	file:
ft32_push	sim/ft32/interp.c	/^static void ft32_push (SIM_DESC sd, uint32_t v)$/;"	f	file:
ft32_read_item	sim/ft32/interp.c	/^ft32_read_item (SIM_DESC sd, int dw, uint32_t ea)$/;"	f	file:
ft32_reg_fetch	sim/ft32/interp.c	/^ft32_reg_fetch (SIM_CPU *cpu,$/;"	f	file:
ft32_reg_store	sim/ft32/interp.c	/^ft32_reg_store (SIM_CPU *cpu,$/;"	f	file:
ft32_register_name	gdb/ft32-tdep.c	/^ft32_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
ft32_register_names	gdb/ft32-tdep.c	/^static const char *const ft32_register_names[] =$/;"	v	file:
ft32_register_type	gdb/ft32-tdep.c	/^ft32_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
ft32_regnum	include/gdb/sim-ft32.h	/^enum ft32_regnum$/;"	g
ft32_reloc_map	bfd/elf32-ft32.c	/^static const struct ft32_reloc_map ft32_reloc_map [] =$/;"	v	typeref:struct:ft32_reloc_map	file:
ft32_reloc_map	bfd/elf32-ft32.c	/^struct ft32_reloc_map$/;"	s	file:
ft32_reloc_name_lookup	bfd/elf32-ft32.c	/^ft32_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
ft32_reloc_shortable	bfd/elf32-ft32.c	/^ft32_reloc_shortable$/;"	f	file:
ft32_reloc_type_lookup	bfd/elf32-ft32.c	/^ft32_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ft32_reloc_val	bfd/elf32-ft32.c	/^  unsigned int ft32_reloc_val;$/;"	m	struct:ft32_reloc_map	file:
ft32_return_value	gdb/ft32-tdep.c	/^ft32_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ft32_shortcode	include/opcode/ft32.h	/^ft32_shortcode (unsigned int op32, unsigned int *sc)$/;"	f
ft32_skip_prologue	gdb/ft32-tdep.c	/^ft32_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
ft32_split_shortcode	include/opcode/ft32.h	/^ft32_split_shortcode (unsigned int op32, unsigned int code15[2])$/;"	f
ft32_store_return_value	gdb/ft32-tdep.c	/^ft32_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
ft32_store_unsigned_integer	sim/ft32/interp.c	/^ft32_store_unsigned_integer (unsigned char *addr, int len, unsigned long val)$/;"	f	file:
ft32_unwind_pc	gdb/ft32-tdep.c	/^ft32_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
ft32_unwind_sp	gdb/ft32-tdep.c	/^ft32_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
ft32_write_item	sim/ft32/interp.c	/^ft32_write_item (SIM_DESC sd, int dw, uint32_t ea, uint32_t v)$/;"	f	file:
ft32sdiv	sim/ft32/interp.c	/^static uint32_t ft32sdiv (uint32_t n, uint32_t d)$/;"	f	file:
ft32smod	sim/ft32/interp.c	/^static uint32_t ft32smod (uint32_t n, uint32_t d)$/;"	f	file:
ftag	gdb/gdbserver/i387-fp.c	/^  unsigned short ftag;$/;"	m	struct:i387_fsave	file:
ftag	gdb/gdbserver/i387-fp.c	/^  unsigned short ftag;$/;"	m	struct:i387_fxsave	file:
ftag	gdb/gdbserver/i387-fp.c	/^  unsigned short ftag;$/;"	m	struct:i387_xsave	file:
ftell64_file_func	zlib/contrib/minizip/ioapi.c	/^static ZPOS64_T ZCALLBACK ftell64_file_func (voidpf opaque, voidpf stream)$/;"	f	file:
ftell_file_func	zlib/contrib/minizip/ioapi.c	/^static long ZCALLBACK ftell_file_func (voidpf opaque, voidpf stream)$/;"	f	file:
ftello64	zlib/contrib/minizip/ioapi.h	50;"	d
ftello64	zlib/contrib/minizip/ioapi.h	55;"	d
ftello64	zlib/contrib/minizip/ioapi.h	61;"	d
ftello64	zlib/contrib/minizip/ioapi.h	64;"	d
ftime	sim/erc32/sis.h	/^    uint32          ftime;$/;"	m	struct:pstate
ftmp	sim/testsuite/sim/aarch64/fstur.s	/^ftmp:$/;"	l
ftrace_add_pt	gdb/btrace.c	/^ftrace_add_pt (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_bridge_gap	gdb/btrace.c	/^ftrace_bridge_gap (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_call_num_insn	gdb/btrace.c	/^ftrace_call_num_insn (const struct btrace_function* bfun)$/;"	f	file:
ftrace_classify_insn	gdb/btrace.c	/^ftrace_classify_insn (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
ftrace_command	gdb/breakpoint.c	/^ftrace_command (const char *arg, int from_tty)$/;"	f	file:
ftrace_compute_global_level_offset	gdb/btrace.c	/^ftrace_compute_global_level_offset (struct btrace_thread_info *btinfo)$/;"	f	file:
ftrace_connect_backtrace	gdb/btrace.c	/^ftrace_connect_backtrace (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_connect_bfun	gdb/btrace.c	/^ftrace_connect_bfun (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_debug	gdb/btrace.c	/^ftrace_debug (const struct btrace_function *bfun, const char *prefix)$/;"	f	file:
ftrace_find_call	gdb/btrace.c	/^ftrace_find_call (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_find_call_by_number	gdb/btrace.c	/^ftrace_find_call_by_number (const struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_find_call_by_number	gdb/btrace.c	/^ftrace_find_call_by_number (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_find_caller	gdb/btrace.c	/^ftrace_find_caller (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_fixup_caller	gdb/btrace.c	/^ftrace_fixup_caller (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_fixup_level	gdb/btrace.c	/^ftrace_fixup_level (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_function_switched	gdb/btrace.c	/^ftrace_function_switched (const struct btrace_function *bfun,$/;"	f	file:
ftrace_get_caller	gdb/btrace.c	/^ftrace_get_caller (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_match_backtrace	gdb/btrace.c	/^ftrace_match_backtrace (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_new_call	gdb/btrace.c	/^ftrace_new_call (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_new_function	gdb/btrace.c	/^ftrace_new_function (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_new_gap	gdb/btrace.c	/^ftrace_new_gap (struct btrace_thread_info *btinfo, int errcode,$/;"	f	file:
ftrace_new_return	gdb/btrace.c	/^ftrace_new_return (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_new_switch	gdb/btrace.c	/^ftrace_new_switch (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_new_tailcall	gdb/btrace.c	/^ftrace_new_tailcall (struct btrace_thread_info *btinfo,$/;"	f	file:
ftrace_print_filename	gdb/btrace.c	/^ftrace_print_filename (const struct btrace_function *bfun)$/;"	f	file:
ftrace_print_function_name	gdb/btrace.c	/^ftrace_print_function_name (const struct btrace_function *bfun)$/;"	f	file:
ftrace_print_insn_addr	gdb/btrace.c	/^ftrace_print_insn_addr (const struct btrace_insn *insn)$/;"	f	file:
ftrace_update_caller	gdb/btrace.c	/^ftrace_update_caller (struct btrace_function *bfun,$/;"	f	file:
ftrace_update_function	gdb/btrace.c	/^ftrace_update_function (struct btrace_thread_info *btinfo, CORE_ADDR pc)$/;"	f	file:
ftrace_update_insns	gdb/btrace.c	/^ftrace_update_insns (struct btrace_function *bfun, const btrace_insn &insn)$/;"	f	file:
ftrc_double	sim/testsuite/sim/sh/ftrc.s	/^ftrc_double:$/;"	l
ftrc_single	sim/testsuite/sim/sh/ftrc.s	/^ftrc_single:$/;"	l
ftruncate	include/gdb/callback.h	/^  int (*ftruncate) (host_callback *, int, long);$/;"	m	struct:host_callback_struct
ftruncate	readline/examples/rlfe/os.h	131;"	d
ftruncdfsf	sim/common/cgen-accfp.c	/^ftruncdfsf (CGEN_FPU* fpu, int how UNUSED, DF x)$/;"	f	file:
ftruncdfsf	sim/common/cgen-fpu.h	/^  SF (*ftruncdfsf) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
ftt	sim/frv/frv-sim.h	/^  enum frv_fsr_ftt   ftt;      \/* floating point trap type *\/$/;"	m	struct:frv_fp_exception_info	typeref:enum:frv_fp_exception_info::frv_fsr_ftt
ftv_sec	include/gdb/fileio.h	/^  fio_time_t  ftv_sec;$/;"	m	struct:fio_timeval
ftv_usec	include/gdb/fileio.h	/^  fio_long_t  ftv_usec;$/;"	m	struct:fio_timeval
ftype	sim/h8300/writecode.c	/^  char *ftype;$/;"	m	struct:__anon778	file:
fudge	gdb/testsuite/gdb.cp/namelessclass.cc	/^  int fudge (Func func) { return func (); }$/;"	f	class:A	file:
fuimax	sim/testsuite/sim/aarch64/fcvtz.s	/^fuimax:$/;"	l
full_aouthdr	bfd/libcoff-in.h	/^  bfd_boolean full_aouthdr;$/;"	m	struct:xcoff_tdata
full_aouthdr	bfd/libcoff.h	/^  bfd_boolean full_aouthdr;$/;"	m	struct:xcoff_tdata
full_cie	bfd/elf-bfd.h	/^	struct cie *full_cie;$/;"	m	union:eh_cie_fde::__anon1036::__anon1038::__anon1039	typeref:struct:eh_cie_fde::__anon1036::__anon1038::__anon1039::cie
full_engine_fn	sim/common/cgen-cpu.h	/^  ENGINE_FN *full_engine_fn;$/;"	m	struct:__anon627
full_expansion	libiberty/cp-demangle.c	/^  const char *full_expansion;$/;"	m	struct:d_standard_sub_info	file:
full_flushes	sim/common/cgen-scache.h	/^  unsigned long full_flushes;$/;"	m	struct:cpu_scache
full_len	libiberty/cp-demangle.c	/^  int full_len;$/;"	m	struct:d_standard_sub_info	file:
full_match	gdb/ada-lang.c	/^full_match (const char *sym_name, const char *search_name)$/;"	f	file:
full_name	gdb/tui/tui-data.h	/^  char full_name[MAX_LOCATOR_ELEMENT_LEN];$/;"	m	struct:tui_locator_element
full_name	sim/igen/ld-insn.h	/^  char *full_name;$/;"	m	struct:_insn_model_entry
full_name	sim/igen/ld-insn.h	/^  char *full_name;$/;"	m	struct:_model_entry
full_name_of_hw	sim/common/hw-base.c	/^full_name_of_hw (struct hw *leaf,$/;"	f	file:
full_path	gdb/auto-load.c	/^  const char *full_path;$/;"	m	struct:loaded_script	file:
full_path	gdb/cli/cli-cmds.h	/^  gdb::unique_xmalloc_ptr<char> full_path;$/;"	m	struct:open_script
full_path	sim/ppc/device.h	/^  const char *full_path;$/;"	m	struct:_ihandle_runtime_property_spec
full_symbol	gdb/guile/scm-exception.c	/^static SCM full_symbol;$/;"	v	file:
fullform	gdb/linespec.c	/^  std::string fullform;$/;"	m	struct:decode_line_2_item	file:
fullname	gdb/psympriv.h	/^  char *fullname;$/;"	m	struct:partial_symtab
fullname	gdb/symtab.h	/^  char *fullname;$/;"	m	struct:symtab
fullname	gdb/tui/tui-data.h	/^  char *fullname;$/;"	m	struct:tui_source_info
fulmax	sim/testsuite/sim/aarch64/fcvtz.s	/^fulmax:$/;"	l
fum	gdb/testsuite/gdb.cp/member-ptr.cc	/^int fum (int dummy)$/;"	f
fum	gdb/testsuite/gdb.cp/namespace.cc	/^int AAA::inA::fum (int i)$/;"	f	class:AAA::inA
fun	bfd/elf32-spu.c	/^  struct function_info *fun;$/;"	m	struct:call_info	typeref:struct:call_info::function_info	file:
fun	bfd/elf32-spu.c	/^  struct function_info fun[1];$/;"	m	struct:spu_elf_stack_info	typeref:struct:spu_elf_stack_info::function_info	file:
fun	gdb/testsuite/gdb.base/call-sc.c	/^T fun()$/;"	f
fun	gdb/testsuite/gdb.btrace/segv.c	/^static int (*fun)(int);$/;"	v	file:
fun	include/xtensa-isa-internal.h	/^    xtensa_funcUnit fun;		\/* Internal funcUnit number.  *\/$/;"	m	union:xtensa_lookup_entry_struct::__anon1407
fun	libiberty/testsuite/test-strtol.c	/^  enum conversion_fun fun;$/;"	m	struct:test_data_t	typeref:enum:test_data_t::conversion_fun	file:
fun1	gdb/testsuite/gdb.base/structs.c	/^struct struct1  fun1()$/;"	f
fun1	gdb/testsuite/gdb.btrace/i686-record_goto.S	/^fun1:$/;"	l
fun1	gdb/testsuite/gdb.btrace/record_goto.c	/^fun1 (void)$/;"	f
fun1	gdb/testsuite/gdb.btrace/x86_64-record_goto.S	/^fun1:$/;"	l
fun1	gdb/testsuite/gdb.perf/backtrace.c	/^fun1 (int i, int j, long k, struct s ss)$/;"	f	file:
fun10	gdb/testsuite/gdb.base/structs.c	/^struct struct10 fun10()$/;"	f
fun11	gdb/testsuite/gdb.base/structs.c	/^struct struct11 fun11()$/;"	f
fun12	gdb/testsuite/gdb.base/structs.c	/^struct struct12 fun12()$/;"	f
fun13	gdb/testsuite/gdb.base/structs.c	/^struct struct13 fun13()$/;"	f
fun14	gdb/testsuite/gdb.base/structs.c	/^struct struct14 fun14()$/;"	f
fun15	gdb/testsuite/gdb.base/structs.c	/^struct struct15 fun15()$/;"	f
fun16	gdb/testsuite/gdb.base/structs.c	/^struct struct16 fun16()$/;"	f
fun17	gdb/testsuite/gdb.base/structs.c	/^struct struct17 fun17()$/;"	f
fun18	gdb/testsuite/gdb.base/structs.c	/^struct struct18 fun18()$/;"	f
fun2	gdb/testsuite/gdb.base/structs.c	/^struct struct2  fun2()$/;"	f
fun2	gdb/testsuite/gdb.btrace/i686-record_goto.S	/^fun2:$/;"	l
fun2	gdb/testsuite/gdb.btrace/record_goto.c	/^fun2 (void)$/;"	f
fun2	gdb/testsuite/gdb.btrace/x86_64-record_goto.S	/^fun2:$/;"	l
fun2	gdb/testsuite/gdb.perf/backtrace.c	/^fun2 (void)$/;"	f	file:
fun3	gdb/testsuite/gdb.base/structs.c	/^struct struct3  fun3()$/;"	f
fun3	gdb/testsuite/gdb.btrace/i686-record_goto.S	/^fun3:$/;"	l
fun3	gdb/testsuite/gdb.btrace/record_goto.c	/^fun3 (void)$/;"	f
fun3	gdb/testsuite/gdb.btrace/x86_64-record_goto.S	/^fun3:$/;"	l
fun4	gdb/testsuite/gdb.base/structs.c	/^struct struct4  fun4()$/;"	f
fun4	gdb/testsuite/gdb.btrace/i686-record_goto.S	/^fun4:$/;"	l
fun4	gdb/testsuite/gdb.btrace/record_goto.c	/^fun4 (void)$/;"	f
fun4	gdb/testsuite/gdb.btrace/x86_64-record_goto.S	/^fun4:$/;"	l
fun5	gdb/testsuite/gdb.base/structs.c	/^struct struct5  fun5()$/;"	f
fun6	gdb/testsuite/gdb.base/structs.c	/^struct struct6  fun6()$/;"	f
fun7	gdb/testsuite/gdb.base/structs.c	/^struct struct7  fun7()$/;"	f
fun8	gdb/testsuite/gdb.base/structs.c	/^struct struct8  fun8()$/;"	f
fun9	gdb/testsuite/gdb.base/structs.c	/^struct struct9  fun9()$/;"	f
funStartLine	gdb/xcoffread.c	/^  unsigned funStartLine;	\/* Start line # of its function.  *\/$/;"	m	struct:_inclTable	file:
fun_one	gdb/testsuite/gdb.base/readnever.c	/^fun_one (int *x)$/;"	f	file:
fun_three	gdb/testsuite/gdb.base/readnever.c	/^fun_three (int a, char b, void *c)$/;"	f	file:
fun_two	gdb/testsuite/gdb.base/readnever.c	/^fun_two (unsigned int p, const char *y)$/;"	f	file:
func	bfd/elf32-arm.c	/^  int (*func) (void *, const char *, Elf_Internal_Sym *,$/;"	m	struct:__anon1145	file:
func	bfd/elf64-ia64-vms.c	/^  bfd_boolean (*func) (struct elf64_ia64_dyn_sym_info *, void *);$/;"	m	struct:elf64_ia64_dyn_sym_traverse_data	file:
func	bfd/elfnn-aarch64.c	/^  int (*func) (void *, const char *, Elf_Internal_Sym *,$/;"	m	struct:__anon1101	file:
func	bfd/elfnn-ia64.c	/^  bfd_boolean (*func) (struct elfNN_ia64_dyn_sym_info *, void *);$/;"	m	struct:elfNN_ia64_dyn_sym_traverse_data	file:
func	gdb/aarch64-tdep.c	/^  CORE_ADDR func;$/;"	m	struct:aarch64_prologue_cache	file:
func	gdb/cli/cli-decode.h	/^    void (*func) (struct cmd_list_element *c, const char *args, int from_tty)$/;"	m	struct:cmd_list_element
func	gdb/cli/cli-dump.c	/^  void (*func) (const char *cmd, const char *mode);$/;"	m	struct:dump_context	file:
func	gdb/guile/guile-internal.h	/^  scm_t_subr func;$/;"	m	struct:__anon1875
func	gdb/guile/scm-safe-call.c	/^  const char *(*func) (void *);$/;"	m	struct:c_data	file:
func	gdb/guile/scm-safe-call.c	/^  scm_t_catch_body func;$/;"	m	struct:with_catch_data	file:
func	gdb/interps.c	/^  interp_factory_func func;$/;"	m	struct:interp_factory	file:
func	gdb/linux-tdep.c	/^  find_memory_region_ftype func;$/;"	m	struct:linux_find_memory_regions_data	file:
func	gdb/remote-fileio.c	/^  void (*func)(remote_target *remote, char *);$/;"	m	struct:__anon1636	file:
func	gdb/remote.c	/^  void (*func) (remote_target *remote, const struct protocol_feature *,$/;"	m	struct:protocol_feature	file:
func	gdb/s390-tdep.c	/^  CORE_ADDR func;$/;"	m	struct:s390_unwind_cache	file:
func	gdb/spu-tdep.c	/^  CORE_ADDR func;$/;"	m	struct:spu_unwind_cache	file:
func	gdb/stubs/ia64vms-stub.c	/^  __void_ptr32 func;$/;"	m	struct:pthread_debug_entry	file:
func	gdb/testsuite/gdb.arch/amd64-prologue-xmm.c	/^func (int i, ...)$/;"	f	file:
func	gdb/testsuite/gdb.arch/amd64-prologue-xmm.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/i386-signal.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.arch/powerpc-altivec.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-altivec2.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-altivec3.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-power7.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-power8.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-power9.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-vsx.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-vsx2.s	/^func:$/;"	l
func	gdb/testsuite/gdb.arch/powerpc-vsx3.s	/^func:$/;"	l
func	gdb/testsuite/gdb.base/advance.c	/^void func()$/;"	f
func	gdb/testsuite/gdb.base/bt-selected-frame.c	/^func ()$/;"	f
func	gdb/testsuite/gdb.base/eu-strip-infcall.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/execution-termios.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/fullpath-expand-func.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/hook-stop.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/realname-expand-real.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/return-nodebug1.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/step-resume-infcall.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.base/symbol-alias2.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.base/watch-cond.c	/^int func(int *foo)$/;"	f
func	gdb/testsuite/gdb.base/watchpoint-cond-gone.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.base/watchpoint-delete.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.cell/fork-spu.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.compile/compile-ops.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.cp/call-c.cc	/^  int func() const { return x_; }$/;"	f	struct:Foo
func	gdb/testsuite/gdb.cp/call-c.cc	/^int func(int x)$/;"	f
func	gdb/testsuite/gdb.cp/cp-relocate.cc	/^template<int X> int func(int)$/;"	f
func	gdb/testsuite/gdb.cp/expand-sals.cc	/^func ()$/;"	f
func	gdb/testsuite/gdb.cp/member-ptr.cc	/^func (int x)$/;"	f
func	gdb/testsuite/gdb.cp/overload-const.cc	/^  static void func(const int aa) {}$/;"	f	class:myclass
func	gdb/testsuite/gdb.cp/ovsrch.h	/^    bool func (void) { return true; }$/;"	f	class:A::outer
func	gdb/testsuite/gdb.cp/pr17132.cc	/^A::func ()$/;"	f	class:A
func	gdb/testsuite/gdb.cp/pr17494.cc	/^func (int i, int j)$/;"	f
func	gdb/testsuite/gdb.cp/psymtab-parameter.cc	/^func ()$/;"	f
func	gdb/testsuite/gdb.cp/rtti1.cc	/^  void func ()$/;"	f	namespace:n2
func	gdb/testsuite/gdb.cp/shadow.cc	/^  func()$/;"	f	class:B
func	gdb/testsuite/gdb.cp/static-method.cc	/^      static int func (void) { return 0; } \/\/ xxx::A::func$/;"	f	class:xxx::__anon1891::A
func	gdb/testsuite/gdb.cp/static-method.cc	/^    static int func (void) { return 0; } \/\/ xxx::func$/;"	f	namespace:xxx::__anon1891
func	gdb/testsuite/gdb.cp/temargs.cc	/^void func ()$/;"	f
func	gdb/testsuite/gdb.dwarf2/callframecfa.S	/^func:$/;"	l
func	gdb/testsuite/gdb.dwarf2/comp-unit-lang.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.dwarf2/dw2-ifort-parameter.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.dwarf2/dw2-ranges.c	/^func (void)$/;"	f
func	gdb/testsuite/gdb.dwarf2/dw2-skip-prologue.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.dwarf2/fission-base.S	/^func:$/;"	l
func	gdb/testsuite/gdb.dwarf2/fission-base.c	/^func (int arg)$/;"	f
func	gdb/testsuite/gdb.dwarf2/fission-mix.c	/^func (int arg)$/;"	f
func	gdb/testsuite/gdb.dwarf2/fission-multi-cu.S	/^func:                                   # @func$/;"	l
func	gdb/testsuite/gdb.dwarf2/fission-multi-cu1.c	/^func (int arg)$/;"	f
func	gdb/testsuite/gdb.dwarf2/trace-crash.S	/^func:                                   # @func$/;"	l
func	gdb/testsuite/gdb.dwarf2/valop.S	/^func:$/;"	l
func	gdb/testsuite/gdb.dwarf2/variant.c	/^func (void)$/;"	f	file:
func	gdb/testsuite/gdb.guile/scm-symbol.c	/^int func (int arg)$/;"	f
func	gdb/testsuite/gdb.guile/scm-symtab.c	/^func (int arg)$/;"	f
func	gdb/testsuite/gdb.guile/scm-value-cc.cc	/^func (const A &a)$/;"	f
func	gdb/testsuite/gdb.linespec/break-asm-file.c	/^static func()$/;"	f	file:
func	gdb/testsuite/gdb.linespec/break-asm-file0.s	/^func:$/;"	l
func	gdb/testsuite/gdb.linespec/break-asm-file1.s	/^func:$/;"	l
func	gdb/testsuite/gdb.mi/mi-var-child.c	/^        int (*func) (int, char *);$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2045	file:
func	gdb/testsuite/gdb.mi/mi-var-child.c	/^        int *(*func) (void);$/;"	m	struct:_struct_decl::__anon2042::__anon2043::__anon2044	file:
func	gdb/testsuite/gdb.mi/var-cmd.c	/^        int (*func) (int, char *);$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2050	file:
func	gdb/testsuite/gdb.mi/var-cmd.c	/^        int *(*func) (void);$/;"	m	struct:_struct_decl::__anon2047::__anon2048::__anon2049	file:
func	gdb/testsuite/gdb.mi/vla.c	/^func (int n)$/;"	f
func	gdb/testsuite/gdb.perf/gmonster-pervasive-typedef.py	/^    def func(self):$/;"	m	class:PervasiveTypedef
func	gdb/testsuite/gdb.perf/skip-command.cc	/^func ()$/;"	f
func	gdb/testsuite/gdb.python/py-explore.cc	/^func (const A &a)$/;"	f
func	gdb/testsuite/gdb.python/py-strfns.c	/^func (const char *arg)$/;"	f	file:
func	gdb/testsuite/gdb.python/py-symbol.c	/^int func (int arg)$/;"	f
func	gdb/testsuite/gdb.python/py-value-cc.cc	/^func (const A &a)$/;"	f
func	gdb/testsuite/gdb.threads/attach-into-signal.c	/^static void *func (void *arg)$/;"	f	file:
func	gdb/testsuite/gdb.threads/attach-stopped.c	/^static void *func (void *arg)$/;"	f	file:
func	gdb/testsuite/gdb.trace/change-loc-1.c	/^void func (int x)$/;"	f
func	gdb/tramp-frame.c	/^  CORE_ADDR func;$/;"	m	struct:tramp_frame_cache	file:
func	include/gdb/callback.h	/^  int func;$/;"	m	struct:cb_syscall
func	include/opcode/pj.h	/^    void (*func) (struct pj_opc_info_t *, char *);$/;"	m	union:pj_opc_info_t::__anon1323
func	opcodes/dlx-dis.c	/^unsigned long imm26, imm16, func, current_insn_addr;$/;"	v
func	opcodes/z80-dis.c	/^typedef int (*func)(struct buffer *, disassemble_info *, char *);$/;"	t	file:
func	opcodes/z8k-opc.h	/^  void (*func) (void);$/;"	m	struct:__anon28
func	opcodes/z8kgen.c	/^func (const void *p1, const void *p2)$/;"	f	file:
func	readline/examples/fileman.c	/^  rl_icpfunc_t *func;		\/* Function to call to do the job. *\/$/;"	m	struct:__anon2106	file:
func	sim/arm/armsupp.c	/^  unsigned (*func) (ARMul_State *);	\/* The function to call.  *\/$/;"	m	struct:EventNode	file:
func	sim/cr16/cr16_sim.h	/^  void (*func)(SIM_DESC, SIM_CPU *);$/;"	m	struct:simops
func	sim/d10v/d10v_sim.h	/^  void (*func)(SIM_DESC, SIM_CPU *);$/;"	m	struct:simops
func	sim/h8300/writecode.c	/^  void (*func) ();$/;"	m	struct:__anon778	file:
func	sim/mn10300/mn10300_sim.h	/^  void (*func)();$/;"	m	struct:simops
func	sim/v850/v850_sim.h	/^  int (* func) (void);$/;"	m	struct:simops
func	zlib/contrib/iostream/zfstream.h	/^  gzofstream &(*func)(gzofstream &, T);$/;"	m	class:gzomanip
func	zlib/contrib/iostream3/zfstream.h	/^    (*func)(gzofstream&, T1, T2);$/;"	m	class:gzomanip2
func	zlib/deflate.c	/^   compress_func func;$/;"	m	struct:config_s	file:
func0	gdb/testsuite/gdb.trace/circ.c	/^static void func0(void)$/;"	f	file:
func01	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^func01 (void)$/;"	f
func1	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^func1:$/;"	l
func1	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^func1 (void *ptr)$/;"	f
func1	gdb/testsuite/gdb.arch/amd64-invalid-stack-top.c	/^func1 (void *ptr)$/;"	f
func1	gdb/testsuite/gdb.base/auxv.c	/^func1 (int x)$/;"	f
func1	gdb/testsuite/gdb.base/coremaker.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.base/cursal.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.base/interrupt.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.base/range-stepping.c	/^func1 (int a, int b)$/;"	f	file:
func1	gdb/testsuite/gdb.base/return.c	/^void func1 ()$/;"	f
func1	gdb/testsuite/gdb.base/signals.c	/^func1 ()$/;"	f	file:
func1	gdb/testsuite/gdb.base/source-execution.c	/^func1 (void)$/;"	f	file:
func1	gdb/testsuite/gdb.base/watchpoint.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.guile/scm-symtab-2.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.guile/scm-value.c	/^void func1 ()$/;"	f
func1	gdb/testsuite/gdb.linespec/break-asm-file.c	/^void func1()$/;"	f
func1	gdb/testsuite/gdb.opt/inline-break.c	/^func1 (int x)$/;"	f	file:
func1	gdb/testsuite/gdb.opt/inline-bt.c	/^inline ATTR int func1(void)$/;"	f
func1	gdb/testsuite/gdb.opt/inline-cmds.c	/^inline ATTR int func1(void)$/;"	f
func1	gdb/testsuite/gdb.opt/inline-locals.c	/^inline ATTR int func1(int arg1)$/;"	f
func1	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^void func1(void)$/;"	f
func1	gdb/testsuite/gdb.python/py-framefilter.c	/^void func1(void)$/;"	f
func1	gdb/testsuite/gdb.python/py-rbreak.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.python/py-record-btrace-threads.c	/^func1 (void *arg)$/;"	f	file:
func1	gdb/testsuite/gdb.python/py-shared-sl.c	/^void func1 ()$/;"	f
func1	gdb/testsuite/gdb.python/py-value.c	/^void func1 ()$/;"	f
func1	gdb/testsuite/gdb.python/python-1.c	/^void func1 ()$/;"	f
func1	gdb/testsuite/gdb.reverse/watch-reverse.c	/^func1 ()$/;"	f
func1	gdb/testsuite/gdb.trace/change-loc-1.c	/^void func1 (int x)$/;"	f
func1	gdb/testsuite/gdb.trace/circ.c	/^static void func1(void)$/;"	f	file:
func1	gdb/testsuite/gdb.trace/status-stop.c	/^func1 (void)$/;"	f	file:
func2	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^func2:$/;"	l
func2	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^func2 (void *ptr)$/;"	f
func2	gdb/testsuite/gdb.arch/amd64-invalid-stack-top.c	/^func2 (void)$/;"	f
func2	gdb/testsuite/gdb.base/advance.c	/^int func2 ()$/;"	f
func2	gdb/testsuite/gdb.base/auxv.c	/^func2 (int x)$/;"	f
func2	gdb/testsuite/gdb.base/coremaker.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.base/cursal.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.base/return.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.base/signals.c	/^func2 ()$/;"	f	file:
func2	gdb/testsuite/gdb.base/source-execution.c	/^func2 (void)$/;"	f	file:
func2	gdb/testsuite/gdb.base/watch-cond.c	/^void func2(int *foo)$/;"	f
func2	gdb/testsuite/gdb.base/watchpoint.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func2:$/;"	l
func2	gdb/testsuite/gdb.dwarf2/dw2-minsym-in-cu.S	/^func2:$/;"	l
func2	gdb/testsuite/gdb.dwarf2/dw2-ranges2.c	/^func2 (void)$/;"	f
func2	gdb/testsuite/gdb.dwarf2/fission-mix2.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.guile/scm-symtab-2.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.guile/scm-value.c	/^int func2 (int arg1, int arg2)$/;"	f
func2	gdb/testsuite/gdb.linespec/break-asm-file0.s	/^func2:$/;"	l
func2	gdb/testsuite/gdb.opt/inline-break.c	/^func2 (int x)$/;"	f
func2	gdb/testsuite/gdb.opt/inline-bt.c	/^inline ATTR int func2(void)$/;"	f
func2	gdb/testsuite/gdb.opt/inline-cmds.c	/^inline ATTR int func2(void)$/;"	f
func2	gdb/testsuite/gdb.opt/inline-locals.c	/^inline ATTR int func2(int arg2)$/;"	f
func2	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^int func2(void)$/;"	f
func2	gdb/testsuite/gdb.python/py-framefilter.c	/^int func2(int f)$/;"	f
func2	gdb/testsuite/gdb.python/py-rbreak.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.python/py-record-btrace-threads.c	/^func2 (void *arg)$/;"	f	file:
func2	gdb/testsuite/gdb.python/py-shared-sl.c	/^int func2 ()$/;"	f
func2	gdb/testsuite/gdb.python/py-value.c	/^int func2 (int arg1, int arg2)$/;"	f
func2	gdb/testsuite/gdb.python/python-1.c	/^int func2 ()$/;"	f
func2	gdb/testsuite/gdb.reverse/watch-reverse.c	/^func2 ()$/;"	f
func2	gdb/testsuite/gdb.trace/change-loc-2.c	/^func2 (int x)$/;"	f
func2	gdb/testsuite/gdb.trace/circ.c	/^static void func2(void)$/;"	f	file:
func2	gdb/testsuite/gdb.trace/status-stop.c	/^func2 (void)$/;"	f	file:
func3	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^func3:$/;"	l
func3	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^func3 (void)$/;"	f
func3	gdb/testsuite/gdb.base/advance.c	/^int func3 ()$/;"	f
func3	gdb/testsuite/gdb.base/return.c	/^func3 ()$/;"	f
func3	gdb/testsuite/gdb.base/source-execution.c	/^func3 (void)$/;"	f	file:
func3	gdb/testsuite/gdb.base/watchpoint.c	/^func3 ()$/;"	f
func3	gdb/testsuite/gdb.cp/rtti1.cc	/^    void func3 ()$/;"	f	namespace:n2::n3
func3	gdb/testsuite/gdb.linespec/break-asm-file1.s	/^func3:$/;"	l
func3	gdb/testsuite/gdb.opt/inline-cmds.c	/^inline ATTR void func3(void)$/;"	f
func3	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^void func3(int i)$/;"	f
func3	gdb/testsuite/gdb.python/py-framefilter.c	/^void func3(int i)$/;"	f
func3	gdb/testsuite/gdb.python/py-rbreak.c	/^func3 ()$/;"	f
func3	gdb/testsuite/gdb.reverse/watch-reverse.c	/^func3 ()$/;"	f
func3	gdb/testsuite/gdb.trace/circ.c	/^static void func3(void)$/;"	f	file:
func3a	gdb/testsuite/gdb.opt/inline-break.c	/^func3a (int x)$/;"	f	file:
func3b	gdb/testsuite/gdb.opt/inline-break.c	/^func3b (int x)$/;"	f	file:
func4	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^func4:$/;"	l
func4	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^func4 (void)$/;"	f
func4	gdb/testsuite/gdb.base/watchpoint.c	/^func4 ()$/;"	f
func4	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^int func4(int j)$/;"	f
func4	gdb/testsuite/gdb.python/py-framefilter.c	/^int func4(int j)$/;"	f
func4	gdb/testsuite/gdb.python/py-rbreak.c	/^func4 ()$/;"	f
func4	gdb/testsuite/gdb.reverse/watch-reverse.c	/^func4 ()$/;"	f
func4	gdb/testsuite/gdb.trace/change-loc.h	/^func4 (void)$/;"	f
func4	gdb/testsuite/gdb.trace/circ.c	/^static void func4(void)$/;"	f	file:
func4a	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func4a:$/;"	l
func4a	gdb/testsuite/gdb.opt/inline-break.c	/^func4a (int x)$/;"	f
func4b	gdb/testsuite/gdb.opt/inline-break.c	/^func4b (int x)$/;"	f	file:
func5	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^func5:$/;"	l
func5	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^func5 (void)$/;"	f
func5	gdb/testsuite/gdb.base/watchpoint.c	/^func5 ()$/;"	f
func5	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^int func5(int f, int d)$/;"	f
func5	gdb/testsuite/gdb.python/py-framefilter.c	/^int func5(int f, int d)$/;"	f
func5	gdb/testsuite/gdb.python/py-rbreak.c	/^func5 ()$/;"	f
func5	gdb/testsuite/gdb.trace/circ.c	/^static void func5(void)$/;"	f	file:
func5a	gdb/testsuite/gdb.opt/inline-break.c	/^func5a (int x)$/;"	f	file:
func5b	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func5b:$/;"	l
func5b	gdb/testsuite/gdb.opt/inline-break.c	/^func5b (int x)$/;"	f
func6	gdb/testsuite/gdb.base/watchpoint.c	/^func6 (void)$/;"	f
func6	gdb/testsuite/gdb.python/py-rbreak.c	/^func6 ()$/;"	f
func6	gdb/testsuite/gdb.trace/circ.c	/^static void func6(void)$/;"	f	file:
func6a	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func6a:$/;"	l
func6a	gdb/testsuite/gdb.opt/inline-break.c	/^func6a (int x)$/;"	f
func6b	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func6b:$/;"	l
func6b	gdb/testsuite/gdb.opt/inline-break.c	/^func6b (int x)$/;"	f
func7	gdb/testsuite/gdb.base/watchpoint.c	/^func7 (void)$/;"	f
func7	gdb/testsuite/gdb.trace/circ.c	/^static void func7(void)$/;"	f	file:
func7a	gdb/testsuite/gdb.opt/inline-break.c	/^func7a (int x)$/;"	f	file:
func7b	gdb/testsuite/gdb.opt/inline-break.c	/^func7b (int x)$/;"	f	file:
func8	gdb/testsuite/gdb.trace/circ.c	/^static void func8(void)$/;"	f	file:
func8a	gdb/testsuite/gdb.opt/inline-break.c	/^func8a (int x)$/;"	f	file:
func8b	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^func8b:$/;"	l
func8b	gdb/testsuite/gdb.opt/inline-break.c	/^func8b (int x)$/;"	f
func9	gdb/testsuite/gdb.trace/circ.c	/^static void func9(void)$/;"	f	file:
funcUnit_lookup_table	include/xtensa-isa-internal.h	/^  xtensa_lookup_entry *funcUnit_lookup_table;$/;"	m	struct:xtensa_isa_internal_struct
funcUnit_uses	include/xtensa-isa-internal.h	/^  xtensa_funcUnit_use *funcUnit_uses;	\/* Array[num_funcUnit_uses].  *\/$/;"	m	struct:xtensa_opcode_internal_struct
funcUnits	bfd/xtensa-modules.c	/^static xtensa_funcUnit_internal funcUnits[] = {$/;"	v	file:
funcUnits	include/xtensa-isa-internal.h	/^  xtensa_funcUnit_internal *funcUnits;$/;"	m	struct:xtensa_isa_internal_struct
func_add_hook	ltmain.sh	/^func_add_hook ()$/;"	f
func_addr	gdb/ia64-libunwind-tdep.c	/^  CORE_ADDR func_addr;$/;"	m	struct:libunwind_frame_cache	file:
func_addr_to_tail_call_list	gdb/dwarf2loc.c	/^func_addr_to_tail_call_list (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
func_append	ltmain.sh	/^  func_append ()$/;"	f
func_append	sim/aarch64/configure	/^func_append ()$/;"	f
func_append	sim/arm/configure	/^func_append ()$/;"	f
func_append	sim/avr/configure	/^func_append ()$/;"	f
func_append	sim/bfin/configure	/^func_append ()$/;"	f
func_append	sim/cr16/configure	/^func_append ()$/;"	f
func_append	sim/cris/configure	/^func_append ()$/;"	f
func_append	sim/d10v/configure	/^func_append ()$/;"	f
func_append	sim/erc32/configure	/^func_append ()$/;"	f
func_append	sim/frv/configure	/^func_append ()$/;"	f
func_append	sim/ft32/configure	/^func_append ()$/;"	f
func_append	sim/h8300/configure	/^func_append ()$/;"	f
func_append	sim/iq2000/configure	/^func_append ()$/;"	f
func_append	sim/lm32/configure	/^func_append ()$/;"	f
func_append	sim/m32c/configure	/^func_append ()$/;"	f
func_append	sim/m32r/configure	/^func_append ()$/;"	f
func_append	sim/m68hc11/configure	/^func_append ()$/;"	f
func_append	sim/mcore/configure	/^func_append ()$/;"	f
func_append	sim/microblaze/configure	/^func_append ()$/;"	f
func_append	sim/mips/configure	/^func_append ()$/;"	f
func_append	sim/mn10300/configure	/^func_append ()$/;"	f
func_append	sim/moxie/configure	/^func_append ()$/;"	f
func_append	sim/msp430/configure	/^func_append ()$/;"	f
func_append	sim/or1k/configure	/^func_append ()$/;"	f
func_append	sim/rl78/configure	/^func_append ()$/;"	f
func_append	sim/rx/configure	/^func_append ()$/;"	f
func_append	sim/sh/configure	/^func_append ()$/;"	f
func_append	sim/sh64/configure	/^func_append ()$/;"	f
func_append	sim/v850/configure	/^func_append ()$/;"	f
func_append	zlib/configure	/^func_append ()$/;"	f
func_append_quoted	ltmain.sh	/^  func_append_quoted ()$/;"	f
func_append_uniq	ltmain.sh	/^func_append_uniq ()$/;"	f
func_arith	ltmain.sh	/^  func_arith ()$/;"	f
func_arith	sim/aarch64/configure	/^func_arith ()$/;"	f
func_arith	sim/arm/configure	/^func_arith ()$/;"	f
func_arith	sim/avr/configure	/^func_arith ()$/;"	f
func_arith	sim/bfin/configure	/^func_arith ()$/;"	f
func_arith	sim/cr16/configure	/^func_arith ()$/;"	f
func_arith	sim/cris/configure	/^func_arith ()$/;"	f
func_arith	sim/d10v/configure	/^func_arith ()$/;"	f
func_arith	sim/erc32/configure	/^func_arith ()$/;"	f
func_arith	sim/frv/configure	/^func_arith ()$/;"	f
func_arith	sim/ft32/configure	/^func_arith ()$/;"	f
func_arith	sim/h8300/configure	/^func_arith ()$/;"	f
func_arith	sim/iq2000/configure	/^func_arith ()$/;"	f
func_arith	sim/lm32/configure	/^func_arith ()$/;"	f
func_arith	sim/m32c/configure	/^func_arith ()$/;"	f
func_arith	sim/m32r/configure	/^func_arith ()$/;"	f
func_arith	sim/m68hc11/configure	/^func_arith ()$/;"	f
func_arith	sim/mcore/configure	/^func_arith ()$/;"	f
func_arith	sim/microblaze/configure	/^func_arith ()$/;"	f
func_arith	sim/mips/configure	/^func_arith ()$/;"	f
func_arith	sim/mn10300/configure	/^func_arith ()$/;"	f
func_arith	sim/moxie/configure	/^func_arith ()$/;"	f
func_arith	sim/msp430/configure	/^func_arith ()$/;"	f
func_arith	sim/or1k/configure	/^func_arith ()$/;"	f
func_arith	sim/rl78/configure	/^func_arith ()$/;"	f
func_arith	sim/rx/configure	/^func_arith ()$/;"	f
func_arith	sim/sh/configure	/^func_arith ()$/;"	f
func_arith	sim/sh64/configure	/^func_arith ()$/;"	f
func_arith	sim/v850/configure	/^func_arith ()$/;"	f
func_arith	zlib/configure	/^func_arith ()$/;"	f
func_at_file	ar-lib	/^func_at_file ()$/;"	f
func_basename	sim/aarch64/configure	/^func_basename ()$/;"	f
func_basename	sim/arm/configure	/^func_basename ()$/;"	f
func_basename	sim/avr/configure	/^func_basename ()$/;"	f
func_basename	sim/bfin/configure	/^func_basename ()$/;"	f
func_basename	sim/cr16/configure	/^func_basename ()$/;"	f
func_basename	sim/cris/configure	/^func_basename ()$/;"	f
func_basename	sim/d10v/configure	/^func_basename ()$/;"	f
func_basename	sim/erc32/configure	/^func_basename ()$/;"	f
func_basename	sim/frv/configure	/^func_basename ()$/;"	f
func_basename	sim/ft32/configure	/^func_basename ()$/;"	f
func_basename	sim/h8300/configure	/^func_basename ()$/;"	f
func_basename	sim/iq2000/configure	/^func_basename ()$/;"	f
func_basename	sim/lm32/configure	/^func_basename ()$/;"	f
func_basename	sim/m32c/configure	/^func_basename ()$/;"	f
func_basename	sim/m32r/configure	/^func_basename ()$/;"	f
func_basename	sim/m68hc11/configure	/^func_basename ()$/;"	f
func_basename	sim/mcore/configure	/^func_basename ()$/;"	f
func_basename	sim/microblaze/configure	/^func_basename ()$/;"	f
func_basename	sim/mips/configure	/^func_basename ()$/;"	f
func_basename	sim/mn10300/configure	/^func_basename ()$/;"	f
func_basename	sim/moxie/configure	/^func_basename ()$/;"	f
func_basename	sim/msp430/configure	/^func_basename ()$/;"	f
func_basename	sim/or1k/configure	/^func_basename ()$/;"	f
func_basename	sim/rl78/configure	/^func_basename ()$/;"	f
func_basename	sim/rx/configure	/^func_basename ()$/;"	f
func_basename	sim/sh/configure	/^func_basename ()$/;"	f
func_basename	sim/sh64/configure	/^func_basename ()$/;"	f
func_basename	sim/v850/configure	/^func_basename ()$/;"	f
func_basename	zlib/configure	/^func_basename ()$/;"	f
func_cc_basename	bfd/configure	/^func_cc_basename ()$/;"	f
func_cc_basename	opcodes/configure	/^func_cc_basename ()$/;"	f
func_check_prog_grep	ltmain.sh	/^  func_check_prog_grep ()$/;"	f
func_check_prog_sed	ltmain.sh	/^  func_check_prog_sed ()$/;"	f
func_check_version_match	ltmain.sh	/^func_check_version_match ()$/;"	f
func_cl_dashL	compile	/^func_cl_dashL ()$/;"	f
func_cl_dashl	compile	/^func_cl_dashl ()$/;"	f
func_cl_wrapper	compile	/^func_cl_wrapper ()$/;"	f
func_cold	gdb/stubs/sh-stub.c	/^    void (*func_cold) ();$/;"	m	struct:__anon1716	file:
func_command	gdb/stack.c	/^func_command (const char *arg, int from_tty)$/;"	f	file:
func_config	ltmain.sh	/^func_config ()$/;"	f
func_convert_core_file_wine_to_w32	ltmain.sh	/^func_convert_core_file_wine_to_w32 ()$/;"	f
func_convert_core_msys_to_w32	ltmain.sh	/^func_convert_core_msys_to_w32 ()$/;"	f
func_convert_core_path_wine_to_w32	ltmain.sh	/^func_convert_core_path_wine_to_w32 ()$/;"	f
func_convert_file_check	ltmain.sh	/^func_convert_file_check ()$/;"	f
func_convert_file_cygwin_to_w32	ltmain.sh	/^func_convert_file_cygwin_to_w32 ()$/;"	f
func_convert_file_msys_to_cygwin	ltmain.sh	/^func_convert_file_msys_to_cygwin ()$/;"	f
func_convert_file_msys_to_w32	ltmain.sh	/^func_convert_file_msys_to_w32 ()$/;"	f
func_convert_file_nix_to_cygwin	ltmain.sh	/^func_convert_file_nix_to_cygwin ()$/;"	f
func_convert_file_nix_to_w32	ltmain.sh	/^func_convert_file_nix_to_w32 ()$/;"	f
func_convert_file_noop	ltmain.sh	/^func_convert_file_noop ()$/;"	f
func_convert_path_check	ltmain.sh	/^func_convert_path_check ()$/;"	f
func_convert_path_cygwin_to_w32	ltmain.sh	/^func_convert_path_cygwin_to_w32 ()$/;"	f
func_convert_path_front_back_pathsep	ltmain.sh	/^func_convert_path_front_back_pathsep ()$/;"	f
func_convert_path_msys_to_cygwin	ltmain.sh	/^func_convert_path_msys_to_cygwin ()$/;"	f
func_convert_path_msys_to_w32	ltmain.sh	/^func_convert_path_msys_to_w32 ()$/;"	f
func_convert_path_nix_to_cygwin	ltmain.sh	/^func_convert_path_nix_to_cygwin ()$/;"	f
func_convert_path_nix_to_w32	ltmain.sh	/^func_convert_path_nix_to_w32 ()$/;"	f
func_convert_path_noop	ltmain.sh	/^func_convert_path_noop ()$/;"	f
func_cu1	gdb/testsuite/gdb.dwarf2/dup-psym.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-anonymous-func.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-basic.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-compressed.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-const.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-intercu.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-intermix.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/dw2-producer.S	/^func_cu1:$/;"	l
func_cu1	gdb/testsuite/gdb.dwarf2/mac-fileno.S	/^func_cu1:$/;"	l
func_cu2	gdb/testsuite/gdb.dwarf2/dw2-anonymous-func.S	/^func_cu2:$/;"	l
func_cygming_dll_for_implib	ltmain.sh	/^func_cygming_dll_for_implib ()$/;"	f
func_cygming_dll_for_implib_fallback	ltmain.sh	/^func_cygming_dll_for_implib_fallback ()$/;"	f
func_cygming_dll_for_implib_fallback_core	ltmain.sh	/^func_cygming_dll_for_implib_fallback_core ()$/;"	f
func_cygming_gnu_implib_p	ltmain.sh	/^func_cygming_gnu_implib_p ()$/;"	f
func_cygming_ms_implib_p	ltmain.sh	/^func_cygming_ms_implib_p ()$/;"	f
func_cygpath	ltmain.sh	/^func_cygpath ()$/;"	f
func_desc_adjust	bfd/elf64-ppc.c	/^func_desc_adjust (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
func_dirname	sim/aarch64/configure	/^func_dirname ()$/;"	f
func_dirname	sim/arm/configure	/^func_dirname ()$/;"	f
func_dirname	sim/avr/configure	/^func_dirname ()$/;"	f
func_dirname	sim/bfin/configure	/^func_dirname ()$/;"	f
func_dirname	sim/cr16/configure	/^func_dirname ()$/;"	f
func_dirname	sim/cris/configure	/^func_dirname ()$/;"	f
func_dirname	sim/d10v/configure	/^func_dirname ()$/;"	f
func_dirname	sim/erc32/configure	/^func_dirname ()$/;"	f
func_dirname	sim/frv/configure	/^func_dirname ()$/;"	f
func_dirname	sim/ft32/configure	/^func_dirname ()$/;"	f
func_dirname	sim/h8300/configure	/^func_dirname ()$/;"	f
func_dirname	sim/iq2000/configure	/^func_dirname ()$/;"	f
func_dirname	sim/lm32/configure	/^func_dirname ()$/;"	f
func_dirname	sim/m32c/configure	/^func_dirname ()$/;"	f
func_dirname	sim/m32r/configure	/^func_dirname ()$/;"	f
func_dirname	sim/m68hc11/configure	/^func_dirname ()$/;"	f
func_dirname	sim/mcore/configure	/^func_dirname ()$/;"	f
func_dirname	sim/microblaze/configure	/^func_dirname ()$/;"	f
func_dirname	sim/mips/configure	/^func_dirname ()$/;"	f
func_dirname	sim/mn10300/configure	/^func_dirname ()$/;"	f
func_dirname	sim/moxie/configure	/^func_dirname ()$/;"	f
func_dirname	sim/msp430/configure	/^func_dirname ()$/;"	f
func_dirname	sim/or1k/configure	/^func_dirname ()$/;"	f
func_dirname	sim/rl78/configure	/^func_dirname ()$/;"	f
func_dirname	sim/rx/configure	/^func_dirname ()$/;"	f
func_dirname	sim/sh/configure	/^func_dirname ()$/;"	f
func_dirname	sim/sh64/configure	/^func_dirname ()$/;"	f
func_dirname	sim/v850/configure	/^func_dirname ()$/;"	f
func_dirname	zlib/configure	/^func_dirname ()$/;"	f
func_dirname_and_basename	sim/aarch64/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/arm/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/avr/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/bfin/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/cr16/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/cris/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/d10v/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/erc32/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/frv/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/ft32/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/h8300/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/iq2000/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/lm32/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/m32c/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/m32r/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/m68hc11/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/mcore/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/microblaze/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/mips/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/mn10300/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/moxie/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/msp430/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/or1k/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/rl78/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/rx/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/sh/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/sh64/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	sim/v850/configure	/^func_dirname_and_basename ()$/;"	f
func_dirname_and_basename	zlib/configure	/^func_dirname_and_basename ()$/;"	f
func_dll_def_p	ltmain.sh	/^func_dll_def_p ()$/;"	f
func_echo	ltmain.sh	/^func_echo ()$/;"	f
func_echo_all	bfd/configure	/^func_echo_all ()$/;"	f
func_echo_all	ltmain.sh	/^func_echo_all ()$/;"	f
func_echo_all	opcodes/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/aarch64/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/arm/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/avr/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/bfin/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/cr16/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/cris/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/d10v/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/erc32/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/frv/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/ft32/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/h8300/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/iq2000/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/lm32/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/m32c/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/m32r/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/m68hc11/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/mcore/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/microblaze/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/mips/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/mn10300/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/moxie/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/msp430/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/or1k/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/rl78/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/rx/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/sh/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/sh64/configure	/^func_echo_all ()$/;"	f
func_echo_all	sim/v850/configure	/^func_echo_all ()$/;"	f
func_echo_all	zlib/configure	/^func_echo_all ()$/;"	f
func_echo_infix_1	ltmain.sh	/^func_echo_infix_1 ()$/;"	f
func_emit_cwrapperexe_src	ltmain.sh	/^func_emit_cwrapperexe_src ()$/;"	f
func_emit_wrapper	ltmain.sh	/^func_emit_wrapper ()$/;"	f
func_enable_tag	ltmain.sh	/^func_enable_tag ()$/;"	f
func_error	ar-lib	/^func_error ()$/;"	f
func_error	ltmain.sh	/^func_error ()$/;"	f
func_exec_program	ltmain.sh	/^func_exec_program ()$/;"	f
func_exec_program_core	ltmain.sh	/^func_exec_program_core ()$/;"	f
func_executable_p	ltmain.sh	/^func_executable_p ()$/;"	f
func_execute_cmds	ltmain.sh	/^func_execute_cmds ()$/;"	f
func_extern_caller	gdb/testsuite/gdb.opt/inline-break.c	/^func_extern_caller (int x)$/;"	f
func_extract_an_archive	ltmain.sh	/^func_extract_an_archive ()$/;"	f
func_extract_archives	ltmain.sh	/^func_extract_archives ()$/;"	f
func_fallback_echo	bfd/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	bfd/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	ltmain.sh	/^func_fallback_echo ()$/;"	f
func_fallback_echo	opcodes/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	opcodes/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/aarch64/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/aarch64/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/arm/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/arm/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/avr/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/avr/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/bfin/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/bfin/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/cr16/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/cr16/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/cris/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/cris/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/d10v/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/d10v/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/erc32/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/erc32/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/frv/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/frv/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/ft32/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/ft32/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/h8300/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/h8300/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/iq2000/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/iq2000/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/lm32/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/lm32/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m32c/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m32c/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m32r/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m32r/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m68hc11/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/m68hc11/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mcore/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mcore/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/microblaze/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/microblaze/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mips/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mips/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mn10300/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/mn10300/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/moxie/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/moxie/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/msp430/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/msp430/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/or1k/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/or1k/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/rl78/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/rl78/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/rx/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/rx/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/sh/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/sh/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/sh64/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/sh64/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	sim/v850/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	sim/v850/configure	/^func_fallback_echo ()$/;"	f
func_fallback_echo	zlib/configure	/^  func_fallback_echo ()$/;"	f
func_fallback_echo	zlib/configure	/^func_fallback_echo ()$/;"	f
func_fatal_configuration	ltmain.sh	/^func_fatal_configuration ()$/;"	f
func_fatal_error	ltmain.sh	/^func_fatal_error ()$/;"	f
func_fatal_help	ltmain.sh	/^func_fatal_help ()$/;"	f
func_features	ltmain.sh	/^func_features ()$/;"	f
func_file_conv	ar-lib	/^func_file_conv ()$/;"	f
func_file_conv	compile	/^func_file_conv ()$/;"	f
func_ftype	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef void func_ftype (void);$/;"	t	file:
func_ftype2	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef func_ftype func_ftype2;$/;"	t	file:
func_generate_dlsyms	ltmain.sh	/^func_generate_dlsyms ()$/;"	f
func_generated_by_libtool_p	ltmain.sh	/^func_generated_by_libtool_p ()$/;"	f
func_get_frame_base_dwarf_block	gdb/dwarf2loc.c	/^func_get_frame_base_dwarf_block (struct symbol *framefunc, CORE_ADDR pc,$/;"	f
func_global	gdb/testsuite/gdb.compile/compile.c	/^func_global (int subtrahend)$/;"	f
func_grep	ltmain.sh	/^func_grep ()$/;"	f
func_help	ltmain.sh	/^func_help ()$/;"	f
func_hookable	ltmain.sh	/^func_hookable ()$/;"	f
func_infer_tag	ltmain.sh	/^func_infer_tag ()$/;"	f
func_init_to_host_path_cmd	ltmain.sh	/^func_init_to_host_path_cmd ()$/;"	f
func_inline_callee	gdb/testsuite/gdb.opt/inline-break.c	/^func_inline_callee (int x)$/;"	f	file:
func_inline_caller	gdb/testsuite/gdb.opt/inline-break.c	/^func_inline_caller (int x)$/;"	f	file:
func_lalib_p	ltmain.sh	/^func_lalib_p ()$/;"	f
func_lalib_unsafe_p	ltmain.sh	/^func_lalib_unsafe_p ()$/;"	f
func_len	ltmain.sh	/^  func_len ()$/;"	f
func_len	sim/aarch64/configure	/^func_len ()$/;"	f
func_len	sim/arm/configure	/^func_len ()$/;"	f
func_len	sim/avr/configure	/^func_len ()$/;"	f
func_len	sim/bfin/configure	/^func_len ()$/;"	f
func_len	sim/cr16/configure	/^func_len ()$/;"	f
func_len	sim/cris/configure	/^func_len ()$/;"	f
func_len	sim/d10v/configure	/^func_len ()$/;"	f
func_len	sim/erc32/configure	/^func_len ()$/;"	f
func_len	sim/frv/configure	/^func_len ()$/;"	f
func_len	sim/ft32/configure	/^func_len ()$/;"	f
func_len	sim/h8300/configure	/^func_len ()$/;"	f
func_len	sim/iq2000/configure	/^func_len ()$/;"	f
func_len	sim/lm32/configure	/^func_len ()$/;"	f
func_len	sim/m32c/configure	/^func_len ()$/;"	f
func_len	sim/m32r/configure	/^func_len ()$/;"	f
func_len	sim/m68hc11/configure	/^func_len ()$/;"	f
func_len	sim/mcore/configure	/^func_len ()$/;"	f
func_len	sim/microblaze/configure	/^func_len ()$/;"	f
func_len	sim/mips/configure	/^func_len ()$/;"	f
func_len	sim/mn10300/configure	/^func_len ()$/;"	f
func_len	sim/moxie/configure	/^func_len ()$/;"	f
func_len	sim/msp430/configure	/^func_len ()$/;"	f
func_len	sim/or1k/configure	/^func_len ()$/;"	f
func_len	sim/rl78/configure	/^func_len ()$/;"	f
func_len	sim/rx/configure	/^func_len ()$/;"	f
func_len	sim/sh/configure	/^func_len ()$/;"	f
func_len	sim/sh64/configure	/^func_len ()$/;"	f
func_len	sim/v850/configure	/^func_len ()$/;"	f
func_len	zlib/configure	/^func_len ()$/;"	f
func_list	bfd/dwarf1.c	/^  struct dwarf1_func* func_list;$/;"	m	struct:dwarf1_unit	typeref:struct:dwarf1_unit::dwarf1_func	file:
func_lo2o	ltmain.sh	/^  func_lo2o ()$/;"	f
func_lo2o	sim/aarch64/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/arm/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/avr/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/bfin/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/cr16/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/cris/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/d10v/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/erc32/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/frv/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/ft32/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/h8300/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/iq2000/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/lm32/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/m32c/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/m32r/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/m68hc11/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/mcore/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/microblaze/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/mips/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/mn10300/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/moxie/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/msp430/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/or1k/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/rl78/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/rx/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/sh/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/sh64/configure	/^func_lo2o ()$/;"	f
func_lo2o	sim/v850/configure	/^func_lo2o ()$/;"	f
func_lo2o	zlib/configure	/^func_lo2o ()$/;"	f
func_loopfb	gdb/testsuite/gdb.dwarf2/dw2-ref-missing-frame-func.c	/^func_loopfb (void)$/;"	f
func_loopfb	gdb/testsuite/gdb.mi/dw2-ref-missing-frame-func.c	/^func_loopfb (void)$/;"	f
func_loopfb_marker	gdb/testsuite/gdb.mi/dw2-ref-missing-frame-main.c	/^func_loopfb_marker (void)$/;"	f
func_lt_dump_args	ltmain.sh	/^func_lt_dump_args ()$/;"	f
func_lt_ver	ltmain.sh	/^func_lt_ver ()$/;"	f
func_ltwrapper_executable_p	ltmain.sh	/^func_ltwrapper_executable_p ()$/;"	f
func_ltwrapper_p	ltmain.sh	/^func_ltwrapper_p ()$/;"	f
func_ltwrapper_script_p	ltmain.sh	/^func_ltwrapper_script_p ()$/;"	f
func_ltwrapper_scriptname	ltmain.sh	/^func_ltwrapper_scriptname ()$/;"	f
func_missing_arg	ltmain.sh	/^func_missing_arg ()$/;"	f
func_mkdir_p	ltmain.sh	/^func_mkdir_p ()$/;"	f
func_mktempdir	ltmain.sh	/^func_mktempdir ()$/;"	f
func_mod	gdb/c-exp.y	/^func_mod:	'(' ')'$/;"	l
func_mod	gdb/f-exp.y	/^func_mod:	'(' ')'$/;"	l
func_mode_compile	ltmain.sh	/^func_mode_compile ()$/;"	f
func_mode_execute	ltmain.sh	/^func_mode_execute ()$/;"	f
func_mode_finish	ltmain.sh	/^func_mode_finish ()$/;"	f
func_mode_help	ltmain.sh	/^func_mode_help ()$/;"	f
func_mode_install	ltmain.sh	/^func_mode_install ()$/;"	f
func_mode_link	ltmain.sh	/^func_mode_link ()$/;"	f
func_mode_uninstall	ltmain.sh	/^func_mode_uninstall ()$/;"	f
func_munge_path_list	bfd/configure	/^func_munge_path_list ()$/;"	f
func_munge_path_list	opcodes/configure	/^func_munge_path_list ()$/;"	f
func_name	bfd/elf32-spu.c	/^func_name (struct function_info *fun)$/;"	f	file:
func_name_match_type	gdb/location.h	/^  symbol_name_match_type func_name_match_type;$/;"	m	struct:explicit_location
func_nodebug	gdb/testsuite/gdb.compile/compile-nodebug.c	/^func_nodebug (int neg)$/;"	f
func_nofb	gdb/testsuite/gdb.dwarf2/dw2-ref-missing-frame-func.c	/^func_nofb (void)$/;"	f
func_nofb	gdb/testsuite/gdb.mi/dw2-ref-missing-frame-func.c	/^func_nofb (void)$/;"	f
func_nofb_marker	gdb/testsuite/gdb.mi/dw2-ref-missing-frame-main.c	/^func_nofb_marker (void)$/;"	f
func_normal_abspath	ltmain.sh	/^func_normal_abspath ()$/;"	f
func_notquiet	ltmain.sh	/^func_notquiet ()$/;"	f
func_opt_split	sim/aarch64/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/arm/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/avr/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/bfin/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/cr16/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/cris/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/d10v/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/erc32/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/frv/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/ft32/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/h8300/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/iq2000/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/lm32/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/m32c/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/m32r/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/m68hc11/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/mcore/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/microblaze/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/mips/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/mn10300/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/moxie/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/msp430/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/or1k/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/rl78/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/rx/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/sh/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/sh64/configure	/^func_opt_split ()$/;"	f
func_opt_split	sim/v850/configure	/^func_opt_split ()$/;"	f
func_opt_split	zlib/configure	/^func_opt_split ()$/;"	f
func_options	ltmain.sh	/^func_options ()$/;"	f
func_options_prep	ltmain.sh	/^func_options_prep ()$/;"	f
func_parse_lt_options	ltmain.sh	/^func_parse_lt_options ()$/;"	f
func_parse_options	ltmain.sh	/^func_parse_options ()$/;"	f
func_path_progs	ltmain.sh	/^func_path_progs ()$/;"	f
func_ptr	gdb/testsuite/gdb.cp/member-ptr.cc	/^  int (*func_ptr) (int);$/;"	m	class:Diamond	file:
func_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  void (*func_ptr) (void);$/;"	m	struct:_struct_decl	file:
func_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  void (*func_ptr) (void);$/;"	m	struct:_struct_decl	file:
func_ptr_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  struct _struct_decl *(*func_ptr_ptr) (int, char *, long);$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::func_ptr_ptr	file:
func_ptr_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  struct _struct_decl *(*func_ptr_ptr) (int, char *, long);$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::func_ptr_ptr	file:
func_ptr_struct	gdb/testsuite/gdb.mi/mi-var-child.c	/^  struct _struct_decl (*func_ptr_struct) (int, char *, long);$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::func_ptr_struct	file:
func_ptr_struct	gdb/testsuite/gdb.mi/var-cmd.c	/^  struct _struct_decl (*func_ptr_struct) (int, char *, long);$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::func_ptr_struct	file:
func_quote_for_eval	ltmain.sh	/^func_quote_for_eval ()$/;"	f
func_quote_for_expand	ltmain.sh	/^func_quote_for_expand ()$/;"	f
func_relative_path	ltmain.sh	/^func_relative_path ()$/;"	f
func_remove_hook	ltmain.sh	/^func_remove_hook ()$/;"	f
func_replace_sysroot	ltmain.sh	/^func_replace_sysroot ()$/;"	f
func_require_term_colors	ltmain.sh	/^func_require_term_colors ()$/;"	f
func_resolve_sysroot	ltmain.sh	/^func_resolve_sysroot ()$/;"	f
func_run_hooks	ltmain.sh	/^func_run_hooks ()$/;"	f
func_sec	bfd/elf64-ppc.c	/^      asection **func_sec;$/;"	m	struct:_ppc64_elf_section_data::__anon1171::_opd_sec_data	file:
func_show_eval	ltmain.sh	/^func_show_eval ()$/;"	f
func_show_eval_locale	ltmain.sh	/^func_show_eval_locale ()$/;"	f
func_sort_ver	ltmain.sh	/^func_sort_ver ()$/;"	f
func_source	ltmain.sh	/^func_source ()$/;"	f
func_split_equals	ltmain.sh	/^  func_split_equals ()$/;"	f
func_split_short_opt	ltmain.sh	/^  func_split_short_opt ()$/;"	f
func_static	gdb/testsuite/gdb.compile/compile.c	/^func_static (int addend)$/;"	f	file:
func_stripname	ltmain.sh	/^  func_stripname ()$/;"	f
func_stripname	sim/aarch64/configure	/^func_stripname ()$/;"	f
func_stripname	sim/arm/configure	/^func_stripname ()$/;"	f
func_stripname	sim/avr/configure	/^func_stripname ()$/;"	f
func_stripname	sim/bfin/configure	/^func_stripname ()$/;"	f
func_stripname	sim/cr16/configure	/^func_stripname ()$/;"	f
func_stripname	sim/cris/configure	/^func_stripname ()$/;"	f
func_stripname	sim/d10v/configure	/^func_stripname ()$/;"	f
func_stripname	sim/erc32/configure	/^func_stripname ()$/;"	f
func_stripname	sim/frv/configure	/^func_stripname ()$/;"	f
func_stripname	sim/ft32/configure	/^func_stripname ()$/;"	f
func_stripname	sim/h8300/configure	/^func_stripname ()$/;"	f
func_stripname	sim/iq2000/configure	/^func_stripname ()$/;"	f
func_stripname	sim/lm32/configure	/^func_stripname ()$/;"	f
func_stripname	sim/m32c/configure	/^func_stripname ()$/;"	f
func_stripname	sim/m32r/configure	/^func_stripname ()$/;"	f
func_stripname	sim/m68hc11/configure	/^func_stripname ()$/;"	f
func_stripname	sim/mcore/configure	/^func_stripname ()$/;"	f
func_stripname	sim/microblaze/configure	/^func_stripname ()$/;"	f
func_stripname	sim/mips/configure	/^func_stripname ()$/;"	f
func_stripname	sim/mn10300/configure	/^func_stripname ()$/;"	f
func_stripname	sim/moxie/configure	/^func_stripname ()$/;"	f
func_stripname	sim/msp430/configure	/^func_stripname ()$/;"	f
func_stripname	sim/or1k/configure	/^func_stripname ()$/;"	f
func_stripname	sim/rl78/configure	/^func_stripname ()$/;"	f
func_stripname	sim/rx/configure	/^func_stripname ()$/;"	f
func_stripname	sim/sh/configure	/^func_stripname ()$/;"	f
func_stripname	sim/sh64/configure	/^func_stripname ()$/;"	f
func_stripname	sim/v850/configure	/^func_stripname ()$/;"	f
func_stripname	zlib/configure	/^func_stripname ()$/;"	f
func_stuff	gdb/gdbtypes.h	/^  struct func_type *func_stuff;$/;"	m	union:type_specific	typeref:struct:type_specific::func_type
func_suncc_cstd_abi	ltmain.sh	/^func_suncc_cstd_abi ()$/;"	f
func_sym	gdb/compile/compile-object-load.h	/^  struct symbol *func_sym;$/;"	m	struct:compile_module	typeref:struct:compile_module::symbol
func_table	bfd/vms-alpha.c	/^  struct funcinfo *func_table;$/;"	m	struct:module	typeref:struct:module::funcinfo	file:
func_to_host_file	ltmain.sh	/^func_to_host_file ()$/;"	f
func_to_host_path	ltmain.sh	/^func_to_host_path ()$/;"	f
func_to_tool_file	ltmain.sh	/^func_to_tool_file ()$/;"	f
func_tr_sh	ltmain.sh	/^func_tr_sh ()$/;"	f
func_type	gdb/common/observable.h	/^  typedef std::function<void (T...)> func_type;$/;"	t	class:gdb::observers::observable
func_type	gdb/gdbtypes.h	/^struct func_type$/;"	s
func_type	gdb/testsuite/gdb.base/ptype.c	/^typedef int (*func_type) (int (*) (int, float), float);$/;"	t	file:
func_unit	include/opcode/tic6x.h	/^  tic6x_func_unit_base func_unit;$/;"	m	struct:__anon1320
func_unit_end	sim/ppc/ld-insn.h	/^  table_model_entry *func_unit_end;$/;"	m	struct:_model
func_unit_start	sim/ppc/ld-insn.h	/^  table_model_entry *func_unit_start;$/;"	m	struct:_model
func_usage	ltmain.sh	/^func_usage ()$/;"	f
func_usage_message	ltmain.sh	/^func_usage_message ()$/;"	f
func_validate_options	ltmain.sh	/^func_validate_options ()$/;"	f
func_verbose	ltmain.sh	/^func_verbose ()$/;"	f
func_verify_no_selftailcall	gdb/dwarf2loc.c	/^func_verify_no_selftailcall (struct gdbarch *gdbarch, CORE_ADDR verify_addr)$/;"	f	file:
func_version	ltmain.sh	/^func_version ()$/;"	f
func_void_type	gdb/avr-tdep.c	/^  struct type *func_void_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
func_voyd	gdb/m32c-tdep.c	/^  struct type *voyd, *ptr_voyd, *func_voyd;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
func_warm	gdb/stubs/sh-stub.c	/^    void (*func_warm) ();$/;"	m	struct:__anon1716	file:
func_warn_and_continue	ltmain.sh	/^func_warn_and_continue ()$/;"	f
func_warning	ltmain.sh	/^func_warning ()$/;"	f
func_win32_import_lib_p	ltmain.sh	/^func_win32_import_lib_p ()$/;"	f
func_win32_libid	ltmain.sh	/^func_win32_libid ()$/;"	f
func_write_libtool_object	ltmain.sh	/^func_write_libtool_object ()$/;"	f
func_xform	ltmain.sh	/^  func_xform ()$/;"	f
func_xform	sim/aarch64/configure	/^func_xform ()$/;"	f
func_xform	sim/arm/configure	/^func_xform ()$/;"	f
func_xform	sim/avr/configure	/^func_xform ()$/;"	f
func_xform	sim/bfin/configure	/^func_xform ()$/;"	f
func_xform	sim/cr16/configure	/^func_xform ()$/;"	f
func_xform	sim/cris/configure	/^func_xform ()$/;"	f
func_xform	sim/d10v/configure	/^func_xform ()$/;"	f
func_xform	sim/erc32/configure	/^func_xform ()$/;"	f
func_xform	sim/frv/configure	/^func_xform ()$/;"	f
func_xform	sim/ft32/configure	/^func_xform ()$/;"	f
func_xform	sim/h8300/configure	/^func_xform ()$/;"	f
func_xform	sim/iq2000/configure	/^func_xform ()$/;"	f
func_xform	sim/lm32/configure	/^func_xform ()$/;"	f
func_xform	sim/m32c/configure	/^func_xform ()$/;"	f
func_xform	sim/m32r/configure	/^func_xform ()$/;"	f
func_xform	sim/m68hc11/configure	/^func_xform ()$/;"	f
func_xform	sim/mcore/configure	/^func_xform ()$/;"	f
func_xform	sim/microblaze/configure	/^func_xform ()$/;"	f
func_xform	sim/mips/configure	/^func_xform ()$/;"	f
func_xform	sim/mn10300/configure	/^func_xform ()$/;"	f
func_xform	sim/moxie/configure	/^func_xform ()$/;"	f
func_xform	sim/msp430/configure	/^func_xform ()$/;"	f
func_xform	sim/or1k/configure	/^func_xform ()$/;"	f
func_xform	sim/rl78/configure	/^func_xform ()$/;"	f
func_xform	sim/rx/configure	/^func_xform ()$/;"	f
func_xform	sim/sh/configure	/^func_xform ()$/;"	f
func_xform	sim/sh64/configure	/^func_xform ()$/;"	f
func_xform	sim/v850/configure	/^func_xform ()$/;"	f
func_xform	zlib/configure	/^func_xform ()$/;"	f
funca	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^void funca(void)$/;"	f
funca	gdb/testsuite/gdb.python/py-framefilter.c	/^void funca(void)$/;"	f
funcall_chain	gdb/parse.c	/^static std::vector<int> *funcall_chain;$/;"	m	class:std	file:
funcb	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^void funcb(int j)$/;"	f
funcb	gdb/testsuite/gdb.python/py-framefilter.c	/^void funcb(int j)$/;"	f
funccode	gdb/arch/loongarch-insn.h	6;"	d
funcdesc	bfd/elf32-sh.c	/^  union gotref funcdesc;$/;"	m	struct:elf_sh_link_hash_entry	typeref:union:elf_sh_link_hash_entry::gotref	file:
funcdesc_cnt	bfd/elf32-arm.c	/^  unsigned int funcdesc_cnt;$/;"	m	struct:fdpic_global	file:
funcdesc_cnt	bfd/elf32-arm.c	/^  unsigned int funcdesc_cnt;$/;"	m	struct:fdpic_local	file:
funcdesc_offset	bfd/elf32-arm.c	/^  int funcdesc_offset;$/;"	m	struct:fdpic_global	file:
funcdesc_offset	bfd/elf32-arm.c	/^  int funcdesc_offset;$/;"	m	struct:fdpic_local	file:
funcinfo	bfd/dwarf2.c	/^  struct funcinfo *	funcinfo;$/;"	m	struct:lookup_funcinfo	typeref:struct:lookup_funcinfo::funcinfo	file:
funcinfo	bfd/dwarf2.c	/^struct funcinfo$/;"	s	file:
funcinfo	bfd/vms-alpha.c	/^struct funcinfo$/;"	s	file:
funcinfo_hash_table	bfd/dwarf2.c	/^  struct info_hash_table *funcinfo_hash_table;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::info_hash_table	file:
funcptr	include/hp-symtab.h	/^  dnttpointer funcptr        ;     \/* pointer to function           *\/$/;"	m	struct:dntt_type_friend_func
funcptr	include/hp-symtab.h	/^  dnttpointer funcptr        ;     \/* points to FUNCTION symbol     *\/$/;"	m	struct:dntt_type_vfunc
funcs	gdb/addrmap.c	/^  const struct addrmap_funcs *funcs;$/;"	m	struct:addrmap	typeref:struct:addrmap::addrmap_funcs	file:
funcs	gdb/testsuite/gdb.base/stap-probe.c	/^struct funcs$/;"	s	file:
funcs	gdb/value.c	/^      const struct lval_funcs *funcs;$/;"	m	struct:value::__anon2059::__anon2061	typeref:struct:value::__anon2059::__anon2061::lval_funcs	file:
funcs	libiberty/pex-common.h	/^  const struct pex_funcs *funcs;$/;"	m	struct:pex_obj	typeref:struct:pex_obj::pex_funcs
funcs	libiberty/pex-djgpp.c	/^const struct pex_funcs funcs =$/;"	v	typeref:struct:pex_funcs
funcs	libiberty/pex-msdos.c	/^const struct pex_funcs funcs =$/;"	v	typeref:struct:pex_funcs
funcs	libiberty/pex-unix.c	/^const struct pex_funcs funcs =$/;"	v	typeref:struct:pex_funcs
funcs	libiberty/pex-win32.c	/^const struct pex_funcs funcs =$/;"	v	typeref:struct:pex_funcs
function	bfd/coff-bfd.h	/^  const char *function;$/;"	m	struct:coff_section_tdata
function	gdb/block.h	/^  struct symbol *function;$/;"	m	struct:block	typeref:struct:block::symbol
function	gdb/break-catch-throw.c	/^  const char *function;$/;"	m	struct:exception_names	file:
function	gdb/cli/cli-decode.h	/^    function;$/;"	m	struct:cmd_list_element	typeref:union:cmd_list_element::__anon1755
function	gdb/common/cleanups.c	/^  void (*function) (void *);$/;"	m	struct:cleanup	file:
function	gdb/continuations.c	/^  continuation_ftype *function;$/;"	m	struct:continuation	file:
function	gdb/infcall.c	/^  struct value *function;$/;"	m	struct:call_return_meta_info	typeref:struct:call_return_meta_info::value	file:
function	gdb/infcmd.c	/^  struct symbol *function;$/;"	m	struct:finish_command_fsm	typeref:struct:finish_command_fsm::symbol	file:
function	gdb/python/lib/gdb/FrameDecorator.py	/^    def function(self):$/;"	m	class:FrameDecorator
function	gdb/testsuite/gdb.base/continue-after-aborted-step-over.c	/^function (void)$/;"	f
function	gdb/testsuite/gdb.base/disabled-location.c	/^function (void)$/;"	f	file:
function	gdb/testsuite/gdb.base/dprintf-detach.c	/^function (void)$/;"	f	file:
function	gdb/testsuite/gdb.base/inferior-died.c	/^void function(void)$/;"	f
function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  static void function (void) { } \/\/ operation_1<T>::function$/;"	f	struct:operation_1
function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  static void function (void) { } \/\/ operation_2<T>::function$/;"	f	struct:operation_2
function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  static void function (void) { } \/\/ operation_3<T>::function$/;"	f	struct:operation_3
function	gdb/testsuite/gdb.cp/cpexprs.cc	/^  static void function (void) { } \/\/ operation_4<T>::function$/;"	f	struct:operation_4
function	gdb/testsuite/gdb.cp/save-bp-qualified.cc	/^S::function ()$/;"	f	class:S
function	gdb/testsuite/gdb.cp/save-bp-qualified.cc	/^function ()$/;"	f
function	gdb/testsuite/gdb.python/py-framefilter-invalidarg.py	/^    def function (self):$/;"	m	class:Reverse_Function
function	gdb/testsuite/gdb.python/py-framefilter.py	/^    def function (self):$/;"	m	class:Dummy
function	gdb/testsuite/gdb.python/py-framefilter.py	/^    def function (self):$/;"	m	class:Reverse_Function
function	gdb/testsuite/gdb.python/py-framefilter.py	/^    def function(self):$/;"	m	class:ErrorInName
function	gdb/testsuite/gdb.python/py-record-btrace.c	/^function (int arg)$/;"	f
function	gdb/testsuite/gdb.python/py-record-full.c	/^function (int arg)$/;"	f
function	gdb/testsuite/gdb.threads/attach-slow-waitpid.c	/^function (void)$/;"	f
function	gdb/value.c	/^    struct internal_function *function;$/;"	m	struct:internalvar_data::__anon2063	typeref:struct:internalvar_data::__anon2063::internal_function	file:
function	readline/bind.c	/^  _rl_parser_func_t *function;$/;"	m	struct:__anon2101	file:
function	readline/keymaps.h	/^  rl_command_func_t *function;$/;"	m	struct:_keymap_entry
function	readline/readline.h	/^  rl_command_func_t *function;$/;"	m	struct:_funmap
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, DF);$/;"	m	struct:__anon660::__anon661::__anon684
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, DI);$/;"	m	struct:__anon660::__anon661::__anon683
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, HI);$/;"	m	struct:__anon660::__anon661::__anon681
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, QI);$/;"	m	struct:__anon660::__anon661::__anon680
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, SI *);$/;"	m	struct:__anon660::__anon661::__anon685
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, IADDR, SI, SI);$/;"	m	struct:__anon660::__anon661::__anon682
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, DF);$/;"	m	struct:__anon660::__anon661::__anon671
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, DI);$/;"	m	struct:__anon660::__anon661::__anon670
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, SF);$/;"	m	struct:__anon660::__anon661::__anon669
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, SI *);$/;"	m	struct:__anon660::__anon661::__anon672
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, UHI);$/;"	m	struct:__anon660::__anon661::__anon667
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, UINT, USI);$/;"	m	struct:__anon660::__anon661::__anon668
function	sim/common/cgen-par.h	/^      void (*function)(SIM_CPU *, USI);$/;"	m	struct:__anon660::__anon661::__anon673
function0	libiberty/copysign.c	/^    unsigned int function0:3;$/;"	m	struct:__anon1205::__anon1207	file:
function0	libiberty/copysign.c	/^    unsigned int function0:3;$/;"	m	struct:__anon1209::__anon1211	file:
function0	libiberty/copysign.c	/^    unsigned int function0:6;$/;"	m	struct:__anon1213::__anon1215	file:
function0	libiberty/copysign.c	/^    unsigned int function0:6;$/;"	m	struct:__anon1216::__anon1218	file:
function1	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void function1 (int val)$/;"	f	class:NextOverThrowDerivates
function1	libiberty/copysign.c	/^    unsigned int function1:16;$/;"	m	struct:__anon1205::__anon1207	file:
function1	libiberty/copysign.c	/^    unsigned int function1:16;$/;"	m	struct:__anon1209::__anon1211	file:
function1	libiberty/copysign.c	/^    unsigned int function1:16;$/;"	m	struct:__anon1213::__anon1215	file:
function1	libiberty/copysign.c	/^    unsigned int function1:16;$/;"	m	struct:__anon1216::__anon1218	file:
function2	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void function2 (int val)$/;"	f	class:NextOverThrowDerivates
function2	libiberty/copysign.c	/^    unsigned int function2:16;$/;"	m	struct:__anon1205::__anon1207	file:
function2	libiberty/copysign.c	/^    unsigned int function2:16;$/;"	m	struct:__anon1209::__anon1211	file:
function3	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void function3 (int val)$/;"	f	class:NextOverThrowDerivates
function3	libiberty/copysign.c	/^    unsigned int function3:16;$/;"	m	struct:__anon1205::__anon1207	file:
function3	libiberty/copysign.c	/^    unsigned int function3:16;$/;"	m	struct:__anon1209::__anon1211	file:
function_arglist	gdb/cp-name-parser.y	/^function_arglist:	'(' function_args ')' qualifiers_opt %prec NAME$/;"	l
function_args	gdb/cp-name-parser.y	/^function_args	:	typespec_2$/;"	l
function_bar	gdb/testsuite/gdb.base/relocate.c	/^function_bar ()$/;"	f
function_call	gdb/contrib/exsummary.py	/^def function_call(to, frm, location):$/;"	f
function_command	gdb/value.c	/^function_command (const char *command, int from_tty)$/;"	f	file:
function_decl_type	sim/igen/gen.h	/^function_decl_type;$/;"	t	typeref:enum:__anon590
function_destroyer	gdb/value.c	/^function_destroyer (struct cmd_list_element *self, void *ignore)$/;"	f	file:
function_entry	sim/igen/ld-insn.h	/^typedef struct _function_entry function_entry;$/;"	t	typeref:struct:_function_entry
function_entry_handler	sim/igen/ld-insn.h	/^typedef void function_entry_handler$/;"	t
function_entry_traverse	sim/igen/ld-insn.c	/^function_entry_traverse (lf *file,$/;"	f
function_foo	gdb/testsuite/gdb.base/relocate.c	/^function_foo ()$/;"	f
function_handler	sim/ppc/ld-insn.h	/^typedef void function_handler$/;"	t
function_info	bfd/elf32-spu.c	/^struct function_info$/;"	s	file:
function_list	gdb/gdbarch.sh	/^function_list ()$/;"	f
function_lookup_test	gdb/testsuite/gdb.python/py-pp-maint.c	/^struct function_lookup_test$/;"	s	file:
function_lookup_test	gdb/testsuite/gdb.python/py-pp-registration.c	/^struct function_lookup_test$/;"	s	file:
function_map	gdb/contrib/exsummary.py	/^function_map = {}$/;"	v
function_method	gdb/c-exp.y	/^function_method:       exp '(' parameter_typelist ')' const_or_volatile$/;"	l
function_method_void	gdb/c-exp.y	/^function_method_void:	    exp '(' ')' const_or_volatile$/;"	l
function_method_void_or_typelist	gdb/c-exp.y	/^function_method_void_or_typelist: function_method$/;"	l
function_model_name_field	sim/igen/ld-insn.h	/^  function_model_name_field = 0,$/;"	e	enum:__anon571
function_name	bfd/syms.c	/^  char *function_name;$/;"	m	struct:indexentry	file:
function_name	gdb/breakpoint.h	/^  char *function_name = NULL;$/;"	m	class:bp_location
function_name	gdb/location.h	/^  char *function_name;$/;"	m	struct:explicit_location
function_name	sim/ppc/ld-insn.h	/^  function_name = insn_name,$/;"	e	enum:__anon944
function_name_field	sim/igen/ld-insn.h	/^  function_name_field,$/;"	e	enum:__anon570
function_name_is_marked_for_skip	gdb/skip.c	/^function_name_is_marked_for_skip (const char *function_name,$/;"	f
function_name_prefix_engine	sim/igen/gen.h	/^  function_name_prefix_engine,$/;"	e	enum:__anon589
function_name_prefix_icache	sim/igen/gen.h	/^  function_name_prefix_icache,$/;"	e	enum:__anon589
function_name_prefix_icache	sim/ppc/igen.h	/^  function_name_prefix_icache,$/;"	e	enum:__anon954
function_name_prefix_idecode	sim/igen/gen.h	/^  function_name_prefix_idecode,$/;"	e	enum:__anon589
function_name_prefix_idecode	sim/ppc/igen.h	/^  function_name_prefix_idecode,$/;"	e	enum:__anon954
function_name_prefix_itable	sim/igen/gen.h	/^  function_name_prefix_itable,$/;"	e	enum:__anon589
function_name_prefix_itable	sim/ppc/igen.h	/^  function_name_prefix_itable,$/;"	e	enum:__anon954
function_name_prefix_none	sim/igen/gen.h	/^  function_name_prefix_none$/;"	e	enum:__anon589
function_name_prefix_none	sim/ppc/igen.h	/^  function_name_prefix_none$/;"	e	enum:__anon954
function_name_prefix_semantics	sim/igen/gen.h	/^  function_name_prefix_semantics,$/;"	e	enum:__anon589
function_name_prefix_semantics	sim/ppc/igen.h	/^  function_name_prefix_semantics,$/;"	e	enum:__anon954
function_offset	include/mach-o/unwind.h	/^  unsigned char function_offset[4];$/;"	m	struct:mach_o_unwind_index_entry
function_offset	include/mach-o/unwind.h	/^  unsigned char function_offset[4];$/;"	m	struct:mach_o_unwind_lsda_index_entry
function_offset	include/mach-o/unwind.h	/^  unsigned char function_offset[4];$/;"	m	struct:mach_o_unwind_regular_second_level_entry
function_outside_compilation_unit_complaint	gdb/dbxread.c	/^function_outside_compilation_unit_complaint (const char *arg1)$/;"	f	file:
function_outside_compilation_unit_complaint	gdb/mdebugread.c	/^function_outside_compilation_unit_complaint (const char *arg1)$/;"	f	file:
function_outside_compilation_unit_complaint	gdb/xcoffread.c	/^function_outside_compilation_unit_complaint (const char *arg1)$/;"	f	file:
function_param	sim/ppc/ld-insn.h	/^  function_param = insn_comment$/;"	e	enum:__anon944
function_param_field	sim/igen/ld-insn.h	/^  function_param_field,$/;"	e	enum:__anon570
function_record	sim/igen/ld-insn.c	/^  function_record,$/;"	e	enum:__anon591	file:
function_referencing_a_thread_local	gdb/testsuite/gdb.threads/tls2.c	/^function_referencing_a_thread_local (void)$/;"	f
function_referencing_file2_thread_local	gdb/testsuite/gdb.threads/tls.c	/^function_referencing_file2_thread_local (void)$/;"	f
function_static_state	gdb/testsuite/gdb.reverse/machinestate.c	/^function_static_state (void)$/;"	f
function_stub_size	bfd/elfxx-mips.c	/^  bfd_vma function_stub_size;$/;"	m	struct:mips_elf_link_hash_table	file:
function_table	bfd/dwarf2.c	/^  struct funcinfo *function_table;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::funcinfo	file:
function_table_fields	sim/ppc/ld-insn.h	/^} function_table_fields;$/;"	t	typeref:enum:__anon944
function_type	sim/ppc/ld-insn.h	/^  function_type = insn_format,$/;"	e	enum:__anon944
function_typedef_field	sim/igen/ld-insn.h	/^  function_typedef_field = 4,$/;"	e	enum:__anon570
function_value	gdb/python/py-finishbreakpoint.c	/^  PyObject *function_value;$/;"	m	struct:finish_breakpoint_object	file:
function_view	gdb/common/function-view.h	/^class function_view<Res (Args...)>$/;"	c	namespace:gdb
function_with_labels	gdb/testsuite/gdb.linespec/cpls.cc	/^function_with_labels (int i)$/;"	f
functionlist	gdb/value.c	/^static struct cmd_list_element *functionlist;$/;"	v	typeref:struct:cmd_list_element	file:
functionname	include/coff/ecoff.h	/^      const char *functionname;$/;"	m	struct:ecoff_find_line::__anon1505
functions	gdb/btrace.h	/^  std::vector<btrace_function> functions;$/;"	m	struct:btrace_thread_info
functions	gdb/jit.c	/^  struct gdb_reader_funcs *functions;$/;"	m	struct:jit_reader	typeref:struct:jit_reader::gdb_reader_funcs	file:
functions	gdb/value.c	/^    const struct internalvar_funcs *functions;$/;"	m	struct:internalvar_data::__anon2062	typeref:struct:internalvar_data::__anon2062::internalvar_funcs	file:
functions	include/hp-symtab.h	/^  int              functions;    \/* actual number of functions *\/$/;"	m	struct:PXDB_struct
functions	include/hp-symtab.h	/^  int           functions;    \/* actual number of functions *\/$/;"	m	struct:DOC_info_PXDB_header_struct
functions	libiberty/simple-object-common.h	/^  const struct simple_object_functions *functions;$/;"	m	struct:simple_object_attributes_struct	typeref:struct:simple_object_attributes_struct::simple_object_functions
functions	libiberty/simple-object-common.h	/^  const struct simple_object_functions *functions;$/;"	m	struct:simple_object_read_struct	typeref:struct:simple_object_read_struct::simple_object_functions
functions	libiberty/simple-object-common.h	/^  const struct simple_object_functions *functions;$/;"	m	struct:simple_object_write_struct	typeref:struct:simple_object_write_struct::simple_object_functions
functions	opcodes/iq2000-desc.h	/^typedef enum functions {$/;"	g
functions	sim/igen/ld-insn.h	/^  function_entry *functions;$/;"	m	struct:_insn_table
functions	sim/igen/ld-insn.h	/^  function_entry *functions;$/;"	m	struct:_model_table
functions	sim/ppc/ld-insn.h	/^  insn *functions;$/;"	m	struct:_insn_table
fund	gdb/testsuite/gdb.dwarf2/dw2-skip-prologue.c	/^fund (void)$/;"	f	file:
funfirstline	gdb/linespec.c	/^  int funfirstline;$/;"	m	struct:linespec_state	file:
funk	gdb/testsuite/gdb.cp/method.cc	/^class funk$/;"	c	file:
funk	gdb/testsuite/gdb.cp/method.cc	/^funk::funk()$/;"	f	class:funk
funmap	readline/funmap.c	/^FUNMAP **funmap;$/;"	v
funmap_entry	readline/funmap.c	/^static int funmap_entry;$/;"	v	file:
funmap_initialized	readline/funmap.c	/^static int funmap_initialized;$/;"	v	file:
funmap_program_specific_entry_start	readline/funmap.c	/^int funmap_program_specific_entry_start;$/;"	v
funmap_size	readline/funmap.c	/^static int funmap_size;$/;"	v	file:
future	include/hp-symtab.h	/^  long future[2]             ;     \/* padding to 3-word block end  *\/$/;"	m	struct:dntt_type_link
future	include/hp-symtab.h	/^  long future[2]             ;     \/* padding to 3-word block end  *\/$/;"	m	struct:dntt_type_templ_arg
future	include/hp-symtab.h	/^  unsigned long future       ;     \/* padding to 3-word block end   *\/$/;"	m	struct:dntt_type_modifier
future	include/hp-symtab.h	/^  unsigned long future       ;     \/* padding to 3-word block end   *\/$/;"	m	struct:dntt_type_object_id
future	include/hp-symtab.h	/^  unsigned long future[2]    ;     \/* padding to 3-word block end   *\/$/;"	m	struct:dntt_type_friend_func
future	include/hp-symtab.h	/^  unsigned long future[2]    ;     \/* padding to 3-word block end   *\/$/;"	m	struct:dntt_type_inheritance
future1	include/hp-symtab.h	/^  long future1               ;     \/* expansion                    *\/$/;"	m	struct:dntt_type_link
fv_detail	gdb/common/function-view.h	/^namespace fv_detail {$/;"	n	namespace:gdb
fv_reg_base_num	gdb/sh-tdep.c	/^fv_reg_base_num (struct gdbarch *gdbarch, int fv_regnum)$/;"	f	file:
fval	gdb/testsuite/gdb.python/py-pp-maint.c	/^enum flag_enum fval;$/;"	v	typeref:enum:flag_enum
fval	sim/arm/armdefs.h	/^  ARMfval  fval[2];$/;"	m	union:__anon788
fvb	gdb/testsuite/gdb.cp/virtfunc.cc	/^int VB::fvb() {return 300+vb;}$/;"	f	class:VB
fvmlib	bfd/mach-o.h	/^    bfd_mach_o_fvmlib_command fvmlib;$/;"	m	union:bfd_mach_o_load_command::__anon1083
fwait	opcodes/i386-opc.h	/^  unsigned int fwait:1;$/;"	m	struct:i386_opcode_modifier
fwait_prefix	opcodes/i386-dis.c	/^static int fwait_prefix;$/;"	v	file:
fword	opcodes/i386-opc.h	/^      unsigned int fword:1;$/;"	m	struct:i386_operand_type::__anon69
fwrite_file_func	zlib/contrib/minizip/ioapi.c	/^static uLong ZCALLBACK fwrite_file_func (voidpf opaque, voidpf stream, const void* buf, uLong size)$/;"	f	file:
fxsave_offset	gdb/i387-tdep.c	/^static int fxsave_offset[] =$/;"	v	file:
g	bfd/elf32-bfin.c	/^  struct _bfinfdpic_dynamic_got_info *g;$/;"	m	struct:bfinfdpic_elf_link_hash_table	typeref:struct:bfinfdpic_elf_link_hash_table::_bfinfdpic_dynamic_got_info	file:
g	bfd/elf32-bfin.c	/^  struct _bfinfdpic_dynamic_got_info g;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info	typeref:struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_info	file:
g	bfd/elf32-frv.c	/^  struct _frvfdpic_dynamic_got_info *g;$/;"	m	struct:frvfdpic_elf_link_hash_table	typeref:struct:frvfdpic_elf_link_hash_table::_frvfdpic_dynamic_got_info	file:
g	bfd/elf32-frv.c	/^  struct _frvfdpic_dynamic_got_info g;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info	typeref:struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_info	file:
g	bfd/elfxx-mips.c	/^  struct mips_got_info *g;$/;"	m	struct:mips_elf_traverse_got_arg	typeref:struct:mips_elf_traverse_got_arg::mips_got_info	file:
g	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.cc	/^g (int x)$/;"	f
g	gdb/testsuite/gdb.arch/amd64-tailcall-ret.S	/^g:$/;"	l
g	gdb/testsuite/gdb.arch/amd64-tailcall-ret.c	/^g (void)$/;"	f	file:
g	gdb/testsuite/gdb.arch/i386-cfi-notcurrent.S	/^g:$/;"	l
g	gdb/testsuite/gdb.base/break-inline.c	/^static int g;$/;"	v	file:
g	gdb/testsuite/gdb.base/dprintf.c	/^static int g;$/;"	v	file:
g	gdb/testsuite/gdb.base/dump.c	/^  int g;$/;"	m	struct:teststruct	file:
g	gdb/testsuite/gdb.base/long_long.c	/^unsigned char g[MAX_BYTES];$/;"	v
g	gdb/testsuite/gdb.base/prelink-lib.c	/^g (void (*p)(void))$/;"	f
g	gdb/testsuite/gdb.base/shmain.c	/^int g;$/;"	v
g	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	m	struct:struct7	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
g	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
g	gdb/testsuite/gdb.base/watch-bitfields.c	/^  int g:7;$/;"	m	struct:foo	file:
g	gdb/testsuite/gdb.base/watchpoint-solib-shr.c	/^int g = 0;$/;"	v
g	gdb/testsuite/gdb.cp/breakpoint.cc	/^int g = 0;$/;"	v
g	gdb/testsuite/gdb.cp/chained-calls.cc	/^g (const S &s)$/;"	f
g	gdb/testsuite/gdb.cp/classes.cc	/^  int g;$/;"	m	class:mixed_protection_class	file:
g	gdb/testsuite/gdb.cp/classes.cc	/^  int g;$/;"	m	struct:mixed_protection_struct	file:
g	gdb/testsuite/gdb.cp/derivation.cc	/^    int g;$/;"	m	class:G	file:
g	gdb/testsuite/gdb.cp/gdb2384.cc	/^int g;$/;"	v
g	gdb/testsuite/gdb.cp/misc.cc	/^  int g;$/;"	m	class:mixed_protection_class	file:
g	gdb/testsuite/gdb.cp/misc.cc	/^  int g;$/;"	m	struct:mixed_protection_struct	file:
g	gdb/testsuite/gdb.cp/nsdecl.cc	/^int g;$/;"	v
g	gdb/testsuite/gdb.cp/templates.cc	/^c g(c*, const c*, volatile c*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^c g(char, c&, const c&, volatile c&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^c g(char, c*&, const c*&, volatile c*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^char g(R, char&, const char&, volatile char&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^char g(S, char*&, const char*&, volatile char*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^char g(char*, const char*, volatile char*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^char g(char, const char, volatile char)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^class c g(c, const c, volatile c)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^double g(char, double&, const double&, volatile double&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^double g(char, double*&, const double*&, volatile double*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^double g(double*, const double*, volatile double*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^double g(double, const double, volatile double)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^float g(char, float&, const float&, volatile float&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^float g(char, float*&, const float*&, volatile float*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^float g(float*, const float*, volatile float*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^float g(float, const float, volatile float)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^int g(R, int&, const int&, volatile int&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^int g(S, int*&, const int*&, volatile int*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^int g(int*, const int*, volatile int*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^int g(int, const int, volatile int)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long double g(char, long double&, const long double&, volatile long double&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long double g(char, long double*&, const long double*&, volatile long double*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long double g(long double*, const long double*, volatile long double*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long double g(long double, const long double, volatile long double)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long g(R, long&, const long&, volatile long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long g(S, long*&, const long*&, volatile long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long g(long*, const long*, volatile long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long g(long, const long, volatile long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long long g(R, long long*&, const long long*&, volatile long long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long long g(S, long long&, const long long&, volatile long long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long long g(long long*, const long long*, volatile long long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^long long g(long long, const long long, volatile long long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^short g(R, short&, const short&, volatile short&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^short g(S, short*&, const short*&, volatile short*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^short g(short*, const short*, volatile short*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^short g(short, const short, volatile short)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed char g(T, R, signed char&, const signed char&, volatile signed char&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed char g(T, S, signed char*&, const signed char*&, volatile signed char*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed char g(T, signed char*, const signed char*, volatile signed char*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed char g(T,signed char, const signed char, volatile signed char)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed int g(T, R, signed int&, const signed int&, volatile signed int&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed int g(T, S, signed int*&, const signed int*&, volatile signed int*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed int g(T, signed int*, const signed int*, volatile signed int*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed int g(T, signed int, const signed int, volatile signed int)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long g(T, R, signed long&, const signed long&, volatile signed long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long g(T, S, signed long*&, const signed long*&, volatile signed long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long g(T, signed long*, const signed long*, volatile signed long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long g(T, signed long, const signed long, volatile signed long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long long g(T, R, signed long long&, const signed long long&, volatile signed long long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long long g(T, S, signed long long*&, const signed long long*&, volatile signed long long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long long g(T, signed long long*, const signed long long*, volatile signed long long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed long long g(T, signed long long, const signed long long, volatile signed long long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed short g(T, R, signed short&, const signed short&, volatile signed short&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed short g(T, S, double, signed short*&, const signed short*&, volatile signed short*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed short g(T, signed short*, const signed short*, volatile signed short*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^signed short g(T, signed short, const signed short, volatile signed short)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned char g(R, unsigned char&, const unsigned char&, volatile unsigned char&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned char g(S, unsigned char*&, const unsigned char*&, volatile unsigned char*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned char g(unsigned char*, const unsigned char*, volatile unsigned char*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned char g(unsigned char, const unsigned char, volatile unsigned char)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned int g(R, unsigned int&, const unsigned int&, volatile unsigned int&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned int g(S, unsigned int*&, const unsigned int*&, volatile unsigned int*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned int g(unsigned int*, const unsigned int*, volatile unsigned int*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned int g(unsigned int, const unsigned int, volatile unsigned int)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long g(S, unsigned long&, const unsigned long&, volatile unsigned long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long g(S, unsigned long*&, const unsigned long*&, volatile unsigned long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long g(unsigned long*, const unsigned long*, volatile unsigned long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long g(unsigned long, const unsigned long, volatile unsigned long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long long g(R, unsigned long long*, const unsigned long long*, volatile unsigned long long*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long long g(S, unsigned long long*&, const unsigned long long*&, volatile unsigned long long*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long long g(unsigned long long&, const unsigned long long&, volatile unsigned long long&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned long long g(unsigned long long, const unsigned long long, volatile unsigned long long)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned short g(R, unsigned short&, const unsigned short&, volatile unsigned short&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned short g(S, unsigned short*&, const unsigned short*&, volatile unsigned short*&)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned short g(unsigned short*, const unsigned short*, volatile unsigned short*)$/;"	f
g	gdb/testsuite/gdb.cp/templates.cc	/^unsigned short g(unsigned short, const unsigned short, volatile unsigned short)$/;"	f
g	gdb/testsuite/gdb.dwarf2/dw2-bad-mips-linkage-name.c	/^g (char *x)$/;"	f
g	gdb/testsuite/gdb.dwarf2/watch-notconst.c	/^g (int j)$/;"	f
g	gdb/testsuite/gdb.guile/scm-frame-inline.c	/^g (void)$/;"	f	file:
g	gdb/testsuite/gdb.mi/mi-dprintf.c	/^static int g;$/;"	v	file:
g	gdb/testsuite/gdb.mi/mi-var-child.c	/^    int g;$/;"	m	struct:_struct_decl::__anon2042	file:
g	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^          int g;$/;"	m	union:Anonymous::__anon2036::__anon2037::__anon2038::__anon2039	file:
g	gdb/testsuite/gdb.mi/var-cmd.c	/^	char g;$/;"	m	struct:anonymous::__anon2051::__anon2052::__anon2053	file:
g	gdb/testsuite/gdb.mi/var-cmd.c	/^    int g;$/;"	m	struct:_struct_decl::__anon2047	file:
g	gdb/testsuite/gdb.python/py-frame-inline.c	/^g (void)$/;"	f	file:
g	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.S	/^g:$/;"	l
g	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.c	/^g (void)$/;"	f	file:
g	gdb/testsuite/gdb.reverse/singlejmp-reverse.S	/^g:$/;"	l
g	gdb/testsuite/gdb.reverse/singlejmp-reverse.c	/^g (void)$/;"	f	file:
g	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char g : 1;$/;"	m	struct:t	file:
g	sim/erc32/sis.h	/^    uint32          g[8];$/;"	m	struct:pstate
g0	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^g0:$/;"	l
g0	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^g0 (void)$/;"	f	file:
g1	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^g1:$/;"	l
g1	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^g1 (int p1)$/;"	f	file:
g13_multiply	sim/rl78/cpu.c	/^int g13_multiply = 0;$/;"	v
g14_multiply	sim/rl78/cpu.c	/^int g14_multiply = 0;$/;"	v
g2	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^g2:$/;"	l
g2	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^g2 (int p1, int p2)$/;"	f	file:
g3	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^g3:$/;"	l
g3	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^g3 (int p1, int p2, int p3)$/;"	f	file:
g4	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^g4:$/;"	l
g4	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^g4 (int p1, int p2, int p3, int p4)$/;"	f	file:
g_A	gdb/testsuite/gdb.cp/classes.cc	/^A g_A;$/;"	v
g_A	gdb/testsuite/gdb.cp/misc.cc	/^A g_A;$/;"	v
g_B	gdb/testsuite/gdb.cp/classes.cc	/^B g_B;$/;"	v
g_B	gdb/testsuite/gdb.cp/misc.cc	/^B g_B;$/;"	v
g_C	gdb/testsuite/gdb.cp/classes.cc	/^C g_C;$/;"	v
g_C	gdb/testsuite/gdb.cp/misc.cc	/^C g_C;$/;"	v
g_D	gdb/testsuite/gdb.cp/classes.cc	/^D g_D;$/;"	v
g_D	gdb/testsuite/gdb.cp/misc.cc	/^D g_D;$/;"	v
g_E	gdb/testsuite/gdb.cp/classes.cc	/^E g_E;$/;"	v
g_E	gdb/testsuite/gdb.cp/misc.cc	/^E g_E;$/;"	v
g_anon_union	gdb/testsuite/gdb.cp/classes.cc	/^class_with_anon_union g_anon_union;$/;"	v
g_anon_union	gdb/testsuite/gdb.cp/misc.cc	/^class_with_anon_union g_anon_union;$/;"	v
g_client_state	gdb/gdbserver/server.c	/^static client_state g_client_state;$/;"	v	file:
g_const_string	gdb/testsuite/gdb.trace/unavailable.cc	/^const char g_const_string[] = "hello world";$/;"	v
g_fluff	gdb/testsuite/gdb.cp/cpexprs.cc	/^static fluff *g_fluff = new fluff ();$/;"	v	file:
g_g_rfa	include/vms/lbr.h	/^  struct vms_rfa g_g_rfa;	\/* Group global.  *\/$/;"	m	struct:vms_lhs	typeref:struct:vms_lhs::vms_rfa
g_int	gdb/testsuite/gdb.trace/unavailable.cc	/^int g_int;$/;"	v
g_mul	gdb/testsuite/gdb.python/py-xmethods.cc	/^int g_mul = 0;$/;"	m	namespace:dop	file:
g_ref	gdb/testsuite/gdb.trace/unavailable.cc	/^int &g_ref = g_int;$/;"	v
g_s	gdb/testsuite/gdb.base/utf8-identifiers.c	/^} g_s;$/;"	v	typeref:struct:S
g_size_diff	gdb/testsuite/gdb.python/py-xmethods.cc	/^int g_size_diff = 0;$/;"	m	namespace:dop	file:
g_size_mul	gdb/testsuite/gdb.python/py-xmethods.cc	/^int g_size_mul = 0;$/;"	m	namespace:dop	file:
g_smallstruct	gdb/testsuite/gdb.trace/unavailable.cc	/^small_struct g_smallstruct;$/;"	v
g_smallstruct_b	gdb/testsuite/gdb.trace/unavailable.cc	/^small_struct_b g_smallstruct_b;$/;"	v
g_string_p	gdb/testsuite/gdb.trace/unavailable.cc	/^const char *g_string_p;$/;"	v
g_string_partial	gdb/testsuite/gdb.trace/unavailable.cc	/^char g_string_partial[sizeof (g_const_string)];$/;"	v
g_string_unavail	gdb/testsuite/gdb.trace/unavailable.cc	/^char g_string_unavail[sizeof (g_const_string)];$/;"	v
g_structref_p	gdb/testsuite/gdb.trace/unavailable.cc	/^StructRef *g_structref_p = &g_structref;$/;"	v
g_target_stack	gdb/target.c	/^static target_stack g_target_stack;$/;"	v	file:
g_vA	gdb/testsuite/gdb.cp/classes.cc	/^vA g_vA;$/;"	v
g_vA	gdb/testsuite/gdb.cp/misc.cc	/^vA g_vA;$/;"	v
g_vB	gdb/testsuite/gdb.cp/classes.cc	/^vB g_vB;$/;"	v
g_vB	gdb/testsuite/gdb.cp/misc.cc	/^vB g_vB;$/;"	v
g_vC	gdb/testsuite/gdb.cp/classes.cc	/^vC g_vC;$/;"	v
g_vC	gdb/testsuite/gdb.cp/misc.cc	/^vC g_vC;$/;"	v
g_vD	gdb/testsuite/gdb.cp/classes.cc	/^vD g_vD;$/;"	v
g_vD	gdb/testsuite/gdb.cp/misc.cc	/^vD g_vD;$/;"	v
g_vE	gdb/testsuite/gdb.cp/classes.cc	/^vE g_vE;$/;"	v
g_vE	gdb/testsuite/gdb.cp/misc.cc	/^vE g_vE;$/;"	v
g_var_s	gdb/testsuite/gdb.base/symbol-alias2.c	/^struct S g_var_s = { 1, 2 };$/;"	v	typeref:struct:S
g_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector short g_vec;$/;"	v
g_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector short g_vec_d = {1, 1, 1, 1};$/;"	v
g_wk_rfa	include/vms/lbr.h	/^  struct vms_rfa g_wk_rfa;	\/* Group weak.  *\/$/;"	m	struct:vms_lhs	typeref:struct:vms_lhs::vms_rfa
ga	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^int ga[OUR_SIZE];$/;"	v
gamma	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned gamma   :1;$/;"	m	struct:bit_flags_combo_t	file:
gamma	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned gamma   :1;$/;"	m	struct:bit_flags_t	file:
gamma	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char gamma   :1;$/;"	m	struct:bit_flags_char_t	file:
gamma	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned gamma   :1;$/;"	m	struct:bit_flags_combo_t	file:
gamma	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned gamma   :1;$/;"	m	struct:bit_flags_t	file:
gamma	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short gamma   :1;$/;"	m	struct:bit_flags_short_t	file:
gap	bfd/elf-linux-core.h	/^    char gap[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
gap	bfd/elf-linux-core.h	/^    char gap[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
gap1	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^char gap1[32];$/;"	v
gap2	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^char gap2[32];$/;"	v
gap3	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^char gap3[32];$/;"	v
garply	gdb/testsuite/gdb.cp/templates.cc	/^template<class T> T Garply<T>::garply (int i, T tt)$/;"	f	class:Garply
gas	opcodes/z8kgen.c	/^gas (void)$/;"	f	file:
gas_release	src-release.sh	/^gas_release()$/;"	f
gate	gdb/testsuite/gdb.arch/i386-gnu-cfi-asm.S	/^gate:$/;"	l
gate_descr	gdb/go32-nat.c	/^struct gate_descr {$/;"	s	file:
gather_arguments	gdb/macroexp.c	/^gather_arguments (const char *name, struct macro_buffer *src, int nargs,$/;"	f	file:
gb	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^int gb[OUR_SIZE];$/;"	v
gb_addr	sim/msp430/msp430-sim.c	/^  int gb_addr;$/;"	m	struct:__anon831	file:
gbl_eisd	include/vms/internal.h	/^    struct vms_internal_gbl_eisd gbl_eisd;$/;"	m	union:vms_internal_eisd_map::__anon1602	typeref:struct:vms_internal_eisd_map::__anon1602::vms_internal_gbl_eisd
gbl_eisd_head	bfd/vms-alpha.c	/^  struct vms_internal_eisd_map *gbl_eisd_head;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_internal_eisd_map	file:
gbl_eisd_tail	bfd/vms-alpha.c	/^  struct vms_internal_eisd_map *gbl_eisd_tail;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_internal_eisd_map	file:
gblnam	include/vms/eisd.h	/^  unsigned char gblnam[EISD__K_GBLNAMLEN];$/;"	m	struct:vms_eisd
gblnam	include/vms/internal.h	/^  unsigned char gblnam[44];	\/* Global name ascic.  *\/$/;"	m	struct:vms_internal_gbl_eisd
gbr	sim/sh/sim-main.h	/^	    int gbr;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
gc	bfd/xcofflink.c	/^  bfd_boolean gc;$/;"	m	struct:xcoff_link_hash_table	file:
gc	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^int gc[OUR_SIZE];$/;"	v
gc_keep	bfd/elf-bfd.h	/^  void (*gc_keep)$/;"	m	struct:elf_backend_data
gc_keep_exported	include/bfdlink.h	/^  unsigned int gc_keep_exported: 1;$/;"	m	struct:bfd_link_info
gc_mark	bfd/bfd-in2.h	/^  unsigned int gc_mark : 1;$/;"	m	struct:bfd_section
gc_mark	bfd/elf-bfd.h	/^      unsigned int gc_mark : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
gc_mark_dynamic_ref	bfd/elf-bfd.h	/^  bfd_boolean (*gc_mark_dynamic_ref)$/;"	m	struct:elf_backend_data
gc_mark_extra_sections	bfd/elf-bfd.h	/^  bfd_boolean (*gc_mark_extra_sections)$/;"	m	struct:elf_backend_data
gc_mark_hook	bfd/elf-bfd.h	/^  elf_gc_mark_hook_fn gc_mark_hook;$/;"	m	struct:elf_backend_data
gc_sections	include/bfdlink.h	/^  unsigned int gc_sections: 1;$/;"	m	struct:bfd_link_info
gc_sweep_hook_fn	bfd/coffgen.c	/^typedef bfd_boolean (*gc_sweep_hook_fn)$/;"	t	file:
gc_sym_list	include/bfdlink.h	/^  struct bfd_sym_chain *gc_sym_list;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_sym_chain
gcc42	gdb/testsuite/gdb.dwarf2/dw2-compdir-oldgcc.S	/^gcc42:	.globl gcc42$/;"	l
gcc43	gdb/testsuite/gdb.dwarf2/dw2-compdir-oldgcc.S	/^gcc43:	.globl gcc43$/;"	l
gcc_address	include/gcc-interface.h	/^typedef unsigned long long gcc_address;$/;"	t
gcc_base_api_version	include/gcc-interface.h	/^enum gcc_base_api_version$/;"	g
gcc_base_context	include/gcc-interface.h	/^struct gcc_base_context$/;"	s
gcc_base_vtable	include/gcc-interface.h	/^struct gcc_base_vtable$/;"	s
gcc_c_api_version	include/gcc-c-interface.h	/^enum gcc_c_api_version$/;"	g
gcc_c_context	include/gcc-c-interface.h	/^struct gcc_c_context$/;"	s
gcc_c_fe_context_function	include/gcc-c-interface.h	/^typedef struct gcc_c_context *gcc_c_fe_context_function$/;"	t	typeref:struct:gcc_c_fe_context_function
gcc_c_fe_vtable	include/gcc-c-interface.h	/^struct gcc_c_fe_vtable$/;"	s
gcc_c_oracle_function	include/gcc-c-interface.h	/^typedef void gcc_c_oracle_function (void *datum,$/;"	t
gcc_c_oracle_request	include/gcc-c-interface.h	/^enum gcc_c_oracle_request$/;"	g
gcc_c_symbol_address_function	include/gcc-c-interface.h	/^typedef gcc_address gcc_c_symbol_address_function (void *datum,$/;"	t
gcc_c_symbol_kind	include/gcc-c-interface.h	/^enum gcc_c_symbol_kind$/;"	g
gcc_convert_symbol	gdb/compile/compile-c-symbols.c	/^gcc_convert_symbol (void *datum,$/;"	f
gcc_cp_api_version	include/gcc-cp-interface.h	/^enum gcc_cp_api_version$/;"	g
gcc_cp_context	include/gcc-cp-interface.h	/^struct gcc_cp_context$/;"	s
gcc_cp_enter_leave_user_expr_scope_function	include/gcc-cp-interface.h	/^typedef void gcc_cp_enter_leave_user_expr_scope_function (void *datum,$/;"	t
gcc_cp_fe_context_function	include/gcc-cp-interface.h	/^typedef struct gcc_cp_context *gcc_cp_fe_context_function$/;"	t	typeref:struct:gcc_cp_fe_context_function
gcc_cp_fe_vtable	include/gcc-cp-interface.h	/^struct gcc_cp_fe_vtable$/;"	s
gcc_cp_function_args	include/gcc-cp-interface.h	/^struct gcc_cp_function_args$/;"	s
gcc_cp_oracle_function	include/gcc-cp-interface.h	/^typedef void gcc_cp_oracle_function (void *datum,$/;"	t
gcc_cp_oracle_request	include/gcc-cp-interface.h	/^enum gcc_cp_oracle_request$/;"	g
gcc_cp_qualifiers	include/gcc-cp-interface.h	/^enum gcc_cp_qualifiers$/;"	g
gcc_cp_ref_qualifiers	include/gcc-cp-interface.h	/^enum gcc_cp_ref_qualifiers {$/;"	g
gcc_cp_symbol_address_function	include/gcc-cp-interface.h	/^typedef gcc_address gcc_cp_symbol_address_function (void *datum,$/;"	t
gcc_cp_symbol_kind	include/gcc-cp-interface.h	/^enum gcc_cp_symbol_kind$/;"	g
gcc_cp_template_arg	include/gcc-cp-interface.h	/^gcc_cp_template_arg;$/;"	t	typeref:union:__anon1601
gcc_cp_template_arg_kind	include/gcc-cp-interface.h	/^gcc_cp_template_arg_kind;$/;"	t	typeref:enum:__anon1600
gcc_cp_template_args	include/gcc-cp-interface.h	/^struct gcc_cp_template_args$/;"	s
gcc_decl	include/gcc-interface.h	/^typedef unsigned long long gcc_decl;$/;"	t
gcc_expr	include/gcc-cp-interface.h	/^typedef unsigned long long gcc_expr;$/;"	t
gcc_plugin_symbol_kind	include/lto-symtab.h	/^enum gcc_plugin_symbol_kind$/;"	g
gcc_plugin_symbol_visibility	include/lto-symtab.h	/^enum gcc_plugin_symbol_visibility$/;"	g
gcc_qualifiers	include/gcc-c-interface.h	/^enum gcc_qualifiers$/;"	g
gcc_symbol_address	gdb/compile/compile-c-symbols.c	/^gcc_symbol_address (void *datum, struct gcc_c_context *gcc_context,$/;"	f
gcc_target_options	gdb/compile/compile-internal.h	/^  const char *gcc_target_options;$/;"	m	struct:compile_instance
gcc_target_options	gdb/gdbarch.c	/^  gdbarch_gcc_target_options_ftype *gcc_target_options;$/;"	m	struct:gdbarch	file:
gcc_type	include/gcc-interface.h	/^typedef unsigned long long gcc_type;$/;"	t
gcc_type_array	include/gcc-interface.h	/^struct gcc_type_array$/;"	s
gcc_type_handle	gdb/compile/compile-c-types.c	/^  gcc_type gcc_type_handle;$/;"	m	struct:type_map_instance	file:
gcc_uint64_t	libiberty/mkstemps.c	/^__extension__ typedef unsigned long long gcc_uint64_t;$/;"	t	file:
gcc_uint64_t	libiberty/mkstemps.c	/^typedef unsigned long gcc_uint64_t;$/;"	t	file:
gcc_utempl	include/gcc-cp-interface.h	/^typedef unsigned long long gcc_utempl;$/;"	t
gcc_vbase_array	include/gcc-cp-interface.h	/^struct gcc_vbase_array$/;"	s
gccgo_string_p	gdb/go-lang.c	/^gccgo_string_p (struct type *type)$/;"	f	file:
gcd	zlib/examples/gzappend.c	/^local unsigned gcd(unsigned a, unsigned b)$/;"	f
gcmp	gdb/aix-thread.c	/^gcmp (const void *t1v, const void *t2v)$/;"	f	file:
gcore_bfd_target	gdb/gdbarch.c	/^  const char * gcore_bfd_target;$/;"	m	struct:gdbarch	file:
gcore_command	gdb/gcore.c	/^gcore_command (const char *args, int from_tty)$/;"	f	file:
gcore_copy_callback	gdb/gcore.c	/^gcore_copy_callback (bfd *obfd, asection *osec, void *ignored)$/;"	f	file:
gcore_create_callback	gdb/gcore.c	/^gcore_create_callback (CORE_ADDR vaddr, unsigned long size, int read,$/;"	f	file:
gcore_memory_sections	gdb/gcore.c	/^gcore_memory_sections (bfd *obfd)$/;"	f	file:
gcr	sim/mcore/interp.c	110;"	d	file:
gcr0_8259_bit	sim/ppc/hw_opic.c	/^  gcr0_8259_bit = 0x20000000,$/;"	e	enum:__anon911	file:
gcr0_reset_bit	sim/ppc/hw_opic.c	/^  gcr0_reset_bit = 0x80000000,$/;"	e	enum:__anon911	file:
gd	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^int gd[OUR_SIZE];$/;"	v
gdb	gdb/common/array-view.h	/^namespace gdb {$/;"	n
gdb	gdb/common/byte-vector.h	/^namespace gdb {$/;"	n
gdb	gdb/common/def-vector.h	/^namespace gdb {$/;"	n
gdb	gdb/common/default-init-alloc.h	/^namespace gdb {$/;"	n
gdb	gdb/common/function-view.h	/^namespace gdb {$/;"	n
gdb	gdb/common/gdb_optional.h	/^namespace gdb$/;"	n
gdb	gdb/common/gdb_ref_ptr.h	/^namespace gdb$/;"	n
gdb	gdb/common/gdb_splay_tree.h	/^namespace gdb {$/;"	n
gdb	gdb/common/gdb_string_view.h	/^namespace gdb {$/;"	n
gdb	gdb/common/gdb_unique_ptr.h	/^namespace gdb$/;"	n
gdb	gdb/common/gdb_unlinker.h	/^namespace gdb$/;"	n
gdb	gdb/common/hash_enum.h	/^namespace gdb {$/;"	n
gdb	gdb/common/observable.h	/^namespace gdb$/;"	n
gdb	gdb/common/traits.h	/^namespace gdb {$/;"	n
gdb	gdb/cp-name-parser.y	/^gdb::unique_xmalloc_ptr<char>$/;"	l
gdb	gdb/guile/lib/gdb.scm	/^(define-module (gdb)$/;"	f
gdb	gdb/guile/lib/gdb/experimental.scm	/^(define-module (gdb experimental)$/;"	f
gdb	gdb/guile/lib/gdb/iterator.scm	/^(define-module (gdb iterator)$/;"	f
gdb	gdb/guile/lib/gdb/printing.scm	/^(define-module (gdb printing)$/;"	f
gdb	gdb/guile/lib/gdb/support.scm	/^(define-module (gdb support))$/;"	f
gdb	gdb/guile/lib/gdb/types.scm	/^(define-module (gdb types)$/;"	f
gdb	gdb/observable.h	/^namespace gdb$/;"	n
gdb-comment-hook	gdb/gdb-code-style.el	/^(defun gdb-comment-hook ()$/;"	f
gdb-fun-name-hook	gdb/gdb-code-style.el	/^(defun gdb-fun-name-hook ()$/;"	f
gdb-include-hook	gdb/gdb-code-style.el	/^(defun gdb-include-hook ()$/;"	f
gdb-markup-hook	gdb/gdb-code-style.el	/^(defun gdb-markup-hook ()$/;"	f
gdb2029_marker	gdb/testsuite/gdb.arch/powerpc-prologue.c	/^gdb2029_marker (void)$/;"	f
gdb2uw	gdb/ia64-libunwind-tdep.h	/^  int (*gdb2uw) (int);$/;"	m	struct:libunwind_descr
gdbFrameStack	gdb/stubs/m68k-stub.c	/^int   gdbFrameStack[FRAMESIZE];$/;"	v
gdb_PyArg_ParseTupleAndKeywords	gdb/python/python-internal.h	/^gdb_PyArg_ParseTupleAndKeywords (PyObject *args, PyObject *kw,$/;"	f
gdb_PyErr_NewException	gdb/python/python-internal.h	/^gdb_PyErr_NewException (const char *name, PyObject *base, PyObject *dict)$/;"	f
gdb_PyGetSetDef	gdb/python/python-internal.h	/^  constexpr gdb_PyGetSetDef (const char *name_, getter get_, setter set_,$/;"	f	struct:gdb_PyGetSetDef
gdb_PyGetSetDef	gdb/python/python-internal.h	/^  constexpr gdb_PyGetSetDef (std::nullptr_t)$/;"	f	struct:gdb_PyGetSetDef
gdb_PyGetSetDef	gdb/python/python-internal.h	/^struct gdb_PyGetSetDef : PyGetSetDef$/;"	s
gdb_PyObject_CallMethod	gdb/python/python-internal.h	/^gdb_PyObject_CallMethod (PyObject *o, const char *method, const char *format,$/;"	f
gdb_PyObject_GetAttrString	gdb/python/python-internal.h	/^gdb_PyObject_GetAttrString (PyObject *obj,$/;"	f
gdb_PyObject_HasAttrString	gdb/python/python-internal.h	/^gdb_PyObject_HasAttrString (PyObject *obj,$/;"	f
gdb_PySys_GetObject	gdb/python/python-internal.h	/^gdb_PySys_GetObject (const char *name)$/;"	f
gdb_PySys_SetPath	gdb/python/python-internal.h	/^gdb_PySys_SetPath (const GDB_PYSYS_SETPATH_CHAR *path)$/;"	f
gdb_Py_DECREF	gdb/python/python-internal.h	/^gdb_Py_DECREF (void *op) \/* ARI: editCase function *\/$/;"	f
gdb_WEOF	gdb/gdb_wchar.h	108;"	d
gdb_WEOF	gdb/gdb_wchar.h	71;"	d
gdb_abspath	gdb/common/pathstuff.c	/^gdb_abspath (const char *path)$/;"	f	class:gdb
gdb_add_history	gdb/top.c	/^gdb_add_history (const char *command)$/;"	f
gdb_add_symbol_file	gdb/testsuite/gdb.base/sym-file-main.c	/^gdb_add_symbol_file (void *addr, const char *file)$/;"	f
gdb_agent_about_to_close	gdb/gdbserver/tracepoint.c	/^gdb_agent_about_to_close (int pid)$/;"	f
gdb_agent_capability	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int gdb_agent_capability = AGENT_CAPA_STATIC_TRACE;$/;"	v
gdb_agent_gdb_collect	gdb/testsuite/gdb.trace/ftrace-lock.c	/^gdb_agent_gdb_collect (void *tpoint, unsigned char *regs)$/;"	f
gdb_agent_helper_thread	gdb/gdbserver/tracepoint.c	/^gdb_agent_helper_thread (void *arg)$/;"	f	file:
gdb_agent_init	gdb/gdbserver/tracepoint.c	/^gdb_agent_init (void)$/;"	f	file:
gdb_agent_op	gdb/gdbserver/ax.c	/^enum gdb_agent_op$/;"	g	file:
gdb_agent_op_last	gdb/gdbserver/ax.c	/^    gdb_agent_op_last$/;"	e	enum:gdb_agent_op	file:
gdb_agent_op_name	gdb/gdbserver/ax.c	/^gdb_agent_op_name (int op)$/;"	f	file:
gdb_agent_op_names	gdb/gdbserver/ax.c	/^static const char *gdb_agent_op_names [gdb_agent_op_last] =$/;"	v	file:
gdb_agent_op_sizes	gdb/gdbserver/ax.c	/^static const unsigned char gdb_agent_op_sizes [gdb_agent_op_last] =$/;"	v	file:
gdb_agent_remove_socket	gdb/gdbserver/tracepoint.c	/^gdb_agent_remove_socket (void)$/;"	f	file:
gdb_agent_socket_init	gdb/gdbserver/tracepoint.c	/^gdb_agent_socket_init (void)$/;"	f	file:
gdb_argv	gdb/utils.h	/^  explicit gdb_argv (char **array)$/;"	f	class:gdb_argv
gdb_argv	gdb/utils.h	/^  explicit gdb_argv (const char *str)$/;"	f	class:gdb_argv
gdb_argv	gdb/utils.h	/^  gdb_argv ()$/;"	f	class:gdb_argv
gdb_argv	gdb/utils.h	/^class gdb_argv$/;"	c
gdb_arr_test	gdb/testsuite/gdb.trace/actions.c	/^static char   gdb_arr_test[25];$/;"	v	file:
gdb_asm_test	gdb/testsuite/gdb.trace/actions.c	/^void gdb_asm_test (void)$/;"	f
gdb_assert	gdb/common/gdb_assert.h	32;"	d
gdb_assert_fail	gdb/common/gdb_assert.h	39;"	d
gdb_assert_fail	gdb/common/gdb_assert.h	43;"	d
gdb_assert_not_reached	gdb/common/gdb_assert.h	52;"	d
gdb_assert_not_reached	gdb/common/gdb_assert.h	55;"	d
gdb_bank_number	sim/sh/interp.c	/^static int gdb_bank_number;$/;"	v	file:
gdb_bfd_cache	gdb/gdb_bfd.c	/^static htab_t gdb_bfd_cache;$/;"	v	file:
gdb_bfd_cache_search	gdb/gdb_bfd.c	/^struct gdb_bfd_cache_search$/;"	s	file:
gdb_bfd_close_or_warn	gdb/gdb_bfd.c	/^gdb_bfd_close_or_warn (struct bfd *abfd)$/;"	f	file:
gdb_bfd_count_sections	gdb/gdb_bfd.c	/^gdb_bfd_count_sections (bfd *abfd)$/;"	f
gdb_bfd_crc	gdb/gdb_bfd.c	/^gdb_bfd_crc (struct bfd *abfd, unsigned long *crc_out)$/;"	f
gdb_bfd_data	gdb/gdb_bfd.c	/^  gdb_bfd_data (bfd *abfd)$/;"	f	struct:gdb_bfd_data
gdb_bfd_data	gdb/gdb_bfd.c	/^struct gdb_bfd_data$/;"	s	file:
gdb_bfd_errmsg	gdb/utils.c	/^gdb_bfd_errmsg (bfd_error_type error_tag, char **matching)$/;"	f
gdb_bfd_fdopenr	gdb/gdb_bfd.c	/^gdb_bfd_fdopenr (const char *filename, const char *target, int fd)$/;"	f
gdb_bfd_fopen	gdb/gdb_bfd.c	/^gdb_bfd_fopen (const char *filename, const char *target, const char *mode,$/;"	f
gdb_bfd_has_target_filename	gdb/gdb_bfd.c	/^gdb_bfd_has_target_filename (struct bfd *abfd)$/;"	f
gdb_bfd_iovec_fileio_close	gdb/gdb_bfd.c	/^gdb_bfd_iovec_fileio_close (struct bfd *abfd, void *stream)$/;"	f	file:
gdb_bfd_iovec_fileio_fstat	gdb/gdb_bfd.c	/^gdb_bfd_iovec_fileio_fstat (struct bfd *abfd, void *stream,$/;"	f	file:
gdb_bfd_iovec_fileio_open	gdb/gdb_bfd.c	/^gdb_bfd_iovec_fileio_open (struct bfd *abfd, void *inferior)$/;"	f	file:
gdb_bfd_iovec_fileio_pread	gdb/gdb_bfd.c	/^gdb_bfd_iovec_fileio_pread (struct bfd *abfd, void *stream, void *buf,$/;"	f	file:
gdb_bfd_lookup_symbol	gdb/solib.c	/^gdb_bfd_lookup_symbol (bfd *abfd,$/;"	f
gdb_bfd_lookup_symbol_from_symtab	gdb/solib.c	/^gdb_bfd_lookup_symbol_from_symtab (bfd *abfd,$/;"	f
gdb_bfd_mach_o_fat_extract	gdb/solib-darwin.c	/^gdb_bfd_mach_o_fat_extract (bfd *abfd, bfd_format format,$/;"	f	file:
gdb_bfd_map_section	gdb/gdb_bfd.c	/^gdb_bfd_map_section (asection *sectp, bfd_size_type *size)$/;"	f
gdb_bfd_mark_parent	gdb/gdb_bfd.c	/^gdb_bfd_mark_parent (bfd *child, bfd *parent)$/;"	f
gdb_bfd_open	gdb/gdb_bfd.c	/^gdb_bfd_open (const char *name, const char *target, int fd)$/;"	f
gdb_bfd_openr	gdb/gdb_bfd.c	/^gdb_bfd_openr (const char *filename, const char *target)$/;"	f
gdb_bfd_openr_iovec	gdb/gdb_bfd.c	/^gdb_bfd_openr_iovec (const char *filename, const char *target,$/;"	f
gdb_bfd_openr_next_archived_file	gdb/gdb_bfd.c	/^gdb_bfd_openr_next_archived_file (bfd *archive, bfd *previous)$/;"	f
gdb_bfd_openw	gdb/gdb_bfd.c	/^gdb_bfd_openw (const char *filename, const char *target)$/;"	f
gdb_bfd_record_inclusion	gdb/gdb_bfd.c	/^gdb_bfd_record_inclusion (bfd *includer, bfd *includee)$/;"	f
gdb_bfd_ref	gdb/gdb_bfd.c	/^gdb_bfd_ref (struct bfd *abfd)$/;"	f
gdb_bfd_ref_policy	gdb/gdb_bfd.h	/^struct gdb_bfd_ref_policy$/;"	s
gdb_bfd_ref_ptr	gdb/gdb_bfd.h	/^typedef gdb::ref_ptr<struct bfd, gdb_bfd_ref_policy> gdb_bfd_ref_ptr;$/;"	t
gdb_bfd_requires_relocations	gdb/gdb_bfd.c	/^gdb_bfd_requires_relocations (bfd *abfd)$/;"	f
gdb_bfd_section_data	gdb/gdb_bfd.c	/^struct gdb_bfd_section_data$/;"	s	file:
gdb_bfd_section_index	gdb/gdb_bfd.c	/^gdb_bfd_section_index (bfd *abfd, asection *section)$/;"	f
gdb_bfd_unref	gdb/gdb_bfd.c	/^gdb_bfd_unref (struct bfd *abfd)$/;"	f
gdb_blen	gdb/stubs/ia64vms-stub.c	/^static unsigned int gdb_blen;$/;"	v	file:
gdb_block	gdb/jit.c	/^struct gdb_block$/;"	s	file:
gdb_breakpoint	gdb/gdbserver/mem-break.c	/^struct gdb_breakpoint$/;"	s	file:
gdb_breakpoint_Z0	gdb/gdbserver/mem-break.c	/^    gdb_breakpoint_Z0,$/;"	e	enum:bkpt_type	file:
gdb_breakpoint_Z1	gdb/gdbserver/mem-break.c	/^    gdb_breakpoint_Z1,$/;"	e	enum:bkpt_type	file:
gdb_breakpoint_Z2	gdb/gdbserver/mem-break.c	/^    gdb_breakpoint_Z2,$/;"	e	enum:bkpt_type	file:
gdb_breakpoint_Z3	gdb/gdbserver/mem-break.c	/^    gdb_breakpoint_Z3,$/;"	e	enum:bkpt_type	file:
gdb_breakpoint_Z4	gdb/gdbserver/mem-break.c	/^    gdb_breakpoint_Z4,$/;"	e	enum:bkpt_type	file:
gdb_breakpoint_here	gdb/gdbserver/mem-break.c	/^gdb_breakpoint_here (CORE_ADDR where)$/;"	f
gdb_btowc	gdb/gdb_wchar.h	107;"	d
gdb_btowc	gdb/gdb_wchar.h	70;"	d
gdb_buf	gdb/stubs/ia64vms-stub.c	/^static unsigned char gdb_buf[sizeof (struct ia64_all_regs) * 2 + 64];$/;"	v	file:
gdb_buffered_insn_length	gdb/disasm.c	/^gdb_buffered_insn_length (struct gdbarch *gdbarch,$/;"	f
gdb_buffered_insn_length_fprintf	gdb/disasm.c	/^gdb_buffered_insn_length_fprintf (void *stream, const char *format, ...)$/;"	f
gdb_buffered_insn_length_init_dis	gdb/disasm.c	/^gdb_buffered_insn_length_init_dis (struct gdbarch *gdbarch,$/;"	f	file:
gdb_byte	gdb/common/common-types.h	/^typedef bfd_byte gdb_byte;$/;"	t
gdb_byte	gdb/common/common-types.h	/^typedef unsigned char gdb_byte;$/;"	t
gdb_c_test	gdb/testsuite/gdb.trace/actions.c	/^unsigned long   gdb_c_test( unsigned long *parm )$/;"	f
gdb_callback	gdb/remote-sim.c	/^static host_callback gdb_callback;$/;"	v	file:
gdb_catch_this_syscall_p	gdb/gdbserver/linux-low.c	/^gdb_catch_this_syscall_p (struct lwp_info *event_child)$/;"	f	file:
gdb_catching_syscalls_p	gdb/gdbserver/linux-low.c	/^gdb_catching_syscalls_p (struct lwp_info *event_child)$/;"	f	file:
gdb_cgen_cpu_desc	gdb/or1k-tdep.c	/^  CGEN_CPU_DESC gdb_cgen_cpu_desc;$/;"	m	struct:gdbarch_tdep	file:
gdb_char_test	gdb/testsuite/gdb.trace/actions.c	/^static char   gdb_char_test;$/;"	v	file:
gdb_check_format	gdb/corelow.c	/^gdb_check_format (bfd *abfd)$/;"	f	file:
gdb_client_data	gdb/event-loop.h	/^typedef void *gdb_client_data;$/;"	t
gdb_client_data	gdb/gdbserver/event-loop.h	/^typedef void *gdb_client_data;$/;"	t
gdb_collect	gdb/gdbserver/tracepoint.c	/^gdb_collect (struct tracepoint *tpoint, unsigned char *regs)$/;"	f
gdb_collect_ptr	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR gdb_collect_ptr_type gdb_collect_ptr = gdb_collect;$/;"	v
gdb_collect_ptr	gdb/gdbserver/tracepoint.c	111;"	d	file:
gdb_collect_ptr_type	gdb/gdbserver/tracepoint.c	/^typedef void (*gdb_collect_ptr_type) (struct tracepoint *, unsigned char *);$/;"	t	file:
gdb_complete_get_screenwidth	gdb/completer.c	/^gdb_complete_get_screenwidth (const struct match_list_displayer *displayer)$/;"	f	file:
gdb_completer_command_word_break_characters	gdb/completer.c	/^static const char gdb_completer_command_word_break_characters[] =$/;"	v	file:
gdb_completer_file_name_break_characters	gdb/completer.c	/^static const char gdb_completer_file_name_break_characters[] =$/;"	v	file:
gdb_completer_quote_characters	gdb/completer.c	/^static const char gdb_completer_quote_characters[] = "'";$/;"	v	file:
gdb_completer_state	gdb/completer.c	/^struct gdb_completer_state$/;"	s	file:
gdb_completion_word_break_characters	gdb/completer.c	/^gdb_completion_word_break_characters ()$/;"	f
gdb_completion_word_break_characters_throw	gdb/completer.c	/^gdb_completion_word_break_characters_throw ()$/;"	f	file:
gdb_condition_true_at_breakpoint	gdb/gdbserver/mem-break.c	/^gdb_condition_true_at_breakpoint (CORE_ADDR where)$/;"	f
gdb_condition_true_at_breakpoint_z_type	gdb/gdbserver/mem-break.c	/^gdb_condition_true_at_breakpoint_z_type (char z_type, CORE_ADDR addr)$/;"	f	file:
gdb_connect_sync_socket	gdb/common/agent.c	/^gdb_connect_sync_socket (int pid)$/;"	f	file:
gdb_connected	gdb/gdbserver/remote-utils.c	/^gdb_connected (void)$/;"	f
gdb_custom_word_point_brkchars	gdb/completer.c	/^static char gdb_custom_word_point_brkchars[2];$/;"	v	file:
gdb_datadir	gdb/main.c	/^char *gdb_datadir = 0;$/;"	v
gdb_datadir_provided	gdb/main.c	/^static int gdb_datadir_provided = 0;$/;"	v	file:
gdb_demangle	gdb/cp-support.c	/^gdb_demangle (const char *name, int options)$/;"	f
gdb_demangle_attempt_core_dump	gdb/cp-support.c	/^static int gdb_demangle_attempt_core_dump = 1;$/;"	v	file:
gdb_demangle_jmp_buf	gdb/cp-support.c	/^static SIGJMP_BUF gdb_demangle_jmp_buf;$/;"	v	file:
gdb_demangle_signal_handler	gdb/cp-support.c	/^gdb_demangle_signal_handler (int signo)$/;"	f	file:
gdb_detached	gdb/gdbserver/inferiors.h	/^  int gdb_detached = 0;$/;"	m	struct:process_info
gdb_dir_deleter	gdb/common/filestuff.h	/^struct gdb_dir_deleter$/;"	s
gdb_dir_up	gdb/common/filestuff.h	/^typedef std::unique_ptr<DIR, gdb_dir_deleter> gdb_dir_up;$/;"	t
gdb_disable_readline	gdb/event-top.c	/^gdb_disable_readline (void)$/;"	f
gdb_disassembler	gdb/disasm.c	/^gdb_disassembler::gdb_disassembler (struct gdbarch *gdbarch,$/;"	f	class:gdb_disassembler
gdb_disassembler	gdb/disasm.h	/^  gdb_disassembler (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	class:gdb_disassembler
gdb_disassembler	gdb/disasm.h	/^class gdb_disassembler$/;"	c
gdb_disassembly	gdb/disasm.c	/^gdb_disassembly (struct gdbarch *gdbarch, struct ui_out *uiout,$/;"	f
gdb_disassembly_flag	gdb/disasm.h	/^enum gdb_disassembly_flag$/;"	g
gdb_display_match_list	gdb/completer.c	/^gdb_display_match_list (char **matches, int len, int max,$/;"	f
gdb_display_match_list_1	gdb/completer.c	/^gdb_display_match_list_1 (char **matches, int len, int max,$/;"	f	file:
gdb_display_match_list_pager	gdb/completer.c	/^gdb_display_match_list_pager (int lines,$/;"	f	file:
gdb_dlhandle_up	gdb/gdb-dlfcn.h	/^typedef std::unique_ptr<void, dlclose_deleter> gdb_dlhandle_up;$/;"	t
gdb_dlopen	gdb/gdb-dlfcn.c	/^gdb_dlopen (const char *filename)$/;"	f
gdb_dlsym	gdb/gdb-dlfcn.c	/^gdb_dlsym (const gdb_dlhandle_up &handle, const char *symbol)$/;"	f
gdb_do_one_event	gdb/event-loop.c	/^gdb_do_one_event (void)$/;"	f
gdb_dyld_all_image_infos	gdb/solib-darwin.c	/^struct gdb_dyld_all_image_infos$/;"	s	file:
gdb_dyld_image_info	gdb/solib-darwin.c	/^struct gdb_dyld_image_info$/;"	s	file:
gdb_environ	gdb/common/environ.h	/^  gdb_environ ()$/;"	f	class:gdb_environ
gdb_environ	gdb/common/environ.h	/^  gdb_environ (gdb_environ &&e)$/;"	f	class:gdb_environ
gdb_environ	gdb/common/environ.h	/^class gdb_environ$/;"	c
gdb_error	gdb/stubs/m32r-stub.c	/^gdb_error (char *format, char *parm)$/;"	f	file:
gdb_eval_agent_expr	gdb/gdbserver/ax.c	/^gdb_eval_agent_expr (struct eval_agent_expr_context *ctx,$/;"	f
gdb_evaluates_breakpoint_condition_p	gdb/breakpoint.c	/^gdb_evaluates_breakpoint_condition_p (void)$/;"	f	file:
gdb_event	gdb/event-loop.c	/^typedef struct gdb_event gdb_event;$/;"	t	typeref:struct:gdb_event	file:
gdb_event	gdb/event-loop.c	/^typedef struct gdb_event$/;"	s	file:
gdb_event	gdb/gdbserver/event-loop.c	/^struct gdb_event$/;"	s	file:
gdb_event_p	gdb/event-loop.c	/^  } *gdb_event_p;$/;"	t	typeref:struct:gdb_event	file:
gdb_event_up	gdb/gdbserver/event-loop.c	/^static std::queue<gdb_event_up, std::list<gdb_event_up>> event_queue;$/;"	v	file:
gdb_event_up	gdb/gdbserver/event-loop.c	/^typedef gdb::unique_xmalloc_ptr<gdb_event> gdb_event_up;$/;"	t	file:
gdb_evrregset_t	gdb/gdbserver/linux-ppc-low.c	/^struct gdb_evrregset_t$/;"	s	file:
gdb_evrregset_t	gdb/ppc-linux-nat.c	/^struct gdb_evrregset_t$/;"	s	file:
gdb_exception	gdb/common/common-exceptions.h	/^struct gdb_exception$/;"	s
gdb_exception_RETURN_MASK_ALL	gdb/common/common-exceptions.h	/^struct gdb_exception_RETURN_MASK_ALL : public gdb_exception$/;"	s
gdb_exception_RETURN_MASK_ERROR	gdb/common/common-exceptions.h	/^struct gdb_exception_RETURN_MASK_ERROR : public gdb_exception_RETURN_MASK_ALL$/;"	s
gdb_exception_RETURN_MASK_QUIT	gdb/common/common-exceptions.h	/^struct gdb_exception_RETURN_MASK_QUIT : public gdb_exception_RETURN_MASK_ALL$/;"	s
gdb_exception_sliced_copy	gdb/common/common-exceptions.c	/^gdb_exception_sliced_copy (struct gdb_exception *to, const struct gdb_exception *from)$/;"	f	file:
gdb_ext_thread_info	gdb/remote.c	/^struct gdb_ext_thread_info$/;"	s	file:
gdb_fildes_t	gdb/gdbserver/server.h	/^typedef SOCKET gdb_fildes_t;$/;"	t
gdb_fildes_t	gdb/gdbserver/server.h	/^typedef int gdb_fildes_t;$/;"	t
gdb_file_deleter	gdb/common/filestuff.h	/^struct gdb_file_deleter$/;"	s
gdb_file_up	gdb/common/filestuff.h	/^typedef std::unique_ptr<FILE, gdb_file_deleter> gdb_file_up;$/;"	t
gdb_filename_fnmatch	gdb/utils.c	/^gdb_filename_fnmatch (const char *pattern, const char *string, int flags)$/;"	f
gdb_flush	gdb/ui-file.c	/^gdb_flush (struct ui_file *file)$/;"	f
gdb_flush_out_err	gdb/fork-child.c	/^gdb_flush_out_err ()$/;"	f
gdb_flush_out_err	gdb/gdbserver/fork-child.c	/^gdb_flush_out_err ()$/;"	f
gdb_fnprint	gdb/completer.c	/^gdb_fnprint (const char *to_print, int prefix_bytes,$/;"	f	file:
gdb_fnwidth	gdb/completer.c	/^gdb_fnwidth (const char *string)$/;"	f	file:
gdb_fopen_cloexec	gdb/common/filestuff.c	/^gdb_fopen_cloexec (const char *filename, const char *opentype)$/;"	f
gdb_fpregset_t	gdb/gregset.h	/^typedef GDB_FPREGSET_T gdb_fpregset_t;$/;"	t
gdb_free_agent_expr	gdb/gdbserver/ax.c	/^gdb_free_agent_expr (struct agent_expr *aexpr)$/;"	f
gdb_get_y_or_n	gdb/completer.c	/^gdb_get_y_or_n (int for_pager, const struct match_list_displayer *displayer)$/;"	f	file:
gdb_getenv_term	gdb/tui/tui.c	/^gdb_getenv_term (void)$/;"	f	file:
gdb_gregset_t	gdb/gregset.h	/^typedef GDB_GREGSET_T gdb_gregset_t;$/;"	t
gdb_handle_exception	gdb/stubs/sh-stub.c	/^gdb_handle_exception (int exceptionVector)$/;"	f
gdb_has_a_terminal	gdb/inflow.c	/^gdb_has_a_terminal (void)$/;"	f	file:
gdb_i386errcode	gdb/stubs/i386-stub.c	/^int gdb_i386errcode;$/;"	v
gdb_i386vector	gdb/stubs/i386-stub.c	/^int gdb_i386vector = -1;$/;"	v
gdb_iconv	gdb/charset.c	/^gdb_iconv (iconv_t utf_flag, ICONV_CONST char **inbuf, size_t *inbytesleft,$/;"	f	file:
gdb_in_secondary_prompt_p	gdb/top.c	/^gdb_in_secondary_prompt_p (struct ui *ui)$/;"	f
gdb_index	gdb/dwarf2read.c	/^  struct dwarf2_section_info gdb_index {};$/;"	s	struct:dwz_file	file:
gdb_index	gdb/symfile.h	/^  struct dwarf2_section_names gdb_index;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
gdb_index_symbol_kind	include/gdb/gdb-index.h	/^} gdb_index_symbol_kind;$/;"	t	typeref:enum:__anon1632
gdb_index_symbol_name_matcher	gdb/dwarf2read.c	/^gdb_index_symbol_name_matcher::gdb_index_symbol_name_matcher$/;"	f	class:gdb_index_symbol_name_matcher
gdb_init	gdb/top.c	/^gdb_init (char *argv0)$/;"	f
gdb_init_reader	gdb/testsuite/gdb.base/jitreader.c	/^gdb_init_reader (void)$/;"	f
gdb_insn_length	gdb/disasm.c	/^gdb_insn_length (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdb_iswdigit	gdb/gdb_wchar.h	106;"	d
gdb_iswdigit	gdb/gdb_wchar.h	69;"	d
gdb_iswprint	gdb/gdb_wchar.h	105;"	d
gdb_iswprint	gdb/gdb_wchar.h	68;"	d
gdb_jump_pad_buffer	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_jump_pad_buffer;$/;"	v
gdb_jump_pad_buffer	gdb/gdbserver/tracepoint.c	105;"	d	file:
gdb_jump_pad_buffer_end	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_jump_pad_buffer_end;$/;"	v
gdb_jump_pad_buffer_end	gdb/gdbserver/tracepoint.c	106;"	d	file:
gdb_jump_pad_head	gdb/gdbserver/tracepoint.c	/^static CORE_ADDR gdb_jump_pad_head;$/;"	v	file:
gdb_long_test	gdb/testsuite/gdb.trace/actions.c	/^static long   gdb_long_test;$/;"	v	file:
gdb_lzma_allocator	gdb/minidebug.c	/^static lzma_allocator gdb_lzma_allocator = { alloc_lzma, free_lzma, NULL };$/;"	v	file:
gdb_lzma_stream	gdb/minidebug.c	/^struct gdb_lzma_stream$/;"	s	file:
gdb_m32r_vector	gdb/stubs/m32r-stub.c	/^int gdb_m32r_vector = -1;$/;"	v
gdb_main	gdb/main.c	/^gdb_main (struct captured_main_args *args)$/;"	f
gdb_mangle_name	gdb/symtab.c	/^gdb_mangle_name (struct type *type, int method_id, int signature_id)$/;"	f
gdb_mode	gdb/stubs/sh-stub.c	/^gdb_mode (void)$/;"	f
gdb_module	gdb/python/python.c	/^PyObject *gdb_module;$/;"	v
gdb_no_commands_at_breakpoint	gdb/gdbserver/mem-break.c	/^gdb_no_commands_at_breakpoint (CORE_ADDR where)$/;"	f
gdb_no_commands_at_breakpoint_z_type	gdb/gdbserver/mem-break.c	/^gdb_no_commands_at_breakpoint_z_type (char z_type, CORE_ADDR addr)$/;"	f	file:
gdb_notifier	gdb/event-loop.c	/^gdb_notifier;$/;"	v	typeref:struct:__anon1743	file:
gdb_notifier	gdb/gdbserver/event-loop.c	/^gdb_notifier;$/;"	v	typeref:struct:__anon1857	file:
gdb_object	gdb/jit.c	/^struct gdb_object$/;"	s	file:
gdb_offset	gdb/gdbserver/xtensa-xtregs.c	/^  int   gdb_offset;$/;"	m	struct:__anon1859	file:
gdb_offset	gdb/xtensa-xtregs.c	/^  int gdb_offset;$/;"	m	struct:__anon1752	file:
gdb_old_mmap	gdb/linux-record.h	/^  gdb_old_mmap = 90,$/;"	e	enum:gdb_syscall
gdb_old_readdir	gdb/linux-record.h	/^  gdb_old_readdir = 89,$/;"	e	enum:gdb_syscall
gdb_old_select	gdb/linux-record.h	/^  gdb_old_select = 82,$/;"	e	enum:gdb_syscall
gdb_open_cloexec	gdb/common/filestuff.c	/^gdb_open_cloexec (const char *filename, int flags, unsigned long mode)$/;"	f
gdb_org_rl_basic_quote_characters	gdb/completer.c	/^static const char *gdb_org_rl_basic_quote_characters = rl_basic_quote_characters;$/;"	v	file:
gdb_os_error	gdb/remote-sim.c	/^gdb_os_error (host_callback * p, const char *format, ...)$/;"	f
gdb_os_evprintf_filtered	gdb/remote-sim.c	/^gdb_os_evprintf_filtered (host_callback * p, const char *format, va_list ap)$/;"	f
gdb_os_flush_stderr	gdb/remote-sim.c	/^gdb_os_flush_stderr (host_callback *p)$/;"	f	file:
gdb_os_flush_stdout	gdb/remote-sim.c	/^gdb_os_flush_stdout (host_callback *p)$/;"	f	file:
gdb_os_poll_quit	gdb/remote-sim.c	/^gdb_os_poll_quit (host_callback *p)$/;"	f	file:
gdb_os_printf_filtered	gdb/remote-sim.c	/^gdb_os_printf_filtered (host_callback * p, const char *format, ...)$/;"	f
gdb_os_vprintf_filtered	gdb/remote-sim.c	/^gdb_os_vprintf_filtered (host_callback * p, const char *format, va_list ap)$/;"	f
gdb_os_write_stderr	gdb/remote-sim.c	/^gdb_os_write_stderr (host_callback *p, const char *buf, int len)$/;"	f	file:
gdb_os_write_stdout	gdb/remote-sim.c	/^gdb_os_write_stdout (host_callback *p, const char *buf, int len)$/;"	f	file:
gdb_osabi	gdb/defs.h	/^enum gdb_osabi$/;"	g
gdb_osabi_available_names	gdb/osabi.c	/^static const char *gdb_osabi_available_names[GDB_OSABI_INVALID + 3] = {$/;"	v	file:
gdb_osabi_handler	gdb/osabi.c	/^struct gdb_osabi_handler$/;"	s	file:
gdb_osabi_handler_list	gdb/osabi.c	/^static struct gdb_osabi_handler *gdb_osabi_handler_list;$/;"	v	typeref:struct:gdb_osabi_handler	file:
gdb_osabi_names	gdb/osabi.c	/^static const struct osabi_names gdb_osabi_names[] =$/;"	v	typeref:struct:osabi_names	file:
gdb_osabi_sniffer	gdb/osabi.c	/^struct gdb_osabi_sniffer$/;"	s	file:
gdb_osabi_sniffer_list	gdb/osabi.c	/^static struct gdb_osabi_sniffer *gdb_osabi_sniffer_list;$/;"	v	typeref:struct:gdb_osabi_sniffer	file:
gdb_parse_agent_expr	gdb/gdbserver/ax.c	/^gdb_parse_agent_expr (const char **actparm)$/;"	f
gdb_path_isdir	gdb/completer.c	/^gdb_path_isdir (const char *filename)$/;"	f	file:
gdb_pipe	gdb/ser-go32.c	/^gdb_pipe (int pdes[2])$/;"	f
gdb_pipe	gdb/ser-mingw.c	/^gdb_pipe (int pdes[2])$/;"	f
gdb_pipe	gdb/ser-pipe.c	/^gdb_pipe (int pdes[2])$/;"	f
gdb_pipe_cloexec	gdb/common/filestuff.c	/^gdb_pipe_cloexec (int filedes[2])$/;"	f
gdb_port	gdb/darwin-nat.h	/^  thread_t gdb_port;$/;"	m	struct:darwin_thread_info
gdb_pretty_print_disassembler	gdb/disasm.h	/^  explicit gdb_pretty_print_disassembler (struct gdbarch *gdbarch)$/;"	f	class:gdb_pretty_print_disassembler
gdb_pretty_print_disassembler	gdb/disasm.h	/^class gdb_pretty_print_disassembler$/;"	c
gdb_prfpregset_t	gdb/gdb_proc_service.h	/^typedef gdb_fpregset_t gdb_prfpregset_t;$/;"	t
gdb_print_filename	gdb/completer.c	/^gdb_print_filename (char *to_print, char *full_pathname, int prefix_bytes,$/;"	f	file:
gdb_print_host_address	gdb/utils.h	434;"	d
gdb_print_host_address_1	gdb/utils.c	/^gdb_print_host_address_1 (const void *addr, struct ui_file *stream)$/;"	f
gdb_print_insn	gdb/disasm.c	/^gdb_print_insn (struct gdbarch *gdbarch, CORE_ADDR memaddr,$/;"	f
gdb_print_insn_arm	gdb/arm-tdep.c	/^gdb_print_insn_arm (bfd_vma memaddr, disassemble_info *info)$/;"	f	file:
gdb_print_insn_mips	gdb/mips-tdep.c	/^gdb_print_insn_mips (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
gdb_print_insn_mips_n32	gdb/mips-tdep.c	/^gdb_print_insn_mips_n32 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
gdb_print_insn_mips_n64	gdb/mips-tdep.c	/^gdb_print_insn_mips_n64 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
gdb_print_insn_spu	gdb/spu-tdep.c	/^gdb_print_insn_spu (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
gdb_printable_part	gdb/completer.c	/^gdb_printable_part (char *pathname)$/;"	f	file:
gdb_probe	gdb/gdbserver/tracepoint.c	/^gdb_probe (const struct marker *mdata, void *probe_private,$/;"	f	file:
gdb_program_name	gdb/main.c	/^static char *gdb_program_name;$/;"	v	file:
gdb_ps_prochandle_t	gdb/gdbserver/proc-service.c	/^typedef struct ps_prochandle *gdb_ps_prochandle_t;$/;"	t	typeref:struct:ps_prochandle	file:
gdb_ps_read_buf_t	gdb/gdbserver/proc-service.c	/^typedef void *gdb_ps_read_buf_t;$/;"	t	file:
gdb_ps_size_t	gdb/gdbserver/proc-service.c	/^typedef size_t gdb_ps_size_t;$/;"	t	file:
gdb_ps_write_buf_t	gdb/gdbserver/proc-service.c	/^typedef const void *gdb_ps_write_buf_t;$/;"	t	file:
gdb_putchar	gdb/stubs/m32r-stub.c	/^gdb_putchar (int ch)$/;"	f	file:
gdb_puts	gdb/stubs/m32r-stub.c	/^gdb_puts (char *str)$/;"	f	file:
gdb_py_events	gdb/python/py-evtregistry.c	/^events_object gdb_py_events;$/;"	v
gdb_py_generic_dict	gdb/python/py-utils.c	/^gdb_py_generic_dict (PyObject *self, void *closure)$/;"	f
gdb_py_int_as_long	gdb/python/py-utils.c	/^gdb_py_int_as_long (PyObject *obj, long *result)$/;"	f
gdb_py_long_as_ulongest	gdb/python/python-internal.h	165;"	d
gdb_py_long_as_ulongest	gdb/python/python-internal.h	175;"	d
gdb_py_long_from_longest	gdb/python/python-internal.h	163;"	d
gdb_py_long_from_longest	gdb/python/python-internal.h	173;"	d
gdb_py_long_from_ulongest	gdb/python/python-internal.h	164;"	d
gdb_py_long_from_ulongest	gdb/python/python-internal.h	174;"	d
gdb_py_longest	gdb/python/python-internal.h	/^typedef PY_LONG_LONG gdb_py_longest;$/;"	t
gdb_py_longest	gdb/python/python-internal.h	/^typedef long gdb_py_longest;$/;"	t
gdb_py_object_from_longest	gdb/python/py-utils.c	/^gdb_py_object_from_longest (LONGEST l)$/;"	f
gdb_py_object_from_ulongest	gdb/python/py-utils.c	/^gdb_py_object_from_ulongest (ULONGEST l)$/;"	f
gdb_py_ulongest	gdb/python/python-internal.h	/^typedef unsigned PY_LONG_LONG gdb_py_ulongest;$/;"	t
gdb_py_ulongest	gdb/python/python-internal.h	/^typedef unsigned long gdb_py_ulongest;$/;"	t
gdb_pymodule_addobject	gdb/python/py-utils.c	/^gdb_pymodule_addobject (PyObject *module, const char *name, PyObject *object)$/;"	f
gdb_python_initialized	gdb/python/python.c	/^int gdb_python_initialized;$/;"	v
gdb_python_module	gdb/python/python.c	/^PyObject *gdb_python_module;$/;"	v
gdb_quit_bad_alloc	gdb/common/common-exceptions.h	/^  explicit gdb_quit_bad_alloc (gdb_exception ex)$/;"	f	struct:gdb_quit_bad_alloc
gdb_quit_bad_alloc	gdb/common/common-exceptions.h	/^struct gdb_quit_bad_alloc$/;"	s
gdb_read_memory	gdb/gdbserver/server.c	/^gdb_read_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
gdb_read_sleb128	gdb/dwarf2expr.h	/^gdb_read_sleb128 (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
gdb_read_uleb128	gdb/dwarf2expr.h	/^gdb_read_uleb128 (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
gdb_readline_no_editing	gdb/top.c	/^gdb_readline_no_editing (const char *prompt)$/;"	f	file:
gdb_readline_no_editing_callback	gdb/event-top.c	/^gdb_readline_no_editing_callback (gdb_client_data client_data)$/;"	f
gdb_readline_wrapper	gdb/top.c	/^gdb_readline_wrapper (const char *prompt)$/;"	f
gdb_readline_wrapper_done	gdb/top.c	/^static int gdb_readline_wrapper_done;$/;"	v	file:
gdb_readline_wrapper_line	gdb/top.c	/^gdb_readline_wrapper_line (char *line)$/;"	f	file:
gdb_readline_wrapper_result	gdb/top.c	/^static char *gdb_readline_wrapper_result;$/;"	v	file:
gdb_realpath	gdb/common/pathstuff.c	/^gdb_realpath (const char *filename)$/;"	f	class:gdb
gdb_realpath_check_trailer	gdb/utils.c	/^gdb_realpath_check_trailer (const char *input, const char *trailer)$/;"	f	file:
gdb_realpath_keepfile	gdb/common/pathstuff.c	/^gdb_realpath_keepfile (const char *filename)$/;"	f	class:gdb
gdb_realpath_tests	gdb/utils.c	/^gdb_realpath_tests ()$/;"	f	file:
gdb_recursion_test	gdb/testsuite/gdb.trace/actions.c	/^void gdb_recursion_test (int depth, $/;"	f
gdb_recursion_test_fp	gdb/testsuite/gdb.trace/actions.c	/^typedef void (*gdb_recursion_test_fp) (int, int, int, int,  int,  int,  int);$/;"	t	file:
gdb_recursion_test_ptr	gdb/testsuite/gdb.trace/actions.c	/^gdb_recursion_test_fp gdb_recursion_test_ptr = gdb_recursion_test;$/;"	v
gdb_regnum	gdb/arch/arm.h	/^enum gdb_regnum {$/;"	g
gdb_regnum	gdb/bfin-tdep.h	/^enum gdb_regnum {$/;"	g
gdb_regnum	gdb/gdbserver/xtensa-xtregs.c	/^  int   gdb_regnum;$/;"	m	struct:__anon1859	file:
gdb_regnum	gdb/h8300-tdep.c	/^enum gdb_regnum$/;"	g	file:
gdb_regnum	gdb/iq2000-tdep.c	/^enum gdb_regnum$/;"	g	file:
gdb_regnum	gdb/score-tdep.h	/^enum gdb_regnum$/;"	g
gdb_regnum	gdb/xstormy16-tdep.c	/^enum gdb_regnum$/;"	g	file:
gdb_regnum	gdb/xtensa-xtregs.c	/^  int gdb_regnum;$/;"	m	struct:__anon1752	file:
gdb_release	src-release.sh	/^gdb_release()$/;"	f
gdb_remove_symbol_file	gdb/testsuite/gdb.base/sym-file-main.c	/^gdb_remove_symbol_file (void *addr)$/;"	f
gdb_rl_attempted_completion_function	gdb/completer.c	/^gdb_rl_attempted_completion_function (const char *text, int start, int end)$/;"	f
gdb_rl_attempted_completion_function_throw	gdb/completer.c	/^gdb_rl_attempted_completion_function_throw (const char *text, int start, int end)$/;"	f	file:
gdb_rl_callback_handler_install	gdb/event-top.c	/^gdb_rl_callback_handler_install (const char *prompt)$/;"	f
gdb_rl_callback_handler_reinstall	gdb/event-top.c	/^gdb_rl_callback_handler_reinstall (void)$/;"	f
gdb_rl_callback_handler_remove	gdb/event-top.c	/^gdb_rl_callback_handler_remove (void)$/;"	f
gdb_rl_callback_read_char_wrapper	gdb/event-top.c	/^gdb_rl_callback_read_char_wrapper (gdb_client_data client_data)$/;"	f	file:
gdb_rl_completion_word_info	gdb/completer.c	/^struct gdb_rl_completion_word_info$/;"	s	file:
gdb_rl_find_completion_word	gdb/completer.c	/^gdb_rl_find_completion_word (struct gdb_rl_completion_word_info *info,$/;"	f	file:
gdb_rl_operate_and_get_next	gdb/top.c	/^gdb_rl_operate_and_get_next (int count, int key)$/;"	f	file:
gdb_rl_operate_and_get_next_completion	gdb/top.c	/^gdb_rl_operate_and_get_next_completion (void)$/;"	f	file:
gdb_safe_append_history	gdb/top.c	/^gdb_safe_append_history (void)$/;"	f	file:
gdb_save_tty_state	gdb/inflow.c	/^gdb_save_tty_state (void)$/;"	f
gdb_scheme_initialized	gdb/guile/guile.c	/^int gdb_scheme_initialized;$/;"	v
gdb_select	gdb/mingw-hdep.c	/^gdb_select (int n, fd_set *readfds, fd_set *writefds, fd_set *exceptfds,$/;"	f
gdb_select	gdb/posix-hdep.c	/^gdb_select (int n, fd_set *readfds, fd_set *writefds, fd_set *exceptfds,$/;"	f
gdb_selftest_env_var	gdb/unittests/environ-selftests.c	/^static const char gdb_selftest_env_var[] = "GDB_SELFTEST_ENVIRON";$/;"	v	file:
gdb_setpgid	gdb/common/job-control.c	/^gdb_setpgid ()$/;"	f
gdb_setup_readline	gdb/event-top.c	/^gdb_setup_readline (int editing)$/;"	f
gdb_short_test	gdb/testsuite/gdb.trace/actions.c	/^static short  gdb_short_test;$/;"	v	file:
gdb_sig	gdb/go32-nat.c	/^    enum gdb_signal gdb_sig;$/;"	m	struct:__anon1833	typeref:enum:__anon1833::gdb_signal	file:
gdb_sig	gdb/go32-nat.c	/^  enum gdb_signal gdb_sig;$/;"	m	struct:__anon1834	typeref:enum:__anon1834::gdb_signal	file:
gdb_signal	include/gdb/signals.h	/^enum gdb_signal$/;"	g
gdb_signal_from_command	gdb/infrun.c	/^gdb_signal_from_command (int num)$/;"	f
gdb_signal_from_host	gdb/common/signals.c	/^gdb_signal_from_host (int hostsig)$/;"	f
gdb_signal_from_name	gdb/common/signals.c	/^gdb_signal_from_name (const char *name)$/;"	f
gdb_signal_from_target	gdb/gdbarch.c	/^  gdbarch_gdb_signal_from_target_ftype *gdb_signal_from_target;$/;"	m	struct:gdbarch	file:
gdb_signal_to_host	gdb/common/signals.c	/^gdb_signal_to_host (enum gdb_signal oursig)$/;"	f
gdb_signal_to_host_p	gdb/common/signals.c	/^gdb_signal_to_host_p (enum gdb_signal oursig)$/;"	f
gdb_signal_to_name	gdb/common/signals.c	/^gdb_signal_to_name (enum gdb_signal sig)$/;"	f
gdb_signal_to_string	gdb/common/signals.c	/^gdb_signal_to_string (enum gdb_signal sig)$/;"	f
gdb_signal_to_symbol_string	gdb/common/signals.c	/^gdb_signal_to_symbol_string (enum gdb_signal sig)$/;"	f
gdb_signal_to_target	gdb/gdbarch.c	/^  gdbarch_gdb_signal_to_target_ftype *gdb_signal_to_target;$/;"	m	struct:gdbarch	file:
gdb_skip_leb128	gdb/dwarf2expr.h	/^gdb_skip_leb128 (const gdb_byte *buf, const gdb_byte *buf_end)$/;"	f
gdb_smob	gdb/guile/guile-internal.h	/^} gdb_smob;$/;"	t	typeref:struct:__anon1877
gdb_sniff_from_mangled_name	gdb/cp-support.c	/^gdb_sniff_from_mangled_name (const char *mangled, char **demangled)$/;"	f
gdb_socket_cloexec	gdb/common/filestuff.c	/^gdb_socket_cloexec (int domain, int style, int protocol)$/;"	f
gdb_socketpair_cloexec	gdb/common/filestuff.c	/^gdb_socketpair_cloexec (int domain, int style, int protocol,$/;"	f
gdb_splay_tree_up	gdb/common/gdb_splay_tree.h	/^    gdb_splay_tree_up;$/;"	t
gdb_startup_inferior	gdb/fork-child.c	/^gdb_startup_inferior (pid_t pid, int num_traps)$/;"	f
gdb_static_assert	gdb/common/gdb_assert.h	25;"	d
gdb_stderr	gdb/utils.h	337;"	d
gdb_stdin	gdb/utils.h	335;"	d
gdb_stdlog	gdb/gdbserver/remote-utils.c	/^struct ui_file *gdb_stdlog;$/;"	v	typeref:struct:ui_file
gdb_stdlog	gdb/utils.h	342;"	d
gdb_stdout	gdb/utils.h	333;"	d
gdb_stdtarg	gdb/main.c	/^struct ui_file *gdb_stdtarg;$/;"	v	typeref:struct:ui_file
gdb_stdtargerr	gdb/main.c	/^struct ui_file *gdb_stdtargerr;$/;"	v	typeref:struct:ui_file
gdb_stdtargin	gdb/main.c	/^struct ui_file *gdb_stdtargin;$/;"	v	typeref:struct:ui_file
gdb_struct1_test	gdb/testsuite/gdb.trace/actions.c	/^} gdb_struct1_test, gdb_struct2_test, *gdb_structp_test, **gdb_structpp_test;$/;"	v	typeref:struct:GDB_STRUCT_TEST	file:
gdb_struct2_test	gdb/testsuite/gdb.trace/actions.c	/^} gdb_struct1_test, gdb_struct2_test, *gdb_structp_test, **gdb_structpp_test;$/;"	v	typeref:struct:GDB_STRUCT_TEST	file:
gdb_structp_test	gdb/testsuite/gdb.trace/actions.c	/^} gdb_struct1_test, gdb_struct2_test, *gdb_structp_test, **gdb_structpp_test;$/;"	v	typeref:struct:GDB_STRUCT_TEST	file:
gdb_structpp_test	gdb/testsuite/gdb.trace/actions.c	/^} gdb_struct1_test, gdb_struct2_test, *gdb_structp_test, **gdb_structpp_test;$/;"	v	typeref:struct:GDB_STRUCT_TEST	file:
gdb_symtab	gdb/jit.c	/^struct gdb_symtab$/;"	s	file:
gdb_sys_accept	gdb/linux-record.h	/^  gdb_sys_accept = 502,$/;"	e	enum:gdb_syscall
gdb_sys_access	gdb/linux-record.h	/^  gdb_sys_access = 33,$/;"	e	enum:gdb_syscall
gdb_sys_acct	gdb/linux-record.h	/^  gdb_sys_acct = 51,$/;"	e	enum:gdb_syscall
gdb_sys_add_key	gdb/linux-record.h	/^  gdb_sys_add_key = 286,$/;"	e	enum:gdb_syscall
gdb_sys_adjtimex	gdb/linux-record.h	/^  gdb_sys_adjtimex = 124,$/;"	e	enum:gdb_syscall
gdb_sys_alarm	gdb/linux-record.h	/^  gdb_sys_alarm = 27,$/;"	e	enum:gdb_syscall
gdb_sys_bdflush	gdb/linux-record.h	/^  gdb_sys_bdflush = 134,$/;"	e	enum:gdb_syscall
gdb_sys_bind	gdb/linux-record.h	/^  gdb_sys_bind = 508,$/;"	e	enum:gdb_syscall
gdb_sys_brk	gdb/linux-record.h	/^  gdb_sys_brk = 45,$/;"	e	enum:gdb_syscall
gdb_sys_capget	gdb/linux-record.h	/^  gdb_sys_capget = 184,$/;"	e	enum:gdb_syscall
gdb_sys_capset	gdb/linux-record.h	/^  gdb_sys_capset = 185,$/;"	e	enum:gdb_syscall
gdb_sys_chdir	gdb/linux-record.h	/^  gdb_sys_chdir = 12,$/;"	e	enum:gdb_syscall
gdb_sys_chmod	gdb/linux-record.h	/^  gdb_sys_chmod = 15,$/;"	e	enum:gdb_syscall
gdb_sys_chown	gdb/linux-record.h	/^  gdb_sys_chown = 212,$/;"	e	enum:gdb_syscall
gdb_sys_chown16	gdb/linux-record.h	/^  gdb_sys_chown16 = 182,$/;"	e	enum:gdb_syscall
gdb_sys_chroot	gdb/linux-record.h	/^  gdb_sys_chroot = 61,$/;"	e	enum:gdb_syscall
gdb_sys_clock_getres	gdb/linux-record.h	/^  gdb_sys_clock_getres = 266,$/;"	e	enum:gdb_syscall
gdb_sys_clock_gettime	gdb/linux-record.h	/^  gdb_sys_clock_gettime = 265,$/;"	e	enum:gdb_syscall
gdb_sys_clock_nanosleep	gdb/linux-record.h	/^  gdb_sys_clock_nanosleep = 267,$/;"	e	enum:gdb_syscall
gdb_sys_clock_settime	gdb/linux-record.h	/^  gdb_sys_clock_settime = 264,$/;"	e	enum:gdb_syscall
gdb_sys_clone	gdb/linux-record.h	/^  gdb_sys_clone = 120,$/;"	e	enum:gdb_syscall
gdb_sys_close	gdb/linux-record.h	/^  gdb_sys_close = 6,$/;"	e	enum:gdb_syscall
gdb_sys_connect	gdb/linux-record.h	/^  gdb_sys_connect = 501,$/;"	e	enum:gdb_syscall
gdb_sys_creat	gdb/linux-record.h	/^  gdb_sys_creat = 8,$/;"	e	enum:gdb_syscall
gdb_sys_delete_module	gdb/linux-record.h	/^  gdb_sys_delete_module = 129,$/;"	e	enum:gdb_syscall
gdb_sys_dup	gdb/linux-record.h	/^  gdb_sys_dup = 41,$/;"	e	enum:gdb_syscall
gdb_sys_dup2	gdb/linux-record.h	/^  gdb_sys_dup2 = 63,$/;"	e	enum:gdb_syscall
gdb_sys_dup3	gdb/linux-record.h	/^  gdb_sys_dup3 = 330,$/;"	e	enum:gdb_syscall
gdb_sys_epoll_create	gdb/linux-record.h	/^  gdb_sys_epoll_create = 254,$/;"	e	enum:gdb_syscall
gdb_sys_epoll_create1	gdb/linux-record.h	/^  gdb_sys_epoll_create1 = 329,$/;"	e	enum:gdb_syscall
gdb_sys_epoll_ctl	gdb/linux-record.h	/^  gdb_sys_epoll_ctl = 255,$/;"	e	enum:gdb_syscall
gdb_sys_epoll_pwait	gdb/linux-record.h	/^  gdb_sys_epoll_pwait = 319,$/;"	e	enum:gdb_syscall
gdb_sys_epoll_wait	gdb/linux-record.h	/^  gdb_sys_epoll_wait = 256,$/;"	e	enum:gdb_syscall
gdb_sys_eventfd2	gdb/linux-record.h	/^  gdb_sys_eventfd2 = 328,$/;"	e	enum:gdb_syscall
gdb_sys_execve	gdb/linux-record.h	/^  gdb_sys_execve = 11,$/;"	e	enum:gdb_syscall
gdb_sys_exit	gdb/linux-record.h	/^  gdb_sys_exit = 1,$/;"	e	enum:gdb_syscall
gdb_sys_exit_group	gdb/linux-record.h	/^  gdb_sys_exit_group = 252,$/;"	e	enum:gdb_syscall
gdb_sys_faccessat	gdb/linux-record.h	/^  gdb_sys_faccessat = 307,$/;"	e	enum:gdb_syscall
gdb_sys_fadvise64	gdb/linux-record.h	/^  gdb_sys_fadvise64 = 250,$/;"	e	enum:gdb_syscall
gdb_sys_fadvise64_64	gdb/linux-record.h	/^  gdb_sys_fadvise64_64 = 272,$/;"	e	enum:gdb_syscall
gdb_sys_fallocate	gdb/linux-record.h	/^  gdb_sys_fallocate = 324,$/;"	e	enum:gdb_syscall
gdb_sys_fchdir	gdb/linux-record.h	/^  gdb_sys_fchdir = 133,$/;"	e	enum:gdb_syscall
gdb_sys_fchmod	gdb/linux-record.h	/^  gdb_sys_fchmod = 94,$/;"	e	enum:gdb_syscall
gdb_sys_fchmodat	gdb/linux-record.h	/^  gdb_sys_fchmodat = 306,$/;"	e	enum:gdb_syscall
gdb_sys_fchown	gdb/linux-record.h	/^  gdb_sys_fchown = 207,$/;"	e	enum:gdb_syscall
gdb_sys_fchown16	gdb/linux-record.h	/^  gdb_sys_fchown16 = 95,$/;"	e	enum:gdb_syscall
gdb_sys_fchownat	gdb/linux-record.h	/^  gdb_sys_fchownat = 298,$/;"	e	enum:gdb_syscall
gdb_sys_fcntl	gdb/linux-record.h	/^  gdb_sys_fcntl = 55,$/;"	e	enum:gdb_syscall
gdb_sys_fcntl64	gdb/linux-record.h	/^  gdb_sys_fcntl64 = 221,$/;"	e	enum:gdb_syscall
gdb_sys_fdatasync	gdb/linux-record.h	/^  gdb_sys_fdatasync = 148,$/;"	e	enum:gdb_syscall
gdb_sys_fgetxattr	gdb/linux-record.h	/^  gdb_sys_fgetxattr = 231,$/;"	e	enum:gdb_syscall
gdb_sys_flistxattr	gdb/linux-record.h	/^  gdb_sys_flistxattr = 234,$/;"	e	enum:gdb_syscall
gdb_sys_flock	gdb/linux-record.h	/^  gdb_sys_flock = 143,$/;"	e	enum:gdb_syscall
gdb_sys_fork	gdb/linux-record.h	/^  gdb_sys_fork = 2,$/;"	e	enum:gdb_syscall
gdb_sys_fremovexattr	gdb/linux-record.h	/^  gdb_sys_fremovexattr = 237,$/;"	e	enum:gdb_syscall
gdb_sys_fsetxattr	gdb/linux-record.h	/^  gdb_sys_fsetxattr = 228,$/;"	e	enum:gdb_syscall
gdb_sys_fstat	gdb/linux-record.h	/^  gdb_sys_fstat = 28,$/;"	e	enum:gdb_syscall
gdb_sys_fstat64	gdb/linux-record.h	/^  gdb_sys_fstat64 = 197,$/;"	e	enum:gdb_syscall
gdb_sys_fstatat64	gdb/linux-record.h	/^  gdb_sys_fstatat64 = 300,$/;"	e	enum:gdb_syscall
gdb_sys_fstatfs	gdb/linux-record.h	/^  gdb_sys_fstatfs = 100,$/;"	e	enum:gdb_syscall
gdb_sys_fstatfs64	gdb/linux-record.h	/^  gdb_sys_fstatfs64 = 269,$/;"	e	enum:gdb_syscall
gdb_sys_fsync	gdb/linux-record.h	/^  gdb_sys_fsync = 118,$/;"	e	enum:gdb_syscall
gdb_sys_ftruncate	gdb/linux-record.h	/^  gdb_sys_ftruncate = 93,$/;"	e	enum:gdb_syscall
gdb_sys_ftruncate64	gdb/linux-record.h	/^  gdb_sys_ftruncate64 = 194,$/;"	e	enum:gdb_syscall
gdb_sys_futex	gdb/linux-record.h	/^  gdb_sys_futex = 240,$/;"	e	enum:gdb_syscall
gdb_sys_futimesat	gdb/linux-record.h	/^  gdb_sys_futimesat = 299,$/;"	e	enum:gdb_syscall
gdb_sys_get_mempolicy	gdb/linux-record.h	/^  gdb_sys_get_mempolicy = 275,$/;"	e	enum:gdb_syscall
gdb_sys_get_robust_list	gdb/linux-record.h	/^  gdb_sys_get_robust_list = 312,$/;"	e	enum:gdb_syscall
gdb_sys_get_thread_area	gdb/linux-record.h	/^  gdb_sys_get_thread_area = 244,$/;"	e	enum:gdb_syscall
gdb_sys_getcpu	gdb/linux-record.h	/^  gdb_sys_getcpu = 318,$/;"	e	enum:gdb_syscall
gdb_sys_getcwd	gdb/linux-record.h	/^  gdb_sys_getcwd = 183,$/;"	e	enum:gdb_syscall
gdb_sys_getdents	gdb/linux-record.h	/^  gdb_sys_getdents = 141,$/;"	e	enum:gdb_syscall
gdb_sys_getdents64	gdb/linux-record.h	/^  gdb_sys_getdents64 = 220,$/;"	e	enum:gdb_syscall
gdb_sys_getegid	gdb/linux-record.h	/^  gdb_sys_getegid = 202,$/;"	e	enum:gdb_syscall
gdb_sys_getegid16	gdb/linux-record.h	/^  gdb_sys_getegid16 = 50,$/;"	e	enum:gdb_syscall
gdb_sys_geteuid	gdb/linux-record.h	/^  gdb_sys_geteuid = 201,$/;"	e	enum:gdb_syscall
gdb_sys_geteuid16	gdb/linux-record.h	/^  gdb_sys_geteuid16 = 49,$/;"	e	enum:gdb_syscall
gdb_sys_getgid	gdb/linux-record.h	/^  gdb_sys_getgid = 200,$/;"	e	enum:gdb_syscall
gdb_sys_getgid16	gdb/linux-record.h	/^  gdb_sys_getgid16 = 47,$/;"	e	enum:gdb_syscall
gdb_sys_getgroups	gdb/linux-record.h	/^  gdb_sys_getgroups = 205,$/;"	e	enum:gdb_syscall
gdb_sys_getgroups16	gdb/linux-record.h	/^  gdb_sys_getgroups16 = 80,$/;"	e	enum:gdb_syscall
gdb_sys_getitimer	gdb/linux-record.h	/^  gdb_sys_getitimer = 105,$/;"	e	enum:gdb_syscall
gdb_sys_getpeername	gdb/linux-record.h	/^  gdb_sys_getpeername = 511,$/;"	e	enum:gdb_syscall
gdb_sys_getpgid	gdb/linux-record.h	/^  gdb_sys_getpgid = 132,$/;"	e	enum:gdb_syscall
gdb_sys_getpgrp	gdb/linux-record.h	/^  gdb_sys_getpgrp = 65,$/;"	e	enum:gdb_syscall
gdb_sys_getpid	gdb/linux-record.h	/^  gdb_sys_getpid = 20,$/;"	e	enum:gdb_syscall
gdb_sys_getppid	gdb/linux-record.h	/^  gdb_sys_getppid = 64,$/;"	e	enum:gdb_syscall
gdb_sys_getpriority	gdb/linux-record.h	/^  gdb_sys_getpriority = 96,$/;"	e	enum:gdb_syscall
gdb_sys_getresgid	gdb/linux-record.h	/^  gdb_sys_getresgid = 211,$/;"	e	enum:gdb_syscall
gdb_sys_getresgid16	gdb/linux-record.h	/^  gdb_sys_getresgid16 = 171,$/;"	e	enum:gdb_syscall
gdb_sys_getresuid	gdb/linux-record.h	/^  gdb_sys_getresuid = 209,$/;"	e	enum:gdb_syscall
gdb_sys_getresuid16	gdb/linux-record.h	/^  gdb_sys_getresuid16 = 165,$/;"	e	enum:gdb_syscall
gdb_sys_getrlimit	gdb/linux-record.h	/^  gdb_sys_getrlimit = 191,$/;"	e	enum:gdb_syscall
gdb_sys_getrusage	gdb/linux-record.h	/^  gdb_sys_getrusage = 77,$/;"	e	enum:gdb_syscall
gdb_sys_getsid	gdb/linux-record.h	/^  gdb_sys_getsid = 147,$/;"	e	enum:gdb_syscall
gdb_sys_getsockname	gdb/linux-record.h	/^  gdb_sys_getsockname = 510,$/;"	e	enum:gdb_syscall
gdb_sys_getsockopt	gdb/linux-record.h	/^  gdb_sys_getsockopt = 514,$/;"	e	enum:gdb_syscall
gdb_sys_gettid	gdb/linux-record.h	/^  gdb_sys_gettid = 224,$/;"	e	enum:gdb_syscall
gdb_sys_gettimeofday	gdb/linux-record.h	/^  gdb_sys_gettimeofday = 78,$/;"	e	enum:gdb_syscall
gdb_sys_getuid	gdb/linux-record.h	/^  gdb_sys_getuid = 199,$/;"	e	enum:gdb_syscall
gdb_sys_getuid16	gdb/linux-record.h	/^  gdb_sys_getuid16 = 24,$/;"	e	enum:gdb_syscall
gdb_sys_getxattr	gdb/linux-record.h	/^  gdb_sys_getxattr = 229,$/;"	e	enum:gdb_syscall
gdb_sys_init_module	gdb/linux-record.h	/^  gdb_sys_init_module = 128,$/;"	e	enum:gdb_syscall
gdb_sys_inotify_add_watch	gdb/linux-record.h	/^  gdb_sys_inotify_add_watch = 292,$/;"	e	enum:gdb_syscall
gdb_sys_inotify_init	gdb/linux-record.h	/^  gdb_sys_inotify_init = 291,$/;"	e	enum:gdb_syscall
gdb_sys_inotify_init1	gdb/linux-record.h	/^  gdb_sys_inotify_init1 = 332,$/;"	e	enum:gdb_syscall
gdb_sys_inotify_rm_watch	gdb/linux-record.h	/^  gdb_sys_inotify_rm_watch = 293,$/;"	e	enum:gdb_syscall
gdb_sys_io_cancel	gdb/linux-record.h	/^  gdb_sys_io_cancel = 249,$/;"	e	enum:gdb_syscall
gdb_sys_io_destroy	gdb/linux-record.h	/^  gdb_sys_io_destroy = 246,$/;"	e	enum:gdb_syscall
gdb_sys_io_getevents	gdb/linux-record.h	/^  gdb_sys_io_getevents = 247,$/;"	e	enum:gdb_syscall
gdb_sys_io_setup	gdb/linux-record.h	/^  gdb_sys_io_setup = 245,$/;"	e	enum:gdb_syscall
gdb_sys_io_submit	gdb/linux-record.h	/^  gdb_sys_io_submit = 248,$/;"	e	enum:gdb_syscall
gdb_sys_ioctl	gdb/linux-record.h	/^  gdb_sys_ioctl = 54,$/;"	e	enum:gdb_syscall
gdb_sys_ioperm	gdb/linux-record.h	/^  gdb_sys_ioperm = 101,$/;"	e	enum:gdb_syscall
gdb_sys_iopl	gdb/linux-record.h	/^  gdb_sys_iopl = 110,$/;"	e	enum:gdb_syscall
gdb_sys_ioprio_get	gdb/linux-record.h	/^  gdb_sys_ioprio_get = 290,$/;"	e	enum:gdb_syscall
gdb_sys_ioprio_set	gdb/linux-record.h	/^  gdb_sys_ioprio_set = 289,$/;"	e	enum:gdb_syscall
gdb_sys_ipc	gdb/linux-record.h	/^  gdb_sys_ipc = 117,$/;"	e	enum:gdb_syscall
gdb_sys_kexec_load	gdb/linux-record.h	/^  gdb_sys_kexec_load = 283,$/;"	e	enum:gdb_syscall
gdb_sys_keyctl	gdb/linux-record.h	/^  gdb_sys_keyctl = 288,$/;"	e	enum:gdb_syscall
gdb_sys_kill	gdb/linux-record.h	/^  gdb_sys_kill = 37,$/;"	e	enum:gdb_syscall
gdb_sys_lchown	gdb/linux-record.h	/^  gdb_sys_lchown = 198,$/;"	e	enum:gdb_syscall
gdb_sys_lchown16	gdb/linux-record.h	/^  gdb_sys_lchown16 = 16,$/;"	e	enum:gdb_syscall
gdb_sys_lgetxattr	gdb/linux-record.h	/^  gdb_sys_lgetxattr = 230,$/;"	e	enum:gdb_syscall
gdb_sys_link	gdb/linux-record.h	/^  gdb_sys_link = 9,$/;"	e	enum:gdb_syscall
gdb_sys_linkat	gdb/linux-record.h	/^  gdb_sys_linkat = 303,$/;"	e	enum:gdb_syscall
gdb_sys_listen	gdb/linux-record.h	/^  gdb_sys_listen = 509,$/;"	e	enum:gdb_syscall
gdb_sys_listxattr	gdb/linux-record.h	/^  gdb_sys_listxattr = 232,$/;"	e	enum:gdb_syscall
gdb_sys_llistxattr	gdb/linux-record.h	/^  gdb_sys_llistxattr = 233,$/;"	e	enum:gdb_syscall
gdb_sys_llseek	gdb/linux-record.h	/^  gdb_sys_llseek = 140,$/;"	e	enum:gdb_syscall
gdb_sys_lookup_dcookie	gdb/linux-record.h	/^  gdb_sys_lookup_dcookie = 253,$/;"	e	enum:gdb_syscall
gdb_sys_lremovexattr	gdb/linux-record.h	/^  gdb_sys_lremovexattr = 236,$/;"	e	enum:gdb_syscall
gdb_sys_lseek	gdb/linux-record.h	/^  gdb_sys_lseek = 19,$/;"	e	enum:gdb_syscall
gdb_sys_lsetxattr	gdb/linux-record.h	/^  gdb_sys_lsetxattr = 227,$/;"	e	enum:gdb_syscall
gdb_sys_lstat	gdb/linux-record.h	/^  gdb_sys_lstat = 84,$/;"	e	enum:gdb_syscall
gdb_sys_lstat64	gdb/linux-record.h	/^  gdb_sys_lstat64 = 196,$/;"	e	enum:gdb_syscall
gdb_sys_madvise	gdb/linux-record.h	/^  gdb_sys_madvise = 219,$/;"	e	enum:gdb_syscall
gdb_sys_mbind	gdb/linux-record.h	/^  gdb_sys_mbind = 274,$/;"	e	enum:gdb_syscall
gdb_sys_migrate_pages	gdb/linux-record.h	/^  gdb_sys_migrate_pages = 294,$/;"	e	enum:gdb_syscall
gdb_sys_mincore	gdb/linux-record.h	/^  gdb_sys_mincore = 218,$/;"	e	enum:gdb_syscall
gdb_sys_mkdir	gdb/linux-record.h	/^  gdb_sys_mkdir = 39,$/;"	e	enum:gdb_syscall
gdb_sys_mkdirat	gdb/linux-record.h	/^  gdb_sys_mkdirat = 296,$/;"	e	enum:gdb_syscall
gdb_sys_mknod	gdb/linux-record.h	/^  gdb_sys_mknod = 14,$/;"	e	enum:gdb_syscall
gdb_sys_mknodat	gdb/linux-record.h	/^  gdb_sys_mknodat = 297,$/;"	e	enum:gdb_syscall
gdb_sys_mlock	gdb/linux-record.h	/^  gdb_sys_mlock = 150,$/;"	e	enum:gdb_syscall
gdb_sys_mlockall	gdb/linux-record.h	/^  gdb_sys_mlockall = 152,$/;"	e	enum:gdb_syscall
gdb_sys_mmap2	gdb/linux-record.h	/^  gdb_sys_mmap2 = 192,$/;"	e	enum:gdb_syscall
gdb_sys_modify_ldt	gdb/linux-record.h	/^  gdb_sys_modify_ldt = 123,$/;"	e	enum:gdb_syscall
gdb_sys_mount	gdb/linux-record.h	/^  gdb_sys_mount = 21,$/;"	e	enum:gdb_syscall
gdb_sys_move_pages	gdb/linux-record.h	/^  gdb_sys_move_pages = 317,$/;"	e	enum:gdb_syscall
gdb_sys_mprotect	gdb/linux-record.h	/^  gdb_sys_mprotect = 125,$/;"	e	enum:gdb_syscall
gdb_sys_mq_getsetattr	gdb/linux-record.h	/^  gdb_sys_mq_getsetattr = 282,$/;"	e	enum:gdb_syscall
gdb_sys_mq_notify	gdb/linux-record.h	/^  gdb_sys_mq_notify = 281,$/;"	e	enum:gdb_syscall
gdb_sys_mq_open	gdb/linux-record.h	/^  gdb_sys_mq_open = 277,$/;"	e	enum:gdb_syscall
gdb_sys_mq_timedreceive	gdb/linux-record.h	/^  gdb_sys_mq_timedreceive = 280,$/;"	e	enum:gdb_syscall
gdb_sys_mq_timedsend	gdb/linux-record.h	/^  gdb_sys_mq_timedsend = 279,$/;"	e	enum:gdb_syscall
gdb_sys_mq_unlink	gdb/linux-record.h	/^  gdb_sys_mq_unlink = 278,$/;"	e	enum:gdb_syscall
gdb_sys_mremap	gdb/linux-record.h	/^  gdb_sys_mremap = 163,$/;"	e	enum:gdb_syscall
gdb_sys_msgctl	gdb/linux-record.h	/^  gdb_sys_msgctl = 531,$/;"	e	enum:gdb_syscall
gdb_sys_msgget	gdb/linux-record.h	/^  gdb_sys_msgget = 528,$/;"	e	enum:gdb_syscall
gdb_sys_msgrcv	gdb/linux-record.h	/^  gdb_sys_msgrcv = 530,$/;"	e	enum:gdb_syscall
gdb_sys_msgsnd	gdb/linux-record.h	/^  gdb_sys_msgsnd = 529,$/;"	e	enum:gdb_syscall
gdb_sys_msync	gdb/linux-record.h	/^  gdb_sys_msync = 144,$/;"	e	enum:gdb_syscall
gdb_sys_munlock	gdb/linux-record.h	/^  gdb_sys_munlock = 151,$/;"	e	enum:gdb_syscall
gdb_sys_munlockall	gdb/linux-record.h	/^  gdb_sys_munlockall = 153,$/;"	e	enum:gdb_syscall
gdb_sys_munmap	gdb/linux-record.h	/^  gdb_sys_munmap = 91,$/;"	e	enum:gdb_syscall
gdb_sys_nanosleep	gdb/linux-record.h	/^  gdb_sys_nanosleep = 162,$/;"	e	enum:gdb_syscall
gdb_sys_newfstat	gdb/linux-record.h	/^  gdb_sys_newfstat = 108,$/;"	e	enum:gdb_syscall
gdb_sys_newfstatat	gdb/linux-record.h	/^  gdb_sys_newfstatat = 540,$/;"	e	enum:gdb_syscall
gdb_sys_newlstat	gdb/linux-record.h	/^  gdb_sys_newlstat = 107,$/;"	e	enum:gdb_syscall
gdb_sys_newstat	gdb/linux-record.h	/^  gdb_sys_newstat = 106,$/;"	e	enum:gdb_syscall
gdb_sys_newuname	gdb/linux-record.h	/^  gdb_sys_newuname = 122,$/;"	e	enum:gdb_syscall
gdb_sys_nfsservctl	gdb/linux-record.h	/^  gdb_sys_nfsservctl = 169,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall112	gdb/linux-record.h	/^  gdb_sys_ni_syscall112 = 112,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall127	gdb/linux-record.h	/^  gdb_sys_ni_syscall127 = 127,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall130	gdb/linux-record.h	/^  gdb_sys_ni_syscall130 = 130,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall137	gdb/linux-record.h	/^  gdb_sys_ni_syscall137 = 137,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall167	gdb/linux-record.h	/^  gdb_sys_ni_syscall167 = 167,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall17	gdb/linux-record.h	/^  gdb_sys_ni_syscall17 = 17,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall188	gdb/linux-record.h	/^  gdb_sys_ni_syscall188 = 188,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall189	gdb/linux-record.h	/^  gdb_sys_ni_syscall189 = 189,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall222	gdb/linux-record.h	/^  gdb_sys_ni_syscall222 = 222,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall223	gdb/linux-record.h	/^  gdb_sys_ni_syscall223 = 223,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall251	gdb/linux-record.h	/^  gdb_sys_ni_syscall251 = 251,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall273	gdb/linux-record.h	/^  gdb_sys_ni_syscall273 = 273,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall285	gdb/linux-record.h	/^  gdb_sys_ni_syscall285 = 285,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall31	gdb/linux-record.h	/^  gdb_sys_ni_syscall31 = 31,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall32	gdb/linux-record.h	/^  gdb_sys_ni_syscall32 = 32,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall35	gdb/linux-record.h	/^  gdb_sys_ni_syscall35 = 35,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall44	gdb/linux-record.h	/^  gdb_sys_ni_syscall44 = 44,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall53	gdb/linux-record.h	/^  gdb_sys_ni_syscall53 = 53,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall56	gdb/linux-record.h	/^  gdb_sys_ni_syscall56 = 56,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall58	gdb/linux-record.h	/^  gdb_sys_ni_syscall58 = 58,$/;"	e	enum:gdb_syscall
gdb_sys_ni_syscall98	gdb/linux-record.h	/^  gdb_sys_ni_syscall98 = 98,$/;"	e	enum:gdb_syscall
gdb_sys_nice	gdb/linux-record.h	/^  gdb_sys_nice = 34,$/;"	e	enum:gdb_syscall
gdb_sys_no_syscall	gdb/linux-record.h	/^  gdb_sys_no_syscall = -1,$/;"	e	enum:gdb_syscall
gdb_sys_old_getrlimit	gdb/linux-record.h	/^  gdb_sys_old_getrlimit = 76,$/;"	e	enum:gdb_syscall
gdb_sys_oldumount	gdb/linux-record.h	/^  gdb_sys_oldumount = 22,$/;"	e	enum:gdb_syscall
gdb_sys_olduname	gdb/linux-record.h	/^  gdb_sys_olduname = 59,$/;"	e	enum:gdb_syscall
gdb_sys_open	gdb/linux-record.h	/^  gdb_sys_open = 5,$/;"	e	enum:gdb_syscall
gdb_sys_openat	gdb/linux-record.h	/^  gdb_sys_openat = 295,$/;"	e	enum:gdb_syscall
gdb_sys_pause	gdb/linux-record.h	/^  gdb_sys_pause = 29,$/;"	e	enum:gdb_syscall
gdb_sys_personality	gdb/linux-record.h	/^  gdb_sys_personality = 136,$/;"	e	enum:gdb_syscall
gdb_sys_pipe	gdb/linux-record.h	/^  gdb_sys_pipe = 42,$/;"	e	enum:gdb_syscall
gdb_sys_pipe2	gdb/linux-record.h	/^  gdb_sys_pipe2 = 331,$/;"	e	enum:gdb_syscall
gdb_sys_pivot_root	gdb/linux-record.h	/^  gdb_sys_pivot_root = 217,$/;"	e	enum:gdb_syscall
gdb_sys_poll	gdb/linux-record.h	/^  gdb_sys_poll = 168,$/;"	e	enum:gdb_syscall
gdb_sys_ppoll	gdb/linux-record.h	/^  gdb_sys_ppoll = 309,$/;"	e	enum:gdb_syscall
gdb_sys_prctl	gdb/linux-record.h	/^  gdb_sys_prctl = 172,$/;"	e	enum:gdb_syscall
gdb_sys_pread64	gdb/linux-record.h	/^  gdb_sys_pread64 = 180,$/;"	e	enum:gdb_syscall
gdb_sys_pselect6	gdb/linux-record.h	/^  gdb_sys_pselect6 = 308,$/;"	e	enum:gdb_syscall
gdb_sys_ptrace	gdb/linux-record.h	/^  gdb_sys_ptrace = 26,$/;"	e	enum:gdb_syscall
gdb_sys_pwrite64	gdb/linux-record.h	/^  gdb_sys_pwrite64 = 181,$/;"	e	enum:gdb_syscall
gdb_sys_quotactl	gdb/linux-record.h	/^  gdb_sys_quotactl = 131,$/;"	e	enum:gdb_syscall
gdb_sys_read	gdb/linux-record.h	/^  gdb_sys_read = 3,$/;"	e	enum:gdb_syscall
gdb_sys_readahead	gdb/linux-record.h	/^  gdb_sys_readahead = 225,$/;"	e	enum:gdb_syscall
gdb_sys_readlink	gdb/linux-record.h	/^  gdb_sys_readlink = 85,$/;"	e	enum:gdb_syscall
gdb_sys_readlinkat	gdb/linux-record.h	/^  gdb_sys_readlinkat = 305,$/;"	e	enum:gdb_syscall
gdb_sys_readv	gdb/linux-record.h	/^  gdb_sys_readv = 145,$/;"	e	enum:gdb_syscall
gdb_sys_reboot	gdb/linux-record.h	/^  gdb_sys_reboot = 88,$/;"	e	enum:gdb_syscall
gdb_sys_recv	gdb/linux-record.h	/^  gdb_sys_recv = 515,$/;"	e	enum:gdb_syscall
gdb_sys_recvfrom	gdb/linux-record.h	/^  gdb_sys_recvfrom = 504,$/;"	e	enum:gdb_syscall
gdb_sys_recvmsg	gdb/linux-record.h	/^  gdb_sys_recvmsg = 506,$/;"	e	enum:gdb_syscall
gdb_sys_remap_file_pages	gdb/linux-record.h	/^  gdb_sys_remap_file_pages = 257,$/;"	e	enum:gdb_syscall
gdb_sys_removexattr	gdb/linux-record.h	/^  gdb_sys_removexattr = 235,$/;"	e	enum:gdb_syscall
gdb_sys_rename	gdb/linux-record.h	/^  gdb_sys_rename = 38,$/;"	e	enum:gdb_syscall
gdb_sys_renameat	gdb/linux-record.h	/^  gdb_sys_renameat = 302,$/;"	e	enum:gdb_syscall
gdb_sys_request_key	gdb/linux-record.h	/^  gdb_sys_request_key = 287,$/;"	e	enum:gdb_syscall
gdb_sys_restart_syscall	gdb/linux-record.h	/^  gdb_sys_restart_syscall = 0,$/;"	e	enum:gdb_syscall
gdb_sys_rmdir	gdb/linux-record.h	/^  gdb_sys_rmdir = 40,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigaction	gdb/linux-record.h	/^  gdb_sys_rt_sigaction = 174,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigpending	gdb/linux-record.h	/^  gdb_sys_rt_sigpending = 176,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigprocmask	gdb/linux-record.h	/^  gdb_sys_rt_sigprocmask = 175,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigqueueinfo	gdb/linux-record.h	/^  gdb_sys_rt_sigqueueinfo = 178,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigreturn	gdb/linux-record.h	/^  gdb_sys_rt_sigreturn = 173,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigsuspend	gdb/linux-record.h	/^  gdb_sys_rt_sigsuspend = 179,$/;"	e	enum:gdb_syscall
gdb_sys_rt_sigtimedwait	gdb/linux-record.h	/^  gdb_sys_rt_sigtimedwait = 177,$/;"	e	enum:gdb_syscall
gdb_sys_sched_get_priority_max	gdb/linux-record.h	/^  gdb_sys_sched_get_priority_max = 159,$/;"	e	enum:gdb_syscall
gdb_sys_sched_get_priority_min	gdb/linux-record.h	/^  gdb_sys_sched_get_priority_min = 160,$/;"	e	enum:gdb_syscall
gdb_sys_sched_getaffinity	gdb/linux-record.h	/^  gdb_sys_sched_getaffinity = 242,$/;"	e	enum:gdb_syscall
gdb_sys_sched_getparam	gdb/linux-record.h	/^  gdb_sys_sched_getparam = 155,$/;"	e	enum:gdb_syscall
gdb_sys_sched_getscheduler	gdb/linux-record.h	/^  gdb_sys_sched_getscheduler = 157,$/;"	e	enum:gdb_syscall
gdb_sys_sched_rr_get_interval	gdb/linux-record.h	/^  gdb_sys_sched_rr_get_interval = 161,$/;"	e	enum:gdb_syscall
gdb_sys_sched_setaffinity	gdb/linux-record.h	/^  gdb_sys_sched_setaffinity = 241,$/;"	e	enum:gdb_syscall
gdb_sys_sched_setparam	gdb/linux-record.h	/^  gdb_sys_sched_setparam = 154,$/;"	e	enum:gdb_syscall
gdb_sys_sched_setscheduler	gdb/linux-record.h	/^  gdb_sys_sched_setscheduler = 156,$/;"	e	enum:gdb_syscall
gdb_sys_sched_yield	gdb/linux-record.h	/^  gdb_sys_sched_yield = 158,$/;"	e	enum:gdb_syscall
gdb_sys_select	gdb/linux-record.h	/^  gdb_sys_select = 142,$/;"	e	enum:gdb_syscall
gdb_sys_semctl	gdb/linux-record.h	/^  gdb_sys_semctl = 525,$/;"	e	enum:gdb_syscall
gdb_sys_semget	gdb/linux-record.h	/^  gdb_sys_semget = 523,$/;"	e	enum:gdb_syscall
gdb_sys_semop	gdb/linux-record.h	/^  gdb_sys_semop = 524,$/;"	e	enum:gdb_syscall
gdb_sys_semtimedop	gdb/linux-record.h	/^  gdb_sys_semtimedop = 532,$/;"	e	enum:gdb_syscall
gdb_sys_sendfile	gdb/linux-record.h	/^  gdb_sys_sendfile = 187,$/;"	e	enum:gdb_syscall
gdb_sys_sendfile64	gdb/linux-record.h	/^  gdb_sys_sendfile64 = 239,$/;"	e	enum:gdb_syscall
gdb_sys_sendmsg	gdb/linux-record.h	/^  gdb_sys_sendmsg = 505,$/;"	e	enum:gdb_syscall
gdb_sys_sendto	gdb/linux-record.h	/^  gdb_sys_sendto = 503,$/;"	e	enum:gdb_syscall
gdb_sys_set_mempolicy	gdb/linux-record.h	/^  gdb_sys_set_mempolicy = 276,$/;"	e	enum:gdb_syscall
gdb_sys_set_robust_list	gdb/linux-record.h	/^  gdb_sys_set_robust_list = 311,$/;"	e	enum:gdb_syscall
gdb_sys_set_thread_area	gdb/linux-record.h	/^  gdb_sys_set_thread_area = 243,$/;"	e	enum:gdb_syscall
gdb_sys_set_tid_address	gdb/linux-record.h	/^  gdb_sys_set_tid_address = 258,$/;"	e	enum:gdb_syscall
gdb_sys_setdomainname	gdb/linux-record.h	/^  gdb_sys_setdomainname = 121,$/;"	e	enum:gdb_syscall
gdb_sys_setfsgid	gdb/linux-record.h	/^  gdb_sys_setfsgid = 216,$/;"	e	enum:gdb_syscall
gdb_sys_setfsgid16	gdb/linux-record.h	/^  gdb_sys_setfsgid16 = 139,$/;"	e	enum:gdb_syscall
gdb_sys_setfsuid	gdb/linux-record.h	/^  gdb_sys_setfsuid = 215,$/;"	e	enum:gdb_syscall
gdb_sys_setfsuid16	gdb/linux-record.h	/^  gdb_sys_setfsuid16 = 138,$/;"	e	enum:gdb_syscall
gdb_sys_setgid	gdb/linux-record.h	/^  gdb_sys_setgid = 214,$/;"	e	enum:gdb_syscall
gdb_sys_setgid16	gdb/linux-record.h	/^  gdb_sys_setgid16 = 46,$/;"	e	enum:gdb_syscall
gdb_sys_setgroups	gdb/linux-record.h	/^  gdb_sys_setgroups = 206,$/;"	e	enum:gdb_syscall
gdb_sys_setgroups16	gdb/linux-record.h	/^  gdb_sys_setgroups16 = 81,$/;"	e	enum:gdb_syscall
gdb_sys_sethostname	gdb/linux-record.h	/^  gdb_sys_sethostname = 74,$/;"	e	enum:gdb_syscall
gdb_sys_setitimer	gdb/linux-record.h	/^  gdb_sys_setitimer = 104,$/;"	e	enum:gdb_syscall
gdb_sys_setpgid	gdb/linux-record.h	/^  gdb_sys_setpgid = 57,$/;"	e	enum:gdb_syscall
gdb_sys_setpriority	gdb/linux-record.h	/^  gdb_sys_setpriority = 97,$/;"	e	enum:gdb_syscall
gdb_sys_setregid	gdb/linux-record.h	/^  gdb_sys_setregid = 204,$/;"	e	enum:gdb_syscall
gdb_sys_setregid16	gdb/linux-record.h	/^  gdb_sys_setregid16 = 71,$/;"	e	enum:gdb_syscall
gdb_sys_setresgid	gdb/linux-record.h	/^  gdb_sys_setresgid = 210,$/;"	e	enum:gdb_syscall
gdb_sys_setresgid16	gdb/linux-record.h	/^  gdb_sys_setresgid16 = 170,$/;"	e	enum:gdb_syscall
gdb_sys_setresuid	gdb/linux-record.h	/^  gdb_sys_setresuid = 208,$/;"	e	enum:gdb_syscall
gdb_sys_setresuid16	gdb/linux-record.h	/^  gdb_sys_setresuid16 = 164,$/;"	e	enum:gdb_syscall
gdb_sys_setreuid	gdb/linux-record.h	/^  gdb_sys_setreuid = 203,$/;"	e	enum:gdb_syscall
gdb_sys_setreuid16	gdb/linux-record.h	/^  gdb_sys_setreuid16 = 70,$/;"	e	enum:gdb_syscall
gdb_sys_setrlimit	gdb/linux-record.h	/^  gdb_sys_setrlimit = 75,$/;"	e	enum:gdb_syscall
gdb_sys_setsid	gdb/linux-record.h	/^  gdb_sys_setsid = 66,$/;"	e	enum:gdb_syscall
gdb_sys_setsockopt	gdb/linux-record.h	/^  gdb_sys_setsockopt = 513,$/;"	e	enum:gdb_syscall
gdb_sys_settimeofday	gdb/linux-record.h	/^  gdb_sys_settimeofday = 79,$/;"	e	enum:gdb_syscall
gdb_sys_setuid	gdb/linux-record.h	/^  gdb_sys_setuid = 213,$/;"	e	enum:gdb_syscall
gdb_sys_setuid16	gdb/linux-record.h	/^  gdb_sys_setuid16 = 23,$/;"	e	enum:gdb_syscall
gdb_sys_setxattr	gdb/linux-record.h	/^  gdb_sys_setxattr = 226,$/;"	e	enum:gdb_syscall
gdb_sys_sgetmask	gdb/linux-record.h	/^  gdb_sys_sgetmask = 68,$/;"	e	enum:gdb_syscall
gdb_sys_shmat	gdb/linux-record.h	/^  gdb_sys_shmat = 521,$/;"	e	enum:gdb_syscall
gdb_sys_shmctl	gdb/linux-record.h	/^  gdb_sys_shmctl = 522,$/;"	e	enum:gdb_syscall
gdb_sys_shmdt	gdb/linux-record.h	/^  gdb_sys_shmdt = 527,$/;"	e	enum:gdb_syscall
gdb_sys_shmget	gdb/linux-record.h	/^  gdb_sys_shmget = 520,$/;"	e	enum:gdb_syscall
gdb_sys_shutdown	gdb/linux-record.h	/^  gdb_sys_shutdown = 507,$/;"	e	enum:gdb_syscall
gdb_sys_sigaction	gdb/linux-record.h	/^  gdb_sys_sigaction = 67,$/;"	e	enum:gdb_syscall
gdb_sys_sigaltstack	gdb/linux-record.h	/^  gdb_sys_sigaltstack = 186,$/;"	e	enum:gdb_syscall
gdb_sys_signal	gdb/linux-record.h	/^  gdb_sys_signal = 48,$/;"	e	enum:gdb_syscall
gdb_sys_sigpending	gdb/linux-record.h	/^  gdb_sys_sigpending = 73,$/;"	e	enum:gdb_syscall
gdb_sys_sigprocmask	gdb/linux-record.h	/^  gdb_sys_sigprocmask = 126,$/;"	e	enum:gdb_syscall
gdb_sys_sigreturn	gdb/linux-record.h	/^  gdb_sys_sigreturn = 119,$/;"	e	enum:gdb_syscall
gdb_sys_sigsuspend	gdb/linux-record.h	/^  gdb_sys_sigsuspend = 72,$/;"	e	enum:gdb_syscall
gdb_sys_socket	gdb/linux-record.h	/^  gdb_sys_socket = 500,$/;"	e	enum:gdb_syscall
gdb_sys_socketcall	gdb/linux-record.h	/^  gdb_sys_socketcall = 102,$/;"	e	enum:gdb_syscall
gdb_sys_socketpair	gdb/linux-record.h	/^  gdb_sys_socketpair = 512,$/;"	e	enum:gdb_syscall
gdb_sys_splice	gdb/linux-record.h	/^  gdb_sys_splice = 313,$/;"	e	enum:gdb_syscall
gdb_sys_ssetmask	gdb/linux-record.h	/^  gdb_sys_ssetmask = 69,$/;"	e	enum:gdb_syscall
gdb_sys_stat	gdb/linux-record.h	/^  gdb_sys_stat = 18,$/;"	e	enum:gdb_syscall
gdb_sys_stat64	gdb/linux-record.h	/^  gdb_sys_stat64 = 195,$/;"	e	enum:gdb_syscall
gdb_sys_statfs	gdb/linux-record.h	/^  gdb_sys_statfs = 99,$/;"	e	enum:gdb_syscall
gdb_sys_statfs64	gdb/linux-record.h	/^  gdb_sys_statfs64 = 268,$/;"	e	enum:gdb_syscall
gdb_sys_stime	gdb/linux-record.h	/^  gdb_sys_stime = 25,$/;"	e	enum:gdb_syscall
gdb_sys_swapoff	gdb/linux-record.h	/^  gdb_sys_swapoff = 115,$/;"	e	enum:gdb_syscall
gdb_sys_swapon	gdb/linux-record.h	/^  gdb_sys_swapon = 87,$/;"	e	enum:gdb_syscall
gdb_sys_symlink	gdb/linux-record.h	/^  gdb_sys_symlink = 83,$/;"	e	enum:gdb_syscall
gdb_sys_symlinkat	gdb/linux-record.h	/^  gdb_sys_symlinkat = 304,$/;"	e	enum:gdb_syscall
gdb_sys_sync	gdb/linux-record.h	/^  gdb_sys_sync = 36,$/;"	e	enum:gdb_syscall
gdb_sys_sync_file_range	gdb/linux-record.h	/^  gdb_sys_sync_file_range = 314,$/;"	e	enum:gdb_syscall
gdb_sys_sysctl	gdb/linux-record.h	/^  gdb_sys_sysctl = 149,$/;"	e	enum:gdb_syscall
gdb_sys_sysfs	gdb/linux-record.h	/^  gdb_sys_sysfs = 135,$/;"	e	enum:gdb_syscall
gdb_sys_sysinfo	gdb/linux-record.h	/^  gdb_sys_sysinfo = 116,$/;"	e	enum:gdb_syscall
gdb_sys_syslog	gdb/linux-record.h	/^  gdb_sys_syslog = 103,$/;"	e	enum:gdb_syscall
gdb_sys_tee	gdb/linux-record.h	/^  gdb_sys_tee = 315,$/;"	e	enum:gdb_syscall
gdb_sys_tgkill	gdb/linux-record.h	/^  gdb_sys_tgkill = 270,$/;"	e	enum:gdb_syscall
gdb_sys_time	gdb/linux-record.h	/^  gdb_sys_time = 13,$/;"	e	enum:gdb_syscall
gdb_sys_timer_create	gdb/linux-record.h	/^  gdb_sys_timer_create = 259,$/;"	e	enum:gdb_syscall
gdb_sys_timer_delete	gdb/linux-record.h	/^  gdb_sys_timer_delete = 263,$/;"	e	enum:gdb_syscall
gdb_sys_timer_getoverrun	gdb/linux-record.h	/^  gdb_sys_timer_getoverrun = 262,$/;"	e	enum:gdb_syscall
gdb_sys_timer_gettime	gdb/linux-record.h	/^  gdb_sys_timer_gettime = 261,$/;"	e	enum:gdb_syscall
gdb_sys_timer_settime	gdb/linux-record.h	/^  gdb_sys_timer_settime = 260,$/;"	e	enum:gdb_syscall
gdb_sys_times	gdb/linux-record.h	/^  gdb_sys_times = 43,$/;"	e	enum:gdb_syscall
gdb_sys_tkill	gdb/linux-record.h	/^  gdb_sys_tkill = 238,$/;"	e	enum:gdb_syscall
gdb_sys_truncate	gdb/linux-record.h	/^  gdb_sys_truncate = 92,$/;"	e	enum:gdb_syscall
gdb_sys_truncate64	gdb/linux-record.h	/^  gdb_sys_truncate64 = 193,$/;"	e	enum:gdb_syscall
gdb_sys_umask	gdb/linux-record.h	/^  gdb_sys_umask = 60,$/;"	e	enum:gdb_syscall
gdb_sys_umount	gdb/linux-record.h	/^  gdb_sys_umount = 52,$/;"	e	enum:gdb_syscall
gdb_sys_uname	gdb/linux-record.h	/^  gdb_sys_uname = 109,$/;"	e	enum:gdb_syscall
gdb_sys_unlink	gdb/linux-record.h	/^  gdb_sys_unlink = 10,$/;"	e	enum:gdb_syscall
gdb_sys_unlinkat	gdb/linux-record.h	/^  gdb_sys_unlinkat = 301,$/;"	e	enum:gdb_syscall
gdb_sys_unshare	gdb/linux-record.h	/^  gdb_sys_unshare = 310,$/;"	e	enum:gdb_syscall
gdb_sys_uselib	gdb/linux-record.h	/^  gdb_sys_uselib = 86,$/;"	e	enum:gdb_syscall
gdb_sys_ustat	gdb/linux-record.h	/^  gdb_sys_ustat = 62,$/;"	e	enum:gdb_syscall
gdb_sys_utime	gdb/linux-record.h	/^  gdb_sys_utime = 30,$/;"	e	enum:gdb_syscall
gdb_sys_utimes	gdb/linux-record.h	/^  gdb_sys_utimes = 271,$/;"	e	enum:gdb_syscall
gdb_sys_vfork	gdb/linux-record.h	/^  gdb_sys_vfork = 190,$/;"	e	enum:gdb_syscall
gdb_sys_vhangup	gdb/linux-record.h	/^  gdb_sys_vhangup = 111,$/;"	e	enum:gdb_syscall
gdb_sys_vm86	gdb/linux-record.h	/^  gdb_sys_vm86 = 166,$/;"	e	enum:gdb_syscall
gdb_sys_vm86old	gdb/linux-record.h	/^  gdb_sys_vm86old = 113,$/;"	e	enum:gdb_syscall
gdb_sys_vmsplice	gdb/linux-record.h	/^  gdb_sys_vmsplice = 316,$/;"	e	enum:gdb_syscall
gdb_sys_wait4	gdb/linux-record.h	/^  gdb_sys_wait4 = 114,$/;"	e	enum:gdb_syscall
gdb_sys_waitid	gdb/linux-record.h	/^  gdb_sys_waitid = 284,$/;"	e	enum:gdb_syscall
gdb_sys_waitpid	gdb/linux-record.h	/^  gdb_sys_waitpid = 7,$/;"	e	enum:gdb_syscall
gdb_sys_write	gdb/linux-record.h	/^  gdb_sys_write = 4,$/;"	e	enum:gdb_syscall
gdb_sys_writev	gdb/linux-record.h	/^  gdb_sys_writev = 146,$/;"	e	enum:gdb_syscall
gdb_syscall	gdb/linux-record.h	/^enum gdb_syscall {$/;"	g
gdb_sysroot	gdb/main.c	/^char *gdb_sysroot = 0;$/;"	v
gdb_sysroot_changed	gdb/solib.c	/^gdb_sysroot_changed (const char *ignored, int from_tty,$/;"	f	file:
gdb_tar_compress	src-release.sh	/^gdb_tar_compress()$/;"	f
gdb_task	gdb/darwin-nat.c	/^static task_t gdb_task;$/;"	v	file:
gdb_test_infcall	gdb/testsuite/gdb.base/valgrind-infcall.c	/^gdb_test_infcall (void)$/;"	f	file:
gdb_threadref	gdb/remote.c	/^typedef int gdb_threadref;	\/* Internal GDB thread reference.  *\/$/;"	t	file:
gdb_tilde_expand	gdb/common/gdb_tilde_expand.c	/^gdb_tilde_expand (const char *dir)$/;"	f
gdb_tilde_expand_up	gdb/common/gdb_tilde_expand.c	/^gdb_tilde_expand_up (const char *dir)$/;"	f	class:gdb
gdb_timer	gdb/event-loop.c	/^struct gdb_timer$/;"	s	file:
gdb_tp_heap_buffer	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_tp_heap_buffer;$/;"	v
gdb_tp_heap_buffer	gdb/gdbserver/tracepoint.c	104;"	d	file:
gdb_trampoline_buffer	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_trampoline_buffer;$/;"	v
gdb_trampoline_buffer	gdb/gdbserver/tracepoint.c	107;"	d	file:
gdb_trampoline_buffer_end	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_trampoline_buffer_end;$/;"	v
gdb_trampoline_buffer_end	gdb/gdbserver/tracepoint.c	108;"	d	file:
gdb_trampoline_buffer_error	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR char *gdb_trampoline_buffer_error;$/;"	v
gdb_trampoline_buffer_error	gdb/gdbserver/tracepoint.c	109;"	d	file:
gdb_tty_state	gdb/inflow.c	/^static target_terminal_state gdb_tty_state = target_terminal_state::is_ours;$/;"	v	file:
gdb_unbuffer_output	gdb/testsuite/lib/unbuffer_output.c	/^gdb_unbuffer_output (void)$/;"	f	file:
gdb_union1_test	gdb/testsuite/gdb.trace/actions.c	/^} gdb_union1_test;$/;"	v	typeref:union:GDB_UNION_TEST	file:
gdb_unparse_agent_expr	gdb/gdbserver/ax.c	/^gdb_unparse_agent_expr (struct agent_expr *aexpr)$/;"	f
gdb_user_regs	gdb/user-regs.c	/^struct gdb_user_regs$/;"	s	file:
gdb_usleep	gdb/gdb_usleep.c	/^gdb_usleep (int usec)$/;"	f
gdb_ust_init	gdb/gdbserver/tracepoint.c	/^gdb_ust_init (void)$/;"	f	file:
gdb_ust_probe	gdb/gdbserver/tracepoint.c	/^static struct ltt_available_probe gdb_ust_probe =$/;"	v	typeref:struct:ltt_available_probe	file:
gdb_vrregset_t	gdb/ppc-linux-nat.c	/^typedef char gdb_vrregset_t[PPC_LINUX_SIZEOF_VRREGSET];$/;"	t	file:
gdb_vsxregset_t	gdb/ppc-linux-nat.c	/^typedef char gdb_vsxregset_t[PPC_LINUX_SIZEOF_VSXREGSET];$/;"	t	file:
gdb_wait_for_event	gdb/event-loop.c	/^gdb_wait_for_event (int block)$/;"	f	file:
gdb_wants_all_threads_stopped	gdb/gdbserver/server.c	/^gdb_wants_all_threads_stopped (void)$/;"	f	file:
gdb_wants_thread_stopped	gdb/gdbserver/server.c	/^gdb_wants_thread_stopped (thread_info *thread)$/;"	f	file:
gdb_wchar_t	gdb/gdb_wchar.h	/^typedef char gdb_wchar_t;$/;"	t
gdb_wchar_t	gdb/gdb_wchar.h	/^typedef wchar_t gdb_wchar_t;$/;"	t
gdb_wcslen	gdb/gdb_wchar.h	104;"	d
gdb_wcslen	gdb/gdb_wchar.h	67;"	d
gdb_wint_t	gdb/gdb_wchar.h	/^typedef int gdb_wint_t;$/;"	t
gdb_wint_t	gdb/gdb_wchar.h	/^typedef wint_t gdb_wint_t;$/;"	t
gdb_write	gdb/stubs/m32r-stub.c	/^gdb_write (char *data, int len)$/;"	f	file:
gdb_write_memory	gdb/gdbserver/server.c	/^gdb_write_memory (CORE_ADDR memaddr, const unsigned char *myaddr, int len)$/;"	f	file:
gdb_xml_attribute	gdb/xml-support.h	/^struct gdb_xml_attribute$/;"	s
gdb_xml_attribute_flag	gdb/xml-support.h	/^enum gdb_xml_attribute_flag$/;"	g
gdb_xml_attribute_handler	gdb/xml-support.h	/^typedef void *(gdb_xml_attribute_handler) (struct gdb_xml_parser *parser,$/;"	t
gdb_xml_body_text	gdb/xml-support.c	/^gdb_xml_body_text (void *data, const XML_Char *text, int length)$/;"	f	file:
gdb_xml_debug	gdb/xml-support.c	/^gdb_xml_debug (struct gdb_xml_parser *parser, const char *format, ...)$/;"	f
gdb_xml_element	gdb/xml-support.h	/^struct gdb_xml_element$/;"	s
gdb_xml_element_end_handler	gdb/xml-support.h	/^typedef void (gdb_xml_element_end_handler)$/;"	t
gdb_xml_element_flag	gdb/xml-support.h	/^enum gdb_xml_element_flag$/;"	g
gdb_xml_element_start_handler	gdb/xml-support.h	/^typedef void (gdb_xml_element_start_handler)$/;"	t
gdb_xml_end_element_wrapper	gdb/xml-support.c	/^gdb_xml_end_element_wrapper (void *data, const XML_Char *name)$/;"	f	file:
gdb_xml_enum	gdb/xml-support.h	/^struct gdb_xml_enum$/;"	s
gdb_xml_enums_boolean	gdb/xml-support.c	/^const struct gdb_xml_enum gdb_xml_enums_boolean[] = {$/;"	v	typeref:struct:gdb_xml_enum
gdb_xml_error	gdb/xml-support.c	/^gdb_xml_error (struct gdb_xml_parser *parser, const char *format, ...)$/;"	f
gdb_xml_fetch_external_entity	gdb/xml-support.c	/^gdb_xml_fetch_external_entity (XML_Parser expat_parser,$/;"	f	file:
gdb_xml_parse_attr_enum	gdb/xml-support.c	/^gdb_xml_parse_attr_enum (struct gdb_xml_parser *parser,$/;"	f
gdb_xml_parse_attr_ulongest	gdb/xml-support.c	/^gdb_xml_parse_attr_ulongest (struct gdb_xml_parser *parser,$/;"	f
gdb_xml_parse_quick	gdb/xml-support.c	/^gdb_xml_parse_quick (const char *name, const char *dtd_name,$/;"	f
gdb_xml_parse_ulongest	gdb/xml-support.c	/^gdb_xml_parse_ulongest (struct gdb_xml_parser *parser, const char *value)$/;"	f
gdb_xml_parser	gdb/xml-support.c	/^gdb_xml_parser::gdb_xml_parser (const char *name,$/;"	f	class:gdb_xml_parser
gdb_xml_parser	gdb/xml-support.c	/^struct gdb_xml_parser$/;"	s	file:
gdb_xml_start_element_wrapper	gdb/xml-support.c	/^gdb_xml_start_element_wrapper (void *data, const XML_Char *name,$/;"	f	file:
gdb_xml_value	gdb/xml-support.h	/^  gdb_xml_value (const char *name_, void *value_)$/;"	f	struct:gdb_xml_value
gdb_xml_value	gdb/xml-support.h	/^struct gdb_xml_value$/;"	s
gdbarch	gdb/aarch64-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::gdbarch	file:
gdbarch	gdb/arm-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::gdbarch	file:
gdbarch	gdb/ax.h	/^    struct gdbarch *gdbarch;$/;"	m	struct:agent_expr	typeref:struct:agent_expr::gdbarch
gdbarch	gdb/breakpoint.h	/^  struct gdbarch *gdbarch = NULL;$/;"	m	class:bp_location	typeref:struct:bp_location::gdbarch
gdbarch	gdb/breakpoint.h	/^  struct gdbarch *gdbarch = NULL;$/;"	m	struct:breakpoint	typeref:struct:breakpoint::gdbarch
gdbarch	gdb/dwarf2expr.h	/^  struct gdbarch *gdbarch;$/;"	m	struct:dwarf_expr_context	typeref:struct:dwarf_expr_context::gdbarch
gdbarch	gdb/expression.h	/^    struct gdbarch *gdbarch;  \/* architecture it was parsed in.  *\/$/;"	m	struct:expression	typeref:struct:expression::gdbarch
gdbarch	gdb/fbsd-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:fbsd_corefile_thread_data	typeref:struct:fbsd_corefile_thread_data::gdbarch	file:
gdbarch	gdb/gdbarch.c	/^struct gdbarch$/;"	s	file:
gdbarch	gdb/gdbarch.h	/^  struct gdbarch *gdbarch;$/;"	m	struct:gdbarch_list	typeref:struct:gdbarch_list::gdbarch
gdbarch	gdb/gdbtypes.h	/^  struct gdbarch *gdbarch;$/;"	m	union:type_owner	typeref:struct:type_owner::gdbarch
gdbarch	gdb/guile/scm-arch.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:_arch_smob	typeref:struct:_arch_smob::gdbarch	file:
gdbarch	gdb/guile/scm-frame.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:_frame_smob	typeref:struct:_frame_smob::gdbarch	file:
gdbarch	gdb/i386-cygwin-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:cpms_data	typeref:struct:cpms_data::gdbarch	file:
gdbarch	gdb/i386-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:i386_record_s	typeref:struct:i386_record_s::gdbarch	file:
gdbarch	gdb/infcall.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:call_return_meta_info	typeref:struct:call_return_meta_info::gdbarch	file:
gdbarch	gdb/inferior.h	/^  struct gdbarch *gdbarch = NULL;$/;"	m	class:inferior	typeref:struct:inferior::gdbarch
gdbarch	gdb/linux-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:linux_collect_regset_section_cb_data	typeref:struct:linux_collect_regset_section_cb_data::gdbarch	file:
gdbarch	gdb/linux-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:linux_corefile_thread_data	typeref:struct:linux_corefile_thread_data::gdbarch	file:
gdbarch	gdb/loongarch-tdep.c	/^       struct gdbarch *gdbarch;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::gdbarch	file:
gdbarch	gdb/mep-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:mep_prologue	typeref:struct:mep_prologue::gdbarch	file:
gdbarch	gdb/mn10300-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:mn10300_prologue	typeref:struct:mn10300_prologue::gdbarch	file:
gdbarch	gdb/objfiles.h	/^  struct gdbarch *gdbarch = NULL;$/;"	m	struct:objfile_per_bfd_storage	typeref:struct:objfile_per_bfd_storage::gdbarch
gdbarch	gdb/ppc-linux-tdep.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:ppu2spu_data	typeref:struct:ppu2spu_data::gdbarch	file:
gdbarch	gdb/python/py-arch.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:arch_object_type_object	typeref:struct:arch_object_type_object::gdbarch	file:
gdbarch	gdb/python/py-frame.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:__anon2092	typeref:struct:__anon2092::gdbarch	file:
gdbarch	gdb/python/py-unwind.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:__anon2086	typeref:struct:__anon2086::gdbarch	file:
gdbarch	gdb/python/py-unwind.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:__anon2089	typeref:struct:__anon2089::gdbarch	file:
gdbarch	gdb/regcache.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:regcache_descr	typeref:struct:regcache_descr::gdbarch	file:
gdbarch	gdb/stap-probe.h	/^  struct gdbarch *gdbarch;$/;"	m	struct:stap_parse_info	typeref:struct:stap_parse_info::gdbarch
gdbarch	gdb/tracepoint.c	/^  struct gdbarch *gdbarch;$/;"	m	struct:add_local_symbols_data	typeref:struct:add_local_symbols_data::gdbarch	file:
gdbarch	gdb/tracepoint.h	/^  struct gdbarch *gdbarch = NULL;$/;"	m	struct:static_tracepoint_marker	typeref:struct:static_tracepoint_marker::gdbarch
gdbarch	gdb/tui/tui-data.h	/^  struct gdbarch *gdbarch;$/;"	m	struct:tui_locator_element	typeref:struct:tui_locator_element::gdbarch
gdbarch	gdb/tui/tui-data.h	/^  struct gdbarch *gdbarch;$/;"	m	struct:tui_source_info	typeref:struct:tui_source_info::gdbarch
gdbarch_addr_bit	gdb/gdbarch.c	/^gdbarch_addr_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_addr_bits_remove	gdb/gdbarch.c	/^gdbarch_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_addr_bits_remove_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_addr_bits_remove_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_address_class_name_to_type_flags	gdb/gdbarch.c	/^gdbarch_address_class_name_to_type_flags (struct gdbarch *gdbarch, const char *name, int *type_flags_ptr)$/;"	f
gdbarch_address_class_name_to_type_flags_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_address_class_name_to_type_flags_ftype) (struct gdbarch *gdbarch, const char *name, int *type_flags_ptr);$/;"	t
gdbarch_address_class_name_to_type_flags_p	gdb/gdbarch.c	/^gdbarch_address_class_name_to_type_flags_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_address_class_type_flags	gdb/gdbarch.c	/^gdbarch_address_class_type_flags (struct gdbarch *gdbarch, int byte_size, int dwarf2_addr_class)$/;"	f
gdbarch_address_class_type_flags_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_address_class_type_flags_ftype) (int byte_size, int dwarf2_addr_class);$/;"	t
gdbarch_address_class_type_flags_p	gdb/gdbarch.c	/^gdbarch_address_class_type_flags_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_address_class_type_flags_to_name	gdb/gdbarch.c	/^gdbarch_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)$/;"	f
gdbarch_address_class_type_flags_to_name_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_address_class_type_flags_to_name_ftype) (struct gdbarch *gdbarch, int type_flags);$/;"	t
gdbarch_address_class_type_flags_to_name_p	gdb/gdbarch.c	/^gdbarch_address_class_type_flags_to_name_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_address_to_pointer	gdb/gdbarch.c	/^gdbarch_address_to_pointer (struct gdbarch *gdbarch, struct type *type, gdb_byte *buf, CORE_ADDR addr)$/;"	f
gdbarch_address_to_pointer_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_address_to_pointer_ftype) (struct gdbarch *gdbarch, struct type *type, gdb_byte *buf, CORE_ADDR addr);$/;"	t
gdbarch_addressable_memory_unit_size	gdb/gdbarch.c	/^gdbarch_addressable_memory_unit_size (struct gdbarch *gdbarch)$/;"	f
gdbarch_addressable_memory_unit_size_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_addressable_memory_unit_size_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_adjust_breakpoint_address	gdb/gdbarch.c	/^gdbarch_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr)$/;"	f
gdbarch_adjust_breakpoint_address_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_adjust_breakpoint_address_ftype) (struct gdbarch *gdbarch, CORE_ADDR bpaddr);$/;"	t
gdbarch_adjust_breakpoint_address_p	gdb/gdbarch.c	/^gdbarch_adjust_breakpoint_address_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_adjust_dwarf2_addr	gdb/gdbarch.c	/^gdbarch_adjust_dwarf2_addr (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
gdbarch_adjust_dwarf2_addr_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_adjust_dwarf2_addr_ftype) (CORE_ADDR pc);$/;"	t
gdbarch_adjust_dwarf2_line	gdb/gdbarch.c	/^gdbarch_adjust_dwarf2_line (struct gdbarch *gdbarch, CORE_ADDR addr, int rel)$/;"	f
gdbarch_adjust_dwarf2_line_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_adjust_dwarf2_line_ftype) (CORE_ADDR addr, int rel);$/;"	t
gdbarch_alloc	gdb/gdbarch.c	/^gdbarch_alloc (const struct gdbarch_info *info,$/;"	f
gdbarch_alloc	gdb/gdbarch.sh	/^     gdbarch_alloc(): If zero\/NULL is not a suitable default,$/;"	f
gdbarch_auto_charset	gdb/gdbarch.c	/^gdbarch_auto_charset (struct gdbarch *gdbarch)$/;"	f
gdbarch_auto_charset_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_auto_charset_ftype) (void);$/;"	t
gdbarch_auto_wide_charset	gdb/gdbarch.c	/^gdbarch_auto_wide_charset (struct gdbarch *gdbarch)$/;"	f
gdbarch_auto_wide_charset_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_auto_wide_charset_ftype) (void);$/;"	t
gdbarch_auxv_parse	gdb/gdbarch.c	/^gdbarch_auxv_parse (struct gdbarch *gdbarch, gdb_byte **readptr, gdb_byte *endptr, CORE_ADDR *typep, CORE_ADDR *valp)$/;"	f
gdbarch_auxv_parse_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_auxv_parse_ftype) (struct gdbarch *gdbarch, gdb_byte **readptr, gdb_byte *endptr, CORE_ADDR *typep, CORE_ADDR *valp);$/;"	t
gdbarch_auxv_parse_p	gdb/gdbarch.c	/^gdbarch_auxv_parse_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_ax_pseudo_register_collect	gdb/gdbarch.c	/^gdbarch_ax_pseudo_register_collect (struct gdbarch *gdbarch, struct agent_expr *ax, int reg)$/;"	f
gdbarch_ax_pseudo_register_collect_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_ax_pseudo_register_collect_ftype) (struct gdbarch *gdbarch, struct agent_expr *ax, int reg);$/;"	t
gdbarch_ax_pseudo_register_collect_p	gdb/gdbarch.c	/^gdbarch_ax_pseudo_register_collect_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_ax_pseudo_register_push_stack	gdb/gdbarch.c	/^gdbarch_ax_pseudo_register_push_stack (struct gdbarch *gdbarch, struct agent_expr *ax, int reg)$/;"	f
gdbarch_ax_pseudo_register_push_stack_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_ax_pseudo_register_push_stack_ftype) (struct gdbarch *gdbarch, struct agent_expr *ax, int reg);$/;"	t
gdbarch_ax_pseudo_register_push_stack_p	gdb/gdbarch.c	/^gdbarch_ax_pseudo_register_push_stack_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_believe_pcc_promotion	gdb/gdbarch.c	/^gdbarch_believe_pcc_promotion (struct gdbarch *gdbarch)$/;"	f
gdbarch_bfd_arch_info	gdb/gdbarch.c	/^gdbarch_bfd_arch_info (struct gdbarch *gdbarch)$/;"	f
gdbarch_bits_big_endian	gdb/gdbarch.c	/^gdbarch_bits_big_endian (struct gdbarch *gdbarch)$/;"	f
gdbarch_breakpoint_from_pc	gdb/gdbarch.c	/^gdbarch_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, int *lenptr)$/;"	f
gdbarch_breakpoint_from_pc_ftype	gdb/gdbarch.h	/^typedef const gdb_byte * (gdbarch_breakpoint_from_pc_ftype) (struct gdbarch *gdbarch, CORE_ADDR *pcptr, int *lenptr);$/;"	t
gdbarch_breakpoint_kind_from_current_state	gdb/gdbarch.c	/^gdbarch_breakpoint_kind_from_current_state (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR *pcptr)$/;"	f
gdbarch_breakpoint_kind_from_current_state_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_breakpoint_kind_from_current_state_ftype) (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR *pcptr);$/;"	t
gdbarch_breakpoint_kind_from_pc	gdb/gdbarch.c	/^gdbarch_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f
gdbarch_breakpoint_kind_from_pc_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_breakpoint_kind_from_pc_ftype) (struct gdbarch *gdbarch, CORE_ADDR *pcptr);$/;"	t
gdbarch_byte_order	gdb/gdbarch.c	/^gdbarch_byte_order (struct gdbarch *gdbarch)$/;"	f
gdbarch_byte_order_for_code	gdb/gdbarch.c	/^gdbarch_byte_order_for_code (struct gdbarch *gdbarch)$/;"	f
gdbarch_call_dummy_location	gdb/gdbarch.c	/^gdbarch_call_dummy_location (struct gdbarch *gdbarch)$/;"	f
gdbarch_cannot_fetch_register	gdb/gdbarch.c	/^gdbarch_cannot_fetch_register (struct gdbarch *gdbarch, int regnum)$/;"	f
gdbarch_cannot_fetch_register_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_cannot_fetch_register_ftype) (struct gdbarch *gdbarch, int regnum);$/;"	t
gdbarch_cannot_step_breakpoint	gdb/gdbarch.c	/^gdbarch_cannot_step_breakpoint (struct gdbarch *gdbarch)$/;"	f
gdbarch_cannot_store_register	gdb/gdbarch.c	/^gdbarch_cannot_store_register (struct gdbarch *gdbarch, int regnum)$/;"	f
gdbarch_cannot_store_register_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_cannot_store_register_ftype) (struct gdbarch *gdbarch, int regnum);$/;"	t
gdbarch_char_signed	gdb/gdbarch.c	/^gdbarch_char_signed (struct gdbarch *gdbarch)$/;"	f
gdbarch_code_of_frame_writable	gdb/gdbarch.c	/^gdbarch_code_of_frame_writable (struct gdbarch *gdbarch, struct frame_info *frame)$/;"	f
gdbarch_code_of_frame_writable_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_code_of_frame_writable_ftype) (struct gdbarch *gdbarch, struct frame_info *frame);$/;"	t
gdbarch_coff_make_msymbol_special	gdb/gdbarch.c	/^gdbarch_coff_make_msymbol_special (struct gdbarch *gdbarch, int val, struct minimal_symbol *msym)$/;"	f
gdbarch_coff_make_msymbol_special_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_coff_make_msymbol_special_ftype) (int val, struct minimal_symbol *msym);$/;"	t
gdbarch_convert_from_func_ptr_addr	gdb/gdbarch.c	/^gdbarch_convert_from_func_ptr_addr (struct gdbarch *gdbarch, CORE_ADDR addr, struct target_ops *targ)$/;"	f
gdbarch_convert_from_func_ptr_addr_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_convert_from_func_ptr_addr_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr, struct target_ops *targ);$/;"	t
gdbarch_convert_register_p	gdb/gdbarch.c	/^gdbarch_convert_register_p (struct gdbarch *gdbarch, int regnum, struct type *type)$/;"	f
gdbarch_convert_register_p_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_convert_register_p_ftype) (struct gdbarch *gdbarch, int regnum, struct type *type);$/;"	t
gdbarch_core_info_proc	gdb/gdbarch.c	/^gdbarch_core_info_proc (struct gdbarch *gdbarch, const char *args, enum info_proc_what what)$/;"	f
gdbarch_core_info_proc_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_core_info_proc_ftype) (struct gdbarch *gdbarch, const char *args, enum info_proc_what what);$/;"	t
gdbarch_core_info_proc_p	gdb/gdbarch.c	/^gdbarch_core_info_proc_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_pid_to_str	gdb/gdbarch.c	/^gdbarch_core_pid_to_str (struct gdbarch *gdbarch, ptid_t ptid)$/;"	f
gdbarch_core_pid_to_str_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_core_pid_to_str_ftype) (struct gdbarch *gdbarch, ptid_t ptid);$/;"	t
gdbarch_core_pid_to_str_p	gdb/gdbarch.c	/^gdbarch_core_pid_to_str_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_read_description	gdb/gdbarch.c	/^gdbarch_core_read_description (struct gdbarch *gdbarch, struct target_ops *target, bfd *abfd)$/;"	f
gdbarch_core_read_description_ftype	gdb/gdbarch.h	/^typedef const struct target_desc * (gdbarch_core_read_description_ftype) (struct gdbarch *gdbarch, struct target_ops *target, bfd *abfd);$/;"	t	typeref:struct:gdbarch_core_read_description_ftype
gdbarch_core_read_description_p	gdb/gdbarch.c	/^gdbarch_core_read_description_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_thread_name	gdb/gdbarch.c	/^gdbarch_core_thread_name (struct gdbarch *gdbarch, struct thread_info *thr)$/;"	f
gdbarch_core_thread_name_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_core_thread_name_ftype) (struct gdbarch *gdbarch, struct thread_info *thr);$/;"	t
gdbarch_core_thread_name_p	gdb/gdbarch.c	/^gdbarch_core_thread_name_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_xfer_shared_libraries	gdb/gdbarch.c	/^gdbarch_core_xfer_shared_libraries (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len)$/;"	f
gdbarch_core_xfer_shared_libraries_aix	gdb/gdbarch.c	/^gdbarch_core_xfer_shared_libraries_aix (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len)$/;"	f
gdbarch_core_xfer_shared_libraries_aix_ftype	gdb/gdbarch.h	/^typedef ULONGEST (gdbarch_core_xfer_shared_libraries_aix_ftype) (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len);$/;"	t
gdbarch_core_xfer_shared_libraries_aix_p	gdb/gdbarch.c	/^gdbarch_core_xfer_shared_libraries_aix_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_xfer_shared_libraries_ftype	gdb/gdbarch.h	/^typedef ULONGEST (gdbarch_core_xfer_shared_libraries_ftype) (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len);$/;"	t
gdbarch_core_xfer_shared_libraries_p	gdb/gdbarch.c	/^gdbarch_core_xfer_shared_libraries_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_core_xfer_siginfo	gdb/gdbarch.c	/^gdbarch_core_xfer_siginfo (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len)$/;"	f
gdbarch_core_xfer_siginfo_ftype	gdb/gdbarch.h	/^typedef LONGEST (gdbarch_core_xfer_siginfo_ftype) (struct gdbarch *gdbarch, gdb_byte *readbuf, ULONGEST offset, ULONGEST len);$/;"	t
gdbarch_core_xfer_siginfo_p	gdb/gdbarch.c	/^gdbarch_core_xfer_siginfo_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_data	gdb/gdbarch.c	/^gdbarch_data (struct gdbarch *gdbarch, struct gdbarch_data *data)$/;"	f
gdbarch_data	gdb/gdbarch.c	/^struct gdbarch_data$/;"	s	file:
gdbarch_data_post_init_ftype	gdb/gdbarch.h	/^typedef void *(gdbarch_data_post_init_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_data_pre_init_ftype	gdb/gdbarch.h	/^typedef void *(gdbarch_data_pre_init_ftype) (struct obstack *obstack);$/;"	t
gdbarch_data_register	gdb/gdbarch.c	/^gdbarch_data_register (gdbarch_data_pre_init_ftype *pre_init,$/;"	f	file:
gdbarch_data_register_post_init	gdb/gdbarch.c	/^gdbarch_data_register_post_init (gdbarch_data_post_init_ftype *post_init)$/;"	f
gdbarch_data_register_pre_init	gdb/gdbarch.c	/^gdbarch_data_register_pre_init (gdbarch_data_pre_init_ftype *pre_init)$/;"	f
gdbarch_data_registration	gdb/gdbarch.c	/^struct gdbarch_data_registration$/;"	s	file:
gdbarch_data_registry	gdb/gdbarch.c	/^struct gdbarch_data_registry gdbarch_data_registry =$/;"	v	typeref:struct:gdbarch_data_registry
gdbarch_data_registry	gdb/gdbarch.c	/^struct gdbarch_data_registry$/;"	s	file:
gdbarch_debug	gdb/gdbarch.c	/^unsigned int gdbarch_debug = GDBARCH_DEBUG;$/;"	v
gdbarch_decr_pc_after_break	gdb/gdbarch.c	/^gdbarch_decr_pc_after_break (struct gdbarch *gdbarch)$/;"	f
gdbarch_deprecated_fp_regnum	gdb/gdbarch.c	/^gdbarch_deprecated_fp_regnum (struct gdbarch *gdbarch)$/;"	f
gdbarch_deprecated_function_start_offset	gdb/gdbarch.c	/^gdbarch_deprecated_function_start_offset (struct gdbarch *gdbarch)$/;"	f
gdbarch_disassembler_options	gdb/gdbarch.c	/^gdbarch_disassembler_options (struct gdbarch *gdbarch)$/;"	f
gdbarch_displaced_step_copy_insn	gdb/gdbarch.c	/^gdbarch_displaced_step_copy_insn (struct gdbarch *gdbarch, CORE_ADDR from, CORE_ADDR to, struct regcache *regs)$/;"	f
gdbarch_displaced_step_copy_insn_ftype	gdb/gdbarch.h	/^typedef struct displaced_step_closure * (gdbarch_displaced_step_copy_insn_ftype) (struct gdbarch *gdbarch, CORE_ADDR from, CORE_ADDR to, struct regcache *regs);$/;"	t	typeref:struct:gdbarch_displaced_step_copy_insn_ftype
gdbarch_displaced_step_copy_insn_p	gdb/gdbarch.c	/^gdbarch_displaced_step_copy_insn_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_displaced_step_fixup	gdb/gdbarch.c	/^gdbarch_displaced_step_fixup (struct gdbarch *gdbarch, struct displaced_step_closure *closure, CORE_ADDR from, CORE_ADDR to, struct regcache *regs)$/;"	f
gdbarch_displaced_step_fixup_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_displaced_step_fixup_ftype) (struct gdbarch *gdbarch, struct displaced_step_closure *closure, CORE_ADDR from, CORE_ADDR to, struct regcache *regs);$/;"	t
gdbarch_displaced_step_fixup_p	gdb/gdbarch.c	/^gdbarch_displaced_step_fixup_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_displaced_step_hw_singlestep	gdb/gdbarch.c	/^gdbarch_displaced_step_hw_singlestep (struct gdbarch *gdbarch, struct displaced_step_closure *closure)$/;"	f
gdbarch_displaced_step_hw_singlestep_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_displaced_step_hw_singlestep_ftype) (struct gdbarch *gdbarch, struct displaced_step_closure *closure);$/;"	t
gdbarch_displaced_step_location	gdb/gdbarch.c	/^gdbarch_displaced_step_location (struct gdbarch *gdbarch)$/;"	f
gdbarch_displaced_step_location_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_displaced_step_location_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_double_bit	gdb/gdbarch.c	/^gdbarch_double_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_double_format	gdb/gdbarch.c	/^gdbarch_double_format (struct gdbarch *gdbarch)$/;"	f
gdbarch_dtrace_disable_probe	gdb/gdbarch.c	/^gdbarch_dtrace_disable_probe (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_dtrace_disable_probe_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_dtrace_disable_probe_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_dtrace_disable_probe_p	gdb/gdbarch.c	/^gdbarch_dtrace_disable_probe_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_dtrace_enable_probe	gdb/gdbarch.c	/^gdbarch_dtrace_enable_probe (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_dtrace_enable_probe_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_dtrace_enable_probe_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_dtrace_enable_probe_p	gdb/gdbarch.c	/^gdbarch_dtrace_enable_probe_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_dtrace_parse_probe_argument	gdb/gdbarch.c	/^gdbarch_dtrace_parse_probe_argument (struct gdbarch *gdbarch, struct parser_state *pstate, int narg)$/;"	f
gdbarch_dtrace_parse_probe_argument_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_dtrace_parse_probe_argument_ftype) (struct gdbarch *gdbarch, struct parser_state *pstate, int narg);$/;"	t
gdbarch_dtrace_parse_probe_argument_p	gdb/gdbarch.c	/^gdbarch_dtrace_parse_probe_argument_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_dtrace_probe_is_enabled	gdb/gdbarch.c	/^gdbarch_dtrace_probe_is_enabled (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_dtrace_probe_is_enabled_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_dtrace_probe_is_enabled_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_dtrace_probe_is_enabled_p	gdb/gdbarch.c	/^gdbarch_dtrace_probe_is_enabled_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_dummy_id	gdb/gdbarch.c	/^gdbarch_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f
gdbarch_dummy_id_ftype	gdb/gdbarch.h	/^typedef struct frame_id (gdbarch_dummy_id_ftype) (struct gdbarch *gdbarch, struct frame_info *this_frame);$/;"	t	typeref:struct:gdbarch_dummy_id_ftype
gdbarch_dummy_id_p	gdb/gdbarch.c	/^gdbarch_dummy_id_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_dump	gdb/gdbarch.c	/^gdbarch_dump (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f
gdbarch_dump	gdb/gdbarch.sh	/^     gdbarch_dump(): Add a fprintf_unfiltered call so that the new$/;"	f
gdbarch_dump_tdep_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_dump_tdep_ftype) (struct gdbarch *gdbarch, struct ui_file *file);$/;"	t
gdbarch_dwarf2_addr_size	gdb/gdbarch.c	/^gdbarch_dwarf2_addr_size (struct gdbarch *gdbarch)$/;"	f
gdbarch_dwarf2_reg_to_regnum	gdb/gdbarch.c	/^gdbarch_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int dwarf2_regnr)$/;"	f
gdbarch_dwarf2_reg_to_regnum_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_dwarf2_reg_to_regnum_ftype) (struct gdbarch *gdbarch, int dwarf2_regnr);$/;"	t
gdbarch_ecoff_reg_to_regnum	gdb/gdbarch.c	/^gdbarch_ecoff_reg_to_regnum (struct gdbarch *gdbarch, int ecoff_regnr)$/;"	f
gdbarch_ecoff_reg_to_regnum_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_ecoff_reg_to_regnum_ftype) (struct gdbarch *gdbarch, int ecoff_regnr);$/;"	t
gdbarch_elf_make_msymbol_special	gdb/gdbarch.c	/^gdbarch_elf_make_msymbol_special (struct gdbarch *gdbarch, asymbol *sym, struct minimal_symbol *msym)$/;"	f
gdbarch_elf_make_msymbol_special_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_elf_make_msymbol_special_ftype) (asymbol *sym, struct minimal_symbol *msym);$/;"	t
gdbarch_elf_make_msymbol_special_p	gdb/gdbarch.c	/^gdbarch_elf_make_msymbol_special_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_execute_dwarf_cfa_vendor_op	gdb/gdbarch.c	/^gdbarch_execute_dwarf_cfa_vendor_op (struct gdbarch *gdbarch, gdb_byte op, struct dwarf2_frame_state *fs)$/;"	f
gdbarch_execute_dwarf_cfa_vendor_op_ftype	gdb/gdbarch.h	/^typedef bool (gdbarch_execute_dwarf_cfa_vendor_op_ftype) (struct gdbarch *gdbarch, gdb_byte op, struct dwarf2_frame_state *fs);$/;"	t
gdbarch_fast_tracepoint_valid_at	gdb/gdbarch.c	/^gdbarch_fast_tracepoint_valid_at (struct gdbarch *gdbarch, CORE_ADDR addr, std::string *msg)$/;"	f
gdbarch_fast_tracepoint_valid_at_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_fast_tracepoint_valid_at_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr, std::string *msg);$/;"	t
gdbarch_fetch_pointer_argument	gdb/gdbarch.c	/^gdbarch_fetch_pointer_argument (struct gdbarch *gdbarch, struct frame_info *frame, int argi, struct type *type)$/;"	f
gdbarch_fetch_pointer_argument_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_fetch_pointer_argument_ftype) (struct frame_info *frame, int argi, struct type *type);$/;"	t
gdbarch_fetch_pointer_argument_p	gdb/gdbarch.c	/^gdbarch_fetch_pointer_argument_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_fetch_tls_load_module_address	gdb/gdbarch.c	/^gdbarch_fetch_tls_load_module_address (struct gdbarch *gdbarch, struct objfile *objfile)$/;"	f
gdbarch_fetch_tls_load_module_address_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_fetch_tls_load_module_address_ftype) (struct objfile *objfile);$/;"	t
gdbarch_fetch_tls_load_module_address_p	gdb/gdbarch.c	/^gdbarch_fetch_tls_load_module_address_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_find_by_info	gdb/gdbarch.c	/^gdbarch_find_by_info (struct gdbarch_info info)$/;"	f
gdbarch_find_memory_regions	gdb/gdbarch.c	/^gdbarch_find_memory_regions (struct gdbarch *gdbarch, find_memory_region_ftype func, void *data)$/;"	f
gdbarch_find_memory_regions_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_find_memory_regions_ftype) (struct gdbarch *gdbarch, find_memory_region_ftype func, void *data);$/;"	t
gdbarch_find_memory_regions_p	gdb/gdbarch.c	/^gdbarch_find_memory_regions_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_float_bit	gdb/gdbarch.c	/^gdbarch_float_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_float_format	gdb/gdbarch.c	/^gdbarch_float_format (struct gdbarch *gdbarch)$/;"	f
gdbarch_floatformat_for_type	gdb/gdbarch.c	/^gdbarch_floatformat_for_type (struct gdbarch *gdbarch, const char *name, int length)$/;"	f
gdbarch_floatformat_for_type_ftype	gdb/gdbarch.h	/^typedef const struct floatformat ** (gdbarch_floatformat_for_type_ftype) (struct gdbarch *gdbarch, const char *name, int length);$/;"	t	typeref:struct:gdbarch_floatformat_for_type_ftype
gdbarch_fp0_regnum	gdb/gdbarch.c	/^gdbarch_fp0_regnum (struct gdbarch *gdbarch)$/;"	f
gdbarch_frame_align	gdb/gdbarch.c	/^gdbarch_frame_align (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
gdbarch_frame_align_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_frame_align_ftype) (struct gdbarch *gdbarch, CORE_ADDR address);$/;"	t
gdbarch_frame_align_p	gdb/gdbarch.c	/^gdbarch_frame_align_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_frame_args_skip	gdb/gdbarch.c	/^gdbarch_frame_args_skip (struct gdbarch *gdbarch)$/;"	f
gdbarch_frame_num_args	gdb/gdbarch.c	/^gdbarch_frame_num_args (struct gdbarch *gdbarch, struct frame_info *frame)$/;"	f
gdbarch_frame_num_args_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_frame_num_args_ftype) (struct frame_info *frame);$/;"	t
gdbarch_frame_num_args_p	gdb/gdbarch.c	/^gdbarch_frame_num_args_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_frame_red_zone_size	gdb/gdbarch.c	/^gdbarch_frame_red_zone_size (struct gdbarch *gdbarch)$/;"	f
gdbarch_free	gdb/gdbarch.c	/^gdbarch_free (struct gdbarch *arch)$/;"	f
gdbarch_from_bfd	gdb/arch-utils.c	/^gdbarch_from_bfd (bfd *abfd)$/;"	f
gdbarch_gcc_target_options	gdb/gdbarch.c	/^gdbarch_gcc_target_options (struct gdbarch *gdbarch)$/;"	f
gdbarch_gcc_target_options_ftype	gdb/gdbarch.h	/^typedef char * (gdbarch_gcc_target_options_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_gcore_bfd_target	gdb/gdbarch.c	/^gdbarch_gcore_bfd_target (struct gdbarch *gdbarch)$/;"	f
gdbarch_gcore_bfd_target_p	gdb/gdbarch.c	/^gdbarch_gcore_bfd_target_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_gdb_signal_from_target	gdb/gdbarch.c	/^gdbarch_gdb_signal_from_target (struct gdbarch *gdbarch, int signo)$/;"	f
gdbarch_gdb_signal_from_target_ftype	gdb/gdbarch.h	/^typedef enum gdb_signal (gdbarch_gdb_signal_from_target_ftype) (struct gdbarch *gdbarch, int signo);$/;"	t	typeref:enum:gdbarch_gdb_signal_from_target_ftype
gdbarch_gdb_signal_from_target_p	gdb/gdbarch.c	/^gdbarch_gdb_signal_from_target_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_gdb_signal_to_target	gdb/gdbarch.c	/^gdbarch_gdb_signal_to_target (struct gdbarch *gdbarch, enum gdb_signal signal)$/;"	f
gdbarch_gdb_signal_to_target_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_gdb_signal_to_target_ftype) (struct gdbarch *gdbarch, enum gdb_signal signal);$/;"	t
gdbarch_gdb_signal_to_target_p	gdb/gdbarch.c	/^gdbarch_gdb_signal_to_target_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_gen_return_address	gdb/gdbarch.c	/^gdbarch_gen_return_address (struct gdbarch *gdbarch, struct agent_expr *ax, struct axs_value *value, CORE_ADDR scope)$/;"	f
gdbarch_gen_return_address_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_gen_return_address_ftype) (struct gdbarch *gdbarch, struct agent_expr *ax, struct axs_value *value, CORE_ADDR scope);$/;"	t
gdbarch_get_longjmp_target	gdb/gdbarch.c	/^gdbarch_get_longjmp_target (struct gdbarch *gdbarch, struct frame_info *frame, CORE_ADDR *pc)$/;"	f
gdbarch_get_longjmp_target_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_get_longjmp_target_ftype) (struct frame_info *frame, CORE_ADDR *pc);$/;"	t
gdbarch_get_longjmp_target_p	gdb/gdbarch.c	/^gdbarch_get_longjmp_target_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_get_siginfo_type	gdb/gdbarch.c	/^gdbarch_get_siginfo_type (struct gdbarch *gdbarch)$/;"	f
gdbarch_get_siginfo_type_ftype	gdb/gdbarch.h	/^typedef struct type * (gdbarch_get_siginfo_type_ftype) (struct gdbarch *gdbarch);$/;"	t	typeref:struct:gdbarch_get_siginfo_type_ftype
gdbarch_get_siginfo_type_p	gdb/gdbarch.c	/^gdbarch_get_siginfo_type_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_get_syscall_number	gdb/gdbarch.c	/^gdbarch_get_syscall_number (struct gdbarch *gdbarch, thread_info *thread)$/;"	f
gdbarch_get_syscall_number_ftype	gdb/gdbarch.h	/^typedef LONGEST (gdbarch_get_syscall_number_ftype) (struct gdbarch *gdbarch, thread_info *thread);$/;"	t
gdbarch_get_syscall_number_p	gdb/gdbarch.c	/^gdbarch_get_syscall_number_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_gnu_triplet_regexp	gdb/gdbarch.c	/^gdbarch_gnu_triplet_regexp (struct gdbarch *gdbarch)$/;"	f
gdbarch_gnu_triplet_regexp_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_gnu_triplet_regexp_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_guess_tracepoint_registers	gdb/gdbarch.c	/^gdbarch_guess_tracepoint_registers (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR addr)$/;"	f
gdbarch_guess_tracepoint_registers_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_guess_tracepoint_registers_ftype) (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR addr);$/;"	t
gdbarch_half_bit	gdb/gdbarch.c	/^gdbarch_half_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_half_format	gdb/gdbarch.c	/^gdbarch_half_format (struct gdbarch *gdbarch)$/;"	f
gdbarch_handle_segmentation_fault	gdb/gdbarch.c	/^gdbarch_handle_segmentation_fault (struct gdbarch *gdbarch, struct ui_out *uiout)$/;"	f
gdbarch_handle_segmentation_fault_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_handle_segmentation_fault_ftype) (struct gdbarch *gdbarch, struct ui_out *uiout);$/;"	t
gdbarch_handle_segmentation_fault_p	gdb/gdbarch.c	/^gdbarch_handle_segmentation_fault_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_has_dos_based_file_system	gdb/gdbarch.c	/^gdbarch_has_dos_based_file_system (struct gdbarch *gdbarch)$/;"	f
gdbarch_has_global_breakpoints	gdb/gdbarch.c	/^gdbarch_has_global_breakpoints (struct gdbarch *gdbarch)$/;"	f
gdbarch_has_global_solist	gdb/gdbarch.c	/^gdbarch_has_global_solist (struct gdbarch *gdbarch)$/;"	f
gdbarch_has_shared_address_space	gdb/gdbarch.c	/^gdbarch_has_shared_address_space (struct gdbarch *gdbarch)$/;"	f
gdbarch_has_shared_address_space_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_has_shared_address_space_ftype) (struct gdbarch *gdbarch);$/;"	t
gdbarch_have_nonsteppable_watchpoint	gdb/gdbarch.c	/^gdbarch_have_nonsteppable_watchpoint (struct gdbarch *gdbarch)$/;"	f
gdbarch_in_indirect_branch_thunk	gdb/gdbarch.c	/^gdbarch_in_indirect_branch_thunk (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
gdbarch_in_indirect_branch_thunk_ftype	gdb/gdbarch.h	/^typedef bool (gdbarch_in_indirect_branch_thunk_ftype) (struct gdbarch *gdbarch, CORE_ADDR pc);$/;"	t
gdbarch_in_solib_return_trampoline	gdb/gdbarch.c	/^gdbarch_in_solib_return_trampoline (struct gdbarch *gdbarch, CORE_ADDR pc, const char *name)$/;"	f
gdbarch_in_solib_return_trampoline_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_in_solib_return_trampoline_ftype) (struct gdbarch *gdbarch, CORE_ADDR pc, const char *name);$/;"	t
gdbarch_infcall_mmap	gdb/gdbarch.c	/^gdbarch_infcall_mmap (struct gdbarch *gdbarch, CORE_ADDR size, unsigned prot)$/;"	f
gdbarch_infcall_mmap_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_infcall_mmap_ftype) (CORE_ADDR size, unsigned prot);$/;"	t
gdbarch_infcall_munmap	gdb/gdbarch.c	/^gdbarch_infcall_munmap (struct gdbarch *gdbarch, CORE_ADDR addr, CORE_ADDR size)$/;"	f
gdbarch_infcall_munmap_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_infcall_munmap_ftype) (CORE_ADDR addr, CORE_ADDR size);$/;"	t
gdbarch_info	gdb/gdbarch.h	/^struct gdbarch_info$/;"	s
gdbarch_info_fill	gdb/arch-utils.c	/^gdbarch_info_fill (struct gdbarch_info *info)$/;"	f
gdbarch_info_init	gdb/arch-utils.c	/^gdbarch_info_init (struct gdbarch_info *info)$/;"	f
gdbarch_info_proc	gdb/gdbarch.c	/^gdbarch_info_proc (struct gdbarch *gdbarch, const char *args, enum info_proc_what what)$/;"	f
gdbarch_info_proc_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_info_proc_ftype) (struct gdbarch *gdbarch, const char *args, enum info_proc_what what);$/;"	t
gdbarch_info_proc_p	gdb/gdbarch.c	/^gdbarch_info_proc_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_init_ftype	gdb/gdbarch.h	/^typedef struct gdbarch *(gdbarch_init_ftype) (struct gdbarch_info info, struct gdbarch_list *arches);$/;"	t	typeref:struct:gdbarch_init_ftype
gdbarch_init_osabi	gdb/osabi.c	/^gdbarch_init_osabi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
gdbarch_inner_than	gdb/gdbarch.c	/^gdbarch_inner_than (struct gdbarch *gdbarch, CORE_ADDR lhs, CORE_ADDR rhs)$/;"	f
gdbarch_inner_than_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_inner_than_ftype) (CORE_ADDR lhs, CORE_ADDR rhs);$/;"	t
gdbarch_insn_is_call	gdb/gdbarch.c	/^gdbarch_insn_is_call (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_insn_is_call_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_insn_is_call_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_insn_is_jump	gdb/gdbarch.c	/^gdbarch_insn_is_jump (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_insn_is_jump_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_insn_is_jump_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_insn_is_ret	gdb/gdbarch.c	/^gdbarch_insn_is_ret (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_insn_is_ret_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_insn_is_ret_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_int_bit	gdb/gdbarch.c	/^gdbarch_int_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_integer_to_address	gdb/gdbarch.c	/^gdbarch_integer_to_address (struct gdbarch *gdbarch, struct type *type, const gdb_byte *buf)$/;"	f
gdbarch_integer_to_address_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_integer_to_address_ftype) (struct gdbarch *gdbarch, struct type *type, const gdb_byte *buf);$/;"	t
gdbarch_integer_to_address_p	gdb/gdbarch.c	/^gdbarch_integer_to_address_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_iterate_over_objfiles_in_search_order	gdb/gdbarch.c	/^gdbarch_iterate_over_objfiles_in_search_order (struct gdbarch *gdbarch, iterate_over_objfiles_in_search_order_cb_ftype *cb, void *cb_data, struct objfile *current_objfile)$/;"	f
gdbarch_iterate_over_objfiles_in_search_order_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_iterate_over_objfiles_in_search_order_ftype) (struct gdbarch *gdbarch, iterate_over_objfiles_in_search_order_cb_ftype *cb, void *cb_data, struct objfile *current_objfile);$/;"	t
gdbarch_iterate_over_regset_sections	gdb/gdbarch.c	/^gdbarch_iterate_over_regset_sections (struct gdbarch *gdbarch, iterate_over_regset_sections_cb *cb, void *cb_data, const struct regcache *regcache)$/;"	f
gdbarch_iterate_over_regset_sections_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_iterate_over_regset_sections_ftype) (struct gdbarch *gdbarch, iterate_over_regset_sections_cb *cb, void *cb_data, const struct regcache *regcache);$/;"	t
gdbarch_iterate_over_regset_sections_p	gdb/gdbarch.c	/^gdbarch_iterate_over_regset_sections_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_list	gdb/gdbarch.h	/^struct gdbarch_list$/;"	s
gdbarch_list_lookup_by_info	gdb/gdbarch.c	/^gdbarch_list_lookup_by_info (struct gdbarch_list *arches,$/;"	f
gdbarch_list_lookup_by_info	gdb/gdbarch.sh	/^   gdbarch_list_lookup_by_info()); a newly created \\`\\`struct gdbarch''$/;"	f
gdbarch_long_bit	gdb/gdbarch.c	/^gdbarch_long_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_long_double_bit	gdb/gdbarch.c	/^gdbarch_long_double_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_long_double_format	gdb/gdbarch.c	/^gdbarch_long_double_format (struct gdbarch *gdbarch)$/;"	f
gdbarch_long_long_bit	gdb/gdbarch.c	/^gdbarch_long_long_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_lookup_osabi	gdb/osabi.c	/^gdbarch_lookup_osabi (bfd *abfd)$/;"	f
gdbarch_make_corefile_notes	gdb/gdbarch.c	/^gdbarch_make_corefile_notes (struct gdbarch *gdbarch, bfd *obfd, int *note_size)$/;"	f
gdbarch_make_corefile_notes_ftype	gdb/gdbarch.h	/^typedef char * (gdbarch_make_corefile_notes_ftype) (struct gdbarch *gdbarch, bfd *obfd, int *note_size);$/;"	t
gdbarch_make_corefile_notes_p	gdb/gdbarch.c	/^gdbarch_make_corefile_notes_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_make_symbol_special	gdb/gdbarch.c	/^gdbarch_make_symbol_special (struct gdbarch *gdbarch, struct symbol *sym, struct objfile *objfile)$/;"	f
gdbarch_make_symbol_special_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_make_symbol_special_ftype) (struct symbol *sym, struct objfile *objfile);$/;"	t
gdbarch_max_insn_length	gdb/gdbarch.c	/^gdbarch_max_insn_length (struct gdbarch *gdbarch)$/;"	f
gdbarch_max_insn_length_p	gdb/gdbarch.c	/^gdbarch_max_insn_length_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_memory_insert_breakpoint	gdb/gdbarch.c	/^gdbarch_memory_insert_breakpoint (struct gdbarch *gdbarch, struct bp_target_info *bp_tgt)$/;"	f
gdbarch_memory_insert_breakpoint_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_memory_insert_breakpoint_ftype) (struct gdbarch *gdbarch, struct bp_target_info *bp_tgt);$/;"	t
gdbarch_memory_remove_breakpoint	gdb/gdbarch.c	/^gdbarch_memory_remove_breakpoint (struct gdbarch *gdbarch, struct bp_target_info *bp_tgt)$/;"	f
gdbarch_memory_remove_breakpoint_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_memory_remove_breakpoint_ftype) (struct gdbarch *gdbarch, struct bp_target_info *bp_tgt);$/;"	t
gdbarch_num_pseudo_regs	gdb/gdbarch.c	/^gdbarch_num_pseudo_regs (struct gdbarch *gdbarch)$/;"	f
gdbarch_num_regs	gdb/gdbarch.c	/^gdbarch_num_regs (struct gdbarch *gdbarch)$/;"	f
gdbarch_obstack	gdb/gdbarch.c	/^obstack *gdbarch_obstack (gdbarch *arch)$/;"	f
gdbarch_obstack_strdup	gdb/gdbarch.c	/^gdbarch_obstack_strdup (struct gdbarch *arch, const char *string)$/;"	f
gdbarch_osabi	gdb/gdbarch.c	/^gdbarch_osabi (struct gdbarch *gdbarch)$/;"	f
gdbarch_osabi_name	gdb/osabi.c	/^gdbarch_osabi_name (enum gdb_osabi osabi)$/;"	f
gdbarch_overlay_update	gdb/gdbarch.c	/^gdbarch_overlay_update (struct gdbarch *gdbarch, struct obj_section *osect)$/;"	f
gdbarch_overlay_update_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_overlay_update_ftype) (struct obj_section *osect);$/;"	t
gdbarch_overlay_update_p	gdb/gdbarch.c	/^gdbarch_overlay_update_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_pc_regnum	gdb/gdbarch.c	/^gdbarch_pc_regnum (struct gdbarch *gdbarch)$/;"	f
gdbarch_pointer_to_address	gdb/gdbarch.c	/^gdbarch_pointer_to_address (struct gdbarch *gdbarch, struct type *type, const gdb_byte *buf)$/;"	f
gdbarch_pointer_to_address_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_pointer_to_address_ftype) (struct gdbarch *gdbarch, struct type *type, const gdb_byte *buf);$/;"	t
gdbarch_print_auxv_entry	gdb/gdbarch.c	/^gdbarch_print_auxv_entry (struct gdbarch *gdbarch, struct ui_file *file, CORE_ADDR type, CORE_ADDR val)$/;"	f
gdbarch_print_auxv_entry_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_print_auxv_entry_ftype) (struct gdbarch *gdbarch, struct ui_file *file, CORE_ADDR type, CORE_ADDR val);$/;"	t
gdbarch_print_float_info	gdb/gdbarch.c	/^gdbarch_print_float_info (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, const char *args)$/;"	f
gdbarch_print_float_info_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_print_float_info_ftype) (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, const char *args);$/;"	t
gdbarch_print_insn	gdb/gdbarch.c	/^gdbarch_print_insn (struct gdbarch *gdbarch, bfd_vma vma, struct disassemble_info *info)$/;"	f
gdbarch_print_insn_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_print_insn_ftype) (bfd_vma vma, struct disassemble_info *info);$/;"	t
gdbarch_print_registers_info	gdb/gdbarch.c	/^gdbarch_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, int regnum, int all)$/;"	f
gdbarch_print_registers_info_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_print_registers_info_ftype) (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, int regnum, int all);$/;"	t
gdbarch_print_vector_info	gdb/gdbarch.c	/^gdbarch_print_vector_info (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, const char *args)$/;"	f
gdbarch_print_vector_info_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_print_vector_info_ftype) (struct gdbarch *gdbarch, struct ui_file *file, struct frame_info *frame, const char *args);$/;"	t
gdbarch_print_vector_info_p	gdb/gdbarch.c	/^gdbarch_print_vector_info_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_printable_names	gdb/gdbarch.c	/^gdbarch_printable_names (void)$/;"	f
gdbarch_process_record	gdb/gdbarch.c	/^gdbarch_process_record (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR addr)$/;"	f
gdbarch_process_record_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_process_record_ftype) (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR addr);$/;"	t
gdbarch_process_record_p	gdb/gdbarch.c	/^gdbarch_process_record_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_process_record_signal	gdb/gdbarch.c	/^gdbarch_process_record_signal (struct gdbarch *gdbarch, struct regcache *regcache, enum gdb_signal signal)$/;"	f
gdbarch_process_record_signal_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_process_record_signal_ftype) (struct gdbarch *gdbarch, struct regcache *regcache, enum gdb_signal signal);$/;"	t
gdbarch_process_record_signal_p	gdb/gdbarch.c	/^gdbarch_process_record_signal_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_ps_regnum	gdb/gdbarch.c	/^gdbarch_ps_regnum (struct gdbarch *gdbarch)$/;"	f
gdbarch_pseudo_register_read	gdb/gdbarch.c	/^gdbarch_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache, int cookednum, gdb_byte *buf)$/;"	f
gdbarch_pseudo_register_read_ftype	gdb/gdbarch.h	/^typedef enum register_status (gdbarch_pseudo_register_read_ftype) (struct gdbarch *gdbarch, readable_regcache *regcache, int cookednum, gdb_byte *buf);$/;"	t	typeref:enum:gdbarch_pseudo_register_read_ftype
gdbarch_pseudo_register_read_p	gdb/gdbarch.c	/^gdbarch_pseudo_register_read_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_pseudo_register_read_value	gdb/gdbarch.c	/^gdbarch_pseudo_register_read_value (struct gdbarch *gdbarch, readable_regcache *regcache, int cookednum)$/;"	f
gdbarch_pseudo_register_read_value_ftype	gdb/gdbarch.h	/^typedef struct value * (gdbarch_pseudo_register_read_value_ftype) (struct gdbarch *gdbarch, readable_regcache *regcache, int cookednum);$/;"	t	typeref:struct:gdbarch_pseudo_register_read_value_ftype
gdbarch_pseudo_register_read_value_p	gdb/gdbarch.c	/^gdbarch_pseudo_register_read_value_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_pseudo_register_write	gdb/gdbarch.c	/^gdbarch_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache, int cookednum, const gdb_byte *buf)$/;"	f
gdbarch_pseudo_register_write_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_pseudo_register_write_ftype) (struct gdbarch *gdbarch, struct regcache *regcache, int cookednum, const gdb_byte *buf);$/;"	t
gdbarch_pseudo_register_write_p	gdb/gdbarch.c	/^gdbarch_pseudo_register_write_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_ptr_bit	gdb/gdbarch.c	/^gdbarch_ptr_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_push_dummy_call	gdb/gdbarch.c	/^gdbarch_push_dummy_call (struct gdbarch *gdbarch, struct value *function, struct regcache *regcache, CORE_ADDR bp_addr, int nargs, struct value **args, CORE_ADDR sp, int struct_return, CORE_ADDR struct_addr)$/;"	f
gdbarch_push_dummy_call_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_push_dummy_call_ftype) (struct gdbarch *gdbarch, struct value *function, struct regcache *regcache, CORE_ADDR bp_addr, int nargs, struct value **args, CORE_ADDR sp, int struct_return, CORE_ADDR struct_addr);$/;"	t
gdbarch_push_dummy_call_p	gdb/gdbarch.c	/^gdbarch_push_dummy_call_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_push_dummy_code	gdb/gdbarch.c	/^gdbarch_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp, CORE_ADDR funaddr, struct value **args, int nargs, struct type *value_type, CORE_ADDR *real_pc, CORE_ADDR *bp_addr, struct regcache *regcache)$/;"	f
gdbarch_push_dummy_code_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_push_dummy_code_ftype) (struct gdbarch *gdbarch, CORE_ADDR sp, CORE_ADDR funaddr, struct value **args, int nargs, struct type *value_type, CORE_ADDR *real_pc, CORE_ADDR *bp_addr, struct regcache *regcache);$/;"	t
gdbarch_push_dummy_code_p	gdb/gdbarch.c	/^gdbarch_push_dummy_code_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_ravenscar_ops	gdb/gdbarch.c	/^gdbarch_ravenscar_ops (struct gdbarch *gdbarch)$/;"	f
gdbarch_read_pc	gdb/gdbarch.c	/^gdbarch_read_pc (struct gdbarch *gdbarch, readable_regcache *regcache)$/;"	f
gdbarch_read_pc_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_read_pc_ftype) (readable_regcache *regcache);$/;"	t
gdbarch_read_pc_p	gdb/gdbarch.c	/^gdbarch_read_pc_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_record_special_symbol	gdb/gdbarch.c	/^gdbarch_record_special_symbol (struct gdbarch *gdbarch, struct objfile *objfile, asymbol *sym)$/;"	f
gdbarch_record_special_symbol_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_record_special_symbol_ftype) (struct gdbarch *gdbarch, struct objfile *objfile, asymbol *sym);$/;"	t
gdbarch_record_special_symbol_p	gdb/gdbarch.c	/^gdbarch_record_special_symbol_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_register	gdb/gdbarch.c	/^gdbarch_register (enum bfd_architecture bfd_architecture,$/;"	f
gdbarch_register_name	gdb/gdbarch.c	/^gdbarch_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f
gdbarch_register_name_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_register_name_ftype) (struct gdbarch *gdbarch, int regnr);$/;"	t
gdbarch_register_osabi	gdb/osabi.c	/^gdbarch_register_osabi (enum bfd_architecture arch, unsigned long machine,$/;"	f
gdbarch_register_osabi_sniffer	gdb/osabi.c	/^gdbarch_register_osabi_sniffer (enum bfd_architecture arch,$/;"	f
gdbarch_register_reggroup_p	gdb/gdbarch.c	/^gdbarch_register_reggroup_p (struct gdbarch *gdbarch, int regnum, struct reggroup *reggroup)$/;"	f
gdbarch_register_reggroup_p_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_register_reggroup_p_ftype) (struct gdbarch *gdbarch, int regnum, struct reggroup *reggroup);$/;"	t
gdbarch_register_sim_regno	gdb/gdbarch.c	/^gdbarch_register_sim_regno (struct gdbarch *gdbarch, int reg_nr)$/;"	f
gdbarch_register_sim_regno_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_register_sim_regno_ftype) (struct gdbarch *gdbarch, int reg_nr);$/;"	t
gdbarch_register_to_value	gdb/gdbarch.c	/^gdbarch_register_to_value (struct gdbarch *gdbarch, struct frame_info *frame, int regnum, struct type *type, gdb_byte *buf, int *optimizedp, int *unavailablep)$/;"	f
gdbarch_register_to_value_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_register_to_value_ftype) (struct frame_info *frame, int regnum, struct type *type, gdb_byte *buf, int *optimizedp, int *unavailablep);$/;"	t
gdbarch_register_type	gdb/gdbarch.c	/^gdbarch_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f
gdbarch_register_type_ftype	gdb/gdbarch.h	/^typedef struct type * (gdbarch_register_type_ftype) (struct gdbarch *gdbarch, int reg_nr);$/;"	t	typeref:struct:gdbarch_register_type_ftype
gdbarch_register_type_p	gdb/gdbarch.c	/^gdbarch_register_type_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_registration	gdb/gdbarch.c	/^struct gdbarch_registration$/;"	s	file:
gdbarch_registry	gdb/gdbarch.c	/^static struct gdbarch_registration *gdbarch_registry = NULL;$/;"	v	typeref:struct:gdbarch_registration	file:
gdbarch_relocate_instruction	gdb/gdbarch.c	/^gdbarch_relocate_instruction (struct gdbarch *gdbarch, CORE_ADDR *to, CORE_ADDR from)$/;"	f
gdbarch_relocate_instruction_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_relocate_instruction_ftype) (struct gdbarch *gdbarch, CORE_ADDR *to, CORE_ADDR from);$/;"	t
gdbarch_relocate_instruction_p	gdb/gdbarch.c	/^gdbarch_relocate_instruction_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_remote_register_number	gdb/gdbarch.c	/^gdbarch_remote_register_number (struct gdbarch *gdbarch, int regno)$/;"	f
gdbarch_remote_register_number_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_remote_register_number_ftype) (struct gdbarch *gdbarch, int regno);$/;"	t
gdbarch_return_in_first_hidden_param_p	gdb/gdbarch.c	/^gdbarch_return_in_first_hidden_param_p (struct gdbarch *gdbarch, struct type *type)$/;"	f
gdbarch_return_in_first_hidden_param_p_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_return_in_first_hidden_param_p_ftype) (struct gdbarch *gdbarch, struct type *type);$/;"	t
gdbarch_return_value	gdb/gdbarch.c	/^gdbarch_return_value (struct gdbarch *gdbarch, struct value *function, struct type *valtype, struct regcache *regcache, gdb_byte *readbuf, const gdb_byte *writebuf)$/;"	f
gdbarch_return_value_ftype	gdb/gdbarch.h	/^typedef enum return_value_convention (gdbarch_return_value_ftype) (struct gdbarch *gdbarch, struct value *function, struct type *valtype, struct regcache *regcache, gdb_byte *readbuf, const gdb_byte *writebuf);$/;"	t	typeref:enum:gdbarch_return_value_ftype
gdbarch_return_value_p	gdb/gdbarch.c	/^gdbarch_return_value_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_sdb_reg_to_regnum	gdb/gdbarch.c	/^gdbarch_sdb_reg_to_regnum (struct gdbarch *gdbarch, int sdb_regnr)$/;"	f
gdbarch_sdb_reg_to_regnum_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_sdb_reg_to_regnum_ftype) (struct gdbarch *gdbarch, int sdb_regnr);$/;"	t
gdbarch_short_bit	gdb/gdbarch.c	/^gdbarch_short_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_significant_addr_bit	gdb/gdbarch.c	/^gdbarch_significant_addr_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_single_step_through_delay	gdb/gdbarch.c	/^gdbarch_single_step_through_delay (struct gdbarch *gdbarch, struct frame_info *frame)$/;"	f
gdbarch_single_step_through_delay_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_single_step_through_delay_ftype) (struct gdbarch *gdbarch, struct frame_info *frame);$/;"	t
gdbarch_single_step_through_delay_p	gdb/gdbarch.c	/^gdbarch_single_step_through_delay_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_skip_entrypoint	gdb/gdbarch.c	/^gdbarch_skip_entrypoint (struct gdbarch *gdbarch, CORE_ADDR ip)$/;"	f
gdbarch_skip_entrypoint_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_skip_entrypoint_ftype) (struct gdbarch *gdbarch, CORE_ADDR ip);$/;"	t
gdbarch_skip_entrypoint_p	gdb/gdbarch.c	/^gdbarch_skip_entrypoint_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_skip_main_prologue	gdb/gdbarch.c	/^gdbarch_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR ip)$/;"	f
gdbarch_skip_main_prologue_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_skip_main_prologue_ftype) (struct gdbarch *gdbarch, CORE_ADDR ip);$/;"	t
gdbarch_skip_main_prologue_p	gdb/gdbarch.c	/^gdbarch_skip_main_prologue_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_skip_permanent_breakpoint	gdb/gdbarch.c	/^gdbarch_skip_permanent_breakpoint (struct gdbarch *gdbarch, struct regcache *regcache)$/;"	f
gdbarch_skip_permanent_breakpoint_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_skip_permanent_breakpoint_ftype) (struct regcache *regcache);$/;"	t
gdbarch_skip_prologue	gdb/gdbarch.c	/^gdbarch_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR ip)$/;"	f
gdbarch_skip_prologue_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_skip_prologue_ftype) (struct gdbarch *gdbarch, CORE_ADDR ip);$/;"	t
gdbarch_skip_solib_resolver	gdb/gdbarch.c	/^gdbarch_skip_solib_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
gdbarch_skip_solib_resolver_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_skip_solib_resolver_ftype) (struct gdbarch *gdbarch, CORE_ADDR pc);$/;"	t
gdbarch_skip_trampoline_code	gdb/gdbarch.c	/^gdbarch_skip_trampoline_code (struct gdbarch *gdbarch, struct frame_info *frame, CORE_ADDR pc)$/;"	f
gdbarch_skip_trampoline_code_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_skip_trampoline_code_ftype) (struct frame_info *frame, CORE_ADDR pc);$/;"	t
gdbarch_software_single_step	gdb/gdbarch.c	/^gdbarch_software_single_step (struct gdbarch *gdbarch, struct regcache *regcache)$/;"	f
gdbarch_software_single_step_ftype	gdb/gdbarch.h	/^typedef std::vector<CORE_ADDR> (gdbarch_software_single_step_ftype) (struct regcache *regcache);$/;"	t	class:std
gdbarch_software_single_step_p	gdb/gdbarch.c	/^gdbarch_software_single_step_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_sofun_address_maybe_missing	gdb/gdbarch.c	/^gdbarch_sofun_address_maybe_missing (struct gdbarch *gdbarch)$/;"	f
gdbarch_solib_symbols_extension	gdb/gdbarch.c	/^gdbarch_solib_symbols_extension (struct gdbarch *gdbarch)$/;"	f
gdbarch_sp_regnum	gdb/gdbarch.c	/^gdbarch_sp_regnum (struct gdbarch *gdbarch)$/;"	f
gdbarch_stab_reg_to_regnum	gdb/gdbarch.c	/^gdbarch_stab_reg_to_regnum (struct gdbarch *gdbarch, int stab_regnr)$/;"	f
gdbarch_stab_reg_to_regnum_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_stab_reg_to_regnum_ftype) (struct gdbarch *gdbarch, int stab_regnr);$/;"	t
gdbarch_stabs_argument_has_addr	gdb/gdbarch.c	/^gdbarch_stabs_argument_has_addr (struct gdbarch *gdbarch, struct type *type)$/;"	f
gdbarch_stabs_argument_has_addr_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_stabs_argument_has_addr_ftype) (struct gdbarch *gdbarch, struct type *type);$/;"	t
gdbarch_stack_frame_destroyed_p	gdb/gdbarch.c	/^gdbarch_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
gdbarch_stack_frame_destroyed_p_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_stack_frame_destroyed_p_ftype) (struct gdbarch *gdbarch, CORE_ADDR addr);$/;"	t
gdbarch_stap_gdb_register_prefix	gdb/gdbarch.c	/^gdbarch_stap_gdb_register_prefix (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_gdb_register_suffix	gdb/gdbarch.c	/^gdbarch_stap_gdb_register_suffix (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_integer_prefixes	gdb/gdbarch.c	/^gdbarch_stap_integer_prefixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_integer_suffixes	gdb/gdbarch.c	/^gdbarch_stap_integer_suffixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_is_single_operand	gdb/gdbarch.c	/^gdbarch_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f
gdbarch_stap_is_single_operand_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_stap_is_single_operand_ftype) (struct gdbarch *gdbarch, const char *s);$/;"	t
gdbarch_stap_is_single_operand_p	gdb/gdbarch.c	/^gdbarch_stap_is_single_operand_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_parse_special_token	gdb/gdbarch.c	/^gdbarch_stap_parse_special_token (struct gdbarch *gdbarch, struct stap_parse_info *p)$/;"	f
gdbarch_stap_parse_special_token_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_stap_parse_special_token_ftype) (struct gdbarch *gdbarch, struct stap_parse_info *p);$/;"	t
gdbarch_stap_parse_special_token_p	gdb/gdbarch.c	/^gdbarch_stap_parse_special_token_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_register_indirection_prefixes	gdb/gdbarch.c	/^gdbarch_stap_register_indirection_prefixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_register_indirection_suffixes	gdb/gdbarch.c	/^gdbarch_stap_register_indirection_suffixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_register_prefixes	gdb/gdbarch.c	/^gdbarch_stap_register_prefixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_stap_register_suffixes	gdb/gdbarch.c	/^gdbarch_stap_register_suffixes (struct gdbarch *gdbarch)$/;"	f
gdbarch_static_transform_name	gdb/gdbarch.c	/^gdbarch_static_transform_name (struct gdbarch *gdbarch, const char *name)$/;"	f
gdbarch_static_transform_name_ftype	gdb/gdbarch.h	/^typedef const char * (gdbarch_static_transform_name_ftype) (const char *name);$/;"	t
gdbarch_static_transform_name_p	gdb/gdbarch.c	/^gdbarch_static_transform_name_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_sw_breakpoint_from_kind	gdb/gdbarch.c	/^gdbarch_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f
gdbarch_sw_breakpoint_from_kind_ftype	gdb/gdbarch.h	/^typedef const gdb_byte * (gdbarch_sw_breakpoint_from_kind_ftype) (struct gdbarch *gdbarch, int kind, int *size);$/;"	t
gdbarch_syscalls_info	gdb/gdbarch.c	/^gdbarch_syscalls_info (struct gdbarch *gdbarch)$/;"	f
gdbarch_target_desc	gdb/gdbarch.c	/^gdbarch_target_desc (struct gdbarch *gdbarch)$/;"	f
gdbarch_tdep	gdb/aarch64-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/alpha-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/arc-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/arm-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/avr-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/bfin-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/cris-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/frv-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/ft32-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/gdbarch.c	/^gdbarch_tdep (struct gdbarch *gdbarch)$/;"	f
gdbarch_tdep	gdb/hppa-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/i386-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/ia64-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/lm32-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/loongarch-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/m32c-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/m32r-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/m68hc11-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/m68k-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/mep-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/microblaze-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/mips-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/mn10300-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/moxie-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/msp430-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/nds32-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/nios2-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/or1k-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/ppc-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/riscv-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/rl78-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/rx-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/s390-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/sh-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/sparc-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/spu-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/tic6x-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_tdep	gdb/v850-tdep.c	/^struct gdbarch_tdep$/;"	s	file:
gdbarch_tdep	gdb/xtensa-tdep.h	/^struct gdbarch_tdep$/;"	s
gdbarch_to_arch_object	gdb/python/py-arch.c	/^gdbarch_to_arch_object (struct gdbarch *gdbarch)$/;"	f
gdbarch_type_align	gdb/gdbarch.c	/^gdbarch_type_align (struct gdbarch *gdbarch, struct type *type)$/;"	f
gdbarch_type_align_ftype	gdb/gdbarch.h	/^typedef ULONGEST (gdbarch_type_align_ftype) (struct gdbarch *gdbarch, struct type *type);$/;"	t
gdbarch_unwind_pc	gdb/gdbarch.c	/^gdbarch_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f
gdbarch_unwind_pc_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_unwind_pc_ftype) (struct gdbarch *gdbarch, struct frame_info *next_frame);$/;"	t
gdbarch_unwind_pc_p	gdb/gdbarch.c	/^gdbarch_unwind_pc_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_unwind_sp	gdb/gdbarch.c	/^gdbarch_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f
gdbarch_unwind_sp_ftype	gdb/gdbarch.h	/^typedef CORE_ADDR (gdbarch_unwind_sp_ftype) (struct gdbarch *gdbarch, struct frame_info *next_frame);$/;"	t
gdbarch_unwind_sp_p	gdb/gdbarch.c	/^gdbarch_unwind_sp_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_update_p	gdb/arch-utils.c	/^gdbarch_update_p (struct gdbarch_info info)$/;"	f
gdbarch_valid_disassembler_options	gdb/gdbarch.c	/^gdbarch_valid_disassembler_options (struct gdbarch *gdbarch)$/;"	f
gdbarch_value_from_register	gdb/gdbarch.c	/^gdbarch_value_from_register (struct gdbarch *gdbarch, struct type *type, int regnum, struct frame_id frame_id)$/;"	f
gdbarch_value_from_register_ftype	gdb/gdbarch.h	/^typedef struct value * (gdbarch_value_from_register_ftype) (struct gdbarch *gdbarch, struct type *type, int regnum, struct frame_id frame_id);$/;"	t	typeref:struct:gdbarch_value_from_register_ftype
gdbarch_value_to_register	gdb/gdbarch.c	/^gdbarch_value_to_register (struct gdbarch *gdbarch, struct frame_info *frame, int regnum, struct type *type, const gdb_byte *buf)$/;"	f
gdbarch_value_to_register_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_value_to_register_ftype) (struct frame_info *frame, int regnum, struct type *type, const gdb_byte *buf);$/;"	t
gdbarch_vbit_in_delta	gdb/gdbarch.c	/^gdbarch_vbit_in_delta (struct gdbarch *gdbarch)$/;"	f
gdbarch_virtual_frame_pointer	gdb/gdbarch.c	/^gdbarch_virtual_frame_pointer (struct gdbarch *gdbarch, CORE_ADDR pc, int *frame_regnum, LONGEST *frame_offset)$/;"	f
gdbarch_virtual_frame_pointer_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_virtual_frame_pointer_ftype) (struct gdbarch *gdbarch, CORE_ADDR pc, int *frame_regnum, LONGEST *frame_offset);$/;"	t
gdbarch_vsyscall_range	gdb/gdbarch.c	/^gdbarch_vsyscall_range (struct gdbarch *gdbarch, struct mem_range *range)$/;"	f
gdbarch_vsyscall_range_ftype	gdb/gdbarch.h	/^typedef int (gdbarch_vsyscall_range_ftype) (struct gdbarch *gdbarch, struct mem_range *range);$/;"	t
gdbarch_vtable_function_descriptors	gdb/gdbarch.c	/^gdbarch_vtable_function_descriptors (struct gdbarch *gdbarch)$/;"	f
gdbarch_wchar_bit	gdb/gdbarch.c	/^gdbarch_wchar_bit (struct gdbarch *gdbarch)$/;"	f
gdbarch_wchar_signed	gdb/gdbarch.c	/^gdbarch_wchar_signed (struct gdbarch *gdbarch)$/;"	f
gdbarch_write_pc	gdb/gdbarch.c	/^gdbarch_write_pc (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR val)$/;"	f
gdbarch_write_pc_ftype	gdb/gdbarch.h	/^typedef void (gdbarch_write_pc_ftype) (struct regcache *regcache, CORE_ADDR val);$/;"	t
gdbarch_write_pc_p	gdb/gdbarch.c	/^gdbarch_write_pc_p (struct gdbarch *gdbarch)$/;"	f
gdbarch_xml_syscall_file	gdb/gdbarch.c	/^gdbarch_xml_syscall_file (struct gdbarch *gdbarch)$/;"	f
gdbchar	gdb/gdbserver/gdbreplay.c	/^gdbchar (int desc)$/;"	f	file:
gdbinit	gdb/top.c	/^const char gdbinit[] = GDBINIT;$/;"	v
gdbpy_apply_frame_filter	gdb/python/py-framefilter.c	/^gdbpy_apply_frame_filter (const struct extension_language_defn *extlang,$/;"	f
gdbpy_apply_type_printers	gdb/python/python.c	/^gdbpy_apply_type_printers (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_apply_val_pretty_printer	gdb/python/py-prettyprint.c	/^gdbpy_apply_val_pretty_printer (const struct extension_language_defn *extlang,$/;"	f
gdbpy_auto_load_enabled	gdb/python/py-auto-load.c	/^gdbpy_auto_load_enabled (const struct extension_language_defn *extlang)$/;"	f
gdbpy_before_prompt_hook	gdb/python/python.c	/^gdbpy_before_prompt_hook (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_block_for_pc	gdb/python/py-block.c	/^gdbpy_block_for_pc (PyObject *self, PyObject *args)$/;"	f
gdbpy_breakpoint_cond_says_stop	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_cond_says_stop (const struct extension_language_defn *extlang,$/;"	f
gdbpy_breakpoint_created	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_created (struct breakpoint *bp)$/;"	f	file:
gdbpy_breakpoint_deleted	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_deleted (struct breakpoint *b)$/;"	f	file:
gdbpy_breakpoint_has_cond	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_has_cond (const struct extension_language_defn *extlang,$/;"	f
gdbpy_breakpoint_modified	gdb/python/py-breakpoint.c	/^gdbpy_breakpoint_modified (struct breakpoint *b)$/;"	f	file:
gdbpy_breakpoint_object	gdb/python/python-internal.h	/^typedef struct gdbpy_breakpoint_object$/;"	s
gdbpy_breakpoint_object	gdb/python/python-internal.h	/^} gdbpy_breakpoint_object;$/;"	t	typeref:struct:gdbpy_breakpoint_object
gdbpy_breakpoints	gdb/python/py-breakpoint.c	/^gdbpy_breakpoints (PyObject *self, PyObject *args)$/;"	f
gdbpy_check_quit_flag	gdb/python/python.c	/^gdbpy_check_quit_flag (const struct extension_language_defn *extlang)$/;"	f	file:
gdbpy_children_cst	gdb/python/python.c	/^PyObject *gdbpy_children_cst;$/;"	v
gdbpy_convenience_variable	gdb/python/py-value.c	/^gdbpy_convenience_variable (PyObject *self, PyObject *args)$/;"	f
gdbpy_convert_exception	gdb/python/py-utils.c	/^gdbpy_convert_exception (struct gdb_exception exception)$/;"	f
gdbpy_create_lazy_string_object	gdb/python/py-lazy-string.c	/^gdbpy_create_lazy_string_object (CORE_ADDR address, long length,$/;"	f
gdbpy_create_ptid_object	gdb/python/py-infthread.c	/^gdbpy_create_ptid_object (ptid_t ptid)$/;"	f
gdbpy_current_objfile	gdb/python/python.c	/^static struct objfile *gdbpy_current_objfile;$/;"	v	typeref:struct:objfile	file:
gdbpy_current_recording	gdb/python/py-record.c	/^gdbpy_current_recording (PyObject *self, PyObject *args)$/;"	f
gdbpy_decode_line	gdb/python/python.c	/^gdbpy_decode_line (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_default_visualizer	gdb/python/py-prettyprint.c	/^gdbpy_default_visualizer (PyObject *self, PyObject *args)$/;"	f
gdbpy_display_hint_cst	gdb/python/python.c	/^PyObject *gdbpy_display_hint_cst;$/;"	v
gdbpy_doc_cst	gdb/python/python.c	/^PyObject *gdbpy_doc_cst;$/;"	v
gdbpy_enabled_cst	gdb/python/python.c	/^PyObject *gdbpy_enabled_cst;$/;"	v
gdbpy_enter	gdb/python/python-internal.h	/^class gdbpy_enter$/;"	c
gdbpy_enter	gdb/python/python.c	/^gdbpy_enter::gdbpy_enter  (struct gdbarch *gdbarch,$/;"	f	class:gdbpy_enter
gdbpy_enter_varobj	gdb/python/python-internal.h	/^class gdbpy_enter_varobj : public gdbpy_enter$/;"	c
gdbpy_enter_varobj	gdb/varobj.c	/^gdbpy_enter_varobj::gdbpy_enter_varobj (const struct varobj *var)$/;"	f	class:gdbpy_enter_varobj
gdbpy_eval_from_control_command	gdb/python/python.c	/^gdbpy_eval_from_control_command (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_event	gdb/python/python.c	/^struct gdbpy_event$/;"	s	file:
gdbpy_event_list	gdb/python/python.c	/^static struct gdbpy_event *gdbpy_event_list;$/;"	v	typeref:struct:gdbpy_event	file:
gdbpy_event_list_end	gdb/python/python.c	/^static struct gdbpy_event **gdbpy_event_list_end;$/;"	v	typeref:struct:gdbpy_event	file:
gdbpy_exception_to_string	gdb/python/py-utils.c	/^gdbpy_exception_to_string (PyObject *ptype, PyObject *pvalue)$/;"	f	class:gdb
gdbpy_execute_objfile_script	gdb/python/python.c	/^gdbpy_execute_objfile_script (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_execute_objfile_script	gdb/python/python.c	/^static objfile_script_executor_func gdbpy_execute_objfile_script;$/;"	v	file:
gdbpy_extract_lazy_string	gdb/python/py-lazy-string.c	/^gdbpy_extract_lazy_string (PyObject *string, CORE_ADDR *addr,$/;"	f
gdbpy_find_pc_line	gdb/python/python.c	/^gdbpy_find_pc_line (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_finish_initialization	gdb/python/python.c	/^gdbpy_finish_initialization (const struct extension_language_defn *extlang)$/;"	f	file:
gdbpy_flush	gdb/python/python.c	/^gdbpy_flush (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
gdbpy_frame_stop_reason_string	gdb/python/py-frame.c	/^gdbpy_frame_stop_reason_string (PyObject *self, PyObject *args)$/;"	f
gdbpy_free_type_printers	gdb/python/python.c	/^gdbpy_free_type_printers (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_gdb_error	gdb/python/python.c	/^PyObject *gdbpy_gdb_error;$/;"	v
gdbpy_gdb_memory_error	gdb/python/python.c	/^PyObject *gdbpy_gdb_memory_error;$/;"	v
gdbpy_gdberror_exc	gdb/python/python.c	/^PyObject *gdbpy_gdberror_exc;$/;"	v
gdbpy_get_current_objfile	gdb/python/python.c	/^gdbpy_get_current_objfile (PyObject *unused1, PyObject *unused2)$/;"	f	file:
gdbpy_get_current_progspace	gdb/python/python.c	/^gdbpy_get_current_progspace (PyObject *unused1, PyObject *unused2)$/;"	f	file:
gdbpy_get_display_hint	gdb/python/py-prettyprint.c	/^gdbpy_get_display_hint (PyObject *printer)$/;"	f	class:gdb
gdbpy_get_matching_xmethod_workers	gdb/python/py-xmethods.c	/^gdbpy_get_matching_xmethod_workers$/;"	f
gdbpy_get_varobj_pretty_printer	gdb/python/py-prettyprint.c	/^gdbpy_get_varobj_pretty_printer (struct value *value)$/;"	f
gdbpy_history	gdb/python/py-value.c	/^gdbpy_history (PyObject *self, PyObject *args)$/;"	f
gdbpy_inferiors	gdb/python/py-inferior.c	/^gdbpy_inferiors (PyObject *unused, PyObject *unused2)$/;"	f
gdbpy_initialize_arch	gdb/python/py-arch.c	/^gdbpy_initialize_arch (void)$/;"	f
gdbpy_initialize_auto_load	gdb/python/py-auto-load.c	/^gdbpy_initialize_auto_load (void)$/;"	f
gdbpy_initialize_blocks	gdb/python/py-block.c	/^gdbpy_initialize_blocks (void)$/;"	f
gdbpy_initialize_breakpoints	gdb/python/py-breakpoint.c	/^gdbpy_initialize_breakpoints (void)$/;"	f
gdbpy_initialize_btrace	gdb/python/py-record-btrace.c	/^gdbpy_initialize_btrace (void)$/;"	f
gdbpy_initialize_commands	gdb/python/py-cmd.c	/^gdbpy_initialize_commands (void)$/;"	f
gdbpy_initialize_event	gdb/python/py-event.c	/^gdbpy_initialize_event (void)$/;"	f
gdbpy_initialize_event_generic	gdb/python/py-event.c	/^gdbpy_initialize_event_generic (PyTypeObject *type,$/;"	f
gdbpy_initialize_eventregistry	gdb/python/py-evtregistry.c	/^gdbpy_initialize_eventregistry (void)$/;"	f
gdbpy_initialize_events	gdb/python/python.c	/^gdbpy_initialize_events (void)$/;"	f	file:
gdbpy_initialize_finishbreakpoints	gdb/python/py-finishbreakpoint.c	/^gdbpy_initialize_finishbreakpoints (void)$/;"	f
gdbpy_initialize_frames	gdb/python/py-frame.c	/^gdbpy_initialize_frames (void)$/;"	f
gdbpy_initialize_functions	gdb/python/py-function.c	/^gdbpy_initialize_functions (void)$/;"	f
gdbpy_initialize_gdb_readline	gdb/python/py-gdb-readline.c	/^gdbpy_initialize_gdb_readline (void)$/;"	f
gdbpy_initialize_inferior	gdb/python/py-inferior.c	/^gdbpy_initialize_inferior (void)$/;"	f
gdbpy_initialize_instruction	gdb/python/py-instruction.c	/^gdbpy_initialize_instruction (void)$/;"	f
gdbpy_initialize_lazy_string	gdb/python/py-lazy-string.c	/^gdbpy_initialize_lazy_string (void)$/;"	f
gdbpy_initialize_linetable	gdb/python/py-linetable.c	/^gdbpy_initialize_linetable (void)$/;"	f
gdbpy_initialize_objfile	gdb/python/py-objfile.c	/^gdbpy_initialize_objfile (void)$/;"	f
gdbpy_initialize_parameters	gdb/python/py-param.c	/^gdbpy_initialize_parameters (void)$/;"	f
gdbpy_initialize_pspace	gdb/python/py-progspace.c	/^gdbpy_initialize_pspace (void)$/;"	f
gdbpy_initialize_py_events	gdb/python/py-evts.c	/^gdbpy_initialize_py_events (void)$/;"	f
gdbpy_initialize_record	gdb/python/py-record.c	/^gdbpy_initialize_record (void)$/;"	f
gdbpy_initialize_symbols	gdb/python/py-symbol.c	/^gdbpy_initialize_symbols (void)$/;"	f
gdbpy_initialize_symtabs	gdb/python/py-symtab.c	/^gdbpy_initialize_symtabs (void)$/;"	f
gdbpy_initialize_thread	gdb/python/py-infthread.c	/^gdbpy_initialize_thread (void)$/;"	f
gdbpy_initialize_types	gdb/python/py-type.c	/^gdbpy_initialize_types (void)$/;"	f
gdbpy_initialize_unwind	gdb/python/py-unwind.c	/^gdbpy_initialize_unwind (void)$/;"	f
gdbpy_initialize_values	gdb/python/py-value.c	/^gdbpy_initialize_values (void)$/;"	f
gdbpy_initialize_xmethods	gdb/python/py-xmethods.c	/^gdbpy_initialize_xmethods (void)$/;"	f
gdbpy_initialized	gdb/python/python.c	/^gdbpy_initialized (const struct extension_language_defn *extlang)$/;"	f	file:
gdbpy_invalidate_cached_frames	gdb/python/python.c	/^gdbpy_invalidate_cached_frames (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_is_field	gdb/python/py-type.c	/^gdbpy_is_field (PyObject *obj)$/;"	f
gdbpy_is_lazy_string	gdb/python/py-lazy-string.c	/^gdbpy_is_lazy_string (PyObject *result)$/;"	f
gdbpy_is_string	gdb/python/py-utils.c	/^gdbpy_is_string (PyObject *obj)$/;"	f
gdbpy_is_value_object	gdb/python/py-value.c	/^gdbpy_is_value_object (PyObject *obj)$/;"	f
gdbpy_iter_kind	gdb/python/python-internal.h	/^enum gdbpy_iter_kind { iter_keys, iter_values, iter_items };$/;"	g
gdbpy_lookup_global_symbol	gdb/python/py-symbol.c	/^gdbpy_lookup_global_symbol (PyObject *self, PyObject *args, PyObject *kw)$/;"	f
gdbpy_lookup_objfile	gdb/python/py-objfile.c	/^gdbpy_lookup_objfile (PyObject *self, PyObject *args, PyObject *kw)$/;"	f
gdbpy_lookup_symbol	gdb/python/py-symbol.c	/^gdbpy_lookup_symbol (PyObject *self, PyObject *args, PyObject *kw)$/;"	f
gdbpy_lookup_type	gdb/python/py-type.c	/^gdbpy_lookup_type (PyObject *self, PyObject *args, PyObject *kw)$/;"	f
gdbpy_newest_frame	gdb/python/py-frame.c	/^gdbpy_newest_frame (PyObject *self, PyObject *args)$/;"	f
gdbpy_obj_to_string	gdb/python/py-utils.c	/^gdbpy_obj_to_string (PyObject *obj)$/;"	f	class:gdb
gdbpy_objfiles	gdb/python/python.c	/^gdbpy_objfiles (PyObject *unused1, PyObject *unused2)$/;"	f	file:
gdbpy_parameter	gdb/python/python.c	/^gdbpy_parameter (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_parameter_value	gdb/python/python.c	/^gdbpy_parameter_value (enum var_types type, void *var)$/;"	f
gdbpy_parse_and_eval	gdb/python/python.c	/^gdbpy_parse_and_eval (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_parse_command_name	gdb/python/py-cmd.c	/^gdbpy_parse_command_name (const char *name,$/;"	f
gdbpy_post_event	gdb/python/python.c	/^gdbpy_post_event (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_preserve_values	gdb/python/py-value.c	/^gdbpy_preserve_values (const struct extension_language_defn *extlang,$/;"	f
gdbpy_print_python_errors_p	gdb/python/python.c	/^gdbpy_print_python_errors_p (void)$/;"	f
gdbpy_print_stack	gdb/python/python.c	/^gdbpy_print_stack (void)$/;"	f
gdbpy_progspaces	gdb/python/python.c	/^gdbpy_progspaces (PyObject *unused1, PyObject *unused2)$/;"	f	file:
gdbpy_rbreak	gdb/python/python.c	/^gdbpy_rbreak (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
gdbpy_readline_wrapper	gdb/python/py-gdb-readline.c	/^gdbpy_readline_wrapper (FILE *sys_stdin, FILE *sys_stdout,$/;"	f	file:
gdbpy_ref_policy	gdb/python/py-ref.h	/^struct gdbpy_ref_policy$/;"	s
gdbpy_run_events	gdb/python/python.c	/^gdbpy_run_events (int error, gdb_client_data client_data)$/;"	f	file:
gdbpy_selected_frame	gdb/python/py-frame.c	/^gdbpy_selected_frame (PyObject *self, PyObject *args)$/;"	f
gdbpy_selected_inferior	gdb/python/py-inferior.c	/^gdbpy_selected_inferior (PyObject *self, PyObject *args)$/;"	f
gdbpy_selected_thread	gdb/python/py-infthread.c	/^gdbpy_selected_thread (PyObject *self, PyObject *args)$/;"	f
gdbpy_serial_event	gdb/python/python.c	/^static struct serial_event *gdbpy_serial_event;$/;"	v	typeref:struct:serial_event	file:
gdbpy_set_convenience_variable	gdb/python/py-value.c	/^gdbpy_set_convenience_variable (PyObject *self, PyObject *args)$/;"	f
gdbpy_set_quit_flag	gdb/python/python.c	/^gdbpy_set_quit_flag (const struct extension_language_defn *extlang)$/;"	f	file:
gdbpy_should_print_stack	gdb/python/python.c	/^static const char *gdbpy_should_print_stack = python_excp_message;$/;"	v	file:
gdbpy_solib_name	gdb/python/python.c	/^gdbpy_solib_name (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_source_objfile_script	gdb/python/python.c	/^gdbpy_source_objfile_script (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_source_objfile_script	gdb/python/python.c	/^static objfile_script_sourcer_func gdbpy_source_objfile_script;$/;"	v	file:
gdbpy_source_script	gdb/python/python.c	/^gdbpy_source_script (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_source_script	gdb/python/python.c	/^static script_sourcer_func gdbpy_source_script;$/;"	v	file:
gdbpy_start_recording	gdb/python/py-record.c	/^gdbpy_start_recording (PyObject *self, PyObject *args)$/;"	f
gdbpy_start_type_printers	gdb/python/python.c	/^gdbpy_start_type_printers (const struct extension_language_defn *extlang,$/;"	f	file:
gdbpy_stop_recording	gdb/python/py-record.c	/^gdbpy_stop_recording (PyObject *self, PyObject *args)$/;"	f
gdbpy_string_to_argv	gdb/python/py-cmd.c	/^gdbpy_string_to_argv (PyObject *self, PyObject *args)$/;"	f
gdbpy_target_charset	gdb/python/python.c	/^gdbpy_target_charset (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_target_wide_charset	gdb/python/python.c	/^gdbpy_target_wide_charset (PyObject *self, PyObject *args)$/;"	f	file:
gdbpy_to_string_cst	gdb/python/python.c	/^PyObject *gdbpy_to_string_cst;$/;"	v
gdbpy_value_cst	gdb/python/python.c	/^PyObject *gdbpy_value_cst;$/;"	v
gdbpy_write	gdb/python/python.c	/^gdbpy_write (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
gdbreplay_usage	gdb/gdbserver/gdbreplay.c	/^gdbreplay_usage (FILE *stream)$/;"	f	file:
gdbreplay_version	gdb/gdbserver/gdbreplay.c	/^gdbreplay_version (void)$/;"	f	file:
gdbscm_add_objfile_ref	gdb/guile/scm-gsmob.c	/^gdbscm_add_objfile_ref (struct objfile *objfile,$/;"	f
gdbscm_apply_val_pretty_printer	gdb/guile/scm-pretty-print.c	/^gdbscm_apply_val_pretty_printer (const struct extension_language_defn *extlang,$/;"	f
gdbscm_arch_bool_type	gdb/guile/scm-arch.c	/^gdbscm_arch_bool_type (SCM self)$/;"	f	file:
gdbscm_arch_builtin_type	gdb/guile/scm-arch.c	/^gdbscm_arch_builtin_type (SCM self, const char *func_name)$/;"	f	file:
gdbscm_arch_char_type	gdb/guile/scm-arch.c	/^gdbscm_arch_char_type (SCM self)$/;"	f	file:
gdbscm_arch_charset	gdb/guile/scm-arch.c	/^gdbscm_arch_charset (SCM self)$/;"	f	file:
gdbscm_arch_disassemble	gdb/guile/scm-disasm.c	/^gdbscm_arch_disassemble (SCM self, SCM start_scm, SCM rest)$/;"	f	file:
gdbscm_arch_double_type	gdb/guile/scm-arch.c	/^gdbscm_arch_double_type (SCM self)$/;"	f	file:
gdbscm_arch_float_type	gdb/guile/scm-arch.c	/^gdbscm_arch_float_type (SCM self)$/;"	f	file:
gdbscm_arch_int16_type	gdb/guile/scm-arch.c	/^gdbscm_arch_int16_type (SCM self)$/;"	f	file:
gdbscm_arch_int32_type	gdb/guile/scm-arch.c	/^gdbscm_arch_int32_type (SCM self)$/;"	f	file:
gdbscm_arch_int64_type	gdb/guile/scm-arch.c	/^gdbscm_arch_int64_type (SCM self)$/;"	f	file:
gdbscm_arch_int8_type	gdb/guile/scm-arch.c	/^gdbscm_arch_int8_type (SCM self)$/;"	f	file:
gdbscm_arch_int_type	gdb/guile/scm-arch.c	/^gdbscm_arch_int_type (SCM self)$/;"	f	file:
gdbscm_arch_long_type	gdb/guile/scm-arch.c	/^gdbscm_arch_long_type (SCM self)$/;"	f	file:
gdbscm_arch_longdouble_type	gdb/guile/scm-arch.c	/^gdbscm_arch_longdouble_type (SCM self)$/;"	f	file:
gdbscm_arch_longlong_type	gdb/guile/scm-arch.c	/^gdbscm_arch_longlong_type (SCM self)$/;"	f	file:
gdbscm_arch_name	gdb/guile/scm-arch.c	/^gdbscm_arch_name (SCM self)$/;"	f	file:
gdbscm_arch_p	gdb/guile/scm-arch.c	/^gdbscm_arch_p (SCM scm)$/;"	f	file:
gdbscm_arch_schar_type	gdb/guile/scm-arch.c	/^gdbscm_arch_schar_type (SCM self)$/;"	f	file:
gdbscm_arch_short_type	gdb/guile/scm-arch.c	/^gdbscm_arch_short_type (SCM self)$/;"	f	file:
gdbscm_arch_uchar_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uchar_type (SCM self)$/;"	f	file:
gdbscm_arch_uint16_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uint16_type (SCM self)$/;"	f	file:
gdbscm_arch_uint32_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uint32_type (SCM self)$/;"	f	file:
gdbscm_arch_uint64_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uint64_type (SCM self)$/;"	f	file:
gdbscm_arch_uint8_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uint8_type (SCM self)$/;"	f	file:
gdbscm_arch_uint_type	gdb/guile/scm-arch.c	/^gdbscm_arch_uint_type (SCM self)$/;"	f	file:
gdbscm_arch_ulong_type	gdb/guile/scm-arch.c	/^gdbscm_arch_ulong_type (SCM self)$/;"	f	file:
gdbscm_arch_ulonglong_type	gdb/guile/scm-arch.c	/^gdbscm_arch_ulonglong_type (SCM self)$/;"	f	file:
gdbscm_arch_ushort_type	gdb/guile/scm-arch.c	/^gdbscm_arch_ushort_type (SCM self)$/;"	f	file:
gdbscm_arch_void_type	gdb/guile/scm-arch.c	/^gdbscm_arch_void_type (SCM self)$/;"	f	file:
gdbscm_arch_wide_charset	gdb/guile/scm-arch.c	/^gdbscm_arch_wide_charset (SCM self)$/;"	f	file:
gdbscm_auto_load_enabled	gdb/guile/scm-auto-load.c	/^gdbscm_auto_load_enabled (const struct extension_language_defn *extlang)$/;"	f
gdbscm_block_end	gdb/guile/scm-block.c	/^gdbscm_block_end (SCM self)$/;"	f	file:
gdbscm_block_function	gdb/guile/scm-block.c	/^gdbscm_block_function (SCM self)$/;"	f	file:
gdbscm_block_global_block	gdb/guile/scm-block.c	/^gdbscm_block_global_block (SCM self)$/;"	f	file:
gdbscm_block_global_p	gdb/guile/scm-block.c	/^gdbscm_block_global_p (SCM self)$/;"	f	file:
gdbscm_block_next_symbol_x	gdb/guile/scm-block.c	/^gdbscm_block_next_symbol_x (SCM self)$/;"	f	file:
gdbscm_block_p	gdb/guile/scm-block.c	/^gdbscm_block_p (SCM scm)$/;"	f	file:
gdbscm_block_start	gdb/guile/scm-block.c	/^gdbscm_block_start (SCM self)$/;"	f	file:
gdbscm_block_static_block	gdb/guile/scm-block.c	/^gdbscm_block_static_block (SCM self)$/;"	f	file:
gdbscm_block_static_p	gdb/guile/scm-block.c	/^gdbscm_block_static_p (SCM self)$/;"	f	file:
gdbscm_block_superblock	gdb/guile/scm-block.c	/^gdbscm_block_superblock (SCM self)$/;"	f	file:
gdbscm_block_symbols	gdb/guile/scm-block.c	/^gdbscm_block_symbols (SCM self)$/;"	f	file:
gdbscm_block_valid_p	gdb/guile/scm-block.c	/^gdbscm_block_valid_p (SCM self)$/;"	f	file:
gdbscm_breakpoint_commands	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_commands (SCM self)$/;"	f	file:
gdbscm_breakpoint_cond_says_stop	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_cond_says_stop$/;"	f
gdbscm_breakpoint_condition	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_condition (SCM self)$/;"	f	file:
gdbscm_breakpoint_enabled_p	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_enabled_p (SCM self)$/;"	f	file:
gdbscm_breakpoint_expression	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_expression (SCM self)$/;"	f	file:
gdbscm_breakpoint_has_cond	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_has_cond (const struct extension_language_defn *extlang,$/;"	f
gdbscm_breakpoint_hit_count	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_hit_count (SCM self)$/;"	f	file:
gdbscm_breakpoint_ignore_count	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_ignore_count (SCM self)$/;"	f	file:
gdbscm_breakpoint_location	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_location (SCM self)$/;"	f	file:
gdbscm_breakpoint_number	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_number (SCM self)$/;"	f	file:
gdbscm_breakpoint_object	gdb/guile/scm-breakpoint.c	/^typedef struct gdbscm_breakpoint_object$/;"	s	file:
gdbscm_breakpoint_p	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_p (SCM scm)$/;"	f	file:
gdbscm_breakpoint_silent_p	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_silent_p (SCM self)$/;"	f	file:
gdbscm_breakpoint_stop	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_stop (SCM self)$/;"	f	file:
gdbscm_breakpoint_task	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_task (SCM self)$/;"	f	file:
gdbscm_breakpoint_thread	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_thread (SCM self)$/;"	f	file:
gdbscm_breakpoint_type	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_type (SCM self)$/;"	f	file:
gdbscm_breakpoint_valid_p	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_valid_p (SCM self)$/;"	f	file:
gdbscm_breakpoint_visible	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoint_visible (SCM self)$/;"	f	file:
gdbscm_breakpoints	gdb/guile/scm-breakpoint.c	/^gdbscm_breakpoints (void)$/;"	f	file:
gdbscm_call_guile	gdb/guile/scm-safe-call.c	/^gdbscm_call_guile (SCM (*func) (void *), void *data,$/;"	f
gdbscm_call_scm_from_stringn	gdb/guile/scm-string.c	/^gdbscm_call_scm_from_stringn (void *datap)$/;"	f	file:
gdbscm_call_scm_to_stringn	gdb/guile/scm-string.c	/^gdbscm_call_scm_to_stringn (void *datap)$/;"	f	file:
gdbscm_canonicalize_command_name	gdb/guile/scm-cmd.c	/^gdbscm_canonicalize_command_name (const char *name, int want_trailing_space)$/;"	f
gdbscm_clear_eqable_gsmob_ptr_slot	gdb/guile/scm-gsmob.c	/^gdbscm_clear_eqable_gsmob_ptr_slot (htab_t htab, eqable_gdb_smob *base)$/;"	f
gdbscm_command_p	gdb/guile/scm-cmd.c	/^gdbscm_command_p (SCM scm)$/;"	f	file:
gdbscm_command_valid_p	gdb/guile/scm-cmd.c	/^gdbscm_command_valid_p (SCM self)$/;"	f	file:
gdbscm_create_eqable_gsmob_ptr_map	gdb/guile/scm-gsmob.c	/^gdbscm_create_eqable_gsmob_ptr_map (htab_hash hash_fn, htab_eq eq_fn)$/;"	f
gdbscm_current_arch	gdb/guile/scm-arch.c	/^gdbscm_current_arch (void)$/;"	f	file:
gdbscm_current_progspace	gdb/guile/scm-progspace.c	/^gdbscm_current_progspace (void)$/;"	f	file:
gdbscm_data_directory	gdb/guile/guile.c	/^gdbscm_data_directory (void)$/;"	f	file:
gdbscm_debug_display	gdb/guile/scm-utils.c	/^gdbscm_debug_display (SCM obj)$/;"	f
gdbscm_debug_write	gdb/guile/scm-utils.c	/^gdbscm_debug_write (SCM obj)$/;"	f
gdbscm_define_functions	gdb/guile/scm-utils.c	/^gdbscm_define_functions (const scheme_function *functions, int is_public)$/;"	f
gdbscm_define_integer_constants	gdb/guile/scm-utils.c	/^gdbscm_define_integer_constants (const scheme_integer_constant *constants,$/;"	f
gdbscm_define_variables	gdb/guile/scm-utils.c	/^gdbscm_define_variables (const scheme_variable *variables, int is_public)$/;"	f
gdbscm_delete_breakpoint_x	gdb/guile/scm-breakpoint.c	/^gdbscm_delete_breakpoint_x (SCM self)$/;"	f	file:
gdbscm_disasm_read_data	gdb/guile/scm-disasm.c	/^struct gdbscm_disasm_read_data$/;"	s	file:
gdbscm_disasm_read_memory	gdb/guile/scm-disasm.c	/^gdbscm_disasm_read_memory (bfd_vma memaddr, bfd_byte *myaddr,$/;"	f	file:
gdbscm_disasm_read_memory_worker	gdb/guile/scm-disasm.c	/^gdbscm_disasm_read_memory_worker (void *datap)$/;"	f	file:
gdbscm_disassembler	gdb/guile/scm-disasm.c	/^gdbscm_disassembler::gdbscm_disassembler (struct gdbarch *gdbarch,$/;"	f	class:gdbscm_disassembler
gdbscm_documentation_symbol	gdb/guile/guile.c	/^SCM gdbscm_documentation_symbol;$/;"	v
gdbscm_dont_repeat	gdb/guile/scm-cmd.c	/^gdbscm_dont_repeat (SCM self)$/;"	f	file:
gdbscm_dynwind_xfree	gdb/guile/scm-utils.c	/^gdbscm_dynwind_xfree (void *ptr)$/;"	f
gdbscm_end_of_iteration	gdb/guile/scm-iterator.c	/^gdbscm_end_of_iteration (void)$/;"	f
gdbscm_end_of_iteration_p	gdb/guile/scm-iterator.c	/^gdbscm_end_of_iteration_p (SCM obj)$/;"	f	file:
gdbscm_enter_repl	gdb/guile/scm-safe-call.c	/^gdbscm_enter_repl (void)$/;"	f
gdbscm_error_port	gdb/guile/scm-ports.c	/^gdbscm_error_port (void)$/;"	f	file:
gdbscm_eval_from_control_command	gdb/guile/guile.c	/^gdbscm_eval_from_control_command$/;"	f	file:
gdbscm_exception_args	gdb/guile/scm-exception.c	/^gdbscm_exception_args (SCM self)$/;"	f
gdbscm_exception_count	gdb/guile/scm-exception.c	/^static unsigned long gdbscm_exception_count = 0;$/;"	v	file:
gdbscm_exception_key	gdb/guile/scm-exception.c	/^gdbscm_exception_key (SCM self)$/;"	f
gdbscm_exception_message_to_string	gdb/guile/scm-exception.c	/^gdbscm_exception_message_to_string (SCM exception)$/;"	f
gdbscm_exception_p	gdb/guile/scm-exception.c	/^gdbscm_exception_p (SCM scm)$/;"	f	file:
gdbscm_execute_gdb_command	gdb/guile/guile.c	/^gdbscm_execute_gdb_command (SCM command_scm, SCM rest)$/;"	f	file:
gdbscm_execute_objfile_script	gdb/guile/scm-objfile.c	/^gdbscm_execute_objfile_script (const struct extension_language_defn *extlang,$/;"	f
gdbscm_field_artificial_p	gdb/guile/scm-type.c	/^gdbscm_field_artificial_p (SCM self)$/;"	f	file:
gdbscm_field_baseclass_p	gdb/guile/scm-type.c	/^gdbscm_field_baseclass_p (SCM self)$/;"	f	file:
gdbscm_field_bitpos	gdb/guile/scm-type.c	/^gdbscm_field_bitpos (SCM self)$/;"	f	file:
gdbscm_field_bitsize	gdb/guile/scm-type.c	/^gdbscm_field_bitsize (SCM self)$/;"	f	file:
gdbscm_field_enumval	gdb/guile/scm-type.c	/^gdbscm_field_enumval (SCM self)$/;"	f	file:
gdbscm_field_name	gdb/guile/scm-type.c	/^gdbscm_field_name (SCM self)$/;"	f	file:
gdbscm_field_p	gdb/guile/scm-type.c	/^gdbscm_field_p (SCM self)$/;"	f	file:
gdbscm_field_type	gdb/guile/scm-type.c	/^gdbscm_field_type (SCM self)$/;"	f	file:
gdbscm_fill_eqable_gsmob_ptr_slot	gdb/guile/scm-gsmob.c	/^gdbscm_fill_eqable_gsmob_ptr_slot (eqable_gdb_smob **slot,$/;"	f
gdbscm_find_eqable_gsmob_ptr_slot	gdb/guile/scm-gsmob.c	/^gdbscm_find_eqable_gsmob_ptr_slot (htab_t htab, eqable_gdb_smob *base)$/;"	f
gdbscm_find_pc_line	gdb/guile/scm-symtab.c	/^gdbscm_find_pc_line (SCM pc_scm)$/;"	f	file:
gdbscm_finish_initialization	gdb/guile/guile.c	/^gdbscm_finish_initialization (const struct extension_language_defn *extlang)$/;"	f	file:
gdbscm_frame_arch	gdb/guile/scm-frame.c	/^gdbscm_frame_arch (SCM self)$/;"	f	file:
gdbscm_frame_block	gdb/guile/scm-frame.c	/^gdbscm_frame_block (SCM self)$/;"	f	file:
gdbscm_frame_function	gdb/guile/scm-frame.c	/^gdbscm_frame_function (SCM self)$/;"	f	file:
gdbscm_frame_name	gdb/guile/scm-frame.c	/^gdbscm_frame_name (SCM self)$/;"	f	file:
gdbscm_frame_newer	gdb/guile/scm-frame.c	/^gdbscm_frame_newer (SCM self)$/;"	f	file:
gdbscm_frame_older	gdb/guile/scm-frame.c	/^gdbscm_frame_older (SCM self)$/;"	f	file:
gdbscm_frame_p	gdb/guile/scm-frame.c	/^gdbscm_frame_p (SCM scm)$/;"	f	file:
gdbscm_frame_pc	gdb/guile/scm-frame.c	/^gdbscm_frame_pc (SCM self)$/;"	f	file:
gdbscm_frame_read_register	gdb/guile/scm-frame.c	/^gdbscm_frame_read_register (SCM self, SCM register_scm)$/;"	f	file:
gdbscm_frame_read_var	gdb/guile/scm-frame.c	/^gdbscm_frame_read_var (SCM self, SCM symbol_scm, SCM rest)$/;"	f	file:
gdbscm_frame_sal	gdb/guile/scm-frame.c	/^gdbscm_frame_sal (SCM self)$/;"	f	file:
gdbscm_frame_select	gdb/guile/scm-frame.c	/^gdbscm_frame_select (SCM self)$/;"	f	file:
gdbscm_frame_type	gdb/guile/scm-frame.c	/^gdbscm_frame_type (SCM self)$/;"	f	file:
gdbscm_frame_unwind_stop_reason	gdb/guile/scm-frame.c	/^gdbscm_frame_unwind_stop_reason (SCM self)$/;"	f	file:
gdbscm_frame_valid_p	gdb/guile/scm-frame.c	/^gdbscm_frame_valid_p (SCM self)$/;"	f	file:
gdbscm_gc_dup_argv	gdb/guile/scm-utils.c	/^gdbscm_gc_dup_argv (char **argv)$/;"	f
gdbscm_gc_xstrdup	gdb/guile/scm-utils.c	/^gdbscm_gc_xstrdup (const char *str)$/;"	f
gdbscm_gdb_version	gdb/guile/guile.c	/^gdbscm_gdb_version (void)$/;"	f	file:
gdbscm_get_current_objfile	gdb/guile/scm-objfile.c	/^gdbscm_get_current_objfile (void)$/;"	f	file:
gdbscm_gsmob_kind	gdb/guile/scm-gsmob.c	/^gdbscm_gsmob_kind (SCM self)$/;"	f	file:
gdbscm_guile_data_directory	gdb/guile/guile.c	/^gdbscm_guile_data_directory (void)$/;"	f	file:
gdbscm_guile_major_version	gdb/guile/guile.c	/^int gdbscm_guile_major_version;$/;"	v
gdbscm_guile_micro_version	gdb/guile/guile.c	/^int gdbscm_guile_micro_version;$/;"	v
gdbscm_guile_minor_version	gdb/guile/guile.c	/^int gdbscm_guile_minor_version;$/;"	v
gdbscm_guile_version_is_at_least	gdb/guile/scm-utils.c	/^gdbscm_guile_version_is_at_least (int major, int minor, int micro)$/;"	f
gdbscm_history_append_x	gdb/guile/scm-value.c	/^gdbscm_history_append_x (SCM value)$/;"	f	file:
gdbscm_history_ref	gdb/guile/scm-value.c	/^gdbscm_history_ref (SCM index)$/;"	f	file:
gdbscm_host_config	gdb/guile/guile.c	/^gdbscm_host_config (void)$/;"	f	file:
gdbscm_init_chained_gsmob	gdb/guile/scm-gsmob.c	/^gdbscm_init_chained_gsmob (chained_gdb_smob *base)$/;"	f
gdbscm_init_eqable_gsmob	gdb/guile/scm-gsmob.c	/^gdbscm_init_eqable_gsmob (eqable_gdb_smob *base, SCM containing_scm)$/;"	f
gdbscm_init_gsmob	gdb/guile/scm-gsmob.c	/^gdbscm_init_gsmob (gdb_smob *base)$/;"	f
gdbscm_init_module_name	gdb/guile/guile.c	/^const char gdbscm_init_module_name[] = "gdb";$/;"	v
gdbscm_initialize_arches	gdb/guile/scm-arch.c	/^gdbscm_initialize_arches (void)$/;"	f
gdbscm_initialize_auto_load	gdb/guile/scm-auto-load.c	/^gdbscm_initialize_auto_load (void)$/;"	f
gdbscm_initialize_blocks	gdb/guile/scm-block.c	/^gdbscm_initialize_blocks (void)$/;"	f
gdbscm_initialize_breakpoints	gdb/guile/scm-breakpoint.c	/^gdbscm_initialize_breakpoints (void)$/;"	f
gdbscm_initialize_commands	gdb/guile/scm-cmd.c	/^gdbscm_initialize_commands (void)$/;"	f
gdbscm_initialize_disasm	gdb/guile/scm-disasm.c	/^gdbscm_initialize_disasm (void)$/;"	f
gdbscm_initialize_exceptions	gdb/guile/scm-exception.c	/^gdbscm_initialize_exceptions (void)$/;"	f
gdbscm_initialize_frames	gdb/guile/scm-frame.c	/^gdbscm_initialize_frames (void)$/;"	f
gdbscm_initialize_iterators	gdb/guile/scm-iterator.c	/^gdbscm_initialize_iterators (void)$/;"	f
gdbscm_initialize_lazy_strings	gdb/guile/scm-lazy-string.c	/^gdbscm_initialize_lazy_strings (void)$/;"	f
gdbscm_initialize_math	gdb/guile/scm-math.c	/^gdbscm_initialize_math (void)$/;"	f
gdbscm_initialize_objfiles	gdb/guile/scm-objfile.c	/^gdbscm_initialize_objfiles (void)$/;"	f
gdbscm_initialize_parameters	gdb/guile/scm-param.c	/^gdbscm_initialize_parameters (void)$/;"	f
gdbscm_initialize_ports	gdb/guile/scm-ports.c	/^gdbscm_initialize_ports (void)$/;"	f
gdbscm_initialize_pretty_printers	gdb/guile/scm-pretty-print.c	/^gdbscm_initialize_pretty_printers (void)$/;"	f
gdbscm_initialize_pspaces	gdb/guile/scm-progspace.c	/^gdbscm_initialize_pspaces (void)$/;"	f
gdbscm_initialize_smobs	gdb/guile/scm-gsmob.c	/^gdbscm_initialize_smobs (void)$/;"	f
gdbscm_initialize_strings	gdb/guile/scm-string.c	/^gdbscm_initialize_strings (void)$/;"	f
gdbscm_initialize_symbols	gdb/guile/scm-symbol.c	/^gdbscm_initialize_symbols (void)$/;"	f
gdbscm_initialize_symtabs	gdb/guile/scm-symtab.c	/^gdbscm_initialize_symtabs (void)$/;"	f
gdbscm_initialize_types	gdb/guile/scm-type.c	/^gdbscm_initialize_types (void)$/;"	f
gdbscm_initialize_values	gdb/guile/scm-value.c	/^gdbscm_initialize_values (void)$/;"	f
gdbscm_initialized	gdb/guile/guile.c	/^gdbscm_initialized (const struct extension_language_defn *extlang)$/;"	f	file:
gdbscm_input_port	gdb/guile/scm-ports.c	/^gdbscm_input_port (void)$/;"	f	file:
gdbscm_invalid_object_error	gdb/guile/scm-exception.c	/^gdbscm_invalid_object_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_invalid_object_error_symbol	gdb/guile/scm-exception.c	/^SCM gdbscm_invalid_object_error_symbol;$/;"	v
gdbscm_is_bool	gdb/guile/guile-internal.h	131;"	d
gdbscm_is_exception	gdb/guile/scm-exception.c	/^gdbscm_is_exception (SCM scm)$/;"	f
gdbscm_is_false	gdb/guile/guile-internal.h	133;"	d
gdbscm_is_gsmob	gdb/guile/scm-gsmob.c	/^gdbscm_is_gsmob (SCM scm)$/;"	f	file:
gdbscm_is_memory_port	gdb/guile/scm-ports.c	/^gdbscm_is_memory_port (SCM obj)$/;"	f	file:
gdbscm_is_procedure	gdb/guile/scm-utils.c	/^gdbscm_is_procedure (SCM proc)$/;"	f
gdbscm_is_true	gdb/guile/guile-internal.h	134;"	d
gdbscm_iterator_next_x	gdb/guile/scm-iterator.c	/^gdbscm_iterator_next_x (SCM self)$/;"	f	file:
gdbscm_iterator_object	gdb/guile/scm-iterator.c	/^gdbscm_iterator_object (SCM self)$/;"	f	file:
gdbscm_iterator_p	gdb/guile/scm-iterator.c	/^gdbscm_iterator_p (SCM scm)$/;"	f	file:
gdbscm_iterator_progress	gdb/guile/scm-iterator.c	/^gdbscm_iterator_progress (SCM self)$/;"	f	file:
gdbscm_lazy_string_address	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_address (SCM self)$/;"	f	file:
gdbscm_lazy_string_encoding	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_encoding (SCM self)$/;"	f	file:
gdbscm_lazy_string_length	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_length (SCM self)$/;"	f	file:
gdbscm_lazy_string_p	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_p (SCM scm)$/;"	f	file:
gdbscm_lazy_string_to_value	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_to_value (SCM self)$/;"	f	file:
gdbscm_lazy_string_type	gdb/guile/scm-lazy-string.c	/^gdbscm_lazy_string_type (SCM self)$/;"	f	file:
gdbscm_lookup_block	gdb/guile/scm-block.c	/^gdbscm_lookup_block (SCM pc_scm)$/;"	f	file:
gdbscm_lookup_global_symbol	gdb/guile/scm-symbol.c	/^gdbscm_lookup_global_symbol (SCM name_scm, SCM rest)$/;"	f	file:
gdbscm_lookup_symbol	gdb/guile/scm-symbol.c	/^gdbscm_lookup_symbol (SCM name_scm, SCM rest)$/;"	f	file:
gdbscm_lookup_type	gdb/guile/scm-type.c	/^gdbscm_lookup_type (SCM name_scm, SCM rest)$/;"	f	file:
gdbscm_make_arg_error	gdb/guile/scm-exception.c	/^gdbscm_make_arg_error (SCM key, const char *subr, int arg_pos, SCM bad_value,$/;"	f	file:
gdbscm_make_block_syms_iter	gdb/guile/scm-block.c	/^gdbscm_make_block_syms_iter (SCM self)$/;"	f	file:
gdbscm_make_breakpoint	gdb/guile/scm-breakpoint.c	/^gdbscm_make_breakpoint (SCM location_scm, SCM rest)$/;"	f	file:
gdbscm_make_command	gdb/guile/scm-cmd.c	/^gdbscm_make_command (SCM name_scm, SCM rest)$/;"	f	file:
gdbscm_make_error	gdb/guile/scm-exception.c	/^gdbscm_make_error (SCM key, const char *subr, const char *message,$/;"	f
gdbscm_make_error_scm	gdb/guile/scm-exception.c	/^gdbscm_make_error_scm (SCM key, SCM subr, SCM message, SCM args, SCM data)$/;"	f
gdbscm_make_exception	gdb/guile/scm-exception.c	/^gdbscm_make_exception (SCM key, SCM args)$/;"	f
gdbscm_make_exception_with_stack	gdb/guile/scm-exception.c	/^gdbscm_make_exception_with_stack (SCM key, SCM args, SCM stack)$/;"	f
gdbscm_make_field_iterator	gdb/guile/scm-type.c	/^gdbscm_make_field_iterator (SCM self)$/;"	f	file:
gdbscm_make_invalid_object_error	gdb/guile/scm-exception.c	/^gdbscm_make_invalid_object_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_make_iterator	gdb/guile/scm-iterator.c	/^gdbscm_make_iterator (SCM object, SCM progress, SCM next)$/;"	f
gdbscm_make_lazy_value	gdb/guile/scm-value.c	/^gdbscm_make_lazy_value (SCM type_scm, SCM address_scm)$/;"	f	file:
gdbscm_make_memory_error	gdb/guile/scm-exception.c	/^gdbscm_make_memory_error (const char *subr, const char *msg, SCM args)$/;"	f
gdbscm_make_misc_error	gdb/guile/scm-exception.c	/^gdbscm_make_misc_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_make_out_of_range_error	gdb/guile/scm-exception.c	/^gdbscm_make_out_of_range_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_make_parameter	gdb/guile/scm-param.c	/^gdbscm_make_parameter (SCM name_scm, SCM rest)$/;"	f	file:
gdbscm_make_pretty_printer	gdb/guile/scm-pretty-print.c	/^gdbscm_make_pretty_printer (SCM name, SCM lookup)$/;"	f	file:
gdbscm_make_pretty_printer_worker	gdb/guile/scm-pretty-print.c	/^gdbscm_make_pretty_printer_worker (SCM display_hint, SCM to_string,$/;"	f	file:
gdbscm_make_smob_type	gdb/guile/scm-gsmob.c	/^gdbscm_make_smob_type (const char *name, size_t size)$/;"	f
gdbscm_make_type_error	gdb/guile/scm-exception.c	/^gdbscm_make_type_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_make_value	gdb/guile/scm-value.c	/^gdbscm_make_value (SCM x, SCM rest)$/;"	f	file:
gdbscm_memory_error	gdb/guile/scm-exception.c	/^gdbscm_memory_error (const char *subr, const char *msg, SCM args)$/;"	f
gdbscm_memory_error_p	gdb/guile/scm-exception.c	/^gdbscm_memory_error_p (SCM key)$/;"	f
gdbscm_memory_port_close	gdb/guile/scm-ports.c	/^gdbscm_memory_port_close (SCM port)$/;"	f	file:
gdbscm_memory_port_end_input	gdb/guile/scm-ports.c	/^gdbscm_memory_port_end_input (SCM port, int offset)$/;"	f	file:
gdbscm_memory_port_fill_input	gdb/guile/scm-ports.c	/^gdbscm_memory_port_fill_input (SCM port)$/;"	f	file:
gdbscm_memory_port_flush	gdb/guile/scm-ports.c	/^gdbscm_memory_port_flush (SCM port)$/;"	f	file:
gdbscm_memory_port_free	gdb/guile/scm-ports.c	/^gdbscm_memory_port_free (SCM port)$/;"	f	file:
gdbscm_memory_port_p	gdb/guile/scm-ports.c	/^gdbscm_memory_port_p (SCM obj)$/;"	f	file:
gdbscm_memory_port_print	gdb/guile/scm-ports.c	/^gdbscm_memory_port_print (SCM exp, SCM port, scm_print_state *pstate)$/;"	f	file:
gdbscm_memory_port_range	gdb/guile/scm-ports.c	/^gdbscm_memory_port_range (SCM port)$/;"	f	file:
gdbscm_memory_port_read_buffer_size	gdb/guile/scm-ports.c	/^gdbscm_memory_port_read_buffer_size (SCM port)$/;"	f	file:
gdbscm_memory_port_seek	gdb/guile/scm-ports.c	/^gdbscm_memory_port_seek (SCM port, scm_t_off offset, int whence)$/;"	f	file:
gdbscm_memory_port_write	gdb/guile/scm-ports.c	/^gdbscm_memory_port_write (SCM port, const void *void_data, size_t size)$/;"	f	file:
gdbscm_memory_port_write_buffer_size	gdb/guile/scm-ports.c	/^gdbscm_memory_port_write_buffer_size (SCM port)$/;"	f	file:
gdbscm_misc_error	gdb/guile/scm-exception.c	/^gdbscm_misc_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_module_name	gdb/guile/guile.c	/^const char gdbscm_module_name[] = "gdb";$/;"	v
gdbscm_newest_frame	gdb/guile/scm-frame.c	/^gdbscm_newest_frame (void)$/;"	f	file:
gdbscm_objfile_filename	gdb/guile/scm-objfile.c	/^gdbscm_objfile_filename (SCM self)$/;"	f	file:
gdbscm_objfile_p	gdb/guile/scm-objfile.c	/^gdbscm_objfile_p (SCM scm)$/;"	f	file:
gdbscm_objfile_pretty_printers	gdb/guile/scm-objfile.c	/^gdbscm_objfile_pretty_printers (SCM self)$/;"	f	file:
gdbscm_objfile_progspace	gdb/guile/scm-objfile.c	/^gdbscm_objfile_progspace (SCM self)$/;"	f	file:
gdbscm_objfile_valid_p	gdb/guile/scm-objfile.c	/^gdbscm_objfile_valid_p (SCM self)$/;"	f	file:
gdbscm_objfiles	gdb/guile/scm-objfile.c	/^gdbscm_objfiles (void)$/;"	f	file:
gdbscm_open_memory	gdb/guile/scm-ports.c	/^gdbscm_open_memory (SCM rest)$/;"	f	file:
gdbscm_out_of_range_error	gdb/guile/scm-exception.c	/^gdbscm_out_of_range_error (const char *subr, int arg_pos, SCM bad_value,$/;"	f
gdbscm_output_port	gdb/guile/scm-ports.c	/^gdbscm_output_port (void)$/;"	f	file:
gdbscm_parameter_p	gdb/guile/scm-param.c	/^gdbscm_parameter_p (SCM scm)$/;"	f	file:
gdbscm_parameter_value	gdb/guile/scm-param.c	/^gdbscm_parameter_value (SCM self)$/;"	f	file:
gdbscm_parse_and_eval	gdb/guile/scm-value.c	/^gdbscm_parse_and_eval (SCM expr_scm)$/;"	f	file:
gdbscm_parse_command_name	gdb/guile/scm-cmd.c	/^gdbscm_parse_command_name (const char *name,$/;"	f
gdbscm_parse_function_args	gdb/guile/scm-utils.c	/^gdbscm_parse_function_args (const char *func_name,$/;"	f
gdbscm_percent_exception_count	gdb/guile/scm-exception.c	/^gdbscm_percent_exception_count (void)$/;"	f	file:
gdbscm_percent_exception_print_style	gdb/guile/scm-exception.c	/^gdbscm_percent_exception_print_style (void)$/;"	f	file:
gdbscm_percent_with_gdb_error_to_port	gdb/guile/scm-ports.c	/^gdbscm_percent_with_gdb_error_to_port (SCM port, SCM thunk)$/;"	f	file:
gdbscm_percent_with_gdb_output_to_port	gdb/guile/scm-ports.c	/^gdbscm_percent_with_gdb_output_to_port (SCM port, SCM thunk)$/;"	f	file:
gdbscm_preserve_values	gdb/guile/scm-value.c	/^gdbscm_preserve_values (const struct extension_language_defn *extlang,$/;"	f
gdbscm_pretty_printer_enabled_p	gdb/guile/scm-pretty-print.c	/^gdbscm_pretty_printer_enabled_p (SCM self)$/;"	f	file:
gdbscm_pretty_printer_p	gdb/guile/scm-pretty-print.c	/^gdbscm_pretty_printer_p (SCM scm)$/;"	f	file:
gdbscm_pretty_printer_worker_p	gdb/guile/scm-pretty-print.c	/^gdbscm_pretty_printer_worker_p (SCM scm)$/;"	f	file:
gdbscm_pretty_printers	gdb/guile/scm-pretty-print.c	/^gdbscm_pretty_printers (void)$/;"	f	file:
gdbscm_print_exception_message	gdb/guile/scm-exception.c	/^gdbscm_print_exception_message (SCM port, SCM frame, SCM key, SCM args)$/;"	f	file:
gdbscm_print_exception_with_stack	gdb/guile/scm-exception.c	/^gdbscm_print_exception_with_stack (SCM port, SCM stack, SCM key, SCM args)$/;"	f
gdbscm_print_excp	gdb/guile/guile.c	/^const char *gdbscm_print_excp = gdbscm_print_excp_message;$/;"	v
gdbscm_print_excp_full	gdb/guile/guile.c	/^const char gdbscm_print_excp_full[] = "full";$/;"	v
gdbscm_print_excp_message	gdb/guile/guile.c	/^const char gdbscm_print_excp_message[] = "message";$/;"	v
gdbscm_print_excp_none	gdb/guile/guile.c	/^const char gdbscm_print_excp_none[] = "none";$/;"	v
gdbscm_print_gdb_exception	gdb/guile/scm-exception.c	/^gdbscm_print_gdb_exception (SCM port, SCM exception)$/;"	f
gdbscm_print_insn_from_port	gdb/guile/scm-disasm.c	/^gdbscm_print_insn_from_port (struct gdbarch *gdbarch,$/;"	f	file:
gdbscm_printf	gdb/guile/scm-utils.c	/^gdbscm_printf (SCM port, const char *format, ...)$/;"	f
gdbscm_progspace_filename	gdb/guile/scm-progspace.c	/^gdbscm_progspace_filename (SCM self)$/;"	f	file:
gdbscm_progspace_objfiles	gdb/guile/scm-progspace.c	/^gdbscm_progspace_objfiles (SCM self)$/;"	f	file:
gdbscm_progspace_p	gdb/guile/scm-progspace.c	/^gdbscm_progspace_p (SCM scm)$/;"	f	file:
gdbscm_progspace_pretty_printers	gdb/guile/scm-progspace.c	/^gdbscm_progspace_pretty_printers (SCM self)$/;"	f	file:
gdbscm_progspace_valid_p	gdb/guile/scm-progspace.c	/^gdbscm_progspace_valid_p (SCM self)$/;"	f	file:
gdbscm_progspaces	gdb/guile/scm-progspace.c	/^gdbscm_progspaces (void)$/;"	f	file:
gdbscm_register_breakpoint_x	gdb/guile/scm-breakpoint.c	/^gdbscm_register_breakpoint_x (SCM self)$/;"	f	file:
gdbscm_register_command_x	gdb/guile/scm-cmd.c	/^gdbscm_register_command_x (SCM self)$/;"	f	file:
gdbscm_register_parameter_x	gdb/guile/scm-param.c	/^gdbscm_register_parameter_x (SCM self)$/;"	f	file:
gdbscm_remove_objfile_ref	gdb/guile/scm-gsmob.c	/^gdbscm_remove_objfile_ref (struct objfile *objfile,$/;"	f
gdbscm_safe_apply_1	gdb/guile/scm-safe-call.c	/^gdbscm_safe_apply_1 (SCM proc, SCM arg0, SCM rest, excp_matcher_func *ok_excps)$/;"	f
gdbscm_safe_call_0	gdb/guile/scm-safe-call.c	/^gdbscm_safe_call_0 (SCM proc, excp_matcher_func *ok_excps)$/;"	f
gdbscm_safe_call_1	gdb/guile/scm-safe-call.c	/^gdbscm_safe_call_1 (SCM proc, SCM arg0, excp_matcher_func *ok_excps)$/;"	f
gdbscm_safe_call_2	gdb/guile/scm-safe-call.c	/^gdbscm_safe_call_2 (SCM proc, SCM arg0, SCM arg1, excp_matcher_func *ok_excps)$/;"	f
gdbscm_safe_call_3	gdb/guile/scm-safe-call.c	/^gdbscm_safe_call_3 (SCM proc, SCM arg1, SCM arg2, SCM arg3,$/;"	f
gdbscm_safe_call_4	gdb/guile/scm-safe-call.c	/^gdbscm_safe_call_4 (SCM proc, SCM arg1, SCM arg2, SCM arg3, SCM arg4,$/;"	f
gdbscm_safe_eval_string	gdb/guile/scm-safe-call.c	/^gdbscm_safe_eval_string (const char *string, int display_result)$/;"	f
gdbscm_safe_source_script	gdb/guile/scm-safe-call.c	/^gdbscm_safe_source_script (const char *filename)$/;"	f
gdbscm_sal_last	gdb/guile/scm-symtab.c	/^gdbscm_sal_last (SCM self)$/;"	f	file:
gdbscm_sal_line	gdb/guile/scm-symtab.c	/^gdbscm_sal_line (SCM self)$/;"	f	file:
gdbscm_sal_p	gdb/guile/scm-symtab.c	/^gdbscm_sal_p (SCM scm)$/;"	f	file:
gdbscm_sal_pc	gdb/guile/scm-symtab.c	/^gdbscm_sal_pc (SCM self)$/;"	f	file:
gdbscm_sal_symtab	gdb/guile/scm-symtab.c	/^gdbscm_sal_symtab (SCM self)$/;"	f	file:
gdbscm_sal_valid_p	gdb/guile/scm-symtab.c	/^gdbscm_sal_valid_p (SCM self)$/;"	f	file:
gdbscm_scm_from_c_string	gdb/guile/scm-string.c	/^gdbscm_scm_from_c_string (const char *string)$/;"	f
gdbscm_scm_from_gdb_exception	gdb/guile/scm-exception.c	/^gdbscm_scm_from_gdb_exception (struct gdb_exception exception)$/;"	f
gdbscm_scm_from_host_string	gdb/guile/scm-string.c	/^gdbscm_scm_from_host_string (const char *string, size_t len)$/;"	f
gdbscm_scm_from_longest	gdb/guile/scm-utils.c	/^gdbscm_scm_from_longest (LONGEST l)$/;"	f
gdbscm_scm_from_printf	gdb/guile/scm-string.c	/^gdbscm_scm_from_printf (const char *format, ...)$/;"	f
gdbscm_scm_from_string	gdb/guile/scm-string.c	/^gdbscm_scm_from_string (const char *string, size_t len,$/;"	f
gdbscm_scm_from_ulongest	gdb/guile/scm-utils.c	/^gdbscm_scm_from_ulongest (ULONGEST l)$/;"	f
gdbscm_scm_string_to_int	gdb/guile/scm-string.c	/^gdbscm_scm_string_to_int (SCM string)$/;"	f
gdbscm_scm_to_c_string	gdb/guile/scm-string.c	/^gdbscm_scm_to_c_string (SCM string)$/;"	f
gdbscm_scm_to_host_string	gdb/guile/scm-string.c	/^gdbscm_scm_to_host_string (SCM string, size_t *lenp, SCM *except_scmp)$/;"	f
gdbscm_scm_to_longest	gdb/guile/scm-utils.c	/^gdbscm_scm_to_longest (SCM l)$/;"	f
gdbscm_scm_to_string	gdb/guile/scm-string.c	/^gdbscm_scm_to_string (SCM string, size_t *lenp,$/;"	f
gdbscm_scm_to_ulongest	gdb/guile/scm-utils.c	/^gdbscm_scm_to_ulongest (SCM u)$/;"	f
gdbscm_selected_frame	gdb/guile/scm-frame.c	/^gdbscm_selected_frame (void)$/;"	f	file:
gdbscm_set_backtrace	gdb/guile/guile.c	/^gdbscm_set_backtrace (int enable)$/;"	f	file:
gdbscm_set_breakpoint_condition_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_condition_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_enabled_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_enabled_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_hit_count_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_hit_count_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_ignore_count_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_ignore_count_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_silent_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_silent_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_stop_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_stop_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_task_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_task_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_breakpoint_thread_x	gdb/guile/scm-breakpoint.c	/^gdbscm_set_breakpoint_thread_x (SCM self, SCM newvalue)$/;"	f	file:
gdbscm_set_iterator_progress_x	gdb/guile/scm-iterator.c	/^gdbscm_set_iterator_progress_x (SCM self, SCM value)$/;"	f	file:
gdbscm_set_memory_port_read_buffer_size_x	gdb/guile/scm-ports.c	/^gdbscm_set_memory_port_read_buffer_size_x (SCM port, SCM size)$/;"	f	file:
gdbscm_set_memory_port_write_buffer_size_x	gdb/guile/scm-ports.c	/^gdbscm_set_memory_port_write_buffer_size_x (SCM port, SCM size)$/;"	f	file:
gdbscm_set_objfile_pretty_printers_x	gdb/guile/scm-objfile.c	/^gdbscm_set_objfile_pretty_printers_x (SCM self, SCM printers)$/;"	f	file:
gdbscm_set_parameter_value_x	gdb/guile/scm-param.c	/^gdbscm_set_parameter_value_x (SCM self, SCM value)$/;"	f	file:
gdbscm_set_pretty_printer_enabled_x	gdb/guile/scm-pretty-print.c	/^gdbscm_set_pretty_printer_enabled_x (SCM self, SCM enabled)$/;"	f	file:
gdbscm_set_pretty_printers_x	gdb/guile/scm-pretty-print.c	/^gdbscm_set_pretty_printers_x (SCM printers)$/;"	f	file:
gdbscm_set_progspace_pretty_printers_x	gdb/guile/scm-progspace.c	/^gdbscm_set_progspace_pretty_printers_x (SCM self, SCM printers)$/;"	f	file:
gdbscm_source_objfile_script	gdb/guile/scm-objfile.c	/^gdbscm_source_objfile_script (const struct extension_language_defn *extlang,$/;"	f
gdbscm_source_script	gdb/guile/guile.c	/^gdbscm_source_script (const struct extension_language_defn *extlang,$/;"	f	file:
gdbscm_source_script	gdb/guile/guile.c	/^static script_sourcer_func gdbscm_source_script;$/;"	v	file:
gdbscm_stdio_port_p	gdb/guile/scm-ports.c	/^gdbscm_stdio_port_p (SCM scm)$/;"	f	file:
gdbscm_string_to_argv	gdb/guile/scm-string.c	/^gdbscm_string_to_argv (SCM string_scm)$/;"	f	file:
gdbscm_symbol_addr_class	gdb/guile/scm-symbol.c	/^gdbscm_symbol_addr_class (SCM self)$/;"	f	file:
gdbscm_symbol_argument_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_argument_p (SCM self)$/;"	f	file:
gdbscm_symbol_constant_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_constant_p (SCM self)$/;"	f	file:
gdbscm_symbol_function_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_function_p (SCM self)$/;"	f	file:
gdbscm_symbol_line	gdb/guile/scm-symbol.c	/^gdbscm_symbol_line (SCM self)$/;"	f	file:
gdbscm_symbol_linkage_name	gdb/guile/scm-symbol.c	/^gdbscm_symbol_linkage_name (SCM self)$/;"	f	file:
gdbscm_symbol_name	gdb/guile/scm-symbol.c	/^gdbscm_symbol_name (SCM self)$/;"	f	file:
gdbscm_symbol_needs_frame_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_needs_frame_p (SCM self)$/;"	f	file:
gdbscm_symbol_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_p (SCM scm)$/;"	f	file:
gdbscm_symbol_print_name	gdb/guile/scm-symbol.c	/^gdbscm_symbol_print_name (SCM self)$/;"	f	file:
gdbscm_symbol_symtab	gdb/guile/scm-symbol.c	/^gdbscm_symbol_symtab (SCM self)$/;"	f	file:
gdbscm_symbol_type	gdb/guile/scm-symbol.c	/^gdbscm_symbol_type (SCM self)$/;"	f	file:
gdbscm_symbol_valid_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_valid_p (SCM self)$/;"	f	file:
gdbscm_symbol_value	gdb/guile/scm-symbol.c	/^gdbscm_symbol_value (SCM self, SCM rest)$/;"	f	file:
gdbscm_symbol_variable_p	gdb/guile/scm-symbol.c	/^gdbscm_symbol_variable_p (SCM self)$/;"	f	file:
gdbscm_symtab_filename	gdb/guile/scm-symtab.c	/^gdbscm_symtab_filename (SCM self)$/;"	f	file:
gdbscm_symtab_fullname	gdb/guile/scm-symtab.c	/^gdbscm_symtab_fullname (SCM self)$/;"	f	file:
gdbscm_symtab_global_block	gdb/guile/scm-symtab.c	/^gdbscm_symtab_global_block (SCM self)$/;"	f	file:
gdbscm_symtab_objfile	gdb/guile/scm-symtab.c	/^gdbscm_symtab_objfile (SCM self)$/;"	f	file:
gdbscm_symtab_p	gdb/guile/scm-symtab.c	/^gdbscm_symtab_p (SCM scm)$/;"	f	file:
gdbscm_symtab_static_block	gdb/guile/scm-symtab.c	/^gdbscm_symtab_static_block (SCM self)$/;"	f	file:
gdbscm_symtab_valid_p	gdb/guile/scm-symtab.c	/^gdbscm_symtab_valid_p (SCM self)$/;"	f	file:
gdbscm_target_config	gdb/guile/guile.c	/^gdbscm_target_config (void)$/;"	f	file:
gdbscm_throw	gdb/guile/scm-exception.c	/^gdbscm_throw (SCM exception)$/;"	f
gdbscm_throw_gdb_exception	gdb/guile/scm-exception.c	/^gdbscm_throw_gdb_exception (struct gdb_exception exception)$/;"	f
gdbscm_type_array	gdb/guile/scm-type.c	/^gdbscm_type_array (SCM self, SCM n1, SCM n2)$/;"	f	file:
gdbscm_type_code	gdb/guile/scm-type.c	/^gdbscm_type_code (SCM self)$/;"	f	file:
gdbscm_type_const	gdb/guile/scm-type.c	/^gdbscm_type_const (SCM self)$/;"	f	file:
gdbscm_type_field	gdb/guile/scm-type.c	/^gdbscm_type_field (SCM self, SCM field_scm)$/;"	f	file:
gdbscm_type_fields	gdb/guile/scm-type.c	/^gdbscm_type_fields (SCM self)$/;"	f	file:
gdbscm_type_has_field_p	gdb/guile/scm-type.c	/^gdbscm_type_has_field_p (SCM self, SCM field_scm)$/;"	f	file:
gdbscm_type_name	gdb/guile/scm-type.c	/^gdbscm_type_name (SCM self)$/;"	f	file:
gdbscm_type_next_field_x	gdb/guile/scm-type.c	/^gdbscm_type_next_field_x (SCM self)$/;"	f	file:
gdbscm_type_num_fields	gdb/guile/scm-type.c	/^gdbscm_type_num_fields (SCM self)$/;"	f	file:
gdbscm_type_p	gdb/guile/scm-type.c	/^gdbscm_type_p (SCM self)$/;"	f	file:
gdbscm_type_pointer	gdb/guile/scm-type.c	/^gdbscm_type_pointer (SCM self)$/;"	f	file:
gdbscm_type_print_name	gdb/guile/scm-type.c	/^gdbscm_type_print_name (SCM self)$/;"	f	file:
gdbscm_type_range	gdb/guile/scm-type.c	/^gdbscm_type_range (SCM self)$/;"	f	file:
gdbscm_type_reference	gdb/guile/scm-type.c	/^gdbscm_type_reference (SCM self)$/;"	f	file:
gdbscm_type_sizeof	gdb/guile/scm-type.c	/^gdbscm_type_sizeof (SCM self)$/;"	f	file:
gdbscm_type_strip_typedefs	gdb/guile/scm-type.c	/^gdbscm_type_strip_typedefs (SCM self)$/;"	f	file:
gdbscm_type_tag	gdb/guile/scm-type.c	/^gdbscm_type_tag (SCM self)$/;"	f	file:
gdbscm_type_target	gdb/guile/scm-type.c	/^gdbscm_type_target (SCM self)$/;"	f	file:
gdbscm_type_unqualified	gdb/guile/scm-type.c	/^gdbscm_type_unqualified (SCM self)$/;"	f	file:
gdbscm_type_vector	gdb/guile/scm-type.c	/^gdbscm_type_vector (SCM self, SCM n1, SCM n2)$/;"	f	file:
gdbscm_type_volatile	gdb/guile/scm-type.c	/^gdbscm_type_volatile (SCM self)$/;"	f	file:
gdbscm_unsafe_call_1	gdb/guile/scm-safe-call.c	/^gdbscm_unsafe_call_1 (SCM proc, SCM arg0)$/;"	f
gdbscm_unwind_stop_reason_string	gdb/guile/scm-frame.c	/^gdbscm_unwind_stop_reason_string (SCM reason_scm)$/;"	f	file:
gdbscm_user_error_p	gdb/guile/scm-exception.c	/^gdbscm_user_error_p (SCM key)$/;"	f
gdbscm_valid_command_class_p	gdb/guile/scm-cmd.c	/^gdbscm_valid_command_class_p (int command_class)$/;"	f
gdbscm_value_abs	gdb/guile/scm-math.c	/^gdbscm_value_abs (SCM x)$/;"	f	file:
gdbscm_value_add	gdb/guile/scm-math.c	/^gdbscm_value_add (SCM x, SCM y)$/;"	f	file:
gdbscm_value_address	gdb/guile/scm-value.c	/^gdbscm_value_address (SCM self)$/;"	f	file:
gdbscm_value_call	gdb/guile/scm-value.c	/^gdbscm_value_call (SCM self, SCM args)$/;"	f	file:
gdbscm_value_cast	gdb/guile/scm-value.c	/^gdbscm_value_cast (SCM self, SCM new_type)$/;"	f	file:
gdbscm_value_dereference	gdb/guile/scm-value.c	/^gdbscm_value_dereference (SCM self)$/;"	f	file:
gdbscm_value_div	gdb/guile/scm-math.c	/^gdbscm_value_div (SCM x, SCM y)$/;"	f	file:
gdbscm_value_dynamic_cast	gdb/guile/scm-value.c	/^gdbscm_value_dynamic_cast (SCM self, SCM new_type)$/;"	f	file:
gdbscm_value_dynamic_type	gdb/guile/scm-value.c	/^gdbscm_value_dynamic_type (SCM self)$/;"	f	file:
gdbscm_value_eq_p	gdb/guile/scm-math.c	/^gdbscm_value_eq_p (SCM x, SCM y)$/;"	f	file:
gdbscm_value_fetch_lazy_x	gdb/guile/scm-value.c	/^gdbscm_value_fetch_lazy_x (SCM self)$/;"	f	file:
gdbscm_value_field	gdb/guile/scm-value.c	/^gdbscm_value_field (SCM self, SCM field_scm)$/;"	f	file:
gdbscm_value_ge_p	gdb/guile/scm-math.c	/^gdbscm_value_ge_p (SCM x, SCM y)$/;"	f	file:
gdbscm_value_gt_p	gdb/guile/scm-math.c	/^gdbscm_value_gt_p (SCM x, SCM y)$/;"	f	file:
gdbscm_value_lazy_p	gdb/guile/scm-value.c	/^gdbscm_value_lazy_p (SCM self)$/;"	f	file:
gdbscm_value_le_p	gdb/guile/scm-math.c	/^gdbscm_value_le_p (SCM x, SCM y)$/;"	f	file:
gdbscm_value_logand	gdb/guile/scm-math.c	/^gdbscm_value_logand (SCM x, SCM y)$/;"	f	file:
gdbscm_value_logior	gdb/guile/scm-math.c	/^gdbscm_value_logior (SCM x, SCM y)$/;"	f	file:
gdbscm_value_lognot	gdb/guile/scm-math.c	/^gdbscm_value_lognot (SCM x)$/;"	f	file:
gdbscm_value_logxor	gdb/guile/scm-math.c	/^gdbscm_value_logxor (SCM x, SCM y)$/;"	f	file:
gdbscm_value_lsh	gdb/guile/scm-math.c	/^gdbscm_value_lsh (SCM x, SCM y)$/;"	f	file:
gdbscm_value_lt_p	gdb/guile/scm-math.c	/^gdbscm_value_lt_p (SCM x, SCM y)$/;"	f	file:
gdbscm_value_max	gdb/guile/scm-math.c	/^gdbscm_value_max (SCM x, SCM y)$/;"	f	file:
gdbscm_value_min	gdb/guile/scm-math.c	/^gdbscm_value_min (SCM x, SCM y)$/;"	f	file:
gdbscm_value_mod	gdb/guile/scm-math.c	/^gdbscm_value_mod (SCM x, SCM y)$/;"	f	file:
gdbscm_value_mul	gdb/guile/scm-math.c	/^gdbscm_value_mul (SCM x, SCM y)$/;"	f	file:
gdbscm_value_neg	gdb/guile/scm-math.c	/^gdbscm_value_neg (SCM x)$/;"	f	file:
gdbscm_value_not	gdb/guile/scm-math.c	/^gdbscm_value_not (SCM x)$/;"	f	file:
gdbscm_value_optimized_out_p	gdb/guile/scm-value.c	/^gdbscm_value_optimized_out_p (SCM self)$/;"	f	file:
gdbscm_value_p	gdb/guile/scm-value.c	/^gdbscm_value_p (SCM scm)$/;"	f	file:
gdbscm_value_pos	gdb/guile/scm-math.c	/^gdbscm_value_pos (SCM x)$/;"	f	file:
gdbscm_value_pow	gdb/guile/scm-math.c	/^gdbscm_value_pow (SCM x, SCM y)$/;"	f	file:
gdbscm_value_print	gdb/guile/scm-value.c	/^gdbscm_value_print (SCM self)$/;"	f	file:
gdbscm_value_referenced_value	gdb/guile/scm-value.c	/^gdbscm_value_referenced_value (SCM self)$/;"	f	file:
gdbscm_value_reinterpret_cast	gdb/guile/scm-value.c	/^gdbscm_value_reinterpret_cast (SCM self, SCM new_type)$/;"	f	file:
gdbscm_value_rem	gdb/guile/scm-math.c	/^gdbscm_value_rem (SCM x, SCM y)$/;"	f	file:
gdbscm_value_rsh	gdb/guile/scm-math.c	/^gdbscm_value_rsh (SCM x, SCM y)$/;"	f	file:
gdbscm_value_sub	gdb/guile/scm-math.c	/^gdbscm_value_sub (SCM x, SCM y)$/;"	f	file:
gdbscm_value_subscript	gdb/guile/scm-value.c	/^gdbscm_value_subscript (SCM self, SCM index_scm)$/;"	f	file:
gdbscm_value_to_bool	gdb/guile/scm-value.c	/^gdbscm_value_to_bool (SCM self)$/;"	f	file:
gdbscm_value_to_bytevector	gdb/guile/scm-value.c	/^gdbscm_value_to_bytevector (SCM self)$/;"	f	file:
gdbscm_value_to_integer	gdb/guile/scm-value.c	/^gdbscm_value_to_integer (SCM self)$/;"	f	file:
gdbscm_value_to_lazy_string	gdb/guile/scm-value.c	/^gdbscm_value_to_lazy_string (SCM self, SCM rest)$/;"	f	file:
gdbscm_value_to_real	gdb/guile/scm-value.c	/^gdbscm_value_to_real (SCM self)$/;"	f	file:
gdbscm_value_to_string	gdb/guile/scm-value.c	/^gdbscm_value_to_string (SCM self, SCM rest)$/;"	f	file:
gdbscm_value_type	gdb/guile/scm-value.c	/^gdbscm_value_type (SCM self)$/;"	f	file:
gdbscm_with_catch	gdb/guile/scm-safe-call.c	/^gdbscm_with_catch (void *data)$/;"	f	file:
gdbscm_with_guile	gdb/guile/scm-safe-call.c	/^gdbscm_with_guile (const char *(*func) (void *), void *data)$/;"	f
gdbserver_show_disableable	gdb/gdbserver/server.c	/^gdbserver_show_disableable (FILE *stream)$/;"	f	file:
gdbserver_usage	gdb/gdbserver/server.c	/^gdbserver_usage (FILE *stream)$/;"	f	file:
gdbserver_version	gdb/gdbserver/server.c	/^gdbserver_version (void)$/;"	f	file:
gdbserver_xmltarget	gdb/gdbserver/linux-i386-ipa.c	/^const char *gdbserver_xmltarget;$/;"	v
gdbsim_close_inferior	gdb/remote-sim.c	/^gdbsim_close_inferior (struct inferior *inf, void *arg)$/;"	f	file:
gdbsim_cntrl_c	gdb/remote-sim.c	/^gdbsim_cntrl_c (int signo)$/;"	f	file:
gdbsim_desc	gdb/remote-sim.c	/^  SIM_DESC gdbsim_desc;$/;"	m	struct:sim_inferior_data	file:
gdbsim_interrupt_inferior	gdb/remote-sim.c	/^gdbsim_interrupt_inferior (struct inferior *inf, void *arg)$/;"	f	file:
gdbsim_is_open	gdb/remote-sim.c	/^static int gdbsim_is_open = 0;$/;"	v	file:
gdbsim_ops	gdb/remote-sim.c	/^static struct gdbsim_target gdbsim_ops;$/;"	v	typeref:struct:gdbsim_target	file:
gdbsim_resume_inferior	gdb/remote-sim.c	/^gdbsim_resume_inferior (struct inferior *inf, void *arg)$/;"	f	file:
gdbsim_target	gdb/remote-sim.c	/^  gdbsim_target ()$/;"	f	struct:target_ops
gdbsim_target_info	gdb/remote-sim.c	/^static const target_info gdbsim_target_info = {$/;"	v	file:
gdbsim_target_open	gdb/remote-sim.c	/^gdbsim_target_open (const char *args, int from_tty)$/;"	f	file:
gdbsim_xfer_memory	gdb/remote-sim.c	/^gdbsim_xfer_memory (struct target_ops *target,$/;"	f	file:
gdbtypes_data	gdb/gdbtypes.c	/^static struct gdbarch_data *gdbtypes_data;$/;"	v	typeref:struct:gdbarch_data	file:
gdbtypes_post_init	gdb/gdbtypes.c	/^gdbtypes_post_init (struct gdbarch *gdbarch)$/;"	f	file:
gdop_relative_offset_ok	bfd/elfxx-sparc.c	/^gdop_relative_offset_ok (struct bfd_link_info *info,$/;"	f	file:
gdopoff	bfd/elfxx-sparc.c	/^gdopoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
gedf	sim/common/cgen-accfp.c	/^gedf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
gedf	sim/common/cgen-fpu.h	/^  int (*gedf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
gen	sim/igen/igen.h	/^  igen_gen_options gen;$/;"	m	struct:_igen_options
gen	sim/igen/ld-decode.h	/^  decode_gen_type gen;$/;"	m	struct:_decode_table
gen	sim/ppc/ld-decode.h	/^  decode_gen_type gen;$/;"	m	struct:_decode_table
gen_33	gdb/testsuite/gdb.base/sigall.c	/^gen_33 ()$/;"	f
gen_33	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_33 (void)$/;"	f
gen_34	gdb/testsuite/gdb.base/sigall.c	/^gen_34 ()$/;"	f
gen_34	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_34 (void)$/;"	f
gen_35	gdb/testsuite/gdb.base/sigall.c	/^gen_35 ()$/;"	f
gen_35	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_35 (void)$/;"	f
gen_36	gdb/testsuite/gdb.base/sigall.c	/^gen_36 ()$/;"	f
gen_36	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_36 (void)$/;"	f
gen_37	gdb/testsuite/gdb.base/sigall.c	/^gen_37 ()$/;"	f
gen_37	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_37 (void)$/;"	f
gen_38	gdb/testsuite/gdb.base/sigall.c	/^gen_38 ()$/;"	f
gen_38	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_38 (void)$/;"	f
gen_39	gdb/testsuite/gdb.base/sigall.c	/^gen_39 ()$/;"	f
gen_39	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_39 (void)$/;"	f
gen_40	gdb/testsuite/gdb.base/sigall.c	/^gen_40 ()$/;"	f
gen_40	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_40 (void)$/;"	f
gen_41	gdb/testsuite/gdb.base/sigall.c	/^gen_41 ()$/;"	f
gen_41	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_41 (void)$/;"	f
gen_42	gdb/testsuite/gdb.base/sigall.c	/^gen_42 ()$/;"	f
gen_42	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_42 (void)$/;"	f
gen_43	gdb/testsuite/gdb.base/sigall.c	/^gen_43 ()$/;"	f
gen_43	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_43 (void)$/;"	f
gen_44	gdb/testsuite/gdb.base/sigall.c	/^gen_44 ()$/;"	f
gen_44	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_44 (void)$/;"	f
gen_45	gdb/testsuite/gdb.base/sigall.c	/^gen_45 ()$/;"	f
gen_45	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_45 (void)$/;"	f
gen_46	gdb/testsuite/gdb.base/sigall.c	/^gen_46 ()$/;"	f
gen_46	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_46 (void)$/;"	f
gen_47	gdb/testsuite/gdb.base/sigall.c	/^gen_47 ()$/;"	f
gen_47	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_47 (void)$/;"	f
gen_48	gdb/testsuite/gdb.base/sigall.c	/^gen_48 ()$/;"	f
gen_48	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_48 (void)$/;"	f
gen_49	gdb/testsuite/gdb.base/sigall.c	/^gen_49 ()$/;"	f
gen_49	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_49 (void)$/;"	f
gen_50	gdb/testsuite/gdb.base/sigall.c	/^gen_50 ()$/;"	f
gen_50	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_50 (void)$/;"	f
gen_51	gdb/testsuite/gdb.base/sigall.c	/^gen_51 ()$/;"	f
gen_51	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_51 (void)$/;"	f
gen_52	gdb/testsuite/gdb.base/sigall.c	/^gen_52 ()$/;"	f
gen_52	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_52 (void)$/;"	f
gen_53	gdb/testsuite/gdb.base/sigall.c	/^gen_53 ()$/;"	f
gen_53	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_53 (void)$/;"	f
gen_54	gdb/testsuite/gdb.base/sigall.c	/^gen_54 ()$/;"	f
gen_54	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_54 (void)$/;"	f
gen_55	gdb/testsuite/gdb.base/sigall.c	/^gen_55 ()$/;"	f
gen_55	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_55 (void)$/;"	f
gen_56	gdb/testsuite/gdb.base/sigall.c	/^gen_56 ()$/;"	f
gen_56	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_56 (void)$/;"	f
gen_57	gdb/testsuite/gdb.base/sigall.c	/^gen_57 ()$/;"	f
gen_57	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_57 (void)$/;"	f
gen_58	gdb/testsuite/gdb.base/sigall.c	/^gen_58 ()$/;"	f
gen_58	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_58 (void)$/;"	f
gen_59	gdb/testsuite/gdb.base/sigall.c	/^gen_59 ()$/;"	f
gen_59	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_59 (void)$/;"	f
gen_60	gdb/testsuite/gdb.base/sigall.c	/^gen_60 ()$/;"	f
gen_60	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_60 (void)$/;"	f
gen_61	gdb/testsuite/gdb.base/sigall.c	/^gen_61 ()$/;"	f
gen_61	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_61 (void)$/;"	f
gen_62	gdb/testsuite/gdb.base/sigall.c	/^gen_62 ()$/;"	f
gen_62	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_62 (void)$/;"	f
gen_63	gdb/testsuite/gdb.base/sigall.c	/^gen_63 ()$/;"	f
gen_63	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_63 (void)$/;"	f
gen_ABRT	gdb/testsuite/gdb.base/sigall.c	/^gen_ABRT ()$/;"	f
gen_ABRT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_ABRT (void)$/;"	f
gen_ALRM	gdb/testsuite/gdb.base/sigall.c	/^gen_ALRM ()$/;"	f
gen_ALRM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_ALRM (void)$/;"	f
gen_BUS	gdb/testsuite/gdb.base/sigall.c	/^gen_BUS ()$/;"	f
gen_BUS	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_BUS (void)$/;"	f
gen_CHLD	gdb/testsuite/gdb.base/sigall.c	/^gen_CHLD ()$/;"	f
gen_CHLD	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_CHLD (void)$/;"	f
gen_CONT	gdb/testsuite/gdb.base/sigall.c	/^gen_CONT ()$/;"	f
gen_CONT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_CONT (void)$/;"	f
gen_DANGER	gdb/testsuite/gdb.base/sigall.c	/^gen_DANGER ()$/;"	f
gen_DANGER	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_DANGER (void)$/;"	f
gen_EMT	gdb/testsuite/gdb.base/sigall.c	/^gen_EMT ()$/;"	f
gen_EMT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_EMT (void)$/;"	f
gen_FPE	gdb/testsuite/gdb.base/sigall.c	/^gen_FPE ()$/;"	f
gen_FPE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_FPE (void)$/;"	f
gen_GRANT	gdb/testsuite/gdb.base/sigall.c	/^gen_GRANT ()$/;"	f
gen_GRANT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_GRANT (void)$/;"	f
gen_HUP	gdb/testsuite/gdb.base/sigall.c	/^gen_HUP ()$/;"	f
gen_HUP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_HUP (void)$/;"	f
gen_ILL	gdb/testsuite/gdb.base/sigall.c	/^gen_ILL ()$/;"	f
gen_ILL	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_ILL (void)$/;"	f
gen_IO	gdb/testsuite/gdb.base/sigall.c	/^gen_IO ()$/;"	f
gen_IO	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_IO (void)$/;"	f
gen_LOST	gdb/testsuite/gdb.base/sigall.c	/^gen_LOST ()$/;"	f
gen_LOST	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_LOST (void)$/;"	f
gen_LWP	gdb/testsuite/gdb.base/sigall.c	/^gen_LWP ()$/;"	f
gen_LWP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_LWP (void)$/;"	f
gen_MSG	gdb/testsuite/gdb.base/sigall.c	/^gen_MSG ()$/;"	f
gen_MSG	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_MSG (void)$/;"	f
gen_PHONE	gdb/testsuite/gdb.base/sigall.c	/^gen_PHONE ()$/;"	f
gen_PHONE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_PHONE (void)$/;"	f
gen_PIPE	gdb/testsuite/gdb.base/sigall.c	/^gen_PIPE ()$/;"	f
gen_PIPE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_PIPE (void)$/;"	f
gen_POLL	gdb/testsuite/gdb.base/sigall.c	/^gen_POLL ()$/;"	f
gen_POLL	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_POLL (void)$/;"	f
gen_PRIO	gdb/testsuite/gdb.base/sigall.c	/^gen_PRIO ()$/;"	f
gen_PRIO	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_PRIO (void)$/;"	f
gen_PROF	gdb/testsuite/gdb.base/sigall.c	/^gen_PROF ()$/;"	f
gen_PROF	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_PROF (void)$/;"	f
gen_PWR	gdb/testsuite/gdb.base/sigall.c	/^gen_PWR ()$/;"	f
gen_PWR	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_PWR (void)$/;"	f
gen_QUIT	gdb/testsuite/gdb.base/sigall.c	/^gen_QUIT ()$/;"	f
gen_QUIT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_QUIT (void)$/;"	f
gen_RETRACT	gdb/testsuite/gdb.base/sigall.c	/^gen_RETRACT ()$/;"	f
gen_RETRACT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_RETRACT (void)$/;"	f
gen_SAK	gdb/testsuite/gdb.base/sigall.c	/^gen_SAK ()$/;"	f
gen_SAK	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_SAK (void)$/;"	f
gen_SEGV	gdb/testsuite/gdb.base/sigall.c	/^gen_SEGV ()$/;"	f
gen_SEGV	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_SEGV (void)$/;"	f
gen_SOUND	gdb/testsuite/gdb.base/sigall.c	/^gen_SOUND ()$/;"	f
gen_SOUND	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_SOUND (void)$/;"	f
gen_SYS	gdb/testsuite/gdb.base/sigall.c	/^gen_SYS ()$/;"	f
gen_SYS	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_SYS (void)$/;"	f
gen_TERM	gdb/testsuite/gdb.base/sigall.c	/^gen_TERM ()$/;"	f
gen_TERM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_TERM (void)$/;"	f
gen_TSTP	gdb/testsuite/gdb.base/sigall.c	/^gen_TSTP ()$/;"	f
gen_TSTP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_TSTP (void)$/;"	f
gen_TTIN	gdb/testsuite/gdb.base/sigall.c	/^gen_TTIN ()$/;"	f
gen_TTIN	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_TTIN (void)$/;"	f
gen_TTOU	gdb/testsuite/gdb.base/sigall.c	/^gen_TTOU ()$/;"	f
gen_TTOU	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_TTOU (void)$/;"	f
gen_URG	gdb/testsuite/gdb.base/sigall.c	/^gen_URG ()$/;"	f
gen_URG	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_URG (void)$/;"	f
gen_USR1	gdb/testsuite/gdb.base/sigall.c	/^gen_USR1 ()$/;"	f
gen_USR1	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_USR1 (void)$/;"	f
gen_USR2	gdb/testsuite/gdb.base/sigall.c	/^gen_USR2 ()$/;"	f
gen_USR2	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_USR2 (void)$/;"	f
gen_VTALRM	gdb/testsuite/gdb.base/sigall.c	/^gen_VTALRM ()$/;"	f
gen_VTALRM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_VTALRM (void)$/;"	f
gen_WAITING	gdb/testsuite/gdb.base/sigall.c	/^gen_WAITING ()$/;"	f
gen_WAITING	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_WAITING (void)$/;"	f
gen_WINCH	gdb/testsuite/gdb.base/sigall.c	/^gen_WINCH ()$/;"	f
gen_WINCH	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_WINCH (void)$/;"	f
gen_WIND	gdb/testsuite/gdb.base/sigall.c	/^gen_WIND ()$/;"	f
gen_WIND	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_WIND (void)$/;"	f
gen_XCPU	gdb/testsuite/gdb.base/sigall.c	/^gen_XCPU ()$/;"	f
gen_XCPU	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_XCPU (void)$/;"	f
gen_XFSZ	gdb/testsuite/gdb.base/sigall.c	/^gen_XFSZ ()$/;"	f
gen_XFSZ	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^gen_XFSZ (void)$/;"	f
gen_address_of	gdb/ax-gdb.c	/^gen_address_of (struct axs_value *value)$/;"	f	file:
gen_aggregate_elt_ref	gdb/ax-gdb.c	/^gen_aggregate_elt_ref (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_atomic_xchg	gdb/gdbserver/linux-ppc-low.c	/^gen_atomic_xchg (uint32_t *buf, CORE_ADDR lock, int old_value, int r_new,$/;"	f	file:
gen_b_form	gdb/gdbserver/linux-ppc-low.c	/^gen_b_form (uint32_t *buf, int opcd, int bo, int bi, int bd,$/;"	f	file:
gen_binop	gdb/ax-gdb.c	/^gen_binop (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_bit	sim/testsuite/common/bits-gen.c	/^gen_bit (int bitsize,$/;"	f
gen_bitfield_ref	gdb/ax-gdb.c	/^gen_bitfield_ref (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_bitlen	zlib/trees.c	/^local void gen_bitlen(s, desc)$/;"	f
gen_call	gdb/gdbserver/linux-ppc-low.c	/^gen_call (uint32_t *buf, CORE_ADDR fn, int is_64, int is_opd)$/;"	f	file:
gen_cast	gdb/ax-gdb.c	/^gen_cast (struct agent_expr *ax, struct axs_value *value, struct type *type)$/;"	f	file:
gen_codes	zlib/trees.c	/^local void gen_codes (tree, max_code, bl_count)$/;"	f
gen_complement	gdb/ax-gdb.c	/^gen_complement (struct agent_expr *ax, struct axs_value *value)$/;"	f	file:
gen_completion_matches	readline/complete.c	/^gen_completion_matches (text, start, end, our_func, found_quote, quote_char)$/;"	f	file:
gen_conversion	gdb/ax-gdb.c	/^gen_conversion (struct agent_expr *ax, struct type *from, struct type *to)$/;"	f	file:
gen_cycle_table	sim/m68hc11/gencode.c	/^gen_cycle_table (FILE *fp, const char *name,$/;"	f
gen_d_form	gdb/gdbserver/linux-ppc-low.c	/^gen_d_form (uint32_t *buf, int opcd, int rst, int ra, int si)$/;"	f	file:
gen_delayed_branch	sim/igen/ld-insn.c	/^  gen_delayed_branch,$/;"	e	enum:__anon592	file:
gen_deref	gdb/ax-gdb.c	/^gen_deref (struct axs_value *value)$/;"	f	file:
gen_dis_table	opcodes/ia64-gen.c	/^gen_dis_table (struct bittree *ent)$/;"	f	file:
gen_ds_form	gdb/gdbserver/linux-ppc-low.c	/^gen_ds_form (uint32_t *buf, int opcd, int rst, int ra, int ds, int xo)$/;"	f	file:
gen_engine_c	sim/igen/gen-engine.c	/^gen_engine_c (lf *file,$/;"	f
gen_engine_h	sim/igen/gen-engine.c	/^gen_engine_h (lf *file,$/;"	f
gen_entry	sim/igen/gen.h	/^typedef struct _gen_entry gen_entry;$/;"	t	typeref:struct:_gen_entry
gen_entry_depth	sim/igen/gen.c	/^gen_entry_depth (gen_entry *table)$/;"	f
gen_entry_expand_insns	sim/igen/gen.c	/^gen_entry_expand_insns (gen_entry *table)$/;"	f	file:
gen_entry_expand_opcode	sim/igen/gen.c	/^gen_entry_expand_opcode (gen_entry *table,$/;"	f	file:
gen_entry_find_opcode_field	sim/igen/gen.c	/^gen_entry_find_opcode_field (insn_list *insns,$/;"	f	file:
gen_entry_handler	sim/igen/gen.h	/^typedef void gen_entry_handler$/;"	t
gen_entry_insert_expanding	sim/igen/gen.c	/^gen_entry_insert_expanding (gen_entry *table, insn_entry * instruction)$/;"	f	file:
gen_entry_insert_insn	sim/igen/gen.c	/^gen_entry_insert_insn (gen_entry *table,$/;"	f	file:
gen_entry_traverse_tree	sim/igen/gen.c	/^gen_entry_traverse_tree (lf *file,$/;"	f
gen_enum	sim/testsuite/common/bits-gen.c	/^gen_enum (const char *macro,$/;"	f
gen_equal	gdb/ax-gdb.c	/^gen_equal (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_eval_for_expr	gdb/ax-gdb.c	/^gen_eval_for_expr (CORE_ADDR scope, struct expression *expr)$/;"	f
gen_expr	gdb/ax-gdb.c	/^gen_expr (struct expression *exp, union exp_element **pc,$/;"	f
gen_expr_binop_rest	gdb/ax-gdb.c	/^gen_expr_binop_rest (struct expression *exp,$/;"	f	file:
gen_expr_for_cast	gdb/ax-gdb.c	/^gen_expr_for_cast (struct expression *exp, union exp_element **pc,$/;"	f	file:
gen_extend	gdb/ax-gdb.c	/^gen_extend (struct agent_expr *ax, struct type *type)$/;"	f	file:
gen_fetch	gdb/ax-gdb.c	/^gen_fetch (struct agent_expr *ax, struct type *type)$/;"	f	file:
gen_fetch_operands	sim/m68hc11/gencode.c	/^gen_fetch_operands (FILE *fp, int col,$/;"	f
gen_frame_args_address	gdb/ax-gdb.c	/^gen_frame_args_address (struct agent_expr *ax)$/;"	f	file:
gen_frame_locals_address	gdb/ax-gdb.c	/^gen_frame_locals_address (struct agent_expr *ax)$/;"	f	file:
gen_function_close	sim/m68hc11/gencode.c	/^gen_function_close (FILE *fp)$/;"	f
gen_function_entry	sim/m68hc11/gencode.c	/^gen_function_entry (FILE *fp, const char *name, int locals)$/;"	f
gen_help	sim/erc32/help.c	/^gen_help()$/;"	f
gen_i_form	gdb/gdbserver/linux-ppc-low.c	/^gen_i_form (uint32_t *buf, int opcd, int li, int aa, int lk)$/;"	f	file:
gen_icache_c	sim/igen/igen.c	/^gen_icache_c (lf *file,$/;"	f	file:
gen_icache_c	sim/ppc/igen.c	/^gen_icache_c(insn_table *table,$/;"	f	file:
gen_icache_h	sim/igen/igen.c	/^gen_icache_h (lf *file,$/;"	f	file:
gen_icache_h	sim/ppc/igen.c	/^gen_icache_h(insn_table *table,$/;"	f	file:
gen_idecode_c	sim/igen/igen.c	/^gen_idecode_c (lf *file,$/;"	f	file:
gen_idecode_c	sim/ppc/gen-idecode.c	/^gen_idecode_c(lf *file,$/;"	f
gen_idecode_h	sim/igen/igen.c	/^gen_idecode_h (lf *file,$/;"	f	file:
gen_idecode_h	sim/ppc/gen-idecode.c	/^gen_idecode_h(lf *file,$/;"	f
gen_info_probes_table_header	gdb/dtrace-probe.c	/^dtrace_static_probe_ops::gen_info_probes_table_header () const$/;"	f	class:dtrace_static_probe_ops
gen_info_probes_table_header	gdb/probe.c	/^any_static_probe_ops::gen_info_probes_table_header () const$/;"	f	class:any_static_probe_ops
gen_info_probes_table_header	gdb/stap-probe.c	/^stap_static_probe_ops::gen_info_probes_table_header () const$/;"	f	class:stap_static_probe_ops
gen_info_probes_table_values	gdb/dtrace-probe.c	/^dtrace_probe::gen_info_probes_table_values () const$/;"	f	class:std::dtrace_probe
gen_info_probes_table_values	gdb/probe.h	/^  virtual std::vector<const char *> gen_info_probes_table_values () const$/;"	f	class:probe
gen_info_probes_table_values	gdb/stap-probe.c	/^stap_probe::gen_info_probes_table_values () const$/;"	f	class:std::stap_probe
gen_int_literal	gdb/ax-gdb.c	/^gen_int_literal (struct agent_expr *ax, struct axs_value *value, LONGEST k,$/;"	f	file:
gen_integral_promotions	gdb/ax-gdb.c	/^gen_integral_promotions (struct agent_expr *ax, struct axs_value *value)$/;"	f	file:
gen_interp	sim/m68hc11/gencode.c	/^gen_interp (FILE *fp, int col, const struct m6811_opcode_def *opcode)$/;"	f
gen_interpreter	sim/m68hc11/gencode.c	/^gen_interpreter (FILE *fp)$/;"	f
gen_interpreter_for_table	sim/m68hc11/gencode.c	/^gen_interpreter_for_table (FILE *fp, int col,$/;"	f
gen_itable_c	sim/igen/gen-itable.c	/^gen_itable_c (lf *file, insn_table *isa)$/;"	f
gen_itable_c	sim/ppc/gen-itable.c	/^gen_itable_c(insn_table *table, lf *file)$/;"	f
gen_itable_h	sim/igen/gen-itable.c	/^gen_itable_h (lf *file, insn_table *isa)$/;"	f
gen_itable_h	sim/ppc/gen-itable.c	/^gen_itable_h(insn_table *table, lf *file)$/;"	f
gen_left_shift	gdb/ax-gdb.c	/^gen_left_shift (struct agent_expr *ax, int distance)$/;"	f	file:
gen_less	gdb/ax-gdb.c	/^gen_less (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_limm	gdb/gdbserver/linux-ppc-low.c	/^gen_limm (uint32_t *buf, int reg, uint64_t imm, int is_64)$/;"	f	file:
gen_list	sim/igen/gen.h	/^typedef struct _gen_list gen_list;$/;"	t	typeref:struct:_gen_list
gen_logical_not	gdb/ax-gdb.c	/^gen_logical_not (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_mask	opcodes/aarch64-opc.h	/^gen_mask (int width)$/;"	f
gen_mask	sim/testsuite/common/bits-gen.c	/^gen_mask (int bitsize,$/;"	f
gen_maybe_namespace_elt	gdb/ax-gdb.c	/^gen_maybe_namespace_elt (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_md_form	gdb/gdbserver/linux-ppc-low.c	/^gen_md_form (uint32_t *buf, int opcd, int rs, int ra, int sh, int mb,$/;"	f	file:
gen_model_c	sim/igen/gen-model.c	/^gen_model_c (lf *file, insn_table *table)$/;"	f
gen_model_c	sim/ppc/gen-model.c	/^gen_model_c(insn_table *table, lf *file)$/;"	f
gen_model_h	sim/igen/gen-model.c	/^gen_model_h (lf *file, insn_table *table)$/;"	f
gen_model_h	sim/ppc/gen-model.c	/^gen_model_h(insn_table *table, lf *file)$/;"	f
gen_movsd	gdb/testsuite/gdb.opt/clobbered-registers-O2.c	/^gen_movsd (unsigned * operand0, unsigned * operand1)$/;"	f
gen_msym_var_ref	gdb/ax-gdb.c	/^gen_msym_var_ref (agent_expr *ax, axs_value *value,$/;"	f	file:
gen_mul	sim/avr/interp.c	/^gen_mul (SIM_CPU *cpu, unsigned int res)$/;"	f	file:
gen_namespace_elt	gdb/ax-gdb.c	/^gen_namespace_elt (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_offset	gdb/ax-gdb.c	/^gen_offset (struct agent_expr *ax, int offset)$/;"	f	file:
gen_primitive_field	gdb/ax-gdb.c	/^gen_primitive_field (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_printf	gdb/ax-gdb.c	/^gen_printf (CORE_ADDR scope, struct gdbarch *gdbarch,$/;"	f
gen_ptradd	gdb/ax-gdb.c	/^gen_ptradd (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_ptrdiff	gdb/ax-gdb.c	/^gen_ptrdiff (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_ptrsub	gdb/ax-gdb.c	/^gen_ptrsub (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_repeat	gdb/ax-gdb.c	/^gen_repeat (struct expression *exp, union exp_element **pc,$/;"	f	file:
gen_ret_current_ui_field_ptr	gdb/top.c	96;"	d	file:
gen_return_address	gdb/gdbarch.c	/^  gdbarch_gen_return_address_ftype *gen_return_address;$/;"	m	struct:gdbarch	file:
gen_run_c	sim/igen/igen.c	/^gen_run_c (lf *file, gen_table *gen)$/;"	f	file:
gen_save_result	sim/m68hc11/gencode.c	/^gen_save_result (FILE *fp, int col,$/;"	f
gen_scale	gdb/ax-gdb.c	/^gen_scale (struct agent_expr *ax, enum agent_op op, struct type *type)$/;"	f	file:
gen_semantics_c	sim/igen/igen.c	/^gen_semantics_c (lf *file, insn_list *semantics, cache_entry *cache_rules)$/;"	f	file:
gen_semantics_c	sim/ppc/igen.c	/^gen_semantics_c(insn_table *table,$/;"	f	file:
gen_semantics_h	sim/igen/igen.c	/^gen_semantics_h (lf *file, insn_list *semantics, int max_nr_words)$/;"	f	file:
gen_semantics_h	sim/ppc/igen.c	/^gen_semantics_h(insn_table *table,$/;"	f	file:
gen_sign_extend	gdb/ax-gdb.c	/^gen_sign_extend (struct agent_expr *ax, struct type *type)$/;"	f	file:
gen_signal	gdb/testsuite/gdb.base/call-signals.c	/^gen_signal ()$/;"	f
gen_signal	gdb/testsuite/gdb.base/unwindonsignal.c	/^gen_signal ()$/;"	f
gen_sizeof	gdb/ax-gdb.c	/^gen_sizeof (struct expression *exp, union exp_element **pc,$/;"	f	file:
gen_spreg_c	sim/ppc/dgen.c	/^gen_spreg_c(spreg_table *table, lf *file)$/;"	f	file:
gen_spreg_h	sim/ppc/dgen.c	/^gen_spreg_h(spreg_table *table, lf *file)$/;"	f	file:
gen_static_field	gdb/ax-gdb.c	/^gen_static_field (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_struct	sim/testsuite/common/bits-gen.c	/^gen_struct (void)$/;"	f
gen_struct_elt_for_reference	gdb/ax-gdb.c	/^gen_struct_elt_for_reference (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_struct_ref	gdb/ax-gdb.c	/^gen_struct_ref (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_struct_ref_recursive	gdb/ax-gdb.c	/^gen_struct_ref_recursive (struct agent_expr *ax, struct axs_value *value,$/;"	f	file:
gen_sub_field	opcodes/aarch64-opc.h	/^gen_sub_field (enum aarch64_field_kind kind, int lsb_rel, int width, aarch64_field *ret)$/;"	f
gen_support_c	sim/igen/gen-support.c	/^gen_support_c (lf *file, insn_table *table)$/;"	f
gen_support_c	sim/ppc/gen-support.c	/^gen_support_c(insn_table *table,$/;"	f
gen_support_h	sim/igen/gen-support.c	/^gen_support_h (lf *file, insn_table *table)$/;"	f
gen_support_h	sim/ppc/gen-support.c	/^gen_support_h(insn_table *table,$/;"	f
gen_sym_offset	gdb/ax-gdb.c	/^gen_sym_offset (struct agent_expr *ax, struct symbol *var)$/;"	f	file:
gen_table	sim/igen/gen.h	/^typedef struct _gen_table gen_table;$/;"	t	typeref:struct:_gen_table
gen_tables_expand_insns	sim/igen/gen.c	/^gen_tables_expand_insns (gen_table *gen)$/;"	f
gen_tables_expand_semantics	sim/igen/gen.c	/^gen_tables_expand_semantics (gen_table *gen)$/;"	f
gen_targ_map_c	sim/common/gentmap.c	/^gen_targ_map_c (void)$/;"	f	file:
gen_targ_vals_h	sim/common/gentmap.c	/^gen_targ_vals_h (void)$/;"	f	file:
gen_trace_for_expr	gdb/ax-gdb.c	/^gen_trace_for_expr (CORE_ADDR scope, struct expression *expr,$/;"	f
gen_trace_for_return_address	gdb/ax-gdb.c	/^gen_trace_for_return_address (CORE_ADDR scope, struct gdbarch *gdbarch,$/;"	f
gen_trace_for_var	gdb/ax-gdb.c	/^gen_trace_for_var (CORE_ADDR scope, struct gdbarch *gdbarch,$/;"	f
gen_trace_static_fields	gdb/ax-gdb.c	/^gen_trace_static_fields (struct agent_expr *ax,$/;"	f	file:
gen_traced_pop	gdb/ax-gdb.c	/^gen_traced_pop (struct agent_expr *ax, struct axs_value *value)$/;"	f	file:
gen_trees_header	zlib/trees.c	/^void gen_trees_header()$/;"	f
gen_usual_arithmetic	gdb/ax-gdb.c	/^gen_usual_arithmetic (struct agent_expr *ax, struct axs_value *value1,$/;"	f	file:
gen_usual_unary	gdb/ax-gdb.c	/^gen_usual_unary (struct agent_expr *ax, struct axs_value *value)$/;"	f	file:
gen_var_ref	gdb/ax-gdb.c	/^gen_var_ref (struct agent_expr *ax, struct axs_value *value, struct symbol *var)$/;"	f	file:
gen_x_form	gdb/gdbserver/linux-ppc-low.c	/^gen_x_form (uint32_t *buf, int opcd, int rst, int ra, int rb, int xo, int rc)$/;"	f	file:
gen_xfx_form	gdb/gdbserver/linux-ppc-low.c	/^gen_xfx_form (uint32_t *buf, int opcd, int rst, int ri, int xo)$/;"	f	file:
gendefines	sim/sh/gencode.c	/^gendefines (void)$/;"	f	file:
general_group	gdb/reggroups.c	/^static struct reggroup general_group = { "general", USER_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
general_p	gdb/m32c-tdep.c	/^  unsigned int general_p : 1;$/;"	m	struct:m32c_reg	file:
general_reggroup	gdb/reggroups.c	/^struct reggroup *const general_reggroup = &general_group;$/;"	v
general_symbol_info	gdb/symtab.h	/^struct general_symbol_info$/;"	s
general_thread	gdb/gdbserver/server.h	/^  ptid_t general_thread;$/;"	m	struct:client_state
generate	gdb/testsuite/gdb.go/chan.go	/^func generate() chan int {$/;"	f
generate_access_exception	sim/rx/rx.c	/^generate_access_exception (void)$/;"	f
generate_c_for_for_one_variable	gdb/compile/compile-c-symbols.c	/^generate_c_for_for_one_variable (struct compile_c_instance *compiler,$/;"	f	file:
generate_c_for_variable_locations	gdb/compile/compile-c-symbols.c	/^generate_c_for_variable_locations (struct compile_c_instance *compiler,$/;"	f
generate_c_location	gdb/symtab.h	/^  void (*generate_c_location) (struct symbol *symbol, string_file &stream,$/;"	m	struct:symbol_computed_ops
generate_calls	sim/igen/igen.h	/^  generate_calls,$/;"	e	enum:__anon585
generate_calls	sim/ppc/igen.h	/^  generate_calls = 0x100,$/;"	e	enum:__anon953
generate_calls_with_direct_access	sim/ppc/igen.h	/^  generate_calls_with_direct_access$/;"	e	enum:__anon953
generate_calls_with_direct_access_icache	sim/ppc/igen.h	/^  generate_calls_with_direct_access_icache$/;"	e	enum:__anon953
generate_calls_with_direct_access_semantic_icache	sim/ppc/igen.h	/^  generate_calls_with_direct_access_semantic_icache$/;"	e	enum:__anon953
generate_calls_with_icache	sim/ppc/igen.h	/^  generate_calls_with_icache$/;"	e	enum:__anon953
generate_calls_with_semantic_icache	sim/ppc/igen.h	/^  generate_calls_with_semantic_icache$/;"	e	enum:__anon953
generate_disassembler	opcodes/ia64-gen.c	/^generate_disassembler (void)$/;"	f	file:
generate_exception	sim/rx/rx.c	/^generate_exception (unsigned long type, SI opcode_pc)$/;"	f	file:
generate_expanded_instructions	sim/ppc/igen.c	/^int generate_expanded_instructions;$/;"	v
generate_expanded_instructions	sim/ppc/ld-insn.c	/^int generate_expanded_instructions;$/;"	v
generate_jumps	sim/igen/igen.h	/^  generate_jumps,$/;"	e	enum:__anon585
generate_jumps	sim/ppc/igen.h	/^  generate_jumps = 0x200,$/;"	e	enum:__anon953
generate_jumps_with_direct_access	sim/ppc/igen.h	/^  generate_jumps_with_direct_access$/;"	e	enum:__anon953
generate_jumps_with_direct_access_icache	sim/ppc/igen.h	/^  generate_jumps_with_direct_access_icache$/;"	e	enum:__anon953
generate_jumps_with_direct_access_semantic_icache	sim/ppc/igen.h	/^  generate_jumps_with_direct_access_semantic_icache$/;"	e	enum:__anon953
generate_jumps_with_icache	sim/ppc/igen.h	/^  generate_jumps_with_icache$/;"	e	enum:__anon953
generate_jumps_with_semantic_icache	sim/ppc/igen.h	/^  generate_jumps_with_semantic_icache$/;"	e	enum:__anon953
generate_register_struct	gdb/compile/compile-c-support.c	/^generate_register_struct (struct ui_file *stream, struct gdbarch *gdbarch,$/;"	f	file:
generate_smp	sim/ppc/igen.c	/^int generate_smp;$/;"	v
generate_vla_size	gdb/compile/compile-c-symbols.c	/^generate_vla_size (struct compile_c_instance *compiler,$/;"	f	file:
generate_with_direct_access	sim/ppc/igen.h	/^  generate_with_direct_access = 0x1,$/;"	e	enum:__anon952
generate_with_icache	sim/ppc/igen.h	/^  generate_with_icache = 0x2,$/;"	e	enum:__anon952
generate_with_insn_in_icache	sim/ppc/igen.h	/^  generate_with_insn_in_icache = 0x8,$/;"	e	enum:__anon952
generate_with_semantic_icache	sim/ppc/igen.h	/^  generate_with_semantic_icache = 0x4,$/;"	e	enum:__anon952
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_contained_labels_table_entry	typeref:struct:bfd_sym_contained_labels_table_entry::__anon1074
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_contained_modules_table_entry	typeref:struct:bfd_sym_contained_modules_table_entry::__anon1062
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_contained_statements_table_entry	typeref:struct:bfd_sym_contained_statements_table_entry::__anon1071
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_contained_types_table_entry	typeref:struct:bfd_sym_contained_types_table_entry::__anon1077
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_contained_variables_table_entry	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1064
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_file_references_index_table_entry	typeref:struct:bfd_sym_file_references_index_table_entry::__anon1080
generic	bfd/xsym.h	/^  generic;$/;"	m	union:bfd_sym_file_references_table_entry	typeref:struct:bfd_sym_file_references_table_entry::__anon1059
generic	gdb/tui/tui-data.h	/^  struct tui_gen_win_info generic;	\/* General window information.  *\/$/;"	m	struct:tui_win_info	typeref:struct:tui_win_info::tui_gen_win_info
genericAdd	sim/mn10300/op_utils.c	/^genericAdd(unsigned32 source, unsigned32 destReg)$/;"	f
genericBtst	sim/mn10300/op_utils.c	/^genericBtst(unsigned32 leftOpnd, unsigned32 rightOpnd)$/;"	f
genericCmp	sim/mn10300/op_utils.c	/^genericCmp(unsigned32 leftOpnd, unsigned32 rightOpnd)$/;"	f
genericOr	sim/mn10300/op_utils.c	/^genericOr(unsigned32 source, unsigned32 destReg)$/;"	f
genericSub	sim/mn10300/op_utils.c	/^genericSub(unsigned32 source, unsigned32 destReg)$/;"	f
genericXor	sim/mn10300/op_utils.c	/^genericXor(unsigned32 source, unsigned32 destReg)$/;"	f
generic_add_output_symbol	bfd/linker.c	/^generic_add_output_symbol (bfd *output_bfd, size_t *psymalloc, asymbol *sym)$/;"	f	file:
generic_convert_register_p	gdb/arch-utils.c	/^generic_convert_register_p (struct gdbarch *gdbarch, int regnum,$/;"	f
generic_core_file_matches_executable_p	bfd/corefile.c	/^generic_core_file_matches_executable_p (bfd *core_bfd, bfd *exec_bfd)$/;"	f
generic_device_address_to_attach_address	sim/ppc/device_table.c	/^generic_device_address_to_attach_address(device *me,$/;"	f
generic_device_init_address	sim/ppc/device_table.c	/^generic_device_init_address(device *me)$/;"	f
generic_device_size_to_attach_size	sim/ppc/device_table.c	/^generic_device_size_to_attach_size(device *me,$/;"	f
generic_device_unit_decode	sim/ppc/device_table.c	/^generic_device_unit_decode(device *bus,$/;"	f
generic_device_unit_encode	sim/ppc/device_table.c	/^generic_device_unit_encode(device *bus,$/;"	f
generic_elf_osabi_sniff_abi_tag_sections	gdb/osabi.c	/^generic_elf_osabi_sniff_abi_tag_sections (bfd *abfd, asection *sect, void *obj)$/;"	f
generic_elf_osabi_sniffer	gdb/osabi.c	/^generic_elf_osabi_sniffer (bfd *abfd)$/;"	f	file:
generic_emit_char	gdb/valprint.c	/^generic_emit_char (int c, struct type *type, struct ui_file *stream,$/;"	f
generic_ext	gdb/ax-general.c	/^generic_ext (struct agent_expr *x, enum agent_op op, int n)$/;"	f	file:
generic_hw_unit_address_to_attach_address	sim/common/hw-base.c	/^generic_hw_unit_address_to_attach_address (struct hw *me,$/;"	f	file:
generic_hw_unit_decode	sim/common/hw-base.c	/^generic_hw_unit_decode (struct hw *bus,$/;"	f	file:
generic_hw_unit_encode	sim/common/hw-base.c	/^generic_hw_unit_encode (struct hw *bus,$/;"	f	file:
generic_hw_unit_size_to_attach_size	sim/common/hw-base.c	/^generic_hw_unit_size_to_attach_size (struct hw *me,$/;"	f	file:
generic_in_solib_return_trampoline	gdb/arch-utils.c	/^generic_in_solib_return_trampoline (struct gdbarch *gdbarch,$/;"	f
generic_instruction_nullified	gdb/arch-utils.c	/^generic_instruction_nullified (struct gdbarch *gdbarch,$/;"	f
generic_link_add_object_symbols	bfd/linker.c	/^generic_link_add_object_symbols (bfd *abfd,$/;"	f	file:
generic_link_add_symbol_list	bfd/linker.c	/^generic_link_add_symbol_list (bfd *abfd,$/;"	f	file:
generic_link_check_archive_element	bfd/linker.c	/^generic_link_check_archive_element (bfd *abfd,$/;"	f	file:
generic_link_hash_entry	bfd/genlink.h	/^struct generic_link_hash_entry$/;"	s
generic_link_hash_table	bfd/genlink.h	/^struct generic_link_hash_table$/;"	s
generic_load	gdb/symfile.c	/^generic_load (const char *args, int from_tty)$/;"	f
generic_mourn_inferior	gdb/target.c	/^generic_mourn_inferior (void)$/;"	f
generic_print_address	opcodes/dis-buf.c	/^generic_print_address (bfd_vma addr, struct disassemble_info *info)$/;"	f
generic_printstr	gdb/valprint.c	/^generic_printstr (struct ui_file *stream, struct type *type, $/;"	f
generic_readchar	gdb/ser-base.c	/^generic_readchar (struct serial *scb, int timeout,$/;"	f
generic_skip_solib_resolver	gdb/arch-utils.c	/^generic_skip_solib_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
generic_skip_trampoline_code	gdb/arch-utils.c	/^generic_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f
generic_stack_frame_destroyed_p	gdb/arch-utils.c	/^generic_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
generic_symbol_at_address	opcodes/dis-buf.c	/^generic_symbol_at_address (bfd_vma addr ATTRIBUTE_UNUSED,$/;"	f
generic_symbol_is_valid	opcodes/dis-buf.c	/^generic_symbol_is_valid (asymbol * sym ATTRIBUTE_UNUSED,$/;"	f
generic_tls_error	gdb/target.c	/^generic_tls_error (void)$/;"	f	file:
generic_val_print	gdb/valprint.c	/^generic_val_print (struct type *type,$/;"	f
generic_val_print_array	gdb/valprint.c	/^generic_val_print_array (struct type *type,$/;"	f	file:
generic_val_print_bool	gdb/valprint.c	/^generic_val_print_bool (struct type *type,$/;"	f	file:
generic_val_print_char	gdb/valprint.c	/^generic_val_print_char (struct type *type, struct type *unresolved_type,$/;"	f	file:
generic_val_print_complex	gdb/valprint.c	/^generic_val_print_complex (struct type *type,$/;"	f	file:
generic_val_print_decorations	gdb/valprint.h	/^struct generic_val_print_decorations$/;"	s
generic_val_print_enum	gdb/valprint.c	/^generic_val_print_enum (struct type *type,$/;"	f	file:
generic_val_print_enum_1	gdb/valprint.c	/^generic_val_print_enum_1 (struct type *type, LONGEST val,$/;"	f	file:
generic_val_print_flags	gdb/valprint.c	/^generic_val_print_flags (struct type *type,$/;"	f	file:
generic_val_print_float	gdb/valprint.c	/^generic_val_print_float (struct type *type,$/;"	f	file:
generic_val_print_func	gdb/valprint.c	/^generic_val_print_func (struct type *type,$/;"	f	file:
generic_val_print_int	gdb/valprint.c	/^generic_val_print_int (struct type *type,$/;"	f	file:
generic_val_print_memberptr	gdb/valprint.c	/^generic_val_print_memberptr (struct type *type,$/;"	f	file:
generic_val_print_ptr	gdb/valprint.c	/^generic_val_print_ptr (struct type *type,$/;"	f	file:
generic_val_print_ref	gdb/valprint.c	/^generic_val_print_ref (struct type *type,$/;"	f	file:
generic_write_global_symbol_info	bfd/genlink.h	/^struct generic_write_global_symbol_info$/;"	s
gengastab	sim/sh/gencode.c	/^gengastab (void)$/;"	f	file:
gensim	sim/sh/gencode.c	/^gensim (void)$/;"	f	file:
gensim_caselist	sim/sh/gencode.c	/^gensim_caselist (op *p)$/;"	f	file:
gensym	etc/texi2pod.pl	/^    sub gensym$/;"	s
geometry	sim/ppc/hw_ide.c	/^  ide_geometry geometry;$/;"	m	struct:_ide_drive	file:
gesf	sim/common/cgen-accfp.c	/^gesf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
gesf	sim/common/cgen-fpu.h	/^  int (*gesf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
get	gdb/common/gdb_ref_ptr.h	/^  T *get () const$/;"	f	class:gdb::ref_ptr
get	gdb/gdbserver/server.c	/^  char *get ()$/;"	f	struct:__anon1855
get	gdb/testsuite/gdb.cp/class2.cc	/^  virtual int get () { return 42; }$/;"	f	class:__anon1912
get	gdb/testsuite/gdb.cp/templates.cc	/^T7::get()$/;"	f	class:T7
get	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^static_assert( get() == get() );$/;"	v
get	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^string_view get()$/;"	f
get	gdb/utils.h	/^  char **get ()$/;"	f	class:gdb_argv
get	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
get-type-for-printing	gdb/testsuite/gdb.guile/scm-frame-args.scm	/^(define (get-type-for-printing val)$/;"	f
get-type-for-printing	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (get-type-for-printing val)$/;"	f
get-type-for-printing	gdb/testsuite/gdb.guile/scm-section-script.scm	/^(define (get-type-for-printing val)$/;"	f
get16	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^static_assert( get16() == get16() );$/;"	v
get16	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^u16string_view get16()$/;"	f
get16	opcodes/i386-dis.c	/^get16 (void)$/;"	f	file:
get32	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^static_assert( get32() == get32() );$/;"	v
get32	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^u32string_view get32()$/;"	f
get32	opcodes/i386-dis.c	/^get32 (void)$/;"	f	file:
get32s	opcodes/i386-dis.c	/^get32s (void)$/;"	f	file:
get64	opcodes/i386-dis.c	/^get64 (void)$/;"	f	file:
getDPD3q	libdecnumber/decBasic.c	3141;"	d	file:
getDPDb	libdecnumber/decCommon.c	610;"	d	file:
getDPDt	libdecnumber/decCommon.c	520;"	d	file:
getDebugChar	gdb/stubs/sh-stub.c	/^getDebugChar (void)$/;"	f
getDebugCharReady	gdb/stubs/sh-stub.c	/^getDebugCharReady (void)$/;"	f
getFileCrc	zlib/contrib/minizip/minizip.c	/^int getFileCrc(const char* filenameinzip,void*buf,unsigned long size_buf,unsigned long* result_crc)$/;"	f
getFunky	gdb/testsuite/gdb.cp/method.cc	/^void funk::getFunky(int a, int b)$/;"	f	class:funk
getOptions	readline/doc/texi2html	/^sub getOptions$/;"	s
get_64bit_int_reg_name	opcodes/aarch64-opc.c	/^get_64bit_int_reg_name (int regno, int sp_reg_p)$/;"	f	file:
get_A	sim/avr/interp.c	/^static inline byte get_A (word op)$/;"	f	file:
get_BFEnd_X0	include/opcode/tilegx.h	/^get_BFEnd_X0(tilegx_bundle_bits num)$/;"	f
get_BFOpcodeExtension_X0	include/opcode/tilegx.h	/^get_BFOpcodeExtension_X0(tilegx_bundle_bits num)$/;"	f
get_BFStart_X0	include/opcode/tilegx.h	/^get_BFStart_X0(tilegx_bundle_bits num)$/;"	f
get_BrOff_SN	include/opcode/tilepro.h	/^get_BrOff_SN(tilepro_bundle_bits num)$/;"	f
get_BrOff_X1	include/opcode/tilegx.h	/^get_BrOff_X1(tilegx_bundle_bits n)$/;"	f
get_BrOff_X1	include/opcode/tilepro.h	/^get_BrOff_X1(tilepro_bundle_bits n)$/;"	f
get_BrType_X1	include/opcode/tilegx.h	/^get_BrType_X1(tilegx_bundle_bits n)$/;"	f
get_BrType_X1	include/opcode/tilepro.h	/^get_BrType_X1(tilepro_bundle_bits n)$/;"	f
get_DW_AT_signature_type	gdb/dwarf2read.c	/^get_DW_AT_signature_type (struct die_info *die, const struct attribute *attr,$/;"	f	file:
get_DW_EH_PE_signed	bfd/elf-eh-frame.c	163;"	d	file:
get_DW_EH_PE_width	bfd/elf-eh-frame.c	/^int get_DW_EH_PE_width (int encoding, int ptr_size)$/;"	f	file:
get_Dest_Imm8_X1	include/opcode/tilegx.h	/^get_Dest_Imm8_X1(tilegx_bundle_bits n)$/;"	f
get_Dest_Imm8_X1	include/opcode/tilepro.h	/^get_Dest_Imm8_X1(tilepro_bundle_bits n)$/;"	f
get_Dest_SN	include/opcode/tilepro.h	/^get_Dest_SN(tilepro_bundle_bits num)$/;"	f
get_Dest_X0	include/opcode/tilegx.h	/^get_Dest_X0(tilegx_bundle_bits num)$/;"	f
get_Dest_X0	include/opcode/tilepro.h	/^get_Dest_X0(tilepro_bundle_bits num)$/;"	f
get_Dest_X1	include/opcode/tilegx.h	/^get_Dest_X1(tilegx_bundle_bits n)$/;"	f
get_Dest_X1	include/opcode/tilepro.h	/^get_Dest_X1(tilepro_bundle_bits n)$/;"	f
get_Dest_Y0	include/opcode/tilegx.h	/^get_Dest_Y0(tilegx_bundle_bits num)$/;"	f
get_Dest_Y0	include/opcode/tilepro.h	/^get_Dest_Y0(tilepro_bundle_bits num)$/;"	f
get_Dest_Y1	include/opcode/tilegx.h	/^get_Dest_Y1(tilegx_bundle_bits n)$/;"	f
get_Dest_Y1	include/opcode/tilepro.h	/^get_Dest_Y1(tilepro_bundle_bits n)$/;"	f
get_Imm16_X0	include/opcode/tilegx.h	/^get_Imm16_X0(tilegx_bundle_bits num)$/;"	f
get_Imm16_X0	include/opcode/tilepro.h	/^get_Imm16_X0(tilepro_bundle_bits num)$/;"	f
get_Imm16_X1	include/opcode/tilegx.h	/^get_Imm16_X1(tilegx_bundle_bits n)$/;"	f
get_Imm16_X1	include/opcode/tilepro.h	/^get_Imm16_X1(tilepro_bundle_bits n)$/;"	f
get_Imm8OpcodeExtension_X0	include/opcode/tilegx.h	/^get_Imm8OpcodeExtension_X0(tilegx_bundle_bits num)$/;"	f
get_Imm8OpcodeExtension_X1	include/opcode/tilegx.h	/^get_Imm8OpcodeExtension_X1(tilegx_bundle_bits n)$/;"	f
get_Imm8_SN	include/opcode/tilepro.h	/^get_Imm8_SN(tilepro_bundle_bits num)$/;"	f
get_Imm8_X0	include/opcode/tilegx.h	/^get_Imm8_X0(tilegx_bundle_bits num)$/;"	f
get_Imm8_X0	include/opcode/tilepro.h	/^get_Imm8_X0(tilepro_bundle_bits num)$/;"	f
get_Imm8_X1	include/opcode/tilegx.h	/^get_Imm8_X1(tilegx_bundle_bits n)$/;"	f
get_Imm8_X1	include/opcode/tilepro.h	/^get_Imm8_X1(tilepro_bundle_bits n)$/;"	f
get_Imm8_Y0	include/opcode/tilegx.h	/^get_Imm8_Y0(tilegx_bundle_bits num)$/;"	f
get_Imm8_Y0	include/opcode/tilepro.h	/^get_Imm8_Y0(tilepro_bundle_bits num)$/;"	f
get_Imm8_Y1	include/opcode/tilegx.h	/^get_Imm8_Y1(tilegx_bundle_bits n)$/;"	f
get_Imm8_Y1	include/opcode/tilepro.h	/^get_Imm8_Y1(tilepro_bundle_bits n)$/;"	f
get_ImmOpcodeExtension_X0	include/opcode/tilepro.h	/^get_ImmOpcodeExtension_X0(tilepro_bundle_bits num)$/;"	f
get_ImmOpcodeExtension_X1	include/opcode/tilepro.h	/^get_ImmOpcodeExtension_X1(tilepro_bundle_bits n)$/;"	f
get_ImmRROpcodeExtension_SN	include/opcode/tilepro.h	/^get_ImmRROpcodeExtension_SN(tilepro_bundle_bits num)$/;"	f
get_JOffLong_X1	include/opcode/tilepro.h	/^get_JOffLong_X1(tilepro_bundle_bits n)$/;"	f
get_JOff_X1	include/opcode/tilepro.h	/^get_JOff_X1(tilepro_bundle_bits n)$/;"	f
get_JumpOff_X1	include/opcode/tilegx.h	/^get_JumpOff_X1(tilegx_bundle_bits n)$/;"	f
get_JumpOpcodeExtension_X1	include/opcode/tilegx.h	/^get_JumpOpcodeExtension_X1(tilegx_bundle_bits n)$/;"	f
get_K	sim/avr/interp.c	/^static inline byte get_K (word op)$/;"	f	file:
get_MF_Imm14_X1	include/opcode/tilegx.h	/^get_MF_Imm14_X1(tilegx_bundle_bits n)$/;"	f
get_MF_Imm15_X1	include/opcode/tilepro.h	/^get_MF_Imm15_X1(tilepro_bundle_bits n)$/;"	f
get_MMEnd_X0	include/opcode/tilepro.h	/^get_MMEnd_X0(tilepro_bundle_bits num)$/;"	f
get_MMEnd_X1	include/opcode/tilepro.h	/^get_MMEnd_X1(tilepro_bundle_bits n)$/;"	f
get_MMStart_X0	include/opcode/tilepro.h	/^get_MMStart_X0(tilepro_bundle_bits num)$/;"	f
get_MMStart_X1	include/opcode/tilepro.h	/^get_MMStart_X1(tilepro_bundle_bits n)$/;"	f
get_MT_Imm14_X1	include/opcode/tilegx.h	/^get_MT_Imm14_X1(tilegx_bundle_bits n)$/;"	f
get_MT_Imm15_X1	include/opcode/tilepro.h	/^get_MT_Imm15_X1(tilepro_bundle_bits n)$/;"	f
get_Mode	include/opcode/tilegx.h	/^get_Mode(tilegx_bundle_bits n)$/;"	f
get_Mode	include/opcode/tilepro.h	/^get_Mode(tilepro_bundle_bits n)$/;"	f
get_NoRegOpcodeExtension_SN	include/opcode/tilepro.h	/^get_NoRegOpcodeExtension_SN(tilepro_bundle_bits num)$/;"	f
get_Opcode_SN	include/opcode/tilepro.h	/^get_Opcode_SN(tilepro_bundle_bits num)$/;"	f
get_Opcode_X0	include/opcode/tilegx.h	/^get_Opcode_X0(tilegx_bundle_bits num)$/;"	f
get_Opcode_X0	include/opcode/tilepro.h	/^get_Opcode_X0(tilepro_bundle_bits num)$/;"	f
get_Opcode_X1	include/opcode/tilegx.h	/^get_Opcode_X1(tilegx_bundle_bits n)$/;"	f
get_Opcode_X1	include/opcode/tilepro.h	/^get_Opcode_X1(tilepro_bundle_bits n)$/;"	f
get_Opcode_Y0	include/opcode/tilegx.h	/^get_Opcode_Y0(tilegx_bundle_bits num)$/;"	f
get_Opcode_Y0	include/opcode/tilepro.h	/^get_Opcode_Y0(tilepro_bundle_bits num)$/;"	f
get_Opcode_Y1	include/opcode/tilegx.h	/^get_Opcode_Y1(tilegx_bundle_bits n)$/;"	f
get_Opcode_Y1	include/opcode/tilepro.h	/^get_Opcode_Y1(tilepro_bundle_bits n)$/;"	f
get_Opcode_Y2	include/opcode/tilegx.h	/^get_Opcode_Y2(tilegx_bundle_bits n)$/;"	f
get_Opcode_Y2	include/opcode/tilepro.h	/^get_Opcode_Y2(tilepro_bundle_bits n)$/;"	f
get_RROpcodeExtension_SN	include/opcode/tilepro.h	/^get_RROpcodeExtension_SN(tilepro_bundle_bits num)$/;"	f
get_RRROpcodeExtension_X0	include/opcode/tilegx.h	/^get_RRROpcodeExtension_X0(tilegx_bundle_bits num)$/;"	f
get_RRROpcodeExtension_X0	include/opcode/tilepro.h	/^get_RRROpcodeExtension_X0(tilepro_bundle_bits num)$/;"	f
get_RRROpcodeExtension_X1	include/opcode/tilegx.h	/^get_RRROpcodeExtension_X1(tilegx_bundle_bits n)$/;"	f
get_RRROpcodeExtension_X1	include/opcode/tilepro.h	/^get_RRROpcodeExtension_X1(tilepro_bundle_bits n)$/;"	f
get_RRROpcodeExtension_Y0	include/opcode/tilegx.h	/^get_RRROpcodeExtension_Y0(tilegx_bundle_bits num)$/;"	f
get_RRROpcodeExtension_Y0	include/opcode/tilepro.h	/^get_RRROpcodeExtension_Y0(tilepro_bundle_bits num)$/;"	f
get_RRROpcodeExtension_Y1	include/opcode/tilegx.h	/^get_RRROpcodeExtension_Y1(tilegx_bundle_bits n)$/;"	f
get_RRROpcodeExtension_Y1	include/opcode/tilepro.h	/^get_RRROpcodeExtension_Y1(tilepro_bundle_bits n)$/;"	f
get_RouteOpcodeExtension_SN	include/opcode/tilepro.h	/^get_RouteOpcodeExtension_SN(tilepro_bundle_bits num)$/;"	f
get_S_X0	include/opcode/tilepro.h	/^get_S_X0(tilepro_bundle_bits num)$/;"	f
get_S_X1	include/opcode/tilepro.h	/^get_S_X1(tilepro_bundle_bits n)$/;"	f
get_ShAmt_X0	include/opcode/tilegx.h	/^get_ShAmt_X0(tilegx_bundle_bits num)$/;"	f
get_ShAmt_X0	include/opcode/tilepro.h	/^get_ShAmt_X0(tilepro_bundle_bits num)$/;"	f
get_ShAmt_X1	include/opcode/tilegx.h	/^get_ShAmt_X1(tilegx_bundle_bits n)$/;"	f
get_ShAmt_X1	include/opcode/tilepro.h	/^get_ShAmt_X1(tilepro_bundle_bits n)$/;"	f
get_ShAmt_Y0	include/opcode/tilegx.h	/^get_ShAmt_Y0(tilegx_bundle_bits num)$/;"	f
get_ShAmt_Y0	include/opcode/tilepro.h	/^get_ShAmt_Y0(tilepro_bundle_bits num)$/;"	f
get_ShAmt_Y1	include/opcode/tilegx.h	/^get_ShAmt_Y1(tilegx_bundle_bits n)$/;"	f
get_ShAmt_Y1	include/opcode/tilepro.h	/^get_ShAmt_Y1(tilepro_bundle_bits n)$/;"	f
get_ShiftOpcodeExtension_X0	include/opcode/tilegx.h	/^get_ShiftOpcodeExtension_X0(tilegx_bundle_bits num)$/;"	f
get_ShiftOpcodeExtension_X1	include/opcode/tilegx.h	/^get_ShiftOpcodeExtension_X1(tilegx_bundle_bits n)$/;"	f
get_ShiftOpcodeExtension_Y0	include/opcode/tilegx.h	/^get_ShiftOpcodeExtension_Y0(tilegx_bundle_bits num)$/;"	f
get_ShiftOpcodeExtension_Y1	include/opcode/tilegx.h	/^get_ShiftOpcodeExtension_Y1(tilegx_bundle_bits n)$/;"	f
get_SrcA_X0	include/opcode/tilegx.h	/^get_SrcA_X0(tilegx_bundle_bits num)$/;"	f
get_SrcA_X0	include/opcode/tilepro.h	/^get_SrcA_X0(tilepro_bundle_bits num)$/;"	f
get_SrcA_X1	include/opcode/tilegx.h	/^get_SrcA_X1(tilegx_bundle_bits n)$/;"	f
get_SrcA_X1	include/opcode/tilepro.h	/^get_SrcA_X1(tilepro_bundle_bits n)$/;"	f
get_SrcA_Y0	include/opcode/tilegx.h	/^get_SrcA_Y0(tilegx_bundle_bits num)$/;"	f
get_SrcA_Y0	include/opcode/tilepro.h	/^get_SrcA_Y0(tilepro_bundle_bits num)$/;"	f
get_SrcA_Y1	include/opcode/tilegx.h	/^get_SrcA_Y1(tilegx_bundle_bits n)$/;"	f
get_SrcA_Y1	include/opcode/tilepro.h	/^get_SrcA_Y1(tilepro_bundle_bits n)$/;"	f
get_SrcA_Y2	include/opcode/tilegx.h	/^get_SrcA_Y2(tilegx_bundle_bits num)$/;"	f
get_SrcA_Y2	include/opcode/tilepro.h	/^get_SrcA_Y2(tilepro_bundle_bits n)$/;"	f
get_SrcBDest_Y2	include/opcode/tilegx.h	/^get_SrcBDest_Y2(tilegx_bundle_bits n)$/;"	f
get_SrcBDest_Y2	include/opcode/tilepro.h	/^get_SrcBDest_Y2(tilepro_bundle_bits num)$/;"	f
get_SrcB_X0	include/opcode/tilegx.h	/^get_SrcB_X0(tilegx_bundle_bits num)$/;"	f
get_SrcB_X0	include/opcode/tilepro.h	/^get_SrcB_X0(tilepro_bundle_bits num)$/;"	f
get_SrcB_X1	include/opcode/tilegx.h	/^get_SrcB_X1(tilegx_bundle_bits n)$/;"	f
get_SrcB_X1	include/opcode/tilepro.h	/^get_SrcB_X1(tilepro_bundle_bits n)$/;"	f
get_SrcB_Y0	include/opcode/tilegx.h	/^get_SrcB_Y0(tilegx_bundle_bits num)$/;"	f
get_SrcB_Y0	include/opcode/tilepro.h	/^get_SrcB_Y0(tilepro_bundle_bits num)$/;"	f
get_SrcB_Y1	include/opcode/tilegx.h	/^get_SrcB_Y1(tilegx_bundle_bits n)$/;"	f
get_SrcB_Y1	include/opcode/tilepro.h	/^get_SrcB_Y1(tilepro_bundle_bits n)$/;"	f
get_Src_SN	include/opcode/tilepro.h	/^get_Src_SN(tilepro_bundle_bits num)$/;"	f
get_UnOpcodeExtension_X0	include/opcode/tilepro.h	/^get_UnOpcodeExtension_X0(tilepro_bundle_bits num)$/;"	f
get_UnOpcodeExtension_X1	include/opcode/tilepro.h	/^get_UnOpcodeExtension_X1(tilepro_bundle_bits n)$/;"	f
get_UnOpcodeExtension_Y0	include/opcode/tilepro.h	/^get_UnOpcodeExtension_Y0(tilepro_bundle_bits num)$/;"	f
get_UnOpcodeExtension_Y1	include/opcode/tilepro.h	/^get_UnOpcodeExtension_Y1(tilepro_bundle_bits n)$/;"	f
get_UnShOpcodeExtension_X0	include/opcode/tilepro.h	/^get_UnShOpcodeExtension_X0(tilepro_bundle_bits num)$/;"	f
get_UnShOpcodeExtension_X1	include/opcode/tilepro.h	/^get_UnShOpcodeExtension_X1(tilepro_bundle_bits n)$/;"	f
get_UnShOpcodeExtension_Y0	include/opcode/tilepro.h	/^get_UnShOpcodeExtension_Y0(tilepro_bundle_bits num)$/;"	f
get_UnShOpcodeExtension_Y1	include/opcode/tilepro.h	/^get_UnShOpcodeExtension_Y1(tilepro_bundle_bits n)$/;"	f
get_UnaryOpcodeExtension_X0	include/opcode/tilegx.h	/^get_UnaryOpcodeExtension_X0(tilegx_bundle_bits num)$/;"	f
get_UnaryOpcodeExtension_X1	include/opcode/tilegx.h	/^get_UnaryOpcodeExtension_X1(tilegx_bundle_bits n)$/;"	f
get_UnaryOpcodeExtension_Y0	include/opcode/tilegx.h	/^get_UnaryOpcodeExtension_Y0(tilegx_bundle_bits num)$/;"	f
get_UnaryOpcodeExtension_Y1	include/opcode/tilegx.h	/^get_UnaryOpcodeExtension_Y1(tilegx_bundle_bits n)$/;"	f
get_aarch64_opcode	opcodes/aarch64-gen.c	/^get_aarch64_opcode (const opcode_node *opcode_node)$/;"	f	file:
get_abbrev_section_for_cu	gdb/dwarf2read.c	/^get_abbrev_section_for_cu (struct dwarf2_per_cu_data *this_cu)$/;"	f	file:
get_accex	sim/erc32/float.c	/^get_accex()$/;"	f
get_active_ext_lang	gdb/extension.c	/^get_active_ext_lang (void)$/;"	f
get_ada_inferior_data	gdb/ada-lang.c	/^get_ada_inferior_data (struct inferior *inf)$/;"	f	file:
get_ada_pspace_data	gdb/ada-lang.c	/^get_ada_pspace_data (struct program_space *pspace)$/;"	f	file:
get_ada_task_ptid	gdb/aix-thread.c	/^aix_thread_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:aix_thread_target
get_ada_task_ptid	gdb/darwin-nat.c	/^darwin_nat_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:darwin_nat_target
get_ada_task_ptid	gdb/linux-thread-db.c	/^thread_db_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:thread_db_target
get_ada_task_ptid	gdb/ravenscar-thread.c	/^ravenscar_thread_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:ravenscar_thread_target
get_ada_task_ptid	gdb/remote.c	/^remote_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:remote_target
get_ada_task_ptid	gdb/sol-thread.c	/^sol_thread_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:sol_thread_target
get_ada_task_ptid	gdb/target-delegates.c	/^debug_target::get_ada_task_ptid (long arg0, long arg1)$/;"	f	class:debug_target
get_ada_task_ptid	gdb/target-delegates.c	/^dummy_target::get_ada_task_ptid (long arg0, long arg1)$/;"	f	class:dummy_target
get_ada_task_ptid	gdb/target-delegates.c	/^target_ops::get_ada_task_ptid (long arg0, long arg1)$/;"	f	class:target_ops
get_ada_task_ptid	gdb/windows-nat.c	/^windows_nat_target::get_ada_task_ptid (long lwp, long thread)$/;"	f	class:windows_nat_target
get_ada_tasks_inferior_data	gdb/ada-tasks.c	/^get_ada_tasks_inferior_data (struct inferior *inf)$/;"	f	file:
get_ada_tasks_pspace_data	gdb/ada-tasks.c	/^get_ada_tasks_pspace_data (struct program_space *pspace)$/;"	f	file:
get_addr	gdb/nat/x86-dregs.h	/^    CORE_ADDR (*get_addr) (int);$/;"	m	struct:x86_dr_low_type
get_addr_from_python	gdb/python/py-utils.c	/^get_addr_from_python (PyObject *obj, CORE_ADDR *addr)$/;"	f
get_addr_sve_reg_name	opcodes/aarch64-opc.c	/^get_addr_sve_reg_name (int regno, aarch64_opnd_qualifier_t qualifier)$/;"	f	file:
get_address	gdb/probe.h	/^  CORE_ADDR get_address () const$/;"	f	class:probe
get_address_location	gdb/location.c	/^get_address_location (const struct event_location *location)$/;"	f
get_address_string_location	gdb/location.c	/^get_address_string_location (const struct event_location *location)$/;"	f
get_addrtype	opcodes/arc-dis.c	/^get_addrtype (int value)$/;"	f	file:
get_adi_info	gdb/sparc64-tdep.c	/^get_adi_info (pid_t pid)$/;"	f	file:
get_adi_info_proc	gdb/sparc64-tdep.c	/^get_adi_info_proc (pid_t pid)$/;"	f	file:
get_aix_thread_info	gdb/aix-thread.c	/^get_aix_thread_info (thread_info *thread)$/;"	f	file:
get_alignment	gdb/dwarf2read.c	/^get_alignment (struct dwarf2_cu *cu, struct die_info *die)$/;"	f	file:
get_allreg	opcodes/bfin-dis.c	/^get_allreg (int grp, int reg)$/;"	f	file:
get_allreg	sim/bfin/bfin-sim.c	/^get_allreg (SIM_CPU *cpu, int grp, int reg)$/;"	f	file:
get_allreg_name	sim/bfin/bfin-sim.c	/^get_allreg_name (int grp, int reg)$/;"	f	file:
get_alt_debug_link_info_shim	bfd/opncls.c	/^get_alt_debug_link_info_shim (bfd * abfd, void *unused ATTRIBUTE_UNUSED)$/;"	f	file:
get_archive_prefix_len	gdb/machoread.c	/^get_archive_prefix_len (const char *name)$/;"	f	file:
get_arg_by_number	gdb/dtrace-probe.c	/^dtrace_probe::get_arg_by_number (unsigned n, struct gdbarch *gdbarch)$/;"	f	class:dtrace_probe
get_arg_types	gdb/extension.c	/^xmethod_worker::get_arg_types (int *nargs)$/;"	f	class:xmethod_worker
get_arg_types	gdb/python/lib/gdb/xmethod.py	/^        def get_arg_types(self):$/;"	m	class:SimpleXMethodMatcher.SimpleXMethodWorker
get_arg_types	gdb/python/lib/gdb/xmethod.py	/^    def get_arg_types(self):$/;"	m	class:XMethodWorker
get_arg_types	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_arg_types(self):$/;"	m	class:E_method_char_worker
get_arg_types	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_arg_types(self):$/;"	m	class:E_method_int_worker
get_arg_types	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_arg_types(self):$/;"	m	class:G_mul_worker
get_arg_types	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_arg_types(self):$/;"	m	class:G_size_diff_worker
get_arg_types	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_arg_types(self):$/;"	m	class:G_size_mul_worker
get_arg_types_method_name	gdb/python/py-xmethods.c	/^static const char get_arg_types_method_name[] = "get_arg_types";$/;"	v	file:
get_args	gdb/compile/compile.c	/^get_args (const struct compile_instance *compiler, struct gdbarch *gdbarch,$/;"	f	file:
get_argument_count	gdb/dtrace-probe.c	/^dtrace_probe::get_argument_count (struct frame_info *frame)$/;"	f	class:dtrace_probe
get_argument_count	gdb/stap-probe.c	/^stap_probe::get_argument_count (struct frame_info *frame)$/;"	f	class:stap_probe
get_arm_elf_section_data	bfd/elf32-arm.c	/^get_arm_elf_section_data (asection * sec)$/;"	f	file:
get_array_bounds	gdb/gdbtypes.c	/^get_array_bounds (struct type *type, LONGEST *low_bound, LONGEST *high_bound)$/;"	f
get_asm_simplify_size	bfd/elf32-xtensa.c	/^get_asm_simplify_size (bfd_byte *contents,$/;"	f	file:
get_attr	gdb/python/py-param.c	/^get_attr (PyObject *obj, PyObject *attr_name)$/;"	f	file:
get_auto_load_pspace_data	gdb/auto-load.c	/^get_auto_load_pspace_data (struct program_space *pspace)$/;"	f	file:
get_auto_load_pspace_data_for_loading	gdb/auto-load.c	/^get_auto_load_pspace_data_for_loading (struct program_space *pspace)$/;"	f
get_auxreg	opcodes/arc-dis.c	/^get_auxreg (const struct arc_opcode *opcode,$/;"	f	file:
get_auxv_inferior_data	gdb/auxv.c	/^get_auxv_inferior_data (struct target_ops *ops)$/;"	f	file:
get_avr_relax_info	bfd/elf32-avr.c	/^get_avr_relax_info (asection *sec)$/;"	f	file:
get_ax_pc	gdb/dwarf2loc.c	/^get_ax_pc (void *baton)$/;"	f	file:
get_b	sim/avr/interp.c	/^static inline byte get_b (word op)$/;"	f	file:
get_base_thread_from_ravenscar_task	gdb/ravenscar-thread.c	/^get_base_thread_from_ravenscar_task (ptid_t ptid)$/;"	f	file:
get_base_type	gdb/ada-lang.c	/^get_base_type (struct type *type)$/;"	f	file:
get_base_type	gdb/dwarf2expr.h	/^  virtual struct type *get_base_type (cu_offset die_cu_off, int size)$/;"	f	struct:dwarf_expr_context
get_basic_type	gdb/python/lib/gdb/types.py	/^def get_basic_type(type_):$/;"	f
get_be	sim/rx/gdb-if.c	/^get_be (unsigned char *buf, int length)$/;"	f	file:
get_bfd_fix	bfd/elf32-xtensa.c	/^get_bfd_fix (asection *sec, bfd_vma offset, unsigned type)$/;"	f	file:
get_biA	sim/avr/interp.c	/^static inline byte get_biA (word op)$/;"	f	file:
get_bit	sim/m32c/srcdest.c	/^get_bit (srcdest sd)$/;"	f
get_bit2	sim/m32c/srcdest.c	/^get_bit2 (srcdest sd, int bit)$/;"	f
get_block_compunit_symtab	gdb/block.c	/^get_block_compunit_symtab (const struct block *block)$/;"	f	file:
get_bookmark	gdb/record-full.c	/^record_full_base_target::get_bookmark (const char *args, int from_tty)$/;"	f	class:record_full_base_target
get_bookmark	gdb/target-delegates.c	/^debug_target::get_bookmark (const char *arg0, int arg1)$/;"	f	class:debug_target
get_bookmark	gdb/target-delegates.c	/^dummy_target::get_bookmark (const char *arg0, int arg1)$/;"	f	class:dummy_target
get_bookmark	gdb/target-delegates.c	/^target_ops::get_bookmark (const char *arg0, int arg1)$/;"	f	class:target_ops
get_bpstat_thread	gdb/breakpoint.c	/^get_bpstat_thread ()$/;"	f	file:
get_breakpoint	gdb/breakpoint.c	/^get_breakpoint (int num)$/;"	f
get_breakpoint_cond_ext_lang	gdb/extension.c	/^get_breakpoint_cond_ext_lang (struct breakpoint *b,$/;"	f
get_breakpoint_objfile_data	gdb/breakpoint.c	/^get_breakpoint_objfile_data (struct objfile *objfile)$/;"	f	file:
get_buffer	gdb/python/py-inferior.c	/^get_buffer (PyObject *self, Py_buffer *buf, int flags)$/;"	f	file:
get_build_id	bfd/opncls.c	/^get_build_id (bfd *abfd)$/;"	f	file:
get_build_id_name	bfd/opncls.c	/^get_build_id_name (bfd *abfd, void *build_id_out_p)$/;"	f	file:
get_byte_base	sim/rx/rx.c	/^static unsigned char *get_byte_base;$/;"	v	file:
get_byte_page	sim/rx/rx.c	/^static SI get_byte_page;$/;"	v	file:
get_call_history_modifiers	gdb/record.c	/^get_call_history_modifiers (const char **arg)$/;"	f	file:
get_call_return_value	gdb/infcall.c	/^get_call_return_value (struct call_return_meta_info *ri)$/;"	f	file:
get_callbacks	sim/rx/syscalls.c	/^get_callbacks (void)$/;"	f
get_carry	sim/rl78/rl78.c	/^get_carry (void)$/;"	f	file:
get_catch_syscall_inferior_data	gdb/break-catch-syscall.c	/^get_catch_syscall_inferior_data (struct inferior *inf)$/;"	f	file:
get_cell	sim/mips/interp.c	/^get_cell (void)$/;"	f	file:
get_char	gdb/stubs/i386-stub.c	/^get_char (char *addr)$/;"	f
get_char	gdb/stubs/m32r-stub.c	/^get_char (unsigned char *addr)$/;"	f	file:
get_char_buffer	gdb/python/py-inferior.c	/^get_char_buffer (PyObject *self, Py_ssize_t segment, char **ptrptr)$/;"	f	file:
get_character_constant	gdb/macroexp.c	/^get_character_constant (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_charset_aliases	gdb/gnulib/import/localcharset.c	/^get_charset_aliases (void)$/;"	f	file:
get_charset_aliases	intl/localcharset.c	/^get_charset_aliases ()$/;"	f	file:
get_child_debug_event	gdb/gdbserver/win32-low.c	/^get_child_debug_event (struct target_waitstatus *ourstatus)$/;"	f	file:
get_clerror_string	gdb/testsuite/lib/cl_util.c	/^const char *get_clerror_string (int errcode)$/;"	f
get_client_state	gdb/gdbserver/server.c	/^get_client_state ()$/;"	f
get_cmd_context	gdb/cli/cli-decode.c	/^get_cmd_context (struct cmd_list_element *cmd)$/;"	f
get_command_line	gdb/cli/cli-script.c	/^get_command_line (enum command_control_type type, const char *arg)$/;"	f
get_command_line_buffer	gdb/event-top.c	/^get_command_line_buffer (void)$/;"	f	file:
get_comment	gdb/macroexp.c	/^get_comment (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_compatible	bfd/cpu-cris.c	/^get_compatible (const bfd_arch_info_type *a,$/;"	f	file:
get_compile_file_tempdir	gdb/compile/compile.c	/^get_compile_file_tempdir (void)$/;"	f	file:
get_compunit_symtab	gdb/dwarf2read.c	/^get_compunit_symtab (struct dwarf2_per_cu_data *per_cu)$/;"	f	file:
get_cond_from_value	opcodes/aarch64-opc.c	/^get_cond_from_value (aarch64_insn value)$/;"	f
get_const16_opcode	bfd/elf32-xtensa.c	/^get_const16_opcode (void)$/;"	f	file:
get_containing_section	gdb/dwarf2read.c	/^get_containing_section (const struct dwarf2_section_info *section)$/;"	f	file:
get_context_regcache	gdb/gdbserver/tracepoint.c	/^get_context_regcache (struct tracepoint_hit_ctx *ctx)$/;"	f	file:
get_context_size	gdb/btrace.c	/^get_context_size (const char **arg)$/;"	f	file:
get_context_size	gdb/record.c	/^get_context_size (const char **arg)$/;"	f	file:
get_control	gdb/nat/x86-dregs.h	/^    unsigned long (*get_control) (void);$/;"	m	struct:x86_dr_low_type
get_core_register_section	gdb/corelow.c	/^core_target::get_core_register_section (struct regcache *regcache,$/;"	f	class:core_target
get_core_registers_cb	gdb/corelow.c	/^get_core_registers_cb (const char *sect_name, int size,$/;"	f	file:
get_core_registers_cb_data	gdb/corelow.c	/^struct get_core_registers_cb_data$/;"	s	file:
get_cores_used_by_process	gdb/nat/linux-osdata.c	/^get_cores_used_by_process (PID_T pid, int *cores, const int num_cores)$/;"	f	file:
get_count	libiberty/cplus-dem.c	/^get_count (const char **type, int *count)$/;"	f	file:
get_cr3	gdb/go32-nat.c	/^get_cr3 (void)$/;"	f	file:
get_crc_table	zlib/crc32.c	/^const z_crc_t FAR * ZEXPORT get_crc_table()$/;"	f
get_crc_table	zlib/zconf.h	60;"	d
get_cu	gdb/dwarf2read.c	/^dwarf2_per_objfile::get_cu (int index)$/;"	f	class:dwarf2_per_objfile
get_cu_length	gdb/dwarf2read.c	/^get_cu_length (const struct comp_unit_head *header)$/;"	f	file:
get_current_arch	gdb/arch-utils.c	/^get_current_arch (void)$/;"	f
get_current_frame	gdb/frame.c	/^get_current_frame (void)$/;"	f
get_current_interp_info	gdb/interps.c	/^get_current_interp_info (void)$/;"	f	file:
get_current_regcache	gdb/regcache.c	/^get_current_regcache (void)$/;"	f
get_current_remote_target	gdb/remote.c	/^get_current_remote_target ()$/;"	f	file:
get_current_search_block	gdb/linespec.c	/^get_current_search_block (void)$/;"	f	file:
get_current_source_symtab_and_line	gdb/source.c	/^get_current_source_symtab_and_line (void)$/;"	f
get_current_thread	gdb/remote.c	/^remote_target::get_current_thread (char *wait_status)$/;"	f	class:remote_target
get_cutu	gdb/dwarf2read.c	/^dwarf2_per_objfile::get_cutu (int index)$/;"	f	class:dwarf2_per_objfile
get_d	sim/avr/interp.c	/^static inline byte get_d (word op)$/;"	f	file:
get_d16	sim/avr/interp.c	/^static inline byte get_d16 (word op)$/;"	f	file:
get_d16_23	sim/avr/interp.c	/^static inline byte get_d16_23 (word op)$/;"	f	file:
get_d24	sim/avr/interp.c	/^static inline byte get_d24 (word op)$/;"	f	file:
get_darwin_inferior	gdb/darwin-nat.h	/^get_darwin_inferior (inferior *inf)$/;"	f
get_darwin_info	gdb/solib-darwin.c	/^get_darwin_info (void)$/;"	f	file:
get_darwin_thread_info	gdb/darwin-nat.h	/^get_darwin_thread_info (class thread_info *thread)$/;"	f
get_data_from_address	gdb/cris-tdep.c	/^get_data_from_address (unsigned short *inst, CORE_ADDR address,$/;"	f	file:
get_data_pattern	opcodes/aarch64-opc.c	/^get_data_pattern (const aarch64_opnd_qualifier_seq_t qualifiers)$/;"	f	file:
get_debug_line_section	gdb/dwarf2read.c	/^get_debug_line_section (struct dwarf2_cu *cu)$/;"	f	file:
get_decimal_float_return_value	gdb/ppc-sysv-tdep.c	/^get_decimal_float_return_value (struct gdbarch *gdbarch, struct type *valtype,$/;"	f	file:
get_descriptor	gdb/go32-nat.c	/^get_descriptor (unsigned long table_base, int idx, void *descr)$/;"	f	file:
get_detach_signal	gdb/gdbserver/linux-low.c	/^get_detach_signal (struct thread_info *thread)$/;"	f	file:
get_detach_signal	gdb/linux-nat.c	/^get_detach_signal (struct lwp_info *lp)$/;"	f	file:
get_die_type	gdb/dwarf2read.c	/^get_die_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
get_die_type_at_offset	gdb/dwarf2read.c	/^get_die_type_at_offset (sect_offset sect_off,$/;"	f	file:
get_dirname	ylwrap	/^get_dirname ()$/;"	f
get_disassembler_options	gdb/disasm.c	/^get_disassembler_options (struct gdbarch *gdbarch)$/;"	f
get_discrete_bounds	gdb/gdbtypes.c	/^get_discrete_bounds (struct type *type, LONGEST *lowp, LONGEST *highp)$/;"	f
get_displaced_step_closure_by_addr	gdb/infrun.c	/^get_displaced_step_closure_by_addr (CORE_ADDR addr)$/;"	f
get_displaced_stepping_state	gdb/infrun.c	/^get_displaced_stepping_state (inferior *inf)$/;"	f	file:
get_displacement	opcodes/ns32k-dis.c	/^get_displacement (bfd_byte *buffer, int *aoffsetp)$/;"	f	file:
get_dlt	bfd/elf64-hppa.c	/^get_dlt (bfd *abfd,$/;"	f	file:
get_doc_string	gdb/guile/scm-param.c	/^get_doc_string (void)$/;"	f	file:
get_doc_string	gdb/python/py-param.c	/^get_doc_string (PyObject *object, PyObject *attr)$/;"	f	class:gdb
get_dr	sim/sh/interp.c	/^get_dr (int n)$/;"	f	file:
get_dsbt_info	gdb/solib-dsbt.c	/^get_dsbt_info (void)$/;"	f	file:
get_dwarf2_per_objfile	gdb/dwarf2read.c	/^get_dwarf2_per_objfile (struct objfile *objfile)$/;"	f
get_dwp_file	gdb/dwarf2read.c	/^get_dwp_file (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
get_dyn_prop	gdb/gdbtypes.c	/^get_dyn_prop (enum dynamic_prop_node_kind prop_kind, const struct type *type)$/;"	f
get_dyn_sym_info	bfd/elf64-ia64-vms.c	/^get_dyn_sym_info (struct elf64_ia64_link_hash_table *ia64_info,$/;"	f	file:
get_dyn_sym_info	bfd/elfnn-ia64.c	/^get_dyn_sym_info (struct elfNN_ia64_link_hash_table *ia64_info,$/;"	f	file:
get_dynamic	gdb/gdbserver/linux-low.c	/^get_dynamic (const int pid, const int is_elf64)$/;"	f	file:
get_dynamic_reloc_section_name	bfd/elflink.c	/^get_dynamic_reloc_section_name (bfd *       abfd,$/;"	f	file:
get_elf_backend_data	bfd/elf-bfd.h	1689;"	d
get_elf_r_symndx_hash_entry	bfd/elf32-xtensa.c	/^get_elf_r_symndx_hash_entry (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
get_elf_r_symndx_offset	bfd/elf32-avr.c	/^get_elf_r_symndx_offset (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
get_elf_r_symndx_offset	bfd/elf32-xtensa.c	/^get_elf_r_symndx_offset (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
get_elf_r_symndx_section	bfd/elf32-avr.c	/^get_elf_r_symndx_section (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
get_elf_r_symndx_section	bfd/elf32-xtensa.c	/^get_elf_r_symndx_section (bfd *abfd, unsigned long r_symndx)$/;"	f	file:
get_elf_x86_backend_data	bfd/elfxx-x86.h	542;"	d
get_elinos_environment	gdb/system-gdbinit/elinos.py	/^def get_elinos_environment():$/;"	f
get_elt_at_filepos	bfd/libecoff.h	/^  bfd *(*get_elt_at_filepos) (bfd *, file_ptr);$/;"	m	struct:ecoff_backend_data
get_enabled	gdb/python/lib/gdb/frames.py	/^def get_enabled(filter_item):$/;"	f
get_environ	gdb/gdbserver/server.c	/^get_environ ()$/;"	f
get_errno	include/gdb/callback.h	/^  int (*get_errno) (host_callback *);$/;"	m	struct:host_callback_struct
get_event_thread	gdb/python/py-threadevent.c	/^get_event_thread (void)$/;"	f	file:
get_exec_file	gdb/corefile.c	/^get_exec_file (int err)$/;"	f
get_exec_file	gdb/gdbserver/server.c	/^get_exec_file (int err)$/;"	f
get_exec_wrapper	gdb/fork-child.c	/^get_exec_wrapper ()$/;"	f
get_exec_wrapper	gdb/gdbserver/server.c	/^get_exec_wrapper ()$/;"	f
get_expanded_call_opcode	bfd/elf32-xtensa.c	/^get_expanded_call_opcode (bfd_byte *buf, int bufsize, bfd_boolean *p_uses_l32r)$/;"	f	file:
get_expected_qualifier	opcodes/aarch64-dis.c	/^get_expected_qualifier (const aarch64_inst *inst, int i)$/;"	f	file:
get_explicit_location	gdb/location.c	/^get_explicit_location (struct event_location *location)$/;"	f
get_explicit_location_const	gdb/location.c	/^get_explicit_location_const (const struct event_location *location)$/;"	f
get_expr_block_and_pc	gdb/compile/compile.c	/^get_expr_block_and_pc (CORE_ADDR *pc)$/;"	f	file:
get_ext_lang_defn	gdb/extension.c	/^get_ext_lang_defn (enum extension_language lang)$/;"	f
get_ext_lang_of_file	gdb/extension.c	/^get_ext_lang_of_file (const char *file)$/;"	f
get_extended_acc	sim/bfin/bfin-sim.c	/^get_extended_acc (SIM_CPU *cpu, int which)$/;"	f	file:
get_extended_arelt_filename	bfd/archive.c	/^get_extended_arelt_filename (bfd *arch, const char *name, file_ptr *originp)$/;"	f	file:
get_extended_cycles	sim/bfin/bfin-sim.c	/^get_extended_cycles (SIM_CPU *cpu)$/;"	f	file:
get_fbsd_gdbarch_data	gdb/fbsd-tdep.c	/^get_fbsd_gdbarch_data (struct gdbarch *gdbarch)$/;"	f	file:
get_features_xml	gdb/gdbserver/server.c	/^get_features_xml (const char *annex)$/;"	f	file:
get_field	gdb/target-float.c	/^get_field (const bfd_byte *data, enum floatformat_byteorders order,$/;"	f	file:
get_field	libiberty/floatformat.c	/^get_field (const unsigned char *data, enum floatformat_byteorders order,$/;"	f	file:
get_field	opcodes/microblaze-dis.c	/^get_field (long instr, long mask, unsigned short low)$/;"	f	file:
get_field_flag	gdb/python/py-value.c	/^get_field_flag (PyObject *field, const char *flag_name)$/;"	f	file:
get_field_fns	include/xtensa-isa-internal.h	/^  xtensa_get_field_fn *get_field_fns;	\/* Array[field_id].  *\/$/;"	m	struct:xtensa_slot_internal_struct
get_field_imm	opcodes/microblaze-dis.c	/^get_field_imm (long instr)$/;"	f	file:
get_field_imm15	opcodes/microblaze-dis.c	/^get_field_imm15 (long instr)$/;"	f	file:
get_field_imm5	opcodes/microblaze-dis.c	/^get_field_imm5 (long instr)$/;"	f	file:
get_field_imm5_mbar	opcodes/microblaze-dis.c	/^get_field_imm5_mbar (long instr)$/;"	f	file:
get_field_r1	opcodes/microblaze-dis.c	33;"	d	file:
get_field_r2	opcodes/microblaze-dis.c	34;"	d	file:
get_field_rd	opcodes/microblaze-dis.c	32;"	d	file:
get_field_rfsl	opcodes/microblaze-dis.c	/^get_field_rfsl (long instr)$/;"	f	file:
get_field_special	opcodes/microblaze-dis.c	/^get_field_special (long instr, struct op_code_struct * op)$/;"	f	file:
get_field_type	gdb/python/py-value.c	/^get_field_type (PyObject *field)$/;"	f	file:
get_file_crc	gdb/gdb_bfd.c	/^get_file_crc (bfd *abfd, unsigned long *file_crc_return)$/;"	f	file:
get_filename_and_charpos	gdb/source.c	/^get_filename_and_charpos (struct symtab *s, char **fullname)$/;"	f	file:
get_filter_priority	gdb/python/lib/gdb/command/frame_filters.py	/^    def get_filter_priority(self, frame_filters, name):$/;"	m	class:ShowFrameFilterPriority
get_first_line_listed	gdb/source.c	/^get_first_line_listed (void)$/;"	f
get_first_locp_gte_addr	gdb/breakpoint.c	/^get_first_locp_gte_addr (CORE_ADDR address)$/;"	f	file:
get_first_process	gdb/gdbserver/inferiors.c	/^get_first_process (void)$/;"	f
get_first_thread	gdb/gdbserver/inferiors.c	/^get_first_thread (void)$/;"	f
get_fixed_memory_packet_size	gdb/remote.c	/^get_fixed_memory_packet_size (struct memory_packet_config *config)$/;"	f	file:
get_fn	include/xtensa-isa-internal.h	/^  xtensa_get_slot_fn get_fn;$/;"	m	struct:xtensa_slot_internal_struct
get_foo	gdb/testsuite/gdb.cp/pr9594.cc	/^  virtual int get_foo () { return 1; }$/;"	f	class:Base
get_foo	gdb/testsuite/gdb.cp/pr9594.cc	/^int Foo::get_foo ()$/;"	f	class:Foo
get_formatted_print_options	gdb/valprint.c	/^get_formatted_print_options (struct value_print_options *opts,$/;"	f
get_fpreg_name	gdb/ia64-libunwind-tdep.c	/^static char *get_fpreg_name = STRINGIFY(UNW_OBJ(get_fpreg));$/;"	v	file:
get_fptr	bfd/elf64-ia64-vms.c	/^get_fptr (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
get_fptr	bfd/elfnn-ia64.c	/^get_fptr (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
get_frame_address_in_block	gdb/frame.c	/^get_frame_address_in_block (struct frame_info *this_frame)$/;"	f
get_frame_address_in_block_if_available	gdb/frame.c	/^get_frame_address_in_block_if_available (struct frame_info *this_frame,$/;"	f
get_frame_address_in_block_wrapper	gdb/dwarf2loc.c	/^get_frame_address_in_block_wrapper (void *baton)$/;"	f	file:
get_frame_address_space	gdb/frame.c	/^get_frame_address_space (struct frame_info *frame)$/;"	f
get_frame_arch	gdb/frame.c	/^get_frame_arch (struct frame_info *this_frame)$/;"	f
get_frame_args_address	gdb/frame.c	/^get_frame_args_address (struct frame_info *fi)$/;"	f
get_frame_base	gdb/frame.c	/^get_frame_base (struct frame_info *fi)$/;"	f
get_frame_base	gdb/symtab.h	/^  CORE_ADDR (*get_frame_base) (struct symbol *framefunc,$/;"	m	struct:symbol_block_ops
get_frame_base_address	gdb/frame.c	/^get_frame_base_address (struct frame_info *fi)$/;"	f
get_frame_block	gdb/blockframe.c	/^get_frame_block (struct frame_info *frame, CORE_ADDR *addr_in_block)$/;"	f
get_frame_func	gdb/frame.c	/^get_frame_func (struct frame_info *this_frame)$/;"	f
get_frame_func_if_available	gdb/frame.c	/^get_frame_func_if_available (struct frame_info *this_frame, CORE_ADDR *pc)$/;"	f
get_frame_function	gdb/blockframe.c	/^get_frame_function (struct frame_info *frame)$/;"	f
get_frame_id	gdb/frame.c	/^get_frame_id (struct frame_info *fi)$/;"	f
get_frame_id	gdb/testsuite/gdb.base/jitreader.c	/^get_frame_id (struct gdb_reader_funcs *self, struct gdb_unwind_callbacks *cbs)$/;"	f	file:
get_frame_language	gdb/frame.c	/^get_frame_language (struct frame_info *frame)$/;"	f
get_frame_locals_address	gdb/frame.c	/^get_frame_locals_address (struct frame_info *fi)$/;"	f
get_frame_memory	gdb/frame.c	/^get_frame_memory (struct frame_info *this_frame, CORE_ADDR addr,$/;"	f
get_frame_memory_signed	gdb/frame.c	/^get_frame_memory_signed (struct frame_info *this_frame, CORE_ADDR addr,$/;"	f
get_frame_memory_unsigned	gdb/frame.c	/^get_frame_memory_unsigned (struct frame_info *this_frame, CORE_ADDR addr,$/;"	f
get_frame_pc	gdb/dwarf2expr.h	/^  virtual CORE_ADDR get_frame_pc ()$/;"	f	struct:dwarf_expr_context
get_frame_pc	gdb/frame.c	/^get_frame_pc (struct frame_info *frame)$/;"	f
get_frame_pc_for_per_cu_dwarf_call	gdb/dwarf2loc.c	/^get_frame_pc_for_per_cu_dwarf_call (void *baton)$/;"	f	file:
get_frame_pc_if_available	gdb/frame.c	/^get_frame_pc_if_available (struct frame_info *frame, CORE_ADDR *pc)$/;"	f
get_frame_program_space	gdb/frame.c	/^get_frame_program_space (struct frame_info *frame)$/;"	f
get_frame_register	gdb/frame.c	/^get_frame_register (struct frame_info *frame,$/;"	f
get_frame_register_bytes	gdb/frame.c	/^get_frame_register_bytes (struct frame_info *frame, int regnum,$/;"	f
get_frame_register_signed	gdb/frame.c	/^get_frame_register_signed (struct frame_info *frame, int regnum)$/;"	f
get_frame_register_unsigned	gdb/frame.c	/^get_frame_register_unsigned (struct frame_info *frame, int regnum)$/;"	f
get_frame_register_value	gdb/frame.c	/^get_frame_register_value (struct frame_info *frame, int regnum)$/;"	f
get_frame_sp	gdb/frame.c	/^get_frame_sp (struct frame_info *this_frame)$/;"	f
get_frame_type	gdb/frame.c	/^get_frame_type (struct frame_info *frame)$/;"	f
get_frame_unwind_stop_reason	gdb/frame.c	/^get_frame_unwind_stop_reason (struct frame_info *frame)$/;"	f
get_frequency	sim/m68hc11/dv-m68hc11.c	/^get_frequency (const char *s, double *f)$/;"	f	file:
get_func_type	bfd/opncls.c	/^typedef char *      (* get_func_type) (bfd *, void *);$/;"	t	file:
get_function_name	gdb/infcall.c	/^get_function_name (CORE_ADDR funaddr, char *buf, int buf_size)$/;"	f	file:
get_gdb_completer_quote_characters	gdb/completer.c	/^get_gdb_completer_quote_characters (void)$/;"	f
get_gdb_index	gdb/contrib/test_pubnames_and_indexes.py	/^def get_gdb_index(filename):$/;"	f
get_gdb_linespec_parser_quote_characters	gdb/linespec.c	/^get_gdb_linespec_parser_quote_characters (void)$/;"	f
get_gdb_program_name	gdb/main.c	/^get_gdb_program_name (void)$/;"	f
get_gdbarch	gdb/gdbarch.sh	/^     get_gdbarch(): Implement the set\/get functions (probably using$/;"	f
get_gdbarch	gdb/probe.h	/^  struct gdbarch *get_gdbarch () const$/;"	f	class:probe
get_get_tsv_func_addr	gdb/gdbserver/tracepoint.c	/^get_get_tsv_func_addr (void)$/;"	f
get_global_method_matchers	gdb/python/lib/gdb/command/xmethods.py	/^def get_global_method_matchers(locus_re, matcher_re):$/;"	f
get_got	bfd/elf64-ia64-vms.c	/^get_got (bfd *abfd, struct elf64_ia64_link_hash_table *ia64_info)$/;"	f	file:
get_got	bfd/elfnn-ia64.c	/^get_got (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
get_got_entry	bfd/elf64-alpha.c	/^get_got_entry (bfd *abfd, struct alpha_elf_link_hash_entry *h,$/;"	f	file:
get_got_entry_list_for_symbol	bfd/arc-got.h	/^get_got_entry_list_for_symbol (bfd *abfd,$/;"	f
get_gp	bfd/elf32-rx.c	/^get_gp (struct bfd_link_info *	info,$/;"	f	file:
get_greg_qualifier_from_value	opcodes/aarch64-dis.c	/^get_greg_qualifier_from_value (aarch64_insn value)$/;"	f	file:
get_h_pc	sim/iq2000/iq2000.c	/^get_h_pc (SIM_CPU *cpu)$/;"	f
get_history_event	readline/histexpand.c	/^get_history_event (string, caller_index, delimiting_quote)$/;"	f
get_history_word_specifier	readline/histexpand.c	/^get_history_word_specifier (spec, from, caller_index)$/;"	f	file:
get_hosting_frame	gdb/findvar.c	/^get_hosting_frame (struct symbol *var, const struct block *var_block,$/;"	f	file:
get_howto_table	bfd/elf32-sh.c	/^get_howto_table (bfd *abfd)$/;"	f	file:
get_idata	sim/common/cgen-cpu.h	/^  const CGEN_INSN * (*get_idata) (SIM_CPU *, int);$/;"	m	struct:__anon627
get_identifier	gdb/macroexp.c	/^get_identifier (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_idxlen	bfd/vms-lib.c	/^get_idxlen (struct lib_index *idx, bfd_boolean is_elfidx)$/;"	f	file:
get_image_name	gdb/gdbserver/win32-low.c	/^get_image_name (HANDLE h, void *address, int unicode)$/;"	f	file:
get_image_name	gdb/windows-nat.c	/^get_image_name (HANDLE h, void *address, int unicode)$/;"	f	file:
get_index	bfd/coffcode.h	1331;"	d
get_index_for_opcode	opcodes/spu-dis.c	/^get_index_for_opcode (unsigned int insn)$/;"	f	file:
get_indirect_call_dest_reg	bfd/elf32-xtensa.c	/^get_indirect_call_dest_reg (xtensa_opcode opcode, unsigned *pdst)$/;"	f	file:
get_indirect_operand	opcodes/tic30-dis.c	/^get_indirect_operand (unsigned short fragment,$/;"	f	file:
get_infcall_suspend_state_regcache	gdb/infrun.c	/^get_infcall_suspend_state_regcache (struct infcall_suspend_state *inf_state)$/;"	f
get_inferior_args	gdb/infcmd.c	/^get_inferior_args (void)$/;"	f
get_inferior_cwd	gdb/gdbserver/inferiors.c	/^get_inferior_cwd ()$/;"	f
get_inferior_cwd	gdb/infcmd.c	/^get_inferior_cwd ()$/;"	f
get_inferior_io_terminal	gdb/infcmd.c	/^get_inferior_io_terminal (void)$/;"	f
get_inferior_stop_soon	gdb/infrun.c	/^get_inferior_stop_soon (execution_control_state *ecs)$/;"	f	file:
get_inflow_inferior_data	gdb/inflow.c	/^get_inflow_inferior_data (struct inferior *inf)$/;"	f	file:
get_init_files	gdb/main.c	/^get_init_files (const char **system_gdbinit,$/;"	f	file:
get_insn_history_modifiers	gdb/record.c	/^get_insn_history_modifiers (const char **arg)$/;"	f	file:
get_insn_length	sim/avr/interp.c	/^get_insn_length (unsigned int p)$/;"	f	file:
get_insn_microblaze	opcodes/microblaze-dis.c	/^get_insn_microblaze (long inst,$/;"	f
get_insn_name	sim/mips/interp.c	/^get_insn_name (sim_cpu *cpu, int i)$/;"	f	file:
get_insn_name	sim/v850/interp.c	/^get_insn_name (sim_cpu *cpu, int i)$/;"	f	file:
get_insn_number	gdb/record.c	/^get_insn_number (const char **arg)$/;"	f	file:
get_insn_size	opcodes/tic54x-dis.c	/^get_insn_size (unsigned short memdata, const insn_template *insn)$/;"	f	file:
get_int	opcodes/pj-dis.c	/^get_int (bfd_vma memaddr, int *iptr, struct disassemble_info *info)$/;"	f	file:
get_int_field_imm	opcodes/microblaze-dis.c	35;"	d	file:
get_int_field_r1	opcodes/microblaze-dis.c	36;"	d	file:
get_int_operand	include/opcode/cgen.h	/^  int (*get_int_operand)$/;"	m	struct:cgen_cpu_desc
get_int_reg_name	opcodes/aarch64-opc.c	/^get_int_reg_name (int regno, aarch64_opnd_qualifier_t qualifier, int sp_reg_p)$/;"	f	file:
get_int_var_value	gdb/ada-lang.c	/^get_int_var_value (const char *name, LONGEST &value)$/;"	f
get_internalvar_function	gdb/value.c	/^get_internalvar_function (struct internalvar *var,$/;"	f	file:
get_internalvar_integer	gdb/value.c	/^get_internalvar_integer (struct internalvar *var, LONGEST *result)$/;"	f
get_interp_info	gdb/interps.c	/^get_interp_info (struct ui *ui)$/;"	f	file:
get_inverted_cond	opcodes/aarch64-opc.c	/^get_inverted_cond (const aarch64_cond *cond)$/;"	f
get_ipa_tdesc	gdb/gdbserver/linux-aarch64-ipa.c	/^get_ipa_tdesc (int idx)$/;"	f
get_ipa_tdesc	gdb/gdbserver/linux-amd64-ipa.c	/^get_ipa_tdesc (int idx)$/;"	f
get_ipa_tdesc	gdb/gdbserver/linux-i386-ipa.c	/^get_ipa_tdesc (int idx)$/;"	f
get_ipa_tdesc	gdb/gdbserver/linux-ppc-ipa.c	/^get_ipa_tdesc (int idx)$/;"	f
get_ipa_tdesc	gdb/gdbserver/linux-s390-ipa.c	/^get_ipa_tdesc (int idx)$/;"	f
get_ipa_tdesc_idx	gdb/gdbserver/linux-low.h	/^  int (*get_ipa_tdesc_idx) (void);$/;"	m	struct:linux_target_ops
get_ipa_tdesc_idx	gdb/gdbserver/target.h	/^  int (*get_ipa_tdesc_idx) (void);$/;"	m	struct:target_ops
get_irel_at_offset	bfd/elf32-xtensa.c	/^get_irel_at_offset (asection *sec,$/;"	f	file:
get_jit_objfile_data	gdb/jit.c	/^get_jit_objfile_data (struct objfile *objf)$/;"	f	file:
get_jit_program_space_data	gdb/jit.c	/^get_jit_program_space_data (void)$/;"	f	file:
get_jump_space_head	gdb/gdbserver/tracepoint.c	/^get_jump_space_head (void)$/;"	f	file:
get_k	sim/avr/interp.c	/^static inline int get_k (word op)$/;"	f	file:
get_k6	sim/avr/interp.c	/^static inline byte get_k6 (word op)$/;"	f	file:
get_kernel_table	gdb/ia64-tdep.c	/^get_kernel_table (unw_word_t ip, unw_dyn_info_t *di)$/;"	f	file:
get_l32r_opcode	bfd/elf32-xtensa.c	/^get_l32r_opcode (void)$/;"	f	file:
get_last_displayed_addr	gdb/stack.c	/^get_last_displayed_addr (void)$/;"	f
get_last_displayed_line	gdb/stack.c	/^get_last_displayed_line (void)$/;"	f
get_last_displayed_pspace	gdb/stack.c	/^get_last_displayed_pspace (void)$/;"	f
get_last_displayed_sal	gdb/stack.c	/^get_last_displayed_sal ()$/;"	f
get_last_displayed_symtab	gdb/stack.c	/^get_last_displayed_symtab (void)$/;"	f
get_last_source_file	gdb/buildsym.c	/^get_last_source_file (void)$/;"	f
get_last_target_status	gdb/infrun.c	/^get_last_target_status (ptid_t *ptidp, struct target_waitstatus *status)$/;"	f
get_last_thread_stack_temporary	gdb/thread.c	/^get_last_thread_stack_temporary (thread_info *tp)$/;"	f
get_le	sim/aarch64/interp.c	/^get_le (unsigned char *buf, unsigned int length)$/;"	f	file:
get_le	sim/m32c/gdb-if.c	/^get_le (unsigned char *buf, int length)$/;"	f	file:
get_le	sim/rl78/gdb-if.c	/^get_le (unsigned char *buf, int length)$/;"	f	file:
get_le	sim/rx/gdb-if.c	/^get_le (unsigned char *buf, int length)$/;"	f	file:
get_line	libiberty/testsuite/test-demangle.c	/^get_line(buf)$/;"	f	file:
get_lines_to_list	gdb/source.c	/^get_lines_to_list (void)$/;"	f
get_linespec_location	gdb/location.c	/^get_linespec_location (const struct event_location *location)$/;"	f
get_linux_gdbarch_data	gdb/linux-tdep.c	/^get_linux_gdbarch_data (struct gdbarch *gdbarch)$/;"	f	file:
get_linux_inferior_data	gdb/linux-tdep.c	/^get_linux_inferior_data (void)$/;"	f	file:
get_local_sym_hash	bfd/elf64-ia64-vms.c	/^get_local_sym_hash (struct elf64_ia64_link_hash_table *ia64_info,$/;"	f	file:
get_local_sym_hash	bfd/elfnn-ia64.c	/^get_local_sym_hash (struct elfNN_ia64_link_hash_table *ia64_info,$/;"	f	file:
get_local_syms	bfd/elf32-avr.c	/^get_local_syms (bfd *input_bfd, struct bfd_link_info *info)$/;"	f	file:
get_local_syms	bfd/elf32-hppa.c	/^get_local_syms (bfd *output_bfd, bfd *input_bfd, struct bfd_link_info *info)$/;"	f	file:
get_local_syms	bfd/elf32-metag.c	/^get_local_syms (bfd *output_bfd ATTRIBUTE_UNUSED, bfd *input_bfd,$/;"	f	file:
get_local_syms	bfd/elf32-nios2.c	/^get_local_syms (bfd *output_bfd ATTRIBUTE_UNUSED, bfd *input_bfd,$/;"	f	file:
get_logsz	opcodes/aarch64-opc.h	/^get_logsz (unsigned int size)$/;"	f
get_long_set_bounds	gdb/m2-valprint.c	/^get_long_set_bounds (struct type *type, LONGEST *low, LONGEST *high)$/;"	f
get_longjmp_target	gdb/gdbarch.c	/^  gdbarch_get_longjmp_target_ftype *get_longjmp_target;$/;"	m	struct:gdbarch	file:
get_longlong	sim/d10v/endian.c	/^get_longlong (uint8 *x)$/;"	f
get_longword	sim/cr16/cr16_sim.h	/^static inline uint32 get_longword (SIM_CPU *cpu, address_word addr)$/;"	f
get_longword	sim/d10v/endian.c	/^get_longword (uint8 *x)$/;"	f
get_loongarch_opcode_by_binfmt	opcodes/loongarch-dis.c	/^get_loongarch_opcode_by_binfmt (insn_t insn)$/;"	f	file:
get_loop_bounds	sim/sh/interp.c	/^get_loop_bounds (int rs, int re, unsigned char *memory, unsigned char *mem_end,$/;"	f	file:
get_loop_bounds_ext	sim/sh/interp.c	/^get_loop_bounds_ext (int rs, int re, unsigned char *memory,$/;"	f	file:
get_lower_bound	opcodes/aarch64-opc.c	/^get_lower_bound (aarch64_opnd_qualifier_t qualifier)$/;"	f	file:
get_lpm	sim/avr/interp.c	/^get_lpm (unsigned int addr)$/;"	f	file:
get_lwp_thread	gdb/gdbserver/linux-low.h	264;"	d
get_macro_table	gdb/buildsym.c	/^get_macro_table (void)$/;"	f
get_main_info	gdb/symtab.c	/^get_main_info (void)$/;"	f	file:
get_map_sym_type	opcodes/arm-dis.c	/^get_map_sym_type (struct disassemble_info *info,$/;"	f	file:
get_matching_xmethod_workers	gdb/extension-priv.h	/^  enum ext_lang_rc (*get_matching_xmethod_workers)$/;"	m	struct:extension_language_ops	typeref:enum:extension_language_ops::get_matching_xmethod_workers
get_matching_xmethod_workers	gdb/extension.c	/^get_matching_xmethod_workers (struct type *type, const char *method_name,$/;"	f
get_max_completions_reached_message	gdb/completer.c	/^get_max_completions_reached_message (void)$/;"	f
get_mem_ptr	sim/erc32/erc32.c	/^get_mem_ptr(addr, size)$/;"	f	file:
get_memory_packet_size	gdb/remote.c	/^remote_target::get_memory_packet_size (struct memory_packet_config *config)$/;"	f	class:remote_target
get_memory_read_packet_size	gdb/remote.c	/^remote_target::get_memory_read_packet_size ()$/;"	f	class:remote_target
get_memory_write_packet_size	gdb/remote.c	/^remote_target::get_memory_write_packet_size ()$/;"	f	class:remote_target
get_memory_xfer_limit	gdb/remote.c	/^remote_target::get_memory_xfer_limit ()$/;"	f	class:remote_target
get_memory_xfer_limit	gdb/target-delegates.c	/^debug_target::get_memory_xfer_limit ()$/;"	f	class:debug_target
get_memory_xfer_limit	gdb/target-delegates.c	/^dummy_target::get_memory_xfer_limit ()$/;"	f	class:dummy_target
get_memory_xfer_limit	gdb/target-delegates.c	/^target_ops::get_memory_xfer_limit ()$/;"	f	class:target_ops
get_method_matchers_in_loci	gdb/python/lib/gdb/command/xmethods.py	/^def get_method_matchers_in_loci(loci, locus_re, matcher_re):$/;"	f
get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-low.h	/^  int (*get_min_fast_tracepoint_insn_len) (void);$/;"	m	struct:linux_target_ops
get_min_fast_tracepoint_insn_len	gdb/gdbserver/target.h	/^  int (*get_min_fast_tracepoint_insn_len) (void);$/;"	m	struct:target_ops
get_min_fast_tracepoint_insn_len	gdb/remote.c	/^remote_target::get_min_fast_tracepoint_insn_len ()$/;"	f	class:remote_target
get_min_fast_tracepoint_insn_len	gdb/target-delegates.c	/^debug_target::get_min_fast_tracepoint_insn_len ()$/;"	f	class:debug_target
get_min_fast_tracepoint_insn_len	gdb/target-delegates.c	/^dummy_target::get_min_fast_tracepoint_insn_len ()$/;"	f	class:dummy_target
get_min_fast_tracepoint_insn_len	gdb/target-delegates.c	/^target_ops::get_min_fast_tracepoint_insn_len ()$/;"	f	class:target_ops
get_mips_reg_size	bfd/elfxx-mips.c	/^get_mips_reg_size (int reg_size)$/;"	f	file:
get_name	bfd/cofflink.c	/^get_name (char *ptr, char **dst)$/;"	f	file:
get_name	gdb/gnulib/import/fchdir.c	/^get_name (char const *dir)$/;"	f	file:
get_name	gdb/probe.h	/^  const std::string &get_name () const$/;"	f	class:probe
get_native_target	gdb/target.c	/^get_native_target ()$/;"	f
get_nds32_elf_blank_total	bfd/elf32-nds32.c	/^get_nds32_elf_blank_total (nds32_elf_blank_t **blank_p, bfd_vma addr,$/;"	f	file:
get_new_file_names	gdb/compile/compile.c	/^get_new_file_names ()$/;"	f	file:
get_next_file_handler_to_handle_and_advance	gdb/event-loop.c	/^get_next_file_handler_to_handle_and_advance (void)$/;"	f	file:
get_next_frame	gdb/frame.c	/^get_next_frame (struct frame_info *this_frame)$/;"	f
get_next_frame_sentinel_okay	gdb/frame.c	/^get_next_frame_sentinel_okay (struct frame_info *this_frame)$/;"	f
get_next_header	gdb/ui-out.c	/^bool ui_out_table::get_next_header (int *colno, int *width, ui_align *alignment,$/;"	f	class:ui_out_table
get_next_pcs	gdb/gdbserver/linux-low.h	/^  std::vector<CORE_ADDR> (*get_next_pcs) (struct regcache *regcache);$/;"	m	class:linux_target_ops::std
get_next_pcs_addr_bits_remove	gdb/gdbserver/linux-arm-low.c	/^get_next_pcs_addr_bits_remove (struct arm_get_next_pcs *self, CORE_ADDR val)$/;"	f	file:
get_next_pcs_is_thumb	gdb/gdbserver/linux-arm-low.c	/^get_next_pcs_is_thumb (struct arm_get_next_pcs *self)$/;"	f	file:
get_next_pcs_ops	gdb/gdbserver/linux-arm-low.c	/^static struct arm_get_next_pcs_ops get_next_pcs_ops = {$/;"	v	typeref:struct:arm_get_next_pcs_ops	file:
get_next_pcs_read_memory_unsigned_integer	gdb/gdbserver/linux-arm-low.c	/^get_next_pcs_read_memory_unsigned_integer (CORE_ADDR memaddr,$/;"	f	file:
get_next_pcs_syscall_next_pc	gdb/gdbserver/linux-arm-low.c	/^get_next_pcs_syscall_next_pc (struct arm_get_next_pcs *self)$/;"	f	file:
get_next_token_for_substitution	gdb/macroexp.c	/^get_next_token_for_substitution (struct macro_buffer *replacement_list,$/;"	f	file:
get_no_prettyformat_print_options	gdb/valprint.c	/^get_no_prettyformat_print_options (struct value_print_options *opts)$/;"	f
get_now	sim/h8300/compile.c	/^get_now (void)$/;"	f	file:
get_now	sim/sh/interp.c	/^get_now (void)$/;"	f	file:
get_nto_thread_info	gdb/nto-tdep.h	/^get_nto_thread_info (thread_info *thread)$/;"	f
get_number	gdb/cli/cli-utils.c	/^get_number (char **pp)$/;"	f
get_number	gdb/cli/cli-utils.c	/^get_number (const char **pp)$/;"	f
get_number	gdb/cli/cli-utils.c	/^number_or_range_parser::get_number ()$/;"	f	class:number_or_range_parser
get_number_extra_fields	gdb/probe.c	/^get_number_extra_fields (const static_probe_ops *spops)$/;"	f	file:
get_number_of_operands	opcodes/cr16-dis.c	/^get_number_of_operands (void)$/;"	f	file:
get_number_of_operands	opcodes/crx-dis.c	/^get_number_of_operands (void)$/;"	f	file:
get_number_trailer	gdb/cli/cli-utils.c	/^get_number_trailer (const char **pp, int trailer)$/;"	f
get_objfile_arch	gdb/objfiles.c	/^get_objfile_arch (const struct objfile *objfile)$/;"	f
get_objfile_bfd_data	gdb/objfiles.c	/^get_objfile_bfd_data (struct objfile *objfile, struct bfd *abfd)$/;"	f	file:
get_objfile_pspace_data	gdb/objfiles.c	/^get_objfile_pspace_data (struct program_space *pspace)$/;"	f	file:
get_offset_int_reg_name	opcodes/aarch64-opc.c	/^get_offset_int_reg_name (const aarch64_opnd_info *opnd)$/;"	f	file:
get_offsets	gdb/remote.c	/^remote_target::get_offsets ()$/;"	f	class:remote_target
get_op	sim/msp430/msp430-sim.c	/^get_op (SIM_DESC sd, MSP430_Opcode_Decoded *opc, int n)$/;"	f	file:
get_op	sim/rl78/rl78.c	/^get_op (const RL78_Opcode_Decoded *rd, int i, int for_data)$/;"	f	file:
get_op	sim/rx/rx.c	/^get_op (const RX_Opcode_Decoded *rd, int i)$/;"	f	file:
get_opc_prefix	opcodes/ia64-opc.c	/^get_opc_prefix (const char **ptr, char *dest)$/;"	f	file:
get_opcode	bfd/libhppa.h	380;"	d
get_opcode	opcodes/mmix-dis.c	/^get_opcode (unsigned long insn)$/;"	f	file:
get_opcode_dependent_value	include/opcode/aarch64.h	/^get_opcode_dependent_value (const aarch64_opcode *opcode)$/;"	f
get_opcode_entry	opcodes/cris-dis.c	/^get_opcode_entry (unsigned int insn,$/;"	f	file:
get_opd	bfd/elf64-hppa.c	/^get_opd (bfd *abfd,$/;"	f	file:
get_opd_info	bfd/elf64-ppc.c	/^get_opd_info (asection * sec)$/;"	f	file:
get_operand	bfd/xtensa-isa.c	/^get_operand (xtensa_isa_internal *intisa, xtensa_opcode opc, int opnd)$/;"	f	file:
get_operand_field_width	opcodes/aarch64-opc.h	/^get_operand_field_width (const aarch64_operand *operand, unsigned n)$/;"	f
get_operand_fields_width	opcodes/aarch64-opc.h	/^get_operand_fields_width (const aarch64_operand *operand)$/;"	f
get_operand_from_code	opcodes/aarch64-opc.h	/^get_operand_from_code (enum aarch64_opnd code)$/;"	f
get_operand_possible_qualifiers	opcodes/aarch64-dis.c	/^get_operand_possible_qualifiers (int idx,$/;"	f	file:
get_operand_specific_data	opcodes/aarch64-opc.h	/^get_operand_specific_data (const aarch64_operand *operand)$/;"	f
get_operand_value	opcodes/v850-dis.c	/^get_operand_value (const struct v850_operand *operand,$/;"	f	file:
get_operands	sim/cr16/interp.c	/^get_operands (operand_desc *s, uint64 ins, int isize, int nops)$/;"	f	file:
get_operands	sim/d10v/interp.c	/^get_operands (struct simops *s, uint32 ins)$/;"	f	file:
get_optional_operand_default_value	include/opcode/aarch64.h	/^get_optional_operand_default_value (const aarch64_opcode *opcode)$/;"	f
get_origin	gdb/testsuite/gdb.base/sym-file-loader.c	/^get_origin (void)$/;"	f	file:
get_osdata	gdb/osdata.c	/^get_osdata (const char *type)$/;"	f
get_osdata_column	gdb/osdata.c	/^get_osdata_column (const osdata_item &item, const char *name)$/;"	f
get_other_inferior	gdb/mi/mi-main.c	/^get_other_inferior (struct inferior *inf, void *arg)$/;"	f	file:
get_out_value_type	gdb/compile/compile-object-load.c	/^get_out_value_type (struct symbol *func_sym, struct objfile *objfile,$/;"	f	file:
get_pair_unit	opcodes/metag-dis.c	/^get_pair_unit (unsigned int unit)$/;"	f	file:
get_path	sim/common/syscall.c	/^get_path (host_callback *cb, CB_SYSCALL *sc, TADDR addr, char **bufp)$/;"	f	file:
get_pc	gdb/gdbserver/linux-low.c	/^get_pc (struct lwp_info *lwp)$/;"	f	file:
get_pc	gdb/gdbserver/linux-low.h	/^  CORE_ADDR (*get_pc) (struct regcache *regcache);$/;"	m	struct:linux_target_ops
get_pc_function_start	gdb/blockframe.c	/^get_pc_function_start (CORE_ADDR pc)$/;"	f
get_pde	gdb/go32-nat.c	/^get_pde (int n)$/;"	f	file:
get_pe_section_index	gdb/coff-pe-read.c	/^get_pe_section_index (const char *section_name,$/;"	f	file:
get_pending_events_token	gdb/remote-notif.h	/^  struct async_event_handler *get_pending_events_token;$/;"	m	struct:remote_notif_state	typeref:struct:remote_notif_state::async_event_handler
get_phdr_phnum_from_proc_auxv	gdb/gdbserver/linux-low.c	/^get_phdr_phnum_from_proc_auxv (const int pid, const int is_elf64,$/;"	f	file:
get_plt	bfd/elf64-hppa.c	/^get_plt (bfd *abfd,$/;"	f	file:
get_plt_index	bfd/elf32-sh.c	/^get_plt_index (const struct elf_sh_plt_info *info, bfd_vma offset)$/;"	f	file:
get_plt_info	bfd/elf32-sh.c	/^get_plt_info (bfd *abfd, bfd_boolean pic_p)$/;"	f	file:
get_plt_offset	bfd/elf32-sh.c	/^get_plt_offset (const struct elf_sh_plt_info *info, bfd_vma plt_index)$/;"	f	file:
get_pltoff	bfd/elf64-ia64-vms.c	/^get_pltoff (bfd *abfd, struct elf64_ia64_link_hash_table *ia64_info)$/;"	f	file:
get_pltoff	bfd/elfnn-ia64.c	/^get_pltoff (bfd *abfd, struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
get_positive_number_trailer	gdb/tid-parse.c	/^get_positive_number_trailer (const char **pp, int trailer, const char *string)$/;"	f	file:
get_powerpc_dialect	opcodes/ppc-dis.c	/^get_powerpc_dialect (struct disassemble_info *info)$/;"	f	file:
get_pp_number	gdb/macroexp.c	/^get_pp_number (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_prefix_len	opcodes/ia64-gen.c	/^get_prefix_len (const char *name)$/;"	f	file:
get_preg_name	sim/bfin/bfin-sim.c	/^get_preg_name (int reg)$/;"	f	file:
get_prev_frame	gdb/frame.c	/^get_prev_frame (struct frame_info *this_frame)$/;"	f
get_prev_frame_always	gdb/frame.c	/^get_prev_frame_always (struct frame_info *this_frame)$/;"	f
get_prev_frame_always_1	gdb/frame.c	/^get_prev_frame_always_1 (struct frame_info *this_frame)$/;"	f	file:
get_prev_frame_id_by_id	gdb/frame.c	/^get_prev_frame_id_by_id (struct frame_id id)$/;"	f
get_prev_frame_if_no_cycle	gdb/frame.c	/^get_prev_frame_if_no_cycle (struct frame_info *this_frame)$/;"	f	file:
get_prev_frame_raw	gdb/frame.c	/^get_prev_frame_raw (struct frame_info *this_frame)$/;"	f	file:
get_print_cell	gdb/common/print-utils.c	/^get_print_cell (void)$/;"	f
get_priority	gdb/python/lib/gdb/frames.py	/^def get_priority(filter_item):$/;"	f
get_probe_location	gdb/location.c	/^get_probe_location (const struct event_location *location)$/;"	f
get_process_owner	gdb/nat/linux-osdata.c	/^get_process_owner (uid_t *owner, PID_T pid)$/;"	f	file:
get_progbounds_iterator	sim/cris/sim-if.c	/^get_progbounds_iterator (bfd *abfd ATTRIBUTE_UNUSED, asection *s, void *vp)$/;"	f	file:
get_program_header_size	bfd/elf.c	/^get_program_header_size (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
get_prompt	gdb/top.c	/^get_prompt (void)$/;"	f
get_prompt	readline/examples/excallback.c	/^get_prompt(void)$/;"	f
get_prompt_for_continue_wait_time	gdb/utils.c	/^get_prompt_for_continue_wait_time ()$/;"	f
get_provider	gdb/probe.h	/^  const std::string &get_provider () const$/;"	f	class:probe
get_pte	gdb/go32-nat.c	/^get_pte (unsigned long pde, int n)$/;"	f	file:
get_ptrace_pid	gdb/inf-ptrace.c	/^get_ptrace_pid (ptid_t ptid)$/;"	f
get_pub_info	gdb/contrib/test_pubnames_and_indexes.py	/^def get_pub_info(filename, readelf_option):$/;"	f
get_punctuator	gdb/macroexp.c	/^get_punctuator (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_py_iter_from_func	gdb/python/py-framefilter.c	/^get_py_iter_from_func (PyObject *filter, const char *func)$/;"	f	file:
get_q	sim/avr/interp.c	/^static inline byte get_q (word op)$/;"	f	file:
get_qualifier_from_partial_encoding	opcodes/aarch64-dis.c	/^get_qualifier_from_partial_encoding (aarch64_insn value,$/;"	f	file:
get_r	sim/avr/interp.c	/^static inline byte get_r (word op)$/;"	f	file:
get_r16	sim/avr/interp.c	/^static inline byte get_r16 (word op)$/;"	f	file:
get_r16_23	sim/avr/interp.c	/^static inline byte get_r16_23 (word op)$/;"	f	file:
get_r2off	bfd/elf64-ppc.c	/^get_r2off (struct bfd_link_info *info,$/;"	f	file:
get_r_debug	gdb/gdbserver/linux-low.c	/^get_r_debug (const int pid, const int is_elf64)$/;"	f	file:
get_ramstart	bfd/elf32-rl78.c	/^get_ramstart (struct bfd_link_info *  info,$/;"	f	file:
get_ramstart	bfd/elf32-rx.c	/^get_ramstart (struct bfd_link_info *  info,$/;"	f	file:
get_raw_reg	gdb/gdbserver/linux-aarch64-ipa.c	/^get_raw_reg (const unsigned char *raw_regs, int regnum)$/;"	f
get_raw_reg	gdb/gdbserver/linux-amd64-ipa.c	/^get_raw_reg (const unsigned char *raw_regs, int regnum)$/;"	f
get_raw_reg	gdb/gdbserver/linux-i386-ipa.c	/^get_raw_reg (const unsigned char *raw_regs, int regnum)$/;"	f
get_raw_reg	gdb/gdbserver/linux-ppc-ipa.c	/^get_raw_reg (const unsigned char *raw_regs, int regnum)$/;"	f
get_raw_reg	gdb/gdbserver/linux-s390-ipa.c	/^get_raw_reg (const unsigned char *raw_regs, int regnum)$/;"	f
get_raw_reg_func_addr	gdb/gdbserver/tracepoint.c	/^get_raw_reg_func_addr (void)$/;"	f
get_raw_reg_ptr	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR get_raw_reg_ptr_type get_raw_reg_ptr = get_raw_reg;$/;"	v
get_raw_reg_ptr	gdb/gdbserver/tracepoint.c	129;"	d	file:
get_raw_reg_ptr_type	gdb/gdbserver/tracepoint.c	/^typedef ULONGEST (*get_raw_reg_ptr_type) (const unsigned char *, int);$/;"	t	file:
get_raw_trace_data	gdb/remote.c	/^remote_target::get_raw_trace_data (gdb_byte *buf, ULONGEST offset, LONGEST len)$/;"	f	class:remote_target
get_raw_trace_data	gdb/target-delegates.c	/^debug_target::get_raw_trace_data (gdb_byte *arg0, ULONGEST arg1, LONGEST arg2)$/;"	f	class:debug_target
get_raw_trace_data	gdb/target-delegates.c	/^dummy_target::get_raw_trace_data (gdb_byte *arg0, ULONGEST arg1, LONGEST arg2)$/;"	f	class:dummy_target
get_raw_trace_data	gdb/target-delegates.c	/^target_ops::get_raw_trace_data (gdb_byte *arg0, ULONGEST arg1, LONGEST arg2)$/;"	f	class:target_ops
get_read_buffer	gdb/python/py-inferior.c	/^get_read_buffer (PyObject *self, Py_ssize_t segment, void **ptrptr)$/;"	f	file:
get_reg	sim/m32c/reg.c	/^get_reg (reg_id id)$/;"	f
get_reg	sim/rl78/cpu.c	/^get_reg (RL78_Register regno)$/;"	f
get_reg	sim/rx/reg.c	/^get_reg (int id)$/;"	f
get_reg64	sim/rx/reg.c	/^get_reg64 (int id)$/;"	f
get_reg64_i	sim/rx/reg.c	/^get_reg64_i (int id)$/;"	f	file:
get_reg_i	sim/m32c/reg.c	/^get_reg_i (reg_id id)$/;"	f	file:
get_reg_i	sim/rx/reg.c	/^get_reg_i (int id)$/;"	f	file:
get_reg_ll	sim/m32c/reg.c	/^get_reg_ll (reg_id id)$/;"	f
get_reg_mask	gdb/nat/mips-linux-watch.c	/^get_reg_mask (struct pt_watch_regs *regs, int n)$/;"	f	file:
get_reg_name	gdb/ia64-libunwind-tdep.c	/^static char *get_reg_name = STRINGIFY(UNW_OBJ(get_reg));$/;"	v	file:
get_regi	sim/erc32/func.c	/^get_regi(struct pstate * sregs, int32 reg, char *buf)$/;"	f
get_register_operand	opcodes/tic30-dis.c	/^get_register_operand (unsigned char fragment, char *buffer)$/;"	f	file:
get_register_status	gdb/gdbserver/regcache.c	/^regcache::get_register_status (int regnum) const$/;"	f	class:regcache
get_register_status	gdb/regcache.c	/^reg_buffer::get_register_status (int regnum) const$/;"	f	class:reg_buffer
get_regs_type	gdb/compile/compile-object-load.c	/^get_regs_type (struct symbol *func_sym, struct objfile *objfile)$/;"	f	file:
get_regset	gdb/nto-procfs.c	/^get_regset (int regset, char *buf, int bufsize, int *regsize)$/;"	f	file:
get_reloc_section	bfd/elf-bfd.h	/^  asection *(*get_reloc_section) (bfd *abfd, const char *name);$/;"	m	struct:elf_backend_data
get_reloc_section	bfd/elf64-hppa.c	/^get_reloc_section (bfd *abfd,$/;"	f	file:
get_reloc_section	bfd/elf64-ia64-vms.c	/^get_reloc_section (bfd *abfd,$/;"	f	file:
get_reloc_section	bfd/elfnn-ia64.c	/^get_reloc_section (bfd *abfd,$/;"	f	file:
get_relocated_address	gdb/dtrace-probe.c	/^dtrace_probe::get_relocated_address (struct objfile *objfile)$/;"	f	class:dtrace_probe
get_relocated_address	gdb/stap-probe.c	/^stap_probe::get_relocated_address (struct objfile *objfile)$/;"	f	class:stap_probe
get_relocation_opcode	bfd/elf32-xtensa.c	/^get_relocation_opcode (bfd *abfd,$/;"	f	file:
get_relocation_opnd	bfd/elf32-xtensa.c	/^get_relocation_opnd (xtensa_opcode opcode, int r_type)$/;"	f	file:
get_relocation_slot	bfd/elf32-xtensa.c	/^get_relocation_slot (int r_type)$/;"	f
get_relocs	bfd/elf64-ppc.c	/^get_relocs (asection *sec, int count)$/;"	f	file:
get_remote_arch_state	gdb/remote.c	/^remote_state::get_remote_arch_state (struct gdbarch *gdbarch)$/;"	f	class:remote_state
get_remote_exec_file	gdb/remote.c	/^get_remote_exec_file (void)$/;"	f	file:
get_remote_inferior	gdb/remote.c	/^get_remote_inferior (inferior *inf)$/;"	f	file:
get_remote_packet_size	gdb/remote.c	/^remote_target::get_remote_packet_size ()$/;"	f	class:remote_target
get_remote_state	gdb/remote.c	/^remote_target::get_remote_state ()$/;"	f	class:remote_target
get_remote_thread_info	gdb/remote.c	/^get_remote_thread_info (ptid_t ptid)$/;"	f	file:
get_remote_thread_info	gdb/remote.c	/^get_remote_thread_info (thread_info *thread)$/;"	f	file:
get_replace_function	bfd/elf32-arc.c	/^get_replace_function (bfd *abfd, unsigned int r_type)$/;"	f	file:
get_request	gdb/gdbserver/linux-low.h	/^  int get_request, set_request;$/;"	m	struct:regset_info
get_request	gdb/gdbserver/lynx-low.h	/^  int get_request, set_request;$/;"	m	struct:lynx_regset_info
get_result_type	gdb/extension.c	/^xmethod_worker::get_result_type (value *object, value **args, int nargs)$/;"	f	class:xmethod_worker
get_result_type	gdb/python/lib/gdb/xmethod.py	/^    def get_result_type(self, *args):$/;"	m	class:XMethodWorker
get_result_type	gdb/testsuite/gdb.python/py-xmethods.py	/^    def get_result_type(self, obj, arg):$/;"	m	class:E_method_char_worker
get_result_type_method_name	gdb/python/py-xmethods.c	/^static const char get_result_type_method_name[] = "get_result_type";$/;"	v	file:
get_return_value	gdb/infcmd.c	/^get_return_value (struct value *function, struct type *value_type)$/;"	f
get_rfd	gdb/mdebugread.c	/^get_rfd (int cf, int rf)$/;"	f	file:
get_romstart	bfd/elf32-rl78.c	/^get_romstart (struct bfd_link_info *  info,$/;"	f	file:
get_romstart	bfd/elf32-rx.c	/^get_romstart (struct bfd_link_info *  info,$/;"	f	file:
get_run_time	libiberty/getruntime.c	/^get_run_time (void)$/;"	f
get_running_thread_id	gdb/ravenscar-thread.c	/^get_running_thread_id (int cpu)$/;"	f	file:
get_running_thread_msymbol	gdb/ravenscar-thread.c	/^get_running_thread_msymbol (void)$/;"	f	file:
get_sal_arch	gdb/breakpoint.c	/^get_sal_arch (struct symtab_and_line sal)$/;"	f
get_saveloc_name	gdb/ia64-libunwind-tdep.c	/^static char *get_saveloc_name = STRINGIFY(UNW_OBJ(get_save_loc));$/;"	v	file:
get_scope_pc_bounds	gdb/dwarf2read.c	/^get_scope_pc_bounds (struct die_info *die,$/;"	f	file:
get_sec_type_attr	bfd/elf-bfd.h	/^  const struct bfd_elf_special_section * (*get_sec_type_attr)$/;"	m	struct:elf_backend_data	typeref:struct:elf_backend_data::get_sec_type_attr
get_secondary_compatible_arch	bfd/elf32-arm.c	/^get_secondary_compatible_arch (bfd *abfd)$/;"	f	file:
get_section_bfd_owner	gdb/dwarf2read.c	/^get_section_bfd_owner (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_bfd_section	gdb/dwarf2read.c	/^get_section_bfd_section (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_descriptor	gdb/gdb_bfd.c	/^get_section_descriptor (asection *section)$/;"	f	file:
get_section_file_name	gdb/dwarf2read.c	/^get_section_file_name (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_flags	gdb/dwarf2read.c	/^get_section_flags (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_id	gdb/dwarf2read.c	/^get_section_id (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_index	gdb/symfile.c	/^get_section_index (struct objfile *objfile, const char *section_name)$/;"	f
get_section_name	gdb/dwarf2read.c	/^get_section_name (const struct dwarf2_section_info *section)$/;"	f	file:
get_section_table	gdb/bfd-target.c	/^target_bfd::get_section_table ()$/;"	f	class:target_bfd
get_section_table	gdb/exec.c	/^exec_target::get_section_table ()$/;"	f	class:exec_target
get_section_table	gdb/target-delegates.c	/^debug_target::get_section_table ()$/;"	f	class:debug_target
get_section_table	gdb/target-delegates.c	/^dummy_target::get_section_table ()$/;"	f	class:dummy_target
get_section_table	gdb/target-delegates.c	/^target_ops::get_section_table ()$/;"	f	class:target_ops
get_section_vmas	gdb/coff-pe-read.c	/^get_section_vmas (bfd *abfd, asection *sectp, void *context)$/;"	f	file:
get_seg_count	gdb/python/py-inferior.c	/^get_seg_count (PyObject *self, Py_ssize_t *lenp)$/;"	f	file:
get_segment_type	bfd/elf.c	/^get_segment_type (unsigned int p_type)$/;"	f	file:
get_selected_block	gdb/stack.c	/^get_selected_block (CORE_ADDR *addr_in_block)$/;"	f
get_selected_frame	gdb/frame.c	/^get_selected_frame (const char *message)$/;"	f
get_selected_frame_if_set	gdb/frame.c	/^get_selected_frame_if_set (void)$/;"	f
get_selected_pc_producer_options	gdb/compile/compile.c	/^get_selected_pc_producer_options (void)$/;"	f	file:
get_selected_regs	gdb/stubs/ia64vms-stub.c	/^get_selected_regs (void)$/;"	f	file:
get_selections	gdb/ada-lang.c	/^get_selections (int *choices, int n_choices, int max_results,$/;"	f
get_set_addr_str	opcodes/metag-dis.c	/^get_set_addr_str (char *buf, unsigned int buf_size, unsigned int size,$/;"	f	file:
get_set_ext_addr_str	opcodes/metag-dis.c	/^get_set_ext_addr_str (char *buf, unsigned int buf_size, unsigned int size,$/;"	f	file:
get_set_string	gdb/python/lib/gdb/command/prompt.py	/^    def get_set_string (self):$/;"	m	class:_ExtendedPrompt
get_set_tsv_func_addr	gdb/gdbserver/tracepoint.c	/^get_set_tsv_func_addr (void)$/;"	f
get_set_value	gdb/python/py-param.c	/^get_set_value (const char *args, int from_tty,$/;"	f	file:
get_shared_library_fullname	intl/relocatable.c	/^get_shared_library_fullname ()$/;"	f	file:
get_show_string	gdb/python/lib/gdb/command/prompt.py	/^    def get_show_string (self, pvalue):$/;"	m	class:_ExtendedPrompt
get_show_value	gdb/python/py-param.c	/^get_show_value (struct ui_file *file, int from_tty,$/;"	f	file:
get_sib	opcodes/i386-dis.c	/^get_sib (disassemble_info *info, int sizeflag)$/;"	f	file:
get_siginfo_type	gdb/gdbarch.c	/^  gdbarch_get_siginfo_type_ftype *get_siginfo_type;$/;"	m	struct:gdbarch	file:
get_signaled_thread	gdb/aix-thread.c	/^get_signaled_thread (void)$/;"	f	file:
get_signatured_type	gdb/dwarf2read.c	/^get_signatured_type (struct die_info *die, ULONGEST signature,$/;"	f	file:
get_signed_type	gdb/dwarf2expr.c	/^get_signed_type (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
get_signed_type_minmax	gdb/gdbtypes.c	/^get_signed_type_minmax (struct type *type, LONGEST *min, LONGEST *max)$/;"	f
get_sim_inferior_data	gdb/remote-sim.c	/^get_sim_inferior_data (struct inferior *inf, int sim_instance_needed)$/;"	f	file:
get_sim_inferior_data_by_ptid	gdb/remote-sim.c	/^get_sim_inferior_data_by_ptid (ptid_t ptid, int sim_instance_needed)$/;"	f	file:
get_single_format	bfd/elf32-xtensa.c	/^get_single_format (xtensa_opcode opcode)$/;"	f	file:
get_slave_pty	readline/examples/rlfe/rlfe.c	/^int get_slave_pty(char *name) { $/;"	f
get_solib_aix_inferior_data	gdb/solib-aix.c	/^get_solib_aix_inferior_data (struct inferior *inf)$/;"	f	file:
get_spe_registers	gdb/ppc-linux-nat.c	/^get_spe_registers (int tid, struct gdb_evrregset_t *evrregset)$/;"	f	file:
get_src	sim/m32c/srcdest.c	/^get_src (srcdest sd)$/;"	f
get_sreg_qualifier_from_value	opcodes/aarch64-dis.c	/^get_sreg_qualifier_from_value (aarch64_insn value)$/;"	f	file:
get_stack_frame_id	gdb/frame.c	/^get_stack_frame_id (struct frame_info *next_frame)$/;"	f
get_stap_base_address	gdb/stap-probe.c	/^get_stap_base_address (bfd *obfd, bfd_vma *base)$/;"	f	file:
get_stap_base_address_1	gdb/stap-probe.c	/^get_stap_base_address_1 (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
get_startup_shell	gdb/nat/fork-inferior.c	/^get_startup_shell ()$/;"	f	file:
get_static_ops	gdb/dtrace-probe.c	/^dtrace_probe::get_static_ops () const$/;"	f	class:dtrace_probe
get_static_ops	gdb/stap-probe.c	/^stap_probe::get_static_ops () const$/;"	f	class:stap_probe
get_status	gdb/nat/x86-dregs.h	/^    unsigned long (*get_status) (void);$/;"	m	struct:x86_dr_low_type
get_status	sim/ppc/hw_ide.c	/^get_status(device *me,$/;"	f	file:
get_status_string	gdb/python/lib/gdb/command/xmethods.py	/^    def get_status_string(m):$/;"	f	function:print_xm_info
get_stop_id	gdb/infrun.c	/^get_stop_id (void)$/;"	f
get_store_name	sim/bfin/bfin-sim.c	/^get_store_name (SIM_CPU *cpu, bu32 *p)$/;"	f	file:
get_string_literal	gdb/macroexp.c	/^get_string_literal (struct macro_buffer *tok, char *p, char *end)$/;"	f	file:
get_stub	bfd/elf64-hppa.c	/^get_stub (bfd *abfd,$/;"	f	file:
get_stuff_in_command	bfd/doc/chew.c	/^get_stuff_in_command ()$/;"	f	file:
get_subst_pattern	readline/histexpand.c	/^get_subst_pattern (str, iptr, delimiter, is_rhs, lenptr)$/;"	f	file:
get_substitute_path_rule	gdb/source.c	/^get_substitute_path_rule (const char *path)$/;"	f	file:
get_svr4_info	gdb/solib-svr4.c	/^get_svr4_info (void)$/;"	f	file:
get_sym_code_type	opcodes/aarch64-dis.c	/^get_sym_code_type (struct disassemble_info *info, int n,$/;"	f	file:
get_sym_code_type	opcodes/arm-dis.c	/^get_sym_code_type (struct disassemble_info *info,$/;"	f	file:
get_sym_h	bfd/elf32-ppc.c	/^get_sym_h (struct elf_link_hash_entry **hp,$/;"	f	file:
get_sym_h	bfd/elf32-spu.c	/^get_sym_h (struct elf_link_hash_entry **hp,$/;"	f	file:
get_sym_h	bfd/elf64-ppc.c	/^get_sym_h (struct elf_link_hash_entry **hp,$/;"	f	file:
get_symbol_cache	gdb/symtab.c	/^get_symbol_cache (struct program_space *pspace)$/;"	f	file:
get_symbol_leading_char	gdb/minsyms.c	/^get_symbol_leading_char (bfd *abfd)$/;"	f	file:
get_symbol_name_matcher	gdb/language.c	/^get_symbol_name_matcher (const language_defn *lang,$/;"	f
get_symbol_read_needs	gdb/symtab.h	/^  enum symbol_needs_kind (*get_symbol_read_needs) (struct symbol * symbol);$/;"	m	struct:symbol_computed_ops	typeref:enum:symbol_computed_ops::get_symbol_read_needs
get_symbol_value	bfd/coff-sh.c	/^get_symbol_value (asymbol *symbol)$/;"	f	file:
get_symbol_value	bfd/elf32-rl78.c	/^get_symbol_value (const char *		  name,$/;"	f	file:
get_symbol_value	bfd/elf32-rx.c	/^get_symbol_value (const char *		  name,$/;"	f	file:
get_symbol_value_maybe	bfd/elf32-rx.c	/^get_symbol_value_maybe (const char *		name,$/;"	f	file:
get_symfile_segment_data	gdb/symfile.c	/^get_symfile_segment_data (bfd *abfd)$/;"	f
get_symtab	gdb/python/py-linetable.c	/^get_symtab (PyObject *linetable)$/;"	f	file:
get_syscall_by_name	gdb/xml-syscall.c	/^get_syscall_by_name (struct gdbarch *gdbarch, const char *syscall_name,$/;"	f
get_syscall_by_name	gdb/xml-syscall.c	/^get_syscall_by_name (struct gdbarch *gdbarch,$/;"	f
get_syscall_by_number	gdb/xml-syscall.c	/^get_syscall_by_number (struct gdbarch *gdbarch,$/;"	f
get_syscall_group_names	gdb/xml-syscall.c	/^get_syscall_group_names (struct gdbarch *gdbarch)$/;"	f
get_syscall_names	gdb/xml-syscall.c	/^get_syscall_names (struct gdbarch *gdbarch)$/;"	f
get_syscall_number	gdb/gdbarch.c	/^  gdbarch_get_syscall_number_ftype *get_syscall_number;$/;"	m	struct:gdbarch	file:
get_syscall_trapinfo	gdb/gdbserver/linux-low.c	/^get_syscall_trapinfo (struct lwp_info *lwp, int *sysno)$/;"	f	file:
get_syscall_trapinfo	gdb/gdbserver/linux-low.h	/^  void (*get_syscall_trapinfo) (struct regcache *regcache, int *sysno);$/;"	m	struct:linux_target_ops
get_syscalls_by_group	gdb/xml-syscall.c	/^get_syscalls_by_group (struct gdbarch *gdbarch, const char *group)$/;"	f
get_sysdep_segment_value	intl/loadmsgcat.c	/^get_sysdep_segment_value (name)$/;"	f	file:
get_tag	sim/frv/cache.c	/^get_tag (FRV_CACHE *cache, SI address, FRV_CACHE_TAG **return_tag)$/;"	f	file:
get_tailcall_unwinder	gdb/record-btrace.c	/^record_btrace_target::get_tailcall_unwinder ()$/;"	f	class:record_btrace_target
get_tailcall_unwinder	gdb/target-delegates.c	/^debug_target::get_tailcall_unwinder ()$/;"	f	class:debug_target
get_tailcall_unwinder	gdb/target-delegates.c	/^dummy_target::get_tailcall_unwinder ()$/;"	f	class:dummy_target
get_tailcall_unwinder	gdb/target-delegates.c	/^target_ops::get_tailcall_unwinder ()$/;"	f	class:target_ops
get_target_float_ops	gdb/target-float.c	/^get_target_float_ops (const struct type *type)$/;"	f	file:
get_target_float_ops	gdb/target-float.c	/^get_target_float_ops (const struct type *type1, const struct type *type2)$/;"	f	file:
get_target_float_ops	gdb/target-float.c	/^get_target_float_ops (enum target_float_ops_kind kind)$/;"	f	file:
get_target_float_ops_kind	gdb/target-float.c	/^get_target_float_ops_kind (const struct type *type)$/;"	f	file:
get_target_memory	gdb/target.c	/^get_target_memory (struct target_ops *ops, CORE_ADDR addr, gdb_byte *buf,$/;"	f
get_target_memory_unsigned	gdb/target.c	/^get_target_memory_unsigned (struct target_ops *ops, CORE_ADDR addr,$/;"	f
get_target_type	gdb/gdbtypes.c	/^get_target_type (struct type *type)$/;"	f
get_task_from_args	gdb/darwin-nat-info.c	/^get_task_from_args (const char *args)$/;"	f	file:
get_task_number_from_id	gdb/ada-tasks.c	/^get_task_number_from_id (CORE_ADDR task_id, struct inferior *inf)$/;"	f	file:
get_tdesc_info	gdb/target-descriptions.c	/^get_tdesc_info (struct inferior *inf)$/;"	f	file:
get_teb	gdb/stubs/ia64vms-stub.c	/^get_teb (void)$/;"	f	file:
get_term_capabilities	readline/terminal.c	/^get_term_capabilities (bp)$/;"	f	file:
get_test_minsym	gdb/testsuite/gdb.base/dmsym.c	/^get_test_minsym (void)$/;"	f
get_text_addr	gdb/testsuite/gdb.base/sym-file-loader.c	/^get_text_addr (struct library *lib, void **text_addr)$/;"	f
get_thread_arch_aspace_regcache	gdb/regcache.c	/^get_thread_arch_aspace_regcache (ptid_t ptid, struct gdbarch *gdbarch,$/;"	f
get_thread_arch_regcache	gdb/regcache.c	/^get_thread_arch_regcache (ptid_t ptid, struct gdbarch *gdbarch)$/;"	f
get_thread_area	gdb/gdbserver/linux-low.h	/^  int (*get_thread_area) (int lwpid, CORE_ADDR *addrp);$/;"	m	struct:linux_target_ops
get_thread_context	gdb/gdbserver/win32-low.h	/^  void (*get_thread_context) (win32_thread_info *th);$/;"	m	struct:win32_target_ops
get_thread_control_capabilities	gdb/target-delegates.c	/^debug_target::get_thread_control_capabilities ()$/;"	f	class:debug_target
get_thread_control_capabilities	gdb/target-delegates.c	/^dummy_target::get_thread_control_capabilities ()$/;"	f	class:dummy_target
get_thread_control_capabilities	gdb/target-delegates.c	/^target_ops::get_thread_control_capabilities ()$/;"	f	class:target_ops
get_thread_current_frame	gdb/record-btrace.c	/^get_thread_current_frame (struct thread_info *tp)$/;"	f	file:
get_thread_db_info	gdb/linux-thread-db.c	/^get_thread_db_info (int pid)$/;"	f	file:
get_thread_db_thread_info	gdb/linux-thread-db.c	/^get_thread_db_thread_info (thread_info *thread)$/;"	f	file:
get_thread_local_address	gdb/linux-thread-db.c	/^thread_db_target::get_thread_local_address (ptid_t ptid,$/;"	f	class:thread_db_target
get_thread_local_address	gdb/remote.c	/^remote_target::get_thread_local_address (ptid_t ptid, CORE_ADDR lm,$/;"	f	class:remote_target
get_thread_local_address	gdb/target-delegates.c	/^debug_target::get_thread_local_address (ptid_t arg0, CORE_ADDR arg1, CORE_ADDR arg2)$/;"	f	class:debug_target
get_thread_local_address	gdb/target-delegates.c	/^dummy_target::get_thread_local_address (ptid_t arg0, CORE_ADDR arg1, CORE_ADDR arg2)$/;"	f	class:dummy_target
get_thread_local_address	gdb/target-delegates.c	/^target_ops::get_thread_local_address (ptid_t arg0, CORE_ADDR arg1, CORE_ADDR arg2)$/;"	f	class:target_ops
get_thread_lwp	gdb/gdbserver/linux-low.h	263;"	d
get_thread_process	gdb/gdbserver/inferiors.c	/^get_thread_process (const struct thread_info *thread)$/;"	f
get_thread_regcache	gdb/gdbserver/regcache.c	/^get_thread_regcache (struct thread_info *thread, int fetch)$/;"	f
get_thread_regcache	gdb/regcache.c	/^get_thread_regcache (ptid_t ptid)$/;"	f
get_thread_regcache	gdb/regcache.c	/^get_thread_regcache (thread_info *thread)$/;"	f
get_thread_regcache_for_ptid	gdb/gdbserver/regcache.c	/^get_thread_regcache_for_ptid (ptid_t ptid)$/;"	f
get_thread_regcache_for_ptid	gdb/regcache.c	/^get_thread_regcache_for_ptid (ptid_t ptid)$/;"	f
get_tib_address	gdb/gdbserver/target.h	/^  int (*get_tib_address) (ptid_t ptid, CORE_ADDR *address);$/;"	m	struct:target_ops
get_tib_address	gdb/remote.c	/^remote_target::get_tib_address (ptid_t ptid, CORE_ADDR *addr)$/;"	f	class:remote_target
get_tib_address	gdb/target-delegates.c	/^debug_target::get_tib_address (ptid_t arg0, CORE_ADDR *arg1)$/;"	f	class:debug_target
get_tib_address	gdb/target-delegates.c	/^dummy_target::get_tib_address (ptid_t arg0, CORE_ADDR *arg1)$/;"	f	class:dummy_target
get_tib_address	gdb/target-delegates.c	/^target_ops::get_tib_address (ptid_t arg0, CORE_ADDR *arg1)$/;"	f	class:target_ops
get_tib_address	gdb/windows-nat.c	/^windows_nat_target::get_tib_address (ptid_t ptid, CORE_ADDR *addr)$/;"	f	class:windows_nat_target
get_tic30_instruction	opcodes/tic30-dis.c	/^get_tic30_instruction (unsigned long insn_word, struct instruction *insn)$/;"	f	file:
get_tic6x_elf_section_data	bfd/elf32-tic6x.c	/^get_tic6x_elf_section_data (asection * sec)$/;"	f	file:
get_tid	gdb/tid-parse.c	/^tid_range_parser::get_tid (int *inf_num, int *thr_num)$/;"	f	class:tid_range_parser
get_tid_or_range	gdb/tid-parse.c	/^tid_range_parser::get_tid_or_range (int *inf_num,$/;"	f	class:tid_range_parser
get_tid_range	gdb/tid-parse.c	/^tid_range_parser::get_tid_range (int *inf_num,$/;"	f	class:tid_range_parser
get_tilegx_spr_name	opcodes/tilegx-opc.c	/^get_tilegx_spr_name (int num)$/;"	f
get_tilepro_spr_name	opcodes/tilepro-opc.c	/^get_tilepro_spr_name (int num)$/;"	f
get_time	sim/erc32/func.c	/^double get_time (void)$/;"	f
get_timestamp	gdb/gdbserver/tracepoint.c	/^get_timestamp (void)$/;"	f	file:
get_tls_address	gdb/gdbserver/target.h	/^  int (*get_tls_address) (struct thread_info *thread, CORE_ADDR offset,$/;"	m	struct:target_ops
get_tls_mask	bfd/elf64-ppc.c	/^get_tls_mask (unsigned char **tls_maskp,$/;"	f	file:
get_token	gdb/macroexp.c	/^get_token (struct macro_buffer *tok,$/;"	f	file:
get_top_bit	opcodes/aarch64-dis.c	/^get_top_bit (uint64_t value)$/;"	f	file:
get_trace_state_variable	gdb/gdbserver/tracepoint.c	/^get_trace_state_variable (int num)$/;"	f	file:
get_trace_state_variable_value	gdb/ctf.c	/^ctf_target::get_trace_state_variable_value (int tsvnum, LONGEST *val)$/;"	f	class:ctf_target
get_trace_state_variable_value	gdb/gdbserver/tracepoint.c	/^get_trace_state_variable_value (int num)$/;"	f
get_trace_state_variable_value	gdb/remote.c	/^remote_target::get_trace_state_variable_value (int tsvnum, LONGEST *val)$/;"	f	class:remote_target
get_trace_state_variable_value	gdb/target-delegates.c	/^debug_target::get_trace_state_variable_value (int arg0, LONGEST *arg1)$/;"	f	class:debug_target
get_trace_state_variable_value	gdb/target-delegates.c	/^dummy_target::get_trace_state_variable_value (int arg0, LONGEST *arg1)$/;"	f	class:dummy_target
get_trace_state_variable_value	gdb/target-delegates.c	/^target_ops::get_trace_state_variable_value (int arg0, LONGEST *arg1)$/;"	f	class:target_ops
get_trace_state_variable_value	gdb/tracefile-tfile.c	/^tfile_target::get_trace_state_variable_value (int tsvnum, LONGEST *val)$/;"	f	class:tfile_target
get_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	/^  get_trace_state_variable_value_ptr = get_trace_state_variable_value;$/;"	v
get_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	130;"	d	file:
get_trace_state_variable_value_ptr_type	gdb/gdbserver/tracepoint.c	/^typedef LONGEST (*get_trace_state_variable_value_ptr_type) (int);$/;"	t	file:
get_trace_status	gdb/remote.c	/^remote_target::get_trace_status (struct trace_status *ts)$/;"	f	class:remote_target
get_trace_status	gdb/target-delegates.c	/^debug_target::get_trace_status (struct trace_status *arg0)$/;"	f	class:debug_target
get_trace_status	gdb/target-delegates.c	/^dummy_target::get_trace_status (struct trace_status *arg0)$/;"	f	class:dummy_target
get_trace_status	gdb/target-delegates.c	/^target_ops::get_trace_status (struct trace_status *arg0)$/;"	f	class:target_ops
get_trace_status	gdb/tracefile.c	/^tracefile_target::get_trace_status (struct trace_status *ts)$/;"	f	class:tracefile_target
get_traceframe_address	gdb/gdbserver/tracepoint.c	/^get_traceframe_address (struct traceframe *tframe)$/;"	f	file:
get_traceframe_info	gdb/tracepoint.c	/^get_traceframe_info (void)$/;"	f
get_traceframe_location	gdb/tracepoint.c	/^get_traceframe_location (int *stepping_frame_p)$/;"	f
get_traceframe_number	gdb/tracepoint.c	/^get_traceframe_number (void)$/;"	f
get_tracepoint	gdb/breakpoint.c	/^get_tracepoint (int num)$/;"	f
get_tracepoint_by_number	gdb/breakpoint.c	/^get_tracepoint_by_number (const char **arg,$/;"	f
get_tracepoint_by_number_on_target	gdb/breakpoint.c	/^get_tracepoint_by_number_on_target (int num)$/;"	f
get_tracepoint_number	gdb/tracepoint.c	/^get_tracepoint_number (void)$/;"	f
get_tracepoint_status	gdb/remote.c	/^remote_target::get_tracepoint_status (struct breakpoint *bp,$/;"	f	class:remote_target
get_tracepoint_status	gdb/target-delegates.c	/^debug_target::get_tracepoint_status (struct breakpoint *arg0, struct uploaded_tp *arg1)$/;"	f	class:debug_target
get_tracepoint_status	gdb/target-delegates.c	/^dummy_target::get_tracepoint_status (struct breakpoint *arg0, struct uploaded_tp *arg1)$/;"	f	class:dummy_target
get_tracepoint_status	gdb/target-delegates.c	/^target_ops::get_tracepoint_status (struct breakpoint *arg0, struct uploaded_tp *arg1)$/;"	f	class:target_ops
get_tracepoint_status	gdb/tracefile-tfile.c	/^tfile_target::get_tracepoint_status (struct breakpoint *tp, struct uploaded_tp *utp)$/;"	f	class:tfile_target
get_trigger_type	gdb/ppc-linux-nat.c	/^get_trigger_type (enum target_hw_bp_type type)$/;"	f	file:
get_tty_settings	readline/rltty.c	/^get_tty_settings (tty, tiop)$/;"	f	file:
get_tty_state	gdb/ser-unix.c	/^get_tty_state (struct serial *scb, struct hardwire_ttystate *state)$/;"	f	file:
get_tty_state	gdb/serial.h	/^    serial_ttystate (*get_tty_state) (struct serial *);$/;"	m	struct:serial_ops
get_tu	gdb/dwarf2read.c	/^dwarf2_per_objfile::get_tu (int index)$/;"	f	class:dwarf2_per_objfile
get_type	gdb/c-varobj.c	/^get_type (const struct varobj *var)$/;"	f	file:
get_type	gdb/testsuite/gdb.cp/chained-calls.cc	/^U::get_type ()$/;"	f	class:U
get_type_arch	gdb/gdbtypes.c	/^get_type_arch (const struct type *type)$/;"	f
get_type_from_str	gdb/python/lib/gdb/command/explore.py	/^    def get_type_from_str(type_str):$/;"	m	class:ExploreUtils
get_type_from_type_info	gdb/cp-abi.h	/^  struct type *(*get_type_from_type_info) (struct value *value);$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::get_type_from_type_info
get_type_recognizers	gdb/python/lib/gdb/types.py	/^def get_type_recognizers():$/;"	f
get_type_stack	gdb/parse.c	/^get_type_stack (void)$/;"	f
get_type_unit_group	gdb/dwarf2read.c	/^get_type_unit_group (struct dwarf2_cu *cu, const struct attribute *stmt_list)$/;"	f	file:
get_typeid	gdb/cp-abi.h	/^  struct value *(*get_typeid) (struct value *value);$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::get_typeid
get_typeid_type	gdb/cp-abi.h	/^  struct type *(*get_typeid_type) (struct gdbarch *gdbarch);$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::get_typeid_type
get_typename_from_type_info	gdb/cp-abi.h	/^  std::string (*get_typename_from_type_info) (struct value *value);$/;"	m	class:cp_abi_ops::std
get_uint	gdb/btrace.c	/^get_uint (const char **arg)$/;"	f	file:
get_unextended_acc	sim/bfin/bfin-sim.c	/^get_unextended_acc (SIM_CPU *cpu, int which)$/;"	f	file:
get_unsigned_type	gdb/dwarf2expr.c	/^get_unsigned_type (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
get_unsigned_type_max	gdb/gdbtypes.c	/^get_unsigned_type_max (struct type *type, ULONGEST *max)$/;"	f
get_unwinder	gdb/record-btrace.c	/^record_btrace_target::get_unwinder ()$/;"	f	class:record_btrace_target
get_unwinder	gdb/target-delegates.c	/^debug_target::get_unwinder ()$/;"	f	class:debug_target
get_unwinder	gdb/target-delegates.c	/^dummy_target::get_unwinder ()$/;"	f	class:dummy_target
get_unwinder	gdb/target-delegates.c	/^target_ops::get_unwinder ()$/;"	f	class:target_ops
get_update_list	gdb/copyright.py	/^def get_update_list():$/;"	f
get_uploaded_tp	gdb/tracepoint.c	/^get_uploaded_tp (int num, ULONGEST addr, struct uploaded_tp **utpp)$/;"	f
get_uploaded_tsv	gdb/tracepoint.c	/^get_uploaded_tsv (int num, struct uploaded_tsv **utsvp)$/;"	f
get_upper_bound	opcodes/aarch64-opc.c	/^get_upper_bound (aarch64_opnd_qualifier_t qualifier)$/;"	f	file:
get_user_print_options	gdb/valprint.c	/^get_user_print_options (struct value_print_options *opts)$/;"	f
get_usrregs_info	gdb/gdbserver/linux-mips-low.c	/^get_usrregs_info (void)$/;"	f	file:
get_valid_dis386	opcodes/i386-dis.c	/^get_valid_dis386 (const struct dis386 *dp, disassemble_info *info)$/;"	f	file:
get_value	bfd/elflink.c	/^get_value (bfd_vma size,$/;"	f	file:
get_value	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^get_value ()$/;"	f	file:
get_value_addr_contents	gdb/valprint.c	/^get_value_addr_contents (struct value *deref_val)$/;"	f	file:
get_value_arch	gdb/value.c	/^get_value_arch (const struct value *value)$/;"	f
get_value_at	gdb/valops.c	/^get_value_at (struct type *type, CORE_ADDR addr, int lazy)$/;"	f	file:
get_value_from_str	gdb/python/lib/gdb/command/explore.py	/^    def get_value_from_str(value_str):$/;"	m	class:ExploreUtils
get_values_from_icache	sim/igen/gen-icache.h	/^  get_values_from_icache = 0x1,$/;"	e	enum:__anon561
get_values_from_icache	sim/ppc/gen-icache.h	/^  get_values_from_icache = 0x1,$/;"	e	enum:__anon918
get_var_value	gdb/ada-lang.c	/^get_var_value (const char *name, const char *err_msg)$/;"	f	file:
get_version_1	gdb/testsuite/gdb.base/print-file-var-lib1.c	/^get_version_1 (void)$/;"	f
get_version_2	gdb/testsuite/gdb.base/print-file-var-lib2.c	/^get_version_2 (void)$/;"	f
get_vex_imm8	opcodes/i386-dis.c	/^get_vex_imm8 (int sizeflag, int opnum)$/;"	f	file:
get_vma_operand	include/opcode/cgen.h	/^  bfd_vma (*get_vma_operand)$/;"	m	struct:cgen_cpu_desc
get_vma_operand	include/opcode/cgen.h	/^  long (*get_vma_operand) ();$/;"	m	struct:cgen_cpu_desc
get_vms_time_string	bfd/vms-misc.c	/^get_vms_time_string (void)$/;"	f
get_vptr_fieldno	gdb/gdbtypes.c	/^get_vptr_fieldno (struct type *type, struct type **basetypep)$/;"	f
get_vreg_qualifier_from_value	opcodes/aarch64-dis.c	/^get_vreg_qualifier_from_value (aarch64_insn value)$/;"	f	file:
get_windows_debug_event	gdb/windows-nat.c	/^get_windows_debug_event (struct target_ops *ops,$/;"	f	file:
get_word	sim/d10v/endian.c	/^get_word (uint8 *x)$/;"	f
get_word_at_PC	opcodes/cr16-dis.c	/^get_word_at_PC (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
get_word_at_PC	opcodes/crx-dis.c	/^get_word_at_PC (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
get_words_at_PC	opcodes/cr16-dis.c	/^get_words_at_PC (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
get_words_at_PC	opcodes/crx-dis.c	/^get_words_at_PC (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
get_write_buffer	gdb/python/py-inferior.c	/^get_write_buffer (PyObject *self, Py_ssize_t segment, void **ptrptr)$/;"	f	file:
get_x	gdb/testsuite/gdb.cp/classes.cc	/^  virtual int get_x () { return x; }$/;"	f	class:__anon1904
get_x	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Base::get_x ()$/;"	f	class:Base
get_xtensa_relax_info	bfd/elf32-xtensa.c	/^get_xtensa_relax_info (asection *sec)$/;"	f	file:
get_y	gdb/testsuite/gdb.cp/virtbase.cc	/^    int get_y(void)$/;"	f	class:ph::Middle
get_y_or_n	readline/complete.c	/^get_y_or_n (for_pager)$/;"	f	file:
get_z	gdb/testsuite/gdb.cp/virtbase.cc	/^    int get_z(void)$/;"	f	class:ph::Derived
get_z	sim/avr/interp.c	/^get_z (void)$/;"	f	file:
geta	gdb/testsuite/gdb.cp/pr17494.cc	/^A::geta ()$/;"	f	class:A
geta	gdb/testsuite/gdb.python/py-xmethods.cc	/^A::geta (void)$/;"	f	class:dop::A
geta	gdb/testsuite/gdb.python/py-xmethods.cc	/^B::geta (void)$/;"	f	class:dop::B
getargtype	opcodes/cr16-dis.c	/^getargtype (operand_type op)$/;"	f	file:
getargtype	opcodes/crx-dis.c	/^getargtype (operand_type op)$/;"	f	file:
getauxval	gdb/gdbserver/tracepoint.c	/^getauxval (unsigned long type)$/;"	f
getb	gdb/testsuite/gdb.cp/chained-calls.cc	/^getb (const B &b, int i)$/;"	f
getbits	opcodes/cr16-dis.c	/^getbits (operand_type op)$/;"	f	file:
getbits	opcodes/crx-dis.c	/^getbits (operand_type op)$/;"	f	file:
getbyte	opcodes/msp430-decode.c	/^  int (*getbyte)(void *);$/;"	m	struct:__anon36	file:
getbyte	opcodes/rl78-decode.c	/^  int (* getbyte)(void *);$/;"	m	struct:__anon38	file:
getbyte	opcodes/rx-decode.c	/^  int (* getbyte)(void *);$/;"	m	struct:__anon75	file:
getbyte_swapped	opcodes/msp430-decode.c	/^getbyte_swapped (LocalData *ld)$/;"	f	file:
getc	gdb/gnulib/import/localcharset.c	104;"	d	file:
getc	gdb/gnulib/import/localcharset.c	105;"	d	file:
getc	intl/localcharset.c	90;"	d	file:
getc	intl/localcharset.c	91;"	d	file:
getccstring	opcodes/cr16-dis.c	/^getccstring (unsigned cc_insn)$/;"	f	file:
getchx	gdb/testsuite/gdb.disasm/am33.s	/^	getchx d0$/;"	d
getcinvstring	opcodes/cr16-dis.c	/^getcinvstring (const char *str)$/;"	f	file:
getcinvstring	opcodes/crx-dis.c	/^getcinvstring (unsigned int num)$/;"	f	file:
getclx	gdb/testsuite/gdb.disasm/am33.s	/^	getclx d1$/;"	d
getcopregname	opcodes/crx-dis.c	/^getcopregname (copreg r, reg_type type)$/;"	f
getcwd	gdb/gnulib/import/canonicalize-lgpl.c	60;"	d	file:
getcwd	gdb/gnulib/import/getcwd-lgpl.c	40;"	d	file:
getcwd	gdb/gnulib/import/getcwd.c	157;"	d	file:
getcwd	intl/dcigettext.c	141;"	d	file:
getcwd	intl/dcigettext.c	149;"	d	file:
getcwd	libiberty/getcwd.c	/^getcwd (char *buf, size_t len)$/;"	f
getcwd	libiberty/getpwd.c	51;"	d	file:
getcwd	readline/doc/texi2html	/^sub getcwd {$/;"	s
getcwd	readline/examples/rlfe/os.h	143;"	d
getd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
getdtablesize	gdb/gnulib/import/getdtablesize.c	/^getdtablesize (void)$/;"	f
getegid	sim/bfin/interp.c	86;"	d	file:
geteuid	sim/bfin/interp.c	83;"	d	file:
getf	sim/common/cgen-fpu.h	/^  int (*getf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
getfoo	gdb/testsuite/gdb.base/opaque1.c	/^struct foo *getfoo ()$/;"	f
getfpregs_supplies	gdb/aarch64-fbsd-nat.c	/^getfpregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getfpregs_supplies	gdb/m68k-linux-nat.c	/^getfpregs_supplies (int regno)$/;"	f	file:
getfpregs_supplies	gdb/mips-fbsd-nat.c	/^getfpregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getfpregs_supplies	gdb/ppc-fbsd-nat.c	/^getfpregs_supplies (struct gdbarch *gdbarch, int regno)$/;"	f	file:
getfpregs_supplies	gdb/ppc-nbsd-nat.c	/^getfpregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getfpregs_supplies	gdb/ppc-obsd-nat.c	/^getfpregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getfreg_callback	gdb/stubs/ia64vms-stub.c	/^getfreg_callback (pthreadDebugClient_t context,$/;"	f	file:
getgid	bfd/archive.c	1815;"	d	file:
getgid	sim/bfin/interp.c	80;"	d	file:
getidxregpname	opcodes/cr16-dis.c	/^getidxregpname (reg r)$/;"	f	file:
getlogin_r	gdb/gnulib/import/getlogin_r.c	/^getlogin_r (char *name, size_t size)$/;"	f
getlogin_r	gdb/gnulib/import/getlogin_r.c	41;"	d	file:
getoct	zlib/contrib/untgz/untgz.c	/^int getoct (char *p,int width)$/;"	f
getopt	libiberty/getopt.c	/^getopt (int argc, char *const *argv, const char *optstring)$/;"	f
getopt_long	libiberty/getopt1.c	/^getopt_long (int argc,  char *const *argv,  const char *options,$/;"	f
getopt_long_only	libiberty/getopt1.c	/^getopt_long_only (int argc, char *const *argv, const char *options,$/;"	f
getpacket	gdb/stubs/i386-stub.c	/^getpacket (void)$/;"	f
getpacket	gdb/stubs/m32r-stub.c	/^getpacket (void)$/;"	f
getpacket	gdb/stubs/m68k-stub.c	/^getpacket (void)$/;"	f
getpacket	gdb/stubs/sh-stub.c	/^getpacket (void)$/;"	f
getpacket	gdb/stubs/sparc-stub.c	/^getpacket (void)$/;"	f
getpagesize	bfd/libbfd.c	27;"	d	file:
getpagesize	libiberty/getpagesize.c	/^getpagesize (void)$/;"	f
getpagesize	libiberty/getpagesize.c	/^int getpagesize (void)$/;"	f
getpgrp	readline/examples/rlfe/os.h	51;"	d
getpgrp	readline/examples/rlfe/os.h	61;"	d
getpid	sim/cr16/simops.c	5139;"	d	file:
getpid	sim/d10v/simops.c	3216;"	d	file:
getpkt	gdb/gdbserver/remote-utils.c	/^getpkt (char *buf)$/;"	f
getpkt	gdb/remote.c	/^remote_target::getpkt (char **buf, long *sizeof_buf, int forever)$/;"	f	class:remote_target
getpkt_or_notif_sane	gdb/remote.c	/^remote_target::getpkt_or_notif_sane (char **buf, long *sizeof_buf, int forever,$/;"	f	class:remote_target
getpkt_or_notif_sane_1	gdb/remote.c	/^remote_target::getpkt_or_notif_sane_1 (char **buf, long *sizeof_buf,$/;"	f	class:remote_target
getpkt_sane	gdb/remote.c	/^remote_target::getpkt_sane (char **buf, long *sizeof_buf, int forever)$/;"	f	class:remote_target
getprocpregname	opcodes/cr16-dis.c	/^getprocpregname (int reg_index)$/;"	f	file:
getprocregname	opcodes/cr16-dis.c	/^getprocregname (int reg_index)$/;"	f	file:
getprocregname	opcodes/crx-dis.c	/^getprocregname (int reg_index)$/;"	f	file:
getprogname	gdb/gnulib/import/getprogname.c	/^getprogname (void)$/;"	f
getpwd	libiberty/getpwd.c	/^getpwd (void)$/;"	f
getpwnam_r	gdb/gnulib/import/glob.c	72;"	d	file:
getreg_callback	gdb/stubs/ia64vms-stub.c	/^getreg_callback (pthreadDebugClient_t context,$/;"	f	file:
getregliststring	opcodes/crx-dis.c	/^getregliststring (int mask, char *string, enum REG_ARG_TYPE core_cop)$/;"	f
getregname	opcodes/cr16-dis.c	/^getregname (reg r)$/;"	f	file:
getregname	opcodes/crx-dis.c	/^getregname (reg r)$/;"	f
getregpname	opcodes/cr16-dis.c	/^getregpname (reg r)$/;"	f	file:
getregs_supplies	gdb/aarch64-fbsd-nat.c	/^getregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getregs_supplies	gdb/alpha-bsd-nat.c	/^getregs_supplies (int regno)$/;"	f	file:
getregs_supplies	gdb/arm-fbsd-nat.c	/^getregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getregs_supplies	gdb/m68k-linux-nat.c	/^getregs_supplies (int regno)$/;"	f	file:
getregs_supplies	gdb/mips-fbsd-nat.c	/^getregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getregs_supplies	gdb/mips-nbsd-nat.c	/^getregs_supplies (struct gdbarch *gdbarch, int regno)$/;"	f	file:
getregs_supplies	gdb/ppc-nbsd-nat.c	/^getregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getsym	bfd/tekhex.c	/^getsym (char *dstp, char **srcp, unsigned int *lenp, char * endp)$/;"	f	file:
getsymname	gdb/coffread.c	/^getsymname (struct internal_syment *symbol_entry)$/;"	f	file:
getter	gdb/gdbserver/tracepoint.c	/^  LONGEST (*getter) (void);$/;"	m	struct:trace_state_variable	file:
getter	gdb/nat/linux-osdata.c	/^  LONGEST (*getter) (gdb_byte *readbuf, ULONGEST offset, ULONGEST len);$/;"	m	struct:osdata_type	file:
gettext	bfd/hosts/alphavms.h	56;"	d
gettext	bfd/sysdep.h	203;"	d
gettext	bfd/sysdep.h	204;"	d
gettext	bfd/sysdep.h	214;"	d
gettext	gdb/gnulib/import/gettext.h	31;"	d
gettext	gdb/gnulib/import/gettext.h	32;"	d
gettext	gdb/gnulib/import/gettext.h	66;"	d
gettext	gdb/gnulib/import/gettext.h	67;"	d
gettext	intl/intl-compat.c	/^gettext (msgid)$/;"	f
gettext	intl/intl-compat.c	38;"	d	file:
gettext	intl/libgnuintl.h	/^static inline char *gettext (const char *__msgid)$/;"	f
gettext	intl/libgnuintl.h	136;"	d
gettext	intl/libgnuintl.h	47;"	d
gettext	libiberty/regex.c	100;"	d	file:
gettext	libiberty/regex.c	101;"	d	file:
gettext	libiberty/regex.c	104;"	d	file:
gettext	opcodes/opintl.h	39;"	d
gettext	opcodes/opintl.h	40;"	d
gettext	opcodes/opintl.h	50;"	d
gettext_noop	gdb/gnulib/import/gettext.h	108;"	d
gettext_noop	libiberty/regex.c	110;"	d	file:
gettid	gdb/testsuite/gdb.threads/clone-new-thread-event.c	/^gettid (void)$/;"	f	file:
gettid	gdb/testsuite/gdb.threads/ia64-sigill.c	31;"	d	file:
gettid	gdb/testsuite/gdb.threads/siginfo-threads.c	31;"	d	file:
gettid	gdb/testsuite/gdb.threads/sigstep-threads.c	25;"	d	file:
gettid	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	31;"	d	file:
gettid	gdb/testsuite/gdb.threads/watchthreads-reorder.c	31;"	d	file:
gettimeofday	gdb/common/gdb_sys_time.h	35;"	d
gettimeofday	gdb/gnulib/import/gettimeofday.c	/^gettimeofday (struct timeval *restrict tv, void *restrict tz)$/;"	f
gettimeofday	gdb/gnulib/import/gettimeofday.c	104;"	d	file:
gettimeofday	libiberty/gettimeofday.c	/^gettimeofday (struct timeval *tp, void *tz)$/;"	f
gettrapstring	opcodes/cr16-dis.c	/^gettrapstring (unsigned int trap_index)$/;"	f	file:
gettrapstring	opcodes/crx-dis.c	/^gettrapstring (unsigned int trap_index)$/;"	f	file:
getuid	bfd/archive.c	1811;"	d	file:
getuid	sim/bfin/interp.c	77;"	d	file:
getunwind_table	gdb/ia64-tdep.c	/^getunwind_table (gdb_byte **buf_p)$/;"	f	file:
getutent	readline/examples/rlfe/os.h	264;"	d
getutid	readline/examples/rlfe/os.h	265;"	d
getutline	readline/examples/rlfe/os.h	266;"	d
getvalue	bfd/tekhex.c	/^getvalue (char **srcp, bfd_vma *valuep, char * endp)$/;"	f	file:
getvar	gdb/python/python-config.py	/^getvar = sysconfig.get_config_var$/;"	v
getver	src-release.sh	/^getver()$/;"	f
getvfpregs_supplies	gdb/arm-fbsd-nat.c	/^getvfpregs_supplies (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
getx	gdb/testsuite/gdb.disasm/mn10300.s	/^	getx d2$/;"	d
gexf	sim/common/cgen-fpu.h	/^  int (*gexf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
gf1	gdb/testsuite/gdb.cp/templates.cc	/^int gf1 (int a) {$/;"	f
gf2	gdb/testsuite/gdb.cp/templates.cc	/^int gf2 (int a) {$/;"	f
gf2_matrix_square	zlib/crc32.c	/^local void gf2_matrix_square(square, mat)$/;"	f
gf2_matrix_times	zlib/crc32.c	/^local unsigned long gf2_matrix_times(mat, vec)$/;"	f
gfmovd	sim/aarch64/simulator.c	/^gfmovd (sim_cpu *cpu)$/;"	f	file:
gfmovs	sim/aarch64/simulator.c	/^gfmovs (sim_cpu *cpu)$/;"	f	file:
gfoo	gdb/testsuite/gdb.cp/derivation.cc	/^int G::gfoo() {$/;"	f	class:G
gg	gdb/testsuite/gdb.cp/derivation.cc	/^    int gg;$/;"	m	class:G	file:
gglob	gdb/testsuite/gdb.multi/goodbye.c	/^int gglob = 2;$/;"	v
ghx	gdb/testsuite/gdb.cp/nsusing.cc	/^    int ghx = 6;$/;"	m	namespace:G::H	file:
gi	zlib/contrib/minizip/unzip.c	/^    unz_global_info64 gi;       \/* public global information *\/$/;"	m	struct:__anon995	file:
gid	include/coff/xcoff.h	/^  char gid[12];$/;"	m	struct:xcoff_ar_hdr
gid	include/coff/xcoff.h	/^  char gid[12];$/;"	m	struct:xcoff_ar_hdr_big
gid	sim/mn10300/dv-mn103int.c	/^  int gid;$/;"	m	struct:mn103int_group	file:
gid	zlib/contrib/untgz/untgz.c	/^  char gid[8];                  \/* 116 *\/$/;"	m	struct:tar_header	file:
ginfo	gdb/psympriv.h	/^  struct general_symbol_info ginfo;$/;"	m	struct:partial_symbol	typeref:struct:partial_symbol::general_symbol_info
ginfo	gdb/symtab.h	/^  struct general_symbol_info ginfo;$/;"	m	struct:symbol	typeref:struct:symbol::general_symbol_info
giter_accum	gdb/aix-thread.c	/^giter_accum (struct thread_info *thread, void *bufp)$/;"	f	file:
giter_count	gdb/aix-thread.c	/^giter_count (struct thread_info *thread, void *countp)$/;"	f	file:
give_advice	missing	/^give_advice ()$/;"	f
gl_LDBL_MAX	gdb/gnulib/import/float.c	/^const union gl_long_double_union gl_LDBL_MAX =$/;"	v	typeref:union:gl_long_double_union
gl_close_fn	gdb/gnulib/import/fd-hook.h	/^typedef int (*gl_close_fn) (int fd);$/;"	t
gl_closedir	gdb/gnulib/import/glob-libc.h	/^    void (*gl_closedir) (void *);$/;"	m	struct:__anon1808
gl_closedir	gdb/gnulib/import/glob-libc.h	/^    void (*gl_closedir) (void *);$/;"	m	struct:__anon1809
gl_directory	gdb/gnulib/import/dirent-private.h	/^struct gl_directory$/;"	s
gl_flags	gdb/gnulib/import/glob-libc.h	/^    int gl_flags;               \/* Set to FLAGS, maybe | GLOB_MAGCHAR.  *\/$/;"	m	struct:__anon1808
gl_flags	gdb/gnulib/import/glob-libc.h	/^    int gl_flags;$/;"	m	struct:__anon1809
gl_ioctl_fn	gdb/gnulib/import/fd-hook.h	/^typedef int (*gl_ioctl_fn) (int fd, int request, void *arg);$/;"	t
gl_isnan_d	gdb/gnulib/import/math.in.h	2170;"	d
gl_isnan_f	gdb/gnulib/import/math.in.h	2164;"	d
gl_isnan_l	gdb/gnulib/import/math.in.h	2176;"	d
gl_long_double_union	gdb/gnulib/import/float.in.h	/^union gl_long_double_union$/;"	u
gl_lstat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_lstat) (const char *_Restrict_, struct stat *_Restrict_);$/;"	m	struct:__anon1808
gl_lstat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_lstat) (const char *_Restrict_, struct stat64 *_Restrict_);$/;"	m	struct:__anon1809
gl_lstat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_lstat) (const char *_Restrict_, void *_Restrict_);$/;"	m	struct:__anon1808
gl_lstat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_lstat) (const char *_Restrict_, void *_Restrict_);$/;"	m	struct:__anon1809
gl_msvc_inval_current	gdb/gnulib/import/msvc-inval.c	/^gl_msvc_inval_current (void)$/;"	f
gl_msvc_inval_ensure_handler	gdb/gnulib/import/msvc-inval.c	/^gl_msvc_inval_ensure_handler (void)$/;"	f
gl_msvc_inval_initialized	gdb/gnulib/import/msvc-inval.c	/^static int gl_msvc_inval_initialized \/* = 0 *\/;$/;"	v	file:
gl_msvc_inval_per_thread	gdb/gnulib/import/msvc-inval.h	/^struct gl_msvc_inval_per_thread$/;"	s
gl_msvc_invalid_parameter_handler	gdb/gnulib/import/msvc-inval.c	/^gl_msvc_invalid_parameter_handler (const wchar_t *expression,$/;"	f	file:
gl_offs	gdb/gnulib/import/glob-libc.h	/^    __size_t gl_offs;           \/* Slots to reserve in 'gl_pathv'.  *\/$/;"	m	struct:__anon1808
gl_offs	gdb/gnulib/import/glob-libc.h	/^    __size_t gl_offs;$/;"	m	struct:__anon1809
gl_opendir	gdb/gnulib/import/glob-libc.h	/^    void *(*gl_opendir) (const char *);$/;"	m	struct:__anon1808
gl_opendir	gdb/gnulib/import/glob-libc.h	/^    void *(*gl_opendir) (const char *);$/;"	m	struct:__anon1809
gl_pathc	gdb/gnulib/import/glob-libc.h	/^    __size_t gl_pathc;          \/* Count of paths matched by the pattern.  *\/$/;"	m	struct:__anon1808
gl_pathc	gdb/gnulib/import/glob-libc.h	/^    __size_t gl_pathc;$/;"	m	struct:__anon1809
gl_pathv	gdb/gnulib/import/glob-libc.h	/^    char **gl_pathv;            \/* List of matched pathnames.  *\/$/;"	m	struct:__anon1808
gl_pathv	gdb/gnulib/import/glob-libc.h	/^    char **gl_pathv;$/;"	m	struct:__anon1809
gl_readdir	gdb/gnulib/import/glob-libc.h	/^    struct dirent *(*gl_readdir) (void *);$/;"	m	struct:__anon1808	typeref:struct:__anon1808::gl_readdir
gl_readdir	gdb/gnulib/import/glob-libc.h	/^    struct dirent64 *(*gl_readdir) (void *);$/;"	m	struct:__anon1809	typeref:struct:__anon1809::gl_readdir
gl_readdir	gdb/gnulib/import/glob-libc.h	/^    void *(*gl_readdir) (void *);$/;"	m	struct:__anon1808
gl_readdir	gdb/gnulib/import/glob-libc.h	/^    void *(*gl_readdir) (void *);$/;"	m	struct:__anon1809
gl_signbitd	gdb/gnulib/import/math.in.h	2244;"	d
gl_signbitd_OPTIMIZED_MACRO	gdb/gnulib/import/math.in.h	2243;"	d
gl_signbitf	gdb/gnulib/import/math.in.h	2234;"	d
gl_signbitf_OPTIMIZED_MACRO	gdb/gnulib/import/math.in.h	2233;"	d
gl_signbitl	gdb/gnulib/import/math.in.h	2254;"	d
gl_signbitl_OPTIMIZED_MACRO	gdb/gnulib/import/math.in.h	2253;"	d
gl_stat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_stat) (const char *_Restrict_, struct stat *_Restrict_);$/;"	m	struct:__anon1808
gl_stat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_stat) (const char *_Restrict_, struct stat64 *_Restrict_);$/;"	m	struct:__anon1809
gl_stat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_stat) (const char *_Restrict_, void *_Restrict_);$/;"	m	struct:__anon1808
gl_stat	gdb/gnulib/import/glob-libc.h	/^    int (*gl_stat) (const char *_Restrict_, void *_Restrict_);$/;"	m	struct:__anon1809
gld_opcode	include/opcode/np1.h	/^struct gld_opcode$/;"	s
gld_opcode	include/opcode/pn.h	/^struct gld_opcode$/;"	s
gld_opcodes	include/opcode/np1.h	/^struct gld_opcode gld_opcodes[] =$/;"	v	typeref:struct:gld_opcode
gld_opcodes	include/opcode/pn.h	/^struct gld_opcode gld_opcodes[] =$/;"	v	typeref:struct:gld_opcode
glean_key_from_name	readline/bind.c	/^glean_key_from_name (name)$/;"	f	file:
glevel	include/coff/sym.h	/^	unsigned glevel : 2;	\/* level this file was compiled with *\/$/;"	m	struct:fdr
glibc_skip_solib_resolver	gdb/glibc-tdep.c	/^glibc_skip_solib_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
glink	bfd/elf32-ppc.c	/^  asection *glink;$/;"	m	struct:ppc_elf_link_hash_table	file:
glink	bfd/elf64-ppc.c	/^  asection *glink;$/;"	m	struct:ppc_link_hash_table	file:
glink_eh_frame	bfd/elf32-ppc.c	/^  asection *glink_eh_frame;$/;"	m	struct:ppc_elf_link_hash_table	file:
glink_eh_frame	bfd/elf64-ppc.c	/^  asection *glink_eh_frame;$/;"	m	struct:ppc_link_hash_table	file:
glink_eh_frame_cie	bfd/elf32-ppc.c	/^static const unsigned char glink_eh_frame_cie[] =$/;"	v	file:
glink_eh_frame_cie	bfd/elf64-ppc.c	/^static const unsigned char glink_eh_frame_cie[] =$/;"	v	file:
glink_offset	bfd/elf32-ppc.c	/^  bfd_vma glink_offset;$/;"	m	struct:plt_entry	file:
glink_pltresolve	bfd/elf32-ppc.c	/^  bfd_vma glink_pltresolve;$/;"	m	struct:ppc_elf_link_hash_table	file:
glist	bfd/elf-bfd.h	/^    struct got_entry *glist;$/;"	m	union:gotplt_union	typeref:struct:gotplt_union::got_entry
glist	bfd/elf32-m68k.c	/^  struct elf_m68k_got_entry *glist;$/;"	m	struct:elf_m68k_link_hash_entry	typeref:struct:elf_m68k_link_hash_entry::elf_m68k_got_entry	file:
glist	opcodes/ia64-gen.c	/^static struct completer_entry **glist;$/;"	v	typeref:struct:completer_entry	file:
glistlen	opcodes/ia64-gen.c	/^static int glistlen = 0;$/;"	v	file:
glisttotlen	opcodes/ia64-gen.c	/^static int glisttotlen = 0;$/;"	v	file:
glob	gdb/gnulib/import/glob-libc.h	162;"	d
glob	gdb/gnulib/import/glob.c	/^glob (const char *pattern, int flags, int (*errfunc) (const char *, int),$/;"	f
glob	gdb/gnulib/import/glob.in.h	64;"	d
glob	gdb/gnulib/import/glob.in.h	78;"	d
glob	gdb/testsuite/gdb.btrace/data.c	/^volatile static int glob;$/;"	v	file:
glob	gdb/testsuite/gdb.multi/goodbye.c	/^int glob = 45;$/;"	v
glob	gdb/testsuite/gdb.multi/hello.c	/^short glob = 92;$/;"	v
glob15_reloc	bfd/coff-tic80.c	/^glob15_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
glob16_reloc	bfd/coff-tic80.c	/^glob16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
glob64_t	gdb/gnulib/import/glob-libc.h	/^  } glob64_t;$/;"	t	typeref:struct:__anon1809
glob_in_dir	gdb/gnulib/import/glob.c	/^glob_in_dir (const char *pattern, const char *directory, int flags,$/;"	f	file:
glob_pattern_p	gdb/gnulib/import/glob.in.h	66;"	d
glob_pattern_p	gdb/gnulib/import/glob.in.h	80;"	d
glob_t	gdb/gnulib/import/glob-libc.h	/^  } glob_t;$/;"	t	typeref:struct:__anon1808
glob_use_alloca	gdb/gnulib/import/glob.c	/^glob_use_alloca (size_t alloca_used, size_t len)$/;"	f	file:
global	bfd/elf32-spu.c	/^  unsigned int global : 1;$/;"	m	struct:function_info	file:
global	gdb/testsuite/gdb.arch/sparc-sysstep.c	/^int global;$/;"	v
global	gdb/testsuite/gdb.base/break-idempotent.c	/^int global;$/;"	v
global	gdb/testsuite/gdb.base/cond-eval-mode.c	/^int global;$/;"	v
global	gdb/testsuite/gdb.base/gdb1250.c	/^int global = 0;$/;"	v
global	gdb/testsuite/gdb.base/new-ui-echo.c	/^volatile int global = 0;$/;"	v
global	gdb/testsuite/gdb.base/new-ui.c	/^volatile int global = 0;$/;"	v
global	gdb/testsuite/gdb.base/watch-cond.c	/^int global = 0;$/;"	v
global	gdb/testsuite/gdb.base/watch-non-mem.c	/^int global = 0;$/;"	v
global	gdb/testsuite/gdb.base/watch-read.c	/^volatile int global;$/;"	v
global	gdb/testsuite/gdb.base/watch-vfork.c	/^int *global;$/;"	v
global	gdb/testsuite/gdb.base/watchpoint-stops-at-right-insn.c	/^volatile int global;$/;"	v
global	gdb/testsuite/gdb.btrace/multi-thread-step.c	/^static int global;$/;"	v	file:
global	gdb/testsuite/gdb.btrace/non-stop.c	/^static int global;$/;"	v	file:
global	gdb/testsuite/gdb.cp/var-tag.cc	/^  void global (void) const {}$/;"	f	class:C
global	gdb/testsuite/gdb.cp/var-tag.cc	/^int global = 3;$/;"	v
global	gdb/testsuite/gdb.mi/watch-nonstop.c	/^int global;$/;"	v
global	gdb/testsuite/gdb.threads/continue-pending-after-query.c	/^static int global;$/;"	v	file:
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dntt_type_const
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dntt_type_dvar
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dntt_type_function
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dntt_type_svar
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dntt_type_type
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dnttp_immediate
global	include/hp-symtab.h	/^  unsigned int global:		1;$/;"	m	struct:dnttp_nonimmediate
global	include/hp-symtab.h	/^  unsigned int global:    1;   \/* 1 => globally visible        *\/$/;"	m	struct:dntt_type_doc_function
global	sim/igen/igen.h	/^  igen_module global;$/;"	m	struct:_igen_module_options
global1	gdb/testsuite/gdb.trace/entry-values.c	/^int global1 = 1;$/;"	v
global2	gdb/testsuite/gdb.base/watch-cond.c	/^int global2 = 0;$/;"	v
global2	gdb/testsuite/gdb.trace/entry-values.c	/^int global2 = 2;$/;"	v
global_3dim_for_gdb_testing	gdb/testsuite/gdb.ada/arraydim/inc.c	/^int global_3dim_for_gdb_testing[1][2][3];$/;"	v
global_auto_load	gdb/auto-load.c	/^int global_auto_load = 1;$/;"	v
global_bar	gdb/testsuite/gdb.base/relocate.c	/^int global_bar = 4;$/;"	v
global_block	gdb/block.h	/^struct global_block$/;"	s
global_configuration_register_N	sim/ppc/hw_opic.c	/^  global_configuration_register_N,$/;"	e	enum:__anon914	file:
global_container	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Container global_container;$/;"	v
global_count	bfd/elfxx-mips.c	/^  unsigned int global_count;$/;"	m	struct:mips_elf_got_per_bfd_arg	file:
global_derived	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Derived global_derived;$/;"	v
global_dm_list	gdb/testsuite/gdb.python/py-xmethods.py	/^global_dm_list = [$/;"	v
global_endianw	sim/sh/interp.c	/^static int global_endianw, endianb;$/;"	v	file:
global_entry	bfd/elf64-ppc.c	/^  asection *global_entry;$/;"	m	struct:ppc_link_hash_table	file:
global_entry_stub	bfd/elf64-ppc.c	/^global_entry_stub (struct elf_link_hash_entry *h)$/;"	f	file:
global_foo	gdb/testsuite/gdb.base/relocate.c	/^int global_foo = 3;$/;"	v
global_got_area	bfd/elfxx-mips.c	/^  unsigned int global_got_area : 2;$/;"	m	struct:mips_elf_link_hash_entry	file:
global_gotno	bfd/elf32-score.c	/^  unsigned int global_gotno;$/;"	m	struct:score_got_info	file:
global_gotno	bfd/elf32-score7.c	/^  unsigned int global_gotno;$/;"	m	struct:score_got_info	file:
global_gotno	bfd/elfxx-mips.c	/^  unsigned int global_gotno;$/;"	m	struct:mips_got_info	file:
global_gotsym	bfd/elf32-score.c	/^  struct elf_link_hash_entry *global_gotsym;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::elf_link_hash_entry	file:
global_gotsym	bfd/elf32-score7.c	/^  struct elf_link_hash_entry *global_gotsym;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::elf_link_hash_entry	file:
global_gotsym	bfd/elfxx-mips.c	/^  struct elf_link_hash_entry *global_gotsym;$/;"	m	struct:mips_elf_link_hash_table	typeref:struct:mips_elf_link_hash_table::elf_link_hash_entry	file:
global_i	gdb/testsuite/gdb.base/execd-prog.c	/^int  global_i = 0;$/;"	v
global_i	gdb/testsuite/gdb.base/foll-exec-mode.c	/^int global_i = 100;$/;"	v
global_i	gdb/testsuite/gdb.base/foll-exec.c	/^int global_i = 100;$/;"	v
global_invalid_ptr	gdb/testsuite/gdb.arch/amd64-invalid-stack-top.c	/^void *global_invalid_ptr = NULL;$/;"	v
global_mips_abi	gdb/mips-tdep.c	/^global_mips_abi (void)$/;"	f	file:
global_mips_compression	gdb/mips-tdep.c	/^global_mips_compression (void)$/;"	f	file:
global_ns_scope_op_function	gdb/testsuite/gdb.linespec/cpls.cc	/^  void global_ns_scope_op_function ()$/;"	f	namespace:the_global_ns_scope_op_ns
global_ns_scope_op_function	gdb/testsuite/gdb.linespec/cpls.cc	/^void global_ns_scope_op_function ()$/;"	f
global_num	gdb/gdbthread.h	/^  int global_num;$/;"	m	class:thread_info
global_obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Obj global_obj;$/;"	v
global_pieces	gdb/testsuite/gdb.trace/collection.c	/^struct global_pieces {$/;"	s	file:
global_pieces	gdb/testsuite/gdb.trace/collection.c	/^} global_pieces =$/;"	v	typeref:struct:global_pieces
global_printers	gdb/typeprint.h	/^  struct ext_lang_type_printers *global_printers;$/;"	m	struct:type_print_options	typeref:struct:type_print_options::ext_lang_type_printers
global_psymbols	gdb/objfiles.h	/^  std::vector<partial_symbol *> global_psymbols;$/;"	m	struct:objfile
global_ptr	gdb/testsuite/gdb.base/watchpoint.c	/^char *global_ptr;$/;"	v
global_ptr	gdb/testsuite/gdb.reverse/watch-reverse.c	/^char *global_ptr;$/;"	v
global_ptr_ptr	gdb/testsuite/gdb.base/watchpoint.c	/^char **global_ptr_ptr;$/;"	v
global_scope	gdb/testsuite/gdb.compile/compile-tls.c	/^__thread int global_scope;$/;"	v
global_seen	gdb/dwarf2read.c	/^  int global_seen;$/;"	m	struct:dw2_symtab_iterator	file:
global_serial_debug_p	gdb/serial.c	/^static unsigned int global_serial_debug_p;$/;"	v	file:
global_simple	gdb/testsuite/gdb.mi/mi-var-child.c	/^simpleton global_simple;$/;"	v
global_simple	gdb/testsuite/gdb.mi/var-cmd.c	/^simpleton global_simple;$/;"	v
global_stabs	gdb/stabsread.h	/^EXTERN struct pending_stabs *global_stabs;$/;"	v	typeref:struct:pending_stabs
global_sym_chain	gdb/stabsread.h	/^EXTERN struct symbol *global_sym_chain[HASHSIZE];$/;"	v	typeref:struct:symbol
global_sym_index	bfd/elfnn-ia64.c	/^global_sym_index (struct elf_link_hash_entry *h)$/;"	f	file:
global_sym_lookup_data	gdb/symtab.c	/^struct global_sym_lookup_data$/;"	s	file:
global_symbols	gdb/buildsym.h	/^EXTERN struct pending *global_symbols;$/;"	v	typeref:struct:pending
global_symbols	gdb/symtab.c	/^  struct block_symbol_cache *global_symbols;$/;"	m	struct:symbol_cache	typeref:struct:symbol_cache::block_symbol_cache	file:
global_symndx	bfd/elf32-m68k.c	/^  unsigned long global_symndx;$/;"	m	struct:elf_m68k_multi_got	file:
global_syms	bfd/section.c	/^static const asymbol global_syms[] =$/;"	v	file:
global_thread_id_make_value	gdb/thread.c	/^global_thread_id_make_value (struct gdbarch *gdbarch, struct internalvar *var,$/;"	f	file:
global_to_static	bfd/libcoff-in.h	/^  bfd_boolean global_to_static;$/;"	m	struct:coff_final_link_info
global_to_static	bfd/libcoff.h	/^  bfd_boolean global_to_static;$/;"	m	struct:coff_final_link_info
global_toc_size	bfd/coff-mcore.c	/^  long int			global_toc_size;$/;"	m	struct:coff_mcore_link_hash_table	file:
global_toc_size	bfd/coff-ppc.c	/^long int global_toc_size = 4;$/;"	v
global_toc_syms	bfd/elf64-ppc.c	/^  bfd_boolean global_toc_syms;$/;"	m	struct:adjust_toc_info	file:
global_total_width	libiberty/vasprintf.c	/^int global_total_width;$/;"	v
global_typedefs	gdb/typeprint.h	/^  typedef_hash_table *global_typedefs;$/;"	m	struct:type_print_options
global_types_map	gdb/guile/scm-type.c	/^static htab_t global_types_map;$/;"	v	file:
global_using_directives	gdb/buildsym.h	/^EXTERN struct using_direct *global_using_directives;$/;"	v	typeref:struct:using_direct
global_var	gdb/testsuite/gdb.dwarf2/implref-global.c	/^int global_var = 42;$/;"	v
global_var_0	gdb/testsuite/gdb.base/find-unmapped.c	/^void *global_var_0;$/;"	v
global_var_1	gdb/testsuite/gdb.base/find-unmapped.c	/^void *global_var_1;$/;"	v
global_var_2	gdb/testsuite/gdb.base/find-unmapped.c	/^void *global_var_2;$/;"	v
global_x	gdb/testsuite/gdb.cp/expand-sals.cc	/^volatile int global_x;$/;"	v
global_zero	gdb/testsuite/gdb.mi/basics.c	/^unsigned long long global_zero = 0;$/;"	v
global_zero	gdb/testsuite/gdb.threads/next-bp-other-thread.c	/^volatile int global_zero;$/;"	v
globalarr	gdb/testsuite/gdb.trace/collection.c	/^int          globalarr[16];$/;"	v
globalarr	gdb/testsuite/gdb.trace/unavailable.cc	/^int          globalarr[16];$/;"	v
globalarr2	gdb/testsuite/gdb.trace/collection.c	/^int          globalarr2[4];$/;"	v
globalarr3	gdb/testsuite/gdb.trace/collection.c	/^int          globalarr3[4];$/;"	v
globalc	gdb/testsuite/gdb.trace/collection.c	/^char         globalc;$/;"	v
globalc	gdb/testsuite/gdb.trace/unavailable.cc	/^char         globalc;$/;"	v
globalcomment	zlib/contrib/minizip/zip.c	/^    char *globalcomment;$/;"	m	struct:__anon992	file:
globald	gdb/testsuite/gdb.trace/collection.c	/^double       globald;$/;"	v
globald	gdb/testsuite/gdb.trace/unavailable.cc	/^double       globald;$/;"	v
globalf	gdb/testsuite/gdb.trace/collection.c	/^float        globalf;$/;"	v
globalf	gdb/testsuite/gdb.trace/unavailable.cc	/^float        globalf;$/;"	v
globali	gdb/testsuite/gdb.trace/collection.c	/^int          globali;$/;"	v
globali	gdb/testsuite/gdb.trace/unavailable.cc	/^int          globali;$/;"	v
globalp	gdb/testsuite/gdb.trace/collection.c	/^test_struct *globalp;$/;"	v
globalp	gdb/testsuite/gdb.trace/unavailable.cc	/^test_struct *globalp;$/;"	v
globals	include/bfdlink.h	/^  struct bfd_elf_version_expr_head globals;$/;"	m	struct:bfd_elf_version_tree	typeref:struct:bfd_elf_version_tree::bfd_elf_version_expr_head
globals	include/hp-symtab.h	/^  int      	globals;      \/* index into the DNTT where GNTT begins *\/$/;"	m	struct:DOC_info_PXDB_header_struct
globals	include/hp-symtab.h	/^  int              globals;      \/* index into the DNTT where GNTT begins *\/$/;"	m	struct:PXDB_struct
globals_offset	gdb/mdebugread.c	/^  long globals_offset;		\/* cumulative *\/$/;"	m	struct:pst_map	file:
globals_offset	gdb/psympriv.h	/^  int globals_offset;$/;"	m	struct:partial_symtab
globals_test_func	gdb/testsuite/gdb.trace/collection.c	/^int globals_test_func ()$/;"	f
globals_test_func	gdb/testsuite/gdb.trace/unavailable.cc	/^globals_test_func ()$/;"	f
globalshadow	gdb/testsuite/gdb.compile/compile.c	/^int globalshadow = 10;$/;"	v
globalstruct	gdb/testsuite/gdb.trace/collection.c	/^test_struct  globalstruct;$/;"	v
globalstruct	gdb/testsuite/gdb.trace/unavailable.cc	/^test_struct  globalstruct;$/;"	v
globalvar	gdb/testsuite/gdb.compile/compile.c	/^int globalvar = 10;$/;"	v
globalvar	gdb/testsuite/gdb.multi/watchpoint-multi-exit.c	/^static volatile int globalvar;$/;"	v	file:
globalvar	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^int globalvar = 1;$/;"	v
globarr	gdb/testsuite/gdb.trace/tspeed.c	/^volatile short globarr[80000];$/;"	v
globfoo	gdb/testsuite/gdb.trace/tspeed.c	/^volatile int globfoo, globfoo2, globfoo3;$/;"	v
globfoo2	gdb/testsuite/gdb.trace/tspeed.c	/^volatile int globfoo, globfoo2, globfoo3;$/;"	v
globfoo3	gdb/testsuite/gdb.trace/tspeed.c	/^volatile int globfoo, globfoo2, globfoo3;$/;"	v
globfree	gdb/gnulib/import/glob-libc.h	163;"	d
globfree	gdb/gnulib/import/glob.in.h	65;"	d
globfree	gdb/gnulib/import/glob.in.h	79;"	d
globvar	gdb/testsuite/gdb.trace/ftrace.c	/^int globvar;$/;"	v
globvar	gdb/testsuite/gdb.trace/trace-condition.c	/^int64_t globvar;$/;"	v
glue_and	sim/common/dv-glue.c	/^  glue_and,$/;"	e	enum:hw_glue_type	file:
glue_and	sim/ppc/hw_glue.c	/^  glue_and,$/;"	e	enum:_hw_glue_type	file:
glue_insn	bfd/coff-ppc.c	/^  unsigned long int glue_insn;$/;"	m	struct:ppc_coff_link_hash_entry	file:
glue_io	sim/common/dv-glue.c	/^  glue_io,$/;"	e	enum:hw_glue_type	file:
glue_io	sim/ppc/hw_glue.c	/^  glue_io,$/;"	e	enum:_hw_glue_type	file:
glue_nand	sim/common/dv-glue.c	/^  glue_nand,$/;"	e	enum:hw_glue_type	file:
glue_nand	sim/ppc/hw_glue.c	/^  glue_nand,$/;"	e	enum:_hw_glue_type	file:
glue_nor	sim/common/dv-glue.c	/^  glue_nor,$/;"	e	enum:hw_glue_type	file:
glue_nor	sim/ppc/hw_glue.c	/^  glue_nor,$/;"	e	enum:_hw_glue_type	file:
glue_not	sim/common/dv-glue.c	/^  glue_not,$/;"	e	enum:hw_glue_type	file:
glue_not	sim/ppc/hw_glue.c	/^  glue_not,$/;"	e	enum:_hw_glue_type	file:
glue_or	sim/common/dv-glue.c	/^  glue_or,$/;"	e	enum:hw_glue_type	file:
glue_or	sim/ppc/hw_glue.c	/^  glue_or,$/;"	e	enum:_hw_glue_type	file:
glue_prefix_and_suffix	readline/tilde.c	/^glue_prefix_and_suffix (prefix, suffix, suffind)$/;"	f	file:
glue_undefined	sim/common/dv-glue.c	/^  glue_undefined = 0,$/;"	e	enum:hw_glue_type	file:
glue_undefined	sim/ppc/hw_glue.c	/^  glue_undefined = 0,$/;"	e	enum:_hw_glue_type	file:
glue_xor	sim/common/dv-glue.c	/^  glue_xor,$/;"	e	enum:hw_glue_type	file:
glue_xor	sim/ppc/hw_glue.c	/^  glue_xor,$/;"	e	enum:_hw_glue_type	file:
gm_std	gdb/testsuite/gdb.perf/gm-std.cc	/^namespace gm_std$/;"	n	file:
gm_std	gdb/testsuite/gdb.perf/gm-std.h	/^namespace gm_std$/;"	n
gmtime	gdb/gnulib/import/gettimeofday.c	45;"	d	file:
gname	zlib/contrib/untgz/untgz.c	/^  char gname[32];               \/* 297 *\/$/;"	m	struct:tar_header	file:
gnat_aux_default	gdb/gdbtypes.c	/^const struct gnat_aux_type gnat_aux_default =$/;"	v	typeref:struct:gnat_aux_type
gnat_aux_type	gdb/gdbtypes.h	/^struct gnat_aux_type$/;"	s
gnat_demangling	include/demangle.h	/^  gnat_demangling = DMGL_GNAT,$/;"	e	enum:demangling_styles
gnat_stuff	gdb/gdbtypes.h	/^  struct gnat_aux_type *gnat_stuff;$/;"	m	union:type_specific	typeref:struct:type_specific::gnat_aux_type
gner0_regnum	gdb/frv-tdep.h	/^  gner0_regnum = 162,$/;"	e	enum:__anon1757
gner1_regnum	gdb/frv-tdep.h	/^  gner1_regnum = 163,$/;"	e	enum:__anon1757
gntt_length	include/hp-symtab.h	/^  long   gntt_length;  \/* same as old header *\/$/;"	m	struct:DOC_info_header_struct
gntt_length	include/hp-symtab.h	/^  long gntt_length; $/;"	m	struct:XDB_header_struct
gnu_base_target	gdb/i386-gnu-nat.c	/^struct i386_gnu_nat_target final : public gnu_base_target$/;"	s	file:
gnu_base_target	gdb/i386-gnu-nat.c	/^using gnu_base_target = gnu_nat_target;$/;"	v
gnu_base_target	gdb/i386-gnu-nat.c	/^using gnu_base_target = x86_nat_target<gnu_nat_target>;$/;"	v
gnu_current_inf	gdb/gnu-nat.c	/^struct inf *gnu_current_inf = 0;$/;"	v	typeref:struct:inf
gnu_debug_flag	gdb/gnu-nat.c	/^int gnu_debug_flag = 0;$/;"	v
gnu_demangling	include/demangle.h	/^  gnu_demangling = DMGL_GNU,$/;"	e	enum:demangling_styles
gnu_encap_format	bfd/libaout.h	/^  gnu_encap_format,$/;"	e	enum:aout_subformat
gnu_fetch_registers	gdb/i386-gnu-nat.c	/^gnu_fetch_registers (struct target_ops *ops,$/;"	f	file:
gnu_ifunc	gdb/testsuite/gdb.base/gnu-ifunc-lib.c	/^gnu_ifunc (unsigned long hwcap)$/;"	f
gnu_ifunc	gdb/testsuite/gdb.compile/compile-ifunc.c	/^gnu_ifunc (void)$/;"	f
gnu_ifunc_fns	gdb/symtab.h	/^struct gnu_ifunc_fns$/;"	s
gnu_ifunc_fns_p	gdb/minsyms.c	/^const struct gnu_ifunc_fns *gnu_ifunc_fns_p = &stub_gnu_ifunc_fns;$/;"	v	typeref:struct:gnu_ifunc_fns
gnu_ifunc_initialized	gdb/testsuite/gdb.base/gnu-ifunc.c	/^volatile int gnu_ifunc_initialized;$/;"	v
gnu_ifunc_pre	gdb/testsuite/gdb.base/gnu-ifunc.c	/^gnu_ifunc_pre (void)$/;"	f	file:
gnu_ifunc_resolve_addr	gdb/symtab.h	/^  CORE_ADDR (*gnu_ifunc_resolve_addr) (struct gdbarch *gdbarch, CORE_ADDR pc);$/;"	m	struct:gnu_ifunc_fns
gnu_ifunc_resolve_addr	gdb/symtab.h	1763;"	d
gnu_ifunc_resolve_name	gdb/symtab.h	/^  int (*gnu_ifunc_resolve_name) (const char *function_name,$/;"	m	struct:gnu_ifunc_fns
gnu_ifunc_resolve_name	gdb/symtab.h	1764;"	d
gnu_ifunc_resolver_return_stop	gdb/symtab.h	/^  void (*gnu_ifunc_resolver_return_stop) (struct breakpoint *b);$/;"	m	struct:gnu_ifunc_fns
gnu_ifunc_resolver_return_stop	gdb/symtab.h	1766;"	d
gnu_ifunc_resolver_stop	gdb/symtab.h	/^  void (*gnu_ifunc_resolver_stop) (struct breakpoint *b);$/;"	m	struct:gnu_ifunc_fns
gnu_ifunc_resolver_stop	gdb/symtab.h	1765;"	d
gnu_nat_target	gdb/gnu-nat.h	/^struct gnu_nat_target : public inf_child_target$/;"	s
gnu_obj_1	gdb/testsuite/gdb.cp/m-data.cc	/^  gnu_obj_1(antiquities a, long l): test(true), key1(5), key2(l), value(a) {}$/;"	f	class:gnu_obj_1
gnu_obj_1	gdb/testsuite/gdb.cp/m-data.cc	/^class gnu_obj_1$/;"	c	file:
gnu_obj_1	gdb/testsuite/gdb.cp/m-static.cc	/^  gnu_obj_1(antiquities a, long l) {}$/;"	f	class:gnu_obj_1
gnu_obj_1	gdb/testsuite/gdb.cp/m-static.cc	/^class gnu_obj_1$/;"	c	file:
gnu_obj_1	gdb/testsuite/gdb.cp/try_catch.cc	/^  gnu_obj_1(antiquities a, long l): test(true), key1(5), key2(l), value(a) {}$/;"	f	class:gnu_obj_1
gnu_obj_1	gdb/testsuite/gdb.cp/try_catch.cc	/^class gnu_obj_1$/;"	c	file:
gnu_obj_2	gdb/testsuite/gdb.cp/m-data.cc	/^  gnu_obj_2(antiquities b): gnu_obj_1(oriental, 7), value_derived(b) { }$/;"	f	class:gnu_obj_2
gnu_obj_2	gdb/testsuite/gdb.cp/m-data.cc	/^class gnu_obj_2: public virtual gnu_obj_1$/;"	c	file:
gnu_obj_2	gdb/testsuite/gdb.cp/m-static.cc	/^  gnu_obj_2(antiquities b): gnu_obj_1(oriental, 7) { }$/;"	f	class:gnu_obj_2
gnu_obj_2	gdb/testsuite/gdb.cp/m-static.cc	/^class gnu_obj_2: public virtual gnu_obj_1$/;"	c	file:
gnu_obj_2	gdb/testsuite/gdb.cp/try_catch.cc	/^  gnu_obj_2(antiquities b): gnu_obj_1(oriental, 7), value_derived(b) { }$/;"	f	class:gnu_obj_2
gnu_obj_2	gdb/testsuite/gdb.cp/try_catch.cc	/^class gnu_obj_2: public virtual gnu_obj_1$/;"	c	file:
gnu_obj_3	gdb/testsuite/gdb.cp/m-data.cc	/^  gnu_obj_3(antiquities b): data(etruscan) { }$/;"	f	class:gnu_obj_3
gnu_obj_3	gdb/testsuite/gdb.cp/m-data.cc	/^class gnu_obj_3$/;"	c	file:
gnu_obj_3	gdb/testsuite/gdb.cp/m-static.cc	/^  gnu_obj_3(antiquities b) { }$/;"	f	class:gnu_obj_3
gnu_obj_3	gdb/testsuite/gdb.cp/m-static.cc	/^class gnu_obj_3$/;"	c	file:
gnu_obj_3	gdb/testsuite/gdb.cp/try_catch.cc	/^  gnu_obj_3(antiquities b): data(etruscan) { }$/;"	f	class:gnu_obj_3
gnu_obj_3	gdb/testsuite/gdb.cp/try_catch.cc	/^class gnu_obj_3$/;"	c	file:
gnu_obj_4	gdb/testsuite/gdb.cp/m-static.h	/^class gnu_obj_4$/;"	c
gnu_obj_attrs_arg_type	bfd/elf-attrs.c	/^gnu_obj_attrs_arg_type (unsigned int tag)$/;"	f	file:
gnu_ptrace_me	gdb/gnu-nat.c	/^gnu_ptrace_me (void)$/;"	f	file:
gnu_read_inferior	gdb/gnu-nat.c	/^gnu_read_inferior (task_t task, CORE_ADDR addr, gdb_byte *myaddr, int length)$/;"	f	file:
gnu_special	libiberty/cplus-dem.c	/^gnu_special (struct work_stuff *work, const char **mangled, string *declp)$/;"	f	file:
gnu_store_registers	gdb/i386-gnu-nat.c	/^gnu_store_registers (struct target_ops *ops,$/;"	f	file:
gnu_triplet_regexp	gdb/gdbarch.c	/^  gdbarch_gnu_triplet_regexp_ftype *gnu_triplet_regexp;$/;"	m	struct:gdbarch	file:
gnu_v2_abi_ops	gdb/gnu-v2-abi.c	/^struct cp_abi_ops gnu_v2_abi_ops;$/;"	v	typeref:struct:cp_abi_ops
gnu_v3_abi_ops	gdb/gnu-v3-abi.c	/^static struct cp_abi_ops gnu_v3_abi_ops;$/;"	v	typeref:struct:cp_abi_ops	file:
gnu_v3_base_object_ctor	include/demangle.h	/^  gnu_v3_base_object_ctor,$/;"	e	enum:gnu_v3_ctor_kinds
gnu_v3_base_object_dtor	include/demangle.h	/^  gnu_v3_base_object_dtor,$/;"	e	enum:gnu_v3_dtor_kinds
gnu_v3_complete_object_allocating_ctor	include/demangle.h	/^  gnu_v3_complete_object_allocating_ctor,$/;"	e	enum:gnu_v3_ctor_kinds
gnu_v3_complete_object_ctor	include/demangle.h	/^  gnu_v3_complete_object_ctor = 1,$/;"	e	enum:gnu_v3_ctor_kinds
gnu_v3_complete_object_dtor	include/demangle.h	/^  gnu_v3_complete_object_dtor,$/;"	e	enum:gnu_v3_dtor_kinds
gnu_v3_ctor_kinds	include/demangle.h	/^enum gnu_v3_ctor_kinds {$/;"	g
gnu_v3_deleting_dtor	include/demangle.h	/^  gnu_v3_deleting_dtor = 1,$/;"	e	enum:gnu_v3_dtor_kinds
gnu_v3_demangling	include/demangle.h	/^  gnu_v3_demangling = DMGL_GNU_V3,$/;"	e	enum:demangling_styles
gnu_v3_dtor_kinds	include/demangle.h	/^enum gnu_v3_dtor_kinds {$/;"	g
gnu_v3_exception_catchpoint_ops	gdb/break-catch-throw.c	/^static struct breakpoint_ops gnu_v3_exception_catchpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
gnu_v3_object_ctor_group	include/demangle.h	/^  gnu_v3_object_ctor_group$/;"	e	enum:gnu_v3_ctor_kinds
gnu_v3_object_dtor_group	include/demangle.h	/^  gnu_v3_object_dtor_group$/;"	e	enum:gnu_v3_dtor_kinds
gnu_v3_unified_ctor	include/demangle.h	/^  gnu_v3_unified_ctor,$/;"	e	enum:gnu_v3_ctor_kinds
gnu_v3_unified_dtor	include/demangle.h	/^  gnu_v3_unified_dtor,$/;"	e	enum:gnu_v3_dtor_kinds
gnu_write_inferior	gdb/gnu-nat.c	/^gnu_write_inferior (task_t task, CORE_ADDR addr,$/;"	f	file:
gnu_xfer_auxv	gdb/gnu-nat.c	/^gnu_xfer_auxv (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
gnu_xfer_memory	gdb/gnu-nat.c	/^gnu_xfer_memory (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
gnutarget	gdb/corefile.c	/^char *gnutarget;$/;"	v
gnutarget_string	gdb/corefile.c	/^static char *gnutarget_string;$/;"	v	file:
gnuv2_baseclass_offset	gdb/gnu-v2-abi.c	/^gnuv2_baseclass_offset (struct type *type, int index,$/;"	f	file:
gnuv2_is_constructor_name	gdb/gnu-v2-abi.c	/^gnuv2_is_constructor_name (const char *name)$/;"	f	file:
gnuv2_is_destructor_name	gdb/gnu-v2-abi.c	/^gnuv2_is_destructor_name (const char *name)$/;"	f	file:
gnuv2_is_operator_name	gdb/gnu-v2-abi.c	/^gnuv2_is_operator_name (const char *name)$/;"	f	file:
gnuv2_is_vtable_name	gdb/gnu-v2-abi.c	/^gnuv2_is_vtable_name (const char *name)$/;"	f	file:
gnuv2_value_rtti_type	gdb/gnu-v2-abi.c	/^gnuv2_value_rtti_type (struct value *v, int *full, LONGEST *top, int *using_enc)$/;"	f	file:
gnuv2_virtual_fn_field	gdb/gnu-v2-abi.c	/^gnuv2_virtual_fn_field (struct value **arg1p, struct fn_field * f, int j,$/;"	f	file:
gnuv3_baseclass_offset	gdb/gnu-v3-abi.c	/^gnuv3_baseclass_offset (struct type *type, int index,$/;"	f	file:
gnuv3_decode_method_ptr	gdb/gnu-v3-abi.c	/^gnuv3_decode_method_ptr (struct gdbarch *gdbarch,$/;"	f	file:
gnuv3_dynamic_class	gdb/gnu-v3-abi.c	/^gnuv3_dynamic_class (struct type *type)$/;"	f	file:
gnuv3_find_method_in	gdb/gnu-v3-abi.c	/^gnuv3_find_method_in (struct type *domain, CORE_ADDR voffset,$/;"	f	file:
gnuv3_get_type_from_type_info	gdb/gnu-v3-abi.c	/^gnuv3_get_type_from_type_info (struct value *type_info_ptr)$/;"	f	file:
gnuv3_get_typeid	gdb/gnu-v3-abi.c	/^gnuv3_get_typeid (struct value *value)$/;"	f	file:
gnuv3_get_typeid_type	gdb/gnu-v3-abi.c	/^gnuv3_get_typeid_type (struct gdbarch *gdbarch)$/;"	f	file:
gnuv3_get_typename_from_type_info	gdb/gnu-v3-abi.c	/^gnuv3_get_typename_from_type_info (struct value *type_info_ptr)$/;"	f	file:
gnuv3_get_virtual_fn	gdb/gnu-v3-abi.c	/^gnuv3_get_virtual_fn (struct gdbarch *gdbarch, struct value *container,$/;"	f	file:
gnuv3_get_vtable	gdb/gnu-v3-abi.c	/^gnuv3_get_vtable (struct gdbarch *gdbarch,$/;"	f	file:
gnuv3_is_operator_name	gdb/gnu-v3-abi.c	/^gnuv3_is_operator_name (const char *name)$/;"	f	file:
gnuv3_is_vtable_name	gdb/gnu-v3-abi.c	/^gnuv3_is_vtable_name (const char *name)$/;"	f	file:
gnuv3_make_method_ptr	gdb/gnu-v3-abi.c	/^gnuv3_make_method_ptr (struct type *type, gdb_byte *contents,$/;"	f	file:
gnuv3_method_ptr_size	gdb/gnu-v3-abi.c	/^gnuv3_method_ptr_size (struct type *type)$/;"	f	file:
gnuv3_method_ptr_to_value	gdb/gnu-v3-abi.c	/^gnuv3_method_ptr_to_value (struct value **this_p, struct value *method_ptr)$/;"	f	file:
gnuv3_pass_by_reference	gdb/gnu-v3-abi.c	/^gnuv3_pass_by_reference (struct type *type)$/;"	f	file:
gnuv3_print_method_ptr	gdb/gnu-v3-abi.c	/^gnuv3_print_method_ptr (const gdb_byte *contents,$/;"	f	file:
gnuv3_print_vtable	gdb/gnu-v3-abi.c	/^gnuv3_print_vtable (struct value *value)$/;"	f	file:
gnuv3_rtti_type	gdb/gnu-v3-abi.c	/^gnuv3_rtti_type (struct value *value,$/;"	f	file:
gnuv3_skip_trampoline	gdb/gnu-v3-abi.c	/^gnuv3_skip_trampoline (struct frame_info *frame, CORE_ADDR stop_pc)$/;"	f	file:
gnuv3_virtual_fn_field	gdb/gnu-v3-abi.c	/^gnuv3_virtual_fn_field (struct value **value_p,$/;"	f	file:
go	gdb/symtab.h	/^  const demangle_for_lookup_info &go () const$/;"	f	class:final
go	gdb/testsuite/gdb.threads/attach-slow-waitpid.c	/^int go = 1;$/;"	v
go32_check_format	bfd/coff-stgo32.c	/^go32_check_format (bfd *abfd)$/;"	f	file:
go32_get_dr	gdb/go32-nat.c	/^go32_get_dr (int i)$/;"	f	file:
go32_get_dr6	gdb/go32-nat.c	/^go32_get_dr6 (void)$/;"	f	file:
go32_get_dr7	gdb/go32-nat.c	/^go32_get_dr7 (void)$/;"	f	file:
go32_get_windows_version	gdb/go32-nat.c	/^go32_get_windows_version(void)$/;"	f	file:
go32_info_dos_command	gdb/go32-nat.c	/^go32_info_dos_command (const char *args, int from_tty)$/;"	f	file:
go32_pde	gdb/go32-nat.c	/^go32_pde (const char *arg, int from_tty)$/;"	f	file:
go32_pte	gdb/go32-nat.c	/^go32_pte (const char *arg, int from_tty)$/;"	f	file:
go32_pte_for_address	gdb/go32-nat.c	/^go32_pte_for_address (const char *arg, int from_tty)$/;"	f	file:
go32_set_dr	gdb/go32-nat.c	/^go32_set_dr (int i, CORE_ADDR addr)$/;"	f	file:
go32_set_dr7	gdb/go32-nat.c	/^go32_set_dr7 (unsigned long val)$/;"	f	file:
go32_sgdt	gdb/go32-nat.c	/^go32_sgdt (const char *arg, int from_tty)$/;"	f	file:
go32_sidt	gdb/go32-nat.c	/^go32_sidt (const char *arg, int from_tty)$/;"	f	file:
go32_sig	gdb/go32-nat.c	/^    int go32_sig;$/;"	m	struct:__anon1833	file:
go32_sldt	gdb/go32-nat.c	/^go32_sldt (const char *arg, int from_tty)$/;"	f	file:
go32_stubbed_coff_bfd_copy_private_bfd_data	bfd/coff-stgo32.c	/^go32_stubbed_coff_bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
go32_sysinfo	gdb/go32-nat.c	/^go32_sysinfo (const char *arg, int from_tty)$/;"	f	file:
go32_xfer_memory	gdb/go32-nat.c	/^go32_xfer_memory (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
go32stub	bfd/libcoff-in.h	/^  char *go32stub;$/;"	m	struct:coff_tdata
go32stub	bfd/libcoff.h	/^  char *go32stub;$/;"	m	struct:coff_tdata
go32stub	include/coff/internal.h	/^  char go32stub[GO32_STUBSIZE];$/;"	m	struct:internal_filehdr
go_block_package_name	gdb/go-lang.c	/^go_block_package_name (const struct block *block)$/;"	f
go_classify_struct_type	gdb/go-lang.c	/^go_classify_struct_type (struct type *type)$/;"	f
go_demangle	gdb/go-lang.c	/^go_demangle (const char *mangled_name, int options)$/;"	f
go_language_arch_info	gdb/go-lang.c	/^go_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
go_language_defn	gdb/go-lang.c	/^extern const struct language_defn go_language_defn =$/;"	v	typeref:struct:language_defn
go_main_name	gdb/go-lang.c	/^go_main_name (void)$/;"	f
go_op_print_tab	gdb/go-lang.c	/^static const struct op_print go_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
go_primitive_type_bool	gdb/go-lang.c	/^  go_primitive_type_bool,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_char	gdb/go-lang.c	/^  go_primitive_type_char,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_complex128	gdb/go-lang.c	/^  go_primitive_type_complex128,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_complex64	gdb/go-lang.c	/^  go_primitive_type_complex64,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_float32	gdb/go-lang.c	/^  go_primitive_type_float32,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_float64	gdb/go-lang.c	/^  go_primitive_type_float64,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_int	gdb/go-lang.c	/^  go_primitive_type_int,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_int16	gdb/go-lang.c	/^  go_primitive_type_int16,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_int32	gdb/go-lang.c	/^  go_primitive_type_int32,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_int64	gdb/go-lang.c	/^  go_primitive_type_int64,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_int8	gdb/go-lang.c	/^  go_primitive_type_int8,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uint	gdb/go-lang.c	/^  go_primitive_type_uint,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uint16	gdb/go-lang.c	/^  go_primitive_type_uint16,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uint32	gdb/go-lang.c	/^  go_primitive_type_uint32,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uint64	gdb/go-lang.c	/^  go_primitive_type_uint64,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uint8	gdb/go-lang.c	/^  go_primitive_type_uint8,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_uintptr	gdb/go-lang.c	/^  go_primitive_type_uintptr,$/;"	e	enum:go_primitive_types	file:
go_primitive_type_void	gdb/go-lang.c	/^  go_primitive_type_void,$/;"	e	enum:go_primitive_types	file:
go_primitive_types	gdb/go-lang.c	/^enum go_primitive_types {$/;"	g	file:
go_print_type	gdb/go-typeprint.c	/^go_print_type (struct type *type, const char *varstring,$/;"	f
go_raw	gdb/serial.h	/^    void (*go_raw) (struct serial *);$/;"	m	struct:serial_ops
go_sniff_from_mangled_name	gdb/go-lang.c	/^go_sniff_from_mangled_name (const char *mangled, char **demangled)$/;"	f	file:
go_symbol_package_name	gdb/go-lang.c	/^go_symbol_package_name (const struct symbol *sym)$/;"	f
go_type	gdb/go-lang.h	/^enum go_type$/;"	g
go_type_data	gdb/go-lang.c	/^static struct gdbarch_data *go_type_data;$/;"	v	typeref:struct:gdbarch_data	file:
go_val_print	gdb/go-valprint.c	/^go_val_print (struct type *type, int embedded_offset,$/;"	f
good1	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^good1:	IF !CC JUMP bad1;	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^good1:	IF !CC JUMP bad1 (BP);	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^good1:	IF !CC JUMP bad1 (BP);	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^good1:	IF !CC JUMP bad1 (BP);	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^good1:	IF !CC JUMP good2 (BP);	\/\/ branch on false (should branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^good1:	IF !CC JUMP bad1 (BP);	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^good1:	IF !CC JUMP bad1;	\/\/ branch on false (should not branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^good1:	IF !CC JUMP good2;	\/\/ branch on false (should branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^good1:	IF CC JUMP good2 (BP);	\/\/ (should branch)$/;"	l
good1	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^good1:	IF CC JUMP good2;	\/\/ (should branch)$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^good2:	CC = ! CC;		\/\/$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^good2:	CC = ! CC;		\/\/ clear cc=0$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^good2:	CC = ! CC;		\/\/$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^good2:	CC = ! CC;		\/\/$/;"	l
good2	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^good2:	CC = ! CC;		\/\/$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^good3:	IF CC JUMP bad2;	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^good3:	IF CC JUMP bad2;	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^good3:	IF CC JUMP bad2;	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^good3:	IF CC JUMP bad2 (BP);	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^good3:	IF !CC JUMP end;	\/\/ branch on true (should branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^good3:	IF !CC JUMP bad2 (BP);	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^good3:	IF CC JUMP bad2;	\/\/ branch on true (should not branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^good3:	IF !CC JUMP end;	\/\/ branch on true (should branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^good3:	IF CC JUMP end (BP);	\/\/ (should branch)$/;"	l
good3	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^good3:	IF CC JUMP end;		\/\/ (should branch)$/;"	l
good_length	zlib/deflate.c	/^   ush good_length; \/* reduce lazy search above this match length *\/$/;"	m	struct:config_s	file:
good_match	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define good_match       [ rcx + dsGoodMatch]$/;"	d
good_match	zlib/contrib/masmx64/gvmat64.asm	/^good_match      equ [ rcx + dsGoodMatch]$/;"	d
good_match	zlib/deflate.h	/^    uInt good_match;$/;"	m	struct:internal_state
goodbye	gdb/testsuite/gdb.multi/goodbye.c	/^goodbye() {$/;"	f
got	bfd/elf-bfd.h	/^  union gotplt_union got;$/;"	m	struct:elf_link_hash_entry	typeref:union:elf_link_hash_entry::gotplt_union
got	bfd/elf32-m68k.c	/^    unsigned int got; \/* the symbol's .got.plt entry *\/$/;"	m	struct:elf_m68k_plt_info::__anon1114	file:
got	bfd/elf32-m68k.c	/^  struct elf_m68k_got *got;$/;"	m	struct:elf_m68k_bfd2got_entry	typeref:struct:elf_m68k_bfd2got_entry::elf_m68k_got	file:
got	bfd/elf64-alpha.c	/^  asection *got;$/;"	m	struct:alpha_elf_obj_tdata	file:
got	bfd/elf64-ppc.c	/^    } got;$/;"	m	struct:got_entry	typeref:union:got_entry::__anon1168	file:
got	bfd/elf64-ppc.c	/^  asection *got;$/;"	m	struct:ppc64_elf_obj_tdata	file:
got	bfd/elfxx-mips.c	/^  struct mips_got_info *got;$/;"	m	struct:mips_elf_obj_tdata	typeref:struct:mips_elf_obj_tdata::mips_got_info	file:
got0	bfd/elf32-bfin.c	/^  bfd_vma got0;$/;"	m	struct:bfinfdpic_elf_link_hash_table	file:
got0	bfd/elf32-frv.c	/^  bfd_vma got0;$/;"	m	struct:frvfdpic_elf_link_hash_table	file:
got12	bfd/elf32-frv.c	/^  bfd_vma got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
got12	bfd/elf32-frv.c	/^  unsigned got12:1;$/;"	m	struct:frvfdpic_relocs_info	file:
got12	bfd/elf32-frv.c	/^  } got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info	typeref:struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
got16_reloc_p	bfd/elfxx-mips.c	/^got16_reloc_p (int r_type)$/;"	f	file:
got17m4	bfd/elf32-bfin.c	/^  bfd_vma got17m4, gothilo;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
got17m4	bfd/elf32-bfin.c	/^  unsigned got17m4;$/;"	m	struct:bfinfdpic_relocs_info	file:
got17m4	bfd/elf32-bfin.c	/^  } got17m4, gothilo;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info	typeref:struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
got20	bfd/elf32-sh.c	/^    bfd_boolean got20; \/* TRUE if got_entry points to a movi20$/;"	m	struct:elf_sh_plt_info::__anon1099	file:
got4	bfd/elf32-m68k.c	/^    unsigned int got4; \/* .got + 4 *\/$/;"	m	struct:elf_m68k_plt_info::__anon1113	file:
got8	bfd/elf32-m68k.c	/^    unsigned int got8; \/* .got + 8 *\/$/;"	m	struct:elf_m68k_plt_info::__anon1113	file:
got_addend	bfd/elf32-vax.c	/^  bfd_vma got_addend;$/;"	m	struct:elf_vax_link_hash_entry	file:
got_allocated	bfd/elf-m10300.c	/^    char	    got_allocated;$/;"	m	struct:elf32_mn10300_link_hash_table::__anon998	file:
got_disp_reloc_p	bfd/elfxx-mips.c	/^got_disp_reloc_p (unsigned int r_type)$/;"	f	file:
got_done	bfd/elf64-ia64-vms.c	/^  unsigned got_done : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
got_done	bfd/elfnn-ia64.c	/^  unsigned got_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
got_elt_size	bfd/elf-bfd.h	/^  bfd_vma (*got_elt_size) (bfd *, struct bfd_link_info *,$/;"	m	struct:elf_backend_data
got_entries	bfd/elf32-score.c	/^  struct htab *got_entries;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::htab	file:
got_entries	bfd/elf32-score7.c	/^  struct htab *got_entries;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::htab	file:
got_entries	bfd/elf64-alpha.c	/^  struct alpha_elf_got_entry *got_entries;$/;"	m	struct:alpha_elf_link_hash_entry	typeref:struct:alpha_elf_link_hash_entry::alpha_elf_got_entry	file:
got_entries	bfd/elfxx-mips.c	/^  struct htab *got_entries;$/;"	m	struct:mips_got_info	typeref:struct:mips_got_info::htab	file:
got_entries_needed	bfd/elf32-hppa.c	/^got_entries_needed (int tls_type)$/;"	f	file:
got_entries_needed	bfd/elf32-ppc.c	/^got_entries_needed (int tls_mask)$/;"	f	file:
got_entry	bfd/arc-got.h	/^struct got_entry$/;"	s
got_entry	bfd/elf32-bfin.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:bfinfdpic_relocs_info	file:
got_entry	bfd/elf32-frv.c	/^  bfd_signed_vma got_entry, fdgot_entry, fd_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
got_entry	bfd/elf32-sh.c	/^    bfd_vma got_entry; \/* the address of the symbol's .got.plt entry *\/$/;"	m	struct:elf_sh_plt_info::__anon1099	file:
got_entry	bfd/elf32-spu.c	/^struct got_entry$/;"	s	file:
got_entry	bfd/elf64-ppc.c	/^struct got_entry$/;"	s	file:
got_entry_for_type	bfd/arc-got.h	/^got_entry_for_type (struct got_entry **list,$/;"	f
got_entry_key	bfd/elf32-m68k.c	/^  unsigned long got_entry_key;$/;"	m	struct:elf_m68k_link_hash_entry	file:
got_entry_size	bfd/elfxx-x86.h	/^  unsigned int got_entry_size;$/;"	m	struct:elf_x86_link_hash_table
got_ents	bfd/elf32-arc.c	/^  struct got_entry *got_ents;$/;"	m	struct:elf_arc_link_hash_entry	typeref:struct:elf_arc_link_hash_entry::got_entry	file:
got_gap	bfd/elf32-ppc.c	/^  unsigned int got_gap;$/;"	m	struct:ppc_elf_link_hash_table	file:
got_header_size	bfd/elf-bfd.h	/^  bfd_vma got_header_size;$/;"	m	struct:elf_backend_data
got_header_size	bfd/elf32-ppc.c	/^  unsigned int got_header_size;$/;"	m	struct:ppc_elf_link_hash_table	file:
got_info	bfd/elf32-score.c	/^    struct score_got_info *got_info;$/;"	m	union:_score_elf_section_data::__anon1019	typeref:struct:_score_elf_section_data::__anon1019::score_got_info	file:
got_info	bfd/elf32-score7.c	/^    struct score_got_info *got_info;$/;"	m	union:_score_elf_section_data::__anon1157	typeref:struct:_score_elf_section_data::__anon1157::score_got_info	file:
got_info	bfd/elfxx-mips.c	/^  struct mips_got_info *got_info;$/;"	m	struct:mips_elf_link_hash_table	typeref:struct:mips_elf_link_hash_table::mips_got_info	file:
got_link_next	bfd/elf64-alpha.c	/^  bfd *got_link_next;$/;"	m	struct:alpha_elf_obj_tdata	file:
got_list	bfd/elf64-alpha.c	/^  bfd *got_list;$/;"	m	struct:alpha_elf_link_hash_table	file:
got_lo16_reloc_p	bfd/elfxx-mips.c	/^got_lo16_reloc_p (unsigned int r_type)$/;"	f	file:
got_offset	bfd/elf32-arm.c	/^  bfd_signed_vma got_offset;$/;"	m	struct:arm_plt_info	file:
got_offset	bfd/elf64-alpha.c	/^  int got_offset;$/;"	m	struct:alpha_elf_got_entry	file:
got_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma got_offset;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
got_offset	bfd/elfnn-aarch64.c	/^  bfd_vma got_offset;$/;"	m	struct:elf_aarch64_local_symbol	file:
got_offset	bfd/elfnn-ia64.c	/^  bfd_vma got_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
got_offset_value	bfd/elf32-arc.c	/^  bfd_signed_vma  got_offset_value;$/;"	m	struct:arc_relocation_data	file:
got_only_for_calls	bfd/elfxx-mips.c	/^  unsigned int got_only_for_calls : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
got_page_entries	bfd/elfxx-mips.c	/^  struct htab *got_page_entries;$/;"	m	struct:mips_got_info	typeref:struct:mips_got_info::htab	file:
got_page_refs	bfd/elfxx-mips.c	/^  struct htab *got_page_refs;$/;"	m	struct:mips_got_info	typeref:struct:mips_got_info::htab	file:
got_page_reloc_p	bfd/elfxx-mips.c	/^got_page_reloc_p (unsigned int r_type)$/;"	f	file:
got_refcount	bfd/elfnn-aarch64.c	/^  bfd_signed_vma got_refcount;$/;"	m	struct:elf_aarch64_local_symbol	file:
got_referenced	bfd/elfxx-x86.h	/^  unsigned int got_referenced : 1;$/;"	m	struct:elf_x86_link_hash_table
got_reli_size	bfd/elf64-ppc.c	/^  bfd_size_type got_reli_size;$/;"	m	struct:ppc_link_hash_table	file:
got_relocs_needed	bfd/elf32-hppa.c	/^got_relocs_needed (int tls_type, unsigned int need,$/;"	f	file:
got_relocs_needed	bfd/elf32-ppc.c	/^got_relocs_needed (int tls_mask, unsigned int need, bfd_boolean known)$/;"	f	file:
got_sect	gdb/mipsread.c	/^  asection *got_sect;		\/* Section pointer for .got section.  *\/$/;"	m	struct:alphacoff_dynsecinfo	file:
got_sig	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^volatile int got_sig;$/;"	v
got_sigusr1	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^sig_atomic_t got_sigusr1;$/;"	v
got_sigusr2	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^sig_atomic_t got_sigusr2;$/;"	v
got_size	bfd/elf32-nds32.c	/^static long got_size = 0;$/;"	v	file:
got_symbol_vma	bfd/elf32-arc.c	/^  bfd_signed_vma  got_symbol_vma;$/;"	m	struct:arc_relocation_data	file:
got_type	bfd/elf32-sh.c	/^  enum got_type {$/;"	g	struct:elf_sh_link_hash_entry	file:
got_type	bfd/elf32-sh.c	/^  } got_type;$/;"	m	struct:elf_sh_link_hash_entry	typeref:enum:elf_sh_link_hash_entry::got_type	file:
got_type	bfd/elfnn-aarch64.c	/^  unsigned int got_type;$/;"	m	struct:elf_aarch64_link_hash_entry	file:
got_type	bfd/elfnn-aarch64.c	/^  unsigned int got_type;$/;"	m	struct:elf_aarch64_local_symbol	file:
got_types_used	bfd/elf32-nios2.c	/^  unsigned char got_types_used;$/;"	m	struct:elf32_nios2_link_hash_entry	file:
got_value	gdb/solib-frv.c	/^  CORE_ADDR got_value = 0;$/;"	m	struct:lm_info_base	file:
got_value	gdb/solib-frv.c	/^  ext_ptr got_value;		\/* void *got_value; *\/$/;"	m	struct:ext_elf32_fdpic_loadaddr	file:
gotcall	sim/sh/interp.c	/^gotcall (int from, int to)$/;"	f	file:
gotent	bfd/elf64-alpha.c	/^  struct alpha_elf_got_entry *gotent;$/;"	m	struct:alpha_relax_info	typeref:struct:alpha_relax_info::alpha_elf_got_entry	file:
gotfuncdesc_cnt	bfd/elf32-arm.c	/^  unsigned int gotfuncdesc_cnt;$/;"	m	struct:fdpic_global	file:
gotfuncdesc_offset	bfd/elf32-arm.c	/^  int gotfuncdesc_offset;$/;"	m	struct:fdpic_global	file:
gothilo	bfd/elf32-bfin.c	/^  bfd_vma got17m4, gothilo;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
gothilo	bfd/elf32-bfin.c	/^  unsigned gothilo;$/;"	m	struct:bfinfdpic_relocs_info	file:
gothilo	bfd/elf32-bfin.c	/^  } got17m4, gothilo;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info	typeref:struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
gothilo	bfd/elf32-frv.c	/^  bfd_vma got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
gothilo	bfd/elf32-frv.c	/^  unsigned gothilo:1;$/;"	m	struct:frvfdpic_relocs_info	file:
gothilo	bfd/elf32-frv.c	/^  } got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info	typeref:struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
gotidx	bfd/elf32-score.c	/^  long gotidx;$/;"	m	struct:score_got_entry	file:
gotidx	bfd/elf32-score7.c	/^  long gotidx;$/;"	m	struct:score_got_entry	file:
gotidx	bfd/elfxx-mips.c	/^  long gotidx;$/;"	m	struct:mips_got_entry	file:
gotlos	bfd/elf32-frv.c	/^  bfd_vma got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
gotlos	bfd/elf32-frv.c	/^  unsigned gotlos:1;$/;"	m	struct:frvfdpic_relocs_info	file:
gotlos	bfd/elf32-frv.c	/^  } got12, gotlos, gothilo;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info	typeref:struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
goto_bookmark	gdb/record-full.c	/^record_full_base_target::goto_bookmark (const gdb_byte *raw_bookmark,$/;"	f	class:record_full_base_target
goto_bookmark	gdb/target-delegates.c	/^debug_target::goto_bookmark (const gdb_byte *arg0, int arg1)$/;"	f	class:debug_target
goto_bookmark	gdb/target-delegates.c	/^dummy_target::goto_bookmark (const gdb_byte *arg0, int arg1)$/;"	f	class:dummy_target
goto_bookmark	gdb/target-delegates.c	/^target_ops::goto_bookmark (const gdb_byte *arg0, int arg1)$/;"	f	class:target_ops
goto_bookmark_command	gdb/reverse.c	/^goto_bookmark_command (const char *args, int from_tty)$/;"	f	file:
goto_pc	gdb/gdbserver/ax.c	/^  int goto_pc;$/;"	m	struct:bytecode_address	file:
goto_record	gdb/record-btrace.c	/^record_btrace_target::goto_record (ULONGEST insn)$/;"	f	class:record_btrace_target
goto_record	gdb/record-full.c	/^record_full_base_target::goto_record (ULONGEST target_insn)$/;"	f	class:record_full_base_target
goto_record	gdb/target-delegates.c	/^debug_target::goto_record (ULONGEST arg0)$/;"	f	class:debug_target
goto_record	gdb/target-delegates.c	/^dummy_target::goto_record (ULONGEST arg0)$/;"	f	class:dummy_target
goto_record	gdb/target-delegates.c	/^target_ops::goto_record (ULONGEST arg0)$/;"	f	class:target_ops
goto_record_begin	gdb/record-btrace.c	/^record_btrace_target::goto_record_begin ()$/;"	f	class:record_btrace_target
goto_record_begin	gdb/record-full.c	/^record_full_base_target::goto_record_begin ()$/;"	f	class:record_full_base_target
goto_record_begin	gdb/target-delegates.c	/^debug_target::goto_record_begin ()$/;"	f	class:debug_target
goto_record_begin	gdb/target-delegates.c	/^dummy_target::goto_record_begin ()$/;"	f	class:dummy_target
goto_record_begin	gdb/target-delegates.c	/^target_ops::goto_record_begin ()$/;"	f	class:target_ops
goto_record_end	gdb/record-btrace.c	/^record_btrace_target::goto_record_end ()$/;"	f	class:record_btrace_target
goto_record_end	gdb/record-full.c	/^record_full_base_target::goto_record_end ()$/;"	f	class:record_full_base_target
goto_record_end	gdb/target-delegates.c	/^debug_target::goto_record_end ()$/;"	f	class:debug_target
goto_record_end	gdb/target-delegates.c	/^dummy_target::goto_record_end ()$/;"	f	class:dummy_target
goto_record_end	gdb/target-delegates.c	/^target_ops::goto_record_end ()$/;"	f	class:target_ops
goto_switch_gen	sim/igen/ld-decode.h	/^  goto_switch_gen,$/;"	e	enum:__anon581
goto_switch_gen	sim/ppc/ld-decode.h	/^  goto_switch_gen,$/;"	e	enum:__anon951
gotobj	bfd/elf64-alpha.c	/^  bfd *gotobj;$/;"	m	struct:alpha_elf_got_entry	file:
gotobj	bfd/elf64-alpha.c	/^  bfd *gotobj;$/;"	m	struct:alpha_elf_obj_tdata	file:
gotobj	bfd/elf64-alpha.c	/^  bfd *gotobj;$/;"	m	struct:alpha_relax_info	file:
gotoff	bfd/elf32-bfin.c	/^  unsigned gotoff;$/;"	m	struct:bfinfdpic_relocs_info	file:
gotoff	bfd/elf32-frv.c	/^  unsigned gotoff:1;$/;"	m	struct:frvfdpic_relocs_info	file:
gotoff	bfd/elflink.c	/^  bfd_vma gotoff;$/;"	m	struct:alloc_got_off_arg	file:
gotoff_ref	bfd/elfxx-x86.h	/^  unsigned int gotoff_ref : 1;$/;"	m	struct:elf_x86_link_hash_entry
gotofffuncdesc_cnt	bfd/elf32-arm.c	/^  unsigned int gotofffuncdesc_cnt;$/;"	m	struct:fdpic_global	file:
gotofffuncdesc_cnt	bfd/elf32-arm.c	/^  unsigned int gotofffuncdesc_cnt;$/;"	m	struct:fdpic_local	file:
gotplt_index	bfd/elfxx-mips.c	/^  bfd_vma gotplt_index;$/;"	m	struct:plt_entry	file:
gotplt_offset	bfd/elf32-cris.c	/^  bfd_size_type gotplt_offset;$/;"	m	struct:elf_cris_link_hash_entry	file:
gotplt_refcount	bfd/elf32-cris.c	/^  bfd_signed_vma gotplt_refcount;$/;"	m	struct:elf_cris_link_hash_entry	file:
gotplt_refcount	bfd/elf32-s390.c	/^  bfd_signed_vma gotplt_refcount;$/;"	m	struct:elf_s390_link_hash_entry	file:
gotplt_refcount	bfd/elf32-sh.c	/^  bfd_signed_vma gotplt_refcount;$/;"	m	struct:elf_sh_link_hash_entry	file:
gotplt_refcount	bfd/elf64-s390.c	/^  bfd_signed_vma gotplt_refcount;$/;"	m	struct:elf_s390_link_hash_entry	file:
gotplt_union	bfd/elf-bfd.h	/^union gotplt_union$/;"	u
gotref	bfd/elf32-sh.c	/^union gotref$/;"	u	file:
gp	bfd/elf-bfd.h	/^  bfd_vma gp;				\/* The gp value *\/$/;"	m	struct:elf_obj_tdata
gp	bfd/elf64-alpha.c	/^  bfd_vma gp;$/;"	m	struct:alpha_relax_info	file:
gp	bfd/libecoff.h	/^  bfd_vma gp;$/;"	m	struct:ecoff_section_tdata
gp	bfd/libecoff.h	/^  bfd_vma gp;$/;"	m	struct:ecoff_tdata
gp	opcodes/riscv-dis.c	/^  bfd_vma gp;$/;"	m	struct:riscv_private_data	file:
gp_offset	bfd/elf64-hppa.c	/^  bfd_vma gp_offset;$/;"	m	struct:elf64_hppa_link_hash_table	file:
gp_prologue	include/coff/sym.h	/^	unsigned gp_prologue : 8; \/* byte size of GP prologue *\/$/;"	m	struct:pdr
gp_size	bfd/elf-bfd.h	/^  unsigned int gp_size;			\/* The gp size *\/$/;"	m	struct:elf_obj_tdata
gp_size	bfd/libecoff.h	/^  unsigned int gp_size;$/;"	m	struct:ecoff_tdata
gp_used	include/coff/sym.h	/^	unsigned gp_used : 1;	\/* true if the procedure uses GP *\/$/;"	m	struct:pdr
gp_value	include/coff/alpha.h	/^  unsigned char gp_value[8];	\/* value for gp register *\/$/;"	m	struct:external_aouthdr
gp_value	include/coff/internal.h	/^  bfd_vma gp_value;		\/* GP register value.		*\/$/;"	m	struct:internal_aouthdr
gp_value	include/coff/mips.h	/^  unsigned char gp_value[4];	\/* value for gp register *\/$/;"	m	struct:external_aouthdr
gparam	gdb/ppc-sysv-tdep.c	/^    CORE_ADDR gparam;$/;"	m	struct:ppc64_sysv_argpos	file:
gpc	sim/rl78/rl78.c	/^gpc (RL78_Opcode_Decoded *opcode, int idx)$/;"	f	file:
gpr	gdb/s390-tdep.c	/^  pv_t gpr[S390_NUM_GPRS];$/;"	m	struct:s390_prologue_data	file:
gpr	sim/ppc/registers.h	/^  gpreg gpr[32];$/;"	m	struct:_registers
gpr_full_regnum	gdb/s390-tdep.h	/^  int gpr_full_regnum;$/;"	m	struct:gdbarch_tdep
gpr_mask	gdb/rs6000-tdep.c	/^    unsigned int gpr_mask;	\/* Each bit is an individual saved GPR.  *\/$/;"	m	struct:rs6000_framedata	file:
gpr_names	opcodes/mips-dis.c	/^  const char * const *gpr_names;$/;"	m	struct:mips_abi_choice	file:
gpr_offset	gdb/rs6000-tdep.c	/^    int gpr_offset;		\/* offset of saved gprs from prev sp *\/$/;"	m	struct:rs6000_framedata	file:
gpr_size	gdb/ppc-tdep.h	/^  int gpr_size; \/* size for r0-31, pc, ps, lr, ctr.  *\/$/;"	m	struct:ppc_reg_offsets
gpr_size	gdb/s390-tdep.c	/^  int gpr_size;$/;"	m	struct:s390_prologue_data	file:
gpr_size	include/elf/mips.h	/^  unsigned char gpr_size;$/;"	m	struct:elf_internal_abiflags_v0
gpr_size	include/elf/mips.h	/^  unsigned char gpr_size[1];$/;"	m	struct:__anon1485
gpr_slot	gdb/s390-tdep.c	/^  int gpr_slot[S390_NUM_GPRS];$/;"	m	struct:s390_prologue_data	file:
gpreg	sim/ppc/registers.h	/^typedef signed_word gpreg;$/;"	t
gprel16_reloc_p	bfd/elfxx-mips.h	/^gprel16_reloc_p (unsigned int r_type)$/;"	f
gprel32_with_gp	bfd/elf32-mips.c	/^gprel32_with_gp (bfd *abfd, asymbol *symbol, arelent *reloc_entry,$/;"	f	file:
gprel32_with_gp	bfd/elf32-score.c	/^gprel32_with_gp (bfd *abfd, asymbol *symbol, arelent *reloc_entry,$/;"	f	file:
gprel32_with_gp	bfd/elf32-score7.c	/^gprel32_with_gp (bfd *abfd, asymbol *symbol, arelent *reloc_entry,$/;"	f	file:
gprel32_with_gp	bfd/elfn32-mips.c	/^gprel32_with_gp (bfd *abfd, asymbol *symbol, arelent *reloc_entry,$/;"	f	file:
gprh	sim/ppc/e500_registers.h	/^  signed_word gprh[32];$/;"	m	struct:e500_regs
gprmask	bfd/libecoff.h	/^  unsigned long gprmask;$/;"	m	struct:ecoff_tdata
gprmask	include/coff/alpha.h	/^  unsigned char gprmask[4];	\/* bitmask of general registers used *\/$/;"	m	struct:external_aouthdr
gprmask	include/coff/internal.h	/^  unsigned long gprmask;	\/* General registers used.	*\/$/;"	m	struct:internal_aouthdr
gprmask	include/coff/mips.h	/^  unsigned char gprmask[4];	\/* ?? *\/$/;"	m	struct:external_aouthdr
gprs	gdb/ppc-linux-tdep.c	/^  gdb_byte gprs[128*16];$/;"	m	struct:ppu2spu_data	file:
gpt_counter	sim/erc32/erc32.c	/^static uint32   gpt_counter;$/;"	v	file:
gpt_counter_read	sim/erc32/erc32.c	/^gpt_counter_read()$/;"	f	file:
gpt_cr	sim/erc32/erc32.c	/^static uint32   gpt_cr;$/;"	v	file:
gpt_enabled	sim/erc32/erc32.c	/^static uint32   gpt_enabled;$/;"	v	file:
gpt_intr	sim/erc32/erc32.c	/^gpt_intr(arg)$/;"	f	file:
gpt_reload	sim/erc32/erc32.c	/^static uint32   gpt_reload;$/;"	v	file:
gpt_reload_set	sim/erc32/erc32.c	/^gpt_reload_set(val)$/;"	f	file:
gpt_scaler	sim/erc32/erc32.c	/^static uint32   gpt_scaler;$/;"	v	file:
gpt_scaler_set	sim/erc32/erc32.c	/^gpt_scaler_set(val)$/;"	f	file:
gpt_scaler_start	sim/erc32/erc32.c	/^static uint32   gpt_scaler_start;$/;"	v	file:
gpt_se	sim/erc32/erc32.c	/^static uint32   gpt_se;$/;"	v	file:
gpt_start	sim/erc32/erc32.c	/^gpt_start()$/;"	f	file:
gptab_compare	bfd/elfxx-mips.c	/^gptab_compare (const void *p1, const void *p2)$/;"	f	file:
gr	gdb/s390-tdep.c	/^    int gr, fr, vr;$/;"	m	struct:s390_arg_state	file:
gr	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg gr[32];$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
gr	sim/aarch64/sim-main.h	/^  GRegister    gr[33];	\/* Extra register at index 32 is used to hold zero value.  *\/$/;"	m	struct:_sim_cpu
gr	sim/mcore/interp.c	97;"	d	file:
gr5	include/opcode/visium.h	44;"	d
gr6	include/opcode/visium.h	45;"	d
gr_busy	sim/frv/profile.h	/^  int gr_busy[64];       \/* Cycles until GR is available.  *\/$/;"	m	struct:__anon247
gr_latency	sim/frv/profile.h	/^  int gr_latency[64];    \/* Cycles until target GR is available.  *\/$/;"	m	struct:__anon247
gr_names	opcodes/epiphany-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/fr30-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/frv-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/iq2000-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/m32r-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/xc16x-desc.h	/^typedef enum gr_names {$/;"	g
gr_names	opcodes/xstormy16-desc.h	/^typedef enum gr_names {$/;"	g
gr_names_acr	sim/cris/cris-desc.h	/^typedef enum gr_names_acr {$/;"	g
gr_names_pcreg	sim/cris/cris-desc.h	/^typedef enum gr_names_pcreg {$/;"	g
gr_names_v32	sim/cris/cris-desc.h	/^typedef enum gr_names_v32 {$/;"	g
gr_rb_names	opcodes/xstormy16-desc.h	/^typedef enum gr_rb_names {$/;"	g
grandparent_done	gdb/testsuite/gdb.base/catch-fork-kill.c	/^grandparent_done (void)$/;"	f	file:
grb8_names	opcodes/xc16x-desc.h	/^typedef enum grb8_names {$/;"	g
grb_names	opcodes/xc16x-desc.h	/^typedef enum grb_names {$/;"	g
grbx	gdb/testsuite/gdb.base/grbx.c	/^int grbx (int x)$/;"	f
grbxx	gdb/testsuite/gdb.base/grbx.c	/^static int grbxx = 'g' + 'r' + 'b' + 'x';$/;"	v	file:
greater_or_equal	intl/plural-exp.h	/^    greater_or_equal,		\/* Comparison.  *\/$/;"	e	enum:expression::operator
greater_than	intl/plural-exp.h	/^    greater_than,		\/* Comparison.  *\/$/;"	e	enum:expression::operator
greater_than_ok	include/opcode/mips.h	/^  bfd_boolean greater_than_ok;$/;"	m	struct:mips_check_prev_operand
greek	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
greek	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
greek	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
green	gdb/testsuite/gdb.base/cvexpr.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2030	file:
green	gdb/testsuite/gdb.base/exprs.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
green	gdb/testsuite/gdb.base/frame-args.c	/^enum color { red, green, blue };$/;"	e	enum:color	file:
green	gdb/testsuite/gdb.base/ptype.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2015	file:
green	gdb/testsuite/gdb.base/setvar.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
green	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef enum colors {red, green, blue} colors_typedef;$/;"	e	enum:colors	file:
green	gdb/testsuite/gdb.base/whatis.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
green	gdb/testsuite/gdb.cp/classes.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
green	gdb/testsuite/gdb.cp/misc.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
green1	gdb/testsuite/gdb.base/cvexpr.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
green1	gdb/testsuite/gdb.base/ptype.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
greg	bfd/elf64-mmix.c	/^    struct bpo_greg_section_info *greg;$/;"	m	union:_mmix_elf_section_data::__anon1154	typeref:struct:_mmix_elf_section_data::__anon1154::bpo_greg_section_info	file:
greg	gdb/ppc-sysv-tdep.c	/^    int greg;$/;"	m	struct:ppc64_sysv_argpos	file:
greg_map	gdb/hppa-linux-nat.c	/^static const int greg_map[] =$/;"	v	file:
greg_names	sim/bfin/bfin-sim.c	/^const char * const greg_names[] =$/;"	v
gregmap	gdb/xtensa-tdep.h	/^  unsigned long *gregmap;$/;"	m	struct:gdbarch_tdep
gregs	opcodes/bfin-dis.c	353;"	d	file:
gregs	sim/mcore/sim-main.h	/^  word gregs[16];	\/* primary registers *\/$/;"	m	struct:mcore_regset
gregs_ranges	gdb/gdbserver/linux-sparc-low.c	/^static const struct regs_range_t gregs_ranges[] = {$/;"	v	typeref:struct:regs_range_t	file:
gregs_table	gdb/sh-linux-tdep.c	/^static const struct sh_corefile_regmap gregs_table[] =$/;"	v	typeref:struct:sh_corefile_regmap	file:
gregs_valid	gdb/procfs.c	/^  int gregs_valid  : 1;$/;"	m	struct:procinfo	file:
gregset	gdb/sparc-tdep.h	/^  const struct regset *gregset;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::regset
gregset_info	gdb/gdbserver/proc-service.c	/^gregset_info (void)$/;"	f	file:
gregset_num_regs	gdb/i386-tdep.h	/^  int gregset_num_regs;$/;"	m	struct:gdbarch_tdep
gregset_reg_offset	gdb/i386-tdep.h	/^  int *gregset_reg_offset;$/;"	m	struct:gdbarch_tdep
gregset_t	gdb/alpha-bsd-nat.c	/^typedef struct reg gregset_t;$/;"	t	typeref:struct:reg	file:
gregset_t	gdb/sparc-nat.c	/^typedef struct reg gregset_t;$/;"	t	typeref:struct:reg	file:
gregset_t	gdb/sparc-nat.c	/^typedef struct regs gregset_t;$/;"	t	typeref:struct:regs	file:
grname	opcodes/mcore-dis.c	/^static const char *grname[] = {$/;"	v	file:
group	bfd/elf-bfd.h	/^  } group;$/;"	m	struct:bfd_elf_section_data	typeref:union:bfd_elf_section_data::__anon1043
group	bfd/elf64-ppc.c	/^      struct map_stub *group;$/;"	m	union:ppc_link_hash_table::__anon1173::__anon1174	typeref:struct:ppc_link_hash_table::__anon1173::__anon1174::map_stub	file:
group	bfd/elf64-ppc.c	/^  struct map_stub *group;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::map_stub	file:
group	bfd/elf64-ppc.c	/^  struct map_stub *group;$/;"	m	struct:ppc_stub_hash_entry	typeref:struct:ppc_stub_hash_entry::map_stub	file:
group	gdb/common/tdesc.h	/^  std::string group;$/;"	m	struct:tdesc_reg
group	gdb/reggroups.c	/^  struct reggroup *group;$/;"	m	struct:reggroup_el	typeref:struct:reggroup_el::reggroup	file:
group	gdb/xtensa-tdep.h	/^  xtensa_register_group_t group;\/* Register group.  *\/$/;"	m	struct:__anon1713
group	sim/bfin/bfin-sim.h	/^  enum bfin_parallel_group group;$/;"	m	struct:bfin_cpu_state	typeref:enum:bfin_cpu_state::bfin_parallel_group
group	sim/mn10300/dv-mn103int.c	/^  struct mn103int_group group[NR_GROUPS];$/;"	m	struct:mn103int	typeref:struct:mn103int::mn103int_group	file:
group_boundary	include/opcode/ia64.h	/^    int group_boundary;	\/* 0=no boundary, 1=between slot 0 & 1, etc. *\/$/;"	m	struct:ia64_templ_desc
group_from_gid	gdb/nat/linux-osdata.c	/^group_from_gid (char *group, int maxlen, gid_t gid)$/;"	f	file:
group_in_compile_stack	libiberty/regex.c	/^group_in_compile_stack (compile_stack_type compile_stack, regnum_t regnum)$/;"	f	file:
group_match_null_string_p	libiberty/regex.c	/^PREFIX(group_match_null_string_p) (UCHAR_T **p, UCHAR_T *end,$/;"	f	file:
group_search_offset	bfd/elf-bfd.h	/^  unsigned int group_search_offset;$/;"	m	struct:elf_obj_tdata
group_sect_ptr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr **group_sect_ptr;$/;"	m	struct:elf_obj_tdata
group_sections	bfd/elf32-arm.c	/^group_sections (struct elf32_arm_link_hash_table *htab,$/;"	f	file:
group_sections	bfd/elf32-hppa.c	/^group_sections (struct elf32_hppa_link_hash_table *htab,$/;"	f	file:
group_sections	bfd/elf32-metag.c	/^group_sections (struct elf_metag_link_hash_table *htab,$/;"	f	file:
group_sections	bfd/elf32-nios2.c	/^group_sections (struct elf32_nios2_link_hash_table *htab)$/;"	f	file:
group_sections	bfd/elf64-ppc.c	/^group_sections (struct bfd_link_info *info,$/;"	f	file:
group_sections	bfd/elfnn-aarch64.c	/^group_sections (struct elf_aarch64_link_hash_table *htab,$/;"	f	file:
group_signature	bfd/elf.c	/^group_signature (bfd *abfd, Elf_Internal_Shdr *ghdr)$/;"	f	file:
group_size	bfd/elf64-ppc.h	/^  bfd_signed_vma group_size;$/;"	m	struct:ppc64_elf_params
groups	gdb/xml-syscall.c	/^  std::vector<syscall_group_desc_up> groups;$/;"	m	struct:syscalls_info	file:
grow_expr	gdb/ax-general.c	/^grow_expr (struct agent_expr *x, int n)$/;"	f	file:
grow_vect	gdb/ada-lang.c	/^grow_vect (void *vect, size_t *size, size_t min_size, int element_size)$/;"	f
gs	bfd/hosts/x86-64linux.h	/^  a8_uint64_t gs;$/;"	m	struct:user_regs64_struct
gs	opcodes/i386-dis.c	370;"	d	file:
gs	opcodes/i386-opc.c	/^const seg_entry gs = { "gs", 0x65 };$/;"	v
gs_base	bfd/hosts/x86-64linux.h	/^  a8_uint64_t gs_base;$/;"	m	struct:user_regs64_struct
gs_reg	opcodes/i386-dis.c	/^  gs_reg,$/;"	e	enum:__anon42	file:
gsd_sym_count	bfd/vms-alpha.c	/^  unsigned int gsd_sym_count;$/;"	m	struct:vms_private_data_struct	file:
gsdsiz	include/vms/egps.h	/^  unsigned char gsdsiz[2];$/;"	m	struct:vms_egps
gsdsiz	include/vms/egsd.h	/^  unsigned char gsdsiz[2];$/;"	m	struct:vms_egsd_entry
gsdsiz	include/vms/egsy.h	/^  unsigned char gsdsiz[2];$/;"	m	struct:vms_egsy
gsdsiz	include/vms/esgps.h	/^  unsigned char gsdsiz[2];$/;"	m	struct:vms_esgps
gsdtyp	include/vms/egps.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_egps
gsdtyp	include/vms/egsd.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_egsd_entry
gsdtyp	include/vms/egsy.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_egsy
gsdtyp	include/vms/esdfm.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_esdfm
gsdtyp	include/vms/esdfv.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_esdfv
gsdtyp	include/vms/esgps.h	/^  unsigned char gsdtyp[2];$/;"	m	struct:vms_esgps
gsmob_functions	gdb/guile/scm-gsmob.c	/^static const scheme_function gsmob_functions[] =$/;"	v	file:
gsmob_pred_func	gdb/guile/guile-internal.h	/^typedef int (gsmob_pred_func) (SCM);$/;"	t
gsr	sim/mcore/interp.c	111;"	d	file:
gsscm_get_gsmob_arg_unsafe	gdb/guile/scm-gsmob.c	/^gsscm_get_gsmob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
gstsize	include/vms/eihs.h	/^  unsigned char gstsize[4];$/;"	m	struct:vms_eihs
gstvbn	include/vms/eihs.h	/^  unsigned char gstvbn[4];$/;"	m	struct:vms_eihs
gt	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:operations_compare_1::want_value	file:
gt	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:want_value	file:
gt3	sim/testsuite/sim/h8300/cmpl.s	/^gt3:	$/;"	l
gt3	sim/testsuite/sim/h8300/cmpw.s	/^gt3:	$/;"	l
gt_bytes	include/elf/mips.h	/^      unsigned char gt_bytes[4];$/;"	m	struct:__anon1472::__anon1474
gt_bytes	include/elf/mips.h	/^      unsigned long gt_bytes;$/;"	m	struct:__anon1469::__anon1471
gt_current_g_value	include/elf/mips.h	/^      unsigned char gt_current_g_value[4];$/;"	m	struct:__anon1472::__anon1473
gt_current_g_value	include/elf/mips.h	/^      unsigned long gt_current_g_value;$/;"	m	struct:__anon1469::__anon1470
gt_entry	include/elf/mips.h	/^    } gt_entry;$/;"	m	union:__anon1469	typeref:struct:__anon1469::__anon1471
gt_entry	include/elf/mips.h	/^    } gt_entry;$/;"	m	union:__anon1472	typeref:struct:__anon1472::__anon1474
gt_g_value	include/elf/mips.h	/^      unsigned char gt_g_value[4];$/;"	m	struct:__anon1472::__anon1474
gt_g_value	include/elf/mips.h	/^      unsigned long gt_g_value;$/;"	m	struct:__anon1469::__anon1471
gt_header	include/elf/mips.h	/^    } gt_header;$/;"	m	union:__anon1469	typeref:struct:__anon1469::__anon1470
gt_header	include/elf/mips.h	/^    } gt_header;$/;"	m	union:__anon1472	typeref:struct:__anon1472::__anon1473
gt_unused	include/elf/mips.h	/^      unsigned char gt_unused[4];$/;"	m	struct:__anon1472::__anon1473
gt_unused	include/elf/mips.h	/^      unsigned long gt_unused;$/;"	m	struct:__anon1469::__anon1470
gtdf	sim/common/cgen-accfp.c	/^gtdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
gtdf	sim/common/cgen-fpu.h	/^  int (*gtdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
gthread_funcs	gdb/thread.c	/^static const struct internalvar_funcs gthread_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
gti	sim/testsuite/sim/h8300/cmpl.s	/^gti:	$/;"	l
gti	sim/testsuite/sim/h8300/cmpw.s	/^gti:	$/;"	l
gtr	sim/testsuite/sim/h8300/cmpl.s	/^gtr:$/;"	l
gtr	sim/testsuite/sim/h8300/cmpw.s	/^gtr:$/;"	l
gtsf	sim/common/cgen-accfp.c	/^gtsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
gtsf	sim/common/cgen-fpu.h	/^  int (*gtsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
gttf	sim/common/cgen-fpu.h	/^  int (*gttf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
gtxf	sim/common/cgen-fpu.h	/^  int (*gtxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
guard	ylwrap	/^guard ()$/;"	f
guard_expr	gdb/python/lib/gdb/command/explore.py	/^    def guard_expr(expr):$/;"	m	class:Explorer
guess_bb_location	gdb/contrib/cleanup_check.py	/^    def guess_bb_location(self, bb):$/;"	m	class:CleanupChecker
guess_category_value	intl/dcigettext.c	/^guess_category_value (category, categoryname)$/;"	f	file:
guess_full_die_structure_name	gdb/dwarf2read.c	/^guess_full_die_structure_name (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
guess_partial_die_structure_name	gdb/dwarf2read.c	/^guess_partial_die_structure_name (struct partial_die_info *struct_pdi,$/;"	f	file:
guess_tracepoint_registers	gdb/gdbarch.c	/^  gdbarch_guess_tracepoint_registers_ftype *guess_tracepoint_registers;$/;"	m	struct:gdbarch	file:
gui_color	sim/bfin/gui.h	/^enum gui_color {$/;"	g
gui_state	sim/bfin/dv-bfin_eppi.c	/^  void *gui_state;$/;"	m	struct:bfin_eppi	file:
gui_state	sim/bfin/dv-bfin_ppi.c	/^  void *gui_state;$/;"	m	struct:bfin_ppi	file:
gui_state	sim/bfin/gui.c	/^struct gui_state {$/;"	s	file:
guile_command	gdb/guile/guile.c	/^guile_command (const char *arg, int from_tty)$/;"	f	file:
guile_control	gdb/cli/cli-script.h	/^  guile_control,$/;"	e	enum:command_control_type
guile_datadir	gdb/guile/guile.c	/^static const char *guile_datadir;$/;"	v	file:
guile_extension_ops	gdb/guile/guile.c	/^const struct extension_language_ops guile_extension_ops =$/;"	v	typeref:struct:extension_language_ops
guile_extension_script_ops	gdb/guile/guile.c	/^const struct extension_language_script_ops guile_extension_script_ops =$/;"	v	typeref:struct:extension_language_script_ops
guile_print_excp_enums	gdb/guile/guile.c	/^static const char *const guile_print_excp_enums[] =$/;"	v	file:
guile_repl_command	gdb/guile/guile.c	/^guile_repl_command (const char *arg, int from_tty)$/;"	f	file:
gunpipe	zlib/examples/gun.c	/^local int gunpipe(z_stream *strm, int infile, int outfile)$/;"	f
gunzip	zlib/examples/gun.c	/^local int gunzip(z_stream *strm, char *inname, char *outname, int test)$/;"	f
gx	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^int gx[OUR_SIZE];$/;"	v
gzFile	zlib/test/minigzip.c	/^} *gzFile;$/;"	t	typeref:struct:gzFile_s	file:
gzFile	zlib/zconf.h	147;"	d
gzFile	zlib/zlib.h	/^typedef struct gzFile_s *gzFile;    \/* semi-opaque gzip file descriptor *\/$/;"	t	typeref:struct:gzFile_s
gzFile_s	zlib/test/minigzip.c	/^typedef struct gzFile_s {$/;"	s	file:
gzFile_s	zlib/zlib.h	/^struct gzFile_s {$/;"	s
gz_avail	zlib/gzread.c	/^local int gz_avail(state)$/;"	f
gz_comp	zlib/gzwrite.c	/^local int gz_comp(state, flush)$/;"	f
gz_compress	zlib/minigzip.c	/^void gz_compress(in, out)$/;"	f
gz_compress	zlib/test/minigzip.c	/^void gz_compress(in, out)$/;"	f
gz_compress_mmap	zlib/minigzip.c	/^int gz_compress_mmap(in, out)$/;"	f
gz_compress_mmap	zlib/test/minigzip.c	/^int gz_compress_mmap(in, out)$/;"	f
gz_decomp	zlib/gzread.c	/^local int gz_decomp(state)$/;"	f
gz_error	zlib/gzlib.c	/^void ZLIB_INTERNAL gz_error(state, err, msg)$/;"	f
gz_error	zlib/zconf.h	62;"	d
gz_fetch	zlib/gzread.c	/^local int gz_fetch(state)$/;"	f
gz_header	zlib/zconf.h	149;"	d
gz_header	zlib/zlib.h	/^} gz_header;$/;"	t	typeref:struct:gz_header_s
gz_header_s	zlib/zconf.h	163;"	d
gz_header_s	zlib/zlib.h	/^typedef struct gz_header_s {$/;"	s
gz_headerp	zlib/zconf.h	150;"	d
gz_headerp	zlib/zlib.h	/^typedef gz_header FAR *gz_headerp;$/;"	t
gz_init	zlib/gzwrite.c	/^local int gz_init(state)$/;"	f
gz_intmax	zlib/gzlib.c	/^unsigned ZLIB_INTERNAL gz_intmax()$/;"	f
gz_intmax	zlib/zconf.h	63;"	d
gz_load	zlib/gzread.c	/^local int gz_load(state, buf, len, have)$/;"	f
gz_look	zlib/gzread.c	/^local int gz_look(state)$/;"	f
gz_open	zlib/gzlib.c	/^local gzFile gz_open(path, fd, mode)$/;"	f
gz_open	zlib/test/minigzip.c	/^gzFile gz_open(path, fd, mode)$/;"	f
gz_read	zlib/gzread.c	/^local z_size_t gz_read(state, buf, len)$/;"	f
gz_reset	zlib/gzlib.c	/^local void gz_reset(state)$/;"	f
gz_skip	zlib/gzread.c	/^local int gz_skip(state, len)$/;"	f
gz_state	zlib/gzguts.h	/^} gz_state;$/;"	t	typeref:struct:__anon985
gz_statep	zlib/gzguts.h	/^typedef gz_state FAR *gz_statep;$/;"	t
gz_strwinerror	zlib/gzlib.c	/^char ZLIB_INTERNAL *gz_strwinerror (error)$/;"	f
gz_strwinerror	zlib/zconf.h	64;"	d
gz_uncompress	zlib/minigzip.c	/^void gz_uncompress(in, out)$/;"	f
gz_uncompress	zlib/test/minigzip.c	/^void gz_uncompress(in, out)$/;"	f
gz_write	zlib/gzwrite.c	/^local z_size_t gz_write(state, buf, len)$/;"	f
gz_zero	zlib/gzwrite.c	/^local int gz_zero(state, len)$/;"	f
gzbuffer	zlib/gzlib.c	/^int ZEXPORT gzbuffer(file, size)$/;"	f
gzbuffer	zlib/zconf.h	65;"	d
gzclearerr	zlib/gzlib.c	/^void ZEXPORT gzclearerr(file)$/;"	f
gzclearerr	zlib/zconf.h	66;"	d
gzclose	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern int gzclose(IntPtr gzFile);$/;"	m	class:DotZLib.GZipStream	file:
gzclose	zlib/gzclose.c	/^int ZEXPORT gzclose(file)$/;"	f
gzclose	zlib/test/minigzip.c	/^int gzclose(gz)$/;"	f
gzclose	zlib/zconf.h	67;"	d
gzclose_r	zlib/gzread.c	/^int ZEXPORT gzclose_r(file)$/;"	f
gzclose_r	zlib/zconf.h	68;"	d
gzclose_w	zlib/gzwrite.c	/^int ZEXPORT gzclose_w(file)$/;"	f
gzclose_w	zlib/zconf.h	69;"	d
gzcopy	zlib/examples/gzjoin.c	/^local void gzcopy(char *name, int clr, unsigned long *crc, unsigned long *tot,$/;"	f
gzdirect	zlib/gzread.c	/^int ZEXPORT gzdirect(file)$/;"	f
gzdirect	zlib/zconf.h	70;"	d
gzdopen	zlib/gzlib.c	/^gzFile ZEXPORT gzdopen(fd, mode)$/;"	f
gzdopen	zlib/test/minigzip.c	/^gzFile gzdopen(fd, mode)$/;"	f
gzdopen	zlib/zconf.h	71;"	d
gzeof	zlib/gzlib.c	/^int ZEXPORT gzeof(file)$/;"	f
gzeof	zlib/zconf.h	72;"	d
gzerror	zlib/gzlib.c	/^const char * ZEXPORT gzerror(file, errnum)$/;"	f
gzerror	zlib/test/minigzip.c	/^const char *gzerror(gz, err)$/;"	f
gzerror	zlib/zconf.h	73;"	d
gzfilebuf	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf::gzfilebuf() :$/;"	f	class:gzfilebuf
gzfilebuf	zlib/contrib/iostream/zfstream.h	/^class gzfilebuf : public streambuf {$/;"	c
gzfilebuf	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::gzfilebuf()$/;"	f	class:gzfilebuf
gzfilebuf	zlib/contrib/iostream3/zfstream.h	/^class gzfilebuf : public std::streambuf$/;"	c
gzfilestream_common	zlib/contrib/iostream/zfstream.cpp	/^gzfilestream_common::gzfilestream_common() :$/;"	f	class:gzfilestream_common
gzfilestream_common	zlib/contrib/iostream/zfstream.h	/^class gzfilestream_common : virtual public ios {$/;"	c
gzflush	zlib/gzwrite.c	/^int ZEXPORT gzflush(file, flush)$/;"	f
gzflush	zlib/zconf.h	74;"	d
gzfread	zlib/gzread.c	/^z_size_t ZEXPORT gzfread(buf, size, nitems, file)$/;"	f
gzfread	zlib/zconf.h	75;"	d
gzfwrite	zlib/gzwrite.c	/^z_size_t ZEXPORT gzfwrite(buf, size, nitems, file)$/;"	f
gzfwrite	zlib/zconf.h	76;"	d
gzgetc	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern int gzgetc(IntPtr gzFile);$/;"	m	class:DotZLib.GZipStream	file:
gzgetc	zlib/gzread.c	/^int ZEXPORT gzgetc(file)$/;"	f
gzgetc	zlib/gzread.c	445;"	d	file:
gzgetc	zlib/zconf.h	77;"	d
gzgetc	zlib/zlib.h	1828;"	d
gzgetc_	zlib/gzread.c	/^int ZEXPORT gzgetc_(file)$/;"	f
gzgetc_	zlib/zconf.h	78;"	d
gzgets	zlib/gzread.c	/^char * ZEXPORT gzgets(file, buf, len)$/;"	f
gzgets	zlib/zconf.h	79;"	d
gzhead	zlib/deflate.h	/^    gz_headerp  gzhead;  \/* gzip header information to write *\/$/;"	m	struct:internal_state
gzhead	zlib/examples/gzjoin.c	/^local void gzhead(bin *in)$/;"	f
gzheader	zlib/examples/gzappend.c	/^local void gzheader(file *in)$/;"	f
gzifstream	zlib/contrib/iostream/zfstream.cpp	/^gzifstream::gzifstream( const char *name, int io_mode ) :$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream/zfstream.cpp	/^gzifstream::gzifstream( int fd, int io_mode ) :$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream/zfstream.cpp	/^gzifstream::gzifstream() :$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream/zfstream.h	/^class gzifstream : public gzfilestream_common, public istream {$/;"	c
gzifstream	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::gzifstream()$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::gzifstream(const char* name,$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::gzifstream(int fd,$/;"	f	class:gzifstream
gzifstream	zlib/contrib/iostream3/zfstream.h	/^class gzifstream : public std::istream$/;"	c
gzindex	zlib/deflate.h	/^    ulg   gzindex;       \/* where in extra, name, or comment *\/$/;"	m	struct:internal_state
gzinit	zlib/examples/gzjoin.c	/^local void gzinit(unsigned long *crc, unsigned long *tot, FILE *out)$/;"	f
gzlog	zlib/examples/gzlog.h	/^typedef void gzlog;$/;"	t
gzlog_bail	zlib/examples/gzlog.c	/^    int gzlog_bail = 0;         \/* which point to bail at (1..8) *\/$/;"	v
gzlog_close	zlib/examples/gzlog.c	/^int gzlog_close(gzlog *logd)$/;"	f
gzlog_compress	zlib/examples/gzlog.c	/^int gzlog_compress(gzlog *logd)$/;"	f
gzlog_count	zlib/examples/gzlog.c	/^    int gzlog_count = -1;       \/* number of times through to wait *\/$/;"	v
gzlog_jump	zlib/examples/gzlog.c	/^    jmp_buf gzlog_jump;         \/* where to go back to *\/$/;"	v
gzlog_open	zlib/examples/gzlog.c	/^gzlog *gzlog_open(char *path)$/;"	f
gzlog_write	zlib/examples/gzlog.c	/^int gzlog_write(gzlog *logd, void *data, size_t len)$/;"	f
gzoffset	zlib/gzlib.c	/^z_off_t ZEXPORT gzoffset(file)$/;"	f
gzoffset	zlib/zconf.h	80;"	d
gzoffset	zlib/zlib.h	1859;"	d
gzoffset64	zlib/gzlib.c	/^z_off64_t ZEXPORT gzoffset64(file)$/;"	f
gzoffset64	zlib/zconf.h	81;"	d
gzofstream	zlib/contrib/iostream/zfstream.cpp	/^gzofstream::gzofstream( const char *name, int io_mode ) :$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream/zfstream.cpp	/^gzofstream::gzofstream( int fd, int io_mode ) :$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream/zfstream.cpp	/^gzofstream::gzofstream() :$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream/zfstream.h	/^class gzofstream : public gzfilestream_common, public ostream {$/;"	c
gzofstream	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::gzofstream()$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::gzofstream(const char* name,$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::gzofstream(int fd,$/;"	f	class:gzofstream
gzofstream	zlib/contrib/iostream3/zfstream.h	/^class gzofstream : public std::ostream$/;"	c
gzomanip	zlib/contrib/iostream/zfstream.h	/^template<class T> class gzomanip {$/;"	c
gzomanip2	zlib/contrib/iostream3/zfstream.h	/^  class gzomanip2$/;"	c
gzopen	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern IntPtr gzopen(string name, string mode);$/;"	m	class:DotZLib.GZipStream	file:
gzopen	zlib/gzlib.c	/^gzFile ZEXPORT gzopen(path, mode)$/;"	f
gzopen	zlib/test/minigzip.c	/^gzFile gzopen(path, mode)$/;"	f
gzopen	zlib/zconf.h	82;"	d
gzopen	zlib/zlib.h	1856;"	d
gzopen64	zlib/gzlib.c	/^gzFile ZEXPORT gzopen64(path, mode)$/;"	f
gzopen64	zlib/zconf.h	83;"	d
gzopen_w	zlib/gzlib.c	/^gzFile ZEXPORT gzopen_w(path, mode)$/;"	f
gzopen_w	zlib/zconf.h	85;"	d
gzprintf	zlib/gzwrite.c	/^int ZEXPORTVA gzprintf (file, format, a1, a2, a3, a4, a5, a6, a7, a8, a9, a10,$/;"	f
gzprintf	zlib/gzwrite.c	/^int ZEXPORTVA gzprintf(gzFile file, const char *format, ...)$/;"	f
gzprintf	zlib/zconf.h	87;"	d
gzputc	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern int gzputc(IntPtr gzFile, int c);$/;"	m	class:DotZLib.GZipStream	file:
gzputc	zlib/gzwrite.c	/^int ZEXPORT gzputc(file, c)$/;"	f
gzputc	zlib/zconf.h	88;"	d
gzputs	zlib/gzwrite.c	/^int ZEXPORT gzputs(file, str)$/;"	f
gzputs	zlib/zconf.h	89;"	d
gzread	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern int gzread(IntPtr gzFile, int data, int length);$/;"	m	class:DotZLib.GZipStream	file:
gzread	zlib/gzread.c	/^int ZEXPORT gzread(file, buf, len)$/;"	f
gzread	zlib/test/minigzip.c	/^int gzread(gz, buf, len)$/;"	f
gzread	zlib/zconf.h	90;"	d
gzrewind	zlib/gzlib.c	/^int ZEXPORT gzrewind(file)$/;"	f
gzrewind	zlib/zconf.h	91;"	d
gzscan	zlib/examples/gzappend.c	/^local int gzscan(char *name, z_stream *strm, int level)$/;"	f
gzseek	zlib/gzlib.c	/^z_off_t ZEXPORT gzseek(file, offset, whence)$/;"	f
gzseek	zlib/zconf.h	92;"	d
gzseek	zlib/zlib.h	1857;"	d
gzseek64	zlib/gzlib.c	/^z_off64_t ZEXPORT gzseek64(file, offset, whence)$/;"	f
gzseek64	zlib/zconf.h	93;"	d
gzsetparams	zlib/gzwrite.c	/^int ZEXPORT gzsetparams(file, level, strategy)$/;"	f
gzsetparams	zlib/zconf.h	94;"	d
gztack	zlib/examples/gzappend.c	/^local void gztack(char *name, int gd, z_stream *strm, int last)$/;"	f
gztell	zlib/gzlib.c	/^z_off_t ZEXPORT gztell(file)$/;"	f
gztell	zlib/zconf.h	95;"	d
gztell	zlib/zlib.h	1858;"	d
gztell64	zlib/gzlib.c	/^z_off64_t ZEXPORT gztell64(file)$/;"	f
gztell64	zlib/zconf.h	96;"	d
gzungetc	zlib/gzread.c	/^int ZEXPORT gzungetc(c, file)$/;"	f
gzungetc	zlib/zconf.h	97;"	d
gzvprintf	zlib/gzwrite.c	/^int ZEXPORTVA gzvprintf(gzFile file, const char *format, va_list va)$/;"	f
gzvprintf	zlib/zconf.h	98;"	d
gzwrite	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        private static extern int gzwrite(IntPtr gzFile, int data, int length);$/;"	m	class:DotZLib.GZipStream	file:
gzwrite	zlib/gzwrite.c	/^int ZEXPORT gzwrite(file, buf, len)$/;"	f
gzwrite	zlib/test/minigzip.c	/^int gzwrite(gz, buf, len)$/;"	f
gzwrite	zlib/zconf.h	99;"	d
h	bfd/elf-eh-frame.c	/^    struct elf_link_hash_entry *h;$/;"	m	union:cie::__anon1121	typeref:struct:cie::__anon1121::elf_link_hash_entry	file:
h	bfd/elf32-arm.c	/^  struct elf32_arm_link_hash_entry *h;$/;"	m	struct:elf32_arm_stub_hash_entry	typeref:struct:elf32_arm_stub_hash_entry::elf32_arm_link_hash_entry	file:
h	bfd/elf32-bfin.c	/^    struct elf_link_hash_entry *h;$/;"	m	union:bfinfdpic_relocs_info::__anon1160	typeref:struct:bfinfdpic_relocs_info::__anon1160::elf_link_hash_entry	file:
h	bfd/elf32-frv.c	/^    struct elf_link_hash_entry *h;$/;"	m	union:frvfdpic_relocs_info::__anon1084	typeref:struct:frvfdpic_relocs_info::__anon1084::elf_link_hash_entry	file:
h	bfd/elf32-score.c	/^    struct score_elf_link_hash_entry *h;$/;"	m	union:score_got_entry::__anon1018	typeref:struct:score_got_entry::__anon1018::score_elf_link_hash_entry	file:
h	bfd/elf32-score7.c	/^    struct score_elf_link_hash_entry *h;$/;"	m	union:score_got_entry::__anon1156	typeref:struct:score_got_entry::__anon1156::score_elf_link_hash_entry	file:
h	bfd/elf32-spu.c	/^    struct elf_link_hash_entry *h;$/;"	m	union:function_info::__anon1111	typeref:struct:function_info::__anon1111::elf_link_hash_entry	file:
h	bfd/elf64-alpha.c	/^  struct alpha_elf_link_hash_entry *h;$/;"	m	struct:alpha_relax_info	typeref:struct:alpha_relax_info::alpha_elf_link_hash_entry	file:
h	bfd/elf64-ia64-vms.c	/^  struct elf_link_hash_entry *h;$/;"	m	struct:elf64_ia64_dyn_sym_info	typeref:struct:elf64_ia64_dyn_sym_info::elf_link_hash_entry	file:
h	bfd/elf64-ppc.c	/^  struct ppc_link_hash_entry *h;$/;"	m	struct:ppc_stub_hash_entry	typeref:struct:ppc_stub_hash_entry::ppc_link_hash_entry	file:
h	bfd/elfnn-aarch64.c	/^  struct elf_aarch64_link_hash_entry *h;$/;"	m	struct:elf_aarch64_stub_hash_entry	typeref:struct:elf_aarch64_stub_hash_entry::elf_aarch64_link_hash_entry	file:
h	bfd/elfnn-ia64.c	/^  struct elf_link_hash_entry *h;$/;"	m	struct:elfNN_ia64_dyn_sym_info	typeref:struct:elfNN_ia64_dyn_sym_info::elf_link_hash_entry	file:
h	bfd/elfnn-loongarch.c	/^  struct elf_link_hash_entry *h;$/;"	m	struct:__anon1118	typeref:struct:__anon1118::elf_link_hash_entry	file:
h	bfd/elfxx-mips.c	/^    struct mips_elf_link_hash_entry *h;$/;"	m	union:mips_got_entry::__anon1047	typeref:struct:mips_got_entry::__anon1047::mips_elf_link_hash_entry	file:
h	bfd/elfxx-mips.c	/^    struct mips_elf_link_hash_entry *h;$/;"	m	union:mips_got_page_ref::__anon1048	typeref:struct:mips_got_page_ref::__anon1048::mips_elf_link_hash_entry	file:
h	bfd/elfxx-mips.c	/^  struct mips_elf_link_hash_entry *h;$/;"	m	struct:mips_elf_la25_stub	typeref:struct:mips_elf_la25_stub::mips_elf_link_hash_entry	file:
h	bfd/xcofflink.c	/^    struct xcoff_link_hash_entry *h;$/;"	m	struct:xcoff_link_hash_table::xcoff_link_size_list	typeref:struct:xcoff_link_hash_table::xcoff_link_size_list::xcoff_link_hash_entry	file:
h	bfd/xcofflink.c	/^    struct xcoff_link_hash_entry *h;$/;"	m	struct:xcoff_link_section_info::xcoff_toc_rel_hash	typeref:struct:xcoff_link_section_info::xcoff_toc_rel_hash::xcoff_link_hash_entry	file:
h	gdb/gdbserver/win32-low.h	/^  HANDLE h;$/;"	m	struct:win32_thread_info
h	gdb/gnulib/import/alloca.c	/^    } h;$/;"	m	union:hdr	typeref:struct:hdr::__anon1810	file:
h	gdb/testsuite/gdb.base/long_long.c	/^unsigned char h[MAX_BYTES];$/;"	v
h	gdb/testsuite/gdb.base/prelink-lib.c	/^void (*h (void)) (void (*p)(void))$/;"	f
h	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	m	struct:struct8	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
h	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
h	gdb/testsuite/gdb.base/watch-bitfields.c	/^  long h:8;$/;"	m	struct:foo	file:
h	gdb/testsuite/gdb.cp/classes.cc	/^  int h;$/;"	m	class:mixed_protection_class	file:
h	gdb/testsuite/gdb.cp/classes.cc	/^  int h;$/;"	m	struct:mixed_protection_struct	file:
h	gdb/testsuite/gdb.cp/misc.cc	/^  int h;$/;"	m	class:mixed_protection_class	file:
h	gdb/testsuite/gdb.cp/misc.cc	/^  int h;$/;"	m	struct:mixed_protection_struct	file:
h	gdb/testsuite/gdb.cp/nsdecl.cc	/^int h;$/;"	v
h	gdb/testsuite/gdb.mi/mi-var-child.c	/^    char h;$/;"	m	struct:_struct_decl::__anon2042	file:
h	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^          char h;$/;"	m	union:Anonymous::__anon2036::__anon2037::__anon2038::__anon2039	file:
h	gdb/testsuite/gdb.mi/var-cmd.c	/^	const char **h;$/;"	m	struct:anonymous::__anon2051::__anon2052::__anon2053	file:
h	gdb/testsuite/gdb.mi/var-cmd.c	/^    char h;$/;"	m	struct:_struct_decl::__anon2047	file:
h	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char h : 1;$/;"	m	struct:t	file:
h	gdb/windows-nat.c	/^    HANDLE h;$/;"	m	struct:windows_thread_info_struct	file:
h	libiberty/alloca.c	/^    } h;$/;"	m	union:hdr	typeref:struct:hdr::__anon1195	file:
h	sim/aarch64/cpustate.h	/^  uint16_t     h[8];$/;"	m	union:FRegisterValue
h	sim/ppc/altivec_registers.h	/^  unsigned16 h[8];$/;"	m	union:__anon902
h	sim/rl78/cpu.c	/^  unsigned char h;$/;"	m	struct:__anon835	file:
h1	bfd/coff-ppc.c	/^h1 = N_("\\n\\t\\t\\tTOC MAPPING\\n\\n");$/;"	v	file:
h2	bfd/coff-ppc.c	/^h2 = N_(" TOC    disassembly  Comments       Name\\n");$/;"	v	file:
h2b	zlib/test/infcover.c	/^local unsigned char *h2b(const char *hex, unsigned *len)$/;"	f
h2le32	sim/cris/rvdummy.c	/^h2le32 (unsigned char *dest, unsigned int val)$/;"	f	file:
h3	bfd/coff-ppc.c	/^h3 = N_(" Offset  spelling                   (if present)\\n");$/;"	v	file:
h8300_analyze_prologue	gdb/h8300-tdep.c	/^h8300_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
h8300_break_insn	gdb/h8300-tdep.c	/^constexpr gdb_byte h8300_break_insn[] = { 0x01, 0x80 };	\/* Sleep *\/$/;"	v
h8300_breakpoint	gdb/h8300-tdep.c	/^typedef BP_MANIPULATION (h8300_break_insn) h8300_breakpoint;$/;"	t	file:
h8300_dbg_reg_to_regnum	gdb/h8300-tdep.c	/^h8300_dbg_reg_to_regnum (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300_dummy_id	gdb/h8300-tdep.c	/^h8300_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
h8300_extract_return_value	gdb/h8300-tdep.c	/^h8300_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
h8300_frame_base	gdb/h8300-tdep.c	/^static const struct frame_base h8300_frame_base = {$/;"	v	typeref:struct:frame_base	file:
h8300_frame_base_address	gdb/h8300-tdep.c	/^h8300_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
h8300_frame_cache	gdb/h8300-tdep.c	/^h8300_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
h8300_frame_cache	gdb/h8300-tdep.c	/^struct h8300_frame_cache$/;"	s	file:
h8300_frame_prev_register	gdb/h8300-tdep.c	/^h8300_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
h8300_frame_this_id	gdb/h8300-tdep.c	/^h8300_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
h8300_frame_unwind	gdb/h8300-tdep.c	/^static const struct frame_unwind h8300_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
h8300_gdbarch_init	gdb/h8300-tdep.c	/^h8300_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
h8300_init_frame_cache	gdb/h8300-tdep.c	/^h8300_init_frame_cache (struct gdbarch *gdbarch,$/;"	f	file:
h8300_is_argument_spill	gdb/h8300-tdep.c	/^h8300_is_argument_spill (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
h8300_max_reg_size	gdb/h8300-tdep.c	/^  h8300_max_reg_size = 4,$/;"	e	enum:__anon2099	file:
h8300_normal_mode	sim/h8300/compile.c	/^int h8300_normal_mode  = 0;$/;"	v
h8300_option_handler	sim/h8300/compile.c	/^h8300_option_handler (SIM_DESC sd, sim_cpu *cpu ATTRIBUTE_UNUSED, int opt,$/;"	f	file:
h8300_options	sim/h8300/compile.c	/^static const OPTION h8300_options[] =$/;"	v	file:
h8300_pc_get	sim/h8300/compile.c	/^h8300_pc_get (sim_cpu *cpu)$/;"	f	file:
h8300_pc_set	sim/h8300/compile.c	/^h8300_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
h8300_print_register	gdb/h8300-tdep.c	/^h8300_print_register (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
h8300_print_registers_info	gdb/h8300-tdep.c	/^h8300_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
h8300_pseudo_register_read	gdb/h8300-tdep.c	/^h8300_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
h8300_pseudo_register_write	gdb/h8300-tdep.c	/^h8300_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
h8300_push_dummy_call	gdb/h8300-tdep.c	/^h8300_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
h8300_reg_fetch	sim/h8300/compile.c	/^h8300_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *buf, int length)$/;"	f	file:
h8300_reg_size	gdb/h8300-tdep.c	/^  h8300_reg_size = 2,$/;"	e	enum:__anon2099	file:
h8300_reg_store	sim/h8300/compile.c	/^h8300_reg_store (SIM_CPU *cpu, int rn, unsigned char *value, int length)$/;"	f	file:
h8300_register_name	gdb/h8300-tdep.c	/^h8300_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300_register_sim_regno	gdb/h8300-tdep.c	/^h8300_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
h8300_register_type	gdb/h8300-tdep.c	/^h8300_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300_return_value	gdb/h8300-tdep.c	/^h8300_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
h8300_scan	bfd/cpu-h8300.c	/^h8300_scan (const struct bfd_arch_info *info, const char *string)$/;"	f	file:
h8300_skip_prologue	gdb/h8300-tdep.c	/^h8300_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
h8300_store_return_value	gdb/h8300-tdep.c	/^h8300_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
h8300_unwind_pc	gdb/h8300-tdep.c	/^h8300_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
h8300_unwind_sp	gdb/h8300-tdep.c	/^h8300_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
h8300_use_struct_convention	gdb/h8300-tdep.c	/^h8300_use_struct_convention (struct type *value_type)$/;"	f	file:
h8300h_extract_return_value	gdb/h8300-tdep.c	/^h8300h_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
h8300h_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300h_info_struct =$/;"	v	file:
h8300h_reg_size	gdb/h8300-tdep.c	/^  h8300h_reg_size = 4,$/;"	e	enum:__anon2099	file:
h8300h_return_value	gdb/h8300-tdep.c	/^h8300h_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
h8300h_store_return_value	gdb/h8300-tdep.c	/^h8300h_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
h8300h_use_struct_convention	gdb/h8300-tdep.c	/^h8300h_use_struct_convention (struct type *value_type)$/;"	f	file:
h8300hmode	sim/h8300/compile.c	/^int h8300hmode  = 0;$/;"	v
h8300hn_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300hn_info_struct =$/;"	v	file:
h8300s_dbg_reg_to_regnum	gdb/h8300-tdep.c	/^h8300s_dbg_reg_to_regnum (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300s_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300s_info_struct =$/;"	v	file:
h8300s_register_name	gdb/h8300-tdep.c	/^h8300s_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300smode	sim/h8300/compile.c	/^int h8300smode  = 0;$/;"	v
h8300sn_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300sn_info_struct =$/;"	v	file:
h8300sx_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300sx_info_struct =$/;"	v	file:
h8300sx_register_name	gdb/h8300-tdep.c	/^h8300sx_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
h8300sxmode	sim/h8300/compile.c	/^int h8300sxmode = 0;$/;"	v
h8300sxn_info_struct	bfd/cpu-h8300.c	/^static const bfd_arch_info_type h8300sxn_info_struct =$/;"	v	file:
h8_asm_codes	include/opcode/h8300.h	/^enum h8_asm_codes$/;"	g
h8_elf_howto_table	bfd/elf32-h8300.c	/^static reloc_howto_type h8_elf_howto_table[] =$/;"	v	file:
h8_flags	include/opcode/h8300.h	/^enum h8_flags$/;"	g
h8_get_cache_idx	sim/h8300/compile.c	/^h8_get_cache_idx (SIM_DESC sd, unsigned int idx)$/;"	f	file:
h8_get_cache_idx_buf	sim/h8300/compile.c	/^h8_get_cache_idx_buf (SIM_DESC sd)$/;"	f	file:
h8_get_cache_top	sim/h8300/compile.c	/^h8_get_cache_top (SIM_DESC sd)$/;"	f	file:
h8_get_ccr	sim/h8300/compile.c	/^h8_get_ccr (SIM_DESC sd)$/;"	f	file:
h8_get_cmdline_arg	sim/h8300/compile.c	/^h8_get_cmdline_arg (SIM_DESC sd, int index)$/;"	f	file:
h8_get_command_line	sim/h8300/compile.c	/^h8_get_command_line (SIM_DESC sd)$/;"	f	file:
h8_get_compiles	sim/h8300/compile.c	/^h8_get_compiles (SIM_DESC sd)$/;"	f	file:
h8_get_cycles	sim/h8300/compile.c	/^h8_get_cycles (SIM_DESC sd)$/;"	f	file:
h8_get_delayed_branch	sim/h8300/compile.c	/^h8_get_delayed_branch (SIM_DESC sd)$/;"	f	file:
h8_get_eightbit	sim/h8300/compile.c	/^h8_get_eightbit (SIM_DESC sd, int idx)$/;"	f	file:
h8_get_eightbit_buf	sim/h8300/compile.c	/^h8_get_eightbit_buf (SIM_DESC sd)$/;"	f	file:
h8_get_exr	sim/h8300/compile.c	/^h8_get_exr (SIM_DESC sd)$/;"	f	file:
h8_get_insts	sim/h8300/compile.c	/^h8_get_insts (SIM_DESC sd)$/;"	f	file:
h8_get_macN	sim/h8300/compile.c	/^h8_get_macN (SIM_DESC sd)$/;"	f	file:
h8_get_macS	sim/h8300/compile.c	/^h8_get_macS (SIM_DESC sd)$/;"	f	file:
h8_get_macV	sim/h8300/compile.c	/^h8_get_macV (SIM_DESC sd)$/;"	f	file:
h8_get_macZ	sim/h8300/compile.c	/^h8_get_macZ (SIM_DESC sd)$/;"	f	file:
h8_get_mach	sim/h8300/compile.c	/^h8_get_mach (SIM_DESC sd)$/;"	f	file:
h8_get_macl	sim/h8300/compile.c	/^h8_get_macl (SIM_DESC sd)$/;"	f	file:
h8_get_mask	sim/h8300/compile.c	/^h8_get_mask (SIM_DESC sd)$/;"	f	file:
h8_get_memory	sim/h8300/compile.c	/^h8_get_memory (SIM_DESC sd, int idx)$/;"	f	file:
h8_get_memory_buf	sim/h8300/compile.c	/^h8_get_memory_buf (SIM_DESC sd)$/;"	f	file:
h8_get_pc	sim/h8300/compile.c	/^h8_get_pc (SIM_DESC sd)$/;"	f	file:
h8_get_reg	sim/h8300/compile.c	/^h8_get_reg (SIM_DESC sd, int regnum)$/;"	f	file:
h8_get_reg_buf	sim/h8300/compile.c	/^h8_get_reg_buf (SIM_DESC sd)$/;"	f	file:
h8_get_sbr	sim/h8300/compile.c	/^h8_get_sbr (SIM_DESC sd)$/;"	f	file:
h8_get_stats	sim/h8300/compile.c	/^h8_get_stats (SIM_DESC sd, int idx)$/;"	f	file:
h8_get_ticks	sim/h8300/compile.c	/^h8_get_ticks (SIM_DESC sd)$/;"	f	file:
h8_get_vbr	sim/h8300/compile.c	/^h8_get_vbr (SIM_DESC sd)$/;"	f	file:
h8_increment_compiles	sim/h8300/compile.c	/^h8_increment_compiles (SIM_DESC sd)$/;"	f	file:
h8_increment_stats	sim/h8300/compile.c	/^h8_increment_stats (SIM_DESC sd, int idx)$/;"	f	file:
h8_instruction	opcodes/h8300-dis.c	/^struct h8_instruction$/;"	s	file:
h8_instructions	opcodes/h8300-dis.c	/^struct h8_instruction *h8_instructions;$/;"	v	typeref:struct:h8_instruction
h8_model	include/opcode/h8300.h	/^enum h8_model$/;"	g
h8_opcode	include/opcode/h8300.h	/^struct h8_opcode $/;"	s
h8_opcodes	include/opcode/h8300.h	/^struct h8_opcode h8_opcodes[] = $/;"	v	typeref:struct:h8_opcode
h8_opcodes	opcodes/h8300-dis.c	24;"	d	file:
h8_opcodes	sim/h8300/compile.c	55;"	d	file:
h8_opcodes_sorted	sim/h8300/writecode.c	/^static struct h8_opcode *h8_opcodes_sorted[PTWO][MAXSAME];$/;"	v	typeref:struct:h8_opcode	file:
h8_regnum	sim/h8300/sim-main.h	/^enum h8_regnum {$/;"	g
h8_reloc_map	bfd/elf32-h8300.c	/^static const struct elf_reloc_map h8_reloc_map[] = {$/;"	v	typeref:struct:elf_reloc_map	file:
h8_set_cache_idx	sim/h8300/compile.c	/^h8_set_cache_idx (SIM_DESC sd, int idx, unsigned int val)$/;"	f	file:
h8_set_cache_idx_buf	sim/h8300/compile.c	/^h8_set_cache_idx_buf (SIM_DESC sd, unsigned short *ptr)$/;"	f	file:
h8_set_cache_top	sim/h8300/compile.c	/^h8_set_cache_top (SIM_DESC sd, int val)$/;"	f	file:
h8_set_ccr	sim/h8300/compile.c	/^h8_set_ccr (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_cmdline_arg	sim/h8300/compile.c	/^h8_set_cmdline_arg (SIM_DESC sd, int index, char * val)$/;"	f	file:
h8_set_command_line	sim/h8300/compile.c	/^h8_set_command_line (SIM_DESC sd, char ** val)$/;"	f	file:
h8_set_cycles	sim/h8300/compile.c	/^h8_set_cycles (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_delayed_branch	sim/h8300/compile.c	/^h8_set_delayed_branch (SIM_DESC sd, unsigned int dest)$/;"	f	file:
h8_set_eightbit	sim/h8300/compile.c	/^h8_set_eightbit (SIM_DESC sd, int idx, unsigned int val)$/;"	f	file:
h8_set_eightbit_buf	sim/h8300/compile.c	/^h8_set_eightbit_buf (SIM_DESC sd, unsigned char *ptr)$/;"	f	file:
h8_set_exr	sim/h8300/compile.c	/^h8_set_exr (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_insts	sim/h8300/compile.c	/^h8_set_insts (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_macN	sim/h8300/compile.c	/^h8_set_macN (SIM_DESC sd, int val)$/;"	f	file:
h8_set_macS	sim/h8300/compile.c	/^h8_set_macS (SIM_DESC sd, int val)$/;"	f	file:
h8_set_macV	sim/h8300/compile.c	/^h8_set_macV (SIM_DESC sd, int val)$/;"	f	file:
h8_set_macZ	sim/h8300/compile.c	/^h8_set_macZ (SIM_DESC sd, int val)$/;"	f	file:
h8_set_mach	sim/h8300/compile.c	/^h8_set_mach (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_macl	sim/h8300/compile.c	/^h8_set_macl (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_mask	sim/h8300/compile.c	/^h8_set_mask (SIM_DESC sd, int val)$/;"	f	file:
h8_set_memory	sim/h8300/compile.c	/^h8_set_memory (SIM_DESC sd, int idx, unsigned int val)$/;"	f	file:
h8_set_memory_buf	sim/h8300/compile.c	/^h8_set_memory_buf (SIM_DESC sd, unsigned char *ptr)$/;"	f	file:
h8_set_pc	sim/h8300/compile.c	/^h8_set_pc (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_reg	sim/h8300/compile.c	/^h8_set_reg (SIM_DESC sd, int regnum, int val)$/;"	f	file:
h8_set_sbr	sim/h8300/compile.c	/^h8_set_sbr (SIM_DESC sd, int val)$/;"	f	file:
h8_set_ticks	sim/h8300/compile.c	/^h8_set_ticks (SIM_DESC sd, unsigned int val)$/;"	f	file:
h8_set_vbr	sim/h8300/compile.c	/^h8_set_vbr (SIM_DESC sd, int val)$/;"	f	file:
h8_size	include/opcode/h8300.h	/^enum h8_size$/;"	g
h8_typecodes	sim/h8300/sim-main.h	/^enum h8_typecodes {$/;"	g
h_accum	sim/m32r/cpu.h	/^  DI h_accum;$/;"	m	struct:__anon354::__anon355
h_accum	sim/m32r/cpu2.h	/^  DI h_accum;$/;"	m	struct:__anon252::__anon253
h_accum	sim/m32r/cpux.h	/^  DI h_accum;$/;"	m	struct:__anon382::__anon383
h_accums	sim/m32r/cpu2.h	/^  DI h_accums[2];$/;"	m	struct:__anon252::__anon253
h_accums	sim/m32r/cpux.h	/^  DI h_accums[2];$/;"	m	struct:__anon382::__anon383
h_accums_DI_0	sim/m32r/cpu2.h	/^      DI h_accums_DI_0;$/;"	m	struct:parexec::__anon281::__anon345
h_accums_DI_0	sim/m32r/cpux.h	/^      DI h_accums_DI_0;$/;"	m	struct:parexec::__anon411::__anon475
h_accums_DI_1	sim/m32r/cpu2.h	/^      DI h_accums_DI_1;$/;"	m	struct:parexec::__anon281::__anon346
h_accums_DI_1	sim/m32r/cpu2.h	/^      DI h_accums_DI_1;$/;"	m	struct:parexec::__anon281::__anon348
h_accums_DI_1	sim/m32r/cpux.h	/^      DI h_accums_DI_1;$/;"	m	struct:parexec::__anon411::__anon476
h_accums_DI_1	sim/m32r/cpux.h	/^      DI h_accums_DI_1;$/;"	m	struct:parexec::__anon411::__anon478
h_atomic_address	sim/or1k/cpu.h	/^  SI h_atomic_address;$/;"	m	struct:__anon86::__anon87
h_atomic_reserve	sim/or1k/cpu.h	/^  BI h_atomic_reserve;$/;"	m	struct:__anon86::__anon87
h_bbpsw	sim/m32r/cpu.h	/^  UQI h_bbpsw;$/;"	m	struct:__anon354::__anon355
h_bbpsw	sim/m32r/cpu2.h	/^  UQI h_bbpsw;$/;"	m	struct:__anon252::__anon253
h_bbpsw	sim/m32r/cpux.h	/^  UQI h_bbpsw;$/;"	m	struct:__anon382::__anon383
h_bbpsw_UQI	sim/m32r/cpu2.h	/^      UQI h_bbpsw_UQI;$/;"	m	struct:parexec::__anon281::__anon341
h_bbpsw_UQI	sim/m32r/cpux.h	/^      UQI h_bbpsw_UQI;$/;"	m	struct:parexec::__anon411::__anon471
h_bpsr_bet	sim/frv/cpu.h	/^  BI h_bpsr_bet;$/;"	m	struct:__anon107::__anon108
h_bpsr_bs	sim/frv/cpu.h	/^  BI h_bpsr_bs;$/;"	m	struct:__anon107::__anon108
h_bpsw	sim/m32r/cpu.h	/^  UQI h_bpsw;$/;"	m	struct:__anon354::__anon355
h_bpsw	sim/m32r/cpu2.h	/^  UQI h_bpsw;$/;"	m	struct:__anon252::__anon253
h_bpsw	sim/m32r/cpux.h	/^  UQI h_bpsw;$/;"	m	struct:__anon382::__anon383
h_bpsw_UQI	sim/m32r/cpu2.h	/^      UQI h_bpsw_UQI;$/;"	m	struct:parexec::__anon281::__anon328
h_bpsw_UQI	sim/m32r/cpu2.h	/^      UQI h_bpsw_UQI;$/;"	m	struct:parexec::__anon281::__anon341
h_bpsw_UQI	sim/m32r/cpux.h	/^      UQI h_bpsw_UQI;$/;"	m	struct:parexec::__anon411::__anon458
h_bpsw_UQI	sim/m32r/cpux.h	/^      UQI h_bpsw_UQI;$/;"	m	struct:parexec::__anon411::__anon471
h_cbAuxOffset	include/coff/alpha.h	/^	unsigned char	h_cbAuxOffset[8];$/;"	m	struct:hdr_ext
h_cbAuxOffset	include/coff/mips.h	/^	unsigned char	h_cbAuxOffset[4];$/;"	m	struct:hdr_ext
h_cbDnOffset	include/coff/alpha.h	/^	unsigned char	h_cbDnOffset[8];$/;"	m	struct:hdr_ext
h_cbDnOffset	include/coff/mips.h	/^	unsigned char	h_cbDnOffset[4];$/;"	m	struct:hdr_ext
h_cbExtOffset	include/coff/alpha.h	/^	unsigned char	h_cbExtOffset[8];$/;"	m	struct:hdr_ext
h_cbExtOffset	include/coff/mips.h	/^	unsigned char	h_cbExtOffset[4];$/;"	m	struct:hdr_ext
h_cbFdOffset	include/coff/alpha.h	/^	unsigned char	h_cbFdOffset[8];$/;"	m	struct:hdr_ext
h_cbFdOffset	include/coff/mips.h	/^	unsigned char	h_cbFdOffset[4];$/;"	m	struct:hdr_ext
h_cbLine	include/coff/alpha.h	/^	unsigned char	h_cbLine[8];$/;"	m	struct:hdr_ext
h_cbLine	include/coff/mips.h	/^	unsigned char	h_cbLine[4];$/;"	m	struct:hdr_ext
h_cbLineOffset	include/coff/alpha.h	/^	unsigned char	h_cbLineOffset[8];$/;"	m	struct:hdr_ext
h_cbLineOffset	include/coff/mips.h	/^	unsigned char	h_cbLineOffset[4];$/;"	m	struct:hdr_ext
h_cbOptOffset	include/coff/alpha.h	/^	unsigned char	h_cbOptOffset[8];$/;"	m	struct:hdr_ext
h_cbOptOffset	include/coff/mips.h	/^	unsigned char	h_cbOptOffset[4];$/;"	m	struct:hdr_ext
h_cbPdOffset	include/coff/alpha.h	/^	unsigned char	h_cbPdOffset[8];$/;"	m	struct:hdr_ext
h_cbPdOffset	include/coff/mips.h	/^	unsigned char	h_cbPdOffset[4];$/;"	m	struct:hdr_ext
h_cbRfdOffset	include/coff/alpha.h	/^	unsigned char	h_cbRfdOffset[8];$/;"	m	struct:hdr_ext
h_cbRfdOffset	include/coff/mips.h	/^	unsigned char	h_cbRfdOffset[4];$/;"	m	struct:hdr_ext
h_cbSsExtOffset	include/coff/alpha.h	/^	unsigned char	h_cbSsExtOffset[8];$/;"	m	struct:hdr_ext
h_cbSsExtOffset	include/coff/mips.h	/^	unsigned char	h_cbSsExtOffset[4];$/;"	m	struct:hdr_ext
h_cbSsOffset	include/coff/alpha.h	/^	unsigned char	h_cbSsOffset[8];$/;"	m	struct:hdr_ext
h_cbSsOffset	include/coff/mips.h	/^	unsigned char	h_cbSsOffset[4];$/;"	m	struct:hdr_ext
h_cbSymOffset	include/coff/alpha.h	/^	unsigned char	h_cbSymOffset[8];$/;"	m	struct:hdr_ext
h_cbSymOffset	include/coff/mips.h	/^	unsigned char	h_cbSymOffset[4];$/;"	m	struct:hdr_ext
h_cbit	sim/cris/cpuv10.h	/^  BI h_cbit;$/;"	m	struct:__anon740::__anon741
h_cbit	sim/cris/cpuv32.h	/^  BI h_cbit;$/;"	m	struct:__anon696::__anon697
h_cccr	sim/frv/cpu.h	/^  UQI h_cccr[8];$/;"	m	struct:__anon107::__anon108
h_cond	sim/m32r/cpu.h	/^  BI h_cond;$/;"	m	struct:__anon354::__anon355
h_cond	sim/m32r/cpu2.h	/^  BI h_cond;$/;"	m	struct:__anon252::__anon253
h_cond	sim/m32r/cpux.h	/^  BI h_cond;$/;"	m	struct:__anon382::__anon383
h_cpr	sim/frv/cpu.h	/^  SI h_cpr[64];$/;"	m	struct:__anon107::__anon108
h_cr	sim/m32r/cpu.h	/^  USI h_cr[16];$/;"	m	struct:__anon354::__anon355
h_cr	sim/m32r/cpu2.h	/^  USI h_cr[16];$/;"	m	struct:__anon252::__anon253
h_cr	sim/m32r/cpux.h	/^  USI h_cr[16];$/;"	m	struct:__anon382::__anon383
h_cr	sim/sh64/cpu.h	/^  DI h_cr[64];$/;"	m	struct:__anon855::__anon856
h_cr_USI_0	sim/m32r/cpu2.h	/^      USI h_cr_USI_0;$/;"	m	struct:parexec::__anon281::__anon350
h_cr_USI_0	sim/m32r/cpu2.h	/^      USI h_cr_USI_0;$/;"	m	struct:parexec::__anon281::__anon351
h_cr_USI_0	sim/m32r/cpux.h	/^      USI h_cr_USI_0;$/;"	m	struct:parexec::__anon411::__anon480
h_cr_USI_0	sim/m32r/cpux.h	/^      USI h_cr_USI_0;$/;"	m	struct:parexec::__anon411::__anon481
h_cr_USI_14	sim/m32r/cpu2.h	/^      USI h_cr_USI_14;$/;"	m	struct:parexec::__anon281::__anon341
h_cr_USI_14	sim/m32r/cpux.h	/^      USI h_cr_USI_14;$/;"	m	struct:parexec::__anon411::__anon471
h_cr_USI_6	sim/m32r/cpu2.h	/^      USI h_cr_USI_6;$/;"	m	struct:parexec::__anon281::__anon328
h_cr_USI_6	sim/m32r/cpu2.h	/^      USI h_cr_USI_6;$/;"	m	struct:parexec::__anon281::__anon341
h_cr_USI_6	sim/m32r/cpux.h	/^      USI h_cr_USI_6;$/;"	m	struct:parexec::__anon411::__anon458
h_cr_USI_6	sim/m32r/cpux.h	/^      USI h_cr_USI_6;$/;"	m	struct:parexec::__anon411::__anon471
h_crfd	include/coff/alpha.h	/^	unsigned char	h_crfd[4];$/;"	m	struct:hdr_ext
h_crfd	include/coff/mips.h	/^	unsigned char	h_crfd[4];$/;"	m	struct:hdr_ext
h_csr	sim/lm32/cpu.h	/^  SI h_csr[32];$/;"	m	struct:__anon541::__anon542
h_fccr	sim/frv/cpu.h	/^  UQI h_fccr[4];$/;"	m	struct:__anon107::__anon108
h_fmov	sim/sh64/cpu.h	/^  DF h_fmov[16];$/;"	m	struct:__anon855::__anon856
h_fpscr	sim/sh64/cpu.h	/^  SI h_fpscr;$/;"	m	struct:__anon855::__anon856
h_fr	sim/frv/cpu.h	/^  SF h_fr[64];$/;"	m	struct:__anon107::__anon108
h_fr	sim/sh64/cpu.h	/^  SF h_fr[64];$/;"	m	struct:__anon855::__anon856
h_fsd	sim/sh64/cpu.h	/^  DF h_fsd[16];$/;"	m	struct:__anon855::__anon856
h_gbit	sim/cris/cpuv32.h	/^  BI h_gbit;$/;"	m	struct:__anon696::__anon697
h_gp_got	bfd/elf32-nios2.c	/^    struct elf_link_hash_entry *h_gp_got;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:struct:elf32_nios2_link_hash_table::elf_link_hash_entry	file:
h_gpr	sim/or1k/cpu.h	/^  USI h_gpr[32];$/;"	m	struct:__anon86::__anon87
h_gr	sim/frv/cpu.h	/^  USI h_gr[64];$/;"	m	struct:__anon107::__anon108
h_gr	sim/iq2000/cpu.h	/^  SI h_gr[32];$/;"	m	struct:__anon595::__anon596
h_gr	sim/lm32/cpu.h	/^  SI h_gr[32];$/;"	m	struct:__anon541::__anon542
h_gr	sim/m32r/cpu.h	/^  SI h_gr[16];$/;"	m	struct:__anon354::__anon355
h_gr	sim/m32r/cpu.h	/^  UINT h_gr;$/;"	m	struct:__anon356
h_gr	sim/m32r/cpu2.h	/^  SI h_gr[16];$/;"	m	struct:__anon252::__anon253
h_gr	sim/m32r/cpux.h	/^  SI h_gr[16];$/;"	m	struct:__anon382::__anon383
h_gr	sim/sh64/cpu.h	/^  DI h_gr[64];$/;"	m	struct:__anon855::__anon856
h_gr_SI_14	sim/m32r/cpu2.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon281::__anon295
h_gr_SI_14	sim/m32r/cpu2.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon281::__anon296
h_gr_SI_14	sim/m32r/cpu2.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon281::__anon297
h_gr_SI_14	sim/m32r/cpu2.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon281::__anon298
h_gr_SI_14	sim/m32r/cpu2.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon281::__anon306
h_gr_SI_14	sim/m32r/cpux.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon411::__anon425
h_gr_SI_14	sim/m32r/cpux.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon411::__anon426
h_gr_SI_14	sim/m32r/cpux.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon411::__anon427
h_gr_SI_14	sim/m32r/cpux.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon411::__anon428
h_gr_SI_14	sim/m32r/cpux.h	/^      SI h_gr_SI_14;$/;"	m	struct:parexec::__anon411::__anon436
h_gr_acr	sim/cris/cpuv32.h	/^  SI h_gr_acr[16];$/;"	m	struct:__anon696::__anon697
h_gr_real_pc	sim/cris/cpuv10.h	/^  SI h_gr_real_pc[16];$/;"	m	struct:__anon740::__anon741
h_iauxMax	include/coff/alpha.h	/^	unsigned char	h_iauxMax[4];$/;"	m	struct:hdr_ext
h_iauxMax	include/coff/mips.h	/^	unsigned char	h_iauxMax[4];$/;"	m	struct:hdr_ext
h_ibit_pre_v32	sim/cris/cpuv10.h	/^  BI h_ibit_pre_v32;$/;"	m	struct:__anon740::__anon741
h_ibit_v32	sim/cris/cpuv32.h	/^  BI h_ibit_v32;$/;"	m	struct:__anon696::__anon697
h_iccr	sim/frv/cpu.h	/^  UQI h_iccr[4];$/;"	m	struct:__anon107::__anon108
h_idnMax	include/coff/alpha.h	/^	unsigned char	h_idnMax[4];$/;"	m	struct:hdr_ext
h_idnMax	include/coff/mips.h	/^	unsigned char	h_idnMax[4];$/;"	m	struct:hdr_ext
h_iextMax	include/coff/alpha.h	/^	unsigned char	h_iextMax[4];$/;"	m	struct:hdr_ext
h_iextMax	include/coff/mips.h	/^	unsigned char	h_iextMax[4];$/;"	m	struct:hdr_ext
h_ifdMax	include/coff/alpha.h	/^	unsigned char	h_ifdMax[4];$/;"	m	struct:hdr_ext
h_ifdMax	include/coff/mips.h	/^	unsigned char	h_ifdMax[4];$/;"	m	struct:hdr_ext
h_ilineMax	include/coff/alpha.h	/^	unsigned char	h_ilineMax[4];$/;"	m	struct:hdr_ext
h_ilineMax	include/coff/mips.h	/^	unsigned char	h_ilineMax[4];$/;"	m	struct:hdr_ext
h_insn_prefixed_p_pre_v32	sim/cris/cpuv10.h	/^  BI h_insn_prefixed_p_pre_v32;$/;"	m	struct:__anon740::__anon741
h_ioptMax	include/coff/alpha.h	/^	unsigned char	h_ioptMax[4];$/;"	m	struct:hdr_ext
h_ioptMax	include/coff/mips.h	/^	unsigned char	h_ioptMax[4];$/;"	m	struct:hdr_ext
h_ipdMax	include/coff/alpha.h	/^	unsigned char	h_ipdMax[4];$/;"	m	struct:hdr_ext
h_ipdMax	include/coff/mips.h	/^	unsigned char	h_ipdMax[4];$/;"	m	struct:hdr_ext
h_ism	sim/sh64/cpu.h	/^  BI h_ism;$/;"	m	struct:__anon855::__anon856
h_issExtMax	include/coff/alpha.h	/^	unsigned char	h_issExtMax[4];$/;"	m	struct:hdr_ext
h_issExtMax	include/coff/mips.h	/^	unsigned char	h_issExtMax[4];$/;"	m	struct:hdr_ext
h_issMax	include/coff/alpha.h	/^	unsigned char	h_issMax[4];$/;"	m	struct:hdr_ext
h_issMax	include/coff/mips.h	/^	unsigned char	h_issMax[4];$/;"	m	struct:hdr_ext
h_isymMax	include/coff/alpha.h	/^	unsigned char	h_isymMax[4];$/;"	m	struct:hdr_ext
h_isymMax	include/coff/mips.h	/^	unsigned char	h_isymMax[4];$/;"	m	struct:hdr_ext
h_kernel_sp	sim/cris/cpuv32.h	/^  SI h_kernel_sp;$/;"	m	struct:__anon696::__anon697
h_lock	sim/m32r/cpu.h	/^  BI h_lock;$/;"	m	struct:__anon354::__anon355
h_lock	sim/m32r/cpu2.h	/^  BI h_lock;$/;"	m	struct:__anon252::__anon253
h_lock	sim/m32r/cpux.h	/^  BI h_lock;$/;"	m	struct:__anon382::__anon383
h_lock_BI	sim/m32r/cpu2.h	/^      BI h_lock_BI;$/;"	m	struct:parexec::__anon281::__anon318
h_lock_BI	sim/m32r/cpu2.h	/^      BI h_lock_BI;$/;"	m	struct:parexec::__anon281::__anon342
h_lock_BI	sim/m32r/cpux.h	/^      BI h_lock_BI;$/;"	m	struct:parexec::__anon411::__anon448
h_lock_BI	sim/m32r/cpux.h	/^      BI h_lock_BI;$/;"	m	struct:parexec::__anon411::__anon472
h_magic	include/coff/alpha.h	/^	unsigned char 	h_magic[2];$/;"	m	struct:hdr_ext
h_magic	include/coff/mips.h	/^	unsigned char 	h_magic[2];$/;"	m	struct:hdr_ext
h_mbit	sim/cris/cpuv32.h	/^  BI h_mbit;$/;"	m	struct:__anon696::__anon697
h_memory_HI_add__SI_src2_slo16	sim/m32r/cpu2.h	/^      HI h_memory_HI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon281::__anon337
h_memory_HI_add__SI_src2_slo16	sim/m32r/cpux.h	/^      HI h_memory_HI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon411::__anon467
h_memory_HI_add__SI_src2_slo16_idx	sim/m32r/cpu2.h	/^      USI h_memory_HI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon281::__anon337
h_memory_HI_add__SI_src2_slo16_idx	sim/m32r/cpux.h	/^      USI h_memory_HI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon411::__anon467
h_memory_HI_new_src2	sim/m32r/cpu2.h	/^      HI h_memory_HI_new_src2;$/;"	m	struct:parexec::__anon281::__anon339
h_memory_HI_new_src2	sim/m32r/cpux.h	/^      HI h_memory_HI_new_src2;$/;"	m	struct:parexec::__anon411::__anon469
h_memory_HI_new_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_HI_new_src2_idx;$/;"	m	struct:parexec::__anon281::__anon339
h_memory_HI_new_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_HI_new_src2_idx;$/;"	m	struct:parexec::__anon411::__anon469
h_memory_HI_src2	sim/m32r/cpu2.h	/^      HI h_memory_HI_src2;$/;"	m	struct:parexec::__anon281::__anon336
h_memory_HI_src2	sim/m32r/cpux.h	/^      HI h_memory_HI_src2;$/;"	m	struct:parexec::__anon411::__anon466
h_memory_HI_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_HI_src2_idx;$/;"	m	struct:parexec::__anon281::__anon336
h_memory_HI_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_HI_src2_idx;$/;"	m	struct:parexec::__anon411::__anon466
h_memory_QI_add__SI_sr_slo16	sim/m32r/cpu2.h	/^      QI h_memory_QI_add__SI_sr_slo16;$/;"	m	struct:parexec::__anon281::__anon352
h_memory_QI_add__SI_sr_slo16	sim/m32r/cpux.h	/^      QI h_memory_QI_add__SI_sr_slo16;$/;"	m	struct:parexec::__anon411::__anon482
h_memory_QI_add__SI_sr_slo16_idx	sim/m32r/cpu2.h	/^      USI h_memory_QI_add__SI_sr_slo16_idx;$/;"	m	struct:parexec::__anon281::__anon352
h_memory_QI_add__SI_sr_slo16_idx	sim/m32r/cpux.h	/^      USI h_memory_QI_add__SI_sr_slo16_idx;$/;"	m	struct:parexec::__anon411::__anon482
h_memory_QI_add__SI_src2_slo16	sim/m32r/cpu2.h	/^      QI h_memory_QI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon281::__anon335
h_memory_QI_add__SI_src2_slo16	sim/m32r/cpux.h	/^      QI h_memory_QI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon411::__anon465
h_memory_QI_add__SI_src2_slo16_idx	sim/m32r/cpu2.h	/^      USI h_memory_QI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon281::__anon335
h_memory_QI_add__SI_src2_slo16_idx	sim/m32r/cpux.h	/^      USI h_memory_QI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon411::__anon465
h_memory_QI_new_src2	sim/m32r/cpu2.h	/^      QI h_memory_QI_new_src2;$/;"	m	struct:parexec::__anon281::__anon340
h_memory_QI_new_src2	sim/m32r/cpux.h	/^      QI h_memory_QI_new_src2;$/;"	m	struct:parexec::__anon411::__anon470
h_memory_QI_new_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_QI_new_src2_idx;$/;"	m	struct:parexec::__anon281::__anon340
h_memory_QI_new_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_QI_new_src2_idx;$/;"	m	struct:parexec::__anon411::__anon470
h_memory_QI_src2	sim/m32r/cpu2.h	/^      QI h_memory_QI_src2;$/;"	m	struct:parexec::__anon281::__anon334
h_memory_QI_src2	sim/m32r/cpux.h	/^      QI h_memory_QI_src2;$/;"	m	struct:parexec::__anon411::__anon464
h_memory_QI_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_QI_src2_idx;$/;"	m	struct:parexec::__anon281::__anon334
h_memory_QI_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_QI_src2_idx;$/;"	m	struct:parexec::__anon411::__anon464
h_memory_SI_add__SI_src2_slo16	sim/m32r/cpu2.h	/^      SI h_memory_SI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon281::__anon333
h_memory_SI_add__SI_src2_slo16	sim/m32r/cpux.h	/^      SI h_memory_SI_add__SI_src2_slo16;$/;"	m	struct:parexec::__anon411::__anon463
h_memory_SI_add__SI_src2_slo16_idx	sim/m32r/cpu2.h	/^      USI h_memory_SI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon281::__anon333
h_memory_SI_add__SI_src2_slo16_idx	sim/m32r/cpux.h	/^      USI h_memory_SI_add__SI_src2_slo16_idx;$/;"	m	struct:parexec::__anon411::__anon463
h_memory_SI_new_src2	sim/m32r/cpu2.h	/^      SI h_memory_SI_new_src2;$/;"	m	struct:parexec::__anon281::__anon338
h_memory_SI_new_src2	sim/m32r/cpux.h	/^      SI h_memory_SI_new_src2;$/;"	m	struct:parexec::__anon411::__anon468
h_memory_SI_new_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_SI_new_src2_idx;$/;"	m	struct:parexec::__anon281::__anon338
h_memory_SI_new_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_SI_new_src2_idx;$/;"	m	struct:parexec::__anon411::__anon468
h_memory_SI_src2	sim/m32r/cpu2.h	/^      SI h_memory_SI_src2;$/;"	m	struct:parexec::__anon281::__anon332
h_memory_SI_src2	sim/m32r/cpu2.h	/^      SI h_memory_SI_src2;$/;"	m	struct:parexec::__anon281::__anon342
h_memory_SI_src2	sim/m32r/cpux.h	/^      SI h_memory_SI_src2;$/;"	m	struct:parexec::__anon411::__anon462
h_memory_SI_src2	sim/m32r/cpux.h	/^      SI h_memory_SI_src2;$/;"	m	struct:parexec::__anon411::__anon472
h_memory_SI_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_SI_src2_idx;$/;"	m	struct:parexec::__anon281::__anon332
h_memory_SI_src2_idx	sim/m32r/cpu2.h	/^      USI h_memory_SI_src2_idx;$/;"	m	struct:parexec::__anon281::__anon342
h_memory_SI_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_SI_src2_idx;$/;"	m	struct:parexec::__anon411::__anon462
h_memory_SI_src2_idx	sim/m32r/cpux.h	/^      USI h_memory_SI_src2_idx;$/;"	m	struct:parexec::__anon411::__anon472
h_nbit	sim/cris/cpuv10.h	/^  BI h_nbit;$/;"	m	struct:__anon740::__anon741
h_nbit	sim/cris/cpuv32.h	/^  BI h_nbit;$/;"	m	struct:__anon696::__anon697
h_pbit	sim/cris/cpuv10.h	/^  BI h_pbit;$/;"	m	struct:__anon740::__anon741
h_pbit	sim/cris/cpuv32.h	/^  BI h_pbit;$/;"	m	struct:__anon696::__anon697
h_pc	sim/cris/cpuv10.h	/^  USI h_pc;$/;"	m	struct:__anon740::__anon741
h_pc	sim/cris/cpuv32.h	/^  USI h_pc;$/;"	m	struct:__anon696::__anon697
h_pc	sim/frv/cpu.h	/^  USI h_pc;$/;"	m	struct:__anon107::__anon108
h_pc	sim/iq2000/cpu.h	/^  USI h_pc;$/;"	m	struct:__anon595::__anon596
h_pc	sim/lm32/cpu.h	/^  USI h_pc;$/;"	m	struct:__anon541::__anon542
h_pc	sim/m32r/cpu.h	/^  USI h_pc;$/;"	m	struct:__anon354::__anon355
h_pc	sim/m32r/cpu2.h	/^  USI h_pc;$/;"	m	struct:__anon252::__anon253
h_pc	sim/m32r/cpux.h	/^  USI h_pc;$/;"	m	struct:__anon382::__anon383
h_pc	sim/or1k/cpu.h	/^  USI h_pc;$/;"	m	struct:__anon86::__anon87
h_pc	sim/sh64/cpu.h	/^  UDI h_pc;$/;"	m	struct:__anon855::__anon856
h_prefixreg_pre_v32	sim/cris/cpuv10.h	/^  SI h_prefixreg_pre_v32;$/;"	m	struct:__anon740::__anon741
h_psr_be	sim/frv/cpu.h	/^  BI h_psr_be;$/;"	m	struct:__anon107::__anon108
h_psr_cm	sim/frv/cpu.h	/^  BI h_psr_cm;$/;"	m	struct:__anon107::__anon108
h_psr_ef	sim/frv/cpu.h	/^  BI h_psr_ef;$/;"	m	struct:__anon107::__anon108
h_psr_em	sim/frv/cpu.h	/^  BI h_psr_em;$/;"	m	struct:__anon107::__anon108
h_psr_esr	sim/frv/cpu.h	/^  BI h_psr_esr;$/;"	m	struct:__anon107::__anon108
h_psr_et	sim/frv/cpu.h	/^  BI h_psr_et;$/;"	m	struct:__anon107::__anon108
h_psr_ice	sim/frv/cpu.h	/^  BI h_psr_ice;$/;"	m	struct:__anon107::__anon108
h_psr_imple	sim/frv/cpu.h	/^  UQI h_psr_imple;$/;"	m	struct:__anon107::__anon108
h_psr_nem	sim/frv/cpu.h	/^  BI h_psr_nem;$/;"	m	struct:__anon107::__anon108
h_psr_pil	sim/frv/cpu.h	/^  UQI h_psr_pil;$/;"	m	struct:__anon107::__anon108
h_psr_ps	sim/frv/cpu.h	/^  BI h_psr_ps;$/;"	m	struct:__anon107::__anon108
h_psr_s	sim/frv/cpu.h	/^  BI h_psr_s;$/;"	m	struct:__anon107::__anon108
h_psr_ver	sim/frv/cpu.h	/^  UQI h_psr_ver;$/;"	m	struct:__anon107::__anon108
h_psw	sim/m32r/cpu.h	/^  UQI h_psw;$/;"	m	struct:__anon354::__anon355
h_psw	sim/m32r/cpu2.h	/^  UQI h_psw;$/;"	m	struct:__anon252::__anon253
h_psw	sim/m32r/cpux.h	/^  UQI h_psw;$/;"	m	struct:__anon382::__anon383
h_psw_UQI	sim/m32r/cpu2.h	/^      UQI h_psw_UQI;$/;"	m	struct:parexec::__anon281::__anon328
h_psw_UQI	sim/m32r/cpu2.h	/^      UQI h_psw_UQI;$/;"	m	struct:parexec::__anon281::__anon341
h_psw_UQI	sim/m32r/cpux.h	/^      UQI h_psw_UQI;$/;"	m	struct:parexec::__anon411::__anon458
h_psw_UQI	sim/m32r/cpux.h	/^      UQI h_psw_UQI;$/;"	m	struct:parexec::__anon411::__anon471
h_qbit	sim/cris/cpuv32.h	/^  BI h_qbit;$/;"	m	struct:__anon696::__anon697
h_rbit	sim/cris/cpuv32.h	/^  BI h_rbit;$/;"	m	struct:__anon696::__anon697
h_reloc_ann	sim/frv/cpu.h	/^  BI h_reloc_ann;$/;"	m	struct:__anon107::__anon108
h_sbit	sim/cris/cpuv32.h	/^  BI h_sbit;$/;"	m	struct:__anon696::__anon697
h_spr	sim/frv/cpu.h	/^  USI h_spr[4096];$/;"	m	struct:__anon107::__anon108
h_sr	sim/sh64/cpu.h	/^  SI h_sr;$/;"	m	struct:__anon855::__anon856
h_sr_v10	sim/cris/cpuv10.h	/^  SI h_sr_v10[16];$/;"	m	struct:__anon740::__anon741
h_sr_v32	sim/cris/cpuv32.h	/^  SI h_sr_v32[16];$/;"	m	struct:__anon696::__anon697
h_supr_get_handler	sim/cris/traps.c	/^h_supr_get_handler (SIM_CPU *current_cpu ATTRIBUTE_UNUSED,$/;"	f
h_supr_set_handler	sim/cris/traps.c	/^h_supr_set_handler (SIM_CPU *current_cpu ATTRIBUTE_UNUSED,$/;"	f
h_tbr_tba	sim/frv/cpu.h	/^  USI h_tbr_tba;$/;"	m	struct:__anon107::__anon108
h_tbr_tt	sim/frv/cpu.h	/^  UQI h_tbr_tt;$/;"	m	struct:__anon107::__anon108
h_tr	sim/sh64/cpu.h	/^  DI h_tr[8];$/;"	m	struct:__anon855::__anon856
h_ubit_pre_v32	sim/cris/cpuv10.h	/^  BI h_ubit_pre_v32;$/;"	m	struct:__anon740::__anon741
h_ubit_v32	sim/cris/cpuv32.h	/^  BI h_ubit_v32;$/;"	m	struct:__anon696::__anon697
h_vbit	sim/cris/cpuv10.h	/^  BI h_vbit;$/;"	m	struct:__anon740::__anon741
h_vbit	sim/cris/cpuv32.h	/^  BI h_vbit;$/;"	m	struct:__anon696::__anon697
h_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector float h_vec;$/;"	v
h_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector float h_vec_d = {1.0, 1.0};$/;"	v
h_vstamp	include/coff/alpha.h	/^	unsigned char	h_vstamp[2];$/;"	m	struct:hdr_ext
h_vstamp	include/coff/mips.h	/^	unsigned char	h_vstamp[2];$/;"	m	struct:hdr_ext
h_xbit	sim/cris/cpuv10.h	/^  BI h_xbit;$/;"	m	struct:__anon740::__anon741
h_xbit	sim/cris/cpuv32.h	/^  BI h_xbit;$/;"	m	struct:__anon696::__anon697
h_zbit	sim/cris/cpuv10.h	/^  BI h_zbit;$/;"	m	struct:__anon740::__anon741
h_zbit	sim/cris/cpuv32.h	/^  BI h_zbit;$/;"	m	struct:__anon696::__anon697
hack	gdb/testsuite/gdb.base/relocate.c	/^hack (int arg)$/;"	f
hack	gdb/testsuite/gdb.stabs/gdb11479.c	/^hack (const struct dummy *t, const enum dummy_enum *e)$/;"	f
hack_special_boolean_var	readline/bind.c	/^hack_special_boolean_var (i)$/;"	f	file:
hairyfunc1	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^PFs_PFl_i hairyfunc1 (int arg)			{ arg = 0; return 0; }$/;"	f
hairyfunc2	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int       hairyfunc2 (PFPc_i arg)		{ arg = 0; return 0; }$/;"	f
hairyfunc3	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	  hairyfunc3 (PFPFPl_s_i arg)		{ arg = 0; return 0; }$/;"	f
hairyfunc4	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	  hairyfunc4 (PFPFPc_s_i arg)		{ arg = 0; return 0; }$/;"	f
hairyfunc5	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	  hairyfunc5 (PFPc_PFl_i arg)		{ arg = 0; return 0; }$/;"	f
hairyfunc6	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	  hairyfunc6 (PFPi_PFl_i arg)		{ arg = 0; return 0; }$/;"	f
hairyfunc7	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int	  hairyfunc7 (PFPFPc_i_PFl_i arg)	{ arg = 0; return 0; }$/;"	f
half	sim/microblaze/microblaze.h	/^typedef short		half;$/;"	t
half_bit	gdb/gdbarch.c	/^  int half_bit;$/;"	m	struct:gdbarch	file:
half_conv_t	opcodes/aarch64-opc.c	/^} half_conv_t;$/;"	t	typeref:union:__anon15	file:
half_format	gdb/gdbarch.c	/^  const struct floatformat ** half_format;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::floatformat	file:
half_hash	gdb/bcache.c	/^  unsigned short half_hash;$/;"	m	struct:bstring	file:
half_hash_miss_count	gdb/bcache.c	/^  unsigned long half_hash_miss_count;$/;"	m	struct:bcache	file:
halffractype	sim/ppc/dp-bit.c	/^	typedef UHItype halffractype;$/;"	t	file:
halffractype	sim/ppc/dp-bit.c	/^	typedef USItype halffractype;$/;"	t	file:
halt_pipeline_stats	sim/rx/rx.c	/^halt_pipeline_stats (void)$/;"	f
halt_status	sim/ppc/psim.c	/^  psim_status halt_status;$/;"	m	struct:_psim	file:
hand	readline/examples/rlfe/configure	/^hand()$/;"	f
hand_call	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^hand_call (void)$/;"	f
hand_call_with_signal	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^hand_call_with_signal (void)$/;"	f
hand_mask	bfd/pef-traceback.h	/^  long hand_mask;$/;"	m	struct:traceback_table_interrupts
handle	gdb/gdbserver/thread-db.c	/^  void *handle;$/;"	m	struct:thread_db	file:
handle	gdb/gdbserver/tracepoint.c	/^  void *handle;$/;"	m	struct:tracepoint	file:
handle	gdb/jit.c	/^  gdb_dlhandle_up handle;$/;"	m	struct:jit_reader	file:
handle	gdb/linux-thread-db.c	/^  void *handle;$/;"	m	struct:thread_db_info	file:
handle	gdb/testsuite/gdb.base/catch-signal-fork.c	/^handle (int sig)$/;"	f
handle	gdb/testsuite/gdb.base/catch-signal-siginfo-cond.c	/^handle (int sig)$/;"	f
handle	gdb/testsuite/gdb.base/catch-signal.c	/^handle (int sig)$/;"	f
handle	gdb/testsuite/gdb.threads/reconnect-signal.c	/^handle (int sig)$/;"	f
handle	gdb/tui/tui-data.h	/^  WINDOW *handle;	    \/* Window handle.  *\/$/;"	m	struct:tui_gen_win_info
handle	include/plugin-api.h	/^  const void* handle;$/;"	m	struct:ld_plugin_section
handle	include/plugin-api.h	/^  void *handle;$/;"	m	struct:ld_plugin_input_file
handle	sim/bfin/gui.c	/^  void *handle;$/;"	m	struct:__anon818	file:
handleError	gdb/stubs/sh-stub.c	/^handleError (char theSSR)$/;"	f
handle_33	gdb/testsuite/gdb.base/sigall.c	/^handle_33 (int sig)$/;"	f
handle_33	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_33 (int sig)$/;"	f
handle_34	gdb/testsuite/gdb.base/sigall.c	/^handle_34 (int sig)$/;"	f
handle_34	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_34 (int sig)$/;"	f
handle_35	gdb/testsuite/gdb.base/sigall.c	/^handle_35 (int sig)$/;"	f
handle_35	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_35 (int sig)$/;"	f
handle_36	gdb/testsuite/gdb.base/sigall.c	/^handle_36 (int sig)$/;"	f
handle_36	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_36 (int sig)$/;"	f
handle_37	gdb/testsuite/gdb.base/sigall.c	/^handle_37 (int sig)$/;"	f
handle_37	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_37 (int sig)$/;"	f
handle_38	gdb/testsuite/gdb.base/sigall.c	/^handle_38 (int sig)$/;"	f
handle_38	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_38 (int sig)$/;"	f
handle_39	gdb/testsuite/gdb.base/sigall.c	/^handle_39 (int sig)$/;"	f
handle_39	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_39 (int sig)$/;"	f
handle_40	gdb/testsuite/gdb.base/sigall.c	/^handle_40 (int sig)$/;"	f
handle_40	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_40 (int sig)$/;"	f
handle_41	gdb/testsuite/gdb.base/sigall.c	/^handle_41 (int sig)$/;"	f
handle_41	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_41 (int sig)$/;"	f
handle_42	gdb/testsuite/gdb.base/sigall.c	/^handle_42 (int sig)$/;"	f
handle_42	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_42 (int sig)$/;"	f
handle_43	gdb/testsuite/gdb.base/sigall.c	/^handle_43 (int sig)$/;"	f
handle_43	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_43 (int sig)$/;"	f
handle_44	gdb/testsuite/gdb.base/sigall.c	/^handle_44 (int sig)$/;"	f
handle_44	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_44 (int sig)$/;"	f
handle_45	gdb/testsuite/gdb.base/sigall.c	/^handle_45 (int sig)$/;"	f
handle_45	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_45 (int sig)$/;"	f
handle_46	gdb/testsuite/gdb.base/sigall.c	/^handle_46 (int sig)$/;"	f
handle_46	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_46 (int sig)$/;"	f
handle_47	gdb/testsuite/gdb.base/sigall.c	/^handle_47 (int sig)$/;"	f
handle_47	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_47 (int sig)$/;"	f
handle_48	gdb/testsuite/gdb.base/sigall.c	/^handle_48 (int sig)$/;"	f
handle_48	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_48 (int sig)$/;"	f
handle_49	gdb/testsuite/gdb.base/sigall.c	/^handle_49 (int sig)$/;"	f
handle_49	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_49 (int sig)$/;"	f
handle_50	gdb/testsuite/gdb.base/sigall.c	/^handle_50 (int sig)$/;"	f
handle_50	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_50 (int sig)$/;"	f
handle_51	gdb/testsuite/gdb.base/sigall.c	/^handle_51 (int sig)$/;"	f
handle_51	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_51 (int sig)$/;"	f
handle_52	gdb/testsuite/gdb.base/sigall.c	/^handle_52 (int sig)$/;"	f
handle_52	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_52 (int sig)$/;"	f
handle_53	gdb/testsuite/gdb.base/sigall.c	/^handle_53 (int sig)$/;"	f
handle_53	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_53 (int sig)$/;"	f
handle_54	gdb/testsuite/gdb.base/sigall.c	/^handle_54 (int sig)$/;"	f
handle_54	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_54 (int sig)$/;"	f
handle_55	gdb/testsuite/gdb.base/sigall.c	/^handle_55 (int sig)$/;"	f
handle_55	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_55 (int sig)$/;"	f
handle_56	gdb/testsuite/gdb.base/sigall.c	/^handle_56 (int sig)$/;"	f
handle_56	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_56 (int sig)$/;"	f
handle_57	gdb/testsuite/gdb.base/sigall.c	/^handle_57 (int sig)$/;"	f
handle_57	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_57 (int sig)$/;"	f
handle_58	gdb/testsuite/gdb.base/sigall.c	/^handle_58 (int sig)$/;"	f
handle_58	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_58 (int sig)$/;"	f
handle_59	gdb/testsuite/gdb.base/sigall.c	/^handle_59 (int sig)$/;"	f
handle_59	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_59 (int sig)$/;"	f
handle_60	gdb/testsuite/gdb.base/sigall.c	/^handle_60 (int sig)$/;"	f
handle_60	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_60 (int sig)$/;"	f
handle_61	gdb/testsuite/gdb.base/sigall.c	/^handle_61 (int sig)$/;"	f
handle_61	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_61 (int sig)$/;"	f
handle_62	gdb/testsuite/gdb.base/sigall.c	/^handle_62 (int sig)$/;"	f
handle_62	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_62 (int sig)$/;"	f
handle_63	gdb/testsuite/gdb.base/sigall.c	/^handle_63 (int sig)$/;"	f
handle_63	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_63 (int sig)$/;"	f
handle_ABRT	gdb/testsuite/gdb.base/sigall.c	/^handle_ABRT (int sig)$/;"	f
handle_ABRT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_ABRT (int sig)$/;"	f
handle_ALRM	gdb/testsuite/gdb.base/sigall.c	/^handle_ALRM (int sig)$/;"	f
handle_ALRM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_ALRM (int sig)$/;"	f
handle_BUS	gdb/testsuite/gdb.base/sigall.c	/^handle_BUS (int sig)$/;"	f
handle_BUS	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_BUS (int sig)$/;"	f
handle_CHLD	gdb/testsuite/gdb.base/sigall.c	/^handle_CHLD (int sig)$/;"	f
handle_CHLD	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_CHLD (int sig)$/;"	f
handle_COMDAT	bfd/coffcode.h	/^handle_COMDAT (bfd * abfd,$/;"	f
handle_CONT	gdb/testsuite/gdb.base/sigall.c	/^handle_CONT (int sig)$/;"	f
handle_CONT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_CONT (int sig)$/;"	f
handle_DANGER	gdb/testsuite/gdb.base/sigall.c	/^handle_DANGER (int sig)$/;"	f
handle_DANGER	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_DANGER (int sig)$/;"	f
handle_DW_AT_stmt_list	gdb/dwarf2read.c	/^handle_DW_AT_stmt_list (struct die_info *die, struct dwarf2_cu *cu,$/;"	f	file:
handle_EMT	gdb/testsuite/gdb.base/sigall.c	/^handle_EMT (int sig)$/;"	f
handle_EMT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_EMT (int sig)$/;"	f
handle_FPE	gdb/testsuite/gdb.base/sigall.c	/^handle_FPE (int sig)$/;"	f
handle_FPE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_FPE (int sig)$/;"	f
handle_GRANT	gdb/testsuite/gdb.base/sigall.c	/^handle_GRANT (int sig)$/;"	f
handle_GRANT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_GRANT (int sig)$/;"	f
handle_HUP	gdb/testsuite/gdb.base/sigall.c	/^handle_HUP (int sig)$/;"	f
handle_HUP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_HUP (int sig)$/;"	f
handle_ILL	gdb/testsuite/gdb.base/sigall.c	/^handle_ILL (int sig)$/;"	f
handle_ILL	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_ILL (int sig)$/;"	f
handle_IO	gdb/testsuite/gdb.base/sigall.c	/^handle_IO (int sig)$/;"	f
handle_IO	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_IO (int sig)$/;"	f
handle_IT_block	sim/arm/thumbemu.c	/^handle_IT_block (ARMul_State * state,$/;"	f	file:
handle_LOST	gdb/testsuite/gdb.base/sigall.c	/^handle_LOST (int sig)$/;"	f
handle_LOST	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_LOST (int sig)$/;"	f
handle_LWP	gdb/testsuite/gdb.base/sigall.c	/^handle_LWP (int sig)$/;"	f
handle_LWP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_LWP (int sig)$/;"	f
handle_MSG	gdb/testsuite/gdb.base/sigall.c	/^handle_MSG (int sig)$/;"	f
handle_MSG	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_MSG (int sig)$/;"	f
handle_PHONE	gdb/testsuite/gdb.base/sigall.c	/^handle_PHONE (int sig)$/;"	f
handle_PHONE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_PHONE (int sig)$/;"	f
handle_PIPE	gdb/testsuite/gdb.base/sigall.c	/^handle_PIPE (int sig)$/;"	f
handle_PIPE	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_PIPE (int sig)$/;"	f
handle_POLL	gdb/testsuite/gdb.base/sigall.c	/^handle_POLL (int sig)$/;"	f
handle_POLL	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_POLL (int sig)$/;"	f
handle_PRIO	gdb/testsuite/gdb.base/sigall.c	/^handle_PRIO (int sig)$/;"	f
handle_PRIO	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_PRIO (int sig)$/;"	f
handle_PROF	gdb/testsuite/gdb.base/sigall.c	/^handle_PROF (int sig)$/;"	f
handle_PROF	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_PROF (int sig)$/;"	f
handle_PWR	gdb/testsuite/gdb.base/sigall.c	/^handle_PWR (int sig)$/;"	f
handle_PWR	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_PWR (int sig)$/;"	f
handle_QUIT	gdb/testsuite/gdb.base/sigall.c	/^handle_QUIT (int sig)$/;"	f
handle_QUIT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_QUIT (int sig)$/;"	f
handle_RETRACT	gdb/testsuite/gdb.base/sigall.c	/^handle_RETRACT (int sig)$/;"	f
handle_RETRACT	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_RETRACT (int sig)$/;"	f
handle_SAK	gdb/testsuite/gdb.base/sigall.c	/^handle_SAK (int sig)$/;"	f
handle_SAK	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_SAK (int sig)$/;"	f
handle_SEGV	gdb/testsuite/gdb.base/sigall.c	/^handle_SEGV (int sig)$/;"	f
handle_SEGV	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_SEGV (int sig)$/;"	f
handle_SOUND	gdb/testsuite/gdb.base/sigall.c	/^handle_SOUND (int sig)$/;"	f
handle_SOUND	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_SOUND (int sig)$/;"	f
handle_SYS	gdb/testsuite/gdb.base/sigall.c	/^handle_SYS (int sig)$/;"	f
handle_SYS	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_SYS (int sig)$/;"	f
handle_T2_insn	sim/arm/thumbemu.c	/^handle_T2_insn (ARMul_State * state,$/;"	f	file:
handle_TERM	gdb/testsuite/gdb.base/sigall.c	/^handle_TERM (int sig)$/;"	f
handle_TERM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_TERM (int sig)$/;"	f
handle_TSTP	gdb/testsuite/gdb.base/sigall.c	/^handle_TSTP (int sig)$/;"	f
handle_TSTP	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_TSTP (int sig)$/;"	f
handle_TTIN	gdb/testsuite/gdb.base/sigall.c	/^handle_TTIN (int sig)$/;"	f
handle_TTIN	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_TTIN (int sig)$/;"	f
handle_TTOU	gdb/testsuite/gdb.base/sigall.c	/^handle_TTOU (int sig)$/;"	f
handle_TTOU	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_TTOU (int sig)$/;"	f
handle_URG	gdb/testsuite/gdb.base/sigall.c	/^handle_URG (int sig)$/;"	f
handle_URG	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_URG (int sig)$/;"	f
handle_USR1	gdb/testsuite/gdb.base/annota1.c	/^handle_USR1 (int sig)$/;"	f
handle_USR1	gdb/testsuite/gdb.base/annota3.c	/^handle_USR1 (int sig)$/;"	f
handle_USR1	gdb/testsuite/gdb.base/sigall.c	/^handle_USR1 (int sig)$/;"	f
handle_USR1	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_USR1 (int sig)$/;"	f
handle_USR2	gdb/testsuite/gdb.base/sigall.c	/^handle_USR2 (int sig)$/;"	f
handle_USR2	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_USR2 (int sig)$/;"	f
handle_VFP_move	sim/arm/armemu.c	/^handle_VFP_move (ARMul_State * state, ARMword instr)$/;"	f	file:
handle_VFP_op	sim/arm/armsupp.c	/^handle_VFP_op (ARMul_State * state, ARMword instr)$/;"	f	file:
handle_VFP_xfer	sim/arm/armsupp.c	/^handle_VFP_xfer (ARMul_State * state, ARMword instr)$/;"	f	file:
handle_VTALRM	gdb/testsuite/gdb.base/sigall.c	/^handle_VTALRM (int sig)$/;"	f
handle_VTALRM	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_VTALRM (int sig)$/;"	f
handle_WAITING	gdb/testsuite/gdb.base/sigall.c	/^handle_WAITING (int sig)$/;"	f
handle_WAITING	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_WAITING (int sig)$/;"	f
handle_WINCH	gdb/testsuite/gdb.base/sigall.c	/^handle_WINCH (int sig)$/;"	f
handle_WINCH	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_WINCH (int sig)$/;"	f
handle_WIND	gdb/testsuite/gdb.base/sigall.c	/^handle_WIND (int sig)$/;"	f
handle_WIND	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_WIND (int sig)$/;"	f
handle_XCPU	gdb/testsuite/gdb.base/sigall.c	/^handle_XCPU (int sig)$/;"	f
handle_XCPU	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_XCPU (int sig)$/;"	f
handle_XFSZ	gdb/testsuite/gdb.base/sigall.c	/^handle_XFSZ (int sig)$/;"	f
handle_XFSZ	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^handle_XFSZ (int sig)$/;"	f
handle_accept_event	gdb/gdbserver/remote-utils.c	/^handle_accept_event (int err, gdb_client_data client_data)$/;"	f	file:
handle_advance_pc	gdb/dwarf2read.c	/^lnp_state_machine::handle_advance_pc (CORE_ADDR adjust)$/;"	f	class:lnp_state_machine
handle_boot_error	gdb/guile/guile.c	/^handle_boot_error (void *boot_scm_file, SCM key, SCM args)$/;"	f	file:
handle_brkchars	gdb/completer.c	/^  handle_brkchars,$/;"	e	enum:complete_line_internal_reason	file:
handle_btrace_conf_general_set	gdb/gdbserver/server.c	/^handle_btrace_conf_general_set (char *own_buf)$/;"	f	file:
handle_btrace_disable	gdb/gdbserver/server.c	/^handle_btrace_disable (struct thread_info *thread)$/;"	f	file:
handle_btrace_enable_bts	gdb/gdbserver/server.c	/^handle_btrace_enable_bts (struct thread_info *thread)$/;"	f	file:
handle_btrace_enable_pt	gdb/gdbserver/server.c	/^handle_btrace_enable_pt (struct thread_info *thread)$/;"	f	file:
handle_btrace_general_set	gdb/gdbserver/server.c	/^handle_btrace_general_set (char *own_buf)$/;"	f	file:
handle_buserror	gdb/stubs/m68k-stub.c	/^handle_buserror ()$/;"	f
handle_buserror	gdb/stubs/sh-stub.c	/^handle_buserror (void)$/;"	f
handle_close	gdb/gdbserver/hostio.c	/^handle_close (char *own_buf)$/;"	f	file:
handle_command	gdb/infrun.c	/^handle_command (const char *args, int from_tty)$/;"	f	file:
handle_command_errors	gdb/main.c	/^handle_command_errors (struct gdb_exception e)$/;"	f	file:
handle_completer	gdb/infrun.c	/^handle_completer (struct cmd_list_element *ignore,$/;"	f	file:
handle_completions	gdb/completer.c	/^  handle_completions,$/;"	e	enum:complete_line_internal_reason	file:
handle_const_add_pc	gdb/dwarf2read.c	/^lnp_state_machine::handle_const_add_pc ()$/;"	f	class:lnp_state_machine
handle_data_member_location	gdb/dwarf2read.c	/^handle_data_member_location (struct die_info *die, struct dwarf2_cu *cu,$/;"	f	file:
handle_detach	gdb/gdbserver/server.c	/^handle_detach (char *own_buf)$/;"	f	file:
handle_error_fd	gdb/ser-base.c	/^handle_error_fd (int error, gdb_client_data client_data)$/;"	f	file:
handle_event	gdb/solist.h	/^    void (*handle_event) (void);$/;"	m	struct:target_so_ops
handle_exception	gdb/gdbserver/win32-low.c	/^handle_exception (struct target_waitstatus *ourstatus)$/;"	f	file:
handle_exception	gdb/stubs/i386-stub.c	/^handle_exception (int exceptionVector)$/;"	f
handle_exception	gdb/stubs/m32r-stub.c	/^handle_exception (int exceptionVector)$/;"	f
handle_exception	gdb/stubs/m68k-stub.c	/^handle_exception (int exceptionVector)$/;"	f
handle_exception	gdb/stubs/sh-stub.c	/^void handle_exception(int exceptionVector)$/;"	f
handle_exception	gdb/stubs/sparc-stub.c	/^handle_exception (unsigned long *registers)$/;"	f	file:
handle_exception	gdb/windows-nat.c	/^handle_exception (struct target_waitstatus *ourstatus)$/;"	f	file:
handle_exception_result	gdb/windows-nat.c	/^} handle_exception_result;$/;"	t	typeref:enum:__anon1739	file:
handle_extended_wait	gdb/gdbserver/linux-low.c	/^handle_extended_wait (struct lwp_info **orig_event_lwp, int wstat)$/;"	f	file:
handle_file_event	gdb/event-loop.c	/^handle_file_event (file_handler *file_ptr, int ready_mask)$/;"	f	file:
handle_file_event	gdb/gdbserver/event-loop.c	/^handle_file_event (gdb_fildes_t event_file_desc)$/;"	f	file:
handle_fstat	gdb/gdbserver/hostio.c	/^handle_fstat (char *own_buf, int *new_packet_len)$/;"	f	file:
handle_general_set	gdb/gdbserver/server.c	/^handle_general_set (char *own_buf)$/;"	f	file:
handle_gnu_v3_exceptions	gdb/break-catch-throw.c	/^handle_gnu_v3_exceptions (int tempflag, std::string &&except_rx,$/;"	f	file:
handle_halt	sim/aarch64/simulator.c	/^handle_halt (sim_cpu *cpu, uint32_t val)$/;"	f	file:
handle_help	gdb/completer.c	/^  handle_help,$/;"	e	enum:complete_line_internal_reason	file:
handle_id	gdb/ctf.c	/^static int handle_id = -1;$/;"	v	file:
handle_inc_and_index_mode_for_aritm_op	gdb/cris-tdep.c	/^handle_inc_and_index_mode_for_aritm_op (unsigned short inst, $/;"	f	file:
handle_inferior_event	gdb/infrun.c	/^handle_inferior_event (struct execution_control_state *ecs)$/;"	f	file:
handle_inferior_event_1	gdb/infrun.c	/^handle_inferior_event_1 (struct execution_control_state *ecs)$/;"	f	file:
handle_input	sim/cris/rvdummy.c	/^handle_input (int fd, char *buf, char *fname, int lineno)$/;"	f	file:
handle_input_file	sim/cris/rvdummy.c	/^handle_input_file (int fd, char *fname)$/;"	f	file:
handle_interrupt	sim/frv/interrupts.c	/^handle_interrupt (SIM_CPU *current_cpu, IADDR pc)$/;"	f	file:
handle_interrupt	sim/ppc/hw_opic.c	/^handle_interrupt(device *me,$/;"	f	file:
handle_jit_event	gdb/breakpoint.c	/^handle_jit_event (void)$/;"	f	file:
handle_line_of_input	gdb/event-top.c	/^handle_line_of_input (struct buffer *cmd_line_buffer,$/;"	f
handle_load_dll	gdb/gdbserver/win32-low.c	/^handle_load_dll (void)$/;"	f	file:
handle_load_dll	gdb/windows-nat.c	/^handle_load_dll ()$/;"	f	file:
handle_lto_debug_sections	libiberty/simple-object.c	/^handle_lto_debug_sections (const char *name, int rename)$/;"	f	file:
handle_lto_debug_sections_norename	libiberty/simple-object.c	/^handle_lto_debug_sections_norename (const char *name)$/;"	f	file:
handle_lto_debug_sections_rename	libiberty/simple-object.c	/^handle_lto_debug_sections_rename (const char *name)$/;"	f	file:
handle_monitor_command	gdb/gdbserver/server.c	/^handle_monitor_command (char *mon, char *own_buf)$/;"	f	file:
handle_monitor_command	gdb/gdbserver/target.h	/^  int (*handle_monitor_command) (char *);$/;"	m	struct:target_ops
handle_new_gdb_connection	gdb/gdbserver/target.h	/^  void (*handle_new_gdb_connection) (void);$/;"	m	struct:target_ops
handle_no_resumed	gdb/infrun.c	/^handle_no_resumed (struct execution_control_state *ecs)$/;"	f	file:
handle_notif_ack	gdb/gdbserver/notif.c	/^handle_notif_ack (char *own_buf, int packet_len)$/;"	f
handle_notification	gdb/remote-notif.c	/^handle_notification (struct remote_notif_state *state, char *buf)$/;"	f
handle_one_fndecl	gdb/contrib/excheck.py	/^    def handle_one_fndecl(self, this_fun, fndecl, loc):$/;"	m	class:GdbExceptionChecker
handle_open	gdb/gdbserver/hostio.c	/^handle_open (char *own_buf)$/;"	f	file:
handle_output_debug_string	gdb/gdbserver/win32-low.c	/^handle_output_debug_string (void)$/;"	f	file:
handle_output_debug_string	gdb/windows-nat.c	/^handle_output_debug_string (struct target_waitstatus *ourstatus)$/;"	f	file:
handle_packet	gdb/stubs/ia64vms-stub.c	/^handle_packet (unsigned char *pkt, unsigned int len)$/;"	f	file:
handle_parser_directive	readline/bind.c	/^handle_parser_directive (statement)$/;"	f	file:
handle_pending_status	gdb/gdbserver/server.c	/^handle_pending_status (const struct thread_resume *resumption,$/;"	f	file:
handle_pread	gdb/gdbserver/hostio.c	/^handle_pread (char *own_buf, int *new_packet_len)$/;"	f	file:
handle_prefix_assign_mode_for_aritm_op	gdb/cris-tdep.c	/^handle_prefix_assign_mode_for_aritm_op (unsigned short inst, $/;"	f	file:
handle_prefix_index_mode_for_aritm_op	gdb/cris-tdep.c	/^handle_prefix_index_mode_for_aritm_op (unsigned short inst, $/;"	f	file:
handle_psymbol_enumerators	gdb/mdebugread.c	/^handle_psymbol_enumerators (struct objfile *objfile, FDR *fh, int stype,$/;"	f	file:
handle_pt_insn_event_flags	gdb/btrace.c	/^handle_pt_insn_event_flags (struct btrace_thread_info *btinfo,$/;"	f	file:
handle_pt_insn_events	gdb/btrace.c	/^handle_pt_insn_events (struct btrace_thread_info *btinfo,$/;"	f	file:
handle_pwrite	gdb/gdbserver/hostio.c	/^handle_pwrite (char *own_buf, int packet_len)$/;"	f	file:
handle_q_packet	gdb/stubs/ia64vms-stub.c	/^handle_q_packet (const unsigned char *pkt, unsigned int pktlen)$/;"	f	file:
handle_query	gdb/gdbserver/server.c	/^handle_query (char *own_buf, int packet_len, int *new_packet_len_p)$/;"	f	file:
handle_qxfer	gdb/gdbserver/server.c	/^handle_qxfer (char *own_buf, int packet_len, int *new_packet_len_p)$/;"	f	file:
handle_qxfer_auxv	gdb/gdbserver/server.c	/^handle_qxfer_auxv (const char *annex,$/;"	f	file:
handle_qxfer_btrace	gdb/gdbserver/server.c	/^handle_qxfer_btrace (const char *annex,$/;"	f	file:
handle_qxfer_btrace_conf	gdb/gdbserver/server.c	/^handle_qxfer_btrace_conf (const char *annex,$/;"	f	file:
handle_qxfer_exec_file	gdb/gdbserver/server.c	/^handle_qxfer_exec_file (const char *annex,$/;"	f	file:
handle_qxfer_fdpic	gdb/gdbserver/server.c	/^handle_qxfer_fdpic (const char *annex, gdb_byte *readbuf,$/;"	f	file:
handle_qxfer_features	gdb/gdbserver/server.c	/^handle_qxfer_features (const char *annex,$/;"	f	file:
handle_qxfer_libraries	gdb/gdbserver/server.c	/^handle_qxfer_libraries (const char *annex,$/;"	f	file:
handle_qxfer_libraries_svr4	gdb/gdbserver/server.c	/^handle_qxfer_libraries_svr4 (const char *annex,$/;"	f	file:
handle_qxfer_osdata	gdb/gdbserver/server.c	/^handle_qxfer_osdata (const char *annex,$/;"	f	file:
handle_qxfer_siginfo	gdb/gdbserver/server.c	/^handle_qxfer_siginfo (const char *annex,$/;"	f	file:
handle_qxfer_spu	gdb/gdbserver/server.c	/^handle_qxfer_spu (const char *annex,$/;"	f	file:
handle_qxfer_statictrace	gdb/gdbserver/server.c	/^handle_qxfer_statictrace (const char *annex,$/;"	f	file:
handle_qxfer_threads	gdb/gdbserver/server.c	/^handle_qxfer_threads (const char *annex,$/;"	f	file:
handle_qxfer_threads_proper	gdb/gdbserver/server.c	/^handle_qxfer_threads_proper (struct buffer *buffer)$/;"	f	file:
handle_qxfer_threads_worker	gdb/gdbserver/server.c	/^handle_qxfer_threads_worker (thread_info *thread, struct buffer *buffer)$/;"	f	file:
handle_qxfer_traceframe_info	gdb/gdbserver/server.c	/^handle_qxfer_traceframe_info (const char *annex,$/;"	f	file:
handle_readlink	gdb/gdbserver/hostio.c	/^handle_readlink (char *own_buf, int *new_packet_len)$/;"	f	file:
handle_redirections	gdb/cli/cli-logging.c	/^handle_redirections (int from_tty)$/;"	f	file:
handle_req_WAR	sim/frv/cache.c	/^handle_req_WAR (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_req_invalidate	sim/frv/cache.c	/^handle_req_invalidate (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_req_load	sim/frv/cache.c	/^handle_req_load (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_req_preload	sim/frv/cache.c	/^handle_req_preload (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_req_store	sim/frv/cache.c	/^handle_req_store (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_req_unlock	sim/frv/cache.c	/^handle_req_unlock (FRV_CACHE *cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
handle_resource_wait	sim/frv/profile.c	/^handle_resource_wait (SIM_CPU *cpu)$/;"	f
handle_search_memory	gdb/gdbserver/server.c	/^handle_search_memory (char *own_buf, int packet_len)$/;"	f	file:
handle_search_memory_1	gdb/gdbserver/server.c	/^handle_search_memory_1 (CORE_ADDR start_addr, CORE_ADDR search_space_len,$/;"	f	file:
handle_segmentation_fault	gdb/gdbarch.c	/^  gdbarch_handle_segmentation_fault_ftype *handle_segmentation_fault;$/;"	m	struct:gdbarch	file:
handle_segmentation_fault	gdb/infrun.c	/^handle_segmentation_fault (struct ui_out *uiout)$/;"	f	file:
handle_serial_event	gdb/gdbserver/server.c	/^handle_serial_event (int err, gdb_client_data client_data)$/;"	f
handle_set_file	gdb/dwarf2read.c	/^lnp_state_machine::handle_set_file (file_name_index file)$/;"	f	class:lnp_state_machine
handle_setfs	gdb/gdbserver/hostio.c	/^handle_setfs (char *own_buf)$/;"	f	file:
handle_sigfpe	gdb/event-top.c	/^handle_sigfpe (int sig)$/;"	f	file:
handle_sighup	gdb/event-top.c	/^handle_sighup (int sig)$/;"	f	file:
handle_sigint	gdb/event-top.c	/^handle_sigint (int sig)$/;"	f
handle_signal	gdb/testsuite/gdb.base/call-signals.c	/^handle_signal (int sig)$/;"	f
handle_signal_stop	gdb/infrun.c	/^handle_signal_stop (struct execution_control_state *ecs)$/;"	f	file:
handle_sigquit	gdb/event-top.c	/^handle_sigquit (int sig)$/;"	f	file:
handle_sigterm	gdb/event-top.c	/^handle_sigterm (int sig)$/;"	f
handle_sigtstp	gdb/event-top.c	/^handle_sigtstp (int sig)$/;"	f
handle_solib_event	gdb/solib.c	/^handle_solib_event (void)$/;"	f
handle_special_opcode	gdb/dwarf2read.c	/^lnp_state_machine::handle_special_opcode (unsigned char op_code)$/;"	f	class:lnp_state_machine
handle_stap_probe	gdb/stap-probe.c	/^handle_stap_probe (struct objfile *objfile, struct sdt_note *el,$/;"	f	file:
handle_status	gdb/gdbserver/server.c	/^handle_status (char *own_buf)$/;"	f	file:
handle_step	sim/m32c/gdb-if.c	/^handle_step (int rc)$/;"	f	file:
handle_step	sim/rl78/gdb-if.c	/^handle_step (int rc)$/;"	f
handle_step	sim/rx/gdb-if.c	/^handle_step (int rc)$/;"	f
handle_step_into_function	gdb/infrun.c	/^handle_step_into_function (struct gdbarch *gdbarch,$/;"	f	file:
handle_step_into_function_backward	gdb/infrun.c	/^handle_step_into_function_backward (struct gdbarch *gdbarch,$/;"	f	file:
handle_stop_requested	gdb/infrun.c	/^handle_stop_requested (struct execution_control_state *ecs)$/;"	f	file:
handle_struct_member_die	gdb/dwarf2read.c	/^handle_struct_member_die (struct die_info *child_die, struct type *type,$/;"	f	file:
handle_syscall_event	gdb/infrun.c	/^handle_syscall_event (struct execution_control_state *ecs)$/;"	f	file:
handle_target_event	gdb/gdbserver/server.c	/^handle_target_event (int err, gdb_client_data client_data)$/;"	f
handle_target_event	gdb/linux-nat.c	/^handle_target_event (int error, gdb_client_data client_data)$/;"	f	file:
handle_tracepoint_bkpts	gdb/gdbserver/tracepoint.c	/^handle_tracepoint_bkpts (struct thread_info *tinfo, CORE_ADDR stop_pc)$/;"	f
handle_tracepoint_general_set	gdb/gdbserver/tracepoint.c	/^handle_tracepoint_general_set (char *packet)$/;"	f
handle_tracepoint_query	gdb/gdbserver/tracepoint.c	/^handle_tracepoint_query (char *packet)$/;"	f
handle_tracepoints	gdb/gdbserver/linux-low.c	/^handle_tracepoints (struct lwp_info *lwp)$/;"	f	file:
handle_trap1	sim/mcore/interp.c	/^handle_trap1 (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
handle_unlink	gdb/gdbserver/hostio.c	/^handle_unlink (char *own_buf)$/;"	f	file:
handle_unload_dll	gdb/gdbserver/win32-low.c	/^handle_unload_dll (void)$/;"	f	file:
handle_unload_dll	gdb/windows-nat.c	/^handle_unload_dll ()$/;"	f	file:
handle_v6_insn	sim/arm/armemu.c	/^handle_v6_insn (ARMul_State * state, ARMword instr)$/;"	f	file:
handle_v6_thumb_insn	sim/arm/thumbemu.c	/^handle_v6_thumb_insn (ARMul_State * state,$/;"	f	file:
handle_vFile	gdb/gdbserver/hostio.c	/^handle_vFile (char *own_buf, int packet_len, int *new_packet_len)$/;"	f
handle_v_attach	gdb/gdbserver/server.c	/^handle_v_attach (char *own_buf)$/;"	f	file:
handle_v_cont	gdb/gdbserver/server.c	/^handle_v_cont (char *own_buf)$/;"	f	file:
handle_v_kill	gdb/gdbserver/server.c	/^handle_v_kill (char *own_buf)$/;"	f	file:
handle_v_packet	gdb/stubs/ia64vms-stub.c	/^handle_v_packet (const unsigned char *pkt, unsigned int pktlen)$/;"	f	file:
handle_v_requests	gdb/gdbserver/server.c	/^handle_v_requests (char *own_buf, int packet_len, int *new_packet_len)$/;"	f
handle_v_run	gdb/gdbserver/server.c	/^handle_v_run (char *own_buf)$/;"	f	file:
handle_vfork_child_exec_or_exit	gdb/infrun.c	/^handle_vfork_child_exec_or_exit (int exec)$/;"	f	file:
handle_watchpoint	sim/common/sim-watch.c	/^handle_watchpoint (SIM_DESC sd, void *data)$/;"	f	file:
handle_watchpoint	sim/common/sim-watch.c	/^static sim_event_handler handle_watchpoint;$/;"	v	file:
handler	gdb/extension-priv.h	/^  sighandler_t handler;$/;"	m	struct:signal_handler
handler	gdb/gdbserver/mem-break.c	/^  int (*handler) (CORE_ADDR);$/;"	m	struct:other_breakpoint	file:
handler	gdb/gnu-nat.c	/^    mach_port_t handler;	\/* The real exception port to handle this.  *\/$/;"	m	struct:exc_state	file:
handler	gdb/stubs/sh-stub.c	/^    void (*(handler[256 - 4])) ();$/;"	m	struct:__anon1716	file:
handler	gdb/testsuite/gdb.arch/sparc-sysstep.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.base/branch-to-self.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.base/kill-after-signal.c	/^handler (int signo)$/;"	f
handler	gdb/testsuite/gdb.base/relativedebug.c	/^static void handler (int signo)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo-addr.c	/^handler (int sig, siginfo_t *info, void *context)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo-infcall.c	/^handler (int sig, siginfo_t *siginfo, void *context)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo-obj.c	/^handler (int sig, siginfo_t *info, void *context)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo-thread.c	/^handler (int sig, siginfo_t *info, void *context)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.base/siginfo.c	/^handler (int sig, siginfo_t *info, void *context)$/;"	f	file:
handler	gdb/testsuite/gdb.base/signals.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.base/sigrepeat.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.base/sigstep.c	/^handler (int sig)$/;"	f	file:
handler	gdb/testsuite/gdb.dwarf2/pr10770.c	/^static void handler (void *p __attribute__((unused)))$/;"	f	file:
handler	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^handler (int sig)$/;"	f
handler	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^handler (int signo)$/;"	f
handler	gdb/testsuite/gdb.threads/siginfo-threads.c	/^handler (int signo, siginfo_t *siginfo, void *exception)$/;"	f	file:
handler	gdb/testsuite/gdb.threads/signal-command-handle-nopass.c	/^handler (int sig)$/;"	f
handler	gdb/testsuite/gdb.threads/signal-delivered-right-thread.c	/^handler (int sig)$/;"	f
handler	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^handler (int signo)$/;"	f
handler	gdb/testsuite/gdb.threads/sigstep-threads.c	/^handler (int signo)	\/* step-0 *\/$/;"	f	file:
handler	gdb/testsuite/gdb.threads/sigthread.c	/^handler (int sig)$/;"	f
handler	gdb/testsuite/gdb.trace/signal.c	/^handler (int sig)$/;"	f	file:
handler	gdb/value.c	/^  internal_function_fn handler;$/;"	m	struct:internal_function	file:
handler	gdb/xml-support.h	/^  gdb_xml_attribute_handler *handler;$/;"	m	struct:gdb_xml_attribute
handler	sim/bfin/dv-bfin_ctimer.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_ctimer	typeref:struct:bfin_ctimer::hw_event	file:
handler	sim/bfin/dv-bfin_dma.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_dma	typeref:struct:bfin_dma::hw_event	file:
handler	sim/bfin/dv-bfin_eppi.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_eppi	typeref:struct:bfin_eppi::hw_event	file:
handler	sim/bfin/dv-bfin_gptimer.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_gptimer	typeref:struct:bfin_gptimer::hw_event	file:
handler	sim/bfin/dv-bfin_nfc.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_nfc	typeref:struct:bfin_nfc::hw_event	file:
handler	sim/bfin/dv-bfin_ppi.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_ppi	typeref:struct:bfin_ppi::hw_event	file:
handler	sim/bfin/dv-bfin_spi.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_spi	typeref:struct:bfin_spi::hw_event	file:
handler	sim/bfin/dv-bfin_twi.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_twi	typeref:struct:bfin_twi::hw_event	file:
handler	sim/bfin/dv-bfin_uart.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_uart	typeref:struct:bfin_uart::hw_event	file:
handler	sim/bfin/dv-bfin_uart2.c	/^  struct hw_event *handler;$/;"	m	struct:bfin_uart	typeref:struct:bfin_uart::hw_event	file:
handler	sim/common/dv-pal.c	/^  struct hw_event *handler;$/;"	m	struct:_hw_pal_counter	typeref:struct:_hw_pal_counter::hw_event	file:
handler	sim/common/sim-events.c	/^  sim_event_handler *handler;$/;"	m	struct:_sim_event	file:
handler	sim/common/sim-options.h	/^  OPTION_HANDLER *handler;$/;"	m	struct:__anon630
handler	sim/ppc/emul_chirp.c	/^  chirp_handler *handler;$/;"	m	struct:_chirp_services	file:
handler	sim/ppc/emul_generic.h	/^  emul_syscall_handler *handler;$/;"	m	struct:_emul_syscall_descriptor
handler	sim/ppc/events.c	/^  event_handler *handler;$/;"	m	struct:_event_entry	file:
handler	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^handler:$/;"	l
handler	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^handler:$/;"	l
handler_data	gdb/xml-support.h	/^  const void *handler_data;$/;"	m	struct:gdb_xml_attribute
handler_func	gdb/event-loop.h	/^typedef void (handler_func) (int, gdb_client_data);$/;"	t
handler_func	gdb/gdbserver/event-loop.h	/^typedef int (handler_func) (int, gdb_client_data);$/;"	t
handler_offset	sim/frv/frv-sim.h	/^  unsigned char handler_offset;$/;"	m	struct:frv_interrupt
handler_saved	gdb/extension-priv.h	/^  int handler_saved;$/;"	m	struct:signal_handler
handler_sigusr1	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^handler_sigusr1 (int sig)$/;"	f
handler_sigusr2	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^handler_sigusr2 (int sig)$/;"	f
handler_usr1	gdb/testsuite/gdb.threads/watchpoint-fork-child.c	/^handler_usr1 (int signo)$/;"	f	file:
handlers	include/opcode/cgen.h	/^  struct cgen_opcode_handler handlers;$/;"	m	struct:__anon1398	typeref:struct:__anon1398::cgen_opcode_handler
handles	gdb/testsuite/gdb.perf/solib.c	/^static void **handles;$/;"	v	file:
handles_of_hw	sim/common/hw-device.h	/^  struct hw_handle_data *handles_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_handle_data
hangout_loop	gdb/testsuite/gdb.multi/hangout.c	/^hangout_loop (void)$/;"	f	file:
hard_locale	gdb/gnulib/import/hard-locale.c	/^hard_locale (int category)$/;"	f
hard_trap_info	gdb/stubs/sparc-stub.c	/^static struct hard_trap_info$/;"	s	file:
hard_trap_info	gdb/stubs/sparc-stub.c	/^} hard_trap_info[] = {$/;"	v	typeref:struct:hard_trap_info	file:
harder	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^   static int harder (T a) { return 1; }$/;"	f	class:GDB
hardware	sim/cris/cpuv10.h	/^  } hardware;$/;"	m	struct:__anon740	typeref:struct:__anon740::__anon741
hardware	sim/cris/cpuv32.h	/^  } hardware;$/;"	m	struct:__anon696	typeref:struct:__anon696::__anon697
hardware	sim/frv/cpu.h	/^  } hardware;$/;"	m	struct:__anon107	typeref:struct:__anon107::__anon108
hardware	sim/iq2000/cpu.h	/^  } hardware;$/;"	m	struct:__anon595	typeref:struct:__anon595::__anon596
hardware	sim/lm32/cpu.h	/^  } hardware;$/;"	m	struct:__anon541	typeref:struct:__anon541::__anon542
hardware	sim/m32r/cpu.h	/^  } hardware;$/;"	m	struct:__anon354	typeref:struct:__anon354::__anon355
hardware	sim/m32r/cpu2.h	/^  } hardware;$/;"	m	struct:__anon252	typeref:struct:__anon252::__anon253
hardware	sim/m32r/cpux.h	/^  } hardware;$/;"	m	struct:__anon382	typeref:struct:__anon382::__anon383
hardware	sim/or1k/cpu.h	/^  } hardware;$/;"	m	struct:__anon86	typeref:struct:__anon86::__anon87
hardware	sim/sh64/cpu.h	/^  } hardware;$/;"	m	struct:__anon855	typeref:struct:__anon855::__anon856
hardware_breakpoint_inserted_here	gdb/gdbserver/mem-break.c	/^hardware_breakpoint_inserted_here (CORE_ADDR addr)$/;"	f
hardware_breakpoint_inserted_here_p	gdb/breakpoint.c	/^hardware_breakpoint_inserted_here_p (const address_space *aspace,$/;"	f
hardware_watchpoint_inserted_in_range	gdb/breakpoint.c	/^hardware_watchpoint_inserted_in_range (const address_space *aspace,$/;"	f
hardwire_close	gdb/ser-unix.c	/^hardwire_close (struct serial *scb)$/;"	f	file:
hardwire_copy_tty_state	gdb/ser-unix.c	/^hardwire_copy_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f	file:
hardwire_drain_output	gdb/ser-unix.c	/^hardwire_drain_output (struct serial *scb)$/;"	f	file:
hardwire_flush_input	gdb/ser-unix.c	/^hardwire_flush_input (struct serial *scb)$/;"	f	file:
hardwire_flush_output	gdb/ser-unix.c	/^hardwire_flush_output (struct serial *scb)$/;"	f	file:
hardwire_get_tty_state	gdb/ser-unix.c	/^hardwire_get_tty_state (struct serial *scb)$/;"	f	file:
hardwire_open	gdb/ser-unix.c	/^hardwire_open (struct serial *scb, const char *name)$/;"	f	file:
hardwire_ops	gdb/ser-mingw.c	/^static const struct serial_ops hardwire_ops =$/;"	v	typeref:struct:serial_ops	file:
hardwire_ops	gdb/ser-unix.c	/^static const struct serial_ops hardwire_ops =$/;"	v	typeref:struct:serial_ops	file:
hardwire_print_tty_state	gdb/ser-unix.c	/^hardwire_print_tty_state (struct serial *scb,$/;"	f	file:
hardwire_raw	gdb/ser-unix.c	/^hardwire_raw (struct serial *scb)$/;"	f	file:
hardwire_send_break	gdb/ser-unix.c	/^hardwire_send_break (struct serial *scb)$/;"	f	file:
hardwire_set_tty_state	gdb/ser-unix.c	/^hardwire_set_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f	file:
hardwire_setbaudrate	gdb/ser-unix.c	/^hardwire_setbaudrate (struct serial *scb, int rate)$/;"	f	file:
hardwire_setparity	gdb/ser-unix.c	/^hardwire_setparity (struct serial *scb, int parity)$/;"	f	file:
hardwire_setstopbits	gdb/ser-unix.c	/^hardwire_setstopbits (struct serial *scb, int num)$/;"	f	file:
hardwire_ttystate	gdb/ser-unix.c	/^struct hardwire_ttystate$/;"	s	file:
has_12bit_branch	bfd/elf32-hppa.c	/^  unsigned int has_12bit_branch:1;$/;"	m	struct:elf32_hppa_link_hash_table	file:
has_14bit_branch	bfd/elf64-ppc.c	/^  unsigned int has_14bit_branch:1;$/;"	m	struct:_ppc64_elf_section_data	file:
has_17bit_branch	bfd/elf32-hppa.c	/^  unsigned int has_17bit_branch:1;$/;"	m	struct:elf32_hppa_link_hash_table	file:
has_22bit_branch	bfd/elf32-hppa.c	/^  unsigned int has_22bit_branch:1;$/;"	m	struct:elf32_hppa_link_hash_table	file:
has_addr16_ha	bfd/elf32-ppc.c	/^  unsigned char has_addr16_ha : 1;$/;"	m	struct:ppc_elf_link_hash_entry	file:
has_addr16_lo	bfd/elf32-ppc.c	/^  unsigned char has_addr16_lo : 1;$/;"	m	struct:ppc_elf_link_hash_entry	file:
has_all_memory	gdb/inf-child.c	/^inf_child_target::has_all_memory ()$/;"	f	class:inf_child_target
has_all_memory	gdb/remote-sim.c	/^gdbsim_target::has_all_memory ()$/;"	f	class:gdbsim_target
has_all_memory	gdb/target.h	/^    virtual bool has_all_memory () { return false; }$/;"	f	struct:target_ops
has_all_memory	gdb/tracefile.c	/^tracefile_target::has_all_memory ()$/;"	f	class:tracefile_target
has_arg	include/getopt.h	/^  int has_arg;$/;"	m	struct:option
has_armap	bfd/bfd-in2.h	/^  unsigned int has_armap : 1;$/;"	m	struct:bfd
has_aux_pd_table	include/hp-symtab.h	/^  unsigned int has_aux_pd_table: 1;   \/* $GNTT$ has aux PD table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
has_break	gdb/tui/tui-data.h	/^  int has_break;$/;"	m	struct:tui_source_element
has_byte_size	gdb/dwarf2read.c	/^    unsigned int has_byte_size : 1;$/;"	m	struct:allocate_on_obstack	file:
has_children	bfd/dwarf2.c	/^  int has_children;		\/* Boolean.  *\/$/;"	m	struct:abbrev_info	file:
has_children	gdb/dwarf2read.c	/^    const unsigned int has_children : 1;$/;"	m	struct:allocate_on_obstack	file:
has_children	gdb/dwarf2read.c	/^    unsigned short has_children;		\/* boolean *\/$/;"	m	struct:abbrev_info	file:
has_const_value	gdb/dwarf2read.c	/^    unsigned int has_const_value : 1;$/;"	m	struct:allocate_on_obstack	file:
has_context_table	include/hp-symtab.h	/^  unsigned int has_context_table: 1;   \/* space contains a $CTXT$ subspace for context\/inline table.  *\/$/;"	m	struct:DOC_info_header_struct
has_context_table	include/hp-symtab.h	/^  unsigned int has_context_table: 1;  \/* space has $SRC_CTXT$ *\/    $/;"	m	struct:DOC_info_PXDB_header_struct
has_delay_slot	opcodes/arc-dis.h	/^  int has_delay_slot;$/;"	m	struct:arc_instruction
has_dos_based_file_system	gdb/gdbarch.c	/^  int has_dos_based_file_system;$/;"	m	struct:gdbarch	file:
has_errorcode	include/coff/pe.h	/^  unsigned int has_errorcode : 1;$/;"	m	struct:pex64_unwind_code
has_execution	gdb/inf-child.c	/^inf_child_target::has_execution (ptid_t ptid)$/;"	f	class:inf_child_target
has_execution	gdb/record-full.c	/^record_full_core_target::has_execution (ptid_t the_ptid)$/;"	f	class:record_full_core_target
has_execution	gdb/target.h	/^    virtual bool has_execution (ptid_t) { return false; }$/;"	f	struct:target_ops
has_exit_code	gdb/inferior.h	/^  bool has_exit_code = false;$/;"	m	class:inferior
has_expr_table	include/hp-symtab.h	/^  unsigned int has_expr_table: 1;     \/* space has $EXPR$ *\/       $/;"	m	struct:DOC_info_PXDB_header_struct
has_extension	gdb/extension.c	/^has_extension (const char *file, const char *extension)$/;"	f	file:
has_extractor	opcodes/aarch64-gen.c	/^  unsigned has_extractor : 1;$/;"	m	struct:operand	file:
has_field	gdb/python/lib/gdb/types.py	/^def has_field(type_, field):$/;"	f
has_fixups	bfd/vms-alpha.c	/^  bfd_boolean has_fixups;$/;"	m	struct:alpha_vms_shlib_el	file:
has_frame_ptr	gdb/mep-tdep.c	/^  int has_frame_ptr;$/;"	m	struct:mep_prologue	file:
has_frame_ptr	gdb/mn10300-tdep.c	/^  int has_frame_ptr;$/;"	m	struct:mn10300_prologue	file:
has_frame_ptr	gdb/msp430-tdep.c	/^  int has_frame_ptr;$/;"	m	struct:msp430_prologue	file:
has_frame_ptr	gdb/rl78-tdep.c	/^  int has_frame_ptr;$/;"	m	struct:rl78_prologue	file:
has_frame_ptr	gdb/rx-tdep.c	/^  int has_frame_ptr;$/;"	m	struct:rx_prologue	file:
has_global_breakpoints	gdb/gdbarch.c	/^  int has_global_breakpoints;$/;"	m	struct:gdbarch	file:
has_global_solist	gdb/gdbarch.c	/^  int has_global_solist;$/;"	m	struct:gdbarch	file:
has_gnu_symbols	bfd/elf-bfd.h	/^  ENUM_BITFIELD (elf_gnu_symbols) has_gnu_symbols : 3;$/;"	m	struct:elf_obj_tdata
has_got_reloc	bfd/elfxx-sparc.c	/^  unsigned int has_got_reloc : 1;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	file:
has_gp	gdb/tic6x-tdep.h	/^  int has_gp; \/* Has general purpose registers A16 - A31 and B16 - B31.  *\/$/;"	m	struct:gdbarch_tdep
has_index	include/opcode/aarch64.h	/^	  unsigned has_index : 1;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1297
has_indirect_call	gdb/contrib/exsummary.py	/^def has_indirect_call(fn_name, location):$/;"	f
has_inserter	opcodes/aarch64-gen.c	/^  unsigned has_inserter : 1;$/;"	m	struct:operand	file:
has_intermediate_code	include/som/internal.h	/^  unsigned int has_intermediate_code : 1;$/;"	m	struct:som_space_dictionary_record
has_last_loc	bfd/elf32-xtensa.c	/^  bfd_boolean has_last_loc;$/;"	m	struct:value_map_hash_table_struct	file:
has_libpthread	gdb/linux-thread-db.c	/^has_libpthread (void)$/;"	f	file:
has_line_numbers	gdb/dbxread.c	/^static int has_line_numbers;$/;"	v	file:
has_lines_table	include/hp-symtab.h	/^  unsigned int has_lines_table: 1;     \/* space contains a $LINES$ subspace for line tables. *\/$/;"	m	struct:DOC_info_header_struct
has_lines_table	include/hp-symtab.h	/^  unsigned int has_lines_table: 1;    \/* space contains a $LINES\$$/;"	m	struct:DOC_info_PXDB_header_struct
has_lkaddr	opcodes/tic54x-dis.c	/^has_lkaddr (unsigned short memdata, const insn_template *tm)$/;"	f	file:
has_lm_dynamic_from_link_map	gdb/solib-svr4.c	/^has_lm_dynamic_from_link_map (void)$/;"	f	file:
has_locator	gdb/tui/tui-data.h	/^  int has_locator;		\/* Does locator belongs to this window?  *\/$/;"	m	struct:tui_source_info
has_loclist	gdb/dwarf2read.c	/^  unsigned int has_loclist : 1;$/;"	m	struct:dwarf2_cu	file:
has_lt_offset_map	include/hp-symtab.h	/^  unsigned int has_lt_offset_map: 1;   \/* space contains an lt_offset subspace for line table mapping.  *\/$/;"	m	struct:DOC_info_header_struct
has_lt_offset_map	include/hp-symtab.h	/^  unsigned int has_lt_offset_map: 1;  \/* space contains an lt_offset$/;"	m	struct:DOC_info_PXDB_header_struct
has_mapping_symbols	opcodes/arm-dis.c	/^  int has_mapping_symbols;$/;"	m	struct:arm_private_data	file:
has_memory	gdb/corelow.c	/^core_target::has_memory ()$/;"	f	class:core_target
has_memory	gdb/exec.c	/^exec_target::has_memory ()$/;"	f	class:exec_target
has_memory	gdb/inf-child.c	/^inf_child_target::has_memory ()$/;"	f	class:inf_child_target
has_memory	gdb/remote-sim.c	/^gdbsim_target::has_memory ()$/;"	f	class:gdbsim_target
has_memory	gdb/target.h	/^    virtual bool has_memory () { return false; }$/;"	f	struct:target_ops
has_memory	gdb/tracefile.c	/^tracefile_target::has_memory ()$/;"	f	class:tracefile_target
has_negatives	gdb/ada-lang.c	/^has_negatives (struct type *type)$/;"	f	file:
has_no_copy_on_protected	bfd/elf-bfd.h	/^  unsigned int has_no_copy_on_protected : 1;$/;"	m	struct:elf_obj_tdata
has_non_got_reloc	bfd/elfxx-sparc.c	/^  unsigned int has_non_got_reloc : 1;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	file:
has_nonpic_branches	bfd/elfxx-mips.c	/^  unsigned int has_nonpic_branches : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
has_old_style_got_reloc	bfd/elfxx-sparc.c	/^  unsigned int has_old_style_got_reloc : 1;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	file:
has_opaque_xref	gdb/mdebugread.c	/^has_opaque_xref (FDR *fh, SYMR *sh)$/;"	f	file:
has_pc_info	gdb/dwarf2read.c	/^    unsigned int has_pc_info : 1;$/;"	m	struct:allocate_on_obstack	file:
has_plt0	bfd/elfxx-x86.h	/^  unsigned int has_plt0;$/;"	m	struct:elf_x86_plt_layout
has_plt_localentry0	bfd/elf64-ppc.c	/^  unsigned int has_plt_localentry0:1;$/;"	m	struct:ppc_link_hash_table	file:
has_pltcall	bfd/elf32-ppc.c	3385;"	d	file:
has_pltcall	bfd/elf64-ppc.c	/^  unsigned int has_pltcall:1;$/;"	m	struct:_ppc64_elf_section_data	file:
has_plugin	bfd/plugin.c	/^static int has_plugin = -1;$/;"	v	file:
has_range_table	include/hp-symtab.h	/^  unsigned int has_range_table: 1;     \/* space contains a $RANGE$ subspace for variable ranges.  *\/$/;"	m	struct:DOC_info_header_struct
has_range_table	include/hp-symtab.h	/^  unsigned int has_range_table: 1;    \/* space has $RANGE$ *\/       $/;"	m	struct:DOC_info_PXDB_header_struct
has_ravenscar_runtime	gdb/ravenscar-thread.c	/^has_ravenscar_runtime (void)$/;"	f	file:
has_registers	gdb/corelow.c	/^core_target::has_registers ()$/;"	f	class:core_target
has_registers	gdb/inf-child.c	/^inf_child_target::has_registers ()$/;"	f	class:inf_child_target
has_registers	gdb/target.h	/^    virtual bool has_registers () { return false; }$/;"	f	struct:target_ops
has_registers	gdb/tracefile.c	/^tracefile_target::has_registers ()$/;"	f	class:tracefile_target
has_rel16	bfd/elf32-ppc.c	/^  unsigned int has_rel16 : 1;$/;"	m	struct:ppc_elf_obj_tdata	file:
has_reloc_section	bfd/libcoff-in.h	/^  int has_reloc_section;$/;"	m	struct:pe_tdata
has_reloc_section	bfd/libcoff.h	/^  int has_reloc_section;$/;"	m	struct:pe_tdata
has_return_type	libiberty/cp-demangle.c	/^has_return_type (struct demangle_component *dc)$/;"	f	file:
has_sda_refs	bfd/elf32-ppc.c	/^  unsigned char has_sda_refs : 1;$/;"	m	struct:ppc_elf_link_hash_entry	file:
has_section_at_zero	gdb/dwarf2read.h	/^  bool has_section_at_zero = false;$/;"	m	struct:dwarf2_per_objfile
has_shared_address_space	gdb/gdbarch.c	/^  gdbarch_has_shared_address_space_ftype *has_shared_address_space;$/;"	m	struct:gdbarch	file:
has_single_step_breakpoints	gdb/gdbserver/mem-break.c	/^has_single_step_breakpoints (struct thread_info *thread)$/;"	f
has_size	gdb/symtab.h	/^  unsigned int has_size : 1;$/;"	m	struct:minimal_symbol
has_small_toc_reloc	bfd/elf64-ppc.c	/^  unsigned int has_small_toc_reloc : 1;$/;"	m	struct:ppc64_elf_obj_tdata	file:
has_specification	gdb/dwarf2read.c	/^    unsigned int has_specification : 1;$/;"	m	struct:allocate_on_obstack	file:
has_stack	gdb/corelow.c	/^core_target::has_stack ()$/;"	f	class:core_target
has_stack	gdb/inf-child.c	/^inf_child_target::has_stack ()$/;"	f	class:inf_child_target
has_stack	gdb/target.h	/^    virtual bool has_stack () { return false; }$/;"	f	struct:target_ops
has_stack	gdb/tracefile.c	/^tracefile_target::has_stack ()$/;"	f	class:tracefile_target
has_stack_frames	gdb/frame.c	/^has_stack_frames (void)$/;"	f
has_static_range	gdb/gdbtypes.c	/^has_static_range (const struct range_bounds *bounds)$/;"	f	file:
has_static_relocs	bfd/elfxx-mips.c	/^  unsigned int has_static_relocs : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
has_stepped	sim/common/cgen-run.c	/^has_stepped (SIM_DESC sd, void *data)$/;"	f	file:
has_stepped	sim/common/cgen-run.c	/^static sim_event_handler has_stepped;$/;"	v	file:
has_stepped	sim/common/sim-resume.c	/^has_stepped (SIM_DESC sd,$/;"	f	file:
has_stmt_list	bfd/dwarf1.c	/^  int has_stmt_list;$/;"	m	struct:die_info	file:
has_stmt_list	bfd/dwarf1.c	/^  int has_stmt_list;$/;"	m	struct:dwarf1_unit	file:
has_sve	gdb/aarch64-tdep.h	/^  bool has_sve () const$/;"	f	struct:gdbarch_tdep
has_symbols	gdb/symfile.h	/^  int (*has_symbols) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions
has_template_arguments	gdb/dwarf2read.c	/^    unsigned int has_template_arguments : 1;$/;"	m	struct:allocate_on_obstack	file:
has_threads	gdb/stubs/ia64vms-stub.c	/^static int has_threads;$/;"	v	file:
has_thumb2_breakpoint	gdb/arch/arm-get-next-pcs.h	/^  int has_thumb2_breakpoint;$/;"	m	struct:arm_get_next_pcs
has_tls_get_addr_call	bfd/elf32-ppc.c	3382;"	d	file:
has_tls_get_addr_call	bfd/elf64-ppc.c	4250;"	d	file:
has_tls_reloc	bfd/elf32-microblaze.c	761;"	d	file:
has_tls_reloc	bfd/elf32-ppc.c	3379;"	d	file:
has_tls_reloc	bfd/elf64-ppc.c	4247;"	d	file:
has_tlsgd	bfd/elf32-nios2.c	/^  bfd_boolean has_tlsgd;$/;"	m	struct:nios2_elf32_obj_tdata	file:
has_tlsgd	bfd/elfxx-sparc.c	/^  bfd_boolean has_tlsgd;$/;"	m	struct:_bfd_sparc_elf_obj_tdata	file:
has_toc_reloc	bfd/elf64-ppc.c	4253;"	d	file:
has_type	gdb/dwarf2read.c	/^    unsigned int has_type : 1;$/;"	m	struct:allocate_on_obstack	file:
has_warned_bpo	bfd/elf64-mmix.c	/^  bfd_boolean has_warned_bpo;$/;"	m	struct:_mmix_elf_section_data	file:
has_warned_pushj	bfd/elf64-mmix.c	/^  bfd_boolean has_warned_pushj;$/;"	m	struct:_mmix_elf_section_data	file:
hash	bfd/bfd-in.h	/^  unsigned long hash;$/;"	m	struct:bfd_hash_entry
hash	bfd/bfd-in2.h	/^    struct bfd_link_hash_table *hash;$/;"	m	union:bfd::__anon1152	typeref:struct:bfd::__anon1152::bfd_link_hash_table
hash	bfd/bfd-in2.h	/^  unsigned long hash;$/;"	m	struct:bfd_hash_entry
hash	bfd/elf-eh-frame.c	/^  unsigned int hash;$/;"	m	struct:cie	file:
hash	bfd/elf32-arm.c	/^  struct elf32_arm_link_hash_entry *hash;$/;"	m	struct:a8_erratum_reloc	typeref:struct:a8_erratum_reloc::elf32_arm_link_hash_entry	file:
hash	gdb/bcache.c	/^hash(const void *addr, int length)$/;"	f
hash	gdb/dwarf2read.c	/^  struct stmt_list_hash hash;$/;"	m	struct:quick_file_names	typeref:struct:quick_file_names::stmt_list_hash	file:
hash	gdb/dwarf2read.c	/^  struct stmt_list_hash hash;$/;"	m	struct:type_unit_group	typeref:struct:type_unit_group::stmt_list_hash	file:
hash	include/bfdlink.h	/^  struct bfd_link_hash_table *hash;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_link_hash_table
hash	opcodes/nios2-dis.c	/^  nios2_opcode_hash *hash[OPCODE_HASH_SIZE];$/;"	m	struct:_nios2_disassembler_state	file:
hash	sim/cr16/interp.c	/^hash(unsigned long long insn, int format)$/;"	f	file:
hash	sim/d10v/interp.c	/^hash (long insn, int format)$/;"	f	file:
hash_address_entry	gdb/linespec.c	/^hash_address_entry (const void *p)$/;"	f	file:
hash_bfd	gdb/gdb_bfd.c	/^hash_bfd (const void *b)$/;"	f	file:
hash_bfd_vma	bfd/elf32-xtensa.c	/^hash_bfd_vma (bfd_vma val)$/;"	f	file:
hash_bits	zlib/deflate.h	/^    uInt  hash_bits;      \/* log2(hash_size) *\/$/;"	m	struct:internal_state
hash_codes_info	bfd/elflink.c	/^struct hash_codes_info$/;"	s	file:
hash_continue	gdb/bcache.c	/^hash_continue (const void *addr, int length, unsigned long h)$/;"	f
hash_demangled_name_entry	gdb/symtab.c	/^hash_demangled_name_entry (const void *data)$/;"	f	file:
hash_dis_line_entry	gdb/disasm.c	/^hash_dis_line_entry (const void *item)$/;"	f	file:
hash_dwo_file	gdb/dwarf2read.c	/^hash_dwo_file (const void *item)$/;"	f	file:
hash_dwo_unit	gdb/dwarf2read.c	/^hash_dwo_unit (const void *item)$/;"	f	file:
hash_dwp_loaded_cutus	gdb/dwarf2read.c	/^hash_dwp_loaded_cutus (const void *item)$/;"	f	file:
hash_entry	sim/cr16/interp.c	/^struct hash_entry$/;"	s	file:
hash_entry	sim/d10v/interp.c	/^struct hash_entry$/;"	s	file:
hash_entry_bfd	bfd/linker.c	/^hash_entry_bfd (struct bfd_link_hash_entry *h)$/;"	f	file:
hash_enum	gdb/common/hash_enum.h	/^struct hash_enum$/;"	s	namespace:gdb
hash_expand	gdb/dwarf-index-write.c	/^hash_expand (struct mapped_symtab *symtab)$/;"	f	file:
hash_f	include/hashtab.h	/^  htab_hash hash_f;$/;"	m	struct:htab
hash_file_name_entry	gdb/dwarf2read.c	/^hash_file_name_entry (const void *e)$/;"	f	file:
hash_file_ptr	bfd/archive.c	/^hash_file_ptr (const void * p)$/;"	f	file:
hash_function	gdb/bcache.c	/^  unsigned long (*hash_function)(const void *addr, int length);$/;"	m	struct:bcache	file:
hash_insn_array	opcodes/cgen-asm.c	/^hash_insn_array (CGEN_CPU_DESC cd,$/;"	f	file:
hash_insn_array	opcodes/cgen-dis.c	/^hash_insn_array (CGEN_CPU_DESC cd,$/;"	f	file:
hash_insn_list	opcodes/cgen-asm.c	/^hash_insn_list (CGEN_CPU_DESC cd,$/;"	f	file:
hash_insn_list	opcodes/cgen-dis.c	/^hash_insn_list (CGEN_CPU_DESC cd,$/;"	f	file:
hash_keyword_name	opcodes/cgen-opc.c	/^hash_keyword_name (const CGEN_KEYWORD *kt,$/;"	f	file:
hash_keyword_value	opcodes/cgen-opc.c	/^hash_keyword_value (const CGEN_KEYWORD *kt, unsigned int value)$/;"	f	file:
hash_len	libiberty/rust-demangle.c	/^static const size_t hash_len = 16;$/;"	v	file:
hash_loaded_script_entry	gdb/auto-load.c	/^hash_loaded_script_entry (const void *data)$/;"	f	file:
hash_loc	include/som/internal.h	/^  unsigned int hash_loc;$/;"	m	struct:som_lst_header
hash_loc	include/som/lst.h	/^  unsigned char hash_loc[4];$/;"	m	struct:som_external_lst_header
hash_mask	zlib/deflate.h	/^    uInt  hash_mask;      \/* hash_size-1 *\/$/;"	m	struct:internal_state
hash_next	gdb/symtab.h	/^  struct minimal_symbol *hash_next;$/;"	m	struct:minimal_symbol	typeref:struct:minimal_symbol::minimal_symbol
hash_next	gdb/symtab.h	/^  struct symbol *hash_next;$/;"	m	struct:symbol	typeref:struct:symbol::symbol
hash_offset	include/mach-o/codesign.h	/^  unsigned char hash_offset[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
hash_offset	include/mach-o/codesign.h	/^  unsigned int hash_offset;$/;"	m	struct:mach_o_codesign_codedirectory_v1
hash_pointer	libiberty/hashtab.c	/^hash_pointer (const PTR p)$/;"	f	file:
hash_prefix	libiberty/rust-demangle.c	/^static const char *hash_prefix = "::h";$/;"	v	file:
hash_prefix_len	libiberty/rust-demangle.c	/^static const size_t hash_prefix_len = 3;$/;"	v	file:
hash_probe_and_action	gdb/solib-svr4.c	/^hash_probe_and_action (const void *p)$/;"	f	file:
hash_scm_t_bits	gdb/guile/scm-gsmob.c	/^hash_scm_t_bits (const void *item)$/;"	f	file:
hash_sec	bfd/elflink.c	/^  asection *hash_sec;$/;"	m	struct:elf_final_link_info	file:
hash_shift	zlib/deflate.h	/^    uInt  hash_shift;$/;"	m	struct:internal_state
hash_signatured_type	gdb/dwarf2read.c	/^hash_signatured_type (const void *item)$/;"	f	file:
hash_size	include/mach-o/codesign.h	/^  unsigned char hash_size;$/;"	m	struct:mach_o_codesign_codedirectory_v1
hash_size	include/mach-o/codesign.h	/^  unsigned char hash_size[1];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
hash_size	include/som/internal.h	/^  unsigned int hash_size;$/;"	m	struct:som_lst_header
hash_size	include/som/lst.h	/^  unsigned char hash_size[4];$/;"	m	struct:som_external_lst_header
hash_size	intl/gettextP.h	/^  nls_uint32 hash_size;$/;"	m	struct:loaded_domain
hash_size	zlib/deflate.h	/^    uInt  hash_size;      \/* number of elements in hash table *\/$/;"	m	struct:internal_state
hash_stmt_list_entry	gdb/dwarf2read.c	/^hash_stmt_list_entry (const struct stmt_list_hash *stmt_list_hash)$/;"	f	file:
hash_symbol_entry	gdb/symtab.c	/^hash_symbol_entry (const struct objfile *objfile_context,$/;"	f	file:
hash_symbol_error	gdb/compile/compile-c-symbols.c	/^hash_symbol_error (const void *a)$/;"	f	file:
hash_symname	gdb/compile/compile-c-symbols.c	/^hash_symname (const void *a)$/;"	f	file:
hash_tab	intl/gettextP.h	/^  const nls_uint32 *hash_tab;$/;"	m	struct:loaded_domain
hash_tab_offset	intl/gmo.h	/^  nls_uint32 hash_tab_offset;$/;"	m	struct:mo_file_header
hash_tab_size	intl/gmo.h	/^  nls_uint32 hash_tab_size;$/;"	m	struct:mo_file_header
hash_table	gdb/dwarf2read.c	/^  const gdb_byte *hash_table, *unit_table;$/;"	m	struct:dwp_hash_table	file:
hash_table	sim/common/cgen-scache.h	/^  SCACHE_MAP *hash_table;$/;"	m	struct:cpu_scache
hash_table	sim/cr16/interp.c	/^struct hash_entry hash_table[MAX_HASH+1];$/;"	v	typeref:struct:hash_entry
hash_table	sim/d10v/interp.c	/^struct hash_entry hash_table[MAX_HASH+1];$/;"	v	typeref:struct:hash_entry
hash_table_free	include/bfdlink.h	/^  void (*hash_table_free) (bfd *);$/;"	m	struct:bfd_link_hash_table
hash_table_id	bfd/elf-bfd.h	/^  enum elf_target_id hash_table_id;$/;"	m	struct:elf_link_hash_table	typeref:enum:elf_link_hash_table::elf_target_id
hash_table_miss_storage_interrupt	sim/ppc/interrupts.h	/^  hash_table_miss_storage_interrupt,$/;"	e	enum:__anon955
hash_table_reordered	gdb/dwarf2read.c	/^  const uint32_t *bucket_table_reordered, *hash_table_reordered;$/;"	m	struct:mapped_index_base	file:
hash_table_size	include/opcode/cgen.h	/^  unsigned int hash_table_size;$/;"	m	struct:cgen_keyword
hash_type	include/mach-o/codesign.h	/^  unsigned char hash_type;$/;"	m	struct:mach_o_codesign_codedirectory_v1
hash_type	include/mach-o/codesign.h	/^  unsigned char hash_type[1];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
hash_type_map_instance	gdb/compile/compile-c-types.c	/^hash_type_map_instance (const void *p)$/;"	f	file:
hash_type_unit_group	gdb/dwarf2read.c	/^hash_type_unit_group (const void *item)$/;"	f	file:
hash_typedef_field	gdb/typeprint.c	/^hash_typedef_field (const void *p)$/;"	f	file:
hash_units_head	bfd/dwarf2.c	/^  struct comp_unit *hash_units_head;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::comp_unit	file:
hash_value_and_voffset	gdb/gnu-v3-abi.c	/^hash_value_and_voffset (const void *p)$/;"	f	file:
hashcodes	bfd/elflink.c	/^  unsigned long *hashcodes;$/;"	m	struct:hash_codes_info	file:
hashcodes	bfd/elflink.c	/^  unsigned long int *hashcodes;$/;"	m	struct:collect_gnu_hash_codes	file:
hashed	gdb/dictionary.c	/^    struct dictionary_hashed hashed;$/;"	m	union:dictionary::__anon1847	typeref:struct:dictionary::__anon1847::dictionary_hashed	file:
hashed_expandable	gdb/dictionary.c	/^    struct dictionary_hashed_expandable hashed_expandable;$/;"	m	union:dictionary::__anon1847	typeref:struct:dictionary::__anon1847::dictionary_hashed_expandable	file:
hashes	bfd/elf-bfd.h	/^  struct elf_link_hash_entry **hashes;$/;"	m	struct:bfd_elf_section_reloc_data	typeref:struct:bfd_elf_section_reloc_data::elf_link_hash_entry
hashhi	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
hashlo	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
hashname	gdb/buildsym.c	/^hashname (const char *name)$/;"	f
hashtab_obstack_allocate	gdb/utils.c	/^hashtab_obstack_allocate (void *data, size_t size, size_t count)$/;"	f
hashval	bfd/elflink.c	/^  unsigned long int *hashval;$/;"	m	struct:collect_gnu_hash_codes	file:
hashval_t	include/hashtab.h	/^typedef unsigned int hashval_t;$/;"	t
have	zlib/contrib/infback9/inflate9.h	/^    unsigned have;              \/* number of code lengths in lens[] *\/$/;"	m	struct:inflate_state
have	zlib/examples/zran.c	/^    int have;           \/* number of list entries filled in *\/$/;"	m	struct:access	file:
have	zlib/inflate.h	/^    unsigned have;              \/* number of code lengths in lens[] *\/$/;"	m	struct:inflate_state
have	zlib/zlib.h	/^    unsigned have;$/;"	m	struct:gzFile_s
have_a_very_merry_interrupt	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^have_a_very_merry_interrupt (void)$/;"	f
have_attached_inferiors_p	gdb/gdbserver/inferiors.c	/^have_attached_inferiors_p (void)$/;"	f
have_avx	gdb/testsuite/gdb.arch/i386-avx.c	/^have_avx (void)$/;"	f
have_avx512	gdb/testsuite/gdb.arch/i386-avx512.c	/^have_avx512 (void)$/;"	f
have_completions	gdb/completer.h	/^  bool have_completions () const$/;"	f	class:completion_tracker
have_continuable_watchpoint	gdb/nto-procfs.c	/^  bool have_continuable_watchpoint ()$/;"	f	struct:inf_child_target
have_continuable_watchpoint	gdb/target-delegates.c	/^debug_target::have_continuable_watchpoint ()$/;"	f	class:debug_target
have_continuable_watchpoint	gdb/target-delegates.c	/^dummy_target::have_continuable_watchpoint ()$/;"	f	class:dummy_target
have_continuable_watchpoint	gdb/target-delegates.c	/^target_ops::have_continuable_watchpoint ()$/;"	f	class:target_ops
have_dsp	gdb/gdbserver/linux-mips-low.c	/^static int have_dsp = -1;$/;"	v	file:
have_error	bfd/mmo.c	/^    bfd_boolean have_error;$/;"	m	struct:mmo_data_struct	file:
have_fast_tracepoint_trampoline_buffer	gdb/gdbserver/tracepoint.c	/^have_fast_tracepoint_trampoline_buffer (char *buf)$/;"	f
have_fpa_registers	gdb/arm-tdep.h	/^  int have_fpa_registers;	\/* Does the target report the FPA registers?  *\/$/;"	m	struct:gdbarch_tdep
have_full_symbols	gdb/objfiles.c	/^have_full_symbols (void)$/;"	f
have_gs	gdb/s390-tdep.h	/^  bool have_gs;$/;"	m	struct:gdbarch_tdep
have_hwcap_s390_high_gprs	gdb/gdbserver/linux-s390-low.c	/^static int have_hwcap_s390_high_gprs = 0;$/;"	v	file:
have_hwcap_s390_vx	gdb/gdbserver/linux-s390-low.c	/^static int have_hwcap_s390_vx = 0;$/;"	v	file:
have_inferiors	gdb/inferior.c	/^have_inferiors (void)$/;"	f
have_job_control	gdb/common/job-control.c	/^have_job_control ()$/;"	f
have_line_numbers	gdb/buildsym.c	/^static int have_line_numbers;$/;"	v	file:
have_linux_v1	gdb/s390-tdep.h	/^  bool have_linux_v1;$/;"	m	struct:gdbarch_tdep
have_linux_v2	gdb/s390-tdep.h	/^  bool have_linux_v2;$/;"	m	struct:gdbarch_tdep
have_live_inferiors	gdb/inferior.c	/^have_live_inferiors (void)$/;"	f
have_minimal_symbols	gdb/objfiles.c	/^have_minimal_symbols (void)$/;"	f
have_mpx	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^have_mpx (void)$/;"	f
have_mpx	gdb/testsuite/gdb.arch/i386-mpx-map.c	/^have_mpx (void)$/;"	f
have_mpx	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^have_mpx (void)$/;"	f
have_mpx	gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c	/^have_mpx (void)$/;"	f
have_mpx	gdb/testsuite/gdb.arch/i386-mpx.c	/^have_mpx (void)$/;"	f
have_neon	gdb/arm-tdep.h	/^  int have_neon;		\/* Do we have a NEON unit?  *\/$/;"	m	struct:gdbarch_tdep
have_neon_pseudos	gdb/arm-tdep.h	/^  int have_neon_pseudos;	\/* Are we synthesizing the quad precision$/;"	m	struct:gdbarch_tdep
have_nonsteppable_watchpoint	gdb/gdbarch.c	/^  int have_nonsteppable_watchpoint;$/;"	m	struct:gdbarch	file:
have_partial_symbols	gdb/objfiles.c	/^have_partial_symbols (void)$/;"	f
have_pkru	gdb/testsuite/gdb.arch/i386-pkru.c	/^have_pkru (void)$/;"	f
have_ptrace_getfpxregs	gdb/gdbserver/linux-x86-low.c	/^int have_ptrace_getfpxregs =$/;"	v
have_ptrace_getfpxregs	gdb/i386-linux-nat.c	/^int have_ptrace_getfpxregs =$/;"	v
have_ptrace_getregs	gdb/i386-linux-nat.c	/^int have_ptrace_getregs =$/;"	v
have_ptrace_getregs	gdb/m68k-linux-nat.c	/^static int have_ptrace_getregs =$/;"	v	file:
have_ptrace_getregset	gdb/gdbserver/linux-low.c	/^int have_ptrace_getregset = -1;$/;"	v
have_ptrace_getregset	gdb/linux-nat.c	/^enum tribool have_ptrace_getregset = TRIBOOL_UNKNOWN;$/;"	v	typeref:enum:tribool
have_ptrace_getsetevrregs	gdb/ppc-linux-nat.c	/^int have_ptrace_getsetevrregs = 1;$/;"	v
have_ptrace_getsetfpregs	gdb/ppc-linux-nat.c	/^int have_ptrace_getsetfpregs = 1;$/;"	v
have_ptrace_getsetregs	gdb/ppc-linux-nat.c	/^int have_ptrace_getsetregs = 1;$/;"	v
have_ptrace_getsetvsxregs	gdb/ppc-linux-nat.c	/^int have_ptrace_getsetvsxregs = 1;$/;"	v
have_ptrace_getvrregs	gdb/ppc-linux-nat.c	/^int have_ptrace_getvrregs = 1;$/;"	v
have_ptrace_hwdebug_interface	gdb/ppc-linux-nat.c	/^have_ptrace_hwdebug_interface (void)$/;"	f	file:
have_ptrace_regsets	gdb/mips-linux-nat.c	/^static int have_ptrace_regsets = 1;$/;"	v	file:
have_ptrace_xmmregs	gdb/i386-bsd-nat.c	/^static int have_ptrace_xmmregs = -1;$/;"	v	file:
have_regset_gs	gdb/s390-linux-nat.c	/^static int have_regset_gs = 0;$/;"	v	file:
have_regset_last_break	gdb/s390-linux-nat.c	/^static int have_regset_last_break = 0;$/;"	v	file:
have_regset_system_call	gdb/s390-linux-nat.c	/^static int have_regset_system_call = 0;$/;"	v	file:
have_regset_tdb	gdb/s390-linux-nat.c	/^static int have_regset_tdb = 0;$/;"	v	file:
have_regset_vxrs	gdb/s390-linux-nat.c	/^static int have_regset_vxrs = 0;$/;"	v	file:
have_saved_context	gdb/windows-nat.c	/^static int have_saved_context;	\/* True if we've saved context from a$/;"	v	file:
have_sse	gdb/testsuite/gdb.arch/i386-sse.c	/^have_sse (void)$/;"	f
have_started	gdb/ser-mingw.c	/^  HANDLE have_started;$/;"	m	struct:ser_console_state	file:
have_started_inferiors_p	gdb/gdbserver/inferiors.c	/^have_started_inferiors_p (void)$/;"	f
have_steppable_watchpoint	gdb/target-delegates.c	/^debug_target::have_steppable_watchpoint ()$/;"	f	class:debug_target
have_steppable_watchpoint	gdb/target-delegates.c	/^dummy_target::have_steppable_watchpoint ()$/;"	f	class:dummy_target
have_steppable_watchpoint	gdb/target-delegates.c	/^target_ops::have_steppable_watchpoint ()$/;"	f	class:target_ops
have_stopped	gdb/ser-mingw.c	/^  HANDLE have_stopped;$/;"	m	struct:ser_console_state	file:
have_tdb	gdb/s390-tdep.h	/^  bool have_tdb;$/;"	m	struct:gdbarch_tdep
have_upper	gdb/s390-tdep.h	/^  bool have_upper;$/;"	m	struct:gdbarch_tdep
have_vfp_pseudos	gdb/arm-tdep.h	/^  int have_vfp_pseudos;		\/* Are we synthesizing the single precision$/;"	m	struct:gdbarch_tdep
have_vx	gdb/s390-tdep.h	/^  bool have_vx;$/;"	m	struct:gdbarch_tdep
have_wmmx_registers	gdb/arm-tdep.h	/^  int have_wmmx_registers;	\/* Does the target report the WMMX registers?  *\/$/;"	m	struct:gdbarch_tdep
havedict	zlib/inflate.h	/^    int havedict;               \/* true if dictionary provided *\/$/;"	m	struct:inflate_state
hazard_name	sim/frv/profile.c	/^static char hazard_name[100] = "";$/;"	v	file:
hbreak_command	gdb/breakpoint.c	/^hbreak_command (const char *arg, int from_tty)$/;"	f	file:
hcrc	zlib/zlib.h	/^    int     hcrc;       \/* true if there was or will be a header crc *\/$/;"	m	struct:gz_header_s
hdr	bfd/aix386-core.c	/^  struct corehdr *hdr;		\/* core file header *\/$/;"	m	struct:trad_core_struct	typeref:struct:trad_core_struct::corehdr	file:
hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr	     hdr;$/;"	m	struct:elf_section_list
hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr *hdr;$/;"	m	struct:bfd_elf_section_reloc_data
hdr	bfd/libaout.h	/^  struct internal_exec *hdr;		\/* Exec file header.  *\/$/;"	m	struct:aoutdata	typeref:struct:aoutdata::internal_exec
hdr	gdb/gnulib/import/alloca.c	/^typedef union hdr$/;"	u	file:
hdr	libiberty/alloca.c	/^typedef union hdr$/;"	u	file:
hdrNil	include/coff/sym.h	94;"	d
hdr_b_strlvl	bfd/vms-alpha.c	/^  char hdr_b_strlvl;$/;"	m	struct:hdr_struct	file:
hdr_c_lnm	bfd/vms-alpha.c	/^  char *hdr_c_lnm;$/;"	m	struct:hdr_struct	file:
hdr_c_src	bfd/vms-alpha.c	/^  char *hdr_c_src;$/;"	m	struct:hdr_struct	file:
hdr_c_ttl	bfd/vms-alpha.c	/^  char *hdr_c_ttl;$/;"	m	struct:hdr_struct	file:
hdr_data	bfd/vms-alpha.c	/^  struct hdr_struct hdr_data;		\/* data from HDR\/EMH record  *\/$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::hdr_struct	file:
hdr_ext	include/coff/alpha.h	/^struct hdr_ext$/;"	s
hdr_ext	include/coff/mips.h	/^struct hdr_ext$/;"	s
hdr_l_arch1	bfd/vms-alpha.c	/^  int hdr_l_arch1;$/;"	m	struct:hdr_struct	file:
hdr_l_arch2	bfd/vms-alpha.c	/^  int hdr_l_arch2;$/;"	m	struct:hdr_struct	file:
hdr_l_recsiz	bfd/vms-alpha.c	/^  int hdr_l_recsiz;$/;"	m	struct:hdr_struct	file:
hdr_offset	bfd/mach-o.h	/^  file_ptr hdr_offset;$/;"	m	struct:mach_o_data_struct
hdr_sec	bfd/elf-bfd.h	/^  asection *hdr_sec;$/;"	m	struct:eh_frame_hdr_info
hdr_struct	bfd/vms-alpha.c	/^struct hdr_struct$/;"	s	file:
hdr_t_date	bfd/vms-alpha.c	/^  char *hdr_t_date;$/;"	m	struct:hdr_struct	file:
hdr_t_name	bfd/vms-alpha.c	/^  char *hdr_t_name;$/;"	m	struct:hdr_struct	file:
hdr_t_version	bfd/vms-alpha.c	/^  char *hdr_t_version;$/;"	m	struct:hdr_struct	file:
hdrblkcnt	include/vms/eihd.h	/^  unsigned char hdrblkcnt[4];$/;"	m	struct:vms_eihd
hdynamic	bfd/elf-bfd.h	/^  struct elf_link_hash_entry *hdynamic;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_link_hash_entry
head	bfd/coff-ppc.c	/^struct list_ele *head;$/;"	v	typeref:struct:list_ele
head	bfd/dwarf2.c	/^  struct info_list_node *head;$/;"	m	struct:info_hash_entry	typeref:struct:info_hash_entry::info_list_node	file:
head	bfd/elf32-ppc.c	/^static apuinfo_list *head;$/;"	v	file:
head	bfd/elf32-xtensa.c	/^  removed_literal *head;$/;"	m	struct:removed_literal_list_struct	file:
head	bfd/ihex.c	/^  struct ihex_data_list *head;$/;"	m	struct:ihex_data_struct	typeref:struct:ihex_data_struct::ihex_data_list	file:
head	bfd/mmo.c	/^    mmo_data_list_type *head;$/;"	m	struct:mmo_section_data_struct	file:
head	bfd/ppcboot.c	/^  bfd_byte	head;$/;"	m	struct:ppcboot_location	file:
head	bfd/srec.c	/^    srec_data_list_type *head;$/;"	m	struct:srec_data_struct	file:
head	bfd/tekhex.c	/^  tekhex_data_list_type *head;$/;"	m	struct:tekhex_data_struct	file:
head	bfd/verilog.c	/^  verilog_data_list_type *head;$/;"	m	struct:verilog_data_struct	file:
head	gdb/frame-base.c	/^  struct frame_base_table_entry *head;$/;"	m	struct:frame_base_table	typeref:struct:frame_base_table::frame_base_table_entry	file:
head	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	struct _aarch64_ctx head;$/;"	m	struct:sve_context	typeref:struct:sve_context::_aarch64_ctx
head	gdb/solib-svr4.c	/^  struct so_list *head, **tailp;$/;"	m	struct:svr4_library_list	typeref:struct:svr4_library_list::so_list	file:
head	gdb/testsuite/gdb.base/call-ar-st.c	/^   int   head;$/;"	m	struct:array_rep_info_t	file:
head	gdb/testsuite/gdb.base/call-ar-st.c	/^   int   head;$/;"	m	struct:small_rep_info_t	file:
head	gdb/testsuite/gdb.base/call-rt-st.c	/^   int   head;$/;"	m	struct:array_rep_info_t	file:
head	gdb/testsuite/gdb.base/call-rt-st.c	/^   int   head;$/;"	m	struct:small_rep_info_t	file:
head	include/bfdlink.h	/^  struct bfd_elf_version_expr_head head;$/;"	m	struct:bfd_elf_dynamic_list	typeref:struct:bfd_elf_dynamic_list::bfd_elf_version_expr_head
head	sim/ppc/hw_ide.c	/^  int head;$/;"	m	struct:_ide_geometry	file:
head	sim/ppc/pk_disklabel.c	/^  unsigned8 head;$/;"	m	struct:ppcboot_location	file:
head	zlib/deflate.h	/^    Posf *head; \/* Heads of the hash chains or NIL. *\/$/;"	m	struct:internal_state
head	zlib/inflate.h	/^    gz_headerp head;            \/* where to save gzip header information *\/$/;"	m	struct:inflate_state
header	bfd/mach-o.h	/^  bfd_mach_o_header header;$/;"	m	struct:mach_o_data_struct
header	bfd/pef.h	/^  bfd_pef_header header;$/;"	m	struct:bfd_pef_data_struct
header	bfd/pef.h	/^  bfd_pef_xlib_header header;$/;"	m	struct:bfd_pef_xlib_data_struct
header	bfd/ppcboot.c	/^  ppcboot_hdr_t	header;				\/* raw header *\/$/;"	m	struct:ppcboot_data	file:
header	bfd/xsym.h	/^  bfd_sym_header_block header;$/;"	m	struct:bfd_sym_data_struct
header	gdb/darwin-nat.h	/^  mach_msg_header_t header;$/;"	m	struct:darwin_exception_msg
header	gdb/dwarf2read.c	/^  struct comp_unit_head header {};$/;"	s	struct:dwarf2_cu	file:
header	gdb/gnulib/import/alloca.c	/^} header;$/;"	t	typeref:union:hdr	file:
header	gdb/gnulib/import/malloca.c	/^union header {$/;"	u	file:
header	gdb/nat/linux-btrace.c	/^  struct perf_event_header header;$/;"	m	struct:perf_event_sample	typeref:struct:perf_event_sample::perf_event_header	file:
header	gdb/nat/linux-btrace.h	/^  volatile struct perf_event_mmap_page *header;$/;"	m	struct:btrace_tinfo_bts	typeref:struct:btrace_tinfo_bts::perf_event_mmap_page
header	gdb/nat/linux-btrace.h	/^  volatile struct perf_event_mmap_page *header;$/;"	m	struct:btrace_tinfo_pt	typeref:struct:btrace_tinfo_pt::perf_event_mmap_page
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	struct:oasys_data_record
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	struct:oasys_end_record
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	struct:oasys_header_record
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	struct:oasys_section_record
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	struct:oasys_symbol_record
header	include/oasys.h	/^    oasys_record_header_type header;$/;"	m	union:oasys_record_union
header	include/opcode/tic6x.h	/^  unsigned int header;$/;"	m	struct:__anon1322
header	include/vms/egst.h	/^  struct vms_egsy header;$/;"	m	struct:vms_egst	typeref:struct:vms_egst::vms_egsy
header	include/vms/esdf.h	/^  struct vms_egsy header;$/;"	m	struct:vms_esdf	typeref:struct:vms_esdf::vms_egsy
header	include/vms/esrf.h	/^  struct vms_egsy header;$/;"	m	struct:vms_esrf	typeref:struct:vms_esrf::vms_egsy
header	libiberty/alloca.c	/^} header;$/;"	t	typeref:union:hdr	file:
header	zlib/contrib/untgz/untgz.c	/^  struct tar_header  header;$/;"	m	union:tar_buffer	typeref:struct:tar_buffer::tar_header	file:
header_addr	bfd/mach-o.h	/^  unsigned int header_addr;$/;"	m	struct:bfd_mach_o_fvmlib_command
header_addr	include/mach-o/external.h	/^  unsigned char header_addr[4];$/;"	m	struct:mach_o_fvmlib_command_external
header_bigobj_classid	bfd/coffcode.h	/^static const char header_bigobj_classid[16] =$/;"	v
header_byteorder	bfd/bfd-in2.h	/^  enum bfd_endian header_byteorder;$/;"	m	struct:bfd_target	typeref:enum:bfd_target::bfd_endian
header_file	gdb/stabsread.h	/^struct header_file$/;"	s
header_file_location	gdb/dbxread.c	/^  header_file_location (const char *name_, int instance_,$/;"	f	struct:header_file_location
header_file_location	gdb/dbxread.c	/^struct header_file_location$/;"	s	file:
header_files	gdb/gdb-stabs.h	/^    struct header_file *header_files;$/;"	m	struct:dbx_symfile_info	typeref:struct:dbx_symfile_info::header_file
header_function	gdb/testsuite/gdb.base/line-symtabs.h	/^header_function (void)$/;"	f
header_id	include/som/aout.h	/^  struct som_external_aux_id header_id;$/;"	m	struct:som_external_string_auxhdr	typeref:struct:som_external_string_auxhdr::som_external_aux_id
header_id	include/som/internal.h	/^  struct som_aux_id header_id;$/;"	m	struct:som_string_auxhdr	typeref:struct:som_string_auxhdr::som_aux_id
header_offset	bfd/pef.h	/^  unsigned long header_offset;$/;"	m	struct:bfd_pef_section
header_size	bfd/coff-rs6000.c	/^  bfd_size_type header_size;$/;"	m	struct:member_layout	file:
header_size	include/elf/internal.h	/^  bfd_vma header_size;$/;"	m	struct:elf_segment_map
header_two_func	gdb/testsuite/gdb.linespec/base/two/header.h	/^void header_two_func (void) {}$/;"	f
heap	gdb/testsuite/gdb.base/bigcore.c	/^static struct list heap = { &dummy, &dummy };$/;"	v	typeref:struct:list	file:
heap	sim/ppc/hw_memory.c	/^  hw_memory_chunk *heap;$/;"	m	struct:_hw_memory_device	file:
heap	zlib/deflate.h	/^    int heap[2*L_CODES+1];      \/* heap used to build the Huffman trees *\/$/;"	m	struct:internal_state
heap_base	sim/ppc/hw_vm.c	/^  unsigned_word heap_base;$/;"	m	struct:_hw_vm_device	file:
heap_bound	sim/ppc/hw_vm.c	/^  unsigned_word heap_bound;$/;"	m	struct:_hw_vm_device	file:
heap_len	zlib/deflate.h	/^    int heap_len;               \/* number of elements in the heap *\/$/;"	m	struct:internal_state
heap_max	zlib/deflate.h	/^    int heap_max;               \/* element of largest frequency *\/$/;"	m	struct:internal_state
heap_string	gdb/testsuite/gdb.base/gcore.c	/^static char *heap_string;$/;"	v	file:
heap_upper_limit	sim/ppc/hw_vm.c	/^  unsigned_word heap_upper_limit;$/;"	m	struct:_hw_vm_device	file:
heapbottom	sim/m32c/reg.c	/^unsigned int heapbottom = 0;$/;"	v
heapbottom	sim/rx/reg.c	/^unsigned int heapbottom = 0;$/;"	v
heaptop	sim/m32c/reg.c	/^unsigned int heaptop = 0;$/;"	v
heaptop	sim/rx/reg.c	/^unsigned int heaptop = 0;$/;"	v
height	gdb/completer.h	/^  int height, width;$/;"	m	struct:match_list_displayer
height	gdb/tui/tui-data.h	/^  int height;		    \/* Window height.  *\/$/;"	m	struct:tui_gen_win_info
held	sim/common/sim-events.h	/^  sim_event *held;$/;"	m	struct:_sim_events
held	sim/ppc/events.c	/^  event_entry *volatile held;$/;"	m	struct:_event_queue	file:
held_end	sim/ppc/events.c	/^  event_entry *volatile *volatile held_end;$/;"	m	struct:_event_queue	file:
hello	bfd/doc/chew.c	/^hello ()$/;"	f	file:
hello	gdb/testsuite/gdb.base/step-bt.c	/^hello (void)$/;"	f
hello	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-hello.c	/^hello (void)$/;"	f
hello	gdb/testsuite/gdb.mi/mi-console.c	/^hello ()$/;"	f
hello	gdb/testsuite/gdb.multi/hello.c	/^hello(int x)$/;"	f
hello	sim/testsuite/frv-elf/hello.s	/^hello:	.ascii "Hello World!\\r\\n"$/;"	l
hello	sim/testsuite/m32r-elf/hello.s	/^hello:	.ascii "Hello World!\\r\\n"$/;"	l
hello	zlib/example.c	/^const char hello[] = "hello, hello!";$/;"	v
hello	zlib/test/example.c	/^static z_const char hello[] = "hello, hello!";$/;"	v	file:
hello_loop	gdb/testsuite/gdb.multi/hello.c	/^hello_loop (void)$/;"	f	file:
help	zlib/contrib/untgz/untgz.c	/^void help(int exitval)$/;"	f
helpOptions	readline/doc/texi2html	/^sub helpOptions$/;"	s
help_all	gdb/cli/cli-decode.c	/^help_all (struct ui_file *stream)$/;"	f	file:
help_and_exit	gdb/contrib/exsummary.py	/^def help_and_exit():$/;"	f
help_cmd	gdb/cli/cli-decode.c	/^help_cmd (const char *command, struct ui_file *stream)$/;"	f
help_cmd_list	gdb/cli/cli-decode.c	/^help_cmd_list (struct cmd_list_element *list, enum command_class theclass,$/;"	f
help_command	gdb/cli/cli-cmds.c	/^help_command (const char *command, int from_tty)$/;"	f	file:
help_list	gdb/cli/cli-decode.c	/^help_list (struct cmd_list_element *list, const char *cmdtype,$/;"	f
helper_thread_id	gdb/common/agent.c	/^static uint32_t helper_thread_id = 0;$/;"	v	file:
helper_thread_id	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int helper_thread_id;$/;"	v
helper_thread_id	gdb/gdbserver/tracepoint.c	135;"	d	file:
here	gdb/testsuite/gdb.base/vla-stub.c	/^  static_struct_t here;$/;"	m	struct:local_struct	file:
heuristic_fence_post	gdb/alpha-tdep.c	/^static int heuristic_fence_post = 0;$/;"	v	file:
heuristic_fence_post	gdb/mips-tdep.c	/^static int heuristic_fence_post = 0;$/;"	v	file:
heuristic_proc_start	gdb/mips-tdep.c	/^heuristic_proc_start (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
hex	gdb/stubs/i386-stub.c	/^hex (ch)$/;"	f
hex	gdb/stubs/ia64vms-stub.c	/^static const char hex[] = "0123456789abcdef";$/;"	v	file:
hex	gdb/stubs/m32r-stub.c	/^hex (unsigned char ch)$/;"	f	file:
hex	gdb/stubs/m68k-stub.c	/^hex (ch)$/;"	f
hex	gdb/stubs/sh-stub.c	/^hex (char ch)$/;"	f	file:
hex	gdb/stubs/sparc-stub.c	/^hex (unsigned char ch)$/;"	f	file:
hex2bin	gdb/common/rsp-low.c	/^hex2bin (const char *hex)$/;"	f
hex2bin	gdb/common/rsp-low.c	/^hex2bin (const char *hex, gdb_byte *bin, int count)$/;"	f
hex2byte	gdb/stubs/ia64vms-stub.c	/^hex2byte (const unsigned char *p)$/;"	f	file:
hex2mem	gdb/stubs/i386-stub.c	/^hex2mem (buf, mem, count, may_fault)$/;"	f
hex2mem	gdb/stubs/m32r-stub.c	/^hex2mem (unsigned char *buf, unsigned char *mem, int count, int may_fault)$/;"	f	file:
hex2mem	gdb/stubs/m68k-stub.c	/^hex2mem (buf, mem, count)$/;"	f
hex2mem	gdb/stubs/sh-stub.c	/^hex2mem (char *buf, char *mem, int count)$/;"	f	file:
hex2mem	gdb/stubs/sparc-stub.c	/^hex2mem (unsigned char *buf, unsigned char *mem, int count, int may_fault)$/;"	f	file:
hex2nibble	gdb/stubs/ia64vms-stub.c	/^hex2nibble (unsigned char h)$/;"	f	file:
hex2str	gdb/common/rsp-low.c	/^hex2str (const char *hex)$/;"	f
hex2str	gdb/common/rsp-low.c	/^hex2str (const char *hex, int count)$/;"	f
hexToInt	gdb/stubs/i386-stub.c	/^hexToInt (char **ptr, int *intValue)$/;"	f
hexToInt	gdb/stubs/m32r-stub.c	/^hexToInt (unsigned char **ptr, int *intValue)$/;"	f	file:
hexToInt	gdb/stubs/m68k-stub.c	/^hexToInt (char **ptr, int *intValue)$/;"	f
hexToInt	gdb/stubs/sh-stub.c	/^hexToInt (char **ptr, int *intValue)$/;"	f	file:
hexToInt	gdb/stubs/sparc-stub.c	/^hexToInt(char **ptr, int *intValue)$/;"	f	file:
hex_init	libiberty/hex.c	/^hex_init (void)$/;"	f
hex_or_minus_one	gdb/gdbserver/remote-utils.c	/^hex_or_minus_one (const char *buf, const char **obuf)$/;"	f	file:
hex_p	include/libiberty.h	384;"	d
hex_string	gdb/common/print-utils.c	/^hex_string (LONGEST num)$/;"	f
hex_string_custom	gdb/common/print-utils.c	/^hex_string_custom (LONGEST num, int width)$/;"	f
hex_value	include/libiberty.h	387;"	d
hexchars	gdb/common/rsp-low.c	/^static const char hexchars[] = "0123456789abcdef";$/;"	v	file:
hexchars	gdb/stubs/i386-stub.c	/^static const char hexchars[]="0123456789abcdef";$/;"	v	file:
hexchars	gdb/stubs/m32r-stub.c	/^static const unsigned char hexchars[] = "0123456789abcdef";$/;"	v	file:
hexchars	gdb/stubs/m68k-stub.c	/^static const char hexchars[]="0123456789abcdef";$/;"	v	file:
hexchars	gdb/stubs/sh-stub.c	/^static const char hexchars[] = "0123456789abcdef";$/;"	v	file:
hexchars	gdb/stubs/sparc-stub.c	/^static const char hexchars[]="0123456789abcdef";$/;"	v	file:
hexchars	gdb/tracepoint.c	/^static const char hexchars[] = "0123456789abcdef";$/;"	v	file:
hexnumlen	gdb/remote.c	/^hexnumlen (ULONGEST num)$/;"	f	file:
hexnumnstr	gdb/remote.c	/^hexnumnstr (char *buf, ULONGEST num, int width)$/;"	f	file:
hexnumstr	gdb/remote.c	/^hexnumstr (char *buf, ULONGEST num)$/;"	f	file:
hf	zlib/contrib/minizip/iowin32.c	/^    HANDLE hf;$/;"	m	struct:__anon993	file:
hglob	gdb/testsuite/gdb.multi/hello.c	/^short hglob = 1;$/;"	v
hgot	bfd/elf-bfd.h	/^  struct elf_link_hash_entry *hgot;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_link_hash_entry
hh	bfd/elf32-hppa.c	/^  struct elf32_hppa_link_hash_entry *hh;$/;"	m	struct:elf32_hppa_stub_hash_entry	typeref:struct:elf32_hppa_stub_hash_entry::elf32_hppa_link_hash_entry	file:
hh	bfd/elf32-metag.c	/^  struct elf_metag_link_hash_entry *hh;$/;"	m	struct:elf_metag_stub_hash_entry	typeref:struct:elf_metag_stub_hash_entry::elf_metag_link_hash_entry	file:
hh	bfd/elf32-nios2.c	/^  struct elf32_nios2_link_hash_entry *hh;$/;"	m	struct:elf32_nios2_stub_hash_entry	typeref:struct:elf32_nios2_stub_hash_entry::elf32_nios2_link_hash_entry	file:
hh_name	bfd/elf32-hppa.c	313;"	d	file:
hi	bfd/elf32-spu.c	/^  bfd_vma lo, hi;$/;"	m	struct:function_info	file:
hi	bfd/elf64-ppc.c	/^  unsigned char lo, hi;$/;"	m	struct:sfpr_def_parms	file:
hi	bfd/elfnn-riscv.c	/^  riscv_pcgp_hi_reloc *hi;$/;"	m	struct:__anon1093	file:
hi	gdb/gnulib/import/float.in.h	/^    struct { double hi; double lo; } dd;$/;"	m	struct:gl_long_double_union::__anon1813
hi	gdb/gnulib/import/float.in.h	/^    struct { unsigned int lo; unsigned int hi; unsigned int exponent; } xd;$/;"	m	struct:gl_long_double_union::__anon1812
hi	gdb/memattr.h	/^  CORE_ADDR hi;$/;"	m	struct:mem_region
hi	gdb/mips-tdep.h	/^  int hi;		\/* Multiply\/divide temp.  *\/$/;"	m	struct:mips_regnum
hi	include/opcode/crx.h	/^    hi, lo,$/;"	e	enum:__anon1260
hi	sim/common/cgen-types.h	/^typedef struct { SI hi,lo; } DI;$/;"	m	struct:__anon650
hi16_rel_addr	bfd/elf32-score.c	/^static bfd_byte *hi16_rel_addr;$/;"	v	file:
hi16_rel_addr	bfd/elf32-score7.c	/^static bfd_byte *hi16_rel_addr;$/;"	v	file:
hi16_reloc_p	bfd/elfxx-mips.c	/^hi16_reloc_p (int r_type)$/;"	f	file:
hi16s_counter	bfd/elf32-v850.c	/^static unsigned long    hi16s_counter;$/;"	v	file:
hi16s_location	bfd/elf32-v850.c	/^hi16s_location;$/;"	t	typeref:struct:hi16s_location	file:
hi16s_location	bfd/elf32-v850.c	/^typedef struct hi16s_location$/;"	s	file:
hi_addend	bfd/elfnn-riscv.c	/^  bfd_vma hi_addend;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
hi_addr	bfd/elfnn-riscv.c	/^  bfd_vma hi_addr;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
hi_addr	gdb/s390-linux-nat.c	/^  CORE_ADDR hi_addr;$/;"	m	struct:watch_area	file:
hi_addr	opcodes/riscv-dis.c	/^  bfd_vma hi_addr[OP_MASK_RD + 1];$/;"	m	struct:riscv_private_data	file:
hi_bit_nr	sim/igen/igen.h	/^  int hi_bit_nr;$/;"	m	struct:_igen_options
hi_bit_nr	sim/ppc/igen.c	/^int hi_bit_nr;$/;"	v
hi_bit_nr	sim/ppc/ld-insn.c	/^int hi_bit_nr;$/;"	v
hi_bit_nr_option	sim/igen/ld-insn.c	/^  hi_bit_nr_option,$/;"	e	enum:__anon592	file:
hi_history	sim/mips/sim-main.h	/^  hilo_history hi_history;$/;"	m	struct:_sim_cpu
hi_relocs	bfd/elfnn-riscv.c	/^  htab_t hi_relocs;$/;"	m	struct:__anon1092	file:
hi_sec_off	bfd/elfnn-riscv.c	/^  bfd_vma hi_sec_off;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
hi_sec_off	bfd/elfnn-riscv.c	/^  bfd_vma hi_sec_off;$/;"	m	struct:riscv_pcgp_lo_reloc	file:
hi_sym	bfd/elfnn-riscv.c	/^  unsigned hi_sym;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
hiaddr	include/hp-symtab.h	/^  CORE_ADDR hiaddr;            \/* highest address of function  *\/$/;"	m	struct:dntt_type_doc_function
hiaddr	include/hp-symtab.h	/^  CORE_ADDR hiaddr;$/;"	m	struct:dntt_type_function
hiadj	bfd/elf32-nios2.c	/^bfd_vma hiadj (bfd_vma symbol_value)$/;"	f	file:
hibob	gdb/testsuite/gdb.cp/ovsrch3.cc	/^A::B::inner::hibob (int a_param) const$/;"	f	class:A::B::inner
hibob	gdb/testsuite/gdb.cp/ovsrch3.cc	/^A::outer::hibob (int a_param) const$/;"	f	class:A::outer
hibob	gdb/testsuite/gdb.cp/ovsrch4.cc	/^A::B::inner::hibob (char *a_param) const$/;"	f	class:A::B::inner
hibob	gdb/testsuite/gdb.cp/ovsrch4.cc	/^A::outer::hibob (char *a_param) const$/;"	f	class:A::outer
hidden_longjmp	gdb/testsuite/gdb.base/longjmp.c	/^hidden_longjmp (void)$/;"	f
hide	gdb/testsuite/gdb.reverse/ms1.c	/^hide (int x)$/;"	f
hide_symbol	bfd/elflink.c	/^  void (*hide_symbol) (struct bfd_link_info *, struct elf_link_hash_entry *,$/;"	m	struct:elf_gc_sweep_symbol_info	file:
high	bfd/dwarf2.c	/^  bfd_vma high;$/;"	m	struct:arange	file:
high	bfd/tekhex.c	/^  bfd_vma high;$/;"	m	struct:__anon1030	file:
high	bfd/vms-alpha.c	/^  bfd_vma high;$/;"	m	struct:funcinfo	file:
high	bfd/vms-alpha.c	/^  bfd_vma high;$/;"	m	struct:module	file:
high	gdb/gdbtypes.h	/^  struct dynamic_prop high;$/;"	m	struct:range_bounds	typeref:struct:range_bounds::dynamic_prop
high	include/hp-symtab.h	/^  CORE_ADDR     high;$/;"	m	struct:quick_alias
high	sim/mn10300/mn10300_sim.h	/^  uint32 low, high;$/;"	m	struct:__anon798
highWordToU64	sim/aarch64/simulator.c	13073;"	d	file:
high_	readline/examples/readlinebuf.h	/^	int high_;$/;"	m	class:readlinebuf
high_addr	bfd/dwarf2.c	/^  bfd_vma		high_addr;$/;"	m	struct:lookup_funcinfo	file:
high_first	include/opcode/tic6x.h	/^  unsigned short high_first;$/;"	m	struct:__anon1314
high_last	include/opcode/tic6x.h	/^  unsigned short high_last;$/;"	m	struct:__anon1314
high_pc	bfd/dwarf1.c	/^  unsigned long high_pc;$/;"	m	struct:die_info	file:
high_pc	bfd/dwarf1.c	/^  unsigned long high_pc;$/;"	m	struct:dwarf1_func	file:
high_pc	bfd/dwarf1.c	/^  unsigned long high_pc;$/;"	m	struct:dwarf1_unit	file:
high_water	gdb/gnulib/import/alloca.c	/^    long high_water;            \/* Stack high-water mark.  *\/$/;"	m	struct:stk_stat	file:
high_water	libiberty/alloca.c	/^    long high_water;		\/* Stack high-water mark.  *\/$/;"	m	struct:stk_stat	file:
high_water	zlib/deflate.h	/^    ulg high_water;$/;"	m	struct:internal_state
highbound	include/hp-symtab.h	/^  int highbound;$/;"	m	struct:dntt_type_subrange
higher	sim/common/sim-arange.h	/^  struct _addr_range_tree *higher;$/;"	m	struct:_addr_range_tree	typeref:struct:_addr_range_tree::_addr_range_tree
higher_prime_index	libiberty/hashtab.c	/^higher_prime_index (unsigned long n)$/;"	f	file:
higher_prime_number	bfd/hash.c	/^higher_prime_number (unsigned long n)$/;"	f	file:
highest	gdb/testsuite/gdb.base/ptype.c	/^struct highest$/;"	s	file:
highest_address_space_num	gdb/progspace.c	/^static int highest_address_space_num;$/;"	v	file:
highest_fork_num	gdb/linux-fork.c	/^static int highest_fork_num;$/;"	v	file:
highest_inferior_num	gdb/inferior.c	/^static int highest_inferior_num;$/;"	v	file:
highest_mmapped_page	sim/cris/sim-main.h	/^  struct cris_sim_mmapped_page *highest_mmapped_page;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::cris_sim_mmapped_page
highest_skiplist_entry_num	gdb/skip.c	/^static int highest_skiplist_entry_num = 0;$/;"	v	file:
highest_sp	sim/m32c/reg.c	/^static int highest_sp = 0, lowest_sp = 0xffffff;$/;"	v	file:
highest_sp	sim/rx/reg.c	/^static int highest_sp = 0, lowest_sp = 0xffffff;$/;"	v	file:
highest_thread_num	gdb/inferior.h	/^  int highest_thread_num = 0;$/;"	m	class:inferior
highest_thread_num	gdb/thread.c	/^static int highest_thread_num;$/;"	v	file:
highest_ui_num	gdb/top.c	/^static int highest_ui_num;$/;"	v	file:
highhex	gdb/stubs/sh-stub.c	/^char highhex(int  x)$/;"	f
highlight	gdb/tui/tui-data.h	/^  int highlight;$/;"	m	struct:tui_data_element
highlight	gdb/tui/tui-data.h	/^  int highlight;$/;"	m	struct:tui_win_element
highpc	gdb/dwarf2read.c	/^    CORE_ADDR highpc = 0;$/;"	m	struct:allocate_on_obstack	file:
highwater	zlib/test/infcover.c	/^    size_t total, highwater;    \/* total allocations, and largest total *\/$/;"	m	struct:mem_zone	file:
hilo_access	sim/mips/sim-main.h	/^} hilo_access;$/;"	t	typeref:struct:_hilo_access
hilo_history	sim/mips/sim-main.h	/^} hilo_history;$/;"	t	typeref:struct:_hilo_history
hindex	readline/rlprivate.h	/^  int hindex;$/;"	m	struct:__rl_search_context
hint_error	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct hint_error {$/;"	s	file:
hint_error	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct hint_error {$/;"	s	file:
hint_option	include/opcode/aarch64.h	/^      const struct aarch64_name_value_pair *hint_option;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::aarch64_name_value_pair
hipreal	include/vms/lbr.h	/^  unsigned char hipreal[4];$/;"	m	struct:vms_lhd
hiprusd	include/vms/lbr.h	/^  unsigned char hiprusd[4];$/;"	m	struct:vms_lhd
hiscope	include/hp-symtab.h	/^  sltpointer      hiscope;	\/* end of defined scope         *\/$/;"	m	struct:quick_class
hist_error	readline/histexpand.c	/^hist_error(s, start, current, errtype)$/;"	f	file:
hist_file	readline/examples/rlfe/rlfe.c	/^static char *hist_file = 0;$/;"	v	file:
hist_inittime	readline/history.c	/^hist_inittime ()$/;"	f	file:
hist_size	readline/examples/rlfe/rlfe.c	/^static int  hist_size = 0;$/;"	v	file:
hist_string_extract_single_quoted	readline/histexpand.c	/^hist_string_extract_single_quoted (string, sindex, flags)$/;"	f	file:
histbuf	sim/erc32/sis.h	/^    struct histype *histbuf;$/;"	m	struct:pstate	typeref:struct:pstate::histype
histdata_t	readline/history.h	/^typedef char *histdata_t;$/;"	t
histdata_t	readline/history.h	/^typedef void *histdata_t;$/;"	t
histind	sim/erc32/sis.h	/^    uint32          histind;$/;"	m	struct:pstate
histlen	sim/erc32/sis.h	/^    uint32          histlen;	\/* Trace history management *\/$/;"	m	struct:pstate
history_	readline/examples/readlinebuf.h	/^	bool history_;$/;"	m	class:readlinebuf
history_arg_extract	readline/histexpand.c	/^history_arg_extract (first, last, string)$/;"	f
history_base	readline/history.c	/^int history_base = 1;$/;"	v
history_comment_char	readline/histexpand.c	/^char history_comment_char = '\\0';$/;"	v
history_do_write	readline/histfile.c	/^history_do_write (filename, nelements, overwrite)$/;"	f	file:
history_expand	readline/histexpand.c	/^history_expand (hstring, output)$/;"	f
history_expand_internal	readline/histexpand.c	/^history_expand_internal (string, start, end_index_ptr, ret_string, current_line)$/;"	f	file:
history_expansion_char	readline/histexpand.c	/^char history_expansion_char = '!';$/;"	v
history_expansion_p	gdb/top.c	/^\/* static *\/ int history_expansion_p;$/;"	v
history_filename	gdb/top.c	/^static char *history_filename;$/;"	v	file:
history_filename	readline/histfile.c	/^history_filename (filename)$/;"	f	file:
history_find_word	readline/histexpand.c	/^history_find_word (line, ind)$/;"	f	file:
history_get	readline/history.c	/^history_get (offset)$/;"	f
history_get_history_state	readline/history.c	/^history_get_history_state ()$/;"	f
history_get_time	readline/history.c	/^history_get_time (hist)$/;"	f
history_index	sim/m68hc11/interrupts.h	/^  int               history_index;$/;"	m	struct:interrupts
history_inhibit_expansion_function	readline/histexpand.c	/^rl_linebuf_func_t *history_inhibit_expansion_function;$/;"	v
history_is_stifled	readline/history.c	/^history_is_stifled ()$/;"	f
history_length	readline/history.c	/^int history_length;$/;"	v
history_list	readline/history.c	/^history_list ()$/;"	f
history_max_entries	readline/history.c	/^int history_max_entries;$/;"	v
history_no_expand_chars	readline/histexpand.c	/^char *history_no_expand_chars = " \\t\\n\\r=";$/;"	v
history_offset	readline/history.c	/^int history_offset;$/;"	v
history_pos	readline/rlprivate.h	/^  int history_pos;$/;"	m	struct:__rl_search_context
history_quotes_inhibit_expansion	readline/histexpand.c	/^int history_quotes_inhibit_expansion = 0;$/;"	v
history_remove_duplicates	gdb/top.c	/^static int history_remove_duplicates = 0;$/;"	v	file:
history_search	readline/histsearch.c	/^history_search (string, direction)$/;"	f
history_search_delimiter_chars	readline/histsearch.c	/^char *history_search_delimiter_chars = (char *)NULL;$/;"	v
history_search_internal	readline/histsearch.c	/^history_search_internal (string, direction, anchored)$/;"	f	file:
history_search_pos	readline/histsearch.c	/^history_search_pos (string, dir, pos)$/;"	f
history_search_prefix	readline/histsearch.c	/^history_search_prefix (string, direction)$/;"	f
history_search_string	readline/search.c	/^static char *history_search_string;$/;"	v	file:
history_set_history_state	readline/history.c	/^history_set_history_state (state)$/;"	f
history_set_pos	readline/history.c	/^history_set_pos (pos)$/;"	f
history_size	readline/history.c	/^static int history_size;$/;"	v	file:
history_size_setshow_var	gdb/top.c	/^static int history_size_setshow_var = -2;$/;"	v	file:
history_stifled	readline/history.c	/^static int history_stifled;$/;"	v	file:
history_string_size	readline/search.c	/^static int history_string_size;$/;"	v	file:
history_subst_char	readline/histexpand.c	/^char history_subst_char = '^';$/;"	v
history_substring	readline/histexpand.c	/^history_substring (string, start, end)$/;"	f	file:
history_tokenize	readline/histexpand.c	/^history_tokenize (string)$/;"	f
history_tokenize_internal	readline/histexpand.c	/^history_tokenize_internal (string, wind, indp)$/;"	f	file:
history_tokenize_word	readline/histexpand.c	/^history_tokenize_word (string, ind)$/;"	f	file:
history_total_bytes	readline/history.c	/^history_total_bytes ()$/;"	f
history_truncate_file	readline/histfile.c	/^history_truncate_file (fname, lines)$/;"	f
history_word_delimiters	readline/histexpand.c	/^char *history_word_delimiters = HISTORY_WORD_DELIMITERS;$/;"	v
history_write_timestamps	readline/histfile.c	/^int history_write_timestamps = 0;$/;"	v
histype	sim/erc32/sis.h	/^struct histype {$/;"	s
hit	gdb/mi/mi-cmds.c	/^  int hit;$/;"	m	struct:mi_cmd_stats	file:
hit_count	gdb/breakpoint.h	/^  int hit_count = 0;$/;"	m	struct:breakpoint
hit_count	gdb/gdbserver/tracepoint.c	/^  uint64_t hit_count;$/;"	m	struct:tracepoint	file:
hit_count	gdb/remote.c	/^  ULONGEST hit_count = 0;$/;"	m	struct:readahead_cache	file:
hit_count	gdb/tracepoint.h	/^  int hit_count = 0;$/;"	m	struct:uploaded_tp
hit_singlestep_breakpoint	gdb/infrun.c	/^  int hit_singlestep_breakpoint;$/;"	m	struct:execution_control_state	file:
hitbottom	gdb/testsuite/gdb.base/funcargs.c	/^void hitbottom ()$/;"	f
hithere2	gdb/testsuite/gdb.base/gdb1555.c	/^int hithere2()$/;"	f
hits	gdb/gnulib/import/alloca.c	/^    long hits;                  \/* Number of internal buffer hits.  *\/$/;"	m	struct:stk_stat	file:
hits	gdb/symtab.c	/^  unsigned int hits;$/;"	m	struct:block_symbol_cache	file:
hits	libiberty/alloca.c	/^    long hits;			\/* Number of internal buffer hits.  *\/$/;"	m	struct:stk_stat	file:
hits	sim/common/cgen-scache.h	/^  unsigned long hits, misses;$/;"	m	struct:cpu_scache
hits	sim/frv/cache.h	/^  unsigned long hits;       \/* number of cache hits.  *\/$/;"	m	struct:__anon243
hlen	readline/rlprivate.h	/^  int hlen;$/;"	m	struct:__rl_search_context
hleprefixok	opcodes/i386-opc.h	/^  unsigned int hleprefixok:2;$/;"	m	struct:i386_opcode_modifier
hlt	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*0*\/	hlt$/;"	l
hlt	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*6*\/	hlt$/;"	l
hlt	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*7*\/	hlt$/;"	l
hlt	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^\/*a*\/	hlt$/;"	l
hoist_existing_locations	gdb/breakpoint.c	/^hoist_existing_locations (struct breakpoint *b, struct program_space *pspace)$/;"	f	file:
hold	sim/erc32/sis.h	/^    uint32          hold;	\/* IU hold cycles in current inst *\/$/;"	m	struct:pstate
hold	zlib/contrib/masmx64/inffas8664.c	/^\/* 80   40 *\/ size_t \/*unsigned long *\/hold;       \/* edx rdx  local strm->hold *\/$/;"	m	struct:inffast_ar	file:
hold	zlib/inflate.h	/^    unsigned long hold;         \/* input bit accumulator *\/$/;"	m	struct:inflate_state
hold_callback	gdb/stubs/ia64vms-stub.c	/^hold_callback (pthreadDebugClient_t context,$/;"	f	file:
hold_mm	zlib/contrib/inflate86/inffast.S	/^#define hold_mm    %mm0$/;"	d
hold_r	zlib/contrib/inflate86/inffast.S	/^#define hold_r     %ebp$/;"	d
hold_state	zlib/contrib/inflate86/inffast.S	/^#define hold_state     48  \/* state->hold *\/$/;"	d
hold_state	zlib/contrib/masmx86/inffas32.asm	/^hold_state	 equ	(44+4+zlib1222sup)	;\/* state->hold	*\/$/;"	d
holdt	sim/erc32/sis.h	/^    uint64          holdt;$/;"	m	struct:pstate
hook_char_replace	libiberty/testsuite/test-expandargv.c	/^hook_char_replace (char *string, size_t len, char replacethis, char withthis)$/;"	f
hook_in	gdb/cli/cli-decode.h	/^    unsigned int hook_in : 1;$/;"	m	struct:cmd_list_element
hook_post	gdb/cli/cli-decode.h	/^    struct cmd_list_element *hook_post = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
hook_pre	gdb/cli/cli-decode.h	/^    struct cmd_list_element *hook_pre = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
hook_type	gdb/corefile.c	/^typedef void (*hook_type) (const char *);$/;"	t	file:
hookee_post	gdb/cli/cli-decode.h	/^    struct cmd_list_element *hookee_post = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
hookee_pre	gdb/cli/cli-decode.h	/^    struct cmd_list_element *hookee_pre = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
hop_me	gdb/testsuite/gdb.threads/threxit-hop-specific.c	/^hop_me (void)$/;"	f
horizontal_offset	gdb/tui/tui-data.h	/^  int horizontal_offset;	\/* Used for horizontal scroll.  *\/$/;"	m	struct:tui_source_info
host	sim/cris/dv-rv.c	/^  const char *host;$/;"	m	struct:_hw_rv_device	file:
host_addr	sim/common/sim-events.c	/^  void *host_addr;$/;"	m	struct:_sim_event	file:
host_address_to_string	gdb/common/print-utils.h	75;"	d
host_address_to_string_1	gdb/common/print-utils.c	/^host_address_to_string_1 (const void *addr)$/;"	f
host_callback	include/gdb/callback.h	/^typedef struct host_callback_struct host_callback;$/;"	t	typeref:struct:host_callback_struct
host_callback_struct	include/gdb/callback.h	/^struct host_callback_struct $/;"	s
host_callbacks	sim/rl78/gdb-if.c	/^static struct host_callback_struct *host_callbacks;$/;"	v	typeref:struct:host_callback_struct	file:
host_char_to_target	gdb/utils.c	/^host_char_to_target (struct gdbarch *gdbarch, int c, int *target_c)$/;"	f	file:
host_charset	gdb/charset.c	/^host_charset (void)$/;"	f
host_charset_name	gdb/charset.c	/^static const char *host_charset_name = "auto";$/;"	v	file:
host_double	gdb/target-float.c	/^  host_double,$/;"	e	enum:target_float_ops_kind	file:
host_double_format	gdb/target-float.c	/^static const struct floatformat *host_double_format = GDB_HOST_DOUBLE_FORMAT;$/;"	v	typeref:struct:floatformat	file:
host_float	gdb/target-float.c	/^  host_float = 0,$/;"	e	enum:target_float_ops_kind	file:
host_float_format	gdb/target-float.c	/^static const struct floatformat *host_float_format = GDB_HOST_FLOAT_FORMAT;$/;"	v	typeref:struct:floatformat	file:
host_hex_value	gdb/charset.c	/^host_hex_value (char c)$/;"	f
host_letter_to_control_character	gdb/charset.c	/^host_letter_to_control_character (char c)$/;"	f
host_little_endian	sim/sh/interp.c	122;"	d	file:
host_long_double	gdb/target-float.c	/^  host_long_double,$/;"	e	enum:target_float_ops_kind	file:
host_long_double_format	gdb/target-float.c	/^static const struct floatformat *host_long_double_format$/;"	v	typeref:struct:floatformat	file:
host_string_to_python_string	gdb/python/py-utils.c	/^host_string_to_python_string (const char *str)$/;"	f
host_time	sim/ppc/hw_nvram.c	/^  long host_time;$/;"	m	struct:_hw_nvram_device	file:
host_time	sim/ppc/hw_nvram.c	/^  time_t host_time;$/;"	m	struct:_hw_nvram_device	file:
host_to_bigendian	gdb/common/fileio.h	/^host_to_bigendian (LONGEST num, char *buf, int bytes)$/;"	f
host_to_fileio_error	gdb/common/fileio.c	/^host_to_fileio_error (int error)$/;"	f
host_to_fileio_mode	gdb/common/fileio.c	/^host_to_fileio_mode (mode_t num, fio_mode_t fnum)$/;"	f	file:
host_to_fileio_stat	gdb/common/fileio.c	/^host_to_fileio_stat (struct stat *st, struct fio_stat *fst)$/;"	f
host_to_fileio_time	gdb/common/fileio.h	/^host_to_fileio_time (time_t num, fio_time_t fnum)$/;"	f
host_to_fileio_uint	gdb/common/fileio.h	/^host_to_fileio_uint (long num, fio_uint_t fnum)$/;"	f
host_to_fileio_ulong	gdb/common/fileio.c	/^host_to_fileio_ulong (LONGEST num, fio_ulong_t fnum)$/;"	f	file:
host_val	include/gdb/callback.h	/^  int host_val;$/;"	m	struct:__anon1628
hostif	sim/arm/armdefs.h	/^  const struct Dbg_HostosInterface *hostif;$/;"	m	struct:ARMul_State	typeref:struct:ARMul_State::Dbg_HostosInterface
hostio_error	gdb/gdbserver/hostio.c	/^hostio_error (char *own_buf)$/;"	f	file:
hostio_fs_pid	gdb/gdbserver/hostio.c	/^static int hostio_fs_pid;$/;"	v	file:
hostio_handle_new_gdb_connection	gdb/gdbserver/hostio.c	/^hostio_handle_new_gdb_connection (void)$/;"	f
hostio_last_error	gdb/gdbserver/target.h	/^  void (*hostio_last_error) (char *buf);$/;"	m	struct:target_ops
hostio_last_error_from_errno	gdb/gdbserver/hostio-errno.c	/^hostio_last_error_from_errno (char *buf)$/;"	f
hostio_packet_error	gdb/gdbserver/hostio.c	/^hostio_packet_error (char *own_buf)$/;"	f	file:
hostio_reply	gdb/gdbserver/hostio.c	/^hostio_reply (char *own_buf, int result)$/;"	f	file:
hostio_reply_with_data	gdb/gdbserver/hostio.c	/^hostio_reply_with_data (char *own_buf, char *buffer, int len,$/;"	f	file:
how	gdb/dwarf2-frame.h	/^  enum dwarf2_frame_reg_rule how;$/;"	m	struct:dwarf2_frame_state_reg	typeref:enum:dwarf2_frame_state_reg::dwarf2_frame_reg_rule
how	include/opcode/h8300.h	/^  int how;$/;"	m	struct:h8_opcode
how	zlib/gzguts.h	/^    int how;                \/* 0: get header, 1: copy, 2: decompress *\/$/;"	m	struct:__anon985
howto	bfd/bfd-in2.h	/^  reloc_howto_type *howto;$/;"	m	struct:reloc_cache_entry
howto	bfd/elf32-arc.c	/^  reloc_howto_type *howto;$/;"	m	struct:arc_relocation_data	file:
howto	bfd/elfnn-riscv.c	/^  reloc_howto_type *		 howto;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
howto_index	bfd/elf32-h8300.c	/^  unsigned char howto_index;$/;"	m	struct:elf_reloc_map	file:
howto_list	bfd/elf32-arc.c	/^enum howto_list$/;"	g	file:
howto_table	bfd/coff-i386.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table	bfd/coff-ia64.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table	bfd/coff-x86_64.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table	bfd/elf32-m68k.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table	bfd/elf32-vax.c	/^static reloc_howto_type howto_table[] = {$/;"	v	file:
howto_table	bfd/elfxx-loongarch.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table	bfd/elfxx-riscv.c	/^static reloc_howto_type howto_table[] =$/;"	v	file:
howto_table_ext	bfd/aoutx.h	/^reloc_howto_type howto_table_ext[] =$/;"	v
howto_table_ext	bfd/aoutx.h	174;"	d
howto_table_lookup	bfd/elf32-arc.c	/^const int howto_table_lookup[] =$/;"	v
howto_table_pdp11	bfd/pdp11.c	/^reloc_howto_type howto_table_pdp11[] =$/;"	v
howto_table_std	bfd/aoutx.h	/^reloc_howto_type howto_table_std[] =$/;"	v
howto_table_std	bfd/aoutx.h	175;"	d
hp_demangling	include/demangle.h	/^  hp_demangling = DMGL_HP,$/;"	e	enum:demangling_styles
hp_language	include/hp-symtab.h	/^enum hp_language$/;"	g
hp_type	include/hp-symtab.h	/^enum hp_type$/;"	g
hplt	bfd/elf-bfd.h	/^  struct elf_link_hash_entry *hplt;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_link_hash_entry
hppa32_cannot_fetch_register	gdb/hppa-tdep.c	/^hppa32_cannot_fetch_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa32_cannot_store_register	gdb/hppa-tdep.c	/^hppa32_cannot_store_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa32_convert_from_func_ptr_addr	gdb/hppa-tdep.c	/^hppa32_convert_from_func_ptr_addr (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
hppa32_elf_local_refcounts	bfd/elf32-hppa.c	/^hppa32_elf_local_refcounts (bfd *abfd)$/;"	f	file:
hppa32_frame_align	gdb/hppa-tdep.c	/^hppa32_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
hppa32_num_regs	gdb/hppa-tdep.c	/^static const int hppa32_num_regs = 128;$/;"	v	file:
hppa32_push_dummy_call	gdb/hppa-tdep.c	/^hppa32_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
hppa32_register_name	gdb/hppa-tdep.c	/^hppa32_register_name (struct gdbarch *gdbarch, int i)$/;"	f	file:
hppa32_register_type	gdb/hppa-tdep.c	/^hppa32_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa32_return_value	gdb/hppa-tdep.c	/^hppa32_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
hppa64_cannot_fetch_register	gdb/hppa-tdep.c	/^hppa64_cannot_fetch_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa64_cannot_store_register	gdb/hppa-tdep.c	/^hppa64_cannot_store_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa64_convert_code_addr_to_fptr	gdb/hppa-tdep.c	/^hppa64_convert_code_addr_to_fptr (struct gdbarch *gdbarch, CORE_ADDR code)$/;"	f	file:
hppa64_dwarf_reg_to_regnum	gdb/hppa-tdep.c	/^hppa64_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
hppa64_elf_local_refcounts	bfd/elf64-hppa.c	/^hppa64_elf_local_refcounts (bfd *abfd)$/;"	f	file:
hppa64_elf_size_info	bfd/elf64-hppa.c	/^const struct elf_size_info hppa64_elf_size_info =$/;"	v	typeref:struct:elf_size_info
hppa64_floating_p	gdb/hppa-tdep.c	/^hppa64_floating_p (const struct type *type)$/;"	f	file:
hppa64_frame_align	gdb/hppa-tdep.c	/^hppa64_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
hppa64_integral_or_pointer_p	gdb/hppa-tdep.c	/^hppa64_integral_or_pointer_p (const struct type *type)$/;"	f	file:
hppa64_link_hash_newfunc	bfd/elf64-hppa.c	/^hppa64_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
hppa64_num_regs	gdb/hppa-tdep.c	/^static const int hppa64_num_regs = 96;$/;"	v	file:
hppa64_push_dummy_call	gdb/hppa-tdep.c	/^hppa64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
hppa64_register_name	gdb/hppa-tdep.c	/^hppa64_register_name (struct gdbarch *gdbarch, int i)$/;"	f	file:
hppa64_register_type	gdb/hppa-tdep.c	/^hppa64_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
hppa64_return_value	gdb/hppa-tdep.c	/^hppa64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
hppa_add_stub	bfd/elf32-hppa.c	/^hppa_add_stub (const char *stub_name,$/;"	f	file:
hppa_addr_bits_remove	gdb/hppa-tdep.c	/^hppa_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
hppa_arg_reloc	bfd/elf-bfd.h	/^      unsigned int hppa_arg_reloc;$/;"	m	union:__anon1031::__anon1032
hppa_arg_reloc	bfd/som.h	/^      unsigned int hppa_arg_reloc;$/;"	m	struct:som_symbol::__anon1094::__anon1095
hppa_break_insn	gdb/hppa-tdep.c	/^constexpr gdb_byte hppa_break_insn[] = {0x00, 0x01, 0x00, 0x04};$/;"	v
hppa_breakpoint	gdb/hppa-tdep.c	/^typedef BP_MANIPULATION (hppa_break_insn) hppa_breakpoint;$/;"	t	file:
hppa_build_one_stub	bfd/elf32-hppa.c	/^hppa_build_one_stub (struct bfd_hash_entry *bh, void *in_arg)$/;"	f	file:
hppa_debug	gdb/hppa-tdep.c	/^static int hppa_debug = 0;$/;"	v	file:
hppa_dummy_id	gdb/hppa-tdep.c	/^hppa_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
hppa_dump_tdep	gdb/hppa-tdep.c	/^hppa_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
hppa_dwarf_reg_to_regnum	gdb/hppa-linux-tdep.c	/^hppa_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
hppa_elf_hash_entry	bfd/elf32-hppa.c	300;"	d	file:
hppa_elf_hash_entry	bfd/elf64-hppa.c	153;"	d	file:
hppa_elf_local_got_tls_type	bfd/elf32-hppa.c	310;"	d	file:
hppa_extract_14	gdb/hppa-tdep.c	/^hppa_extract_14 (unsigned word)$/;"	f
hppa_extract_17	gdb/hppa-tdep.c	/^hppa_extract_17 (unsigned word)$/;"	f
hppa_extract_21	gdb/hppa-tdep.c	/^hppa_extract_21 (unsigned word)$/;"	f
hppa_extract_5R_store	gdb/hppa-tdep.c	/^hppa_extract_5R_store (unsigned word)$/;"	f
hppa_extract_5_load	gdb/hppa-tdep.c	/^hppa_extract_5_load (unsigned word)$/;"	f
hppa_extract_5r_store	gdb/hppa-tdep.c	/^hppa_extract_5r_store (unsigned word)$/;"	f
hppa_fallback_frame_cache	gdb/hppa-tdep.c	/^hppa_fallback_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
hppa_fallback_frame_prev_register	gdb/hppa-tdep.c	/^hppa_fallback_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
hppa_fallback_frame_this_id	gdb/hppa-tdep.c	/^hppa_fallback_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
hppa_fallback_frame_unwind	gdb/hppa-tdep.c	/^static const struct frame_unwind hppa_fallback_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
hppa_fetch_pointer_argument	gdb/hppa-tdep.c	/^hppa_fetch_pointer_argument (struct frame_info *frame, int argi, $/;"	f	file:
hppa_field_adjust	bfd/libhppa.h	/^hppa_field_adjust (bfd_vma sym_val,$/;"	f
hppa_find_global_pointer	gdb/hppa-tdep.c	/^hppa_find_global_pointer (struct gdbarch *gdbarch, struct value *function)$/;"	f	file:
hppa_find_unwind_entry_in_block	gdb/hppa-tdep.c	/^hppa_find_unwind_entry_in_block (struct frame_info *this_frame)$/;"	f	file:
hppa_frame_cache	gdb/hppa-tdep.c	/^hppa_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
hppa_frame_cache	gdb/hppa-tdep.c	/^struct hppa_frame_cache$/;"	s	file:
hppa_frame_prev_register	gdb/hppa-tdep.c	/^hppa_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
hppa_frame_prev_register_helper	gdb/hppa-tdep.c	/^hppa_frame_prev_register_helper (struct frame_info *this_frame,$/;"	f
hppa_frame_this_id	gdb/hppa-tdep.c	/^hppa_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
hppa_frame_unwind	gdb/hppa-tdep.c	/^static const struct frame_unwind hppa_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
hppa_frame_unwind_sniffer	gdb/hppa-tdep.c	/^hppa_frame_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
hppa_gdbarch_init	gdb/hppa-tdep.c	/^hppa_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
hppa_get_field	gdb/hppa-tdep.c	/^hppa_get_field (unsigned word, int from, int to)$/;"	f
hppa_get_stub_entry	bfd/elf32-hppa.c	/^hppa_get_stub_entry (const asection *input_section,$/;"	f	file:
hppa_import_pic_stub	gdb/hppa-tdep.c	/^static struct insn_pattern hppa_import_pic_stub[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_import_stub	gdb/hppa-tdep.c	/^static struct insn_pattern hppa_import_stub[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_in_dyncall	gdb/hppa-tdep.c	/^hppa_in_dyncall (CORE_ADDR pc)$/;"	f	file:
hppa_in_solib_call_trampoline	gdb/hppa-tdep.c	/^hppa_in_solib_call_trampoline (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
hppa_init_objfile_priv_data	gdb/hppa-tdep.c	/^hppa_init_objfile_priv_data (struct objfile *objfile)$/;"	f	file:
hppa_link_hash_newfunc	bfd/elf32-hppa.c	/^hppa_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
hppa_link_hash_table	bfd/elf32-hppa.c	296;"	d	file:
hppa_link_hash_table	bfd/elf64-hppa.c	149;"	d	file:
hppa_linux_find_global_pointer	gdb/hppa-linux-tdep.c	/^hppa_linux_find_global_pointer (struct gdbarch *gdbarch,$/;"	f	file:
hppa_linux_fpregmap	gdb/hppa-linux-tdep.c	/^static const struct regcache_map_entry hppa_linux_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
hppa_linux_fpregset	gdb/hppa-linux-tdep.c	/^static const struct regset hppa_linux_fpregset =$/;"	v	typeref:struct:regset	file:
hppa_linux_gregmap	gdb/hppa-linux-tdep.c	/^static const struct regcache_map_entry hppa_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
hppa_linux_init_abi	gdb/hppa-linux-tdep.c	/^hppa_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
hppa_linux_iterate_over_regset_sections	gdb/hppa-linux-tdep.c	/^hppa_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
hppa_linux_register_addr	gdb/hppa-linux-nat.c	/^hppa_linux_register_addr (int regno, CORE_ADDR blockend)$/;"	f	file:
hppa_linux_regset	gdb/hppa-linux-tdep.c	/^static const struct regset hppa_linux_regset =$/;"	v	typeref:struct:regset	file:
hppa_linux_sigtramp_find_sigcontext	gdb/hppa-linux-tdep.c	/^hppa_linux_sigtramp_find_sigcontext (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
hppa_linux_sigtramp_frame_prev_register	gdb/hppa-linux-tdep.c	/^hppa_linux_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
hppa_linux_sigtramp_frame_sniffer	gdb/hppa-linux-tdep.c	/^hppa_linux_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
hppa_linux_sigtramp_frame_this_id	gdb/hppa-linux-tdep.c	/^hppa_linux_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
hppa_linux_sigtramp_frame_unwind	gdb/hppa-linux-tdep.c	/^static const struct frame_unwind hppa_linux_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
hppa_linux_sigtramp_frame_unwind_cache	gdb/hppa-linux-tdep.c	/^hppa_linux_sigtramp_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
hppa_linux_sigtramp_unwind_cache	gdb/hppa-linux-tdep.c	/^struct hppa_linux_sigtramp_unwind_cache$/;"	s	file:
hppa_linux_target_write_pc	gdb/hppa-linux-tdep.c	/^hppa_linux_target_write_pc (struct regcache *regcache, CORE_ADDR v)$/;"	f	file:
hppa_long_branch_pic_stub	gdb/hppa-tdep.c	/^static struct insn_pattern hppa_long_branch_pic_stub[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_long_branch_stub	gdb/hppa-tdep.c	/^static struct insn_pattern hppa_long_branch_stub[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_lookup_stub_minimal_symbol	gdb/hppa-tdep.c	/^hppa_lookup_stub_minimal_symbol (const char *name,$/;"	f
hppa_low_hppa_sign_extend	gdb/hppa-tdep.c	/^hppa_low_hppa_sign_extend (unsigned val, unsigned bits)$/;"	f	file:
hppa_match_insns	gdb/hppa-tdep.c	/^hppa_match_insns (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
hppa_match_insns_relaxed	gdb/hppa-tdep.c	/^hppa_match_insns_relaxed (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
hppa_objfile_priv_data	gdb/hppa-tdep.c	/^static const struct objfile_data *hppa_objfile_priv_data = NULL;$/;"	v	typeref:struct:objfile_data	file:
hppa_objfile_private	gdb/hppa-tdep.c	/^struct hppa_objfile_private$/;"	s	file:
hppa_opcode_type	bfd/libhppa.h	/^enum hppa_opcode_type$/;"	g
hppa_plt_stub	gdb/hppa-tdep.c	/^static struct insn_pattern hppa_plt_stub[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_priv_level	bfd/som.h	/^      unsigned int hppa_priv_level;$/;"	m	struct:som_symbol::__anon1094::__anon1095
hppa_pseudo_register_read	gdb/hppa-tdep.c	/^hppa_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
hppa_read_pc	gdb/hppa-tdep.c	/^hppa_read_pc (readable_regcache *regcache)$/;"	f
hppa_rebuild_insn	bfd/libhppa.h	/^hppa_rebuild_insn (int insn, int value, int r_format)$/;"	f
hppa_record_segment_addr	bfd/elf32-hppa.c	/^hppa_record_segment_addr (bfd *abfd, asection *section, void *data)$/;"	f	file:
hppa_regnum	gdb/hppa-tdep.h	/^enum hppa_regnum$/;"	g
hppa_reloc_expr_type	bfd/libhppa.h	/^enum hppa_reloc_expr_type$/;"	g
hppa_reloc_expr_type_alt	bfd/libhppa.h	/^enum hppa_reloc_expr_type_alt$/;"	g
hppa_reloc_field_selector_type	bfd/libhppa.h	/^enum hppa_reloc_field_selector_type$/;"	g
hppa_reloc_field_selector_type_alt	bfd/libhppa.h	/^enum hppa_reloc_field_selector_type_alt$/;"	g
hppa_sign_extend	gdb/hppa-tdep.c	/^hppa_sign_extend (unsigned val, unsigned bits)$/;"	f	file:
hppa_sigtramp	gdb/hppa-linux-tdep.c	/^static struct insn_pattern hppa_sigtramp[] = {$/;"	v	typeref:struct:insn_pattern	file:
hppa_size_one_stub	bfd/elf32-hppa.c	/^hppa_size_one_stub (struct bfd_hash_entry *bh, void *in_arg)$/;"	f	file:
hppa_skip_prologue	gdb/hppa-tdep.c	/^hppa_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
hppa_skip_trampoline_code	gdb/hppa-tdep.c	/^hppa_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f
hppa_som_gen_reloc_type	bfd/som.c	/^hppa_som_gen_reloc_type (bfd *abfd,$/;"	f
hppa_som_reloc	bfd/som.c	/^hppa_som_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
hppa_som_vec	bfd/som.c	/^const bfd_target hppa_som_vec =$/;"	v
hppa_stack_frame_destroyed_p	gdb/hppa-tdep.c	/^hppa_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
hppa_stub_export	bfd/elf32-hppa.c	/^  hppa_stub_export,$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_frame_prev_register	gdb/hppa-tdep.c	/^hppa_stub_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
hppa_stub_frame_this_id	gdb/hppa-tdep.c	/^hppa_stub_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
hppa_stub_frame_unwind	gdb/hppa-tdep.c	/^static const struct frame_unwind hppa_stub_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
hppa_stub_frame_unwind_cache	gdb/hppa-tdep.c	/^hppa_stub_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
hppa_stub_hash_entry	bfd/elf32-hppa.c	303;"	d	file:
hppa_stub_hash_lookup	bfd/elf32-hppa.c	306;"	d	file:
hppa_stub_import	bfd/elf32-hppa.c	/^  hppa_stub_import,$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_import_shared	bfd/elf32-hppa.c	/^  hppa_stub_import_shared,$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_long_branch	bfd/elf32-hppa.c	/^  hppa_stub_long_branch,$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_long_branch_shared	bfd/elf32-hppa.c	/^  hppa_stub_long_branch_shared,$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_name	bfd/elf32-hppa.c	/^hppa_stub_name (const asection *input_section,$/;"	f	file:
hppa_stub_none	bfd/elf32-hppa.c	/^  hppa_stub_none$/;"	e	enum:elf32_hppa_stub_type	file:
hppa_stub_unwind_cache	gdb/hppa-tdep.c	/^struct hppa_stub_unwind_cache$/;"	s	file:
hppa_stub_unwind_sniffer	gdb/hppa-tdep.c	/^hppa_stub_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
hppa_symbol_address	gdb/hppa-tdep.c	/^hppa_symbol_address(const char *sym)$/;"	f
hppa_type_of_stub	bfd/elf32-hppa.c	/^hppa_type_of_stub (asection *input_sec,$/;"	f	file:
hppa_unwind_entry_compare	bfd/elf-hppa.h	/^hppa_unwind_entry_compare (const void *a, const void *b)$/;"	f
hppa_unwind_info	gdb/hppa-tdep.c	/^struct hppa_unwind_info$/;"	s	file:
hppa_unwind_pc	gdb/hppa-tdep.c	/^hppa_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f
hppa_write_pc	gdb/hppa-tdep.c	/^hppa_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f
hppabsd_core_core_file_failing_command	bfd/hppabsd-core.c	/^hppabsd_core_core_file_failing_command (bfd *abfd)$/;"	f	file:
hppabsd_core_core_file_failing_signal	bfd/hppabsd-core.c	/^hppabsd_core_core_file_failing_signal (bfd *abfd)$/;"	f	file:
hppabsd_core_core_file_matches_executable_p	bfd/hppabsd-core.c	51;"	d	file:
hppabsd_core_core_file_p	bfd/hppabsd-core.c	/^hppabsd_core_core_file_p (bfd *abfd)$/;"	f	file:
hppabsd_core_core_file_pid	bfd/hppabsd-core.c	52;"	d	file:
hppabsd_core_data	bfd/bfd-in2.h	/^      struct hppabsd_core_struct *hppabsd_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::hppabsd_core_struct
hppabsd_core_struct	bfd/hppabsd-core.c	/^struct hppabsd_core_struct$/;"	s	file:
hppabsd_dwarf2_frame_init_reg	gdb/hppa-bsd-tdep.c	/^hppabsd_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
hppabsd_find_global_pointer	gdb/hppa-bsd-tdep.c	/^hppabsd_find_global_pointer (struct gdbarch *gdbarch, struct value *function)$/;"	f	file:
hppabsd_init_abi	gdb/hppa-bsd-tdep.c	/^hppabsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
hppanbsd_collect_fpregset	gdb/hppa-nbsd-nat.c	/^hppanbsd_collect_fpregset (struct regcache *regcache,$/;"	f	file:
hppanbsd_collect_gregset	gdb/hppa-nbsd-nat.c	/^hppanbsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
hppanbsd_fpregset_supplies_p	gdb/hppa-nbsd-nat.c	/^hppanbsd_fpregset_supplies_p (int regnum)$/;"	f	file:
hppanbsd_gregset	gdb/hppa-nbsd-tdep.c	/^static const struct regset hppanbsd_gregset =$/;"	v	typeref:struct:regset	file:
hppanbsd_gregset_supplies_p	gdb/hppa-nbsd-nat.c	/^hppanbsd_gregset_supplies_p (int regnum)$/;"	f	file:
hppanbsd_init_abi	gdb/hppa-nbsd-tdep.c	/^hppanbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
hppanbsd_iterate_over_regset_sections	gdb/hppa-nbsd-tdep.c	/^hppanbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
hppanbsd_mc_reg_offset	gdb/hppa-nbsd-tdep.c	/^static int hppanbsd_mc_reg_offset[] =$/;"	v	file:
hppanbsd_reg_offset	gdb/hppa-nbsd-tdep.c	/^static int hppanbsd_reg_offset[] =$/;"	v	file:
hppanbsd_sigtramp_cache_init	gdb/hppa-nbsd-tdep.c	/^hppanbsd_sigtramp_cache_init (const struct tramp_frame *self,$/;"	f	file:
hppanbsd_sigtramp_si4	gdb/hppa-nbsd-tdep.c	/^static const struct tramp_frame hppanbsd_sigtramp_si4 =$/;"	v	typeref:struct:tramp_frame	file:
hppanbsd_supply_fpregset	gdb/hppa-nbsd-nat.c	/^hppanbsd_supply_fpregset (struct regcache *regcache, const void *fpregs)$/;"	f	file:
hppanbsd_supply_gregset	gdb/hppa-nbsd-nat.c	/^hppanbsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
hppanbsd_supply_gregset	gdb/hppa-nbsd-tdep.c	/^hppanbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
hppaobsd_collect_fpregset	gdb/hppa-obsd-nat.c	/^hppaobsd_collect_fpregset (struct regcache *regcache,$/;"	f	file:
hppaobsd_collect_gregset	gdb/hppa-obsd-nat.c	/^hppaobsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
hppaobsd_fpregset	gdb/hppa-obsd-tdep.c	/^static const struct regset hppaobsd_fpregset =$/;"	v	typeref:struct:regset	file:
hppaobsd_fpregset_supplies_p	gdb/hppa-obsd-nat.c	/^hppaobsd_fpregset_supplies_p (int regnum)$/;"	f	file:
hppaobsd_gregset	gdb/hppa-obsd-tdep.c	/^static const struct regset hppaobsd_gregset =$/;"	v	typeref:struct:regset	file:
hppaobsd_gregset_supplies_p	gdb/hppa-obsd-nat.c	/^hppaobsd_gregset_supplies_p (int regnum)$/;"	f	file:
hppaobsd_init_abi	gdb/hppa-obsd-tdep.c	/^hppaobsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
hppaobsd_iterate_over_regset_sections	gdb/hppa-obsd-tdep.c	/^hppaobsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
hppaobsd_supply_fpregset	gdb/hppa-obsd-nat.c	/^hppaobsd_supply_fpregset (struct regcache *regcache, const void *fpregs)$/;"	f	file:
hppaobsd_supply_fpregset	gdb/hppa-obsd-tdep.c	/^hppaobsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
hppaobsd_supply_gregset	gdb/hppa-obsd-nat.c	/^hppaobsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
hppaobsd_supply_gregset	gdb/hppa-obsd-tdep.c	/^hppaobsd_supply_gregset (const struct regset *regset,$/;"	f	file:
hprio_desc	sim/m68hc11/dv-m68hc11.c	/^io_reg_desc hprio_desc[] = {$/;"	v
hpux	readline/examples/rlfe/os.h	32;"	d
hpux_core_core_file_failing_command	bfd/hpux-core.c	/^hpux_core_core_file_failing_command (bfd *abfd)$/;"	f	file:
hpux_core_core_file_failing_signal	bfd/hpux-core.c	/^hpux_core_core_file_failing_signal (bfd *abfd)$/;"	f	file:
hpux_core_core_file_matches_executable_p	bfd/hpux-core.c	104;"	d	file:
hpux_core_core_file_p	bfd/hpux-core.c	/^hpux_core_core_file_p (bfd *abfd)$/;"	f	file:
hpux_core_core_file_pid	bfd/hpux-core.c	105;"	d	file:
hpux_core_data	bfd/bfd-in2.h	/^      struct hpux_core_struct *hpux_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::hpux_core_struct
hpux_core_struct	bfd/hpux-core.c	/^struct hpux_core_struct$/;"	s	file:
hpux_uid_gid_encode	bfd/archive.c	/^hpux_uid_gid_encode (char str[6], long int id)$/;"	f	file:
hsh_cache	bfd/elf32-hppa.c	/^  struct elf32_hppa_stub_hash_entry *hsh_cache;$/;"	m	struct:elf32_hppa_link_hash_entry	typeref:struct:elf32_hppa_link_hash_entry::elf32_hppa_stub_hash_entry	file:
hsh_cache	bfd/elf32-metag.c	/^  struct elf_metag_stub_hash_entry *hsh_cache;$/;"	m	struct:elf_metag_link_hash_entry	typeref:struct:elf_metag_link_hash_entry::elf_metag_stub_hash_entry	file:
hsh_cache	bfd/elf32-nios2.c	/^  struct elf32_nios2_stub_hash_entry *hsh_cache;$/;"	m	struct:elf32_nios2_link_hash_entry	typeref:struct:elf32_nios2_link_hash_entry::elf32_nios2_stub_hash_entry	file:
htab	bfd/merge.c	/^  struct sec_merge_hash *htab;$/;"	m	struct:sec_merge_info	typeref:struct:sec_merge_info::sec_merge_hash	file:
htab	bfd/merge.c	/^  struct sec_merge_hash *htab;$/;"	m	struct:sec_merge_sec_info	typeref:struct:sec_merge_sec_info::sec_merge_hash	file:
htab	gdb/guile/scm-symbol.c	/^  htab_t htab;$/;"	m	struct:syscm_gdbarch_data	file:
htab	include/bfdlink.h	/^  void *htab;$/;"	m	struct:bfd_elf_version_expr_head
htab	include/hashtab.h	/^struct htab {$/;"	s
htab_alloc	include/hashtab.h	/^typedef void *(*htab_alloc) (size_t, size_t);$/;"	t
htab_alloc_with_arg	include/hashtab.h	/^typedef void *(*htab_alloc_with_arg) (void *, size_t, size_t);$/;"	t
htab_binary_sizes	sim/ppc/hw_htab.c	/^} htab_binary_sizes;$/;"	t	typeref:struct:_htab_binary_sizes	file:
htab_callbacks	sim/ppc/hw_htab.c	/^static device_callbacks const htab_callbacks = {$/;"	v	file:
htab_clear_slot	libiberty/hashtab.c	/^htab_clear_slot (htab_t htab, PTR *slot)$/;"	f
htab_collisions	libiberty/hashtab.c	/^htab_collisions (htab_t htab)$/;"	f
htab_create	libiberty/hashtab.c	/^htab_create (size_t size, htab_hash hash_f, htab_eq eq_f, htab_del del_f)$/;"	f
htab_create	libiberty/hashtab.c	395;"	d	file:
htab_create_alloc	libiberty/hashtab.c	/^htab_create_alloc (size_t size, htab_hash hash_f, htab_eq eq_f,$/;"	f
htab_create_alloc_ex	libiberty/hashtab.c	/^htab_create_alloc_ex (size_t size, htab_hash hash_f, htab_eq eq_f,$/;"	f
htab_create_typed_alloc	libiberty/hashtab.c	/^htab_create_typed_alloc (size_t size, htab_hash hash_f, htab_eq eq_f,$/;"	f
htab_decode_hash_table	sim/ppc/hw_htab.c	/^htab_decode_hash_table(device *me,$/;"	f	file:
htab_del	include/hashtab.h	/^typedef void (*htab_del) (void *);$/;"	t
htab_delete	libiberty/hashtab.c	/^htab_delete (htab_t htab)$/;"	f
htab_deleter	gdb/utils.h	/^struct htab_deleter$/;"	s
htab_dma_binary	sim/ppc/hw_htab.c	/^htab_dma_binary(bfd *abfd,$/;"	f	file:
htab_elements	libiberty/hashtab.c	/^(htab_elements) (htab_t htab)$/;"	f
htab_elements	libiberty/hashtab.c	222;"	d	file:
htab_empty	libiberty/hashtab.c	/^htab_empty (htab_t htab)$/;"	f
htab_eq	include/hashtab.h	/^typedef int (*htab_eq) (const void *, const void *);$/;"	t
htab_eq_pointer	libiberty/hashtab.c	/^htab_eq htab_eq_pointer = eq_pointer;$/;"	v
htab_expand	libiberty/hashtab.c	/^htab_expand (htab_t htab)$/;"	f	file:
htab_find	libiberty/hashtab.c	/^htab_find (htab_t htab, const PTR element)$/;"	f
htab_find_slot	libiberty/hashtab.c	/^htab_find_slot (htab_t htab, const PTR element, enum insert_option insert)$/;"	f
htab_find_slot_with_hash	libiberty/hashtab.c	/^htab_find_slot_with_hash (htab_t htab, const PTR element,$/;"	f
htab_find_with_hash	libiberty/hashtab.c	/^htab_find_with_hash (htab_t htab, const PTR element, hashval_t hash)$/;"	f
htab_free	include/hashtab.h	/^typedef void (*htab_free) (void *);$/;"	t
htab_free_with_arg	include/hashtab.h	/^typedef void (*htab_free_with_arg) (void *, void *);$/;"	t
htab_hash	include/hashtab.h	/^typedef hashval_t (*htab_hash) (const void *);$/;"	t
htab_hash_eq	opcodes/nds32-asm.c	/^htab_hash_eq (const void *p, const void *q)$/;"	f	file:
htab_hash_eq	opcodes/nds32-dis.c	/^htab_hash_eq (const void *p, const void *q)$/;"	f	file:
htab_hash_hash	opcodes/nds32-asm.c	/^htab_hash_hash (const void *p)$/;"	f	file:
htab_hash_hash	opcodes/nds32-dis.c	/^htab_hash_hash (const void *p)$/;"	f	file:
htab_hash_pointer	libiberty/hashtab.c	/^htab_hash htab_hash_pointer = hash_pointer;$/;"	v
htab_hash_string	libiberty/hashtab.c	/^htab_hash_string (const PTR p)$/;"	f
htab_init_data_callback	sim/ppc/hw_htab.c	/^htab_init_data_callback(device *me)$/;"	f	file:
htab_map_binary	sim/ppc/hw_htab.c	/^htab_map_binary(device *me,$/;"	f	file:
htab_map_page	sim/ppc/hw_htab.c	/^htab_map_page(device *me,$/;"	f	file:
htab_map_region	sim/ppc/hw_htab.c	/^htab_map_region(device *me,$/;"	f	file:
htab_mod	libiberty/hashtab.c	/^htab_mod (hashval_t hash, htab_t htab)$/;"	f	file:
htab_mod_1	libiberty/hashtab.c	/^htab_mod_1 (hashval_t x, hashval_t y, hashval_t inv, int shift)$/;"	f	file:
htab_mod_m2	libiberty/hashtab.c	/^htab_mod_m2 (hashval_t hash, htab_t htab)$/;"	f	file:
htab_offset	sim/ppc/emul_chirp.c	/^  unsigned_word htab_offset;$/;"	m	struct:_os_emul_data	file:
htab_ra	sim/ppc/emul_chirp.c	/^  unsigned_word htab_ra;$/;"	m	struct:_os_emul_data	file:
htab_remove_elt	libiberty/hashtab.c	/^htab_remove_elt (htab_t htab, PTR element)$/;"	f
htab_remove_elt_with_hash	libiberty/hashtab.c	/^htab_remove_elt_with_hash (htab_t htab, PTR element, hashval_t hash)$/;"	f
htab_set_functions_ex	libiberty/hashtab.c	/^htab_set_functions_ex (htab_t htab, htab_hash hash_f, htab_eq eq_f,$/;"	f
htab_size	libiberty/hashtab.c	/^(htab_size) (htab_t htab)$/;"	f
htab_size	libiberty/hashtab.c	212;"	d	file:
htab_sum_binary	sim/ppc/hw_htab.c	/^htab_sum_binary(bfd *abfd,$/;"	f	file:
htab_t	include/hashtab.h	/^typedef struct htab *htab_t;$/;"	t	typeref:struct:htab
htab_trav	include/hashtab.h	/^typedef int (*htab_trav) (void **, void *);$/;"	t
htab_traverse	libiberty/hashtab.c	/^htab_traverse (htab_t htab, htab_trav callback, PTR info)$/;"	f
htab_traverse_noresize	libiberty/hashtab.c	/^htab_traverse_noresize (htab_t htab, htab_trav callback, PTR info)$/;"	f
htab_try_create	libiberty/hashtab.c	/^htab_try_create (size_t size, htab_hash hash_f, htab_eq eq_f, htab_del del_f)$/;"	f
htab_up	gdb/utils.h	/^typedef std::unique_ptr<htab, htab_deleter> htab_up;$/;"	t
htab_va	sim/ppc/emul_chirp.c	/^  unsigned_word htab_va;$/;"	m	struct:_os_emul_data	file:
html_debug	readline/doc/texi2html	/^sub html_debug {$/;"	s
html_pop	readline/doc/texi2html	/^sub html_pop {$/;"	s
html_pop_if	readline/doc/texi2html	/^sub html_pop_if {$/;"	s
html_push	readline/doc/texi2html	/^sub html_push {$/;"	s
html_push_if	readline/doc/texi2html	/^sub html_push_if {$/;"	s
html_reset	readline/doc/texi2html	/^sub html_reset {$/;"	s
http	readline/doc/texi2html	/^http:\/\/www.mathematik.uni-kl.de\/~obachman\/Texi2html$/;"	l
huffman	zlib/contrib/blast/blast.c	/^struct huffman {$/;"	s	file:
huffman	zlib/contrib/puff/puff.c	/^struct huffman {$/;"	s	file:
huimm16	opcodes/bfin-dis.c	449;"	d	file:
huimm16	sim/bfin/bfin-sim.c	289;"	d	file:
huimm32	opcodes/bfin-dis.c	477;"	d	file:
huimm32	sim/bfin/bfin-sim.c	329;"	d	file:
huimm32e	opcodes/bfin-dis.c	478;"	d	file:
huimm32e	sim/bfin/bfin-sim.c	330;"	d	file:
hva1	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva1 hva1 = {{-1, -2, 3, 4, 5, -6, 7, 8},$/;"	v	typeref:struct:hva1
hva1	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva1$/;"	s	file:
hva2	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva2 hva2 = {{-1, -2, 3, 4, 5, -6, 7, 8},$/;"	v	typeref:struct:hva2
hva2	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva2$/;"	s	file:
hva3	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva3 hva3 = {{-1, -2, 3, 4, 5, -6, 7, 8},$/;"	v	typeref:struct:hva3
hva3	gdb/testsuite/gdb.arch/arm-neon.c	/^struct hva3$/;"	s	file:
hw	sim/common/hw-device.h	/^struct hw$/;"	s
hw	sim/common/sim-base.h	/^  struct sim_hw *hw;$/;"	m	struct:__anon638	typeref:struct:__anon638::sim_hw
hw32mult_op1	sim/msp430/msp430-sim.h	/^  unsigned64     hw32mult_op1;$/;"	m	struct:msp430_cpu_state
hw32mult_op2	sim/msp430/msp430-sim.h	/^  unsigned64     hw32mult_op2;$/;"	m	struct:msp430_cpu_state
hw32mult_result	sim/msp430/msp430-sim.h	/^  unsigned64     hw32mult_result;$/;"	m	struct:msp430_cpu_state
hw32mult_type	sim/msp430/msp430-sim.h	/^  hw32mult_type  hw32mult_type;$/;"	m	struct:msp430_cpu_state
hw32mult_type	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_64, SIGN_64 } hw32mult_type;$/;"	t	typeref:enum:__anon833
hw_abort	sim/common/sim-hw.c	/^hw_abort (struct hw *me,$/;"	f
hw_access	gdb/common/break-common.h	/^    hw_access  = 2, 		\/* Access  HW watchpoint *\/$/;"	e	enum:target_hw_bp_type
hw_add_array_property	sim/common/hw-properties.c	/^hw_add_array_property (struct hw *me,$/;"	f
hw_add_boolean_property	sim/common/hw-properties.c	/^hw_add_boolean_property (struct hw *me,$/;"	f
hw_add_duplicate_property	sim/common/hw-properties.c	/^hw_add_duplicate_property (struct hw *me,$/;"	f
hw_add_integer_property	sim/common/hw-properties.c	/^hw_add_integer_property (struct hw *me,$/;"	f
hw_add_property	sim/common/hw-properties.c	/^hw_add_property (struct hw *me,$/;"	f	file:
hw_add_range_array_property	sim/common/hw-properties.c	/^hw_add_range_array_property (struct hw *me,$/;"	f
hw_add_reg_array_property	sim/common/hw-properties.c	/^hw_add_reg_array_property (struct hw *me,$/;"	f
hw_add_string_array_property	sim/common/hw-properties.c	/^hw_add_string_array_property (struct hw *me,$/;"	f
hw_add_string_property	sim/common/hw-properties.c	/^hw_add_string_property (struct hw *me,$/;"	f
hw_alloc_data	sim/common/hw-alloc.c	/^struct hw_alloc_data$/;"	s	file:
hw_args	sim/common/hw-device.h	128;"	d
hw_attach_address	sim/common/hw-device.h	199;"	d
hw_attach_address_method	sim/common/hw-device.h	/^typedef void (hw_attach_address_method)$/;"	t
hw_base_data	sim/common/hw-base.c	/^struct hw_base_data$/;"	s	file:
hw_binary_callbacks	sim/ppc/hw_init.c	/^static device_callbacks const hw_binary_callbacks = {$/;"	v	file:
hw_binary_init_data_callback	sim/ppc/hw_init.c	/^hw_binary_init_data_callback(device *me)$/;"	f	file:
hw_break	gdb/ppc-linux-nat.c	/^  struct ppc_hw_breakpoint *hw_break;$/;"	m	struct:hw_break_tuple	typeref:struct:hw_break_tuple::ppc_hw_breakpoint	file:
hw_break_tuple	gdb/ppc-linux-nat.c	/^struct hw_break_tuple$/;"	s	file:
hw_breakpoint_used_count	gdb/breakpoint.c	/^hw_breakpoint_used_count (void)$/;"	f	file:
hw_breaks	gdb/ppc-linux-nat.c	/^    struct hw_break_tuple *hw_breaks;$/;"	m	struct:thread_points	typeref:struct:thread_points::hw_break_tuple	file:
hw_child	sim/common/hw-device.h	116;"	d
hw_com_callbacks	sim/ppc/hw_com.c	/^static device_callbacks const hw_com_callbacks = {$/;"	v	file:
hw_com_create	sim/ppc/hw_com.c	/^hw_com_create(const char *name,$/;"	f	file:
hw_com_create_instance	sim/ppc/hw_com.c	/^hw_com_create_instance(device *me,$/;"	f	file:
hw_com_device	sim/ppc/hw_com.c	/^} hw_com_device;$/;"	t	typeref:struct:_hw_com_device	file:
hw_com_device_descriptor	sim/ppc/hw_com.c	/^const device_descriptor hw_com_device_descriptor[] = {$/;"	v
hw_com_device_init_data	sim/ppc/hw_com.c	/^hw_com_device_init_data(device *me)$/;"	f	file:
hw_com_instance_callbacks	sim/ppc/hw_com.c	/^static const device_instance_callbacks hw_com_instance_callbacks = {$/;"	v	file:
hw_com_instance_delete	sim/ppc/hw_com.c	/^hw_com_instance_delete(device_instance *instance)$/;"	f	file:
hw_com_instance_read	sim/ppc/hw_com.c	/^hw_com_instance_read(device_instance *instance,$/;"	f	file:
hw_com_instance_write	sim/ppc/hw_com.c	/^hw_com_instance_write(device_instance *instance,$/;"	f	file:
hw_com_io_read_buffer_callback	sim/ppc/hw_com.c	/^hw_com_io_read_buffer_callback(device *me,$/;"	f	file:
hw_com_io_write_buffer_callback	sim/ppc/hw_com.c	/^hw_com_io_write_buffer_callback(device *me,$/;"	f	file:
hw_core_attach_address_callback	sim/ppc/hw_core.c	/^hw_core_attach_address_callback(device *me,$/;"	f	file:
hw_core_callbacks	sim/ppc/hw_core.c	/^static device_callbacks const hw_core_callbacks = {$/;"	v	file:
hw_core_create	sim/ppc/hw_core.c	/^hw_core_create(const char *name,$/;"	f	file:
hw_core_device_descriptor	sim/ppc/hw_core.c	/^const device_descriptor hw_core_device_descriptor[] = {$/;"	v
hw_core_dma_read_buffer_callback	sim/ppc/hw_core.c	/^hw_core_dma_read_buffer_callback(device *me,$/;"	f	file:
hw_core_dma_write_buffer_callback	sim/ppc/hw_core.c	/^hw_core_dma_write_buffer_callback(device *me,$/;"	f	file:
hw_core_init_address_callback	sim/ppc/hw_core.c	/^hw_core_init_address_callback(device *me)$/;"	f	file:
hw_cpu	sim/m68hc11/sim-main.h	/^  struct hw            *hw_cpu;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::hw
hw_cpu_callbacks	sim/ppc/hw_cpu.c	/^static device_callbacks const hw_cpu_callbacks = {$/;"	v	file:
hw_cpu_create	sim/ppc/hw_cpu.c	/^hw_cpu_create(const char *name,$/;"	f	file:
hw_cpu_device	sim/ppc/hw_cpu.c	/^} hw_cpu_device;$/;"	t	typeref:struct:_hw_cpu_device	file:
hw_cpu_device_descriptor	sim/ppc/hw_cpu.c	/^const device_descriptor hw_cpu_device_descriptor[] = {$/;"	v
hw_cpu_external_interrupt	sim/ppc/hw_cpu.h	/^  hw_cpu_external_interrupt,$/;"	e	enum:__anon901
hw_cpu_hard_reset	sim/ppc/hw_cpu.h	/^  hw_cpu_hard_reset,$/;"	e	enum:__anon901
hw_cpu_init_address	sim/ppc/hw_cpu.c	/^hw_cpu_init_address(device *me)$/;"	f	file:
hw_cpu_interrupt_event	sim/ppc/hw_cpu.c	/^hw_cpu_interrupt_event(device *me,$/;"	f	file:
hw_cpu_interrupt_ports	sim/ppc/hw_cpu.c	/^static const device_interrupt_port_descriptor hw_cpu_interrupt_ports[] = {$/;"	v	file:
hw_cpu_machine_check_interrupt	sim/ppc/hw_cpu.h	/^  hw_cpu_machine_check_interrupt,$/;"	e	enum:__anon901
hw_cpu_nr_interrupt_ports	sim/ppc/hw_cpu.h	/^  hw_cpu_nr_interrupt_ports$/;"	e	enum:__anon901
hw_cpu_soft_reset	sim/ppc/hw_cpu.h	/^  hw_cpu_soft_reset,$/;"	e	enum:__anon901
hw_cpu_system_management_interrupt	sim/ppc/hw_cpu.h	/^  hw_cpu_system_management_interrupt,$/;"	e	enum:__anon901
hw_create	sim/common/hw-base.c	/^hw_create (struct sim_state *sd,$/;"	f
hw_data	sim/common/hw-device.h	149;"	d
hw_data_callbacks	sim/ppc/hw_init.c	/^static device_callbacks const hw_data_callbacks = {$/;"	v	file:
hw_data_init_data_callback	sim/ppc/hw_init.c	/^hw_data_init_data_callback(device *me)$/;"	f	file:
hw_delete	sim/common/hw-base.c	/^hw_delete (struct hw *me)$/;"	f
hw_delete_callback	sim/common/hw-base.h	/^typedef void (hw_delete_callback)$/;"	t
hw_descriptor	sim/common/hw-main.h	/^struct hw_descriptor$/;"	s
hw_detach_address	sim/common/hw-device.h	213;"	d
hw_detach_address_method	sim/common/hw-device.h	/^typedef void (hw_detach_address_method)$/;"	t
hw_disk_block_size	sim/ppc/hw_disk.c	/^hw_disk_block_size(device_instance *instance,$/;"	f	file:
hw_disk_callbacks	sim/ppc/hw_disk.c	/^static device_callbacks const hw_disk_callbacks = {$/;"	v	file:
hw_disk_create	sim/ppc/hw_disk.c	/^hw_disk_create(const char *name,$/;"	f	file:
hw_disk_create_instance	sim/ppc/hw_disk.c	/^hw_disk_create_instance(device *me,$/;"	f	file:
hw_disk_device	sim/ppc/hw_disk.c	/^} hw_disk_device;$/;"	t	typeref:struct:_hw_disk_device	file:
hw_disk_device_descriptor	sim/ppc/hw_disk.c	/^const device_descriptor hw_disk_device_descriptor[] = {$/;"	v
hw_disk_init_address	sim/ppc/hw_disk.c	/^hw_disk_init_address(device *me)$/;"	f	file:
hw_disk_instance	sim/ppc/hw_disk.c	/^} hw_disk_instance;$/;"	t	typeref:struct:_hw_disk_instance	file:
hw_disk_instance_callbacks	sim/ppc/hw_disk.c	/^static const device_instance_callbacks hw_disk_instance_callbacks = {$/;"	v	file:
hw_disk_instance_delete	sim/ppc/hw_disk.c	/^hw_disk_instance_delete(device_instance *instance)$/;"	f	file:
hw_disk_instance_methods	sim/ppc/hw_disk.c	/^static device_instance_methods hw_disk_instance_methods[] = {$/;"	v	file:
hw_disk_instance_read	sim/ppc/hw_disk.c	/^hw_disk_instance_read(device_instance *instance,$/;"	f	file:
hw_disk_instance_seek	sim/ppc/hw_disk.c	/^hw_disk_instance_seek(device_instance *instance,$/;"	f	file:
hw_disk_instance_write	sim/ppc/hw_disk.c	/^hw_disk_instance_write(device_instance *instance,$/;"	f	file:
hw_disk_io_read_buffer	sim/ppc/hw_disk.c	/^hw_disk_io_read_buffer(device *me,$/;"	f	file:
hw_disk_io_write_buffer	sim/ppc/hw_disk.c	/^hw_disk_io_write_buffer(device *me,$/;"	f	file:
hw_disk_ioctl	sim/ppc/hw_disk.c	/^hw_disk_ioctl(device *me,$/;"	f	file:
hw_disk_max_transfer	sim/ppc/hw_disk.c	/^hw_disk_max_transfer(device_instance *instance,$/;"	f	file:
hw_disk_nr_blocks	sim/ppc/hw_disk.c	/^hw_disk_nr_blocks(device_instance *instance,$/;"	f	file:
hw_dma_read_buffer	sim/common/hw-device.h	268;"	d
hw_dma_read_buffer_method	sim/common/hw-device.h	/^typedef unsigned (hw_dma_read_buffer_method)$/;"	t
hw_dma_write_buffer	sim/common/hw-device.h	282;"	d
hw_dma_write_buffer_method	sim/common/hw-device.h	/^typedef unsigned (hw_dma_write_buffer_method)$/;"	t
hw_eeprom_callbacks	sim/ppc/hw_eeprom.c	/^static device_callbacks const hw_eeprom_callbacks = {$/;"	v	file:
hw_eeprom_create	sim/ppc/hw_eeprom.c	/^hw_eeprom_create(const char *name,$/;"	f	file:
hw_eeprom_create_instance	sim/ppc/hw_eeprom.c	/^hw_eeprom_create_instance(device *me,$/;"	f	file:
hw_eeprom_device	sim/ppc/hw_eeprom.c	/^} hw_eeprom_device;$/;"	t	typeref:struct:_hw_eeprom_device	file:
hw_eeprom_device_descriptor	sim/ppc/hw_eeprom.c	/^const device_descriptor hw_eeprom_device_descriptor[] = {$/;"	v
hw_eeprom_init_data	sim/ppc/hw_eeprom.c	/^hw_eeprom_init_data(device *me)$/;"	f	file:
hw_eeprom_instance	sim/ppc/hw_eeprom.c	/^} hw_eeprom_instance;$/;"	t	typeref:struct:_hw_eeprom_instance	file:
hw_eeprom_instance_callbacks	sim/ppc/hw_eeprom.c	/^static const device_instance_callbacks hw_eeprom_instance_callbacks = {$/;"	v	file:
hw_eeprom_instance_delete	sim/ppc/hw_eeprom.c	/^hw_eeprom_instance_delete(device_instance *instance)$/;"	f	file:
hw_eeprom_instance_read	sim/ppc/hw_eeprom.c	/^hw_eeprom_instance_read(device_instance *instance,$/;"	f	file:
hw_eeprom_instance_seek	sim/ppc/hw_eeprom.c	/^hw_eeprom_instance_seek(device_instance *instance,$/;"	f	file:
hw_eeprom_instance_write	sim/ppc/hw_eeprom.c	/^hw_eeprom_instance_write(device_instance *instance,$/;"	f	file:
hw_eeprom_io_read_buffer	sim/ppc/hw_eeprom.c	/^hw_eeprom_io_read_buffer(device *me,$/;"	f	file:
hw_eeprom_io_write_buffer	sim/ppc/hw_eeprom.c	/^hw_eeprom_io_write_buffer(device *me,$/;"	f	file:
hw_eeprom_reg_spec	sim/ppc/hw_eeprom.c	/^} hw_eeprom_reg_spec;$/;"	t	typeref:struct:_hw_eeprom_reg_spec	file:
hw_eeprom_states	sim/ppc/hw_eeprom.c	/^} hw_eeprom_states;$/;"	t	typeref:enum:__anon976	file:
hw_event	sim/common/hw-events.c	/^struct hw_event$/;"	s	file:
hw_event_callback	sim/common/hw-events.h	/^typedef void (hw_event_callback) (struct hw *me, void *data);$/;"	t
hw_event_data	sim/common/hw-events.c	/^struct hw_event_data$/;"	s	file:
hw_event_queue_deschedule	sim/common/hw-events.c	/^hw_event_queue_deschedule (struct hw *me,$/;"	f
hw_event_queue_schedule	sim/common/hw-events.c	/^hw_event_queue_schedule (struct hw *me,$/;"	f
hw_event_queue_schedule_tracef	sim/common/hw-events.c	/^hw_event_queue_schedule_tracef (struct hw *me,$/;"	f
hw_event_queue_schedule_vtracef	sim/common/hw-events.c	/^hw_event_queue_schedule_vtracef (struct hw *me,$/;"	f
hw_event_queue_time	sim/common/hw-events.c	/^hw_event_queue_time (struct hw *me)$/;"	f
hw_event_remain_time	sim/common/hw-events.c	/^hw_event_remain_time (struct hw *me, struct hw_event *event)$/;"	f
hw_execute	gdb/common/break-common.h	/^    hw_execute = 3		\/* Execute HW breakpoint *\/$/;"	e	enum:target_hw_bp_type
hw_family	sim/common/hw-device.h	124;"	d
hw_file	sim/bfin/machs.h	/^  const char *hw_file;$/;"	m	struct:bfin_board_data
hw_file_callbacks	sim/ppc/hw_init.c	/^static device_callbacks const hw_file_callbacks = {$/;"	v	file:
hw_file_init_data_callback	sim/ppc/hw_init.c	/^hw_file_init_data_callback(device *me)$/;"	f	file:
hw_find_array_property	sim/common/hw-properties.c	/^hw_find_array_property (struct hw *me,$/;"	f
hw_find_boolean_property	sim/common/hw-properties.c	/^hw_find_boolean_property (struct hw *me,$/;"	f
hw_find_integer_array_property	sim/common/hw-properties.c	/^hw_find_integer_array_property (struct hw *me,$/;"	f
hw_find_integer_property	sim/common/hw-properties.c	/^hw_find_integer_property (struct hw *me,$/;"	f
hw_find_property	sim/common/hw-properties.c	/^hw_find_property (struct hw *me,$/;"	f
hw_find_range_array_property	sim/common/hw-properties.c	/^hw_find_range_array_property (struct hw *me,$/;"	f
hw_find_reg_array_property	sim/common/hw-properties.c	/^hw_find_reg_array_property (struct hw *me,$/;"	f
hw_find_string_array_property	sim/common/hw-properties.c	/^hw_find_string_array_property (struct hw *me,$/;"	f
hw_find_string_property	sim/common/hw-properties.c	/^hw_find_string_property (struct hw *me,$/;"	f
hw_finish	sim/common/hw-base.c	/^hw_finish (struct hw *me)$/;"	f
hw_finish_instance_method	sim/common/hw-instances.h	/^typedef void (hw_finish_instance_method)$/;"	t
hw_finish_method	sim/common/hw-main.h	/^typedef void (hw_finish_method)$/;"	t
hw_finished_p	sim/common/hw-base.c	/^hw_finished_p (struct hw *me)$/;"	f
hw_free	sim/common/hw-alloc.c	/^hw_free (struct hw *me,$/;"	f
hw_glue	sim/common/dv-glue.c	/^struct hw_glue$/;"	s	file:
hw_glue_callbacks	sim/ppc/hw_glue.c	/^static device_callbacks const hw_glue_callbacks = {$/;"	v	file:
hw_glue_create	sim/ppc/hw_glue.c	/^hw_glue_create(const char *name,$/;"	f	file:
hw_glue_device	sim/ppc/hw_glue.c	/^} hw_glue_device;$/;"	t	typeref:struct:_hw_glue_device	file:
hw_glue_device_descriptor	sim/ppc/hw_glue.c	/^const device_descriptor hw_glue_device_descriptor[] = {$/;"	v
hw_glue_finish	sim/common/dv-glue.c	/^hw_glue_finish (struct hw *me)$/;"	f	file:
hw_glue_init_address	sim/ppc/hw_glue.c	/^hw_glue_init_address(device *me)$/;"	f	file:
hw_glue_interrupt_event	sim/ppc/hw_glue.c	/^hw_glue_interrupt_event(device *me,$/;"	f	file:
hw_glue_interrupt_ports	sim/ppc/hw_glue.c	/^static const device_interrupt_port_descriptor hw_glue_interrupt_ports[] = {$/;"	v	file:
hw_glue_io_read_buffer	sim/common/dv-glue.c	/^hw_glue_io_read_buffer (struct hw *me,$/;"	f	file:
hw_glue_io_read_buffer	sim/common/dv-glue.c	/^static hw_io_read_buffer_method hw_glue_io_read_buffer;$/;"	v	file:
hw_glue_io_read_buffer_callback	sim/ppc/hw_glue.c	/^hw_glue_io_read_buffer_callback(device *me,$/;"	f	file:
hw_glue_io_write_buffer	sim/common/dv-glue.c	/^hw_glue_io_write_buffer (struct hw *me,$/;"	f	file:
hw_glue_io_write_buffer	sim/common/dv-glue.c	/^static hw_io_write_buffer_method hw_glue_io_write_buffer;$/;"	v	file:
hw_glue_io_write_buffer_callback	sim/ppc/hw_glue.c	/^hw_glue_io_write_buffer_callback(device *me,$/;"	f	file:
hw_glue_port_event	sim/common/dv-glue.c	/^hw_glue_port_event (struct hw *me,$/;"	f	file:
hw_glue_port_event	sim/common/dv-glue.c	/^static hw_port_event_method hw_glue_port_event;$/;"	v	file:
hw_glue_ports	sim/common/dv-glue.c	/^static const struct hw_port_descriptor hw_glue_ports[] =$/;"	v	typeref:struct:hw_port_descriptor	file:
hw_glue_ports	sim/common/dv-glue.c	/^static const struct hw_port_descriptor hw_glue_ports[];$/;"	v	typeref:struct:hw_port_descriptor	file:
hw_glue_type	sim/common/dv-glue.c	/^enum hw_glue_type$/;"	g	file:
hw_glue_type	sim/ppc/hw_glue.c	/^} hw_glue_type;$/;"	t	typeref:enum:_hw_glue_type	file:
hw_halt	sim/common/sim-hw.c	/^hw_halt (struct hw *me,$/;"	f
hw_handle_2ihandle	sim/common/hw-handles.c	/^hw_handle_2ihandle (struct hw *hw,$/;"	f
hw_handle_2phandle	sim/common/hw-handles.c	/^hw_handle_2phandle (struct hw *hw,$/;"	f
hw_handle_add_ihandle	sim/common/hw-handles.c	/^hw_handle_add_ihandle (struct hw *hw,$/;"	f
hw_handle_add_phandle	sim/common/hw-handles.c	/^hw_handle_add_phandle (struct hw *hw,$/;"	f
hw_handle_data	sim/common/hw-handles.c	/^struct hw_handle_data$/;"	s	file:
hw_handle_ihandle2	sim/common/hw-handles.c	/^hw_handle_ihandle2 (struct hw *hw,$/;"	f
hw_handle_mapping	sim/common/hw-handles.c	/^struct hw_handle_mapping$/;"	s	file:
hw_handle_phandle2	sim/common/hw-handles.c	/^hw_handle_phandle2 (struct hw *hw,$/;"	f
hw_handle_remove_ihandle	sim/common/hw-handles.c	/^hw_handle_remove_ihandle (struct hw *hw,$/;"	f
hw_handle_remove_phandle	sim/common/hw-handles.c	/^hw_handle_remove_phandle (struct hw *hw,$/;"	f
hw_htab_device_descriptor	sim/ppc/hw_htab.c	/^const device_descriptor hw_htab_device_descriptor[] = {$/;"	v
hw_ide_attach_address	sim/ppc/hw_ide.c	/^hw_ide_attach_address(device *me,$/;"	f	file:
hw_ide_callbacks	sim/ppc/hw_ide.c	/^static device_callbacks const hw_ide_callbacks = {$/;"	v	file:
hw_ide_create	sim/ppc/hw_ide.c	/^hw_ide_create(const char *name,$/;"	f	file:
hw_ide_device	sim/ppc/hw_ide.c	/^} hw_ide_device;$/;"	t	typeref:struct:_hw_ide_device	file:
hw_ide_device_descriptor	sim/ppc/hw_ide.c	/^const device_descriptor hw_ide_device_descriptor[] = {$/;"	v
hw_ide_init_address	sim/ppc/hw_ide.c	/^hw_ide_init_address(device *me)$/;"	f	file:
hw_ide_interrupt_ports	sim/ppc/hw_ide.c	/^static const device_interrupt_port_descriptor hw_ide_interrupt_ports[] = {$/;"	v	file:
hw_ide_io_read_buffer	sim/ppc/hw_ide.c	/^hw_ide_io_read_buffer(device *me,$/;"	f	file:
hw_ide_io_write_buffer	sim/ppc/hw_ide.c	/^hw_ide_io_write_buffer(device *me,$/;"	f	file:
hw_init_device_descriptor	sim/ppc/hw_init.c	/^const device_descriptor hw_init_device_descriptor[] = {$/;"	v
hw_instance	sim/common/hw-instances.h	/^struct hw_instance$/;"	s
hw_instance_args	sim/common/hw-instances.h	126;"	d
hw_instance_call_method	sim/common/hw-instances.c	/^hw_instance_call_method (struct hw_instance *instance,$/;"	f
hw_instance_create	sim/common/hw-instances.c	/^hw_instance_create (struct hw *me,$/;"	f
hw_instance_data	sim/common/hw-instances.c	/^struct hw_instance_data$/;"	s	file:
hw_instance_data	sim/common/hw-instances.h	128;"	d
hw_instance_delete	sim/common/hw-instances.c	/^hw_instance_delete (struct hw_instance *instance)$/;"	f
hw_instance_hw	sim/common/hw-instances.h	122;"	d
hw_instance_interceed	sim/common/hw-instances.c	/^hw_instance_interceed (struct hw_instance *parent,$/;"	f
hw_instance_path	sim/common/hw-instances.h	124;"	d
hw_instance_read	sim/common/hw-instances.h	79;"	d
hw_instance_read_method	sim/common/hw-instances.h	/^typedef int (hw_instance_read_method)$/;"	t
hw_instance_seek	sim/common/hw-instances.h	103;"	d
hw_instance_seek_method	sim/common/hw-instances.h	/^typedef int (hw_instance_seek_method)$/;"	t
hw_instance_system	sim/common/hw-instances.h	130;"	d
hw_instance_write	sim/common/hw-instances.h	91;"	d
hw_instance_write_method	sim/common/hw-instances.h	/^typedef int (hw_instance_write_method)$/;"	t
hw_io_read_buffer	sim/common/hw-device.h	232;"	d
hw_io_read_buffer_method	sim/common/hw-device.h	/^typedef unsigned (hw_io_read_buffer_method)$/;"	t
hw_io_write_buffer	sim/common/hw-device.h	245;"	d
hw_io_write_buffer_method	sim/common/hw-device.h	/^typedef unsigned (hw_io_write_buffer_method)$/;"	t
hw_iobus_attach_address_callback	sim/ppc/hw_iobus.c	/^hw_iobus_attach_address_callback(device *me,$/;"	f	file:
hw_iobus_callbacks	sim/ppc/hw_iobus.c	/^static device_callbacks const hw_iobus_callbacks = {$/;"	v	file:
hw_iobus_device_descriptor	sim/ppc/hw_iobus.c	/^const device_descriptor hw_iobus_device_descriptor[] = {$/;"	v
hw_ioctl	sim/common/hw-device.c	/^hw_ioctl (struct hw *me,$/;"	f
hw_ioctl_break	sim/common/hw-device.h	/^  hw_ioctl_break, \/* unsigned_word requested_break *\/$/;"	e	enum:__anon625
hw_ioctl_change_media	sim/common/hw-device.h	/^  hw_ioctl_change_media, \/* const char *new_image (possibly NULL) *\/$/;"	e	enum:__anon625
hw_ioctl_create_stack	sim/common/hw-device.h	/^  hw_ioctl_create_stack, \/* unsigned_word *sp, char **argv, char **envp *\/$/;"	e	enum:__anon625
hw_ioctl_method	sim/common/hw-device.h	/^typedef int (hw_ioctl_method)$/;"	t
hw_ioctl_request	sim/common/hw-device.h	/^} hw_ioctl_request;$/;"	t	typeref:enum:__anon625
hw_ioctl_set_trace	sim/common/hw-device.h	/^  hw_ioctl_set_trace, \/* void *\/$/;"	e	enum:__anon625
hw_ktabs	opcodes/nds32-asm.c	/^static htab_t hw_ktabs[_HW_LAST];$/;"	v	file:
hw_malloc	sim/common/hw-alloc.c	/^hw_malloc (struct hw *me, unsigned long size)$/;"	f
hw_memory_callbacks	sim/ppc/hw_memory.c	/^static device_callbacks const hw_memory_callbacks = {$/;"	v	file:
hw_memory_chunk	sim/ppc/hw_memory.c	/^typedef struct _hw_memory_chunk hw_memory_chunk;$/;"	t	typeref:struct:_hw_memory_chunk	file:
hw_memory_create	sim/ppc/hw_memory.c	/^hw_memory_create(const char *name,$/;"	f	file:
hw_memory_create_instance	sim/ppc/hw_memory.c	/^hw_memory_create_instance(device *me,$/;"	f	file:
hw_memory_device	sim/ppc/hw_memory.c	/^} hw_memory_device;$/;"	t	typeref:struct:_hw_memory_device	file:
hw_memory_device_descriptor	sim/ppc/hw_memory.c	/^const device_descriptor hw_memory_device_descriptor[] = {$/;"	v
hw_memory_init_address	sim/ppc/hw_memory.c	/^hw_memory_init_address(device *me)$/;"	f	file:
hw_memory_instance_callbacks	sim/ppc/hw_memory.c	/^static device_instance_callbacks const hw_memory_instance_callbacks = {$/;"	v	file:
hw_memory_instance_claim	sim/ppc/hw_memory.c	/^hw_memory_instance_claim(device_instance *instance,$/;"	f	file:
hw_memory_instance_delete	sim/ppc/hw_memory.c	/^hw_memory_instance_delete(device_instance *instance)$/;"	f	file:
hw_memory_instance_methods	sim/ppc/hw_memory.c	/^static device_instance_methods hw_memory_instance_methods[] = {$/;"	v	file:
hw_memory_instance_release	sim/ppc/hw_memory.c	/^hw_memory_instance_release(device_instance *instance,$/;"	f	file:
hw_memory_set_available	sim/ppc/hw_memory.c	/^hw_memory_set_available(device *me,$/;"	f	file:
hw_name	sim/common/hw-device.h	126;"	d
hw_next_property	sim/common/hw-properties.c	/^hw_next_property (const struct hw_property *property)$/;"	f
hw_nvram_bcd	sim/ppc/hw_nvram.c	/^hw_nvram_bcd(int val)$/;"	f	file:
hw_nvram_callbacks	sim/ppc/hw_nvram.c	/^static device_callbacks const hw_nvram_callbacks = {$/;"	v	file:
hw_nvram_create	sim/ppc/hw_nvram.c	/^hw_nvram_create(const char *name,$/;"	f	file:
hw_nvram_device	sim/ppc/hw_nvram.c	/^} hw_nvram_device;$/;"	t	typeref:struct:_hw_nvram_device	file:
hw_nvram_device_descriptor	sim/ppc/hw_nvram.c	/^const device_descriptor hw_nvram_device_descriptor[] = {$/;"	v
hw_nvram_init_address	sim/ppc/hw_nvram.c	/^hw_nvram_init_address(device *me)$/;"	f	file:
hw_nvram_io_read_buffer	sim/ppc/hw_nvram.c	/^hw_nvram_io_read_buffer(device *me,$/;"	f	file:
hw_nvram_io_write_buffer	sim/ppc/hw_nvram.c	/^hw_nvram_io_write_buffer(device *me,$/;"	f	file:
hw_nvram_reg_spec	sim/ppc/hw_nvram.c	/^} hw_nvram_reg_spec;$/;"	t	typeref:struct:_hw_nvram_reg_spec	file:
hw_nvram_set_clock	sim/ppc/hw_nvram.c	/^hw_nvram_set_clock(hw_nvram_device *nvram, cpu *processor)$/;"	f	file:
hw_nvram_update_clock	sim/ppc/hw_nvram.c	/^hw_nvram_update_clock(hw_nvram_device *nvram,$/;"	f	file:
hw_of_instance	sim/common/hw-instances.h	/^  struct hw *hw_of_instance;$/;"	m	struct:hw_instance	typeref:struct:hw_instance::hw
hw_opic_callbacks	sim/ppc/hw_opic.c	/^static device_callbacks const hw_opic_callbacks = {$/;"	v	file:
hw_opic_create	sim/ppc/hw_opic.c	/^hw_opic_create(const char *name,$/;"	f	file:
hw_opic_device	sim/ppc/hw_opic.c	/^typedef struct _hw_opic_device hw_opic_device;$/;"	t	typeref:struct:_hw_opic_device	file:
hw_opic_device_descriptor	sim/ppc/hw_opic.c	/^const device_descriptor hw_opic_device_descriptor[] = {$/;"	v
hw_opic_init_data	sim/ppc/hw_opic.c	/^hw_opic_init_data(device *me)$/;"	f	file:
hw_opic_interrupt_event	sim/ppc/hw_opic.c	/^hw_opic_interrupt_event(device *me,$/;"	f	file:
hw_opic_interrupt_ports	sim/ppc/hw_opic.c	/^static const device_interrupt_port_descriptor hw_opic_interrupt_ports[] = {$/;"	v	file:
hw_opic_io_read_buffer	sim/ppc/hw_opic.c	/^hw_opic_io_read_buffer(device *me,$/;"	f	file:
hw_opic_io_write_buffer	sim/ppc/hw_opic.c	/^hw_opic_io_write_buffer(device *me,$/;"	f	file:
hw_option_handler	sim/common/sim-hw.c	/^hw_option_handler (struct sim_state *sd, sim_cpu *cpu, int opt,$/;"	f	file:
hw_options	sim/common/sim-hw.c	/^static const OPTION hw_options[] =$/;"	v	file:
hw_pal_address_mask	sim/common/dv-pal.c	/^  hw_pal_address_mask = 0x3f,$/;"	e	enum:__anon656	file:
hw_pal_address_mask	sim/ppc/hw_pal.c	/^  hw_pal_address_mask = 0x1f,$/;"	e	enum:__anon971	file:
hw_pal_attach_address	sim/common/dv-pal.c	/^hw_pal_attach_address (struct hw *me,$/;"	f	file:
hw_pal_attach_address	sim/ppc/hw_pal.c	/^hw_pal_attach_address(device *me,$/;"	f	file:
hw_pal_callbacks	sim/ppc/hw_pal.c	/^static device_callbacks const hw_pal_callbacks = {$/;"	v	file:
hw_pal_console_buffer	sim/common/dv-pal.c	/^} hw_pal_console_buffer;$/;"	t	typeref:struct:_hw_pal_console_buffer	file:
hw_pal_console_buffer	sim/ppc/hw_pal.c	/^} hw_pal_console_buffer;$/;"	t	typeref:struct:_hw_pal_console_buffer	file:
hw_pal_countdown	sim/common/dv-pal.c	/^  hw_pal_countdown = 0x20,$/;"	e	enum:__anon656	file:
hw_pal_countdown_value	sim/common/dv-pal.c	/^  hw_pal_countdown_value = 0x24,$/;"	e	enum:__anon656	file:
hw_pal_counter	sim/common/dv-pal.c	/^} hw_pal_counter;$/;"	t	typeref:struct:_hw_pal_counter	file:
hw_pal_cpu_nr_register	sim/common/dv-pal.c	/^  hw_pal_cpu_nr_register = 0x4,$/;"	e	enum:__anon656	file:
hw_pal_cpu_nr_register	sim/ppc/hw_pal.c	/^  hw_pal_cpu_nr_register = 0x4,$/;"	e	enum:__anon971	file:
hw_pal_create	sim/ppc/hw_pal.c	/^hw_pal_create(const char *name,$/;"	f	file:
hw_pal_create_instance	sim/ppc/hw_pal.c	/^hw_pal_create_instance(device *me,$/;"	f	file:
hw_pal_device	sim/common/dv-pal.c	/^} hw_pal_device;$/;"	t	typeref:struct:_hw_pal_device	file:
hw_pal_device	sim/ppc/hw_pal.c	/^} hw_pal_device;$/;"	t	typeref:struct:_hw_pal_device	file:
hw_pal_device_descriptor	sim/ppc/hw_pal.c	/^const device_descriptor hw_pal_device_descriptor[] = {$/;"	v
hw_pal_finish	sim/common/dv-pal.c	/^hw_pal_finish (struct hw *hw)$/;"	f	file:
hw_pal_instance_callbacks	sim/common/dv-pal.c	/^static const hw_instance_callbacks hw_pal_instance_callbacks = {$/;"	v	file:
hw_pal_instance_callbacks	sim/ppc/hw_pal.c	/^static const device_instance_callbacks hw_pal_instance_callbacks = {$/;"	v	file:
hw_pal_instance_delete_callback	sim/common/dv-pal.c	/^hw_pal_instance_delete_callback (hw_instance *instance)$/;"	f	file:
hw_pal_instance_delete_callback	sim/ppc/hw_pal.c	/^hw_pal_instance_delete_callback(device_instance *instance)$/;"	f	file:
hw_pal_instance_read_callback	sim/common/dv-pal.c	/^hw_pal_instance_read_callback (hw_instance *instance,$/;"	f	file:
hw_pal_instance_read_callback	sim/ppc/hw_pal.c	/^hw_pal_instance_read_callback(device_instance *instance,$/;"	f	file:
hw_pal_instance_write_callback	sim/common/dv-pal.c	/^hw_pal_instance_write_callback (hw_instance *instance,$/;"	f	file:
hw_pal_instance_write_callback	sim/ppc/hw_pal.c	/^hw_pal_instance_write_callback(device_instance *instance,$/;"	f	file:
hw_pal_int_register	sim/common/dv-pal.c	/^  hw_pal_int_register = 0x8,$/;"	e	enum:__anon656	file:
hw_pal_int_register	sim/ppc/hw_pal.c	/^  hw_pal_int_register = 0x8,$/;"	e	enum:__anon971	file:
hw_pal_interrupt_ports	sim/ppc/hw_pal.c	/^static const device_interrupt_port_descriptor hw_pal_interrupt_ports[] = {$/;"	v	file:
hw_pal_io_read_buffer	sim/common/dv-pal.c	/^hw_pal_io_read_buffer (struct hw *me,$/;"	f	file:
hw_pal_io_read_buffer_callback	sim/ppc/hw_pal.c	/^hw_pal_io_read_buffer_callback(device *me,$/;"	f	file:
hw_pal_io_write_buffer	sim/common/dv-pal.c	/^hw_pal_io_write_buffer (struct hw *me,$/;"	f	file:
hw_pal_io_write_buffer_callback	sim/ppc/hw_pal.c	/^hw_pal_io_write_buffer_callback(device *me,$/;"	f	file:
hw_pal_nr_cpu_register	sim/common/dv-pal.c	/^  hw_pal_nr_cpu_register = 0xa,$/;"	e	enum:__anon656	file:
hw_pal_nr_cpu_register	sim/ppc/hw_pal.c	/^  hw_pal_nr_cpu_register = 0xa,$/;"	e	enum:__anon971	file:
hw_pal_ports	sim/common/dv-pal.c	/^static const struct hw_port_descriptor hw_pal_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
hw_pal_read_fifo	sim/common/dv-pal.c	/^  hw_pal_read_fifo = 0x10,$/;"	e	enum:__anon656	file:
hw_pal_read_fifo	sim/ppc/hw_pal.c	/^  hw_pal_read_fifo = 0x10,$/;"	e	enum:__anon971	file:
hw_pal_read_status	sim/common/dv-pal.c	/^  hw_pal_read_status = 0x14,$/;"	e	enum:__anon656	file:
hw_pal_read_status	sim/ppc/hw_pal.c	/^  hw_pal_read_status = 0x14,$/;"	e	enum:__anon971	file:
hw_pal_reset_register	sim/common/dv-pal.c	/^  hw_pal_reset_register = 0x0,$/;"	e	enum:__anon656	file:
hw_pal_reset_register	sim/ppc/hw_pal.c	/^  hw_pal_reset_register = 0x0,$/;"	e	enum:__anon971	file:
hw_pal_timer	sim/common/dv-pal.c	/^  hw_pal_timer = 0x28,$/;"	e	enum:__anon656	file:
hw_pal_timer_value	sim/common/dv-pal.c	/^  hw_pal_timer_value = 0x2c,$/;"	e	enum:__anon656	file:
hw_pal_write_fifo	sim/common/dv-pal.c	/^  hw_pal_write_fifo = 0x18,$/;"	e	enum:__anon656	file:
hw_pal_write_fifo	sim/ppc/hw_pal.c	/^  hw_pal_write_fifo = 0x18,$/;"	e	enum:__anon971	file:
hw_pal_write_status	sim/common/dv-pal.c	/^  hw_pal_write_status = 0x1a,$/;"	e	enum:__anon656	file:
hw_pal_write_status	sim/ppc/hw_pal.c	/^  hw_pal_write_status = 0x1a,$/;"	e	enum:__anon971	file:
hw_parent	sim/common/hw-device.h	112;"	d
hw_path	sim/common/hw-device.h	130;"	d
hw_peer	sim/bfin/dv-bfin_dma.c	/^  struct hw *hw_peer;$/;"	m	struct:bfin_dma	typeref:struct:bfin_dma::hw	file:
hw_phb_address_to_attach_address	sim/ppc/hw_phb.c	/^hw_phb_address_to_attach_address(device *me,$/;"	f	file:
hw_phb_attach_address	sim/ppc/hw_phb.c	/^hw_phb_attach_address(device *me,$/;"	f	file:
hw_phb_callbacks	sim/ppc/hw_phb.c	/^static device_callbacks const hw_phb_callbacks = {$/;"	v	file:
hw_phb_config_space	sim/ppc/hw_phb.h	/^  hw_phb_config_space,$/;"	e	enum:__anon930
hw_phb_create	sim/ppc/hw_phb.c	/^hw_phb_create(const char *name,$/;"	f	file:
hw_phb_decode	sim/ppc/hw_phb.h	/^} hw_phb_decode;$/;"	t	typeref:enum:__anon931
hw_phb_decode_name	sim/ppc/hw_phb.c	/^hw_phb_decode_name(hw_phb_decode level)$/;"	f	file:
hw_phb_device	sim/ppc/hw_phb.c	/^} hw_phb_device;$/;"	t	typeref:struct:_hw_phb_device	file:
hw_phb_device_descriptor	sim/ppc/hw_phb.c	/^const device_descriptor hw_phb_device_descriptor[] = {$/;"	v
hw_phb_dma_read_buffer	sim/ppc/hw_phb.c	/^hw_phb_dma_read_buffer(device *me,$/;"	f	file:
hw_phb_dma_write_buffer	sim/ppc/hw_phb.c	/^hw_phb_dma_write_buffer(device *me,$/;"	f	file:
hw_phb_init_address	sim/ppc/hw_phb.c	/^hw_phb_init_address(device *me)$/;"	f	file:
hw_phb_io_read_buffer	sim/ppc/hw_phb.c	/^hw_phb_io_read_buffer(device *me,$/;"	f	file:
hw_phb_io_space	sim/ppc/hw_phb.h	/^  hw_phb_io_space,$/;"	e	enum:__anon930
hw_phb_io_write_buffer	sim/ppc/hw_phb.c	/^hw_phb_io_write_buffer(device *me,$/;"	f	file:
hw_phb_master_abort_decode	sim/ppc/hw_phb.h	/^  hw_phb_master_abort_decode,$/;"	e	enum:__anon931
hw_phb_memory_space	sim/ppc/hw_phb.h	/^  hw_phb_memory_space,$/;"	e	enum:__anon930
hw_phb_normal_decode	sim/ppc/hw_phb.h	/^  hw_phb_normal_decode = attach_callback,$/;"	e	enum:__anon931
hw_phb_size_to_attach_size	sim/ppc/hw_phb.c	/^hw_phb_size_to_attach_size(device *me,$/;"	f	file:
hw_phb_spaces	sim/ppc/hw_phb.h	/^} hw_phb_spaces;$/;"	t	typeref:enum:__anon930
hw_phb_special_space	sim/ppc/hw_phb.h	/^  hw_phb_special_space,$/;"	e	enum:__anon930
hw_phb_subtractive_decode	sim/ppc/hw_phb.h	/^  hw_phb_subtractive_decode,$/;"	e	enum:__anon931
hw_phb_unit_decode	sim/ppc/hw_phb.c	/^hw_phb_unit_decode(device *me,$/;"	f	file:
hw_phb_unit_encode	sim/ppc/hw_phb.c	/^hw_phb_unit_encode(device *me,$/;"	f	file:
hw_port_attach	sim/common/hw-ports.c	/^hw_port_attach (struct hw *me,$/;"	f
hw_port_data	sim/common/hw-ports.c	/^struct hw_port_data$/;"	s	file:
hw_port_decode	sim/common/hw-ports.c	/^hw_port_decode (struct hw *me,$/;"	f
hw_port_descriptor	sim/common/hw-ports.h	/^struct hw_port_descriptor$/;"	s
hw_port_detach	sim/common/hw-ports.c	/^hw_port_detach (struct hw *me,$/;"	f
hw_port_edge	sim/common/hw-ports.c	/^struct hw_port_edge$/;"	s	file:
hw_port_encode	sim/common/hw-ports.c	/^hw_port_encode (struct hw *me,$/;"	f
hw_port_event	sim/common/hw-ports.c	/^hw_port_event (struct hw *me,$/;"	f
hw_port_event_method	sim/common/hw-ports.h	/^typedef void (hw_port_event_method)$/;"	t
hw_port_traverse	sim/common/hw-ports.c	/^hw_port_traverse (struct hw *me,$/;"	f
hw_port_traverse_function	sim/common/hw-ports.h	/^typedef void (hw_port_traverse_function)$/;"	t
hw_property	sim/common/hw-properties.h	/^struct hw_property$/;"	s
hw_property_array	sim/common/hw-properties.h	57;"	d
hw_property_data	sim/common/hw-properties.c	/^struct hw_property_data$/;"	s	file:
hw_property_disposition	sim/common/hw-properties.h	60;"	d
hw_property_name	sim/common/hw-properties.h	55;"	d
hw_property_original	sim/common/hw-properties.h	59;"	d
hw_property_owner	sim/common/hw-properties.h	54;"	d
hw_property_sizeof_array	sim/common/hw-properties.h	58;"	d
hw_property_type	sim/common/hw-properties.h	/^} hw_property_type;$/;"	t	typeref:enum:__anon639
hw_property_type	sim/common/hw-properties.h	56;"	d
hw_read	gdb/common/break-common.h	/^    hw_read    = 1, 		\/* Read    HW watchpoint *\/$/;"	e	enum:target_hw_bp_type
hw_register_device_descriptor	sim/ppc/hw_register.c	/^const device_descriptor hw_register_device_descriptor[] = {$/;"	v
hw_res	opcodes/nds32-asm.h	/^  int hw_res;$/;"	m	struct:nds32_field
hw_reset	sim/common/hw-device.h	161;"	d
hw_reset_method	sim/common/hw-device.h	/^typedef unsigned (hw_reset_method)$/;"	t
hw_root	sim/common/hw-device.h	136;"	d
hw_rv_add_init	sim/cris/dv-rv.c	/^hw_rv_add_init (struct hw *me)$/;"	f	file:
hw_rv_add_poller	sim/cris/dv-rv.c	/^hw_rv_add_poller (struct hw *me, void *data)$/;"	f	file:
hw_rv_add_rv_pollers	sim/cris/dv-rv.c	/^hw_rv_add_rv_pollers (SIM_DESC sd)$/;"	f	file:
hw_rv_device	sim/cris/dv-rv.c	/^} hw_rv_device;$/;"	t	typeref:struct:_hw_rv_device	file:
hw_rv_finish	sim/cris/dv-rv.c	/^hw_rv_finish (struct hw *me)$/;"	f	file:
hw_rv_handle_incoming	sim/cris/dv-rv.c	/^hw_rv_handle_incoming (struct hw *me,$/;"	f	file:
hw_rv_init_socket	sim/cris/dv-rv.c	/^hw_rv_init_socket (struct hw *me)$/;"	f	file:
hw_rv_irq	sim/cris/dv-rv.c	/^hw_rv_irq (struct hw *me, unsigned int len)$/;"	f	file:
hw_rv_map_ints	sim/cris/dv-rv.c	/^hw_rv_map_ints (struct hw *me)$/;"	f	file:
hw_rv_mbox	sim/cris/dv-rv.c	/^hw_rv_mbox (struct hw *me, unsigned_word address)$/;"	f	file:
hw_rv_poll_once	sim/cris/dv-rv.c	/^hw_rv_poll_once (struct hw *me)$/;"	f	file:
hw_rv_ports	sim/cris/dv-rv.c	/^static const struct hw_port_descriptor hw_rv_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
hw_rv_read	sim/cris/dv-rv.c	/^hw_rv_read (struct hw *me,$/;"	f	file:
hw_rv_read_mem	sim/cris/dv-rv.c	/^hw_rv_read_mem (struct hw *me, unsigned int len)$/;"	f	file:
hw_rv_reg_read	sim/cris/dv-rv.c	/^hw_rv_reg_read (struct hw *me,$/;"	f	file:
hw_rv_reg_write	sim/cris/dv-rv.c	/^hw_rv_reg_write (struct hw *me,$/;"	f	file:
hw_rv_send	sim/cris/dv-rv.c	/^hw_rv_send (struct hw *me,$/;"	f	file:
hw_rv_send_wdog	sim/cris/dv-rv.c	/^hw_rv_send_wdog (struct hw *me)$/;"	f	file:
hw_rv_write	sim/cris/dv-rv.c	/^hw_rv_write (struct hw *me,$/;"	f	file:
hw_rv_write_mem	sim/cris/dv-rv.c	/^hw_rv_write_mem (struct hw *me, unsigned int plen)$/;"	f	file:
hw_sem_attach_address_callback	sim/ppc/hw_sem.c	/^hw_sem_attach_address_callback(device *me,$/;"	f	file:
hw_sem_callbacks	sim/ppc/hw_sem.c	/^static device_callbacks const hw_sem_callbacks = {$/;"	v	file:
hw_sem_create	sim/ppc/hw_sem.c	/^hw_sem_create(const char *name,$/;"	f	file:
hw_sem_device	sim/ppc/hw_sem.c	/^} hw_sem_device;$/;"	t	typeref:struct:_hw_sem_device	file:
hw_sem_device_descriptor	sim/ppc/hw_sem.c	/^const device_descriptor hw_sem_device_descriptor[] = {$/;"	v
hw_sem_init_data	sim/ppc/hw_sem.c	/^hw_sem_init_data(device *me)$/;"	f	file:
hw_sem_io_read_buffer	sim/ppc/hw_sem.c	/^hw_sem_io_read_buffer(device *me,$/;"	f	file:
hw_set_array_property	sim/common/hw-properties.c	/^hw_set_array_property (struct hw *me,$/;"	f
hw_set_property	sim/common/hw-properties.c	/^hw_set_property (struct hw *me,$/;"	f	file:
hw_shm_attach_address_callback	sim/ppc/hw_shm.c	/^hw_shm_attach_address_callback(device *me,$/;"	f	file:
hw_shm_callbacks	sim/ppc/hw_shm.c	/^static device_callbacks const hw_shm_callbacks = {$/;"	v	file:
hw_shm_create	sim/ppc/hw_shm.c	/^hw_shm_create(const char *name,$/;"	f	file:
hw_shm_device	sim/ppc/hw_shm.c	/^} hw_shm_device;$/;"	t	typeref:struct:_hw_shm_device	file:
hw_shm_device_descriptor	sim/ppc/hw_shm.c	/^const device_descriptor hw_shm_device_descriptor[] = {$/;"	v
hw_shm_init_data	sim/ppc/hw_shm.c	/^hw_shm_init_data(device *me)$/;"	f	file:
hw_shm_io_read_buffer	sim/ppc/hw_shm.c	/^hw_shm_io_read_buffer(device *me,$/;"	f	file:
hw_shm_io_write_buffer	sim/ppc/hw_shm.c	/^hw_shm_io_write_buffer(device *me,$/;"	f	file:
hw_sibling	sim/common/hw-device.h	114;"	d
hw_stack_callbacks	sim/ppc/hw_init.c	/^static device_callbacks const hw_stack_callbacks = {$/;"	v	file:
hw_stack_ioctl	sim/ppc/hw_init.c	/^hw_stack_ioctl(device *me,$/;"	f	file:
hw_strdup	sim/common/hw-device.c	/^hw_strdup (struct hw *me, const char *str)$/;"	f
hw_system	sim/common/hw-device.h	140;"	d
hw_system_cpu	sim/common/sim-hw.c	/^hw_system_cpu (struct hw *me)$/;"	f
hw_table	include/opcode/cgen.h	/^  CGEN_HW_TABLE hw_table;$/;"	m	struct:cgen_cpu_desc
hw_trace	sim/common/sim-hw.c	/^hw_trace (struct hw *me,$/;"	f
hw_trace_callbacks	sim/ppc/hw_trace.c	/^static device_callbacks const hw_trace_callbacks = {$/;"	v	file:
hw_trace_device_descriptor	sim/ppc/hw_trace.c	/^const device_descriptor hw_trace_device_descriptor[] = {$/;"	v
hw_trace_ioctl	sim/ppc/hw_trace.c	/^hw_trace_ioctl(device *me,$/;"	f	file:
hw_trace_p	sim/common/hw-device.h	448;"	d
hw_tree_create	sim/common/hw-tree.c	/^hw_tree_create (SIM_DESC sd,$/;"	f
hw_tree_delete	sim/common/hw-tree.c	/^hw_tree_delete (struct hw *me)$/;"	f
hw_tree_find_boolean_property	sim/common/hw-tree.c	/^hw_tree_find_boolean_property (struct hw *root,$/;"	f
hw_tree_find_device	sim/common/hw-tree.c	/^hw_tree_find_device (struct hw *root,$/;"	f
hw_tree_find_ihandle_property	sim/common/hw-tree.c	/^hw_tree_find_ihandle_property (struct hw *root,$/;"	f
hw_tree_find_integer_property	sim/common/hw-tree.c	/^hw_tree_find_integer_property (struct hw *root,$/;"	f
hw_tree_find_property	sim/common/hw-tree.c	/^hw_tree_find_property (struct hw *root,$/;"	f
hw_tree_find_string_property	sim/common/hw-tree.c	/^hw_tree_find_string_property (struct hw *root,$/;"	f
hw_tree_finish	sim/common/hw-tree.c	/^hw_tree_finish (struct hw *root)$/;"	f
hw_tree_parse	sim/common/hw-tree.c	/^hw_tree_parse (struct hw *current,$/;"	f
hw_tree_print	sim/common/hw-tree.c	/^hw_tree_print (struct hw *root,$/;"	f
hw_tree_print_callback	sim/common/hw-tree.h	/^typedef void (hw_tree_print_callback)$/;"	t
hw_tree_traverse	sim/common/hw-tree.c	/^hw_tree_traverse (struct hw *root,$/;"	f
hw_tree_traverse_function	sim/common/hw-tree.h	/^typedef void (hw_tree_traverse_function)$/;"	t
hw_tree_vparse	sim/common/hw-tree.c	/^hw_tree_vparse (struct hw *current,$/;"	f
hw_type	include/opcode/cgen.h	/^  enum cgen_hw_type hw_type;$/;"	m	struct:__anon1391	typeref:enum:__anon1391::cgen_hw_type
hw_type	include/opcode/cgen.h	/^  enum cgen_hw_type hw_type;$/;"	m	struct:__anon1393	typeref:enum:__anon1393::cgen_hw_type
hw_unit	sim/common/hw-device.h	/^} hw_unit;$/;"	t	typeref:struct:_hw_unit
hw_unit_address	sim/common/hw-device.c	/^hw_unit_address (struct hw *me)$/;"	f
hw_unit_address_to_attach_address	sim/common/hw-device.h	364;"	d
hw_unit_address_to_attach_address_method	sim/common/hw-device.h	/^typedef int (hw_unit_address_to_attach_address_method)$/;"	t
hw_unit_decode	sim/common/hw-device.h	331;"	d
hw_unit_decode_method	sim/common/hw-device.h	/^typedef int (hw_unit_decode_method)$/;"	t
hw_unit_encode	sim/common/hw-device.h	343;"	d
hw_unit_encode_method	sim/common/hw-device.h	/^typedef int (hw_unit_encode_method)$/;"	t
hw_unit_nr_address_cells	sim/common/hw-device.h	304;"	d
hw_unit_nr_size_cells	sim/common/hw-device.h	306;"	d
hw_unit_size_to_attach_size	sim/common/hw-device.h	376;"	d
hw_unit_size_to_attach_size_method	sim/common/hw-device.h	/^typedef int (hw_unit_size_to_attach_size_method)$/;"	t
hw_vabort	sim/common/sim-hw.c	/^hw_vabort (struct hw *me,$/;"	f
hw_vm_add_space	sim/ppc/hw_vm.c	/^hw_vm_add_space(device *me,$/;"	f	file:
hw_vm_attach_address	sim/ppc/hw_vm.c	/^hw_vm_attach_address(device *me,$/;"	f	file:
hw_vm_callbacks	sim/ppc/hw_vm.c	/^static device_callbacks const hw_vm_callbacks = {$/;"	v	file:
hw_vm_create	sim/ppc/hw_vm.c	/^hw_vm_create(const char *name,$/;"	f	file:
hw_vm_device	sim/ppc/hw_vm.c	/^} hw_vm_device;$/;"	t	typeref:struct:_hw_vm_device	file:
hw_vm_device_descriptor	sim/ppc/hw_vm.c	/^const device_descriptor hw_vm_device_descriptor[] = {$/;"	v
hw_vm_init_address_callback	sim/ppc/hw_vm.c	/^hw_vm_init_address_callback(device *me)$/;"	f	file:
hw_vm_io_read_buffer_callback	sim/ppc/hw_vm.c	/^hw_vm_io_read_buffer_callback(device *me,$/;"	f	file:
hw_vm_io_write_buffer_callback	sim/ppc/hw_vm.c	/^hw_vm_io_write_buffer_callback(device *me,$/;"	f	file:
hw_vm_ioctl	sim/ppc/hw_vm.c	/^hw_vm_ioctl(device *me,$/;"	f	file:
hw_watch_count	gdb/testsuite/gdb.threads/wp-replication.c	/^int hw_watch_count = 0;$/;"	v
hw_watchpoint_use_count	gdb/breakpoint.c	/^hw_watchpoint_use_count (struct breakpoint *b)$/;"	f	file:
hw_watchpoint_used_count_others	gdb/breakpoint.c	/^hw_watchpoint_used_count_others (struct breakpoint *except,$/;"	f	file:
hw_wp_mask	gdb/breakpoint.h	/^  CORE_ADDR hw_wp_mask;$/;"	m	struct:watchpoint
hw_write	gdb/common/break-common.h	/^    hw_write   = 0, 		\/* Common  HW watchpoint *\/$/;"	e	enum:target_hw_bp_type
hw_zalloc	sim/common/hw-alloc.c	/^hw_zalloc (struct hw *me, unsigned long size)$/;"	f
hwbreak	gdb/memattr.h	/^  int hwbreak = 0;$/;"	m	struct:mem_attrib
hwbreak_feature	gdb/gdbserver/server.h	/^  int hwbreak_feature = 0;$/;"	m	struct:client_state
hwcaps	include/opcode/sparc.h	/^  int hwcaps;$/;"	m	struct:sparc_opcode_arch
hwcaps	include/opcode/sparc.h	/^  unsigned int hwcaps;$/;"	m	struct:sparc_opcode
hwcaps2	include/opcode/sparc.h	/^  int hwcaps2;$/;"	m	struct:sparc_opcode_arch
hwcaps2	include/opcode/sparc.h	/^  unsigned int hwcaps2;$/;"	m	struct:sparc_opcode
hwdebug_find_thread_points_by_tid	gdb/ppc-linux-nat.c	/^hwdebug_find_thread_points_by_tid (int tid, int alloc_new)$/;"	f	file:
hwdebug_info	gdb/ppc-linux-nat.c	/^static struct ppc_debug_info hwdebug_info;$/;"	v	typeref:struct:ppc_debug_info	file:
hwdebug_insert_point	gdb/ppc-linux-nat.c	/^hwdebug_insert_point (struct ppc_hw_breakpoint *b, int tid)$/;"	f	file:
hwdebug_point_cmp	gdb/ppc-linux-nat.c	/^hwdebug_point_cmp (struct ppc_hw_breakpoint *a, struct ppc_hw_breakpoint *b)$/;"	f	file:
hwdebug_remove_point	gdb/ppc-linux-nat.c	/^hwdebug_remove_point (struct ppc_hw_breakpoint *b, int tid)$/;"	f	file:
hwe	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^hwe:	R7 += 1;$/;"	l
hweight	opcodes/metag-dis.c	/^static unsigned int hweight (unsigned int rmask)$/;"	f	file:
hwloop_get_next_pc	sim/bfin/bfin-sim.c	/^hwloop_get_next_pc (SIM_CPU *cpu, bu32 pc, bu32 insn_len)$/;"	f
hwm	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^hwm:	R6 += 1;$/;"	l
hwmult_accumulator	sim/msp430/msp430-sim.h	/^  unsigned32   hwmult_accumulator;$/;"	m	struct:msp430_cpu_state
hwmult_op1	sim/msp430/msp430-sim.h	/^  unsigned32   hwmult_op1;$/;"	m	struct:msp430_cpu_state
hwmult_op2	sim/msp430/msp430-sim.h	/^  unsigned32   hwmult_op2;$/;"	m	struct:msp430_cpu_state
hwmult_result	sim/msp430/msp430-sim.h	/^  unsigned32   hwmult_result;$/;"	m	struct:msp430_cpu_state
hwmult_signed_accumulator	sim/msp430/msp430-sim.h	/^  signed32     hwmult_signed_accumulator;$/;"	m	struct:msp430_cpu_state
hwmult_signed_result	sim/msp430/msp430-sim.h	/^  signed32     hwmult_signed_result;$/;"	m	struct:msp430_cpu_state
hwmult_type	sim/msp430/msp430-sim.h	/^  hwmult_type  hwmult_type;$/;"	m	struct:msp430_cpu_state
hwmult_type	sim/msp430/msp430-sim.h	/^typedef enum { UNSIGN_32, SIGN_32, UNSIGN_MAC_32, SIGN_MAC_32 } hwmult_type;$/;"	t	typeref:enum:__anon832
hwp	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^hwp:	JUMP (P5);$/;"	l
hwr_names	opcodes/mips-dis.c	/^  const char * const *hwr_names;$/;"	m	struct:mips_arch_choice	file:
hws	sim/testsuite/sim/bfin/hwloop-branch-in.s	/^hws:	R5 += 1;$/;"	l
hypot	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (hypot);$/;"	v
hypot	gdb/gnulib/import/math.in.h	1060;"	d
hypot	gdb/gnulib/import/math.in.h	1061;"	d
hypot	gdb/gnulib/import/math.in.h	1070;"	d
hypotf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (hypotf);$/;"	v
hypotf	gdb/gnulib/import/math.in.h	1036;"	d
hypotf	gdb/gnulib/import/math.in.h	1037;"	d
hypotf	gdb/gnulib/import/math.in.h	1049;"	d
hypotl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (hypotl);$/;"	v
hypotl	gdb/gnulib/import/math.in.h	1081;"	d
hypotl	gdb/gnulib/import/math.in.h	1082;"	d
hypotl	gdb/gnulib/import/math.in.h	1094;"	d
i	bfd/bfd-in.h	/^  struct _bfd_window_internal *i;$/;"	m	struct:_bfd_window	typeref:struct:_bfd_window::_bfd_window_internal
i	bfd/bfd-in2.h	/^      bfd_vma i;$/;"	m	union:bfd_symbol::__anon1151
i	bfd/bfd-in2.h	/^  struct _bfd_window_internal *i;$/;"	m	struct:_bfd_window	typeref:struct:_bfd_window::_bfd_window_internal
i	bfd/bfd.c	/^  int i;$/;"	m	union:_bfd_doprnt_args	file:
i	bfd/coff-bfd.h	/^  unsigned int i;$/;"	m	struct:coff_section_tdata
i	bfd/elf-bfd.h	/^  unsigned int i;$/;"	m	struct:obj_attribute
i	bfd/elf32-spu.h	/^    } i;$/;"	m	union:_spu_elf_section_data::__anon1107	typeref:struct:_spu_elf_section_data::__anon1107::__anon1108
i	bfd/elf64-alpha.c	/^  struct ecoff_find_line i;$/;"	m	struct:alpha_elf_find_line	typeref:struct:alpha_elf_find_line::ecoff_find_line	file:
i	bfd/elfxx-mips.c	/^  struct ecoff_find_line i;$/;"	m	struct:mips_elf_find_line	typeref:struct:mips_elf_find_line::ecoff_find_line	file:
i	gdb/testsuite/gdb.arch/aarch64-tagged-pointer.c	/^  int i;$/;"	m	struct:s	file:
i	gdb/testsuite/gdb.arch/amd64-tailcall-self.c	/^int i;$/;"	v
i	gdb/testsuite/gdb.arch/mips16-thunks-sinmain.c	/^long i = 1;$/;"	v
i	gdb/testsuite/gdb.base/bitfields.c	/^int i;$/;"	v
i	gdb/testsuite/gdb.base/bitfields2.c	/^int i;$/;"	v
i	gdb/testsuite/gdb.base/breakpoint-in-ro-region.c	/^volatile int i;$/;"	v
i	gdb/testsuite/gdb.base/callfuncs.c	/^  int i;$/;"	m	struct:struct1	file:
i	gdb/testsuite/gdb.base/consecutive-step-over.c	/^volatile int i;$/;"	v
i	gdb/testsuite/gdb.base/funcargs.c	/^  int i;$/;"	m	struct:s	file:
i	gdb/testsuite/gdb.base/funcargs.c	/^int i = 2;$/;"	v
i	gdb/testsuite/gdb.base/gdb11530.c	/^        int i;$/;"	m	union:a::__anon2004	file:
i	gdb/testsuite/gdb.base/gnu_vector.c	/^  int i;$/;"	m	struct:__anon1968	file:
i	gdb/testsuite/gdb.base/gnu_vector.c	/^  int i;$/;"	m	union:__anon1967	file:
i	gdb/testsuite/gdb.base/gnu_vector.c	/^  int2 i, j;$/;"	m	struct:two_int2	file:
i	gdb/testsuite/gdb.base/gnu_vector.c	/^  int2 i;$/;"	m	struct:just_int2	file:
i	gdb/testsuite/gdb.base/long_long.c	/^unsigned char i[MAX_BYTES];$/;"	v
i	gdb/testsuite/gdb.base/stack-checking.c	/^int i = 0;$/;"	v
i	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	m	struct:f_1	file:
i	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	m	struct:f_2	file:
i	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	m	struct:f_3	file:
i	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	m	struct:f_4	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	m	struct:struct9	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
i	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
i	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int i;$/;"	m	class:K	file:
i	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int i;$/;"	m	class:KV	file:
i	gdb/testsuite/gdb.cp/classes.cc	/^  int i;$/;"	m	class:mixed_protection_class	file:
i	gdb/testsuite/gdb.cp/classes.cc	/^  int i;$/;"	m	struct:mixed_protection_struct	file:
i	gdb/testsuite/gdb.cp/cpexprs.cc	/^  static const int i;$/;"	m	class:CV	file:
i	gdb/testsuite/gdb.cp/cpexprs.cc	/^const int CV::i = 42;$/;"	m	class:CV	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  T i;$/;"	m	class:A	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  T i;$/;"	m	class:B	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  int i;$/;"	m	class:Ambig	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  int i;$/;"	m	class:BB	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  int i;$/;"	m	class:C	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  int i;$/;"	m	class:CC	file:
i	gdb/testsuite/gdb.cp/impl-this.cc	/^  int i;$/;"	m	class:D	file:
i	gdb/testsuite/gdb.cp/mb-ctor.cc	/^  int i;$/;"	m	class:Derived	file:
i	gdb/testsuite/gdb.cp/misc.cc	/^  int i;$/;"	m	class:mixed_protection_class	file:
i	gdb/testsuite/gdb.cp/misc.cc	/^  int i;$/;"	m	struct:mixed_protection_struct	file:
i	gdb/testsuite/gdb.cp/namespace.cc	/^  int i;$/;"	m	namespace:AAA	file:
i	gdb/testsuite/gdb.cp/namespace.cc	/^  int i;$/;"	m	namespace:BBB	file:
i	gdb/testsuite/gdb.cp/nsdecl.cc	/^int i;$/;"	v
i	gdb/testsuite/gdb.cp/operator.cc	/^  int i;$/;"	m	namespace:K	file:
i	gdb/testsuite/gdb.cp/templates.cc	/^    int i;$/;"	m	class:R	file:
i	gdb/testsuite/gdb.cp/templates.cc	/^    int i;$/;"	m	class:S	file:
i	gdb/testsuite/gdb.cp/templates.cc	/^    int i;$/;"	m	class:T	file:
i	gdb/testsuite/gdb.cp/templates.cc	/^    int i;$/;"	m	class:c	file:
i	gdb/testsuite/gdb.cp/typeid.cc	/^int i;$/;"	v
i	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct A { int i; int j; };$/;"	m	struct:A	file:
i	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct B { int i : 12; int j : 12; int : 4; };$/;"	m	struct:B	file:
i	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct C { int i; int j; int q; };$/;"	m	struct:C	file:
i	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^    in/;"	k	type:tuserdef
i	gdb/testsuite/gdb.fortran/vla-type.f90	/^  in/;"	v	program:vla_struct
i	gdb/testsuite/gdb.go/integers.go	/^var i = 0$/;"	v
i	gdb/testsuite/gdb.mi/mi-var-child.c	/^    long i[10];$/;"	m	struct:_struct_decl::__anon2042	file:
i	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^        int i;$/;"	m	union:Anonymous::__anon2036::__anon2037::__anon2040	file:
i	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^  int i;$/;"	m	struct:Base1	file:
i	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^  int i;$/;"	m	struct:Base2	file:
i	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^  int i;$/;"	m	struct:Derived	file:
i	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct S { int i; int j; };$/;"	m	struct:S	file:
i	gdb/testsuite/gdb.mi/var-cmd.c	/^    long i[10];$/;"	m	struct:_struct_decl::__anon2047	file:
i	gdb/testsuite/gdb.python/py-explore.c	/^  int i;$/;"	m	union:SimpleUnion	file:
i	gdb/testsuite/gdb.python/py-explore.cc	/^  int i;$/;"	m	class:B	file:
i	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char i : 1;$/;"	m	struct:t	file:
i	gdb/unittests/optional/observers/1.cc	/^  int i;$/;"	m	struct:observers_1::value_type	file:
i	gdb/unittests/optional/observers/2.cc	/^  int i;$/;"	m	struct:observers_2::value_type	file:
i	include/bfdlink.h	/^	} i;$/;"	m	union:bfd_link_hash_entry::__anon1494	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1497
i	include/obstack.h	/^    _OBSTACK_SIZE_T i;$/;"	m	union:obstack::__anon1408
i	intl/gettextP.h	/^     nls_uint32 i;$/;"	v
i	opcodes/aarch64-opc.c	/^  uint32_t i;$/;"	m	union:__anon14	file:
i	opcodes/aarch64-opc.c	/^  uint32_t i;$/;"	m	union:__anon15	file:
i	opcodes/aarch64-opc.c	/^  uint64_t i;$/;"	m	union:__anon13	file:
i	opcodes/s390-dis.c	/^  int i;$/;"	m	union:operand_value	file:
i	opcodes/tic80-opc.c	522;"	d	file:
i	sim/arm/maverick.c	/^    int i;$/;"	m	union:maverick_regs::__anon781	file:
i	sim/arm/maverick.c	/^    int i;$/;"	m	union:maverick_regs::__anon782	file:
i	sim/arm/wrapper.c	/^    int i;$/;"	m	union:maverick_regs::__anon784	file:
i	sim/arm/wrapper.c	/^    int i;$/;"	m	union:maverick_regs::__anon785	file:
i	sim/common/sim-fpu.c	/^  unsigned64 i;$/;"	m	union:__anon659	file:
i	sim/cris/semcrisv10f-switch.c	/^  int i;$/;"	v
i	sim/cris/semcrisv32f-switch.c	/^  int i;$/;"	v
i	sim/igen/misc.h	/^  int i;$/;"	m	struct:_name_map
i	sim/iq2000/sem-switch.c	/^  int i;$/;"	v
i	sim/lm32/sem-switch.c	/^  int i;$/;"	v
i	sim/m32r/sem-switch.c	/^  int i;$/;"	v
i	sim/m32r/sem2-switch.c	/^  int i;$/;"	v
i	sim/m32r/semx-switch.c	/^  int i;$/;"	v
i	sim/or1k/sem-switch.c	/^  int i;$/;"	v
i	sim/ppc/misc.h	/^  int i;$/;"	m	struct:_name_map
i	sim/rx/rx.c	/^  int i;$/;"	m	union:__anon510	file:
i	sim/sh/sim-main.h	/^	int i[16];$/;"	m	union:__anon488::__anon489::__anon492
i	sim/sh/sim-main.h	/^	int i[16];$/;"	m	union:__anon488::__anon489::fregs_u
i	sim/sh/sim-main.h	/^	int i[7];$/;"	m	union:__anon488::__anon489::__anon490
i	sim/sh64/sem-compact-switch.c	/^  int i;$/;"	v
i	sim/sh64/sem-media-switch.c	/^  int i;$/;"	v
i	sim/testsuite/sim/sh/add.s	/^i:	.long	2$/;"	l
i	sim/testsuite/sim/sh/and.s	/^i:	.long	0xa5a5a5a5$/;"	l
i$1	sim/testsuite/sim/bfin/conv_enc_gen.s	/^i$1:$/;"	l
i$1end	sim/testsuite/sim/bfin/conv_enc_gen.s	/^i$1end:$/;"	l
i00afunc	gdb/gnulib/import/alloca.c	/^i00afunc (long *address)$/;"	f	file:
i00afunc	gdb/gnulib/import/alloca.c	/^i00afunc (long address)$/;"	f	file:
i00afunc	libiberty/alloca.c	/^i00afunc (long *address)$/;"	f	file:
i00afunc	libiberty/alloca.c	/^i00afunc (long address)$/;"	f	file:
i1	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^int i1;$/;"	v
i1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^int i1 = 23;$/;"	v
i1	gdb/testsuite/gdb.cp/local-static.c	/^  int i1;$/;"	m	struct:aggregate	file:
i1	readline/rlprivate.h	/^  int i1, i2;$/;"	m	struct:__rl_callback_generic_arg
i10	gdb/testsuite/gdb.cp/nested-types.cc	/^  int i10;$/;"	m	struct:S10	file:
i11	gdb/testsuite/gdb.cp/nested-types.cc	/^    int i11;$/;"	m	struct:S10::S11	file:
i12	gdb/testsuite/gdb.cp/nested-types.cc	/^      int i12;$/;"	m	struct:S10::S11::S12	file:
i13	gdb/testsuite/gdb.cp/nested-types.cc	/^        int i13;$/;"	m	struct:S10::S11::S12::S13	file:
i14	gdb/testsuite/gdb.cp/nested-types.cc	/^          int i14;$/;"	m	struct:S10::S11::S12::S13::S14	file:
i15	gdb/testsuite/gdb.cp/nested-types.cc	/^            int i15;$/;"	m	struct:S10::S11::S12::S13::S14::S15	file:
i16	gdb/testsuite/gdb.cp/nested-types.cc	/^              int i16;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16	file:
i16	include/opcode/crx.h	/^    i16, i32,$/;"	e	enum:__anon1264
i16	sim/common/sim-trace.h	/^    unsigned16 i16;$/;"	m	union:_trace_data::__anon621
i17	gdb/testsuite/gdb.cp/nested-types.cc	/^                int i17;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
i18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int i18;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
i19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int i19;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19	file:
i2	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^int i2;$/;"	v
i2	gdb/testsuite/gdb.base/gnu_vector.c	/^int2 i2 = {1, 2};$/;"	v
i2	gdb/testsuite/gdb.cp/local-static.c	/^  int i2;$/;"	m	struct:aggregate	file:
i2	gdb/testsuite/gdb.cp/mb-ctor.cc	/^  int i2;$/;"	m	class:Derived	file:
i2	readline/rlprivate.h	/^  int i1, i2;$/;"	m	struct:__rl_callback_generic_arg
i21	gdb/testsuite/gdb.cp/nested-types.cc	/^    int i21;$/;"	m	struct:S10::S21	file:
i22	gdb/testsuite/gdb.cp/nested-types.cc	/^      int i22;$/;"	m	struct:S10::S21::S22	file:
i23	gdb/testsuite/gdb.cp/nested-types.cc	/^        int i23;$/;"	m	struct:S10::S21::S22::S23	file:
i24	gdb/testsuite/gdb.cp/nested-types.cc	/^          int i24;$/;"	m	struct:S10::S21::S22::S23::S24	file:
i25	gdb/testsuite/gdb.cp/nested-types.cc	/^            int i25;$/;"	m	struct:S10::S21::S22::S23::S24::S25	file:
i26	gdb/testsuite/gdb.cp/nested-types.cc	/^              int i26;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26	file:
i27	gdb/testsuite/gdb.cp/nested-types.cc	/^                int i27;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
i28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int i28;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
i29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int i29;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29	file:
i2fpu	sim/common/sim-fpu.c	/^i2fpu (sim_fpu *f, signed64 i, int is_64bit)$/;"	f
i2name	sim/igen/misc.c	/^i2name (const int i, const name_map * map)$/;"	f
i2name	sim/ppc/misc.c	/^i2name(const int i,$/;"	f
i2target	sim/igen/misc.c	/^i2target (int ms_bit_nr, unsigned bit)$/;"	f
i2target	sim/ppc/misc.c	/^i2target(int ms_bit_nr,$/;"	f
i3	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^int i3;$/;"	v
i3	gdb/testsuite/gdb.cp/local-static.c	/^  int i3;$/;"	m	struct:aggregate	file:
i31	gdb/testsuite/gdb.cp/nested-types.cc	/^    int i31;$/;"	m	struct:S10::S31	file:
i32	gdb/testsuite/gdb.cp/nested-types.cc	/^      int i32;$/;"	m	struct:S10::S31::S32	file:
i32	include/opcode/crx.h	/^    i16, i32,$/;"	e	enum:__anon1264
i32	sim/common/sim-trace.h	/^    unsigned32 i32;$/;"	m	union:_trace_data::__anon621
i33	gdb/testsuite/gdb.cp/nested-types.cc	/^        int i33;$/;"	m	struct:S10::S31::S32::S33	file:
i34	gdb/testsuite/gdb.cp/nested-types.cc	/^          int i34;$/;"	m	struct:S10::S31::S32::S33::S34	file:
i35	gdb/testsuite/gdb.cp/nested-types.cc	/^            int i35;$/;"	m	struct:S10::S31::S32::S33::S34::S35	file:
i36	gdb/testsuite/gdb.cp/nested-types.cc	/^              int i36;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36	file:
i37	gdb/testsuite/gdb.cp/nested-types.cc	/^                int i37;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
i38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int i38;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
i386-expedite	gdb/features/Makefile	/^i386-expedite = ebp,esp,eip$/;"	m
i386-feature	gdb/features/Makefile	/^i386-feature = 1$/;"	m
i386_16_byte_align_p	gdb/i386-tdep.c	/^i386_16_byte_align_p (struct type *type)$/;"	f	file:
i386_NUM_ST_COLLECT_GREGS	gdb/gdbserver/linux-i386-ipa.c	149;"	d	file:
i386_absolute_call_p	gdb/i386-tdep.c	/^i386_absolute_call_p (const gdb_byte *insn)$/;"	f	file:
i386_absolute_jmp_p	gdb/i386-tdep.c	/^i386_absolute_jmp_p (const gdb_byte *insn)$/;"	f	file:
i386_add_reggroups	gdb/i386-tdep.c	/^i386_add_reggroups (struct gdbarch *gdbarch)$/;"	f	file:
i386_all_but_ip_registers_record	gdb/i386-linux-tdep.c	/^i386_all_but_ip_registers_record (struct regcache *regcache)$/;"	f	file:
i386_alloc_frame_cache	gdb/i386-tdep.c	/^i386_alloc_frame_cache (void)$/;"	f	file:
i386_analyze_frame_setup	gdb/i386-tdep.c	/^i386_analyze_frame_setup (struct gdbarch *gdbarch,$/;"	f	file:
i386_analyze_prologue	gdb/i386-tdep.c	/^i386_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
i386_analyze_register_saves	gdb/i386-tdep.c	/^i386_analyze_register_saves (CORE_ADDR pc, CORE_ADDR current_pc,$/;"	f	file:
i386_analyze_stack_align	gdb/i386-tdep.c	/^i386_analyze_stack_align (CORE_ADDR pc, CORE_ADDR current_pc,$/;"	f	file:
i386_analyze_struct_return	gdb/i386-tdep.c	/^i386_analyze_struct_return (CORE_ADDR pc, CORE_ADDR current_pc,$/;"	f	file:
i386_arch_setup	gdb/gdbserver/win32-i386-low.c	/^i386_arch_setup (void)$/;"	f	file:
i386_ax_pseudo_register_collect	gdb/i386-tdep.c	/^i386_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f
i386_bnd_names	gdb/i386-tdep.c	/^static const char *i386_bnd_names[] =$/;"	v	file:
i386_bnd_regnum_p	gdb/i386-tdep.c	/^i386_bnd_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_bnd_type	gdb/i386-tdep.c	/^i386_bnd_type (struct gdbarch *gdbarch)$/;"	f	file:
i386_bnd_type	gdb/i386-tdep.h	/^  struct type *i386_bnd_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
i386_bndr_regnum_p	gdb/i386-tdep.c	/^i386_bndr_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_break_insn	gdb/i386-tdep.c	/^constexpr gdb_byte i386_break_insn[] = { 0xcc }; \/* int 3 *\/$/;"	v
i386_breakpoint	gdb/i386-tdep.c	/^typedef BP_MANIPULATION (i386_break_insn) i386_breakpoint;$/;"	t	file:
i386_bsd_nat_target	gdb/i386-bsd-nat.h	/^class i386_bsd_nat_target : public x86bsd_nat_target<BaseTarget>$/;"	c
i386_byte_names	gdb/i386-tdep.c	/^static const char *i386_byte_names[] =$/;"	v	file:
i386_byte_regnum_p	gdb/i386-tdep.c	/^i386_byte_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_call_p	gdb/i386-tdep.c	/^i386_call_p (const gdb_byte *insn)$/;"	f	file:
i386_canonicalize_syscall	gdb/i386-linux-tdep.c	/^i386_canonicalize_syscall (int syscall)$/;"	f	file:
i386_coff_osabi_sniffer	gdb/i386-go32-tdep.c	/^i386_coff_osabi_sniffer (bfd *abfd)$/;"	f	file:
i386_collect_fpregset	gdb/i386-tdep.c	/^i386_collect_fpregset (const struct regset *regset,$/;"	f	file:
i386_collect_gregset	gdb/i386-tdep.c	/^i386_collect_gregset (const struct regset *regset,$/;"	f	file:
i386_convert_register_p	gdb/i386-tdep.c	/^i386_convert_register_p (struct gdbarch *gdbarch,$/;"	f	file:
i386_cpu_flags	opcodes/i386-opc.h	/^typedef union i386_cpu_flags$/;"	u
i386_cpu_flags	opcodes/i386-opc.h	/^} i386_cpu_flags;$/;"	t	typeref:union:i386_cpu_flags
i386_create_target_description	gdb/arch/i386.c	/^i386_create_target_description (uint64_t xcr0, bool is_linux)$/;"	f
i386_cygwin_auto_wide_charset	gdb/i386-cygwin-tdep.c	/^i386_cygwin_auto_wide_charset (void)$/;"	f	file:
i386_cygwin_init_abi	gdb/i386-cygwin-tdep.c	/^i386_cygwin_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_cygwin_osabi_sniffer	gdb/i386-cygwin-tdep.c	/^i386_cygwin_osabi_sniffer (bfd *abfd)$/;"	f	file:
i386_cygwin_skip_trampoline_code	gdb/i386-cygwin-tdep.c	/^i386_cygwin_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
i386_darwin_arg_type_alignment	gdb/i386-darwin-tdep.c	/^i386_darwin_arg_type_alignment (struct type *type)$/;"	f	file:
i386_darwin_dr_get	gdb/i386-darwin-nat.c	/^i386_darwin_dr_get (int regnum)$/;"	f	file:
i386_darwin_dr_get_addr	gdb/i386-darwin-nat.c	/^i386_darwin_dr_get_addr (int regnum)$/;"	f	file:
i386_darwin_dr_get_control	gdb/i386-darwin-nat.c	/^i386_darwin_dr_get_control (void)$/;"	f	file:
i386_darwin_dr_get_status	gdb/i386-darwin-nat.c	/^i386_darwin_dr_get_status (void)$/;"	f	file:
i386_darwin_dr_set	gdb/i386-darwin-nat.c	/^i386_darwin_dr_set (int regnum, CORE_ADDR value)$/;"	f	file:
i386_darwin_dr_set_addr	gdb/i386-darwin-nat.c	/^i386_darwin_dr_set_addr (int regnum, CORE_ADDR addr)$/;"	f	file:
i386_darwin_dr_set_control	gdb/i386-darwin-nat.c	/^i386_darwin_dr_set_control (unsigned long control)$/;"	f	file:
i386_darwin_init_abi	gdb/i386-darwin-tdep.c	/^i386_darwin_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_darwin_push_dummy_call	gdb/i386-darwin-tdep.c	/^i386_darwin_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
i386_darwin_sigcontext_addr	gdb/i386-darwin-tdep.c	/^i386_darwin_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386_darwin_sstep_at_sigreturn	gdb/i386-darwin-nat.c	/^i386_darwin_sstep_at_sigreturn (x86_thread_state_t *regs)$/;"	f	file:
i386_darwin_thread_state_num_regs	gdb/i386-darwin-tdep.c	/^const int i386_darwin_thread_state_num_regs = $/;"	v
i386_darwin_thread_state_reg_offset	gdb/i386-darwin-tdep.c	/^int i386_darwin_thread_state_reg_offset[] =$/;"	v
i386_dbx_reg_to_regnum	gdb/i386-tdep.c	/^i386_dbx_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
i386_dicos_init_abi	gdb/i386-dicos-tdep.c	/^i386_dicos_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_dicos_osabi_sniffer	gdb/i386-dicos-tdep.c	/^i386_dicos_osabi_sniffer (bfd *abfd)$/;"	f	file:
i386_displaced_step_closure	gdb/i386-tdep.h	/^typedef buf_displaced_step_closure i386_displaced_step_closure;$/;"	t
i386_displaced_step_copy_insn	gdb/i386-tdep.c	/^i386_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f
i386_displaced_step_fixup	gdb/i386-tdep.c	/^i386_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f
i386_dummy_id	gdb/i386-tdep.c	/^i386_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
i386_dword_regnum_p	gdb/i386-tdep.c	/^i386_dword_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_elf_init_abi	gdb/i386-tdep.c	/^i386_elf_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
i386_emit_add	gdb/gdbserver/linux-x86-low.c	/^i386_emit_add (void)$/;"	f	file:
i386_emit_bit_and	gdb/gdbserver/linux-x86-low.c	/^i386_emit_bit_and (void)$/;"	f	file:
i386_emit_bit_not	gdb/gdbserver/linux-x86-low.c	/^i386_emit_bit_not (void)$/;"	f	file:
i386_emit_bit_or	gdb/gdbserver/linux-x86-low.c	/^i386_emit_bit_or (void)$/;"	f	file:
i386_emit_bit_xor	gdb/gdbserver/linux-x86-low.c	/^i386_emit_bit_xor (void)$/;"	f	file:
i386_emit_call	gdb/gdbserver/linux-x86-low.c	/^i386_emit_call (CORE_ADDR fn)$/;"	f	file:
i386_emit_const	gdb/gdbserver/linux-x86-low.c	/^i386_emit_const (LONGEST num)$/;"	f	file:
i386_emit_epilogue	gdb/gdbserver/linux-x86-low.c	/^i386_emit_epilogue (void)$/;"	f	file:
i386_emit_eq_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_eq_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_equal	gdb/gdbserver/linux-x86-low.c	/^i386_emit_equal (void)$/;"	f	file:
i386_emit_ext	gdb/gdbserver/linux-x86-low.c	/^i386_emit_ext (int arg)$/;"	f	file:
i386_emit_ge_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_ge_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_goto (int *offset_p, int *size_p)$/;"	f	file:
i386_emit_gt_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_gt_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_if_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
i386_emit_int_call_1	gdb/gdbserver/linux-x86-low.c	/^i386_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
i386_emit_le_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_le_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_less_signed	gdb/gdbserver/linux-x86-low.c	/^i386_emit_less_signed (void)$/;"	f	file:
i386_emit_less_unsigned	gdb/gdbserver/linux-x86-low.c	/^i386_emit_less_unsigned (void)$/;"	f	file:
i386_emit_log_not	gdb/gdbserver/linux-x86-low.c	/^i386_emit_log_not (void)$/;"	f	file:
i386_emit_lsh	gdb/gdbserver/linux-x86-low.c	/^i386_emit_lsh (void)$/;"	f	file:
i386_emit_lt_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_lt_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_mul	gdb/gdbserver/linux-x86-low.c	/^i386_emit_mul (void)$/;"	f	file:
i386_emit_ne_goto	gdb/gdbserver/linux-x86-low.c	/^i386_emit_ne_goto (int *offset_p, int *size_p)$/;"	f
i386_emit_ops	gdb/gdbserver/linux-x86-low.c	/^struct emit_ops i386_emit_ops =$/;"	v	typeref:struct:emit_ops
i386_emit_pop	gdb/gdbserver/linux-x86-low.c	/^i386_emit_pop (void)$/;"	f	file:
i386_emit_prologue	gdb/gdbserver/linux-x86-low.c	/^i386_emit_prologue (void)$/;"	f	file:
i386_emit_ref	gdb/gdbserver/linux-x86-low.c	/^i386_emit_ref (int size)$/;"	f	file:
i386_emit_reg	gdb/gdbserver/linux-x86-low.c	/^i386_emit_reg (int reg)$/;"	f	file:
i386_emit_rsh_signed	gdb/gdbserver/linux-x86-low.c	/^i386_emit_rsh_signed (void)$/;"	f	file:
i386_emit_rsh_unsigned	gdb/gdbserver/linux-x86-low.c	/^i386_emit_rsh_unsigned (void)$/;"	f	file:
i386_emit_stack_adjust	gdb/gdbserver/linux-x86-low.c	/^i386_emit_stack_adjust (int n)$/;"	f	file:
i386_emit_stack_flush	gdb/gdbserver/linux-x86-low.c	/^i386_emit_stack_flush (void)$/;"	f	file:
i386_emit_sub	gdb/gdbserver/linux-x86-low.c	/^i386_emit_sub (void)$/;"	f	file:
i386_emit_swap	gdb/gdbserver/linux-x86-low.c	/^i386_emit_swap (void)$/;"	f	file:
i386_emit_void_call_2	gdb/gdbserver/linux-x86-low.c	/^i386_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
i386_emit_zero_ext	gdb/gdbserver/linux-x86-low.c	/^i386_emit_zero_ext (int arg)$/;"	f	file:
i386_epilogue_frame_cache	gdb/i386-tdep.c	/^i386_epilogue_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
i386_epilogue_frame_prev_register	gdb/i386-tdep.c	/^i386_epilogue_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
i386_epilogue_frame_sniffer	gdb/i386-tdep.c	/^i386_epilogue_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
i386_epilogue_frame_this_id	gdb/i386-tdep.c	/^i386_epilogue_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
i386_epilogue_frame_unwind	gdb/i386-tdep.c	/^static const struct frame_unwind i386_epilogue_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
i386_epilogue_frame_unwind_stop_reason	gdb/i386-tdep.c	/^i386_epilogue_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
i386_expedite_regs	gdb/gdbserver/x86-tdesc.h	/^static const char *i386_expedite_regs[] = {"ebp", "esp", "eip", NULL};$/;"	v
i386_extract_return_value	gdb/i386-tdep.c	/^i386_extract_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
i386_fast_tracepoint_valid_at	gdb/i386-tdep.c	/^i386_fast_tracepoint_valid_at (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
i386_fetch_inferior_register	gdb/gdbserver/win32-i386-low.c	/^i386_fetch_inferior_register (struct regcache *regcache,$/;"	f	file:
i386_fetch_pointer_argument	gdb/i386-tdep.c	/^i386_fetch_pointer_argument (struct frame_info *frame, int argi, $/;"	f	file:
i386_floatformat_for_type	gdb/i386-tdep.c	/^i386_floatformat_for_type (struct gdbarch *gdbarch,$/;"	f
i386_follow_jump	gdb/i386-tdep.c	/^i386_follow_jump (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
i386_fp_regnum_p	gdb/i386-tdep.c	/^i386_fp_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_fpc_regnum_p	gdb/i386-tdep.c	/^i386_fpc_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_fpregset	gdb/i386-tdep.c	/^const struct regset i386_fpregset =$/;"	v	typeref:struct:regset
i386_frame_align	gdb/i386-tdep.c	/^i386_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
i386_frame_base	gdb/i386-tdep.c	/^static const struct frame_base i386_frame_base =$/;"	v	typeref:struct:frame_base	file:
i386_frame_base_address	gdb/i386-tdep.c	/^i386_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
i386_frame_cache	gdb/i386-tdep.c	/^i386_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
i386_frame_cache	gdb/i386-tdep.c	/^struct i386_frame_cache$/;"	s	file:
i386_frame_cache_1	gdb/i386-tdep.c	/^i386_frame_cache_1 (struct frame_info *this_frame,$/;"	f	file:
i386_frame_prev_register	gdb/i386-tdep.c	/^i386_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
i386_frame_setup_skip_insns	gdb/i386-tdep.c	/^struct i386_insn i386_frame_setup_skip_insns[] =$/;"	v	typeref:struct:i386_insn
i386_frame_this_id	gdb/i386-tdep.c	/^i386_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
i386_frame_unwind	gdb/i386-tdep.c	/^static const struct frame_unwind i386_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
i386_frame_unwind_stop_reason	gdb/i386-tdep.c	/^i386_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
i386_ft_collect_regmap	gdb/gdbserver/linux-i386-ipa.c	/^static const int i386_ft_collect_regmap[] =$/;"	v	file:
i386_gdb_regnum	gdb/gdbserver/linux-i386-ipa.c	/^enum i386_gdb_regnum$/;"	g	file:
i386_gdbarch_init	gdb/i386-tdep.c	/^i386_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
i386_gen_return_address	gdb/i386-tdep.c	/^i386_gen_return_address (struct gdbarch *gdbarch,$/;"	f	file:
i386_get_ipa_tdesc_idx	gdb/gdbserver/linux-x86-tdesc.c	/^i386_get_ipa_tdesc_idx (const struct target_desc *tdesc)$/;"	f
i386_get_longjmp_target	gdb/i386-tdep.c	/^i386_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
i386_get_thread_context	gdb/gdbserver/win32-i386-low.c	/^i386_get_thread_context (win32_thread_info *th)$/;"	f	file:
i386_gnu_dr_get	gdb/i386-gnu-nat.c	/^i386_gnu_dr_get (struct i386_debug_state *regs, struct proc *thread)$/;"	f	file:
i386_gnu_dr_get_addr	gdb/i386-gnu-nat.c	/^i386_gnu_dr_get_addr (int regnum)$/;"	f	file:
i386_gnu_dr_get_control	gdb/i386-gnu-nat.c	/^i386_gnu_dr_get_control (void)$/;"	f	file:
i386_gnu_dr_get_reg	gdb/i386-gnu-nat.c	/^i386_gnu_dr_get_reg (ptid_t ptid, int regnum)$/;"	f	file:
i386_gnu_dr_get_status	gdb/i386-gnu-nat.c	/^i386_gnu_dr_get_status (void)$/;"	f	file:
i386_gnu_dr_set	gdb/i386-gnu-nat.c	/^i386_gnu_dr_set (const struct i386_debug_state *regs, struct proc *thread)$/;"	f	file:
i386_gnu_dr_set_addr	gdb/i386-gnu-nat.c	/^i386_gnu_dr_set_addr (int regnum, CORE_ADDR addr)$/;"	f	file:
i386_gnu_dr_set_addr_one	gdb/i386-gnu-nat.c	/^i386_gnu_dr_set_addr_one (struct proc *thread, void *arg)$/;"	f	file:
i386_gnu_dr_set_control	gdb/i386-gnu-nat.c	/^i386_gnu_dr_set_control (unsigned long control)$/;"	f	file:
i386_gnu_dr_set_control_one	gdb/i386-gnu-nat.c	/^i386_gnu_dr_set_control_one (struct proc *thread, void *arg)$/;"	f	file:
i386_gnu_triplet_regexp	gdb/i386-tdep.c	/^i386_gnu_triplet_regexp (struct gdbarch *gdbarch)$/;"	f	file:
i386_go32_init_abi	gdb/i386-go32-tdep.c	/^i386_go32_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_gregset	gdb/i386-tdep.c	/^const struct regset i386_gregset =$/;"	v	typeref:struct:regset
i386_howto_table	bfd/mach-o-i386.c	/^static reloc_howto_type i386_howto_table[]=$/;"	v	file:
i386_in_indirect_branch_thunk	gdb/i386-tdep.c	/^i386_in_indirect_branch_thunk (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
i386_in_stack_tramp_p	gdb/i386-tdep.c	/^i386_in_stack_tramp_p (CORE_ADDR pc)$/;"	f	file:
i386_init_reggroups	gdb/i386-tdep.c	/^i386_init_reggroups (void)$/;"	f	file:
i386_initial_stuff	gdb/gdbserver/win32-i386-low.c	/^i386_initial_stuff (void)$/;"	f	file:
i386_insert_point	gdb/gdbserver/win32-i386-low.c	/^i386_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
i386_insn	gdb/i386-tdep.c	/^struct i386_insn$/;"	s	file:
i386_insn_is_call	gdb/i386-tdep.c	/^i386_insn_is_call (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
i386_insn_is_jump	gdb/i386-tdep.c	/^i386_insn_is_jump (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
i386_insn_is_ret	gdb/i386-tdep.c	/^i386_insn_is_ret (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
i386_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-x86-low.c	/^i386_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	f	file:
i386_intx80_record	gdb/i386-tdep.h	/^  int (*i386_intx80_record) (struct regcache *regcache);$/;"	m	struct:gdbarch_tdep
i386_iterate_over_regset_sections	gdb/i386-tdep.c	/^i386_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f
i386_jmp_p	gdb/i386-tdep.c	/^i386_jmp_p (const gdb_byte *insn)$/;"	f	file:
i386_k_names	gdb/i386-tdep.c	/^static const char *i386_k_names[] =$/;"	v	file:
i386_k_regnum_p	gdb/i386-tdep.c	/^i386_k_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_linux_collect_xstateregset	gdb/i386-linux-tdep.c	/^i386_linux_collect_xstateregset (const struct regset *regset,$/;"	f	file:
i386_linux_core_read_description	gdb/i386-linux-tdep.c	/^i386_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_core_read_xcr0	gdb/i386-linux-tdep.c	/^i386_linux_core_read_xcr0 (bfd *abfd)$/;"	f
i386_linux_displaced_step_copy_insn	gdb/i386-linux-tdep.c	/^i386_linux_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_dwarf_signal_frame_p	gdb/i386-linux-tdep.c	/^i386_linux_dwarf_signal_frame_p (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_get_syscall_number	gdb/i386-linux-tdep.c	/^i386_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_get_syscall_number_from_regcache	gdb/i386-linux-tdep.c	/^i386_linux_get_syscall_number_from_regcache (struct regcache *regcache)$/;"	f	file:
i386_linux_gregset_reg_offset	gdb/i386-linux-tdep.c	/^int i386_linux_gregset_reg_offset[] =$/;"	v
i386_linux_handle_segmentation_fault	gdb/i386-linux-tdep.c	/^i386_linux_handle_segmentation_fault (struct gdbarch *gdbarch,$/;"	f
i386_linux_init_abi	gdb/i386-linux-tdep.c	/^i386_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_linux_intx80_sysenter_syscall_record	gdb/i386-linux-tdep.c	/^i386_linux_intx80_sysenter_syscall_record (struct regcache *regcache)$/;"	f	file:
i386_linux_iterate_over_regset_sections	gdb/i386-linux-tdep.c	/^i386_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_read_description	gdb/gdbserver/linux-x86-tdesc.c	/^i386_linux_read_description (uint64_t xcr0)$/;"	f
i386_linux_read_description	gdb/i386-linux-tdep.c	/^i386_linux_read_description (uint64_t xcr0)$/;"	f
i386_linux_record_signal	gdb/i386-linux-tdep.c	/^i386_linux_record_signal (struct gdbarch *gdbarch,$/;"	f	file:
i386_linux_record_tdep	gdb/i386-linux-tdep.c	/^static struct linux_record_tdep i386_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
i386_linux_register_reggroup_p	gdb/i386-linux-tdep.c	/^i386_linux_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
i386_linux_regs_info	gdb/gdbserver/linux-x86-low.c	/^static struct regs_info i386_linux_regs_info =$/;"	v	typeref:struct:regs_info	file:
i386_linux_rt_sigtramp_start	gdb/i386-linux-tdep.c	/^i386_linux_rt_sigtramp_start (struct frame_info *this_frame)$/;"	f	file:
i386_linux_sc_reg_offset	gdb/i386-linux-tdep.c	/^static int i386_linux_sc_reg_offset[] =$/;"	v	file:
i386_linux_sigcontext_addr	gdb/i386-linux-tdep.c	/^i386_linux_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386_linux_sigtramp_p	gdb/i386-linux-tdep.c	/^i386_linux_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386_linux_sigtramp_start	gdb/i386-linux-tdep.c	/^i386_linux_sigtramp_start (struct frame_info *this_frame)$/;"	f	file:
i386_linux_supply_xstateregset	gdb/i386-linux-tdep.c	/^i386_linux_supply_xstateregset (const struct regset *regset,$/;"	f	file:
i386_linux_usrregs_info	gdb/gdbserver/linux-x86-low.c	/^static struct usrregs_info i386_linux_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
i386_linux_write_pc	gdb/i386-linux-tdep.c	/^i386_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
i386_linux_xstateregset	gdb/i386-linux-tdep.c	/^static const struct regset i386_linux_xstateregset =$/;"	v	typeref:struct:regset	file:
i386_m128_p	gdb/i386-darwin-tdep.c	/^i386_m128_p (struct type *type)$/;"	f	file:
i386_mach_o_osabi_sniffer	gdb/i386-darwin-tdep.c	/^i386_mach_o_osabi_sniffer (bfd *abfd)$/;"	f	file:
i386_match_insn	gdb/i386-tdep.c	/^i386_match_insn (CORE_ADDR pc, struct i386_insn *insn_patterns)$/;"	f	file:
i386_match_insn_block	gdb/i386-tdep.c	/^i386_match_insn_block (CORE_ADDR pc, struct i386_insn *insn_patterns)$/;"	f	file:
i386_match_pattern	gdb/i386-tdep.c	/^i386_match_pattern (CORE_ADDR pc, struct i386_insn pattern)$/;"	f	file:
i386_mmx_names	gdb/i386-tdep.c	/^static const char *i386_mmx_names[] =$/;"	v	file:
i386_mmx_reggroup	gdb/i386-tdep.c	/^static struct reggroup *i386_mmx_reggroup;$/;"	v	typeref:struct:reggroup	file:
i386_mmx_regnum_p	gdb/i386-tdep.c	/^i386_mmx_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_mmx_regnum_to_fp_regnum	gdb/i386-tdep.c	/^i386_mmx_regnum_to_fp_regnum (readable_regcache *regcache, int regnum)$/;"	f	file:
i386_mmx_type	gdb/i386-tdep.c	/^i386_mmx_type (struct gdbarch *gdbarch)$/;"	f	file:
i386_mmx_type	gdb/i386-tdep.h	/^  struct type *i386_mmx_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
i386_mpx_bd_base	gdb/i386-tdep.c	/^i386_mpx_bd_base (void)$/;"	f	file:
i386_mpx_ctrl_regnum_p	gdb/i386-tdep.c	/^i386_mpx_ctrl_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_mpx_enabled	gdb/i386-tdep.c	/^i386_mpx_enabled (void)$/;"	f
i386_mpx_get_bt_entry	gdb/i386-tdep.c	/^i386_mpx_get_bt_entry (CORE_ADDR ptr, CORE_ADDR bd_base)$/;"	f	file:
i386_mpx_info_bounds	gdb/i386-tdep.c	/^i386_mpx_info_bounds (const char *args, int from_tty)$/;"	f	file:
i386_mpx_names	gdb/i386-tdep.c	/^static const char *i386_mpx_names[] =$/;"	v	file:
i386_mpx_print_bounds	gdb/i386-tdep.c	/^i386_mpx_print_bounds (const CORE_ADDR bt_entry[4])$/;"	f	file:
i386_mpx_set_bounds	gdb/i386-tdep.c	/^i386_mpx_set_bounds (const char *args, int from_tty)$/;"	f	file:
i386_msdos_vec	bfd/i386msdos.c	/^const bfd_target i386_msdos_vec =$/;"	v
i386_mxcsr_regnum_p	gdb/i386-tdep.c	/^i386_mxcsr_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_next_regnum	gdb/i386-tdep.c	/^i386_next_regnum (int regnum)$/;"	f	file:
i386_num_regs	gdb/gdbserver/linux-i386-ipa.c	50;"	d	file:
i386_opcode_modifier	opcodes/i386-opc.h	/^typedef struct i386_opcode_modifier$/;"	s
i386_opcode_modifier	opcodes/i386-opc.h	/^} i386_opcode_modifier;$/;"	t	typeref:struct:i386_opcode_modifier
i386_operand_type	opcodes/i386-opc.h	/^typedef union i386_operand_type$/;"	u
i386_operand_type	opcodes/i386-opc.h	/^} i386_operand_type;$/;"	t	typeref:union:i386_operand_type
i386_optab	opcodes/i386-tbl.h	/^const insn_template i386_optab[] =$/;"	v
i386_pe_skip_trampoline_code	gdb/i386-tdep.c	/^i386_pe_skip_trampoline_code (struct frame_info *frame,$/;"	f
i386_pkeys_names	gdb/i386-tdep.c	/^static const char* i386_pkeys_names[] =$/;"	v	file:
i386_pkru_regnum_p	gdb/i386-tdep.c	/^i386_pkru_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_prepare_to_resume	gdb/gdbserver/win32-i386-low.c	/^i386_prepare_to_resume (win32_thread_info *th)$/;"	f	file:
i386_print_insn	gdb/i386-tdep.c	/^i386_print_insn (bfd_vma pc, struct disassemble_info *info)$/;"	f	file:
i386_process_record	gdb/i386-tdep.c	/^i386_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f
i386_pseudo_register_name	gdb/i386-tdep.c	/^i386_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_pseudo_register_read_into_value	gdb/i386-tdep.c	/^i386_pseudo_register_read_into_value (struct gdbarch *gdbarch,$/;"	f
i386_pseudo_register_read_value	gdb/i386-tdep.c	/^i386_pseudo_register_read_value (struct gdbarch *gdbarch,$/;"	f	file:
i386_pseudo_register_type	gdb/i386-tdep.c	/^i386_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_pseudo_register_write	gdb/i386-tdep.c	/^i386_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f
i386_push_dummy_call	gdb/i386-tdep.c	/^i386_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
i386_push_dummy_code	gdb/i386-tdep.c	/^i386_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp, CORE_ADDR funaddr,$/;"	f	file:
i386_record_floats	gdb/i386-tdep.c	/^static int i386_record_floats (struct gdbarch *gdbarch,$/;"	f	file:
i386_record_lea_modrm	gdb/i386-tdep.c	/^i386_record_lea_modrm (struct i386_record_s *irp)$/;"	f	file:
i386_record_lea_modrm_addr	gdb/i386-tdep.c	/^i386_record_lea_modrm_addr (struct i386_record_s *irp, uint64_t *addr)$/;"	f	file:
i386_record_modrm	gdb/i386-tdep.c	/^i386_record_modrm (struct i386_record_s *irp)$/;"	f	file:
i386_record_push	gdb/i386-tdep.c	/^i386_record_push (struct i386_record_s *irp, int size)$/;"	f	file:
i386_record_regmap	gdb/i386-tdep.c	/^static const int i386_record_regmap[] =$/;"	v	file:
i386_record_s	gdb/i386-tdep.c	/^struct i386_record_s$/;"	s	file:
i386_reg_struct_return_p	gdb/i386-tdep.c	/^i386_reg_struct_return_p (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
i386_register_name	gdb/i386-tdep.c	/^i386_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_register_names	gdb/i386-tdep.c	/^static const char *i386_register_names[] =$/;"	v	file:
i386_register_reggroup_p	gdb/i386-tdep.c	/^i386_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f
i386_register_to_value	gdb/i386-tdep.c	/^i386_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
i386_regmap	gdb/gdbserver/linux-x86-low.c	/^static \/*const*\/ int i386_regmap[] = $/;"	v	file:
i386_regnum	gdb/i386-tdep.h	/^enum i386_regnum$/;"	g
i386_regtab	opcodes/i386-tbl.h	/^const reg_entry i386_regtab[] =$/;"	v
i386_regtab_size	opcodes/i386-tbl.h	/^const unsigned int i386_regtab_size = ARRAY_SIZE (i386_regtab);$/;"	v
i386_relocate_instruction	gdb/i386-tdep.c	/^i386_relocate_instruction (struct gdbarch *gdbarch,$/;"	f	file:
i386_remove_point	gdb/gdbserver/win32-i386-low.c	/^i386_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
i386_ret_p	gdb/i386-tdep.c	/^i386_ret_p (const gdb_byte *insn)$/;"	f	file:
i386_return_value	gdb/i386-tdep.c	/^i386_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
i386_sigtramp_frame_cache	gdb/i386-tdep.c	/^i386_sigtramp_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
i386_sigtramp_frame_prev_register	gdb/i386-tdep.c	/^i386_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
i386_sigtramp_frame_sniffer	gdb/i386-tdep.c	/^i386_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
i386_sigtramp_frame_this_id	gdb/i386-tdep.c	/^i386_sigtramp_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
i386_sigtramp_frame_unwind	gdb/i386-tdep.c	/^static const struct frame_unwind i386_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
i386_sigtramp_frame_unwind_stop_reason	gdb/i386-tdep.c	/^i386_sigtramp_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
i386_sigtramp_p	gdb/i386-tdep.c	/^i386_sigtramp_p (struct frame_info *this_frame)$/;"	f
i386_single_step	gdb/gdbserver/win32-i386-low.c	/^i386_single_step (win32_thread_info *th)$/;"	f	file:
i386_skip_main_prologue	gdb/i386-tdep.c	/^i386_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
i386_skip_noop	gdb/i386-tdep.c	/^i386_skip_noop (CORE_ADDR pc)$/;"	f	file:
i386_skip_prefixes	gdb/i386-tdep.c	/^i386_skip_prefixes (gdb_byte *insn, size_t max_len)$/;"	f	file:
i386_skip_probe	gdb/i386-tdep.c	/^i386_skip_probe (CORE_ADDR pc)$/;"	f	file:
i386_skip_prologue	gdb/i386-tdep.c	/^i386_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
i386_sol2_gregset_reg_offset	gdb/i386-sol2-tdep.c	/^static int i386_sol2_gregset_reg_offset[] =$/;"	v	file:
i386_sol2_init_abi	gdb/i386-sol2-tdep.c	/^i386_sol2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386_sol2_mcontext_addr	gdb/i386-sol2-tdep.c	/^i386_sol2_mcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386_sol2_osabi_sniffer	gdb/i386-sol2-tdep.c	/^i386_sol2_osabi_sniffer (bfd *abfd)$/;"	f	file:
i386_sol2_sigtramp_p	gdb/i386-sol2-tdep.c	/^i386_sol2_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386_sol2_static_transform_name	gdb/i386-sol2-tdep.c	/^i386_sol2_static_transform_name (const char *name)$/;"	f	file:
i386_sse_reggroup	gdb/i386-tdep.c	/^static struct reggroup *i386_sse_reggroup;$/;"	v	typeref:struct:reggroup	file:
i386_st_collect_regmap	gdb/gdbserver/linux-i386-ipa.c	/^} i386_st_collect_regmap[] =$/;"	v	typeref:struct:__anon1854	file:
i386_stack_frame_destroyed_p	gdb/i386-tdep.c	/^i386_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
i386_stack_tramp_frame_sniffer	gdb/i386-tdep.c	/^i386_stack_tramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
i386_stack_tramp_frame_unwind	gdb/i386-tdep.c	/^static const struct frame_unwind i386_stack_tramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
i386_stap_is_single_operand	gdb/i386-tdep.c	/^i386_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f
i386_stap_parse_special_token	gdb/i386-tdep.c	/^i386_stap_parse_special_token (struct gdbarch *gdbarch,$/;"	f
i386_stap_parse_special_token_three_arg_disp	gdb/i386-tdep.c	/^i386_stap_parse_special_token_three_arg_disp (struct gdbarch *gdbarch,$/;"	f	file:
i386_stap_parse_special_token_triplet	gdb/i386-tdep.c	/^i386_stap_parse_special_token_triplet (struct gdbarch *gdbarch,$/;"	f	file:
i386_store_inferior_register	gdb/gdbserver/win32-i386-low.c	/^i386_store_inferior_register (struct regcache *regcache,$/;"	f	file:
i386_store_return_value	gdb/i386-tdep.c	/^i386_store_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
i386_supply_fpregset	gdb/i386-tdep.c	/^i386_supply_fpregset (const struct regset *regset, struct regcache *regcache,$/;"	f	file:
i386_supply_gregset	gdb/i386-tdep.c	/^i386_supply_gregset (const struct regset *regset, struct regcache *regcache,$/;"	f
i386_supports_z_point_type	gdb/gdbserver/win32-i386-low.c	/^i386_supports_z_point_type (char z_type)$/;"	f	file:
i386_svr4_dwarf_reg_to_regnum	gdb/i386-tdep.c	/^i386_svr4_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
i386_svr4_init_abi	gdb/i386-tdep.c	/^i386_svr4_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
i386_svr4_reg_to_regnum	gdb/i386-tdep.c	/^i386_svr4_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f
i386_svr4_sigcontext_addr	gdb/i386-tdep.c	/^i386_svr4_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386_svr4_sigtramp_p	gdb/i386-tdep.c	/^i386_svr4_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386_syscall_p	gdb/i386-tdep.c	/^i386_syscall_p (const gdb_byte *insn, int *lengthp)$/;"	f	file:
i386_syscall_record	gdb/i386-tdep.h	/^  int (*i386_syscall_record) (struct regcache *regcache);$/;"	m	struct:gdbarch_tdep
i386_sysenter_record	gdb/i386-tdep.h	/^  int (*i386_sysenter_record) (struct regcache *regcache);$/;"	m	struct:gdbarch_tdep
i386_target_description	gdb/i386-tdep.c	/^i386_target_description (uint64_t xcr0)$/;"	f
i386_tdescs	gdb/gdbserver/linux-x86-tdesc.c	/^static struct target_desc *i386_tdescs[X86_TDESC_LAST] = { };$/;"	v	typeref:struct:target_desc	file:
i386_thread_added	gdb/gdbserver/win32-i386-low.c	/^i386_thread_added (win32_thread_info *th)$/;"	f	file:
i386_tramp_chain_in_reg_insns	gdb/i386-tdep.c	/^struct i386_insn i386_tramp_chain_in_reg_insns[] =$/;"	v	typeref:struct:i386_insn
i386_tramp_chain_on_stack_insns	gdb/i386-tdep.c	/^struct i386_insn i386_tramp_chain_on_stack_insns[] =$/;"	v	typeref:struct:i386_insn
i386_type_align	gdb/i386-tdep.c	/^i386_type_align (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
i386_unwind_pc	gdb/i386-tdep.c	/^i386_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
i386_validate_tdesc_p	gdb/i386-tdep.c	/^i386_validate_tdesc_p (struct gdbarch_tdep *tdep,$/;"	f	file:
i386_value_to_register	gdb/i386-tdep.c	/^i386_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
i386_win32_breakpoint	gdb/gdbserver/win32-i386-low.c	/^static const unsigned char i386_win32_breakpoint = 0xcc;$/;"	v	file:
i386_win32_breakpoint_len	gdb/gdbserver/win32-i386-low.c	430;"	d	file:
i386_windows_core_pid_to_str	gdb/i386-cygwin-tdep.c	/^i386_windows_core_pid_to_str (struct gdbarch *gdbarch, ptid_t ptid)$/;"	f	file:
i386_windows_gregset_reg_offset	gdb/i386-cygwin-tdep.c	/^static int i386_windows_gregset_reg_offset[] =$/;"	v	file:
i386_windows_segment_register_p	gdb/i386-windows-nat.c	/^i386_windows_segment_register_p (int regnum)$/;"	f	file:
i386_word_names	gdb/i386-tdep.c	/^static const char *i386_word_names[] =$/;"	v	file:
i386_word_regnum_p	gdb/i386-tdep.c	/^i386_word_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_write_goto_address	gdb/gdbserver/linux-x86-low.c	/^i386_write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f	file:
i386_xmm_avx512_regnum_p	gdb/i386-tdep.c	/^i386_xmm_avx512_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_xmm_regnum_p	gdb/i386-tdep.c	/^i386_xmm_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_ymm_avx512_regnum_p	gdb/i386-tdep.c	/^i386_ymm_avx512_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_ymm_names	gdb/i386-tdep.c	/^static const char *i386_ymm_names[] =$/;"	v	file:
i386_ymm_regnum_p	gdb/i386-tdep.c	/^i386_ymm_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_ymm_type	gdb/i386-tdep.c	/^i386_ymm_type (struct gdbarch *gdbarch)$/;"	f	file:
i386_ymm_type	gdb/i386-tdep.h	/^  struct type *i386_ymm_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
i386_ymmh_avx512_regnum_p	gdb/i386-tdep.c	/^i386_ymmh_avx512_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_ymmh_names	gdb/i386-tdep.c	/^static const char *i386_ymmh_names[] =$/;"	v	file:
i386_ymmh_regnum_p	gdb/i386-tdep.c	/^i386_ymmh_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
i386_zmm_names	gdb/i386-tdep.c	/^static const char *i386_zmm_names[] =$/;"	v	file:
i386_zmm_regnum_p	gdb/i386-tdep.c	/^i386_zmm_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386_zmm_type	gdb/i386-tdep.c	/^i386_zmm_type (struct gdbarch *gdbarch)$/;"	f	file:
i386_zmm_type	gdb/i386-tdep.h	/^  struct type *i386_zmm_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
i386_zmmh_names	gdb/i386-tdep.c	/^static const char *i386_zmmh_names[] =$/;"	v	file:
i386_zmmh_regnum_p	gdb/i386-tdep.c	/^i386_zmmh_regnum_p (struct gdbarch *gdbarch, int regnum)$/;"	f
i386aout_write_object_contents	bfd/i386aout.c	/^i386aout_write_object_contents (bfd *abfd)$/;"	f	file:
i386bsd_collect_gregset	gdb/i386-bsd-nat.c	/^i386bsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
i386bsd_fetch_inferior_registers	gdb/i386-bsd-nat.c	/^i386bsd_fetch_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
i386bsd_init_abi	gdb/i386-bsd-tdep.c	/^i386bsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
i386bsd_r_reg_offset	gdb/i386-bsd-nat.c	/^static int i386bsd_r_reg_offset[] =$/;"	v	file:
i386bsd_sc_reg_offset	gdb/i386-bsd-tdep.c	/^int i386bsd_sc_reg_offset[] =$/;"	v
i386bsd_sigcontext_addr	gdb/i386-bsd-tdep.c	/^i386bsd_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386bsd_store_inferior_registers	gdb/i386-bsd-nat.c	/^i386bsd_store_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
i386bsd_supply_gregset	gdb/i386-bsd-nat.c	/^i386bsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
i386fbsd4_init_abi	gdb/i386-fbsd-tdep.c	/^i386fbsd4_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386fbsd4_r_reg_offset	gdb/i386-fbsd-tdep.c	/^static int i386fbsd4_r_reg_offset[] =$/;"	v	file:
i386fbsd4_sc_reg_offset	gdb/i386-fbsd-tdep.c	/^int i386fbsd4_sc_reg_offset[] =$/;"	v
i386fbsd_collect_xstateregset	gdb/i386-fbsd-tdep.c	/^i386fbsd_collect_xstateregset (const struct regset *regset,$/;"	f	file:
i386fbsd_core_read_description	gdb/i386-fbsd-tdep.c	/^i386fbsd_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
i386fbsd_core_read_xcr0	gdb/i386-fbsd-tdep.c	/^i386fbsd_core_read_xcr0 (bfd *abfd)$/;"	f
i386fbsd_freebsd4_sigtramp_end	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_freebsd4_sigtramp_end[] =$/;"	v	file:
i386fbsd_freebsd4_sigtramp_middle	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_freebsd4_sigtramp_middle[] =$/;"	v	file:
i386fbsd_freebsd4_sigtramp_start	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_freebsd4_sigtramp_start[] =$/;"	v	file:
i386fbsd_init_abi	gdb/i386-fbsd-tdep.c	/^i386fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386fbsd_iterate_over_regset_sections	gdb/i386-fbsd-tdep.c	/^i386fbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
i386fbsd_osigtramp_end	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_osigtramp_end[] =$/;"	v	file:
i386fbsd_osigtramp_middle	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_osigtramp_middle[] =$/;"	v	file:
i386fbsd_osigtramp_start	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_osigtramp_start[] =$/;"	v	file:
i386fbsd_r_reg_offset	gdb/i386-fbsd-tdep.c	/^static int i386fbsd_r_reg_offset[] =$/;"	v	file:
i386fbsd_sc_reg_offset	gdb/i386-fbsd-tdep.c	/^int i386fbsd_sc_reg_offset[] =$/;"	v
i386fbsd_sigtramp_end	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_sigtramp_end[] =$/;"	v	file:
i386fbsd_sigtramp_end_addr	gdb/i386-fbsd-tdep.c	/^CORE_ADDR i386fbsd_sigtramp_end_addr;$/;"	v
i386fbsd_sigtramp_middle	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_sigtramp_middle[] =$/;"	v	file:
i386fbsd_sigtramp_p	gdb/i386-fbsd-tdep.c	/^i386fbsd_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386fbsd_sigtramp_start	gdb/i386-fbsd-tdep.c	/^static const gdb_byte i386fbsd_sigtramp_start[] =$/;"	v	file:
i386fbsd_sigtramp_start_addr	gdb/i386-fbsd-tdep.c	/^CORE_ADDR i386fbsd_sigtramp_start_addr;$/;"	v
i386fbsd_supply_pcb	gdb/i386-fbsd-nat.c	/^i386fbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
i386fbsd_supply_xstateregset	gdb/i386-fbsd-tdep.c	/^i386fbsd_supply_xstateregset (const struct regset *regset,$/;"	f	file:
i386fbsd_xstateregset	gdb/i386-fbsd-tdep.c	/^static const struct regset i386fbsd_xstateregset =$/;"	v	typeref:struct:regset	file:
i386gnu_gregset_reg_offset	gdb/i386-gnu-tdep.c	/^static int i386gnu_gregset_reg_offset[] =$/;"	v	file:
i386gnu_init_abi	gdb/i386-gnu-tdep.c	/^i386gnu_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386nbsd_init_abi	gdb/i386-nbsd-tdep.c	/^i386nbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386nbsd_mc_reg_offset	gdb/i386-nbsd-tdep.c	/^int i386nbsd_mc_reg_offset[] =$/;"	v
i386nbsd_r_reg_offset	gdb/i386-nbsd-tdep.c	/^static int i386nbsd_r_reg_offset[] =$/;"	v	file:
i386nbsd_sc_reg_offset	gdb/i386-nbsd-tdep.c	/^int i386nbsd_sc_reg_offset[] =$/;"	v
i386nbsd_sigtramp_cache_init	gdb/i386-nbsd-tdep.c	/^i386nbsd_sigtramp_cache_init (const struct tramp_frame *self,$/;"	f	file:
i386nbsd_sigtramp_sc16	gdb/i386-nbsd-tdep.c	/^static const struct tramp_frame i386nbsd_sigtramp_sc16 =$/;"	v	typeref:struct:tramp_frame	file:
i386nbsd_sigtramp_sc2	gdb/i386-nbsd-tdep.c	/^static const struct tramp_frame i386nbsd_sigtramp_sc2 =$/;"	v	typeref:struct:tramp_frame	file:
i386nbsd_sigtramp_si2	gdb/i386-nbsd-tdep.c	/^static const struct tramp_frame i386nbsd_sigtramp_si2 =$/;"	v	typeref:struct:tramp_frame	file:
i386nbsd_sigtramp_si31	gdb/i386-nbsd-tdep.c	/^static const struct tramp_frame i386nbsd_sigtramp_si31 =$/;"	v	typeref:struct:tramp_frame	file:
i386nbsd_sigtramp_si4	gdb/i386-nbsd-tdep.c	/^static const struct tramp_frame i386nbsd_sigtramp_si4 =$/;"	v	typeref:struct:tramp_frame	file:
i386nbsd_supply_pcb	gdb/i386-nbsd-nat.c	/^i386nbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
i386nbsdelf_init_abi	gdb/i386-nbsd-tdep.c	/^i386nbsdelf_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386nto_gregset_reg_offset	gdb/i386-nto-tdep.c	/^static int i386nto_gregset_reg_offset[] =$/;"	v	file:
i386nto_init_abi	gdb/i386-nto-tdep.c	/^i386nto_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386nto_register_area	gdb/i386-nto-tdep.c	/^i386nto_register_area (struct gdbarch *gdbarch,$/;"	f	file:
i386nto_regset_fill	gdb/i386-nto-tdep.c	/^i386nto_regset_fill (const struct regcache *regcache, int regset, char *data)$/;"	f	file:
i386nto_regset_id	gdb/i386-nto-tdep.c	/^i386nto_regset_id (int regno)$/;"	f	file:
i386nto_sigcontext_addr	gdb/i386-nto-tdep.c	/^i386nto_sigcontext_addr (struct frame_info *this_frame)$/;"	f	file:
i386nto_sigtramp_p	gdb/i386-nto-tdep.c	/^i386nto_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386nto_supply_fpregset	gdb/i386-nto-tdep.c	/^i386nto_supply_fpregset (struct regcache *regcache, char *fpregs)$/;"	f	file:
i386nto_supply_gregset	gdb/i386-nto-tdep.c	/^i386nto_supply_gregset (struct regcache *regcache, char *gpregs)$/;"	f	file:
i386nto_supply_regset	gdb/i386-nto-tdep.c	/^i386nto_supply_regset (struct regcache *regcache, int regset, char *data)$/;"	f	file:
i386obsd_collect_uthread	gdb/i386-obsd-tdep.c	/^i386obsd_collect_uthread (const struct regcache *regcache,$/;"	f	file:
i386obsd_init_abi	gdb/i386-obsd-tdep.c	/^i386obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
i386obsd_page_size	gdb/i386-obsd-tdep.c	/^static const int i386obsd_page_size = 4096;$/;"	v	file:
i386obsd_r_reg_offset	gdb/i386-obsd-tdep.c	/^static int i386obsd_r_reg_offset[] =$/;"	v	file:
i386obsd_sc_reg_offset	gdb/i386-obsd-tdep.c	/^int i386obsd_sc_reg_offset[I386_NUM_GREGS] =$/;"	v
i386obsd_sigreturn_offset	gdb/i386-obsd-tdep.c	/^static const int i386obsd_sigreturn_offset[] = {$/;"	v	file:
i386obsd_sigtramp_end_addr	gdb/i386-obsd-tdep.c	/^CORE_ADDR i386obsd_sigtramp_end_addr = 0xbfbfdff0;$/;"	v
i386obsd_sigtramp_p	gdb/i386-obsd-tdep.c	/^i386obsd_sigtramp_p (struct frame_info *this_frame)$/;"	f	file:
i386obsd_sigtramp_start_addr	gdb/i386-obsd-tdep.c	/^CORE_ADDR i386obsd_sigtramp_start_addr = 0xbfbfdf20;$/;"	v
i386obsd_supply_pcb	gdb/i386-obsd-nat.c	/^i386obsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
i386obsd_supply_uthread	gdb/i386-obsd-tdep.c	/^i386obsd_supply_uthread (struct regcache *regcache,$/;"	f	file:
i386obsd_tf_reg_offset	gdb/i386-obsd-tdep.c	/^static int i386obsd_tf_reg_offset[] =$/;"	v	file:
i386obsd_trapframe_cache	gdb/i386-obsd-tdep.c	/^i386obsd_trapframe_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
i386obsd_trapframe_prev_register	gdb/i386-obsd-tdep.c	/^i386obsd_trapframe_prev_register (struct frame_info *this_frame,$/;"	f	file:
i386obsd_trapframe_sniffer	gdb/i386-obsd-tdep.c	/^i386obsd_trapframe_sniffer (const struct frame_unwind *self,$/;"	f	file:
i386obsd_trapframe_this_id	gdb/i386-obsd-tdep.c	/^i386obsd_trapframe_this_id (struct frame_info *this_frame,$/;"	f	file:
i386obsd_trapframe_unwind	gdb/i386-obsd-tdep.c	/^static const struct frame_unwind i386obsd_trapframe_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
i386obsd_uthread_reg_offset	gdb/i386-obsd-tdep.c	/^static int i386obsd_uthread_reg_offset[] =$/;"	v	file:
i387_cache_to_fsave	gdb/gdbserver/i387-fp.c	/^i387_cache_to_fsave (struct regcache *regcache, void *buf)$/;"	f
i387_cache_to_fxsave	gdb/gdbserver/i387-fp.c	/^i387_cache_to_fxsave (struct regcache *regcache, void *buf)$/;"	f
i387_cache_to_xsave	gdb/gdbserver/i387-fp.c	/^i387_cache_to_xsave (struct regcache *regcache, void *buf)$/;"	f
i387_collect_fsave	gdb/i387-tdep.c	/^i387_collect_fsave (const struct regcache *regcache, int regnum, void *fsave)$/;"	f
i387_collect_fxsave	gdb/i387-tdep.c	/^i387_collect_fxsave (const struct regcache *regcache, int regnum, void *fxsave)$/;"	f
i387_collect_xsave	gdb/i387-tdep.c	/^i387_collect_xsave (const struct regcache *regcache, int regnum,$/;"	f
i387_convert_register_p	gdb/i387-tdep.c	/^i387_convert_register_p (struct gdbarch *gdbarch, int regnum,$/;"	f
i387_ext_type	gdb/i386-tdep.c	/^i387_ext_type (struct gdbarch *gdbarch)$/;"	f
i387_ext_type	gdb/i386-tdep.h	/^  struct type *i387_ext_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
i387_fsave	gdb/gdbserver/i387-fp.c	/^struct i387_fsave {$/;"	s	file:
i387_fsave_to_cache	gdb/gdbserver/i387-fp.c	/^i387_fsave_to_cache (struct regcache *regcache, const void *buf)$/;"	f
i387_ftag	gdb/gdbserver/i387-fp.c	/^i387_ftag (struct i387_fxsave *fp, int regno)$/;"	f	file:
i387_fxsave	gdb/gdbserver/i387-fp.c	/^struct i387_fxsave {$/;"	s	file:
i387_fxsave_to_cache	gdb/gdbserver/i387-fp.c	/^i387_fxsave_to_cache (struct regcache *regcache, const void *buf)$/;"	f
i387_print_float_info	gdb/i387-tdep.c	/^i387_print_float_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f
i387_register_to_value	gdb/i387-tdep.c	/^i387_register_to_value (struct frame_info *frame, int regnum,$/;"	f
i387_reset_bnd_regs	gdb/i387-tdep.c	/^i387_reset_bnd_regs (struct gdbarch *gdbarch, struct regcache *regcache)$/;"	f
i387_return_value	gdb/i387-tdep.c	/^i387_return_value (struct gdbarch *gdbarch, struct regcache *regcache)$/;"	f
i387_supply_fsave	gdb/i387-tdep.c	/^i387_supply_fsave (struct regcache *regcache, int regnum, const void *fsave)$/;"	f
i387_supply_fxsave	gdb/i387-tdep.c	/^i387_supply_fxsave (struct regcache *regcache, int regnum, const void *fxsave)$/;"	f
i387_supply_xsave	gdb/i387-tdep.c	/^i387_supply_xsave (struct regcache *regcache, int regnum,$/;"	f
i387_tag	gdb/i387-tdep.c	/^i387_tag (const gdb_byte *raw)$/;"	f	file:
i387_value_to_register	gdb/i387-tdep.c	/^i387_value_to_register (struct frame_info *frame, int regnum,$/;"	f
i387_xsave	gdb/gdbserver/i387-fp.c	/^struct i387_xsave {$/;"	s	file:
i387_xsave_get_clear_bv	gdb/i387-tdep.c	/^i387_xsave_get_clear_bv (struct gdbarch *gdbarch, const void *xsave)$/;"	f
i387_xsave_to_cache	gdb/gdbserver/i387-fp.c	/^i387_xsave_to_cache (struct regcache *regcache, const void *buf)$/;"	f
i39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int i39;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39	file:
i4	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^int i4;$/;"	v
i41	gdb/testsuite/gdb.cp/nested-types.cc	/^    int i41;$/;"	m	struct:S10::S41	file:
i42	gdb/testsuite/gdb.cp/nested-types.cc	/^      int i42;$/;"	m	struct:S10::S41::S42	file:
i43	gdb/testsuite/gdb.cp/nested-types.cc	/^        int i43;$/;"	m	struct:S10::S41::S42::S43	file:
i44	gdb/testsuite/gdb.cp/nested-types.cc	/^          int i44;$/;"	m	struct:S10::S41::S42::S43::S44	file:
i45	gdb/testsuite/gdb.cp/nested-types.cc	/^            int i45;$/;"	m	struct:S10::S41::S42::S43::S44::S45	file:
i46	gdb/testsuite/gdb.cp/nested-types.cc	/^              int i46;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46	file:
i47	gdb/testsuite/gdb.cp/nested-types.cc	/^                int i47;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
i48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int i48;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
i49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int i49;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49	file:
i4a	gdb/testsuite/gdb.base/gnu_vector.c	/^int4 i4a = {2, 4, 8, 16};$/;"	v
i4b	gdb/testsuite/gdb.base/gnu_vector.c	/^int4 i4b = {1, 2, 8, 4};$/;"	v
i51	gdb/testsuite/gdb.cp/nested-types.cc	/^    int i51;$/;"	m	struct:S10::S51	file:
i52	gdb/testsuite/gdb.cp/nested-types.cc	/^      int i52;$/;"	m	struct:S10::S51::S52	file:
i53	gdb/testsuite/gdb.cp/nested-types.cc	/^        int i53;$/;"	m	struct:S10::S51::S52::S53	file:
i54	gdb/testsuite/gdb.cp/nested-types.cc	/^          int i54;$/;"	m	struct:S10::S51::S52::S53::S54	file:
i55	gdb/testsuite/gdb.cp/nested-types.cc	/^            int i55;$/;"	m	struct:S10::S51::S52::S53::S54::S55	file:
i56	gdb/testsuite/gdb.cp/nested-types.cc	/^              int i56;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56	file:
i57	gdb/testsuite/gdb.cp/nested-types.cc	/^                int i57;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
i58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  int i58;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
i59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    int i59;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59	file:
i64	sim/common/sim-trace.h	/^    unsigned64 i64;$/;"	m	union:_trace_data::__anon621
i64type	gdb/mips-tdep.c	/^  i64type,			\/* 10  5,3,8 *\/$/;"	e	enum:mips16_inst_fmts	file:
i8	sim/common/sim-trace.h	/^    unsigned8 i8;$/;"	m	union:_trace_data::__anon621
i8086_arch	bfd/cpu-i386.c	/^static const bfd_arch_info_type i8086_arch =$/;"	v	file:
i8mov32rtype	gdb/mips-tdep.c	/^  i8mov32rtype,			\/* 9   5,3,5,3 *\/$/;"	e	enum:mips16_inst_fmts	file:
i8movtype	gdb/mips-tdep.c	/^  i8movtype,			\/* 8   5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
i8type	gdb/mips-tdep.c	/^  i8type,			\/* 7   5,3,8 *\/$/;"	e	enum:mips16_inst_fmts	file:
i_	gdb/testsuite/gdb.cp/breakpoint.cc	/^  int i_;$/;"	m	class:C1	file:
i_branch	sim/lm32/cpu.h	/^    IADDR i_branch;$/;"	m	struct:sem_fields::__anon548
i_call	sim/lm32/cpu.h	/^    IADDR i_call;$/;"	m	struct:sem_fields::__anon545
i_const32_pcrel	sim/cris/cpuv32.h	/^    ADDR i_const32_pcrel;$/;"	m	struct:sem_fields::__anon706
i_const32_pcrel	sim/cris/cpuv32.h	/^    ADDR i_const32_pcrel;$/;"	m	struct:sem_fields::__anon708
i_disp12	sim/sh64/defs-compact.h	/^    IADDR i_disp12;$/;"	m	struct:sem_fields::__anon883
i_disp16	sim/m32r/cpu.h	/^    IADDR i_disp16;$/;"	m	struct:sem_fields::__anon372
i_disp16	sim/m32r/cpu2.h	/^    IADDR i_disp16;$/;"	m	struct:sem_fields::__anon273
i_disp16	sim/m32r/cpux.h	/^    IADDR i_disp16;$/;"	m	struct:sem_fields::__anon403
i_disp24	sim/m32r/cpu.h	/^    IADDR i_disp24;$/;"	m	struct:sem_fields::__anon361
i_disp24	sim/m32r/cpu2.h	/^    IADDR i_disp24;$/;"	m	struct:sem_fields::__anon258
i_disp24	sim/m32r/cpux.h	/^    IADDR i_disp24;$/;"	m	struct:sem_fields::__anon388
i_disp26	sim/or1k/cpu.h	/^    IADDR i_disp26;$/;"	m	struct:sem_fields::__anon91
i_disp8	sim/m32r/cpu.h	/^    IADDR i_disp8;$/;"	m	struct:sem_fields::__anon362
i_disp8	sim/m32r/cpu2.h	/^    IADDR i_disp8;$/;"	m	struct:sem_fields::__anon259
i_disp8	sim/m32r/cpux.h	/^    IADDR i_disp8;$/;"	m	struct:sem_fields::__anon389
i_disp8	sim/sh64/defs-compact.h	/^    IADDR i_disp8;$/;"	m	struct:sem_fields::__anon884
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon363
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon364
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon367
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon368
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon371
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon373
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon374
i_dr	sim/m32r/cpu.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon375
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon261
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon263
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon264
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon267
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon268
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon272
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon274
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon275
i_dr	sim/m32r/cpu2.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon276
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon391
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon393
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon394
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon397
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon398
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon402
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon404
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon405
i_dr	sim/m32r/cpux.h	/^    SI* i_dr;$/;"	m	struct:sem_fields::__anon406
i_jmptarg	sim/iq2000/cpu.h	/^    IADDR i_jmptarg;$/;"	m	struct:sem_fields::__anon599
i_label16	sim/frv/cpu.h	/^    IADDR i_label16;$/;"	m	struct:sem_fields::__anon131
i_label16	sim/frv/cpu.h	/^    IADDR i_label16;$/;"	m	struct:sem_fields::__anon132
i_label24	sim/frv/cpu.h	/^    IADDR i_label24;$/;"	m	struct:sem_fields::__anon119
i_o_pcrel	sim/cris/cpuv10.h	/^    IADDR i_o_pcrel;$/;"	m	struct:sem_fields::__anon747
i_o_pcrel	sim/cris/cpuv32.h	/^    IADDR i_o_pcrel;$/;"	m	struct:sem_fields::__anon703
i_o_word_pcrel	sim/cris/cpuv10.h	/^    IADDR i_o_word_pcrel;$/;"	m	struct:sem_fields::__anon746
i_o_word_pcrel	sim/cris/cpuv32.h	/^    IADDR i_o_word_pcrel;$/;"	m	struct:sem_fields::__anon702
i_offset	sim/iq2000/cpu.h	/^    IADDR i_offset;$/;"	m	struct:sem_fields::__anon600
i_qo	sim/cris/cpuv32.h	/^    ADDR i_qo;$/;"	m	struct:sem_fields::__anon707
i_r	include/opcode/cr16.h	/^  reg i_r;$/;"	m	struct:__anon1331
i_r	include/opcode/crx.h	/^    reg i_r;$/;"	m	struct:__anon1267
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon365
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon366
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon371
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon373
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon374
i_sr	sim/m32r/cpu.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon375
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon265
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon266
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon272
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon274
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon275
i_sr	sim/m32r/cpu2.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon276
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon395
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon396
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon402
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon404
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon405
i_sr	sim/m32r/cpux.h	/^    SI* i_sr;$/;"	m	struct:sem_fields::__anon406
i_src1	sim/m32r/cpu.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon369
i_src1	sim/m32r/cpu.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon370
i_src1	sim/m32r/cpu.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon372
i_src1	sim/m32r/cpu2.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon262
i_src1	sim/m32r/cpu2.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon269
i_src1	sim/m32r/cpu2.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon270
i_src1	sim/m32r/cpu2.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon271
i_src1	sim/m32r/cpu2.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon273
i_src1	sim/m32r/cpux.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon392
i_src1	sim/m32r/cpux.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon399
i_src1	sim/m32r/cpux.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon400
i_src1	sim/m32r/cpux.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon401
i_src1	sim/m32r/cpux.h	/^    SI* i_src1;$/;"	m	struct:sem_fields::__anon403
i_src2	sim/m32r/cpu.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon369
i_src2	sim/m32r/cpu.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon370
i_src2	sim/m32r/cpu.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon372
i_src2	sim/m32r/cpu2.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon269
i_src2	sim/m32r/cpu2.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon270
i_src2	sim/m32r/cpu2.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon271
i_src2	sim/m32r/cpu2.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon273
i_src2	sim/m32r/cpux.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon399
i_src2	sim/m32r/cpux.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon400
i_src2	sim/m32r/cpux.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon401
i_src2	sim/m32r/cpux.h	/^    SI* i_src2;$/;"	m	struct:sem_fields::__anon403
i_tls	gdb/testsuite/gdb.threads/tls-main.c	/^__thread int i_tls = 2;$/;"	v
i_tls	gdb/testsuite/gdb.threads/tls-shared.c	/^__thread int i_tls = 1;$/;"	v
i_uimm24	sim/m32r/cpu.h	/^    ADDR i_uimm24;$/;"	m	struct:sem_fields::__anon364
i_uimm24	sim/m32r/cpu2.h	/^    ADDR i_uimm24;$/;"	m	struct:sem_fields::__anon264
i_uimm24	sim/m32r/cpux.h	/^    ADDR i_uimm24;$/;"	m	struct:sem_fields::__anon394
i_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector float i_vec;$/;"	v
i_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector float i_vec_d = {2.0, 2.0};$/;"	v
ia	gdb/testsuite/gdb.base/gnu_vector.c	/^int ia = 2;$/;"	v
ia	sim/bfin/dv-bfin_wp.c	/^  bu32 ia[WPI_NUM];$/;"	m	struct:bfin_wp	file:
ia64_access_fpreg	gdb/ia64-tdep.c	/^ia64_access_fpreg (unw_addr_space_t as, unw_regnum_t uw_regnum,$/;"	f	file:
ia64_access_mem	gdb/ia64-tdep.c	/^ia64_access_mem (unw_addr_space_t as,$/;"	f	file:
ia64_access_reg	gdb/ia64-tdep.c	/^ia64_access_reg (unw_addr_space_t as, unw_regnum_t uw_regnum, unw_word_t *val, $/;"	f	file:
ia64_access_rse_fpreg	gdb/ia64-tdep.c	/^ia64_access_rse_fpreg (unw_addr_space_t as, unw_regnum_t uw_regnum,$/;"	f	file:
ia64_access_rse_reg	gdb/ia64-tdep.c	/^ia64_access_rse_reg (unw_addr_space_t as, unw_regnum_t uw_regnum,$/;"	f	file:
ia64_all_regs	gdb/stubs/ia64vms-stub.c	/^struct ia64_all_regs$/;"	s	file:
ia64_alloc_frame_cache	gdb/ia64-tdep.c	/^ia64_alloc_frame_cache (void)$/;"	f	file:
ia64_allocate_new_rse_frame	gdb/ia64-tdep.c	/^ia64_allocate_new_rse_frame (struct regcache *regcache, ULONGEST bsp, int sof)$/;"	f	file:
ia64_arch_setup	gdb/gdbserver/linux-ia64-low.c	/^ia64_arch_setup (void)$/;"	f	file:
ia64_breakpoint_from_pc	gdb/ia64-tdep.c	/^ia64_breakpoint_from_pc (struct gdbarch *gdbarch,$/;"	f	file:
ia64_breakpoint_from_pc	gdb/ia64-tdep.c	/^static gdbarch_breakpoint_from_pc_ftype ia64_breakpoint_from_pc;$/;"	v	file:
ia64_breakpoint_kind_from_pc	gdb/ia64-tdep.c	/^ia64_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
ia64_cannot_fetch_register	gdb/gdbserver/linux-ia64-low.c	/^ia64_cannot_fetch_register (int regno)$/;"	f	file:
ia64_cannot_fetch_register	gdb/ia64-linux-nat.c	/^ia64_cannot_fetch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
ia64_cannot_store_register	gdb/gdbserver/linux-ia64-low.c	/^ia64_cannot_store_register (int regno)$/;"	f	file:
ia64_cannot_store_register	gdb/ia64-linux-nat.c	/^ia64_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
ia64_completer_table	opcodes/ia64-asmtab.h	/^struct ia64_completer_table$/;"	s
ia64_convert_from_func_ptr_addr	gdb/ia64-tdep.c	/^ia64_convert_from_func_ptr_addr (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
ia64_convert_register_p	gdb/ia64-tdep.c	/^ia64_convert_register_p (struct gdbarch *gdbarch, int regno, struct type *type)$/;"	f	file:
ia64_dependency	include/opcode/ia64.h	/^struct ia64_dependency$/;"	s
ia64_dependency_mode	include/opcode/ia64.h	/^enum ia64_dependency_mode$/;"	g
ia64_dependency_semantics	include/opcode/ia64.h	/^enum ia64_dependency_semantics$/;"	g
ia64_dis_names	opcodes/ia64-asmtab.c	/^static const struct ia64_dis_names ia64_dis_names[] = {$/;"	v	typeref:struct:ia64_dis_names	file:
ia64_dis_names	opcodes/ia64-asmtab.h	/^struct ia64_dis_names$/;"	s
ia64_dis_opcode	opcodes/ia64-opc.c	/^ia64_dis_opcode (ia64_insn insn, enum ia64_insn_type type)$/;"	f
ia64_dummy_id	gdb/ia64-tdep.c	/^ia64_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
ia64_dwarf_reg_to_regnum	gdb/ia64-tdep.c	/^ia64_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
ia64_elf_install_value	bfd/elfxx-ia64.c	/^ia64_elf_install_value (bfd_byte *hit_addr, bfd_vma v, unsigned int r_type)$/;"	f
ia64_elf_lookup_howto	bfd/elfxx-ia64.c	/^ia64_elf_lookup_howto (unsigned int rtype)$/;"	f
ia64_elf_relax_br	bfd/elfxx-ia64.c	/^ia64_elf_relax_br (bfd_byte *contents, bfd_vma off)$/;"	f
ia64_elf_relax_brl	bfd/elfxx-ia64.c	/^ia64_elf_relax_brl (bfd_byte *contents, bfd_vma off)$/;"	f
ia64_elf_relax_ldxmov	bfd/elfxx-ia64.c	/^ia64_elf_relax_ldxmov (bfd_byte *contents, bfd_vma off)$/;"	f
ia64_elf_reloc	bfd/elfxx-ia64.c	/^ia64_elf_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc,$/;"	f	file:
ia64_elf_reloc_name_lookup	bfd/elfxx-ia64.c	/^ia64_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
ia64_elf_reloc_type_lookup	bfd/elfxx-ia64.c	/^ia64_elf_reloc_type_lookup (bfd *abfd,$/;"	f
ia64_ext_type	gdb/ia64-tdep.c	/^ia64_ext_type (struct gdbarch *gdbarch)$/;"	f	file:
ia64_ext_type	gdb/ia64-tdep.h	/^  struct type *ia64_ext_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
ia64_extract_return_value	gdb/ia64-tdep.c	/^ia64_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
ia64_fetch_register	gdb/gdbserver/linux-ia64-low.c	/^ia64_fetch_register (struct regcache *regcache, int regnum)$/;"	f	file:
ia64_find_dependency	opcodes/ia64-opc.c	/^ia64_find_dependency (int dep_index)$/;"	f
ia64_find_global_pointer	gdb/ia64-tdep.c	/^ia64_find_global_pointer (struct gdbarch *gdbarch, CORE_ADDR faddr)$/;"	f	file:
ia64_find_global_pointer_from_dynamic_section	gdb/ia64-tdep.c	/^ia64_find_global_pointer_from_dynamic_section (struct gdbarch *gdbarch,$/;"	f	file:
ia64_find_matching_opcode	opcodes/ia64-opc.c	/^ia64_find_matching_opcode (const char *name, short place)$/;"	f	file:
ia64_find_next_opcode	opcodes/ia64-opc.c	/^ia64_find_next_opcode (struct ia64_opcode *prev_ent)$/;"	f
ia64_find_opcode	opcodes/ia64-opc.c	/^ia64_find_opcode (const char *name)$/;"	f
ia64_find_proc_info_x	gdb/ia64-tdep.c	/^ia64_find_proc_info_x (unw_addr_space_t as, unw_word_t ip, unw_proc_info_t *pi,$/;"	f	file:
ia64_find_unwind_table	gdb/ia64-tdep.c	/^ia64_find_unwind_table (struct objfile *objfile, unw_word_t ip,$/;"	f	file:
ia64_frame_align	gdb/ia64-tdep.c	/^ia64_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
ia64_frame_base	gdb/ia64-tdep.c	/^static const struct frame_base ia64_frame_base =$/;"	v	typeref:struct:frame_base	file:
ia64_frame_base_address	gdb/ia64-tdep.c	/^ia64_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ia64_frame_cache	gdb/ia64-tdep.c	/^ia64_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ia64_frame_cache	gdb/ia64-tdep.c	/^struct ia64_frame_cache$/;"	s	file:
ia64_frame_prev_register	gdb/ia64-tdep.c	/^ia64_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
ia64_frame_this_id	gdb/ia64-tdep.c	/^ia64_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
ia64_frame_unwind	gdb/ia64-tdep.c	/^static const struct frame_unwind ia64_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
ia64_free_opcode	opcodes/ia64-opc.c	/^ia64_free_opcode (struct ia64_opcode *ent)$/;"	f
ia64_gdb2uw_regnum	gdb/ia64-tdep.c	/^ia64_gdb2uw_regnum (int regnum)$/;"	f	file:
ia64_gdbarch_init	gdb/ia64-tdep.c	/^ia64_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
ia64_gdbarch_init	gdb/ia64-tdep.c	/^static gdbarch_init_ftype ia64_gdbarch_init;$/;"	v	file:
ia64_get_dyn_info_list	gdb/ia64-tdep.c	/^ia64_get_dyn_info_list (unw_addr_space_t as,$/;"	f	file:
ia64_howto_table	bfd/elfxx-ia64.c	/^static reloc_howto_type ia64_howto_table[] =$/;"	v	file:
ia64_infcall_ops	gdb/ia64-tdep.c	/^static const struct ia64_infcall_ops ia64_infcall_ops =$/;"	v	typeref:struct:ia64_infcall_ops	file:
ia64_infcall_ops	gdb/ia64-tdep.h	/^struct ia64_infcall_ops$/;"	s
ia64_insn	include/opcode/ia64.h	/^typedef BFD_HOST_U_64_BIT ia64_insn;$/;"	t
ia64_insn_type	include/opcode/ia64.h	/^enum ia64_insn_type$/;"	g
ia64_ireg	gdb/stubs/ia64vms-stub.c	/^union ia64_ireg$/;"	u	file:
ia64_is_fpreg	gdb/ia64-tdep.c	/^ia64_is_fpreg (int uw_regnum)$/;"	f	file:
ia64_libunwind_descr	gdb/ia64-tdep.c	/^struct libunwind_descr ia64_libunwind_descr =$/;"	v	typeref:struct:libunwind_descr
ia64_libunwind_frame_prev_register	gdb/ia64-tdep.c	/^ia64_libunwind_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ia64_libunwind_frame_sniffer	gdb/ia64-tdep.c	/^ia64_libunwind_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
ia64_libunwind_frame_this_id	gdb/ia64-tdep.c	/^ia64_libunwind_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
ia64_libunwind_frame_unwind	gdb/ia64-tdep.c	/^static const struct frame_unwind ia64_libunwind_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
ia64_libunwind_sigtramp_frame_prev_register	gdb/ia64-tdep.c	/^ia64_libunwind_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ia64_libunwind_sigtramp_frame_sniffer	gdb/ia64-tdep.c	/^ia64_libunwind_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
ia64_libunwind_sigtramp_frame_this_id	gdb/ia64-tdep.c	/^ia64_libunwind_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
ia64_libunwind_sigtramp_frame_unwind	gdb/ia64-tdep.c	/^static const struct frame_unwind ia64_libunwind_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
ia64_linux_can_use_hw_breakpoint	gdb/ia64-linux-nat.c	/^ia64_linux_can_use_hw_breakpoint (struct target_ops *self,$/;"	f	file:
ia64_linux_fetch_register	gdb/ia64-linux-nat.c	/^ia64_linux_fetch_register (struct regcache *regcache, int regnum)$/;"	f	file:
ia64_linux_fpregmap	gdb/ia64-linux-tdep.c	/^static const struct regcache_map_entry ia64_linux_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
ia64_linux_fpregset	gdb/ia64-linux-tdep.c	/^static const struct regset ia64_linux_fpregset =$/;"	v	typeref:struct:regset	file:
ia64_linux_gregmap	gdb/ia64-linux-tdep.c	/^static const struct regcache_map_entry ia64_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
ia64_linux_gregset	gdb/ia64-linux-tdep.c	/^static const struct regset ia64_linux_gregset =$/;"	v	typeref:struct:regset	file:
ia64_linux_init_abi	gdb/ia64-linux-tdep.c	/^ia64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
ia64_linux_iterate_over_regset_sections	gdb/ia64-linux-tdep.c	/^ia64_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
ia64_linux_new_thread	gdb/ia64-linux-nat.c	/^ia64_linux_new_thread (struct lwp_info *lp)$/;"	f	file:
ia64_linux_pc_in_sigtramp	gdb/ia64-linux-tdep.c	/^ia64_linux_pc_in_sigtramp (CORE_ADDR pc)$/;"	f	file:
ia64_linux_sigcontext_register_address	gdb/ia64-linux-tdep.c	/^ia64_linux_sigcontext_register_address (struct gdbarch *gdbarch,$/;"	f	file:
ia64_linux_stap_is_single_operand	gdb/ia64-linux-tdep.c	/^ia64_linux_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f	file:
ia64_linux_store_register	gdb/ia64-linux-nat.c	/^ia64_linux_store_register (const struct regcache *regcache, int regnum)$/;"	f	file:
ia64_linux_supply_fpregset	gdb/ia64-linux-tdep.c	/^ia64_linux_supply_fpregset (const struct regset *regset,$/;"	f	file:
ia64_linux_write_pc	gdb/ia64-linux-tdep.c	/^ia64_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
ia64_main_table	opcodes/ia64-asmtab.h	/^struct ia64_main_table$/;"	s
ia64_memory_insert_breakpoint	gdb/ia64-tdep.c	/^ia64_memory_insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
ia64_memory_remove_breakpoint	gdb/ia64-tdep.c	/^ia64_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
ia64_num_regs	gdb/gdbserver/linux-ia64-low.c	30;"	d	file:
ia64_opcode	include/opcode/ia64.h	/^struct ia64_opcode$/;"	s
ia64_opcode_dependency	include/opcode/ia64.h	/^struct ia64_opcode_dependency$/;"	s
ia64_opcodes_a	opcodes/ia64-opc-a.c	/^struct ia64_opcode ia64_opcodes_a[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_b	opcodes/ia64-opc-b.c	/^struct ia64_opcode ia64_opcodes_b[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_d	opcodes/ia64-opc-d.c	/^struct ia64_opcode ia64_opcodes_d[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_f	opcodes/ia64-opc-f.c	/^struct ia64_opcode ia64_opcodes_f[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_i	opcodes/ia64-opc-i.c	/^struct ia64_opcode ia64_opcodes_i[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_m	opcodes/ia64-opc-m.c	/^struct ia64_opcode ia64_opcodes_m[] =$/;"	v	typeref:struct:ia64_opcode
ia64_opcodes_x	opcodes/ia64-opc-x.c	/^struct ia64_opcode ia64_opcodes_x[] =$/;"	v	typeref:struct:ia64_opcode
ia64_openvms_init_abi	gdb/ia64-vms-tdep.c	/^ia64_openvms_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
ia64_operand	include/opcode/ia64.h	/^struct ia64_operand$/;"	s
ia64_operand_class	include/opcode/ia64.h	/^enum ia64_operand_class$/;"	g
ia64_opnd	include/opcode/ia64.h	/^enum ia64_opnd$/;"	g
ia64_print_insn	gdb/ia64-tdep.c	/^ia64_print_insn (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
ia64_pseudo_register_read	gdb/ia64-tdep.c	/^ia64_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
ia64_pseudo_register_write	gdb/ia64-tdep.c	/^ia64_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ia64_push_dummy_call	gdb/ia64-tdep.c	/^ia64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ia64_put_unwind_info	gdb/ia64-tdep.c	/^ia64_put_unwind_info (unw_addr_space_t as,$/;"	f	file:
ia64_read_pc	gdb/ia64-tdep.c	/^ia64_read_pc (readable_regcache *regcache)$/;"	f	file:
ia64_register_addr	gdb/ia64-linux-nat.c	/^ia64_register_addr (struct gdbarch *gdbarch, int regno)$/;"	f	file:
ia64_register_name	gdb/ia64-tdep.c	/^ia64_register_name (struct gdbarch *gdbarch, int reg)$/;"	f	file:
ia64_register_name	gdb/ia64-tdep.c	/^static gdbarch_register_name_ftype ia64_register_name;$/;"	v	file:
ia64_register_names	gdb/ia64-tdep.c	/^static const char *ia64_register_names[] =$/;"	v	file:
ia64_register_reggroup_p	gdb/ia64-tdep.c	/^ia64_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
ia64_register_to_value	gdb/ia64-tdep.c	/^ia64_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
ia64_register_type	gdb/ia64-tdep.c	/^ia64_register_type (struct gdbarch *arch, int reg)$/;"	f
ia64_register_type	gdb/ia64-tdep.c	/^static gdbarch_register_type_ftype ia64_register_type;$/;"	v	file:
ia64_regmap	gdb/gdbserver/linux-ia64-low.c	/^static int ia64_regmap[] =$/;"	v	file:
ia64_regs_info	gdb/gdbserver/linux-ia64-low.c	/^ia64_regs_info (void)$/;"	f	file:
ia64_resource_specifier	include/opcode/ia64.h	/^enum ia64_resource_specifier$/;"	g
ia64_return_value	gdb/ia64-tdep.c	/^ia64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ia64_rse_resource	include/opcode/ia64.h	/^enum ia64_rse_resource$/;"	g
ia64_rse_skip_regs	gdb/ia64-tdep.c	/^ia64_rse_skip_regs (uint64_t addr, long num_regs)$/;"	f	file:
ia64_rse_slot_num	gdb/ia64-tdep.c	/^ia64_rse_slot_num (uint64_t addr)$/;"	f	file:
ia64_set_function_addr	gdb/ia64-tdep.c	/^ia64_set_function_addr (struct regcache *regcache, CORE_ADDR func_addr)$/;"	f	file:
ia64_sigtramp_frame_cache	gdb/ia64-tdep.c	/^ia64_sigtramp_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ia64_sigtramp_frame_init_saved_regs	gdb/ia64-tdep.c	/^ia64_sigtramp_frame_init_saved_regs (struct frame_info *this_frame,$/;"	f	file:
ia64_sigtramp_frame_prev_register	gdb/ia64-tdep.c	/^ia64_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ia64_sigtramp_frame_sniffer	gdb/ia64-tdep.c	/^ia64_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
ia64_sigtramp_frame_this_id	gdb/ia64-tdep.c	/^ia64_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
ia64_sigtramp_frame_unwind	gdb/ia64-tdep.c	/^static const struct frame_unwind ia64_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
ia64_size_of_register_frame	gdb/ia64-tdep.c	/^ia64_size_of_register_frame (struct frame_info *this_frame, ULONGEST cfm)$/;"	f	file:
ia64_skip_prologue	gdb/ia64-tdep.c	/^ia64_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
ia64_skip_prologue	gdb/ia64-tdep.c	/^static gdbarch_skip_prologue_ftype ia64_skip_prologue;$/;"	v	file:
ia64_store_argument_in_slot	gdb/ia64-tdep.c	/^ia64_store_argument_in_slot (struct regcache *regcache, CORE_ADDR bsp,$/;"	f	file:
ia64_store_return_value	gdb/ia64-tdep.c	/^ia64_store_return_value (struct type *type, struct regcache *regcache, $/;"	f	file:
ia64_strings	opcodes/ia64-asmtab.c	/^static const char * const ia64_strings[] = {$/;"	v	file:
ia64_struct_type_p	gdb/ia64-tdep.c	/^ia64_struct_type_p (const struct type *type)$/;"	f	file:
ia64_table_entry	gdb/ia64-tdep.c	/^struct ia64_table_entry$/;"	s	file:
ia64_templ_desc	include/opcode/ia64.h	/^struct ia64_templ_desc$/;"	s
ia64_templ_desc	opcodes/ia64-opc.c	/^const struct ia64_templ_desc ia64_templ_desc[16] =$/;"	v	typeref:struct:ia64_templ_desc
ia64_unit	include/opcode/ia64.h	/^enum ia64_unit$/;"	g
ia64_unw_accessors	gdb/ia64-tdep.c	/^unw_accessors_t ia64_unw_accessors =$/;"	v
ia64_unw_rse_accessors	gdb/ia64-tdep.c	/^unw_accessors_t ia64_unw_rse_accessors =$/;"	v
ia64_unwind_pc	gdb/ia64-tdep.c	/^ia64_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
ia64_unwind_table_entry	gdb/ia64-tdep.c	/^struct ia64_unwind_table_entry$/;"	s	file:
ia64_use_struct_convention	gdb/ia64-tdep.c	/^ia64_use_struct_convention (struct type *type)$/;"	f	file:
ia64_usrregs_info	gdb/gdbserver/linux-ia64-low.c	/^static struct usrregs_info ia64_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
ia64_uw2gdb_regnum	gdb/ia64-tdep.c	/^ia64_uw2gdb_regnum (int uw_regnum)$/;"	f	file:
ia64_value_to_register	gdb/ia64-tdep.c	/^ia64_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
ia64_vms_find_proc_info_x	gdb/ia64-vms-tdep.c	/^ia64_vms_find_proc_info_x (unw_addr_space_t as, unw_word_t ip,$/;"	f	file:
ia64_vms_get_dyn_info_list	gdb/ia64-vms-tdep.c	/^ia64_vms_get_dyn_info_list (unw_addr_space_t as,$/;"	f	file:
ia64_vms_libunwind_descr	gdb/ia64-vms-tdep.c	/^static struct libunwind_descr ia64_vms_libunwind_descr;$/;"	v	typeref:struct:libunwind_descr	file:
ia64_vms_put_unwind_info	gdb/ia64-vms-tdep.c	/^ia64_vms_put_unwind_info (unw_addr_space_t as,$/;"	f	file:
ia64_vms_unw_accessors	gdb/ia64-vms-tdep.c	/^static unw_accessors_t ia64_vms_unw_accessors;$/;"	v	file:
ia64_vms_unw_rse_accessors	gdb/ia64-vms-tdep.c	/^static unw_accessors_t ia64_vms_unw_rse_accessors;$/;"	v	file:
ia64_write_pc	gdb/ia64-tdep.c	/^ia64_write_pc (struct regcache *regcache, CORE_ADDR new_pc)$/;"	f
ia64coff_object_p	bfd/coff-ia64.c	/^ia64coff_object_p (bfd *abfd)$/;"	f	file:
iacc0_names	opcodes/frv-desc.h	/^typedef enum iacc0_names {$/;"	g
iacc0_regnum	gdb/frv-tdep.h	/^  iacc0_regnum = first_pseudo_regnum + 0,$/;"	e	enum:__anon1757
iacc0h_regnum	gdb/frv-tdep.h	/^  iacc0h_regnum = 147,$/;"	e	enum:__anon1757
iacc0l_regnum	gdb/frv-tdep.h	/^  iacc0l_regnum = 148,$/;"	e	enum:__anon1757
iacnt	sim/bfin/dv-bfin_wp.c	/^  bu32 iacnt[WPI_NUM];$/;"	m	struct:bfin_wp	file:
iactl	sim/bfin/dv-bfin_wp.c	/^  bu32 iactl;$/;"	m	struct:bfin_wp	file:
iaec	sim/frv/frv-sim.h	/^    enum frv_iaec iaec;              \/* insn access exception code *\/$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:enum:frv_interrupt_queue_element::__anon106::frv_iaec
iaflink	include/vms/eiaf.h	/^  unsigned char iaflink[8];$/;"	m	struct:vms_eiaf
iafva	include/vms/eihd.h	/^  unsigned char iafva[8];$/;"	m	struct:vms_eihd
iar0	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar0	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
iar0	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar0	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar1	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar1	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
iar1	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar1	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar10	sim/bfin/dv-bfin_sic.c	/^      bu32 iar8, iar9, iar10, iar11;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar11	sim/bfin/dv-bfin_sic.c	/^      bu32 iar8, iar9, iar10, iar11;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar2	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar2	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
iar2	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar2	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar3	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar3	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
iar3	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar3	sim/bfin/dv-bfin_sic.c	/^      bu32 iar0, iar1, iar2, iar3;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar4	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar4	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar4	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar5	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar5	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar5	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar6	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar6	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar6	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar7	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iar7	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar7	sim/bfin/dv-bfin_sic.c	/^      bu32 iar4, iar5, iar6, iar7;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iar8	sim/bfin/dv-bfin_sic.c	/^      bu32 iar8, iar9, iar10, iar11;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iar9	sim/bfin/dv-bfin_sic.c	/^      bu32 iar8, iar9, iar10, iar11;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iauxBase	include/coff/sym.h	/^	long	iauxBase;	\/* file's auxiliary entries *\/$/;"	m	struct:fdr
iauxMax	include/coff/sym.h	/^	long	iauxMax;	\/* number of auxillary symbol entries *\/$/;"	m	struct:__anon1566
iauxNil	include/coff/sym.h	354;"	d
iauxNil	include/coff/sym.h	412;"	d
ib	gdb/testsuite/gdb.base/gnu_vector.c	/^int ib = 1;$/;"	v
ibats	sim/ppc/vm.c	/^  om_bats ibats;$/;"	m	struct:_vm	file:
ibcr	sim/sh/sim-main.h	/^	    int ibcr;		\/* sh2a bank control register *\/$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
ibfd	bfd/pef.h	/^  bfd *ibfd;$/;"	m	struct:bfd_pef_data_struct
ibits	include/opcode/ns32k.h	/^  int ibits;			\/* number of instruction bits *\/$/;"	m	struct:not_wot
ibm1047_string	gdb/testsuite/gdb.base/charset.c	/^char ibm1047_string[NUM_CHARS];$/;"	v
ibm128	gdb/testsuite/gdb.arch/ppc-longdouble.c	/^__ibm128 ibm128;$/;"	v
ibnr	sim/sh/sim-main.h	/^	    int ibnr;		\/* sh2a bank number register *\/$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
ibt	include/bfdlink.h	/^  unsigned int ibt: 1;$/;"	m	struct:bfd_link_info
ibtplt	include/bfdlink.h	/^  unsigned int ibtplt: 1;$/;"	m	struct:bfd_link_info
ibuffer	readline/input.c	/^static unsigned char ibuffer[512];$/;"	v	file:
ibuffer_len	readline/input.c	/^static int ibuffer_len = sizeof (ibuffer) - 1;$/;"	v	file:
ibuffer_space	readline/input.c	/^ibuffer_space ()$/;"	f	file:
ic	sim/m32c/timer_a.h	/^  unsigned char ic;$/;"	m	struct:__anon538
ic_system	include/opcode/aarch64.h	/^  ic_system,$/;"	e	enum:aarch64_insn_class
icache	sim/igen/igen.h	/^  igen_module icache;$/;"	m	struct:_igen_module_options
icache	sim/igen/igen.h	/^  int icache;$/;"	m	struct:_igen_gen_options
icache	sim/ppc/cpu.c	/^  idecode_cache icache[WITH_IDECODE_CACHE_SIZE];$/;"	m	struct:_cpu	file:
icache_body_type	sim/igen/gen-icache.h	/^icache_body_type;$/;"	t	typeref:enum:__anon561
icache_body_type	sim/ppc/gen-icache.h	/^} icache_body_type;$/;"	t	typeref:enum:__anon918
icache_decl_type	sim/igen/gen-icache.h	/^icache_decl_type;$/;"	t	typeref:enum:__anon560
icache_decl_type	sim/ppc/gen-icache.h	/^} icache_decl_type;$/;"	t	typeref:enum:__anon917
icache_line_bytes	gdb/xtensa-tdep.h	/^  unsigned int icache_line_bytes;$/;"	m	struct:gdbarch_tdep
icache_size	sim/igen/igen.h	/^  int icache_size;$/;"	m	struct:_igen_gen_options
icache_size	sim/ppc/igen.c	/^int icache_size = 1024;$/;"	v
icache_tree	sim/ppc/gen-icache.c	/^typedef struct _icache_tree icache_tree;$/;"	t	typeref:struct:_icache_tree	file:
icache_tree_insert	sim/ppc/gen-icache.c	/^icache_tree_insert(icache_tree *tree,$/;"	f	file:
icatstr	bfd/doc/chew.c	/^icatstr ()$/;"	f	file:
icb	include/vms/shl.h	/^  unsigned char icb[4];$/;"	m	struct:vms_shl
iccr_names	opcodes/frv-desc.h	/^typedef enum iccr_names {$/;"	g
icd	include/hp-symtab.h	/^  int            icd;           \/* member of this class (index) *\/	$/;"	m	struct:quick_procedure
icf	sim/h8300/writecode.c	/^char icf[] = "goto incflags;";$/;"	v
icheck_range	bfd/doc/chew.c	/^icheck_range ()$/;"	f	file:
iclass	gdb/btrace.h	/^  enum btrace_insn_class iclass;$/;"	m	struct:btrace_insn	typeref:enum:btrace_insn::btrace_insn_class
iclass	include/opcode/aarch64.h	/^  enum aarch64_insn_class iclass;$/;"	m	struct:aarch64_opcode	typeref:enum:aarch64_opcode::aarch64_insn_class
iclass	opcodes/ia64-gen.c	/^struct iclass$/;"	s	file:
iclass	sim/frv/frv-sim.h	/^  enum frv_interrupt_class iclass;$/;"	m	struct:frv_interrupt	typeref:enum:frv_interrupt::frv_interrupt_class
iclass_id	include/xtensa-isa-internal.h	/^  int iclass_id;			\/* Iclass for this opcode.  *\/$/;"	m	struct:xtensa_opcode_internal_struct
iclasses	bfd/xtensa-modules.c	/^static xtensa_iclass_internal iclasses[] = {$/;"	v	file:
iclasses	include/xtensa-isa-internal.h	/^  xtensa_iclass_internal *iclasses;$/;"	m	struct:xtensa_isa_internal_struct
iclen	opcodes/ia64-gen.c	/^static int iclen = 0;$/;"	v	file:
icnt	sim/erc32/sis.h	/^    uint32          icnt;	\/* Instruction cycles in curr inst *\/$/;"	m	struct:pstate
icntt	sim/erc32/sis.h	/^    uint64          icntt;$/;"	m	struct:pstate
iconv	gdb/charset.c	211;"	d	file:
iconv	gdb/charset.c	212;"	d	file:
iconv	gdb/charset.c	94;"	d	file:
iconv	gdb/charset.c	95;"	d	file:
iconv_close	gdb/charset.c	96;"	d	file:
iconv_close	gdb/charset.c	97;"	d	file:
iconv_open	gdb/charset.c	92;"	d	file:
iconv_open	gdb/charset.c	93;"	d	file:
iconv_t	gdb/charset.c	90;"	d	file:
iconv_t	gdb/charset.c	91;"	d	file:
icopy_past_newline	bfd/doc/chew.c	/^icopy_past_newline ()$/;"	f	file:
icplb_addr	sim/bfin/dv-bfin_mmu.c	/^  bu32 icplb_addr[16];$/;"	m	struct:bfin_mmu	file:
icplb_data	sim/bfin/dv-bfin_mmu.c	/^  bu32 icplb_data[16];$/;"	m	struct:bfin_mmu	file:
icplb_fault_addr	sim/bfin/dv-bfin_mmu.c	/^  bu32 imem_control, icplb_fault_status, icplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
icplb_fault_status	sim/bfin/dv-bfin_mmu.c	/^  bu32 imem_control, icplb_fault_status, icplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
ics	opcodes/ia64-gen.c	/^} **ics = NULL;$/;"	v	typeref:struct:iclass
ict_irix5	bfd/elf-bfd.h	/^  ict_irix5,$/;"	e	enum:__anon1041
ict_irix6	bfd/elf-bfd.h	/^  ict_irix6$/;"	e	enum:__anon1041
ict_none	bfd/elf-bfd.h	/^  ict_none,$/;"	e	enum:__anon1041
ictotlen	opcodes/ia64-gen.c	/^static int ictotlen = 0;$/;"	v	file:
icu_oldmask	gdb/ser-go32.c	/^unsigned char icu_oldmask;$/;"	v
id	bfd/bfd-in2.h	/^  unsigned int id;$/;"	m	struct:bfd
id	bfd/bfd-in2.h	/^  unsigned int id;$/;"	m	struct:bfd_section
id	bfd/elf-bfd.h	/^    struct bfd_symbol *id;$/;"	m	union:bfd_elf_section_data::__anon1043	typeref:struct:bfd_elf_section_data::__anon1043::bfd_symbol
id	bfd/elf32-arm.c	/^      unsigned int id;$/;"	m	struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1136	file:
id	bfd/elf32-arm.c	/^      unsigned int id;$/;"	m	struct:elf32_vfp11_erratum_list::__anon1130::__anon1132	file:
id	bfd/elf64-ia64-vms.c	/^  int id;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
id	bfd/elfnn-ia64.c	/^  int id;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
id	bfd/peXXigen.c	/^    unsigned int	  id;$/;"	m	union:rsrc_entry::__anon1057	file:
id	gdb/dummy-frame.c	/^  struct dummy_frame_id id;$/;"	m	struct:dummy_frame	typeref:struct:dummy_frame::dummy_frame_id	file:
id	gdb/dummy-frame.c	/^  struct frame_id id;$/;"	m	struct:dummy_frame_id	typeref:struct:dummy_frame_id::frame_id	file:
id	gdb/gdbarch.h	/^      int *id;$/;"	m	union:gdbarch_info::__anon1719
id	gdb/gdbserver/event-loop.c	/^    int id;$/;"	m	struct:callback_event	file:
id	gdb/gdbserver/gdbthread.h	/^  ptid_t id;$/;"	m	struct:thread_info
id	gdb/nat/linux-namespaces.c	/^  ino_t id;$/;"	m	struct:linux_ns	file:
id	gdb/ppc-linux-tdep.c	/^  int id;$/;"	m	struct:ppu2spu_data	file:
id	gdb/remote-notif.h	/^  const enum REMOTE_NOTIF_ID id;$/;"	m	struct:notif_client	typeref:enum:notif_client::REMOTE_NOTIF_ID
id	gdb/spu-tdep.c	/^  int id;$/;"	m	struct:disassemble_info	file:
id	gdb/spu-tdep.c	/^  int id;$/;"	m	struct:gdbarch_tdep	file:
id	gdb/testsuite/gdb.cp/ref-params.cc	/^  int id;$/;"	m	struct:Parent	file:
id	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  int id;$/;"	m	struct:Parent	file:
id	gdb/windows-nat.c	/^    DWORD id;$/;"	m	struct:windows_thread_info_struct	file:
id	include/opcode/msp430-decode.h	/^  MSP430_Opcode_ID	id;$/;"	m	struct:__anon1250
id	include/opcode/rl78.h	/^  RL78_Opcode_ID	id:24;$/;"	m	struct:__anon1379
id	include/opcode/rx.h	/^  RX_Opcode_ID      id;$/;"	m	struct:__anon1405
id	include/opcode/tic6x.h	/^  tic6x_opcode_id id;$/;"	m	struct:tic6x_opcode_list_tag
id	include/vms/lbr.h	/^  unsigned char id;$/;"	m	struct:vms_mhd
id	opcodes/opc2c.c	/^  char id[MAX_BYTES * 8 + 1];$/;"	m	struct:__anon18	file:
id	opcodes/z8kgen.c	/^  int id;$/;"	m	struct:op	file:
id	sim/common/dv-cfi.c	/^  unsigned id;$/;"	m	struct:cfi_cmdset	file:
id	sim/m32c/opc2c.c	/^  char id[MAX_BYTES * 8 + 1];$/;"	m	struct:__anon528	file:
id	sim/ppc/hw_sem.c	/^  int id;$/;"	m	struct:_hw_sem_device	file:
id	sim/ppc/hw_shm.c	/^  int id;$/;"	m	struct:_hw_shm_device	file:
id	zlib/examples/gzlog.c	/^    char id[4];     \/* contains LOGID to detect inadvertent overwrites *\/$/;"	m	struct:log	file:
id1	bfd/elfxx-mips.c	/^  bfd_byte id1[4];$/;"	m	struct:__anon1051	file:
id1	bfd/elfxx-mips.c	/^  unsigned long id1;		\/* Always one?  *\/$/;"	m	struct:__anon1050	file:
id2	bfd/elfxx-mips.c	/^  bfd_byte id2[4];$/;"	m	struct:__anon1051	file:
id2	bfd/elfxx-mips.c	/^  unsigned long id2;		\/* Always two?  *\/$/;"	m	struct:__anon1050	file:
id_int	gdb/testsuite/gdb.base/call-ar-st.c	/^typedef int id_int;$/;"	t	file:
id_names	sim/rx/rx.c	/^static const char * id_names[] = {$/;"	v	file:
id_sec	bfd/elf32-arm.c	/^  asection *id_sec;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
id_sec	bfd/elf32-hppa.c	/^  asection *id_sec;$/;"	m	struct:elf32_hppa_stub_hash_entry	file:
id_sec	bfd/elf32-metag.c	/^  asection *id_sec;$/;"	m	struct:elf_metag_stub_hash_entry	file:
id_sec	bfd/elf32-nios2.c	/^  asection *id_sec;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
id_sec	bfd/elfnn-aarch64.c	/^  asection *id_sec;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
idata	sim/common/cgen-engine.h	/^  const CGEN_INSN *idata;$/;"	m	struct:idesc
idcor_tests	gdb/testsuite/gdb.disasm/hppa.s	/^idcor_tests$/;"	l
ide_alternate_status_reg	sim/ppc/hw_ide.c	/^  ide_alternate_status_reg, \/*ide_control_reg*\/$/;"	e	enum:__anon961	file:
ide_command_reg	sim/ppc/hw_ide.c	/^  ide_command_reg, \/*ide_status_reg*\/$/;"	e	enum:__anon961	file:
ide_control_reg	sim/ppc/hw_ide.c	/^  ide_control_reg, \/*ide_alternate_status_reg*\/$/;"	e	enum:__anon961	file:
ide_controller	sim/ppc/hw_ide.c	/^} ide_controller;$/;"	t	typeref:struct:_ide_controller	file:
ide_cylinder_reg0	sim/ppc/hw_ide.c	/^  ide_cylinder_reg0,$/;"	e	enum:__anon961	file:
ide_cylinder_reg1	sim/ppc/hw_ide.c	/^  ide_cylinder_reg1,$/;"	e	enum:__anon961	file:
ide_data_reg	sim/ppc/hw_ide.c	/^  ide_data_reg,$/;"	e	enum:__anon961	file:
ide_dma_command_reg	sim/ppc/hw_ide.c	/^  ide_dma_command_reg,$/;"	e	enum:__anon961	file:
ide_dma_prd_table_address_reg0	sim/ppc/hw_ide.c	/^  ide_dma_prd_table_address_reg0,$/;"	e	enum:__anon961	file:
ide_dma_prd_table_address_reg1	sim/ppc/hw_ide.c	/^  ide_dma_prd_table_address_reg1,$/;"	e	enum:__anon961	file:
ide_dma_prd_table_address_reg2	sim/ppc/hw_ide.c	/^  ide_dma_prd_table_address_reg2,$/;"	e	enum:__anon961	file:
ide_dma_prd_table_address_reg3	sim/ppc/hw_ide.c	/^  ide_dma_prd_table_address_reg3,$/;"	e	enum:__anon961	file:
ide_dma_status_reg	sim/ppc/hw_ide.c	/^  ide_dma_status_reg,$/;"	e	enum:__anon961	file:
ide_dma_unused_1_reg	sim/ppc/hw_ide.c	/^  ide_dma_unused_1_reg,$/;"	e	enum:__anon961	file:
ide_dma_unused_3_reg	sim/ppc/hw_ide.c	/^  ide_dma_unused_3_reg,$/;"	e	enum:__anon961	file:
ide_drive	sim/ppc/hw_ide.c	/^} ide_drive;$/;"	t	typeref:struct:_ide_drive	file:
ide_drive_head_reg	sim/ppc/hw_ide.c	/^  ide_drive_head_reg,$/;"	e	enum:__anon961	file:
ide_error_reg	sim/ppc/hw_ide.c	/^  ide_error_reg, \/*ide_feature_reg*\/$/;"	e	enum:__anon961	file:
ide_feature_reg	sim/ppc/hw_ide.c	/^  ide_feature_reg, \/*ide_error_reg*\/$/;"	e	enum:__anon961	file:
ide_geometry	sim/ppc/hw_ide.c	/^} ide_geometry;$/;"	t	typeref:struct:_ide_geometry	file:
ide_sector_count_reg	sim/ppc/hw_ide.c	/^  ide_sector_count_reg,$/;"	e	enum:__anon961	file:
ide_sector_number_reg	sim/ppc/hw_ide.c	/^  ide_sector_number_reg,$/;"	e	enum:__anon961	file:
ide_state_name	sim/ppc/hw_ide.c	/^ide_state_name(ide_states state)$/;"	f	file:
ide_states	sim/ppc/hw_ide.c	/^} ide_states;$/;"	t	typeref:enum:_ide_states	file:
ide_status_reg	sim/ppc/hw_ide.c	/^  ide_status_reg, \/*ide_command_reg*\/$/;"	e	enum:__anon961	file:
idecode	sim/igen/igen.h	/^  igen_module idecode;$/;"	m	struct:_igen_module_options
idecode_declare_if_switch	sim/igen/gen-idecode.c	/^idecode_declare_if_switch (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
idecode_declare_if_switch	sim/ppc/gen-idecode.c	/^idecode_declare_if_switch(insn_table *table,$/;"	f	file:
idecode_expand_if_switch	sim/igen/gen-idecode.c	/^idecode_expand_if_switch (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
idecode_expand_if_switch	sim/ppc/gen-idecode.c	/^idecode_expand_if_switch(insn_table *table,$/;"	f	file:
idecode_switch_end	sim/ppc/gen-idecode.c	/^idecode_switch_end(insn_table *table,$/;"	f	file:
idecode_switch_leaf	sim/ppc/gen-idecode.c	/^idecode_switch_leaf(insn_table *entry,$/;"	f	file:
idecode_switch_padding	sim/ppc/gen-idecode.c	/^idecode_switch_padding(insn_table *table,$/;"	f	file:
idecode_switch_start	sim/ppc/gen-idecode.c	/^idecode_switch_start(insn_table *table,$/;"	f	file:
idefs	sim/m68hc11/interrupts.c	/^struct interrupt_def idefs[] = {$/;"	v	typeref:struct:interrupt_def
idelta	gdb/testsuite/gdb.trace/tspeed.c	/^int total1, total2, idelta, mindelta, nsdelta;$/;"	v
ident	bfd/elf64-ia64-vms.c	/^  bfd_uint64_t ident;$/;"	m	struct:elf64_ia64_vms_obj_tdata	file:
ident	bfd/vms-alpha.c	/^  unsigned int ident;$/;"	m	struct:vms_private_data_struct	file:
ident	include/vms/eihd.h	/^  unsigned char ident[4];$/;"	m	struct:vms_eihd
ident	include/vms/eisd.h	/^  unsigned char ident[4];$/;"	m	struct:vms_eisd
ident	include/vms/internal.h	/^  unsigned int ident;		\/* Ident for global section.  *\/$/;"	m	struct:vms_internal_gbl_eisd
ident	include/vms/shl.h	/^  unsigned char ident[4];$/;"	m	struct:vms_shl
ident	sim/common/sim-watch.h	/^  int ident;$/;"	m	struct:_sim_watch_point
ident_offset	include/mach-o/codesign.h	/^  unsigned char ident_offset[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
ident_offset	include/mach-o/codesign.h	/^  unsigned int ident_offset;$/;"	m	struct:mach_o_codesign_codedirectory_v1
identifier_path_for_expr	gdb/rust-exp.y	/^identifier_path_for_expr:$/;"	l
identifier_path_for_type	gdb/rust-exp.y	/^identifier_path_for_type:$/;"	l
identify_add_or_sub	bfd/elf32-arm.c	/^identify_add_or_sub (bfd_vma insn)$/;"	f	file:
identify_literal_placement	bfd/elf32-xtensa.c	/^identify_literal_placement (bfd *abfd,$/;"	f
identify_racy_tests	gdb/testsuite/analyze-racy-logs.py	/^def identify_racy_tests ():$/;"	f
identify_source_line	gdb/source.c	/^identify_source_line (struct symtab *s, int line, int mid_statement,$/;"	f
identlist	include/hp-symtab.h	/^  dnttpointer identlist      ;     \/* Ptr to chain of class ident's.  *\/$/;"	m	struct:dntt_type_class
identlist	include/hp-symtab.h	/^  dnttpointer identlist      ;     \/* ptr to chain of class ident's *\/$/;"	m	struct:dntt_type_template
idesc	sim/common/cgen-cpu.h	/^  IDESC *idesc;$/;"	m	struct:__anon627
idesc	sim/common/cgen-engine.h	/^struct idesc {$/;"	s
idesc	sim/cris/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/cris/cpuv10.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/cris/cpuv32.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/frv/cpu.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/frv/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/iq2000/cpu.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/iq2000/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/lm32/cpu.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/lm32/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/m32r/cpu.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/m32r/cpu2.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/m32r/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/m32r/cpux.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/or1k/cpu.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/or1k/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/sh64/cpuall.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/sh64/defs-compact.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc	sim/sh64/defs-media.h	/^  const IDESC *idesc;$/;"	m	struct:argbuf
idesc_read_init_p	sim/common/cgen-cpu.h	/^  int idesc_read_init_p;$/;"	m	struct:__anon627
idesc_sem_init_p	sim/common/cgen-cpu.h	/^  int idesc_sem_init_p;$/;"	m	struct:__anon627
idesc_write_init_p	sim/common/cgen-cpu.h	/^  int idesc_write_init_p;$/;"	m	struct:__anon627
idiv	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
idiv_busy	sim/frv/profile.h	/^  int idiv_busy[2];      \/* Cycles until integer division unit is available.  *\/$/;"	m	struct:__anon247
idivu	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
idk	sim/bfin/dv-bfin_mmu.c	/^  bu32 idk;	\/* Filler MMR; hardware simply ignores.  *\/$/;"	m	struct:bfin_mmu	file:
idle_state	sim/ppc/hw_ide.c	/^  idle_state,$/;"	e	enum:_ide_states	file:
idlen	include/vms/lbr.h	/^  unsigned char idlen;$/;"	m	struct:vms_leh
idnMax	include/coff/sym.h	/^	long	idnMax;		\/* max index into dense number table *\/$/;"	m	struct:__anon1566
idrop	bfd/doc/chew.c	/^idrop ()$/;"	f	file:
ids	bfd/peXXigen.c	/^  rsrc_dir_chain ids;$/;"	m	struct:rsrc_directory	file:
idt_monitor_base	sim/mips/interp.c	/^static SIM_ADDR idt_monitor_base =     0xBFC00000;$/;"	v	file:
idu	sim/ppc/hw_opic.c	/^  opic_idu idu;$/;"	m	struct:_hw_opic_device	file:
idu_isu_base	sim/ppc/hw_opic.c	/^  idu_isu_base = 0x10000,$/;"	e	enum:__anon912	file:
idu_per_processor_register_base	sim/ppc/hw_opic.c	/^  idu_per_processor_register_base = 0x20000,$/;"	e	enum:__anon912	file:
idu_timer_base	sim/ppc/hw_opic.c	/^  idu_timer_base = 0x01100,$/;"	e	enum:__anon912	file:
idx	bfd/doc/chew.c	/^unsigned int idx = 0; \/* Pos in input buffer *\/$/;"	v
idx	bfd/elf-bfd.h	/^  int idx;$/;"	m	struct:bfd_elf_section_reloc_data
idx	bfd/vms-lib.c	/^  struct carsym *idx;$/;"	m	struct:carsym_mem	typeref:struct:carsym_mem::carsym	file:
idx	gdb/block.h	/^  int idx;$/;"	m	struct:block_iterator
idx	gdb/dwarf2read.c	/^  offset_type idx;$/;"	m	struct:name_component	file:
idx	gdb/nat/aarch64-linux-hw-point.c	/^  unsigned int idx;$/;"	m	struct:aarch64_dr_update_callback_param	file:
idx	gdb/value.c	/^  int idx;$/;"	m	struct:ranges_and_idx	file:
idx	include/opcode/aarch64.h	/^  int idx;$/;"	m	struct:aarch64_opnd_info
idx	libiberty/pexecute.c	/^static int idx;$/;"	v	file:
idx	opcodes/z8k-opc.h	/^  int idx;$/;"	m	struct:__anon28
idx2mask	gdb/gdbserver/linux-amd64-ipa.c	/^static uint64_t idx2mask[X86_TDESC_LAST] = {$/;"	v	file:
idx2mask	gdb/gdbserver/linux-i386-ipa.c	/^static uint64_t idx2mask[X86_TDESC_LAST] = {$/;"	v	file:
idx_expr	gdb/rust-exp.y	/^idx_expr:$/;"	l
idxblkf	include/vms/lbr.h	/^  unsigned char idxblkf[2];	\/* Unused.  *\/$/;"	m	struct:vms_lhd
idxblks	include/vms/lbr.h	/^  unsigned char idxblks[4];$/;"	m	struct:vms_lhd
idxcnt	include/vms/lbr.h	/^  unsigned char idxcnt[4];$/;"	m	struct:vms_lhd
idxovh	include/vms/lbr.h	/^  unsigned char idxovh[4];$/;"	m	struct:vms_lhd
ie	gdb/stubs/m32r-stub.c	/^  int ie:1;$/;"	m	struct:PSWreg	file:
ieee_test	libiberty/floatformat.c	/^ieee_test (double n)$/;"	f
ier	sim/bfin/dv-bfin_uart.c	/^  bu16 ier;$/;"	m	struct:bfin_uart	file:
ier	sim/bfin/dv-bfin_uart2.c	/^  bu16 ier;$/;"	m	struct:bfin_uart	file:
ier	sim/lm32/dv-lm32uart.c	/^  unsigned char ier;$/;"	m	struct:lm32uart	file:
iextMax	include/coff/sym.h	/^	long	iextMax;	\/* max index into external symbols *\/$/;"	m	struct:__anon1566
iextdefsym	bfd/mach-o.h	/^  unsigned long iextdefsym;   \/* Index to externally defined symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
iextdefsym	bfd/mach-o.h	/^  unsigned long iextdefsym;$/;"	m	struct:bfd_mach_o_dylib_module
iextdefsym	include/mach-o/external.h	/^  unsigned char iextdefsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
iextdefsym	include/mach-o/external.h	/^  unsigned char iextdefsym[4];$/;"	m	struct:mach_o_dylib_module_external
iextdefsym	include/mach-o/external.h	/^  unsigned char iextdefsym[4];$/;"	m	struct:mach_o_dysymtab_command_external
iextrel	bfd/mach-o.h	/^  unsigned long iextrel;$/;"	m	struct:bfd_mach_o_dylib_module
iextrel	include/mach-o/external.h	/^  unsigned char iextrel[4];$/;"	m	struct:mach_o_dylib_module_64_external
iextrel	include/mach-o/external.h	/^  unsigned char iextrel[4];$/;"	m	struct:mach_o_dylib_module_external
if_command	gdb/cli/cli-script.c	/^if_command (const char *arg, int from_tty)$/;"	f	file:
if_control	gdb/cli/cli-script.h	/^  if_control,$/;"	e	enum:command_control_type
if_stack	readline/bind.c	/^static unsigned char *if_stack = (unsigned char *)NULL;$/;"	v	file:
if_stack_depth	readline/bind.c	/^static int if_stack_depth;$/;"	v	file:
if_stack_size	readline/bind.c	/^static int if_stack_size;$/;"	v	file:
iface_desc	sim/common/dv-cfi.c	/^  unsigned char iface_desc[2];$/;"	m	struct:cfi_query	file:
ifc_loop_aware	bfd/elf32-nds32.h	/^  bfd_boolean ifc_loop_aware;	\/* Ignore ifc if inside a loop.  *\/$/;"	m	struct:elf_nds32_link_hash_table
ifd	include/coff/sym.h	/^	int	ifd;		\/* where the iss and index fields point into *\/$/;"	m	struct:ecoff_extr
ifd1	sim/erc32/erc32.c	/^static int      ifd1 = -1, ifd2 = -1, ofd1 = -1, ofd2 = -1;$/;"	v	file:
ifd2	sim/erc32/erc32.c	/^static int      ifd1 = -1, ifd2 = -1, ofd1 = -1, ofd2 = -1;$/;"	v	file:
ifdMax	include/coff/sym.h	/^	long	ifdMax;		\/* number of file descriptor entries *\/$/;"	m	struct:__anon1566
ifdNil	include/coff/sym.h	142;"	d
ifdNil	include/coff/sym.h	403;"	d
ifdTemp	include/coff/sym.h	143;"	d
ifdmap	include/coff/ecoff.h	/^  RFDT *ifdmap;$/;"	m	struct:ecoff_debug_info
ifetch	opcodes/bfin-dis.c	/^ifetch (bfd_vma pc, disassemble_info *outf, TIword *iw)$/;"	f	file:
ifiNil	include/coff/sym.h	399;"	d
ifiNil	include/coff/sym.h	415;"	d
ifield_type	opcodes/epiphany-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/fr30-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/frv-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/ip2k-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/iq2000-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/lm32-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/m32c-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/m32r-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/mep-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/mt-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/or1k-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/xc16x-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	opcodes/xstormy16-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	sim/cris/cris-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_type	sim/sh64/sh-desc.h	/^typedef enum ifield_type {$/;"	g
ifield_values	include/opcode/cgen.h	/^  unsigned long ifield_values[CGEN_MAX_EXTRA_OPCODE_OPERANDS];$/;"	m	struct:__anon1397
ifld	include/opcode/cgen.h	/^  const CGEN_IFLD *ifld;$/;"	m	struct:__anon1395
ifld_table	include/opcode/cgen.h	/^  const CGEN_IFLD *ifld_table;$/;"	m	struct:cgen_cpu_desc
iflds	include/opcode/cgen.h	/^  CGEN_IFMT_IFLD iflds[CGEN_MAX_IFMT_OPERANDS + 1];$/;"	m	struct:__anon1396
ifoo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^  int ifoo;$/;"	m	class:foo	file:
ifoo	gdb/testsuite/gdb.cp/overload.cc	/^  int ifoo;$/;"	m	class:foo	file:
ifoo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^  int ifoo;$/;"	m	class:foo	file:
ifr	sim/bfin/dv-bfin_emac.c	/^  struct ifreq ifr;$/;"	m	struct:bfin_emac	typeref:struct:bfin_emac::ifreq	file:
ift	sim/erc32/func.c	/^int             ift = 0;$/;"	v
ifthen_address	opcodes/arm-dis.c	/^static bfd_vma ifthen_address;$/;"	v	file:
ifthen_next_state	opcodes/arm-dis.c	/^static unsigned int ifthen_next_state;$/;"	v	file:
ifthen_state	opcodes/arm-dis.c	/^static unsigned int ifthen_state;$/;"	v	file:
ifunc	bfd/elf32-ppc.c	/^  unsigned int ifunc : 1;$/;"	m	struct:ppc_dyn_relocs	file:
ifunc	bfd/elf64-ppc.c	/^  unsigned int ifunc : 1;$/;"	m	struct:ppc_dyn_relocs	file:
ifunc_resolver_address	bfd/elf32-s390.c	/^  bfd_vma ifunc_resolver_address;$/;"	m	struct:elf_s390_link_hash_entry	file:
ifunc_resolver_address	bfd/elf64-s390.c	/^  bfd_vma ifunc_resolver_address;$/;"	m	struct:elf_s390_link_hash_entry	file:
ifunc_resolver_section	bfd/elf32-s390.c	/^  asection *ifunc_resolver_section;$/;"	m	struct:elf_s390_link_hash_entry	file:
ifunc_resolver_section	bfd/elf64-s390.c	/^  asection *ifunc_resolver_section;$/;"	m	struct:elf_s390_link_hash_entry	file:
igen_code	sim/igen/igen.h	/^igen_code;$/;"	t	typeref:enum:__anon585
igen_code	sim/ppc/igen.h	/^} igen_code;$/;"	t	typeref:enum:__anon953
igen_decode_options	sim/igen/igen.h	/^typedef struct _igen_decode_options igen_decode_options;$/;"	t	typeref:struct:_igen_decode_options
igen_gen_options	sim/igen/igen.h	/^typedef struct _igen_gen_options igen_gen_options;$/;"	t	typeref:struct:_igen_gen_options
igen_module	sim/igen/igen.h	/^igen_module;$/;"	t	typeref:struct:_igen_module
igen_module_options	sim/igen/igen.h	/^igen_module_options;$/;"	t	typeref:struct:_igen_module_options
igen_name	sim/igen/igen.h	/^igen_name;$/;"	t	typeref:struct:_igen_name
igen_nia	sim/igen/igen.h	/^igen_nia;$/;"	t	typeref:enum:__anon586
igen_options	sim/igen/igen.h	/^typedef struct _igen_options igen_options;$/;"	t	typeref:struct:_igen_options
igen_trace_options	sim/igen/igen.h	/^typedef struct _igen_trace_options igen_trace_options;$/;"	t	typeref:struct:_igen_trace_options
igen_warn_options	sim/igen/igen.h	/^typedef struct _igen_warn_options igen_warn_options;$/;"	t	typeref:struct:_igen_warn_options
ignore	gdb/testsuite/gdb.base/nested-subp3.c	/^ignore (int unused)$/;"	f
ignore	include/som/internal.h	/^  unsigned int ignore : 1;$/;"	m	struct:som_aux_id
ignore_branch_isa	bfd/elfxx-mips.c	/^  bfd_boolean ignore_branch_isa;$/;"	m	struct:mips_elf_link_hash_table	file:
ignore_command	gdb/breakpoint.c	/^ignore_command (const char *args, int from_tty)$/;"	f	file:
ignore_count	gdb/breakpoint.h	/^  int ignore_count = 0;$/;"	m	struct:breakpoint
ignore_device_unit_decode	sim/ppc/device_table.c	/^ignore_device_unit_decode(device *me,$/;"	f
ignore_event	gdb/gdbserver/linux-low.c	/^ignore_event (struct target_waitstatus *ourstatus)$/;"	f	file:
ignore_field_bits	gdb/gdbtypes.h	/^    B_TYPE *ignore_field_bits;$/;"	m	struct:cplus_struct_type
ignore_functions	gdb/contrib/excheck.py	/^ignore_functions = {$/;"	v
ignore_hash	include/bfdlink.h	/^  struct bfd_hash_table *ignore_hash;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_hash_table
ignore_hw_delete	sim/common/hw-base.c	/^ignore_hw_delete (struct hw *me)$/;"	f	file:
ignore_line_p	gdb/charset.c	/^ignore_line_p (const char *line)$/;"	f	file:
ignore_lma	bfd/elf32-rx.c	/^static bfd_boolean ignore_lma = TRUE;$/;"	v	file:
ignore_next_sigstop	gdb/procfs.c	/^  int ignore_next_sigstop;$/;"	m	struct:procinfo	file:
ignore_parameters	gdb/symtab.h	/^  const bool ignore_parameters () const { return m_ignore_parameters; }$/;"	f	class:final
ignore_relations	gdb/testsuite/analyze-racy-logs.py	/^ignore_relations = { 'PASS' : 'KFAIL' }$/;"	v
ignore_section_sym	bfd/elf.c	/^ignore_section_sym (bfd *abfd, asymbol *sym)$/;"	f	file:
ignore_sigint	gdb/linux-nat.h	/^  int ignore_sigint;$/;"	m	struct:lwp_info
ignore_symbol_consistency	bfd/mmo.c	/^    bfd_boolean ignore_symbol_consistency;$/;"	m	struct:mmo_data_struct	file:
ignore_typedefs	gdb/cp-support.c	/^static const char * const ignore_typedefs[] =$/;"	v	file:
ignoresize	opcodes/i386-opc.h	/^  unsigned int ignoresize:1;$/;"	m	struct:i386_opcode_modifier
igotplt	bfd/elf-bfd.h	/^  asection *igotplt;$/;"	m	struct:elf_link_hash_table
ihandle	sim/common/hw-handles.c	/^  struct hw_instance *ihandle;$/;"	m	struct:hw_handle_mapping	typeref:struct:hw_handle_mapping::hw_instance	file:
ihandle_name	sim/ppc/emul_chirp.c	/^ihandle_name(device_instance *ihandle)$/;"	f	file:
ihandle_property	sim/ppc/device.h	/^  ihandle_property, \/*runtime*\/$/;"	e	enum:__anon973
ihandle_runtime_property_spec	sim/ppc/device.h	/^} ihandle_runtime_property_spec;$/;"	t	typeref:struct:_ihandle_runtime_property_spec
ihandles	sim/ppc/device.c	/^  cap *ihandles;$/;"	m	struct:_device	file:
ihex_bad_byte	bfd/ihex.c	/^ihex_bad_byte (bfd *abfd, unsigned int lineno, int c, bfd_boolean error)$/;"	f	file:
ihex_bfd_copy_link_hash_symbol_type	bfd/ihex.c	951;"	d	file:
ihex_bfd_define_common_symbol	bfd/ihex.c	945;"	d	file:
ihex_bfd_define_start_stop	bfd/ihex.c	947;"	d	file:
ihex_bfd_discard_group	bfd/ihex.c	943;"	d	file:
ihex_bfd_final_link	bfd/ihex.c	952;"	d	file:
ihex_bfd_free_cached_info	bfd/ihex.c	919;"	d	file:
ihex_bfd_gc_sections	bfd/ihex.c	939;"	d	file:
ihex_bfd_get_relocated_section_contents	bfd/ihex.c	937;"	d	file:
ihex_bfd_is_group_section	bfd/ihex.c	942;"	d	file:
ihex_bfd_is_local_label_name	bfd/ihex.c	929;"	d	file:
ihex_bfd_is_target_special_symbol	bfd/ihex.c	928;"	d	file:
ihex_bfd_link_add_symbols	bfd/ihex.c	949;"	d	file:
ihex_bfd_link_check_relocs	bfd/ihex.c	954;"	d	file:
ihex_bfd_link_hash_table_create	bfd/ihex.c	948;"	d	file:
ihex_bfd_link_hide_symbol	bfd/ihex.c	946;"	d	file:
ihex_bfd_link_just_syms	bfd/ihex.c	950;"	d	file:
ihex_bfd_link_split_section	bfd/ihex.c	953;"	d	file:
ihex_bfd_lookup_section_flags	bfd/ihex.c	940;"	d	file:
ihex_bfd_make_debug_symbol	bfd/ihex.c	934;"	d	file:
ihex_bfd_merge_sections	bfd/ihex.c	941;"	d	file:
ihex_bfd_relax_section	bfd/ihex.c	938;"	d	file:
ihex_canonicalize_symtab	bfd/ihex.c	923;"	d	file:
ihex_close_and_cleanup	bfd/ihex.c	918;"	d	file:
ihex_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *ihex_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
ihex_data	bfd/bfd-in2.h	/^      struct ihex_data_struct *ihex_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::ihex_data_struct
ihex_data_list	bfd/ihex.c	/^struct ihex_data_list$/;"	s	file:
ihex_data_struct	bfd/ihex.c	/^struct ihex_data_struct$/;"	s	file:
ihex_dump_command	gdb/cli/cli-dump.c	/^ihex_dump_command (const char *cmd, int from_tty)$/;"	f	file:
ihex_find_inliner_info	bfd/ihex.c	933;"	d	file:
ihex_find_line	bfd/ihex.c	932;"	d	file:
ihex_find_nearest_line	bfd/ihex.c	931;"	d	file:
ihex_get_byte	bfd/ihex.c	/^ihex_get_byte (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
ihex_get_lineno	bfd/ihex.c	930;"	d	file:
ihex_get_section_contents	bfd/ihex.c	/^ihex_get_section_contents (bfd *abfd,$/;"	f	file:
ihex_get_section_contents_in_window	bfd/ihex.c	921;"	d	file:
ihex_get_symbol_info	bfd/ihex.c	926;"	d	file:
ihex_get_symbol_version_string	bfd/ihex.c	927;"	d	file:
ihex_get_symtab_upper_bound	bfd/ihex.c	922;"	d	file:
ihex_init	bfd/ihex.c	/^ihex_init (void)$/;"	f	file:
ihex_make_empty_symbol	bfd/ihex.c	924;"	d	file:
ihex_minisymbol_to_symbol	bfd/ihex.c	936;"	d	file:
ihex_mkobject	bfd/ihex.c	/^ihex_mkobject (bfd *abfd)$/;"	f	file:
ihex_new_section_hook	bfd/ihex.c	920;"	d	file:
ihex_object_p	bfd/ihex.c	/^ihex_object_p (bfd *abfd)$/;"	f	file:
ihex_print_symbol	bfd/ihex.c	925;"	d	file:
ihex_read_minisymbols	bfd/ihex.c	935;"	d	file:
ihex_read_section	bfd/ihex.c	/^ihex_read_section (bfd *abfd, asection *section, bfd_byte *contents)$/;"	f	file:
ihex_scan	bfd/ihex.c	/^ihex_scan (bfd *abfd)$/;"	f	file:
ihex_section_already_linked	bfd/ihex.c	944;"	d	file:
ihex_set_arch_mach	bfd/ihex.c	/^ihex_set_arch_mach (bfd *abfd,$/;"	f	file:
ihex_set_section_contents	bfd/ihex.c	/^ihex_set_section_contents (bfd *abfd,$/;"	f	file:
ihex_sizeof_headers	bfd/ihex.c	/^ihex_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ihex_vec	bfd/ihex.c	/^const bfd_target ihex_vec =$/;"	v
ihex_write_object_contents	bfd/ihex.c	/^ihex_write_object_contents (bfd *abfd)$/;"	f	file:
ihex_write_record	bfd/ihex.c	/^ihex_write_record (bfd *abfd,$/;"	f	file:
ii	gdb/testsuite/gdb.cp/classes.cc	/^void Static::ii (int, int) { }$/;"	f	class:Static
ii	gdb/testsuite/gdb.cp/misc.cc	/^void Static::ii (int, int) { }$/;"	f	class:Static
ii	gdb/testsuite/gdb.fortran/print-formatted.f90	/^  integer :: ii$/;"	v	program:printformatted
iinit	bfd/mach-o.h	/^  unsigned short iinit;$/;"	m	struct:bfd_mach_o_dylib_module
iinit_iterm	include/mach-o/external.h	/^  unsigned char iinit_iterm[4];$/;"	m	struct:mach_o_dylib_module_64_external
iinit_iterm	include/mach-o/external.h	/^  unsigned char iinit_iterm[4];$/;"	m	struct:mach_o_dylib_module_external
iir	sim/lm32/dv-lm32uart.c	/^  unsigned char iir;$/;"	m	struct:lm32uart	file:
ij	gdb/testsuite/gdb.guile/scm-cmd.c	/^  int ij;$/;"	m	struct:foo	file:
ij	gdb/testsuite/gdb.python/py-cmd.c	/^  int ij;$/;"	m	struct:foo	file:
ilat	sim/bfin/dv-bfin_cec.c	/^  bu32 evt_override, imask, ipend, ilat, iprio;$/;"	m	struct:bfin_cec	file:
ildreg	sim/erc32/sis.h	/^    uint32          ildreg;	\/* Destination of last load instruction *\/$/;"	m	struct:pstate
ildtime	sim/erc32/sis.h	/^    uint64          ildtime;	\/* Last time point for load dependency *\/$/;"	m	struct:pstate
iline	include/coff/sym.h	/^	long	iline;		\/* start of line number entries*\/$/;"	m	struct:pdr
ilineBase	include/coff/sym.h	/^	long	ilineBase;	\/* file's line symbols *\/$/;"	m	struct:fdr
ilineMax	include/coff/sym.h	/^	long	ilineMax;	\/* number of line number entries *\/$/;"	m	struct:__anon1566
ilineNil	include/coff/sym.h	224;"	d
ilineNil	include/coff/sym.h	406;"	d
illegal_insn	sim/igen/ld-insn.h	/^  insn_entry *illegal_insn;$/;"	m	struct:_insn_table
illegal_instruction	sim/bfin/bfin-sim.c	/^illegal_instruction (SIM_CPU *cpu)$/;"	f	file:
illegal_instruction_combination	sim/bfin/bfin-sim.c	/^illegal_instruction_combination (SIM_CPU *cpu)$/;"	f	file:
illegal_instruction_or_combination	sim/bfin/bfin-sim.c	/^illegal_instruction_or_combination (SIM_CPU *cpu)$/;"	f	file:
illegal_instruction_program_interrupt	sim/ppc/interrupts.h	/^  illegal_instruction_program_interrupt,$/;"	e	enum:__anon956
ilnMac	include/hp-symtab.h	/^  unsigned short ilnMac;	\/* lines in file (0 if don't know) *\/$/;"	m	struct:quick_source
ilnNil	include/coff/sym.h	144;"	d
ilnNil	include/coff/sym.h	404;"	d
ilocalsym	bfd/mach-o.h	/^  unsigned long ilocalsym;    \/* Index to local symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
ilocalsym	bfd/mach-o.h	/^  unsigned long ilocalsym;$/;"	m	struct:bfd_mach_o_dylib_module
ilocalsym	include/mach-o/external.h	/^  unsigned char ilocalsym[4];	\/* Index of.  *\/$/;"	m	struct:mach_o_dysymtab_command_external
ilocalsym	include/mach-o/external.h	/^  unsigned char ilocalsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
ilocalsym	include/mach-o/external.h	/^  unsigned char ilocalsym[4];$/;"	m	struct:mach_o_dylib_module_external
ilogb	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ilogb);$/;"	v
ilogb	gdb/gnulib/import/math.in.h	1128;"	d
ilogb	gdb/gnulib/import/math.in.h	1129;"	d
ilogb	gdb/gnulib/import/math.in.h	1141;"	d
ilogbf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ilogbf);$/;"	v
ilogbf	gdb/gnulib/import/math.in.h	1105;"	d
ilogbf	gdb/gnulib/import/math.in.h	1106;"	d
ilogbf	gdb/gnulib/import/math.in.h	1118;"	d
ilogbl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ilogbl);$/;"	v
ilogbl	gdb/gnulib/import/math.in.h	1155;"	d
ilp	sim/testsuite/sim/bfin/sri.s	/^ilp:$/;"	l
ilr	sim/mips/dv-tx3904irc.c	/^  unsigned_4 ilr[4];$/;"	m	struct:tx3904irc	file:
im_size	include/opcode/ns32k.h	/^  unsigned char im_size;	\/* not used by dissassembler *\/$/;"	m	struct:ns32k_opcode
image	gdb/ada-tasks.c	/^  int image;$/;"	m	struct:atcb_fieldnos	file:
image	gdb/testsuite/gdb.mi/nsthrexec.c	/^static const char *image;$/;"	v	file:
image	gdb/testsuite/gdb.threads/non-ldr-exc-1.c	/^static const char *image;$/;"	v	file:
image	gdb/testsuite/gdb.threads/non-ldr-exc-2.c	/^static const char *image;$/;"	v	file:
image	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^static const char *image;$/;"	v	file:
image	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^static const char *image;$/;"	v	file:
image	gdb/testsuite/gdb.threads/thread-execl.c	/^static const char *image;$/;"	v	file:
image	include/opcode/cr16.h	/^  int image;$/;"	m	struct:__anon1335
image	include/opcode/crx.h	/^    int image;$/;"	m	struct:__anon1271
image	sim/ppc/hw_disk.c	/^  FILE *image;$/;"	m	struct:_hw_disk_device	file:
image_base	gdb/amd64-windows-tdep.c	/^  CORE_ADDR image_base;$/;"	m	struct:amd64_windows_frame_cache	file:
image_inc_ptr	bfd/vms-alpha.c	/^image_inc_ptr (bfd *abfd, bfd_vma offset)$/;"	f	file:
image_len	gdb/ada-tasks.c	/^  int image_len;     \/* This field may be missing.  *\/$/;"	m	struct:atcb_fieldnos	file:
image_offset	bfd/vms-alpha.c	/^  file_ptr image_offset;		\/* Offset for image_ptr.  *\/$/;"	m	struct:vms_private_data_struct	file:
image_section	bfd/vms-alpha.c	/^  asection *image_section;		\/* section for image_ptr  *\/$/;"	m	struct:vms_private_data_struct	file:
image_set_ptr	bfd/vms-alpha.c	/^image_set_ptr (bfd *abfd, bfd_vma vma, int sect, struct bfd_link_info *info)$/;"	f	file:
image_write	bfd/vms-alpha.c	/^image_write (bfd *abfd, unsigned char *ptr, unsigned int size)$/;"	f	file:
image_write_b	bfd/vms-alpha.c	/^image_write_b (bfd * abfd, unsigned int value)$/;"	f	file:
image_write_l	bfd/vms-alpha.c	/^image_write_l (bfd * abfd, unsigned long value)$/;"	f	file:
image_write_q	bfd/vms-alpha.c	/^image_write_q (bfd * abfd, bfd_vma value)$/;"	f	file:
image_write_w	bfd/vms-alpha.c	/^image_write_w (bfd * abfd, unsigned int value)$/;"	f	file:
images_count	include/mach-o/external.h	/^  unsigned char images_count[4];$/;"	m	struct:mach_o_dyld_cache_header_external
images_offset	include/mach-o/external.h	/^  unsigned char images_offset[4];$/;"	m	struct:mach_o_dyld_cache_header_external
imap_register	sim/d10v/interp.c	/^imap_register (SIM_DESC sd, SIM_CPU *cpu, void *regcache, int reg_nr)$/;"	f	file:
imask	sim/bfin/dv-bfin_cec.c	/^  bu32 evt_override, imask, ipend, ilat, iprio;$/;"	m	struct:bfin_cec	file:
imask	sim/bfin/dv-bfin_sic.c	/^      bu32 imask;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
imask0	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0, imask1, imask2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
imask0	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0, imask1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
imask0	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
imask1	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0, imask1, imask2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
imask1	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0, imask1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
imask1	sim/bfin/dv-bfin_sic.c	/^      bu32 imask1;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
imask2	sim/bfin/dv-bfin_sic.c	/^      bu32 imask0, imask1, imask2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
imaxdiv	gdb/gnulib/import/inttypes.in.h	1078;"	d
imaxdiv_t	gdb/gnulib/import/inttypes.in.h	/^typedef struct { intmax_t quot; intmax_t rem; } imaxdiv_t;$/;"	t	typeref:struct:__anon1811
imem_addr	sim/d10v/interp.c	/^imem_addr (SIM_DESC sd, SIM_CPU *cpu, uint32 offset)$/;"	f
imem_control	sim/bfin/dv-bfin_mmu.c	/^  bu32 imem_control, icplb_fault_status, icplb_fault_addr;$/;"	m	struct:bfin_mmu	file:
imgbid	include/vms/eihi.h	/^  unsigned char imgbid[16];$/;"	m	struct:vms_eihi
imgid	include/elf/ia64.h	/^  unsigned char imgid[1];		\/* Original NT_VMS_IMGID.  *\/$/;"	m	struct:__anon1429
imgid	include/vms/eihi.h	/^  unsigned char imgid[16];$/;"	m	struct:vms_eihi
imgidoff	include/vms/eihd.h	/^  unsigned char imgidoff[4];$/;"	m	struct:vms_eihd
imgiocnt	include/vms/eihd.h	/^  unsigned char imgiocnt[4];$/;"	m	struct:vms_eihd
imgnam	include/vms/eihi.h	/^  unsigned char imgnam[40];$/;"	m	struct:vms_eihi
imgnam	include/vms/shl.h	/^  unsigned char imgnam[40];$/;"	m	struct:vms_shl
imgtype	include/vms/eihd.h	/^  unsigned char imgtype[4];$/;"	m	struct:vms_eihd
iml	include/opcode/convex.h	33;"	d
imm	gdb/gdbserver/linux-aarch64-low.c	/^      uint32_t imm;$/;"	m	union:aarch64_operand::__anon1860	file:
imm	include/opcode/aarch64.h	/^		  int imm;$/;"	m	union:aarch64_opnd_info::__anon1294::__anon1299::__anon1300::__anon1301
imm	include/opcode/aarch64.h	/^	} imm;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1298
imm	opcodes/aarch64-opc.c	/^  uint64_t imm;$/;"	m	struct:__anon12	file:
imm	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
imm1	opcodes/i386-opc.h	/^      unsigned int imm1:1;$/;"	m	struct:i386_operand_type::__anon69
imm1	opcodes/s12z-dis.c	/^imm1 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
imm10_out_of_range	opcodes/v850-opc.c	/^static const char * imm10_out_of_range = N_ ("imm10 is out of range");$/;"	v	file:
imm1234	opcodes/s12z-dis.c	/^imm1234 (bfd_vma memaddr, struct disassemble_info* info, int base)$/;"	f	file:
imm1234_0base	opcodes/s12z-dis.c	/^imm1234_0base (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
imm1234_8base	opcodes/s12z-dis.c	/^imm1234_8base (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
imm16	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm16	opcodes/bfin-dis.c	450;"	d	file:
imm16	opcodes/dlx-dis.c	/^unsigned long imm26, imm16, func, current_insn_addr;$/;"	v
imm16	opcodes/i386-opc.h	/^      unsigned int imm16:1;$/;"	m	struct:i386_operand_type::__anon69
imm16	sim/bfin/bfin-sim.c	290;"	d	file:
imm16_str	sim/bfin/bfin-sim.c	291;"	d	file:
imm16_val	opcodes/bfin-dis.c	480;"	d	file:
imm16d	opcodes/bfin-dis.c	451;"	d	file:
imm16d	sim/bfin/bfin-sim.c	292;"	d	file:
imm16s2	opcodes/bfin-dis.c	457;"	d	file:
imm16s2	sim/bfin/bfin-sim.c	302;"	d	file:
imm16s2_str	sim/bfin/bfin-sim.c	303;"	d	file:
imm16s4	opcodes/bfin-dis.c	459;"	d	file:
imm16s4	sim/bfin/bfin-sim.c	305;"	d	file:
imm16s4_str	sim/bfin/bfin-sim.c	306;"	d	file:
imm20	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm26	opcodes/dlx-dis.c	/^unsigned long imm26, imm16, func, current_insn_addr;$/;"	v
imm3	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm3	opcodes/bfin-dis.c	464;"	d	file:
imm3	sim/bfin/bfin-sim.c	313;"	d	file:
imm3	sim/h8300/writecode.c	/^char *imm3[] =$/;"	v
imm32	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm32	opcodes/bfin-dis.c	476;"	d	file:
imm32	opcodes/i386-opc.h	/^      unsigned int imm32:1;$/;"	m	struct:i386_operand_type::__anon69
imm32	sim/bfin/bfin-sim.c	328;"	d	file:
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r0, 0x51230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r2, 0xb1256790;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r4, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r5, 0x86789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r0, 0x51230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r0, 0xadf00001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r2, 0x91203450;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r4, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r5, 0x54238900;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r5, 0x86789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0x00789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0x012300f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0x10789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0x21230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0xa0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0xe0789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r0, 0xf1230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x00374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x02374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x0f374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x11345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x1a345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0x80374659;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x23a56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x2e456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x93156789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x93256789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x93f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r2, 0x98456589;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0x34e6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0x645a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0xa45f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0xa486589a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0xa952789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r3, 0xd451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0x856719ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0x856e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0x8667a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0xb56589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0xb567f9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r4, 0xb59729ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0x267891bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0x96689abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0x9678eabc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0xc6588abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0xc6789fbc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r5, 0xc67992bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xa787abad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xa789aecd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xd589a8cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xd7899b2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r6, 0xd789abfd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0x589abc88;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0x989ab1de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xb89a7cda;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xb89abcee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xe89ab9d2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^imm32 r7, 0xe89abcdf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r0, 0x51230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r2, 0xb1256790;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r4, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r5, 0x86789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r0, 0x51230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r2, 0xb1256790;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r4, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r5, 0x86789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r0, 0x03417990;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r0, 0x03457290;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r0, 0x03457930;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r0, 0x04457990;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r1, 0x12315678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r1, 0x12345278;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r1, 0x12345638;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r1, 0x14345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r2, 0x23416789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r2, 0x23456289;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r2, 0x23456739;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r2, 0x24456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r3, 0x3451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r3, 0x3456729a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r3, 0x3456783a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r4, 0x846789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r4, 0x856189ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r4, 0x856782ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r4, 0x8567893b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r5, 0x94789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r5, 0x96719abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r5, 0x967892bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r5, 0x96789a3c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r6, 0xa489abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r6, 0xa781abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r6, 0xa789a2cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r6, 0xa789ab3d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r7, 0xb49abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r7, 0xb891bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r7, 0xb89ab2de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^imm32 r7, 0xb89abc3e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r0, 0x03417990;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r0, 0x03457290;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r0, 0x03457930;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r0, 0x04457990;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r1, 0x12315678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r1, 0x12345278;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r1, 0x12345638;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r1, 0x14345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r2, 0x23416789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r2, 0x23456289;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r2, 0x23456739;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r2, 0x24456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r3, 0x3451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r3, 0x3456729a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r3, 0x3456783a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r4, 0x846789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r4, 0x856189ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r4, 0x856782ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r4, 0x8567893b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r5, 0x94789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r5, 0x96719abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r5, 0x967892bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r5, 0x96789a3c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r6, 0xa489abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r6, 0xa781abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r6, 0xa789a2cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r6, 0xa789ab3d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r7, 0xb49abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r7, 0xb891bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r7, 0xb89ab2de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^imm32 r7, 0xb89abc3e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r4, 0x00000444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r5, 0x00000555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r1, 0x00120000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r3, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r6, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2dreg.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r0, 0x408d2711;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r0, 0xa08d2311;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r1, 0x10120040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r1, 0x15124040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r2, 0x62661557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r2, 0x62b61557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r3, 0x07300007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r3, 0x073b0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r4, 0x00740088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r4, 0x01f49088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r5, 0x609950aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r5, 0x6e2959aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r6, 0x20bb06cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r6, 0xa0b506cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r7, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^imm32 r7, 0xd90e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r0, 0x00000020;	\/\/ cc=1$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r0, 0x00000020;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r1, 0x00000000;	\/\/ cc=0$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r2, 0x62661557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r2, 0x62b61557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r3, 0x07300007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r3, 0x073b0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r4, 0x00740088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r4, 0x01f49088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r5, 0x609950aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r5, 0x6e2959aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r6, 0x20bb06cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r6, 0xa0b506cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r7, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^imm32 r7, 0xd90e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r0, 0x00000020;	\/\/ cc=1$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r0, 0x00000020;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r1, 0x00000000;	\/\/ cc=0$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r2, 0x62661557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r2, 0x62b61557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r3, 0x07300007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r3, 0x073b0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r4, 0x00740088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r4, 0x01f49088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r5, 0x609950aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r5, 0x6e2959aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r6, 0x20bb06cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r6, 0xa0b506cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^imm32 r7, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r0, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r0, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r0, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r1, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r1, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r1, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r1, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r2, 0x00330044;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r2, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r2, 0x22222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r2, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r3, 0x00550066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r3, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r3, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r3, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r4, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r4, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r5, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r5, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r5, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r6, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r6, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r6, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r6, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r7, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r7, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr.s	/^imm32 r7, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r0, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r0, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r0, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r1, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r1, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r1, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r1, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r2, 0x00330044;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r2, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r2, 0x22222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r2, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r3, 0x00550066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r3, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r3, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r3, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r4, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r4, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r5, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r5, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r5, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r6, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r6, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r6, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r6, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r7, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r7, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s	/^imm32 r7, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r0, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r1, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r1, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r2, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r3, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r4, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r4, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r5, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r5, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r6, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r6, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r6, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r7, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s	/^imm32 r7, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r0, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r1, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r1, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r2, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r3, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r4, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r4, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r5, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r5, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r6, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r6, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r6, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r7, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s	/^imm32 r7, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 fp, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 fp, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 fp, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 fp, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p1, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p1, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p1, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p2, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p2, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p3, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p3, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p3, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p4, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p4, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p4, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p4, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p5, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p5, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p5, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 p5, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 sp, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 sp, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 sp, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^imm32 sp, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 fp, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 fp, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p2, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p3, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p4, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p5, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 p5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 sp, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^imm32 sp, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 fp, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 fp, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 fp, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 fp, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p1, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p1, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p1, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p1, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p2, 0x00330044;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p2, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p2, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p3, 0x00550066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p3, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p3, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p3, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p4, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p4, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p5, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p5, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 p5, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 sp, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 sp, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 sp, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr.s	/^imm32 sp, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 fp, 0x00bb00cc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 fp, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 fp, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 fp, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p1, 0x00110022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p1, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p1, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p1, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p2, 0x00330044;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p2, 0x04560456;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p2, 0x80560056;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p3, 0x00550066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p3, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p3, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p3, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p4, 0x00770088;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p4, 0x01230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p4, 0x80230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p5, 0x00230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p5, 0x009900aa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p5, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 p5, 0x81230123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 sp, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 sp, 0x00890089;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 sp, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s	/^imm32 sp, 0x87890789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r0, 0x308d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r0, 0x708d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r0, 0xa08d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r0, 0xc08d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r1, 0xd0021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r1, 0xd4023053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r1, 0xd8021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r1, 0xdb021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r2, 0x2f041405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r3, 0x60b61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r3, 0x60f61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r3, 0x64b61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r3, 0x65b61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r4, 0x50487609;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r4, 0x59487609;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r4, 0xd0487f09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r5, 0x3005900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r5, 0x300b900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r5, 0x30f5900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r6, 0x2a0c660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r6, 0x2a0cd60d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r6, 0x2a4c660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r6, 0x2abc660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r7, 0x895e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r7, 0xd90e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^imm32 r7, 0xd90e189f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r0, 0x308d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r0, 0x708d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r0, 0x808d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r0, 0xc08d2301;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r1, 0x90021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r1, 0xd4023053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r1, 0xd8021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r1, 0xdb021053;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r2, 0x21041405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r2, 0x2f041405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r3, 0x60261507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r3, 0x60f61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r3, 0x64b61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r3, 0x65b61507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r4, 0x50447609;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r4, 0x50487609;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r4, 0x59487609;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r4, 0xd0487f09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r5, 0x3005900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r5, 0x300b900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r5, 0x30f5900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r5, 0xdfe5500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r6, 0x2a0c660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r6, 0x2a0cd60d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r6, 0x2a4c660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r6, 0x2abc660d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r7, 0x895e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r7, 0xd90e108f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r7, 0xd90e189f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^imm32 r7, 0xd90e1b8f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x01764567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x03234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x04234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x05264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x11234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x41235567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r0, 0x81238567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x29ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x49abc5ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x81abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x85ab6def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x88ab78ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x893bcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x894bcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89a7cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x46789a5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x52781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56189abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56739a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56749ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56767abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x56887a8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r2, 0x657896bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0x3ef03224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0x4ef01235;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0x4ef04233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0x8ef87238;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xd6f01264;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xde201234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef11234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r3, 0xdef61734;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23421899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23456329;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x24456493;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x25656896;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x28458899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x53456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r4, 0x73466879;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x45912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x75962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x77962347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78312335;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78412344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78817845;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78912145;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x48565432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x95766432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98735423;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98745434;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98761232;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98765412;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r6, 0x98787482;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12341628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12343628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12344673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12345671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12348678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^imm32 r7, 0x42355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x01764567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x03234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x04234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x05264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x11234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x41235567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r0, 0x81238567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x29ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x49abc5ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x81abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x85ab6def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x88ab78ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x893bcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x894bcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89a7cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x46789a5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x52781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56189abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56739a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56749ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56767abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x56887a8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r2, 0x657896bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0x3ef03224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0x4ef01235;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0x4ef04233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0x8ef87238;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xd6f01264;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xde201234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef11234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r3, 0xdef61734;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23421899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23456329;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x24456493;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x25656896;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x28458899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x53456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r4, 0x73466879;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x45912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x75962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x77962347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78312335;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78412344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78817845;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78912145;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x48565432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x95766432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98735423;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98745434;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98761232;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98765412;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r6, 0x98787482;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12341628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12343628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12344673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12345671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12348678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^imm32 r7, 0x42355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x00020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x01764567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x03234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x04234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x05264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x11234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x41235567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r0, 0x81238567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x29ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x49abc5ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x81abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x85ab6def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x88ab78ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x893bcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x894bcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89a7cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x46789a5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x52781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56189abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56739a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56749ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56767abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x56887a8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r2, 0x657896bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0x3ef03224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0x4ef01235;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0x4ef04233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0x8ef87238;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xd6f01264;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xde201234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef11234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r3, 0xdef61734;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23421899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23456329;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x24456493;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x25656896;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x28458899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x53456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r4, 0x73466879;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x45912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x75962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x77962347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78312335;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78412344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78817845;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78912145;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x48565432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x95766432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98735423;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98745434;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98761232;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98765412;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r6, 0x98787482;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12341628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12343628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12344673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12345671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12348678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^imm32 r7, 0x42355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x01764567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x03234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x04234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x05264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x11234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x41235567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r0, 0x81238567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x29ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x49abc5ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x81abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x85ab6def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x88ab78ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x893bcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x894bcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89a7cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x46789a5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x52781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56189abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56739a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56749ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56767abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x56887a8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r2, 0x657896bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0x3ef03224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0x4ef01235;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0x4ef04233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0x8ef87238;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xd6f01264;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xde201234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef11234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r3, 0xdef61734;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23421899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23456329;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x24456493;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x25656896;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x28458899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x53456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r4, 0x73466879;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x45912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x75962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x77962347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78312335;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78412344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78817845;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78912145;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x48565432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x95766432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98735423;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98745434;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98761232;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98765412;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r6, 0x98787482;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12341628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12343628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12344673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12345671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12348678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^imm32 r7, 0x42355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01231567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01237567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x01764567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x03234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x04234563;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x05234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x05264567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x11234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x41234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x41235567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r0, 0x81238567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x29ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x49abc5ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x49abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x81abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x85ab6def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x85abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x88ab78ef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x893bcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x894bcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89a6cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89a7cdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89ab1def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89ab7def;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89abcd2f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89abcde3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r1, 0x89abcdef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x46789a5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x52781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x55789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56189abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56739a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56749ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56767abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56781abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56787abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56789a2c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56789ab3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x56887a8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r2, 0x657896bc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0x3ef03224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0x4ef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0x4ef01235;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0x4ef04233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0x8ef87238;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xd5f01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xd6f01264;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xde201234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef01224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef01233;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef01234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef07234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef11234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef61234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r3, 0xdef61734;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23421899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23451899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23456329;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23456829;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23456893;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23457899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x23466899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x24456493;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x25456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x25656896;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x28458899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x43456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x53456899;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r4, 0x73466879;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x45912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x48912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x75912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x75962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x77962347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78312335;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78412344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78817845;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78911345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78912145;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78912325;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78912343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78912345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78917345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r5, 0x78962345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x48565432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x48765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x95765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x95766432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98735423;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98745434;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98761232;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98761432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98765412;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98765422;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98765432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98765433;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98767432;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r6, 0x98787482;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12341628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12341678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12343628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12344673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12345671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12345673;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12348678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^imm32 r7, 0x42355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b1, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b2, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b2, 0x00001010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b3, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 b3, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 i0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 i1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 i2, 0x00001010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 i3, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l0, 0x00000015;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l1, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l1, 0x00000016;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l2, 0x00000017;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l3, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 l3, 0x00000018;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 m0, 0x00000015;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 m1, 0x00000016;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 m2, 0x00000017;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^imm32 m3, 0x00000018;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 b0, 0x0000100e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 b1, 0x0000110c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 b2, 0x0000101a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 b3, 0x00001008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 i0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 i1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 i2, 0x00001010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 i3, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l0, 0x00000011;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l0, 0x000000a1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l1, 0x00000012;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l1, 0x000000b2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l2, 0x00000013;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l2, 0x000000c3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l3, 0x00000014;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 l3, 0x000000d4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m0, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m0, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m1, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m1, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m2, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m3, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^imm32 m3, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 i0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 i1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 i2, 0x00001200;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 i3, 0x00001300;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 m0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 m1, 0x00000110;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 m2, 0x00000210;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^imm32 m3, 0x00000310;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 b0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 b1, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 b2, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 b3, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 i0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 i1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 i2, 0x00001010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 i3, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 l0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 l1, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 l2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 l3, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 m0, 0x00000015;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 m1, 0x00000016;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 m2, 0x00000017;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^imm32 m3, 0x00000018;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 b0, 0x0000110e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 b1, 0x0000110c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 b2, 0x0000110a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 b3, 0x00001108;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 i0, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 i1, 0x00001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 i2, 0x00001010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 i3, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 l0, 0x000000a1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 l1, 0x000000b2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 l2, 0x000000c3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 l3, 0x000000d4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 m0, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 m1, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 m2, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^imm32 m3, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 i0, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 i1, 0x02001100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 i2, 0x00301010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 i3, 0x00041001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 m0, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 m1, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 m2, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^imm32 m3, 0x00000008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r1, 0x0029ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r2, 0x00145535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r3, 0xf6567747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r4, 0xe566895b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r5, 0x67897b6d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r6, 0xb4445875;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^imm32 r7, 0x86667797;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r0, 0xa1567891;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r1, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r1, 0xba789abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r2, 0xcd412355;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r2, 0xd4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r3, 0xdf646777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r3, 0xf6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r4, 0xe567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r6, 0xb4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^imm32 r7, 0xf666aeb7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r2, 0x3b44b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r2, 0x3b44b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r2, 0x3b44b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r2, 0x3b44b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r0, 0x1567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r0, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r0, 0x496789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r1, 0x2789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r1, 0x6489abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r1, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r2, 0x34445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r2, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r2, 0x4b445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r3, 0x46667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r3, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r3, 0x6c647777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r4, 0x58889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r4, 0x8d889999;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r5, 0x6aaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r5, 0xaeaa4bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r6, 0x7cccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r6, 0xcfccd44d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r7, 0x8eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^imm32 r7, 0xe1eefff4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x5537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x556b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x576789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x85678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0xd76789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r0, 0xe56739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0x9789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0xd779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r1, 0xf7694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0x23456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0x74555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0x79736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0xa3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0xa4445b15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0xd3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r2, 0xe3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x81278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0x86665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x42345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0xd567f91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0xf9ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x4537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x876789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x956739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r0, 0xa56b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x2389ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x5289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x659b4bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0x2345d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0x44555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0x63445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0xd3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r2, 0xd9736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0x5678b007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0xa7669777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r3, 0xe6657717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0x5a67891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0xb8876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0x67b9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0xb689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0x744d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0xd7445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0x8666c777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x2567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x476789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x716789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0xa56b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0xa76789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0xd537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r0, 0xe56739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x5789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0x8289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0x23456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0x93445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0xd3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0xf3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r2, 0xf455b535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0xa4667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r3, 0xf6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0xd2345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0xb689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0xb43290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x256b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x5537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0x976789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r0, 0xa76789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x2389ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x5289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x64764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x2a445345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x74555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0x8345a755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0xb3456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x46657717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x5678b007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x5678d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0x86665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0xa466a777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0x45678dab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0x98789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0xd567e91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0x6789af1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r5, 0xf689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0x74445d85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0x43346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0x8666a779;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r0, 0x068D343E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r1, 0x0125ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r1, 0x02B2DF6B;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r2, 0x04445535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r2, 0x48388A98;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r3, 0x00567747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r3, 0x59F435C5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r4, 0x0566895b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r4, 0x6B25E0F2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r5, 0x07897b6d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r5, 0x7C496C1F;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r6, 0x04445875;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r6, 0x886F374C;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r7, 0x06667797;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^imm32 r7, 0x9E94E279;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r0, 0xa567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r0, 0xb5678941;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r1, 0x2789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r1, 0x2789ab5d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r2, 0x34445565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r2, 0x344d5525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r2, 0x3b44b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r3, 0xd6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r3, 0xe6667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r4, 0x5567898b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r4, 0x58889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r5, 0x6789ab9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r5, 0x6aaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r6, 0x7ccfdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r6, 0xc4445505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r7, 0x8666b777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^imm32 r7, 0x8eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0x78678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0x89678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0xb5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0xcc678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r0, 0xff678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r1, 0x2189ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r1, 0xb789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r1, 0xc789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x34145515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x34885515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x34ff5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x38445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x3b445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r2, 0x3c445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x46617717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x46667e17;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x4666f717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x466aa717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x468a7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x46b67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r3, 0x46c67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x5678191b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x5678e91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x567b891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x567c891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x567f891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r4, 0x56e8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789a11d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789aa1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789af1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789bb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789cb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x6789fb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r5, 0x678eab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x744455f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x74445aa5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x74445b15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x74445c15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x74445f15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x86667771;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x8666777f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x866677b7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x866677c7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x866677f7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^imm32 r7, 0x86667e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x12348911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x34678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x56678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x85678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0x95678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r0, 0xf5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x2989ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x2f89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r1, 0x3989ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r2, 0x34645515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r2, 0x34d45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r2, 0x34f45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r2, 0x3e445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x466a7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x466b7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x46967717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r3, 0x46f67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x5678e91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x5678f91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x5679891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x567b891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x567f891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0x5e78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r4, 0xd678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x6789af1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x6789bb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x678fab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x67d9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r5, 0x6e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x744455f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x74449515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x7444a515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x7444f515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x744b5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r6, 0x74b45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x866677b7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86667977;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86667a77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86667b77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86667f77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x86668777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^imm32 r7, 0x866cc777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r0, 0xb5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r1, 0xb789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r1, 0xe789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0x34a45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0x34d45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0x3a445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0xb4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0xd4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r2, 0xe4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r3, 0x4ee67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r3, 0xd6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x567a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x567d891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x567e891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x56a8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x5b78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r4, 0x5d78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x6789db1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x678aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x678ddb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x67bbab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r5, 0x67d9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x74445d15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x7444a515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r6, 0x744d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x866677d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x86667a77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x86667b77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x86667e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^imm32 r7, 0x8666dd77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r0, 0xb5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r1, 0xb789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r1, 0xe789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0x34a45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0x34d45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0x3a445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0xb4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0xd4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r2, 0xe4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r3, 0x4ee67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r3, 0xd6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x567a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x567d891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x567e891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x56a8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x5b78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r4, 0x5d78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x6789db1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x678aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x678ddb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x67bbab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r5, 0x67d9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x74445d15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x7444a515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r6, 0x744d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x866677d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x86667a77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x86667b77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x86667e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^imm32 r7, 0x8666dd77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x1d678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x44678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x55678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0x85678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0xcc678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0xdd678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0x2389ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0x2759ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0x27d9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r1, 0xd789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x34455515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x344d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x34845515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x34c45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x34e45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x38445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x46665717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x4666d717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x466a7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x466c7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x466d7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x466e7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x5678a91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x5678c91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x5678e91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x567d891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r4, 0x568a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789a51d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789ac1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789ae1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789cc1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789db1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x6789dd1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r5, 0x67a9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x744455e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x74445b15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x74445c15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x74445d15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r6, 0x744a5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x8666777e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x866677b7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x866677c7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x866677d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x86667c77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^imm32 r7, 0x8666aa77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0x19678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0x55678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0xb5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0xcc678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r0, 0xf5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r1, 0x2589ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r1, 0x2799ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r1, 0x2f89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r1, 0xaa89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x34945515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x34f45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x35545515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x3bb45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x3c445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x466f7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x46967717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x46c67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r4, 0x5678f91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r4, 0x567a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r4, 0x567b891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r4, 0x567c891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r5, 0x6789af1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r5, 0x6789cb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r5, 0x678dab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r6, 0x744455f5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x8666777f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x86667b77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x86667c77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^imm32 r7, 0x86669977;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0x75678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0x95678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0xabd78911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0xdd678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r1, 0x2459ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r1, 0x8789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r1, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x34465515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x34745515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x3a445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x3e445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r2, 0xd4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x4a667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x4b677717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x4c667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0x4e667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r3, 0xe6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x5678791b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x567a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x56b8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x56d8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x56e8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x56f8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r4, 0x5d78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0x678aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0x678dab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0x678eab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0x67b9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r5, 0xc789a71d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x7444c515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r6, 0x744a5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x86667c77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x8666c777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x8666d777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^imm32 r7, 0x86e67e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0x75678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0x95678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0xabd78911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0xdd678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r1, 0x2459ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r1, 0x8789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r1, 0xa789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x34465515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x34745515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x3a445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x3d445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x3e445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r2, 0xd4445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x4a667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x4b677717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x4c667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0x4e667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r3, 0xe6667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x5678791b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x5678891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x567a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x56b8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x56d8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x56e8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x56f8891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r4, 0x5d78891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0x678aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0x678dab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0x678eab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0x67b9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r5, 0xc789a71d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x7444c515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r6, 0x744a5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x86667c77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x8666c777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x8666d777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^imm32 r7, 0x86e67e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r0, 0x4537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r0, 0x5537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r0, 0xe537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r1, 0xf759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r2, 0x44555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r2, 0x4ef55535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r2, 0x8ef55535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r3, 0x666b5747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r4, 0xc8789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r5, 0xea8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r6, 0x8c9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r6, 0xfc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r7, 0x9eaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x5a678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x65678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0x95678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r0, 0xda678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x2389ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x27c9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x4a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x67c9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x7289ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r1, 0x8789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x34345515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x344c5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x34f45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x3a455515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x54a45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x744d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r2, 0x84345515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x36667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x46637717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x4666c717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x466a7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x466b7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x46d66717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x8666b717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r3, 0x96647717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x3567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x5567391b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x5567591b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x5567a91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x5567c91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x556b891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r4, 0x9567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6789a31d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6789a61d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6789cb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6789db1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r5, 0x6e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x74445115;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x744455a5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x744455b5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x74445f15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x744d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r6, 0x74e45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x8666777b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x866677f7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x8666b777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x866a7d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^imm32 r7, 0x866e7777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x4537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x456b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x476789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x23456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x44555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x4537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x456b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x476789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x23456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x44555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0x55678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xa5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xabc78911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xdd678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xed678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xee678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r0, 0xff678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r1, 0x27c9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r1, 0x27d9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r1, 0x2a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r1, 0x6a89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x344c5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x344d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x34a45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x34e45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x34f45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r2, 0x74d45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r3, 0x4666c717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r3, 0x466a7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r3, 0x866f7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r4, 0x5567c91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r4, 0x556e891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r4, 0x556f891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r5, 0x6789eb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r5, 0x678dab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r6, 0x74445c15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r6, 0x7444d515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r6, 0x7444f515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x866677c7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x86667d77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x86667e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^imm32 r7, 0x86667f77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x4537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x456739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x456b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x65678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0x9a67892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0xa567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r0, 0xb76789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x6759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x67694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0x6b79abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0xa7a9ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r1, 0xaa89ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x2b456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x34845515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x44555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r2, 0xb44a5525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x46697717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x56b89007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x66665747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0x66666777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0xc666a727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r3, 0xc6a67727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x5567191b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x78bab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x88789565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0x45678b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0x6789a31d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0xaa8abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0xaaab0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0x043290d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0x74445545;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0x89abbd7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0xcc9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0x1234567f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0x86667779;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0xabcd2bf7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0xabcdbff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^imm32 r7, 0xeeaeff9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x456b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x4577891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x476789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x856739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x9567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x9567d92b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0x976789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0xaa6739ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r0, 0xd567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x6779ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x6779abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x67dd4bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x69764bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x6979abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0x87694bcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0xa789ad2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r1, 0xad89ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x03456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x08856755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x23456755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x23956755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x44755535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0x49736564;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0xb4445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0xb44455d5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r2, 0xb4d45525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x56789007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x56799007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x61278394;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x66686777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x66765747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0x6b66bb77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0xc6667727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0xc666772d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r3, 0xc66d7727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x12345699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x12385699;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x789a9799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x789ab799;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x88779565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0x98876439;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r4, 0xd8889929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0x4567886b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0x45b78b6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0xaa7abb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0xaaaa09bb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0xaaaa0bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r5, 0xeaaabb2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x04329086;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x043b90d6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x89ab1d7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0x89ab1d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0xcc97dd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0xcccc1ddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r6, 0xfcccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x0eeeffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x12346fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x12b4bb7f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0xabcd2ff7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0xabcd2ff9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^imm32 r7, 0xeeae7f9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r0, 0x25678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r1, 0x0029ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r2, 0x00145535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r3, 0xf6567747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r4, 0xe566895b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r5, 0x67897b6d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r6, 0xb4445875;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^imm32 r7, 0x86667797;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x4567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x496789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x5267891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x5567a91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0x75678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0xa537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0xa567892b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r0, 0xe537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x4489ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x4a89ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x6489abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x6789aa1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x67a9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x6a59ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x6d59ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0x9789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r1, 0xe759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x34745515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x44a55535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x4b445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x4e555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x4f555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x54445525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x54a45525;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x744455a5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x744c5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r2, 0x94445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x166a5747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x16c65747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x16e65747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x46677717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x66645727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x666d7727;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x6c647777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x8666777a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x8666d777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r3, 0x96667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x6878a565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x687c9565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x687e9565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x78889629;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x7888d929;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r4, 0x8d889999;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x1eaa4bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x7a8aba5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x7a8acb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x7a8aeb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x8aaabb6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r5, 0x8aaabe2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r6, 0x2fccd44d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r6, 0x8c9cdc85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r6, 0x8c9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r6, 0x9cccdd2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x0eee3fff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x0eeeffef;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x31eefff4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x9eaefb9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x9eaefe9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^imm32 r7, 0x9eaeffaf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r0, 0x75678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r0, 0x8537891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r1, 0x3759ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r1, 0xa789ab2d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r2, 0x34745515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r2, 0x4e555535;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r3, 0x16e65747;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r3, 0x46677757;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r4, 0x687e9565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r4, 0xb567a96b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r5, 0x6789aa1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r5, 0x7a8aeb5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r6, 0x744455a5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r6, 0x8c9cdd85;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r7, 0x8666777a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^imm32 r7, 0x9eaefe9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x35678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x5567ee1b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x556f891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x5587891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x67898911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x85678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0x95678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r0, 0xff678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x2489ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x2889ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x67889b1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x6788ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x6789abed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x6789ae1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x6789fb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0x678bab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r1, 0xb789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x34545515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x34e45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x34ee5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x39445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x3b445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x3f445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x7444551e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x744455e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x74445915;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x74445f15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x74448515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x7444b515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r2, 0x74495515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x4666e717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x466e7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x46967717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x46b67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x46f67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x8666777e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86667797;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x866677f7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86667877;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86667b77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86669777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^imm32 r3, 0x86e67777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0x11678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0x95679911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xb567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xbc678c11;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xc567a911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xd5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xd56789d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xe5678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r0, 0xf567a911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x278aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x27c9cb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2b89abbd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2d89abdd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2ddddd1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2e89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0x2f8aab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0xa719ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r1, 0xff89ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x344c5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34945515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34a45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34b45b15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34d455d5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34ddd515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34e45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x34f45515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x3a415515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r2, 0x3c445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x466bb717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x46967717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x46a67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x46c6c717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x46d67717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x4a6f7717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r3, 0x4d667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x55678c1b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x5567f91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x556a891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x556bb91b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x556e891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x556f891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x5597891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x55c7891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x5d6d891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r4, 0x5dd7891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6789db1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6789fb1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x67b9ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6989ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6a8cab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0x6c89abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r5, 0xa789af1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x7444551c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x74445a15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x74445d15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x74445f15;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x7444c515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x7444e515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x7b4455b5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0x94445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r6, 0xd44d5515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0x866677a7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0x866677f7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0x86667e77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0x8c667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0x96667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0xa6667c77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0xb666777b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0xd66677d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^imm32 r7, 0xd666d777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 p0, 0x11234556;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r0, 0x15678911;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r0, 0x416789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r0, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r0, 0x516789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r0, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r1, 0x2789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r1, 0x6289abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r1, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r1, 0xa689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r2, 0x34445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r2, 0x43445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r2, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r2, 0x73445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r2, 0xb7445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r3, 0x46667717;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r3, 0x64667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r3, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r3, 0x84667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r3, 0xc86def77;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r4, 0x5567891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r5, 0x6789ab1d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r6, 0x74445515;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^imm32 r7, 0x86667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r0, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r0, 0x496789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r1, 0x6489abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r1, 0x6689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r2, 0x47445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r2, 0x4b445555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r3, 0x68667777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r3, 0x6c647777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r4, 0x8d889999;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r5, 0xaeaa4bbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r6, 0xcfccd44d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^imm32 r7, 0xe1eefff4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x00245618;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x01340678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x10240648;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x10245628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x12245618;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x13245628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r0, 0x15245648;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x01256719;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x02450789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x23056729;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x23256719;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x23256729;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x25156749;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x25256749;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r1, 0x33456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x0226781a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x0356089a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x3320782a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x3326782a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x3426781a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x3526084a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x3526784a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r2, 0x5556789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x03278912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x04670912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x43270922;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x43278922;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x45238942;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x45278912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x45278942;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r3, 0x75678912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x05780123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x06489113;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x51381143;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x55389143;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x56289113;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x56389023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x56389123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r4, 0x86789123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x05291214;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x06890234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x62392244;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x65391244;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x67291214;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x67391024;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0x67391224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r5, 0xa7891234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0x01634517;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0x07230567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0x21334507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0xa1234517;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0xa1334527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0xa3333547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0xa5334547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r6, 0xc1234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0x00230567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0x02234517;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0x11334520;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0xc1234517;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0xc1334527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0xc4334547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0xc5334547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^imm32 r7, 0xf1234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x1234567a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x123df178;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x123df378;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x123df678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x13335678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x14345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x15345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x163df678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x22345628;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x553df344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x62345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0x623df17a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0xa23df17a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r0, 0xb2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2225e389;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2245e189;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x23436789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x23456729;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2345678a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2345e789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x23556789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x24456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2525e349;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2625e689;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x26456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x2b456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x7245e18b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x73456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r1, 0x7b45e18b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3252734a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3252739a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3256719a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3353789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3455789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3456782a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x34567b9a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3456a89a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3466789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x34b6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x3652769a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x8256719a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x82c6719a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r2, 0x8456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x126d8112;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x42628312;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x42658342;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x42678112;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x44678912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x45668912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x45675912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x45678922;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x45678c12;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x46628612;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x49998912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x4a678912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0x92678112;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0xa3638912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r3, 0xc56b8912;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x53739123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x54789123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x56782123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x56786123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x56789123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x56789523;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0x5c78b123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xa2789123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xa3789323;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xa5789343;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xa6789123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xa6789623;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r4, 0xc278e123;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x62891134;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x63591344;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x63691634;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x63831234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x63891334;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x67891224;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x67891234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x67891244;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x67891634;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x67c91b34;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0x6c891234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0xb2491f34;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0xb2891134;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r5, 0xc7891234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0x89b54167;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1234527;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1234547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1234557;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1234577;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa12345b7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa1b34567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa2b34167;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa3634367;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa3b34367;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xa3b54347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r6, 0xc2b34167;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc1234547;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc1234565;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc1234566;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc1234567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc123456b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc12d4567;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc22d4167;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc3264667;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc32d4347;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xc32d4367;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xd22d4167;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^imm32 r7, 0xd25d6767;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r0, 0xab235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r0, 0xb3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r0, 0xc3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r0, 0xd3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r0, 0xe3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r1, 0xabbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r1, 0xacbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r1, 0xadbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r1, 0xaebcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r1, 0xcaba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r2, 0x13a46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r2, 0xa1b45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r2, 0xa1c45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r2, 0xa1d45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r2, 0xa1e45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r3, 0x000a0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r3, 0x000b0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r3, 0x000c0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r3, 0x000d0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r4, 0x90abad09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r4, 0xefbcb569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r4, 0xefbcc569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r4, 0xefbcd569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r4, 0xefbce569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r5, 0x10aceadb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r5, 0x12350b0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r5, 0x12350c0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r5, 0x12350d0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r5, 0x12350e0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r6, 0x000c00ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r6, 0x000c00bd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r6, 0x000c00cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r6, 0x000c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r7, 0x1246700a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r7, 0x678e000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r7, 0x678e000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r7, 0x678e000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^imm32 r7, 0x678e000e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r0, 0x68548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r0, 0x7b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r0, 0xe3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r1, 0x5ebcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r1, 0x7d8cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r1, 0x9dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r1, 0xb7bcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r2, 0x71e45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r2, 0x7b7be679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r2, 0xa1285679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r2, 0xc9248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r3, 0x80b77007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r3, 0x900e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r3, 0xb0068007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r3, 0xd0969007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r4, 0x9fbb7569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r4, 0xafbce569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r4, 0xcfbc4869;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r4, 0xefb94569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r5, 0xa235b70b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r5, 0xcd35900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r5, 0xd2359e0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r5, 0xd235c08b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r6, 0xb00c3b7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r6, 0xc00ca0ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r6, 0xe00c890d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r6, 0xe00ca008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r7, 0x678e700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r7, 0x678ed00e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r7, 0xc78ea0b7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^imm32 r7, 0xf78e909f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r0, 0x1a545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r0, 0x4b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r0, 0xc5548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r0, 0xf3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r1, 0x12346ec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r1, 0x42fcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r1, 0x7fbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r1, 0x9b5cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r2, 0xa4bbe679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r2, 0xa9b55679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r2, 0xc53f5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r2, 0xc7fff679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r3, 0x8abdb707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r3, 0x9c64f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r3, 0xb09b5007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r3, 0xd0799007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r4, 0x9f4b7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r4, 0xafc7ec69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r4, 0xcfb9b5c9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r4, 0xefb79f69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r5, 0x52359b5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r5, 0xa234877b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r5, 0xcd35700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r5, 0xd23c891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r6, 0xb00c4887;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r6, 0xc00cc602;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r6, 0xe00c87fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r6, 0xe50c5098;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r7, 0x675e7509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r7, 0x678edc7e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r7, 0xc78ea4b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^imm32 r7, 0xf78e909f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r0, 0x1a545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r0, 0x4b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r0, 0xc5548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r0, 0xf3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r1, 0x12346ec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r1, 0x42fcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r1, 0x7fbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r1, 0x9b5cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r2, 0xa4bbe679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r2, 0xa9b55679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r2, 0xc53f5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r2, 0xc7fff679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r3, 0x8abdb707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r3, 0x9c64f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r3, 0xb09b5007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r3, 0xd0799007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r4, 0x9f4b7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r4, 0xafc7ec69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r4, 0xcfb9b5c9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r4, 0xefb79f69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r5, 0x52359b5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r5, 0xa234877b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r5, 0xcd35700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r5, 0xd23c891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r6, 0xb00c4887;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r6, 0xc00cc602;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r6, 0xe00c87fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r6, 0xe50c5098;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r7, 0x675e7509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r7, 0x678edc7e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r7, 0xc78ea4b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^imm32 r7, 0xf78e909f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r0, 0x1a545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r0, 0x4b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r0, 0xc5548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r1, 0x52fcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r1, 0x78bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r1, 0x7b5cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r1, 0xbabcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r2, 0xa1b55679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r2, 0xa4bbe679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r2, 0xc13f5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r2, 0xc7948679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r3, 0x8abdb007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r3, 0x9c04f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r3, 0xb00b5007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r3, 0xd0799007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r4, 0x9f4b7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r4, 0xafccec69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r4, 0xcfbcb5c9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r4, 0xefb79569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r5, 0x5235cb5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r5, 0xa23487bb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r5, 0xcd35700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r5, 0xd23c5e1b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r6, 0xb00c488b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r6, 0xc00cc6e2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r6, 0xe00c877d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r6, 0xe50c50b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r7, 0x675e750b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r7, 0x678edc7e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r7, 0xc78ea4b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^imm32 r7, 0xf78e9097;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r0, 0x13545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r0, 0xab235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r1, 0xadbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r5, 0x1235000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^imm32 r7, 0x678e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r0, 0x7b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r0, 0xc8548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r0, 0xfa545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r1, 0x5ffcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r1, 0x7bccfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r1, 0x98bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r1, 0xbabcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r2, 0xa1bc5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r2, 0xabbbe679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r2, 0xc1ef5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r2, 0xc9948679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r3, 0x8abdb007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r3, 0x9c0ef007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r3, 0xb00bc007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r3, 0xd0999007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r4, 0x9fab7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r4, 0xafccec69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r4, 0xcfbcb8c9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r4, 0xefb99569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r5, 0x5235cb8c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r5, 0xa23a87bb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r5, 0xcd35900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r5, 0xd23c9e1b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r6, 0xb00ca88b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r6, 0xc00cc0e2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r6, 0xe00c89ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r6, 0xe50ca0b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r7, 0x675e700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r7, 0x678edc0e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r7, 0xc78eaab8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^imm32 r7, 0xf78e909a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r0, 0x63548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r1, 0x6dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r1, 0x7dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r2, 0x71245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r2, 0x7124e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r2, 0xc1248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r3, 0x80067007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r3, 0x90060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r3, 0xb0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r3, 0xd0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r4, 0x9fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r4, 0xafbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r4, 0xcfbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r5, 0xa235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r5, 0xd235c00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r6, 0xb00c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r6, 0xc00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r6, 0xe00c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r6, 0xe00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r7, 0x678e700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r7, 0x678ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r7, 0xc78ea00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^imm32 r7, 0xf78e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r0, 0x1a545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r0, 0x4b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r0, 0xc5548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r0, 0xf3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r1, 0x12346ec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r1, 0x42fcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r1, 0x7fbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r1, 0x9b5cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r2, 0xa4bbe679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r2, 0xa9b55679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r2, 0xc53f5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r2, 0xc7fff679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r3, 0x8abdb707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r3, 0x9c64f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r3, 0xb09b5007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r3, 0xd0799007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r4, 0x9f4b7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r4, 0xafc7ec69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r4, 0xcfb9b5c9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r4, 0xefb79f69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r5, 0x52359b5c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r5, 0xa234877b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r5, 0xcd35700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r5, 0xd23c891b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r6, 0xb00c4887;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r6, 0xc00cc602;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r6, 0xe00c87fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r6, 0xe50c5098;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r7, 0x675e7509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r7, 0x678edc7e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r7, 0xc78ea4b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^imm32 r7, 0xf78e909f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r0, 0x7b54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r0, 0xb8548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r0, 0xea545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r1, 0x5eacfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r1, 0x7b8cfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r1, 0x9abcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r1, 0xb7bcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r2, 0xa1b85679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r2, 0xab7be679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r2, 0xc1ea5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r2, 0xc9a48679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r3, 0x8ab7b007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r3, 0x9c0ea007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r3, 0xb00b8007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r3, 0xd09a9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r4, 0x9fab7b69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r4, 0xafccea69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r4, 0xcfbcb869;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r4, 0xefb9a569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r5, 0xa23ab7bb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r5, 0xcd359a0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r5, 0xd235cb8b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r5, 0xd23c9eab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r6, 0xb00cab7b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r6, 0xc00cc0ea;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r6, 0xe00c89ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r6, 0xe00ca0b8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r7, 0x678e700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r7, 0x678edc0e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r7, 0xc78eaab7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^imm32 r7, 0xf78e909a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r0, 0x01542abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r0, 0x03545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r0, 0x13545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r0, 0xc3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0x02bc4ec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0x31bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0xa1bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0xa8bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0xacbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r1, 0xadbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0x03240679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0x11145679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0xa1145679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0xa1845679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r2, 0xa1c45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r3, 0x00010007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r3, 0x000c0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r3, 0x04061007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r4, 0x05bc2569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r4, 0xefbc1569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r4, 0xefbc8569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r4, 0xefbcc569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r5, 0x0635300b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r5, 0x1235000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r5, 0x1235010b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r5, 0x1235080b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r5, 0x12350c0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r6, 0x000c001d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r6, 0x000c00cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r6, 0x070c200d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r7, 0x088e100f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r7, 0x678e0001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r7, 0x678e0008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r7, 0x678e000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^imm32 r7, 0x678e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x03545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x2354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x63540abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x63548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x1dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x3dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x6dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x7dbc1ec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0x7dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0xa8bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0x21248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0x71245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0x7124e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0x7424e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0xa1242679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0xc1248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r2, 0xc1845679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0x1c080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0x30069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0x40063007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0x80067007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0x90060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0xb0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r3, 0xd0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0x1fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0x4fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0x95bc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0x9fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0xafbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0xcfbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0xe1cc8569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0x2FFF4000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0x5d35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0x921c080b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0xFFFF8000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0xa235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0x600c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0x7901908d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0x7FFF800D;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0xb00c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0xb06c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0xc00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r6, 0xe00c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0x00007FFF;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0x10007FFF;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0x678ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0x679e9008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0x778e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0xc787a00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0xc78ea00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^imm32 r7, 0xf78e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r0, 0x83548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r0, 0x92005ABD;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r0, 0x93545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r1, 0x09300000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r1, 0x1dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r1, 0x76bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r1, 0x9dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r1, 0x9dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r2, 0x52248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r2, 0x56749679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r2, 0x7724e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r2, 0x81245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r2, 0xa1745679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r3, 0x30A95000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r3, 0x80567007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r3, 0x97060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r3, 0xb0269007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r3, 0xd6069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r4, 0x9fb34569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r4, 0xa0009669;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r4, 0xaf6c4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r4, 0xcfb34569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r4, 0xef7c4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r5, 0x01000970;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r5, 0xa235200b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r5, 0xcd38500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r5, 0xd235600b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r6, 0xb00c100d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r6, 0xc00c400d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r6, 0xdf45609D;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r6, 0xe00c900d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r6, 0xe00ca70d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r7, 0x12345679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r7, 0x678e708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r7, 0x678ed30f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r7, 0x9876a10f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^imm32 r7, 0xf78e990f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r0, 0x63548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r0, 0x92005ABD;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r1, 0x09300000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r1, 0x6dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r1, 0x7dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r2, 0x56749679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r2, 0x71245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r2, 0x7124e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r2, 0xC5885679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r2, 0xc1248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r3, 0x30A95000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r3, 0x80067007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r3, 0x90060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r3, 0xC5880000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r3, 0xd0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r4, 0x9fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r4, 0xa0009669;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r4, 0xafbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r4, 0xcfbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r5, 0x01000970;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r5, 0xa235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r5, 0xd235c00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r6, 0xb00c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r6, 0xc00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r6, 0xdf45609D;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r6, 0xe00c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r6, 0xe00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r7, 0x12345679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r7, 0x678e700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r7, 0x678ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r7, 0xc78ea00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^imm32 r7, 0xf78e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r0, 0x93545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r0, 0xa354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r0, 0xd3548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r0, 0xe2005ABD;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r1, 0x0e300000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r1, 0x7890afc7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r1, 0x9abcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r1, 0x9dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r2, 0x52248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r2, 0x56e49679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r2, 0x77a4e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r2, 0x81245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r2, 0xa9d45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r3, 0x30Ae5000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r3, 0x805a7007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r3, 0x97060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r3, 0xb09d9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r3, 0xd5069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r4, 0x9fb3a569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r4, 0xa000e669;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r4, 0xaf6c4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r4, 0xcfb9d569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r4, 0xef5c4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r5, 0x01000e70;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r5, 0xa2352a0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r5, 0xd2359d0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r6, 0xb00c10ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r6, 0xc00c400d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r6, 0xdf4560eD;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r6, 0xe00c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r6, 0xe00ca90d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r7, 0x1234567e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r7, 0x678e709f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r7, 0x678ed30f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r7, 0x9876a10a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^imm32 r7, 0xf78e950f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r0, 0x03545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r0, 0x13545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r0, 0xab235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r1, 0xa0bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r1, 0xa8bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r1, 0xadbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r2, 0xa1045679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r2, 0xc1845679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r3, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r3, 0x1c080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r4, 0xe1cc8569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r4, 0xefbc0569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r5, 0x121c080b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r5, 0x1235000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r5, 0x1235100b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r6, 0x000c020d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r6, 0x7001008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r7, 0x678e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r7, 0x678e003f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^imm32 r7, 0x678e1008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r0, 0x3d545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r0, 0x5c54babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r0, 0x63bb8abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r0, 0x83e45abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r1, 0x5ddcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r1, 0x6dccdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r1, 0xbabcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r1, 0xe8befec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r2, 0x712d5679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r2, 0xab245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r2, 0xc12ce679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r2, 0xc1a48679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r2, 0xce84e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r3, 0x1ce80e07;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r3, 0x8c06c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r3, 0x9006d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r3, 0xb0b69007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r3, 0xd00a9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r4, 0x9fcc4c69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r4, 0xafbc4d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r4, 0xcfbb4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r4, 0xe1ce85e9;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r4, 0xefbca569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r5, 0x921ce80e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r5, 0xa23c90cb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r5, 0xcd355a0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r5, 0xd23590db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r5, 0xd235b00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r6, 0x79019e8d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r6, 0xb00cc00c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r6, 0xd00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r6, 0xe00c80ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r6, 0xe00cab0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r7, 0x678e70bf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r7, 0x679e90e8;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r7, 0x6d8ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r7, 0xc78eac0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^imm32 r7, 0xf78e900a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0x03545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0x63548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0x83545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0x6dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0x7dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0xa8bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0xb0bcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0x71245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0x7124e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0xc1048679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0xc1248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r2, 0xc1845679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0x1c080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0x80067007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0x90060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0xb0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0xd0009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r3, 0xd0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0x9fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0xafbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0xcfbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0xe1cc8569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0xefbc0569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0x921c080b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0xa235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0xcd35510b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r5, 0xd235c00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0x7901908d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0xb00c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0xc00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0xe00c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0xe00c802d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r6, 0xe00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0x678e700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0x678ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0x679e9008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0xc78ea00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0xf78e9003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^imm32 r7, 0xf78e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r0, 0x33545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r0, 0x5354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r0, 0x63548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r0, 0x92005ABD;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r1, 0x09300000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r1, 0x6dbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r1, 0x7dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r1, 0xbdbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r2, 0x56749679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r2, 0x71245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r2, 0x7124e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r2, 0xC5885679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r2, 0xc1248679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r3, 0x30A95000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r3, 0x80067007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r3, 0x90060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r3, 0xC5880000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r3, 0xd0069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r4, 0x9fbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r4, 0xa0009669;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r4, 0xafbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r4, 0xcfbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r5, 0x01000970;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r5, 0xa235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r5, 0xcd35500b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r5, 0xd235900b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r5, 0xd235c00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r6, 0xb00c300d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r6, 0xc00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r6, 0xdf45609D;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r6, 0xe00c800d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r6, 0xe00ca00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r7, 0x12345679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r7, 0x678e700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r7, 0x678ed00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r7, 0xc78ea00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^imm32 r7, 0xf78e900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0x03545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0xa3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0xb3548abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0xc354babd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0xd3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r0, 0xe3545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0x1abcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0x5dbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0x6cbcdec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0x7bbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0xaebcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r1, 0xbabcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0x71c4e679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0x71d45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0xa1b45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0xc1a48679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0xc1e45679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r2, 0xc2a48679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0x1c0e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0x300a9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0x800c7007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0x900d0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0xb00b9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r3, 0xd00a9007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0x54bca569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0x9fbcc569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0xafbcd569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0xcfbcb569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0xe1cce569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r4, 0xefbca569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0x6d355a0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0x921c0e0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0xa2359c0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0xcd355a0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0xd2359d0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r5, 0xd235c00b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0x700c80ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0x790190ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0xb00c30cd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0xc00ca0dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0xe00c80ad;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r6, 0xe00cabbd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0x678e700b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0x678ed00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0x679e900e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0x878e900a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0xc78ea00c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^imm32 r7, 0xf78e900a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r0, 0x13545abd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r0, 0xab235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r1, 0xadbcfec7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r2, 0xa1245679;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r4, 0xefbc4569;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r5, 0x1235000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^imm32 r7, 0x678e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r0, 0x00120034;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r0, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r1, 0x00050006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r1, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r1, 0x34567897;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r2, 0x0acb1234;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r3, 0x456acb07;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r4, 0x421dbc09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r5, 0x89acbd0b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r6, 0x5adbcd0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r7, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^imm32 r7, 0x9abc230f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0x8923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x1824b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0x99860037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r3, 0xf0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x8098cd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0x9faccd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0x10fcdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r5, 0xb0a98f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0x000fc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0xa00c083d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x12467083;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0x1246ff0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0x1246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0x1246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x00010002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x00230635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x00230666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x00230a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x0023a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x002d0675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x09235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r0, 0x0b230675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x00023004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x001a0027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x00995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x00ba0127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x00ba0166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x00ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r1, 0x09ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x00240005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x00240735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x00240766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x00240905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x00c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x03246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x03843725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r2, 0x03f40705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x00060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x00060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x00084027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x00d60007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x008b0d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x009b0239;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x00ab0d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x00ab5d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x00ab6509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x00accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r4, 0x03ab0d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00a0000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00a9933b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00ac0ddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00ac682b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00ac7f5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x00acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x10ac0fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r5, 0x10ec3f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000c708d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r6, 0x000e206d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x0006060f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x0046000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x00460e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x02462028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x0246405f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x0246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x12407093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^imm32 r7, 0x1246000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0x7b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xa9235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xcb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xdd235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xeb23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r0, 0xfb235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0xc4dd5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x1324b7e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x17246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x1c248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x6324d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0x93246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r2, 0xa3ff6725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x0006f027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x00760007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x08060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x09060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0x9e060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0xe0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x80ebcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x907bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x909bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x90cb9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x90dbc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0x9eabcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10a7efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10a88fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10a9e9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10adef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x10ecdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0x1facef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r5, 0xb0aeef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0x000c080d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0x000c700d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0x000c9d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0x000e000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0x800cc06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0xa00ce03d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0xb00cd05d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r6, 0xc0fc002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x1246708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x1246770f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x1246790f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x12467c6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x12467d5f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x12467e03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0x1246e00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^imm32 r7, 0xd24f702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0x7b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xa9235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xcb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xdd235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xeb23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r0, 0xfb235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0xc4dd5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x1324b7e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x17246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x1c248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x6324d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0x93246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r2, 0xa3ff6725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x0006f027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x00760007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x08060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x09060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0x9e060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0xe0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x80ebcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x907bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x909bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x90cb9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x90dbc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0x9eabcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10a7efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10a88fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10a9e9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10adef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x10ecdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0x1facef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r5, 0xb0aeef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0x000c080d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0x000c700d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0x000c9d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0x000e000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0x800cc06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0xa00ce03d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0xb00cd05d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r6, 0xc0fc002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x1246708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x1246770f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x1246790f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x12467c6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x12467d5f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x12467e03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0x1246e00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^imm32 r7, 0xd24f702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0x7b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xa9235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xcb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xdd235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xeb23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r0, 0xfb235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0xc4dd5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x1324b7e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x17246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x1c248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x6324d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0x93246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r2, 0xa3ff6725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x0006f027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x00760007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x08060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x09060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0x9e060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0xe0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x80ebcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x907bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x909bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x90cb9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x90dbc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0x9eabcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10a7efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10a88fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10a9e9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10adef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x10ecdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0x1facef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r5, 0xb0aeef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0x000c080d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0x000c700d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0x000c9d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0x000e000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0x800cc06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0xa00ce03d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0xb00cd05d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r6, 0xc0fc002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x1246708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x1246770f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x1246790f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x12467c6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x12467d5f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x12467e03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0x1246e00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^imm32 r7, 0xd24f702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0x7b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xa9235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xcb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xdd235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xeb23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r0, 0xfb235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0xc4dd5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x1324b7e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x17246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x1c248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x6324d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0x93246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r2, 0xa3ff6725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x0006f027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x00760007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x08060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x09060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0x9e060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0xe0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x80ebcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x907bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x909bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x90cb9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x90dbc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0x9eabcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10a7efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10a88fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10a9e9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10adef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x10ecdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0x1facef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r5, 0xb0aeef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0x000c080d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0x000c700d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0x000c9d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0x000e000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0x800cc06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0xa00ce03d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0xb00cd05d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r6, 0xc0fc002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x1246708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x1246770f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x1246790f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x12467c6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x12467d5f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x12467e03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0x1246e00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^imm32 r7, 0xd24f702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0x7b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0x8b23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0xa9235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0xbb23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0xbd235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0xcb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r0, 0xfb235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0x6bba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0x7fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0xc4dd5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x13b4b7e5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x17246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x1c248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x6b24d755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0x97246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r2, 0xa3ff6725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x0006f027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x00760007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x00b60055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x08060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x09777007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0x9e0b0037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0xe0088807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x80ebbd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x907bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x909bc779;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x90cb9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x90dbc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0x9eabcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10a7efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10a88fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10a9e9d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10adbf5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x10ecdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0x1facef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r5, 0xb0aeef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0x000c080d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0x000c700d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0x000c9d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0x000e008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0x800cc06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0xa00ceb3d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0xb00cdb5d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r6, 0xc0fc002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x1246708f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x1246770f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x1246790f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x12467c6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x12467dbf;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x12467eb3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0x1246e008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^imm32 r7, 0xd24f702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0xab235615;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0xab235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0x9fba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0xcfba5117;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x13246715;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r2, 0xa3246725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0x00060017;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0x00060027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0x90abcd19;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r4, 0xb0abcd29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acef1b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0x000c001d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r6, 0xc00c002d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x1246701f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^imm32 r7, 0xd246702f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0x1246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0x1246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0xab2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0xac23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r0, 0xfb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x13246d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x13c46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x13f46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x000600d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x000f0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r3, 0xe0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x908bcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x90abfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0x9eab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10acefdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0x10ecef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0x000c00fd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0x000c500d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0x000cc00d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0x800ee06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x1246760f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0x1246fc0f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0x19235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0x9923a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0x9923a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0xb9235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0xee235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r0, 0xfb2d5675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0x6f995137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0x98ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xc9ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xcf995127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xcfbad127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xcfea5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x13c49705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x13f46d05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x13fe6705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x19248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0xa3846725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r2, 0xdd246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x00080027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x000f00d7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x000fe007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x00d6d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x05069007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x0a060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0x99060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r3, 0xe0960066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x809bcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x908bfd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x90abfe09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x90accd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0x9ea99d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r4, 0xb0ab8d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10a9efdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10ac9fdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10ace82b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10aceddb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10acefeb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0x10ec9f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r5, 0xb0a99f3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0x000c00fe;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0x000c5f0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0x000cc90d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0x800e906d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0xa00c093d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0xb00a005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x12467093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x124676ff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x12467e6f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x1246a05f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0x1246fc9f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^imm32 r7, 0xd2467028;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0x34235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0x5b23a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0x9b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0xab235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0xbb235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0x6fba5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0x9f7a5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r1, 0xefba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x13246905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x13248766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x13946705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0x43246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r2, 0xa3286725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x00069027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x05060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0x90060037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r3, 0xf0060066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x80abcd39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x906bc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r4, 0xb0abc029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10a7ef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10acef2b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0x10acef6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0x000c009d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0x000c0d0d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0x800cb06d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0xa00c003d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0xb00c805d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r6, 0xc00c00de;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x12467003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x1246700f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x1246706f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x1246795f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^imm32 r7, 0xd246712f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0x1b235655;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0x5b33a635;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0x8b235625;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0x8b235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0x9b235a75;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0xab235666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0xab23a675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r0, 0xeb235675;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0x6fbe5137;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0x93ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xc4ba5157;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xc8ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xc9ba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xceba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xcfba5127;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r1, 0xeaba5166;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x13246705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x1324b735;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x13846705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x13946905;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x13d48766;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x13e46705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0x63246755;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r2, 0xa3446725;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x00050027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x00060055;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x00080007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x00090007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x000e0007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0x9006d037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r3, 0xf00b0066;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x80abcb39;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90ab8d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90ab9d09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90ab9d69;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90abc509;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90abcd09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0x90abed09;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r4, 0xb0ab6d29;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10ac5f6b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10acdfdb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10ace72b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10ace8db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10ace9db;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10aceedb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0x10acef5b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r5, 0xb0acef3b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0x000c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0x000c00ed;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0x000c0d9d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0x800cb66d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0xa00c00dd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0xb00c005d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r6, 0xc00c008d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x12467008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x12467009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x1246700e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x1246705f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x1246707f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x12469003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0x1246f00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^imm32 r7, 0xd2467029;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x0000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0xa002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0xc0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0xc0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0xc0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0xc0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0xc0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0xc0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x0000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0xa002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0xc0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0xc0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0xc0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0xc0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0xc0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0xc0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r2, 0x0002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r3, 0x00030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r4, 0x00040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r5, 0x00050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r6, 0x00060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^imm32 r7, 0x00070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r2, 0x0002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r3, 0x00030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r4, 0x00040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r5, 0x00050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r6, 0x00060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^imm32 r7, 0x00070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r0, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r1, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0x0000a002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0x80020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0xb0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r2, 0xe0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0x0000a003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0x80030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0xd0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r3, 0xe0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0x00009004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0x0000a004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0x80040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0xb0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r4, 0xe0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0x0000a005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0x80050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0xb0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r5, 0xe0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0x0000a006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0x80060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0xb0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r6, 0xe0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0x80070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0xb0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r0, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r1, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0x0000a002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0x80020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0xb0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r2, 0xe0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0x0000a003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0x80030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0xd0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r3, 0xe0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0x00009004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0x0000a004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0x80040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0xb0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r4, 0xe0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0x0000a005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0x80050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0xb0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r5, 0xe0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0x0000a006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0x80060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0xb0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r6, 0xe0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0x80070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0xb0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r0, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x00002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r1, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x20020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x20020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r2, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r3, 0x00003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r3, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x00004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r4, 0x40040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r5, 0x00005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r5, 0x50050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r6, 0x00006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r6, 0x60060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r7, 0x00007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^imm32 r7, 0x70070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r0, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x00002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r1, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x20020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x20020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r2, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r3, 0x00003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r3, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x00004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r4, 0x40040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r5, 0x00005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r5, 0x50050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r6, 0x00006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r6, 0x60060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r7, 0x00007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^imm32 r7, 0x70070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0x2b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0x4c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0xb2010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r0, 0xd23100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0x01000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0x0300f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0x050100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0xa00100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0xb0310000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r1, 0xd04500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0x08200802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0x09400002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0x0b40f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0x0c6200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0xb042000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r2, 0xde32f0e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0x08030803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0x09100003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0x0a400010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0x0b050010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0xbf030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r3, 0xd90300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0x08004804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0x09020004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0x0a05e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0x0b006004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0x0c04800c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0xba040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r4, 0xd07400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0x08000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0x09003005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0x0a006005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0x0b00f705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0x0c0509c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0xa0050007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0xbb050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r5, 0xdef500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0x08000866;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0x09000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0x0a00e706;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0x0b00f086;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0x0c060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0xbc060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r6, 0xd06600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0x09000057;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0x0a00e087;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0x0b00f009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0x0c0700ca;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0xb0e70000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^imm32 r7, 0xd0080023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0x2b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0x4c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0xb2010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r0, 0xd23100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0x01000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0x0300f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0x050100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0xa00100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0xb0310000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r1, 0xd04500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0x08200802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0x09400002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0x0b40f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0x0c6200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0xb042000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r2, 0xde32f0e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0x08030803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0x09100003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0x0a400010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0x0b050010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0xbf030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r3, 0xd90300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0x08004804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0x09020004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0x0a05e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0x0b006004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0x0c04800c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0xba040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r4, 0xd07400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0x08000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0x09003005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0x0a006005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0x0b00f705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0x0c0509c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0xa0050007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0xbb050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r5, 0xdef500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0x08000866;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0x09000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0x0a00e706;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0x0b00f086;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0x0c060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0xbc060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r6, 0xd06600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0x09000057;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0x0a00e087;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0x0b00f009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0x0c0700ca;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0xb0e70000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^imm32 r7, 0xd0080023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0x2b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0x4c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0xb2010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r0, 0xd23100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0x01000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0x0300f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0x050100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0xa00100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0xb0310000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r1, 0xd04500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0x08200802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0x09400002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0x0b40f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0x0c6200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0xb042000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r2, 0xde32f0e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0x08030803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0x09100003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0x0a400010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0x0b050010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0xbf030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r3, 0xd90300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0x08004804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0x09020004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0x0a05e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0x0b006004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0x0c04800c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0xba040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r4, 0xd07400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0x08000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0x09003005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0x0a006005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0x0b00f705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0x0c0509c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0xa0050007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0xbb050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r5, 0xdef500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0x08000866;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0x09000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0x0a00e706;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0x0b00f086;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0x0c060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0xbc060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r6, 0xd06600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0x09000057;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0x0a00e087;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0x0b00f009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0x0c0700ca;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0xb0e70000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^imm32 r7, 0xd0080023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0xc00f800f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0xc80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r0, 0xf80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, 1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, 3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r1, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0xe00fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0xe40fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r2, 0xfc0fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r3, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r3, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r3, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r3, 5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r4, 0x30000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r0, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r0, 0x4a502001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r0, 0xa1001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r0, 0xa2001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r1, 0x1b001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r1, 0x1b341001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r1, 0x22334455;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r1, 0x6b343001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r2, 0x11c01002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r2, 0x66778890;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r2, 0x71c01002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r2, 0x71c04002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r3, 0x110d1003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r3, 0x810d1003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r3, 0x810d5003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r3, 0xaabbccdd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r4, 0x1100e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r4, 0x1600e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r4, 0x34567890;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r4, 0x5600e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r5, 0x11001f05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r5, 0x41001405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r5, 0x47001405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r5, 0xa2d3d5f6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r6, 0x11001006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r6, 0x31003006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r6, 0x456bda06;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r6, 0x91003006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r7, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r7, 0x21004671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r7, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^imm32 r7, 0xa1004671;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0x80000008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0x90010009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xa001000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xb0000008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xc0010009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xc001000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xd001000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r0, 0xe001000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0x00010009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0x80010008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xa001000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xb0010008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xc0010009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xc001000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xd001000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r1, 0xe001000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0x80020008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0x90020009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xa002000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xb0020008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xc0020009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xc002000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xd002000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r2, 0xe002000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0x80030008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0x90030009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xa003000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xb0030008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xc0030009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xc003001c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xd003001c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r3, 0xe003000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0x80040008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0x90040009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xa004000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xb0040008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xc0040009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xc004000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xd004000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r4, 0xe004000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0x80050008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0x90050009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xa005000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xb0050008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xc0050009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xc005000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xd005000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r5, 0xe005000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0x80060008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0x90060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xa006000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xb0060008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xc0060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xc006000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xd006000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r6, 0xe006000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0x80070008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0x90070009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xa007000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xb0070008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xc0070009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xc007000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xd007000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^imm32 r7, 0xe007000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x2000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x30009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x40000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x51001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x6000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r0, 0x70009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x2000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x3000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x4000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x51001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x6000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r1, 0x7000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x11001002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x2000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x3000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x4000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x51001002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x6000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r2, 0x7000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x11001003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x2000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x30000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x4000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x51001003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x6000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r3, 0x70000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x11001004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x2000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x3000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x4000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x51001004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x6000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r4, 0x7000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x11001005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x2000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x3000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x4000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x51001005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x6000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r5, 0x7000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x11001006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x2000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x3000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x4000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x51001006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x6000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r6, 0x7000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x11001007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x2000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x3000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x4000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x51001007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x6000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^imm32 r7, 0x7000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0x08000800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0x0c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r0, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x000100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x08000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x09000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0x0c0100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r1, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0x08000802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0x0900d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0x0b00f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0x0c0200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r2, 0xd00200e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0x08000803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0x0900d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0x0a00e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0x0b000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0x0c0300c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r3, 0xd00300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0x08000804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0x0900d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0x0a00e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0x0b00f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0x0c0400c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r4, 0xd00400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0x08000805;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0x0900d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0x0a00e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0x0b00f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0x0c0500c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0xa00500d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r5, 0xd00500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0x08000806;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0x0900d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0x0a00e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0x0b00f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0x0c0600c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r6, 0xd00600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0x0900d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0x0a00e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0x0b00f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^imm32 r7, 0xd00700e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0x0800d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0x0c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r0, 0xd00102e7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x000100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x08000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x09000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0x0c0100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r1, 0xd00104e7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0x0800d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0x0900d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0x0b00f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0x0c0200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r2, 0xd00206e7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0x0800d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0x0900d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0x0a00e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0x0b000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0x0c0300c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r3, 0xd00308e7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0x0800d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0x0900d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0x0a00e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0x0b00f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0x0c0400c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r4, 0xd0040ae7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0x0800d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0x0900d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0x0a00e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0x0b00f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0x0c0500c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0xa00500d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r5, 0xd0050ce7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0x0800d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0x0900d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0x0a00e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0x0b00f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0x0c0600c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r6, 0xd0060ee7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0x0800d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0x0900d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0x0a00e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0x0b00f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^imm32 r7, 0xd00707e7;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0x0c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0x4b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r0, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0x01000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0x0c0100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0x5b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0xa00100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r1, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0x08200802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0x0c0200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0x6b00f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r2, 0xd00200e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0x08030803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0x09100003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0x0a000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0x0c0300c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0x9f000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r3, 0xd00300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0x08004804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0x09020004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0x0a00e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0x0c04000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0x8b00f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r4, 0xd00400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0x08000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0x09003005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0x0900f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0x0a00e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0x0c0500c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0xa0050007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r5, 0xd00500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x00237809;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x08000866;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x09000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x0a00e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x0b00f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0x0c0600c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r6, 0xd00600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x00012345;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x09000057;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x0a00e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x0b0af007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0x0900d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0x0c0000c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0xa00100d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r0, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0x01000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0x0a00e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0x0c0100c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0xa00100d1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r1, 0xd00100e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0x08200802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0x09000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0x0a00000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0x0b00f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0x0c0200c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0xa00200d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r2, 0xd00200e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0x08030803;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0x09100003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0x0a000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0x0b000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0x0c0300c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0xa00300d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r3, 0xd00300e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0x08004804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0x09020004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0x0a00e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0x0b00f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0x0c04000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0xa00400d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r4, 0xd00400e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0x08000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0x09003005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0x0a00e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0x0b00f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0x0c0500c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0xa0050007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r5, 0xd00500e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0x08000866;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0x09000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0x0a00e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0x0b00f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0x0c0600c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0xa00600d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0xb0060009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r6, 0xd00600e0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0x08000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0x09000057;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0x0a00e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0x0b00f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0x0c0700c0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0xa00700d0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^imm32 r7, 0xd0070023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01210001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01220002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01240002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01250002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01260002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01270002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x01280002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012a0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012b0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012c0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012d0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012e0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x012f0002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x71230072;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r0, 0x81290002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12315678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12325678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12335678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12355678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x12375678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x123a5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x123b5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x123c5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x123d5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x123e5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x623f5678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x82365678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x82385678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r1, 0x92395678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23416789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23426789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23436789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23446789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x23476789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x234a6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x234b6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x234c6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x234d6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x234e6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x734f6789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x93456779;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x93466789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0x93486789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r2, 0xa3496789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3451789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3452789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3453789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3454789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3455789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x3457789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x345a789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x345b789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x345c789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x345d789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x345e789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0x845f789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0xa456787a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0xa458789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r3, 0xb459789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456389ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456589ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456a89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456b89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456c89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456d89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x456e89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x856189ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x956289ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0x956f89ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0xa56489ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0xb56689ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0xb567897b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0xb56889ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r4, 0xc56989ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x56739abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x56759abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x56779abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x567a9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x567b9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x567c9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x567d9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x567e9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0x96719abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xa6729abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xa67f9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xb6749abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xc6769abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xc6789a7c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r5, 0xd6799abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x6783abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x6785abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x6787abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x6789ab7d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x678aabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x678babcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x678cabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x678dabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0x678eabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xa781abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xb782abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xc784abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xc78fabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xd786abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xd788abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r6, 0xe789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x7895bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x7897bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789abc7e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789bbcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789cbcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789dbcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0x789ebcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xb891bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xc892bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xd894bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xd89fbcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xe896bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xe898bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xf899bcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^imm32 r7, 0xf89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x0000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0xa002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0xc0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0xc0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0xc0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0xc0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0xc0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0xc0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r2, 0x0002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r3, 0x00030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r4, 0x00040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r5, 0x00050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r6, 0x00060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^imm32 r7, 0x00070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r0, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r1, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0x0000a002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0x80020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0xb0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r2, 0xe0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0x0000a003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0x80030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0xd0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r3, 0xe0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0x00009004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0x0000a004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0x80040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0xb0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r4, 0xe0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0x0000a005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0x80050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0xb0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r5, 0xe0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0x0000a006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0x80060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0xb0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r6, 0xe0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0x80070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0xb0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r0, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x00002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r1, 0x10010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x20020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x20020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r2, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r3, 0x00003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r3, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x00004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r4, 0x40040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r5, 0x00005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r5, 0x50050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r6, 0x00006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r6, 0x60060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r7, 0x00007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^imm32 r7, 0x70070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r0, 0x01230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0xc00f800f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0xc80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r0, 0xf80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, 1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, 3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r1, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0xe00fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0xe40fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r2, 0xfc0fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r3, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r3, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r3, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r3, 5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r4, 0x30000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0x88880000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0x9999d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0xaaaae001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r0, 0xd0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0x34560001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0xa0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r1, 0xd0010002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0x08000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0xaaaa000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r2, 0xd0020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0x08000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0xbbbb0010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r3, 0xd0030014;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0x08000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0xcccc0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r4, 0xd0040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0x08000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0xaddd0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0x08000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0xd0060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r6, 0xeeee0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0x08000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^imm32 r7, 0xffff0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x11230001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x20230002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x31230003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x41230004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x51230005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x61230006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x71230007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x81230008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0x91230009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xa123000a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xb123000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xc123000c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xd123000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xe123000e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r0, 0xf123000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x02345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x21345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x31345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x42345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x52345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x62345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x72345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x82345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0x92345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xa2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xb2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xc2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xd2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xe2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r1, 0xf2345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x03456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x1bcdef12;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x22456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x31456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x43456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x53456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x63456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x73456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x83456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0x93456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xa3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xb3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xc3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xd3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xe3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r2, 0xf3456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x0456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x1456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x2356789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x3156789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x4456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x5456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x6456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x7456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x8456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0x9456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xa456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xb456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xc456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xd456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xe456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r3, 0xf456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x056789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x1cdef012;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x246789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x316789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x556789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x656789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x756789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x856789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0x956789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xa56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xb56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xc56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xd56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xe56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r4, 0xf56789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x06789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x1456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x25789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x31789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x46789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x66789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x76789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x86789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0x96789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xa6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xb6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xc6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xd6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xe6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r5, 0xf6789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x0789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x1789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x2689abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x3189abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x4789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x5789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x7789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x8789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0x9789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xb789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xc789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xd789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xe789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r6, 0xf789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x089abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x189abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x279abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x311abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x489abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x589abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x689abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x889abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0x989abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xa89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xb89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xc89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xd89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xe89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^imm32 r7, 0xf89abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0x0aaae001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0x0b00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0x88880000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0x9999001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x0a00f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0x34560001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0x08000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0x0b00f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0xaaaa000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0x08000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0x0a00e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0xbbbb0010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0x00a0e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0x08000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0x0b00f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0xcccc0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0x00a0e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0x08000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0x0b00f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r5, 0xdddd0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0x08000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0x0a00e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0x0b00f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r6, 0xeeee0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0x0000001E;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0x00b0f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0x08000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0x0b00e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^imm32 r7, 0xffff0000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0x0100f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0x04000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0xa5010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0xb6010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0xd1000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0xd7010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r0, 0xe200d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0x0100f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0x04010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0xa5010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0xb6010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0xd2000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0xd7010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r1, 0xe2000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0x0100f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0x04020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xa5020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xb602000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xd3000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xd7020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xe200d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r2, 0xf000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0x01000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0x04030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0xa5030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0xb6030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0xd4000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0xd7030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r3, 0xe200d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0x0100f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0x04040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0xa5540000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0xb6040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0xd5000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0xd7040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r4, 0xe200d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0x0100f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0x04050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0xa5550000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0xb6050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0xd6000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0xd7050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r5, 0xe200d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0x0100f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0x04060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0xa5060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0xb6060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0xd7000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0xd7060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r6, 0xe200d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0x0100f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0x04070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0xa5070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0xb6670000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0xd7070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0xd8000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^imm32 r7, 0xe200d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r0, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r1, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x0000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x0000c00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0xa002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r2, 0xc0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0x00000e10;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r3, 0xc0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0x0000f000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r4, 0xc0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0x9008f000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r5, 0xc0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0xa000fc00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r6, 0xc0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^imm32 r7, 0xc007e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r0, 0x10000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r0, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r0, 0x20000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r0, 0xa1001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r1, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r1, 0x1b001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r1, 0x4200c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r1, 0x4300c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r2, 0x11c01002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r2, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r2, 0x4030c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r2, 0x4040c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r3, 0x11001003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r3, 0x110d1003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r3, 0x4004c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r3, 0x40056003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r4, 0x11001004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r4, 0x1100e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r4, 0x40005004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r4, 0x4000c704;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r5, 0x11001005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r5, 0x11001f05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r5, 0x4000c085;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r5, 0x4000c605;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r6, 0x11001006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r6, 0x4000c076;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r6, 0x4000c096;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r7, 0x11001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r7, 0x11001007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r7, 0x4000c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^imm32 r7, 0x4000c008;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r0, 0x11002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r0, 0xa1011001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r0, 0xe1011001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r1, 0x12001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r1, 0x1b002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r1, 0x4b002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r1, 0xd2001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r2, 0x11301302;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r2, 0x14301302;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r2, 0x81c01302;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r2, 0x8fc01302;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r3, 0x43001003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r3, 0x910d1403;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r4, 0x11601604;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r4, 0x11f01604;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r4, 0x2100e504;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r4, 0xb100e504;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r5, 0x31007f65;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r5, 0x41007f65;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r5, 0x71001705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r5, 0xb1001705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r6, 0x41007006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r6, 0x81008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r6, 0xaf007006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r6, 0xd1008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r7, 0x15001801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r7, 0x16001801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r7, 0x1900b007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^imm32 r7, 0x39056707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r0, 0xa1230001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r1, 0x1b345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r2, 0x23c56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r3, 0x34d6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r4, 0x85a789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r5, 0x967c9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^imm32 r7, 0xb8912cde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r0, 0x81230001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r0, 0xa1230001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r1, 0x19345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r1, 0x1e345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r2, 0x23c56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r2, 0x23f56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r3, 0x34db789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r3, 0x3ed6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r4, 0x85a7a9ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r4, 0x85d789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r5, 0x967c9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r5, 0x967f9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r6, 0xa789bbcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r6, 0xa78dabcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r7, 0xb8914cde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^imm32 r7, 0xb891acde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x00005000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x00008000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x1000c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x20008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x3000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x40009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x90000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0xa0010600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0xc0010701;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x00015000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x1000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x20000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x3000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x4000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0x90010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0xa0010600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0xc0010701;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x00025000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x1000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x2000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x3000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x4000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0xa002060f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0xc0020702;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x00035000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x1000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x2000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x3000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x40000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0xa0030600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0xc0030710;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x00045000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x1000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x2000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x3000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x4000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0xa0040600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0xc0040704;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x00055000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x1000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x2000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x3000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x4000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0xa0050600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0xc0050705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x00065000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x1000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x2000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x3000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x4000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0xa0060600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0xc0060706;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x00075500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x1000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x2000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x3000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x4000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0xa0070600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0xc0070707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x00005000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x00008000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x1000c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x20008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x3000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x40009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x90000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0xa0010600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0xc0010701;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x00015000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x1000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x20000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x3000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x4000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0x90010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0xa0010600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0xc0010701;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x00025000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x1000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x2000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x3000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x4000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0xa002060f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0xc0020702;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x00035000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x1000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x2000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x3000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x40000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0xa0030600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0xc0030710;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x00045000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x1000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x2000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x3000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x4000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0xa0040600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0xc0040704;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x00055000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x1000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x2000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x3000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x4000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0xa0050600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0xc0050705;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x00065000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x1000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x2000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x3000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x4000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0xa0060600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0xc0060706;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x00075500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x1000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x2000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x3000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x4000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0xa0070600;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0xc0070707;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00000400;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00005001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00006010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00010060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00010090;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00090201;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x00170401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x01010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x01010100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x0a000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x0a010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x10000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0x12010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r0, 0xa0000400;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00000801;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00005001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00010060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00010111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00010500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00016020;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00100201;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x00180401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x01020101;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x02000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x02010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x0b000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x0b010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0x23010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r1, 0xbb000401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00000802;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00005002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00020001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00020060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x0002006f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00020120;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00026030;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x00110202;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x0019040f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x01030102;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x0300000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x03020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x0c02000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x0cd00002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0x34020070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r2, 0xc0000402;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00000810;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00005010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00030002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00030060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00030070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00030130;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00036040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00120203;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x00200403;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x01040103;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x04000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x04030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x0d000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x0d030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0x45030070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r3, 0xd0000403;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00000804;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00005004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00040003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00040060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00040140;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00040800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00046050;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00130204;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x00210404;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x01050104;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x05000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x05040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x0e000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x0e040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0x56040070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r4, 0xe0000404;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00000805;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00050004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00050060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00050090;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00050150;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00056060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00140205;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x00220405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x01060105;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x06000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x06050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x0f000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x0f050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0x67050070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r5, 0xf0000405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00000506;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00000806;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00060005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00060060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00060160;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00060d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00066070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00150206;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x00230406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x01060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x01070106;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x03000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x07000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x07060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x10000406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r6, 0x78060070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00000507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00000807;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00070006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00070060;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00070170;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00070a00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00076080;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00160207;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00244407;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x00800007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x01080107;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x02070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x04000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x08070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x09070070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^imm32 r7, 0x20000407;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x00000501;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x00100a00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x00200018;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x00a00800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x00b10000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x03000031;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x05002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x05018000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x07000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x0a010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x0c010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x60019000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0x70010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0xa8000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r0, 0xf0090001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x00000501;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x00100a01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x00200019;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x00a10800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x00b10000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x03000031;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x05002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x05018001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x07000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x0a010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x0c010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x60019000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0x70010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0xa8000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r1, 0xf0090001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x00000502;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x00100a02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x0020001a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x00a20800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x00b2000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x03000032;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x0500000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x05028000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x0700000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x0a020700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x0c020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x6002900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0x70020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0xa8000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r2, 0xf0090002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x00000510;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x00100a03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x0020001b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x00a30800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x00b30000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x03000030;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x05002003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x05038000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x07000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x0a030710;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x0c030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x60039000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0x77030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0xa8000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r3, 0xf0090003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x00000504;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x00100a04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x0020001c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x00a40800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x00b40000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x03000034;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x03003100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x05002004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x05048000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x07000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x0a040700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x0c040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x60049000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0x70040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0xa8000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r4, 0xf0090004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x00000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x00100a05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x0020001d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x00a50800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x00b50000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x03000035;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x03006200;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x05002005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x05058000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x07000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x0a050700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x0c050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x60059000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0x70050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0xa8000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r5, 0xf0090005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x00000506;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x00100a06;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x0020001e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x00a60800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x00b60000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x03000036;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x0300C800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x05002006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x05068000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x07000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x0a060700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x0c060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x60069000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0x70060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0xa8000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r6, 0xf0000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x00000507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x00100a07;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x0020001f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x00a70800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x00b70000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x03000037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x03008000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x05002007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x05078000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x07000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x0a070700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x0c070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x60079000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0x70070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0xa8000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^imm32 r7, 0xf0000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x00008401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x00009b01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x0000a0c1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x00308001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x02008020;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x02008021;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x05000500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x80010d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x80610000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x8d010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0x9f010c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0xa0008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0xa0010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0xb8010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r0, 0xde010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x00008401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x00009b01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x0000a0c1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x00308001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x80010d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x85010500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0x8d010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0xa0008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0xa0010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0xaf010c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0xb8010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r1, 0xde010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x00008402;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x00009b02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x0000a0c2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x02008022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x80020d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x80620000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x85020500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0x8d020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0xa0008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0xb8020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0xbf020c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r2, 0xde020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x00009b03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x0000a0c3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x00308003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x02008023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x80030d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x80630000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x85030500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0x8d030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0xa0008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0xa0030070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0xcf030c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r3, 0xde030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x00008404;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x00009000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x00009b04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x0000a0c4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x00308004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x02008024;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x80640000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x85040500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0x8d040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0xa0008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0xa0040070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0xb8040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0xde040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r4, 0xdf040c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x00008405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x00009b05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x0000a0c5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x00308005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x02008025;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x80050d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x80650000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0x85050500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0xa0050070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0xb8050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0xde050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r5, 0xef050c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x00008406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x00009006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x0000a0c6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x00308006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x02008026;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x80060d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x80660000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x85060500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0x8d060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0xa0008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0xa0060070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0xb8060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r6, 0xff060c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x00008407;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x00308007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x02008027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x80070d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x80670000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x85070500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0x8d070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0xa0008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0xa0070070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0xb8070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x00008401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x00009b01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x0000a0c1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x00308001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x02008020;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x02008021;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x05000500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x80010d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x80610000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x8d010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0x9f010c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0xa0008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0xa0010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0xb8010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r0, 0xde010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x00008401;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x00009b01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x0000a0c1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x00308001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x80010d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x85010500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0x8d010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0xa0008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0xa0010070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0xaf010c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0xb8010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r1, 0xde010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x00008402;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x00009b02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x0000a0c2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x02008022;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x80020d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x80620000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x85020500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0x8d020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0xa0008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0xb8020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0xbf020c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r2, 0xde020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x00009b03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x0000a0c3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x00308003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x02008023;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x80030d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x80630000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x85030500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0x8d030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0xa0008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0xa0030070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0xcf030c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r3, 0xde030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x00008404;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x00009000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x00009b04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x0000a0c4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x00308004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x02008024;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x80640000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x85040500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0x8d040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0xa0008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0xa0040070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0xb8040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0xde040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r4, 0xdf040c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x00008405;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x00009b05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x0000a0c5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x00308005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x02008025;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x80050d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x80650000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0x85050500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0xa0050070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0xb8050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0xde050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r5, 0xef050c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x00008406;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x00009006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x0000a0c6;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x00308006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x02008026;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x80060d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x80660000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x85060500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0x8d060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0xa0008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0xa0060070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0xb8060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r6, 0xff060c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x00008407;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x00308007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x02008027;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x80070d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x80670000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x85070500;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0x8d070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0xa0008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0xa0070070;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0xb8070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x00201001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x03001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x09000091;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x0c001c01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x0d01d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x10010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x10016000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x11010a00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x18010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x1e010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x1f010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x40001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0x50000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0xa0000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r0, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x03001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x09000091;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x0c002c01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x0d01d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x10010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x11010b00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x18010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x1e010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x1f010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x40001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0x50010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0xa0000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r1, 0xb0002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x00010002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x00202002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x09000092;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x0c002c02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x0d02d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x20026000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x21020d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x28020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x2e020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x2f020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x31030c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x40002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0x50020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r2, 0xa0000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x00010003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x00203003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x03003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x09000093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x0c003c03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x0d03d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x30030700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x30036000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x3e030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x3f030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0x50030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0xa0000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r3, 0xb0003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x00010004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x00204004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x03004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x09000090;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x0c004c04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x40004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x40046000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x41040d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x48040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x4e040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x4f040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0x50040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0xa0000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r4, 0xb0004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x00010005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x00205005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x03005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x09000095;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x0c005c05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x0d05d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x40005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x50050700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x50056000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x51050e00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x58050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0x5f050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r5, 0xb0005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x00010006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x00206006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x03006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x09000096;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x0c006c06;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x0d06d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x40006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x50060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x610600f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x68060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0x6e060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r6, 0xa0000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x00010007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x00207007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x03007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x09000097;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x0d07d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x40007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x50070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x70070700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x70076000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x78070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0x7e070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0xa0000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^imm32 r7, 0xb0007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x00201001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x03001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x09000091;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x0c001c01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x0d01d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x10010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x10016000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x11010a00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x18010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x1e010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x1f010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x40001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0x50000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0xa0000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r0, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x03001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x09000091;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x0c002c01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x0d01d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x10010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x11010b00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x18010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x1e010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x1f010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x40001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0x50010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0xa0000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r1, 0xb0002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x00010002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x00202002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x09000092;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x0c002c02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x0d02d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x20026000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x21020d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x28020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x2e020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x2f020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x31030c00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x40002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0x50020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r2, 0xa0000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x00010003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x00203003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x03003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x09000093;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x0c003c03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x0d03d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x30030700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x30036000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x3e030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x3f030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0x50030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0xa0000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r3, 0xb0003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x00010004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x00204004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x03004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x09000090;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x0c004c04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x40004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x40046000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x41040d00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x48040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x4e040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x4f040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0x50040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0xa0000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r4, 0xb0004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x00010005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x00205005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x03005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x09000095;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x0c005c05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x0d05d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x40005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x50050700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x50056000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x51050e00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x58050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0x5f050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r5, 0xb0005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x00010006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x00206006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x03006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x09000096;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x0c006c06;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x0d06d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x40006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x50060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x610600f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x68060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0x6e060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r6, 0xa0000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x00010007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x00207007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x03007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x09000097;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x0d07d000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x40007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x50070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x70070700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x70076000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x78070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0x7e070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0xa0000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^imm32 r7, 0xb0007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r0, 0x01230abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r0, 0x01230abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0xFFFFFFF4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0xc00f800f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0xc80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r0, 0xf80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, 1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, 3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r1, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0xFFF00001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0xe00fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0xe40fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r2, 0xfc0fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r3, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r3, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r3, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r3, 5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r4, 0x30000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r0, 0xa1230001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r1, 0x1b345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r2, 0x23c56789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r3, 0x34d6789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r4, 0x85a789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r5, 0x967c9abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r6, 0xa789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^imm32 r7, 0xb8912cde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x00000040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x0000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x2000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x30009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0x90010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x0000c001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x0000e001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x0000f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x00010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x00010040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x2000d001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0x3000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0xb0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0xc0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x0000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x0000c002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x0000d002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x0000f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x00020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x00020040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x2000000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x3000b002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0x90020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0xa0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0xa002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0xb002000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0xc0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x00000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x0000c003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x0000d003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x0000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x00030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x00030040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x2000e003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x30000010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0x90030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0xb0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0xc0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r3, 0xd0030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x0000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x0000d004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x0000e004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x0000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x00040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x00040040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x2000f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x3000c004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0x90040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0xb0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0xc0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x0000c005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x0000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x0000e005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x0000f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x00050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x00050040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x2200f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x3000d005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0x90050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0xb0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0xc0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x0000c006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x0000d006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x0000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x0000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x00060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x00060040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x2000f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x3000e006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0x90060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0xb0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0xc0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r6, 0xd0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x0000c007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x0000d007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x0000e007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x0000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x00070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x00070040;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x2000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x3000f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0x90070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0xb0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0xc0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x00000501;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x00100a00;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x00200018;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x00a00800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x00b10000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x03000031;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x05002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x05018000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x07000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x0a010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x0c010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x60019000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0x70010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0xa8000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r0, 0xf0090001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x00000501;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x00100a01;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x00200019;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x00a10800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x00b10000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x03000031;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x05002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x05018001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x07000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x0a010700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x0c010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x60019000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0x70010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0xa8000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r1, 0xf0090001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x00000502;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x00100a02;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x0020001a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x00a20800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x00b2000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x03000032;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x0500000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x05028000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x0700000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x0a020700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x0c020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x6002900f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0x70020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0xa8000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r2, 0xf0090002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x00000510;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x00100a03;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x0020001b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x00a30800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x00b30000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x03000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x03000030;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x05002003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x05038000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x07000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x0a030710;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x0c030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x60039000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0x77030010;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0xa8000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r3, 0xf0090003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x00000504;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x00100a04;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x0020001c;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x00a40800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x00b40000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x03000034;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x03003100;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x05002004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x05048000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x07000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x0a040700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x0c040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x60049000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0x70040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0xa8000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r4, 0xf0090004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x00000505;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x00100a05;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x0020001d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x00a50800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x00b50000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x03000035;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x03006200;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x05002005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x05058000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x07000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x0a050700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x0c050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x60059000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0x70050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0xa8000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r5, 0xf0090005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x00000506;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x00100a06;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x0020001e;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x00a60800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x00b60000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x03000036;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x0300C800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x05002006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x05068000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x07000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x0a060700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x0c060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x60069000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0x70060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0xa8000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r6, 0xf0000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x00000507;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x00100a07;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x0020001f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x00a70800;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x00b70000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x03000037;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x03008000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x05002007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x05078000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x07000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x0a070700;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x0c070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x60079000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0x70070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0xa8000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^imm32 r7, 0xf0000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x30008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r0, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x00008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x00009001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x0000a001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x30008001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0x80010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0xa0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0xb0010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0xd0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r1, 0xe0010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0x00000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0x00008002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0x00009002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0x0000a002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0x80020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0xb0020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0xd0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r2, 0xe0020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x00000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x00008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x00009003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x0000a003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x30008003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0x80030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0xa0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0xd0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r3, 0xe0030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x00000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x00008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x00009004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x0000a004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x30008004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0x80040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0xa0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0xb0040004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0xd0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r4, 0xe0040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x00000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x00008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x00009005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x0000a005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x30008005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0x80050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0xa0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0xb0050005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0xd0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r5, 0xe0050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0x00008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0x0000a006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0x30008006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0x80060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0xa0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0xb0060006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r6, 0xe0060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0x00008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0x00009007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0x30008007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0x80070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0xa0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0xb0070007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^imm32 r7, 0xd0070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x00002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x0000c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x1001e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x1001f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x30001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x40001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0x50010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r0, 0xc0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x00001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x00002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x0001c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x10010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x1001e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x1001f001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x30001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x30002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x40002001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x50010000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0x90000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0xb0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r1, 0xc0001001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x00001002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x00002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x0002c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x20020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x2002f002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x40002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x50020000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0x90000002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0xa0002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r2, 0xc0002002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x00001003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x00002003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x0003c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x30003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x30030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x3003e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x40003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x50030000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0x90000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0xa0003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r3, 0xb0003003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x00001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x00002004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x0004c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x30004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x40004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x40040000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x4004e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x4004f004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0x90000004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0xa0004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0xb0004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r4, 0xc0004004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x00001005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x0005c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x30005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x40005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x50050000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x5005e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x5005f005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0x90000005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0xa0005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0xb0005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r5, 0xc0005005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x00000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x00001006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x0006c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x40006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x50060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x60060000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x6006e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x6006f006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0x90000006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0xa0006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0xb0006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r6, 0xc0006006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x00000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x00001007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x00007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x0007c000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x50070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x70070000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x7007e000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x7007f007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0x90000007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0xa0007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0xb0007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^imm32 r7, 0xc0007007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r0, 0x01230000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r0, 0x01230abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r1, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r2, 0x23456789;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r3, 0x3456789a;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r4, 0x456789ab;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r5, 0x56789abc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r6, 0x6789abcd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^imm32 r7, 0x789abcde;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0x00010001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0xc00f800f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0xc80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r0, 0xf80fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, -1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, -3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, 1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, 3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r1, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0x00020002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0x10001000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0x80f080f0;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0xe00fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0xe40fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r2, 0xfc0fe00f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r3, -2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r3, -4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r3, 2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r3, 4;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r3, 5;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r4, 0x30000003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r0, 0x40000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r0, 0x80000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r1, 0x01111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r1, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r2, 0x22222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r2, 0xa2222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r3, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r3, 0xb3333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r4, 0xc4444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r5, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r5, 0xd5555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r6, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r6, 0xe6666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r7, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^imm32 r7, 0xf7777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r0, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r1, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r2, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r3, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r4, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r5, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r6, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^imm32 r7, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r0, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r1, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r2, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r3, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r4, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r5, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r6, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^imm32 r7, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r0, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r1, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r2, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r3, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r4, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r5, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r6, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^imm32 r7, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r0, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r1, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r2, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r3, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r4, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r5, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r6, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x41111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x42222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x43333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x81111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x82222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x83333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^imm32 r7, 0x84444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r0, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r1, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r2, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r3, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r4, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r5, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r6, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^imm32 r7, 0x00000000;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r0, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r0, 0x11111112;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r0, 0x11111113;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r1, 0x22223331;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r1, 0x22223332;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r1, 0x22223333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r2, 0x44445551;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r2, 0x44445552;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r2, 0x44445553;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r3, 0x66667771;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r3, 0x66667772;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r3, 0x66667773;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r4, 0x88889991;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r4, 0x88889992;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r4, 0x88889993;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r5, 0xaaaabbb1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r5, 0xaaaabbb2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r5, 0xaaaabbb3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r6, 0xccccddd1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r6, 0xccccddd2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r6, 0xccccddd3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r7, 0xeeeefff1;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r7, 0xeeeefff2;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^imm32 r7, 0xeeeefff3;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r1, 0x00020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^imm32 r7, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r1, 0x00020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^imm32 r7, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 b0, 0xdddddddd;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 b1, 0xeeeeeeee;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 b2, 0xffffffff;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 b3, 0x12345678;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 i0, 0x11111111;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 i1, 0x22222222;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 i2, 0x33333333;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 i3, 0x44444444;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 l0, 0x99999999;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 l1, 0xaaaaaaaa;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 l2, 0xbbbbbbbb;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 l3, 0xcccccccc;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 m0, 0x55555555;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 m1, 0x66666666;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 m2, 0x77777777;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^imm32 m3, 0x88888888;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 fp, 0x100e2007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 p1, 0x10082001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 p2, 0x10092002;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 p3, 0x100a2003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 p4, 0x100b2004;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 p5, 0x100c2005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r1, 0x00020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r6, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 r7, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^imm32 sp, 0x100d2006;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 fp, 0x000e000f;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 p1, 0x00020003;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 p2, 0x00040005;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 p3, 0x00060007;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 p4, 0x00080009;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 p5, 0x000a000b;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 r0, 0x00000001;$/;"	l
imm32	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^imm32 sp, 0x000c000d;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r0, 0x20001fff;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r0, 0x30001000;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r0, 0x50004000;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r1, 0x10003000;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r1, 0x1fff2000;$/;"	l
imm32	sim/testsuite/sim/bfin/x1.s	/^imm32 r1, 0x40005000;$/;"	l
imm32s	opcodes/i386-opc.h	/^      unsigned int imm32s:1;$/;"	m	struct:i386_operand_type::__anon69
imm3_str	sim/bfin/bfin-sim.c	314;"	d	file:
imm4	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm4	opcodes/bfin-dis.c	465;"	d	file:
imm4	sim/bfin/bfin-sim.c	315;"	d	file:
imm4flag	opcodes/cr16-dis.c	/^static int imm4flag;$/;"	v	file:
imm5	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm5	opcodes/bfin-dis.c	467;"	d	file:
imm5	sim/bfin/bfin-sim.c	317;"	d	file:
imm5d	opcodes/bfin-dis.c	468;"	d	file:
imm5d	sim/bfin/bfin-sim.c	318;"	d	file:
imm6	include/opcode/cr16.h	/^  imm3, imm4, imm5, imm6, imm16, imm20, imm32,$/;"	e	enum:__anon1328
imm6	opcodes/bfin-dis.c	469;"	d	file:
imm6	sim/bfin/bfin-sim.c	319;"	d	file:
imm64	opcodes/i386-opc.h	/^      unsigned int imm64:1;$/;"	m	struct:i386_operand_type::__anon69
imm7	opcodes/bfin-dis.c	470;"	d	file:
imm7	sim/bfin/bfin-sim.c	320;"	d	file:
imm7_str	sim/bfin/bfin-sim.c	321;"	d	file:
imm7_val	opcodes/bfin-dis.c	479;"	d	file:
imm7d	opcodes/bfin-dis.c	471;"	d	file:
imm7d	sim/bfin/bfin-sim.c	322;"	d	file:
imm8	opcodes/bfin-dis.c	472;"	d	file:
imm8	opcodes/i386-opc.h	/^      unsigned int imm8:1;$/;"	m	struct:i386_operand_type::__anon69
imm8	sim/bfin/bfin-sim.c	323;"	d	file:
imm8s	opcodes/i386-opc.h	/^      unsigned int imm8s:1;$/;"	m	struct:i386_operand_type::__anon69
imm9	gdb/ia64-tdep.c	1324;"	d	file:
imm_arg_type	include/opcode/tic30.h	/^  int imm_arg_type;$/;"	m	struct:_template
imm_enable	sim/microblaze/sim-main.h	/^  ubyte           imm_enable;$/;"	m	struct:microblaze_regset
imm_high	sim/microblaze/sim-main.h	/^  half            imm_high;$/;"	m	struct:microblaze_regset
imm_oprnd_size	include/opcode/cris.h	/^  enum cris_imm_oprnd_size_type imm_oprnd_size;$/;"	m	struct:cris_opcode	typeref:enum:cris_opcode::cris_imm_oprnd_size_type
immed	gdb/arm-tdep.h	/^      unsigned int immed : 1;      \/* Offset is immediate.  *\/$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1654
immed	gdb/arm-tdep.h	/^      unsigned int immed : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1657
immed_t	opcodes/tic4x-dis.c	/^immed_t;$/;"	t	typeref:enum:__anon73	file:
immediate	include/hp-symtab.h	/^  unsigned int immediate:	1;$/;"	m	struct:dnttp_immediate
immediate	include/hp-symtab.h	/^  unsigned int immediate:	1;$/;"	m	struct:dnttp_nonimmediate
immediate	opcodes/msp430-decode.c	/^immediate (int bytes, int sign_extend, LocalData *ld)$/;"	f	file:
immediate	opcodes/rl78-decode.c	/^immediate (int bytes, int sign_extend, LocalData * ld)$/;"	f	file:
immediate	opcodes/rx-decode.c	/^immediate (int sfield, int ex, LocalData * ld)$/;"	f	file:
immediate	opcodes/z8k-dis.c	/^  unsigned long immediate;$/;"	m	struct:__anon72	file:
immediate_inst	opcodes/microblaze-opcm.h	/^  return_inst, immediate_inst, special_inst, memory_load_inst,$/;"	e	enum:microblaze_instr_type
immediate_operand	gdb/gdbserver/linux-aarch64-low.c	/^immediate_operand (uint32_t imm)$/;"	f	file:
immediate_out_of_range	opcodes/v850-opc.c	/^static const char * immediate_out_of_range = N_ ("immediate value is out of range");$/;"	v	file:
immediate_tests	gdb/testsuite/gdb.disasm/hppa.s	/^immediate_tests$/;"	l
immext	opcodes/i386-opc.h	/^  unsigned int immext:1;$/;"	m	struct:i386_opcode_modifier
immval_mask	opcodes/microblaze-opc.h	/^  short immval_mask;$/;"	m	struct:op_code_struct
imp	gdb/objc-lang.c	/^  CORE_ADDR imp;$/;"	m	struct:objc_method	file:
imp_props	sim/common/sim-model.h	/^  const SIM_MACH_IMP_PROPERTIES *imp_props;$/;"	m	struct:__anon634
impfile	bfd/xcofflink.c	/^  const char *impfile;$/;"	m	struct:xcoff_archive_info	file:
implemented	sim/frv/registers.h	/^  char implemented;   \/* 1==register is implemented *\/$/;"	m	struct:__anon225
implicit1stxmm0	opcodes/i386-opc.h	/^  unsigned int implicit1stxmm0:1;$/;"	m	struct:i386_opcode_modifier
implicit_const	bfd/dwarf2.c	/^  bfd_vma implicit_const;$/;"	m	struct:attr_abbrev	file:
implicit_const	gdb/dwarf2read.c	/^      LONGEST implicit_const;$/;"	m	struct:mapped_index_base::index_val::attr	file:
implicit_const	gdb/dwarf2read.c	/^    LONGEST implicit_const;$/;"	m	struct:attr_abbrev	file:
implicitly_written_register	include/opcode/tilegx.h	/^  unsigned char implicitly_written_register;$/;"	m	struct:tilegx_opcode
implicitly_written_register	include/opcode/tilepro.h	/^  unsigned char implicitly_written_register;$/;"	m	struct:tilepro_opcode
implicitquadgroup	opcodes/i386-opc.h	/^  unsigned int implicitquadgroup:1;$/;"	m	struct:i386_opcode_modifier
import_dest	gdb/namespace.h	/^  const char *import_dest;$/;"	m	struct:using_direct
import_file_id	bfd/libcoff-in.h	/^  unsigned int import_file_id;$/;"	m	struct:xcoff_tdata
import_file_id	bfd/libcoff.h	/^  unsigned int import_file_id;$/;"	m	struct:xcoff_tdata
import_loc	include/som/internal.h	/^  unsigned int import_loc;$/;"	m	struct:som_lst_header
import_loc	include/som/lst.h	/^  unsigned char import_loc[4];$/;"	m	struct:som_external_lst_header
import_section_names_xlat	bfd/mach-o-i386.c	/^static const mach_o_section_name_xlat import_section_names_xlat[] =$/;"	v	file:
import_src	gdb/namespace.h	/^  const char *import_src;$/;"	m	struct:using_direct
import_table_size	bfd/coff-mcore.c	/^  long int			import_table_size;$/;"	m	struct:coff_mcore_link_hash_table	file:
import_table_size	bfd/coff-ppc.c	/^long int import_table_size;$/;"	v
imported_library_count	bfd/pef.h	/^  unsigned long imported_library_count;$/;"	m	struct:bfd_pef_loader_header
imported_symbol_count	bfd/pef.h	/^  unsigned long imported_symbol_count;$/;"	m	struct:bfd_pef_imported_library
imported_symtabs	gdb/dwarf2read.h	/^  VEC (dwarf2_per_cu_ptr) *imported_symtabs;$/;"	m	struct:dwarf2_per_cu_data
imports	bfd/xcofflink.c	/^  struct xcoff_import_file *imports;$/;"	m	struct:xcoff_link_hash_table	typeref:struct:xcoff_link_hash_table::xcoff_import_file	file:
imports	include/hp-symtab.h	/^  unsigned int   imports:       1; \/* module have any imports?  *\/$/;"	m	struct:quick_module
imppath	bfd/xcofflink.c	/^  const char *imppath;$/;"	m	struct:xcoff_archive_info	file:
imprecise_interrupt	sim/frv/frv-sim.h	/^  struct frv_interrupt_queue_element *imprecise_interrupt;$/;"	m	struct:frv_interrupt_state	typeref:struct:frv_interrupt_state::frv_interrupt_queue_element
impure_end	gdb/stubs/ia64vms-stub.c	/^  __int64 impure_end;$/;"	m	struct:xfer_vector	file:
impure_start	gdb/stubs/ia64vms-stub.c	/^  __int64 impure_start;$/;"	m	struct:xfer_vector	file:
imr	include/opcode/convex.h	34;"	d
imr	sim/mips/dv-tx3904irc.c	/^  unsigned_4 imr;$/;"	m	struct:tx3904irc	file:
imsk	opcodes/mcore-dis.c	/^static const unsigned short imsk[] = {$/;"	v	file:
in	gdb/testsuite/gdb.fortran/common-block.f90	/^subroutine/;"	s
in	libiberty/cplus-dem.c	/^  const char *const in;$/;"	m	struct:optable	file:
in	sim/mips/sim-main.h	/^  int in;$/;"	m	struct:_pending_write_queue
in	zlib/contrib/blast/blast.c	/^    unsigned char *in;          \/* next input location *\/$/;"	m	struct:state	file:
in	zlib/contrib/inflate86/inffast.S	/^#define in             44  \/* unsigned char* *\/$/;"	d
in	zlib/contrib/masmx64/inffas8664.c	/^\/* 16    8 *\/ unsigned char FAR *in;    \/* esi rsi  local strm->next_in *\/$/;"	m	struct:inffast_ar	file:
in	zlib/contrib/puff/puff.c	/^    const unsigned char *in;    \/* input buffer *\/$/;"	m	struct:state	file:
in	zlib/examples/gun.c	/^local unsigned in(void *in_desc, z_const unsigned char **buf)$/;"	f
in	zlib/examples/zran.c	/^    off_t in;           \/* offset in input file of first full byte *\/$/;"	m	struct:point	file:
in	zlib/gzguts.h	/^    unsigned char *in;      \/* input buffer (double-sized when writing) *\/$/;"	m	struct:__anon985
inA	gdb/testsuite/gdb.cp/namespace.cc	/^  class inA {$/;"	c	namespace:AAA	file:
in_	gdb/testsuite/gdb.dwarf2/dw2-common-block.S	/^in_:$/;"	l
in_ACC40Si	sim/frv/cpu.h	/^    unsigned char in_ACC40Si;$/;"	m	struct:sem_fields::__anon136
in_ACC40Si	sim/frv/cpu.h	/^    unsigned char in_ACC40Si;$/;"	m	struct:sem_fields::__anon146
in_ACC40Si	sim/frv/cpu.h	/^    unsigned char in_ACC40Si;$/;"	m	struct:sem_fields::__anon156
in_ACC40Si	sim/frv/cpu.h	/^    unsigned char in_ACC40Si;$/;"	m	struct:sem_fields::__anon180
in_ACC40Sk	sim/frv/cpu.h	/^    unsigned char in_ACC40Sk;$/;"	m	struct:sem_fields::__anon212
in_ACC40Sk	sim/frv/cpu.h	/^    unsigned char in_ACC40Sk;$/;"	m	struct:sem_fields::__anon220
in_ACC40Uk	sim/frv/cpu.h	/^    unsigned char in_ACC40Uk;$/;"	m	struct:sem_fields::__anon211
in_ACC40Uk	sim/frv/cpu.h	/^    unsigned char in_ACC40Uk;$/;"	m	struct:sem_fields::__anon219
in_ACCGi	sim/frv/cpu.h	/^    unsigned char in_ACCGi;$/;"	m	struct:sem_fields::__anon125
in_ACCGk	sim/frv/cpu.h	/^    unsigned char in_ACCGk;$/;"	m	struct:sem_fields::__anon135
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon159
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon160
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon161
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon162
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon170
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon173
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon174
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon175
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon176
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon179
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon184
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon189
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon190
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon191
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon192
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon193
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon194
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon195
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon196
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon197
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon203
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon204
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon206
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon207
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon208
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon211
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon212
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon213
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon214
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon217
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon218
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon219
in_CCi	sim/frv/cpu.h	/^    unsigned char in_CCi;$/;"	m	struct:sem_fields::__anon220
in_CPRdoublek	sim/frv/cpu.h	/^    unsigned char in_CPRdoublek;$/;"	m	struct:sem_fields::__anon165
in_CPRk	sim/frv/cpu.h	/^    unsigned char in_CPRk;$/;"	m	struct:sem_fields::__anon166
in_CRi	sim/frv/cpu.h	/^    unsigned char in_CRi;$/;"	m	struct:sem_fields::__anon152
in_CRj	sim/frv/cpu.h	/^    unsigned char in_CRj;$/;"	m	struct:sem_fields::__anon152
in_FCCi_2	sim/frv/cpu.h	/^    unsigned char in_FCCi_2;$/;"	m	struct:sem_fields::__anon131
in_FCCi_2	sim/frv/cpu.h	/^    unsigned char in_FCCi_2;$/;"	m	struct:sem_fields::__anon163
in_FCCi_2	sim/frv/cpu.h	/^    unsigned char in_FCCi_2;$/;"	m	struct:sem_fields::__anon185
in_FCCi_2	sim/frv/cpu.h	/^    unsigned char in_FCCi_2;$/;"	m	struct:sem_fields::__anon201
in_FCCi_3	sim/frv/cpu.h	/^    unsigned char in_FCCi_3;$/;"	m	struct:sem_fields::__anon161
in_FRdoublei	sim/frv/cpu.h	/^    unsigned char in_FRdoublei;$/;"	m	struct:sem_fields::__anon149
in_FRdoublei	sim/frv/cpu.h	/^    unsigned char in_FRdoublei;$/;"	m	struct:sem_fields::__anon158
in_FRdoublej	sim/frv/cpu.h	/^    unsigned char in_FRdoublej;$/;"	m	struct:sem_fields::__anon128
in_FRdoublej	sim/frv/cpu.h	/^    unsigned char in_FRdoublej;$/;"	m	struct:sem_fields::__anon149
in_FRdoublej	sim/frv/cpu.h	/^    unsigned char in_FRdoublej;$/;"	m	struct:sem_fields::__anon158
in_FRdoublek	sim/frv/cpu.h	/^    unsigned char in_FRdoublek;$/;"	m	struct:sem_fields::__anon139
in_FRdoublek	sim/frv/cpu.h	/^    unsigned char in_FRdoublek;$/;"	m	struct:sem_fields::__anon158
in_FRdoublek	sim/frv/cpu.h	/^    unsigned char in_FRdoublek;$/;"	m	struct:sem_fields::__anon190
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon174
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon183
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon184
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon200
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon206
in_FRi	sim/frv/cpu.h	/^    unsigned char in_FRi;$/;"	m	struct:sem_fields::__anon210
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon135
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon147
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon157
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon173
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon182
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon198
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon199
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon205
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon208
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon211
in_FRinti	sim/frv/cpu.h	/^    unsigned char in_FRinti;$/;"	m	struct:sem_fields::__anon212
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon155
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon209
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon215
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon216
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon218
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon219
in_FRintieven	sim/frv/cpu.h	/^    unsigned char in_FRintieven;$/;"	m	struct:sem_fields::__anon220
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon129
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon146
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon151
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon157
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon160
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon173
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon181
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon198
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon208
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon211
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon212
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon214
in_FRintj	sim/frv/cpu.h	/^    unsigned char in_FRintj;$/;"	m	struct:sem_fields::__anon217
in_FRintjeven	sim/frv/cpu.h	/^    unsigned char in_FRintjeven;$/;"	m	struct:sem_fields::__anon213
in_FRintjeven	sim/frv/cpu.h	/^    unsigned char in_FRintjeven;$/;"	m	struct:sem_fields::__anon215
in_FRintjeven	sim/frv/cpu.h	/^    unsigned char in_FRintjeven;$/;"	m	struct:sem_fields::__anon218
in_FRintjeven	sim/frv/cpu.h	/^    unsigned char in_FRintjeven;$/;"	m	struct:sem_fields::__anon219
in_FRintjeven	sim/frv/cpu.h	/^    unsigned char in_FRintjeven;$/;"	m	struct:sem_fields::__anon220
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon141
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon148
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon169
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon175
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon181
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon182
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon187
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon192
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon199
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon213
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon216
in_FRintk	sim/frv/cpu.h	/^    unsigned char in_FRintk;$/;"	m	struct:sem_fields::__anon217
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon205
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon207
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon209
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon214
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon215
in_FRintkeven	sim/frv/cpu.h	/^    unsigned char in_FRintkeven;$/;"	m	struct:sem_fields::__anon218
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon150
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon159
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon174
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon183
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon184
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon200
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon206
in_FRj	sim/frv/cpu.h	/^    unsigned char in_FRj;$/;"	m	struct:sem_fields::__anon210
in_FRk	sim/frv/cpu.h	/^    unsigned char in_FRk;$/;"	m	struct:sem_fields::__anon184
in_FRk	sim/frv/cpu.h	/^    unsigned char in_FRk;$/;"	m	struct:sem_fields::__anon200
in_FRkhi	sim/frv/cpu.h	/^    unsigned char in_FRkhi;$/;"	m	struct:sem_fields::__anon126
in_FRklo	sim/frv/cpu.h	/^    unsigned char in_FRklo;$/;"	m	struct:sem_fields::__anon127
in_GRdoublek	sim/frv/cpu.h	/^    unsigned char in_GRdoublek;$/;"	m	struct:sem_fields::__anon140
in_GRdoublek	sim/frv/cpu.h	/^    unsigned char in_GRdoublek;$/;"	m	struct:sem_fields::__anon191
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon130
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon137
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon138
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon139
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon140
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon141
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon142
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon143
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon144
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon153
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon154
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon165
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon166
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon167
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon168
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon170
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon171
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon172
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon177
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon178
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon185
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon186
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon189
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon190
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon191
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon192
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon193
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon194
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon195
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon196
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon197
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon201
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon202
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon203
in_GRi	sim/frv/cpu.h	/^    unsigned char in_GRi;$/;"	m	struct:sem_fields::__anon204
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon134
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon137
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon138
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon145
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon154
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon165
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon166
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon167
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon168
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon170
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon176
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon177
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon178
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon188
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon189
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon190
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon191
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon192
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon193
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon194
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon195
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon196
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon197
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon201
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon202
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon203
in_GRj	sim/frv/cpu.h	/^    unsigned char in_GRj;$/;"	m	struct:sem_fields::__anon204
in_GRk	sim/frv/cpu.h	/^    unsigned char in_GRk;$/;"	m	struct:sem_fields::__anon153
in_GRk	sim/frv/cpu.h	/^    unsigned char in_GRk;$/;"	m	struct:sem_fields::__anon189
in_GRk	sim/frv/cpu.h	/^    unsigned char in_GRk;$/;"	m	struct:sem_fields::__anon193
in_ICCi_1	sim/frv/cpu.h	/^    unsigned char in_ICCi_1;$/;"	m	struct:sem_fields::__anon171
in_ICCi_1	sim/frv/cpu.h	/^    unsigned char in_ICCi_1;$/;"	m	struct:sem_fields::__anon172
in_ICCi_1	sim/frv/cpu.h	/^    unsigned char in_ICCi_1;$/;"	m	struct:sem_fields::__anon177
in_ICCi_1	sim/frv/cpu.h	/^    unsigned char in_ICCi_1;$/;"	m	struct:sem_fields::__anon178
in_ICCi_2	sim/frv/cpu.h	/^    unsigned char in_ICCi_2;$/;"	m	struct:sem_fields::__anon132
in_ICCi_2	sim/frv/cpu.h	/^    unsigned char in_ICCi_2;$/;"	m	struct:sem_fields::__anon164
in_ICCi_2	sim/frv/cpu.h	/^    unsigned char in_ICCi_2;$/;"	m	struct:sem_fields::__anon186
in_ICCi_2	sim/frv/cpu.h	/^    unsigned char in_ICCi_2;$/;"	m	struct:sem_fields::__anon202
in_ICCi_3	sim/frv/cpu.h	/^    unsigned char in_ICCi_3;$/;"	m	struct:sem_fields::__anon162
in_IT_block	sim/arm/thumbemu.c	/^in_IT_block (void)$/;"	f	file:
in_Ps	sim/cris/cpuv10.h	/^    unsigned char in_Ps;$/;"	m	struct:sem_fields::__anon761
in_Ps	sim/cris/cpuv10.h	/^    unsigned char in_Ps;$/;"	m	struct:sem_fields::__anon765
in_Ps	sim/cris/cpuv32.h	/^    unsigned char in_Ps;$/;"	m	struct:sem_fields::__anon720
in_Ps	sim/cris/cpuv32.h	/^    unsigned char in_Ps;$/;"	m	struct:sem_fields::__anon722
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon749
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon753
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon754
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon755
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon756
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon757
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon758
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon759
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon760
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon762
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon763
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon764
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon767
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon768
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon769
in_Rd	sim/cris/cpuv10.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon770
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon705
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon711
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon712
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon713
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon714
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon715
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon716
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon717
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon718
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon719
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon721
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon725
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon726
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon727
in_Rd	sim/cris/cpuv32.h	/^    unsigned char in_Rd;$/;"	m	struct:sem_fields::__anon728
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon763
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon764
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon765
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon766
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon767
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon768
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon769
in_Rs	sim/cris/cpuv10.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon770
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon720
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon721
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon722
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon723
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon724
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon725
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon726
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon727
in_Rs	sim/cris/cpuv32.h	/^    unsigned char in_Rs;$/;"	m	struct:sem_fields::__anon728
in_delay_slot	sim/sh/interp.c	/^static int in_delay_slot = 0;$/;"	v	file:
in_dr	sim/m32r/cpu.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon367
in_dr	sim/m32r/cpu.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon368
in_dr	sim/m32r/cpu.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon375
in_dr	sim/m32r/cpu2.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon267
in_dr	sim/m32r/cpu2.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon268
in_dr	sim/m32r/cpu2.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon276
in_dr	sim/m32r/cpux.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon397
in_dr	sim/m32r/cpux.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon398
in_dr	sim/m32r/cpux.h	/^    unsigned char in_dr;$/;"	m	struct:sem_fields::__anon406
in_dynsym_resolve_code	gdb/solist.h	/^    int (*in_dynsym_resolve_code) (CORE_ADDR pc);$/;"	m	struct:target_so_ops
in_from_inferior_fd	readline/examples/rlfe/rlfe.c	/^static int in_from_inferior_fd;$/;"	v	file:
in_func	zlib/zconf.h	151;"	d
in_func	zlib/zlib.h	/^typedef unsigned (*in_func) OF((void FAR *,$/;"	t
in_g_packet	gdb/remote.c	/^  int in_g_packet; \/* Always part of G packet.  *\/$/;"	m	struct:packet_reg	file:
in_gdb	sim/m32c/reg.c	/^int in_gdb = 1;$/;"	v
in_gnu_ifunc_stub	gdb/minsyms.c	/^in_gnu_ifunc_stub (CORE_ADDR pc)$/;"	f
in_got_link_next	bfd/elf64-alpha.c	/^  bfd *in_got_link_next;$/;"	m	struct:alpha_elf_obj_tdata	file:
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_1;$/;"	m	struct:sem_fields::__anon156
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_1;$/;"	m	struct:sem_fields::__anon180
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_2	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_2;$/;"	m	struct:sem_fields::__anon180
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_3	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Si_3;$/;"	m	struct:sem_fields::__anon180
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1;$/;"	m	struct:sem_fields::__anon212
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1;$/;"	m	struct:sem_fields::__anon220
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2;$/;"	m	struct:sem_fields::__anon220
in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3	sim/frv/cpu.h	/^    unsigned char in_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3;$/;"	m	struct:sem_fields::__anon220
in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1;$/;"	m	struct:sem_fields::__anon211
in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1	sim/frv/cpu.h	/^    unsigned char in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1;$/;"	m	struct:sem_fields::__anon219
in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_2	sim/frv/cpu.h	/^    unsigned char in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_2;$/;"	m	struct:sem_fields::__anon219
in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_3	sim/frv/cpu.h	/^    unsigned char in_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_3;$/;"	m	struct:sem_fields::__anon219
in_h_fr_0_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_0_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon214
in_h_fr_0_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_0_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon217
in_h_fr_1_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_1_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon214
in_h_fr_1_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_1_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon217
in_h_fr_2_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_2_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon214
in_h_fr_2_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_2_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon217
in_h_fr_3_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_3_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon214
in_h_fr_3_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_3_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon217
in_h_fr_SF_add__INT_index_of__INT_FRi_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_1;$/;"	m	struct:sem_fields::__anon183
in_h_fr_SF_add__INT_index_of__INT_FRi_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_1;$/;"	m	struct:sem_fields::__anon200
in_h_fr_SF_add__INT_index_of__INT_FRi_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_1;$/;"	m	struct:sem_fields::__anon206
in_h_fr_SF_add__INT_index_of__INT_FRi_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_1;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRi_2	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_2;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRi_3	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRi_3;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_1;$/;"	m	struct:sem_fields::__anon150
in_h_fr_SF_add__INT_index_of__INT_FRj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_1;$/;"	m	struct:sem_fields::__anon183
in_h_fr_SF_add__INT_index_of__INT_FRj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_1;$/;"	m	struct:sem_fields::__anon200
in_h_fr_SF_add__INT_index_of__INT_FRj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_1;$/;"	m	struct:sem_fields::__anon206
in_h_fr_SF_add__INT_index_of__INT_FRj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_1;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRj_2	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_2;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRj_3	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRj_3;$/;"	m	struct:sem_fields::__anon210
in_h_fr_SF_add__INT_index_of__INT_FRk_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_SF_add__INT_index_of__INT_FRk_1;$/;"	m	struct:sem_fields::__anon200
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon179
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon182
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon198
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon199
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon205
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon207
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon208
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon211
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon212
in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRinti_1;$/;"	m	struct:sem_fields::__anon182
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon209
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon216
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon218
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon219
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon220
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon209
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon216
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon218
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon219
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon220
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon181
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon198
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon208
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon211
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon212
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon213
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon218
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon219
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon220
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon213
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon218
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon219
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon220
in_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon169
in_h_fr_int_USI_add__INT_index_of__INT_FRinti_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRinti_1;$/;"	m	struct:sem_fields::__anon147
in_h_fr_int_USI_add__INT_index_of__INT_FRinti_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRinti_1;$/;"	m	struct:sem_fields::__anon157
in_h_fr_int_USI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon155
in_h_fr_int_USI_add__INT_index_of__INT_FRintj_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintj_1;$/;"	m	struct:sem_fields::__anon151
in_h_fr_int_USI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon175
in_h_fr_int_USI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon187
in_h_fr_int_USI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon187
in_h_fr_int_USI_add__INT_index_of__INT_FRintk_3	sim/frv/cpu.h	/^    unsigned char in_h_fr_int_USI_add__INT_index_of__INT_FRintk_3;$/;"	m	struct:sem_fields::__anon187
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon179
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon198
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon199
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon205
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon207
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon208
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon211
in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRinti_0;$/;"	m	struct:sem_fields::__anon212
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon209
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon215
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon216
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon218
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon219
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_0;$/;"	m	struct:sem_fields::__anon220
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon209
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon215
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon216
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon218
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon219
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintieven_1;$/;"	m	struct:sem_fields::__anon220
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon181
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon198
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon208
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon211
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintj_0;$/;"	m	struct:sem_fields::__anon212
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon213
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon215
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon218
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon219
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_0;$/;"	m	struct:sem_fields::__anon220
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon213
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon215
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon218
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon219
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintjeven_1;$/;"	m	struct:sem_fields::__anon220
in_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char in_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon169
in_h_gr_SI_0	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_0;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_0	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_0;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_1	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_1;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_1	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_1;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_10	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_10;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_10	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_10;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_11	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_11;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_11	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_11;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_12	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_12;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_12	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_12;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_13	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_13;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_13	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_13;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_14	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon748
in_h_gr_SI_14	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_14	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_15	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_15;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_15	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_15;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_2	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_2;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_2	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_2;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_3	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_3;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_3	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_3;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_4	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_4;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_4	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_4;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_5	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_5;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_5	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_5;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_6	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_6;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_6	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_6;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_7	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_7;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_7	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_7;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_8	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_8;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_8	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_8;$/;"	m	struct:sem_fields::__anon728
in_h_gr_SI_9	sim/cris/cpuv10.h	/^    unsigned char in_h_gr_SI_9;$/;"	m	struct:sem_fields::__anon770
in_h_gr_SI_9	sim/cris/cpuv32.h	/^    unsigned char in_h_gr_SI_9;$/;"	m	struct:sem_fields::__anon728
in_h_gr_USI_add__INT_index_of__INT_GRj_1	sim/frv/cpu.h	/^    unsigned char in_h_gr_USI_add__INT_index_of__INT_GRj_1;$/;"	m	struct:sem_fields::__anon176
in_h_gr_USI_add__INT_index_of__INT_GRj_1	sim/frv/cpu.h	/^    unsigned char in_h_gr_USI_add__INT_index_of__INT_GRj_1;$/;"	m	struct:sem_fields::__anon188
in_h_gr_USI_add__INT_index_of__INT_GRj_2	sim/frv/cpu.h	/^    unsigned char in_h_gr_USI_add__INT_index_of__INT_GRj_2;$/;"	m	struct:sem_fields::__anon188
in_h_gr_USI_add__INT_index_of__INT_GRj_3	sim/frv/cpu.h	/^    unsigned char in_h_gr_USI_add__INT_index_of__INT_GRj_3;$/;"	m	struct:sem_fields::__anon188
in_h_iacc0_DI_0	sim/frv/cpu.h	/^    unsigned char in_h_iacc0_DI_0;$/;"	m	struct:sem_fields::__anon145
in_h_iacc0_DI_0	sim/frv/cpu.h	/^    unsigned char in_h_iacc0_DI_0;$/;"	m	struct:sem_fields::__anon154
in_h_iccr_UQI_and__INT_index_of__INT_CCi_3	sim/frv/cpu.h	/^    unsigned char in_h_iccr_UQI_and__INT_index_of__INT_CCi_3;$/;"	m	struct:sem_fields::__anon203
in_h_iccr_UQI_and__INT_index_of__INT_CCi_3	sim/frv/cpu.h	/^    unsigned char in_h_iccr_UQI_and__INT_index_of__INT_CCi_3;$/;"	m	struct:sem_fields::__anon204
in_h_spr_USI_272	sim/frv/cpu.h	/^    unsigned short in_h_spr_USI_272;$/;"	m	struct:sem_fields::__anon163
in_h_spr_USI_272	sim/frv/cpu.h	/^    unsigned short in_h_spr_USI_272;$/;"	m	struct:sem_fields::__anon164
in_h_spr_USI_273	sim/frv/cpu.h	/^    unsigned short in_h_spr_USI_273;$/;"	m	struct:sem_fields::__anon163
in_h_spr_USI_273	sim/frv/cpu.h	/^    unsigned short in_h_spr_USI_273;$/;"	m	struct:sem_fields::__anon164
in_h_sr_SI_13	sim/cris/cpuv32.h	/^    unsigned char in_h_sr_SI_13;$/;"	m	struct:sem_fields::__anon704
in_handler	readline/callback.c	/^static int in_handler;		\/* terminal_prepped and signals set? *\/$/;"	v	file:
in_iclass	opcodes/ia64-gen.c	/^in_iclass (struct ia64_opcode *idesc, struct iclass *ic,$/;"	f	file:
in_iclass_mov_x	opcodes/ia64-gen.c	/^in_iclass_mov_x (struct ia64_opcode *idesc, struct iclass *ic,$/;"	f	file:
in_implib_bfd	bfd/bfd-in.h	/^  bfd *in_implib_bfd;$/;"	m	struct:elf32_arm_params
in_implib_bfd	bfd/bfd-in2.h	/^  bfd *in_implib_bfd;$/;"	m	struct:elf32_arm_params
in_implib_bfd	bfd/elf32-arm.c	/^  bfd *in_implib_bfd;$/;"	m	struct:elf32_arm_link_hash_table	file:
in_inclusive_range	gdb/common/common-utils.h	/^in_inclusive_range (T value, T low, T high)$/;"	f
in_indirect_branch_thunk	gdb/gdbarch.c	/^  gdbarch_in_indirect_branch_thunk_ftype *in_indirect_branch_thunk;$/;"	m	struct:gdbarch	file:
in_infcall	gdb/gdbthread.h	/^  int in_infcall;$/;"	m	struct:thread_control_state
in_mips_stubs_section	gdb/mips-tdep.h	/^in_mips_stubs_section (CORE_ADDR pc)$/;"	f
in_nmi	gdb/stubs/sh-stub.c	/^char in_nmi;   \/* Set when handling an NMI, so we don't reenter *\/$/;"	v
in_opened_file_inzip	zlib/contrib/minizip/zip.c	/^    int  in_opened_file_inzip;  \/* 1 if a file in the zip is currently writ.*\/$/;"	m	struct:__anon992	file:
in_place	gdb/unittests/optional/in_place.cc	/^namespace in_place {$/;"	n	file:
in_place_t	gdb/common/gdb_optional.h	/^struct in_place_t$/;"	s	namespace:gdb
in_plt_section	gdb/objfiles.h	/^in_plt_section (CORE_ADDR pc)$/;"	f
in_process	gdb/dwarf2read.c	/^    unsigned char in_process : 1;$/;"	m	struct:die_info	file:
in_process_agent_supports_ust	gdb/gdbserver/tracepoint.c	/^in_process_agent_supports_ust (void)$/;"	f	file:
in_progress	gdb/ser-mingw.c	/^  int in_progress;$/;"	m	struct:ser_windows_state	file:
in_queued_stop_replies	gdb/gdbserver/server.c	/^in_queued_stop_replies (ptid_t ptid)$/;"	f
in_r	zlib/contrib/inflate86/inffast.S	/^#define in_r       %esi$/;"	d
in_r	zlib/contrib/inflate86/inffast.S	/^#define in_r %esi$/;"	d
in_range	gdb/cli/cli-utils.h	/^  bool in_range () const$/;"	f	class:number_or_range_parser
in_readonly_region	gdb/gdbserver/tracepoint.c	/^in_readonly_region (CORE_ADDR addr, ULONGEST length)$/;"	f
in_reg	gdb/riscv-tdep.c	/^       in_reg,$/;"	e	enum:riscv_arg_info::location::location_type	file:
in_reloc_p	bfd/coff-arm.c	/^in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
in_reloc_p	bfd/coff-i386.c	/^static bfd_boolean in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
in_reloc_p	bfd/coff-ia64.c	/^in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
in_reloc_p	bfd/coff-mcore.c	/^in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED, reloc_howto_type * howto)$/;"	f	file:
in_reloc_p	bfd/coff-ppc.c	/^in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
in_reloc_p	bfd/coff-sh.c	/^in_reloc_p (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
in_reloc_p	bfd/coff-x86_64.c	/^in_reloc_p (bfd *abfd ATTRIBUTE_UNUSED, reloc_howto_type *howto)$/;"	f	file:
in_reloc_p	bfd/libcoff-in.h	/^  bfd_boolean (*in_reloc_p) (bfd *, reloc_howto_type *);$/;"	m	struct:pe_tdata
in_reloc_p	bfd/libcoff.h	/^  bfd_boolean (*in_reloc_p) (bfd *, reloc_howto_type *);$/;"	m	struct:pe_tdata
in_service	sim/ppc/hw_opic.c	/^  unsigned in_service;$/;"	m	struct:_opic_interrupt_source	file:
in_service_interrupt	sim/ppc/hw_opic.c	/^  in_service_interrupt,$/;"	e	enum:__anon915	file:
in_solib_call_trampoline	gdb/hppa-tdep.h	/^  int (*in_solib_call_trampoline) (struct gdbarch *gdbarch, CORE_ADDR pc);$/;"	m	struct:gdbarch_tdep
in_solib_dynsym_resolve_code	gdb/solib.c	/^in_solib_dynsym_resolve_code (CORE_ADDR pc)$/;"	f
in_solib_return_trampoline	gdb/gdbarch.c	/^  gdbarch_in_solib_return_trampoline_ftype *in_solib_return_trampoline;$/;"	m	struct:gdbarch	file:
in_spr	sim/frv/cpu.h	/^    unsigned short in_spr;$/;"	m	struct:sem_fields::__anon133
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon365
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon366
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon371
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon373
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon374
in_sr	sim/m32r/cpu.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon375
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon265
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon266
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon272
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon274
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon275
in_sr	sim/m32r/cpu2.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon276
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon395
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon396
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon402
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon404
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon405
in_sr	sim/m32r/cpux.h	/^    unsigned char in_sr;$/;"	m	struct:sem_fields::__anon406
in_src1	sim/m32r/cpu.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon369
in_src1	sim/m32r/cpu.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon370
in_src1	sim/m32r/cpu.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon372
in_src1	sim/m32r/cpu2.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon262
in_src1	sim/m32r/cpu2.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon269
in_src1	sim/m32r/cpu2.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon270
in_src1	sim/m32r/cpu2.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon271
in_src1	sim/m32r/cpu2.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon273
in_src1	sim/m32r/cpux.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon392
in_src1	sim/m32r/cpux.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon399
in_src1	sim/m32r/cpux.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon400
in_src1	sim/m32r/cpux.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon401
in_src1	sim/m32r/cpux.h	/^    unsigned char in_src1;$/;"	m	struct:sem_fields::__anon403
in_src2	sim/m32r/cpu.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon369
in_src2	sim/m32r/cpu.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon370
in_src2	sim/m32r/cpu.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon372
in_src2	sim/m32r/cpu2.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon269
in_src2	sim/m32r/cpu2.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon270
in_src2	sim/m32r/cpu2.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon271
in_src2	sim/m32r/cpu2.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon273
in_src2	sim/m32r/cpux.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon399
in_src2	sim/m32r/cpux.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon400
in_src2	sim/m32r/cpux.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon401
in_src2	sim/m32r/cpux.h	/^    unsigned char in_src2;$/;"	m	struct:sem_fields::__anon403
in_stack_memory	gdb/dwarf2expr.h	/^      bool in_stack_memory;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1703
in_stack_memory	gdb/dwarf2expr.h	/^  bool in_stack_memory;$/;"	m	struct:dwarf_stack_value
in_star_range	gdb/tid-parse.c	/^tid_range_parser::in_star_range () const$/;"	f	class:tid_range_parser
in_target_beneath	gdb/record-full.c	/^  bool in_target_beneath;$/;"	m	struct:record_full_breakpoint	file:
in_thread_list	gdb/thread.c	/^in_thread_list (ptid_t ptid)$/;"	f
inaccessible_by_default	gdb/memattr.c	/^static int inaccessible_by_default = 1;$/;"	v	file:
inb	gdb/ser-go32.c	236;"	d	file:
inbuf	zlib/examples/gun.c	/^    unsigned char *inbuf;$/;"	m	struct:ind	file:
inbuf	zlib/examples/gun.c	/^unsigned char inbuf[SIZE];              \/* input buffer *\/$/;"	v
inc	gdb/testsuite/gdb.base/step-indirect-call-thunk.c	/^inc (int x)$/;"	f	file:
inc	gdb/testsuite/gdb.btrace/function_call_history.c	/^inc (int i)$/;"	f
inc	gdb/testsuite/gdb.disasm/mn10300.s	/^	inc d1$/;"	d
inc	gdb/testsuite/gdb.reverse/step-indirect-call-thunk.c	/^inc (int x)$/;"	f	file:
inc	sim/h8300/writecode.c	/^inc ()$/;"	f	file:
inc_b	sim/testsuite/sim/h8300/inc.s	/^inc_b:$/;"	l
inc_count	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    def inc_count (cls):$/;"	m	class:TestUnwinder
inc_dec_adds_subs_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^inc_dec_adds_subs_tests:$/;"	l
inc_dec_tests	gdb/testsuite/gdb.reverse/i386-reverse.c	/^inc_dec_tests (void)$/;"	f
inc_l_1	sim/testsuite/sim/h8300/inc.s	/^inc_l_1:$/;"	l
inc_l_2	sim/testsuite/sim/h8300/inc.s	/^inc_l_2:$/;"	l
inc_ref_fast_tracepoint_jump	gdb/gdbserver/mem-break.c	/^inc_ref_fast_tracepoint_jump (struct fast_tracepoint_jump *jp)$/;"	f
inc_w_1	sim/testsuite/sim/h8300/inc.s	/^inc_w_1:$/;"	l
inc_w_2	sim/testsuite/sim/h8300/inc.s	/^inc_w_2:$/;"	l
inclDepth	gdb/xcoffread.c	/^static int inclDepth;		\/* nested include depth *\/$/;"	v	file:
inclIndx	gdb/xcoffread.c	/^static int inclIndx;		\/* last entry to table *\/$/;"	v	file:
inclLength	gdb/xcoffread.c	/^static int inclLength;		\/* table length *\/$/;"	v	file:
inclTable	gdb/xcoffread.c	/^static InclTable *inclTable;	\/* global include table *\/$/;"	v	file:
include	include/opcode/loongarch.h	/^  const int *include;$/;"	m	struct:loongarch_ase
include	include/opcode/loongarch.h	/^  const int *include;$/;"	m	struct:loongarch_opcode
include	sim/igen/igen.h	/^  table_include *include;$/;"	m	struct:_igen_options
include	sim/testsuite/sim/bfin/test.h	53;"	d
include_depth	gdb/xml-support.c	/^  int include_depth;$/;"	m	struct:xinclude_parsing_data	file:
include_dir	gdb/dwarf2read.c	/^file_entry::include_dir (const line_header *lh) const$/;"	f	class:file_entry
include_dir_at	gdb/dwarf2read.c	/^  const char *include_dir_at (dir_index index) const$/;"	f	struct:line_header
include_dirs	gdb/dwarf2read.c	/^  std::vector<const char *> include_dirs;$/;"	m	class:line_header::std	file:
include_filename_field	sim/igen/ld-insn.h	/^  include_filename_field = 4,$/;"	e	enum:__anon567
include_flags	sim/ppc/ld-insn.h	/^  include_flags = insn_flags,$/;"	e	enum:__anon946
include_isa_bit	include/opcode/mips.h	/^  unsigned int include_isa_bit : 1;$/;"	m	struct:mips_pcrel_operand
include_path	sim/ppc/ld-insn.h	/^  include_path = insn_name,$/;"	e	enum:__anon946
include_record	sim/igen/ld-insn.c	/^  include_record,$/;"	e	enum:__anon591	file:
included_at_line	gdb/macrotab.h	/^  int included_at_line;$/;"	m	struct:macro_source_file
included_bfds	gdb/gdb_bfd.c	/^  std::vector<gdb_bfd_ref_ptr> included_bfds;$/;"	m	struct:gdb_bfd_data	file:
included_by	gdb/macrotab.h	/^  struct macro_source_file *included_by;$/;"	m	struct:macro_source_file	typeref:struct:macro_source_file::macro_source_file
includefile	gdb/testsuite/gdb.cp/filename.cc	/^  int includefile[1];$/;"	m	class:C	file:
includefile	gdb/testsuite/gdb.cp/filename.cc	/^int D::includefile() {$/;"	f	class:D
includes	bfd/aoutx.h	/^  struct aout_link_includes_table includes;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::aout_link_includes_table
includes	bfd/bfd-in.h	/^  struct bfd_hash_table includes;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_hash_table
includes	bfd/bfd-in2.h	/^  struct bfd_hash_table includes;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_hash_table
includes	bfd/pdp11.c	/^  struct aout_link_includes_table includes;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::aout_link_includes_table	file:
includes	gdb/macrotab.h	/^  struct macro_source_file *includes;$/;"	m	struct:macro_source_file	typeref:struct:macro_source_file::macro_source_file
includes	gdb/symtab.h	/^  struct compunit_symtab **includes;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::compunit_symtab
includes_filehdr	include/elf/internal.h	/^  unsigned int includes_filehdr : 1;$/;"	m	struct:elf_segment_map
includes_phdrs	include/elf/internal.h	/^  unsigned int includes_phdrs : 1;$/;"	m	struct:elf_segment_map
inclusion_depth	gdb/macrotab.c	/^inclusion_depth (struct macro_source_file *file)$/;"	f	file:
incnt	zlib/contrib/puff/puff.c	/^    unsigned long incnt;        \/* bytes read so far *\/$/;"	m	struct:state	file:
incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^  struct_in_ns2_incomplete_scope_colon_test::incomplete_scope_colon_test ()$/;"	f	class:ns2_incomplete_scope_colon_test::struct_in_ns2_incomplete_scope_colon_test
incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^  void incomplete_scope_colon_test () {}$/;"	f	namespace:ns_incomplete_scope_colon_test
incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^struct_incomplete_scope_colon_test::incomplete_scope_colon_test ()$/;"	f	class:struct_incomplete_scope_colon_test
incr	gdb/testsuite/gdb.base/func-ptrs.c	/^incr (int i)$/;"	f
incr_a	gdb/testsuite/gdb.mi/mi-var-child.c	/^void incr_a (char a)$/;"	f
incr_a	gdb/testsuite/gdb.mi/var-cmd.c	/^void incr_a (char a)$/;"	f
incr_sec_num	readline/doc/texi2html	/^sub incr_sec_num {$/;"	s
incr_thread_count	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^incr_thread_count (void)$/;"	f
incr_thread_count	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^incr_thread_count (void)$/;"	f
incr_thread_count	gdb/testsuite/gdb.threads/queue-signal.c	/^incr_thread_count (void)$/;"	f	file:
increase	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^void increase (int *a)$/;"	f
increase_1	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^int increase_1 (int *a)$/;"	f
increase_ACC_busy	sim/frv/profile.c	/^increase_ACC_busy (SIM_CPU *cpu, INT out_ACC, int cycles)$/;"	f
increase_FR_busy	sim/frv/profile.c	/^increase_FR_busy (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
increase_expout_size	gdb/parse.c	/^increase_expout_size (struct parser_state *ps, size_t lenelt)$/;"	f
incref	gdb/common/refcounted-object.h	/^  static void incref (refcounted_object *ptr)$/;"	f	struct:refcounted_object_ref_policy
incref	gdb/common/refcounted-object.h	/^  void incref ()$/;"	f	class:refcounted_object
incref	gdb/gdb_bfd.h	/^  static void incref (struct bfd *abfd)$/;"	f	struct:gdb_bfd_ref_policy
incref	gdb/python/py-ref.h	/^  static void incref (T *ptr)$/;"	f	struct:gdbpy_ref_policy
incref	gdb/value.h	/^  static void incref (struct value *ptr)$/;"	f	struct:value_ref_policy
incref_bp_location	gdb/breakpoint.c	/^incref_bp_location (struct bp_location *bl)$/;"	f	file:
increment	gdb/arm-tdep.h	/^      unsigned int increment : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
increment	gdb/testsuite/gdb.base/bp-cmds-execution-x-script.c	/^increment (int i)$/;"	f
increment	gdb/testsuite/gdb.base/restore.c	/^increment (int n)$/;"	f
increment	sim/testsuite/sim/ft32/basic.s	/^increment:$/;"	l
increment_reading_symtab	gdb/symfile.c	/^increment_reading_symtab (void)$/;"	f
ind	bfd/ppcboot.c	/^  bfd_byte	ind;$/;"	m	struct:ppcboot_location	file:
ind	libiberty/xatexit.c	/^	int	ind;			\/* next index in this table *\/$/;"	m	struct:xatexit	file:
ind	opcodes/opc2c.c	/^    struct Indirect * ind;$/;"	m	union:Indirect::__anon22	typeref:struct:Indirect::__anon22::Indirect	file:
ind	sim/m32c/opc2c.c	/^    struct Indirect *ind;$/;"	m	union:Indirect::__anon532	typeref:struct:Indirect::__anon532::Indirect	file:
ind	sim/ppc/pk_disklabel.c	/^  unsigned8 ind;$/;"	m	struct:ppcboot_location	file:
ind	zlib/examples/gun.c	/^struct ind {$/;"	s	file:
ind_addr_type	include/opcode/tic30.h	/^} ind_addr_type;$/;"	t	typeref:struct:__anon1284
indent	bfd/doc/chew.c	/^indent ()$/;"	f	file:
indent	sim/igen/lf.c	/^  int indent;$/;"	m	struct:_lf	file:
indent	sim/ppc/lf.c	/^  int indent;$/;"	m	struct:_lf	file:
indent_level	sim/m68hc11/gencode.c	/^static int indent_level = 2;$/;"	v	file:
indented_print	opcodes/aarch64-gen.c	/^indented_print (unsigned int indent, const char *format, ...)$/;"	f	file:
index	bfd/bfd-in2.h	/^  unsigned int index;$/;"	m	struct:bfd_section
index	bfd/elf-eh-frame.c	/^      unsigned int index;$/;"	m	struct:cie::__anon1121::__anon1122	file:
index	bfd/elf-strtab.c	/^    bfd_size_type index;$/;"	m	union:elf_strtab_hash_entry::__anon1166	file:
index	bfd/elf32-arm.c	/^  unsigned int index;$/;"	m	struct:arm_unwind_table_edit	file:
index	bfd/elf32-tic6x.c	/^  unsigned int index;$/;"	m	struct:tic6x_unwind_table_edit	file:
index	bfd/hash.c	/^  bfd_size_type index;$/;"	m	struct:strtab_hash_entry	file:
index	bfd/merge.c	/^    bfd_size_type index;$/;"	m	union:sec_merge_hash_entry::__anon1123	file:
index	bfd/som.h	/^  int index;$/;"	m	struct:som_symbol
index	gdb/arch/aarch64-insn.h	/^  int32_t index;$/;"	m	struct:aarch64_memory_operand
index	gdb/arm-linux-nat.c	/^  int index;$/;"	m	struct:update_registers_data	file:
index	gdb/btrace.h	/^  unsigned int index;$/;"	m	struct:btrace_call_iterator
index	gdb/coff-pe-read.c	/^  unsigned int index;		\/* BFD section number.  *\/$/;"	m	struct:read_pe_section_data	file:
index	gdb/dictionary.h	/^  int index;$/;"	m	struct:dict_iterator
index	gdb/dwarf2read.c	/^  int index;$/;"	m	struct:delayed_method_info	file:
index	gdb/gdbarch.c	/^  unsigned index;$/;"	m	struct:gdbarch_data	file:
index	gdb/mi/mi-getopt.h	/^    int index;$/;"	m	struct:mi_opt
index	gdb/minidebug.c	/^  lzma_index *index;$/;"	m	struct:gdb_lzma_stream	file:
index	gdb/registry.h	/^  unsigned index;$/;"	m	struct:registry_data
index	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^  integer index$/;"	v	program:TestNestedFuncs
index	gdb/varobj.h	/^  int index = -1;$/;"	m	struct:varobj
index	include/coff/sym.h	/^	unsigned	index : 20; \/* index int sym\/aux\/iss tables *\/$/;"	m	struct:__anon1569
index	include/coff/sym.h	/^	unsigned index : 20;	\/* index into sym\/aux table *\/$/;"	m	struct:__anon1567
index	include/coff/sym.h	/^	unsigned long	index; 	\/* index int sym\/aux\/iss tables *\/$/;"	m	struct:__anon1570
index	include/hp-symtab.h	/^  int           index;$/;"	m	struct:quick_alias
index	include/hp-symtab.h	/^  unsigned int index:		29;$/;"	m	struct:dnttp_nonimmediate
index	include/opcode/aarch64.h	/^	  int64_t index;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1296
index	include/opcode/aarch64.h	/^	  int64_t index;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1297
index	include/opcode/aarch64.h	/^  int index;$/;"	m	struct:aarch64_operand_error
index	include/opcode/cgen.h	/^  int index;$/;"	m	struct:__anon1393
index	include/opcode/nios2.h	/^  const int index;$/;"	m	struct:nios2_reg
index	include/opcode/pru.h	/^  const unsigned int index;	\/* Index, e.g. 10.  *\/$/;"	m	struct:pru_reg
index	libiberty/index.c	/^index (const char *s, int c)$/;"	f
index	opcodes/aarch64-gen.c	/^  unsigned int index;$/;"	m	struct:opcode_node	file:
index	opcodes/i386-dis.c	/^    int index;$/;"	m	struct:__anon57	file:
index	readline/examples/rlfe/os.h	135;"	d
index	sim/common/cgen-engine.h	/^  int index;$/;"	m	struct:insn_sem
index	sim/common/cgen-engine.h	/^  int index;$/;"	m	struct:sem_fn_desc
index	sim/common/cgen-par.h	/^  int index;$/;"	m	struct:__anon686
index	sim/common/sim-cpu.h	/^  int index;$/;"	m	struct:__anon687
index	sim/cris/semcrisv10f-switch.c	/^    int index;$/;"	m	struct:__anon734	file:
index	sim/cris/semcrisv32f-switch.c	/^    int index;$/;"	m	struct:__anon735	file:
index	sim/iq2000/sem-switch.c	/^    int index;$/;"	m	struct:__anon608	file:
index	sim/lm32/sem-switch.c	/^    int index;$/;"	m	struct:__anon557	file:
index	sim/m32r/sem-switch.c	/^    int index;$/;"	m	struct:__anon380	file:
index	sim/m32r/sem2-switch.c	/^    int index;$/;"	m	struct:__anon381	file:
index	sim/m32r/semx-switch.c	/^    int index;$/;"	m	struct:__anon251	file:
index	sim/mips/mdmx.c	/^  unsigned int      index;$/;"	m	struct:__anon844	file:
index	sim/or1k/sem-switch.c	/^    int index;$/;"	m	struct:__anon102	file:
index	sim/ppc/registers.h	/^  int index;$/;"	m	struct:__anon929
index	sim/sh/gencode.c	/^  int index;$/;"	m	struct:__anon484	file:
index	sim/sh64/sem-compact-switch.c	/^    int index;$/;"	m	struct:__anon900	file:
index	sim/sh64/sem-media-switch.c	/^    int index;$/;"	m	struct:__anon854	file:
index16	opcodes/i386-dis.c	/^static const char **index16;$/;"	v	file:
index2table	opcodes/aarch64-gen.c	/^index2table (unsigned int index)$/;"	f	file:
index32	opcodes/i386-dis.c	/^static const char *index32;$/;"	v	file:
index64	opcodes/i386-dis.c	/^static const char *index64;$/;"	v	file:
indexNil	include/coff/sym.h	243;"	d
indexNil	include/coff/sym.h	408;"	d
index_compl_names	opcodes/hppa-dis.c	/^static const char *const index_compl_names[] = {"", ",m", ",s", ",sm"};$/;"	v	file:
index_complaint	gdb/mdebugread.c	/^index_complaint (const char *arg1)$/;"	f	file:
index_count	include/mach-o/unwind.h	/^  unsigned char index_count[4];$/;"	m	struct:mach_o_unwind_info_header
index_fields	include/opcode/cgen.h	/^  CGEN_MAYBE_MULTI_IFLD index_fields;$/;"	m	struct:__anon1391
index_offset	gdb/dwarf-index-write.c	/^  offset_type index_offset;$/;"	m	struct:symtab_index_entry	file:
index_offset	include/mach-o/unwind.h	/^  unsigned char index_offset[4];$/;"	m	struct:mach_o_unwind_info_header
index_reg	include/opcode/pyr.h	/^    unsigned int index_reg :6;$/;"	m	struct:pyr_insn_format
index_scale	include/opcode/pyr.h	/^    unsigned int index_scale :2;$/;"	m	struct:pyr_insn_format
index_table	gdb/dwarf2read.h	/^  std::unique_ptr<mapped_index> index_table;$/;"	m	struct:dwarf2_per_objfile
index_val	gdb/dwarf2read.c	/^  struct index_val$/;"	s	struct:mapped_index_base	file:
indexentry	bfd/syms.c	/^struct indexentry$/;"	s	file:
indextable	bfd/syms.c	/^  struct indexentry *indextable;$/;"	m	struct:stab_find_info	typeref:struct:stab_find_info::indexentry	file:
indextablesize	bfd/syms.c	/^  int indextablesize;$/;"	m	struct:stab_find_info	file:
indextype	include/hp-symtab.h	/^  dnttpointer indextype;$/;"	m	struct:dntt_type_array
indices	bfd/elflink.c	/^  long *indices;$/;"	m	struct:elf_final_link_info	file:
indices	gdb/dwarf2read.c	/^      const gdb_byte *indices;$/;"	m	struct:dwp_hash_table::__anon1823::__anon1824	file:
indices	gdb/opencl-lang.c	/^  int *indices;$/;"	m	struct:lval_closure	file:
indirDX	opcodes/i386-dis.c	351;"	d	file:
indirDXr	opcodes/i386-dis.c	469;"	d	file:
indirEp	opcodes/i386-dis.c	265;"	d	file:
indirEv	opcodes/i386-dis.c	264;"	d	file:
indir_dx_reg	opcodes/i386-dis.c	/^  indir_dx_reg$/;"	e	enum:__anon42	file:
indir_v_mode	opcodes/i386-dis.c	/^  indir_v_mode,$/;"	e	enum:__anon42	file:
indirect	gdb/value.h	/^  struct value *(*indirect) (struct value *value);$/;"	m	struct:lval_funcs	typeref:struct:lval_funcs::indirect
indirect	include/bfdlink.h	/^	} indirect;$/;"	m	union:bfd_link_order::__anon1500	typeref:struct:bfd_link_order::__anon1500::__anon1501
indirect	include/hp-symtab.h	/^  unsigned int indirect:	1;$/;"	m	struct:dntt_type_const
indirect	include/hp-symtab.h	/^  unsigned int indirect:	1;$/;"	m	struct:dntt_type_dvar
indirect	include/hp-symtab.h	/^  unsigned int indirect:	1;$/;"	m	struct:dntt_type_fparam
indirect	include/hp-symtab.h	/^  unsigned int indirect:	1;$/;"	m	struct:dntt_type_svar
indirect	include/hp-symtab.h	/^  unsigned int indirect: 	1;    \/* 1 => pointer to object       *\/$/;"	m	struct:dntt_type_with
indirect	include/hp-symtab.h	/^  unsigned int indirect:    1;     \/* Is object_ident addr of addr? *\/$/;"	m	struct:dntt_type_object_id
indirect	opcodes/opc2c.c	/^Indirect indirect[256];$/;"	v
indirect	sim/m32c/opc2c.c	/^Indirect indirect[256];$/;"	v
indirect_functions	gdb/contrib/exsummary.py	/^indirect_functions = []$/;"	v
indirect_handler	gdb/testsuite/gdb.cell/bt.c	/^indirect_handler (unsigned char *base, unsigned long offset)$/;"	f
indirect_pieced_value	gdb/dwarf2loc.c	/^indirect_pieced_value (struct value *value)$/;"	f	file:
indirect_syms	bfd/mach-o.h	/^  bfd_mach_o_asymbol **indirect_syms;$/;"	m	struct:bfd_mach_o_section
indirect_syms	bfd/mach-o.h	/^  unsigned int *indirect_syms;$/;"	m	struct:bfd_mach_o_dysymtab_command
indirect_synthetic_pointer	gdb/dwarf2loc.c	/^indirect_synthetic_pointer (sect_offset die, LONGEST byte_offset,$/;"	f	file:
indirect_t	opcodes/tic4x-dis.c	/^indirect_t;$/;"	t	typeref:enum:__anon74	file:
indirect_type	opcodes/rl78-dis.c	/^indirect_type (int t)$/;"	f	file:
indirectsymoff	bfd/mach-o.h	/^  unsigned long indirectsymoff; \/* File offset to the indirect symbol table.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
indirectsymoff	include/mach-o/external.h	/^  unsigned char indirectsymoff[4];$/;"	m	struct:mach_o_dysymtab_command_external
indx	bfd/elf-bfd.h	/^  long indx;$/;"	m	struct:elf_link_hash_entry
indx	bfd/elf-bfd.h	/^  unsigned long indx[LOCAL_SYM_CACHE_SIZE];$/;"	m	struct:sym_cache
indx	bfd/elflink.c	/^  unsigned long int *indx;$/;"	m	struct:collect_gnu_hash_codes	file:
indx	bfd/libaout.h	/^  int indx;$/;"	m	struct:aout_link_hash_entry
indx	bfd/libcoff-in.h	/^  long indx;$/;"	m	struct:coff_debug_merge_type
indx	bfd/libcoff-in.h	/^  long indx;$/;"	m	struct:coff_link_hash_entry
indx	bfd/libcoff.h	/^  long indx;$/;"	m	struct:coff_debug_merge_type
indx	bfd/libcoff.h	/^  long indx;$/;"	m	struct:coff_link_hash_entry
indx	bfd/libecoff.h	/^  long indx;$/;"	m	struct:ecoff_link_hash_entry
indx	include/coff/xcoff.h	/^  long indx;$/;"	m	struct:xcoff_link_hash_entry
inf	gdb/gdbthread.h	/^  struct inferior *inf;$/;"	m	class:thread_info	typeref:struct:thread_info::inferior
inf	gdb/gnu-nat.c	/^struct inf$/;"	s	file:
inf	gdb/gnu-nat.h	/^    struct inf *inf;		\/* Where we come from.  *\/$/;"	m	struct:proc	typeref:struct:proc::inf
inf	gdb/infrun.c	/^  inferior *inf;$/;"	m	struct:displaced_step_inferior_state	file:
inf	gdb/syscalls/arm-linux.py	/^inf = file(infname)$/;"	v
inf	readline/readline.h	/^  FILE *inf;$/;"	m	struct:readline_state
inf	zlib/contrib/blast/blast.c	/^local unsigned inf(void *how, unsigned char **buf)$/;"	f
inf	zlib/examples/zpipe.c	/^int inf(FILE *source, FILE *dest)$/;"	f
inf	zlib/test/infcover.c	/^local void inf(char *hex, char *what, unsigned step, int win, unsigned len,$/;"	f
inf_attach	gdb/gnu-nat.c	/^inf_attach (struct inf *inf, int pid)$/;"	f
inf_child_explicitly_opened	gdb/inf-child.c	/^static int inf_child_explicitly_opened;$/;"	v	file:
inf_child_open_target	gdb/inf-child.c	/^inf_child_open_target (const char *arg, int from_tty)$/;"	f
inf_child_target	gdb/go32-nat.c	/^struct go32_nat_target final : public x86_nat_target<inf_child_target>$/;"	s	file:
inf_child_target	gdb/inf-child.c	/^inf_child_target::inf_child_target ()$/;"	f	class:inf_child_target
inf_child_target	gdb/inf-child.h	/^class inf_child_target$/;"	c
inf_child_target	gdb/nto-procfs.c	/^struct nto_procfs_target : public inf_child_target$/;"	s	file:
inf_child_target	gdb/windows-nat.c	/^struct windows_nat_target final : public x86_nat_target<inf_child_target>$/;"	s	file:
inf_child_target_info	gdb/inf-child.c	/^static const target_info inf_child_target_info = {$/;"	v	file:
inf_cleanup	gdb/gnu-nat.c	/^inf_cleanup (struct inf *inf)$/;"	f
inf_clear_wait	gdb/gnu-nat.c	/^inf_clear_wait (struct inf *inf)$/;"	f
inf_context	gdb/breakpoint.h	/^enum inf_context$/;"	g
inf_continue	gdb/gnu-nat.c	/^inf_continue (struct inf *inf)$/;"	f
inf_debug	gdb/gnu-nat.c	118;"	d	file:
inf_detach	gdb/gnu-nat.c	/^inf_detach (struct inf *inf)$/;"	f
inf_execd	gdb/breakpoint.h	/^    inf_execd$/;"	e	enum:inf_context
inf_exited	gdb/breakpoint.h	/^    inf_exited,$/;"	e	enum:inf_context
inf_has_multiple_thread_cb	gdb/linux-fork.c	/^inf_has_multiple_thread_cb (struct thread_info *tp, void *data)$/;"	f	file:
inf_has_multiple_threads	gdb/linux-fork.c	/^inf_has_multiple_threads (void)$/;"	f	file:
inf_mode_valid	gdb/go32-nat.c	/^static int inf_mode_valid = 0;$/;"	v	file:
inf_num	gdb/infrun.c	/^  int inf_num;$/;"	m	struct:stop_context	file:
inf_obj	gdb/python/python-internal.h	/^  PyObject *inf_obj;$/;"	m	struct:__anon2091
inf_pick_first_thread	gdb/gnu-nat.c	/^inf_pick_first_thread (void)$/;"	f	file:
inf_port	gdb/darwin-nat.h	/^  thread_t inf_port;$/;"	m	struct:darwin_thread_info
inf_port_to_thread	gdb/gnu-nat.c	/^inf_port_to_thread (struct inf *inf, mach_port_t port)$/;"	f	file:
inf_ptrace_me	gdb/inf-ptrace.c	/^inf_ptrace_me (void)$/;"	f	file:
inf_ptrace_peek_poke	gdb/inf-ptrace.c	/^inf_ptrace_peek_poke (pid_t pid, gdb_byte *readbuf,$/;"	f	file:
inf_ptrace_target	gdb/alpha-bsd-nat.c	/^struct alpha_bsd_nat_target final : public inf_ptrace_target$/;"	s	file:
inf_ptrace_target	gdb/inf-ptrace.h	/^struct inf_ptrace_target : public inf_child_target$/;"	s
inf_ptrace_target	gdb/m68k-bsd-nat.c	/^struct m68k_bsd_nat_target final : public inf_ptrace_target$/;"	s	file:
inf_ptrace_target	gdb/ppc-nbsd-nat.c	/^struct ppc_nbsd_nat_target final : public inf_ptrace_target$/;"	s	file:
inf_ptrace_target	gdb/sh-nbsd-nat.c	/^struct sh_nbsd_nat_target final : public inf_ptrace_target$/;"	s	file:
inf_ptrace_target	gdb/vax-bsd-nat.c	/^struct vax_bsd_nat_target final : public inf_ptrace_target$/;"	s	file:
inf_restore_exc_ports	gdb/gnu-nat.c	/^inf_restore_exc_ports (struct inf *inf)$/;"	f
inf_resume	gdb/gnu-nat.c	/^inf_resume (struct inf *inf)$/;"	f
inf_running	gdb/breakpoint.h	/^    inf_running,$/;"	e	enum:inf_context
inf_set_pid	gdb/gnu-nat.c	/^inf_set_pid (struct inf *inf, pid_t pid)$/;"	f
inf_set_step_thread	gdb/gnu-nat.c	/^inf_set_step_thread (struct inf *inf, struct proc *thread)$/;"	f
inf_set_threads_resume_sc	gdb/gnu-nat.c	/^inf_set_threads_resume_sc (struct inf *inf,$/;"	f
inf_set_threads_resume_sc_for_signal_thread	gdb/gnu-nat.c	/^inf_set_threads_resume_sc_for_signal_thread (struct inf *inf)$/;"	f
inf_set_traced	gdb/gnu-nat.c	/^inf_set_traced (struct inf *inf, int on)$/;"	f	file:
inf_signal	gdb/gnu-nat.c	/^inf_signal (struct inf *inf, enum gdb_signal sig)$/;"	f
inf_starting	gdb/breakpoint.h	/^    inf_starting,$/;"	e	enum:inf_context
inf_startup	gdb/gnu-nat.c	/^inf_startup (struct inf *inf, int pid)$/;"	f
inf_steal_exc_ports	gdb/gnu-nat.c	/^inf_steal_exc_ports (struct inf *inf)$/;"	f
inf_suspend	gdb/gnu-nat.c	/^inf_suspend (struct inf *inf)$/;"	f
inf_task_died_status	gdb/gnu-nat.c	/^inf_task_died_status (struct inf *inf)$/;"	f	file:
inf_terminal_mode	gdb/go32-nat.c	/^static int inf_terminal_mode;$/;"	v	file:
inf_threads	gdb/gnu-nat.c	/^inf_threads (struct inf *inf, inf_threads_ftype *f, void *arg)$/;"	f
inf_threads_ftype	gdb/gnu-nat.h	/^typedef void (inf_threads_ftype) (struct proc *thread, void *arg);$/;"	t
inf_tid_to_thread	gdb/gnu-nat.c	/^inf_tid_to_thread (struct inf *inf, int tid)$/;"	f
inf_update_procs	gdb/gnu-nat.c	/^inf_update_procs (struct inf *inf)$/;"	f
inf_update_signal_thread	gdb/gnu-nat.c	/^inf_update_signal_thread (struct inf *inf)$/;"	f	file:
inf_update_suspends	gdb/gnu-nat.c	/^inf_update_suspends (struct inf *inf)$/;"	f
inf_validate_procinfo	gdb/gnu-nat.c	/^inf_validate_procinfo (struct inf *inf)$/;"	f	file:
inf_validate_procs	gdb/gnu-nat.c	/^inf_validate_procs (struct inf *inf)$/;"	f
inf_validate_task_sc	gdb/gnu-nat.c	/^inf_validate_task_sc (struct inf *inf)$/;"	f	file:
inf_wait	gdb/gnu-nat.c	/^struct inf_wait$/;"	s	file:
infcall	gdb/testsuite/gdb.base/stale-infcall.c	/^infcall (void)$/;"	f
infcall_control_state	gdb/infrun.c	/^struct infcall_control_state$/;"	s	file:
infcall_mmap	gdb/gdbarch.c	/^  gdbarch_infcall_mmap_ftype *infcall_mmap;$/;"	m	struct:gdbarch	file:
infcall_munmap	gdb/gdbarch.c	/^  gdbarch_infcall_munmap_ftype *infcall_munmap;$/;"	m	struct:gdbarch	file:
infcall_ops	gdb/ia64-tdep.h	/^  struct ia64_infcall_ops infcall_ops;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::ia64_infcall_ops
infcall_suspend_state	gdb/infrun.c	/^struct infcall_suspend_state$/;"	s	file:
infcall_var	gdb/testsuite/gdb.base/valgrind-infcall.c	/^static volatile int infcall_var;$/;"	v	file:
infer_mips_abiflags	bfd/elfxx-mips.c	/^infer_mips_abiflags (bfd *abfd, Elf_Internal_ABIFlags_v0* abiflags)$/;"	f	file:
inferior	gdb/gdbserver/target.c	/^target_terminal::inferior ()$/;"	f	class:target_terminal
inferior	gdb/guile/scm-frame.c	/^  struct inferior *inferior;$/;"	m	struct:_frame_smob	typeref:struct:_frame_smob::inferior	file:
inferior	gdb/inferior.c	/^inferior::inferior (int pid_)$/;"	f	class:inferior
inferior	gdb/inferior.h	/^DECLARE_REGISTRY (inferior);$/;"	v
inferior	gdb/inferior.h	/^class inferior : public refcounted_object$/;"	c
inferior	gdb/python/py-inferior.c	/^  struct inferior *inferior;$/;"	m	struct:inferior_object	typeref:struct:inferior_object::inferior	file:
inferior	gdb/target.c	/^target_terminal::inferior (void)$/;"	f	class:target_terminal
inferior_appeared	gdb/inferior.c	/^inferior_appeared (struct inferior *inf, int pid)$/;"	f
inferior_args_scratch	gdb/infcmd.c	/^static char *inferior_args_scratch;$/;"	v	file:
inferior_call_handler	gdb/testsuite/gdb.python/py-events.py	/^def inferior_call_handler (event):$/;"	f
inferior_call_kind	gdb/python/py-event.h	/^} inferior_call_kind;$/;"	t	typeref:enum:__anon2075
inferior_call_waitpid	gdb/linux-fork.c	/^inferior_call_waitpid (ptid_t pptid, int pid)$/;"	f	file:
inferior_call_waitpid_cleanup	gdb/linux-fork.c	/^inferior_call_waitpid_cleanup (void *fp)$/;"	f	file:
inferior_command	gdb/inferior.c	/^inferior_command (const char *args, int from_tty)$/;"	f	file:
inferior_control	gdb/infrun.c	/^  struct inferior_control_state inferior_control;$/;"	m	struct:infcall_control_state	typeref:struct:infcall_control_state::inferior_control_state	file:
inferior_control_state	gdb/inferior.h	/^struct inferior_control_state$/;"	s
inferior_cwd_scratch	gdb/infcmd.c	/^static char *inferior_cwd_scratch;$/;"	v	file:
inferior_debug	gdb/darwin-nat.c	/^inferior_debug (int level, const char *fmt, ...)$/;"	f	file:
inferior_event_handler	gdb/inf-loop.c	/^inferior_event_handler (enum inferior_event_type event_type, $/;"	f
inferior_event_type	gdb/target.h	/^enum inferior_event_type$/;"	g
inferior_frame	gdb/python/lib/gdb/FrameDecorator.py	/^    def inferior_frame(self):$/;"	m	class:FrameDecorator
inferior_funcs	gdb/inferior.c	/^static const struct internalvar_funcs inferior_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
inferior_has_bug	gdb/linux-thread-db.c	/^inferior_has_bug (const char *ver_symbol, int ver_major_min, int ver_minor_min)$/;"	f	file:
inferior_id_make_value	gdb/inferior.c	/^inferior_id_make_value (struct gdbarch *gdbarch, struct internalvar *var,$/;"	f	file:
inferior_io_terminal_scratch	gdb/infcmd.c	/^static char *inferior_io_terminal_scratch;$/;"	v	file:
inferior_object	gdb/python/py-inferior.c	/^struct inferior_object$/;"	s	file:
inferior_object_getset	gdb/python/py-inferior.c	/^static gdb_PyGetSetDef inferior_object_getset[] =$/;"	v	file:
inferior_object_methods	gdb/python/py-inferior.c	/^static PyMethodDef inferior_object_methods[] =$/;"	v	file:
inferior_object_type	gdb/python/py-inferior.c	/^PyTypeObject inferior_object_type =$/;"	v
inferior_pid_to_str	gdb/inferior.c	/^inferior_pid_to_str (int pid)$/;"	f	file:
inferior_ptid	gdb/infcmd.c	/^ptid_t inferior_ptid;$/;"	v
inferior_thisrun_terminal	gdb/inflow.c	/^static const char *inferior_thisrun_terminal;$/;"	v	file:
inferior_thread	gdb/thread.c	/^inferior_thread (void)$/;"	f
inferior_to_inferior_object	gdb/python/py-inferior.c	/^inferior_to_inferior_object (struct inferior *inferior)$/;"	f
inferiors	gdb/mi/mi-main.c	/^  const std::set<int> *inferiors;$/;"	m	class:print_one_inferior_data::std	file:
inffas8664fnc	zlib/contrib/masmx64/inffasx64.asm	/^inffas8664fnc PROC$/;"	l
inffast_ar	zlib/contrib/masmx64/inffas8664.c	/^    typedef struct inffast_ar {$/;"	s	file:
infile	zlib/examples/gun.c	/^    int infile;$/;"	m	struct:ind	file:
infinite_loop	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^infinite_loop (void)$/;"	f	file:
inflate	zlib/contrib/delphi/ZLib.pas	/^function inflate(var strm: TZStreamRec; flush: Integer): Integer; external;$/;"	f
inflate	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        private static extern int inflate(ref ZStream sz, int flush);$/;"	m	class:DotZLib.Inflater	file:
inflate	zlib/contrib/pascal/zlibpas.pas	/^function inflate(var strm: z_stream; flush: Integer): Integer;$/;"	f
inflate	zlib/contrib/pascal/zlibpas.pas	/^function inflate; external;$/;"	f
inflate	zlib/inflate.c	/^int ZEXPORT inflate(strm, flush)$/;"	f
inflate	zlib/zconf.h	101;"	d
inflate9_copyright	zlib/contrib/infback9/inftree9.c	/^const char inflate9_copyright[] =$/;"	v
inflateBack	zlib/contrib/pascal/zlibpas.pas	/^function inflateBack(var strm: z_stream; in_fn: in_func; in_desc: Pointer;$/;"	f
inflateBack	zlib/contrib/pascal/zlibpas.pas	/^function inflateBack; external;$/;"	f
inflateBack	zlib/infback.c	/^int ZEXPORT inflateBack(strm, in, in_desc, out, out_desc)$/;"	f
inflateBack	zlib/zconf.h	102;"	d
inflateBack9	zlib/contrib/infback9/infback9.c	/^int ZEXPORT inflateBack9(strm, in, in_desc, out, out_desc)$/;"	f
inflateBack9End	zlib/contrib/infback9/infback9.c	/^int ZEXPORT inflateBack9End(strm)$/;"	f
inflateBack9Init	zlib/contrib/infback9/infback9.h	31;"	d
inflateBack9Init_	zlib/contrib/infback9/infback9.c	/^int ZEXPORT inflateBack9Init_(strm, window, version, stream_size)$/;"	f
inflateBackEnd	zlib/contrib/pascal/zlibpas.pas	/^function inflateBackEnd(var strm: z_stream): Integer;$/;"	f
inflateBackEnd	zlib/contrib/pascal/zlibpas.pas	/^function inflateBackEnd; external;$/;"	f
inflateBackEnd	zlib/infback.c	/^int ZEXPORT inflateBackEnd(strm)$/;"	f
inflateBackEnd	zlib/zconf.h	103;"	d
inflateBackInit	zlib/contrib/pascal/zlibpas.pas	/^function inflateBackInit(var strm: z_stream;$/;"	f
inflateBackInit	zlib/zconf.h	104;"	d
inflateBackInit	zlib/zlib.h	1803;"	d
inflateBackInit_	zlib/contrib/pascal/zlibpas.pas	/^function inflateBackInit_(var strm: z_stream;$/;"	f
inflateBackInit_	zlib/contrib/pascal/zlibpas.pas	/^function inflateBackInit_; external;$/;"	f
inflateBackInit_	zlib/infback.c	/^int ZEXPORT inflateBackInit_(strm, windowBits, window, version, stream_size)$/;"	f
inflateBackInit_	zlib/zconf.h	105;"	d
inflateCodesUsed	zlib/inflate.c	/^unsigned long ZEXPORT inflateCodesUsed(strm)$/;"	f
inflateCodesUsed	zlib/zconf.h	106;"	d
inflateCopy	zlib/contrib/pascal/zlibpas.pas	/^function inflateCopy(var dest, source: z_stream): Integer;$/;"	f
inflateCopy	zlib/contrib/pascal/zlibpas.pas	/^function inflateCopy; external;$/;"	f
inflateCopy	zlib/inflate.c	/^int ZEXPORT inflateCopy(dest, source)$/;"	f
inflateCopy	zlib/zconf.h	107;"	d
inflateEnd	zlib/contrib/delphi/ZLib.pas	/^function inflateEnd(var strm: TZStreamRec): Integer; external;$/;"	f
inflateEnd	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        private static extern int inflateEnd(ref ZStream sz);$/;"	m	class:DotZLib.Inflater	file:
inflateEnd	zlib/contrib/pascal/zlibpas.pas	/^function inflateEnd(var strm: z_stream): Integer;$/;"	f
inflateEnd	zlib/contrib/pascal/zlibpas.pas	/^function inflateEnd; external;$/;"	f
inflateEnd	zlib/inflate.c	/^int ZEXPORT inflateEnd(strm)$/;"	f
inflateEnd	zlib/zconf.h	108;"	d
inflateGetDictionary	zlib/inflate.c	/^int ZEXPORT inflateGetDictionary(strm, dictionary, dictLength)$/;"	f
inflateGetDictionary	zlib/zconf.h	109;"	d
inflateGetHeader	zlib/contrib/pascal/zlibpas.pas	/^function inflateGetHeader(var strm: z_stream; var head: gz_header): Integer;$/;"	f
inflateGetHeader	zlib/contrib/pascal/zlibpas.pas	/^function inflateGetHeader; external;$/;"	f
inflateGetHeader	zlib/inflate.c	/^int ZEXPORT inflateGetHeader(strm, head)$/;"	f
inflateGetHeader	zlib/zconf.h	110;"	d
inflateInit	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit(var strm: z_stream): Integer;$/;"	f
inflateInit	zlib/zconf.h	111;"	d
inflateInit	zlib/zlib.h	1795;"	d
inflateInit2	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit2(var strm: z_stream; windowBits: Integer): Integer;$/;"	f
inflateInit2	zlib/zconf.h	112;"	d
inflateInit2	zlib/zlib.h	1800;"	d
inflateInit2_	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit2_(var strm: z_stream; windowBits: Integer;$/;"	f
inflateInit2_	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit2_; external;$/;"	f
inflateInit2_	zlib/inflate.c	/^int ZEXPORT inflateInit2_(strm, windowBits, version, stream_size)$/;"	f
inflateInit2_	zlib/zconf.h	113;"	d
inflateInit_	zlib/contrib/delphi/ZLib.pas	/^function inflateInit_(var strm: TZStreamRec; version: PChar;$/;"	f
inflateInit_	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        private static extern int inflateInit_(ref ZStream sz, string vs, int size);$/;"	m	class:DotZLib.Inflater	file:
inflateInit_	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit_(var strm: z_stream; const version: PChar;$/;"	f
inflateInit_	zlib/contrib/pascal/zlibpas.pas	/^function inflateInit_; external;$/;"	f
inflateInit_	zlib/inflate.c	/^int ZEXPORT inflateInit_(strm, version, stream_size)$/;"	f
inflateInit_	zlib/zconf.h	114;"	d
inflateMark	zlib/contrib/pascal/zlibpas.pas	/^function inflateMark(var strm: z_stream): LongInt;$/;"	f
inflateMark	zlib/contrib/pascal/zlibpas.pas	/^function inflateMark; external;$/;"	f
inflateMark	zlib/inflate.c	/^long ZEXPORT inflateMark(strm)$/;"	f
inflateMark	zlib/zconf.h	115;"	d
inflatePrime	zlib/contrib/pascal/zlibpas.pas	/^function inflatePrime(var strm: z_stream; bits, value: Integer): Integer;$/;"	f
inflatePrime	zlib/contrib/pascal/zlibpas.pas	/^function inflatePrime; external;$/;"	f
inflatePrime	zlib/inflate.c	/^int ZEXPORT inflatePrime(strm, bits, value)$/;"	f
inflatePrime	zlib/zconf.h	116;"	d
inflateReset	zlib/contrib/delphi/ZLib.pas	/^function inflateReset(var strm: TZStreamRec): Integer; external;$/;"	f
inflateReset	zlib/contrib/dotzlib/DotZLib/Inflater.cs	/^        private static extern int inflateReset(ref ZStream sz);$/;"	m	class:DotZLib.Inflater	file:
inflateReset	zlib/contrib/pascal/zlibpas.pas	/^function inflateReset(var strm: z_stream): Integer;$/;"	f
inflateReset	zlib/contrib/pascal/zlibpas.pas	/^function inflateReset; external;$/;"	f
inflateReset	zlib/inflate.c	/^int ZEXPORT inflateReset(strm)$/;"	f
inflateReset	zlib/zconf.h	117;"	d
inflateReset2	zlib/contrib/pascal/zlibpas.pas	/^function inflateReset2(var strm: z_stream; windowBits: Integer): Integer;$/;"	f
inflateReset2	zlib/contrib/pascal/zlibpas.pas	/^function inflateReset2; external;$/;"	f
inflateReset2	zlib/inflate.c	/^int ZEXPORT inflateReset2(strm, windowBits)$/;"	f
inflateReset2	zlib/zconf.h	118;"	d
inflateResetKeep	zlib/inflate.c	/^int ZEXPORT inflateResetKeep(strm)$/;"	f
inflateResetKeep	zlib/zconf.h	119;"	d
inflateSetDictionary	zlib/contrib/pascal/zlibpas.pas	/^function inflateSetDictionary(var strm: z_stream; const dictionary: PChar;$/;"	f
inflateSetDictionary	zlib/contrib/pascal/zlibpas.pas	/^function inflateSetDictionary; external;$/;"	f
inflateSetDictionary	zlib/inflate.c	/^int ZEXPORT inflateSetDictionary(strm, dictionary, dictLength)$/;"	f
inflateSetDictionary	zlib/zconf.h	120;"	d
inflateStateCheck	zlib/inflate.c	/^local int inflateStateCheck(strm)$/;"	f
inflateSync	zlib/contrib/pascal/zlibpas.pas	/^function inflateSync(var strm: z_stream): Integer;$/;"	f
inflateSync	zlib/contrib/pascal/zlibpas.pas	/^function inflateSync; external;$/;"	f
inflateSync	zlib/inflate.c	/^int ZEXPORT inflateSync(strm)$/;"	f
inflateSync	zlib/zconf.h	121;"	d
inflateSyncPoint	zlib/inflate.c	/^int ZEXPORT inflateSyncPoint(strm)$/;"	f
inflateSyncPoint	zlib/zconf.h	122;"	d
inflateUndermine	zlib/inflate.c	/^int ZEXPORT inflateUndermine(strm, subvert)$/;"	f
inflateUndermine	zlib/zconf.h	123;"	d
inflateValidate	zlib/inflate.c	/^int ZEXPORT inflateValidate(strm, check)$/;"	f
inflateValidate	zlib/zconf.h	124;"	d
inflate_copyright	zlib/inftrees.c	/^const char inflate_copyright[] =$/;"	v
inflate_copyright	zlib/zconf.h	125;"	d
inflate_fast	zlib/contrib/inflate86/inffas86.c	/^void inflate_fast(strm, start)$/;"	f
inflate_fast	zlib/contrib/inflate86/inffast.S	/^#define inflate_fast _inflate_fast$/;"	d
inflate_fast	zlib/contrib/inflate86/inffast.S	/^inflate_fast:$/;"	l
inflate_fast	zlib/contrib/masmx64/inffas8664.c	/^void inflate_fast(strm, start)$/;"	f
inflate_fast	zlib/inffast.c	/^void ZLIB_INTERNAL inflate_fast(strm, start)$/;"	f
inflate_fast	zlib/zconf.h	126;"	d
inflate_fast_mask	zlib/contrib/masmx86/inffas32.asm	/^inflate_fast_mask:$/;"	l
inflate_fast_use_mmx	zlib/contrib/inflate86/inffast.S	/^#define inflate_fast_use_mmx _inflate_fast_use_mmx$/;"	d
inflate_fast_use_mmx	zlib/contrib/inflate86/inffast.S	/^inflate_fast_use_mmx: \/* integer flag for run time control 1=check,2=mmx,3=no *\/$/;"	l
inflate_fast_use_mmx	zlib/contrib/masmx86/inffas32.asm	/^inflate_fast_use_mmx:$/;"	l
inflate_mode	zlib/contrib/infback9/inflate9.h	/^} inflate_mode;$/;"	t	typeref:enum:__anon986
inflate_mode	zlib/inflate.h	/^} inflate_mode;$/;"	t	typeref:enum:__anon979
inflate_state	zlib/contrib/infback9/inflate9.h	/^struct inflate_state {$/;"	s
inflate_state	zlib/inflate.h	/^struct inflate_state {$/;"	s
inflate_table	zlib/inftrees.c	/^int ZLIB_INTERNAL inflate_table(type, lens, codes, table, bits, work)$/;"	f
inflate_table	zlib/zconf.h	127;"	d
inflate_table9	zlib/contrib/infback9/inftree9.c	/^int inflate_table9(type, lens, codes, table, bits, work)$/;"	f
inflow_inferior_data	gdb/inflow.c	/^static const struct inferior_data *inflow_inferior_data;$/;"	v	typeref:struct:inferior_data	file:
inflow_inferior_data_cleanup	gdb/inflow.c	/^inflow_inferior_data_cleanup (struct inferior *inf, void *arg)$/;"	f	file:
inflow_inferior_exit	gdb/inflow.c	/^inflow_inferior_exit (struct inferior *inf)$/;"	f	file:
infm	sim/testsuite/sim/sh/fipr.s	/^infm:	.long	0xff800000$/;"	l
infname	gdb/syscalls/arm-linux.py	/^infname = sys.argv[1]$/;"	v
info	bfd/aoutx.h	/^  struct bfd_link_info *info;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::bfd_link_info
info	bfd/dwarf2.c	/^  void *info;$/;"	m	struct:info_list_node	file:
info	bfd/ecoff.c	/^  struct bfd_link_info *info;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::bfd_link_info	file:
info	bfd/elf32-arc.c	/^  struct bfd_link_info *info;$/;"	m	struct:obfd_info_group	typeref:struct:obfd_info_group::bfd_link_info	file:
info	bfd/elf32-arm.c	/^  struct bfd_link_info *info;$/;"	m	struct:__anon1145	typeref:struct:__anon1145::bfd_link_info	file:
info	bfd/elf32-bfin.c	/^  struct bfd_link_info *info;$/;"	m	struct:_bfinfdpic_dynamic_got_info	typeref:struct:_bfinfdpic_dynamic_got_info::bfd_link_info	file:
info	bfd/elf32-frv.c	/^  struct bfd_link_info *info;$/;"	m	struct:_frvfdpic_dynamic_got_info	typeref:struct:_frvfdpic_dynamic_got_info::bfd_link_info	file:
info	bfd/elf32-m68k.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_m68k_can_merge_gots_arg	typeref:struct:elf_m68k_can_merge_gots_arg::bfd_link_info	file:
info	bfd/elf32-m68k.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_m68k_merge_gots_arg	typeref:struct:elf_m68k_merge_gots_arg::bfd_link_info	file:
info	bfd/elf32-m68k.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_m68k_partition_multi_got_arg	typeref:struct:elf_m68k_partition_multi_got_arg::bfd_link_info	file:
info	bfd/elf32-rx.c	/^  struct bfd_link_info *info;$/;"	m	struct:__anon1082	typeref:struct:__anon1082::bfd_link_info	file:
info	bfd/elf64-alpha.c	/^  struct bfd_link_info *info;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::bfd_link_info	file:
info	bfd/elf64-hppa.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf64_hppa_allocate_data	typeref:struct:elf64_hppa_allocate_data::bfd_link_info	file:
info	bfd/elf64-ia64-vms.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf64_ia64_allocate_data	typeref:struct:elf64_ia64_allocate_data::bfd_link_info	file:
info	bfd/elf64-ia64-vms.c	/^  struct elf64_ia64_dyn_sym_info *info;$/;"	m	struct:elf64_ia64_link_hash_entry	typeref:struct:elf64_ia64_link_hash_entry::elf64_ia64_dyn_sym_info	file:
info	bfd/elf64-ia64-vms.c	/^  struct elf64_ia64_dyn_sym_info *info;$/;"	m	struct:elf64_ia64_local_hash_entry	typeref:struct:elf64_ia64_local_hash_entry::elf64_ia64_dyn_sym_info	file:
info	bfd/elflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:alloc_got_off_arg	typeref:struct:alloc_got_off_arg::bfd_link_info	file:
info	bfd/elflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_final_link_info	typeref:struct:elf_final_link_info::bfd_link_info	file:
info	bfd/elflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_find_verdep_info	typeref:struct:elf_find_verdep_info::bfd_link_info	file:
info	bfd/elflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_gc_sweep_symbol_info	typeref:struct:elf_gc_sweep_symbol_info::bfd_link_info	file:
info	bfd/elflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:elf_info_failed	typeref:struct:elf_info_failed::bfd_link_info	file:
info	bfd/elfnn-aarch64.c	/^  struct bfd_link_info *info;$/;"	m	struct:__anon1101	typeref:struct:__anon1101::bfd_link_info	file:
info	bfd/elfnn-aarch64.c	/^  struct bfd_link_info *info;$/;"	m	struct:erratum_835769_branch_to_stub_data	typeref:struct:erratum_835769_branch_to_stub_data::bfd_link_info	file:
info	bfd/elfnn-ia64.c	/^  struct bfd_link_info *info;$/;"	m	struct:elfNN_ia64_allocate_data	typeref:struct:elfNN_ia64_allocate_data::bfd_link_info	file:
info	bfd/elfnn-ia64.c	/^  struct elfNN_ia64_dyn_sym_info *info;$/;"	m	struct:elfNN_ia64_link_hash_entry	typeref:struct:elfNN_ia64_link_hash_entry::elfNN_ia64_dyn_sym_info	file:
info	bfd/elfnn-ia64.c	/^  struct elfNN_ia64_dyn_sym_info *info;$/;"	m	struct:elfNN_ia64_local_hash_entry	typeref:struct:elfNN_ia64_local_hash_entry::elfNN_ia64_dyn_sym_info	file:
info	bfd/elfnn-riscv.c	/^  struct bfd_link_info *	 info;$/;"	m	struct:riscv_pcrel_lo_reloc	typeref:struct:riscv_pcrel_lo_reloc::bfd_link_info	file:
info	bfd/elfxx-mips.c	/^  bfd_byte info[4];$/;"	m	struct:__anon1054	file:
info	bfd/elfxx-mips.c	/^  bfd_byte info[4];$/;"	m	struct:__anon1055	file:
info	bfd/elfxx-mips.c	/^  struct bfd_link_info *info;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::bfd_link_info	file:
info	bfd/elfxx-mips.c	/^  struct bfd_link_info *info;$/;"	m	struct:mips_elf_got_per_bfd_arg	typeref:struct:mips_elf_got_per_bfd_arg::bfd_link_info	file:
info	bfd/elfxx-mips.c	/^  struct bfd_link_info *info;$/;"	m	struct:mips_elf_traverse_got_arg	typeref:struct:mips_elf_traverse_got_arg::bfd_link_info	file:
info	bfd/elfxx-mips.c	/^  struct bfd_link_info *info;$/;"	m	struct:mips_htab_traverse_info	typeref:struct:mips_htab_traverse_info::bfd_link_info	file:
info	bfd/genlink.h	/^  struct bfd_link_info *info;$/;"	m	struct:generic_write_global_symbol_info	typeref:struct:generic_write_global_symbol_info::bfd_link_info
info	bfd/libcoff-in.h	/^  struct bfd_link_info *info;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::bfd_link_info
info	bfd/libcoff.h	/^  struct bfd_link_info *info;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::bfd_link_info
info	bfd/pdp11.c	/^  struct bfd_link_info *info;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::bfd_link_info	file:
info	bfd/xcofflink.c	/^  struct bfd_link_info *info;$/;"	m	struct:xcoff_final_link_info	typeref:struct:xcoff_final_link_info::bfd_link_info	file:
info	gdb/cp-support.h	/^  struct demangle_info *info;$/;"	m	struct:demangle_parse_info	typeref:struct:demangle_parse_info::demangle_info
info	gdb/dwarf2read.c	/^  struct dwarf2_section_info info {};$/;"	s	struct:dwz_file	file:
info	gdb/dwarf2read.c	/^  struct dwarf2_section_info info;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
info	gdb/dwarf2read.c	/^  struct dwarf2_section_info info;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
info	gdb/gdbserver/linux-low.c	/^  siginfo_t info;$/;"	m	struct:pending_signals	file:
info	gdb/gdbserver/target.c	/^target_terminal::info (const char *arg, int from_tty)$/;"	f	class:target_terminal
info	gdb/inf-child.c	/^inf_child_target::info () const$/;"	f	class:inf_child_target
info	gdb/linux-thread-db.c	/^  struct thread_db_info *info;$/;"	m	struct:callback_data	typeref:struct:callback_data::thread_db_info	file:
info	gdb/linux-thread-db.c	/^  struct thread_db_info *info;$/;"	m	struct:check_thread_db_info	typeref:struct:check_thread_db_info::thread_db_info	file:
info	gdb/objc-lang.c	/^  long info;$/;"	m	struct:objc_class	file:
info	gdb/solib-darwin.c	/^  CORE_ADDR info;$/;"	m	struct:gdb_dyld_all_image_infos	file:
info	gdb/symfile.h	/^  struct dwarf2_section_names info;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
info	gdb/target.c	/^debug_target::info () const$/;"	f	class:debug_target
info	gdb/target.c	/^dummy_target::info () const$/;"	f	class:dummy_target
info	gdb/target.c	/^target_terminal::info (const char *arg, int from_tty)$/;"	f	class:target_terminal
info	include/bfdlink.h	/^  void (*info)$/;"	m	struct:bfd_link_callbacks
info	include/coff/xcoff.h	/^  struct bfd_link_info *info;$/;"	m	struct:xcoff_loader_info	typeref:struct:xcoff_loader_info::bfd_link_info
info	include/elf/mips.h	/^  unsigned char info[4];$/;"	m	struct:__anon1481
info	include/elf/mips.h	/^  unsigned long info;$/;"	m	struct:__anon1482
info	include/hp-symtab.h	/^  unsigned int info:		4;$/;"	m	struct:dntt_type_functype
info	include/hp-symtab.h	/^  unsigned int info:        4;     \/* lang-specific stuff; F_xxxx  *\/$/;"	m	struct:dntt_type_func_template
info	include/hp-symtab.h	/^  unsigned int info:      4;   \/* lang-specific stuff; F_xxxx  *\/$/;"	m	struct:dntt_type_doc_function
info	include/opcode/ia64.h	/^  const char *info;$/;"	m	struct:ia64_dependency
info	include/som/aout.h	/^  unsigned char info[4];$/;"	m	struct:som_external_symbol_dictionary_record
info	opcodes/nds32-asm.h	/^  void *info;$/;"	m	struct:nds32_asm_insn
info	sim/arm/wrapper.c	/^static struct disassemble_info  info;$/;"	v	typeref:struct:disassemble_info	file:
info	sim/ppc/emul_bugapi.c	/^  const char *info;$/;"	m	struct:bug_map	file:
info	sim/rl78/trace.c	/^static struct disassemble_info info;$/;"	v	typeref:struct:disassemble_info	file:
info	sim/rx/trace.c	/^static struct disassemble_info info;$/;"	v	typeref:struct:disassemble_info	file:
info_address_command	gdb/printcmd.c	/^info_address_command (const char *exp, int from_tty)$/;"	f	file:
info_adi_command	gdb/sparc64-tdep.c	/^info_adi_command (const char *args, int from_tty)$/;"	f	file:
info_all_registers_command	gdb/infcmd.c	/^info_all_registers_command (const char *addr_exp, int from_tty)$/;"	f	file:
info_args_command	gdb/stack.c	/^info_args_command (const char *ignore, int from_tty)$/;"	f
info_auto_load_cmd	gdb/auto-load.c	/^info_auto_load_cmd (const char *args, int from_tty)$/;"	f	file:
info_auto_load_gdb_scripts	gdb/auto-load.c	/^info_auto_load_gdb_scripts (const char *pattern, int from_tty)$/;"	f	file:
info_auto_load_guile_scripts	gdb/guile/scm-auto-load.c	/^info_auto_load_guile_scripts (const char *pattern, int from_tty)$/;"	f	file:
info_auto_load_libthread_db	gdb/linux-thread-db.c	/^info_auto_load_libthread_db (const char *args, int from_tty)$/;"	f	file:
info_auto_load_libthread_db_compare	gdb/linux-thread-db.c	/^info_auto_load_libthread_db_compare (const struct thread_db_info *a,$/;"	f	file:
info_auto_load_local_gdbinit	gdb/auto-load.c	/^info_auto_load_local_gdbinit (const char *args, int from_tty)$/;"	f	file:
info_auto_load_python_scripts	gdb/python/py-auto-load.c	/^info_auto_load_python_scripts (const char *pattern, int from_tty)$/;"	f	file:
info_auxv_command	gdb/auxv.c	/^info_auxv_command (const char *cmd, int from_tty)$/;"	f	file:
info_bookmarks_command	gdb/reverse.c	/^info_bookmarks_command (const char *args, int from_tty)$/;"	f	file:
info_breakpoints_command	gdb/breakpoint.c	/^info_breakpoints_command (const char *args, int from_tty)$/;"	f	file:
info_callback	sim/common/sim-profile.h	/^  PROFILE_INFO_CALLBACK_FN *info_callback;$/;"	m	struct:__anon655
info_cb	gdb/sol-thread.c	/^info_cb (const td_thrhandle_t *th, void *s)$/;"	f	file:
info_checkpoints_command	gdb/linux-fork.c	/^info_checkpoints_command (const char *arg, int from_tty)$/;"	f	file:
info_classes_command	gdb/objc-lang.c	/^info_classes_command (const char *regexp, int from_tty)$/;"	f	file:
info_command	gdb/cli/cli-cmds.c	/^info_command (const char *arg, int from_tty)$/;"	f	file:
info_common_command	gdb/f-valprint.c	/^info_common_command (const char *comname, int from_tty)$/;"	f	file:
info_common_command_for_block	gdb/f-valprint.c	/^info_common_command_for_block (const struct block *block, const char *comname,$/;"	f	file:
info_cpu_callback	sim/common/sim-profile.h	/^  PROFILE_INFO_CPU_CALLBACK_FN *info_cpu_callback;$/;"	m	struct:__anon655
info_dcache_command	gdb/dcache.c	/^info_dcache_command (const char *exp, int tty)$/;"	f	file:
info_dead_names_cmd	gdb/gnu-nat.c	/^info_dead_names_cmd (const char *args, int from_tty)$/;"	f	file:
info_display_command	gdb/printcmd.c	/^info_display_command (const char *ignore, int from_tty)$/;"	f	file:
info_dos_cmdlist	gdb/go32-nat.c	/^static struct cmd_list_element *info_dos_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
info_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names info_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
info_exceptions_command	gdb/ada-lang.c	/^info_exceptions_command (const char *regexp, int from_tty)$/;"	f	file:
info_ext_lang_command	gdb/symfile.c	/^info_ext_lang_command (const char *args, int from_tty)$/;"	f	file:
info_float_command	gdb/infcmd.c	/^info_float_command (const char *args, int from_tty)$/;"	f	file:
info_frame_command	gdb/stack.c	/^info_frame_command (const char *addr_exp, int from_tty)$/;"	f	file:
info_functions_command	gdb/symtab.c	/^info_functions_command (const char *regexp, int from_tty)$/;"	f	file:
info_guile_command	gdb/guile/guile.c	/^info_guile_command (const char *args, int from_tty)$/;"	f	file:
info_guile_list	gdb/guile/guile.c	/^static struct cmd_list_element *info_guile_list;$/;"	v	typeref:struct:cmd_list_element	file:
info_hash_count	bfd/dwarf2.c	/^  int info_hash_count;$/;"	m	struct:dwarf2_debug	file:
info_hash_entry	bfd/dwarf2.c	/^struct info_hash_entry$/;"	s	file:
info_hash_lookup_funcinfo	bfd/dwarf2.c	/^info_hash_lookup_funcinfo (struct info_hash_table *hash_table,$/;"	f	file:
info_hash_lookup_varinfo	bfd/dwarf2.c	/^info_hash_lookup_varinfo (struct info_hash_table *hash_table,$/;"	f	file:
info_hash_status	bfd/dwarf2.c	/^  int info_hash_status;$/;"	m	struct:dwarf2_debug	file:
info_hash_table	bfd/dwarf2.c	/^struct info_hash_table$/;"	s	file:
info_hash_table_newfunc	bfd/dwarf2.c	/^info_hash_table_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
info_inferiors_command	gdb/inferior.c	/^info_inferiors_command (const char *args, int from_tty)$/;"	f	file:
info_line_command	gdb/source.c	/^info_line_command (const char *arg, int from_tty)$/;"	f	file:
info_list	sim/common/sim-module.h	/^  MODULE_INFO_LIST *info_list;$/;"	m	struct:module_list
info_list_node	bfd/dwarf2.c	/^struct info_list_node$/;"	s	file:
info_locals_command	gdb/stack.c	/^info_locals_command (const char *args, int from_tty)$/;"	f
info_loongarch	gdb/loongarch-tdep.c	/^info_loongarch (const char *addr_exp, int from_tty)$/;"	f	file:
info_mach_exceptions_command	gdb/darwin-nat-info.c	/^info_mach_exceptions_command (const char *args, int from_tty)$/;"	f	file:
info_mach_port_command	gdb/darwin-nat-info.c	/^info_mach_port_command (const char *args, int from_tty)$/;"	f	file:
info_mach_ports_command	gdb/darwin-nat-info.c	/^info_mach_ports_command (const char *args, int from_tty)$/;"	f	file:
info_mach_region_command	gdb/darwin-nat-info.c	/^info_mach_region_command (const char *exp, int from_tty)$/;"	f	file:
info_mach_regions_command	gdb/darwin-nat-info.c	/^info_mach_regions_command (const char *args, int from_tty)$/;"	f	file:
info_mach_regions_recurse_command	gdb/darwin-nat-info.c	/^info_mach_regions_recurse_command (const char *args, int from_tty)$/;"	f	file:
info_mach_task_command	gdb/darwin-nat-info.c	/^info_mach_task_command (const char *args, int from_tty)$/;"	f	file:
info_mach_tasks_command	gdb/darwin-nat-info.c	/^info_mach_tasks_command (const char *args, int from_tty)$/;"	f	file:
info_mach_thread_command	gdb/darwin-nat-info.c	/^info_mach_thread_command (const char *args, int from_tty)$/;"	f	file:
info_mach_threads_command	gdb/darwin-nat-info.c	/^info_mach_threads_command (const char *args, int from_tty)$/;"	f	file:
info_macro_command	gdb/macrocmd.c	/^info_macro_command (const char *args, int from_tty)$/;"	f	file:
info_macros_command	gdb/macrocmd.c	/^info_macros_command (const char *args, int from_tty)$/;"	f	file:
info_mappings_callback	gdb/procfs.c	/^info_mappings_callback (struct prmap *map, find_memory_region_ftype ignore,$/;"	f	file:
info_mem_command	gdb/memattr.c	/^info_mem_command (const char *args, int from_tty)$/;"	f	file:
info_offset	gdb/ia64-tdep.c	/^    uint64_t info_offset;$/;"	m	struct:ia64_table_entry	file:
info_offset	gdb/ia64-tdep.c	/^    unw_word_t info_offset;$/;"	m	struct:ia64_unwind_table_entry	file:
info_or_types	gdb/dwarf2read.c	/^  struct dwarf2_section_info info_or_types;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
info_or_types_offset	gdb/dwarf2read.c	/^  bfd_size_type info_or_types_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
info_or_types_size	gdb/dwarf2read.c	/^  bfd_size_type info_or_types_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
info_osdata	gdb/osdata.c	/^info_osdata (const char *type)$/;"	f
info_osdata_command	gdb/osdata.c	/^info_osdata_command (const char *arg, int from_tty)$/;"	f	file:
info_p	sim/common/sim-hw.c	/^  int info_p;$/;"	m	struct:sim_hw	file:
info_plist	gdb/darwin-nat.c	/^static const unsigned char info_plist[]$/;"	v	file:
info_port_rights	gdb/gnu-nat.c	/^info_port_rights (const char *args, mach_port_type_t only)$/;"	f	file:
info_port_rights_cmd	gdb/gnu-nat.c	/^info_port_rights_cmd (const char *args, int from_tty)$/;"	f	file:
info_port_sets_cmd	gdb/gnu-nat.c	/^info_port_sets_cmd (const char *args, int from_tty)$/;"	f	file:
info_probe_column	gdb/probe.h	/^struct info_probe_column$/;"	s
info_probes_cmdlist_get	gdb/probe.c	/^info_probes_cmdlist_get (void)$/;"	f
info_probes_command	gdb/probe.c	/^info_probes_command (const char *arg, int from_tty)$/;"	f	file:
info_probes_dtrace_command	gdb/dtrace-probe.c	/^info_probes_dtrace_command (const char *arg, int from_tty)$/;"	f	file:
info_probes_for_spops	gdb/probe.c	/^info_probes_for_spops (const char *arg, int from_tty,$/;"	f
info_probes_stap_command	gdb/stap-probe.c	/^info_probes_stap_command (const char *arg, int from_tty)$/;"	f	file:
info_proc	gdb/corelow.c	/^core_target::info_proc (const char *args, enum info_proc_what request)$/;"	f	class:core_target
info_proc	gdb/fbsd-nat.c	/^fbsd_nat_target::info_proc (const char *args, enum info_proc_what what)$/;"	f	class:fbsd_nat_target
info_proc	gdb/gdbarch.c	/^  gdbarch_info_proc_ftype *info_proc;$/;"	m	struct:gdbarch	file:
info_proc	gdb/procfs.c	/^procfs_target::info_proc (const char *args, enum info_proc_what what)$/;"	f	class:procfs_target
info_proc	gdb/target.c	/^target_ops::info_proc (const char *args, enum info_proc_what what)$/;"	f	class:target_ops
info_proc_cmd	gdb/infcmd.c	/^info_proc_cmd (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_1	gdb/infcmd.c	/^info_proc_cmd_1 (const char *args, enum info_proc_what what, int from_tty)$/;"	f	file:
info_proc_cmd_all	gdb/infcmd.c	/^info_proc_cmd_all (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_cmdline	gdb/infcmd.c	/^info_proc_cmd_cmdline (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_cwd	gdb/infcmd.c	/^info_proc_cmd_cwd (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_exe	gdb/infcmd.c	/^info_proc_cmd_exe (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_mappings	gdb/infcmd.c	/^info_proc_cmd_mappings (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_stat	gdb/infcmd.c	/^info_proc_cmd_stat (const char *args, int from_tty)$/;"	f	file:
info_proc_cmd_status	gdb/infcmd.c	/^info_proc_cmd_status (const char *args, int from_tty)$/;"	f	file:
info_proc_mappings	gdb/procfs.c	/^info_proc_mappings (procinfo *pi, int summary)$/;"	f	file:
info_proc_what	gdb/defs.h	/^enum info_proc_what$/;"	g
info_program_command	gdb/infcmd.c	/^info_program_command (const char *args, int from_tty)$/;"	f	file:
info_ptr	bfd/dwarf2.c	/^  bfd_byte *info_ptr;$/;"	m	struct:dwarf2_debug	file:
info_ptr_end	bfd/dwarf2.c	/^  bfd_byte *info_ptr_end;$/;"	m	struct:dwarf2_debug	file:
info_ptr_memory	bfd/dwarf2.c	/^  bfd_byte *info_ptr_memory;$/;"	m	struct:dwarf2_debug	file:
info_ptr_unit	bfd/dwarf2.c	/^  bfd_byte *info_ptr_unit;$/;"	m	struct:comp_unit	file:
info_record	gdb/record-btrace.c	/^record_btrace_target::info_record ()$/;"	f	class:record_btrace_target
info_record	gdb/record-full.c	/^record_full_base_target::info_record ()$/;"	f	class:record_full_base_target
info_record	gdb/target-delegates.c	/^debug_target::info_record ()$/;"	f	class:debug_target
info_record	gdb/target-delegates.c	/^dummy_target::info_record ()$/;"	f	class:dummy_target
info_record	gdb/target-delegates.c	/^target_ops::info_record ()$/;"	f	class:target_ops
info_record_cmdlist	gdb/record.c	/^struct cmd_list_element *info_record_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element
info_record_command	gdb/record.c	/^info_record_command (const char *args, int from_tty)$/;"	f	file:
info_recv_rights_cmd	gdb/gnu-nat.c	/^info_recv_rights_cmd (const char *args, int from_tty)$/;"	f	file:
info_registers_command	gdb/infcmd.c	/^info_registers_command (const char *addr_exp, int from_tty)$/;"	f	file:
info_scope_command	gdb/tracepoint.c	/^info_scope_command (const char *args_in, int from_tty)$/;"	f	file:
info_selectors_command	gdb/objc-lang.c	/^info_selectors_command (const char *regexp, int from_tty)$/;"	f	file:
info_send_rights_cmd	gdb/gnu-nat.c	/^info_send_rights_cmd (const char *args, int from_tty)$/;"	f	file:
info_serial_command	gdb/ser-go32.c	/^info_serial_command (const char *arg, int from_tty)$/;"	f	file:
info_sharedlibrary_command	gdb/solib.c	/^info_sharedlibrary_command (const char *pattern, int from_tty)$/;"	f	file:
info_signals_command	gdb/infrun.c	/^info_signals_command (const char *signum_exp, int from_tty)$/;"	f	file:
info_skip_command	gdb/skip.c	/^info_skip_command (const char *arg, int from_tty)$/;"	f	file:
info_solthreads	gdb/sol-thread.c	/^info_solthreads (const char *args, int from_tty)$/;"	f	file:
info_source_command	gdb/source.c	/^info_source_command (const char *ignore, int from_tty)$/;"	f	file:
info_sources_command	gdb/symtab.c	/^info_sources_command (const char *ignore, int from_tty)$/;"	f	file:
info_spu_command	gdb/spu-tdep.c	/^info_spu_command (const char *args, int from_tty)$/;"	f	file:
info_spu_dma_cmdlist	gdb/spu-tdep.c	/^info_spu_dma_cmdlist (gdb_byte *buf, int nr, enum bfd_endian byte_order)$/;"	f	file:
info_spu_dma_command	gdb/spu-tdep.c	/^info_spu_dma_command (const char *args, int from_tty)$/;"	f	file:
info_spu_event_command	gdb/spu-tdep.c	/^info_spu_event_command (const char *args, int from_tty)$/;"	f	file:
info_spu_mailbox_command	gdb/spu-tdep.c	/^info_spu_mailbox_command (const char *args, int from_tty)$/;"	f	file:
info_spu_mailbox_list	gdb/spu-tdep.c	/^info_spu_mailbox_list (gdb_byte *buf, int nr, enum bfd_endian byte_order,$/;"	f	file:
info_spu_proxydma_command	gdb/spu-tdep.c	/^info_spu_proxydma_command (const char *args, int from_tty)$/;"	f	file:
info_spu_signal_command	gdb/spu-tdep.c	/^info_spu_signal_command (const char *args, int from_tty)$/;"	f	file:
info_static_tracepoint_markers_command	gdb/tracepoint.c	/^info_static_tracepoint_markers_command (const char *arg, int from_tty)$/;"	f	file:
info_symbol_command	gdb/printcmd.c	/^info_symbol_command (const char *arg, int from_tty)$/;"	f	file:
info_target_command	gdb/target.c	/^info_target_command (const char *args, int from_tty)$/;"	f	file:
info_task	gdb/ada-tasks.c	/^info_task (struct ui_out *uiout, const char *taskno_str, struct inferior *inf)$/;"	f	file:
info_tasks_command	gdb/ada-tasks.c	/^info_tasks_command (const char *arg, int from_tty)$/;"	f	file:
info_terminal_command	gdb/inflow.c	/^info_terminal_command (const char *arg, int from_tty)$/;"	f
info_threads_command	gdb/thread.c	/^info_threads_command (const char *arg, int from_tty)$/;"	f	file:
info_tracepoints_command	gdb/breakpoint.c	/^info_tracepoints_command (const char *args, int from_tty)$/;"	f	file:
info_tvariables_command	gdb/tracepoint.c	/^info_tvariables_command (const char *args, int from_tty)$/;"	f	file:
info_types_command	gdb/symtab.c	/^info_types_command (const char *regexp, int from_tty)$/;"	f	file:
info_variables_command	gdb/symtab.c	/^info_variables_command (const char *regexp, int from_tty)$/;"	f	file:
info_vector_command	gdb/infcmd.c	/^info_vector_command (const char *args, int from_tty)$/;"	f	file:
info_verbose	gdb/top.c	/^int info_verbose = 0;		\/* Default verbose msgs off.  *\/$/;"	v
info_vtbl_command	gdb/cp-support.c	/^info_vtbl_command (const char *arg, int from_tty)$/;"	f	file:
info_w32_cmdlist	gdb/windows-tdep.c	/^struct cmd_list_element *info_w32_cmdlist;$/;"	v	typeref:struct:cmd_list_element
info_w32_command	gdb/windows-tdep.c	/^info_w32_command (const char *args, int from_tty)$/;"	f	file:
info_watchpoints_command	gdb/breakpoint.c	/^info_watchpoints_command (const char *args, int from_tty)$/;"	f	file:
infolist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *infolist;$/;"	v	typeref:struct:cmd_list_element
inform	gdb/contrib/cleanup_check.py	/^    def inform(self):$/;"	m	class:MasterCleanup
infospucmdlist	gdb/spu-tdep.c	/^static struct cmd_list_element *infospucmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
infp	sim/testsuite/sim/sh/fipr.s	/^infp:	.long	0x7f800000$/;"	l
infpy_dealloc	gdb/python/py-inferior.c	/^infpy_dealloc (PyObject *obj)$/;"	f	file:
infpy_get_num	gdb/python/py-inferior.c	/^infpy_get_num (PyObject *self, void *closure)$/;"	f	file:
infpy_get_pid	gdb/python/py-inferior.c	/^infpy_get_pid (PyObject *self, void *closure)$/;"	f	file:
infpy_get_was_attached	gdb/python/py-inferior.c	/^infpy_get_was_attached (PyObject *self, void *closure)$/;"	f	file:
infpy_inf_data_key	gdb/python/py-inferior.c	/^static const struct inferior_data *infpy_inf_data_key;$/;"	v	typeref:struct:inferior_data	file:
infpy_is_valid	gdb/python/py-inferior.c	/^infpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
infpy_read_memory	gdb/python/py-inferior.c	/^infpy_read_memory (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
infpy_search_memory	gdb/python/py-inferior.c	/^infpy_search_memory (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
infpy_thread_from_thread_handle	gdb/python/py-inferior.c	/^infpy_thread_from_thread_handle (PyObject *self, PyObject *args, PyObject *kw)$/;"	f
infpy_threads	gdb/python/py-inferior.c	/^infpy_threads (PyObject *self, PyObject *args)$/;"	f	file:
infpy_write_memory	gdb/python/py-inferior.c	/^infpy_write_memory (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
infrun_async	gdb/infrun.c	/^infrun_async (int enable)$/;"	f
infrun_async_inferior_event_handler	gdb/infrun.c	/^infrun_async_inferior_event_handler (gdb_client_data data)$/;"	f	file:
infrun_async_inferior_event_token	gdb/infrun.c	/^static struct async_event_handler *infrun_async_inferior_event_token;$/;"	v	typeref:struct:async_event_handler	file:
infrun_inferior_exit	gdb/infrun.c	/^infrun_inferior_exit (struct inferior *inf)$/;"	f	file:
infrun_is_async	gdb/infrun.c	/^static int infrun_is_async = -1;$/;"	v	file:
infrun_thread_ptid_changed	gdb/infrun.c	/^infrun_thread_ptid_changed (ptid_t old_ptid, ptid_t new_ptid)$/;"	f	file:
infrun_thread_stop_requested	gdb/infrun.c	/^infrun_thread_stop_requested (ptid_t ptid)$/;"	f	file:
infrun_thread_thread_exit	gdb/infrun.c	/^infrun_thread_thread_exit (struct thread_info *tp, int silent)$/;"	f	file:
infun	zlib/contrib/blast/blast.c	/^    blast_in infun;             \/* input function provided by user *\/$/;"	m	struct:state	file:
ingdbmode	gdb/stubs/sh-stub.c	/^static int ingdbmode;$/;"	v	file:
inherit_abstract_dies	gdb/dwarf2read.c	/^inherit_abstract_dies (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
inheritance1	gdb/testsuite/gdb.cp/classes.cc	/^void inheritance1 (void)$/;"	f
inheritance1	gdb/testsuite/gdb.cp/misc.cc	/^void inheritance1 (void)$/;"	f
inheritance2	gdb/testsuite/gdb.cp/classes.cc	/^void inheritance2 (void)$/;"	f
inheritance2	gdb/testsuite/gdb.cp/misc.cc	/^void inheritance2 (void)$/;"	f
inheritance3	gdb/testsuite/gdb.cp/classes.cc	/^void inheritance3 (void)$/;"	f
inheritance3	gdb/testsuite/gdb.cp/misc.cc	/^void inheritance3 (void)$/;"	f
inheritance4	gdb/testsuite/gdb.cp/classes.cc	/^void inheritance4 (void)$/;"	f
inheritance4	gdb/testsuite/gdb.cp/misc.cc	/^void inheritance4 (void)$/;"	f
inhibit_common_definition	include/bfdlink.h	/^  unsigned int inhibit_common_definition : 1;$/;"	m	struct:bfd_link_info
inhibit_gdbinit	gdb/top.c	/^int inhibit_gdbinit = 0;$/;"	v
inhibit_section_map_updates	gdb/objfiles.c	/^inhibit_section_map_updates (struct program_space *pspace)$/;"	f
inhibited	sim/ppc/hw_opic.c	/^  int inhibited;$/;"	m	struct:_opic_timer	file:
inhow	zlib/contrib/blast/blast.c	/^    void *inhow;                \/* opaque information passed to infun() *\/$/;"	m	struct:state	file:
inishr	include/vms/eiha.h	/^  unsigned char inishr[4];$/;"	m	struct:vms_eiha
inishr_h	include/vms/eiha.h	/^  unsigned char inishr_h[4];$/;"	m	struct:vms_eiha
init	bfd/elf32-spu.c	/^  asection *init;$/;"	m	struct:spu_link_hash_table	file:
init	gdb/cli/cli-interp.c	/^cli_interp::init (bool top_level)$/;"	f	class:cli_interp
init	gdb/cli/cli-utils.c	/^number_or_range_parser::init (const char *string)$/;"	f	class:number_or_range_parser
init	gdb/gdbarch.c	/^  gdbarch_init_ftype *init;$/;"	m	struct:gdbarch_registration	file:
init	gdb/gdbserver/target.c	/^target_terminal::init ()$/;"	f	class:target_terminal
init	gdb/interps.h	/^  virtual void init (bool top_level)$/;"	f	class:interp
init	gdb/mi/mi-interp.c	/^mi_interp::init (bool top_level)$/;"	f	class:mi_interp
init	gdb/target.c	/^target_terminal::init (void)$/;"	f	class:target_terminal
init	gdb/testsuite/gdb.cp/virtfunc.cc	/^void init()$/;"	f
init	gdb/testsuite/gdb.dwarf2/fission-loclists-pie.S	/^init:$/;"	l
init	gdb/testsuite/gdb.perf/gm-std.cc	/^init ()$/;"	f	namespace:gm_std
init	gdb/tid-parse.c	/^tid_range_parser::init (const char *tidlist, int default_inferior)$/;"	f	class:tid_range_parser
init	gdb/tramp-frame.h	/^  void (*init) (const struct tramp_frame *self,$/;"	m	struct:tramp_frame
init	gdb/tui/tui-interp.c	/^tui_interp::init (bool top_level)$/;"	f	class:tui_interp
init	include/gdb/callback.h	/^  int (*init)     (host_callback *);$/;"	m	struct:host_callback_struct
init	opcodes/i386-gen.c	/^  const char *init;$/;"	m	struct:initializer	file:
init	opcodes/nios2-dis.c	/^  bfd_boolean init;$/;"	m	struct:_nios2_disassembler_state	file:
init	sim/arm/wrapper.c	/^init (void)$/;"	f	file:
init	sim/common/sim-model.h	/^  void (* init) (sim_cpu *);$/;"	m	struct:model
init	sim/erc32/erc32.c	/^    init, disabled, enabled, stopped$/;"	e	enum:wdog_type	file:
init	sim/h8300/writecode.c	/^init ()$/;"	f	file:
init	sim/ppc/device_table.h	/^  device_init_callbacks init;$/;"	m	struct:_device_callbacks
init	sim/ppc/emul_generic.h	/^  os_emul_init_handler *init;$/;"	m	struct:_os_emul
init	sim/ppc/hw_opic.c	/^  unsigned32 init;$/;"	m	struct:_hw_opic_device	file:
init	sim/testsuite/sim/sh/macl.s	/^init:$/;"	l
init0	gdb/testsuite/gdb.base/scope0.c	/^void init0 ()$/;"	f
init1	gdb/testsuite/gdb.base/scope1.c	/^void init1 ()$/;"	f
init_ALU2op	include/opcode/bfin.h	788;"	d
init_BRCC	include/opcode/bfin.h	827;"	d
init_CALLa	include/opcode/bfin.h	926;"	d
init_CC2dreg	include/opcode/bfin.h	1342;"	d
init_CC2stat	include/opcode/bfin.h	1560;"	d
init_CCflag	include/opcode/bfin.h	1519;"	d
init_CCmv	include/opcode/bfin.h	1470;"	d
init_COMP3op	include/opcode/bfin.h	1423;"	d
init_COMPI2opD	include/opcode/bfin.h	1643;"	d
init_COMPI2opP	include/opcode/bfin.h	1670;"	d
init_CaCTRL	include/opcode/bfin.h	1079;"	d
init_DSP32Alu	include/opcode/bfin.h	264;"	d
init_DSP32Mac	include/opcode/bfin.h	144;"	d
init_DSP32Mult	include/opcode/bfin.h	176;"	d
init_DSP32Shift	include/opcode/bfin.h	340;"	d
init_DSP32ShiftImm	include/opcode/bfin.h	410;"	d
init_DagMODik	include/opcode/bfin.h	1753;"	d
init_DagMODim	include/opcode/bfin.h	1717;"	d
init_DspLDST	include/opcode/bfin.h	659;"	d
init_LDIMMhalf	include/opcode/bfin.h	1304;"	d
init_LDST	include/opcode/bfin.h	523;"	d
init_LDSTidxI	include/opcode/bfin.h	469;"	d
init_LDSTii	include/opcode/bfin.h	572;"	d
init_LDSTiiFP	include/opcode/bfin.h	613;"	d
init_LDSTpmod	include/opcode/bfin.h	708;"	d
init_LOGI2op	include/opcode/bfin.h	749;"	d
init_Linkage	include/opcode/bfin.h	1200;"	d
init_LoopSetup	include/opcode/bfin.h	1250;"	d
init_PTR2op	include/opcode/bfin.h	1380;"	d
init_ProgCtrl	include/opcode/bfin.h	891;"	d
init_PseudoChr	include/opcode/bfin.h	1043;"	d
init_PseudoDbg	include/opcode/bfin.h	964;"	d
init_PseudoDbg_Assert	include/opcode/bfin.h	1011;"	d
init_PushPopMultiple	include/opcode/bfin.h	1125;"	d
init_PushPopReg	include/opcode/bfin.h	1165;"	d
init_RegMv	include/opcode/bfin.h	1603;"	d
init_TYPE_FLAGS	gdb/gdb-gdb.py	/^    def init_TYPE_FLAGS(self):$/;"	m	class:TypeFlagsPrinter
init_UJump	include/opcode/bfin.h	858;"	d
init__gdb_module	gdb/python/python.c	/^init__gdb_module (void)$/;"	f
init_ada_exception_breakpoint	gdb/breakpoint.c	/^init_ada_exception_breakpoint (struct breakpoint *b,$/;"	f
init_address_spaces	gdb/progspace.c	/^init_address_spaces (void)$/;"	f	file:
init_all_packet_configs	gdb/remote.c	/^init_all_packet_configs (void)$/;"	f	file:
init_and_make_win	gdb/tui/tui-layout.c	/^init_and_make_win (void *opaque_win_info, $/;"	f	file:
init_arc_disasm_info	opcodes/arc-dis.c	/^init_arc_disasm_info (struct disassemble_info *info)$/;"	f	file:
init_array	sim/common/hw-properties.c	/^  const void *init_array;$/;"	m	struct:hw_property_data	file:
init_array	sim/ppc/device.c	/^  const void *init_array;$/;"	m	struct:_device_property_entry	file:
init_array_element	gdb/eval.c	/^init_array_element (struct value *array, struct value *element,$/;"	f	file:
init_array_location	include/som/aout.h	/^  unsigned char init_array_location[4];$/;"	m	struct:som_external_header
init_array_location	include/som/internal.h	/^  unsigned int init_array_location;$/;"	m	struct:som_header
init_array_rep	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_array_rep($/;"	f
init_array_rep	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_array_rep(struct array_rep_info_t *linked_list, int seed)$/;"	f
init_array_total	include/som/aout.h	/^  unsigned char init_array_total[4];$/;"	m	struct:som_external_header
init_array_total	include/som/internal.h	/^  unsigned int init_array_total;$/;"	m	struct:som_header
init_avr_relax_info	bfd/elf32-avr.c	/^init_avr_relax_info (asection *sec)$/;"	f	file:
init_b_regs	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^init_b_regs 0;$/;"	l
init_b_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^init_b_regs 0;$/;"	l
init_bit_flags	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_bit_flags (struct bit_flags_t *bit_flags, unsigned a, unsigned b, unsigned g, unsigned d, unsigned e, unsigned o)$/;"	f
init_bit_flags	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_bit_flags ($/;"	f
init_bit_flags_char	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_bit_flags_char ($/;"	f
init_bit_flags_combo	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_bit_flags_combo (struct bit_flags_combo_t *bit_flags_combo, unsigned a, unsigned b, char ch1, unsigned g, unsigned d, char ch2, unsigned e, unsigned o)$/;"	f
init_bit_flags_combo	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_bit_flags_combo ($/;"	f
init_bit_flags_short	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_bit_flags_short ($/;"	f
init_blk_off	bfd/vms-lib.c	/^  unsigned short init_blk_off;$/;"	m	struct:vms_lib_iovec	file:
init_block	zlib/trees.c	/^local void init_block(s)$/;"	f
init_boolean_type	gdb/gdbtypes.c	/^init_boolean_type (struct objfile *objfile,$/;"	f
init_bpt	sim/erc32/func.c	/^init_bpt(sregs)$/;"	f
init_breakpoint_sal	gdb/breakpoint.c	/^init_breakpoint_sal (struct breakpoint *b, struct gdbarch *gdbarch,$/;"	f	file:
init_bufs	gdb/testsuite/gdb.base/find.c	/^init_bufs ()$/;"	f	file:
init_bufs	gdb/testsuite/gdb.python/py-inferior.c	/^init_bufs ()$/;"	f	file:
init_call_opcodes	bfd/elf32-xtensa.c	/^init_call_opcodes (void)$/;"	f	file:
init_callbacks	gdb/remote-sim.c	/^init_callbacks (void)$/;"	f	file:
init_catchpoint	gdb/breakpoint.c	/^init_catchpoint (struct breakpoint *b,$/;"	f
init_character_type	gdb/gdbtypes.c	/^init_character_type (struct objfile *objfile,$/;"	f
init_cli_cmds	gdb/cli/cli-cmds.c	/^init_cli_cmds (void)$/;"	f
init_cmd_lists	gdb/cli/cli-cmds.c	/^init_cmd_lists (void)$/;"	f
init_complex_type	gdb/gdbtypes.c	/^init_complex_type (struct objfile *objfile,$/;"	f
init_content_element	gdb/tui/tui-data.c	/^init_content_element (struct tui_win_element *element, $/;"	f	file:
init_cpu	sim/common/sim-model.h	/^  void (* init_cpu) (sim_cpu *);$/;"	m	struct:__anon634
init_cpu	sim/rl78/cpu.c	/^init_cpu (void)$/;"	f
init_cu_die_reader	gdb/dwarf2read.c	/^init_cu_die_reader (struct die_reader_specs *reader,$/;"	f	file:
init_cutu_and_read_dies	gdb/dwarf2read.c	/^init_cutu_and_read_dies (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
init_cutu_and_read_dies_no_follow	gdb/dwarf2read.c	/^init_cutu_and_read_dies_no_follow (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
init_cutu_and_read_dies_simple	gdb/dwarf2read.c	/^init_cutu_and_read_dies_simple (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
init_decfloat_type	gdb/gdbtypes.c	/^init_decfloat_type (struct objfile *objfile, int bit, const char *name)$/;"	f
init_disassemble_info	opcodes/dis-init.c	/^init_disassemble_info (struct disassemble_info *info, void *stream,$/;"	f
init_dsp	sim/sh/interp.c	/^init_dsp (struct bfd *abfd)$/;"	f	file:
init_ebb	bfd/elf32-xtensa.c	/^init_ebb (ebb_t *ebb,$/;"	f	file:
init_ebb_constraint	bfd/elf32-xtensa.c	/^init_ebb_constraint (ebb_constraint *c)$/;"	f	file:
init_entries	include/opcode/cgen.h	/^  CGEN_KEYWORD_ENTRY *init_entries;$/;"	m	struct:cgen_keyword
init_entries	include/opcode/cgen.h	/^  const CGEN_HW_ENTRY *init_entries;$/;"	m	struct:__anon1388
init_entries	include/opcode/cgen.h	/^  const CGEN_INSN *init_entries;$/;"	m	struct:__anon1400
init_entries	include/opcode/cgen.h	/^  const CGEN_OPERAND *init_entries;$/;"	m	struct:__anon1392
init_entry_point_info	gdb/symfile.c	/^init_entry_point_info (struct objfile *objfile)$/;"	f	file:
init_env	gdb/python/lib/gdb/command/explore.py	/^    def init_env():$/;"	m	class:Explorer
init_error_tables	libiberty/strerror.c	/^init_error_tables (void)$/;"	f	file:
init_event	sim/erc32/func.c	/^init_event()$/;"	f
init_fbsd_gdbarch_data	gdb/fbsd-tdep.c	/^init_fbsd_gdbarch_data (struct gdbarch *gdbarch)$/;"	f	file:
init_five_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_five_chars (struct five_char_t *five_char, char init_val1, char init_val2, char init_val3, char init_val4, char init_val5)$/;"	f
init_five_chars	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_five_chars ($/;"	f
init_float_type	gdb/gdbtypes.c	/^init_float_type (struct objfile *objfile,$/;"	f
init_floats	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^void init_floats()$/;"	f
init_flt	gdb/testsuite/gdb.python/py-pp-maint.c	/^init_flt (struct function_lookup_test *p, int x, int y)$/;"	f
init_flt	gdb/testsuite/gdb.python/py-pp-registration.c	/^init_flt (struct function_lookup_test *p, int x, int y)$/;"	f
init_for_no_shell	gdb/nat/fork-inferior.c	/^execv_argv::init_for_no_shell (const char *exec_file,$/;"	f	class:execv_argv
init_for_shell	gdb/nat/fork-inferior.c	/^execv_argv::init_for_shell (const char *exec_file,$/;"	f	class:execv_argv
init_fork_list	gdb/linux-fork.c	/^init_fork_list (void)$/;"	f	file:
init_function	include/bfdlink.h	/^  const char *init_function;$/;"	m	struct:bfd_link_info
init_gen_win_info	gdb/tui/tui-layout.c	/^init_gen_win_info (struct tui_gen_win_info *win_info, $/;"	f	file:
init_germanic_plural	intl/plural-exp.c	/^init_germanic_plural ()$/;"	f	file:
init_gnuv2_ops	gdb/gnu-v2-abi.c	/^init_gnuv2_ops (void)$/;"	f	file:
init_gnuv3_ops	gdb/gnu-v3-abi.c	/^init_gnuv3_ops (void)$/;"	f	file:
init_got_offset	bfd/elf-bfd.h	/^  union gotplt_union init_got_offset;$/;"	m	struct:elf_link_hash_table	typeref:union:elf_link_hash_table::gotplt_union
init_got_refcount	bfd/elf-bfd.h	/^  union gotplt_union init_got_refcount;$/;"	m	struct:elf_link_hash_table	typeref:union:elf_link_hash_table::gotplt_union
init_header_files	gdb/dbxread.c	/^init_header_files (void)$/;"	f
init_history	gdb/top.c	/^init_history (void)$/;"	f
init_i386nto_ops	gdb/i386-nto-tdep.c	/^init_i386nto_ops (void)$/;"	f	file:
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^init_i_regs 0;$/;"	l
init_i_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^init_i_regs 0;$/;"	l
init_idesc	sim/cris/decodev10.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/cris/decodev32.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/frv/decode.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/iq2000/decode.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/lm32/decode.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/m32r/decode.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/m32r/decode2.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/m32r/decodex.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/or1k/decode.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/sh64/decode-compact.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_idesc	sim/sh64/decode-media.c	/^init_idesc (SIM_CPU *cpu, IDESC *id, const struct insn_sem *t)$/;"	f	file:
init_if_undefined_command	gdb/value.c	/^init_if_undefined_command (const char* args, int from_tty)$/;"	f	file:
init_input	readline/doc/texi2html	/^sub init_input {$/;"	s
init_insn_reloc	bfd/elfxx-sparc.c	/^init_insn_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
init_int_char_combo	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_int_char_combo (struct int_char_combo_t *combo, int init_val1, char init_val2)$/;"	f
init_int_char_combo	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_int_char_combo ($/;"	f
init_integer_type	gdb/gdbtypes.c	/^init_integer_type (struct objfile *objfile,$/;"	f
init_iters	gdb/testsuite/gdb.trace/tspeed.c	/^int init_iters = 10 * 1000;$/;"	v
init_keys	zlib/contrib/minizip/crypt.h	/^static void init_keys(const char* passwd,unsigned long* pkeys,const z_crc_t* pcrc_32_tab)$/;"	f
init_l_regs	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^init_l_regs 0;$/;"	l
init_l_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^init_l_regs 0;$/;"	l
init_line_structures	readline/display.c	/^init_line_structures (minsize)$/;"	f	file:
init_lineno	gdb/coffread.c	/^init_lineno (bfd *abfd, long offset, int size)$/;"	f	file:
init_linkedlist	zlib/contrib/minizip/zip.c	/^local void init_linkedlist(linkedlist_data* ll)$/;"	f
init_linux_gdbarch_data	gdb/linux-tdep.c	/^init_linux_gdbarch_data (struct gdbarch *gdbarch)$/;"	f	file:
init_list	sim/common/sim-module.h	/^  MODULE_INIT_LIST *init_list;$/;"	m	struct:module_list
init_literal_value	bfd/elf32-xtensa.c	/^init_literal_value (literal_value *lit,$/;"	f	file:
init_loaded_scripts_info	gdb/auto-load.c	/^init_loaded_scripts_info (struct auto_load_pspace_info *pspace_info)$/;"	f	file:
init_m_regs	sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s	/^init_m_regs -1;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstii_ld_preg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s	/^init_m_regs 0;$/;"	l
init_m_regs	sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s	/^init_m_regs 0;$/;"	l
init_main	gdb/top.c	/^init_main (void)$/;"	f	file:
init_mem	sim/m32c/mem.c	/^init_mem (void)$/;"	f
init_mem	sim/rl78/mem.c	/^init_mem (void)$/;"	f
init_mem	sim/rx/mem.c	/^init_mem (void)$/;"	f
init_mep_all_cop_isas_mask	opcodes/mep-opc.c	/^init_mep_all_cop_isas_mask (void)$/;"	f
init_mep_all_core_isas_mask	opcodes/mep-opc.c	/^init_mep_all_core_isas_mask (void)$/;"	f
init_named_socket	gdb/gdbserver/tracepoint.c	/^init_named_socket (const char *name)$/;"	f	file:
init_next_block	bfd/vms-lib.c	/^  file_ptr init_next_block;$/;"	m	struct:vms_lib_iovec	file:
init_nfp3200_priv	opcodes/nfp-dis.c	/^init_nfp3200_priv (nfp_priv_data * priv, struct disassemble_info *dinfo)$/;"	f	file:
init_nfp6000_mecsr_sec	opcodes/nfp-dis.c	/^init_nfp6000_mecsr_sec (nfp_priv_data * priv, Elf_Internal_Shdr * sec,$/;"	f	file:
init_nfp6000_priv	opcodes/nfp-dis.c	/^init_nfp6000_priv (nfp_priv_data * priv, struct disassemble_info *dinfo)$/;"	f	file:
init_nfp_priv	opcodes/nfp-dis.c	/^init_nfp_priv (struct disassemble_info *dinfo)$/;"	f	file:
init_nodebug_var_type	gdb/gdbtypes.c	/^init_nodebug_var_type (struct objfile *objfile, const char *name)$/;"	f	file:
init_nto_inferior	gdb/gdbserver/nto-low.c	/^init_nto_inferior (struct nto_inferior *nto_inferior)$/;"	f	file:
init_objfile_sect_indices	gdb/symfile.c	/^init_objfile_sect_indices (struct objfile *objfile)$/;"	f	file:
init_offset	bfd/pef.h	/^  unsigned long init_offset;$/;"	m	struct:bfd_pef_loader_header
init_offset	include/coff/xcoff.h	/^  int	init_offset;$/;"	m	struct:__rtinit
init_one_double	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_one_double (struct one_double_t *one_double, double init_val)$/;"	f
init_one_double	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_one_double ( struct one_double_t *one_double, double init_val)$/;"	f
init_op_single_format_table	bfd/elf32-xtensa.c	/^init_op_single_format_table (void)$/;"	f	file:
init_osabi	gdb/osabi.c	/^  void (*init_osabi)(struct gdbarch_info, struct gdbarch *);$/;"	m	struct:gdb_osabi_handler	file:
init_p	gdb/gdbarch.c	/^  int init_p;$/;"	m	struct:gdbarch_data	file:
init_page_info	gdb/utils.c	/^init_page_info (void)$/;"	f
init_plt_offset	bfd/elf-bfd.h	/^  union gotplt_union init_plt_offset;$/;"	m	struct:elf_link_hash_table	typeref:union:elf_link_hash_table::gotplt_union
init_plt_refcount	bfd/elf-bfd.h	/^  union gotplt_union init_plt_refcount;$/;"	m	struct:elf_link_hash_table	typeref:union:elf_link_hash_table::gotplt_union
init_pointer_index	include/som/aout.h	/^  unsigned char init_pointer_index[4];$/;"	m	struct:som_external_space_dictionary_record
init_pointer_index	include/som/internal.h	/^  int init_pointer_index;$/;"	m	struct:som_space_dictionary_record
init_pointer_quantity	include/som/aout.h	/^  unsigned char init_pointer_quantity[4];$/;"	m	struct:som_external_space_dictionary_record
init_pointer_quantity	include/som/internal.h	/^  unsigned int init_pointer_quantity;$/;"	m	struct:som_space_dictionary_record
init_pointer_type	gdb/gdbtypes.c	/^init_pointer_type (struct objfile *objfile,$/;"	f
init_pointers	sim/h8300/compile.c	/^init_pointers (SIM_DESC sd)$/;"	f	file:
init_pointers	sim/sh/interp.c	/^init_pointers (void)$/;"	f	file:
init_pointers_needed	sim/h8300/compile.c	/^static int init_pointers_needed = 1;$/;"	v	file:
init_port	sim/ppc/hw_opic.c	/^  int init_port;$/;"	m	struct:_opic_interrupt_destination	file:
init_print_arg_state	opcodes/mips-dis.c	/^init_print_arg_state (struct mips_print_arg_state *state)$/;"	f	file:
init_procfs_targets	gdb/nto-procfs.c	/^init_procfs_targets (void)$/;"	f	file:
init_prot	include/mach-o/external.h	/^  unsigned char init_prot[4];$/;"	m	struct:mach_o_dyld_cache_mapping_info_external
init_psymbol_list	gdb/psymtab.c	/^init_psymbol_list (struct objfile *objfile, int total_symbols)$/;"	f
init_raw_breakpoint	gdb/breakpoint.c	/^init_raw_breakpoint (struct breakpoint *b, struct gdbarch *gdbarch,$/;"	f	file:
init_raw_breakpoint_without_location	gdb/breakpoint.c	/^init_raw_breakpoint_without_location (struct breakpoint *b,$/;"	f	file:
init_readline	readline/examples/rlptytest.c	/^init_readline (int inputfd, int outputfd) $/;"	f	file:
init_reg	gdb/dwarf2-frame.c	/^  void (*init_reg) (struct gdbarch *, int, struct dwarf2_frame_state_reg *,$/;"	m	struct:dwarf2_frame_ops	file:
init_regcache_descr	gdb/regcache.c	/^init_regcache_descr (struct gdbarch *gdbarch)$/;"	f	file:
init_register_cache	gdb/gdbserver/regcache.c	/^init_register_cache (struct regcache *regcache,$/;"	f
init_regs	sim/erc32/exec.c	/^init_regs(sregs)$/;"	f
init_regs	sim/m32c/reg.c	/^init_regs (void)$/;"	f
init_regs	sim/rx/reg.c	/^init_regs (void)$/;"	f
init_reloc_cookie	bfd/coffgen.c	/^init_reloc_cookie (struct coff_reloc_cookie *cookie,$/;"	f	file:
init_reloc_cookie	bfd/elflink.c	/^init_reloc_cookie (struct elf_reloc_cookie *cookie,$/;"	f	file:
init_reloc_cookie_for_section	bfd/coffgen.c	/^init_reloc_cookie_for_section (struct coff_reloc_cookie *cookie,$/;"	f	file:
init_reloc_cookie_for_section	bfd/elflink.c	/^init_reloc_cookie_for_section (struct elf_reloc_cookie *cookie,$/;"	f	file:
init_reloc_cookie_rels	bfd/coffgen.c	/^init_reloc_cookie_rels (struct coff_reloc_cookie *cookie,$/;"	f	file:
init_reloc_cookie_rels	bfd/elflink.c	/^init_reloc_cookie_rels (struct elf_reloc_cookie *cookie,$/;"	f	file:
init_remote_name	gdb/ia64-libunwind-tdep.c	/^static char *init_remote_name = STRINGIFY(UNW_OBJ(init_remote));$/;"	v	file:
init_s	gdb/testsuite/gdb.guile/scm-frame-args.c	/^init_s (struct s *s, int m)$/;"	f
init_s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^void init_s(struct s *s, int a)$/;"	f
init_s	gdb/testsuite/gdb.python/py-frame-args.c	/^init_s (struct s *s, int m)$/;"	f
init_s	gdb/testsuite/gdb.python/py-pp-maint.c	/^init_s (struct s *s, int a)$/;"	f
init_s	gdb/testsuite/gdb.python/py-pp-registration.c	/^init_s (struct s *s, int a)$/;"	f
init_s	gdb/testsuite/gdb.python/py-prettyprint.c	/^void init_s(struct s *s, int a)$/;"	f
init_section	bfd/pef.h	/^  long init_section;$/;"	m	struct:bfd_pef_loader_header
init_section_cache	bfd/elf32-xtensa.c	/^init_section_cache (section_cache_t *sec_cache)$/;"	f	file:
init_serial	gdb/stubs/sh-stub.c	/^init_serial (void)$/;"	f
init_signal_tables	libiberty/strsignal.c	/^init_signal_tables (void)$/;"	f	file:
init_signals	sim/erc32/func.c	/^init_signals()$/;"	f
init_sim	sim/erc32/erc32.c	/^init_sim()$/;"	f
init_sim_regno_table	gdb/rs6000-tdep.c	/^init_sim_regno_table (struct gdbarch *arch)$/;"	f	file:
init_small_structs	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_small_structs ($/;"	f
init_source_path	gdb/source.c	/^init_source_path (void)$/;"	f
init_source_reloc	bfd/elf32-xtensa.c	/^init_source_reloc (source_reloc *reloc,$/;"	f	file:
init_spu_disassemble	opcodes/spu-dis.c	/^init_spu_disassemble (void)$/;"	f	file:
init_ss	gdb/testsuite/gdb.guile/scm-frame-args.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.guile/scm-objfile-script.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^void init_ss(struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.guile/scm-section-script.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.python/py-frame-args.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.python/py-objfile-script.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.python/py-pp-maint.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.python/py-prettyprint.c	/^void init_ss(struct ss *s, int a, int b)$/;"	f
init_ss	gdb/testsuite/gdb.python/py-section-script.c	/^init_ss (struct ss *s, int a, int b)$/;"	f
init_stack	gdb/stubs/sh-stub.c	/^int init_stack[init_stack_size] __attribute__ ((section ("stack"))) = {0};$/;"	v
init_stack_size	gdb/stubs/sh-stub.c	229;"	d	file:
init_stdio	sim/erc32/erc32.c	/^init_stdio()$/;"	f
init_str	bfd/elf32-arc.c	/^char * init_str = INIT_SYM_STRING;$/;"	v
init_string	bfd/doc/chew.c	/^init_string (buffer)$/;"	f	file:
init_string	gdb/testsuite/gdb.base/charset.c	/^init_string (char string[],$/;"	f
init_string_with_size	bfd/doc/chew.c	/^init_string_with_size (buffer, size)$/;"	f	file:
init_stringtab	gdb/coffread.c	/^init_stringtab (bfd *abfd, long offset)$/;"	f	file:
init_stringtab	gdb/xcoffread.c	/^init_stringtab (bfd *abfd, file_ptr offset, struct objfile *objfile)$/;"	f	file:
init_struct_rep	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_struct_rep(struct small_rep_info_t *small_struct, int seed)$/;"	f
init_struct_rep	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_struct_rep($/;"	f
init_stub	gdb/testsuite/gdb.base/gnu-ifunc.c	/^init_stub (int arg)$/;"	f
init_syntax_once	libiberty/regex.c	/^init_syntax_once (void)$/;"	f	file:
init_syscall_table	gdb/proc-events.c	/^init_syscall_table (void)$/;"	f	file:
init_syscalls_info	gdb/xml-syscall.c	/^init_syscalls_info (struct gdbarch *gdbarch)$/;"	f	file:
init_tables	opcodes/epiphany-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/fr30-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/frv-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/ip2k-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/iq2000-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/lm32-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/m32c-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/m32r-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/mep-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/mt-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/or1k-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/xc16x-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	opcodes/xstormy16-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	sim/cris/cris-desc.c	/^init_tables (void)$/;"	f	file:
init_tables	sim/sh64/sh-desc.c	/^init_tables (void)$/;"	f	file:
init_target_desc	gdb/gdbserver/tdesc.c	/^init_target_desc (struct target_desc *tdesc,$/;"	f
init_thread_list	gdb/thread.c	/^init_thread_list (void)$/;"	f
init_thread_stepping_state	gdb/infrun.c	/^init_thread_stepping_state (struct thread_info *tss)$/;"	f
init_three_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_three_chars (struct three_char_t *three_char, char init_val1, char init_val2, char init_val3)$/;"	f
init_three_chars	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_three_chars ($/;"	f
init_trace_buffer	gdb/gdbserver/tracepoint.c	/^init_trace_buffer (LONGEST bufsize)$/;"	f	file:
init_tu_and_read_dwo_dies	gdb/dwarf2read.c	/^init_tu_and_read_dwo_dies (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
init_two_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_two_chars (struct two_char_t *two_char, char init_val1, char init_val2)$/;"	f
init_two_floats	gdb/testsuite/gdb.base/call-ar-st.c	/^void init_two_floats (struct two_floats_t *two_floats, float init_val1, float init_val2)$/;"	f
init_two_floats	gdb/testsuite/gdb.base/call-rt-st.c	/^void init_two_floats ($/;"	f
init_type	gdb/gdbtypes.c	/^init_type (struct objfile *objfile, enum type_code code, int bit,$/;"	f
init_utf32	gdb/testsuite/gdb.base/charset.c	/^init_utf32 ()$/;"	f
init_value	sim/frv/registers.h	/^  USI init_value;     \/* initial value *\/$/;"	m	struct:__anon225
init_vector_type	gdb/gdbtypes.c	/^init_vector_type (struct type *elt_type, int n)$/;"	f
init_w32_command_list	gdb/windows-tdep.c	/^init_w32_command_list (void)$/;"	f
init_wait_for_inferior	gdb/infrun.c	/^init_wait_for_inferior (void)$/;"	f
init_win_info	gdb/tui/tui-data.c	/^init_win_info (struct tui_win_info *win_info)$/;"	f	file:
init_xtensa_relax_info	bfd/elf32-xtensa.c	/^init_xtensa_relax_info (asection *sec)$/;"	f	file:
inited	gdb/interps.h	/^  bool inited;$/;"	m	class:interp
initial	gdb/dwarf2-frame.h	/^  struct dwarf2_frame_state_reg_info initial {};$/;"	s	struct:dwarf2_frame_state
initial	sim/ppc/hw_sem.c	/^  int initial;$/;"	m	struct:_hw_sem_device	file:
initial_address	gdb/gnulib/import/alloca.c	/^    long initial_address;       \/* Address of initial segment.  *\/$/;"	m	struct:stk_stat	file:
initial_address	libiberty/alloca.c	/^    long initial_address;	\/* Address of initial segment.  *\/$/;"	m	struct:stk_stat	file:
initial_gdb_ttystate	gdb/inflow.c	/^static serial_ttystate initial_gdb_ttystate;$/;"	v	file:
initial_insn_length	bfd/elf-eh-frame.c	/^  unsigned char initial_insn_length;$/;"	m	struct:cie	file:
initial_instructions	bfd/elf-eh-frame.c	/^  unsigned char initial_instructions[50];$/;"	m	struct:cie	file:
initial_instructions	gdb/dwarf2-frame.c	/^  const gdb_byte *initial_instructions;$/;"	m	struct:dwarf2_cie	file:
initial_length_size	gdb/dwarf2read.c	/^  unsigned int initial_length_size;$/;"	m	struct:comp_unit_head	file:
initial_loc	bfd/elf-bfd.h	/^  bfd_vma initial_loc;$/;"	m	struct:eh_frame_array_ent
initial_location	gdb/dwarf2-frame.c	/^  CORE_ADDR initial_location;$/;"	m	struct:dwarf2_fde	file:
initial_size	gdb/gnulib/import/alloca.c	/^    long initial_size;          \/* Size of initial segment.  *\/$/;"	m	struct:stk_stat	file:
initial_size	libiberty/alloca.c	/^    long initial_size;		\/* Size of initial segment.  *\/$/;"	m	struct:stk_stat	file:
initial_sp	gdb/rs6000-tdep.c	/^  CORE_ADDR initial_sp;$/;"	m	struct:rs6000_frame_cache	file:
initial_stuff	gdb/gdbserver/win32-low.h	/^  void (*initial_stuff) (void);$/;"	m	struct:win32_target_ops
initial_value	gdb/gdbserver/tracepoint.c	/^  LONGEST initial_value;$/;"	m	struct:trace_state_variable	file:
initial_value	gdb/tracepoint.h	/^  LONGEST initial_value = 0;$/;"	m	struct:trace_state_variable
initial_value	gdb/tracepoint.h	/^  LONGEST initial_value;$/;"	m	struct:uploaded_tsv
initial_value_keyword	gdb/guile/scm-param.c	/^static SCM initial_value_keyword;$/;"	v	file:
initialization_length	include/som/aout.h	/^  unsigned char initialization_length[4];$/;"	m	struct:som_external_subspace_dictionary_record
initialization_length	include/som/internal.h	/^  unsigned int initialization_length;$/;"	m	struct:som_subspace_dictionary_record
initialize	gdb/testsuite/gdb.mi/mi-read-memory.c	/^initialize (void)$/;"	f	file:
initialize	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^static void initialize (void)$/;"	f	file:
initialize	gdb/testsuite/gdb.reverse/insn-reverse-arm.c	/^static void initialize (void)$/;"	f	file:
initialize	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^initialize (void)$/;"	f	file:
initialize	gdb/testsuite/gdb.reverse/insn-reverse.c	/^initialize (void)$/;"	f	file:
initializeRemcomErrorFrame	gdb/stubs/m68k-stub.c	/^initializeRemcomErrorFrame (void)$/;"	f
initialize_ada_catchpoint_ops	gdb/ada-lang.c	/^initialize_ada_catchpoint_ops (void)$/;"	f	file:
initialize_async_io	gdb/gdbserver/remote-utils.c	/^initialize_async_io (void)$/;"	f
initialize_async_signal_handlers	gdb/event-loop.c	/^initialize_async_signal_handlers (void)$/;"	f
initialize_block_iterator	gdb/block.c	/^initialize_block_iterator (const struct block *block,$/;"	f	file:
initialize_breakpoint_ops	gdb/breakpoint.c	/^initialize_breakpoint_ops (void)$/;"	f
initialize_current_architecture	gdb/arch-utils.c	/^initialize_current_architecture (void)$/;"	f
initialize_decoder_tree	opcodes/aarch64-gen.c	/^initialize_decoder_tree (void)$/;"	f	file:
initialize_defaults	gdb/linespec.c	/^initialize_defaults (struct symtab **default_symtab, int *default_line)$/;"	f	file:
initialize_event_loop	gdb/gdbserver/event-loop.c	/^initialize_event_loop (void)$/;"	f
initialize_explicit_location	gdb/location.c	/^initialize_explicit_location (struct explicit_location *explicit_loc)$/;"	f
initialize_fast_tracepoint_trampoline_buffer	gdb/gdbserver/linux-i386-ipa.c	/^initialize_fast_tracepoint_trampoline_buffer (void)$/;"	f	file:
initialize_file_ftype	gdb/defs.h	/^typedef void initialize_file_ftype (void);$/;"	t
initialize_gdb_module	gdb/guile/guile.c	/^initialize_gdb_module (void *data)$/;"	f	file:
initialize_index	opcodes/aarch64-gen.c	/^initialize_index (const struct aarch64_opcode* table)$/;"	f	file:
initialize_inferiors	gdb/inferior.c	/^initialize_inferiors (void)$/;"	f
initialize_low	gdb/gdbserver/linux-low.c	/^initialize_low (void)$/;"	f
initialize_low	gdb/gdbserver/lynx-low.c	/^initialize_low (void)$/;"	f
initialize_low	gdb/gdbserver/nto-low.c	/^initialize_low (void)$/;"	f
initialize_low	gdb/gdbserver/spu-low.c	/^initialize_low (void)$/;"	f
initialize_low	gdb/gdbserver/win32-low.c	/^initialize_low (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-aarch64-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-arm-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-bfin-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-cris-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-crisv32-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-ia64-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-loongarch-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-m32r-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-m68k-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-mips-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-nios2-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-ppc-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-s390-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-sh-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-sparc-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-tic6x-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-tile-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-x86-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch	gdb/gdbserver/linux-xtensa-low.c	/^initialize_low_arch (void)$/;"	f
initialize_low_arch_aarch32	gdb/gdbserver/linux-aarch32-low.c	/^initialize_low_arch_aarch32 (void)$/;"	f
initialize_low_tdesc	gdb/gdbserver/linux-aarch64-tdesc-selftest.c	/^initialize_low_tdesc ()$/;"	f
initialize_low_tdesc	gdb/gdbserver/linux-x86-tdesc-selftest.c	/^initialize_low_tdesc ()$/;"	f
initialize_low_tracepoint	gdb/gdbserver/linux-aarch64-ipa.c	/^initialize_low_tracepoint (void)$/;"	f
initialize_low_tracepoint	gdb/gdbserver/linux-amd64-ipa.c	/^initialize_low_tracepoint (void)$/;"	f
initialize_low_tracepoint	gdb/gdbserver/linux-i386-ipa.c	/^initialize_low_tracepoint (void)$/;"	f
initialize_low_tracepoint	gdb/gdbserver/linux-ppc-ipa.c	/^initialize_low_tracepoint (void)$/;"	f
initialize_low_tracepoint	gdb/gdbserver/linux-s390-ipa.c	/^initialize_low_tracepoint (void)$/;"	f
initialize_mmix_dis_info	opcodes/mmix-dis.c	/^initialize_mmix_dis_info (struct disassemble_info *info)$/;"	f	file:
initialize_notif	gdb/gdbserver/notif.c	/^initialize_notif (void)$/;"	f
initialize_objfile_symbol	gdb/symtab.c	/^initialize_objfile_symbol (struct symbol *sym)$/;"	f
initialize_objfile_symbol_1	gdb/symtab.c	/^initialize_objfile_symbol_1 (struct symbol *sym)$/;"	f	file:
initialize_ordinary_address_classes	gdb/symtab.c	/^initialize_ordinary_address_classes (void)$/;"	f	file:
initialize_progspace	gdb/progspace.c	/^initialize_progspace (void)$/;"	f
initialize_readline	readline/examples/fileman.c	/^initialize_readline ()$/;"	f
initialize_regsets_info	gdb/gdbserver/linux-low.c	/^initialize_regsets_info (struct regsets_info *info)$/;"	f
initialize_remote_fileio	gdb/remote-fileio.c	/^initialize_remote_fileio (struct cmd_list_element *remote_set_cmdlist,$/;"	f
initialize_scheme_side	gdb/guile/guile.c	/^initialize_scheme_side (void)$/;"	f	file:
initialize_signal_catchpoint_ops	gdb/break-catch-sig.c	/^initialize_signal_catchpoint_ops (void)$/;"	f	file:
initialize_stdin_serial	gdb/inflow.c	/^initialize_stdin_serial (void)$/;"	f
initialize_syscall_catchpoint_ops	gdb/break-catch-syscall.c	/^initialize_syscall_catchpoint_ops (void)$/;"	f	file:
initialize_targets	gdb/target.c	/^initialize_targets (void)$/;"	f
initialize_tdesc_arc_arcompact	gdb/features/arc-arcompact.c	/^initialize_tdesc_arc_arcompact (void)$/;"	f	file:
initialize_tdesc_arc_v2	gdb/features/arc-v2.c	/^initialize_tdesc_arc_v2 (void)$/;"	f	file:
initialize_tdesc_arm_with_iwmmxt	gdb/features/arm/arm-with-iwmmxt.c	/^initialize_tdesc_arm_with_iwmmxt (void)$/;"	f	file:
initialize_tdesc_arm_with_m	gdb/features/arm/arm-with-m.c	/^initialize_tdesc_arm_with_m (void)$/;"	f	file:
initialize_tdesc_arm_with_m_fpa_layout	gdb/features/arm/arm-with-m-fpa-layout.c	/^initialize_tdesc_arm_with_m_fpa_layout (void)$/;"	f	file:
initialize_tdesc_arm_with_m_vfp_d16	gdb/features/arm/arm-with-m-vfp-d16.c	/^initialize_tdesc_arm_with_m_vfp_d16 (void)$/;"	f	file:
initialize_tdesc_arm_with_neon	gdb/features/arm/arm-with-neon.c	/^initialize_tdesc_arm_with_neon (void)$/;"	f	file:
initialize_tdesc_arm_with_vfpv2	gdb/features/arm/arm-with-vfpv2.c	/^initialize_tdesc_arm_with_vfpv2 (void)$/;"	f	file:
initialize_tdesc_arm_with_vfpv3	gdb/features/arm/arm-with-vfpv3.c	/^initialize_tdesc_arm_with_vfpv3 (void)$/;"	f	file:
initialize_tdesc_microblaze	gdb/features/microblaze.c	/^initialize_tdesc_microblaze (void)$/;"	f	file:
initialize_tdesc_microblaze_with_stack_protect	gdb/features/microblaze-with-stack-protect.c	/^initialize_tdesc_microblaze_with_stack_protect (void)$/;"	f	file:
initialize_tdesc_mips64_dsp_linux	gdb/features/mips64-dsp-linux.c	/^initialize_tdesc_mips64_dsp_linux (void)$/;"	f	file:
initialize_tdesc_mips64_linux	gdb/features/mips64-linux.c	/^initialize_tdesc_mips64_linux (void)$/;"	f	file:
initialize_tdesc_mips_dsp_linux	gdb/features/mips-dsp-linux.c	/^initialize_tdesc_mips_dsp_linux (void)$/;"	f	file:
initialize_tdesc_mips_linux	gdb/features/mips-linux.c	/^initialize_tdesc_mips_linux (void)$/;"	f	file:
initialize_tdesc_nds32	gdb/features/nds32.c	/^initialize_tdesc_nds32 (void)$/;"	f	file:
initialize_tdesc_nios2	gdb/features/nios2.c	/^initialize_tdesc_nios2 (void)$/;"	f	file:
initialize_tdesc_or1k	gdb/features/or1k.c	/^initialize_tdesc_or1k (void)$/;"	f	file:
initialize_tdesc_powerpc_32	gdb/features/rs6000/powerpc-32.c	/^initialize_tdesc_powerpc_32 (void)$/;"	f	file:
initialize_tdesc_powerpc_32l	gdb/features/rs6000/powerpc-32l.c	/^initialize_tdesc_powerpc_32l (void)$/;"	f	file:
initialize_tdesc_powerpc_403	gdb/features/rs6000/powerpc-403.c	/^initialize_tdesc_powerpc_403 (void)$/;"	f	file:
initialize_tdesc_powerpc_403gc	gdb/features/rs6000/powerpc-403gc.c	/^initialize_tdesc_powerpc_403gc (void)$/;"	f	file:
initialize_tdesc_powerpc_405	gdb/features/rs6000/powerpc-405.c	/^initialize_tdesc_powerpc_405 (void)$/;"	f	file:
initialize_tdesc_powerpc_505	gdb/features/rs6000/powerpc-505.c	/^initialize_tdesc_powerpc_505 (void)$/;"	f	file:
initialize_tdesc_powerpc_601	gdb/features/rs6000/powerpc-601.c	/^initialize_tdesc_powerpc_601 (void)$/;"	f	file:
initialize_tdesc_powerpc_602	gdb/features/rs6000/powerpc-602.c	/^initialize_tdesc_powerpc_602 (void)$/;"	f	file:
initialize_tdesc_powerpc_603	gdb/features/rs6000/powerpc-603.c	/^initialize_tdesc_powerpc_603 (void)$/;"	f	file:
initialize_tdesc_powerpc_604	gdb/features/rs6000/powerpc-604.c	/^initialize_tdesc_powerpc_604 (void)$/;"	f	file:
initialize_tdesc_powerpc_64	gdb/features/rs6000/powerpc-64.c	/^initialize_tdesc_powerpc_64 (void)$/;"	f	file:
initialize_tdesc_powerpc_64l	gdb/features/rs6000/powerpc-64l.c	/^initialize_tdesc_powerpc_64l (void)$/;"	f	file:
initialize_tdesc_powerpc_7400	gdb/features/rs6000/powerpc-7400.c	/^initialize_tdesc_powerpc_7400 (void)$/;"	f	file:
initialize_tdesc_powerpc_750	gdb/features/rs6000/powerpc-750.c	/^initialize_tdesc_powerpc_750 (void)$/;"	f	file:
initialize_tdesc_powerpc_860	gdb/features/rs6000/powerpc-860.c	/^initialize_tdesc_powerpc_860 (void)$/;"	f	file:
initialize_tdesc_powerpc_altivec32	gdb/features/rs6000/powerpc-altivec32.c	/^initialize_tdesc_powerpc_altivec32 (void)$/;"	f	file:
initialize_tdesc_powerpc_altivec32l	gdb/features/rs6000/powerpc-altivec32l.c	/^initialize_tdesc_powerpc_altivec32l (void)$/;"	f	file:
initialize_tdesc_powerpc_altivec64	gdb/features/rs6000/powerpc-altivec64.c	/^initialize_tdesc_powerpc_altivec64 (void)$/;"	f	file:
initialize_tdesc_powerpc_altivec64l	gdb/features/rs6000/powerpc-altivec64l.c	/^initialize_tdesc_powerpc_altivec64l (void)$/;"	f	file:
initialize_tdesc_powerpc_cell32l	gdb/features/rs6000/powerpc-cell32l.c	/^initialize_tdesc_powerpc_cell32l (void)$/;"	f	file:
initialize_tdesc_powerpc_cell64l	gdb/features/rs6000/powerpc-cell64l.c	/^initialize_tdesc_powerpc_cell64l (void)$/;"	f	file:
initialize_tdesc_powerpc_e500	gdb/features/rs6000/powerpc-e500.c	/^initialize_tdesc_powerpc_e500 (void)$/;"	f	file:
initialize_tdesc_powerpc_e500l	gdb/features/rs6000/powerpc-e500l.c	/^initialize_tdesc_powerpc_e500l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_32l	gdb/features/rs6000/powerpc-isa205-32l.c	/^initialize_tdesc_powerpc_isa205_32l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_64l	gdb/features/rs6000/powerpc-isa205-64l.c	/^initialize_tdesc_powerpc_isa205_64l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_altivec32l	gdb/features/rs6000/powerpc-isa205-altivec32l.c	/^initialize_tdesc_powerpc_isa205_altivec32l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_altivec64l	gdb/features/rs6000/powerpc-isa205-altivec64l.c	/^initialize_tdesc_powerpc_isa205_altivec64l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_vsx32l	gdb/features/rs6000/powerpc-isa205-vsx32l.c	/^initialize_tdesc_powerpc_isa205_vsx32l (void)$/;"	f	file:
initialize_tdesc_powerpc_isa205_vsx64l	gdb/features/rs6000/powerpc-isa205-vsx64l.c	/^initialize_tdesc_powerpc_isa205_vsx64l (void)$/;"	f	file:
initialize_tdesc_powerpc_vsx32	gdb/features/rs6000/powerpc-vsx32.c	/^initialize_tdesc_powerpc_vsx32 (void)$/;"	f	file:
initialize_tdesc_powerpc_vsx32l	gdb/features/rs6000/powerpc-vsx32l.c	/^initialize_tdesc_powerpc_vsx32l (void)$/;"	f	file:
initialize_tdesc_powerpc_vsx64	gdb/features/rs6000/powerpc-vsx64.c	/^initialize_tdesc_powerpc_vsx64 (void)$/;"	f	file:
initialize_tdesc_powerpc_vsx64l	gdb/features/rs6000/powerpc-vsx64l.c	/^initialize_tdesc_powerpc_vsx64l (void)$/;"	f	file:
initialize_tdesc_rs6000	gdb/features/rs6000/rs6000.c	/^initialize_tdesc_rs6000 (void)$/;"	f	file:
initialize_tdesc_s390_gs_linux64	gdb/features/s390-gs-linux64.c	/^initialize_tdesc_s390_gs_linux64 (void)$/;"	f	file:
initialize_tdesc_s390_linux32	gdb/features/s390-linux32.c	/^initialize_tdesc_s390_linux32 (void)$/;"	f	file:
initialize_tdesc_s390_linux32v1	gdb/features/s390-linux32v1.c	/^initialize_tdesc_s390_linux32v1 (void)$/;"	f	file:
initialize_tdesc_s390_linux32v2	gdb/features/s390-linux32v2.c	/^initialize_tdesc_s390_linux32v2 (void)$/;"	f	file:
initialize_tdesc_s390_linux64	gdb/features/s390-linux64.c	/^initialize_tdesc_s390_linux64 (void)$/;"	f	file:
initialize_tdesc_s390_linux64v1	gdb/features/s390-linux64v1.c	/^initialize_tdesc_s390_linux64v1 (void)$/;"	f	file:
initialize_tdesc_s390_linux64v2	gdb/features/s390-linux64v2.c	/^initialize_tdesc_s390_linux64v2 (void)$/;"	f	file:
initialize_tdesc_s390_te_linux64	gdb/features/s390-te-linux64.c	/^initialize_tdesc_s390_te_linux64 (void)$/;"	f	file:
initialize_tdesc_s390_tevx_linux64	gdb/features/s390-tevx-linux64.c	/^initialize_tdesc_s390_tevx_linux64 (void)$/;"	f	file:
initialize_tdesc_s390_vx_linux64	gdb/features/s390-vx-linux64.c	/^initialize_tdesc_s390_vx_linux64 (void)$/;"	f	file:
initialize_tdesc_s390x_gs_linux64	gdb/features/s390x-gs-linux64.c	/^initialize_tdesc_s390x_gs_linux64 (void)$/;"	f	file:
initialize_tdesc_s390x_linux64	gdb/features/s390x-linux64.c	/^initialize_tdesc_s390x_linux64 (void)$/;"	f	file:
initialize_tdesc_s390x_linux64v1	gdb/features/s390x-linux64v1.c	/^initialize_tdesc_s390x_linux64v1 (void)$/;"	f	file:
initialize_tdesc_s390x_linux64v2	gdb/features/s390x-linux64v2.c	/^initialize_tdesc_s390x_linux64v2 (void)$/;"	f	file:
initialize_tdesc_s390x_te_linux64	gdb/features/s390x-te-linux64.c	/^initialize_tdesc_s390x_te_linux64 (void)$/;"	f	file:
initialize_tdesc_s390x_tevx_linux64	gdb/features/s390x-tevx-linux64.c	/^initialize_tdesc_s390x_tevx_linux64 (void)$/;"	f	file:
initialize_tdesc_s390x_vx_linux64	gdb/features/s390x-vx-linux64.c	/^initialize_tdesc_s390x_vx_linux64 (void)$/;"	f	file:
initialize_tdesc_sparc32_solaris	gdb/features/sparc/sparc32-solaris.c	/^initialize_tdesc_sparc32_solaris (void)$/;"	f	file:
initialize_tdesc_sparc64_solaris	gdb/features/sparc/sparc64-solaris.c	/^initialize_tdesc_sparc64_solaris (void)$/;"	f	file:
initialize_throw_catchpoint_ops	gdb/break-catch-throw.c	/^initialize_throw_catchpoint_ops (void)$/;"	f	file:
initialize_tracepoint	gdb/gdbserver/tracepoint.c	/^initialize_tracepoint (void)$/;"	f
initialize_tracepoint_ftlib	gdb/gdbserver/tracepoint.c	/^initialize_tracepoint_ftlib (void)$/;"	f	file:
initialize_utils	gdb/utils.c	/^initialize_utils (void)$/;"	f
initialized	gdb/dwarf2expr.h	/^  int initialized;$/;"	m	struct:dwarf_expr_context
initialized	gdb/extension-priv.h	/^  int (*initialized) (const struct extension_language_defn *);$/;"	m	struct:extension_language_ops
initialized	gdb/nat/linux-namespaces.c	/^  int initialized;$/;"	m	struct:linux_ns	file:
initialized	gdb/objfiles.h	/^  unsigned initialized : 1;$/;"	m	struct:entry_info
initialized	gdb/stubs/i386-stub.c	/^static char initialized;  \/* boolean flag. != 0 means we've been initialized *\/$/;"	v	file:
initialized	gdb/stubs/m32r-stub.c	/^static char initialized;	\/* boolean flag. != 0 means we've been initialized *\/$/;"	v	file:
initialized	gdb/stubs/m68k-stub.c	/^static char initialized;  \/* boolean flag. != 0 means we've been initialized *\/$/;"	v	file:
initialized	gdb/stubs/sparc-stub.c	/^static int initialized = 0;	\/* !0 means we've been initialized *\/$/;"	v	file:
initialized	gdb/value.c	/^  unsigned int initialized : 1;$/;"	m	struct:value	file:
initialized	opcodes/xgate-dis.c	/^static int initialized;$/;"	v	file:
initialized_p	gdb/ada-tasks.c	/^  int initialized_p;$/;"	m	struct:ada_tasks_pspace_data	file:
initialized_p	gdb/gdbarch.c	/^  int initialized_p;$/;"	m	struct:gdbarch	file:
initialized_p	gdb/guile/scm-block.c	/^  int initialized_p;$/;"	m	struct:__anon1884	file:
initialized_p	gdb/linux-tdep.c	/^    unsigned int initialized_p : 1;$/;"	m	struct:smaps_vmflags	file:
initialized_p	gdb/python/py-block.c	/^  int initialized_p;$/;"	m	struct:__anon2084	file:
initializer	opcodes/i386-gen.c	/^typedef struct initializer$/;"	s	file:
initializer	opcodes/i386-gen.c	/^} initializer;$/;"	t	typeref:struct:initializer	file:
initially_frozen	include/som/internal.h	/^  unsigned int initially_frozen : 1;$/;"	m	struct:som_subspace_dictionary_record
initiating_frame	gdb/gdbthread.h	/^  struct frame_id initiating_frame = null_frame_id;$/;"	m	class:thread_info	typeref:struct:thread_info::frame_id
initmaster	readline/examples/rlfe/pty.c	/^initmaster(f)$/;"	f	file:
initprot	bfd/mach-o.h	/^  unsigned long initprot;	\/* Initial protection.  *\/$/;"	m	struct:bfd_mach_o_segment_command
initprot	include/mach-o/external.h	/^  unsigned char initprot[4];    \/* Initial vm protection.  *\/$/;"	m	struct:mach_o_segment_command_32_external
initprot	include/mach-o/external.h	/^  unsigned char initprot[4];    \/* Initial vm protection.  *\/$/;"	m	struct:mach_o_segment_command_64_external
initprot	libiberty/simple-object-mach-o.c	/^  unsigned char initprot[4];	\/* Initial vmem protection.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
initprot	libiberty/simple-object-mach-o.c	/^  unsigned char initprot[4];	\/* Initial vmem protection.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
initstate	libiberty/random.c	/^initstate (unsigned int seed, PTR arg_state, unsigned long n)$/;"	f
initted	sim/rl78/mem.c	/^unsigned char initted[MEM_SIZE];$/;"	v
initv0	sim/testsuite/sim/sh/fipr.s	/^initv0:$/;"	l
initv8	sim/testsuite/sim/sh/fipr.s	/^initv8:$/;"	l
inlen	zlib/contrib/puff/puff.c	/^    unsigned long inlen;        \/* available input at in *\/$/;"	m	struct:state	file:
inline	include/ansidecl.h	100;"	d
inline	include/ansidecl.h	104;"	d
inline	include/ansidecl.h	81;"	d
inline	include/ansidecl.h	86;"	d
inline	include/ansidecl.h	88;"	d
inline_frame_prev_register	gdb/inline-frame.c	/^inline_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
inline_frame_sniffer	gdb/inline-frame.c	/^inline_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
inline_frame_this_id	gdb/inline-frame.c	/^inline_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
inline_frame_unwind	gdb/inline-frame.c	/^const struct frame_unwind inline_frame_unwind = {$/;"	v	typeref:struct:frame_unwind
inline_func1	gdb/testsuite/gdb.opt/inline-break.c	/^inline_func1 (int x)$/;"	f	file:
inline_func2	gdb/testsuite/gdb.opt/inline-break.c	/^inline_func2 (int x)$/;"	f
inline_func3	gdb/testsuite/gdb.opt/inline-break.c	/^inline_func3 (int x)$/;"	f	file:
inline_list	include/hp-symtab.h	/^  dnttpointer inline_list;     \/* pointer to first inline    *\/$/;"	m	struct:dntt_type_doc_function
inline_method	gdb/testsuite/gdb.cp/local-static.c	/^  void inline_method ()$/;"	f	struct:S
inline_method	gdb/testsuite/gdb.cp/local-static.c	/^  void inline_method ()$/;"	f	struct:S2
inline_skipped_frames	gdb/inline-frame.c	/^inline_skipped_frames (thread_info *thread)$/;"	f
inline_skipped_symbol	gdb/inline-frame.c	/^inline_skipped_symbol (thread_info *thread)$/;"	f
inline_state	gdb/inline-frame.c	/^  inline_state (thread_info *thread_, int skipped_frames_, CORE_ADDR saved_pc_,$/;"	f	struct:inline_state
inline_state	gdb/inline-frame.c	/^struct inline_state$/;"	s	file:
inline_states	gdb/inline-frame.c	/^static std::vector<inline_state> inline_states;$/;"	v	file:
inlined	include/hp-symtab.h	/^  unsigned int     inlined: 1;   \/* one or more functions have been inlined *\/$/;"	m	struct:PXDB_struct
inlined	include/hp-symtab.h	/^  unsigned int   inlined:   1;  \/* function has been inlined    *\/$/;"	m	struct:quick_procedure
inlined	include/hp-symtab.h	/^  unsigned int  inlined: 1;   \/* one or more functions have been inlined *\/$/;"	m	struct:DOC_info_PXDB_header_struct
inlined	include/hp-symtab.h	/^  unsigned int inlined:		1;$/;"	m	struct:dntt_type_function
inlined	include/hp-symtab.h	/^  unsigned int inlined:     1;$/;"	m	struct:dntt_type_func_template
inlined	include/hp-symtab.h	/^  unsigned int inlined:   1;$/;"	m	struct:dntt_type_doc_function
inlined_fn	gdb/testsuite/gdb.opt/inline-markers.c	/^inline ATTR void inlined_fn(void)$/;"	f
inliner_chain	bfd/dwarf2.c	/^  struct funcinfo *inliner_chain;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::funcinfo	file:
inmain	gdb/testsuite/gdb.arch/mips16-thunks-inmain.c	/^inmain (void)$/;"	f
inner	gdb/testsuite/gdb.base/bitfields.c	/^    } inner;$/;"	m	struct:internalvartest	typeref:struct:internalvartest::__anon1971	file:
inner	gdb/testsuite/gdb.base/mips_pro.c	/^inner (int z)$/;"	f
inner	gdb/testsuite/gdb.base/nodebug.c	/^inner (int x)$/;"	f
inner	gdb/testsuite/gdb.cp/classes.cc	/^  Inner inner;$/;"	m	struct:Outer	file:
inner	gdb/testsuite/gdb.cp/member-name.cc	/^  struct inner$/;"	s	struct:C	file:
inner	gdb/testsuite/gdb.cp/ovsrch.h	/^    class inner$/;"	c	namespace:A::B
inner	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-inner.S	/^inner:$/;"	l
inner	gdb/testsuite/gdb.mi/mi-var-list-children-invalid-grandchild.c	/^  struct inner *inner;$/;"	m	struct:outer	typeref:struct:outer::inner	file:
inner	gdb/testsuite/gdb.mi/mi-var-list-children-invalid-grandchild.c	/^struct inner$/;"	s	file:
inner	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct to_string_returns_value_inner inner;$/;"	m	struct:to_string_returns_value_wrapper	typeref:struct:to_string_returns_value_wrapper::to_string_returns_value_inner	file:
inner	gdb/testsuite/gdb.python/py-record-btrace.c	/^inner (void)$/;"	f
inner	gdb/testsuite/gdb.python/py-record-full.c	/^inner (void)$/;"	f
inner_group_offset	libiberty/regex.c	/^  pattern_offset_t inner_group_offset;$/;"	m	struct:__anon1185	file:
inner_int	gdb/testsuite/gdb.base/ptype.c	/^		int inner_int;$/;"	m	struct:outer_struct::inner_struct	file:
inner_int	gdb/testsuite/gdb.base/whatis.c	/^		int inner_int;$/;"	m	struct:outer_struct::inner_struct	file:
inner_long	gdb/testsuite/gdb.base/ptype.c	/^		long inner_long;$/;"	m	struct:outer_struct::inner_struct	file:
inner_long	gdb/testsuite/gdb.base/whatis.c	/^		long inner_long;$/;"	m	struct:outer_struct::inner_struct	file:
inner_m	gdb/testsuite/gdb.cp/temargs.cc	/^    void inner_m ()$/;"	f	struct:Base::Inner
inner_mac	sim/mips/cp1.c	/^inner_mac(int (*sim_fpu_op)(sim_fpu *, const sim_fpu *, const sim_fpu *),$/;"	f	file:
inner_rsqrt	sim/mips/cp1.c	/^inner_rsqrt(unsigned64 op1,$/;"	f	file:
inner_struct	gdb/testsuite/gdb.base/ptype.c	/^	struct inner_struct {$/;"	s	struct:outer_struct	file:
inner_struct	gdb/testsuite/gdb.base/whatis.c	/^	struct inner_struct {$/;"	s	struct:outer_struct	file:
inner_struct_instance	gdb/testsuite/gdb.base/ptype.c	/^	}inner_struct_instance;$/;"	m	struct:outer_struct	typeref:struct:outer_struct::inner_struct	file:
inner_struct_instance	gdb/testsuite/gdb.base/whatis.c	/^	}inner_struct_instance;$/;"	m	struct:outer_struct	typeref:struct:outer_struct::inner_struct	file:
inner_than	gdb/gdbarch.c	/^  gdbarch_inner_than_ftype *inner_than;$/;"	m	struct:gdbarch	file:
inner_union	gdb/testsuite/gdb.base/ptype.c	/^	union inner_union {$/;"	u	struct:outer_struct	file:
inner_union	gdb/testsuite/gdb.base/whatis.c	/^	union inner_union {$/;"	u	struct:outer_struct	file:
inner_union_instance	gdb/testsuite/gdb.base/ptype.c	/^	}inner_union_instance;$/;"	m	struct:outer_struct	typeref:union:outer_struct::inner_union	file:
inner_union_instance	gdb/testsuite/gdb.base/whatis.c	/^	}inner_union_instance;$/;"	m	struct:outer_struct	typeref:union:outer_struct::inner_union	file:
inner_union_int	gdb/testsuite/gdb.base/ptype.c	/^		int inner_union_int;$/;"	m	union:outer_struct::inner_union	file:
inner_union_int	gdb/testsuite/gdb.base/whatis.c	/^		int inner_union_int;$/;"	m	union:outer_struct::inner_union	file:
inner_union_long	gdb/testsuite/gdb.base/ptype.c	/^		long inner_union_long;$/;"	m	union:outer_struct::inner_union	file:
inner_union_long	gdb/testsuite/gdb.base/whatis.c	/^		long inner_union_long;$/;"	m	union:outer_struct::inner_union	file:
innermost_block	gdb/parse.c	/^innermost_block_tracker innermost_block;$/;"	v
innermost_block_tracker	gdb/parser-defs.h	/^  innermost_block_tracker ()$/;"	f	class:innermost_block_tracker
innermost_block_tracker	gdb/parser-defs.h	/^class innermost_block_tracker$/;"	c
innermost_block_tracker_type	gdb/parser-defs.h	/^enum innermost_block_tracker_type$/;"	g
inode	gdb/gdb_bfd.c	/^  ino_t inode;$/;"	m	struct:gdb_bfd_cache_search	file:
inode	gdb/gdb_bfd.c	/^  ino_t inode;$/;"	m	struct:gdb_bfd_data	file:
inode	include/mach-o/external.h	/^  unsigned char inode[8];$/;"	m	struct:mach_o_dyld_cache_image_info_external
inout	include/xtensa-isa-internal.h	/^  char inout;				\/* "i" or "o".  *\/$/;"	m	struct:xtensa_interface_internal_struct
inout	include/xtensa-isa-internal.h	/^  char inout;				\/* Direction: 'i', 'o', or 'm'.  *\/$/;"	m	struct:xtensa_arg_internal_struct
inoutportreg	opcodes/i386-opc.h	/^      unsigned int inoutportreg:1;$/;"	m	struct:i386_operand_type::__anon69
input	gdb/ser-mingw.c	/^  FILE *input, *output;$/;"	m	struct:pipe_state	file:
input	sim/common/dv-glue.c	/^  int *input;$/;"	m	struct:hw_glue	file:
input	sim/common/dv-pal.c	/^  hw_pal_console_buffer input;$/;"	m	struct:_hw_pal_device	file:
input	sim/mn10300/dv-mn103int.c	/^  unsigned input;$/;"	m	struct:mn103int_group	file:
input	sim/ppc/emul_bugapi.c	/^  device_instance *input;$/;"	m	struct:_os_emul_data	file:
input	sim/ppc/hw_com.c	/^  com_port input;$/;"	m	struct:_hw_com_device	file:
input	sim/ppc/hw_glue.c	/^  int *input;$/;"	m	struct:_hw_glue_device	file:
input	sim/ppc/hw_pal.c	/^  hw_pal_console_buffer input;$/;"	m	struct:_hw_pal_device	file:
input	sim/testsuite/sim/aarch64/addv.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/cnt.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/fcvtl.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/ldn_multiple.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/ldn_single.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/ldnr.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/mla.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/mls.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/mul.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/stn_multiple.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/stn_single.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/sumov.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/xtl.s	/^input:$/;"	l
input	sim/testsuite/sim/aarch64/xtn.s	/^input:$/;"	l
input	sim/testsuite/sim/bfin/conv_enc_gen.s	/^input:$/;"	l
input	sim/testsuite/sim/bfin/fir.s	/^input:$/;"	l
input	sim/testsuite/sim/bfin/iir.s	/^input:$/;"	l
input1	sim/testsuite/sim/aarch64/uzp.s	/^input1:$/;"	l
input2	sim/testsuite/sim/aarch64/ldnr.s	/^input2:$/;"	l
input2	sim/testsuite/sim/aarch64/uzp.s	/^input2:$/;"	l
input2	sim/testsuite/sim/aarch64/xtn.s	/^input2:$/;"	l
input_a	sim/testsuite/sim/bfin/double_prec_mult.s	/^input_a:$/;"	l
input_b	sim/testsuite/sim/bfin/double_prec_mult.s	/^input_b:$/;"	l
input_bfd	bfd/bfd.c	/^static bfd *input_bfd = NULL;$/;"	v	file:
input_bfd	bfd/ecofflink.c	/^	  bfd *input_bfd;$/;"	m	struct:shuffle::__anon1125::__anon1126	file:
input_bfd	bfd/elf-bfd.h	/^  bfd *input_bfd;$/;"	m	struct:elf_link_local_dynamic_entry
input_bfd	bfd/elf32-arm.c	/^  bfd *input_bfd;$/;"	m	struct:a8_erratum_fix	file:
input_bfds	include/bfdlink.h	/^  bfd *input_bfds;$/;"	m	struct:bfd_link_info
input_bfds_tail	include/bfdlink.h	/^  bfd **input_bfds_tail;$/;"	m	struct:bfd_link_info
input_error	bfd/bfd.c	/^static bfd_error_type input_error = bfd_error_no_error;$/;"	v	file:
input_fd	gdb/top.h	/^  int input_fd;$/;"	m	struct:ui
input_file	libiberty/pex-common.h	/^  FILE *input_file;$/;"	m	struct:pex_obj
input_file_name	sim/ppc/hw_eeprom.c	/^  const char *input_file_name;$/;"	m	struct:_hw_eeprom_device	file:
input_handler	gdb/top.h	/^  void (*input_handler) (char *);$/;"	m	struct:ui
input_indx	bfd/elf-bfd.h	/^  long input_indx;$/;"	m	struct:elf_link_local_dynamic_entry
input_interactive_p	gdb/top.c	/^input_interactive_p (struct ui *ui)$/;"	f
input_interactive_p	gdb/top.h	/^  int input_interactive_p;$/;"	m	struct:ui
input_interrupt	gdb/gdbserver/remote-utils.c	/^input_interrupt (int unused)$/;"	f	file:
input_list	bfd/elf32-arm.c	/^  asection **input_list;$/;"	m	struct:elf32_arm_link_hash_table	file:
input_list	bfd/elf32-avr.c	/^  asection **	      input_list;$/;"	m	struct:elf32_avr_link_hash_table	file:
input_list	bfd/elf32-hppa.c	/^  asection **input_list;$/;"	m	struct:elf32_hppa_link_hash_table	file:
input_list	bfd/elf32-m68hc1x.h	/^  asection **input_list;$/;"	m	struct:m68hc11_elf_link_hash_table
input_list	bfd/elf32-metag.c	/^  asection **input_list;$/;"	m	struct:elf_metag_link_hash_table	file:
input_list	bfd/elf32-nios2.c	/^    asection **input_list;$/;"	m	struct:elf32_nios2_link_hash_table	file:
input_list	bfd/elf32-xgate.h	/^  asection **  input_list;$/;"	m	struct:xgate_elf_link_hash_table
input_list	bfd/elfnn-aarch64.c	/^  asection **input_list;$/;"	m	struct:elf_aarch64_link_hash_table	file:
input_osc	sim/m68hc11/dv-m68hc11.c	/^struct input_osc$/;"	s	file:
input_port	sim/common/sim-basics.h	/^  input_port,$/;"	e	enum:__anon649
input_port	sim/ppc/basics.h	/^  input_port,$/;"	e	enum:__anon968
input_port_name	gdb/guile/scm-ports.c	/^static const char input_port_name[] = "gdb:stdin";$/;"	v	file:
input_port_scm	gdb/guile/scm-ports.c	/^static SCM input_port_scm;$/;"	v	file:
input_radix	gdb/breakpoint.h	/^  int input_radix = 0;$/;"	m	struct:breakpoint
input_radix	gdb/valprint.c	/^unsigned input_radix = 10;$/;"	v
input_radix_1	gdb/valprint.c	/^static unsigned input_radix_1 = 10;$/;"	v	file:
input_section	bfd/elf32-arc.c	/^  asection *	  input_section;$/;"	m	struct:arc_relocation_data	file:
input_section	bfd/elfnn-riscv.c	/^  asection *			 input_section;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
input_section	bfd/elfxx-mips.c	/^  asection *input_section;$/;"	m	struct:mips_hi16	file:
inputa	sim/testsuite/sim/aarch64/bit.s	/^inputa:$/;"	l
inputb	sim/testsuite/sim/aarch64/bit.s	/^inputb:$/;"	l
inputb	sim/testsuite/sim/aarch64/cmtst.s	/^inputb:$/;"	l
inputd	sim/testsuite/sim/aarch64/cmtst.s	/^inputd:$/;"	l
inputd2	sim/testsuite/sim/aarch64/cmtst.s	/^inputd2:$/;"	l
inputh	sim/testsuite/sim/aarch64/cmtst.s	/^inputh:$/;"	l
inputs	sim/testsuite/sim/aarch64/cmtst.s	/^inputs:$/;"	l
ins	include/opcode/cr16.h	/^ins;$/;"	t	typeref:struct:__anon1332
ins	include/opcode/crx.h	/^ins;$/;"	t	typeref:struct:__anon1268
ins_addr_offset	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_offset);$/;"	v
ins_addr_regoff	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_regoff);$/;"	v
ins_addr_simm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_simm);$/;"	v
ins_addr_simm10	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_simm10);$/;"	v
ins_addr_simple	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_simple);$/;"	v
ins_addr_uimm12	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_addr_uimm12);$/;"	v
ins_advsimd_imm_modified	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_modified);$/;"	v
ins_advsimd_imm_shift	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_shift);$/;"	v
ins_aimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_aimm);$/;"	v
ins_barrier	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_barrier);$/;"	v
ins_cimmu	bfd/cpu-ia64-opc.c	/^ins_cimmu (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_cnt	bfd/cpu-ia64-opc.c	/^ins_cnt (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_cnt2b	bfd/cpu-ia64-opc.c	/^ins_cnt2b (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_cnt2c	bfd/cpu-ia64-opc.c	/^ins_cnt2c (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_cnt6a	bfd/cpu-ia64-opc.c	/^ins_cnt6a (const struct ia64_operand *self, ia64_insn value,$/;"	f	file:
ins_cond	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_cond);$/;"	v
ins_const	bfd/cpu-ia64-opc.c	/^ins_const (const struct ia64_operand *self ATTRIBUTE_UNUSED,$/;"	f	file:
ins_fbits	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_fbits);$/;"	v
ins_fpimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_fpimm);$/;"	v
ins_ft	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_ft);$/;"	v
ins_h	zlib/deflate.h	/^    uInt  ins_h;          \/* hash index of string to be inserted *\/$/;"	m	struct:internal_state
ins_hint	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_hint);$/;"	v
ins_imm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_imm);$/;"	v
ins_imm_half	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_imm_half);$/;"	v
ins_imm_rotate1	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_imm_rotate1);$/;"	v
ins_imm_rotate2	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_imm_rotate2);$/;"	v
ins_imms	bfd/cpu-ia64-opc.c	/^ins_imms (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_imms1	bfd/cpu-ia64-opc.c	/^ins_imms1 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_imms16	bfd/cpu-ia64-opc.c	/^ins_imms16 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_imms4	bfd/cpu-ia64-opc.c	/^ins_imms4 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_imms_scaled	bfd/cpu-ia64-opc.c	/^ins_imms_scaled (const struct ia64_operand *self, ia64_insn value,$/;"	f	file:
ins_immsm1	bfd/cpu-ia64-opc.c	/^ins_immsm1 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_immsm1u4	bfd/cpu-ia64-opc.c	/^ins_immsm1u4 (const struct ia64_operand *self, ia64_insn value,$/;"	f	file:
ins_immsu4	bfd/cpu-ia64-opc.c	/^ins_immsu4 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_immu	bfd/cpu-ia64-opc.c	/^ins_immu (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_immu5b	bfd/cpu-ia64-opc.c	/^ins_immu5b (const struct ia64_operand *self, ia64_insn value,$/;"	f	file:
ins_immus8	bfd/cpu-ia64-opc.c	/^ins_immus8 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_inc3	bfd/cpu-ia64-opc.c	/^ins_inc3 (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_inv_limm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_inv_limm);$/;"	v
ins_ldst_elemlist	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_ldst_elemlist);$/;"	v
ins_ldst_reglist	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist);$/;"	v
ins_ldst_reglist_r	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist_r);$/;"	v
ins_limm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_limm);$/;"	v
ins_prfop	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_prfop);$/;"	v
ins_pstatefield	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_pstatefield);$/;"	v
ins_reg	bfd/cpu-ia64-opc.c	/^ins_reg (const struct ia64_operand *self, ia64_insn value, ia64_insn *code)$/;"	f	file:
ins_reg_extended	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_reg_extended);$/;"	v
ins_reg_shifted	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_reg_shifted);$/;"	v
ins_reglane	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_reglane);$/;"	v
ins_reglist	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_reglist);$/;"	v
ins_regno	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_regno);$/;"	v
ins_rsvd	bfd/cpu-ia64-opc.c	/^ins_rsvd (const struct ia64_operand *self ATTRIBUTE_UNUSED,$/;"	f	file:
ins_simd_addr_post	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_simd_addr_post);$/;"	v
ins_strd5b	bfd/cpu-ia64-opc.c	/^ins_strd5b (const struct ia64_operand *self, ia64_insn value,$/;"	f	file:
ins_sve_addr_ri_s4	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4);$/;"	v
ins_sve_addr_ri_s4xvl	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4xvl);$/;"	v
ins_sve_addr_ri_s6xvl	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s6xvl);$/;"	v
ins_sve_addr_ri_s9xvl	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s9xvl);$/;"	v
ins_sve_addr_ri_u6	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_u6);$/;"	v
ins_sve_addr_rr_lsl	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rr_lsl);$/;"	v
ins_sve_addr_rz_xtw	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rz_xtw);$/;"	v
ins_sve_addr_zi_u5	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zi_u5);$/;"	v
ins_sve_addr_zz_lsl	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_lsl);$/;"	v
ins_sve_addr_zz_sxtw	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_sxtw);$/;"	v
ins_sve_addr_zz_uxtw	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_uxtw);$/;"	v
ins_sve_aimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_aimm);$/;"	v
ins_sve_asimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_asimm);$/;"	v
ins_sve_float_half_one	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_one);$/;"	v
ins_sve_float_half_two	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_two);$/;"	v
ins_sve_float_zero_one	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_float_zero_one);$/;"	v
ins_sve_index	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_index);$/;"	v
ins_sve_limm_mov	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_limm_mov);$/;"	v
ins_sve_quad_index	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_quad_index);$/;"	v
ins_sve_reglist	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_reglist);$/;"	v
ins_sve_scale	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_scale);$/;"	v
ins_sve_shlimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_shlimm);$/;"	v
ins_sve_shrimm	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sve_shrimm);$/;"	v
ins_sysins_op	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sysins_op);$/;"	v
ins_sysreg	opcodes/aarch64-asm.h	/^AARCH64_DECL_OPD_INSERTER (ins_sysreg);$/;"	v
ins_type	sim/cr16/cr16_sim.h	/^  enum _ins_type ins_type;$/;"	m	struct:_state	typeref:enum:_state::_ins_type
ins_type	sim/d10v/d10v_sim.h	/^  enum _ins_type ins_type;$/;"	m	struct:_state	typeref:enum:_state::_ins_type
ins_type_counters	sim/d10v/interp.c	/^unsigned long ins_type_counters[ (int)INS_MAX ];$/;"	v
insert	bfd/cache.c	/^insert (bfd *abfd)$/;"	f	file:
insert	include/opcode/alpha.h	/^  unsigned (*insert) (unsigned instruction, int op, const char **errmsg);$/;"	m	struct:alpha_operand
insert	include/opcode/arc.h	/^  unsigned long long (*insert) (unsigned long long instruction,$/;"	m	struct:arc_operand
insert	include/opcode/cgen.h	/^  unsigned char parse, insert, extract, print;$/;"	m	struct:cgen_opcode_handler
insert	include/opcode/ia64.h	/^  const char *(*insert) (const struct ia64_operand *self, ia64_insn value,$/;"	m	struct:ia64_operand
insert	include/opcode/ppc.h	/^  uint64_t (*insert)$/;"	m	struct:powerpc_operand
insert	include/opcode/tic80.h	/^  unsigned long (*insert)$/;"	m	struct:tic80_operand
insert	include/opcode/tilegx.h	/^  tilegx_bundle_bits (*insert) (int op);$/;"	m	struct:tilegx_operand
insert	include/opcode/tilepro.h	/^  tilepro_bundle_bits (*insert) (int op);$/;"	m	struct:tilepro_operand
insert	include/opcode/v850.h	/^  unsigned long (* insert)$/;"	m	struct:v850_operand
insert	zlib/deflate.h	/^    uInt insert;        \/* bytes at end of window left to insert *\/$/;"	m	struct:internal_state
insertExpandedMnemonic	opcodes/s390-mkopc.c	/^insertExpandedMnemonic (char *opcode, char *mnemonic, char *format,$/;"	f	file:
insertOpcode	opcodes/s390-mkopc.c	/^insertOpcode (char *opcode, char *mnemonic, char *format,$/;"	f	file:
insert_1	opcodes/epiphany-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/fr30-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/frv-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/ip2k-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/iq2000-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/lm32-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/m32c-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/m32r-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/mep-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/mt-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/or1k-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/xc16x-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_1	opcodes/xstormy16-ibld.c	/^insert_1 (CGEN_CPU_DESC cd,$/;"	f	file:
insert_CACHEOP	opcodes/v850-opc.c	/^insert_CACHEOP (unsigned long insn, long cacheop, const char ** errmsg ATTRIBUTE_UNUSED)$/;"	f	file:
insert_Ddd	opcodes/ppc-opc.c	/^insert_Ddd (uint64_t insn,$/;"	f	file:
insert_IMM10U	opcodes/v850-opc.c	/^insert_IMM10U (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_NYbit	opcodes/arc-opc.c	/^insert_NYbit (unsigned long long  insn,$/;"	f	file:
insert_POS	opcodes/v850-opc.c	/^insert_POS (unsigned long insn, long pos, const char ** errmsg)$/;"	f	file:
insert_PREFOP	opcodes/v850-opc.c	/^insert_PREFOP (unsigned long insn, long prefop, const char ** errmsg ATTRIBUTE_UNUSED)$/;"	f	file:
insert_SELID	opcodes/v850-opc.c	/^insert_SELID (unsigned long insn, long selid, const char ** errmsg)$/;"	f	file:
insert_SRSEL1	opcodes/v850-opc.c	/^insert_SRSEL1 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_SRSEL2	opcodes/v850-opc.c	/^insert_SRSEL2 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_VECTOR5	opcodes/v850-opc.c	/^insert_VECTOR5 (unsigned long insn, long vector5, const char ** errmsg)$/;"	f	file:
insert_VECTOR8	opcodes/v850-opc.c	/^insert_VECTOR8 (unsigned long insn, long vector8, const char ** errmsg)$/;"	f	file:
insert_WIDTH	opcodes/v850-opc.c	/^insert_WIDTH (unsigned long insn, long width, const char ** errmsg)$/;"	f	file:
insert_Ybit	opcodes/arc-opc.c	/^insert_Ybit (unsigned long long  insn,$/;"	f	file:
insert_all_fields	opcodes/aarch64-asm.c	/^insert_all_fields (const aarch64_operand *self, aarch64_insn *code,$/;"	f	file:
insert_all_matches	readline/complete.c	/^insert_all_matches (matches, point, qc)$/;"	f	file:
insert_args	gdb/cli/cli-script.c	/^user_args::insert_args (const char *line) const$/;"	f	class:user_args
insert_arx	opcodes/ppc-opc.c	/^insert_arx (uint64_t insn,$/;"	f	file:
insert_ary	opcodes/ppc-opc.c	/^insert_ary (uint64_t insn,$/;"	f	file:
insert_bab	opcodes/ppc-opc.c	/^insert_bab (uint64_t insn,$/;"	f	file:
insert_bdisp	opcodes/alpha-opc.c	/^insert_bdisp (unsigned insn, int value, const char **errmsg)$/;"	f	file:
insert_bdm	opcodes/ppc-opc.c	/^insert_bdm (uint64_t insn,$/;"	f	file:
insert_bdp	opcodes/ppc-opc.c	/^insert_bdp (uint64_t insn,$/;"	f	file:
insert_bit_table_ent	opcodes/ia64-gen.c	/^insert_bit_table_ent (struct bittree *curr_ent, int bit, ia64_insn opcode,$/;"	f	file:
insert_blink	opcodes/arc-opc.c	/^insert_blink (unsigned long long  insn,$/;"	f	file:
insert_blinkel	opcodes/arc-opc.c	/^insert_blinkel (unsigned long long  insn,$/;"	f	file:
insert_bo	opcodes/ppc-opc.c	/^insert_bo (uint64_t insn,$/;"	f	file:
insert_boe	opcodes/ppc-opc.c	/^insert_boe (uint64_t insn,$/;"	f	file:
insert_bp_location	gdb/breakpoint.c	/^insert_bp_location (struct bp_location *bl,$/;"	f	file:
insert_breakpoint	gdb/nto-procfs.c	/^nto_procfs_target::insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:nto_procfs_target
insert_breakpoint	gdb/record-btrace.c	/^record_btrace_target::insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_btrace_target
insert_breakpoint	gdb/record-full.c	/^record_full_core_target::insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_full_core_target
insert_breakpoint	gdb/record-full.c	/^record_full_target::insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_full_target
insert_breakpoint	gdb/remote.c	/^remote_target::insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:remote_target
insert_breakpoint	gdb/target-delegates.c	/^debug_target::insert_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:debug_target
insert_breakpoint	gdb/target-delegates.c	/^dummy_target::insert_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:dummy_target
insert_breakpoint	gdb/target-delegates.c	/^target_ops::insert_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:target_ops
insert_breakpoint_locations	gdb/breakpoint.c	/^insert_breakpoint_locations (void)$/;"	f	file:
insert_breakpoints	gdb/breakpoint.c	/^insert_breakpoints (void)$/;"	f
insert_btab	opcodes/ppc-opc.c	/^insert_btab (uint64_t insn,$/;"	f	file:
insert_byte	bfd/tekhex.c	/^insert_byte (bfd *abfd, int value, bfd_vma addr)$/;"	f	file:
insert_callee	bfd/elf32-spu.c	/^insert_callee (struct function_info *caller, struct call_info *callee)$/;"	f	file:
insert_cantunwind_after	bfd/elf32-arm.c	/^insert_cantunwind_after(asection *text_sec, asection *exidx_sec)$/;"	f	file:
insert_catch_exec	gdb/breakpoint.c	/^insert_catch_exec (struct bp_location *bl)$/;"	f	file:
insert_catch_fork	gdb/breakpoint.c	/^insert_catch_fork (struct bp_location *bl)$/;"	f	file:
insert_catch_solib	gdb/breakpoint.c	/^insert_catch_solib (struct bp_location *ignore)$/;"	f	file:
insert_catch_syscall	gdb/break-catch-syscall.c	/^insert_catch_syscall (struct bp_location *bl)$/;"	f	file:
insert_catch_vfork	gdb/breakpoint.c	/^insert_catch_vfork (struct bp_location *bl)$/;"	f	file:
insert_completer_entry	opcodes/ia64-gen.c	/^insert_completer_entry (struct ia64_opcode *opc, struct main_entry *tabent,$/;"	f	file:
insert_d16_15	opcodes/v850-opc.c	/^insert_d16_15 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d16_16	opcodes/v850-opc.c	/^insert_d16_16 (unsigned long insn, signed long value, const char ** errmsg)$/;"	f	file:
insert_d17_16	opcodes/v850-opc.c	/^insert_d17_16 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d22	opcodes/v850-opc.c	/^insert_d22 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d23	opcodes/v850-opc.c	/^insert_d23 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d23_align1	opcodes/v850-opc.c	/^insert_d23_align1 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d5_4	opcodes/v850-opc.c	/^insert_d5_4 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d8_6	opcodes/v850-opc.c	/^insert_d8_6 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d8_7	opcodes/v850-opc.c	/^insert_d8_7 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_d9	opcodes/v850-opc.c	/^insert_d9 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_dcmxs	opcodes/ppc-opc.c	/^insert_dcmxs (uint64_t insn,$/;"	f	file:
insert_dependencies	opcodes/ia64-gen.c	/^insert_dependencies (int nchks, unsigned short *chks,$/;"	f	file:
insert_deplist	opcodes/ia64-gen.c	/^insert_deplist (int count, unsigned short *deps)$/;"	f	file:
insert_dm	opcodes/ppc-opc.c	/^insert_dm (uint64_t insn,$/;"	f	file:
insert_dxd	opcodes/ppc-opc.c	/^insert_dxd (uint64_t insn,$/;"	f	file:
insert_dxdn	opcodes/ppc-opc.c	/^insert_dxdn (uint64_t insn,$/;"	f	file:
insert_esync	opcodes/ppc-opc.c	/^insert_esync (uint64_t insn,$/;"	f	file:
insert_ev6hwjhint	opcodes/alpha-opc.c	/^insert_ev6hwjhint (unsigned insn, int value, const char **errmsg)$/;"	f	file:
insert_event_entry	sim/ppc/events.c	/^insert_event_entry(event_queue *events,$/;"	f
insert_evuimm1_ex0	opcodes/ppc-opc.c	/^insert_evuimm1_ex0 (uint64_t insn,$/;"	f	file:
insert_evuimm2_ex0	opcodes/ppc-opc.c	/^insert_evuimm2_ex0 (uint64_t insn,$/;"	f	file:
insert_evuimm4_ex0	opcodes/ppc-opc.c	/^insert_evuimm4_ex0 (uint64_t insn,$/;"	f	file:
insert_evuimm8_ex0	opcodes/ppc-opc.c	/^insert_evuimm8_ex0 (uint64_t insn,$/;"	f	file:
insert_evuimm_lt16	opcodes/ppc-opc.c	/^insert_evuimm_lt16 (uint64_t insn,$/;"	f	file:
insert_evuimm_lt8	opcodes/ppc-opc.c	/^insert_evuimm_lt8 (uint64_t insn,$/;"	f	file:
insert_exception_resume_breakpoint	gdb/infrun.c	/^insert_exception_resume_breakpoint (struct thread_info *tp,$/;"	f	file:
insert_exception_resume_from_probe	gdb/infrun.c	/^insert_exception_resume_from_probe (struct thread_info *tp,$/;"	f	file:
insert_exec_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::insert_exec_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
insert_exec_catchpoint	gdb/linux-nat.c	/^linux_nat_target::insert_exec_catchpoint (int pid)$/;"	f	class:linux_nat_target
insert_exec_catchpoint	gdb/remote.c	/^remote_target::insert_exec_catchpoint (int pid)$/;"	f	class:remote_target
insert_exec_catchpoint	gdb/target-delegates.c	/^debug_target::insert_exec_catchpoint (int arg0)$/;"	f	class:debug_target
insert_exec_catchpoint	gdb/target-delegates.c	/^dummy_target::insert_exec_catchpoint (int arg0)$/;"	f	class:dummy_target
insert_exec_catchpoint	gdb/target-delegates.c	/^target_ops::insert_exec_catchpoint (int arg0)$/;"	f	class:target_ops
insert_field	opcodes/aarch64-opc.h	/^insert_field (enum aarch64_field_kind kind, aarch64_insn *code,$/;"	f
insert_field_2	opcodes/aarch64-opc.h	/^insert_field_2 (const aarch64_field *field, aarch64_insn *code,$/;"	f
insert_fields	opcodes/aarch64-asm.c	/^insert_fields (aarch64_insn *code, aarch64_insn value, aarch64_insn mask, ...)$/;"	f	file:
insert_fork_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::insert_fork_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
insert_fork_catchpoint	gdb/inf-ptrace.c	/^inf_ptrace_target::insert_fork_catchpoint (int pid)$/;"	f	class:inf_ptrace_target
insert_fork_catchpoint	gdb/linux-nat.c	/^linux_nat_target::insert_fork_catchpoint (int pid)$/;"	f	class:linux_nat_target
insert_fork_catchpoint	gdb/remote.c	/^remote_target::insert_fork_catchpoint (int pid)$/;"	f	class:remote_target
insert_fork_catchpoint	gdb/target-delegates.c	/^debug_target::insert_fork_catchpoint (int arg0)$/;"	f	class:debug_target
insert_fork_catchpoint	gdb/target-delegates.c	/^dummy_target::insert_fork_catchpoint (int arg0)$/;"	f	class:dummy_target
insert_fork_catchpoint	gdb/target-delegates.c	/^target_ops::insert_fork_catchpoint (int arg0)$/;"	f	class:target_ops
insert_fpel	opcodes/arc-opc.c	/^insert_fpel (unsigned long long  insn,$/;"	f	file:
insert_fxm	opcodes/ppc-opc.c	/^insert_fxm (uint64_t insn,$/;"	f	file:
insert_g_s	opcodes/arc-opc.c	/^insert_g_s (unsigned long long  insn,$/;"	f	file:
insert_gclist	opcodes/ia64-gen.c	/^insert_gclist (struct completer_entry *ent)$/;"	f	file:
insert_gp	opcodes/arc-opc.c	/^insert_gp (unsigned long long  insn,$/;"	f	file:
insert_handlers	include/opcode/cgen.h	/^  cgen_insert_fn * const *insert_handlers;$/;"	m	struct:cgen_cpu_desc
insert_hp_step_resume_breakpoint_at_frame	gdb/infrun.c	/^insert_hp_step_resume_breakpoint_at_frame (struct frame_info *return_frame)$/;"	f	file:
insert_hw_breakpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:aarch64_linux_nat_target
insert_hw_breakpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:arm_linux_nat_target
insert_hw_breakpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:loongarch_linux_nat_target
insert_hw_breakpoint	gdb/nto-procfs.c	/^nto_procfs_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:nto_procfs_target
insert_hw_breakpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:ppc_linux_nat_target
insert_hw_breakpoint	gdb/remote.c	/^remote_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:remote_target
insert_hw_breakpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::insert_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:s390_linux_nat_target
insert_hw_breakpoint	gdb/target-delegates.c	/^debug_target::insert_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:debug_target
insert_hw_breakpoint	gdb/target-delegates.c	/^dummy_target::insert_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:dummy_target
insert_hw_breakpoint	gdb/target-delegates.c	/^target_ops::insert_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:target_ops
insert_hw_watchpoint	gdb/nto-procfs.c	/^nto_procfs_target::insert_hw_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:nto_procfs_target
insert_i5div1	opcodes/v850-opc.c	/^insert_i5div1 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_i5div2	opcodes/v850-opc.c	/^insert_i5div2 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_i5div3	opcodes/v850-opc.c	/^insert_i5div3 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_i9	opcodes/v850-opc.c	/^insert_i9 (unsigned long insn, signed long value, const char ** errmsg)$/;"	f	file:
insert_ilink1	opcodes/arc-opc.c	/^insert_ilink1 (unsigned long long  insn,$/;"	f	file:
insert_ilink2	opcodes/arc-opc.c	/^insert_ilink2 (unsigned long long  insn,$/;"	f	file:
insert_info_hash_table	bfd/dwarf2.c	/^insert_info_hash_table (struct info_hash_table *hash_table,$/;"	f	file:
insert_insn_normal	opcodes/epiphany-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/fr30-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/frv-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/ip2k-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/iq2000-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/lm32-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/m32c-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/m32r-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/mep-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/mt-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/or1k-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/xc16x-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_insn_normal	opcodes/xstormy16-ibld.c	/^insert_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_into_type_stack	gdb/parse.c	/^insert_into_type_stack (int slot, union type_stack_elt element)$/;"	f	file:
insert_jhint	opcodes/alpha-opc.c	/^insert_jhint (unsigned insn, int value, const char **errmsg)$/;"	f	file:
insert_li20	opcodes/ppc-opc.c	/^insert_li20 (uint64_t insn,$/;"	f	file:
insert_limm	opcodes/arc-fxi.h	/^insert_limm (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_limm_s	opcodes/arc-fxi.h	/^insert_limm_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_location	gdb/breakpoint.h	/^  int (*insert_location) (struct bp_location *);$/;"	m	struct:breakpoint_ops
insert_longjmp_resume_breakpoint	gdb/infrun.c	/^insert_longjmp_resume_breakpoint (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
insert_ls	opcodes/ppc-opc.c	/^insert_ls (uint64_t insn,$/;"	f	file:
insert_mask_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::insert_mask_watchpoint (CORE_ADDR addr,  CORE_ADDR mask,$/;"	f	class:ppc_linux_nat_target
insert_mask_watchpoint	gdb/target-delegates.c	/^debug_target::insert_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:debug_target
insert_mask_watchpoint	gdb/target-delegates.c	/^dummy_target::insert_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:dummy_target
insert_mask_watchpoint	gdb/target-delegates.c	/^target_ops::insert_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:target_ops
insert_masked_watchpoint	gdb/breakpoint.c	/^insert_masked_watchpoint (struct bp_location *bl)$/;"	f	file:
insert_match	readline/complete.c	/^insert_match (match, start, mtype, qc)$/;"	f	file:
insert_mb6	opcodes/ppc-opc.c	/^insert_mb6 (uint64_t insn,$/;"	f	file:
insert_mbe	opcodes/ppc-opc.c	/^insert_mbe (uint64_t insn,$/;"	f	file:
insert_memory_breakpoint	gdb/gdbserver/mem-break.c	/^insert_memory_breakpoint (struct raw_breakpoint *bp)$/;"	f
insert_nbi	opcodes/ppc-opc.c	/^insert_nbi (uint64_t insn,$/;"	f	file:
insert_nds32_elf_blank	bfd/elf32-nds32.c	/^insert_nds32_elf_blank (nds32_elf_blank_t **blank_p, bfd_vma addr, bfd_vma len)$/;"	f	file:
insert_nds32_elf_blank_recalc_total	bfd/elf32-nds32.c	/^insert_nds32_elf_blank_recalc_total (nds32_elf_blank_t **blank_p, bfd_vma addr,$/;"	f	file:
insert_normal	opcodes/epiphany-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/fr30-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/frv-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/ip2k-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/iq2000-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/lm32-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/m32c-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/m32r-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/mep-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/mt-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/or1k-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/xc16x-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_normal	opcodes/xstormy16-ibld.c	/^insert_normal (CGEN_CPU_DESC cd,$/;"	f	file:
insert_nps_bitop_dst_pos3_pos4	opcodes/arc-opc.c	/^insert_nps_bitop_dst_pos3_pos4 (unsigned long long  insn,$/;"	f	file:
insert_nps_bitop_ins_ext	opcodes/arc-opc.c	/^insert_nps_bitop_ins_ext (unsigned long long  insn,$/;"	f	file:
insert_nps_bitop_mod4	opcodes/arc-opc.c	/^insert_nps_bitop_mod4 (unsigned long long  insn,$/;"	f	file:
insert_nps_bitop_size_2b	opcodes/arc-opc.c	/^insert_nps_bitop_size_2b (unsigned long long  insn,$/;"	f	file:
insert_nps_bitop_uimm8	opcodes/arc-opc.c	/^insert_nps_bitop_uimm8 (unsigned long long  insn,$/;"	f	file:
insert_nps_calc_entry_size	opcodes/arc-opc.c	/^insert_nps_calc_entry_size (unsigned long long  insn,$/;"	f	file:
insert_nps_cmem_uimm16	opcodes/arc-opc.c	/^insert_nps_cmem_uimm16 (unsigned long long  insn,$/;"	f	file:
insert_nps_dst_pos_and_size	opcodes/arc-opc.c	/^insert_nps_dst_pos_and_size (unsigned long long  insn,$/;"	f	file:
insert_nps_imm_entry	opcodes/arc-opc.c	/^insert_nps_imm_entry (unsigned long long  insn,$/;"	f	file:
insert_nps_imm_offset	opcodes/arc-opc.c	/^insert_nps_imm_offset (unsigned long long  insn,$/;"	f	file:
insert_nps_min_hofs	opcodes/arc-opc.c	/^insert_nps_min_hofs (unsigned long long  insn,$/;"	f	file:
insert_nps_misc_imm_offset	opcodes/arc-opc.c	/^insert_nps_misc_imm_offset (unsigned long long  insn,$/;"	f	file:
insert_nps_rbdouble_64	opcodes/arc-opc.c	/^insert_nps_rbdouble_64 (unsigned long long  insn,$/;"	f	file:
insert_nps_rflt_uimm6	opcodes/arc-opc.c	/^insert_nps_rflt_uimm6 (unsigned long long  insn,$/;"	f	file:
insert_nps_size_16bit	opcodes/arc-opc.c	/^insert_nps_size_16bit (unsigned long long  insn,$/;"	f	file:
insert_nsi	opcodes/ppc-opc.c	/^insert_nsi (uint64_t insn,$/;"	f	file:
insert_off_lsp	opcodes/ppc-opc.c	/^insert_off_lsp (uint64_t insn,$/;"	f	file:
insert_off_spe2	opcodes/ppc-opc.c	/^insert_off_spe2 (uint64_t insn,$/;"	f	file:
insert_oimm	opcodes/ppc-opc.c	/^insert_oimm (uint64_t insn,$/;"	f	file:
insert_op1	libiberty/regex.c	/^PREFIX(insert_op1) (re_opcode_t op, UCHAR_T *loc, int arg, UCHAR_T *end)$/;"	f	file:
insert_op2	libiberty/regex.c	/^PREFIX(insert_op2) (re_opcode_t op, UCHAR_T *loc, int arg1,$/;"	f	file:
insert_opcode_dependencies	opcodes/ia64-gen.c	/^insert_opcode_dependencies (struct ia64_opcode *opc,$/;"	f	file:
insert_operand	include/opcode/cgen.h	/^  const char * (*insert_operand) ();$/;"	m	struct:cgen_cpu_desc
insert_operand	include/opcode/cgen.h	/^  const char * (*insert_operand)$/;"	m	struct:cgen_cpu_desc
insert_option	include/hashtab.h	/^enum insert_option {NO_INSERT, INSERT};$/;"	g
insert_pcl	opcodes/arc-opc.c	/^insert_pcl (unsigned long long  insn,$/;"	f	file:
insert_pclel	opcodes/arc-opc.c	/^insert_pclel (unsigned long long  insn,$/;"	f	file:
insert_point	gdb/gdbserver/linux-low.h	/^  int (*insert_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:linux_target_ops
insert_point	gdb/gdbserver/target.h	/^  int (*insert_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:target_ops
insert_point	gdb/gdbserver/win32-low.h	/^  int (*insert_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:win32_target_ops
insert_r0	opcodes/arc-opc.c	/^insert_r0 (unsigned long long  insn,$/;"	f	file:
insert_r1	opcodes/arc-opc.c	/^insert_r1 (unsigned long long  insn,$/;"	f	file:
insert_r13el	opcodes/arc-opc.c	/^insert_r13el (unsigned long long insn,$/;"	f	file:
insert_r2	opcodes/arc-opc.c	/^insert_r2 (unsigned long long  insn,$/;"	f	file:
insert_r3	opcodes/arc-opc.c	/^insert_r3 (unsigned long long  insn,$/;"	f	file:
insert_r4	opcodes/v850-opc.c	/^insert_r4 (unsigned long insn, long v, const char ** errmsg)$/;"	f	file:
insert_rD_rS_even	opcodes/ppc-opc.c	/^insert_rD_rS_even (uint64_t insn,$/;"	f	file:
insert_ra_chk	opcodes/arc-opc.c	/^insert_ra_chk (unsigned long long  insn,$/;"	f	file:
insert_rad	opcodes/arc-opc.c	/^insert_rad (unsigned long long  insn,$/;"	f	file:
insert_ral	opcodes/ppc-opc.c	/^insert_ral (uint64_t insn,$/;"	f	file:
insert_ram	opcodes/ppc-opc.c	/^insert_ram (uint64_t insn,$/;"	f	file:
insert_range	sim/common/sim-arange.c	/^insert_range (ADDR_SUBRANGE **pos, ADDR_SUBRANGE *asr)$/;"	f	file:
insert_raq	opcodes/ppc-opc.c	/^insert_raq (uint64_t insn,$/;"	f	file:
insert_ras	opcodes/arc-opc.c	/^insert_ras (unsigned long long  insn,$/;"	f	file:
insert_ras	opcodes/ppc-opc.c	/^insert_ras (uint64_t insn,$/;"	f	file:
insert_rb	opcodes/arc-opc.c	/^insert_rb (unsigned long long  insn,$/;"	f	file:
insert_rb_chk	opcodes/arc-opc.c	/^insert_rb_chk (unsigned long long  insn,$/;"	f	file:
insert_rba	opcodes/alpha-opc.c	/^insert_rba (unsigned insn,$/;"	f	file:
insert_rbs	opcodes/arc-opc.c	/^insert_rbs (unsigned long long  insn,$/;"	f	file:
insert_rbx	opcodes/ppc-opc.c	/^insert_rbx (uint64_t insn,$/;"	f	file:
insert_rca	opcodes/alpha-opc.c	/^insert_rca (unsigned insn,$/;"	f	file:
insert_rcd	opcodes/arc-opc.c	/^insert_rcd (unsigned long long  insn,$/;"	f	file:
insert_rcs	opcodes/arc-opc.c	/^insert_rcs (unsigned long long  insn,$/;"	f	file:
insert_rel_addend	bfd/elf32-d10v.c	/^insert_rel_addend (bfd *abfd,$/;"	f	file:
insert_resource	opcodes/ia64-gen.c	/^insert_resource (const char *name, enum ia64_dependency_mode type)$/;"	f	file:
insert_rhv1	opcodes/arc-opc.c	/^insert_rhv1 (unsigned long long  insn,$/;"	f	file:
insert_rhv2	opcodes/arc-opc.c	/^insert_rhv2 (unsigned long long  insn,$/;"	f	file:
insert_rrange	opcodes/arc-opc.c	/^insert_rrange (unsigned long long  insn,$/;"	f	file:
insert_rsb	opcodes/ppc-opc.c	/^insert_rsb (uint64_t insn,$/;"	f	file:
insert_rx	opcodes/ppc-opc.c	/^insert_rx (uint64_t insn,$/;"	f	file:
insert_ry	opcodes/ppc-opc.c	/^insert_ry (uint64_t insn,$/;"	f	file:
insert_sci8	opcodes/ppc-opc.c	/^insert_sci8 (uint64_t insn,$/;"	f	file:
insert_sci8n	opcodes/ppc-opc.c	/^insert_sci8n (uint64_t insn,$/;"	f	file:
insert_sd4h	opcodes/ppc-opc.c	/^insert_sd4h (uint64_t insn,$/;"	f	file:
insert_sd4w	opcodes/ppc-opc.c	/^insert_sd4w (uint64_t insn,$/;"	f	file:
insert_section_p	gdb/objfiles.c	/^insert_section_p (const struct bfd *abfd,$/;"	f	file:
insert_sh6	opcodes/ppc-opc.c	/^insert_sh6 (uint64_t insn,$/;"	f	file:
insert_sim_event	sim/common/sim-events.c	/^insert_sim_event (SIM_DESC sd,$/;"	f	file:
insert_simm10_a16_7_s	opcodes/arc-fxi.h	/^insert_simm10_a16_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm11_a32_13_s	opcodes/arc-fxi.h	/^insert_simm11_a32_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm11_a32_7_s	opcodes/arc-fxi.h	/^insert_simm11_a32_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm12_20	opcodes/arc-fxi.h	/^insert_simm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm13_a16_20	opcodes/arc-fxi.h	/^insert_simm13_a16_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm13_a32_5_s	opcodes/arc-fxi.h	/^insert_simm13_a32_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm21_a16_5	opcodes/arc-fxi.h	/^insert_simm21_a16_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm21_a32_5	opcodes/arc-fxi.h	/^insert_simm21_a32_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm25_a16_5	opcodes/arc-fxi.h	/^insert_simm25_a16_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm25_a32_5	opcodes/arc-fxi.h	/^insert_simm25_a32_5 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm3_5_s	opcodes/arc-fxi.h	/^insert_simm3_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm3s	opcodes/arc-opc.c	/^insert_simm3s (unsigned long long  insn,$/;"	f	file:
insert_simm7_a16_10_s	opcodes/arc-fxi.h	/^insert_simm7_a16_10_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm8_a16_9_s	opcodes/arc-fxi.h	/^insert_simm8_a16_9_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm9_7_s	opcodes/arc-fxi.h	/^insert_simm9_7_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm9_8	opcodes/arc-fxi.h	/^insert_simm9_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_simm9_a16_8	opcodes/arc-fxi.h	/^insert_simm9_a16_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_single_step_breakpoint	gdb/breakpoint.c	/^insert_single_step_breakpoint (struct gdbarch *gdbarch,$/;"	f
insert_single_step_breakpoints	gdb/breakpoint.c	/^insert_single_step_breakpoints (struct gdbarch *gdbarch)$/;"	f
insert_some_chars	readline/display.c	/^insert_some_chars (string, count, col)$/;"	f	file:
insert_sp	opcodes/arc-opc.c	/^insert_sp (unsigned long long  insn,$/;"	f	file:
insert_space	libiberty/regex.c	/^insert_space (int num, CHAR_T *loc, CHAR_T *end)$/;"	f	file:
insert_spe	opcodes/v850-opc.c	/^insert_spe (unsigned long insn, long v, const char ** errmsg)$/;"	f	file:
insert_spr	opcodes/ppc-opc.c	/^insert_spr (uint64_t insn,$/;"	f	file:
insert_sprg	opcodes/ppc-opc.c	/^insert_sprg (uint64_t insn,$/;"	f	file:
insert_step_resume_breakpoint_at_caller	gdb/infrun.c	/^insert_step_resume_breakpoint_at_caller (struct frame_info *next_frame)$/;"	f	file:
insert_step_resume_breakpoint_at_sal	gdb/infrun.c	/^insert_step_resume_breakpoint_at_sal (struct gdbarch *gdbarch,$/;"	f
insert_step_resume_breakpoint_at_sal_1	gdb/infrun.c	/^insert_step_resume_breakpoint_at_sal_1 (struct gdbarch *gdbarch,$/;"	f	file:
insert_string	opcodes/ia64-gen.c	/^insert_string (char *str)$/;"	f	file:
insert_symbol_error	gdb/compile/compile-c-symbols.c	/^insert_symbol_error (htab_t hash, const struct symbol *sym, const char *text)$/;"	f	file:
insert_symbol_hashed	gdb/dictionary.c	/^insert_symbol_hashed (struct dictionary *dict,$/;"	f	file:
insert_tbr	opcodes/ppc-opc.c	/^insert_tbr (uint64_t insn,$/;"	f	file:
insert_tests	gdb/testsuite/gdb.disasm/hppa.s	/^insert_tests$/;"	l
insert_thumb_branch	bfd/coff-arm.c	/^insert_thumb_branch (insn32 br_insn, int rel_off)$/;"	f	file:
insert_thumb_branch	bfd/elf32-arm.c	/^insert_thumb_branch (bfd *abfd, long int offset, bfd_byte *insn)$/;"	f	file:
insert_timestamp	bfd/libcoff-in.h	/^  bfd_boolean insert_timestamp;$/;"	m	struct:pe_tdata
insert_timestamp	bfd/libcoff.h	/^  bfd_boolean insert_timestamp;$/;"	m	struct:pe_tdata
insert_type	gdb/compile/compile-c-types.c	/^insert_type (struct compile_c_instance *context, struct type *type,$/;"	f	file:
insert_type	gdb/parse.c	/^insert_type (enum type_pieces tp)$/;"	f
insert_type_address_space	gdb/parse.c	/^insert_type_address_space (struct parser_state *pstate, char *string)$/;"	f
insert_u16_loop	opcodes/v850-opc.c	/^insert_u16_loop (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_u9	opcodes/v850-opc.c	/^insert_u9 (unsigned long insn, long v, const char ** errmsg)$/;"	f	file:
insert_uimm10_6_s	opcodes/arc-fxi.h	/^insert_uimm10_6_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm10_a32_8_s	opcodes/arc-fxi.h	/^insert_uimm10_a32_8_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm3_13_s	opcodes/arc-fxi.h	/^insert_uimm3_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm3_23	opcodes/arc-fxi.h	/^insert_uimm3_23 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm5_11_s	opcodes/arc-fxi.h	/^insert_uimm5_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm5_a32_11_s	opcodes/arc-fxi.h	/^insert_uimm5_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_11_s	opcodes/arc-fxi.h	/^insert_uimm6_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_13_s	opcodes/arc-fxi.h	/^insert_uimm6_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_20	opcodes/arc-fxi.h	/^insert_uimm6_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_5_s	opcodes/arc-fxi.h	/^insert_uimm6_5_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_8	opcodes/arc-fxi.h	/^insert_uimm6_8 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_a16_11_s	opcodes/arc-fxi.h	/^insert_uimm6_a16_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_a16_21	opcodes/arc-fxi.h	/^insert_uimm6_a16_21 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm6_axx_	opcodes/arc-fxi.h	/^insert_uimm6_axx_ (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm7_11_s	opcodes/arc-fxi.h	/^insert_uimm7_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm7_13_s	opcodes/arc-fxi.h	/^insert_uimm7_13_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm7_9_s	opcodes/arc-fxi.h	/^insert_uimm7_9_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm7_a16_20	opcodes/arc-fxi.h	/^insert_uimm7_a16_20 (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm7_a32_11_s	opcodes/arc-fxi.h	/^insert_uimm7_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_uimm8_8_s	opcodes/arc-fxi.h	/^insert_uimm8_8_s (unsigned long long insn ATTRIBUTE_UNUSED,$/;"	f
insert_user_defined_cmd_args	gdb/cli/cli-script.c	/^insert_user_defined_cmd_args (const char *line)$/;"	f
insert_v8	opcodes/v850-opc.c	/^insert_v8 (unsigned long insn, long value, const char ** errmsg)$/;"	f	file:
insert_vfork_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::insert_vfork_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
insert_vfork_catchpoint	gdb/linux-nat.c	/^linux_nat_target::insert_vfork_catchpoint (int pid)$/;"	f	class:linux_nat_target
insert_vfork_catchpoint	gdb/remote.c	/^remote_target::insert_vfork_catchpoint (int pid)$/;"	f	class:remote_target
insert_vfork_catchpoint	gdb/target-delegates.c	/^debug_target::insert_vfork_catchpoint (int arg0)$/;"	f	class:debug_target
insert_vfork_catchpoint	gdb/target-delegates.c	/^dummy_target::insert_vfork_catchpoint (int arg0)$/;"	f	class:dummy_target
insert_vfork_catchpoint	gdb/target-delegates.c	/^target_ops::insert_vfork_catchpoint (int arg0)$/;"	f	class:target_ops
insert_vleil	opcodes/ppc-opc.c	/^insert_vleil (uint64_t insn,$/;"	f	file:
insert_vlensi	opcodes/ppc-opc.c	/^insert_vlensi (uint64_t insn,$/;"	f	file:
insert_vlesi	opcodes/ppc-opc.c	/^insert_vlesi (uint64_t insn,$/;"	f	file:
insert_vleui	opcodes/ppc-opc.c	/^insert_vleui (uint64_t insn,$/;"	f	file:
insert_w6	opcodes/arc-opc.c	/^insert_w6 (unsigned long long  insn,$/;"	f	file:
insert_watchpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:aarch64_linux_nat_target
insert_watchpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:arm_linux_nat_target
insert_watchpoint	gdb/breakpoint.c	/^insert_watchpoint (struct bp_location *bl)$/;"	f	file:
insert_watchpoint	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:ia64_linux_nat_target
insert_watchpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:loongarch_linux_nat_target
insert_watchpoint	gdb/mips-linux-nat.c	/^mips_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:mips_linux_nat_target
insert_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:ppc_linux_nat_target
insert_watchpoint	gdb/procfs.c	/^procfs_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:procfs_target
insert_watchpoint	gdb/remote.c	/^remote_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:remote_target
insert_watchpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:s390_linux_nat_target
insert_watchpoint	gdb/target-delegates.c	/^debug_target::insert_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:debug_target
insert_watchpoint	gdb/target-delegates.c	/^dummy_target::insert_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:dummy_target
insert_watchpoint	gdb/target-delegates.c	/^target_ops::insert_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:target_ops
insert_xa6	opcodes/ppc-opc.c	/^insert_xa6 (uint64_t insn,$/;"	f	file:
insert_xab6	opcodes/ppc-opc.c	/^insert_xab6 (uint64_t insn,$/;"	f	file:
insert_xb6	opcodes/ppc-opc.c	/^insert_xb6 (uint64_t insn,$/;"	f	file:
insert_xc6	opcodes/ppc-opc.c	/^insert_xc6 (uint64_t insn,$/;"	f	file:
insert_xt6	opcodes/ppc-opc.c	/^insert_xt6 (uint64_t insn,$/;"	f	file:
insert_xtq6	opcodes/ppc-opc.c	/^insert_xtq6 (uint64_t insn,$/;"	f	file:
insert_za	opcodes/alpha-opc.c	/^insert_za (unsigned insn,$/;"	f	file:
insert_za	opcodes/arc-opc.c	/^insert_za (unsigned long long  insn,$/;"	f	file:
insert_zb	opcodes/alpha-opc.c	/^insert_zb (unsigned insn,$/;"	f	file:
insert_zc	opcodes/alpha-opc.c	/^insert_zc (unsigned insn,$/;"	f	file:
inserted	gdb/breakpoint.h	/^  bool inserted = false;$/;"	m	class:bp_location
inserted	gdb/gdbserver/mem-break.c	/^  int inserted;$/;"	m	struct:fast_tracepoint_jump	file:
inserted	gdb/gdbserver/mem-break.c	/^  int inserted;$/;"	m	struct:raw_breakpoint	file:
inserter	opcodes/aarch64-gen.c	/^  const char *inserter;$/;"	m	struct:operand	file:
inserters_2	gdb/unittests/basic_string_view/inserters/char/2.cc	/^namespace inserters_2 {$/;"	n	file:
inside_entry_func	gdb/frame.c	/^inside_entry_func (struct frame_info *this_frame)$/;"	f	file:
inside_main_func	gdb/frame.c	/^inside_main_func (struct frame_info *this_frame)$/;"	f	file:
inside_paren_p	gdb/stap-probe.h	/^  int inside_paren_p;$/;"	m	struct:stap_parse_info
insmask	gdb/arch/loongarch-insn.h	4;"	d
insmode	readline/readline.h	/^  int insmode;$/;"	m	struct:readline_state
insn	bfd/elf32-arm.c	/^      unsigned int insn;$/;"	m	struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1135	file:
insn	bfd/elf32-rl78.c	/^  int insn;		\/* or -1 for "end of list" *\/$/;"	m	struct:__anon1017	file:
insn	gdb/btrace.h	/^  std::vector<btrace_insn> insn;$/;"	m	struct:btrace_function
insn	gdb/i386-tdep.c	/^  gdb_byte insn[I386_MAX_MATCHED_INSN_LEN];$/;"	m	struct:i386_insn	file:
insn	gdb/m32c-tdep.c	/^  gdb_byte insn[M32C_MAX_INSN_LEN];$/;"	m	struct:m32c_pv_state	file:
insn	gdb/tramp-frame.h	/^  } insn[48];$/;"	m	struct:tramp_frame	typeref:struct:tramp_frame::__anon1774
insn	gdb/tui/tui-disasm.c	/^  char *insn;$/;"	m	struct:tui_asm_line	file:
insn	include/opcode/cgen.h	/^  const CGEN_INSN *insn;$/;"	m	struct:cgen_insn_list
insn	opcodes/arc-dis.c	/^  unsigned long long insn;$/;"	m	struct:arc_operand_iterator	file:
insn	opcodes/frv-opc.h	/^  const CGEN_INSN *      insn[FRV_VLIW_SIZE];$/;"	m	struct:__anon4
insn	opcodes/ia64-gen.c	/^  int insn;$/;"	m	struct:disent	file:
insn	opcodes/nds32-asm.h	/^  uint32_t insn;$/;"	m	struct:nds32_asm_insn
insn	sim/d10v/d10v_sim.h	/^  uint8 *insn[IMEM_SEGMENTS];$/;"	m	struct:d10v_memory
insn	sim/igen/gen.h	/^  insn_entry *insn;$/;"	m	struct:_insn_list
insn	sim/igen/ld-insn.h	/^  insn_entry *insn;$/;"	m	struct:_insn_mnemonic_entry
insn	sim/igen/ld-insn.h	/^  insn_entry *insn;$/;"	m	struct:_insn_model_entry
insn	sim/ppc/ld-insn.h	/^typedef struct _insn insn;$/;"	t	typeref:struct:_insn
insn16	bfd/coff-arm.c	/^typedef unsigned short int insn16;$/;"	t	file:
insn16	bfd/elf32-arm.c	/^typedef unsigned short int insn16;$/;"	t	file:
insn32	bfd/coff-arm.c	/^typedef unsigned long int insn32;$/;"	t	file:
insn32	bfd/elf32-arm.c	/^typedef unsigned long int insn32;$/;"	t	file:
insn32	bfd/elfxx-mips.c	/^  bfd_boolean insn32;$/;"	m	struct:mips_elf_link_hash_table	file:
insn_add_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_add_X0X1 = insn_tls_ie_add_X0X1;$/;"	v	file:
insn_add_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_add_Y0Y1 = insn_tls_ie_add_Y0Y1;$/;"	v	file:
insn_addr	gdb/arch/aarch64-insn.h	/^  CORE_ADDR insn_addr;$/;"	m	struct:aarch64_insn_data
insn_addr	gdb/arm-tdep.h	/^  CORE_ADDR insn_addr;$/;"	m	struct:arm_displaced_step_closure
insn_addr_from_ptr	gdb/iq2000-tdep.c	/^insn_addr_from_ptr (CORE_ADDR ptr)	\/* target_pointer to CORE_ADDR.  *\/$/;"	f	file:
insn_address	sim/common/cgen-par.h	/^  IADDR insn_address;       \/* Address of the insn performing the write.  *\/$/;"	m	struct:__anon660
insn_addx_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_addx_X0X1 = insn_tls_ie_addx_X0X1;$/;"	v	file:
insn_addx_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_addx_Y0Y1 = insn_tls_ie_addx_Y0Y1;$/;"	v	file:
insn_and_shadow	gdb/gdbserver/mem-break.c	/^  unsigned char insn_and_shadow[0];$/;"	m	struct:fast_tracepoint_jump	file:
insn_bit_entry	sim/igen/ld-insn.h	/^typedef struct _insn_bit_entry insn_bit_entry;$/;"	t	typeref:struct:_insn_bit_entry
insn_bit_size	sim/igen/igen.h	/^  int insn_bit_size;$/;"	m	struct:_igen_options
insn_bit_size	sim/ppc/igen.c	/^int insn_bit_size = max_insn_bit_size;$/;"	v
insn_bit_size	sim/ppc/ld-insn.c	/^int insn_bit_size = max_insn_bit_size;$/;"	v
insn_bit_size_option	sim/igen/ld-insn.c	/^  insn_bit_size_option = 1,$/;"	e	enum:__anon592	file:
insn_bits	sim/ppc/ld-insn.h	/^typedef struct _insn_bits insn_bits;$/;"	t	typeref:struct:_insn_bits
insn_block_decodable_len	bfd/elf32-xtensa.c	/^insn_block_decodable_len (bfd_byte *contents,$/;"	f	file:
insn_bop	opcodes/epiphany-desc.h	/^typedef enum insn_bop {$/;"	g
insn_bopext	opcodes/epiphany-desc.h	/^typedef enum insn_bopext {$/;"	g
insn_buf	gdb/aarch64-tdep.c	/^  uint32_t insn_buf[DISPLACED_MODIFIED_INSNS];$/;"	m	struct:aarch64_displaced_step_data	file:
insn_buf	gdb/amd64-tdep.c	/^  gdb::byte_vector insn_buf;$/;"	m	struct:displaced_step_closure	file:
insn_bytes	include/opcode/cgen.h	/^  unsigned char *insn_bytes;$/;"	m	struct:__anon1386
insn_bytes	opcodes/s12z-dis.c	/^  insn_bytes_f insn_bytes;$/;"	m	struct:opcode	file:
insn_bytes_f	opcodes/s12z-dis.c	/^typedef int (* insn_bytes_f) (bfd_vma memaddr,$/;"	t	file:
insn_cache	sim/frv/sim-main.h	/^  FRV_CACHE insn_cache;$/;"	m	struct:_sim_cpu
insn_cc	opcodes/fr30-desc.h	/^typedef enum insn_cc {$/;"	g
insn_changes_sp_or_jumps	gdb/rs6000-tdep.c	/^insn_changes_sp_or_jumps (unsigned long insn)$/;"	f	file:
insn_chunk_bitsize	include/opcode/cgen.h	/^  unsigned int insn_chunk_bitsize;$/;"	m	struct:__anon1385
insn_chunk_bitsize	include/opcode/cgen.h	/^  unsigned int insn_chunk_bitsize;$/;"	m	struct:cgen_cpu_desc
insn_class	include/opcode/arc.h	/^  insn_class_t insn_class;$/;"	m	struct:arc_opcode
insn_class	include/opcode/score-inst.h	/^enum insn_class$/;"	g
insn_class	opcodes/arc-dis.c	/^  insn_class_t     insn_class;$/;"	m	struct:skipclass	file:
insn_class	opcodes/arc-dis.h	/^  insn_class_t insn_class;$/;"	m	struct:arc_instruction
insn_class_t	include/opcode/arc.h	/^} insn_class_t;$/;"	t	typeref:enum:__anon1255
insn_code	sim/m68hc11/gencode.c	/^  unsigned char	 insn_code;$/;"	m	struct:m6811_opcode_def	file:
insn_codep	opcodes/i386-dis.c	/^static unsigned char *insn_codep;$/;"	v	file:
insn_comment	sim/ppc/ld-insn.h	/^  insn_comment,$/;"	e	enum:__anon943
insn_cond	opcodes/epiphany-desc.h	/^typedef enum insn_cond {$/;"	g
insn_count	gdb/aarch64-tdep.c	/^  unsigned insn_count;$/;"	m	struct:aarch64_displaced_step_data	file:
insn_count	sim/common/cgen-cpu.h	/^  unsigned long insn_count;$/;"	m	struct:__anon627
insn_count	sim/common/sim-profile.h	/^  unsigned int *insn_count;$/;"	m	struct:__anon655
insn_count	sim/cris/cpuv10.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon774
insn_count	sim/cris/cpuv32.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon732
insn_count	sim/frv/cpu.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon224
insn_count	sim/iq2000/cpu.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon607
insn_count	sim/lm32/cpu.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon555
insn_count	sim/m32r/cpu.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon379
insn_count	sim/m32r/cpu2.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon280
insn_count	sim/m32r/cpux.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon410
insn_count	sim/or1k/cpu.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon101
insn_count	sim/sh64/defs-compact.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon899
insn_count	sim/sh64/defs-media.h	/^    int insn_count;$/;"	m	struct:sem_fields::__anon880
insn_cycles	sim/m32r/m32r-sim.h	/^  unsigned long insn_cycles; \/* FIXME: delete *\/$/;"	m	struct:__anon250
insn_d	gdb/ppc64-tdep.c	32;"	d	file:
insn_dc_25_2	opcodes/epiphany-desc.h	/^typedef enum insn_dc_25_2 {$/;"	g
insn_decode_len	bfd/elf32-xtensa.c	/^insn_decode_len (bfd_byte *contents,$/;"	f
insn_decode_opcode	bfd/elf32-xtensa.c	/^insn_decode_opcode (bfd_byte *contents,$/;"	f
insn_decode_record	gdb/aarch64-tdep.c	/^} insn_decode_record;$/;"	t	typeref:struct:insn_decode_record_t	file:
insn_decode_record	gdb/arm-tdep.c	/^} insn_decode_record;$/;"	t	typeref:struct:insn_decode_record_t	file:
insn_decode_record	gdb/loongarch-tdep.c	/^} insn_decode_record;$/;"	t	typeref:struct:insn_decode_record_t	file:
insn_decode_record_t	gdb/aarch64-tdep.c	/^typedef struct insn_decode_record_t$/;"	s	file:
insn_decode_record_t	gdb/arm-tdep.c	/^typedef struct insn_decode_record_t$/;"	s	file:
insn_decode_record_t	gdb/loongarch-tdep.c	/^typedef struct insn_decode_record_t$/;"	s	file:
insn_default	sim/ppc/ld-insn.h	/^  char *insn_default;$/;"	m	struct:_model
insn_details	gdb/amd64-tdep.c	/^  struct amd64_insn insn_details;$/;"	m	struct:displaced_step_closure	typeref:struct:displaced_step_closure::amd64_insn	file:
insn_dir	opcodes/ip2k-desc.h	/^typedef enum insn_dir {$/;"	g
insn_ds	gdb/ppc64-tdep.c	38;"	d	file:
insn_encoding	include/opcode/metag.h	/^enum insn_encoding$/;"	g
insn_end	sim/sh/sim-main.h	/^    unsigned char *insn_end;$/;"	m	struct:__anon488::__anon489
insn_endian	include/opcode/cgen.h	/^  enum cgen_endian insn_endian;$/;"	m	struct:cgen_cpu_desc	typeref:enum:cgen_cpu_desc::cgen_endian
insn_entry	sim/igen/ld-insn.h	/^typedef struct _insn_entry insn_entry;	\/* forward *\/$/;"	t	typeref:struct:_insn_entry
insn_entry_handler	sim/igen/ld-insn.h	/^typedef void insn_entry_handler$/;"	t
insn_expansion	sim/igen/igen.h	/^  int insn_expansion;$/;"	m	struct:_igen_trace_options
insn_fetch_address	sim/frv/profile.h	/^  USI insn_fetch_address;\/* Address of sequential insns fetched.  *\/$/;"	m	struct:__anon247
insn_field	sim/ppc/ld-insn.h	/^typedef struct _insn_field insn_field;$/;"	t	typeref:struct:_insn_field
insn_field_6	sim/ppc/ld-insn.h	/^  insn_field_6,$/;"	e	enum:__anon943
insn_field_7	sim/ppc/ld-insn.h	/^  insn_field_7,$/;"	e	enum:__anon943
insn_field_cmp	sim/igen/gen.c	/^insn_field_cmp (insn_word_entry *l, insn_word_entry *r)$/;"	f	file:
insn_field_cond	sim/igen/ld-insn.h	/^typedef struct _insn_field_cond insn_field_cond;$/;"	t	typeref:struct:_insn_field_cond
insn_field_cond_eq	sim/igen/ld-insn.h	/^  insn_field_cond_eq,$/;"	e	enum:_insn_field_cond_test
insn_field_cond_field	sim/igen/ld-insn.h	/^  insn_field_cond_field,$/;"	e	enum:_insn_field_cond_type
insn_field_cond_ne	sim/igen/ld-insn.h	/^  insn_field_cond_ne,$/;"	e	enum:_insn_field_cond_test
insn_field_cond_test	sim/igen/ld-insn.h	/^insn_field_cond_test;$/;"	t	typeref:enum:_insn_field_cond_test
insn_field_cond_type	sim/igen/ld-insn.h	/^insn_field_cond_type;$/;"	t	typeref:enum:_insn_field_cond_type
insn_field_cond_value	sim/igen/ld-insn.h	/^  insn_field_cond_value,$/;"	e	enum:_insn_field_cond_type
insn_field_entry	sim/igen/ld-insn.h	/^typedef struct _insn_field_entry insn_field_entry;$/;"	t	typeref:struct:_insn_field_entry
insn_field_int	sim/igen/ld-insn.h	/^  insn_field_int,$/;"	e	enum:_insn_field_type
insn_field_invalid	sim/igen/ld-insn.h	/^  insn_field_invalid,$/;"	e	enum:_insn_field_type
insn_field_is_constant	sim/ppc/ld-insn.c	/^insn_field_is_constant(insn_field *field,$/;"	f	file:
insn_field_reserved	sim/igen/ld-insn.h	/^  insn_field_reserved,$/;"	e	enum:_insn_field_type
insn_field_string	sim/igen/ld-insn.h	/^  insn_field_string,$/;"	e	enum:_insn_field_type
insn_field_type	sim/igen/ld-insn.h	/^insn_field_type;$/;"	t	typeref:enum:_insn_field_type
insn_field_type_to_str	sim/igen/ld-insn.c	/^insn_field_type_to_str (insn_field_type type)$/;"	f	file:
insn_field_wild	sim/igen/ld-insn.h	/^  insn_field_wild,$/;"	e	enum:_insn_field_type
insn_fields	sim/ppc/ld-insn.h	/^typedef struct _insn_fields insn_fields;$/;"	t	typeref:struct:_insn_fields
insn_filter_flags_field	sim/igen/ld-insn.h	/^  insn_filter_flags_field = 2,$/;"	e	enum:__anon579
insn_flags	sim/ppc/ld-insn.h	/^  insn_flags,$/;"	e	enum:__anon943
insn_fop	opcodes/epiphany-desc.h	/^typedef enum insn_fop {$/;"	g
insn_fopexn	opcodes/epiphany-desc.h	/^typedef enum insn_fopexn {$/;"	g
insn_for_saddr	bfd/elf32-rl78.c	/^  int insn_for_saddr;	\/* or -1 for "no alternative" *\/$/;"	m	struct:__anon1017	file:
insn_for_sfr	bfd/elf32-rl78.c	/^  int insn_for_sfr;	\/* or -1 for "no alternative" *\/$/;"	m	struct:__anon1017	file:
insn_form	sim/ppc/ld-insn.h	/^  insn_form,$/;"	e	enum:__anon943
insn_format	sim/ppc/ld-insn.h	/^  insn_format,$/;"	e	enum:__anon943
insn_format_name_field	sim/igen/ld-insn.h	/^  insn_format_name_field = 1,$/;"	e	enum:__anon579
insn_handler	sim/ppc/ld-insn.h	/^typedef void insn_handler$/;"	t
insn_history	gdb/btrace.h	/^  struct btrace_insn_history *insn_history;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_insn_history
insn_history	gdb/record-btrace.c	/^record_btrace_target::insn_history (int size, gdb_disassembly_flags flags)$/;"	f	class:record_btrace_target
insn_history	gdb/target-delegates.c	/^debug_target::insn_history (int arg0, gdb_disassembly_flags arg1)$/;"	f	class:debug_target
insn_history	gdb/target-delegates.c	/^dummy_target::insn_history (int arg0, gdb_disassembly_flags arg1)$/;"	f	class:dummy_target
insn_history	gdb/target-delegates.c	/^target_ops::insn_history (int arg0, gdb_disassembly_flags arg1)$/;"	f	class:target_ops
insn_history_from	gdb/record-btrace.c	/^record_btrace_target::insn_history_from (ULONGEST from, int size,$/;"	f	class:record_btrace_target
insn_history_from	gdb/target-delegates.c	/^debug_target::insn_history_from (ULONGEST arg0, int arg1, gdb_disassembly_flags arg2)$/;"	f	class:debug_target
insn_history_from	gdb/target-delegates.c	/^dummy_target::insn_history_from (ULONGEST arg0, int arg1, gdb_disassembly_flags arg2)$/;"	f	class:dummy_target
insn_history_from	gdb/target-delegates.c	/^target_ops::insn_history_from (ULONGEST arg0, int arg1, gdb_disassembly_flags arg2)$/;"	f	class:target_ops
insn_history_range	gdb/record-btrace.c	/^record_btrace_target::insn_history_range (ULONGEST from, ULONGEST to,$/;"	f	class:record_btrace_target
insn_history_range	gdb/target-delegates.c	/^debug_target::insn_history_range (ULONGEST arg0, ULONGEST arg1, gdb_disassembly_flags arg2)$/;"	f	class:debug_target
insn_history_range	gdb/target-delegates.c	/^dummy_target::insn_history_range (ULONGEST arg0, ULONGEST arg1, gdb_disassembly_flags arg2)$/;"	f	class:dummy_target
insn_history_range	gdb/target-delegates.c	/^target_ops::insn_history_range (ULONGEST arg0, ULONGEST arg1, gdb_disassembly_flags arg2)$/;"	f	class:target_ops
insn_hword	bfd/arc-plt.h	/^typedef uint16_t insn_hword;$/;"	t
insn_hword_array	bfd/arc-plt.h	/^typedef insn_hword insn_hword_array[];$/;"	t
insn_imm	opcodes/mt-desc.h	/^typedef enum insn_imm {$/;"	g
insn_immop	opcodes/epiphany-desc.h	/^typedef enum insn_immop {$/;"	g
insn_in_icache	sim/igen/igen.h	/^  int insn_in_icache;$/;"	m	struct:_igen_gen_options
insn_index	gdb/btrace.h	/^  unsigned int insn_index;$/;"	m	struct:btrace_insn_iterator
insn_index	opcodes/ia64-asmtab.h	/^  unsigned short insn_index : 11;$/;"	m	struct:ia64_dis_names
insn_indir_opc	sim/cris/cris-desc.h	/^typedef enum insn_indir_opc {$/;"	g
insn_infix_opc	sim/cris/cris-desc.h	/^typedef enum insn_infix_opc {$/;"	g
insn_info	gdb/compile/compile-loc2c.c	/^struct insn_info$/;"	s	file:
insn_info_valid	include/dis-asm.h	/^  char insn_info_valid;		\/* Branch info has been set. *\/$/;"	m	struct:disassemble_info
insn_insertion	sim/igen/igen.h	/^  int insn_insertion;$/;"	m	struct:_igen_trace_options
insn_is_call	gdb/gdbarch.c	/^  gdbarch_insn_is_call_ftype *insn_is_call;$/;"	m	struct:gdbarch	file:
insn_is_jump	gdb/gdbarch.c	/^  gdbarch_insn_is_jump_ftype *insn_is_jump;$/;"	m	struct:gdbarch	file:
insn_is_ret	gdb/gdbarch.c	/^  gdbarch_insn_is_ret_ftype *insn_is_ret;$/;"	m	struct:gdbarch	file:
insn_len	opcodes/arc-dis.c	/^  unsigned insn_len;$/;"	m	struct:arc_disassemble_info	file:
insn_len	sim/bfin/bfin-sim.h	/^  bu32 insn_len;$/;"	m	struct:bfin_cpu_state
insn_list	opcodes/ia64-gen.c	/^static unsigned char *insn_list;$/;"	v	file:
insn_list	sim/igen/gen.h	/^typedef struct _insn_list insn_list;$/;"	t	typeref:struct:_insn_list
insn_list_cmp	sim/igen/gen.c	/^insn_list_cmp (insn_list *l, insn_list *r)$/;"	f	file:
insn_list_insert	sim/igen/gen.c	/^insn_list_insert (insn_list **cur_insn_ptr,$/;"	f	file:
insn_list_len	opcodes/ia64-gen.c	/^static int insn_list_len = 0;$/;"	v	file:
insn_mask_X0_no_dest_no_srca	bfd/elf32-tilepro.c	/^static const bfd_byte insn_mask_X0_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_X0_no_dest_no_srca	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_X0_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_X0_no_operand	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_X0_no_operand[] = {$/;"	v	file:
insn_mask_X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_mask_X1[] = {$/;"	v	file:
insn_mask_X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_X1[] = {$/;"	v	file:
insn_mask_X1_no_dest_no_srca	bfd/elf32-tilepro.c	/^static const bfd_byte insn_mask_X1_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_X1_no_dest_no_srca	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_X1_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_X1_no_operand	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_X1_no_operand[] = {$/;"	v	file:
insn_mask_Y0_no_dest_no_srca	bfd/elf32-tilepro.c	/^static const bfd_byte insn_mask_Y0_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_Y0_no_dest_no_srca	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_Y0_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_Y0_no_operand	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_Y0_no_operand[] = {$/;"	v	file:
insn_mask_Y1_no_dest_no_srca	bfd/elf32-tilepro.c	/^static const bfd_byte insn_mask_Y1_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_Y1_no_dest_no_srca	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_Y1_no_dest_no_srca[] = {$/;"	v	file:
insn_mask_Y1_no_operand	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_mask_Y1_no_operand[] = {$/;"	v	file:
insn_max_cycles	sim/m68hc11/gencode.c	/^  unsigned char	 insn_max_cycles;$/;"	m	struct:m6811_opcode_def	file:
insn_memincness_mode	sim/cris/cris-desc.h	/^typedef enum insn_memincness_mode {$/;"	g
insn_memory_access	opcodes/epiphany-desc.h	/^typedef enum insn_memory_access {$/;"	g
insn_memoryness_mode	sim/cris/cris-desc.h	/^typedef enum insn_memoryness_mode {$/;"	g
insn_min_cycles	sim/m68hc11/gencode.c	/^  unsigned char	 insn_min_cycles;$/;"	m	struct:m6811_opcode_def	file:
insn_mnemonic	sim/ppc/ld-insn.h	/^  insn_mnemonic,$/;"	e	enum:__anon943
insn_mnemonic_condition_field	sim/igen/ld-insn.h	/^  insn_mnemonic_condition_field = 1,$/;"	e	enum:__anon578
insn_mnemonic_entry	sim/igen/ld-insn.h	/^typedef struct _insn_mnemonic_entry insn_mnemonic_entry;$/;"	t	typeref:struct:_insn_mnemonic_entry
insn_mnemonic_format_field	sim/igen/ld-insn.h	/^  insn_mnemonic_format_field = 0,$/;"	e	enum:__anon578
insn_mode	sim/cris/cris-desc.h	/^typedef enum insn_mode {$/;"	g
insn_model_entry	sim/igen/ld-insn.h	/^typedef struct _insn_model_entry insn_model_entry;$/;"	t	typeref:struct:_insn_model_entry
insn_model_fields	sim/ppc/ld-insn.h	/^  insn_model_fields,$/;"	e	enum:__anon948
insn_model_name	sim/ppc/ld-insn.h	/^  insn_model_name,$/;"	e	enum:__anon948
insn_model_name_field	sim/igen/ld-insn.h	/^  insn_model_name_field = 0,$/;"	e	enum:__anon577
insn_model_table_fields	sim/ppc/ld-insn.h	/^} insn_model_table_fields;$/;"	t	typeref:enum:__anon948
insn_model_unit_data_field	sim/igen/ld-insn.h	/^  insn_model_unit_data_field = 1,$/;"	e	enum:__anon577
insn_move_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_move_X0X1 = insn_tls_gd_add_X0X1;$/;"	v	file:
insn_move_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte *insn_move_Y0Y1 = insn_tls_gd_add_Y0Y1;$/;"	v	file:
insn_msopc	opcodes/mt-desc.h	/^typedef enum insn_msopc {$/;"	g
insn_msys	opcodes/mt-desc.h	/^typedef enum insn_msys {$/;"	g
insn_name	include/opcode/score-datadep.h	/^  char *insn_name;$/;"	m	struct:insn_to_dependency
insn_name	sim/common/sim-cpu.h	/^  CPU_INSN_NAME_FN *insn_name;$/;"	m	struct:__anon687
insn_name	sim/ppc/ld-insn.h	/^  insn_name,$/;"	e	enum:__anon943
insn_name_field	sim/igen/ld-insn.h	/^  insn_name_field = 4,$/;"	e	enum:__anon579
insn_num	gdb/record-full.c	/^  ULONGEST insn_num;$/;"	m	struct:record_full_end_entry	file:
insn_offset	gdb/btrace.h	/^  unsigned int insn_offset;$/;"	m	struct:btrace_function
insn_op	opcodes/frv-desc.h	/^typedef enum insn_op {$/;"	g
insn_op1	opcodes/fr30-desc.h	/^typedef enum insn_op1 {$/;"	g
insn_op1	opcodes/m32r-desc.h	/^typedef enum insn_op1 {$/;"	g
insn_op1	opcodes/xc16x-desc.h	/^typedef enum insn_op1 {$/;"	g
insn_op1	opcodes/xstormy16-desc.h	/^typedef enum insn_op1 {$/;"	g
insn_op2	opcodes/fr30-desc.h	/^typedef enum insn_op2 {$/;"	g
insn_op2	opcodes/m32r-desc.h	/^typedef enum insn_op2 {$/;"	g
insn_op2	opcodes/xc16x-desc.h	/^typedef enum insn_op2 {$/;"	g
insn_op2	opcodes/xstormy16-desc.h	/^typedef enum insn_op2 {$/;"	g
insn_op2a	opcodes/xstormy16-desc.h	/^typedef enum insn_op2a {$/;"	g
insn_op2m	opcodes/xstormy16-desc.h	/^typedef enum insn_op2m {$/;"	g
insn_op3	opcodes/fr30-desc.h	/^typedef enum insn_op3 {$/;"	g
insn_op3	opcodes/ip2k-desc.h	/^typedef enum insn_op3 {$/;"	g
insn_op3	opcodes/xstormy16-desc.h	/^typedef enum insn_op3 {$/;"	g
insn_op3a	opcodes/xstormy16-desc.h	/^typedef enum insn_op3a {$/;"	g
insn_op3b	opcodes/xstormy16-desc.h	/^typedef enum insn_op3b {$/;"	g
insn_op4	opcodes/fr30-desc.h	/^typedef enum insn_op4 {$/;"	g
insn_op4	opcodes/ip2k-desc.h	/^typedef enum insn_op4 {$/;"	g
insn_op4	opcodes/xstormy16-desc.h	/^typedef enum insn_op4 {$/;"	g
insn_op4b	opcodes/xstormy16-desc.h	/^typedef enum insn_op4b {$/;"	g
insn_op4m	opcodes/xstormy16-desc.h	/^typedef enum insn_op4m {$/;"	g
insn_op4mid	opcodes/ip2k-desc.h	/^typedef enum insn_op4mid {$/;"	g
insn_op5	opcodes/fr30-desc.h	/^typedef enum insn_op5 {$/;"	g
insn_op5	opcodes/xstormy16-desc.h	/^typedef enum insn_op5 {$/;"	g
insn_op5a	opcodes/xstormy16-desc.h	/^typedef enum insn_op5a {$/;"	g
insn_op6	opcodes/ip2k-desc.h	/^typedef enum insn_op6 {$/;"	g
insn_opc	opcodes/epiphany-desc.h	/^typedef enum insn_opc {$/;"	g
insn_opc	opcodes/mt-desc.h	/^typedef enum insn_opc {$/;"	g
insn_opcode	opcodes/or1k-desc.h	/^typedef enum insn_opcode {$/;"	g
insn_opcode_alu_regreg	opcodes/or1k-desc.h	/^typedef enum insn_opcode_alu_regreg {$/;"	g
insn_opcode_extbhs	opcodes/or1k-desc.h	/^typedef enum insn_opcode_extbhs {$/;"	g
insn_opcode_extws	opcodes/or1k-desc.h	/^typedef enum insn_opcode_extws {$/;"	g
insn_opcode_float_regreg	opcodes/or1k-desc.h	/^typedef enum insn_opcode_float_regreg {$/;"	g
insn_opcode_mac	opcodes/or1k-desc.h	/^typedef enum insn_opcode_mac {$/;"	g
insn_opcode_movehimacrc	opcodes/or1k-desc.h	/^typedef enum insn_opcode_movehimacrc {$/;"	g
insn_opcode_setflag	opcodes/or1k-desc.h	/^typedef enum insn_opcode_setflag {$/;"	g
insn_opcode_shorts	opcodes/or1k-desc.h	/^typedef enum insn_opcode_shorts {$/;"	g
insn_opcode_systrapsyncs	opcodes/or1k-desc.h	/^typedef enum insn_opcode_systrapsyncs {$/;"	g
insn_opcodes	sim/igen/gen.h	/^typedef struct _insn_opcodes insn_opcodes;$/;"	t	typeref:struct:_insn_opcodes
insn_ope1	opcodes/frv-desc.h	/^typedef enum insn_ope1 {$/;"	g
insn_ope2	opcodes/frv-desc.h	/^typedef enum insn_ope2 {$/;"	g
insn_ope3	opcodes/frv-desc.h	/^typedef enum insn_ope3 {$/;"	g
insn_ope4	opcodes/frv-desc.h	/^typedef enum insn_ope4 {$/;"	g
insn_opnumb	include/opcode/msp430.h	/^  int insn_opnumb;$/;"	m	struct:msp430_opcode_s
insn_options_field	sim/igen/ld-insn.h	/^  insn_options_field = 3,$/;"	e	enum:__anon579
insn_pattern	gdb/hppa-linux-tdep.c	/^struct insn_pattern$/;"	s	file:
insn_pattern	gdb/hppa-tdep.c	/^struct insn_pattern$/;"	s	file:
insn_pattern	sim/m68hc11/gencode.c	/^  const char	 *insn_pattern;$/;"	m	struct:m6811_opcode_def	file:
insn_printer	opcodes/metag-dis.c	/^typedef void (*insn_printer)(unsigned int, bfd_vma, const insn_template *,$/;"	t	file:
insn_printers	opcodes/metag-dis.c	/^static const insn_printer insn_printers[ENC_MAX] =$/;"	v	file:
insn_ptr	gdb/gdbserver/linux-aarch64-low.c	/^  uint32_t *insn_ptr;$/;"	m	struct:aarch64_insn_relocation_data	file:
insn_ptr_from_addr	gdb/iq2000-tdep.c	/^insn_ptr_from_addr (CORE_ADDR addr)	\/* CORE_ADDR to target pointer.  *\/$/;"	f	file:
insn_qcond	opcodes/xc16x-desc.h	/^typedef enum insn_qcond {$/;"	g
insn_qi_opc	sim/cris/cris-desc.h	/^typedef enum insn_qi_opc {$/;"	g
insn_qihi_opc	sim/cris/cris-desc.h	/^typedef enum insn_qihi_opc {$/;"	g
insn_r_opc	sim/cris/cris-desc.h	/^typedef enum insn_r_opc {$/;"	g
insn_rcond	opcodes/xc16x-desc.h	/^typedef enum insn_rcond {$/;"	g
insn_record	sim/igen/ld-insn.c	/^  insn_record,			\/* default *\/$/;"	e	enum:__anon591	file:
insn_record_type	sim/igen/ld-insn.c	/^insn_record_type;$/;"	t	typeref:enum:__anon591	file:
insn_references_pc	gdb/arm-tdep.c	/^insn_references_pc (uint32_t insn, uint32_t bitmask)$/;"	f	file:
insn_return_kind	gdb/m68hc11-tdep.c	/^enum insn_return_kind {$/;"	g	file:
insn_rfix_opc	sim/cris/cris-desc.h	/^typedef enum insn_rfix_opc {$/;"	g
insn_sem	sim/common/cgen-engine.h	/^struct insn_sem {$/;"	s
insn_sequence	bfd/elf32-arm.c	/^}  insn_sequence;$/;"	t	typeref:struct:__anon1127	file:
insn_sequence	gdb/m68hc11-tdep.c	/^struct insn_sequence {$/;"	s	file:
insn_sets	include/dis-asm.h	/^  void *insn_sets;$/;"	m	struct:disassemble_info
insn_signed_size	sim/cris/cris-desc.h	/^typedef enum insn_signed_size {$/;"	g
insn_size	gdb/arm-tdep.h	/^  unsigned int insn_size;$/;"	m	struct:arm_displaced_step_closure
insn_size	gdb/tramp-frame.h	/^  int insn_size;$/;"	m	struct:tramp_frame
insn_size	include/xtensa-isa-internal.h	/^  int insn_size;			\/* Maximum length in bytes.  *\/$/;"	m	struct:xtensa_isa_internal_struct
insn_size	opcodes/avr-dis.c	/^  int insn_size;		\/* In words.  *\/$/;"	m	struct:avr_opcodes_s	file:
insn_size	sim/cris/cris-desc.h	/^typedef enum insn_size {$/;"	g
insn_size	sim/m68hc11/gencode.c	/^  unsigned char	 insn_size;$/;"	m	struct:m6811_opcode_def	file:
insn_specifying_widths	sim/igen/igen.h	/^  int insn_specifying_widths;$/;"	m	struct:_igen_options
insn_specifying_widths_option	sim/igen/ld-insn.c	/^  insn_specifying_widths_option,$/;"	e	enum:__anon592	file:
insn_start	opcodes/i386-dis.c	/^  bfd_vma insn_start;$/;"	m	struct:dis_private	file:
insn_start	opcodes/m68k-dis.c	/^  bfd_vma insn_start;$/;"	m	struct:private	file:
insn_start	opcodes/ns32k-dis.c	/^  bfd_vma insn_start;$/;"	m	struct:private	file:
insn_start	opcodes/vax-dis.c	/^  bfd_vma    insn_start;$/;"	m	struct:private	file:
insn_start	opcodes/visium-dis.c	/^  bfd_vma insn_start;$/;"	m	struct:private	file:
insn_start	opcodes/z8k-dis.c	/^  bfd_vma insn_start;$/;"	m	struct:__anon72	file:
insn_subclass_t	include/opcode/arc.h	/^} insn_subclass_t;$/;"	t	typeref:enum:__anon1256
insn_t	include/opcode/loongarch.h	/^typedef uint32_t insn_t;$/;"	t
insn_t	include/opcode/riscv.h	/^typedef uint64_t insn_t;$/;"	t
insn_table	include/opcode/cgen.h	/^  CGEN_INSN_TABLE insn_table;$/;"	m	struct:cgen_cpu_desc
insn_table	sim/igen/ld-insn.h	/^typedef struct _insn_table insn_table;$/;"	t	typeref:struct:_insn_table
insn_table	sim/ppc/ld-insn.h	/^typedef struct _insn_table insn_table;$/;"	t	typeref:struct:_insn_table
insn_table_cache_fields	sim/igen/gen-icache.c	/^insn_table_cache_fields (insn_table *isa)$/;"	f	file:
insn_table_cache_fields	sim/ppc/gen-icache.c	/^insn_table_cache_fields(insn_table *table)$/;"	f	file:
insn_table_cur_addr	opcodes/xtensa-dis.c	/^  bfd_vma insn_table_cur_addr;$/;"	m	struct:dis_private	file:
insn_table_cur_idx	opcodes/xtensa-dis.c	/^  int insn_table_cur_idx;$/;"	m	struct:dis_private	file:
insn_table_depth	sim/ppc/ld-insn.c	/^insn_table_depth(insn_table *table)$/;"	f
insn_table_entries	opcodes/xtensa-dis.c	/^  property_table_entry *insn_table_entries;$/;"	m	struct:dis_private	file:
insn_table_entry_count	opcodes/xtensa-dis.c	/^  int insn_table_entry_count;$/;"	m	struct:dis_private	file:
insn_table_expand_insns	sim/ppc/ld-insn.c	/^insn_table_expand_insns(insn_table *table)$/;"	f
insn_table_expand_opcode	sim/ppc/ld-insn.c	/^insn_table_expand_opcode(insn_table *table,$/;"	f	file:
insn_table_fields	sim/ppc/ld-insn.h	/^} insn_table_fields;$/;"	t	typeref:enum:__anon943
insn_table_find_opcode_field	sim/ppc/ld-insn.c	/^insn_table_find_opcode_field(insn *insns,$/;"	f	file:
insn_table_insert_expanded	sim/ppc/ld-insn.c	/^insn_table_insert_expanded(insn_table *table,$/;"	f	file:
insn_table_insert_expanding	sim/ppc/ld-insn.c	/^insn_table_insert_expanding(insn_table *table,$/;"	f	file:
insn_table_insert_function	sim/ppc/ld-insn.c	/^insn_table_insert_function(insn_table *table,$/;"	f	file:
insn_table_insert_insn	sim/ppc/ld-insn.c	/^insn_table_insert_insn(insn_table *table,$/;"	f
insn_table_traverse_function	sim/ppc/ld-insn.c	/^insn_table_traverse_function(insn_table *table,$/;"	f
insn_table_traverse_insn	sim/igen/ld-insn.c	/^insn_table_traverse_insn (lf *file,$/;"	f
insn_table_traverse_insn	sim/ppc/ld-insn.c	/^insn_table_traverse_insn(insn_table *table,$/;"	f
insn_table_traverse_tree	sim/ppc/ld-insn.c	/^insn_table_traverse_tree(insn_table *table,$/;"	f
insn_template	include/opcode/metag.h	/^} insn_template;$/;"	t	typeref:struct:__anon1253
insn_template	include/opcode/tic30.h	/^insn_template;$/;"	t	typeref:struct:_template
insn_template	include/opcode/tic54x.h	/^} insn_template;$/;"	t	typeref:struct:_template
insn_template	opcodes/i386-opc.h	/^insn_template;$/;"	t	typeref:struct:insn_template
insn_template	opcodes/i386-opc.h	/^typedef struct insn_template$/;"	s
insn_tls_gd_add_X0X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_gd_add_X0X1[] = {$/;"	v	file:
insn_tls_gd_add_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_gd_add_X0X1[] = {$/;"	v	file:
insn_tls_gd_add_Y0Y1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_gd_add_Y0Y1[] = {$/;"	v	file:
insn_tls_gd_add_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_gd_add_Y0Y1[] = {$/;"	v	file:
insn_tls_ie_add_X0X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_ie_add_X0X1[] = {$/;"	v	file:
insn_tls_ie_add_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_add_X0X1[] = {$/;"	v	file:
insn_tls_ie_add_Y0Y1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_ie_add_Y0Y1[] = {$/;"	v	file:
insn_tls_ie_add_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_add_Y0Y1[] = {$/;"	v	file:
insn_tls_ie_addx_X0X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_addx_X0X1[] = {$/;"	v	file:
insn_tls_ie_addx_Y0Y1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_addx_Y0Y1[] = {$/;"	v	file:
insn_tls_ie_ld4s_X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_ld4s_X1[] = {$/;"	v	file:
insn_tls_ie_ld_X1	bfd/elfxx-tilegx.c	/^static const bfd_byte insn_tls_ie_ld_X1[] = {$/;"	v	file:
insn_tls_ie_lw_X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_ie_lw_X1[] = {$/;"	v	file:
insn_tls_le_move_X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_le_move_X1[] = {$/;"	v	file:
insn_tls_le_move_zero_X0X1	bfd/elf32-tilepro.c	/^static const bfd_byte insn_tls_le_move_zero_X0X1[] = {$/;"	v	file:
insn_to_dependency	include/opcode/score-datadep.h	/^struct insn_to_dependency$/;"	s
insn_to_dependency_table	include/opcode/score-datadep.h	/^static const struct insn_to_dependency insn_to_dependency_table[] =$/;"	v	typeref:struct:insn_to_dependency
insn_type	include/dis-asm.h	/^  enum dis_insn_type insn_type;	\/* Type of instruction *\/$/;"	m	struct:disassemble_info	typeref:enum:disassemble_info::dis_insn_type
insn_type	include/opcode/metag.h	/^  enum insn_type insn_type;$/;"	m	struct:__anon1253	typeref:enum:__anon1253::insn_type
insn_type	include/opcode/metag.h	/^enum insn_type$/;"	g
insn_type	include/opcode/spu.h	/^   spu_iformat insn_type;$/;"	m	struct:spu_opcode
insn_type_for_dependency	include/opcode/score-datadep.h	/^enum insn_type_for_dependency$/;"	g
insn_type_map	sim/igen/ld-insn.c	/^static const name_map insn_type_map[] = {$/;"	v	file:
insn_uint	sim/igen/ld-insn.h	/^typedef unsigned64 insn_uint;$/;"	t
insn_undef	sim/ppc/ld-insn.h	/^typedef struct _insn_undef insn_undef;$/;"	t	typeref:struct:_insn_undef
insn_unsigned_size	sim/cris/cris-desc.h	/^typedef enum insn_unsigned_size {$/;"	g
insn_word_cmp	sim/igen/gen.c	/^insn_word_cmp (insn_word_entry *l, insn_word_entry *r)$/;"	f	file:
insn_word_entry	sim/igen/ld-insn.h	/^typedef struct _insn_word_entry insn_word_entry;$/;"	t	typeref:struct:_insn_word_entry
insn_word_field	sim/igen/ld-insn.h	/^  insn_word_field = 0,$/;"	e	enum:__anon579
insn_wordsize	opcodes/epiphany-desc.h	/^typedef enum insn_wordsize {$/;"	g
insn_xfx	gdb/ppc64-tdep.c	45;"	d	file:
insnbuf_size	include/xtensa-isa-internal.h	/^  int insnbuf_size;			\/* Number of insnbuf_words.  *\/$/;"	m	struct:xtensa_isa_internal_struct
insns	sim/igen/gen.h	/^  insn_list *insns;$/;"	m	struct:_gen_entry
insns	sim/igen/ld-insn.h	/^  insn_entry *insns;$/;"	m	struct:_insn_table
insns	sim/ppc/ld-insn.h	/^  insn *insns;$/;"	m	struct:_insn_table
insns_at_end	bfd/elf32-spu.c	/^insns_at_end (struct function_info *fun, bfd_vma limit)$/;"	f	file:
insns_bit_useless	sim/igen/gen.c	/^insns_bit_useless (insn_list *insns, decode_table *rule, int bit_nr)$/;"	f	file:
insns_in_slot	sim/frv/pipeline.c	/^int insns_in_slot[UNIT_NUM_UNITS] = {0};$/;"	v
insns_match_conditions	sim/igen/gen.c	/^insns_match_conditions (insn_list *insns, decode_cond *conditions)$/;"	f	file:
insns_match_format_names	sim/igen/gen.c	/^insns_match_format_names (insn_list *insns, filter *format_names)$/;"	f	file:
insns_match_nr_words	sim/igen/gen.c	/^insns_match_nr_words (insn_list *insns, int nr_words)$/;"	f	file:
insns_match_pattern	gdb/hppa-linux-tdep.c	/^insns_match_pattern (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
inspect_type	gdb/cp-support.c	/^inspect_type (struct demangle_parse_info *info,$/;"	f	file:
insque	libiberty/insque.c	/^insque (struct qelem *elem, struct qelem *pred)$/;"	f
inst	include/hp-symtab.h	/^  unsigned int     inst;       \/* Used in xdb to store inst @ bp  *\/$/;"	m	struct:quick_paragraph
inst	include/opcode/cr16.h	/^inst;$/;"	t	typeref:struct:__anon1330
inst	include/opcode/crx.h	/^inst;$/;"	t	typeref:struct:__anon1266
inst	opcodes/mcore-opc.h	/^  unsigned short inst;$/;"	m	struct:inst
inst	opcodes/mcore-opc.h	/^typedef struct inst$/;"	s
inst	sim/erc32/sis.h	/^    uint32          inst;	\/* Current instruction *\/$/;"	m	struct:pstate
inst_env_type	gdb/cris-tdep.c	/^} inst_env_type;$/;"	t	typeref:struct:instruction_environment	file:
inst_offset_type	opcodes/microblaze-opc.h	/^  short inst_offset_type;     \/* Immediate vals offset from PC? (= 1 for branches).  *\/$/;"	m	struct:op_code_struct
inst_saves_fr	gdb/hppa-tdep.c	/^inst_saves_fr (unsigned long inst)$/;"	f	file:
inst_saves_gr	gdb/hppa-tdep.c	/^inst_saves_gr (unsigned long inst)$/;"	f	file:
inst_t	gdb/score-tdep.c	/^}inst_t;$/;"	t	typeref:struct:__anon1637	file:
inst_type	opcodes/microblaze-opc.h	/^  short inst_type;            \/* Registers and immediate values involved.  *\/$/;"	m	struct:op_code_struct
install	gdb/minsyms.c	/^minimal_symbol_reader::install ()$/;"	f	class:minimal_symbol_reader
install-objfile-pretty-printers!	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (install-objfile-pretty-printers! pspace objfile-name)$/;"	f
install-progspace-pretty-printers!	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (install-progspace-pretty-printers! pspace)$/;"	f
install_alu_reg	gdb/arm-tdep.c	/^install_alu_reg (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_alu_shifted_reg	gdb/arm-tdep.c	/^install_alu_shifted_reg (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_b_bl_blx	gdb/arm-tdep.c	/^install_b_bl_blx (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_breakpoint	gdb/breakpoint.c	/^install_breakpoint (int internal, std::unique_ptr<breakpoint> &&arg, int update_gll)$/;"	f
install_bx_blx_reg	gdb/arm-tdep.c	/^install_bx_blx_reg (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_copro_load_store	gdb/arm-tdep.c	/^install_copro_load_store (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_default_visualizer	gdb/varobj.c	/^install_default_visualizer (struct varobj *var)$/;"	f	file:
install_dynamic_child	gdb/varobj.c	/^install_dynamic_child (struct varobj *var,$/;"	f	file:
install_error_msg	libiberty/pex-common.h	34;"	d
install_fast_tracepoint	gdb/gdbserver/tracepoint.c	/^install_fast_tracepoint (struct tracepoint *tpoint, char *errbuf)$/;"	f	file:
install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-low.h	/^  int (*install_fast_tracepoint_jump_pad) (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	m	struct:linux_target_ops
install_fast_tracepoint_jump_pad	gdb/gdbserver/target.h	/^  int (*install_fast_tracepoint_jump_pad) (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	m	struct:target_ops
install_fast_tracepoint_jump_pad	gdb/gdbserver/target.h	591;"	d
install_gdb_commands	gdb/guile/guile.c	/^install_gdb_commands (void)$/;"	f	file:
install_gdb_sigint_handler	gdb/extension.c	/^install_gdb_sigint_handler (struct signal_handler *previous)$/;"	f	file:
install_load_store	gdb/arm-tdep.c	/^install_load_store (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_movi20_field	bfd/elf32-sh.c	/^install_movi20_field (bfd *output_bfd, unsigned long relocation,$/;"	f	file:
install_new_value	gdb/varobj.c	/^install_new_value (struct varobj *var, struct value *value, bool initial)$/;"	f	file:
install_new_value_visualizer	gdb/varobj.c	/^install_new_value_visualizer (struct varobj *var)$/;"	f	file:
install_pc_relative	gdb/arm-tdep.c	/^install_pc_relative (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_plt_field	bfd/elf32-sh.c	/^install_plt_field (bfd *output_bfd, bfd_boolean code_p ATTRIBUTE_UNUSED,$/;"	f	file:
install_preload	gdb/arm-tdep.c	/^install_preload (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_preload_reg	gdb/arm-tdep.c	/^install_preload_reg(struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_sigint_handler	gdb/extension.c	/^install_sigint_handler (const struct signal_handler *handler_state)$/;"	f	file:
install_software_single_step_breakpoints	gdb/gdbserver/linux-low.c	/^install_software_single_step_breakpoints (struct lwp_info *lwp)$/;"	f	file:
install_svc	gdb/arm-tdep.c	/^install_svc (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
install_symfile_debug_logging	gdb/symfile-debug.c	/^install_symfile_debug_logging (struct objfile *objfile)$/;"	f	file:
install_tracepoint	gdb/gdbserver/tracepoint.c	/^install_tracepoint (struct tracepoint *tpoint, char *own_buf)$/;"	f	file:
install_variable	gdb/varobj.c	/^install_variable (struct varobj *var)$/;"	f	file:
install_visualizer	gdb/varobj.c	/^install_visualizer (struct varobj_dynamic *var, PyObject *constructor,$/;"	f	file:
instance	gdb/dbxread.c	/^  int instance;			\/* See above *\/$/;"	m	struct:header_file_location	file:
instance	gdb/stabsread.h	/^    int instance;$/;"	m	struct:header_file
instance	gdb/testsuite/gdb.base/pointers.c	/^S instance;$/;"	v
instance	gdb/testsuite/gdb.cp/classes.cc	/^  static Inner instance;$/;"	m	struct:Inner	file:
instance	gdb/testsuite/gdb.cp/classes.cc	/^  static Outer instance;$/;"	m	struct:Outer	file:
instance	gdb/testsuite/gdb.cp/classes.cc	/^Inner Inner::instance;$/;"	m	class:Inner	file:
instance	gdb/testsuite/gdb.cp/classes.cc	/^Outer Outer::instance;$/;"	m	class:Outer	file:
instance	sim/ppc/device.h	/^(device_instance *instance);$/;"	v
instance_create	sim/ppc/device_table.h	/^  device_create_instance_callback *instance_create;$/;"	m	struct:_device_callbacks
instance_flags	gdb/gdbtypes.h	/^  unsigned instance_flags : 9;$/;"	m	struct:type
instance_size	gdb/objc-lang.c	/^  long instance_size;$/;"	m	struct:objc_class	file:
instances	sim/common/hw-instances.c	/^  struct hw_instance *instances;$/;"	m	struct:hw_instance_data	typeref:struct:hw_instance_data::hw_instance	file:
instances	sim/ppc/device.c	/^  device_instance *instances;$/;"	m	struct:_device	file:
instances_of_hw	sim/common/hw-device.h	/^  struct hw_instance_data *instances_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_instance_data
instantiate	gdb/python/lib/gdb/types.py	/^    def instantiate(self):$/;"	m	class:TypePrinter
instantiate	gdb/testsuite/gdb.python/py-typeprint.py	/^    def instantiate(self):$/;"	m	class:StringTypePrinter
instantiate_pretty_printer	gdb/varobj.c	/^instantiate_pretty_printer (PyObject *constructor, struct value *value)$/;"	f	file:
instantiated_section_count	bfd/pef.h	/^  unsigned short instantiated_section_count;$/;"	m	struct:bfd_pef_header
instr	opcodes/microblaze-opc.h	/^  enum microblaze_instr instr;$/;"	m	struct:op_code_struct	typeref:enum:op_code_struct::microblaze_instr
instr	sim/aarch64/sim-main.h	/^  uint32_t     instr;$/;"	m	struct:_sim_cpu
instr	sim/arm/armdefs.h	/^  ARMword instr, pc, temp;	\/* saved register state *\/$/;"	m	struct:ARMul_State
instrBuffer	gdb/stubs/sh-stub.c	/^stepData instrBuffer;$/;"	v
instr_asmsrc	opcodes/z8k-dis.c	/^  char instr_asmsrc[80];$/;"	m	struct:__anon72	file:
instr_data_s	opcodes/z8k-dis.c	/^instr_data_s;$/;"	t	typeref:struct:__anon72	file:
instr_type	opcodes/microblaze-opc.h	/^  enum microblaze_instr_type instr_type;$/;"	m	struct:op_code_struct	typeref:enum:op_code_struct::microblaze_instr_type
instream	gdb/top.h	/^  FILE *instream;$/;"	m	struct:ui
instruction	opcodes/cr16-dis.c	/^static const inst *instruction;$/;"	v	file:
instruction	opcodes/crx-dis.c	/^static const inst *instruction;$/;"	v	file:
instruction	opcodes/nds32-asm.h	/^  const char *instruction;$/;"	m	struct:nds32_opcode
instruction	opcodes/tic30-dis.c	/^struct instruction$/;"	s	file:
instruction_call	sim/ppc/emul_generic.h	/^  os_emul_instruction_call_handler *instruction_call;$/;"	m	struct:_os_emul
instruction_environment	gdb/cris-tdep.c	/^struct instruction_environment$/;"	s	file:
instruction_map	sim/ppc/cpu.c	/^  vm_instruction_map *instruction_map; \/* instructions *\/$/;"	m	struct:_cpu	file:
instruction_map	sim/ppc/vm.c	/^  vm_instruction_map instruction_map;$/;"	m	struct:_vm	file:
instruction_storage_interrupt	sim/ppc/interrupts.c	/^instruction_storage_interrupt(cpu *processor,$/;"	f
instruction_tlb	sim/ppc/vm.c	/^  om_page_tlb instruction_tlb;$/;"	m	struct:_vm	file:
instruction_type	gdb/ia64-tdep.c	/^typedef enum instruction_type$/;"	g	file:
instruction_type	gdb/ia64-tdep.c	/^} instruction_type;$/;"	t	typeref:enum:instruction_type	file:
instruction_word	sim/ppc/words.h	/^typedef unsigned32 instruction_word;$/;"	t
instructions	gdb/dwarf2-frame.c	/^  const gdb_byte *instructions;$/;"	m	struct:dwarf2_fde	file:
instructions	opcodes/arc-ext.c	/^  struct ExtInstruction* instructions[INST_HASH_SIZE];$/;"	m	struct:arcExtMap	typeref:struct:arcExtMap::ExtInstruction	file:
insts	sim/mcore/sim-main.h	/^  int insts;$/;"	m	struct:_sim_cpu
insts	sim/microblaze/sim-main.h	/^  int		  insts;$/;"	m	struct:microblaze_regset
insts	sim/moxie/interp.c	/^  unsigned long long insts;                \/* instruction counter *\/$/;"	m	struct:moxie_regset	file:
insts	sim/sh/sim-main.h	/^    int insts;$/;"	m	struct:__anon488::__anon489
int	libdecnumber/decNumberLocal.h	105;"	d
int1	gdb/testsuite/gdb.base/call-ar-st.c	/^       int  int1;$/;"	m	struct:int_char_combo_t	file:
int1	gdb/testsuite/gdb.base/call-rt-st.c	/^       int  int1;$/;"	m	struct:int_char_combo_t	file:
int15	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^int15:$/;"	l
int16	gdb/m32c-tdep.c	/^  struct type *int8, *int16, *int32, *int64;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
int16	sim/cr16/cr16_sim.h	/^typedef signed16 int16;$/;"	t
int16	sim/d10v/d10v_sim.h	/^typedef signed16 int16;$/;"	t
int16	sim/erc32/sis.h	/^typedef short int int16;	\/* 16-bit signed int *\/$/;"	t
int16	sim/m68hc11/sim-main.h	/^typedef signed16 int16;$/;"	t
int16	sim/mn10300/mn10300_sim.h	/^typedef signed16 int16;$/;"	t
int16	sim/v850/sim-main.h	/^typedef signed16 int16;$/;"	t
int16_search_buf	gdb/testsuite/gdb.base/find.c	/^static int16_t int16_search_buf[100];$/;"	v	file:
int16_search_buf	gdb/testsuite/gdb.python/py-inferior.c	/^int16_t int16_search_buf[100];$/;"	v
int16_t	gdb/testsuite/gdb.base/find.c	30;"	d	file:
int1dim	gdb/testsuite/gdb.base/printcmds.c	/^int int1dim[12] = {0,1,2,3,4,5,6,7,8,9,10,11};$/;"	v
int2bcd	sim/m32c/misc.c	/^int2bcd (int v, int w)$/;"	f
int2bcd	sim/rx/misc.c	/^int2bcd (int v, int w)$/;"	f
int2dim	gdb/testsuite/gdb.base/printcmds.c	/^int int2dim[3][4] = {{0,1,2,3},{4,5,6,7},{8,9,10,11}};$/;"	v
int2float	sim/rx/rx.c	/^int2float (int i)$/;"	f	file:
int32	gdb/m32c-tdep.c	/^  struct type *int8, *int16, *int32, *int64;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
int32	sim/cr16/cr16_sim.h	/^typedef signed32 int32;$/;"	t
int32	sim/d10v/d10v_sim.h	/^typedef signed32 int32;$/;"	t
int32	sim/erc32/sis.h	/^typedef int     int32;		\/* 32-bit signed int *\/$/;"	t
int32	sim/m68hc11/sim-main.h	/^typedef signed32 int32;$/;"	t
int32	sim/mn10300/mn10300_sim.h	/^typedef signed32 int32;$/;"	t
int32	sim/v850/sim-main.h	/^typedef signed32 int32;$/;"	t
int32_search_buf	gdb/testsuite/gdb.base/find.c	/^static int32_t int32_search_buf[100];$/;"	v	file:
int32_search_buf	gdb/testsuite/gdb.python/py-inferior.c	/^int32_t int32_search_buf[100];$/;"	v
int32_t	gdb/testsuite/gdb.base/find.c	31;"	d	file:
int3dim	gdb/testsuite/gdb.base/printcmds.c	/^int int3dim[2][3][2] = {{{0,1},{2,3},{4,5}},{{6,7},{8,9},{10,11}}};$/;"	v
int4	gdb/testsuite/gdb.base/dfp-test.c	/^  int int4;$/;"	m	struct:decstruct	file:
int4dim	gdb/testsuite/gdb.base/printcmds.c	/^int int4dim[1][2][3][2] = {{{{0,1},{2,3},{4,5}},{{6,7},{8,9},{10,11}}}};$/;"	v
int64	gdb/m32c-tdep.c	/^  struct type *int8, *int16, *int32, *int64;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
int64	sim/cr16/cr16_sim.h	/^typedef signed64 int64;$/;"	t
int64	sim/d10v/d10v_sim.h	/^typedef signed64 int64;$/;"	t
int64	sim/erc32/sis.h	/^typedef int64_t int64;	   \/* 64-bit signed int *\/$/;"	t
int64	sim/m68hc11/sim-main.h	/^typedef signed64 int64;$/;"	t
int64_search_buf	gdb/testsuite/gdb.base/find.c	/^static int64_t int64_search_buf[100];$/;"	v	file:
int64_search_buf	gdb/testsuite/gdb.python/py-inferior.c	/^int64_t int64_search_buf[100];$/;"	v
int64_t	gdb/testsuite/gdb.base/find.c	32;"	d	file:
int8	gdb/m32c-tdep.c	/^  struct type *int8, *int16, *int32, *int64;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
int8	sim/cr16/cr16_sim.h	/^typedef signed8 int8;$/;"	t
int8	sim/mn10300/mn10300_sim.h	/^typedef signed8 int8;$/;"	t
int8	sim/v850/sim-main.h	/^typedef signed8 int8;$/;"	t
int8_search_buf	gdb/testsuite/gdb.base/find.c	/^static int8_t int8_search_buf[100];$/;"	v	file:
int8_search_buf	gdb/testsuite/gdb.python/py-inferior.c	/^int8_t int8_search_buf[100];$/;"	v
int8_t	gdb/testsuite/gdb.base/find.c	29;"	d	file:
intBazOne	gdb/testsuite/gdb.cp/templates.cc	/^typedef Baz<int, 1> intBazOne;$/;"	t	file:
intToChar	gdb/testsuite/gdb.cp/overload.cc	/^int intToChar (char c) { return 297; }$/;"	f
int_15	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^int_15:$/;"	l
int_15	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^int_15:$/;"	l
int_15	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^int_15:$/;"	l
int_15	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^int_15:$/;"	l
int_arg	gdb/common/format.h	/^    int_arg, long_arg, long_long_arg, ptr_arg,$/;"	e	enum:argclass
int_array	gdb/testsuite/gdb.base/charset.c	/^int int_array[3];$/;"	v
int_array	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (int_array);$/;"	v
int_array_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef int int_array_typedef[3];$/;"	t	file:
int_b_map	opcodes/micromips-opc.c	/^static int int_b_map[] = {$/;"	v	file:
int_bit	gdb/gdbarch.c	/^  int int_bit;$/;"	m	struct:gdbarch	file:
int_c_map	opcodes/micromips-opc.c	/^static int int_c_map[] = {$/;"	v	file:
int_cc	opcodes/frv-desc.h	/^typedef enum int_cc {$/;"	g
int_char_combo_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct int_char_combo_t {$/;"	s	file:
int_char_combo_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct int_char_combo_t {$/;"	s	file:
int_elf32_dsbt_loadmap	gdb/solib-dsbt.c	/^struct int_elf32_dsbt_loadmap$/;"	s	file:
int_elf32_dsbt_loadseg	gdb/solib-dsbt.c	/^struct int_elf32_dsbt_loadseg$/;"	s	file:
int_elf32_fdpic_loadmap	gdb/solib-frv.c	/^struct int_elf32_fdpic_loadmap {$/;"	s	file:
int_elf32_fdpic_loadseg	gdb/solib-frv.c	/^struct int_elf32_fdpic_loadseg$/;"	s	file:
int_func	gdb/testsuite/gdb.base/return2.c	/^int int_func ()$/;"	f
int_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^int int_func ()$/;"	f
int_handler	sim/erc32/func.c	/^int_handler(sig)$/;"	f	file:
int_insn_p	include/opcode/cgen.h	/^  int int_insn_p;$/;"	m	struct:cgen_cpu_desc
int_intcm4	sim/v850/interp.c	/^  int_intcm4,$/;"	e	enum:interrupt_type	file:
int_intov1	sim/v850/interp.c	/^  int_intov1,$/;"	e	enum:interrupt_type	file:
int_intp10	sim/v850/interp.c	/^  int_intp10,$/;"	e	enum:interrupt_type	file:
int_intp11	sim/v850/interp.c	/^  int_intp11,$/;"	e	enum:interrupt_type	file:
int_intp12	sim/v850/interp.c	/^  int_intp12,$/;"	e	enum:interrupt_type	file:
int_intp13	sim/v850/interp.c	/^  int_intp13,$/;"	e	enum:interrupt_type	file:
int_map	include/opcode/mips.h	/^  const int *int_map;$/;"	m	struct:mips_mapped_int_operand
int_mask	sim/m68hc11/interrupts.h	/^  unsigned char    int_mask;$/;"	m	struct:interrupt_def
int_nmi	sim/v850/interp.c	/^  int_nmi,$/;"	e	enum:interrupt_type	file:
int_number	sim/common/dv-glue.c	/^  int int_number;$/;"	m	struct:hw_glue	file:
int_number	sim/m68hc11/interrupts.h	/^  enum M6811_INT   int_number;$/;"	m	struct:interrupt_def	typeref:enum:interrupt_def::M6811_INT
int_number	sim/ppc/hw_glue.c	/^  int int_number;$/;"	m	struct:_hw_glue_device	file:
int_number	sim/ppc/hw_opic.c	/^  unsigned_cell int_number;$/;"	m	struct:_opic_isu_block	file:
int_paddr	sim/m68hc11/interrupts.h	/^  unsigned char    int_paddr;$/;"	m	struct:interrupt_def
int_param_single_reg_loc	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^int_param_single_reg_loc:$/;"	l
int_param_two_reg_pieces	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^int_param_two_reg_pieces:$/;"	l
int_part	gdb/cp-name-parser.y	/^int_part	:	INT_KEYWORD$/;"	l
int_ptr	gdb/testsuite/gdb.guile/scm-value-cc.cc	/^typedef int *int_ptr;$/;"	t	file:
int_ptr	gdb/testsuite/gdb.python/py-explore.cc	/^typedef int *int_ptr;$/;"	t	file:
int_ptr	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^typedef int *int_ptr;$/;"	t	file:
int_ptr	gdb/testsuite/gdb.python/py-value-cc.cc	/^typedef int *int_ptr;$/;"	t	file:
int_ptr_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int  **int_ptr_ptr;$/;"	m	struct:_struct_decl	file:
int_ptr_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  int  **int_ptr_ptr;$/;"	m	struct:_struct_decl	file:
int_reg	opcodes/aarch64-opc.c	/^static const char *int_reg[2][2][32] = {$/;"	v	file:
int_regs	gdb/riscv-tdep.c	/^  struct riscv_arg_reg int_regs;$/;"	m	struct:riscv_call_info	typeref:struct:riscv_call_info::riscv_arg_reg	file:
int_rels_per_ext_rel	bfd/elf-bfd.h	/^  unsigned char int_rels_per_ext_rel;$/;"	m	struct:elf_size_info
int_reltab	bfd/peicode.h	/^  struct internal_reloc * int_reltab;$/;"	m	struct:__anon1008	typeref:struct:__anon1008::internal_reloc
int_reset	sim/v850/interp.c	/^  int_reset,$/;"	e	enum:interrupt_type	file:
int_returnval	gdb/testsuite/gdb.base/return2.c	/^int       int_returnval       = 1;$/;"	v
int_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^int       int_returnval       = 1;$/;"	v
int_seq	gdb/cp-name-parser.y	/^int_seq		:	int_part$/;"	l
int_state	sim/bfin/dv-bfin_gpio.c	/^  bu16 int_state;$/;"	m	struct:bfin_gpio	file:
int_string	gdb/common/print-utils.c	/^int_string (LONGEST val, int radix, int is_signed, int width, $/;"	f
int_testval	gdb/testsuite/gdb.base/return2.c	/^  int       int_testval;$/;"	m	union:__anon2003	file:
int_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  int       int_testval;$/;"	m	union:__anon1935	file:
int_to_threadref	gdb/remote.c	/^int_to_threadref (threadref *id, int value)$/;"	f
int_to_vec	sim/cris/dv-cris.c	/^   struct cris_vec_tr *int_to_vec;$/;"	m	struct:cris_hw	typeref:struct:cris_hw::cris_vec_tr	file:
int_type	gdb/testsuite/gdb.python/py-prettyprint.c	/^typedef int int_type;$/;"	t	file:
int_type	readline/examples/readlinebuf.h	/^	typedef int int_type;$/;"	t	class:readlinebuf
int_type2	gdb/testsuite/gdb.python/py-prettyprint.c	/^typedef int_type int_type2;$/;"	t	file:
int_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef int int_typedef;$/;"	t	file:
int_val	gdb/parser-defs.h	/^    int int_val;$/;"	m	union:type_stack_elt
int_val1	gdb/testsuite/gdb.base/callfuncs.c	/^int int_val1 = 87;$/;"	v
int_val2	gdb/testsuite/gdb.base/callfuncs.c	/^int int_val2 = -26;$/;"	v
int_var	gdb/testsuite/gdb.cell/ea-cache.c	/^int int_var = 23;$/;"	v
int_vasprintf	libiberty/vasprintf.c	/^int_vasprintf (char **result, const char *format, va_list args)$/;"	f	file:
inta	gdb/testsuite/gdb.cp/smartp.cc	/^  int inta;$/;"	m	class:A	file:
intarray	gdb/testsuite/gdb.base/dump.c	/^int intarray[ARRSIZE], intarray2[ARRSIZE];$/;"	v
intarray2	gdb/testsuite/gdb.base/dump.c	/^int intarray[ARRSIZE], intarray2[ARRSIZE];$/;"	v
intb	sim/m32c/cpu.h	/^  intb, intbl, intbh,$/;"	e	enum:__anon535
intb	sim/rx/cpu.h	107;"	d
intbase	include/opcode/cr16.h	/^  intbase = intbasel, $/;"	e	enum:__anon1325
intbase	include/opcode/crx.h	/^    intbase,$/;"	e	enum:__anon1260
intbaseh	include/opcode/cr16.h	/^  cfg, psr, intbasel, intbaseh, $/;"	e	enum:__anon1325
intbasel	include/opcode/cr16.h	/^  cfg, psr, intbasel, intbaseh, $/;"	e	enum:__anon1325
intbh	sim/m32c/cpu.h	/^  intb, intbl, intbh,$/;"	e	enum:__anon535
intbit	include/floatformat.h	/^  enum floatformat_intbit intbit;$/;"	m	struct:floatformat	typeref:enum:floatformat::floatformat_intbit
intbl	sim/m32c/cpu.h	/^  intb, intbl, intbh,$/;"	e	enum:__anon535
integer	gdb/event-loop.c	/^  int integer;$/;"	m	union:event_data	file:
integer	gdb/target/waitstatus.h	/^      int integer;$/;"	m	union:target_waitstatus::__anon1724
integer	gdb/testsuite/gdb.base/included.h	/^int integer;$/;"	v
integer	gdb/testsuite/gdb.base/langs1.c	/^typedef int integer;$/;"	t	file:
integer	gdb/testsuite/gdb.cp/templates.cc	/^    int integer;$/;"	m	class:T2	file:
integer	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int   integer;$/;"	m	struct:_struct_decl	file:
integer	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int integer;$/;"	m	struct:_simple_struct	file:
integer	gdb/testsuite/gdb.mi/mi-var-child.c	/^  int integer;$/;"	m	union:named_union	file:
integer	gdb/testsuite/gdb.mi/var-cmd.c	/^  int   integer;$/;"	m	struct:_struct_decl	file:
integer	gdb/testsuite/gdb.mi/var-cmd.c	/^  int integer;$/;"	m	struct:_simple_struct	file:
integer	gdb/testsuite/gdb.mi/var-cmd.c	/^  int integer;$/;"	m	union:named_union	file:
integer	gdb/value.c	/^  } integer;$/;"	m	union:internalvar_data	typeref:struct:internalvar_data::__anon2064	file:
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<1, 0> { typedef uint8_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<1, 1> { typedef int8_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<2, 0> { typedef uint16_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<2, 1> { typedef int16_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<4, 0> { typedef uint32_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<4, 1> { typedef int32_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<8, 0> { typedef uint64_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<> struct integer_for_size<8, 1> { typedef int64_t type; };$/;"	s
integer_for_size	gdb/common/enum-flags.h	/^template<int size, bool sign> class integer_for_size { typedef void type; };$/;"	c
integer_indexing_load	gdb/testsuite/gdb.disasm/hppa.s	/^integer_indexing_load$/;"	l
integer_is_zero	gdb/printcmd.c	/^integer_is_zero (const gdb_byte *x, int len)$/;"	f	file:
integer_load_short_memory	gdb/testsuite/gdb.disasm/hppa.s	/^integer_load_short_memory$/;"	l
integer_memory_tests	gdb/testsuite/gdb.disasm/hppa.s	/^integer_memory_tests$/;"	l
integer_pow	gdb/valarith.c	/^integer_pow (LONGEST v1, LONGEST v2)$/;"	f	file:
integer_property	sim/common/hw-properties.h	/^  integer_property,$/;"	e	enum:__anon639
integer_property	sim/ppc/device.h	/^  integer_property,$/;"	e	enum:__anon973
integer_store_short_memory	gdb/testsuite/gdb.disasm/hppa.s	/^integer_store_short_memory$/;"	l
integer_to_address	gdb/gdbarch.c	/^  gdbarch_integer_to_address_ftype *integer_to_address;$/;"	m	struct:gdbarch	file:
integer_type	libiberty/testsuite/test-strtol.c	/^typedef unsigned long integer_type;$/;"	t	file:
integer_type	libiberty/testsuite/test-strtol.c	/^typedef unsigned long long integer_type;$/;"	t	file:
integer_type_p	gdb/ada-lang.c	/^integer_type_p (struct type *type)$/;"	f	file:
integer_types_same_name_p	gdb/gdbtypes.c	/^integer_types_same_name_p (const char *first, const char *second)$/;"	f	file:
integer_unlimited_completer	gdb/cli/cli-decode.c	/^integer_unlimited_completer (struct cmd_list_element *ignore,$/;"	f	file:
intel64	opcodes/i386-dis.c	/^  intel64$/;"	e	enum:x86_64_isa	file:
intel64	opcodes/i386-opc.h	/^  unsigned int intel64:1;$/;"	m	struct:i386_opcode_modifier
intel_flavor	gdb/i386-tdep.c	/^static const char intel_flavor[] = "intel";$/;"	v	file:
intel_index16	opcodes/i386-dis.c	/^static const char *intel_index16[] = {$/;"	v	file:
intel_index32	opcodes/i386-dis.c	/^static const char *intel_index32 = "eiz";$/;"	v	file:
intel_index64	opcodes/i386-dis.c	/^static const char *intel_index64 = "riz";$/;"	v	file:
intel_mnemonic	opcodes/i386-dis.c	/^static char intel_mnemonic = !SYSV386_COMPAT;$/;"	v	file:
intel_names16	opcodes/i386-dis.c	/^static const char *intel_names16[] = {$/;"	v	file:
intel_names32	opcodes/i386-dis.c	/^static const char *intel_names32[] = {$/;"	v	file:
intel_names64	opcodes/i386-dis.c	/^static const char *intel_names64[] = {$/;"	v	file:
intel_names8	opcodes/i386-dis.c	/^static const char *intel_names8[] = {$/;"	v	file:
intel_names8rex	opcodes/i386-dis.c	/^static const char *intel_names8rex[] = {$/;"	v	file:
intel_names_bnd	opcodes/i386-dis.c	/^static const char *intel_names_bnd[] = {$/;"	v	file:
intel_names_mask	opcodes/i386-dis.c	/^static const char *intel_names_mask[] = {$/;"	v	file:
intel_names_mm	opcodes/i386-dis.c	/^static const char *intel_names_mm[] = {$/;"	v	file:
intel_names_seg	opcodes/i386-dis.c	/^static const char *intel_names_seg[] = {$/;"	v	file:
intel_names_xmm	opcodes/i386-dis.c	/^static const char *intel_names_xmm[] = {$/;"	v	file:
intel_names_ymm	opcodes/i386-dis.c	/^static const char *intel_names_ymm[] = {$/;"	v	file:
intel_names_zmm	opcodes/i386-dis.c	/^static const char *intel_names_zmm[] = {$/;"	v	file:
intel_operand_size	opcodes/i386-dis.c	/^intel_operand_size (int bytemode, int sizeflag)$/;"	f	file:
intel_supports_bts	gdb/nat/linux-btrace.c	/^intel_supports_bts (const struct btrace_cpu *cpu)$/;"	f	file:
intel_syntax	opcodes/i386-dis.c	/^static char intel_syntax;$/;"	v	file:
intelsyntax	opcodes/i386-opc.h	/^  unsigned int intelsyntax:1;$/;"	m	struct:i386_opcode_modifier
inter	gdb/testsuite/gdb.cp/derivation.cc	/^  int inter;$/;"	m	class:V_inter	file:
interactive_mode	gdb/top.c	/^static enum auto_boolean interactive_mode = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean	file:
interesting_section	bfd/elf32-spu.c	/^interesting_section (asection *s)$/;"	f	file:
interface	gdb/testsuite/gdb.cp/virtfunc2.cc	/^class interface$/;"	c	file:
interfaceOperands	include/xtensa-isa-internal.h	/^  xtensa_interface *interfaceOperands;	\/* Array[num_interfaceOperands].  *\/$/;"	m	struct:xtensa_iclass_internal_struct
interface_lookup_table	include/xtensa-isa-internal.h	/^  xtensa_lookup_entry *interface_lookup_table;$/;"	m	struct:xtensa_isa_internal_struct
interfaces	bfd/xtensa-modules.c	/^static xtensa_interface_internal interfaces[] = {$/;"	v	file:
interfaces	include/xtensa-isa-internal.h	/^  xtensa_interface_internal *interfaces;$/;"	m	struct:xtensa_isa_internal_struct
intermediate_encoding	gdb/charset.c	/^intermediate_encoding (void)$/;"	f
internal	opcodes/z8kgen.c	/^internal (void)$/;"	f	file:
internal	sim/ppc/cap.c	/^  void *internal;$/;"	m	struct:_cap_mapping	file:
internal_IMAGE_DEBUG_DIRECTORY	include/coff/internal.h	/^struct internal_IMAGE_DEBUG_DIRECTORY$/;"	s
internal_aouthdr	include/coff/internal.h	/^struct internal_aouthdr$/;"	s
internal_auxent	include/coff/internal.h	/^union internal_auxent$/;"	u
internal_bkpt_check_status	gdb/breakpoint.c	/^internal_bkpt_check_status (bpstat bs)$/;"	f	file:
internal_bkpt_print_it	gdb/breakpoint.c	/^internal_bkpt_print_it (bpstat bs)$/;"	f	file:
internal_bkpt_print_mention	gdb/breakpoint.c	/^internal_bkpt_print_mention (struct breakpoint *b)$/;"	f	file:
internal_bkpt_re_set	gdb/breakpoint.c	/^internal_bkpt_re_set (struct breakpoint *b)$/;"	f	file:
internal_breakpoint_number	gdb/breakpoint.c	/^static int internal_breakpoint_number = -1;$/;"	v	file:
internal_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops internal_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
internal_cplus_demangle	libiberty/cplus-dem.c	/^internal_cplus_demangle (struct work_stuff *work, const char *mangled)$/;"	f	file:
internal_elf_sym	bfd/elf-bfd.h	/^  Elf_Internal_Sym internal_elf_sym;$/;"	m	struct:__anon1031
internal_error	gdb/common/errors.c	/^internal_error (const char *file, int line, const char *fmt, ...)$/;"	f
internal_error_problem	gdb/utils.c	/^static struct internal_problem internal_error_problem = {$/;"	v	typeref:struct:internal_problem	file:
internal_error_pure_virtual_called	gdb/breakpoint.c	12277;"	d	file:
internal_exec	bfd/libaout.h	/^struct internal_exec$/;"	s
internal_extra_pe_aouthdr	include/coff/internal.h	/^struct internal_extra_pe_aouthdr$/;"	s
internal_extra_pe_filehdr	include/coff/internal.h	/^struct internal_extra_pe_filehdr$/;"	s
internal_fa	zlib/contrib/minizip/unzip.h	/^    uLong internal_fa;          \/* internal file attributes        2 bytes *\/$/;"	m	struct:unz_file_info64_s
internal_fa	zlib/contrib/minizip/unzip.h	/^    uLong internal_fa;          \/* internal file attributes        2 bytes *\/$/;"	m	struct:unz_file_info_s
internal_fa	zlib/contrib/minizip/zip.h	/^    uLong       internal_fa;    \/* internal file attributes        2 bytes *\/$/;"	m	struct:__anon990
internal_filehdr	include/coff/internal.h	/^struct internal_filehdr$/;"	s
internal_fn	gdb/gdbtypes.h	/^  struct type *internal_fn;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
internal_function	gdb/gnulib/import/fnmatch.c	143;"	d	file:
internal_function	gdb/value.c	/^struct internal_function$/;"	s	file:
internal_function	intl/gettextP.h	48;"	d
internal_function	intl/loadinfo.h	44;"	d
internal_function	intl/localealias.c	92;"	d	file:
internal_function	intl/plural-exp.h	32;"	d
internal_function_fn	gdb/value.h	/^typedef struct value *(*internal_function_fn) (struct gdbarch *gdbarch,$/;"	t	typeref:struct:internal_function_fn
internal_keyword	gdb/guile/scm-breakpoint.c	/^static SCM internal_keyword;$/;"	v	file:
internal_ldhdr	include/coff/xcoff.h	/^struct internal_ldhdr$/;"	s
internal_ldrel	include/coff/xcoff.h	/^struct internal_ldrel$/;"	s
internal_ldsym	include/coff/xcoff.h	/^struct internal_ldsym$/;"	s
internal_lineno	include/coff/internal.h	/^struct internal_lineno$/;"	s
internal_memory_control	sim/mn10300/dv-mn103cpu.c	/^  unsigned16 internal_memory_control;$/;"	m	struct:mn103cpu	file:
internal_mode	bfd/doc/chew.c	/^int internal_mode;$/;"	v
internal_nlist	include/aout/aout64.h	/^struct internal_nlist$/;"	s
internal_problem	gdb/utils.c	/^struct internal_problem$/;"	s	file:
internal_problem_ask	gdb/utils.c	/^const char internal_problem_ask[] = "ask";$/;"	v
internal_problem_modes	gdb/utils.c	/^static const char *const internal_problem_modes[] =$/;"	v	file:
internal_problem_no	gdb/utils.c	/^const char internal_problem_no[] = "no";$/;"	v
internal_problem_yes	gdb/utils.c	/^const char internal_problem_yes[] = "yes";$/;"	v
internal_record	sim/igen/ld-insn.c	/^  internal_record,$/;"	e	enum:__anon591	file:
internal_reloc	include/coff/internal.h	/^struct internal_reloc$/;"	s
internal_reloc_compare	bfd/elf32-avr.c	/^internal_reloc_compare (const void *ap, const void *bp)$/;"	f	file:
internal_reloc_compare	bfd/elf32-xtensa.c	/^internal_reloc_compare (const void *ap, const void *bp)$/;"	f	file:
internal_reloc_matches	bfd/elf32-xtensa.c	/^internal_reloc_matches (const void *ap, const void *bp)$/;"	f	file:
internal_relocs	bfd/elflink.c	/^  Elf_Internal_Rela *internal_relocs;$/;"	m	struct:elf_final_link_info	file:
internal_relocs	bfd/libcoff-in.h	/^  struct internal_reloc *internal_relocs;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_reloc
internal_relocs	bfd/libcoff.h	/^  struct internal_reloc *internal_relocs;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_reloc
internal_resume_ptid	gdb/infrun.c	/^internal_resume_ptid (int user_step)$/;"	f	file:
internal_scnhdr	include/coff/internal.h	/^struct internal_scnhdr$/;"	s
internal_srec_write_object_contents	bfd/srec.c	/^internal_srec_write_object_contents (bfd *abfd, int symbols)$/;"	f	file:
internal_state	gdb/gnulib/import/mbrtowc.c	/^static char internal_state[4];$/;"	v	file:
internal_state	zlib/deflate.h	/^typedef struct internal_state {$/;"	s
internal_state	zlib/zconf.h	164;"	d
internal_sun4_dynamic_link	include/aout/sun4.h	/^struct internal_sun4_dynamic_link$/;"	s
internal_syment	include/coff/internal.h	/^struct internal_syment$/;"	s
internal_syms	bfd/elflink.c	/^  Elf_Internal_Sym *internal_syms;$/;"	m	struct:elf_final_link_info	file:
internal_syms	bfd/libcoff-in.h	/^  struct internal_syment *internal_syms;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_syment
internal_syms	bfd/libcoff.h	/^  struct internal_syment *internal_syms;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_syment
internal_syms	bfd/xcofflink.c	/^  struct internal_syment *internal_syms;$/;"	m	struct:xcoff_final_link_info	typeref:struct:xcoff_final_link_info::internal_syment	file:
internal_type_self_type	gdb/gdbtypes.c	/^internal_type_self_type (struct type *type)$/;"	f
internal_type_vptr_basetype	gdb/gdbtypes.c	/^internal_type_vptr_basetype (struct type *type)$/;"	f
internal_type_vptr_fieldno	gdb/gdbtypes.c	/^internal_type_vptr_fieldno (struct type *type)$/;"	f
internal_verror	gdb/gdbserver/utils.c	/^internal_verror (const char *file, int line, const char *fmt, va_list args)$/;"	f
internal_verror	gdb/utils.c	/^internal_verror (const char *file, int line, const char *fmt, va_list ap)$/;"	f
internal_vproblem	gdb/utils.c	/^internal_vproblem (struct internal_problem *problem,$/;"	f
internal_vwarning	gdb/gdbserver/utils.c	/^internal_vwarning (const char *file, int line, const char *fmt, va_list args)$/;"	f
internal_vwarning	gdb/utils.c	/^internal_vwarning (const char *file, int line, const char *fmt, va_list ap)$/;"	f
internal_wanted	bfd/doc/chew.c	/^int internal_wanted;$/;"	v
internal_warning	gdb/common/errors.c	/^internal_warning (const char *file, int line, const char *fmt, ...)$/;"	f
internal_warning_problem	gdb/utils.c	/^static struct internal_problem internal_warning_problem = {$/;"	v	typeref:struct:internal_problem	file:
internalize_unwinds	gdb/hppa-tdep.c	/^internalize_unwinds (struct objfile *objfile, struct unwind_table_entry *table,$/;"	f	file:
internalmode	bfd/doc/chew.c	/^internalmode ()$/;"	f	file:
internals	sim/igen/ld-insn.h	/^  function_entry *internals;$/;"	m	struct:_model_table
internalvar	gdb/expression.h	/^    struct internalvar *internalvar;$/;"	m	union:exp_element	typeref:struct:exp_element::internalvar
internalvar	gdb/value.c	/^    struct internalvar *internalvar;$/;"	m	union:value::__anon2059	typeref:struct:value::__anon2059::internalvar	file:
internalvar	gdb/value.c	/^struct internalvar$/;"	s	file:
internalvar_data	gdb/value.c	/^union internalvar_data$/;"	u	file:
internalvar_funcs	gdb/value.h	/^struct internalvar_funcs$/;"	s
internalvar_kind	gdb/value.c	/^enum internalvar_kind$/;"	g	file:
internalvar_name	gdb/value.c	/^internalvar_name (const struct internalvar *var)$/;"	f
internalvars	gdb/value.c	/^static struct internalvar *internalvars;$/;"	v	typeref:struct:internalvar	file:
internalvartest	gdb/testsuite/gdb.base/bitfields.c	/^struct internalvartest$/;"	s	file:
interp	bfd/elfxx-sparc.h	/^  asection *interp;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
interp	bfd/elfxx-x86.h	/^  asection *interp;$/;"	m	struct:elf_x86_link_hash_table
interp	gdb/interps.c	/^interp::interp (const char *name)$/;"	f	class:interp
interp	gdb/interps.h	/^class interp$/;"	c
interp_add	gdb/interps.c	/^interp_add (struct ui *ui, struct interp *interp)$/;"	f
interp_exec	gdb/interps.c	/^interp_exec (struct interp *interp, const char *command_str)$/;"	f
interp_factory	gdb/interps.c	/^  interp_factory (const char *name_, interp_factory_func func_)$/;"	f	struct:interp_factory
interp_factory	gdb/interps.c	/^struct interp_factory$/;"	s	file:
interp_factory_func	gdb/interps.h	/^typedef struct interp *(*interp_factory_func) (const char *name);$/;"	t	typeref:struct:interp_factory_func
interp_factory_register	gdb/interps.c	/^interp_factory_register (const char *name, interp_factory_func func)$/;"	f
interp_info	gdb/top.h	/^  struct ui_interp_info *interp_info;$/;"	m	struct:ui	typeref:struct:ui::ui_interp_info
interp_insn_bfin	sim/bfin/bfin-sim.c	/^interp_insn_bfin (SIM_CPU *cpu, bu32 pc)$/;"	f
interp_list	gdb/interps.c	/^  struct interp *interp_list;$/;"	m	struct:ui_interp_info	typeref:struct:ui_interp_info::interp	file:
interp_load_addr	sim/cris/sim-if.c	/^static bfd_vma interp_load_addr;$/;"	v	file:
interp_loadmap	gdb/solib-dsbt.c	/^  struct int_elf32_dsbt_loadmap *interp_loadmap;$/;"	m	struct:dsbt_info	typeref:struct:dsbt_info::int_elf32_dsbt_loadmap	file:
interp_lookup	gdb/interps.c	/^interp_lookup (struct ui *ui, const char *name)$/;"	f
interp_lookup_existing	gdb/interps.c	/^interp_lookup_existing (struct ui *ui, const char *name)$/;"	f	file:
interp_plt_sect_high	gdb/solib-dsbt.c	/^  CORE_ADDR interp_plt_sect_high;$/;"	m	struct:dsbt_info	file:
interp_plt_sect_high	gdb/solib-frv.c	/^static CORE_ADDR interp_plt_sect_high;$/;"	v	file:
interp_plt_sect_high	gdb/solib-svr4.c	/^  CORE_ADDR interp_plt_sect_high;$/;"	m	struct:svr4_info	file:
interp_plt_sect_low	gdb/solib-dsbt.c	/^  CORE_ADDR interp_plt_sect_low;$/;"	m	struct:dsbt_info	file:
interp_plt_sect_low	gdb/solib-frv.c	/^static CORE_ADDR interp_plt_sect_low;$/;"	v	file:
interp_plt_sect_low	gdb/solib-svr4.c	/^  CORE_ADDR interp_plt_sect_low;$/;"	m	struct:svr4_info	file:
interp_pre_command_loop	gdb/interps.c	/^interp_pre_command_loop (struct interp *interp)$/;"	f
interp_set	gdb/interps.c	/^interp_set (struct interp *interp, bool top_level)$/;"	f	file:
interp_start_addr	sim/cris/sim-if.c	/^static bfd_vma interp_start_addr;$/;"	v	file:
interp_supports_command_editing	gdb/interps.c	/^interp_supports_command_editing (struct interp *interp)$/;"	f
interp_text_sect_high	gdb/solib-dsbt.c	/^  CORE_ADDR interp_text_sect_high;$/;"	m	struct:dsbt_info	file:
interp_text_sect_high	gdb/solib-frv.c	/^static CORE_ADDR interp_text_sect_high;$/;"	v	file:
interp_text_sect_high	gdb/solib-svr4.c	/^  CORE_ADDR interp_text_sect_high;$/;"	m	struct:svr4_info	file:
interp_text_sect_low	gdb/solib-dsbt.c	/^  CORE_ADDR interp_text_sect_low;$/;"	m	struct:dsbt_info	file:
interp_text_sect_low	gdb/solib-frv.c	/^static CORE_ADDR interp_text_sect_low;$/;"	v	file:
interp_text_sect_low	gdb/solib-svr4.c	/^  CORE_ADDR interp_text_sect_low;$/;"	m	struct:svr4_info	file:
interp_ui_out	gdb/cli/cli-interp.c	/^cli_interp::interp_ui_out ()$/;"	f	class:cli_interp
interp_ui_out	gdb/mi/mi-interp.c	/^mi_interp::interp_ui_out ()$/;"	f	class:mi_interp
interp_ui_out	gdb/tui/tui-interp.c	/^tui_interp::interp_ui_out ()$/;"	f	class:tui_interp
interpreter_completer	gdb/interps.c	/^interpreter_completer (struct cmd_list_element *ignore,$/;"	f
interpreter_exec_cmd	gdb/interps.c	/^interpreter_exec_cmd (const char *args, int from_tty)$/;"	f	file:
interpreter_factories	gdb/interps.c	/^static std::vector<interp_factory> interpreter_factories;$/;"	v	file:
interpreter_p	gdb/main.c	/^char *interpreter_p;$/;"	v
interpreter_p	gdb/main.h	/^  const char *interpreter_p;$/;"	m	struct:captured_main_args
interprocessor_interrupt_source	sim/ppc/hw_opic.c	/^  opic_interrupt_source *interprocessor_interrupt_source;$/;"	m	struct:_hw_opic_device	file:
interrupt	gdb/darwin-nat.c	/^darwin_nat_target::interrupt ()$/;"	f	class:darwin_nat_target
interrupt	gdb/inf-child.c	/^inf_child_target::interrupt ()$/;"	f	class:inf_child_target
interrupt	gdb/nto-procfs.c	/^nto_procfs_target::interrupt ()$/;"	f	class:nto_procfs_target
interrupt	gdb/remote-sim.c	/^gdbsim_target::interrupt ()$/;"	f	class:gdbsim_target
interrupt	gdb/remote.c	/^remote_target::interrupt ()$/;"	f	class:remote_target
interrupt	gdb/target-delegates.c	/^debug_target::interrupt ()$/;"	f	class:debug_target
interrupt	gdb/target-delegates.c	/^dummy_target::interrupt ()$/;"	f	class:dummy_target
interrupt	gdb/target-delegates.c	/^target_ops::interrupt ()$/;"	f	class:target_ops
interrupt	gdb/windows-nat.c	/^windows_nat_target::interrupt ()$/;"	f	class:windows_nat_target
interrupt	sim/frv/frv-sim.h	/^  enum frv_interrupt_kind interrupt;$/;"	m	struct:frv_interrupt_timer	typeref:enum:frv_interrupt_timer::frv_interrupt_kind
interrupt	sim/m68hc11/interrupts.h	/^struct interrupt$/;"	s
interrupt	sim/ppc/device_table.h	/^  device_interrupt_callbacks interrupt;$/;"	m	struct:_device_callbacks
interrupt2_regnum	gdb/xtensa-tdep.h	/^  int interrupt2_regnum;	\/* Register number for interrupt2.  *\/$/;"	m	struct:gdbarch_tdep
interrupt_accepted_group	sim/mn10300/dv-mn103int.c	/^  unsigned interrupt_accepted_group;$/;"	m	struct:mn103int	file:
interrupt_acknowledge_register_N	sim/ppc/hw_opic.c	/^  interrupt_acknowledge_register_N,$/;"	e	enum:__anon914	file:
interrupt_class	sim/ppc/hw_opic.c	/^} interrupt_class;$/;"	t	typeref:enum:__anon915	file:
interrupt_command	gdb/infcmd.c	/^interrupt_command (const char *args, int from_tty)$/;"	f	file:
interrupt_def	sim/m68hc11/interrupts.h	/^struct interrupt_def$/;"	s
interrupt_destination	sim/ppc/hw_opic.c	/^  opic_interrupt_destination *interrupt_destination;$/;"	m	struct:_hw_opic_device	file:
interrupt_destinations	sim/ppc/device.c	/^  device_interrupt_edge *interrupt_destinations;$/;"	m	struct:_device	file:
interrupt_event	sim/mips/interp.c	/^interrupt_event (SIM_DESC sd, void *data)$/;"	f
interrupt_handler	sim/common/sim-watch.h	/^  sim_event_handler *interrupt_handler;$/;"	m	struct:_sim_watchpoints
interrupt_history	sim/m68hc11/interrupts.h	/^struct interrupt_history$/;"	s
interrupt_names	sim/common/sim-watch.h	/^  const char **interrupt_names;$/;"	m	struct:_sim_watchpoints
interrupt_names	sim/m68hc11/interrupts.c	/^static const char *interrupt_names[] = {$/;"	v	file:
interrupt_names	sim/v850/interp.c	/^const char *interrupt_names[] =$/;"	v
interrupt_nr	sim/common/sim-watch.h	/^  int interrupt_nr; \/* == nr_interrupts -> breakpoint *\/$/;"	m	struct:_sim_watch_point
interrupt_nr_to_str	sim/common/sim-watch.c	/^interrupt_nr_to_str (SIM_DESC sd,$/;"	f	file:
interrupt_on_connect	gdb/remote.c	/^static int interrupt_on_connect = 0;$/;"	v	file:
interrupt_option_handler	sim/m68hc11/interrupts.c	/^interrupt_option_handler (SIM_DESC sd, sim_cpu *cpu,$/;"	f	file:
interrupt_options	sim/m68hc11/interrupts.c	/^static const OPTION interrupt_options[] =$/;"	v	file:
interrupt_order	sim/m68hc11/interrupts.h	/^  enum M6811_INT    interrupt_order[M6811_INT_NUMBER];$/;"	m	struct:interrupts	typeref:enum:interrupts::M6811_INT
interrupt_pending	sim/mips/interp.c	/^int interrupt_pending;$/;"	v
interrupt_prefix	sim/ppc/emul_bugapi.c	/^  int interrupt_prefix;$/;"	m	struct:_os_emul_data	file:
interrupt_prefix	sim/ppc/emul_chirp.c	/^  int interrupt_prefix;$/;"	m	struct:_os_emul_data	file:
interrupt_query	gdb/nto-procfs.c	/^interrupt_query (void)$/;"	f	file:
interrupt_query	gdb/remote.c	/^remote_target::interrupt_query ()$/;"	f	class:remote_target
interrupt_regnum	gdb/xtensa-tdep.h	/^  int interrupt_regnum;		\/* Register number for interrupt.  *\/$/;"	m	struct:gdbarch_tdep
interrupt_sequence_break	gdb/remote.c	/^const char interrupt_sequence_break[] = "BREAK";$/;"	v
interrupt_sequence_break_g	gdb/remote.c	/^const char interrupt_sequence_break_g[] = "BREAK-g";$/;"	v
interrupt_sequence_control_c	gdb/remote.c	/^const char interrupt_sequence_control_c[] = "Ctrl-C";$/;"	v
interrupt_sequence_mode	gdb/remote.c	/^static const char *interrupt_sequence_mode = interrupt_sequence_control_c;$/;"	v	file:
interrupt_sequence_modes	gdb/remote.c	/^static const char *const interrupt_sequence_modes[] =$/;"	v	file:
interrupt_source	sim/ppc/hw_opic.c	/^  opic_interrupt_source *interrupt_source;$/;"	m	struct:_hw_opic_device	file:
interrupt_source	sim/ppc/hw_opic.c	/^  opic_interrupt_source *interrupt_source;$/;"	m	struct:_opic_timer	file:
interrupt_source_N_destination_register	sim/ppc/hw_opic.c	/^  interrupt_source_N_destination_register,$/;"	e	enum:__anon914	file:
interrupt_source_N_vector_priority_register	sim/ppc/hw_opic.c	/^  interrupt_source_N_vector_priority_register,$/;"	e	enum:__anon914	file:
interrupt_target_1	gdb/infcmd.c	/^interrupt_target_1 (int all_threads)$/;"	f
interrupt_thread_callback	gdb/mi/mi-main.c	/^interrupt_thread_callback (struct thread_info *thread, void *arg)$/;"	f	file:
interrupt_type	sim/v850/interp.c	/^enum interrupt_type$/;"	g	file:
interrupt_vector	sim/mn10300/dv-mn103cpu.c	/^  unsigned16 interrupt_vector[NR_VECTORS];$/;"	m	struct:mn103cpu	file:
interrupt_vector_address	sim/ppc/emul_bugapi.c	/^  unsigned_word interrupt_vector_address;$/;"	m	struct:_os_emul_data	file:
interruptible_select	gdb/event-top.c	/^interruptible_select (int n,$/;"	f
interrupting	sim/ppc/hw_com.c	/^  int interrupting;$/;"	m	struct:_com_modem	file:
interrupting	sim/ppc/hw_com.c	/^  int interrupting;$/;"	m	struct:_com_port	file:
interrupting	sim/ppc/hw_com.c	/^  int interrupting;$/;"	m	struct:_hw_com_device	file:
interrupts	opcodes/z8k-dis.c	/^  unsigned long interrupts;$/;"	m	struct:__anon72	file:
interrupts	sim/m68hc11/interrupts.h	/^  struct interrupt  interrupts[M6811_INT_NUMBER];$/;"	m	struct:interrupts	typeref:struct:interrupts::interrupt
interrupts	sim/m68hc11/interrupts.h	/^struct interrupts {$/;"	s
interrupts	sim/ppc/interrupts.h	/^} interrupts;$/;"	t	typeref:struct:_interrupts
interrupts_get_current	sim/m68hc11/interrupts.c	/^interrupts_get_current (struct interrupts *interrupts)$/;"	f
interrupts_history	sim/m68hc11/interrupts.h	/^  struct interrupt_history interrupts_history[MAX_INT_HISTORY];$/;"	m	struct:interrupts	typeref:struct:interrupts::interrupt_history
interrupts_info	sim/m68hc11/interrupts.c	/^interrupts_info (SIM_DESC sd, struct interrupts *interrupts)$/;"	f
interrupts_initialize	sim/m68hc11/interrupts.c	/^interrupts_initialize (SIM_DESC sd, sim_cpu *cpu)$/;"	f
interrupts_process	sim/m68hc11/interrupts.c	/^interrupts_process (struct interrupts *interrupts)$/;"	f
interrupts_raise	sim/m68hc11/interrupts.c	/^interrupts_raise (struct interrupts *interrupts, enum M6811_INT number)$/;"	f
interrupts_reset	sim/m68hc11/interrupts.c	/^interrupts_reset (struct interrupts *interrupts)$/;"	f
interrupts_update_pending	sim/m68hc11/interrupts.c	/^interrupts_update_pending (struct interrupts *interrupts)$/;"	f
interval	readline/support/wcwidth.c	/^struct interval {$/;"	s	file:
intf	include/xtensa-isa-internal.h	/^    xtensa_interface intf;		\/* Internal interface number.  *\/$/;"	m	union:xtensa_lookup_entry_struct::__anon1407
intf	zlib/zconf.h	/^typedef int   FAR intf;$/;"	t
intf	zlib/zconf.h	152;"	d
intfield	gdb/testsuite/gdb.compile/compile.c	/^  int intfield;$/;"	m	struct:struct_type	file:
intfield	gdb/testsuite/gdb.compile/compile.c	/^  int intfield;$/;"	m	union:union_type	file:
intfoo	gdb/testsuite/gdb.base/ptype.c	/^foo intfoo (afoo)$/;"	f
intfrac	sim/ppc/dp-bit.c	/^	typedef DItype intfrac;$/;"	t	file:
intfrac	sim/ppc/dp-bit.c	/^	typedef SItype intfrac;$/;"	t	file:
intintfunc	gdb/testsuite/gdb.cp/overload.cc	/^int intintfunc (int x) { return x; }$/;"	f
intmode	sim/mn10300/dv-mn103ser.c	/^  unsigned8  txb, rxb, intmode;$/;"	m	struct:_mn10300_serial	file:
intmultiple	sim/cris/dv-rv.c	/^  unsigned32 intmultiple;$/;"	m	struct:_hw_rv_device	file:
intp	gdb/testsuite/gdb.dwarf2/implptr.c	/^typedef int *intp;$/;"	t	file:
intpp	gdb/testsuite/gdb.dwarf2/implptr.c	/^typedef intp *intpp;$/;"	t	file:
intppp	gdb/testsuite/gdb.dwarf2/implptr.c	/^typedef intpp *intppp;$/;"	t	file:
intptr	gdb/testsuite/gdb.compile/compile.c	/^int *intptr;$/;"	v
intr_port	sim/ppc/hw_opic.c	/^  int intr_port;$/;"	m	struct:_opic_interrupt_destination	file:
intrcnt	gdb/ser-go32.c	/^static int intrcnt;$/;"	v	file:
intrupt	gdb/ser-go32.c	/^    struct intrupt *intrupt;$/;"	m	struct:dos_ttystate	typeref:struct:dos_ttystate::intrupt	file:
intrupt	gdb/ser-go32.c	/^static struct intrupt$/;"	s	file:
intrupts	gdb/ser-go32.c	/^intrupts[NINTR];$/;"	v	typeref:struct:intrupt	file:
ints	sim/arm/maverick.c	/^  int ints[2];$/;"	m	union:__anon783	file:
ints	sim/ppc/cpu.c	/^  interrupts ints;$/;"	m	struct:_cpu	file:
intstruct	gdb/testsuite/gdb.base/dump.c	/^} intstruct, intstruct2;$/;"	v	typeref:struct:teststruct
intstruct2	gdb/testsuite/gdb.base/dump.c	/^} intstruct, intstruct2;$/;"	v	typeref:struct:teststruct
inttypedef	gdb/testsuite/gdb.compile/compile.c	/^typedef int inttypedef;$/;"	t	file:
intval	gdb/guile/scm-param.c	/^  int intval;$/;"	m	union:pascm_variable	file:
intval	gdb/python/py-param.c	/^  int intval;$/;"	m	union:parmpy_variable	file:
intvla	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  integer, allocatable    :: intvla(/;"	v	program:vla_primitives
inuse	gdb/ser-go32.c	/^    char inuse;$/;"	m	struct:intrupt	file:
inv	libiberty/hashtab.c	/^  hashval_t inv;$/;"	m	struct:prime_ent	file:
inv_lbreaks	readline/display.c	92;"	d	file:
inv_lbsize	readline/display.c	93;"	d	file:
inv_m2	libiberty/hashtab.c	/^  hashval_t inv_m2;	\/* inverse of prime-2 *\/$/;"	m	struct:prime_ent	file:
invalid	gdb/cris-tdep.c	/^  int   invalid;$/;"	m	struct:instruction_environment	file:
invalid	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^invalid (int inv)$/;"	f	file:
invalid	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^invalid (int inv)$/;"	f	file:
invalid	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^invalid:$/;"	l
invalid_ELE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ELE[] = "\\240\\240\\240\\240";$/;"	v
invalid_ELL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ELL[] = "\\240\\240\\240\\240cdccddcccddd";$/;"	v
invalid_ELR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ELR[] = "\\240\\240\\240\\240cccccccccccccccccccc";$/;"	v
invalid_ELS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ELS[] = "\\240\\240\\240\\240c";$/;"	v
invalid_ERE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ERE[] = ""$/;"	v
invalid_ERL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ERL[] = ""$/;"	v
invalid_ERR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ERR[] = ""$/;"	v
invalid_ERS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ERS[] = ""$/;"	v
invalid_ESE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ESE[] = "\\240";$/;"	v
invalid_ESL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ESL[] = "\\240cdccddcccddd";$/;"	v
invalid_ESR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ESR[] = "\\240cccccccccccccccccccc";$/;"	v
invalid_ESS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_ESS[] = "\\240c";$/;"	v
invalid_LLE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LLE[] = "abaabbaaabbb\\240\\240\\240\\240";$/;"	v
invalid_LLL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LLL[] = "abaabbaaabbb\\240\\240\\240\\240cdccddcccddd";$/;"	v
invalid_LLR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LLR[] = "abaabbaaabbb\\240\\240\\240\\240cccccccccccccccccccc";$/;"	v
invalid_LLS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LLS[] = "abaabbaaabbb\\240\\240\\240\\240c";$/;"	v
invalid_LRE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LRE[] = "abaabbaaabbb"$/;"	v
invalid_LRL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LRL[] = "abaabbaaabbb"$/;"	v
invalid_LRR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LRR[] = "abaabbaaabbb"$/;"	v
invalid_LRS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LRS[] = "abaabbaaabbb"$/;"	v
invalid_LSE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LSE[] = "abaabbaaabbb\\240";$/;"	v
invalid_LSL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LSL[] = "abaabbaaabbb\\240cdccddcccddd";$/;"	v
invalid_LSR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LSR[] = "abaabbaaabbb\\240cccccccccccccccccccc";$/;"	v
invalid_LSS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_LSS[] = "abaabbaaabbb\\240c";$/;"	v
invalid_RLE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RLE[] = "aaaaaaaaaaaaaaaaaaaa\\240\\240\\240\\240";$/;"	v
invalid_RLL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RLL[] = "aaaaaaaaaaaaaaaaaaaa\\240\\240\\240\\240cdccddcccddd";$/;"	v
invalid_RLR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RLR[] = "aaaaaaaaaaaaaaaaaaaa\\240\\240\\240\\240cccccccccccccccccccc";$/;"	v
invalid_RLS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RLS[] = "aaaaaaaaaaaaaaaaaaaa\\240\\240\\240\\240c";$/;"	v
invalid_RRE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RRE[] = "aaaaaaaaaaaaaaaaaaaa"$/;"	v
invalid_RRL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RRL[] = "aaaaaaaaaaaaaaaaaaaa"$/;"	v
invalid_RRR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RRR[] = "aaaaaaaaaaaaaaaaaaaa"$/;"	v
invalid_RRS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RRS[] = "aaaaaaaaaaaaaaaaaaaa"$/;"	v
invalid_RSE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RSE[] = "aaaaaaaaaaaaaaaaaaaa\\240";$/;"	v
invalid_RSL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RSL[] = "aaaaaaaaaaaaaaaaaaaa\\240cdccddcccddd";$/;"	v
invalid_RSR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RSR[] = "aaaaaaaaaaaaaaaaaaaa\\240cccccccccccccccccccc";$/;"	v
invalid_RSS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_RSS[] = "aaaaaaaaaaaaaaaaaaaa\\240c";$/;"	v
invalid_SLE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SLE[] = "a\\240\\240\\240\\240";$/;"	v
invalid_SLL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SLL[] = "a\\240\\240\\240\\240cdccddcccddd";$/;"	v
invalid_SLR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SLR[] = "a\\240\\240\\240\\240cccccccccccccccccccc";$/;"	v
invalid_SLS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SLS[] = "a\\240\\240\\240\\240c";$/;"	v
invalid_SRE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SRE[] = "a"$/;"	v
invalid_SRL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SRL[] = "a"$/;"	v
invalid_SRR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SRR[] = "a"$/;"	v
invalid_SRS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SRS[] = "a"$/;"	v
invalid_SSE	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SSE[] = "a\\240";$/;"	v
invalid_SSL	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SSL[] = "a\\240cdccddcccddd";$/;"	v
invalid_SSR	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SSR[] = "a\\240cccccccccccccccccccc";$/;"	v
invalid_SSS	gdb/testsuite/gdb.base/printcmds.c	/^char invalid_SSS[] = "a\\240c";$/;"	v
invalid_access	sim/ppc/vm.c	/^  om_access_types invalid_access; \/* set to instruction if no_execute bit *\/$/;"	m	struct:_om_segment_tlb_entry	file:
invalid_control	gdb/cli/cli-script.h	/^  invalid_control$/;"	e	enum:command_control_type
invalid_cpp_abbrev_complaint	gdb/stabsread.c	/^invalid_cpp_abbrev_complaint (const char *arg1)$/;"	f	file:
invalid_distance_code_msg	zlib/contrib/masmx86/inffas32.asm	/^invalid_distance_code_msg:$/;"	l
invalid_distance_too_far_msg	zlib/contrib/masmx86/inffas32.asm	/^invalid_distance_too_far_msg:$/;"	l
invalid_float	opcodes/ns32k-dis.c	/^invalid_float (bfd_byte *p, int len)$/;"	f	file:
invalid_float	opcodes/ns32k-dis.c	/^invalid_float (float_type_u *p, int len)$/;"	f	file:
invalid_fp_unavailable	sim/igen/gen-semantics.h	/^  invalid_fp_unavailable,$/;"	e	enum:__anon559
invalid_gen	sim/igen/ld-decode.h	/^  invalid_gen,$/;"	e	enum:__anon581
invalid_gen	sim/ppc/ld-decode.h	/^  invalid_gen,$/;"	e	enum:__anon951
invalid_illegal	sim/igen/gen-semantics.h	/^  invalid_illegal,$/;"	e	enum:__anon559
invalid_inst	opcodes/microblaze-opcm.h	/^  invalid_inst$/;"	e	enum:microblaze_instr
invalid_literal_length_code_msg	zlib/contrib/masmx86/inffas32.asm	/^invalid_literal_length_code_msg:$/;"	l
invalid_opic_register	sim/ppc/hw_opic.c	/^  invalid_opic_register,$/;"	e	enum:__anon914	file:
invalid_read	sim/ppc/hw_eeprom.c	/^invalid_read(device *me,$/;"	f	file:
invalid_synthetic_pointer	gdb/dwarf2loc.c	/^invalid_synthetic_pointer (void)$/;"	f	file:
invalid_thread_id_error	gdb/tid-parse.c	/^invalid_thread_id_error (const char *string)$/;"	f
invalid_tls_insn	bfd/elf32-s390.c	/^invalid_tls_insn (bfd *input_bfd,$/;"	f	file:
invalid_tls_insn	bfd/elf64-s390.c	/^invalid_tls_insn (bfd *input_bfd,$/;"	f	file:
invalid_type	sim/igen/gen-semantics.h	/^invalid_type;$/;"	t	typeref:enum:__anon559
invalid_watchpoint	sim/common/sim-watch.h	/^  invalid_watchpoint = -1,$/;"	e	enum:__anon619
invalid_write	sim/ppc/hw_eeprom.c	/^invalid_write(device *me,$/;"	f	file:
invalid_wrong_slot	sim/igen/gen-semantics.h	/^  invalid_wrong_slot,$/;"	e	enum:__anon559
invalidate	gdb/regcache.c	/^reg_buffer::invalidate (int regnum)$/;"	f	class:reg_buffer
invalidate	gdb/remote.c	/^readahead_cache::invalidate ()$/;"	f	class:readahead_cache
invalidate	sim/frv/cache.h	/^    FRV_CACHE_INVALIDATE_REQUEST invalidate;$/;"	m	union:frv_cache_request::__anon232
invalidate_auxv_cache	gdb/auxv.c	/^invalidate_auxv_cache (void)$/;"	f	file:
invalidate_auxv_cache_inf	gdb/auxv.c	/^invalidate_auxv_cache_inf (struct inferior *inf)$/;"	f	file:
invalidate_block	gdb/dcache.c	/^invalidate_block (struct dcache_block *block, void *param)$/;"	f	file:
invalidate_bp_value_on_memory_change	gdb/breakpoint.c	/^invalidate_bp_value_on_memory_change (struct inferior *inferior,$/;"	f	file:
invalidate_cache	gdb/procfs.c	/^invalidate_cache (procinfo *parent, procinfo *pi, void *ptr)$/;"	f	file:
invalidate_fd	gdb/remote.c	/^readahead_cache::invalidate_fd (int fd)$/;"	f	class:readahead_cache
invalidate_linux_cache_inf	gdb/linux-tdep.c	/^invalidate_linux_cache_inf (struct inferior *inf)$/;"	f	file:
invalidate_return_buffer	sim/frv/cache.c	/^invalidate_return_buffer (FRV_CACHE *cache, SI address)$/;"	f	file:
invalidate_target_mem_regions	gdb/memattr.c	/^invalidate_target_mem_regions (void)$/;"	f
invdf	sim/common/cgen-accfp.c	/^invdf (CGEN_FPU* fpu, DF x)$/;"	f	file:
invdf	sim/common/cgen-fpu.h	/^  DF (*invdf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
invert	sim/bfin/dv-bfin_pint.c	/^  bu32 mask, edge, invert;$/;"	m	struct:bfin_pint	file:
invert_case_line	readline/examples/manexamp.c	/^invert_case_line (count, key)$/;"	f
invert_clear	sim/bfin/dv-bfin_pint.c	/^  bu32 invert_clear;$/;"	m	struct:bfin_pint	file:
invert_set	sim/bfin/dv-bfin_pint.c	/^  bu32 invert_set;$/;"	m	struct:bfin_pint	file:
invisible_line	readline/display.c	98;"	d	file:
invoke	gdb/guile/scm-cmd.c	/^  SCM invoke;$/;"	m	struct:_command_smob	file:
invoke	gdb/python/lib/gdb/command/explore.py	/^    def invoke(self, arg_str, from_tty):$/;"	m	class:ExploreCommand
invoke	gdb/python/lib/gdb/command/explore.py	/^    def invoke(self, arg_str, from_tty):$/;"	m	class:ExploreTypeCommand
invoke	gdb/python/lib/gdb/command/explore.py	/^    def invoke(self, arg_str, from_tty):$/;"	m	class:ExploreValueCommand
invoke	gdb/python/lib/gdb/command/frame_filters.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:DisableFrameFilter
invoke	gdb/python/lib/gdb/command/frame_filters.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:EnableFrameFilter
invoke	gdb/python/lib/gdb/command/frame_filters.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:InfoFrameFilter
invoke	gdb/python/lib/gdb/command/frame_filters.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:SetFrameFilterPriority
invoke	gdb/python/lib/gdb/command/frame_filters.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:ShowFrameFilterPriority
invoke	gdb/python/lib/gdb/command/pretty_printers.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:DisablePrettyPrinter
invoke	gdb/python/lib/gdb/command/pretty_printers.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:EnablePrettyPrinter
invoke	gdb/python/lib/gdb/command/pretty_printers.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:InfoPrettyPrinter
invoke	gdb/python/lib/gdb/command/type_printers.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:InfoTypePrinter
invoke	gdb/python/lib/gdb/command/type_printers.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:_EnableOrDisableCommand
invoke	gdb/python/lib/gdb/command/unwinders.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:DisableUnwinder
invoke	gdb/python/lib/gdb/command/unwinders.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:EnableUnwinder
invoke	gdb/python/lib/gdb/command/unwinders.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:InfoUnwinder
invoke	gdb/python/lib/gdb/command/xmethods.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:DisableXMethod
invoke	gdb/python/lib/gdb/command/xmethods.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:EnableXMethod
invoke	gdb/python/lib/gdb/command/xmethods.py	/^    def invoke(self, arg, from_tty):$/;"	m	class:InfoXMethod
invoke	gdb/python/lib/gdb/function/as_string.py	/^    def invoke(self, val):$/;"	m	class:_AsString
invoke	gdb/python/lib/gdb/function/caller_is.py	/^    def invoke(self, name, nframes = 1):$/;"	m	class:AnyCallerIs
invoke	gdb/python/lib/gdb/function/caller_is.py	/^    def invoke(self, name, nframes = 1):$/;"	m	class:AnyCallerMatches
invoke	gdb/python/lib/gdb/function/caller_is.py	/^    def invoke(self, name, nframes = 1):$/;"	m	class:CallerIs
invoke	gdb/python/lib/gdb/function/caller_is.py	/^    def invoke(self, name, nframes = 1):$/;"	m	class:CallerMatches
invoke	gdb/python/lib/gdb/function/strfns.py	/^  def invoke(self, a):$/;"	m	class:_StrLen
invoke	gdb/python/lib/gdb/function/strfns.py	/^  def invoke(self, a, b):$/;"	m	class:_StrEq
invoke	gdb/python/lib/gdb/function/strfns.py	/^  def invoke(self, a, b, length):$/;"	m	class:_MemEq
invoke	gdb/python/lib/gdb/function/strfns.py	/^  def invoke(self, string, regex):$/;"	m	class:_RegEx
invoke	gdb/python/py-xmethods.c	/^python_xmethod_worker::invoke (struct value *obj, struct value **args,$/;"	f	class:python_xmethod_worker
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteFileCommandCond
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteFileInit
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteFileMethod
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit1
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit2
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit3
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit4
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit5
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit6
invoke	gdb/testsuite/gdb.python/py-completion.py	/^	def invoke(self,argument,from_tty):$/;"	m	class:CompleteLimit7
invoke	gdb/testsuite/gdb.python/py-error.py	/^    def invoke(self, args, from_tty):$/;"	m	class:ClassName
invoke	gdb/testsuite/gdb.python/py-events.py	/^    def invoke (self, arg, from_tty):$/;"	m	class:test_events
invoke	gdb/testsuite/gdb.python/py-events.py	/^    def invoke (self, arg, from_tty):$/;"	m	class:test_newobj_events
invoke	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^    def invoke (self, arg, from_tty):$/;"	m	class:test_events
invoke1	gdb/python/lib/gdb/command/pretty_printers.py	/^    def invoke1(self, title, printer_list,$/;"	m	class:InfoPrettyPrinter
invoke_async_signal_handlers	gdb/event-loop.c	/^invoke_async_signal_handlers (void)$/;"	f	file:
invoke_cst	gdb/python/py-cmd.c	/^static PyObject *invoke_cst;$/;"	v	file:
invoke_keyword	gdb/guile/scm-cmd.c	/^static SCM invoke_keyword;$/;"	v	file:
invoke_match_method	gdb/python/py-xmethods.c	/^invoke_match_method (PyObject *matcher, PyObject *py_obj_type,$/;"	f	file:
invsf	sim/common/cgen-accfp.c	/^invsf (CGEN_FPU* fpu, SF x)$/;"	f	file:
invsf	sim/common/cgen-fpu.h	/^  SF (*invsf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
invtf	sim/common/cgen-fpu.h	/^  TF (*invtf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
invxf	sim/common/cgen-fpu.h	/^  XF (*invxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
io	sim/ppc/device_table.h	/^  device_io_callbacks io;$/;"	m	struct:_device_callbacks
io_direction	sim/ppc/hw_ide.c	/^} io_direction;$/;"	t	typeref:enum:_io_direction	file:
io_map	sim/common/sim-basics.h	/^  io_map = 3,$/;"	e	enum:__anon645
io_mode	zlib/contrib/iostream3/zfstream.h	/^  std::ios_base::openmode io_mode;$/;"	m	class:gzfilebuf
io_page	gdb/linux-tdep.c	/^    unsigned int io_page : 1;$/;"	m	struct:smaps_vmflags	file:
io_port_register_types	sim/mn10300/dv-mn103iop.c	/^enum io_port_register_types {$/;"	g	file:
io_read	sim/bfin/dv-bfin_ebiu_amc.c	/^  unsigned (*io_read) (struct hw *, void *, int, address_word, unsigned,$/;"	m	struct:bfin_ebiu_amc	file:
io_reg_desc	sim/m68hc11/sim-main.h	/^struct io_reg_desc$/;"	s
io_reg_desc	sim/m68hc11/sim-main.h	/^typedef struct io_reg_desc io_reg_desc;$/;"	t	typeref:struct:io_reg_desc
io_write	sim/bfin/dv-bfin_ebiu_amc.c	/^  unsigned (*io_write) (struct hw *, const void *, int, address_word,$/;"	m	struct:bfin_ebiu_amc	file:
ioc1	sim/erc32/erc32.c	/^static struct termios ioc1, ioc2, iocold1, iocold2;$/;"	v	typeref:struct:termios	file:
ioc2	sim/erc32/erc32.c	/^static struct termios ioc1, ioc2, iocold1, iocold2;$/;"	v	typeref:struct:	file:
iochancnt	include/vms/eihd.h	/^  unsigned char iochancnt[4];$/;"	m	struct:vms_eihd
iocold1	sim/erc32/erc32.c	/^static struct termios ioc1, ioc2, iocold1, iocold2;$/;"	v	typeref:struct:	file:
iocold2	sim/erc32/erc32.c	/^static struct termios ioc1, ioc2, iocold1, iocold2;$/;"	v	typeref:struct:	file:
ioctl	gdb/proc-utils.h	104;"	d
ioctl	gdb/ser-tcp.c	50;"	d	file:
ioctl	sim/ppc/device_table.h	/^  device_ioctl_callback *ioctl;$/;"	m	struct:_device_callbacks
ioctl_FIOASYNC	gdb/linux-record.h	/^  int ioctl_FIOASYNC;$/;"	m	struct:linux_record_tdep
ioctl_FIOCLEX	gdb/linux-record.h	/^  int ioctl_FIOCLEX;$/;"	m	struct:linux_record_tdep
ioctl_FIONBIO	gdb/linux-record.h	/^  int ioctl_FIONBIO;$/;"	m	struct:linux_record_tdep
ioctl_FIONCLEX	gdb/linux-record.h	/^  int ioctl_FIONCLEX;$/;"	m	struct:linux_record_tdep
ioctl_FIONREAD	gdb/linux-record.h	/^  int ioctl_FIONREAD;$/;"	m	struct:linux_record_tdep
ioctl_FIOQSIZE	gdb/linux-record.h	/^  int ioctl_FIOQSIZE;$/;"	m	struct:linux_record_tdep
ioctl_TCFLSH	gdb/linux-record.h	/^  int ioctl_TCFLSH;$/;"	m	struct:linux_record_tdep
ioctl_TCGETA	gdb/linux-record.h	/^  int ioctl_TCGETA;$/;"	m	struct:linux_record_tdep
ioctl_TCGETS	gdb/linux-record.h	/^  int ioctl_TCGETS;$/;"	m	struct:linux_record_tdep
ioctl_TCGETS2	gdb/linux-record.h	/^  int ioctl_TCGETS2;$/;"	m	struct:linux_record_tdep
ioctl_TCSBRK	gdb/linux-record.h	/^  int ioctl_TCSBRK;$/;"	m	struct:linux_record_tdep
ioctl_TCSBRKP	gdb/linux-record.h	/^  int ioctl_TCSBRKP;$/;"	m	struct:linux_record_tdep
ioctl_TCSETA	gdb/linux-record.h	/^  int ioctl_TCSETA;$/;"	m	struct:linux_record_tdep
ioctl_TCSETAF	gdb/linux-record.h	/^  int ioctl_TCSETAF;$/;"	m	struct:linux_record_tdep
ioctl_TCSETAW	gdb/linux-record.h	/^  int ioctl_TCSETAW;$/;"	m	struct:linux_record_tdep
ioctl_TCSETS	gdb/linux-record.h	/^  int ioctl_TCSETS;$/;"	m	struct:linux_record_tdep
ioctl_TCSETS2	gdb/linux-record.h	/^  int ioctl_TCSETS2;$/;"	m	struct:linux_record_tdep
ioctl_TCSETSF	gdb/linux-record.h	/^  int ioctl_TCSETSF;$/;"	m	struct:linux_record_tdep
ioctl_TCSETSF2	gdb/linux-record.h	/^  int ioctl_TCSETSF2;$/;"	m	struct:linux_record_tdep
ioctl_TCSETSW	gdb/linux-record.h	/^  int ioctl_TCSETSW;$/;"	m	struct:linux_record_tdep
ioctl_TCSETSW2	gdb/linux-record.h	/^  int ioctl_TCSETSW2;$/;"	m	struct:linux_record_tdep
ioctl_TCXONC	gdb/linux-record.h	/^  int ioctl_TCXONC;$/;"	m	struct:linux_record_tdep
ioctl_TIOCCBRK	gdb/linux-record.h	/^  int ioctl_TIOCCBRK;$/;"	m	struct:linux_record_tdep
ioctl_TIOCCONS	gdb/linux-record.h	/^  int ioctl_TIOCCONS;$/;"	m	struct:linux_record_tdep
ioctl_TIOCEXCL	gdb/linux-record.h	/^  int ioctl_TIOCEXCL;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGETD	gdb/linux-record.h	/^  int ioctl_TIOCGETD;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGHAYESESP	gdb/linux-record.h	/^  int ioctl_TIOCGHAYESESP;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGICOUNT	gdb/linux-record.h	/^  int ioctl_TIOCGICOUNT;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGLCKTRMIOS	gdb/linux-record.h	/^  int ioctl_TIOCGLCKTRMIOS;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGPGRP	gdb/linux-record.h	/^  int ioctl_TIOCGPGRP;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGPTN	gdb/linux-record.h	/^  int ioctl_TIOCGPTN;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGSERIAL	gdb/linux-record.h	/^  int ioctl_TIOCGSERIAL;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGSID	gdb/linux-record.h	/^  int ioctl_TIOCGSID;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGSOFTCAR	gdb/linux-record.h	/^  int ioctl_TIOCGSOFTCAR;$/;"	m	struct:linux_record_tdep
ioctl_TIOCGWINSZ	gdb/linux-record.h	/^  int ioctl_TIOCGWINSZ;$/;"	m	struct:linux_record_tdep
ioctl_TIOCINQ	gdb/linux-record.h	/^  int ioctl_TIOCINQ;$/;"	m	struct:linux_record_tdep
ioctl_TIOCLINUX	gdb/linux-record.h	/^  int ioctl_TIOCLINUX;$/;"	m	struct:linux_record_tdep
ioctl_TIOCMBIC	gdb/linux-record.h	/^  int ioctl_TIOCMBIC;$/;"	m	struct:linux_record_tdep
ioctl_TIOCMBIS	gdb/linux-record.h	/^  int ioctl_TIOCMBIS;$/;"	m	struct:linux_record_tdep
ioctl_TIOCMGET	gdb/linux-record.h	/^  int ioctl_TIOCMGET;$/;"	m	struct:linux_record_tdep
ioctl_TIOCMIWAIT	gdb/linux-record.h	/^  int ioctl_TIOCMIWAIT;$/;"	m	struct:linux_record_tdep
ioctl_TIOCMSET	gdb/linux-record.h	/^  int ioctl_TIOCMSET;$/;"	m	struct:linux_record_tdep
ioctl_TIOCNOTTY	gdb/linux-record.h	/^  int ioctl_TIOCNOTTY;$/;"	m	struct:linux_record_tdep
ioctl_TIOCNXCL	gdb/linux-record.h	/^  int ioctl_TIOCNXCL;$/;"	m	struct:linux_record_tdep
ioctl_TIOCOUTQ	gdb/linux-record.h	/^  int ioctl_TIOCOUTQ;$/;"	m	struct:linux_record_tdep
ioctl_TIOCPKT	gdb/linux-record.h	/^  int ioctl_TIOCPKT;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSBRK	gdb/linux-record.h	/^  int ioctl_TIOCSBRK;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSCTTY	gdb/linux-record.h	/^  int ioctl_TIOCSCTTY;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERCONFIG	gdb/linux-record.h	/^  int ioctl_TIOCSERCONFIG;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERGETLSR	gdb/linux-record.h	/^  int ioctl_TIOCSERGETLSR;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERGETMULTI	gdb/linux-record.h	/^  int ioctl_TIOCSERGETMULTI;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERGSTRUCT	gdb/linux-record.h	/^  int ioctl_TIOCSERGSTRUCT;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERGWILD	gdb/linux-record.h	/^  int ioctl_TIOCSERGWILD;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERSETMULTI	gdb/linux-record.h	/^  int ioctl_TIOCSERSETMULTI;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSERSWILD	gdb/linux-record.h	/^  int ioctl_TIOCSERSWILD;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSETD	gdb/linux-record.h	/^  int ioctl_TIOCSETD;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSHAYESESP	gdb/linux-record.h	/^  int ioctl_TIOCSHAYESESP;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSLCKTRMIOS	gdb/linux-record.h	/^  int ioctl_TIOCSLCKTRMIOS;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSPGRP	gdb/linux-record.h	/^  int ioctl_TIOCSPGRP;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSPTLCK	gdb/linux-record.h	/^  int ioctl_TIOCSPTLCK;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSSERIAL	gdb/linux-record.h	/^  int ioctl_TIOCSSERIAL;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSSOFTCAR	gdb/linux-record.h	/^  int ioctl_TIOCSSOFTCAR;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSTI	gdb/linux-record.h	/^  int ioctl_TIOCSTI;$/;"	m	struct:linux_record_tdep
ioctl_TIOCSWINSZ	gdb/linux-record.h	/^  int ioctl_TIOCSWINSZ;$/;"	m	struct:linux_record_tdep
ioctl_TIOCTTYGSTRUCT	gdb/linux-record.h	/^  int ioctl_TIOCTTYGSTRUCT;$/;"	m	struct:linux_record_tdep
ioctl_hook_fn	gdb/gnulib/import/fd-hook.h	/^typedef int (*ioctl_hook_fn) (const struct fd_hook *remaining_list,$/;"	t
iopt	include/coff/sym.h	/^	long	iopt;		\/* start of optimization symbol entries*\/$/;"	m	struct:pdr
ioptBase	include/coff/sym.h	/^	long	ioptBase;	\/* file's optimization entries *\/$/;"	m	struct:fdr
ioptMax	include/coff/sym.h	/^	long	ioptMax;	\/* max index into optimization symbol entries *\/$/;"	m	struct:__anon1566
ioptNil	include/coff/sym.h	376;"	d
ioptNil	include/coff/sym.h	413;"	d
ios	sim/m68hc11/sim-main.h	/^  uint8                 ios[MAX_PORTS];$/;"	m	struct:_sim_cpu
ioscm_file_port	gdb/guile/scm-ports.c	/^ioscm_file_port::ioscm_file_port (SCM port)$/;"	f	class:ioscm_file_port
ioscm_fill_input	gdb/guile/scm-ports.c	/^ioscm_fill_input (SCM port)$/;"	f	file:
ioscm_flush	gdb/guile/scm-ports.c	/^ioscm_flush (SCM port)$/;"	f	file:
ioscm_init_gdb_stdio_port	gdb/guile/scm-ports.c	/^ioscm_init_gdb_stdio_port (void)$/;"	f	file:
ioscm_init_memory_port	gdb/guile/scm-ports.c	/^ioscm_init_memory_port (SCM port, CORE_ADDR start, CORE_ADDR end)$/;"	f	file:
ioscm_init_memory_port_type	gdb/guile/scm-ports.c	/^ioscm_init_memory_port_type (void)$/;"	f	file:
ioscm_init_stdio_buffers	gdb/guile/scm-ports.c	/^ioscm_init_stdio_buffers (SCM port, long mode_bits)$/;"	f	file:
ioscm_input_waiting	gdb/guile/scm-ports.c	/^ioscm_input_waiting (SCM port)$/;"	f	file:
ioscm_lseek_address	gdb/guile/scm-ports.c	/^ioscm_lseek_address (ioscm_memory_port *iomem, LONGEST offset, int whence)$/;"	f	file:
ioscm_make_gdb_stdio_port	gdb/guile/scm-ports.c	/^ioscm_make_gdb_stdio_port (int fd)$/;"	f	file:
ioscm_memory_port	gdb/guile/scm-ports.c	/^} ioscm_memory_port;$/;"	t	typeref:struct:__anon1871	file:
ioscm_open_port	gdb/guile/scm-ports.c	/^ioscm_open_port (scm_t_bits port_type, long mode_bits)$/;"	f	file:
ioscm_parse_mode_bits	gdb/guile/scm-ports.c	/^ioscm_parse_mode_bits (const char *func_name, const char *mode)$/;"	f	file:
ioscm_reinit_memory_port	gdb/guile/scm-ports.c	/^ioscm_reinit_memory_port (SCM port, size_t read_buf_size,$/;"	f	file:
ioscm_with_output_to_port_worker	gdb/guile/scm-ports.c	/^ioscm_with_output_to_port_worker (SCM port, SCM thunk, enum oport oport,$/;"	f	file:
ioscm_write	gdb/guile/scm-ports.c	/^ioscm_write (SCM port, const void *data, size_t size)$/;"	f	file:
iostream	bfd/bfd-in2.h	/^  void *iostream;$/;"	m	struct:bfd
iovec	bfd/bfd-in2.h	/^  const struct bfd_iovec *iovec;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_iovec
ip	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg ip;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
ip	gdb/testsuite/gdb.base/funcargs.c	/^int *ip = &i;$/;"	v
ip0	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register ip0 = { 16, 1 };$/;"	v	typeref:struct:aarch64_register	file:
ip2k_add_2sp_w_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_add_2sp_w_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_add_pcl_w_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_add_pcl_w_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_add_w_wreg_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_add_w_wreg_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_asm_hash	opcodes/ip2k-opc.c	/^ip2k_asm_hash (const char* insn)$/;"	f
ip2k_cgen_assemble_insn	opcodes/ip2k-asm.c	/^ip2k_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
ip2k_cgen_build_insn_regex	opcodes/ip2k-asm.c	/^ip2k_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
ip2k_cgen_cpu_close	opcodes/ip2k-desc.c	/^ip2k_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
ip2k_cgen_cpu_open	opcodes/ip2k-desc.c	/^ip2k_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
ip2k_cgen_cpu_open_1	opcodes/ip2k-desc.c	/^ip2k_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
ip2k_cgen_extract_handlers	opcodes/ip2k-ibld.c	/^cgen_extract_fn * const ip2k_cgen_extract_handlers[] =$/;"	v
ip2k_cgen_extract_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
ip2k_cgen_get_int_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
ip2k_cgen_get_vma_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
ip2k_cgen_hardware_attr_table	opcodes/ip2k-desc.c	/^const CGEN_ATTR_TABLE ip2k_cgen_hardware_attr_table[] =$/;"	v
ip2k_cgen_hw_table	opcodes/ip2k-desc.c	/^const CGEN_HW_ENTRY ip2k_cgen_hw_table[] =$/;"	v
ip2k_cgen_ifield_attr_table	opcodes/ip2k-desc.c	/^const CGEN_ATTR_TABLE ip2k_cgen_ifield_attr_table[] =$/;"	v
ip2k_cgen_ifld_table	opcodes/ip2k-desc.c	/^const CGEN_IFLD ip2k_cgen_ifld_table[] =$/;"	v
ip2k_cgen_init_asm	opcodes/ip2k-asm.c	/^ip2k_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
ip2k_cgen_init_dis	opcodes/ip2k-dis.c	/^ip2k_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
ip2k_cgen_init_ibld_table	opcodes/ip2k-ibld.c	/^ip2k_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
ip2k_cgen_init_opcode_table	opcodes/ip2k-opc.c	/^ip2k_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
ip2k_cgen_insert_handlers	opcodes/ip2k-ibld.c	/^cgen_insert_fn * const ip2k_cgen_insert_handlers[] =$/;"	v
ip2k_cgen_insert_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
ip2k_cgen_insn_attr_table	opcodes/ip2k-desc.c	/^const CGEN_ATTR_TABLE ip2k_cgen_insn_attr_table[] =$/;"	v
ip2k_cgen_insn_opcode_table	opcodes/ip2k-opc.c	/^static const CGEN_OPCODE ip2k_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
ip2k_cgen_insn_supported	opcodes/ip2k-opc.c	/^ip2k_cgen_insn_supported (CGEN_CPU_DESC cd, const CGEN_INSN *insn)$/;"	f
ip2k_cgen_insn_table	opcodes/ip2k-desc.c	/^static const CGEN_IBASE ip2k_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
ip2k_cgen_isa_table	opcodes/ip2k-desc.c	/^static const CGEN_ISA ip2k_cgen_isa_table[] = {$/;"	v	file:
ip2k_cgen_mach_table	opcodes/ip2k-desc.c	/^static const CGEN_MACH ip2k_cgen_mach_table[] = {$/;"	v	file:
ip2k_cgen_macro_insn_opcode_table	opcodes/ip2k-opc.c	/^static const CGEN_OPCODE ip2k_cgen_macro_insn_opcode_table[] =$/;"	v	file:
ip2k_cgen_macro_insn_table	opcodes/ip2k-opc.c	/^static const CGEN_IBASE ip2k_cgen_macro_insn_table[] =$/;"	v	file:
ip2k_cgen_operand_attr_table	opcodes/ip2k-desc.c	/^const CGEN_ATTR_TABLE ip2k_cgen_operand_attr_table[] =$/;"	v
ip2k_cgen_operand_table	opcodes/ip2k-desc.c	/^const CGEN_OPERAND ip2k_cgen_operand_table[] =$/;"	v
ip2k_cgen_opval_register_names	opcodes/ip2k-desc.c	/^CGEN_KEYWORD ip2k_cgen_opval_register_names =$/;"	v
ip2k_cgen_opval_register_names_entries	opcodes/ip2k-desc.c	/^static CGEN_KEYWORD_ENTRY ip2k_cgen_opval_register_names_entries[] =$/;"	v	file:
ip2k_cgen_parse_handlers	opcodes/ip2k-asm.c	/^cgen_parse_fn * const ip2k_cgen_parse_handlers[] =$/;"	v
ip2k_cgen_parse_operand	opcodes/ip2k-asm.c	/^ip2k_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
ip2k_cgen_print_handlers	opcodes/ip2k-dis.c	/^cgen_print_fn * const ip2k_cgen_print_handlers[] =$/;"	v
ip2k_cgen_print_operand	opcodes/ip2k-dis.c	/^ip2k_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
ip2k_cgen_rebuild_tables	opcodes/ip2k-desc.c	/^ip2k_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
ip2k_cgen_set_int_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
ip2k_cgen_set_vma_operand	opcodes/ip2k-ibld.c	/^ip2k_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
ip2k_delete_page_insn	bfd/elf32-ip2k.c	/^ip2k_delete_page_insn (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_elf_howto_table	bfd/elf32-ip2k.c	/^static reloc_howto_type ip2k_elf_howto_table [] =$/;"	v	file:
ip2k_elf_relax_delete_bytes	bfd/elf32-ip2k.c	/^ip2k_elf_relax_delete_bytes (bfd *abfd,$/;"	f	file:
ip2k_elf_relax_section	bfd/elf32-ip2k.c	/^ip2k_elf_relax_section (bfd *abfd,$/;"	f	file:
ip2k_elf_relax_section_page	bfd/elf32-ip2k.c	/^ip2k_elf_relax_section_page (bfd *abfd,$/;"	f	file:
ip2k_elf_relocate_section	bfd/elf32-ip2k.c	/^ip2k_elf_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_final_link_relocate	bfd/elf32-ip2k.c	/^ip2k_final_link_relocate (reloc_howto_type *  howto,$/;"	f	file:
ip2k_get_mem	bfd/elf32-ip2k.c	/^ip2k_get_mem (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_inc_1sp_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_inc_1sp_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_info_to_howto_rela	bfd/elf32-ip2k.c	/^ip2k_info_to_howto_rela (bfd * abfd,$/;"	f	file:
ip2k_is_opcode	bfd/elf32-ip2k.c	/^ip2k_is_opcode (bfd_byte *code, const struct ip2k_opcode *opcodes)$/;"	f	file:
ip2k_is_switch_table_128	bfd/elf32-ip2k.c	/^ip2k_is_switch_table_128 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_is_switch_table_256	bfd/elf32-ip2k.c	/^ip2k_is_switch_table_256 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_jmp_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_jmp_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_nominal_page_bits	bfd/elf32-ip2k.c	/^ip2k_nominal_page_bits (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_opcode	bfd/elf32-ip2k.c	/^struct ip2k_opcode$/;"	s	file:
ip2k_page_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_page_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_relax_switch_table_128	bfd/elf32-ip2k.c	/^ip2k_relax_switch_table_128 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_relax_switch_table_256	bfd/elf32-ip2k.c	/^ip2k_relax_switch_table_256 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_relaxed	bfd/elf32-ip2k.c	/^static bfd_boolean ip2k_relaxed = FALSE;$/;"	v	file:
ip2k_reloc_name_lookup	bfd/elf32-ip2k.c	/^ip2k_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
ip2k_reloc_type_lookup	bfd/elf32-ip2k.c	/^ip2k_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ip2k_skip_opcodes	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_skip_opcodes[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_snc_opcode	bfd/elf32-ip2k.c	/^static const struct ip2k_opcode ip2k_snc_opcode[] =$/;"	v	typeref:struct:ip2k_opcode	file:
ip2k_test_page_insn	bfd/elf32-ip2k.c	/^ip2k_test_page_insn (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ipa_sym_addresses	gdb/common/agent.c	/^struct ipa_sym_addresses$/;"	s	file:
ipa_sym_addresses	gdb/gdbserver/tracepoint.c	/^struct ipa_sym_addresses$/;"	s	file:
ipa_sym_addrs	gdb/common/agent.c	/^static struct ipa_sym_addresses ipa_sym_addrs;$/;"	v	typeref:struct:ipa_sym_addresses	file:
ipa_sym_addrs	gdb/gdbserver/tracepoint.c	/^static struct ipa_sym_addresses ipa_sym_addrs;$/;"	v	typeref:struct:ipa_sym_addresses	file:
ipa_tdesc_idx	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int ipa_tdesc_idx;$/;"	v
ipa_tdesc_idx	gdb/gdbserver/tracepoint.c	137;"	d	file:
ipa_trace_buffer_control	gdb/gdbserver/tracepoint.c	/^struct ipa_trace_buffer_control$/;"	s	file:
ipc_cleanup	gdb/testsuite/gdb.base/info-os.c	/^ipc_cleanup (void)$/;"	f	file:
ipd	include/hp-symtab.h	/^  int	         ipd;		\/* 0-based index of first procedure$/;"	m	struct:quick_source
ipd	include/hp-symtab.h	/^  unsigned int	 ipd;		\/* index of template for this   *\/$/;"	m	struct:quick_procedure
ipdFirst	include/coff/sym.h	/^	unsigned short ipdFirst;\/* start of procedures for this file *\/$/;"	m	struct:fdr
ipdMax	include/coff/sym.h	/^	long	ipdMax;		\/* number of procedures *\/$/;"	m	struct:__anon1566
ipdNil	include/coff/sym.h	181;"	d
ipdNil	include/coff/sym.h	405;"	d
ipend	sim/bfin/dv-bfin_cec.c	/^  bu32 evt_override, imask, ipend, ilat, iprio;$/;"	m	struct:bfin_cec	file:
ipi_N_dispatch_register	sim/ppc/hw_opic.c	/^  ipi_N_dispatch_register,$/;"	e	enum:__anon914	file:
ipi_N_vector_priority_register	sim/ppc/hw_opic.c	/^  ipi_N_vector_priority_register,$/;"	e	enum:__anon914	file:
iplt	bfd/elf-bfd.h	/^  asection *iplt;$/;"	m	struct:elf_link_hash_table
iprio	sim/bfin/dv-bfin_cec.c	/^  bu32 evt_override, imask, ipend, ilat, iprio;$/;"	m	struct:bfin_cec	file:
iq2000_address_to_pointer	gdb/iq2000-tdep.c	/^iq2000_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
iq2000_breakpoint_kind_from_pc	gdb/iq2000-tdep.c	/^iq2000_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
iq2000_cgen_assemble_insn	opcodes/iq2000-asm.c	/^iq2000_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
iq2000_cgen_build_insn_regex	opcodes/iq2000-asm.c	/^iq2000_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
iq2000_cgen_cpu_close	opcodes/iq2000-desc.c	/^iq2000_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
iq2000_cgen_cpu_open	opcodes/iq2000-desc.c	/^iq2000_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
iq2000_cgen_cpu_open_1	opcodes/iq2000-desc.c	/^iq2000_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
iq2000_cgen_extract_handlers	opcodes/iq2000-ibld.c	/^cgen_extract_fn * const iq2000_cgen_extract_handlers[] =$/;"	v
iq2000_cgen_extract_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
iq2000_cgen_get_int_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
iq2000_cgen_get_vma_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
iq2000_cgen_hardware_attr_table	opcodes/iq2000-desc.c	/^const CGEN_ATTR_TABLE iq2000_cgen_hardware_attr_table[] =$/;"	v
iq2000_cgen_hw_table	opcodes/iq2000-desc.c	/^const CGEN_HW_ENTRY iq2000_cgen_hw_table[] =$/;"	v
iq2000_cgen_ifield_attr_table	opcodes/iq2000-desc.c	/^const CGEN_ATTR_TABLE iq2000_cgen_ifield_attr_table[] =$/;"	v
iq2000_cgen_ifld_table	opcodes/iq2000-desc.c	/^const CGEN_IFLD iq2000_cgen_ifld_table[] =$/;"	v
iq2000_cgen_init_asm	opcodes/iq2000-asm.c	/^iq2000_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
iq2000_cgen_init_dis	opcodes/iq2000-dis.c	/^iq2000_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
iq2000_cgen_init_ibld_table	opcodes/iq2000-ibld.c	/^iq2000_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
iq2000_cgen_init_opcode_table	opcodes/iq2000-opc.c	/^iq2000_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
iq2000_cgen_insert_handlers	opcodes/iq2000-ibld.c	/^cgen_insert_fn * const iq2000_cgen_insert_handlers[] =$/;"	v
iq2000_cgen_insert_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
iq2000_cgen_insn_attr_table	opcodes/iq2000-desc.c	/^const CGEN_ATTR_TABLE iq2000_cgen_insn_attr_table[] =$/;"	v
iq2000_cgen_insn_opcode_table	opcodes/iq2000-opc.c	/^static const CGEN_OPCODE iq2000_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
iq2000_cgen_insn_supported	opcodes/iq2000-asm.c	/^iq2000_cgen_insn_supported (CGEN_CPU_DESC cd, const CGEN_INSN *insn)$/;"	f
iq2000_cgen_insn_table	opcodes/iq2000-desc.c	/^static const CGEN_IBASE iq2000_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
iq2000_cgen_isa_register	opcodes/iq2000-asm.c	/^iq2000_cgen_isa_register (const char **strp)$/;"	f	file:
iq2000_cgen_isa_table	opcodes/iq2000-desc.c	/^static const CGEN_ISA iq2000_cgen_isa_table[] = {$/;"	v	file:
iq2000_cgen_mach_table	opcodes/iq2000-desc.c	/^static const CGEN_MACH iq2000_cgen_mach_table[] = {$/;"	v	file:
iq2000_cgen_macro_insn_opcode_table	opcodes/iq2000-opc.c	/^static const CGEN_OPCODE iq2000_cgen_macro_insn_opcode_table[] =$/;"	v	file:
iq2000_cgen_macro_insn_table	opcodes/iq2000-opc.c	/^static const CGEN_IBASE iq2000_cgen_macro_insn_table[] =$/;"	v	file:
iq2000_cgen_operand_attr_table	opcodes/iq2000-desc.c	/^const CGEN_ATTR_TABLE iq2000_cgen_operand_attr_table[] =$/;"	v
iq2000_cgen_operand_table	opcodes/iq2000-desc.c	/^const CGEN_OPERAND iq2000_cgen_operand_table[] =$/;"	v
iq2000_cgen_opval_gr_names	opcodes/iq2000-desc.c	/^CGEN_KEYWORD iq2000_cgen_opval_gr_names =$/;"	v
iq2000_cgen_opval_gr_names_entries	opcodes/iq2000-desc.c	/^static CGEN_KEYWORD_ENTRY iq2000_cgen_opval_gr_names_entries[] =$/;"	v	file:
iq2000_cgen_parse_handlers	opcodes/iq2000-asm.c	/^cgen_parse_fn * const iq2000_cgen_parse_handlers[] =$/;"	v
iq2000_cgen_parse_operand	opcodes/iq2000-asm.c	/^iq2000_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
iq2000_cgen_print_handlers	opcodes/iq2000-dis.c	/^cgen_print_fn * const iq2000_cgen_print_handlers[] =$/;"	v
iq2000_cgen_print_operand	opcodes/iq2000-dis.c	/^iq2000_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
iq2000_cgen_rebuild_tables	opcodes/iq2000-desc.c	/^iq2000_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
iq2000_cgen_set_int_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
iq2000_cgen_set_vma_operand	opcodes/iq2000-ibld.c	/^iq2000_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
iq2000_core_signal	sim/iq2000/iq2000.c	/^iq2000_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
iq2000_dummy_id	gdb/iq2000-tdep.c	/^iq2000_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
iq2000_elf_check_relocs	bfd/elf32-iq2000.c	/^iq2000_elf_check_relocs (bfd *abfd,$/;"	f	file:
iq2000_elf_gc_mark_hook	bfd/elf32-iq2000.c	/^iq2000_elf_gc_mark_hook (asection *sec,$/;"	f	file:
iq2000_elf_howto_hi16_reloc	bfd/elf32-iq2000.c	/^iq2000_elf_howto_hi16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
iq2000_elf_howto_table	bfd/elf32-iq2000.c	/^static reloc_howto_type iq2000_elf_howto_table [] =$/;"	v	file:
iq2000_elf_merge_private_bfd_data	bfd/elf32-iq2000.c	/^iq2000_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
iq2000_elf_object_p	bfd/elf32-iq2000.c	/^iq2000_elf_object_p (bfd *abfd)$/;"	f	file:
iq2000_elf_print_private_bfd_data	bfd/elf32-iq2000.c	/^iq2000_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
iq2000_elf_relocate_hi16	bfd/elf32-iq2000.c	/^iq2000_elf_relocate_hi16 (bfd *input_bfd,$/;"	f	file:
iq2000_elf_relocate_offset16	bfd/elf32-iq2000.c	/^iq2000_elf_relocate_offset16 (bfd *input_bfd,$/;"	f	file:
iq2000_elf_relocate_section	bfd/elf32-iq2000.c	/^iq2000_elf_relocate_section (bfd *		     output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
iq2000_elf_set_private_flags	bfd/elf32-iq2000.c	/^iq2000_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
iq2000_elf_vtentry_howto	bfd/elf32-iq2000.c	/^static reloc_howto_type iq2000_elf_vtentry_howto =$/;"	v	file:
iq2000_elf_vtinherit_howto	bfd/elf32-iq2000.c	/^static reloc_howto_type iq2000_elf_vtinherit_howto =$/;"	v	file:
iq2000_extract_return_value	gdb/iq2000-tdep.c	/^iq2000_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
iq2000_final_link_relocate	bfd/elf32-iq2000.c	/^iq2000_final_link_relocate (reloc_howto_type *	howto,$/;"	f	file:
iq2000_frame_align	gdb/iq2000-tdep.c	/^iq2000_frame_align (struct gdbarch *ignore, CORE_ADDR sp)$/;"	f	file:
iq2000_frame_base	gdb/iq2000-tdep.c	/^static const struct frame_base iq2000_frame_base = {$/;"	v	typeref:struct:frame_base	file:
iq2000_frame_base_address	gdb/iq2000-tdep.c	/^iq2000_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
iq2000_frame_cache	gdb/iq2000-tdep.c	/^iq2000_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
iq2000_frame_cache	gdb/iq2000-tdep.c	/^struct iq2000_frame_cache$/;"	s	file:
iq2000_frame_prev_register	gdb/iq2000-tdep.c	/^iq2000_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
iq2000_frame_this_id	gdb/iq2000-tdep.c	/^iq2000_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
iq2000_frame_unwind	gdb/iq2000-tdep.c	/^static const struct frame_unwind iq2000_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
iq2000_gdbarch_init	gdb/iq2000-tdep.c	/^iq2000_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
iq2000_info_to_howto_rela	bfd/elf32-iq2000.c	/^iq2000_info_to_howto_rela (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
iq2000_init_cpu	sim/iq2000/model.c	/^iq2000_init_cpu (SIM_CPU *cpu)$/;"	f	file:
iq2000_init_frame_cache	gdb/iq2000-tdep.c	/^iq2000_init_frame_cache (struct iq2000_frame_cache *cache)$/;"	f	file:
iq2000_mach	sim/iq2000/model.c	/^const SIM_MACH iq2000_mach =$/;"	v
iq2000_model_init	sim/iq2000/model.c	/^iq2000_model_init (SIM_CPU *cpu)$/;"	f	file:
iq2000_models	sim/iq2000/model.c	/^static const SIM_MODEL iq2000_models[] =$/;"	v	file:
iq2000_pass_8bytetype_by_address	gdb/iq2000-tdep.c	/^iq2000_pass_8bytetype_by_address (struct type *type)$/;"	f	file:
iq2000_pointer_to_address	gdb/iq2000-tdep.c	/^iq2000_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
iq2000_push_dummy_call	gdb/iq2000-tdep.c	/^iq2000_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
iq2000_register_name	gdb/iq2000-tdep.c	/^iq2000_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
iq2000_register_type	gdb/iq2000-tdep.c	/^iq2000_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
iq2000_reloc_name_lookup	bfd/elf32-iq2000.c	/^iq2000_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
iq2000_reloc_type_lookup	bfd/elf32-iq2000.c	/^iq2000_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
iq2000_return_value	gdb/iq2000-tdep.c	/^iq2000_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
iq2000_scan_prologue	gdb/iq2000-tdep.c	/^iq2000_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
iq2000_skip_prologue	gdb/iq2000-tdep.c	/^iq2000_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
iq2000_store_return_value	gdb/iq2000-tdep.c	/^iq2000_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
iq2000_sw_breakpoint_from_kind	gdb/iq2000-tdep.c	/^iq2000_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
iq2000_timing	sim/iq2000/model.c	/^static const INSN_TIMING iq2000_timing[] = {$/;"	v	file:
iq2000_unwind_pc	gdb/iq2000-tdep.c	/^iq2000_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
iq2000_unwind_sp	gdb/iq2000-tdep.c	/^iq2000_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
iq2000_use_struct_convention	gdb/iq2000-tdep.c	/^iq2000_use_struct_convention (struct type *type)$/;"	f	file:
iq2000bf_decode	sim/iq2000/decode.c	/^iq2000bf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
iq2000bf_disassemble_insn	sim/iq2000/sim-if.c	/^iq2000bf_disassemble_insn (SIM_CPU *cpu, const CGEN_INSN *insn,$/;"	f
iq2000bf_fetch_register	sim/iq2000/iq2000.c	/^iq2000bf_fetch_register (SIM_CPU *cpu, int nr, unsigned char *buf, int len)$/;"	f
iq2000bf_get_idata	sim/iq2000/model.c	/^iq2000bf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
iq2000bf_h_gr_get	sim/iq2000/cpu.c	/^iq2000bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
iq2000bf_h_gr_set	sim/iq2000/cpu.c	/^iq2000bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
iq2000bf_h_pc_get	sim/iq2000/cpu.c	/^iq2000bf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
iq2000bf_h_pc_set	sim/iq2000/cpu.c	/^iq2000bf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
iq2000bf_imp_properties	sim/iq2000/model.c	/^static const SIM_MACH_IMP_PROPERTIES iq2000bf_imp_properties =$/;"	v	file:
iq2000bf_init_idesc_table	sim/iq2000/decode.c	/^iq2000bf_init_idesc_table (SIM_CPU *cpu)$/;"	f
iq2000bf_insn_data	sim/iq2000/decode.c	/^static IDESC iq2000bf_insn_data[IQ2000BF_INSN__MAX];$/;"	v	file:
iq2000bf_insn_sem	sim/iq2000/decode.c	/^static const struct insn_sem iq2000bf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
iq2000bf_insn_sem_invalid	sim/iq2000/decode.c	/^static const struct insn_sem iq2000bf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
iq2000bf_insn_type	sim/iq2000/decode.h	/^typedef enum iq2000bf_insn_type {$/;"	g
iq2000bf_model_insn_after	sim/iq2000/iq2000.c	/^iq2000bf_model_insn_after(SIM_CPU *cpu, int last_p, int cycles)$/;"	f
iq2000bf_model_insn_before	sim/iq2000/iq2000.c	/^iq2000bf_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
iq2000bf_model_iq2000_u_exec	sim/iq2000/iq2000.c	/^iq2000bf_model_iq2000_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
iq2000bf_prepare_run	sim/iq2000/model.c	/^iq2000bf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
iq2000bf_record_trace_results	sim/iq2000/cpu.c	/^iq2000bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
iq2000bf_sfmt_type	sim/iq2000/decode.h	/^typedef enum iq2000bf_sfmt_type {$/;"	g
iq2000bf_store_register	sim/iq2000/iq2000.c	/^iq2000bf_store_register (SIM_CPU *cpu, int nr, unsigned char *buf, int len)$/;"	f
irefsym	bfd/mach-o.h	/^  unsigned long irefsym;$/;"	m	struct:bfd_mach_o_dylib_module
irefsym	include/mach-o/external.h	/^  unsigned char irefsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
irefsym	include/mach-o/external.h	/^  unsigned char irefsym[4];$/;"	m	struct:mach_o_dylib_module_external
ireg2pkt	gdb/stubs/ia64vms-stub.c	/^ireg2pkt (const unsigned char *p)$/;"	f	file:
iregs	opcodes/bfin-dis.c	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4];$/;"	m	struct:saved_state	file:
iregs	opcodes/bfin-dis.c	325;"	d	file:
iregs	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
irel	bfd/elf32-xtensa.c	/^  Elf_Internal_Rela *irel;$/;"	m	struct:reloc_range_list_entry_struct	file:
irel_index	bfd/elf32-xtensa.c	/^  unsigned irel_index;$/;"	m	struct:reloc_range_struct	file:
irelbase	bfd/elf32-epiphany.c	/^  Elf_Internal_Rela *  irelbase;$/;"	m	struct:misc	file:
irelbase	bfd/elf32-ip2k.c	/^  Elf_Internal_Rela *  irelbase;$/;"	m	struct:misc	file:
irelifunc	bfd/elf-bfd.h	/^  asection *irelifunc;$/;"	m	struct:elf_link_hash_table
irelifunc	bfd/elf32-s390.c	/^  asection *irelifunc;$/;"	m	struct:elf_s390_link_hash_table	file:
irelifunc	bfd/elf64-s390.c	/^  asection *irelifunc;$/;"	m	struct:elf_s390_link_hash_table	file:
irelplt	bfd/elf-bfd.h	/^  asection *irelplt;$/;"	m	struct:elf_link_hash_table
irf_operand	opcodes/ia64-gen.c	/^irf_operand (int op, const char *field)$/;"	f	file:
irix_compat_t	bfd/elf-bfd.h	/^} irix_compat_t;$/;"	t	typeref:enum:__anon1041
irix_core_core_file_failing_command	bfd/irix-core.c	/^irix_core_core_file_failing_command (bfd *abfd)$/;"	f	file:
irix_core_core_file_failing_signal	bfd/irix-core.c	/^irix_core_core_file_failing_signal (bfd *abfd)$/;"	f	file:
irix_core_core_file_matches_executable_p	bfd/irix-core.c	45;"	d	file:
irix_core_core_file_p	bfd/irix-core.c	/^irix_core_core_file_p (bfd *abfd)$/;"	f	file:
irix_core_core_file_pid	bfd/irix-core.c	46;"	d	file:
irpss	bfd/elfxx-mips.c	/^	long	irpss;		\/* Index into the runtime string table.  *\/$/;"	m	struct:runtime_pdr	file:
irq	gdb/ser-go32.c	/^    int irq;$/;"	m	struct:dos_ttystate	file:
irqarr	sim/erc32/func.c	/^struct irqcell  irqarr[16];$/;"	v	typeref:struct:irqcell
irqcell	sim/erc32/sis.h	/^struct irqcell {$/;"	s
irw	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irw;$/;"	m	struct:la32_watch_regs
irw	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irw;$/;"	m	struct:la64_watch_regs
irwmask	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irwmask;$/;"	m	struct:la32_watch_regs
irwmask	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irwmask;$/;"	m	struct:la64_watch_regs
irwstat	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irwstat;$/;"	m	struct:la32_watch_regs
irwstat	gdb/nat/loongarch-linux-watch.h	/^  uint8_t irwstat;$/;"	m	struct:la64_watch_regs
is	gdb/testsuite/gdb.arch/arm-disp-step.S	/^	is set from any of them, we can get a FAIL.  *\/$/;"	d
is	libiberty/safe-ctype.c	129;"	d	file:
is32bit	bfd/bfd.c	/^is32bit (bfd *abfd)$/;"	f	file:
is64	gdb/arch/aarch64-insn.h	/^  int is64;$/;"	m	struct:aarch64_register
is64bitOpenFunction	zlib/contrib/minizip/unzip.c	/^    int is64bitOpenFunction;$/;"	m	struct:__anon995	file:
isBranch	gdb/stubs/m32r-stub.c	/^isBranch (unsigned char *instr)$/;"	f	file:
isDATA	sim/mips/sim-main.h	912;"	d
isINSTRUCTION	sim/mips/sim-main.h	911;"	d
isLOAD	sim/mips/sim-main.h	913;"	d
isLargeFile	zlib/contrib/minizip/minizip.c	/^int isLargeFile(const char* filename)$/;"	f
isLongBranch	gdb/stubs/m32r-stub.c	/^isLongBranch (unsigned char *instr)$/;"	f	file:
isMinimumU64	sim/aarch64/simulator.c	13081;"	d	file:
isRAW	sim/mips/sim-main.h	916;"	d
isREAL	sim/mips/sim-main.h	915;"	d
isSTORE	sim/mips/sim-main.h	914;"	d
isScratch	gdb/ia64-tdep.c	1321;"	d	file:
isShortBranch	gdb/stubs/m32r-stub.c	/^isShortBranch (unsigned char *instr)$/;"	f	file:
isSignSetU64	sim/aarch64/simulator.c	13084;"	d	file:
isTARGET	sim/mips/sim-main.h	918;"	d
isZip64	zlib/contrib/minizip/unzip.c	/^    int isZip64;$/;"	m	struct:__anon995	file:
is_16bit_NOP	bfd/elf32-nds32.c	/^is_16bit_NOP (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
is_64bit_implementation	sim/ppc/idecode_fields.h	32;"	d
is_64bit_mode	sim/ppc/idecode_fields.h	33;"	d
is_64bit_tdesc	gdb/gdbserver/linux-aarch64-low.c	/^is_64bit_tdesc (void)$/;"	f	file:
is_64bit_tdesc	gdb/gdbserver/linux-x86-low.c	/^is_64bit_tdesc (void)$/;"	f	file:
is_SDA_BASE_set	bfd/elf32-nds32.c	/^static int is_SDA_BASE_set = 0;$/;"	v	file:
is_XScale	sim/arm/armdefs.h	/^  unsigned is_XScale;		\/* Are we emulating an XScale architecture ?  *\/$/;"	m	struct:ARMul_State
is_a_field_of_this	gdb/parser-defs.h	/^    int is_a_field_of_this;$/;"	m	struct:symtoken
is_a_tty	gdb/ser-mingw.c	/^  int is_a_tty;$/;"	m	struct:ser_console_ttystate	file:
is_aarch64_elf	bfd/elfnn-aarch64.c	2446;"	d	file:
is_aarch64_mapping_symbol	bfd/elfnn-aarch64.c	/^is_aarch64_mapping_symbol (const char * name)$/;"	f	file:
is_abs_literal	bfd/elf32-xtensa.c	/^  bfd_boolean is_abs_literal;$/;"	m	struct:literal_value_struct	file:
is_abs_literal	bfd/elf32-xtensa.c	/^  bfd_boolean is_abs_literal;$/;"	m	struct:source_reloc_struct	file:
is_active	libiberty/regex.c	/^    unsigned is_active : 1;$/;"	m	struct:__anon1183::__anon1184	file:
is_actually_needed	bfd/elf32-avr.c	/^  bfd_boolean is_actually_needed;$/;"	m	struct:elf32_avr_stub_hash_entry	file:
is_ada95_tag	gdb/ada-lang.c	/^is_ada95_tag (struct value *tag)$/;"	f	file:
is_ada_operator	gdb/linespec.c	/^is_ada_operator (const char *string)$/;"	f
is_addr_in_objfile	gdb/objfiles.c	/^is_addr_in_objfile (CORE_ADDR addr, const struct objfile *objfile)$/;"	f
is_alpha_elf	bfd/elf64-alpha.c	347;"	d	file:
is_alt_relocation	bfd/elf32-xtensa.c	/^is_alt_relocation (int r_type)$/;"	f
is_am_ins	gdb/arch/loongarch-insn.h	297;"	d
is_ancestor	gdb/gdbtypes.c	/^is_ancestor (struct type *base, struct type *dclass)$/;"	f
is_arg_reg	gdb/mep-tdep.c	/^is_arg_reg (pv_t value)$/;"	f	file:
is_arg_spill	gdb/mep-tdep.c	/^is_arg_spill (struct gdbarch *gdbarch, pv_t value, pv_t addr,$/;"	f	file:
is_argument	gdb/symtab.h	/^  unsigned is_argument : 1;$/;"	m	struct:symbol
is_argument_reg	gdb/frv-tdep.c	/^is_argument_reg (int reg)$/;"	f	file:
is_arm_elf	bfd/elf32-arm.c	3137;"	d	file:
is_arm_elf_unwind_section_name	bfd/elf32-arm.c	/^is_arm_elf_unwind_section_name (bfd * abfd ATTRIBUTE_UNUSED, const char * name)$/;"	f	file:
is_arm_mapping_symbol	bfd/elf32-arm.c	/^is_arm_mapping_symbol (const char * name)$/;"	f	file:
is_artificial	gdb/gdbtypes.h	/^  unsigned int is_artificial:1;$/;"	m	struct:fn_field
is_async_p	gdb/linux-nat.c	/^linux_nat_target::is_async_p ()$/;"	f	class:linux_nat_target
is_async_p	gdb/remote.c	/^remote_target::is_async_p ()$/;"	f	class:remote_target
is_async_p	gdb/target-delegates.c	/^debug_target::is_async_p ()$/;"	f	class:debug_target
is_async_p	gdb/target-delegates.c	/^dummy_target::is_async_p ()$/;"	f	class:dummy_target
is_async_p	gdb/target-delegates.c	/^target_ops::is_async_p ()$/;"	f	class:target_ops
is_avail	gdb/sparc64-tdep.c	/^  bool is_avail = false;$/;"	m	struct:__anon1845	file:
is_big_endian	include/xtensa-isa-internal.h	/^  int is_big_endian;			\/* Endianness.  *\/$/;"	m	struct:xtensa_isa_internal_struct
is_big_endian	libiberty/simple-object-coff.c	/^  unsigned char is_big_endian;$/;"	m	struct:coff_magic_struct	file:
is_big_endian	libiberty/simple-object-coff.c	/^  unsigned char is_big_endian;$/;"	m	struct:simple_object_coff_attributes	file:
is_big_endian	libiberty/simple-object-coff.c	/^  unsigned char is_big_endian;$/;"	m	struct:simple_object_coff_read	file:
is_big_endian	libiberty/simple-object-mach-o.c	/^  int is_big_endian;$/;"	m	struct:simple_object_mach_o_attributes	file:
is_big_endian	libiberty/simple-object-mach-o.c	/^  int is_big_endian;$/;"	m	struct:simple_object_mach_o_read	file:
is_bl_ins	gdb/arch/loongarch-insn.h	323;"	d
is_boolean	sim/igen/gen.h	/^  int is_boolean;$/;"	m	struct:_opcode_field
is_boolean	sim/ppc/ld-insn.h	/^  int is_boolean;$/;"	m	struct:_opcode_field
is_branch	bfd/elf32-spu.c	/^is_branch (const unsigned char *insn)$/;"	f	file:
is_branch	gdb/hppa-tdep.c	/^is_branch (unsigned long inst)$/;"	f	file:
is_branch	gdb/spu-tdep.c	/^is_branch (unsigned int insn, int *offset, int *reg)$/;"	f	file:
is_branch_reloc	bfd/elf32-ppc.c	/^is_branch_reloc (enum elf_ppc_reloc_type r_type)$/;"	f	file:
is_branch_reloc	bfd/elf64-ppc.c	/^is_branch_reloc (enum elf_ppc64_reloc_type r_type)$/;"	f	file:
is_breakpoint	gdb/breakpoint.c	/^is_breakpoint (const struct breakpoint *bpt)$/;"	f
is_bsd44_extended_name	bfd/archive.c	169;"	d	file:
is_callee_saves_reg	gdb/frv-tdep.c	/^is_callee_saves_reg (int reg)$/;"	f	file:
is_caller_saves_reg	gdb/frv-tdep.c	/^is_caller_saves_reg (int reg)$/;"	f	file:
is_catchpoint	gdb/breakpoint.c	/^is_catchpoint (struct breakpoint *ep)$/;"	f
is_cf_ins	gdb/arch/loongarch-insn.h	303;"	d
is_char_class	gdb/gnulib/import/fnmatch.c	/^is_char_class (const wchar_t *wcs)$/;"	f	file:
is_class	opcodes/ia64-gen.c	/^  int is_class;                     \/* Is a class, not a terminal.  *\/$/;"	m	struct:iclass	file:
is_cleanup_type	gdb/contrib/cleanup_check.py	/^def is_cleanup_type(return_type):$/;"	f
is_closed	gdb/target.c	/^  bool is_closed ()$/;"	f	struct:fileio_fh_t
is_closing_quote_enclosed	gdb/linespec.c	/^is_closing_quote_enclosed (const char *p)$/;"	f	file:
is_comdat	bfd/som.c	/^  unsigned int is_comdat;$/;"	m	struct:som_misc_symbol_info	file:
is_comdat	bfd/som.h	/^  unsigned int is_comdat : 1;$/;"	m	struct:som_copyable_section_data_struct
is_comdat	include/som/internal.h	/^  unsigned int is_comdat : 1;$/;"	m	struct:som_subspace_dictionary_record
is_common	bfd/som.c	/^  unsigned int is_common;$/;"	m	struct:som_misc_symbol_info	file:
is_common	bfd/som.h	/^  unsigned int is_common : 1;$/;"	m	struct:som_copyable_section_data_struct
is_common	include/som/internal.h	/^  unsigned int is_common : 1;$/;"	m	struct:som_subspace_dictionary_record
is_compact_addr	gdb/mips-tdep.c	/^is_compact_addr (CORE_ADDR addr)$/;"	f	file:
is_complete_command	gdb/cli/cli-cmds.c	/^is_complete_command (struct cmd_list_element *c)$/;"	f
is_compressed_mode_p	opcodes/mips-dis.c	/^is_compressed_mode_p (struct disassemble_info *info, bfd_boolean micromips_p)$/;"	f	file:
is_cond_load_ins	gdb/arch/loongarch-insn.h	299;"	d
is_cond_store_ins	gdb/arch/loongarch-insn.h	301;"	d
is_const	gdb/gdbtypes.h	/^  unsigned int is_const:1;$/;"	m	struct:fn_field
is_constructor	gdb/contrib/cleanup_check.py	/^def is_constructor(decl):$/;"	f
is_constructor	gdb/gdbtypes.h	/^  unsigned int is_constructor : 1;$/;"	m	struct:fn_field
is_constructor_name	gdb/cp-abi.c	/^is_constructor_name (const char *name)$/;"	f
is_constructor_name	gdb/cp-abi.h	/^  enum ctor_kinds (*is_constructor_name) (const char *name);$/;"	m	struct:cp_abi_ops	typeref:enum:cp_abi_ops::is_constructor_name
is_container	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^      typedef std::true_type    is_container;$/;"	t	struct:__gnu_test::traits	file:
is_control_flow	opcodes/arc-dis.h	/^  int is_control_flow;$/;"	m	struct:arc_instruction
is_conversion	libiberty/cp-demangle.h	/^  int is_conversion;$/;"	m	struct:d_info
is_convert_32_to_16	bfd/elf32-nds32.c	/^is_convert_32_to_16 (bfd *abfd, asection *sec,$/;"	f	file:
is_cp_operator	gdb/location.c	/^is_cp_operator (const char *start, const char *comma)$/;"	f	file:
is_cplus_marker	gdb/demangle.c	/^is_cplus_marker (int c)$/;"	f
is_ctor_dtor_or_conversion	libiberty/cp-demangle.c	/^is_ctor_dtor_or_conversion (struct demangle_component *dc)$/;"	f	file:
is_ctor_or_dtor	libiberty/cp-demangle.c	/^is_ctor_or_dtor (const char *mangled,$/;"	f	file:
is_data_process_ins	gdb/arch/loongarch-insn.h	228;"	d
is_debug_types	gdb/dwarf2read.h	/^  unsigned int is_debug_types : 1;$/;"	m	struct:dwarf2_per_cu_data
is_declaration	gdb/dwarf2read.c	/^    unsigned int is_declaration : 1;$/;"	m	struct:allocate_on_obstack	file:
is_default_attr	bfd/elf-attrs.c	/^is_default_attr (obj_attribute *attr)$/;"	f	file:
is_defined	bfd/som.h	/^  unsigned int is_defined : 1;$/;"	m	struct:som_copyable_section_data_struct
is_defined	include/som/internal.h	/^  unsigned int is_defined : 1;$/;"	m	struct:som_space_dictionary_record
is_delayed_branch	opcodes/sparc-dis.c	/^is_delayed_branch (unsigned long insn)$/;"	f	file:
is_dest_reg	include/opcode/tilegx.h	/^  unsigned int is_dest_reg : 1;$/;"	m	struct:tilegx_operand
is_dest_reg	include/opcode/tilepro.h	/^  unsigned int is_dest_reg : 1;$/;"	m	struct:tilepro_operand
is_destructor	gdb/contrib/cleanup_check.py	/^def is_destructor(decl):$/;"	f
is_destructor_name	gdb/cp-abi.c	/^is_destructor_name (const char *name)$/;"	f
is_destructor_name	gdb/cp-abi.h	/^  enum dtor_kinds (*is_destructor_name) (const char *name);$/;"	m	struct:cp_abi_ops	typeref:enum:cp_abi_ops::is_destructor_name
is_digit_in_base	gdb/common/common-utils.c	/^is_digit_in_base (unsigned char digit, int base)$/;"	f	file:
is_dir	bfd/peXXigen.c	/^  bfd_boolean is_dir;$/;"	m	struct:rsrc_entry	file:
is_direct_call_opcode	bfd/elf32-xtensa.c	/^is_direct_call_opcode (xtensa_opcode opcode)$/;"	f	file:
is_discriminant	gdb/dwarf2read.c	/^  bool is_discriminant;$/;"	m	struct:variant_field	file:
is_dl_available	gdb/gdb-dlfcn.c	/^is_dl_available (void)$/;"	f
is_dwz	gdb/dwarf2read.c	/^    unsigned int is_dwz : 1;$/;"	m	struct:allocate_on_obstack	file:
is_dwz	gdb/dwarf2read.h	/^  unsigned int is_dwz : 1;$/;"	m	struct:dwarf2_per_cu_data
is_dynamic	gdb/gdbtypes.h	/^    int is_dynamic : 2;$/;"	m	struct:cplus_struct_type
is_dynamic_field	gdb/ada-lang.c	/^is_dynamic_field (struct type *templ_type, int field_num)$/;"	f	file:
is_dynamic_type	gdb/gdbtypes.c	/^is_dynamic_type (struct type *type)$/;"	f
is_dynamic_type_internal	gdb/gdbtypes.c	/^is_dynamic_type_internal (struct type *type, int top_level)$/;"	f	file:
is_elf	gdb/hppa-tdep.h	/^  int is_elf;$/;"	m	struct:gdbarch_tdep
is_elf_hash_table	bfd/elf-bfd.h	676;"	d
is_elfv2_inferior	gdb/gdbserver/linux-ppc-low.c	/^is_elfv2_inferior (void)$/;"	f	file:
is_elfv2_localentry0	bfd/elf64-ppc.c	/^is_elfv2_localentry0 (struct elf_link_hash_entry *h)$/;"	f	file:
is_enabled	gdb/dtrace-probe.c	/^dtrace_probe::is_enabled () const$/;"	f	class:dtrace_probe
is_ep9312	sim/arm/armdefs.h	/^  unsigned is_ep9312;		\/* Are we emulating a Cirrus Maverick co-processor ?  *\/$/;"	m	struct:ARMul_State
is_equal	sim/igen/ld-decode.h	/^  int is_equal;$/;"	m	struct:_decode_cond
is_exec_point	gdb/tui/tui-data.h	/^  int is_exec_point;$/;"	m	struct:tui_source_element
is_executing	gdb/thread.c	/^is_executing (ptid_t ptid)$/;"	f
is_exited	gdb/thread.c	/^is_exited (ptid_t ptid)$/;"	f
is_expanded	sim/ppc/ld-insn.h	/^  int is_expanded;$/;"	m	struct:_insn_bits
is_expression	libiberty/cp-demangle.h	/^  int is_expression;$/;"	m	struct:d_info
is_external	gdb/dwarf2read.c	/^    unsigned int is_external : 1;$/;"	m	struct:allocate_on_obstack	file:
is_filtered_out	sim/igen/filter.c	/^is_filtered_out (filter *filters, const char *flags)$/;"	f
is_filtered_out	sim/ppc/filter.c	/^is_filtered_out(const char *flags,$/;"	f
is_finish_bp	gdb/python/python-internal.h	/^  int is_finish_bp;$/;"	m	struct:gdbpy_breakpoint_object
is_first	include/som/internal.h	/^  unsigned int is_first : 1;$/;"	m	struct:som_subspace_dictionary_record
is_fldgt_ins	gdb/arch/loongarch-insn.h	326;"	d
is_fldle_ins	gdb/arch/loongarch-insn.h	327;"	d
is_float_ins	gdb/arch/loongarch-insn.h	272;"	d
is_float_or_hfa_type	gdb/ia64-tdep.c	/^is_float_or_hfa_type (struct type *t)$/;"	f	file:
is_float_or_hfa_type_recurse	gdb/ia64-tdep.c	/^is_float_or_hfa_type_recurse (struct type *t, struct type **etp)$/;"	f	file:
is_floating_type	gdb/gdbtypes.c	/^is_floating_type (struct type *t)$/;"	f
is_floating_value	gdb/value.c	/^is_floating_value (struct value *val)$/;"	f
is_fnqual_component_type	libiberty/cp-demangle.c	/^is_fnqual_component_type (enum demangle_component_type type)$/;"	f	file:
is_fp	include/opcode/aarch64.h	/^	  unsigned is_fp : 1;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1298
is_fpreg	gdb/ia64-libunwind-tdep.h	/^  int (*is_fpreg) (int);$/;"	m	struct:libunwind_descr
is_fstd_ins	gdb/arch/loongarch-insn.h	314;"	d
is_fstgt_ins	gdb/arch/loongarch-insn.h	330;"	d
is_fstle_ins	gdb/arch/loongarch-insn.h	331;"	d
is_fsts_ins	gdb/arch/loongarch-insn.h	313;"	d
is_fstxd_ins	gdb/arch/loongarch-insn.h	316;"	d
is_fstxs_ins	gdb/arch/loongarch-insn.h	315;"	d
is_func	bfd/elf32-spu.c	/^  unsigned int is_func : 1;$/;"	m	struct:function_info	file:
is_func	bfd/elf64-ppc.c	/^  unsigned int is_func:1;$/;"	m	struct:ppc_link_hash_entry	file:
is_func_descriptor	bfd/elf64-ppc.c	/^  unsigned int is_func_descriptor:1;$/;"	m	struct:ppc_link_hash_entry	file:
is_function_declaration	sim/igen/gen.h	/^  is_function_declaration = 0,$/;"	e	enum:__anon590
is_function_definition	sim/igen/gen.h	/^  is_function_definition = 1,$/;"	e	enum:__anon590
is_function_entry	opcodes/vax-dis.c	/^is_function_entry (struct disassemble_info *info, bfd_vma addr)$/;"	f	file:
is_function_type	bfd/elf-bfd.h	/^  bfd_boolean (*is_function_type) (unsigned int type);$/;"	m	struct:elf_backend_data
is_function_variable	sim/igen/gen.h	/^  is_function_variable,$/;"	e	enum:__anon590
is_gdb_breakpoint	gdb/gdbserver/mem-break.c	/^is_gdb_breakpoint (enum bkpt_type type)$/;"	f	file:
is_gdb_terminal	gdb/inflow.c	/^is_gdb_terminal (const char *tty)$/;"	f	file:
is_global_data_symbol_definition	bfd/elflink.c	/^is_global_data_symbol_definition (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
is_gnu_v3_mangled_ctor	libiberty/cp-demangle.c	/^is_gnu_v3_mangled_ctor (const char *name)$/;"	f
is_gnu_v3_mangled_dtor	libiberty/cp-demangle.c	/^is_gnu_v3_mangled_dtor (const char *name)$/;"	f
is_goto_target	gdb/gdbserver/ax.c	/^is_goto_target (struct agent_expr *aexpr, int pc)$/;"	f	file:
is_gott_symbol	bfd/elfxx-mips.c	/^is_gott_symbol (struct bfd_link_info *info, struct elf_link_hash_entry *h)$/;"	f	file:
is_h8300_normal_mode	gdb/h8300-tdep.c	/^is_h8300_normal_mode (struct gdbarch *gdbarch)$/;"	f	file:
is_h8300hmode	gdb/h8300-tdep.c	/^is_h8300hmode (struct gdbarch *gdbarch)$/;"	f	file:
is_h8300smode	gdb/h8300-tdep.c	/^is_h8300smode (struct gdbarch *gdbarch)$/;"	f	file:
is_h8300sxmode	gdb/h8300-tdep.c	/^is_h8300sxmode (struct gdbarch *gdbarch)$/;"	f	file:
is_hardware_watchpoint	gdb/breakpoint.c	/^is_hardware_watchpoint (const struct breakpoint *bpt)$/;"	f	file:
is_hfa_or_hva	gdb/aarch64-tdep.c	/^is_hfa_or_hva (struct type *ty)$/;"	f	file:
is_highlighted	gdb/tui/tui-data.h	/^  int is_highlighted;	\/* Is this window highlighted?  *\/$/;"	m	struct:tui_win_info
is_hint	bfd/elf32-spu.c	/^is_hint (const unsigned char *insn)$/;"	f	file:
is_iWMMXt	sim/arm/armdefs.h	/^  unsigned is_iWMMXt;		\/* Are we emulating an iWMMXt co-processor ?  *\/$/;"	m	struct:ARMul_State
is_identifier	gdb/macroexp.c	/^  int is_identifier = 0;$/;"	m	struct:macro_buffer	file:
is_import_fixup_symbol	gdb/coffread.c	/^is_import_fixup_symbol (struct coff_symbol *cs,$/;"	f	file:
is_indirect	bfd/elf64-ppc.c	/^  unsigned char is_indirect;$/;"	m	struct:got_entry	file:
is_indirect_branch	bfd/elf32-spu.c	/^is_indirect_branch (const unsigned char *insn)$/;"	f	file:
is_indirect_call_opcode	bfd/elf32-xtensa.c	/^is_indirect_call_opcode (xtensa_opcode opcode)$/;"	f	file:
is_inferior	gdb/target/target.h	/^    is_inferior = 0,$/;"	m	class:target_terminal_state
is_inferior	gdb/target/target.h	/^  static bool is_inferior ()$/;"	f	class:target_terminal_state::target_terminal
is_inlined	gdb/symtab.h	/^  unsigned is_inlined : 1;$/;"	m	struct:symbol
is_ins	gdb/arch/loongarch-insn.h	226;"	d
is_insn_dq_form	bfd/elf32-ppc.c	/^is_insn_dq_form (unsigned int insn)$/;"	f	file:
is_insn_ds_form	bfd/elf32-ppc.c	/^is_insn_ds_form (unsigned int insn)$/;"	f	file:
is_int	sim/ppc/ld-insn.h	/^  int is_int;$/;"	m	struct:_insn_field
is_integral_type	gdb/gdbtypes.c	/^is_integral_type (struct type *t)$/;"	f
is_internal	gdb/guile/scm-breakpoint.c	/^    int is_internal;$/;"	m	struct:gdbscm_breakpoint_object::__anon1880	file:
is_internal	sim/igen/ld-insn.h	/^  int is_internal;$/;"	m	struct:_function_entry
is_interrupting	sim/ppc/hw_ide.c	/^  int is_interrupting;$/;"	m	struct:_ide_controller	file:
is_intlike	gdb/guile/scm-value.c	/^is_intlike (struct type *type, int ptr_ok)$/;"	f	file:
is_iplt	bfd/elf32-arm.c	/^  unsigned int is_iplt : 1;$/;"	m	struct:elf32_arm_link_hash_entry	file:
is_iso9660	sim/ppc/pk_disklabel.c	/^is_iso9660(device_instance *raw_disk)$/;"	f	file:
is_jirl_ins	gdb/arch/loongarch-insn.h	322;"	d
is_jump_ins	gdb/arch/loongarch-insn.h	265;"	d
is_known_support_routine	gdb/ada-lang.c	/^is_known_support_routine (struct frame_info *frame)$/;"	f	file:
is_l32r_relocation	bfd/elf32-xtensa.c	/^is_l32r_relocation (bfd *abfd,$/;"	f
is_lambda_arg	libiberty/cp-demangle.c	/^  int is_lambda_arg;$/;"	m	struct:d_print_info	file:
is_ldgt_ins	gdb/arch/loongarch-insn.h	324;"	d
is_ldle_ins	gdb/arch/loongarch-insn.h	325;"	d
is_leader	gdb/nat/linux-osdata.c	/^  bool is_leader () const$/;"	f	struct:pid_pgid_entry
is_level_triggered	sim/ppc/hw_opic.c	/^  unsigned is_level_triggered; \/* left in place *\/$/;"	m	struct:_opic_interrupt_source	file:
is_linespec	gdb/dtrace-probe.c	/^dtrace_static_probe_ops::is_linespec (const char **linespecp) const$/;"	f	class:dtrace_static_probe_ops
is_linespec	gdb/linespec.c	/^  int is_linespec;$/;"	m	struct:linespec_state	file:
is_linespec	gdb/probe.c	/^any_static_probe_ops::is_linespec (const char **linespecp) const$/;"	f	class:any_static_probe_ops
is_linespec	gdb/stap-probe.c	/^stap_static_probe_ops::is_linespec (const char **linespecp) const$/;"	f	class:stap_static_probe_ops
is_linkage	bfd/dwarf2.c	/^  bfd_boolean		is_linkage;$/;"	m	struct:funcinfo	file:
is_linker_input	bfd/bfd-in2.h	/^  unsigned int is_linker_input : 1;$/;"	m	struct:bfd
is_linker_output	bfd/bfd-in2.h	/^  unsigned int is_linker_output : 1;$/;"	m	struct:bfd
is_load	gdb/breakpoint.c	/^  unsigned char is_load;$/;"	m	struct:breakpoint	file:
is_loadable	include/som/internal.h	/^  unsigned int is_loadable : 1;$/;"	m	struct:som_space_dictionary_record
is_loadable	include/som/internal.h	/^  unsigned int is_loadable : 1;$/;"	m	struct:som_subspace_dictionary_record
is_long	sim/d10v/d10v_sim.h	/^  int  is_long;$/;"	m	struct:simops
is_longjmp	gdb/breakpoint.h	/^    int is_longjmp;$/;"	m	struct:bpstat_what
is_longjmp_type	gdb/breakpoint.c	/^is_longjmp_type (bptype type)$/;"	f	file:
is_loongarch_elf	bfd/elfnn-loongarch.c	57;"	d	file:
is_lower_alphanum	gdb/ada-lang.c	/^is_lower_alphanum (const char c)$/;"	f	file:
is_m	gdb/arm-tdep.h	/^  int is_m;			\/* Does the target follow the "M" profile.  *\/$/;"	m	struct:gdbarch_tdep
is_macmod_hmove	include/opcode/bfin.h	/^static inline int is_macmod_hmove (int x)$/;"	f
is_macmod_pmove	include/opcode/bfin.h	/^static inline int is_macmod_pmove (int x)$/;"	f
is_macmod_signed	include/opcode/bfin.h	/^static inline int is_macmod_signed (int x)$/;"	f
is_mangled_char	libiberty/cp-demangle.c	6610;"	d	file:
is_mapped	sim/cris/traps.c	/^is_mapped (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f	file:
is_mapped_only	sim/cris/traps.c	/^is_mapped_only (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f	file:
is_mapping_symbol	opcodes/arm-dis.c	/^is_mapping_symbol (struct disassemble_info *info, int n,$/;"	f	file:
is_masked	sim/ppc/hw_opic.c	/^  unsigned is_masked; \/* left in place *\/$/;"	m	struct:_opic_interrupt_source	file:
is_masked_watchpoint	gdb/breakpoint.c	/^is_masked_watchpoint (const struct breakpoint *b)$/;"	f	file:
is_memory	sim/m32c/srcdest.c	/^  int is_memory;$/;"	m	struct:__anon539	file:
is_mi_like_p	gdb/ui-out.c	/^ui_out::is_mi_like_p () const$/;"	f	class:ui_out
is_micromips	opcodes/mips-dis.c	/^is_micromips (Elf_Internal_Ehdr *header)$/;"	f	file:
is_micromips_addr	gdb/mips-tdep.c	/^is_micromips_addr (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
is_micromips_isa	gdb/mips-tdep.c	/^is_micromips_isa (struct gdbarch *gdbarch)$/;"	f	file:
is_minus_minus_sp	gdb/bfin-tdep.c	/^is_minus_minus_sp (int op)$/;"	f	file:
is_mips16_addr	gdb/mips-tdep.c	/^is_mips16_addr (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
is_mips16_isa	gdb/mips-tdep.c	/^is_mips16_isa (struct gdbarch *gdbarch)$/;"	f	file:
is_mips16_plt_tail	opcodes/mips-dis.c	/^is_mips16_plt_tail (struct disassemble_info *info, bfd_vma addr)$/;"	f	file:
is_mips_addr	gdb/mips-tdep.c	/^is_mips_addr (CORE_ADDR addr)$/;"	f	file:
is_mips_elf	bfd/elfxx-mips.c	236;"	d	file:
is_movgr2fcsr_ins	gdb/arch/loongarch-insn.h	321;"	d
is_multicast	sim/ppc/hw_opic.c	/^  unsigned is_multicast; \/* left in place *\/$/;"	m	struct:_opic_interrupt_source	file:
is_nacl	bfd/elfxx-x86.h	/^  is_nacl$/;"	e	enum:elf_x86_target_os
is_name	bfd/peXXigen.c	/^  bfd_boolean is_name;$/;"	m	struct:rsrc_entry	file:
is_name_suffix	gdb/ada-lang.c	/^is_name_suffix (const char *str)$/;"	f	file:
is_newabi	opcodes/mips-dis.c	/^is_newabi (Elf_Internal_Ehdr *header)$/;"	f	file:
is_nios2_elf	bfd/elf32-nios2.c	2891;"	d	file:
is_nios2_elf_target	bfd/elf32-nios2.c	/^is_nios2_elf_target (const struct bfd_target *targ)$/;"	f	file:
is_no_memory_software_watchpoint	gdb/breakpoint.c	/^is_no_memory_software_watchpoint (struct breakpoint *b)$/;"	f	file:
is_non_branch_ril	gdb/s390-tdep.c	/^is_non_branch_ril (gdb_byte *insn)$/;"	f	file:
is_non_inline_function	gdb/breakpoint.c	/^is_non_inline_function (struct breakpoint *b)$/;"	f	file:
is_nondebugging_type	gdb/ada-lang.c	/^is_nondebugging_type (struct type *type)$/;"	f	file:
is_nonfunction	gdb/ada-lang.c	/^is_nonfunction (struct block_symbol syms[], int n)$/;"	f	file:
is_nonpic_glink_stub	bfd/elf32-ppc.c	/^is_nonpic_glink_stub (bfd *abfd, asection *glink, bfd_vma off)$/;"	f	file:
is_nontrivial_conversion	gdb/ax-gdb.c	/^is_nontrivial_conversion (struct type *from, struct type *to)$/;"	f	file:
is_nop	bfd/elf32-spu.c	/^is_nop (asection *sec, bfd_vma off)$/;"	f	file:
is_nop_ins	gdb/arch/loongarch-insn.h	280;"	d
is_noreturn	gdb/gdbtypes.h	/^    unsigned int is_noreturn : 1;$/;"	m	struct:func_type
is_normal	bfd/elfxx-x86.h	/^  is_normal,$/;"	e	enum:elf_x86_target_os
is_nothrow_move_constructible	gdb/common/gdb_optional.h	/^    noexcept (std::is_nothrow_move_constructible<T> ())$/;"	f	class:gdb::optional
is_nothrow_move_constructible	gdb/common/gdb_optional.h	/^    noexcept(std::is_nothrow_move_constructible<T> ())$/;"	f	class:gdb::optional
is_nto_target	gdb/nto-tdep.h	/^  enum gdb_osabi (*is_nto_target) (bfd *abfd);$/;"	m	struct:nto_target_ops	typeref:enum:nto_target_ops::is_nto_target
is_null	bfd/elf32-xtensa.c	/^  bfd_boolean is_null;$/;"	m	struct:source_reloc_struct	file:
is_num	sim/ppc/psim.c	/^int is_num( char *string, int min, int max, int err)$/;"	f	file:
is_objfile_owned	gdb/symtab.h	/^  unsigned int is_objfile_owned : 1;$/;"	m	struct:symbol
is_octeon	gdb/mips-tdep.c	/^is_octeon (struct gdbarch *gdbarch)$/;"	f	file:
is_octeon_bbit_op	gdb/mips-tdep.c	/^is_octeon_bbit_op (int op, struct gdbarch *gdbarch)$/;"	f	file:
is_open	gdb/gnulib/import/error.c	/^is_open (int fd)$/;"	f	file:
is_open	zlib/contrib/iostream/zfstream.h	/^  inline int is_open() const { return (file !=NULL); }$/;"	f	class:gzfilebuf
is_open	zlib/contrib/iostream3/zfstream.h	/^  is_open() const { return (file != NULL); }$/;"	f	class:gzfilebuf
is_open	zlib/contrib/iostream3/zfstream.h	/^  is_open() { return sb.is_open(); }$/;"	f	class:gzifstream
is_open	zlib/contrib/iostream3/zfstream.h	/^  is_open() { return sb.is_open(); }$/;"	f	class:gzofstream
is_operand_relocation	bfd/elf32-xtensa.c	/^is_operand_relocation (int r_type)$/;"	f
is_operator_name	gdb/cp-abi.c	/^is_operator_name (const char *name)$/;"	f
is_operator_name	gdb/cp-abi.h	/^  int (*is_operator_name) (const char *name);$/;"	m	struct:cp_abi_ops
is_ours	gdb/target/target.h	/^    is_ours = 2$/;"	m	class:target_terminal_state
is_ours	gdb/target/target.h	/^  static bool is_ours ()$/;"	f	class:target_terminal_state::target_terminal
is_ours_for_output	gdb/target/target.h	/^    is_ours_for_output = 1,$/;"	m	class:target_terminal_state
is_ours_for_output	gdb/target/target.h	/^  static bool is_ours_for_output ()$/;"	f	class:target_terminal_state::target_terminal
is_package_name	gdb/ada-lang.c	/^is_package_name (const char *name)$/;"	f	file:
is_pascal_string_type	gdb/p-lang.c	/^is_pascal_string_type (struct type *type,int *length_pos,$/;"	f
is_pasted	bfd/elf32-spu.c	/^  unsigned int is_pasted : 1;$/;"	m	struct:call_info	file:
is_path_expr_parent	gdb/varobj.c	/^is_path_expr_parent (const struct varobj *var)$/;"	f	file:
is_path_expr_parent	gdb/varobj.h	/^  bool (*is_path_expr_parent) (const struct varobj *var);$/;"	m	struct:lang_varobj_ops
is_pc_relative	include/opcode/tilegx.h	/^  unsigned int is_pc_relative : 1;$/;"	m	struct:tilegx_operand
is_pc_relative	include/opcode/tilepro.h	/^  unsigned int is_pc_relative : 1;$/;"	m	struct:tilepro_operand
is_pending_fork_parent	gdb/remote.c	/^is_pending_fork_parent (struct target_waitstatus *ws, int event_pid,$/;"	f	file:
is_pending_fork_parent_thread	gdb/remote.c	/^is_pending_fork_parent_thread (struct thread_info *thread)$/;"	f	file:
is_pending_symbol	gdb/mdebugread.c	/^is_pending_symbol (FDR *fh, char *sh)$/;"	f	file:
is_periodic	sim/common/sim-watch.h	/^  int is_periodic;$/;"	m	struct:_sim_watch_point
is_pid	gdb/common/ptid.h	/^  constexpr bool is_pid () const$/;"	f	class:ptid_t
is_plt_seq_reloc	bfd/elf32-ppc.c	/^is_plt_seq_reloc (enum elf_ppc_reloc_type r_type)$/;"	f	file:
is_plt_seq_reloc	bfd/elf64-ppc.c	/^is_plt_seq_reloc (enum elf_ppc64_reloc_type r_type)$/;"	f	file:
is_plt_tail	opcodes/vax-dis.c	/^is_plt_tail (struct disassemble_info *info, bfd_vma addr)$/;"	f	file:
is_positive_polarity	sim/ppc/hw_opic.c	/^  unsigned is_positive_polarity; \/* left in place *\/$/;"	m	struct:_opic_interrupt_source	file:
is_power_of_2	gdb/ia64-linux-nat.c	/^is_power_of_2 (int val)$/;"	f	file:
is_power_of_two	gdb/s390-tdep.c	/^is_power_of_two (unsigned int n)$/;"	f	file:
is_ppc64_elf	bfd/elf64-ppc.c	2950;"	d	file:
is_ppc_elf	bfd/elf32-ppc.c	2207;"	d	file:
is_prefix	gdb/guile/scm-cmd.c	/^  int is_prefix;$/;"	m	struct:_command_smob	file:
is_prefixed_hash	libiberty/rust-demangle.c	/^is_prefixed_hash (const char *str)$/;"	f	file:
is_private	bfd/som.h	/^  unsigned int is_private : 1;$/;"	m	struct:som_copyable_section_data_struct
is_private	gdb/gdbtypes.h	/^  unsigned int is_private : 1;$/;"	m	struct:decl_field
is_private	gdb/gdbtypes.h	/^  unsigned int is_private:1;$/;"	m	struct:fn_field
is_private	include/som/internal.h	/^  unsigned int is_private : 1;$/;"	m	struct:som_space_dictionary_record
is_problem_state	sim/ppc/vm.c	/^  int is_problem_state;$/;"	m	struct:_om_map	file:
is_protected	gdb/gdbtypes.h	/^  unsigned int is_protected : 1;$/;"	m	struct:decl_field
is_protected	gdb/gdbtypes.h	/^  unsigned int is_protected:1;$/;"	m	struct:fn_field
is_public_ancestor	gdb/gdbtypes.c	/^is_public_ancestor (struct type *base, struct type *dclass)$/;"	f
is_pushed	gdb/target.h	/^  bool is_pushed (target_ops *t) const$/;"	f	class:target_stack
is_quote_enclosed	gdb/linespec.c	/^  int is_quote_enclosed;$/;"	m	struct:ls_parser	file:
is_ravenscar_task	gdb/ravenscar-thread.c	/^is_ravenscar_task (ptid_t ptid)$/;"	f	file:
is_read	sim/ppc/hw_ide.c	/^  is_read,$/;"	e	enum:_io_direction	file:
is_read_time_ins	gdb/arch/loongarch-insn.h	267;"	d
is_readonly	sim/ppc/dgen.c	/^  int is_readonly;$/;"	m	struct:_spreg_table_entry	file:
is_reg	include/opcode/aarch64.h	/^	      unsigned is_reg;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299::__anon1300
is_regular_file	gdb/common/common-utils.c	/^is_regular_file (const char *name, int *errno_ptr)$/;"	f
is_relaxable_asm_section	bfd/elf32-xtensa.c	/^  bfd_boolean is_relaxable_asm_section;$/;"	m	struct:xtensa_relax_info_struct	file:
is_relaxable_literal_section	bfd/elf32-xtensa.c	/^  bfd_boolean is_relaxable_literal_section;$/;"	m	struct:xtensa_relax_info_struct	file:
is_reloc_PC_relative	bfd/elf32-arc.c	/^is_reloc_PC_relative (reloc_howto_type *howto)$/;"	f	file:
is_reloc_SDA_relative	bfd/elf32-arc.c	/^is_reloc_SDA_relative (reloc_howto_type *howto)$/;"	f	file:
is_reloc_for_GOT	bfd/elf32-arc.c	/^is_reloc_for_GOT (reloc_howto_type * howto)$/;"	f	file:
is_reloc_for_PLT	bfd/elf32-arc.c	/^is_reloc_for_PLT (reloc_howto_type * howto)$/;"	f	file:
is_reloc_for_TLS	bfd/elf32-arc.c	/^is_reloc_for_TLS (reloc_howto_type *howto)$/;"	f	file:
is_reloc_section	bfd/elfxx-x86.h	/^  bfd_boolean (*is_reloc_section) (const char *);$/;"	m	struct:elf_x86_link_hash_table
is_reloc_sym_weak	bfd/elf32-xtensa.c	/^is_reloc_sym_weak (bfd *abfd, Elf_Internal_Rela *rel)$/;"	f	file:
is_relocatable_executable	bfd/elf-bfd.h	/^  bfd_boolean is_relocatable_executable;$/;"	m	struct:elf_link_hash_table
is_relocate	sim/ppc/vm.c	/^  int is_relocate;$/;"	m	struct:_om_map	file:
is_removable_literal	bfd/elf32-xtensa.c	/^is_removable_literal (const source_reloc *rel,$/;"	f
is_reserved_address	sim/rx/mem.c	/^is_reserved_address (unsigned int address)$/;"	f	file:
is_resolvable_asm_expansion	bfd/elf32-xtensa.c	/^is_resolvable_asm_expansion (bfd *abfd,$/;"	f
is_reversible	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^      typedef std::true_type    is_reversible;$/;"	t	struct:__gnu_test::traits	file:
is_ri	gdb/s390-tdep.c	/^is_ri (bfd_byte *insn, int op1, int op2, unsigned int *r1, int *i2)$/;"	f	file:
is_ri10	gdb/spu-tdep.c	/^is_ri10 (unsigned int insn, int op, int *rt, int *ra, int *i10)$/;"	f	file:
is_ri16	gdb/spu-tdep.c	/^is_ri16 (unsigned int insn, int op, int *rt, int *i16)$/;"	f	file:
is_ri18	gdb/spu-tdep.c	/^is_ri18 (unsigned int insn, int op, int *rt, int *i18)$/;"	f	file:
is_ri7	gdb/spu-tdep.c	/^is_ri7 (unsigned int insn, int op, int *rt, int *ra, int *i7)$/;"	f	file:
is_ril	gdb/s390-tdep.c	/^is_ril (bfd_byte *insn, int op1, int op2,$/;"	f	file:
is_riscv_elf	bfd/elfnn-riscv.c	96;"	d	file:
is_root_p	gdb/varobj.c	/^is_root_p (const struct varobj *var)$/;"	f	file:
is_rr	gdb/s390-tdep.c	/^is_rr (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)$/;"	f	file:
is_rr	gdb/spu-tdep.c	/^is_rr (unsigned int insn, int op, int *rt, int *ra, int *rb)$/;"	f	file:
is_rre	gdb/s390-tdep.c	/^is_rre (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)$/;"	f	file:
is_rrr	gdb/spu-tdep.c	/^is_rrr (unsigned int insn, int op, int *rt, int *ra, int *rb, int *rc)$/;"	f	file:
is_rs	gdb/s390-tdep.c	/^is_rs (bfd_byte *insn, int op,$/;"	f	file:
is_rsy	gdb/s390-tdep.c	/^is_rsy (bfd_byte *insn, int op1, int op2,$/;"	f	file:
is_running	gdb/thread.c	/^is_running (ptid_t ptid)$/;"	f
is_rx	gdb/s390-tdep.c	/^is_rx (bfd_byte *insn, int op,$/;"	f	file:
is_rxy	gdb/s390-tdep.c	/^is_rxy (bfd_byte *insn, int op1, int op2,$/;"	f	file:
is_s390_elf	bfd/elf32-s390.c	719;"	d	file:
is_s390_elf	bfd/elf64-s390.c	636;"	d	file:
is_scalar_type	gdb/gdbtypes.c	/^is_scalar_type (struct type *type)$/;"	f
is_scalar_type	gdb/python/lib/gdb/command/explore.py	/^    def is_scalar_type(type):$/;"	m	class:Explorer
is_scalar_type_recursive	gdb/gdbtypes.c	/^is_scalar_type_recursive (struct type *t)$/;"	f
is_scd_ins	gdb/arch/loongarch-insn.h	312;"	d
is_scheme_bkpt	gdb/guile/scm-breakpoint.c	/^  int is_scheme_bkpt;$/;"	m	struct:gdbscm_breakpoint_object	file:
is_scw_ins	gdb/arch/loongarch-insn.h	311;"	d
is_sda_access_insn	bfd/elf32-nds32.c	/^is_sda_access_insn (unsigned long insn)$/;"	f	file:
is_sh_elf	bfd/elf32-sh.c	2151;"	d	file:
is_signal_frame_name	gdb/ia64-libunwind-tdep.c	/^static char *is_signal_frame_name = STRINGIFY(UNW_OBJ(is_signal_frame));$/;"	v	file:
is_signed	include/opcode/tilegx.h	/^  unsigned int is_signed : 1;$/;"	m	struct:tilegx_operand
is_signed	include/opcode/tilepro.h	/^  unsigned int is_signed : 1;$/;"	m	struct:tilepro_operand
is_signed	opcodes/loongarch-coder.c	/^is_signed (const char *c_str)$/;"	f
is_signed	sim/frv/profile.c	/^  int is_signed;$/;"	m	struct:__anon245	file:
is_slash	sim/ppc/ld-insn.h	/^  int is_slash;$/;"	m	struct:_insn_field
is_solaris	bfd/elfxx-x86.h	/^  is_solaris,$/;"	e	enum:elf_x86_target_os
is_sparc_elf	bfd/elfxx-sparc.c	734;"	d	file:
is_special_char	readline/examples/rlfe/rlfe.c	/^is_special_char(int ch)$/;"	f	file:
is_speculative	gdb/disasm.h	/^  unsigned int is_speculative:1;$/;"	m	struct:disasm_insn
is_src_reg	include/opcode/tilegx.h	/^  unsigned int is_src_reg : 1;$/;"	m	struct:tilegx_operand
is_src_reg	include/opcode/tilepro.h	/^  unsigned int is_src_reg : 1;$/;"	m	struct:tilepro_operand
is_static_defined	bfd/elf32-ppc.c	/^is_static_defined (struct elf_link_hash_entry *h)$/;"	f	file:
is_static_defined	bfd/elf64-ppc.c	/^is_static_defined (struct elf_link_hash_entry *h)$/;"	f	file:
is_stb_ins	gdb/arch/loongarch-insn.h	305;"	d
is_std_ins	gdb/arch/loongarch-insn.h	308;"	d
is_steady	gdb/common/run-time-clock.h	/^  static constexpr bool is_steady = true;$/;"	m	struct:run_time_clock
is_steady	gdb/common/run-time-clock.h	/^  static constexpr bool is_steady = true;$/;"	m	struct:system_cpu_time_clock
is_steady	gdb/common/run-time-clock.h	/^  static constexpr bool is_steady = true;$/;"	m	struct:user_cpu_time_clock
is_stgt_ins	gdb/arch/loongarch-insn.h	328;"	d
is_sth_ins	gdb/arch/loongarch-insn.h	306;"	d
is_stle_ins	gdb/arch/loongarch-insn.h	329;"	d
is_stopped	gdb/thread.c	/^is_stopped (ptid_t ptid)$/;"	f
is_store_ins	gdb/arch/loongarch-insn.h	333;"	d
is_stptrd_ins	gdb/arch/loongarch-insn.h	310;"	d
is_stptrw_ins	gdb/arch/loongarch-insn.h	309;"	d
is_str_attr	bfd/dwarf2.c	/^is_str_attr (enum dwarf_form form)$/;"	f	file:
is_string	sim/ppc/ld-insn.h	/^  int is_string;$/;"	m	struct:_insn_field
is_stub	gdb/gdbtypes.h	/^  unsigned int is_stub:1;$/;"	m	struct:fn_field
is_stw_ins	gdb/arch/loongarch-insn.h	307;"	d
is_stxb_ins	gdb/arch/loongarch-insn.h	317;"	d
is_stxd_ins	gdb/arch/loongarch-insn.h	320;"	d
is_stxh_ins	gdb/arch/loongarch-insn.h	318;"	d
is_stxw_ins	gdb/arch/loongarch-insn.h	319;"	d
is_suffix	bfd/elf-strtab.c	/^is_suffix (const struct elf_strtab_hash_entry *A,$/;"	f	file:
is_suffix	bfd/merge.c	/^is_suffix (const struct sec_merge_hash_entry *A,$/;"	f	file:
is_suffix	gdb/ada-lang.c	/^is_suffix (const char *str, const char *suffix)$/;"	f	file:
is_sve_tdesc	gdb/gdbserver/linux-aarch64-low.c	/^is_sve_tdesc (void)$/;"	f	file:
is_sym	bfd/libcoff.h	/^ bfd_boolean is_sym;$/;"	m	struct:coff_ptr_struct
is_syscall_catchpoint_enabled	gdb/break-catch-syscall.c	/^is_syscall_catchpoint_enabled (struct breakpoint *bp)$/;"	f	file:
is_tail	bfd/elf32-spu.c	/^  unsigned int is_tail : 1;$/;"	m	struct:call_info	file:
is_target_filename	gdb/gdb_bfd.c	/^is_target_filename (const char *name)$/;"	f
is_terminal	opcodes/ia64-gen.c	/^  int is_terminal;$/;"	m	struct:completer_entry	file:
is_thick_pntr	gdb/ada-lang.c	/^is_thick_pntr (struct type *type)$/;"	f	file:
is_thin_archive	bfd/bfd-in2.h	/^  unsigned int is_thin_archive : 1;$/;"	m	struct:bfd
is_thin_pntr	gdb/ada-lang.c	/^is_thin_pntr (struct type *type)$/;"	f	file:
is_thread_state	gdb/thread.c	/^is_thread_state (ptid_t ptid, enum thread_state state)$/;"	f	file:
is_thumb	gdb/arch/arm-get-next-pcs.h	/^  int (*is_thumb) (struct arm_get_next_pcs *self);$/;"	m	struct:arm_get_next_pcs_ops
is_thumb	gdb/arm-tdep.h	/^  unsigned int is_thumb;$/;"	m	struct:arm_displaced_step_closure
is_thumb2_ldmdb	bfd/elf32-arm.c	/^is_thumb2_ldmdb (const insn32 insn)$/;"	f	file:
is_thumb2_ldmia	bfd/elf32-arm.c	/^is_thumb2_ldmia (const insn32 insn)$/;"	f	file:
is_thumb2_vldm	bfd/elf32-arm.c	/^is_thumb2_vldm (const insn32 insn)$/;"	f	file:
is_tic6x_elf	bfd/elf32-tic6x.c	133;"	d	file:
is_tic6x_elf_unwind_section_name	bfd/elf32-tic6x.c	/^is_tic6x_elf_unwind_section_name (const char *name)$/;"	f	file:
is_tilegx_elf	bfd/elfxx-tilegx.c	815;"	d	file:
is_tilepro_elf	bfd/elf32-tilepro.c	715;"	d	file:
is_tls	gdb/compile/compile-loc2c.c	/^  unsigned int is_tls : 1;$/;"	m	struct:insn_info	file:
is_tracepoint	gdb/breakpoint.c	/^is_tracepoint (const struct breakpoint *b)$/;"	f
is_tracepoint_type	gdb/breakpoint.c	/^is_tracepoint_type (bptype type)$/;"	f	file:
is_tspecific	include/som/internal.h	/^  unsigned int is_tspecific : 1;$/;"	m	struct:som_space_dictionary_record
is_tspecific	include/som/internal.h	/^  unsigned int is_tspecific : 1;$/;"	m	struct:som_subspace_dictionary_record
is_type_conversion_operator	gdb/c-typeprint.c	/^is_type_conversion_operator (struct type *type, int i, int j)$/;"	f	file:
is_type_tag_for_partial	gdb/dwarf2read.c	/^is_type_tag_for_partial (int tag)$/;"	f	file:
is_unchecked_variant	gdb/ada-lang.c	/^is_unchecked_variant (struct type *var_type, struct type *outer_type)$/;"	f	file:
is_unique_ancestor	gdb/gdbtypes.c	/^is_unique_ancestor (struct type *base, struct value *val)$/;"	f
is_unique_ancestor_worker	gdb/gdbtypes.c	/^is_unique_ancestor_worker (struct type *base, struct type *dclass,$/;"	f	file:
is_unlimited_literal	gdb/cli/cli-setshow.c	/^is_unlimited_literal (const char *arg)$/;"	f	file:
is_unsigned	opcodes/loongarch-coder.c	/^is_unsigned (const char *c_str)$/;"	f
is_unwind_section_name	bfd/elf64-ia64-vms.c	/^is_unwind_section_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)$/;"	f	file:
is_unwind_section_name	bfd/elfnn-ia64.c	/^is_unwind_section_name (bfd *abfd, const char *name)$/;"	f	file:
is_user	include/xtensa-isa-internal.h	/^  int is_user;				\/* Non-zero if a "user register".  *\/$/;"	m	struct:xtensa_sysreg_internal_struct
is_v4	sim/arm/armdefs.h	/^  unsigned is_v4;		\/* Are we emulating a v4 architecture (or higher) ?  *\/$/;"	m	struct:ARMul_State
is_v5	sim/arm/armdefs.h	/^  unsigned is_v5;		\/* Are we emulating a v5 architecture ?  *\/$/;"	m	struct:ARMul_State
is_v5e	sim/arm/armdefs.h	/^  unsigned is_v5e;		\/* Are we emulating a v5e architecture ?  *\/$/;"	m	struct:ARMul_State
is_v6	sim/arm/armdefs.h	/^  unsigned is_v6;		\/* Are we emulating a v6 architecture ?  *\/$/;"	m	struct:ARMul_State
is_valid	gdb/varobj.c	/^  bool is_valid = true;$/;"	m	struct:varobj_root	file:
is_valid	include/floatformat.h	/^  int (*is_valid) (const struct floatformat *fmt, const void *from);$/;"	m	struct:floatformat
is_valid	sim/ppc/vm.c	/^  int is_valid;$/;"	m	struct:_om_segment_tlb_entry	file:
is_valid_name_for_wild_match	gdb/ada-lang.c	/^is_valid_name_for_wild_match (const char *name0)$/;"	f	file:
is_virtual	gdb/dwarf2read.h	/^  char is_virtual;$/;"	m	struct:dwarf2_section_info
is_visible	gdb/tui/tui-data.h	/^  int is_visible;	    \/* Whether the window is visible or not.  *\/$/;"	m	struct:tui_gen_win_info
is_vma_in_section	bfd/peXXigen.c	/^is_vma_in_section (bfd *abfd ATTRIBUTE_UNUSED, asection *sect, void *obj)$/;"	f	file:
is_volatile	gdb/gdbtypes.h	/^  unsigned int is_volatile:1;$/;"	m	struct:fn_field
is_vtable_name	gdb/cp-abi.c	/^is_vtable_name (const char *name)$/;"	f
is_vtable_name	gdb/cp-abi.h	/^  int (*is_vtable_name) (const char *name);$/;"	m	struct:cp_abi_ops
is_vtable_name	gdb/dwarf2read.c	/^is_vtable_name (const char *name, struct dwarf2_cu *cu)$/;"	f	file:
is_vxworks	bfd/elf32-ppc.c	/^  unsigned int is_vxworks:1;$/;"	m	struct:ppc_elf_link_hash_table	file:
is_vxworks	bfd/elfxx-mips.c	/^  bfd_boolean is_vxworks;$/;"	m	struct:mips_elf_link_hash_table	file:
is_vxworks	bfd/elfxx-sparc.h	/^  int is_vxworks;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
is_vxworks	bfd/elfxx-x86.h	/^  is_vxworks,$/;"	e	enum:elf_x86_target_os
is_watchpoint	gdb/breakpoint.c	/^is_watchpoint (const struct breakpoint *bpt)$/;"	f
is_watchpoint	gdb/nat/aarch64-linux-hw-point.c	/^  int is_watchpoint;$/;"	m	struct:aarch64_dr_update_callback_param	file:
is_weakalias	bfd/elf-bfd.h	/^  unsigned int is_weakalias : 1;$/;"	m	struct:elf_link_hash_entry
is_windowed_call_opcode	bfd/elf32-xtensa.c	/^is_windowed_call_opcode (xtensa_opcode opcode)$/;"	f	file:
is_within	sim/common/sim-events.c	/^  int is_within; \/* 0\/1 *\/$/;"	m	struct:_sim_event	file:
is_within	sim/common/sim-watch.h	/^  int is_within;$/;"	m	struct:_sim_watch_point
is_write	sim/ppc/hw_ide.c	/^  is_write,$/;"	e	enum:_io_direction	file:
is_x86_elf	bfd/elfxx-x86.h	610;"	d
is_xtensa_elf	bfd/elf32-xtensa.c	609;"	d	file:
isa	gdb/msp430-tdep.c	/^  int isa;$/;"	m	struct:gdbarch_tdep	file:
isa	gdb/objc-lang.c	/^  CORE_ADDR isa; $/;"	m	struct:objc_class	file:
isa	gdb/objc-lang.c	/^  CORE_ADDR isa;$/;"	m	struct:objc_object	file:
isa	opcodes/arc-dis.c	/^  const char *isa;$/;"	m	struct:cpu_type	file:
isa	opcodes/avr-dis.c	/^  int isa;$/;"	m	struct:avr_opcodes_s	file:
isa	opcodes/epiphany-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/fr30-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/frv-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/ip2k-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/iq2000-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/lm32-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/m32c-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/m32r-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/mep-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/mips-dis.c	/^  int isa;$/;"	m	struct:mips_arch_choice	file:
isa	opcodes/mt-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/or1k-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/xc16x-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	opcodes/xstormy16-dis.c	/^  CGEN_BITSET *isa;$/;"	m	struct:cpu_desc_list	file:
isa	sim/igen/gen.h	/^  insn_table *isa;$/;"	m	struct:_gen_list
isa	sim/igen/gen.h	/^  insn_table *isa;$/;"	m	struct:_gen_table
isa205	gdb/arch/ppc-linux-common.h	/^  bool isa205;$/;"	m	struct:ppc_linux_features
isa64	opcodes/i386-dis.c	/^static enum x86_64_isa isa64;$/;"	v	typeref:enum:x86_64_isa	file:
isa_attr	opcodes/epiphany-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/fr30-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/frv-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/ip2k-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/iq2000-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/lm32-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/m32c-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/m32r-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/mep-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/mt-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/or1k-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/xc16x-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	opcodes/xstormy16-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	sim/cris/cris-desc.h	/^typedef enum isa_attr {$/;"	g
isa_attr	sim/sh64/sh-desc.h	/^typedef enum isa_attr {$/;"	g
isa_ext	include/elf/mips.h	/^  unsigned char isa_ext[4];$/;"	m	struct:__anon1485
isa_ext	include/elf/mips.h	/^  unsigned long isa_ext;$/;"	m	struct:elf_internal_abiflags_v0
isa_level	include/elf/mips.h	/^  unsigned char isa_level;$/;"	m	struct:elf_internal_abiflags_v0
isa_level	include/elf/mips.h	/^  unsigned char isa_level[1];$/;"	m	struct:__anon1485
isa_max_insn_size	gdb/xtensa-tdep.h	/^  unsigned int isa_max_insn_size;	\/* Maximum instruction length.  *\/$/;"	m	struct:gdbarch_tdep
isa_mode	sim/mips/sim-main.h	/^  int isa_mode;$/;"	m	struct:sim_state
isa_rev	include/elf/mips.h	/^  unsigned char isa_rev;$/;"	m	struct:elf_internal_abiflags_v0
isa_rev	include/elf/mips.h	/^  unsigned char isa_rev[1];$/;"	m	struct:__anon1485
isa_table	include/opcode/cgen.h	/^  const CGEN_ISA *isa_table;$/;"	m	struct:cgen_cpu_desc
isa_type	bfd/elf32-msp430.c	/^isa_type (int isa)$/;"	f	file:
isa_use_density_instructions	gdb/xtensa-tdep.h	/^  unsigned int isa_use_density_instructions;$/;"	m	struct:gdbarch_tdep
isa_use_exceptions	gdb/xtensa-tdep.h	/^  unsigned int isa_use_exceptions;$/;"	m	struct:gdbarch_tdep
isa_use_ext_l32r	gdb/xtensa-tdep.h	/^  unsigned int isa_use_ext_l32r;$/;"	m	struct:gdbarch_tdep
isa_use_windowed_registers	gdb/xtensa-tdep.h	/^  unsigned int isa_use_windowed_registers;$/;"	m	struct:gdbarch_tdep
isa_variants	include/opcode/tic6x.h	/^  unsigned short isa_variants;$/;"	m	struct:__anon1318
isa_variants	include/opcode/tic6x.h	/^  unsigned short isa_variants;$/;"	m	struct:__anon1320
isalnum	include/safe-ctype.h	125;"	d
isalnum	include/safe-ctype.h	126;"	d
isalpha	include/safe-ctype.h	123;"	d
isalpha	include/safe-ctype.h	124;"	d
isas	include/opcode/cgen.h	/^  CGEN_BITSET *isas;$/;"	m	struct:cgen_cpu_desc
isatty	gdb/python/lib/gdb/__init__.py	/^    def isatty(self):$/;"	m	class:_GdbFile
isatty	gdb/ui-file.c	/^stdio_file::isatty ()$/;"	f	class:stdio_file
isatty	gdb/ui-file.c	/^tee_file::isatty ()$/;"	f	class:tee_file
isatty	gdb/ui-file.h	/^  virtual bool isatty ()$/;"	f	class:ui_file
isatty	include/gdb/callback.h	/^  int (*isatty) (host_callback *, int);$/;"	m	struct:host_callback_struct
isatty	readline/input.c	117;"	d	file:
isb	sim/aarch64/simulator.c	/^isb (sim_cpu *cpu)$/;"	f	file:
isblank	gdb/gnulib/import/fnmatch.c	89;"	d	file:
iscntrl	include/safe-ctype.h	127;"	d
iscntrl	include/safe-ctype.h	128;"	d
iscommand	bfd/doc/chew.c	/^iscommand (ptr, idx)$/;"	f	file:
isdigit	include/safe-ctype.h	129;"	d
isdigit	include/safe-ctype.h	130;"	d
isdoff	include/vms/eihd.h	/^  unsigned char isdoff[4];$/;"	m	struct:vms_eihd
isempty	gdb/contrib/cleanup_check.py	/^    def isempty(self):$/;"	m	class:MasterCleanup
isfinite	gdb/gnulib/import/math.in.h	2042;"	d
isfinite	gdb/gnulib/import/math.in.h	2043;"	d
isfinite	gdb/gnulib/import/math.in.h	2051;"	d
isgraph	include/safe-ctype.h	131;"	d
isgraph	include/safe-ctype.h	132;"	d
ishex	gdb/common/rsp-low.c	/^ishex (int ch, int *val)$/;"	f	file:
isinf	gdb/gnulib/import/math.in.h	2069;"	d
isinf	gdb/gnulib/import/math.in.h	2070;"	d
isinf	gdb/gnulib/import/math.in.h	2078;"	d
isinf	sim/ppc/dp-bit.c	/^isinf ( fp_number_type *  x)$/;"	f	file:
isinf	sim/ppc/dp-bit.c	278;"	d	file:
isinfd128	libdecnumber/decLibrary.c	/^isinfd128 (_Decimal128 arg)$/;"	f
isinfd32	libdecnumber/decLibrary.c	/^isinfd32 (_Decimal32 arg)$/;"	f
isinfd64	libdecnumber/decLibrary.c	/^isinfd64 (_Decimal64 arg)$/;"	f
isiz	opcodes/mcore-dis.c	/^static const unsigned isiz[] = { 2, 0, 1, 0 };$/;"	v	file:
isize	opcodes/nds32-asm.h	/^  int isize;$/;"	m	struct:nds32_opcode
isize	sim/arm/armemu.c	/^ARMword isize;$/;"	v
islockable	opcodes/i386-opc.h	/^  unsigned int islockable:1;$/;"	m	struct:i386_opcode_modifier
islower	include/safe-ctype.h	133;"	d
islower	include/safe-ctype.h	134;"	d
isnan	gdb/gnulib/import/math.in.h	2181;"	d
isnan	gdb/gnulib/import/math.in.h	2182;"	d
isnan	gdb/gnulib/import/math.in.h	2196;"	d
isnan	sim/ppc/dp-bit.c	/^isnan ( fp_number_type *  x)$/;"	f	file:
isnan	sim/ppc/dp-bit.c	277;"	d	file:
isnan	sim/sh/interp.c	82;"	d	file:
isnand	gdb/gnulib/import/isnand-nolibm.h	22;"	d
isnand	gdb/gnulib/import/isnand-nolibm.h	23;"	d
isnand	gdb/gnulib/import/isnand-nolibm.h	25;"	d
isnand	gdb/gnulib/import/isnand-nolibm.h	26;"	d
isnand	gdb/gnulib/import/isnand-nolibm.h	30;"	d
isnand	gdb/gnulib/import/isnand-nolibm.h	31;"	d
isnand	gdb/gnulib/import/math.in.h	2121;"	d
isnand	gdb/gnulib/import/math.in.h	2122;"	d
isnanf	gdb/gnulib/import/math.in.h	2098;"	d
isnanf	gdb/gnulib/import/math.in.h	2099;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	22;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	23;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	25;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	26;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	30;"	d
isnanl	gdb/gnulib/import/isnanl-nolibm.h	31;"	d
isnanl	gdb/gnulib/import/math.in.h	2142;"	d
isnanl	gdb/gnulib/import/math.in.h	2143;"	d
iso_8859_1_string	gdb/testsuite/gdb.base/charset.c	/^char iso_8859_1_string[NUM_CHARS];$/;"	v
isolate_tilde_prefix	readline/tilde.c	/^isolate_tilde_prefix (fname, lenp)$/;"	f	file:
isp	bfd/doc/chew.c	/^long *isp = &istack[0];$/;"	v
isp	include/opcode/cr16.h	/^  isp =  ispl, $/;"	e	enum:__anon1325
isp	include/opcode/crx.h	/^    isp,$/;"	e	enum:__anon1260
isp	sim/m32c/cpu.h	/^  sp, usp, isp, pc, flags,$/;"	e	enum:__anon535
isp	sim/rx/cpu.h	105;"	d
isph	include/opcode/cr16.h	/^  ispl, isph, uspl, usph,$/;"	e	enum:__anon1325
ispipe	include/gdb/callback.h	/^  short ispipe[MAX_CALLBACK_FDS];$/;"	m	struct:host_callback_struct
ispl	include/opcode/cr16.h	/^  ispl, isph, uspl, usph,$/;"	e	enum:__anon1325
isprefix	opcodes/i386-opc.h	/^  unsigned int isprefix:1;$/;"	m	struct:i386_opcode_modifier
isprint	include/safe-ctype.h	135;"	d
isprint	include/safe-ctype.h	136;"	d
ispunct	include/safe-ctype.h	137;"	d
ispunct	include/safe-ctype.h	138;"	d
isr	sim/bfin/dv-bfin_sic.c	/^      bu32 isr, iwr;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
isr	sim/mips/dv-tx3904irc.c	/^  unsigned_4 isr;$/;"	m	struct:tx3904irc	file:
isr0	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, isr1, isr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
isr0	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, isr1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
isr0	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, iwr0;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
isr1	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, isr1, isr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
isr1	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, isr1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
isr1	sim/bfin/dv-bfin_sic.c	/^      bu32 isr1, iwr1;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
isr2	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, isr1, isr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
isr_t	gdb/ser-go32.c	/^typedef void (*isr_t) (void);$/;"	t	file:
isrs	gdb/ser-go32.c	/^static isr_t isrs[NINTR] =$/;"	v	file:
iss	include/coff/sym.h	/^	long	iss;		\/* index into String Space of name *\/$/;"	m	struct:__anon1567
iss	include/coff/sym.h	/^	long	iss;		\/* index into string space (not used) *\/$/;"	m	union:__anon1571
issBase	include/coff/sym.h	/^	long	issBase;	\/* file's string space *\/$/;"	m	struct:fdr
issExtMax	include/coff/sym.h	/^	long	issExtMax;	\/* max index into external strings *\/$/;"	m	struct:__anon1566
issMax	include/coff/sym.h	/^	long	issMax;		\/* max index into local strings *\/$/;"	m	struct:__anon1566
issNil	include/coff/sym.h	244;"	d
issNil	include/coff/sym.h	409;"	d
issNull	include/coff/sym.h	245;"	d
issNull	include/coff/sym.h	410;"	d
issigned	opcodes/bfin-dis.c	/^  const char issigned;$/;"	m	struct:__anon27	file:
issigned	sim/bfin/bfin-sim.c	/^  const char issigned;$/;"	m	struct:__anon822	file:
isspace	include/safe-ctype.h	139;"	d
isspace	include/safe-ctype.h	140;"	d
isstring	opcodes/i386-opc.h	/^  unsigned int isstring:1;$/;"	m	struct:i386_opcode_modifier
issue	sim/common/sim-model.h	/^  unsigned char issue;$/;"	m	struct:__anon631
issue_count	sim/ppc/mon.c	/^  count_type issue_count[nr_itable_entries];$/;"	m	struct:_cpu_mon	file:
issued_multiple_gp_warning	bfd/libecoff.h	/^  bfd_boolean issued_multiple_gp_warning;$/;"	m	struct:ecoff_tdata
istack	bfd/doc/chew.c	/^long istack[STACK];$/;"	v
istr	opcodes/cr16-dis.c	/^    char *istr;$/;"	m	struct:__anon60	file:
isu_active_bit	sim/ppc/hw_opic.c	/^  isu_active_bit = 0x40000000,$/;"	e	enum:__anon913	file:
isu_block	sim/ppc/hw_opic.c	/^  opic_isu_block *isu_block;$/;"	m	struct:_hw_opic_device	file:
isu_level_triggered_bit	sim/ppc/hw_opic.c	/^  isu_level_triggered_bit = 0x00400000,$/;"	e	enum:__anon913	file:
isu_mask_bit	sim/ppc/hw_opic.c	/^  isu_mask_bit = 0x80000000,$/;"	e	enum:__anon913	file:
isu_multicast_bit	sim/ppc/hw_opic.c	/^  isu_multicast_bit = 0x20000000,$/;"	e	enum:__anon913	file:
isu_positive_polarity_bit	sim/ppc/hw_opic.c	/^  isu_positive_polarity_bit = 0x00800000,$/;"	e	enum:__anon913	file:
isu_priority_shift	sim/ppc/hw_opic.c	/^  isu_priority_shift = 16,$/;"	e	enum:__anon913	file:
isu_vector_bits	sim/ppc/hw_opic.c	/^  isu_vector_bits = 0x000000ff,$/;"	e	enum:__anon913	file:
isupper	include/safe-ctype.h	141;"	d
isupper	include/safe-ctype.h	142;"	d
isvoid_internal_fn	gdb/value.c	/^isvoid_internal_fn (struct gdbarch *gdbarch,$/;"	f	file:
iswhite	opcodes/z8kgen.c	39;"	d	file:
isxdigit	include/safe-ctype.h	143;"	d
isxdigit	include/safe-ctype.h	144;"	d
isxdigit	readline/chardefs.h	76;"	d
isym	bfd/elf-bfd.h	/^  Elf_Internal_Sym isym;$/;"	m	struct:elf_link_local_dynamic_entry
isym	bfd/elflink.c	/^      Elf_Internal_Sym *isym;$/;"	m	union:elf_symbol::__anon1014	file:
isym	bfd/mach-o.h	/^  unsigned long isym;$/;"	m	struct:bfd_mach_o_dylib_reference
isym	include/coff/sym.h	/^	long	isym;		\/* start of local symbol entries *\/$/;"	m	struct:pdr
isym	include/coff/sym.h	/^	long	isym;		\/* symbol table index (end of proc) *\/$/;"	m	union:__anon1571
isym	include/hp-symtab.h	/^  long	         isym;		\/* 0-based index in $LNTT$ of$/;"	m	struct:quick_source
isym	include/hp-symtab.h	/^  long             isym;       \/* first symbol for label (index)  *\/$/;"	m	struct:quick_paragraph
isym	include/hp-symtab.h	/^  long            isym;         \/* class symbol (tag)           *\/$/;"	m	struct:quick_class
isym	include/hp-symtab.h	/^  long           isym;		   \/* 0-based index of first$/;"	m	struct:quick_module
isym	include/hp-symtab.h	/^  long           isym;		\/* 0-based index of first symbol$/;"	m	struct:quick_procedure
isym	include/hp-symtab.h	/^  long         isym;		\/* class symbol             *\/$/;"	m	struct:quick_obj_ID
isymBase	include/coff/sym.h	/^	long	isymBase;	\/* beginning of symbols *\/$/;"	m	struct:fdr
isymMax	include/coff/sym.h	/^	long	isymMax;	\/* number of local symbols *\/$/;"	m	struct:__anon1566
isymNil	include/coff/sym.h	242;"	d
isymNil	include/coff/sym.h	407;"	d
isym_inln	include/hp-symtab.h	/^  long	 isym_inln;	\/* start on inline list for proc *\/$/;"	m	struct:quick_aux_procedure
isymbuf	bfd/elf32-epiphany.c	/^  Elf_Internal_Sym *   isymbuf;$/;"	m	struct:misc	file:
isymbuf	bfd/elf32-ip2k.c	/^  Elf_Internal_Sym *   isymbuf;$/;"	m	struct:misc	file:
iszero	sim/ppc/dp-bit.c	/^iszero ( fp_number_type *  x)$/;"	f	file:
it_1	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_1:$/;"	l
it_2	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_2:$/;"	l
it_3	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_3:$/;"	l
it_4	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_4:$/;"	l
it_5	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_5:$/;"	l
it_6	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_6:$/;"	l
it_7	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_7:$/;"	l
it_8	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_8:$/;"	l
it_breakpoints	gdb/testsuite/gdb.arch/thumb2-it.S	/^it_breakpoints:$/;"	l
it_is	sim/ppc/filter.c	/^it_is(const char *flag,$/;"	f
itable	sim/igen/igen.h	/^  igen_module itable;$/;"	m	struct:_igen_module_options
itable_c_insn	sim/igen/gen-itable.c	/^itable_c_insn (lf *file,$/;"	f	file:
itable_c_insn	sim/ppc/gen-itable.c	/^itable_c_insn(insn_table *entry,$/;"	f	file:
itable_h_insn	sim/igen/gen-itable.c	/^itable_h_insn (lf *file,$/;"	f	file:
itable_h_insn	sim/ppc/gen-itable.c	/^itable_h_insn(insn_table *entry,$/;"	f	file:
itable_info	sim/igen/gen-itable.c	/^itable_info;$/;"	t	typeref:struct:_itable_info	file:
itable_print_enum	sim/igen/gen-itable.c	/^itable_print_enum (lf *file, filter *set, char *name)$/;"	f	file:
itable_print_names	sim/igen/gen-itable.c	/^itable_print_names (lf *file, filter *set, char *name)$/;"	f	file:
itable_print_set	sim/igen/gen-itable.c	/^itable_print_set (lf *file, filter *set, filter *members)$/;"	f	file:
item	gdb/symtab.h	/^  struct linetable_entry item[1];$/;"	m	struct:linetable	typeref:struct:linetable::linetable_entry
item_children	gdb/osdata.c	/^const struct gdb_xml_element item_children[] = {$/;"	v	typeref:struct:gdb_xml_element
item_no	gdb/tui/tui-data.h	/^  int item_no;		\/* The register number, or data display$/;"	m	struct:tui_data_element
items	bfd/elf32-avr.c	/^    struct avr_property_record *items;$/;"	m	struct:avr_relax_info::__anon1159	typeref:struct:avr_relax_info::__anon1159::avr_property_record	file:
items	gdb/osdata.h	/^  std::vector<osdata_item> items;$/;"	m	struct:osdata
items	gdb/remote.c	/^  std::vector<thread_item> items;$/;"	m	struct:threads_listing_context	file:
iter	bfd/elf64-ppc.c	/^  unsigned int iter;$/;"	m	struct:ppc_branch_hash_entry	file:
iter	gdb/guile/scm-block.c	/^  struct block_iterator iter;$/;"	m	struct:__anon1884	typeref:struct:__anon1884::block_iterator	file:
iter	gdb/python/py-block.c	/^  struct block_iterator iter;$/;"	m	struct:__anon2084	typeref:struct:__anon2084::block_iterator	file:
iter	gdb/python/py-varobj.c	/^  PyObject *iter;$/;"	m	struct:py_varobj_iter	file:
iter_items	gdb/python/python-internal.h	/^enum gdbpy_iter_kind { iter_keys, iter_values, iter_items };$/;"	e	enum:gdbpy_iter_kind
iter_keys	gdb/python/python-internal.h	/^enum gdbpy_iter_kind { iter_keys, iter_values, iter_items };$/;"	e	enum:gdbpy_iter_kind
iter_match_first	gdb/dictionary.c	/^  struct symbol *(*iter_match_first) (const struct dictionary *dict,$/;"	m	struct:dict_vector	typeref:struct:dict_vector::iter_match_first	file:
iter_match_first_hashed	gdb/dictionary.c	/^iter_match_first_hashed (const struct dictionary *dict,$/;"	f	file:
iter_match_first_linear	gdb/dictionary.c	/^iter_match_first_linear (const struct dictionary *dict,$/;"	f	file:
iter_match_next	gdb/dictionary.c	/^  struct symbol *(*iter_match_next) (const lookup_name_info &name,$/;"	m	struct:dict_vector	typeref:struct:dict_vector::iter_match_next	file:
iter_match_next_hashed	gdb/dictionary.c	/^iter_match_next_hashed (const lookup_name_info &name,$/;"	f	file:
iter_match_next_linear	gdb/dictionary.c	/^iter_match_next_linear (const lookup_name_info &name,$/;"	f	file:
iter_str	gdb/testsuite/gdb.base/nested-subp2.c	/^iter_str (const char *str, void (*callback) (char c))$/;"	f
iter_tid	gdb/aix-thread.c	/^iter_tid (struct thread_info *thread, void *tidp)$/;"	f	file:
iter_values	gdb/python/python-internal.h	/^enum gdbpy_iter_kind { iter_keys, iter_values, iter_items };$/;"	e	enum:gdbpy_iter_kind
iterate	gdb/charset.c	/^wchar_iterator::iterate (enum wchar_iterate_result *out_result,$/;"	f	class:wchar_iterator
iterate_bbs	gdb/contrib/excheck.py	/^    def iterate_bbs(self, this_fun):$/;"	m	class:GdbExceptionChecker
iterate_demangle_function	libiberty/cplus-dem.c	/^iterate_demangle_function (struct work_stuff *work, const char **mangled,$/;"	f	file:
iterate_over_all_matching_symtabs	gdb/linespec.c	/^iterate_over_all_matching_symtabs$/;"	f	file:
iterate_over_block_arg_local_vars_cb	gdb/stack.h	/^typedef void (*iterate_over_block_arg_local_vars_cb) (const char *print_name,$/;"	t
iterate_over_block_arg_vars	gdb/stack.c	/^iterate_over_block_arg_vars (const struct block *b,$/;"	f
iterate_over_block_local_vars	gdb/stack.c	/^iterate_over_block_local_vars (const struct block *block,$/;"	f
iterate_over_block_locals	gdb/stack.c	/^iterate_over_block_locals (const struct block *b,$/;"	f	file:
iterate_over_bp_locations	gdb/breakpoint.c	/^iterate_over_bp_locations (walk_bp_location_callback callback)$/;"	f
iterate_over_breakpoints	gdb/breakpoint.c	/^iterate_over_breakpoints (int (*callback) (struct breakpoint *, void *),$/;"	f
iterate_over_file_blocks	gdb/linespec.c	/^iterate_over_file_blocks$/;"	f	file:
iterate_over_inferiors	gdb/inferior.c	/^iterate_over_inferiors (int (*callback) (struct inferior *, void *),$/;"	f
iterate_over_live_ada_tasks	gdb/ada-tasks.c	/^iterate_over_live_ada_tasks (ada_task_list_iterator_ftype *iterator)$/;"	f
iterate_over_lwps	gdb/gdbserver/linux-low.c	/^iterate_over_lwps (ptid_t filter,$/;"	f
iterate_over_lwps	gdb/linux-nat.c	/^iterate_over_lwps (ptid_t filter,$/;"	f
iterate_over_lwps_ftype	gdb/nat/linux-nat.h	/^typedef int (iterate_over_lwps_ftype) (struct lwp_info *lwp, void *arg);$/;"	t
iterate_over_mappings	gdb/procfs.c	/^iterate_over_mappings (procinfo *pi, find_memory_region_ftype child_func,$/;"	f	file:
iterate_over_minimal_symbols	gdb/minsyms.c	/^iterate_over_minimal_symbols$/;"	f
iterate_over_objfiles_in_search_order	gdb/gdbarch.c	/^  gdbarch_iterate_over_objfiles_in_search_order_ftype *iterate_over_objfiles_in_search_order;$/;"	m	struct:gdbarch	file:
iterate_over_objfiles_in_search_order_cb_ftype	gdb/gdbarch.h	/^typedef int (iterate_over_objfiles_in_search_order_cb_ftype)$/;"	t
iterate_over_regset_sections	gdb/gdbarch.c	/^  gdbarch_iterate_over_regset_sections_ftype *iterate_over_regset_sections;$/;"	m	struct:gdbarch	file:
iterate_over_regset_sections_cb	gdb/gdbarch.h	/^typedef void (iterate_over_regset_sections_cb)$/;"	t
iterate_over_related_breakpoints	gdb/breakpoint.c	/^iterate_over_related_breakpoints (struct breakpoint *b,$/;"	f	file:
iterate_over_some_symtabs	gdb/symtab.c	/^iterate_over_some_symtabs (const char *name,$/;"	f
iterate_over_symbols	gdb/symtab.c	/^iterate_over_symbols (const struct block *block,$/;"	f
iterate_over_symtabs	gdb/symtab.c	/^iterate_over_symtabs (const char *name,$/;"	f
iterate_over_threads	gdb/thread.c	/^iterate_over_threads (int (*callback) (struct thread_info *, void *),$/;"	f
iterations	gdb/testsuite/gdb.trace/signal.c	/^static int iterations = 3;$/;"	v	file:
iterative_hash	libiberty/hashtab.c	/^iterative_hash (const PTR k_in \/* the key *\/,$/;"	f
iterative_hash_object	include/hashtab.h	198;"	d
iterator	gdb/common/format.h	/^  typedef std::vector<format_piece>::iterator iterator;$/;"	t	class:format_pieces
iterator	gdb/unittests/basic_string_view/types/1.cc	/^  typedef String_view::iterator iterator;$/;"	t	struct:T	file:
iterator	gdb/utils.h	/^  typedef char **iterator;$/;"	t	class:gdb_argv
iterator->list	gdb/guile/lib/gdb/iterator.scm	/^(define-public (iterator->list iter)$/;"	f
iterator-filter	gdb/guile/lib/gdb/iterator.scm	/^(define-public (iterator-filter pred iter)$/;"	f
iterator-for-each	gdb/guile/lib/gdb/iterator.scm	/^(define-public (iterator-for-each proc iter)$/;"	f
iterator-map	gdb/guile/lib/gdb/iterator.scm	/^(define-public (iterator-map proc iter)$/;"	f
iterator-until	gdb/guile/lib/gdb/iterator.scm	/^(define-public (iterator-until pred iter)$/;"	f
iterator_first	gdb/dictionary.c	/^  struct symbol *(*iterator_first) (const struct dictionary *dict,$/;"	m	struct:dict_vector	typeref:struct:dict_vector::iterator_first	file:
iterator_first_hashed	gdb/dictionary.c	/^iterator_first_hashed (const struct dictionary *dict,$/;"	f	file:
iterator_first_linear	gdb/dictionary.c	/^iterator_first_linear (const struct dictionary *dict,$/;"	f	file:
iterator_functions	gdb/guile/scm-iterator.c	/^static const scheme_function iterator_functions[] =$/;"	v	file:
iterator_hashed_advance	gdb/dictionary.c	/^iterator_hashed_advance (struct dict_iterator *iterator)$/;"	f	file:
iterator_next	gdb/dictionary.c	/^  struct symbol *(*iterator_next) (struct dict_iterator *iterator);$/;"	m	struct:dict_vector	typeref:struct:dict_vector::iterator_next	file:
iterator_next_hashed	gdb/dictionary.c	/^iterator_next_hashed (struct dict_iterator *iterator)$/;"	f	file:
iterator_next_linear	gdb/dictionary.c	/^iterator_next_linear (struct dict_iterator *iterator)$/;"	f	file:
iterator_smob	gdb/guile/guile-internal.h	/^typedef struct _iterator_smob iterator_smob;$/;"	t	typeref:struct:_iterator_smob
iterator_smob_name	gdb/guile/scm-iterator.c	/^static const char iterator_smob_name[] = "gdb:iterator";$/;"	v	file:
iterator_smob_tag	gdb/guile/scm-iterator.c	/^static scm_t_bits iterator_smob_tag;$/;"	v	file:
iterm	bfd/mach-o.h	/^  unsigned short iterm;$/;"	m	struct:bfd_mach_o_dylib_module
iters	gdb/testsuite/gdb.trace/tspeed.c	/^int iters;$/;"	v
itest_command	sim/bfin/dv-bfin_mmu.c	/^  bu32 itest_command;$/;"	m	struct:bfin_mmu	file:
itest_data	sim/bfin/dv-bfin_mmu.c	/^  bu32 itest_data[2];$/;"	m	struct:bfin_mmu	file:
itime	gdb/testsuite/gdb.base/sigstep.c	/^struct itimerval itime;$/;"	v	typeref:struct:itimerval
itimer	gdb/testsuite/gdb.base/sigrepeat.c	/^static int itimer[2] = { ITIMER_REAL, ITIMER_VIRTUAL };$/;"	v	file:
itimer	gdb/testsuite/gdb.base/sigstep.c	/^} itimer = ITIMER_VIRTUAL;$/;"	v	typeref:enum:__anon1966
itimer_real	gdb/testsuite/gdb.base/sigstep.c	/^  itimer_real = ITIMER_REAL,$/;"	e	enum:__anon1966	file:
itimer_virtual	gdb/testsuite/gdb.base/sigstep.c	/^  itimer_virtual = ITIMER_VIRTUAL$/;"	e	enum:__anon1966	file:
itmr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 itmr;$/;"	m	struct:tx3904tmr	file:
itqMax	include/coff/sym.h	289;"	d
itqMax	include/coff/sym.h	411;"	d
itscm_get_iterator_arg_unsafe	gdb/guile/scm-iterator.c	/^itscm_get_iterator_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f
itscm_is_end_of_iteration	gdb/guile/scm-iterator.c	/^itscm_is_end_of_iteration (SCM obj)$/;"	f
itscm_is_iterator	gdb/guile/scm-iterator.c	/^itscm_is_iterator (SCM scm)$/;"	f
itscm_iterator_smob_name	gdb/guile/scm-iterator.c	/^itscm_iterator_smob_name (void)$/;"	f
itscm_iterator_smob_object	gdb/guile/scm-iterator.c	/^itscm_iterator_smob_object (iterator_smob *i_smob)$/;"	f
itscm_iterator_smob_progress	gdb/guile/scm-iterator.c	/^itscm_iterator_smob_progress (iterator_smob *i_smob)$/;"	f
itscm_make_iterator_smob	gdb/guile/scm-iterator.c	/^itscm_make_iterator_smob (SCM object, SCM progress, SCM next)$/;"	f	file:
itscm_print_iterator_smob	gdb/guile/scm-iterator.c	/^itscm_print_iterator_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
itscm_safe_call_next_x	gdb/guile/scm-iterator.c	/^itscm_safe_call_next_x (SCM iter, excp_matcher_func *ok_excps)$/;"	f
itscm_set_iterator_smob_progress_x	gdb/guile/scm-iterator.c	/^itscm_set_iterator_smob_progress_x (iterator_smob *i_smob, SCM progress)$/;"	f
itype	gdb/mips-tdep.c	/^  itype,			\/* 0  immediate 5,10 *\/$/;"	e	enum:mips16_inst_fmts	file:
itype	include/opcode/moxie.h	/^  unsigned      itype;$/;"	m	struct:moxie_opc_info_t
itype_immediate	gdb/mips-tdep.c	1469;"	d	file:
itype_op	gdb/mips-tdep.c	1466;"	d	file:
itype_rs	gdb/mips-tdep.c	1467;"	d	file:
itype_rt	gdb/mips-tdep.c	1468;"	d	file:
iu_carry	sim/mcore/interp.c	/^iu_carry (unsigned long a, unsigned long b, int cin)$/;"	f	file:
iucomperr	sim/erc32/erc32.c	/^iucomperr()$/;"	f	file:
iundefsym	bfd/mach-o.h	/^  unsigned long iundefsym;    \/* Index to undefined symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
iundefsym	include/mach-o/external.h	/^  unsigned char iundefsym[4];$/;"	m	struct:mach_o_dysymtab_command_external
ival1	gdb/testsuite/gdb.base/watchpoint.c	/^int ival1 = -1;$/;"	v
ival1	gdb/testsuite/gdb.base/watchpoints.c	/^int ival1 = -1;$/;"	v
ival1	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int ival1 = -1;$/;"	v
ival2	gdb/testsuite/gdb.base/watchpoint.c	/^int ival2 = -1;$/;"	v
ival2	gdb/testsuite/gdb.base/watchpoints.c	/^int ival2 = -1;$/;"	v
ival2	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int ival2 = -1;$/;"	v
ival3	gdb/testsuite/gdb.base/watchpoint.c	/^int ival3 = -1;$/;"	v
ival3	gdb/testsuite/gdb.base/watchpoints.c	/^int ival3 = -1;$/;"	v
ival3	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int ival3 = -1;$/;"	v
ival4	gdb/testsuite/gdb.base/watchpoint.c	/^int ival4 = -1;$/;"	v
ival4	gdb/testsuite/gdb.base/watchpoints.c	/^int ival4 = -1;$/;"	v
ival4	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int ival4 = -1;$/;"	v
ival5	gdb/testsuite/gdb.base/watchpoint.c	/^int ival5 = -1;$/;"	v
ival5	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int ival5 = -1;$/;"	v
ivalue	gdb/symtab.h	/^    LONGEST ivalue;$/;"	m	union:general_symbol_info::__anon1835
ivar	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer :: ivar$/;"	k	type:four
ivar	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer :: ivar$/;"	k	type:three
ivars	gdb/objc-lang.c	/^  CORE_ADDR ivars;$/;"	m	struct:objc_class	file:
ivla	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer, allocatable :: ivla /;"	k	type:four
ivla	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer, allocatable :: ivla /;"	k	type:one
ivla	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer, allocatable :: ivla /;"	k	type:three
ivla1	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer, allocatable :: ivla1 /;"	k	type:two
ivla2	gdb/testsuite/gdb.fortran/vla-type.f90	/^    integer, allocatable :: ivla2 /;"	k	type:two
iw0	opcodes/bfin-dis.c	/^  TIword iw0;$/;"	m	struct:private	file:
iw_F1I5_type	include/opcode/nios2.h	/^  iw_F1I5_type,$/;"	e	enum:iw_format_type
iw_F1X1_type	include/opcode/nios2.h	/^  iw_F1X1_type,$/;"	e	enum:iw_format_type
iw_F1X4I12_type	include/opcode/nios2.h	/^  iw_F1X4I12_type,$/;"	e	enum:iw_format_type
iw_F1X4L17_type	include/opcode/nios2.h	/^  iw_F1X4L17_type,$/;"	e	enum:iw_format_type
iw_F2I16_type	include/opcode/nios2.h	/^  iw_F2I16_type,$/;"	e	enum:iw_format_type
iw_F2X4I12_type	include/opcode/nios2.h	/^  iw_F2X4I12_type,$/;"	e	enum:iw_format_type
iw_F2X6L10_type	include/opcode/nios2.h	/^  iw_F2X6L10_type,$/;"	e	enum:iw_format_type
iw_F2_type	include/opcode/nios2.h	/^  iw_F2_type$/;"	e	enum:iw_format_type
iw_F3X6L5_type	include/opcode/nios2.h	/^  iw_F3X6L5_type,$/;"	e	enum:iw_format_type
iw_F3X6_type	include/opcode/nios2.h	/^  iw_F3X6_type,$/;"	e	enum:iw_format_type
iw_F3X8_type	include/opcode/nios2.h	/^  iw_F3X8_type,$/;"	e	enum:iw_format_type
iw_I10_type	include/opcode/nios2.h	/^  iw_I10_type,$/;"	e	enum:iw_format_type
iw_L26_type	include/opcode/nios2.h	/^  iw_L26_type,$/;"	e	enum:iw_format_type
iw_L5I4X1_type	include/opcode/nios2.h	/^  iw_L5I4X1_type,$/;"	e	enum:iw_format_type
iw_T1I7_type	include/opcode/nios2.h	/^  iw_T1I7_type,$/;"	e	enum:iw_format_type
iw_T1X1I6_type	include/opcode/nios2.h	/^  iw_T1X1I6_type,$/;"	e	enum:iw_format_type
iw_T2I4_type	include/opcode/nios2.h	/^  iw_T2I4_type,$/;"	e	enum:iw_format_type
iw_T2X1I3_type	include/opcode/nios2.h	/^  iw_T2X1I3_type,$/;"	e	enum:iw_format_type
iw_T2X1L3_type	include/opcode/nios2.h	/^  iw_T2X1L3_type,$/;"	e	enum:iw_format_type
iw_T2X3_type	include/opcode/nios2.h	/^  iw_T2X3_type,$/;"	e	enum:iw_format_type
iw_T3X1_type	include/opcode/nios2.h	/^  iw_T3X1_type,$/;"	e	enum:iw_format_type
iw_X1I7_type	include/opcode/nios2.h	/^  iw_X1I7_type,$/;"	e	enum:iw_format_type
iw_X2L5_type	include/opcode/nios2.h	/^  iw_X2L5_type,$/;"	e	enum:iw_format_type
iw_custom_type	include/opcode/nios2.h	/^  iw_custom_type,$/;"	e	enum:iw_format_type
iw_format_type	include/opcode/nios2.h	/^enum iw_format_type {$/;"	g
iw_i_type	include/opcode/nios2.h	/^  iw_i_type,$/;"	e	enum:iw_format_type
iw_j_type	include/opcode/nios2.h	/^  iw_j_type,$/;"	e	enum:iw_format_type
iw_r_type	include/opcode/nios2.h	/^  iw_r_type,$/;"	e	enum:iw_format_type
iwmmxt_cregnames	opcodes/arm-dis.c	/^static const char *const iwmmxt_cregnames[] =$/;"	v	file:
iwmmxt_regnames	opcodes/arm-dis.c	/^static const char *const iwmmxt_regnames[] =$/;"	v	file:
iwmmxt_wwnames	opcodes/arm-dis.c	/^static const char *const iwmmxt_wwnames[] =$/;"	v	file:
iwmmxt_wwssnames	opcodes/arm-dis.c	/^static const char *const iwmmxt_wwssnames[] =$/;"	v	file:
iwr	sim/bfin/dv-bfin_sic.c	/^      bu32 isr, iwr;$/;"	m	struct:bfin_sic::__anon823::__anon825	file:
iwr0	sim/bfin/dv-bfin_sic.c	/^      bu32 isr0, iwr0;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iwr0	sim/bfin/dv-bfin_sic.c	/^      bu32 iwr0, iwr1, iwr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iwr0	sim/bfin/dv-bfin_sic.c	/^      bu32 iwr0, iwr1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iwr1	sim/bfin/dv-bfin_sic.c	/^      bu32 isr1, iwr1;$/;"	m	struct:bfin_sic::__anon823::__anon824	file:
iwr1	sim/bfin/dv-bfin_sic.c	/^      bu32 iwr0, iwr1, iwr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
iwr1	sim/bfin/dv-bfin_sic.c	/^      bu32 iwr0, iwr1;$/;"	m	struct:bfin_sic::__anon823::__anon827	file:
iwr2	sim/bfin/dv-bfin_sic.c	/^      bu32 iwr0, iwr1, iwr2;$/;"	m	struct:bfin_sic::__anon823::__anon826	file:
ix	gdb/testsuite/gdb.fortran/common-block.f90	/^   INTEGER*4            ix$/;"	v	program:common_test
ix	sim/frv/profile.c	/^  int ix;$/;"	m	struct:__anon246	file:
ix	sim/m68hc11/sim-main.h	/^    unsigned short      ix;$/;"	m	struct:m6811_regs
ix_x	gdb/testsuite/gdb.fortran/common-block.f90	/^   INTEGER*4            ix_x$/;"	v	program:common_test
iy	gdb/testsuite/gdb.fortran/common-block.f90	/^   REAL*4               iy$/;"	v	program:common_test
iy	sim/m68hc11/sim-main.h	/^    unsigned short      iy;$/;"	m	struct:m6811_regs
iy_y	gdb/testsuite/gdb.fortran/common-block.f90	/^   REAL*4               iy_y$/;"	v	program:common_test
iz	gdb/testsuite/gdb.fortran/common-block.f90	/^   REAL*8               iz$/;"	v	program:common_test
iz_z	gdb/testsuite/gdb.fortran/common-block.f90	/^   REAL*8               iz_z$/;"	v	program:common_test
izstream	zlib/contrib/iostream2/zstream.h	/^        izstream() : m_fp(0) {}$/;"	f	class:izstream
izstream	zlib/contrib/iostream2/zstream.h	/^        izstream(FILE* fp) : m_fp(0) { open(fp); }$/;"	f	class:izstream
izstream	zlib/contrib/iostream2/zstream.h	/^        izstream(const char* name) : m_fp(0) { open(name); }$/;"	f	class:izstream
izstream	zlib/contrib/iostream2/zstream.h	/^class izstream$/;"	c
j	gdb/testsuite/gdb.base/gnu_vector.c	/^  int2 i, j;$/;"	m	struct:two_int2	file:
j	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	m	struct:f_1	file:
j	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	m	struct:f_2	file:
j	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	m	struct:f_3	file:
j	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	m	struct:f_4	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	m	struct:struct10	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
j	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
j	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int j;$/;"	m	class:J	file:
j	gdb/testsuite/gdb.cp/member-ptr.cc	/^  int  j;$/;"	m	class:A	file:
j	gdb/testsuite/gdb.cp/nsdecl.cc	/^int j;$/;"	v
j	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct A { int i; int j; };$/;"	m	struct:A	file:
j	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct B { int i : 12; int j : 12; int : 4; };$/;"	m	struct:B	file:
j	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct C { int i; int j; int q; };$/;"	m	struct:C	file:
j	gdb/testsuite/gdb.fortran/vla-type.f90	/^  integer                  :: i, j$/;"	v	program:vla_struct
j	gdb/testsuite/gdb.go/integers.go	/^var j = 0$/;"	v
j	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^        char j;$/;"	m	union:Anonymous::__anon2036::__anon2037::__anon2040	file:
j	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^struct S { int i; int j; };$/;"	m	struct:S	file:
j	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^  unsigned char j;$/;"	m	struct:t	file:
j	sim/testsuite/sim/sh/add.s	/^j:	.long	2$/;"	l
j	sim/testsuite/sim/sh/and.s	/^j:	.long	0xaaaaaaaa$/;"	l
j_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_blink_end:$/;"	l
j_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_blink_start:$/;"	l
j_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_c_end:$/;"	l
j_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_c_start:$/;"	l
j_d_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_blink_end:$/;"	l
j_d_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_blink_start:$/;"	l
j_d_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_c_end:$/;"	l
j_d_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_c_start:$/;"	l
j_d_s12_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_s12_end:$/;"	l
j_d_s12_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_s12_start:$/;"	l
j_d_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_u6_end:$/;"	l
j_d_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_d_u6_start:$/;"	l
j_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor j_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
j_limm_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_limm_end:$/;"	l
j_limm_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_limm_start:$/;"	l
j_s12_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s12_end:$/;"	l
j_s12_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s12_start:$/;"	l
j_s_b_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_b_end:$/;"	l
j_s_b_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_b_start:$/;"	l
j_s_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_blink_end:$/;"	l
j_s_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_blink_start:$/;"	l
j_s_d_b_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_d_b_end:$/;"	l
j_s_d_b_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_d_b_start:$/;"	l
j_s_d_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_d_blink_end:$/;"	l
j_s_d_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_s_d_blink_start:$/;"	l
j_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_u6_end:$/;"	l
j_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    j_u6_start:$/;"	l
jal_insn_32_bd16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jal_insn_32_bd16 =$/;"	v	typeref:struct:opcode_descriptor	file:
jal_insn_32_bd32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jal_insn_32_bd32 =$/;"	v	typeref:struct:opcode_descriptor	file:
jal_reloc_p	bfd/elfxx-mips.c	/^jal_reloc_p (int r_type)$/;"	f	file:
jal_x_insn_32_bd32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jal_x_insn_32_bd32 =$/;"	v	typeref:struct:opcode_descriptor	file:
jalr_insn_16_bd16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jalr_insn_16_bd16 =$/;"	v	typeref:struct:opcode_descriptor	file:
jalr_insn_16_bd32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jalr_insn_16_bd32 =$/;"	v	typeref:struct:opcode_descriptor	file:
jalr_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jalr_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
jalxtype	gdb/mips-tdep.c	/^  jalxtype,			\/* 12  5,1,5,5,16 - a 32 bit instruction *\/$/;"	e	enum:mips16_inst_fmts	file:
java_demangle_v3	libiberty/cp-demangle.c	/^java_demangle_v3 (const char *mangled)$/;"	f
java_demangle_v3_callback	libiberty/cp-demangle.c	/^java_demangle_v3_callback (const char *mangled,$/;"	f
java_demangling	include/demangle.h	/^  java_demangling = DMGL_JAVA,$/;"	e	enum:demangling_styles
java_len	libiberty/cp-demangle.h	/^  int java_len;$/;"	m	struct:demangle_builtin_type_info
java_name	libiberty/cp-demangle.h	/^  const char *java_name;$/;"	m	struct:demangle_builtin_type_info
jb_elt_size	gdb/aarch64-tdep.h	/^  size_t jb_elt_size;$/;"	m	struct:gdbarch_tdep
jb_elt_size	gdb/alpha-tdep.h	/^  size_t jb_elt_size;		\/* And the size of each entry in the buf.  *\/$/;"	m	struct:gdbarch_tdep
jb_elt_size	gdb/arm-tdep.h	/^  size_t jb_elt_size;		\/* And the size of each entry in the buf.  *\/$/;"	m	struct:gdbarch_tdep
jb_elt_size	gdb/m68k-tdep.h	/^  size_t jb_elt_size;$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/aarch64-tdep.h	/^  int jb_pc;$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/alpha-tdep.h	/^  int jb_pc;			\/* Offset to PC value in jump buffer.$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/arc-tdep.h	/^  int jb_pc;$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/arm-tdep.h	/^  int jb_pc;			\/* Offset to PC value in jump buffer.$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/m68k-tdep.h	/^  int jb_pc;$/;"	m	struct:gdbarch_tdep
jb_pc	gdb/nios2-tdep.h	/^  int jb_pc;$/;"	m	struct:gdbarch_tdep
jb_pc_offset	gdb/i386-tdep.h	/^  int jb_pc_offset;$/;"	m	struct:gdbarch_tdep
jb_pc_offset	gdb/sparc-tdep.h	/^  int jb_pc_offset;$/;"	m	struct:gdbarch_tdep
jcc_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_blink_end:$/;"	l
jcc_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_blink_start:$/;"	l
jcc_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_c_end:$/;"	l
jcc_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_c_start:$/;"	l
jcc_d_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_blink_end:$/;"	l
jcc_d_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_blink_start:$/;"	l
jcc_d_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_c_end:$/;"	l
jcc_d_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_c_start:$/;"	l
jcc_d_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_u6_end:$/;"	l
jcc_d_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_d_u6_start:$/;"	l
jcc_eq_s_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_eq_s_blink_end:$/;"	l
jcc_eq_s_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_eq_s_blink_start:$/;"	l
jcc_limm_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_limm_end:$/;"	l
jcc_limm_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_limm_start:$/;"	l
jcc_ne_s_blink_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_ne_s_blink_end:$/;"	l
jcc_ne_s_blink_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_ne_s_blink_start:$/;"	l
jcc_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_u6_end:$/;"	l
jcc_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jcc_u6_start:$/;"	l
jit_actions_t	gdb/jit.h	/^} jit_actions_t;$/;"	t	typeref:enum:__anon1707
jit_actions_t	gdb/testsuite/gdb.base/jit-main.c	/^} jit_actions_t;$/;"	t	typeref:enum:__anon2022	file:
jit_actions_t	gdb/testsuite/gdb.base/jit-protocol.h	/^} jit_actions_t;$/;"	t	typeref:enum:__anon2033
jit_bfd_try_read_symtab	gdb/jit.c	/^jit_bfd_try_read_symtab (struct jit_code_entry *code_entry,$/;"	f	file:
jit_block_open_impl	gdb/jit.c	/^jit_block_open_impl (struct gdb_symbol_callbacks *cb,$/;"	f	file:
jit_break_name	gdb/jit.c	/^static const char *const jit_break_name = "__jit_debug_register_code";$/;"	v	file:
jit_breakpoint	gdb/jit.c	/^  struct breakpoint *jit_breakpoint;$/;"	m	struct:jit_program_space_data	typeref:struct:jit_program_space_data::breakpoint	file:
jit_breakpoint_deleted	gdb/jit.c	/^jit_breakpoint_deleted (struct breakpoint *b)$/;"	f	file:
jit_breakpoint_re_set	gdb/jit.c	/^jit_breakpoint_re_set (void)$/;"	f
jit_breakpoint_re_set_internal	gdb/jit.c	/^jit_breakpoint_re_set_internal (struct gdbarch *gdbarch,$/;"	f	file:
jit_code_entry	gdb/jit.h	/^struct jit_code_entry$/;"	s
jit_code_entry	gdb/testsuite/gdb.base/jit-attach-pie.c	/^struct jit_code_entry$/;"	s	file:
jit_code_entry	gdb/testsuite/gdb.base/jit-main.c	/^struct jit_code_entry$/;"	s	file:
jit_code_entry	gdb/testsuite/gdb.base/jit-protocol.h	/^struct jit_code_entry$/;"	s
jit_code_entry	gdb/testsuite/gdb.base/jit-simple-jit.c	/^struct jit_code_entry$/;"	s	file:
jit_dbg_reader_data	gdb/jit.c	/^typedef CORE_ADDR jit_dbg_reader_data;$/;"	t	file:
jit_dealloc_cache	gdb/jit.c	/^jit_dealloc_cache (struct frame_info *this_frame, void *cache)$/;"	f	file:
jit_debug	gdb/jit.c	/^static unsigned int jit_debug = 0;$/;"	v	file:
jit_descriptor	gdb/jit.h	/^struct jit_descriptor$/;"	s
jit_descriptor	gdb/testsuite/gdb.base/jit-attach-pie.c	/^struct jit_descriptor$/;"	s	file:
jit_descriptor	gdb/testsuite/gdb.base/jit-main.c	/^struct jit_descriptor$/;"	s	file:
jit_descriptor	gdb/testsuite/gdb.base/jit-protocol.h	/^struct jit_descriptor$/;"	s
jit_descriptor	gdb/testsuite/gdb.base/jit-simple-jit.c	/^struct jit_descriptor$/;"	s	file:
jit_descriptor_name	gdb/jit.c	/^static const char *const jit_descriptor_name = "__jit_debug_descriptor";$/;"	v	file:
jit_event_handler	gdb/jit.c	/^jit_event_handler (struct gdbarch *gdbarch)$/;"	f
jit_find_objf_with_entry_addr	gdb/jit.c	/^jit_find_objf_with_entry_addr (CORE_ADDR entry_addr)$/;"	f	file:
jit_frame_prev_register	gdb/jit.c	/^jit_frame_prev_register (struct frame_info *this_frame, void **cache, int reg)$/;"	f	file:
jit_frame_sniffer	gdb/jit.c	/^jit_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
jit_frame_this_id	gdb/jit.c	/^jit_frame_this_id (struct frame_info *this_frame, void **cache,$/;"	f	file:
jit_frame_unwind	gdb/jit.c	/^static const struct frame_unwind jit_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
jit_function_00_code	gdb/testsuite/gdb.base/jithost.c	/^const unsigned char jit_function_00_code[] = {$/;"	v
jit_function_XXXX	gdb/testsuite/gdb.base/jit-solib.c	/^int jit_function_XXXX() { return 42; }$/;"	f
jit_function_t	gdb/testsuite/gdb.base/jithost.c	/^typedef void (jit_function_t) ();$/;"	t	file:
jit_gdbarch_data	gdb/jit.c	/^static struct gdbarch_data *jit_gdbarch_data;$/;"	v	typeref:struct:gdbarch_data	file:
jit_gdbarch_data_init	gdb/jit.c	/^jit_gdbarch_data_init (struct obstack *obstack)$/;"	f	file:
jit_gdbarch_data_type	gdb/jit.c	/^struct jit_gdbarch_data_type$/;"	s	file:
jit_inferior_created	gdb/jit.c	/^jit_inferior_created (struct target_ops *ops, int from_tty)$/;"	f	file:
jit_inferior_created_hook	gdb/jit.c	/^jit_inferior_created_hook (void)$/;"	f
jit_inferior_exit_hook	gdb/jit.c	/^jit_inferior_exit_hook (struct inferior *inf)$/;"	f	file:
jit_inferior_init	gdb/jit.c	/^jit_inferior_init (struct gdbarch *gdbarch)$/;"	f	file:
jit_object_close_impl	gdb/jit.c	/^jit_object_close_impl (struct gdb_symbol_callbacks *cb,$/;"	f	file:
jit_object_open_impl	gdb/jit.c	/^jit_object_open_impl (struct gdb_symbol_callbacks *cb)$/;"	f	file:
jit_objfile_data	gdb/jit.c	/^static const struct objfile_data *jit_objfile_data;$/;"	v	typeref:struct:objfile_data	file:
jit_objfile_data	gdb/jit.c	/^struct jit_objfile_data$/;"	s	file:
jit_prepend_unwinder	gdb/jit.c	/^jit_prepend_unwinder (struct gdbarch *gdbarch)$/;"	f	file:
jit_program_space_data	gdb/jit.c	/^static const struct program_space_data *jit_program_space_data = NULL;$/;"	v	typeref:struct:program_space_data	file:
jit_program_space_data	gdb/jit.c	/^struct jit_program_space_data$/;"	s	file:
jit_program_space_data_cleanup	gdb/jit.c	/^jit_program_space_data_cleanup (struct program_space *ps, void *arg)$/;"	f	file:
jit_read_code_entry	gdb/jit.c	/^jit_read_code_entry (struct gdbarch *gdbarch,$/;"	f	file:
jit_read_descriptor	gdb/jit.c	/^jit_read_descriptor (struct gdbarch *gdbarch,$/;"	f	file:
jit_reader	gdb/jit.c	/^  jit_reader (struct gdb_reader_funcs *f, gdb_dlhandle_up &&h)$/;"	f	struct:jit_reader
jit_reader	gdb/jit.c	/^struct jit_reader$/;"	s	file:
jit_reader_dir	gdb/jit.c	/^static const char *jit_reader_dir = NULL;$/;"	v	file:
jit_reader_load	gdb/jit.c	/^jit_reader_load (const char *file_name)$/;"	f	file:
jit_reader_load_command	gdb/jit.c	/^jit_reader_load_command (const char *args, int from_tty)$/;"	f	file:
jit_reader_try_read_symtab	gdb/jit.c	/^jit_reader_try_read_symtab (struct jit_code_entry *code_entry,$/;"	f	file:
jit_reader_unload_command	gdb/jit.c	/^jit_reader_unload_command (const char *args, int from_tty)$/;"	f	file:
jit_register_code	gdb/jit.c	/^jit_register_code (struct gdbarch *gdbarch,$/;"	f	file:
jit_symtab_close_impl	gdb/jit.c	/^jit_symtab_close_impl (struct gdb_symbol_callbacks *cb,$/;"	f	file:
jit_symtab_line_mapping_add_impl	gdb/jit.c	/^jit_symtab_line_mapping_add_impl (struct gdb_symbol_callbacks *cb,$/;"	f	file:
jit_symtab_open_impl	gdb/jit.c	/^jit_symtab_open_impl (struct gdb_symbol_callbacks *cb,$/;"	f	file:
jit_target_read_impl	gdb/jit.c	/^jit_target_read_impl (GDB_CORE_ADDR target_mem, void *gdb_buf, int len)$/;"	f	file:
jit_unregister_code	gdb/jit.c	/^jit_unregister_code (struct objfile *objfile)$/;"	f	file:
jit_unwind_private	gdb/jit.c	/^struct jit_unwind_private$/;"	s	file:
jit_unwind_reg_get_impl	gdb/jit.c	/^jit_unwind_reg_get_impl (struct gdb_unwind_callbacks *cb, int regnum)$/;"	f	file:
jit_unwind_reg_set_impl	gdb/jit.c	/^jit_unwind_reg_set_impl (struct gdb_unwind_callbacks *cb, int dwarf_regnum,$/;"	f	file:
jithost_abi	gdb/testsuite/gdb.base/jithost.h	/^struct jithost_abi$/;"	s
jj	gdb/testsuite/gdb.cp/member-ptr.cc	/^  int  jj;$/;"	m	class:A	file:
jkl	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  struct jkl$/;"	s	struct:asd	file:
jl_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_c_end:$/;"	l
jl_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_c_start:$/;"	l
jl_d_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_c_end:$/;"	l
jl_d_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_c_start:$/;"	l
jl_d_s12_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_s12_end:$/;"	l
jl_d_s12_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_s12_start:$/;"	l
jl_d_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_u6_end:$/;"	l
jl_d_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_d_u6_start:$/;"	l
jl_limm_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_limm_end:$/;"	l
jl_limm_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_limm_start:$/;"	l
jl_s12_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s12_end:$/;"	l
jl_s12_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s12_start:$/;"	l
jl_s_b_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s_b_end:$/;"	l
jl_s_b_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s_b_start:$/;"	l
jl_s_d_b_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s_d_b_end:$/;"	l
jl_s_d_b_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_s_d_b_start:$/;"	l
jl_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_u6_end:$/;"	l
jl_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jl_u6_start:$/;"	l
jlcc_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_c_end:$/;"	l
jlcc_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_c_start:$/;"	l
jlcc_d_c_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_d_c_end:$/;"	l
jlcc_d_c_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_d_c_start:$/;"	l
jlcc_d_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_d_u6_end:$/;"	l
jlcc_d_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_d_u6_start:$/;"	l
jlcc_limm_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_limm_end:$/;"	l
jlcc_limm_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_limm_start:$/;"	l
jlcc_u6_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_u6_end:$/;"	l
jlcc_u6_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jlcc_u6_start:$/;"	l
jli_s_u10_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jli_s_u10_end:$/;"	l
jli_s_u10_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    jli_s_u10_start:$/;"	l
jli_table	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^jli_table:$/;"	l
jli_target	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^jli_target:$/;"	l
jmp	gdb/testsuite/gdb.base/stale-infcall.c	/^static jmp_buf jmp;$/;"	v	file:
jmp	sim/h8300/writecode.c	/^jmp (p, a, s)$/;"	f	file:
jmp_24	sim/testsuite/sim/h8300/jmp.s	/^jmp_24:$/;"	l
jmp_32	sim/testsuite/sim/h8300/jmp.s	/^jmp_32:$/;"	l
jmp_7	sim/testsuite/sim/h8300/jmp.s	/^jmp_7:				; vector jump$/;"	l
jmp_8	sim/testsuite/sim/h8300/jmp.s	/^jmp_8:$/;"	l
jmp_reg	sim/testsuite/sim/h8300/jmp.s	/^jmp_reg:$/;"	l
jmpbuf	sim/common/sim-engine.h	/^  void *jmpbuf;$/;"	m	struct:_sim_engine
jmpltime	sim/erc32/sis.h	/^    int             jmpltime;$/;"	m	struct:pstate
jmptbl	include/coff/sym.h	/^	unsigned jmptbl:1;	\/* symbol is a jump table entry for shlibs *\/$/;"	m	struct:ecoff_extr
job_control	gdb/common/job-control.c	/^int job_control;$/;"	v
join	gdb/gdbserver/target.h	/^  void (*join) (int pid);$/;"	m	struct:target_ops
join_inferior	gdb/gdbserver/target.h	532;"	d
joinable_attr	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^pthread_attr_t joinable_attr;$/;"	v
joinable_fn	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^joinable_fn (void *arg)$/;"	f
jp	sim/testsuite/sim/bfin/s2.s	/^jp:$/;"	l
jp_cc_nn	opcodes/z80-dis.c	/^jp_cc_nn (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
jr_cc	opcodes/z80-dis.c	/^jr_cc (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
jr_insn_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor jr_insn_16 =$/;"	v	typeref:struct:opcode_descriptor	file:
jsr	sim/h8300/writecode.c	/^jsr (p, a, s)$/;"	f	file:
jtab	bfd/peicode.h	/^static jump_table jtab[] =$/;"	v
jtab	sim/testsuite/sim/bfin/s2.s	/^jtab:$/;"	l
jtype_op	gdb/mips-tdep.c	1471;"	d	file:
jtype_target	gdb/mips-tdep.c	1472;"	d	file:
jump	libiberty/regex.c	/^  jump,$/;"	e	enum:__anon1180	file:
jump	opcodes/i386-opc.h	/^  unsigned int jump:1;$/;"	m	struct:i386_opcode_modifier
jump_command	gdb/infcmd.c	/^jump_command (const char *arg, int from_tty)$/;"	f	file:
jump_in_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^jump_in_prologue:$/;"	l
jump_insn	gdb/gdbserver/linux-x86-low.c	/^static unsigned char jump_insn[] = { 0xe9, 0, 0, 0, 0 };$/;"	v	file:
jump_n	libiberty/regex.c	/^  jump_n,$/;"	e	enum:__anon1180	file:
jump_pad	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR jump_pad;$/;"	m	struct:tracepoint	file:
jump_pad_end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR jump_pad_end;$/;"	m	struct:tracepoint	file:
jump_past_alt	libiberty/regex.c	/^  jump_past_alt,$/;"	e	enum:__anon1180	file:
jump_table	bfd/peicode.h	/^jump_table;$/;"	t	typeref:struct:__anon1009
jumpabsolute	opcodes/i386-opc.h	/^      unsigned int jumpabsolute:1;$/;"	m	struct:i386_operand_type::__anon69
jumpbyte	opcodes/i386-opc.h	/^  unsigned int jumpbyte:1;$/;"	m	struct:i386_opcode_modifier
jumpdword	opcodes/i386-opc.h	/^  unsigned int jumpdword:1;$/;"	m	struct:i386_opcode_modifier
jumper	gdb/testsuite/gdb.base/watchpoint-cond-gone-stripped.c	/^jumper (void (*jumpto) (void))$/;"	f
jumpintersegment	opcodes/i386-opc.h	/^  unsigned int jumpintersegment:1;$/;"	m	struct:i386_opcode_modifier
jumpsrc_stall_count	sim/cris/cris-sim.h	/^  unsigned64 jumpsrc_stall_count;$/;"	m	struct:__anon737
jumptarget_stall_count	sim/cris/cris-sim.h	/^  unsigned64 jumptarget_stall_count;$/;"	m	struct:__anon737
just_identifiers_for_type	gdb/rust-exp.y	/^just_identifiers_for_type:$/;"	l
just_int2	gdb/testsuite/gdb.base/gnu_vector.c	/^struct just_int2$/;"	s	file:
just_loop	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^just_loop (void *arg)$/;"	f	file:
just_loop	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^just_loop (void *arg)$/;"	f	file:
just_read_cus	gdb/dwarf2read.h	/^  std::vector<dwarf2_per_cu_data *> just_read_cus;$/;"	m	struct:dwarf2_per_objfile
justchildren	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct justchildren$/;"	s	file:
justchildren	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct justchildren$/;"	s	file:
justified	include/hp-symtab.h	/^  unsigned int justified:	1;$/;"	m	struct:dntt_type_array
jv	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int jv;$/;"	m	class:JV	file:
jva1	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int jva1;$/;"	m	class:JVA1	file:
jva1v	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int jva1v;$/;"	m	class:JVA1V	file:
jva2	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int jva2;$/;"	m	class:JVA2	file:
jx	gdb/testsuite/gdb.cp/nsusing.cc	/^  int jx = 44;$/;"	m	namespace:J	file:
k	gdb/prologue-value.h	/^  CORE_ADDR k;$/;"	m	struct:prologue_value
k	gdb/testsuite/gdb.base/dprintf-pending.c	/^int k = 0;$/;"	v
k	gdb/testsuite/gdb.base/pending.c	/^int k = 0;$/;"	v
k	gdb/testsuite/gdb.base/pointers.c	/^typedef long k[5];$/;"	t	file:
k	gdb/testsuite/gdb.base/store.c	/^struct f_1 {unsigned i:1;unsigned j:1;unsigned k:1; } f_1 = {1,1,1}, F_1;$/;"	m	struct:f_1	file:
k	gdb/testsuite/gdb.base/store.c	/^struct f_2 {unsigned i:2;unsigned j:2;unsigned k:2; } f_2 = {1,1,1}, F_2;$/;"	m	struct:f_2	file:
k	gdb/testsuite/gdb.base/store.c	/^struct f_3 {unsigned i:3;unsigned j:3;unsigned k:3; } f_3 = {1,1,1}, F_3;$/;"	m	struct:f_3	file:
k	gdb/testsuite/gdb.base/store.c	/^struct f_4 {unsigned i:4;unsigned j:4;unsigned k:4; } f_4 = {1,1,1}, F_4;$/;"	m	struct:f_4	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	m	struct:struct11	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
k	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
k	gdb/testsuite/gdb.base/unload.c	/^int k = 0;$/;"	v
k	gdb/testsuite/gdb.cp/dispcxx.cc	/^  int k;$/;"	m	struct:K	file:
k	gdb/testsuite/gdb.cp/mb-ctor.cc	/^  int k;$/;"	m	class:Base	file:
k	gdb/testsuite/gdb.cp/nsdecl.cc	/^int k;$/;"	v
k	gdb/testsuite/gdb.go/integers.go	/^var k = 0$/;"	v
k	gdb/testsuite/gdb.mi/gdb792.cc	/^	int k;$/;"	m	class:B	file:
k0_regnum	gdb/i386-tdep.h	/^  int k0_regnum;$/;"	m	struct:gdbarch_tdep
k2_m	gdb/testsuite/gdb.cp/temargs.cc	/^  void k2_m ()$/;"	f	struct:K2
k3_m	gdb/testsuite/gdb.cp/temargs.cc	/^  void k3_m ()$/;"	f	struct:K3
kBufferSize	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected const int kBufferSize = 16384;$/;"	f	class:DotZLib.CodecBase
k_12345678	sim/testsuite/sim/ft32/basic.s	/^k_12345678:$/;"	l
k_abcdef01	sim/testsuite/sim/ft32/basic.s	/^k_abcdef01:$/;"	l
k_data	gdb/testsuite/gdb.arch/i386-avx512.c	/^short k_data[] =$/;"	v
k_register_names	gdb/i386-tdep.h	/^  const char **k_register_names;$/;"	m	struct:gdbarch_tdep
k_space	gdb/gdbserver/i387-fp.c	/^  unsigned char k_space[64];$/;"	m	struct:i387_xsave	file:
keep	gdb/common/gdb_unlinker.h	/^  void keep ()$/;"	f	class:gdb::unlinker
keep	gdb/psympriv.h	/^  void keep ()$/;"	f	class:psymtab_discarder
keep_contents	bfd/coff-bfd.h	/^  bfd_boolean keep_contents;$/;"	m	struct:coff_section_tdata
keep_data_in_core	gdb/solist.h	/^    int (*keep_data_in_core) (CORE_ADDR vaddr,$/;"	m	struct:target_so_ops
keep_going	gdb/infrun.c	/^keep_going (struct execution_control_state *ecs)$/;"	f	file:
keep_going_pass_signal	gdb/infrun.c	/^keep_going_pass_signal (struct execution_control_state *ecs)$/;"	f	file:
keep_going_stepped_thread	gdb/infrun.c	/^keep_going_stepped_thread (struct thread_info *tp)$/;"	f	file:
keep_hash	include/bfdlink.h	/^  struct bfd_hash_table *keep_hash;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_hash_table
keep_memory	include/bfdlink.h	/^  unsigned int keep_memory: 1;$/;"	m	struct:bfd_link_info
keep_relocs	bfd/coff-bfd.h	/^  bfd_boolean keep_relocs;$/;"	m	struct:coff_section_tdata
keep_strings	bfd/libcoff-in.h	/^  bfd_boolean keep_strings;$/;"	m	struct:coff_tdata
keep_strings	bfd/libcoff.h	/^  bfd_boolean keep_strings;$/;"	m	struct:coff_tdata
keep_syms	bfd/libcoff-in.h	/^  bfd_boolean keep_syms;$/;"	m	struct:coff_tdata
keep_syms	bfd/libcoff.h	/^  bfd_boolean keep_syms;$/;"	m	struct:coff_tdata
keepalive	gdb/testsuite/gdb.cp/m-static.cc	/^void keepalive(bool *var) { }$/;"	f
keepalive_aggregate	gdb/testsuite/gdb.cp/local-static.c	/^void keepalive_aggregate (struct aggregate *var) { }$/;"	f
keepalive_float	gdb/testsuite/gdb.cp/local-static.c	/^void keepalive_float (double *var) { }$/;"	f
keepalive_int	gdb/testsuite/gdb.cp/local-static.c	/^void keepalive_int (int *var) { }$/;"	f
keepalive_int	gdb/testsuite/gdb.cp/m-static.cc	/^void keepalive_int (int *var) { }$/;"	f
keeper	gdb/testsuite/gdb.base/sigbpt.c	/^keeper (int sig)$/;"	f
keeper	gdb/testsuite/gdb.base/signest.c	/^keeper (int sig)$/;"	f
keeper	gdb/testsuite/gdb.base/signull.c	/^keeper (int sig)$/;"	f
kept_section	bfd/bfd-in2.h	/^  struct bfd_section *kept_section;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_section
kernel_supports_any_contiguous_range	gdb/nat/aarch64-linux-hw-point.c	/^static bool kernel_supports_any_contiguous_range = true;$/;"	v	file:
kernel_user_func_t	gdb/testsuite/gdb.arch/arm-single-step-kernel-helper.c	/^typedef void * (kernel_user_func_t)(void);$/;"	t	file:
kernel_user_get_tls	gdb/testsuite/gdb.arch/arm-single-step-kernel-helper.c	21;"	d	file:
kernel_user_helper_version	gdb/testsuite/gdb.arch/arm-single-step-kernel-helper.c	/^static int *kernel_user_helper_version = (int *) 0xffff0ffc;$/;"	v	file:
key	bfd/libbfd-in.h	/^  file_ptr key;$/;"	m	struct:areltdata
key	bfd/libbfd.h	/^  file_ptr key;$/;"	m	struct:areltdata
key	gdb/guile/scm-exception.c	/^  SCM key;$/;"	m	struct:__anon1878	file:
key	gdb/target-descriptions.c	/^  std::string key;$/;"	m	struct:property	file:
key	gdb/tui/tui.c	/^  unsigned char key;$/;"	m	struct:tui_char_command	file:
key	include/fibheap.h	/^  fibheapkey_t key;$/;"	m	struct:fibnode
key	include/splay-tree.h	/^  splay_tree_key key;$/;"	m	struct:splay_tree_node_s
key	include/xtensa-isa-internal.h	/^  const char *key;$/;"	m	struct:xtensa_lookup_entry_struct
key	readline/rlprivate.h	/^  int key, motion;	\/* initial key, motion command *\/$/;"	m	struct:__rl_vimotion_context
key	sim/ppc/hw_sem.c	/^  key_t key;$/;"	m	struct:_hw_sem_device	file:
key	sim/ppc/hw_shm.c	/^  key_t key;$/;"	m	struct:_hw_shm_device	file:
key	sim/ppc/vm.c	/^  int key[nr_om_modes];$/;"	m	struct:_om_segment_tlb_entry	file:
key1	gdb/testsuite/gdb.cp/m-data.cc	/^  const int 		key1;$/;"	m	class:gnu_obj_1	file:
key1	gdb/testsuite/gdb.cp/m-static.cc	/^  static const int 	key1 = 5;$/;"	m	class:gnu_obj_1	file:
key1	gdb/testsuite/gdb.cp/m-static.cc	/^const int gnu_obj_1::key1;$/;"	m	class:gnu_obj_1	file:
key1	gdb/testsuite/gdb.cp/try_catch.cc	/^  const int 		key1;$/;"	m	class:gnu_obj_1	file:
key2	gdb/testsuite/gdb.cp/m-data.cc	/^  long       		key2;$/;"	m	class:gnu_obj_1	file:
key2	gdb/testsuite/gdb.cp/m-static.cc	/^  static long       	key2;$/;"	m	class:gnu_obj_1	file:
key2	gdb/testsuite/gdb.cp/m-static.cc	/^long gnu_obj_1::key2 = 77;$/;"	m	class:gnu_obj_1	file:
key2	gdb/testsuite/gdb.cp/try_catch.cc	/^  long       		key2;$/;"	m	class:gnu_obj_1	file:
key_	bfd/elf32-m68k.c	/^  struct elf_m68k_got_entry_key key_;$/;"	m	struct:elf_m68k_got_entry	typeref:struct:elf_m68k_got_entry::elf_m68k_got_entry_key	file:
key_compare	gdb/macrotab.c	/^key_compare (struct macro_key *key,$/;"	f	file:
key_is_backspace	gdb/tui/tui-io.c	/^key_is_backspace (int ch)$/;"	f
key_is_end_sequence	gdb/tui/tui-io.c	/^key_is_end_sequence (int ch)$/;"	f
key_is_start_sequence	gdb/tui/tui-io.c	/^key_is_start_sequence (int ch)$/;"	f
keylen	include/vms/lbr.h	/^  unsigned char keylen;$/;"	m	struct:vms_idx
keylen	include/vms/lbr.h	/^  unsigned char keylen[2];$/;"	m	struct:vms_elfidx
keylen	include/vms/lbr.h	/^  unsigned char keylen[2];$/;"	m	struct:vms_idd
keylen	include/vms/lbr.h	/^  unsigned char keylen[2];$/;"	m	struct:vms_kbn
keymap	readline/rlprivate.h	/^  Keymap keymap;	\/* used when dispatching commands in search string *\/$/;"	m	struct:__rl_search_context
keymap_names	readline/bind.c	/^} keymap_names[] = {$/;"	v	typeref:struct:__anon2105	file:
keyname	include/vms/lbr.h	/^  unsigned char keyname[256];$/;"	m	struct:vms_elfidx
keyname	include/vms/lbr.h	/^  unsigned char keyname[256];$/;"	m	struct:vms_idx
keys	include/vms/lbr.h	/^  unsigned char keys[INDEXDEF__BLKSIZ];$/;"	m	struct:vms_indexdef
keys	zlib/contrib/minizip/unzip.c	/^    unsigned long keys[3];     \/* keys defining the pseudo-random sequence *\/$/;"	m	struct:__anon995	file:
keys	zlib/contrib/minizip/zip.c	/^    unsigned long keys[3];     \/* keys defining the pseudo-random sequence *\/$/;"	m	struct:__anon991	file:
keyword	gdb/linespec.c	/^    const char *keyword;$/;"	m	union:ls_token::__anon1798	file:
keyword_abdim	opcodes/nds32-asm.c	/^const keyword_t keyword_abdim[] =$/;"	v
keyword_abm	opcodes/nds32-asm.c	/^const keyword_t keyword_abm[] =$/;"	v
keyword_accumulator	opcodes/nds32-asm.c	/^const keyword_t keyword_accumulator[] =$/;"	v
keyword_aridx	opcodes/nds32-asm.c	/^const keyword_t keyword_aridx[] =$/;"	v
keyword_aridx2	opcodes/nds32-asm.c	/^const keyword_t keyword_aridx2[] =$/;"	v
keyword_aridxi	opcodes/nds32-asm.c	/^const keyword_t keyword_aridxi[] =$/;"	v
keyword_cctl_lv	opcodes/nds32-asm.c	/^const keyword_t keyword_cctl_lv[] =$/;"	v
keyword_cctl_st0	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st0[] =$/;"	v	file:
keyword_cctl_st1	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st1[] =$/;"	v	file:
keyword_cctl_st2	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st2[] =$/;"	v	file:
keyword_cctl_st3	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st3[] =$/;"	v	file:
keyword_cctl_st4	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st4[] =$/;"	v	file:
keyword_cctl_st5	opcodes/nds32-asm.c	/^static const keyword_t keyword_cctl_st5[] =$/;"	v	file:
keyword_cp	opcodes/nds32-asm.c	/^const keyword_t keyword_cp[] =$/;"	v
keyword_cpr	opcodes/nds32-asm.c	/^const keyword_t keyword_cpr[] =$/;"	v
keyword_dpref_st	opcodes/nds32-asm.c	/^const keyword_t keyword_dpref_st[] =$/;"	v
keyword_dtitoff	opcodes/nds32-asm.c	/^static const keyword_t keyword_dtitoff[] =$/;"	v	file:
keyword_dtiton	opcodes/nds32-asm.c	/^static const keyword_t keyword_dtiton[] =$/;"	v	file:
keyword_dxr	opcodes/nds32-asm.c	/^const keyword_t keyword_dxr[] =$/;"	v
keyword_fdr	opcodes/nds32-asm.c	/^const keyword_t keyword_fdr[] =$/;"	v
keyword_fsr	opcodes/nds32-asm.c	/^const keyword_t keyword_fsr[] =$/;"	v
keyword_gpr	opcodes/nds32-asm.c	/^const keyword_t keyword_gpr[] =$/;"	v
keyword_im5_i	opcodes/nds32-asm.c	/^const keyword_t keyword_im5_i[] =$/;"	v
keyword_im5_m	opcodes/nds32-asm.c	/^const keyword_t keyword_im5_m[] =$/;"	v
keyword_msync_st	opcodes/nds32-asm.c	/^const keyword_t keyword_msync_st[] =$/;"	v
keyword_sr	opcodes/nds32-asm.c	/^const keyword_t keyword_sr[] =$/;"	v
keyword_standby_st	opcodes/nds32-asm.c	/^const keyword_t keyword_standby_st[] =$/;"	v
keyword_t	opcodes/nds32-asm.h	/^} keyword_t;$/;"	t	typeref:struct:nds32_keyword
keyword_tlbop_st	opcodes/nds32-asm.c	/^static const keyword_t keyword_tlbop_st[] =$/;"	v	file:
keyword_usr	opcodes/nds32-asm.c	/^const keyword_t keyword_usr[] =$/;"	v
keywords	opcodes/nds32-asm.c	/^const keyword_t *keywords[_HW_LAST] =$/;"	v
ki_comm	gdb/fbsd-tdep.c	/^  int ki_comm;$/;"	m	struct:kinfo_proc_layout	file:
ki_dsize	gdb/fbsd-tdep.c	/^  int ki_dsize;$/;"	m	struct:kinfo_proc_layout	file:
ki_groups	gdb/fbsd-tdep.c	/^  int ki_groups;$/;"	m	struct:kinfo_proc_layout	file:
ki_layout	gdb/fbsd-tdep.c	/^  int ki_layout;$/;"	m	struct:kinfo_proc_layout	file:
ki_ngroups	gdb/fbsd-tdep.c	/^  int ki_ngroups;$/;"	m	struct:kinfo_proc_layout	file:
ki_nice	gdb/fbsd-tdep.c	/^  int ki_nice;$/;"	m	struct:kinfo_proc_layout	file:
ki_pgid	gdb/fbsd-tdep.c	/^  int ki_pgid;$/;"	m	struct:kinfo_proc_layout	file:
ki_pid	gdb/fbsd-tdep.c	/^  int ki_pid;$/;"	m	struct:kinfo_proc_layout	file:
ki_ppid	gdb/fbsd-tdep.c	/^  int ki_ppid;$/;"	m	struct:kinfo_proc_layout	file:
ki_rgid	gdb/fbsd-tdep.c	/^  int ki_rgid;$/;"	m	struct:kinfo_proc_layout	file:
ki_rssize	gdb/fbsd-tdep.c	/^  int ki_rssize;$/;"	m	struct:kinfo_proc_layout	file:
ki_ruid	gdb/fbsd-tdep.c	/^  int ki_ruid;$/;"	m	struct:kinfo_proc_layout	file:
ki_rusage	gdb/fbsd-tdep.c	/^  int ki_rusage;$/;"	m	struct:kinfo_proc_layout	file:
ki_rusage_ch	gdb/fbsd-tdep.c	/^  int ki_rusage_ch;$/;"	m	struct:kinfo_proc_layout	file:
ki_sid	gdb/fbsd-tdep.c	/^  int ki_sid;$/;"	m	struct:kinfo_proc_layout	file:
ki_sigcatch	gdb/fbsd-tdep.c	/^  int ki_sigcatch;$/;"	m	struct:kinfo_proc_layout	file:
ki_sigignore	gdb/fbsd-tdep.c	/^  int ki_sigignore;$/;"	m	struct:kinfo_proc_layout	file:
ki_size	gdb/fbsd-tdep.c	/^  int ki_size;$/;"	m	struct:kinfo_proc_layout	file:
ki_ssize	gdb/fbsd-tdep.c	/^  int ki_ssize;$/;"	m	struct:kinfo_proc_layout	file:
ki_start	gdb/fbsd-tdep.c	/^  int ki_start;$/;"	m	struct:kinfo_proc_layout	file:
ki_svgid	gdb/fbsd-tdep.c	/^  int ki_svgid;$/;"	m	struct:kinfo_proc_layout	file:
ki_svuid	gdb/fbsd-tdep.c	/^  int ki_svuid;$/;"	m	struct:kinfo_proc_layout	file:
ki_tdev	gdb/fbsd-tdep.c	/^  int ki_tdev;$/;"	m	struct:kinfo_proc_layout	file:
ki_tdev_freebsd11	gdb/fbsd-tdep.c	/^  int ki_tdev_freebsd11;$/;"	m	struct:kinfo_proc_layout	file:
ki_tpgid	gdb/fbsd-tdep.c	/^  int ki_tpgid;$/;"	m	struct:kinfo_proc_layout	file:
ki_tsize	gdb/fbsd-tdep.c	/^  int ki_tsize;$/;"	m	struct:kinfo_proc_layout	file:
ki_uid	gdb/fbsd-tdep.c	/^  int ki_uid;$/;"	m	struct:kinfo_proc_layout	file:
kill	gdb/darwin-nat.c	/^darwin_nat_target::kill ()$/;"	f	class:darwin_nat_target
kill	gdb/gdbserver/target.h	/^  int (*kill) (int pid);$/;"	m	struct:target_ops
kill	gdb/gnu-nat.c	/^gnu_nat_target::kill ()$/;"	f	class:gnu_nat_target
kill	gdb/inf-ptrace.c	/^inf_ptrace_target::kill ()$/;"	f	class:inf_ptrace_target
kill	gdb/linux-nat.c	/^linux_nat_target::kill ()$/;"	f	class:linux_nat_target
kill	gdb/nto-procfs.c	/^nto_procfs_target::kill ()$/;"	f	class:nto_procfs_target
kill	gdb/procfs.c	/^procfs_target::kill ()$/;"	f	class:procfs_target
kill	gdb/record-full.c	/^record_full_core_target::kill ()$/;"	f	class:record_full_core_target
kill	gdb/record-full.c	/^record_full_target::kill ()$/;"	f	class:record_full_target
kill	gdb/remote-sim.c	/^gdbsim_target::kill ()$/;"	f	class:gdbsim_target
kill	gdb/remote.c	/^remote_target::kill ()$/;"	f	class:remote_target
kill	gdb/target-delegates.c	/^debug_target::kill ()$/;"	f	class:debug_target
kill	gdb/target-delegates.c	/^dummy_target::kill ()$/;"	f	class:dummy_target
kill	gdb/target-delegates.c	/^target_ops::kill ()$/;"	f	class:target_ops
kill	gdb/windows-nat.c	/^windows_nat_target::kill ()$/;"	f	class:windows_nat_target
kill_bogus_lines	bfd/doc/chew.c	/^kill_bogus_lines ()$/;"	f	file:
kill_callback	gdb/linux-nat.c	/^kill_callback (struct lwp_info *lp, void *data)$/;"	f	file:
kill_command	gdb/infcmd.c	/^kill_command (const char *arg, int from_tty)$/;"	f	file:
kill_if_already_running	gdb/infcmd.c	/^kill_if_already_running (int from_tty)$/;"	f	file:
kill_inferior	gdb/gdbserver/target.c	/^kill_inferior (int pid)$/;"	f
kill_inferior	gdb/go32-nat.c	/^go32_nat_target::kill_inferior ()$/;"	f	class:go32_nat_target
kill_inferior_callback	gdb/gdbserver/server.c	/^kill_inferior_callback (process_info *process)$/;"	f	file:
kill_inferior_command	gdb/inferior.c	/^kill_inferior_command (const char *args, int from_tty)$/;"	f	file:
kill_lwp	gdb/gdbserver/linux-low.c	/^kill_lwp (unsigned long lwpid, int signo)$/;"	f	file:
kill_lwp	gdb/linux-nat.c	/^kill_lwp (int lwpid, int signo)$/;"	f	file:
kill_new_fork_children	gdb/remote.c	/^remote_target::kill_new_fork_children (int pid)$/;"	f	class:remote_target
kill_one_lwp	gdb/linux-nat.c	/^kill_one_lwp (pid_t pid)$/;"	f	file:
kill_one_lwp_callback	gdb/gdbserver/linux-low.c	/^kill_one_lwp_callback (thread_info *thread, int pid)$/;"	f	file:
kill_or_detach	gdb/top.c	/^kill_or_detach (struct inferior *inf, void *args)$/;"	f	file:
kill_unfollowed_fork_children	gdb/linux-nat.c	/^kill_unfollowed_fork_children (struct inferior *inf)$/;"	f	file:
kill_wait_callback	gdb/linux-nat.c	/^kill_wait_callback (struct lwp_info *lp, void *data)$/;"	f	file:
kill_wait_lwp	gdb/gdbserver/linux-low.c	/^kill_wait_lwp (struct lwp_info *lwp)$/;"	f	file:
kill_wait_one_lwp	gdb/linux-nat.c	/^kill_wait_one_lwp (pid_t pid)$/;"	f	file:
killlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *killlist;$/;"	v	typeref:struct:cmd_list_element
killpg	readline/examples/rlfe/os.h	139;"	d
kind	bfd/vms-lib.c	/^  enum vms_lib_kind kind;$/;"	m	struct:lib_tdata	typeref:enum:lib_tdata::vms_lib_kind	file:
kind	gdb/ax-gdb.h	/^    enum axs_lvalue_kind kind;	\/* see above *\/$/;"	m	struct:axs_value	typeref:enum:axs_value::axs_lvalue_kind
kind	gdb/break-catch-throw.c	/^  enum exception_event_kind kind;$/;"	m	struct:breakpoint	typeref:enum:breakpoint::exception_event_kind	file:
kind	gdb/breakpoint.h	/^  int kind;$/;"	m	struct:bp_target_info
kind	gdb/common/tdesc.h	/^  enum tdesc_type_kind kind;$/;"	m	struct:tdesc_type	typeref:enum:tdesc_type::tdesc_type_kind
kind	gdb/gdbserver/mem-break.c	/^  int kind;$/;"	m	struct:raw_breakpoint	file:
kind	gdb/gdbserver/target.h	/^  enum resume_kind kind;$/;"	m	struct:thread_resume	typeref:enum:thread_resume::resume_kind
kind	gdb/gdbtypes.h	/^  ENUM_BITFIELD (call_site_parameter_kind) kind : 2;$/;"	m	struct:call_site_parameter
kind	gdb/gdbtypes.h	/^  enum dynamic_prop_kind kind;$/;"	m	struct:dynamic_prop	typeref:enum:dynamic_prop::dynamic_prop_kind
kind	gdb/m32c-tdep.c	/^  enum m32c_prologue_kind kind;$/;"	m	struct:m32c_prologue	typeref:enum:m32c_prologue::m32c_prologue_kind	file:
kind	gdb/m32c-tdep.c	/^  enum srcdest_kind kind;$/;"	m	struct:srcdest	typeref:enum:srcdest::srcdest_kind	file:
kind	gdb/macrotab.h	/^  ENUM_BITFIELD (macro_kind) kind : 1;$/;"	m	struct:macro_definition
kind	gdb/prologue-value.h	/^  enum prologue_value_kind kind;$/;"	m	struct:prologue_value	typeref:enum:prologue_value::prologue_value_kind
kind	gdb/python/py-type.c	/^  enum gdbpy_iter_kind kind;$/;"	m	struct:__anon2077	typeref:enum:__anon2077::gdbpy_iter_kind	file:
kind	gdb/target/waitstatus.h	/^  enum target_waitkind kind;$/;"	m	struct:target_waitstatus	typeref:enum:target_waitstatus::target_waitkind
kind	gdb/value.c	/^  enum internalvar_kind kind;$/;"	m	struct:internalvar	typeref:enum:internalvar::internalvar_kind	file:
kind	include/demangle.h	/^      enum gnu_v3_ctor_kinds kind;$/;"	m	struct:demangle_component::__anon1603::__anon1608	typeref:enum:demangle_component::__anon1603::__anon1608::gnu_v3_ctor_kinds
kind	include/demangle.h	/^      enum gnu_v3_dtor_kinds kind;$/;"	m	struct:demangle_component::__anon1603::__anon1609	typeref:enum:demangle_component::__anon1603::__anon1609::gnu_v3_dtor_kinds
kind	include/elf/mips.h	/^  unsigned char kind;$/;"	m	struct:__anon1482
kind	include/elf/mips.h	/^  unsigned char kind[1];$/;"	m	struct:__anon1481
kind	include/hp-symtab.h	/^  unsigned int kind:		10;	\/* DNTT_TYPE_FUNCTION,$/;"	m	struct:dntt_type_function
kind	include/hp-symtab.h	/^  unsigned int kind:		10; 	\/* DNTT_TYPE_MODULE *\/$/;"	m	struct:dntt_type_module
kind	include/hp-symtab.h	/^  unsigned int kind:		10;    \/* DNTT_TYPE_SRCFILE *\/$/;"	m	struct:dntt_type_srcfile
kind	include/hp-symtab.h	/^  unsigned int kind:		10;    \/* DNTT_TYPE_TYPEDEF or $/;"	m	struct:dntt_type_type
kind	include/hp-symtab.h	/^  unsigned int kind:		10;   \/* always DNTT_TYPE_WITH *\/$/;"	m	struct:dntt_type_with
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_begin
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_const
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_dvar
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_end
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_fparam
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_functype
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_pointer
kind	include/hp-symtab.h	/^  unsigned int kind:		10;$/;"	m	struct:dntt_type_svar
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_array
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_enum
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_field
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_memenum
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_set
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_struct
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_subrange
kind	include/hp-symtab.h	/^  unsigned int kind:	10;$/;"	m	struct:dntt_type_union
kind	include/hp-symtab.h	/^  unsigned int kind:            10;$/;"	m	struct:dntt_type_block
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* Always DNTT_TYPE_CLASS.  *\/$/;"	m	struct:dntt_type_class
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* Always DNTT_TYPE_CLASS_SCOPE.  *\/$/;"	m	struct:dntt_type_class_scope
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* Always DNTT_TYPE_GENFIELD.  *\/$/;"	m	struct:dntt_type_genfield
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* Always DNTT_TYPE_PTRMEM.  *\/$/;"	m	struct:dntt_type_ptrmem
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* Always DNTT_TYPE_PTRMEMFUNC.  *\/$/;"	m	struct:dntt_type_ptrmemfunc
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_FRIEND_CLASS *\/$/;"	m	struct:dntt_type_friend_class
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_FRIEND_FUNC *\/$/;"	m	struct:dntt_type_friend_func
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_FUNC_TEMPLATE *\/$/;"	m	struct:dntt_type_func_template
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_INHERITANCE *\/$/;"	m	struct:dntt_type_inheritance
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_LINK *\/$/;"	m	struct:dntt_type_link
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_MEMACCESS *\/$/;"	m	struct:dntt_type_memaccess
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_MODIFIER *\/$/;"	m	struct:dntt_type_modifier
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_OBJECT_ID *\/$/;"	m	struct:dntt_type_object_id
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_TEMPLATE *\/$/;"	m	struct:dntt_type_template
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_TEMPL_ARG *\/$/;"	m	struct:dntt_type_templ_arg
kind	include/hp-symtab.h	/^  unsigned int kind:       10;     \/* always DNTT_TYPE_VFUNC *\/$/;"	m	struct:dntt_type_vfunc
kind	include/hp-symtab.h	/^  unsigned int kind:     10;   \/* K_DOC_FUNCTION or            *\/$/;"	m	struct:dntt_type_doc_function
kind	include/mach-o/external.h	/^  unsigned char kind[2];	\/* Kind.  See BFD_MACH_O_DICE_ values.  *\/$/;"	m	struct:mach_o_data_in_code_entry_external
kind	include/mach-o/unwind.h	/^  unsigned char kind[4];$/;"	m	struct:mach_o_unwind_compressed_second_level_page_header
kind	include/mach-o/unwind.h	/^  unsigned char kind[4];$/;"	m	struct:mach_o_unwind_regular_second_level_page_header
kind	include/opcode/aarch64.h	/^      enum aarch64_modifier_kind kind;$/;"	m	struct:aarch64_opnd_info::__anon1303	typeref:enum:aarch64_opnd_info::__anon1303::aarch64_modifier_kind
kind	include/opcode/aarch64.h	/^  enum aarch64_operand_error_kind kind;$/;"	m	struct:aarch64_operand_error	typeref:enum:aarch64_operand_error::aarch64_operand_error_kind
kind	opcodes/aarch64-opc.c	/^  enum operand_qualifier_kind kind;$/;"	m	struct:operand_qualifier_data	typeref:enum:operand_qualifier_data::operand_qualifier_kind	file:
kind	opcodes/arc-dis.h	/^  enum arc_operand_kind kind;$/;"	m	struct:arc_insn_operand	typeref:enum:arc_insn_operand::arc_operand_kind
kind	sim/common/cgen-par.h	/^  enum cgen_write_queue_kind kind; \/* Used to select union member below.  *\/$/;"	m	struct:__anon660	typeref:enum:__anon660::cgen_write_queue_kind
kind	sim/frv/cache.h	/^  FRV_CACHE_REQUEST_KIND kind;$/;"	m	struct:frv_cache_request
kind	sim/frv/frv-sim.h	/^  enum frv_interrupt_kind  kind;$/;"	m	struct:frv_interrupt	typeref:enum:frv_interrupt::frv_interrupt_kind
kind	sim/frv/frv-sim.h	/^  enum frv_interrupt_kind kind;      \/* kind of interrupt *\/$/;"	m	struct:frv_interrupt_queue_element	typeref:enum:frv_interrupt_queue_element::frv_interrupt_kind
kind_from_pc	gdb/arch-utils.h	/^  kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	struct:bp_manipulation
kind_from_pc	gdb/arch-utils.h	/^  kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	struct:bp_manipulation_endian
kinds	include/gcc-cp-interface.h	/^  char \/* gcc_cp_template_arg_kind *\/ *kinds;$/;"	m	struct:gcc_cp_template_args
kinds	sim/common/cgen-par.h	/^  } kinds;$/;"	m	struct:__anon660	typeref:union:__anon660::__anon661
kinfo_proc_layout	gdb/fbsd-tdep.c	/^struct kinfo_proc_layout$/;"	s	file:
kinfo_proc_layout_32	gdb/fbsd-tdep.c	/^const struct kinfo_proc_layout kinfo_proc_layout_32 =$/;"	v	typeref:struct:kinfo_proc_layout
kinfo_proc_layout_64	gdb/fbsd-tdep.c	/^const struct kinfo_proc_layout kinfo_proc_layout_64 =$/;"	v	typeref:struct:kinfo_proc_layout
kinfo_proc_layout_i386	gdb/fbsd-tdep.c	/^const struct kinfo_proc_layout kinfo_proc_layout_i386 =$/;"	v	typeref:struct:kinfo_proc_layout
klibc_dup2	gdb/gnulib/import/dup2.c	/^klibc_dup2 (int fd, int desired_fd)$/;"	f	file:
klibc_dup2dirfd	gdb/gnulib/import/dup2.c	/^klibc_dup2dirfd (int fd, int desired_fd)$/;"	f	file:
klibc_fcntl	gdb/gnulib/import/fcntl.c	/^klibc_fcntl (int fd, int action, \/* arg *\/...)$/;"	f	file:
kmap	readline/readline.h	/^  Keymap kmap;$/;"	m	struct:readline_state
know_contains_shared_object_p	bfd/xcofflink.c	/^  unsigned int know_contains_shared_object_p : 1;$/;"	m	struct:xcoff_archive_info	file:
known_auxiliary_function_name_patterns	gdb/ada-lang.c	/^static const char *known_auxiliary_function_name_patterns[] = {$/;"	v	file:
known_obj_attributes	bfd/elf-bfd.h	/^  obj_attribute known_obj_attributes[2][NUM_KNOWN_OBJ_ATTRIBUTES];$/;"	m	struct:elf_obj_tdata
known_runtime_file_name_patterns	gdb/ada-lang.c	/^static const char *known_runtime_file_name_patterns[] = {$/;"	v	file:
known_tasks_addr	gdb/ada-tasks.c	/^  CORE_ADDR known_tasks_addr;$/;"	m	struct:ada_tasks_inferior_data	file:
known_tasks_element	gdb/ada-tasks.c	/^  struct type *known_tasks_element;$/;"	m	struct:ada_tasks_inferior_data	typeref:struct:ada_tasks_inferior_data::type	file:
known_tasks_kind	gdb/ada-tasks.c	/^  enum ada_known_tasks_kind known_tasks_kind;$/;"	m	struct:ada_tasks_inferior_data	typeref:enum:ada_tasks_inferior_data::ada_known_tasks_kind	file:
known_tasks_length	gdb/ada-tasks.c	/^  unsigned int known_tasks_length;$/;"	m	struct:ada_tasks_inferior_data	file:
known_tasks_name	gdb/ravenscar-thread.c	/^static const char known_tasks_name[] = "system__tasking__debug__known_tasks";$/;"	v	file:
known_translation_t	intl/dcigettext.c	/^struct known_translation_t$/;"	s	file:
known_types	gdb/testsuite/gdb.base/long_long.c	/^int known_types()$/;"	f
known_values	gdb/gnulib/import/setenv.c	/^static void *known_values;$/;"	v	file:
konst	bfd/elfxx-mips.c	/^  bfd_byte konst[4];$/;"	m	struct:__anon1054	file:
konst	bfd/elfxx-mips.c	/^  bfd_byte konst[4];$/;"	m	struct:__anon1055	file:
konst	bfd/elfxx-mips.c	/^  unsigned long konst;		\/* KONST field. See below.  *\/$/;"	m	struct:__anon1052	file:
konst	bfd/elfxx-mips.c	/^  unsigned long konst;		\/* KONST field. See below.  *\/$/;"	m	struct:__anon1053	file:
kp	gdb/testsuite/gdb.cp/cpsizeof.cc	/^  Class *kp;$/;"	m	union:Union	file:
kp	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^  Class *kp;$/;"	m	union:Union	file:
kseqlen	readline/readline.h	/^  int kseqlen;$/;"	m	struct:readline_state
ksize	libiberty/cplus-dem.c	/^  int ksize;$/;"	m	struct:work_stuff	file:
ksp	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
ksrflow	readline/rltty.c	/^static int ksrflow;$/;"	v	file:
ksu_kernel	sim/mips/sim-main.h	511;"	d
ksu_supervisor	sim/mips/sim-main.h	512;"	d
ksu_unknown	sim/mips/sim-main.h	514;"	d
ksu_user	sim/mips/sim-main.h	513;"	d
ktab	gdb/ia64-tdep.c	/^static struct ia64_table_entry *ktab = NULL;$/;"	v	typeref:struct:ia64_table_entry	file:
ktab_size	gdb/ia64-tdep.c	/^static size_t ktab_size = 0;$/;"	v	file:
kthdinfo_callback	gdb/stubs/ia64vms-stub.c	/^kthdinfo_callback (pthreadDebugClient_t context,$/;"	f	file:
ktypevec	libiberty/cplus-dem.c	/^  char **ktypevec;$/;"	m	struct:work_stuff	file:
l	bfd/bfd.c	/^  long l;$/;"	m	union:_bfd_doprnt_args	file:
l	gdb/testsuite/gdb.base/callfuncs.c	/^  long l;$/;"	m	struct:struct1	file:
l	gdb/testsuite/gdb.base/funcargs.c	/^  long l;$/;"	m	struct:s	file:
l	gdb/testsuite/gdb.base/funcargs.c	/^long l = 3;$/;"	v
l	gdb/testsuite/gdb.base/long_long.c	/^unsigned char l[MAX_BYTES];$/;"	v
l	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	m	struct:struct12	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
l	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
l	gdb/testsuite/gdb.cp/nsdecl.cc	/^int l;$/;"	v
l	gdb/testsuite/gdb.fortran/logical.f90	/^  lo/;"	v	program:test
l	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  lo/;"	v	program:vla_primitives
l	gdb/testsuite/gdb.fortran/vla-type.f90	/^  lo/;"	v	program:vla_struct
l	gdb/testsuite/gdb.fortran/vla.f90	/^  lo/;"	v	program:vla
l	gdb/testsuite/gdb.go/integers.go	/^var l = 0$/;"	v
l	gdb/testsuite/gdb.mi/vla.f90	/^  lo/;"	v	program:vla
l	gdb/testsuite/gdb.trace/actions.c	/^  long   l;$/;"	m	struct:GDB_STRUCT_TEST	file:
l	gdb/testsuite/gdb.trace/actions.c	/^  long   l;$/;"	m	union:GDB_UNION_TEST	file:
l	include/coff/internal.h	/^	  long l;$/;"	m	union:internal_auxent::__anon1536::__anon1540::__anon1541::__anon1542
l	include/coff/internal.h	/^	bfd_signed_vma l;$/;"	m	union:internal_auxent::__anon1548::__anon1549
l	include/coff/internal.h	/^      long l;			\/* str, un, or enum tag indx *\/$/;"	m	union:internal_auxent::__anon1536::__anon1537
l	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is (const sim_fpu *l);$/;"	v
l	sim/igen/igen.h	/^  char *l;$/;"	m	struct:_igen_name
l	sim/ppc/dp-bit.c	/^      halffractype l[2];$/;"	m	union:__anon937::__anon938	file:
l	sim/ppc/dp-bit.c	/^  int l[2];$/;"	m	union:__anon939	file:
l	sim/rl78/cpu.c	/^  unsigned char l;$/;"	m	struct:__anon835	file:
l$0	sim/testsuite/sim/bfin/PN_generator.s	/^	l$0:                          	\/\/ **** START l-LOOP *****$/;"	l
l$0	sim/testsuite/sim/bfin/conv_enc_gen.s	/^l$0:$/;"	l
l$0end	sim/testsuite/sim/bfin/PN_generator.s	/^	l$0end:$/;"	l
l$1	sim/testsuite/sim/bfin/saatest.s	/^l$1:$/;"	l
l0	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l0	sim/testsuite/sim/bfin/10436.s	/^	l0 = 0;$/;"	d
l1	gdb/testsuite/gdb.fortran/logical.f90	/^  logical (kind=1) :: l1$/;"	v	program:test
l1	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l10	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l11	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l12	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l13	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l14	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l15	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l2	gdb/testsuite/gdb.fortran/logical.f90	/^  logical (kind=2) :: l2$/;"	v	program:test
l2	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l2h_ExtractFromHtml	readline/doc/texi2html	/^sub l2h_ExtractFromHtml$/;"	s
l2h_Finish	readline/doc/texi2html	/^sub l2h_Finish$/;"	s
l2h_FinishFromHtml	readline/doc/texi2html	/^sub l2h_FinishFromHtml$/;"	s
l2h_FinishToLatex	readline/doc/texi2html	/^sub l2h_FinishToLatex$/;"	s
l2h_FromCache	readline/doc/texi2html	/^sub l2h_FromCache$/;"	s
l2h_FromHtml	readline/doc/texi2html	/^sub l2h_FromHtml$/;"	s
l2h_Init	readline/doc/texi2html	/^sub l2h_Init $/;"	s
l2h_InitCache	readline/doc/texi2html	/^sub l2h_InitCache$/;"	s
l2h_InitFromHtml	readline/doc/texi2html	/^sub l2h_InitFromHtml$/;"	s
l2h_InitToLatex	readline/doc/texi2html	/^sub l2h_InitToLatex$/;"	s
l2h_StoreCache	readline/doc/texi2html	/^sub l2h_StoreCache$/;"	s
l2h_ToCache	readline/doc/texi2html	/^sub l2h_ToCache$/;"	s
l2h_ToHtml	readline/doc/texi2html	/^sub l2h_ToHtml$/;"	s
l2h_ToLatex	readline/doc/texi2html	/^sub l2h_ToLatex$/;"	s
l3	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l32	bfd/rs6000-core.c	/^  struct __ld_info32 l32;$/;"	m	union:__anon1176	typeref:struct:__anon1176::__ld_info32	file:
l32r_offset	bfd/elf32-xtensa.c	/^l32r_offset (bfd_vma addr, bfd_vma pc)$/;"	f	file:
l4	gdb/testsuite/gdb.fortran/logical.f90	/^  logical (kind=4) :: l4$/;"	v	program:test
l4	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l5	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l6	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l64	bfd/rs6000-core.c	/^  struct __ld_info64 l64;$/;"	m	union:__anon1176	typeref:struct:__anon1176::__ld_info64	file:
l7	gdb/testsuite/gdb.trace/collection.c	/^signed long  l0,  l1,  l2,  l3,  l4,  l5,  l6,  l7,$/;"	v
l8	gdb/testsuite/gdb.fortran/logical.f90	/^  logical (kind=8) :: l8$/;"	v	program:test
l8	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
l9	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
lMEMORYSTATUSEX	libiberty/physmem.c	/^} lMEMORYSTATUSEX;$/;"	t	typeref:struct:__anon1204	file:
l_addr	gdb/solib-dsbt.c	/^  struct ext_elf32_dsbt_loadaddr l_addr;$/;"	m	struct:ext_link_map	typeref:struct:ext_link_map::ext_elf32_dsbt_loadaddr	file:
l_addr	gdb/solib-frv.c	/^  struct ext_elf32_fdpic_loadaddr l_addr;$/;"	m	struct:ext_link_map	typeref:struct:ext_link_map::ext_elf32_fdpic_loadaddr	file:
l_addr	gdb/solib-svr4.h	/^  CORE_ADDR l_addr = 0, l_addr_inferior = 0;$/;"	m	struct:lm_info_svr4
l_addr	include/coff/external.h	/^  } l_addr;$/;"	m	struct:external_lineno	typeref:union:external_lineno::__anon1553
l_addr	include/coff/internal.h	/^  }     l_addr;$/;"	m	struct:internal_lineno	typeref:union:internal_lineno::__anon1533
l_addr	include/coff/rs6000.h	/^	} l_addr;$/;"	m	struct:external_lineno	typeref:union:external_lineno::__anon1507
l_addr	include/coff/rs6k64.h	/^  } l_addr;$/;"	m	struct:external_lineno	typeref:union:external_lineno::__anon1588
l_addr	include/coff/ti.h	/^  } l_addr;$/;"	m	struct:external_lineno	typeref:union:external_lineno::__anon1574
l_addr_inferior	gdb/solib-svr4.h	/^  CORE_ADDR l_addr = 0, l_addr_inferior = 0;$/;"	m	struct:lm_info_svr4
l_addr_offset	gdb/gdbserver/linux-low.c	/^    int l_addr_offset;$/;"	m	struct:link_map_offsets	file:
l_addr_offset	gdb/solib-svr4.h	/^    int l_addr_offset;$/;"	m	struct:link_map_offsets
l_addr_p	gdb/solib-svr4.h	/^  bool l_addr_p = false;$/;"	m	struct:lm_info_svr4
l_buf	zlib/deflate.h	/^    uchf *l_buf;          \/* buffer for literals or lengths *\/$/;"	m	struct:internal_state
l_checksum	include/elf/mips.h	/^  unsigned char l_checksum[4];$/;"	m	struct:__anon1468
l_checksum	include/elf/mips.h	/^  unsigned long l_checksum;$/;"	m	struct:__anon1467
l_desc	zlib/deflate.h	/^    struct tree_desc_s l_desc;               \/* desc. for literal tree *\/$/;"	m	struct:internal_state	typeref:struct:internal_state::tree_desc_s
l_flags	include/elf/mips.h	/^  unsigned char l_flags[4];$/;"	m	struct:__anon1468
l_flags	include/elf/mips.h	/^  unsigned long l_flags;$/;"	m	struct:__anon1467
l_ifile	include/coff/rs6000.h	/^  bfd_byte l_ifile[4];$/;"	m	struct:external_ldsym
l_ifile	include/coff/rs6k64.h	/^  bfd_byte l_ifile[4];$/;"	m	struct:external_ldsym
l_ifile	include/coff/xcoff.h	/^  bfd_size_type l_ifile;$/;"	m	struct:internal_ldsym
l_impoff	include/coff/rs6000.h	/^  bfd_byte l_impoff[4];$/;"	m	struct:external_ldhdr
l_impoff	include/coff/rs6k64.h	/^  bfd_byte l_impoff[8];$/;"	m	struct:external_ldhdr
l_impoff	include/coff/xcoff.h	/^  bfd_size_type l_impoff;$/;"	m	struct:internal_ldhdr
l_istlen	include/coff/rs6000.h	/^  bfd_byte l_istlen[4];$/;"	m	struct:external_ldhdr
l_istlen	include/coff/rs6k64.h	/^  bfd_byte l_istlen[4];$/;"	m	struct:external_ldhdr
l_istlen	include/coff/xcoff.h	/^  bfd_size_type l_istlen;$/;"	m	struct:internal_ldhdr
l_ld	gdb/solib-dsbt.c	/^  ext_ptr l_ld;			\/* ElfW(Dyn) *l_ld; *\/$/;"	m	struct:ext_link_map	file:
l_ld	gdb/solib-frv.c	/^  ext_ptr l_ld;			\/* ElfW(Dyn) *l_ld; *\/$/;"	m	struct:ext_link_map	file:
l_ld	gdb/solib-svr4.h	/^  CORE_ADDR l_ld = 0, l_next = 0, l_prev = 0, l_name = 0;$/;"	m	struct:lm_info_svr4
l_ld_offset	gdb/gdbserver/linux-low.c	/^    int l_ld_offset;$/;"	m	struct:link_map_offsets	file:
l_ld_offset	gdb/solib-svr4.h	/^    int l_ld_offset;$/;"	m	struct:link_map_offsets
l_line	include/coff/alpha.h	/^	unsigned char	l_line[4];$/;"	m	struct:line_ext
l_line	include/coff/mips.h	/^	unsigned char	l_line[4];$/;"	m	struct:line_ext
l_lnno	include/coff/external.h	/^  char l_lnno[L_LNNO_SIZE];	\/* line number		*\/$/;"	m	struct:external_lineno
l_lnno	include/coff/internal.h	/^  unsigned long l_lnno;		\/* line number		*\/$/;"	m	struct:internal_lineno
l_lnno	include/coff/rs6000.h	/^	char l_lnno[2];	\/* line number		*\/$/;"	m	struct:external_lineno
l_lnno	include/coff/rs6k64.h	/^  char l_lnno[4];	\/* line number		*\/$/;"	m	struct:external_lineno
l_lnno	include/coff/ti.h	/^  char l_lnno[2];	\/* line number		*\/$/;"	m	struct:external_lineno
l_name	gdb/solib-dsbt.c	/^  ext_ptr l_name;		\/* char *l_name; *\/$/;"	m	struct:ext_link_map	file:
l_name	gdb/solib-frv.c	/^  ext_ptr l_name;		\/* char *l_name; *\/$/;"	m	struct:ext_link_map	file:
l_name	gdb/solib-svr4.h	/^  CORE_ADDR l_ld = 0, l_next = 0, l_prev = 0, l_name = 0;$/;"	m	struct:lm_info_svr4
l_name	include/elf/mips.h	/^  unsigned char l_name[4];$/;"	m	struct:__anon1468
l_name	include/elf/mips.h	/^  unsigned long l_name;$/;"	m	struct:__anon1467
l_name_offset	gdb/gdbserver/linux-low.c	/^    int l_name_offset;$/;"	m	struct:link_map_offsets	file:
l_name_offset	gdb/solib-svr4.h	/^    int l_name_offset;$/;"	m	struct:link_map_offsets
l_next	gdb/solib-dsbt.c	/^  ext_ptr l_next, l_prev;	\/* struct link_map *l_next, *l_prev; *\/$/;"	m	struct:ext_link_map	file:
l_next	gdb/solib-frv.c	/^  ext_ptr l_next, l_prev;	\/* struct link_map *l_next, *l_prev; *\/$/;"	m	struct:ext_link_map	file:
l_next	gdb/solib-svr4.h	/^  CORE_ADDR l_ld = 0, l_next = 0, l_prev = 0, l_name = 0;$/;"	m	struct:lm_info_svr4
l_next_offset	gdb/gdbserver/linux-low.c	/^    int l_next_offset;$/;"	m	struct:link_map_offsets	file:
l_next_offset	gdb/solib-svr4.h	/^    int l_next_offset;$/;"	m	struct:link_map_offsets
l_nimpid	include/coff/rs6000.h	/^  bfd_byte l_nimpid[4];$/;"	m	struct:external_ldhdr
l_nimpid	include/coff/rs6k64.h	/^  bfd_byte l_nimpid[4];$/;"	m	struct:external_ldhdr
l_nimpid	include/coff/xcoff.h	/^  bfd_size_type l_nimpid;$/;"	m	struct:internal_ldhdr
l_nreloc	include/coff/rs6000.h	/^  bfd_byte l_nreloc[4];$/;"	m	struct:external_ldhdr
l_nreloc	include/coff/rs6k64.h	/^  bfd_byte l_nreloc[4];$/;"	m	struct:external_ldhdr
l_nreloc	include/coff/xcoff.h	/^  bfd_size_type l_nreloc;$/;"	m	struct:internal_ldhdr
l_nsyms	include/coff/rs6000.h	/^  bfd_byte l_nsyms[4];$/;"	m	struct:external_ldhdr
l_nsyms	include/coff/rs6k64.h	/^  bfd_byte l_nsyms[4];$/;"	m	struct:external_ldhdr
l_nsyms	include/coff/xcoff.h	/^  bfd_size_type l_nsyms;$/;"	m	struct:internal_ldhdr
l_offset	include/coff/rs6k64.h	/^  bfd_byte l_offset[4];$/;"	m	struct:external_ldsym
l_paddr	include/coff/external.h	/^    char l_paddr[4];	\/* (physical) address of line number	*\/$/;"	m	union:external_lineno::__anon1553
l_paddr	include/coff/internal.h	/^    bfd_signed_vma l_paddr;		\/* (physical) address of line number	*\/$/;"	m	union:internal_lineno::__anon1533
l_paddr	include/coff/rs6000.h	/^		char l_paddr[4];	\/* (physical) address of line number	*\/$/;"	m	union:external_lineno::__anon1507
l_paddr	include/coff/rs6k64.h	/^    char l_paddr[8];	\/* (physical) address of line number	*\/$/;"	m	union:external_lineno::__anon1588
l_paddr	include/coff/ti.h	/^    char l_paddr[4];	\/* (physical) address of line number	*\/$/;"	m	union:external_lineno::__anon1574
l_parm	include/coff/rs6000.h	/^  bfd_byte l_parm[4];$/;"	m	struct:external_ldsym
l_parm	include/coff/rs6k64.h	/^  bfd_byte l_parm[4];$/;"	m	struct:external_ldsym
l_parm	include/coff/xcoff.h	/^  bfd_size_type l_parm;$/;"	m	struct:internal_ldsym
l_prev	gdb/solib-dsbt.c	/^  ext_ptr l_next, l_prev;	\/* struct link_map *l_next, *l_prev; *\/$/;"	m	struct:ext_link_map	file:
l_prev	gdb/solib-frv.c	/^  ext_ptr l_next, l_prev;	\/* struct link_map *l_next, *l_prev; *\/$/;"	m	struct:ext_link_map	file:
l_prev	gdb/solib-svr4.h	/^  CORE_ADDR l_ld = 0, l_next = 0, l_prev = 0, l_name = 0;$/;"	m	struct:lm_info_svr4
l_prev_offset	gdb/gdbserver/linux-low.c	/^    int l_prev_offset;$/;"	m	struct:link_map_offsets	file:
l_prev_offset	gdb/solib-svr4.h	/^    int l_prev_offset;$/;"	m	struct:link_map_offsets
l_rldoff	include/coff/rs6k64.h	/^  bfd_byte l_rldoff[8];$/;"	m	struct:external_ldhdr
l_rldoff	include/coff/xcoff.h	/^  bfd_vma l_rldoff;$/;"	m	struct:internal_ldhdr
l_rsecnm	include/coff/rs6000.h	/^  bfd_byte l_rsecnm[2];$/;"	m	struct:external_ldrel
l_rsecnm	include/coff/rs6k64.h	/^  bfd_byte l_rsecnm[2];$/;"	m	struct:external_ldrel
l_rsecnm	include/coff/xcoff.h	/^  short l_rsecnm;$/;"	m	struct:internal_ldrel
l_rtype	include/coff/rs6000.h	/^  bfd_byte l_rtype[2];$/;"	m	struct:external_ldrel
l_rtype	include/coff/rs6k64.h	/^  bfd_byte l_rtype[2];$/;"	m	struct:external_ldrel
l_rtype	include/coff/xcoff.h	/^  short l_rtype;$/;"	m	struct:internal_ldrel
l_scnum	include/coff/rs6000.h	/^  bfd_byte l_scnum[2];$/;"	m	struct:external_ldsym
l_scnum	include/coff/rs6k64.h	/^  bfd_byte l_scnum[2];$/;"	m	struct:external_ldsym
l_scnum	include/coff/xcoff.h	/^  short l_scnum;$/;"	m	struct:internal_ldsym
l_smclas	include/coff/rs6000.h	/^  bfd_byte l_smclas[1];$/;"	m	struct:external_ldsym
l_smclas	include/coff/rs6k64.h	/^  bfd_byte l_smclas[1];$/;"	m	struct:external_ldsym
l_smclas	include/coff/xcoff.h	/^  char l_smclas;$/;"	m	struct:internal_ldsym
l_smtype	include/coff/rs6000.h	/^  bfd_byte l_smtype[1];$/;"	m	struct:external_ldsym
l_smtype	include/coff/rs6k64.h	/^  bfd_byte l_smtype[1];$/;"	m	struct:external_ldsym
l_smtype	include/coff/xcoff.h	/^  char l_smtype;$/;"	m	struct:internal_ldsym
l_stlen	include/coff/rs6000.h	/^  bfd_byte l_stlen[4];$/;"	m	struct:external_ldhdr
l_stlen	include/coff/rs6k64.h	/^  bfd_byte l_stlen[4];$/;"	m	struct:external_ldhdr
l_stlen	include/coff/xcoff.h	/^  bfd_size_type l_stlen;$/;"	m	struct:internal_ldhdr
l_stoff	include/coff/rs6000.h	/^  bfd_byte l_stoff[4];$/;"	m	struct:external_ldhdr
l_stoff	include/coff/rs6k64.h	/^  bfd_byte l_stoff[8];$/;"	m	struct:external_ldhdr
l_stoff	include/coff/xcoff.h	/^  bfd_size_type l_stoff;$/;"	m	struct:internal_ldhdr
l_symndx	include/coff/external.h	/^    char l_symndx[4];	\/* function name symbol index, iff l_lnno == 0*\/$/;"	m	union:external_lineno::__anon1553
l_symndx	include/coff/internal.h	/^    bfd_signed_vma l_symndx;		\/* function name symbol index, iff l_lnno == 0*\/$/;"	m	union:internal_lineno::__anon1533
l_symndx	include/coff/rs6000.h	/^		char l_symndx[4];	\/* function name symbol index, iff l_lnno == 0*\/$/;"	m	union:external_lineno::__anon1507
l_symndx	include/coff/rs6000.h	/^  bfd_byte l_symndx[4];$/;"	m	struct:external_ldrel
l_symndx	include/coff/rs6k64.h	/^    char l_symndx[4];	\/* function name symbol index, iff l_lnno == 0*\/$/;"	m	union:external_lineno::__anon1588
l_symndx	include/coff/rs6k64.h	/^  bfd_byte l_symndx[4];$/;"	m	struct:external_ldrel
l_symndx	include/coff/ti.h	/^    char l_symndx[4];	\/* function name symbol index, iff l_lnno == 0*\/$/;"	m	union:external_lineno::__anon1574
l_symndx	include/coff/xcoff.h	/^  bfd_size_type l_symndx;$/;"	m	struct:internal_ldrel
l_symoff	include/coff/rs6k64.h	/^  bfd_byte l_symoff[8];$/;"	m	struct:external_ldhdr
l_symoff	include/coff/xcoff.h	/^  bfd_vma l_symoff;$/;"	m	struct:internal_ldhdr
l_time_stamp	include/elf/mips.h	/^  unsigned char l_time_stamp[4];$/;"	m	struct:__anon1468
l_time_stamp	include/elf/mips.h	/^  unsigned long l_time_stamp;$/;"	m	struct:__anon1467
l_tracepoint_action_download	gdb/gdbserver/tracepoint.c	/^l_tracepoint_action_download (const struct tracepoint_action *action)$/;"	f	file:
l_tracepoint_action_send	gdb/gdbserver/tracepoint.c	/^l_tracepoint_action_send (char *buffer, const struct tracepoint_action *action)$/;"	f	file:
l_vaddr	include/coff/rs6000.h	/^  bfd_byte l_vaddr[4];$/;"	m	struct:external_ldrel
l_vaddr	include/coff/rs6k64.h	/^  bfd_byte l_vaddr[8];$/;"	m	struct:external_ldrel
l_vaddr	include/coff/xcoff.h	/^  bfd_vma l_vaddr;$/;"	m	struct:internal_ldrel
l_value	include/coff/rs6000.h	/^  bfd_byte l_value[4];$/;"	m	struct:external_ldsym
l_value	include/coff/rs6k64.h	/^  bfd_byte l_value[8];$/;"	m	struct:external_ldsym
l_value	include/coff/xcoff.h	/^  bfd_vma l_value;$/;"	m	struct:internal_ldsym
l_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned int l_vec;$/;"	v
l_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector unsigned int l_vec_d = {0, 0};$/;"	v
l_version	include/coff/rs6000.h	/^  bfd_byte l_version[4];$/;"	m	struct:external_ldhdr
l_version	include/coff/rs6k64.h	/^  bfd_byte l_version[4];$/;"	m	struct:external_ldhdr
l_version	include/coff/xcoff.h	/^  unsigned long l_version;$/;"	m	struct:internal_ldhdr
l_version	include/elf/mips.h	/^  unsigned char l_version[4];$/;"	m	struct:__anon1468
l_version	include/elf/mips.h	/^  unsigned long l_version;$/;"	m	struct:__anon1467
la	bfd/xsym.h	/^	unsigned char la[BFD_SYM_CVTE_LA_MAX_SIZE]; \/* Logical address bytes.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1069
la25_stub	bfd/elfxx-mips.c	/^  struct mips_elf_la25_stub *la25_stub;$/;"	m	struct:mips_elf_link_hash_entry	typeref:struct:mips_elf_link_hash_entry::mips_elf_la25_stub	file:
la25_stubs	bfd/elfxx-mips.c	/^  htab_t la25_stubs;$/;"	m	struct:mips_elf_link_hash_table	file:
la32	gdb/nat/loongarch-linux-watch.h	/^    struct la32_watch_regs la32[MAX_DEBUG_REGISTER];$/;"	m	union:pt_watch_regs::__anon1690	typeref:struct:pt_watch_regs::__anon1690::la32_watch_regs
la32_watch_regs	gdb/nat/loongarch-linux-watch.h	/^struct la32_watch_regs$/;"	s
la64	gdb/nat/loongarch-linux-watch.h	/^    struct la64_watch_regs la64[MAX_DEBUG_REGISTER];$/;"	m	union:pt_watch_regs::__anon1690	typeref:struct:pt_watch_regs::__anon1690::la64_watch_regs
la64_watch_regs	gdb/nat/loongarch-linux-watch.h	/^struct la64_watch_regs$/;"	s
la_array_ordering	gdb/language.h	/^    enum array_ordering la_array_ordering;$/;"	m	struct:language_defn	typeref:enum:language_defn::array_ordering
la_case_sensitivity	gdb/language.h	/^    enum case_sensitivity la_case_sensitivity;$/;"	m	struct:language_defn	typeref:enum:language_defn::case_sensitivity
la_class_name_from_physname	gdb/language.h	/^    char *(*la_class_name_from_physname) (const char *physname);$/;"	m	struct:language_defn
la_collect_symbol_completion_matches	gdb/language.h	/^    void (*la_collect_symbol_completion_matches)$/;"	m	struct:language_defn
la_compute_program	gdb/language.h	/^    std::string (*la_compute_program) (struct compile_instance *inst,$/;"	m	class:language_defn::std
la_demangle	gdb/language.h	/^    char *(*la_demangle) (const char *mangled, int options);$/;"	m	struct:language_defn
la_emitchar	gdb/language.h	/^    void (*la_emitchar) (int ch, struct type *chtype,$/;"	m	struct:language_defn
la_exp_desc	gdb/language.h	/^    const struct exp_descriptor *la_exp_desc;$/;"	m	struct:language_defn	typeref:struct:language_defn::exp_descriptor
la_filename_extensions	gdb/language.h	/^    const char *const *la_filename_extensions;$/;"	m	struct:language_defn
la_get_compile_instance	gdb/language.h	/^    struct compile_instance *(*la_get_compile_instance) (void);$/;"	m	struct:language_defn	typeref:struct:language_defn::la_get_compile_instance
la_get_string	gdb/language.h	/^    void (*la_get_string) (struct value *value,$/;"	m	struct:language_defn
la_get_symbol_name_matcher	gdb/language.h	/^    symbol_name_matcher_ftype *(*la_get_symbol_name_matcher)$/;"	m	struct:language_defn
la_global_with_abs	include/opcode/loongarch.h	/^  int la_global_with_abs;$/;"	m	struct:loongarch_ASEs_option
la_global_with_pcrel	include/opcode/loongarch.h	/^  int la_global_with_pcrel;$/;"	m	struct:loongarch_ASEs_option
la_iterate_over_symbols	gdb/language.h	/^    void (*la_iterate_over_symbols)$/;"	m	struct:language_defn
la_kind	bfd/xsym.h	/^	unsigned char la_kind;			    \/* Eqv. cvte_location.sca_kind.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1069
la_language	gdb/language.h	/^    enum language la_language;$/;"	m	struct:language_defn	typeref:enum:language_defn::language
la_language_arch_info	gdb/language.h	/^    void (*la_language_arch_info) (struct gdbarch *,$/;"	m	struct:language_defn
la_local_with_abs	include/opcode/loongarch.h	/^  int la_local_with_abs;$/;"	m	struct:loongarch_ASEs_option
la_lookup_symbol_nonlocal	gdb/language.h	/^    struct block_symbol (*la_lookup_symbol_nonlocal)$/;"	m	struct:language_defn	typeref:struct:language_defn::la_lookup_symbol_nonlocal
la_lookup_transparent_type	gdb/language.h	/^    struct type *(*la_lookup_transparent_type) (const char *);$/;"	m	struct:language_defn	typeref:struct:language_defn::la_lookup_transparent_type
la_macro_expansion	gdb/language.h	/^    enum macro_expansion la_macro_expansion;$/;"	m	struct:language_defn	typeref:enum:language_defn::macro_expansion
la_magic	gdb/language.h	/^    long la_magic;$/;"	m	struct:language_defn
la_name	gdb/language.h	/^    const char *la_name;$/;"	m	struct:language_defn
la_name_of_this	gdb/language.h	/^    const char *la_name_of_this;$/;"	m	struct:language_defn
la_natural_name	gdb/language.h	/^    const char *la_natural_name;$/;"	m	struct:language_defn
la_op_print_tab	gdb/language.h	/^    const struct op_print *la_op_print_tab;$/;"	m	struct:language_defn	typeref:struct:language_defn::op_print
la_parser	gdb/language.h	/^    int (*la_parser) (struct parser_state *);$/;"	m	struct:language_defn
la_pass_by_reference	gdb/language.h	/^    int (*la_pass_by_reference) (struct type *type);$/;"	m	struct:language_defn
la_post_parser	gdb/language.h	/^    void (*la_post_parser) (expression_up *expp, int void_context_p);$/;"	m	struct:language_defn
la_print_array_index	gdb/language.h	/^    void (*la_print_array_index) (struct value *index_value,$/;"	m	struct:language_defn
la_print_type	gdb/language.h	/^    void (*la_print_type) (struct type *, const char *, struct ui_file *, int,$/;"	m	struct:language_defn
la_print_typedef	gdb/language.h	/^    void (*la_print_typedef) (struct type *type, struct symbol *new_symbol,$/;"	m	struct:language_defn
la_printchar	gdb/language.h	/^    void (*la_printchar) (int ch, struct type *chtype,$/;"	m	struct:language_defn
la_printstr	gdb/language.h	/^    void (*la_printstr) (struct ui_file * stream, struct type *elttype,$/;"	m	struct:language_defn
la_range_check	gdb/language.h	/^    enum range_check la_range_check;$/;"	m	struct:language_defn	typeref:enum:language_defn::range_check
la_read_var_value	gdb/language.h	/^    struct value *(*la_read_var_value) (struct symbol *var,$/;"	m	struct:language_defn	typeref:struct:language_defn::la_read_var_value
la_search_name_hash	gdb/language.h	/^    unsigned int (*la_search_name_hash) (const char *name);$/;"	m	struct:language_defn
la_size	bfd/xsym.h	/^    unsigned char la_size;			    \/* #bytes of LAs below.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066
la_sniff_from_mangled_name	gdb/language.h	/^    int (*la_sniff_from_mangled_name) (const char *mangled, char **demangled);$/;"	m	struct:language_defn
la_store_sym_names_in_linkage_form_p	gdb/language.h	/^    const bool la_store_sym_names_in_linkage_form_p;$/;"	m	struct:language_defn
la_val_print	gdb/language.h	/^    void (*la_val_print) (struct type *type,$/;"	m	struct:language_defn
la_value_print	gdb/language.h	/^    void (*la_value_print) (struct value *, struct ui_file *,$/;"	m	struct:language_defn
la_varobj_ops	gdb/language.h	/^    const struct lang_varobj_ops *la_varobj_ops;$/;"	m	struct:language_defn	typeref:struct:language_defn::lang_varobj_ops
la_watch_location_expression	gdb/language.h	/^    gdb::unique_xmalloc_ptr<char> (*la_watch_location_expression)$/;"	m	class:language_defn::gdb
la_word_break_characters	gdb/language.h	/^    const char *(*la_word_break_characters) (void);$/;"	m	struct:language_defn
lab1	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^lab1:$/;"	l
lab1	sim/testsuite/sim/bfin/se_cof.S	/^lab1:$/;"	l
lab1	sim/testsuite/sim/bfin/se_stall_if2.S	/^lab1:$/;"	l
lab2	sim/testsuite/sim/bfin/se_cof.S	/^lab2:$/;"	l
lab_12	gdb/testsuite/gdb.disasm/t13_otr.s	/^lab_12:$/;"	l
label	gdb/compile/compile-loc2c.c	/^  unsigned int label : 1;$/;"	m	struct:insn_info	file:
label	sim/cris/semcrisv10f-switch.c	/^    void *label;$/;"	m	struct:__anon734	file:
label	sim/cris/semcrisv32f-switch.c	/^    void *label;$/;"	m	struct:__anon735	file:
label	sim/iq2000/sem-switch.c	/^    void *label;$/;"	m	struct:__anon608	file:
label	sim/lm32/sem-switch.c	/^    void *label;$/;"	m	struct:__anon557	file:
label	sim/m32r/sem-switch.c	/^    void *label;$/;"	m	struct:__anon380	file:
label	sim/m32r/sem2-switch.c	/^    void *label;$/;"	m	struct:__anon381	file:
label	sim/m32r/semx-switch.c	/^    void *label;$/;"	m	struct:__anon251	file:
label	sim/or1k/sem-switch.c	/^    void *label;$/;"	m	struct:__anon102	file:
label	sim/sh64/sem-compact-switch.c	/^    void *label;$/;"	m	struct:__anon900	file:
label	sim/sh64/sem-media-switch.c	/^    void *label;$/;"	m	struct:__anon854	file:
label1	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^label1: R4.H = 0x5555;		\/\/$/;"	l
label1	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^label1: R4.H = 0x5555;           \/\/ 0x0250$/;"	l
label1	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^label1: R4.H = 0x5555;$/;"	l
label2	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^label2: R5.H = 0x7777;		\/\/$/;"	l
label2	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^label2: R5.H = 0x7777;           \/\/ 0x0234$/;"	l
label2	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^label2: R5.H = 0x7777;$/;"	l
label3	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^label3: R6.H = 0x7999;		\/\/$/;"	l
label3	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^label3: R6.H = 0x7999;           \/\/0x026c$/;"	l
label3	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^label3:$/;"	l
label4	sim/testsuite/sim/bfin/c_interr_disable.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/c_interr_pending.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/c_interr_timer.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^label4: R4.H = 0x5555;$/;"	l
label4	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^label4: R6.H = 0x1aaa;		\/\/$/;"	l
label5	sim/testsuite/sim/bfin/c_interr_disable.S	/^label5: R5.H = 0x7777;$/;"	l
label5	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^label5: R5.H = 0x7777;$/;"	l
label5	sim/testsuite/sim/bfin/c_interr_pending.S	/^label5: R5.H = 0x7777;$/;"	l
label5	sim/testsuite/sim/bfin/c_interr_timer.S	/^label5: R5.H = 0x7777;$/;"	l
label5	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^label5: R5.H = 0x7777;$/;"	l
label5	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^label5: R5.H = 0x7777;$/;"	l
label6	sim/testsuite/sim/bfin/c_interr_disable.S	/^label6: R3.H = 0x7999;$/;"	l
label6	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^label6: R3.H = 0x7999;$/;"	l
label6	sim/testsuite/sim/bfin/c_interr_pending.S	/^label6: R3.H = 0x7999;$/;"	l
label6	sim/testsuite/sim/bfin/c_interr_timer.S	/^label6: R3.H = 0x7999;$/;"	l
label6	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^label6: R3.H = 0x7999;$/;"	l
label6	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^label6: R3.H = 0x7999;$/;"	l
label_name	gdb/location.h	/^  char *label_name;$/;"	m	struct:explicit_location
labels	bfd/elf32-msp430.c	/^  int labels;			\/* Position of labels: 1 - one label at first$/;"	m	struct:rcodes_s	file:
labels	gdb/linespec.c	/^  } labels;$/;"	m	struct:linespec	typeref:struct:linespec::__anon1796	file:
labels	sim/cris/semcrisv10f-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon734	file:
labels	sim/cris/semcrisv32f-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon735	file:
labels	sim/iq2000/sem-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon608	file:
labels	sim/lm32/sem-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon557	file:
labels	sim/m32r/sem-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon380	file:
labels	sim/m32r/sem2-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon381	file:
labels	sim/m32r/semx-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon251	file:
labels	sim/or1k/sem-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon102	file:
labels	sim/sh64/sem-compact-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon900	file:
labels	sim/sh64/sem-media-switch.c	/^  } labels[] = {$/;"	v	typeref:struct:__anon854	file:
lambda1	gdb/configure	/^      lambda1();$/;"	f
lambda1	gdb/gdbserver/configure	/^      lambda1();$/;"	f
lambda2	gdb/configure	/^      lambda2();$/;"	f
lambda2	gdb/gdbserver/configure	/^      lambda2();$/;"	f
land	intl/plural-exp.h	/^    land,			\/* Logical AND.  *\/$/;"	e	enum:expression::operator
lang	bfd/dwarf2.c	/^  int lang;$/;"	m	struct:comp_unit	file:
lang	bfd/pef-traceback.h	/^  unsigned char lang;		\/* Language indicators:  *\/$/;"	m	struct:traceback_table
lang	gdb/breakpoint.c	/^    enum language lang;$/;"	m	struct:lang_and_radix	typeref:enum:lang_and_radix::language	file:
lang	gdb/symfile.c	/^  enum language lang;$/;"	m	struct:filename_language	typeref:enum:filename_language::language	file:
lang	include/coff/sym.h	/^	unsigned lang: 5;	\/* language for this file *\/$/;"	m	struct:fdr
langAda	include/coff/symconst.h	45;"	d
langAssembler	include/coff/symconst.h	42;"	d
langC	include/coff/symconst.h	39;"	d
langCobol	include/coff/symconst.h	47;"	d
langCplusplus	include/coff/symconst.h	49;"	d
langCplusplusV2	include/coff/symconst.h	50;"	d
langFortran	include/coff/symconst.h	41;"	d
langMachine	include/coff/symconst.h	43;"	d
langMax	include/coff/symconst.h	51;"	d
langNil	include/coff/symconst.h	44;"	d
langPascal	include/coff/symconst.h	40;"	d
langPl1	include/coff/symconst.h	46;"	d
langStdc	include/coff/symconst.h	48;"	d
lang_and_radix	gdb/breakpoint.c	/^struct lang_and_radix$/;"	s	file:
lang_frame_mismatch_warn	gdb/language.c	/^char lang_frame_mismatch_warn[] =$/;"	v
lang_info	include/hp-symtab.h	/^  unsigned int lang_info:	4;$/;"	m	struct:dntt_type_function
lang_ops	gdb/varobj.c	/^  const struct lang_varobj_ops *lang_ops = NULL;$/;"	m	struct:varobj_root	typeref:struct:varobj_root::lang_varobj_ops	file:
lang_varobj_ops	gdb/varobj.h	/^struct lang_varobj_ops$/;"	s
langs0__2do	gdb/testsuite/gdb.base/langs0.c	/^langs0__2do ()$/;"	f
language	gdb/auto-load.c	/^  : scripts_p (scripts_p_), language (language_)$/;"	f	struct:collect_matching_scripts_data
language	gdb/auto-load.c	/^  const struct extension_language_defn *language;$/;"	m	struct:collect_matching_scripts_data	typeref:struct:collect_matching_scripts_data::extension_language_defn	file:
language	gdb/auto-load.c	/^  const struct extension_language_defn *language;$/;"	m	struct:loaded_script	typeref:struct:loaded_script::extension_language_defn	file:
language	gdb/breakpoint.h	/^  enum language language = language_unknown;$/;"	m	struct:breakpoint	typeref:enum:breakpoint::language
language	gdb/buildsym.c	/^  enum language language;$/;"	m	struct:buildsym_compunit	typeref:enum:buildsym_compunit::language	file:
language	gdb/buildsym.h	/^  enum language language;$/;"	m	struct:subfile	typeref:enum:subfile::language
language	gdb/defs.h	/^enum language$/;"	g
language	gdb/dictionary.c	/^  const struct language_defn *language;$/;"	m	struct:dictionary	typeref:struct:dictionary::language_defn	file:
language	gdb/dwarf2read.c	/^  enum language language = language_unknown;$/;"	m	struct:dwarf2_cu	typeref:enum:dwarf2_cu::language	file:
language	gdb/extension-priv.h	/^  enum extension_language language;$/;"	m	struct:extension_language_defn	typeref:enum:extension_language_defn::extension_language
language	gdb/language.c	/^static const char *language;$/;"	v	file:
language	gdb/linespec.c	/^  const struct language_defn *language;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::language_defn	file:
language	gdb/mi/mi-parse.h	/^    enum language language;$/;"	m	struct:mi_parse	typeref:enum:mi_parse::language
language	gdb/symtab.h	/^  ENUM_BITFIELD(language) language : LANGUAGE_BITS;$/;"	m	struct:general_symbol_info
language	gdb/symtab.h	/^  enum language language;$/;"	m	struct:symtab	typeref:enum:symtab::language
language	include/hp-symtab.h	/^  unsigned int   language:      4; \/* type of language          *\/$/;"	m	struct:quick_module
language	include/hp-symtab.h	/^  unsigned int   language:  4;  \/* procedure's language         *\/$/;"	m	struct:quick_procedure
language	include/hp-symtab.h	/^  unsigned int language:	4;$/;"	m	struct:dntt_type_function
language	include/hp-symtab.h	/^  unsigned int language:	4;$/;"	m	struct:dntt_type_srcfile
language	include/hp-symtab.h	/^  unsigned int language:    4;     \/* type of language             *\/$/;"	m	struct:dntt_type_func_template
language	include/hp-symtab.h	/^  unsigned int language:  4;   \/* type of language             *\/$/;"	m	struct:dntt_type_doc_function
language	include/vms/dst.h	/^  unsigned char language[4];$/;"	m	struct:vms_dst_modbeg
language_ada	gdb/defs.h	/^    language_ada,		\/* Ada *\/$/;"	e	enum:language
language_alloc_type_symbol	gdb/language.c	/^language_alloc_type_symbol (enum language lang, struct type *type)$/;"	f	file:
language_arch_info	gdb/language.h	/^struct language_arch_info$/;"	s
language_asm	gdb/defs.h	/^    language_asm,		\/* Assembly language *\/$/;"	e	enum:language
language_auto	gdb/defs.h	/^    language_auto,		\/* Placeholder for automatic setting *\/$/;"	e	enum:language
language_bool_type	gdb/language.c	/^language_bool_type (const struct language_defn *la,$/;"	f
language_c	gdb/defs.h	/^    language_c,			\/* C *\/$/;"	e	enum:language
language_class_name_from_physname	gdb/language.c	/^language_class_name_from_physname (const struct language_defn *lang,$/;"	f
language_cplus	gdb/defs.h	/^    language_cplus,		\/* C++ *\/$/;"	e	enum:language
language_d	gdb/defs.h	/^    language_d,			\/* D *\/$/;"	e	enum:language
language_def	gdb/language.c	/^language_def (enum language lang)$/;"	f
language_defn	gdb/dwarf2read.c	/^  const struct language_defn *language_defn = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::language_defn	file:
language_defn	gdb/expression.h	/^    const struct language_defn *language_defn;	\/* language it was$/;"	m	struct:expression	typeref:struct:expression::language_defn
language_defn	gdb/language.h	/^struct language_defn$/;"	s
language_demangle	gdb/language.c	/^language_demangle (const struct language_defn *current_language, $/;"	f
language_enum	gdb/language.c	/^language_enum (const char *str)$/;"	f
language_fortran	gdb/defs.h	/^    language_fortran,		\/* Fortran *\/$/;"	e	enum:language
language_gdbarch	gdb/language.c	/^struct language_gdbarch$/;"	s	file:
language_gdbarch_data	gdb/language.c	/^static struct gdbarch_data *language_gdbarch_data;$/;"	v	typeref:struct:gdbarch_data	file:
language_gdbarch_post_init	gdb/language.c	/^language_gdbarch_post_init (struct gdbarch *gdbarch)$/;"	f	file:
language_go	gdb/defs.h	/^    language_go,		\/* Go *\/$/;"	e	enum:language
language_info	gdb/language.c	/^language_info (int quietly)$/;"	f
language_init_primitive_type_symbols	gdb/language.c	/^language_init_primitive_type_symbols (struct language_arch_info *lai,$/;"	f	file:
language_lookup_name	gdb/symtab.h	/^  const std::string &language_lookup_name (language lang) const$/;"	f	class:final
language_lookup_primitive_type	gdb/language.c	/^language_lookup_primitive_type (const struct language_defn *la,$/;"	f
language_lookup_primitive_type_1	gdb/language.c	/^language_lookup_primitive_type_1 (const struct language_arch_info *lai,$/;"	f	file:
language_lookup_primitive_type_as_symbol	gdb/language.c	/^language_lookup_primitive_type_as_symbol (const struct language_defn *la,$/;"	f
language_m2	gdb/defs.h	/^    language_m2,		\/* Modula-2 *\/$/;"	e	enum:language
language_minimal	gdb/defs.h	/^    language_minimal,		\/* All other languages, minimal support only *\/$/;"	e	enum:language
language_mode	gdb/language.c	/^enum language_mode language_mode = language_mode_auto;$/;"	v	typeref:enum:language_mode
language_mode	gdb/language.h	/^extern enum language_mode$/;"	g
language_mode_auto	gdb/language.h	/^    language_mode_auto, language_mode_manual$/;"	e	enum:language_mode
language_mode_manual	gdb/language.h	/^    language_mode_auto, language_mode_manual$/;"	e	enum:language_mode
language_name	include/som/aout.h	/^  unsigned char language_name[4];$/;"	m	struct:som_external_compilation_unit
language_name	include/som/internal.h	/^  struct som_name_pt language_name;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_name_pt
language_objc	gdb/defs.h	/^    language_objc,		\/* Objective-C *\/$/;"	e	enum:language
language_of_main	gdb/objfiles.h	/^  enum language language_of_main = language_unknown;$/;"	m	struct:objfile_per_bfd_storage	typeref:enum:objfile_per_bfd_storage::language
language_of_main	gdb/symtab.c	/^  enum language language_of_main;$/;"	m	struct:main_info	typeref:enum:main_info::language	file:
language_opencl	gdb/defs.h	/^    language_opencl,		\/* OpenCL *\/$/;"	e	enum:language
language_pascal	gdb/defs.h	/^    language_pascal,		\/* Pascal *\/$/;"	e	enum:language
language_pass_by_reference	gdb/language.c	/^language_pass_by_reference (struct type *type)$/;"	f
language_rust	gdb/defs.h	/^    language_rust,		\/* Rust *\/$/;"	e	enum:language
language_search_unquoted_string	gdb/symtab.c	/^language_search_unquoted_string (const char *text, const char *p)$/;"	f	file:
language_sniff_from_mangled_name	gdb/language.c	/^language_sniff_from_mangled_name (const struct language_defn *lang,$/;"	f
language_specific	gdb/symtab.h	/^  language_specific;$/;"	m	struct:general_symbol_info	typeref:union:general_symbol_info::__anon1836
language_str	gdb/language.c	/^language_str (enum language lang)$/;"	f
language_string_char_type	gdb/language.c	/^language_string_char_type (const struct language_defn *la,$/;"	f
language_unknown	gdb/defs.h	/^    language_unknown,		\/* Language not known *\/$/;"	e	enum:language
languages	gdb/language.c	/^static const struct language_defn *languages[] = {$/;"	v	typeref:struct:language_defn	file:
large	zlib/examples/enough.c	/^local int large;        \/* largest code table so far *\/$/;"	v
large128	gdb/testsuite/gdb.base/float128.c	/^__float128 large128 = 1.18973149535723176508575932662800702e+4932q;$/;"	v
large_lseek	gdb/testsuite/gdb.base/bigcore.c	147;"	d	file:
large_lseek	gdb/testsuite/gdb.base/bigcore.c	151;"	d	file:
large_off_t	gdb/testsuite/gdb.base/bigcore.c	146;"	d	file:
large_off_t	gdb/testsuite/gdb.base/bigcore.c	149;"	d	file:
large_struct_by_value	gdb/testsuite/gdb.base/step-test.c	/^large_struct_by_value (struct rhomboidal r)$/;"	f
large_struct_by_value	gdb/testsuite/gdb.reverse/step-reverse.c	/^large_struct_by_value (struct rhomboidal r)$/;"	f
largest_char	readline/chardefs.h	58;"	d
largest_file_shuffle	bfd/ecofflink.c	/^  unsigned long largest_file_shuffle;$/;"	m	struct:accumulate	file:
last	bfd/elf32-xtensa.c	/^  unsigned last; \/* One past index of a last range element in the list.  *\/$/;"	m	struct:reloc_range_list_struct	file:
last	bfd/hash.c	/^  struct strtab_hash_entry *last;$/;"	m	struct:bfd_strtab_hash	typeref:struct:bfd_strtab_hash::strtab_hash_entry	file:
last	bfd/merge.c	/^  struct sec_merge_hash_entry *last;$/;"	m	struct:sec_merge_hash	typeref:struct:sec_merge_hash::sec_merge_hash_entry	file:
last	gdb/gdbserver/event-loop.c	/^    struct callback_event *last;$/;"	m	struct:__anon1858	typeref:struct:__anon1858::callback_event	file:
last	gdb/hppa-tdep.c	/^    int last;				\/* Index of last entry *\/$/;"	m	struct:hppa_unwind_info	file:
last	gdb/python/py-record-btrace.c	/^  Py_ssize_t last;$/;"	m	struct:__anon2076	file:
last	gdb/reggroups.c	/^  struct reggroup_el **last;$/;"	m	struct:reggroups	typeref:struct:reggroups::reggroup_el	file:
last	gdb/user-regs.c	/^  struct user_reg **last;$/;"	m	struct:gdb_user_regs	typeref:struct:gdb_user_regs::user_reg	file:
last	readline/support/wcwidth.c	/^  int last;$/;"	m	struct:interval	file:
last	sim/igen/gen.h	/^  int last;$/;"	m	struct:_opcode_bits
last	sim/igen/gen.h	/^  int last;$/;"	m	struct:_opcode_field
last	sim/igen/ld-decode.h	/^  int last;$/;"	m	struct:_decode_table
last	sim/igen/ld-insn.h	/^  insn_field_entry *last;$/;"	m	struct:_insn_word_entry
last	sim/igen/ld-insn.h	/^  int last;$/;"	m	struct:_insn_field_entry
last	sim/ppc/ld-decode.h	/^  int last;$/;"	m	struct:_decode_table
last	sim/ppc/ld-insn.h	/^  insn_bits *last;$/;"	m	struct:_insn_bits
last	sim/ppc/ld-insn.h	/^  insn_field *last;$/;"	m	struct:_insn_fields
last	sim/ppc/ld-insn.h	/^  int last;$/;"	m	struct:_insn_field
last	sim/ppc/ld-insn.h	/^  int last;$/;"	m	struct:_opcode_field
last	zlib/contrib/inflate86/inffast.S	/^#define last           20  \/* unsigned char* *\/$/;"	d
last	zlib/contrib/masmx64/inffas8664.c	/^\/* 24   12 *\/ unsigned char FAR *last;  \/*     r9   while in < last *\/$/;"	m	struct:inffast_ar	file:
last	zlib/examples/gzlog.c	/^    off_t last;     \/* offset of last stored block first length byte *\/$/;"	m	struct:log	file:
last	zlib/inflate.h	/^    int last;                   \/* true if processing last block *\/$/;"	m	struct:inflate_state
lastCommMask	gdb/ser-mingw.c	/^  DWORD lastCommMask;$/;"	m	struct:ser_windows_state	file:
lastFrame	gdb/stubs/m68k-stub.c	/^static Frame *lastFrame;$/;"	v	file:
lastUnit	bfd/dwarf1.c	/^  struct dwarf1_unit* lastUnit;$/;"	m	struct:dwarf1_debug	typeref:struct:dwarf1_debug::dwarf1_unit	file:
last_addr_prefix	opcodes/i386-dis.c	/^static int last_addr_prefix;$/;"	v	file:
last_addr_was_mirror	sim/rl78/mem.c	/^static int last_addr_was_mirror;$/;"	v	file:
last_alloca_header	gdb/gnulib/import/alloca.c	/^static header *last_alloca_header = NULL;       \/* -> last alloca header.  *\/$/;"	v	file:
last_alloca_header	libiberty/alloca.c	/^static header *last_alloca_header = NULL;	\/* -> last alloca header.  *\/$/;"	v	file:
last_args	sim/common/hw-tree.c	/^  char *last_args;$/;"	m	struct:_name_specifier	file:
last_args	sim/ppc/tree.c	/^  char *last_args;$/;"	m	struct:_name_specifier	file:
last_base	sim/ppc/tree.c	/^  char *last_base;$/;"	m	struct:_name_specifier	file:
last_bf	bfd/libcoff-in.h	/^  union internal_auxent last_bf;$/;"	m	struct:coff_final_link_info	typeref:union:coff_final_link_info::internal_auxent
last_bf	bfd/libcoff.h	/^  union internal_auxent last_bf;$/;"	m	struct:coff_final_link_info	typeref:union:coff_final_link_info::internal_auxent
last_bf_index	bfd/libcoff-in.h	/^  long last_bf_index;$/;"	m	struct:coff_final_link_info
last_bf_index	bfd/libcoff.h	/^  long last_bf_index;$/;"	m	struct:coff_final_link_info
last_block	zlib/contrib/minizip/zip.c	/^    linkedlist_datablock_internal* last_block;$/;"	m	struct:linkedlist_data_s	file:
last_buffer	libiberty/simple-object-common.h	/^  struct simple_object_write_section_buffer *last_buffer;$/;"	m	struct:simple_object_write_section_struct	typeref:struct:simple_object_write_section_struct::simple_object_write_section_buffer
last_call	gdb/linux-thread-db.c	/^  const char *last_call;$/;"	m	struct:check_thread_db_info	file:
last_caller	bfd/elf32-spu.c	/^  asection *last_caller;$/;"	m	struct:function_info	file:
last_char	libiberty/cp-demangle.c	/^  char last_char;$/;"	m	struct:d_print_info	file:
last_command	bfd/mach-o.h	/^  bfd_mach_o_load_command *last_command;$/;"	m	struct:mach_o_data_struct
last_comp_unit	bfd/dwarf2.c	/^  struct comp_unit *last_comp_unit;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::comp_unit	file:
last_component	gdb/gnulib/import/basename-lgpl.c	/^last_component (char const *name)$/;"	f
last_count	gdb/printcmd.c	/^static int last_count;$/;"	v	file:
last_cpu	sim/common/sim-engine.h	/^  sim_cpu *last_cpu;$/;"	m	struct:_sim_engine
last_cpu	sim/ppc/psim.c	/^  int last_cpu; \/* CPU that last (tried to) execute an instruction *\/$/;"	m	struct:_psim	file:
last_data_prefix	opcodes/i386-dis.c	/^static int last_data_prefix;$/;"	v	file:
last_displayed_addr	gdb/stack.c	/^static CORE_ADDR last_displayed_addr = 0;$/;"	v	file:
last_displayed_line	gdb/stack.c	/^static int last_displayed_line = 0;$/;"	v	file:
last_displayed_pspace	gdb/stack.c	/^static struct program_space *last_displayed_pspace = 0;$/;"	v	typeref:struct:program_space	file:
last_displayed_sal_is_valid	gdb/stack.c	/^last_displayed_sal_is_valid (void)$/;"	f
last_displayed_sal_valid	gdb/stack.c	/^static int last_displayed_sal_valid = 0;$/;"	v	file:
last_displayed_symtab	gdb/stack.c	/^static struct symtab *last_displayed_symtab = 0;$/;"	v	typeref:struct:symtab	file:
last_entry	bfd/peXXigen.c	/^  struct rsrc_entry *  last_entry;$/;"	m	struct:rsrc_dir_chain	typeref:struct:rsrc_dir_chain::rsrc_entry	file:
last_environ	gdb/gnulib/import/setenv.c	/^static char **last_environ;$/;"	v	file:
last_environ	libiberty/setenv.c	/^static char **last_environ;$/;"	v	file:
last_errno	include/gdb/callback.h	/^  int last_errno;		\/* host format *\/$/;"	m	struct:host_callback_struct
last_error	sim/rx/err.c	/^static enum execution_error last_error;$/;"	v	typeref:enum:execution_error	file:
last_error_number	gdb/windows-tdep.c	/^    uint32_t last_error_number;			\/* %fs:0x0034 *\/$/;"	m	struct:thread_information_block_32	file:
last_error_number	gdb/windows-tdep.c	/^    uint64_t last_error_number;			\/* %gs:0x0068 *\/$/;"	m	struct:thread_information_block_64	file:
last_examine_address	gdb/printcmd.c	/^static CORE_ADDR last_examine_address;$/;"	v	file:
last_examine_value	gdb/printcmd.c	/^static value_ref_ptr last_examine_value;$/;"	v	file:
last_execution	sim/cris/sim-main.h	/^  USI last_execution;$/;"	m	struct:cris_thread_info
last_family	sim/common/hw-tree.c	/^  char *last_family;$/;"	m	struct:_name_specifier	file:
last_file	bfd/libcoff-in.h	/^  struct internal_syment last_file;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_syment
last_file	bfd/libcoff.h	/^  struct internal_syment last_file;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::internal_syment
last_file	bfd/xcofflink.c	/^  struct internal_syment last_file;$/;"	m	struct:xcoff_final_link_info	typeref:struct:xcoff_final_link_info::internal_syment	file:
last_file_index	bfd/libcoff-in.h	/^  long last_file_index;$/;"	m	struct:coff_final_link_info
last_file_index	bfd/libcoff.h	/^  long last_file_index;$/;"	m	struct:coff_final_link_info
last_file_index	bfd/xcofflink.c	/^  long last_file_index;$/;"	m	struct:xcoff_final_link_info	file:
last_filetab	gdb/symtab.h	/^  struct symtab *last_filetab;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::symtab
last_flush	zlib/deflate.h	/^    int   last_flush;    \/* value of flush param for previous deflate call *\/$/;"	m	struct:internal_state
last_format	gdb/printcmd.c	/^static char last_format = 0;$/;"	v	file:
last_found_line	readline/rlprivate.h	/^  int last_found_line;$/;"	m	struct:__rl_search_context
last_fpr_regnum	gdb/frv-tdep.h	/^  last_fpr_regnum = 127,$/;"	e	enum:__anon1757
last_from	sim/d10v/interp.c	/^static char *last_from = "invalid";$/;"	v	file:
last_function	sim/ppc/ld-insn.h	/^  insn *last_function;$/;"	m	struct:_insn_table
last_function_name	gdb/dbxread.c	/^static const char *last_function_name;$/;"	v	file:
last_gpr_regnum	gdb/frv-tdep.h	/^  last_gpr_regnum = 63,$/;"	e	enum:__anon1757
last_handler	gdb/event-loop.c	/^    async_event_handler *last_handler;$/;"	m	struct:__anon1746	file:
last_handler	gdb/event-loop.c	/^    async_signal_handler *last_handler;$/;"	m	struct:__anon1745	file:
last_head	gdb/nat/linux-btrace.h	/^  __u64 last_head;$/;"	m	struct:perf_event_buffer
last_immediate	opcodes/cris-dis.c	/^static long last_immediate = 0;$/;"	v	file:
last_ind	opcodes/opc2c.c	/^  struct Indirect * last_ind;$/;"	m	struct:__anon18	typeref:struct:__anon18::Indirect	file:
last_ind	sim/m32c/opc2c.c	/^  struct Indirect *last_ind;$/;"	m	struct:__anon528	typeref:struct:__anon528::Indirect	file:
last_insn_p	sim/frv/cpu.h	/^  int last_insn_p;$/;"	m	struct:scache
last_int	opcodes/mips-dis.c	/^  unsigned int last_int;$/;"	m	struct:mips_print_arg_state	file:
last_isearch_string	readline/isearch.c	/^static char *last_isearch_string;$/;"	v	file:
last_isearch_string_len	readline/isearch.c	/^static int last_isearch_string_len;$/;"	v	file:
last_line	bfd/dwarf2.c	/^  struct line_info*	last_line;  \/* Largest VMA.  *\/$/;"	m	struct:line_sequence	typeref:struct:line_sequence::line_info	file:
last_line_listed	gdb/source.c	/^static int last_line_listed;$/;"	v	file:
last_lit	zlib/deflate.h	/^    uInt last_lit;      \/* running index in l_buf *\/$/;"	m	struct:internal_state
last_lmargin	readline/display.c	/^static int last_lmargin;$/;"	v	file:
last_load_addr	sim/erc32/func.c	/^uint32		last_load_addr = 0;$/;"	v
last_loc	bfd/elf32-xtensa.c	/^  r_reloc last_loc;$/;"	m	struct:value_map_hash_table_struct	file:
last_lock_prefix	opcodes/i386-dis.c	/^static int last_lock_prefix;$/;"	v	file:
last_mapped_page	gdb/testsuite/gdb.base/dcache-line-read-error.c	/^void *last_mapped_page;$/;"	v
last_mapping_addr	opcodes/aarch64-dis.c	/^static bfd_vma last_mapping_addr = 0;$/;"	v	file:
last_mapping_addr	opcodes/arm-dis.c	/^  bfd_vma last_mapping_addr;$/;"	m	struct:arm_private_data	file:
last_mapping_sym	opcodes/aarch64-dis.c	/^static int last_mapping_sym = -1;$/;"	v	file:
last_mapping_sym	opcodes/arm-dis.c	/^  int last_mapping_sym;$/;"	m	struct:arm_private_data	file:
last_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          last_mask_cycles;$/;"	m	struct:interrupts
last_max_alignment	gdb/compile/compile-object-load.c	/^  CORE_ADDR last_max_alignment;$/;"	m	struct:setup_sections_data	file:
last_model	sim/ppc/ld-insn.h	/^model *last_model;$/;"	v
last_model_data	sim/ppc/ld-insn.h	/^insn *last_model_data;$/;"	v
last_model_function	sim/ppc/ld-insn.h	/^insn *last_model_function;$/;"	v
last_model_internal	sim/ppc/ld-insn.h	/^insn *last_model_internal;$/;"	v
last_model_macro	sim/ppc/ld-insn.h	/^insn *last_model_macro;$/;"	v
last_model_static	sim/ppc/ld-insn.h	/^insn *last_model_static;$/;"	v
last_name	libiberty/cp-demangle.h	/^  struct demangle_component *last_name;$/;"	m	struct:d_info	typeref:struct:d_info::demangle_component
last_name	sim/common/hw-tree.c	/^  char *last_name;$/;"	m	struct:_name_specifier	file:
last_name	sim/ppc/tree.c	/^  char *last_name;$/;"	m	struct:_name_specifier	file:
last_nonopt	libiberty/getopt.c	/^static int last_nonopt;$/;"	v	file:
last_open_fd	sim/cris/sim-main.h	/^  USI last_open_fd;$/;"	m	struct:_sim_cpu
last_open_flags	sim/cris/sim-main.h	/^  USI last_open_flags;$/;"	m	struct:_sim_cpu
last_option	gdb/location.h	/^  const char *last_option = NULL;$/;"	m	struct:explicit_completion_info
last_oscillator	sim/m68hc11/dv-m68hc11.c	/^  int              last_oscillator;$/;"	m	struct:m68hc11cpu	file:
last_point_nr	sim/common/sim-watch.h	/^  int last_point_nr;$/;"	m	struct:_sim_watchpoints
last_program_space_num	gdb/progspace.c	/^int last_program_space_num = 0;$/;"	v
last_prot	gdb/compile/compile-object-load.c	/^  unsigned last_prot;$/;"	m	struct:setup_sections_data	file:
last_pseudo_regnum	gdb/frv-tdep.h	/^  last_pseudo_regnum = accg7_regnum,$/;"	e	enum:__anon1757
last_ptid	gdb/gdbserver/server.h	/^  ptid_t last_ptid;$/;"	m	struct:client_state
last_r	zlib/contrib/inflate86/inffast.S	/^#define last_r %ebx$/;"	d
last_readline_init_file	readline/bind.c	/^static char *last_readline_init_file = (char *)NULL;$/;"	v	file:
last_reg_type	opcodes/mips-dis.c	/^  enum mips_reg_operand_type last_reg_type;$/;"	m	struct:mips_print_arg_state	typeref:enum:mips_print_arg_state::mips_reg_operand_type	file:
last_regno	opcodes/mips-dis.c	/^  unsigned int last_regno;$/;"	m	struct:mips_print_arg_state	file:
last_regnum	gdb/riscv-tdep.c	/^  int last_regnum;$/;"	m	struct:riscv_arg_reg	file:
last_repnz_prefix	opcodes/i386-dis.c	/^static int last_repnz_prefix;$/;"	v	file:
last_repz_prefix	opcodes/i386-dis.c	/^static int last_repz_prefix;$/;"	v	file:
last_result	gdb/linux-thread-db.c	/^  td_err_e last_result;$/;"	m	struct:check_thread_db_info	file:
last_resume_kind	gdb/gdbserver/gdbthread.h	/^  enum resume_kind last_resume_kind;$/;"	m	struct:thread_info	typeref:enum:thread_info::resume_kind
last_resume_kind	gdb/linux-nat.h	/^  enum resume_kind last_resume_kind;$/;"	m	struct:lwp_info	typeref:enum:lwp_info::resume_kind
last_resume_sig	gdb/remote.c	/^  gdb_signal last_resume_sig = GDB_SIGNAL_0;$/;"	m	struct:private_thread_info	file:
last_resume_step	gdb/remote.c	/^  int last_resume_step = 0;$/;"	m	struct:private_thread_info	file:
last_rex_prefix	opcodes/i386-dis.c	/^static int last_rex_prefix;$/;"	v	file:
last_sec	bfd/elf32-nios2.c	/^      asection *first_sec, *last_sec;$/;"	m	struct:elf32_nios2_link_hash_table::map_stub	file:
last_section	libiberty/simple-object-common.h	/^  simple_object_write_section *last_section;$/;"	m	struct:simple_object_write_struct
last_section	opcodes/xtensa-dis.c	/^  asection *last_section;$/;"	m	struct:dis_private	file:
last_section_first	gdb/compile/compile-object-load.c	/^  asection *last_section_first;$/;"	m	struct:setup_sections_data	file:
last_seg_prefix	opcodes/i386-dis.c	/^static int last_seg_prefix;$/;"	v	file:
last_segname	sim/d10v/interp.c	/^static char *last_segname = "invalid";$/;"	v	file:
last_sig	gdb/gdbserver/win32-low.c	/^static enum gdb_signal last_sig = GDB_SIGNAL_0;$/;"	v	typeref:enum:gdb_signal	file:
last_sig	gdb/windows-nat.c	/^static enum gdb_signal last_sig = GDB_SIGNAL_0;$/;"	v	typeref:enum:gdb_signal	file:
last_size	gdb/compile/compile-object-load.c	/^  CORE_ADDR last_size;$/;"	m	struct:setup_sections_data	file:
last_size	gdb/printcmd.c	/^static char last_size = 'w';$/;"	v	file:
last_source_error	gdb/source.c	/^static int last_source_error = 0;$/;"	v	file:
last_source_file	gdb/buildsym.c	/^static char *last_source_file;$/;"	v	file:
last_source_start_addr	gdb/buildsym.h	/^EXTERN CORE_ADDR last_source_start_addr;$/;"	v
last_source_visited	gdb/source.c	/^static struct symtab *last_source_visited = NULL;$/;"	v	typeref:struct:symtab	file:
last_spr_regnum	gdb/frv-tdep.h	/^  last_spr_regnum = 165,$/;"	e	enum:__anon1757
last_status	gdb/gdbserver/gdbthread.h	/^  struct target_waitstatus last_status;$/;"	m	struct:thread_info	typeref:struct:thread_info::target_waitstatus
last_status	gdb/gdbserver/linux-low.h	/^  int last_status;$/;"	m	struct:lwp_info
last_status	gdb/gdbserver/server.h	/^  struct target_waitstatus last_status;$/;"	m	struct:client_state	typeref:struct:client_state::target_waitstatus
last_stub_sec	bfd/elf32-nios2.c	/^      asection *first_stub_sec, *last_stub_sec;$/;"	m	struct:elf32_nios2_link_hash_table::map_stub	file:
last_symndx	bfd/libcoff-in.h	/^  unsigned long last_symndx;$/;"	m	struct:xcoff_section_tdata
last_symndx	bfd/libcoff.h	/^  unsigned long last_symndx;$/;"	m	struct:xcoff_section_tdata
last_syscall	sim/cris/sim-main.h	/^  USI last_syscall;$/;"	m	struct:_sim_cpu
last_thread_of_process_p	gdb/gdbserver/linux-low.c	/^last_thread_of_process_p (int pid)$/;"	f	file:
last_ticks	sim/mips/dv-tx3904tmr.c	/^  signed_8 last_ticks; \/* time at last deliver_*_tick call *\/$/;"	m	struct:tx3904tmr	file:
last_to	sim/d10v/interp.c	/^static char *last_to = "invalid";$/;"	v	file:
last_token	gdb/macroexp.c	/^  int last_token = -1;$/;"	m	struct:macro_buffer	file:
last_tracepoint	gdb/gdbserver/tracepoint.c	/^static struct tracepoint *last_tracepoint;$/;"	v	typeref:struct:tracepoint	file:
last_type	opcodes/aarch64-dis.c	/^static enum map_type last_type;$/;"	v	typeref:enum:map_type	file:
last_type	opcodes/arm-dis.c	/^  enum map_type last_type;$/;"	m	struct:arm_private_data	typeref:enum:arm_private_data::map_type	file:
last_unit	sim/common/hw-tree.c	/^  char *last_unit;$/;"	m	struct:_name_specifier	file:
last_unit	sim/ppc/tree.c	/^  char *last_unit;$/;"	m	struct:_name_specifier	file:
last_used	gdb/dwarf2read.c	/^  int last_used = 0;$/;"	m	struct:dwarf2_cu	file:
last_visible_line	gdb/tui/tui-data.h	/^  int last_visible_line;    \/* Index of last visible line.  *\/$/;"	m	struct:tui_gen_win_info
last_wait_event_ptid	gdb/gdbserver/lynx-low.c	/^  ptid_t last_wait_event_ptid;$/;"	m	struct:process_info_private	file:
last_waitpid_time	gdb/testsuite/gdb.threads/slow-waitpid.c	/^static struct timeval last_waitpid_time = { 0, 0 };$/;"	v	typeref:struct:timeval	file:
last_wdog_time	sim/cris/dv-rv.c	/^  struct timeval last_wdog_time;$/;"	m	struct:_hw_rv_device	typeref:struct:_hw_rv_device::timeval	file:
lastc	readline/rlprivate.h	/^  int lastc;$/;"	m	struct:__rl_search_context
lastfunc	readline/readline.h	/^  rl_command_func_t *lastfunc;$/;"	m	struct:readline_state
lastmemoff	include/coff/xcoff.h	/^  char lastmemoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
lastmemoff	include/coff/xcoff.h	/^  char lastmemoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr
lastruct	bfd/xsym.h	/^      lastruct;$/;"	m	union:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1069
laststart_offset	libiberty/regex.c	/^  pattern_offset_t laststart_offset;$/;"	m	struct:__anon1185	file:
latch	sim/bfin/dv-bfin_pint.c	/^  bu32 latch;$/;"	m	struct:bfin_pint	file:
lateabtSig	sim/arm/armdefs.h	/^  unsigned lateabtSig;$/;"	m	struct:ARMul_State
latency	sim/frv/cache.h	/^  int latency;$/;"	m	struct:__anon238
layout_completer	gdb/tui/tui-layout.c	/^layout_completer (struct cmd_list_element *ignore,$/;"	f	file:
layout_def	gdb/tui/tui-data.c	/^static struct tui_layout_def layout_def = {$/;"	v	typeref:struct:tui_layout_def	file:
layout_sections_again	bfd/elf32-arm.c	/^  void (*layout_sections_again) (void);$/;"	m	struct:elf32_arm_link_hash_table	file:
layout_sections_again	bfd/elf32-hppa.c	/^  void (*layout_sections_again) (void);$/;"	m	struct:elf32_hppa_link_hash_table	file:
layout_sections_again	bfd/elf32-metag.c	/^  void (*layout_sections_again) (void);$/;"	m	struct:elf_metag_link_hash_table	file:
layout_sections_again	bfd/elf32-nios2.c	/^    void (*layout_sections_again) (void);$/;"	m	struct:elf32_nios2_link_hash_table	file:
layout_sections_again	bfd/elf64-ppc.h	/^  void (*layout_sections_again) (void);$/;"	m	struct:ppc64_elf_params
layout_sections_again	bfd/elfnn-aarch64.c	/^  void (*layout_sections_again) (void);$/;"	m	struct:elf_aarch64_link_hash_table	file:
lazy	gdb/value.c	/^  unsigned int lazy : 1;$/;"	m	struct:value	file:
lazy_bind_content	bfd/mach-o.h	/^  unsigned char *lazy_bind_content;$/;"	m	struct:bfd_mach_o_dyld_info_command
lazy_bind_off	bfd/mach-o.h	/^  unsigned int lazy_bind_off;$/;"	m	struct:bfd_mach_o_dyld_info_command
lazy_bind_off	include/mach-o/external.h	/^  unsigned char lazy_bind_off[4];$/;"	m	struct:mach_o_dyld_info_command_external
lazy_bind_size	bfd/mach-o.h	/^  unsigned int lazy_bind_size;$/;"	m	struct:bfd_mach_o_dyld_info_command
lazy_bind_size	include/mach-o/external.h	/^  unsigned char lazy_bind_size[4];$/;"	m	struct:mach_o_dyld_info_command_external
lazy_ibt_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_lazy_plt_layout *lazy_ibt_plt;$/;"	m	struct:elf_x86_init_table	typeref:struct:elf_x86_init_table::elf_x86_lazy_plt_layout
lazy_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_lazy_plt_layout *lazy_plt;$/;"	m	struct:elf_x86_init_table	typeref:struct:elf_x86_init_table::elf_x86_lazy_plt_layout
lazy_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_lazy_plt_layout *lazy_plt;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::elf_x86_lazy_plt_layout
lazy_str	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  const char *lazy_str;$/;"	m	struct:lazystring	file:
lazy_str	gdb/testsuite/gdb.python/py-prettyprint.c	/^  const char *lazy_str;$/;"	m	struct:lazystring	file:
lazy_string_functions	gdb/guile/scm-lazy-string.c	/^static const scheme_function lazy_string_functions[] =$/;"	v	file:
lazy_string_object	gdb/python/py-lazy-string.c	/^} lazy_string_object;$/;"	t	typeref:struct:__anon2085	file:
lazy_string_object_getset	gdb/python/py-lazy-string.c	/^static gdb_PyGetSetDef lazy_string_object_getset[] = {$/;"	v	file:
lazy_string_object_methods	gdb/python/py-lazy-string.c	/^static PyMethodDef lazy_string_object_methods[] = {$/;"	v	file:
lazy_string_object_type	gdb/python/py-lazy-string.c	/^PyTypeObject lazy_string_object_type = {$/;"	v
lazy_string_smob	gdb/guile/scm-lazy-string.c	/^} lazy_string_smob;$/;"	t	typeref:struct:__anon1870	file:
lazy_string_smob_name	gdb/guile/scm-lazy-string.c	/^static const char lazy_string_smob_name[] = "gdb:lazy-string";$/;"	v	file:
lazy_string_smob_tag	gdb/guile/scm-lazy-string.c	/^static scm_t_bits lazy_string_smob_tag;$/;"	v	file:
lazy_stub_count	bfd/elfxx-mips.c	/^  bfd_vma lazy_stub_count;$/;"	m	struct:mips_elf_link_hash_table	file:
lazyplt	bfd/elf32-bfin.c	/^  unsigned lazyplt:1;$/;"	m	struct:bfinfdpic_relocs_info	file:
lazyplt	bfd/elf32-frv.c	/^  unsigned lazyplt:1;$/;"	m	struct:frvfdpic_relocs_info	file:
lazystring	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct lazystring {$/;"	s	file:
lazystring	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct lazystring {$/;"	s	file:
lb	opcodes/bfin-dis.c	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:saved_state	file:
lb	sim/bfin/bfin-sim.h	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:bfin_cpu_state
lb	sim/common/sim-events.c	/^  unsigned lb;$/;"	m	struct:_sim_event	file:
lb64	sim/common/sim-events.c	/^  unsigned64 lb64;$/;"	m	struct:_sim_event	file:
lb_condition	opcodes/s12z-dis.c	/^static const char *lb_condition[] =$/;"	v	file:
lbasename	libiberty/lbasename.c	/^lbasename (const char *name)$/;"	f
lbeg	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t lbeg;$/;"	m	struct:__anon1846
lbeg_regnum	gdb/xtensa-tdep.h	/^  int lbeg_regnum;		\/* Register numbers for count regs.  *\/$/;"	m	struct:gdbarch_tdep
lbrac_mismatch_complaint	gdb/dbxread.c	/^lbrac_mismatch_complaint (int arg1)$/;"	f	file:
lbreaks	readline/display.c	/^    int *lbreaks;$/;"	m	struct:line_state	file:
lbrflag	include/vms/lbr.h	/^  unsigned char lbrflag;$/;"	m	struct:vms_mhd
lbrver	include/vms/lbr.h	/^  unsigned char lbrver[32];$/;"	m	struct:vms_lhd
lbsize	readline/display.c	/^    int lbsize;$/;"	m	struct:line_state	file:
lbt_top	gdb/loongarch-tdep.h	/^    int lbt_top;$/;"	m	struct:gdbarch_tdep::__anon2058
lbu	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lbui	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
lbur	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lc	opcodes/bfin-dis.c	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:saved_state	file:
lc	sim/bfin/bfin-sim.h	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:bfin_cpu_state
lchmodat	gdb/gnulib/import/openat.h	/^lchmodat (int fd, char const *file, mode_t mode)$/;"	f
lchownat	gdb/gnulib/import/openat.h	/^lchownat (int fd, char const *file, uid_t owner, gid_t group)$/;"	f
lcl_head	bfd/dwarf2.c	/^  struct line_info*	lcl_head;   \/* Local head; used in 'add_line_info'.  *\/$/;"	m	struct:line_info_table	typeref:struct:line_info_table::line_info	file:
lcode	zlib/contrib/inflate86/inffast.S	/^#define lcode           8  \/* code* *\/$/;"	d
lcode	zlib/contrib/masmx64/inffas8664.c	/^\/* 64   32 *\/ code const FAR *lcode;    \/* ebp rbp  local strm->lencode *\/$/;"	m	struct:inffast_ar	file:
lcomm_sym	bfd/elf.c	/^static const asymbol lcomm_sym$/;"	v	file:
lcount	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t lcount;$/;"	m	struct:__anon1846
lcount_regnum	gdb/xtensa-tdep.h	/^  int lcount_regnum;$/;"	m	struct:gdbarch_tdep
lcr	sim/lm32/dv-lm32uart.c	/^  unsigned char lcr;$/;"	m	struct:lm32uart	file:
lcr_regnum	gdb/frv-tdep.h	/^  lcr_regnum = 146,$/;"	e	enum:__anon1757
lcurly	gdb/c-exp.y	/^lcurly	:	'{'$/;"	l
lcurly	gdb/go-exp.y	/^lcurly	:	'{'$/;"	l
ld	bfd/bfd.c	/^  long double ld;$/;"	m	union:_bfd_doprnt_args	file:
ld	gdb/gnulib/import/float.in.h	/^    long double ld;$/;"	m	union:gl_long_double_union
ld	gdb/testsuite/gdb.arch/ppc-longdouble.c	/^long double ld;$/;"	v
ld	gdb/testsuite/gdb.base/float128.c	/^long double ld;$/;"	v
ld	include/aout/sun4.h	/^  bfd_byte ld[4];$/;"	m	struct:external_sun4_dynamic
ld	sim/arm/maverick.c	/^  long double ld;		\/* Acc registers are 72-bits.  *\/$/;"	m	union:maverick_acc_regs	file:
ld	sim/arm/wrapper.c	/^  long double ld;		\/* Acc registers are 72-bits.  *\/$/;"	m	union:maverick_acc_regs	file:
ld_18bit_decode	opcodes/s12z-dis.c	/^ld_18bit_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
ld_buckets	include/aout/sun4.h	/^  bfd_byte ld_buckets[4];$/;"	m	struct:external_sun4_dynamic_link
ld_buckets	include/aout/sun4.h	/^  unsigned long ld_buckets;$/;"	m	struct:internal_sun4_dynamic_link
ld_d_r	opcodes/z80-dis.c	/^ld_d_r(struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
ld_got	include/aout/sun4.h	/^  bfd_byte ld_got[4];$/;"	m	struct:external_sun4_dynamic_link
ld_got	include/aout/sun4.h	/^  unsigned long ld_got;$/;"	m	struct:internal_sun4_dynamic_link
ld_hash	include/aout/sun4.h	/^  bfd_byte ld_hash[4];$/;"	m	struct:external_sun4_dynamic_link
ld_hash	include/aout/sun4.h	/^  unsigned long ld_hash;$/;"	m	struct:internal_sun4_dynamic_link
ld_info	gdb/rs6000-aix-tdep.c	/^struct ld_info$/;"	s	file:
ld_info32_desc	gdb/rs6000-aix-tdep.c	/^static const struct ld_info_desc ld_info32_desc =$/;"	v	typeref:struct:ld_info_desc	file:
ld_info64_desc	gdb/rs6000-aix-tdep.c	/^static const struct ld_info_desc ld_info64_desc =$/;"	v	typeref:struct:ld_info_desc	file:
ld_info_desc	gdb/rs6000-aix-tdep.c	/^struct ld_info_desc$/;"	s	file:
ld_loaded	include/aout/sun4.h	/^  bfd_byte ld_loaded[4];$/;"	m	struct:external_sun4_dynamic_link
ld_loaded	include/aout/sun4.h	/^  unsigned long ld_loaded;$/;"	m	struct:internal_sun4_dynamic_link
ld_need	include/aout/sun4.h	/^  bfd_byte ld_need[4];$/;"	m	struct:external_sun4_dynamic_link
ld_need	include/aout/sun4.h	/^  unsigned long ld_need;$/;"	m	struct:internal_sun4_dynamic_link
ld_plt	include/aout/sun4.h	/^  bfd_byte ld_plt[4];$/;"	m	struct:external_sun4_dynamic_link
ld_plt	include/aout/sun4.h	/^  unsigned long ld_plt;$/;"	m	struct:internal_sun4_dynamic_link
ld_plt_sz	include/aout/sun4.h	/^  bfd_byte ld_plt_sz[4];$/;"	m	struct:external_sun4_dynamic_link
ld_plt_sz	include/aout/sun4.h	/^  unsigned long ld_plt_sz;$/;"	m	struct:internal_sun4_dynamic_link
ld_plugin_add_input_file	include/plugin-api.h	/^(*ld_plugin_add_input_file) (const char *pathname);$/;"	t	typeref:enum:ld_plugin_add_input_file
ld_plugin_add_input_library	include/plugin-api.h	/^(*ld_plugin_add_input_library) (const char *libname);$/;"	t	typeref:enum:ld_plugin_add_input_library
ld_plugin_add_symbols	include/plugin-api.h	/^(*ld_plugin_add_symbols) (void *handle, int nsyms,$/;"	t	typeref:enum:ld_plugin_add_symbols
ld_plugin_all_symbols_read_handler	include/plugin-api.h	/^(*ld_plugin_all_symbols_read_handler) (void);$/;"	t	typeref:enum:ld_plugin_all_symbols_read_handler
ld_plugin_allow_section_ordering	include/plugin-api.h	/^(*ld_plugin_allow_section_ordering) (void);$/;"	t	typeref:enum:ld_plugin_allow_section_ordering
ld_plugin_allow_unique_segment_for_sections	include/plugin-api.h	/^(*ld_plugin_allow_unique_segment_for_sections) (void);$/;"	t	typeref:enum:ld_plugin_allow_unique_segment_for_sections
ld_plugin_api_version	include/plugin-api.h	/^enum ld_plugin_api_version$/;"	g
ld_plugin_claim_file_handler	include/plugin-api.h	/^(*ld_plugin_claim_file_handler) ($/;"	t	typeref:enum:ld_plugin_claim_file_handler
ld_plugin_cleanup_handler	include/plugin-api.h	/^(*ld_plugin_cleanup_handler) (void);$/;"	t	typeref:enum:ld_plugin_cleanup_handler
ld_plugin_get_input_file	include/plugin-api.h	/^(*ld_plugin_get_input_file) (const void *handle,$/;"	t	typeref:enum:ld_plugin_get_input_file
ld_plugin_get_input_section_alignment	include/plugin-api.h	/^(*ld_plugin_get_input_section_alignment) (const struct ld_plugin_section section,$/;"	t	typeref:enum:ld_plugin_get_input_section_alignment
ld_plugin_get_input_section_contents	include/plugin-api.h	/^(*ld_plugin_get_input_section_contents) (const struct ld_plugin_section section,$/;"	t	typeref:enum:ld_plugin_get_input_section_contents
ld_plugin_get_input_section_count	include/plugin-api.h	/^(*ld_plugin_get_input_section_count) (const void* handle, unsigned int *count);$/;"	t	typeref:enum:ld_plugin_get_input_section_count
ld_plugin_get_input_section_name	include/plugin-api.h	/^(*ld_plugin_get_input_section_name) (const struct ld_plugin_section section,$/;"	t	typeref:enum:ld_plugin_get_input_section_name
ld_plugin_get_input_section_size	include/plugin-api.h	/^(*ld_plugin_get_input_section_size) (const struct ld_plugin_section section,$/;"	t	typeref:enum:ld_plugin_get_input_section_size
ld_plugin_get_input_section_type	include/plugin-api.h	/^(*ld_plugin_get_input_section_type) (const struct ld_plugin_section section,$/;"	t	typeref:enum:ld_plugin_get_input_section_type
ld_plugin_get_symbols	include/plugin-api.h	/^(*ld_plugin_get_symbols) (const void *handle, int nsyms,$/;"	t	typeref:enum:ld_plugin_get_symbols
ld_plugin_get_view	include/plugin-api.h	/^(*ld_plugin_get_view) (const void *handle, const void **viewp);$/;"	t	typeref:enum:ld_plugin_get_view
ld_plugin_get_wrap_symbols	include/plugin-api.h	/^(*ld_plugin_get_wrap_symbols) (uint64_t *num_symbols,$/;"	t	typeref:enum:ld_plugin_get_wrap_symbols
ld_plugin_input_file	include/plugin-api.h	/^struct ld_plugin_input_file$/;"	s
ld_plugin_level	include/plugin-api.h	/^enum ld_plugin_level$/;"	g
ld_plugin_message	include/plugin-api.h	/^(*ld_plugin_message) (int level, const char *format, ...);$/;"	t	typeref:enum:ld_plugin_message
ld_plugin_new_input_handler	include/plugin-api.h	/^(*ld_plugin_new_input_handler) (const struct ld_plugin_input_file *file);$/;"	t	typeref:enum:ld_plugin_new_input_handler
ld_plugin_object_p	bfd/plugin.c	/^static const bfd_target *(*ld_plugin_object_p) (bfd *);$/;"	v	file:
ld_plugin_onload	include/plugin-api.h	/^(*ld_plugin_onload) (struct ld_plugin_tv *tv);$/;"	t	typeref:enum:ld_plugin_onload
ld_plugin_output_file_type	include/plugin-api.h	/^enum ld_plugin_output_file_type$/;"	g
ld_plugin_register_all_symbols_read	include/plugin-api.h	/^(*ld_plugin_register_all_symbols_read) ($/;"	t	typeref:enum:ld_plugin_register_all_symbols_read
ld_plugin_register_claim_file	include/plugin-api.h	/^(*ld_plugin_register_claim_file) (ld_plugin_claim_file_handler handler);$/;"	t	typeref:enum:ld_plugin_register_claim_file
ld_plugin_register_cleanup	include/plugin-api.h	/^(*ld_plugin_register_cleanup) (ld_plugin_cleanup_handler handler);$/;"	t	typeref:enum:ld_plugin_register_cleanup
ld_plugin_register_new_input	include/plugin-api.h	/^(*ld_plugin_register_new_input) (ld_plugin_new_input_handler handler);$/;"	t	typeref:enum:ld_plugin_register_new_input
ld_plugin_release_input_file	include/plugin-api.h	/^(*ld_plugin_release_input_file) (const void *handle);$/;"	t	typeref:enum:ld_plugin_release_input_file
ld_plugin_section	include/plugin-api.h	/^struct ld_plugin_section$/;"	s
ld_plugin_set_extra_library_path	include/plugin-api.h	/^(*ld_plugin_set_extra_library_path) (const char *path);$/;"	t	typeref:enum:ld_plugin_set_extra_library_path
ld_plugin_status	include/plugin-api.h	/^enum ld_plugin_status$/;"	g
ld_plugin_symbol	include/plugin-api.h	/^struct ld_plugin_symbol$/;"	s
ld_plugin_symbol_kind	include/plugin-api.h	/^enum ld_plugin_symbol_kind$/;"	g
ld_plugin_symbol_resolution	include/plugin-api.h	/^enum ld_plugin_symbol_resolution$/;"	g
ld_plugin_symbol_visibility	include/plugin-api.h	/^enum ld_plugin_symbol_visibility$/;"	g
ld_plugin_tag	include/plugin-api.h	/^enum ld_plugin_tag$/;"	g
ld_plugin_tv	include/plugin-api.h	/^struct ld_plugin_tv$/;"	s
ld_plugin_unique_segment_for_sections	include/plugin-api.h	/^(*ld_plugin_unique_segment_for_sections) ($/;"	t	typeref:enum:ld_plugin_unique_segment_for_sections
ld_plugin_update_section_order	include/plugin-api.h	/^(*ld_plugin_update_section_order) (const struct ld_plugin_section *section_list,$/;"	t	typeref:enum:ld_plugin_update_section_order
ld_r_d	opcodes/z80-dis.c	/^ld_r_d (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
ld_r_n	opcodes/z80-dis.c	/^ld_r_n (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
ld_r_r	opcodes/z80-dis.c	/^ld_r_r (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
ld_rel	include/aout/sun4.h	/^  bfd_byte ld_rel[4];$/;"	m	struct:external_sun4_dynamic_link
ld_rel	include/aout/sun4.h	/^  unsigned long ld_rel;$/;"	m	struct:internal_sun4_dynamic_link
ld_rules	include/aout/sun4.h	/^  bfd_byte ld_rules[4];$/;"	m	struct:external_sun4_dynamic_link
ld_rules	include/aout/sun4.h	/^  unsigned long ld_rules;$/;"	m	struct:internal_sun4_dynamic_link
ld_so_xfer_auxv	gdb/auxv.c	/^ld_so_xfer_auxv (gdb_byte *readbuf,$/;"	f	file:
ld_stab	include/aout/sun4.h	/^  bfd_byte ld_stab[4];$/;"	m	struct:external_sun4_dynamic_link
ld_stab	include/aout/sun4.h	/^  unsigned long ld_stab;$/;"	m	struct:internal_sun4_dynamic_link
ld_stab_hash	include/aout/sun4.h	/^  bfd_byte ld_stab_hash[4];$/;"	m	struct:external_sun4_dynamic_link
ld_stab_hash	include/aout/sun4.h	/^  unsigned long ld_stab_hash;$/;"	m	struct:internal_sun4_dynamic_link
ld_stmac	sim/testsuite/sim/h8300/mac.s	/^ld_stmac:$/;"	l
ld_symb_size	include/aout/sun4.h	/^  bfd_byte ld_symb_size[4];$/;"	m	struct:external_sun4_dynamic_link
ld_symb_size	include/aout/sun4.h	/^  unsigned long ld_symb_size;$/;"	m	struct:internal_sun4_dynamic_link
ld_symbols	include/aout/sun4.h	/^  bfd_byte ld_symbols[4];$/;"	m	struct:external_sun4_dynamic_link
ld_symbols	include/aout/sun4.h	/^  unsigned long ld_symbols;$/;"	m	struct:internal_sun4_dynamic_link
ld_text	include/aout/sun4.h	/^  bfd_byte ld_text[4];$/;"	m	struct:external_sun4_dynamic_link
ld_text	include/aout/sun4.h	/^  unsigned long ld_text;$/;"	m	struct:internal_sun4_dynamic_link
ld_v_v	opcodes/z80-dis.c	/^ld_v_v (struct buffer * buf, disassemble_info * info, char* txt)$/;"	f	file:
ld_version	include/aout/sun4.h	/^  bfd_byte ld_version[4];$/;"	m	struct:external_sun4_dynamic
lda_opcode	gdb/alpha-tdep.c	/^static const int lda_opcode = 0x08;$/;"	v	file:
ldbank_1	sim/testsuite/sim/sh/resbank.s	/^ldbank_1:$/;"	l
ldbl_308	gdb/testsuite/gdb.base/ldbl_e308.c	/^long double ldbl_308 = 2.0;$/;"	v
ldc	gdb/testsuite/gdb.base/callfuncs.c	/^  long double _Complex ldc;$/;"	m	struct:struct1	file:
ldc	gdb/testsuite/gdb.base/funcargs.c	/^long double _Complex ldc = 5.0L + 6.0iL;$/;"	v
ldc1	gdb/testsuite/gdb.base/callfuncs.c	/^long double _Complex ldc1 = 1.0L + 1.0Li;$/;"	v
ldc1	gdb/testsuite/gdb.base/varargs.c	/^long double _Complex ldc1 = 1.0L + 1.0Li;$/;"	v
ldc2	gdb/testsuite/gdb.base/callfuncs.c	/^long double _Complex ldc2 = 2.0L + 2.0Li;$/;"	v
ldc2	gdb/testsuite/gdb.base/varargs.c	/^long double _Complex ldc2 = 2.0L + 2.0Li;$/;"	v
ldc3	gdb/testsuite/gdb.base/callfuncs.c	/^long double _Complex ldc3 = 3.0L + 3.0Li;$/;"	v
ldc3	gdb/testsuite/gdb.base/varargs.c	/^long double _Complex ldc3 = 3.0L + 3.0Li;$/;"	v
ldc4	gdb/testsuite/gdb.base/callfuncs.c	/^long double _Complex ldc4 = 4.0L + 4.0Li;$/;"	v
ldc4	gdb/testsuite/gdb.base/varargs.c	/^long double _Complex ldc4 = 4.0L + 4.0Li;$/;"	v
ldc_abs16_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_abs16_ccr:$/;"	l
ldc_abs16_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_abs16_exr:$/;"	l
ldc_abs32_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_abs32_ccr:$/;"	l
ldc_abs32_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_abs32_exr:$/;"	l
ldc_disp16_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_disp16_ccr:$/;"	l
ldc_disp16_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_disp16_exr:$/;"	l
ldc_disp32_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_disp32_ccr:$/;"	l
ldc_disp32_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_disp32_exr:$/;"	l
ldc_imm8_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_imm8_ccr:$/;"	l
ldc_imm8_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_imm8_exr:$/;"	l
ldc_ind_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_ind_ccr:$/;"	l
ldc_ind_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_ind_exr:$/;"	l
ldc_postinc_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_postinc_ccr:$/;"	l
ldc_postinc_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_postinc_exr:$/;"	l
ldc_reg8_ccr	sim/testsuite/sim/h8300/ldc.s	/^ldc_reg8_ccr:$/;"	l
ldc_reg8_exr	sim/testsuite/sim/h8300/ldc.s	/^ldc_reg8_exr:	$/;"	l
ldc_reg_sbr	sim/testsuite/sim/h8300/ldc.s	/^ldc_reg_sbr:	$/;"	l
ldc_reg_vbr	sim/testsuite/sim/h8300/ldc.s	/^ldc_reg_vbr:	$/;"	l
ldd	include/aout/sun4.h	/^  bfd_byte ldd[4];$/;"	m	struct:external_sun4_dynamic
ldexpf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ldexpf);$/;"	v
ldexpf	gdb/gnulib/import/math.in.h	1166;"	d
ldexpf	gdb/gnulib/import/math.in.h	1172;"	d
ldexpl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (ldexpl);$/;"	v
ldexpl	gdb/gnulib/import/math.in.h	1182;"	d
ldexpl	gdb/gnulib/import/math.in.h	1183;"	d
ldexpl	gdb/gnulib/import/math.in.h	1199;"	d
ldhdr	bfd/xcofflink.c	/^  struct internal_ldhdr ldhdr;$/;"	m	struct:xcoff_link_hash_table	typeref:struct:xcoff_link_hash_table::internal_ldhdr	file:
ldindx	include/coff/xcoff.h	/^  long ldindx;$/;"	m	struct:xcoff_link_hash_entry
ldinfo_dataorg	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_dataorg;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_dataorg	include/coff/rs6000.h	/^  unsigned char ldinfo_dataorg[4];$/;"	m	struct:external_ld_info32
ldinfo_datasize	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_datasize;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_datasize	include/coff/rs6000.h	/^  unsigned char ldinfo_datasize[4];$/;"	m	struct:external_ld_info32
ldinfo_fd	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_fd;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_filename	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_filename;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_filename	include/coff/rs6000.h	/^  unsigned char ldinfo_filename[2];$/;"	m	struct:external_ld_info32
ldinfo_next	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_next;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_next	include/coff/rs6000.h	/^  unsigned char ldinfo_next[4];$/;"	m	struct:external_ld_info32
ldinfo_textorg	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_textorg;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_textorg	include/coff/rs6000.h	/^  unsigned char ldinfo_textorg[4];$/;"	m	struct:external_ld_info32
ldinfo_textsize	gdb/rs6000-aix-tdep.c	/^  struct field_info ldinfo_textsize;$/;"	m	struct:ld_info_desc	typeref:struct:ld_info_desc::field_info	file:
ldinfo_textsize	include/coff/rs6000.h	/^  unsigned char ldinfo_textsize[4];$/;"	m	struct:external_ld_info32
ldirname	gdb/utils.c	/^ldirname (const char *filename)$/;"	f
ldl_l_opcode	gdb/alpha-tdep.c	/^static const int ldl_l_opcode = 0x2a;$/;"	v	file:
ldm	opcodes/sparc-opc.c	2309;"	d	file:
ldm	opcodes/sparc-opc.c	2325;"	d	file:
ldm1	sim/testsuite/sim/aarch64/fstur.s	/^ldm1:$/;"	l
ldm_2reg	sim/testsuite/sim/h8300/ldm.s	/^ldm_2reg:$/;"	l
ldm_3reg	sim/testsuite/sim/h8300/ldm.s	/^ldm_3reg:$/;"	l
ldm_4reg	sim/testsuite/sim/h8300/ldm.s	/^ldm_4reg:$/;"	l
ldm_stm_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^ldm_stm_tests:$/;"	l
ldma	opcodes/sparc-opc.c	2327;"	d	file:
ldma	opcodes/sparc-opc.c	2339;"	d	file:
ldmax	sim/testsuite/sim/aarch64/fstur.s	/^ldmax:$/;"	l
ldmf	opcodes/sparc-opc.c	2341;"	d	file:
ldmf	opcodes/sparc-opc.c	2352;"	d	file:
ldmfa	opcodes/sparc-opc.c	2354;"	d	file:
ldmfa	opcodes/sparc-opc.c	2361;"	d	file:
ldone	sim/testsuite/sim/bfin/edn_snafu.s	/^ldone:$/;"	l
ldotadroff	include/vms/eiaf.h	/^  unsigned char ldotadroff[4];$/;"	m	struct:vms_eiaf
ldq_l_opcode	gdb/alpha-tdep.c	/^static const int ldq_l_opcode = 0x2b;$/;"	v	file:
ldr32_abs	sim/aarch64/simulator.c	/^ldr32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldr32_pcrel	sim/aarch64/simulator.c	/^ldr32_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldr32_scale_ext	sim/aarch64/simulator.c	/^ldr32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldr32_wb	sim/aarch64/simulator.c	/^ldr32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldr_R0	bfd/elfnn-aarch64.c	5922;"	d	file:
ldr_R0	bfd/elfnn-aarch64.c	5933;"	d	file:
ldr_R0_mask	bfd/elfnn-aarch64.c	5923;"	d	file:
ldr_R0_mask	bfd/elfnn-aarch64.c	5934;"	d	file:
ldr_R0_x0	bfd/elfnn-aarch64.c	5924;"	d	file:
ldr_R0_x0	bfd/elfnn-aarch64.c	5935;"	d	file:
ldr_abs	sim/aarch64/simulator.c	/^ldr_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldr_hw_R0	bfd/elfnn-aarch64.c	5925;"	d	file:
ldr_hw_R0	bfd/elfnn-aarch64.c	5936;"	d	file:
ldr_literal	gdb/arch/aarch64-insn.h	/^  void (*ldr_literal) (const int32_t offset, const int is_sw,$/;"	m	struct:aarch64_insn_visitor
ldr_pcrel	sim/aarch64/simulator.c	/^ldr_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldr_scale_ext	sim/aarch64/simulator.c	/^ldr_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldr_wb	sim/aarch64/simulator.c	/^ldr_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrb32_abs	sim/aarch64/simulator.c	/^ldrb32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrb32_scale_ext	sim/aarch64/simulator.c	/^ldrb32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrb32_wb	sim/aarch64/simulator.c	/^ldrb32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrc_imm	sim/testsuite/sim/sh/ldrc.s	/^ldrc_imm:$/;"	l
ldrc_reg	sim/testsuite/sim/sh/ldrc.s	/^ldrc_reg:$/;"	l
ldrel	bfd/xcofflink.c	/^  bfd_byte *ldrel;$/;"	m	struct:xcoff_final_link_info	file:
ldrel_count	bfd/xcofflink.c	/^  size_t ldrel_count;$/;"	m	struct:xcoff_link_hash_table	file:
ldrh32_abs	sim/aarch64/simulator.c	/^ldrh32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrh32_scale_ext	sim/aarch64/simulator.c	/^ldrh32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrh32_wb	sim/aarch64/simulator.c	/^ldrh32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrsb32_abs	sim/aarch64/simulator.c	/^ldrsb32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrsb32_scale_ext	sim/aarch64/simulator.c	/^ldrsb32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrsb32_wb	sim/aarch64/simulator.c	/^ldrsb32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrsb_abs	sim/aarch64/simulator.c	/^ldrsb_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrsb_scale_ext	sim/aarch64/simulator.c	/^ldrsb_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrsb_wb	sim/aarch64/simulator.c	/^ldrsb_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrsh32_abs	sim/aarch64/simulator.c	/^ldrsh32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrsh32_scale_ext	sim/aarch64/simulator.c	/^ldrsh32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrsh32_wb	sim/aarch64/simulator.c	/^ldrsh32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrsh64_wb	sim/aarch64/simulator.c	/^ldrsh64_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldrsh_abs	sim/aarch64/simulator.c	/^ldrsh_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrsh_scale_ext	sim/aarch64/simulator.c	/^ldrsh_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrsw_abs	sim/aarch64/simulator.c	/^ldrsw_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
ldrsw_pcrel	sim/aarch64/simulator.c	/^ldrsw_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldrsw_scale_ext	sim/aarch64/simulator.c	/^ldrsw_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
ldrsw_wb	sim/aarch64/simulator.c	/^ldrsw_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
ldscript_def	include/bfdlink.h	/^  unsigned int ldscript_def : 1;$/;"	m	struct:bfd_link_hash_entry
ldst	gdb/arm-tdep.h	/^    } ldst;$/;"	m	union:arm_displaced_step_closure::__anon1653	typeref:struct:arm_displaced_step_closure::__anon1653::__anon1654
ldst	sim/sh/sim-main.h	/^	    int ldst;		\/* load\/store flag (boolean) *\/$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
ldst	sim/testsuite/sim/sh/mov.s	/^ldst:	.long _ldst$/;"	l
ldst_imm10	include/opcode/aarch64.h	/^  ldst_imm10,	\/* LDRAA\/LDRAB *\/$/;"	e	enum:aarch64_insn_class
ldst_imm9	include/opcode/aarch64.h	/^  ldst_imm9,	\/* immpost or immpre *\/$/;"	e	enum:aarch64_insn_class
ldst_immpost	include/opcode/aarch64.h	/^  ldst_immpost,$/;"	e	enum:aarch64_insn_class
ldst_immpre	include/opcode/aarch64.h	/^  ldst_immpre,$/;"	e	enum:aarch64_insn_class
ldst_pos	include/opcode/aarch64.h	/^  ldst_pos,$/;"	e	enum:aarch64_insn_class
ldst_regoff	include/opcode/aarch64.h	/^  ldst_regoff,$/;"	e	enum:aarch64_insn_class
ldst_unpriv	include/opcode/aarch64.h	/^  ldst_unpriv,$/;"	e	enum:aarch64_insn_class
ldst_unscaled	include/opcode/aarch64.h	/^  ldst_unscaled,$/;"	e	enum:aarch64_insn_class
ldstexcl	include/opcode/aarch64.h	/^  ldstexcl,$/;"	e	enum:aarch64_insn_class
ldstnapair_offs	include/opcode/aarch64.h	/^  ldstnapair_offs,$/;"	e	enum:aarch64_insn_class
ldstpair_indexed	include/opcode/aarch64.h	/^  ldstpair_indexed,$/;"	e	enum:aarch64_insn_class
ldstpair_off	include/opcode/aarch64.h	/^  ldstpair_off,$/;"	e	enum:aarch64_insn_class
ldsym	bfd/xcofflink.c	/^  bfd_byte *ldsym;$/;"	m	struct:xcoff_final_link_info	file:
ldsym	include/coff/xcoff.h	/^  struct internal_ldsym *ldsym;$/;"	m	struct:xcoff_link_hash_entry	typeref:struct:xcoff_link_hash_entry::internal_ldsym
ldsym_count	include/coff/xcoff.h	/^  size_t ldsym_count;$/;"	m	struct:xcoff_loader_info
ldsymlen	gdb/dbxread.c	/^    int ldsymlen;$/;"	m	struct:symloc	file:
ldsymoff	gdb/dbxread.c	/^    int ldsymoff;$/;"	m	struct:symloc	file:
ldtmp	sim/testsuite/sim/aarch64/fstur.s	/^ldtmp:$/;"	l
ldtxa	opcodes/sparc-opc.c	416;"	d	file:
ldur32	sim/aarch64/simulator.c	/^ldur32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldur64	sim/aarch64/simulator.c	/^ldur64 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldurb32	sim/aarch64/simulator.c	/^ldurb32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldurh32	sim/aarch64/simulator.c	/^ldurh32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldursb32	sim/aarch64/simulator.c	/^ldursb32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldursb64	sim/aarch64/simulator.c	/^ldursb64 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldursh32	sim/aarch64/simulator.c	/^ldursh32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldursh64	sim/aarch64/simulator.c	/^ldursh64 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldursw	sim/aarch64/simulator.c	/^ldursw (sim_cpu *cpu, int32_t offset)$/;"	f	file:
ldx	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^long double ldx = 88888888888888888888.88, ldy = 9999999999999999999.99;$/;"	v
ldxr	sim/aarch64/simulator.c	/^ldxr (sim_cpu *cpu)$/;"	f	file:
ldy	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^long double ldx = 88888888888888888888.88, ldy = 9999999999999999999.99;$/;"	v
le0	sim/testsuite/sim/bfin/stk6.s	/^le0:$/;"	l
lea_reg_xys	opcodes/s12z-dis.c	/^lea_reg_xys (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
lea_reg_xys_opr	opcodes/s12z-dis.c	/^lea_reg_xys_opr (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
leading	opcodes/bfin-dis.c	/^  const char leading;$/;"	m	struct:__anon27	file:
leading	sim/bfin/bfin-sim.c	/^  const char leading;$/;"	m	struct:__anon822	file:
leading32	sim/aarch64/simulator.c	/^leading32 (uint32_t value)$/;"	f	file:
leading64	sim/aarch64/simulator.c	/^leading64 (uint64_t value)$/;"	f	file:
leading_padding	bfd/coff-rs6000.c	/^  unsigned int leading_padding;$/;"	m	struct:member_layout	file:
leaf	bfd/peXXigen.c	/^    struct rsrc_leaf *	    leaf;$/;"	m	union:rsrc_entry::__anon1058	typeref:struct:rsrc_entry::__anon1058::rsrc_leaf	file:
leaf	gdb/testsuite/gdb.base/prologue.c	/^int leaf (void)$/;"	f
leaf	include/opcode/cgen.h	/^    const struct cgen_ifld * leaf;$/;"	m	union:cgen_maybe_multi_ifield::__anon1390	typeref:struct:cgen_maybe_multi_ifield::__anon1390::cgen_ifld
leaf_function	gdb/cris-tdep.c	/^  int leaf_function;$/;"	m	struct:cris_unwind_cache	file:
leaf_handler	sim/ppc/ld-insn.h	/^typedef void leaf_handler$/;"	t
leaf_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^leaf_prologue:$/;"	l
leave	sim/testsuite/sim/cris/c/sig1.c	/^leave (int n)$/;"	f
leave	sim/testsuite/sim/cris/c/sig2.c	/^leave (int n, siginfo_t *info, void *x)$/;"	f
leave_s_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    leave_s_end:$/;"	l
leave_s_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    leave_s_start:$/;"	l
leb128_size	gdb/dwarf2read.c	/^leb128_size (const gdb_byte *buf)$/;"	f	file:
ledf	sim/common/cgen-accfp.c	/^ledf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
ledf	sim/common/cgen-fpu.h	/^  int (*ledf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
left	bfd/mmo.c	/^    struct mmo_symbol_trie *left;$/;"	m	struct:mmo_symbol_trie	typeref:struct:mmo_symbol_trie::mmo_symbol_trie	file:
left	include/demangle.h	/^      struct demangle_component *left;$/;"	m	struct:demangle_component::__anon1603::__anon1614	typeref:struct:demangle_component::__anon1603::__anon1614::demangle_component
left	include/fibheap.h	/^  struct fibnode *left;$/;"	m	struct:fibnode	typeref:struct:fibnode::fibnode
left	include/splay-tree.h	/^  splay_tree_node left;$/;"	m	struct:splay_tree_node_s
left	zlib/contrib/blast/blast.c	/^    unsigned left;              \/* available input at in *\/$/;"	m	struct:state	file:
left	zlib/examples/gzappend.c	/^    unsigned left;              \/* bytes available at next *\/$/;"	m	struct:__anon997	file:
left	zlib/examples/gzjoin.c	/^    unsigned left;          \/* bytes remaining at next *\/$/;"	m	struct:__anon996	file:
legacy_register_sim_regno	gdb/arch-utils.c	/^legacy_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f
legacy_virtual_frame_pointer	gdb/arch-utils.c	/^legacy_virtual_frame_pointer (struct gdbarch *gdbarch, $/;"	f
legal_lang_values	readline/nls.c	/^static char *legal_lang_values[] =$/;"	v	file:
len	bfd/elf-strtab.c	/^  int len;$/;"	m	struct:elf_strtab_hash_entry	file:
len	bfd/mach-o.h	/^  unsigned int len;$/;"	m	struct:bfd_mach_o_load_command
len	bfd/merge.c	/^  unsigned int len;$/;"	m	struct:sec_merge_hash_entry	file:
len	bfd/peXXigen.c	/^  unsigned int	len;$/;"	m	struct:rsrc_string	file:
len	gdb/aarch64-tdep.c	/^  int len;$/;"	m	struct:__anon1803	file:
len	gdb/aarch64-tdep.c	/^  uint64_t len;    \/* Record length.  *\/$/;"	m	struct:aarch64_mem_r	file:
len	gdb/arm-tdep.c	/^  int len;$/;"	m	struct:stack_item	file:
len	gdb/arm-tdep.c	/^  uint32_t len;    \/* Record length.  *\/$/;"	m	struct:arm_mem_r	file:
len	gdb/avr-tdep.c	/^  int len;$/;"	m	struct:stack_item	file:
len	gdb/ax.h	/^    int len;$/;"	m	struct:agent_expr
len	gdb/corelow.c	/^  LONGEST len;$/;"	m	struct:spuid_list	file:
len	gdb/cris-tdep.c	/^  int len;$/;"	m	struct:stack_item	file:
len	gdb/dwarf2-frame.h	/^      ULONGEST len;$/;"	m	struct:dwarf2_frame_state_reg::__anon1767::__anon1768
len	gdb/dwarf2expr.h	/^  ULONGEST len;$/;"	m	struct:dwarf_expr_context
len	gdb/gdbserver/tracepoint.c	/^  ULONGEST len;$/;"	m	struct:collect_memory_action	file:
len	gdb/guile/scm-string.c	/^  size_t len;$/;"	m	struct:scm_from_stringn_data	file:
len	gdb/i386-tdep.c	/^  size_t len;$/;"	m	struct:i386_insn	file:
len	gdb/loongarch-tdep.c	/^       uint64_t len;    \/* Record length.  *\/$/;"	m	struct:loongarch_mem_r	file:
len	gdb/macroexp.c	/^  int len;$/;"	m	struct:macro_buffer	file:
len	gdb/nat/loongarch-linux-watch.h	/^  int len;$/;"	m	struct:loongarch_watchpoint
len	gdb/nat/mips-linux-watch.h	/^  int len;$/;"	m	struct:mips_watchpoint
len	gdb/parser-defs.h	/^    int len;$/;"	m	struct:stoken_vector
len	gdb/record-full.c	/^  int len;$/;"	m	struct:record_full_mem_entry	file:
len	gdb/record-full.c	/^  unsigned short len;$/;"	m	struct:record_full_reg_entry	file:
len	gdb/score-tdep.c	/^  unsigned int len;$/;"	m	struct:__anon1637	file:
len	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  size_t len;$/;"	m	struct:elfbuf	file:
len	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int len;$/;"	m	struct:container	file:
len	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int len;$/;"	m	struct:justchildren	file:
len	gdb/testsuite/gdb.python/py-bad-printers.c	/^  int len;$/;"	m	struct:container	file:
len	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int len;$/;"	m	struct:container	file:
len	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int len;$/;"	m	struct:justchildren	file:
len	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int len;$/;"	m	struct:lazystring	file:
len	include/demangle.h	/^      int len;$/;"	m	struct:demangle_component::__anon1603::__anon1604
len	include/demangle.h	/^      int len;$/;"	m	struct:demangle_component::__anon1603::__anon1611
len	include/opcode/pj.h	/^  char len;$/;"	m	struct:pj_opc_info_t
len	libiberty/cp-demangle.c	/^  size_t len;$/;"	m	struct:d_growable_string	file:
len	libiberty/cp-demangle.c	/^  size_t len;$/;"	m	struct:d_print_info	file:
len	libiberty/cp-demangle.h	/^  int len;$/;"	m	struct:demangle_builtin_type_info
len	libiberty/cp-demangle.h	/^  int len;$/;"	m	struct:demangle_operator_info
len	opcodes/i386-dis.c	/^    unsigned int len;$/;"	m	struct:op	file:
len	opcodes/ia64-gen.c	/^  int len;$/;"	m	struct:deplist	file:
len	opcodes/mep-asm.c	/^  int len;$/;"	m	struct:__anon41	file:
len	sim/bfin/machs.c	/^  address_word addr, len;$/;"	m	struct:bfin_memory_layout	file:
len	sim/bfin/machs.c	/^  address_word base, len;$/;"	m	struct:bfin_dev_layout	file:
len	sim/bfin/machs.c	/^  bu32 addr, len, alias_len;$/;"	m	struct:bfrom	file:
len	zlib/contrib/inflate86/inffast.S	/^#define len            24  \/* unsigned int *\/$/;"	d
len	zlib/contrib/masmx64/inffas8664.c	/^\/*108   64 *\/ unsigned len;             \/*     r14  match length *\/$/;"	m	struct:inffast_ar	file:
len	zlib/deflate.h	/^        ush  len;        \/* length of bit string *\/$/;"	m	union:ct_data_s::__anon981
len	zlib/examples/enough.c	/^    size_t len;         \/* length of bit vector in char's *\/$/;"	m	struct:tab	file:
len_fixed	include/opcode/nfp.h	/^  unsigned int len_fixed;$/;"	m	struct:__anon1290
len_mask	include/opcode/nfp.h	/^  unsigned int len_mask;$/;"	m	struct:__anon1290
len_r	zlib/contrib/inflate86/inffast.S	/^#define len_r  %edx$/;"	d
len_r	zlib/contrib/inflate86/inffast.S	/^#define len_r %eax$/;"	d
len_r	zlib/contrib/inflate86/inffast.S	/^#define len_r %edx$/;"	d
lenbits	zlib/inflate.h	/^    unsigned lenbits;           \/* index bits for lencode *\/$/;"	m	struct:inflate_state
lenbits_state	zlib/contrib/inflate86/inffast.S	/^#define lenbits_state  76  \/* state->lenbits *\/$/;"	d
lenbits_state	zlib/contrib/masmx86/inffas32.asm	/^lenbits_state	 equ	(72+4+zlib1222sup)	;\/* state->lenbits *\/$/;"	d
lencode	zlib/inflate.h	/^    code const FAR *lencode;    \/* starting table for length\/literal codes *\/$/;"	m	struct:inflate_state
lencode_state	zlib/contrib/inflate86/inffast.S	/^#define lencode_state  68  \/* state->lencode *\/$/;"	d
lencode_state	zlib/contrib/masmx86/inffas32.asm	/^lencode_state	 equ	(64+4+zlib1222sup)	;\/* state->lencode *\/$/;"	d
lend	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t lend;$/;"	m	struct:__anon1846
lend	sim/testsuite/sim/bfin/edn_snafu.s	/^lend:$/;"	l
lend	sim/testsuite/sim/bfin/l2_loop.s	/^lend:$/;"	l
lend	sim/testsuite/sim/bfin/loop_snafu.s	/^lend:$/;"	l
lend	sim/testsuite/sim/bfin/pr.s	/^lend:$/;"	l
lend	sim/testsuite/sim/sh/ldrc.s	/^lend:	nop$/;"	l
lend_regnum	gdb/xtensa-tdep.h	/^  int lend_regnum;$/;"	m	struct:gdbarch_tdep
lenfix	zlib/contrib/infback9/inffix9.h	/^    static const code lenfix[512] = {$/;"	v
lenfix	zlib/inffixed.h	/^    static const code lenfix[512] = {$/;"	v
length	bfd/dwarf1.c	/^  unsigned long length;$/;"	m	struct:die_info	file:
length	bfd/elf-eh-frame.c	/^  unsigned int length;$/;"	m	struct:cie	file:
length	bfd/ppcboot.c	/^  bfd_byte		length[4];		\/* load image length, little endian *\/$/;"	m	struct:ppcboot_hdr	file:
length	gdb/bcache.c	/^  unsigned short length;$/;"	m	struct:bstring	file:
length	gdb/breakpoint.h	/^  int length = 0;$/;"	m	class:bp_location
length	gdb/breakpoint.h	/^  int length;$/;"	m	struct:bp_target_info
length	gdb/dwarf2expr.h	/^      ULONGEST length;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1704
length	gdb/dwarf2loc.h	/^    int callers, callees, length;$/;"	m	struct:call_site_chain
length	gdb/dwarf2read.c	/^  int length;$/;"	m	struct:dw2_symtab_iterator	file:
length	gdb/dwarf2read.c	/^  unsigned int length;$/;"	m	struct:comp_unit_head	file:
length	gdb/dwarf2read.c	/^  unsigned int length;$/;"	m	struct:dwo_unit	file:
length	gdb/dwarf2read.h	/^  unsigned int length;$/;"	m	struct:dwarf2_per_cu_data
length	gdb/gdbserver/ax.h	/^  int length;$/;"	m	struct:agent_expr
length	gdb/gdbserver/mem-break.c	/^  int length;$/;"	m	struct:fast_tracepoint_jump	file:
length	gdb/gdbtypes.h	/^    int length;$/;"	m	struct:badness_vector
length	gdb/gdbtypes.h	/^  int length;$/;"	m	struct:fn_fieldlist
length	gdb/gdbtypes.h	/^  unsigned int length;$/;"	m	struct:type
length	gdb/gnu-nat.c	/^  vm_size_t length;$/;"	m	struct:vm_region_list	file:
length	gdb/guile/scm-disasm.c	/^  unsigned int length;$/;"	m	struct:gdbscm_disasm_read_data	file:
length	gdb/guile/scm-lazy-string.c	/^  int length;$/;"	m	struct:__anon1870	file:
length	gdb/m68hc11-tdep.c	/^  unsigned length;$/;"	m	struct:insn_sequence	file:
length	gdb/memrange.h	/^  int length;$/;"	m	struct:mem_range
length	gdb/parser-defs.h	/^    int length;$/;"	m	struct:stoken
length	gdb/parser-defs.h	/^    int length;$/;"	m	struct:typed_stoken
length	gdb/python/py-inferior.c	/^  CORE_ADDR length;$/;"	m	struct:__anon2079	file:
length	gdb/python/py-lazy-string.c	/^  long length;$/;"	m	struct:__anon2085	file:
length	gdb/riscv-tdep.c	/^  int length;$/;"	m	struct:riscv_arg_info	file:
length	gdb/stabsread.h	/^    int length;$/;"	m	struct:header_file
length	gdb/stabsread.h	/^    int length;$/;"	m	struct:pending_stabs
length	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int length;$/;"	m	struct:ns	file:
length	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int length;$/;"	m	struct:ns	file:
length	gdb/testsuite/gdb.python/py-value.c	/^  int length;$/;"	m	struct:str	file:
length	gdb/unittests/basic_string_view/operations/compare/char/70483.cc	/^  length(const char* val)$/;"	f	struct:constexpr_char_traits
length	gdb/value.c	/^  LONGEST length;$/;"	m	struct:range	file:
length	include/cgen/bitset.h	/^  unsigned length;$/;"	m	struct:cgen_bitset
length	include/demangle.h	/^      struct demangle_component *length;$/;"	m	struct:demangle_component::__anon1603::__anon1607	typeref:struct:demangle_component::__anon1603::__anon1607::demangle_component
length	include/dyn-string.h	/^  int length;		\/* The actual length of the string.  *\/$/;"	m	struct:dyn_string
length	include/mach-o/external.h	/^  unsigned char length[2];	\/* Number of bytes.  *\/$/;"	m	struct:mach_o_data_in_code_entry_external
length	include/mach-o/unwind.h	/^  unsigned char length[4];$/;"	m	struct:mach_o_compact_unwind_32
length	include/mach-o/unwind.h	/^  unsigned char length[4];$/;"	m	struct:mach_o_compact_unwind_64
length	include/oasys.h	/^    unsigned char length;$/;"	m	struct:oasys_record_header
length	include/opcode/arc.h	/^  size_t length;$/;"	m	struct:arc_aux_reg
length	include/opcode/cgen.h	/^  int length;$/;"	m	struct:cgen_ifld
length	include/opcode/cgen.h	/^  unsigned char length;$/;"	m	struct:__anon1391
length	include/opcode/cgen.h	/^  unsigned char length;$/;"	m	struct:__anon1396
length	include/opcode/d30v.h	/^  int length;$/;"	m	struct:d30v_operand
length	include/opcode/np1.h	/^  int length;$/;"	m	struct:gld_opcode
length	include/opcode/pn.h	/^  int length;$/;"	m	struct:gld_opcode
length	include/som/aout.h	/^  unsigned char length[4];$/;"	m	struct:som_external_aux_id
length	include/som/internal.h	/^  unsigned int length;$/;"	m	struct:som_aux_id
length	include/som/lst.h	/^  unsigned char length[4];$/;"	m	struct:som_external_som_entry
length	include/vms/dmt.h	/^  unsigned char length[4];$/;"	m	struct:vms_dmt_psect
length	include/vms/dsc.h	/^  unsigned char length[2];$/;"	m	struct:vms_dsc
length	include/vms/dsc.h	/^  unsigned char length[2];$/;"	m	struct:vms_dsc_nca
length	include/vms/dsc.h	/^  unsigned char length[2];$/;"	m	struct:vms_dsc_ubs
length	include/vms/dsc.h	/^  unsigned char length[8];$/;"	m	struct:vms_dsc64
length	include/vms/dst.h	/^  unsigned char length;$/;"	m	struct:vms_dst_src_decl_src
length	include/vms/dst.h	/^  unsigned char length[2];$/;"	m	struct:vms_dst_header
length	include/xtensa-isa-internal.h	/^  int length;				\/* Instruction length in bytes.  *\/$/;"	m	struct:xtensa_format_internal_struct
length	intl/gettextP.h	/^  size_t length;$/;"	m	struct:sysdep_string_desc
length	intl/gmo.h	/^  nls_uint32 length;$/;"	m	struct:string_desc
length	intl/gmo.h	/^  nls_uint32 length;$/;"	m	struct:sysdep_segment
length	libiberty/simple-object.c	/^  off_t *length;$/;"	m	struct:find_one_section_data	file:
length	opcodes/arc-dis.h	/^  unsigned length;$/;"	m	struct:arc_instruction
length	opcodes/epiphany-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/fr30-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/frv-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/h8300-dis.c	/^  int length;$/;"	m	struct:h8_instruction	file:
length	opcodes/i386-dis.c	/^    int length;$/;"	m	struct:__anon58	file:
length	opcodes/ip2k-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/iq2000-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/lm32-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/m32c-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/m32r-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/mep-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/mt-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/or1k-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/tic80-dis.c	/^static int length;$/;"	v	file:
length	opcodes/xc16x-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/xstormy16-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	opcodes/z8k-opc.h	/^  int length;$/;"	m	struct:__anon28
length	opcodes/z8kgen.c	/^  int length;$/;"	m	struct:tok_struct	file:
length	readline/history.h	/^  int length;			\/* Number of elements within this array. *\/$/;"	m	struct:_hist_state
length	sim/common/cgen-engine.h	/^  int length;$/;"	m	struct:idesc
length	sim/cris/cris-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	sim/frv/cache.h	/^  int length;$/;"	m	struct:__anon229
length	sim/frv/cache.h	/^  int length;$/;"	m	struct:__anon231
length	sim/frv/frv-sim.h	/^  int length;   \/* length of data written *\/$/;"	m	struct:frv_data_written
length	sim/frv/profile.c	/^  int length;$/;"	m	struct:__anon245	file:
length	sim/mn10300/mn10300_sim.h	/^  int length;$/;"	m	struct:simops
length	sim/ppc/dgen.c	/^  int length;$/;"	m	struct:_spreg_table_entry	file:
length	sim/sh64/sh-opc.h	/^  int length;$/;"	m	struct:cgen_fields
length	sim/testsuite/m32r-elf/hello.s	/^length:	.long 14$/;"	l
length	zlib/inflate.h	/^    unsigned length;            \/* literal or length of data to copy *\/$/;"	m	struct:inflate_state
length_decode_fn	include/xtensa-isa-internal.h	/^  xtensa_length_decode_fn length_decode_fn;$/;"	m	struct:xtensa_isa_internal_struct
length_decoder	bfd/xtensa-modules.c	/^length_decoder (const unsigned char *insn)$/;"	f	file:
length_keyword	gdb/guile/scm-value.c	/^static SCM length_keyword;$/;"	v	file:
length_of_subexp	gdb/parse.c	/^length_of_subexp (struct expression *expr, int endpos)$/;"	f	file:
length_str	gdb/testsuite/gdb.base/nested-subp2.c	/^length_str (const char *str)$/;"	f
length_symbol	gdb/guile/scm-disasm.c	/^static SCM length_symbol;$/;"	v	file:
length_table	bfd/xtensa-modules.c	/^static int length_table[16] = {$/;"	v	file:
lenp	gdb/guile/scm-string.c	/^  size_t *lenp;$/;"	m	struct:scm_to_stringn_data	file:
lens	zlib/contrib/infback9/inflate9.h	/^    unsigned short lens[320];   \/* temporary storage for code lengths *\/$/;"	m	struct:inflate_state
lens	zlib/inflate.h	/^    unsigned short lens[320];   \/* temporary storage for code lengths *\/$/;"	m	struct:inflate_state
lesf	sim/common/cgen-accfp.c	/^lesf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
lesf	sim/common/cgen-fpu.h	/^  int (*lesf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
less_or_equal	intl/plural-exp.h	/^    less_or_equal,		\/* Comparison.  *\/$/;"	e	enum:expression::operator
less_than	intl/plural-exp.h	/^    less_than,			\/* Comparison.  *\/$/;"	e	enum:expression::operator
less_than_ok	include/opcode/mips.h	/^  bfd_boolean less_than_ok;$/;"	m	struct:mips_check_prev_operand
lesseq_defined_than	gdb/ada-lang.c	/^lesseq_defined_than (struct symbol *sym0, struct symbol *sym1)$/;"	f	file:
letandleon	opcodes/sparc-opc.c	75;"	d	file:
letf	sim/common/cgen-fpu.h	/^  int (*letf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
letters	gdb/gnulib/import/tempname.c	/^static const char letters[] =$/;"	v	file:
level	gdb/btrace.h	/^  int level;$/;"	m	struct:btrace_function
level	gdb/btrace.h	/^  int level;$/;"	m	struct:btrace_thread_info
level	gdb/frame.c	/^  int level;$/;"	m	struct:frame_info	file:
level	gdb/testsuite/gdb.base/sigaltstack.c	/^enum level { MAIN, OUTER, INNER, LEAF, NR_LEVELS };$/;"	g	file:
level	gdb/testsuite/gdb.base/sigaltstack.c	/^volatile enum level level = NR_LEVELS;$/;"	v	typeref:enum:level
level	gdb/ui-out.c	/^ui_out::level () const$/;"	f	class:ui_out
level	include/hp-symtab.h	/^  unsigned int	 level:     5;	\/* nesting level (top=0)	*\/$/;"	m	struct:quick_procedure
level	include/hp-symtab.h	/^  unsigned int level:       5;     \/* nesting level (top level = 0)*\/$/;"	m	struct:dntt_type_func_template
level	include/hp-symtab.h	/^  unsigned int level:     5;   \/* nesting level (top level = 0)*\/$/;"	m	struct:dntt_type_doc_function
level	sim/common/sim-core.h	/^  int level;$/;"	m	struct:_sim_core_mapping
level	sim/common/sim-memopt.h	/^  int level;$/;"	m	struct:_sim_memopt
level	sim/mn10300/dv-mn103int.c	/^  int level;$/;"	m	struct:mn103int_group	file:
level	sim/ppc/corefile.c	/^  int level;$/;"	m	struct:_core_mapping	file:
level	zlib/deflate.h	/^    int level;    \/* compression level (1..9) *\/$/;"	m	struct:internal_state
level	zlib/gzguts.h	/^    int level;              \/* compression level *\/$/;"	m	struct:__anon985
lex_t	opcodes/nds32-asm.h	/^typedef int lex_t;$/;"	t
lexer	gdb/linespec.c	/^  } lexer;$/;"	m	struct:ls_parser	typeref:struct:ls_parser::__anon1799	file:
lexf	sim/common/cgen-fpu.h	/^  int (*lexf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
lexptr	gdb/parse.c	/^const char *lexptr;$/;"	v
lf	sim/h8300/writecode.c	/^char lf[] = "goto logflags;";$/;"	v
lf	sim/igen/lf.h	/^typedef struct _lf lf;$/;"	t	typeref:struct:_lf
lf	sim/ppc/lf.h	/^typedef struct _lf lf;$/;"	t	typeref:struct:_lf
lf_close	sim/igen/lf.c	/^lf_close (lf *file)$/;"	f
lf_close	sim/ppc/lf.c	/^lf_close(lf *file)$/;"	f
lf_file_references	sim/igen/lf.h	/^lf_file_references;$/;"	t	typeref:enum:__anon588
lf_file_references	sim/ppc/lf.h	/^} lf_file_references;$/;"	t	typeref:enum:__anon959
lf_file_type	sim/igen/lf.h	/^lf_file_type;$/;"	t	typeref:enum:__anon587
lf_file_type	sim/ppc/lf.h	/^} lf_file_type;$/;"	t	typeref:enum:__anon958
lf_function_name_prefixes	sim/igen/gen.h	/^lf_function_name_prefixes;$/;"	t	typeref:enum:__anon589
lf_function_name_prefixes	sim/ppc/igen.h	/^} lf_function_name_prefixes;$/;"	t	typeref:enum:__anon954
lf_include_references	sim/igen/lf.h	/^  lf_include_references,$/;"	e	enum:__anon588
lf_include_references	sim/ppc/lf.h	/^  lf_include_references,$/;"	e	enum:__anon959
lf_indent	sim/igen/lf.c	/^lf_indent (lf *file, int delta)$/;"	f
lf_indent	sim/ppc/lf.c	/^lf_indent(lf *file, int delta)$/;"	f
lf_indent_suppress	sim/igen/lf.c	/^lf_indent_suppress (lf *file)$/;"	f
lf_indent_suppress	sim/ppc/lf.c	/^lf_indent_suppress(lf *file)$/;"	f
lf_is_c	sim/igen/lf.h	/^  lf_is_c,$/;"	e	enum:__anon587
lf_is_c	sim/ppc/lf.h	/^  lf_is_c,$/;"	e	enum:__anon958
lf_is_h	sim/igen/lf.h	/^  lf_is_h,$/;"	e	enum:__anon587
lf_is_h	sim/ppc/lf.h	/^  lf_is_h,$/;"	e	enum:__anon958
lf_is_text	sim/igen/lf.h	/^  lf_is_text,$/;"	e	enum:__anon587
lf_is_text	sim/ppc/lf.h	/^  lf_is_text,$/;"	e	enum:__anon958
lf_omit_references	sim/igen/lf.h	/^  lf_omit_references,$/;"	e	enum:__anon588
lf_omit_references	sim/ppc/lf.h	/^  lf_omit_references,$/;"	e	enum:__anon959
lf_open	sim/igen/lf.c	/^lf_open (char *name,$/;"	f
lf_open	sim/ppc/lf.c	/^lf_open(char *name,$/;"	f
lf_print__c_code	sim/ppc/lf.c	/^lf_print__c_code(lf *file,$/;"	f
lf_print__external_ref	sim/igen/lf.c	/^lf_print__external_ref (lf *file, int line_nr, const char *file_name)$/;"	f
lf_print__external_reference	sim/ppc/lf.c	/^lf_print__external_reference(lf *file,$/;"	f
lf_print__file_finish	sim/igen/lf.c	/^lf_print__file_finish (lf *file)$/;"	f
lf_print__file_finish	sim/ppc/lf.c	/^lf_print__file_finish(lf *file)$/;"	f
lf_print__file_start	sim/igen/lf.c	/^lf_print__file_start (lf *file)$/;"	f
lf_print__file_start	sim/ppc/lf.c	/^lf_print__file_start(lf *file)$/;"	f
lf_print__function_type	sim/igen/lf.c	/^lf_print__function_type (lf *file,$/;"	f
lf_print__function_type_function	sim/igen/lf.c	/^lf_print__function_type_function (lf *file,$/;"	f
lf_print__gnu_copyleft	sim/igen/lf.c	/^lf_print__gnu_copyleft (lf *file)$/;"	f
lf_print__gnu_copyleft	sim/ppc/lf.c	/^lf_print__gnu_copyleft(lf *file)$/;"	f
lf_print__internal_ref	sim/igen/lf.c	/^lf_print__internal_ref (lf *file)$/;"	f
lf_print__internal_reference	sim/ppc/lf.c	/^lf_print__internal_reference(lf *file)$/;"	f
lf_print__line_ref	sim/igen/lf.c	/^lf_print__line_ref (lf *file, line_ref *line)$/;"	f
lf_print__this_file_is_empty	sim/igen/lf.c	/^lf_print__this_file_is_empty (lf *file, const char *reason)$/;"	f
lf_print__this_file_is_empty	sim/ppc/lf.c	/^lf_print__this_file_is_empty(lf *file)$/;"	f
lf_print__ucase_filename	sim/igen/lf.c	/^lf_print__ucase_filename (lf *file)$/;"	f
lf_print__ucase_filename	sim/ppc/lf.c	/^lf_print__ucase_filename(lf *file)$/;"	f
lf_print_function_type	sim/ppc/lf.c	/^lf_print_function_type(lf *file,$/;"	f
lf_print_opcodes	sim/igen/gen-idecode.c	/^lf_print_opcodes (lf *file, gen_entry *table)$/;"	f	file:
lf_print_opcodes	sim/ppc/gen-idecode.c	/^lf_print_opcodes(lf *file,$/;"	f	file:
lf_print_table_name	sim/igen/gen-idecode.c	/^lf_print_table_name (lf *file, gen_entry *table)$/;"	f	file:
lf_print_table_name	sim/ppc/gen-idecode.c	/^lf_print_table_name(lf *file,$/;"	f	file:
lf_printf	sim/igen/lf.c	/^lf_printf (lf *file, const char *fmt, ...)$/;"	f
lf_printf	sim/ppc/lf.c	/^lf_printf(lf *file,$/;"	f
lf_putbin	sim/igen/lf.c	/^lf_putbin (lf *file, int decimal, int width)$/;"	f
lf_putbin	sim/ppc/lf.c	/^lf_putbin(lf *file, int decimal, int width)$/;"	f
lf_putchr	sim/igen/lf.c	/^lf_putchr (lf *file, const char chr)$/;"	f
lf_putchr	sim/ppc/lf.c	/^lf_putchr(lf *file,$/;"	f
lf_putint	sim/igen/lf.c	/^lf_putint (lf *file, int decimal)$/;"	f
lf_putint	sim/ppc/lf.c	/^lf_putint(lf *file,$/;"	f
lf_putstr	sim/igen/lf.c	/^lf_putstr (lf *file, const char *string)$/;"	f
lf_putstr	sim/ppc/lf.c	/^lf_putstr(lf *file,$/;"	f
lf_write	sim/igen/lf.c	/^lf_write (lf *file, const char *string, int strlen_string)$/;"	f
lflag	readline/rltty.c	/^  int lflag;		\/* Local mode flags, like LPASS8. *\/$/;"	m	struct:bsdtty	file:
lhu	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lhui	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
lhur	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lib	gdb/testsuite/gdb.base/gcore-relro-lib.c	/^lib (void)$/;"	f
lib	gdb/testsuite/gdb.base/print-symbol-loading-lib.c	/^lib (void)$/;"	f
lib	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^module lib$/;"	m
lib1_array	gdb/testsuite/gdb.base/solib-search-lib1.c	/^const int lib1_array[ARRAY_SIZE] = { 42 };$/;"	v
lib1_func1	gdb/testsuite/gdb.base/solib-search-lib1.c	/^lib1_func1 (void)$/;"	f
lib1_func3	gdb/testsuite/gdb.base/solib-search-lib1.c	/^lib1_func3 (void)$/;"	f
lib1_size	gdb/testsuite/gdb.base/solib-search-lib1.c	/^const int lib1_size = ARRAY_SIZE;$/;"	v
lib1_spacer	gdb/testsuite/gdb.base/solib-search-lib1.c	/^lib1_spacer (void)$/;"	f
lib2_array	gdb/testsuite/gdb.base/solib-search-lib2.c	/^const int lib2_array[ARRAY_SIZE] = { 42 };$/;"	v
lib2_func2	gdb/testsuite/gdb.base/solib-search-lib2.c	/^lib2_func2 (void)$/;"	f
lib2_func4	gdb/testsuite/gdb.base/solib-search-lib2.c	/^lib2_func4 (void)$/;"	f
lib2_size	gdb/testsuite/gdb.base/solib-search-lib2.c	/^const int lib2_size = ARRAY_SIZE;$/;"	v
lib2_spacer	gdb/testsuite/gdb.base/solib-search-lib2.c	/^lib2_spacer (void)$/;"	f
lib_func	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^        subroutine lib_func$/;"	s	module:lib
lib_index	bfd/vms-lib.c	/^struct lib_index$/;"	s	file:
lib_index_cmp	bfd/vms-lib.c	/^lib_index_cmp (const void *lv, const void *rv)$/;"	f	file:
lib_sections	bfd/elf32-spu.c	/^  asection **lib_sections;$/;"	m	struct:_cl_param	file:
lib_size	bfd/elf32-spu.c	/^  unsigned int lib_size;$/;"	m	struct:_cl_param	file:
lib_tdata	bfd/vms-lib.c	/^struct lib_tdata$/;"	s	file:
libc_freeres_fn	intl/dcigettext.c	/^libc_freeres_fn (free_mem)$/;"	f
libc_freeres_fn	intl/finddomain.c	/^libc_freeres_fn (free_mem)$/;"	f
libc_freeres_ptr	intl/localealias.c	131;"	d	file:
libc_hidden_def	gdb/gnulib/import/glob.c	/^libc_hidden_def (glob)$/;"	f
libfield_empty	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_empty;$/;"	m	struct:struct_libtype_empty	file:
libfield_empty	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_empty;$/;"	m	union:union_libtype_empty	file:
libfield_filled	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_filled;$/;"	m	struct:struct_libtype_filled	file:
libfield_filled	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_filled;$/;"	m	union:union_libtype_filled	file:
libfield_opaque	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_opaque;$/;"	m	struct:struct_libtype_opaque	file:
libfield_opaque	gdb/testsuite/gdb.base/type-opaque-lib.c	/^  int libfield_opaque;$/;"	m	union:union_libtype_opaque	file:
libfunc	gdb/testsuite/gdb.base/break-interp-lib.c	/^libfunc (const char *action)$/;"	f
libfunc	gdb/testsuite/gdb.server/solib-list-lib.c	/^libfunc (void)$/;"	f
libgloss_syscall	sim/iq2000/iq2000.c	/^enum libgloss_syscall$/;"	g	file:
libiberty_concat_ptr	libiberty/concat.c	/^char *libiberty_concat_ptr;$/;"	v
libiberty_demanglers	libiberty/cplus-dem.c	/^const struct demangler_engine libiberty_demanglers[] =$/;"	v	typeref:struct:demangler_engine
libiberty_len	libiberty/alloca.c	/^unsigned long libiberty_len;$/;"	v
libiberty_nptr	libiberty/alloca.c	/^char *libiberty_nptr;$/;"	v
libiberty_optr	libiberty/alloca.c	/^const char *libiberty_optr;$/;"	v
libiberty_vprintf_buffer_size	libiberty/vprintf-support.c	/^libiberty_vprintf_buffer_size (const char *format, va_list args)$/;"	f
libintl_bind_textdomain_codeset	intl/libgnuintl.h	/^       _INTL_ASM (libintl_bind_textdomain_codeset);$/;"	v
libintl_bindtextdomain	intl/libgnuintl.h	/^       _INTL_ASM (libintl_bindtextdomain);$/;"	v
libintl_set_relocation_prefix	intl/libgnuintl.h	320;"	d
libintl_textdomain	intl/libgnuintl.h	/^       _INTL_ASM (libintl_textdomain);$/;"	v
libmany	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^module libmany$/;"	m
libname	gdb/testsuite/gdb.base/catch-load.c	/^char *libname = "catch-load-so.so";$/;"	v
libname	gdb/testsuite/gdb.mi/mi-catch-load.c	/^char *libname = "mi-catch-load-so.so";$/;"	v
libpthread_name_p	gdb/solib.c	/^libpthread_name_p (const char *name)$/;"	f
libpthread_solib_p	gdb/solib.c	/^libpthread_solib_p (struct so_list *so)$/;"	f	file:
library	gdb/testsuite/gdb.base/sym-file-loader.c	/^struct library$/;"	s	file:
library_attributes	gdb/solib-aix.c	/^static const struct gdb_xml_attribute library_attributes[] =$/;"	v	typeref:struct:gdb_xml_attribute	file:
library_attributes	gdb/solib-target.c	/^static const struct gdb_xml_attribute library_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
library_children	gdb/solib-target.c	/^static const struct gdb_xml_element library_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
library_list_attributes	gdb/solib-aix.c	/^static const struct gdb_xml_attribute library_list_attributes[] =$/;"	v	typeref:struct:gdb_xml_attribute	file:
library_list_attributes	gdb/solib-target.c	/^static const struct gdb_xml_attribute library_list_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
library_list_children	gdb/solib-aix.c	/^static const struct gdb_xml_element library_list_children[] =$/;"	v	typeref:struct:gdb_xml_element	file:
library_list_children	gdb/solib-target.c	/^static const struct gdb_xml_element library_list_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
library_list_elements	gdb/solib-aix.c	/^static const struct gdb_xml_element library_list_elements[] =$/;"	v	typeref:struct:gdb_xml_element	file:
library_list_elements	gdb/solib-target.c	/^static const struct gdb_xml_element library_list_elements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
library_list_end_library	gdb/solib-target.c	/^library_list_end_library (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_library	gdb/solib-aix.c	/^library_list_start_library (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_library	gdb/solib-svr4.c	/^library_list_start_library (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_library	gdb/solib-target.c	/^library_list_start_library (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_list	gdb/solib-aix.c	/^library_list_start_list (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_list	gdb/solib-target.c	/^library_list_start_list (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_section	gdb/solib-target.c	/^library_list_start_section (struct gdb_xml_parser *parser,$/;"	f	file:
library_list_start_segment	gdb/solib-target.c	/^library_list_start_segment (struct gdb_xml_parser *parser,$/;"	f	file:
libs	gdb/python/python-config.py	/^        libs = ['-lpython' + pyver + abiflags]$/;"	v
libsym	gdb/testsuite/gdb.base/solib-overlap-lib.c	/^libsym (void)$/;"	f
libsymb	gdb/testsuite/gdb.base/solib-overlap-lib.c	/^libsymb (void)$/;"	f
libthread_db_debug	gdb/linux-thread-db.c	/^static unsigned int libthread_db_debug;$/;"	v	file:
libthread_db_search_path	gdb/gdbserver/thread-db.c	/^static char *libthread_db_search_path;$/;"	v	file:
libthread_db_search_path	gdb/linux-thread-db.c	/^static char *libthread_db_search_path;$/;"	v	file:
libtool_options_prep	ltmain.sh	/^libtool_options_prep ()$/;"	f
libtool_parse_options	ltmain.sh	/^libtool_parse_options ()$/;"	f
libtool_validate_options	ltmain.sh	/^libtool_validate_options ()$/;"	f
libunwind_descr	gdb/ia64-libunwind-tdep.c	/^libunwind_descr (struct gdbarch *gdbarch)$/;"	f	file:
libunwind_descr	gdb/ia64-libunwind-tdep.h	/^struct libunwind_descr$/;"	s
libunwind_descr_handle	gdb/ia64-libunwind-tdep.c	/^static struct gdbarch_data *libunwind_descr_handle;$/;"	v	typeref:struct:gdbarch_data	file:
libunwind_descr_init	gdb/ia64-libunwind-tdep.c	/^libunwind_descr_init (struct gdbarch *gdbarch)$/;"	f	file:
libunwind_find_dyn_list	gdb/ia64-libunwind-tdep.c	/^libunwind_find_dyn_list (unw_addr_space_t as, unw_dyn_info_t *di, void *arg)$/;"	f
libunwind_frame_cache	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
libunwind_frame_cache	gdb/ia64-libunwind-tdep.c	/^struct libunwind_frame_cache$/;"	s	file:
libunwind_frame_dealloc_cache	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f
libunwind_frame_prev_register	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_prev_register (struct frame_info *this_frame,$/;"	f
libunwind_frame_set_descr	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_set_descr (struct gdbarch *gdbarch,$/;"	f
libunwind_frame_sniffer	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_sniffer (const struct frame_unwind *self,$/;"	f
libunwind_frame_this_id	gdb/ia64-libunwind-tdep.c	/^libunwind_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f
libunwind_get_reg_special	gdb/ia64-libunwind-tdep.c	/^libunwind_get_reg_special (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f
libunwind_initialized	gdb/ia64-libunwind-tdep.c	/^static int libunwind_initialized;$/;"	v	file:
libunwind_is_initialized	gdb/ia64-libunwind-tdep.c	/^libunwind_is_initialized (void)$/;"	f
libunwind_load	gdb/ia64-libunwind-tdep.c	/^libunwind_load (void)$/;"	f	file:
libunwind_search_unwind_table	gdb/ia64-libunwind-tdep.c	/^libunwind_search_unwind_table (void *as, long ip, void *di,$/;"	f
libunwind_sigtramp_frame_sniffer	gdb/ia64-libunwind-tdep.c	/^libunwind_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f
libvar	gdb/testsuite/gdb.server/solib-list-lib.c	/^static int libvar = 23;$/;"	v	file:
lim_at_start	gdb/top.c	/^char *lim_at_start;$/;"	v
lim_warning	gdb/ada-lang.c	/^lim_warning (const char *format, ...)$/;"	f	file:
limcalc	sim/erc32/func.c	/^limcalc (freq)$/;"	f	file:
limit	gdb/go32-nat.c	/^  unsigned short limit __attribute__((packed));$/;"	m	struct:dtr_reg	file:
limit	include/obstack.h	/^  char *limit;                  \/* 1 past end of this chunk *\/$/;"	m	struct:_obstack_chunk
limit	sim/lm32/dv-lm32timer.c	/^  unsigned limit;		\/* Limit address of this timer.  *\/$/;"	m	struct:lm32timer	file:
limit	sim/lm32/dv-lm32uart.c	/^  unsigned limit;		\/* Limit address of this UART.  *\/$/;"	m	struct:lm32uart	file:
limit	zlib/contrib/amd64/amd64-match.S	/^#define	limit		r15$/;"	d
limit	zlib/contrib/masmx86/match686.asm	/^    limit           equ     dword ptr [esp+NbStack-32]$/;"	d
limit	zlib/test/infcover.c	/^    size_t limit;               \/* memory allocation limit, or 0 if no limit *\/$/;"	m	struct:mem_zone	file:
limit0	gdb/go32-nat.c	/^  unsigned short limit0;$/;"	m	struct:seg_descr	file:
limit1	gdb/go32-nat.c	/^  unsigned       limit1:4;$/;"	m	struct:seg_descr	file:
limitd	zlib/contrib/amd64/amd64-match.S	/^#define	limitd		r15d$/;"	d
limm	opcodes/arc-dis.c	/^  unsigned limm;$/;"	m	struct:arc_disassemble_info	file:
limm	opcodes/arc-dis.c	/^  unsigned limm;$/;"	m	struct:arc_operand_iterator	file:
limm_p	opcodes/arc-dis.c	/^  bfd_boolean limm_p;$/;"	m	struct:arc_disassemble_info	file:
limm_p	opcodes/arc-dis.h	/^  int limm_p;$/;"	m	struct:arc_instruction
limm_value	opcodes/arc-dis.h	/^  unsigned limm_value;$/;"	m	struct:arc_instruction
lin_thread_get_thread_signals	gdb/linux-nat.c	/^lin_thread_get_thread_signals (sigset_t *set)$/;"	f
line	bfd/dwarf2.c	/^  int			line;$/;"	m	struct:funcinfo	file:
line	bfd/dwarf2.c	/^  int line;$/;"	m	struct:varinfo	file:
line	bfd/dwarf2.c	/^  unsigned int		line;$/;"	m	struct:line_info	file:
line	bfd/ecofflink.c	/^  struct shuffle *line;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
line	bfd/vms-alpha.c	/^  unsigned int line;$/;"	m	struct:lineinfo	file:
line	bfd/vms-alpha.c	/^  unsigned int line;$/;"	m	struct:srecinfo	file:
line	gdb/cli/cli-script.h	/^  char *line;$/;"	m	struct:command_line
line	gdb/disasm.c	/^  int line;$/;"	m	struct:deprecated_dis_line_entry	file:
line	gdb/disasm.c	/^  int line;$/;"	m	struct:dis_line_entry	file:
line	gdb/dwarf2read.c	/^  struct dwarf2_section_info line {};$/;"	s	struct:dwz_file	file:
line	gdb/dwarf2read.c	/^  struct dwarf2_section_info line;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
line	gdb/dwarf2read.c	/^  struct dwarf2_section_info line;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
line	gdb/dwarf2read.c	/^  struct dwarf2_section_info line;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
line	gdb/macroscope.h	/^  int line;$/;"	m	struct:macro_scope
line	gdb/macrotab.c	/^  int line;$/;"	m	struct:macro_for_each_data	file:
line	gdb/python/lib/gdb/FrameDecorator.py	/^    def line(self):$/;"	m	class:FrameDecorator
line	gdb/python/py-linetable.c	/^  int line;$/;"	m	struct:__anon2080	file:
line	gdb/symfile.h	/^  struct dwarf2_section_names line;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
line	gdb/symtab.h	/^  int line = 0;$/;"	m	struct:symtab_and_line
line	gdb/symtab.h	/^  int line;$/;"	m	struct:linetable_entry
line	gdb/symtab.h	/^  unsigned short line;$/;"	m	struct:symbol
line	gdb/testsuite/gdb.python/py-framefilter.py	/^    def line (self):$/;"	m	class:Dummy
line	gdb/tui/tui-data.h	/^  char *line;$/;"	m	struct:tui_command_element
line	gdb/tui/tui-data.h	/^  char *line;$/;"	m	struct:tui_source_element
line	include/coff/ecoff.h	/^  unsigned char *line;$/;"	m	struct:ecoff_debug_info
line	include/hp-symtab.h	/^  unsigned int line:	22;$/;"	m	struct:slt_normal_off
line	include/hp-symtab.h	/^  unsigned int line:	28;$/;"	m	struct:slt_normal
line	include/hp-symtab.h	/^  unsigned int line:	28;$/;"	m	struct:slt_special
line	libiberty/testsuite/test-demangle.c	/^struct line$/;"	s	file:
line	readline/display.c	/^    char *line;$/;"	m	struct:line_state	file:
line	readline/history.h	/^  char *line;$/;"	m	struct:_hist_entry
line	sim/frv/cache.h	/^  char *line;   \/* Points to storage for line in data_storage.  *\/$/;"	m	struct:__anon242
line	sim/igen/ld-decode.h	/^  line_ref *line;$/;"	m	struct:_decode_table
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_cache_entry
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_function_entry
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_insn_entry
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_insn_mnemonic_entry
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_insn_model_entry
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_model_data
line	sim/igen/ld-insn.h	/^  line_ref *line;$/;"	m	struct:_model_entry
line	sim/igen/table.h	/^  line_ref *line;$/;"	m	struct:_table_entry
lineNil	include/coff/sym.h	222;"	d
line_	readline/examples/readlinebuf.h	/^	char* line_;$/;"	m	class:readlinebuf
line_base	bfd/coff-bfd.h	/^  int line_base;$/;"	m	struct:coff_section_tdata
line_base	bfd/dwarf2.c	/^  int line_base;$/;"	m	struct:line_head	file:
line_blank	sim/igen/lf.c	/^  int line_blank;$/;"	m	struct:_lf	file:
line_blank	sim/ppc/lf.c	/^  int line_blank;$/;"	m	struct:_lf	file:
line_buf	bfd/libaout.h	/^  char *line_buf;$/;"	m	struct:aoutdata
line_buf	opcodes/opc2c.c	/^static char * line_buf = NULL;$/;"	v	file:
line_buf	readline/examples/excallback.c	/^char prompt_buf[40], line_buf[256];$/;"	v
line_buf	sim/m32c/safe-fgets.c	/^static char *line_buf = 0;$/;"	v	file:
line_buf_size	opcodes/opc2c.c	/^static int line_buf_size = 0;$/;"	v	file:
line_buf_size	sim/m32c/safe-fgets.c	/^static int line_buf_size = 0;$/;"	v	file:
line_buffer	gdb/top.h	/^  struct buffer line_buffer;$/;"	m	struct:ui	typeref:struct:ui::buffer
line_charpos	gdb/symtab.h	/^  int *line_charpos;$/;"	m	struct:symtab
line_count	bfd/dwarf1.c	/^  unsigned long line_count;$/;"	m	struct:dwarf1_unit	file:
line_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names line_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
line_end	bfd/ecofflink.c	/^  struct shuffle *line_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
line_ext	include/coff/alpha.h	/^struct line_ext {$/;"	s
line_ext	include/coff/mips.h	/^struct line_ext$/;"	s
line_filepos	bfd/bfd-in2.h	/^  file_ptr line_filepos;$/;"	m	struct:bfd_section
line_filepos	bfd/xcofflink.c	/^  file_ptr line_filepos;$/;"	m	struct:xcoff_final_link_info	file:
line_first_arg	gdb/cli/cli-script.c	/^line_first_arg (const char *p)$/;"	f	file:
line_handler	readline/examples/rlfe/rlfe.c	/^line_handler (char *line)$/;"	f	file:
line_has_code_p	gdb/disasm.c	/^line_has_code_p (htab_t table, struct symtab *symtab, int line)$/;"	f	file:
line_head	bfd/dwarf2.c	/^struct line_head$/;"	s	file:
line_header	gdb/dwarf2read.c	/^  line_header ()$/;"	f	struct:line_header
line_header	gdb/dwarf2read.c	/^  struct line_header *line_header = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::line_header	file:
line_header	gdb/dwarf2read.c	/^struct line_header$/;"	s	file:
line_header_die_owner	gdb/dwarf2read.c	/^  die_info *line_header_die_owner = nullptr;$/;"	m	struct:dwarf2_cu	file:
line_header_eq_voidp	gdb/dwarf2read.c	/^line_header_eq_voidp (const void *item_lhs, const void *item_rhs)$/;"	f	file:
line_header_hash	gdb/dwarf2read.c	/^line_header_hash (const struct line_header *ofs)$/;"	f	file:
line_header_hash_voidp	gdb/dwarf2read.c	/^line_header_hash_voidp (const void *item)$/;"	f	file:
line_header_up	gdb/dwarf2read.c	/^typedef std::unique_ptr<line_header> line_header_up;$/;"	t	file:
line_info	bfd/dwarf2.c	/^struct line_info$/;"	s	file:
line_info	bfd/elf-bfd.h	/^  void *line_info;$/;"	m	struct:elf_obj_tdata
line_info	bfd/libcoff-in.h	/^  void * line_info;$/;"	m	struct:coff_tdata
line_info	bfd/libcoff.h	/^  void * line_info;$/;"	m	struct:coff_tdata
line_info	bfd/som.h	/^  void * line_info;$/;"	m	struct:somdata
line_info_add_file_name	bfd/dwarf2.c	/^line_info_add_file_name (struct line_info_table *table, char *cur_file,$/;"	f	file:
line_info_add_include_dir	bfd/dwarf2.c	/^line_info_add_include_dir (struct line_info_table *table, char *cur_dir)$/;"	f	file:
line_info_add_include_dir_stub	bfd/dwarf2.c	/^line_info_add_include_dir_stub (struct line_info_table *table, char *cur_dir,$/;"	f	file:
line_info_lookup	bfd/dwarf2.c	/^  struct line_info**	line_info_lookup;$/;"	m	struct:line_sequence	typeref:struct:line_sequence::line_info	file:
line_info_table	bfd/dwarf2.c	/^struct line_info_table$/;"	s	file:
line_no	gdb/tui/tui-data.h	/^      int line_no;$/;"	m	union:tui_line_or_address::__anon1651
line_no	gdb/tui/tui-data.h	/^  int line_no;$/;"	m	struct:tui_locator_element
line_nr	sim/igen/lf.c	/^  int line_nr;			\/* nr complete lines written, curr line is line_nr+1 *\/$/;"	m	struct:_lf	file:
line_nr	sim/igen/misc.h	/^  int line_nr;$/;"	m	struct:_line_ref
line_nr	sim/ppc/lf.c	/^  int line_nr; \/* nr complete lines written, curr line is line_nr+1 *\/$/;"	m	struct:_lf	file:
line_nr	sim/ppc/table.c	/^  int line_nr;$/;"	m	struct:_open_table	file:
line_nr	sim/ppc/table.h	/^  int line_nr;$/;"	m	struct:_table_entry
line_nr	sim/ppc/table.h	/^  int line_nr;$/;"	m	struct:_table_model_entry
line_num	include/coff/ecoff.h	/^      unsigned int line_num;$/;"	m	struct:ecoff_find_line::__anon1505
line_number	bfd/bfd-in.h	/^  unsigned int line_number;	\/* Linenumber from start of function.  *\/$/;"	m	struct:lineno_cache_entry
line_number	bfd/bfd-in2.h	/^  unsigned int line_number;	\/* Linenumber from start of function.  *\/$/;"	m	struct:lineno_cache_entry
line_number	gdb/breakpoint.h	/^  int line_number = 0;$/;"	m	class:bp_location
line_offset	bfd/dwarf2.c	/^  unsigned long line_offset;$/;"	m	struct:comp_unit	file:
line_offset	gdb/dwarf2read.c	/^  bfd_size_type line_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
line_offset	gdb/location.h	/^  struct line_offset line_offset;$/;"	m	struct:explicit_location	typeref:struct:explicit_location::line_offset
line_offset	gdb/location.h	/^struct line_offset$/;"	s
line_or_addr	gdb/tui/tui-data.h	/^  struct tui_line_or_address line_or_addr;$/;"	m	struct:tui_source_element	typeref:struct:tui_source_element::tui_line_or_address
line_range	bfd/dwarf2.c	/^  unsigned char line_range;$/;"	m	struct:line_head	file:
line_read	readline/examples/manexamp.c	/^static char *line_read = (char *)NULL;$/;"	v	file:
line_ref	sim/igen/misc.h	/^typedef struct _line_ref line_ref;$/;"	t	typeref:struct:_line_ref
line_sect_off	gdb/dwarf2read.c	/^  sect_offset line_sect_off;$/;"	m	struct:stmt_list_hash	file:
line_section	bfd/dwarf1.c	/^  bfd_byte *line_section;$/;"	m	struct:dwarf1_debug	file:
line_section_end	bfd/dwarf1.c	/^  bfd_byte *line_section_end;$/;"	m	struct:dwarf1_debug	file:
line_sequence	bfd/dwarf2.c	/^struct line_sequence$/;"	s	file:
line_size	bfd/elf32-spu.h	/^  unsigned int line_size;$/;"	m	struct:spu_elf_params
line_size	gdb/dcache.c	/^  CORE_ADDR line_size;  \/* current line_size.  *\/$/;"	m	struct:dcache_struct	file:
line_size	gdb/dwarf2read.c	/^  bfd_size_type line_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
line_size	readline/display.c	/^static int line_size = 1024;$/;"	v	file:
line_size	sim/frv/cache.h	/^  unsigned line_size;         \/* Size of each cache line.  *\/$/;"	m	struct:__anon244
line_size_log2	bfd/elf32-spu.c	/^  unsigned int line_size_log2;$/;"	m	struct:spu_link_hash_table	file:
line_state	readline/display.c	/^struct line_state$/;"	s	file:
line_state_array	readline/display.c	/^static struct line_state line_state_array[2];$/;"	v	typeref:struct:line_state	file:
line_state_invisible	readline/display.c	/^static struct line_state *line_state_invisible = &line_state_array[1];$/;"	v	typeref:struct:line_state	file:
line_state_visible	readline/display.c	/^static struct line_state *line_state_visible = &line_state_array[0];$/;"	v	typeref:struct:line_state	file:
line_str	gdb/symfile.h	/^  struct dwarf2_section_names line_str;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
line_structures_initialized	readline/display.c	/^static int line_structures_initialized = 0;$/;"	v	file:
line_table	bfd/dwarf2.c	/^  struct line_info_table *line_table;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::line_info_table	file:
line_table	bfd/vms-alpha.c	/^  struct lineinfo *line_table;$/;"	m	struct:module	typeref:struct:module::lineinfo	file:
line_vector	gdb/buildsym.h	/^  struct linetable *line_vector;$/;"	m	struct:subfile	typeref:struct:subfile::linetable
line_vector_length	gdb/buildsym.h	/^  int line_vector_length;$/;"	m	struct:subfile
linear	gdb/dictionary.c	/^    struct dictionary_linear linear;$/;"	m	union:dictionary::__anon1847	typeref:struct:dictionary::__anon1847::dictionary_linear	file:
linear_address_tib	gdb/windows-tdep.c	/^    uint32_t linear_address_tib;		\/* %fs:0x0018 *\/$/;"	m	struct:thread_information_block_32	file:
linear_address_tib	gdb/windows-tdep.c	/^    uint64_t linear_address_tib;		\/* %gs:0x0030 *\/$/;"	m	struct:thread_information_block_64	file:
linear_expandable	gdb/dictionary.c	/^    struct dictionary_linear_expandable linear_expandable;$/;"	m	union:dictionary::__anon1847	typeref:struct:dictionary::__anon1847::dictionary_linear_expandable	file:
lineinfo	bfd/vms-alpha.c	/^struct lineinfo$/;"	s	file:
lineno	bfd/bfd-in2.h	/^  alent *lineno;$/;"	m	struct:bfd_section
lineno	bfd/libcoff.h	/^  struct lineno_cache_entry *lineno;$/;"	m	struct:coff_symbol_struct	typeref:struct:coff_symbol_struct::lineno_cache_entry
lineno	include/opcode/msp430-decode.h	/^  int lineno;$/;"	m	struct:__anon1250
lineno	include/opcode/rl78.h	/^  int lineno;$/;"	m	struct:__anon1379
lineno	libiberty/testsuite/test-demangle.c	/^static unsigned int lineno;$/;"	v	file:
lineno	opcodes/i386-gen.c	/^  int lineno;$/;"	m	struct:opcode_hash_entry	file:
lineno	opcodes/opc2c.c	/^  int lineno;$/;"	m	struct:__anon18	file:
lineno	sim/m32c/opc2c.c	/^  int lineno;$/;"	m	struct:__anon528	file:
lineno_cache_entry	bfd/bfd-in.h	/^typedef struct lineno_cache_entry$/;"	s
lineno_cache_entry	bfd/bfd-in2.h	/^typedef struct lineno_cache_entry$/;"	s
lineno_count	bfd/bfd-in2.h	/^  unsigned int lineno_count;$/;"	m	struct:bfd_section
lineno_count	bfd/libcoff-in.h	/^  unsigned int lineno_count;$/;"	m	struct:xcoff_section_tdata
lineno_count	bfd/libcoff.h	/^  unsigned int lineno_count;$/;"	m	struct:xcoff_section_tdata
lineno_counts	bfd/libcoff-in.h	/^  unsigned int *lineno_counts;$/;"	m	struct:xcoff_tdata
lineno_counts	bfd/libcoff.h	/^  unsigned int *lineno_counts;$/;"	m	struct:xcoff_tdata
lineno_off	gdb/xcoffread.c	/^    unsigned int lineno_off;$/;"	m	struct:symloc	file:
linenos	bfd/libcoff-in.h	/^  bfd_byte *linenos;$/;"	m	struct:coff_final_link_info
linenos	bfd/libcoff.h	/^  bfd_byte *linenos;$/;"	m	struct:coff_final_link_info
linenos	bfd/xcofflink.c	/^  bfd_byte *linenos;$/;"	m	struct:xcoff_final_link_info	file:
linenumber	bfd/dwarf1.c	/^  unsigned long linenumber;$/;"	m	struct:linenumber	file:
linenumber	bfd/dwarf1.c	/^struct linenumber$/;"	s	file:
linenumber_table	bfd/dwarf1.c	/^  struct linenumber* linenumber_table;$/;"	m	struct:dwarf1_unit	typeref:struct:dwarf1_unit::linenumber	file:
lines	gdb/testsuite/gdb.base/checkpoint.c	/^long lines = 0;$/;"	v
lines	opcodes/opc2c.c	/^  char ** lines;$/;"	m	struct:__anon18	file:
lines	readline/rlprivate.h	/^  char **lines;$/;"	m	struct:__rl_search_context
lines	sim/m32c/opc2c.c	/^  char **lines;$/;"	m	struct:__anon528	file:
lines	sim/m32c/trace.c	/^  char **lines;$/;"	m	struct:Files	file:
lines	sim/rl78/trace.c	/^  char **lines;$/;"	m	struct:Files	file:
lines	sim/rx/trace.c	/^  char **lines;$/;"	m	struct:Files	file:
lines_per_page	gdb/utils.c	/^static unsigned int lines_per_page;$/;"	v	file:
lines_printed	gdb/utils.c	/^static unsigned int lines_printed, chars_printed;$/;"	v	file:
lines_to_list	gdb/source.c	/^static int lines_to_list = 10;$/;"	v	file:
linespec	gdb/linespec.c	/^struct linespec$/;"	s	file:
linespec_canonical_name	gdb/linespec.c	/^struct linespec_canonical_name$/;"	s	file:
linespec_complete	gdb/linespec.c	/^linespec_complete (completion_tracker &tracker, const char *text,$/;"	f
linespec_complete_function	gdb/linespec.c	/^linespec_complete_function (completion_tracker &tracker,$/;"	f
linespec_complete_label	gdb/linespec.c	/^linespec_complete_label (completion_tracker &tracker,$/;"	f
linespec_complete_what	gdb/linespec.c	/^enum class linespec_complete_what$/;"	g	file:
linespec_expression_to_pc	gdb/linespec.c	/^linespec_expression_to_pc (const char **exp_ptr)$/;"	f
linespec_keywords	gdb/linespec.c	/^const char * const linespec_keywords[] = { "if", "thread", "task", NULL };$/;"	v
linespec_lex_to_end	gdb/linespec.c	/^linespec_lex_to_end (const char **stringp)$/;"	f
linespec_lexer_consume_token	gdb/linespec.c	/^linespec_lexer_consume_token (linespec_parser *parser)$/;"	f	file:
linespec_lexer_lex_keyword	gdb/linespec.c	/^linespec_lexer_lex_keyword (const char *p)$/;"	f
linespec_lexer_lex_number	gdb/linespec.c	/^linespec_lexer_lex_number (linespec_parser *parser, linespec_token *tokenp)$/;"	f	file:
linespec_lexer_lex_one	gdb/linespec.c	/^linespec_lexer_lex_one (linespec_parser *parser)$/;"	f	file:
linespec_lexer_lex_string	gdb/linespec.c	/^linespec_lexer_lex_string (linespec_parser *parser)$/;"	f	file:
linespec_lexer_peek_token	gdb/linespec.c	/^linespec_lexer_peek_token (linespec_parser *parser)$/;"	f	file:
linespec_location	gdb/location.c	/^    struct linespec_location linespec_location;$/;"	m	union:event_location::__anon1725	typeref:struct:event_location::__anon1725::linespec_location	file:
linespec_location	gdb/location.h	/^struct linespec_location$/;"	s
linespec_p	gdb/linespec.c	/^typedef struct linespec *linespec_p;$/;"	t	typeref:struct:linespec	file:
linespec_parse_basic	gdb/linespec.c	/^linespec_parse_basic (linespec_parser *parser)$/;"	f	file:
linespec_parse_line_offset	gdb/linespec.c	/^linespec_parse_line_offset (const char *string)$/;"	f
linespec_parse_variable	gdb/linespec.c	/^linespec_parse_variable (struct linespec_state *self, const char *variable)$/;"	f	file:
linespec_parser	gdb/linespec.c	/^typedef struct ls_parser linespec_parser;$/;"	t	typeref:struct:ls_parser	file:
linespec_parser_delete	gdb/linespec.c	/^linespec_parser_delete (void *arg)$/;"	f	file:
linespec_parser_new	gdb/linespec.c	/^linespec_parser_new (linespec_parser *parser,$/;"	f	file:
linespec_quote_characters	gdb/linespec.c	/^static const char *const linespec_quote_characters = "\\"\\'";$/;"	v	file:
linespec_result	gdb/linespec.h	/^struct linespec_result$/;"	s
linespec_sals	gdb/linespec.h	/^struct linespec_sals$/;"	s
linespec_state	gdb/linespec.c	/^struct linespec_state$/;"	s	file:
linespec_state_constructor	gdb/linespec.c	/^linespec_state_constructor (struct linespec_state *self,$/;"	f	file:
linespec_state_destructor	gdb/linespec.c	/^linespec_state_destructor (struct linespec_state *self)$/;"	f	file:
linespec_token	gdb/linespec.c	/^typedef struct ls_token linespec_token;$/;"	t	typeref:struct:ls_token	file:
linespec_token_type	gdb/linespec.c	/^typedef enum ls_token_type linespec_token_type;$/;"	t	typeref:enum:ls_token_type	file:
linetab	gdb/coffread.c	/^static char *linetab = NULL;$/;"	v	file:
linetab_offset	gdb/coffread.c	/^static long linetab_offset;$/;"	v	file:
linetab_size	gdb/coffread.c	/^static unsigned long linetab_size;$/;"	v	file:
linetable	gdb/jit.c	/^  struct linetable *linetable;$/;"	m	struct:gdb_symtab	typeref:struct:gdb_symtab::linetable	file:
linetable	gdb/symtab.h	/^  struct linetable *linetable;$/;"	m	struct:symtab	typeref:struct:symtab::linetable
linetable	gdb/symtab.h	/^struct linetable$/;"	s
linetable_entry	gdb/symtab.h	/^struct linetable_entry$/;"	s
linetable_entry_object	gdb/python/py-linetable.c	/^} linetable_entry_object;$/;"	t	typeref:struct:__anon2080	file:
linetable_entry_object_getset	gdb/python/py-linetable.c	/^static gdb_PyGetSetDef linetable_entry_object_getset[] = {$/;"	v	file:
linetable_entry_object_type	gdb/python/py-linetable.c	/^PyTypeObject linetable_entry_object_type = {$/;"	v
linetable_object	gdb/python/py-linetable.c	/^} linetable_object;$/;"	t	typeref:struct:__anon2081	file:
linetable_object_methods	gdb/python/py-linetable.c	/^static PyMethodDef linetable_object_methods[] = {$/;"	v	file:
linetable_object_type	gdb/python/py-linetable.c	/^PyTypeObject linetable_object_type = {$/;"	v
link	bfd/bfd-in2.h	/^  } link;$/;"	m	struct:bfd	typeref:union:bfd::__anon1152
link	gdb/arm-tdep.h	/^      unsigned int link : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1655
link	gdb/gnulib/import/alloca.c	/^    long link;                  \/* Address of trailer block of previous$/;"	m	struct:stk_trailer	file:
link	gdb/testsuite/gdb.base/exprs.c	/^struct link {$/;"	s	file:
link	gdb/testsuite/gdb.base/ptype.c	/^struct link {$/;"	s	file:
link	gdb/testsuite/gdb.base/setvar.c	/^struct link {$/;"	s	file:
link	gdb/testsuite/gdb.base/whatis.c	/^struct link {$/;"	s	file:
link	include/bfdlink.h	/^	  struct bfd_link_hash_entry *link;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1497	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1497::bfd_link_hash_entry
link	include/vms/lbr.h	/^  unsigned char link[4];$/;"	m	struct:vms_datadef
link	libiberty/alloca.c	/^    long link;			\/* Address of trailer block of previous$/;"	m	struct:stk_trailer	file:
linkKind	include/hp-symtab.h	/^  unsigned int linkKind:    4;     \/* always LINK_UNKNOWN          *\/$/;"	m	struct:dntt_type_link
link_action	bfd/linker.c	/^enum link_action$/;"	g	file:
link_action	bfd/linker.c	/^static const enum link_action link_action[8][8] =$/;"	v	typeref:enum:link_action	file:
link_callbacks	gdb/compile/compile-object-load.c	/^static const struct bfd_link_callbacks link_callbacks =$/;"	v	typeref:struct:bfd_link_callbacks	file:
link_callbacks_einfo	gdb/compile/compile-object-load.c	/^link_callbacks_einfo (const char *fmt, ...)$/;"	f	file:
link_callbacks_multiple_definition	gdb/compile/compile-object-load.c	/^link_callbacks_multiple_definition (struct bfd_link_info *link_info,$/;"	f	file:
link_callbacks_reloc_dangerous	gdb/compile/compile-object-load.c	/^link_callbacks_reloc_dangerous (struct bfd_link_info *link_info,$/;"	f	file:
link_callbacks_reloc_overflow	gdb/compile/compile-object-load.c	/^link_callbacks_reloc_overflow (struct bfd_link_info *link_info,$/;"	f	file:
link_callbacks_unattached_reloc	gdb/compile/compile-object-load.c	/^link_callbacks_unattached_reloc (struct bfd_link_info *link_info,$/;"	f	file:
link_callbacks_undefined_symbol	gdb/compile/compile-object-load.c	/^link_callbacks_undefined_symbol (struct bfd_link_info *link_info,$/;"	f	file:
link_callbacks_warning	gdb/compile/compile-object-load.c	/^link_callbacks_warning (struct bfd_link_info *link_info, const char *xwarning,$/;"	f	file:
link_dynamic_object	bfd/libaout.h	/^  bfd_boolean (*link_dynamic_object)$/;"	m	struct:aout_backend_data
link_exists2_p	gdb/gnulib/import/glob.c	/^link_exists2_p (const char *dir, size_t dirlen, const char *fname,$/;"	f	file:
link_exists_p	gdb/gnulib/import/glob.c	/^link_exists_p (int dfd, const char *dir, size_t dirlen, const char *fname,$/;"	f	file:
link_flags	include/elf/ia64.h	/^  unsigned char link_flags[8];		\/* Original NT_VMS_LNKFLAGS.  *\/$/;"	m	struct:__anon1429
link_hash_newfunc	bfd/elf32-microblaze.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf32-nios2.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf32-pru.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf32-s390.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf32-tilepro.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf64-ppc.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elf64-s390.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elfnn-loongarch.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elfnn-riscv.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elfxx-sparc.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_newfunc	bfd/elfxx-tilegx.c	/^link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
link_hash_table_cleanup_data	gdb/compile/compile-object-load.c	/^struct link_hash_table_cleanup_data$/;"	s	file:
link_hash_table_free	gdb/compile/compile-object-load.c	/^link_hash_table_free (void *d)$/;"	f	file:
link_info	bfd/elf.c	/^  struct bfd_link_info *link_info;$/;"	m	struct:fake_section_arg	typeref:struct:fake_section_arg::bfd_link_info	file:
link_info	bfd/elf64-alpha.c	/^  struct bfd_link_info *link_info;$/;"	m	struct:alpha_relax_info	typeref:struct:alpha_relax_info::bfd_link_info	file:
link_info	bfd/libcoff-in.h	/^  struct bfd_link_info *link_info;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::bfd_link_info
link_info	bfd/libcoff.h	/^  struct bfd_link_info *link_info;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::bfd_link_info
link_malloc	gdb/testsuite/gdb.base/call-strs.c	/^link_malloc ()$/;"	f
link_map_offsets	gdb/gdbserver/linux-low.c	/^struct link_map_offsets$/;"	s	file:
link_map_offsets	gdb/solib-svr4.h	/^struct link_map_offsets$/;"	s
link_map_size	gdb/solib-svr4.h	/^    int link_map_size;$/;"	m	struct:link_map_offsets
link_next	gdb/compile/compile-object-load.c	/^  bfd *link_next;$/;"	m	struct:link_hash_table_cleanup_data	file:
link_order	bfd/bfd-in2.h	/^    struct bfd_link_order *link_order;$/;"	m	union:bfd_section::__anon1150	typeref:struct:bfd_section::__anon1150::bfd_link_order
link_order_error_handler	bfd/elf-bfd.h	/^  void (*link_order_error_handler) (const char *, ...);$/;"	m	struct:elf_backend_data
link_register	sim/rx/cpu.h	/^  SI link_register;$/;"	m	struct:__anon508
link_row	bfd/linker.c	/^enum link_row$/;"	g	file:
link_sec	bfd/elf32-arm.c	/^  asection *link_sec;$/;"	m	struct:map_stub	file:
link_sec	bfd/elf32-hppa.c	/^    asection *link_sec;$/;"	m	struct:elf32_hppa_link_hash_table::map_stub	file:
link_sec	bfd/elf32-metag.c	/^    asection *link_sec;$/;"	m	struct:elf_metag_link_hash_table::map_stub	file:
link_sec	bfd/elf64-ppc.c	/^  asection *link_sec;$/;"	m	struct:map_stub	file:
link_sec	bfd/elfnn-aarch64.c	/^    asection *link_sec;$/;"	m	struct:elf_aarch64_link_hash_table::map_stub	file:
linkage_name	gdb/dwarf2read.c	/^    const char *linkage_name = nullptr;$/;"	m	struct:allocate_on_obstack	file:
linkage_name_str	gdb/minsyms.c	/^linkage_name_str (const lookup_name_info &lookup_name)$/;"	f	file:
linkage_section	bfd/xcofflink.c	/^  asection *linkage_section;$/;"	m	struct:xcoff_link_hash_table	file:
linkclass	opcodes/arc-dis.c	/^} skipclass_t, *linkclass;$/;"	t	typeref:struct:skipclass	file:
linked	include/hp-symtab.h	/^  unsigned int	 linked	  : 1;	\/* linked with other expansions	*\/$/;"	m	struct:quick_procedure
linked_modules	bfd/mach-o.h	/^  unsigned char *linked_modules;$/;"	m	struct:bfd_mach_o_prebound_dylib_command
linked_modules	include/mach-o/external.h	/^  unsigned char linked_modules[4];$/;"	m	struct:mach_o_prebound_dylib_command_external
linked_modules_offset	bfd/mach-o.h	/^  unsigned int linked_modules_offset; \/* Bit vector of linked modules.  *\/$/;"	m	struct:bfd_mach_o_prebound_dylib_command
linked_section	bfd/elf32-arm.c	/^  asection *linked_section;$/;"	m	struct:arm_unwind_table_edit	file:
linked_section	bfd/elf32-tic6x.c	/^  asection *linked_section;$/;"	m	struct:tic6x_unwind_table_edit	file:
linked_to	bfd/elf-bfd.h	/^  asection *linked_to;$/;"	m	struct:bfd_elf_section_data
linkedit	bfd/mach-o.h	/^    bfd_mach_o_linkedit_command linkedit;$/;"	m	union:bfd_mach_o_load_command::__anon1083
linkedlist_data	zlib/contrib/minizip/zip.c	/^} linkedlist_data;$/;"	t	typeref:struct:linkedlist_data_s	file:
linkedlist_data_s	zlib/contrib/minizip/zip.c	/^typedef struct linkedlist_data_s$/;"	s	file:
linkedlist_datablock_internal	zlib/contrib/minizip/zip.c	/^} linkedlist_datablock_internal;$/;"	t	typeref:struct:linkedlist_datablock_internal_s	file:
linkedlist_datablock_internal_s	zlib/contrib/minizip/zip.c	/^typedef struct linkedlist_datablock_internal_s$/;"	s	file:
linker	bfd/elf-bfd.h	/^  bfd_boolean linker;$/;"	m	struct:output_elf_obj_tdata
linker	bfd/libecoff.h	/^  bfd_boolean linker;$/;"	m	struct:ecoff_tdata
linker_def	bfd/elfxx-x86.h	/^  unsigned int linker_def : 1;$/;"	m	struct:elf_x86_link_hash_entry
linker_def	include/bfdlink.h	/^  unsigned int linker_def : 1;$/;"	m	struct:bfd_link_hash_entry
linker_has_input	bfd/bfd-in2.h	/^  unsigned int linker_has_input : 1;$/;"	m	struct:bfd_section
linker_mark	bfd/bfd-in2.h	/^  unsigned int linker_mark : 1;$/;"	m	struct:bfd_section
linker_section_pointer	bfd/elf32-ppc.c	/^  elf_linker_section_pointers_t *linker_section_pointer;$/;"	m	struct:ppc_elf_link_hash_entry	file:
linker_section_pointers	bfd/elf32-ppc.c	/^  elf_linker_section_pointers_t **linker_section_pointers;$/;"	m	struct:ppc_elf_obj_tdata	file:
linkfunc	gdb/testsuite/gdb.base/exprs.c	/^	struct link *(*linkfunc) ();$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/exprs.c	/^	struct link *(*linkfunc) ();$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/exprs.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/exprs.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/ptype.c	/^	struct link *(*linkfunc) ();$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/ptype.c	/^	struct link *(*linkfunc) ();$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/ptype.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/ptype.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/setvar.c	/^	struct link *(*linkfunc) ();$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/setvar.c	/^	struct link *(*linkfunc) ();$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/setvar.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/setvar.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/whatis.c	/^	struct link *(*linkfunc) ();$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/whatis.c	/^	struct link *(*linkfunc) ();$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/whatis.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	struct:link	typeref:struct:link::linkfunc	file:
linkfunc	gdb/testsuite/gdb.base/whatis.c	/^	struct link *(*linkfunc) (struct link *this, int flags);$/;"	m	union:tu_link	typeref:struct:tu_link::linkfunc	file:
linkid	include/vms/eihi.h	/^  unsigned char linkid[16];$/;"	m	struct:vms_eihi
linkname	zlib/contrib/untgz/untgz.c	/^  char linkname[100];           \/* 157 *\/$/;"	m	struct:tar_header	file:
linkonce_len	bfd/elf32-xtensa.c	/^static int linkonce_len = sizeof (".gnu.linkonce.") - 1;$/;"	v	file:
linktime	include/vms/eihi.h	/^  unsigned char linktime[8];$/;"	m	struct:vms_eihi
linux_add_process	gdb/gdbserver/linux-low.c	/^linux_add_process (int pid, int attached)$/;"	f	file:
linux_arch_setup	gdb/gdbserver/linux-low.c	/^linux_arch_setup (void)$/;"	f	file:
linux_arch_setup_thread	gdb/gdbserver/linux-low.c	/^linux_arch_setup_thread (struct thread_info *thread)$/;"	f	file:
linux_async	gdb/gdbserver/linux-low.c	/^linux_async (int enable)$/;"	f	file:
linux_async_pipe	gdb/linux-nat.c	/^linux_async_pipe (int enable)$/;"	f	file:
linux_attach	gdb/gdbserver/linux-low.c	/^linux_attach (unsigned long pid)$/;"	f	file:
linux_attach_lwp	gdb/gdbserver/linux-low.c	/^linux_attach_lwp (ptid_t ptid)$/;"	f
linux_breakpoint_kind_from_current_state	gdb/gdbserver/linux-low.c	/^linux_breakpoint_kind_from_current_state (CORE_ADDR *pcptr)$/;"	f	file:
linux_breakpoint_kind_from_pc	gdb/gdbserver/linux-low.c	/^linux_breakpoint_kind_from_pc (CORE_ADDR *pcptr)$/;"	f	file:
linux_btrace_conf	gdb/nat/linux-btrace.c	/^linux_btrace_conf (const struct btrace_target_info *tinfo)$/;"	f
linux_cc_t	sim/ppc/emul_unix.c	/^typedef unsigned8  linux_cc_t;$/;"	t	file:
linux_check_ptrace_features	gdb/nat/linux-ptrace.c	/^linux_check_ptrace_features (void)$/;"	f
linux_child_function	gdb/nat/linux-ptrace.c	/^linux_child_function (void *child_stack)$/;"	f	file:
linux_clock_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_clock_t;$/;"	t	file:
linux_collect_regset_section_cb	gdb/linux-tdep.c	/^linux_collect_regset_section_cb (const char *sect_name, int size,$/;"	f	file:
linux_collect_regset_section_cb_data	gdb/linux-tdep.c	/^struct linux_collect_regset_section_cb_data$/;"	s	file:
linux_collect_thread_registers	gdb/linux-tdep.c	/^linux_collect_thread_registers (const struct regcache *regcache,$/;"	f	file:
linux_collect_thread_registers_ftype	gdb/linux-tdep.h	/^typedef char *(*linux_collect_thread_registers_ftype) (const struct regcache *,$/;"	t
linux_common_core_of_thread	gdb/nat/linux-osdata.c	/^linux_common_core_of_thread (ptid_t ptid)$/;"	f
linux_common_xfer_osdata	gdb/nat/linux-osdata.c	/^linux_common_xfer_osdata (const char *annex, gdb_byte *readbuf,$/;"	f
linux_core_info_proc	gdb/linux-tdep.c	/^linux_core_info_proc (struct gdbarch *gdbarch, const char *args,$/;"	f	file:
linux_core_info_proc_mappings	gdb/linux-tdep.c	/^linux_core_info_proc_mappings (struct gdbarch *gdbarch, const char *args)$/;"	f	file:
linux_core_pid_to_str	gdb/linux-tdep.c	/^linux_core_pid_to_str (struct gdbarch *gdbarch, ptid_t ptid)$/;"	f	file:
linux_core_xfer_siginfo	gdb/linux-tdep.c	/^linux_core_xfer_siginfo (struct gdbarch *gdbarch, gdb_byte *readbuf,$/;"	f	file:
linux_corefile_thread	gdb/linux-tdep.c	/^linux_corefile_thread (struct thread_info *info,$/;"	f	file:
linux_corefile_thread_data	gdb/linux-tdep.c	/^struct linux_corefile_thread_data$/;"	s	file:
linux_create_inferior	gdb/gdbserver/linux-low.c	/^linux_create_inferior (const char *program,$/;"	f	file:
linux_daddr_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_daddr_t;$/;"	t	file:
linux_debug	gdb/nat/linux-waitpid.c	/^linux_debug (const char *format, ...)$/;"	f
linux_descriptors	sim/ppc/emul_unix.c	/^static emul_syscall_descriptor linux_descriptors[] = {$/;"	v	file:
linux_detach	gdb/gdbserver/linux-low.c	/^linux_detach (int pid)$/;"	f	file:
linux_detach_lwp_callback	gdb/gdbserver/linux-low.c	/^linux_detach_lwp_callback (thread_info *thread)$/;"	f	file:
linux_detach_one_lwp	gdb/gdbserver/linux-low.c	/^linux_detach_one_lwp (struct lwp_info *lwp)$/;"	f	file:
linux_determine_kernel_start	gdb/nat/linux-btrace.c	/^linux_determine_kernel_start (void)$/;"	f	file:
linux_dev_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_dev_t;$/;"	t	file:
linux_disable_btrace	gdb/nat/linux-btrace.c	/^linux_disable_btrace (struct btrace_target_info *tinfo)$/;"	f
linux_disable_bts	gdb/nat/linux-btrace.c	/^linux_disable_bts (struct btrace_tinfo_bts *tinfo)$/;"	f	file:
linux_disable_event_reporting	gdb/nat/linux-ptrace.c	/^linux_disable_event_reporting (pid_t pid)$/;"	f
linux_disable_pt	gdb/nat/linux-btrace.c	/^linux_disable_pt (struct btrace_tinfo_pt *tinfo)$/;"	f	file:
linux_displaced_step_location	gdb/linux-tdep.c	/^linux_displaced_step_location (struct gdbarch *gdbarch)$/;"	f
linux_done_accessing_memory	gdb/gdbserver/linux-low.c	/^linux_done_accessing_memory (void)$/;"	f	file:
linux_emit_ops	gdb/gdbserver/linux-low.c	/^linux_emit_ops (void)$/;"	f	file:
linux_enable_btrace	gdb/nat/linux-btrace.c	/^linux_enable_btrace (ptid_t ptid, const struct btrace_config *conf)$/;"	f
linux_enable_bts	gdb/nat/linux-btrace.c	/^linux_enable_bts (ptid_t ptid, const struct btrace_config_bts *conf)$/;"	f	file:
linux_enable_event_reporting	gdb/nat/linux-ptrace.c	/^linux_enable_event_reporting (pid_t pid, int options)$/;"	f
linux_enable_pt	gdb/nat/linux-btrace.c	/^linux_enable_pt (ptid_t ptid, const struct btrace_config_pt *conf)$/;"	f	file:
linux_error_names	sim/ppc/emul_unix.c	/^static char *(linux_error_names[]) = {$/;"	v	file:
linux_event_pipe	gdb/gdbserver/linux-low.c	/^static int linux_event_pipe[2] = { -1, -1 };$/;"	v	file:
linux_fast_tracepoint_collecting	gdb/gdbserver/linux-low.c	/^linux_fast_tracepoint_collecting (struct lwp_info *lwp,$/;"	f	file:
linux_fetch_registers	gdb/gdbserver/linux-low.c	/^linux_fetch_registers (struct regcache *regcache, int regno)$/;"	f	file:
linux_fill_btrace_pt_config	gdb/nat/linux-btrace.c	/^linux_fill_btrace_pt_config (struct btrace_data_pt_config *conf)$/;"	f	file:
linux_fill_prpsinfo	gdb/linux-tdep.c	/^linux_fill_prpsinfo (struct elf_internal_linux_prpsinfo *p)$/;"	f	file:
linux_find_memory_region_ftype	gdb/linux-tdep.c	/^typedef int linux_find_memory_region_ftype (ULONGEST vaddr, ULONGEST size,$/;"	t	file:
linux_find_memory_regions	gdb/linux-tdep.c	/^linux_find_memory_regions (struct gdbarch *gdbarch,$/;"	f	file:
linux_find_memory_regions_data	gdb/linux-tdep.c	/^struct linux_find_memory_regions_data$/;"	s	file:
linux_find_memory_regions_full	gdb/linux-tdep.c	/^linux_find_memory_regions_full (struct gdbarch *gdbarch,$/;"	f	file:
linux_find_memory_regions_thunk	gdb/linux-tdep.c	/^linux_find_memory_regions_thunk (ULONGEST vaddr, ULONGEST size,$/;"	f	file:
linux_fork_checkpointing_p	gdb/linux-fork.c	/^linux_fork_checkpointing_p (int pid)$/;"	f
linux_fork_context	gdb/linux-fork.c	/^linux_fork_context (struct fork_info *newfp, int from_tty)$/;"	f	file:
linux_fork_detach	gdb/linux-fork.c	/^linux_fork_detach (int from_tty)$/;"	f
linux_fork_killall	gdb/linux-fork.c	/^linux_fork_killall (void)$/;"	f
linux_fork_mourn_inferior	gdb/linux-fork.c	/^linux_fork_mourn_inferior (void)$/;"	f
linux_fork_to_function	gdb/nat/linux-ptrace.c	/^linux_fork_to_function (gdb_byte *child_stack, int (*function) (void *))$/;"	f	file:
linux_gdb_signal_from_target	gdb/linux-tdep.c	/^linux_gdb_signal_from_target (struct gdbarch *gdbarch, int signal)$/;"	f
linux_gdb_signal_to_target	gdb/linux-tdep.c	/^linux_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f
linux_gdbarch_data	gdb/linux-tdep.c	/^struct linux_gdbarch_data$/;"	s	file:
linux_gdbarch_data_handle	gdb/linux-tdep.c	/^static struct gdbarch_data *linux_gdbarch_data_handle;$/;"	v	typeref:struct:gdbarch_data	file:
linux_get_ipa_tdesc_idx	gdb/gdbserver/linux-low.c	/^linux_get_ipa_tdesc_idx (void)$/;"	f	file:
linux_get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-low.c	/^linux_get_min_fast_tracepoint_insn_len (void)$/;"	f	file:
linux_get_pc_32bit	gdb/gdbserver/linux-low.c	/^linux_get_pc_32bit (struct regcache *regcache)$/;"	f
linux_get_pc_64bit	gdb/gdbserver/linux-low.c	/^linux_get_pc_64bit (struct regcache *regcache)$/;"	f
linux_get_siginfo_data	gdb/linux-tdep.c	/^linux_get_siginfo_data (thread_info *thread, struct gdbarch *gdbarch)$/;"	f	file:
linux_get_siginfo_type	gdb/linux-tdep.c	/^linux_get_siginfo_type (struct gdbarch *gdbarch)$/;"	f	file:
linux_get_siginfo_type_with_fields	gdb/linux-tdep.c	/^linux_get_siginfo_type_with_fields (struct gdbarch *gdbarch,$/;"	f
linux_gid_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_gid_t;$/;"	t	file:
linux_grandchild_function	gdb/nat/linux-ptrace.c	/^linux_grandchild_function (void *child_stack)$/;"	f	file:
linux_handle_extended_wait	gdb/linux-nat.c	/^linux_handle_extended_wait (struct lwp_info *lp, int status)$/;"	f	file:
linux_handle_new_gdb_connection	gdb/gdbserver/linux-low.c	/^linux_handle_new_gdb_connection (void)$/;"	f	file:
linux_handle_syscall_trap	gdb/linux-nat.c	/^linux_handle_syscall_trap (struct lwp_info *lp, int stopping)$/;"	f	file:
linux_has_shared_address_space	gdb/linux-tdep.c	/^linux_has_shared_address_space (struct gdbarch *gdbarch)$/;"	f	file:
linux_infcall_mmap	gdb/linux-tdep.c	/^linux_infcall_mmap (CORE_ADDR size, unsigned prot)$/;"	f	file:
linux_infcall_munmap	gdb/linux-tdep.c	/^linux_infcall_munmap (CORE_ADDR addr, CORE_ADDR size)$/;"	f	file:
linux_inferior_data	gdb/linux-tdep.c	/^static const struct inferior_data *linux_inferior_data;$/;"	v	typeref:struct:inferior_data	file:
linux_inferior_data_cleanup	gdb/linux-tdep.c	/^linux_inferior_data_cleanup (struct inferior *inf, void *arg)$/;"	f	file:
linux_info	gdb/linux-tdep.c	/^struct linux_info$/;"	s	file:
linux_info_proc	gdb/linux-tdep.c	/^linux_info_proc (struct gdbarch *gdbarch, const char *args,$/;"	f	file:
linux_init_abi	gdb/linux-tdep.c	/^linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
linux_init_ptrace	gdb/linux-nat.c	/^linux_init_ptrace (pid_t pid, int attached)$/;"	f	file:
linux_ino_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_ino_t;$/;"	t	file:
linux_insert_point	gdb/gdbserver/linux-low.c	/^linux_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
linux_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-low.c	/^linux_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	f	file:
linux_is_async_p	gdb/linux-nat.c	225;"	d	file:
linux_is_extended_waitstatus	gdb/nat/linux-ptrace.c	/^linux_is_extended_waitstatus (int wstat)$/;"	f
linux_is_uclinux	gdb/linux-tdep.c	/^linux_is_uclinux (void)$/;"	f
linux_join	gdb/gdbserver/linux-low.c	/^linux_join (int pid)$/;"	f	file:
linux_kill	gdb/gdbserver/linux-low.c	/^linux_kill (int pid)$/;"	f	file:
linux_kill_one_lwp	gdb/gdbserver/linux-low.c	/^linux_kill_one_lwp (struct lwp_info *lwp)$/;"	f	file:
linux_look_up_symbols	gdb/gdbserver/linux-low.c	/^linux_look_up_symbols (void)$/;"	f	file:
linux_low_btrace_conf	gdb/gdbserver/linux-low.c	/^linux_low_btrace_conf (const struct btrace_target_info *tinfo,$/;"	f	file:
linux_low_disable_btrace	gdb/gdbserver/linux-low.c	/^linux_low_disable_btrace (struct btrace_target_info *tinfo)$/;"	f	file:
linux_low_encode_pt_config	gdb/gdbserver/linux-low.c	/^linux_low_encode_pt_config (struct buffer *buffer,$/;"	f	file:
linux_low_encode_raw	gdb/gdbserver/linux-low.c	/^linux_low_encode_raw (struct buffer *buffer, const gdb_byte *data,$/;"	f	file:
linux_low_filter_event	gdb/gdbserver/linux-low.c	/^linux_low_filter_event (int lwpid, int wstat)$/;"	f	file:
linux_low_ptrace_options	gdb/gdbserver/linux-low.c	/^linux_low_ptrace_options (int attached)$/;"	f	file:
linux_low_read_btrace	gdb/gdbserver/linux-low.c	/^linux_low_read_btrace (struct btrace_target_info *tinfo, struct buffer *buffer,$/;"	f	file:
linux_make_corefile_notes	gdb/linux-tdep.c	/^linux_make_corefile_notes (struct gdbarch *gdbarch, bfd *obfd, int *note_size)$/;"	f	file:
linux_make_mappings_callback	gdb/linux-tdep.c	/^linux_make_mappings_callback (ULONGEST vaddr, ULONGEST size,$/;"	f	file:
linux_make_mappings_callback	gdb/linux-tdep.c	/^static linux_find_memory_region_ftype linux_make_mappings_callback;$/;"	v	file:
linux_make_mappings_corefile_notes	gdb/linux-tdep.c	/^linux_make_mappings_corefile_notes (struct gdbarch *gdbarch, bfd *obfd,$/;"	f	file:
linux_make_mappings_data	gdb/linux-tdep.c	/^struct linux_make_mappings_data$/;"	s	file:
linux_mnsh	gdb/nat/linux-namespaces.c	/^struct linux_mnsh$/;"	s	file:
linux_mntns_access_fs	gdb/nat/linux-namespaces.c	/^linux_mntns_access_fs (pid_t pid)$/;"	f	file:
linux_mntns_get_helper	gdb/nat/linux-namespaces.c	/^linux_mntns_get_helper (void)$/;"	f	file:
linux_mntns_open_cloexec	gdb/nat/linux-namespaces.c	/^linux_mntns_open_cloexec (pid_t pid, const char *filename,$/;"	f
linux_mntns_readlink	gdb/nat/linux-namespaces.c	/^linux_mntns_readlink (pid_t pid, const char *filename,$/;"	f
linux_mntns_unlink	gdb/nat/linux-namespaces.c	/^linux_mntns_unlink (pid_t pid, const char *filename)$/;"	f
linux_mode_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_mode_t;$/;"	t	file:
linux_mourn	gdb/gdbserver/linux-low.c	/^linux_mourn (struct process_info *process)$/;"	f	file:
linux_multi_process	gdb/linux-nat.c	/^int linux_multi_process = 1;$/;"	v
linux_nat_event_pipe	gdb/linux-nat.c	/^static int linux_nat_event_pipe[2] = { -1, -1 };$/;"	v	file:
linux_nat_fileio_pid_of	gdb/linux-nat.c	/^linux_nat_fileio_pid_of (struct inferior *inf)$/;"	f	file:
linux_nat_filter_event	gdb/linux-nat.c	/^linux_nat_filter_event (int lwpid, int status)$/;"	f	file:
linux_nat_get_siginfo	gdb/linux-nat.c	/^linux_nat_get_siginfo (ptid_t ptid, siginfo_t *siginfo)$/;"	f
linux_nat_has_pending_sigint	gdb/linux-nat.c	/^linux_nat_has_pending_sigint (int pid)$/;"	f	file:
linux_nat_post_attach_wait	gdb/linux-nat.c	/^linux_nat_post_attach_wait (ptid_t ptid, int *signalled)$/;"	f	file:
linux_nat_ptrace_options	gdb/linux-nat.c	/^linux_nat_ptrace_options (int attached)$/;"	f	file:
linux_nat_resume_callback	gdb/linux-nat.c	/^linux_nat_resume_callback (struct lwp_info *lp, void *except)$/;"	f	file:
linux_nat_stop_lwp	gdb/linux-nat.c	/^linux_nat_stop_lwp (struct lwp_info *lwp, void *data)$/;"	f	file:
linux_nat_switch_fork	gdb/linux-nat.c	/^linux_nat_switch_fork (ptid_t new_ptid)$/;"	f
linux_nat_target	gdb/linux-nat.c	/^linux_nat_target::linux_nat_target ()$/;"	f	class:linux_nat_target
linux_nat_target	gdb/linux-nat.h	/^class linux_nat_target : public inf_ptrace_target$/;"	c
linux_nat_target	gdb/ppc-linux-nat.c	/^struct ppc_linux_nat_target final : public linux_nat_target$/;"	s	file:
linux_nat_trad_target	gdb/linux-nat-trad.h	/^class linux_nat_trad_target : public linux_nat_target$/;"	c
linux_nat_wait_1	gdb/linux-nat.c	/^linux_nat_wait_1 (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	file:
linux_nat_xfer_osdata	gdb/linux-nat.c	/^linux_nat_xfer_osdata (enum target_object object,$/;"	f	file:
linux_nlink_t	sim/ppc/emul_unix.c	/^typedef unsigned16	linux_nlink_t;$/;"	t	file:
linux_ns	gdb/nat/linux-namespaces.c	/^struct linux_ns$/;"	s	file:
linux_ns_filename	gdb/nat/linux-namespaces.c	/^linux_ns_filename (struct linux_ns *ns, int pid)$/;"	f	file:
linux_ns_get_namespace	gdb/nat/linux-namespaces.c	/^linux_ns_get_namespace (enum linux_ns_type type)$/;"	f	file:
linux_ns_same	gdb/nat/linux-namespaces.c	/^linux_ns_same (pid_t pid, enum linux_ns_type type)$/;"	f
linux_ns_type	gdb/nat/linux-namespaces.h	/^enum linux_ns_type$/;"	g
linux_off_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_off_t;$/;"	t	file:
linux_pause_all	gdb/gdbserver/linux-low.c	/^linux_pause_all (int freeze)$/;"	f	file:
linux_pid_exe_is_elf_64_file	gdb/gdbserver/linux-low.c	/^linux_pid_exe_is_elf_64_file (int pid, unsigned int *machine)$/;"	f
linux_pid_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_pid_t;$/;"	t	file:
linux_post_create_inferior	gdb/gdbserver/linux-low.c	/^linux_post_create_inferior (void)$/;"	f	file:
linux_prepare_to_access_memory	gdb/gdbserver/linux-low.c	/^linux_prepare_to_access_memory (void)$/;"	f	file:
linux_proc_attach_lwp_func	gdb/nat/linux-procfs.h	/^typedef int (*linux_proc_attach_lwp_func) (ptid_t ptid);$/;"	t
linux_proc_attach_tgid_threads	gdb/nat/linux-procfs.c	/^linux_proc_attach_tgid_threads (pid_t pid,$/;"	f
linux_proc_get_int	gdb/nat/linux-procfs.c	/^linux_proc_get_int (pid_t lwpid, const char *field, int warn)$/;"	f	file:
linux_proc_get_pid_max	gdb/testsuite/gdb.threads/tid-reuse.c	/^linux_proc_get_pid_max (void)$/;"	f	file:
linux_proc_get_tgid	gdb/nat/linux-procfs.c	/^linux_proc_get_tgid (pid_t lwpid)$/;"	f
linux_proc_get_tracerpid_nowarn	gdb/nat/linux-procfs.c	/^linux_proc_get_tracerpid_nowarn (pid_t lwpid)$/;"	f
linux_proc_pending_signals	gdb/linux-nat.c	/^linux_proc_pending_signals (int pid, sigset_t *pending,$/;"	f
linux_proc_pid_get_state	gdb/nat/linux-procfs.c	/^linux_proc_pid_get_state (pid_t pid, int warn, enum proc_state *state)$/;"	f	file:
linux_proc_pid_has_state	gdb/nat/linux-procfs.c	/^linux_proc_pid_has_state (pid_t pid, enum proc_state state, int warn)$/;"	f	file:
linux_proc_pid_is_gone	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_gone (pid_t pid)$/;"	f
linux_proc_pid_is_stopped	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_stopped (pid_t pid)$/;"	f
linux_proc_pid_is_trace_stopped_nowarn	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_trace_stopped_nowarn (pid_t pid)$/;"	f
linux_proc_pid_is_zombie	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_zombie (pid_t pid)$/;"	f
linux_proc_pid_is_zombie_maybe_warn	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_zombie_maybe_warn (pid_t pid, int warn)$/;"	f	file:
linux_proc_pid_is_zombie_nowarn	gdb/nat/linux-procfs.c	/^linux_proc_pid_is_zombie_nowarn (pid_t pid)$/;"	f
linux_proc_pid_to_exec_file	gdb/nat/linux-procfs.c	/^linux_proc_pid_to_exec_file (int pid)$/;"	f
linux_proc_task_list_dir_exists	gdb/nat/linux-procfs.c	/^linux_proc_task_list_dir_exists (pid_t pid)$/;"	f
linux_proc_tid_get_name	gdb/nat/linux-procfs.c	/^linux_proc_tid_get_name (ptid_t ptid)$/;"	f
linux_proc_xfer_partial	gdb/linux-nat.c	/^linux_proc_xfer_partial (enum target_object object,$/;"	f	file:
linux_proc_xfer_spu	gdb/linux-nat.c	/^linux_proc_xfer_spu (enum target_object object,$/;"	f	file:
linux_process_qsupported	gdb/gdbserver/linux-low.c	/^linux_process_qsupported (char **features, int count)$/;"	f	file:
linux_prpsinfo32_ugid16	bfd/elf-bfd.h	/^  unsigned linux_prpsinfo32_ugid16 : 1;$/;"	m	struct:elf_backend_data
linux_prpsinfo64_ugid16	bfd/elf-bfd.h	/^  unsigned linux_prpsinfo64_ugid16 : 1;$/;"	m	struct:elf_backend_data
linux_ptrace_attach_fail_reason	gdb/nat/linux-ptrace.c	/^linux_ptrace_attach_fail_reason (pid_t pid)$/;"	f
linux_ptrace_attach_fail_reason_string	gdb/nat/linux-ptrace.c	/^linux_ptrace_attach_fail_reason_string (ptid_t ptid, int err)$/;"	f
linux_ptrace_fun	gdb/gdbserver/linux-low.c	/^linux_ptrace_fun ()$/;"	f	file:
linux_ptrace_get_extended_event	gdb/nat/linux-ptrace.c	/^linux_ptrace_get_extended_event (int wstat)$/;"	f
linux_ptrace_init_warnings	gdb/nat/linux-ptrace.c	/^linux_ptrace_init_warnings (void)$/;"	f
linux_ptrace_test_ret_to_nx	gdb/nat/linux-ptrace.c	/^linux_ptrace_test_ret_to_nx (void)$/;"	f	file:
linux_ptrdiff_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_ptrdiff_t;$/;"	t	file:
linux_qxfer_libraries_svr4	gdb/gdbserver/linux-low.c	/^linux_qxfer_libraries_svr4 (const char *annex, unsigned char *readbuf,$/;"	f	file:
linux_qxfer_osdata	gdb/gdbserver/linux-low.c	/^linux_qxfer_osdata (const char *annex,$/;"	f	file:
linux_qxfer_spu	gdb/gdbserver/linux-low.c	/^linux_qxfer_spu (const char *annex, unsigned char *readbuf,$/;"	f	file:
linux_read_auxv	gdb/gdbserver/linux-low.c	/^linux_read_auxv (CORE_ADDR offset, unsigned char *myaddr, unsigned int len)$/;"	f	file:
linux_read_btrace	gdb/nat/linux-btrace.c	/^linux_read_btrace (struct btrace_data *btrace,$/;"	f
linux_read_bts	gdb/nat/linux-btrace.c	/^linux_read_bts (struct btrace_data_bts *btrace,$/;"	f	file:
linux_read_loadmap	gdb/gdbserver/linux-low.c	/^linux_read_loadmap (const char *annex, CORE_ADDR offset,$/;"	f	file:
linux_read_loadmap	gdb/gdbserver/linux-low.c	6563;"	d	file:
linux_read_memory	gdb/gdbserver/linux-low.c	/^linux_read_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
linux_read_offsets	gdb/gdbserver/linux-low.c	/^linux_read_offsets (CORE_ADDR *text_p, CORE_ADDR *data_p)$/;"	f	file:
linux_read_pc	gdb/gdbserver/linux-low.c	/^linux_read_pc (struct regcache *regcache)$/;"	f	file:
linux_read_pt	gdb/nat/linux-btrace.c	/^linux_read_pt (struct btrace_data_pt *btrace,$/;"	f	file:
linux_record_tdep	gdb/linux-record.h	/^struct linux_record_tdep$/;"	s
linux_register_in_regsets	gdb/gdbserver/linux-low.c	/^linux_register_in_regsets (const struct regs_info *regs_info, int regno)$/;"	f	file:
linux_remove_point	gdb/gdbserver/linux-low.c	/^linux_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
linux_request_interrupt	gdb/gdbserver/linux-low.c	/^linux_request_interrupt (void)$/;"	f	file:
linux_resume	gdb/gdbserver/linux-low.c	/^linux_resume (struct thread_resume *resume_info, size_t n)$/;"	f	file:
linux_resume_one_lwp	gdb/gdbserver/linux-low.c	/^linux_resume_one_lwp (struct lwp_info *lwp,$/;"	f	file:
linux_resume_one_lwp	gdb/linux-nat.c	/^linux_resume_one_lwp (struct lwp_info *lp, int step, enum gdb_signal signo)$/;"	f	file:
linux_resume_one_lwp_throw	gdb/gdbserver/linux-low.c	/^linux_resume_one_lwp_throw (struct lwp_info *lwp,$/;"	f	file:
linux_resume_one_lwp_throw	gdb/linux-nat.c	/^linux_resume_one_lwp_throw (struct lwp_info *lp, int step,$/;"	f	file:
linux_resume_one_thread	gdb/gdbserver/linux-low.c	/^linux_resume_one_thread (thread_info *thread, bool leave_all_stopped)$/;"	f	file:
linux_rt_sigtramp_code	gdb/i386-linux-tdep.c	/^static const gdb_byte linux_rt_sigtramp_code[] =$/;"	v	file:
linux_rt_sigtramp_code	gdb/m32r-linux-tdep.c	/^static const gdb_byte linux_rt_sigtramp_code[] = {$/;"	v	file:
linux_set_pc_32bit	gdb/gdbserver/linux-low.c	/^linux_set_pc_32bit (struct regcache *regcache, CORE_ADDR pc)$/;"	f
linux_set_pc_64bit	gdb/gdbserver/linux-low.c	/^linux_set_pc_64bit (struct regcache *regcache, CORE_ADDR pc)$/;"	f
linux_set_resume_request	gdb/gdbserver/linux-low.c	/^linux_set_resume_request (thread_info *thread, thread_resume *resume, size_t n)$/;"	f	file:
linux_siginfo_extra_field_values	gdb/linux-tdep.h	/^enum linux_siginfo_extra_field_values$/;"	g
linux_signal_names	sim/ppc/emul_unix.c	/^static char *(linux_signal_names[]) = {$/;"	v	file:
linux_sigtramp_code	gdb/i386-linux-tdep.c	/^static const gdb_byte linux_sigtramp_code[] =$/;"	v	file:
linux_sigtramp_code	gdb/m32r-linux-tdep.c	/^static const gdb_byte linux_sigtramp_code[] = {$/;"	v	file:
linux_size_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_size_t;$/;"	t	file:
linux_speed_t	sim/ppc/emul_unix.c	/^typedef unsigned32 linux_speed_t;$/;"	t	file:
linux_spu_make_corefile_notes	gdb/linux-tdep.c	/^linux_spu_make_corefile_notes (bfd *obfd, char *note_data, int *note_size)$/;"	f	file:
linux_ssize_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_ssize_t;$/;"	t	file:
linux_stabilize_threads	gdb/gdbserver/linux-low.c	/^linux_stabilize_threads (void)$/;"	f	file:
linux_start_non_stop	gdb/gdbserver/linux-low.c	/^linux_start_non_stop (int nonstop)$/;"	f	file:
linux_stat	sim/ppc/emul_unix.c	/^struct linux_stat {$/;"	s	file:
linux_stop_and_wait_all_lwps	gdb/linux-nat.c	/^linux_stop_and_wait_all_lwps (void)$/;"	f
linux_stop_lwp	gdb/gdbserver/linux-low.c	/^linux_stop_lwp (struct lwp_info *lwp)$/;"	f
linux_stop_lwp	gdb/linux-nat.c	/^linux_stop_lwp (struct lwp_info *lwp)$/;"	f
linux_stopped_by_hw_breakpoint	gdb/gdbserver/linux-low.c	/^linux_stopped_by_hw_breakpoint (void)$/;"	f	file:
linux_stopped_by_sw_breakpoint	gdb/gdbserver/linux-low.c	/^linux_stopped_by_sw_breakpoint (void)$/;"	f	file:
linux_stopped_by_watchpoint	gdb/gdbserver/linux-low.c	/^linux_stopped_by_watchpoint (void)$/;"	f	file:
linux_stopped_data_address	gdb/gdbserver/linux-low.c	/^linux_stopped_data_address (void)$/;"	f	file:
linux_store_registers	gdb/gdbserver/linux-low.c	/^linux_store_registers (struct regcache *regcache, int regno)$/;"	f	file:
linux_supports_agent	gdb/gdbserver/linux-low.c	/^linux_supports_agent (void)$/;"	f	file:
linux_supports_catch_syscall	gdb/gdbserver/linux-low.c	/^linux_supports_catch_syscall (void)$/;"	f	file:
linux_supports_disable_randomization	gdb/gdbserver/linux-low.c	/^linux_supports_disable_randomization (void)$/;"	f	file:
linux_supports_exec_events	gdb/gdbserver/linux-low.c	/^linux_supports_exec_events (void)$/;"	f	file:
linux_supports_fork_events	gdb/gdbserver/linux-low.c	/^linux_supports_fork_events (void)$/;"	f	file:
linux_supports_hardware_single_step	gdb/gdbserver/linux-low.c	/^linux_supports_hardware_single_step (void)$/;"	f	file:
linux_supports_multi_process	gdb/gdbserver/linux-low.c	/^linux_supports_multi_process (void)$/;"	f	file:
linux_supports_non_stop	gdb/gdbserver/linux-low.c	/^linux_supports_non_stop (void)$/;"	f	file:
linux_supports_range_stepping	gdb/gdbserver/linux-low.c	/^linux_supports_range_stepping (void)$/;"	f	file:
linux_supports_software_single_step	gdb/gdbserver/linux-low.c	/^linux_supports_software_single_step (void)$/;"	f	file:
linux_supports_stopped_by_hw_breakpoint	gdb/gdbserver/linux-low.c	/^linux_supports_stopped_by_hw_breakpoint (void)$/;"	f	file:
linux_supports_stopped_by_sw_breakpoint	gdb/gdbserver/linux-low.c	/^linux_supports_stopped_by_sw_breakpoint (void)$/;"	f	file:
linux_supports_traceclone	gdb/nat/linux-ptrace.c	/^linux_supports_traceclone (void)$/;"	f
linux_supports_traceexec	gdb/nat/linux-ptrace.c	/^linux_supports_traceexec (void)$/;"	f
linux_supports_tracefork	gdb/nat/linux-ptrace.c	/^linux_supports_tracefork (void)$/;"	f
linux_supports_tracepoints	gdb/gdbserver/linux-low.c	/^linux_supports_tracepoints (void)$/;"	f	file:
linux_supports_tracesysgood	gdb/nat/linux-ptrace.c	/^linux_supports_tracesysgood (void)$/;"	f
linux_supports_tracevforkdone	gdb/nat/linux-ptrace.c	/^linux_supports_tracevforkdone (void)$/;"	f
linux_supports_vfork_events	gdb/gdbserver/linux-low.c	/^linux_supports_vfork_events (void)$/;"	f	file:
linux_supports_z_point_type	gdb/gdbserver/linux-low.c	/^linux_supports_z_point_type (char z_type)$/;"	f	file:
linux_sw_breakpoint_from_kind	gdb/gdbserver/linux-low.c	/^linux_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
linux_syscall	gdb/i386-linux-nat.c	/^static const unsigned char linux_syscall[] = { 0xcd, 0x80 };$/;"	v	file:
linux_target	gdb/linux-nat.c	/^struct linux_nat_target *linux_target;$/;"	v	typeref:struct:linux_nat_target
linux_target_ops	gdb/gdbserver/linux-low.c	/^static struct target_ops linux_target_ops = {$/;"	v	typeref:struct:target_ops	file:
linux_target_ops	gdb/gdbserver/linux-low.h	/^struct linux_target_ops$/;"	s
linux_tcflag_t	sim/ppc/emul_unix.c	/^typedef unsigned32 linux_tcflag_t;$/;"	t	file:
linux_termio	sim/ppc/emul_unix.c	/^struct linux_termio {$/;"	s	file:
linux_termios	sim/ppc/emul_unix.c	/^struct linux_termios {$/;"	s	file:
linux_test_for_exitkill	gdb/nat/linux-ptrace.c	/^linux_test_for_exitkill (int child_pid)$/;"	f	file:
linux_test_for_tracefork	gdb/nat/linux-ptrace.c	/^linux_test_for_tracefork (int child_pid)$/;"	f	file:
linux_test_for_tracesysgood	gdb/nat/linux-ptrace.c	/^linux_test_for_tracesysgood (int child_pid)$/;"	f	file:
linux_thread_alive	gdb/gdbserver/linux-low.c	/^linux_thread_alive (ptid_t ptid)$/;"	f	file:
linux_thread_stopped	gdb/gdbserver/linux-low.c	/^linux_thread_stopped (struct thread_info *thread)$/;"	f	file:
linux_time_t	sim/ppc/emul_unix.c	/^typedef signed32	linux_time_t;$/;"	t	file:
linux_uid_t	sim/ppc/emul_unix.c	/^typedef unsigned32	linux_uid_t;$/;"	t	file:
linux_unpause_all	gdb/gdbserver/linux-low.c	/^linux_unpause_all (int unfreeze)$/;"	f	file:
linux_unstop_all_lwps	gdb/linux-nat.c	/^linux_unstop_all_lwps (void)$/;"	f
linux_vsyscall_range	gdb/linux-tdep.c	/^linux_vsyscall_range (struct gdbarch *gdbarch, struct mem_range *range)$/;"	f	file:
linux_vsyscall_range_raw	gdb/linux-tdep.c	/^linux_vsyscall_range_raw (struct gdbarch *gdbarch, struct mem_range *range)$/;"	f	file:
linux_wait	gdb/gdbserver/linux-low.c	/^linux_wait (ptid_t ptid,$/;"	f	file:
linux_wait_1	gdb/gdbserver/linux-low.c	/^linux_wait_1 (ptid_t ptid,$/;"	f	file:
linux_wait_for_event	gdb/gdbserver/linux-low.c	/^linux_wait_for_event (ptid_t ptid, int *wstatp, int options)$/;"	f	file:
linux_wait_for_event_filtered	gdb/gdbserver/linux-low.c	/^linux_wait_for_event_filtered (ptid_t wait_ptid, ptid_t filter_ptid,$/;"	f	file:
linux_write_memory	gdb/gdbserver/linux-low.c	/^linux_write_memory (CORE_ADDR memaddr, const unsigned char *myaddr, int len)$/;"	f	file:
linux_write_pc	gdb/gdbserver/linux-low.c	/^linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
linux_wstatus_maybe_breakpoint	gdb/nat/linux-ptrace.c	/^linux_wstatus_maybe_breakpoint (int wstat)$/;"	f
linux_xfer_osdata_cpus	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_cpus (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_fds	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_fds (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_isockets	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_isockets (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_modules	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_modules (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_msg	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_msg (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_processes	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_processes (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_processgroups	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_processgroups (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_sem	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_sem (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_shm	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_shm (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_osdata_threads	gdb/nat/linux-osdata.c	/^linux_xfer_osdata_threads (gdb_byte *readbuf,$/;"	f	file:
linux_xfer_siginfo	gdb/gdbserver/linux-low.c	/^linux_xfer_siginfo (const char *annex, unsigned char *readbuf,$/;"	f	file:
linux_xfer_siginfo	gdb/linux-nat.c	/^linux_xfer_siginfo (enum target_object object,$/;"	f	file:
lisa_opc_stack	bfd/elfnn-loongarch.c	/^static int64_t lisa_opc_stack[LARCH_LD_STACK_DEPTH];$/;"	v	file:
lisa_reloc_queue	bfd/elfnn-loongarch.c	/^} lisa_reloc_queue [LARCH_RECENT_RELOC_QUEUE_LENGTH];$/;"	v	typeref:struct:__anon1118	file:
lisa_reloc_queue_head	bfd/elfnn-loongarch.c	/^static size_t lisa_reloc_queue_head = 0;$/;"	v	file:
lisa_reloc_queue_tail	bfd/elfnn-loongarch.c	/^static size_t lisa_reloc_queue_tail = 0;$/;"	v	file:
lisa_stack_top	bfd/elfnn-loongarch.c	/^static size_t lisa_stack_top = 0;$/;"	v	file:
list	bfd/elf64-ppc.c	/^      asection *list;$/;"	m	union:ppc_link_hash_table::__anon1173::__anon1174	file:
list	gdb/frame-unwind.c	/^  struct frame_unwind_table_entry *list;$/;"	m	struct:frame_unwind_table	typeref:struct:frame_unwind_table::frame_unwind_table_entry	file:
list	gdb/stabsread.c	/^    struct nextfield *list;$/;"	m	struct:field_info	typeref:struct:field_info::nextfield	file:
list	gdb/symtab.c	/^  completion_list *list;$/;"	m	struct:add_partial_filename_data	file:
list	gdb/testsuite/gdb.base/bigcore.c	/^struct list$/;"	s	file:
list	gdb/tui/tui-data.h	/^  struct tui_win_info **list;$/;"	m	struct:tui_list	typeref:struct:tui_list::tui_win_info
list	include/bfdlink.h	/^  struct bfd_elf_version_expr *list;$/;"	m	struct:bfd_elf_version_expr_head	typeref:struct:bfd_elf_version_expr_head::bfd_elf_version_expr
list	opcodes/aarch64-gen.c	/^  opcode_node *list;$/;"	m	struct:bittree	file:
list	zlib/examples/zran.c	/^    struct point *list; \/* allocated list *\/$/;"	m	struct:access	typeref:struct:access::point	file:
list_M032	opcodes/ns32k-dis.c	/^static const struct ns32k_option list_M032[]= \/* Lmr smr.  *\/$/;"	v	typeref:struct:ns32k_option	file:
list_M532	opcodes/ns32k-dis.c	/^static const struct ns32k_option list_M532[]= \/* Lmr smr.  *\/$/;"	v	typeref:struct:ns32k_option	file:
list_P032	opcodes/ns32k-dis.c	/^static const struct ns32k_option list_P032[]= \/* Lpr spr.  *\/$/;"	v	typeref:struct:ns32k_option	file:
list_P532	opcodes/ns32k-dis.c	/^static const struct ns32k_option list_P532[]= \/* Lpr spr.  *\/$/;"	v	typeref:struct:ns32k_option	file:
list_arg_or_local	gdb/mi/mi-cmd-stack.c	/^list_arg_or_local (const struct frame_arg *arg, enum what_to_list what,$/;"	f	file:
list_args_or_locals	gdb/mi/mi-cmd-stack.c	/^list_args_or_locals (enum what_to_list what, enum print_values values,$/;"	f	file:
list_available_thread_groups	gdb/mi/mi-main.c	/^list_available_thread_groups (const std::set<int> &ids, int recurse)$/;"	f	file:
list_command	gdb/cli/cli-cmds.c	/^list_command (const char *arg, int from_tty)$/;"	f	file:
list_cp_abis	gdb/cp-abi.c	/^list_cp_abis (int from_tty)$/;"	f	file:
list_ele	bfd/coff-ppc.c	/^struct list_ele$/;"	s	file:
list_in_scope	gdb/dwarf2read.c	/^  struct pending **list_in_scope = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::pending	file:
list_mode	gdb/linespec.c	/^  int list_mode;$/;"	m	struct:linespec_state	file:
list_overlays_command	gdb/symfile.c	/^list_overlays_command (const char *args, int from_tty)$/;"	f	file:
list_pretty_printers	gdb/python/lib/gdb/command/pretty_printers.py	/^    def list_pretty_printers(self, pretty_printers, name_re, subname_re):$/;"	m	class:InfoPrettyPrinter
list_root	bfd/elf32-xtensa.c	/^  reloc_range_list_entry list_root;$/;"	m	struct:reloc_range_list_struct	file:
list_search	opcodes/ns32k-dis.c	/^list_search (int reg_value, const struct ns32k_option *optionP, char *result)$/;"	f	file:
list_type_printers	gdb/python/lib/gdb/command/type_printers.py	/^    def list_type_printers(self, type_printers):$/;"	m	class:InfoTypePrinter
list_unwinders	gdb/python/lib/gdb/command/unwinders.py	/^    def list_unwinders(self, title, unwinders, name_re):$/;"	m	class:InfoUnwinder
listen_desc	gdb/gdbserver/remote-utils.c	/^static gdb_fildes_t listen_desc = INVALID_DESCRIPTOR;$/;"	v	file:
lit	sim/testsuite/sim/ft32/basic.s	/^lit:    # load literal to $r0$/;"	l
lit_bufsize	zlib/deflate.h	/^    uInt  lit_bufsize;$/;"	m	struct:internal_state
litbase_regnum	gdb/xtensa-tdep.h	/^  int litbase_regnum;		\/* Register number of LITBASE.  *\/$/;"	m	struct:gdbarch_tdep
literal	bfd/elf32-xtensa.c	/^  removed_literal *literal;$/;"	m	struct:removed_literal_map_entry_struct	file:
literal	gdb/dwarf2expr.h	/^    } literal;$/;"	m	union:dwarf_expr_piece::__anon1702	typeref:struct:dwarf_expr_piece::__anon1702::__anon1704
literal	gdb/rust-exp.y	/^literal:$/;"	l
literal	include/bfdlink.h	/^  unsigned int literal : 1;$/;"	m	struct:bfd_elf_version_expr
literal	sim/h8300/sim-main.h	/^  int literal;$/;"	m	struct:__anon779
literal_piece	gdb/common/format.h	/^    literal_piece,$/;"	e	enum:argclass
literal_reloc_p	bfd/elfxx-mips.h	/^literal_reloc_p (int r_type)$/;"	f
literal_symbol_name_matcher	gdb/ada-lang.c	/^literal_symbol_name_matcher (const char *symbol_search_name,$/;"	f	file:
literal_value	bfd/elf32-xtensa.c	/^typedef struct literal_value_struct literal_value;$/;"	t	typeref:struct:literal_value_struct	file:
literal_value_equal	bfd/elf32-xtensa.c	/^literal_value_equal (const literal_value *src1,$/;"	f	file:
literal_value_hash	bfd/elf32-xtensa.c	/^literal_value_hash (const literal_value *src)$/;"	f	file:
literal_value_struct	bfd/elf32-xtensa.c	/^struct literal_value_struct$/;"	s	file:
litr1	sim/testsuite/sim/ft32/basic.s	/^litr1:$/;"	l
little_breakpoint	gdb/rs6000-tdep.c	/^constexpr gdb_byte little_breakpoint[] = { 0x08, 0x10, 0x82, 0x7d };$/;"	v
little_endian	sim/ppc/emul_bugapi.c	/^  int little_endian;$/;"	m	struct:_os_emul_data	file:
little_endian	sim/ppc/emul_chirp.c	/^  int little_endian;$/;"	m	struct:_os_emul_data	file:
live_threads_count	gdb/thread.c	/^live_threads_count (void)$/;"	f	file:
lkindex	bfd/vms.h	/^  int lkindex;$/;"	m	struct:evax_private_udata_struct
ll	bfd/bfd.c	/^  long long ll;$/;"	m	union:_bfd_doprnt_args	file:
ll	gdb/ada-tasks.c	/^  int ll;$/;"	m	struct:atcb_fieldnos	file:
ll	gdb/testsuite/gdb.base/long_long.c	/^unsigned char ll[MAX_BYTES];$/;"	v
ll	gdb/testsuite/gdb.base/varargs.c	/^long long ll;$/;"	v
ll	opcodes/i386-dis.c	/^    int ll;$/;"	m	struct:__anon58	file:
ll	sim/arm/maverick.c	/^  long long ll;$/;"	m	union:__anon783	file:
ll	sim/ppc/dp-bit.c	/^      fractype ll;$/;"	m	union:__anon937::__anon938	file:
ll	sim/rx/fpu.c	/^  unsigned long long ll;$/;"	m	union:__anon506	file:
ll2	gdb/testsuite/gdb.base/gnu_vector.c	/^longlong2 ll2 = {1, 2};$/;"	v
ll_B	sim/common/cgen-utils.c	215;"	d	file:
ll_highpart	sim/common/cgen-utils.c	217;"	d	file:
ll_lowpart	sim/common/cgen-utils.c	216;"	d	file:
ll_lwp	gdb/ada-tasks.c	/^  int ll_lwp;        \/* This field may be missing.  *\/$/;"	m	struct:atcb_fieldnos	file:
ll_thread	gdb/ada-tasks.c	/^  int ll_thread;$/;"	m	struct:atcb_fieldnos	file:
lla	gdb/testsuite/gdb.base/gnu_vector.c	/^long long lla __attribute__ ((mode(DI))) = 0x0000000100000001ll;$/;"	v
llbit	sim/mips/sim-main.h	/^  int llbit;$/;"	m	struct:_sim_cpu
llong_type	libiberty/strtoll.c	/^typedef long long llong_type;$/;"	t	file:
lm	opcodes/ns32k-dis.c	/^  struct { unsigned lm; unsigned m:20, e:11, :1;} sd;$/;"	m	struct:__anon1::__anon3	file:
lm32_add_reggroups	gdb/lm32-tdep.c	/^lm32_add_reggroups (struct gdbarch *gdbarch)$/;"	f	file:
lm32_analyze_prologue	gdb/lm32-tdep.c	/^lm32_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
lm32_break_insn	gdb/lm32-tdep.c	/^constexpr gdb_byte lm32_break_insn[4] = { OP_RAISE << 2, 0, 0, 2 };$/;"	v
lm32_breakpoint	gdb/lm32-tdep.c	/^typedef BP_MANIPULATION (lm32_break_insn) lm32_breakpoint;$/;"	t	file:
lm32_cannot_store_register	gdb/lm32-tdep.c	/^lm32_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
lm32_cgen_assemble_insn	opcodes/lm32-asm.c	/^lm32_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
lm32_cgen_build_insn_regex	opcodes/lm32-asm.c	/^lm32_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
lm32_cgen_cpu_close	opcodes/lm32-desc.c	/^lm32_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_cpu_open	opcodes/lm32-desc.c	/^lm32_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
lm32_cgen_cpu_open_1	opcodes/lm32-desc.c	/^lm32_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
lm32_cgen_extract_handlers	opcodes/lm32-ibld.c	/^cgen_extract_fn * const lm32_cgen_extract_handlers[] =$/;"	v
lm32_cgen_extract_operand	opcodes/lm32-ibld.c	/^lm32_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
lm32_cgen_get_int_operand	opcodes/lm32-ibld.c	/^lm32_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
lm32_cgen_get_vma_operand	opcodes/lm32-ibld.c	/^lm32_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
lm32_cgen_hardware_attr_table	opcodes/lm32-desc.c	/^const CGEN_ATTR_TABLE lm32_cgen_hardware_attr_table[] =$/;"	v
lm32_cgen_hw_table	opcodes/lm32-desc.c	/^const CGEN_HW_ENTRY lm32_cgen_hw_table[] =$/;"	v
lm32_cgen_ifield_attr_table	opcodes/lm32-desc.c	/^const CGEN_ATTR_TABLE lm32_cgen_ifield_attr_table[] =$/;"	v
lm32_cgen_ifld_table	opcodes/lm32-desc.c	/^const CGEN_IFLD lm32_cgen_ifld_table[] =$/;"	v
lm32_cgen_init_asm	opcodes/lm32-asm.c	/^lm32_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_init_dis	opcodes/lm32-dis.c	/^lm32_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_init_ibld_table	opcodes/lm32-ibld.c	/^lm32_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_init_opcode_table	opcodes/lm32-opc.c	/^lm32_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_init_opinst_table	opcodes/lm32-opinst.c	/^lm32_cgen_init_opinst_table (CGEN_CPU_DESC cd)$/;"	f
lm32_cgen_insert_handlers	opcodes/lm32-ibld.c	/^cgen_insert_fn * const lm32_cgen_insert_handlers[] =$/;"	v
lm32_cgen_insert_operand	opcodes/lm32-ibld.c	/^lm32_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
lm32_cgen_insn_attr_table	opcodes/lm32-desc.c	/^const CGEN_ATTR_TABLE lm32_cgen_insn_attr_table[] =$/;"	v
lm32_cgen_insn_opcode_table	opcodes/lm32-opc.c	/^static const CGEN_OPCODE lm32_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
lm32_cgen_insn_table	opcodes/lm32-desc.c	/^static const CGEN_IBASE lm32_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
lm32_cgen_isa_table	opcodes/lm32-desc.c	/^static const CGEN_ISA lm32_cgen_isa_table[] = {$/;"	v	file:
lm32_cgen_mach_table	opcodes/lm32-desc.c	/^static const CGEN_MACH lm32_cgen_mach_table[] = {$/;"	v	file:
lm32_cgen_macro_insn_opcode_table	opcodes/lm32-opc.c	/^static const CGEN_OPCODE lm32_cgen_macro_insn_opcode_table[] =$/;"	v	file:
lm32_cgen_macro_insn_table	opcodes/lm32-opc.c	/^static const CGEN_IBASE lm32_cgen_macro_insn_table[] =$/;"	v	file:
lm32_cgen_operand_attr_table	opcodes/lm32-desc.c	/^const CGEN_ATTR_TABLE lm32_cgen_operand_attr_table[] =$/;"	v
lm32_cgen_operand_table	opcodes/lm32-desc.c	/^const CGEN_OPERAND lm32_cgen_operand_table[] =$/;"	v
lm32_cgen_opinst_table	opcodes/lm32-opinst.c	/^static const CGEN_OPINST *lm32_cgen_opinst_table[MAX_INSNS] = {$/;"	v	file:
lm32_cgen_opval_h_csr	opcodes/lm32-desc.c	/^CGEN_KEYWORD lm32_cgen_opval_h_csr =$/;"	v
lm32_cgen_opval_h_csr_entries	opcodes/lm32-desc.c	/^static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_csr_entries[] =$/;"	v	file:
lm32_cgen_opval_h_gr	opcodes/lm32-desc.c	/^CGEN_KEYWORD lm32_cgen_opval_h_gr =$/;"	v
lm32_cgen_opval_h_gr_entries	opcodes/lm32-desc.c	/^static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_gr_entries[] =$/;"	v	file:
lm32_cgen_parse_handlers	opcodes/lm32-asm.c	/^cgen_parse_fn * const lm32_cgen_parse_handlers[] =$/;"	v
lm32_cgen_parse_operand	opcodes/lm32-asm.c	/^lm32_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
lm32_cgen_print_handlers	opcodes/lm32-dis.c	/^cgen_print_fn * const lm32_cgen_print_handlers[] =$/;"	v
lm32_cgen_print_operand	opcodes/lm32-dis.c	/^lm32_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
lm32_cgen_rebuild_tables	opcodes/lm32-desc.c	/^lm32_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
lm32_cgen_set_int_operand	opcodes/lm32-ibld.c	/^lm32_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
lm32_cgen_set_vma_operand	opcodes/lm32-ibld.c	/^lm32_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
lm32_core_signal	sim/lm32/traps.c	/^lm32_core_signal (SIM_DESC sd,$/;"	f
lm32_dummy_id	gdb/lm32-tdep.c	/^lm32_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
lm32_elf_adjust_dynamic_symbol	bfd/elf32-lm32.c	/^lm32_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
lm32_elf_always_size_sections	bfd/elf32-lm32.c	/^lm32_elf_always_size_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
lm32_elf_assign_gp	bfd/elf32-lm32.c	/^lm32_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
lm32_elf_check_relocs	bfd/elf32-lm32.c	/^lm32_elf_check_relocs (bfd *abfd,$/;"	f	file:
lm32_elf_copy_indirect_symbol	bfd/elf32-lm32.c	/^lm32_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
lm32_elf_create_dynamic_sections	bfd/elf32-lm32.c	/^lm32_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
lm32_elf_do_gprel_relocate	bfd/elf32-lm32.c	/^lm32_elf_do_gprel_relocate (bfd *abfd,$/;"	f	file:
lm32_elf_fdpic_copy_private_bfd_data	bfd/elf32-lm32.c	/^lm32_elf_fdpic_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
lm32_elf_final_gp	bfd/elf32-lm32.c	/^lm32_elf_final_gp (bfd *output_bfd, asymbol *symbol, bfd_boolean relocatable,$/;"	f	file:
lm32_elf_final_write_processing	bfd/elf32-lm32.c	/^lm32_elf_final_write_processing (bfd *abfd, bfd_boolean linker ATTRIBUTE_UNUSED)$/;"	f	file:
lm32_elf_finish_dynamic_sections	bfd/elf32-lm32.c	/^lm32_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
lm32_elf_finish_dynamic_symbol	bfd/elf32-lm32.c	/^lm32_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
lm32_elf_gc_mark_hook	bfd/elf32-lm32.c	/^lm32_elf_gc_mark_hook (asection *sec,$/;"	f	file:
lm32_elf_gprel_reloc	bfd/elf32-lm32.c	/^lm32_elf_gprel_reloc (bfd *abfd,$/;"	f	file:
lm32_elf_hash_table	bfd/elf32-lm32.c	79;"	d	file:
lm32_elf_howto_table	bfd/elf32-lm32.c	/^static reloc_howto_type lm32_elf_howto_table [] =$/;"	v	file:
lm32_elf_link_hash_newfunc	bfd/elf32-lm32.c	/^lm32_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
lm32_elf_link_hash_table_create	bfd/elf32-lm32.c	/^lm32_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
lm32_elf_object_p	bfd/elf32-lm32.c	/^lm32_elf_object_p (bfd *abfd)$/;"	f	file:
lm32_elf_reloc_type_class	bfd/elf32-lm32.c	/^lm32_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
lm32_elf_relocate_section	bfd/elf32-lm32.c	/^lm32_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
lm32_elf_size_dynamic_sections	bfd/elf32-lm32.c	/^lm32_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
lm32_extract_return_value	gdb/lm32-tdep.c	/^lm32_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
lm32_frame_align	gdb/lm32-tdep.c	/^lm32_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
lm32_frame_base	gdb/lm32-tdep.c	/^static const struct frame_base lm32_frame_base = {$/;"	v	typeref:struct:frame_base	file:
lm32_frame_base_address	gdb/lm32-tdep.c	/^lm32_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
lm32_frame_cache	gdb/lm32-tdep.c	/^lm32_frame_cache (struct frame_info *this_frame, void **this_prologue_cache)$/;"	f	file:
lm32_frame_cache	gdb/lm32-tdep.c	/^struct lm32_frame_cache$/;"	s	file:
lm32_frame_prev_register	gdb/lm32-tdep.c	/^lm32_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
lm32_frame_this_id	gdb/lm32-tdep.c	/^lm32_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
lm32_frame_unwind	gdb/lm32-tdep.c	/^static const struct frame_unwind lm32_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
lm32_gdbarch_init	gdb/lm32-tdep.c	/^lm32_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
lm32_info_to_howto_rela	bfd/elf32-lm32.c	/^lm32_info_to_howto_rela (bfd *abfd,$/;"	f	file:
lm32_init_cpu	sim/lm32/model.c	/^lm32_init_cpu (SIM_CPU *cpu)$/;"	f	file:
lm32_mach	sim/lm32/model.c	/^const SIM_MACH lm32_mach =$/;"	v
lm32_model_init	sim/lm32/model.c	/^lm32_model_init (SIM_CPU *cpu)$/;"	f	file:
lm32_models	sim/lm32/model.c	/^static const SIM_MODEL lm32_models[] =$/;"	v	file:
lm32_push_dummy_call	gdb/lm32-tdep.c	/^lm32_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
lm32_register_name	gdb/lm32-tdep.c	/^lm32_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
lm32_register_reggroup_p	gdb/lm32-tdep.c	/^lm32_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
lm32_register_type	gdb/lm32-tdep.c	/^lm32_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
lm32_reloc_map	bfd/elf32-lm32.c	/^static const struct lm32_reloc_map lm32_reloc_map[] =$/;"	v	typeref:struct:lm32_reloc_map	file:
lm32_reloc_map	bfd/elf32-lm32.c	/^struct lm32_reloc_map$/;"	s	file:
lm32_reloc_name_lookup	bfd/elf32-lm32.c	/^lm32_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
lm32_reloc_type_lookup	bfd/elf32-lm32.c	/^lm32_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
lm32_return_value	gdb/lm32-tdep.c	/^lm32_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
lm32_skip_prologue	gdb/lm32-tdep.c	/^lm32_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
lm32_store_return_value	gdb/lm32-tdep.c	/^lm32_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
lm32_timing	sim/lm32/model.c	/^static const INSN_TIMING lm32_timing[] = {$/;"	v	file:
lm32_unwind_pc	gdb/lm32-tdep.c	/^lm32_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
lm32_unwind_sp	gdb/lm32-tdep.c	/^lm32_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
lm32bf_b_insn	sim/lm32/traps.c	/^lm32bf_b_insn (SIM_CPU * current_cpu, USI r0, USI f_r0)$/;"	f
lm32bf_break_insn	sim/lm32/traps.c	/^lm32bf_break_insn (SIM_CPU * current_cpu, IADDR pc)$/;"	f
lm32bf_decode	sim/lm32/decode.c	/^lm32bf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
lm32bf_divu_insn	sim/lm32/traps.c	/^lm32bf_divu_insn (SIM_CPU * current_cpu, IADDR pc, USI r0, USI r1, USI r2)$/;"	f
lm32bf_fetch_register	sim/lm32/lm32.c	/^lm32bf_fetch_register (SIM_CPU * current_cpu, int rn, unsigned char *buf,$/;"	f
lm32bf_get_idata	sim/lm32/model.c	/^lm32bf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
lm32bf_h_csr_get	sim/lm32/cpu.c	/^lm32bf_h_csr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
lm32bf_h_csr_set	sim/lm32/cpu.c	/^lm32bf_h_csr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
lm32bf_h_gr_get	sim/lm32/cpu.c	/^lm32bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
lm32bf_h_gr_set	sim/lm32/cpu.c	/^lm32bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
lm32bf_h_pc_get	sim/lm32/cpu.c	/^lm32bf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
lm32bf_h_pc_set	sim/lm32/cpu.c	/^lm32bf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
lm32bf_imp_properties	sim/lm32/model.c	/^static const SIM_MACH_IMP_PROPERTIES lm32bf_imp_properties =$/;"	v	file:
lm32bf_init_idesc_table	sim/lm32/decode.c	/^lm32bf_init_idesc_table (SIM_CPU *cpu)$/;"	f
lm32bf_insn_data	sim/lm32/decode.c	/^static IDESC lm32bf_insn_data[LM32BF_INSN__MAX];$/;"	v	file:
lm32bf_insn_sem	sim/lm32/decode.c	/^static const struct insn_sem lm32bf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
lm32bf_insn_sem_invalid	sim/lm32/decode.c	/^static const struct insn_sem lm32bf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
lm32bf_insn_type	sim/lm32/decode.h	/^typedef enum lm32bf_insn_type {$/;"	g
lm32bf_model_insn_after	sim/lm32/lm32.c	/^lm32bf_model_insn_after (SIM_CPU * cpu, int last_p, int cycles)$/;"	f
lm32bf_model_insn_before	sim/lm32/lm32.c	/^lm32bf_model_insn_before (SIM_CPU * cpu, int first_p)$/;"	f
lm32bf_model_lm32_u_exec	sim/lm32/lm32.c	/^lm32bf_model_lm32_u_exec (SIM_CPU * cpu, const IDESC * idesc,$/;"	f
lm32bf_modu_insn	sim/lm32/traps.c	/^lm32bf_modu_insn (SIM_CPU * current_cpu, IADDR pc, USI r0, USI r1, USI r2)$/;"	f
lm32bf_prepare_run	sim/lm32/model.c	/^lm32bf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
lm32bf_record_trace_results	sim/lm32/cpu.c	/^lm32bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
lm32bf_scall_insn	sim/lm32/traps.c	/^lm32bf_scall_insn (SIM_CPU * current_cpu, IADDR pc)$/;"	f
lm32bf_sfmt_type	sim/lm32/decode.h	/^typedef enum lm32bf_sfmt_type {$/;"	g
lm32bf_store_register	sim/lm32/lm32.c	/^lm32bf_store_register (SIM_CPU * current_cpu, int rn, unsigned char *buf,$/;"	f
lm32bf_user_insn	sim/lm32/user.c	/^lm32bf_user_insn (SIM_CPU * current_cpu, INT r0, INT r1, UINT imm)$/;"	f
lm32bf_wcsr_insn	sim/lm32/traps.c	/^lm32bf_wcsr_insn (SIM_CPU * current_cpu, USI f_csr, USI r1)$/;"	f
lm32cpu	sim/lm32/dv-lm32cpu.c	/^struct lm32cpu$/;"	s	file:
lm32cpu_finish	sim/lm32/dv-lm32cpu.c	/^lm32cpu_finish (struct hw *me)$/;"	f	file:
lm32cpu_port_event	sim/lm32/dv-lm32cpu.c	/^lm32cpu_port_event (struct hw *me,$/;"	f	file:
lm32cpu_port_event	sim/lm32/dv-lm32cpu.c	/^static hw_port_event_method lm32cpu_port_event;$/;"	v	file:
lm32cpu_ports	sim/lm32/dv-lm32cpu.c	/^static const struct hw_port_descriptor lm32cpu_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
lm32fdpic_fixup32_section	bfd/elf32-lm32.c	87;"	d	file:
lm32fdpic_got_section	bfd/elf32-lm32.c	83;"	d	file:
lm32fdpic_gotrel_section	bfd/elf32-lm32.c	85;"	d	file:
lm32timer	sim/lm32/dv-lm32timer.c	/^struct lm32timer$/;"	s	file:
lm32timer_finish	sim/lm32/dv-lm32timer.c	/^lm32timer_finish (struct hw *me)$/;"	f	file:
lm32timer_io_read_buffer	sim/lm32/dv-lm32timer.c	/^lm32timer_io_read_buffer (struct hw *me,$/;"	f	file:
lm32timer_io_write_buffer	sim/lm32/dv-lm32timer.c	/^lm32timer_io_write_buffer (struct hw *me,$/;"	f	file:
lm32timer_ports	sim/lm32/dv-lm32timer.c	/^static const struct hw_port_descriptor lm32timer_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
lm32uart	sim/lm32/dv-lm32uart.c	/^struct lm32uart$/;"	s	file:
lm32uart_finish	sim/lm32/dv-lm32uart.c	/^lm32uart_finish (struct hw *me)$/;"	f	file:
lm32uart_io_read_buffer	sim/lm32/dv-lm32uart.c	/^lm32uart_io_read_buffer (struct hw *me,$/;"	f	file:
lm32uart_io_write_buffer	sim/lm32/dv-lm32uart.c	/^lm32uart_io_write_buffer (struct hw *me,$/;"	f	file:
lm32uart_ports	sim/lm32/dv-lm32uart.c	/^static const struct hw_port_descriptor lm32uart_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
lm_addr	gdb/nto-tdep.c	/^lm_addr (struct so_list *so)$/;"	f	file:
lm_addr	gdb/solib-darwin.c	/^  CORE_ADDR lm_addr = 0;$/;"	m	struct:lm_info_base	file:
lm_addr	gdb/solib-frv.c	/^  CORE_ADDR lm_addr = 0;$/;"	m	struct:lm_info_base	file:
lm_addr	gdb/solib-svr4.h	/^  CORE_ADDR lm_addr = 0;$/;"	m	struct:lm_info_svr4
lm_addr_check	gdb/solib-svr4.c	/^lm_addr_check (const struct so_list *so, bfd *abfd)$/;"	f	file:
lm_base	gdb/solib-dsbt.c	/^lm_base (void)$/;"	f	file:
lm_base	gdb/solib-frv.c	/^lm_base (void)$/;"	f	file:
lm_base_cache	gdb/solib-dsbt.c	/^  CORE_ADDR lm_base_cache;$/;"	m	struct:dsbt_info	file:
lm_base_cache	gdb/solib-frv.c	/^static CORE_ADDR lm_base_cache = 0;$/;"	v	file:
lm_info	gdb/solist.h	/^    lm_info_base *lm_info;$/;"	m	struct:so_list
lm_info_aix_p	gdb/solib-aix.c	/^DEF_VEC_P(lm_info_aix_p);$/;"	v
lm_info_aix_p	gdb/solib-aix.c	/^typedef lm_info_aix *lm_info_aix_p;$/;"	t	file:
lm_info_base	gdb/solib-aix.c	/^struct lm_info_aix : public lm_info_base$/;"	s	file:
lm_info_base	gdb/solib-darwin.c	/^struct lm_info_darwin : public lm_info_base$/;"	s	file:
lm_info_base	gdb/solib-dsbt.c	/^struct lm_info_dsbt : public lm_info_base$/;"	s	file:
lm_info_base	gdb/solib-frv.c	/^struct lm_info_frv : public lm_info_base$/;"	s	file:
lm_info_base	gdb/solib-target.c	/^struct lm_info_target : public lm_info_base$/;"	s	file:
lm_info_base	gdb/solist.h	/^struct lm_info_base$/;"	s
lm_info_base	gdb/windows-nat.c	/^struct lm_info_windows : public lm_info_base$/;"	s	file:
lm_info_read	gdb/solib-svr4.c	/^lm_info_read (CORE_ADDR lm_addr)$/;"	f	file:
lm_info_svr4	gdb/solib-svr4.h	/^struct lm_info_svr4 : public lm_info_base$/;"	s
lm_info_target_p	gdb/solib-target.c	/^DEF_VEC_P(lm_info_target_p);$/;"	v
lm_info_target_p	gdb/solib-target.c	/^typedef lm_info_target *lm_info_target_p;$/;"	t	file:
lm_init	zlib/deflate.c	/^local void lm_init (s)$/;"	f
lma	bfd/bfd-in2.h	/^  bfd_vma lma;$/;"	m	struct:bfd_section
lma	gdb/symfile.c	/^  CORE_ADDR lma;$/;"	m	struct:load_progress_section_data	file:
lmask	zlib/contrib/inflate86/inffast.S	/^#define lmask           0  \/* unsigned int *\/$/;"	d
lmask	zlib/contrib/masmx64/inffas8664.c	/^\/*100   56 *\/ unsigned lmask;           \/*     r12  mask for lcode *\/$/;"	m	struct:inffast_ar	file:
lmask2_mm	zlib/contrib/inflate86/inffast.S	/^#define lmask2_mm %mm3$/;"	d
lmask_mm	zlib/contrib/inflate86/inffast.S	/^#define lmask_mm  %mm4$/;"	d
lminus	gdb/testsuite/gdb.trace/collection.c	/^             l8,  l9,  l10, l11, l12, l13, l14, l15, lminus;$/;"	v
lnHigh	include/coff/sym.h	/^	long	lnHigh;		\/* highest line in the procedure *\/$/;"	m	struct:pdr
lnLow	include/coff/sym.h	/^	long	lnLow;		\/* lowest line in the procedure *\/$/;"	m	struct:pdr
ln_delta	include/hp-symtab.h	/^    int              ln_delta : 4;      \/* 4 bit line number delta *\/$/;"	m	struct:__anon1413::__anon1414
lnkflags	include/vms/eihd.h	/^  unsigned char lnkflags[4];$/;"	m	struct:vms_eihd
lnot	intl/plural-exp.h	/^    lnot,			\/* Logical NOT.  *\/$/;"	e	enum:expression::operator
lnp_state_machine	gdb/dwarf2read.c	/^lnp_state_machine::lnp_state_machine (gdbarch *arch, line_header *lh,$/;"	f	class:lnp_state_machine
lntt_length	include/hp-symtab.h	/^  long   lntt_length;  \/* same as old header *\/$/;"	m	struct:DOC_info_header_struct
lntt_length	include/hp-symtab.h	/^  long lntt_length; $/;"	m	struct:XDB_header_struct
lo	bfd/elf32-spu.c	/^  bfd_vma lo, hi;$/;"	m	struct:function_info	file:
lo	bfd/elf64-ppc.c	/^  unsigned char lo, hi;$/;"	m	struct:sfpr_def_parms	file:
lo	bfd/elfnn-riscv.c	/^  riscv_pcgp_lo_reloc *lo;$/;"	m	struct:__anon1093	file:
lo	gdb/gnulib/import/float.in.h	/^    struct { double hi; double lo; } dd;$/;"	m	struct:gl_long_double_union::__anon1813
lo	gdb/gnulib/import/float.in.h	/^    struct { unsigned int lo; unsigned int hi; unsigned int exponent; } xd;$/;"	m	struct:gl_long_double_union::__anon1812
lo	gdb/memattr.h	/^  CORE_ADDR lo;$/;"	m	struct:mem_region
lo	gdb/mips-tdep.h	/^  int lo;		\/* ...  *\/$/;"	m	struct:mips_regnum
lo	include/opcode/crx.h	/^    hi, lo,$/;"	e	enum:__anon1260
lo	libiberty/safe-ctype.c	130;"	d	file:
lo	sim/common/cgen-types.h	/^typedef struct { SI hi,lo; } DI;$/;"	m	struct:__anon650
lo16_reloc_p	bfd/elfxx-mips.c	/^lo16_reloc_p (int r_type)$/;"	f	file:
lo_addr	gdb/s390-linux-nat.c	/^  CORE_ADDR lo_addr;$/;"	m	struct:watch_area	file:
lo_history	sim/mips/sim-main.h	/^  hilo_history lo_history;$/;"	m	struct:_sim_cpu
lo_relocs	bfd/elfnn-riscv.c	/^  riscv_pcrel_lo_reloc *lo_relocs;$/;"	m	struct:__anon1092	file:
loa	gdb/tui/tui-data.h	/^  enum tui_line_or_address_kind loa;$/;"	m	struct:tui_line_or_address	typeref:enum:tui_line_or_address::tui_line_or_address_kind
load	gdb/arm-tdep.h	/^      unsigned int load : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
load	gdb/remote-sim.c	/^gdbsim_target::load (const char *args, int fromtty)$/;"	f	class:gdbsim_target
load	gdb/remote.c	/^remote_target::load (const char *name, int from_tty)$/;"	f	class:remote_target
load	gdb/target-delegates.c	/^debug_target::load (const char *arg0, int arg1)$/;"	f	class:debug_target
load	gdb/target-delegates.c	/^dummy_target::load (const char *arg0, int arg1)$/;"	f	class:dummy_target
load	gdb/target-delegates.c	/^target_ops::load (const char *arg0, int arg1)$/;"	f	class:target_ops
load	gdb/testsuite/gdb.base/sym-file-loader.c	/^load (uint8_t *addr, Elf_External_Phdr *phdr, struct segment *tail_seg)$/;"	f	file:
load	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^load (void)$/;"	f	file:
load	opcodes/i386-opc.h	/^  unsigned int load:1;$/;"	m	struct:i386_opcode_modifier
load	zlib/contrib/puff/pufftest.c	/^local void *load(const char *name, size_t *len)$/;"	f
load_addr	gdb/windows-nat.c	/^  LPVOID load_addr = 0;$/;"	m	struct:lm_info_base	file:
load_address	sim/frv/sim-main.h	/^  SI load_address;$/;"	m	struct:_sim_cpu
load_all_dies	gdb/dwarf2read.h	/^  unsigned int load_all_dies : 1;$/;"	m	struct:dwarf2_per_cu_data
load_at_lma_p	sim/common/sim-base.h	/^  int load_at_lma_p;$/;"	m	struct:__anon638
load_auto_scripts_for_objfile	gdb/auto-load.c	/^load_auto_scripts_for_objfile (struct objfile *objfile)$/;"	f
load_base	sim/ppc/emul_chirp.c	/^  signed32 load_base;$/;"	m	struct:_chirp_note_desc	file:
load_base	sim/ppc/emul_chirp.c	/^  unsigned_word load_base;$/;"	m	struct:_os_emul_data	file:
load_byte	sim/mn10300/mn10300_sim.h	148;"	d
load_cache_table	sim/igen/ld-cache.c	/^load_cache_table (char *file_name)$/;"	f
load_cache_table	sim/ppc/ld-cache.c	/^load_cache_table(char *file_name,$/;"	f
load_command	gdb/symfile.c	/^load_command (const char *arg, int from_tty)$/;"	f	file:
load_cu	gdb/dwarf2read.c	/^load_cu (struct dwarf2_per_cu_data *per_cu, bool skip_partial)$/;"	f	file:
load_data_mem	sim/v850/simops.c	/^load_data_mem (SIM_DESC  sd,$/;"	f
load_decode_table	sim/igen/ld-decode.c	/^load_decode_table (char *file_name)$/;"	f
load_decode_table	sim/ppc/ld-decode.c	/^load_decode_table(char *file_name,$/;"	f
load_dependencies	opcodes/ia64-gen.c	/^load_dependencies (void)$/;"	f	file:
load_depfile	opcodes/ia64-gen.c	/^load_depfile (const char *filename, enum ia64_dependency_mode mode)$/;"	f	file:
load_dtb	sim/moxie/interp.c	/^load_dtb (SIM_DESC sd, const char *filename)$/;"	f	file:
load_dword	sim/mn10300/mn10300_sim.h	157;"	d
load_end	gdb/cli/cli-dump.c	/^  CORE_ADDR load_end;$/;"	m	struct:callback_data	file:
load_file_and_line	sim/m32c/trace.c	/^load_file_and_line (const char *filename, int lineno)$/;"	f	file:
load_file_and_line	sim/rl78/trace.c	/^load_file_and_line (const char *filename, int lineno)$/;"	f	file:
load_file_and_line	sim/rx/trace.c	/^load_file_and_line (const char *filename, int lineno)$/;"	f	file:
load_flag	sim/frv/sim-main.h	/^  SI load_flag;$/;"	m	struct:_sim_cpu
load_full_comp_unit	gdb/dwarf2read.c	/^load_full_comp_unit (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
load_full_comp_unit_reader	gdb/dwarf2read.c	/^load_full_comp_unit_reader (const struct die_reader_specs *reader,$/;"	f	file:
load_full_type_unit	gdb/dwarf2read.c	/^load_full_type_unit (struct dwarf2_per_cu_data *per_cu)$/;"	f	file:
load_half	sim/mn10300/mn10300_sim.h	151;"	d
load_insn_classes	opcodes/ia64-gen.c	/^load_insn_classes (void)$/;"	f	file:
load_insn_table	sim/igen/ld-insn.c	/^load_insn_table (char *file_name, cache_entry *cache)$/;"	f
load_insn_table	sim/ppc/ld-insn.c	/^load_insn_table(const char *file_name,$/;"	f
load_length	sim/frv/sim-main.h	/^  SI load_length;$/;"	m	struct:_sim_cpu
load_libcc	gdb/compile/compile-c-support.c	/^load_libcc (void)$/;"	f	file:
load_mask	sim/mn10300/dv-mn103tim.c	151;"	d	file:
load_mem	sim/v850/sim-main.h	406;"	d
load_memory	sim/mips/sim-main.c	/^load_memory (SIM_DESC SD,$/;"	f
load_npx	gdb/go32-nat.c	/^load_npx (void)$/;"	f	file:
load_offset	gdb/cli/cli-dump.c	/^  CORE_ADDR load_offset;$/;"	m	struct:callback_data	file:
load_offset	gdb/symfile.c	/^  CORE_ADDR load_offset = 0;$/;"	m	struct:load_section_data	file:
load_pair_double	sim/aarch64/simulator.c	/^load_pair_double (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_pair_float	sim/aarch64/simulator.c	/^load_pair_float (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_pair_long_double	sim/aarch64/simulator.c	/^load_pair_long_double (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_pair_s32	sim/aarch64/simulator.c	/^load_pair_s32 (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_pair_u32	sim/aarch64/simulator.c	/^load_pair_u32 (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_pair_u64	sim/aarch64/simulator.c	/^load_pair_u64 (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
load_partial_comp_unit	gdb/dwarf2read.c	/^load_partial_comp_unit (struct dwarf2_per_cu_data *this_cu)$/;"	f	file:
load_partial_comp_unit_reader	gdb/dwarf2read.c	/^load_partial_comp_unit_reader (const struct die_reader_specs *reader,$/;"	f	file:
load_partial_dies	gdb/dwarf2read.c	/^load_partial_dies (const struct die_reader_specs *reader,$/;"	f	file:
load_pending_for_register	sim/frv/profile.c	/^load_pending_for_register (SIM_CPU *cpu, int regnum, int words, int regtype)$/;"	f
load_plugin	bfd/plugin.c	/^load_plugin (bfd *abfd)$/;"	f	file:
load_progress	gdb/symfile.c	/^load_progress (ULONGEST bytes, void *untyped_arg)$/;"	f	file:
load_progress_data	gdb/symfile.c	/^struct load_progress_data$/;"	s	file:
load_progress_section_data	gdb/symfile.c	/^  load_progress_section_data (load_progress_data *cumulative_,$/;"	f	struct:load_progress_section_data
load_progress_section_data	gdb/symfile.c	/^struct load_progress_section_data$/;"	s	file:
load_psapi	gdb/gdbserver/win32-low.c	/^load_psapi (void)$/;"	f	file:
load_regs	sim/m32r/m32r-sim.h	/^  unsigned int load_regs;$/;"	m	struct:__anon250
load_regs_pending	sim/m32r/m32r-sim.h	/^  unsigned int load_regs_pending;$/;"	m	struct:__anon250
load_section_callback	gdb/symfile.c	/^load_section_callback (bfd *abfd, asection *asec, void *data)$/;"	f	file:
load_section_data	gdb/symfile.c	/^  load_section_data (load_progress_data *progress_data_)$/;"	f	struct:load_section_data
load_section_data	gdb/symfile.c	/^struct load_section_data$/;"	s	file:
load_shlib	gdb/testsuite/gdb.base/sym-file-loader.c	/^load_shlib (const char *file)$/;"	f
load_stall	sim/m32r/m32r-sim.h	/^  unsigned long load_stall;$/;"	m	struct:__anon250
load_stall_cycles	sim/common/sim-profile.h	/^  unsigned long load_stall_cycles;$/;"	m	struct:__anon655
load_start	gdb/cli/cli-dump.c	/^  CORE_ADDR load_start;$/;"	m	struct:callback_data	file:
load_store_relax	bfd/elf32-nds32.h	/^  int load_store_relax;$/;"	m	struct:elf_nds32_link_hash_table
load_wait_for_FR	sim/frv/profile.c	/^load_wait_for_FR (SIM_CPU *cpu, INT in_FR)$/;"	f
load_wait_for_FRdouble	sim/frv/profile.c	/^load_wait_for_FRdouble (SIM_CPU *cpu, INT in_FR)$/;"	f
load_wait_for_GR	sim/frv/profile.c	/^load_wait_for_GR (SIM_CPU *cpu, INT in_GR)$/;"	f
load_wait_for_GRdouble	sim/frv/profile.c	/^load_wait_for_GRdouble (SIM_CPU *cpu, INT in_GR)$/;"	f
load_word	sim/mips/interp.c	/^load_word (SIM_DESC sd,$/;"	f	file:
load_word	sim/mn10300/mn10300_sim.h	154;"	d
load_write_pc	gdb/arm-tdep.c	/^load_write_pc (struct regcache *regs, arm_displaced_step_closure *dsc,$/;"	f	file:
loaded	bfd/elf-bfd.h	/^  struct elf_link_loaded_list *loaded;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_link_loaded_list
loaded	gdb/auto-load.c	/^  int loaded;$/;"	m	struct:loaded_script	file:
loaded	sim/arm/armdefs.h	/^  ARMword loaded, decoded;	\/* saved pipeline state *\/$/;"	m	struct:ARMul_State
loaded_dll	gdb/gdbserver/dll.c	/^loaded_dll (const char *name, CORE_ADDR base_addr)$/;"	f
loaded_domain	intl/gettextP.h	/^struct loaded_domain$/;"	s
loaded_jit_reader	gdb/jit.c	/^static struct jit_reader *loaded_jit_reader = NULL;$/;"	v	typeref:struct:jit_reader	file:
loaded_l10nfile	intl/loadinfo.h	/^struct loaded_l10nfile$/;"	s
loaded_script	gdb/auto-load.c	/^struct loaded_script$/;"	s	file:
loaded_script_files	gdb/auto-load.c	/^  struct htab *loaded_script_files;$/;"	m	struct:auto_load_pspace_info	typeref:struct:auto_load_pspace_info::htab	file:
loaded_script_texts	gdb/auto-load.c	/^  struct htab *loaded_script_texts;$/;"	m	struct:auto_load_pspace_info	typeref:struct:auto_load_pspace_info::htab	file:
loader_fix_index	include/som/aout.h	/^  unsigned char loader_fix_index[4];$/;"	m	struct:som_external_space_dictionary_record
loader_fix_index	include/som/internal.h	/^  int loader_fix_index;$/;"	m	struct:som_space_dictionary_record
loader_fix_quantity	include/som/aout.h	/^  unsigned char loader_fix_quantity[4];$/;"	m	struct:som_external_space_dictionary_record
loader_fix_quantity	include/som/internal.h	/^  unsigned int loader_fix_quantity;$/;"	m	struct:som_space_dictionary_record
loader_fixup_location	include/som/aout.h	/^  unsigned char loader_fixup_location[4];$/;"	m	struct:som_external_header
loader_fixup_location	include/som/internal.h	/^  unsigned int loader_fixup_location;$/;"	m	struct:som_header
loader_fixup_total	include/som/aout.h	/^  unsigned char loader_fixup_total[4];$/;"	m	struct:som_external_header
loader_fixup_total	include/som/internal.h	/^  unsigned int loader_fixup_total;$/;"	m	struct:som_header
loader_section	bfd/xcofflink.c	/^  asection *loader_section;$/;"	m	struct:xcoff_link_hash_table	file:
loader_strings_offset	bfd/pef.h	/^  unsigned long loader_strings_offset;$/;"	m	struct:bfd_pef_loader_header
loading_state	sim/ppc/hw_ide.c	/^  loading_state,$/;"	e	enum:_ide_states	file:
loadlit	include/opcode/aarch64.h	/^  loadlit,$/;"	e	enum:aarch64_insn_class
loadsym	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^loadsym I0, DATA0;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^loadsym I1, DATA1;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^loadsym I2, DATA0;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^loadsym I3, DATA1;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^loadsym p2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^loadsym p2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^loadsym p2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^loadsym p2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^loadsym P2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^loadsym P2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^loadsym P2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^loadsym P2, DATA;$/;"	l
loadsym	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^loadsym P2, DATA;$/;"	l
loc	bfd/elf32-xtensa.c	/^  r_reloc loc;				\/* Location of the literal.  *\/$/;"	m	struct:value_map_struct	file:
loc	gdb/breakpoint.c	/^  loc,$/;"	e	enum:extract_bp_kind	file:
loc	gdb/breakpoint.h	/^  bp_location *loc = NULL;$/;"	m	struct:breakpoint
loc	gdb/dwarf2-frame.h	/^  } loc;$/;"	m	struct:dwarf2_frame_state_reg	typeref:union:dwarf2_frame_state_reg::__anon1767
loc	gdb/dwarf2read.c	/^  struct dwarf2_section_info loc;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
loc	gdb/dwarf2read.c	/^  struct dwarf2_section_info loc;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
loc	gdb/dwarf2read.c	/^  struct dwarf2_section_info loc;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
loc	gdb/gdbtypes.h	/^  union field_location loc;$/;"	m	struct:call_site_target	typeref:union:call_site_target::field_location
loc	gdb/gdbtypes.h	/^  union field_location loc;$/;"	m	struct:field	typeref:union:field::field_location
loc	gdb/symfile.h	/^  struct dwarf2_section_names loc;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
loc_data	gdb/riscv-tdep.c	/^    } loc_data;$/;"	m	struct:riscv_arg_info::location	typeref:union:riscv_arg_info::location::__anon1747	file:
loc_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names loc_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
loc_hash_memory	bfd/elf64-ia64-vms.c	/^  void *loc_hash_memory;$/;"	m	struct:elf64_ia64_link_hash_table	file:
loc_hash_memory	bfd/elfnn-aarch64.c	/^  void * loc_hash_memory;$/;"	m	struct:elf_aarch64_link_hash_table	file:
loc_hash_memory	bfd/elfnn-ia64.c	/^  void *loc_hash_memory;$/;"	m	struct:elfNN_ia64_link_hash_table	file:
loc_hash_memory	bfd/elfnn-loongarch.c	/^  void *loc_hash_memory;$/;"	m	struct:loongarch_elf_link_hash_table	file:
loc_hash_memory	bfd/elfxx-sparc.h	/^  void *loc_hash_memory;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
loc_hash_memory	bfd/elfxx-x86.h	/^  void * loc_hash_memory;$/;"	m	struct:elf_x86_link_hash_table
loc_hash_table	bfd/elf64-ia64-vms.c	/^  htab_t loc_hash_table;$/;"	m	struct:elf64_ia64_link_hash_table	file:
loc_hash_table	bfd/elfnn-aarch64.c	/^  htab_t loc_hash_table;$/;"	m	struct:elf_aarch64_link_hash_table	file:
loc_hash_table	bfd/elfnn-ia64.c	/^  htab_t loc_hash_table;$/;"	m	struct:elfNN_ia64_link_hash_table	file:
loc_hash_table	bfd/elfnn-loongarch.c	/^  htab_t loc_hash_table;$/;"	m	struct:loongarch_elf_link_hash_table	file:
loc_hash_table	bfd/elfxx-sparc.h	/^  htab_t loc_hash_table;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
loc_hash_table	bfd/elfxx-x86.h	/^  htab_t loc_hash_table;$/;"	m	struct:elf_x86_link_hash_table
loc_kind	gdb/gdbtypes.h	/^  ENUM_BITFIELD(field_loc_kind) loc_kind : 3;$/;"	m	struct:call_site_target
loc_kind	gdb/gdbtypes.h	/^  ENUM_BITFIELD(field_loc_kind) loc_kind : 3;$/;"	m	struct:field
loc_offset	gdb/dwarf2read.c	/^  bfd_size_type loc_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
loc_size	gdb/dwarf2read.c	/^  bfd_size_type loc_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
loc_type	gdb/riscv-tdep.c	/^      } loc_type;$/;"	m	struct:riscv_arg_info::location	typeref:enum:riscv_arg_info::location::location_type	file:
local	bfd/libecoff.h	/^  bfd_boolean local;$/;"	m	struct:ecoff_symbol_struct
local	zlib/contrib/blast/blast.c	36;"	d	file:
local	zlib/contrib/minizip/unzip.c	91;"	d	file:
local	zlib/contrib/minizip/zip.c	45;"	d	file:
local	zlib/contrib/puff/puff.c	85;"	d	file:
local	zlib/contrib/puff/pufftest.c	31;"	d	file:
local	zlib/examples/enough.c	107;"	d	file:
local	zlib/examples/fitblk.c	59;"	d	file:
local	zlib/examples/gun.c	73;"	d	file:
local	zlib/examples/gzappend.c	87;"	d	file:
local	zlib/examples/gzjoin.c	63;"	d	file:
local	zlib/examples/gzlog.c	241;"	d	file:
local	zlib/examples/zran.c	60;"	d	file:
local	zlib/gzguts.h	114;"	d
local	zlib/minigzip.c	135;"	d	file:
local	zlib/minigzip.c	138;"	d	file:
local	zlib/test/infcover.c	20;"	d	file:
local	zlib/test/minigzip.c	139;"	d	file:
local	zlib/test/minigzip.c	142;"	d	file:
local	zlib/zutil.h	37;"	d
local16_reloc	bfd/coff-tic80.c	/^local16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
local_auxesz	bfd/libcoff-in.h	/^  unsigned local_auxesz;$/;"	m	struct:coff_tdata
local_auxesz	bfd/libcoff.h	/^  unsigned local_auxesz;$/;"	m	struct:coff_tdata
local_auxesz	gdb/coffread.c	/^static unsigned local_auxesz;$/;"	v	file:
local_base	gdb/s390-tdep.c	/^  CORE_ADDR local_base;$/;"	m	struct:s390_unwind_cache	file:
local_base	gdb/spu-tdep.c	/^  CORE_ADDR local_base;$/;"	m	struct:spu_unwind_cache	file:
local_call_stubs	bfd/elfxx-mips.c	/^  asection **local_call_stubs;$/;"	m	struct:mips_elf_obj_tdata	file:
local_dynrel	bfd/elf-bfd.h	/^  void *local_dynrel;$/;"	m	struct:bfd_elf_section_data
local_dynsymcount	bfd/elf-bfd.h	/^  bfd_size_type local_dynsymcount;$/;"	m	struct:elf_link_hash_table
local_fdpic_cnts	bfd/elf32-arm.c	/^  struct fdpic_local *local_fdpic_cnts;$/;"	m	struct:elf_arm_obj_tdata	typeref:struct:elf_arm_obj_tdata::fdpic_local	file:
local_funcdesc	bfd/elf32-sh.c	/^  union gotref *local_funcdesc;$/;"	m	struct:sh_elf_obj_tdata	typeref:union:sh_elf_obj_tdata::gotref	file:
local_got	bfd/elf-bfd.h	/^    } local_got;$/;"	m	struct:elf_obj_tdata	typeref:union:elf_obj_tdata::__anon1046
local_got_entries	bfd/elf64-alpha.c	/^  struct alpha_elf_got_entry ** local_got_entries;$/;"	m	struct:alpha_elf_obj_tdata	typeref:struct:alpha_elf_obj_tdata::alpha_elf_got_entry	file:
local_got_offsets	bfd/libaout.h	/^  bfd_vma *local_got_offsets;$/;"	m	struct:aoutdata
local_got_size	bfd/elf64-alpha.c	/^  int local_got_size;$/;"	m	struct:alpha_elf_obj_tdata	file:
local_got_tls_type	bfd/elf-m10300.c	/^  char * local_got_tls_type;$/;"	m	struct:elf_mn10300_obj_tdata	file:
local_got_tls_type	bfd/elf32-arm.c	/^  char *local_got_tls_type;$/;"	m	struct:elf_arm_obj_tdata	file:
local_got_tls_type	bfd/elf32-nds32.c	/^  char *local_got_tls_type;$/;"	m	struct:elf_nds32_obj_tdata	file:
local_got_tls_type	bfd/elf32-nios2.c	/^  char *local_got_tls_type;$/;"	m	struct:nios2_elf32_obj_tdata	file:
local_got_tls_type	bfd/elf32-s390.c	/^  char *local_got_tls_type;$/;"	m	struct:elf_s390_obj_tdata	file:
local_got_tls_type	bfd/elf32-tilepro.c	/^  char *local_got_tls_type;$/;"	m	struct:_bfd_tilepro_elf_obj_tdata	file:
local_got_tls_type	bfd/elf32-xtensa.c	/^  char *local_got_tls_type;$/;"	m	struct:elf_xtensa_obj_tdata	file:
local_got_tls_type	bfd/elf64-s390.c	/^  char *local_got_tls_type;$/;"	m	struct:elf_s390_obj_tdata	file:
local_got_tls_type	bfd/elfnn-loongarch.c	/^  char *local_got_tls_type;$/;"	m	struct:_bfd_loongarch_elf_obj_tdata	file:
local_got_tls_type	bfd/elfnn-riscv.c	/^  char *local_got_tls_type;$/;"	m	struct:_bfd_riscv_elf_obj_tdata	file:
local_got_tls_type	bfd/elfxx-sparc.c	/^  char *local_got_tls_type;$/;"	m	struct:_bfd_sparc_elf_obj_tdata	file:
local_got_tls_type	bfd/elfxx-tilegx.c	/^  char *local_got_tls_type;$/;"	m	struct:_bfd_tilegx_elf_obj_tdata	file:
local_got_tls_type	bfd/elfxx-x86.h	/^  char *local_got_tls_type;$/;"	m	struct:elf_x86_obj_tdata
local_got_type	bfd/elf32-sh.c	/^  char *local_got_type;$/;"	m	struct:sh_elf_obj_tdata	file:
local_gotno	bfd/elf32-score.c	/^  unsigned int local_gotno;$/;"	m	struct:score_got_info	file:
local_gotno	bfd/elf32-score7.c	/^  unsigned int local_gotno;$/;"	m	struct:score_got_info	file:
local_gotno	bfd/elfxx-mips.c	/^  unsigned int local_gotno;$/;"	m	struct:mips_got_info	file:
local_gp_p	bfd/elf32-m68k.c	/^  bfd_boolean local_gp_p;$/;"	m	struct:elf_m68k_link_hash_table	file:
local_ifunc_resolver	bfd/elf32-ppc.c	/^  unsigned int local_ifunc_resolver:1;$/;"	m	struct:ppc_elf_link_hash_table	file:
local_ifunc_resolver	bfd/elf64-ppc.c	/^  unsigned int local_ifunc_resolver:1;$/;"	m	struct:ppc_link_hash_table	file:
local_indx	bfd/elflink.c	/^  long int local_indx;$/;"	m	struct:collect_gnu_hash_codes	file:
local_iplt	bfd/elf32-arm.c	/^  struct arm_local_iplt_info **local_iplt;$/;"	m	struct:elf_arm_obj_tdata	typeref:struct:elf_arm_obj_tdata::arm_local_iplt_info	file:
local_linesz	bfd/libcoff-in.h	/^  unsigned local_linesz;$/;"	m	struct:coff_tdata
local_linesz	bfd/libcoff.h	/^  unsigned local_linesz;$/;"	m	struct:coff_tdata
local_linesz	gdb/coffread.c	/^static unsigned local_linesz;$/;"	v	file:
local_n_btmask	bfd/libcoff-in.h	/^  unsigned local_n_btmask;$/;"	m	struct:coff_tdata
local_n_btmask	bfd/libcoff.h	/^  unsigned local_n_btmask;$/;"	m	struct:coff_tdata
local_n_btmask	gdb/coffread.c	/^static unsigned local_n_btmask;$/;"	v	file:
local_n_btshft	bfd/libcoff-in.h	/^  unsigned local_n_btshft;$/;"	m	struct:coff_tdata
local_n_btshft	bfd/libcoff.h	/^  unsigned local_n_btshft;$/;"	m	struct:coff_tdata
local_n_btshft	gdb/coffread.c	/^static unsigned local_n_btshft;$/;"	v	file:
local_n_slots	bfd/elf32-m68k.c	/^  bfd_vma local_n_slots;$/;"	m	struct:elf_m68k_got	file:
local_n_tmask	bfd/libcoff-in.h	/^  unsigned local_n_tmask;$/;"	m	struct:coff_tdata
local_n_tmask	bfd/libcoff.h	/^  unsigned local_n_tmask;$/;"	m	struct:coff_tdata
local_n_tmask	gdb/coffread.c	/^static unsigned local_n_tmask;$/;"	v	file:
local_n_tshift	bfd/libcoff-in.h	/^  unsigned local_n_tshift;$/;"	m	struct:coff_tdata
local_n_tshift	bfd/libcoff.h	/^  unsigned local_n_tshift;$/;"	m	struct:coff_tdata
local_n_tshift	gdb/coffread.c	/^static unsigned local_n_tshift;$/;"	v	file:
local_personality	bfd/elf-eh-frame.c	/^  unsigned char local_personality;$/;"	m	struct:cie	file:
local_plt	bfd/elf32-s390.c	/^  struct plt_entry *local_plt;$/;"	m	struct:elf_s390_obj_tdata	typeref:struct:elf_s390_obj_tdata::plt_entry	file:
local_plt	bfd/elf64-s390.c	/^  struct plt_entry *local_plt;$/;"	m	struct:elf_s390_obj_tdata	typeref:struct:elf_s390_obj_tdata::plt_entry	file:
local_prompt	readline/display.c	/^static char *local_prompt, *local_prompt_prefix;$/;"	v	file:
local_prompt_len	readline/display.c	/^static int local_prompt_len;$/;"	v	file:
local_prompt_prefix	readline/display.c	/^static char *local_prompt, *local_prompt_prefix;$/;"	v	file:
local_ref	bfd/elfxx-x86.h	/^  unsigned int local_ref : 2;$/;"	m	struct:elf_x86_link_hash_entry
local_setattro	gdb/python/py-breakpoint.c	/^local_setattro (PyObject *self, PyObject *name, PyObject *v)$/;"	f	file:
local_store	bfd/elf32-spu.c	/^  unsigned int local_store;$/;"	m	struct:spu_link_hash_table	file:
local_store_hi	bfd/elf32-spu.h	/^  bfd_vma local_store_hi;$/;"	m	struct:spu_elf_params
local_store_lo	bfd/elf32-spu.h	/^  bfd_vma local_store_lo;$/;"	m	struct:spu_elf_params
local_struct	gdb/testsuite/gdb.base/vla-stub.c	/^struct local_struct$/;"	s	file:
local_struct	gdb/testsuite/gdb.base/vla-stub.c	/^} local_struct;$/;"	v	typeref:struct:local_struct
local_structarg	gdb/testsuite/gdb.base/shmain.c	/^int local_structarg(struct s x)$/;"	f
local_stubs	bfd/elfxx-mips.c	/^  asection **local_stubs;$/;"	m	struct:mips_elf_obj_tdata	file:
local_symbols	gdb/buildsym.h	/^EXTERN struct pending *local_symbols;$/;"	v	typeref:struct:pending
local_symbols_offset	include/mach-o/external.h	/^  unsigned char local_symbols_offset[8];$/;"	m	struct:mach_o_dyld_cache_header_external
local_symbols_size	include/mach-o/external.h	/^  unsigned char local_symbols_size[8];$/;"	m	struct:mach_o_dyld_cache_header_external
local_symesz	bfd/libcoff-in.h	/^  unsigned local_symesz;$/;"	m	struct:coff_tdata
local_symesz	bfd/libcoff.h	/^  unsigned local_symesz;$/;"	m	struct:coff_tdata
local_symesz	gdb/coffread.c	/^static unsigned local_symesz;$/;"	v	file:
local_symesz	gdb/xcoffread.c	/^static unsigned local_symesz;$/;"	v	file:
local_test_func	gdb/testsuite/gdb.trace/collection.c	/^int local_test_func ()			\/* test collecting locals *\/$/;"	f
local_test_func	gdb/testsuite/gdb.trace/unavailable.cc	/^local_test_func ()$/;"	f
local_tls_type	bfd/elf32-or1k.c	/^  unsigned char *local_tls_type;$/;"	m	struct:elf_or1k_obj_tdata	file:
local_tlsdesc_gotent	bfd/elf32-arm.c	/^  bfd_vma *local_tlsdesc_gotent;$/;"	m	struct:elf_arm_obj_tdata	file:
local_tlsdesc_gotent	bfd/elfxx-x86.h	/^  bfd_vma *local_tlsdesc_gotent;$/;"	m	struct:elf_x86_obj_tdata
local_tlsfunc_refcounts	bfd/elf32-xtensa.c	/^  bfd_signed_vma *local_tlsfunc_refcounts;$/;"	m	struct:elf_xtensa_obj_tdata	file:
local_toc_sym_map	bfd/libcoff-in.h	/^  int *local_toc_sym_map;$/;"	m	struct:coff_tdata
local_toc_sym_map	bfd/libcoff.h	/^  int *local_toc_sym_map;$/;"	m	struct:coff_tdata
local_typedefs	gdb/typeprint.h	/^  typedef_hash_table *local_typedefs;$/;"	m	struct:type_print_options
local_using_directives	gdb/buildsym.h	/^    struct using_direct *local_using_directives;$/;"	m	struct:context_stack	typeref:struct:context_stack::using_direct
local_using_directives	gdb/buildsym.h	/^EXTERN struct using_direct *local_using_directives;$/;"	v	typeref:struct:using_direct
local_var_size	zlib/contrib/inflate86/inffast.S	/^#define local_var_size 64 \/* how much local space for vars *\/$/;"	d
localalloc	include/hp-symtab.h	/^  unsigned int localalloc:	1;$/;"	m	struct:dntt_type_function
locale_charset	gdb/gnulib/import/localcharset.c	/^locale_charset (void)$/;"	f
locale_charset	intl/localcharset.c	/^locale_charset ()$/;"	f
localloc	include/hp-symtab.h	/^  unsigned int localloc:    1;     \/* 0 at top, 1 at end of block  *\/$/;"	m	struct:dntt_type_func_template
localloc	include/hp-symtab.h	/^  unsigned int localloc:  1;   \/* 0 at top, 1 at end of block  *\/$/;"	m	struct:dntt_type_doc_function
localoff	include/coff/sym.h	/^	unsigned localoff : 8;	\/* offset of local variables from vfp *\/$/;"	m	struct:pdr
locals	bfd/elfnn-aarch64.c	/^  struct elf_aarch64_local_symbol *locals;$/;"	m	struct:elf_aarch64_obj_tdata	typeref:struct:elf_aarch64_obj_tdata::elf_aarch64_local_symbol	file:
locals	gdb/bfin-tdep.c	/^  long locals;$/;"	m	struct:bfin_frame_cache	file:
locals	gdb/buildsym.h	/^    struct pending *locals;$/;"	m	struct:context_stack	typeref:struct:context_stack::pending
locals	gdb/i386-tdep.c	/^  long locals;$/;"	m	struct:i386_frame_cache	file:
locals	gdb/m68k-tdep.c	/^  long locals;$/;"	m	struct:m68k_frame_cache	file:
locals	gdb/mi/mi-cmd-stack.c	/^enum what_to_list { locals, arguments, all };$/;"	e	enum:what_to_list	file:
locals	include/bfdlink.h	/^  struct bfd_elf_version_expr_head locals;$/;"	m	struct:bfd_elf_version_tree	typeref:struct:bfd_elf_version_tree::bfd_elf_version_expr_head
localscopes	gdb/testsuite/gdb.base/scope0.c	/^localscopes (int x)$/;"	f
localsyms	bfd/elflink.c	/^  bfd_boolean localsyms;$/;"	m	struct:elf_outext_info	file:
localtime	gdb/gnulib/import/gettimeofday.c	42;"	d	file:
localtime_buffer_addr	gdb/gnulib/import/gettimeofday.c	/^static struct tm *localtime_buffer_addr = &tm_zero_buffer;$/;"	v	typeref:struct:tm	file:
localvars_after_alloca	gdb/testsuite/gdb.base/funcargs.c	/^void localvars_after_alloca (char c, short s, int i, long l)$/;"	f
locate_arg	gdb/cli/cli-script.c	/^locate_arg (const char *p)$/;"	f	file:
locate_base	gdb/solib-svr4.c	/^locate_base (struct svr4_info *info)$/;"	f	file:
locate_dwz_sections	gdb/dwarf2read.c	/^locate_dwz_sections (bfd *abfd, asection *sectp, void *arg)$/;"	f	file:
locate_opcode_ent	opcodes/ia64-opc.c	/^locate_opcode_ent (ia64_insn opcode, enum ia64_insn_type type)$/;"	f	file:
locate_pdi_sibling	gdb/dwarf2read.c	/^locate_pdi_sibling (const struct die_reader_specs *reader,$/;"	f	file:
locate_sections	gdb/dwarf2read.c	/^dwarf2_per_objfile::locate_sections (bfd *abfd, asection *sectp,$/;"	f	class:dwarf2_per_objfile
locate_v1_virtual_dwo_sections	gdb/dwarf2read.c	/^locate_v1_virtual_dwo_sections (asection *sectp,$/;"	f	file:
location	gdb/breakpoint.h	/^  event_location_up location;$/;"	m	struct:breakpoint
location	gdb/dwarf2expr.h	/^  enum dwarf_value_location location;$/;"	m	struct:dwarf_expr_context	typeref:enum:dwarf_expr_context::dwarf_value_location
location	gdb/dwarf2expr.h	/^  enum dwarf_value_location location;$/;"	m	struct:dwarf_expr_piece	typeref:enum:dwarf_expr_piece::dwarf_value_location
location	gdb/guile/scm-breakpoint.c	/^    char *location;$/;"	m	struct:gdbscm_breakpoint_object::__anon1880	file:
location	gdb/linespec.h	/^  event_location_up location;$/;"	m	struct:linespec_result
location	gdb/riscv-tdep.c	/^  struct location$/;"	s	struct:riscv_arg_info	file:
location	gdb/value.c	/^  } location {};$/;"	u	struct:value	file:
location	include/hp-symtab.h	/^  CORE_ADDR location;$/;"	m	struct:dntt_type_const
location	include/hp-symtab.h	/^  CORE_ADDR location;$/;"	m	struct:dntt_type_fparam
location	include/hp-symtab.h	/^  CORE_ADDR location;$/;"	m	struct:dntt_type_svar
location	include/hp-symtab.h	/^  int location;$/;"	m	struct:dntt_type_dvar
location	include/hp-symtab.h	/^  long location;       		      \/* where stored (allocated)     *\/$/;"	m	struct:dntt_type_with
location	include/som/lst.h	/^  unsigned char location[4];$/;"	m	struct:som_external_som_entry
location_breakpoint	gdb/breakpoint.c	/^  struct breakpoint *location_breakpoint;$/;"	m	struct:until_break_fsm	typeref:struct:until_break_fsm::breakpoint	file:
location_completer	gdb/completer.c	/^location_completer (struct cmd_list_element *ignore,$/;"	f
location_completer_handle_brkchars	gdb/completer.c	/^location_completer_handle_brkchars (struct cmd_list_element *ignore,$/;"	f	file:
location_has_loclist	gdb/symtab.h	/^  unsigned char location_has_loclist;$/;"	m	struct:symbol_computed_ops
location_range_end	gdb/breakpoint.h	/^  event_location_up location_range_end;$/;"	m	struct:breakpoint
location_to_sals	gdb/breakpoint.c	/^location_to_sals (struct breakpoint *b, struct event_location *location,$/;"	f	file:
location_type	gdb/riscv-tdep.c	/^    enum location_type$/;"	g	struct:riscv_arg_info::location	file:
location_type	include/hp-symtab.h	/^  unsigned int location_type:	3;$/;"	m	struct:dntt_type_const
location_type	include/hp-symtab.h	/^enum location_type$/;"	g
locations_are_equal	gdb/breakpoint.c	/^locations_are_equal (struct bp_location *a, struct bp_location *b)$/;"	f	file:
locations_valid	gdb/symtab.h	/^  unsigned int locations_valid : 1;$/;"	m	struct:compunit_symtab
locator	gdb/tui/tui-data.h	/^  struct tui_locator_element locator;	\/* Locator elements.  *\/$/;"	m	union:tui_which_element	typeref:struct:tui_which_element::tui_locator_element
locdesc	gdb/dwarf2read.c	/^      struct dwarf_block *locdesc;$/;"	m	union:allocate_on_obstack::__anon1826	typeref:struct:allocate_on_obstack::__anon1826::dwarf_block	file:
locexpr	gdb/dwarf2loc.h	/^    struct dwarf2_locexpr_baton locexpr;$/;"	m	union:dwarf2_property_baton::__anon1720	typeref:struct:dwarf2_property_baton::__anon1720::dwarf2_locexpr_baton
locexpr	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^locexpr (int i)$/;"	f	file:
locexpr_describe_location	gdb/dwarf2loc.c	/^locexpr_describe_location (struct symbol *symbol, CORE_ADDR addr,$/;"	f	file:
locexpr_describe_location_1	gdb/dwarf2loc.c	/^locexpr_describe_location_1 (struct symbol *symbol, CORE_ADDR addr,$/;"	f	file:
locexpr_describe_location_piece	gdb/dwarf2loc.c	/^locexpr_describe_location_piece (struct symbol *symbol, struct ui_file *stream,$/;"	f	file:
locexpr_find_frame_base_location	gdb/dwarf2loc.c	/^locexpr_find_frame_base_location (struct symbol *framefunc, CORE_ADDR pc,$/;"	f	file:
locexpr_generate_c_location	gdb/dwarf2loc.c	/^locexpr_generate_c_location (struct symbol *sym, string_file &stream,$/;"	f	file:
locexpr_get_frame_base	gdb/dwarf2loc.c	/^locexpr_get_frame_base (struct symbol *framefunc, struct frame_info *frame)$/;"	f	file:
locexpr_get_symbol_read_needs	gdb/dwarf2loc.c	/^locexpr_get_symbol_read_needs (struct symbol *symbol)$/;"	f	file:
locexpr_read_variable	gdb/dwarf2loc.c	/^locexpr_read_variable (struct symbol *symbol, struct frame_info *frame)$/;"	f	file:
locexpr_read_variable_at_entry	gdb/dwarf2loc.c	/^locexpr_read_variable_at_entry (struct symbol *symbol, struct frame_info *frame)$/;"	f	file:
locexpr_regname	gdb/dwarf2loc.c	/^locexpr_regname (struct gdbarch *gdbarch, int dwarf_regnum)$/;"	f	file:
locexpr_tracepoint_var_ref	gdb/dwarf2loc.c	/^locexpr_tracepoint_var_ref (struct symbol *symbol, struct agent_expr *ax,$/;"	f	file:
lock	sim/frv/cache.h	/^  int lock;$/;"	m	struct:__anon228
lock	sim/frv/cache.h	/^  int lock;$/;"	m	struct:__anon231
lock	sim/frv/cache.h	/^  int lock;$/;"	m	struct:__anon238
lock	sim/frv/cache.h	/^  int lock;$/;"	m	struct:__anon241
lock	sim/frv/profile.c	/^  int lock;$/;"	m	struct:__anon245	file:
lock	zlib/examples/gzlog.c	/^    time_t lock;    \/* last modify time of our lock file *\/$/;"	m	struct:log	file:
locked	sim/frv/cache.h	/^  char  locked; \/* line is locked?  *\/$/;"	m	struct:__anon242
loclist	gdb/dwarf2loc.h	/^    struct dwarf2_loclist_baton loclist;$/;"	m	union:dwarf2_property_baton::__anon1720	typeref:struct:dwarf2_property_baton::__anon1720::dwarf2_loclist_baton
loclist	gdb/testsuite/gdb.dwarf2/dw2-entry-value.S	/^loclist:$/;"	l
loclist	gdb/testsuite/gdb.dwarf2/dw2-op-call.S	/^loclist:$/;"	l
loclist	gdb/testsuite/gdb.dwarf2/dw2-skip-prologue.S	/^loclist:$/;"	l
loclist_describe_location	gdb/dwarf2loc.c	/^loclist_describe_location (struct symbol *symbol, CORE_ADDR addr,$/;"	f	file:
loclist_find_frame_base_location	gdb/dwarf2loc.c	/^loclist_find_frame_base_location (struct symbol *framefunc, CORE_ADDR pc,$/;"	f	file:
loclist_generate_c_location	gdb/dwarf2loc.c	/^loclist_generate_c_location (struct symbol *sym, string_file &stream,$/;"	f	file:
loclist_get_frame_base	gdb/dwarf2loc.c	/^loclist_get_frame_base (struct symbol *framefunc, struct frame_info *frame)$/;"	f	file:
loclist_read_variable	gdb/dwarf2loc.c	/^loclist_read_variable (struct symbol *symbol, struct frame_info *frame)$/;"	f	file:
loclist_read_variable_at_entry	gdb/dwarf2loc.c	/^loclist_read_variable_at_entry (struct symbol *symbol, struct frame_info *frame)$/;"	f	file:
loclist_symbol_needs	gdb/dwarf2loc.c	/^loclist_symbol_needs (struct symbol *symbol)$/;"	f	file:
loclist_tracepoint_var_ref	gdb/dwarf2loc.c	/^loclist_tracepoint_var_ref (struct symbol *symbol, struct agent_expr *ax,$/;"	f	file:
loclists	gdb/dwarf2read.c	/^  struct dwarf2_section_info loclists;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
loclists	gdb/symfile.h	/^  struct dwarf2_section_names loclists;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
loclists_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names loclists_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
locreloff	bfd/mach-o.h	/^  unsigned long locreloff;    \/* Offset to local relocation entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
locreloff	include/mach-o/external.h	/^  unsigned char locreloff[4];$/;"	m	struct:mach_o_dysymtab_command_external
locsym_shndx	bfd/elflink.c	/^  Elf_External_Sym_Shndx *locsym_shndx;$/;"	m	struct:elf_final_link_info	file:
locsymcount	bfd/elf-bfd.h	/^  size_t locsymcount;$/;"	m	struct:elf_reloc_cookie
locsyms	bfd/elf-bfd.h	/^  Elf_Internal_Sym *locsyms;$/;"	m	struct:elf_reloc_cookie
log	gdb/cli/cli-interp.c	/^  ui_file *log;$/;"	m	struct:saved_output_files	file:
log	gdb/contrib/cleanup_check.py	/^def log(msg, indent=0):$/;"	f
log	gdb/contrib/excheck.py	/^    def log(self, obj):$/;"	m	class:GdbExceptionChecker
log	gdb/contrib/exsummary.py	/^    def log(self, message):$/;"	m	class:Function
log	gdb/gdb_mbuild.sh	/^log ()$/;"	f
log	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log);$/;"	v
log	gdb/gnulib/import/math.in.h	1234;"	d
log	gdb/gnulib/import/math.in.h	1235;"	d
log	gdb/gnulib/import/math.in.h	1244;"	d
log	gdb/mi/mi-common.h	/^  mi_console_file *log;$/;"	m	class:final
log	sim/h8300/writecode.c	/^log (p, a, s)$/;"	f	file:
log	zlib/examples/gzlog.c	/^struct log {$/;"	s	file:
log10	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log10);$/;"	v
log10	gdb/gnulib/import/math.in.h	1303;"	d
log10	gdb/gnulib/import/math.in.h	1304;"	d
log10	gdb/gnulib/import/math.in.h	1313;"	d
log10f	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log10f);$/;"	v
log10f	gdb/gnulib/import/math.in.h	1279;"	d
log10f	gdb/gnulib/import/math.in.h	1280;"	d
log10f	gdb/gnulib/import/math.in.h	1286;"	d
log10f	gdb/gnulib/import/math.in.h	1293;"	d
log10l	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log10l);$/;"	v
log10l	gdb/gnulib/import/math.in.h	1323;"	d
log10l	gdb/gnulib/import/math.in.h	1324;"	d
log10l	gdb/gnulib/import/math.in.h	1330;"	d
log10l	gdb/gnulib/import/math.in.h	1337;"	d
log1p	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log1p);$/;"	v
log1p	gdb/gnulib/import/math.in.h	1371;"	d
log1p	gdb/gnulib/import/math.in.h	1372;"	d
log1p	gdb/gnulib/import/math.in.h	1384;"	d
log1pf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log1pf);$/;"	v
log1pf	gdb/gnulib/import/math.in.h	1348;"	d
log1pf	gdb/gnulib/import/math.in.h	1349;"	d
log1pf	gdb/gnulib/import/math.in.h	1361;"	d
log1pl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log1pl);$/;"	v
log1pl	gdb/gnulib/import/math.in.h	1394;"	d
log1pl	gdb/gnulib/import/math.in.h	1395;"	d
log1pl	gdb/gnulib/import/math.in.h	1407;"	d
log2	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log2);$/;"	v
log2	gdb/gnulib/import/math.in.h	1442;"	d
log2	gdb/gnulib/import/math.in.h	1443;"	d
log2	gdb/gnulib/import/math.in.h	1449;"	d
log2	gdb/gnulib/import/math.in.h	1456;"	d
log2f	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log2f);$/;"	v
log2f	gdb/gnulib/import/math.in.h	1418;"	d
log2f	gdb/gnulib/import/math.in.h	1419;"	d
log2f	gdb/gnulib/import/math.in.h	1425;"	d
log2f	gdb/gnulib/import/math.in.h	1432;"	d
log2l	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (log2l);$/;"	v
log2l	gdb/gnulib/import/math.in.h	1466;"	d
log2l	gdb/gnulib/import/math.in.h	1467;"	d
log2l	gdb/gnulib/import/math.in.h	1479;"	d
logValue	gdb/testsuite/gdb.fortran/printing-types.f90	/^  logical(1) :: logValue$/;"	v	program:prog
log_append	zlib/examples/gzlog.c	/^local int log_append(struct log *log, unsigned char *data, size_t len)$/;"	f
log_cc	sim/erc32/exec.c	/^log_cc(result, sregs)$/;"	f	file:
log_check	zlib/examples/gzlog.c	/^local int log_check(struct log *log)$/;"	f
log_close	zlib/examples/gzlog.c	/^local void log_close(struct log *log)$/;"	f
log_command	gdb/target-delegates.c	/^debug_target::log_command (const char *arg0)$/;"	f	class:debug_target
log_command	gdb/target-delegates.c	/^dummy_target::log_command (const char *arg0)$/;"	f	class:dummy_target
log_command	gdb/target-delegates.c	/^target_ops::log_command (const char *arg0)$/;"	f	class:target_ops
log_compress	zlib/examples/gzlog.c	/^local int log_compress(struct log *log, unsigned char *data, size_t len)$/;"	f
log_file_align	bfd/elf-bfd.h	/^  unsigned char arch_size, log_file_align;$/;"	m	struct:elf_size_info
log_gzbody	zlib/examples/gzlog.c	/^local unsigned char log_gzbody[] = {$/;"	v
log_gzext	zlib/examples/gzlog.c	/^local unsigned char log_gzext[] = {$/;"	v
log_gzhead	zlib/examples/gzlog.c	/^local unsigned char log_gzhead[] = {$/;"	v
log_head	zlib/examples/gzlog.c	/^local int log_head(struct log *log)$/;"	f
log_imm	include/opcode/aarch64.h	/^  log_imm,$/;"	e	enum:aarch64_insn_class
log_indirect	opcodes/opc2c.c	/^log_indirect (Indirect * ind, int byte)$/;"	f	file:
log_indirect	sim/m32c/opc2c.c	/^log_indirect (Indirect * ind, int byte)$/;"	f	file:
log_last	zlib/examples/gzlog.c	/^local int log_last(struct log *log, int last)$/;"	f
log_lock	zlib/examples/gzlog.c	/^local int log_lock(struct log *log)$/;"	f
log_log	zlib/examples/gzlog.c	/^local void log_log(struct log *log, int op, char *record)$/;"	f
log_mark	zlib/examples/gzlog.c	/^local int log_mark(struct log *log, int op)$/;"	f
log_msg	gdb/testsuite/gdb.threads/slow-waitpid.c	/^log_msg (const char *fmt, ...)$/;"	f	file:
log_open	zlib/examples/gzlog.c	/^local int log_open(struct log *log)$/;"	f
log_progress	gdb/linux-thread-db.c	/^  bool log_progress;$/;"	m	struct:check_thread_db_info	file:
log_recover	zlib/examples/gzlog.c	/^local int log_recover(struct log *log, int op)$/;"	f
log_replace	zlib/examples/gzlog.c	/^local int log_replace(struct log *log)$/;"	f
log_shift	include/opcode/aarch64.h	/^  log_shift,$/;"	e	enum:aarch64_insn_class
log_touch	zlib/examples/gzlog.c	/^local void log_touch(struct log *log)$/;"	f
log_unlock	zlib/examples/gzlog.c	/^local void log_unlock(struct log *log)$/;"	f
logb	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (logb);$/;"	v
logb	gdb/gnulib/import/math.in.h	1513;"	d
logb	gdb/gnulib/import/math.in.h	1514;"	d
logb	gdb/gnulib/import/math.in.h	1526;"	d
logbase_ascii	gdb/serial.c	/^static const char logbase_ascii[] = "ascii";$/;"	v	file:
logbase_enums	gdb/serial.c	/^static const char *const logbase_enums[] =$/;"	v	file:
logbase_hex	gdb/serial.c	/^static const char logbase_hex[] = "hex";$/;"	v	file:
logbase_octal	gdb/serial.c	/^static const char logbase_octal[] = "octal";$/;"	v	file:
logbf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (logbf);$/;"	v
logbf	gdb/gnulib/import/math.in.h	1490;"	d
logbf	gdb/gnulib/import/math.in.h	1491;"	d
logbf	gdb/gnulib/import/math.in.h	1503;"	d
logbl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (logbl);$/;"	v
logbl	gdb/gnulib/import/math.in.h	1536;"	d
logbl	gdb/gnulib/import/math.in.h	1537;"	d
logbl	gdb/gnulib/import/math.in.h	1549;"	d
logchar	gdb/gdbserver/gdbreplay.c	/^logchar (FILE *fp)$/;"	f	file:
logf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (logf);$/;"	v
logf	gdb/gnulib/import/math.in.h	1210;"	d
logf	gdb/gnulib/import/math.in.h	1211;"	d
logf	gdb/gnulib/import/math.in.h	1217;"	d
logf	gdb/gnulib/import/math.in.h	1224;"	d
logfile	readline/examples/rlfe/rlfe.c	/^FILE *logfile = NULL;$/;"	v
logging	gdb/contrib/cleanup_check.py	/^logging = False$/;"	v
logging_filename	gdb/cli/cli-logging.c	/^static char *logging_filename;$/;"	v	file:
logging_overwrite	gdb/cli/cli-logging.c	/^static int logging_overwrite;$/;"	v	file:
logging_redirect	gdb/cli/cli-logging.c	/^static int logging_redirect;$/;"	v	file:
logic_operations_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^logic_operations_tests:$/;"	l
logical_cond_64_names	opcodes/hppa-dis.c	/^static const char *const logical_cond_64_names[] =$/;"	v	file:
logical_cond_names	opcodes/hppa-dis.c	/^static const char *const logical_cond_names[] =$/;"	v	file:
logical_inst	opcodes/microblaze-opcm.h	/^  arithmetic_inst, logical_inst, mult_inst, div_inst, branch_inst,$/;"	e	enum:microblaze_instr_type
logical_size	bfd/xsym.h	/^  unsigned long logical_size;$/;"	m	struct:bfd_sym_type_information_table_entry
logical_tests	gdb/testsuite/gdb.disasm/am33.s	/^logical_tests:$/;"	l
logical_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^logical_tests:$/;"	l
logical_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^logical_tests:$/;"	l
logicalvla	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  logical, allocatable    :: logicalvla(/;"	v	program:vla_primitives
logl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (logl);$/;"	v
logl	gdb/gnulib/import/math.in.h	1254;"	d
logl	gdb/gnulib/import/math.in.h	1255;"	d
logl	gdb/gnulib/import/math.in.h	1261;"	d
logl	gdb/gnulib/import/math.in.h	1268;"	d
long	gdb/python/lib/gdb/printer/bound_registers.py	/^    long = int$/;"	v
long	gdb/python/lib/gdb/printing.py	/^    long = int$/;"	v
long	gdb/python/lib/gdb/xmethod.py	/^    long = int$/;"	v
long	libdecnumber/decNumberLocal.h	106;"	d
long2pkt	gdb/stubs/ia64vms-stub.c	/^long2pkt (unsigned int v)$/;"	f	file:
long8	gdb/testsuite/gdb.base/dfp-test.c	/^  long long8;$/;"	m	struct:decstruct	file:
long_arg	gdb/common/format.h	/^    int_arg, long_arg, long_long_arg, ptr_arg,$/;"	e	enum:argclass
long_array	gdb/testsuite/gdb.base/charset.c	/^long long_array[3];$/;"	v
long_array	gdb/testsuite/gdb.mi/mi-var-child.c	/^  long  long_array[12];$/;"	m	struct:_struct_decl	file:
long_array	gdb/testsuite/gdb.mi/var-cmd.c	/^  long  long_array[10];$/;"	m	struct:_struct_decl	file:
long_bit	gdb/gdbarch.c	/^  int long_bit;$/;"	m	struct:gdbarch	file:
long_count	sim/m32r/m32r-sim.h	/^  unsigned int long_count;$/;"	m	struct:__anon250
long_dest	sim/testsuite/sim/h8300/addx.s	/^long_dest:	.long 0$/;"	l
long_dest	sim/testsuite/sim/h8300/neg.s	/^long_dest:	.long 0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/not.s	/^long_dest:	.long 0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/rotl.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/rotr.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/rotxl.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/rotxr.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/shal.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/shar.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/shll.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/shlr.s	/^long_dest:	.long	0xa5a5a5a5$/;"	l
long_dest	sim/testsuite/sim/h8300/subx.s	/^long_dest:	.long 0$/;"	l
long_double	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (long_double);$/;"	v
long_double_abi	gdb/ppc-tdep.h	/^    enum powerpc_long_double_abi long_double_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::powerpc_long_double_abi
long_double_arg	gdb/common/format.h	/^    double_arg, long_double_arg,$/;"	e	enum:argclass
long_double_bit	gdb/gdbarch.c	/^  int long_double_bit;$/;"	m	struct:gdbarch	file:
long_double_format	gdb/gdbarch.c	/^  const struct floatformat ** long_double_format;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::floatformat	file:
long_double_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef long double long_double_typedef;$/;"	t	file:
long_dst	sim/testsuite/sim/h8300/addl.s	/^long_dst:$/;"	l
long_dst	sim/testsuite/sim/h8300/movl.s	/^long_dst:$/;"	l
long_dst	sim/testsuite/sim/h8300/movmd.s	/^long_dst:$/;"	l
long_func	gdb/testsuite/gdb.base/return2.c	/^long long_func ()$/;"	f
long_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^long long_func ()$/;"	f
long_int	gdb/testsuite/gdb.mi/mi-var-child.c	/^  long  long_int;$/;"	m	struct:_struct_decl	file:
long_int	gdb/testsuite/gdb.mi/var-cmd.c	/^  long  long_int;$/;"	m	struct:_struct_decl	file:
long_line	gdb/testsuite/gdb.base/list1.c	/^long_line ()$/;"	f
long_long_arg	gdb/common/format.h	/^    int_arg, long_arg, long_long_arg, ptr_arg,$/;"	e	enum:argclass
long_long_bit	gdb/gdbarch.c	/^  int long_long_bit;$/;"	m	struct:gdbarch	file:
long_long_func	gdb/testsuite/gdb.base/return2.c	/^long long long_long_func ()$/;"	f
long_long_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^long long long_long_func ()$/;"	f
long_long_returnval	gdb/testsuite/gdb.base/return2.c	/^long long long_long_returnval = 1;$/;"	v
long_long_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^long long long_long_returnval = 1;$/;"	v
long_long_testval	gdb/testsuite/gdb.base/return2.c	/^  long long long_long_testval;$/;"	m	union:__anon2003	file:
long_long_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  long long long_long_testval;$/;"	m	union:__anon1935	file:
long_name	sim/m68hc11/sim-main.h	/^  const char *long_name;$/;"	m	struct:io_reg_desc
long_options	libiberty/cp-demangle.c	/^static const struct option long_options[] = $/;"	v	typeref:struct:option	file:
long_options	opcodes/aarch64-gen.c	/^struct option long_options[] =$/;"	v	typeref:struct:option
long_options	opcodes/i386-gen.c	/^struct option long_options[] =$/;"	v	typeref:struct:option
long_options	opcodes/ia64-gen.c	/^struct option long_options[] =$/;"	v	typeref:struct:option
long_ptr	gdb/testsuite/gdb.mi/mi-var-child.c	/^  long ****long_ptr;$/;"	m	struct:_struct_n_pointer	file:
long_ptr	gdb/testsuite/gdb.mi/var-cmd.c	/^  long ****long_ptr;$/;"	m	struct:_struct_n_pointer	file:
long_returnval	gdb/testsuite/gdb.base/return2.c	/^long      long_returnval      = 1;$/;"	v
long_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^long      long_returnval      = 1;$/;"	v
long_src	sim/testsuite/sim/h8300/addl.s	/^long_src:$/;"	l
long_src	sim/testsuite/sim/h8300/addx.s	/^long_src:	.long 0x50505$/;"	l
long_src	sim/testsuite/sim/h8300/movl.s	/^long_src:$/;"	l
long_src	sim/testsuite/sim/h8300/movmd.s	/^long_src:$/;"	l
long_src	sim/testsuite/sim/h8300/subx.s	/^long_src:	.long 0x50505$/;"	l
long_task_states	gdb/ada-tasks.c	/^static const char *long_task_states[] = {$/;"	v	file:
long_testval	gdb/testsuite/gdb.base/return2.c	/^  long      long_testval;$/;"	m	union:__anon2003	file:
long_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  long      long_testval;$/;"	m	union:__anon1935	file:
long_type	gdb/linux-tdep.c	/^  struct type *long_type;$/;"	m	struct:linux_make_mappings_data	typeref:struct:linux_make_mappings_data::type	file:
long_val1	gdb/testsuite/gdb.base/callfuncs.c	/^long long_val1 = 789;$/;"	v
long_val2	gdb/testsuite/gdb.base/callfuncs.c	/^long long_val2 = -321;$/;"	v
longaddr	include/hp-symtab.h	/^  unsigned int longaddr:	1;$/;"	m	struct:dntt_type_fparam
longaddr	include/hp-symtab.h	/^  unsigned int longaddr:	1;$/;"	m	struct:dntt_type_svar
longaddr	include/hp-symtab.h	/^  unsigned int longaddr:  	1;    \/* 1 => in long pointer space   *\/$/;"	m	struct:dntt_type_with
longconst	gdb/expression.h	/^    LONGEST longconst;$/;"	m	union:exp_element
longer	gdb/testsuite/gdb.compile/compile.c	/^enum longer_enum_type longer;$/;"	v	typeref:enum:longer_enum_type
longer_enum_type	gdb/testsuite/gdb.compile/compile.c	/^enum longer_enum_type {$/;"	g	file:
longest	gdb/testsuite/gdb.base/store.c	/^typedef long long longest;$/;"	t	file:
longest_match	zlib/contrib/amd64/amd64-match.S	/^longest_match:$/;"	l
longest_match	zlib/contrib/asm686/match.S	/^#define	longest_match	_longest_match$/;"	d
longest_match	zlib/contrib/asm686/match.S	/^longest_match:$/;"	l
longest_match	zlib/contrib/gcc_gvmat64/gvmat64.S	/^longest_match:$/;"	l
longest_match	zlib/contrib/masmx64/gvmat64.asm	/^longest_match PROC$/;"	l
longest_match	zlib/contrib/masmx86/match686.asm	/^    longest_match       proc near$/;"	l
longest_match	zlib/deflate.c	/^local uInt longest_match(s, cur_match)$/;"	f
longest_relative_suffix	gdb/gnulib/import/filenamecat-lgpl.c	/^longest_relative_suffix (char const *f)$/;"	f	file:
longest_to_int	gdb/valprint.c	/^longest_to_int (LONGEST arg)$/;"	f
longfield	gdb/testsuite/gdb.compile/compile.c	/^  long longfield;$/;"	m	struct:struct_type	file:
longjmp	readline/posixjmp.h	33;"	d
longjmp	readline/posixjmp.h	34;"	d
longjmp_msym	gdb/breakpoint.c	/^  struct bound_minimal_symbol longjmp_msym[NUM_LONGJMP_NAMES] {};$/;"	s	struct:breakpoint_objfile_data	file:
longjmp_names	gdb/breakpoint.c	/^static const char *const longjmp_names[] =$/;"	v	file:
longjmp_probes	gdb/breakpoint.c	/^  std::vector<probe *> longjmp_probes;$/;"	m	struct:breakpoint_objfile_data	file:
longjmp_searched	gdb/breakpoint.c	/^  int longjmp_searched = 0;$/;"	m	struct:breakpoint_objfile_data	file:
longjmps	gdb/testsuite/gdb.base/longjmp.c	/^volatile int longjmps = 0;$/;"	v
longname	gdb/cp-abi.h	/^  const char *longname;$/;"	m	struct:cp_abi_ops
longname	gdb/target.h	/^    const char *longname ()$/;"	f	struct:target_ops
longname	gdb/target.h	/^  const char *longname;$/;"	m	struct:target_info
longopts	sim/cris/rvdummy.c	/^struct option longopts[] =$/;"	v	typeref:struct:option
longs	libdecnumber/decDouble.h	/^    uint64_t  longs[DECDOUBLE_Bytes\/8];$/;"	m	union:__anon85
longs	libdecnumber/decQuad.h	/^    uint64_t  longs[DECQUAD_Bytes\/8];$/;"	m	union:__anon80
look_up_one_symbol	gdb/gdbserver/remote-utils.c	/^look_up_one_symbol (const char *name, CORE_ADDR *addrp, int may_ask_gdb)$/;"	f
look_up_symbols	gdb/gdbserver/target.h	/^  void (*look_up_symbols) (void);$/;"	m	struct:target_ops
lookahead	zlib/deflate.h	/^    uInt lookahead;              \/* number of valid bytes ahead in window *\/$/;"	m	struct:internal_state
looks_like_rust	libiberty/rust-demangle.c	/^looks_like_rust (const char *str, size_t len)$/;"	f	file:
lookup	gdb/guile/scm-pretty-print.c	/^  SCM lookup;$/;"	m	struct:__anon1872	file:
lookup-pretty-printer-maker-from-dict	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (lookup-pretty-printer-maker-from-dict dict val)$/;"	f
lookup_abbrev	bfd/dwarf2.c	/^lookup_abbrev (unsigned int number, struct abbrev_info **abbrevs)$/;"	f	file:
lookup_abbrev	gdb/dwarf2read.c	/^abbrev_table::lookup_abbrev (unsigned int abbrev_number)$/;"	f	class:abbrev_table
lookup_acf_name	opcodes/metag-dis.c	/^lookup_acf_name (unsigned int part)$/;"	f	file:
lookup_address_in_function_table	bfd/dwarf2.c	/^lookup_address_in_function_table (struct comp_unit *unit,$/;"	f	file:
lookup_address_in_line_info_table	bfd/dwarf2.c	/^lookup_address_in_line_info_table (struct line_info_table *table,$/;"	f	file:
lookup_any_reg_name	opcodes/metag-dis.c	/^lookup_any_reg_name (unsigned int unit, unsigned int num, bfd_boolean source)$/;"	f	file:
lookup_array_range_type	gdb/gdbtypes.c	/^lookup_array_range_type (struct type *element_type,$/;"	f
lookup_bound_minimal_symbol	gdb/minsyms.c	/^lookup_bound_minimal_symbol (const char *name)$/;"	f
lookup_cached_symbol	gdb/ada-lang.c	/^lookup_cached_symbol (const char *name, domain_enum domain,$/;"	f	file:
lookup_child_selector	gdb/objc-lang.c	/^lookup_child_selector (struct gdbarch *gdbarch, const char *selname)$/;"	f
lookup_cmd	gdb/cli/cli-decode.c	/^lookup_cmd (const char **line, struct cmd_list_element *list,$/;"	f
lookup_cmd_1	gdb/cli/cli-decode.c	/^lookup_cmd_1 (const char **text, struct cmd_list_element *clist,$/;"	f
lookup_cmd_composition	gdb/cli/cli-decode.c	/^lookup_cmd_composition (const char *text,$/;"	f
lookup_cmd_for_prefixlist	gdb/cli/cli-decode.c	/^lookup_cmd_for_prefixlist (struct cmd_list_element **key,$/;"	f	file:
lookup_die_type	gdb/dwarf2read.c	/^lookup_die_type (struct die_info *die, const struct attribute *attr,$/;"	f	file:
lookup_dsp_name	opcodes/metag-dis.c	/^lookup_dsp_name (unsigned int num, unsigned int unit)$/;"	f	file:
lookup_dspram_name	opcodes/metag-dis.c	/^lookup_dspram_name (unsigned int num, unsigned int unit, bfd_boolean load)$/;"	f	file:
lookup_dummy_frame	gdb/dummy-frame.c	/^lookup_dummy_frame (struct dummy_frame_id *dummy_id)$/;"	f	file:
lookup_dwo_comp_unit	gdb/dwarf2read.c	/^lookup_dwo_comp_unit (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
lookup_dwo_cutu	gdb/dwarf2read.c	/^lookup_dwo_cutu (struct dwarf2_per_cu_data *this_unit,$/;"	f	file:
lookup_dwo_file_slot	gdb/dwarf2read.c	/^lookup_dwo_file_slot (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
lookup_dwo_signatured_type	gdb/dwarf2read.c	/^lookup_dwo_signatured_type (struct dwarf2_cu *cu, ULONGEST sig)$/;"	f	file:
lookup_dwo_type_unit	gdb/dwarf2read.c	/^lookup_dwo_type_unit (struct signatured_type *this_tu,$/;"	f	file:
lookup_dwo_unit	gdb/dwarf2read.c	/^lookup_dwo_unit (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
lookup_dwo_unit_in_dwp	gdb/dwarf2read.c	/^lookup_dwo_unit_in_dwp (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
lookup_dwp_signatured_type	gdb/dwarf2read.c	/^lookup_dwp_signatured_type (struct dwarf2_cu *cu, ULONGEST sig)$/;"	f	file:
lookup_enum	gdb/gdbtypes.c	/^lookup_enum (const char *name, const struct block *block)$/;"	f
lookup_fdh	bfd/elf64-ppc.c	/^lookup_fdh (struct ppc_link_hash_entry *fh, struct ppc_link_hash_table *htab)$/;"	f	file:
lookup_fpu_scc_flags	opcodes/metag-dis.c	/^lookup_fpu_scc_flags (unsigned int code)$/;"	f	file:
lookup_funcinfo	bfd/dwarf2.c	/^struct lookup_funcinfo$/;"	s	file:
lookup_funcinfo_table	bfd/dwarf2.c	/^  struct lookup_funcinfo *lookup_funcinfo_table;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::lookup_funcinfo	file:
lookup_function	gdb/testsuite/gdb.base/sym-file-loader.c	/^lookup_function (struct library *lib, const char *func, void **addr)$/;"	f
lookup_function	gdb/testsuite/gdb.python/py-frame-args.py	/^def lookup_function (val):$/;"	f
lookup_function	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^def lookup_function (val):$/;"	f
lookup_function	gdb/testsuite/gdb.python/py-prettyprint.py	/^def lookup_function (val):$/;"	f
lookup_function	gdb/testsuite/gdb.python/py-section-script.py	/^def lookup_function (val):$/;"	f
lookup_function_lookup_test	gdb/testsuite/gdb.python/py-pp-maint.py	/^def lookup_function_lookup_test(val):$/;"	f
lookup_function_lookup_test	gdb/testsuite/gdb.python/py-pp-registration.py	/^def lookup_function_lookup_test(val):$/;"	f
lookup_function_type	gdb/gdbtypes.c	/^lookup_function_type (struct type *type)$/;"	f
lookup_function_type_with_arguments	gdb/gdbtypes.c	/^lookup_function_type_with_arguments (struct type *type,$/;"	f
lookup_global_symbol	gdb/symtab.c	/^lookup_global_symbol (const char *name,$/;"	f
lookup_global_symbol_from_objfile	gdb/symtab.c	/^lookup_global_symbol_from_objfile (struct objfile *main_objfile,$/;"	f
lookup_hash	sim/cr16/interp.c	/^lookup_hash (SIM_DESC sd, SIM_CPU *cpu, uint64 ins, int size)$/;"	f	file:
lookup_hash	sim/d10v/interp.c	/^lookup_hash (SIM_DESC sd, SIM_CPU *cpu, uint32 ins, int size)$/;"	f	file:
lookup_howto	bfd/elf32-nios2.c	/^lookup_howto (unsigned int rtype, bfd *abfd)$/;"	f	file:
lookup_howto	bfd/elf32-pru.c	/^lookup_howto (unsigned int rtype)$/;"	f	file:
lookup_info_hash_table	bfd/dwarf2.c	/^lookup_info_hash_table (struct info_hash_table *hash_table, const char *key)$/;"	f	file:
lookup_internalvar	gdb/value.c	/^lookup_internalvar (const char *name)$/;"	f
lookup_keyword	gdb/guile/scm-utils.c	/^lookup_keyword (const SCM *keyword_list, SCM keyword)$/;"	f	file:
lookup_language_this	gdb/symtab.c	/^lookup_language_this (const struct language_defn *lang,$/;"	f
lookup_lib_global_symbol	gdb/solist.h	/^    struct block_symbol (*lookup_lib_global_symbol)$/;"	m	struct:target_so_ops	typeref:struct:target_so_ops::lookup_lib_global_symbol
lookup_line	bfd/ecofflink.c	/^lookup_line (bfd *abfd,$/;"	f	file:
lookup_local_symbol	gdb/symtab.c	/^lookup_local_symbol (const char *name,$/;"	f	file:
lookup_lvalue_reference_type	gdb/gdbtypes.c	/^lookup_lvalue_reference_type (struct type *type)$/;"	f
lookup_mach_via_bfd_name	opcodes/epiphany-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/fr30-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/frv-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/ip2k-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/iq2000-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/lm32-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/m32c-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/m32r-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/mep-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/mt-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/or1k-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/xc16x-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	opcodes/xstormy16-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	sim/cris/cris-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_mach_via_bfd_name	sim/sh64/sh-desc.c	/^lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)$/;"	f	file:
lookup_macro	opcodes/mep-asm.c	/^lookup_macro (const char *name)$/;"	f	file:
lookup_mem_region	gdb/memattr.c	/^lookup_mem_region (CORE_ADDR addr)$/;"	f
lookup_memberptr_type	gdb/gdbtypes.c	/^lookup_memberptr_type (struct type *type, struct type *domain)$/;"	f
lookup_methodptr_type	gdb/gdbtypes.c	/^lookup_methodptr_type (struct type *to_type)$/;"	f
lookup_minimal_symbol	gdb/minsyms.c	/^lookup_minimal_symbol (const char *name, const char *sfile,$/;"	f
lookup_minimal_symbol_by_pc	gdb/minsyms.c	/^lookup_minimal_symbol_by_pc (CORE_ADDR pc)$/;"	f
lookup_minimal_symbol_by_pc_name	gdb/minsyms.c	/^lookup_minimal_symbol_by_pc_name (CORE_ADDR pc, const char *name,$/;"	f
lookup_minimal_symbol_by_pc_section	gdb/minsyms.c	/^lookup_minimal_symbol_by_pc_section (CORE_ADDR pc_in, struct obj_section *section,$/;"	f
lookup_minimal_symbol_demangled	gdb/minsyms.c	/^lookup_minimal_symbol_demangled (const lookup_name_info &lookup_name,$/;"	f	file:
lookup_minimal_symbol_mangled	gdb/minsyms.c	/^lookup_minimal_symbol_mangled (const char *lookup_name,$/;"	f	file:
lookup_minimal_symbol_solib_trampoline	gdb/minsyms.c	/^lookup_minimal_symbol_solib_trampoline (const char *name,$/;"	f
lookup_minimal_symbol_text	gdb/minsyms.c	/^lookup_minimal_symbol_text (const char *name, struct objfile *objf)$/;"	f
lookup_mips_cp0sel_name	opcodes/mips-dis.c	/^lookup_mips_cp0sel_name (const struct mips_cp0sel_name *names,$/;"	f	file:
lookup_module_scope	gdb/d-namespace.c	/^lookup_module_scope (const struct language_defn *langdef,$/;"	f	file:
lookup_msym_prefer	gdb/minsyms.h	/^enum class lookup_msym_prefer$/;"	c
lookup_name	gdb/symtab.h	/^  const std::string &lookup_name () const$/;"	f	class:final
lookup_name	gdb/symtab.h	/^  const std::string &lookup_name () const$/;"	f	struct:final
lookup_name	opcodes/sparc-opc.c	/^lookup_name (const arg *table, const char *name)$/;"	f	file:
lookup_name_info	gdb/symtab.h	/^  lookup_name_info (std::string name,$/;"	f	class:final
lookup_namespace_scope	gdb/cp-namespace.c	/^lookup_namespace_scope (const struct language_defn *langdef,$/;"	f	file:
lookup_o2r	opcodes/metag-dis.c	/^lookup_o2r (enum metag_unit unit, unsigned int number)$/;"	f	file:
lookup_objc_class	gdb/objc-lang.c	/^lookup_objc_class (struct gdbarch *gdbarch, const char *classname)$/;"	f
lookup_objfile_from_block	gdb/symtab.c	/^lookup_objfile_from_block (const struct block *block)$/;"	f
lookup_only_internalvar	gdb/value.c	/^lookup_only_internalvar (const char *name)$/;"	f
lookup_opcode	opcodes/d30v-dis.c	/^lookup_opcode (struct d30v_insn *insn, long num, int is_long)$/;"	f	file:
lookup_opencl_vector_type	gdb/opencl-lang.c	/^lookup_opencl_vector_type (struct gdbarch *gdbarch, enum type_code code,$/;"	f	file:
lookup_pair_reg_name	opcodes/metag-dis.c	/^lookup_pair_reg_name (unsigned int unit, unsigned int number)$/;"	f	file:
lookup_partial_symbol	gdb/psymtab.c	/^lookup_partial_symbol (struct objfile *objfile,$/;"	f	file:
lookup_pointer_type	gdb/gdbtypes.c	/^lookup_pointer_type (struct type *type)$/;"	f
lookup_powerpc	opcodes/ppc-dis.c	/^lookup_powerpc (uint64_t insn, ppc_cpu_t dialect)$/;"	f	file:
lookup_reference_type	gdb/gdbtypes.c	/^lookup_reference_type (struct type *type, enum type_code refcode)$/;"	f
lookup_reg	opcodes/metag-dis.c	/^lookup_reg (unsigned int unit, unsigned int number)$/;"	f	file:
lookup_reg_list	opcodes/metag-dis.c	/^lookup_reg_list (char *reg_buf, size_t buf_len, unsigned int reg_unit,$/;"	f	file:
lookup_reg_name	opcodes/metag-dis.c	/^lookup_reg_name (unsigned int unit, unsigned int number)$/;"	f	file:
lookup_regindex	opcodes/ia64-gen.c	/^lookup_regindex (const char *name, int specifier)$/;"	f	file:
lookup_rvalue_reference_type	gdb/gdbtypes.c	/^lookup_rvalue_reference_type (struct type *type)$/;"	f
lookup_scc_flags	opcodes/metag-dis.c	/^lookup_scc_flags (unsigned int code)$/;"	f	file:
lookup_signatured_type	gdb/dwarf2read.c	/^lookup_signatured_type (struct dwarf2_cu *cu, ULONGEST sig)$/;"	f	file:
lookup_signed_typename	gdb/gdbtypes.c	/^lookup_signed_typename (const struct language_defn *language,$/;"	f
lookup_solib_trampoline_symbol_by_pc	gdb/minsyms.c	/^lookup_solib_trampoline_symbol_by_pc (CORE_ADDR pc)$/;"	f	file:
lookup_spe2	opcodes/ppc-dis.c	/^lookup_spe2 (uint64_t insn)$/;"	f	file:
lookup_specifier	opcodes/ia64-gen.c	/^lookup_specifier (const char *name)$/;"	f	file:
lookup_static_symbol	gdb/symtab.c	/^lookup_static_symbol (const char *name, const domain_enum domain)$/;"	f
lookup_string_range_type	gdb/gdbtypes.c	/^lookup_string_range_type (struct type *string_char_type,$/;"	f
lookup_struct	gdb/gdbtypes.c	/^lookup_struct (const char *name, const struct block *block)$/;"	f
lookup_struct_elt_type	gdb/gdbtypes.c	/^lookup_struct_elt_type (struct type *type, const char *name, int noerr)$/;"	f
lookup_struct_typedef	gdb/objc-lang.c	/^lookup_struct_typedef (const char *name, const struct block *block, int noerr)$/;"	f
lookup_symbol	gdb/symfile.h	/^  struct compunit_symtab *(*lookup_symbol) (struct objfile *objfile,$/;"	m	struct:quick_symbol_functions	typeref:struct:quick_symbol_functions::lookup_symbol
lookup_symbol	gdb/symtab.c	/^lookup_symbol (const char *name, const struct block *block,$/;"	f
lookup_symbol_aux	gdb/symtab.c	/^lookup_symbol_aux (const char *name, symbol_name_match_type match_type,$/;"	f	file:
lookup_symbol_from_bfd	gdb/solib-darwin.c	/^lookup_symbol_from_bfd (bfd *abfd, const char *symname)$/;"	f	file:
lookup_symbol_global_iterator_cb	gdb/symtab.c	/^lookup_symbol_global_iterator_cb (struct objfile *objfile,$/;"	f	file:
lookup_symbol_in_block	gdb/symtab.c	/^lookup_symbol_in_block (const char *name, symbol_name_match_type match_type,$/;"	f
lookup_symbol_in_function_table	bfd/dwarf2.c	/^lookup_symbol_in_function_table (struct comp_unit *unit,$/;"	f	file:
lookup_symbol_in_language	gdb/symtab.c	/^lookup_symbol_in_language (const char *name, const struct block *block,$/;"	f
lookup_symbol_in_objfile	gdb/symtab.c	/^lookup_symbol_in_objfile (struct objfile *objfile, int block_index,$/;"	f	file:
lookup_symbol_in_objfile_from_linkage_name	gdb/symtab.c	/^lookup_symbol_in_objfile_from_linkage_name (struct objfile *objfile,$/;"	f	file:
lookup_symbol_in_objfile_symtabs	gdb/symtab.c	/^lookup_symbol_in_objfile_symtabs (struct objfile *objfile, int block_index,$/;"	f	file:
lookup_symbol_in_static_block	gdb/symtab.c	/^lookup_symbol_in_static_block (const char *name,$/;"	f
lookup_symbol_in_variable_table	bfd/dwarf2.c	/^lookup_symbol_in_variable_table (struct comp_unit *unit,$/;"	f	file:
lookup_symbol_search_name	gdb/symtab.c	/^lookup_symbol_search_name (const char *search_name, const struct block *block,$/;"	f
lookup_symbol_via_quick_fns	gdb/symtab.c	/^lookup_symbol_via_quick_fns (struct objfile *objfile, int block_index,$/;"	f	file:
lookup_symtab	gdb/symtab.c	/^lookup_symtab (const char *name)$/;"	f
lookup_table	gdb/mi/mi-cmds.c	/^lookup_table (const char *command)$/;"	f	file:
lookup_template_type	gdb/gdbtypes.c	/^lookup_template_type (char *name, struct type *type, $/;"	f
lookup_transparent_type	gdb/symtab.c	/^lookup_transparent_type (const char *name)$/;"	f
lookup_typedefs_function	gdb/testsuite/gdb.python/py-prettyprint.py	/^def lookup_typedefs_function (val):$/;"	f
lookup_typename	gdb/gdbtypes.c	/^lookup_typename (const struct language_defn *language,$/;"	f
lookup_union	gdb/gdbtypes.c	/^lookup_union (const char *name, const struct block *block)$/;"	f
lookup_unsigned_typename	gdb/gdbtypes.c	/^lookup_unsigned_typename (const struct language_defn *language,$/;"	f
lookup_value	opcodes/sparc-opc.c	/^lookup_value (const arg *table, int value)$/;"	f	file:
lookup_vle	opcodes/ppc-dis.c	/^lookup_vle (uint64_t insn)$/;"	f	file:
lookup_word	bfd/doc/chew.c	/^lookup_word (word)$/;"	f
loong_reloc_map	bfd/elfxx-loongarch.c	/^static const struct elf_reloc_map loong_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
loongarch-expedite	gdb/features/Makefile	/^loongarch-expedite = r3,pc$/;"	m
loongarch-feature	gdb/features/Makefile	/^loongarch-feature = 1$/;"	m
loongarch_128vec_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_128vec_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_256vec_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_256vec_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_4opt_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_4opt_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_ASEs	opcodes/loongarch-opc.c	/^struct loongarch_ase loongarch_ASEs[] = {$/;"	v	typeref:struct:loongarch_ase
loongarch_ASEs_option	include/opcode/loongarch.h	/^extern struct loongarch_ASEs_option$/;"	s
loongarch_ase	include/opcode/loongarch.h	/^struct loongarch_ase$/;"	s
loongarch_bits_imm_needed	opcodes/loongarch-coder.c	/^loongarch_bits_imm_needed (int64_t imm, int si)$/;"	f
loongarch_breakpoint	gdb/loongarch-tdep.c	/^typedef BP_MANIPULATION (loongarch_default_breakpoint) loongarch_breakpoint;$/;"	t	file:
loongarch_c_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_c_disname = NULL;$/;"	v	file:
loongarch_c_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_c_normal_name[8] =$/;"	v
loongarch_cat_splited_strs	opcodes/loongarch-coder.c	/^loongarch_cat_splited_strs (const char *arg_strs[])$/;"	f
loongarch_check_format	opcodes/loongarch-coder.c	/^loongarch_check_format (const char *format)$/;"	f
loongarch_check_macro	opcodes/loongarch-coder.c	/^loongarch_check_macro (const char *format, const char *macro)$/;"	f
loongarch_convert_register_p	gdb/loongarch-tdep.c	/^loongarch_convert_register_p (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_cpucfg	gdb/arch/loongarch-linux-nat.h	/^loongarch_cpucfg (uint64_t rj)$/;"	f
loongarch_cpucfg_may_ptrace	gdb/arch/loongarch-linux-nat.c	/^loongarch_cpucfg_may_ptrace (uint64_t rj, int tid)$/;"	f	file:
loongarch_cr_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_cr_disname = NULL;$/;"	v	file:
loongarch_cr_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_cr_normal_name[4] =$/;"	v
loongarch_create_target_description	gdb/arch/loongarch.c	/^loongarch_create_target_description (int rlen, int fpu32, int fpu64, int lbt,$/;"	f
loongarch_deal_with_atomic_sequence	gdb/loongarch-tdep.c	/^loongarch_deal_with_atomic_sequence (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
loongarch_debug	gdb/arch/loongarch.c	/^unsigned int loongarch_debug = 0;$/;"	v
loongarch_decode_imm	opcodes/loongarch-coder.c	/^loongarch_decode_imm (const char *bit_field, insn_t insn, int si)$/;"	f
loongarch_default_breakpoint	gdb/loongarch-tdep.c	/^constexpr gdb_byte loongarch_default_breakpoint[] = {0x05, 0x00, 0x2a, 0x00};$/;"	v
loongarch_disassemble_one	opcodes/loongarch-dis.c	/^loongarch_disassemble_one (int64_t pc, insn_t insn,$/;"	f
loongarch_dummy_id	gdb/loongarch-tdep.c	/^loongarch_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
loongarch_dump_reloc_record	bfd/elfnn-loongarch.c	/^loongarch_dump_reloc_record (void (*p) (const char *fmt, ...))$/;"	f	file:
loongarch_dwarf2_reg_to_regnum	gdb/loongarch-tdep.c	/^loongarch_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
loongarch_elf_adjust_dynamic_symbol	bfd/elfnn-loongarch.c	/^loongarch_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
loongarch_elf_append_rela	bfd/elfnn-loongarch.c	/^loongarch_elf_append_rela (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f	file:
loongarch_elf_check_relocs	bfd/elfnn-loongarch.c	/^loongarch_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
loongarch_elf_copy_indirect_symbol	bfd/elfnn-loongarch.c	/^loongarch_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
loongarch_elf_cpucfgregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_cpucfgregset = {$/;"	v	typeref:struct:regset
loongarch_elf_create_dynamic_sections	bfd/elfnn-loongarch.c	/^loongarch_elf_create_dynamic_sections (bfd *dynobj,$/;"	f	file:
loongarch_elf_create_got_section	bfd/elfnn-loongarch.c	/^loongarch_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
loongarch_elf_finish_dynamic_sections	bfd/elfnn-loongarch.c	/^loongarch_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
loongarch_elf_finish_dynamic_symbol	bfd/elfnn-loongarch.c	/^loongarch_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
loongarch_elf_fpregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_fpregset = {$/;"	v	typeref:struct:regset
loongarch_elf_fpregset_t	gdb/loongarch-linux-tdep.h	/^typedef uint64_t loongarch_elf_fpregset_t[ELF_NFPREG];$/;"	t
loongarch_elf_gc_mark_hook	bfd/elfnn-loongarch.c	/^loongarch_elf_gc_mark_hook (asection *sec,$/;"	f	file:
loongarch_elf_gregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_gregset = {$/;"	v	typeref:struct:regset
loongarch_elf_gregset_t	gdb/loongarch-linux-tdep.h	/^typedef uint64_t loongarch_elf_gregset_t[ELF_NGREG];$/;"	t
loongarch_elf_grok_prstatus	bfd/elfnn-loongarch.c	/^loongarch_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
loongarch_elf_grok_psinfo	bfd/elfnn-loongarch.c	/^loongarch_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
loongarch_elf_hash_entry	bfd/elfnn-loongarch.c	36;"	d	file:
loongarch_elf_hash_table	bfd/elfnn-loongarch.c	81;"	d	file:
loongarch_elf_lasxregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_lasxregset = {$/;"	v	typeref:struct:regset
loongarch_elf_lasxregset_t	gdb/loongarch-linux-tdep.h	/^typedef uint64_t loongarch_elf_lasxregset_t[32 * 4];$/;"	t
loongarch_elf_lbtregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_lbtregset = {$/;"	v	typeref:struct:regset
loongarch_elf_lbtregset_t	gdb/loongarch-linux-tdep.h	/^typedef uint64_t loongarch_elf_lbtregset_t[5];$/;"	t
loongarch_elf_link_hash_entry	bfd/elfnn-loongarch.c	/^struct loongarch_elf_link_hash_entry$/;"	s	file:
loongarch_elf_link_hash_table	bfd/elfnn-loongarch.c	/^struct loongarch_elf_link_hash_table$/;"	s	file:
loongarch_elf_link_hash_table_create	bfd/elfnn-loongarch.c	/^loongarch_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
loongarch_elf_lsxregset	gdb/loongarch-linux-tdep.c	/^const struct regset loongarch_elf_lsxregset = {$/;"	v	typeref:struct:regset
loongarch_elf_lsxregset_t	gdb/loongarch-linux-tdep.h	/^typedef uint64_t loongarch_elf_lsxregset_t[32 * 2];$/;"	t
loongarch_elf_object_p	bfd/elfnn-loongarch.c	/^loongarch_elf_object_p (bfd *abfd)$/;"	f	file:
loongarch_elf_plt_sym_val	bfd/elfnn-loongarch.c	/^loongarch_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
loongarch_elf_record_tls_and_got_reference	bfd/elfnn-loongarch.c	/^loongarch_elf_record_tls_and_got_reference (bfd *abfd,$/;"	f	file:
loongarch_elf_relocate_section	bfd/elfnn-loongarch.c	/^loongarch_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
loongarch_elf_rtype_to_howto	bfd/elfxx-loongarch.c	/^loongarch_elf_rtype_to_howto (unsigned int r_type)$/;"	f
loongarch_elf_size_dynamic_sections	bfd/elfnn-loongarch.c	/^loongarch_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
loongarch_eliminate_adjacent_repeat_char	opcodes/loongarch-coder.c	/^loongarch_eliminate_adjacent_repeat_char (char *dest, char c)$/;"	f
loongarch_encode_imm	opcodes/loongarch-coder.c	/^loongarch_encode_imm (const char *bit_field, int32_t imm)$/;"	f	file:
loongarch_expand_macro	opcodes/loongarch-coder.c	/^loongarch_expand_macro (const char *macro, const char * const arg_strs[],$/;"	f
loongarch_expand_macro_with_format_map	opcodes/loongarch-coder.c	/^loongarch_expand_macro_with_format_map (const char *format, const char *macro,$/;"	f
loongarch_expedite_regs	gdb/arch/loongarch.c	/^const char *loongarch_expedite_regs[] = {"r3", "pc", NULL};$/;"	v
loongarch_f_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_f_disname = NULL;$/;"	v	file:
loongarch_f_lp64_name	opcodes/loongarch-opc.c	/^const char * const loongarch_f_lp64_name[32] =$/;"	v
loongarch_f_lp64_name1	opcodes/loongarch-opc.c	/^const char * const loongarch_f_lp64_name1[32] =$/;"	v
loongarch_f_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_f_normal_name[32] =$/;"	v
loongarch_fetch_instruction	gdb/loongarch-tdep.c	/^loongarch_fetch_instruction (CORE_ADDR addr, int *errp)$/;"	f	file:
loongarch_fetch_regs	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::loongarch_fetch_regs (struct regcache *regcache, int regno)$/;"	f	class:loongarch_linux_nat_target
loongarch_fill_elf_cpucfgregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_cpucfgregset (const struct regset *r,$/;"	f	file:
loongarch_fill_elf_fpregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_fpregset (const struct regset *r,$/;"	f	file:
loongarch_fill_elf_gregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_gregset (const struct regset *r,$/;"	f	file:
loongarch_fill_elf_lasxregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_lasxregset (const struct regset *r,$/;"	f	file:
loongarch_fill_elf_lbtregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_lbtregset (const struct regset *r,$/;"	f	file:
loongarch_fill_elf_lsxregset	gdb/loongarch-linux-tdep.c	/^loongarch_fill_elf_lsxregset (const struct regset *r,$/;"	f	file:
loongarch_finish_dyn	bfd/elfnn-loongarch.c	/^loongarch_finish_dyn (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
loongarch_fix_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_fix_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_float_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_float_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_foreach_args	opcodes/loongarch-coder.c	/^loongarch_foreach_args (const char *format, const char *arg_strs[],$/;"	f
loongarch_fp_regnum_refers_to_lsx_lasx_p	gdb/loongarch-tdep.c	/^loongarch_fp_regnum_refers_to_lsx_lasx_p (struct gdbarch *gdbarch, int regnum, struct type *type)$/;"	f	file:
loongarch_frame_align	gdb/loongarch-tdep.c	/^loongarch_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
loongarch_frame_cache	gdb/loongarch-tdep.c	/^loongarch_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
loongarch_frame_prev_register	gdb/loongarch-tdep.c	/^loongarch_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
loongarch_frame_this_id	gdb/loongarch-tdep.c	/^loongarch_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
loongarch_frame_unwind	gdb/loongarch-tdep.c	/^static const struct frame_unwind loongarch_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
loongarch_gcc_target_options	gdb/loongarch-tdep.c	/^loongarch_gcc_target_options (struct gdbarch *gdbarch)$/;"	f	file:
loongarch_gdbarch_init	gdb/loongarch-tdep.c	/^loongarch_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
loongarch_get_base_target_description	gdb/arch/loongarch.c	/^loongarch_get_base_target_description (int rlen)$/;"	f
loongarch_get_bit_field_width	opcodes/loongarch-coder.c	/^loongarch_get_bit_field_width (const char *bit_field, char **end)$/;"	f
loongarch_info_to_howto_rela	bfd/elfnn-loongarch.c	/^loongarch_info_to_howto_rela (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
loongarch_insn	gdb/loongarch-tdep.c	/^       uint32_t loongarch_insn;                 \/* Insn to be recorded.              *\/$/;"	m	struct:insn_decode_record_t	file:
loongarch_insn_is_branch	gdb/loongarch-tdep.c	/^loongarch_insn_is_branch (insn_t insn)$/;"	f	file:
loongarch_insn_is_branch_and_must_branch	gdb/loongarch-tdep.c	/^loongarch_insn_is_branch_and_must_branch (insn_t insn)$/;"	f	file:
loongarch_insn_length	opcodes/loongarch-opc.c	/^size_t loongarch_insn_length (insn_t insn)$/;"	f
loongarch_jmp_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_jmp_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_linux_core_read_description	gdb/loongarch-linux-tdep.c	/^loongarch_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_linux_get_syscall_number	gdb/loongarch-linux-tdep.c	/^loongarch_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_linux_init_abi	gdb/loongarch-linux-tdep.c	/^loongarch_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
loongarch_linux_iterate_over_regset_sections	gdb/loongarch-linux-tdep.c	/^loongarch_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_linux_lp64_rt_sigframe	gdb/loongarch-linux-tdep.c	/^static const struct tramp_frame loongarch_linux_lp64_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
loongarch_linux_lp64_sigframe_init	gdb/loongarch-linux-tdep.c	/^loongarch_linux_lp64_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
loongarch_linux_read_description_runtime	gdb/arch/loongarch-linux-nat.c	/^loongarch_linux_read_description_runtime (int tid)$/;"	f
loongarch_linux_read_watch_registers	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_read_watch_registers (long lwpid,$/;"	f
loongarch_linux_syscall_next_pc	gdb/loongarch-linux-tdep.c	/^loongarch_linux_syscall_next_pc (struct frame_info *frame)$/;"	f	file:
loongarch_linux_syscall_record	gdb/loongarch-linux-tdep.c	/^loongarch_linux_syscall_record (struct regcache *regcache, unsigned long svc_number)$/;"	f	file:
loongarch_linux_watch_get_addr	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_addr (struct pt_watch_regs *regs, int n)$/;"	f
loongarch_linux_watch_get_irw	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_irw (struct pt_watch_regs *regs, int n)$/;"	f
loongarch_linux_watch_get_irwmask	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_irwmask (struct pt_watch_regs *regs, int n)$/;"	f
loongarch_linux_watch_get_irwstat	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_irwstat (struct pt_watch_regs *regs, int n)$/;"	f
loongarch_linux_watch_get_mask	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_mask (struct pt_watch_regs *regs, int n)$/;"	f
loongarch_linux_watch_get_num_valid	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_get_num_valid (struct pt_watch_regs *regs)$/;"	f
loongarch_linux_watch_populate_regs	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_populate_regs (struct loongarch_watchpoint *current_watches,$/;"	f
loongarch_linux_watch_set_addr	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_set_addr (struct pt_watch_regs *regs, int n,$/;"	f
loongarch_linux_watch_set_irw	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_set_irw (struct pt_watch_regs *regs, int n,$/;"	f
loongarch_linux_watch_set_mask	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_set_mask (struct pt_watch_regs *regs, int n,$/;"	f
loongarch_linux_watch_try_one_watch	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_try_one_watch (struct pt_watch_regs *regs,$/;"	f
loongarch_linux_watch_type_to_irw	gdb/nat/loongarch-linux-watch.c	/^loongarch_linux_watch_type_to_irw (enum target_hw_bp_type type)$/;"	f
loongarch_lmm_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_lmm_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_load_store_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_load_store_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_macro_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_macro_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_make_plt_entry	bfd/elfnn-loongarch.c	/^loongarch_make_plt_entry (bfd_vma got_plt_entry_addr,$/;"	f	file:
loongarch_make_plt_header	bfd/elfnn-loongarch.c	/^loongarch_make_plt_header (bfd_vma got_plt_addr,$/;"	f	file:
loongarch_mem_r	gdb/loongarch-tdep.c	/^struct loongarch_mem_r$/;"	s	file:
loongarch_mems	gdb/loongarch-tdep.c	/^       struct loongarch_mem_r *loongarch_mems;  \/* Memory locations to be recorded.  *\/$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::loongarch_mem_r	file:
loongarch_next_pc_if_branch	gdb/loongarch-tdep.c	/^loongarch_next_pc_if_branch (struct regcache *regcache, CORE_ADDR cur_pc, insn_t insn)$/;"	f	file:
loongarch_opcode	include/opcode/loongarch.h	/^struct loongarch_opcode$/;"	s
loongarch_opcode_mask_bit	gdb/arch/loongarch-insn.h	/^enum loongarch_opcode_mask_bit$/;"	g
loongarch_opcodes	gdb/arch/loongarch-insn.h	/^enum loongarch_opcodes$/;"	g
loongarch_parse_dis_options	opcodes/loongarch-dis.c	/^loongarch_parse_dis_options (const char *opts_in)$/;"	f
loongarch_parse_format	opcodes/loongarch-coder.c	/^loongarch_parse_format (const char *format,$/;"	f	file:
loongarch_pop	bfd/elfnn-loongarch.c	/^loongarch_pop (int64_t *val)$/;"	f	file:
loongarch_print_all_r_registers	gdb/loongarch-tdep.c	/^loongarch_print_all_r_registers (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
loongarch_print_fp_register	gdb/loongarch-tdep.c	/^loongarch_print_fp_register (struct ui_file *file, struct frame_info *frame,$/;"	f	file:
loongarch_print_registers_info	gdb/loongarch-tdep.c	/^loongarch_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
loongarch_privilege_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_privilege_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_process_record	gdb/loongarch-tdep.c	/^int loongarch_process_record (struct gdbarch *gdbarch, struct regcache *regcache, CORE_ADDR insn_addr)$/;"	f
loongarch_push	bfd/elfnn-loongarch.c	/^loongarch_push (int64_t val)$/;"	f	file:
loongarch_r_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_r_disname = NULL;$/;"	v	file:
loongarch_r_lp64_name	opcodes/loongarch-opc.c	/^const char * const loongarch_r_lp64_name[32] =$/;"	v
loongarch_r_lp64_name1	opcodes/loongarch-opc.c	/^const char * const loongarch_r_lp64_name1[32] =$/;"	v
loongarch_r_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_r_normal_name[32] =$/;"	v
loongarch_record_am_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_am_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_cf_process_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_cf_process_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_cond_load_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_cond_load_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_cond_store_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_cond_store_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_data_process_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_data_process_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_decode_insn_handler	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_decode_insn_handler(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_fcsr_process_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_fcsr_process_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_float_data_process_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_float_data_process_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_float_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_float_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_jump_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_jump_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_nop_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_nop_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_one_reloc	bfd/elfnn-loongarch.c	/^loongarch_record_one_reloc (bfd *abfd, asection *section, int r_type,$/;"	f	file:
loongarch_record_read_time_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_read_time_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_record_result	gdb/loongarch-tdep.c	/^enum loongarch_record_result$/;"	g	file:
loongarch_record_store_insn_record	gdb/loongarch-tdep.c	/^static unsigned int loongarch_record_store_insn_record(insn_decode_record *loongarch_insn_r){$/;"	f	file:
loongarch_register_name	gdb/loongarch-tdep.c	/^loongarch_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
loongarch_register_reggroup_p	gdb/loongarch-tdep.c	/^loongarch_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
loongarch_register_to_value	gdb/loongarch-tdep.c	/^loongarch_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
loongarch_regs	gdb/loongarch-tdep.c	/^       uint32_t *loongarch_regs;                \/* Registers to be recorded.         *\/$/;"	m	struct:insn_decode_record_t	file:
loongarch_reloc_name_lookup	bfd/elfxx-loongarch.c	/^loongarch_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f
loongarch_reloc_type_class	bfd/elfnn-loongarch.c	/^loongarch_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
loongarch_reloc_type_lookup	bfd/elfxx-loongarch.c	/^loongarch_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f
loongarch_rlen	gdb/loongarch-tdep.c	/^loongarch_rlen (struct gdbarch *gdbarch)$/;"	f	file:
loongarch_scan_prologue	gdb/loongarch-tdep.c	/^loongarch_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_show_dr	gdb/loongarch-linux-nat.c	/^loongarch_show_dr (const char *func, CORE_ADDR addr,$/;"	f	file:
loongarch_skip_prologue	gdb/loongarch-tdep.c	/^loongarch_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
loongarch_software_single_step	gdb/loongarch-tdep.c	/^loongarch_software_single_step (struct regcache *regcache)$/;"	f
loongarch_split_args_by_comma	opcodes/loongarch-coder.c	/^loongarch_split_args_by_comma (char *args, const char * arg_strs[])$/;"	f
loongarch_store_regs	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::loongarch_store_regs (struct regcache *regcache, int regno)$/;"	f	class:loongarch_linux_nat_target
loongarch_supply_elf_cpucfgregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_cpucfgregset (const struct regset *r,$/;"	f	file:
loongarch_supply_elf_fpregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_fpregset (const struct regset *r,$/;"	f	file:
loongarch_supply_elf_gregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_gregset (const struct regset *r,$/;"	f	file:
loongarch_supply_elf_lasxregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_lasxregset (const struct regset *r,$/;"	f	file:
loongarch_supply_elf_lbtregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_lbtregset (const struct regset *r,$/;"	f	file:
loongarch_supply_elf_lsxregset	gdb/loongarch-linux-tdep.c	/^loongarch_supply_elf_lsxregset (const struct regset *r,$/;"	f	file:
loongarch_sym_name	bfd/elfnn-loongarch.c	/^loongarch_sym_name (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
loongarch_syscall_record	gdb/loongarch-tdep.h	/^  int (*loongarch_syscall_record) (struct regcache *regcache, unsigned long svc_number);$/;"	m	struct:gdbarch_tdep
loongarch_test_opcodes	opcodes/loongarch-opc.c	/^static struct loongarch_opcode loongarch_test_opcodes[] = {$/;"	v	typeref:struct:loongarch_opcode	file:
loongarch_top	bfd/elfnn-loongarch.c	/^loongarch_top (int64_t *val)$/;"	f	file:
loongarch_unwind_pc	gdb/loongarch-tdep.c	/^loongarch_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
loongarch_unwind_sp	gdb/loongarch-tdep.c	/^loongarch_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
loongarch_v_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_v_disname = NULL;$/;"	v	file:
loongarch_v_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_v_normal_name[32] =$/;"	v
loongarch_value_to_register	gdb/loongarch-tdep.c	/^loongarch_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
loongarch_watchpoint	gdb/nat/loongarch-linux-watch.h	/^struct loongarch_watchpoint$/;"	s
loongarch_x_disname	opcodes/loongarch-dis.c	/^static const char * const *loongarch_x_disname = NULL;$/;"	v	file:
loongarch_x_normal_name	opcodes/loongarch-opc.c	/^const char * const loongarch_x_normal_name[32] =$/;"	v
loongarch_xfer_reg_part	gdb/loongarch-tdep.c	/^loongarch_xfer_reg_part (struct regcache *regcache, int reg_num,$/;"	f	file:
loongarch_xlp32lp64_push_dummy_call	gdb/loongarch-tdep.c	/^loongarch_xlp32lp64_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
loongarch_xlp32lp64_return_value	gdb/loongarch-tdep.c	/^loongarch_xlp32lp64_return_value (struct gdbarch *gdbarch,$/;"	f	file:
loooooooooooooooooooooooooooooooooooooooooooooong	gdb/testsuite/gdb.cp/static-print-quit.cc	/^    int loooooooooooooooooooooooooooooooooooooooooooooong;$/;"	m	class:C	file:
loooooooooooooooooooooooooooooooooooooooooooooong	gdb/testsuite/gdb.cp/static-print-quit.cc	/^    int loooooooooooooooooooooooooooooooooooooooooooooong;$/;"	m	class:D	file:
loop	gdb/testsuite/gdb.base/watch_thread_num.c	/^loop (void)$/;"	f
loop	gdb/testsuite/gdb.btrace/instruction_history.S	/^loop:$/;"	l
loop	sim/testsuite/frv-elf/grloop.s	/^loop:	$/;"	l
loop	sim/testsuite/sim/m32c/blinky.s	/^loop:$/;"	l
loop1	sim/testsuite/sim/bfin/dotproduct2.s	/^loop1:  A1 += R0.H * R1.H, A0 += R0.L * R1.L || R0 = [ I0 ++ ] || R1 = [ I1 ++ ];$/;"	l
loop1	sim/testsuite/sim/bfin/double_prec_mult.s	/^loop1:$/;"	l
loop1	sim/testsuite/sim/sh/loop.s	/^loop1:$/;"	l
loop1e	sim/testsuite/sim/sh/loop.s	/^loop1e:$/;"	l
loop1end	sim/testsuite/sim/bfin/double_prec_mult.s	/^loop1end:$/;"	l
loop2	sim/testsuite/sim/sh/loop.s	/^loop2:$/;"	l
loop2e	sim/testsuite/sim/sh/loop.s	/^loop2e:$/;"	l
loop3	sim/testsuite/sim/sh/loop.s	/^loop3:$/;"	l
loop3e	sim/testsuite/sim/sh/loop.s	/^loop3e:$/;"	l
loop4	sim/testsuite/sim/sh/loop.s	/^loop4:$/;"	l
loop4e	sim/testsuite/sim/sh/loop.s	/^loop4e:$/;"	l
loop5	sim/testsuite/sim/sh/loop.s	/^loop5:$/;"	l
loop5e	sim/testsuite/sim/sh/loop.s	/^loop5e:$/;"	l
loop_bounds	sim/sh/interp.c	/^struct loop_bounds { unsigned char *start, *end; };$/;"	s	file:
loop_broke	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^loop_broke (void)$/;"	f
loop_count	gdb/testsuite/gdb.base/call-ar-st.c	/^void loop_count () {$/;"	f
loop_count	gdb/testsuite/gdb.base/call-rt-st.c	/^void loop_count () {$/;"	f
loop_in_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^loop_in_prologue:$/;"	l
loop_jcxz_flag	opcodes/i386-dis.c	485;"	d	file:
loop_jcxz_mode	opcodes/i386-dis.c	/^  loop_jcxz_mode,$/;"	e	enum:__anon42	file:
loop_n_e	sim/testsuite/sim/sh/loop.s	/^loop_n_e:$/;"	l
loop_prim_n_bytes	opcodes/s12z-dis.c	/^loop_prim_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
loop_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^loop_tests:$/;"	l
loop_thread	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^pthread_t loop_thread[THREADS];$/;"	v
loop_thread	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^pthread_t loop_thread[THREADS];$/;"	v
loopn	sim/testsuite/sim/sh/loop.s	/^loopn:$/;"	l
lop	include/opcode/convex.h	/^char *lop[] = {$/;"	v
lop_stab_symbol	bfd/mmo.c	/^    char *lop_stab_symbol;$/;"	m	struct:mmo_data_struct	file:
lor	intl/plural-exp.h	/^    lor,			\/* Logical OR.  *\/$/;"	e	enum:expression::operator
lose	include/opcode/cris.h	/^  unsigned int lose;$/;"	m	struct:cris_opcode
lose	include/opcode/mmix.h	/^   unsigned long lose;$/;"	m	struct:mmix_opcode
lose	include/opcode/sparc.h	/^  unsigned long lose;	\/* Bits that must not be set.  *\/$/;"	m	struct:sparc_opcode
low	bfd/dwarf2.c	/^  bfd_vma low;$/;"	m	struct:arange	file:
low	bfd/elf32-score.c	/^  struct elf_link_hash_entry *low;$/;"	m	struct:score_elf_hash_sort_data	typeref:struct:score_elf_hash_sort_data::elf_link_hash_entry	file:
low	bfd/elf32-score7.c	/^  struct elf_link_hash_entry *low;$/;"	m	struct:score_elf_hash_sort_data	typeref:struct:score_elf_hash_sort_data::elf_link_hash_entry	file:
low	bfd/elfxx-mips.c	/^  struct elf_link_hash_entry *low;$/;"	m	struct:mips_elf_hash_sort_data	typeref:struct:mips_elf_hash_sort_data::elf_link_hash_entry	file:
low	bfd/tekhex.c	/^  bfd_vma low;$/;"	m	struct:__anon1030	file:
low	bfd/vms-alpha.c	/^  bfd_vma low;$/;"	m	struct:funcinfo	file:
low	bfd/vms-alpha.c	/^  bfd_vma low;$/;"	m	struct:module	file:
low	gdb/gdbtypes.h	/^  struct dynamic_prop low;$/;"	m	struct:range_bounds	typeref:struct:range_bounds::dynamic_prop
low	include/hp-symtab.h	/^  CORE_ADDR     low;$/;"	m	struct:quick_alias
low	sim/mn10300/mn10300_sim.h	/^  uint32 low, high;$/;"	m	struct:__anon798
lowWordToU64	sim/aarch64/simulator.c	13071;"	d	file:
low_	readline/examples/readlinebuf.h	/^	int low_;$/;"	m	class:readlinebuf
low_addr	bfd/dwarf2.c	/^  bfd_vma		low_addr;$/;"	m	struct:lookup_funcinfo	file:
low_delete_thread	gdb/arm-linux-nat.c	/^arm_linux_nat_target::low_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f	class:arm_linux_nat_target
low_delete_thread	gdb/linux-nat.h	/^  virtual void low_delete_thread (struct arch_lwp_info *lp)$/;"	f	class:linux_nat_target
low_delete_thread	gdb/s390-linux-nat.c	/^s390_linux_nat_target::low_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f	class:s390_linux_nat_target
low_first	include/opcode/tic6x.h	/^  unsigned short low_first;$/;"	m	struct:__anon1314
low_forget_process	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::low_forget_process (pid_t pid)$/;"	f	class:aarch64_linux_nat_target
low_forget_process	gdb/arm-linux-nat.c	/^arm_linux_nat_target::low_forget_process (pid_t pid)$/;"	f	class:arm_linux_nat_target
low_forget_process	gdb/linux-nat.h	/^  virtual void low_forget_process (pid_t pid)$/;"	f	class:linux_nat_target
low_forget_process	gdb/s390-linux-nat.c	/^s390_linux_nat_target::low_forget_process (pid_t pid)$/;"	f	class:s390_linux_nat_target
low_last	include/opcode/tic6x.h	/^  unsigned short low_last;$/;"	m	struct:__anon1314
low_new_fork	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::low_new_fork (struct lwp_info *parent,$/;"	f	class:aarch64_linux_nat_target
low_new_fork	gdb/arm-linux-nat.c	/^arm_linux_nat_target::low_new_fork (struct lwp_info *parent, pid_t child_pid)$/;"	f	class:arm_linux_nat_target
low_new_fork	gdb/linux-nat.h	/^  virtual void low_new_fork (struct lwp_info *parent, pid_t child_pid)$/;"	f	class:linux_nat_target
low_new_fork	gdb/s390-linux-nat.c	/^s390_linux_nat_target::low_new_fork (struct lwp_info *parent, pid_t child_pid)$/;"	f	class:s390_linux_nat_target
low_new_fork	gdb/x86-linux-nat.c	/^x86_linux_nat_target::low_new_fork (struct lwp_info *parent, pid_t child_pid)$/;"	f	class:x86_linux_nat_target
low_new_thread	gdb/arm-linux-nat.c	/^arm_linux_nat_target::low_new_thread (struct lwp_info *lp)$/;"	f	class:arm_linux_nat_target
low_new_thread	gdb/linux-nat.h	/^  virtual void low_new_thread (struct lwp_info *)$/;"	f	class:linux_nat_target
low_new_thread	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::low_new_thread (struct lwp_info *lp)$/;"	f	class:loongarch_linux_nat_target
low_new_thread	gdb/mips-linux-nat.c	/^mips_linux_nat_target::low_new_thread (struct lwp_info *lp)$/;"	f	class:mips_linux_nat_target
low_new_thread	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::low_new_thread (struct lwp_info *lp)$/;"	f	class:ppc_linux_nat_target
low_new_thread	gdb/s390-linux-nat.c	/^s390_linux_nat_target::low_new_thread (struct lwp_info *lp)$/;"	f	class:s390_linux_nat_target
low_pc	bfd/dwarf1.c	/^  unsigned long low_pc;$/;"	m	struct:die_info	file:
low_pc	bfd/dwarf1.c	/^  unsigned long low_pc;$/;"	m	struct:dwarf1_func	file:
low_pc	bfd/dwarf1.c	/^  unsigned long low_pc;$/;"	m	struct:dwarf1_unit	file:
low_pc	bfd/dwarf2.c	/^  bfd_vma		low_pc;$/;"	m	struct:line_sequence	file:
low_pos	include/opcode/tic6x.h	/^  unsigned short low_pos; $/;"	m	struct:__anon1306
low_prepare_to_resume	gdb/arm-linux-nat.c	/^arm_linux_nat_target::low_prepare_to_resume (struct lwp_info *lwp)$/;"	f	class:arm_linux_nat_target
low_prepare_to_resume	gdb/linux-nat.h	/^  virtual void low_prepare_to_resume (struct lwp_info *)$/;"	f	class:linux_nat_target
low_prepare_to_resume	gdb/s390-linux-nat.c	/^s390_linux_nat_target::low_prepare_to_resume (struct lwp_info *lp)$/;"	f	class:s390_linux_nat_target
low_resume	gdb/i386-linux-nat.c	/^i386_linux_nat_target::low_resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:i386_linux_nat_target
low_resume	gdb/linux-nat.h	/^  virtual void low_resume (ptid_t ptid, int step, enum gdb_signal sig)$/;"	f	class:linux_nat_target
low_siginfo_fixup	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::low_siginfo_fixup (siginfo_t *native, gdb_byte *inf,$/;"	f	class:aarch64_linux_nat_target
low_siginfo_fixup	gdb/amd64-linux-nat.c	/^amd64_linux_nat_target::low_siginfo_fixup (siginfo_t *ptrace,$/;"	f	class:amd64_linux_nat_target
low_siginfo_fixup	gdb/linux-nat.h	/^  virtual bool low_siginfo_fixup (siginfo_t *ptrace, gdb_byte *inf,$/;"	f	class:linux_nat_target
low_sign_extend	bfd/libhppa.h	/^low_sign_extend (int x, int len)$/;"	f
low_sign_unext	bfd/libhppa.h	/^low_sign_unext (int x, int len)$/;"	f
low_status_is_event	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::low_status_is_event (int status)$/;"	f	class:ia64_linux_nat_target
low_status_is_event	gdb/linux-nat.c	/^linux_nat_target::low_status_is_event (int status)$/;"	f	class:linux_nat_target
low_stopped_by_watchpoint	gdb/linux-nat.h	/^  virtual bool low_stopped_by_watchpoint ()$/;"	f	class:linux_nat_target
low_stopped_data_address	gdb/linux-nat.h	/^  virtual bool low_stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:linux_nat_target
lowaddr	include/hp-symtab.h	/^  CORE_ADDR lowaddr;           \/* lowest address of function   *\/$/;"	m	struct:dntt_type_doc_function
lowaddr	include/hp-symtab.h	/^  CORE_ADDR lowaddr;$/;"	m	struct:dntt_type_function
lowbound	include/hp-symtab.h	/^  int lowbound;$/;"	m	struct:dntt_type_subrange
lower	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^lower (int *a, int *b, int *c, int *d, int len)$/;"	f
lower	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^lower (int * p, int * a, int * b, int * c, int * d, int len)$/;"	f
lower	sim/arm/maverick.c	/^  } lower;$/;"	m	struct:maverick_regs	typeref:union:maverick_regs::__anon782	file:
lower	sim/arm/wrapper.c	/^  } lower;$/;"	m	struct:maverick_regs	typeref:union:maverick_regs::__anon785	file:
lower	sim/common/sim-arange.h	/^  struct _addr_range_tree *lower;$/;"	m	struct:_addr_range_tree	typeref:struct:_addr_range_tree::_addr_range_tree
lowest	gdb/symfile.c	/^  CORE_ADDR lowest;$/;"	m	struct:place_section_arg	file:
lowest_closed_fd	gdb/target.c	/^static int lowest_closed_fd;$/;"	v	file:
lowest_pc	gdb/aarch64-tdep.h	/^  CORE_ADDR lowest_pc;$/;"	m	struct:gdbarch_tdep
lowest_pc	gdb/arm-tdep.h	/^  CORE_ADDR lowest_pc;		\/* Lowest address at which instructions $/;"	m	struct:gdbarch_tdep
lowest_sp	sim/m32c/reg.c	/^static int highest_sp = 0, lowest_sp = 0xffffff;$/;"	v	file:
lowest_sp	sim/rx/reg.c	/^static int highest_sp = 0, lowest_sp = 0xffffff;$/;"	v	file:
lowest_text_address	gdb/dbxread.c	/^static CORE_ADDR lowest_text_address;$/;"	v	file:
lowhex	gdb/stubs/sh-stub.c	/^char lowhex(int  x)$/;"	f
lowpc	gdb/dwarf2read.c	/^    CORE_ADDR lowpc = 0;$/;"	m	struct:allocate_on_obstack	file:
lowscope	include/hp-symtab.h	/^  sltpointer      lowscope;	\/* beginning of defined scope   *\/$/;"	m	struct:quick_class
lp	bfd/vms-alpha.c	/^  struct vector_type lp;	\/* Vector of bfd_vma.  *\/$/;"	m	struct:alpha_vms_shlib_el	typeref:struct:alpha_vms_shlib_el::vector_type	file:
lp	gdb/testsuite/gdb.base/funcargs.c	/^long *lp = &l;$/;"	v
lp	opcodes/s12z-dis.c	/^struct lp$/;"	s	file:
lp_1	include/vms/egst.h	/^  unsigned char lp_1[8];$/;"	m	struct:vms_egst
lp_2	include/vms/egst.h	/^  unsigned char lp_2[8];$/;"	m	struct:vms_egst
lp_mode	opcodes/s12z-dis.c	/^static const struct lp lp_mode[] = {$/;"	v	typeref:struct:lp	file:
lpa_tests	gdb/testsuite/gdb.disasm/hppa.s	/^lpa_tests$/;"	l
lpcc_u7_end	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    lpcc_u7_end:$/;"	l
lpcc_u7_start	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^    lpcc_u7_start:$/;"	l
lpfixoff	include/vms/eiaf.h	/^  unsigned char lpfixoff[4];$/;"	m	struct:vms_eiaf
lppcrel10	opcodes/bfin-dis.c	463;"	d	file:
lppcrel10	sim/bfin/bfin-sim.c	312;"	d	file:
lppsbfixoff	include/vms/eiaf.h	/^  unsigned char lppsbfixoff[4];$/;"	m	struct:vms_eiaf
lprintf	opcodes/opc2c.c	127;"	d	file:
lprintf	sim/m32c/opc2c.c	82;"	d	file:
lr	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register lr = { 30, 1 };$/;"	v	typeref:struct:aarch64_register	file:
lr	include/opcode/convex.h	29;"	d
lr_frame_offset	gdb/ppc-tdep.h	/^    int lr_frame_offset;	$/;"	m	struct:gdbarch_tdep
lr_offset	gdb/ppc-tdep.h	/^  int lr_offset;$/;"	m	struct:ppc_reg_offsets
lr_offset	gdb/rs6000-tdep.c	/^    int lr_offset;		\/* offset of saved lr *\/$/;"	m	struct:rs6000_framedata	file:
lr_register	gdb/rs6000-tdep.c	/^    int lr_register;		\/* register of saved lr, if trustworthy *\/$/;"	m	struct:rs6000_framedata	file:
lr_regnum	gdb/frv-tdep.h	/^  lr_regnum = 145,$/;"	e	enum:__anon1757
lr_store	bfd/elf32-spu.c	/^  bfd_vma lr_store;$/;"	m	struct:function_info	file:
lrealpath	libiberty/lrealpath.c	/^lrealpath (const char *filename)$/;"	f
lregnames	opcodes/h8300-dis.c	/^static const char *lregnames[] =$/;"	v	file:
lregs	opcodes/bfin-dis.c	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4];$/;"	m	struct:saved_state	file:
lregs	opcodes/bfin-dis.c	335;"	d	file:
lregs	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
lrelfixoff	include/vms/eiaf.h	/^  unsigned char lrelfixoff[4];$/;"	m	struct:vms_eiaf
lrlive_analysis	bfd/elf32-spu.h	/^  unsigned int lrlive_analysis : 1;$/;"	m	struct:spu_elf_params
lru	sim/frv/cache.h	/^  int   lru;    \/* Lower values indicates less recently used.  *\/$/;"	m	struct:__anon242
lru_next	bfd/bfd-in2.h	/^  struct bfd *lru_prev, *lru_next;$/;"	m	struct:bfd	typeref:struct:bfd::
lru_prev	bfd/bfd-in2.h	/^  struct bfd *lru_prev, *lru_next;$/;"	m	struct:bfd	typeref:struct:bfd::bfd
ls0	sim/testsuite/sim/bfin/s0.s	/^ls0:$/;"	l
ls0	sim/testsuite/sim/bfin/s1.s	/^ls0: R1 += 1;$/;"	l
ls0	sim/testsuite/sim/bfin/stk6.s	/^ls0:$/;"	l
ls1	sim/testsuite/sim/bfin/s1.s	/^ls1: R1 += 1;$/;"	l
ls_parser	gdb/linespec.c	/^struct ls_parser$/;"	s	file:
ls_token	gdb/linespec.c	/^struct ls_token$/;"	s	file:
ls_token_type	gdb/linespec.c	/^enum ls_token_type$/;"	g	file:
lsals	gdb/linespec.h	/^  std::vector<linespec_sals> lsals;$/;"	m	struct:linespec_result
lsb	include/opcode/mips.h	/^  unsigned short lsb;$/;"	m	struct:mips_operand
lsb	opcodes/aarch64-opc.h	/^  int lsb;$/;"	m	struct:aarch64_field
lsb_count	sim/rx/rx.c	/^lsb_count (unsigned long v, int is_signed)$/;"	f	file:
lsd	libdecnumber/decNumberLocal.h	/^    uByte   *lsd;	      \/* -> least ditto 		      *\/$/;"	m	struct:__anon81
lsda	include/mach-o/unwind.h	/^  unsigned char lsda[4];$/;"	m	struct:mach_o_compact_unwind_32
lsda	include/mach-o/unwind.h	/^  unsigned char lsda[8];$/;"	m	struct:mach_o_compact_unwind_64
lsda_encoding	bfd/elf-bfd.h	/^  unsigned int lsda_encoding : 8;$/;"	m	struct:eh_cie_fde
lsda_encoding	bfd/elf-eh-frame.c	/^  unsigned char lsda_encoding;$/;"	m	struct:cie	file:
lsda_index_offset	include/mach-o/unwind.h	/^  unsigned char lsda_index_offset[4];$/;"	m	struct:mach_o_unwind_index_entry
lsda_offset	bfd/elf-bfd.h	/^  unsigned int lsda_offset : 8;$/;"	m	struct:eh_cie_fde
lsda_offset	include/mach-o/unwind.h	/^  unsigned char lsda_offset[4];$/;"	m	struct:mach_o_unwind_lsda_index_entry
lse_atomic	include/opcode/aarch64.h	/^  lse_atomic,$/;"	e	enum:aarch64_insn_class
lsect	bfd/elf32-ppc.c	/^  elf_linker_section_t *lsect;$/;"	m	struct:elf_linker_section_pointers	file:
lseek	gdb/proc-utils.h	103;"	d
lseek	include/gdb/callback.h	/^  int (*lseek) (host_callback *, int, long , int);$/;"	m	struct:host_callback_struct
lseek_offset	gdb/proc-api.c	/^static off_t lseek_offset;$/;"	v	file:
lseek_with_trace	gdb/proc-api.c	/^lseek_with_trace (int fd, off_t offset, int whence, char *file, int line)$/;"	f
lshift	sim/bfin/bfin-sim.c	/^lshift (SIM_CPU *cpu, bu64 val, int cnt, int size, bool saturate, bool overflow)$/;"	f	file:
lshiftrt	sim/bfin/bfin-sim.c	/^lshiftrt (SIM_CPU *cpu, bu64 val, int cnt, int size)$/;"	f	file:
lsinhelper	gdb/testsuite/gdb.arch/mips16-thunks-sin.c	/^lsinhelper (double d)$/;"	f
lsinmips16	gdb/testsuite/gdb.arch/mips16-thunks-sinmips16.c	/^lsinmips16 (double d)$/;"	f
lsipmon_monitor_base	sim/mips/interp.c	/^static SIM_ADDR lsipmon_monitor_base = 0xBFC00200;$/;"	v	file:
lslv32	sim/aarch64/simulator.c	/^lslv32 (sim_cpu *cpu)$/;"	f	file:
lslv64	sim/aarch64/simulator.c	/^lslv64 (sim_cpu *cpu)$/;"	f	file:
lsr	gdb/testsuite/gdb.disasm/mn10200.s	/^	lsr d3$/;"	d
lsr	sim/lm32/dv-lm32uart.c	/^  unsigned char lsr;$/;"	m	struct:lm32uart	file:
lsrc	sim/testsuite/sim/sh/mov.s	/^lsrc:	.long _lsrc$/;"	l
lsrv32	sim/aarch64/simulator.c	/^lsrv32 (sim_cpu *cpu)$/;"	f	file:
lsrv64	sim/aarch64/simulator.c	/^lsrv64 (sim_cpu *cpu)$/;"	f	file:
lsscm_elt_type	gdb/guile/scm-lazy-string.c	/^lsscm_elt_type (lazy_string_smob *ls_smob)$/;"	f	file:
lsscm_free_lazy_string_smob	gdb/guile/scm-lazy-string.c	/^lsscm_free_lazy_string_smob (SCM self)$/;"	f	file:
lsscm_get_lazy_string_arg_unsafe	gdb/guile/scm-lazy-string.c	/^lsscm_get_lazy_string_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
lsscm_is_lazy_string	gdb/guile/scm-lazy-string.c	/^lsscm_is_lazy_string (SCM scm)$/;"	f
lsscm_make_lazy_string	gdb/guile/scm-lazy-string.c	/^lsscm_make_lazy_string (CORE_ADDR address, int length,$/;"	f
lsscm_make_lazy_string_smob	gdb/guile/scm-lazy-string.c	/^lsscm_make_lazy_string_smob (CORE_ADDR address, int length,$/;"	f	file:
lsscm_print_lazy_string_smob	gdb/guile/scm-lazy-string.c	/^lsscm_print_lazy_string_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
lsscm_safe_lazy_string_to_value	gdb/guile/scm-lazy-string.c	/^lsscm_safe_lazy_string_to_value (SCM string, int arg_pos,$/;"	f
lsscm_val_print_lazy_string	gdb/guile/scm-lazy-string.c	/^lsscm_val_print_lazy_string (SCM string, struct ui_file *stream,$/;"	f
lstart	sim/testsuite/sim/bfin/edn_snafu.s	/^lstart:$/;"	l
lstart	sim/testsuite/sim/bfin/l2_loop.s	/^lstart:$/;"	l
lstart	sim/testsuite/sim/bfin/loop_snafu.s	/^lstart:$/;"	l
lstart	sim/testsuite/sim/bfin/pr.s	/^lstart:$/;"	l
lstart	sim/testsuite/sim/sh/ldrc.s	/^lstart:	nop$/;"	l
lstat	gdb/gnulib/import/fstatat.c	109;"	d	file:
lstat	gdb/gnulib/import/fstatat.c	110;"	d	file:
lstat	libiberty/unlink-if-ordinary.c	58;"	d	file:
lstat	readline/examples/rlfe/os.h	395;"	d
lstatat	gdb/gnulib/import/openat.h	/^lstatat (int fd, char const *name, struct stat *st)$/;"	f
lsu	libdecnumber/decNumber.h	/^    decNumberUnit lsu[DECNUMUNITS];$/;"	m	struct:__anon82
lsw	libiberty/copysign.c	/^    unsigned long lsw;$/;"	m	struct:__anon1205::__anon1208	file:
lsw	libiberty/copysign.c	/^    unsigned long lsw;$/;"	m	struct:__anon1209::__anon1212	file:
lsw_float_index	sim/arm/maverick.c	/^static int lsw_float_index, msw_float_index;$/;"	v	file:
lsw_int_index	sim/arm/maverick.c	/^static int lsw_int_index, msw_int_index;$/;"	v	file:
lt	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:operations_compare_1::want_value	file:
lt	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:want_value	file:
lt	opcodes/bfin-dis.c	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:saved_state	file:
lt	sim/bfin/bfin-sim.h	/^  bu32 lt[2], lc[2], lb[2];$/;"	m	struct:bfin_cpu_state
lt3	sim/testsuite/sim/h8300/cmpl.s	/^lt3:$/;"	l
lt3	sim/testsuite/sim/h8300/cmpw.s	/^lt3:$/;"	l
lt_offset	include/hp-symtab.h	/^  ltpointer lt_offset;         \/* start of frag\/cp line table  *\/$/;"	m	struct:dntt_type_doc_function
ltchars	readline/rltty.c	/^  struct ltchars ltchars; \/* 4.2 BSD editing characters *\/$/;"	m	struct:bsdtty	typeref:struct:bsdtty::ltchars	file:
ltdf	sim/common/cgen-accfp.c	/^ltdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
ltdf	sim/common/cgen-fpu.h	/^  int (*ltdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
lti	sim/testsuite/sim/h8300/cmpl.s	/^lti:	cmp.l	#0xa5a5a5a4, er0$/;"	l
lti	sim/testsuite/sim/h8300/cmpw.s	/^lti:	cmp.w	#0xa5a4, r0$/;"	l
ltime	sim/erc32/sis.h	/^    uint32          ltime;	\/* Load interlock time *\/$/;"	m	struct:pstate
lto_output	bfd/bfd-in2.h	/^  unsigned int lto_output : 1;$/;"	m	struct:bfd
lto_plugin_active	include/bfdlink.h	/^  unsigned int lto_plugin_active: 1;$/;"	m	struct:bfd_link_info
ltpointer	include/hp-symtab.h	/^typedef int ltpointer;$/;"	t
ltpy_dealloc	gdb/python/py-linetable.c	/^ltpy_dealloc (PyObject *self)$/;"	f	file:
ltpy_entry_get_line	gdb/python/py-linetable.c	/^ltpy_entry_get_line (PyObject *self, void *closure)$/;"	f	file:
ltpy_entry_get_pc	gdb/python/py-linetable.c	/^ltpy_entry_get_pc (PyObject *self, void *closure)$/;"	f	file:
ltpy_get_all_source_lines	gdb/python/py-linetable.c	/^ltpy_get_all_source_lines (PyObject *self, PyObject *args)$/;"	f	file:
ltpy_get_pcs_for_line	gdb/python/py-linetable.c	/^ltpy_get_pcs_for_line (PyObject *self, PyObject *args)$/;"	f	file:
ltpy_has_line	gdb/python/py-linetable.c	/^ltpy_has_line (PyObject *self, PyObject *args)$/;"	f	file:
ltpy_is_valid	gdb/python/py-linetable.c	/^ltpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
ltpy_iter	gdb/python/py-linetable.c	/^ltpy_iter (PyObject *self)$/;"	f	file:
ltpy_iter_is_valid	gdb/python/py-linetable.c	/^ltpy_iter_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
ltpy_iterator	gdb/python/py-linetable.c	/^ltpy_iterator (PyObject *self)$/;"	f	file:
ltpy_iterator_dealloc	gdb/python/py-linetable.c	/^ltpy_iterator_dealloc (PyObject *obj)$/;"	f	file:
ltpy_iterator_methods	gdb/python/py-linetable.c	/^static PyMethodDef ltpy_iterator_methods[] = {$/;"	v	file:
ltpy_iterator_object	gdb/python/py-linetable.c	/^} ltpy_iterator_object;$/;"	t	typeref:struct:__anon2082	file:
ltpy_iterator_object_type	gdb/python/py-linetable.c	/^PyTypeObject ltpy_iterator_object_type = {$/;"	v
ltpy_iternext	gdb/python/py-linetable.c	/^ltpy_iternext (PyObject *self)$/;"	f	file:
ltr	sim/testsuite/sim/h8300/cmpl.s	/^ltr:	mov.l	#0xa5a5a5a4, er1$/;"	l
ltr	sim/testsuite/sim/h8300/cmpw.s	/^ltr:	mov.w	#0xa5a4, r1$/;"	l
ltsf	sim/common/cgen-accfp.c	/^ltsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
ltsf	sim/common/cgen-fpu.h	/^  int (*ltsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
ltt_marker_connect	gdb/gdbserver/tracepoint.c	/^  int (*ltt_marker_connect) (const char *channel, const char *mname,$/;"	m	struct:__anon1862	file:
ltt_marker_disconnect	gdb/gdbserver/tracepoint.c	/^  int (*ltt_marker_disconnect) (const char *channel, const char *mname,$/;"	m	struct:__anon1862	file:
ltt_probe_register	gdb/gdbserver/tracepoint.c	/^  int (*ltt_probe_register) (struct ltt_available_probe *pdata);$/;"	m	struct:__anon1862	file:
ltt_probe_unregister	gdb/gdbserver/tracepoint.c	/^  int (*ltt_probe_unregister) (struct ltt_available_probe *pdata);$/;"	m	struct:__anon1862	file:
lttf	sim/common/cgen-fpu.h	/^  int (*lttf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
ltxf	sim/common/cgen-fpu.h	/^  int (*ltxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
ltz	sim/testsuite/sim/h8300/cmpw.s	/^ltz:	test_gr_a5a5	1$/;"	l
lucid_demangling	include/demangle.h	/^  lucid_demangling = DMGL_LUCID,$/;"	e	enum:demangling_styles
lui_insn	bfd/elfxx-mips.c	/^static const struct opcode_descriptor lui_insn =$/;"	v	typeref:struct:opcode_descriptor	file:
luimm16	opcodes/bfin-dis.c	454;"	d	file:
luimm16	sim/bfin/bfin-sim.c	296;"	d	file:
luimm16_str	sim/bfin/bfin-sim.c	297;"	d	file:
luimm16_val	opcodes/bfin-dis.c	481;"	d	file:
lunpipe	zlib/examples/gun.c	/^local int lunpipe(unsigned have, z_const unsigned char *next, struct ind *indp,$/;"	f
lval	gdb/value.c	/^  enum lval_type lval = not_lval;$/;"	m	struct:value	typeref:enum:value::lval_type	file:
lval	sim/h8300/writecode.c	/^lval (p)$/;"	f
lval_closure	gdb/opencl-lang.c	/^struct lval_closure$/;"	s	file:
lval_computed	gdb/defs.h	/^    lval_computed$/;"	e	enum:lval_type
lval_func_check_synthetic_pointer	gdb/opencl-lang.c	/^lval_func_check_synthetic_pointer (const struct value *v,$/;"	f	file:
lval_func_copy_closure	gdb/opencl-lang.c	/^lval_func_copy_closure (const struct value *v)$/;"	f	file:
lval_func_free_closure	gdb/opencl-lang.c	/^lval_func_free_closure (struct value *v)$/;"	f	file:
lval_func_read	gdb/opencl-lang.c	/^lval_func_read (struct value *v)$/;"	f	file:
lval_func_write	gdb/opencl-lang.c	/^lval_func_write (struct value *v, struct value *fromval)$/;"	f	file:
lval_funcs	gdb/value.h	/^struct lval_funcs$/;"	s
lval_internalvar	gdb/defs.h	/^    lval_internalvar,$/;"	e	enum:lval_type
lval_internalvar_component	gdb/defs.h	/^    lval_internalvar_component,$/;"	e	enum:lval_type
lval_memory	gdb/defs.h	/^    lval_memory,$/;"	e	enum:lval_type
lval_register	gdb/defs.h	/^    lval_register,$/;"	e	enum:lval_type
lval_type	gdb/defs.h	/^enum lval_type$/;"	g
lval_xcallable	gdb/defs.h	/^    lval_xcallable,$/;"	e	enum:lval_type
lvalue	sim/h8300/compile.c	/^lvalue (SIM_DESC sd, int x, int rn, unsigned int *val)$/;"	f	file:
lw	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lwi	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
lwp	gdb/common/ptid.h	/^  constexpr long lwp () const$/;"	f	class:ptid_t
lwp	gdb/fbsd-tdep.c	/^  unsigned long lwp;$/;"	m	struct:fbsd_collect_regset_section_cb_data	file:
lwp	gdb/linux-tdep.c	/^  unsigned long lwp;$/;"	m	struct:linux_collect_regset_section_cb_data	file:
lwp_arch_private_info	gdb/gdbserver/linux-low.c	/^lwp_arch_private_info (struct lwp_info *lwp)$/;"	f
lwp_arch_private_info	gdb/linux-nat.c	/^lwp_arch_private_info (struct lwp_info *lwp)$/;"	f
lwp_debug_registers_changed	gdb/nat/x86-linux.c	/^lwp_debug_registers_changed (struct lwp_info *lwp)$/;"	f
lwp_free	gdb/linux-nat.c	/^lwp_free (struct lwp_info *lp)$/;"	f	file:
lwp_in_step_range	gdb/gdbserver/linux-low.c	/^lwp_in_step_range (struct lwp_info *lwp)$/;"	f	file:
lwp_info	gdb/gdbserver/linux-low.h	/^struct lwp_info$/;"	s
lwp_info	gdb/linux-nat.h	/^struct lwp_info$/;"	s
lwp_info_hash	gdb/linux-nat.c	/^lwp_info_hash (const void *ap)$/;"	f	file:
lwp_is_marked_dead	gdb/gdbserver/linux-low.c	/^lwp_is_marked_dead (struct lwp_info *lwp)$/;"	f	file:
lwp_is_stepping	gdb/gdbserver/linux-low.c	/^lwp_is_stepping (struct lwp_info *lwp)$/;"	f
lwp_is_stepping	gdb/linux-nat.c	/^lwp_is_stepping (struct lwp_info *lwp)$/;"	f
lwp_is_stopped	gdb/gdbserver/linux-low.c	/^lwp_is_stopped (struct lwp_info *lwp)$/;"	f
lwp_is_stopped	gdb/linux-nat.c	/^lwp_is_stopped (struct lwp_info *lwp)$/;"	f
lwp_list	gdb/linux-nat.c	/^struct lwp_info *lwp_list;$/;"	v	typeref:struct:lwp_info
lwp_list_add	gdb/linux-nat.c	/^lwp_list_add (struct lwp_info *lp)$/;"	f	file:
lwp_list_remove	gdb/linux-nat.c	/^lwp_list_remove (struct lwp_info *lp)$/;"	f	file:
lwp_lwpid_htab	gdb/linux-nat.c	/^static htab_t lwp_lwpid_htab;$/;"	v	file:
lwp_lwpid_htab_add_lwp	gdb/linux-nat.c	/^lwp_lwpid_htab_add_lwp (struct lwp_info *lp)$/;"	f	file:
lwp_lwpid_htab_create	gdb/linux-nat.c	/^lwp_lwpid_htab_create (void)$/;"	f	file:
lwp_lwpid_htab_eq	gdb/linux-nat.c	/^lwp_lwpid_htab_eq (const void *a, const void *b)$/;"	f	file:
lwp_lwpid_htab_remove_pid	gdb/linux-nat.c	/^lwp_lwpid_htab_remove_pid (void **slot, void *info)$/;"	f	file:
lwp_p	gdb/common/ptid.h	/^  constexpr bool lwp_p () const$/;"	f	class:ptid_t
lwp_resumed	gdb/gdbserver/linux-low.c	/^lwp_resumed (struct lwp_info *lwp)$/;"	f	file:
lwp_running	gdb/gdbserver/linux-low.c	/^lwp_running (thread_info *thread)$/;"	f	file:
lwp_set_arch_private_info	gdb/gdbserver/linux-low.c	/^lwp_set_arch_private_info (struct lwp_info *lwp,$/;"	f
lwp_set_arch_private_info	gdb/linux-nat.c	/^lwp_set_arch_private_info (struct lwp_info *lwp,$/;"	f
lwp_set_debug_registers_changed	gdb/nat/x86-linux.c	/^lwp_set_debug_registers_changed (struct lwp_info *lwp, int value)$/;"	f
lwp_signal_can_be_delivered	gdb/gdbserver/linux-low.c	/^lwp_signal_can_be_delivered (struct lwp_info *lwp)$/;"	f	file:
lwp_status_pending_p	gdb/linux-nat.c	/^lwp_status_pending_p (struct lwp_info *lp)$/;"	f	file:
lwp_stop_reason	gdb/gdbserver/linux-low.c	/^lwp_stop_reason (struct lwp_info *lwp)$/;"	f
lwp_stop_reason	gdb/linux-nat.c	/^lwp_stop_reason (struct lwp_info *lwp)$/;"	f
lwp_suspended_decr	gdb/gdbserver/linux-low.c	/^lwp_suspended_decr (struct lwp_info *lwp)$/;"	f	file:
lwp_suspended_inc	gdb/gdbserver/linux-low.c	/^lwp_suspended_inc (struct lwp_info *lwp)$/;"	f	file:
lwp_to_thread	gdb/sol-thread.c	/^lwp_to_thread (ptid_t lwp)$/;"	f	file:
lwpid	bfd/elf-bfd.h	/^  int lwpid;$/;"	m	struct:core_elf_obj_tdata
lwpid	bfd/hpux-core.c	/^  int lwpid;		   \/* Kernel thread ID. *\/$/;"	m	struct:hpux_core_struct	file:
lwpid_of	gdb/gdbserver/gdbthread.h	/^lwpid_of (const thread_info *thread)$/;"	f
lwr	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lwx	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
lynx_add_process	gdb/gdbserver/lynx-low.c	/^lynx_add_process (int pid, int attached)$/;"	f	file:
lynx_add_threads_after_attach	gdb/gdbserver/lynx-low.c	/^lynx_add_threads_after_attach (int pid)$/;"	f	file:
lynx_attach	gdb/gdbserver/lynx-low.c	/^lynx_attach (unsigned long pid)$/;"	f	file:
lynx_continue	gdb/gdbserver/lynx-low.c	/^lynx_continue (ptid_t ptid)$/;"	f	file:
lynx_core_data	bfd/bfd-in2.h	/^      struct lynx_core_struct *lynx_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::lynx_core_struct
lynx_core_file_failing_command	bfd/lynx-core.c	/^lynx_core_file_failing_command (bfd *abfd)$/;"	f
lynx_core_file_failing_signal	bfd/lynx-core.c	/^lynx_core_file_failing_signal (bfd *abfd)$/;"	f
lynx_core_file_matches_executable_p	bfd/lynx-core.c	54;"	d	file:
lynx_core_file_p	bfd/lynx-core.c	/^lynx_core_file_p (bfd *abfd)$/;"	f
lynx_core_file_pid	bfd/lynx-core.c	55;"	d	file:
lynx_core_struct	bfd/lynx-core.c	/^struct lynx_core_struct$/;"	s	file:
lynx_create_inferior	gdb/gdbserver/lynx-low.c	/^lynx_create_inferior (const char *program,$/;"	f	file:
lynx_debug	gdb/gdbserver/lynx-low.c	/^lynx_debug (char *string, ...)$/;"	f	file:
lynx_detach	gdb/gdbserver/lynx-low.c	/^lynx_detach (int pid)$/;"	f	file:
lynx_fetch_registers	gdb/gdbserver/lynx-low.c	/^lynx_fetch_registers (struct regcache *regcache, int regno)$/;"	f	file:
lynx_i386_arch_setup	gdb/gdbserver/lynx-i386-low.c	/^lynx_i386_arch_setup (void)$/;"	f	file:
lynx_i386_collect_gp	gdb/gdbserver/lynx-i386-low.c	161;"	d	file:
lynx_i386_fill_fpregset	gdb/gdbserver/lynx-i386-low.c	/^lynx_i386_fill_fpregset (struct regcache *regcache, char *buf)$/;"	f	file:
lynx_i386_fill_gregset	gdb/gdbserver/lynx-i386-low.c	/^lynx_i386_fill_gregset (struct regcache *regcache, char *buf)$/;"	f	file:
lynx_i386_gdb_regnum	gdb/gdbserver/lynx-i386-low.c	/^enum lynx_i386_gdb_regnum$/;"	g	file:
lynx_i386_store_fpregset	gdb/gdbserver/lynx-i386-low.c	/^lynx_i386_store_fpregset (struct regcache *regcache, const char *buf)$/;"	f	file:
lynx_i386_store_gregset	gdb/gdbserver/lynx-i386-low.c	/^lynx_i386_store_gregset (struct regcache *regcache, const char *buf)$/;"	f	file:
lynx_i386_supply_gp	gdb/gdbserver/lynx-i386-low.c	188;"	d	file:
lynx_join	gdb/gdbserver/lynx-low.c	/^lynx_join (int pid)$/;"	f	file:
lynx_kill	gdb/gdbserver/lynx-low.c	/^lynx_kill (int pid)$/;"	f	file:
lynx_mourn	gdb/gdbserver/lynx-low.c	/^lynx_mourn (struct process_info *proc)$/;"	f	file:
lynx_ppc_arch_setup	gdb/gdbserver/lynx-ppc-low.c	/^lynx_ppc_arch_setup (void)$/;"	f	file:
lynx_ppc_fill_fpregset	gdb/gdbserver/lynx-ppc-low.c	/^lynx_ppc_fill_fpregset (struct regcache *regcache, char *buf)$/;"	f	file:
lynx_ppc_fill_gregset	gdb/gdbserver/lynx-ppc-low.c	/^lynx_ppc_fill_gregset (struct regcache *regcache, char *buf)$/;"	f	file:
lynx_ppc_store_fpregset	gdb/gdbserver/lynx-ppc-low.c	/^lynx_ppc_store_fpregset (struct regcache *regcache, const char *buf)$/;"	f	file:
lynx_ppc_store_gregset	gdb/gdbserver/lynx-ppc-low.c	/^lynx_ppc_store_gregset (struct regcache *regcache, const char *buf)$/;"	f	file:
lynx_ptid_build	gdb/gdbserver/lynx-low.c	/^lynx_ptid_build (int pid, long tid)$/;"	f	file:
lynx_ptid_get_pid	gdb/gdbserver/lynx-low.c	/^lynx_ptid_get_pid (ptid_t ptid)$/;"	f	file:
lynx_ptid_get_tid	gdb/gdbserver/lynx-low.c	/^lynx_ptid_get_tid (ptid_t ptid)$/;"	f	file:
lynx_ptrace	gdb/gdbserver/lynx-low.c	/^lynx_ptrace (int request, ptid_t ptid, int addr, int data, int addr2)$/;"	f	file:
lynx_ptrace_fun	gdb/gdbserver/lynx-low.c	/^lynx_ptrace_fun ()$/;"	f	file:
lynx_ptrace_pid_from_ptid	gdb/gdbserver/lynx-low.c	/^lynx_ptrace_pid_from_ptid (ptid_t ptid)$/;"	f	file:
lynx_read_memory	gdb/gdbserver/lynx-low.c	/^lynx_read_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
lynx_regset_info	gdb/gdbserver/lynx-low.h	/^struct lynx_regset_info$/;"	s
lynx_request_interrupt	gdb/gdbserver/lynx-low.c	/^lynx_request_interrupt (void)$/;"	f	file:
lynx_resume	gdb/gdbserver/lynx-low.c	/^lynx_resume (struct thread_resume *resume_info, size_t n)$/;"	f	file:
lynx_store_registers	gdb/gdbserver/lynx-low.c	/^lynx_store_registers (struct regcache *regcache, int regno)$/;"	f	file:
lynx_target_ops	gdb/gdbserver/lynx-low.c	/^static struct target_ops lynx_target_ops = {$/;"	v	typeref:struct:target_ops	file:
lynx_target_ops	gdb/gdbserver/lynx-low.h	/^struct lynx_target_ops$/;"	s
lynx_target_regsets	gdb/gdbserver/lynx-i386-low.c	/^struct lynx_regset_info lynx_target_regsets[] = {$/;"	v	typeref:struct:lynx_regset_info
lynx_target_regsets	gdb/gdbserver/lynx-ppc-low.c	/^struct lynx_regset_info lynx_target_regsets[] = {$/;"	v	typeref:struct:lynx_regset_info
lynx_tdesc	gdb/gdbserver/lynx-low.c	/^const struct target_desc *lynx_tdesc;$/;"	v	typeref:struct:target_desc
lynx_thread_alive	gdb/gdbserver/lynx-low.c	/^lynx_thread_alive (ptid_t ptid)$/;"	f	file:
lynx_wait	gdb/gdbserver/lynx-low.c	/^lynx_wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	file:
lynx_wait_1	gdb/gdbserver/lynx-low.c	/^lynx_wait_1 (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	file:
lynx_waitpid	gdb/gdbserver/lynx-low.c	/^lynx_waitpid (int pid, int *stat_loc)$/;"	f	file:
lynx_write_memory	gdb/gdbserver/lynx-low.c	/^lynx_write_memory (CORE_ADDR memaddr, const unsigned char *myaddr, int len)$/;"	f	file:
lzma_close	gdb/minidebug.c	/^lzma_close (struct bfd *nbfd,$/;"	f	file:
lzma_open	gdb/minidebug.c	/^lzma_open (struct bfd *nbfd, void *open_closure)$/;"	f	file:
lzma_pread	gdb/minidebug.c	/^lzma_pread (struct bfd *nbfd, void *stream, void *buf, file_ptr nbytes,$/;"	f	file:
lzma_stat	gdb/minidebug.c	/^lzma_stat (struct bfd *abfd,$/;"	f	file:
lzplt	bfd/elf32-bfin.c	/^  bfd_vma lzplt;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
lzplt	bfd/elf32-frv.c	/^  bfd_vma lzplt;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
lzplt_entry	bfd/elf32-bfin.c	/^  bfd_vma plt_entry, lzplt_entry;$/;"	m	struct:bfinfdpic_relocs_info	file:
lzplt_entry	bfd/elf32-frv.c	/^  bfd_vma plt_entry, lzplt_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	m	struct:struct13	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
m	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
m	gdb/testsuite/gdb.cp/anon-struct.cc	/^    C2 m;$/;"	m	struct:X::__anon1916	file:
m	gdb/testsuite/gdb.cp/anon-struct.cc	/^  C m;$/;"	m	struct:__anon1915	file:
m	gdb/testsuite/gdb.cp/anon-struct.cc	/^  C3<int> m;$/;"	m	struct:__anon1917	file:
m	gdb/testsuite/gdb.cp/cpexprs.cc	/^ATTRIBUTE_USED void CV::m(CV::t) const volatile {}$/;"	f	class:CV
m	gdb/testsuite/gdb.cp/cpexprs.cc	/^ATTRIBUTE_USED void CV::m(CV::t) const {}$/;"	f	class:CV
m	gdb/testsuite/gdb.cp/cpexprs.cc	/^ATTRIBUTE_USED void CV::m(CV::t) volatile {}$/;"	f	class:CV
m	gdb/testsuite/gdb.cp/cpexprs.cc	/^ATTRIBUTE_USED void CV::m(CV::t) {}$/;"	f	class:CV
m	gdb/testsuite/gdb.cp/derivation.cc	/^V_base::m()$/;"	f	class:V_base
m	gdb/testsuite/gdb.cp/filename.cc	/^  void m() {$/;"	f	class:C
m	gdb/testsuite/gdb.cp/filename.cc	/^  void m() {$/;"	f	class:D
m	gdb/testsuite/gdb.cp/member-name.cc	/^  int m ()$/;"	f	struct:C
m	gdb/testsuite/gdb.cp/member-name.cc	/^  int m()$/;"	f	struct:Templ
m	gdb/testsuite/gdb.cp/noparam.cc	/^  static void m () {}$/;"	f	class:C
m	gdb/testsuite/gdb.cp/nsdecl.cc	/^int m;$/;"	v
m	gdb/testsuite/gdb.cp/parse-lang.cc	/^C::m ()$/;"	f	class:C
m	gdb/testsuite/gdb.cp/temargs.cc	/^  static void m (int x) {}$/;"	f	struct:S3
m	gdb/testsuite/gdb.cp/userdef.cc	/^  Member m;$/;"	m	class:Container	file:
m	gdb/testsuite/gdb.guile/scm-frame-args.c	/^  int m;$/;"	m	struct:s	file:
m	gdb/testsuite/gdb.linespec/base/one/thefile.cc	/^int m(int x)$/;"	f
m	gdb/testsuite/gdb.python/py-frame-args.c	/^  int m;$/;"	m	struct:s	file:
m	opcodes/ns32k-dis.c	/^  struct { unsigned lm; unsigned m:20, e:11, :1;} sd;$/;"	m	struct:__anon1::__anon3	file:
m	opcodes/ns32k-dis.c	/^  struct { unsigned m:23, e:8, :1;} sf;$/;"	m	struct:__anon1::__anon2	file:
m$0	sim/testsuite/sim/bfin/conv_enc_gen.s	/^m$0:$/;"	l
m$0end	sim/testsuite/sim/bfin/conv_enc_gen.s	/^m$0end:$/;"	l
m$1	sim/testsuite/sim/bfin/PN_generator.s	/^	m$1:$/;"	l
m1	gdb/testsuite/gdb.base/stap-probe.c	/^m1 (void)$/;"	f	file:
m1	gdb/testsuite/gdb.trace/stap-trace.c	/^m1 (int x)$/;"	f
m16b	sim/testsuite/sim/aarch64/mla.s	/^m16b:$/;"	l
m16b	sim/testsuite/sim/aarch64/mls.s	/^m16b:$/;"	l
m16b	sim/testsuite/sim/aarch64/mul.s	/^m16b:$/;"	l
m16c_addr_encodings	bfd/elf32-m32c.c	/^static EncodingTable m16c_addr_encodings[] = {$/;"	v	file:
m16c_jmpaddr_encodings	bfd/elf32-m32c.c	/^static EncodingTable m16c_jmpaddr_encodings[] = {$/;"	v	file:
m1threads	sim/cris/sim-main.h	/^  int m1threads;$/;"	m	struct:_sim_cpu
m2	gdb/testsuite/gdb.base/stap-probe.c	/^m2 (void)$/;"	f	file:
m2	gdb/testsuite/gdb.cp/dispcxx.cc	/^  int m2 ()$/;"	f	struct:K
m2	sim/testsuite/sim/bfin/10622.s	/^	m2 = 4;$/;"	d
m2	sim/testsuite/sim/bfin/math.s	/^	m2 = 4;$/;"	d
m2	sim/testsuite/sim/bfin/tar10622.s	/^	m2 = 4;$/;"	d
m2_array	gdb/m2-typeprint.c	/^static void m2_array (struct type *type, struct ui_file *stream,$/;"	f	file:
m2_decorations	gdb/m2-valprint.c	/^static const struct generic_val_print_decorations m2_decorations =$/;"	v	typeref:struct:generic_val_print_decorations	file:
m2_emit_char	gdb/m2-lang.c	/^m2_emit_char (int c, struct type *type, struct ui_file *stream, int quoter)$/;"	f	file:
m2_enum	gdb/m2-typeprint.c	/^m2_enum (struct type *type, struct ui_file *stream, int show, int level)$/;"	f
m2_get_discrete_bounds	gdb/m2-typeprint.c	/^m2_get_discrete_bounds (struct type *type, LONGEST *lowp, LONGEST *highp)$/;"	f	file:
m2_is_long_set	gdb/m2-typeprint.c	/^m2_is_long_set (struct type *type)$/;"	f
m2_is_long_set_of_type	gdb/m2-typeprint.c	/^m2_is_long_set_of_type (struct type *type, struct type **of_type)$/;"	f
m2_is_unbounded_array	gdb/m2-typeprint.c	/^m2_is_unbounded_array (struct type *type)$/;"	f
m2_language_arch_info	gdb/m2-lang.c	/^m2_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
m2_language_defn	gdb/m2-lang.c	/^extern const struct language_defn m2_language_defn =$/;"	v	typeref:struct:language_defn
m2_long_set	gdb/m2-typeprint.c	/^m2_long_set (struct type *type, struct ui_file *stream, int show, int level,$/;"	f	file:
m2_op_print_tab	gdb/m2-lang.c	/^static const struct op_print m2_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
m2_pointer	gdb/m2-typeprint.c	/^m2_pointer (struct type *type, struct ui_file *stream, int show,$/;"	f	file:
m2_primitive_type_bool	gdb/m2-lang.c	/^  m2_primitive_type_bool,$/;"	e	enum:m2_primitive_types	file:
m2_primitive_type_card	gdb/m2-lang.c	/^  m2_primitive_type_card,$/;"	e	enum:m2_primitive_types	file:
m2_primitive_type_char	gdb/m2-lang.c	/^  m2_primitive_type_char,$/;"	e	enum:m2_primitive_types	file:
m2_primitive_type_int	gdb/m2-lang.c	/^  m2_primitive_type_int,$/;"	e	enum:m2_primitive_types	file:
m2_primitive_type_real	gdb/m2-lang.c	/^  m2_primitive_type_real,$/;"	e	enum:m2_primitive_types	file:
m2_primitive_types	gdb/m2-lang.c	/^enum m2_primitive_types {$/;"	g	file:
m2_print_array_contents	gdb/m2-valprint.c	/^m2_print_array_contents (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
m2_print_bounds	gdb/m2-typeprint.c	/^m2_print_bounds (struct type *type,$/;"	f	file:
m2_print_long_set	gdb/m2-valprint.c	/^m2_print_long_set (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
m2_print_type	gdb/m2-typeprint.c	/^m2_print_type (struct type *type, const char *varstring,$/;"	f
m2_print_typedef	gdb/m2-typeprint.c	/^m2_print_typedef (struct type *type, struct symbol *new_symbol,$/;"	f
m2_print_unbounded_array	gdb/m2-valprint.c	/^m2_print_unbounded_array (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
m2_printchar	gdb/m2-lang.c	/^m2_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f	file:
m2_printstr	gdb/m2-lang.c	/^m2_printstr (struct ui_file *stream, struct type *type, const gdb_byte *string,$/;"	f	file:
m2_procedure	gdb/m2-typeprint.c	/^m2_procedure (struct type *type, struct ui_file *stream,$/;"	f	file:
m2_range	gdb/m2-typeprint.c	/^m2_range (struct type *type, struct ui_file *stream, int show,$/;"	f
m2_record_fields	gdb/m2-typeprint.c	/^m2_record_fields (struct type *type, struct ui_file *stream, int show,$/;"	f
m2_ref	gdb/m2-typeprint.c	/^m2_ref (struct type *type, struct ui_file *stream, int show,$/;"	f	file:
m2_short_set	gdb/m2-typeprint.c	/^m2_short_set (struct type *type, struct ui_file *stream, int show, int level)$/;"	f	file:
m2_type_data	gdb/m2-lang.c	/^static struct gdbarch_data *m2_type_data;$/;"	v	typeref:struct:gdbarch_data	file:
m2_type_name	gdb/m2-typeprint.c	/^m2_type_name (struct type *type, struct ui_file *stream)$/;"	f
m2_typedef	gdb/m2-typeprint.c	/^m2_typedef (struct type *type, struct ui_file *stream, int show,$/;"	f	file:
m2_unbounded_array	gdb/m2-typeprint.c	/^m2_unbounded_array (struct type *type, struct ui_file *stream, int show,$/;"	f	file:
m2_union	gdb/m2-typeprint.c	/^static void m2_union (struct type *type, struct ui_file *stream)$/;"	f	file:
m2_unknown	gdb/m2-typeprint.c	/^m2_unknown (const char *s, struct type *type, struct ui_file *stream,$/;"	f	file:
m2_val_print	gdb/m2-valprint.c	/^m2_val_print (struct type *type, int embedded_offset,$/;"	f
m2m	sim/rx/cpu.h	/^  int m2m;$/;"	m	struct:__anon508
m2s	sim/testsuite/sim/aarch64/mla.s	/^m2s:$/;"	l
m2s	sim/testsuite/sim/aarch64/mls.s	/^m2s:$/;"	l
m2s	sim/testsuite/sim/aarch64/mul.s	/^m2s:$/;"	l
m32c_addr_encodings	bfd/elf32-m32c.c	/^static EncodingTable m32c_addr_encodings[] = {$/;"	v	file:
m32c_analyze_frame_prologue	gdb/m32c-tdep.c	/^m32c_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
m32c_analyze_prologue	gdb/m32c-tdep.c	/^m32c_analyze_prologue (struct gdbarch *arch,$/;"	f	file:
m32c_apply_reloc_24	bfd/elf32-m32c.c	/^static bfd_reloc_status_type m32c_apply_reloc_24 (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32c_asm_hash	opcodes/m32c-opc.c	/^m32c_asm_hash (const char *mnem)$/;"	f	file:
m32c_banked_read	gdb/m32c-tdep.c	/^m32c_banked_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_banked_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_banked_read;$/;"	v	file:
m32c_banked_register	gdb/m32c-tdep.c	/^m32c_banked_register (struct m32c_reg *reg, readable_regcache *cache)$/;"	f	file:
m32c_banked_write	gdb/m32c-tdep.c	/^m32c_banked_write (struct m32c_reg *reg, struct regcache *cache,$/;"	f	file:
m32c_banked_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_banked_write;$/;"	v	file:
m32c_break_insn	gdb/m32c-tdep.c	/^constexpr gdb_byte m32c_break_insn[] = { 0x00 };	\/* brk *\/$/;"	v
m32c_breakpoint	gdb/m32c-tdep.c	/^typedef BP_MANIPULATION (m32c_break_insn) m32c_breakpoint;$/;"	t	file:
m32c_cat_read	gdb/m32c-tdep.c	/^m32c_cat_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_cat_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_cat_read;$/;"	v	file:
m32c_cat_write	gdb/m32c-tdep.c	/^m32c_cat_write (struct m32c_reg *reg, struct regcache *cache,$/;"	f	file:
m32c_cat_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_cat_write;$/;"	v	file:
m32c_cgen_assemble_insn	opcodes/m32c-asm.c	/^m32c_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_build_insn_regex	opcodes/m32c-asm.c	/^m32c_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
m32c_cgen_cpu_close	opcodes/m32c-desc.c	/^m32c_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
m32c_cgen_cpu_open	opcodes/m32c-desc.c	/^m32c_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
m32c_cgen_cpu_open_1	opcodes/m32c-desc.c	/^m32c_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
m32c_cgen_extract_handlers	opcodes/m32c-ibld.c	/^cgen_extract_fn * const m32c_cgen_extract_handlers[] =$/;"	v
m32c_cgen_extract_operand	opcodes/m32c-ibld.c	/^m32c_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_get_int_operand	opcodes/m32c-ibld.c	/^m32c_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32c_cgen_get_vma_operand	opcodes/m32c-ibld.c	/^m32c_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32c_cgen_hardware_attr_table	opcodes/m32c-desc.c	/^const CGEN_ATTR_TABLE m32c_cgen_hardware_attr_table[] =$/;"	v
m32c_cgen_hw_table	opcodes/m32c-desc.c	/^const CGEN_HW_ENTRY m32c_cgen_hw_table[] =$/;"	v
m32c_cgen_ifield_attr_table	opcodes/m32c-desc.c	/^const CGEN_ATTR_TABLE m32c_cgen_ifield_attr_table[] =$/;"	v
m32c_cgen_ifld_table	opcodes/m32c-desc.c	/^const CGEN_IFLD m32c_cgen_ifld_table[] =$/;"	v
m32c_cgen_init_asm	opcodes/m32c-asm.c	/^m32c_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
m32c_cgen_init_dis	opcodes/m32c-dis.c	/^m32c_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
m32c_cgen_init_ibld_table	opcodes/m32c-ibld.c	/^m32c_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
m32c_cgen_init_opcode_table	opcodes/m32c-opc.c	/^m32c_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
m32c_cgen_insert_handlers	opcodes/m32c-ibld.c	/^cgen_insert_fn * const m32c_cgen_insert_handlers[] =$/;"	v
m32c_cgen_insert_operand	opcodes/m32c-ibld.c	/^m32c_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_insn_attr_table	opcodes/m32c-desc.c	/^const CGEN_ATTR_TABLE m32c_cgen_insn_attr_table[] =$/;"	v
m32c_cgen_insn_opcode_table	opcodes/m32c-opc.c	/^static const CGEN_OPCODE m32c_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
m32c_cgen_insn_supported	opcodes/m32c-asm.c	/^m32c_cgen_insn_supported (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_insn_table	opcodes/m32c-desc.c	/^static const CGEN_IBASE m32c_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
m32c_cgen_isa_register	opcodes/m32c-asm.c	/^m32c_cgen_isa_register (const char **strp)$/;"	f	file:
m32c_cgen_isa_table	opcodes/m32c-desc.c	/^static const CGEN_ISA m32c_cgen_isa_table[] = {$/;"	v	file:
m32c_cgen_mach_table	opcodes/m32c-desc.c	/^static const CGEN_MACH m32c_cgen_mach_table[] = {$/;"	v	file:
m32c_cgen_macro_insn_opcode_table	opcodes/m32c-opc.c	/^static const CGEN_OPCODE m32c_cgen_macro_insn_opcode_table[] =$/;"	v	file:
m32c_cgen_macro_insn_table	opcodes/m32c-opc.c	/^static const CGEN_IBASE m32c_cgen_macro_insn_table[] =$/;"	v	file:
m32c_cgen_operand_attr_table	opcodes/m32c-desc.c	/^const CGEN_ATTR_TABLE m32c_cgen_operand_attr_table[] =$/;"	v
m32c_cgen_operand_table	opcodes/m32c-desc.c	/^const CGEN_OPERAND m32c_cgen_operand_table[] =$/;"	v
m32c_cgen_opval_h_a0	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_a0 =$/;"	v
m32c_cgen_opval_h_a0_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_a0_entries[] =$/;"	v	file:
m32c_cgen_opval_h_a1	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_a1 =$/;"	v
m32c_cgen_opval_h_a1_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_a1_entries[] =$/;"	v	file:
m32c_cgen_opval_h_ar	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_ar =$/;"	v
m32c_cgen_opval_h_ar_HI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_ar_HI =$/;"	v
m32c_cgen_opval_h_ar_HI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_ar_HI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_ar_QI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_ar_QI =$/;"	v
m32c_cgen_opval_h_ar_QI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_ar_QI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_ar_SI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_ar_SI =$/;"	v
m32c_cgen_opval_h_ar_SI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_ar_SI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_ar_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_ar_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cond16	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cond16 =$/;"	v
m32c_cgen_opval_h_cond16_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cond16_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cond16c	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cond16c =$/;"	v
m32c_cgen_opval_h_cond16c_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cond16c_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cond16j	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cond16j =$/;"	v
m32c_cgen_opval_h_cond16j_5	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cond16j_5 =$/;"	v
m32c_cgen_opval_h_cond16j_5_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cond16j_5_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cond16j_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cond16j_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cond32	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cond32 =$/;"	v
m32c_cgen_opval_h_cond32_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cond32_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cr1_32	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cr1_32 =$/;"	v
m32c_cgen_opval_h_cr1_32_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cr1_32_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cr2_32	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cr2_32 =$/;"	v
m32c_cgen_opval_h_cr2_32_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cr2_32_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cr3_32	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cr3_32 =$/;"	v
m32c_cgen_opval_h_cr3_32_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cr3_32_entries[] =$/;"	v	file:
m32c_cgen_opval_h_cr_16	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_cr_16 =$/;"	v
m32c_cgen_opval_h_cr_16_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_cr_16_entries[] =$/;"	v	file:
m32c_cgen_opval_h_flags	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_flags =$/;"	v
m32c_cgen_opval_h_flags_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_flags_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr =$/;"	v
m32c_cgen_opval_h_gr_HI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr_HI =$/;"	v
m32c_cgen_opval_h_gr_HI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_HI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr_QI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr_QI =$/;"	v
m32c_cgen_opval_h_gr_QI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_QI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr_SI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr_SI =$/;"	v
m32c_cgen_opval_h_gr_SI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_SI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr_ext_HI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr_ext_HI =$/;"	v
m32c_cgen_opval_h_gr_ext_HI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_ext_HI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_gr_ext_QI	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_gr_ext_QI =$/;"	v
m32c_cgen_opval_h_gr_ext_QI_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_gr_ext_QI_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r0	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r0 =$/;"	v
m32c_cgen_opval_h_r0_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r0_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r0h	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r0h =$/;"	v
m32c_cgen_opval_h_r0h_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r0h_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r0l	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r0l =$/;"	v
m32c_cgen_opval_h_r0l_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r0l_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r0l_r0h	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r0l_r0h =$/;"	v
m32c_cgen_opval_h_r0l_r0h_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r0l_r0h_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r1	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r1 =$/;"	v
m32c_cgen_opval_h_r1_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r1_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r1h	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r1h =$/;"	v
m32c_cgen_opval_h_r1h_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r1h_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r1l	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r1l =$/;"	v
m32c_cgen_opval_h_r1l_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r1l_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r1r2r0	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r1r2r0 =$/;"	v
m32c_cgen_opval_h_r1r2r0_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r1r2r0_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r2	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r2 =$/;"	v
m32c_cgen_opval_h_r2_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r2_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r2r0	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r2r0 =$/;"	v
m32c_cgen_opval_h_r2r0_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r2r0_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r3	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r3 =$/;"	v
m32c_cgen_opval_h_r3_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r3_entries[] =$/;"	v	file:
m32c_cgen_opval_h_r3r1	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_r3r1 =$/;"	v
m32c_cgen_opval_h_r3r1_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_r3r1_entries[] =$/;"	v	file:
m32c_cgen_opval_h_shimm	opcodes/m32c-desc.c	/^CGEN_KEYWORD m32c_cgen_opval_h_shimm =$/;"	v
m32c_cgen_opval_h_shimm_entries	opcodes/m32c-desc.c	/^static CGEN_KEYWORD_ENTRY m32c_cgen_opval_h_shimm_entries[] =$/;"	v	file:
m32c_cgen_parse_handlers	opcodes/m32c-asm.c	/^cgen_parse_fn * const m32c_cgen_parse_handlers[] =$/;"	v
m32c_cgen_parse_operand	opcodes/m32c-asm.c	/^m32c_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_print_handlers	opcodes/m32c-dis.c	/^cgen_print_fn * const m32c_cgen_print_handlers[] =$/;"	v
m32c_cgen_print_operand	opcodes/m32c-dis.c	/^m32c_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
m32c_cgen_rebuild_tables	opcodes/m32c-desc.c	/^m32c_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
m32c_cgen_set_int_operand	opcodes/m32c-ibld.c	/^m32c_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32c_cgen_set_vma_operand	opcodes/m32c-ibld.c	/^m32c_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32c_console_ifd	sim/m32c/mem.c	/^int m32c_console_ifd = 0;$/;"	v
m32c_console_ofd	sim/m32c/mem.c	/^int m32c_console_ofd = 1;$/;"	v
m32c_cpu	sim/m32c/reg.c	/^int m32c_cpu = 0;$/;"	v
m32c_debug_info_reg_to_regnum	gdb/m32c-tdep.c	/^m32c_debug_info_reg_to_regnum (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m32c_decode_sd23	gdb/m32c-tdep.c	/^m32c_decode_sd23 (struct m32c_pv_state *st, int code, int size, int ind)$/;"	f	file:
m32c_decode_srcdest4	gdb/m32c-tdep.c	/^m32c_decode_srcdest4 (struct m32c_pv_state *st,$/;"	f	file:
m32c_disassemble	sim/m32c/main.c	/^int m32c_disassemble = 0;$/;"	v
m32c_dma_reggroup	gdb/m32c-tdep.c	/^static struct reggroup *m32c_dma_reggroup;$/;"	v	typeref:struct:reggroup	file:
m32c_dummy_id	gdb/m32c-tdep.c	/^m32c_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
m32c_dump_all_registers	sim/m32c/reg.c	/^m32c_dump_all_registers (void)$/;"	f
m32c_elf_always_size_sections	bfd/elf32-m32c.c	/^m32c_elf_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32c_elf_check_relocs	bfd/elf32-m32c.c	/^m32c_elf_check_relocs$/;"	f	file:
m32c_elf_finish_dynamic_sections	bfd/elf32-m32c.c	/^m32c_elf_finish_dynamic_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32c_elf_howto_table	bfd/elf32-m32c.c	/^static reloc_howto_type m32c_elf_howto_table [] =$/;"	v	file:
m32c_elf_merge_private_bfd_data	bfd/elf32-m32c.c	/^m32c_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
m32c_elf_object_p	bfd/elf32-m32c.c	/^m32c_elf_object_p (bfd *abfd)$/;"	f	file:
m32c_elf_print_private_bfd_data	bfd/elf32-m32c.c	/^m32c_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
m32c_elf_relax_delete_bytes	bfd/elf32-m32c.c	/^m32c_elf_relax_delete_bytes$/;"	f	file:
m32c_elf_relax_plt_section	bfd/elf32-m32c.c	/^m32c_elf_relax_plt_section (asection *splt,$/;"	f	file:
m32c_elf_relax_section	bfd/elf32-m32c.c	/^m32c_elf_relax_section$/;"	f	file:
m32c_elf_relocate_section	bfd/elf32-m32c.c	/^m32c_elf_relocate_section$/;"	f	file:
m32c_elf_set_private_flags	bfd/elf32-m32c.c	/^m32c_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
m32c_find_part	gdb/m32c-tdep.c	/^m32c_find_part (struct m32c_reg *reg, int *offset_p, int *len_p)$/;"	f	file:
m32c_frame_base	gdb/m32c-tdep.c	/^m32c_frame_base (struct frame_info *this_frame,$/;"	f	file:
m32c_gdbarch_init	gdb/m32c-tdep.c	/^m32c_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
m32c_get_dest23	gdb/m32c-tdep.c	/^m32c_get_dest23 (unsigned char *i)$/;"	f	file:
m32c_get_reloc	bfd/elf32-m32c.c	/^m32c_get_reloc (long reloc)$/;"	f
m32c_get_src23	gdb/m32c-tdep.c	/^m32c_get_src23 (unsigned char *i)$/;"	f	file:
m32c_info_to_howto_rela	bfd/elf32-m32c.c	/^m32c_info_to_howto_rela (bfd *               abfd,$/;"	f	file:
m32c_is_1st_arg_reg	gdb/m32c-tdep.c	/^m32c_is_1st_arg_reg (struct m32c_pv_state *state, pv_t value)$/;"	f	file:
m32c_is_arg_reg	gdb/m32c-tdep.c	/^m32c_is_arg_reg (struct m32c_pv_state *state, pv_t value)$/;"	f	file:
m32c_is_arg_spill	gdb/m32c-tdep.c	/^m32c_is_arg_spill (struct m32c_pv_state *st, $/;"	f	file:
m32c_is_struct_return	gdb/m32c-tdep.c	/^m32c_is_struct_return (struct m32c_pv_state *st,$/;"	f	file:
m32c_load	sim/m32c/load.c	/^m32c_load (bfd * prog)$/;"	f
m32c_m16c_address_to_pointer	gdb/m32c-tdep.c	/^m32c_m16c_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
m32c_m16c_pointer_to_address	gdb/m32c-tdep.c	/^m32c_m16c_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
m32c_next_byte	gdb/m32c-tdep.c	/^m32c_next_byte (struct m32c_pv_state *st)$/;"	f	file:
m32c_offset_for_reloc	bfd/elf32-m32c.c	/^m32c_offset_for_reloc (bfd *abfd,$/;"	f	file:
m32c_opcode_pc	sim/m32c/reg.c	/^int m32c_opcode_pc;$/;"	v
m32c_part_read	gdb/m32c-tdep.c	/^m32c_part_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_part_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_part_read;$/;"	v	file:
m32c_part_write	gdb/m32c-tdep.c	/^m32c_part_write (struct m32c_reg *reg, struct regcache *cache,$/;"	f	file:
m32c_part_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_part_write;$/;"	v	file:
m32c_prev_register	gdb/m32c-tdep.c	/^m32c_prev_register (struct frame_info *this_frame,$/;"	f	file:
m32c_prologue	gdb/m32c-tdep.c	/^struct m32c_prologue$/;"	s	file:
m32c_prologue_kind	gdb/m32c-tdep.c	/^enum m32c_prologue_kind$/;"	g	file:
m32c_pseudo_register_read	gdb/m32c-tdep.c	/^m32c_pseudo_register_read (struct gdbarch *arch,$/;"	f	file:
m32c_pseudo_register_write	gdb/m32c-tdep.c	/^m32c_pseudo_register_write (struct gdbarch *arch,$/;"	f	file:
m32c_push_dummy_call	gdb/m32c-tdep.c	/^m32c_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m32c_pushm_is_reg_save	gdb/m32c-tdep.c	/^m32c_pushm_is_reg_save (struct m32c_pv_state *st, int src)$/;"	f	file:
m32c_pv_enter	gdb/m32c-tdep.c	/^m32c_pv_enter (struct m32c_pv_state *state, int size)$/;"	f	file:
m32c_pv_push	gdb/m32c-tdep.c	/^m32c_pv_push (struct m32c_pv_state *state, pv_t value, int size)$/;"	f	file:
m32c_pv_pushm	gdb/m32c-tdep.c	/^m32c_pv_pushm (struct m32c_pv_state *state, int src)$/;"	f	file:
m32c_pv_pushm_one	gdb/m32c-tdep.c	/^m32c_pv_pushm_one (struct m32c_pv_state *state, pv_t reg,$/;"	f	file:
m32c_pv_state	gdb/m32c-tdep.c	/^struct m32c_pv_state$/;"	s	file:
m32c_r3r2r1r0_read	gdb/m32c-tdep.c	/^m32c_r3r2r1r0_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_r3r2r1r0_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_r3r2r1r0_read;$/;"	v	file:
m32c_r3r2r1r0_write	gdb/m32c-tdep.c	/^m32c_r3r2r1r0_write (struct m32c_reg *reg, struct regcache *cache,$/;"	f	file:
m32c_r3r2r1r0_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_r3r2r1r0_write;$/;"	v	file:
m32c_raw_read	gdb/m32c-tdep.c	/^m32c_raw_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_raw_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_raw_read;$/;"	v	file:
m32c_raw_write	gdb/m32c-tdep.c	/^m32c_raw_write (struct m32c_reg *reg, struct regcache *cache,$/;"	f	file:
m32c_raw_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_raw_write;$/;"	v	file:
m32c_read_flg	gdb/m32c-tdep.c	/^m32c_read_flg (readable_regcache *cache)$/;"	f	file:
m32c_read_reg_t	gdb/m32c-tdep.c	/^typedef enum register_status (m32c_read_reg_t) (struct m32c_reg *reg,$/;"	t	typeref:enum:m32c_read_reg_t	file:
m32c_reg	gdb/m32c-tdep.c	/^struct m32c_reg$/;"	s	file:
m32c_reg_arg_type	gdb/m32c-tdep.c	/^m32c_reg_arg_type (struct type *type)$/;"	f	file:
m32c_register_name	gdb/m32c-tdep.c	/^m32c_register_name (struct gdbarch *gdbarch, int num)$/;"	f	file:
m32c_register_reggroup_p	gdb/m32c-tdep.c	/^m32c_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
m32c_register_sim_regno	gdb/m32c-tdep.c	/^m32c_register_sim_regno (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m32c_register_type	gdb/m32c-tdep.c	/^m32c_register_type (struct gdbarch *arch, int reg_nr)$/;"	f	file:
m32c_relax_plt_check	bfd/elf32-m32c.c	/^m32c_relax_plt_check (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
m32c_relax_plt_realloc	bfd/elf32-m32c.c	/^m32c_relax_plt_realloc (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
m32c_reloc_map	bfd/elf32-m32c.c	/^static const struct m32c_reloc_map m32c_reloc_map [] =$/;"	v	typeref:struct:m32c_reloc_map	file:
m32c_reloc_map	bfd/elf32-m32c.c	/^struct m32c_reloc_map$/;"	s	file:
m32c_reloc_name_lookup	bfd/elf32-m32c.c	/^m32c_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
m32c_reloc_type_lookup	bfd/elf32-m32c.c	/^m32c_reloc_type_lookup$/;"	f	file:
m32c_reloc_val	bfd/elf32-m32c.c	/^  unsigned int m32c_reloc_val;$/;"	m	struct:m32c_reloc_map	file:
m32c_return_by_passed_buf	gdb/m32c-tdep.c	/^m32c_return_by_passed_buf (struct type *type)$/;"	f	file:
m32c_return_value	gdb/m32c-tdep.c	/^m32c_return_value (struct gdbarch *gdbarch,$/;"	f	file:
m32c_sb_read	gdb/m32c-tdep.c	/^m32c_sb_read (struct m32c_reg *reg, readable_regcache *cache, gdb_byte *buf)$/;"	f	file:
m32c_sb_read	gdb/m32c-tdep.c	/^static m32c_read_reg_t m32c_sb_read;$/;"	v	file:
m32c_sb_write	gdb/m32c-tdep.c	/^m32c_sb_write (struct m32c_reg *reg, struct regcache *cache, const gdb_byte *buf)$/;"	f	file:
m32c_sb_write	gdb/m32c-tdep.c	/^static m32c_write_reg_t m32c_sb_write;$/;"	v	file:
m32c_scan	bfd/cpu-m32c.c	/^m32c_scan (const bfd_arch_info_type * info, const char * string)$/;"	f	file:
m32c_sdisp16	gdb/m32c-tdep.c	/^m32c_sdisp16 (struct m32c_pv_state *st)$/;"	f	file:
m32c_sdisp8	gdb/m32c-tdep.c	/^m32c_sdisp8 (struct m32c_pv_state *st)$/;"	f	file:
m32c_set_cpu	sim/m32c/reg.c	/^m32c_set_cpu (int cpu)$/;"	f
m32c_set_mach	sim/m32c/load.c	/^m32c_set_mach (unsigned long mach)$/;"	f
m32c_sign_ext	gdb/m32c-tdep.c	/^m32c_sign_ext (int v, int bits)$/;"	f	file:
m32c_signal_to_target	sim/m32c/gdb-if.c	/^m32c_signal_to_target (int m32c)$/;"	f	file:
m32c_sim_reg	include/gdb/sim-m32c.h	/^enum m32c_sim_reg {$/;"	g
m32c_sim_reg_a0_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_a0_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_a0_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_a0_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_a1_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_a1_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_a1_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_a1_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dct0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dct0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dct1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dct1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dma0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dma0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dma1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dma1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dmd0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dmd0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dmd1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dmd1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dra0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dra0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dra1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dra1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_drc0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_drc0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_drc1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_drc1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dsa0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dsa0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_dsa1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_dsa1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_fb_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_fb_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_fb_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_fb_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_flg	include/gdb/sim-m32c.h	/^  m32c_sim_reg_flg,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_intb	include/gdb/sim-m32c.h	/^  m32c_sim_reg_intb,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_isp	include/gdb/sim-m32c.h	/^  m32c_sim_reg_isp,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_num_regs	include/gdb/sim-m32c.h	/^  m32c_sim_reg_num_regs$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_pc	include/gdb/sim-m32c.h	/^  m32c_sim_reg_pc,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r0_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r0_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r0_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r0_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r1_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r1_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r1_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r1_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r2_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r2_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r2_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r2_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r3_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r3_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_r3_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_r3_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_sb_bank0	include/gdb/sim-m32c.h	/^  m32c_sim_reg_sb_bank0,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_sb_bank1	include/gdb/sim-m32c.h	/^  m32c_sim_reg_sb_bank1,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_svf	include/gdb/sim-m32c.h	/^  m32c_sim_reg_svf,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_svp	include/gdb/sim-m32c.h	/^  m32c_sim_reg_svp,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_usp	include/gdb/sim-m32c.h	/^  m32c_sim_reg_usp,$/;"	e	enum:m32c_sim_reg
m32c_sim_reg_vct	include/gdb/sim-m32c.h	/^  m32c_sim_reg_vct,$/;"	e	enum:m32c_sim_reg
m32c_sim_restore_console	sim/m32c/mem.c	/^m32c_sim_restore_console (void)$/;"	f
m32c_skip_prologue	gdb/m32c-tdep.c	/^m32c_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR ip)$/;"	f	file:
m32c_skip_trampoline_code	gdb/m32c-tdep.c	/^m32c_skip_trampoline_code (struct frame_info *frame, CORE_ADDR stop_pc)$/;"	f	file:
m32c_srcdest_fetch	gdb/m32c-tdep.c	/^m32c_srcdest_fetch (struct m32c_pv_state *state, struct srcdest loc, int size)$/;"	f	file:
m32c_srcdest_store	gdb/m32c-tdep.c	/^m32c_srcdest_store (struct m32c_pv_state *state, struct srcdest loc,$/;"	f	file:
m32c_syscall	sim/m32c/syscalls.c	/^m32c_syscall (int id)$/;"	f
m32c_this_id	gdb/m32c-tdep.c	/^m32c_this_id (struct frame_info *this_frame,$/;"	f	file:
m32c_udisp16	gdb/m32c-tdep.c	/^m32c_udisp16 (struct m32c_pv_state *st)$/;"	f	file:
m32c_udisp24	gdb/m32c-tdep.c	/^m32c_udisp24 (struct m32c_pv_state *st)$/;"	f	file:
m32c_udisp8	gdb/m32c-tdep.c	/^m32c_udisp8 (struct m32c_pv_state *st)$/;"	f	file:
m32c_unwind	gdb/m32c-tdep.c	/^static const struct frame_unwind m32c_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
m32c_unwind_pc	gdb/m32c-tdep.c	/^m32c_unwind_pc (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
m32c_unwind_sp	gdb/m32c-tdep.c	/^m32c_unwind_sp (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
m32c_use_raw_console	sim/m32c/mem.c	/^int m32c_use_raw_console = 0;$/;"	v
m32c_virtual_frame_pointer	gdb/m32c-tdep.c	/^m32c_virtual_frame_pointer (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
m32c_write_reg_t	gdb/m32c-tdep.c	/^typedef enum register_status (m32c_write_reg_t) (struct m32c_reg *reg,$/;"	t	typeref:enum:m32c_write_reg_t	file:
m32r2_init_cpu	sim/m32r/model2.c	/^m32r2_init_cpu (SIM_CPU *cpu)$/;"	f	file:
m32r2_mach	sim/m32r/model2.c	/^const SIM_MACH m32r2_mach =$/;"	v
m32r2_model_init	sim/m32r/model2.c	/^m32r2_model_init (SIM_CPU *cpu)$/;"	f	file:
m32r2_models	sim/m32r/model2.c	/^static const SIM_MODEL m32r2_models[] =$/;"	v	file:
m32r2_timing	sim/m32r/model2.c	/^static const INSN_TIMING m32r2_timing[] = {$/;"	v	file:
m32r2f_decode	sim/m32r/decode2.c	/^m32r2f_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
m32r2f_fetch_register	sim/m32r/m32r2.c	/^m32r2f_fetch_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m32r2f_get_idata	sim/m32r/model2.c	/^m32r2f_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
m32r2f_h_accum_get	sim/m32r/cpu2.c	/^m32r2f_h_accum_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_accum_get_handler	sim/m32r/m32r2.c	/^m32r2f_h_accum_get_handler (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_accum_set	sim/m32r/cpu2.c	/^m32r2f_h_accum_set (SIM_CPU *current_cpu, DI newval)$/;"	f
m32r2f_h_accum_set_handler	sim/m32r/m32r2.c	/^m32r2f_h_accum_set_handler (SIM_CPU *current_cpu, DI newval)$/;"	f
m32r2f_h_accums_get	sim/m32r/cpu2.c	/^m32r2f_h_accums_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32r2f_h_accums_get_handler	sim/m32r/m32r2.c	/^m32r2f_h_accums_get_handler (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32r2f_h_accums_set	sim/m32r/cpu2.c	/^m32r2f_h_accums_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
m32r2f_h_accums_set_handler	sim/m32r/m32r2.c	/^m32r2f_h_accums_set_handler (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
m32r2f_h_bbpsw_get	sim/m32r/cpu2.c	/^m32r2f_h_bbpsw_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_bbpsw_set	sim/m32r/cpu2.c	/^m32r2f_h_bbpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32r2f_h_bpsw_get	sim/m32r/cpu2.c	/^m32r2f_h_bpsw_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_bpsw_set	sim/m32r/cpu2.c	/^m32r2f_h_bpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32r2f_h_cond_get	sim/m32r/cpu2.c	/^m32r2f_h_cond_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_cond_set	sim/m32r/cpu2.c	/^m32r2f_h_cond_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32r2f_h_cr_get	sim/m32r/cpu2.c	/^m32r2f_h_cr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32r2f_h_cr_get_handler	sim/m32r/m32r2.c	/^m32r2f_h_cr_get_handler (SIM_CPU *current_cpu, UINT cr)$/;"	f
m32r2f_h_cr_set	sim/m32r/cpu2.c	/^m32r2f_h_cr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
m32r2f_h_cr_set_handler	sim/m32r/m32r2.c	/^m32r2f_h_cr_set_handler (SIM_CPU *current_cpu, UINT cr, USI newval)$/;"	f
m32r2f_h_gr_get	sim/m32r/cpu2.c	/^m32r2f_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32r2f_h_gr_set	sim/m32r/cpu2.c	/^m32r2f_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
m32r2f_h_lock_get	sim/m32r/cpu2.c	/^m32r2f_h_lock_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_lock_set	sim/m32r/cpu2.c	/^m32r2f_h_lock_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32r2f_h_pc_get	sim/m32r/cpu2.c	/^m32r2f_h_pc_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_pc_set	sim/m32r/cpu2.c	/^m32r2f_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
m32r2f_h_psw_get	sim/m32r/cpu2.c	/^m32r2f_h_psw_get (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_psw_get_handler	sim/m32r/m32r2.c	/^m32r2f_h_psw_get_handler (SIM_CPU *current_cpu)$/;"	f
m32r2f_h_psw_set	sim/m32r/cpu2.c	/^m32r2f_h_psw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32r2f_h_psw_set_handler	sim/m32r/m32r2.c	/^m32r2f_h_psw_set_handler (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32r2f_imp_properties	sim/m32r/model2.c	/^static const SIM_MACH_IMP_PROPERTIES m32r2f_imp_properties =$/;"	v	file:
m32r2f_init_idesc_table	sim/m32r/decode2.c	/^m32r2f_init_idesc_table (SIM_CPU *cpu)$/;"	f
m32r2f_insn_data	sim/m32r/decode2.c	/^static IDESC m32r2f_insn_data[M32R2F_INSN__MAX];$/;"	v	file:
m32r2f_insn_sem	sim/m32r/decode2.c	/^static const struct insn_sem m32r2f_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
m32r2f_insn_sem_invalid	sim/m32r/decode2.c	/^static const struct insn_sem m32r2f_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
m32r2f_insn_type	sim/m32r/decode2.h	/^typedef enum m32r2f_insn_type {$/;"	g
m32r2f_model_insn_after	sim/m32r/m32r2.c	/^m32r2f_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
m32r2f_model_insn_before	sim/m32r/m32r2.c	/^m32r2f_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
m32r2f_model_m32r2_u_cmp	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_cmp (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_model_m32r2_u_cti	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_cti (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_model_m32r2_u_exec	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_model_m32r2_u_load	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_model_m32r2_u_mac	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_mac (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_model_m32r2_u_store	sim/m32r/m32r2.c	/^m32r2f_model_m32r2_u_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32r2f_prepare_run	sim/m32r/model2.c	/^m32r2f_prepare_run (SIM_CPU *cpu)$/;"	f	file:
m32r2f_record_trace_results	sim/m32r/cpu2.c	/^m32r2f_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
m32r2f_sfmt_type	sim/m32r/decode2.h	/^typedef enum m32r2f_sfmt_type {$/;"	g
m32r2f_store_register	sim/m32r/m32r2.c	/^m32r2f_store_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m32r_arch_setup	gdb/gdbserver/linux-m32r-low.c	/^m32r_arch_setup (void)$/;"	f	file:
m32r_breakpoint	gdb/gdbserver/linux-m32r-low.c	/^static const unsigned short m32r_breakpoint = 0x10f1;$/;"	v	file:
m32r_breakpoint_at	gdb/gdbserver/linux-m32r-low.c	/^m32r_breakpoint_at (CORE_ADDR where)$/;"	f	file:
m32r_breakpoint_kind_from_pc	gdb/m32r-tdep.c	/^m32r_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
m32r_breakpoint_len	gdb/gdbserver/linux-m32r-low.c	57;"	d	file:
m32r_cache_finish	sim/m32r/dv-m32r_cache.c	/^m32r_cache_finish (struct hw *me)$/;"	f	file:
m32r_cache_hw	sim/m32r/dv-m32r_cache.c	/^struct m32r_cache_hw$/;"	s	file:
m32r_cannot_fetch_register	gdb/gdbserver/linux-m32r-low.c	/^m32r_cannot_fetch_register (int regno)$/;"	f	file:
m32r_cannot_store_register	gdb/gdbserver/linux-m32r-low.c	/^m32r_cannot_store_register (int regno)$/;"	f	file:
m32r_cgen_assemble_insn	opcodes/m32r-asm.c	/^m32r_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
m32r_cgen_build_insn_regex	opcodes/m32r-asm.c	/^m32r_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
m32r_cgen_cpu_close	opcodes/m32r-desc.c	/^m32r_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_cpu_open	opcodes/m32r-desc.c	/^m32r_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
m32r_cgen_cpu_open_1	opcodes/m32r-desc.c	/^m32r_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
m32r_cgen_dis_hash	opcodes/m32r-opc.c	/^m32r_cgen_dis_hash (const char * buf ATTRIBUTE_UNUSED, CGEN_INSN_INT value)$/;"	f
m32r_cgen_extract_handlers	opcodes/m32r-ibld.c	/^cgen_extract_fn * const m32r_cgen_extract_handlers[] =$/;"	v
m32r_cgen_extract_operand	opcodes/m32r-ibld.c	/^m32r_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
m32r_cgen_get_int_operand	opcodes/m32r-ibld.c	/^m32r_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32r_cgen_get_vma_operand	opcodes/m32r-ibld.c	/^m32r_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32r_cgen_hardware_attr_table	opcodes/m32r-desc.c	/^const CGEN_ATTR_TABLE m32r_cgen_hardware_attr_table[] =$/;"	v
m32r_cgen_hw_table	opcodes/m32r-desc.c	/^const CGEN_HW_ENTRY m32r_cgen_hw_table[] =$/;"	v
m32r_cgen_ifield_attr_table	opcodes/m32r-desc.c	/^const CGEN_ATTR_TABLE m32r_cgen_ifield_attr_table[] =$/;"	v
m32r_cgen_ifld_table	opcodes/m32r-desc.c	/^const CGEN_IFLD m32r_cgen_ifld_table[] =$/;"	v
m32r_cgen_init_asm	opcodes/m32r-asm.c	/^m32r_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_init_dis	opcodes/m32r-dis.c	/^m32r_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_init_ibld_table	opcodes/m32r-ibld.c	/^m32r_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_init_opcode_table	opcodes/m32r-opc.c	/^m32r_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_init_opinst_table	opcodes/m32r-opinst.c	/^m32r_cgen_init_opinst_table (CGEN_CPU_DESC cd)$/;"	f
m32r_cgen_insert_handlers	opcodes/m32r-ibld.c	/^cgen_insert_fn * const m32r_cgen_insert_handlers[] =$/;"	v
m32r_cgen_insert_operand	opcodes/m32r-ibld.c	/^m32r_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
m32r_cgen_insn_attr_table	opcodes/m32r-desc.c	/^const CGEN_ATTR_TABLE m32r_cgen_insn_attr_table[] =$/;"	v
m32r_cgen_insn_opcode_table	opcodes/m32r-opc.c	/^static const CGEN_OPCODE m32r_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
m32r_cgen_insn_table	opcodes/m32r-desc.c	/^static const CGEN_IBASE m32r_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
m32r_cgen_isa_table	opcodes/m32r-desc.c	/^static const CGEN_ISA m32r_cgen_isa_table[] = {$/;"	v	file:
m32r_cgen_mach_table	opcodes/m32r-desc.c	/^static const CGEN_MACH m32r_cgen_mach_table[] = {$/;"	v	file:
m32r_cgen_macro_insn_opcode_table	opcodes/m32r-opc.c	/^static const CGEN_OPCODE m32r_cgen_macro_insn_opcode_table[] =$/;"	v	file:
m32r_cgen_macro_insn_table	opcodes/m32r-opc.c	/^static const CGEN_IBASE m32r_cgen_macro_insn_table[] =$/;"	v	file:
m32r_cgen_operand_attr_table	opcodes/m32r-desc.c	/^const CGEN_ATTR_TABLE m32r_cgen_operand_attr_table[] =$/;"	v
m32r_cgen_operand_table	opcodes/m32r-desc.c	/^const CGEN_OPERAND m32r_cgen_operand_table[] =$/;"	v
m32r_cgen_opinst_table	opcodes/m32r-opinst.c	/^static const CGEN_OPINST *m32r_cgen_opinst_table[MAX_INSNS] = {$/;"	v	file:
m32r_cgen_opval_cr_names	opcodes/m32r-desc.c	/^CGEN_KEYWORD m32r_cgen_opval_cr_names =$/;"	v
m32r_cgen_opval_cr_names_entries	opcodes/m32r-desc.c	/^static CGEN_KEYWORD_ENTRY m32r_cgen_opval_cr_names_entries[] =$/;"	v	file:
m32r_cgen_opval_gr_names	opcodes/m32r-desc.c	/^CGEN_KEYWORD m32r_cgen_opval_gr_names =$/;"	v
m32r_cgen_opval_gr_names_entries	opcodes/m32r-desc.c	/^static CGEN_KEYWORD_ENTRY m32r_cgen_opval_gr_names_entries[] =$/;"	v	file:
m32r_cgen_opval_h_accums	opcodes/m32r-desc.c	/^CGEN_KEYWORD m32r_cgen_opval_h_accums =$/;"	v
m32r_cgen_opval_h_accums_entries	opcodes/m32r-desc.c	/^static CGEN_KEYWORD_ENTRY m32r_cgen_opval_h_accums_entries[] =$/;"	v	file:
m32r_cgen_parse_handlers	opcodes/m32r-asm.c	/^cgen_parse_fn * const m32r_cgen_parse_handlers[] =$/;"	v
m32r_cgen_parse_operand	opcodes/m32r-asm.c	/^m32r_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
m32r_cgen_print_handlers	opcodes/m32r-dis.c	/^cgen_print_fn * const m32r_cgen_print_handlers[] =$/;"	v
m32r_cgen_print_operand	opcodes/m32r-dis.c	/^m32r_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
m32r_cgen_rebuild_tables	opcodes/m32r-desc.c	/^m32r_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
m32r_cgen_set_int_operand	opcodes/m32r-ibld.c	/^m32r_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32r_cgen_set_vma_operand	opcodes/m32r-ibld.c	/^m32r_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
m32r_core_signal	sim/m32r/traps-linux.c	/^m32r_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
m32r_core_signal	sim/m32r/traps.c	/^m32r_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
m32r_d_model_init	sim/m32r/model.c	/^m32r_d_model_init (SIM_CPU *cpu)$/;"	f	file:
m32r_d_timing	sim/m32r/model.c	/^static const INSN_TIMING m32r_d_timing[] = {$/;"	v	file:
m32r_decode_gdb_ctrl_regnum	sim/m32r/m32r.c	/^m32r_decode_gdb_ctrl_regnum (int gdb_regnum)$/;"	f
m32r_dummy_id	gdb/m32r-tdep.c	/^m32r_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
m32r_elf_10_pcrel_reloc	bfd/elf32-m32r.c	/^m32r_elf_10_pcrel_reloc (bfd * abfd,$/;"	f	file:
m32r_elf_add_symbol_hook	bfd/elf32-m32r.c	/^m32r_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
m32r_elf_adjust_dynamic_symbol	bfd/elf32-m32r.c	/^m32r_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
m32r_elf_check_relocs	bfd/elf32-m32r.c	/^m32r_elf_check_relocs (bfd *abfd,$/;"	f	file:
m32r_elf_copy_indirect_symbol	bfd/elf32-m32r.c	/^m32r_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
m32r_elf_create_dynamic_sections	bfd/elf32-m32r.c	/^m32r_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
m32r_elf_do_10_pcrel_reloc	bfd/elf32-m32r.c	/^m32r_elf_do_10_pcrel_reloc (bfd *abfd,$/;"	f	file:
m32r_elf_final_sda_base	bfd/elf32-m32r.c	/^m32r_elf_final_sda_base (bfd *output_bfd,$/;"	f	file:
m32r_elf_final_write_processing	bfd/elf32-m32r.c	/^m32r_elf_final_write_processing (bfd *abfd,$/;"	f	file:
m32r_elf_finish_dynamic_sections	bfd/elf32-m32r.c	/^m32r_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
m32r_elf_finish_dynamic_symbol	bfd/elf32-m32r.c	/^m32r_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
m32r_elf_gc_mark_hook	bfd/elf32-m32r.c	/^m32r_elf_gc_mark_hook (asection *sec,$/;"	f	file:
m32r_elf_generic_reloc	bfd/elf32-m32r.c	/^m32r_elf_generic_reloc (bfd *input_bfd,$/;"	f	file:
m32r_elf_hash_table	bfd/elf32-m32r.c	1535;"	d	file:
m32r_elf_hi16_reloc	bfd/elf32-m32r.c	/^m32r_elf_hi16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_elf_howto_table	bfd/elf32-m32r.c	/^static reloc_howto_type m32r_elf_howto_table[] =$/;"	v	file:
m32r_elf_link_hash_newfunc	bfd/elf32-m32r.c	/^m32r_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
m32r_elf_link_hash_table_create	bfd/elf32-m32r.c	/^m32r_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
m32r_elf_link_hash_traverse	bfd/elf32-m32r.c	1527;"	d	file:
m32r_elf_lo16_reloc	bfd/elf32-m32r.c	/^m32r_elf_lo16_reloc (bfd *input_bfd,$/;"	f	file:
m32r_elf_merge_private_bfd_data	bfd/elf32-m32r.c	/^m32r_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
m32r_elf_object_p	bfd/elf32-m32r.c	/^m32r_elf_object_p (bfd *abfd)$/;"	f	file:
m32r_elf_print_private_bfd_data	bfd/elf32-m32r.c	/^m32r_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
m32r_elf_reloc_type_class	bfd/elf32-m32r.c	/^m32r_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_elf_relocate_hi16	bfd/elf32-m32r.c	/^m32r_elf_relocate_hi16 (bfd *input_bfd,$/;"	f	file:
m32r_elf_relocate_section	bfd/elf32-m32r.c	/^m32r_elf_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_elf_scom_section	bfd/elf32-m32r.c	/^static asection m32r_elf_scom_section;$/;"	v	file:
m32r_elf_scom_symbol	bfd/elf32-m32r.c	/^static asymbol m32r_elf_scom_symbol;$/;"	v	file:
m32r_elf_scom_symbol_ptr	bfd/elf32-m32r.c	/^static asymbol *m32r_elf_scom_symbol_ptr;$/;"	v	file:
m32r_elf_sda16_reloc	bfd/elf32-m32r.c	/^m32r_elf_sda16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_elf_set_private_flags	bfd/elf32-m32r.c	/^m32r_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
m32r_elf_size_dynamic_sections	bfd/elf32-m32r.c	/^m32r_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_elf_special_sections	bfd/elf32-m32r.c	/^static const struct bfd_elf_special_section m32r_elf_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
m32r_extract_return_value	gdb/m32r-tdep.c	/^m32r_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m32r_frame_align	gdb/m32r-tdep.c	/^m32r_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
m32r_frame_base	gdb/m32r-tdep.c	/^static const struct frame_base m32r_frame_base = {$/;"	v	typeref:struct:frame_base	file:
m32r_frame_base_address	gdb/m32r-tdep.c	/^m32r_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
m32r_frame_cache	gdb/m32r-linux-tdep.c	/^struct m32r_frame_cache$/;"	s	file:
m32r_frame_prev_register	gdb/m32r-tdep.c	/^m32r_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
m32r_frame_this_id	gdb/m32r-tdep.c	/^m32r_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
m32r_frame_unwind	gdb/m32r-tdep.c	/^static const struct frame_unwind m32r_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
m32r_frame_unwind_cache	gdb/m32r-tdep.c	/^m32r_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
m32r_gdbarch_init	gdb/m32r-tdep.c	/^m32r_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
m32r_gdbarch_init	gdb/m32r-tdep.c	/^static gdbarch_init_ftype m32r_gdbarch_init;$/;"	v	file:
m32r_hi16	bfd/elf32-m32r.c	/^struct m32r_hi16$/;"	s	file:
m32r_hi16_list	bfd/elf32-m32r.c	/^static struct m32r_hi16 *m32r_hi16_list;$/;"	v	typeref:struct:m32r_hi16	file:
m32r_info_to_howto	bfd/elf32-m32r.c	/^m32r_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_info_to_howto_rel	bfd/elf32-m32r.c	/^m32r_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
m32r_init_cpu	sim/m32r/model.c	/^m32r_init_cpu (SIM_CPU *cpu)$/;"	f	file:
m32r_linux_collect_gregset	gdb/m32r-linux-tdep.c	/^m32r_linux_collect_gregset (const struct regset *regset,$/;"	f	file:
m32r_linux_gregset	gdb/m32r-linux-tdep.c	/^static const struct regset m32r_linux_gregset = {$/;"	v	typeref:struct:regset	file:
m32r_linux_init_abi	gdb/m32r-linux-tdep.c	/^m32r_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
m32r_linux_iterate_over_regset_sections	gdb/m32r-linux-tdep.c	/^m32r_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
m32r_linux_pc_in_sigtramp	gdb/m32r-linux-tdep.c	/^m32r_linux_pc_in_sigtramp (CORE_ADDR pc, const char *name,$/;"	f	file:
m32r_linux_rt_sigtramp_start	gdb/m32r-linux-tdep.c	/^m32r_linux_rt_sigtramp_start (CORE_ADDR pc, struct frame_info *this_frame)$/;"	f	file:
m32r_linux_sc_reg_offset	gdb/m32r-linux-tdep.c	/^static int m32r_linux_sc_reg_offset[] = {$/;"	v	file:
m32r_linux_sigtramp_frame_cache	gdb/m32r-linux-tdep.c	/^m32r_linux_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
m32r_linux_sigtramp_frame_prev_register	gdb/m32r-linux-tdep.c	/^m32r_linux_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
m32r_linux_sigtramp_frame_sniffer	gdb/m32r-linux-tdep.c	/^m32r_linux_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
m32r_linux_sigtramp_frame_this_id	gdb/m32r-linux-tdep.c	/^m32r_linux_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
m32r_linux_sigtramp_frame_unwind	gdb/m32r-linux-tdep.c	/^static const struct frame_unwind m32r_linux_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
m32r_linux_sigtramp_start	gdb/m32r-linux-tdep.c	/^m32r_linux_sigtramp_start (CORE_ADDR pc, struct frame_info *this_frame)$/;"	f	file:
m32r_linux_supply_gregset	gdb/m32r-linux-tdep.c	/^m32r_linux_supply_gregset (const struct regset *regset,$/;"	f	file:
m32r_mach	sim/m32r/model.c	/^const SIM_MACH m32r_mach =$/;"	v
m32r_memory_insert_breakpoint	gdb/m32r-tdep.c	/^m32r_memory_insert_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
m32r_memory_remove_breakpoint	gdb/m32r-tdep.c	/^m32r_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
m32r_misc_profile	sim/m32r/sim-main.h	/^  M32R_MISC_PROFILE m32r_misc_profile;$/;"	m	struct:_sim_cpu
m32r_models	sim/m32r/model.c	/^static const SIM_MODEL m32r_models[] =$/;"	v	file:
m32r_num_regs	gdb/gdbserver/linux-m32r-low.c	30;"	d	file:
m32r_pt_regs_offset	gdb/m32r-linux-tdep.c	/^static int m32r_pt_regs_offset[] = {$/;"	v	file:
m32r_push_dummy_call	gdb/m32r-tdep.c	/^m32r_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m32r_register_name	gdb/m32r-tdep.c	/^m32r_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m32r_register_names	gdb/m32r-tdep.c	/^static const char *m32r_register_names[] = {$/;"	v	file:
m32r_register_type	gdb/m32r-tdep.c	/^m32r_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m32r_regmap	gdb/gdbserver/linux-m32r-low.c	/^static int m32r_regmap[] = {$/;"	v	file:
m32r_regnum	gdb/m32r-tdep.h	/^enum m32r_regnum$/;"	g
m32r_regs_info	gdb/gdbserver/linux-m32r-low.c	/^m32r_regs_info (void)$/;"	f	file:
m32r_reloc_map	bfd/elf32-m32r.c	/^static const struct m32r_reloc_map m32r_reloc_map[] =$/;"	v	typeref:struct:m32r_reloc_map	file:
m32r_reloc_map	bfd/elf32-m32r.c	/^struct m32r_reloc_map$/;"	s	file:
m32r_reloc_map_old	bfd/elf32-m32r.c	/^static const struct m32r_reloc_map m32r_reloc_map_old[] =$/;"	v	typeref:struct:m32r_reloc_map	file:
m32r_return_value	gdb/m32r-tdep.c	/^m32r_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m32r_skip_prologue	gdb/m32r-tdep.c	/^m32r_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
m32r_store_return_value	gdb/m32r-tdep.c	/^m32r_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m32r_supports_hardware_single_step	gdb/gdbserver/linux-m32r-low.c	/^m32r_supports_hardware_single_step (void)$/;"	f	file:
m32r_sw_breakpoint_from_kind	gdb/gdbserver/linux-m32r-low.c	/^m32r_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
m32r_sw_breakpoint_from_kind	gdb/m32r-tdep.c	/^m32r_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
m32r_trap	sim/m32r/traps-linux.c	/^m32r_trap (SIM_CPU *current_cpu, PCADDR pc, int num)$/;"	f
m32r_trap	sim/m32r/traps.c	/^m32r_trap (SIM_CPU *current_cpu, PCADDR pc, int num)$/;"	f
m32r_uart	sim/m32r/dv-m32r_uart.c	/^struct m32r_uart$/;"	s	file:
m32r_uart_finish	sim/m32r/dv-m32r_uart.c	/^m32r_uart_finish (struct hw *me)$/;"	f	file:
m32r_uart_io_read_buffer	sim/m32r/dv-m32r_uart.c	/^m32r_uart_io_read_buffer (struct hw *me, void *dest,$/;"	f	file:
m32r_uart_io_write_buffer	sim/m32r/dv-m32r_uart.c	/^m32r_uart_io_write_buffer (struct hw *me, const void *source,$/;"	f	file:
m32r_unwind_cache	gdb/m32r-tdep.c	/^struct m32r_unwind_cache$/;"	s	file:
m32r_unwind_pc	gdb/m32r-tdep.c	/^m32r_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
m32r_unwind_sp	gdb/m32r-tdep.c	/^m32r_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
m32r_usrregs_info	gdb/gdbserver/linux-m32r-low.c	/^static struct usrregs_info m32r_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
m32rbf_decode	sim/m32r/decode.c	/^m32rbf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
m32rbf_fetch_register	sim/m32r/m32r.c	/^m32rbf_fetch_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m32rbf_get_idata	sim/m32r/model.c	/^m32rbf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
m32rbf_h_accum_get	sim/m32r/cpu.c	/^m32rbf_h_accum_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_accum_get_handler	sim/m32r/m32r.c	/^m32rbf_h_accum_get_handler (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_accum_set	sim/m32r/cpu.c	/^m32rbf_h_accum_set (SIM_CPU *current_cpu, DI newval)$/;"	f
m32rbf_h_accum_set_handler	sim/m32r/m32r.c	/^m32rbf_h_accum_set_handler (SIM_CPU *current_cpu, DI newval)$/;"	f
m32rbf_h_bbpsw_get	sim/m32r/cpu.c	/^m32rbf_h_bbpsw_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_bbpsw_set	sim/m32r/cpu.c	/^m32rbf_h_bbpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rbf_h_bpsw_get	sim/m32r/cpu.c	/^m32rbf_h_bpsw_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_bpsw_set	sim/m32r/cpu.c	/^m32rbf_h_bpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rbf_h_cond_get	sim/m32r/cpu.c	/^m32rbf_h_cond_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_cond_set	sim/m32r/cpu.c	/^m32rbf_h_cond_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32rbf_h_cr_get	sim/m32r/cpu.c	/^m32rbf_h_cr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rbf_h_cr_get_handler	sim/m32r/m32r.c	/^m32rbf_h_cr_get_handler (SIM_CPU *current_cpu, UINT cr)$/;"	f
m32rbf_h_cr_set	sim/m32r/cpu.c	/^m32rbf_h_cr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
m32rbf_h_cr_set_handler	sim/m32r/m32r.c	/^m32rbf_h_cr_set_handler (SIM_CPU *current_cpu, UINT cr, USI newval)$/;"	f
m32rbf_h_gr_get	sim/m32r/cpu.c	/^m32rbf_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rbf_h_gr_set	sim/m32r/cpu.c	/^m32rbf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
m32rbf_h_lock_get	sim/m32r/cpu.c	/^m32rbf_h_lock_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_lock_set	sim/m32r/cpu.c	/^m32rbf_h_lock_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32rbf_h_pc_get	sim/m32r/cpu.c	/^m32rbf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_pc_set	sim/m32r/cpu.c	/^m32rbf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
m32rbf_h_psw_get	sim/m32r/cpu.c	/^m32rbf_h_psw_get (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_psw_get_handler	sim/m32r/m32r.c	/^m32rbf_h_psw_get_handler (SIM_CPU *current_cpu)$/;"	f
m32rbf_h_psw_set	sim/m32r/cpu.c	/^m32rbf_h_psw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rbf_h_psw_set_handler	sim/m32r/m32r.c	/^m32rbf_h_psw_set_handler (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rbf_imp_properties	sim/m32r/model.c	/^static const SIM_MACH_IMP_PROPERTIES m32rbf_imp_properties =$/;"	v	file:
m32rbf_init_idesc_table	sim/m32r/decode.c	/^m32rbf_init_idesc_table (SIM_CPU *cpu)$/;"	f
m32rbf_insn_data	sim/m32r/decode.c	/^static IDESC m32rbf_insn_data[M32RBF_INSN__MAX];$/;"	v	file:
m32rbf_insn_sem	sim/m32r/decode.c	/^static const struct insn_sem m32rbf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
m32rbf_insn_sem_invalid	sim/m32r/decode.c	/^static const struct insn_sem m32rbf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
m32rbf_insn_type	sim/m32r/decode.h	/^typedef enum m32rbf_insn_type {$/;"	g
m32rbf_model_insn_after	sim/m32r/m32r.c	/^m32rbf_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
m32rbf_model_insn_before	sim/m32r/m32r.c	/^m32rbf_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
m32rbf_model_m32r_d_u_cmp	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_cmp (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_m32r_d_u_cti	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_cti (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_m32r_d_u_exec	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_m32r_d_u_load	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_m32r_d_u_mac	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_mac (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_m32r_d_u_store	sim/m32r/m32r.c	/^m32rbf_model_m32r_d_u_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_model_test_u_exec	sim/m32r/m32r.c	/^m32rbf_model_test_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rbf_prepare_run	sim/m32r/model.c	/^m32rbf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
m32rbf_record_trace_results	sim/m32r/cpu.c	/^m32rbf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
m32rbf_sfmt_type	sim/m32r/decode.h	/^typedef enum m32rbf_sfmt_type {$/;"	g
m32rbf_store_register	sim/m32r/m32r.c	/^m32rbf_store_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m32rx_init_cpu	sim/m32r/modelx.c	/^m32rx_init_cpu (SIM_CPU *cpu)$/;"	f	file:
m32rx_mach	sim/m32r/modelx.c	/^const SIM_MACH m32rx_mach =$/;"	v
m32rx_model_init	sim/m32r/modelx.c	/^m32rx_model_init (SIM_CPU *cpu)$/;"	f	file:
m32rx_models	sim/m32r/modelx.c	/^static const SIM_MODEL m32rx_models[] =$/;"	v	file:
m32rx_timing	sim/m32r/modelx.c	/^static const INSN_TIMING m32rx_timing[] = {$/;"	v	file:
m32rxf_decode	sim/m32r/decodex.c	/^m32rxf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
m32rxf_fetch_register	sim/m32r/m32rx.c	/^m32rxf_fetch_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m32rxf_get_idata	sim/m32r/modelx.c	/^m32rxf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
m32rxf_h_accum_get	sim/m32r/cpux.c	/^m32rxf_h_accum_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_accum_get_handler	sim/m32r/m32rx.c	/^m32rxf_h_accum_get_handler (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_accum_set	sim/m32r/cpux.c	/^m32rxf_h_accum_set (SIM_CPU *current_cpu, DI newval)$/;"	f
m32rxf_h_accum_set_handler	sim/m32r/m32rx.c	/^m32rxf_h_accum_set_handler (SIM_CPU *current_cpu, DI newval)$/;"	f
m32rxf_h_accums_get	sim/m32r/cpux.c	/^m32rxf_h_accums_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rxf_h_accums_get_handler	sim/m32r/m32rx.c	/^m32rxf_h_accums_get_handler (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rxf_h_accums_set	sim/m32r/cpux.c	/^m32rxf_h_accums_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
m32rxf_h_accums_set_handler	sim/m32r/m32rx.c	/^m32rxf_h_accums_set_handler (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
m32rxf_h_bbpsw_get	sim/m32r/cpux.c	/^m32rxf_h_bbpsw_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_bbpsw_set	sim/m32r/cpux.c	/^m32rxf_h_bbpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rxf_h_bpsw_get	sim/m32r/cpux.c	/^m32rxf_h_bpsw_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_bpsw_set	sim/m32r/cpux.c	/^m32rxf_h_bpsw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rxf_h_cond_get	sim/m32r/cpux.c	/^m32rxf_h_cond_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_cond_set	sim/m32r/cpux.c	/^m32rxf_h_cond_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32rxf_h_cr_get	sim/m32r/cpux.c	/^m32rxf_h_cr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rxf_h_cr_get_handler	sim/m32r/m32rx.c	/^m32rxf_h_cr_get_handler (SIM_CPU *current_cpu, UINT cr)$/;"	f
m32rxf_h_cr_set	sim/m32r/cpux.c	/^m32rxf_h_cr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
m32rxf_h_cr_set_handler	sim/m32r/m32rx.c	/^m32rxf_h_cr_set_handler (SIM_CPU *current_cpu, UINT cr, USI newval)$/;"	f
m32rxf_h_gr_get	sim/m32r/cpux.c	/^m32rxf_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
m32rxf_h_gr_set	sim/m32r/cpux.c	/^m32rxf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
m32rxf_h_lock_get	sim/m32r/cpux.c	/^m32rxf_h_lock_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_lock_set	sim/m32r/cpux.c	/^m32rxf_h_lock_set (SIM_CPU *current_cpu, BI newval)$/;"	f
m32rxf_h_pc_get	sim/m32r/cpux.c	/^m32rxf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_pc_set	sim/m32r/cpux.c	/^m32rxf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
m32rxf_h_psw_get	sim/m32r/cpux.c	/^m32rxf_h_psw_get (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_psw_get_handler	sim/m32r/m32rx.c	/^m32rxf_h_psw_get_handler (SIM_CPU *current_cpu)$/;"	f
m32rxf_h_psw_set	sim/m32r/cpux.c	/^m32rxf_h_psw_set (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rxf_h_psw_set_handler	sim/m32r/m32rx.c	/^m32rxf_h_psw_set_handler (SIM_CPU *current_cpu, UQI newval)$/;"	f
m32rxf_imp_properties	sim/m32r/modelx.c	/^static const SIM_MACH_IMP_PROPERTIES m32rxf_imp_properties =$/;"	v	file:
m32rxf_init_idesc_table	sim/m32r/decodex.c	/^m32rxf_init_idesc_table (SIM_CPU *cpu)$/;"	f
m32rxf_insn_data	sim/m32r/decodex.c	/^static IDESC m32rxf_insn_data[M32RXF_INSN__MAX];$/;"	v	file:
m32rxf_insn_sem	sim/m32r/decodex.c	/^static const struct insn_sem m32rxf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
m32rxf_insn_sem_invalid	sim/m32r/decodex.c	/^static const struct insn_sem m32rxf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
m32rxf_insn_type	sim/m32r/decodex.h	/^typedef enum m32rxf_insn_type {$/;"	g
m32rxf_model_insn_after	sim/m32r/m32rx.c	/^m32rxf_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)$/;"	f
m32rxf_model_insn_before	sim/m32r/m32rx.c	/^m32rxf_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
m32rxf_model_m32rx_u_cmp	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_cmp (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_model_m32rx_u_cti	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_cti (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_model_m32rx_u_exec	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_exec (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_model_m32rx_u_load	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_load (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_model_m32rx_u_mac	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_mac (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_model_m32rx_u_store	sim/m32r/m32rx.c	/^m32rxf_model_m32rx_u_store (SIM_CPU *cpu, const IDESC *idesc,$/;"	f
m32rxf_prepare_run	sim/m32r/modelx.c	/^m32rxf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
m32rxf_record_trace_results	sim/m32r/cpux.c	/^m32rxf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
m32rxf_sfmt_type	sim/m32r/decodex.h	/^typedef enum m32rxf_sfmt_type {$/;"	g
m32rxf_store_register	sim/m32r/m32rx.c	/^m32rxf_store_register (SIM_CPU *current_cpu, int rn, unsigned char *buf, int len)$/;"	f
m4	gdb/testsuite/gdb.base/stap-probe.c	/^m4 (const struct funcs *fs, int v)$/;"	f	file:
m4h	sim/testsuite/sim/aarch64/mla.s	/^m4h:$/;"	l
m4h	sim/testsuite/sim/aarch64/mls.s	/^m4h:$/;"	l
m4h	sim/testsuite/sim/aarch64/mul.s	/^m4h:$/;"	l
m4s	sim/testsuite/sim/aarch64/mla.s	/^m4s:$/;"	l
m4s	sim/testsuite/sim/aarch64/mls.s	/^m4s:$/;"	l
m4s	sim/testsuite/sim/aarch64/mul.s	/^m4s:$/;"	l
m68000	include/opcode/m68k.h	24;"	d
m68000up	include/opcode/m68k.h	53;"	d
m68010	include/opcode/m68k.h	25;"	d
m68010up	include/opcode/m68k.h	52;"	d
m68020	include/opcode/m68k.h	26;"	d
m68020up	include/opcode/m68k.h	51;"	d
m68030	include/opcode/m68k.h	27;"	d
m68030up	include/opcode/m68k.h	50;"	d
m68040	include/opcode/m68k.h	28;"	d
m68040up	include/opcode/m68k.h	49;"	d
m68060	include/opcode/m68k.h	29;"	d
m6811_opcode_def	sim/m68hc11/gencode.c	/^struct m6811_opcode_def$/;"	s	file:
m6811_opcode_pattern	sim/m68hc11/gencode.c	/^struct m6811_opcode_pattern $/;"	s	file:
m6811_opcode_patterns	sim/m68hc11/gencode.c	/^struct m6811_opcode_pattern m6811_opcode_patterns[] = {$/;"	v	typeref:struct:m6811_opcode_pattern
m6811_page1_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6811_page1_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6811_page2_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6811_page2_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6811_page3_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6811_page3_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6811_page4_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6811_page4_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6811_prologue	gdb/m68hc11-tdep.c	/^static struct insn_sequence m6811_prologue[] = {$/;"	v	typeref:struct:insn_sequence	file:
m6811_regs	sim/m68hc11/sim-main.h	/^typedef struct m6811_regs {$/;"	s
m6811_regs	sim/m68hc11/sim-main.h	/^} m6811_regs;$/;"	t	typeref:struct:m6811_regs
m6811_seq_type	gdb/m68hc11-tdep.c	/^enum m6811_seq_type$/;"	g	file:
m6811eepr_memory_rw	sim/m68hc11/dv-m68hc11eepr.c	/^m6811eepr_memory_rw (struct m68hc11eepr *controller, int mode)$/;"	f	file:
m6812_page1_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6812_page1_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6812_page2_opcodes	sim/m68hc11/gencode.c	/^struct m6811_opcode_def m6812_page2_opcodes[] = {$/;"	v	typeref:struct:m6811_opcode_def
m6812_prologue	gdb/m68hc11-tdep.c	/^static struct insn_sequence m6812_prologue[] = {  $/;"	v	typeref:struct:insn_sequence	file:
m68851	include/opcode/m68k.h	31;"	d
m68881	include/opcode/m68k.h	30;"	d
m68881_ext_type	gdb/m68k-tdep.c	/^m68881_ext_type (struct gdbarch *gdbarch)$/;"	f	file:
m68881_ext_type	gdb/m68k-tdep.h	/^  struct type *m68881_ext_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
m68hc11_add_reggroups	gdb/m68hc11-tdep.c	/^m68hc11_add_reggroups (struct gdbarch *gdbarch)$/;"	f	file:
m68hc11_addr_is_banked	bfd/elf32-m68hc1x.c	/^m68hc11_addr_is_banked (struct m68hc11_page_info *pinfo, bfd_vma addr)$/;"	f
m68hc11_analyze_instruction	gdb/m68hc11-tdep.c	/^m68hc11_analyze_instruction (struct gdbarch *gdbarch,$/;"	f	file:
m68hc11_break_insn	gdb/m68hc11-tdep.c	/^constexpr gdb_byte m68hc11_break_insn[] = {0x0};$/;"	v
m68hc11_breakpoint	gdb/m68hc11-tdep.c	/^typedef BP_MANIPULATION (m68hc11_break_insn) m68hc11_breakpoint;$/;"	t	file:
m68hc11_delete	sim/m68hc11/dv-m68hc11.c	/^m68hc11_delete (struct hw* me)$/;"	f	file:
m68hc11_direct_relax	bfd/elf32-m68hc11.c	/^struct m68hc11_direct_relax$/;"	s	file:
m68hc11_direct_relax_table	bfd/elf32-m68hc11.c	/^} m68hc11_direct_relax_table[] = {$/;"	v	typeref:struct:m68hc11_direct_relax
m68hc11_dummy_id	gdb/m68hc11-tdep.c	/^m68hc11_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
m68hc11_elf_bfd_link_hash_table_create	bfd/elf32-m68hc11.c	/^m68hc11_elf_bfd_link_hash_table_create (bfd *abfd)$/;"	f	file:
m68hc11_elf_bfd_link_hash_table_free	bfd/elf32-m68hc1x.c	/^m68hc11_elf_bfd_link_hash_table_free (bfd *obfd)$/;"	f	file:
m68hc11_elf_build_one_stub	bfd/elf32-m68hc11.c	/^m68hc11_elf_build_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
m68hc11_elf_export_one_stub	bfd/elf32-m68hc1x.c	/^m68hc11_elf_export_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
m68hc11_elf_get_bank_parameters	bfd/elf32-m68hc1x.c	/^m68hc11_elf_get_bank_parameters (struct bfd_link_info *info)$/;"	f
m68hc11_elf_hash_table	bfd/elf32-m68hc1x.h	132;"	d
m68hc11_elf_hash_table_create	bfd/elf32-m68hc1x.c	/^m68hc11_elf_hash_table_create (bfd *abfd)$/;"	f
m68hc11_elf_ignore_reloc	bfd/elf32-m68hc1x.c	/^m68hc11_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
m68hc11_elf_link_hash_table	bfd/elf32-m68hc1x.h	/^struct m68hc11_elf_link_hash_table$/;"	s
m68hc11_elf_make_msymbol_special	gdb/m68hc11-tdep.c	/^m68hc11_elf_make_msymbol_special (asymbol *sym, struct minimal_symbol *msym)$/;"	f	file:
m68hc11_elf_relax_delete_bytes	bfd/elf32-m68hc11.c	/^m68hc11_elf_relax_delete_bytes (bfd *abfd, asection *sec,$/;"	f	file:
m68hc11_elf_relax_section	bfd/elf32-m68hc11.c	/^m68hc11_elf_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
m68hc11_elf_set_symbol	bfd/elf32-m68hc1x.c	/^m68hc11_elf_set_symbol (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
m68hc11_elf_size_one_stub	bfd/elf32-m68hc11.c	/^m68hc11_elf_size_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
m68hc11_elf_special_reloc	bfd/elf32-m68hc1x.c	/^m68hc11_elf_special_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
m68hc11_extract_return_value	gdb/m68hc11-tdep.c	/^m68hc11_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68hc11_frame_args_address	gdb/m68hc11-tdep.c	/^m68hc11_frame_args_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
m68hc11_frame_base	gdb/m68hc11-tdep.c	/^static const struct frame_base m68hc11_frame_base = {$/;"	v	typeref:struct:frame_base	file:
m68hc11_frame_base_address	gdb/m68hc11-tdep.c	/^m68hc11_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
m68hc11_frame_prev_register	gdb/m68hc11-tdep.c	/^m68hc11_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
m68hc11_frame_this_id	gdb/m68hc11-tdep.c	/^m68hc11_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
m68hc11_frame_unwind	gdb/m68hc11-tdep.c	/^static const struct frame_unwind m68hc11_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
m68hc11_frame_unwind_cache	gdb/m68hc11-tdep.c	/^m68hc11_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
m68hc11_gdbarch_init	gdb/m68hc11-tdep.c	/^m68hc11_gdbarch_init (struct gdbarch_info info,$/;"	f	file:
m68hc11_get_register_info	gdb/m68hc11-tdep.c	/^m68hc11_get_register_info (struct m68hc11_soft_reg *reg, const char *name)$/;"	f	file:
m68hc11_get_return_insn	gdb/m68hc11-tdep.c	/^m68hc11_get_return_insn (CORE_ADDR pc)$/;"	f	file:
m68hc11_hard_reggroup	gdb/m68hc11-tdep.c	/^static struct reggroup *m68hc11_hard_reggroup;$/;"	v	typeref:struct:reggroup	file:
m68hc11_info	sim/m68hc11/dv-m68hc11.c	/^m68hc11_info (struct hw *me)$/;"	f	file:
m68hc11_info_to_howto_rel	bfd/elf32-m68hc11.c	/^m68hc11_info_to_howto_rel (bfd *abfd,$/;"	f	file:
m68hc11_info_to_howto_rel	bfd/elf32-m68hc12.c	/^m68hc11_info_to_howto_rel (bfd *abfd,$/;"	f	file:
m68hc11_init_reggroups	gdb/m68hc11-tdep.c	/^m68hc11_init_reggroups (void)$/;"	f	file:
m68hc11_initialize_register_info	gdb/m68hc11-tdep.c	/^m68hc11_initialize_register_info (void)$/;"	f	file:
m68hc11_ioctl	sim/m68hc11/dv-m68hc11.c	/^m68hc11_ioctl (struct hw *me,$/;"	f	file:
m68hc11_ioctl	sim/m68hc11/dv-m68hc11.c	/^static hw_ioctl_method m68hc11_ioctl;$/;"	v	file:
m68hc11_map_level	sim/m68hc11/sim-main.h	/^enum m68hc11_map_level$/;"	g
m68hc11_num_opcodes	opcodes/m68hc11-opc.c	/^const int m68hc11_num_opcodes = TABLE_SIZE (m68hc11_opcodes);$/;"	v
m68hc11_opcode	include/opcode/m68hc11.h	/^struct m68hc11_opcode$/;"	s
m68hc11_opcodes	opcodes/m68hc11-opc.c	/^const struct m68hc11_opcode m68hc11_opcodes[] = {$/;"	v	typeref:struct:m68hc11_opcode
m68hc11_option_handler	sim/m68hc11/dv-m68hc11.c	/^m68hc11_option_handler (SIM_DESC sd, sim_cpu *cpu,$/;"	f	file:
m68hc11_options	sim/m68hc11/dv-m68hc11.c	/^static const OPTION m68hc11_options[] =$/;"	v	file:
m68hc11_page_info	bfd/elf32-m68hc1x.h	/^struct m68hc11_page_info$/;"	s
m68hc11_pc_get	sim/m68hc11/interp.c	/^m68hc11_pc_get (sim_cpu *cpu)$/;"	f	file:
m68hc11_pc_set	sim/m68hc11/interp.c	/^m68hc11_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
m68hc11_phys_addr	bfd/elf32-m68hc1x.c	/^m68hc11_phys_addr (struct m68hc11_page_info *pinfo, bfd_vma addr)$/;"	f
m68hc11_phys_page	bfd/elf32-m68hc1x.c	/^m68hc11_phys_page (struct m68hc11_page_info *pinfo, bfd_vma addr)$/;"	f
m68hc11_print_register	gdb/m68hc11-tdep.c	/^m68hc11_print_register (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
m68hc11_print_registers_info	gdb/m68hc11-tdep.c	/^m68hc11_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
m68hc11_pseudo_register_read	gdb/m68hc11-tdep.c	/^m68hc11_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
m68hc11_pseudo_register_write	gdb/m68hc11-tdep.c	/^m68hc11_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
m68hc11_push_dummy_call	gdb/m68hc11-tdep.c	/^m68hc11_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m68hc11_reg_fetch	sim/m68hc11/interp.c	/^m68hc11_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
m68hc11_reg_store	sim/m68hc11/interp.c	/^m68hc11_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
m68hc11_register_name	gdb/m68hc11-tdep.c	/^m68hc11_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m68hc11_register_names	gdb/m68hc11-tdep.c	/^m68hc11_register_names[] =$/;"	v	file:
m68hc11_register_reggroup_p	gdb/m68hc11-tdep.c	/^m68hc11_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
m68hc11_register_type	gdb/m68hc11-tdep.c	/^m68hc11_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
m68hc11_relax_group	bfd/elf32-m68hc11.c	/^m68hc11_relax_group (bfd *abfd, asection *sec, bfd_byte *contents,$/;"	f	file:
m68hc11_reloc_map	bfd/elf32-m68hc11.c	/^static const struct m68hc11_reloc_map m68hc11_reloc_map[] = {$/;"	v	typeref:struct:m68hc11_reloc_map	file:
m68hc11_reloc_map	bfd/elf32-m68hc11.c	/^struct m68hc11_reloc_map$/;"	s	file:
m68hc11_reloc_map	bfd/elf32-m68hc12.c	/^static const struct m68hc11_reloc_map m68hc11_reloc_map[] =$/;"	v	typeref:struct:m68hc11_reloc_map	file:
m68hc11_reloc_map	bfd/elf32-m68hc12.c	/^struct m68hc11_reloc_map$/;"	s	file:
m68hc11_return_value	gdb/m68hc11-tdep.c	/^m68hc11_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m68hc11_scan_param	bfd/elf32-m68hc1x.c	/^struct m68hc11_scan_param$/;"	s	file:
m68hc11_scan_prologue	gdb/m68hc11-tdep.c	/^m68hc11_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
m68hc11_skip_prologue	gdb/m68hc11-tdep.c	/^m68hc11_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
m68hc11_soft_reg	gdb/m68hc11-tdep.c	/^struct m68hc11_soft_reg $/;"	s	file:
m68hc11_soft_reggroup	gdb/m68hc11-tdep.c	/^static struct reggroup *m68hc11_soft_reggroup;$/;"	v	typeref:struct:reggroup	file:
m68hc11_store_return_value	gdb/m68hc11-tdep.c	/^m68hc11_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68hc11_unwind_cache	gdb/m68hc11-tdep.c	/^struct m68hc11_unwind_cache$/;"	s	file:
m68hc11_unwind_pc	gdb/m68hc11-tdep.c	/^m68hc11_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
m68hc11_unwind_sp	gdb/m68hc11-tdep.c	/^m68hc11_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
m68hc11_which_soft_register	gdb/m68hc11-tdep.c	/^m68hc11_which_soft_register (CORE_ADDR addr)$/;"	f	file:
m68hc11cpu	sim/m68hc11/dv-m68hc11.c	/^struct m68hc11cpu {$/;"	s	file:
m68hc11cpu_clear_oscillator	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_clear_oscillator (SIM_DESC sd, const char *port)$/;"	f
m68hc11cpu_finish	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_finish (struct hw *me)$/;"	f	file:
m68hc11cpu_io_read_buffer	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_io_read_buffer (struct hw *me,$/;"	f	file:
m68hc11cpu_io_read_buffer	sim/m68hc11/dv-m68hc11.c	/^static hw_io_read_buffer_method m68hc11cpu_io_read_buffer;$/;"	v	file:
m68hc11cpu_io_write	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_io_write (struct hw *me, sim_cpu *cpu,$/;"	f	file:
m68hc11cpu_io_write_buffer	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_io_write_buffer (struct hw *me,$/;"	f	file:
m68hc11cpu_io_write_buffer	sim/m68hc11/dv-m68hc11.c	/^static hw_io_write_buffer_method m68hc11cpu_io_write_buffer;$/;"	v	file:
m68hc11cpu_port_event	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_port_event (struct hw *me,$/;"	f	file:
m68hc11cpu_port_event	sim/m68hc11/dv-m68hc11.c	/^static hw_port_event_method m68hc11cpu_port_event;$/;"	v	file:
m68hc11cpu_ports	sim/m68hc11/dv-m68hc11.c	/^static const struct hw_port_descriptor m68hc11cpu_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
m68hc11cpu_set_oscillator	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_set_oscillator (SIM_DESC sd, const char *port,$/;"	f
m68hc11cpu_set_port	sim/m68hc11/dv-m68hc11.c	/^m68hc11cpu_set_port (struct hw *me, sim_cpu *cpu,$/;"	f
m68hc11eepr	sim/m68hc11/dv-m68hc11eepr.c	/^struct m68hc11eepr $/;"	s	file:
m68hc11eepr_finish	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_finish (struct hw *me)$/;"	f	file:
m68hc11eepr_info	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_info (struct hw *me)$/;"	f	file:
m68hc11eepr_io_read_buffer	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_io_read_buffer (struct hw *me,$/;"	f	file:
m68hc11eepr_io_read_buffer	sim/m68hc11/dv-m68hc11eepr.c	/^static hw_io_read_buffer_method m68hc11eepr_io_read_buffer;$/;"	v	file:
m68hc11eepr_io_write_buffer	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_io_write_buffer (struct hw *me,$/;"	f	file:
m68hc11eepr_io_write_buffer	sim/m68hc11/dv-m68hc11eepr.c	/^static hw_io_write_buffer_method m68hc11eepr_io_write_buffer;$/;"	v	file:
m68hc11eepr_ioctl	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_ioctl (struct hw *me,$/;"	f	file:
m68hc11eepr_ioctl	sim/m68hc11/dv-m68hc11eepr.c	/^static hw_ioctl_method m68hc11eepr_ioctl;$/;"	v	file:
m68hc11eepr_port_event	sim/m68hc11/dv-m68hc11eepr.c	/^m68hc11eepr_port_event (struct hw *me,$/;"	f	file:
m68hc11eepr_ports	sim/m68hc11/dv-m68hc11eepr.c	/^static const struct hw_port_descriptor m68hc11eepr_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
m68hc11sio	sim/m68hc11/dv-m68hc11sio.c	/^struct m68hc11sio $/;"	s	file:
m68hc11sio_finish	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_finish (struct hw *me)$/;"	f	file:
m68hc11sio_info	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_info (struct hw *me)$/;"	f	file:
m68hc11sio_io_read_buffer	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_io_read_buffer (struct hw *me,$/;"	f	file:
m68hc11sio_io_read_buffer	sim/m68hc11/dv-m68hc11sio.c	/^static hw_io_read_buffer_method m68hc11sio_io_read_buffer;$/;"	v	file:
m68hc11sio_io_write_buffer	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_io_write_buffer (struct hw *me,$/;"	f	file:
m68hc11sio_io_write_buffer	sim/m68hc11/dv-m68hc11sio.c	/^static hw_io_write_buffer_method m68hc11sio_io_write_buffer;$/;"	v	file:
m68hc11sio_ioctl	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_ioctl (struct hw *me,$/;"	f	file:
m68hc11sio_ioctl	sim/m68hc11/dv-m68hc11sio.c	/^static hw_ioctl_method m68hc11sio_ioctl;$/;"	v	file:
m68hc11sio_port_event	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_port_event (struct hw *me,$/;"	f	file:
m68hc11sio_port_event	sim/m68hc11/dv-m68hc11sio.c	/^static hw_port_event_method m68hc11sio_port_event;$/;"	v	file:
m68hc11sio_ports	sim/m68hc11/dv-m68hc11sio.c	/^static const struct hw_port_descriptor m68hc11sio_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
m68hc11sio_rx_poll	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_rx_poll (struct hw *me, void *data)$/;"	f	file:
m68hc11sio_tx_poll	sim/m68hc11/dv-m68hc11sio.c	/^m68hc11sio_tx_poll (struct hw *me, void *data)$/;"	f	file:
m68hc11spi	sim/m68hc11/dv-m68hc11spi.c	/^struct m68hc11spi $/;"	s	file:
m68hc11spi_clock	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_clock (struct hw *me, void *data)$/;"	f	file:
m68hc11spi_finish	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_finish (struct hw *me)$/;"	f	file:
m68hc11spi_info	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_info (struct hw *me)$/;"	f	file:
m68hc11spi_io_read_buffer	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_io_read_buffer (struct hw *me,$/;"	f	file:
m68hc11spi_io_read_buffer	sim/m68hc11/dv-m68hc11spi.c	/^static hw_io_read_buffer_method m68hc11spi_io_read_buffer;$/;"	v	file:
m68hc11spi_io_write_buffer	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_io_write_buffer (struct hw *me,$/;"	f	file:
m68hc11spi_io_write_buffer	sim/m68hc11/dv-m68hc11spi.c	/^static hw_io_write_buffer_method m68hc11spi_io_write_buffer;$/;"	v	file:
m68hc11spi_ioctl	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_ioctl (struct hw *me,$/;"	f	file:
m68hc11spi_ioctl	sim/m68hc11/dv-m68hc11spi.c	/^static hw_ioctl_method m68hc11spi_ioctl;$/;"	v	file:
m68hc11spi_port_event	sim/m68hc11/dv-m68hc11spi.c	/^m68hc11spi_port_event (struct hw *me,$/;"	f	file:
m68hc11spi_port_event	sim/m68hc11/dv-m68hc11spi.c	/^static hw_port_event_method m68hc11spi_port_event;$/;"	v	file:
m68hc11spi_ports	sim/m68hc11/dv-m68hc11spi.c	/^static const struct hw_port_descriptor m68hc11spi_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
m68hc11tim	sim/m68hc11/dv-m68hc11tim.c	/^struct m68hc11tim $/;"	s	file:
m68hc11tim_finish	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_finish (struct hw *me)$/;"	f	file:
m68hc11tim_info	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_info (struct hw *me)$/;"	f	file:
m68hc11tim_io_read_buffer	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_io_read_buffer (struct hw *me,$/;"	f	file:
m68hc11tim_io_read_buffer	sim/m68hc11/dv-m68hc11tim.c	/^static hw_io_read_buffer_method m68hc11tim_io_read_buffer;$/;"	v	file:
m68hc11tim_io_write_buffer	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_io_write_buffer (struct hw *me,$/;"	f	file:
m68hc11tim_io_write_buffer	sim/m68hc11/dv-m68hc11tim.c	/^static hw_io_write_buffer_method m68hc11tim_io_write_buffer;$/;"	v	file:
m68hc11tim_ioctl	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_ioctl (struct hw *me,$/;"	f	file:
m68hc11tim_ioctl	sim/m68hc11/dv-m68hc11tim.c	/^static hw_ioctl_method m68hc11tim_ioctl;$/;"	v	file:
m68hc11tim_port_event	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_port_event (struct hw *me,$/;"	f	file:
m68hc11tim_port_event	sim/m68hc11/dv-m68hc11tim.c	/^static hw_port_event_method m68hc11tim_port_event;$/;"	v	file:
m68hc11tim_ports	sim/m68hc11/dv-m68hc11tim.c	/^static const struct hw_port_descriptor m68hc11tim_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
m68hc11tim_print_timer	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_print_timer (struct hw *me, const char *name,$/;"	f	file:
m68hc11tim_timer_event	sim/m68hc11/dv-m68hc11tim.c	/^m68hc11tim_timer_event (struct hw *me, void *data)$/;"	f	file:
m68hc12_add_stub	bfd/elf32-m68hc1x.c	/^m68hc12_add_stub (const char *stub_name, asection *section,$/;"	f	file:
m68hc12_alias	opcodes/m68hc11-opc.c	/^const struct m68hc12_opcode_alias m68hc12_alias[] = {$/;"	v	typeref:struct:m68hc12_opcode_alias
m68hc12_elf_bfd_link_hash_table_create	bfd/elf32-m68hc12.c	/^m68hc12_elf_bfd_link_hash_table_create (bfd *abfd)$/;"	f	file:
m68hc12_elf_build_one_stub	bfd/elf32-m68hc12.c	/^m68hc12_elf_build_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
m68hc12_elf_set_mach_from_flags	bfd/elf32-m68hc12.c	/^m68hc12_elf_set_mach_from_flags (bfd *abfd)$/;"	f	file:
m68hc12_elf_size_one_stub	bfd/elf32-m68hc12.c	/^m68hc12_elf_size_one_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
m68hc12_num_alias	opcodes/m68hc11-opc.c	/^const int m68hc12_num_alias = TABLE_SIZE (m68hc12_alias);$/;"	v
m68hc12_opcode_alias	include/opcode/m68hc11.h	/^struct m68hc12_opcode_alias $/;"	s
m68hc12_stub_hash_lookup	bfd/elf32-m68hc1x.c	33;"	d	file:
m68k_alloc_frame_cache	gdb/m68k-tdep.c	/^m68k_alloc_frame_cache (void)$/;"	f	file:
m68k_analyze_frame_setup	gdb/m68k-tdep.c	/^m68k_analyze_frame_setup (struct gdbarch *gdbarch,$/;"	f	file:
m68k_analyze_prologue	gdb/m68k-tdep.c	/^m68k_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
m68k_analyze_register_saves	gdb/m68k-tdep.c	/^m68k_analyze_register_saves (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
m68k_arch_features	bfd/cpu-m68k.c	/^static const unsigned m68k_arch_features[] =$/;"	v	file:
m68k_arch_setup	gdb/gdbserver/linux-m68k-low.c	/^m68k_arch_setup (void)$/;"	f	file:
m68k_break_insn	gdb/m68k-tdep.c	/^constexpr gdb_byte m68k_break_insn[] = {0x4e, (0x40 | BPT_VECTOR)};$/;"	v
m68k_breakpoint	gdb/gdbserver/linux-m68k-low.c	/^static const gdb_byte m68k_breakpoint[] = { 0x4E, 0x4F };$/;"	v	file:
m68k_breakpoint	gdb/m68k-tdep.c	/^typedef BP_MANIPULATION (m68k_break_insn) m68k_breakpoint;$/;"	t	file:
m68k_breakpoint_at	gdb/gdbserver/linux-m68k-low.c	/^m68k_breakpoint_at (CORE_ADDR pc)$/;"	f	file:
m68k_breakpoint_len	gdb/gdbserver/linux-m68k-low.c	126;"	d	file:
m68k_cannot_fetch_register	gdb/gdbserver/linux-m68k-low.c	/^m68k_cannot_fetch_register (int regno)$/;"	f	file:
m68k_cannot_store_register	gdb/gdbserver/linux-m68k-low.c	/^m68k_cannot_store_register (int regno)$/;"	f	file:
m68k_coldfire_flavour	gdb/m68k-tdep.h	/^    m68k_coldfire_flavour,$/;"	e	enum:m68k_flavour
m68k_convert_register_p	gdb/m68k-tdep.c	/^m68k_convert_register_p (struct gdbarch *gdbarch,$/;"	f	file:
m68k_dummy_id	gdb/m68k-tdep.c	/^m68k_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
m68k_dump_tdep	gdb/m68k-tdep.c	/^m68k_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
m68k_dwarf_reg_to_regnum	gdb/m68k-tdep.c	/^m68k_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
m68k_extract_return_value	gdb/m68k-tdep.c	/^m68k_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68k_fido_flavour	gdb/m68k-tdep.h	/^    m68k_fido_flavour$/;"	e	enum:m68k_flavour
m68k_fill_fpregset	gdb/gdbserver/linux-m68k-low.c	/^m68k_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
m68k_fill_gregset	gdb/gdbserver/linux-m68k-low.c	/^m68k_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
m68k_flavour	gdb/m68k-tdep.h	/^enum m68k_flavour$/;"	g
m68k_frame_align	gdb/m68k-tdep.c	/^m68k_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
m68k_frame_base	gdb/m68k-tdep.c	/^static const struct frame_base m68k_frame_base =$/;"	v	typeref:struct:frame_base	file:
m68k_frame_base_address	gdb/m68k-tdep.c	/^m68k_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
m68k_frame_cache	gdb/m68k-tdep.c	/^m68k_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
m68k_frame_cache	gdb/m68k-tdep.c	/^struct m68k_frame_cache$/;"	s	file:
m68k_frame_prev_register	gdb/m68k-tdep.c	/^m68k_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
m68k_frame_this_id	gdb/m68k-tdep.c	/^m68k_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
m68k_frame_unwind	gdb/m68k-tdep.c	/^static const struct frame_unwind m68k_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
m68k_gdbarch_init	gdb/m68k-tdep.c	/^m68k_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
m68k_get_longjmp_target	gdb/m68k-tdep.c	/^m68k_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
m68k_linux_fpregmap	gdb/m68k-linux-tdep.c	/^static const struct regcache_map_entry m68k_linux_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
m68k_linux_fpregset	gdb/m68k-linux-tdep.c	/^static const struct regset m68k_linux_fpregset =$/;"	v	typeref:struct:regset	file:
m68k_linux_get_sigtramp_info	gdb/m68k-linux-tdep.c	/^m68k_linux_get_sigtramp_info (struct frame_info *this_frame)$/;"	f	file:
m68k_linux_gregmap	gdb/m68k-linux-tdep.c	/^static const struct regcache_map_entry m68k_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
m68k_linux_gregset	gdb/m68k-linux-tdep.c	/^static const struct regset m68k_linux_gregset =$/;"	v	typeref:struct:regset	file:
m68k_linux_inferior_created	gdb/m68k-linux-tdep.c	/^m68k_linux_inferior_created (struct target_ops *objfile, int from_tty)$/;"	f	file:
m68k_linux_init_abi	gdb/m68k-linux-tdep.c	/^m68k_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
m68k_linux_iterate_over_regset_sections	gdb/m68k-linux-tdep.c	/^m68k_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
m68k_linux_pc_in_sigtramp	gdb/m68k-linux-tdep.c	/^m68k_linux_pc_in_sigtramp (struct frame_info *this_frame)$/;"	f	file:
m68k_linux_sigcontext_reg_offset	gdb/m68k-linux-tdep.c	/^static int m68k_linux_sigcontext_reg_offset[M68K_NUM_REGS] =$/;"	v	file:
m68k_linux_sigtramp_frame_cache	gdb/m68k-linux-tdep.c	/^m68k_linux_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
m68k_linux_sigtramp_frame_prev_register	gdb/m68k-linux-tdep.c	/^m68k_linux_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
m68k_linux_sigtramp_frame_sniffer	gdb/m68k-linux-tdep.c	/^m68k_linux_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
m68k_linux_sigtramp_frame_this_id	gdb/m68k-linux-tdep.c	/^m68k_linux_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
m68k_linux_sigtramp_frame_unwind	gdb/m68k-linux-tdep.c	/^static const struct frame_unwind m68k_linux_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
m68k_linux_sigtramp_info	gdb/m68k-linux-tdep.c	/^struct m68k_linux_sigtramp_info$/;"	s	file:
m68k_linux_ucontext_reg_offset	gdb/m68k-linux-tdep.c	/^static int m68k_linux_ucontext_reg_offset[M68K_NUM_REGS] =$/;"	v	file:
m68k_mask	include/opcode/m68k.h	34;"	d
m68k_no_flavour	gdb/m68k-tdep.h	/^    m68k_no_flavour,$/;"	e	enum:m68k_flavour
m68k_num_gregs	gdb/gdbserver/linux-m68k-low.c	31;"	d	file:
m68k_num_regs	gdb/gdbserver/linux-m68k-low.c	30;"	d	file:
m68k_numaliases	opcodes/m68k-opc.c	/^const int m68k_numaliases =$/;"	v
m68k_numopcodes	opcodes/m68k-opc.c	/^const int m68k_numopcodes = sizeof m68k_opcodes \/ sizeof m68k_opcodes[0];$/;"	v
m68k_opcode	include/opcode/m68k.h	/^struct m68k_opcode$/;"	s
m68k_opcode_alias	include/opcode/m68k.h	/^struct m68k_opcode_alias$/;"	s
m68k_opcode_aliases	opcodes/m68k-opc.c	/^const struct m68k_opcode_alias m68k_opcode_aliases[] =$/;"	v	typeref:struct:m68k_opcode_alias
m68k_opcodes	opcodes/m68k-opc.c	/^const struct m68k_opcode m68k_opcodes[] =$/;"	v	typeref:struct:m68k_opcode
m68k_ps_type	gdb/m68k-tdep.c	/^m68k_ps_type (struct gdbarch *gdbarch)$/;"	f	file:
m68k_ps_type	gdb/m68k-tdep.h	/^  struct type *m68k_ps_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
m68k_push_dummy_call	gdb/m68k-tdep.c	/^m68k_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m68k_reg_struct_return_p	gdb/m68k-tdep.c	/^m68k_reg_struct_return_p (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
m68k_register_name	gdb/m68k-tdep.c	/^m68k_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
m68k_register_names	gdb/m68k-tdep.c	/^static const char *m68k_register_names[] = {$/;"	v	file:
m68k_register_to_value	gdb/m68k-tdep.c	/^m68k_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
m68k_register_type	gdb/m68k-tdep.c	/^m68k_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
m68k_regmap	gdb/gdbserver/linux-m68k-low.c	/^static int m68k_regmap[] =$/;"	v	file:
m68k_regnum	gdb/m68k-tdep.h	/^enum m68k_regnum$/;"	g
m68k_regs_info	gdb/gdbserver/linux-m68k-low.c	/^m68k_regs_info (void)$/;"	f	file:
m68k_regsets	gdb/gdbserver/linux-m68k-low.c	/^static struct regset_info m68k_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
m68k_regsets_info	gdb/gdbserver/linux-m68k-low.c	/^static struct regsets_info m68k_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
m68k_return_in_first_hidden_param_p	gdb/m68k-tdep.c	/^m68k_return_in_first_hidden_param_p (struct gdbarch *gdbarch,$/;"	f	file:
m68k_return_value	gdb/m68k-tdep.c	/^m68k_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m68k_scan_mask	opcodes/m68k-dis.c	/^m68k_scan_mask (bfd_vma memaddr, disassemble_info *info,$/;"	f	file:
m68k_skip_prologue	gdb/m68k-tdep.c	/^m68k_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
m68k_store_fpregset	gdb/gdbserver/linux-m68k-low.c	/^m68k_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
m68k_store_gregset	gdb/gdbserver/linux-m68k-low.c	/^m68k_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
m68k_store_return_value	gdb/m68k-tdep.c	/^m68k_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68k_supports_hardware_single_step	gdb/gdbserver/linux-m68k-low.c	/^m68k_supports_hardware_single_step (void)$/;"	f	file:
m68k_svr4_extract_return_value	gdb/m68k-tdep.c	/^m68k_svr4_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68k_svr4_init_abi	gdb/m68k-tdep.c	/^m68k_svr4_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
m68k_svr4_return_value	gdb/m68k-tdep.c	/^m68k_svr4_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
m68k_svr4_store_return_value	gdb/m68k-tdep.c	/^m68k_svr4_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
m68k_sw_breakpoint_from_kind	gdb/gdbserver/linux-m68k-low.c	/^m68k_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
m68k_uclinux_sigcontext_reg_offset	gdb/m68k-linux-tdep.c	/^static int m68k_uclinux_sigcontext_reg_offset[M68K_NUM_REGS] =$/;"	v	file:
m68k_unwind_pc	gdb/m68k-tdep.c	/^m68k_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
m68k_usrregs_info	gdb/gdbserver/linux-m68k-low.c	/^static struct usrregs_info m68k_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
m68k_valid_ea	opcodes/m68k-dis.c	/^m68k_valid_ea (char code, int val)$/;"	f	file:
m68k_value_to_register	gdb/m68k-tdep.c	/^m68k_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
m68kbsd_collect_fpregset	gdb/m68k-bsd-nat.c	/^m68kbsd_collect_fpregset (struct regcache *regcache,$/;"	f	file:
m68kbsd_collect_gregset	gdb/m68k-bsd-nat.c	/^m68kbsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
m68kbsd_fpreg_offset	gdb/m68k-bsd-tdep.c	/^m68kbsd_fpreg_offset (struct gdbarch *gdbarch, int regnum)$/;"	f
m68kbsd_fpregset	gdb/m68k-bsd-tdep.c	/^static const struct regset m68kbsd_fpregset =$/;"	v	typeref:struct:regset	file:
m68kbsd_fpregset_supplies_p	gdb/m68k-bsd-nat.c	/^m68kbsd_fpregset_supplies_p (int regnum)$/;"	f	file:
m68kbsd_gregset	gdb/m68k-bsd-tdep.c	/^static const struct regset m68kbsd_gregset =$/;"	v	typeref:struct:regset	file:
m68kbsd_gregset_supplies_p	gdb/m68k-bsd-nat.c	/^m68kbsd_gregset_supplies_p (int regnum)$/;"	f	file:
m68kbsd_init_abi	gdb/m68k-bsd-tdep.c	/^m68kbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
m68kbsd_iterate_over_regset_sections	gdb/m68k-bsd-tdep.c	/^m68kbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
m68kbsd_supply_fpregset	gdb/m68k-bsd-nat.c	/^m68kbsd_supply_fpregset (struct regcache *regcache, const void *fpregs)$/;"	f	file:
m68kbsd_supply_fpregset	gdb/m68k-bsd-tdep.c	/^m68kbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
m68kbsd_supply_gregset	gdb/m68k-bsd-nat.c	/^m68kbsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
m68kbsd_supply_gregset	gdb/m68k-bsd-tdep.c	/^m68kbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
m68kbsd_supply_pcb	gdb/m68k-bsd-nat.c	/^m68kbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
m8	opcodes/sparc-opc.c	96;"	d	file:
m8b	sim/testsuite/sim/aarch64/mla.s	/^m8b:$/;"	l
m8b	sim/testsuite/sim/aarch64/mls.s	/^m8b:$/;"	l
m8b	sim/testsuite/sim/aarch64/mul.s	/^m8b:$/;"	l
m8h	sim/testsuite/sim/aarch64/mla.s	/^m8h:$/;"	l
m8h	sim/testsuite/sim/aarch64/mls.s	/^m8h:$/;"	l
m8h	sim/testsuite/sim/aarch64/mul.s	/^m8h:$/;"	l
mA	gdb/testsuite/gdb.cp/virtbase.cc	/^  int mA;$/;"	m	class:RHA	file:
mB	gdb/testsuite/gdb.cp/virtbase.cc	/^  int mB;$/;"	m	class:RHB	file:
mBtype	opcodes/ia64-opc-b.c	38;"	d	file:
mBtype	opcodes/ia64-opc-b.c	493;"	d	file:
mBtype	opcodes/ia64-opc-x.c	175;"	d	file:
mBtype	opcodes/ia64-opc-x.c	39;"	d	file:
mC	opcodes/ia64-opc-a.c	394;"	d	file:
mC	opcodes/ia64-opc-a.c	46;"	d	file:
mC	opcodes/ia64-opc-i.c	311;"	d	file:
mC	opcodes/ia64-opc-i.c	52;"	d	file:
mD	opcodes/ia64-opc-b.c	39;"	d	file:
mD	opcodes/ia64-opc-b.c	494;"	d	file:
mD	opcodes/ia64-opc-x.c	176;"	d	file:
mD	opcodes/ia64-opc-x.c	40;"	d	file:
mF2	opcodes/ia64-opc-f.c	41;"	d	file:
mF2	opcodes/ia64-opc-f.c	633;"	d	file:
mF4	opcodes/ia64-opc-f.c	42;"	d	file:
mF4	opcodes/ia64-opc-f.c	634;"	d	file:
mHint	opcodes/ia64-opc-m.c	2221;"	d	file:
mHint	opcodes/ia64-opc-m.c	55;"	d	file:
mHlf	opcodes/ia64-opc-m.c	2222;"	d	file:
mHlf	opcodes/ia64-opc-m.c	56;"	d	file:
mHlfa	opcodes/ia64-opc-m.c	2223;"	d	file:
mHlfa	opcodes/ia64-opc-m.c	57;"	d	file:
mIh	opcodes/ia64-opc-b.c	40;"	d	file:
mIh	opcodes/ia64-opc-b.c	495;"	d	file:
mIh	opcodes/ia64-opc-i.c	312;"	d	file:
mIh	opcodes/ia64-opc-i.c	53;"	d	file:
mImm14	opcodes/ia64-opc-a.c	395;"	d	file:
mImm14	opcodes/ia64-opc-a.c	47;"	d	file:
mM	opcodes/ia64-opc-m.c	2212;"	d	file:
mM	opcodes/ia64-opc-m.c	44;"	d	file:
mOp	opcodes/ia64-opc.h	30;"	d
mPa	opcodes/ia64-opc-b.c	41;"	d	file:
mPa	opcodes/ia64-opc-b.c	496;"	d	file:
mPa	opcodes/ia64-opc-x.c	177;"	d	file:
mPa	opcodes/ia64-opc-x.c	41;"	d	file:
mPr	opcodes/ia64-opc-b.c	42;"	d	file:
mPr	opcodes/ia64-opc-b.c	497;"	d	file:
mPr	opcodes/ia64-opc-x.c	178;"	d	file:
mPr	opcodes/ia64-opc-x.c	42;"	d	file:
mQ	opcodes/ia64-opc-f.c	43;"	d	file:
mQ	opcodes/ia64-opc-f.c	635;"	d	file:
mR3a	opcodes/ia64-opc-a.c	396;"	d	file:
mR3a	opcodes/ia64-opc-a.c	48;"	d	file:
mR3b	opcodes/ia64-opc-a.c	397;"	d	file:
mR3b	opcodes/ia64-opc-a.c	49;"	d	file:
mRa	opcodes/ia64-opc-f.c	44;"	d	file:
mRa	opcodes/ia64-opc-f.c	636;"	d	file:
mRb	opcodes/ia64-opc-f.c	45;"	d	file:
mRb	opcodes/ia64-opc-f.c	637;"	d	file:
mSf	opcodes/ia64-opc-f.c	46;"	d	file:
mSf	opcodes/ia64-opc-f.c	638;"	d	file:
mTa	opcodes/ia64-opc-a.c	398;"	d	file:
mTa	opcodes/ia64-opc-a.c	50;"	d	file:
mTa	opcodes/ia64-opc-f.c	47;"	d	file:
mTa	opcodes/ia64-opc-f.c	639;"	d	file:
mTa	opcodes/ia64-opc-i.c	313;"	d	file:
mTa	opcodes/ia64-opc-i.c	54;"	d	file:
mTag13	opcodes/ia64-opc-i.c	314;"	d	file:
mTag13	opcodes/ia64-opc-i.c	55;"	d	file:
mTb	opcodes/ia64-opc-a.c	399;"	d	file:
mTb	opcodes/ia64-opc-a.c	51;"	d	file:
mTb	opcodes/ia64-opc-i.c	315;"	d	file:
mTb	opcodes/ia64-opc-i.c	56;"	d	file:
mVc	opcodes/ia64-opc-i.c	316;"	d	file:
mVc	opcodes/ia64-opc-i.c	57;"	d	file:
mVc	opcodes/ia64-opc-x.c	179;"	d	file:
mVc	opcodes/ia64-opc-x.c	43;"	d	file:
mVe	opcodes/ia64-opc-a.c	400;"	d	file:
mVe	opcodes/ia64-opc-a.c	52;"	d	file:
mVe	opcodes/ia64-opc-i.c	317;"	d	file:
mVe	opcodes/ia64-opc-i.c	58;"	d	file:
mWh	opcodes/ia64-opc-i.c	318;"	d	file:
mWh	opcodes/ia64-opc-i.c	59;"	d	file:
mWha	opcodes/ia64-opc-b.c	43;"	d	file:
mWha	opcodes/ia64-opc-b.c	498;"	d	file:
mWha	opcodes/ia64-opc-x.c	180;"	d	file:
mWha	opcodes/ia64-opc-x.c	44;"	d	file:
mWhb	opcodes/ia64-opc-b.c	44;"	d	file:
mWhb	opcodes/ia64-opc-b.c	499;"	d	file:
mWhc	opcodes/ia64-opc-b.c	45;"	d	file:
mWhc	opcodes/ia64-opc-b.c	500;"	d	file:
mX	opcodes/ia64-opc-a.c	401;"	d	file:
mX	opcodes/ia64-opc-a.c	53;"	d	file:
mX	opcodes/ia64-opc-i.c	319;"	d	file:
mX	opcodes/ia64-opc-i.c	60;"	d	file:
mX	opcodes/ia64-opc-m.c	2213;"	d	file:
mX	opcodes/ia64-opc-m.c	45;"	d	file:
mX2	opcodes/ia64-opc-a.c	402;"	d	file:
mX2	opcodes/ia64-opc-a.c	54;"	d	file:
mX2	opcodes/ia64-opc-f.c	50;"	d	file:
mX2	opcodes/ia64-opc-f.c	642;"	d	file:
mX2	opcodes/ia64-opc-i.c	321;"	d	file:
mX2	opcodes/ia64-opc-i.c	63;"	d	file:
mX2	opcodes/ia64-opc-m.c	2214;"	d	file:
mX2	opcodes/ia64-opc-m.c	46;"	d	file:
mX2a	opcodes/ia64-opc-a.c	403;"	d	file:
mX2a	opcodes/ia64-opc-a.c	55;"	d	file:
mX2a	opcodes/ia64-opc-i.c	322;"	d	file:
mX2a	opcodes/ia64-opc-i.c	64;"	d	file:
mX2b	opcodes/ia64-opc-a.c	404;"	d	file:
mX2b	opcodes/ia64-opc-a.c	56;"	d	file:
mX2b	opcodes/ia64-opc-i.c	323;"	d	file:
mX2b	opcodes/ia64-opc-i.c	65;"	d	file:
mX2c	opcodes/ia64-opc-i.c	324;"	d	file:
mX2c	opcodes/ia64-opc-i.c	66;"	d	file:
mX3	opcodes/ia64-opc-i.c	325;"	d	file:
mX3	opcodes/ia64-opc-i.c	67;"	d	file:
mX3	opcodes/ia64-opc-m.c	2215;"	d	file:
mX3	opcodes/ia64-opc-m.c	47;"	d	file:
mX3	opcodes/ia64-opc-x.c	181;"	d	file:
mX3	opcodes/ia64-opc-x.c	45;"	d	file:
mX4	opcodes/ia64-opc-a.c	405;"	d	file:
mX4	opcodes/ia64-opc-a.c	57;"	d	file:
mX4	opcodes/ia64-opc-m.c	2216;"	d	file:
mX4	opcodes/ia64-opc-m.c	48;"	d	file:
mX6	opcodes/ia64-opc-b.c	46;"	d	file:
mX6	opcodes/ia64-opc-b.c	501;"	d	file:
mX6	opcodes/ia64-opc-f.c	51;"	d	file:
mX6	opcodes/ia64-opc-f.c	643;"	d	file:
mX6	opcodes/ia64-opc-i.c	326;"	d	file:
mX6	opcodes/ia64-opc-i.c	68;"	d	file:
mX6	opcodes/ia64-opc-x.c	182;"	d	file:
mX6	opcodes/ia64-opc-x.c	46;"	d	file:
mX6a	opcodes/ia64-opc-m.c	2217;"	d	file:
mX6a	opcodes/ia64-opc-m.c	49;"	d	file:
mX6b	opcodes/ia64-opc-m.c	2218;"	d	file:
mX6b	opcodes/ia64-opc-m.c	50;"	d	file:
mX7	opcodes/ia64-opc-m.c	51;"	d	file:
mXa	opcodes/ia64-opc-f.c	48;"	d	file:
mXa	opcodes/ia64-opc-f.c	640;"	d	file:
mXb	opcodes/ia64-opc-f.c	49;"	d	file:
mXb	opcodes/ia64-opc-f.c	641;"	d	file:
mXb	opcodes/ia64-opc-i.c	320;"	d	file:
mXb	opcodes/ia64-opc-i.c	61;"	d	file:
mXc	opcodes/ia64-opc-i.c	62;"	d	file:
mY	opcodes/ia64-opc-f.c	52;"	d	file:
mY	opcodes/ia64-opc-i.c	327;"	d	file:
mY	opcodes/ia64-opc-m.c	2219;"	d	file:
mY	opcodes/ia64-opc-m.c	52;"	d	file:
mY	opcodes/ia64-opc-x.c	47;"	d	file:
mY1	opcodes/ia64-opc-m.c	2220;"	d	file:
mY1	opcodes/ia64-opc-m.c	53;"	d	file:
mYa	opcodes/ia64-opc-i.c	69;"	d	file:
mYb	opcodes/ia64-opc-i.c	70;"	d	file:
mZ	opcodes/ia64-opc-m.c	54;"	d	file:
mZa	opcodes/ia64-opc-a.c	406;"	d	file:
mZa	opcodes/ia64-opc-a.c	58;"	d	file:
mZa	opcodes/ia64-opc-i.c	328;"	d	file:
mZa	opcodes/ia64-opc-i.c	71;"	d	file:
mZb	opcodes/ia64-opc-a.c	407;"	d	file:
mZb	opcodes/ia64-opc-a.c	59;"	d	file:
mZb	opcodes/ia64-opc-i.c	329;"	d	file:
mZb	opcodes/ia64-opc-i.c	72;"	d	file:
m_access	include/os9k.h	/^  unsigned char m_access[2];	\/* Access permissions.  *\/$/;"	m	struct:mh_com
m_ada	gdb/symtab.h	/^  mutable gdb::optional<ada_lookup_name_info> m_ada;$/;"	m	class:final
m_addr_mask	gdb/prologue-value.h	/^  CORE_ADDR m_addr_mask;$/;"	m	class:pv_area
m_address	gdb/probe.h	/^  CORE_ADDR m_address;$/;"	m	class:probe
m_aexprs	gdb/tracepoint.h	/^  std::vector<agent_expr_up> m_aexprs;$/;"	m	class:collection_list
m_arch	gdb/probe.h	/^  struct gdbarch *m_arch;$/;"	m	class:probe	typeref:struct:probe::gdbarch
m_argv	gdb/utils.h	/^  char **m_argv;$/;"	m	class:gdb_argv
m_array	gdb/common/array-view.h	/^  T *m_array;$/;"	m	class:gdb::array_view
m_aspace	gdb/regcache.h	/^  const address_space * const m_aspace;$/;"	m	class:regcache
m_attrev	include/os9k.h	/^  unsigned char m_attrev[2];	\/* Rev\/attr.  *\/$/;"	m	struct:mh_com
m_base_reg	gdb/prologue-value.h	/^  int m_base_reg;$/;"	m	class:pv_area
m_bool	gdb/testsuite/gdb.cp/gdb1355.cc	/^  bool m_bool;$/;"	m	struct:mystruct	file:
m_buffer	gdb/common/tdesc.h	/^  std::string *m_buffer;$/;"	m	class:print_xml_feature
m_buffer	gdb/mi/mi-console.h	/^  string_file m_buffer;$/;"	m	class:mi_console_file
m_bytes	gdb/charset.h	/^  size_t m_bytes;$/;"	m	class:wchar_iterator
m_char	gdb/testsuite/gdb.cp/gdb1355.cc	/^  char m_char;$/;"	m	struct:mystruct	file:
m_close_one	gdb/ui-file.h	/^  bool m_close_one, m_close_two;$/;"	m	class:tee_file
m_close_p	gdb/ui-file.h	/^  bool m_close_p;$/;"	m	class:stdio_file
m_close_two	gdb/ui-file.h	/^  bool m_close_one, m_close_two;$/;"	m	class:tee_file
m_completion_match_result	gdb/completer.h	/^  completion_match_result m_completion_match_result;$/;"	m	class:completion_tracker
m_completion_mode	gdb/symtab.h	/^  bool m_completion_mode;$/;"	m	class:final
m_computed	gdb/tracepoint.h	/^  std::vector<std::string> m_computed;$/;"	m	class:collection_list
m_const	include/hp-symtab.h	/^  unsigned int m_const:     1;     \/* const                         *\/$/;"	m	struct:dntt_type_modifier
m_cplus	gdb/symtab.h	/^  mutable gdb::optional<demangle_for_lookup_info> m_cplus;$/;"	m	class:final
m_cur_tok	gdb/cli/cli-utils.h	/^  const char *m_cur_tok;$/;"	m	class:number_or_range_parser
m_cur_tok	gdb/tid-parse.h	/^  const char *m_cur_tok;$/;"	m	class:tid_range_parser
m_current_uiout	gdb/top.h	/^  struct ui_out *m_current_uiout;$/;"	m	struct:ui	typeref:struct:ui::ui_out
m_custom_word_point	gdb/completer.h	/^  int m_custom_word_point = 0;$/;"	m	class:completion_tracker
m_d	gdb/symtab.h	/^  mutable gdb::optional<demangle_for_lookup_info> m_d;$/;"	m	class:final
m_data	include/os9k.h	/^  unsigned char m_data[4];	\/* Data storage requirement.  *\/$/;"	m	struct:mh_com
m_default_inferior	gdb/tid-parse.h	/^  int m_default_inferior;$/;"	m	class:tid_range_parser
m_demangled_hashes	gdb/symtab.h	/^  mutable std::array<unsigned int, nr_languages> m_demangled_hashes;$/;"	m	class:final
m_demangled_name	gdb/symtab.h	/^  std::string m_demangled_name;$/;"	m	struct:final
m_desc	gdb/charset.h	/^  iconv_t m_desc;$/;"	m	class:wchar_iterator
m_desc	gdb/charset.h	/^  int m_desc;$/;"	m	class:wchar_iterator
m_descr	gdb/regcache.h	/^  struct regcache_descr *m_descr;$/;"	m	class:reg_buffer	typeref:struct:reg_buffer::regcache_descr
m_di	gdb/disasm.h	/^  gdb_disassembler m_di;$/;"	m	class:gdb_pretty_print_disassembler
m_di	gdb/disasm.h	/^  struct disassemble_info m_di;$/;"	m	class:gdb_disassembler	typeref:struct:gdb_disassembler::disassemble_info
m_double	gdb/testsuite/gdb.cp/gdb1355.cc	/^  double m_double;$/;"	m	struct:mystruct	file:
m_dtd_name	gdb/xml-support.c	/^  const char *m_dtd_name;$/;"	m	struct:gdb_xml_parser	file:
m_dummy	gdb/common/gdb_optional.h	/^    struct { } m_dummy;$/;"	m	union:gdb::optional::__anon1763	typeref:struct:gdb::optional::__anon1763::__anon1764
m_duplicate	include/hp-symtab.h	/^  unsigned int m_duplicate: 1;     \/* duplicate                     *\/$/;"	m	struct:dntt_type_modifier
m_edit	include/os9k.h	/^  unsigned char m_edit[2];	\/* Edition.  *\/$/;"	m	struct:mh_com
m_encoded_name	gdb/symtab.h	/^  std::string m_encoded_name;$/;"	m	class:final
m_end_ptr	gdb/cli/cli-utils.h	/^  const char *m_end_ptr;$/;"	m	class:number_or_range_parser
m_end_value	gdb/cli/cli-utils.h	/^  int m_end_value;$/;"	m	class:number_or_range_parser
m_entries_hash	gdb/completer.h	/^  htab_t m_entries_hash;$/;"	m	class:completion_tracker
m_entries_vec	gdb/completer.h	/^  completion_list m_entries_vec;$/;"	m	class:completion_tracker
m_entry	gdb/prologue-value.h	/^  struct area_entry *m_entry;$/;"	m	class:pv_area	typeref:struct:pv_area::area_entry
m_environ_vector	gdb/common/environ.h	/^  std::vector<char *> m_environ_vector;$/;"	m	class:gdb_environ
m_erased_callable	gdb/common/function-view.h	/^  fv_detail::erased_callable m_erased_callable;$/;"	m	class:gdb::function_view
m_err_memaddr	gdb/disasm.h	/^  CORE_ADDR m_err_memaddr;$/;"	m	class:gdb_disassembler
m_error	gdb/xml-support.c	/^  struct gdb_exception m_error;$/;"	m	struct:gdb_xml_parser	typeref:struct:gdb_xml_parser::gdb_exception	file:
m_error_traceback	gdb/python/python-internal.h	/^  PyObject *m_error_type, *m_error_value, *m_error_traceback;$/;"	m	class:gdbpy_enter
m_error_type	gdb/python/python-internal.h	/^  PyObject *m_error_type, *m_error_value, *m_error_traceback;$/;"	m	class:gdbpy_enter
m_error_value	gdb/python/python-internal.h	/^  PyObject *m_error_type, *m_error_value, *m_error_traceback;$/;"	m	class:gdbpy_enter
m_excpt	include/os9k.h	/^  unsigned char m_excpt[4];	\/* Offset to exception entry point.  *\/$/;"	m	struct:mh_com
m_exec	include/os9k.h	/^  unsigned char m_exec[4];	\/* Offset to execution entry point.  *\/$/;"	m	struct:mh_com
m_extlang	gdb/extension.h	/^  const extension_language_defn *m_extlang;$/;"	m	struct:xmethod_worker
m_fd	gdb/common/scoped_fd.h	/^  explicit scoped_fd (int fd = -1) noexcept : m_fd (fd) {}$/;"	f	class:scoped_fd
m_fd	gdb/common/scoped_fd.h	/^  int m_fd;$/;"	m	class:scoped_fd
m_fd	gdb/ui-file.h	/^  int m_fd;$/;"	m	class:stdio_file
m_fid	gdb/frame.h	/^  struct frame_id m_fid;$/;"	m	class:scoped_restore_selected_frame	typeref:struct:scoped_restore_selected_frame::frame_id
m_file	gdb/ui-file.h	/^  FILE *m_file;$/;"	m	class:stdio_file
m_filename	gdb/common/gdb_unlinker.h	/^    : m_filename (filename)$/;"	f	class:gdb::unlinker
m_filename	gdb/common/gdb_unlinker.h	/^  const char *m_filename;$/;"	m	class:gdb::unlinker
m_finished	gdb/cli/cli-utils.h	/^  bool m_finished;$/;"	m	class:number_or_range_parser
m_finished_storage	gdb/completer.h	/^  std::string m_finished_storage;$/;"	m	class:completion_match_for_lcd
m_flags	gdb/ui-out.h	/^  ui_out_flags m_flags;$/;"	m	class:ui_out
m_float	gdb/testsuite/gdb.cp/gdb1355.cc	/^  float m_float;$/;"	m	struct:mystruct	file:
m_fp	zlib/contrib/iostream2/zstream.h	/^        gzFile m_fp;$/;"	m	class:izstream
m_fp	zlib/contrib/iostream2/zstream.h	/^        gzFile m_fp;$/;"	m	class:ozstream
m_gdb_stderr	gdb/top.h	/^  struct ui_file *m_gdb_stderr;$/;"	m	struct:ui	typeref:struct:ui::ui_file
m_gdb_stdin	gdb/top.h	/^  struct ui_file *m_gdb_stdin;$/;"	m	struct:ui	typeref:struct:ui::ui_file
m_gdb_stdlog	gdb/top.h	/^  struct ui_file *m_gdb_stdlog;$/;"	m	struct:ui	typeref:struct:ui::ui_file
m_gdb_stdout	gdb/top.h	/^  struct ui_file *m_gdb_stdout;$/;"	m	struct:ui	typeref:struct:ui::ui_file
m_gdbarch	gdb/disasm.h	/^  struct gdbarch *m_gdbarch;$/;"	m	class:gdb_disassembler	typeref:struct:gdb_disassembler::gdbarch
m_gdbarch	gdb/python/python-internal.h	/^  struct gdbarch *m_gdbarch;$/;"	m	class:gdbpy_enter	typeref:struct:gdbpy_enter::gdbarch
m_gdbarch	gdb/regcache.h	/^  gdbarch *m_gdbarch;$/;"	m	class:register_dump
m_go	gdb/symtab.h	/^  mutable gdb::optional<demangle_for_lookup_info> m_go;$/;"	m	class:final
m_group	include/os9k.h	92;"	d
m_group_user	include/os9k.h	93;"	d
m_has_pseudo	gdb/regcache.h	/^  bool m_has_pseudo;$/;"	m	class:reg_buffer
m_idata	include/os9k.h	/^  unsigned char m_idata[4];	\/* Offset to initialized data.  *\/$/;"	m	struct:mh_com
m_ident	include/os9k.h	/^  unsigned char m_ident[2];	\/* Ident code for ident program.  *\/$/;"	m	struct:mh_com
m_idref	include/os9k.h	/^  unsigned char m_idref[4];	\/* Offset to data reference lists.  *\/$/;"	m	struct:mh_com
m_ignore_parameters	gdb/symtab.h	/^  bool m_ignore_parameters;$/;"	m	class:final
m_ignored_ranges	gdb/completer.h	/^  std::vector<std::pair<const char *, const char *>> m_ignored_ranges;$/;"	m	class:completion_match_for_lcd
m_in_range	gdb/cli/cli-utils.h	/^  bool m_in_range;$/;"	m	class:number_or_range_parser
m_inf	gdb/gdbthread.h	/^  inferior *m_inf;$/;"	m	class:scoped_restore_current_thread
m_inf_num	gdb/tid-parse.h	/^  int m_inf_num;$/;"	m	class:tid_range_parser
m_init	include/os9k.h	/^  unsigned char m_init[4];	\/* Initialization routine offset.  *\/$/;"	m	struct:mh_com
m_innermost_block	gdb/parser-defs.h	/^  const struct block *m_innermost_block;$/;"	m	class:innermost_block_tracker	typeref:struct:innermost_block_tracker::block
m_input	gdb/charset.h	/^  const gdb_byte *m_input;$/;"	m	class:wchar_iterator
m_insn_stb	gdb/disasm.h	/^  string_file m_insn_stb;$/;"	m	class:gdb_pretty_print_disassembler
m_instantiated	gdb/common/gdb_optional.h	/^  bool m_instantiated = false;$/;"	m	class:gdb::optional
m_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  int m_int;$/;"	m	struct:mystruct	file:
m_interp	gdb/interps.h	/^  struct interp *m_interp;$/;"	m	class:scoped_restore_interp	typeref:struct:scoped_restore_interp::interp
m_invoker	gdb/common/function-view.h	/^  Res (*m_invoker) (fv_detail::erased_callable, Args...);$/;"	m	class:gdb::function_view
m_is_xinclude	gdb/xml-support.c	/^  bool m_is_xinclude;$/;"	m	struct:gdb_xml_parser	file:
m_item	gdb/common/gdb_optional.h	/^    T m_item;$/;"	m	union:gdb::optional::__anon1763
m_iter	gdb/top.h	/^  struct ui *m_iter;$/;"	m	class:switch_thru_all_uis	typeref:struct:switch_thru_all_uis::ui
m_lang	gdb/language.h	/^  enum language m_lang;$/;"	m	class:scoped_restore_current_language	typeref:enum:scoped_restore_current_language::language
m_language	gdb/python/python-internal.h	/^  const struct language_defn *m_language;$/;"	m	class:gdbpy_enter	typeref:struct:gdbpy_enter::language_defn
m_last_line	gdb/xml-support.c	/^  int m_last_line;$/;"	m	struct:gdb_xml_parser	file:
m_last_retval	gdb/cli/cli-utils.h	/^  int m_last_retval;$/;"	m	class:number_or_range_parser
m_length	gdb/common/scoped_mmap.h	/^	       off_t offset) noexcept : m_length (length)$/;"	f	class:scoped_mmap
m_length	gdb/common/scoped_mmap.h	/^  size_t m_length;$/;"	m	class:scoped_mmap
m_levels	gdb/ui-out.h	/^  std::vector<std::unique_ptr<ui_out_level>> m_levels;$/;"	m	class:ui_out
m_line	gdb/tui/tui-out.h	/^  int m_line;$/;"	m	class:tui_ui_out
m_long_double	gdb/testsuite/gdb.cp/gdb1355.cc	/^  long double m_long_double;$/;"	m	struct:mystruct	file:
m_long_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  long int m_long_int;$/;"	m	struct:mystruct	file:
m_long_unsigned_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  long unsigned int m_long_unsigned_int;$/;"	m	struct:mystruct	file:
m_lowest_common_denominator	gdb/completer.h	/^  char *m_lowest_common_denominator = NULL;$/;"	m	class:completion_tracker
m_lowest_common_denominator_unique	gdb/completer.h	/^  bool m_lowest_common_denominator_unique = false;$/;"	m	class:completion_tracker
m_lwp	gdb/common/ptid.h	/^  long m_lwp;$/;"	m	class:ptid_t
m_malloc	gdb/symtab.h	/^  gdb::unique_xmalloc_ptr<char> m_malloc;$/;"	m	class:demangle_result_storage
m_match	gdb/completer.h	/^  const char *m_match;$/;"	m	class:completion_match
m_match	gdb/completer.h	/^  const char *m_match;$/;"	m	class:completion_match_for_lcd
m_match_type	gdb/symtab.h	/^  symbol_name_match_type m_match_type;$/;"	m	class:final
m_mem	gdb/common/scoped_mmap.h	/^  void *m_mem;$/;"	m	class:scoped_mmap
m_memranges	gdb/tracepoint.h	/^  std::vector<memrange> m_memranges;$/;"	m	class:collection_list
m_mi_version	gdb/mi/mi-out.h	/^  int m_mi_version;$/;"	m	class:mi_ui_out
m_mode	opcodes/i386-dis.c	/^  m_mode,$/;"	e	enum:__anon42	file:
m_msg_type	gdb/maint.h	/^  bool m_msg_type;$/;"	m	class:scoped_command_stats
m_msym_bunch	gdb/minsyms.h	/^  struct msym_bunch *m_msym_bunch;$/;"	m	class:minimal_symbol_reader	typeref:struct:minimal_symbol_reader::msym_bunch
m_msym_bunch_index	gdb/minsyms.h	/^  int m_msym_bunch_index;$/;"	m	class:minimal_symbol_reader
m_msym_count	gdb/minsyms.h	/^  int m_msym_count;$/;"	m	class:minimal_symbol_reader
m_name	gdb/common/observable.h	/^  const char *m_name;$/;"	m	class:gdb::observers::observable
m_name	gdb/interps.h	/^  const char *m_name;$/;"	m	class:interp
m_name	gdb/probe.h	/^  std::string m_name;$/;"	m	class:probe
m_name	gdb/symtab.h	/^  std::string m_name;$/;"	m	class:final
m_name	gdb/xml-support.c	/^  const char *m_name;$/;"	m	struct:gdb_xml_parser	file:
m_name	include/os9k.h	/^  unsigned char m_name[4];	\/* Offset to module name.  *\/$/;"	m	struct:mh_com
m_needs	include/os9k.h	/^  unsigned char m_needs[4];	\/* Module hardware requirements flags. (reserved).  *\/$/;"	m	struct:mh_com
m_obj	gdb/common/gdb_ref_ptr.h	/^  T *m_obj;$/;"	m	class:gdb::ref_ptr
m_object_file	gdb/compile/compile-internal.h	/^  std::string m_object_file;$/;"	m	class:compile_file_names
m_objfile	gdb/minsyms.h	/^  struct objfile *m_objfile;$/;"	m	class:minimal_symbol_reader	typeref:struct:minimal_symbol_reader::objfile
m_objfile	gdb/psympriv.h	/^  struct objfile *m_objfile;$/;"	m	class:psymtab_discarder	typeref:struct:psymtab_discarder::objfile
m_observers	gdb/common/observable.h	/^  std::vector<std::pair<const token *, func_type>> m_observers;$/;"	m	class:gdb::observers::observable
m_one	gdb/ui-file.h	/^  ui_file *m_one, *m_two;$/;"	m	class:tee_file
m_opcode_stb	gdb/disasm.h	/^  string_file m_opcode_stb;$/;"	m	class:gdb_pretty_print_disassembler
m_os	zlib/contrib/iostream2/zstream.h	/^        ostrstream* m_os;$/;"	m	class:ozstream
m_out	gdb/charset.h	/^  gdb::def_vector<gdb_wchar_t> m_out;$/;"	m	class:wchar_iterator
m_owner	include/os9k.h	/^  unsigned char m_owner[4];	\/* Group\/user id.  *\/$/;"	m	struct:mh_com
m_parity	include/os9k.h	/^  unsigned char m_parity[2]; 	\/* Header parity.  *\/$/;"	m	struct:mh_com
m_pattern	gdb/gdb_regex.h	/^  regex_t m_pattern;$/;"	m	class:compiled_regex
m_personality_orig	gdb/nat/linux-personality.h	/^  int m_personality_orig;$/;"	m	class:maybe_disable_address_space_randomization
m_personality_set	gdb/nat/linux-personality.h	/^  bool m_personality_set;$/;"	m	class:maybe_disable_address_space_randomization
m_pid	gdb/common/ptid.h	/^  int m_pid;$/;"	m	class:ptid_t
m_pieces	gdb/common/format.h	/^  std::vector<format_piece> m_pieces;$/;"	m	class:format_pieces
m_prefix	gdb/mi/mi-console.h	/^  const char *m_prefix;$/;"	m	class:mi_console_file
m_previous_active	gdb/python/python-internal.h	/^  struct active_ext_lang_state *m_previous_active;$/;"	m	class:gdbpy_enter	typeref:struct:gdbpy_enter::active_ext_lang_state
m_provider	gdb/probe.h	/^  std::string m_provider;$/;"	m	class:probe
m_psymtab	gdb/psympriv.h	/^  struct partial_symtab *m_psymtab;$/;"	m	class:psymtab_discarder	typeref:struct:psymtab_discarder::partial_symtab
m_ptid	gdb/gdbthread.h	/^  ptid_t m_ptid;$/;"	m	class:scoped_finish_thread_state
m_ptid	gdb/regcache.h	/^  ptid_t m_ptid;$/;"	m	class:regcache
m_qualified	gdb/tid-parse.h	/^  bool m_qualified;$/;"	m	class:tid_range_parser
m_quote	gdb/mi/mi-console.h	/^  char m_quote;$/;"	m	class:mi_console_file
m_quote_char	gdb/completer.h	/^  int m_quote_char = '\\0';$/;"	m	class:completion_tracker
m_range_parser	gdb/tid-parse.h	/^  number_or_range_parser m_range_parser;$/;"	m	class:tid_range_parser
m_raw	gdb/mi/mi-console.h	/^  ui_file *m_raw;$/;"	m	class:mi_console_file
m_refcount	gdb/common/refcounted-object.h	/^  int m_refcount = 0;$/;"	m	class:refcounted_object
m_register_status	gdb/regcache.h	/^  std::unique_ptr<register_status[]> m_register_status;$/;"	m	class:reg_buffer
m_registers	gdb/regcache.h	/^  std::unique_ptr<gdb_byte[]> m_registers;$/;"	m	class:reg_buffer
m_regs_mask	gdb/tracepoint.h	/^  unsigned char m_regs_mask[32];$/;"	m	class:collection_list
m_released	gdb/gdbthread.h	/^  bool m_released = false;$/;"	m	class:scoped_finish_thread_state
m_restore_pspace	gdb/progspace-and-thread.h	/^  scoped_restore_current_program_space m_restore_pspace;$/;"	m	class:scoped_restore_current_pspace_and_thread
m_restore_thread	gdb/progspace-and-thread.h	/^  scoped_restore_current_thread m_restore_thread;$/;"	m	class:scoped_restore_current_pspace_and_thread
m_save_batch_flag	gdb/utils.h	/^  int m_save_batch_flag;$/;"	m	struct:set_batch_flag_and_restore_page_info
m_save_chars_per_line	gdb/utils.h	/^  unsigned m_save_chars_per_line;$/;"	m	struct:set_batch_flag_and_restore_page_info
m_save_lines_per_page	gdb/utils.h	/^  unsigned m_save_lines_per_page;$/;"	m	struct:set_batch_flag_and_restore_page_info
m_save_ui	gdb/top.h	/^  scoped_restore_tmpl<struct ui *> m_save_ui;$/;"	m	class:switch_thru_all_uis
m_saved_inf	gdb/inferior.h	/^  inferior *m_saved_inf;$/;"	m	class:scoped_restore_current_inferior
m_saved_pspace	gdb/progspace.h	/^  program_space *m_saved_pspace;$/;"	m	class:scoped_restore_current_program_space
m_saved_value	gdb/common/scoped_restore.h	/^      m_saved_value (other.m_saved_value)$/;"	f	class:scoped_restore_tmpl
m_saved_value	gdb/common/scoped_restore.h	/^  const T m_saved_value;$/;"	m	class:scoped_restore_tmpl
m_saved_var	gdb/common/scoped_restore.h	/^  mutable void *m_saved_var;$/;"	m	class:scoped_restore_base
m_scopes	gdb/xml-support.c	/^  std::vector<scope_level> m_scopes;$/;"	m	struct:gdb_xml_parser	file:
m_section_name	gdb/gdbcore.h	/^  const char *m_section_name;$/;"	m	class:thread_section_name
m_selected_frame_id	gdb/gdbthread.h	/^  frame_id m_selected_frame_id;$/;"	m	class:scoped_restore_current_thread
m_selected_frame_level	gdb/gdbthread.h	/^  int m_selected_frame_level;$/;"	m	class:scoped_restore_current_thread
m_short_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  short int m_short_int;$/;"	m	struct:mystruct	file:
m_short_unsigned_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  short unsigned int m_short_unsigned_int;$/;"	m	struct:mystruct	file:
m_size	gdb/common/array-view.h	/^    : m_array (array), m_size (Size)$/;"	f	class:gdb::array_view
m_size	gdb/common/array-view.h	/^    : m_array (array), m_size (size)$/;"	f	class:gdb::array_view
m_size	gdb/common/array-view.h	/^    : m_array (c.data ()), m_size (c.size ())$/;"	f	class:gdb::array_view
m_size	gdb/common/array-view.h	/^  size_type m_size;$/;"	m	class:gdb::array_view
m_size	include/os9k.h	/^  unsigned char m_size[4];	\/* Module size.  *\/$/;"	m	struct:mh_com
m_source_file	gdb/compile/compile-internal.h	/^  std::string m_source_file;$/;"	m	class:compile_file_names
m_spare	include/os9k.h	/^  char          m_spare[8];	\/* Reserved bytes.  *\/$/;"	m	struct:mh_com
m_stack	include/os9k.h	/^  unsigned char m_stack[4];	\/* Stack size.  *\/$/;"	m	struct:mh_com
m_start_cpu_time	gdb/maint.h	/^  run_time_clock::time_point m_start_cpu_time;$/;"	m	class:scoped_command_stats
m_start_nr_blocks	gdb/maint.h	/^  int m_start_nr_blocks;$/;"	m	class:scoped_command_stats
m_start_nr_compunit_symtabs	gdb/maint.h	/^  int m_start_nr_compunit_symtabs;$/;"	m	class:scoped_command_stats
m_start_nr_symtabs	gdb/maint.h	/^  int m_start_nr_symtabs;$/;"	m	class:scoped_command_stats
m_start_of_line	gdb/tui/tui-out.h	/^  int m_start_of_line;$/;"	m	class:tui_ui_out
m_start_space	gdb/maint.h	/^  long m_start_space;$/;"	m	class:scoped_command_stats
m_start_wall_time	gdb/maint.h	/^  std::chrono::steady_clock::time_point m_start_wall_time;$/;"	m	class:scoped_command_stats
m_state	gdb/python/python-internal.h	/^  PyGILState_STATE m_state;$/;"	m	class:gdbpy_enter
m_state	gdb/target/target.h	/^    target_terminal_state m_state;$/;"	m	class:target_terminal_state::target_terminal::scoped_restore_terminal_state
m_state	gdb/tid-parse.h	/^    } m_state;$/;"	m	class:tid_range_parser	typeref:enum:tid_range_parser::__anon1769
m_static	include/hp-symtab.h	/^  unsigned int m_static:    1;     \/* static                        *\/$/;"	m	struct:dntt_type_modifier
m_storage	gdb/common/format.h	/^  gdb::unique_xmalloc_ptr<char> m_storage;$/;"	m	class:format_pieces
m_storage	gdb/completer.h	/^  std::string m_storage;$/;"	m	class:completion_match
m_storage	gdb/gdbcore.h	/^  std::string m_storage;$/;"	m	class:thread_section_name
m_storage	gdb/typeprint.h	/^  auto_obstack m_storage;$/;"	m	class:typedef_hash_table
m_strace_data	gdb/tracepoint.h	/^  bool m_strace_data;$/;"	m	class:collection_list
m_streams	gdb/cli-out.h	/^  std::vector<ui_file *> m_streams;$/;"	m	class:cli_ui_out
m_streams	gdb/mi/mi-out.h	/^  std::vector<ui_file *> m_streams;$/;"	m	class:mi_ui_out
m_string	gdb/symtab.h	/^  std::string m_string;$/;"	m	class:demangle_result_storage
m_string	gdb/ui-file.h	/^  std::string m_string;$/;"	m	class:string_file
m_suppress_append_ws	gdb/completer.h	/^  bool m_suppress_append_ws = false;$/;"	m	class:completion_tracker
m_suppress_field_separator	gdb/mi/mi-out.h	/^  bool m_suppress_field_separator;$/;"	m	class:mi_ui_out
m_suppress_output	gdb/cli-out.h	/^  bool m_suppress_output;$/;"	m	class:cli_ui_out
m_suppress_output	gdb/mi/mi-out.h	/^  bool m_suppress_output;$/;"	m	class:mi_ui_out
m_symbol	include/os9k.h	/^  unsigned char m_symbol[4];	\/* Symbol table offset.  *\/$/;"	m	struct:mh_com
m_sync	include/os9k.h	/^  unsigned char m_sync[2];$/;"	m	struct:mh_com
m_sysrev	include/os9k.h	/^  unsigned char m_sysrev[2];	\/* System revision check value.  *\/$/;"	m	struct:mh_com
m_tab	gdb/filename-seen-cache.h	/^  htab_t m_tab;$/;"	m	class:filename_seen_cache
m_table	gdb/typeprint.h	/^  htab_t m_table;$/;"	m	class:typedef_hash_table
m_table_up	gdb/ui-out.h	/^  std::unique_ptr<ui_out_table> m_table_up;$/;"	m	class:ui_out
m_term	include/os9k.h	/^  unsigned char m_term[4];	\/* Termination routine offset.  *\/$/;"	m	struct:mh_com
m_terminal_state	gdb/gdbserver/target.c	/^target_terminal_state target_terminal::m_terminal_state$/;"	m	class:target_terminal	file:
m_terminal_state	gdb/target.c	/^target_terminal_state target_terminal::m_terminal_state$/;"	m	class:target_terminal	file:
m_terminal_state	gdb/target/target.h	/^  static target_terminal_state m_terminal_state;$/;"	m	class:target_terminal_state::target_terminal
m_this_type	gdb/python/py-xmethods.c	/^  PyObject *m_this_type;$/;"	m	struct:xmethod_worker	file:
m_thr	gdb/gdbthread.h	/^  thread_info *m_thr;$/;"	m	class:enable_thread_stack_temporaries
m_thread	gdb/gdbthread.h	/^  class thread_info *m_thread;$/;"	m	class:scoped_restore_current_thread	typeref:class:scoped_restore_current_thread::thread_info
m_tid	gdb/common/ptid.h	/^  long m_tid;$/;"	m	class:ptid_t
m_top	gdb/target.h	/^  enum strata m_top {};$/;"	g	class:target_stack
m_traceframe_number	gdb/tracepoint.h	/^  int m_traceframe_number;$/;"	m	struct:scoped_restore_current_traceframe
m_tracepoint_action_download	gdb/gdbserver/tracepoint.c	/^m_tracepoint_action_download (const struct tracepoint_action *action)$/;"	f	file:
m_tracepoint_action_send	gdb/gdbserver/tracepoint.c	/^m_tracepoint_action_send (char *buffer, const struct tracepoint_action *action)$/;"	f	file:
m_two	gdb/ui-file.h	/^  ui_file *m_one, *m_two;$/;"	m	class:tee_file
m_tylan	include/os9k.h	/^  unsigned char m_tylan[2];	\/* Type\/lang.  *\/$/;"	m	struct:mh_com
m_types	gdb/parser-defs.h	/^  innermost_block_tracker_types m_types;$/;"	m	class:innermost_block_tracker
m_uiout	gdb/ui-out.h	/^  struct ui_out *m_uiout;$/;"	m	class:ui_out_emit_table	typeref:struct:ui_out_emit_table::ui_out
m_uiout	gdb/ui-out.h	/^  struct ui_out *m_uiout;$/;"	m	class:ui_out_emit_type	typeref:struct:ui_out_emit_type::ui_out
m_uiout	gdb/ui-out.h	/^  struct ui_out *m_uiout;$/;"	m	class:ui_out_redirect_pop	typeref:struct:ui_out_redirect_pop::ui_out
m_unsigned_char	gdb/testsuite/gdb.cp/gdb1355.cc	/^  unsigned char m_unsigned_char;$/;"	m	struct:mystruct	file:
m_unsigned_int	gdb/testsuite/gdb.cp/gdb1355.cc	/^  unsigned int m_unsigned_int;$/;"	m	struct:mystruct	file:
m_usage	include/os9k.h	/^  unsigned char m_usage[4];	\/* Comment string offset.  *\/$/;"	m	struct:mh_com
m_use_custom_word_point	gdb/completer.h	/^  bool m_use_custom_word_point = false;$/;"	m	class:completion_tracker
m_user	include/os9k.h	91;"	d
m_user_data	gdb/xml-support.c	/^  void *m_user_data;$/;"	m	struct:gdb_xml_parser	file:
m_user_set_env	gdb/common/environ.h	/^  std::set<std::string> m_user_set_env;$/;"	m	class:gdb_environ
m_user_unset_env	gdb/common/environ.h	/^  std::set<std::string> m_user_unset_env;$/;"	m	class:gdb_environ
m_value	gdb/value.h	/^  const struct value *m_value;$/;"	m	class:scoped_value_mark	typeref:struct:scoped_value_mark::value
m_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector int m_vec;$/;"	v
m_vec_d	gdb/testsuite/gdb.arch/e500-abi.c	/^vector int m_vec_d = {0, 0};$/;"	v
m_void	include/hp-symtab.h	/^  unsigned int m_void:      1;     \/* void                          *\/$/;"	m	struct:dntt_type_modifier
m_volatile	include/hp-symtab.h	/^  unsigned int m_volatile:  1;     \/* volatile                      *\/$/;"	m	struct:dntt_type_modifier
m_was_stopped	gdb/gdbthread.h	/^  bool m_was_stopped;$/;"	m	class:scoped_restore_current_thread
m_wholly_collected	gdb/tracepoint.h	/^  std::vector<std::string> m_wholly_collected;$/;"	m	class:collection_list
m_width	gdb/charset.h	/^  size_t m_width;$/;"	m	class:wchar_iterator
macN	sim/h8300/sim-main.h	/^  int macN;			\/* MAC Negative *\/$/;"	m	struct:_sim_cpu
macS	sim/h8300/sim-main.h	/^  int macS;			\/* MAC Saturating mode *\/$/;"	m	struct:_sim_cpu
macV	sim/h8300/sim-main.h	/^  int macV;			\/* MAC Overflow *\/$/;"	m	struct:_sim_cpu
macZ	sim/h8300/sim-main.h	/^  int macZ;			\/* MAC Zero     *\/$/;"	m	struct:_sim_cpu
mac_0x0	sim/testsuite/sim/h8300/mac.s	/^mac_0x0:$/;"	l
mac_2x2	sim/testsuite/sim/h8300/mac.s	/^mac_2x2:$/;"	l
mac_array	sim/testsuite/sim/h8300/mac.s	/^mac_array:$/;"	l
mac_neg2x2	sim/testsuite/sim/h8300/mac.s	/^mac_neg2x2:$/;"	l
mac_optmode	sim/bfin/bfin-sim.c	/^mac_optmode (int mmod, int MM)$/;"	f	file:
mac_same_reg_2x4	sim/testsuite/sim/h8300/mac.s	/^mac_same_reg_2x4:$/;"	l
mac_tests	gdb/testsuite/gdb.disasm/am33.s	/^mac_tests:$/;"	l
mach	bfd/bfd-in2.h	/^  unsigned long mach;$/;"	m	struct:bfd_arch_info
mach	bfd/cpu-aarch64.c	/^  unsigned int mach;$/;"	m	struct:__anon1158	file:
mach	bfd/cpu-arm.c	/^  unsigned int mach;$/;"	m	struct:__anon1102	file:
mach	bfd/cpu-arm.c	/^  unsigned int mach;$/;"	m	struct:__anon1104	file:
mach	gdb/rs6000-tdep.c	/^    unsigned long mach;$/;"	m	struct:variant	file:
mach	include/dis-asm.h	/^  unsigned long mach;$/;"	m	struct:disassemble_info
mach	opcodes/epiphany-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/fr30-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/frv-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/frv-opc.h	/^  unsigned long          mach;$/;"	m	struct:__anon4
mach	opcodes/ip2k-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/iq2000-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/lm32-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/m32c-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/m32r-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/mep-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/mt-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/nds32-asm.h	/^  int mach;$/;"	m	struct:nds32_asm_desc
mach	opcodes/or1k-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/xc16x-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	opcodes/xstormy16-dis.c	/^  int mach;$/;"	m	struct:cpu_desc_list	file:
mach	sim/common/sim-cpu.h	/^  const SIM_MACH *mach;$/;"	m	struct:__anon687
mach	sim/common/sim-model.h	/^  const SIM_MACH *mach;$/;"	m	struct:model
mach	sim/sh/sim-main.h	/^	    int mach;$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
mach_attr	opcodes/epiphany-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/fr30-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/frv-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/ip2k-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/iq2000-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/lm32-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/m32c-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/m32r-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/mep-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/mt-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/or1k-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/xc16x-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	opcodes/xstormy16-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	sim/bfin/arch.h	/^typedef enum mach_attr {$/;"	g
mach_attr	sim/common/sim-model.h	/^enum mach_attr { _MACH_NONE };$/;"	g
mach_attr	sim/cris/cris-desc.h	/^typedef enum mach_attr {$/;"	g
mach_attr	sim/sh64/sh-desc.h	/^typedef enum mach_attr {$/;"	g
mach_check_error	gdb/darwin-nat.c	/^mach_check_error (kern_return_t ret, const char *file,$/;"	f
mach_header	gdb/solib-darwin.c	/^  CORE_ADDR mach_header;$/;"	m	struct:gdb_dyld_image_info	file:
mach_o_codesign_codedirectory_external_v1	include/mach-o/codesign.h	/^struct mach_o_codesign_codedirectory_external_v1$/;"	s
mach_o_codesign_codedirectory_v1	include/mach-o/codesign.h	/^struct mach_o_codesign_codedirectory_v1$/;"	s
mach_o_compact_unwind_32	include/mach-o/unwind.h	/^struct mach_o_compact_unwind_32$/;"	s
mach_o_compact_unwind_64	include/mach-o/unwind.h	/^struct mach_o_compact_unwind_64$/;"	s
mach_o_data	bfd/bfd-in2.h	/^      struct mach_o_data_struct *mach_o_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::mach_o_data_struct
mach_o_data_in_code_entry_external	include/mach-o/external.h	/^struct mach_o_data_in_code_entry_external$/;"	s
mach_o_data_struct	bfd/mach-o.h	/^typedef struct mach_o_data_struct$/;"	s
mach_o_debug_level	gdb/machoread.c	/^static unsigned int mach_o_debug_level = 0;$/;"	v	file:
mach_o_dyld_cache_header_external	include/mach-o/external.h	/^struct mach_o_dyld_cache_header_external$/;"	s
mach_o_dyld_cache_image_info_external	include/mach-o/external.h	/^struct mach_o_dyld_cache_image_info_external$/;"	s
mach_o_dyld_cache_mapping_info_external	include/mach-o/external.h	/^struct mach_o_dyld_cache_mapping_info_external$/;"	s
mach_o_dyld_info_command_external	include/mach-o/external.h	/^struct mach_o_dyld_info_command_external$/;"	s
mach_o_dylib_command_external	include/mach-o/external.h	/^struct mach_o_dylib_command_external$/;"	s
mach_o_dylib_module_64_external	include/mach-o/external.h	/^struct mach_o_dylib_module_64_external$/;"	s
mach_o_dylib_module_external	include/mach-o/external.h	/^struct mach_o_dylib_module_external$/;"	s
mach_o_dylib_table_of_contents_external	include/mach-o/external.h	/^struct mach_o_dylib_table_of_contents_external$/;"	s
mach_o_dysymtab_command_external	include/mach-o/external.h	/^struct mach_o_dysymtab_command_external$/;"	s
mach_o_encryption_info_64_command_external	include/mach-o/external.h	/^struct mach_o_encryption_info_64_command_external$/;"	s
mach_o_encryption_info_command_external	include/mach-o/external.h	/^struct mach_o_encryption_info_command_external$/;"	s
mach_o_entry_point_command_external	include/mach-o/external.h	/^struct mach_o_entry_point_command_external$/;"	s
mach_o_fat_arch_external	include/mach-o/external.h	/^struct mach_o_fat_arch_external$/;"	s
mach_o_fat_archentry	bfd/mach-o.c	/^typedef struct mach_o_fat_archentry$/;"	s	file:
mach_o_fat_archentry	bfd/mach-o.c	/^} mach_o_fat_archentry;$/;"	t	typeref:struct:mach_o_fat_archentry	file:
mach_o_fat_data	bfd/bfd-in2.h	/^      struct mach_o_fat_data_struct *mach_o_fat_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::mach_o_fat_data_struct
mach_o_fat_data_struct	bfd/mach-o.c	/^typedef struct mach_o_fat_data_struct$/;"	s	file:
mach_o_fat_data_struct	bfd/mach-o.c	/^} mach_o_fat_data_struct;$/;"	t	typeref:struct:mach_o_fat_data_struct	file:
mach_o_fat_header_external	include/mach-o/external.h	/^struct mach_o_fat_header_external$/;"	s
mach_o_fvmlib_command_external	include/mach-o/external.h	/^struct mach_o_fvmlib_command_external$/;"	s
mach_o_header_32	libiberty/simple-object-mach-o.c	/^struct mach_o_header_32$/;"	s	file:
mach_o_header_64	libiberty/simple-object-mach-o.c	/^struct mach_o_header_64$/;"	s	file:
mach_o_header_external	include/mach-o/external.h	/^struct mach_o_header_external$/;"	s
mach_o_i386_segsec_names_xlat	bfd/mach-o-i386.c	/^const mach_o_segment_name_xlat mach_o_i386_segsec_names_xlat[] =$/;"	v
mach_o_linkedit_data_command_external	include/mach-o/external.h	/^struct mach_o_linkedit_data_command_external$/;"	s
mach_o_linker_option_command_external	include/mach-o/external.h	/^struct mach_o_linker_option_command_external$/;"	s
mach_o_load_command	libiberty/simple-object-mach-o.c	/^struct mach_o_load_command$/;"	s	file:
mach_o_load_command_external	include/mach-o/external.h	/^struct mach_o_load_command_external$/;"	s
mach_o_name	bfd/mach-o.h	/^  const char *mach_o_name;$/;"	m	struct:mach_o_section_name_xlat
mach_o_nlist_64_external	include/mach-o/external.h	/^struct mach_o_nlist_64_external$/;"	s
mach_o_nlist_external	include/mach-o/external.h	/^struct mach_o_nlist_external$/;"	s
mach_o_prebind_cksum_command_external	include/mach-o/external.h	/^struct mach_o_prebind_cksum_command_external$/;"	s
mach_o_prebound_dylib_command_external	include/mach-o/external.h	/^struct mach_o_prebound_dylib_command_external$/;"	s
mach_o_reloc_info_external	include/mach-o/external.h	/^struct mach_o_reloc_info_external$/;"	s
mach_o_section_32	libiberty/simple-object-mach-o.c	/^struct mach_o_section_32$/;"	s	file:
mach_o_section_32_external	include/mach-o/external.h	/^struct mach_o_section_32_external$/;"	s
mach_o_section_64	libiberty/simple-object-mach-o.c	/^struct mach_o_section_64$/;"	s	file:
mach_o_section_64_external	include/mach-o/external.h	/^struct mach_o_section_64_external$/;"	s
mach_o_section_name_xlat	bfd/mach-o.h	/^typedef struct mach_o_section_name_xlat$/;"	s
mach_o_section_name_xlat	bfd/mach-o.h	/^} mach_o_section_name_xlat;$/;"	t	typeref:struct:mach_o_section_name_xlat
mach_o_segment_command_32	libiberty/simple-object-mach-o.c	/^struct mach_o_segment_command_32$/;"	s	file:
mach_o_segment_command_32_external	include/mach-o/external.h	/^struct mach_o_segment_command_32_external$/;"	s
mach_o_segment_command_64	libiberty/simple-object-mach-o.c	/^struct mach_o_segment_command_64$/;"	s	file:
mach_o_segment_command_64_external	include/mach-o/external.h	/^struct mach_o_segment_command_64_external$/;"	s
mach_o_segment_name_xlat	bfd/mach-o.h	/^typedef struct mach_o_segment_name_xlat$/;"	s
mach_o_segment_name_xlat	bfd/mach-o.h	/^} mach_o_segment_name_xlat;$/;"	t	typeref:struct:mach_o_segment_name_xlat
mach_o_source_version_command_external	include/mach-o/external.h	/^struct mach_o_source_version_command_external$/;"	s
mach_o_str_command_external	include/mach-o/external.h	/^struct mach_o_str_command_external$/;"	s
mach_o_symtab_command_external	include/mach-o/external.h	/^struct mach_o_symtab_command_external$/;"	s
mach_o_thread_command_external	include/mach-o/external.h	/^struct mach_o_thread_command_external$/;"	s
mach_o_twolevel_hints_command_external	include/mach-o/external.h	/^struct mach_o_twolevel_hints_command_external$/;"	s
mach_o_unwind_compressed_second_level_page_header	include/mach-o/unwind.h	/^struct mach_o_unwind_compressed_second_level_page_header$/;"	s
mach_o_unwind_index_entry	include/mach-o/unwind.h	/^struct mach_o_unwind_index_entry$/;"	s
mach_o_unwind_info_header	include/mach-o/unwind.h	/^struct mach_o_unwind_info_header$/;"	s
mach_o_unwind_lsda_index_entry	include/mach-o/unwind.h	/^struct mach_o_unwind_lsda_index_entry$/;"	s
mach_o_unwind_regular_second_level_entry	include/mach-o/unwind.h	/^struct mach_o_unwind_regular_second_level_entry$/;"	s
mach_o_unwind_regular_second_level_page_header	include/mach-o/unwind.h	/^struct mach_o_unwind_regular_second_level_page_header$/;"	s
mach_o_version_min_command_external	include/mach-o/external.h	/^struct mach_o_version_min_command_external$/;"	s
mach_o_wide_p	bfd/mach-o.c	/^mach_o_wide_p (bfd_mach_o_header *header)$/;"	f	file:
mach_o_x86_64_segsec_names_xlat	bfd/mach-o-x86-64.c	/^const mach_o_segment_name_xlat mach_o_x86_64_segsec_names_xlat[] =$/;"	v
mach_page_size	gdb/darwin-nat.c	/^static vm_size_t mach_page_size;$/;"	v	file:
mach_table	include/opcode/cgen.h	/^  const CGEN_MACH *mach_table;$/;"	m	struct:cgen_cpu_desc
machine	include/opcode/mn10300.h	/^  unsigned int machine;$/;"	m	struct:mn10300_opcode
machine	libiberty/simple-object-elf.c	/^  unsigned short machine;$/;"	m	struct:simple_object_elf_attributes	file:
machine	libiberty/simple-object-elf.c	/^  unsigned short machine;$/;"	m	struct:simple_object_elf_read	file:
machine_check_interrupt	sim/ppc/interrupts.c	/^machine_check_interrupt(cpu *processor,$/;"	f
machine_registers	opcodes/bfin-dis.c	/^enum machine_registers$/;"	g	file:
machine_type	bfd/libaout.h	/^enum machine_type$/;"	g
macho_add_oso_symfile	gdb/machoread.c	/^macho_add_oso_symfile (oso_el *oso, const gdb_bfd_ref_ptr &abfd,$/;"	f	file:
macho_check_dsym	gdb/machoread.c	/^macho_check_dsym (struct objfile *objfile, std::string *filenamep)$/;"	f	file:
macho_new_init	gdb/machoread.c	/^macho_new_init (struct objfile *objfile)$/;"	f	file:
macho_resolve_oso_sym_with_minsym	gdb/machoread.c	/^macho_resolve_oso_sym_with_minsym (struct objfile *main_objfile, asymbol *sym)$/;"	f	file:
macho_secattr	bfd/mach-o.h	/^  unsigned int macho_secattr;$/;"	m	struct:mach_o_section_name_xlat
macho_sectype	bfd/mach-o.h	/^  unsigned int macho_sectype;$/;"	m	struct:mach_o_section_name_xlat
macho_sym_fns	gdb/machoread.c	/^static const struct sym_fns macho_sym_fns = {$/;"	v	typeref:struct:sym_fns	file:
macho_sym_hash_entry	gdb/machoread.c	/^struct macho_sym_hash_entry$/;"	s	file:
macho_sym_hash_newfunc	gdb/machoread.c	/^macho_sym_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
macho_symfile_finish	gdb/machoread.c	/^macho_symfile_finish (struct objfile *objfile)$/;"	f	file:
macho_symfile_init	gdb/machoread.c	/^macho_symfile_init (struct objfile *objfile)$/;"	f	file:
macho_symfile_offsets	gdb/machoread.c	/^macho_symfile_offsets (struct objfile *objfile,$/;"	f	file:
macho_symfile_read	gdb/machoread.c	/^macho_symfile_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
macho_symfile_relocate	gdb/machoread.c	/^macho_symfile_relocate (struct objfile *objfile, asection *sectp,$/;"	f	file:
macho_symtab_add_minsym	gdb/machoread.c	/^macho_symtab_add_minsym (minimal_symbol_reader &reader,$/;"	f	file:
macho_symtab_read	gdb/machoread.c	/^macho_symtab_read (minimal_symbol_reader &reader,$/;"	f	file:
machs	include/opcode/cgen.h	/^  int machs;$/;"	m	struct:cgen_cpu_desc
macinfo	gdb/dwarf2read.c	/^  struct dwarf2_section_info macinfo;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
macinfo	gdb/dwarf2read.c	/^  struct dwarf2_section_info macinfo;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
macinfo	gdb/dwarf2read.c	/^  struct dwarf2_section_info macinfo;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
macinfo	gdb/symfile.h	/^  struct dwarf2_section_names macinfo;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
macinfo_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names macinfo_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
macinfo_offset	gdb/dwarf2read.c	/^  bfd_size_type macinfo_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
macinfo_size	gdb/dwarf2read.c	/^  bfd_size_type macinfo_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
macl	sim/sh/interp.c	/^macl (int *regs, unsigned char *memory, int n, int m)$/;"	f	file:
macl	sim/sh/sim-main.h	/^	    int macl;$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
macro	gdb/dwarf2read.c	/^  struct dwarf2_section_info macro {};$/;"	s	struct:dwz_file	file:
macro	gdb/dwarf2read.c	/^  struct dwarf2_section_info macro;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
macro	gdb/dwarf2read.c	/^  struct dwarf2_section_info macro;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
macro	gdb/dwarf2read.c	/^  struct dwarf2_section_info macro;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
macro	gdb/symfile.h	/^  struct dwarf2_section_names macro;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
macro	include/opcode/loongarch.h	/^  const char * const macro;$/;"	m	struct:loongarch_opcode
macro	opcodes/mep-asm.c	/^}  macro;$/;"	t	typeref:struct:__anon40	file:
macro	readline/readline.h	/^  char *macro;$/;"	m	struct:readline_state
macro_FILE	gdb/macrotab.h	/^  macro_FILE,$/;"	e	enum:macro_special_kind
macro_LINE	gdb/macrotab.h	/^  macro_LINE$/;"	e	enum:macro_special_kind
macro_alloc	gdb/macrotab.c	/^macro_alloc (int size, struct macro_table *t)$/;"	f	file:
macro_allow_redefinitions	gdb/macrotab.c	/^macro_allow_redefinitions (struct macro_table *t)$/;"	f
macro_args_field	sim/igen/ld-insn.h	/^  macro_args_field,$/;"	e	enum:__anon569
macro_bcache	gdb/macrotab.c	/^macro_bcache (struct macro_table *t, const void *addr, int len)$/;"	f	file:
macro_bcache_free	gdb/macrotab.c	/^macro_bcache_free (struct macro_table *t, void *obj)$/;"	f	file:
macro_bcache_str	gdb/macrotab.c	/^macro_bcache_str (struct macro_table *t, const char *s)$/;"	f	file:
macro_buffer	gdb/macroexp.c	/^  explicit macro_buffer (int n)$/;"	f	struct:macro_buffer
macro_buffer	gdb/macroexp.c	/^  macro_buffer ()$/;"	f	struct:macro_buffer
macro_buffer	gdb/macroexp.c	/^  macro_buffer (const char *addr, int len)$/;"	f	struct:macro_buffer
macro_buffer	gdb/macroexp.c	/^struct macro_buffer$/;"	s	file:
macro_cache	gdb/objfiles.h	/^  bcache *macro_cache = NULL;$/;"	m	struct:objfile_per_bfd_storage
macro_callback_fn	gdb/macrotab.h	/^typedef void (macro_callback_fn) (const char *name,$/;"	t
macro_command	gdb/macrocmd.c	/^macro_command (const char *arg, int from_tty)$/;"	f	file:
macro_define_command	gdb/macrocmd.c	/^macro_define_command (const char *exp, int from_tty)$/;"	f	file:
macro_define_function	gdb/macrotab.c	/^macro_define_function (struct macro_source_file *source, int line,$/;"	f
macro_define_object	gdb/macrotab.c	/^macro_define_object (struct macro_source_file *source, int line,$/;"	f
macro_define_object_internal	gdb/macrotab.c	/^macro_define_object_internal (struct macro_source_file *source, int line,$/;"	f	file:
macro_define_special	gdb/macrotab.c	/^macro_define_special (struct macro_table *table)$/;"	f
macro_definition	gdb/macrocmd.c	/^struct temporary_macro_definition : public macro_definition$/;"	s	file:
macro_definition	gdb/macrotab.h	/^struct macro_definition$/;"	s
macro_definition_location	gdb/macrotab.c	/^macro_definition_location (struct macro_source_file *source,$/;"	f
macro_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names macro_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
macro_expand	gdb/macroexp.c	/^macro_expand (const char *source,$/;"	f	class:gdb
macro_expand_command	gdb/macrocmd.c	/^macro_expand_command (const char *exp, int from_tty)$/;"	f	file:
macro_expand_next	gdb/macroexp.c	/^macro_expand_next (const char **lexptr,$/;"	f
macro_expand_once	gdb/macroexp.c	/^macro_expand_once (const char *source,$/;"	f	class:gdb
macro_expand_once_command	gdb/macrocmd.c	/^macro_expand_once_command (const char *exp, int from_tty)$/;"	f	file:
macro_expansion	gdb/language.h	/^enum macro_expansion$/;"	g
macro_expansion_c	gdb/language.h	/^    macro_expansion_no, macro_expansion_c$/;"	e	enum:macro_expansion
macro_expansion_no	gdb/language.h	/^    macro_expansion_no, macro_expansion_c$/;"	e	enum:macro_expansion
macro_expr_field	sim/igen/ld-insn.h	/^  macro_expr_field,$/;"	e	enum:__anon569
macro_for_each	gdb/macrotab.c	/^macro_for_each (struct macro_table *table,$/;"	f
macro_for_each_data	gdb/macrotab.c	/^struct macro_for_each_data$/;"	s	file:
macro_for_each_in_scope	gdb/macrotab.c	/^macro_for_each_in_scope (struct macro_source_file *file, int line,$/;"	f
macro_free	gdb/macrotab.c	/^macro_free (void *object, struct macro_table *t)$/;"	f	file:
macro_function_like	gdb/macrotab.h	/^  macro_function_like$/;"	e	enum:macro_kind
macro_include	gdb/macrotab.c	/^macro_include (struct macro_source_file *source,$/;"	f
macro_inform_no_debuginfo	gdb/macrocmd.c	/^macro_inform_no_debuginfo (void)$/;"	f	file:
macro_insn_table	include/opcode/cgen.h	/^  CGEN_INSN_TABLE macro_insn_table;$/;"	m	struct:cgen_cpu_desc
macro_is_digit	gdb/macroexp.c	/^macro_is_digit (int c)$/;"	f
macro_is_identifier_nondigit	gdb/macroexp.c	/^macro_is_identifier_nondigit (int c)$/;"	f
macro_is_whitespace	gdb/macroexp.c	/^macro_is_whitespace (int c)$/;"	f
macro_key	gdb/macrotab.c	/^struct macro_key$/;"	s	file:
macro_kind	gdb/macrotab.h	/^enum macro_kind$/;"	g
macro_list	readline/macro.c	/^static struct saved_macro *macro_list = (struct saved_macro *)NULL;$/;"	v	typeref:struct:saved_macro	file:
macro_list_command	gdb/macrocmd.c	/^macro_list_command (const char *exp, int from_tty)$/;"	f	file:
macro_lookup_definition	gdb/macrotab.c	/^macro_lookup_definition (struct macro_source_file *source,$/;"	f
macro_lookup_ftype	gdb/macroexp.h	/^typedef struct macro_definition *(macro_lookup_ftype) (const char *name,$/;"	t	typeref:struct:macro_lookup_ftype
macro_lookup_inclusion	gdb/macrotab.c	/^macro_lookup_inclusion (struct macro_source_file *source, const char *name)$/;"	f
macro_main	gdb/macrotab.c	/^macro_main (struct macro_table *t)$/;"	f
macro_name_field	sim/igen/ld-insn.h	/^  macro_name_field = 4,$/;"	e	enum:__anon569
macro_name_list	gdb/macroexp.c	/^struct macro_name_list {$/;"	s	file:
macro_object_like	gdb/macrotab.h	/^  macro_object_like,$/;"	e	enum:macro_kind
macro_offset	gdb/dwarf2read.c	/^  bfd_size_type macro_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
macro_ordinary	gdb/macrotab.h	/^  macro_ordinary,$/;"	e	enum:macro_special_kind
macro_scope	gdb/macroscope.h	/^struct macro_scope {$/;"	s
macro_search	opcodes/xgate-dis.c	/^macro_search (char *currentName, char *lastName)$/;"	f	file:
macro_set_main	gdb/macrotab.c	/^macro_set_main (struct macro_table *t,$/;"	f
macro_size	gdb/dwarf2read.c	/^  bfd_size_type macro_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
macro_source_file	gdb/macrotab.h	/^struct macro_source_file$/;"	s
macro_source_fullname	gdb/macrotab.c	/^macro_source_fullname (struct macro_source_file *file)$/;"	f
macro_special_kind	gdb/macrotab.h	/^enum macro_special_kind$/;"	g
macro_start_file	gdb/dwarf2read.c	/^macro_start_file (int file, int line,$/;"	f	file:
macro_stringify	gdb/macroexp.c	/^macro_stringify (const char *str)$/;"	f
macro_table	gdb/macrotab.c	/^struct macro_table$/;"	s	file:
macro_table	gdb/symtab.h	/^  struct macro_table *macro_table;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::macro_table
macro_tree_compare	gdb/macrotab.c	/^macro_tree_compare (splay_tree_key untyped_key1,$/;"	f	file:
macro_tree_delete_key	gdb/macrotab.c	/^macro_tree_delete_key (void *untyped_key)$/;"	f	file:
macro_tree_delete_value	gdb/macrotab.c	/^macro_tree_delete_value (void *untyped_definition)$/;"	f	file:
macro_undef	gdb/macrotab.c	/^macro_undef (struct macro_source_file *source, int line,$/;"	f
macro_undef_command	gdb/macrocmd.c	/^macro_undef_command (const char *exp, int from_tty)$/;"	f	file:
macro_user_macros	gdb/macroscope.c	/^struct macro_table *macro_user_macros;$/;"	v	typeref:struct:macro_table
macrolist	gdb/macrocmd.c	/^static struct cmd_list_element *macrolist;$/;"	v	typeref:struct:cmd_list_element	file:
macros	opcodes/mep-asm.c	/^macro macros[] =$/;"	v
macros	sim/igen/ld-insn.h	/^  model_data *macros;$/;"	m	struct:_model_table
macscp1_1	gdb/testsuite/gdb.base/macscp1.c	/^macscp1_1 ()$/;"	f
macscp1_2	gdb/testsuite/gdb.base/macscp1.c	/^macscp1_2 ()$/;"	f
macscp1_3	gdb/testsuite/gdb.base/macscp1.c	/^macscp1_3 ()$/;"	f
macscp2_1	gdb/testsuite/gdb.base/macscp2.h	/^macscp2_1 ()$/;"	f
macscp2_2	gdb/testsuite/gdb.base/macscp2.h	/^macscp2_2 ()$/;"	f
macscp3_1	gdb/testsuite/gdb.base/macscp3.h	/^macscp3_1 ()$/;"	f
macscp3_2	gdb/testsuite/gdb.base/macscp3.h	/^macscp3_2 ()$/;"	f
macscp_expr	gdb/testsuite/gdb.base/macscp1.c	/^macscp_expr (void)$/;"	f
macw	sim/sh/interp.c	/^macw (int *regs, unsigned char *memory, int n, int m, int endianw)$/;"	f	file:
madd32	sim/aarch64/simulator.c	/^madd32 (sim_cpu *cpu)$/;"	f	file:
madd64	sim/aarch64/simulator.c	/^madd64 (sim_cpu *cpu)$/;"	f	file:
magic	bfd/cisco-core.c	/^  char magic[4];		\/* Magic number *\/$/;"	m	struct:__anon1029	file:
magic	bfd/libaout.h	/^  enum aout_magic magic;$/;"	m	struct:aoutdata	typeref:enum:aoutdata::aout_magic
magic	bfd/mach-o.c	/^  unsigned long magic;$/;"	m	struct:mach_o_fat_data_struct	file:
magic	bfd/mach-o.h	/^  unsigned long magic;$/;"	m	struct:bfd_mach_o_header
magic	bfd/peicode.h	/^  unsigned short	magic;$/;"	m	struct:__anon1008
magic	bfd/peicode.h	/^  unsigned short magic;$/;"	m	struct:__anon1009
magic	gdb/gnulib/import/malloca.c	/^  } magic;$/;"	m	union:header	typeref:struct:header::__anon1814	file:
magic	gdb/gnulib/import/malloca.c	/^struct preliminary_header { void *next; int magic; };$/;"	m	struct:preliminary_header	file:
magic	include/aout/encap.h	/^  short magic;$/;"	m	struct:coffheader
magic	include/coff/alpha.h	/^  unsigned char magic[2];	\/* type of file				*\/$/;"	m	struct:external_aouthdr
magic	include/coff/external.h	/^    char magic[2];	\/* type of file				*\/$/;"	m	struct:external_aouthdr
magic	include/coff/external.h	/^  char magic[2];	\/* Type of file.			*\/$/;"	m	struct:external_aouthdr64
magic	include/coff/ia64.h	/^  char 	magic[2];		\/* type of file				*\/$/;"	m	struct:__anon1532
magic	include/coff/internal.h	/^  short magic;			\/* type of file				*\/$/;"	m	struct:internal_aouthdr
magic	include/coff/mips.h	/^  unsigned char magic[2];	\/* type of file				*\/$/;"	m	struct:external_aouthdr
magic	include/coff/rs6000.h	/^  unsigned char	magic[2];	\/* type of file			*\/$/;"	m	struct:__anon1506
magic	include/coff/rs6k64.h	/^  unsigned char	magic[2];		\/* type of file			*\/$/;"	m	struct:__anon1587
magic	include/coff/sym.h	/^	short	magic;		\/* to verify validity of the table *\/$/;"	m	struct:__anon1566
magic	include/coff/ti.h	/^  char 	magic[2];		\/* type of file (0x108) 		*\/$/;"	m	struct:__anon1573
magic	include/coff/xcoff.h	/^  char magic[SXCOFFARMAG];$/;"	m	struct:xcoff_ar_file_hdr
magic	include/coff/xcoff.h	/^  char magic[SXCOFFARMAG];$/;"	m	struct:xcoff_ar_file_hdr_big
magic	include/gdb/callback.h	/^  int magic;$/;"	m	struct:cb_syscall
magic	include/gdb/callback.h	/^  int magic;$/;"	m	struct:host_callback_struct
magic	include/mach-o/external.h	/^  unsigned char magic[16];$/;"	m	struct:mach_o_dyld_cache_header_external
magic	include/mach-o/external.h	/^  unsigned char magic[4];	\/* Magic number.  *\/$/;"	m	struct:mach_o_header_external
magic	include/mach-o/external.h	/^  unsigned char magic[4];$/;"	m	struct:mach_o_fat_header_external
magic	intl/gmo.h	/^  nls_uint32 magic;$/;"	m	struct:mo_file_header
magic	libiberty/simple-object-coff.c	/^  unsigned short magic;$/;"	m	struct:coff_magic_struct	file:
magic	libiberty/simple-object-coff.c	/^  unsigned short magic;$/;"	m	struct:simple_object_coff_attributes	file:
magic	libiberty/simple-object-coff.c	/^  unsigned short magic;$/;"	m	struct:simple_object_coff_read	file:
magic	libiberty/simple-object-mach-o.c	/^  unsigned char magic[4];	\/* Magic number.  *\/$/;"	m	struct:mach_o_header_32	file:
magic	libiberty/simple-object-mach-o.c	/^  unsigned char magic[4];	\/* Magic number.  *\/$/;"	m	struct:mach_o_header_64	file:
magic	libiberty/simple-object-mach-o.c	/^  unsigned int magic;$/;"	m	struct:simple_object_mach_o_attributes	file:
magic	libiberty/simple-object-mach-o.c	/^  unsigned int magic;$/;"	m	struct:simple_object_mach_o_read	file:
magic	libiberty/simple-object-xcoff.c	/^  unsigned short magic;$/;"	m	struct:simple_object_xcoff_attributes	file:
magic	libiberty/simple-object-xcoff.c	/^  unsigned short magic;$/;"	m	struct:simple_object_xcoff_read	file:
magic	sim/common/sim-base.h	/^  int magic;$/;"	m	struct:__anon638
magic	zlib/contrib/untgz/untgz.c	/^  char magic[6];                \/* 257 *\/$/;"	m	struct:tar_header	file:
magicSym	include/coff/symconst.h	34;"	d
magicSym2	include/coff/symconst.h	36;"	d
magic_null_ptid	gdb/remote.c	/^static ptid_t magic_null_ptid;$/;"	v	file:
mailand	gdb/testsuite/gdb.multi/goodbye.c	/^mailand()$/;"	f
main	bfd/doc/chew.c	/^main (ac, av)$/;"	f
main	bfd/gen-aout.c	/^main (int argc, char** argv)$/;"	f
main	bfd/mach-o.h	/^    bfd_mach_o_main_command main;$/;"	m	union:bfd_mach_o_load_command::__anon1083
main	config.guess	/^		main()$/;"	f
main	config.guess	/^	main ()$/;"	f
main	config.guess	/^main ()$/;"	f
main	gdb/contrib/excheck.py	/^def main(**kwargs):$/;"	f
main	gdb/contrib/exsummary.py	/^def main():$/;"	f
main	gdb/contrib/test_pubnames_and_indexes.py	/^def main(argv):$/;"	f
main	gdb/copyright.py	/^def main ():$/;"	f
main	gdb/gdb.c	/^main (int argc, char **argv)$/;"	f
main	gdb/gdbserver/gdbreplay.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/gdbserver/server.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/gnulib/import/chdir-long.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.ada/info_types.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/aarch64-atomic-inst.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.arch/aarch64-fp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/aarch64-tagged-pointer.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/alpha-step.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/altivec-abi.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/altivec-regs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-entry-value-inline.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-entry-value-inline.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/amd64-entry-value-param-dwarf5.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-entry-value-param-dwarf5.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-entry-value-param.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-entry-value-param.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/amd64-entry-value.s	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-gs_base.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-init-x87-values.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-invalid-stack-top.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-optimout-repeat.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-optimout-repeat.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-prologue-xmm.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-prologue-xmm.s	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-pseudo.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-stap-optional-prefix.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-stap-three-arg-disp.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-stap-three-arg-disp.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/amd64-stap-triplet.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-stap-triplet.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/amd64-stap-wrong-subexp.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/amd64-tailcall-noret.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-tailcall-noret.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-tailcall-ret.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-tailcall-ret.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/amd64-tailcall-self.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/amd64-tailcall-self.c	/^int main(int argc,char **argv) {$/;"	f
main	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/arm-bl-branch-dest.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/arm-disp-step.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/arm-neon.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/arm-single-step-kernel-helper.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/avr-flash-qualifier.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/e500-abi.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/e500-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/e500-regs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/gdb1558.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/i386-avx.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-avx512.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-bp_permanent.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-cfi-notcurrent.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/i386-disp-step.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/i386-gnu-cfi.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-mpx-map.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-mpx.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-pkru.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-pseudo.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-signal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-sse-stack-align.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/i386-sse-stack-align.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/i386-sse.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.arch/i386-stap-eval-lang-ada.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/i386-stap-eval-lang-ada.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.arch/ia64-breakpoint-shadow.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/insn-reloc.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/iwmmxt-regs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/mips-fcr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/mips-fpregset-core.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/mips-octeon-bbit.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/mips16-thunks-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/mips16-thunks-sinmain.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/pa-nullify.s	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/pa64-nullify.s	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/powerpc-aix-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/powerpc-d128-regs.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.arch/powerpc-prologue-frame.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.arch/powerpc-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/ppc-dfp.c	/^main (int argc, char *argv[], char *envp[], auxv_t auxv[])$/;"	f
main	gdb/testsuite/gdb.arch/ppc-fp.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/ppc-longdouble.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.arch/ppc64-atomic-inst.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/ppc64-isa207-atomic-inst.c	/^main (int argc, char *argv[], char *envp[], auxv_t auxv[])$/;"	f
main	gdb/testsuite/gdb.arch/s390-multiarch.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/s390-stackless.S	/^main:	la	%r15,3(0,0)$/;"	l
main	gdb/testsuite/gdb.arch/s390-tdbregs.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.arch/s390-vregs.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/sparc-sysstep.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.arch/sparc64-adi.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.arch/sparc64-regs.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/spu-info.c	/^main (unsigned long long speid, unsigned long long argp, $/;"	f
main	gdb/testsuite/gdb.arch/spu-ls.c	/^main (unsigned long long speid, unsigned long long argp, $/;"	f
main	gdb/testsuite/gdb.arch/thumb-bx-pc.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/thumb-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.arch/thumb-singlestep.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/thumb2-it.S	/^main:$/;"	l
main	gdb/testsuite/gdb.arch/vsx-regs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/advance.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/all-types.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/annota-input-while-running.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/annota1.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/annota3.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/anon.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/args.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/argv0-symlink.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/arrayidx.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/asmlabel.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/async-shell.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/async.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/attach-non-pgrp-leader.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/attach-pie-misread.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/attach-pie-noexec.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/attach-twice.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/attach-wait-input.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/attach.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/attach2.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/auto-connect-native-target.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/auto-load.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/auxv.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/average.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.base/batch-preserve-term-settings.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/bfp-test.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/bg-execution-repeat.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/bigcore.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/bitfields.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/bitfields2.c	/^int main () $/;"	f
main	gdb/testsuite/gdb.base/bp-cmds-continue-ctrl-c.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/bp-cmds-execution-x-script.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/bp-permanent.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/branch-to-self.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-always.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/break-caller-line.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-fun-addr1.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-fun-addr2.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-idempotent.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/break-include.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-inline.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/break-interp-main.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/break-main-file-remove-fail.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-on-linker-gcd-function.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/break-probes.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break-unload-file.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/break.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/breakpoint-in-ro-region.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/breakpoint-shadow.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/bt-selected-frame.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/c-linkage-name.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/call-ar-st.c	/^int main ()  {$/;"	f
main	gdb/testsuite/gdb.base/call-rt-st.c	/^int main ()  {$/;"	f
main	gdb/testsuite/gdb.base/call-sc.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/call-signals.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/call-strs.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/callexit.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/catch-fork-kill.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/catch-gdb-caused-signals.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/catch-load.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/catch-signal-fork.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/catch-signal-siginfo-cond.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/catch-signal.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/catch-syscall.c	/^main (int argc, char *const argv[])$/;"	f
main	gdb/testsuite/gdb.base/charset.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/checkpoint.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/chng-syms.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/code_elim1.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/code_elim2.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/compare-sections.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/complex.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/cond-eval-mode.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/condbreak-call-false.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/consecutive-step-over.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/consecutive.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/constvars.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/continue-after-aborted-step-over.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/continue-all-already-running.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/coredump-filter.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/coremaker.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/ctxobj-m.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/cursal.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/cvexpr.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/dcache-line-read-error.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/debug-expr.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/del.c	/^main(void)$/;"	f
main	gdb/testsuite/gdb.base/dfp-test.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/disabled-location.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/disasm-end-cu-1.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/disasm-optim.S	/^main:$/;"	l
main	gdb/testsuite/gdb.base/disasm-optim.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/display.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/dmsym_main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/double-prompt-target-event-error.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/dprintf-bp-same-addr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/dprintf-detach.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/dprintf-next.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/dprintf-non-stop.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/dprintf-pending.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/dprintf.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/dso2dso.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/dtrace-probe.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/dump.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/duplicate-bp.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/endian.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/ending-run.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/enum_cond.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/enumval.c	/^main(void)$/;"	f
main	gdb/testsuite/gdb.base/eu-strip-infcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/examine-backward.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/execd-prog.c	/^int main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/execl-update-breakpoints.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/execution-termios.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/expand-psymtabs.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/exprs.c	/^int main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/fileio.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/filesym.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/find-unmapped.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/find.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/finish-pretty.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/fixsection.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/float.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/float128.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/floatn.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/foll-exec-mode.c	/^int main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.base/foll-exec.c	/^int main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.base/foll-fork.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.base/foll-vfork-exit.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/foll-vfork.c	/^main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.base/fork-print-inferior-events.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/fork-running-state.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/fortran-sym-case.c	/^main (int argc, char **aRGv)$/;"	f
main	gdb/testsuite/gdb.base/frame-args.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/freebpcmd.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/fullname.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/fullpath-expand.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/func-ptr.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/func-ptrs.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/funcargs.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/gcore-buffer-overflow.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.base/gcore-relro-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gcore-relro-pie.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gcore.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/gdb-sigterm.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gdb1090.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/gdb11530.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gdb11531.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/gdb1250.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/gdb1555-main.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/gdb1821.c	/^int main(void) { return (int) bar.x__0; }$/;"	f
main	gdb/testsuite/gdb.base/gdbindex-stabs-dwarf.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gdbvars.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/global-var-nested-by-dso.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/gnu-debugdata.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gnu-ifunc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/gnu_vector.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/hbreak-in-shr-unsupported.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/hbreak-unmapped.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/hbreak.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/hook-stop.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/huge.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/included.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/infcall-exec.c	/^main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.base/infcall-exec2.c	/^main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.base/infcall-input.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/inferior-died.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/infnan.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/info-fun.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/info-macros.c	/^int main (int argc, const char **argv)$/;"	f
main	gdb/testsuite/gdb.base/info-os.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/info-shared.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/infoline.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/int-type.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/interp.c	/^main (int argc, const char **argv)$/;"	f
main	gdb/testsuite/gdb.base/interrupt-daemon.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/interrupt-noterm.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/interrupt.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/jit-attach-pie.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/jit-dlmain.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/jit-simple-dl.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/jit-simple.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/jithost.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/jump.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/kill-after-signal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/kill-detach-inferiors-cmd.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/killed-outside.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/label.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/langs0.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/ldbl_e308.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/line-symtabs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/lineinc.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/list-ambiguous0.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/list0.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/load-command.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/long-inferior-output.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/long_long.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.base/longest-types.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/longjmp.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/macscp1.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/max-value-size.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/memattr.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/mips_pro.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/miscexprs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/morestack.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/multi-forks.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/nested-addr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/nested-subp1.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/nested-subp2.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/nested-subp3.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/new-ui-echo.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/new-ui-pending-input.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/new-ui.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/nextoverexit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/nodebug.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/nofield.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/noreturn-finish.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/noreturn-return.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/normal.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/offsets.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/opaque0.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/overlays.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/paginate-after-ctrl-c-running.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/paginate-bg-execution.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/paginate-execution-startup.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/paginate-inferior-exit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/pc-fp.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/pending.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/pie-execl.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/pie-fork.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/pointers.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/pr10179-a.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/pr11022.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/prelink.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/print-file-var-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/print-symbol-loading-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/printcmds.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/prologue-include.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/prologue.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.base/psymtab1.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/ptr-typedef.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/ptype-offsets.cc	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/ptype.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/quit-live.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/random-signal.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/randomize.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/range-stepping.c	/^main(void)$/;"	f
main	gdb/testsuite/gdb.base/readnever.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/realname-expand.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/recpar.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/recurse.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/reggroups.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/relativedebug.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.base/remote.c	/^main() $/;"	f
main	gdb/testsuite/gdb.base/reread-readsym.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/reread1.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/reread2.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/restore.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/return-nodebug.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/return.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/return2.c	/^int main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/run-after-attach.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/run.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/save-bp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/savedregs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/scope0.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/segv.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/sep.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/sepdebug.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/sepdebug2.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/sepsymtab.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/server-del-break.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/set-cwd.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/set-inferior-tty.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/setshow.c	/^main(int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/setvar.c	/^int main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/share-env-with-gdbserver.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/shmain.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/shreloc.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/sigall.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sigaltstack.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sigbpt.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sigchld.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/siginfo-addr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/siginfo-infcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/siginfo-obj.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/siginfo-thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/siginfo.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/signals-state-child.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/signals.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/signest.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/signull.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sigrepeat.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sigstep.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/sizeof.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/skip-solib-main.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/skip.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/so-impl-ld.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/solib-disc.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/solib-display-main.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/solib-overlap-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/solib-search.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/solib-symbol-main.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/solib-vanish-main.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/solib-weak.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/source-execution.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/sss-bp-on-user-bp-2.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/sss-bp-on-user-bp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/stack-checking.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/stale-infcall.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/stap-probe.c	/^main()$/;"	f
main	gdb/testsuite/gdb.base/start.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/starti.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/startup-with-shell.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/step-break.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/step-bt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-indirect-call-thunk.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/step-line.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.base/step-over-clone.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-over-exit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-over-fork.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-over-vfork.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-resume-infcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-sw-breakpoint-adjust-pc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-symless.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/step-test.c	/^int main () {$/;"	f
main	gdb/testsuite/gdb.base/store.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/structs.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/structs2.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/structs3.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/sym-file-main.c	/^main (int argc, const char *argv[])$/;"	f
main	gdb/testsuite/gdb.base/symbol-alias.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/symtab-search-order.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/term.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/testenv.c	/^int main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.base/twice.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/type-opaque-main.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.base/unload.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/unwindonsignal.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/utf8-identifiers.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/valgrind-db-attach.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/valgrind-disp-step.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/valgrind-infcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/value-double-free.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/varargs.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/vdso-warning.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/vforked-prog.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.base/vla-datatypes.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/vla-ptr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/vla-sideeffect.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/vla-stub.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watch-bitfields.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watch-cond-infcall.c	/^main(void)$/;"	f
main	gdb/testsuite/gdb.base/watch-cond.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/watch-non-mem.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/watch-read.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watch-vfork.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watch_thread_num.c	/^int main () {$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-cond-gone.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-delete.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-hw-attach.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-hw-hit-once.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-hw.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-reuse-slot.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-solib.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-stops-at-right-insn.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/watchpoint.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/watchpoints.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.base/wchar.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.base/whatis.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.base/wrong_frame_bt_full-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/data.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/dlopen.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/enable-running.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/enable.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/exception.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/function_call_history.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/i686-record_goto.S	/^main:$/;"	l
main	gdb/testsuite/gdb.btrace/i686-tailcall-only.S	/^main:$/;"	l
main	gdb/testsuite/gdb.btrace/i686-tailcall.S	/^main:$/;"	l
main	gdb/testsuite/gdb.btrace/instruction_history.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/multi-thread-step.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/non-stop.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/reconnect.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/record_goto.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/rn-dl-bind.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/segv.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/tailcall-only.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/tailcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/tsx.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/unknown_functions.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/vdso.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.btrace/x86_64-record_goto.S	/^main:$/;"	l
main	gdb/testsuite/gdb.btrace/x86_64-tailcall-only.S	/^main:$/;"	l
main	gdb/testsuite/gdb.btrace/x86_64-tailcall.S	/^main:$/;"	l
main	gdb/testsuite/gdb.cell/break-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/break.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/bt-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/bt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/bt2-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/coremaker-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/coremaker.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/data-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/data.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.cell/dwarfaddr.S	/^main:$/;"	l
main	gdb/testsuite/gdb.cell/ea-cache-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/ea-cache.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/ea-standalone.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/ea-test.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/fork-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/fork.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/mem-access-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/mem-access.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cell/size-spu.c	/^main (unsigned long long speid, unsigned long long argp,$/;"	f
main	gdb/testsuite/gdb.cell/size.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile-ifunc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile-ops.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile-print.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile-setjmp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile-tls.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.compile/compile.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/abstract-origin.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/ambiguous.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/annota2.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/annota3.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/anon-ns.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/anon-struct.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/anon-union.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/arg-reference.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/baseenum.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/bool.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/breakpoint.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/bs15503.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/call-c.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/casts.cc	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/casts03.cc	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/chained-calls.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/class2.cc	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.cp/classes.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^int main(int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/converts.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/cpexprs.cc	/^main (int argc, char* argv[])$/;"	f
main	gdb/testsuite/gdb.cp/cplabel.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^int main () {$/;"	f
main	gdb/testsuite/gdb.cp/cpsizeof.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/cttiadd.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/derivation.cc	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.cp/destrprint.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/dispcxx.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/ena-dis-br-range.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/enum-class.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/exception.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/exceptprint.cc	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/expand-sals.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/extern-c.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/filename.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/formatted-ref.cc	/^int main(void) $/;"	f
main	gdb/testsuite/gdb.cp/fpointer.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/gdb1355.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/gdb2384.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/gdb2495.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/hang1.cc	/^int main (int argc, char **argv) { return dummy2() + dummy3(); }$/;"	f
main	gdb/testsuite/gdb.cp/impl-this.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/infcall-dlopen.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/iostream.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/koenig.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/local-static.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/local.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/m-data.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/m-static.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/mb-ctor.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/mb-inline1.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/mb-templates.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/member-name.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/member-ptr.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/method.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/method2.cc	/^main (int argc, char** argv)$/;"	f
main	gdb/testsuite/gdb.cp/minsym-fallback-main.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/misc.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/namelessclass.S	/^main:                                   # @main$/;"	l
main	gdb/testsuite/gdb.cp/namelessclass.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/namespace-enum-main.cc	/^int main() {return 0;}$/;"	f
main	gdb/testsuite/gdb.cp/namespace-nested-import.cc	/^int main(){$/;"	f
main	gdb/testsuite/gdb.cp/namespace.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/nested-types.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^int main () $/;"	f
main	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/noparam.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/nsalias.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/nsdecl.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/nsimport.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/nsnested.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/nsnoimports.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/nsrecurs.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/nsstress.cc	/^int main(){$/;"	f
main	gdb/testsuite/gdb.cp/nsusing.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/operator.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/oranking.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/overload-const.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/overload.cc	/^int main () $/;"	f
main	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int main () $/;"	f
main	gdb/testsuite/gdb.cp/ovsrch1.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/paren-type.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/parse-lang.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/pr-1023.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/pr-1210.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/pr-574.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/pr10687.cc	/^int main(int argc, char*argv[])$/;"	f
main	gdb/testsuite/gdb.cp/pr10728-x.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/pr12028.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/pr17132.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/pr17494.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/pr9067.cc	/^int main(int,char **)$/;"	f
main	gdb/testsuite/gdb.cp/pr9167.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/pr9594.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/pr9631.cc	/^main(int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.cp/printmethod.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/psmang1.cc	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/ptype-flags.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/readnow-language.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/ref-params.cc	/^int main(void) $/;"	f
main	gdb/testsuite/gdb.cp/ref-types.cc	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.cp/rtti1.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/rvalue-ref-types.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/save-bp-qualified.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/scope-err.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/shadow.cc	/^main()$/;"	f
main	gdb/testsuite/gdb.cp/smartp.cc	/^int main(){$/;"	f
main	gdb/testsuite/gdb.cp/static-method.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/subtypes.cc	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.cp/temargs.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/templates.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/try_catch.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/typedef-base.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/typedef-operator.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/typeid.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.cp/userdef.cc	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.cp/using-crash.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/var-tag.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.cp/virtbase.cc	/^int main() {$/;"	f
main	gdb/testsuite/gdb.cp/virtfunc.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.cp/virtfunc2.cc	/^int main(int argc, char** argv) {$/;"	f
main	gdb/testsuite/gdb.cp/vla-cxx.cc	/^int main(int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.cp/watch-cp.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.cp/wide_char_types.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.disasm/hppa.s	/^main$/;"	l
main	gdb/testsuite/gdb.dlang/circular.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dlang/watch-loc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/ada-valprint-error.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/arr-stride.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/arr-subrange.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/atomic.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/bad-regnum.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/clztest.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/comp-unit-lang.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/corrupt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/data-loc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-bad-mips-linkage-name.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-bad-unresolved.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-case-insensitive.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-common-block.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-cp-infcall-ref-static-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-dummy-cu.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-entry-value-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-error.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-error.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-icycle.c	/^main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-ifort-parameter.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-inline-break.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-inline-param-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust-main.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-noloc-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-param-error-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-ranges-base.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-ranges.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-ref-missing-frame-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-restrict.S	/^main:                                   # @main$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-restrict.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-single-line-discriminators.S	/^main:                                   # @main$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-single-line-discriminators.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-skip-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw2-unresolved-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dw4-sig-types.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/dwp-sepdebug.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dwp-symlink.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.dwarf2/dynarr-ptr.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/fission-base.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/fission-base.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/fission-loclists-pie.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/fission-loclists.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/fission-mix.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/fission-multi-cu.S	/^main:                                   # @main$/;"	l
main	gdb/testsuite/gdb.dwarf2/fission-multi-cu2.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/formdata16.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/implptr.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/implptr.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/implptrconst.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/implref-array.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/implref-global.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/info-locals-optimized-out.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/main-subprogram.c	/^main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/main.c	/^main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/method-ptr.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/opaque-type-lookup.c	/^main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^main ( void )$/;"	f
main	gdb/testsuite/gdb.dwarf2/pieces.S	/^main:$/;"	l
main	gdb/testsuite/gdb.dwarf2/pieces.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/pr10770.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.dwarf2/trace-crash.S	/^main:                                   # @main$/;"	l
main	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.dwarf2/var-access.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/variant.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.dwarf2/watch-notconst.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.fortran/derived-type.f90	/^program main$/;"	p
main	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^program main$/;"	p
main	gdb/testsuite/gdb.go/chan.go	/^func main() {$/;"	f
main	gdb/testsuite/gdb.go/chan.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/handcall.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/handcall.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/hello.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/hello.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/integers.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/integers.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/methods.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/methods.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/package1.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/package1.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/strings.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/strings.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/types.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/types.go	/^package main$/;"	p
main	gdb/testsuite/gdb.go/unsafe.go	/^func main () {$/;"	f
main	gdb/testsuite/gdb.go/unsafe.go	/^package main$/;"	p
main	gdb/testsuite/gdb.guile/scm-arch.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-block.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-breakpoint.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-cmd.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-disasm.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-equal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-frame-args.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-frame-inline.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-frame.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-iterator.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-lazy-string.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-math.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-objfile-script.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-objfile.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-ports.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-progspace.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-section-script.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-symbol.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-symtab.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/scm-type.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-value-cc.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.guile/scm-value.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.guile/types-module.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/break-asm-file.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.linespec/cpexplicit.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.linespec/cpls.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.linespec/explicit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/keywords.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/ls-dollar.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/ls-errs.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/lspec.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.linespec/macro-relative.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.linespec/thread.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/basics.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.mi/dw2-ref-missing-frame-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/gdb701.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.mi/gdb792.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.mi/list-thread-groups-available.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-async-run.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-catch-load.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-mt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-st.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-console.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-dprintf-pending.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-dprintf.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.mi/mi-exit-code.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.mi/mi-linespec-err-cp.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-pending.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.mi/mi-read-memory.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-reg-undefined.S	/^main:$/;"	l
main	gdb/testsuite/gdb.mi/mi-reg-undefined.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-stack.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-start.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-stepn.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-threads-interrupt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-var-child.c	/^main (int argc, char *argv [])$/;"	f
main	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi-var-create-rtti.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-var-list-children-invalid-grandchild.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^int main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^main:$/;"	l
main	gdb/testsuite/gdb.mi/new-ui-mi-sync.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/non-stop-exit.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/non-stop.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.mi/ns-stale-regcache.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.mi/nsintrall.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.mi/nsmoribund.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.mi/nsthrexec.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.mi/pending.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.mi/pr11022.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/pthreads.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.mi/solib-main.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.mi/until.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.mi/user-selected-context-sync.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/var-cmd.c	/^main (int argc, char *argv [])$/;"	f
main	gdb/testsuite/gdb.mi/vla.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.mi/watch-nonstop.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.modula2/unbounded1.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.multi/bkpt-multi-exec.c	/^int main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.multi/crashme.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.multi/dummy-frame-restore.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.multi/goodbye.c	/^main() {$/;"	f
main	gdb/testsuite/gdb.multi/hangout.c	/^main(int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.multi/hello.c	/^main()$/;"	f
main	gdb/testsuite/gdb.multi/multi-arch-exec.c	/^main (int argc, char ** argv)$/;"	f
main	gdb/testsuite/gdb.multi/multi-attach.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.multi/multi-term-settings.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.multi/remove-inferiors.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.multi/tids.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.multi/watchpoint-multi-exit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.opt/clobbered-registers-O2.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.opt/inline-break.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.opt/inline-bt.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.opt/inline-cmds.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.opt/inline-locals.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.opt/solib-intra-step-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.perf/backtrace.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.perf/gmonster1.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.perf/gmonster2.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.perf/single-step.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.perf/skip-command.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.perf/skip-prologue.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.perf/solib.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/amd64-py-framefilter-invalidarg.S	/^main:$/;"	l
main	gdb/testsuite/gdb.python/lib-types.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-arch.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-as-string.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-bad-printers.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-block.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-breakpoint-create-fail.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-breakpoint.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-caller-is.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-cmd.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-events.c	/^int main (){$/;"	f
main	gdb/testsuite/gdb.python/py-evthreads.c	/^int main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-explore.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-explore.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-finish-breakpoint2.cc	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-frame-args.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-frame-inline.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-frame.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^main()$/;"	f
main	gdb/testsuite/gdb.python/py-framefilter.c	/^main()$/;"	f
main	gdb/testsuite/gdb.python/py-inferior.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-infthread.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-lazy-string.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-linetable.S	/^main:$/;"	l
main	gdb/testsuite/gdb.python/py-linetable.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-mi-events.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-mi-objfile.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-objfile-script.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-objfile.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-pp-integral.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-pp-maint.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-pp-re-notag.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-pp-registration.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-prettyprint.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-progspace.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-prompt.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.python/py-rbreak.c	/^main()$/;"	f
main	gdb/testsuite/gdb.python/py-record-btrace-threads.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-record-btrace.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-record-full.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-recurse-unwind.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-section-script.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-shared.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-strfns.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-symbol.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-sync-interp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-template.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.python/py-thrhandle.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.python/py-type.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-typeprint.cc	/^int main()$/;"	f
main	gdb/testsuite/gdb.python/py-unwind-maint.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.python/py-unwind.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-value-cc.cc	/^main ()$/;"	f
main	gdb/testsuite/gdb.python/py-value.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.python/py-xmethods.cc	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.python/python.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.S	/^main:$/;"	l
main	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/break-reverse.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.reverse/consecutive-reverse.c	/^main()$/;"	f
main	gdb/testsuite/gdb.reverse/finish-reverse.c	/^int main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.reverse/fstatat-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/i386-reverse.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.reverse/i386-sse-reverse.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.reverse/i387-stack-reverse.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.reverse/insn-reverse.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.reverse/machinestate.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.reverse/pipe-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/readv-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/rerun-prec.c	/^int main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.reverse/singlejmp-reverse.S	/^main:$/;"	l
main	gdb/testsuite/gdb.reverse/singlejmp-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/solib-reverse.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.reverse/step-indirect-call-thunk.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.reverse/step-reverse.c	/^int main () {$/;"	f
main	gdb/testsuite/gdb.reverse/time-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/until-reverse.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.reverse/waitpid-reverse.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.reverse/watch-reverse.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.server/connect-stopped-target.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.server/connect-with-no-symbol-file.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.server/connect-without-multi-process.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.server/ext-attach.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.server/no-thread-db.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.server/normal.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.server/reconnect-ctrl-c.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.server/server-kill.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.server/server.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.server/solib-list-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.server/stop-reply-no-thread.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.server/wrapper.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.stabs/exclfwd1.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.stabs/gdb11479.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/attach-into-signal.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.threads/attach-slow-waitpid.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/attach-stopped.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.threads/bp_in_thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/break-while-running.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/check-libthread-db.c	/^main (int argc, char *argv)$/;"	f
main	gdb/testsuite/gdb.threads/clone-attach-detach.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/clone-new-thread-event.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/clone-thread_db.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/continue-pending-after-query.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/continue-pending-status.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/corethreads.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/create-fail.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/current-lwp-dead.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/dlopen-libpthread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/execl.c	/^main (int argc, char* argv[])$/;"	f
main	gdb/testsuite/gdb.threads/execl1.c	/^main (int argc, char* argv[])$/;"	f
main	gdb/testsuite/gdb.threads/fork-child-threads.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.threads/fork-plus-threads.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/gcore-stale-thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/hand-call-new-thread.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/ia64-sigill.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/info-threads-cur-sal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/kill.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/killed.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/leader-exit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/linux-dp.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/manythreads.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/multi-create.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/names.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/next-bp-other-thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/no-unwaited-for-left.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/non-ldr-exc-1.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/non-ldr-exc-2.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/non-ldr-exit.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/pending-step.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.threads/print-threads.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/pthread_cond_wait.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/pthreads.c	/^main(argc, argv)$/;"	f
main	gdb/testsuite/gdb.threads/queue-signal.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/reconnect-signal.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/schedlock.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.threads/siginfo-threads.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/signal-command-handle-nopass.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/signal-delivered-right-thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/signal-sigtrap.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/signal-while-stepping-over-bp-other-thread.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/sigstep-threads.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/sigthread.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.threads/staticthreads.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/step-bg-decr-pc-switch-thread.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/step-over-lands-on-breakpoint.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/stepi-random-signal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/switch-threads.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.threads/thread-execl.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/thread-specific-bp.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/thread-specific.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.threads/thread_check.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.threads/thread_events.c	/^int main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.threads/threadapply.c	/^int main() {$/;"	f
main	gdb/testsuite/gdb.threads/threxit-hop-specific.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/tid-reuse.c	/^main (int argc, char *argv[])$/;"	f
main	gdb/testsuite/gdb.threads/tls-core.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/tls-main.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.threads/tls-nodebug-pie.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/tls-nodebug.c	/^int main(void)$/;"	f
main	gdb/testsuite/gdb.threads/tls-so_extern_main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/tls-var-main.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/tls.c	/^main()$/;"	f
main	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/watchpoint-fork-st.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^main (int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.threads/watchthreads.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/watchthreads2.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.threads/wp-replication.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/actions-changed.c	/^main()$/;"	f
main	gdb/testsuite/gdb.trace/actions.c	/^main (argc, argv, envp)$/;"	f
main	gdb/testsuite/gdb.trace/change-loc.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.trace/circ.c	/^main (argc, argv, envp)$/;"	f
main	gdb/testsuite/gdb.trace/collection.c	/^main (argc, argv, envp)$/;"	f
main	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^int main ()$/;"	f
main	gdb/testsuite/gdb.trace/entry-values.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/ftrace-lock.c	/^main (int argc, char *argv[], char *envp[])$/;"	f
main	gdb/testsuite/gdb.trace/ftrace.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/no-attach-trace.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/pending.c	/^int main()$/;"	f
main	gdb/testsuite/gdb.trace/qtro.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/range-stepping.c	/^main(void)$/;"	f
main	gdb/testsuite/gdb.trace/read-memory.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/signal.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/stap-trace.c	/^main()$/;"	f
main	gdb/testsuite/gdb.trace/status-stop.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/strace.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/tfile.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/trace-break.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/trace-buffer-size.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/trace-condition.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.trace/trace-enable-disable.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/trace-mt.c	/^main (int argc, char *argv[], char *envp[])$/;"	f
main	gdb/testsuite/gdb.trace/trace-unavailable.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/tracefile-pseudo-reg.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/tspeed.c	/^main(int argc, char **argv)$/;"	f
main	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^main (void)$/;"	f
main	gdb/testsuite/gdb.trace/unavailable.cc	/^main (int argc, char **argv, char **envp)$/;"	f
main	gdb/testsuite/gdb.tui/tui-disasm-long-lines.c	/^main ()$/;"	f
main	gdb/testsuite/gdb.tui/tui-layout.c	/^main ()$/;"	f
main	gdb/testsuite/lib/opencl_hostapp.c	/^main ()$/;"	f
main	gdb/unittests/basic_string_view/cons/char/1.cc	/^main()$/;"	f	namespace:cons_1
main	gdb/unittests/basic_string_view/cons/char/2.cc	/^main()$/;"	f	namespace:cons_2
main	gdb/unittests/basic_string_view/cons/char/3.cc	/^main()$/;"	f	namespace:cons_3
main	gdb/unittests/basic_string_view/cons/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/cons/wchar_t/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/cons/wchar_t/3.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/element_access/char/1.cc	/^main()$/;"	f	namespace:element_access_1
main	gdb/unittests/basic_string_view/element_access/char/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/element_access/char/empty.cc	/^main()$/;"	f	namespace:element_access_empty
main	gdb/unittests/basic_string_view/element_access/char/front_back.cc	/^main()$/;"	f	namespace:element_access_front_back
main	gdb/unittests/basic_string_view/element_access/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/element_access/wchar_t/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/element_access/wchar_t/empty.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/element_access/wchar_t/front_back.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/char/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/char/2.cc	/^main()$/;"	f	namespace:inserters_2
main	gdb/unittests/basic_string_view/inserters/char/3.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/pod/10081-out.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/wchar_t/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/inserters/wchar_t/3.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/literals/values.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/modifiers/remove_prefix/char/1.cc	/^main()$/;"	f	namespace:modifiers_remove_prefix
main	gdb/unittests/basic_string_view/modifiers/remove_prefix/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/modifiers/remove_suffix/char/1.cc	/^main()$/;"	f	namespace:modifiers_remove_suffix
main	gdb/unittests/basic_string_view/modifiers/remove_suffix/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^main()$/;"	f	namespace:operations_compare_1
main	gdb/unittests/basic_string_view/operations/compare/char/13650.cc	/^main()$/;"	f	namespace:operations_compare_13650
main	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/compare/wchar_t/13650.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/copy/char/1.cc	/^main()$/;"	f	namespace:operations_copy_1
main	gdb/unittests/basic_string_view/operations/copy/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/data/char/1.cc	/^main()$/;"	f	namespace:operations_data_1
main	gdb/unittests/basic_string_view/operations/data/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/find/char/1.cc	/^main()$/;"	f	namespace:operations_find_1
main	gdb/unittests/basic_string_view/operations/find/char/2.cc	/^main()$/;"	f	namespace:operations_find_2
main	gdb/unittests/basic_string_view/operations/find/char/3.cc	/^main()$/;"	f	namespace:operations_find_3
main	gdb/unittests/basic_string_view/operations/find/char/4.cc	/^main()$/;"	f	namespace:operations_find_4
main	gdb/unittests/basic_string_view/operations/find/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/find/wchar_t/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/find/wchar_t/3.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/find/wchar_t/4.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/rfind/char/1.cc	/^main()$/;"	f	namespace:operations_rfind_1
main	gdb/unittests/basic_string_view/operations/rfind/char/2.cc	/^main()$/;"	f	namespace:operations_rfind_2
main	gdb/unittests/basic_string_view/operations/rfind/char/3.cc	/^main()$/;"	f	namespace:operations_rfind_3
main	gdb/unittests/basic_string_view/operations/rfind/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/rfind/wchar_t/2.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/rfind/wchar_t/3.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/string_conversion/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operations/substr/char/1.cc	/^main()$/;"	f	namespace:operations_substr_1
main	gdb/unittests/basic_string_view/operations/substr/wchar_t/1.cc	/^main()$/;"	f
main	gdb/unittests/basic_string_view/operators/char/2.cc	/^main()$/;"	f	namespace:operators_2
main	gdb/unittests/basic_string_view/operators/wchar_t/2.cc	/^main()$/;"	f
main	libiberty/_doprnt.c	/^main (void)$/;"	f
main	libiberty/argv.c	/^main (void)$/;"	f
main	libiberty/concat.c	/^main (void)$/;"	f
main	libiberty/cp-demangle.c	/^main (int argc, char *argv[])$/;"	f
main	libiberty/floatformat.c	/^main (void)$/;"	f
main	libiberty/getopt.c	/^main (int argc, char **argv)$/;"	f
main	libiberty/getopt1.c	/^main (int argc, char **argv)$/;"	f
main	libiberty/pex-win32.c	/^main (int argc ATTRIBUTE_UNUSED, char **argv)$/;"	f
main	libiberty/physmem.c	/^main (void)$/;"	f
main	libiberty/sort.c	/^int main (int argc, char **argv)$/;"	f
main	libiberty/strerror.c	/^main (void)$/;"	f
main	libiberty/strsignal.c	/^main (void)$/;"	f
main	libiberty/testsuite/demangler-fuzzer.c	/^main (int argc, char *argv[])$/;"	f
main	libiberty/testsuite/test-demangle.c	/^main(argc, argv)$/;"	f
main	libiberty/testsuite/test-expandargv.c	/^main(int argc, char **argv)$/;"	f
main	libiberty/testsuite/test-pexecute.c	/^main (int argc, char **argv)$/;"	f
main	libiberty/testsuite/test-strtol.c	/^main(int argc, char **argv)$/;"	f
main	libiberty/vasprintf.c	/^main (void)$/;"	f
main	libiberty/vsnprintf.c	/^main (void)$/;"	f
main	opcodes/aarch64-gen.c	/^main (int argc, char **argv)$/;"	f
main	opcodes/i386-gen.c	/^main (int argc, char **argv)$/;"	f
main	opcodes/ia64-gen.c	/^main (int argc, char **argv)$/;"	f
main	opcodes/opc2c.c	/^main (int argc, char ** argv)$/;"	f
main	opcodes/s390-mkopc.c	/^main (void)$/;"	f
main	opcodes/z8kgen.c	/^main (int ac, char **av)$/;"	f
main	readline/doc/texi2html	/^package main;$/;"	p
main	readline/examples/excallback.c	/^main()$/;"	f
main	readline/examples/fileman.c	/^main (argc, argv)$/;"	f
main	readline/examples/histexamp.c	/^main (argc, argv)$/;"	f
main	readline/examples/rl.c	/^main (argc, argv)$/;"	f
main	readline/examples/rlcat.c	/^main (argc, argv)$/;"	f
main	readline/examples/rlevent.c	/^main (argc, argv)$/;"	f
main	readline/examples/rlfe/rlfe.c	/^main(int argc, char** argv)$/;"	f
main	readline/examples/rlptytest.c	/^main()$/;"	f
main	readline/examples/rltest.c	/^main ()$/;"	f
main	readline/examples/rlversion.c	/^main()$/;"	f
main	readline/support/config.guess	/^		main()$/;"	f
main	readline/support/config.guess	/^	main ()$/;"	f
main	readline/support/config.guess	/^main ()$/;"	f
main	readline/tilde.c	/^main (argc, argv)$/;"	f
main	sim/common/gentmap.c	/^main (int argc, char *argv[])$/;"	f
main	sim/common/hw-events.c	/^main (int argc,$/;"	f
main	sim/common/nrun.c	/^main (int argc, char **argv)$/;"	f
main	sim/cr16/gencode.c	/^main (int argc, char *argv[])$/;"	f
main	sim/cris/rvdummy.c	/^main (int argc, char *argv[])$/;"	f
main	sim/d10v/gencode.c	/^main (int argc, char *argv[])$/;"	f
main	sim/erc32/sis.c	/^main(argc, argv)$/;"	f
main	sim/h8300/writecode.c	/^main ()$/;"	f
main	sim/igen/filter.c	/^main (int argc, char **argv)$/;"	f
main	sim/igen/gen.c	/^main (int argc, char **argv)$/;"	f
main	sim/igen/igen.c	/^main (int argc, char **argv, char **envp)$/;"	f
main	sim/igen/ld-cache.c	/^main (int argc, char **argv)$/;"	f
main	sim/igen/ld-decode.c	/^main (int argc, char **argv)$/;"	f
main	sim/igen/ld-insn.c	/^main (int argc, char **argv)$/;"	f
main	sim/igen/table.c	/^main (int argc, char **argv)$/;"	f
main	sim/m32c/main.c	/^main (int argc, char **argv)$/;"	f
main	sim/m32c/opc2c.c	/^main (int argc, char **argv)$/;"	f
main	sim/m68hc11/gencode.c	/^main (int argc, char *argv[])$/;"	f
main	sim/ppc/dgen.c	/^main(int argc,$/;"	f
main	sim/ppc/filter.c	/^main(int argc, char **argv)$/;"	f
main	sim/ppc/igen.c	/^main(int argc,$/;"	f
main	sim/ppc/ld-cache.c	/^main(int argc, char **argv)$/;"	f
main	sim/ppc/ld-decode.c	/^main(int argc, char **argv)$/;"	f
main	sim/ppc/ld-insn.c	/^main(int argc, char **argv)$/;"	f
main	sim/ppc/main.c	/^main(int argc, char **argv)$/;"	f
main	sim/rl78/main.c	/^main (int argc, char **argv)$/;"	f
main	sim/rx/main.c	/^main (int argc, char **argv)$/;"	f
main	sim/sh/gencode.c	/^main (int ac, char *av[])$/;"	f
main	sim/testsuite/common/alu-tst.c	/^main ()$/;"	f
main	sim/testsuite/common/bits-gen.c	/^main (int argc, char *argv[])$/;"	f
main	sim/testsuite/common/bits-tst.c	/^main (argc, argv)$/;"	f
main	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^main:$/;"	l
main	sim/testsuite/sim/bfin/argc.c	/^int main(int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/access1.c	/^int main (int argc, char **argv)$/;"	f
main	sim/testsuite/sim/cris/c/append1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/clone1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/clone3.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/clone4.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/clone5.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/ex1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/exitg1.c	/^int main (int argc, char **argv)$/;"	f
main	sim/testsuite/sim/cris/c/fcntl1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/fdopen1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/fdopen2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/freopen1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/freopen2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/ftruncate1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/ftruncate2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/getcwd1.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/gettod.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/hello.c	/^int main ()$/;"	f
main	sim/testsuite/sim/cris/c/kill1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/kill2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/kill3.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/mapbrk.c	/^int main ()$/;"	f
main	sim/testsuite/sim/cris/c/mmap1.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/mmap2.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/mmap3.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/mmap5.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/mprotect1.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/mremap.c	/^int main ()$/;"	f
main	sim/testsuite/sim/cris/c/openpf1.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/openpf2.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/openpf3.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/openpf5.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/pipe1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe3.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe4.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe5.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe6.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/pipe7.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/readlink1.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/readlink10.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/readlink2.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/readlink4.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/readlink9.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/rename2.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/rtsigprocmask1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/rtsigsuspend1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched3.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched4.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched5.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched6.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched7.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched8.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sched9.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/seek1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/seek3.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/seek4.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/setrlimit1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/settls1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig10.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig11.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig12.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig3.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig4.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig5.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig6.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig7.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig8.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sig9.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sigreturn1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sigreturn2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sjlj.c	/^main ()$/;"	f
main	sim/testsuite/sim/cris/c/sock1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/stat1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/stat2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/stat3.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/stat4.c	/^int main (int argc, char *argv[])$/;"	f
main	sim/testsuite/sim/cris/c/stat5.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/stat7.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/stat8.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/syscall1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/syscall2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sysctl1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/sysctl2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/thread2.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/thread3.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/thread4.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/thread5.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/time1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/time2.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/truncate1.c	/^main (void)$/;"	f
main	sim/testsuite/sim/cris/c/ugetrlimit1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/uname1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/writev1.c	/^int main (void)$/;"	f
main	sim/testsuite/sim/cris/c/writev2.c	/^int main (void)$/;"	f
main	zlib/contrib/blast/blast.c	/^int main(void)$/;"	f
main	zlib/contrib/iostream/test.cpp	/^int main() {$/;"	f
main	zlib/contrib/iostream2/zstream_test.cpp	/^void main() {$/;"	f
main	zlib/contrib/iostream3/test.cc	/^int main() {$/;"	f
main	zlib/contrib/minizip/miniunz.c	/^int main(argc,argv)$/;"	f
main	zlib/contrib/minizip/minizip.c	/^int main(argc,argv)$/;"	f
main	zlib/contrib/puff/pufftest.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/contrib/testzlib/testzlib.c	/^int main(int argc, char *argv[])$/;"	f
main	zlib/contrib/untgz/untgz.c	/^int main(int argc,char **argv)$/;"	f
main	zlib/example.c	/^int main(argc, argv)$/;"	f
main	zlib/examples/enough.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/fitblk.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/gun.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/gzappend.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/gzjoin.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/zpipe.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/examples/zran.c	/^int main(int argc, char **argv)$/;"	f
main	zlib/minigzip.c	/^int main(argc, argv)$/;"	f
main	zlib/test/example.c	/^int main(argc, argv)$/;"	f
main	zlib/test/infcover.c	/^int main(void)$/;"	f
main	zlib/test/minigzip.c	/^int main(argc, argv)$/;"	f
main2	gdb/testsuite/gdb.cp/ref-types.cc	/^int main2(void)$/;"	f
main2	gdb/testsuite/gdb.cp/rvalue-ref-types.cc	/^main2 ()$/;"	f
main2	gdb/testsuite/gdb.dwarf2/dw2-ranges2.c	/^main2 (void)$/;"	f
main3	gdb/testsuite/gdb.dwarf2/dw2-ranges3.c	/^main3 (void)$/;"	f
main_action	gdb/breakpoint.h	/^    enum bpstat_what_main_action main_action;$/;"	m	struct:bpstat_what	typeref:enum:bpstat_what::bpstat_what_main_action
main_end	gdb/testsuite/gdb.dwarf2/dw2-dummy-cu.S	/^main_end:$/;"	l
main_entry	opcodes/ia64-gen.c	/^struct main_entry$/;"	s	file:
main_executable_lm_info	gdb/solib-dsbt.c	/^  struct lm_info_dsbt *main_executable_lm_info;$/;"	m	struct:dsbt_info	typeref:struct:dsbt_info::lm_info_dsbt	file:
main_executable_lm_info	gdb/solib-frv.c	/^static lm_info_frv *main_executable_lm_info;$/;"	v	file:
main_extern_locaddr_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_extern_locaddr_resolvable:$/;"	l
main_extern_locempty_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_extern_locempty_resolvable:$/;"	l
main_extern_locno_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_extern_locno_resolvable:$/;"	l
main_global	gdb/testsuite/gdb.base/solib-display-main.c	/^int main_global = 44;$/;"	v
main_got	gdb/solib-frv.c	/^main_got (void)$/;"	f	file:
main_index	opcodes/ia64-gen.c	/^  int main_index;$/;"	m	struct:main_entry	file:
main_info	gdb/symtab.c	/^struct main_info$/;"	s	file:
main_info_cleanup	gdb/symtab.c	/^main_info_cleanup (struct program_space *pspace, void *data)$/;"	f	file:
main_language	gdb/symtab.c	/^main_language (void)$/;"	f
main_lm	gdb/solib-svr4.c	/^  CORE_ADDR main_lm;$/;"	m	struct:svr4_library_list	file:
main_lm_addr	gdb/solib-dsbt.c	/^  CORE_ADDR main_lm_addr;$/;"	m	struct:dsbt_info	file:
main_lm_addr	gdb/solib-frv.c	/^static CORE_ADDR main_lm_addr = 0;$/;"	v	file:
main_lm_addr	gdb/solib-svr4.c	/^  CORE_ADDR main_lm_addr;$/;"	m	struct:svr4_info	file:
main_local_locaddr_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_local_locaddr_resolvable:$/;"	l
main_local_locempty_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_local_locempty_resolvable:$/;"	l
main_local_locno_resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^main_local_locno_resolvable:$/;"	l
main_loop	readline/examples/rlptytest.c	/^main_loop(void)$/;"	f	file:
main_name	gdb/symtab.c	/^main_name (void)$/;"	f
main_name_list	gdb/solib-svr4.c	/^static const  char * const main_name_list[] =$/;"	v	file:
main_offset	bfd/pef.h	/^  unsigned long main_offset;$/;"	m	struct:bfd_pef_loader_header
main_ph	gdb/sol-thread.c	/^static struct ps_prochandle main_ph;$/;"	v	typeref:struct:ps_prochandle	file:
main_progspace_key	gdb/symtab.c	/^static const struct program_space_data *main_progspace_key;$/;"	v	typeref:struct:program_space_data	file:
main_section	bfd/pef.h	/^  long main_section;$/;"	m	struct:bfd_pef_loader_header
main_source	gdb/macrotab.c	/^  struct macro_source_file *main_source;$/;"	m	struct:macro_table	typeref:struct:macro_table::macro_source_file	file:
main_stream	gdb/mi/mi-out.c	/^mi_ui_out::main_stream ()$/;"	f	class:mi_ui_out
main_subfile	gdb/buildsym.c	/^  struct subfile *main_subfile;$/;"	m	struct:buildsym_compunit	typeref:struct:buildsym_compunit::subfile	file:
main_subprogram	gdb/dwarf2read.c	/^    unsigned int main_subprogram : 1;$/;"	m	struct:allocate_on_obstack	file:
main_ta	gdb/sol-thread.c	/^static td_thragent_t *main_ta;$/;"	v	file:
main_table	opcodes/ia64-asmtab.c	/^main_table[] = {$/;"	v	typeref:struct:ia64_main_table	file:
main_test	gdb/testsuite/gdb.base/return2.c	/^int main_test = 0;$/;"	v
main_test	gdb/testsuite/gdb.reverse/finish-reverse.c	/^int main_test = 0;$/;"	v
main_thread	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^pthread_t main_thread;$/;"	v
main_thread	gdb/testsuite/gdb.threads/gcore-stale-thread.c	/^static pthread_t main_thread;$/;"	v	file:
main_thread	gdb/testsuite/gdb.threads/leader-exit.c	/^static volatile pthread_t main_thread;$/;"	v	file:
main_thread	gdb/testsuite/gdb.threads/no-unwaited-for-left.c	/^static volatile pthread_t main_thread;$/;"	v	file:
main_thread	gdb/testsuite/gdb.threads/non-ldr-exc-2.c	/^static volatile pthread_t main_thread;$/;"	v	file:
main_thread	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^static volatile pthread_t main_thread;$/;"	v	file:
main_thread	gdb/testsuite/gdb.threads/sigthread.c	/^pthread_t main_thread;$/;"	v
main_thread	gdb/testsuite/gdb.threads/stepi-random-signal.c	/^static pthread_t main_thread;$/;"	v	file:
main_thread_id	gdb/gdbserver/win32-low.c	/^static DWORD main_thread_id = 0;$/;"	v	file:
main_thread_id	gdb/windows-nat.c	/^static DWORD main_thread_id;		\/* Thread ID of the main thread *\/$/;"	v	file:
main_type	gdb/gdbtypes.h	/^  struct main_type *main_type;$/;"	m	struct:type	typeref:struct:type::main_type
main_type	gdb/gdbtypes.h	/^struct main_type$/;"	s
main_ui	gdb/event-top.c	/^struct ui *main_ui;$/;"	v	typeref:struct:ui
mainfield_filled	gdb/testsuite/gdb.base/type-opaque-main.c	/^    long mainfield_filled;$/;"	m	struct:struct_libtype_filled	file:
mainfield_filled	gdb/testsuite/gdb.base/type-opaque-main.c	/^    long mainfield_filled;$/;"	m	union:union_libtype_filled	file:
mainline	gdb/windows-nat.c	/^  int mainline;$/;"	m	struct:safe_symbol_file_add_args	file:
mainshr1	gdb/testsuite/gdb.base/shmain.c	/^int mainshr1(int g)$/;"	f
maint	gdb/btrace.h	/^  struct btrace_maint_info maint;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_maint_info
maint_agent_printf_command	gdb/ax-gdb.c	/^maint_agent_printf_command (const char *cmdrest, int from_tty)$/;"	f	file:
maint_btrace_clear_cmd	gdb/btrace.c	/^maint_btrace_clear_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_clear_packet_history_cmd	gdb/btrace.c	/^maint_btrace_clear_packet_history_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_cmd	gdb/btrace.c	/^maint_btrace_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_cmdlist	gdb/btrace.c	/^static struct cmd_list_element *maint_btrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_btrace_packet_history_cmd	gdb/btrace.c	/^maint_btrace_packet_history_cmd (const char *arg, int from_tty)$/;"	f	file:
maint_btrace_pt_set_cmd	gdb/btrace.c	/^maint_btrace_pt_set_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_pt_set_cmdlist	gdb/btrace.c	/^static struct cmd_list_element *maint_btrace_pt_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_btrace_pt_show_cmd	gdb/btrace.c	/^maint_btrace_pt_show_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_pt_show_cmdlist	gdb/btrace.c	/^static struct cmd_list_element *maint_btrace_pt_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_btrace_pt_skip_pad	gdb/btrace.c	/^static int maint_btrace_pt_skip_pad = 1;$/;"	v	file:
maint_btrace_set_cmd	gdb/btrace.c	/^maint_btrace_set_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_set_cmdlist	gdb/btrace.c	/^static struct cmd_list_element *maint_btrace_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_btrace_show_cmd	gdb/btrace.c	/^maint_btrace_show_cmd (const char *args, int from_tty)$/;"	f	file:
maint_btrace_show_cmdlist	gdb/btrace.c	/^static struct cmd_list_element *maint_btrace_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_cplus_cmd_list	gdb/cp-support.c	/^struct cmd_list_element *maint_cplus_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
maint_cplus_command	gdb/cp-support.c	/^maint_cplus_command (const char *arg, int from_tty)$/;"	f	file:
maint_display_all_tib	gdb/windows-tdep.c	/^static int maint_display_all_tib = 0;$/;"	v	file:
maint_info_btrace_cmd	gdb/btrace.c	/^maint_info_btrace_cmd (const char *args, int from_tty)$/;"	f	file:
maint_print_c_tdesc_cmd	gdb/target-descriptions.c	/^maint_print_c_tdesc_cmd (const char *args, int from_tty)$/;"	f	file:
maint_print_section_info	gdb/maint.c	/^maint_print_section_info (const char *name, flagword flags, $/;"	f	file:
maint_set_ada_cmd	gdb/ada-lang.c	/^maint_set_ada_cmd (const char *args, int from_tty)$/;"	f	file:
maint_set_ada_cmdlist	gdb/ada-lang.c	/^static struct cmd_list_element *maint_set_ada_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_set_target_async_command	gdb/target.c	/^maint_set_target_async_command (const char *args, int from_tty,$/;"	f	file:
maint_set_target_non_stop_command	gdb/target.c	/^maint_set_target_non_stop_command (const char *args, int from_tty,$/;"	f	file:
maint_show_ada_cmd	gdb/ada-lang.c	/^maint_show_ada_cmd (const char *args, int from_tty)$/;"	f	file:
maint_show_ada_cmdlist	gdb/ada-lang.c	/^static struct cmd_list_element *maint_show_ada_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
maint_show_target_async_command	gdb/target.c	/^maint_show_target_async_command (struct ui_file *file, int from_tty,$/;"	f	file:
maint_show_target_non_stop_command	gdb/target.c	/^maint_show_target_non_stop_command (struct ui_file *file, int from_tty,$/;"	f	file:
maintable	opcodes/ia64-gen.c	/^} *maintable, **ordered_table;$/;"	v	typeref:struct:main_entry
maintenance_check_command	gdb/maint.c	/^maintenance_check_command (const char *arg, int from_tty)$/;"	f	file:
maintenance_check_libthread_db	gdb/linux-thread-db.c	/^maintenance_check_libthread_db (const char *args, int from_tty)$/;"	f	file:
maintenance_check_psymtabs	gdb/psymtab.c	/^maintenance_check_psymtabs (const char *ignore, int from_tty)$/;"	f	file:
maintenance_check_symtabs	gdb/symmisc.c	/^maintenance_check_symtabs (const char *ignore, int from_tty)$/;"	f	file:
maintenance_check_tdesc_xml_convert	gdb/target-descriptions.c	/^maintenance_check_tdesc_xml_convert (const target_desc *tdesc, const char *name)$/;"	f	file:
maintenance_check_xml_descriptions	gdb/target-descriptions.c	/^maintenance_check_xml_descriptions (const char *dir, int from_tty)$/;"	f	file:
maintenance_command	gdb/maint.c	/^maintenance_command (const char *args, int from_tty)$/;"	f	file:
maintenance_cplus_namespace	gdb/cp-namespace.c	/^maintenance_cplus_namespace (const char *args, int from_tty)$/;"	f	file:
maintenance_demangle	gdb/maint.c	/^maintenance_demangle (const char *args, int from_tty)$/;"	f	file:
maintenance_demangler_warning	gdb/maint.c	/^maintenance_demangler_warning (const char *args, int from_tty)$/;"	f	file:
maintenance_deprecate	gdb/maint.c	/^maintenance_deprecate (const char *args, int from_tty)$/;"	f	file:
maintenance_do_deprecate	gdb/maint.c	/^maintenance_do_deprecate (const char *text, int deprecate)$/;"	f	file:
maintenance_dump_me	gdb/maint.c	/^maintenance_dump_me (const char *args, int from_tty)$/;"	f	file:
maintenance_expand_symtabs	gdb/symmisc.c	/^maintenance_expand_symtabs (const char *args, int from_tty)$/;"	f	file:
maintenance_flush_symbol_cache	gdb/symtab.c	/^maintenance_flush_symbol_cache (const char *args, int from_tty)$/;"	f	file:
maintenance_info_bfds	gdb/gdb_bfd.c	/^maintenance_info_bfds (const char *arg, int from_tty)$/;"	f	file:
maintenance_info_breakpoints	gdb/breakpoint.c	/^maintenance_info_breakpoints (const char *args, int from_tty)$/;"	f	file:
maintenance_info_command	gdb/maint.c	/^maintenance_info_command (const char *arg, int from_tty)$/;"	f	file:
maintenance_info_line_tables	gdb/symmisc.c	/^maintenance_info_line_tables (const char *regexp, int from_tty)$/;"	f	file:
maintenance_info_program_spaces_command	gdb/progspace.c	/^maintenance_info_program_spaces_command (const char *args, int from_tty)$/;"	f	file:
maintenance_info_psymtabs	gdb/psymtab.c	/^maintenance_info_psymtabs (const char *regexp, int from_tty)$/;"	f	file:
maintenance_info_sections	gdb/maint.c	/^maintenance_info_sections (const char *arg, int from_tty)$/;"	f	file:
maintenance_info_selftests	gdb/maint.c	/^maintenance_info_selftests (const char *arg, int from_tty)$/;"	f	file:
maintenance_info_symtabs	gdb/symmisc.c	/^maintenance_info_symtabs (const char *regexp, int from_tty)$/;"	f	file:
maintenance_internal_error	gdb/maint.c	/^maintenance_internal_error (const char *args, int from_tty)$/;"	f	file:
maintenance_internal_warning	gdb/maint.c	/^maintenance_internal_warning (const char *args, int from_tty)$/;"	f	file:
maintenance_print_arc_command	gdb/arc-tdep.c	/^maintenance_print_arc_command (const char *args, int from_tty)$/;"	f	file:
maintenance_print_arc_list	gdb/arc-tdep.c	/^static struct cmd_list_element *maintenance_print_arc_list = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
maintenance_print_architecture	gdb/maint.c	/^maintenance_print_architecture (const char *args, int from_tty)$/;"	f	file:
maintenance_print_command	gdb/maint.c	/^maintenance_print_command (const char *arg, int from_tty)$/;"	f	file:
maintenance_print_cooked_registers	gdb/regcache-dump.c	/^maintenance_print_cooked_registers (const char *args, int from_tty)$/;"	f	file:
maintenance_print_dummy_frames	gdb/dummy-frame.c	/^maintenance_print_dummy_frames (const char *args, int from_tty)$/;"	f	file:
maintenance_print_msymbols	gdb/symmisc.c	/^maintenance_print_msymbols (const char *args, int from_tty)$/;"	f	file:
maintenance_print_objfiles	gdb/symmisc.c	/^maintenance_print_objfiles (const char *regexp, int from_tty)$/;"	f	file:
maintenance_print_one_line_table	gdb/symmisc.c	/^maintenance_print_one_line_table (struct symtab *symtab, void *data)$/;"	f	file:
maintenance_print_psymbols	gdb/psymtab.c	/^maintenance_print_psymbols (const char *args, int from_tty)$/;"	f	file:
maintenance_print_raw_registers	gdb/regcache-dump.c	/^maintenance_print_raw_registers (const char *args, int from_tty)$/;"	f	file:
maintenance_print_reggroups	gdb/reggroups.c	/^maintenance_print_reggroups (const char *args, int from_tty)$/;"	f	file:
maintenance_print_register_groups	gdb/regcache-dump.c	/^maintenance_print_register_groups (const char *args, int from_tty)$/;"	f	file:
maintenance_print_registers	gdb/regcache-dump.c	/^maintenance_print_registers (const char *args, int from_tty)$/;"	f	file:
maintenance_print_remote_registers	gdb/regcache-dump.c	/^maintenance_print_remote_registers (const char *args, int from_tty)$/;"	f	file:
maintenance_print_statistics	gdb/maint.c	/^maintenance_print_statistics (const char *args, int from_tty)$/;"	f	file:
maintenance_print_symbol_cache	gdb/symtab.c	/^maintenance_print_symbol_cache (const char *args, int from_tty)$/;"	f	file:
maintenance_print_symbol_cache_statistics	gdb/symtab.c	/^maintenance_print_symbol_cache_statistics (const char *args, int from_tty)$/;"	f	file:
maintenance_print_symbols	gdb/symmisc.c	/^maintenance_print_symbols (const char *args, int from_tty)$/;"	f	file:
maintenance_print_target_stack	gdb/target.c	/^maintenance_print_target_stack (const char *cmd, int from_tty)$/;"	f	file:
maintenance_print_type	gdb/typeprint.c	/^maintenance_print_type (const char *type_name, int from_tty)$/;"	f
maintenance_print_user_registers	gdb/user-regs.c	/^maintenance_print_user_registers (const char *args, int from_tty)$/;"	f	file:
maintenance_profile_p	gdb/maint.c	/^static int maintenance_profile_p;$/;"	v	file:
maintenance_selftest	gdb/maint.c	/^maintenance_selftest (const char *args, int from_tty)$/;"	f	file:
maintenance_set_cmd	gdb/maint.c	/^maintenance_set_cmd (const char *args, int from_tty)$/;"	f	file:
maintenance_set_cmdlist	gdb/maint.c	/^struct cmd_list_element *maintenance_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element
maintenance_set_profile_cmd	gdb/maint.c	/^maintenance_set_profile_cmd (const char *args, int from_tty,$/;"	f	file:
maintenance_show_cmd	gdb/maint.c	/^maintenance_show_cmd (const char *args, int from_tty)$/;"	f	file:
maintenance_show_cmdlist	gdb/maint.c	/^struct cmd_list_element *maintenance_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element
maintenance_space_display	gdb/maint.c	/^maintenance_space_display (const char *args, int from_tty)$/;"	f	file:
maintenance_time_display	gdb/maint.c	/^maintenance_time_display (const char *args, int from_tty)$/;"	f	file:
maintenance_translate_address	gdb/maint.c	/^maintenance_translate_address (const char *arg, int from_tty)$/;"	f	file:
maintenance_undeprecate	gdb/maint.c	/^maintenance_undeprecate (const char *args, int from_tty)$/;"	f	file:
maintenancechecklist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *maintenancechecklist;$/;"	v	typeref:struct:cmd_list_element
maintenanceinfolist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *maintenanceinfolist;$/;"	v	typeref:struct:cmd_list_element
maintenancelist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *maintenancelist;$/;"	v	typeref:struct:cmd_list_element
maintenanceprintlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *maintenanceprintlist;$/;"	v	typeref:struct:cmd_list_element
maj	bfd/mach-o.h	/^  unsigned char maj;$/;"	m	struct:bfd_mach_o_version_min_command
major	bfd/peXXigen.c	/^  unsigned int major;$/;"	m	struct:rsrc_directory	file:
major	include/vms/dst.h	/^  unsigned char major[2];$/;"	m	struct:vms_dst_modbeg
major	include/vms/eihvn.h	/^  unsigned char major[2];$/;"	m	struct:vms_eihvn_subversion
major	opcodes/arc-ext.h	/^  char major;$/;"	m	struct:ExtInstruction
major	opcodes/frv-opc.h	/^  CGEN_ATTR_VALUE_ENUM_TYPE   major[FRV_VLIW_SIZE];$/;"	m	struct:__anon4
major	opcodes/mep-desc.h	/^typedef enum major {$/;"	g
major_id	include/elf/ia64.h	/^  unsigned char major_id[4];		\/* Should be 1.  *\/$/;"	m	struct:__anon1429
major_opcode	include/opcode/metag.h	/^enum major_opcode$/;"	g
majorid	include/vms/eiaf.h	/^  unsigned char majorid[4];$/;"	m	struct:vms_eiaf
majorid	include/vms/eihd.h	/^  unsigned char majorid[4];$/;"	m	struct:vms_eihd
majorid	include/vms/eihi.h	/^  unsigned char majorid[4];$/;"	m	struct:vms_eihi
majorid	include/vms/eihs.h	/^  unsigned char majorid[4];$/;"	m	struct:vms_eihs
majorid	include/vms/eisd.h	/^  unsigned char majorid[4];$/;"	m	struct:vms_eisd
majorid	include/vms/internal.h	/^  unsigned int majorid;		\/* Version.  *\/$/;"	m	struct:vms_internal_eisd
majorid	include/vms/lbr.h	/^  unsigned char majorid[2];$/;"	m	struct:vms_lhd
make-array-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-array-printer val)$/;"	f
make-container-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-container-printer val)$/;"	f
make-enum-hashtable	gdb/guile/lib/gdb/types.scm	/^(define-public (make-enum-hashtable enum-type)$/;"	f
make-list-iterator	gdb/guile/lib/gdb/iterator.scm	/^(define-public (make-list-iterator l)$/;"	f
make-memory-error-string-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-memory-error-string-printer val)$/;"	f
make-no-string-container-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-no-string-container-printer val)$/;"	f
make-objfile-pp_s-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-objfile-pp_s-printer val)$/;"	f
make-pointer-iterator	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pointer-iterator pointer len)$/;"	f
make-pointer-iterator-except	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pointer-iterator-except pointer len)$/;"	f
make-pp_children_as_list-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_children_as_list-printer val)$/;"	f
make-pp_eval_type-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_eval_type-printer val)$/;"	f
make-pp_hint_error-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_hint_error-printer val)$/;"	f
make-pp_ls-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_ls-printer val)$/;"	f
make-pp_multiple_virtual-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_multiple_virtual-printer val)$/;"	f
make-pp_ns-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_ns-printer val)$/;"	f
make-pp_nullstr-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_nullstr-printer val)$/;"	f
make-pp_outer-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_outer-printer val)$/;"	f
make-pp_s-printer	gdb/testsuite/gdb.guile/scm-frame-args.scm	/^(define (make-pp_s-printer val)$/;"	f
make-pp_s-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_s-printer val)$/;"	f
make-pp_ss-printer	gdb/testsuite/gdb.guile/scm-frame-args.scm	/^(define (make-pp_ss-printer val)$/;"	f
make-pp_ss-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_ss-printer val)$/;"	f
make-pp_ss-printer	gdb/testsuite/gdb.guile/scm-section-script.scm	/^(define (make-pp_ss-printer val)$/;"	f
make-pp_sss-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_sss-printer val)$/;"	f
make-pp_vbase1-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pp_vbase1-printer val)$/;"	f
make-pretty-printer-dict	gdb/testsuite/gdb.guile/scm-frame-args.scm	/^(define (make-pretty-printer-dict)$/;"	f
make-pretty-printer-dict	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pretty-printer-dict)$/;"	f
make-pretty-printer-dict	gdb/testsuite/gdb.guile/scm-section-script.scm	/^(define (make-pretty-printer-dict)$/;"	f
make-pretty-printer-from-dict	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-pretty-printer-from-dict name dict lookup-maker)$/;"	f
make-progspace-pp_s-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-progspace-pp_s-printer val)$/;"	f
make-string-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (make-string-printer val)$/;"	f
make_a_section_from_file	bfd/coffgen.c	/^make_a_section_from_file (bfd *abfd,$/;"	f	file:
make_all_visible	gdb/tui/tui-wingeneral.c	/^make_all_visible (int visible)$/;"	f	file:
make_argument	opcodes/cr16-dis.c	/^make_argument (argument * a, int start_bits)$/;"	f	file:
make_argument	opcodes/crx-dis.c	/^make_argument (argument * a, int start_bits)$/;"	f	file:
make_array_descriptor	gdb/ada-lang.c	/^make_array_descriptor (struct type *type, struct value *arr)$/;"	f	file:
make_atomic_type	gdb/gdbtypes.c	/^make_atomic_type (struct type *type)$/;"	f
make_bfd_asection	bfd/hppabsd-core.c	/^make_bfd_asection (bfd *abfd,$/;"	f	file:
make_bfd_asection	bfd/hpux-core.c	/^make_bfd_asection (bfd *abfd, const char *name, flagword flags,$/;"	f	file:
make_bfd_asection	bfd/irix-core.c	/^make_bfd_asection (bfd *abfd,$/;"	f	file:
make_bfd_asection	bfd/lynx-core.c	/^make_bfd_asection (bfd *abfd,$/;"	f	file:
make_bfd_asection	bfd/osf-core.c	/^make_bfd_asection (bfd *abfd,$/;"	f	file:
make_bfd_asection	bfd/rs6000-core.c	/^make_bfd_asection (bfd *abfd, const char *name, flagword flags,$/;"	f	file:
make_bfd_asection	bfd/sco5-core.c	/^make_bfd_asection (bfd *abfd,$/;"	f	file:
make_bittree_entry	opcodes/ia64-gen.c	/^make_bittree_entry (void)$/;"	f	file:
make_blockvector	gdb/buildsym.c	/^make_blockvector (void)$/;"	f	file:
make_bpstat_clear_actions_cleanup	gdb/utils.c	/^make_bpstat_clear_actions_cleanup (void)$/;"	f
make_branch_to_a8_stub	bfd/elf32-arm.c	/^make_branch_to_a8_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
make_branch_to_erratum_835769_stub	bfd/elfnn-aarch64.c	/^make_branch_to_erratum_835769_stub (struct bfd_hash_entry *gen_entry,$/;"	f	file:
make_char	gdb/testsuite/gdb.cp/chained-calls.cc	/^make_char ()$/;"	f
make_cleanup	gdb/common/cleanups.c	/^make_cleanup (make_cleanup_ftype *function, void *arg)$/;"	f
make_cleanup_close	gdb/common/filestuff.c	/^make_cleanup_close (int fd)$/;"	f
make_cleanup_dtor	gdb/common/cleanups.c	/^make_cleanup_dtor (make_cleanup_ftype *function, void *arg,$/;"	f
make_cleanup_dtor_ftype	gdb/common/cleanups.h	/^typedef void (make_cleanup_dtor_ftype) (void *);$/;"	t
make_cleanup_free_target_description	gdb/target-descriptions.c	/^make_cleanup_free_target_description (struct target_desc *target_desc)$/;"	f
make_cleanup_ftype	gdb/common/cleanups.h	/^typedef void (make_cleanup_ftype) (void *);$/;"	t
make_cleanup_restore_infcall_control_state	gdb/infrun.c	/^make_cleanup_restore_infcall_control_state$/;"	f
make_cleanup_restore_infcall_suspend_state	gdb/infrun.c	/^make_cleanup_restore_infcall_suspend_state$/;"	f
make_cleanup_value_free_to_mark	gdb/utils.c	/^make_cleanup_value_free_to_mark (struct value *mark)$/;"	f
make_command	gdb/cli/cli-cmds.c	/^make_command (const char *arg, int from_tty)$/;"	f	file:
make_command_window	gdb/tui/tui-layout.c	/^make_command_window (struct tui_win_info **win_info_ptr, $/;"	f	file:
make_compact_addr	gdb/mips-tdep.c	/^make_compact_addr (CORE_ADDR addr)$/;"	f	file:
make_completion_match_str	gdb/completer.c	/^make_completion_match_str (const char *match_name,$/;"	f	class:gdb
make_completion_match_str	gdb/completer.c	/^make_completion_match_str (gdb::unique_xmalloc_ptr<char> &&match_name,$/;"	f	class:gdb
make_completion_match_str_1	gdb/completer.c	/^make_completion_match_str_1 (const char *match_name,$/;"	f	file:
make_container	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^make_container (const char *s)$/;"	f
make_container	gdb/testsuite/gdb.python/py-bad-printers.c	/^make_container (const char *name)$/;"	f
make_container	gdb/testsuite/gdb.python/py-prettyprint.c	/^make_container (const char *s)$/;"	f
make_continuation	gdb/continuations.c	/^make_continuation (struct continuation **pmy_chain,$/;"	f	file:
make_corefile_notes	gdb/exec.c	/^exec_target::make_corefile_notes (bfd *obfd, int *note_size)$/;"	f	class:exec_target
make_corefile_notes	gdb/gdbarch.c	/^  gdbarch_make_corefile_notes_ftype *make_corefile_notes;$/;"	m	struct:gdbarch	file:
make_corefile_notes	gdb/procfs.c	/^procfs_target::make_corefile_notes (bfd *obfd, int *note_size)$/;"	f	class:procfs_target
make_corefile_notes	gdb/target-delegates.c	/^debug_target::make_corefile_notes (bfd *arg0, int *arg1)$/;"	f	class:debug_target
make_corefile_notes	gdb/target-delegates.c	/^dummy_target::make_corefile_notes (bfd *arg0, int *arg1)$/;"	f	class:dummy_target
make_corefile_notes	gdb/target-delegates.c	/^target_ops::make_corefile_notes (bfd *arg0, int *arg1)$/;"	f	class:target_ops
make_crc_table	zlib/crc32.c	/^local void make_crc_table()$/;"	f
make_cv_type	gdb/gdbtypes.c	/^make_cv_type (int cnst, int voltl, $/;"	f
make_cv_value	gdb/value.c	/^make_cv_value (int cnst, int voltl, struct value *v)$/;"	f
make_data_window	gdb/tui/tui-layout.c	/^make_data_window (struct tui_win_info **win_info_ptr, $/;"	f	file:
make_disasm_window	gdb/tui/tui-layout.c	/^make_disasm_window (struct tui_win_info **win_info_ptr, $/;"	f	file:
make_dummy_depfile	depcomp	/^make_dummy_depfile ()$/;"	f
make_enum_dict	gdb/python/lib/gdb/types.py	/^def make_enum_dict(enum_type):$/;"	f
make_fdh	bfd/elf64-ppc.c	/^make_fdh (struct bfd_link_info *info,$/;"	f	file:
make_fielditem	gdb/python/py-type.c	/^make_fielditem (struct type *type, int i, enum gdbpy_iter_kind kind)$/;"	f	file:
make_final_cleanup	gdb/common/cleanups.c	/^make_final_cleanup (make_cleanup_ftype *function, void *arg)$/;"	f
make_first_thread	sim/cris/traps.c	/^make_first_thread (SIM_CPU *current_cpu)$/;"	f	file:
make_function_type	gdb/gdbtypes.c	/^make_function_type (struct type *type, struct type **typeptr)$/;"	f
make_gdb_type	gdb/target-descriptions.c	/^make_gdb_type (struct gdbarch *gdbarch, struct tdesc_type *ttype)$/;"	f	file:
make_gen_semantics_list	sim/igen/gen.c	/^make_gen_semantics_list (lf *file, gen_entry *entry, int depth, void *data)$/;"	f	file:
make_gen_tables	sim/igen/gen.c	/^make_gen_tables (insn_table *isa, decode_table *rules)$/;"	f
make_hex_string	gdb/utils.c	/^make_hex_string (const gdb_byte *data, size_t length)$/;"	f
make_history_line_current	readline/search.c	/^make_history_line_current (entry)$/;"	f	file:
make_ia64_opcode	opcodes/ia64-opc.c	/^make_ia64_opcode (ia64_insn opcode, const char *name, int place, int depind)$/;"	f	file:
make_ignore_params	gdb/symtab.h	/^  lookup_name_info make_ignore_params () const$/;"	f	class:final
make_inf	gdb/gnu-nat.c	/^make_inf (void)$/;"	f	file:
make_instruction	opcodes/crx-dis.c	/^make_instruction (void)$/;"	f	file:
make_int	gdb/testsuite/gdb.cp/chained-calls.cc	/^make_int ()$/;"	f
make_invalid_ptr	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.S	/^make_invalid_ptr:$/;"	l
make_invalid_ptr	gdb/testsuite/gdb.arch/amd64-invalid-stack-middle.c	/^make_invalid_ptr (void)$/;"	f	file:
make_invalid_ptr	gdb/testsuite/gdb.arch/amd64-invalid-stack-top.c	/^make_invalid_ptr (void)$/;"	f	file:
make_invisible_and_set_new_height	gdb/tui/tui-win.c	/^make_invisible_and_set_new_height (struct tui_win_info *win_info, $/;"	f	file:
make_logging_output	gdb/cli/cli-logging.c	/^make_logging_output (ui_file *curr_output, ui_file_up logfile,$/;"	f
make_lsda_relative	bfd/elf-bfd.h	/^      unsigned int make_lsda_relative : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
make_mapping	bfd/elf.c	/^make_mapping (bfd *abfd,$/;"	f	file:
make_method_ptr	gdb/cp-abi.h	/^  void (*make_method_ptr) (struct type *, gdb_byte *,$/;"	m	struct:cp_abi_ops
make_minus_one	gdb/common/ptid.h	/^  static constexpr ptid_t make_minus_one ()$/;"	f	class:ptid_t
make_module	zlib/os400/make.sh	/^make_module()$/;"	f
make_my_cleanup	gdb/common/cleanups.c	/^make_my_cleanup (struct cleanup **pmy_chain, make_cleanup_ftype *function,$/;"	f	file:
make_my_cleanup2	gdb/common/cleanups.c	/^make_my_cleanup2 (struct cleanup **pmy_chain, make_cleanup_ftype *function,$/;"	f	file:
make_null	gdb/common/ptid.h	/^  static constexpr ptid_t make_null ()$/;"	f	class:ptid_t
make_oscillator	sim/m68hc11/dv-m68hc11.c	/^make_oscillator (struct m68hc11cpu *controller, const char *name,$/;"	f	file:
make_output_phdrs	gdb/gcore.c	/^make_output_phdrs (bfd *obfd, asection *osec, void *ignored)$/;"	f	file:
make_pc_relative	bfd/elf-eh-frame.c	/^make_pc_relative (unsigned char encoding, unsigned int ptr_size)$/;"	f	file:
make_per_encoding_relative	bfd/elf-bfd.h	/^      unsigned int make_per_encoding_relative : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
make_pipe_state	gdb/ser-mingw.c	/^make_pipe_state (void)$/;"	f	file:
make_pointer_type	gdb/gdbtypes.c	/^make_pointer_type (struct type *type, struct type **typeptr)$/;"	f
make_proc	gdb/gnu-nat.c	/^make_proc (struct inf *inf, mach_port_t port, int tid)$/;"	f
make_qualified_type	gdb/gdbtypes.c	/^make_qualified_type (struct type *type, int new_flags,$/;"	f	file:
make_quoted_replacement	readline/complete.c	/^make_quoted_replacement (match, mtype, qc)$/;"	f	file:
make_read_ready	sim/ppc/hw_com.c	/^make_read_ready(void *data)$/;"	f	file:
make_reference_type	gdb/gdbtypes.c	/^make_reference_type (struct type *type, struct type **typeptr,$/;"	f
make_regs	gdb/m32c-tdep.c	/^make_regs (struct gdbarch *arch)$/;"	f	file:
make_relative	bfd/elf-bfd.h	/^  unsigned int make_relative : 1;$/;"	m	struct:eh_cie_fde
make_relative_prefix	libiberty/make-relative-prefix.c	/^make_relative_prefix (const char *progname, const char *bin_prefix,$/;"	f
make_relative_prefix_1	libiberty/make-relative-prefix.c	/^make_relative_prefix_1 (const char *progname, const char *bin_prefix,$/;"	f	file:
make_relative_prefix_ignore_links	libiberty/make-relative-prefix.c	/^make_relative_prefix_ignore_links (const char *progname,$/;"	f
make_restrict_type	gdb/gdbtypes.c	/^make_restrict_type (struct type *type)$/;"	f
make_scoped_defer_target_commit_resume	gdb/target.c	/^make_scoped_defer_target_commit_resume ()$/;"	f
make_scoped_restore	gdb/common/scoped_restore.h	/^scoped_restore_tmpl<T> make_scoped_restore (T *var)$/;"	f
make_scoped_restore	gdb/common/scoped_restore.h	/^scoped_restore_tmpl<T> make_scoped_restore (T *var, T2 value)$/;"	f
make_scoped_restore_show_memory_breakpoints	gdb/target.c	/^make_scoped_restore_show_memory_breakpoints (int show)$/;"	f
make_serial_event	gdb/ser-event.c	/^make_serial_event (void)$/;"	f
make_sort_after_prefix_name	gdb/dwarf2read.c	/^make_sort_after_prefix_name (const char *search_name)$/;"	f	file:
make_source_files_completion_list	gdb/symtab.c	/^make_source_files_completion_list (const char *text, const char *word)$/;"	f
make_source_or_disasm_window	gdb/tui/tui-layout.c	/^make_source_or_disasm_window (struct tui_win_info **win_info_ptr, $/;"	f	file:
make_source_window	gdb/tui/tui-layout.c	/^make_source_window (struct tui_win_info **win_info_ptr, $/;"	f	file:
make_string	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^make_string (const char *s)$/;"	f
make_string	gdb/testsuite/gdb.python/py-prettyprint.c	/^make_string (const char *s)$/;"	f
make_struct_di	sim/common/cgen-utils.c	/^make_struct_di (hi, lo)$/;"	f
make_symbol_cache	gdb/symtab.c	/^make_symbol_cache (unsigned int size)$/;"	f	file:
make_symbol_overload_list	gdb/cp-support.c	/^make_symbol_overload_list (const char *func_name,$/;"	f
make_symbol_overload_list_adl	gdb/cp-support.c	/^make_symbol_overload_list_adl (struct type **arg_types, int nargs,$/;"	f
make_symbol_overload_list_adl_namespace	gdb/cp-support.c	/^make_symbol_overload_list_adl_namespace (struct type *type,$/;"	f	file:
make_symbol_overload_list_block	gdb/cp-support.c	/^make_symbol_overload_list_block (const char *name,$/;"	f	file:
make_symbol_overload_list_namespace	gdb/cp-support.c	/^make_symbol_overload_list_namespace (const char *func_name,$/;"	f	file:
make_symbol_overload_list_qualified	gdb/cp-support.c	/^make_symbol_overload_list_qualified (const char *func_name)$/;"	f	file:
make_symbol_overload_list_using	gdb/cp-support.c	/^make_symbol_overload_list_using (const char *func_name,$/;"	f	file:
make_symbol_special	gdb/gdbarch.c	/^  gdbarch_make_symbol_special_ftype *make_symbol_special;$/;"	m	struct:gdbarch	file:
make_table	sim/igen/gen.c	/^make_table (insn_table *isa, decode_table *rules, model_entry *model)$/;"	f	file:
make_temp_file	libiberty/make-temp-file.c	/^make_temp_file (const char *suffix)$/;"	f
make_thread_cpu_data	sim/cris/cris-tmpl.c	/^MY (make_thread_cpu_data) (SIM_CPU *current_cpu, void *context)$/;"	f
make_thread_cpu_data	sim/cris/sim-main.h	/^  void* (*make_thread_cpu_data) (SIM_CPU *, void *);$/;"	m	struct:_sim_cpu
make_type_with_address_space	gdb/gdbtypes.c	/^make_type_with_address_space (struct type *type, int space_flag)$/;"	f
make_types	gdb/m32c-tdep.c	/^make_types (struct gdbarch *arch)$/;"	f	file:
make_unqualified_type	gdb/gdbtypes.c	/^make_unqualified_type (struct type *type)$/;"	f
make_value	gdb/value.c	/^  } make_value;$/;"	m	union:internalvar_data	typeref:struct:internalvar_data::__anon2062	file:
make_value	gdb/value.h	/^  struct value *(*make_value) (struct gdbarch *arch,$/;"	m	struct:internalvar_funcs	typeref:struct:internalvar_funcs::make_value
make_vector_type	gdb/gdbtypes.c	/^make_vector_type (struct type *array_type)$/;"	f
make_visible	gdb/tui/tui-wingeneral.c	/^make_visible (struct tui_gen_win_info *win_info, int visible)$/;"	f	file:
make_visible_with_new_height	gdb/tui/tui-win.c	/^make_visible_with_new_height (struct tui_win_info *win_info)$/;"	f	file:
make_void	gdb/common/traits.h	/^struct make_void { typedef void type; };$/;"	s	namespace:gdb
make_write_ready	sim/ppc/hw_com.c	/^make_write_ready(void *data)$/;"	f	file:
makeb	gdb/testsuite/gdb.cp/chained-calls.cc	/^makeb ()$/;"	f
makedir	zlib/contrib/minizip/miniunz.c	/^int makedir (newdir)$/;"	f
makedir	zlib/contrib/untgz/untgz.c	/^int makedir (char *newdir)$/;"	f
makefixed	zlib/inflate.c	/^void makefixed()$/;"	f
makefixed9	zlib/contrib/infback9/infback9.c	/^void makefixed9(void)$/;"	f
makelongparameter	opcodes/cr16-dis.c	/^makelongparameter (ULONGLONG val, int start, int end)$/;"	f	file:
makelongparameter	opcodes/crx-dis.c	/^makelongparameter (ULONGLONG val, int start, int end)$/;"	f	file:
makes_plt_call	bfd/elf32-ppc.c	/^  unsigned int makes_plt_call : 1;$/;"	m	struct:ppc_elf_obj_tdata	file:
makes_toc_func_call	bfd/elf64-ppc.c	4257;"	d	file:
malloc	gdb/gnulib/import/malloc.c	25;"	d	file:
malloc	libdecnumber/decNumber.c	294;"	d	file:
malloc	libdecnumber/decNumber.c	8071;"	d	file:
malloc	libdecnumber/decNumber.c	8135;"	d	file:
malloc_callback	gdb/stubs/ia64vms-stub.c	/^malloc_callback (pthreadDebugClient_t caller_context, size_t size)$/;"	f	file:
malloc_failure	gdb/gdbserver/utils.c	/^malloc_failure (long size)$/;"	f
malloc_failure	gdb/utils.c	/^malloc_failure (long size)$/;"	f
malloc_stub	gdb/testsuite/gdb.base/charset-malloc.c	/^malloc_stub (void)$/;"	f
malloca	gdb/gnulib/import/malloca.h	55;"	d
malloca	gdb/gnulib/import/malloca.h	60;"	d
malloced	intl/gettextP.h	/^  void *malloced;$/;"	m	struct:loaded_domain
malloced_replacement	gdb/cli/cli-decode.h	/^    unsigned int malloced_replacement : 1;$/;"	m	struct:cmd_list_element
man_len	include/floatformat.h	/^  unsigned int man_len;$/;"	m	struct:floatformat
man_start	include/floatformat.h	/^  unsigned int man_start;$/;"	m	struct:floatformat
manage	gdb/testsuite/gdb.cp/templates.cc	/^    int (*manage[5])(double,$/;"	m	class:x	file:
mandatory	include/som/internal.h	/^  unsigned int mandatory : 1;$/;"	m	struct:som_aux_id
mangle_name	bfd/binary.c	/^mangle_name (bfd *abfd, char *suffix)$/;"	f	file:
mangle_name	bfd/ppcboot.c	/^mangle_name (bfd *abfd, char *suffix)$/;"	f	file:
mangled	gdb/symtab.c	/^  const char *mangled;$/;"	m	struct:demangled_name_entry	file:
mangled_name_to_comp	gdb/cp-support.c	/^mangled_name_to_comp (const char *mangled_name, int options,$/;"	f	file:
manipulation_date	include/elf/ia64.h	/^  unsigned char manipulation_date[8];	\/* Original NT_VMS_LNKTIME.  *\/$/;"	m	struct:__anon1429
mant	sim/rx/fpu.c	/^  unsigned int mant; \/* 24 bits *\/$/;"	m	struct:__anon505	file:
mant_bits_set	libiberty/floatformat.c	/^mant_bits_set (const struct floatformat *fmt, const unsigned char *ufrom)$/;"	f	file:
manufacture_code	sim/ppc/hw_eeprom.c	/^  unsigned8 manufacture_code;$/;"	m	struct:_hw_eeprom_device	file:
map	bfd/elf32-arm.c	/^  elf32_arm_section_map *map;$/;"	m	struct:_arm_elf_section_data	file:
map	bfd/elf32-xtensa.c	/^  removal_by_action_map map;$/;"	m	struct:map_action_fn_context_struct	file:
map	bfd/elf32-xtensa.c	/^  removal_by_action_map map;$/;"	m	struct:text_action_list_struct	file:
map	bfd/elf32-xtensa.c	/^  removed_literal_map_entry *map;$/;"	m	struct:removed_literal_list_struct	file:
map	bfd/elf32-xtensa.c	/^  xlate_map_t *map;$/;"	m	struct:xlate_map_context_struct	file:
map	bfd/elfnn-aarch64.c	/^  elf_aarch64_section_map *map;$/;"	m	struct:_aarch64_elf_section_data	file:
map	gdb/block.h	/^  struct addrmap *map;$/;"	m	struct:blockvector	typeref:struct:blockvector::addrmap
map	gdb/solib-dsbt.c	/^  ext_ptr map;			\/* struct elf32_dsbt_loadmap *map; *\/$/;"	m	struct:ext_elf32_dsbt_loadaddr	file:
map	gdb/solib-dsbt.c	/^  int_elf32_dsbt_loadmap *map = NULL;$/;"	m	struct:lm_info_base	file:
map	gdb/solib-frv.c	/^  ext_ptr map;			\/* struct elf32_fdpic_loadmap *map; *\/$/;"	m	struct:ext_elf32_fdpic_loadaddr	file:
map	gdb/solib-frv.c	/^  int_elf32_fdpic_loadmap *map = NULL;$/;"	m	struct:lm_info_base	file:
map	readline/bind.c	/^  Keymap map;$/;"	m	struct:__anon2105	file:
map	sim/common/sim-core.h	/^  sim_core_map map[nr_maps];$/;"	m	struct:_sim_core_common
map	sim/ppc/corefile.c	/^  core_map map[nr_core_map_types];$/;"	m	struct:_core	file:
map	sim/ppc/hw_phb.c	/^  core *map;$/;"	m	struct:_phb_space	file:
map_action_fn	bfd/elf32-xtensa.c	/^map_action_fn (splay_tree_node node, void *p)$/;"	f	file:
map_action_fn_context	bfd/elf32-xtensa.c	/^typedef struct map_action_fn_context_struct map_action_fn_context;$/;"	t	typeref:struct:map_action_fn_context_struct	file:
map_action_fn_context_struct	bfd/elf32-xtensa.c	/^struct map_action_fn_context_struct$/;"	s	file:
map_addr	gdb/gdb_bfd.c	/^  void *map_addr;$/;"	m	struct:gdb_bfd_section_data	file:
map_block	gdb/psymtab.c	/^map_block (const char *name, domain_enum domain, struct objfile *objfile,$/;"	f	file:
map_breakpoint_number_range	gdb/breakpoint.c	/^map_breakpoint_number_range (std::pair<int, int> bp_num_range,$/;"	f	file:
map_breakpoint_numbers	gdb/breakpoint.c	/^map_breakpoint_numbers (const char *args,$/;"	f	file:
map_display_numbers	gdb/printcmd.c	/^map_display_numbers (const char *args,$/;"	f	file:
map_gcc_gdb	gdb/bfin-tdep.c	/^static const int map_gcc_gdb[] =$/;"	v	file:
map_head	bfd/bfd-in2.h	/^  } map_head, map_tail;$/;"	m	struct:bfd_section	typeref:union:bfd_section::__anon1150
map_len	gdb/gdb_bfd.c	/^  bfd_size_type map_len;$/;"	m	struct:gdb_bfd_section_data	file:
map_matching_symbols	gdb/symfile.h	/^  void (*map_matching_symbols) (struct objfile *,$/;"	m	struct:quick_symbol_functions
map_memory	sim/d10v/interp.c	/^map_memory (SIM_DESC sd, SIM_CPU *cpu, unsigned phys_addr)$/;"	f
map_over_chirp_note	sim/ppc/emul_chirp.c	/^map_over_chirp_note(bfd *image,$/;"	f	file:
map_overlay_command	gdb/symfile.c	/^map_overlay_command (const char *args, int from_tty)$/;"	f	file:
map_phb_addr	sim/ppc/hw_phb.c	/^map_phb_addr(const phb_space *space,$/;"	f	file:
map_regcache_remote_table	gdb/remote.c	/^map_regcache_remote_table (struct gdbarch *gdbarch, struct packet_reg *regs)$/;"	f	file:
map_removal_by_action	bfd/elf32-xtensa.c	/^map_removal_by_action (text_action_list *action_list)$/;"	f	file:
map_removed_literal	bfd/elf32-xtensa.c	/^map_removed_literal (removed_literal_list *removed_list)$/;"	f	file:
map_stub	bfd/elf32-arm.c	/^struct map_stub$/;"	s	file:
map_stub	bfd/elf32-hppa.c	/^  struct map_stub$/;"	s	struct:elf32_hppa_link_hash_table	file:
map_stub	bfd/elf32-metag.c	/^  struct map_stub$/;"	s	struct:elf_metag_link_hash_table	file:
map_stub	bfd/elf32-nios2.c	/^    struct map_stub$/;"	s	struct:elf32_nios2_link_hash_table	file:
map_stub	bfd/elf64-ppc.c	/^struct map_stub$/;"	s	file:
map_stub	bfd/elfnn-aarch64.c	/^  struct map_stub$/;"	s	struct:elf_aarch64_link_hash_table	file:
map_symbol_filenames	gdb/symfile.c	/^map_symbol_filenames (symbol_filename_ftype *fun, void *data,$/;"	f
map_symbol_filenames	gdb/symfile.h	/^  void (*map_symbol_filenames) (struct objfile *objfile,$/;"	m	struct:quick_symbol_functions
map_symbol_type	bfd/elf32-arm.c	/^enum map_symbol_type$/;"	g	file:
map_symbol_type	bfd/elfnn-aarch64.c	/^enum map_symbol_type$/;"	g	file:
map_symtabs_matching_filename	gdb/symfile.h	/^  bool (*map_symtabs_matching_filename)$/;"	m	struct:quick_symbol_functions
map_tail	bfd/bfd-in2.h	/^  } map_head, map_tail;$/;"	m	struct:bfd_section	typeref:union:bfd_section::__anon1150
map_to_str	sim/common/sim-utils.c	/^map_to_str (unsigned map)$/;"	f
map_type	opcodes/aarch64-dis.c	/^enum map_type$/;"	g	file:
map_type	opcodes/arm-dis.c	/^enum map_type$/;"	g	file:
mapcount	bfd/elf32-arm.c	/^  unsigned int mapcount;$/;"	m	struct:_arm_elf_section_data	file:
mapcount	bfd/elfnn-aarch64.c	/^  unsigned int mapcount;$/;"	m	struct:_aarch64_elf_section_data	file:
mapfile	bfd/elf32-rx.c	/^  FILE *mapfile;$/;"	m	struct:__anon1082	file:
mapped	bfd/libbfd.h	/^  unsigned mapped : 1;         \/* 1 = mmap, 0 = malloc *\/$/;"	m	struct:_bfd_window_internal
mapped	sim/m68hc11/dv-m68hc11eepr.c	/^  int           mapped;$/;"	m	struct:m68hc11eepr	file:
mapped_addr	gdb/testsuite/gdb.base/sym-file-loader.c	/^  uint8_t *mapped_addr;$/;"	m	struct:segment	file:
mapped_debug_names	gdb/dwarf2read.c	/^  mapped_debug_names (struct dwarf2_per_objfile *dwarf2_per_objfile_)$/;"	f	struct:mapped_index_base
mapped_index_base	gdb/dwarf2read.c	/^struct mapped_debug_names final : public mapped_index_base$/;"	s	file:
mapped_index_base	gdb/dwarf2read.c	/^struct mapped_index final : public mapped_index_base$/;"	s	file:
mapped_index_base	gdb/dwarf2read.c	/^struct mapped_index_base$/;"	s	file:
mapped_index_string_hash	gdb/dwarf-index-common.c	/^mapped_index_string_hash (int index_version, const void *p)$/;"	f
mapped_ptr	gdb/spu-tdep.c	/^    CORE_ADDR mapped_ptr;$/;"	m	struct:spu_overlay_table	file:
mapped_size	gdb/testsuite/gdb.base/sym-file-loader.c	/^  size_t mapped_size;$/;"	m	struct:segment	file:
mapped_symtab	gdb/dwarf-index-write.c	/^  mapped_symtab ()$/;"	f	struct:mapped_symtab
mapped_symtab	gdb/dwarf-index-write.c	/^struct mapped_symtab$/;"	s	file:
mapped_val	gdb/spu-tdep.c	/^    CORE_ADDR mapped_val;$/;"	m	struct:spu_overlay_table	file:
mapping_count	include/mach-o/external.h	/^  unsigned char mapping_count[4];$/;"	m	struct:mach_o_dyld_cache_header_external
mapping_is_anonymous_p	gdb/linux-tdep.c	/^mapping_is_anonymous_p (const char *filename)$/;"	f	file:
mapping_offset	include/mach-o/external.h	/^  unsigned char mapping_offset[4];$/;"	m	struct:mach_o_dyld_cache_header_external
mapping_regexes	gdb/linux-tdep.c	/^struct mapping_regexes$/;"	s	file:
mapping_symbol_for_insn	opcodes/arm-dis.c	/^mapping_symbol_for_insn (bfd_vma pc, struct disassemble_info *info,$/;"	f	file:
mappingflags	gdb/procfs.c	/^mappingflags (long flags)$/;"	f	file:
mappings	gdb/amd64-windows-nat.c	/^static const int mappings[] =$/;"	v	file:
mappings	gdb/gdbserver/win32-arm-low.c	/^static const int mappings[] = {$/;"	v	file:
mappings	gdb/gdbserver/win32-i386-low.c	/^static const int mappings[] = {$/;"	v	file:
mappings	gdb/gdbserver/win32-i386-low.c	/^static const int mappings[] =$/;"	v	file:
mappings	gdb/i386-windows-nat.c	/^static const int mappings[] =$/;"	v	file:
mappings	gdb/windows-nat.c	/^static const int *mappings;$/;"	v	file:
mappings	sim/common/hw-handles.c	/^  struct hw_handle_mapping *mappings;$/;"	m	struct:hw_handle_data	typeref:struct:hw_handle_data::hw_handle_mapping	file:
mappings	sim/ppc/cap.c	/^  cap_mapping *mappings;$/;"	m	struct:_cap	file:
mapsize	bfd/elf32-arm.c	/^  unsigned int mapsize;$/;"	m	struct:_arm_elf_section_data	file:
mapsize	bfd/elfnn-aarch64.c	/^  unsigned int mapsize;$/;"	m	struct:_aarch64_elf_section_data	file:
mark	bfd/elf-bfd.h	/^  unsigned int mark : 1;$/;"	m	struct:elf_link_hash_entry
mark	gdb/dwarf2read.c	/^  unsigned int mark : 1;$/;"	m	struct:dwarf2_cu	file:
mark	gdb/dwarf2read.c	/^  unsigned int mark : 1;$/;"	m	struct:dwarf2_per_cu_quick_data	file:
mark	include/fibheap.h	/^  __extension__ unsigned long int mark : 1;$/;"	m	struct:fibnode
mark	include/fibheap.h	/^  unsigned int mark : 1;$/;"	m	struct:fibnode
mark	readline/readline.h	/^  int mark;$/;"	m	struct:readline_state
mark_async_event_handler	gdb/event-loop.c	/^mark_async_event_handler (async_event_handler *async_handler_ptr)$/;"	f
mark_async_signal_handler	gdb/event-loop.c	/^mark_async_signal_handler (async_signal_handler * async_handler_ptr)$/;"	f
mark_breakpoint_location_modified	gdb/breakpoint.c	/^mark_breakpoint_location_modified (struct bp_location *loc)$/;"	f	file:
mark_breakpoint_modified	gdb/breakpoint.c	/^mark_breakpoint_modified (struct breakpoint *b)$/;"	f	file:
mark_breakpoints_out	gdb/breakpoint.c	/^mark_breakpoints_out (void)$/;"	f
mark_breakpoints_out	gdb/gdbserver/mem-break.c	/^mark_breakpoints_out (struct process_info *proc)$/;"	f
mark_cloexec	gdb/common/filestuff.c	/^mark_cloexec (int fd)$/;"	f	file:
mark_common_block_symbol_computed	gdb/dwarf2read.c	/^mark_common_block_symbol_computed (struct symbol *sym,$/;"	f	file:
mark_completion_tag	gdb/parse.c	/^mark_completion_tag (enum type_code tag, const char *ptr, int length)$/;"	f
mark_detached_root	bfd/elf32-spu.c	/^mark_detached_root (struct function_info *fun,$/;"	f	file:
mark_dma	gdb/m32c-tdep.c	/^mark_dma (struct m32c_reg *reg)$/;"	f	file:
mark_entry	bfd/elf-eh-frame.c	/^mark_entry (struct bfd_link_info *info, asection *sec,$/;"	f	file:
mark_exit	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^mark_exit (void)$/;"	f	file:
mark_exit	gdb/testsuite/gdb.threads/watchpoint-fork-st.c	/^mark_exit (void)$/;"	f	file:
mark_fd_no_cloexec	gdb/common/filestuff.c	/^mark_fd_no_cloexec (int fd)$/;"	f
mark_functions	gdb/contrib/exsummary.py	/^def mark_functions(worklist, is_indirect):$/;"	f
mark_functions_via_relocs	bfd/elf32-spu.c	/^mark_functions_via_relocs (asection *sec,$/;"	f	file:
mark_general	gdb/m32c-tdep.c	/^mark_general (struct m32c_reg *reg)$/;"	f	file:
mark_ignored_range	gdb/completer.h	/^  void mark_ignored_range (const char *begin, const char *end)$/;"	f	class:completion_match_for_lcd
mark_infrun_async_event_handler	gdb/infrun.c	/^mark_infrun_async_event_handler (void)$/;"	f
mark_lwp_dead	gdb/gdbserver/linux-low.c	/^mark_lwp_dead (struct lwp_info *lwp, int wstat)$/;"	f	file:
mark_non_root	bfd/elf32-spu.c	/^mark_non_root (struct function_info *fun,$/;"	f	file:
mark_overlay_section	bfd/elf32-spu.c	/^mark_overlay_section (struct function_info *fun,$/;"	f	file:
mark_relocs	bfd/cofflink.c	/^mark_relocs (struct coff_final_link_info *flaginfo, bfd *input_bfd)$/;"	f	file:
mark_save_restore	gdb/m32c-tdep.c	/^mark_save_restore (struct m32c_reg *reg)$/;"	f	file:
mark_struct_expression	gdb/parse.c	/^mark_struct_expression (struct parser_state *ps)$/;"	f
mark_system	gdb/m32c-tdep.c	/^mark_system (struct m32c_reg *reg)$/;"	f	file:
mark_throw	gdb/contrib/exsummary.py	/^    def mark_throw(self, edge, work_list, is_indirect):$/;"	m	class:Function
mark_used	opcodes/ia64-gen.c	/^mark_used (struct iclass *ic, int clear_terminals)$/;"	f	file:
mark_value_bits_optimized_out	gdb/value.c	/^mark_value_bits_optimized_out (struct value *value,$/;"	f
mark_value_bits_unavailable	gdb/value.c	/^mark_value_bits_unavailable (struct value *value,$/;"	f
mark_value_bytes_optimized_out	gdb/value.c	/^mark_value_bytes_optimized_out (struct value *value, int offset, int length)$/;"	f
mark_value_bytes_unavailable	gdb/value.c	/^mark_value_bytes_unavailable (struct value *value,$/;"	f
marker	bfd/format.c	/^  void *marker;$/;"	m	struct:bfd_preserve	file:
marker	gdb/testsuite/gdb.arch/altivec-abi.c	/^void marker(void) {};$/;"	f
marker	gdb/testsuite/gdb.arch/amd64-prologue-xmm.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.arch/amd64-prologue-xmm.s	/^marker:$/;"	l
marker	gdb/testsuite/gdb.arch/e500-abi.c	/^void marker(void) {};$/;"	f
marker	gdb/testsuite/gdb.base/attach-non-pgrp-leader.c	/^marker (void)$/;"	f
marker	gdb/testsuite/gdb.base/gdb1090.c	/^void marker (struct s_2_by_4 s_whatever)$/;"	f
marker	gdb/testsuite/gdb.base/nostdlib.c	/^marker (void)$/;"	f
marker	gdb/testsuite/gdb.base/prologue.c	/^int marker (int val)$/;"	f
marker	gdb/testsuite/gdb.base/return-nodebug.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.base/step-over-clone.c	/^marker ()$/;"	f	file:
marker	gdb/testsuite/gdb.base/step-over-exit.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.base/step-over-fork.c	/^marker () {}$/;"	f	file:
marker	gdb/testsuite/gdb.base/step-over-vfork.c	/^marker () {}$/;"	f	file:
marker	gdb/testsuite/gdb.cp/ena-dis-br-range.cc	/^marker ()$/;"	f
marker	gdb/testsuite/gdb.cp/m-data.cc	/^  void marker () {}$/;"	f	class:C
marker	gdb/testsuite/gdb.cp/parse-lang.cc	/^marker ()$/;"	f
marker	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.mi/pending.c	/^marker () {}$/;"	f	file:
marker	gdb/testsuite/gdb.multi/watchpoint-multi-exit.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.opt/inline-markers.c	/^void marker(void)$/;"	f
marker	gdb/testsuite/gdb.server/wrapper.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^marker (void)$/;"	f
marker	gdb/testsuite/gdb.threads/watchpoint-fork-st.c	/^marker (void)$/;"	f
marker	gdb/testsuite/gdb.trace/change-loc.c	/^marker () {}$/;"	f	file:
marker	gdb/testsuite/gdb.trace/ftrace.c	/^marker (int anarg)$/;"	f	file:
marker	gdb/testsuite/gdb.trace/pending.c	/^marker () {}$/;"	f	file:
marker	gdb/testsuite/gdb.trace/trace-break.c	/^marker (void)$/;"	f	file:
marker	gdb/testsuite/gdb.trace/trace-condition.c	/^marker (int8_t arg8, int16_t arg16, int32_t arg32, int64_t arg64)$/;"	f	file:
marker	gdb/testsuite/gdb.trace/trace-unavailable.c	/^marker (void)$/;"	f	file:
marker1	gdb/testsuite/gdb.base/advance.c	/^void marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.base/break1.c	/^int marker1 (void) { return (0); }	\/* set breakpoint 15 here *\/$/;"	f
marker1	gdb/testsuite/gdb.base/constvars.c	/^void marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.base/miscexprs.c	/^marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.base/pointers.c	/^void marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.base/ptr-typedef.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.base/scope0.c	/^void marker1 () {}$/;"	f
marker1	gdb/testsuite/gdb.base/sepdebug.c	/^int marker1 (void) { return (0); }$/;"	f
marker1	gdb/testsuite/gdb.base/watchpoint.c	/^void marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.cp/ambiguous.cc	/^void marker1()$/;"	f
marker1	gdb/testsuite/gdb.cp/derivation.cc	/^void marker1()$/;"	f
marker1	gdb/testsuite/gdb.cp/local.cc	/^void marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.cp/namespace.cc	/^void marker1(void)$/;"	f
marker1	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.cp/overload.cc	/^void marker1()$/;"	f
marker1	gdb/testsuite/gdb.cp/ovldbreak.cc	/^void marker1()$/;"	f
marker1	gdb/testsuite/gdb.cp/ref-types.cc	/^void marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.cp/rvalue-ref-types.cc	/^marker1 ()$/;"	f
marker1	gdb/testsuite/gdb.cp/userdef.cc	/^void marker1()$/;"	f
marker1	gdb/testsuite/gdb.reverse/fstatat-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/pipe-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/readv-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/time-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/ur1.c	/^int marker1 (void) { return (0); }	\/* set breakpoint 15 here *\/$/;"	f
marker1	gdb/testsuite/gdb.reverse/waitpid-reverse.c	/^marker1 (void)$/;"	f
marker1	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void marker1 ()$/;"	f
marker10	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker10 ()$/;"	f
marker2	gdb/testsuite/gdb.base/break1.c	/^int marker2 (int a) { return (1); }	\/* set breakpoint 8 here *\/$/;"	f
marker2	gdb/testsuite/gdb.base/scope0.c	/^void marker2 () {}$/;"	f
marker2	gdb/testsuite/gdb.base/sepdebug.c	/^int marker2 (int a) { return (1); } \/* set breakpoint 8 here *\/$/;"	f
marker2	gdb/testsuite/gdb.base/watchpoint.c	/^void marker2 ()$/;"	f
marker2	gdb/testsuite/gdb.cp/local.cc	/^void marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.cp/namespace.cc	/^    void marker2 (void)$/;"	f	namespace:C::D
marker2	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker2 ()$/;"	f
marker2	gdb/testsuite/gdb.cp/overload.cc	/^  void marker2() {}$/;"	f	namespace:XXX
marker2	gdb/testsuite/gdb.reverse/fstatat-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/pipe-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/readv-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/time-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/ur1.c	/^int marker2 (int a) { return (1); }	\/* set breakpoint 8 here *\/$/;"	f
marker2	gdb/testsuite/gdb.reverse/waitpid-reverse.c	/^marker2 (void)$/;"	f
marker2	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void marker2 ()$/;"	f
marker3	gdb/testsuite/gdb.base/break1.c	/^void marker3 (char *a, char *b) {}	\/* set breakpoint 17 here *\/$/;"	f
marker3	gdb/testsuite/gdb.base/scope0.c	/^void marker3 () {}$/;"	f
marker3	gdb/testsuite/gdb.base/sepdebug.c	/^void marker3 (char *a, char *b) {}$/;"	f
marker3	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker3 ()$/;"	f
marker3	gdb/testsuite/gdb.reverse/ur1.c	/^void marker3 (char *a, char *b) {}	\/* set breakpoint 17 here *\/$/;"	f
marker4	gdb/testsuite/gdb.base/break1.c	/^void marker4 (long d) { values[0].a_field = d; }	\/* set breakpoint 14 here *\/$/;"	f
marker4	gdb/testsuite/gdb.base/scope0.c	/^void marker4 () {}$/;"	f
marker4	gdb/testsuite/gdb.base/sepdebug.c	/^void marker4 (long d) {} \/* set breakpoint 14 here *\/$/;"	f
marker4	gdb/testsuite/gdb.base/watchpoint.c	/^void marker4 ()$/;"	f
marker4	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker4 ()$/;"	f
marker4	gdb/testsuite/gdb.reverse/ur1.c	/^void marker4 (long d) {}		\/* set breakpoint 14 here *\/$/;"	f
marker4	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void marker4 ()$/;"	f
marker5	gdb/testsuite/gdb.base/watchpoint.c	/^void marker5 ()$/;"	f
marker5	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker5 ()$/;"	f
marker5	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void marker5 ()$/;"	f
marker6	gdb/testsuite/gdb.base/watchpoint.c	/^void marker6 ()$/;"	f
marker6	gdb/testsuite/gdb.cp/nsusing.cc	/^int marker6 ()$/;"	f
marker6	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void marker6 ()$/;"	f
marker7	gdb/testsuite/gdb.cp/nsusing.cc	/^  int marker7 ()$/;"	f	namespace:I
marker8	gdb/testsuite/gdb.cp/nsusing.cc	/^  int marker8 ()$/;"	f	namespace:L
marker9	gdb/testsuite/gdb.cp/nsusing.cc	/^  int marker9 ()$/;"	f	namespace:K
marker_call_with_trampolines	gdb/testsuite/gdb.base/funcargs.c	/^marker_call_with_trampolines () {}$/;"	f
marker_exit	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^marker_exit (void)$/;"	f	file:
marker_hit	gdb/testsuite/gdb.base/morestack.c	/^marker_hit (void)$/;"	f	file:
marker_indirect_call	gdb/testsuite/gdb.base/funcargs.c	/^marker_indirect_call () {}$/;"	f
marker_iter_next	gdb/gdbserver/tracepoint.c	/^  void (*marker_iter_next) (struct marker_iter *iter);$/;"	m	struct:__anon1862	file:
marker_iter_reset	gdb/gdbserver/tracepoint.c	/^  void (*marker_iter_reset) (struct marker_iter *iter);$/;"	m	struct:__anon1862	file:
marker_iter_start	gdb/gdbserver/tracepoint.c	/^  void (*marker_iter_start) (struct marker_iter *iter);$/;"	m	struct:__anon1862	file:
marker_iter_stop	gdb/gdbserver/tracepoint.c	/^  void (*marker_iter_stop) (struct marker_iter *iter);$/;"	m	struct:__anon1862	file:
marker_miss	gdb/testsuite/gdb.base/morestack.c	/^marker_miss (void)$/;"	f	file:
marker_reg1	gdb/testsuite/gdb.cp/classes.cc	/^void marker_reg1 () {}$/;"	f
marker_reg1	gdb/testsuite/gdb.cp/misc.cc	/^void marker_reg1 () {}$/;"	f
marker_var	gdb/testsuite/gdb.base/morestack.c	/^static volatile int marker_var;$/;"	v	file:
marking	bfd/elf32-spu.c	/^  unsigned int marking : 1;$/;"	m	struct:function_info	file:
mask	bfd/arc-plt.h	/^  bfd_vma	  mask;$/;"	m	struct:plt_reloc
mask	bfd/coff-sh.c	/^  unsigned short mask;$/;"	m	struct:sh_minor_opcode	file:
mask	bfd/elf32-epiphany.c	/^  unsigned short mask;$/;"	m	struct:epiphany_opcode	file:
mask	bfd/elf32-ip2k.c	/^  unsigned short mask;$/;"	m	struct:ip2k_opcode	file:
mask	bfd/elflink.c	/^  unsigned long int mask;$/;"	m	struct:collect_gnu_hash_codes	file:
mask	bfd/elfxx-mips.c	/^  unsigned long mask;$/;"	m	struct:opcode_descriptor	file:
mask	gdb/event-loop.c	/^    int mask;			\/* Events we want to monitor: POLLIN, etc.  *\/$/;"	m	struct:file_handler	file:
mask	gdb/gdbserver/event-loop.c	/^    int mask;$/;"	m	struct:file_handler	file:
mask	gdb/hppa-linux-tdep.c	/^  unsigned int mask;            \/* ... with this mask.  *\/$/;"	m	struct:insn_pattern	file:
mask	gdb/hppa-tdep.c	/^  unsigned int mask;            \/* ... with this mask.  *\/$/;"	m	struct:insn_pattern	file:
mask	gdb/i386-tdep.c	/^  gdb_byte mask[I386_MAX_MATCHED_INSN_LEN];$/;"	m	struct:i386_insn	file:
mask	gdb/nat/loongarch-linux-watch.h	/^  uint32_t mask;$/;"	m	struct:la32_watch_regs
mask	gdb/nat/loongarch-linux-watch.h	/^  uint64_t mask;$/;"	m	struct:la64_watch_regs
mask	gdb/ppc-tdep.h	/^  unsigned int mask;            \/* mask the insn with this...  *\/$/;"	m	struct:ppc_insn_pattern
mask	gdb/tramp-frame.h	/^    ULONGEST mask;$/;"	m	struct:tramp_frame::__anon1774
mask	gdb/v850-tdep.c	/^  long mask;$/;"	m	struct:reg_list	file:
mask	gdb/xtensa-tdep.h	/^  const xtensa_mask_t *mask;	\/* Register is a compilation of other regs.  *\/$/;"	m	struct:__anon1713
mask	gdb/xtensa-tdep.h	/^  xtensa_reg_mask_t *mask;$/;"	m	struct:__anon1712
mask	include/bfdlink.h	/^  unsigned int mask : 3;$/;"	m	struct:bfd_elf_version_expr
mask	include/bfdlink.h	/^  unsigned int mask;$/;"	m	struct:bfd_elf_version_expr_head
mask	include/elf/nfp.h	/^  uint32_t mask;$/;"	m	struct:__anon1437
mask	include/opcode/aarch64.h	/^  aarch64_insn mask;$/;"	m	struct:aarch64_opcode
mask	include/opcode/alpha.h	/^  unsigned mask;$/;"	m	struct:alpha_opcode
mask	include/opcode/arc.h	/^  unsigned long long mask;$/;"	m	struct:arc_opcode
mask	include/opcode/cgen.h	/^  CGEN_INSN_INT mask;$/;"	m	struct:__anon1396
mask	include/opcode/d10v.h	/^  long mask;$/;"	m	struct:d10v_opcode
mask	include/opcode/ft32.h	/^  unsigned int mask;$/;"	m	struct:ft32_opc_info_t
mask	include/opcode/hppa.h	/^    unsigned long int mask;	\/* ... in these bits. *\/$/;"	m	struct:pa_opcode
mask	include/opcode/ia64.h	/^    ia64_insn mask;$/;"	m	struct:ia64_opcode
mask	include/opcode/loongarch.h	/^  const insn_t mask; \/* High 1 byte is main opcode and it must be 0xf. *\/$/;"	m	struct:loongarch_opcode
mask	include/opcode/mips.h	/^  unsigned long mask;$/;"	m	struct:mips_opcode
mask	include/opcode/mn10200.h	/^  unsigned long mask;$/;"	m	struct:mn10200_opcode
mask	include/opcode/mn10300.h	/^  unsigned long mask;$/;"	m	struct:mn10300_opcode
mask	include/opcode/nios2.h	/^  unsigned long mask;		\/* Mask for the opcode field of the $/;"	m	struct:nios2_opcode
mask	include/opcode/np1.h	/^  unsigned long mask;$/;"	m	struct:gld_opcode
mask	include/opcode/pdp11.h	/^  int mask;$/;"	m	struct:pdp11_opcode
mask	include/opcode/pn.h	/^  unsigned long mask;$/;"	m	struct:gld_opcode
mask	include/opcode/ppc.h	/^  uint64_t mask;$/;"	m	struct:powerpc_opcode
mask	include/opcode/pru.h	/^  unsigned long mask;		\/* Mask for the opcode field of the$/;"	m	struct:pru_opcode
mask	include/opcode/pyr.h	/^  unsigned long     mask;	\/* Bit vector: which operand modes are valid$/;"	m	struct:pyr_datum
mask	include/opcode/riscv.h	/^  insn_t mask;$/;"	m	struct:riscv_opcode
mask	include/opcode/s390.h	/^    unsigned char mask[6];$/;"	m	struct:s390_opcode
mask	include/opcode/tic54x.h	/^  unsigned short mask;$/;"	m	struct:_template
mask	include/opcode/tic6x.h	/^  unsigned int mask;$/;"	m	struct:__anon1308
mask	include/opcode/tic80.h	/^  unsigned long mask;$/;"	m	struct:tic80_opcode
mask	include/opcode/v850.h	/^  unsigned long mask;$/;"	m	struct:v850_opcode
mask	opcodes/aarch64-gen.c	/^  aarch64_insn mask;$/;"	m	struct:opcode_node	file:
mask	opcodes/arm-dis.c	/^  unsigned long mask;		\/* Recognise insn if (op & mask) == value.  *\/$/;"	m	struct:opcode32	file:
mask	opcodes/arm-dis.c	/^  unsigned short value, mask;	\/* Recognise insn if (op & mask) == value.  *\/$/;"	m	struct:opcode16	file:
mask	opcodes/ia64-asmtab.h	/^  ia64_insn mask;$/;"	m	struct:ia64_main_table
mask	opcodes/ia64-asmtab.h	/^  unsigned int mask;$/;"	m	struct:ia64_completer_table
mask	opcodes/ia64-gen.c	/^  ia64_insn mask;$/;"	m	struct:completer_entry	file:
mask	opcodes/opc2c.c	/^  unsigned char mask;$/;"	m	struct:__anon20	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:bm	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:lp	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:mb	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:opr_bb	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:opr_pb	file:
mask	opcodes/s12z-dis.c	/^  uint8_t mask;$/;"	m	struct:sb	file:
mask	opcodes/score-dis.c	/^  bfd_vma mask;           \/* Recognise instruction if (op & mask) == value.  *\/$/;"	m	struct:score_opcode	file:
mask	opcodes/score-opc.h	/^  bfd_vma mask;           \/* Recognise instruction if (op & mask) == value.  *\/$/;"	m	struct:score_opcode
mask	opcodes/score7-dis.c	/^  unsigned long mask;            \/* Recognise instruction if (op & mask) == value.  *\/$/;"	m	struct:score_opcode	file:
mask	opcodes/z80-dis.c	/^  unsigned char mask;$/;"	m	struct:tab_elt	file:
mask	sim/bfin/dv-bfin_pint.c	/^  bu32 mask, edge, invert;$/;"	m	struct:bfin_pint	file:
mask	sim/bfin/machs.c	/^  unsigned mask;	\/* see mapmask in sim_core_attach() *\/$/;"	m	struct:bfin_memory_layout	file:
mask	sim/common/sim-core.h	/^  unsigned mask;$/;"	m	struct:_sim_core_mapping
mask	sim/cr16/cr16_sim.h	/^  uint32 mask;$/;"	m	struct:simops
mask	sim/cr16/cr16_sim.h	/^  union slot_data mask;$/;"	m	struct:slot	typeref:union:slot::slot_data
mask	sim/cr16/interp.c	/^  uint32 mask;$/;"	m	struct:hash_entry	file:
mask	sim/d10v/d10v_sim.h	/^  long mask;$/;"	m	struct:simops
mask	sim/d10v/d10v_sim.h	/^  union slot_data mask;$/;"	m	struct:slot	typeref:union:slot::slot_data
mask	sim/d10v/interp.c	/^  uint32 mask;$/;"	m	struct:hash_entry	file:
mask	sim/h8300/sim-main.h	/^  int mask;$/;"	m	struct:_sim_cpu
mask	sim/igen/ld-decode.h	/^  int mask[max_insn_bit_size];$/;"	m	struct:_decode_cond
mask	sim/igen/ld-insn.h	/^  int mask;$/;"	m	struct:_insn_bit_entry
mask	sim/m32c/cpu.h	/^  HI mask;$/;"	m	struct:__anon536
mask	sim/m32c/opc2c.c	/^  unsigned char mask;$/;"	m	struct:__anon530	file:
mask	sim/m68hc11/dv-m68hc11.c	/^  uint8            mask;$/;"	m	struct:input_osc	file:
mask	sim/m68hc11/sim-main.h	/^  int        mask;$/;"	m	struct:io_reg_desc
mask	sim/mn10300/mn10300_sim.h	/^  long mask;$/;"	m	struct:simops
mask	sim/testsuite/sim/aarch64/bit.s	/^mask:$/;"	l
mask	sim/v850/v850_sim.h	/^  unsigned long   mask;$/;"	m	struct:simops
mask2	include/opcode/tic54x.h	/^  unsigned short opcode2, mask2;   \/* some insns have an extended opcode *\/$/;"	m	struct:_template
mask2shifts	bfd/mep-relocs.pl	/^sub mask2shifts {$/;"	s
mask32	sim/aarch64/decode.h	/^mask32 (int hi, int lo)$/;"	f
mask64	sim/aarch64/decode.h	/^mask64 (int hi, int lo)$/;"	f
mask_B	include/opcode/bfin.h	/^  int mask_B;$/;"	m	struct:__anon1349
mask_D	include/opcode/bfin.h	/^  int mask_D;$/;"	m	struct:__anon1367
mask_G	include/opcode/bfin.h	/^  int mask_G;$/;"	m	struct:__anon1366
mask_H	include/opcode/bfin.h	/^  int mask_H;$/;"	m	struct:__anon1361
mask_HL	include/opcode/bfin.h	/^  int mask_HL;$/;"	m	struct:__anon1338
mask_HLs	include/opcode/bfin.h	/^  int mask_HLs;$/;"	m	struct:__anon1339
mask_HLs	include/opcode/bfin.h	/^  int mask_HLs;$/;"	m	struct:__anon1340
mask_I	include/opcode/bfin.h	/^  int mask_I;$/;"	m	struct:__anon1366
mask_M	include/opcode/bfin.h	/^  int mask_M;$/;"	m	struct:__anon1337
mask_M	include/opcode/bfin.h	/^  int mask_M;$/;"	m	struct:__anon1338
mask_M	include/opcode/bfin.h	/^  int mask_M;$/;"	m	struct:__anon1339
mask_M	include/opcode/bfin.h	/^  int mask_M;$/;"	m	struct:__anon1340
mask_MM	include/opcode/bfin.h	/^  int mask_MM;$/;"	m	struct:__anon1337
mask_P	include/opcode/bfin.h	/^  int mask_P;$/;"	m	struct:__anon1337
mask_R	include/opcode/bfin.h	/^  int mask_R;$/;"	m	struct:__anon1359
mask_S	include/opcode/bfin.h	/^  int mask_S;$/;"	m	struct:__anon1352
mask_S	include/opcode/bfin.h	/^  int mask_S;$/;"	m	struct:__anon1361
mask_T	include/opcode/bfin.h	/^  int mask_T;$/;"	m	struct:__anon1349
mask_T	include/opcode/bfin.h	/^  int mask_T;$/;"	m	struct:__anon1365
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1341
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1342
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1343
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1344
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1345
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1346
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1357
mask_W	include/opcode/bfin.h	/^  int mask_W;$/;"	m	struct:__anon1358
mask_Z	include/opcode/bfin.h	/^  int mask_Z;$/;"	m	struct:__anon1341
mask_Z	include/opcode/bfin.h	/^  int mask_Z;$/;"	m	struct:__anon1342
mask_Z	include/opcode/bfin.h	/^  int mask_Z;$/;"	m	struct:__anon1361
mask_a	include/opcode/bfin.h	/^  int mask_a;$/;"	m	struct:__anon1356
mask_addr	include/opcode/bfin.h	/^  int mask_addr;$/;"	m	struct:__anon1352
mask_address_var	gdb/mips-tdep.c	/^static enum auto_boolean mask_address_var = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean	file:
mask_aop	include/opcode/bfin.h	/^  int mask_aop;$/;"	m	struct:__anon1338
mask_aop	include/opcode/bfin.h	/^  int mask_aop;$/;"	m	struct:__anon1342
mask_aop	include/opcode/bfin.h	/^  int mask_aop;$/;"	m	struct:__anon1345
mask_aop	include/opcode/bfin.h	/^  int mask_aop;$/;"	m	struct:__anon1346
mask_aopcde	include/opcode/bfin.h	/^  int mask_aopcde;$/;"	m	struct:__anon1338
mask_bd_mode	opcodes/i386-dis.c	/^  mask_bd_mode,$/;"	e	enum:__anon42	file:
mask_br	include/opcode/bfin.h	/^  int mask_br;$/;"	m	struct:__anon1370
mask_c	include/opcode/bfin.h	/^  int mask_c;$/;"	m	struct:__anon1360
mask_cbit	include/opcode/bfin.h	/^  int mask_cbit;$/;"	m	struct:__anon1367
mask_ch	include/opcode/bfin.h	/^  int mask_ch;$/;"	m	struct:__anon1355
mask_clear	sim/bfin/dv-bfin_pint.c	/^  bu32 mask_clear;$/;"	m	struct:bfin_pint	file:
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1337
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1338
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1339
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1340
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1341
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1342
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1343
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1344
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1345
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1346
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1347
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1348
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1349
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1350
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1351
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1352
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1353
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1354
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1355
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1356
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1357
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1358
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1359
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1360
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1361
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1362
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1363
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1364
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1365
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1366
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1367
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1368
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1369
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1370
mask_code	include/opcode/bfin.h	/^  int mask_code;$/;"	m	struct:__anon1371
mask_code2	include/opcode/bfin.h	/^  int mask_code2;$/;"	m	struct:__anon1337
mask_code2	include/opcode/bfin.h	/^  int mask_code2;$/;"	m	struct:__anon1338
mask_code2	include/opcode/bfin.h	/^  int mask_code2;$/;"	m	struct:__anon1339
mask_code2	include/opcode/bfin.h	/^  int mask_code2;$/;"	m	struct:__anon1340
mask_code2	include/opcode/bfin.h	/^  int mask_code2;$/;"	m	struct:__anon1370
mask_d	include/opcode/bfin.h	/^  int mask_d;$/;"	m	struct:__anon1357
mask_d	include/opcode/bfin.h	/^  int mask_d;$/;"	m	struct:__anon1365
mask_dbgop	include/opcode/bfin.h	/^  int mask_dbgop;$/;"	m	struct:__anon1354
mask_dontcare	include/opcode/bfin.h	/^  int mask_dontcare;$/;"	m	struct:__anon1338
mask_dontcare	include/opcode/bfin.h	/^  int mask_dontcare;$/;"	m	struct:__anon1339
mask_dontcare	include/opcode/bfin.h	/^  int mask_dontcare;$/;"	m	struct:__anon1340
mask_dontcare	include/opcode/bfin.h	/^  int mask_dontcare;$/;"	m	struct:__anon1354
mask_dontcare	include/opcode/bfin.h	/^  int mask_dontcare;$/;"	m	struct:__anon1360
mask_dr	include/opcode/bfin.h	/^  int mask_dr;$/;"	m	struct:__anon1357
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1337
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1347
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1348
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1363
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1364
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1365
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1368
mask_dst	include/opcode/bfin.h	/^  int mask_dst;$/;"	m	struct:__anon1369
mask_dst0	include/opcode/bfin.h	/^  int mask_dst0;$/;"	m	struct:__anon1338
mask_dst0	include/opcode/bfin.h	/^  int mask_dst0;$/;"	m	struct:__anon1339
mask_dst0	include/opcode/bfin.h	/^  int mask_dst0;$/;"	m	struct:__anon1340
mask_dst1	include/opcode/bfin.h	/^  int mask_dst1;$/;"	m	struct:__anon1338
mask_dst1	include/opcode/bfin.h	/^  int mask_dst1;$/;"	m	struct:__anon1339
mask_eoffset	include/opcode/bfin.h	/^  int mask_eoffset;$/;"	m	struct:__anon1360
mask_expected	include/opcode/bfin.h	/^  int mask_expected;$/;"	m	struct:__anon1354
mask_fn	include/opcode/bfin.h	/^  int mask_fn;$/;"	m	struct:__anon1353
mask_framesize	include/opcode/bfin.h	/^  int mask_framesize;$/;"	m	struct:__anon1359
mask_gd	include/opcode/bfin.h	/^  int mask_gd;$/;"	m	struct:__anon1368
mask_grp	include/opcode/bfin.h	/^  int mask_grp;$/;"	m	struct:__anon1353
mask_grp	include/opcode/bfin.h	/^  int mask_grp;$/;"	m	struct:__anon1354
mask_grp	include/opcode/bfin.h	/^  int mask_grp;$/;"	m	struct:__anon1358
mask_grp	include/opcode/bfin.h	/^  int mask_grp;$/;"	m	struct:__anon1361
mask_gs	include/opcode/bfin.h	/^  int mask_gs;$/;"	m	struct:__anon1368
mask_h00	include/opcode/bfin.h	/^  int mask_h00;$/;"	m	struct:__anon1337
mask_h01	include/opcode/bfin.h	/^  int mask_h01;$/;"	m	struct:__anon1337
mask_h10	include/opcode/bfin.h	/^  int mask_h10;$/;"	m	struct:__anon1337
mask_h11	include/opcode/bfin.h	/^  int mask_h11;$/;"	m	struct:__anon1337
mask_hword	include/opcode/bfin.h	/^  int mask_hword;$/;"	m	struct:__anon1361
mask_i	include/opcode/bfin.h	/^  int mask_i;$/;"	m	struct:__anon1345
mask_i	include/opcode/bfin.h	/^  int mask_i;$/;"	m	struct:__anon1370
mask_i	include/opcode/bfin.h	/^  int mask_i;$/;"	m	struct:__anon1371
mask_idx	include/opcode/bfin.h	/^  int mask_idx;$/;"	m	struct:__anon1346
mask_immag	include/opcode/bfin.h	/^  int mask_immag;$/;"	m	struct:__anon1340
mask_length	include/opcode/cgen.h	/^  unsigned char mask_length;$/;"	m	struct:__anon1396
mask_m	include/opcode/bfin.h	/^  int mask_m;$/;"	m	struct:__anon1345
mask_m	include/opcode/bfin.h	/^  int mask_m;$/;"	m	struct:__anon1370
mask_mmod	include/opcode/bfin.h	/^  int mask_mmod;$/;"	m	struct:__anon1337
mask_mode	opcodes/i386-dis.c	/^  mask_mode,$/;"	e	enum:__anon42	file:
mask_offset	include/opcode/bfin.h	/^  int mask_offset;$/;"	m	struct:__anon1341
mask_offset	include/opcode/bfin.h	/^  int mask_offset;$/;"	m	struct:__anon1343
mask_offset	include/opcode/bfin.h	/^  int mask_offset;$/;"	m	struct:__anon1344
mask_offset	include/opcode/bfin.h	/^  int mask_offset;$/;"	m	struct:__anon1349
mask_offset	include/opcode/bfin.h	/^  int mask_offset;$/;"	m	struct:__anon1350
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1343
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1356
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1362
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1367
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1369
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1370
mask_op	include/opcode/bfin.h	/^  int mask_op;$/;"	m	struct:__anon1371
mask_op0	include/opcode/bfin.h	/^  int mask_op0;$/;"	m	struct:__anon1337
mask_op1	include/opcode/bfin.h	/^  int mask_op1;$/;"	m	struct:__anon1337
mask_opc	include/opcode/bfin.h	/^  int mask_opc;$/;"	m	struct:__anon1347
mask_opc	include/opcode/bfin.h	/^  int mask_opc;$/;"	m	struct:__anon1348
mask_opc	include/opcode/bfin.h	/^  int mask_opc;$/;"	m	struct:__anon1363
mask_opc	include/opcode/bfin.h	/^  int mask_opc;$/;"	m	struct:__anon1364
mask_opc	include/opcode/bfin.h	/^  int mask_opc;$/;"	m	struct:__anon1366
mask_p	include/opcode/bfin.h	/^  int mask_p;$/;"	m	struct:__anon1357
mask_poprnd	include/opcode/bfin.h	/^  int mask_poprnd;$/;"	m	struct:__anon1351
mask_pr	include/opcode/bfin.h	/^  int mask_pr;$/;"	m	struct:__anon1357
mask_prgfunc	include/opcode/bfin.h	/^  int mask_prgfunc;$/;"	m	struct:__anon1351
mask_ptr	include/opcode/bfin.h	/^  int mask_ptr;$/;"	m	struct:__anon1341
mask_ptr	include/opcode/bfin.h	/^  int mask_ptr;$/;"	m	struct:__anon1342
mask_ptr	include/opcode/bfin.h	/^  int mask_ptr;$/;"	m	struct:__anon1343
mask_ptr	include/opcode/bfin.h	/^  int mask_ptr;$/;"	m	struct:__anon1346
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1341
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1342
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1343
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1344
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1345
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1346
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1353
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1356
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1358
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1360
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1361
mask_reg	include/opcode/bfin.h	/^  int mask_reg;$/;"	m	struct:__anon1362
mask_register_specifier	opcodes/i386-dis.c	/^    int mask_register_specifier;$/;"	m	struct:__anon58	file:
mask_regtest	include/opcode/bfin.h	/^  int mask_regtest;$/;"	m	struct:__anon1354
mask_rop	include/opcode/bfin.h	/^  int mask_rop;$/;"	m	struct:__anon1360
mask_s	include/opcode/bfin.h	/^  int mask_s;$/;"	m	struct:__anon1338
mask_s	include/opcode/bfin.h	/^  int mask_s;$/;"	m	struct:__anon1365
mask_set	sim/bfin/dv-bfin_pint.c	/^  bu32 mask_set;$/;"	m	struct:bfin_pint	file:
mask_size	sim/m32c/gdb-if.c	/^mask_size (int addr_mask)$/;"	f	file:
mask_soffset	include/opcode/bfin.h	/^  int mask_soffset;$/;"	m	struct:__anon1360
mask_sop	include/opcode/bfin.h	/^  int mask_sop;$/;"	m	struct:__anon1339
mask_sop	include/opcode/bfin.h	/^  int mask_sop;$/;"	m	struct:__anon1340
mask_sopcde	include/opcode/bfin.h	/^  int mask_sopcde;$/;"	m	struct:__anon1339
mask_sopcde	include/opcode/bfin.h	/^  int mask_sopcde;$/;"	m	struct:__anon1340
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1347
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1348
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1363
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1365
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1368
mask_src	include/opcode/bfin.h	/^  int mask_src;$/;"	m	struct:__anon1369
mask_src0	include/opcode/bfin.h	/^  int mask_src0;$/;"	m	struct:__anon1337
mask_src0	include/opcode/bfin.h	/^  int mask_src0;$/;"	m	struct:__anon1338
mask_src0	include/opcode/bfin.h	/^  int mask_src0;$/;"	m	struct:__anon1339
mask_src0	include/opcode/bfin.h	/^  int mask_src0;$/;"	m	struct:__anon1364
mask_src1	include/opcode/bfin.h	/^  int mask_src1;$/;"	m	struct:__anon1337
mask_src1	include/opcode/bfin.h	/^  int mask_src1;$/;"	m	struct:__anon1338
mask_src1	include/opcode/bfin.h	/^  int mask_src1;$/;"	m	struct:__anon1339
mask_src1	include/opcode/bfin.h	/^  int mask_src1;$/;"	m	struct:__anon1340
mask_src1	include/opcode/bfin.h	/^  int mask_src1;$/;"	m	struct:__anon1364
mask_sz	include/opcode/bfin.h	/^  int mask_sz;$/;"	m	struct:__anon1341
mask_sz	include/opcode/bfin.h	/^  int mask_sz;$/;"	m	struct:__anon1342
mask_w0	include/opcode/bfin.h	/^  int mask_w0;$/;"	m	struct:__anon1337
mask_w1	include/opcode/bfin.h	/^  int mask_w1;$/;"	m	struct:__anon1337
mask_x	include/opcode/bfin.h	/^  int mask_x;$/;"	m	struct:__anon1338
mask_x	include/opcode/bfin.h	/^  int mask_x;$/;"	m	struct:__anon1366
mask_y	include/opcode/bfin.h	/^  int mask_y;$/;"	m	struct:__anon1366
maskbits	bfd/elflink.c	/^  unsigned long int maskbits;$/;"	m	struct:collect_gnu_hash_codes	file:
masked_effective_segment_id	sim/ppc/vm.c	/^  unsigned_word masked_effective_segment_id;$/;"	m	struct:_om_segment_tlb_entry	file:
masked_page	sim/ppc/vm.c	/^  unsigned_word masked_page;$/;"	m	struct:_om_page_tlb_entry	file:
masked_real_page_number	sim/ppc/vm.c	/^  unsigned_word masked_real_page_number;$/;"	m	struct:_om_page_tlb_entry	file:
masked_virtual_segment_id	sim/ppc/vm.c	/^  unsigned_word masked_virtual_segment_id; \/* aligned ready for pte group addr *\/$/;"	m	struct:_om_segment_tlb_entry	file:
masked_virtual_segment_id	sim/ppc/vm.c	/^  unsigned_word masked_virtual_segment_id;$/;"	m	struct:_om_page_tlb_entry	file:
masked_watch_num_registers	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::masked_watch_num_registers (CORE_ADDR addr, CORE_ADDR mask)$/;"	f	class:ppc_linux_nat_target
masked_watch_num_registers	gdb/target-delegates.c	/^debug_target::masked_watch_num_registers (CORE_ADDR arg0, CORE_ADDR arg1)$/;"	f	class:debug_target
masked_watch_num_registers	gdb/target-delegates.c	/^dummy_target::masked_watch_num_registers (CORE_ADDR arg0, CORE_ADDR arg1)$/;"	f	class:dummy_target
masked_watch_num_registers	gdb/target-delegates.c	/^target_ops::masked_watch_num_registers (CORE_ADDR arg0, CORE_ADDR arg1)$/;"	f	class:target_ops
masked_watchpoint_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops masked_watchpoint_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
masking	opcodes/i386-opc.h	/^  unsigned int masking:2;$/;"	m	struct:i386_opcode_modifier
maskl	sim/sh/interp.c	/^static int maskl = 0;$/;"	v	file:
maskw	sim/sh/interp.c	/^static int maskw = 0;$/;"	v	file:
master_so_list	gdb/solib.c	/^master_so_list (void)$/;"	f
masterfd	readline/examples/rlptytest.c	/^static int masterfd = -1;$/;"	v	file:
match	bfd/elfxx-mips.c	/^  unsigned long match;$/;"	m	struct:opcode_descriptor	file:
match	gdb/completer.h	/^  completion_match match;$/;"	m	struct:completion_match_result
match	gdb/completer.h	/^  const char *match ()$/;"	f	class:completion_match
match	gdb/completer.h	/^  const char *match ()$/;"	f	class:completion_match_for_lcd
match	gdb/python/lib/gdb/xmethod.py	/^    def match(self, class_type, method_name):$/;"	m	class:SimpleXMethodMatcher
match	gdb/python/lib/gdb/xmethod.py	/^    def match(self, class_type, method_name):$/;"	m	class:XMethodMatcher
match	gdb/testsuite/gdb.python/py-xmethods.py	/^    def match(self, class_type, method_name):$/;"	m	class:E_method_matcher
match	gdb/testsuite/gdb.python/py-xmethods.py	/^    def match(self, class_type, method_name):$/;"	m	class:G_methods_matcher
match	include/bfdlink.h	/^  struct bfd_elf_version_expr *(*match)$/;"	m	struct:bfd_elf_dynamic_list	typeref:struct:bfd_elf_dynamic_list::match
match	include/bfdlink.h	/^  struct bfd_elf_version_expr *(*match)$/;"	m	struct:bfd_elf_version_tree	typeref:struct:bfd_elf_version_tree::match
match	include/opcode/cr16.h	/^  unsigned long match;  \/* ie opcode *\/$/;"	m	struct:__anon1330
match	include/opcode/cris.h	/^  unsigned int match;$/;"	m	struct:cris_opcode
match	include/opcode/crx.h	/^    unsigned long match;$/;"	m	struct:__anon1266
match	include/opcode/hppa.h	/^    unsigned long int match;	\/* Bits that must be set...  *\/$/;"	m	struct:pa_opcode
match	include/opcode/loongarch.h	/^  const insn_t match;$/;"	m	struct:loongarch_opcode
match	include/opcode/m68k.h	/^  unsigned long match;$/;"	m	struct:m68k_opcode
match	include/opcode/mips.h	/^  unsigned long match;$/;"	m	struct:mips_opcode
match	include/opcode/mmix.h	/^   unsigned long match;$/;"	m	struct:mmix_opcode
match	include/opcode/nios2.h	/^  unsigned long match;		\/* The basic opcode for the instruction.  *\/$/;"	m	struct:nios2_opcode
match	include/opcode/pru.h	/^  unsigned long match;		\/* The basic opcode for the instruction.  *\/$/;"	m	struct:pru_opcode
match	include/opcode/riscv.h	/^  insn_t match;$/;"	m	struct:riscv_opcode
match	include/opcode/sparc.h	/^  unsigned long match;	\/* Bits that must be set.  *\/$/;"	m	struct:sparc_opcode
match	libiberty/simple-object-common.h	/^  void *(*match) (unsigned char header[SIMPLE_OBJECT_MATCH_HEADER_LEN],$/;"	m	struct:simple_object_functions
match	opcodes/ns32k-dis.c	/^  unsigned long match;		\/* These bits must match.  *\/$/;"	m	struct:ns32k_option	file:
match	opcodes/z8kgen.c	/^  char *match;$/;"	m	struct:tok_struct	file:
match	zlib/examples/gun.c	/^unsigned char match[65280 + 2];         \/* buffer for reversed match or gzip$/;"	v
match_accessibility	gdb/c-varobj.c	/^match_accessibility (struct type *type, int index, enum accessibility acc)$/;"	f	file:
match_any	gdb/symtab.c	/^lookup_name_info::match_any ()$/;"	f	class:lookup_name_info
match_available	zlib/deflate.h	/^    int match_available;         \/* set if previous match exists *\/$/;"	m	struct:internal_state
match_bfd_flags	gdb/maint.c	/^match_bfd_flags (const char *string, flagword flags)$/;"	f	file:
match_bits	include/opcode/cr16.h	/^  int match_bits;$/;"	m	struct:__anon1330
match_bits	include/opcode/crx.h	/^    int match_bits;$/;"	m	struct:__anon1266
match_blocktype	gdb/gdbserver/tracepoint.c	/^match_blocktype (char blocktype, unsigned char *dataptr, void *data)$/;"	f	file:
match_blocktype	gdb/tracefile-tfile.c	/^match_blocktype (char blocktype, void *data)$/;"	f	file:
match_c_add	opcodes/riscv-opc.c	/^match_c_add (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_add_with_hint	opcodes/riscv-opc.c	/^match_c_add_with_hint (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_addi16sp	opcodes/riscv-opc.c	/^match_c_addi16sp (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_addi4spn	opcodes/riscv-opc.c	/^match_c_addi4spn (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_lui	opcodes/riscv-opc.c	/^match_c_lui (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_lui_with_hint	opcodes/riscv-opc.c	/^match_c_lui_with_hint (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_nop	opcodes/riscv-opc.c	/^match_c_nop (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_slli	opcodes/riscv-opc.c	/^match_c_slli (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_c_slli64	opcodes/riscv-opc.c	/^match_c_slli64 (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_data	gdb/ada-lang.c	/^struct match_data$/;"	s	file:
match_endianness	gdb/target-float.c	/^match_endianness (const gdb_byte *from, const struct type *type, gdb_byte *to)$/;"	f	file:
match_for_lcd	gdb/completer.h	/^  completion_match_for_lcd match_for_lcd;$/;"	m	struct:completion_match_result
match_func	include/opcode/riscv.h	/^  int (*match_func) (const struct riscv_opcode *op, insn_t word);$/;"	m	struct:riscv_opcode
match_group_member	bfd/elflink.c	/^match_group_member (asection *sec, asection *group,$/;"	f	file:
match_init	zlib/contrib/amd64/amd64-match.S	/^match_init:	ret$/;"	l
match_init	zlib/contrib/asm686/match.S	/^#define	match_init	_match_init$/;"	d
match_init	zlib/contrib/asm686/match.S	/^match_init:	ret$/;"	l
match_init	zlib/contrib/gcc_gvmat64/gvmat64.S	/^match_init:$/;"	l
match_init	zlib/contrib/masmx64/gvmat64.asm	/^match_init PROC$/;"	l
match_init	zlib/contrib/masmx86/match686.asm	/^    match_init      proc near$/;"	l
match_insn_m68k	opcodes/m68k-dis.c	/^match_insn_m68k (bfd_vma memaddr,$/;"	f	file:
match_kind	opcodes/mips-dis.c	/^enum match_kind$/;"	g	file:
match_length	zlib/deflate.h	/^    uInt match_length;           \/* length of best match *\/$/;"	m	struct:internal_state
match_list	gdb/completer.h	/^  char **match_list;$/;"	m	struct:completion_result
match_list_displayer	gdb/completer.h	/^struct match_list_displayer$/;"	s
match_main	gdb/solib-svr4.c	/^match_main (const char *soname)$/;"	f	file:
match_method_name	gdb/python/py-xmethods.c	/^static const char match_method_name[] = "match";$/;"	v	file:
match_never	opcodes/riscv-opc.c	/^match_never (const struct riscv_opcode *op ATTRIBUTE_UNUSED,$/;"	f	file:
match_null_string_p	libiberty/regex.c	/^    unsigned match_null_string_p : 2;$/;"	m	struct:__anon1183::__anon1184	file:
match_opcode	opcodes/crx-dis.c	/^match_opcode (void)$/;"	f	file:
match_opcode	opcodes/riscv-opc.c	/^match_opcode (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_operands_qualifier	opcodes/aarch64-opc.c	/^match_operands_qualifier (aarch64_inst *inst, bfd_boolean update_p)$/;"	f	file:
match_partial_symbol	gdb/psymtab.c	/^match_partial_symbol (struct objfile *objfile,$/;"	f	file:
match_priority	bfd/bfd-in2.h	/^  unsigned char match_priority;$/;"	m	struct:bfd_target
match_rd_nonzero	opcodes/riscv-opc.c	/^match_rd_nonzero (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_rs1_eq_rs2	opcodes/riscv-opc.c	/^match_rs1_eq_rs2 (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_section_group	bfd/elf32-xtensa.c	/^match_section_group (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *inf)$/;"	f	file:
match_slli_as_c_slli	opcodes/riscv-opc.c	/^match_slli_as_c_slli (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_srxi_as_c_srxi	opcodes/riscv-opc.c	/^match_srxi_as_c_srxi (const struct riscv_opcode *op, insn_t insn)$/;"	f	file:
match_start	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define match_start      [ rcx + dsMatchStart]$/;"	d
match_start	zlib/contrib/masmx64/gvmat64.asm	/^match_start     equ [ rcx + dsMatchStart]$/;"	d
match_start	zlib/contrib/masmx86/match686.asm	/^    match_start     equ     dword ptr [esp+NbStack-72]$/;"	d
match_start	zlib/deflate.h	/^    uInt match_start;            \/* start of matching string *\/$/;"	m	struct:internal_state
match_start_ptr	zlib/contrib/masmx86/match686.asm	/^    match_start_ptr equ     dword ptr [esp+NbStack-56]$/;"	d
match_substring	gdb/maint.c	/^match_substring (const char *string, const char *substr)$/;"	f	file:
match_type	gdb/location.h	/^  symbol_name_match_type match_type;$/;"	m	struct:linespec_location
match_type	gdb/symtab.h	/^  symbol_name_match_type match_type () const { return m_match_type; }$/;"	f	class:final
match_unit	opcodes/frv-opc.c	/^match_unit (FRV_VLIW *vliw,$/;"	f	file:
match_vliw	opcodes/frv-opc.c	/^match_vliw (VLIW_COMBO *vliw1, VLIW_COMBO *vliw2, int vliw_size)$/;"	f	file:
matchctl	bfd/vms-alpha.c	/^  unsigned char matchctl;$/;"	m	struct:vms_private_data_struct	file:
matchctl	include/vms/eihd.h	/^  unsigned char matchctl;$/;"	m	struct:vms_eihd
matchctl	include/vms/eisd.h	/^  unsigned char matchctl;$/;"	m	struct:vms_eisd
matchctl	include/vms/internal.h	/^  unsigned char matchctl;	\/* Linker match control.  *\/$/;"	m	struct:vms_internal_eisd
matched_something	libiberty/regex.c	/^    unsigned matched_something : 1;$/;"	m	struct:__anon1183::__anon1184	file:
matchers_attr_str	gdb/python/py-xmethods.c	/^static const char matchers_attr_str[] = "xmethods";$/;"	v	file:
matches	gdb/ada-lang.c	/^ada_lookup_name_info::matches$/;"	f	class:ada_lookup_name_info
matches	gdb/common/ptid.h	/^  constexpr bool matches (const ptid_t &filter) const$/;"	f	class:ptid_t
matches	gdb/dwarf2read.c	/^gdb_index_symbol_name_matcher::matches (const char *symbol_name)$/;"	f	class:gdb_index_symbol_name_matcher
matches	zlib/deflate.h	/^    uInt matches;       \/* number of string matches in current block *\/$/;"	m	struct:internal_state
matching_obj_sections	gdb/symtab.c	/^matching_obj_sections (struct obj_section *obj_first,$/;"	f
matchname	zlib/contrib/untgz/untgz.c	/^int matchname (int arg,int argc,char **argv,char *fname)$/;"	f
math_functions	gdb/guile/scm-math.c	/^static const scheme_function math_functions[] =$/;"	v	file:
matrix	gdb/testsuite/gdb.base/pointers.c	/^int matrix[2][3] = { { 0, 1, 2}, {3, 4, 5}};$/;"	v
maude	gdb/testsuite/gdb.cp/exceptprint.cc	/^  maude (int x) : mv (x) { }$/;"	f	struct:maude
maude	gdb/testsuite/gdb.cp/exceptprint.cc	/^struct maude$/;"	s	file:
maverick_acc_regs	sim/arm/maverick.c	/^union maverick_acc_regs$/;"	u	file:
maverick_acc_regs	sim/arm/wrapper.c	/^union maverick_acc_regs$/;"	u	file:
maverick_regs	sim/arm/maverick.c	/^struct maverick_regs$/;"	s	file:
maverick_regs	sim/arm/wrapper.c	/^struct maverick_regs$/;"	s	file:
max	bfd/elf32-bfin.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
max	bfd/elf32-frv.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
max	bfd/elf32-msp430.c	2527;"	d	file:
max	bfd/elf32-msp430.c	2531;"	d	file:
max	bfd/elfxx-mips.c	15313;"	d	file:
max	bfd/elfxx-mips.c	15325;"	d	file:
max	bfd/peXXigen.c	2443;"	d	file:
max	bfd/vms-lib.c	/^  unsigned int max;$/;"	m	struct:carsym_mem	file:
max	opcodes/epiphany-asm.c	44;"	d	file:
max	opcodes/epiphany-asm.c	45;"	d	file:
max	opcodes/epiphany-ibld.c	42;"	d	file:
max	opcodes/epiphany-ibld.c	43;"	d	file:
max	opcodes/fr30-asm.c	44;"	d	file:
max	opcodes/fr30-asm.c	45;"	d	file:
max	opcodes/fr30-ibld.c	42;"	d	file:
max	opcodes/fr30-ibld.c	43;"	d	file:
max	opcodes/frv-asm.c	44;"	d	file:
max	opcodes/frv-asm.c	45;"	d	file:
max	opcodes/frv-ibld.c	42;"	d	file:
max	opcodes/frv-ibld.c	43;"	d	file:
max	opcodes/ip2k-asm.c	44;"	d	file:
max	opcodes/ip2k-asm.c	45;"	d	file:
max	opcodes/ip2k-ibld.c	42;"	d	file:
max	opcodes/ip2k-ibld.c	43;"	d	file:
max	opcodes/iq2000-asm.c	44;"	d	file:
max	opcodes/iq2000-asm.c	45;"	d	file:
max	opcodes/iq2000-ibld.c	42;"	d	file:
max	opcodes/iq2000-ibld.c	43;"	d	file:
max	opcodes/lm32-asm.c	44;"	d	file:
max	opcodes/lm32-asm.c	45;"	d	file:
max	opcodes/lm32-ibld.c	42;"	d	file:
max	opcodes/lm32-ibld.c	43;"	d	file:
max	opcodes/m32c-asm.c	44;"	d	file:
max	opcodes/m32c-asm.c	45;"	d	file:
max	opcodes/m32c-ibld.c	42;"	d	file:
max	opcodes/m32c-ibld.c	43;"	d	file:
max	opcodes/m32r-asm.c	44;"	d	file:
max	opcodes/m32r-asm.c	45;"	d	file:
max	opcodes/m32r-ibld.c	42;"	d	file:
max	opcodes/m32r-ibld.c	43;"	d	file:
max	opcodes/mep-asm.c	44;"	d	file:
max	opcodes/mep-asm.c	45;"	d	file:
max	opcodes/mep-ibld.c	42;"	d	file:
max	opcodes/mep-ibld.c	43;"	d	file:
max	opcodes/mt-asm.c	44;"	d	file:
max	opcodes/mt-asm.c	45;"	d	file:
max	opcodes/mt-ibld.c	42;"	d	file:
max	opcodes/mt-ibld.c	43;"	d	file:
max	opcodes/or1k-asm.c	44;"	d	file:
max	opcodes/or1k-asm.c	45;"	d	file:
max	opcodes/or1k-ibld.c	42;"	d	file:
max	opcodes/or1k-ibld.c	43;"	d	file:
max	opcodes/xc16x-asm.c	44;"	d	file:
max	opcodes/xc16x-asm.c	45;"	d	file:
max	opcodes/xc16x-ibld.c	42;"	d	file:
max	opcodes/xc16x-ibld.c	43;"	d	file:
max	opcodes/xstormy16-asm.c	44;"	d	file:
max	opcodes/xstormy16-asm.c	45;"	d	file:
max	opcodes/xstormy16-ibld.c	42;"	d	file:
max	opcodes/xstormy16-ibld.c	43;"	d	file:
max	sim/common/sim-basics.h	55;"	d
max	zlib/examples/enough.c	/^local int max;          \/* maximum allowed bit length for the codes *\/$/;"	v
max2x16	sim/bfin/bfin-sim.c	/^max2x16 (SIM_CPU *cpu, bu32 a, bu32 b)$/;"	f	file:
max32	sim/bfin/bfin-sim.c	/^max32 (SIM_CPU *cpu, bu32 a, bu32 b)$/;"	f	file:
max_addend	bfd/elfxx-mips.c	/^  bfd_signed_vma max_addend;$/;"	m	struct:mips_got_page_range	file:
max_alignment	bfd/elfnn-loongarch.c	/^  bfd_vma max_alignment;$/;"	m	struct:loongarch_elf_link_hash_table	file:
max_alignment	bfd/elfnn-riscv.c	/^  bfd_vma max_alignment;$/;"	m	struct:riscv_elf_link_hash_table	file:
max_branch	bfd/elf32-spu.h	/^  unsigned int max_branch;$/;"	m	struct:spu_elf_params
max_buf_write_len	sim/common/dv-cfi.c	/^  unsigned char max_buf_write_len[2];$/;"	m	struct:cfi_query	file:
max_chain	zlib/deflate.c	/^   ush max_chain;$/;"	m	struct:config_s	file:
max_chain_length	sim/common/cgen-scache.h	/^  unsigned int max_chain_length;$/;"	m	struct:cpu_scache
max_chain_length	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define max_chain_length [ rcx + dsMaxChainLen]$/;"	d
max_chain_length	zlib/contrib/masmx64/gvmat64.asm	/^max_chain_length equ [ rcx + dsMaxChainLen]$/;"	d
max_chain_length	zlib/deflate.h	/^    uInt max_chain_length;$/;"	m	struct:internal_state
max_char	bfd/vms-lib.c	/^  unsigned char max_char;$/;"	m	struct:dcxsbm_desc	file:
max_char	include/vms/dcx.h	/^  unsigned char max_char;$/;"	m	struct:vms_dcxsbm
max_code	zlib/deflate.h	/^    int     max_code;            \/* largest code with non zero frequency *\/$/;"	m	struct:tree_desc_s
max_completions	gdb/completer.c	/^int max_completions = 200;$/;"	v
max_count	bfd/elfxx-mips.c	/^  unsigned int max_count;$/;"	m	struct:mips_elf_got_per_bfd_arg	file:
max_data_size	gdb/ax.h	/^    int max_data_size;$/;"	m	struct:agent_expr
max_depth	bfd/elf32-spu.c	/^  unsigned int max_depth;$/;"	m	struct:call_info	file:
max_disp	bfd/elf32-m32c.c	/^  unsigned int max_disp;$/;"	m	struct:__anon1179	file:
max_el	bfd/vms-alpha.c	/^  unsigned int max_el;$/;"	m	struct:vector_type	file:
max_fetched	opcodes/i386-dis.c	/^  bfd_byte *max_fetched;$/;"	m	struct:dis_private	file:
max_fetched	opcodes/m68k-dis.c	/^  bfd_byte *max_fetched;$/;"	m	struct:private	file:
max_fetched	opcodes/ns32k-dis.c	/^  bfd_byte *max_fetched;$/;"	m	struct:private	file:
max_fetched	opcodes/vax-dis.c	/^  bfd_byte * max_fetched;$/;"	m	struct:private	file:
max_fetched	opcodes/visium-dis.c	/^  bfd_byte *max_fetched;$/;"	m	struct:private	file:
max_fetched	opcodes/z8k-dis.c	/^  int max_fetched;$/;"	m	struct:__anon72	file:
max_fun	bfd/elf32-spu.c	/^  int max_fun;$/;"	m	struct:spu_elf_stack_info	file:
max_gdbinfo	gdb/mdebugread.c	/^static int max_gdbinfo;$/;"	v	file:
max_glevel	gdb/mdebugread.c	/^static int max_glevel;$/;"	v	file:
max_height	gdb/ax.h	/^    int max_height, min_height;$/;"	m	struct:agent_expr
max_hw_com_registers	sim/ppc/hw_com.c	/^  max_hw_com_registers = 8,$/;"	e	enum:__anon903	file:
max_input_history	readline/history.c	/^int max_input_history;	\/* backwards compatibility *\/$/;"	v
max_insert_length	zlib/deflate.h	182;"	d
max_insn_bit_size	sim/igen/misc.h	/^  max_insn_bit_size = 64,$/;"	e	enum:__anon565
max_insn_bit_size	sim/ppc/ld-insn.h	/^  max_insn_bit_size = 32,$/;"	e	enum:__anon942
max_insn_bitsize	include/opcode/cgen.h	/^  unsigned int max_insn_bitsize;$/;"	m	struct:__anon1384
max_insn_bitsize	include/opcode/cgen.h	/^  unsigned int max_insn_bitsize;$/;"	m	struct:cgen_cpu_desc
max_insn_length	gdb/gdbarch.c	/^  ULONGEST max_insn_length;$/;"	m	struct:gdbarch	file:
max_insns	sim/common/sim-cpu.h	/^  unsigned int max_insns;$/;"	m	struct:__anon687
max_instrs_per_bundle	gdb/frv-tdep.c	/^static const int max_instrs_per_bundle = 8;$/;"	v	file:
max_iters	gdb/testsuite/gdb.trace/tspeed.c	/^int max_iters = 1000 * 1000 * 1000;$/;"	v
max_lazy	zlib/deflate.c	/^   ush max_lazy;    \/* do not perform lazy search above this match length *\/$/;"	m	struct:config_s	file:
max_lazy_match	zlib/deflate.h	/^    uInt max_lazy_match;$/;"	m	struct:internal_state
max_length	zlib/trees.c	/^    int     max_length;          \/* max bit length for the codes *\/$/;"	m	struct:static_tree_desc_s	file:
max_length_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^max_length_prologue:$/;"	l
max_lineno_offset	gdb/coffread.c	/^    file_ptr max_lineno_offset;	\/* 1+last byte of line#s in file.  *\/$/;"	m	struct:coff_symfile_info	file:
max_lineno_offset	gdb/xcoffread.c	/^    file_ptr max_lineno_offset;	\/* 1+last byte of line#s in file.  *\/$/;"	m	struct:coff_symfile_info	file:
max_local_dynindx	bfd/elfxx-mips.c	/^  bfd_size_type max_local_dynindx;$/;"	m	struct:mips_elf_hash_sort_data	file:
max_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          max_mask_cycles;$/;"	m	struct:interrupts
max_memory_port_buf_size	gdb/guile/scm-ports.c	/^static const unsigned max_memory_port_buf_size = 4096;$/;"	v	file:
max_model_fields_len	sim/ppc/ld-insn.h	/^int max_model_fields_len;$/;"	v
max_non_got_dynindx	bfd/elf32-score.c	/^  long max_non_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
max_non_got_dynindx	bfd/elf32-score7.c	/^  long max_non_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
max_non_got_dynindx	bfd/elfxx-mips.c	/^  bfd_size_type max_non_got_dynindx;$/;"	m	struct:mips_elf_hash_sort_data	file:
max_nr_interrupt_destinations	sim/ppc/hw_opic.c	/^  max_nr_interrupt_destinations = 32,$/;"	e	enum:__anon909	file:
max_nr_interrupt_sources	sim/ppc/hw_opic.c	/^  max_nr_interrupt_sources = 2048,$/;"	e	enum:__anon909	file:
max_nr_interrupts	sim/ppc/hw_glue.c	/^  max_nr_interrupts = 2048,$/;"	e	enum:__anon916	file:
max_nr_ports	sim/common/dv-glue.c	/^  max_nr_ports = 2048,$/;"	e	enum:__anon635	file:
max_nr_task_priorities	sim/ppc/hw_opic.c	/^  max_nr_task_priorities = 16,$/;"	e	enum:__anon909	file:
max_nr_words	sim/igen/ld-insn.h	/^  int max_nr_words;$/;"	m	struct:_insn_table
max_num_args	include/som/lst.h	/^  unsigned char max_num_args;$/;"	m	struct:som_external_lst_symbol_record
max_num_opcodes_at_leaf_node	opcodes/aarch64-gen.c	/^static int max_num_opcodes_at_leaf_node = 0;$/;"	v	file:
max_of_size	gdb/ada-lang.c	/^max_of_size (int size)$/;"	f	file:
max_of_type	gdb/ada-lang.c	/^max_of_type (struct type *t)$/;"	f	file:
max_open_files	bfd/cache.c	/^static int max_open_files = 0;$/;"	v	file:
max_ops	opcodes/s390-mkopc.c	/^int max_ops;$/;"	v
max_overlay_size	bfd/elf32-spu.c	/^  unsigned int max_overlay_size;$/;"	m	struct:_mos_param	file:
max_pages	bfd/elfxx-mips.c	/^  unsigned int max_pages;$/;"	m	struct:mips_elf_got_per_bfd_arg	file:
max_prot	include/mach-o/external.h	/^  unsigned char max_prot[4];$/;"	m	struct:mach_o_dyld_cache_mapping_info_external
max_recursion_depth	gdb/dwarf2expr.h	/^  int recursion_depth, max_recursion_depth;$/;"	m	struct:dwarf_expr_context
max_register_raw_size	gdb/xtensa-tdep.h	/^  int max_register_raw_size;$/;"	m	struct:gdbarch_tdep
max_register_virtual_size	gdb/xtensa-tdep.h	/^  int max_register_virtual_size;$/;"	m	struct:gdbarch_tdep
max_short_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma max_short_offset;	\/* Maximum short offset.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
max_short_offset	bfd/elfnn-ia64.c	/^  bfd_vma max_short_offset;	\/* Maximum short offset.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
max_short_sec	bfd/elf64-ia64-vms.c	/^  asection *max_short_sec;	\/* Maximum short output section.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
max_short_sec	bfd/elfnn-ia64.c	/^  asection *max_short_sec;	\/* Maximum short output section.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
max_size	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u32 max_size; \/* maxmium possible size for this thread *\/$/;"	m	struct:user_sve_header
max_skip_non_prologue_insns	gdb/ia64-tdep.c	/^static int max_skip_non_prologue_insns = 40;$/;"	v	file:
max_skip_non_prologue_insns	gdb/rs6000-tdep.c	/^static int max_skip_non_prologue_insns = 10;$/;"	v	file:
max_slice_insns	sim/common/cgen-cpu.h	/^  unsigned int max_slice_insns;$/;"	m	struct:__anon627
max_slots_number	gdb/ppc-linux-nat.c	/^static size_t max_slots_number = 0;$/;"	v	file:
max_stub_type	bfd/elf32-arm.c	/^  max_stub_type$/;"	e	enum:elf32_arm_stub_type	file:
max_sym_count	bfd/vms-alpha.c	/^  unsigned int max_sym_count;$/;"	m	struct:vms_private_data_struct	file:
max_symbol_length	bfd/mmo.c	/^    int max_symbol_length;$/;"	m	struct:mmo_data_struct	file:
max_symbolic_offset	gdb/printcmd.c	/^static unsigned int max_symbolic_offset = UINT_MAX;$/;"	v	file:
max_sysreg_num	include/xtensa-isa-internal.h	/^  int max_sysreg_num[2];$/;"	m	struct:xtensa_isa_internal_struct
max_threadid	sim/cris/sim-main.h	/^  int max_threadid;$/;"	m	struct:_sim_cpu
max_tick_poll_interval	sim/cris/dv-rv.c	/^  unsigned32 max_tick_poll_interval;$/;"	m	struct:_hw_rv_device	file:
max_type	gdb/ax-gdb.c	/^max_type (struct type *type1, struct type *type2)$/;"	f	file:
max_unref_got_dynindx	bfd/elf32-score.c	/^  long max_unref_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
max_unref_got_dynindx	bfd/elf32-score7.c	/^  long max_unref_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
max_unref_got_dynindx	bfd/elfxx-mips.c	/^  bfd_size_type max_unref_got_dynindx;$/;"	m	struct:mips_elf_hash_sort_data	file:
max_user_call_depth	gdb/cli/cli-cmds.c	/^unsigned int max_user_call_depth;$/;"	v
max_val	gdb/testsuite/gdb.base/varargs.c	/^int max_val;$/;"	v
max_val	include/opcode/mips.h	/^  unsigned int max_val;$/;"	m	struct:mips_int_operand
max_val	include/opcode/tic6x.h	/^  unsigned int max_val;$/;"	m	struct:__anon1310
max_valid	gdb/nat/loongarch-linux-watch.h	/^  uint16_t max_valid;$/;"	m	struct:pt_watch_regs
max_value_size	gdb/value.c	/^static int max_value_size = 65536; \/* 64k bytes *\/$/;"	v	file:
max_version	gdb/sparc64-tdep.c	/^  int max_version;$/;"	m	struct:__anon1845	file:
max_vl	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 max_vl; \/* maximum possible vector length *\/$/;"	m	struct:user_sve_header
max_voffset	gdb/gnu-v3-abi.c	/^  int max_voffset;$/;"	m	struct:value_and_voffset	file:
max_wp_length	gdb/arm-linux-nat.c	/^  gdb_byte max_wp_length;$/;"	m	struct:arm_linux_hwbp_cap	file:
max_wp_length	gdb/gdbserver/linux-arm-low.c	/^  unsigned char max_wp_length;$/;"	m	struct:__anon1851	file:
maxc	gdb/gnulib/import/alloca.c	/^    long maxc;                  \/* Amount of contiguous space which would$/;"	m	struct:stk_stat	file:
maxc	libiberty/alloca.c	/^    long maxc;			\/* Amount of contiguous space which would$/;"	m	struct:stk_stat	file:
maxdata	bfd/libcoff-in.h	/^  bfd_vma maxdata;$/;"	m	struct:xcoff_tdata
maxdata	bfd/libcoff.h	/^  bfd_vma maxdata;$/;"	m	struct:xcoff_tdata
maxdf	sim/common/cgen-accfp.c	/^maxdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
maxdf	sim/common/cgen-fpu.h	/^  DF (*maxdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
maxfd	gdb/linux-fork.c	/^  int maxfd;$/;"	m	struct:fork_info	file:
maximize_rlimit	gdb/testsuite/gdb.base/bigcore.c	/^maximize_rlimit (int resource, const char *prefix)$/;"	f	file:
maximum_ops_per_insn	bfd/dwarf2.c	/^  unsigned char maximum_ops_per_insn;$/;"	m	struct:line_head	file:
maxluhrec	include/vms/lbr.h	/^  unsigned char maxluhrec[2];$/;"	m	struct:vms_lhd
maxmap	intl/localealias.c	/^static size_t maxmap;$/;"	v	file:
maxops	include/opcode/tic54x.h	/^  int minops, maxops; \/* min\/max operand count *\/$/;"	m	struct:_template
maxpagesize	bfd/elf-bfd.h	/^  bfd_vma maxpagesize;$/;"	m	struct:elf_backend_data
maxprot	bfd/mach-o.h	/^  unsigned long maxprot;	\/* Maximum permitted protection.  *\/$/;"	m	struct:bfd_mach_o_segment_command
maxprot	include/mach-o/external.h	/^  unsigned char maxprot[4];     \/* Maximum permitted vm protection.  *\/$/;"	m	struct:mach_o_segment_command_32_external
maxprot	include/mach-o/external.h	/^  unsigned char maxprot[4];     \/* Maximum permitted vm protection.  *\/$/;"	m	struct:mach_o_segment_command_64_external
maxprot	libiberty/simple-object-mach-o.c	/^  unsigned char maxprot[4];	\/* Maximum permitted vmem protection.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
maxprot	libiberty/simple-object-mach-o.c	/^  unsigned char maxprot[4];	\/* Maximum permitted vmem protection.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
maxs	gdb/gnulib/import/alloca.c	/^    long maxs;                  \/* Maximum number of stack segments so far.  *\/$/;"	m	struct:stk_stat	file:
maxs	libiberty/alloca.c	/^    long maxs;			\/* Maximum number of stack segments so far.  *\/$/;"	m	struct:stk_stat	file:
maxsf	sim/common/cgen-accfp.c	/^maxsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
maxsf	sim/common/cgen-fpu.h	/^  SF (*maxsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
maxstack	bfd/libcoff-in.h	/^  bfd_vma maxstack;$/;"	m	struct:xcoff_tdata
maxstack	bfd/libcoff.h	/^  bfd_vma maxstack;$/;"	m	struct:xcoff_tdata
maxtf	sim/common/cgen-fpu.h	/^  TF (*maxtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
maxxf	sim/common/cgen-fpu.h	/^  XF (*maxxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
may_be_inlined	gdb/dwarf2read.c	/^    unsigned int may_be_inlined : 1;$/;"	m	struct:allocate_on_obstack	file:
may_have_copyright_notice	gdb/copyright.py	/^def may_have_copyright_notice(filename):$/;"	f
may_insert_breakpoints	gdb/target.c	/^int may_insert_breakpoints = 1;$/;"	v
may_insert_breakpoints_1	gdb/target.c	/^static int may_insert_breakpoints_1 = 1;$/;"	v	file:
may_insert_fast_tracepoints	gdb/target.c	/^int may_insert_fast_tracepoints = 1;$/;"	v
may_insert_fast_tracepoints_1	gdb/target.c	/^static int may_insert_fast_tracepoints_1 = 1;$/;"	v	file:
may_insert_tracepoints	gdb/target.c	/^int may_insert_tracepoints = 1;$/;"	v
may_insert_tracepoints_1	gdb/target.c	/^static int may_insert_tracepoints_1 = 1;$/;"	v	file:
may_range_step	gdb/gdbthread.h	/^  int may_range_step;$/;"	m	struct:thread_control_state
may_stop	gdb/target.c	/^int may_stop = 1;$/;"	v
may_stop_1	gdb/target.c	/^static int may_stop_1 = 1;$/;"	v	file:
may_use_rel_p	bfd/elf-bfd.h	/^  unsigned may_use_rel_p : 1;$/;"	m	struct:elf_backend_data
may_use_rela_p	bfd/elf-bfd.h	/^  unsigned may_use_rela_p : 1;$/;"	m	struct:elf_backend_data
may_wildcard_vcont	gdb/remote.c	/^  bool may_wildcard_vcont = true;$/;"	m	struct:private_inferior	file:
may_write_memory	gdb/target.c	/^int may_write_memory = 1;$/;"	v
may_write_memory_1	gdb/target.c	/^static int may_write_memory_1 = 1;$/;"	v	file:
may_write_registers	gdb/target.c	/^int may_write_registers = 1;$/;"	v
may_write_registers_1	gdb/target.c	/^static int may_write_registers_1 = 1;$/;"	v	file:
maybe_add_address	gdb/linespec.c	/^maybe_add_address (htab_t set, struct program_space *pspace, CORE_ADDR addr)$/;"	f	file:
maybe_add_completion	gdb/completer.c	/^completion_tracker::maybe_add_completion$/;"	f	class:completion_tracker
maybe_add_partial_symtab_filename	gdb/symtab.c	/^maybe_add_partial_symtab_filename (const char *filename, const char *fullname,$/;"	f	file:
maybe_add_script_file	gdb/auto-load.c	/^maybe_add_script_file (struct auto_load_pspace_info *pspace_info, int loaded,$/;"	f	file:
maybe_add_script_text	gdb/auto-load.c	/^maybe_add_script_text (struct auto_load_pspace_info *pspace_info,$/;"	f	file:
maybe_adjust_record_pointer_for_object	bfd/vms-alpha.c	/^maybe_adjust_record_pointer_for_object (bfd *abfd)$/;"	f	file:
maybe_attach_thread	gdb/gdbserver/thread-db.c	/^maybe_attach_thread (const td_thrhandle_t *th_p, td_thrinfo_t *ti_p,$/;"	f	file:
maybe_clear_ignore_sigint	gdb/linux-nat.c	/^maybe_clear_ignore_sigint (struct lwp_info *lp)$/;"	f	file:
maybe_collect	gdb/minsyms.c	/^found_minimal_symbols::maybe_collect (const char *sfile,$/;"	f	class:found_minimal_symbols
maybe_const_expr	gdb/ax-gdb.c	/^maybe_const_expr (union exp_element **pc)$/;"	f	file:
maybe_disable_address_space_randomization	gdb/nat/linux-personality.c	/^maybe_disable_address_space_randomization (int disable_randomization)$/;"	f	class:maybe_disable_address_space_randomization
maybe_disable_address_space_randomization	gdb/nat/linux-personality.h	/^class maybe_disable_address_space_randomization$/;"	c
maybe_emphasize_input	readline/examples/rlfe/rlfe.c	/^static void maybe_emphasize_input (int on)$/;"	f	file:
maybe_empty_object	include/obstack.h	/^  unsigned maybe_empty_object : 1; \/* There is a possibility that the current$/;"	m	struct:obstack
maybe_expand	gdb/macroexp.c	/^maybe_expand (struct macro_buffer *dest,$/;"	f	file:
maybe_expr_list	gdb/rust-exp.y	/^maybe_expr_list:$/;"	l
maybe_function_sym	bfd/elf-bfd.h	/^  bfd_size_type (*maybe_function_sym) (const asymbol *sym, asection *sec,$/;"	m	struct:elf_backend_data
maybe_get_mem_page	sim/rx/rx.c	/^maybe_get_mem_page (SI tpc)$/;"	f	file:
maybe_hw_step	gdb/gdbserver/linux-low.c	/^maybe_hw_step (struct thread_info *thread)$/;"	f	file:
maybe_init	gdb/symtab.h	/^  void maybe_init (Field &field, Args&&... args) const$/;"	f	class:final
maybe_insert_function	bfd/elf32-spu.c	/^maybe_insert_function (asection *sec,$/;"	f	file:
maybe_local_ifunc_resolver	bfd/elf32-ppc.c	/^  unsigned int maybe_local_ifunc_resolver:1;$/;"	m	struct:ppc_elf_link_hash_table	file:
maybe_local_ifunc_resolver	bfd/elf64-ppc.c	/^  unsigned int maybe_local_ifunc_resolver:1;$/;"	m	struct:ppc_link_hash_table	file:
maybe_mark_cloexec	gdb/common/filestuff.c	/^maybe_mark_cloexec (int fd)$/;"	f	file:
maybe_move_out_of_jump_pad	gdb/gdbserver/linux-low.c	/^maybe_move_out_of_jump_pad (struct lwp_info *lwp, int *wstat)$/;"	f	file:
maybe_needs_stubs	bfd/elf32-spu.c	/^maybe_needs_stubs (asection *input_section)$/;"	f	file:
maybe_negate_by_bytes	gdb/valprint.c	/^maybe_negate_by_bytes (const gdb_byte *bytes, unsigned len,$/;"	f	file:
maybe_new_address_space	gdb/progspace.c	/^maybe_new_address_space (void)$/;"	f
maybe_perform_syscall	sim/msp430/msp430-sim.c	/^maybe_perform_syscall (SIM_DESC sd, int call_addr)$/;"	f	file:
maybe_pop_jump	libiberty/regex.c	/^  maybe_pop_jump,$/;"	e	enum:__anon1180	file:
maybe_print_address	opcodes/riscv-dis.c	/^maybe_print_address (struct riscv_private_data *pd, int base_reg, int offset)$/;"	f	file:
maybe_print_array_index	gdb/valprint.c	/^maybe_print_array_index (struct type *index_type, LONGEST index,$/;"	f
maybe_print_hole	gdb/c-typeprint.c	/^maybe_print_hole (struct ui_file *stream, unsigned int bitpos,$/;"	f	file:
maybe_print_script_not_found_warning	gdb/auto-load.c	/^maybe_print_script_not_found_warning$/;"	f	file:
maybe_print_thread_hit_breakpoint	gdb/breakpoint.c	/^maybe_print_thread_hit_breakpoint (struct ui_out *uiout)$/;"	f
maybe_print_unsupported_script_warning	gdb/auto-load.c	/^maybe_print_unsupported_script_warning$/;"	f	file:
maybe_queue_comp_unit	gdb/dwarf2read.c	/^maybe_queue_comp_unit (struct dwarf2_cu *dependent_cu,$/;"	f	file:
maybe_quit	gdb/utils.c	/^maybe_quit (void)$/;"	f
maybe_remove_breakpoints	gdb/infrun.c	/^maybe_remove_breakpoints (void)$/;"	f
maybe_replace_line	readline/compat.c	/^maybe_replace_line ()$/;"	f
maybe_save_line	readline/compat.c	/^maybe_save_line ()$/;"	f
maybe_say_no_core_file_now	gdb/corelow.c	/^maybe_say_no_core_file_now (int from_tty)$/;"	f	file:
maybe_self_path	gdb/rust-exp.y	/^maybe_self_path:$/;"	l
maybe_set_alignment	gdb/dwarf2read.c	/^maybe_set_alignment (struct dwarf2_cu *cu, struct die_info *die,$/;"	f	file:
maybe_set_textrel	bfd/elf32-arm.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-hppa.c	/^maybe_set_textrel (struct elf_link_hash_entry *eh, void *inf)$/;"	f	file:
maybe_set_textrel	bfd/elf32-lm32.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-m32r.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-metag.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-nds32.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-or1k.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-ppc.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-s390.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-sh.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-tic6x.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf32-tilepro.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elf64-ppc.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
maybe_set_textrel	bfd/elf64-s390.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfnn-aarch64.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfnn-loongarch.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfnn-riscv.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfxx-sparc.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfxx-tilegx.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *info_p)$/;"	f	file:
maybe_set_textrel	bfd/elfxx-x86.c	/^maybe_set_textrel (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
maybe_software_singlestep	gdb/infrun.c	/^maybe_software_singlestep (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
maybe_strip_output	bfd/elf64-ppc.c	/^maybe_strip_output (struct bfd_link_info *info, asection *isec)$/;"	f	file:
maybe_strip_sdasym	bfd/elf32-ppc.c	/^maybe_strip_sdasym (bfd *output_bfd, elf_linker_section_t *lsect)$/;"	f	file:
maybe_thumb_refcount	bfd/elf32-arm.c	/^  bfd_signed_vma maybe_thumb_refcount;$/;"	m	struct:arm_plt_info	file:
maybe_type_list	gdb/rust-exp.y	/^maybe_type_list:$/;"	l
maybe_unpush_target	gdb/inf-child.c	/^inf_child_target::maybe_unpush_target ()$/;"	f	class:inf_child_target
maybe_unsave_line	readline/compat.c	/^maybe_unsave_line ()$/;"	f
maybe_wait_sync_command_done	gdb/top.c	/^maybe_wait_sync_command_done (int was_sync)$/;"	f
maybe_warn_already_logging	gdb/cli/cli-logging.c	/^maybe_warn_already_logging ()$/;"	f	file:
maybe_write_ipa_not_loaded	gdb/gdbserver/tracepoint.c	/^maybe_write_ipa_not_loaded (char *buffer)$/;"	f	file:
maybe_write_ipa_ust_not_loaded	gdb/gdbserver/tracepoint.c	/^maybe_write_ipa_ust_not_loaded (char *buffer)$/;"	f	file:
maybecatstr	bfd/doc/chew.c	/^maybecatstr ()$/;"	f	file:
mayret	gdb/testsuite/gdb.arch/amd64-tailcall-noret.S	/^mayret:$/;"	l
mayret	gdb/testsuite/gdb.arch/amd64-tailcall-noret.c	/^mayret (int x)$/;"	f	file:
mb	opcodes/s12z-dis.c	/^struct mb$/;"	s	file:
mb	readline/rlprivate.h	/^  char mb[MB_LEN_MAX];$/;"	m	struct:__rl_search_context
mbar	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
mbmo	include/vms/dsc.h	/^  unsigned char mbmo[4];$/;"	m	struct:vms_dsc64
mbo	include/vms/dsc.h	/^  unsigned char mbo[2];$/;"	m	struct:vms_dsc64
mbox_address	sim/cris/dv-rv.c	/^  unsigned32 mbox_address;$/;"	m	struct:_hw_rv_device	file:
mbpy_dealloc	gdb/python/py-inferior.c	/^mbpy_dealloc (PyObject *self)$/;"	f	file:
mbpy_str	gdb/python/py-inferior.c	/^mbpy_str (PyObject *self)$/;"	f	file:
mbrlen	readline/rlmbutil.h	64;"	d
mbrtowc	gdb/gnulib/import/mbrtowc.c	/^mbrtowc (wchar_t *pwc, const char *s, size_t n, mbstate_t *ps)$/;"	f
mbrtowc	gdb/gnulib/import/mbrtowc.c	331;"	d	file:
mbrtowc	readline/rlmbutil.h	63;"	d
mbsctl	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 mbsctl, arbstat, mode, fctl;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
mbsinit	gdb/gnulib/import/mbsinit.c	/^mbsinit (const mbstate_t *ps)$/;"	f
mbsrtowcs	gdb/gnulib/import/error.c	41;"	d	file:
mbsrtowcs	gdb/gnulib/import/fnmatch.c	61;"	d	file:
mbsrtowcs	gdb/gnulib/import/mbsrtowcs-impl.h	/^mbsrtowcs (wchar_t *dest, const char **srcp, size_t len, mbstate_t *ps)$/;"	f
mbsrtowcs	readline/rlmbutil.h	61;"	d
mbstate_t	readline/rlmbutil.h	65;"	d
mbz	include/vms/dmt.h	/^  unsigned char mbz[2];$/;"	m	struct:vms_dmt_header
mc	gdb/testsuite/gdb.cp/virtbase.cc	/^namespace mc {$/;"	n	file:
mc_barrier	gdb/testsuite/gdb.python/py-thrhandle.c	/^pthread_barrier_t mc_barrier;$/;"	v
mcalloc	sim/sh/interp.c	/^mcalloc (size_t nmemb, size_t size)$/;"	f	file:
mcalloc	sim/sh/interp.c	1545;"	d	file:
mcf_mask	include/opcode/m68k.h	46;"	d
mcfemac	include/opcode/m68k.h	37;"	d
mcfhwdiv	include/opcode/m68k.h	39;"	d
mcfisa_a	include/opcode/m68k.h	41;"	d
mcfisa_aa	include/opcode/m68k.h	42;"	d
mcfisa_b	include/opcode/m68k.h	43;"	d
mcfisa_c	include/opcode/m68k.h	44;"	d
mcfmac	include/opcode/m68k.h	36;"	d
mcfusp	include/opcode/m68k.h	45;"	d
mcleanup_wrapper	gdb/maint.c	/^mcleanup_wrapper (void)$/;"	f	file:
mclracc_A	sim/frv/profile.h	/^  int mclracc_A;         \/* A field of mclracc.  *\/$/;"	m	struct:__anon247
mclracc_acc	sim/frv/profile.h	/^  int mclracc_acc;       \/* ACC number of register cleared by mclracc.  *\/$/;"	m	struct:__anon247
mcore_coff_howto_table	bfd/coff-mcore.c	/^static reloc_howto_type mcore_coff_howto_table[] =$/;"	v	file:
mcore_coff_reloc_name_lookup	bfd/coff-mcore.c	/^mcore_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mcore_coff_reloc_type_lookup	bfd/coff-mcore.c	/^mcore_coff_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mcore_coff_unsupported_reloc	bfd/coff-mcore.c	/^mcore_coff_unsupported_reloc (bfd * abfd,$/;"	f	file:
mcore_elf_check_relocs	bfd/elf32-mcore.c	/^mcore_elf_check_relocs (bfd * abfd,$/;"	f	file:
mcore_elf_gc_mark_hook	bfd/elf32-mcore.c	/^mcore_elf_gc_mark_hook (asection *sec,$/;"	f	file:
mcore_elf_howto_init	bfd/elf32-mcore.c	/^mcore_elf_howto_init (void)$/;"	f	file:
mcore_elf_howto_raw	bfd/elf32-mcore.c	/^static reloc_howto_type mcore_elf_howto_raw[] =$/;"	v	file:
mcore_elf_howto_table	bfd/elf32-mcore.c	/^static reloc_howto_type * mcore_elf_howto_table [(int) R_MCORE_max];$/;"	v	file:
mcore_elf_info_to_howto	bfd/elf32-mcore.c	/^mcore_elf_info_to_howto (bfd * abfd,$/;"	f	file:
mcore_elf_merge_private_bfd_data	bfd/elf32-mcore.c	/^mcore_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
mcore_elf_reloc_name_lookup	bfd/elf32-mcore.c	/^mcore_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mcore_elf_reloc_type_lookup	bfd/elf32-mcore.c	/^mcore_elf_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mcore_elf_relocate_section	bfd/elf32-mcore.c	/^mcore_elf_relocate_section (bfd * output_bfd,$/;"	f	file:
mcore_elf_set_private_flags	bfd/elf32-mcore.c	/^mcore_elf_set_private_flags (bfd * abfd, flagword flags)$/;"	f	file:
mcore_elf_special_sections	bfd/elf32-mcore.c	/^static const struct bfd_elf_special_section mcore_elf_special_sections[]=$/;"	v	typeref:struct:bfd_elf_special_section	file:
mcore_elf_unsupported_reloc	bfd/elf32-mcore.c	/^mcore_elf_unsupported_reloc (bfd * abfd,$/;"	f	file:
mcore_emit_base_file_entry	bfd/coff-mcore.c	/^mcore_emit_base_file_entry (struct bfd_link_info *info,$/;"	f	file:
mcore_extract_unsigned_integer	sim/mcore/interp.c	/^mcore_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
mcore_hash_table	bfd/coff-mcore.c	/^mcore_hash_table;$/;"	t	typeref:struct:coff_mcore_link_hash_table	file:
mcore_opclass	opcodes/mcore-opc.h	/^mcore_opclass;$/;"	t	typeref:enum:__anon34
mcore_opcode_info	opcodes/mcore-opc.h	/^mcore_opcode_info;$/;"	t	typeref:struct:inst
mcore_pc_get	sim/mcore/interp.c	/^mcore_pc_get (sim_cpu *cpu)$/;"	f	file:
mcore_pc_set	sim/mcore/interp.c	/^mcore_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
mcore_reg_fetch	sim/mcore/interp.c	/^mcore_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mcore_reg_store	sim/mcore/interp.c	/^mcore_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mcore_regset	sim/mcore/sim-main.h	/^struct mcore_regset$/;"	s
mcore_store_unsigned_integer	sim/mcore/interp.c	/^mcore_store_unsigned_integer (unsigned char *addr, int len, unsigned long val)$/;"	f	file:
mcore_table	opcodes/mcore-opc.h	/^const mcore_opcode_info mcore_table[] =$/;"	v
mcr	sim/lm32/dv-lm32uart.c	/^  unsigned char mcr;$/;"	m	struct:lm32uart	file:
mcs	sim/m32c/mem.c	/^mcs (int isput, int bytes)$/;"	f	file:
mcs	sim/rx/mem.c	/^mcs (int isput, int bytes)$/;"	f	file:
mcst48	gdb/testsuite/gdb.disasm/am33.s	/^	mcst48 d1$/;"	d
mcst9	gdb/testsuite/gdb.disasm/am33.s	/^	mcst9 d0$/;"	d
md5_buffer	libiberty/md5.c	/^md5_buffer (const char *buffer, size_t len, void *resblock)$/;"	f
md5_ctx	include/md5.h	/^struct md5_ctx$/;"	s
md5_finish_ctx	libiberty/md5.c	/^md5_finish_ctx (struct md5_ctx *ctx, void *resbuf)$/;"	f
md5_init_ctx	libiberty/md5.c	/^md5_init_ctx (struct md5_ctx *ctx)$/;"	f
md5_process_block	libiberty/md5.c	/^md5_process_block (const void *buffer, size_t len, struct md5_ctx *ctx)$/;"	f
md5_process_bytes	libiberty/md5.c	/^md5_process_bytes (const void *buffer, size_t len, struct md5_ctx *ctx)$/;"	f
md5_read_ctx	libiberty/md5.c	/^md5_read_ctx (const struct md5_ctx *ctx, void *resbuf)$/;"	f
md5_stream	libiberty/md5.c	/^md5_stream (FILE *stream, void *resblock)$/;"	f
md5_uint32	include/md5.h	/^     typedef unsigned long md5_uint32;$/;"	t
md5_uint32	include/md5.h	/^    typedef unsigned short md5_uint32;$/;"	t
md5_uint32	include/md5.h	/^   typedef unsigned int md5_uint32;$/;"	t
md5_uint32	include/md5.h	/^typedef u_int32_t md5_uint32;$/;"	t
md5_uint32	include/md5.h	/^typedef uint32_t md5_uint32;$/;"	t
md5_uintptr	include/md5.h	/^typedef uintptr_t md5_uintptr;$/;"	t
md5_uintptr	include/md5.h	/^typedef unsigned long int md5_uintptr;$/;"	t
md_entries	include/hp-symtab.h	/^  int              md_entries;   \/* # of entries in module look-up table *\/$/;"	m	struct:PXDB_struct
md_entries	include/hp-symtab.h	/^  int           md_entries;   \/* # of entries in module look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
mda_set	sim/rl78/mem.c	/^static int mda_set = 0;$/;"	v	file:
mdebug_build_psymtabs	gdb/mdebugread.c	/^mdebug_build_psymtabs (minimal_symbol_reader &reader,$/;"	f
mdebug_extra_func_info	gdb/mdebugread.h	/^struct mdebug_extra_func_info$/;"	s
mdebug_next_symbol_text	gdb/mdebugread.c	/^mdebug_next_symbol_text (struct objfile *objfile)$/;"	f	file:
mdebug_pending	gdb/mdebugread.c	/^struct mdebug_pending$/;"	s	file:
mdebug_read_symtab	gdb/mdebugread.c	/^mdebug_read_symtab (struct partial_symtab *self, struct objfile *objfile)$/;"	f	file:
mdebug_reg_to_regnum	gdb/mdebugread.c	/^mdebug_reg_to_regnum (struct symbol *sym, struct gdbarch *gdbarch)$/;"	f	file:
mdebug_register_funcs	gdb/mdebugread.c	/^static const struct symbol_register_ops mdebug_register_funcs = {$/;"	v	typeref:struct:symbol_register_ops	file:
mdebug_register_index	gdb/mdebugread.c	/^static int mdebug_register_index;$/;"	v	file:
mdebug_regparm_index	gdb/mdebugread.c	/^static int mdebug_regparm_index;$/;"	v	file:
mdebugread_objfile	gdb/mdebugread.c	/^static struct objfile *mdebugread_objfile;$/;"	v	typeref:struct:objfile	file:
mdebugsect	gdb/elfread.c	/^    asection *mdebugsect;	\/* Section pointer for .mdebug section *\/$/;"	m	struct:elfinfo	file:
mdir_name	gdb/gnulib/import/dirname-lgpl.c	/^mdir_name (char const *file)$/;"	f
mdma_memcpy	sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c	/^void mdma_memcpy (bu32 dst, bu32 src, bu32 size)$/;"	f
mdma_memcpy	sim/testsuite/sim/bfin/mdma-32bit-1d.c	/^void mdma_memcpy (bu32 dst, bu32 src, bu32 size)$/;"	f
mdma_memcpy	sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c	/^void mdma_memcpy (bu32 dst, bu32 src, bu32 size)$/;"	f
mdma_memcpy	sim/testsuite/sim/bfin/mdma-8bit-1d.c	/^void mdma_memcpy (bu32 dst, bu32 src, bu32 size)$/;"	f
mdmx_acc_op	sim/mips/mdmx.c	/^mdmx_acc_op(sim_cpu *cpu,$/;"	f
mdmx_cc_op	sim/mips/mdmx.c	/^mdmx_cc_op(sim_cpu *cpu,$/;"	f
mdmx_cpr_op	sim/mips/mdmx.c	/^mdmx_cpr_op(sim_cpu *cpu,$/;"	f
mdmx_ob	sim/mips/mdmx.c	/^  mdmx_ob,          \/* OB (octal byte) *\/$/;"	e	enum:__anon842	file:
mdmx_pick_op	sim/mips/mdmx.c	/^mdmx_pick_op(sim_cpu *cpu,$/;"	f
mdmx_qh	sim/mips/mdmx.c	/^  mdmx_qh           \/* QH (quad half-word) *\/$/;"	e	enum:__anon842	file:
mdmx_rac_op	sim/mips/mdmx.c	/^mdmx_rac_op(sim_cpu *cpu,$/;"	f
mdmx_round_op	sim/mips/mdmx.c	/^mdmx_round_op(sim_cpu *cpu,$/;"	f
mdmx_shuffle	sim/mips/mdmx.c	/^mdmx_shuffle(sim_cpu *cpu,$/;"	f
mdmx_wach	sim/mips/mdmx.c	/^mdmx_wach(sim_cpu *cpu,$/;"	f
mdmx_wacl	sim/mips/mdmx.c	/^mdmx_wacl(sim_cpu *cpu,$/;"	f
mduc_clock	sim/rl78/mem.c	/^static long long mduc_clock = 0;$/;"	v	file:
me	sim/bfin/dv-bfin_cec.c	/^  struct hw *me;$/;"	m	struct:bfin_cec	typeref:struct:bfin_cec::hw	file:
me	sim/common/hw-events.c	/^  struct hw *me;$/;"	m	struct:hw_event	typeref:struct:hw_event::hw	file:
me	sim/ppc/device.h	/^(device *me);$/;"	v
me	sim/ppc/device.h	/^(device_instance *me);$/;"	v
me	sim/ppc/hw_eeprom.c	/^  device *me;$/;"	m	struct:_hw_eeprom_instance	file:
me	sim/ppc/hw_htab.c	/^  device *me;$/;"	m	struct:_htab_binary_sizes	file:
me	sim/ppc/hw_ide.c	/^  device *me;$/;"	m	struct:_ide_controller	file:
me	sim/ppc/hw_opic.c	/^  device *me; \/* find my way home *\/$/;"	m	struct:_opic_timer	file:
me_module	gdb/mep-tdep.c	/^  CONFIG_ATTR me_module;$/;"	m	struct:gdbarch_tdep	file:
me_module_big_endian	gdb/mep-tdep.c	/^me_module_big_endian (CONFIG_ATTR me_module)$/;"	f	file:
me_module_cop_data_bus_width	gdb/mep-tdep.c	/^me_module_cop_data_bus_width (CONFIG_ATTR me_module)$/;"	f	file:
me_module_name	gdb/mep-tdep.c	/^me_module_name (CONFIG_ATTR me_module)$/;"	f	file:
me_module_opt	gdb/mep-tdep.c	/^me_module_opt (CONFIG_ATTR me_module)$/;"	f	file:
me_module_register_set	gdb/mep-tdep.c	/^me_module_register_set (CONFIG_ATTR me_module,$/;"	f	file:
measure	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def measure(self, func, id):$/;"	m	class:Measure
mec_ersr	sim/erc32/erc32.c	/^static uint32   mec_ersr;	\/* MEC error and status register *\/$/;"	v	file:
mec_ffar	sim/erc32/erc32.c	/^static uint32   mec_ffar;$/;"	v	file:
mec_icr	sim/erc32/erc32.c	/^static uint32   mec_icr;$/;"	v	file:
mec_ifr	sim/erc32/erc32.c	/^static uint32   mec_ifr;$/;"	v	file:
mec_imr	sim/erc32/erc32.c	/^static uint32   mec_imr;$/;"	v	file:
mec_intack	sim/erc32/erc32.c	/^mec_intack(level)$/;"	f	file:
mec_iocr	sim/erc32/erc32.c	/^static uint32   mec_iocr;	\/* MEC IO control register *\/$/;"	v	file:
mec_ipr	sim/erc32/erc32.c	/^static uint32   mec_ipr;$/;"	v	file:
mec_irq	sim/erc32/erc32.c	/^mec_irq(level)$/;"	f	file:
mec_isr	sim/erc32/erc32.c	/^static uint32   mec_isr;$/;"	v	file:
mec_mcr	sim/erc32/erc32.c	/^static uint32   mec_mcr;	\/* MEC control register *\/$/;"	v	file:
mec_memcfg	sim/erc32/erc32.c	/^static uint32   mec_memcfg;	\/* Memory control register *\/$/;"	v	file:
mec_read	sim/erc32/erc32.c	/^mec_read(addr, asi, data)$/;"	f	file:
mec_reset	sim/erc32/erc32.c	/^mec_reset()$/;"	f	file:
mec_sea	sim/erc32/erc32.c	/^static uint32   mec_sea[2];	\/* Write protection end address *\/$/;"	v	file:
mec_sfsr	sim/erc32/erc32.c	/^static uint32   mec_sfsr;$/;"	v	file:
mec_ssa	sim/erc32/erc32.c	/^static uint32   mec_ssa[2];	\/* Write protection start address *\/$/;"	v	file:
mec_tcr	sim/erc32/erc32.c	/^static uint32   mec_tcr;	\/* MEC test comtrol register *\/$/;"	v	file:
mec_wcr	sim/erc32/erc32.c	/^static uint32   mec_wcr;	\/* MEC waitstate register *\/$/;"	v	file:
mec_wpr	sim/erc32/erc32.c	/^static uint32   mec_wpr[2];	\/* Write protection control fields *\/$/;"	v	file:
mec_write	sim/erc32/erc32.c	/^mec_write(addr, data)$/;"	f	file:
mecfgs	opcodes/nfp-dis.c	/^  nfp_priv_mecfg mecfgs[64][12][2];$/;"	m	struct:__anon11	file:
mecparerror	sim/erc32/erc32.c	/^mecparerror()$/;"	f	file:
media_busy	sim/frv/profile.h	/^  int media_busy[4];     \/* Cycles until media unit is available.  *\/$/;"	m	struct:__anon247
medium_frame	gdb/testsuite/gdb.base/stack-checking.c	/^void medium_frame ()$/;"	f
mem	gdb/dwarf2expr.h	/^    } mem;$/;"	m	union:dwarf_expr_piece::__anon1702	typeref:struct:dwarf_expr_piece::__anon1702::__anon1703
mem	gdb/nat/linux-btrace.h	/^  const uint8_t *mem;$/;"	m	struct:perf_event_buffer
mem	gdb/record-full.c	/^    struct record_full_mem_entry mem;$/;"	m	union:record_full_entry::__anon1840	typeref:struct:record_full_entry::__anon1840::record_full_mem_entry	file:
mem	opcodes/i386-opc.h	/^      unsigned int mem:1;$/;"	m	struct:i386_operand_type::__anon69
mem	sim/bfin/dv-bfin_otp.c	/^  bu32 mem[0x200 * 4];$/;"	m	struct:bfin_otp	file:
mem	sim/bfin/machs.c	/^  const struct bfin_memory_layout *mem;$/;"	m	struct:bfin_model_data	typeref:struct:bfin_model_data::bfin_memory_layout	file:
mem	sim/d10v/d10v_sim.h	/^  struct d10v_memory mem;$/;"	m	struct:_state	typeref:struct:_state::d10v_memory
mem	sim/m32c/cpu.h	/^  QI mem;$/;"	m	struct:__anon536
mem	sim/m32c/cpu.h	/^  mem,$/;"	e	enum:__anon535
mem1	gdb/testsuite/gdb.base/memattr.c	/^int mem1[MEMSIZE] = {111, 222, 333, 444, 555};$/;"	v
mem2	gdb/testsuite/gdb.base/memattr.c	/^int mem2[MEMSIZE];$/;"	v
mem2bin	gdb/stubs/ia64vms-stub.c	/^mem2bin (const unsigned char *b, unsigned int len)$/;"	f	file:
mem2hex	gdb/stubs/i386-stub.c	/^mem2hex (mem, buf, count, may_fault)$/;"	f
mem2hex	gdb/stubs/ia64vms-stub.c	/^mem2hex (const unsigned char *b, unsigned int len)$/;"	f	file:
mem2hex	gdb/stubs/m32r-stub.c	/^mem2hex (unsigned char *mem, unsigned char *buf, int count, int may_fault)$/;"	f	file:
mem2hex	gdb/stubs/m68k-stub.c	/^mem2hex (mem, buf, count)$/;"	f
mem2hex	gdb/stubs/sh-stub.c	/^mem2hex (char *mem, char *buf, int count)$/;"	f	file:
mem2hex	gdb/stubs/sparc-stub.c	/^mem2hex (unsigned char *mem, unsigned char *buf, int count, int may_fault)$/;"	f	file:
mem2hex	gdb/tracepoint.c	/^mem2hex (gdb_byte *mem, char *buf, int count)$/;"	f	file:
mem3	gdb/testsuite/gdb.base/memattr.c	/^int mem3[MEMSIZE];$/;"	v
mem4	gdb/testsuite/gdb.base/memattr.c	/^int mem4[MEMSIZE];$/;"	v
mem5	gdb/testsuite/gdb.base/memattr.c	/^int mem5[MEMSIZE];$/;"	v
memAddr	gdb/stubs/sh-stub.c	/^    short *memAddr;$/;"	m	struct:__anon1715	file:
mem_access_mode	gdb/memattr.h	/^enum mem_access_mode$/;"	g
mem_access_width	gdb/memattr.h	/^enum mem_access_width$/;"	g
mem_accprot	sim/erc32/erc32.c	/^static uint32   mem_accprot;	\/* RAM write protection enabled *\/$/;"	v	file:
mem_address	sim/cris/dv-rv.c	/^  unsigned32 mem_address;$/;"	m	struct:_hw_rv_device	file:
mem_alloc	zlib/test/infcover.c	/^local void *mem_alloc(void *mem, unsigned count, unsigned size)$/;"	f
mem_attrib	gdb/memattr.h	/^struct mem_attrib $/;"	s
mem_bfd_iovec_close	gdb/jit.c	/^mem_bfd_iovec_close (struct bfd *abfd, void *stream)$/;"	f	file:
mem_bfd_iovec_open	gdb/jit.c	/^mem_bfd_iovec_open (struct bfd *abfd, void *open_closure)$/;"	f	file:
mem_bfd_iovec_pread	gdb/jit.c	/^mem_bfd_iovec_pread (struct bfd *abfd, void *stream, void *buf,$/;"	f	file:
mem_bfd_iovec_stat	gdb/jit.c	/^mem_bfd_iovec_stat (struct bfd *abfd, void *stream, struct stat *sb)$/;"	f	file:
mem_blockprot	sim/erc32/erc32.c	/^static uint32   mem_blockprot;	\/* RAM block write protection enabled *\/$/;"	v	file:
mem_buf	gdb/gdbserver/server.c	/^static unsigned char *mem_buf;$/;"	v	file:
mem_burst_mask	sim/cris/dv-rv.c	/^  unsigned32 mem_burst_mask;$/;"	m	struct:_hw_rv_device	file:
mem_command	gdb/memattr.c	/^mem_command (const char *args, int from_tty)$/;"	f	file:
mem_content_type	sim/rx/mem.h	/^enum mem_content_type {$/;"	g
mem_count	sim/bfin/machs.c	/^  size_t mem_count;$/;"	m	struct:bfin_model_data	file:
mem_counters	sim/m32c/mem.c	/^static unsigned int mem_counters[2][5];$/;"	v	file:
mem_counters	sim/rx/mem.c	/^static unsigned int mem_counters[2][5];$/;"	v	file:
mem_delete	gdb/memattr.c	/^mem_delete (int num)$/;"	f	file:
mem_df_write	sim/common/cgen-par.h	/^    } mem_df_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon678
mem_di_write	sim/common/cgen-par.h	/^    } mem_di_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon677
mem_disable	gdb/memattr.c	/^mem_disable (int num)$/;"	f	file:
mem_done	zlib/test/infcover.c	/^local void mem_done(z_stream *strm, char *prefix)$/;"	f
mem_enable	gdb/memattr.c	/^mem_enable (int num)$/;"	f	file:
mem_entry_not_accessible	gdb/record-full.c	/^  int mem_entry_not_accessible;$/;"	m	struct:record_full_mem_entry	file:
mem_err	gdb/stubs/i386-stub.c	/^static volatile int mem_err = 0;$/;"	v	file:
mem_err	gdb/stubs/m32r-stub.c	/^static volatile int mem_err = 0;$/;"	v	file:
mem_err	gdb/stubs/sparc-stub.c	/^static volatile int mem_err = 0;$/;"	v	file:
mem_error	sim/aarch64/memory.c	/^mem_error (sim_cpu *cpu, const char *message, uint64_t addr)$/;"	f	file:
mem_fault_routine	gdb/stubs/i386-stub.c	/^static void (*volatile mem_fault_routine) () = NULL;$/;"	v	file:
mem_fault_routine	gdb/stubs/m32r-stub.c	/^static void (*volatile mem_fault_routine) () = 0;$/;"	v	file:
mem_free	zlib/test/infcover.c	/^local void mem_free(void *mem, void *ptr)$/;"	f
mem_get_blk	sim/m32c/mem.c	/^mem_get_blk (int address, void *bufptr, int nbytes)$/;"	f
mem_get_blk	sim/rl78/mem.c	/^mem_get_blk (int address, void *bufptr, int nbytes)$/;"	f
mem_get_blk	sim/rx/mem.c	/^mem_get_blk (int address, void *bufptr, int nbytes)$/;"	f
mem_get_byte	sim/m32c/mem.c	/^mem_get_byte (int address)$/;"	f	file:
mem_get_byte	sim/rl78/mem.c	/^mem_get_byte (int address)$/;"	f	file:
mem_get_byte	sim/rx/mem.c	/^mem_get_byte (unsigned int address)$/;"	f	file:
mem_get_content_type	sim/rx/mem.c	/^mem_get_content_type (int address)$/;"	f
mem_get_hi	sim/m32c/mem.c	/^mem_get_hi (int address)$/;"	f
mem_get_hi	sim/rl78/mem.c	/^mem_get_hi (int address)$/;"	f
mem_get_hi	sim/rx/mem.c	/^mem_get_hi (int address)$/;"	f
mem_get_pc	sim/m32c/mem.c	/^mem_get_pc (void)$/;"	f
mem_get_pc	sim/rl78/mem.c	/^mem_get_pc (int address)$/;"	f
mem_get_pc	sim/rx/mem.c	/^mem_get_pc (int address)$/;"	f
mem_get_psi	sim/m32c/mem.c	/^mem_get_psi (int address)$/;"	f
mem_get_psi	sim/rl78/mem.c	/^mem_get_psi (int address)$/;"	f
mem_get_psi	sim/rx/mem.c	/^mem_get_psi (int address)$/;"	f
mem_get_qi	sim/m32c/mem.c	/^mem_get_qi (int address)$/;"	f
mem_get_qi	sim/rl78/mem.c	/^mem_get_qi (int address)$/;"	f
mem_get_qi	sim/rx/mem.c	/^mem_get_qi (int address)$/;"	f
mem_get_si	sim/m32c/mem.c	/^mem_get_si (int address)$/;"	f
mem_get_si	sim/rl78/mem.c	/^mem_get_si (int address)$/;"	f
mem_get_si	sim/rx/mem.c	/^mem_get_si (int address)$/;"	f
mem_get_val	sim/msp430/msp430-sim.c	/^mem_get_val (SIM_DESC sd, int addr, int bits)$/;"	f	file:
mem_hi_write	sim/common/cgen-par.h	/^    } mem_hi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon675
mem_high	zlib/test/infcover.c	/^local void mem_high(z_stream *strm, char *prefix)$/;"	f
mem_item	zlib/test/infcover.c	/^struct mem_item {$/;"	s	file:
mem_limit	zlib/test/infcover.c	/^local void mem_limit(z_stream *strm, size_t limit)$/;"	f
mem_number	gdb/memattr.c	/^static int mem_number = 0;$/;"	v	file:
mem_ptr	sim/m32c/mem.c	/^mem_ptr (int address)$/;"	f	file:
mem_ptr_action	sim/rx/mem.h	/^enum mem_ptr_action$/;"	g
mem_put_blk	sim/m32c/mem.c	/^mem_put_blk (int address, const void *bufptr, int nbytes)$/;"	f
mem_put_blk	sim/rl78/mem.c	/^mem_put_blk (int address, const void *bufptr, int nbytes)$/;"	f
mem_put_blk	sim/rx/mem.c	/^mem_put_blk (int address, void *bufptr, int nbytes)$/;"	f
mem_put_byte	sim/m32c/mem.c	/^mem_put_byte (int address, unsigned char value)$/;"	f	file:
mem_put_byte	sim/rl78/mem.c	/^mem_put_byte (int address, unsigned char value)$/;"	f	file:
mem_put_byte	sim/rx/mem.c	/^mem_put_byte (unsigned int address, unsigned char value)$/;"	f
mem_put_hi	sim/m32c/mem.c	/^mem_put_hi (int address, unsigned short value)$/;"	f
mem_put_hi	sim/rl78/mem.c	/^mem_put_hi (int address, unsigned short value)$/;"	f
mem_put_hi	sim/rx/mem.c	/^mem_put_hi (int address, unsigned short value)$/;"	f
mem_put_psi	sim/m32c/mem.c	/^mem_put_psi (int address, unsigned long value)$/;"	f
mem_put_psi	sim/rl78/mem.c	/^mem_put_psi (int address, unsigned long value)$/;"	f
mem_put_psi	sim/rx/mem.c	/^mem_put_psi (int address, unsigned long value)$/;"	f
mem_put_qi	sim/m32c/mem.c	/^mem_put_qi (int address, unsigned char value)$/;"	f
mem_put_qi	sim/rl78/mem.c	/^mem_put_qi (int address, unsigned char value)$/;"	f
mem_put_qi	sim/rx/mem.c	/^mem_put_qi (int address, unsigned char value)$/;"	f
mem_put_si	sim/m32c/mem.c	/^mem_put_si (int address, unsigned long value)$/;"	f
mem_put_si	sim/rl78/mem.c	/^mem_put_si (int address, unsigned long value)$/;"	f
mem_put_si	sim/rx/mem.c	/^mem_put_si (int address, unsigned long value)$/;"	f
mem_put_val	sim/msp430/msp430-sim.c	/^mem_put_val (SIM_DESC sd, int addr, int val, int bits)$/;"	f	file:
mem_qi_write	sim/common/cgen-par.h	/^    } mem_qi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon674
mem_ram_size	sim/rl78/mem.c	/^mem_ram_size (int ram_bytes)$/;"	f
mem_ramend	sim/erc32/erc32.c	/^static uint32	mem_ramend;	\/* RAM end *\/$/;"	v	file:
mem_rammask	sim/erc32/erc32.c	/^static uint32	mem_rammask;	\/* RAM address mask *\/$/;"	v	file:
mem_ramr_ws	sim/erc32/erc32.c	/^static uint32   mem_ramr_ws;	\/* RAM read waitstates *\/$/;"	v	file:
mem_ramstart	sim/erc32/erc32.c	/^static uint32	mem_ramstart;	\/* RAM start *\/$/;"	v	file:
mem_ramsz	sim/erc32/erc32.c	/^static uint32   mem_ramsz;	\/* RAM size *\/$/;"	v	file:
mem_ramw_ws	sim/erc32/erc32.c	/^static uint32   mem_ramw_ws;	\/* RAM write waitstates *\/$/;"	v	file:
mem_range	gdb/memrange.h	/^  mem_range (CORE_ADDR start_, int length_)$/;"	f	struct:mem_range
mem_range	gdb/memrange.h	/^struct mem_range$/;"	s
mem_ranges_overlap	gdb/memrange.c	/^mem_ranges_overlap (CORE_ADDR start1, int len1,$/;"	f
mem_rec_count	gdb/aarch64-tdep.c	/^  uint32_t mem_rec_count;              \/* Count of memory records.  *\/$/;"	m	struct:insn_decode_record_t	file:
mem_rec_count	gdb/arm-tdep.c	/^  uint32_t mem_rec_count;       \/* No of mem records.  *\/$/;"	m	struct:insn_decode_record_t	file:
mem_rec_count	gdb/loongarch-tdep.c	/^       uint32_t mem_rec_count;                  \/* Count of memory records.          *\/$/;"	m	struct:insn_decode_record_t	file:
mem_region	gdb/memattr.h	/^  mem_region (CORE_ADDR lo_, CORE_ADDR hi_)$/;"	f	struct:mem_region
mem_region	gdb/memattr.h	/^  mem_region (CORE_ADDR lo_, CORE_ADDR hi_, const mem_attrib &attrib_)$/;"	f	struct:mem_region
mem_region	gdb/memattr.h	/^  mem_region (CORE_ADDR lo_, CORE_ADDR hi_, mem_access_mode mode_)$/;"	f	struct:mem_region
mem_region	gdb/memattr.h	/^struct mem_region $/;"	s
mem_region_list	gdb/memattr.c	/^static std::vector<mem_region> *mem_region_list = &target_mem_region_list;$/;"	v	file:
mem_rom_size	sim/rl78/mem.c	/^mem_rom_size (int rom_bytes)$/;"	f
mem_romr_ws	sim/erc32/erc32.c	/^static uint32   mem_romr_ws;	\/* ROM read waitstates *\/$/;"	v	file:
mem_romsz	sim/erc32/erc32.c	/^static uint32   mem_romsz;	\/* ROM size *\/$/;"	v	file:
mem_romw_ws	sim/erc32/erc32.c	/^static uint32   mem_romw_ws;	\/* ROM write waitstates *\/$/;"	v	file:
mem_safe	gdb/stubs/m32r-stub.c	/^mem_safe (unsigned char *addr)$/;"	f	file:
mem_set_cmdlist	gdb/memattr.c	/^static struct cmd_list_element *mem_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
mem_set_content_range	sim/rx/mem.c	/^mem_set_content_range (int start_address, int end_address, enum mem_content_type type)$/;"	f
mem_set_content_type	sim/rx/mem.c	/^mem_set_content_type (int address, enum mem_content_type type)$/;"	f
mem_set_mirror	sim/rl78/mem.c	/^mem_set_mirror (int rom_base, int ram_base, int length)$/;"	f
mem_set_unaligned_DI	sim/frv/memory.c	/^mem_set_unaligned_DI (SIM_CPU *current_cpu, IADDR pc, SI address, DI value)$/;"	f	file:
mem_set_unaligned_HI	sim/frv/memory.c	/^mem_set_unaligned_HI (SIM_CPU *current_cpu, IADDR pc, SI address, HI value)$/;"	f	file:
mem_set_unaligned_SI	sim/frv/memory.c	/^mem_set_unaligned_SI (SIM_CPU *current_cpu, IADDR pc, SI address, SI value)$/;"	f	file:
mem_setup	zlib/test/infcover.c	/^local void mem_setup(z_stream *strm)$/;"	f
mem_show_cmdlist	gdb/memattr.c	/^static struct cmd_list_element *mem_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
mem_si_write	sim/common/cgen-par.h	/^    } mem_si_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon676
mem_size	sim/arm/wrapper.c	/^static int mem_size = (1 << 21);$/;"	v	file:
mem_size	sim/cris/dv-rv.c	/^  unsigned32 mem_size;$/;"	m	struct:_hw_rv_device	file:
mem_stack_frame_size	gdb/ia64-tdep.c	/^  int mem_stack_frame_size;$/;"	m	struct:ia64_frame_cache	file:
mem_usage_cycles	sim/rx/mem.c	/^mem_usage_cycles (void)$/;"	f
mem_usage_stats	sim/m32c/mem.c	/^mem_usage_stats (void)$/;"	f
mem_usage_stats	sim/rx/mem.c	/^mem_usage_stats ()$/;"	f
mem_use_target	gdb/memattr.c	/^mem_use_target ()$/;"	f	file:
mem_used	zlib/test/infcover.c	/^local void mem_used(z_stream *strm, char *prefix)$/;"	f
mem_xi_write	sim/common/cgen-par.h	/^    } mem_xi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon679
mem_zone	zlib/test/infcover.c	/^struct mem_zone {$/;"	s	file:
memaddr	gdb/guile/scm-disasm.c	/^  bfd_vma memaddr;$/;"	m	struct:gdbscm_disasm_read_data	file:
membar_table	opcodes/sparc-opc.c	/^static arg membar_table[] =$/;"	v	file:
member	bfd/coff-rs6000.c	/^  bfd *member;$/;"	m	struct:member_layout	file:
member	bfd/xcofflink.c	/^  const char *member;$/;"	m	struct:xcoff_import_file	file:
member	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^  int member;$/;"	m	struct:t_struct	file:
member	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^  int member;$/;"	m	union:t_union	file:
member	gdb/testsuite/gdb.trace/unavailable.cc	/^  int member;$/;"	m	struct:small_struct	file:
member	include/hp-symtab.h	/^  unsigned int	 member:    1;  \/* class member function        *\/$/;"	m	struct:quick_procedure
member	readline/histlib.h	57;"	d
member	readline/vi_mode.c	63;"	d	file:
member	sim/igen/filter.c	/^  char *member;$/;"	m	struct:_filter	file:
member_	gdb/testsuite/gdb.cp/converts.cc	/^  int member_;$/;"	m	class:A	file:
member_layout	bfd/coff-rs6000.c	/^struct member_layout$/;"	s	file:
member_layout_init	bfd/coff-rs6000.c	/^member_layout_init (struct member_layout *info, bfd *archive,$/;"	f	file:
member_name	gdb/rs6000-aix-tdep.c	/^  char *member_name;$/;"	m	struct:ld_info	file:
member_name	gdb/solib-aix.c	/^  std::string member_name;$/;"	m	struct:lm_info_base	file:
member_of_B	gdb/testsuite/gdb.cp/hang2.cc	/^  int member_of_B;$/;"	m	struct:B	file:
member_of_B_in_C	gdb/testsuite/gdb.cp/hang.H	/^    int member_of_B_in_C;$/;"	m	struct:C::B
memberc	gdb/testsuite/gdb.trace/collection.c	/^  char   memberc;$/;"	m	struct:TEST_STRUCT	file:
memberc	gdb/testsuite/gdb.trace/unavailable.cc	/^  char   memberc;$/;"	m	struct:TEST_STRUCT	file:
memberd	gdb/testsuite/gdb.trace/collection.c	/^  double memberd;$/;"	m	struct:TEST_STRUCT	file:
memberd	gdb/testsuite/gdb.trace/unavailable.cc	/^  double memberd;$/;"	m	struct:TEST_STRUCT	file:
memberf	gdb/testsuite/gdb.trace/collection.c	/^  float  memberf;$/;"	m	struct:TEST_STRUCT	file:
memberf	gdb/testsuite/gdb.trace/unavailable.cc	/^  float  memberf;$/;"	m	struct:TEST_STRUCT	file:
memberi	gdb/testsuite/gdb.trace/collection.c	/^  int    memberi;$/;"	m	struct:TEST_STRUCT	file:
memberi	gdb/testsuite/gdb.trace/unavailable.cc	/^  int    memberi;$/;"	m	struct:TEST_STRUCT	file:
memberlist	include/hp-symtab.h	/^  dnttpointer memberlist     ;     \/* Ptr to chain of [GEN]FIELDs.  *\/$/;"	m	struct:dntt_type_class
memberlist	include/hp-symtab.h	/^  dnttpointer memberlist     ;     \/* ptr to chain of K_[GEN]FIELDs *\/$/;"	m	struct:dntt_type_template
membership	include/opcode/mips.h	/^  unsigned long membership;$/;"	m	struct:mips_opcode
membuf_object	gdb/python/py-inferior.c	/^} membuf_object;$/;"	t	typeref:struct:__anon2079	file:
membuf_object_type	gdb/python/py-inferior.c	/^PyTypeObject membuf_object_type = {$/;"	v
membus_mask	sim/m32c/reg.c	/^int membus_mask = 0xfffff;$/;"	v
memchr	gdb/gnulib/import/memchr.c	50;"	d	file:
memchr	libiberty/memchr.c	/^memchr (register const PTR src_void, int c, size_t length)$/;"	f
memcmp	libiberty/memcmp.c	/^memcmp (const PTR str1, const PTR str2, size_t count)$/;"	f
memcmp	libiberty/regex.c	161;"	d	file:
memcmp_with_bit_offsets	gdb/value.c	/^memcmp_with_bit_offsets (const gdb_byte *ptr1, size_t offset1_bits,$/;"	f	file:
memcpy	libiberty/md5.c	35;"	d	file:
memcpy	libiberty/memcpy.c	/^memcpy (PTR out, const PTR in, size_t length)$/;"	f
memcpy	libiberty/regex.c	164;"	d	file:
memcycles	sim/mcore/interp.c	/^static int memcycles = 1;$/;"	v	file:
memex	opcodes/rx-decode.c	/^static int memex[4] =$/;"	v	file:
memgr8_names	opcodes/xc16x-desc.h	/^typedef enum memgr8_names {$/;"	g
memmem	gdb/gnulib/import/memmem.c	/^memmem (const void *haystack_start, size_t haystack_len,$/;"	f
memmem	libiberty/memmem.c	/^memmem (const void *haystack, size_t haystack_len, const void *needle,$/;"	f
memmem	libiberty/memmem.c	42;"	d	file:
memmove	libiberty/memmove.c	/^memmove (PTR s1, const PTR s2, size_t n)$/;"	f
memmove	readline/examples/rlfe/rlfe.c	106;"	d	file:
memmove	readline/examples/rlfe/rlfe.c	108;"	d	file:
memmove	readline/examples/rlfe/rlfe.c	111;"	d	file:
memoff	include/coff/xcoff.h	/^  char memoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
memoff	include/coff/xcoff.h	/^  char memoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr
memoized_tmpdir	libiberty/make-temp-file.c	/^static char *memoized_tmpdir;$/;"	v	file:
memop	include/opcode/v850.h	/^  unsigned int memop;$/;"	m	struct:v850_opcode
memopt	sim/common/sim-base.h	/^  sim_memopt *memopt;$/;"	m	struct:__anon638
memory	bfd/bfd-in.h	/^  void *memory;$/;"	m	struct:bfd_hash_table
memory	bfd/bfd-in2.h	/^  void *memory;$/;"	m	struct:bfd
memory	bfd/bfd-in2.h	/^  void *memory;$/;"	m	struct:bfd_hash_table
memory	bfd/ecofflink.c	/^      void * memory;$/;"	m	union:shuffle::__anon1125	file:
memory	bfd/ecofflink.c	/^  struct objalloc *memory;$/;"	m	struct:accumulate	typeref:struct:accumulate::objalloc	file:
memory	gdb/mi/mi-main.h	/^  int memory;$/;"	m	struct:mi_suppress_notification
memory	gdb/riscv-tdep.c	/^  struct riscv_memory_offsets memory;$/;"	m	struct:riscv_call_info	typeref:struct:riscv_call_info::riscv_memory_offsets	file:
memory	gdb/tracepoint.h	/^  std::vector<mem_range> memory;$/;"	m	struct:traceframe_info
memory	sim/h8300/sim-main.h	/^  unsigned char *memory;$/;"	m	struct:_sim_cpu
memory	sim/ppc/corefile.h	/^(core *memory);$/;"	v
memory	sim/ppc/hw_eeprom.c	/^  unsigned8 *memory;$/;"	m	struct:_hw_eeprom_device	file:
memory	sim/ppc/hw_nvram.c	/^  unsigned8 *memory;$/;"	m	struct:_hw_nvram_device	file:
memory	sim/ppc/psim.c	/^  core *memory;$/;"	m	struct:_psim	file:
memory	sim/ppc/vm.h	/^(core *memory);$/;"	v
memory	sim/ppc/vm.h	/^(vm *memory);$/;"	v
memory	sim/rl78/mem.c	/^unsigned char memory[MEM_SIZE];$/;"	v
memory	sim/sh/sim-main.h	/^    unsigned char *memory;$/;"	m	struct:__anon488::__anon489
memory_attributes	gdb/memory-map.c	/^const struct gdb_xml_attribute memory_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
memory_attributes	gdb/tracepoint.c	/^static const struct gdb_xml_attribute memory_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
memory_barrier	gdb/gdbserver/tracepoint.c	1388;"	d	file:
memory_barrier	gdb/gdbserver/tracepoint.c	1390;"	d	file:
memory_bclose	bfd/bfdio.c	/^memory_bclose (struct bfd *abfd)$/;"	f	file:
memory_bflush	bfd/bfdio.c	/^memory_bflush (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
memory_bmmap	bfd/bfdio.c	/^memory_bmmap (bfd *abfd ATTRIBUTE_UNUSED, void *addr ATTRIBUTE_UNUSED,$/;"	f	file:
memory_bread	bfd/bfdio.c	/^memory_bread (bfd *abfd, void *ptr, file_ptr size)$/;"	f	file:
memory_breakpoint_target	gdb/target.h	/^struct memory_breakpoint_target : public BaseTarget$/;"	s
memory_bseek	bfd/bfdio.c	/^memory_bseek (bfd *abfd, file_ptr position, int direction)$/;"	f	file:
memory_bstat	bfd/bfdio.c	/^memory_bstat (bfd *abfd, struct stat *statbuf)$/;"	f	file:
memory_btell	bfd/bfdio.c	/^memory_btell (bfd *abfd)$/;"	f	file:
memory_bwrite	bfd/bfdio.c	/^memory_bwrite (bfd *abfd, const void *ptr, file_ptr size)$/;"	f	file:
memory_changed_handler	gdb/testsuite/gdb.python/py-events.py	/^def memory_changed_handler (event):$/;"	f
memory_children	gdb/memory-map.c	/^const struct gdb_xml_element memory_children[] = {$/;"	v	typeref:struct:gdb_xml_element
memory_dest	sim/rx/rx.c	/^static int memory_dest = 0;$/;"	v	file:
memory_double	gdb/gnulib/import/isnan.c	/^typedef union { DOUBLE value; unsigned int word[NWORDS]; } memory_double;$/;"	t	typeref:union:__anon1807	file:
memory_error	gdb/corefile.c	/^memory_error (enum target_xfer_status err, CORE_ADDR memaddr)$/;"	f
memory_error	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct memory_error$/;"	s	file:
memory_error	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct memory_error$/;"	s	file:
memory_error_and_abort	readline/tilde.c	/^memory_error_and_abort ()$/;"	f	file:
memory_error_and_abort	readline/xmalloc.c	/^memory_error_and_abort (fname)$/;"	f	file:
memory_error_func	include/dis-asm.h	/^  void (*memory_error_func)$/;"	m	struct:disassemble_info
memory_error_message	gdb/corefile.c	/^memory_error_message (enum target_xfer_status err,$/;"	f
memory_error_symbol	gdb/guile/scm-exception.c	/^static SCM memory_error_symbol;$/;"	v	file:
memory_fill	gdb/testsuite/gdb.arch/sparc64-adi.c	/^memory_fill (char *addr, size_t size, int pattern)$/;"	f	file:
memory_full	gdb/gnulib/import/alloca.c	39;"	d	file:
memory_insert_breakpoint	gdb/gdbarch.c	/^  gdbarch_memory_insert_breakpoint_ftype *memory_insert_breakpoint;$/;"	m	struct:gdbarch	file:
memory_insert_breakpoint	gdb/mem-break.c	/^memory_insert_breakpoint (struct target_ops *ops, struct gdbarch *gdbarch,$/;"	f
memory_iread	sim/erc32/erc32.c	/^memory_iread (uint32 addr, uint32 *data, int32 *ws)$/;"	f
memory_latency	sim/frv/cache.h	/^  unsigned memory_latency;    \/* Latency of main memory in cycles.  *\/$/;"	m	struct:__anon244
memory_load_inst	opcodes/microblaze-opcm.h	/^  return_inst, immediate_inst, special_inst, memory_load_inst,$/;"	e	enum:microblaze_instr_type
memory_map	gdb/remote.c	/^remote_target::memory_map ()$/;"	f	class:remote_target
memory_map	gdb/target-delegates.c	/^debug_target::memory_map ()$/;"	f	class:debug_target
memory_map	gdb/target-delegates.c	/^dummy_target::memory_map ()$/;"	f	class:dummy_target
memory_map	gdb/target-delegates.c	/^target_ops::memory_map ()$/;"	f	class:target_ops
memory_map_children	gdb/memory-map.c	/^const struct gdb_xml_element memory_map_children[] = {$/;"	v	typeref:struct:gdb_xml_element
memory_map_elements	gdb/memory-map.c	/^const struct gdb_xml_element memory_map_elements[] = {$/;"	v	typeref:struct:gdb_xml_element
memory_map_end_memory	gdb/memory-map.c	/^memory_map_end_memory (struct gdb_xml_parser *parser,$/;"	f	file:
memory_map_end_property	gdb/memory-map.c	/^memory_map_end_property (struct gdb_xml_parser *parser,$/;"	f	file:
memory_map_parsing_data	gdb/memory-map.c	/^struct memory_map_parsing_data$/;"	s	file:
memory_map_start_memory	gdb/memory-map.c	/^memory_map_start_memory (struct gdb_xml_parser *parser,$/;"	f	file:
memory_map_start_property	gdb/memory-map.c	/^memory_map_start_property (struct gdb_xml_parser *parser,$/;"	f	file:
memory_option_handler	sim/common/sim-memopt.c	/^memory_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
memory_options	sim/common/sim-memopt.c	/^static const OPTION memory_options[] =$/;"	v	file:
memory_packet_config	gdb/remote.c	/^struct memory_packet_config$/;"	s	file:
memory_port_desc	gdb/guile/scm-ports.c	/^static scm_t_bits memory_port_desc;$/;"	v	file:
memory_port_desc_name	gdb/guile/scm-ports.c	/^static \/*const*\/ char memory_port_desc_name[] = "gdb:memory-port";$/;"	v	file:
memory_read	sim/erc32/erc32.c	/^memory_read(asi, addr, data, sz, ws)$/;"	f
memory_read16	sim/m68hc11/sim-main.h	/^memory_read16 (sim_cpu *cpu, uint16 addr)$/;"	f
memory_read8	sim/m68hc11/sim-main.h	/^memory_read8 (sim_cpu *cpu, uint16 addr)$/;"	f
memory_read_packet_config	gdb/remote.c	/^static struct memory_packet_config memory_read_packet_config =$/;"	v	typeref:struct:memory_packet_config	file:
memory_read_result	gdb/target.h	/^  memory_read_result (ULONGEST begin_, ULONGEST end_,$/;"	f	struct:memory_read_result
memory_read_result	gdb/target.h	/^struct memory_read_result$/;"	s
memory_reg_spec	sim/ppc/hw_memory.c	/^} memory_reg_spec;$/;"	t	typeref:struct:_memory_reg_spec	file:
memory_remove_breakpoint	gdb/gdbarch.c	/^  gdbarch_memory_remove_breakpoint_ftype *memory_remove_breakpoint;$/;"	m	struct:gdbarch	file:
memory_remove_breakpoint	gdb/mem-break.c	/^memory_remove_breakpoint (struct target_ops *ops, struct gdbarch *gdbarch,$/;"	f
memory_reservation	sim/ppc/cpu.h	/^} memory_reservation;$/;"	t	typeref:struct:_memory_reservation
memory_resident	include/som/internal.h	/^  unsigned int memory_resident : 1;$/;"	m	struct:som_subspace_dictionary_record
memory_size	sim/h8300/compile.c	/^static int memory_size;$/;"	v	file:
memory_size	sim/h8300/sim-main.h	/^  unsigned long memory_size;$/;"	m	struct:sim_state
memory_size	sim/ppc/emul_bugapi.c	/^  unsigned_word memory_size;$/;"	m	struct:_os_emul_data	file:
memory_size	sim/ppc/emul_chirp.c	/^  unsigned_word memory_size;$/;"	m	struct:_os_emul_data	file:
memory_source	sim/rx/rx.c	/^static int memory_source = 0;$/;"	v	file:
memory_stalls	sim/rx/rx.c	/^static unsigned long long memory_stalls;$/;"	v	file:
memory_store_inst	opcodes/microblaze-opcm.h	/^  memory_store_inst, barrel_shift_inst, anyware_inst$/;"	e	enum:microblaze_instr_type
memory_type_enum	gdb/memory-map.c	/^const struct gdb_xml_enum memory_type_enum[] = {$/;"	v	typeref:struct:gdb_xml_enum
memory_validate_breakpoint	gdb/mem-break.c	/^memory_validate_breakpoint (struct gdbarch *gdbarch,$/;"	f
memory_write	sim/erc32/erc32.c	/^memory_write(asi, addr, data, sz, ws)$/;"	f
memory_write16	sim/m68hc11/sim-main.h	/^memory_write16 (sim_cpu *cpu, uint16 addr, uint16 val)$/;"	f
memory_write8	sim/m68hc11/sim-main.h	/^memory_write8 (sim_cpu *cpu, uint16 addr, uint8 val)$/;"	f
memory_write_packet_config	gdb/remote.c	/^static struct memory_packet_config memory_write_packet_config =$/;"	v	typeref:struct:memory_packet_config	file:
memory_write_request	gdb/target.h	/^  memory_write_request (ULONGEST begin_, ULONGEST end_,$/;"	f	struct:memory_write_request
memory_write_request	gdb/target.h	/^struct memory_write_request$/;"	s
memory_xfer_auxv	gdb/auxv.c	/^memory_xfer_auxv (struct target_ops *ops,$/;"	f
memory_xfer_check_region	gdb/target.c	/^memory_xfer_check_region (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
memory_xfer_partial	gdb/target.c	/^memory_xfer_partial (struct target_ops *ops, enum target_object object,$/;"	f	file:
memory_xfer_partial_1	gdb/target.c	/^memory_xfer_partial_1 (struct target_ops *ops, enum target_object object,$/;"	f	file:
mempcpy	gdb/gnulib/import/filenamecat-lgpl.c	31;"	d	file:
mempcpy	gdb/gnulib/import/getcwd.c	57;"	d	file:
mempcpy	gdb/gnulib/import/mempcpy.c	/^mempcpy (void *dest, const void *src, size_t n)$/;"	f
mempcpy	intl/dcigettext.c	/^mempcpy (dest, src, n)$/;"	f	file:
mempcpy	intl/localealias.c	80;"	d	file:
mempcpy	libiberty/mempcpy.c	/^mempcpy (PTR dst, const PTR src, size_t len)$/;"	f
memrange	gdb/tracepoint.h	/^  memrange ()$/;"	f	struct:memrange
memrange	gdb/tracepoint.h	/^  memrange (int type_, bfd_signed_vma start_, bfd_signed_vma end_)$/;"	f	struct:memrange
memrange	gdb/tracepoint.h	/^struct memrange$/;"	s
memrange_absolute	gdb/tracepoint.c	/^  memrange_absolute = -1$/;"	e	enum:__anon1783	file:
memrange_comp	gdb/tracepoint.c	/^memrange_comp (const memrange &a, const memrange &b)$/;"	f	file:
memraw_stall_count	sim/cris/cris-sim.h	/^  unsigned64 memraw_stall_count;$/;"	m	struct:__anon737
memrchr	gdb/gnulib/import/memrchr.c	37;"	d	file:
memset	libiberty/memset.c	/^memset (PTR dest, register int val, register size_t len)$/;"	f
memsrc_stall_count	sim/cris/cris-sim.h	/^  unsigned64 memsrc_stall_count;$/;"	m	struct:__anon737
memstalls	sim/sh/sim-main.h	/^    int memstalls;$/;"	m	struct:__anon488::__anon489
memtype	include/hp-symtab.h	/^  dnttpointer memtype 	     ;     \/* Type of member.  *\/$/;"	m	struct:dntt_type_ptrmem
memtype	include/hp-symtab.h	/^  dnttpointer memtype 	     ;     \/* Type of member.  *\/$/;"	m	struct:dntt_type_ptrmemfunc
mention	gdb/breakpoint.c	/^mention (struct breakpoint *b)$/;"	f	file:
menu_entry	readline/doc/texi2html	/^sub menu_entry $/;"	s
mep_all_cop_isas_mask	opcodes/mep-opc.c	/^CGEN_ATTR_VALUE_BITSET_TYPE mep_all_cop_isas_mask = {0, 0};$/;"	v
mep_all_core_isas_mask	opcodes/mep-opc.c	/^CGEN_ATTR_VALUE_BITSET_TYPE mep_all_core_isas_mask = {0, 0};$/;"	v
mep_analyze_frame_prologue	gdb/mep-tdep.c	/^mep_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
mep_analyze_prologue	gdb/mep-tdep.c	/^mep_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
mep_break_insn	gdb/mep-tdep.c	/^constexpr gdb_byte mep_break_insn[] = { 0x70, 0x32 };$/;"	v
mep_breakpoint	gdb/mep-tdep.c	/^typedef BP_MANIPULATION (mep_break_insn) mep_breakpoint;$/;"	t	file:
mep_ccr_reggroup	gdb/mep-tdep.c	/^static struct reggroup *mep_ccr_reggroup; \/* coprocessor control *\/$/;"	v	typeref:struct:reggroup	file:
mep_cgen_assemble_insn	opcodes/mep-asm.c	/^mep_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
mep_cgen_build_insn_regex	opcodes/mep-asm.c	/^mep_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
mep_cgen_cpu_close	opcodes/mep-desc.c	/^mep_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
mep_cgen_cpu_open	opcodes/mep-desc.c	/^mep_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
mep_cgen_cpu_open_1	opcodes/mep-desc.c	/^mep_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
mep_cgen_expand_macros_and_parse_operand	opcodes/mep-asm.c	/^mep_cgen_expand_macros_and_parse_operand (CGEN_CPU_DESC cd, int opindex,$/;"	f
mep_cgen_extract_handlers	opcodes/mep-ibld.c	/^cgen_extract_fn * const mep_cgen_extract_handlers[] =$/;"	v
mep_cgen_extract_operand	opcodes/mep-ibld.c	/^mep_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
mep_cgen_get_int_operand	opcodes/mep-ibld.c	/^mep_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mep_cgen_get_vma_operand	opcodes/mep-ibld.c	/^mep_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mep_cgen_hardware_attr_table	opcodes/mep-desc.c	/^const CGEN_ATTR_TABLE mep_cgen_hardware_attr_table[] =$/;"	v
mep_cgen_hw_table	opcodes/mep-desc.c	/^const CGEN_HW_ENTRY mep_cgen_hw_table[] =$/;"	v
mep_cgen_ifield_attr_table	opcodes/mep-desc.c	/^const CGEN_ATTR_TABLE mep_cgen_ifield_attr_table[] =$/;"	v
mep_cgen_ifld_table	opcodes/mep-desc.c	/^const CGEN_IFLD mep_cgen_ifld_table[] =$/;"	v
mep_cgen_init_asm	opcodes/mep-asm.c	/^mep_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
mep_cgen_init_dis	opcodes/mep-dis.c	/^mep_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
mep_cgen_init_ibld_table	opcodes/mep-ibld.c	/^mep_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
mep_cgen_init_opcode_table	opcodes/mep-opc.c	/^mep_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
mep_cgen_insert_handlers	opcodes/mep-ibld.c	/^cgen_insert_fn * const mep_cgen_insert_handlers[] =$/;"	v
mep_cgen_insert_operand	opcodes/mep-ibld.c	/^mep_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
mep_cgen_insn_attr_table	opcodes/mep-desc.c	/^const CGEN_ATTR_TABLE mep_cgen_insn_attr_table[] =$/;"	v
mep_cgen_insn_opcode_table	opcodes/mep-opc.c	/^static const CGEN_OPCODE mep_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
mep_cgen_insn_supported	opcodes/mep-asm.c	57;"	d	file:
mep_cgen_insn_supported	opcodes/mep-opc.c	/^mep_cgen_insn_supported (CGEN_CPU_DESC cd, const CGEN_INSN *insn)$/;"	f
mep_cgen_insn_supported_asm	opcodes/mep-opc.c	/^mep_cgen_insn_supported_asm (CGEN_CPU_DESC cd, const CGEN_INSN *insn)$/;"	f
mep_cgen_insn_table	opcodes/mep-desc.c	/^static const CGEN_IBASE mep_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
mep_cgen_isa_table	opcodes/mep-desc.c	/^static const CGEN_ISA mep_cgen_isa_table[] = {$/;"	v	file:
mep_cgen_mach_table	opcodes/mep-desc.c	/^static const CGEN_MACH mep_cgen_mach_table[] = {$/;"	v	file:
mep_cgen_macro_insn_opcode_table	opcodes/mep-opc.c	/^static const CGEN_OPCODE mep_cgen_macro_insn_opcode_table[] =$/;"	v	file:
mep_cgen_macro_insn_table	opcodes/mep-opc.c	/^static const CGEN_IBASE mep_cgen_macro_insn_table[] =$/;"	v	file:
mep_cgen_operand_attr_table	opcodes/mep-desc.c	/^const CGEN_ATTR_TABLE mep_cgen_operand_attr_table[] =$/;"	v
mep_cgen_operand_table	opcodes/mep-desc.c	/^const CGEN_OPERAND mep_cgen_operand_table[] =$/;"	v
mep_cgen_opval_h_ccr	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_ccr =$/;"	v
mep_cgen_opval_h_ccr_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_ccr_entries[] =$/;"	v	file:
mep_cgen_opval_h_ccr_ivc2	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_ccr_ivc2 =$/;"	v
mep_cgen_opval_h_ccr_ivc2_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_ccr_ivc2_entries[] =$/;"	v	file:
mep_cgen_opval_h_cr	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_cr =$/;"	v
mep_cgen_opval_h_cr64	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_cr64 =$/;"	v
mep_cgen_opval_h_cr64_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_cr64_entries[] =$/;"	v	file:
mep_cgen_opval_h_cr_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_cr_entries[] =$/;"	v	file:
mep_cgen_opval_h_cr_ivc2	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_cr_ivc2 =$/;"	v
mep_cgen_opval_h_cr_ivc2_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_cr_ivc2_entries[] =$/;"	v	file:
mep_cgen_opval_h_csr	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_csr =$/;"	v
mep_cgen_opval_h_csr_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_csr_entries[] =$/;"	v	file:
mep_cgen_opval_h_gpr	opcodes/mep-desc.c	/^CGEN_KEYWORD mep_cgen_opval_h_gpr =$/;"	v
mep_cgen_opval_h_gpr_entries	opcodes/mep-desc.c	/^static CGEN_KEYWORD_ENTRY mep_cgen_opval_h_gpr_entries[] =$/;"	v	file:
mep_cgen_parse_handlers	opcodes/mep-asm.c	/^cgen_parse_fn * const mep_cgen_parse_handlers[] =$/;"	v
mep_cgen_parse_operand	opcodes/mep-asm.c	/^mep_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
mep_cgen_print_handlers	opcodes/mep-dis.c	/^cgen_print_fn * const mep_cgen_print_handlers[] =$/;"	v
mep_cgen_print_operand	opcodes/mep-dis.c	/^mep_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
mep_cgen_rebuild_tables	opcodes/mep-desc.c	/^mep_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
mep_cgen_set_int_operand	opcodes/mep-ibld.c	/^mep_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mep_cgen_set_vma_operand	opcodes/mep-ibld.c	/^mep_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mep_config_index	opcodes/mep-opc.c	/^int mep_config_index = 0;$/;"	v
mep_config_map	opcodes/mep-opc.c	/^mep_config_map_struct mep_config_map[] =$/;"	v
mep_config_map_struct	opcodes/mep-opc.h	/^} mep_config_map_struct;$/;"	t	typeref:struct:__anon23
mep_cr_reggroup	gdb/mep-tdep.c	/^static struct reggroup *mep_cr_reggroup;  \/* coprocessor general-purpose *\/$/;"	v	typeref:struct:reggroup	file:
mep_csr_reggroup	gdb/mep-tdep.c	/^static struct reggroup *mep_csr_reggroup; \/* control\/special *\/$/;"	v	typeref:struct:reggroup	file:
mep_csr_register	gdb/mep-tdep.c	/^struct mep_csr_register$/;"	s	file:
mep_csr_registers	gdb/mep-tdep.c	/^struct mep_csr_register mep_csr_registers[] = {$/;"	v	typeref:struct:mep_csr_register
mep_debug_reg_to_regnum	gdb/mep-tdep.c	/^mep_debug_reg_to_regnum (struct gdbarch *gdbarch, int debug_reg)$/;"	f	file:
mep_dummy_id	gdb/mep-tdep.c	/^mep_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
mep_elf_fake_sections	bfd/elf32-mep.c	/^mep_elf_fake_sections (bfd *		   abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mep_elf_howto_table	bfd/elf32-mep.c	/^static reloc_howto_type mep_elf_howto_table [] =$/;"	v	file:
mep_elf_merge_private_bfd_data	bfd/elf32-mep.c	/^mep_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
mep_elf_object_p	bfd/elf32-mep.c	/^mep_elf_object_p (bfd * abfd)$/;"	f	file:
mep_elf_print_private_bfd_data	bfd/elf32-mep.c	/^mep_elf_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
mep_elf_relocate_section	bfd/elf32-mep.c	/^mep_elf_relocate_section$/;"	f	file:
mep_elf_section_flags	bfd/elf32-mep.c	/^mep_elf_section_flags (flagword * flags, const Elf_Internal_Shdr * hdr)$/;"	f	file:
mep_elf_set_private_flags	bfd/elf32-mep.c	/^mep_elf_set_private_flags (bfd *    abfd,$/;"	f	file:
mep_examine_ivc2_insns	opcodes/mep-dis.c	/^mep_examine_ivc2_insns (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, bfd_vma pc ATTRIBUTE_UNUSED, disassemble_info *info ATTRIBUTE_UNUSED)$/;"	f	file:
mep_examine_vliw32_insns	opcodes/mep-dis.c	/^mep_examine_vliw32_insns (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
mep_examine_vliw64_insns	opcodes/mep-dis.c	/^mep_examine_vliw64_insns (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
mep_extract_return_value	gdb/mep-tdep.c	/^mep_extract_return_value (struct gdbarch *arch,$/;"	f	file:
mep_final_link_relocate	bfd/elf32-mep.c	/^mep_final_link_relocate$/;"	f	file:
mep_frame_align	gdb/mep-tdep.c	/^mep_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
mep_frame_base	gdb/mep-tdep.c	/^mep_frame_base (struct frame_info *this_frame,$/;"	f	file:
mep_frame_prev_register	gdb/mep-tdep.c	/^mep_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mep_frame_this_id	gdb/mep-tdep.c	/^mep_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
mep_frame_unwind	gdb/mep-tdep.c	/^static const struct frame_unwind mep_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
mep_gdb_print_insn	gdb/mep-tdep.c	/^mep_gdb_print_insn (bfd_vma pc, disassemble_info * info)$/;"	f	file:
mep_gdbarch_init	gdb/mep-tdep.c	/^mep_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
mep_get_insn	gdb/mep-tdep.c	/^mep_get_insn (struct gdbarch *gdbarch, CORE_ADDR pc, unsigned long *insn)$/;"	f	file:
mep_info	bfd/elf32-mep.c	/^static struct bfd_link_info *mep_info;$/;"	v	typeref:struct:bfd_link_info	file:
mep_info_to_howto_rela	bfd/elf32-mep.c	/^mep_info_to_howto_rela (bfd *		    abfd,$/;"	f	file:
mep_init_pseudoregister_maps	gdb/mep-tdep.c	/^mep_init_pseudoregister_maps (void)$/;"	f	file:
mep_insn_supported_by_isa	opcodes/mep-opc.c	/^mep_insn_supported_by_isa (const CGEN_INSN *insn, CGEN_ATTR_VALUE_BITSET_TYPE *isa_mask)$/;"	f
mep_ivc2_disassemble_p	opcodes/mep-dis.c	/^static int mep_ivc2_disassemble_p = 0;$/;"	v	file:
mep_ivc2_vliw_disassemble_p	opcodes/mep-dis.c	/^static int mep_ivc2_vliw_disassemble_p = 0;$/;"	v	file:
mep_lookup_global	bfd/elf32-mep.c	/^mep_lookup_global$/;"	f	file:
mep_pc_in_vliw_section	gdb/mep-tdep.c	/^mep_pc_in_vliw_section (CORE_ADDR pc)$/;"	f	file:
mep_print_insn	opcodes/mep-dis.c	/^mep_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)$/;"	f	file:
mep_print_insn_set_ivc2_mode	opcodes/mep-dis.c	/^mep_print_insn_set_ivc2_mode (int ivc2_p, int vliw_p, int cfg_idx)$/;"	f
mep_print_vliw_insns	opcodes/mep-dis.c	/^mep_print_vliw_insns (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info,$/;"	f	file:
mep_prologue	gdb/mep-tdep.c	/^struct mep_prologue$/;"	s	file:
mep_pseudo_cr32_read	gdb/mep-tdep.c	/^mep_pseudo_cr32_read (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_cr32_write	gdb/mep-tdep.c	/^mep_pseudo_cr32_write (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_cr64_read	gdb/mep-tdep.c	/^mep_pseudo_cr64_read (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_cr64_write	gdb/mep-tdep.c	/^mep_pseudo_cr64_write (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_cr_index	gdb/mep-tdep.c	/^mep_pseudo_cr_index (int pseudo)$/;"	f	file:
mep_pseudo_cr_is_float	gdb/mep-tdep.c	/^mep_pseudo_cr_is_float (int pseudo)$/;"	f	file:
mep_pseudo_cr_size	gdb/mep-tdep.c	/^mep_pseudo_cr_size (int pseudo)$/;"	f	file:
mep_pseudo_csr_write	gdb/mep-tdep.c	/^mep_pseudo_csr_write (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_register_read	gdb/mep-tdep.c	/^mep_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_register_write	gdb/mep-tdep.c	/^mep_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
mep_pseudo_to_raw	gdb/mep-tdep.c	/^static int mep_pseudo_to_raw[MEP_NUM_REGS];$/;"	v	file:
mep_push_dummy_call	gdb/mep-tdep.c	/^mep_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mep_raw_to_pseudo	gdb/mep-tdep.c	/^static int mep_raw_to_pseudo[MEP_NUM_REGS];$/;"	v	file:
mep_register_name	gdb/mep-tdep.c	/^mep_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f	file:
mep_register_reggroup_p	gdb/mep-tdep.c	/^mep_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
mep_register_type	gdb/mep-tdep.c	/^mep_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
mep_reloc_name_lookup	bfd/elf32-mep.c	/^mep_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
mep_reloc_type_lookup	bfd/elf32-mep.c	/^mep_reloc_type_lookup$/;"	f	file:
mep_return_value	gdb/mep-tdep.c	/^mep_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mep_sdaoff_base	bfd/elf32-mep.c	/^mep_sdaoff_base (bfd_vma ofs)$/;"	f	file:
mep_skip_prologue	gdb/mep-tdep.c	/^mep_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mep_store_return_value	gdb/mep-tdep.c	/^mep_store_return_value (struct gdbarch *arch,$/;"	f	file:
mep_tpoff_base	bfd/elf32-mep.c	/^mep_tpoff_base (bfd_vma ofs)$/;"	f	file:
mep_unwind_pc	gdb/mep-tdep.c	/^mep_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
mep_unwind_sp	gdb/mep-tdep.c	/^mep_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
mep_use_struct_convention	gdb/mep-tdep.c	/^mep_use_struct_convention (struct type *type)$/;"	f	file:
merge	gdb/contrib/cleanup_check.py	/^    def merge(self, other):$/;"	m	class:MasterCleanup
merge_device_file	sim/common/sim-hw.c	/^merge_device_file (struct sim_state *sd,$/;"	f	file:
merge_duplicate_insns	sim/igen/gen.c	/^  merge_duplicate_insns,$/;"	e	enum:__anon562	file:
merge_exidx_entries	bfd/bfd-in.h	/^  int merge_exidx_entries;$/;"	m	struct:elf32_arm_params
merge_exidx_entries	bfd/bfd-in2.h	/^  int merge_exidx_entries;$/;"	m	struct:elf32_arm_params
merge_global_got	bfd/elf64-ppc.c	/^merge_global_got (struct elf_link_hash_entry *h, void *inf ATTRIBUTE_UNUSED)$/;"	f	file:
merge_gnu_properties	bfd/elf-bfd.h	/^  bfd_boolean (*merge_gnu_properties) (struct bfd_link_info *, bfd *,$/;"	m	struct:elf_backend_data
merge_got_entries	bfd/elf64-ppc.c	/^merge_got_entries (struct got_entry **pent)$/;"	f	file:
merge_info	bfd/elf-bfd.h	/^  void *merge_info;$/;"	m	struct:elf_link_hash_table
merge_sections_remove_hook	bfd/elflink.c	/^merge_sections_remove_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
merge_strings	bfd/merge.c	/^merge_strings (struct sec_merge_info *sinfo)$/;"	f	file:
merge_symbol	bfd/elf-bfd.h	/^  bfd_boolean (*merge_symbol) (struct elf_link_hash_entry *,$/;"	m	struct:elf_backend_data
merge_symbol_lists	gdb/buildsym.c	/^merge_symbol_lists (struct pending **srclist, struct pending **targetlist)$/;"	f
merge_uploaded_trace_state_variables	gdb/tracepoint.c	/^merge_uploaded_trace_state_variables (struct uploaded_tsv **uploaded_tsvs)$/;"	f
merge_uploaded_tracepoints	gdb/tracepoint.c	/^merge_uploaded_tracepoints (struct uploaded_tp **uploaded_tps)$/;"	f
merged	bfd/elf-bfd.h	/^      unsigned int merged : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
merged_with	bfd/elf-bfd.h	/^	struct eh_cie_fde *merged_with;$/;"	m	union:eh_cie_fde::__anon1036::__anon1038::__anon1039	typeref:struct:eh_cie_fde::__anon1036::__anon1038::__anon1039::eh_cie_fde
message	bfd/plugin.c	/^message (int level ATTRIBUTE_UNUSED,$/;"	f	file:
message	gdb/common/common-exceptions.h	/^  const char *message;$/;"	m	struct:gdb_exception
message	gdb/compile/compile-c-symbols.c	/^  char *message;$/;"	m	struct:symbol_error	file:
message	gdb/ui-out.c	/^ui_out::message (const char *format, ...)$/;"	f	class:ui_out
message	sim/m32c/gdb-if.c	/^  const char *message;$/;"	m	struct:sim_state	file:
message	sim/rl78/gdb-if.c	/^  const char *message;$/;"	m	struct:sim_state	file:
message	sim/rx/gdb-if.c	/^  const char *message;$/;"	m	struct:sim_state	file:
message_symbol	gdb/guile/scm-exception.c	/^static SCM message_symbol;$/;"	v	file:
meta_character_bit	readline/chardefs.h	57;"	d
meta_character_threshold	readline/chardefs.h	55;"	d
meta_mask	include/opcode/metag.h	/^  unsigned int meta_mask;$/;"	m	struct:__anon1253
meta_opcode	include/opcode/metag.h	/^  unsigned int meta_opcode;$/;"	m	struct:__anon1253
metadata_fd	gdb/ctf.c	/^  FILE *metadata_fd;$/;"	m	struct:trace_write_handler	file:
metag_acf	include/opcode/metag.h	/^} metag_acf;$/;"	t	typeref:struct:__anon1252
metag_acftab	include/opcode/metag.h	/^static const metag_acf metag_acftab[] =$/;"	v
metag_add_stub	bfd/elf32-metag.c	/^metag_add_stub (const char *stub_name,$/;"	f	file:
metag_build_one_stub	bfd/elf32-metag.c	/^metag_build_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg ATTRIBUTE_UNUSED)$/;"	f	file:
metag_cond_set_size_bytes	opcodes/metag-dis.c	/^metag_cond_set_size_bytes (unsigned int opcode)$/;"	f
metag_dsp_regtab	include/opcode/metag.h	/^static const metag_reg metag_dsp_regtab[] =$/;"	v
metag_dsp_scondtab	include/opcode/metag.h	/^static const split_condition metag_dsp_scondtab[] =$/;"	v
metag_dsp_tmpl_regtab	include/opcode/metag.h	/^static const metag_reg metag_dsp_tmpl_regtab[2][56] =$/;"	v
metag_elf_hash_entry	bfd/elf32-metag.c	919;"	d	file:
metag_elf_local_got_tls_type	bfd/elf32-metag.c	929;"	d	file:
metag_final_link_relocate	bfd/elf32-metag.c	/^metag_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
metag_fpu_scondtab	include/opcode/metag.h	/^static const split_condition metag_fpu_scondtab[] =$/;"	v
metag_get_set_ext_size_bytes	opcodes/metag-dis.c	/^metag_get_set_ext_size_bytes (unsigned int opcode)$/;"	f
metag_get_set_size_bytes	opcodes/metag-dis.c	/^metag_get_set_size_bytes (unsigned int opcode)$/;"	f
metag_get_stub_entry	bfd/elf32-metag.c	/^metag_get_stub_entry (const asection *input_section,$/;"	f	file:
metag_info_to_howto_rela	bfd/elf32-metag.c	/^metag_info_to_howto_rela (bfd *abfd,$/;"	f	file:
metag_link_hash_newfunc	bfd/elf32-metag.c	/^metag_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
metag_link_hash_table	bfd/elf32-metag.c	915;"	d	file:
metag_optab	include/opcode/metag.h	/^static const insn_template metag_optab[] =$/;"	v
metag_reg	include/opcode/metag.h	/^} metag_reg;$/;"	t	typeref:struct:__anon1251
metag_regtab	include/opcode/metag.h	/^static const metag_reg metag_regtab[] =$/;"	v
metag_reloc_map	bfd/elf32-metag.c	/^static const struct metag_reloc_map metag_reloc_map [] =$/;"	v	typeref:struct:metag_reloc_map	file:
metag_reloc_map	bfd/elf32-metag.c	/^struct metag_reloc_map$/;"	s	file:
metag_reloc_name_lookup	bfd/elf32-metag.c	/^metag_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
metag_reloc_type_lookup	bfd/elf32-metag.c	/^metag_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
metag_reloc_val	bfd/elf32-metag.c	/^  unsigned int metag_reloc_val;$/;"	m	struct:metag_reloc_map	file:
metag_size_one_stub	bfd/elf32-metag.c	/^metag_size_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg ATTRIBUTE_UNUSED)$/;"	f	file:
metag_stub_hash_entry	bfd/elf32-metag.c	922;"	d	file:
metag_stub_hash_lookup	bfd/elf32-metag.c	925;"	d	file:
metag_stub_long_branch	bfd/elf32-metag.c	/^  metag_stub_long_branch,$/;"	e	enum:elf_metag_stub_type	file:
metag_stub_long_branch_shared	bfd/elf32-metag.c	/^  metag_stub_long_branch_shared,$/;"	e	enum:elf_metag_stub_type	file:
metag_stub_name	bfd/elf32-metag.c	/^metag_stub_name (const asection *input_section,$/;"	f	file:
metag_stub_none	bfd/elf32-metag.c	/^  metag_stub_none$/;"	e	enum:elf_metag_stub_type	file:
metag_type_of_stub	bfd/elf32-metag.c	/^metag_type_of_stub (asection *input_sec,$/;"	f	file:
metag_unit	include/opcode/metag.h	/^enum metag_unit$/;"	g
meth	gdb/testsuite/gdb.cp/gdb2384-base.cc	/^base::meth ()$/;"	f	class:base
methcalls	gdb/objc-lang.c	/^static struct objc_methcall methcalls[] = {$/;"	v	typeref:struct:objc_methcall	file:
method	gdb/python/py-record.h	/^  enum record_method method;$/;"	m	struct:__anon2071	typeref:enum:__anon2071::record_method
method	gdb/python/py-record.h	/^  enum record_method method;$/;"	m	struct:__anon2072	typeref:enum:__anon2072::record_method
method	gdb/testsuite/gdb.cp/classes.cc	/^small::method ()$/;"	f	class:small
method	gdb/testsuite/gdb.cp/dispcxx.cc	/^  void method () { }$/;"	f	struct:K
method	gdb/testsuite/gdb.cp/expand-psymtabs-cxx.cc	/^method (long x)$/;"	f
method	gdb/testsuite/gdb.cp/local-static.c	/^S2<T>::method ()$/;"	f	class:T
method	gdb/testsuite/gdb.cp/local-static.c	/^S::method () const volatile$/;"	f	class:S
method	gdb/testsuite/gdb.cp/local-static.c	/^S::method () const$/;"	f	class:S
method	gdb/testsuite/gdb.cp/local-static.c	/^S::method () volatile$/;"	f	class:S
method	gdb/testsuite/gdb.cp/local-static.c	/^S::method ()$/;"	f	class:S
method	gdb/testsuite/gdb.cp/m-static.cc	/^  long method ()$/;"	f	class:gnu_obj_1
method	gdb/testsuite/gdb.cp/method2.cc	/^A::method ()$/;"	f	class:A
method	gdb/testsuite/gdb.cp/method2.cc	/^A::method (A* a)$/;"	f	class:A
method	gdb/testsuite/gdb.cp/method2.cc	/^A::method (int a)$/;"	f	class:A
method	gdb/testsuite/gdb.cp/misc.cc	/^small::method ()$/;"	f	class:small
method	gdb/testsuite/gdb.cp/non-trivial-retval.cc	/^C::method ()$/;"	f	class:C
method	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  double method(void) { return 23.0; }$/;"	f	class:Holder
method	gdb/testsuite/gdb.cp/templates.cc	/^template<class C> int FunctionArg<C>::method(Empty<void (FunctionArg<C>)> &arg)$/;"	f	class:FunctionArg
method	sim/ppc/device_table.h	/^  device_instance_method *method;$/;"	m	struct:_device_instance_methods
method	zlib/contrib/minizip/zip.c	/^    int  method;                \/* compression method of file currenty wr.*\/$/;"	m	struct:__anon991	file:
method	zlib/deflate.h	/^    Byte  method;        \/* can only be DEFLATED *\/$/;"	m	struct:internal_state
method1	gdb/testsuite/gdb.cp/psmang1.cc	/^s::method1 ()$/;"	f	class:s
method2	gdb/testsuite/gdb.cp/psmang2.cc	/^s::method2 (void)$/;"	f	class:s
method_exp	gdb/go-exp.y	/^method_exp: PACKAGENAME '.' name '.' name$/;"	l
method_list	gdb/dwarf2read.c	/^  std::vector<delayed_method_info> method_list;$/;"	m	struct:dwarf2_cu	file:
method_name_from_physname	gdb/cp-support.c	/^method_name_from_physname (const char *physname)$/;"	f
method_ptr_size	gdb/cp-abi.h	/^  int (*method_ptr_size) (struct type *);$/;"	m	struct:cp_abi_ops
method_ptr_to_value	gdb/cp-abi.h	/^  struct value * (*method_ptr_to_value) (struct value **,$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::method_ptr_to_value
methods	gdb/objc-lang.c	/^  CORE_ADDR methods;$/;"	m	struct:objc_class	file:
methods	sim/ppc/device_table.h	/^  const device_instance_methods *methods;$/;"	m	struct:_device_instance_callbacks
mf	sim/mips/sim-main.h	/^  hilo_access mf;$/;"	m	struct:_hilo_history
mf1	gdb/testsuite/gdb.cp/ref-params.cc	/^int mf1(OtherParent& R)$/;"	f
mf1	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^mf1 (OtherParent &&R)$/;"	f
mf16	sim/h8300/writecode.c	/^char mf16[] = "goto movflags16;";$/;"	v
mf2	gdb/testsuite/gdb.cp/ref-params.cc	/^int mf2(MultiChild& C)$/;"	f
mf2	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^mf2 (MultiChild &&C)$/;"	f
mf8	sim/h8300/writecode.c	/^char mf8[] = "goto movflags8;";$/;"	v
mfcone	libdecnumber/decContext.c	/^static	const  Int mfcone=1;		     \/* constant 1 *\/$/;"	v	file:
mfctop	libdecnumber/decContext.c	/^static	const  Flag *mfctop=(const Flag *)&mfcone; \/* -> top byte *\/$/;"	v	file:
mfile_name_concat	gdb/gnulib/import/filenamecat-lgpl.c	/^mfile_name_concat (char const *dir, char const *abase, char **base_in_result)$/;"	f
mfloat	include/opcode/m68k.h	55;"	d
mfree	sim/sh/interp.c	1543;"	d	file:
mfree	sim/sh/interp.c	1546;"	d	file:
mfs	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
mget_mset_addr_str	opcodes/metag-dis.c	/^mget_mset_addr_str (char *buf, unsigned int buf_size,$/;"	f	file:
mginfo	gdb/symtab.h	/^  struct general_symbol_info mginfo;$/;"	m	struct:minimal_symbol	typeref:struct:minimal_symbol::general_symbol_info
mh_com	include/os9k.h	/^typedef struct mh_com$/;"	s
mh_com	include/os9k.h	/^} mh_com,*Mh_com;$/;"	t	typeref:struct:mh_com
mh_config	include/os9k.h	/^typedef mh_com *Mh_config, mh_config;$/;"	t
mh_data	include/os9k.h	/^typedef mh_com *Mh_data,mh_data;$/;"	t
mh_dev	include/os9k.h	/^typedef	mh_com *Mh_dev,mh_dev;$/;"	t
mh_drvr	include/os9k.h	/^typedef mh_com *Mh_drvr,mh_drvr;$/;"	t
mh_exec	include/os9k.h	/^typedef mh_com *Mh_exec,mh_exec;$/;"	t
mh_fman	include/os9k.h	/^typedef mh_com *Mh_fman,mh_fman;$/;"	t
mh_trap	include/os9k.h	/^typedef	mh_com mh_trap, *Mh_trap;$/;"	t
mhd_size	bfd/vms-lib.c	/^  unsigned int mhd_size;$/;"	m	struct:lib_tdata	file:
mhdusz	include/vms/lbr.h	/^  unsigned char mhdusz;$/;"	m	struct:vms_lhd
mi_about_to_proceed	gdb/mi/mi-interp.c	/^mi_about_to_proceed (void)$/;"	f	file:
mi_all_values	gdb/mi/mi-parse.c	/^static const char mi_all_values[] = "--all-values";$/;"	v	file:
mi_apply_ext_lang_frame_filter	gdb/mi/mi-cmd-stack.c	/^mi_apply_ext_lang_frame_filter (struct frame_info *frame,$/;"	f	file:
mi_argv_to_format	gdb/mi/mi-cmd-break.c	/^mi_argv_to_format (char **argv, int argc)$/;"	f	file:
mi_async	gdb/mi/mi-main.c	/^static int mi_async = 0;$/;"	v	file:
mi_async_1	gdb/mi/mi-main.c	/^static int mi_async_1 = 0;$/;"	v	file:
mi_async_p	gdb/mi/mi-main.c	/^mi_async_p (void)$/;"	f
mi_breakpoint_created	gdb/mi/mi-interp.c	/^mi_breakpoint_created (struct breakpoint *b)$/;"	f	file:
mi_breakpoint_deleted	gdb/mi/mi-interp.c	/^mi_breakpoint_deleted (struct breakpoint *b)$/;"	f	file:
mi_breakpoint_modified	gdb/mi/mi-interp.c	/^mi_breakpoint_modified (struct breakpoint *b)$/;"	f	file:
mi_breakpoint_observers_installed	gdb/mi/mi-cmd-break.c	/^static int mi_breakpoint_observers_installed;$/;"	v	file:
mi_can_breakpoint_notify	gdb/mi/mi-cmd-break.c	/^static int mi_can_breakpoint_notify;$/;"	v	file:
mi_catch_load_unload	gdb/mi/mi-cmd-catch.c	/^mi_catch_load_unload (int load, char *argv[], int argc)$/;"	f	file:
mi_cli	gdb/mi/mi-cmds.h	/^struct mi_cli$/;"	s
mi_cmd	gdb/mi/mi-cmds.h	/^struct mi_cmd$/;"	s
mi_cmd_ada_task_info	gdb/mi/mi-main.c	/^mi_cmd_ada_task_info (const char *command, char **argv, int argc)$/;"	f
mi_cmd_add_inferior	gdb/mi/mi-main.c	/^mi_cmd_add_inferior (const char *command, char **argv, int argc)$/;"	f
mi_cmd_argv_ftype	gdb/mi/mi-cmds.h	/^typedef void (mi_cmd_argv_ftype) (const char *command, char **argv, int argc);$/;"	t
mi_cmd_break_commands	gdb/mi/mi-cmd-break.c	/^mi_cmd_break_commands (const char *command, char **argv, int argc)$/;"	f
mi_cmd_break_insert	gdb/mi/mi-cmd-break.c	/^mi_cmd_break_insert (const char *command, char **argv, int argc)$/;"	f
mi_cmd_break_insert_1	gdb/mi/mi-cmd-break.c	/^mi_cmd_break_insert_1 (int dprintf, const char *command, char **argv, int argc)$/;"	f	file:
mi_cmd_break_passcount	gdb/mi/mi-cmd-break.c	/^mi_cmd_break_passcount (const char *command, char **argv, int argc)$/;"	f
mi_cmd_break_watch	gdb/mi/mi-cmd-break.c	/^mi_cmd_break_watch (const char *command, char **argv, int argc)$/;"	f
mi_cmd_catch_assert	gdb/mi/mi-cmd-catch.c	/^mi_cmd_catch_assert (const char *cmd, char *argv[], int argc)$/;"	f
mi_cmd_catch_exception	gdb/mi/mi-cmd-catch.c	/^mi_cmd_catch_exception (const char *cmd, char *argv[], int argc)$/;"	f
mi_cmd_catch_handlers	gdb/mi/mi-cmd-catch.c	/^mi_cmd_catch_handlers (const char *cmd, char *argv[], int argc)$/;"	f
mi_cmd_catch_load	gdb/mi/mi-cmd-catch.c	/^mi_cmd_catch_load (const char *cmd, char *argv[], int argc)$/;"	f
mi_cmd_catch_unload	gdb/mi/mi-cmd-catch.c	/^mi_cmd_catch_unload (const char *cmd, char *argv[], int argc)$/;"	f
mi_cmd_data_evaluate_expression	gdb/mi/mi-main.c	/^mi_cmd_data_evaluate_expression (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_list_changed_registers	gdb/mi/mi-main.c	/^mi_cmd_data_list_changed_registers (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_list_register_names	gdb/mi/mi-main.c	/^mi_cmd_data_list_register_names (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_list_register_values	gdb/mi/mi-main.c	/^mi_cmd_data_list_register_values (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_read_memory	gdb/mi/mi-main.c	/^mi_cmd_data_read_memory (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_read_memory_bytes	gdb/mi/mi-main.c	/^mi_cmd_data_read_memory_bytes (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_write_memory	gdb/mi/mi-main.c	/^mi_cmd_data_write_memory (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_write_memory_bytes	gdb/mi/mi-main.c	/^mi_cmd_data_write_memory_bytes (const char *command, char **argv, int argc)$/;"	f
mi_cmd_data_write_register_values	gdb/mi/mi-main.c	/^mi_cmd_data_write_register_values (const char *command, char **argv, int argc)$/;"	f
mi_cmd_disassemble	gdb/mi/mi-cmd-disas.c	/^mi_cmd_disassemble (const char *command, char **argv, int argc)$/;"	f
mi_cmd_dprintf_insert	gdb/mi/mi-cmd-break.c	/^mi_cmd_dprintf_insert (const char *command, char **argv, int argc)$/;"	f
mi_cmd_enable_frame_filters	gdb/mi/mi-cmd-stack.c	/^mi_cmd_enable_frame_filters (const char *command, char **argv, int argc)$/;"	f
mi_cmd_enable_pretty_printing	gdb/mi/mi-cmd-var.c	/^mi_cmd_enable_pretty_printing (const char *command, char **argv, int argc)$/;"	f
mi_cmd_enable_timings	gdb/mi/mi-main.c	/^mi_cmd_enable_timings (const char *command, char **argv, int argc)$/;"	f
mi_cmd_env_cd	gdb/mi/mi-cmd-env.c	/^mi_cmd_env_cd (const char *command, char **argv, int argc)$/;"	f
mi_cmd_env_dir	gdb/mi/mi-cmd-env.c	/^mi_cmd_env_dir (const char *command, char **argv, int argc)$/;"	f
mi_cmd_env_path	gdb/mi/mi-cmd-env.c	/^mi_cmd_env_path (const char *command, char **argv, int argc)$/;"	f
mi_cmd_env_pwd	gdb/mi/mi-cmd-env.c	/^mi_cmd_env_pwd (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_continue	gdb/mi/mi-main.c	/^mi_cmd_exec_continue (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_finish	gdb/mi/mi-main.c	/^mi_cmd_exec_finish (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_interrupt	gdb/mi/mi-main.c	/^mi_cmd_exec_interrupt (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_jump	gdb/mi/mi-main.c	/^mi_cmd_exec_jump (const char *args, char **argv, int argc)$/;"	f
mi_cmd_exec_next	gdb/mi/mi-main.c	/^mi_cmd_exec_next (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_next_instruction	gdb/mi/mi-main.c	/^mi_cmd_exec_next_instruction (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_return	gdb/mi/mi-main.c	/^mi_cmd_exec_return (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_run	gdb/mi/mi-main.c	/^mi_cmd_exec_run (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_step	gdb/mi/mi-main.c	/^mi_cmd_exec_step (const char *command, char **argv, int argc)$/;"	f
mi_cmd_exec_step_instruction	gdb/mi/mi-main.c	/^mi_cmd_exec_step_instruction (const char *command, char **argv, int argc)$/;"	f
mi_cmd_execute	gdb/mi/mi-main.c	/^mi_cmd_execute (struct mi_parse *parse)$/;"	f	file:
mi_cmd_file_list_exec_source_file	gdb/mi/mi-cmd-file.c	/^mi_cmd_file_list_exec_source_file (const char *command, char **argv, int argc)$/;"	f
mi_cmd_file_list_exec_source_files	gdb/mi/mi-cmd-file.c	/^mi_cmd_file_list_exec_source_files (const char *command, char **argv, int argc)$/;"	f
mi_cmd_file_list_shared_libraries	gdb/mi/mi-cmd-file.c	/^mi_cmd_file_list_shared_libraries (const char *command, char **argv, int argc)$/;"	f
mi_cmd_gdb_exit	gdb/mi/mi-main.c	/^mi_cmd_gdb_exit (const char *command, char **argv, int argc)$/;"	f
mi_cmd_inferior_tty_set	gdb/mi/mi-cmd-env.c	/^mi_cmd_inferior_tty_set (const char *command, char **argv, int argc)$/;"	f
mi_cmd_inferior_tty_show	gdb/mi/mi-cmd-env.c	/^mi_cmd_inferior_tty_show (const char *command, char **argv, int argc)$/;"	f
mi_cmd_info_ada_exceptions	gdb/mi/mi-cmd-info.c	/^mi_cmd_info_ada_exceptions (const char *command, char **argv, int argc)$/;"	f
mi_cmd_info_gdb_mi_command	gdb/mi/mi-cmd-info.c	/^mi_cmd_info_gdb_mi_command (const char *command, char **argv, int argc)$/;"	f
mi_cmd_info_os	gdb/mi/mi-cmd-info.c	/^mi_cmd_info_os (const char *command, char **argv, int argc)$/;"	f
mi_cmd_interpreter_exec	gdb/mi/mi-interp.c	/^mi_cmd_interpreter_exec (const char *command, char **argv, int argc)$/;"	f
mi_cmd_list_features	gdb/mi/mi-main.c	/^mi_cmd_list_features (const char *command, char **argv, int argc)$/;"	f
mi_cmd_list_target_features	gdb/mi/mi-main.c	/^mi_cmd_list_target_features (const char *command, char **argv, int argc)$/;"	f
mi_cmd_list_thread_groups	gdb/mi/mi-main.c	/^mi_cmd_list_thread_groups (const char *command, char **argv, int argc)$/;"	f
mi_cmd_remove_inferior	gdb/mi/mi-main.c	/^mi_cmd_remove_inferior (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_info_depth	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_info_depth (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_info_frame	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_info_frame (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_list_args	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_list_args (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_list_frames	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_list_frames (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_list_locals	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_list_locals (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_list_variables	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_list_variables (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stack_select_frame	gdb/mi/mi-cmd-stack.c	/^mi_cmd_stack_select_frame (const char *command, char **argv, int argc)$/;"	f
mi_cmd_stats	gdb/mi/mi-cmds.c	/^struct mi_cmd_stats$/;"	s	file:
mi_cmd_symbol_list_lines	gdb/mi/mi-symbol-cmds.c	/^mi_cmd_symbol_list_lines (const char *command, char **argv, int argc)$/;"	f
mi_cmd_target_detach	gdb/mi/mi-main.c	/^mi_cmd_target_detach (const char *command, char **argv, int argc)$/;"	f
mi_cmd_target_file_delete	gdb/mi/mi-cmd-target.c	/^mi_cmd_target_file_delete (const char *command, char **argv, int argc)$/;"	f
mi_cmd_target_file_get	gdb/mi/mi-cmd-target.c	/^mi_cmd_target_file_get (const char *command, char **argv, int argc)$/;"	f
mi_cmd_target_file_put	gdb/mi/mi-cmd-target.c	/^mi_cmd_target_file_put (const char *command, char **argv, int argc)$/;"	f
mi_cmd_target_flash_erase	gdb/mi/mi-main.c	/^mi_cmd_target_flash_erase (const char *command, char **argv, int argc)$/;"	f
mi_cmd_thread_info	gdb/mi/mi-main.c	/^mi_cmd_thread_info (const char *command, char **argv, int argc)$/;"	f
mi_cmd_thread_list_ids	gdb/mi/mi-main.c	/^mi_cmd_thread_list_ids (const char *command, char **argv, int argc)$/;"	f
mi_cmd_thread_select	gdb/mi/mi-main.c	/^mi_cmd_thread_select (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_define_variable	gdb/mi/mi-main.c	/^mi_cmd_trace_define_variable (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_find	gdb/mi/mi-main.c	/^mi_cmd_trace_find (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_frame_collected	gdb/mi/mi-main.c	/^mi_cmd_trace_frame_collected (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_list_variables	gdb/mi/mi-main.c	/^mi_cmd_trace_list_variables (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_save	gdb/mi/mi-main.c	/^mi_cmd_trace_save (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_start	gdb/mi/mi-main.c	/^mi_cmd_trace_start (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_status	gdb/mi/mi-main.c	/^mi_cmd_trace_status (const char *command, char **argv, int argc)$/;"	f
mi_cmd_trace_stop	gdb/mi/mi-main.c	/^mi_cmd_trace_stop (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_assign	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_assign (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_create	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_create (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_delete	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_delete (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_evaluate_expression	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_evaluate_expression (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_info_expression	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_info_expression (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_info_num_children	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_info_num_children (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_info_path_expression	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_info_path_expression (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_info_type	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_info_type (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_list_children	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_list_children (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_set_format	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_set_format (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_set_frozen	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_set_frozen (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_set_update_range	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_set_update_range (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_set_visualizer	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_set_visualizer (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_show_attributes	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_show_attributes (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_show_format	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_show_format (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_update	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_update (const char *command, char **argv, int argc)$/;"	f
mi_cmd_var_update	gdb/mi/mi-cmd-var.c	/^struct mi_cmd_var_update$/;"	s	file:
mi_cmd_var_update_iter	gdb/mi/mi-cmd-var.c	/^mi_cmd_var_update_iter (struct varobj *var, void *data_pointer)$/;"	f	file:
mi_cmds	gdb/mi/mi-cmds.c	/^static struct mi_cmd mi_cmds[] =$/;"	v	typeref:struct:mi_cmd	file:
mi_command_param_changed	gdb/mi/mi-interp.c	/^mi_command_param_changed (const char *param, const char *value)$/;"	f	file:
mi_command_type	gdb/mi/mi-parse.h	/^enum mi_command_type$/;"	g
mi_console_file	gdb/mi/mi-console.c	/^mi_console_file::mi_console_file (ui_file *raw, const char *prefix, char quote)$/;"	f	class:mi_console_file
mi_console_file	gdb/mi/mi-console.h	/^class mi_console_file : public ui_file$/;"	c
mi_debug_p	gdb/mi/mi-main.c	/^int mi_debug_p;$/;"	v
mi_execute_async_cli_command	gdb/mi/mi-main.c	/^mi_execute_async_cli_command (const char *cli_command, char **argv, int argc)$/;"	f
mi_execute_cli_command	gdb/mi/mi-main.c	/^mi_execute_cli_command (const char *cmd, int args_p, const char *args)$/;"	f
mi_execute_command	gdb/mi/mi-main.c	/^mi_execute_command (const char *cmd, int from_tty)$/;"	f
mi_execute_command_input_handler	gdb/mi/mi-interp.c	/^mi_execute_command_input_handler (char *cmd)$/;"	f	file:
mi_execute_command_wrapper	gdb/mi/mi-interp.c	/^mi_execute_command_wrapper (const char *cmd)$/;"	f	file:
mi_getopt	gdb/mi/mi-getopt.c	/^mi_getopt (const char *prefix,$/;"	f
mi_getopt_1	gdb/mi/mi-getopt.c	/^mi_getopt_1 (const char *prefix, int argc, char **argv,$/;"	f	file:
mi_getopt_allow_unknown	gdb/mi/mi-getopt.c	/^mi_getopt_allow_unknown (const char *prefix, int argc, char **argv,$/;"	f
mi_inferior_added	gdb/mi/mi-interp.c	/^mi_inferior_added (struct inferior *inf)$/;"	f	file:
mi_inferior_appeared	gdb/mi/mi-interp.c	/^mi_inferior_appeared (struct inferior *inf)$/;"	f	file:
mi_inferior_exit	gdb/mi/mi-interp.c	/^mi_inferior_exit (struct inferior *inf)$/;"	f	file:
mi_inferior_removed	gdb/mi/mi-interp.c	/^mi_inferior_removed (struct inferior *inf)$/;"	f	file:
mi_insert_notify_hooks	gdb/mi/mi-interp.c	/^mi_insert_notify_hooks (void)$/;"	f	file:
mi_interp	gdb/mi/mi-common.h	/^  mi_interp (const char *name)$/;"	f	class:final
mi_interp_factory	gdb/mi/mi-interp.c	/^mi_interp_factory (const char *name)$/;"	f	file:
mi_interp_query_hook	gdb/mi/mi-interp.c	/^mi_interp_query_hook (const char *ctlstr, va_list ap)$/;"	f	file:
mi_load_progress	gdb/mi/mi-main.c	/^mi_load_progress (const char *section_name,$/;"	f
mi_lookup	gdb/mi/mi-cmds.c	/^mi_lookup (const char *command)$/;"	f
mi_memory_changed	gdb/mi/mi-interp.c	/^mi_memory_changed (struct inferior *inferior, CORE_ADDR memaddr,$/;"	f	file:
mi_new_thread	gdb/mi/mi-interp.c	/^mi_new_thread (struct thread_info *t)$/;"	f	file:
mi_no_values	gdb/mi/mi-parse.c	/^static const char mi_no_values[] = "--no-values";$/;"	v	file:
mi_on_end_stepping_range	gdb/mi/mi-interp.c	/^mi_on_end_stepping_range (void)$/;"	f	file:
mi_on_exited	gdb/mi/mi-interp.c	/^mi_on_exited (int exitstatus)$/;"	f	file:
mi_on_no_history	gdb/mi/mi-interp.c	/^mi_on_no_history (void)$/;"	f	file:
mi_on_normal_stop	gdb/mi/mi-interp.c	/^mi_on_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
mi_on_normal_stop_1	gdb/mi/mi-interp.c	/^mi_on_normal_stop_1 (struct bpstats *bs, int print_frame)$/;"	f	file:
mi_on_resume	gdb/mi/mi-interp.c	/^mi_on_resume (ptid_t ptid)$/;"	f	file:
mi_on_resume_1	gdb/mi/mi-interp.c	/^mi_on_resume_1 (struct mi_interp *mi, ptid_t ptid)$/;"	f	file:
mi_on_signal_exited	gdb/mi/mi-interp.c	/^mi_on_signal_exited (enum gdb_signal siggnal)$/;"	f	file:
mi_on_signal_received	gdb/mi/mi-interp.c	/^mi_on_signal_received (enum gdb_signal siggnal)$/;"	f	file:
mi_on_sync_execution_done	gdb/mi/mi-interp.c	/^mi_on_sync_execution_done (void)$/;"	f	file:
mi_opt	gdb/mi/mi-getopt.h	/^struct mi_opt$/;"	s
mi_out_new	gdb/mi/mi-out.c	/^mi_out_new (int mi_version)$/;"	f
mi_out_put	gdb/mi/mi-out.c	/^mi_out_put (ui_out *uiout, struct ui_file *stream)$/;"	f
mi_out_rewind	gdb/mi/mi-out.c	/^mi_out_rewind (ui_out *uiout)$/;"	f
mi_output_running	gdb/mi/mi-interp.c	/^mi_output_running (struct thread_info *thread)$/;"	f	file:
mi_output_solib_attribs	gdb/mi/mi-interp.c	/^mi_output_solib_attribs (ui_out *uiout, struct so_list *solib)$/;"	f
mi_parse	gdb/mi/mi-parse.c	/^mi_parse (const char *cmd, char **token)$/;"	f
mi_parse	gdb/mi/mi-parse.c	/^mi_parse::mi_parse ()$/;"	f	class:mi_parse
mi_parse	gdb/mi/mi-parse.h	/^struct mi_parse$/;"	s
mi_parse_argv	gdb/mi/mi-parse.c	/^mi_parse_argv (const char *args, struct mi_parse *parse)$/;"	f	file:
mi_parse_escape	gdb/mi/mi-parse.c	/^mi_parse_escape (const char **string_ptr)$/;"	f	file:
mi_parse_format	gdb/mi/mi-cmd-var.c	/^mi_parse_format (const char *arg)$/;"	f	file:
mi_parse_print_values	gdb/mi/mi-parse.c	/^mi_parse_print_values (const char *name)$/;"	f
mi_print_breakpoint_for_event	gdb/mi/mi-interp.c	/^mi_print_breakpoint_for_event (struct mi_interp *mi, breakpoint *bp)$/;"	f	file:
mi_print_exception	gdb/mi/mi-main.c	/^mi_print_exception (const char *token, struct gdb_exception exception)$/;"	f	file:
mi_print_timing_maybe	gdb/mi/mi-main.c	/^mi_print_timing_maybe (struct ui_file *file)$/;"	f
mi_print_types	gdb/python/py-framefilter.c	/^enum mi_print_types$/;"	g	file:
mi_print_value_p	gdb/mi/mi-cmd-var.c	/^mi_print_value_p (struct varobj *var, enum print_values print_values)$/;"	f	file:
mi_proceeded	gdb/mi/mi-main.c	/^int mi_proceeded;$/;"	v
mi_record_changed	gdb/mi/mi-interp.c	/^mi_record_changed (struct inferior *inferior, int started, const char *method,$/;"	f	file:
mi_remove_notify_hooks	gdb/mi/mi-interp.c	/^mi_remove_notify_hooks (void)$/;"	f	file:
mi_should_print	gdb/python/py-framefilter.c	/^mi_should_print (struct symbol *sym, enum mi_print_types type)$/;"	f	file:
mi_simple_values	gdb/mi/mi-parse.c	/^static const char mi_simple_values[] = "--simple-values";$/;"	v	file:
mi_solib_loaded	gdb/mi/mi-interp.c	/^mi_solib_loaded (struct so_list *solib)$/;"	f	file:
mi_solib_unloaded	gdb/mi/mi-interp.c	/^mi_solib_unloaded (struct so_list *solib)$/;"	f	file:
mi_suppress_notification	gdb/mi/mi-interp.c	/^struct mi_suppress_notification mi_suppress_notification =$/;"	v	typeref:struct:mi_suppress_notification
mi_suppress_notification	gdb/mi/mi-main.h	/^struct mi_suppress_notification$/;"	s
mi_table	gdb/mi/mi-cmds.c	/^static struct mi_cmd **mi_table;$/;"	v	typeref:struct:mi_cmd	file:
mi_thread_exit	gdb/mi/mi-interp.c	/^mi_thread_exit (struct thread_info *t, int silent)$/;"	f	file:
mi_timestamp	gdb/mi/mi-parse.h	/^struct mi_timestamp$/;"	s
mi_traceframe_changed	gdb/mi/mi-interp.c	/^mi_traceframe_changed (int tfnum, int tpnum)$/;"	f	file:
mi_tsv_created	gdb/mi/mi-interp.c	/^mi_tsv_created (const struct trace_state_variable *tsv)$/;"	f	file:
mi_tsv_deleted	gdb/mi/mi-interp.c	/^mi_tsv_deleted (const struct trace_state_variable *tsv)$/;"	f	file:
mi_tsv_modified	gdb/mi/mi-interp.c	/^mi_tsv_modified (const struct trace_state_variable *tsv)$/;"	f	file:
mi_ui_out	gdb/mi/mi-out.c	/^mi_ui_out::mi_ui_out (int mi_version)$/;"	f	class:mi_ui_out
mi_ui_out	gdb/mi/mi-out.h	/^class mi_ui_out : public ui_out$/;"	c
mi_uiout	gdb/mi/mi-common.h	/^  struct ui_out *mi_uiout;$/;"	m	class:final	typeref:struct:final::ui_out
mi_user_selected_context_changed	gdb/mi/mi-interp.c	/^mi_user_selected_context_changed (user_selected_what selection)$/;"	f	file:
mi_valid_noargs	gdb/mi/mi-getopt.c	/^mi_valid_noargs (const char *prefix, int argc, char **argv) $/;"	f
mi_version	gdb/mi/mi-out.c	/^mi_version (ui_out *uiout)$/;"	f
microblaze-expedite	gdb/features/Makefile	/^microblaze-expedite = r1,rpc$/;"	m
microblaze_alloc_frame_cache	gdb/microblaze-tdep.c	/^microblaze_alloc_frame_cache (void)$/;"	f	file:
microblaze_analyze_prologue	gdb/microblaze-tdep.c	/^microblaze_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc, $/;"	f	file:
microblaze_and	opcodes/microblaze-opcm.h	/^  microblaze_or, microblaze_and, microblaze_xor,$/;"	e	enum:microblaze_instr
microblaze_bfd_write_imm_value_32	bfd/elf32-microblaze.c	/^microblaze_bfd_write_imm_value_32 (bfd *abfd, bfd_byte *bfd_addr, bfd_vma val)$/;"	f	file:
microblaze_bfd_write_imm_value_64	bfd/elf32-microblaze.c	/^microblaze_bfd_write_imm_value_64 (bfd *abfd, bfd_byte *bfd_addr, bfd_vma val)$/;"	f	file:
microblaze_break_insn	gdb/microblaze-tdep.c	/^constexpr gdb_byte microblaze_break_insn[] = MICROBLAZE_BREAKPOINT;$/;"	v
microblaze_breakpoint	gdb/microblaze-tdep.c	/^typedef BP_MANIPULATION (microblaze_break_insn) microblaze_breakpoint;$/;"	t	file:
microblaze_brk	opcodes/microblaze-opcm.h	/^  brld, bra, brad, brald, microblaze_brk, beq, beqd, bne, bned, blt,$/;"	e	enum:microblaze_instr
microblaze_cpu	sim/microblaze/sim-main.h	/^  struct microblaze_regset microblaze_cpu;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::microblaze_regset
microblaze_debug	gdb/microblaze-tdep.c	/^microblaze_debug (const char *fmt, ...)$/;"	f
microblaze_debug_flag	gdb/microblaze-tdep.c	/^static unsigned int microblaze_debug_flag = 0;$/;"	v	file:
microblaze_decode_insn	opcodes/microblaze-dis.c	/^microblaze_decode_insn (long insn, int *rd, int *ra, int *rb, int *immed)$/;"	f
microblaze_dwarf2_reg_to_regnum	gdb/microblaze-tdep.c	/^microblaze_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
microblaze_elf_add_symbol_hook	bfd/elf32-microblaze.c	/^microblaze_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
microblaze_elf_adjust_dynamic_symbol	bfd/elf32-microblaze.c	/^microblaze_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
microblaze_elf_check_relocs	bfd/elf32-microblaze.c	/^microblaze_elf_check_relocs (bfd * abfd,$/;"	f	file:
microblaze_elf_copy_indirect_symbol	bfd/elf32-microblaze.c	/^microblaze_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
microblaze_elf_final_sdp	bfd/elf32-microblaze.c	/^microblaze_elf_final_sdp (struct bfd_link_info *info)$/;"	f	file:
microblaze_elf_finish_dynamic_sections	bfd/elf32-microblaze.c	/^microblaze_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
microblaze_elf_finish_dynamic_symbol	bfd/elf32-microblaze.c	/^microblaze_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
microblaze_elf_gc_mark_hook	bfd/elf32-microblaze.c	/^microblaze_elf_gc_mark_hook (asection *sec,$/;"	f	file:
microblaze_elf_howto_init	bfd/elf32-microblaze.c	/^microblaze_elf_howto_init (void)$/;"	f	file:
microblaze_elf_howto_raw	bfd/elf32-microblaze.c	/^static reloc_howto_type microblaze_elf_howto_raw[] =$/;"	v	file:
microblaze_elf_howto_table	bfd/elf32-microblaze.c	/^static reloc_howto_type * microblaze_elf_howto_table [(int) R_MICROBLAZE_max];$/;"	v	file:
microblaze_elf_info_to_howto	bfd/elf32-microblaze.c	/^microblaze_elf_info_to_howto (bfd * abfd,$/;"	f	file:
microblaze_elf_is_local_label_name	bfd/elf32-microblaze.c	/^microblaze_elf_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
microblaze_elf_link_hash_table_create	bfd/elf32-microblaze.c	/^microblaze_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
microblaze_elf_output_dynamic_relocation	bfd/elf32-microblaze.c	/^microblaze_elf_output_dynamic_relocation (bfd *output_bfd,$/;"	f	file:
microblaze_elf_relax_section	bfd/elf32-microblaze.c	/^microblaze_elf_relax_section (bfd *abfd,$/;"	f	file:
microblaze_elf_reloc_name_lookup	bfd/elf32-microblaze.c	/^microblaze_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
microblaze_elf_reloc_type_lookup	bfd/elf32-microblaze.c	/^microblaze_elf_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
microblaze_elf_relocate_section	bfd/elf32-microblaze.c	/^microblaze_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
microblaze_elf_size_dynamic_sections	bfd/elf32-microblaze.c	/^microblaze_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
microblaze_extract_return_value	gdb/microblaze-tdep.c	/^microblaze_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
microblaze_extract_unsigned_integer	sim/microblaze/interp.c	/^microblaze_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
microblaze_fetch_instruction	gdb/microblaze-tdep.c	/^microblaze_fetch_instruction (CORE_ADDR pc)$/;"	f	file:
microblaze_frame_base	gdb/microblaze-tdep.c	/^static const struct frame_base microblaze_frame_base =$/;"	v	typeref:struct:frame_base	file:
microblaze_frame_base_address	gdb/microblaze-tdep.c	/^microblaze_frame_base_address (struct frame_info *next_frame,$/;"	f	file:
microblaze_frame_cache	gdb/microblaze-tdep.c	/^microblaze_frame_cache (struct frame_info *next_frame, void **this_cache)$/;"	f	file:
microblaze_frame_cache	gdb/microblaze-tdep.h	/^struct microblaze_frame_cache$/;"	s
microblaze_frame_prev_register	gdb/microblaze-tdep.c	/^microblaze_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
microblaze_frame_this_id	gdb/microblaze-tdep.c	/^microblaze_frame_this_id (struct frame_info *next_frame, void **this_cache,$/;"	f	file:
microblaze_frame_unwind	gdb/microblaze-tdep.c	/^static const struct frame_unwind microblaze_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
microblaze_gdbarch_init	gdb/microblaze-tdep.c	/^microblaze_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
microblaze_get_target_address	opcodes/microblaze-dis.c	/^microblaze_get_target_address (long inst, bfd_boolean immfound, int immval,$/;"	f
microblaze_instr	opcodes/microblaze-opcm.h	/^enum microblaze_instr$/;"	g
microblaze_instr_type	opcodes/microblaze-opcm.h	/^enum microblaze_instr_type$/;"	g
microblaze_linux_init_abi	gdb/microblaze-linux-tdep.c	/^microblaze_linux_init_abi (struct gdbarch_info info,$/;"	f	file:
microblaze_linux_memory_remove_breakpoint	gdb/microblaze-linux-tdep.c	/^microblaze_linux_memory_remove_breakpoint (struct gdbarch *gdbarch, $/;"	f	file:
microblaze_linux_sighandler_cache_init	gdb/microblaze-linux-tdep.c	/^microblaze_linux_sighandler_cache_init (const struct tramp_frame *self,$/;"	f	file:
microblaze_linux_sighandler_tramp_frame	gdb/microblaze-linux-tdep.c	/^static struct tramp_frame microblaze_linux_sighandler_tramp_frame = $/;"	v	typeref:struct:tramp_frame	file:
microblaze_linux_sigtramp_cache	gdb/microblaze-linux-tdep.c	/^microblaze_linux_sigtramp_cache (struct frame_info *next_frame,$/;"	f	file:
microblaze_or	opcodes/microblaze-opcm.h	/^  microblaze_or, microblaze_and, microblaze_xor,$/;"	e	enum:microblaze_instr
microblaze_pc_get	sim/microblaze/interp.c	/^microblaze_pc_get (sim_cpu *cpu)$/;"	f	file:
microblaze_pc_set	sim/microblaze/interp.c	/^microblaze_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
microblaze_reg_fetch	sim/microblaze/interp.c	/^microblaze_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
microblaze_reg_store	sim/microblaze/interp.c	/^microblaze_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
microblaze_register_g_packet_guesses	gdb/microblaze-tdep.c	/^microblaze_register_g_packet_guesses (struct gdbarch *gdbarch)$/;"	f	file:
microblaze_register_name	gdb/microblaze-tdep.c	/^microblaze_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
microblaze_register_names	gdb/microblaze-tdep.c	/^static const char *microblaze_register_names[] =$/;"	v	file:
microblaze_register_type	gdb/microblaze-tdep.c	/^microblaze_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
microblaze_regnum	gdb/microblaze-tdep.h	/^enum microblaze_regnum$/;"	g
microblaze_regset	sim/microblaze/sim-main.h	/^ struct microblaze_regset$/;"	s
microblaze_return_value	gdb/microblaze-tdep.c	/^microblaze_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
microblaze_skip_prologue	gdb/microblaze-tdep.c	/^microblaze_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
microblaze_stabs_argument_has_addr	gdb/microblaze-tdep.c	/^microblaze_stabs_argument_has_addr (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
microblaze_store_return_value	gdb/microblaze-tdep.c	/^microblaze_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
microblaze_store_unsigned_integer	sim/microblaze/interp.c	/^microblaze_store_unsigned_integer (unsigned char *addr, int len,$/;"	f	file:
microblaze_unwind_pc	gdb/microblaze-tdep.c	/^microblaze_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
microblaze_xor	opcodes/microblaze-opcm.h	/^  microblaze_or, microblaze_and, microblaze_xor,$/;"	e	enum:microblaze_instr
micromips_ase	opcodes/mips-dis.c	/^static int micromips_ase;$/;"	v	file:
micromips_bc1_pc	gdb/mips-tdep.c	/^micromips_bc1_pc (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
micromips_branch_reloc_p	bfd/elfxx-mips.c	/^micromips_branch_reloc_p (int r_type)$/;"	f	file:
micromips_deal_with_atomic_sequence	gdb/mips-tdep.c	/^micromips_deal_with_atomic_sequence (struct gdbarch *gdbarch,$/;"	f	file:
micromips_decode_imm9	gdb/mips-tdep.c	/^micromips_decode_imm9 (int imm)$/;"	f	file:
micromips_elf64_howto_table_rel	bfd/elf64-mips.c	/^static reloc_howto_type micromips_elf64_howto_table_rel[] =$/;"	v	file:
micromips_elf64_howto_table_rela	bfd/elf64-mips.c	/^static reloc_howto_type micromips_elf64_howto_table_rela[] =$/;"	v	file:
micromips_insn32_o32_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma micromips_insn32_o32_exec_plt0_entry[] =$/;"	v	file:
micromips_insn32_o32_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma micromips_insn32_o32_exec_plt_entry[] =$/;"	v	file:
micromips_insn_at_pc_has_delay_slot	gdb/mips-tdep.c	/^micromips_insn_at_pc_has_delay_slot (struct gdbarch *gdbarch,$/;"	f	file:
micromips_instruction_decode	sim/mips/micromipsrun.c	/^micromips_instruction_decode (SIM_DESC sd, sim_cpu * cpu,$/;"	f
micromips_instruction_has_delay_slot	gdb/mips-tdep.c	/^micromips_instruction_has_delay_slot (ULONGEST insn, int mustbe32)$/;"	f	file:
micromips_instruction_is_compact_branch	gdb/mips-tdep.c	/^micromips_instruction_is_compact_branch (unsigned short insn)$/;"	f	file:
micromips_linux_n32_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame micromips_linux_n32_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
micromips_linux_n64_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame micromips_linux_n64_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
micromips_linux_o32_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame micromips_linux_o32_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
micromips_linux_o32_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame micromips_linux_o32_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
micromips_linux_sigframe_validate	gdb/mips-linux-tdep.c	/^micromips_linux_sigframe_validate (const struct tramp_frame *self,$/;"	f	file:
micromips_next_pc	gdb/mips-tdep.c	/^micromips_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
micromips_o32_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma micromips_o32_exec_plt0_entry[] =$/;"	v	file:
micromips_o32_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma micromips_o32_exec_plt_entry[] =$/;"	v	file:
micromips_op	gdb/mips-tdep.c	1482;"	d	file:
micromips_opcodes	opcodes/micromips-opc.c	/^const struct mips_opcode micromips_opcodes[] =$/;"	v	typeref:struct:mips_opcode
micromips_pc_insn_size	gdb/mips-tdep.c	/^micromips_pc_insn_size (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
micromips_relative_offset10	gdb/mips-tdep.c	/^micromips_relative_offset10 (ULONGEST insn)$/;"	f	file:
micromips_relative_offset16	gdb/mips-tdep.c	/^micromips_relative_offset16 (ULONGEST insn)$/;"	f	file:
micromips_relative_offset7	gdb/mips-tdep.c	/^micromips_relative_offset7 (ULONGEST insn)$/;"	f	file:
micromips_reloc_map	bfd/elf32-mips.c	/^static const struct elf_reloc_map micromips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
micromips_reloc_map	bfd/elf64-mips.c	/^static const struct elf_reloc_map micromips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
micromips_reloc_map	bfd/elfn32-mips.c	/^static const struct elf_reloc_map micromips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
micromips_reloc_p	bfd/elfxx-mips.c	/^micromips_reloc_p (unsigned int r_type)$/;"	f	file:
micromips_reloc_shuffle_p	bfd/elfxx-mips.c	/^micromips_reloc_shuffle_p (unsigned int r_type)$/;"	f	file:
micromips_scan_prologue	gdb/mips-tdep.c	/^micromips_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
micromips_stack_frame_destroyed_p	gdb/mips-tdep.c	/^micromips_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mid	sim/bfin/dv-bfin_trace.c	/^  bool mid;$/;"	m	struct:bfin_trace	file:
middle	bfd/mmo.c	/^    struct mmo_symbol_trie *middle;$/;"	m	struct:mmo_symbol_trie	typeref:struct:mmo_symbol_trie::mmo_symbol_trie	file:
middle	gdb/testsuite/gdb.base/mips_pro.c	/^middle (int x)$/;"	f
middle	gdb/testsuite/gdb.base/nodebug.c	/^middle (int x)$/;"	f	file:
middle	sim/testsuite/sim/bfin/a2.s	/^middle:$/;"	l
middle	sim/testsuite/sim/bfin/a3.s	/^middle:$/;"	l
middle-func	gdb/testsuite/gdb.guile/scm-error-2.scm	/^(define (middle-func x)$/;"	f
middle_endian_convert	bfd/elf32-arc.c	/^middle_endian_convert (bfd_vma insn, bfd_boolean do_it)$/;"	f	file:
middle_func	gdb/testsuite/gdb.python/py-caller-is.c	/^middle_func (void)$/;"	f	file:
mii_find_phy	sim/bfin/dv-bfin_emac.c	/^mii_find_phy (struct hw *me, bu8 addr)$/;"	f	file:
mii_read	sim/bfin/dv-bfin_emac.c	/^mii_read (struct hw *me)$/;"	f	file:
mii_write	sim/bfin/dv-bfin_emac.c	/^mii_write (struct hw *me)$/;"	f	file:
min	bfd/elf32-bfin.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
min	bfd/elf32-frv.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
min	bfd/mach-o.h	/^  unsigned char min;$/;"	m	struct:bfd_mach_o_version_min_command
min	bfd/peXXigen.c	2444;"	d	file:
min	include/fibheap.h	/^  struct fibnode *min;$/;"	m	struct:fibheap	typeref:struct:fibheap::fibnode
min	libiberty/cplus-dem.c	71;"	d	file:
min	libiberty/floatformat.c	395;"	d	file:
min	opcodes/epiphany-asm.c	42;"	d	file:
min	opcodes/epiphany-asm.c	43;"	d	file:
min	opcodes/epiphany-ibld.c	40;"	d	file:
min	opcodes/epiphany-ibld.c	41;"	d	file:
min	opcodes/fr30-asm.c	42;"	d	file:
min	opcodes/fr30-asm.c	43;"	d	file:
min	opcodes/fr30-ibld.c	40;"	d	file:
min	opcodes/fr30-ibld.c	41;"	d	file:
min	opcodes/frv-asm.c	42;"	d	file:
min	opcodes/frv-asm.c	43;"	d	file:
min	opcodes/frv-ibld.c	40;"	d	file:
min	opcodes/frv-ibld.c	41;"	d	file:
min	opcodes/ip2k-asm.c	42;"	d	file:
min	opcodes/ip2k-asm.c	43;"	d	file:
min	opcodes/ip2k-ibld.c	40;"	d	file:
min	opcodes/ip2k-ibld.c	41;"	d	file:
min	opcodes/iq2000-asm.c	42;"	d	file:
min	opcodes/iq2000-asm.c	43;"	d	file:
min	opcodes/iq2000-ibld.c	40;"	d	file:
min	opcodes/iq2000-ibld.c	41;"	d	file:
min	opcodes/lm32-asm.c	42;"	d	file:
min	opcodes/lm32-asm.c	43;"	d	file:
min	opcodes/lm32-ibld.c	40;"	d	file:
min	opcodes/lm32-ibld.c	41;"	d	file:
min	opcodes/m32c-asm.c	42;"	d	file:
min	opcodes/m32c-asm.c	43;"	d	file:
min	opcodes/m32c-ibld.c	40;"	d	file:
min	opcodes/m32c-ibld.c	41;"	d	file:
min	opcodes/m32r-asm.c	42;"	d	file:
min	opcodes/m32r-asm.c	43;"	d	file:
min	opcodes/m32r-ibld.c	40;"	d	file:
min	opcodes/m32r-ibld.c	41;"	d	file:
min	opcodes/mep-asm.c	42;"	d	file:
min	opcodes/mep-asm.c	43;"	d	file:
min	opcodes/mep-ibld.c	40;"	d	file:
min	opcodes/mep-ibld.c	41;"	d	file:
min	opcodes/mt-asm.c	42;"	d	file:
min	opcodes/mt-asm.c	43;"	d	file:
min	opcodes/mt-ibld.c	40;"	d	file:
min	opcodes/mt-ibld.c	41;"	d	file:
min	opcodes/or1k-asm.c	42;"	d	file:
min	opcodes/or1k-asm.c	43;"	d	file:
min	opcodes/or1k-ibld.c	40;"	d	file:
min	opcodes/or1k-ibld.c	41;"	d	file:
min	opcodes/xc16x-asm.c	42;"	d	file:
min	opcodes/xc16x-asm.c	43;"	d	file:
min	opcodes/xc16x-ibld.c	40;"	d	file:
min	opcodes/xc16x-ibld.c	41;"	d	file:
min	opcodes/xstormy16-asm.c	42;"	d	file:
min	opcodes/xstormy16-asm.c	43;"	d	file:
min	opcodes/xstormy16-ibld.c	40;"	d	file:
min	opcodes/xstormy16-ibld.c	41;"	d	file:
min	sim/common/sim-basics.h	52;"	d
min	sim/erc32/func.c	1028;"	d	file:
min2x16	sim/bfin/bfin-sim.c	/^min2x16 (SIM_CPU *cpu, bu32 a, bu32 b)$/;"	f	file:
min32	sim/bfin/bfin-sim.c	/^min32 (SIM_CPU *cpu, bu32 a, bu32 b)$/;"	f	file:
min_addend	bfd/elfxx-mips.c	/^  bfd_signed_vma min_addend;$/;"	m	struct:mips_got_page_range	file:
min_char	bfd/vms-lib.c	/^  unsigned char min_char;$/;"	m	struct:dcxsbm_desc	file:
min_char	include/vms/dcx.h	/^  unsigned char min_char;$/;"	m	struct:vms_dcxsbm
min_cpu	include/opcode/s390.h	/^    enum s390_opcode_cpu_val min_cpu;$/;"	m	struct:s390_opcode	typeref:enum:s390_opcode::s390_opcode_cpu_val
min_cpu	opcodes/s390-mkopc.c	/^    int   min_cpu;$/;"	m	struct:op_struct	file:
min_dynindx	bfd/elflink.c	/^  long int min_dynindx;$/;"	m	struct:collect_gnu_hash_codes	file:
min_got_dynindx	bfd/elf32-score.c	/^  long min_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
min_got_dynindx	bfd/elf32-score7.c	/^  long min_got_dynindx;$/;"	m	struct:score_elf_hash_sort_data	file:
min_got_dynindx	bfd/elfxx-mips.c	/^  bfd_size_type min_got_dynindx;$/;"	m	struct:mips_elf_hash_sort_data	file:
min_height	gdb/ax.h	/^    int max_height, min_height;$/;"	m	struct:agent_expr
min_insn_bitsize	include/opcode/cgen.h	/^  unsigned int min_insn_bitsize;$/;"	m	struct:__anon1384
min_insn_bitsize	include/opcode/cgen.h	/^  unsigned int min_insn_bitsize;$/;"	m	struct:cgen_cpu_desc
min_lineno_offset	gdb/coffread.c	/^    file_ptr min_lineno_offset;	\/* Where in file lowest line#s are.  *\/$/;"	m	struct:coff_symfile_info	file:
min_lineno_offset	gdb/xcoffread.c	/^    file_ptr min_lineno_offset;	\/* Where in file lowest line#s are.  *\/$/;"	m	struct:coff_symfile_info	file:
min_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          min_mask_cycles;$/;"	m	struct:interrupts
min_memory_port_buf_size	gdb/guile/scm-ports.c	/^static const unsigned min_memory_port_buf_size = 1;$/;"	v	file:
min_nr_decode_fields	sim/igen/ld-decode.h	/^  min_nr_decode_fields = decode_last_field + 1,$/;"	e	enum:__anon584
min_num_args	include/som/lst.h	/^  unsigned char min_num_args;$/;"	m	struct:som_external_lst_symbol_record
min_of_size	gdb/ada-lang.c	/^min_of_size (int size)$/;"	f	file:
min_of_type	gdb/ada-lang.c	/^min_of_type (struct type *t)$/;"	f	file:
min_short_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma min_short_offset;	\/* Minimum short offset.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
min_short_offset	bfd/elfnn-ia64.c	/^  bfd_vma min_short_offset;	\/* Minimum short offset.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
min_short_sec	bfd/elf64-ia64-vms.c	/^  asection *min_short_sec;	\/* Minimum short output section.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
min_short_sec	bfd/elfnn-ia64.c	/^  asection *min_short_sec;	\/* Minimum short output section.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
min_val	include/opcode/tic6x.h	/^  unsigned int min_val;$/;"	m	struct:__anon1310
mindelta	gdb/testsuite/gdb.trace/tspeed.c	/^int total1, total2, idelta, mindelta, nsdelta;$/;"	v
mindf	sim/common/cgen-accfp.c	/^mindf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
mindf	sim/common/cgen-fpu.h	/^  DF (*mindf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
minfo	include/bfdlink.h	/^  void (*minfo)$/;"	m	struct:bfd_link_callbacks
mingw_keys	libiberty/pex-win32.c	/^static const char *mingw_keys[] = {"SOFTWARE", "Microsoft", "Windows", "CurrentVersion", "Uninstall", NULL};$/;"	v	file:
mingw_rootify	libiberty/pex-win32.c	/^mingw_rootify (const char *executable)$/;"	f	file:
mini_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mini_prologue:$/;"	l
minimal_language_defn	gdb/c-lang.c	/^extern const struct language_defn minimal_language_defn =$/;"	v	typeref:struct:language_defn
minimal_symbol	gdb/symtab.h	/^struct minimal_symbol$/;"	s
minimal_symbol_count	gdb/objfiles.h	/^  int minimal_symbol_count = 0;$/;"	m	struct:objfile_per_bfd_storage
minimal_symbol_reader	gdb/minsyms.c	/^minimal_symbol_reader::minimal_symbol_reader (struct objfile *obj)$/;"	f	class:minimal_symbol_reader
minimal_symbol_reader	gdb/minsyms.h	/^class minimal_symbol_reader$/;"	c
minimal_symbol_type	gdb/symtab.h	/^enum minimal_symbol_type$/;"	g
minimal_symbol_upper_bound	gdb/minsyms.c	/^minimal_symbol_upper_bound (struct bound_minimal_symbol minsym)$/;"	f
minimum_instruction_length	bfd/dwarf2.c	/^  unsigned char minimum_instruction_length;$/;"	m	struct:line_head	file:
minops	include/opcode/tic54x.h	/^  int minops, maxops; \/* min\/max operand count *\/$/;"	m	struct:_template
minor	bfd/peXXigen.c	/^  unsigned int minor;$/;"	m	struct:rsrc_directory	file:
minor	include/vms/dst.h	/^  unsigned char minor[2];$/;"	m	struct:vms_dst_modbeg
minor	include/vms/eihvn.h	/^  unsigned char minor[2];$/;"	m	struct:vms_eihvn_subversion
minor	opcodes/arc-ext.h	/^  char minor;$/;"	m	struct:ExtInstruction
minor_id	include/elf/ia64.h	/^  unsigned char minor_id[4];		\/* Should be 3.  *\/$/;"	m	struct:__anon1429
minor_opcodes	bfd/coff-sh.c	/^  const struct sh_minor_opcode *minor_opcodes;$/;"	m	struct:sh_major_opcode	typeref:struct:sh_major_opcode::sh_minor_opcode	file:
minor_version	bfd/mach-o.h	/^  unsigned int minor_version;$/;"	m	struct:bfd_mach_o_fvmlib_command
minor_version	include/mach-o/external.h	/^  unsigned char minor_version[4];$/;"	m	struct:mach_o_fvmlib_command_external
minorid	include/vms/eiaf.h	/^  unsigned char minorid[4];$/;"	m	struct:vms_eiaf
minorid	include/vms/eihd.h	/^  unsigned char minorid[4];$/;"	m	struct:vms_eihd
minorid	include/vms/eihi.h	/^  unsigned char minorid[4];$/;"	m	struct:vms_eihi
minorid	include/vms/eihs.h	/^  unsigned char minorid[4];$/;"	m	struct:vms_eihs
minorid	include/vms/eisd.h	/^  unsigned char minorid[4];$/;"	m	struct:vms_eisd
minorid	include/vms/internal.h	/^  unsigned int minorid;$/;"	m	struct:vms_internal_eisd
minorid	include/vms/lbr.h	/^  unsigned char minorid[2];$/;"	m	struct:vms_lhd
minpagesize	bfd/elf-bfd.h	/^  bfd_vma minpagesize;$/;"	m	struct:elf_backend_data
minplt_entries	bfd/elfnn-ia64.c	/^  bfd_size_type minplt_entries;	\/* Number of minplt entries.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
minsf	sim/common/cgen-accfp.c	/^minsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
minsf	sim/common/cgen-fpu.h	/^  SF (*minsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
minsym	gdb/minsyms.h	/^  struct minimal_symbol *minsym;$/;"	m	struct:bound_minimal_symbol	typeref:struct:bound_minimal_symbol::minimal_symbol
minsym_found	gdb/linespec.c	/^minsym_found (struct linespec_state *self, struct objfile *objfile,$/;"	f	file:
minsym_lookup_data	gdb/findvar.c	/^struct minsym_lookup_data$/;"	s	file:
minsym_lookup_iterator_cb	gdb/findvar.c	/^minsym_lookup_iterator_cb (struct objfile *objfile, void *cb_data)$/;"	f	file:
minsyms_read	gdb/objfiles.h	/^  bool minsyms_read : 1;$/;"	m	struct:objfile_per_bfd_storage
mintf	sim/common/cgen-fpu.h	/^  TF (*mintf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
minus	intl/plural-exp.h	/^    minus,			\/* Subtraction.  *\/$/;"	e	enum:expression::operator
minus_180	sim/testsuite/sim/sh/fsca.s	/^minus_180:	.long	0xffff8000$/;"	l
minus_1_bitty	sim/testsuite/sim/sh/fsca.s	/^minus_1_bitty:	.long	0xffffffff$/;"	l
minus_270	sim/testsuite/sim/sh/fsca.s	/^minus_270:	.long	0xffff4000$/;"	l
minus_360	sim/testsuite/sim/sh/fsca.s	/^minus_360:	.long	0xffff0000$/;"	l
minus_90	sim/testsuite/sim/sh/fsca.s	/^minus_90:	.long	0xffffc000$/;"	l
minus_one_ptid	gdb/common/ptid.c	/^ptid_t minus_one_ptid = ptid_t::make_minus_one ();$/;"	v
minxf	sim/common/cgen-fpu.h	/^  XF (*minxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
mips-dsp-expedite	gdb/features/Makefile	/^mips-dsp-expedite = r29,pc$/;"	m
mips-expedite	gdb/features/Makefile	/^mips-expedite = r29,pc$/;"	m
mips16_branch_reloc_p	bfd/elfxx-mips.c	/^mips16_branch_reloc_p (int r_type)$/;"	f	file:
mips16_call_reloc_p	bfd/elfxx-mips.c	/^mips16_call_reloc_p (int r_type)$/;"	f	file:
mips16_elf64_howto_table_rel	bfd/elf64-mips.c	/^static reloc_howto_type mips16_elf64_howto_table_rel[] =$/;"	v	file:
mips16_elf64_howto_table_rela	bfd/elf64-mips.c	/^static reloc_howto_type mips16_elf64_howto_table_rela[] =$/;"	v	file:
mips16_entry	sim/mips/interp.c	/^mips16_entry (SIM_DESC sd,$/;"	f	file:
mips16_get_imm	gdb/mips-tdep.c	/^mips16_get_imm (unsigned short prev_inst,	\/* previous instruction *\/$/;"	f	file:
mips16_gprel_reloc	bfd/elf32-mips.c	/^mips16_gprel_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips16_gprel_reloc	bfd/elf64-mips.c	/^mips16_gprel_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips16_gprel_reloc	bfd/elfn32-mips.c	/^mips16_gprel_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips16_insn_at_pc_has_delay_slot	gdb/mips-tdep.c	/^mips16_insn_at_pc_has_delay_slot (struct gdbarch *gdbarch,$/;"	f	file:
mips16_inst_fmts	gdb/mips-tdep.c	/^enum mips16_inst_fmts$/;"	g	file:
mips16_instruction_has_delay_slot	gdb/mips-tdep.c	/^mips16_instruction_has_delay_slot (unsigned short inst, int mustbe32)$/;"	f	file:
mips16_instruction_is_compact_branch	gdb/mips-tdep.c	/^mips16_instruction_is_compact_branch (unsigned short insn)$/;"	f	file:
mips16_next_pc	gdb/mips-tdep.c	/^mips16_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips16_o32_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips16_o32_exec_plt_entry[] =$/;"	v	file:
mips16_opcodes	opcodes/mips16-opc.c	/^const struct mips_opcode mips16_opcodes[] =$/;"	v	typeref:struct:mips_opcode
mips16_reloc_map	bfd/elf32-mips.c	/^static const struct elf_reloc_map mips16_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips16_reloc_map	bfd/elf64-mips.c	/^static const struct elf_reloc_map mips16_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips16_reloc_map	bfd/elfn32-mips.c	/^static const struct elf_reloc_map mips16_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips16_reloc_p	bfd/elfxx-mips.c	/^mips16_reloc_p (int r_type)$/;"	f	file:
mips16_scan_prologue	gdb/mips-tdep.c	/^mips16_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
mips16_stack_frame_destroyed_p	gdb/mips-tdep.c	/^mips16_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips16_stub_symndx	bfd/elfxx-mips.c	/^mips16_stub_symndx (const struct elf_backend_data *bed,$/;"	f	file:
mips16_stubs_seen	bfd/elfxx-mips.c	/^  bfd_boolean mips16_stubs_seen;$/;"	m	struct:mips_elf_link_hash_table	file:
mips2_fp_compat	gdb/mips-tdep.c	/^mips2_fp_compat (struct frame_info *frame)$/;"	f	file:
mips32	gdb/nat/mips-linux-watch.h	/^    struct mips32_watch_regs mips32;$/;"	m	union:pt_watch_regs::__anon1691	typeref:struct:pt_watch_regs::__anon1691::mips32_watch_regs
mips32_64bit_reloc	bfd/elf32-mips.c	/^mips32_64bit_reloc (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
mips32_bc1_pc	gdb/mips-tdep.c	/^mips32_bc1_pc (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
mips32_insn_at_pc_has_delay_slot	gdb/mips-tdep.c	/^mips32_insn_at_pc_has_delay_slot (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
mips32_instruction_has_delay_slot	gdb/mips-tdep.c	/^mips32_instruction_has_delay_slot (struct gdbarch *gdbarch, ULONGEST inst)$/;"	f	file:
mips32_next_pc	gdb/mips-tdep.c	/^mips32_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips32_op	gdb/mips-tdep.c	1465;"	d	file:
mips32_relative_offset	gdb/mips-tdep.c	/^mips32_relative_offset (ULONGEST inst)$/;"	f	file:
mips32_scan_prologue	gdb/mips-tdep.c	/^mips32_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
mips32_stack_frame_destroyed_p	gdb/mips-tdep.c	/^mips32_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips32_watch_regs	gdb/nat/mips-linux-watch.h	/^struct mips32_watch_regs$/;"	s
mips64	gdb/nat/mips-linux-watch.h	/^    struct mips64_watch_regs mips64;$/;"	m	union:pt_watch_regs::__anon1691	typeref:struct:pt_watch_regs::__anon1691::mips64_watch_regs
mips64-dsp-expedite	gdb/features/Makefile	/^mips64-dsp-expedite = r29,pc$/;"	m
mips64-expedite	gdb/features/Makefile	/^mips64-expedite = r29,pc$/;"	m
mips64_elf_fpreg_t	gdb/mips-linux-tdep.h	/^typedef unsigned char mips64_elf_fpreg_t[8];$/;"	t
mips64_elf_fpregset_t	gdb/mips-linux-tdep.h	/^typedef mips64_elf_fpreg_t mips64_elf_fpregset_t[MIPS64_ELF_NFPREG];$/;"	t
mips64_elf_greg_t	gdb/mips-linux-tdep.h	/^typedef unsigned char mips64_elf_greg_t[8];$/;"	t
mips64_elf_gregset_t	gdb/mips-linux-tdep.h	/^typedef mips64_elf_greg_t mips64_elf_gregset_t[MIPS64_ELF_NGREG];$/;"	t
mips64_fbsd_sigframe	gdb/mips-fbsd-tdep.c	/^static const struct tramp_frame mips64_fbsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
mips64_fbsd_sigframe_init	gdb/mips-fbsd-tdep.c	/^mips64_fbsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
mips64_fill_fpregset	gdb/mips-linux-tdep.c	/^mips64_fill_fpregset (const struct regcache *regcache,$/;"	f
mips64_fill_fpregset_wrapper	gdb/mips-linux-tdep.c	/^mips64_fill_fpregset_wrapper (const struct regset *regset,$/;"	f	file:
mips64_fill_gregset	gdb/mips-linux-tdep.c	/^mips64_fill_gregset (const struct regcache *regcache,$/;"	f
mips64_fill_gregset_wrapper	gdb/mips-linux-tdep.c	/^mips64_fill_gregset_wrapper (const struct regset *regset,$/;"	f	file:
mips64_linux_fpregset	gdb/mips-linux-tdep.c	/^static const struct regset mips64_linux_fpregset =$/;"	v	typeref:struct:regset	file:
mips64_linux_get_longjmp_target	gdb/mips-linux-tdep.c	/^mips64_linux_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
mips64_linux_gregset	gdb/mips-linux-tdep.c	/^static const struct regset mips64_linux_gregset =$/;"	v	typeref:struct:regset	file:
mips64_linux_register_addr	gdb/mips-linux-nat.c	/^mips64_linux_register_addr (struct gdbarch *gdbarch, int regno, int store)$/;"	f	file:
mips64_regsets_fetch_registers	gdb/mips-linux-nat.c	/^mips_linux_nat_target::mips64_regsets_fetch_registers$/;"	f	class:mips_linux_nat_target
mips64_regsets_store_registers	gdb/mips-linux-nat.c	/^mips_linux_nat_target::mips64_regsets_store_registers$/;"	f	class:mips_linux_nat_target
mips64_supply_fpregset	gdb/mips-linux-tdep.c	/^mips64_supply_fpregset (struct regcache *regcache,$/;"	f
mips64_supply_fpregset_wrapper	gdb/mips-linux-tdep.c	/^mips64_supply_fpregset_wrapper (const struct regset *regset,$/;"	f	file:
mips64_supply_gregset	gdb/mips-linux-tdep.c	/^mips64_supply_gregset (struct regcache *regcache,$/;"	f
mips64_supply_gregset_wrapper	gdb/mips-linux-tdep.c	/^mips64_supply_gregset_wrapper (const struct regset *regset,$/;"	f	file:
mips64_transfers_32bit_regs_p	gdb/mips-tdep.c	/^static int mips64_transfers_32bit_regs_p = 0;$/;"	v	file:
mips64_transfers_32bit_regs_p	gdb/mips-tdep.h	/^  int mips64_transfers_32bit_regs_p;$/;"	m	struct:gdbarch_tdep
mips64_watch_regs	gdb/nat/mips-linux-watch.h	/^struct mips64_watch_regs$/;"	s
mips64obsd_collect_gregset	gdb/mips64-obsd-nat.c	/^mips64obsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
mips64obsd_gregset	gdb/mips64-obsd-tdep.c	/^static const struct regset mips64obsd_gregset =$/;"	v	typeref:struct:regset	file:
mips64obsd_init_abi	gdb/mips64-obsd-tdep.c	/^mips64obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
mips64obsd_iterate_over_regset_sections	gdb/mips64-obsd-tdep.c	/^mips64obsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
mips64obsd_sigframe	gdb/mips64-obsd-tdep.c	/^static const struct tramp_frame mips64obsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
mips64obsd_sigframe_init	gdb/mips64-obsd-tdep.c	/^mips64obsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
mips64obsd_supply_gregset	gdb/mips64-obsd-nat.c	/^mips64obsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
mips64obsd_supply_gregset	gdb/mips64-obsd-tdep.c	/^mips64obsd_supply_gregset (const struct regset *regset,$/;"	f	file:
mips_32bit_flags_p	bfd/elfxx-mips.c	/^mips_32bit_flags_p (flagword flags)$/;"	f	file:
mips_abi	gdb/mips-tdep.c	/^mips_abi (struct gdbarch *gdbarch)$/;"	f
mips_abi	gdb/mips-tdep.h	/^  enum mips_abi mips_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::mips_abi
mips_abi	gdb/mips-tdep.h	/^enum mips_abi$/;"	g
mips_abi_choice	opcodes/mips-dis.c	/^struct mips_abi_choice$/;"	s	file:
mips_abi_choices	opcodes/mips-dis.c	/^struct mips_abi_choice mips_abi_choices[] =$/;"	v	typeref:struct:mips_abi_choice
mips_abi_regsize	gdb/mips-tdep.c	/^mips_abi_regsize (struct gdbarch *gdbarch)$/;"	f
mips_abi_string	gdb/mips-tdep.c	/^static const char *mips_abi_string;$/;"	v	file:
mips_abi_strings	gdb/mips-tdep.c	/^static const char *const mips_abi_strings[] = {$/;"	v	file:
mips_abi_update	gdb/mips-tdep.c	/^mips_abi_update (const char *ignore_args,$/;"	f	file:
mips_about_to_return	gdb/mips-tdep.c	/^mips_about_to_return (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips_add_watchpoint	gdb/gdbserver/linux-mips-low.c	/^mips_add_watchpoint (struct arch_process_info *priv, CORE_ADDR addr, int len,$/;"	f	file:
mips_addr_bits_remove	gdb/mips-tdep.c	/^mips_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
mips_adjust_breakpoint_address	gdb/mips-tdep.c	/^mips_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr)$/;"	f	file:
mips_adjust_dwarf2_addr	gdb/mips-tdep.c	/^mips_adjust_dwarf2_addr (CORE_ADDR pc)$/;"	f	file:
mips_adjust_dwarf2_line	gdb/mips-tdep.c	/^mips_adjust_dwarf2_line (CORE_ADDR addr, int rel)$/;"	f	file:
mips_adjust_reloc_in	bfd/coff-mips.c	/^mips_adjust_reloc_in (bfd *abfd,$/;"	f	file:
mips_adjust_reloc_out	bfd/coff-mips.c	/^mips_adjust_reloc_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_arch_choice	opcodes/mips-dis.c	/^struct mips_arch_choice$/;"	s	file:
mips_arch_choices	opcodes/mips-dis.c	/^const struct mips_arch_choice mips_arch_choices[] =$/;"	v	typeref:struct:mips_arch_choice
mips_arch_setup	gdb/gdbserver/linux-loongarch-low.c	/^mips_arch_setup (void)$/;"	f	file:
mips_arch_setup	gdb/gdbserver/linux-mips-low.c	/^mips_arch_setup (void)$/;"	f	file:
mips_ase	opcodes/mips-dis.c	/^static int mips_ase;$/;"	v	file:
mips_ax_pseudo_register_collect	gdb/mips-tdep.c	/^mips_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f	file:
mips_ax_pseudo_register_push_stack	gdb/mips-tdep.c	/^mips_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,$/;"	f	file:
mips_base_regs	gdb/gdbserver/linux-mips-low.c	78;"	d	file:
mips_bfd_reloc_name_lookup	bfd/coff-mips.c	/^mips_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_bfd_reloc_type_lookup	bfd/coff-mips.c	/^mips_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_breakpoint	gdb/gdbserver/linux-loongarch-low.c	/^static const unsigned int mips_breakpoint = 0x002a0005;$/;"	v	file:
mips_breakpoint	gdb/gdbserver/linux-mips-low.c	/^static const unsigned int mips_breakpoint = 0x0005000d;$/;"	v	file:
mips_breakpoint_at	gdb/gdbserver/linux-loongarch-low.c	/^mips_breakpoint_at (CORE_ADDR where)$/;"	f	file:
mips_breakpoint_at	gdb/gdbserver/linux-mips-low.c	/^mips_breakpoint_at (CORE_ADDR where)$/;"	f	file:
mips_breakpoint_kind	gdb/mips-tdep.c	/^enum mips_breakpoint_kind$/;"	g	file:
mips_breakpoint_kind_from_pc	gdb/mips-tdep.c	/^mips_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
mips_breakpoint_len	gdb/gdbserver/linux-loongarch-low.c	103;"	d	file:
mips_breakpoint_len	gdb/gdbserver/linux-mips-low.c	289;"	d	file:
mips_builtin_opcodes	opcodes/mips-opc.c	/^const struct mips_opcode mips_builtin_opcodes[] =$/;"	v	typeref:struct:mips_opcode
mips_calculate_combination_ases	opcodes/mips-dis.c	/^mips_calculate_combination_ases (unsigned long opcode_ases)$/;"	f	file:
mips_cannot_fetch_register	gdb/gdbserver/linux-loongarch-low.c	/^mips_cannot_fetch_register (int regno)$/;"	f	file:
mips_cannot_fetch_register	gdb/gdbserver/linux-mips-low.c	/^mips_cannot_fetch_register (int regno)$/;"	f	file:
mips_cannot_store_register	gdb/gdbserver/linux-loongarch-low.c	/^mips_cannot_store_register (int regno)$/;"	f	file:
mips_cannot_store_register	gdb/gdbserver/linux-mips-low.c	/^mips_cannot_store_register (int regno)$/;"	f	file:
mips_check_prev_operand	include/opcode/mips.h	/^struct mips_check_prev_operand$/;"	s
mips_collect_ptrace_register	gdb/gdbserver/linux-mips-low.c	/^mips_collect_ptrace_register (struct regcache *regcache,$/;"	f	file:
mips_collect_register	gdb/gdbserver/linux-mips-low.c	/^mips_collect_register (struct regcache *regcache,$/;"	f	file:
mips_collect_register_32bit	gdb/gdbserver/linux-mips-low.c	/^mips_collect_register_32bit (struct regcache *regcache,$/;"	f	file:
mips_compatible	bfd/cpu-mips.c	/^mips_compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
mips_compression_micromips	gdb/mips-tdep.c	/^static const char mips_compression_micromips[] = "micromips";$/;"	v	file:
mips_compression_mips16	gdb/mips-tdep.c	/^static const char mips_compression_mips16[] = "mips16";$/;"	v	file:
mips_compression_string	gdb/mips-tdep.c	/^static const char *mips_compression_string = mips_compression_mips16;$/;"	v	file:
mips_compression_strings	gdb/mips-tdep.c	/^static const char *const mips_compression_strings[] =$/;"	v	file:
mips_convert_abiflags_ases	opcodes/mips-dis.c	/^mips_convert_abiflags_ases (unsigned long afl_ases)$/;"	f	file:
mips_convert_register_float_case_p	gdb/mips-tdep.c	/^mips_convert_register_float_case_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
mips_convert_register_gpreg_case_p	gdb/mips-tdep.c	/^mips_convert_register_gpreg_case_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
mips_convert_register_p	gdb/mips-tdep.c	/^mips_convert_register_p (struct gdbarch *gdbarch,$/;"	f	file:
mips_core_signal	sim/mips/interp.c	/^mips_core_signal (SIM_DESC sd,$/;"	f
mips_cp0_names	opcodes/mips-dis.c	/^static const char * const *mips_cp0_names;$/;"	v	file:
mips_cp0_names_mips3264	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_mips3264[32] =$/;"	v	file:
mips_cp0_names_mips3264r2	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_mips3264r2[32] =$/;"	v	file:
mips_cp0_names_numeric	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_numeric[32] =$/;"	v	file:
mips_cp0_names_r3000	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_r3000[32] =$/;"	v	file:
mips_cp0_names_r4000	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_r4000[32] =$/;"	v	file:
mips_cp0_names_r5900	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_r5900[32] =$/;"	v	file:
mips_cp0_names_sb1	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_sb1[32] =$/;"	v	file:
mips_cp0_names_xlr	opcodes/mips-dis.c	/^static const char * const mips_cp0_names_xlr[32] = {$/;"	v	file:
mips_cp0sel_name	opcodes/mips-dis.c	/^struct mips_cp0sel_name$/;"	s	file:
mips_cp0sel_names	opcodes/mips-dis.c	/^static const struct mips_cp0sel_name *mips_cp0sel_names;$/;"	v	typeref:struct:mips_cp0sel_name	file:
mips_cp0sel_names_len	opcodes/mips-dis.c	/^static int mips_cp0sel_names_len;$/;"	v	file:
mips_cp0sel_names_mips3264	opcodes/mips-dis.c	/^static const struct mips_cp0sel_name mips_cp0sel_names_mips3264[] =$/;"	v	typeref:struct:mips_cp0sel_name	file:
mips_cp0sel_names_mips3264r2	opcodes/mips-dis.c	/^static const struct mips_cp0sel_name mips_cp0sel_names_mips3264r2[] =$/;"	v	typeref:struct:mips_cp0sel_name	file:
mips_cp0sel_names_sb1	opcodes/mips-dis.c	/^static const struct mips_cp0sel_name mips_cp0sel_names_sb1[] =$/;"	v	typeref:struct:mips_cp0sel_name	file:
mips_cp0sel_names_xlr	opcodes/mips-dis.c	/^static const struct mips_cp0sel_name mips_cp0sel_names_xlr[] = {$/;"	v	typeref:struct:mips_cp0sel_name	file:
mips_cp1_names	opcodes/mips-dis.c	/^static const char * const *mips_cp1_names;$/;"	v	file:
mips_cp1_names_mips3264	opcodes/mips-dis.c	/^static const char * const mips_cp1_names_mips3264[32] =$/;"	v	file:
mips_cp1_names_numeric	opcodes/mips-dis.c	/^static const char * const mips_cp1_names_numeric[32] =$/;"	v	file:
mips_cpu_exception_resume	sim/mips/interp.c	/^mips_cpu_exception_resume(SIM_DESC sd, sim_cpu* cpu, int exception)$/;"	f
mips_cpu_exception_suspend	sim/mips/interp.c	/^mips_cpu_exception_suspend(SIM_DESC sd, sim_cpu* cpu, int exception)$/;"	f
mips_cpu_exception_trigger	sim/mips/interp.c	/^mips_cpu_exception_trigger(SIM_DESC sd, sim_cpu* cpu, address_word cia)$/;"	f
mips_deal_with_atomic_sequence	gdb/mips-tdep.c	/^mips_deal_with_atomic_sequence (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips_debug	gdb/mips-tdep.c	/^static unsigned int mips_debug = 0;$/;"	v	file:
mips_decode_int_operand	include/opcode/mips.h	/^mips_decode_int_operand (const struct mips_int_operand *operand,$/;"	f
mips_decode_pcrel_operand	include/opcode/mips.h	/^mips_decode_pcrel_operand (const struct mips_pcrel_operand *operand,$/;"	f
mips_decode_reg_operand	include/opcode/mips.h	/^mips_decode_reg_operand (const struct mips_reg_operand *operand,$/;"	f
mips_dsp_num_regs	gdb/gdbserver/linux-mips-low.c	58;"	d	file:
mips_dsp_regmap	gdb/gdbserver/linux-mips-low.c	/^static int mips_dsp_regmap[mips_dsp_num_regs] = {$/;"	v	file:
mips_dsp_regs	gdb/gdbserver/linux-mips-low.c	96;"	d	file:
mips_dsp_regset_bitmap	gdb/gdbserver/linux-mips-low.c	/^static unsigned char mips_dsp_regset_bitmap[(mips_dsp_num_regs + 7) \/ 8] = {$/;"	v	file:
mips_dsp_usrregs_info	gdb/gdbserver/linux-mips-low.c	/^static struct usrregs_info mips_dsp_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
mips_dummy_id	gdb/mips-tdep.c	/^mips_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
mips_dump_tdep	gdb/mips-tdep.c	/^mips_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
mips_dwarf_dwarf2_ecoff_reg_to_regnum	gdb/mips-tdep.c	/^mips_dwarf_dwarf2_ecoff_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
mips_eabi_push_dummy_call	gdb/mips-tdep.c	/^mips_eabi_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_eabi_return_value	gdb/mips-tdep.c	/^mips_eabi_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_ecoff_backend_data	bfd/coff-mips.c	/^static const struct ecoff_backend_data mips_ecoff_backend_data =$/;"	v	typeref:struct:ecoff_backend_data	file:
mips_ecoff_bad_format_hook	bfd/coff-mips.c	/^mips_ecoff_bad_format_hook (bfd * abfd, void * filehdr)$/;"	f	file:
mips_ecoff_be_vec	bfd/coff-mips.c	/^const bfd_target mips_ecoff_be_vec =$/;"	v
mips_ecoff_bele_vec	bfd/coff-mips.c	/^const bfd_target mips_ecoff_bele_vec =$/;"	v
mips_ecoff_le_vec	bfd/coff-mips.c	/^const bfd_target mips_ecoff_le_vec =$/;"	v
mips_ecoff_swap_coff_aux_in	bfd/coff-mips.c	/^mips_ecoff_swap_coff_aux_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_aux_out	bfd/coff-mips.c	/^mips_ecoff_swap_coff_aux_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_lineno_in	bfd/coff-mips.c	/^mips_ecoff_swap_coff_lineno_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_lineno_out	bfd/coff-mips.c	/^mips_ecoff_swap_coff_lineno_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_reloc_out	bfd/coff-mips.c	/^mips_ecoff_swap_coff_reloc_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_sym_in	bfd/coff-mips.c	/^mips_ecoff_swap_coff_sym_in (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_coff_sym_out	bfd/coff-mips.c	/^mips_ecoff_swap_coff_sym_out (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_ecoff_swap_reloc_in	bfd/coff-mips.c	/^mips_ecoff_swap_reloc_in (bfd *  abfd,$/;"	f	file:
mips_ecoff_swap_reloc_out	bfd/coff-mips.c	/^mips_ecoff_swap_reloc_out (bfd * abfd,$/;"	f	file:
mips_elf32_ecoff_debug_swap	bfd/elf32-mips.c	/^static const struct ecoff_debug_swap mips_elf32_ecoff_debug_swap = {$/;"	v	typeref:struct:ecoff_debug_swap	file:
mips_elf32_ecoff_debug_swap	bfd/elfn32-mips.c	/^static const struct ecoff_debug_swap mips_elf32_ecoff_debug_swap = {$/;"	v	typeref:struct:ecoff_debug_swap	file:
mips_elf32_object_p	bfd/elf32-mips.c	/^mips_elf32_object_p (bfd *abfd)$/;"	f	file:
mips_elf32_rtype_to_howto	bfd/elf32-mips.c	/^mips_elf32_rtype_to_howto (bfd *abfd,$/;"	f	file:
mips_elf64_assign_gp	bfd/elf64-mips.c	/^mips_elf64_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
mips_elf64_be_swap_reloc_in	bfd/elf64-mips.c	/^mips_elf64_be_swap_reloc_in (bfd *abfd, const bfd_byte *src,$/;"	f	file:
mips_elf64_be_swap_reloc_out	bfd/elf64-mips.c	/^mips_elf64_be_swap_reloc_out (bfd *abfd, const Elf_Internal_Rela *src,$/;"	f	file:
mips_elf64_be_swap_reloca_in	bfd/elf64-mips.c	/^mips_elf64_be_swap_reloca_in (bfd *abfd, const bfd_byte *src,$/;"	f	file:
mips_elf64_be_swap_reloca_out	bfd/elf64-mips.c	/^mips_elf64_be_swap_reloca_out (bfd *abfd, const Elf_Internal_Rela *src,$/;"	f	file:
mips_elf64_ecoff_debug_swap	bfd/elf64-mips.c	/^static const struct ecoff_debug_swap mips_elf64_ecoff_debug_swap =$/;"	v	typeref:struct:ecoff_debug_swap	file:
mips_elf64_final_gp	bfd/elf64-mips.c	/^mips_elf64_final_gp (bfd *output_bfd, asymbol *symbol, bfd_boolean relocatable,$/;"	f	file:
mips_elf64_get_dynamic_reloc_upper_bound	bfd/elf64-mips.c	/^mips_elf64_get_dynamic_reloc_upper_bound (bfd *abfd)$/;"	f	file:
mips_elf64_gprel16_reloc	bfd/elf64-mips.c	/^mips_elf64_gprel16_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf64_gprel32_reloc	bfd/elf64-mips.c	/^mips_elf64_gprel32_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf64_howto_table_rel	bfd/elf64-mips.c	/^static reloc_howto_type mips_elf64_howto_table_rel[] =$/;"	v	file:
mips_elf64_howto_table_rela	bfd/elf64-mips.c	/^static reloc_howto_type mips_elf64_howto_table_rela[] =$/;"	v	file:
mips_elf64_info_to_howto_rela	bfd/elf64-mips.c	/^mips_elf64_info_to_howto_rela (bfd *abfd,$/;"	f	file:
mips_elf64_literal_reloc	bfd/elf64-mips.c	/^mips_elf64_literal_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf64_object_p	bfd/elf64-mips.c	/^mips_elf64_object_p (bfd *abfd)$/;"	f	file:
mips_elf64_rtype_to_howto	bfd/elf64-mips.c	/^mips_elf64_rtype_to_howto (bfd *abfd, unsigned int r_type, bfd_boolean rela_p)$/;"	f	file:
mips_elf64_shift6_reloc	bfd/elf64-mips.c	/^mips_elf64_shift6_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf64_size_info	bfd/elf64-mips.c	/^const struct elf_size_info mips_elf64_size_info =$/;"	v	typeref:struct:elf_size_info
mips_elf64_slurp_one_reloc_table	bfd/elf64-mips.c	/^mips_elf64_slurp_one_reloc_table (bfd *abfd, asection *asect,$/;"	f	file:
mips_elf64_slurp_reloc_table	bfd/elf64-mips.c	/^mips_elf64_slurp_reloc_table (bfd *abfd, asection *asect,$/;"	f	file:
mips_elf64_swap_reloc_in	bfd/elf64-mips.c	/^mips_elf64_swap_reloc_in (bfd *abfd, const Elf64_Mips_External_Rel *src,$/;"	f	file:
mips_elf64_swap_reloc_out	bfd/elf64-mips.c	/^mips_elf64_swap_reloc_out (bfd *abfd, const Elf64_Mips_Internal_Rela *src,$/;"	f	file:
mips_elf64_swap_reloca_in	bfd/elf64-mips.c	/^mips_elf64_swap_reloca_in (bfd *abfd, const Elf64_Mips_External_Rela *src,$/;"	f	file:
mips_elf64_swap_reloca_out	bfd/elf64-mips.c	/^mips_elf64_swap_reloca_out (bfd *abfd, const Elf64_Mips_Internal_Rela *src,$/;"	f	file:
mips_elf64_write_rel	bfd/elf64-mips.c	/^mips_elf64_write_rel (bfd *abfd, asection *sec,$/;"	f	file:
mips_elf64_write_rela	bfd/elf64-mips.c	/^mips_elf64_write_rela (bfd *abfd, asection *sec,$/;"	f	file:
mips_elf64_write_relocs	bfd/elf64-mips.c	/^mips_elf64_write_relocs (bfd *abfd, asection *sec, void *data)$/;"	f	file:
mips_elf_acom_section	bfd/elfxx-mips.c	/^static asection mips_elf_acom_section;$/;"	v	file:
mips_elf_acom_symbol	bfd/elfxx-mips.c	/^static asymbol mips_elf_acom_symbol;$/;"	v	file:
mips_elf_acom_symbol_ptr	bfd/elfxx-mips.c	/^static asymbol *mips_elf_acom_symbol_ptr;$/;"	v	file:
mips_elf_add_got_entry	bfd/elfxx-mips.c	/^mips_elf_add_got_entry (void **entryp, void *data)$/;"	f	file:
mips_elf_add_got_page_entry	bfd/elfxx-mips.c	/^mips_elf_add_got_page_entry (void **entryp, void *data)$/;"	f	file:
mips_elf_add_la25_intro	bfd/elfxx-mips.c	/^mips_elf_add_la25_intro (struct mips_elf_la25_stub *stub,$/;"	f	file:
mips_elf_add_la25_stub	bfd/elfxx-mips.c	/^mips_elf_add_la25_stub (struct bfd_link_info *info,$/;"	f	file:
mips_elf_add_la25_trampoline	bfd/elfxx-mips.c	/^mips_elf_add_la25_trampoline (struct mips_elf_la25_stub *stub,$/;"	f	file:
mips_elf_add_lo16_rel_addend	bfd/elfxx-mips.c	/^mips_elf_add_lo16_rel_addend (bfd *abfd,$/;"	f	file:
mips_elf_adjust_addend	bfd/elfxx-mips.c	/^mips_elf_adjust_addend (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_adjust_gp	bfd/elfxx-mips.c	/^mips_elf_adjust_gp (bfd *abfd, struct mips_got_info *g, bfd *ibfd)$/;"	f	file:
mips_elf_allocate_dynamic_relocations	bfd/elfxx-mips.c	/^mips_elf_allocate_dynamic_relocations (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_allocate_lazy_stub	bfd/elfxx-mips.c	/^mips_elf_allocate_lazy_stub (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_assign_gp	bfd/elf32-mips.c	/^mips_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
mips_elf_assign_gp	bfd/elfn32-mips.c	/^mips_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
mips_elf_bfd_got	bfd/elfxx-mips.c	/^mips_elf_bfd_got (bfd *abfd, bfd_boolean create_p)$/;"	f	file:
mips_elf_calculate_relocation	bfd/elfxx-mips.c	/^mips_elf_calculate_relocation (bfd *abfd, bfd *input_bfd,$/;"	f	file:
mips_elf_check_mips16_stubs	bfd/elfxx-mips.c	/^mips_elf_check_mips16_stubs (struct bfd_link_info *info,$/;"	f	file:
mips_elf_check_recreate_got	bfd/elfxx-mips.c	/^mips_elf_check_recreate_got (void **entryp, void *data)$/;"	f	file:
mips_elf_check_symbols	bfd/elfxx-mips.c	/^mips_elf_check_symbols (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_count_got_entry	bfd/elfxx-mips.c	/^mips_elf_count_got_entry (struct bfd_link_info *info,$/;"	f	file:
mips_elf_count_got_symbols	bfd/elfxx-mips.c	/^mips_elf_count_got_symbols (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_create_compact_rel_section	bfd/elfxx-mips.c	/^mips_elf_create_compact_rel_section$/;"	f	file:
mips_elf_create_dynamic_relocation	bfd/elfxx-mips.c	/^mips_elf_create_dynamic_relocation (bfd *output_bfd,$/;"	f	file:
mips_elf_create_got_info	bfd/elfxx-mips.c	/^mips_elf_create_got_info (bfd *abfd)$/;"	f	file:
mips_elf_create_got_section	bfd/elfxx-mips.c	/^mips_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_create_la25_stub	bfd/elfxx-mips.c	/^mips_elf_create_la25_stub (void **slot, void *data)$/;"	f	file:
mips_elf_create_local_got_entry	bfd/elfxx-mips.c	/^mips_elf_create_local_got_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_create_procedure_table	bfd/elfxx-mips.c	/^mips_elf_create_procedure_table (void *handle, bfd *abfd,$/;"	f	file:
mips_elf_create_shadow_symbol	bfd/elfxx-mips.c	/^mips_elf_create_shadow_symbol (struct bfd_link_info *info,$/;"	f	file:
mips_elf_create_stub_symbol	bfd/elfxx-mips.c	/^mips_elf_create_stub_symbol (struct bfd_link_info *info,$/;"	f	file:
mips_elf_dynsym_rtproc_names	bfd/elfxx-mips.c	/^static const char * const mips_elf_dynsym_rtproc_names[] =$/;"	v	file:
mips_elf_estimate_stub_size	bfd/elfxx-mips.c	/^mips_elf_estimate_stub_size (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_final_gp	bfd/elf32-mips.c	/^mips_elf_final_gp (bfd *output_bfd, asymbol *symbol, bfd_boolean relocatable,$/;"	f	file:
mips_elf_final_gp	bfd/elfn32-mips.c	/^mips_elf_final_gp (bfd *output_bfd, asymbol *symbol, bfd_boolean relocatable,$/;"	f	file:
mips_elf_find_line	bfd/elfxx-mips.c	/^struct mips_elf_find_line$/;"	s	file:
mips_elf_forbid_lazy_stubs	bfd/elfxx-mips.c	/^mips_elf_forbid_lazy_stubs (void **entryp, void *data)$/;"	f	file:
mips_elf_fpreg_t	gdb/mips-linux-tdep.h	/^typedef unsigned char mips_elf_fpreg_t[8];$/;"	t
mips_elf_fpregset_t	gdb/mips-linux-tdep.h	/^typedef mips_elf_fpreg_t mips_elf_fpregset_t[ELF_NFPREG];$/;"	t
mips_elf_get_la25_target	bfd/elfxx-mips.c	/^mips_elf_get_la25_target (struct mips_elf_la25_stub *stub,$/;"	f	file:
mips_elf_get_section_contents	bfd/elfxx-mips.c	/^mips_elf_get_section_contents (bfd *abfd, asection *sec, bfd_byte **contents)$/;"	f	file:
mips_elf_global_got_index	bfd/elfxx-mips.c	/^mips_elf_global_got_index (bfd *obfd, struct bfd_link_info *info, bfd *ibfd,$/;"	f	file:
mips_elf_got16_entry	bfd/elfxx-mips.c	/^mips_elf_got16_entry (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_got_entry_eq	bfd/elfxx-mips.c	/^mips_elf_got_entry_eq (const void *entry1, const void *entry2)$/;"	f	file:
mips_elf_got_entry_hash	bfd/elfxx-mips.c	/^mips_elf_got_entry_hash (const void *entry_)$/;"	f	file:
mips_elf_got_offset_from_index	bfd/elfxx-mips.c	/^mips_elf_got_offset_from_index (struct bfd_link_info *info, bfd *output_bfd,$/;"	f	file:
mips_elf_got_page	bfd/elfxx-mips.c	/^mips_elf_got_page (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_got_per_bfd_arg	bfd/elfxx-mips.c	/^struct mips_elf_got_per_bfd_arg$/;"	s	file:
mips_elf_gotplt_index	bfd/elfxx-mips.c	/^mips_elf_gotplt_index (struct bfd_link_info *info,$/;"	f	file:
mips_elf_gprel16_reloc	bfd/elfn32-mips.c	/^mips_elf_gprel16_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
mips_elf_gprel32_reloc	bfd/elf32-mips.c	/^mips_elf_gprel32_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf_gprel32_reloc	bfd/elfn32-mips.c	/^mips_elf_gprel32_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf_greg_t	gdb/mips-linux-tdep.h	/^typedef unsigned char mips_elf_greg_t[4];$/;"	t
mips_elf_gregset_t	gdb/mips-linux-tdep.h	/^typedef mips_elf_greg_t mips_elf_gregset_t[ELF_NGREG];$/;"	t
mips_elf_hash_bfd_vma	bfd/elfxx-mips.c	/^mips_elf_hash_bfd_vma (bfd_vma addr)$/;"	f	file:
mips_elf_hash_sort_data	bfd/elfxx-mips.c	/^struct mips_elf_hash_sort_data$/;"	s	file:
mips_elf_hash_table	bfd/elfxx-mips.c	523;"	d	file:
mips_elf_high	bfd/elfxx-mips.c	/^mips_elf_high (bfd_vma value)$/;"	f	file:
mips_elf_higher	bfd/elfxx-mips.c	/^mips_elf_higher (bfd_vma value ATTRIBUTE_UNUSED)$/;"	f	file:
mips_elf_highest	bfd/elfxx-mips.c	/^mips_elf_highest (bfd_vma value ATTRIBUTE_UNUSED)$/;"	f	file:
mips_elf_initialize_tls_index	bfd/elfxx-mips.c	/^mips_elf_initialize_tls_index (void **entryp, void *data)$/;"	f	file:
mips_elf_initialize_tls_slots	bfd/elfxx-mips.c	/^mips_elf_initialize_tls_slots (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_irix6_finish_dynamic_symbol	bfd/elfxx-mips.c	/^mips_elf_irix6_finish_dynamic_symbol (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_elf_is_local_label_name	bfd/elf32-mips.c	/^mips_elf_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
mips_elf_la25_stub	bfd/elfxx-mips.c	/^struct mips_elf_la25_stub {$/;"	s	file:
mips_elf_la25_stub_eq	bfd/elfxx-mips.c	/^mips_elf_la25_stub_eq (const void *entry1_, const void *entry2_)$/;"	f	file:
mips_elf_la25_stub_hash	bfd/elfxx-mips.c	/^mips_elf_la25_stub_hash (const void *entry_)$/;"	f	file:
mips_elf_lay_out_got	bfd/elfxx-mips.c	/^mips_elf_lay_out_got (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_lay_out_lazy_stubs	bfd/elfxx-mips.c	/^mips_elf_lay_out_lazy_stubs (struct bfd_link_info *info)$/;"	f	file:
mips_elf_link_hash_entry	bfd/elfxx-mips.c	/^struct mips_elf_link_hash_entry$/;"	s	file:
mips_elf_link_hash_lookup	bfd/elfxx-mips.c	1208;"	d	file:
mips_elf_link_hash_newfunc	bfd/elfxx-mips.c	/^mips_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
mips_elf_link_hash_table	bfd/elfxx-mips.c	/^struct mips_elf_link_hash_table$/;"	s	file:
mips_elf_link_hash_traverse	bfd/elfxx-mips.c	1215;"	d	file:
mips_elf_literal_reloc	bfd/elfn32-mips.c	/^mips_elf_literal_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf_local_got_index	bfd/elfxx-mips.c	/^mips_elf_local_got_index (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_local_pic_function_p	bfd/elfxx-mips.c	/^mips_elf_local_pic_function_p (struct mips_elf_link_hash_entry *h)$/;"	f	file:
mips_elf_local_relocation_p	bfd/elfxx-mips.c	/^mips_elf_local_relocation_p (bfd *input_bfd,$/;"	f	file:
mips_elf_make_msymbol_special	gdb/mips-tdep.c	/^mips_elf_make_msymbol_special (asymbol * sym, struct minimal_symbol *msym)$/;"	f	file:
mips_elf_make_plt_record	bfd/elfxx-mips.c	/^mips_elf_make_plt_record (bfd *abfd)$/;"	f	file:
mips_elf_merge_got	bfd/elfxx-mips.c	/^mips_elf_merge_got (bfd *abfd, struct mips_got_info *g,$/;"	f	file:
mips_elf_merge_got_with	bfd/elfxx-mips.c	/^mips_elf_merge_got_with (bfd *abfd, struct mips_got_info *from,$/;"	f	file:
mips_elf_merge_obj_abiflags	bfd/elfxx-mips.c	/^mips_elf_merge_obj_abiflags (bfd *ibfd, bfd *obfd)$/;"	f	file:
mips_elf_merge_obj_attributes	bfd/elfxx-mips.c	/^mips_elf_merge_obj_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_merge_obj_e_flags	bfd/elfxx-mips.c	/^mips_elf_merge_obj_e_flags (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_multi_got	bfd/elfxx-mips.c	/^mips_elf_multi_got (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_n32_mkobject	bfd/elfn32-mips.c	/^mips_elf_n32_mkobject (bfd *abfd)$/;"	f	file:
mips_elf_n32_object_p	bfd/elfn32-mips.c	/^mips_elf_n32_object_p (bfd *abfd)$/;"	f	file:
mips_elf_n32_rtype_to_howto	bfd/elfn32-mips.c	/^mips_elf_n32_rtype_to_howto (bfd *abfd, unsigned int r_type, bfd_boolean rela_p)$/;"	f	file:
mips_elf_next_relocation	bfd/elfxx-mips.c	/^mips_elf_next_relocation (bfd *abfd ATTRIBUTE_UNUSED, unsigned int r_type,$/;"	f	file:
mips_elf_obj_tdata	bfd/elfxx-mips.c	/^struct mips_elf_obj_tdata$/;"	s	file:
mips_elf_obtain_contents	bfd/elfxx-mips.c	/^mips_elf_obtain_contents (reloc_howto_type *howto,$/;"	f	file:
mips_elf_output_dynamic_relocation	bfd/elfxx-mips.c	/^mips_elf_output_dynamic_relocation (bfd *output_bfd,$/;"	f	file:
mips_elf_output_extsym	bfd/elfxx-mips.c	/^mips_elf_output_extsym (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_overflow_p	bfd/elfxx-mips.c	/^mips_elf_overflow_p (bfd_vma value, int bits)$/;"	f	file:
mips_elf_pages_for_range	bfd/elfxx-mips.c	/^mips_elf_pages_for_range (const struct mips_got_page_range *range)$/;"	f	file:
mips_elf_perform_relocation	bfd/elfxx-mips.c	/^mips_elf_perform_relocation (struct bfd_link_info *info,$/;"	f	file:
mips_elf_primary_global_got_index	bfd/elfxx-mips.c	/^mips_elf_primary_global_got_index (bfd *obfd, struct bfd_link_info *info,$/;"	f	file:
mips_elf_read_rel_addend	bfd/elfxx-mips.c	/^mips_elf_read_rel_addend (bfd *abfd, const Elf_Internal_Rela *rel,$/;"	f	file:
mips_elf_record_global_got_symbol	bfd/elfxx-mips.c	/^mips_elf_record_global_got_symbol (struct elf_link_hash_entry *h,$/;"	f	file:
mips_elf_record_got_entry	bfd/elfxx-mips.c	/^mips_elf_record_got_entry (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
mips_elf_record_got_page_entry	bfd/elfxx-mips.c	/^mips_elf_record_got_page_entry (struct mips_elf_traverse_got_arg *arg,$/;"	f	file:
mips_elf_record_got_page_ref	bfd/elfxx-mips.c	/^mips_elf_record_got_page_ref (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
mips_elf_record_local_got_symbol	bfd/elfxx-mips.c	/^mips_elf_record_local_got_symbol (bfd *abfd, long symndx, bfd_vma addend,$/;"	f	file:
mips_elf_recreate_got	bfd/elfxx-mips.c	/^mips_elf_recreate_got (void **entryp, void *data)$/;"	f	file:
mips_elf_rel_dyn_section	bfd/elfxx-mips.c	/^mips_elf_rel_dyn_section (struct bfd_link_info *info, bfd_boolean create_p)$/;"	f	file:
mips_elf_rel_relocation_p	bfd/elfxx-mips.c	/^mips_elf_rel_relocation_p (bfd *abfd, asection *sec,$/;"	f	file:
mips_elf_relax_delete_bytes	bfd/elfxx-mips.c	/^mips_elf_relax_delete_bytes (bfd *abfd,$/;"	f	file:
mips_elf_reloc_tls_type	bfd/elfxx-mips.c	/^mips_elf_reloc_tls_type (unsigned int r_type)$/;"	f	file:
mips_elf_relocation_needs_la25_stub	bfd/elfxx-mips.c	/^mips_elf_relocation_needs_la25_stub (bfd *input_bfd, int r_type,$/;"	f	file:
mips_elf_replace_bfd_got	bfd/elfxx-mips.c	/^mips_elf_replace_bfd_got (bfd *abfd, struct mips_got_info *g)$/;"	f	file:
mips_elf_resolve_final_got_entries	bfd/elfxx-mips.c	/^mips_elf_resolve_final_got_entries (struct bfd_link_info *info,$/;"	f	file:
mips_elf_resolve_got_page_ref	bfd/elfxx-mips.c	/^mips_elf_resolve_got_page_ref (void **refp, void *data)$/;"	f	file:
mips_elf_scom_section	bfd/elfxx-mips.c	/^static asection mips_elf_scom_section;$/;"	v	file:
mips_elf_scom_symbol	bfd/elfxx-mips.c	/^static asymbol mips_elf_scom_symbol;$/;"	v	file:
mips_elf_scom_symbol_ptr	bfd/elfxx-mips.c	/^static asymbol *mips_elf_scom_symbol_ptr;$/;"	v	file:
mips_elf_section_data	bfd/elfxx-mips.c	233;"	d	file:
mips_elf_set_cr_dist2to	bfd/elfxx-mips.c	719;"	d	file:
mips_elf_set_cr_format	bfd/elfxx-mips.c	717;"	d	file:
mips_elf_set_cr_relvaddr	bfd/elfxx-mips.c	720;"	d	file:
mips_elf_set_cr_type	bfd/elfxx-mips.c	718;"	d	file:
mips_elf_set_global_got_area	bfd/elfxx-mips.c	/^mips_elf_set_global_got_area (void **entryp, void *data)$/;"	f	file:
mips_elf_set_global_gotidx	bfd/elfxx-mips.c	/^mips_elf_set_global_gotidx (void **entryp, void *data)$/;"	f	file:
mips_elf_set_gotidx	bfd/elfxx-mips.c	/^mips_elf_set_gotidx (void **entryp, long gotidx)$/;"	f	file:
mips_elf_set_plt_sym_value	bfd/elfxx-mips.c	/^mips_elf_set_plt_sym_value (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_shift6_reloc	bfd/elfn32-mips.c	/^mips_elf_shift6_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
mips_elf_sort_hash_table	bfd/elfxx-mips.c	/^mips_elf_sort_hash_table (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
mips_elf_sort_hash_table_f	bfd/elfxx-mips.c	/^mips_elf_sort_hash_table_f (struct mips_elf_link_hash_entry *h, void *data)$/;"	f	file:
mips_elf_sym_is_global	bfd/elf32-mips.c	/^mips_elf_sym_is_global (bfd *abfd ATTRIBUTE_UNUSED, asymbol *sym)$/;"	f	file:
mips_elf_sym_is_global	bfd/elfn32-mips.c	/^mips_elf_sym_is_global (bfd *abfd ATTRIBUTE_UNUSED, asymbol *sym)$/;"	f	file:
mips_elf_tdata	bfd/elfxx-mips.c	577;"	d	file:
mips_elf_traverse_got_arg	bfd/elfxx-mips.c	/^struct mips_elf_traverse_got_arg$/;"	s	file:
mips_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_exec_plt_entry[] =$/;"	v	file:
mips_extr	bfd/elf-bfd.h	/^      void *mips_extr;$/;"	m	union:__anon1031::__anon1032
mips_extract_operand	include/opcode/mips.h	/^mips_extract_operand (const struct mips_operand *operand, unsigned int insn)$/;"	f
mips_fbsd_collect_fpregs	gdb/mips-fbsd-tdep.c	/^mips_fbsd_collect_fpregs (const struct regcache *regcache, int regnum,$/;"	f
mips_fbsd_collect_fpregset	gdb/mips-fbsd-tdep.c	/^mips_fbsd_collect_fpregset (const struct regset *regset,$/;"	f	file:
mips_fbsd_collect_gregs	gdb/mips-fbsd-tdep.c	/^mips_fbsd_collect_gregs (const struct regcache *regcache, int regnum,$/;"	f
mips_fbsd_collect_gregset	gdb/mips-fbsd-tdep.c	/^mips_fbsd_collect_gregset (const struct regset *regset,$/;"	f	file:
mips_fbsd_collect_reg	gdb/mips-fbsd-tdep.c	/^mips_fbsd_collect_reg (const struct regcache *regcache, int regnum, void *addr,$/;"	f	file:
mips_fbsd_fpregset	gdb/mips-fbsd-tdep.c	/^static const struct regset mips_fbsd_fpregset =$/;"	v	typeref:struct:regset	file:
mips_fbsd_gregset	gdb/mips-fbsd-tdep.c	/^static const struct regset mips_fbsd_gregset =$/;"	v	typeref:struct:regset	file:
mips_fbsd_ilp32_fetch_link_map_offsets	gdb/mips-fbsd-tdep.c	/^mips_fbsd_ilp32_fetch_link_map_offsets (void)$/;"	f	file:
mips_fbsd_init_abi	gdb/mips-fbsd-tdep.c	/^mips_fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
mips_fbsd_iterate_over_regset_sections	gdb/mips-fbsd-tdep.c	/^mips_fbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
mips_fbsd_lp64_fetch_link_map_offsets	gdb/mips-fbsd-tdep.c	/^mips_fbsd_lp64_fetch_link_map_offsets (void)$/;"	f	file:
mips_fbsd_sigframe	gdb/mips-fbsd-tdep.c	/^static const struct tramp_frame mips_fbsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
mips_fbsd_sigframe_init	gdb/mips-fbsd-tdep.c	/^mips_fbsd_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
mips_fbsd_supply_fpregs	gdb/mips-fbsd-tdep.c	/^mips_fbsd_supply_fpregs (struct regcache *regcache, int regnum,$/;"	f
mips_fbsd_supply_fpregset	gdb/mips-fbsd-tdep.c	/^mips_fbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
mips_fbsd_supply_gregs	gdb/mips-fbsd-tdep.c	/^mips_fbsd_supply_gregs (struct regcache *regcache, int regnum,$/;"	f
mips_fbsd_supply_gregset	gdb/mips-fbsd-tdep.c	/^mips_fbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
mips_fbsd_supply_reg	gdb/mips-fbsd-tdep.c	/^mips_fbsd_supply_reg (struct regcache *regcache, int regnum, const void *addr,$/;"	f	file:
mips_fetch_instruction	gdb/mips-tdep.c	/^mips_fetch_instruction (struct gdbarch *gdbarch,$/;"	f	file:
mips_fetch_register	gdb/gdbserver/linux-loongarch-low.c	/^mips_fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
mips_fetch_register	gdb/gdbserver/linux-mips-low.c	/^mips_fetch_register (struct regcache *regcache, int regno)$/;"	f	file:
mips_fill_fpregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_fpregset	gdb/gdbserver/linux-mips-low.c	/^mips_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_gregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_gregset	gdb/gdbserver/linux-mips-low.c	/^mips_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_gregset	gdb/mips-linux-tdep.c	/^mips_fill_gregset (const struct regcache *regcache,$/;"	f
mips_fill_gregset_wrapper	gdb/mips-linux-tdep.c	/^mips_fill_gregset_wrapper (const struct regset *regset,$/;"	f	file:
mips_fill_lasxregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_fill_lasxregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_lbtregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_fill_lbtregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_fill_lsxregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_fill_lsxregset (struct regcache *regcache, void *buf)$/;"	f	file:
mips_find_abi_section	gdb/mips-tdep.c	/^mips_find_abi_section (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
mips_find_long_section	gdb/mips-tdep.c	/^mips_find_long_section (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
mips_finish_exec_plt	bfd/elfxx-mips.c	/^mips_finish_exec_plt (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
mips_float_register_p	gdb/mips-tdep.c	/^mips_float_register_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
mips_fpa0_regnum	gdb/mips-tdep.c	/^mips_fpa0_regnum (struct gdbarch *gdbarch)$/;"	f	file:
mips_fpr_names	opcodes/mips-dis.c	/^static const char * const *mips_fpr_names;$/;"	v	file:
mips_fpr_names_32	opcodes/mips-dis.c	/^static const char * const mips_fpr_names_32[32] =$/;"	v	file:
mips_fpr_names_64	opcodes/mips-dis.c	/^static const char * const mips_fpr_names_64[32] =$/;"	v	file:
mips_fpr_names_n32	opcodes/mips-dis.c	/^static const char * const mips_fpr_names_n32[32] =$/;"	v	file:
mips_fpr_names_numeric	opcodes/mips-dis.c	/^static const char * const mips_fpr_names_numeric[32] =$/;"	v	file:
mips_fpu_type	gdb/mips-tdep.c	/^static enum mips_fpu_type mips_fpu_type = MIPS_DEFAULT_FPU_TYPE;$/;"	v	typeref:enum:mips_fpu_type	file:
mips_fpu_type	gdb/mips-tdep.h	/^  enum mips_fpu_type mips_fpu_type;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::mips_fpu_type
mips_fpu_type	gdb/mips-tdep.h	/^enum mips_fpu_type$/;"	g
mips_fpu_type_auto	gdb/mips-tdep.c	/^static int mips_fpu_type_auto = 1;$/;"	v	file:
mips_fpu_type_str	gdb/mips-tdep.c	/^mips_fpu_type_str (enum mips_fpu_type fpu_type)$/;"	f	file:
mips_frame_align	gdb/mips-tdep.c	/^mips_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
mips_frame_cache	gdb/mips-tdep.c	/^struct mips_frame_cache$/;"	s	file:
mips_fval_both	gdb/mips-tdep.c	/^  mips_fval_both$/;"	e	enum:mips_fval_reg	file:
mips_fval_fpr	gdb/mips-tdep.c	/^  mips_fval_fpr,$/;"	e	enum:mips_fval_reg	file:
mips_fval_gpr	gdb/mips-tdep.c	/^  mips_fval_gpr,$/;"	e	enum:mips_fval_reg	file:
mips_fval_reg	gdb/mips-tdep.c	/^enum mips_fval_reg$/;"	g	file:
mips_gdb_signal_from_target	gdb/mips-linux-tdep.c	/^mips_gdb_signal_from_target (struct gdbarch *gdbarch, int signal)$/;"	f	file:
mips_gdb_signal_to_target	gdb/mips-linux-tdep.c	/^mips_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f	file:
mips_gdbarch_init	gdb/mips-tdep.c	/^mips_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
mips_generic_reg_names	gdb/mips-tdep.c	/^static const char *mips_generic_reg_names[NUM_MIPS_PROCESSOR_REGS] = {$/;"	v	file:
mips_generic_reloc	bfd/coff-mips.c	/^mips_generic_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_get_mips16_fn_stub_pc	gdb/mips-tdep.c	/^mips_get_mips16_fn_stub_pc (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
mips_get_pc	gdb/gdbserver/linux-loongarch-low.c	/^mips_get_pc (struct regcache *regcache)$/;"	f	file:
mips_get_pc	gdb/gdbserver/linux-mips-low.c	/^mips_get_pc (struct regcache *regcache)$/;"	f	file:
mips_got_entry	bfd/elfxx-mips.c	/^struct mips_got_entry$/;"	s	file:
mips_got_info	bfd/elfxx-mips.c	/^struct mips_got_info$/;"	s	file:
mips_got_page_entry	bfd/elfxx-mips.c	/^struct mips_got_page_entry$/;"	s	file:
mips_got_page_entry_eq	bfd/elfxx-mips.c	/^mips_got_page_entry_eq (const void *entry1_, const void *entry2_)$/;"	f	file:
mips_got_page_entry_hash	bfd/elfxx-mips.c	/^mips_got_page_entry_hash (const void *entry_)$/;"	f	file:
mips_got_page_range	bfd/elfxx-mips.c	/^struct mips_got_page_range$/;"	s	file:
mips_got_page_ref	bfd/elfxx-mips.c	/^struct mips_got_page_ref$/;"	s	file:
mips_got_page_ref_eq	bfd/elfxx-mips.c	/^mips_got_page_ref_eq (const void *ref1_, const void *ref2_)$/;"	f	file:
mips_got_page_ref_hash	bfd/elfxx-mips.c	/^mips_got_page_ref_hash (const void *ref_)$/;"	f	file:
mips_got_tls_type	bfd/elfxx-mips.c	/^enum mips_got_tls_type {$/;"	g	file:
mips_gpr_names	opcodes/mips-dis.c	/^static const char * const *mips_gpr_names;$/;"	v	file:
mips_gpr_names_newabi	opcodes/mips-dis.c	/^static const char * const mips_gpr_names_newabi[32] =$/;"	v	file:
mips_gpr_names_numeric	opcodes/mips-dis.c	/^static const char * const mips_gpr_names_numeric[32] =$/;"	v	file:
mips_gpr_names_oldabi	opcodes/mips-dis.c	/^static const char * const mips_gpr_names_oldabi[32] =$/;"	v	file:
mips_gprel_reloc	bfd/coff-mips.c	/^mips_gprel_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_hi	bfd/coff-mips.c	/^struct mips_hi$/;"	s	file:
mips_hi16	bfd/elfxx-mips.c	/^struct mips_hi16$/;"	s	file:
mips_hi16_list	bfd/elfxx-mips.c	/^static struct mips_hi16 *mips_hi16_list;$/;"	v	typeref:struct:mips_hi16	file:
mips_howto_table	bfd/coff-mips.c	/^static reloc_howto_type mips_howto_table[] =$/;"	v	file:
mips_htab_traverse_info	bfd/elfxx-mips.c	/^struct mips_htab_traverse_info$/;"	s	file:
mips_hwr_names	opcodes/mips-dis.c	/^static const char * const *mips_hwr_names;$/;"	v	file:
mips_hwr_names_mips3264r2	opcodes/mips-dis.c	/^static const char * const mips_hwr_names_mips3264r2[32] =$/;"	v	file:
mips_hwr_names_numeric	opcodes/mips-dis.c	/^static const char * const mips_hwr_names_numeric[32] =$/;"	v	file:
mips_in_frame_stub	gdb/mips-tdep.c	/^mips_in_frame_stub (CORE_ADDR pc)$/;"	f	file:
mips_in_return_stub	gdb/mips-tdep.c	/^mips_in_return_stub (struct gdbarch *gdbarch, CORE_ADDR pc, const char *name)$/;"	f	file:
mips_info_to_howto_rel	bfd/elf32-mips.c	/^mips_info_to_howto_rel (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
mips_info_to_howto_rel	bfd/elfn32-mips.c	/^mips_info_to_howto_rel (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
mips_info_to_howto_rela	bfd/elf32-mips.c	/^mips_info_to_howto_rela (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
mips_info_to_howto_rela	bfd/elfn32-mips.c	/^mips_info_to_howto_rela (bfd *abfd,$/;"	f	file:
mips_insert_operand	include/opcode/mips.h	/^mips_insert_operand (const struct mips_operand *operand, unsigned int insn,$/;"	f
mips_insert_point	gdb/gdbserver/linux-mips-low.c	/^mips_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
mips_insn16_frame_base	gdb/mips-tdep.c	/^static const struct frame_base mips_insn16_frame_base =$/;"	v	typeref:struct:frame_base	file:
mips_insn16_frame_base_address	gdb/mips-tdep.c	/^mips_insn16_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
mips_insn16_frame_base_sniffer	gdb/mips-tdep.c	/^mips_insn16_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
mips_insn16_frame_cache	gdb/mips-tdep.c	/^mips_insn16_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_insn16_frame_prev_register	gdb/mips-tdep.c	/^mips_insn16_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mips_insn16_frame_sniffer	gdb/mips-tdep.c	/^mips_insn16_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
mips_insn16_frame_this_id	gdb/mips-tdep.c	/^mips_insn16_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
mips_insn16_frame_unwind	gdb/mips-tdep.c	/^static const struct frame_unwind mips_insn16_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
mips_insn32_frame_base	gdb/mips-tdep.c	/^static const struct frame_base mips_insn32_frame_base =$/;"	v	typeref:struct:frame_base	file:
mips_insn32_frame_base_address	gdb/mips-tdep.c	/^mips_insn32_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
mips_insn32_frame_base_sniffer	gdb/mips-tdep.c	/^mips_insn32_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
mips_insn32_frame_cache	gdb/mips-tdep.c	/^mips_insn32_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_insn32_frame_prev_register	gdb/mips-tdep.c	/^mips_insn32_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mips_insn32_frame_sniffer	gdb/mips-tdep.c	/^mips_insn32_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
mips_insn32_frame_this_id	gdb/mips-tdep.c	/^mips_insn32_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
mips_insn32_frame_unwind	gdb/mips-tdep.c	/^static const struct frame_unwind mips_insn32_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
mips_insn_size	gdb/mips-tdep.c	/^mips_insn_size (enum mips_isa isa, ULONGEST insn)$/;"	f	file:
mips_int_operand	include/opcode/mips.h	/^struct mips_int_operand$/;"	s
mips_int_operand_max	include/opcode/mips.h	/^mips_int_operand_max (const struct mips_int_operand *operand)$/;"	f
mips_int_operand_min	include/opcode/mips.h	/^mips_int_operand_min (const struct mips_int_operand *operand)$/;"	f
mips_integer_to_address	gdb/mips-tdep.c	/^mips_integer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
mips_is_stub_mode	gdb/mips-tdep.c	/^mips_is_stub_mode (const char *mode)$/;"	f	file:
mips_is_stub_suffix	gdb/mips-tdep.c	/^mips_is_stub_suffix (const char *suffix, int zero)$/;"	f	file:
mips_isa	gdb/mips-tdep.h	/^  enum mips_isa mips_isa;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::mips_isa
mips_isa	gdb/mips-tdep.h	/^enum mips_isa$/;"	g
mips_isa	opcodes/mips-dis.c	/^static int mips_isa;$/;"	v	file:
mips_isa_regsize	gdb/mips-tdep.c	/^mips_isa_regsize (struct gdbarch *gdbarch)$/;"	f
mips_isa_table	include/opcode/mips.h	/^static const unsigned int mips_isa_table[] = {$/;"	v
mips_last_arg_regnum	gdb/mips-tdep.h	/^  int mips_last_arg_regnum;$/;"	m	struct:gdbarch_tdep
mips_last_fp_arg_regnum	gdb/mips-tdep.h	/^  int mips_last_fp_arg_regnum;$/;"	m	struct:gdbarch_tdep
mips_linux_core_read_description	gdb/mips-linux-tdep.c	/^mips_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
mips_linux_delete_process	gdb/gdbserver/linux-mips-low.c	/^mips_linux_delete_process (struct arch_process_info *info)$/;"	f	file:
mips_linux_delete_thread	gdb/gdbserver/linux-mips-low.c	/^mips_linux_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f	file:
mips_linux_get_longjmp_target	gdb/mips-linux-tdep.c	/^mips_linux_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
mips_linux_get_syscall_number	gdb/mips-linux-tdep.c	/^mips_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
mips_linux_gregset	gdb/mips-linux-tdep.c	/^static const struct regset mips_linux_gregset =$/;"	v	typeref:struct:regset	file:
mips_linux_in_dynsym_resolve_code	gdb/mips-linux-tdep.c	/^mips_linux_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
mips_linux_in_dynsym_stub	gdb/mips-linux-tdep.c	/^mips_linux_in_dynsym_stub (CORE_ADDR pc)$/;"	f	file:
mips_linux_init_abi	gdb/mips-linux-tdep.c	/^mips_linux_init_abi (struct gdbarch_info info,$/;"	f	file:
mips_linux_iterate_over_regset_sections	gdb/mips-linux-tdep.c	/^mips_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
mips_linux_n32_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame mips_linux_n32_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
mips_linux_n32n64_sigframe_init	gdb/mips-linux-tdep.c	/^mips_linux_n32n64_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
mips_linux_n64_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame mips_linux_n64_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
mips_linux_new_fork	gdb/gdbserver/linux-mips-low.c	/^mips_linux_new_fork (struct process_info *parent,$/;"	f	file:
mips_linux_new_process	gdb/gdbserver/linux-mips-low.c	/^mips_linux_new_process (void)$/;"	f	file:
mips_linux_new_thread	gdb/gdbserver/linux-mips-low.c	/^mips_linux_new_thread (struct lwp_info *lwp)$/;"	f	file:
mips_linux_o32_rt_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame mips_linux_o32_rt_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
mips_linux_o32_sigframe	gdb/mips-linux-tdep.c	/^static const struct tramp_frame mips_linux_o32_sigframe = {$/;"	v	typeref:struct:tramp_frame	file:
mips_linux_o32_sigframe_init	gdb/mips-linux-tdep.c	/^mips_linux_o32_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
mips_linux_prepare_to_resume	gdb/gdbserver/linux-mips-low.c	/^mips_linux_prepare_to_resume (struct lwp_info *lwp)$/;"	f	file:
mips_linux_read_watch_registers	gdb/nat/mips-linux-watch.c	/^mips_linux_read_watch_registers (long lwpid,$/;"	f
mips_linux_reg_names	gdb/mips-tdep.c	/^static const char *mips_linux_reg_names[NUM_MIPS_PROCESSOR_REGS] = {$/;"	v	file:
mips_linux_register_addr	gdb/mips-linux-nat.c	/^mips_linux_register_addr (struct gdbarch *gdbarch, int regno, int store)$/;"	f	file:
mips_linux_restart_reg_p	gdb/mips-linux-tdep.c	/^mips_linux_restart_reg_p (struct gdbarch *gdbarch)$/;"	f
mips_linux_sigframe_validate	gdb/mips-linux-tdep.c	/^mips_linux_sigframe_validate (const struct tramp_frame *self,$/;"	f	file:
mips_linux_skip_resolver	gdb/mips-linux-tdep.c	/^mips_linux_skip_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips_linux_syscall_next_pc	gdb/mips-linux-tdep.c	/^mips_linux_syscall_next_pc (struct frame_info *frame)$/;"	f	file:
mips_linux_watch_get_irw_mask	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_get_irw_mask (struct pt_watch_regs *regs, int n)$/;"	f
mips_linux_watch_get_num_valid	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_get_num_valid (struct pt_watch_regs *regs)$/;"	f
mips_linux_watch_get_watchhi	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_get_watchhi (struct pt_watch_regs *regs, int n)$/;"	f
mips_linux_watch_get_watchlo	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_get_watchlo (struct pt_watch_regs *regs, int n)$/;"	f
mips_linux_watch_populate_regs	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_populate_regs (struct mips_watchpoint *current_watches,$/;"	f
mips_linux_watch_set_watchhi	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_set_watchhi (struct pt_watch_regs *regs, int n,$/;"	f
mips_linux_watch_set_watchlo	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_set_watchlo (struct pt_watch_regs *regs, int n,$/;"	f
mips_linux_watch_try_one_watch	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_try_one_watch (struct pt_watch_regs *regs,$/;"	f
mips_linux_watch_type_to_irw	gdb/nat/mips-linux-watch.c	/^mips_linux_watch_type_to_irw (enum target_hw_bp_type type)$/;"	f
mips_linux_write_pc	gdb/mips-linux-tdep.c	/^mips_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips_mach_extends_p	bfd/elfxx-mips.c	/^mips_mach_extends_p (unsigned long base, unsigned long extension)$/;"	f	file:
mips_mach_extension	bfd/elfxx-mips.c	/^struct mips_mach_extension$/;"	s	file:
mips_mach_extensions	bfd/elfxx-mips.c	/^static const struct mips_mach_extension mips_mach_extensions[] =$/;"	v	typeref:struct:mips_mach_extension	file:
mips_make_symbol_special	gdb/mips-tdep.c	/^mips_make_symbol_special (struct symbol *sym, struct objfile *objfile)$/;"	f	file:
mips_mapped_int_operand	include/opcode/mips.h	/^struct mips_mapped_int_operand$/;"	s
mips_mask_address_p	gdb/mips-tdep.c	/^mips_mask_address_p (struct gdbarch_tdep *tdep)$/;"	f	file:
mips_micro_frame_base	gdb/mips-tdep.c	/^static const struct frame_base mips_micro_frame_base =$/;"	v	typeref:struct:frame_base	file:
mips_micro_frame_base_address	gdb/mips-tdep.c	/^mips_micro_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
mips_micro_frame_base_sniffer	gdb/mips-tdep.c	/^mips_micro_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
mips_micro_frame_cache	gdb/mips-tdep.c	/^mips_micro_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_micro_frame_prev_register	gdb/mips-tdep.c	/^mips_micro_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mips_micro_frame_sniffer	gdb/mips-tdep.c	/^mips_micro_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
mips_micro_frame_this_id	gdb/mips-tdep.c	/^mips_micro_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
mips_micro_frame_unwind	gdb/mips-tdep.c	/^static const struct frame_unwind mips_micro_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
mips_msb_operand	include/opcode/mips.h	/^struct mips_msb_operand$/;"	s
mips_n32_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_n32_exec_plt0_entry[] =$/;"	v	file:
mips_n32_n64_aliases	gdb/mips-tdep.c	/^const struct register_alias mips_n32_n64_aliases[] = {$/;"	v	typeref:struct:register_alias
mips_n32n64_fp_arg_chunk_p	gdb/mips-tdep.c	/^mips_n32n64_fp_arg_chunk_p (struct gdbarch *gdbarch, struct type *arg_type,$/;"	f	file:
mips_n32n64_push_dummy_call	gdb/mips-tdep.c	/^mips_n32n64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_n32n64_return_value	gdb/mips-tdep.c	/^mips_n32n64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_n64_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_n64_exec_plt0_entry[] =$/;"	v	file:
mips_next_pc	gdb/mips-tdep.c	/^mips_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips_num_regs	gdb/gdbserver/linux-mips-low.c	57;"	d	file:
mips_numeric_register_aliases	gdb/mips-tdep.c	/^const struct register_alias mips_numeric_register_aliases[] = {$/;"	v	typeref:struct:register_alias
mips_o32_aliases	gdb/mips-tdep.c	/^const struct register_alias mips_o32_aliases[] = {$/;"	v	typeref:struct:register_alias
mips_o32_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_o32_exec_plt0_entry[] =$/;"	v	file:
mips_o32_push_dummy_call	gdb/mips-tdep.c	/^mips_o32_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_o32_return_value	gdb/mips-tdep.c	/^mips_o32_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_o64_push_dummy_call	gdb/mips-tdep.c	/^mips_o64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_o64_return_value	gdb/mips-tdep.c	/^mips_o64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mips_objfile_private	gdb/mips-tdep.c	/^struct mips_objfile_private$/;"	s	file:
mips_offset	bfd/elfxx-mips.c	/^  bfd_vma mips_offset;$/;"	m	struct:plt_entry	file:
mips_opcode	include/opcode/mips.h	/^struct mips_opcode$/;"	s
mips_opcode_32bit_p	include/opcode/mips.h	/^mips_opcode_32bit_p (const struct mips_opcode *mo)$/;"	f
mips_opcodes	opcodes/mips-opc.c	/^struct mips_opcode *mips_opcodes =$/;"	v	typeref:struct:mips_opcode
mips_operand	include/opcode/mips.h	/^struct mips_operand$/;"	s
mips_operand_type	include/opcode/mips.h	/^enum mips_operand_type {$/;"	g
mips_option_handler	sim/mips/interp.c	/^mips_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt, char *arg,$/;"	f	file:
mips_optional_operand_p	include/opcode/mips.h	/^mips_optional_operand_p (const struct mips_operand *operand)$/;"	f
mips_options	sim/mips/interp.c	/^static const OPTION mips_options[] =$/;"	v	file:
mips_pc_get	sim/mips/interp.c	/^mips_pc_get (sim_cpu *cpu)$/;"	f	file:
mips_pc_is_micromips	gdb/mips-tdep.c	/^mips_pc_is_micromips (struct gdbarch *gdbarch, CORE_ADDR memaddr)$/;"	f
mips_pc_is_mips	gdb/mips-tdep.c	/^mips_pc_is_mips (CORE_ADDR memaddr)$/;"	f
mips_pc_is_mips16	gdb/mips-tdep.c	/^mips_pc_is_mips16 (struct gdbarch *gdbarch, CORE_ADDR memaddr)$/;"	f
mips_pc_isa	gdb/mips-tdep.c	/^mips_pc_isa (struct gdbarch *gdbarch, CORE_ADDR memaddr)$/;"	f	file:
mips_pc_set	sim/mips/interp.c	/^mips_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
mips_pcrel_operand	include/opcode/mips.h	/^struct mips_pcrel_operand$/;"	s
mips_pdr_data	gdb/mips-tdep.c	/^static const struct objfile_data *mips_pdr_data;$/;"	v	typeref:struct:objfile_data	file:
mips_print_arg_state	opcodes/mips-dis.c	/^struct mips_print_arg_state {$/;"	s	file:
mips_print_float_info	gdb/mips-tdep.c	/^mips_print_float_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
mips_print_fp_register	gdb/mips-tdep.c	/^mips_print_fp_register (struct ui_file *file, struct frame_info *frame,$/;"	f	file:
mips_print_register	gdb/mips-tdep.c	/^mips_print_register (struct ui_file *file, struct frame_info *frame,$/;"	f	file:
mips_print_registers_info	gdb/mips-tdep.c	/^mips_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file,$/;"	f	file:
mips_print_save_restore	opcodes/mips-dis.c	/^mips_print_save_restore (struct disassemble_info *info, unsigned int amask,$/;"	f	file:
mips_processor	opcodes/mips-dis.c	/^static int mips_processor;$/;"	v	file:
mips_processor_reg_names	gdb/mips-tdep.h	/^  const char **mips_processor_reg_names;$/;"	m	struct:gdbarch_tdep
mips_pseudo_register_read	gdb/mips-tdep.c	/^mips_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
mips_pseudo_register_type	gdb/mips-tdep.c	/^mips_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
mips_pseudo_register_write	gdb/mips-tdep.c	/^mips_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
mips_push_dummy_code	gdb/mips-tdep.c	/^mips_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp,$/;"	f	file:
mips_read_description	gdb/gdbserver/linux-mips-low.c	/^mips_read_description (void)$/;"	f	file:
mips_read_fp_register_double	gdb/mips-tdep.c	/^mips_read_fp_register_double (struct frame_info *frame, int regno,$/;"	f	file:
mips_read_fp_register_single	gdb/mips-tdep.c	/^mips_read_fp_register_single (struct frame_info *frame, int regno,$/;"	f	file:
mips_read_pc	gdb/mips-tdep.c	/^mips_read_pc (readable_regcache *regcache)$/;"	f	file:
mips_refhi_list	bfd/coff-mips.c	/^static struct mips_hi *mips_refhi_list;$/;"	v	typeref:struct:mips_hi	file:
mips_refhi_reloc	bfd/coff-mips.c	/^mips_refhi_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_reflo_reloc	bfd/coff-mips.c	/^mips_reflo_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mips_reg3_to_reg	gdb/mips-tdep.c	/^static const signed char mips_reg3_to_reg[8] = { 16, 17, 2, 3, 4, 5, 6, 7 };$/;"	v	file:
mips_reg_fetch	sim/mips/interp.c	/^mips_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mips_reg_operand	include/opcode/mips.h	/^struct mips_reg_operand$/;"	s
mips_reg_operand_type	include/opcode/mips.h	/^enum mips_reg_operand_type {$/;"	g
mips_reg_pair_operand	include/opcode/mips.h	/^struct mips_reg_pair_operand$/;"	s
mips_reg_store	sim/mips/interp.c	/^mips_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mips_register	gdb/gdbserver/linux-mips-low.c	/^union mips_register$/;"	u	file:
mips_register_aliases	gdb/mips-tdep.c	/^const struct register_alias mips_register_aliases[] = {$/;"	v	typeref:struct:register_alias
mips_register_g_packet_guesses	gdb/mips-tdep.c	/^mips_register_g_packet_guesses (struct gdbarch *gdbarch)$/;"	f	file:
mips_register_name	gdb/mips-tdep.c	/^mips_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
mips_register_reggroup_p	gdb/mips-tdep.c	/^mips_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
mips_register_sim_regno	gdb/mips-tdep.c	/^mips_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
mips_register_to_value	gdb/mips-tdep.c	/^mips_register_to_value (struct frame_info *frame, int regnum,$/;"	f	file:
mips_register_type	gdb/mips-tdep.c	/^mips_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
mips_regmap	gdb/gdbserver/linux-mips-low.c	/^static int mips_regmap[mips_num_regs] = {$/;"	v	file:
mips_regnum	gdb/mips-tdep.c	/^mips_regnum (struct gdbarch *gdbarch)$/;"	f
mips_regnum	gdb/mips-tdep.h	/^struct mips_regnum$/;"	s
mips_regs_info	gdb/gdbserver/linux-loongarch-low.c	/^mips_regs_info (void)$/;"	f	file:
mips_regs_info	gdb/gdbserver/linux-mips-low.c	/^mips_regs_info (void)$/;"	f	file:
mips_regsets	gdb/gdbserver/linux-loongarch-low.c	/^static struct regset_info mips_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
mips_regsets	gdb/gdbserver/linux-mips-low.c	/^static struct regset_info mips_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
mips_regsets_info	gdb/gdbserver/linux-loongarch-low.c	/^static struct regsets_info mips_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
mips_regsets_info	gdb/gdbserver/linux-mips-low.c	/^static struct regsets_info mips_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
mips_reloc_against_discarded_section	bfd/elfxx-mips.c	/^mips_reloc_against_discarded_section (bfd *output_bfd,$/;"	f	file:
mips_reloc_map	bfd/elf32-mips.c	/^static const struct elf_reloc_map mips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips_reloc_map	bfd/elf64-mips.c	/^static const struct elf_reloc_map mips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips_reloc_map	bfd/elfn32-mips.c	/^static const struct elf_reloc_map mips_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
mips_relocate_hi	bfd/coff-mips.c	/^mips_relocate_hi (struct internal_reloc *refhi,$/;"	f	file:
mips_relocate_section	bfd/coff-mips.c	/^mips_relocate_section (bfd *output_bfd,$/;"	f	file:
mips_remove_point	gdb/gdbserver/linux-mips-low.c	/^mips_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
mips_sde_elf_osabi_sniff_abi_tag_sections	gdb/mips-sde-tdep.c	/^mips_sde_elf_osabi_sniff_abi_tag_sections (bfd *abfd, asection *sect,$/;"	f	file:
mips_sde_elf_osabi_sniffer	gdb/mips-sde-tdep.c	/^mips_sde_elf_osabi_sniffer (bfd *abfd)$/;"	f	file:
mips_sde_frame_base	gdb/mips-sde-tdep.c	/^static const struct frame_base mips_sde_frame_base =$/;"	v	typeref:struct:frame_base	file:
mips_sde_frame_base_address	gdb/mips-sde-tdep.c	/^mips_sde_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_sde_frame_base_sniffer	gdb/mips-sde-tdep.c	/^mips_sde_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
mips_sde_frame_cache	gdb/mips-sde-tdep.c	/^mips_sde_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_sde_frame_prev_register	gdb/mips-sde-tdep.c	/^mips_sde_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mips_sde_frame_sniffer	gdb/mips-sde-tdep.c	/^mips_sde_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
mips_sde_frame_this_id	gdb/mips-sde-tdep.c	/^mips_sde_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
mips_sde_frame_unwind	gdb/mips-sde-tdep.c	/^static const struct frame_unwind mips_sde_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
mips_sde_init_abi	gdb/mips-sde-tdep.c	/^mips_sde_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
mips_seen_register	opcodes/mips-dis.c	/^mips_seen_register (struct mips_print_arg_state *state,$/;"	f	file:
mips_segment_boundary	gdb/mips-tdep.c	/^mips_segment_boundary (CORE_ADDR bpaddr)$/;"	f	file:
mips_set_isa_flags	bfd/elfxx-mips.c	/^mips_set_isa_flags (bfd *abfd)$/;"	f	file:
mips_set_pc	gdb/gdbserver/linux-loongarch-low.c	/^mips_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips_set_pc	gdb/gdbserver/linux-mips-low.c	/^mips_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
mips_show_dr	gdb/mips-linux-nat.c	/^mips_show_dr (const char *func, CORE_ADDR addr,$/;"	f	file:
mips_signed_operand	include/opcode/mips.h	/^mips_signed_operand (const struct mips_operand *operand, unsigned int uval)$/;"	f
mips_sim_close	sim/mips/interp.c	/^mips_sim_close (SIM_DESC sd, int quitting)$/;"	f
mips_single_step_through_delay	gdb/mips-tdep.c	/^mips_single_step_through_delay (struct gdbarch *gdbarch,$/;"	f	file:
mips_skip_mips16_trampoline_code	gdb/mips-tdep.c	/^mips_skip_mips16_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
mips_skip_pic_trampoline_code	gdb/mips-tdep.c	/^mips_skip_pic_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
mips_skip_prologue	gdb/mips-tdep.c	/^mips_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips_skip_trampoline_code	gdb/mips-tdep.c	/^mips_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
mips_software_single_step	gdb/mips-tdep.c	/^mips_software_single_step (struct regcache *regcache)$/;"	f
mips_stab_reg_to_regnum	gdb/mips-tdep.c	/^mips_stab_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
mips_stack_frame_destroyed_p	gdb/mips-tdep.c	/^mips_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mips_stopped_by_watchpoint	gdb/gdbserver/linux-mips-low.c	/^mips_stopped_by_watchpoint (void)$/;"	f	file:
mips_stopped_data_address	gdb/gdbserver/linux-mips-low.c	/^mips_stopped_data_address (void)$/;"	f	file:
mips_store_fpregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_fpregset	gdb/gdbserver/linux-mips-low.c	/^mips_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_gregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_gregset	gdb/gdbserver/linux-mips-low.c	/^mips_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_lasxregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_store_lasxregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_lbtregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_store_lbtregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_store_lsxregset	gdb/gdbserver/linux-loongarch-low.c	/^mips_store_lsxregset (struct regcache *regcache, const void *buf)$/;"	f	file:
mips_str_call_fp_stub	gdb/mips-tdep.c	/^static const char mips_str_call_fp_stub[] = "__call_stub_fp_";$/;"	v	file:
mips_str_call_stub	gdb/mips-tdep.c	/^static const char mips_str_call_stub[] = "__call_stub_";$/;"	v	file:
mips_str_fn_stub	gdb/mips-tdep.c	/^static const char mips_str_fn_stub[] = "__fn_stub_";$/;"	v	file:
mips_str_mips16_call_stub	gdb/mips-tdep.c	/^static const char mips_str_mips16_call_stub[] = "__mips16_call_stub_";$/;"	v	file:
mips_str_mips16_ret_stub	gdb/mips-tdep.c	/^static const char mips_str_mips16_ret_stub[] = "__mips16_ret_";$/;"	v	file:
mips_str_pic	gdb/mips-tdep.c	/^static const char mips_str_pic[] = ".pic.";$/;"	v	file:
mips_stub_frame_base	gdb/mips-tdep.c	/^static const struct frame_base mips_stub_frame_base =$/;"	v	typeref:struct:frame_base	file:
mips_stub_frame_base_address	gdb/mips-tdep.c	/^mips_stub_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
mips_stub_frame_base_sniffer	gdb/mips-tdep.c	/^mips_stub_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
mips_stub_frame_cache	gdb/mips-tdep.c	/^mips_stub_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
mips_stub_frame_prev_register	gdb/mips-tdep.c	/^mips_stub_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mips_stub_frame_sniffer	gdb/mips-tdep.c	/^mips_stub_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
mips_stub_frame_this_id	gdb/mips-tdep.c	/^mips_stub_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
mips_stub_frame_unwind	gdb/mips-tdep.c	/^static const struct frame_unwind mips_stub_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
mips_supply_gregset	gdb/mips-linux-tdep.c	/^mips_supply_gregset (struct regcache *regcache,$/;"	f
mips_supply_gregset_wrapper	gdb/mips-linux-tdep.c	/^mips_supply_gregset_wrapper (const struct regset *regset,$/;"	f	file:
mips_supply_ptrace_register	gdb/gdbserver/linux-mips-low.c	/^mips_supply_ptrace_register (struct regcache *regcache,$/;"	f	file:
mips_supply_register	gdb/gdbserver/linux-mips-low.c	/^mips_supply_register (struct regcache *regcache,$/;"	f	file:
mips_supply_register_32bit	gdb/gdbserver/linux-mips-low.c	/^mips_supply_register_32bit (struct regcache *regcache,$/;"	f	file:
mips_supports_z_point_type	gdb/gdbserver/linux-mips-low.c	/^mips_supports_z_point_type (char z_type)$/;"	f	file:
mips_svr4_so_ops	gdb/mips-linux-tdep.c	/^static struct target_so_ops mips_svr4_so_ops;$/;"	v	typeref:struct:target_so_ops	file:
mips_sw_breakpoint_from_kind	gdb/gdbserver/linux-loongarch-low.c	/^mips_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
mips_sw_breakpoint_from_kind	gdb/gdbserver/linux-mips-low.c	/^mips_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
mips_sw_breakpoint_from_kind	gdb/mips-tdep.c	/^mips_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
mips_tdesc_gp32	gdb/mips-tdep.c	/^struct target_desc *mips_tdesc_gp32;$/;"	v	typeref:struct:target_desc
mips_tdesc_gp64	gdb/mips-tdep.c	/^struct target_desc *mips_tdesc_gp64;$/;"	v	typeref:struct:target_desc
mips_tdesc_register_reggroup_p	gdb/mips-tdep.c	/^mips_tdesc_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
mips_tls_got_entries	bfd/elfxx-mips.c	/^mips_tls_got_entries (unsigned int type)$/;"	f	file:
mips_tls_got_relocs	bfd/elfxx-mips.c	/^mips_tls_got_relocs (struct bfd_link_info *info, unsigned char tls_type,$/;"	f	file:
mips_tx39_reg_names	gdb/mips-tdep.c	/^static const char *mips_tx39_reg_names[NUM_MIPS_PROCESSOR_REGS] = {$/;"	v	file:
mips_type_needs_double_align	gdb/mips-tdep.c	/^mips_type_needs_double_align (struct type *type)$/;"	f	file:
mips_unmake_compact_addr	gdb/mips-tdep.c	/^mips_unmake_compact_addr (CORE_ADDR addr)$/;"	f
mips_unwind_pc	gdb/mips-tdep.c	/^mips_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
mips_unwind_sp	gdb/mips-tdep.c	/^mips_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
mips_use_local_got_p	bfd/elfxx-mips.c	/^mips_use_local_got_p (struct bfd_link_info *info,$/;"	f	file:
mips_usrregs_info	gdb/gdbserver/linux-mips-low.c	/^static struct usrregs_info mips_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
mips_value_to_register	gdb/mips-tdep.c	/^mips_value_to_register (struct frame_info *frame, int regnum,$/;"	f	file:
mips_virtual_frame_pointer	gdb/mips-tdep.c	/^mips_virtual_frame_pointer (struct gdbarch *gdbarch, $/;"	f	file:
mips_vu0_channel_mask	opcodes/mips-opc.c	/^const struct mips_operand mips_vu0_channel_mask = { OP_VU0_SUFFIX, 4, 21 };$/;"	v	typeref:struct:mips_operand
mips_vxworks_exec_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_vxworks_exec_plt0_entry[] =$/;"	v	file:
mips_vxworks_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_vxworks_exec_plt_entry[] =$/;"	v	file:
mips_vxworks_final_write_processing	bfd/elf32-mips.c	/^mips_vxworks_final_write_processing (bfd *abfd, bfd_boolean linker)$/;"	f	file:
mips_vxworks_finish_exec_plt	bfd/elfxx-mips.c	/^mips_vxworks_finish_exec_plt (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
mips_vxworks_finish_shared_plt	bfd/elfxx-mips.c	/^mips_vxworks_finish_shared_plt (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
mips_vxworks_shared_plt0_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_vxworks_shared_plt0_entry[] =$/;"	v	file:
mips_vxworks_shared_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma mips_vxworks_shared_plt_entry[] =$/;"	v	file:
mips_watchpoint	gdb/nat/mips-linux-watch.h	/^struct mips_watchpoint$/;"	s
mips_write_pc	gdb/mips-tdep.c	/^mips_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f
mips_xfer_register	gdb/mips-tdep.c	/^mips_xfer_register (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
mipscoff_new_init	gdb/mipsread.c	/^mipscoff_new_init (struct objfile *ignore)$/;"	f	file:
mipscoff_symfile_finish	gdb/mipsread.c	/^mipscoff_symfile_finish (struct objfile *objfile)$/;"	f	file:
mipscoff_symfile_init	gdb/mipsread.c	/^mipscoff_symfile_init (struct objfile *objfile)$/;"	f	file:
mipscoff_symfile_read	gdb/mipsread.c	/^mipscoff_symfile_read (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
mipsn32_fbsd_sigframe	gdb/mips-fbsd-tdep.c	/^static const struct tramp_frame mipsn32_fbsd_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
mipsnbsd_cannot_fetch_register	gdb/mips-nbsd-tdep.c	/^mipsnbsd_cannot_fetch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
mipsnbsd_cannot_store_register	gdb/mips-nbsd-tdep.c	/^mipsnbsd_cannot_store_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
mipsnbsd_fill_fpreg	gdb/mips-nbsd-tdep.c	/^mipsnbsd_fill_fpreg (const struct regcache *regcache, char *fpregs, int regno)$/;"	f
mipsnbsd_fill_reg	gdb/mips-nbsd-tdep.c	/^mipsnbsd_fill_reg (const struct regcache *regcache, char *regs, int regno)$/;"	f
mipsnbsd_fpregset	gdb/mips-nbsd-tdep.c	/^static const struct regset mipsnbsd_fpregset =$/;"	v	typeref:struct:regset	file:
mipsnbsd_get_longjmp_target	gdb/mips-nbsd-tdep.c	/^mipsnbsd_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
mipsnbsd_gregset	gdb/mips-nbsd-tdep.c	/^static const struct regset mipsnbsd_gregset =$/;"	v	typeref:struct:regset	file:
mipsnbsd_ilp32_fetch_link_map_offsets	gdb/mips-nbsd-tdep.c	/^mipsnbsd_ilp32_fetch_link_map_offsets (void)$/;"	f	file:
mipsnbsd_init_abi	gdb/mips-nbsd-tdep.c	/^mipsnbsd_init_abi (struct gdbarch_info info,$/;"	f	file:
mipsnbsd_iterate_over_regset_sections	gdb/mips-nbsd-tdep.c	/^mipsnbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
mipsnbsd_lp64_fetch_link_map_offsets	gdb/mips-nbsd-tdep.c	/^mipsnbsd_lp64_fetch_link_map_offsets (void)$/;"	f	file:
mipsnbsd_supply_fpreg	gdb/mips-nbsd-tdep.c	/^mipsnbsd_supply_fpreg (struct regcache *regcache,$/;"	f
mipsnbsd_supply_fpregset	gdb/mips-nbsd-tdep.c	/^mipsnbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
mipsnbsd_supply_gregset	gdb/mips-nbsd-tdep.c	/^mipsnbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
mipsnbsd_supply_reg	gdb/mips-nbsd-tdep.c	/^mipsnbsd_supply_reg (struct regcache *regcache, const char *regs, int regno)$/;"	f
mipsr6_exec_plt_entry	bfd/elfxx-mips.c	/^static const bfd_vma mipsr6_exec_plt_entry[] =$/;"	v	file:
mirror_length	sim/rl78/mem.c	/^int mirror_length = 0x7000;$/;"	v
mirror_ram_base	sim/rl78/mem.c	/^int mirror_ram_base = 0xf1000;$/;"	v
mirror_rom_base	sim/rl78/mem.c	/^int mirror_rom_base = 0x01000;$/;"	v
misa_read	gdb/riscv-tdep.c	/^  bool misa_read;$/;"	m	struct:riscv_inferior_data	file:
misa_value	gdb/riscv-tdep.c	/^  uint32_t misa_value;$/;"	m	struct:riscv_inferior_data	file:
misc	bfd/elf32-epiphany.c	/^struct misc$/;"	s	file:
misc	bfd/elf32-ip2k.c	/^struct misc$/;"	s	file:
misc	include/hp-symtab.h	/^  int misc;$/;"	m	struct:dntt_type_fparam
misc_command_type	gdb/cli/cli-script.h	/^enum misc_command_type$/;"	g
misc_control	include/elf/nfp.h	/^  uint32_t misc_control;$/;"	m	struct:__anon1438
misc_guile_functions	gdb/guile/guile.c	/^static const scheme_function misc_guile_functions[] =$/;"	v	file:
misc_kind	include/hp-symtab.h	/^  unsigned int misc_kind:       1;$/;"	m	struct:dntt_type_fparam
misc_symbols	opcodes/tic54x-opc.c	/^const char *misc_symbols[] = {$/;"	v
misc_tests	gdb/testsuite/gdb.disasm/am33.s	/^misc_tests:$/;"	l
misc_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^misc_tests:$/;"	l
misordered	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	g	file:
misordered	gdb/testsuite/gdb.base/ptype.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	g	file:
miss	gdb/mi/mi-cmds.c	/^  int miss;$/;"	m	struct:mi_cmd_stats	file:
miss_count	gdb/remote.c	/^  ULONGEST miss_count = 0;$/;"	m	struct:readahead_cache	file:
misses	gdb/symtab.c	/^  unsigned int misses;$/;"	m	struct:block_symbol_cache	file:
misses	sim/common/cgen-scache.h	/^  unsigned long hits, misses;$/;"	m	struct:cpu_scache
missing_environ	sim/cris/sim-if.c	/^char *missing_environ[] = { "SHELL=\/bin\/sh", "PATH=\/bin:\/usr\/bin", NULL };$/;"	v
mix	libiberty/hashtab.c	880;"	d	file:
mix_half_names	opcodes/hppa-dis.c	/^static const char *const mix_half_names[] = {",l", ",r"};$/;"	v	file:
mixed_protection_c	gdb/testsuite/gdb.cp/classes.cc	/^mixed_protection_class mixed_protection_c;$/;"	v
mixed_protection_c	gdb/testsuite/gdb.cp/misc.cc	/^mixed_protection_class mixed_protection_c;$/;"	v
mixed_protection_class	gdb/testsuite/gdb.cp/classes.cc	/^class mixed_protection_class {$/;"	c	file:
mixed_protection_class	gdb/testsuite/gdb.cp/misc.cc	/^class mixed_protection_class {$/;"	c	file:
mixed_protection_s	gdb/testsuite/gdb.cp/classes.cc	/^mixed_protection_struct mixed_protection_s;$/;"	v
mixed_protection_s	gdb/testsuite/gdb.cp/misc.cc	/^mixed_protection_struct mixed_protection_s;$/;"	v
mixed_protection_struct	gdb/testsuite/gdb.cp/classes.cc	/^struct mixed_protection_struct {$/;"	s	file:
mixed_protection_struct	gdb/testsuite/gdb.cp/misc.cc	/^struct mixed_protection_struct {$/;"	s	file:
mixin_counter	gdb/unittests/optional/assignment/1.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_1::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/1.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_1::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/1.cc	/^struct mixin_counter$/;"	s	namespace:assign_1	file:
mixin_counter	gdb/unittests/optional/assignment/2.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_2::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/2.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_2::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/2.cc	/^struct mixin_counter$/;"	s	namespace:assign_2	file:
mixin_counter	gdb/unittests/optional/assignment/3.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_3::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/3.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_3::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/3.cc	/^struct mixin_counter$/;"	s	namespace:assign_3	file:
mixin_counter	gdb/unittests/optional/assignment/4.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_4::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/4.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_4::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/4.cc	/^struct mixin_counter$/;"	s	namespace:assign_4	file:
mixin_counter	gdb/unittests/optional/assignment/5.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_5::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/5.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_5::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/5.cc	/^struct mixin_counter$/;"	s	namespace:assign_5	file:
mixin_counter	gdb/unittests/optional/assignment/6.cc	/^  mixin_counter() { ++counter; }$/;"	f	struct:assign_6::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/6.cc	/^  mixin_counter(mixin_counter const&) { ++counter; }$/;"	f	struct:assign_6::mixin_counter
mixin_counter	gdb/unittests/optional/assignment/6.cc	/^struct mixin_counter$/;"	s	namespace:assign_6	file:
mk_fdrtab	bfd/ecofflink.c	/^mk_fdrtab (bfd *abfd,$/;"	f	file:
mk_wcswidth	readline/support/wcwidth.c	/^int mk_wcswidth(const wchar_t *pwcs, size_t n)$/;"	f
mk_wcswidth_cjk	readline/support/wcwidth.c	/^int mk_wcswidth_cjk(const wchar_t *pwcs, size_t n)$/;"	f
mk_wcwidth	readline/support/wcwidth.c	/^int mk_wcwidth(wchar_t ucs)$/;"	f
mk_wcwidth_cjk	readline/support/wcwidth.c	/^int mk_wcwidth_cjk(wchar_t ucs)$/;"	f
mkattrevs	include/os9k.h	89;"	d
mkdir	zlib/contrib/untgz/untgz.c	29;"	d	file:
mkfifo	readline/examples/rlfe/os.h	390;"	d
mkfifo	readline/examples/rlfe/os.h	391;"	d
mkobject	bfd/aout-target.h	/^MY (mkobject) (bfd *abfd)$/;"	f
mkstemp	gdb/gnulib/import/mkstemp.c	/^mkstemp (char *xtemplate)$/;"	f
mkstemps	libiberty/mkstemps.c	/^mkstemps (char *pattern, int suffix_len)$/;"	f
mktypelang	include/os9k.h	80;"	d
mld_beep_ftype	gdb/completer.h	/^typedef void mld_beep_ftype (const struct match_list_displayer *);$/;"	t
mld_crlf_ftype	gdb/completer.h	/^typedef void mld_crlf_ftype (const struct match_list_displayer *);$/;"	t
mld_erase_entire_line_ftype	gdb/completer.h	/^typedef void mld_erase_entire_line_ftype (const struct match_list_displayer *);$/;"	t
mld_flush_ftype	gdb/completer.h	/^typedef void mld_flush_ftype (const struct match_list_displayer *);$/;"	t
mld_putch_ftype	gdb/completer.h	/^typedef void mld_putch_ftype (const struct match_list_displayer *, int);$/;"	t
mld_puts_ftype	gdb/completer.h	/^typedef void mld_puts_ftype (const struct match_list_displayer *,$/;"	t
mld_read_key_ftype	gdb/completer.h	/^typedef int mld_read_key_ftype (const struct match_list_displayer *);$/;"	t
mm0_regnum	gdb/i386-tdep.h	/^  int mm0_regnum;$/;"	m	struct:gdbarch_tdep
mmalloca	gdb/gnulib/import/malloca.c	/^mmalloca (size_t n)$/;"	f
mmalloca_results	gdb/gnulib/import/malloca.c	/^static void * mmalloca_results[HASH_TABLE_SIZE];$/;"	v	file:
mmap	intl/loadmsgcat.c	463;"	d	file:
mmap	sim/common/dv-cfi.c	/^  unsigned char *data, *mmap;$/;"	m	struct:cfi	file:
mmap_ea	gdb/testsuite/gdb.arch/spu-info.c	/^mmap_ea (unsigned long long start, size_t length,$/;"	f
mmap_next_fd	sim/common/sim-memopt.c	/^static int mmap_next_fd = -1;$/;"	v	file:
mmap_size	intl/gettextP.h	/^  size_t mmap_size;$/;"	m	struct:loaded_domain
mmapdata	gdb/testsuite/gdb.base/coremaker.c	/^mmapdata ()$/;"	f
mmc_ctl	sim/bfin/dv-bfin_emac.c	/^  bu32 mmc_ctl, mmc_rirqs, mmc_rirqe, mmc_tirqs, mmc_tirqe;$/;"	m	struct:bfin_emac	file:
mmc_rirqe	sim/bfin/dv-bfin_emac.c	/^  bu32 mmc_ctl, mmc_rirqs, mmc_rirqe, mmc_tirqs, mmc_tirqe;$/;"	m	struct:bfin_emac	file:
mmc_rirqs	sim/bfin/dv-bfin_emac.c	/^  bu32 mmc_ctl, mmc_rirqs, mmc_rirqe, mmc_tirqs, mmc_tirqe;$/;"	m	struct:bfin_emac	file:
mmc_tirqe	sim/bfin/dv-bfin_emac.c	/^  bu32 mmc_ctl, mmc_rirqs, mmc_rirqe, mmc_tirqs, mmc_tirqe;$/;"	m	struct:bfin_emac	file:
mmc_tirqs	sim/bfin/dv-bfin_emac.c	/^  bu32 mmc_ctl, mmc_rirqs, mmc_rirqe, mmc_tirqs, mmc_tirqe;$/;"	m	struct:bfin_emac	file:
mmix_dis_info	opcodes/mmix-dis.c	/^struct mmix_dis_info$/;"	s	file:
mmix_dump_bpo_gregs	bfd/elf64-mmix.c	/^mmix_dump_bpo_gregs (struct bfd_link_info *link_info,$/;"	f
mmix_elf_add_symbol_hook	bfd/elf64-mmix.c	/^mmix_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
mmix_elf_check_common_relocs	bfd/elf64-mmix.c	/^mmix_elf_check_common_relocs  (bfd *abfd,$/;"	f	file:
mmix_elf_check_relocs	bfd/elf64-mmix.c	/^mmix_elf_check_relocs (bfd *abfd,$/;"	f	file:
mmix_elf_final_link	bfd/elf64-mmix.c	/^mmix_elf_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
mmix_elf_gc_mark_hook	bfd/elf64-mmix.c	/^mmix_elf_gc_mark_hook (asection *sec,$/;"	f	file:
mmix_elf_is_local_label_name	bfd/elf64-mmix.c	/^mmix_elf_is_local_label_name (bfd *abfd, const char *name)$/;"	f	file:
mmix_elf_link_output_symbol_hook	bfd/elf64-mmix.c	/^mmix_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
mmix_elf_new_section_hook	bfd/elf64-mmix.c	/^mmix_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
mmix_elf_perform_relocation	bfd/elf64-mmix.c	/^mmix_elf_perform_relocation (asection *isec, reloc_howto_type *howto,$/;"	f	file:
mmix_elf_reg_section	bfd/elf64-mmix.c	/^static asection mmix_elf_reg_section;$/;"	v	file:
mmix_elf_reg_section_symbol	bfd/elf64-mmix.c	/^static asymbol mmix_elf_reg_section_symbol;$/;"	v	file:
mmix_elf_reg_section_symbol_ptr	bfd/elf64-mmix.c	/^static asymbol *mmix_elf_reg_section_symbol_ptr;$/;"	v	file:
mmix_elf_relax_section	bfd/elf64-mmix.c	/^mmix_elf_relax_section (bfd *abfd,$/;"	f	file:
mmix_elf_reloc	bfd/elf64-mmix.c	/^mmix_elf_reloc (bfd *abfd,$/;"	f	file:
mmix_elf_relocate_section	bfd/elf64-mmix.c	/^mmix_elf_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmix_elf_section_data	bfd/elf64-mmix.c	86;"	d	file:
mmix_elf_section_from_bfd_section	bfd/elf64-mmix.c	/^mmix_elf_section_from_bfd_section (bfd *       abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmix_elf_sort_relocs	bfd/elf64-mmix.c	/^mmix_elf_sort_relocs (const void * p1, const void * p2)$/;"	f	file:
mmix_elf_symbol_processing	bfd/elf64-mmix.c	/^mmix_elf_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED, asymbol *asym)$/;"	f
mmix_final_link_relocate	bfd/elf64-mmix.c	/^mmix_final_link_relocate (reloc_howto_type *howto, asection *input_section,$/;"	f	file:
mmix_info_to_howto_rela	bfd/elf64-mmix.c	/^mmix_info_to_howto_rela (bfd *abfd,$/;"	f	file:
mmix_insn_type	include/opcode/mmix.h	/^enum mmix_insn_type$/;"	g
mmix_mmo_vec	bfd/mmo.c	/^const bfd_target mmix_mmo_vec =$/;"	v
mmix_opcode	include/opcode/mmix.h	/^struct mmix_opcode$/;"	s
mmix_opcodes	opcodes/mmix-opc.c	/^const struct mmix_opcode mmix_opcodes[] =$/;"	v	typeref:struct:mmix_opcode
mmix_operands_bspec	include/opcode/mmix.h	/^   mmix_operands_bspec,$/;"	e	enum:mmix_operands_type
mmix_operands_byte	include/opcode/mmix.h	/^   mmix_operands_byte,$/;"	e	enum:mmix_operands_type
mmix_operands_espec	include/opcode/mmix.h	/^   mmix_operands_espec,$/;"	e	enum:mmix_operands_type
mmix_operands_get	include/opcode/mmix.h	/^   mmix_operands_get,$/;"	e	enum:mmix_operands_type
mmix_operands_jmp	include/opcode/mmix.h	/^   mmix_operands_jmp,$/;"	e	enum:mmix_operands_type
mmix_operands_loc	include/opcode/mmix.h	/^   mmix_operands_loc,$/;"	e	enum:mmix_operands_type
mmix_operands_local	include/opcode/mmix.h	/^   mmix_operands_local,$/;"	e	enum:mmix_operands_type
mmix_operands_neg	include/opcode/mmix.h	/^   mmix_operands_neg,$/;"	e	enum:mmix_operands_type
mmix_operands_none	include/opcode/mmix.h	/^   mmix_operands_none = 0,$/;"	e	enum:mmix_operands_type
mmix_operands_octa	include/opcode/mmix.h	/^   mmix_operands_octa,$/;"	e	enum:mmix_operands_type
mmix_operands_pop	include/opcode/mmix.h	/^   mmix_operands_pop,$/;"	e	enum:mmix_operands_type
mmix_operands_prefix	include/opcode/mmix.h	/^   mmix_operands_prefix,$/;"	e	enum:mmix_operands_type
mmix_operands_pushgo	include/opcode/mmix.h	/^   mmix_operands_pushgo,$/;"	e	enum:mmix_operands_type
mmix_operands_pushj	include/opcode/mmix.h	/^   mmix_operands_pushj,$/;"	e	enum:mmix_operands_type
mmix_operands_put	include/opcode/mmix.h	/^   mmix_operands_put,$/;"	e	enum:mmix_operands_type
mmix_operands_reg_yz	include/opcode/mmix.h	/^   mmix_operands_reg_yz,$/;"	e	enum:mmix_operands_type
mmix_operands_regaddr	include/opcode/mmix.h	/^   mmix_operands_regaddr,$/;"	e	enum:mmix_operands_type
mmix_operands_regs	include/opcode/mmix.h	/^   mmix_operands_regs,$/;"	e	enum:mmix_operands_type
mmix_operands_regs_z	include/opcode/mmix.h	/^   mmix_operands_regs_z,$/;"	e	enum:mmix_operands_type
mmix_operands_regs_z_opt	include/opcode/mmix.h	/^   mmix_operands_regs_z_opt,$/;"	e	enum:mmix_operands_type
mmix_operands_resume	include/opcode/mmix.h	/^   mmix_operands_resume,$/;"	e	enum:mmix_operands_type
mmix_operands_roundregs	include/opcode/mmix.h	/^   mmix_operands_roundregs,$/;"	e	enum:mmix_operands_type
mmix_operands_roundregs_z	include/opcode/mmix.h	/^   mmix_operands_roundregs_z,$/;"	e	enum:mmix_operands_type
mmix_operands_save	include/opcode/mmix.h	/^   mmix_operands_save,$/;"	e	enum:mmix_operands_type
mmix_operands_set	include/opcode/mmix.h	/^   mmix_operands_set,$/;"	e	enum:mmix_operands_type
mmix_operands_sync	include/opcode/mmix.h	/^   mmix_operands_sync,$/;"	e	enum:mmix_operands_type
mmix_operands_tetra	include/opcode/mmix.h	/^   mmix_operands_tetra,$/;"	e	enum:mmix_operands_type
mmix_operands_type	include/opcode/mmix.h	/^enum mmix_operands_type$/;"	g
mmix_operands_unsave	include/opcode/mmix.h	/^   mmix_operands_unsave,$/;"	e	enum:mmix_operands_type
mmix_operands_wyde	include/opcode/mmix.h	/^   mmix_operands_wyde,$/;"	e	enum:mmix_operands_type
mmix_operands_x_regs_z	include/opcode/mmix.h	/^   mmix_operands_x_regs_z,$/;"	e	enum:mmix_operands_type
mmix_operands_xyz_opt	include/opcode/mmix.h	/^   mmix_operands_xyz_opt,$/;"	e	enum:mmix_operands_type
mmix_reloc_map	bfd/elf64-mmix.c	/^static const struct mmix_reloc_map mmix_reloc_map[] =$/;"	v	typeref:struct:mmix_reloc_map	file:
mmix_reloc_map	bfd/elf64-mmix.c	/^struct mmix_reloc_map$/;"	s	file:
mmix_set_relaxable_size	bfd/elf64-mmix.c	/^mmix_set_relaxable_size (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmix_spec_reg	include/opcode/mmix.h	/^struct mmix_spec_reg$/;"	s
mmix_spec_regs	opcodes/mmix-opc.c	/^const struct mmix_spec_reg mmix_spec_regs[] =$/;"	v	typeref:struct:mmix_spec_reg
mmix_type_branch	include/opcode/mmix.h	/^   mmix_type_branch,$/;"	e	enum:mmix_insn_type
mmix_type_condbranch	include/opcode/mmix.h	/^   mmix_type_condbranch,$/;"	e	enum:mmix_insn_type
mmix_type_jsr	include/opcode/mmix.h	/^   mmix_type_jsr$/;"	e	enum:mmix_insn_type
mmix_type_memaccess_block	include/opcode/mmix.h	/^   mmix_type_memaccess_block,$/;"	e	enum:mmix_insn_type
mmix_type_memaccess_byte	include/opcode/mmix.h	/^   mmix_type_memaccess_byte,$/;"	e	enum:mmix_insn_type
mmix_type_memaccess_octa	include/opcode/mmix.h	/^   mmix_type_memaccess_octa,$/;"	e	enum:mmix_insn_type
mmix_type_memaccess_tetra	include/opcode/mmix.h	/^   mmix_type_memaccess_tetra,$/;"	e	enum:mmix_insn_type
mmix_type_memaccess_wyde	include/opcode/mmix.h	/^   mmix_type_memaccess_wyde,$/;"	e	enum:mmix_insn_type
mmix_type_normal	include/opcode/mmix.h	/^   mmix_type_normal,$/;"	e	enum:mmix_insn_type
mmix_type_pseudo	include/opcode/mmix.h	/^   mmix_type_pseudo,$/;"	e	enum:mmix_insn_type
mmmu	include/opcode/m68k.h	56;"	d
mmo_abs_sym	bfd/mmo.c	/^enum mmo_sym_type { mmo_reg_sym, mmo_undef_sym, mmo_data_sym, mmo_abs_sym};$/;"	e	enum:mmo_sym_type	file:
mmo_beb128_out	bfd/mmo.c	/^mmo_beb128_out (bfd *abfd, int serno, int marker)$/;"	f	file:
mmo_bfd_copy_link_hash_symbol_type	bfd/mmo.c	3305;"	d	file:
mmo_bfd_copy_private_bfd_data	bfd/mmo.c	/^mmo_bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
mmo_bfd_copy_private_header_data	bfd/mmo.c	3329;"	d	file:
mmo_bfd_copy_private_section_data	bfd/mmo.c	3327;"	d	file:
mmo_bfd_copy_private_symbol_data	bfd/mmo.c	3328;"	d	file:
mmo_bfd_define_common_symbol	bfd/mmo.c	3320;"	d	file:
mmo_bfd_define_start_stop	bfd/mmo.c	3322;"	d	file:
mmo_bfd_discard_group	bfd/mmo.c	3317;"	d	file:
mmo_bfd_final_link	bfd/mmo.c	3307;"	d	file:
mmo_bfd_free_cached_info	bfd/mmo.c	3273;"	d	file:
mmo_bfd_gc_sections	bfd/mmo.c	3300;"	d	file:
mmo_bfd_get_relocated_section_contents	bfd/mmo.c	3298;"	d	file:
mmo_bfd_is_group_section	bfd/mmo.c	3316;"	d	file:
mmo_bfd_is_local_label_name	bfd/mmo.c	3277;"	d	file:
mmo_bfd_is_target_special_symbol	bfd/mmo.c	3278;"	d	file:
mmo_bfd_link_add_symbols	bfd/mmo.c	3303;"	d	file:
mmo_bfd_link_check_relocs	bfd/mmo.c	3309;"	d	file:
mmo_bfd_link_hash_table_create	bfd/mmo.c	3302;"	d	file:
mmo_bfd_link_hide_symbol	bfd/mmo.c	3321;"	d	file:
mmo_bfd_link_just_syms	bfd/mmo.c	3304;"	d	file:
mmo_bfd_link_split_section	bfd/mmo.c	3308;"	d	file:
mmo_bfd_lookup_section_flags	bfd/mmo.c	3301;"	d	file:
mmo_bfd_make_debug_symbol	bfd/mmo.c	3292;"	d	file:
mmo_bfd_merge_private_bfd_data	bfd/mmo.c	3326;"	d	file:
mmo_bfd_merge_sections	bfd/mmo.c	3315;"	d	file:
mmo_bfd_print_private_bfd_data	bfd/mmo.c	3331;"	d	file:
mmo_bfd_relax_section	bfd/mmo.c	3314;"	d	file:
mmo_bfd_set_private_flags	bfd/mmo.c	3330;"	d	file:
mmo_canonicalize_symtab	bfd/mmo.c	/^mmo_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
mmo_close_and_cleanup	bfd/mmo.c	3272;"	d	file:
mmo_create_symbol	bfd/mmo.c	/^mmo_create_symbol (bfd *abfd, const char *symname, bfd_vma addr, enum$/;"	f	file:
mmo_data	bfd/bfd-in2.h	/^      struct mmo_data_struct *mmo_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::mmo_data_struct
mmo_data_list_struct	bfd/mmo.c	/^struct mmo_data_list_struct$/;"	s	file:
mmo_data_list_type	bfd/mmo.c	/^typedef struct mmo_data_list_struct mmo_data_list_type;$/;"	t	typeref:struct:mmo_data_list_struct	file:
mmo_data_struct	bfd/mmo.c	/^struct mmo_data_struct$/;"	s	file:
mmo_data_sym	bfd/mmo.c	/^enum mmo_sym_type { mmo_reg_sym, mmo_undef_sym, mmo_data_sym, mmo_abs_sym};$/;"	e	enum:mmo_sym_type	file:
mmo_decide_section	bfd/mmo.c	/^mmo_decide_section (bfd *abfd, bfd_vma vma)$/;"	f	file:
mmo_find_inliner_info	bfd/mmo.c	3290;"	d	file:
mmo_find_line	bfd/mmo.c	3289;"	d	file:
mmo_find_nearest_line	bfd/mmo.c	3288;"	d	file:
mmo_find_sec_info	bfd/mmo.c	/^struct mmo_find_sec_info$/;"	s	file:
mmo_find_sec_w_addr	bfd/mmo.c	/^mmo_find_sec_w_addr (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *p)$/;"	f	file:
mmo_find_sec_w_addr_grow	bfd/mmo.c	/^mmo_find_sec_w_addr_grow (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *p)$/;"	f	file:
mmo_flush_chunk	bfd/mmo.c	/^mmo_flush_chunk (bfd *abfd)$/;"	f	file:
mmo_get_byte	bfd/mmo.c	/^mmo_get_byte (bfd *abfd)$/;"	f	file:
mmo_get_generic_spec_data_section	bfd/mmo.c	/^mmo_get_generic_spec_data_section (bfd *abfd, int spec_data_number)$/;"	f	file:
mmo_get_lineno	bfd/mmo.c	3284;"	d	file:
mmo_get_loc	bfd/mmo.c	/^mmo_get_loc (asection *sec, bfd_vma vma, int size)$/;"	f	file:
mmo_get_section_contents	bfd/mmo.c	/^mmo_get_section_contents (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmo_get_section_contents_in_window	bfd/mmo.c	3296;"	d	file:
mmo_get_spec_section	bfd/mmo.c	/^mmo_get_spec_section (bfd *abfd, int spec_data_number)$/;"	f	file:
mmo_get_symbol_info	bfd/mmo.c	/^mmo_get_symbol_info (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmo_get_symbol_version_string	bfd/mmo.c	3280;"	d	file:
mmo_get_symbols	bfd/mmo.c	/^mmo_get_symbols (bfd *abfd)$/;"	f	file:
mmo_get_symtab_upper_bound	bfd/mmo.c	/^mmo_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
mmo_has_leading_or_trailing_zero_tetra_p	bfd/mmo.c	/^mmo_has_leading_or_trailing_zero_tetra_p (bfd *abfd, asection *sec)$/;"	f	file:
mmo_ignore_symbol_consistency	bfd/mmo.c	/^mmo_ignore_symbol_consistency (bfd *abfd)$/;"	f	file:
mmo_init	bfd/mmo.c	/^mmo_init (void)$/;"	f	file:
mmo_internal_3_dump	bfd/mmo.c	/^mmo_internal_3_dump (bfd *abfd, struct mmo_symbol_trie *trie)$/;"	f	file:
mmo_internal_3_length	bfd/mmo.c	/^mmo_internal_3_length (bfd *abfd, struct mmo_symbol_trie *trie)$/;"	f	file:
mmo_internal_add_3_sym	bfd/mmo.c	/^mmo_internal_add_3_sym (bfd *abfd, struct mmo_symbol_trie *rootp,$/;"	f	file:
mmo_internal_write_header	bfd/mmo.c	/^mmo_internal_write_header (bfd *abfd)$/;"	f	file:
mmo_internal_write_post	bfd/mmo.c	/^mmo_internal_write_post (bfd *abfd, int z, asection *sec)$/;"	f	file:
mmo_internal_write_section	bfd/mmo.c	/^mmo_internal_write_section (bfd *abfd, asection *sec)$/;"	f	file:
mmo_make_empty_symbol	bfd/mmo.c	3291;"	d	file:
mmo_make_section	bfd/mmo.c	/^mmo_make_section (bfd *abfd, const char *secname)$/;"	f	file:
mmo_map_set_sizes	bfd/mmo.c	/^mmo_map_set_sizes (bfd *abfd ATTRIBUTE_UNUSED, asection *sec,$/;"	f	file:
mmo_minisymbol_to_symbol	bfd/mmo.c	3294;"	d	file:
mmo_mkobject	bfd/mmo.c	/^mmo_mkobject (bfd *abfd)$/;"	f	file:
mmo_new_section_hook	bfd/mmo.c	/^mmo_new_section_hook (bfd *abfd, asection *newsect)$/;"	f	file:
mmo_object_p	bfd/mmo.c	/^mmo_object_p (bfd *abfd)$/;"	f	file:
mmo_print_symbol	bfd/mmo.c	/^mmo_print_symbol (bfd *abfd, void *afile, asymbol *symbol,$/;"	f	file:
mmo_read_minisymbols	bfd/mmo.c	3293;"	d	file:
mmo_reg_sym	bfd/mmo.c	/^enum mmo_sym_type { mmo_reg_sym, mmo_undef_sym, mmo_data_sym, mmo_abs_sym};$/;"	e	enum:mmo_sym_type	file:
mmo_scan	bfd/mmo.c	/^mmo_scan (bfd *abfd)$/;"	f	file:
mmo_sec_flags_from_bfd_flags	bfd/mmo.c	/^mmo_sec_flags_from_bfd_flags (flagword flags)$/;"	f	file:
mmo_section_already_linked	bfd/mmo.c	3318;"	d	file:
mmo_section_data	bfd/mmo.c	351;"	d	file:
mmo_section_data_struct	bfd/mmo.c	/^struct mmo_section_data_struct$/;"	s	file:
mmo_section_has_contents	bfd/mmo.c	/^mmo_section_has_contents (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *p ATTRIBUTE_UNUSED)$/;"	f	file:
mmo_set_arch_mach	bfd/mmo.c	3313;"	d	file:
mmo_set_section_contents	bfd/mmo.c	/^mmo_set_section_contents (bfd *abfd ATTRIBUTE_UNUSED, sec_ptr sec,$/;"	f	file:
mmo_sizeof_headers	bfd/mmo.c	/^mmo_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mmo_sort_mmo_symbols	bfd/mmo.c	/^mmo_sort_mmo_symbols (const void *arg1, const void *arg2)$/;"	f	file:
mmo_sym_type	bfd/mmo.c	/^enum mmo_sym_type { mmo_reg_sym, mmo_undef_sym, mmo_data_sym, mmo_abs_sym};$/;"	g	file:
mmo_symbol	bfd/mmo.c	/^struct mmo_symbol$/;"	s	file:
mmo_symbol_trie	bfd/mmo.c	/^struct mmo_symbol_trie$/;"	s	file:
mmo_undef_sym	bfd/mmo.c	/^enum mmo_sym_type { mmo_reg_sym, mmo_undef_sym, mmo_data_sym, mmo_abs_sym};$/;"	e	enum:mmo_sym_type	file:
mmo_write_byte	bfd/mmo.c	/^mmo_write_byte (bfd *abfd, bfd_byte value)$/;"	f	file:
mmo_write_chunk	bfd/mmo.c	/^mmo_write_chunk (bfd *abfd, const bfd_byte *loc, unsigned int len)$/;"	f	file:
mmo_write_chunk_list	bfd/mmo.c	/^mmo_write_chunk_list (bfd *abfd, mmo_data_list_type *datap)$/;"	f	file:
mmo_write_loc_chunk	bfd/mmo.c	/^mmo_write_loc_chunk (bfd *abfd, bfd_vma vma, const bfd_byte *loc,$/;"	f	file:
mmo_write_loc_chunk_list	bfd/mmo.c	/^mmo_write_loc_chunk_list (bfd *abfd, mmo_data_list_type *datap)$/;"	f	file:
mmo_write_object_contents	bfd/mmo.c	/^mmo_write_object_contents (bfd *abfd)$/;"	f	file:
mmo_write_octa	bfd/mmo.c	/^mmo_write_octa (bfd *abfd, bfd_vma value)$/;"	f	file:
mmo_write_octa_raw	bfd/mmo.c	/^mmo_write_octa_raw (bfd *abfd, bfd_vma value)$/;"	f	file:
mmo_write_sec_info	bfd/mmo.c	/^struct mmo_write_sec_info$/;"	s	file:
mmo_write_section_description	bfd/mmo.c	/^mmo_write_section_description (bfd *abfd, asection *sec)$/;"	f	file:
mmo_write_section_unless_reg_contents	bfd/mmo.c	/^mmo_write_section_unless_reg_contents (bfd *abfd, asection *sec, void *p)$/;"	f	file:
mmo_write_symbols_and_terminator	bfd/mmo.c	/^mmo_write_symbols_and_terminator (bfd *abfd)$/;"	f	file:
mmo_write_tetra	bfd/mmo.c	/^mmo_write_tetra (bfd *abfd, unsigned int value)$/;"	f	file:
mmo_write_tetra_raw	bfd/mmo.c	/^mmo_write_tetra_raw (bfd *abfd, unsigned int value)$/;"	f	file:
mmo_xore_16	bfd/mmo.c	/^mmo_xore_16 (asection *sec, bfd_vma vma, unsigned int value)$/;"	f	file:
mmo_xore_32	bfd/mmo.c	/^mmo_xore_32 (asection *sec, bfd_vma vma, unsigned int value)$/;"	f	file:
mmo_xore_64	bfd/mmo.c	/^mmo_xore_64 (asection *sec, bfd_vma vma, bfd_vma value)$/;"	f	file:
mmr_base	sim/bfin/dv-bfin_cec.c	39;"	d	file:
mmr_base	sim/bfin/dv-bfin_ctimer.c	37;"	d	file:
mmr_base	sim/bfin/dv-bfin_dma.c	68;"	d	file:
mmr_base	sim/bfin/dv-bfin_ebiu_amc.c	57;"	d	file:
mmr_base	sim/bfin/dv-bfin_ebiu_ddrc.c	44;"	d	file:
mmr_base	sim/bfin/dv-bfin_ebiu_sdc.c	39;"	d	file:
mmr_base	sim/bfin/dv-bfin_emac.c	92;"	d	file:
mmr_base	sim/bfin/dv-bfin_eppi.c	57;"	d	file:
mmr_base	sim/bfin/dv-bfin_evt.c	35;"	d	file:
mmr_base	sim/bfin/dv-bfin_gpio.c	52;"	d	file:
mmr_base	sim/bfin/dv-bfin_gpio2.c	48;"	d	file:
mmr_base	sim/bfin/dv-bfin_gptimer.c	44;"	d	file:
mmr_base	sim/bfin/dv-bfin_jtag.c	39;"	d	file:
mmr_base	sim/bfin/dv-bfin_mmu.c	62;"	d	file:
mmr_base	sim/bfin/dv-bfin_nfc.c	59;"	d	file:
mmr_base	sim/bfin/dv-bfin_otp.c	51;"	d	file:
mmr_base	sim/bfin/dv-bfin_pfmon.c	38;"	d	file:
mmr_base	sim/bfin/dv-bfin_pint.c	46;"	d	file:
mmr_base	sim/bfin/dv-bfin_pll.c	42;"	d	file:
mmr_base	sim/bfin/dv-bfin_ppi.c	53;"	d	file:
mmr_base	sim/bfin/dv-bfin_rtc.c	44;"	d	file:
mmr_base	sim/bfin/dv-bfin_sic.c	69;"	d	file:
mmr_base	sim/bfin/dv-bfin_spi.c	49;"	d	file:
mmr_base	sim/bfin/dv-bfin_trace.c	56;"	d	file:
mmr_base	sim/bfin/dv-bfin_twi.c	61;"	d	file:
mmr_base	sim/bfin/dv-bfin_uart.c	60;"	d	file:
mmr_base	sim/bfin/dv-bfin_uart2.c	59;"	d	file:
mmr_base	sim/bfin/dv-bfin_wdog.c	38;"	d	file:
mmr_base	sim/bfin/dv-bfin_wp.c	53;"	d	file:
mmr_idx	sim/bfin/dv-bfin_ebiu_amc.c	59;"	d	file:
mmr_idx	sim/bfin/dv-bfin_emac.c	94;"	d	file:
mmr_idx	sim/bfin/dv-bfin_mmu.c	64;"	d	file:
mmr_idx	sim/bfin/dv-bfin_nfc.c	61;"	d	file:
mmr_idx	sim/bfin/dv-bfin_otp.c	53;"	d	file:
mmr_idx	sim/bfin/dv-bfin_sic.c	71;"	d	file:
mmr_idx	sim/bfin/dv-bfin_twi.c	63;"	d	file:
mmr_idx	sim/bfin/dv-bfin_wp.c	55;"	d	file:
mmr_name	sim/bfin/dv-bfin_cec.c	46;"	d	file:
mmr_name	sim/bfin/dv-bfin_ctimer.c	44;"	d	file:
mmr_name	sim/bfin/dv-bfin_dma.c	77;"	d	file:
mmr_name	sim/bfin/dv-bfin_ebiu_amc.c	76;"	d	file:
mmr_name	sim/bfin/dv-bfin_ebiu_ddrc.c	58;"	d	file:
mmr_name	sim/bfin/dv-bfin_ebiu_sdc.c	46;"	d	file:
mmr_name	sim/bfin/dv-bfin_emac.c	127;"	d	file:
mmr_name	sim/bfin/dv-bfin_eppi.c	66;"	d	file:
mmr_name	sim/bfin/dv-bfin_evt.c	43;"	d	file:
mmr_name	sim/bfin/dv-bfin_gpio.c	63;"	d	file:
mmr_name	sim/bfin/dv-bfin_gpio2.c	56;"	d	file:
mmr_name	sim/bfin/dv-bfin_gptimer.c	51;"	d	file:
mmr_name	sim/bfin/dv-bfin_jtag.c	46;"	d	file:
mmr_name	sim/bfin/dv-bfin_mmu.c	91;"	d	file:
mmr_name	sim/bfin/dv-bfin_nfc.c	69;"	d	file:
mmr_name	sim/bfin/dv-bfin_otp.c	60;"	d	file:
mmr_name	sim/bfin/dv-bfin_pfmon.c	45;"	d	file:
mmr_name	sim/bfin/dv-bfin_pint.c	55;"	d	file:
mmr_name	sim/bfin/dv-bfin_pll.c	49;"	d	file:
mmr_name	sim/bfin/dv-bfin_ppi.c	60;"	d	file:
mmr_name	sim/bfin/dv-bfin_rtc.c	51;"	d	file:
mmr_name	sim/bfin/dv-bfin_sic.c	101;"	d	file:
mmr_name	sim/bfin/dv-bfin_spi.c	57;"	d	file:
mmr_name	sim/bfin/dv-bfin_trace.c	63;"	d	file:
mmr_name	sim/bfin/dv-bfin_twi.c	73;"	d	file:
mmr_name	sim/bfin/dv-bfin_uart.c	/^static const char *mmr_name (struct bfin_uart *uart, bu32 idx)$/;"	f	file:
mmr_name	sim/bfin/dv-bfin_uart.c	75;"	d	file:
mmr_name	sim/bfin/dv-bfin_uart2.c	68;"	d	file:
mmr_name	sim/bfin/dv-bfin_wdog.c	45;"	d	file:
mmr_name	sim/bfin/dv-bfin_wp.c	69;"	d	file:
mmr_name	sim/bfin/dv-eth_phy.c	73;"	d	file:
mmr_names	sim/bfin/dv-bfin_cec.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_ctimer.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_dma.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_ebiu_amc.c	/^static const char * const *mmr_names;$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_ebiu_ddrc.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_ebiu_sdc.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_emac.c	/^static const char * const mmr_names[BFIN_MMR_EMAC_SIZE \/ 4] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_eppi.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_evt.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_gpio.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_gpio2.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_gptimer.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_jtag.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_mmu.c	/^static const char * const mmr_names[BFIN_COREMMR_MMU_SIZE \/ 4] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_nfc.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_otp.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_pfmon.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_pint.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_pll.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_ppi.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_rtc.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_sic.c	/^static const char * const *mmr_names;$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_spi.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_trace.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_twi.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_uart.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_uart2.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_wdog.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_names	sim/bfin/dv-bfin_wp.c	/^static const char * const mmr_names[] =$/;"	v	file:
mmr_off	sim/bfin/dv-eth_phy.c	74;"	d	file:
mmr_offset	sim/bfin/dv-bfin_cec.c	40;"	d	file:
mmr_offset	sim/bfin/dv-bfin_ctimer.c	38;"	d	file:
mmr_offset	sim/bfin/dv-bfin_dma.c	69;"	d	file:
mmr_offset	sim/bfin/dv-bfin_ebiu_amc.c	58;"	d	file:
mmr_offset	sim/bfin/dv-bfin_ebiu_ddrc.c	45;"	d	file:
mmr_offset	sim/bfin/dv-bfin_ebiu_sdc.c	40;"	d	file:
mmr_offset	sim/bfin/dv-bfin_emac.c	93;"	d	file:
mmr_offset	sim/bfin/dv-bfin_eppi.c	58;"	d	file:
mmr_offset	sim/bfin/dv-bfin_evt.c	36;"	d	file:
mmr_offset	sim/bfin/dv-bfin_gpio.c	53;"	d	file:
mmr_offset	sim/bfin/dv-bfin_gpio2.c	49;"	d	file:
mmr_offset	sim/bfin/dv-bfin_gptimer.c	45;"	d	file:
mmr_offset	sim/bfin/dv-bfin_jtag.c	40;"	d	file:
mmr_offset	sim/bfin/dv-bfin_mmu.c	63;"	d	file:
mmr_offset	sim/bfin/dv-bfin_nfc.c	60;"	d	file:
mmr_offset	sim/bfin/dv-bfin_otp.c	52;"	d	file:
mmr_offset	sim/bfin/dv-bfin_pfmon.c	39;"	d	file:
mmr_offset	sim/bfin/dv-bfin_pint.c	47;"	d	file:
mmr_offset	sim/bfin/dv-bfin_pll.c	43;"	d	file:
mmr_offset	sim/bfin/dv-bfin_ppi.c	54;"	d	file:
mmr_offset	sim/bfin/dv-bfin_rtc.c	45;"	d	file:
mmr_offset	sim/bfin/dv-bfin_sic.c	70;"	d	file:
mmr_offset	sim/bfin/dv-bfin_spi.c	50;"	d	file:
mmr_offset	sim/bfin/dv-bfin_trace.c	57;"	d	file:
mmr_offset	sim/bfin/dv-bfin_twi.c	62;"	d	file:
mmr_offset	sim/bfin/dv-bfin_uart.c	61;"	d	file:
mmr_offset	sim/bfin/dv-bfin_uart2.c	60;"	d	file:
mmr_offset	sim/bfin/dv-bfin_wdog.c	39;"	d	file:
mmr_offset	sim/bfin/dv-bfin_wp.c	54;"	d	file:
mmregs	opcodes/tic54x-opc.c	/^const tic54x_symbol mmregs[] = {$/;"	v
mmu_cache	sim/bfin/bfin-sim.h	/^  void *mmu_cache;$/;"	m	struct:bfin_cpu_state
mmu_check_addr	sim/bfin/dv-bfin_mmu.c	/^mmu_check_addr (SIM_CPU *cpu, bu32 addr, bool write, bool inst, int size)$/;"	f
mmu_check_cache_addr	sim/bfin/dv-bfin_mmu.c	/^mmu_check_cache_addr (SIM_CPU *cpu, bu32 addr, bool write, bool inst)$/;"	f
mmu_check_implicit_addr	sim/bfin/dv-bfin_mmu.c	/^mmu_check_implicit_addr (SIM_CPU *cpu, bu32 addr, bool inst, int size,$/;"	f	file:
mmu_log_ifault	sim/bfin/dv-bfin_mmu.c	/^mmu_log_ifault (SIM_CPU *cpu)$/;"	f
mmu_process_fault	sim/bfin/dv-bfin_mmu.c	/^mmu_process_fault (SIM_CPU *cpu, bu32 addr, bool write, bool inst,$/;"	f
mn10200_elf_final_link_relocate	bfd/elf-m10200.c	/^mn10200_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
mn10200_elf_get_relocated_section_contents	bfd/elf-m10200.c	/^mn10200_elf_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
mn10200_elf_relax_delete_bytes	bfd/elf-m10200.c	/^mn10200_elf_relax_delete_bytes (bfd *abfd, asection *sec,$/;"	f	file:
mn10200_elf_relax_section	bfd/elf-m10200.c	/^mn10200_elf_relax_section (bfd *abfd,$/;"	f	file:
mn10200_elf_relocate_section	bfd/elf-m10200.c	/^mn10200_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
mn10200_elf_symbol_address_p	bfd/elf-m10200.c	/^mn10200_elf_symbol_address_p (bfd *abfd,$/;"	f	file:
mn10200_info_to_howto	bfd/elf-m10200.c	/^mn10200_info_to_howto (bfd *abfd,$/;"	f	file:
mn10200_num_opcodes	opcodes/m10200-opc.c	/^const int mn10200_num_opcodes =$/;"	v
mn10200_opcode	include/opcode/mn10200.h	/^struct mn10200_opcode$/;"	s
mn10200_opcodes	opcodes/m10200-opc.c	/^const struct mn10200_opcode mn10200_opcodes[] = {$/;"	v	typeref:struct:mn10200_opcode
mn10200_operand	include/opcode/mn10200.h	/^struct mn10200_operand$/;"	s
mn10200_operands	opcodes/m10200-opc.c	/^const struct mn10200_operand mn10200_operands[] = {$/;"	v	typeref:struct:mn10200_operand
mn10200_reloc_map	bfd/elf-m10200.c	/^static const struct mn10200_reloc_map mn10200_reloc_map[] =$/;"	v	typeref:struct:mn10200_reloc_map	file:
mn10200_reloc_map	bfd/elf-m10200.c	/^struct mn10200_reloc_map$/;"	s	file:
mn10300_analyze_frame_prologue	gdb/mn10300-tdep.c	/^mn10300_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
mn10300_analyze_prologue	gdb/mn10300-tdep.c	/^mn10300_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
mn10300_break_insn	gdb/mn10300-tdep.c	/^constexpr gdb_byte mn10300_break_insn[] = {0xff};$/;"	v
mn10300_breakpoint	gdb/mn10300-tdep.c	/^typedef BP_MANIPULATION (mn10300_break_insn) mn10300_breakpoint;$/;"	t	file:
mn10300_core_signal	sim/mn10300/interp.c	/^mn10300_core_signal (SIM_DESC sd,$/;"	f
mn10300_cpu_exception_resume	sim/mn10300/interp.c	/^mn10300_cpu_exception_resume(SIM_DESC sd, sim_cpu* cpu, int exception)$/;"	f
mn10300_cpu_exception_suspend	sim/mn10300/interp.c	/^mn10300_cpu_exception_suspend(SIM_DESC sd, sim_cpu* cpu, int exception)$/;"	f
mn10300_cpu_exception_trigger	sim/mn10300/interp.c	/^mn10300_cpu_exception_trigger(SIM_DESC sd, sim_cpu* cpu, address_word cia)$/;"	f
mn10300_do_tls_transition	bfd/elf-m10300.c	/^mn10300_do_tls_transition (bfd *	 input_bfd,$/;"	f	file:
mn10300_dummy_id	gdb/mn10300-tdep.c	/^mn10300_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
mn10300_dump_tdep	gdb/mn10300-tdep.c	/^mn10300_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
mn10300_dwarf2_reg_to_regnum	gdb/mn10300-tdep.c	/^mn10300_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int dwarf2)$/;"	f	file:
mn10300_elf_check_relocs	bfd/elf-m10300.c	/^mn10300_elf_check_relocs (bfd *abfd,$/;"	f	file:
mn10300_elf_final_link_relocate	bfd/elf-m10300.c	/^mn10300_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
mn10300_elf_fpreg_t	gdb/mn10300-linux-tdep.c	/^typedef gdb_byte   mn10300_elf_fpreg_t[4];$/;"	t	file:
mn10300_elf_fpregset_t	gdb/mn10300-linux-tdep.c	/^} mn10300_elf_fpregset_t;$/;"	t	typeref:struct:__anon1706	file:
mn10300_elf_gc_mark_hook	bfd/elf-m10300.c	/^mn10300_elf_gc_mark_hook (asection *sec,$/;"	f	file:
mn10300_elf_get_relocated_section_contents	bfd/elf-m10300.c	/^mn10300_elf_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
mn10300_elf_greg_t	gdb/mn10300-linux-tdep.c	/^typedef gdb_byte   mn10300_elf_greg_t[4];$/;"	t	file:
mn10300_elf_gregset_t	gdb/mn10300-linux-tdep.c	/^typedef mn10300_elf_greg_t mn10300_elf_gregset_t[MN10300_ELF_NGREG];$/;"	t	file:
mn10300_elf_mkobject	bfd/elf-m10300.c	/^mn10300_elf_mkobject (bfd *abfd)$/;"	f	file:
mn10300_elf_relax_delete_bytes	bfd/elf-m10300.c	/^mn10300_elf_relax_delete_bytes (bfd *abfd,$/;"	f	file:
mn10300_elf_relax_section	bfd/elf-m10300.c	/^mn10300_elf_relax_section (bfd *abfd,$/;"	f	file:
mn10300_elf_relocate_section	bfd/elf-m10300.c	/^mn10300_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
mn10300_elf_symbol_address_p	bfd/elf-m10300.c	/^mn10300_elf_symbol_address_p (bfd *abfd,$/;"	f	file:
mn10300_extract_return_value	gdb/mn10300-tdep.c	/^mn10300_extract_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
mn10300_frame_base	gdb/mn10300-tdep.c	/^mn10300_frame_base (struct frame_info *this_frame, void **this_prologue_cache)$/;"	f	file:
mn10300_frame_prev_register	gdb/mn10300-tdep.c	/^mn10300_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
mn10300_frame_this_id	gdb/mn10300-tdep.c	/^mn10300_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
mn10300_frame_unwind	gdb/mn10300-tdep.c	/^static const struct frame_unwind mn10300_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
mn10300_frame_unwind_init	gdb/mn10300-tdep.c	/^mn10300_frame_unwind_init (struct gdbarch *gdbarch)$/;"	f	file:
mn10300_gdbarch_init	gdb/mn10300-tdep.c	/^mn10300_gdbarch_init (struct gdbarch_info info,$/;"	f	file:
mn10300_generic_register_name	gdb/mn10300-tdep.c	/^mn10300_generic_register_name (struct gdbarch *gdbarch, int reg)$/;"	f	file:
mn10300_info_to_howto	bfd/elf-m10300.c	/^mn10300_info_to_howto (bfd *abfd,$/;"	f	file:
mn10300_ioport	sim/mn10300/dv-mn103iop.c	/^} mn10300_ioport;$/;"	t	typeref:struct:_mn10300_ioport	file:
mn10300_num_opcodes	opcodes/m10300-opc.c	/^const int mn10300_num_opcodes =$/;"	v
mn10300_opcode	include/opcode/mn10300.h	/^struct mn10300_opcode$/;"	s
mn10300_opcodes	opcodes/m10300-opc.c	/^const struct mn10300_opcode mn10300_opcodes[] = {$/;"	v	typeref:struct:mn10300_opcode
mn10300_operand	include/opcode/mn10300.h	/^struct mn10300_operand$/;"	s
mn10300_operands	opcodes/m10300-opc.c	/^const struct mn10300_operand mn10300_operands[] = {$/;"	v	typeref:struct:mn10300_operand
mn10300_option_handler	sim/mn10300/interp.c	/^mn10300_option_handler (SIM_DESC sd,$/;"	f	file:
mn10300_options	sim/mn10300/interp.c	/^static const OPTION mn10300_options[] = $/;"	v	file:
mn10300_pc_get	sim/mn10300/interp.c	/^mn10300_pc_get (sim_cpu *cpu)$/;"	f	file:
mn10300_pc_set	sim/mn10300/interp.c	/^mn10300_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
mn10300_prologue	gdb/mn10300-tdep.c	/^struct mn10300_prologue$/;"	s	file:
mn10300_push_dummy_call	gdb/mn10300-tdep.c	/^mn10300_push_dummy_call (struct gdbarch *gdbarch, $/;"	f	file:
mn10300_reg_fetch	sim/mn10300/interp.c	/^mn10300_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mn10300_reg_store	sim/mn10300/interp.c	/^mn10300_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
mn10300_register_type	gdb/mn10300-tdep.c	/^mn10300_register_type (struct gdbarch *gdbarch, int reg)$/;"	f	file:
mn10300_reloc_map	bfd/elf-m10300.c	/^static const struct mn10300_reloc_map mn10300_reloc_map[] =$/;"	v	typeref:struct:mn10300_reloc_map	file:
mn10300_reloc_map	bfd/elf-m10300.c	/^struct mn10300_reloc_map$/;"	s	file:
mn10300_return_value	gdb/mn10300-tdep.c	/^mn10300_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
mn10300_serial	sim/mn10300/dv-mn103ser.c	/^} mn10300_serial;$/;"	t	typeref:struct:_mn10300_serial	file:
mn10300_skip_prologue	gdb/mn10300-tdep.c	/^mn10300_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
mn10300_store_return_value	gdb/mn10300-tdep.c	/^mn10300_store_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
mn10300_timer	sim/mn10300/dv-mn103tim.c	/^} mn10300_timer;$/;"	t	typeref:struct:_mn10300_timer	file:
mn10300_timer_regs	sim/mn10300/dv-mn103tim.c	/^} mn10300_timer_regs;$/;"	t	typeref:struct:_mn10300_timer_regs	file:
mn10300_type_align	gdb/mn10300-tdep.c	/^mn10300_type_align (struct type *type)$/;"	f	file:
mn10300_unwind_pc	gdb/mn10300-tdep.c	/^mn10300_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
mn10300_unwind_sp	gdb/mn10300-tdep.c	/^mn10300_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
mn10300_use_struct_convention	gdb/mn10300-tdep.c	/^mn10300_use_struct_convention (struct type *type)$/;"	f	file:
mn103cpu	sim/mn10300/dv-mn103cpu.c	/^struct mn103cpu {$/;"	s	file:
mn103cpu_block	sim/mn10300/dv-mn103cpu.c	/^struct mn103cpu_block {$/;"	s	file:
mn103cpu_finish	sim/mn10300/dv-mn103cpu.c	/^mn103cpu_finish (struct hw *me)$/;"	f	file:
mn103cpu_io_read_buffer	sim/mn10300/dv-mn103cpu.c	/^mn103cpu_io_read_buffer (struct hw *me,$/;"	f	file:
mn103cpu_io_read_buffer	sim/mn10300/dv-mn103cpu.c	/^static hw_io_read_buffer_method mn103cpu_io_read_buffer;$/;"	v	file:
mn103cpu_io_write_buffer	sim/mn10300/dv-mn103cpu.c	/^mn103cpu_io_write_buffer (struct hw *me,$/;"	f	file:
mn103cpu_io_write_buffer	sim/mn10300/dv-mn103cpu.c	/^static hw_io_write_buffer_method mn103cpu_io_write_buffer;$/;"	v	file:
mn103cpu_port_event	sim/mn10300/dv-mn103cpu.c	/^mn103cpu_port_event (struct hw *me,$/;"	f	file:
mn103cpu_port_event	sim/mn10300/dv-mn103cpu.c	/^static hw_port_event_method mn103cpu_port_event;$/;"	v	file:
mn103cpu_ports	sim/mn10300/dv-mn103cpu.c	/^static const struct hw_port_descriptor mn103cpu_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
mn103cpu_regs	sim/mn10300/dv-mn103cpu.c	/^enum mn103cpu_regs {$/;"	g	file:
mn103int	sim/mn10300/dv-mn103int.c	/^struct mn103int {$/;"	s	file:
mn103int_block	sim/mn10300/dv-mn103int.c	/^struct mn103int_block {$/;"	s	file:
mn103int_finish	sim/mn10300/dv-mn103int.c	/^mn103int_finish (struct hw *me)$/;"	f	file:
mn103int_group	sim/mn10300/dv-mn103int.c	/^struct mn103int_group {$/;"	s	file:
mn103int_io_read_buffer	sim/mn10300/dv-mn103int.c	/^mn103int_io_read_buffer (struct hw *me,$/;"	f	file:
mn103int_io_read_buffer	sim/mn10300/dv-mn103int.c	/^static hw_io_read_buffer_method mn103int_io_read_buffer;$/;"	v	file:
mn103int_io_write_buffer	sim/mn10300/dv-mn103int.c	/^mn103int_io_write_buffer (struct hw *me,$/;"	f	file:
mn103int_io_write_buffer	sim/mn10300/dv-mn103int.c	/^static hw_io_write_buffer_method mn103int_io_write_buffer;$/;"	v	file:
mn103int_ioctl	sim/mn10300/dv-mn103int.c	/^mn103int_ioctl(struct hw *me,$/;"	f	file:
mn103int_ioctl	sim/mn10300/dv-mn103int.c	/^static hw_ioctl_method mn103int_ioctl;$/;"	v	file:
mn103int_port_event	sim/mn10300/dv-mn103int.c	/^mn103int_port_event (struct hw *me,$/;"	f	file:
mn103int_port_event	sim/mn10300/dv-mn103int.c	/^static hw_port_event_method mn103int_port_event;$/;"	v	file:
mn103int_ports	sim/mn10300/dv-mn103int.c	/^static const struct hw_port_descriptor mn103int_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
mn103int_trigger	sim/mn10300/dv-mn103int.c	/^enum mn103int_trigger {$/;"	g	file:
mn103int_type	sim/mn10300/dv-mn103int.c	/^enum mn103int_type {$/;"	g	file:
mn103iop	sim/mn10300/dv-mn103iop.c	/^struct mn103iop {$/;"	s	file:
mn103iop_block	sim/mn10300/dv-mn103iop.c	/^struct mn103iop_block {$/;"	s	file:
mn103iop_finish	sim/mn10300/dv-mn103iop.c	/^mn103iop_finish (struct hw *me)$/;"	f	file:
mn103iop_io_read_buffer	sim/mn10300/dv-mn103iop.c	/^mn103iop_io_read_buffer (struct hw *me,$/;"	f	file:
mn103iop_io_read_buffer	sim/mn10300/dv-mn103iop.c	/^static hw_io_read_buffer_method mn103iop_io_read_buffer;$/;"	v	file:
mn103iop_io_write_buffer	sim/mn10300/dv-mn103iop.c	/^mn103iop_io_write_buffer (struct hw *me,$/;"	f	file:
mn103iop_io_write_buffer	sim/mn10300/dv-mn103iop.c	/^static hw_io_write_buffer_method mn103iop_io_write_buffer;$/;"	v	file:
mn103ser	sim/mn10300/dv-mn103ser.c	/^struct mn103ser {$/;"	s	file:
mn103ser_block	sim/mn10300/dv-mn103ser.c	/^struct mn103ser_block {$/;"	s	file:
mn103ser_finish	sim/mn10300/dv-mn103ser.c	/^mn103ser_finish (struct hw *me)$/;"	f	file:
mn103ser_io_read_buffer	sim/mn10300/dv-mn103ser.c	/^mn103ser_io_read_buffer (struct hw *me,$/;"	f	file:
mn103ser_io_read_buffer	sim/mn10300/dv-mn103ser.c	/^static hw_io_read_buffer_method mn103ser_io_read_buffer;$/;"	v	file:
mn103ser_io_write_buffer	sim/mn10300/dv-mn103ser.c	/^mn103ser_io_write_buffer (struct hw *me,$/;"	f	file:
mn103ser_io_write_buffer	sim/mn10300/dv-mn103ser.c	/^static hw_io_write_buffer_method mn103ser_io_write_buffer;$/;"	v	file:
mn103ser_ports	sim/mn10300/dv-mn103ser.c	/^static const struct hw_port_descriptor mn103ser_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
mn103tim	sim/mn10300/dv-mn103tim.c	/^struct mn103tim {$/;"	s	file:
mn103tim_block	sim/mn10300/dv-mn103tim.c	/^struct mn103tim_block {$/;"	s	file:
mn103tim_finish	sim/mn10300/dv-mn103tim.c	/^mn103tim_finish (struct hw *me)$/;"	f	file:
mn103tim_io_read_buffer	sim/mn10300/dv-mn103tim.c	/^mn103tim_io_read_buffer (struct hw *me,$/;"	f	file:
mn103tim_io_read_buffer	sim/mn10300/dv-mn103tim.c	/^static hw_io_read_buffer_method mn103tim_io_read_buffer;$/;"	v	file:
mn103tim_io_write_buffer	sim/mn10300/dv-mn103tim.c	/^mn103tim_io_write_buffer (struct hw *me,$/;"	f	file:
mn103tim_io_write_buffer	sim/mn10300/dv-mn103tim.c	/^static hw_io_write_buffer_method mn103tim_io_write_buffer;$/;"	v	file:
mn103tim_ports	sim/mn10300/dv-mn103tim.c	/^static const struct hw_port_descriptor mn103tim_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
mnem	include/opcode/visium.h	/^  const char *mnem;$/;"	m	struct:opcode_entry
mnemonic	include/opcode/arc.h	/^  const char * mnemonic;   \/* Extra matching condition.  *\/$/;"	m	struct:arc_reloc_equiv_tab
mnemonic	include/opcode/cgen.h	/^  const char *mnemonic;$/;"	m	struct:__anon1399
mnemonic	include/opcode/cr16.h	/^  const char *mnemonic;$/;"	m	struct:__anon1330
mnemonic	include/opcode/crx.h	/^    const char *mnemonic;$/;"	m	struct:__anon1266
mnemonic	include/opcode/nfp.h	/^  const char *mnemonic;$/;"	m	struct:__anon1290
mnemonic	include/opcode/spu.h	/^   const char *mnemonic;$/;"	m	struct:spu_opcode
mnemonic	include/opcode/tilegx.h	/^  tilegx_mnemonic mnemonic;$/;"	m	struct:tilegx_opcode
mnemonic	include/opcode/tilepro.h	/^  tilepro_mnemonic mnemonic;$/;"	m	struct:tilepro_opcode
mnemonic	include/opcode/tilepro.h	/^  tilepro_sn_mnemonic mnemonic;$/;"	m	struct:tilepro_sn_opcode
mnemonic	opcodes/s12z-dis.c	/^  const char *mnemonic;$/;"	m	struct:opcode	file:
mnemonic	opcodes/s390-mkopc.c	/^    char  mnemonic[16];$/;"	m	struct:op_struct	file:
mnemonic_p	include/opcode/arc.h	/^  const char * mnemonic_p;$/;"	m	struct:arc_pseudo_insn
mnemonic_r	include/opcode/arc.h	/^  const char * mnemonic_r;$/;"	m	struct:arc_pseudo_insn
mnemonicendp	opcodes/i386-dis.c	/^static char *mnemonicendp;$/;"	v	file:
mnemonics	sim/igen/ld-insn.h	/^  insn_mnemonic_entry *mnemonics;$/;"	m	struct:_insn_entry
mnimonic	sim/cr16/cr16_sim.h	/^  char mnimonic[12];$/;"	m	struct:simops
mnsh_creator_pid	gdb/nat/linux-namespaces.c	/^static int mnsh_creator_pid = 0;$/;"	v	file:
mnsh_debug_print_message	gdb/nat/linux-namespaces.c	/^mnsh_debug_print_message (enum mnsh_msg_type type,$/;"	f	file:
mnsh_fs_code	gdb/nat/linux-namespaces.c	/^enum mnsh_fs_code$/;"	g	file:
mnsh_handle_open	gdb/nat/linux-namespaces.c	/^mnsh_handle_open (int sock, const char *filename,$/;"	f	file:
mnsh_handle_readlink	gdb/nat/linux-namespaces.c	/^mnsh_handle_readlink (int sock, const char *filename)$/;"	f	file:
mnsh_handle_setns	gdb/nat/linux-namespaces.c	/^mnsh_handle_setns (int sock, int fd, int nstype)$/;"	f	file:
mnsh_handle_unlink	gdb/nat/linux-namespaces.c	/^mnsh_handle_unlink (int sock, const char *filename)$/;"	f	file:
mnsh_main	gdb/nat/linux-namespaces.c	/^mnsh_main (int sock)$/;"	f	file:
mnsh_maybe_mourn_peer	gdb/nat/linux-namespaces.c	/^mnsh_maybe_mourn_peer (void)$/;"	f	file:
mnsh_msg_type	gdb/nat/linux-namespaces.c	/^enum mnsh_msg_type$/;"	g	file:
mnsh_recv_fd	gdb/nat/linux-namespaces.c	/^mnsh_recv_fd (struct linux_mnsh *helper, int *fd, int *error)$/;"	f	file:
mnsh_recv_int	gdb/nat/linux-namespaces.c	/^mnsh_recv_int (struct linux_mnsh *helper, int *result, int *error)$/;"	f	file:
mnsh_recv_intstr	gdb/nat/linux-namespaces.c	/^mnsh_recv_intstr (struct linux_mnsh *helper,$/;"	f	file:
mnsh_recv_message	gdb/nat/linux-namespaces.c	/^mnsh_recv_message (int sock, enum mnsh_msg_type *type,$/;"	f	file:
mnsh_return_fd	gdb/nat/linux-namespaces.c	496;"	d	file:
mnsh_return_int	gdb/nat/linux-namespaces.c	493;"	d	file:
mnsh_return_intstr	gdb/nat/linux-namespaces.c	502;"	d	file:
mnsh_send_message	gdb/nat/linux-namespaces.c	/^mnsh_send_message (int sock, enum mnsh_msg_type type,$/;"	f	file:
mnsh_send_open	gdb/nat/linux-namespaces.c	771;"	d	file:
mnsh_send_readlink	gdb/nat/linux-namespaces.c	779;"	d	file:
mnsh_send_setns	gdb/nat/linux-namespaces.c	767;"	d	file:
mnsh_send_unlink	gdb/nat/linux-namespaces.c	775;"	d	file:
mo_file_header	intl/gmo.h	/^struct mo_file_header$/;"	s
mod	gdb/i386-tdep.c	/^  uint8_t mod, reg, rm;$/;"	m	struct:i386_record_s	file:
mod	libiberty/cp-demangle.c	/^  struct demangle_component *mod;$/;"	m	struct:d_print_mod	typeref:struct:d_print_mod::demangle_component	file:
mod	opcodes/i386-dis.c	/^    int mod;$/;"	m	struct:__anon56	file:
mod	sim/sh/sim-main.h	/^	    int mod;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
mod1	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: mod1 /;"	v	module:mod3
mod1	gdb/testsuite/gdb.fortran/module.f90	/^module mod1$/;"	m
mod2	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: mod2 /;"	v	module:mod3
mod2	gdb/testsuite/gdb.fortran/module.f90	/^module mod2$/;"	m
mod3	gdb/testsuite/gdb.fortran/module.f90	/^module mod3$/;"	m
mod_count	include/oasys.h	/^    bfd_byte mod_count[4];$/;"	m	struct:oasys_extarchive_header
mod_count	include/oasys.h	/^    unsigned int mod_count;$/;"	m	struct:oasys_archive_header
mod_date	bfd/xsym.h	/^    unsigned long mod_date;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1060
mod_date	include/oasys.h	/^    bfd_byte mod_date[12];$/;"	m	struct:oasys_extmodule_table_a
mod_date	include/oasys.h	/^    bfd_byte mod_date[12];$/;"	m	struct:oasys_extmodule_table_b
mod_date	include/oasys.h	/^    char mod_date[12];$/;"	m	struct:oasys_module_table
mod_name	include/oasys.h	/^    bfd_byte mod_name[32];$/;"	m	struct:oasys_extmodule_table_a
mod_name_length	include/oasys.h	/^    bfd_byte mod_name_length[4];$/;"	m	struct:oasys_extmodule_table_b
mod_number	include/oasys.h	/^    bfd_byte mod_number[4];$/;"	m	struct:oasys_extmodule_table_a
mod_number	include/oasys.h	/^    bfd_byte mod_number[4];$/;"	m	struct:oasys_extmodule_table_b
mod_number	include/oasys.h	/^    int mod_number;$/;"	m	struct:oasys_module_table
mod_path	gdb/source.c	/^mod_path (const char *dirname, char **which_path)$/;"	f
mod_size	include/oasys.h	/^    bfd_byte mod_size[4];$/;"	m	struct:oasys_extmodule_table_a
mod_size	include/oasys.h	/^    bfd_byte mod_size[4];$/;"	m	struct:oasys_extmodule_table_b
mod_size	include/oasys.h	/^    unsigned int mod_size;$/;"	m	struct:oasys_module_table
mod_table	opcodes/i386-dis.c	/^static const struct dis386 mod_table[][2] = {$/;"	v	typeref:struct:dis386	file:
mod_tbl_offset	include/oasys.h	/^    bfd_byte mod_tbl_offset[4];$/;"	m	struct:oasys_extarchive_header
mod_tbl_offset	include/oasys.h	/^    file_ptr mod_tbl_offset;$/;"	m	struct:oasys_archive_header
modbeg	bfd/vms-alpha.c	/^  unsigned int modbeg;$/;"	m	struct:module	file:
modbeg	include/vms/dmt.h	/^  unsigned char modbeg[4];$/;"	m	struct:vms_dmt_header
modcnt	include/vms/lbr.h	/^  unsigned char modcnt[4];$/;"	m	struct:vms_lhd
mode	gdb/cli/cli-dump.c	/^  const char *mode;$/;"	m	struct:dump_context	file:
mode	gdb/infcmd.c	/^  enum attach_post_wait_mode mode;$/;"	m	struct:attach_command_continuation_args	typeref:enum:attach_command_continuation_args::attach_post_wait_mode	file:
mode	gdb/memattr.h	/^  enum mem_access_mode mode = MEM_RW;$/;"	m	struct:mem_attrib	typeref:enum:mem_attrib::mem_access_mode
mode	include/coff/xcoff.h	/^  char mode[12];$/;"	m	struct:xcoff_ar_hdr
mode	include/coff/xcoff.h	/^  char mode[12];$/;"	m	struct:xcoff_ar_hdr_big
mode	include/opcode/cgen.h	/^  enum cgen_mode mode;$/;"	m	struct:__anon1393	typeref:enum:__anon1393::cgen_mode
mode	include/opcode/ia64.h	/^  enum ia64_dependency_mode mode;$/;"	m	struct:ia64_dependency	typeref:enum:ia64_dependency::ia64_dependency_mode
mode	include/opcode/msp430.h	/^  int mode;	\/* Operand mode.  *\/$/;"	m	struct:msp430_operand_s
mode	include/opcode/pyr.h	/^    unsigned int mode :4;$/;"	m	struct:pyr_insn_format
mode	include/opcode/visium.h	/^  enum addressing_mode mode;$/;"	m	struct:opcode_entry	typeref:enum:opcode_entry::addressing_mode
mode	opcodes/ia64-gen.c	/^    mode:2,                         \/* RAW, WAW, or WAR.  *\/$/;"	m	struct:rdep	file:
mode	opcodes/s12z-dis.c	/^  enum BB_MODE mode;$/;"	m	struct:opr_bb	typeref:enum:opr_bb::BB_MODE	file:
mode	opcodes/s12z-dis.c	/^  enum BM_MODE mode;$/;"	m	struct:bm	typeref:enum:bm::BM_MODE	file:
mode	opcodes/s12z-dis.c	/^  enum LP_MODE mode;$/;"	m	struct:lp	typeref:enum:lp::LP_MODE	file:
mode	opcodes/s12z-dis.c	/^  enum MUL_MODE mode;$/;"	m	struct:mb	typeref:enum:mb::MUL_MODE	file:
mode	opcodes/s12z-dis.c	/^  enum OPR_MODE mode;$/;"	m	struct:opr_pb	typeref:enum:opr_pb::OPR_MODE	file:
mode	opcodes/s12z-dis.c	/^  enum SB_MODE mode;$/;"	m	struct:sb	typeref:enum:sb::SB_MODE	file:
mode	sim/bfin/dv-bfin_ebiu_amc.c	/^      bu32 mbsctl, arbstat, mode, fctl;$/;"	m	struct:bfin_ebiu_amc::__anon806::__anon809	file:
mode	sim/m32c/timer_a.h	/^  unsigned char mode;$/;"	m	struct:__anon538
mode	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned char mode;$/;"	m	struct:m68hc11spi	file:
mode	sim/m68hc11/dv-nvram.c	/^  enum nvram_mode mode;         \/* How load\/save ram file.  *\/$/;"	m	struct:nvram	typeref:enum:nvram::nvram_mode	file:
mode	sim/mn10300/dv-mn103tim.c	/^  unsigned8  mode;$/;"	m	struct:_mn10300_timer_regs	file:
mode	zlib/contrib/iostream/zfstream.h	/^  short mode;$/;"	m	class:gzfilebuf
mode	zlib/contrib/untgz/untgz.c	/^  char mode[8];                 \/* 100 *\/$/;"	m	struct:tar_header	file:
mode	zlib/contrib/untgz/untgz.c	/^  int                mode;$/;"	m	struct:attr_item	file:
mode	zlib/gzguts.h	/^    int mode;               \/* see gzip modes above *\/$/;"	m	struct:__anon985
mode	zlib/inflate.h	/^    inflate_mode mode;          \/* current inflate mode *\/$/;"	m	struct:inflate_state
mode_0ab	include/opcode/visium.h	/^  mode_0ab,	\/* zero * register * register *\/$/;"	e	enum:addressing_mode
mode_16bit	opcodes/i386-dis.c	/^  mode_16bit,$/;"	e	enum:address_mode	file:
mode_32bit	opcodes/i386-dis.c	/^  mode_32bit,$/;"	e	enum:address_mode	file:
mode_64bit	opcodes/i386-dis.c	/^  mode_64bit$/;"	e	enum:address_mode	file:
mode_a	include/opcode/visium.h	/^  mode_a,	\/* op= register *\/$/;"	e	enum:addressing_mode
mode_ab	include/opcode/visium.h	/^  mode_ab,	\/* register * register *\/$/;"	e	enum:addressing_mode
mode_ai	include/opcode/visium.h	/^  mode_ai,	\/* register 16-bit unsigned immediate *\/$/;"	e	enum:addressing_mode
mode_bax	include/opcode/visium.h	/^  mode_bax,	\/* register * register * 5-bit immediate *\/$/;"	e	enum:addressing_mode
mode_bits	opcodes/s390-mkopc.c	/^    int   mode_bits;$/;"	m	struct:op_struct	file:
mode_cad	include/opcode/visium.h	/^  mode_cad,	\/* condition * register * register *\/$/;"	e	enum:addressing_mode
mode_ci	include/opcode/visium.h	/^  mode_ci,	\/* condition * 16-bit signed word displacement *\/$/;"	e	enum:addressing_mode
mode_d	include/opcode/visium.h	/^  mode_d,	\/* register := *\/$/;"	e	enum:addressing_mode
mode_da	include/opcode/visium.h	/^  mode_da,	\/* register := register *\/$/;"	e	enum:addressing_mode
mode_da0	include/opcode/visium.h	/^  mode_da0,	\/* register := register * zero *\/$/;"	e	enum:addressing_mode
mode_dab	include/opcode/visium.h	/^  mode_dab,	\/* register := register * register *\/$/;"	e	enum:addressing_mode
mode_das	include/opcode/visium.h	/^  mode_das,	\/* register := register * 5-bit immed\/register shift count *\/$/;"	e	enum:addressing_mode
mode_dax	include/opcode/visium.h	/^  mode_dax,	\/* register := register * 5-bit immediate *\/$/;"	e	enum:addressing_mode
mode_di	include/opcode/visium.h	/^  mode_di,	\/* register := 5-bit immediate *\/$/;"	e	enum:addressing_mode
mode_fda	include/opcode/visium.h	/^  mode_fda,	\/* float := float *\/$/;"	e	enum:addressing_mode
mode_fdab	include/opcode/visium.h	/^  mode_fdab,	\/* float := float * float *\/$/;"	e	enum:addressing_mode
mode_fdra	include/opcode/visium.h	/^  mode_fdra,	\/* float := register *\/$/;"	e	enum:addressing_mode
mode_i	include/opcode/visium.h	/^  mode_i,	\/* 16-bit unsigned immediate *\/$/;"	e	enum:addressing_mode
mode_iab	include/opcode/visium.h	/^  mode_iab,	\/* 5-bit immediate * register * register *\/$/;"	e	enum:addressing_mode
mode_idfab	include/opcode/visium.h	/^  mode_idfab,	\/* fpuread: 4-bit immediate * register * float * float *\/$/;"	e	enum:addressing_mode
mode_ifdab	include/opcode/visium.h	/^  mode_ifdab,	\/* fpinst: 4-bit immediate * float * float * float *\/$/;"	e	enum:addressing_mode
mode_ir	include/opcode/visium.h	/^  mode_ir,	\/* 5-bit immediate * register *\/$/;"	e	enum:addressing_mode
mode_keyword	gdb/guile/scm-ports.c	/^static SCM mode_keyword;$/;"	v	file:
mode_names	sim/common/cgen-utils.c	/^const char * const mode_names[] = {$/;"	v
mode_rdfa	include/opcode/visium.h	/^  mode_rdfa,	\/* register := float *\/$/;"	e	enum:addressing_mode
mode_rdfab	include/opcode/visium.h	/^  mode_rdfab,	\/* register := float * float *\/$/;"	e	enum:addressing_mode
mode_rrr	include/opcode/visium.h	/^  mode_rrr,	\/* 3 register sources and destinations (block move) *\/$/;"	e	enum:addressing_mode
mode_s	include/opcode/visium.h	/^  mode_s,	\/* special mode *\/$/;"	e	enum:addressing_mode
mode_sr	include/opcode/visium.h	/^  mode_sr,	\/* special mode with register *\/$/;"	e	enum:addressing_mode
mode_state	zlib/contrib/inflate86/inffast.S	/^#define mode_state     0   \/* state->mode *\/$/;"	d
mode_state	zlib/contrib/masmx86/inffas32.asm	/^mode_state	 equ	0	;\/* state->mode	*\/$/;"	d
mode_type	sim/common/cgen-types.h	/^typedef enum mode_type {$/;"	g
model	gdb/common/btrace-common.h	/^  unsigned char model;$/;"	m	struct:btrace_cpu
model	sim/common/sim-cpu.h	/^  const SIM_MODEL *model;$/;"	m	struct:__anon687
model	sim/common/sim-model.h	/^typedef struct model {$/;"	s
model	sim/igen/gen.h	/^  model_entry *model;$/;"	m	struct:_gen_list
model	sim/igen/ld-insn.h	/^  insn_model_entry **model;$/;"	m	struct:_insn_entry
model	sim/igen/ld-insn.h	/^  model_table *model;$/;"	m	struct:_insn_table
model	sim/ppc/ld-insn.h	/^typedef struct _model model;$/;"	t	typeref:struct:_model
model_c_function	sim/ppc/gen-model.c	/^model_c_function(insn_table *table,$/;"	f	file:
model_c_insn	sim/ppc/gen-model.c	/^model_c_insn(insn_table *entry,$/;"	f	file:
model_c_or_h_data	sim/ppc/gen-model.c	/^model_c_or_h_data(insn_table *table,$/;"	f	file:
model_c_or_h_function	sim/ppc/gen-model.c	/^model_c_or_h_function(insn_table *entry,$/;"	f	file:
model_c_passed_data	sim/ppc/gen-model.c	/^typedef struct _model_c_passed_data model_c_passed_data;$/;"	t	typeref:struct:_model_c_passed_data	file:
model_crisv10_abs	sim/cris/modelv10.c	/^model_crisv10_abs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_b_r	sim/cris/modelv10.c	/^model_crisv10_add_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_d_r	sim/cris/modelv10.c	/^model_crisv10_add_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_m_b_m	sim/cris/modelv10.c	/^model_crisv10_add_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_m_d_m	sim/cris/modelv10.c	/^model_crisv10_add_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_m_w_m	sim/cris/modelv10.c	/^model_crisv10_add_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_add_w_r	sim/cris/modelv10.c	/^model_crisv10_add_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addcbr	sim/cris/modelv10.c	/^model_crisv10_addcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addcdr	sim/cris/modelv10.c	/^model_crisv10_addcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addcpc	sim/cris/modelv10.c	/^model_crisv10_addcpc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addcwr	sim/cris/modelv10.c	/^model_crisv10_addcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_acr_b_r	sim/cris/modelv10.c	/^model_crisv10_addi_acr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_acr_d_r	sim/cris/modelv10.c	/^model_crisv10_addi_acr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_acr_w_r	sim/cris/modelv10.c	/^model_crisv10_addi_acr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_b_r	sim/cris/modelv10.c	/^model_crisv10_addi_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_d_r	sim/cris/modelv10.c	/^model_crisv10_addi_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addi_w_r	sim/cris/modelv10.c	/^model_crisv10_addi_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_cb	sim/cris/modelv10.c	/^model_crisv10_addo_cb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_cd	sim/cris/modelv10.c	/^model_crisv10_addo_cd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_cw	sim/cris/modelv10.c	/^model_crisv10_addo_cw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_m_b_m	sim/cris/modelv10.c	/^model_crisv10_addo_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_m_d_m	sim/cris/modelv10.c	/^model_crisv10_addo_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addo_m_w_m	sim/cris/modelv10.c	/^model_crisv10_addo_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addoq	sim/cris/modelv10.c	/^model_crisv10_addoq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addq	sim/cris/modelv10.c	/^model_crisv10_addq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adds_b_r	sim/cris/modelv10.c	/^model_crisv10_adds_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adds_m_b_m	sim/cris/modelv10.c	/^model_crisv10_adds_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adds_m_w_m	sim/cris/modelv10.c	/^model_crisv10_adds_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adds_w_r	sim/cris/modelv10.c	/^model_crisv10_adds_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addscbr	sim/cris/modelv10.c	/^model_crisv10_addscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addscwr	sim/cris/modelv10.c	/^model_crisv10_addscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addspcpc	sim/cris/modelv10.c	/^model_crisv10_addspcpc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addu_b_r	sim/cris/modelv10.c	/^model_crisv10_addu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addu_m_b_m	sim/cris/modelv10.c	/^model_crisv10_addu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addu_m_w_m	sim/cris/modelv10.c	/^model_crisv10_addu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_addu_w_r	sim/cris/modelv10.c	/^model_crisv10_addu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adducbr	sim/cris/modelv10.c	/^model_crisv10_adducbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_adducwr	sim/cris/modelv10.c	/^model_crisv10_adducwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_b_r	sim/cris/modelv10.c	/^model_crisv10_and_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_d_r	sim/cris/modelv10.c	/^model_crisv10_and_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_m_b_m	sim/cris/modelv10.c	/^model_crisv10_and_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_m_d_m	sim/cris/modelv10.c	/^model_crisv10_and_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_m_w_m	sim/cris/modelv10.c	/^model_crisv10_and_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_and_w_r	sim/cris/modelv10.c	/^model_crisv10_and_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_andcbr	sim/cris/modelv10.c	/^model_crisv10_andcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_andcdr	sim/cris/modelv10.c	/^model_crisv10_andcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_andcwr	sim/cris/modelv10.c	/^model_crisv10_andcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_andq	sim/cris/modelv10.c	/^model_crisv10_andq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_asrq	sim/cris/modelv10.c	/^model_crisv10_asrq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_asrr_b_r	sim/cris/modelv10.c	/^model_crisv10_asrr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_asrr_d_r	sim/cris/modelv10.c	/^model_crisv10_asrr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_asrr_w_r	sim/cris/modelv10.c	/^model_crisv10_asrr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_ba_b	sim/cris/modelv10.c	/^model_crisv10_ba_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_ba_w	sim/cris/modelv10.c	/^model_crisv10_ba_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bcc_b	sim/cris/modelv10.c	/^model_crisv10_bcc_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bcc_w	sim/cris/modelv10.c	/^model_crisv10_bcc_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bdap_32_pc	sim/cris/modelv10.c	/^model_crisv10_bdap_32_pc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bdapqpc	sim/cris/modelv10.c	/^model_crisv10_bdapqpc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_biap_pc_b_r	sim/cris/modelv10.c	/^model_crisv10_biap_pc_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_biap_pc_d_r	sim/cris/modelv10.c	/^model_crisv10_biap_pc_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_biap_pc_w_r	sim/cris/modelv10.c	/^model_crisv10_biap_pc_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_cb	sim/cris/modelv10.c	/^model_crisv10_bound_cb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_cd	sim/cris/modelv10.c	/^model_crisv10_bound_cd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_cw	sim/cris/modelv10.c	/^model_crisv10_bound_cw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_m_b_m	sim/cris/modelv10.c	/^model_crisv10_bound_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_m_d_m	sim/cris/modelv10.c	/^model_crisv10_bound_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_m_w_m	sim/cris/modelv10.c	/^model_crisv10_bound_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_r_b_r	sim/cris/modelv10.c	/^model_crisv10_bound_r_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_r_d_r	sim/cris/modelv10.c	/^model_crisv10_bound_r_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_bound_r_w_r	sim/cris/modelv10.c	/^model_crisv10_bound_r_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_break	sim/cris/modelv10.c	/^model_crisv10_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_btst	sim/cris/modelv10.c	/^model_crisv10_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_btstq	sim/cris/modelv10.c	/^model_crisv10_btstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_clearf	sim/cris/modelv10.c	/^model_crisv10_clearf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_m_b_m	sim/cris/modelv10.c	/^model_crisv10_cmp_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_m_d_m	sim/cris/modelv10.c	/^model_crisv10_cmp_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_m_w_m	sim/cris/modelv10.c	/^model_crisv10_cmp_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_r_b_r	sim/cris/modelv10.c	/^model_crisv10_cmp_r_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_r_d_r	sim/cris/modelv10.c	/^model_crisv10_cmp_r_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmp_r_w_r	sim/cris/modelv10.c	/^model_crisv10_cmp_r_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpcbr	sim/cris/modelv10.c	/^model_crisv10_cmpcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpcdr	sim/cris/modelv10.c	/^model_crisv10_cmpcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpcwr	sim/cris/modelv10.c	/^model_crisv10_cmpcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpq	sim/cris/modelv10.c	/^model_crisv10_cmpq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmps_m_b_m	sim/cris/modelv10.c	/^model_crisv10_cmps_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmps_m_w_m	sim/cris/modelv10.c	/^model_crisv10_cmps_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpscbr	sim/cris/modelv10.c	/^model_crisv10_cmpscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpscwr	sim/cris/modelv10.c	/^model_crisv10_cmpscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpu_m_b_m	sim/cris/modelv10.c	/^model_crisv10_cmpu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpu_m_w_m	sim/cris/modelv10.c	/^model_crisv10_cmpu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpucbr	sim/cris/modelv10.c	/^model_crisv10_cmpucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_cmpucwr	sim/cris/modelv10.c	/^model_crisv10_cmpucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_dip_c	sim/cris/modelv10.c	/^model_crisv10_dip_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_dip_m	sim/cris/modelv10.c	/^model_crisv10_dip_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_dstep	sim/cris/modelv10.c	/^model_crisv10_dstep (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_jump_c	sim/cris/modelv10.c	/^model_crisv10_jump_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_jump_m	sim/cris/modelv10.c	/^model_crisv10_jump_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_jump_r	sim/cris/modelv10.c	/^model_crisv10_jump_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lslq	sim/cris/modelv10.c	/^model_crisv10_lslq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lslr_b_r	sim/cris/modelv10.c	/^model_crisv10_lslr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lslr_d_r	sim/cris/modelv10.c	/^model_crisv10_lslr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lslr_w_r	sim/cris/modelv10.c	/^model_crisv10_lslr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lsrq	sim/cris/modelv10.c	/^model_crisv10_lsrq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lsrr_b_r	sim/cris/modelv10.c	/^model_crisv10_lsrr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lsrr_d_r	sim/cris/modelv10.c	/^model_crisv10_lsrr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lsrr_w_r	sim/cris/modelv10.c	/^model_crisv10_lsrr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_lz	sim/cris/modelv10.c	/^model_crisv10_lz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_b_r	sim/cris/modelv10.c	/^model_crisv10_move_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p10	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p11	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p11 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p12	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p12 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p13	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p13 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p14	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p14 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p15	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p15 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p5	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p5 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p7	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p7 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_c_sprv10_p9	sim/cris/modelv10.c	/^model_crisv10_move_c_sprv10_p9 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_d_r	sim/cris/modelv10.c	/^model_crisv10_move_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_b_m	sim/cris/modelv10.c	/^model_crisv10_move_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_d_m	sim/cris/modelv10.c	/^model_crisv10_move_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_pcplus_p0	sim/cris/modelv10.c	/^model_crisv10_move_m_pcplus_p0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_spplus_p8	sim/cris/modelv10.c	/^model_crisv10_move_m_spplus_p8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_sprv10	sim/cris/modelv10.c	/^model_crisv10_move_m_sprv10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_m_w_m	sim/cris/modelv10.c	/^model_crisv10_move_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_r_m_b_m	sim/cris/modelv10.c	/^model_crisv10_move_r_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_r_m_d_m	sim/cris/modelv10.c	/^model_crisv10_move_r_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_r_m_w_m	sim/cris/modelv10.c	/^model_crisv10_move_r_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_r_sprv10	sim/cris/modelv10.c	/^model_crisv10_move_r_sprv10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_spr_mv10	sim/cris/modelv10.c	/^model_crisv10_move_spr_mv10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_spr_rv10	sim/cris/modelv10.c	/^model_crisv10_move_spr_rv10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_move_w_r	sim/cris/modelv10.c	/^model_crisv10_move_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movecbr	sim/cris/modelv10.c	/^model_crisv10_movecbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movecdr	sim/cris/modelv10.c	/^model_crisv10_movecdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movecwr	sim/cris/modelv10.c	/^model_crisv10_movecwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movem_m_pc	sim/cris/modelv10.c	/^model_crisv10_movem_m_pc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movem_m_r	sim/cris/modelv10.c	/^model_crisv10_movem_m_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movem_r_m	sim/cris/modelv10.c	/^model_crisv10_movem_r_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movepcr	sim/cris/modelv10.c	/^model_crisv10_movepcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_moveq	sim/cris/modelv10.c	/^model_crisv10_moveq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movs_b_r	sim/cris/modelv10.c	/^model_crisv10_movs_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movs_m_b_m	sim/cris/modelv10.c	/^model_crisv10_movs_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movs_m_w_m	sim/cris/modelv10.c	/^model_crisv10_movs_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movs_w_r	sim/cris/modelv10.c	/^model_crisv10_movs_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movscbr	sim/cris/modelv10.c	/^model_crisv10_movscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movscwr	sim/cris/modelv10.c	/^model_crisv10_movscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movu_b_r	sim/cris/modelv10.c	/^model_crisv10_movu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movu_m_b_m	sim/cris/modelv10.c	/^model_crisv10_movu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movu_m_w_m	sim/cris/modelv10.c	/^model_crisv10_movu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movu_w_r	sim/cris/modelv10.c	/^model_crisv10_movu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movucbr	sim/cris/modelv10.c	/^model_crisv10_movucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_movucwr	sim/cris/modelv10.c	/^model_crisv10_movucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_mstep	sim/cris/modelv10.c	/^model_crisv10_mstep (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_muls_b	sim/cris/modelv10.c	/^model_crisv10_muls_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_muls_d	sim/cris/modelv10.c	/^model_crisv10_muls_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_muls_w	sim/cris/modelv10.c	/^model_crisv10_muls_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_mulu_b	sim/cris/modelv10.c	/^model_crisv10_mulu_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_mulu_d	sim/cris/modelv10.c	/^model_crisv10_mulu_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_mulu_w	sim/cris/modelv10.c	/^model_crisv10_mulu_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_neg_b_r	sim/cris/modelv10.c	/^model_crisv10_neg_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_neg_d_r	sim/cris/modelv10.c	/^model_crisv10_neg_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_neg_w_r	sim/cris/modelv10.c	/^model_crisv10_neg_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_nop	sim/cris/modelv10.c	/^model_crisv10_nop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_or_m_b_m	sim/cris/modelv10.c	/^model_crisv10_or_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_or_m_d_m	sim/cris/modelv10.c	/^model_crisv10_or_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_or_m_w_m	sim/cris/modelv10.c	/^model_crisv10_or_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orcbr	sim/cris/modelv10.c	/^model_crisv10_orcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orcdr	sim/cris/modelv10.c	/^model_crisv10_orcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orcwr	sim/cris/modelv10.c	/^model_crisv10_orcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orq	sim/cris/modelv10.c	/^model_crisv10_orq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orr_b_r	sim/cris/modelv10.c	/^model_crisv10_orr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orr_d_r	sim/cris/modelv10.c	/^model_crisv10_orr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_orr_w_r	sim/cris/modelv10.c	/^model_crisv10_orr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_ret_type	sim/cris/modelv10.c	/^model_crisv10_ret_type (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sbfs	sim/cris/modelv10.c	/^model_crisv10_sbfs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_scc	sim/cris/modelv10.c	/^model_crisv10_scc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_setf	sim/cris/modelv10.c	/^model_crisv10_setf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_b_r	sim/cris/modelv10.c	/^model_crisv10_sub_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_d_r	sim/cris/modelv10.c	/^model_crisv10_sub_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_m_b_m	sim/cris/modelv10.c	/^model_crisv10_sub_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_m_d_m	sim/cris/modelv10.c	/^model_crisv10_sub_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_m_w_m	sim/cris/modelv10.c	/^model_crisv10_sub_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_sub_w_r	sim/cris/modelv10.c	/^model_crisv10_sub_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subcbr	sim/cris/modelv10.c	/^model_crisv10_subcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subcdr	sim/cris/modelv10.c	/^model_crisv10_subcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subcwr	sim/cris/modelv10.c	/^model_crisv10_subcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subq	sim/cris/modelv10.c	/^model_crisv10_subq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subs_b_r	sim/cris/modelv10.c	/^model_crisv10_subs_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subs_m_b_m	sim/cris/modelv10.c	/^model_crisv10_subs_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subs_m_w_m	sim/cris/modelv10.c	/^model_crisv10_subs_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subs_w_r	sim/cris/modelv10.c	/^model_crisv10_subs_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subscbr	sim/cris/modelv10.c	/^model_crisv10_subscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subscwr	sim/cris/modelv10.c	/^model_crisv10_subscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subu_b_r	sim/cris/modelv10.c	/^model_crisv10_subu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subu_m_b_m	sim/cris/modelv10.c	/^model_crisv10_subu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subu_m_w_m	sim/cris/modelv10.c	/^model_crisv10_subu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subu_w_r	sim/cris/modelv10.c	/^model_crisv10_subu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subucbr	sim/cris/modelv10.c	/^model_crisv10_subucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_subucwr	sim/cris/modelv10.c	/^model_crisv10_subucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_swap	sim/cris/modelv10.c	/^model_crisv10_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_test_m_b_m	sim/cris/modelv10.c	/^model_crisv10_test_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_test_m_d_m	sim/cris/modelv10.c	/^model_crisv10_test_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_test_m_w_m	sim/cris/modelv10.c	/^model_crisv10_test_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv10_xor	sim/cris/modelv10.c	/^model_crisv10_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_abs	sim/cris/modelv32.c	/^model_crisv32_abs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_b_r	sim/cris/modelv32.c	/^model_crisv32_add_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_d_r	sim/cris/modelv32.c	/^model_crisv32_add_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_m_b_m	sim/cris/modelv32.c	/^model_crisv32_add_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_m_d_m	sim/cris/modelv32.c	/^model_crisv32_add_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_m_w_m	sim/cris/modelv32.c	/^model_crisv32_add_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_add_w_r	sim/cris/modelv32.c	/^model_crisv32_add_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addc_c	sim/cris/modelv32.c	/^model_crisv32_addc_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addc_m	sim/cris/modelv32.c	/^model_crisv32_addc_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addc_r	sim/cris/modelv32.c	/^model_crisv32_addc_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addcbr	sim/cris/modelv32.c	/^model_crisv32_addcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addcdr	sim/cris/modelv32.c	/^model_crisv32_addcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addcwr	sim/cris/modelv32.c	/^model_crisv32_addcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_acr_b_r	sim/cris/modelv32.c	/^model_crisv32_addi_acr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_acr_d_r	sim/cris/modelv32.c	/^model_crisv32_addi_acr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_acr_w_r	sim/cris/modelv32.c	/^model_crisv32_addi_acr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_b_r	sim/cris/modelv32.c	/^model_crisv32_addi_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_d_r	sim/cris/modelv32.c	/^model_crisv32_addi_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addi_w_r	sim/cris/modelv32.c	/^model_crisv32_addi_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_cb	sim/cris/modelv32.c	/^model_crisv32_addo_cb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_cd	sim/cris/modelv32.c	/^model_crisv32_addo_cd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_cw	sim/cris/modelv32.c	/^model_crisv32_addo_cw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_m_b_m	sim/cris/modelv32.c	/^model_crisv32_addo_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_m_d_m	sim/cris/modelv32.c	/^model_crisv32_addo_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addo_m_w_m	sim/cris/modelv32.c	/^model_crisv32_addo_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addoq	sim/cris/modelv32.c	/^model_crisv32_addoq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addq	sim/cris/modelv32.c	/^model_crisv32_addq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adds_b_r	sim/cris/modelv32.c	/^model_crisv32_adds_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adds_m_b_m	sim/cris/modelv32.c	/^model_crisv32_adds_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adds_m_w_m	sim/cris/modelv32.c	/^model_crisv32_adds_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adds_w_r	sim/cris/modelv32.c	/^model_crisv32_adds_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addscbr	sim/cris/modelv32.c	/^model_crisv32_addscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addscwr	sim/cris/modelv32.c	/^model_crisv32_addscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addu_b_r	sim/cris/modelv32.c	/^model_crisv32_addu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addu_m_b_m	sim/cris/modelv32.c	/^model_crisv32_addu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addu_m_w_m	sim/cris/modelv32.c	/^model_crisv32_addu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_addu_w_r	sim/cris/modelv32.c	/^model_crisv32_addu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adducbr	sim/cris/modelv32.c	/^model_crisv32_adducbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_adducwr	sim/cris/modelv32.c	/^model_crisv32_adducwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_b_r	sim/cris/modelv32.c	/^model_crisv32_and_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_d_r	sim/cris/modelv32.c	/^model_crisv32_and_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_m_b_m	sim/cris/modelv32.c	/^model_crisv32_and_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_m_d_m	sim/cris/modelv32.c	/^model_crisv32_and_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_m_w_m	sim/cris/modelv32.c	/^model_crisv32_and_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_and_w_r	sim/cris/modelv32.c	/^model_crisv32_and_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_andcbr	sim/cris/modelv32.c	/^model_crisv32_andcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_andcdr	sim/cris/modelv32.c	/^model_crisv32_andcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_andcwr	sim/cris/modelv32.c	/^model_crisv32_andcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_andq	sim/cris/modelv32.c	/^model_crisv32_andq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_asrq	sim/cris/modelv32.c	/^model_crisv32_asrq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_asrr_b_r	sim/cris/modelv32.c	/^model_crisv32_asrr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_asrr_d_r	sim/cris/modelv32.c	/^model_crisv32_asrr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_asrr_w_r	sim/cris/modelv32.c	/^model_crisv32_asrr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_ba_b	sim/cris/modelv32.c	/^model_crisv32_ba_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_ba_w	sim/cris/modelv32.c	/^model_crisv32_ba_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bas_c	sim/cris/modelv32.c	/^model_crisv32_bas_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_basc_c	sim/cris/modelv32.c	/^model_crisv32_basc_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bcc_b	sim/cris/modelv32.c	/^model_crisv32_bcc_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bcc_w	sim/cris/modelv32.c	/^model_crisv32_bcc_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_cb	sim/cris/modelv32.c	/^model_crisv32_bound_cb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_cd	sim/cris/modelv32.c	/^model_crisv32_bound_cd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_cw	sim/cris/modelv32.c	/^model_crisv32_bound_cw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_r_b_r	sim/cris/modelv32.c	/^model_crisv32_bound_r_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_r_d_r	sim/cris/modelv32.c	/^model_crisv32_bound_r_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_bound_r_w_r	sim/cris/modelv32.c	/^model_crisv32_bound_r_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_break	sim/cris/modelv32.c	/^model_crisv32_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_btst	sim/cris/modelv32.c	/^model_crisv32_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_btstq	sim/cris/modelv32.c	/^model_crisv32_btstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_clearf	sim/cris/modelv32.c	/^model_crisv32_clearf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_m_b_m	sim/cris/modelv32.c	/^model_crisv32_cmp_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_m_d_m	sim/cris/modelv32.c	/^model_crisv32_cmp_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_m_w_m	sim/cris/modelv32.c	/^model_crisv32_cmp_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_r_b_r	sim/cris/modelv32.c	/^model_crisv32_cmp_r_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_r_d_r	sim/cris/modelv32.c	/^model_crisv32_cmp_r_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmp_r_w_r	sim/cris/modelv32.c	/^model_crisv32_cmp_r_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpcbr	sim/cris/modelv32.c	/^model_crisv32_cmpcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpcdr	sim/cris/modelv32.c	/^model_crisv32_cmpcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpcwr	sim/cris/modelv32.c	/^model_crisv32_cmpcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpq	sim/cris/modelv32.c	/^model_crisv32_cmpq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmps_m_b_m	sim/cris/modelv32.c	/^model_crisv32_cmps_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmps_m_w_m	sim/cris/modelv32.c	/^model_crisv32_cmps_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpscbr	sim/cris/modelv32.c	/^model_crisv32_cmpscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpscwr	sim/cris/modelv32.c	/^model_crisv32_cmpscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpu_m_b_m	sim/cris/modelv32.c	/^model_crisv32_cmpu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpu_m_w_m	sim/cris/modelv32.c	/^model_crisv32_cmpu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpucbr	sim/cris/modelv32.c	/^model_crisv32_cmpucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_cmpucwr	sim/cris/modelv32.c	/^model_crisv32_cmpucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_dstep	sim/cris/modelv32.c	/^model_crisv32_dstep (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_fidxd	sim/cris/modelv32.c	/^model_crisv32_fidxd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_fidxi	sim/cris/modelv32.c	/^model_crisv32_fidxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_ftagd	sim/cris/modelv32.c	/^model_crisv32_ftagd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_ftagi	sim/cris/modelv32.c	/^model_crisv32_ftagi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_halt	sim/cris/modelv32.c	/^model_crisv32_halt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_jas_c	sim/cris/modelv32.c	/^model_crisv32_jas_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_jas_r	sim/cris/modelv32.c	/^model_crisv32_jas_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_jasc_c	sim/cris/modelv32.c	/^model_crisv32_jasc_c (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_jasc_r	sim/cris/modelv32.c	/^model_crisv32_jasc_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_jump_p	sim/cris/modelv32.c	/^model_crisv32_jump_p (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lapc_d	sim/cris/modelv32.c	/^model_crisv32_lapc_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lapcq	sim/cris/modelv32.c	/^model_crisv32_lapcq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lslq	sim/cris/modelv32.c	/^model_crisv32_lslq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lslr_b_r	sim/cris/modelv32.c	/^model_crisv32_lslr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lslr_d_r	sim/cris/modelv32.c	/^model_crisv32_lslr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lslr_w_r	sim/cris/modelv32.c	/^model_crisv32_lslr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lsrq	sim/cris/modelv32.c	/^model_crisv32_lsrq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lsrr_b_r	sim/cris/modelv32.c	/^model_crisv32_lsrr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lsrr_d_r	sim/cris/modelv32.c	/^model_crisv32_lsrr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lsrr_w_r	sim/cris/modelv32.c	/^model_crisv32_lsrr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_lz	sim/cris/modelv32.c	/^model_crisv32_lz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_mcp	sim/cris/modelv32.c	/^model_crisv32_mcp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_b_r	sim/cris/modelv32.c	/^model_crisv32_move_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p10	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p10 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p11	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p11 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p12	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p12 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p13	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p13 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p14	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p14 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p15	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p15 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p2	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p3	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p5	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p5 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p6	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p6 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p7	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p7 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_c_sprv32_p9	sim/cris/modelv32.c	/^model_crisv32_move_c_sprv32_p9 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_d_r	sim/cris/modelv32.c	/^model_crisv32_move_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_m_b_m	sim/cris/modelv32.c	/^model_crisv32_move_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_m_d_m	sim/cris/modelv32.c	/^model_crisv32_move_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_m_sprv32	sim/cris/modelv32.c	/^model_crisv32_move_m_sprv32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_m_w_m	sim/cris/modelv32.c	/^model_crisv32_move_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_r_m_b_m	sim/cris/modelv32.c	/^model_crisv32_move_r_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_r_m_d_m	sim/cris/modelv32.c	/^model_crisv32_move_r_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_r_m_w_m	sim/cris/modelv32.c	/^model_crisv32_move_r_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_r_sprv32	sim/cris/modelv32.c	/^model_crisv32_move_r_sprv32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_r_ss	sim/cris/modelv32.c	/^model_crisv32_move_r_ss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_spr_mv32	sim/cris/modelv32.c	/^model_crisv32_move_spr_mv32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_spr_rv32	sim/cris/modelv32.c	/^model_crisv32_move_spr_rv32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_ss_r	sim/cris/modelv32.c	/^model_crisv32_move_ss_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_move_w_r	sim/cris/modelv32.c	/^model_crisv32_move_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movecbr	sim/cris/modelv32.c	/^model_crisv32_movecbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movecdr	sim/cris/modelv32.c	/^model_crisv32_movecdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movecwr	sim/cris/modelv32.c	/^model_crisv32_movecwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movem_m_r_v32	sim/cris/modelv32.c	/^model_crisv32_movem_m_r_v32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movem_r_m_v32	sim/cris/modelv32.c	/^model_crisv32_movem_r_m_v32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_moveq	sim/cris/modelv32.c	/^model_crisv32_moveq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movs_b_r	sim/cris/modelv32.c	/^model_crisv32_movs_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movs_m_b_m	sim/cris/modelv32.c	/^model_crisv32_movs_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movs_m_w_m	sim/cris/modelv32.c	/^model_crisv32_movs_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movs_w_r	sim/cris/modelv32.c	/^model_crisv32_movs_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movscbr	sim/cris/modelv32.c	/^model_crisv32_movscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movscwr	sim/cris/modelv32.c	/^model_crisv32_movscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movu_b_r	sim/cris/modelv32.c	/^model_crisv32_movu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movu_m_b_m	sim/cris/modelv32.c	/^model_crisv32_movu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movu_m_w_m	sim/cris/modelv32.c	/^model_crisv32_movu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movu_w_r	sim/cris/modelv32.c	/^model_crisv32_movu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movucbr	sim/cris/modelv32.c	/^model_crisv32_movucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_movucwr	sim/cris/modelv32.c	/^model_crisv32_movucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_muls_b	sim/cris/modelv32.c	/^model_crisv32_muls_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_muls_d	sim/cris/modelv32.c	/^model_crisv32_muls_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_muls_w	sim/cris/modelv32.c	/^model_crisv32_muls_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_mulu_b	sim/cris/modelv32.c	/^model_crisv32_mulu_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_mulu_d	sim/cris/modelv32.c	/^model_crisv32_mulu_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_mulu_w	sim/cris/modelv32.c	/^model_crisv32_mulu_w (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_neg_b_r	sim/cris/modelv32.c	/^model_crisv32_neg_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_neg_d_r	sim/cris/modelv32.c	/^model_crisv32_neg_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_neg_w_r	sim/cris/modelv32.c	/^model_crisv32_neg_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_or_m_b_m	sim/cris/modelv32.c	/^model_crisv32_or_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_or_m_d_m	sim/cris/modelv32.c	/^model_crisv32_or_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_or_m_w_m	sim/cris/modelv32.c	/^model_crisv32_or_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orcbr	sim/cris/modelv32.c	/^model_crisv32_orcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orcdr	sim/cris/modelv32.c	/^model_crisv32_orcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orcwr	sim/cris/modelv32.c	/^model_crisv32_orcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orq	sim/cris/modelv32.c	/^model_crisv32_orq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orr_b_r	sim/cris/modelv32.c	/^model_crisv32_orr_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orr_d_r	sim/cris/modelv32.c	/^model_crisv32_orr_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_orr_w_r	sim/cris/modelv32.c	/^model_crisv32_orr_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_rfe	sim/cris/modelv32.c	/^model_crisv32_rfe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_rfg	sim/cris/modelv32.c	/^model_crisv32_rfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_rfn	sim/cris/modelv32.c	/^model_crisv32_rfn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_scc	sim/cris/modelv32.c	/^model_crisv32_scc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_setf	sim/cris/modelv32.c	/^model_crisv32_setf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sfe	sim/cris/modelv32.c	/^model_crisv32_sfe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_b_r	sim/cris/modelv32.c	/^model_crisv32_sub_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_d_r	sim/cris/modelv32.c	/^model_crisv32_sub_d_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_m_b_m	sim/cris/modelv32.c	/^model_crisv32_sub_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_m_d_m	sim/cris/modelv32.c	/^model_crisv32_sub_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_m_w_m	sim/cris/modelv32.c	/^model_crisv32_sub_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_sub_w_r	sim/cris/modelv32.c	/^model_crisv32_sub_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subcbr	sim/cris/modelv32.c	/^model_crisv32_subcbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subcdr	sim/cris/modelv32.c	/^model_crisv32_subcdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subcwr	sim/cris/modelv32.c	/^model_crisv32_subcwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subq	sim/cris/modelv32.c	/^model_crisv32_subq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subs_b_r	sim/cris/modelv32.c	/^model_crisv32_subs_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subs_m_b_m	sim/cris/modelv32.c	/^model_crisv32_subs_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subs_m_w_m	sim/cris/modelv32.c	/^model_crisv32_subs_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subs_w_r	sim/cris/modelv32.c	/^model_crisv32_subs_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subscbr	sim/cris/modelv32.c	/^model_crisv32_subscbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subscwr	sim/cris/modelv32.c	/^model_crisv32_subscwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subu_b_r	sim/cris/modelv32.c	/^model_crisv32_subu_b_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subu_m_b_m	sim/cris/modelv32.c	/^model_crisv32_subu_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subu_m_w_m	sim/cris/modelv32.c	/^model_crisv32_subu_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subu_w_r	sim/cris/modelv32.c	/^model_crisv32_subu_w_r (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subucbr	sim/cris/modelv32.c	/^model_crisv32_subucbr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_subucwr	sim/cris/modelv32.c	/^model_crisv32_subucwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_swap	sim/cris/modelv32.c	/^model_crisv32_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_test_m_b_m	sim/cris/modelv32.c	/^model_crisv32_test_m_b_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_test_m_d_m	sim/cris/modelv32.c	/^model_crisv32_test_m_d_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_test_m_w_m	sim/cris/modelv32.c	/^model_crisv32_test_m_w_m (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_crisv32_xor	sim/cris/modelv32.c	/^model_crisv32_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_data	sim/common/sim-cpu.h	/^  void *model_data;$/;"	m	struct:__anon687
model_data	sim/igen/ld-insn.h	/^typedef struct _model_data model_data;$/;"	t	typeref:struct:_model_data
model_data	sim/ppc/ld-insn.h	/^insn *model_data;$/;"	v
model_data_record	sim/igen/ld-insn.c	/^  model_data_record,$/;"	e	enum:__anon591	file:
model_default	sim/ppc/ld-insn.h	/^  model_default = insn_comment,$/;"	e	enum:__anon945
model_entry	sim/igen/ld-insn.h	/^typedef struct _model_entry model_entry;$/;"	t	typeref:struct:_model_entry
model_filter	sim/igen/igen.h	/^  filter *model_filter;$/;"	m	struct:_igen_options
model_filter_option	sim/igen/ld-insn.c	/^  model_filter_option,$/;"	e	enum:__anon592	file:
model_first	sim/ppc/table.h	/^  table_model_entry *model_first;$/;"	m	struct:_table_entry
model_fn	sim/common/sim-model.h	/^  MODEL_FN *model_fn;$/;"	m	struct:__anon632
model_fr400_add	sim/frv/model.c	/^model_fr400_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addcc	sim/frv/model.c	/^model_fr400_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addi	sim/frv/model.c	/^model_fr400_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addicc	sim/frv/model.c	/^model_fr400_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addss	sim/frv/model.c	/^model_fr400_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addx	sim/frv/model.c	/^model_fr400_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addxcc	sim/frv/model.c	/^model_fr400_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addxi	sim/frv/model.c	/^model_fr400_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_addxicc	sim/frv/model.c	/^model_fr400_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_and	sim/frv/model.c	/^model_fr400_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_andcc	sim/frv/model.c	/^model_fr400_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_andcr	sim/frv/model.c	/^model_fr400_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_andi	sim/frv/model.c	/^model_fr400_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_andicc	sim/frv/model.c	/^model_fr400_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_andncr	sim/frv/model.c	/^model_fr400_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bar	sim/frv/model.c	/^model_fr400_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bc	sim/frv/model.c	/^model_fr400_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcclr	sim/frv/model.c	/^model_fr400_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bceqlr	sim/frv/model.c	/^model_fr400_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcgelr	sim/frv/model.c	/^model_fr400_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcgtlr	sim/frv/model.c	/^model_fr400_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bchilr	sim/frv/model.c	/^model_fr400_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bclelr	sim/frv/model.c	/^model_fr400_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bclr	sim/frv/model.c	/^model_fr400_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bclslr	sim/frv/model.c	/^model_fr400_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcltlr	sim/frv/model.c	/^model_fr400_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcnclr	sim/frv/model.c	/^model_fr400_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcnelr	sim/frv/model.c	/^model_fr400_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcnlr	sim/frv/model.c	/^model_fr400_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcnolr	sim/frv/model.c	/^model_fr400_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcnvlr	sim/frv/model.c	/^model_fr400_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcplr	sim/frv/model.c	/^model_fr400_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcralr	sim/frv/model.c	/^model_fr400_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bctrlr	sim/frv/model.c	/^model_fr400_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bcvlr	sim/frv/model.c	/^model_fr400_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_beq	sim/frv/model.c	/^model_fr400_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_beqlr	sim/frv/model.c	/^model_fr400_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bge	sim/frv/model.c	/^model_fr400_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bgelr	sim/frv/model.c	/^model_fr400_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bgt	sim/frv/model.c	/^model_fr400_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bgtlr	sim/frv/model.c	/^model_fr400_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bhi	sim/frv/model.c	/^model_fr400_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bhilr	sim/frv/model.c	/^model_fr400_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ble	sim/frv/model.c	/^model_fr400_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_blelr	sim/frv/model.c	/^model_fr400_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bls	sim/frv/model.c	/^model_fr400_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_blslr	sim/frv/model.c	/^model_fr400_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_blt	sim/frv/model.c	/^model_fr400_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bltlr	sim/frv/model.c	/^model_fr400_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bn	sim/frv/model.c	/^model_fr400_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnc	sim/frv/model.c	/^model_fr400_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnclr	sim/frv/model.c	/^model_fr400_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bne	sim/frv/model.c	/^model_fr400_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnelr	sim/frv/model.c	/^model_fr400_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnlr	sim/frv/model.c	/^model_fr400_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bno	sim/frv/model.c	/^model_fr400_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnolr	sim/frv/model.c	/^model_fr400_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnv	sim/frv/model.c	/^model_fr400_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bnvlr	sim/frv/model.c	/^model_fr400_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bp	sim/frv/model.c	/^model_fr400_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bplr	sim/frv/model.c	/^model_fr400_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bra	sim/frv/model.c	/^model_fr400_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bralr	sim/frv/model.c	/^model_fr400_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_break	sim/frv/model.c	/^model_fr400_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bv	sim/frv/model.c	/^model_fr400_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_bvlr	sim/frv/model.c	/^model_fr400_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cadd	sim/frv/model.c	/^model_fr400_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_caddcc	sim/frv/model.c	/^model_fr400_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_call	sim/frv/model.c	/^model_fr400_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_callil	sim/frv/model.c	/^model_fr400_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_calll	sim/frv/model.c	/^model_fr400_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cand	sim/frv/model.c	/^model_fr400_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_candcc	sim/frv/model.c	/^model_fr400_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ccalll	sim/frv/model.c	/^model_fr400_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckc	sim/frv/model.c	/^model_fr400_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckeq	sim/frv/model.c	/^model_fr400_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckge	sim/frv/model.c	/^model_fr400_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckgt	sim/frv/model.c	/^model_fr400_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckhi	sim/frv/model.c	/^model_fr400_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckle	sim/frv/model.c	/^model_fr400_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckls	sim/frv/model.c	/^model_fr400_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ccklt	sim/frv/model.c	/^model_fr400_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckn	sim/frv/model.c	/^model_fr400_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ccknc	sim/frv/model.c	/^model_fr400_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckne	sim/frv/model.c	/^model_fr400_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckno	sim/frv/model.c	/^model_fr400_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ccknv	sim/frv/model.c	/^model_fr400_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckp	sim/frv/model.c	/^model_fr400_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckra	sim/frv/model.c	/^model_fr400_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cckv	sim/frv/model.c	/^model_fr400_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfabss	sim/frv/model.c	/^model_fr400_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfadds	sim/frv/model.c	/^model_fr400_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckeq	sim/frv/model.c	/^model_fr400_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckge	sim/frv/model.c	/^model_fr400_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckgt	sim/frv/model.c	/^model_fr400_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckle	sim/frv/model.c	/^model_fr400_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfcklg	sim/frv/model.c	/^model_fr400_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfcklt	sim/frv/model.c	/^model_fr400_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckne	sim/frv/model.c	/^model_fr400_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckno	sim/frv/model.c	/^model_fr400_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfcko	sim/frv/model.c	/^model_fr400_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckra	sim/frv/model.c	/^model_fr400_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfcku	sim/frv/model.c	/^model_fr400_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckue	sim/frv/model.c	/^model_fr400_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckug	sim/frv/model.c	/^model_fr400_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckuge	sim/frv/model.c	/^model_fr400_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckul	sim/frv/model.c	/^model_fr400_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfckule	sim/frv/model.c	/^model_fr400_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfcmps	sim/frv/model.c	/^model_fr400_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfdivs	sim/frv/model.c	/^model_fr400_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfitos	sim/frv/model.c	/^model_fr400_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmadds	sim/frv/model.c	/^model_fr400_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmas	sim/frv/model.c	/^model_fr400_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmovs	sim/frv/model.c	/^model_fr400_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmss	sim/frv/model.c	/^model_fr400_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmsubs	sim/frv/model.c	/^model_fr400_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfmuls	sim/frv/model.c	/^model_fr400_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfnegs	sim/frv/model.c	/^model_fr400_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfsqrts	sim/frv/model.c	/^model_fr400_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfstoi	sim/frv/model.c	/^model_fr400_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cfsubs	sim/frv/model.c	/^model_fr400_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cjmpl	sim/frv/model.c	/^model_fr400_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckc	sim/frv/model.c	/^model_fr400_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckeq	sim/frv/model.c	/^model_fr400_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckge	sim/frv/model.c	/^model_fr400_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckgt	sim/frv/model.c	/^model_fr400_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckhi	sim/frv/model.c	/^model_fr400_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckle	sim/frv/model.c	/^model_fr400_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckls	sim/frv/model.c	/^model_fr400_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cklt	sim/frv/model.c	/^model_fr400_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckn	sim/frv/model.c	/^model_fr400_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cknc	sim/frv/model.c	/^model_fr400_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckne	sim/frv/model.c	/^model_fr400_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckno	sim/frv/model.c	/^model_fr400_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cknv	sim/frv/model.c	/^model_fr400_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckp	sim/frv/model.c	/^model_fr400_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckra	sim/frv/model.c	/^model_fr400_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ckv	sim/frv/model.c	/^model_fr400_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cld	sim/frv/model.c	/^model_fr400_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldbf	sim/frv/model.c	/^model_fr400_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldbfu	sim/frv/model.c	/^model_fr400_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldd	sim/frv/model.c	/^model_fr400_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clddf	sim/frv/model.c	/^model_fr400_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clddfu	sim/frv/model.c	/^model_fr400_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clddu	sim/frv/model.c	/^model_fr400_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldf	sim/frv/model.c	/^model_fr400_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldfu	sim/frv/model.c	/^model_fr400_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldhf	sim/frv/model.c	/^model_fr400_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldhfu	sim/frv/model.c	/^model_fr400_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldq	sim/frv/model.c	/^model_fr400_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldqu	sim/frv/model.c	/^model_fr400_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldsb	sim/frv/model.c	/^model_fr400_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldsbu	sim/frv/model.c	/^model_fr400_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldsh	sim/frv/model.c	/^model_fr400_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldshu	sim/frv/model.c	/^model_fr400_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldu	sim/frv/model.c	/^model_fr400_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldub	sim/frv/model.c	/^model_fr400_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cldubu	sim/frv/model.c	/^model_fr400_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clduh	sim/frv/model.c	/^model_fr400_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clduhu	sim/frv/model.c	/^model_fr400_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clrfa	sim/frv/model.c	/^model_fr400_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clrfr	sim/frv/model.c	/^model_fr400_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clrga	sim/frv/model.c	/^model_fr400_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_clrgr	sim/frv/model.c	/^model_fr400_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmaddhss	sim/frv/model.c	/^model_fr400_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmaddhus	sim/frv/model.c	/^model_fr400_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmand	sim/frv/model.c	/^model_fr400_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmbtoh	sim/frv/model.c	/^model_fr400_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmbtohe	sim/frv/model.c	/^model_fr400_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmcpxis	sim/frv/model.c	/^model_fr400_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmcpxiu	sim/frv/model.c	/^model_fr400_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmcpxrs	sim/frv/model.c	/^model_fr400_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmcpxru	sim/frv/model.c	/^model_fr400_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmexpdhd	sim/frv/model.c	/^model_fr400_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmexpdhw	sim/frv/model.c	/^model_fr400_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmhtob	sim/frv/model.c	/^model_fr400_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmmachs	sim/frv/model.c	/^model_fr400_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmmachu	sim/frv/model.c	/^model_fr400_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmmulhs	sim/frv/model.c	/^model_fr400_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmmulhu	sim/frv/model.c	/^model_fr400_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmnot	sim/frv/model.c	/^model_fr400_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmor	sim/frv/model.c	/^model_fr400_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmovfg	sim/frv/model.c	/^model_fr400_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmovfgd	sim/frv/model.c	/^model_fr400_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmovgf	sim/frv/model.c	/^model_fr400_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmovgfd	sim/frv/model.c	/^model_fr400_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmpb	sim/frv/model.c	/^model_fr400_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmpba	sim/frv/model.c	/^model_fr400_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqaddhss	sim/frv/model.c	/^model_fr400_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqaddhus	sim/frv/model.c	/^model_fr400_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqmachs	sim/frv/model.c	/^model_fr400_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqmachu	sim/frv/model.c	/^model_fr400_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqmulhs	sim/frv/model.c	/^model_fr400_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqmulhu	sim/frv/model.c	/^model_fr400_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqsubhss	sim/frv/model.c	/^model_fr400_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmqsubhus	sim/frv/model.c	/^model_fr400_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmsubhss	sim/frv/model.c	/^model_fr400_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmsubhus	sim/frv/model.c	/^model_fr400_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cmxor	sim/frv/model.c	/^model_fr400_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cnot	sim/frv/model.c	/^model_fr400_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_commitfa	sim/frv/model.c	/^model_fr400_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_commitfr	sim/frv/model.c	/^model_fr400_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_commitga	sim/frv/model.c	/^model_fr400_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_commitgr	sim/frv/model.c	/^model_fr400_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cop1	sim/frv/model.c	/^model_fr400_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cop2	sim/frv/model.c	/^model_fr400_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cor	sim/frv/model.c	/^model_fr400_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_corcc	sim/frv/model.c	/^model_fr400_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cscan	sim/frv/model.c	/^model_fr400_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csdiv	sim/frv/model.c	/^model_fr400_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csll	sim/frv/model.c	/^model_fr400_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csllcc	sim/frv/model.c	/^model_fr400_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csmul	sim/frv/model.c	/^model_fr400_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csmulcc	sim/frv/model.c	/^model_fr400_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csra	sim/frv/model.c	/^model_fr400_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csracc	sim/frv/model.c	/^model_fr400_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csrl	sim/frv/model.c	/^model_fr400_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csrlcc	sim/frv/model.c	/^model_fr400_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cst	sim/frv/model.c	/^model_fr400_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstb	sim/frv/model.c	/^model_fr400_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstbf	sim/frv/model.c	/^model_fr400_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstbfu	sim/frv/model.c	/^model_fr400_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstbu	sim/frv/model.c	/^model_fr400_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstd	sim/frv/model.c	/^model_fr400_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstdf	sim/frv/model.c	/^model_fr400_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstdfu	sim/frv/model.c	/^model_fr400_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstdu	sim/frv/model.c	/^model_fr400_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstf	sim/frv/model.c	/^model_fr400_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstfu	sim/frv/model.c	/^model_fr400_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csth	sim/frv/model.c	/^model_fr400_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csthf	sim/frv/model.c	/^model_fr400_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csthfu	sim/frv/model.c	/^model_fr400_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csthu	sim/frv/model.c	/^model_fr400_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstq	sim/frv/model.c	/^model_fr400_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cstu	sim/frv/model.c	/^model_fr400_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csub	sim/frv/model.c	/^model_fr400_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_csubcc	sim/frv/model.c	/^model_fr400_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cswap	sim/frv/model.c	/^model_fr400_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cudiv	sim/frv/model.c	/^model_fr400_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cxor	sim/frv/model.c	/^model_fr400_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_cxorcc	sim/frv/model.c	/^model_fr400_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dcef	sim/frv/model.c	/^model_fr400_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dcei	sim/frv/model.c	/^model_fr400_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dcf	sim/frv/model.c	/^model_fr400_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dci	sim/frv/model.c	/^model_fr400_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dcpl	sim/frv/model.c	/^model_fr400_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dcul	sim/frv/model.c	/^model_fr400_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_dtlbi	sim/frv/model.c	/^model_fr400_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fabsd	sim/frv/model.c	/^model_fr400_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fabss	sim/frv/model.c	/^model_fr400_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_faddd	sim/frv/model.c	/^model_fr400_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fadds	sim/frv/model.c	/^model_fr400_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbeq	sim/frv/model.c	/^model_fr400_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbeqlr	sim/frv/model.c	/^model_fr400_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbge	sim/frv/model.c	/^model_fr400_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbgelr	sim/frv/model.c	/^model_fr400_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbgt	sim/frv/model.c	/^model_fr400_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbgtlr	sim/frv/model.c	/^model_fr400_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fble	sim/frv/model.c	/^model_fr400_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fblelr	sim/frv/model.c	/^model_fr400_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fblg	sim/frv/model.c	/^model_fr400_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fblglr	sim/frv/model.c	/^model_fr400_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fblt	sim/frv/model.c	/^model_fr400_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbltlr	sim/frv/model.c	/^model_fr400_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbne	sim/frv/model.c	/^model_fr400_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbnelr	sim/frv/model.c	/^model_fr400_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbno	sim/frv/model.c	/^model_fr400_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbnolr	sim/frv/model.c	/^model_fr400_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbo	sim/frv/model.c	/^model_fr400_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbolr	sim/frv/model.c	/^model_fr400_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbra	sim/frv/model.c	/^model_fr400_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbralr	sim/frv/model.c	/^model_fr400_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbu	sim/frv/model.c	/^model_fr400_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbue	sim/frv/model.c	/^model_fr400_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbuelr	sim/frv/model.c	/^model_fr400_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbug	sim/frv/model.c	/^model_fr400_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbuge	sim/frv/model.c	/^model_fr400_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbugelr	sim/frv/model.c	/^model_fr400_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbuglr	sim/frv/model.c	/^model_fr400_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbul	sim/frv/model.c	/^model_fr400_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbule	sim/frv/model.c	/^model_fr400_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbulelr	sim/frv/model.c	/^model_fr400_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbullr	sim/frv/model.c	/^model_fr400_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fbulr	sim/frv/model.c	/^model_fr400_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbeqlr	sim/frv/model.c	/^model_fr400_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbgelr	sim/frv/model.c	/^model_fr400_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbgtlr	sim/frv/model.c	/^model_fr400_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcblelr	sim/frv/model.c	/^model_fr400_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcblglr	sim/frv/model.c	/^model_fr400_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbltlr	sim/frv/model.c	/^model_fr400_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbnelr	sim/frv/model.c	/^model_fr400_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbnolr	sim/frv/model.c	/^model_fr400_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbolr	sim/frv/model.c	/^model_fr400_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbralr	sim/frv/model.c	/^model_fr400_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbuelr	sim/frv/model.c	/^model_fr400_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbugelr	sim/frv/model.c	/^model_fr400_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbuglr	sim/frv/model.c	/^model_fr400_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbulelr	sim/frv/model.c	/^model_fr400_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbullr	sim/frv/model.c	/^model_fr400_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcbulr	sim/frv/model.c	/^model_fr400_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckeq	sim/frv/model.c	/^model_fr400_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckge	sim/frv/model.c	/^model_fr400_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckgt	sim/frv/model.c	/^model_fr400_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckle	sim/frv/model.c	/^model_fr400_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcklg	sim/frv/model.c	/^model_fr400_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcklt	sim/frv/model.c	/^model_fr400_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckne	sim/frv/model.c	/^model_fr400_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckno	sim/frv/model.c	/^model_fr400_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcko	sim/frv/model.c	/^model_fr400_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckra	sim/frv/model.c	/^model_fr400_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcku	sim/frv/model.c	/^model_fr400_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckue	sim/frv/model.c	/^model_fr400_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckug	sim/frv/model.c	/^model_fr400_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckuge	sim/frv/model.c	/^model_fr400_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckul	sim/frv/model.c	/^model_fr400_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fckule	sim/frv/model.c	/^model_fr400_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcmpd	sim/frv/model.c	/^model_fr400_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fcmps	sim/frv/model.c	/^model_fr400_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdabss	sim/frv/model.c	/^model_fr400_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdadds	sim/frv/model.c	/^model_fr400_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdcmps	sim/frv/model.c	/^model_fr400_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fddivs	sim/frv/model.c	/^model_fr400_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fditos	sim/frv/model.c	/^model_fr400_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdivd	sim/frv/model.c	/^model_fr400_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdivs	sim/frv/model.c	/^model_fr400_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmadds	sim/frv/model.c	/^model_fr400_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmas	sim/frv/model.c	/^model_fr400_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmovs	sim/frv/model.c	/^model_fr400_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmss	sim/frv/model.c	/^model_fr400_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmulcs	sim/frv/model.c	/^model_fr400_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdmuls	sim/frv/model.c	/^model_fr400_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdnegs	sim/frv/model.c	/^model_fr400_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdsads	sim/frv/model.c	/^model_fr400_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdsqrts	sim/frv/model.c	/^model_fr400_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdstoi	sim/frv/model.c	/^model_fr400_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdsubs	sim/frv/model.c	/^model_fr400_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fdtoi	sim/frv/model.c	/^model_fr400_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fitod	sim/frv/model.c	/^model_fr400_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fitos	sim/frv/model.c	/^model_fr400_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmad	sim/frv/model.c	/^model_fr400_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmaddd	sim/frv/model.c	/^model_fr400_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmadds	sim/frv/model.c	/^model_fr400_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmas	sim/frv/model.c	/^model_fr400_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmovd	sim/frv/model.c	/^model_fr400_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmovs	sim/frv/model.c	/^model_fr400_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmsd	sim/frv/model.c	/^model_fr400_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmss	sim/frv/model.c	/^model_fr400_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmsubd	sim/frv/model.c	/^model_fr400_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmsubs	sim/frv/model.c	/^model_fr400_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmuld	sim/frv/model.c	/^model_fr400_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fmuls	sim/frv/model.c	/^model_fr400_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fnegd	sim/frv/model.c	/^model_fr400_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fnegs	sim/frv/model.c	/^model_fr400_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fnop	sim/frv/model.c	/^model_fr400_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fsqrtd	sim/frv/model.c	/^model_fr400_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fsqrts	sim/frv/model.c	/^model_fr400_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fstoi	sim/frv/model.c	/^model_fr400_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fsubd	sim/frv/model.c	/^model_fr400_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fsubs	sim/frv/model.c	/^model_fr400_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fteq	sim/frv/model.c	/^model_fr400_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftge	sim/frv/model.c	/^model_fr400_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftgt	sim/frv/model.c	/^model_fr400_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftieq	sim/frv/model.c	/^model_fr400_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftige	sim/frv/model.c	/^model_fr400_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftigt	sim/frv/model.c	/^model_fr400_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftile	sim/frv/model.c	/^model_fr400_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftilg	sim/frv/model.c	/^model_fr400_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftilt	sim/frv/model.c	/^model_fr400_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftine	sim/frv/model.c	/^model_fr400_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftino	sim/frv/model.c	/^model_fr400_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftio	sim/frv/model.c	/^model_fr400_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftira	sim/frv/model.c	/^model_fr400_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiu	sim/frv/model.c	/^model_fr400_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiue	sim/frv/model.c	/^model_fr400_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiug	sim/frv/model.c	/^model_fr400_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiuge	sim/frv/model.c	/^model_fr400_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiul	sim/frv/model.c	/^model_fr400_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftiule	sim/frv/model.c	/^model_fr400_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftle	sim/frv/model.c	/^model_fr400_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftlg	sim/frv/model.c	/^model_fr400_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftlt	sim/frv/model.c	/^model_fr400_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftne	sim/frv/model.c	/^model_fr400_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftno	sim/frv/model.c	/^model_fr400_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_fto	sim/frv/model.c	/^model_fr400_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftra	sim/frv/model.c	/^model_fr400_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftu	sim/frv/model.c	/^model_fr400_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftue	sim/frv/model.c	/^model_fr400_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftug	sim/frv/model.c	/^model_fr400_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftuge	sim/frv/model.c	/^model_fr400_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftul	sim/frv/model.c	/^model_fr400_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ftule	sim/frv/model.c	/^model_fr400_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_icei	sim/frv/model.c	/^model_fr400_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ici	sim/frv/model.c	/^model_fr400_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_icpl	sim/frv/model.c	/^model_fr400_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_icul	sim/frv/model.c	/^model_fr400_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_itlbi	sim/frv/model.c	/^model_fr400_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_jmpil	sim/frv/model.c	/^model_fr400_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_jmpl	sim/frv/model.c	/^model_fr400_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ld	sim/frv/model.c	/^model_fr400_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldbf	sim/frv/model.c	/^model_fr400_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldbfi	sim/frv/model.c	/^model_fr400_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldbfu	sim/frv/model.c	/^model_fr400_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldc	sim/frv/model.c	/^model_fr400_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldcu	sim/frv/model.c	/^model_fr400_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldd	sim/frv/model.c	/^model_fr400_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddc	sim/frv/model.c	/^model_fr400_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddcu	sim/frv/model.c	/^model_fr400_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddf	sim/frv/model.c	/^model_fr400_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddfi	sim/frv/model.c	/^model_fr400_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddfu	sim/frv/model.c	/^model_fr400_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddi	sim/frv/model.c	/^model_fr400_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lddu	sim/frv/model.c	/^model_fr400_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldf	sim/frv/model.c	/^model_fr400_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldfi	sim/frv/model.c	/^model_fr400_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldfu	sim/frv/model.c	/^model_fr400_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldhf	sim/frv/model.c	/^model_fr400_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldhfi	sim/frv/model.c	/^model_fr400_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldhfu	sim/frv/model.c	/^model_fr400_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldi	sim/frv/model.c	/^model_fr400_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldq	sim/frv/model.c	/^model_fr400_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqc	sim/frv/model.c	/^model_fr400_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqcu	sim/frv/model.c	/^model_fr400_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqf	sim/frv/model.c	/^model_fr400_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqfi	sim/frv/model.c	/^model_fr400_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqfu	sim/frv/model.c	/^model_fr400_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqi	sim/frv/model.c	/^model_fr400_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldqu	sim/frv/model.c	/^model_fr400_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldsb	sim/frv/model.c	/^model_fr400_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldsbi	sim/frv/model.c	/^model_fr400_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldsbu	sim/frv/model.c	/^model_fr400_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldsh	sim/frv/model.c	/^model_fr400_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldshi	sim/frv/model.c	/^model_fr400_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldshu	sim/frv/model.c	/^model_fr400_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldu	sim/frv/model.c	/^model_fr400_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldub	sim/frv/model.c	/^model_fr400_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldubi	sim/frv/model.c	/^model_fr400_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ldubu	sim/frv/model.c	/^model_fr400_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lduh	sim/frv/model.c	/^model_fr400_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lduhi	sim/frv/model.c	/^model_fr400_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lduhu	sim/frv/model.c	/^model_fr400_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lrad	sim/frv/model.c	/^model_fr400_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_lrai	sim/frv/model.c	/^model_fr400_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mabshs	sim/frv/model.c	/^model_fr400_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_maddaccs	sim/frv/model.c	/^model_fr400_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_maddhss	sim/frv/model.c	/^model_fr400_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_maddhus	sim/frv/model.c	/^model_fr400_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mand	sim/frv/model.c	/^model_fr400_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_masaccs	sim/frv/model.c	/^model_fr400_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_maveh	sim/frv/model.c	/^model_fr400_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mbtoh	sim/frv/model.c	/^model_fr400_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mbtohe	sim/frv/model.c	/^model_fr400_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mclracc_0	sim/frv/model.c	/^model_fr400_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mclracc_1	sim/frv/model.c	/^model_fr400_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcmpsh	sim/frv/model.c	/^model_fr400_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcmpuh	sim/frv/model.c	/^model_fr400_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcop1	sim/frv/model.c	/^model_fr400_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcop2	sim/frv/model.c	/^model_fr400_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcplhi	sim/frv/model.c	/^model_fr400_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcpli	sim/frv/model.c	/^model_fr400_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcpxis	sim/frv/model.c	/^model_fr400_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcpxiu	sim/frv/model.c	/^model_fr400_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcpxrs	sim/frv/model.c	/^model_fr400_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcpxru	sim/frv/model.c	/^model_fr400_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcut	sim/frv/model.c	/^model_fr400_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcuti	sim/frv/model.c	/^model_fr400_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcutss	sim/frv/model.c	/^model_fr400_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mcutssi	sim/frv/model.c	/^model_fr400_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdaddaccs	sim/frv/model.c	/^model_fr400_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdasaccs	sim/frv/model.c	/^model_fr400_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdcutssi	sim/frv/model.c	/^model_fr400_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdpackh	sim/frv/model.c	/^model_fr400_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdrotli	sim/frv/model.c	/^model_fr400_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdsubaccs	sim/frv/model.c	/^model_fr400_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mdunpackh	sim/frv/model.c	/^model_fr400_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_membar	sim/frv/model.c	/^model_fr400_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mexpdhd	sim/frv/model.c	/^model_fr400_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mexpdhw	sim/frv/model.c	/^model_fr400_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhdseth	sim/frv/model.c	/^model_fr400_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhdsets	sim/frv/model.c	/^model_fr400_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhsethih	sim/frv/model.c	/^model_fr400_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhsethis	sim/frv/model.c	/^model_fr400_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhsetloh	sim/frv/model.c	/^model_fr400_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhsetlos	sim/frv/model.c	/^model_fr400_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mhtob	sim/frv/model.c	/^model_fr400_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmachs	sim/frv/model.c	/^model_fr400_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmachu	sim/frv/model.c	/^model_fr400_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmrdhs	sim/frv/model.c	/^model_fr400_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmrdhu	sim/frv/model.c	/^model_fr400_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmulhs	sim/frv/model.c	/^model_fr400_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmulhu	sim/frv/model.c	/^model_fr400_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmulxhs	sim/frv/model.c	/^model_fr400_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mmulxhu	sim/frv/model.c	/^model_fr400_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mnop	sim/frv/model.c	/^model_fr400_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mnot	sim/frv/model.c	/^model_fr400_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mor	sim/frv/model.c	/^model_fr400_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movfg	sim/frv/model.c	/^model_fr400_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movfgd	sim/frv/model.c	/^model_fr400_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movfgq	sim/frv/model.c	/^model_fr400_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movgf	sim/frv/model.c	/^model_fr400_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movgfd	sim/frv/model.c	/^model_fr400_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movgfq	sim/frv/model.c	/^model_fr400_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movgs	sim/frv/model.c	/^model_fr400_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_movsg	sim/frv/model.c	/^model_fr400_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mpackh	sim/frv/model.c	/^model_fr400_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqaddhss	sim/frv/model.c	/^model_fr400_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqaddhus	sim/frv/model.c	/^model_fr400_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqcpxis	sim/frv/model.c	/^model_fr400_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqcpxiu	sim/frv/model.c	/^model_fr400_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqcpxrs	sim/frv/model.c	/^model_fr400_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqcpxru	sim/frv/model.c	/^model_fr400_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqlclrhs	sim/frv/model.c	/^model_fr400_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqlmths	sim/frv/model.c	/^model_fr400_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmachs	sim/frv/model.c	/^model_fr400_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmachu	sim/frv/model.c	/^model_fr400_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmacxhs	sim/frv/model.c	/^model_fr400_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmulhs	sim/frv/model.c	/^model_fr400_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmulhu	sim/frv/model.c	/^model_fr400_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmulxhs	sim/frv/model.c	/^model_fr400_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqmulxhu	sim/frv/model.c	/^model_fr400_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqsaths	sim/frv/model.c	/^model_fr400_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqsllhi	sim/frv/model.c	/^model_fr400_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqsrahi	sim/frv/model.c	/^model_fr400_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqsubhss	sim/frv/model.c	/^model_fr400_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqsubhus	sim/frv/model.c	/^model_fr400_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqxmachs	sim/frv/model.c	/^model_fr400_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mqxmacxhs	sim/frv/model.c	/^model_fr400_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mrdacc	sim/frv/model.c	/^model_fr400_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mrdaccg	sim/frv/model.c	/^model_fr400_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mrotli	sim/frv/model.c	/^model_fr400_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mrotri	sim/frv/model.c	/^model_fr400_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msaths	sim/frv/model.c	/^model_fr400_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msathu	sim/frv/model.c	/^model_fr400_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msllhi	sim/frv/model.c	/^model_fr400_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msrahi	sim/frv/model.c	/^model_fr400_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msrlhi	sim/frv/model.c	/^model_fr400_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msubaccs	sim/frv/model.c	/^model_fr400_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msubhss	sim/frv/model.c	/^model_fr400_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_msubhus	sim/frv/model.c	/^model_fr400_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mtrap	sim/frv/model.c	/^model_fr400_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_munpackh	sim/frv/model.c	/^model_fr400_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mwcut	sim/frv/model.c	/^model_fr400_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mwcuti	sim/frv/model.c	/^model_fr400_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mwtacc	sim/frv/model.c	/^model_fr400_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mwtaccg	sim/frv/model.c	/^model_fr400_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_mxor	sim/frv/model.c	/^model_fr400_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nandcr	sim/frv/model.c	/^model_fr400_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nandncr	sim/frv/model.c	/^model_fr400_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfadds	sim/frv/model.c	/^model_fr400_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdadds	sim/frv/model.c	/^model_fr400_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdcmps	sim/frv/model.c	/^model_fr400_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfddivs	sim/frv/model.c	/^model_fr400_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfditos	sim/frv/model.c	/^model_fr400_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdivs	sim/frv/model.c	/^model_fr400_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdmadds	sim/frv/model.c	/^model_fr400_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdmas	sim/frv/model.c	/^model_fr400_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdmss	sim/frv/model.c	/^model_fr400_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdmulcs	sim/frv/model.c	/^model_fr400_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdmuls	sim/frv/model.c	/^model_fr400_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdsads	sim/frv/model.c	/^model_fr400_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdsqrts	sim/frv/model.c	/^model_fr400_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdstoi	sim/frv/model.c	/^model_fr400_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfdsubs	sim/frv/model.c	/^model_fr400_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfitos	sim/frv/model.c	/^model_fr400_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfmadds	sim/frv/model.c	/^model_fr400_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfmas	sim/frv/model.c	/^model_fr400_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfmss	sim/frv/model.c	/^model_fr400_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfmsubs	sim/frv/model.c	/^model_fr400_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfmuls	sim/frv/model.c	/^model_fr400_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfsqrts	sim/frv/model.c	/^model_fr400_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfstoi	sim/frv/model.c	/^model_fr400_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nfsubs	sim/frv/model.c	/^model_fr400_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nld	sim/frv/model.c	/^model_fr400_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldbf	sim/frv/model.c	/^model_fr400_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldbfi	sim/frv/model.c	/^model_fr400_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldbfu	sim/frv/model.c	/^model_fr400_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldd	sim/frv/model.c	/^model_fr400_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlddf	sim/frv/model.c	/^model_fr400_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlddfi	sim/frv/model.c	/^model_fr400_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlddfu	sim/frv/model.c	/^model_fr400_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlddi	sim/frv/model.c	/^model_fr400_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlddu	sim/frv/model.c	/^model_fr400_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldf	sim/frv/model.c	/^model_fr400_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldfi	sim/frv/model.c	/^model_fr400_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldfu	sim/frv/model.c	/^model_fr400_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldhf	sim/frv/model.c	/^model_fr400_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldhfi	sim/frv/model.c	/^model_fr400_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldhfu	sim/frv/model.c	/^model_fr400_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldi	sim/frv/model.c	/^model_fr400_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldq	sim/frv/model.c	/^model_fr400_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldqf	sim/frv/model.c	/^model_fr400_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldqfi	sim/frv/model.c	/^model_fr400_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldqfu	sim/frv/model.c	/^model_fr400_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldqu	sim/frv/model.c	/^model_fr400_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldsb	sim/frv/model.c	/^model_fr400_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldsbi	sim/frv/model.c	/^model_fr400_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldsbu	sim/frv/model.c	/^model_fr400_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldsh	sim/frv/model.c	/^model_fr400_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldshi	sim/frv/model.c	/^model_fr400_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldshu	sim/frv/model.c	/^model_fr400_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldu	sim/frv/model.c	/^model_fr400_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldub	sim/frv/model.c	/^model_fr400_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldubi	sim/frv/model.c	/^model_fr400_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nldubu	sim/frv/model.c	/^model_fr400_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlduh	sim/frv/model.c	/^model_fr400_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlduhi	sim/frv/model.c	/^model_fr400_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nlduhu	sim/frv/model.c	/^model_fr400_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_norcr	sim/frv/model.c	/^model_fr400_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_norncr	sim/frv/model.c	/^model_fr400_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_not	sim/frv/model.c	/^model_fr400_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_notcr	sim/frv/model.c	/^model_fr400_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nsdiv	sim/frv/model.c	/^model_fr400_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nsdivi	sim/frv/model.c	/^model_fr400_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nudiv	sim/frv/model.c	/^model_fr400_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_nudivi	sim/frv/model.c	/^model_fr400_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_or	sim/frv/model.c	/^model_fr400_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_orcc	sim/frv/model.c	/^model_fr400_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_orcr	sim/frv/model.c	/^model_fr400_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_ori	sim/frv/model.c	/^model_fr400_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_oricc	sim/frv/model.c	/^model_fr400_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_orncr	sim/frv/model.c	/^model_fr400_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_rei	sim/frv/model.c	/^model_fr400_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_rett	sim/frv/model.c	/^model_fr400_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_scan	sim/frv/model.c	/^model_fr400_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_scani	sim/frv/model.c	/^model_fr400_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_scutss	sim/frv/model.c	/^model_fr400_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sdiv	sim/frv/model.c	/^model_fr400_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sdivi	sim/frv/model.c	/^model_fr400_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sethi	sim/frv/model.c	/^model_fr400_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_setlo	sim/frv/model.c	/^model_fr400_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_setlos	sim/frv/model.c	/^model_fr400_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_slass	sim/frv/model.c	/^model_fr400_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sll	sim/frv/model.c	/^model_fr400_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sllcc	sim/frv/model.c	/^model_fr400_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_slli	sim/frv/model.c	/^model_fr400_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sllicc	sim/frv/model.c	/^model_fr400_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smass	sim/frv/model.c	/^model_fr400_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smsss	sim/frv/model.c	/^model_fr400_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smu	sim/frv/model.c	/^model_fr400_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smul	sim/frv/model.c	/^model_fr400_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smulcc	sim/frv/model.c	/^model_fr400_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smuli	sim/frv/model.c	/^model_fr400_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_smulicc	sim/frv/model.c	/^model_fr400_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sra	sim/frv/model.c	/^model_fr400_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sracc	sim/frv/model.c	/^model_fr400_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_srai	sim/frv/model.c	/^model_fr400_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sraicc	sim/frv/model.c	/^model_fr400_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_srl	sim/frv/model.c	/^model_fr400_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_srlcc	sim/frv/model.c	/^model_fr400_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_srli	sim/frv/model.c	/^model_fr400_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_srlicc	sim/frv/model.c	/^model_fr400_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_st	sim/frv/model.c	/^model_fr400_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stb	sim/frv/model.c	/^model_fr400_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stbf	sim/frv/model.c	/^model_fr400_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stbfi	sim/frv/model.c	/^model_fr400_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stbfu	sim/frv/model.c	/^model_fr400_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stbi	sim/frv/model.c	/^model_fr400_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stbu	sim/frv/model.c	/^model_fr400_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stc	sim/frv/model.c	/^model_fr400_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stcu	sim/frv/model.c	/^model_fr400_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_std	sim/frv/model.c	/^model_fr400_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdc	sim/frv/model.c	/^model_fr400_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdcu	sim/frv/model.c	/^model_fr400_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdf	sim/frv/model.c	/^model_fr400_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdfi	sim/frv/model.c	/^model_fr400_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdfu	sim/frv/model.c	/^model_fr400_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdi	sim/frv/model.c	/^model_fr400_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stdu	sim/frv/model.c	/^model_fr400_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stf	sim/frv/model.c	/^model_fr400_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stfi	sim/frv/model.c	/^model_fr400_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stfu	sim/frv/model.c	/^model_fr400_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sth	sim/frv/model.c	/^model_fr400_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sthf	sim/frv/model.c	/^model_fr400_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sthfi	sim/frv/model.c	/^model_fr400_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sthfu	sim/frv/model.c	/^model_fr400_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sthi	sim/frv/model.c	/^model_fr400_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sthu	sim/frv/model.c	/^model_fr400_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sti	sim/frv/model.c	/^model_fr400_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stq	sim/frv/model.c	/^model_fr400_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqc	sim/frv/model.c	/^model_fr400_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqcu	sim/frv/model.c	/^model_fr400_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqf	sim/frv/model.c	/^model_fr400_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqfi	sim/frv/model.c	/^model_fr400_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqfu	sim/frv/model.c	/^model_fr400_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqi	sim/frv/model.c	/^model_fr400_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stqu	sim/frv/model.c	/^model_fr400_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_stu	sim/frv/model.c	/^model_fr400_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_sub	sim/frv/model.c	/^model_fr400_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subcc	sim/frv/model.c	/^model_fr400_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subi	sim/frv/model.c	/^model_fr400_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subicc	sim/frv/model.c	/^model_fr400_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subss	sim/frv/model.c	/^model_fr400_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subx	sim/frv/model.c	/^model_fr400_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subxcc	sim/frv/model.c	/^model_fr400_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subxi	sim/frv/model.c	/^model_fr400_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_subxicc	sim/frv/model.c	/^model_fr400_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_swap	sim/frv/model.c	/^model_fr400_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_swapi	sim/frv/model.c	/^model_fr400_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tc	sim/frv/model.c	/^model_fr400_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_teq	sim/frv/model.c	/^model_fr400_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tge	sim/frv/model.c	/^model_fr400_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tgt	sim/frv/model.c	/^model_fr400_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_thi	sim/frv/model.c	/^model_fr400_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tic	sim/frv/model.c	/^model_fr400_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tieq	sim/frv/model.c	/^model_fr400_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tige	sim/frv/model.c	/^model_fr400_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tigt	sim/frv/model.c	/^model_fr400_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tihi	sim/frv/model.c	/^model_fr400_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tile	sim/frv/model.c	/^model_fr400_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tils	sim/frv/model.c	/^model_fr400_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tilt	sim/frv/model.c	/^model_fr400_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tin	sim/frv/model.c	/^model_fr400_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tinc	sim/frv/model.c	/^model_fr400_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tine	sim/frv/model.c	/^model_fr400_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tino	sim/frv/model.c	/^model_fr400_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tinv	sim/frv/model.c	/^model_fr400_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tip	sim/frv/model.c	/^model_fr400_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tira	sim/frv/model.c	/^model_fr400_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tiv	sim/frv/model.c	/^model_fr400_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tlbpr	sim/frv/model.c	/^model_fr400_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tle	sim/frv/model.c	/^model_fr400_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tls	sim/frv/model.c	/^model_fr400_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tlt	sim/frv/model.c	/^model_fr400_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tn	sim/frv/model.c	/^model_fr400_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tnc	sim/frv/model.c	/^model_fr400_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tne	sim/frv/model.c	/^model_fr400_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tno	sim/frv/model.c	/^model_fr400_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tnv	sim/frv/model.c	/^model_fr400_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tp	sim/frv/model.c	/^model_fr400_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tra	sim/frv/model.c	/^model_fr400_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_tv	sim/frv/model.c	/^model_fr400_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_udiv	sim/frv/model.c	/^model_fr400_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_udivi	sim/frv/model.c	/^model_fr400_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_umul	sim/frv/model.c	/^model_fr400_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_umulcc	sim/frv/model.c	/^model_fr400_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_umuli	sim/frv/model.c	/^model_fr400_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_umulicc	sim/frv/model.c	/^model_fr400_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_wdtlb	sim/frv/model.c	/^model_fr400_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_witlb	sim/frv/model.c	/^model_fr400_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_xor	sim/frv/model.c	/^model_fr400_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_xorcc	sim/frv/model.c	/^model_fr400_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_xorcr	sim/frv/model.c	/^model_fr400_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_xori	sim/frv/model.c	/^model_fr400_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr400_xoricc	sim/frv/model.c	/^model_fr400_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_add	sim/frv/model.c	/^model_fr450_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addcc	sim/frv/model.c	/^model_fr450_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addi	sim/frv/model.c	/^model_fr450_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addicc	sim/frv/model.c	/^model_fr450_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addss	sim/frv/model.c	/^model_fr450_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addx	sim/frv/model.c	/^model_fr450_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addxcc	sim/frv/model.c	/^model_fr450_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addxi	sim/frv/model.c	/^model_fr450_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_addxicc	sim/frv/model.c	/^model_fr450_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_and	sim/frv/model.c	/^model_fr450_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_andcc	sim/frv/model.c	/^model_fr450_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_andcr	sim/frv/model.c	/^model_fr450_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_andi	sim/frv/model.c	/^model_fr450_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_andicc	sim/frv/model.c	/^model_fr450_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_andncr	sim/frv/model.c	/^model_fr450_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bar	sim/frv/model.c	/^model_fr450_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bc	sim/frv/model.c	/^model_fr450_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcclr	sim/frv/model.c	/^model_fr450_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bceqlr	sim/frv/model.c	/^model_fr450_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcgelr	sim/frv/model.c	/^model_fr450_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcgtlr	sim/frv/model.c	/^model_fr450_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bchilr	sim/frv/model.c	/^model_fr450_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bclelr	sim/frv/model.c	/^model_fr450_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bclr	sim/frv/model.c	/^model_fr450_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bclslr	sim/frv/model.c	/^model_fr450_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcltlr	sim/frv/model.c	/^model_fr450_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcnclr	sim/frv/model.c	/^model_fr450_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcnelr	sim/frv/model.c	/^model_fr450_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcnlr	sim/frv/model.c	/^model_fr450_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcnolr	sim/frv/model.c	/^model_fr450_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcnvlr	sim/frv/model.c	/^model_fr450_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcplr	sim/frv/model.c	/^model_fr450_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcralr	sim/frv/model.c	/^model_fr450_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bctrlr	sim/frv/model.c	/^model_fr450_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bcvlr	sim/frv/model.c	/^model_fr450_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_beq	sim/frv/model.c	/^model_fr450_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_beqlr	sim/frv/model.c	/^model_fr450_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bge	sim/frv/model.c	/^model_fr450_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bgelr	sim/frv/model.c	/^model_fr450_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bgt	sim/frv/model.c	/^model_fr450_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bgtlr	sim/frv/model.c	/^model_fr450_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bhi	sim/frv/model.c	/^model_fr450_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bhilr	sim/frv/model.c	/^model_fr450_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ble	sim/frv/model.c	/^model_fr450_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_blelr	sim/frv/model.c	/^model_fr450_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bls	sim/frv/model.c	/^model_fr450_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_blslr	sim/frv/model.c	/^model_fr450_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_blt	sim/frv/model.c	/^model_fr450_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bltlr	sim/frv/model.c	/^model_fr450_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bn	sim/frv/model.c	/^model_fr450_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnc	sim/frv/model.c	/^model_fr450_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnclr	sim/frv/model.c	/^model_fr450_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bne	sim/frv/model.c	/^model_fr450_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnelr	sim/frv/model.c	/^model_fr450_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnlr	sim/frv/model.c	/^model_fr450_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bno	sim/frv/model.c	/^model_fr450_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnolr	sim/frv/model.c	/^model_fr450_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnv	sim/frv/model.c	/^model_fr450_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bnvlr	sim/frv/model.c	/^model_fr450_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bp	sim/frv/model.c	/^model_fr450_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bplr	sim/frv/model.c	/^model_fr450_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bra	sim/frv/model.c	/^model_fr450_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bralr	sim/frv/model.c	/^model_fr450_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_break	sim/frv/model.c	/^model_fr450_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bv	sim/frv/model.c	/^model_fr450_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_bvlr	sim/frv/model.c	/^model_fr450_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cadd	sim/frv/model.c	/^model_fr450_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_caddcc	sim/frv/model.c	/^model_fr450_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_call	sim/frv/model.c	/^model_fr450_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_callil	sim/frv/model.c	/^model_fr450_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_calll	sim/frv/model.c	/^model_fr450_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cand	sim/frv/model.c	/^model_fr450_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_candcc	sim/frv/model.c	/^model_fr450_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ccalll	sim/frv/model.c	/^model_fr450_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckc	sim/frv/model.c	/^model_fr450_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckeq	sim/frv/model.c	/^model_fr450_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckge	sim/frv/model.c	/^model_fr450_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckgt	sim/frv/model.c	/^model_fr450_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckhi	sim/frv/model.c	/^model_fr450_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckle	sim/frv/model.c	/^model_fr450_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckls	sim/frv/model.c	/^model_fr450_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ccklt	sim/frv/model.c	/^model_fr450_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckn	sim/frv/model.c	/^model_fr450_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ccknc	sim/frv/model.c	/^model_fr450_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckne	sim/frv/model.c	/^model_fr450_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckno	sim/frv/model.c	/^model_fr450_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ccknv	sim/frv/model.c	/^model_fr450_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckp	sim/frv/model.c	/^model_fr450_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckra	sim/frv/model.c	/^model_fr450_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cckv	sim/frv/model.c	/^model_fr450_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfabss	sim/frv/model.c	/^model_fr450_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfadds	sim/frv/model.c	/^model_fr450_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckeq	sim/frv/model.c	/^model_fr450_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckge	sim/frv/model.c	/^model_fr450_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckgt	sim/frv/model.c	/^model_fr450_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckle	sim/frv/model.c	/^model_fr450_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfcklg	sim/frv/model.c	/^model_fr450_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfcklt	sim/frv/model.c	/^model_fr450_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckne	sim/frv/model.c	/^model_fr450_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckno	sim/frv/model.c	/^model_fr450_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfcko	sim/frv/model.c	/^model_fr450_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckra	sim/frv/model.c	/^model_fr450_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfcku	sim/frv/model.c	/^model_fr450_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckue	sim/frv/model.c	/^model_fr450_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckug	sim/frv/model.c	/^model_fr450_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckuge	sim/frv/model.c	/^model_fr450_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckul	sim/frv/model.c	/^model_fr450_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfckule	sim/frv/model.c	/^model_fr450_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfcmps	sim/frv/model.c	/^model_fr450_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfdivs	sim/frv/model.c	/^model_fr450_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfitos	sim/frv/model.c	/^model_fr450_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmadds	sim/frv/model.c	/^model_fr450_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmas	sim/frv/model.c	/^model_fr450_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmovs	sim/frv/model.c	/^model_fr450_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmss	sim/frv/model.c	/^model_fr450_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmsubs	sim/frv/model.c	/^model_fr450_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfmuls	sim/frv/model.c	/^model_fr450_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfnegs	sim/frv/model.c	/^model_fr450_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfsqrts	sim/frv/model.c	/^model_fr450_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfstoi	sim/frv/model.c	/^model_fr450_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cfsubs	sim/frv/model.c	/^model_fr450_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cjmpl	sim/frv/model.c	/^model_fr450_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckc	sim/frv/model.c	/^model_fr450_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckeq	sim/frv/model.c	/^model_fr450_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckge	sim/frv/model.c	/^model_fr450_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckgt	sim/frv/model.c	/^model_fr450_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckhi	sim/frv/model.c	/^model_fr450_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckle	sim/frv/model.c	/^model_fr450_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckls	sim/frv/model.c	/^model_fr450_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cklt	sim/frv/model.c	/^model_fr450_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckn	sim/frv/model.c	/^model_fr450_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cknc	sim/frv/model.c	/^model_fr450_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckne	sim/frv/model.c	/^model_fr450_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckno	sim/frv/model.c	/^model_fr450_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cknv	sim/frv/model.c	/^model_fr450_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckp	sim/frv/model.c	/^model_fr450_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckra	sim/frv/model.c	/^model_fr450_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ckv	sim/frv/model.c	/^model_fr450_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cld	sim/frv/model.c	/^model_fr450_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldbf	sim/frv/model.c	/^model_fr450_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldbfu	sim/frv/model.c	/^model_fr450_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldd	sim/frv/model.c	/^model_fr450_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clddf	sim/frv/model.c	/^model_fr450_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clddfu	sim/frv/model.c	/^model_fr450_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clddu	sim/frv/model.c	/^model_fr450_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldf	sim/frv/model.c	/^model_fr450_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldfu	sim/frv/model.c	/^model_fr450_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldhf	sim/frv/model.c	/^model_fr450_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldhfu	sim/frv/model.c	/^model_fr450_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldq	sim/frv/model.c	/^model_fr450_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldqu	sim/frv/model.c	/^model_fr450_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldsb	sim/frv/model.c	/^model_fr450_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldsbu	sim/frv/model.c	/^model_fr450_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldsh	sim/frv/model.c	/^model_fr450_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldshu	sim/frv/model.c	/^model_fr450_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldu	sim/frv/model.c	/^model_fr450_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldub	sim/frv/model.c	/^model_fr450_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cldubu	sim/frv/model.c	/^model_fr450_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clduh	sim/frv/model.c	/^model_fr450_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clduhu	sim/frv/model.c	/^model_fr450_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clrfa	sim/frv/model.c	/^model_fr450_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clrfr	sim/frv/model.c	/^model_fr450_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clrga	sim/frv/model.c	/^model_fr450_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_clrgr	sim/frv/model.c	/^model_fr450_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmaddhss	sim/frv/model.c	/^model_fr450_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmaddhus	sim/frv/model.c	/^model_fr450_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmand	sim/frv/model.c	/^model_fr450_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmbtoh	sim/frv/model.c	/^model_fr450_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmbtohe	sim/frv/model.c	/^model_fr450_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmcpxis	sim/frv/model.c	/^model_fr450_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmcpxiu	sim/frv/model.c	/^model_fr450_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmcpxrs	sim/frv/model.c	/^model_fr450_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmcpxru	sim/frv/model.c	/^model_fr450_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmexpdhd	sim/frv/model.c	/^model_fr450_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmexpdhw	sim/frv/model.c	/^model_fr450_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmhtob	sim/frv/model.c	/^model_fr450_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmmachs	sim/frv/model.c	/^model_fr450_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmmachu	sim/frv/model.c	/^model_fr450_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmmulhs	sim/frv/model.c	/^model_fr450_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmmulhu	sim/frv/model.c	/^model_fr450_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmnot	sim/frv/model.c	/^model_fr450_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmor	sim/frv/model.c	/^model_fr450_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmovfg	sim/frv/model.c	/^model_fr450_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmovfgd	sim/frv/model.c	/^model_fr450_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmovgf	sim/frv/model.c	/^model_fr450_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmovgfd	sim/frv/model.c	/^model_fr450_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmpb	sim/frv/model.c	/^model_fr450_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmpba	sim/frv/model.c	/^model_fr450_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqaddhss	sim/frv/model.c	/^model_fr450_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqaddhus	sim/frv/model.c	/^model_fr450_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqmachs	sim/frv/model.c	/^model_fr450_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqmachu	sim/frv/model.c	/^model_fr450_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqmulhs	sim/frv/model.c	/^model_fr450_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqmulhu	sim/frv/model.c	/^model_fr450_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqsubhss	sim/frv/model.c	/^model_fr450_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmqsubhus	sim/frv/model.c	/^model_fr450_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmsubhss	sim/frv/model.c	/^model_fr450_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmsubhus	sim/frv/model.c	/^model_fr450_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cmxor	sim/frv/model.c	/^model_fr450_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cnot	sim/frv/model.c	/^model_fr450_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_commitfa	sim/frv/model.c	/^model_fr450_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_commitfr	sim/frv/model.c	/^model_fr450_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_commitga	sim/frv/model.c	/^model_fr450_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_commitgr	sim/frv/model.c	/^model_fr450_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cop1	sim/frv/model.c	/^model_fr450_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cop2	sim/frv/model.c	/^model_fr450_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cor	sim/frv/model.c	/^model_fr450_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_corcc	sim/frv/model.c	/^model_fr450_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cscan	sim/frv/model.c	/^model_fr450_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csdiv	sim/frv/model.c	/^model_fr450_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csll	sim/frv/model.c	/^model_fr450_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csllcc	sim/frv/model.c	/^model_fr450_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csmul	sim/frv/model.c	/^model_fr450_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csmulcc	sim/frv/model.c	/^model_fr450_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csra	sim/frv/model.c	/^model_fr450_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csracc	sim/frv/model.c	/^model_fr450_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csrl	sim/frv/model.c	/^model_fr450_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csrlcc	sim/frv/model.c	/^model_fr450_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cst	sim/frv/model.c	/^model_fr450_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstb	sim/frv/model.c	/^model_fr450_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstbf	sim/frv/model.c	/^model_fr450_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstbfu	sim/frv/model.c	/^model_fr450_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstbu	sim/frv/model.c	/^model_fr450_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstd	sim/frv/model.c	/^model_fr450_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstdf	sim/frv/model.c	/^model_fr450_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstdfu	sim/frv/model.c	/^model_fr450_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstdu	sim/frv/model.c	/^model_fr450_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstf	sim/frv/model.c	/^model_fr450_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstfu	sim/frv/model.c	/^model_fr450_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csth	sim/frv/model.c	/^model_fr450_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csthf	sim/frv/model.c	/^model_fr450_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csthfu	sim/frv/model.c	/^model_fr450_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csthu	sim/frv/model.c	/^model_fr450_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstq	sim/frv/model.c	/^model_fr450_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cstu	sim/frv/model.c	/^model_fr450_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csub	sim/frv/model.c	/^model_fr450_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_csubcc	sim/frv/model.c	/^model_fr450_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cswap	sim/frv/model.c	/^model_fr450_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cudiv	sim/frv/model.c	/^model_fr450_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cxor	sim/frv/model.c	/^model_fr450_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_cxorcc	sim/frv/model.c	/^model_fr450_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dcef	sim/frv/model.c	/^model_fr450_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dcei	sim/frv/model.c	/^model_fr450_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dcf	sim/frv/model.c	/^model_fr450_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dci	sim/frv/model.c	/^model_fr450_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dcpl	sim/frv/model.c	/^model_fr450_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dcul	sim/frv/model.c	/^model_fr450_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_dtlbi	sim/frv/model.c	/^model_fr450_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fabsd	sim/frv/model.c	/^model_fr450_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fabss	sim/frv/model.c	/^model_fr450_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_faddd	sim/frv/model.c	/^model_fr450_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fadds	sim/frv/model.c	/^model_fr450_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbeq	sim/frv/model.c	/^model_fr450_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbeqlr	sim/frv/model.c	/^model_fr450_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbge	sim/frv/model.c	/^model_fr450_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbgelr	sim/frv/model.c	/^model_fr450_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbgt	sim/frv/model.c	/^model_fr450_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbgtlr	sim/frv/model.c	/^model_fr450_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fble	sim/frv/model.c	/^model_fr450_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fblelr	sim/frv/model.c	/^model_fr450_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fblg	sim/frv/model.c	/^model_fr450_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fblglr	sim/frv/model.c	/^model_fr450_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fblt	sim/frv/model.c	/^model_fr450_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbltlr	sim/frv/model.c	/^model_fr450_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbne	sim/frv/model.c	/^model_fr450_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbnelr	sim/frv/model.c	/^model_fr450_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbno	sim/frv/model.c	/^model_fr450_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbnolr	sim/frv/model.c	/^model_fr450_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbo	sim/frv/model.c	/^model_fr450_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbolr	sim/frv/model.c	/^model_fr450_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbra	sim/frv/model.c	/^model_fr450_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbralr	sim/frv/model.c	/^model_fr450_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbu	sim/frv/model.c	/^model_fr450_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbue	sim/frv/model.c	/^model_fr450_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbuelr	sim/frv/model.c	/^model_fr450_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbug	sim/frv/model.c	/^model_fr450_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbuge	sim/frv/model.c	/^model_fr450_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbugelr	sim/frv/model.c	/^model_fr450_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbuglr	sim/frv/model.c	/^model_fr450_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbul	sim/frv/model.c	/^model_fr450_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbule	sim/frv/model.c	/^model_fr450_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbulelr	sim/frv/model.c	/^model_fr450_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbullr	sim/frv/model.c	/^model_fr450_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fbulr	sim/frv/model.c	/^model_fr450_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbeqlr	sim/frv/model.c	/^model_fr450_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbgelr	sim/frv/model.c	/^model_fr450_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbgtlr	sim/frv/model.c	/^model_fr450_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcblelr	sim/frv/model.c	/^model_fr450_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcblglr	sim/frv/model.c	/^model_fr450_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbltlr	sim/frv/model.c	/^model_fr450_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbnelr	sim/frv/model.c	/^model_fr450_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbnolr	sim/frv/model.c	/^model_fr450_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbolr	sim/frv/model.c	/^model_fr450_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbralr	sim/frv/model.c	/^model_fr450_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbuelr	sim/frv/model.c	/^model_fr450_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbugelr	sim/frv/model.c	/^model_fr450_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbuglr	sim/frv/model.c	/^model_fr450_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbulelr	sim/frv/model.c	/^model_fr450_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbullr	sim/frv/model.c	/^model_fr450_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcbulr	sim/frv/model.c	/^model_fr450_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckeq	sim/frv/model.c	/^model_fr450_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckge	sim/frv/model.c	/^model_fr450_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckgt	sim/frv/model.c	/^model_fr450_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckle	sim/frv/model.c	/^model_fr450_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcklg	sim/frv/model.c	/^model_fr450_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcklt	sim/frv/model.c	/^model_fr450_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckne	sim/frv/model.c	/^model_fr450_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckno	sim/frv/model.c	/^model_fr450_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcko	sim/frv/model.c	/^model_fr450_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckra	sim/frv/model.c	/^model_fr450_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcku	sim/frv/model.c	/^model_fr450_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckue	sim/frv/model.c	/^model_fr450_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckug	sim/frv/model.c	/^model_fr450_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckuge	sim/frv/model.c	/^model_fr450_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckul	sim/frv/model.c	/^model_fr450_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fckule	sim/frv/model.c	/^model_fr450_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcmpd	sim/frv/model.c	/^model_fr450_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fcmps	sim/frv/model.c	/^model_fr450_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdabss	sim/frv/model.c	/^model_fr450_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdadds	sim/frv/model.c	/^model_fr450_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdcmps	sim/frv/model.c	/^model_fr450_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fddivs	sim/frv/model.c	/^model_fr450_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fditos	sim/frv/model.c	/^model_fr450_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdivd	sim/frv/model.c	/^model_fr450_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdivs	sim/frv/model.c	/^model_fr450_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmadds	sim/frv/model.c	/^model_fr450_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmas	sim/frv/model.c	/^model_fr450_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmovs	sim/frv/model.c	/^model_fr450_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmss	sim/frv/model.c	/^model_fr450_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmulcs	sim/frv/model.c	/^model_fr450_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdmuls	sim/frv/model.c	/^model_fr450_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdnegs	sim/frv/model.c	/^model_fr450_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdsads	sim/frv/model.c	/^model_fr450_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdsqrts	sim/frv/model.c	/^model_fr450_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdstoi	sim/frv/model.c	/^model_fr450_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdsubs	sim/frv/model.c	/^model_fr450_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fdtoi	sim/frv/model.c	/^model_fr450_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fitod	sim/frv/model.c	/^model_fr450_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fitos	sim/frv/model.c	/^model_fr450_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmad	sim/frv/model.c	/^model_fr450_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmaddd	sim/frv/model.c	/^model_fr450_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmadds	sim/frv/model.c	/^model_fr450_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmas	sim/frv/model.c	/^model_fr450_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmovd	sim/frv/model.c	/^model_fr450_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmovs	sim/frv/model.c	/^model_fr450_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmsd	sim/frv/model.c	/^model_fr450_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmss	sim/frv/model.c	/^model_fr450_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmsubd	sim/frv/model.c	/^model_fr450_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmsubs	sim/frv/model.c	/^model_fr450_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmuld	sim/frv/model.c	/^model_fr450_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fmuls	sim/frv/model.c	/^model_fr450_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fnegd	sim/frv/model.c	/^model_fr450_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fnegs	sim/frv/model.c	/^model_fr450_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fnop	sim/frv/model.c	/^model_fr450_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fsqrtd	sim/frv/model.c	/^model_fr450_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fsqrts	sim/frv/model.c	/^model_fr450_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fstoi	sim/frv/model.c	/^model_fr450_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fsubd	sim/frv/model.c	/^model_fr450_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fsubs	sim/frv/model.c	/^model_fr450_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fteq	sim/frv/model.c	/^model_fr450_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftge	sim/frv/model.c	/^model_fr450_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftgt	sim/frv/model.c	/^model_fr450_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftieq	sim/frv/model.c	/^model_fr450_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftige	sim/frv/model.c	/^model_fr450_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftigt	sim/frv/model.c	/^model_fr450_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftile	sim/frv/model.c	/^model_fr450_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftilg	sim/frv/model.c	/^model_fr450_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftilt	sim/frv/model.c	/^model_fr450_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftine	sim/frv/model.c	/^model_fr450_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftino	sim/frv/model.c	/^model_fr450_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftio	sim/frv/model.c	/^model_fr450_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftira	sim/frv/model.c	/^model_fr450_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiu	sim/frv/model.c	/^model_fr450_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiue	sim/frv/model.c	/^model_fr450_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiug	sim/frv/model.c	/^model_fr450_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiuge	sim/frv/model.c	/^model_fr450_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiul	sim/frv/model.c	/^model_fr450_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftiule	sim/frv/model.c	/^model_fr450_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftle	sim/frv/model.c	/^model_fr450_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftlg	sim/frv/model.c	/^model_fr450_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftlt	sim/frv/model.c	/^model_fr450_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftne	sim/frv/model.c	/^model_fr450_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftno	sim/frv/model.c	/^model_fr450_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_fto	sim/frv/model.c	/^model_fr450_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftra	sim/frv/model.c	/^model_fr450_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftu	sim/frv/model.c	/^model_fr450_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftue	sim/frv/model.c	/^model_fr450_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftug	sim/frv/model.c	/^model_fr450_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftuge	sim/frv/model.c	/^model_fr450_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftul	sim/frv/model.c	/^model_fr450_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ftule	sim/frv/model.c	/^model_fr450_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_icei	sim/frv/model.c	/^model_fr450_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ici	sim/frv/model.c	/^model_fr450_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_icpl	sim/frv/model.c	/^model_fr450_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_icul	sim/frv/model.c	/^model_fr450_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_itlbi	sim/frv/model.c	/^model_fr450_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_jmpil	sim/frv/model.c	/^model_fr450_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_jmpl	sim/frv/model.c	/^model_fr450_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ld	sim/frv/model.c	/^model_fr450_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldbf	sim/frv/model.c	/^model_fr450_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldbfi	sim/frv/model.c	/^model_fr450_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldbfu	sim/frv/model.c	/^model_fr450_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldc	sim/frv/model.c	/^model_fr450_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldcu	sim/frv/model.c	/^model_fr450_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldd	sim/frv/model.c	/^model_fr450_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddc	sim/frv/model.c	/^model_fr450_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddcu	sim/frv/model.c	/^model_fr450_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddf	sim/frv/model.c	/^model_fr450_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddfi	sim/frv/model.c	/^model_fr450_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddfu	sim/frv/model.c	/^model_fr450_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddi	sim/frv/model.c	/^model_fr450_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lddu	sim/frv/model.c	/^model_fr450_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldf	sim/frv/model.c	/^model_fr450_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldfi	sim/frv/model.c	/^model_fr450_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldfu	sim/frv/model.c	/^model_fr450_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldhf	sim/frv/model.c	/^model_fr450_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldhfi	sim/frv/model.c	/^model_fr450_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldhfu	sim/frv/model.c	/^model_fr450_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldi	sim/frv/model.c	/^model_fr450_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldq	sim/frv/model.c	/^model_fr450_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqc	sim/frv/model.c	/^model_fr450_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqcu	sim/frv/model.c	/^model_fr450_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqf	sim/frv/model.c	/^model_fr450_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqfi	sim/frv/model.c	/^model_fr450_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqfu	sim/frv/model.c	/^model_fr450_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqi	sim/frv/model.c	/^model_fr450_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldqu	sim/frv/model.c	/^model_fr450_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldsb	sim/frv/model.c	/^model_fr450_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldsbi	sim/frv/model.c	/^model_fr450_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldsbu	sim/frv/model.c	/^model_fr450_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldsh	sim/frv/model.c	/^model_fr450_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldshi	sim/frv/model.c	/^model_fr450_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldshu	sim/frv/model.c	/^model_fr450_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldu	sim/frv/model.c	/^model_fr450_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldub	sim/frv/model.c	/^model_fr450_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldubi	sim/frv/model.c	/^model_fr450_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ldubu	sim/frv/model.c	/^model_fr450_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lduh	sim/frv/model.c	/^model_fr450_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lduhi	sim/frv/model.c	/^model_fr450_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lduhu	sim/frv/model.c	/^model_fr450_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lrad	sim/frv/model.c	/^model_fr450_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_lrai	sim/frv/model.c	/^model_fr450_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mabshs	sim/frv/model.c	/^model_fr450_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_maddaccs	sim/frv/model.c	/^model_fr450_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_maddhss	sim/frv/model.c	/^model_fr450_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_maddhus	sim/frv/model.c	/^model_fr450_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mand	sim/frv/model.c	/^model_fr450_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_masaccs	sim/frv/model.c	/^model_fr450_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_maveh	sim/frv/model.c	/^model_fr450_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mbtoh	sim/frv/model.c	/^model_fr450_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mbtohe	sim/frv/model.c	/^model_fr450_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mclracc_0	sim/frv/model.c	/^model_fr450_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mclracc_1	sim/frv/model.c	/^model_fr450_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcmpsh	sim/frv/model.c	/^model_fr450_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcmpuh	sim/frv/model.c	/^model_fr450_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcop1	sim/frv/model.c	/^model_fr450_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcop2	sim/frv/model.c	/^model_fr450_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcplhi	sim/frv/model.c	/^model_fr450_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcpli	sim/frv/model.c	/^model_fr450_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcpxis	sim/frv/model.c	/^model_fr450_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcpxiu	sim/frv/model.c	/^model_fr450_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcpxrs	sim/frv/model.c	/^model_fr450_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcpxru	sim/frv/model.c	/^model_fr450_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcut	sim/frv/model.c	/^model_fr450_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcuti	sim/frv/model.c	/^model_fr450_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcutss	sim/frv/model.c	/^model_fr450_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mcutssi	sim/frv/model.c	/^model_fr450_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdaddaccs	sim/frv/model.c	/^model_fr450_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdasaccs	sim/frv/model.c	/^model_fr450_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdcutssi	sim/frv/model.c	/^model_fr450_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdpackh	sim/frv/model.c	/^model_fr450_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdrotli	sim/frv/model.c	/^model_fr450_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdsubaccs	sim/frv/model.c	/^model_fr450_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mdunpackh	sim/frv/model.c	/^model_fr450_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_membar	sim/frv/model.c	/^model_fr450_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mexpdhd	sim/frv/model.c	/^model_fr450_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mexpdhw	sim/frv/model.c	/^model_fr450_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhdseth	sim/frv/model.c	/^model_fr450_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhdsets	sim/frv/model.c	/^model_fr450_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhsethih	sim/frv/model.c	/^model_fr450_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhsethis	sim/frv/model.c	/^model_fr450_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhsetloh	sim/frv/model.c	/^model_fr450_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhsetlos	sim/frv/model.c	/^model_fr450_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mhtob	sim/frv/model.c	/^model_fr450_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmachs	sim/frv/model.c	/^model_fr450_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmachu	sim/frv/model.c	/^model_fr450_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmrdhs	sim/frv/model.c	/^model_fr450_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmrdhu	sim/frv/model.c	/^model_fr450_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmulhs	sim/frv/model.c	/^model_fr450_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmulhu	sim/frv/model.c	/^model_fr450_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmulxhs	sim/frv/model.c	/^model_fr450_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mmulxhu	sim/frv/model.c	/^model_fr450_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mnop	sim/frv/model.c	/^model_fr450_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mnot	sim/frv/model.c	/^model_fr450_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mor	sim/frv/model.c	/^model_fr450_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movfg	sim/frv/model.c	/^model_fr450_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movfgd	sim/frv/model.c	/^model_fr450_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movfgq	sim/frv/model.c	/^model_fr450_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movgf	sim/frv/model.c	/^model_fr450_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movgfd	sim/frv/model.c	/^model_fr450_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movgfq	sim/frv/model.c	/^model_fr450_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movgs	sim/frv/model.c	/^model_fr450_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_movsg	sim/frv/model.c	/^model_fr450_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mpackh	sim/frv/model.c	/^model_fr450_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqaddhss	sim/frv/model.c	/^model_fr450_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqaddhus	sim/frv/model.c	/^model_fr450_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqcpxis	sim/frv/model.c	/^model_fr450_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqcpxiu	sim/frv/model.c	/^model_fr450_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqcpxrs	sim/frv/model.c	/^model_fr450_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqcpxru	sim/frv/model.c	/^model_fr450_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqlclrhs	sim/frv/model.c	/^model_fr450_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqlmths	sim/frv/model.c	/^model_fr450_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmachs	sim/frv/model.c	/^model_fr450_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmachu	sim/frv/model.c	/^model_fr450_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmacxhs	sim/frv/model.c	/^model_fr450_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmulhs	sim/frv/model.c	/^model_fr450_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmulhu	sim/frv/model.c	/^model_fr450_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmulxhs	sim/frv/model.c	/^model_fr450_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqmulxhu	sim/frv/model.c	/^model_fr450_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqsaths	sim/frv/model.c	/^model_fr450_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqsllhi	sim/frv/model.c	/^model_fr450_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqsrahi	sim/frv/model.c	/^model_fr450_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqsubhss	sim/frv/model.c	/^model_fr450_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqsubhus	sim/frv/model.c	/^model_fr450_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqxmachs	sim/frv/model.c	/^model_fr450_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mqxmacxhs	sim/frv/model.c	/^model_fr450_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mrdacc	sim/frv/model.c	/^model_fr450_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mrdaccg	sim/frv/model.c	/^model_fr450_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mrotli	sim/frv/model.c	/^model_fr450_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mrotri	sim/frv/model.c	/^model_fr450_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msaths	sim/frv/model.c	/^model_fr450_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msathu	sim/frv/model.c	/^model_fr450_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msllhi	sim/frv/model.c	/^model_fr450_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msrahi	sim/frv/model.c	/^model_fr450_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msrlhi	sim/frv/model.c	/^model_fr450_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msubaccs	sim/frv/model.c	/^model_fr450_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msubhss	sim/frv/model.c	/^model_fr450_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_msubhus	sim/frv/model.c	/^model_fr450_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mtrap	sim/frv/model.c	/^model_fr450_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_munpackh	sim/frv/model.c	/^model_fr450_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mwcut	sim/frv/model.c	/^model_fr450_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mwcuti	sim/frv/model.c	/^model_fr450_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mwtacc	sim/frv/model.c	/^model_fr450_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mwtaccg	sim/frv/model.c	/^model_fr450_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_mxor	sim/frv/model.c	/^model_fr450_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nandcr	sim/frv/model.c	/^model_fr450_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nandncr	sim/frv/model.c	/^model_fr450_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfadds	sim/frv/model.c	/^model_fr450_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdadds	sim/frv/model.c	/^model_fr450_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdcmps	sim/frv/model.c	/^model_fr450_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfddivs	sim/frv/model.c	/^model_fr450_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfditos	sim/frv/model.c	/^model_fr450_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdivs	sim/frv/model.c	/^model_fr450_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdmadds	sim/frv/model.c	/^model_fr450_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdmas	sim/frv/model.c	/^model_fr450_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdmss	sim/frv/model.c	/^model_fr450_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdmulcs	sim/frv/model.c	/^model_fr450_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdmuls	sim/frv/model.c	/^model_fr450_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdsads	sim/frv/model.c	/^model_fr450_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdsqrts	sim/frv/model.c	/^model_fr450_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdstoi	sim/frv/model.c	/^model_fr450_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfdsubs	sim/frv/model.c	/^model_fr450_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfitos	sim/frv/model.c	/^model_fr450_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfmadds	sim/frv/model.c	/^model_fr450_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfmas	sim/frv/model.c	/^model_fr450_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfmss	sim/frv/model.c	/^model_fr450_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfmsubs	sim/frv/model.c	/^model_fr450_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfmuls	sim/frv/model.c	/^model_fr450_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfsqrts	sim/frv/model.c	/^model_fr450_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfstoi	sim/frv/model.c	/^model_fr450_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nfsubs	sim/frv/model.c	/^model_fr450_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nld	sim/frv/model.c	/^model_fr450_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldbf	sim/frv/model.c	/^model_fr450_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldbfi	sim/frv/model.c	/^model_fr450_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldbfu	sim/frv/model.c	/^model_fr450_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldd	sim/frv/model.c	/^model_fr450_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlddf	sim/frv/model.c	/^model_fr450_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlddfi	sim/frv/model.c	/^model_fr450_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlddfu	sim/frv/model.c	/^model_fr450_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlddi	sim/frv/model.c	/^model_fr450_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlddu	sim/frv/model.c	/^model_fr450_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldf	sim/frv/model.c	/^model_fr450_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldfi	sim/frv/model.c	/^model_fr450_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldfu	sim/frv/model.c	/^model_fr450_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldhf	sim/frv/model.c	/^model_fr450_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldhfi	sim/frv/model.c	/^model_fr450_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldhfu	sim/frv/model.c	/^model_fr450_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldi	sim/frv/model.c	/^model_fr450_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldq	sim/frv/model.c	/^model_fr450_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldqf	sim/frv/model.c	/^model_fr450_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldqfi	sim/frv/model.c	/^model_fr450_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldqfu	sim/frv/model.c	/^model_fr450_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldqu	sim/frv/model.c	/^model_fr450_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldsb	sim/frv/model.c	/^model_fr450_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldsbi	sim/frv/model.c	/^model_fr450_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldsbu	sim/frv/model.c	/^model_fr450_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldsh	sim/frv/model.c	/^model_fr450_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldshi	sim/frv/model.c	/^model_fr450_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldshu	sim/frv/model.c	/^model_fr450_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldu	sim/frv/model.c	/^model_fr450_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldub	sim/frv/model.c	/^model_fr450_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldubi	sim/frv/model.c	/^model_fr450_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nldubu	sim/frv/model.c	/^model_fr450_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlduh	sim/frv/model.c	/^model_fr450_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlduhi	sim/frv/model.c	/^model_fr450_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nlduhu	sim/frv/model.c	/^model_fr450_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_norcr	sim/frv/model.c	/^model_fr450_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_norncr	sim/frv/model.c	/^model_fr450_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_not	sim/frv/model.c	/^model_fr450_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_notcr	sim/frv/model.c	/^model_fr450_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nsdiv	sim/frv/model.c	/^model_fr450_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nsdivi	sim/frv/model.c	/^model_fr450_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nudiv	sim/frv/model.c	/^model_fr450_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_nudivi	sim/frv/model.c	/^model_fr450_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_or	sim/frv/model.c	/^model_fr450_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_orcc	sim/frv/model.c	/^model_fr450_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_orcr	sim/frv/model.c	/^model_fr450_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_ori	sim/frv/model.c	/^model_fr450_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_oricc	sim/frv/model.c	/^model_fr450_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_orncr	sim/frv/model.c	/^model_fr450_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_rei	sim/frv/model.c	/^model_fr450_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_rett	sim/frv/model.c	/^model_fr450_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_scan	sim/frv/model.c	/^model_fr450_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_scani	sim/frv/model.c	/^model_fr450_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_scutss	sim/frv/model.c	/^model_fr450_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sdiv	sim/frv/model.c	/^model_fr450_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sdivi	sim/frv/model.c	/^model_fr450_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sethi	sim/frv/model.c	/^model_fr450_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_setlo	sim/frv/model.c	/^model_fr450_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_setlos	sim/frv/model.c	/^model_fr450_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_slass	sim/frv/model.c	/^model_fr450_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sll	sim/frv/model.c	/^model_fr450_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sllcc	sim/frv/model.c	/^model_fr450_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_slli	sim/frv/model.c	/^model_fr450_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sllicc	sim/frv/model.c	/^model_fr450_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smass	sim/frv/model.c	/^model_fr450_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smsss	sim/frv/model.c	/^model_fr450_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smu	sim/frv/model.c	/^model_fr450_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smul	sim/frv/model.c	/^model_fr450_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smulcc	sim/frv/model.c	/^model_fr450_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smuli	sim/frv/model.c	/^model_fr450_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_smulicc	sim/frv/model.c	/^model_fr450_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sra	sim/frv/model.c	/^model_fr450_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sracc	sim/frv/model.c	/^model_fr450_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_srai	sim/frv/model.c	/^model_fr450_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sraicc	sim/frv/model.c	/^model_fr450_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_srl	sim/frv/model.c	/^model_fr450_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_srlcc	sim/frv/model.c	/^model_fr450_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_srli	sim/frv/model.c	/^model_fr450_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_srlicc	sim/frv/model.c	/^model_fr450_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_st	sim/frv/model.c	/^model_fr450_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stb	sim/frv/model.c	/^model_fr450_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stbf	sim/frv/model.c	/^model_fr450_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stbfi	sim/frv/model.c	/^model_fr450_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stbfu	sim/frv/model.c	/^model_fr450_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stbi	sim/frv/model.c	/^model_fr450_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stbu	sim/frv/model.c	/^model_fr450_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stc	sim/frv/model.c	/^model_fr450_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stcu	sim/frv/model.c	/^model_fr450_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_std	sim/frv/model.c	/^model_fr450_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdc	sim/frv/model.c	/^model_fr450_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdcu	sim/frv/model.c	/^model_fr450_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdf	sim/frv/model.c	/^model_fr450_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdfi	sim/frv/model.c	/^model_fr450_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdfu	sim/frv/model.c	/^model_fr450_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdi	sim/frv/model.c	/^model_fr450_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stdu	sim/frv/model.c	/^model_fr450_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stf	sim/frv/model.c	/^model_fr450_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stfi	sim/frv/model.c	/^model_fr450_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stfu	sim/frv/model.c	/^model_fr450_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sth	sim/frv/model.c	/^model_fr450_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sthf	sim/frv/model.c	/^model_fr450_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sthfi	sim/frv/model.c	/^model_fr450_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sthfu	sim/frv/model.c	/^model_fr450_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sthi	sim/frv/model.c	/^model_fr450_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sthu	sim/frv/model.c	/^model_fr450_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sti	sim/frv/model.c	/^model_fr450_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stq	sim/frv/model.c	/^model_fr450_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqc	sim/frv/model.c	/^model_fr450_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqcu	sim/frv/model.c	/^model_fr450_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqf	sim/frv/model.c	/^model_fr450_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqfi	sim/frv/model.c	/^model_fr450_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqfu	sim/frv/model.c	/^model_fr450_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqi	sim/frv/model.c	/^model_fr450_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stqu	sim/frv/model.c	/^model_fr450_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_stu	sim/frv/model.c	/^model_fr450_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_sub	sim/frv/model.c	/^model_fr450_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subcc	sim/frv/model.c	/^model_fr450_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subi	sim/frv/model.c	/^model_fr450_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subicc	sim/frv/model.c	/^model_fr450_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subss	sim/frv/model.c	/^model_fr450_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subx	sim/frv/model.c	/^model_fr450_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subxcc	sim/frv/model.c	/^model_fr450_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subxi	sim/frv/model.c	/^model_fr450_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_subxicc	sim/frv/model.c	/^model_fr450_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_swap	sim/frv/model.c	/^model_fr450_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_swapi	sim/frv/model.c	/^model_fr450_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tc	sim/frv/model.c	/^model_fr450_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_teq	sim/frv/model.c	/^model_fr450_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tge	sim/frv/model.c	/^model_fr450_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tgt	sim/frv/model.c	/^model_fr450_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_thi	sim/frv/model.c	/^model_fr450_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tic	sim/frv/model.c	/^model_fr450_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tieq	sim/frv/model.c	/^model_fr450_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tige	sim/frv/model.c	/^model_fr450_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tigt	sim/frv/model.c	/^model_fr450_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tihi	sim/frv/model.c	/^model_fr450_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tile	sim/frv/model.c	/^model_fr450_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tils	sim/frv/model.c	/^model_fr450_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tilt	sim/frv/model.c	/^model_fr450_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tin	sim/frv/model.c	/^model_fr450_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tinc	sim/frv/model.c	/^model_fr450_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tine	sim/frv/model.c	/^model_fr450_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tino	sim/frv/model.c	/^model_fr450_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tinv	sim/frv/model.c	/^model_fr450_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tip	sim/frv/model.c	/^model_fr450_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tira	sim/frv/model.c	/^model_fr450_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tiv	sim/frv/model.c	/^model_fr450_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tlbpr	sim/frv/model.c	/^model_fr450_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tle	sim/frv/model.c	/^model_fr450_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tls	sim/frv/model.c	/^model_fr450_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tlt	sim/frv/model.c	/^model_fr450_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tn	sim/frv/model.c	/^model_fr450_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tnc	sim/frv/model.c	/^model_fr450_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tne	sim/frv/model.c	/^model_fr450_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tno	sim/frv/model.c	/^model_fr450_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tnv	sim/frv/model.c	/^model_fr450_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tp	sim/frv/model.c	/^model_fr450_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tra	sim/frv/model.c	/^model_fr450_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_tv	sim/frv/model.c	/^model_fr450_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_udiv	sim/frv/model.c	/^model_fr450_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_udivi	sim/frv/model.c	/^model_fr450_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_umul	sim/frv/model.c	/^model_fr450_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_umulcc	sim/frv/model.c	/^model_fr450_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_umuli	sim/frv/model.c	/^model_fr450_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_umulicc	sim/frv/model.c	/^model_fr450_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_wdtlb	sim/frv/model.c	/^model_fr450_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_witlb	sim/frv/model.c	/^model_fr450_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_xor	sim/frv/model.c	/^model_fr450_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_xorcc	sim/frv/model.c	/^model_fr450_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_xorcr	sim/frv/model.c	/^model_fr450_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_xori	sim/frv/model.c	/^model_fr450_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr450_xoricc	sim/frv/model.c	/^model_fr450_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_add	sim/frv/model.c	/^model_fr500_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addcc	sim/frv/model.c	/^model_fr500_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addi	sim/frv/model.c	/^model_fr500_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addicc	sim/frv/model.c	/^model_fr500_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addss	sim/frv/model.c	/^model_fr500_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addx	sim/frv/model.c	/^model_fr500_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addxcc	sim/frv/model.c	/^model_fr500_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addxi	sim/frv/model.c	/^model_fr500_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_addxicc	sim/frv/model.c	/^model_fr500_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_and	sim/frv/model.c	/^model_fr500_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_andcc	sim/frv/model.c	/^model_fr500_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_andcr	sim/frv/model.c	/^model_fr500_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_andi	sim/frv/model.c	/^model_fr500_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_andicc	sim/frv/model.c	/^model_fr500_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_andncr	sim/frv/model.c	/^model_fr500_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bar	sim/frv/model.c	/^model_fr500_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bc	sim/frv/model.c	/^model_fr500_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcclr	sim/frv/model.c	/^model_fr500_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bceqlr	sim/frv/model.c	/^model_fr500_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcgelr	sim/frv/model.c	/^model_fr500_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcgtlr	sim/frv/model.c	/^model_fr500_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bchilr	sim/frv/model.c	/^model_fr500_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bclelr	sim/frv/model.c	/^model_fr500_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bclr	sim/frv/model.c	/^model_fr500_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bclslr	sim/frv/model.c	/^model_fr500_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcltlr	sim/frv/model.c	/^model_fr500_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcnclr	sim/frv/model.c	/^model_fr500_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcnelr	sim/frv/model.c	/^model_fr500_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcnlr	sim/frv/model.c	/^model_fr500_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcnolr	sim/frv/model.c	/^model_fr500_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcnvlr	sim/frv/model.c	/^model_fr500_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcplr	sim/frv/model.c	/^model_fr500_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcralr	sim/frv/model.c	/^model_fr500_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bctrlr	sim/frv/model.c	/^model_fr500_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bcvlr	sim/frv/model.c	/^model_fr500_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_beq	sim/frv/model.c	/^model_fr500_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_beqlr	sim/frv/model.c	/^model_fr500_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bge	sim/frv/model.c	/^model_fr500_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bgelr	sim/frv/model.c	/^model_fr500_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bgt	sim/frv/model.c	/^model_fr500_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bgtlr	sim/frv/model.c	/^model_fr500_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bhi	sim/frv/model.c	/^model_fr500_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bhilr	sim/frv/model.c	/^model_fr500_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ble	sim/frv/model.c	/^model_fr500_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_blelr	sim/frv/model.c	/^model_fr500_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bls	sim/frv/model.c	/^model_fr500_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_blslr	sim/frv/model.c	/^model_fr500_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_blt	sim/frv/model.c	/^model_fr500_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bltlr	sim/frv/model.c	/^model_fr500_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bn	sim/frv/model.c	/^model_fr500_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnc	sim/frv/model.c	/^model_fr500_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnclr	sim/frv/model.c	/^model_fr500_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bne	sim/frv/model.c	/^model_fr500_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnelr	sim/frv/model.c	/^model_fr500_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnlr	sim/frv/model.c	/^model_fr500_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bno	sim/frv/model.c	/^model_fr500_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnolr	sim/frv/model.c	/^model_fr500_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnv	sim/frv/model.c	/^model_fr500_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bnvlr	sim/frv/model.c	/^model_fr500_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bp	sim/frv/model.c	/^model_fr500_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bplr	sim/frv/model.c	/^model_fr500_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bra	sim/frv/model.c	/^model_fr500_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bralr	sim/frv/model.c	/^model_fr500_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_break	sim/frv/model.c	/^model_fr500_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bv	sim/frv/model.c	/^model_fr500_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_bvlr	sim/frv/model.c	/^model_fr500_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cadd	sim/frv/model.c	/^model_fr500_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_caddcc	sim/frv/model.c	/^model_fr500_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_call	sim/frv/model.c	/^model_fr500_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_callil	sim/frv/model.c	/^model_fr500_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_calll	sim/frv/model.c	/^model_fr500_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cand	sim/frv/model.c	/^model_fr500_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_candcc	sim/frv/model.c	/^model_fr500_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ccalll	sim/frv/model.c	/^model_fr500_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckc	sim/frv/model.c	/^model_fr500_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckeq	sim/frv/model.c	/^model_fr500_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckge	sim/frv/model.c	/^model_fr500_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckgt	sim/frv/model.c	/^model_fr500_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckhi	sim/frv/model.c	/^model_fr500_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckle	sim/frv/model.c	/^model_fr500_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckls	sim/frv/model.c	/^model_fr500_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ccklt	sim/frv/model.c	/^model_fr500_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckn	sim/frv/model.c	/^model_fr500_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ccknc	sim/frv/model.c	/^model_fr500_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckne	sim/frv/model.c	/^model_fr500_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckno	sim/frv/model.c	/^model_fr500_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ccknv	sim/frv/model.c	/^model_fr500_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckp	sim/frv/model.c	/^model_fr500_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckra	sim/frv/model.c	/^model_fr500_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cckv	sim/frv/model.c	/^model_fr500_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfabss	sim/frv/model.c	/^model_fr500_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfadds	sim/frv/model.c	/^model_fr500_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckeq	sim/frv/model.c	/^model_fr500_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckge	sim/frv/model.c	/^model_fr500_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckgt	sim/frv/model.c	/^model_fr500_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckle	sim/frv/model.c	/^model_fr500_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfcklg	sim/frv/model.c	/^model_fr500_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfcklt	sim/frv/model.c	/^model_fr500_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckne	sim/frv/model.c	/^model_fr500_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckno	sim/frv/model.c	/^model_fr500_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfcko	sim/frv/model.c	/^model_fr500_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckra	sim/frv/model.c	/^model_fr500_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfcku	sim/frv/model.c	/^model_fr500_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckue	sim/frv/model.c	/^model_fr500_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckug	sim/frv/model.c	/^model_fr500_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckuge	sim/frv/model.c	/^model_fr500_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckul	sim/frv/model.c	/^model_fr500_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfckule	sim/frv/model.c	/^model_fr500_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfcmps	sim/frv/model.c	/^model_fr500_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfdivs	sim/frv/model.c	/^model_fr500_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfitos	sim/frv/model.c	/^model_fr500_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmadds	sim/frv/model.c	/^model_fr500_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmas	sim/frv/model.c	/^model_fr500_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmovs	sim/frv/model.c	/^model_fr500_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmss	sim/frv/model.c	/^model_fr500_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmsubs	sim/frv/model.c	/^model_fr500_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfmuls	sim/frv/model.c	/^model_fr500_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfnegs	sim/frv/model.c	/^model_fr500_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfsqrts	sim/frv/model.c	/^model_fr500_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfstoi	sim/frv/model.c	/^model_fr500_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cfsubs	sim/frv/model.c	/^model_fr500_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cjmpl	sim/frv/model.c	/^model_fr500_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckc	sim/frv/model.c	/^model_fr500_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckeq	sim/frv/model.c	/^model_fr500_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckge	sim/frv/model.c	/^model_fr500_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckgt	sim/frv/model.c	/^model_fr500_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckhi	sim/frv/model.c	/^model_fr500_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckle	sim/frv/model.c	/^model_fr500_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckls	sim/frv/model.c	/^model_fr500_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cklt	sim/frv/model.c	/^model_fr500_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckn	sim/frv/model.c	/^model_fr500_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cknc	sim/frv/model.c	/^model_fr500_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckne	sim/frv/model.c	/^model_fr500_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckno	sim/frv/model.c	/^model_fr500_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cknv	sim/frv/model.c	/^model_fr500_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckp	sim/frv/model.c	/^model_fr500_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckra	sim/frv/model.c	/^model_fr500_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ckv	sim/frv/model.c	/^model_fr500_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cld	sim/frv/model.c	/^model_fr500_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldbf	sim/frv/model.c	/^model_fr500_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldbfu	sim/frv/model.c	/^model_fr500_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldd	sim/frv/model.c	/^model_fr500_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clddf	sim/frv/model.c	/^model_fr500_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clddfu	sim/frv/model.c	/^model_fr500_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clddu	sim/frv/model.c	/^model_fr500_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldf	sim/frv/model.c	/^model_fr500_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldfu	sim/frv/model.c	/^model_fr500_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldhf	sim/frv/model.c	/^model_fr500_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldhfu	sim/frv/model.c	/^model_fr500_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldq	sim/frv/model.c	/^model_fr500_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldqu	sim/frv/model.c	/^model_fr500_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldsb	sim/frv/model.c	/^model_fr500_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldsbu	sim/frv/model.c	/^model_fr500_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldsh	sim/frv/model.c	/^model_fr500_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldshu	sim/frv/model.c	/^model_fr500_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldu	sim/frv/model.c	/^model_fr500_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldub	sim/frv/model.c	/^model_fr500_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cldubu	sim/frv/model.c	/^model_fr500_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clduh	sim/frv/model.c	/^model_fr500_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clduhu	sim/frv/model.c	/^model_fr500_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clrfa	sim/frv/model.c	/^model_fr500_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clrfr	sim/frv/model.c	/^model_fr500_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clrga	sim/frv/model.c	/^model_fr500_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_clrgr	sim/frv/model.c	/^model_fr500_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmaddhss	sim/frv/model.c	/^model_fr500_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmaddhus	sim/frv/model.c	/^model_fr500_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmand	sim/frv/model.c	/^model_fr500_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmbtoh	sim/frv/model.c	/^model_fr500_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmbtohe	sim/frv/model.c	/^model_fr500_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmcpxis	sim/frv/model.c	/^model_fr500_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmcpxiu	sim/frv/model.c	/^model_fr500_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmcpxrs	sim/frv/model.c	/^model_fr500_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmcpxru	sim/frv/model.c	/^model_fr500_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmexpdhd	sim/frv/model.c	/^model_fr500_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmexpdhw	sim/frv/model.c	/^model_fr500_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmhtob	sim/frv/model.c	/^model_fr500_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmmachs	sim/frv/model.c	/^model_fr500_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmmachu	sim/frv/model.c	/^model_fr500_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmmulhs	sim/frv/model.c	/^model_fr500_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmmulhu	sim/frv/model.c	/^model_fr500_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmnot	sim/frv/model.c	/^model_fr500_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmor	sim/frv/model.c	/^model_fr500_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmovfg	sim/frv/model.c	/^model_fr500_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmovfgd	sim/frv/model.c	/^model_fr500_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmovgf	sim/frv/model.c	/^model_fr500_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmovgfd	sim/frv/model.c	/^model_fr500_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmpb	sim/frv/model.c	/^model_fr500_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmpba	sim/frv/model.c	/^model_fr500_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqaddhss	sim/frv/model.c	/^model_fr500_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqaddhus	sim/frv/model.c	/^model_fr500_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqmachs	sim/frv/model.c	/^model_fr500_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqmachu	sim/frv/model.c	/^model_fr500_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqmulhs	sim/frv/model.c	/^model_fr500_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqmulhu	sim/frv/model.c	/^model_fr500_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqsubhss	sim/frv/model.c	/^model_fr500_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmqsubhus	sim/frv/model.c	/^model_fr500_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmsubhss	sim/frv/model.c	/^model_fr500_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmsubhus	sim/frv/model.c	/^model_fr500_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cmxor	sim/frv/model.c	/^model_fr500_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cnot	sim/frv/model.c	/^model_fr500_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_commitfa	sim/frv/model.c	/^model_fr500_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_commitfr	sim/frv/model.c	/^model_fr500_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_commitga	sim/frv/model.c	/^model_fr500_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_commitgr	sim/frv/model.c	/^model_fr500_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cop1	sim/frv/model.c	/^model_fr500_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cop2	sim/frv/model.c	/^model_fr500_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cor	sim/frv/model.c	/^model_fr500_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_corcc	sim/frv/model.c	/^model_fr500_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cscan	sim/frv/model.c	/^model_fr500_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csdiv	sim/frv/model.c	/^model_fr500_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csll	sim/frv/model.c	/^model_fr500_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csllcc	sim/frv/model.c	/^model_fr500_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csmul	sim/frv/model.c	/^model_fr500_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csmulcc	sim/frv/model.c	/^model_fr500_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csra	sim/frv/model.c	/^model_fr500_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csracc	sim/frv/model.c	/^model_fr500_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csrl	sim/frv/model.c	/^model_fr500_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csrlcc	sim/frv/model.c	/^model_fr500_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cst	sim/frv/model.c	/^model_fr500_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstb	sim/frv/model.c	/^model_fr500_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstbf	sim/frv/model.c	/^model_fr500_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstbfu	sim/frv/model.c	/^model_fr500_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstbu	sim/frv/model.c	/^model_fr500_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstd	sim/frv/model.c	/^model_fr500_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstdf	sim/frv/model.c	/^model_fr500_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstdfu	sim/frv/model.c	/^model_fr500_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstdu	sim/frv/model.c	/^model_fr500_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstf	sim/frv/model.c	/^model_fr500_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstfu	sim/frv/model.c	/^model_fr500_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csth	sim/frv/model.c	/^model_fr500_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csthf	sim/frv/model.c	/^model_fr500_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csthfu	sim/frv/model.c	/^model_fr500_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csthu	sim/frv/model.c	/^model_fr500_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstq	sim/frv/model.c	/^model_fr500_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cstu	sim/frv/model.c	/^model_fr500_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csub	sim/frv/model.c	/^model_fr500_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_csubcc	sim/frv/model.c	/^model_fr500_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cswap	sim/frv/model.c	/^model_fr500_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cudiv	sim/frv/model.c	/^model_fr500_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cxor	sim/frv/model.c	/^model_fr500_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_cxorcc	sim/frv/model.c	/^model_fr500_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dcef	sim/frv/model.c	/^model_fr500_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dcei	sim/frv/model.c	/^model_fr500_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dcf	sim/frv/model.c	/^model_fr500_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dci	sim/frv/model.c	/^model_fr500_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dcpl	sim/frv/model.c	/^model_fr500_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dcul	sim/frv/model.c	/^model_fr500_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_dtlbi	sim/frv/model.c	/^model_fr500_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fabsd	sim/frv/model.c	/^model_fr500_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fabss	sim/frv/model.c	/^model_fr500_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_faddd	sim/frv/model.c	/^model_fr500_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fadds	sim/frv/model.c	/^model_fr500_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbeq	sim/frv/model.c	/^model_fr500_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbeqlr	sim/frv/model.c	/^model_fr500_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbge	sim/frv/model.c	/^model_fr500_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbgelr	sim/frv/model.c	/^model_fr500_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbgt	sim/frv/model.c	/^model_fr500_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbgtlr	sim/frv/model.c	/^model_fr500_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fble	sim/frv/model.c	/^model_fr500_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fblelr	sim/frv/model.c	/^model_fr500_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fblg	sim/frv/model.c	/^model_fr500_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fblglr	sim/frv/model.c	/^model_fr500_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fblt	sim/frv/model.c	/^model_fr500_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbltlr	sim/frv/model.c	/^model_fr500_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbne	sim/frv/model.c	/^model_fr500_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbnelr	sim/frv/model.c	/^model_fr500_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbno	sim/frv/model.c	/^model_fr500_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbnolr	sim/frv/model.c	/^model_fr500_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbo	sim/frv/model.c	/^model_fr500_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbolr	sim/frv/model.c	/^model_fr500_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbra	sim/frv/model.c	/^model_fr500_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbralr	sim/frv/model.c	/^model_fr500_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbu	sim/frv/model.c	/^model_fr500_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbue	sim/frv/model.c	/^model_fr500_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbuelr	sim/frv/model.c	/^model_fr500_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbug	sim/frv/model.c	/^model_fr500_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbuge	sim/frv/model.c	/^model_fr500_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbugelr	sim/frv/model.c	/^model_fr500_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbuglr	sim/frv/model.c	/^model_fr500_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbul	sim/frv/model.c	/^model_fr500_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbule	sim/frv/model.c	/^model_fr500_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbulelr	sim/frv/model.c	/^model_fr500_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbullr	sim/frv/model.c	/^model_fr500_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fbulr	sim/frv/model.c	/^model_fr500_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbeqlr	sim/frv/model.c	/^model_fr500_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbgelr	sim/frv/model.c	/^model_fr500_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbgtlr	sim/frv/model.c	/^model_fr500_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcblelr	sim/frv/model.c	/^model_fr500_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcblglr	sim/frv/model.c	/^model_fr500_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbltlr	sim/frv/model.c	/^model_fr500_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbnelr	sim/frv/model.c	/^model_fr500_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbnolr	sim/frv/model.c	/^model_fr500_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbolr	sim/frv/model.c	/^model_fr500_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbralr	sim/frv/model.c	/^model_fr500_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbuelr	sim/frv/model.c	/^model_fr500_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbugelr	sim/frv/model.c	/^model_fr500_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbuglr	sim/frv/model.c	/^model_fr500_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbulelr	sim/frv/model.c	/^model_fr500_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbullr	sim/frv/model.c	/^model_fr500_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcbulr	sim/frv/model.c	/^model_fr500_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckeq	sim/frv/model.c	/^model_fr500_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckge	sim/frv/model.c	/^model_fr500_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckgt	sim/frv/model.c	/^model_fr500_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckle	sim/frv/model.c	/^model_fr500_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcklg	sim/frv/model.c	/^model_fr500_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcklt	sim/frv/model.c	/^model_fr500_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckne	sim/frv/model.c	/^model_fr500_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckno	sim/frv/model.c	/^model_fr500_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcko	sim/frv/model.c	/^model_fr500_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckra	sim/frv/model.c	/^model_fr500_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcku	sim/frv/model.c	/^model_fr500_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckue	sim/frv/model.c	/^model_fr500_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckug	sim/frv/model.c	/^model_fr500_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckuge	sim/frv/model.c	/^model_fr500_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckul	sim/frv/model.c	/^model_fr500_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fckule	sim/frv/model.c	/^model_fr500_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcmpd	sim/frv/model.c	/^model_fr500_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fcmps	sim/frv/model.c	/^model_fr500_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdabss	sim/frv/model.c	/^model_fr500_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdadds	sim/frv/model.c	/^model_fr500_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdcmps	sim/frv/model.c	/^model_fr500_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fddivs	sim/frv/model.c	/^model_fr500_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fditos	sim/frv/model.c	/^model_fr500_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdivd	sim/frv/model.c	/^model_fr500_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdivs	sim/frv/model.c	/^model_fr500_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmadds	sim/frv/model.c	/^model_fr500_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmas	sim/frv/model.c	/^model_fr500_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmovs	sim/frv/model.c	/^model_fr500_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmss	sim/frv/model.c	/^model_fr500_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmulcs	sim/frv/model.c	/^model_fr500_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdmuls	sim/frv/model.c	/^model_fr500_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdnegs	sim/frv/model.c	/^model_fr500_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdsads	sim/frv/model.c	/^model_fr500_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdsqrts	sim/frv/model.c	/^model_fr500_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdstoi	sim/frv/model.c	/^model_fr500_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdsubs	sim/frv/model.c	/^model_fr500_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fdtoi	sim/frv/model.c	/^model_fr500_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fitod	sim/frv/model.c	/^model_fr500_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fitos	sim/frv/model.c	/^model_fr500_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmad	sim/frv/model.c	/^model_fr500_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmaddd	sim/frv/model.c	/^model_fr500_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmadds	sim/frv/model.c	/^model_fr500_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmas	sim/frv/model.c	/^model_fr500_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmovd	sim/frv/model.c	/^model_fr500_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmovs	sim/frv/model.c	/^model_fr500_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmsd	sim/frv/model.c	/^model_fr500_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmss	sim/frv/model.c	/^model_fr500_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmsubd	sim/frv/model.c	/^model_fr500_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmsubs	sim/frv/model.c	/^model_fr500_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmuld	sim/frv/model.c	/^model_fr500_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fmuls	sim/frv/model.c	/^model_fr500_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fnegd	sim/frv/model.c	/^model_fr500_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fnegs	sim/frv/model.c	/^model_fr500_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fnop	sim/frv/model.c	/^model_fr500_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fsqrtd	sim/frv/model.c	/^model_fr500_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fsqrts	sim/frv/model.c	/^model_fr500_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fstoi	sim/frv/model.c	/^model_fr500_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fsubd	sim/frv/model.c	/^model_fr500_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fsubs	sim/frv/model.c	/^model_fr500_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fteq	sim/frv/model.c	/^model_fr500_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftge	sim/frv/model.c	/^model_fr500_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftgt	sim/frv/model.c	/^model_fr500_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftieq	sim/frv/model.c	/^model_fr500_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftige	sim/frv/model.c	/^model_fr500_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftigt	sim/frv/model.c	/^model_fr500_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftile	sim/frv/model.c	/^model_fr500_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftilg	sim/frv/model.c	/^model_fr500_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftilt	sim/frv/model.c	/^model_fr500_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftine	sim/frv/model.c	/^model_fr500_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftino	sim/frv/model.c	/^model_fr500_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftio	sim/frv/model.c	/^model_fr500_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftira	sim/frv/model.c	/^model_fr500_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiu	sim/frv/model.c	/^model_fr500_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiue	sim/frv/model.c	/^model_fr500_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiug	sim/frv/model.c	/^model_fr500_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiuge	sim/frv/model.c	/^model_fr500_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiul	sim/frv/model.c	/^model_fr500_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftiule	sim/frv/model.c	/^model_fr500_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftle	sim/frv/model.c	/^model_fr500_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftlg	sim/frv/model.c	/^model_fr500_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftlt	sim/frv/model.c	/^model_fr500_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftne	sim/frv/model.c	/^model_fr500_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftno	sim/frv/model.c	/^model_fr500_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_fto	sim/frv/model.c	/^model_fr500_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftra	sim/frv/model.c	/^model_fr500_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftu	sim/frv/model.c	/^model_fr500_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftue	sim/frv/model.c	/^model_fr500_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftug	sim/frv/model.c	/^model_fr500_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftuge	sim/frv/model.c	/^model_fr500_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftul	sim/frv/model.c	/^model_fr500_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ftule	sim/frv/model.c	/^model_fr500_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_icei	sim/frv/model.c	/^model_fr500_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ici	sim/frv/model.c	/^model_fr500_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_icpl	sim/frv/model.c	/^model_fr500_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_icul	sim/frv/model.c	/^model_fr500_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_itlbi	sim/frv/model.c	/^model_fr500_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_jmpil	sim/frv/model.c	/^model_fr500_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_jmpl	sim/frv/model.c	/^model_fr500_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ld	sim/frv/model.c	/^model_fr500_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldbf	sim/frv/model.c	/^model_fr500_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldbfi	sim/frv/model.c	/^model_fr500_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldbfu	sim/frv/model.c	/^model_fr500_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldc	sim/frv/model.c	/^model_fr500_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldcu	sim/frv/model.c	/^model_fr500_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldd	sim/frv/model.c	/^model_fr500_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddc	sim/frv/model.c	/^model_fr500_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddcu	sim/frv/model.c	/^model_fr500_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddf	sim/frv/model.c	/^model_fr500_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddfi	sim/frv/model.c	/^model_fr500_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddfu	sim/frv/model.c	/^model_fr500_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddi	sim/frv/model.c	/^model_fr500_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lddu	sim/frv/model.c	/^model_fr500_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldf	sim/frv/model.c	/^model_fr500_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldfi	sim/frv/model.c	/^model_fr500_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldfu	sim/frv/model.c	/^model_fr500_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldhf	sim/frv/model.c	/^model_fr500_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldhfi	sim/frv/model.c	/^model_fr500_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldhfu	sim/frv/model.c	/^model_fr500_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldi	sim/frv/model.c	/^model_fr500_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldq	sim/frv/model.c	/^model_fr500_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqc	sim/frv/model.c	/^model_fr500_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqcu	sim/frv/model.c	/^model_fr500_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqf	sim/frv/model.c	/^model_fr500_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqfi	sim/frv/model.c	/^model_fr500_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqfu	sim/frv/model.c	/^model_fr500_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqi	sim/frv/model.c	/^model_fr500_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldqu	sim/frv/model.c	/^model_fr500_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldsb	sim/frv/model.c	/^model_fr500_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldsbi	sim/frv/model.c	/^model_fr500_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldsbu	sim/frv/model.c	/^model_fr500_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldsh	sim/frv/model.c	/^model_fr500_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldshi	sim/frv/model.c	/^model_fr500_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldshu	sim/frv/model.c	/^model_fr500_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldu	sim/frv/model.c	/^model_fr500_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldub	sim/frv/model.c	/^model_fr500_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldubi	sim/frv/model.c	/^model_fr500_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ldubu	sim/frv/model.c	/^model_fr500_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lduh	sim/frv/model.c	/^model_fr500_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lduhi	sim/frv/model.c	/^model_fr500_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lduhu	sim/frv/model.c	/^model_fr500_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lrad	sim/frv/model.c	/^model_fr500_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_lrai	sim/frv/model.c	/^model_fr500_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mabshs	sim/frv/model.c	/^model_fr500_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_maddaccs	sim/frv/model.c	/^model_fr500_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_maddhss	sim/frv/model.c	/^model_fr500_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_maddhus	sim/frv/model.c	/^model_fr500_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mand	sim/frv/model.c	/^model_fr500_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_masaccs	sim/frv/model.c	/^model_fr500_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_maveh	sim/frv/model.c	/^model_fr500_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mbtoh	sim/frv/model.c	/^model_fr500_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mbtohe	sim/frv/model.c	/^model_fr500_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mclracc_0	sim/frv/model.c	/^model_fr500_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mclracc_1	sim/frv/model.c	/^model_fr500_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcmpsh	sim/frv/model.c	/^model_fr500_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcmpuh	sim/frv/model.c	/^model_fr500_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcop1	sim/frv/model.c	/^model_fr500_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcop2	sim/frv/model.c	/^model_fr500_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcplhi	sim/frv/model.c	/^model_fr500_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcpli	sim/frv/model.c	/^model_fr500_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcpxis	sim/frv/model.c	/^model_fr500_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcpxiu	sim/frv/model.c	/^model_fr500_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcpxrs	sim/frv/model.c	/^model_fr500_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcpxru	sim/frv/model.c	/^model_fr500_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcut	sim/frv/model.c	/^model_fr500_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcuti	sim/frv/model.c	/^model_fr500_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcutss	sim/frv/model.c	/^model_fr500_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mcutssi	sim/frv/model.c	/^model_fr500_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdaddaccs	sim/frv/model.c	/^model_fr500_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdasaccs	sim/frv/model.c	/^model_fr500_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdcutssi	sim/frv/model.c	/^model_fr500_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdpackh	sim/frv/model.c	/^model_fr500_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdrotli	sim/frv/model.c	/^model_fr500_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdsubaccs	sim/frv/model.c	/^model_fr500_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mdunpackh	sim/frv/model.c	/^model_fr500_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_membar	sim/frv/model.c	/^model_fr500_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mexpdhd	sim/frv/model.c	/^model_fr500_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mexpdhw	sim/frv/model.c	/^model_fr500_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhdseth	sim/frv/model.c	/^model_fr500_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhdsets	sim/frv/model.c	/^model_fr500_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhsethih	sim/frv/model.c	/^model_fr500_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhsethis	sim/frv/model.c	/^model_fr500_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhsetloh	sim/frv/model.c	/^model_fr500_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhsetlos	sim/frv/model.c	/^model_fr500_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mhtob	sim/frv/model.c	/^model_fr500_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmachs	sim/frv/model.c	/^model_fr500_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmachu	sim/frv/model.c	/^model_fr500_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmrdhs	sim/frv/model.c	/^model_fr500_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmrdhu	sim/frv/model.c	/^model_fr500_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmulhs	sim/frv/model.c	/^model_fr500_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmulhu	sim/frv/model.c	/^model_fr500_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmulxhs	sim/frv/model.c	/^model_fr500_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mmulxhu	sim/frv/model.c	/^model_fr500_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mnop	sim/frv/model.c	/^model_fr500_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mnot	sim/frv/model.c	/^model_fr500_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mor	sim/frv/model.c	/^model_fr500_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movfg	sim/frv/model.c	/^model_fr500_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movfgd	sim/frv/model.c	/^model_fr500_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movfgq	sim/frv/model.c	/^model_fr500_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movgf	sim/frv/model.c	/^model_fr500_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movgfd	sim/frv/model.c	/^model_fr500_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movgfq	sim/frv/model.c	/^model_fr500_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movgs	sim/frv/model.c	/^model_fr500_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_movsg	sim/frv/model.c	/^model_fr500_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mpackh	sim/frv/model.c	/^model_fr500_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqaddhss	sim/frv/model.c	/^model_fr500_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqaddhus	sim/frv/model.c	/^model_fr500_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqcpxis	sim/frv/model.c	/^model_fr500_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqcpxiu	sim/frv/model.c	/^model_fr500_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqcpxrs	sim/frv/model.c	/^model_fr500_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqcpxru	sim/frv/model.c	/^model_fr500_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqlclrhs	sim/frv/model.c	/^model_fr500_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqlmths	sim/frv/model.c	/^model_fr500_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmachs	sim/frv/model.c	/^model_fr500_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmachu	sim/frv/model.c	/^model_fr500_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmacxhs	sim/frv/model.c	/^model_fr500_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmulhs	sim/frv/model.c	/^model_fr500_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmulhu	sim/frv/model.c	/^model_fr500_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmulxhs	sim/frv/model.c	/^model_fr500_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqmulxhu	sim/frv/model.c	/^model_fr500_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqsaths	sim/frv/model.c	/^model_fr500_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqsllhi	sim/frv/model.c	/^model_fr500_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqsrahi	sim/frv/model.c	/^model_fr500_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqsubhss	sim/frv/model.c	/^model_fr500_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqsubhus	sim/frv/model.c	/^model_fr500_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqxmachs	sim/frv/model.c	/^model_fr500_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mqxmacxhs	sim/frv/model.c	/^model_fr500_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mrdacc	sim/frv/model.c	/^model_fr500_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mrdaccg	sim/frv/model.c	/^model_fr500_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mrotli	sim/frv/model.c	/^model_fr500_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mrotri	sim/frv/model.c	/^model_fr500_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msaths	sim/frv/model.c	/^model_fr500_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msathu	sim/frv/model.c	/^model_fr500_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msllhi	sim/frv/model.c	/^model_fr500_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msrahi	sim/frv/model.c	/^model_fr500_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msrlhi	sim/frv/model.c	/^model_fr500_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msubaccs	sim/frv/model.c	/^model_fr500_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msubhss	sim/frv/model.c	/^model_fr500_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_msubhus	sim/frv/model.c	/^model_fr500_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mtrap	sim/frv/model.c	/^model_fr500_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_munpackh	sim/frv/model.c	/^model_fr500_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mwcut	sim/frv/model.c	/^model_fr500_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mwcuti	sim/frv/model.c	/^model_fr500_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mwtacc	sim/frv/model.c	/^model_fr500_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mwtaccg	sim/frv/model.c	/^model_fr500_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_mxor	sim/frv/model.c	/^model_fr500_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nandcr	sim/frv/model.c	/^model_fr500_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nandncr	sim/frv/model.c	/^model_fr500_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfadds	sim/frv/model.c	/^model_fr500_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdadds	sim/frv/model.c	/^model_fr500_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdcmps	sim/frv/model.c	/^model_fr500_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfddivs	sim/frv/model.c	/^model_fr500_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfditos	sim/frv/model.c	/^model_fr500_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdivs	sim/frv/model.c	/^model_fr500_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdmadds	sim/frv/model.c	/^model_fr500_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdmas	sim/frv/model.c	/^model_fr500_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdmss	sim/frv/model.c	/^model_fr500_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdmulcs	sim/frv/model.c	/^model_fr500_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdmuls	sim/frv/model.c	/^model_fr500_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdsads	sim/frv/model.c	/^model_fr500_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdsqrts	sim/frv/model.c	/^model_fr500_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdstoi	sim/frv/model.c	/^model_fr500_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfdsubs	sim/frv/model.c	/^model_fr500_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfitos	sim/frv/model.c	/^model_fr500_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfmadds	sim/frv/model.c	/^model_fr500_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfmas	sim/frv/model.c	/^model_fr500_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfmss	sim/frv/model.c	/^model_fr500_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfmsubs	sim/frv/model.c	/^model_fr500_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfmuls	sim/frv/model.c	/^model_fr500_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfsqrts	sim/frv/model.c	/^model_fr500_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfstoi	sim/frv/model.c	/^model_fr500_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nfsubs	sim/frv/model.c	/^model_fr500_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nld	sim/frv/model.c	/^model_fr500_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldbf	sim/frv/model.c	/^model_fr500_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldbfi	sim/frv/model.c	/^model_fr500_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldbfu	sim/frv/model.c	/^model_fr500_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldd	sim/frv/model.c	/^model_fr500_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlddf	sim/frv/model.c	/^model_fr500_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlddfi	sim/frv/model.c	/^model_fr500_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlddfu	sim/frv/model.c	/^model_fr500_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlddi	sim/frv/model.c	/^model_fr500_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlddu	sim/frv/model.c	/^model_fr500_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldf	sim/frv/model.c	/^model_fr500_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldfi	sim/frv/model.c	/^model_fr500_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldfu	sim/frv/model.c	/^model_fr500_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldhf	sim/frv/model.c	/^model_fr500_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldhfi	sim/frv/model.c	/^model_fr500_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldhfu	sim/frv/model.c	/^model_fr500_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldi	sim/frv/model.c	/^model_fr500_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldq	sim/frv/model.c	/^model_fr500_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldqf	sim/frv/model.c	/^model_fr500_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldqfi	sim/frv/model.c	/^model_fr500_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldqfu	sim/frv/model.c	/^model_fr500_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldqu	sim/frv/model.c	/^model_fr500_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldsb	sim/frv/model.c	/^model_fr500_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldsbi	sim/frv/model.c	/^model_fr500_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldsbu	sim/frv/model.c	/^model_fr500_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldsh	sim/frv/model.c	/^model_fr500_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldshi	sim/frv/model.c	/^model_fr500_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldshu	sim/frv/model.c	/^model_fr500_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldu	sim/frv/model.c	/^model_fr500_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldub	sim/frv/model.c	/^model_fr500_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldubi	sim/frv/model.c	/^model_fr500_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nldubu	sim/frv/model.c	/^model_fr500_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlduh	sim/frv/model.c	/^model_fr500_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlduhi	sim/frv/model.c	/^model_fr500_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nlduhu	sim/frv/model.c	/^model_fr500_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_norcr	sim/frv/model.c	/^model_fr500_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_norncr	sim/frv/model.c	/^model_fr500_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_not	sim/frv/model.c	/^model_fr500_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_notcr	sim/frv/model.c	/^model_fr500_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nsdiv	sim/frv/model.c	/^model_fr500_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nsdivi	sim/frv/model.c	/^model_fr500_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nudiv	sim/frv/model.c	/^model_fr500_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_nudivi	sim/frv/model.c	/^model_fr500_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_or	sim/frv/model.c	/^model_fr500_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_orcc	sim/frv/model.c	/^model_fr500_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_orcr	sim/frv/model.c	/^model_fr500_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_ori	sim/frv/model.c	/^model_fr500_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_oricc	sim/frv/model.c	/^model_fr500_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_orncr	sim/frv/model.c	/^model_fr500_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_rei	sim/frv/model.c	/^model_fr500_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_rett	sim/frv/model.c	/^model_fr500_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_scan	sim/frv/model.c	/^model_fr500_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_scani	sim/frv/model.c	/^model_fr500_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_scutss	sim/frv/model.c	/^model_fr500_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sdiv	sim/frv/model.c	/^model_fr500_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sdivi	sim/frv/model.c	/^model_fr500_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sethi	sim/frv/model.c	/^model_fr500_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_setlo	sim/frv/model.c	/^model_fr500_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_setlos	sim/frv/model.c	/^model_fr500_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_slass	sim/frv/model.c	/^model_fr500_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sll	sim/frv/model.c	/^model_fr500_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sllcc	sim/frv/model.c	/^model_fr500_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_slli	sim/frv/model.c	/^model_fr500_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sllicc	sim/frv/model.c	/^model_fr500_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smass	sim/frv/model.c	/^model_fr500_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smsss	sim/frv/model.c	/^model_fr500_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smu	sim/frv/model.c	/^model_fr500_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smul	sim/frv/model.c	/^model_fr500_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smulcc	sim/frv/model.c	/^model_fr500_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smuli	sim/frv/model.c	/^model_fr500_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_smulicc	sim/frv/model.c	/^model_fr500_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sra	sim/frv/model.c	/^model_fr500_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sracc	sim/frv/model.c	/^model_fr500_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_srai	sim/frv/model.c	/^model_fr500_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sraicc	sim/frv/model.c	/^model_fr500_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_srl	sim/frv/model.c	/^model_fr500_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_srlcc	sim/frv/model.c	/^model_fr500_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_srli	sim/frv/model.c	/^model_fr500_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_srlicc	sim/frv/model.c	/^model_fr500_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_st	sim/frv/model.c	/^model_fr500_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stb	sim/frv/model.c	/^model_fr500_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stbf	sim/frv/model.c	/^model_fr500_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stbfi	sim/frv/model.c	/^model_fr500_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stbfu	sim/frv/model.c	/^model_fr500_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stbi	sim/frv/model.c	/^model_fr500_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stbu	sim/frv/model.c	/^model_fr500_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stc	sim/frv/model.c	/^model_fr500_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stcu	sim/frv/model.c	/^model_fr500_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_std	sim/frv/model.c	/^model_fr500_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdc	sim/frv/model.c	/^model_fr500_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdcu	sim/frv/model.c	/^model_fr500_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdf	sim/frv/model.c	/^model_fr500_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdfi	sim/frv/model.c	/^model_fr500_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdfu	sim/frv/model.c	/^model_fr500_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdi	sim/frv/model.c	/^model_fr500_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stdu	sim/frv/model.c	/^model_fr500_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stf	sim/frv/model.c	/^model_fr500_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stfi	sim/frv/model.c	/^model_fr500_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stfu	sim/frv/model.c	/^model_fr500_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sth	sim/frv/model.c	/^model_fr500_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sthf	sim/frv/model.c	/^model_fr500_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sthfi	sim/frv/model.c	/^model_fr500_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sthfu	sim/frv/model.c	/^model_fr500_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sthi	sim/frv/model.c	/^model_fr500_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sthu	sim/frv/model.c	/^model_fr500_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sti	sim/frv/model.c	/^model_fr500_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stq	sim/frv/model.c	/^model_fr500_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqc	sim/frv/model.c	/^model_fr500_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqcu	sim/frv/model.c	/^model_fr500_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqf	sim/frv/model.c	/^model_fr500_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqfi	sim/frv/model.c	/^model_fr500_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqfu	sim/frv/model.c	/^model_fr500_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqi	sim/frv/model.c	/^model_fr500_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stqu	sim/frv/model.c	/^model_fr500_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_stu	sim/frv/model.c	/^model_fr500_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_sub	sim/frv/model.c	/^model_fr500_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subcc	sim/frv/model.c	/^model_fr500_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subi	sim/frv/model.c	/^model_fr500_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subicc	sim/frv/model.c	/^model_fr500_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subss	sim/frv/model.c	/^model_fr500_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subx	sim/frv/model.c	/^model_fr500_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subxcc	sim/frv/model.c	/^model_fr500_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subxi	sim/frv/model.c	/^model_fr500_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_subxicc	sim/frv/model.c	/^model_fr500_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_swap	sim/frv/model.c	/^model_fr500_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_swapi	sim/frv/model.c	/^model_fr500_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tc	sim/frv/model.c	/^model_fr500_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_teq	sim/frv/model.c	/^model_fr500_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tge	sim/frv/model.c	/^model_fr500_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tgt	sim/frv/model.c	/^model_fr500_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_thi	sim/frv/model.c	/^model_fr500_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tic	sim/frv/model.c	/^model_fr500_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tieq	sim/frv/model.c	/^model_fr500_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tige	sim/frv/model.c	/^model_fr500_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tigt	sim/frv/model.c	/^model_fr500_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tihi	sim/frv/model.c	/^model_fr500_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tile	sim/frv/model.c	/^model_fr500_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tils	sim/frv/model.c	/^model_fr500_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tilt	sim/frv/model.c	/^model_fr500_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tin	sim/frv/model.c	/^model_fr500_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tinc	sim/frv/model.c	/^model_fr500_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tine	sim/frv/model.c	/^model_fr500_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tino	sim/frv/model.c	/^model_fr500_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tinv	sim/frv/model.c	/^model_fr500_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tip	sim/frv/model.c	/^model_fr500_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tira	sim/frv/model.c	/^model_fr500_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tiv	sim/frv/model.c	/^model_fr500_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tlbpr	sim/frv/model.c	/^model_fr500_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tle	sim/frv/model.c	/^model_fr500_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tls	sim/frv/model.c	/^model_fr500_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tlt	sim/frv/model.c	/^model_fr500_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tn	sim/frv/model.c	/^model_fr500_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tnc	sim/frv/model.c	/^model_fr500_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tne	sim/frv/model.c	/^model_fr500_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tno	sim/frv/model.c	/^model_fr500_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tnv	sim/frv/model.c	/^model_fr500_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tp	sim/frv/model.c	/^model_fr500_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tra	sim/frv/model.c	/^model_fr500_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_tv	sim/frv/model.c	/^model_fr500_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_udiv	sim/frv/model.c	/^model_fr500_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_udivi	sim/frv/model.c	/^model_fr500_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_umul	sim/frv/model.c	/^model_fr500_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_umulcc	sim/frv/model.c	/^model_fr500_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_umuli	sim/frv/model.c	/^model_fr500_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_umulicc	sim/frv/model.c	/^model_fr500_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_wdtlb	sim/frv/model.c	/^model_fr500_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_witlb	sim/frv/model.c	/^model_fr500_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_xor	sim/frv/model.c	/^model_fr500_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_xorcc	sim/frv/model.c	/^model_fr500_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_xorcr	sim/frv/model.c	/^model_fr500_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_xori	sim/frv/model.c	/^model_fr500_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr500_xoricc	sim/frv/model.c	/^model_fr500_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_add	sim/frv/model.c	/^model_fr550_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addcc	sim/frv/model.c	/^model_fr550_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addi	sim/frv/model.c	/^model_fr550_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addicc	sim/frv/model.c	/^model_fr550_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addss	sim/frv/model.c	/^model_fr550_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addx	sim/frv/model.c	/^model_fr550_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addxcc	sim/frv/model.c	/^model_fr550_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addxi	sim/frv/model.c	/^model_fr550_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_addxicc	sim/frv/model.c	/^model_fr550_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_and	sim/frv/model.c	/^model_fr550_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_andcc	sim/frv/model.c	/^model_fr550_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_andcr	sim/frv/model.c	/^model_fr550_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_andi	sim/frv/model.c	/^model_fr550_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_andicc	sim/frv/model.c	/^model_fr550_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_andncr	sim/frv/model.c	/^model_fr550_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bar	sim/frv/model.c	/^model_fr550_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bc	sim/frv/model.c	/^model_fr550_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcclr	sim/frv/model.c	/^model_fr550_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bceqlr	sim/frv/model.c	/^model_fr550_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcgelr	sim/frv/model.c	/^model_fr550_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcgtlr	sim/frv/model.c	/^model_fr550_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bchilr	sim/frv/model.c	/^model_fr550_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bclelr	sim/frv/model.c	/^model_fr550_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bclr	sim/frv/model.c	/^model_fr550_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bclslr	sim/frv/model.c	/^model_fr550_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcltlr	sim/frv/model.c	/^model_fr550_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcnclr	sim/frv/model.c	/^model_fr550_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcnelr	sim/frv/model.c	/^model_fr550_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcnlr	sim/frv/model.c	/^model_fr550_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcnolr	sim/frv/model.c	/^model_fr550_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcnvlr	sim/frv/model.c	/^model_fr550_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcplr	sim/frv/model.c	/^model_fr550_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcralr	sim/frv/model.c	/^model_fr550_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bctrlr	sim/frv/model.c	/^model_fr550_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bcvlr	sim/frv/model.c	/^model_fr550_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_beq	sim/frv/model.c	/^model_fr550_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_beqlr	sim/frv/model.c	/^model_fr550_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bge	sim/frv/model.c	/^model_fr550_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bgelr	sim/frv/model.c	/^model_fr550_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bgt	sim/frv/model.c	/^model_fr550_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bgtlr	sim/frv/model.c	/^model_fr550_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bhi	sim/frv/model.c	/^model_fr550_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bhilr	sim/frv/model.c	/^model_fr550_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ble	sim/frv/model.c	/^model_fr550_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_blelr	sim/frv/model.c	/^model_fr550_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bls	sim/frv/model.c	/^model_fr550_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_blslr	sim/frv/model.c	/^model_fr550_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_blt	sim/frv/model.c	/^model_fr550_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bltlr	sim/frv/model.c	/^model_fr550_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bn	sim/frv/model.c	/^model_fr550_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnc	sim/frv/model.c	/^model_fr550_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnclr	sim/frv/model.c	/^model_fr550_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bne	sim/frv/model.c	/^model_fr550_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnelr	sim/frv/model.c	/^model_fr550_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnlr	sim/frv/model.c	/^model_fr550_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bno	sim/frv/model.c	/^model_fr550_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnolr	sim/frv/model.c	/^model_fr550_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnv	sim/frv/model.c	/^model_fr550_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bnvlr	sim/frv/model.c	/^model_fr550_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bp	sim/frv/model.c	/^model_fr550_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bplr	sim/frv/model.c	/^model_fr550_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bra	sim/frv/model.c	/^model_fr550_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bralr	sim/frv/model.c	/^model_fr550_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_break	sim/frv/model.c	/^model_fr550_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bv	sim/frv/model.c	/^model_fr550_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_bvlr	sim/frv/model.c	/^model_fr550_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cadd	sim/frv/model.c	/^model_fr550_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_caddcc	sim/frv/model.c	/^model_fr550_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_call	sim/frv/model.c	/^model_fr550_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_callil	sim/frv/model.c	/^model_fr550_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_calll	sim/frv/model.c	/^model_fr550_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cand	sim/frv/model.c	/^model_fr550_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_candcc	sim/frv/model.c	/^model_fr550_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ccalll	sim/frv/model.c	/^model_fr550_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckc	sim/frv/model.c	/^model_fr550_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckeq	sim/frv/model.c	/^model_fr550_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckge	sim/frv/model.c	/^model_fr550_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckgt	sim/frv/model.c	/^model_fr550_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckhi	sim/frv/model.c	/^model_fr550_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckle	sim/frv/model.c	/^model_fr550_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckls	sim/frv/model.c	/^model_fr550_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ccklt	sim/frv/model.c	/^model_fr550_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckn	sim/frv/model.c	/^model_fr550_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ccknc	sim/frv/model.c	/^model_fr550_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckne	sim/frv/model.c	/^model_fr550_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckno	sim/frv/model.c	/^model_fr550_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ccknv	sim/frv/model.c	/^model_fr550_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckp	sim/frv/model.c	/^model_fr550_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckra	sim/frv/model.c	/^model_fr550_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cckv	sim/frv/model.c	/^model_fr550_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfabss	sim/frv/model.c	/^model_fr550_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfadds	sim/frv/model.c	/^model_fr550_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckeq	sim/frv/model.c	/^model_fr550_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckge	sim/frv/model.c	/^model_fr550_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckgt	sim/frv/model.c	/^model_fr550_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckle	sim/frv/model.c	/^model_fr550_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfcklg	sim/frv/model.c	/^model_fr550_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfcklt	sim/frv/model.c	/^model_fr550_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckne	sim/frv/model.c	/^model_fr550_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckno	sim/frv/model.c	/^model_fr550_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfcko	sim/frv/model.c	/^model_fr550_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckra	sim/frv/model.c	/^model_fr550_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfcku	sim/frv/model.c	/^model_fr550_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckue	sim/frv/model.c	/^model_fr550_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckug	sim/frv/model.c	/^model_fr550_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckuge	sim/frv/model.c	/^model_fr550_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckul	sim/frv/model.c	/^model_fr550_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfckule	sim/frv/model.c	/^model_fr550_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfcmps	sim/frv/model.c	/^model_fr550_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfdivs	sim/frv/model.c	/^model_fr550_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfitos	sim/frv/model.c	/^model_fr550_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmadds	sim/frv/model.c	/^model_fr550_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmas	sim/frv/model.c	/^model_fr550_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmovs	sim/frv/model.c	/^model_fr550_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmss	sim/frv/model.c	/^model_fr550_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmsubs	sim/frv/model.c	/^model_fr550_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfmuls	sim/frv/model.c	/^model_fr550_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfnegs	sim/frv/model.c	/^model_fr550_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfsqrts	sim/frv/model.c	/^model_fr550_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfstoi	sim/frv/model.c	/^model_fr550_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cfsubs	sim/frv/model.c	/^model_fr550_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cjmpl	sim/frv/model.c	/^model_fr550_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckc	sim/frv/model.c	/^model_fr550_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckeq	sim/frv/model.c	/^model_fr550_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckge	sim/frv/model.c	/^model_fr550_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckgt	sim/frv/model.c	/^model_fr550_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckhi	sim/frv/model.c	/^model_fr550_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckle	sim/frv/model.c	/^model_fr550_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckls	sim/frv/model.c	/^model_fr550_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cklt	sim/frv/model.c	/^model_fr550_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckn	sim/frv/model.c	/^model_fr550_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cknc	sim/frv/model.c	/^model_fr550_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckne	sim/frv/model.c	/^model_fr550_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckno	sim/frv/model.c	/^model_fr550_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cknv	sim/frv/model.c	/^model_fr550_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckp	sim/frv/model.c	/^model_fr550_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckra	sim/frv/model.c	/^model_fr550_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ckv	sim/frv/model.c	/^model_fr550_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cld	sim/frv/model.c	/^model_fr550_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldbf	sim/frv/model.c	/^model_fr550_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldbfu	sim/frv/model.c	/^model_fr550_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldd	sim/frv/model.c	/^model_fr550_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clddf	sim/frv/model.c	/^model_fr550_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clddfu	sim/frv/model.c	/^model_fr550_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clddu	sim/frv/model.c	/^model_fr550_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldf	sim/frv/model.c	/^model_fr550_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldfu	sim/frv/model.c	/^model_fr550_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldhf	sim/frv/model.c	/^model_fr550_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldhfu	sim/frv/model.c	/^model_fr550_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldq	sim/frv/model.c	/^model_fr550_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldqu	sim/frv/model.c	/^model_fr550_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldsb	sim/frv/model.c	/^model_fr550_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldsbu	sim/frv/model.c	/^model_fr550_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldsh	sim/frv/model.c	/^model_fr550_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldshu	sim/frv/model.c	/^model_fr550_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldu	sim/frv/model.c	/^model_fr550_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldub	sim/frv/model.c	/^model_fr550_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cldubu	sim/frv/model.c	/^model_fr550_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clduh	sim/frv/model.c	/^model_fr550_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clduhu	sim/frv/model.c	/^model_fr550_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clrfa	sim/frv/model.c	/^model_fr550_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clrfr	sim/frv/model.c	/^model_fr550_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clrga	sim/frv/model.c	/^model_fr550_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_clrgr	sim/frv/model.c	/^model_fr550_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmaddhss	sim/frv/model.c	/^model_fr550_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmaddhus	sim/frv/model.c	/^model_fr550_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmand	sim/frv/model.c	/^model_fr550_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmbtoh	sim/frv/model.c	/^model_fr550_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmbtohe	sim/frv/model.c	/^model_fr550_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmcpxis	sim/frv/model.c	/^model_fr550_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmcpxiu	sim/frv/model.c	/^model_fr550_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmcpxrs	sim/frv/model.c	/^model_fr550_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmcpxru	sim/frv/model.c	/^model_fr550_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmexpdhd	sim/frv/model.c	/^model_fr550_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmexpdhw	sim/frv/model.c	/^model_fr550_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmhtob	sim/frv/model.c	/^model_fr550_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmmachs	sim/frv/model.c	/^model_fr550_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmmachu	sim/frv/model.c	/^model_fr550_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmmulhs	sim/frv/model.c	/^model_fr550_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmmulhu	sim/frv/model.c	/^model_fr550_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmnot	sim/frv/model.c	/^model_fr550_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmor	sim/frv/model.c	/^model_fr550_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmovfg	sim/frv/model.c	/^model_fr550_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmovfgd	sim/frv/model.c	/^model_fr550_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmovgf	sim/frv/model.c	/^model_fr550_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmovgfd	sim/frv/model.c	/^model_fr550_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmpb	sim/frv/model.c	/^model_fr550_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmpba	sim/frv/model.c	/^model_fr550_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqaddhss	sim/frv/model.c	/^model_fr550_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqaddhus	sim/frv/model.c	/^model_fr550_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqmachs	sim/frv/model.c	/^model_fr550_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqmachu	sim/frv/model.c	/^model_fr550_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqmulhs	sim/frv/model.c	/^model_fr550_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqmulhu	sim/frv/model.c	/^model_fr550_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqsubhss	sim/frv/model.c	/^model_fr550_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmqsubhus	sim/frv/model.c	/^model_fr550_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmsubhss	sim/frv/model.c	/^model_fr550_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmsubhus	sim/frv/model.c	/^model_fr550_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cmxor	sim/frv/model.c	/^model_fr550_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cnot	sim/frv/model.c	/^model_fr550_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_commitfa	sim/frv/model.c	/^model_fr550_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_commitfr	sim/frv/model.c	/^model_fr550_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_commitga	sim/frv/model.c	/^model_fr550_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_commitgr	sim/frv/model.c	/^model_fr550_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cop1	sim/frv/model.c	/^model_fr550_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cop2	sim/frv/model.c	/^model_fr550_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cor	sim/frv/model.c	/^model_fr550_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_corcc	sim/frv/model.c	/^model_fr550_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cscan	sim/frv/model.c	/^model_fr550_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csdiv	sim/frv/model.c	/^model_fr550_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csll	sim/frv/model.c	/^model_fr550_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csllcc	sim/frv/model.c	/^model_fr550_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csmul	sim/frv/model.c	/^model_fr550_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csmulcc	sim/frv/model.c	/^model_fr550_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csra	sim/frv/model.c	/^model_fr550_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csracc	sim/frv/model.c	/^model_fr550_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csrl	sim/frv/model.c	/^model_fr550_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csrlcc	sim/frv/model.c	/^model_fr550_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cst	sim/frv/model.c	/^model_fr550_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstb	sim/frv/model.c	/^model_fr550_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstbf	sim/frv/model.c	/^model_fr550_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstbfu	sim/frv/model.c	/^model_fr550_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstbu	sim/frv/model.c	/^model_fr550_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstd	sim/frv/model.c	/^model_fr550_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstdf	sim/frv/model.c	/^model_fr550_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstdfu	sim/frv/model.c	/^model_fr550_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstdu	sim/frv/model.c	/^model_fr550_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstf	sim/frv/model.c	/^model_fr550_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstfu	sim/frv/model.c	/^model_fr550_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csth	sim/frv/model.c	/^model_fr550_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csthf	sim/frv/model.c	/^model_fr550_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csthfu	sim/frv/model.c	/^model_fr550_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csthu	sim/frv/model.c	/^model_fr550_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstq	sim/frv/model.c	/^model_fr550_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cstu	sim/frv/model.c	/^model_fr550_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csub	sim/frv/model.c	/^model_fr550_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_csubcc	sim/frv/model.c	/^model_fr550_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cswap	sim/frv/model.c	/^model_fr550_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cudiv	sim/frv/model.c	/^model_fr550_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cxor	sim/frv/model.c	/^model_fr550_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_cxorcc	sim/frv/model.c	/^model_fr550_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dcef	sim/frv/model.c	/^model_fr550_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dcei	sim/frv/model.c	/^model_fr550_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dcf	sim/frv/model.c	/^model_fr550_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dci	sim/frv/model.c	/^model_fr550_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dcpl	sim/frv/model.c	/^model_fr550_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dcul	sim/frv/model.c	/^model_fr550_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_dtlbi	sim/frv/model.c	/^model_fr550_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fabsd	sim/frv/model.c	/^model_fr550_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fabss	sim/frv/model.c	/^model_fr550_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_faddd	sim/frv/model.c	/^model_fr550_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fadds	sim/frv/model.c	/^model_fr550_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbeq	sim/frv/model.c	/^model_fr550_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbeqlr	sim/frv/model.c	/^model_fr550_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbge	sim/frv/model.c	/^model_fr550_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbgelr	sim/frv/model.c	/^model_fr550_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbgt	sim/frv/model.c	/^model_fr550_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbgtlr	sim/frv/model.c	/^model_fr550_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fble	sim/frv/model.c	/^model_fr550_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fblelr	sim/frv/model.c	/^model_fr550_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fblg	sim/frv/model.c	/^model_fr550_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fblglr	sim/frv/model.c	/^model_fr550_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fblt	sim/frv/model.c	/^model_fr550_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbltlr	sim/frv/model.c	/^model_fr550_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbne	sim/frv/model.c	/^model_fr550_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbnelr	sim/frv/model.c	/^model_fr550_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbno	sim/frv/model.c	/^model_fr550_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbnolr	sim/frv/model.c	/^model_fr550_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbo	sim/frv/model.c	/^model_fr550_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbolr	sim/frv/model.c	/^model_fr550_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbra	sim/frv/model.c	/^model_fr550_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbralr	sim/frv/model.c	/^model_fr550_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbu	sim/frv/model.c	/^model_fr550_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbue	sim/frv/model.c	/^model_fr550_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbuelr	sim/frv/model.c	/^model_fr550_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbug	sim/frv/model.c	/^model_fr550_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbuge	sim/frv/model.c	/^model_fr550_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbugelr	sim/frv/model.c	/^model_fr550_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbuglr	sim/frv/model.c	/^model_fr550_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbul	sim/frv/model.c	/^model_fr550_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbule	sim/frv/model.c	/^model_fr550_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbulelr	sim/frv/model.c	/^model_fr550_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbullr	sim/frv/model.c	/^model_fr550_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fbulr	sim/frv/model.c	/^model_fr550_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbeqlr	sim/frv/model.c	/^model_fr550_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbgelr	sim/frv/model.c	/^model_fr550_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbgtlr	sim/frv/model.c	/^model_fr550_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcblelr	sim/frv/model.c	/^model_fr550_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcblglr	sim/frv/model.c	/^model_fr550_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbltlr	sim/frv/model.c	/^model_fr550_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbnelr	sim/frv/model.c	/^model_fr550_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbnolr	sim/frv/model.c	/^model_fr550_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbolr	sim/frv/model.c	/^model_fr550_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbralr	sim/frv/model.c	/^model_fr550_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbuelr	sim/frv/model.c	/^model_fr550_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbugelr	sim/frv/model.c	/^model_fr550_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbuglr	sim/frv/model.c	/^model_fr550_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbulelr	sim/frv/model.c	/^model_fr550_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbullr	sim/frv/model.c	/^model_fr550_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcbulr	sim/frv/model.c	/^model_fr550_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckeq	sim/frv/model.c	/^model_fr550_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckge	sim/frv/model.c	/^model_fr550_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckgt	sim/frv/model.c	/^model_fr550_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckle	sim/frv/model.c	/^model_fr550_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcklg	sim/frv/model.c	/^model_fr550_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcklt	sim/frv/model.c	/^model_fr550_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckne	sim/frv/model.c	/^model_fr550_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckno	sim/frv/model.c	/^model_fr550_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcko	sim/frv/model.c	/^model_fr550_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckra	sim/frv/model.c	/^model_fr550_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcku	sim/frv/model.c	/^model_fr550_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckue	sim/frv/model.c	/^model_fr550_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckug	sim/frv/model.c	/^model_fr550_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckuge	sim/frv/model.c	/^model_fr550_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckul	sim/frv/model.c	/^model_fr550_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fckule	sim/frv/model.c	/^model_fr550_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcmpd	sim/frv/model.c	/^model_fr550_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fcmps	sim/frv/model.c	/^model_fr550_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdabss	sim/frv/model.c	/^model_fr550_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdadds	sim/frv/model.c	/^model_fr550_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdcmps	sim/frv/model.c	/^model_fr550_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fddivs	sim/frv/model.c	/^model_fr550_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fditos	sim/frv/model.c	/^model_fr550_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdivd	sim/frv/model.c	/^model_fr550_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdivs	sim/frv/model.c	/^model_fr550_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmadds	sim/frv/model.c	/^model_fr550_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmas	sim/frv/model.c	/^model_fr550_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmovs	sim/frv/model.c	/^model_fr550_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmss	sim/frv/model.c	/^model_fr550_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmulcs	sim/frv/model.c	/^model_fr550_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdmuls	sim/frv/model.c	/^model_fr550_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdnegs	sim/frv/model.c	/^model_fr550_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdsads	sim/frv/model.c	/^model_fr550_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdsqrts	sim/frv/model.c	/^model_fr550_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdstoi	sim/frv/model.c	/^model_fr550_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdsubs	sim/frv/model.c	/^model_fr550_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fdtoi	sim/frv/model.c	/^model_fr550_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fitod	sim/frv/model.c	/^model_fr550_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fitos	sim/frv/model.c	/^model_fr550_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmad	sim/frv/model.c	/^model_fr550_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmaddd	sim/frv/model.c	/^model_fr550_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmadds	sim/frv/model.c	/^model_fr550_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmas	sim/frv/model.c	/^model_fr550_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmovd	sim/frv/model.c	/^model_fr550_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmovs	sim/frv/model.c	/^model_fr550_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmsd	sim/frv/model.c	/^model_fr550_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmss	sim/frv/model.c	/^model_fr550_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmsubd	sim/frv/model.c	/^model_fr550_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmsubs	sim/frv/model.c	/^model_fr550_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmuld	sim/frv/model.c	/^model_fr550_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fmuls	sim/frv/model.c	/^model_fr550_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fnegd	sim/frv/model.c	/^model_fr550_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fnegs	sim/frv/model.c	/^model_fr550_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fnop	sim/frv/model.c	/^model_fr550_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fsqrtd	sim/frv/model.c	/^model_fr550_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fsqrts	sim/frv/model.c	/^model_fr550_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fstoi	sim/frv/model.c	/^model_fr550_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fsubd	sim/frv/model.c	/^model_fr550_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fsubs	sim/frv/model.c	/^model_fr550_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fteq	sim/frv/model.c	/^model_fr550_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftge	sim/frv/model.c	/^model_fr550_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftgt	sim/frv/model.c	/^model_fr550_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftieq	sim/frv/model.c	/^model_fr550_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftige	sim/frv/model.c	/^model_fr550_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftigt	sim/frv/model.c	/^model_fr550_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftile	sim/frv/model.c	/^model_fr550_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftilg	sim/frv/model.c	/^model_fr550_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftilt	sim/frv/model.c	/^model_fr550_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftine	sim/frv/model.c	/^model_fr550_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftino	sim/frv/model.c	/^model_fr550_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftio	sim/frv/model.c	/^model_fr550_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftira	sim/frv/model.c	/^model_fr550_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiu	sim/frv/model.c	/^model_fr550_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiue	sim/frv/model.c	/^model_fr550_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiug	sim/frv/model.c	/^model_fr550_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiuge	sim/frv/model.c	/^model_fr550_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiul	sim/frv/model.c	/^model_fr550_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftiule	sim/frv/model.c	/^model_fr550_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftle	sim/frv/model.c	/^model_fr550_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftlg	sim/frv/model.c	/^model_fr550_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftlt	sim/frv/model.c	/^model_fr550_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftne	sim/frv/model.c	/^model_fr550_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftno	sim/frv/model.c	/^model_fr550_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_fto	sim/frv/model.c	/^model_fr550_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftra	sim/frv/model.c	/^model_fr550_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftu	sim/frv/model.c	/^model_fr550_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftue	sim/frv/model.c	/^model_fr550_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftug	sim/frv/model.c	/^model_fr550_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftuge	sim/frv/model.c	/^model_fr550_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftul	sim/frv/model.c	/^model_fr550_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ftule	sim/frv/model.c	/^model_fr550_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_icei	sim/frv/model.c	/^model_fr550_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ici	sim/frv/model.c	/^model_fr550_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_icpl	sim/frv/model.c	/^model_fr550_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_icul	sim/frv/model.c	/^model_fr550_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_itlbi	sim/frv/model.c	/^model_fr550_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_jmpil	sim/frv/model.c	/^model_fr550_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_jmpl	sim/frv/model.c	/^model_fr550_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ld	sim/frv/model.c	/^model_fr550_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldbf	sim/frv/model.c	/^model_fr550_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldbfi	sim/frv/model.c	/^model_fr550_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldbfu	sim/frv/model.c	/^model_fr550_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldc	sim/frv/model.c	/^model_fr550_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldcu	sim/frv/model.c	/^model_fr550_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldd	sim/frv/model.c	/^model_fr550_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddc	sim/frv/model.c	/^model_fr550_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddcu	sim/frv/model.c	/^model_fr550_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddf	sim/frv/model.c	/^model_fr550_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddfi	sim/frv/model.c	/^model_fr550_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddfu	sim/frv/model.c	/^model_fr550_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddi	sim/frv/model.c	/^model_fr550_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lddu	sim/frv/model.c	/^model_fr550_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldf	sim/frv/model.c	/^model_fr550_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldfi	sim/frv/model.c	/^model_fr550_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldfu	sim/frv/model.c	/^model_fr550_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldhf	sim/frv/model.c	/^model_fr550_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldhfi	sim/frv/model.c	/^model_fr550_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldhfu	sim/frv/model.c	/^model_fr550_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldi	sim/frv/model.c	/^model_fr550_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldq	sim/frv/model.c	/^model_fr550_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqc	sim/frv/model.c	/^model_fr550_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqcu	sim/frv/model.c	/^model_fr550_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqf	sim/frv/model.c	/^model_fr550_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqfi	sim/frv/model.c	/^model_fr550_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqfu	sim/frv/model.c	/^model_fr550_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqi	sim/frv/model.c	/^model_fr550_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldqu	sim/frv/model.c	/^model_fr550_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldsb	sim/frv/model.c	/^model_fr550_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldsbi	sim/frv/model.c	/^model_fr550_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldsbu	sim/frv/model.c	/^model_fr550_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldsh	sim/frv/model.c	/^model_fr550_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldshi	sim/frv/model.c	/^model_fr550_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldshu	sim/frv/model.c	/^model_fr550_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldu	sim/frv/model.c	/^model_fr550_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldub	sim/frv/model.c	/^model_fr550_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldubi	sim/frv/model.c	/^model_fr550_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ldubu	sim/frv/model.c	/^model_fr550_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lduh	sim/frv/model.c	/^model_fr550_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lduhi	sim/frv/model.c	/^model_fr550_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lduhu	sim/frv/model.c	/^model_fr550_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lrad	sim/frv/model.c	/^model_fr550_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_lrai	sim/frv/model.c	/^model_fr550_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mabshs	sim/frv/model.c	/^model_fr550_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_maddaccs	sim/frv/model.c	/^model_fr550_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_maddhss	sim/frv/model.c	/^model_fr550_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_maddhus	sim/frv/model.c	/^model_fr550_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mand	sim/frv/model.c	/^model_fr550_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_masaccs	sim/frv/model.c	/^model_fr550_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_maveh	sim/frv/model.c	/^model_fr550_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mbtoh	sim/frv/model.c	/^model_fr550_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mbtohe	sim/frv/model.c	/^model_fr550_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mclracc_0	sim/frv/model.c	/^model_fr550_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mclracc_1	sim/frv/model.c	/^model_fr550_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcmpsh	sim/frv/model.c	/^model_fr550_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcmpuh	sim/frv/model.c	/^model_fr550_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcop1	sim/frv/model.c	/^model_fr550_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcop2	sim/frv/model.c	/^model_fr550_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcplhi	sim/frv/model.c	/^model_fr550_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcpli	sim/frv/model.c	/^model_fr550_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcpxis	sim/frv/model.c	/^model_fr550_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcpxiu	sim/frv/model.c	/^model_fr550_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcpxrs	sim/frv/model.c	/^model_fr550_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcpxru	sim/frv/model.c	/^model_fr550_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcut	sim/frv/model.c	/^model_fr550_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcuti	sim/frv/model.c	/^model_fr550_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcutss	sim/frv/model.c	/^model_fr550_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mcutssi	sim/frv/model.c	/^model_fr550_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdaddaccs	sim/frv/model.c	/^model_fr550_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdasaccs	sim/frv/model.c	/^model_fr550_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdcutssi	sim/frv/model.c	/^model_fr550_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdpackh	sim/frv/model.c	/^model_fr550_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdrotli	sim/frv/model.c	/^model_fr550_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdsubaccs	sim/frv/model.c	/^model_fr550_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mdunpackh	sim/frv/model.c	/^model_fr550_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_membar	sim/frv/model.c	/^model_fr550_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mexpdhd	sim/frv/model.c	/^model_fr550_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mexpdhw	sim/frv/model.c	/^model_fr550_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhdseth	sim/frv/model.c	/^model_fr550_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhdsets	sim/frv/model.c	/^model_fr550_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhsethih	sim/frv/model.c	/^model_fr550_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhsethis	sim/frv/model.c	/^model_fr550_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhsetloh	sim/frv/model.c	/^model_fr550_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhsetlos	sim/frv/model.c	/^model_fr550_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mhtob	sim/frv/model.c	/^model_fr550_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmachs	sim/frv/model.c	/^model_fr550_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmachu	sim/frv/model.c	/^model_fr550_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmrdhs	sim/frv/model.c	/^model_fr550_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmrdhu	sim/frv/model.c	/^model_fr550_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmulhs	sim/frv/model.c	/^model_fr550_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmulhu	sim/frv/model.c	/^model_fr550_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmulxhs	sim/frv/model.c	/^model_fr550_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mmulxhu	sim/frv/model.c	/^model_fr550_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mnop	sim/frv/model.c	/^model_fr550_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mnot	sim/frv/model.c	/^model_fr550_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mor	sim/frv/model.c	/^model_fr550_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movfg	sim/frv/model.c	/^model_fr550_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movfgd	sim/frv/model.c	/^model_fr550_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movfgq	sim/frv/model.c	/^model_fr550_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movgf	sim/frv/model.c	/^model_fr550_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movgfd	sim/frv/model.c	/^model_fr550_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movgfq	sim/frv/model.c	/^model_fr550_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movgs	sim/frv/model.c	/^model_fr550_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_movsg	sim/frv/model.c	/^model_fr550_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mpackh	sim/frv/model.c	/^model_fr550_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqaddhss	sim/frv/model.c	/^model_fr550_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqaddhus	sim/frv/model.c	/^model_fr550_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqcpxis	sim/frv/model.c	/^model_fr550_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqcpxiu	sim/frv/model.c	/^model_fr550_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqcpxrs	sim/frv/model.c	/^model_fr550_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqcpxru	sim/frv/model.c	/^model_fr550_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqlclrhs	sim/frv/model.c	/^model_fr550_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqlmths	sim/frv/model.c	/^model_fr550_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmachs	sim/frv/model.c	/^model_fr550_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmachu	sim/frv/model.c	/^model_fr550_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmacxhs	sim/frv/model.c	/^model_fr550_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmulhs	sim/frv/model.c	/^model_fr550_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmulhu	sim/frv/model.c	/^model_fr550_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmulxhs	sim/frv/model.c	/^model_fr550_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqmulxhu	sim/frv/model.c	/^model_fr550_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqsaths	sim/frv/model.c	/^model_fr550_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqsllhi	sim/frv/model.c	/^model_fr550_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqsrahi	sim/frv/model.c	/^model_fr550_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqsubhss	sim/frv/model.c	/^model_fr550_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqsubhus	sim/frv/model.c	/^model_fr550_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqxmachs	sim/frv/model.c	/^model_fr550_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mqxmacxhs	sim/frv/model.c	/^model_fr550_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mrdacc	sim/frv/model.c	/^model_fr550_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mrdaccg	sim/frv/model.c	/^model_fr550_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mrotli	sim/frv/model.c	/^model_fr550_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mrotri	sim/frv/model.c	/^model_fr550_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msaths	sim/frv/model.c	/^model_fr550_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msathu	sim/frv/model.c	/^model_fr550_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msllhi	sim/frv/model.c	/^model_fr550_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msrahi	sim/frv/model.c	/^model_fr550_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msrlhi	sim/frv/model.c	/^model_fr550_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msubaccs	sim/frv/model.c	/^model_fr550_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msubhss	sim/frv/model.c	/^model_fr550_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_msubhus	sim/frv/model.c	/^model_fr550_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mtrap	sim/frv/model.c	/^model_fr550_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_munpackh	sim/frv/model.c	/^model_fr550_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mwcut	sim/frv/model.c	/^model_fr550_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mwcuti	sim/frv/model.c	/^model_fr550_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mwtacc	sim/frv/model.c	/^model_fr550_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mwtaccg	sim/frv/model.c	/^model_fr550_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_mxor	sim/frv/model.c	/^model_fr550_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nandcr	sim/frv/model.c	/^model_fr550_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nandncr	sim/frv/model.c	/^model_fr550_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfadds	sim/frv/model.c	/^model_fr550_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdadds	sim/frv/model.c	/^model_fr550_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdcmps	sim/frv/model.c	/^model_fr550_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfddivs	sim/frv/model.c	/^model_fr550_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfditos	sim/frv/model.c	/^model_fr550_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdivs	sim/frv/model.c	/^model_fr550_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdmadds	sim/frv/model.c	/^model_fr550_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdmas	sim/frv/model.c	/^model_fr550_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdmss	sim/frv/model.c	/^model_fr550_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdmulcs	sim/frv/model.c	/^model_fr550_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdmuls	sim/frv/model.c	/^model_fr550_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdsads	sim/frv/model.c	/^model_fr550_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdsqrts	sim/frv/model.c	/^model_fr550_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdstoi	sim/frv/model.c	/^model_fr550_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfdsubs	sim/frv/model.c	/^model_fr550_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfitos	sim/frv/model.c	/^model_fr550_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfmadds	sim/frv/model.c	/^model_fr550_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfmas	sim/frv/model.c	/^model_fr550_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfmss	sim/frv/model.c	/^model_fr550_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfmsubs	sim/frv/model.c	/^model_fr550_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfmuls	sim/frv/model.c	/^model_fr550_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfsqrts	sim/frv/model.c	/^model_fr550_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfstoi	sim/frv/model.c	/^model_fr550_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nfsubs	sim/frv/model.c	/^model_fr550_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nld	sim/frv/model.c	/^model_fr550_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldbf	sim/frv/model.c	/^model_fr550_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldbfi	sim/frv/model.c	/^model_fr550_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldbfu	sim/frv/model.c	/^model_fr550_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldd	sim/frv/model.c	/^model_fr550_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlddf	sim/frv/model.c	/^model_fr550_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlddfi	sim/frv/model.c	/^model_fr550_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlddfu	sim/frv/model.c	/^model_fr550_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlddi	sim/frv/model.c	/^model_fr550_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlddu	sim/frv/model.c	/^model_fr550_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldf	sim/frv/model.c	/^model_fr550_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldfi	sim/frv/model.c	/^model_fr550_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldfu	sim/frv/model.c	/^model_fr550_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldhf	sim/frv/model.c	/^model_fr550_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldhfi	sim/frv/model.c	/^model_fr550_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldhfu	sim/frv/model.c	/^model_fr550_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldi	sim/frv/model.c	/^model_fr550_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldq	sim/frv/model.c	/^model_fr550_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldqf	sim/frv/model.c	/^model_fr550_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldqfi	sim/frv/model.c	/^model_fr550_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldqfu	sim/frv/model.c	/^model_fr550_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldqu	sim/frv/model.c	/^model_fr550_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldsb	sim/frv/model.c	/^model_fr550_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldsbi	sim/frv/model.c	/^model_fr550_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldsbu	sim/frv/model.c	/^model_fr550_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldsh	sim/frv/model.c	/^model_fr550_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldshi	sim/frv/model.c	/^model_fr550_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldshu	sim/frv/model.c	/^model_fr550_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldu	sim/frv/model.c	/^model_fr550_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldub	sim/frv/model.c	/^model_fr550_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldubi	sim/frv/model.c	/^model_fr550_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nldubu	sim/frv/model.c	/^model_fr550_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlduh	sim/frv/model.c	/^model_fr550_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlduhi	sim/frv/model.c	/^model_fr550_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nlduhu	sim/frv/model.c	/^model_fr550_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_norcr	sim/frv/model.c	/^model_fr550_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_norncr	sim/frv/model.c	/^model_fr550_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_not	sim/frv/model.c	/^model_fr550_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_notcr	sim/frv/model.c	/^model_fr550_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nsdiv	sim/frv/model.c	/^model_fr550_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nsdivi	sim/frv/model.c	/^model_fr550_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nudiv	sim/frv/model.c	/^model_fr550_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_nudivi	sim/frv/model.c	/^model_fr550_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_or	sim/frv/model.c	/^model_fr550_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_orcc	sim/frv/model.c	/^model_fr550_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_orcr	sim/frv/model.c	/^model_fr550_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_ori	sim/frv/model.c	/^model_fr550_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_oricc	sim/frv/model.c	/^model_fr550_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_orncr	sim/frv/model.c	/^model_fr550_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_rei	sim/frv/model.c	/^model_fr550_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_rett	sim/frv/model.c	/^model_fr550_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_scan	sim/frv/model.c	/^model_fr550_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_scani	sim/frv/model.c	/^model_fr550_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_scutss	sim/frv/model.c	/^model_fr550_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sdiv	sim/frv/model.c	/^model_fr550_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sdivi	sim/frv/model.c	/^model_fr550_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sethi	sim/frv/model.c	/^model_fr550_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_setlo	sim/frv/model.c	/^model_fr550_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_setlos	sim/frv/model.c	/^model_fr550_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_slass	sim/frv/model.c	/^model_fr550_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sll	sim/frv/model.c	/^model_fr550_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sllcc	sim/frv/model.c	/^model_fr550_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_slli	sim/frv/model.c	/^model_fr550_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sllicc	sim/frv/model.c	/^model_fr550_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smass	sim/frv/model.c	/^model_fr550_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smsss	sim/frv/model.c	/^model_fr550_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smu	sim/frv/model.c	/^model_fr550_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smul	sim/frv/model.c	/^model_fr550_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smulcc	sim/frv/model.c	/^model_fr550_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smuli	sim/frv/model.c	/^model_fr550_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_smulicc	sim/frv/model.c	/^model_fr550_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sra	sim/frv/model.c	/^model_fr550_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sracc	sim/frv/model.c	/^model_fr550_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_srai	sim/frv/model.c	/^model_fr550_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sraicc	sim/frv/model.c	/^model_fr550_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_srl	sim/frv/model.c	/^model_fr550_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_srlcc	sim/frv/model.c	/^model_fr550_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_srli	sim/frv/model.c	/^model_fr550_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_srlicc	sim/frv/model.c	/^model_fr550_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_st	sim/frv/model.c	/^model_fr550_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stb	sim/frv/model.c	/^model_fr550_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stbf	sim/frv/model.c	/^model_fr550_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stbfi	sim/frv/model.c	/^model_fr550_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stbfu	sim/frv/model.c	/^model_fr550_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stbi	sim/frv/model.c	/^model_fr550_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stbu	sim/frv/model.c	/^model_fr550_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stc	sim/frv/model.c	/^model_fr550_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stcu	sim/frv/model.c	/^model_fr550_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_std	sim/frv/model.c	/^model_fr550_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdc	sim/frv/model.c	/^model_fr550_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdcu	sim/frv/model.c	/^model_fr550_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdf	sim/frv/model.c	/^model_fr550_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdfi	sim/frv/model.c	/^model_fr550_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdfu	sim/frv/model.c	/^model_fr550_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdi	sim/frv/model.c	/^model_fr550_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stdu	sim/frv/model.c	/^model_fr550_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stf	sim/frv/model.c	/^model_fr550_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stfi	sim/frv/model.c	/^model_fr550_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stfu	sim/frv/model.c	/^model_fr550_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sth	sim/frv/model.c	/^model_fr550_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sthf	sim/frv/model.c	/^model_fr550_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sthfi	sim/frv/model.c	/^model_fr550_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sthfu	sim/frv/model.c	/^model_fr550_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sthi	sim/frv/model.c	/^model_fr550_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sthu	sim/frv/model.c	/^model_fr550_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sti	sim/frv/model.c	/^model_fr550_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stq	sim/frv/model.c	/^model_fr550_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqc	sim/frv/model.c	/^model_fr550_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqcu	sim/frv/model.c	/^model_fr550_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqf	sim/frv/model.c	/^model_fr550_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqfi	sim/frv/model.c	/^model_fr550_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqfu	sim/frv/model.c	/^model_fr550_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqi	sim/frv/model.c	/^model_fr550_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stqu	sim/frv/model.c	/^model_fr550_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_stu	sim/frv/model.c	/^model_fr550_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_sub	sim/frv/model.c	/^model_fr550_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subcc	sim/frv/model.c	/^model_fr550_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subi	sim/frv/model.c	/^model_fr550_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subicc	sim/frv/model.c	/^model_fr550_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subss	sim/frv/model.c	/^model_fr550_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subx	sim/frv/model.c	/^model_fr550_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subxcc	sim/frv/model.c	/^model_fr550_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subxi	sim/frv/model.c	/^model_fr550_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_subxicc	sim/frv/model.c	/^model_fr550_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_swap	sim/frv/model.c	/^model_fr550_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_swapi	sim/frv/model.c	/^model_fr550_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tc	sim/frv/model.c	/^model_fr550_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_teq	sim/frv/model.c	/^model_fr550_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tge	sim/frv/model.c	/^model_fr550_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tgt	sim/frv/model.c	/^model_fr550_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_thi	sim/frv/model.c	/^model_fr550_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tic	sim/frv/model.c	/^model_fr550_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tieq	sim/frv/model.c	/^model_fr550_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tige	sim/frv/model.c	/^model_fr550_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tigt	sim/frv/model.c	/^model_fr550_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tihi	sim/frv/model.c	/^model_fr550_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tile	sim/frv/model.c	/^model_fr550_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tils	sim/frv/model.c	/^model_fr550_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tilt	sim/frv/model.c	/^model_fr550_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tin	sim/frv/model.c	/^model_fr550_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tinc	sim/frv/model.c	/^model_fr550_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tine	sim/frv/model.c	/^model_fr550_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tino	sim/frv/model.c	/^model_fr550_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tinv	sim/frv/model.c	/^model_fr550_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tip	sim/frv/model.c	/^model_fr550_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tira	sim/frv/model.c	/^model_fr550_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tiv	sim/frv/model.c	/^model_fr550_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tlbpr	sim/frv/model.c	/^model_fr550_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tle	sim/frv/model.c	/^model_fr550_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tls	sim/frv/model.c	/^model_fr550_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tlt	sim/frv/model.c	/^model_fr550_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tn	sim/frv/model.c	/^model_fr550_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tnc	sim/frv/model.c	/^model_fr550_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tne	sim/frv/model.c	/^model_fr550_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tno	sim/frv/model.c	/^model_fr550_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tnv	sim/frv/model.c	/^model_fr550_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tp	sim/frv/model.c	/^model_fr550_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tra	sim/frv/model.c	/^model_fr550_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_tv	sim/frv/model.c	/^model_fr550_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_udiv	sim/frv/model.c	/^model_fr550_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_udivi	sim/frv/model.c	/^model_fr550_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_umul	sim/frv/model.c	/^model_fr550_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_umulcc	sim/frv/model.c	/^model_fr550_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_umuli	sim/frv/model.c	/^model_fr550_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_umulicc	sim/frv/model.c	/^model_fr550_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_wdtlb	sim/frv/model.c	/^model_fr550_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_witlb	sim/frv/model.c	/^model_fr550_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_xor	sim/frv/model.c	/^model_fr550_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_xorcc	sim/frv/model.c	/^model_fr550_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_xorcr	sim/frv/model.c	/^model_fr550_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_xori	sim/frv/model.c	/^model_fr550_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_fr550_xoricc	sim/frv/model.c	/^model_fr550_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_add	sim/frv/model.c	/^model_frv_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addcc	sim/frv/model.c	/^model_frv_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addi	sim/frv/model.c	/^model_frv_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addicc	sim/frv/model.c	/^model_frv_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addss	sim/frv/model.c	/^model_frv_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addx	sim/frv/model.c	/^model_frv_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addxcc	sim/frv/model.c	/^model_frv_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addxi	sim/frv/model.c	/^model_frv_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_addxicc	sim/frv/model.c	/^model_frv_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_and	sim/frv/model.c	/^model_frv_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_andcc	sim/frv/model.c	/^model_frv_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_andcr	sim/frv/model.c	/^model_frv_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_andi	sim/frv/model.c	/^model_frv_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_andicc	sim/frv/model.c	/^model_frv_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_andncr	sim/frv/model.c	/^model_frv_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bar	sim/frv/model.c	/^model_frv_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bc	sim/frv/model.c	/^model_frv_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcclr	sim/frv/model.c	/^model_frv_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bceqlr	sim/frv/model.c	/^model_frv_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcgelr	sim/frv/model.c	/^model_frv_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcgtlr	sim/frv/model.c	/^model_frv_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bchilr	sim/frv/model.c	/^model_frv_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bclelr	sim/frv/model.c	/^model_frv_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bclr	sim/frv/model.c	/^model_frv_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bclslr	sim/frv/model.c	/^model_frv_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcltlr	sim/frv/model.c	/^model_frv_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcnclr	sim/frv/model.c	/^model_frv_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcnelr	sim/frv/model.c	/^model_frv_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcnlr	sim/frv/model.c	/^model_frv_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcnolr	sim/frv/model.c	/^model_frv_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcnvlr	sim/frv/model.c	/^model_frv_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcplr	sim/frv/model.c	/^model_frv_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcralr	sim/frv/model.c	/^model_frv_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bctrlr	sim/frv/model.c	/^model_frv_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bcvlr	sim/frv/model.c	/^model_frv_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_beq	sim/frv/model.c	/^model_frv_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_beqlr	sim/frv/model.c	/^model_frv_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bge	sim/frv/model.c	/^model_frv_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bgelr	sim/frv/model.c	/^model_frv_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bgt	sim/frv/model.c	/^model_frv_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bgtlr	sim/frv/model.c	/^model_frv_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bhi	sim/frv/model.c	/^model_frv_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bhilr	sim/frv/model.c	/^model_frv_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ble	sim/frv/model.c	/^model_frv_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_blelr	sim/frv/model.c	/^model_frv_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bls	sim/frv/model.c	/^model_frv_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_blslr	sim/frv/model.c	/^model_frv_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_blt	sim/frv/model.c	/^model_frv_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bltlr	sim/frv/model.c	/^model_frv_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bn	sim/frv/model.c	/^model_frv_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnc	sim/frv/model.c	/^model_frv_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnclr	sim/frv/model.c	/^model_frv_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bne	sim/frv/model.c	/^model_frv_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnelr	sim/frv/model.c	/^model_frv_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnlr	sim/frv/model.c	/^model_frv_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bno	sim/frv/model.c	/^model_frv_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnolr	sim/frv/model.c	/^model_frv_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnv	sim/frv/model.c	/^model_frv_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bnvlr	sim/frv/model.c	/^model_frv_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bp	sim/frv/model.c	/^model_frv_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bplr	sim/frv/model.c	/^model_frv_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bra	sim/frv/model.c	/^model_frv_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bralr	sim/frv/model.c	/^model_frv_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_break	sim/frv/model.c	/^model_frv_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bv	sim/frv/model.c	/^model_frv_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_bvlr	sim/frv/model.c	/^model_frv_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cadd	sim/frv/model.c	/^model_frv_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_caddcc	sim/frv/model.c	/^model_frv_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_call	sim/frv/model.c	/^model_frv_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_callil	sim/frv/model.c	/^model_frv_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_calll	sim/frv/model.c	/^model_frv_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cand	sim/frv/model.c	/^model_frv_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_candcc	sim/frv/model.c	/^model_frv_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ccalll	sim/frv/model.c	/^model_frv_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckc	sim/frv/model.c	/^model_frv_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckeq	sim/frv/model.c	/^model_frv_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckge	sim/frv/model.c	/^model_frv_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckgt	sim/frv/model.c	/^model_frv_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckhi	sim/frv/model.c	/^model_frv_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckle	sim/frv/model.c	/^model_frv_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckls	sim/frv/model.c	/^model_frv_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ccklt	sim/frv/model.c	/^model_frv_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckn	sim/frv/model.c	/^model_frv_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ccknc	sim/frv/model.c	/^model_frv_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckne	sim/frv/model.c	/^model_frv_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckno	sim/frv/model.c	/^model_frv_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ccknv	sim/frv/model.c	/^model_frv_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckp	sim/frv/model.c	/^model_frv_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckra	sim/frv/model.c	/^model_frv_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cckv	sim/frv/model.c	/^model_frv_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfabss	sim/frv/model.c	/^model_frv_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfadds	sim/frv/model.c	/^model_frv_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckeq	sim/frv/model.c	/^model_frv_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckge	sim/frv/model.c	/^model_frv_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckgt	sim/frv/model.c	/^model_frv_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckle	sim/frv/model.c	/^model_frv_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfcklg	sim/frv/model.c	/^model_frv_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfcklt	sim/frv/model.c	/^model_frv_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckne	sim/frv/model.c	/^model_frv_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckno	sim/frv/model.c	/^model_frv_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfcko	sim/frv/model.c	/^model_frv_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckra	sim/frv/model.c	/^model_frv_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfcku	sim/frv/model.c	/^model_frv_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckue	sim/frv/model.c	/^model_frv_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckug	sim/frv/model.c	/^model_frv_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckuge	sim/frv/model.c	/^model_frv_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckul	sim/frv/model.c	/^model_frv_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfckule	sim/frv/model.c	/^model_frv_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfcmps	sim/frv/model.c	/^model_frv_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfdivs	sim/frv/model.c	/^model_frv_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfitos	sim/frv/model.c	/^model_frv_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmadds	sim/frv/model.c	/^model_frv_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmas	sim/frv/model.c	/^model_frv_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmovs	sim/frv/model.c	/^model_frv_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmss	sim/frv/model.c	/^model_frv_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmsubs	sim/frv/model.c	/^model_frv_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfmuls	sim/frv/model.c	/^model_frv_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfnegs	sim/frv/model.c	/^model_frv_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfsqrts	sim/frv/model.c	/^model_frv_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfstoi	sim/frv/model.c	/^model_frv_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cfsubs	sim/frv/model.c	/^model_frv_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cjmpl	sim/frv/model.c	/^model_frv_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckc	sim/frv/model.c	/^model_frv_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckeq	sim/frv/model.c	/^model_frv_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckge	sim/frv/model.c	/^model_frv_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckgt	sim/frv/model.c	/^model_frv_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckhi	sim/frv/model.c	/^model_frv_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckle	sim/frv/model.c	/^model_frv_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckls	sim/frv/model.c	/^model_frv_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cklt	sim/frv/model.c	/^model_frv_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckn	sim/frv/model.c	/^model_frv_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cknc	sim/frv/model.c	/^model_frv_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckne	sim/frv/model.c	/^model_frv_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckno	sim/frv/model.c	/^model_frv_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cknv	sim/frv/model.c	/^model_frv_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckp	sim/frv/model.c	/^model_frv_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckra	sim/frv/model.c	/^model_frv_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ckv	sim/frv/model.c	/^model_frv_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cld	sim/frv/model.c	/^model_frv_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldbf	sim/frv/model.c	/^model_frv_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldbfu	sim/frv/model.c	/^model_frv_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldd	sim/frv/model.c	/^model_frv_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clddf	sim/frv/model.c	/^model_frv_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clddfu	sim/frv/model.c	/^model_frv_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clddu	sim/frv/model.c	/^model_frv_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldf	sim/frv/model.c	/^model_frv_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldfu	sim/frv/model.c	/^model_frv_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldhf	sim/frv/model.c	/^model_frv_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldhfu	sim/frv/model.c	/^model_frv_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldq	sim/frv/model.c	/^model_frv_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldqu	sim/frv/model.c	/^model_frv_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldsb	sim/frv/model.c	/^model_frv_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldsbu	sim/frv/model.c	/^model_frv_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldsh	sim/frv/model.c	/^model_frv_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldshu	sim/frv/model.c	/^model_frv_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldu	sim/frv/model.c	/^model_frv_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldub	sim/frv/model.c	/^model_frv_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cldubu	sim/frv/model.c	/^model_frv_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clduh	sim/frv/model.c	/^model_frv_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clduhu	sim/frv/model.c	/^model_frv_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clrfa	sim/frv/model.c	/^model_frv_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clrfr	sim/frv/model.c	/^model_frv_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clrga	sim/frv/model.c	/^model_frv_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_clrgr	sim/frv/model.c	/^model_frv_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmaddhss	sim/frv/model.c	/^model_frv_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmaddhus	sim/frv/model.c	/^model_frv_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmand	sim/frv/model.c	/^model_frv_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmbtoh	sim/frv/model.c	/^model_frv_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmbtohe	sim/frv/model.c	/^model_frv_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmcpxis	sim/frv/model.c	/^model_frv_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmcpxiu	sim/frv/model.c	/^model_frv_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmcpxrs	sim/frv/model.c	/^model_frv_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmcpxru	sim/frv/model.c	/^model_frv_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmexpdhd	sim/frv/model.c	/^model_frv_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmexpdhw	sim/frv/model.c	/^model_frv_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmhtob	sim/frv/model.c	/^model_frv_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmmachs	sim/frv/model.c	/^model_frv_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmmachu	sim/frv/model.c	/^model_frv_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmmulhs	sim/frv/model.c	/^model_frv_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmmulhu	sim/frv/model.c	/^model_frv_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmnot	sim/frv/model.c	/^model_frv_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmor	sim/frv/model.c	/^model_frv_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmovfg	sim/frv/model.c	/^model_frv_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmovfgd	sim/frv/model.c	/^model_frv_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmovgf	sim/frv/model.c	/^model_frv_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmovgfd	sim/frv/model.c	/^model_frv_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmpb	sim/frv/model.c	/^model_frv_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmpba	sim/frv/model.c	/^model_frv_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqaddhss	sim/frv/model.c	/^model_frv_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqaddhus	sim/frv/model.c	/^model_frv_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqmachs	sim/frv/model.c	/^model_frv_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqmachu	sim/frv/model.c	/^model_frv_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqmulhs	sim/frv/model.c	/^model_frv_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqmulhu	sim/frv/model.c	/^model_frv_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqsubhss	sim/frv/model.c	/^model_frv_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmqsubhus	sim/frv/model.c	/^model_frv_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmsubhss	sim/frv/model.c	/^model_frv_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmsubhus	sim/frv/model.c	/^model_frv_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cmxor	sim/frv/model.c	/^model_frv_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cnot	sim/frv/model.c	/^model_frv_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_commitfa	sim/frv/model.c	/^model_frv_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_commitfr	sim/frv/model.c	/^model_frv_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_commitga	sim/frv/model.c	/^model_frv_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_commitgr	sim/frv/model.c	/^model_frv_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cop1	sim/frv/model.c	/^model_frv_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cop2	sim/frv/model.c	/^model_frv_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cor	sim/frv/model.c	/^model_frv_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_corcc	sim/frv/model.c	/^model_frv_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cscan	sim/frv/model.c	/^model_frv_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csdiv	sim/frv/model.c	/^model_frv_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csll	sim/frv/model.c	/^model_frv_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csllcc	sim/frv/model.c	/^model_frv_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csmul	sim/frv/model.c	/^model_frv_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csmulcc	sim/frv/model.c	/^model_frv_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csra	sim/frv/model.c	/^model_frv_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csracc	sim/frv/model.c	/^model_frv_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csrl	sim/frv/model.c	/^model_frv_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csrlcc	sim/frv/model.c	/^model_frv_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cst	sim/frv/model.c	/^model_frv_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstb	sim/frv/model.c	/^model_frv_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstbf	sim/frv/model.c	/^model_frv_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstbfu	sim/frv/model.c	/^model_frv_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstbu	sim/frv/model.c	/^model_frv_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstd	sim/frv/model.c	/^model_frv_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstdf	sim/frv/model.c	/^model_frv_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstdfu	sim/frv/model.c	/^model_frv_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstdu	sim/frv/model.c	/^model_frv_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstf	sim/frv/model.c	/^model_frv_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstfu	sim/frv/model.c	/^model_frv_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csth	sim/frv/model.c	/^model_frv_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csthf	sim/frv/model.c	/^model_frv_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csthfu	sim/frv/model.c	/^model_frv_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csthu	sim/frv/model.c	/^model_frv_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstq	sim/frv/model.c	/^model_frv_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cstu	sim/frv/model.c	/^model_frv_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csub	sim/frv/model.c	/^model_frv_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_csubcc	sim/frv/model.c	/^model_frv_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cswap	sim/frv/model.c	/^model_frv_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cudiv	sim/frv/model.c	/^model_frv_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cxor	sim/frv/model.c	/^model_frv_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_cxorcc	sim/frv/model.c	/^model_frv_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dcef	sim/frv/model.c	/^model_frv_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dcei	sim/frv/model.c	/^model_frv_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dcf	sim/frv/model.c	/^model_frv_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dci	sim/frv/model.c	/^model_frv_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dcpl	sim/frv/model.c	/^model_frv_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dcul	sim/frv/model.c	/^model_frv_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_dtlbi	sim/frv/model.c	/^model_frv_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fabsd	sim/frv/model.c	/^model_frv_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fabss	sim/frv/model.c	/^model_frv_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_faddd	sim/frv/model.c	/^model_frv_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fadds	sim/frv/model.c	/^model_frv_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbeq	sim/frv/model.c	/^model_frv_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbeqlr	sim/frv/model.c	/^model_frv_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbge	sim/frv/model.c	/^model_frv_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbgelr	sim/frv/model.c	/^model_frv_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbgt	sim/frv/model.c	/^model_frv_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbgtlr	sim/frv/model.c	/^model_frv_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fble	sim/frv/model.c	/^model_frv_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fblelr	sim/frv/model.c	/^model_frv_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fblg	sim/frv/model.c	/^model_frv_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fblglr	sim/frv/model.c	/^model_frv_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fblt	sim/frv/model.c	/^model_frv_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbltlr	sim/frv/model.c	/^model_frv_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbne	sim/frv/model.c	/^model_frv_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbnelr	sim/frv/model.c	/^model_frv_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbno	sim/frv/model.c	/^model_frv_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbnolr	sim/frv/model.c	/^model_frv_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbo	sim/frv/model.c	/^model_frv_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbolr	sim/frv/model.c	/^model_frv_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbra	sim/frv/model.c	/^model_frv_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbralr	sim/frv/model.c	/^model_frv_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbu	sim/frv/model.c	/^model_frv_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbue	sim/frv/model.c	/^model_frv_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbuelr	sim/frv/model.c	/^model_frv_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbug	sim/frv/model.c	/^model_frv_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbuge	sim/frv/model.c	/^model_frv_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbugelr	sim/frv/model.c	/^model_frv_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbuglr	sim/frv/model.c	/^model_frv_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbul	sim/frv/model.c	/^model_frv_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbule	sim/frv/model.c	/^model_frv_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbulelr	sim/frv/model.c	/^model_frv_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbullr	sim/frv/model.c	/^model_frv_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fbulr	sim/frv/model.c	/^model_frv_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbeqlr	sim/frv/model.c	/^model_frv_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbgelr	sim/frv/model.c	/^model_frv_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbgtlr	sim/frv/model.c	/^model_frv_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcblelr	sim/frv/model.c	/^model_frv_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcblglr	sim/frv/model.c	/^model_frv_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbltlr	sim/frv/model.c	/^model_frv_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbnelr	sim/frv/model.c	/^model_frv_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbnolr	sim/frv/model.c	/^model_frv_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbolr	sim/frv/model.c	/^model_frv_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbralr	sim/frv/model.c	/^model_frv_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbuelr	sim/frv/model.c	/^model_frv_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbugelr	sim/frv/model.c	/^model_frv_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbuglr	sim/frv/model.c	/^model_frv_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbulelr	sim/frv/model.c	/^model_frv_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbullr	sim/frv/model.c	/^model_frv_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcbulr	sim/frv/model.c	/^model_frv_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckeq	sim/frv/model.c	/^model_frv_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckge	sim/frv/model.c	/^model_frv_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckgt	sim/frv/model.c	/^model_frv_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckle	sim/frv/model.c	/^model_frv_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcklg	sim/frv/model.c	/^model_frv_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcklt	sim/frv/model.c	/^model_frv_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckne	sim/frv/model.c	/^model_frv_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckno	sim/frv/model.c	/^model_frv_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcko	sim/frv/model.c	/^model_frv_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckra	sim/frv/model.c	/^model_frv_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcku	sim/frv/model.c	/^model_frv_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckue	sim/frv/model.c	/^model_frv_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckug	sim/frv/model.c	/^model_frv_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckuge	sim/frv/model.c	/^model_frv_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckul	sim/frv/model.c	/^model_frv_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fckule	sim/frv/model.c	/^model_frv_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcmpd	sim/frv/model.c	/^model_frv_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fcmps	sim/frv/model.c	/^model_frv_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdabss	sim/frv/model.c	/^model_frv_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdadds	sim/frv/model.c	/^model_frv_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdcmps	sim/frv/model.c	/^model_frv_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fddivs	sim/frv/model.c	/^model_frv_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fditos	sim/frv/model.c	/^model_frv_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdivd	sim/frv/model.c	/^model_frv_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdivs	sim/frv/model.c	/^model_frv_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmadds	sim/frv/model.c	/^model_frv_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmas	sim/frv/model.c	/^model_frv_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmovs	sim/frv/model.c	/^model_frv_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmss	sim/frv/model.c	/^model_frv_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmulcs	sim/frv/model.c	/^model_frv_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdmuls	sim/frv/model.c	/^model_frv_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdnegs	sim/frv/model.c	/^model_frv_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdsads	sim/frv/model.c	/^model_frv_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdsqrts	sim/frv/model.c	/^model_frv_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdstoi	sim/frv/model.c	/^model_frv_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdsubs	sim/frv/model.c	/^model_frv_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fdtoi	sim/frv/model.c	/^model_frv_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fitod	sim/frv/model.c	/^model_frv_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fitos	sim/frv/model.c	/^model_frv_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmad	sim/frv/model.c	/^model_frv_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmaddd	sim/frv/model.c	/^model_frv_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmadds	sim/frv/model.c	/^model_frv_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmas	sim/frv/model.c	/^model_frv_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmovd	sim/frv/model.c	/^model_frv_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmovs	sim/frv/model.c	/^model_frv_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmsd	sim/frv/model.c	/^model_frv_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmss	sim/frv/model.c	/^model_frv_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmsubd	sim/frv/model.c	/^model_frv_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmsubs	sim/frv/model.c	/^model_frv_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmuld	sim/frv/model.c	/^model_frv_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fmuls	sim/frv/model.c	/^model_frv_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fnegd	sim/frv/model.c	/^model_frv_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fnegs	sim/frv/model.c	/^model_frv_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fnop	sim/frv/model.c	/^model_frv_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fsqrtd	sim/frv/model.c	/^model_frv_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fsqrts	sim/frv/model.c	/^model_frv_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fstoi	sim/frv/model.c	/^model_frv_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fsubd	sim/frv/model.c	/^model_frv_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fsubs	sim/frv/model.c	/^model_frv_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fteq	sim/frv/model.c	/^model_frv_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftge	sim/frv/model.c	/^model_frv_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftgt	sim/frv/model.c	/^model_frv_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftieq	sim/frv/model.c	/^model_frv_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftige	sim/frv/model.c	/^model_frv_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftigt	sim/frv/model.c	/^model_frv_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftile	sim/frv/model.c	/^model_frv_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftilg	sim/frv/model.c	/^model_frv_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftilt	sim/frv/model.c	/^model_frv_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftine	sim/frv/model.c	/^model_frv_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftino	sim/frv/model.c	/^model_frv_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftio	sim/frv/model.c	/^model_frv_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftira	sim/frv/model.c	/^model_frv_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiu	sim/frv/model.c	/^model_frv_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiue	sim/frv/model.c	/^model_frv_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiug	sim/frv/model.c	/^model_frv_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiuge	sim/frv/model.c	/^model_frv_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiul	sim/frv/model.c	/^model_frv_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftiule	sim/frv/model.c	/^model_frv_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftle	sim/frv/model.c	/^model_frv_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftlg	sim/frv/model.c	/^model_frv_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftlt	sim/frv/model.c	/^model_frv_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftne	sim/frv/model.c	/^model_frv_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftno	sim/frv/model.c	/^model_frv_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_fto	sim/frv/model.c	/^model_frv_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftra	sim/frv/model.c	/^model_frv_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftu	sim/frv/model.c	/^model_frv_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftue	sim/frv/model.c	/^model_frv_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftug	sim/frv/model.c	/^model_frv_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftuge	sim/frv/model.c	/^model_frv_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftul	sim/frv/model.c	/^model_frv_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ftule	sim/frv/model.c	/^model_frv_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_icei	sim/frv/model.c	/^model_frv_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ici	sim/frv/model.c	/^model_frv_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_icpl	sim/frv/model.c	/^model_frv_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_icul	sim/frv/model.c	/^model_frv_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_itlbi	sim/frv/model.c	/^model_frv_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_jmpil	sim/frv/model.c	/^model_frv_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_jmpl	sim/frv/model.c	/^model_frv_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ld	sim/frv/model.c	/^model_frv_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldbf	sim/frv/model.c	/^model_frv_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldbfi	sim/frv/model.c	/^model_frv_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldbfu	sim/frv/model.c	/^model_frv_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldc	sim/frv/model.c	/^model_frv_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldcu	sim/frv/model.c	/^model_frv_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldd	sim/frv/model.c	/^model_frv_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddc	sim/frv/model.c	/^model_frv_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddcu	sim/frv/model.c	/^model_frv_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddf	sim/frv/model.c	/^model_frv_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddfi	sim/frv/model.c	/^model_frv_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddfu	sim/frv/model.c	/^model_frv_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddi	sim/frv/model.c	/^model_frv_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lddu	sim/frv/model.c	/^model_frv_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldf	sim/frv/model.c	/^model_frv_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldfi	sim/frv/model.c	/^model_frv_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldfu	sim/frv/model.c	/^model_frv_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldhf	sim/frv/model.c	/^model_frv_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldhfi	sim/frv/model.c	/^model_frv_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldhfu	sim/frv/model.c	/^model_frv_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldi	sim/frv/model.c	/^model_frv_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldq	sim/frv/model.c	/^model_frv_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqc	sim/frv/model.c	/^model_frv_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqcu	sim/frv/model.c	/^model_frv_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqf	sim/frv/model.c	/^model_frv_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqfi	sim/frv/model.c	/^model_frv_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqfu	sim/frv/model.c	/^model_frv_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqi	sim/frv/model.c	/^model_frv_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldqu	sim/frv/model.c	/^model_frv_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldsb	sim/frv/model.c	/^model_frv_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldsbi	sim/frv/model.c	/^model_frv_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldsbu	sim/frv/model.c	/^model_frv_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldsh	sim/frv/model.c	/^model_frv_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldshi	sim/frv/model.c	/^model_frv_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldshu	sim/frv/model.c	/^model_frv_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldu	sim/frv/model.c	/^model_frv_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldub	sim/frv/model.c	/^model_frv_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldubi	sim/frv/model.c	/^model_frv_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ldubu	sim/frv/model.c	/^model_frv_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lduh	sim/frv/model.c	/^model_frv_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lduhi	sim/frv/model.c	/^model_frv_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lduhu	sim/frv/model.c	/^model_frv_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lrad	sim/frv/model.c	/^model_frv_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_lrai	sim/frv/model.c	/^model_frv_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mabshs	sim/frv/model.c	/^model_frv_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_maddaccs	sim/frv/model.c	/^model_frv_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_maddhss	sim/frv/model.c	/^model_frv_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_maddhus	sim/frv/model.c	/^model_frv_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mand	sim/frv/model.c	/^model_frv_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_masaccs	sim/frv/model.c	/^model_frv_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_maveh	sim/frv/model.c	/^model_frv_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mbtoh	sim/frv/model.c	/^model_frv_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mbtohe	sim/frv/model.c	/^model_frv_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mclracc_0	sim/frv/model.c	/^model_frv_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mclracc_1	sim/frv/model.c	/^model_frv_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcmpsh	sim/frv/model.c	/^model_frv_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcmpuh	sim/frv/model.c	/^model_frv_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcop1	sim/frv/model.c	/^model_frv_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcop2	sim/frv/model.c	/^model_frv_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcplhi	sim/frv/model.c	/^model_frv_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcpli	sim/frv/model.c	/^model_frv_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcpxis	sim/frv/model.c	/^model_frv_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcpxiu	sim/frv/model.c	/^model_frv_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcpxrs	sim/frv/model.c	/^model_frv_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcpxru	sim/frv/model.c	/^model_frv_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcut	sim/frv/model.c	/^model_frv_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcuti	sim/frv/model.c	/^model_frv_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcutss	sim/frv/model.c	/^model_frv_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mcutssi	sim/frv/model.c	/^model_frv_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdaddaccs	sim/frv/model.c	/^model_frv_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdasaccs	sim/frv/model.c	/^model_frv_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdcutssi	sim/frv/model.c	/^model_frv_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdpackh	sim/frv/model.c	/^model_frv_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdrotli	sim/frv/model.c	/^model_frv_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdsubaccs	sim/frv/model.c	/^model_frv_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mdunpackh	sim/frv/model.c	/^model_frv_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_membar	sim/frv/model.c	/^model_frv_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mexpdhd	sim/frv/model.c	/^model_frv_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mexpdhw	sim/frv/model.c	/^model_frv_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhdseth	sim/frv/model.c	/^model_frv_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhdsets	sim/frv/model.c	/^model_frv_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhsethih	sim/frv/model.c	/^model_frv_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhsethis	sim/frv/model.c	/^model_frv_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhsetloh	sim/frv/model.c	/^model_frv_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhsetlos	sim/frv/model.c	/^model_frv_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mhtob	sim/frv/model.c	/^model_frv_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmachs	sim/frv/model.c	/^model_frv_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmachu	sim/frv/model.c	/^model_frv_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmrdhs	sim/frv/model.c	/^model_frv_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmrdhu	sim/frv/model.c	/^model_frv_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmulhs	sim/frv/model.c	/^model_frv_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmulhu	sim/frv/model.c	/^model_frv_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmulxhs	sim/frv/model.c	/^model_frv_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mmulxhu	sim/frv/model.c	/^model_frv_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mnop	sim/frv/model.c	/^model_frv_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mnot	sim/frv/model.c	/^model_frv_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mor	sim/frv/model.c	/^model_frv_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movfg	sim/frv/model.c	/^model_frv_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movfgd	sim/frv/model.c	/^model_frv_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movfgq	sim/frv/model.c	/^model_frv_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movgf	sim/frv/model.c	/^model_frv_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movgfd	sim/frv/model.c	/^model_frv_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movgfq	sim/frv/model.c	/^model_frv_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movgs	sim/frv/model.c	/^model_frv_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_movsg	sim/frv/model.c	/^model_frv_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mpackh	sim/frv/model.c	/^model_frv_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqaddhss	sim/frv/model.c	/^model_frv_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqaddhus	sim/frv/model.c	/^model_frv_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqcpxis	sim/frv/model.c	/^model_frv_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqcpxiu	sim/frv/model.c	/^model_frv_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqcpxrs	sim/frv/model.c	/^model_frv_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqcpxru	sim/frv/model.c	/^model_frv_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqlclrhs	sim/frv/model.c	/^model_frv_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqlmths	sim/frv/model.c	/^model_frv_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmachs	sim/frv/model.c	/^model_frv_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmachu	sim/frv/model.c	/^model_frv_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmacxhs	sim/frv/model.c	/^model_frv_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmulhs	sim/frv/model.c	/^model_frv_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmulhu	sim/frv/model.c	/^model_frv_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmulxhs	sim/frv/model.c	/^model_frv_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqmulxhu	sim/frv/model.c	/^model_frv_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqsaths	sim/frv/model.c	/^model_frv_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqsllhi	sim/frv/model.c	/^model_frv_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqsrahi	sim/frv/model.c	/^model_frv_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqsubhss	sim/frv/model.c	/^model_frv_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqsubhus	sim/frv/model.c	/^model_frv_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqxmachs	sim/frv/model.c	/^model_frv_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mqxmacxhs	sim/frv/model.c	/^model_frv_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mrdacc	sim/frv/model.c	/^model_frv_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mrdaccg	sim/frv/model.c	/^model_frv_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mrotli	sim/frv/model.c	/^model_frv_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mrotri	sim/frv/model.c	/^model_frv_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msaths	sim/frv/model.c	/^model_frv_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msathu	sim/frv/model.c	/^model_frv_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msllhi	sim/frv/model.c	/^model_frv_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msrahi	sim/frv/model.c	/^model_frv_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msrlhi	sim/frv/model.c	/^model_frv_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msubaccs	sim/frv/model.c	/^model_frv_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msubhss	sim/frv/model.c	/^model_frv_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_msubhus	sim/frv/model.c	/^model_frv_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mtrap	sim/frv/model.c	/^model_frv_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_munpackh	sim/frv/model.c	/^model_frv_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mwcut	sim/frv/model.c	/^model_frv_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mwcuti	sim/frv/model.c	/^model_frv_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mwtacc	sim/frv/model.c	/^model_frv_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mwtaccg	sim/frv/model.c	/^model_frv_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_mxor	sim/frv/model.c	/^model_frv_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nandcr	sim/frv/model.c	/^model_frv_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nandncr	sim/frv/model.c	/^model_frv_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfadds	sim/frv/model.c	/^model_frv_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdadds	sim/frv/model.c	/^model_frv_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdcmps	sim/frv/model.c	/^model_frv_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfddivs	sim/frv/model.c	/^model_frv_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfditos	sim/frv/model.c	/^model_frv_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdivs	sim/frv/model.c	/^model_frv_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdmadds	sim/frv/model.c	/^model_frv_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdmas	sim/frv/model.c	/^model_frv_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdmss	sim/frv/model.c	/^model_frv_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdmulcs	sim/frv/model.c	/^model_frv_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdmuls	sim/frv/model.c	/^model_frv_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdsads	sim/frv/model.c	/^model_frv_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdsqrts	sim/frv/model.c	/^model_frv_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdstoi	sim/frv/model.c	/^model_frv_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfdsubs	sim/frv/model.c	/^model_frv_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfitos	sim/frv/model.c	/^model_frv_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfmadds	sim/frv/model.c	/^model_frv_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfmas	sim/frv/model.c	/^model_frv_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfmss	sim/frv/model.c	/^model_frv_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfmsubs	sim/frv/model.c	/^model_frv_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfmuls	sim/frv/model.c	/^model_frv_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfsqrts	sim/frv/model.c	/^model_frv_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfstoi	sim/frv/model.c	/^model_frv_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nfsubs	sim/frv/model.c	/^model_frv_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nld	sim/frv/model.c	/^model_frv_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldbf	sim/frv/model.c	/^model_frv_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldbfi	sim/frv/model.c	/^model_frv_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldbfu	sim/frv/model.c	/^model_frv_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldd	sim/frv/model.c	/^model_frv_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlddf	sim/frv/model.c	/^model_frv_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlddfi	sim/frv/model.c	/^model_frv_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlddfu	sim/frv/model.c	/^model_frv_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlddi	sim/frv/model.c	/^model_frv_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlddu	sim/frv/model.c	/^model_frv_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldf	sim/frv/model.c	/^model_frv_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldfi	sim/frv/model.c	/^model_frv_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldfu	sim/frv/model.c	/^model_frv_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldhf	sim/frv/model.c	/^model_frv_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldhfi	sim/frv/model.c	/^model_frv_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldhfu	sim/frv/model.c	/^model_frv_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldi	sim/frv/model.c	/^model_frv_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldq	sim/frv/model.c	/^model_frv_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldqf	sim/frv/model.c	/^model_frv_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldqfi	sim/frv/model.c	/^model_frv_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldqfu	sim/frv/model.c	/^model_frv_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldqu	sim/frv/model.c	/^model_frv_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldsb	sim/frv/model.c	/^model_frv_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldsbi	sim/frv/model.c	/^model_frv_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldsbu	sim/frv/model.c	/^model_frv_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldsh	sim/frv/model.c	/^model_frv_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldshi	sim/frv/model.c	/^model_frv_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldshu	sim/frv/model.c	/^model_frv_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldu	sim/frv/model.c	/^model_frv_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldub	sim/frv/model.c	/^model_frv_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldubi	sim/frv/model.c	/^model_frv_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nldubu	sim/frv/model.c	/^model_frv_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlduh	sim/frv/model.c	/^model_frv_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlduhi	sim/frv/model.c	/^model_frv_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nlduhu	sim/frv/model.c	/^model_frv_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_norcr	sim/frv/model.c	/^model_frv_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_norncr	sim/frv/model.c	/^model_frv_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_not	sim/frv/model.c	/^model_frv_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_notcr	sim/frv/model.c	/^model_frv_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nsdiv	sim/frv/model.c	/^model_frv_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nsdivi	sim/frv/model.c	/^model_frv_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nudiv	sim/frv/model.c	/^model_frv_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_nudivi	sim/frv/model.c	/^model_frv_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_or	sim/frv/model.c	/^model_frv_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_orcc	sim/frv/model.c	/^model_frv_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_orcr	sim/frv/model.c	/^model_frv_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_ori	sim/frv/model.c	/^model_frv_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_oricc	sim/frv/model.c	/^model_frv_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_orncr	sim/frv/model.c	/^model_frv_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_rei	sim/frv/model.c	/^model_frv_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_rett	sim/frv/model.c	/^model_frv_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_scan	sim/frv/model.c	/^model_frv_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_scani	sim/frv/model.c	/^model_frv_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_scutss	sim/frv/model.c	/^model_frv_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sdiv	sim/frv/model.c	/^model_frv_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sdivi	sim/frv/model.c	/^model_frv_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sethi	sim/frv/model.c	/^model_frv_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_setlo	sim/frv/model.c	/^model_frv_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_setlos	sim/frv/model.c	/^model_frv_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_slass	sim/frv/model.c	/^model_frv_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sll	sim/frv/model.c	/^model_frv_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sllcc	sim/frv/model.c	/^model_frv_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_slli	sim/frv/model.c	/^model_frv_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sllicc	sim/frv/model.c	/^model_frv_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smass	sim/frv/model.c	/^model_frv_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smsss	sim/frv/model.c	/^model_frv_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smu	sim/frv/model.c	/^model_frv_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smul	sim/frv/model.c	/^model_frv_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smulcc	sim/frv/model.c	/^model_frv_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smuli	sim/frv/model.c	/^model_frv_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_smulicc	sim/frv/model.c	/^model_frv_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sra	sim/frv/model.c	/^model_frv_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sracc	sim/frv/model.c	/^model_frv_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_srai	sim/frv/model.c	/^model_frv_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sraicc	sim/frv/model.c	/^model_frv_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_srl	sim/frv/model.c	/^model_frv_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_srlcc	sim/frv/model.c	/^model_frv_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_srli	sim/frv/model.c	/^model_frv_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_srlicc	sim/frv/model.c	/^model_frv_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_st	sim/frv/model.c	/^model_frv_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stb	sim/frv/model.c	/^model_frv_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stbf	sim/frv/model.c	/^model_frv_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stbfi	sim/frv/model.c	/^model_frv_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stbfu	sim/frv/model.c	/^model_frv_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stbi	sim/frv/model.c	/^model_frv_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stbu	sim/frv/model.c	/^model_frv_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stc	sim/frv/model.c	/^model_frv_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stcu	sim/frv/model.c	/^model_frv_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_std	sim/frv/model.c	/^model_frv_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdc	sim/frv/model.c	/^model_frv_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdcu	sim/frv/model.c	/^model_frv_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdf	sim/frv/model.c	/^model_frv_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdfi	sim/frv/model.c	/^model_frv_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdfu	sim/frv/model.c	/^model_frv_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdi	sim/frv/model.c	/^model_frv_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stdu	sim/frv/model.c	/^model_frv_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stf	sim/frv/model.c	/^model_frv_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stfi	sim/frv/model.c	/^model_frv_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stfu	sim/frv/model.c	/^model_frv_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sth	sim/frv/model.c	/^model_frv_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sthf	sim/frv/model.c	/^model_frv_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sthfi	sim/frv/model.c	/^model_frv_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sthfu	sim/frv/model.c	/^model_frv_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sthi	sim/frv/model.c	/^model_frv_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sthu	sim/frv/model.c	/^model_frv_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sti	sim/frv/model.c	/^model_frv_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stq	sim/frv/model.c	/^model_frv_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqc	sim/frv/model.c	/^model_frv_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqcu	sim/frv/model.c	/^model_frv_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqf	sim/frv/model.c	/^model_frv_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqfi	sim/frv/model.c	/^model_frv_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqfu	sim/frv/model.c	/^model_frv_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqi	sim/frv/model.c	/^model_frv_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stqu	sim/frv/model.c	/^model_frv_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_stu	sim/frv/model.c	/^model_frv_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_sub	sim/frv/model.c	/^model_frv_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subcc	sim/frv/model.c	/^model_frv_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subi	sim/frv/model.c	/^model_frv_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subicc	sim/frv/model.c	/^model_frv_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subss	sim/frv/model.c	/^model_frv_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subx	sim/frv/model.c	/^model_frv_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subxcc	sim/frv/model.c	/^model_frv_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subxi	sim/frv/model.c	/^model_frv_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_subxicc	sim/frv/model.c	/^model_frv_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_swap	sim/frv/model.c	/^model_frv_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_swapi	sim/frv/model.c	/^model_frv_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tc	sim/frv/model.c	/^model_frv_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_teq	sim/frv/model.c	/^model_frv_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tge	sim/frv/model.c	/^model_frv_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tgt	sim/frv/model.c	/^model_frv_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_thi	sim/frv/model.c	/^model_frv_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tic	sim/frv/model.c	/^model_frv_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tieq	sim/frv/model.c	/^model_frv_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tige	sim/frv/model.c	/^model_frv_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tigt	sim/frv/model.c	/^model_frv_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tihi	sim/frv/model.c	/^model_frv_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tile	sim/frv/model.c	/^model_frv_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tils	sim/frv/model.c	/^model_frv_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tilt	sim/frv/model.c	/^model_frv_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tin	sim/frv/model.c	/^model_frv_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tinc	sim/frv/model.c	/^model_frv_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tine	sim/frv/model.c	/^model_frv_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tino	sim/frv/model.c	/^model_frv_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tinv	sim/frv/model.c	/^model_frv_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tip	sim/frv/model.c	/^model_frv_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tira	sim/frv/model.c	/^model_frv_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tiv	sim/frv/model.c	/^model_frv_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tlbpr	sim/frv/model.c	/^model_frv_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tle	sim/frv/model.c	/^model_frv_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tls	sim/frv/model.c	/^model_frv_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tlt	sim/frv/model.c	/^model_frv_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tn	sim/frv/model.c	/^model_frv_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tnc	sim/frv/model.c	/^model_frv_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tne	sim/frv/model.c	/^model_frv_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tno	sim/frv/model.c	/^model_frv_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tnv	sim/frv/model.c	/^model_frv_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tp	sim/frv/model.c	/^model_frv_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tra	sim/frv/model.c	/^model_frv_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_tv	sim/frv/model.c	/^model_frv_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_udiv	sim/frv/model.c	/^model_frv_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_udivi	sim/frv/model.c	/^model_frv_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_umul	sim/frv/model.c	/^model_frv_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_umulcc	sim/frv/model.c	/^model_frv_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_umuli	sim/frv/model.c	/^model_frv_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_umulicc	sim/frv/model.c	/^model_frv_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_wdtlb	sim/frv/model.c	/^model_frv_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_witlb	sim/frv/model.c	/^model_frv_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_xor	sim/frv/model.c	/^model_frv_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_xorcc	sim/frv/model.c	/^model_frv_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_xorcr	sim/frv/model.c	/^model_frv_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_xori	sim/frv/model.c	/^model_frv_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_frv_xoricc	sim/frv/model.c	/^model_frv_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_full_name_field	sim/igen/ld-insn.h	/^  model_full_name_field,$/;"	e	enum:__anon576
model_function_record	sim/igen/ld-insn.c	/^  model_function_record,$/;"	e	enum:__anon591	file:
model_functions	sim/ppc/ld-insn.h	/^insn *model_functions;$/;"	v
model_identifer	sim/ppc/ld-insn.h	/^  model_identifer = insn_name,$/;"	e	enum:__anon945
model_include_fields	sim/ppc/ld-insn.h	/^} model_include_fields;$/;"	t	typeref:enum:__anon946
model_insn	sim/frv/profile.c	/^enum FRV_INSN_MODELING model_insn = FRV_INSN_NO_MODELING;$/;"	v	typeref:enum:FRV_INSN_MODELING
model_internal	sim/ppc/ld-insn.h	/^insn *model_internal;$/;"	v
model_internal_record	sim/igen/ld-insn.c	/^  model_internal_record,$/;"	e	enum:__anon591	file:
model_iq2000_add	sim/iq2000/model.c	/^model_iq2000_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_addi	sim/iq2000/model.c	/^model_iq2000_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_addiu	sim/iq2000/model.c	/^model_iq2000_addiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_addu	sim/iq2000/model.c	/^model_iq2000_addu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ado16	sim/iq2000/model.c	/^model_iq2000_ado16 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_and	sim/iq2000/model.c	/^model_iq2000_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_andi	sim/iq2000/model.c	/^model_iq2000_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_andoi	sim/iq2000/model.c	/^model_iq2000_andoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_andoui	sim/iq2000/model.c	/^model_iq2000_andoui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bbi	sim/iq2000/model.c	/^model_iq2000_bbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bbin	sim/iq2000/model.c	/^model_iq2000_bbin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bbv	sim/iq2000/model.c	/^model_iq2000_bbv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bbvn	sim/iq2000/model.c	/^model_iq2000_bbvn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc0f	sim/iq2000/model.c	/^model_iq2000_bc0f (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc0fl	sim/iq2000/model.c	/^model_iq2000_bc0fl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc0t	sim/iq2000/model.c	/^model_iq2000_bc0t (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc0tl	sim/iq2000/model.c	/^model_iq2000_bc0tl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc3f	sim/iq2000/model.c	/^model_iq2000_bc3f (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc3fl	sim/iq2000/model.c	/^model_iq2000_bc3fl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc3t	sim/iq2000/model.c	/^model_iq2000_bc3t (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bc3tl	sim/iq2000/model.c	/^model_iq2000_bc3tl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bctxt	sim/iq2000/model.c	/^model_iq2000_bctxt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_beq	sim/iq2000/model.c	/^model_iq2000_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_beql	sim/iq2000/model.c	/^model_iq2000_beql (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgez	sim/iq2000/model.c	/^model_iq2000_bgez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgezal	sim/iq2000/model.c	/^model_iq2000_bgezal (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgezall	sim/iq2000/model.c	/^model_iq2000_bgezall (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgezl	sim/iq2000/model.c	/^model_iq2000_bgezl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgtz	sim/iq2000/model.c	/^model_iq2000_bgtz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bgtzl	sim/iq2000/model.c	/^model_iq2000_bgtzl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_blez	sim/iq2000/model.c	/^model_iq2000_blez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_blezl	sim/iq2000/model.c	/^model_iq2000_blezl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bltz	sim/iq2000/model.c	/^model_iq2000_bltz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bltzal	sim/iq2000/model.c	/^model_iq2000_bltzal (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bltzall	sim/iq2000/model.c	/^model_iq2000_bltzall (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bltzl	sim/iq2000/model.c	/^model_iq2000_bltzl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bmb	sim/iq2000/model.c	/^model_iq2000_bmb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bmb0	sim/iq2000/model.c	/^model_iq2000_bmb0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bmb1	sim/iq2000/model.c	/^model_iq2000_bmb1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bmb2	sim/iq2000/model.c	/^model_iq2000_bmb2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bmb3	sim/iq2000/model.c	/^model_iq2000_bmb3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bne	sim/iq2000/model.c	/^model_iq2000_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_bnel	sim/iq2000/model.c	/^model_iq2000_bnel (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_break	sim/iq2000/model.c	/^model_iq2000_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_cfc0	sim/iq2000/model.c	/^model_iq2000_cfc0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_cfc1	sim/iq2000/model.c	/^model_iq2000_cfc1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_cfc2	sim/iq2000/model.c	/^model_iq2000_cfc2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_cfc3	sim/iq2000/model.c	/^model_iq2000_cfc3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_chkhdr	sim/iq2000/model.c	/^model_iq2000_chkhdr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ctc0	sim/iq2000/model.c	/^model_iq2000_ctc0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ctc1	sim/iq2000/model.c	/^model_iq2000_ctc1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ctc2	sim/iq2000/model.c	/^model_iq2000_ctc2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ctc3	sim/iq2000/model.c	/^model_iq2000_ctc3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_j	sim/iq2000/model.c	/^model_iq2000_j (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_jal	sim/iq2000/model.c	/^model_iq2000_jal (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_jalr	sim/iq2000/model.c	/^model_iq2000_jalr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_jcr	sim/iq2000/model.c	/^model_iq2000_jcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_jr	sim/iq2000/model.c	/^model_iq2000_jr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lb	sim/iq2000/model.c	/^model_iq2000_lb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lbu	sim/iq2000/model.c	/^model_iq2000_lbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ldw	sim/iq2000/model.c	/^model_iq2000_ldw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lh	sim/iq2000/model.c	/^model_iq2000_lh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lhu	sim/iq2000/model.c	/^model_iq2000_lhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luc32	sim/iq2000/model.c	/^model_iq2000_luc32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luc32l	sim/iq2000/model.c	/^model_iq2000_luc32l (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luc64	sim/iq2000/model.c	/^model_iq2000_luc64 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luc64l	sim/iq2000/model.c	/^model_iq2000_luc64l (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lui	sim/iq2000/model.c	/^model_iq2000_lui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luk	sim/iq2000/model.c	/^model_iq2000_luk (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lulck	sim/iq2000/model.c	/^model_iq2000_lulck (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lum32	sim/iq2000/model.c	/^model_iq2000_lum32 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lum32l	sim/iq2000/model.c	/^model_iq2000_lum32l (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lum64	sim/iq2000/model.c	/^model_iq2000_lum64 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lum64l	sim/iq2000/model.c	/^model_iq2000_lum64l (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lur	sim/iq2000/model.c	/^model_iq2000_lur (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lurl	sim/iq2000/model.c	/^model_iq2000_lurl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_luulck	sim/iq2000/model.c	/^model_iq2000_luulck (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_lw	sim/iq2000/model.c	/^model_iq2000_lw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mfc0	sim/iq2000/model.c	/^model_iq2000_mfc0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mfc1	sim/iq2000/model.c	/^model_iq2000_mfc1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mfc2	sim/iq2000/model.c	/^model_iq2000_mfc2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mfc3	sim/iq2000/model.c	/^model_iq2000_mfc3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mrgb	sim/iq2000/model.c	/^model_iq2000_mrgb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mtc0	sim/iq2000/model.c	/^model_iq2000_mtc0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mtc1	sim/iq2000/model.c	/^model_iq2000_mtc1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mtc2	sim/iq2000/model.c	/^model_iq2000_mtc2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_mtc3	sim/iq2000/model.c	/^model_iq2000_mtc3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_nor	sim/iq2000/model.c	/^model_iq2000_nor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_or	sim/iq2000/model.c	/^model_iq2000_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ori	sim/iq2000/model.c	/^model_iq2000_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_orui	sim/iq2000/model.c	/^model_iq2000_orui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_pkrl	sim/iq2000/model.c	/^model_iq2000_pkrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_pkrlr1	sim/iq2000/model.c	/^model_iq2000_pkrlr1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_pkrlr30	sim/iq2000/model.c	/^model_iq2000_pkrlr30 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_ram	sim/iq2000/model.c	/^model_iq2000_ram (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rb	sim/iq2000/model.c	/^model_iq2000_rb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rbr1	sim/iq2000/model.c	/^model_iq2000_rbr1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rbr30	sim/iq2000/model.c	/^model_iq2000_rbr30 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rfe	sim/iq2000/model.c	/^model_iq2000_rfe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rx	sim/iq2000/model.c	/^model_iq2000_rx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rxr1	sim/iq2000/model.c	/^model_iq2000_rxr1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_rxr30	sim/iq2000/model.c	/^model_iq2000_rxr30 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sb	sim/iq2000/model.c	/^model_iq2000_sb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sdw	sim/iq2000/model.c	/^model_iq2000_sdw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sh	sim/iq2000/model.c	/^model_iq2000_sh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sleep	sim/iq2000/model.c	/^model_iq2000_sleep (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sll	sim/iq2000/model.c	/^model_iq2000_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sllv	sim/iq2000/model.c	/^model_iq2000_sllv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_slmv	sim/iq2000/model.c	/^model_iq2000_slmv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_slt	sim/iq2000/model.c	/^model_iq2000_slt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_slti	sim/iq2000/model.c	/^model_iq2000_slti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sltiu	sim/iq2000/model.c	/^model_iq2000_sltiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sltu	sim/iq2000/model.c	/^model_iq2000_sltu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sra	sim/iq2000/model.c	/^model_iq2000_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srav	sim/iq2000/model.c	/^model_iq2000_srav (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srl	sim/iq2000/model.c	/^model_iq2000_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srlv	sim/iq2000/model.c	/^model_iq2000_srlv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srmv	sim/iq2000/model.c	/^model_iq2000_srmv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srrd	sim/iq2000/model.c	/^model_iq2000_srrd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srrdl	sim/iq2000/model.c	/^model_iq2000_srrdl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srulck	sim/iq2000/model.c	/^model_iq2000_srulck (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srwr	sim/iq2000/model.c	/^model_iq2000_srwr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_srwru	sim/iq2000/model.c	/^model_iq2000_srwru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sub	sim/iq2000/model.c	/^model_iq2000_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_subu	sim/iq2000/model.c	/^model_iq2000_subu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_sw	sim/iq2000/model.c	/^model_iq2000_sw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_syscall	sim/iq2000/model.c	/^model_iq2000_syscall (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_trapqfl	sim/iq2000/model.c	/^model_iq2000_trapqfl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_trapqne	sim/iq2000/model.c	/^model_iq2000_trapqne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_traprel	sim/iq2000/model.c	/^model_iq2000_traprel (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wb	sim/iq2000/model.c	/^model_iq2000_wb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wbr1	sim/iq2000/model.c	/^model_iq2000_wbr1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wbr1u	sim/iq2000/model.c	/^model_iq2000_wbr1u (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wbr30	sim/iq2000/model.c	/^model_iq2000_wbr30 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wbr30u	sim/iq2000/model.c	/^model_iq2000_wbr30u (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wbu	sim/iq2000/model.c	/^model_iq2000_wbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wx	sim/iq2000/model.c	/^model_iq2000_wx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wxr1	sim/iq2000/model.c	/^model_iq2000_wxr1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wxr1u	sim/iq2000/model.c	/^model_iq2000_wxr1u (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wxr30	sim/iq2000/model.c	/^model_iq2000_wxr30 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wxr30u	sim/iq2000/model.c	/^model_iq2000_wxr30u (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_wxu	sim/iq2000/model.c	/^model_iq2000_wxu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_xor	sim/iq2000/model.c	/^model_iq2000_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_iq2000_xori	sim/iq2000/model.c	/^model_iq2000_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_last	sim/ppc/table.h	/^  table_model_entry *model_last;$/;"	m	struct:_table_entry
model_lm32_add	sim/lm32/model.c	/^model_lm32_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_addi	sim/lm32/model.c	/^model_lm32_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_and	sim/lm32/model.c	/^model_lm32_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_andhii	sim/lm32/model.c	/^model_lm32_andhii (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_andi	sim/lm32/model.c	/^model_lm32_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_b	sim/lm32/model.c	/^model_lm32_b (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_be	sim/lm32/model.c	/^model_lm32_be (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bg	sim/lm32/model.c	/^model_lm32_bg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bge	sim/lm32/model.c	/^model_lm32_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bgeu	sim/lm32/model.c	/^model_lm32_bgeu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bgu	sim/lm32/model.c	/^model_lm32_bgu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bi	sim/lm32/model.c	/^model_lm32_bi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_bne	sim/lm32/model.c	/^model_lm32_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_break	sim/lm32/model.c	/^model_lm32_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_call	sim/lm32/model.c	/^model_lm32_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_calli	sim/lm32/model.c	/^model_lm32_calli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpe	sim/lm32/model.c	/^model_lm32_cmpe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpei	sim/lm32/model.c	/^model_lm32_cmpei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpg	sim/lm32/model.c	/^model_lm32_cmpg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpge	sim/lm32/model.c	/^model_lm32_cmpge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgei	sim/lm32/model.c	/^model_lm32_cmpgei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgeu	sim/lm32/model.c	/^model_lm32_cmpgeu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgeui	sim/lm32/model.c	/^model_lm32_cmpgeui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgi	sim/lm32/model.c	/^model_lm32_cmpgi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgu	sim/lm32/model.c	/^model_lm32_cmpgu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpgui	sim/lm32/model.c	/^model_lm32_cmpgui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpne	sim/lm32/model.c	/^model_lm32_cmpne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_cmpnei	sim/lm32/model.c	/^model_lm32_cmpnei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_divu	sim/lm32/model.c	/^model_lm32_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_lb	sim/lm32/model.c	/^model_lm32_lb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_lbu	sim/lm32/model.c	/^model_lm32_lbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_lh	sim/lm32/model.c	/^model_lm32_lh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_lhu	sim/lm32/model.c	/^model_lm32_lhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_lw	sim/lm32/model.c	/^model_lm32_lw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_modu	sim/lm32/model.c	/^model_lm32_modu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_mul	sim/lm32/model.c	/^model_lm32_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_muli	sim/lm32/model.c	/^model_lm32_muli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_nor	sim/lm32/model.c	/^model_lm32_nor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_nori	sim/lm32/model.c	/^model_lm32_nori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_or	sim/lm32/model.c	/^model_lm32_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_orhii	sim/lm32/model.c	/^model_lm32_orhii (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_ori	sim/lm32/model.c	/^model_lm32_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_rcsr	sim/lm32/model.c	/^model_lm32_rcsr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sb	sim/lm32/model.c	/^model_lm32_sb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_scall	sim/lm32/model.c	/^model_lm32_scall (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sextb	sim/lm32/model.c	/^model_lm32_sextb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sexth	sim/lm32/model.c	/^model_lm32_sexth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sh	sim/lm32/model.c	/^model_lm32_sh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sl	sim/lm32/model.c	/^model_lm32_sl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sli	sim/lm32/model.c	/^model_lm32_sli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sr	sim/lm32/model.c	/^model_lm32_sr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sri	sim/lm32/model.c	/^model_lm32_sri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sru	sim/lm32/model.c	/^model_lm32_sru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_srui	sim/lm32/model.c	/^model_lm32_srui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sub	sim/lm32/model.c	/^model_lm32_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_sw	sim/lm32/model.c	/^model_lm32_sw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_user	sim/lm32/model.c	/^model_lm32_user (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_wcsr	sim/lm32/model.c	/^model_lm32_wcsr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_xnor	sim/lm32/model.c	/^model_lm32_xnor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_xnori	sim/lm32/model.c	/^model_lm32_xnori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_xor	sim/lm32/model.c	/^model_lm32_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_lm32_xori	sim/lm32/model.c	/^model_lm32_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_add	sim/m32r/model2.c	/^model_m32r2_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_add3	sim/m32r/model2.c	/^model_m32r2_add3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_addi	sim/m32r/model2.c	/^model_m32r2_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_addv	sim/m32r/model2.c	/^model_m32r2_addv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_addv3	sim/m32r/model2.c	/^model_m32r2_addv3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_addx	sim/m32r/model2.c	/^model_m32r2_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_and	sim/m32r/model2.c	/^model_m32r2_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_and3	sim/m32r/model2.c	/^model_m32r2_and3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bc24	sim/m32r/model2.c	/^model_m32r2_bc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bc8	sim/m32r/model2.c	/^model_m32r2_bc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bcl24	sim/m32r/model2.c	/^model_m32r2_bcl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bcl8	sim/m32r/model2.c	/^model_m32r2_bcl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bclr	sim/m32r/model2.c	/^model_m32r2_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_beq	sim/m32r/model2.c	/^model_m32r2_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_beqz	sim/m32r/model2.c	/^model_m32r2_beqz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bgez	sim/m32r/model2.c	/^model_m32r2_bgez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bgtz	sim/m32r/model2.c	/^model_m32r2_bgtz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bl24	sim/m32r/model2.c	/^model_m32r2_bl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bl8	sim/m32r/model2.c	/^model_m32r2_bl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_blez	sim/m32r/model2.c	/^model_m32r2_blez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bltz	sim/m32r/model2.c	/^model_m32r2_bltz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bnc24	sim/m32r/model2.c	/^model_m32r2_bnc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bnc8	sim/m32r/model2.c	/^model_m32r2_bnc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bncl24	sim/m32r/model2.c	/^model_m32r2_bncl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bncl8	sim/m32r/model2.c	/^model_m32r2_bncl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bne	sim/m32r/model2.c	/^model_m32r2_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bnez	sim/m32r/model2.c	/^model_m32r2_bnez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bra24	sim/m32r/model2.c	/^model_m32r2_bra24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bra8	sim/m32r/model2.c	/^model_m32r2_bra8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_bset	sim/m32r/model2.c	/^model_m32r2_bset (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_btst	sim/m32r/model2.c	/^model_m32r2_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_clrpsw	sim/m32r/model2.c	/^model_m32r2_clrpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmp	sim/m32r/model2.c	/^model_m32r2_cmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmpeq	sim/m32r/model2.c	/^model_m32r2_cmpeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmpi	sim/m32r/model2.c	/^model_m32r2_cmpi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmpu	sim/m32r/model2.c	/^model_m32r2_cmpu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmpui	sim/m32r/model2.c	/^model_m32r2_cmpui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_cmpz	sim/m32r/model2.c	/^model_m32r2_cmpz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_div	sim/m32r/model2.c	/^model_m32r2_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_divb	sim/m32r/model2.c	/^model_m32r2_divb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_divh	sim/m32r/model2.c	/^model_m32r2_divh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_divu	sim/m32r/model2.c	/^model_m32r2_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_divub	sim/m32r/model2.c	/^model_m32r2_divub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_divuh	sim/m32r/model2.c	/^model_m32r2_divuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_jc	sim/m32r/model2.c	/^model_m32r2_jc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_jl	sim/m32r/model2.c	/^model_m32r2_jl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_jmp	sim/m32r/model2.c	/^model_m32r2_jmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_jnc	sim/m32r/model2.c	/^model_m32r2_jnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ld	sim/m32r/model2.c	/^model_m32r2_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ld24	sim/m32r/model2.c	/^model_m32r2_ld24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ld_d	sim/m32r/model2.c	/^model_m32r2_ld_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ld_plus	sim/m32r/model2.c	/^model_m32r2_ld_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldb	sim/m32r/model2.c	/^model_m32r2_ldb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldb_d	sim/m32r/model2.c	/^model_m32r2_ldb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldh	sim/m32r/model2.c	/^model_m32r2_ldh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldh_d	sim/m32r/model2.c	/^model_m32r2_ldh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldi16	sim/m32r/model2.c	/^model_m32r2_ldi16 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldi8	sim/m32r/model2.c	/^model_m32r2_ldi8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldub	sim/m32r/model2.c	/^model_m32r2_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_ldub_d	sim/m32r/model2.c	/^model_m32r2_ldub_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_lduh	sim/m32r/model2.c	/^model_m32r2_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_lduh_d	sim/m32r/model2.c	/^model_m32r2_lduh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_lock	sim/m32r/model2.c	/^model_m32r2_lock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_machi_a	sim/m32r/model2.c	/^model_m32r2_machi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_maclh1	sim/m32r/model2.c	/^model_m32r2_maclh1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_maclo_a	sim/m32r/model2.c	/^model_m32r2_maclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_macwhi_a	sim/m32r/model2.c	/^model_m32r2_macwhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_macwlo_a	sim/m32r/model2.c	/^model_m32r2_macwlo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_macwu1	sim/m32r/model2.c	/^model_m32r2_macwu1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_msblo	sim/m32r/model2.c	/^model_m32r2_msblo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mul	sim/m32r/model2.c	/^model_m32r2_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mulhi_a	sim/m32r/model2.c	/^model_m32r2_mulhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mullo_a	sim/m32r/model2.c	/^model_m32r2_mullo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mulwhi_a	sim/m32r/model2.c	/^model_m32r2_mulwhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mulwlo_a	sim/m32r/model2.c	/^model_m32r2_mulwlo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mulwu1	sim/m32r/model2.c	/^model_m32r2_mulwu1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mv	sim/m32r/model2.c	/^model_m32r2_mv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvfachi_a	sim/m32r/model2.c	/^model_m32r2_mvfachi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvfaclo_a	sim/m32r/model2.c	/^model_m32r2_mvfaclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvfacmi_a	sim/m32r/model2.c	/^model_m32r2_mvfacmi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvfc	sim/m32r/model2.c	/^model_m32r2_mvfc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvtachi_a	sim/m32r/model2.c	/^model_m32r2_mvtachi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvtaclo_a	sim/m32r/model2.c	/^model_m32r2_mvtaclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_mvtc	sim/m32r/model2.c	/^model_m32r2_mvtc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_neg	sim/m32r/model2.c	/^model_m32r2_neg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_nop	sim/m32r/model2.c	/^model_m32r2_nop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_not	sim/m32r/model2.c	/^model_m32r2_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_or	sim/m32r/model2.c	/^model_m32r2_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_or3	sim/m32r/model2.c	/^model_m32r2_or3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_pcmpbz	sim/m32r/model2.c	/^model_m32r2_pcmpbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_rac_dsi	sim/m32r/model2.c	/^model_m32r2_rac_dsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_rach_dsi	sim/m32r/model2.c	/^model_m32r2_rach_dsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_rem	sim/m32r/model2.c	/^model_m32r2_rem (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_remb	sim/m32r/model2.c	/^model_m32r2_remb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_remh	sim/m32r/model2.c	/^model_m32r2_remh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_remu	sim/m32r/model2.c	/^model_m32r2_remu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_remub	sim/m32r/model2.c	/^model_m32r2_remub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_remuh	sim/m32r/model2.c	/^model_m32r2_remuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_rte	sim/m32r/model2.c	/^model_m32r2_rte (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sadd	sim/m32r/model2.c	/^model_m32r2_sadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sat	sim/m32r/model2.c	/^model_m32r2_sat (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_satb	sim/m32r/model2.c	/^model_m32r2_satb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sath	sim/m32r/model2.c	/^model_m32r2_sath (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sc	sim/m32r/model2.c	/^model_m32r2_sc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_seth	sim/m32r/model2.c	/^model_m32r2_seth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_setpsw	sim/m32r/model2.c	/^model_m32r2_setpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sll	sim/m32r/model2.c	/^model_m32r2_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sll3	sim/m32r/model2.c	/^model_m32r2_sll3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_slli	sim/m32r/model2.c	/^model_m32r2_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_snc	sim/m32r/model2.c	/^model_m32r2_snc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sra	sim/m32r/model2.c	/^model_m32r2_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sra3	sim/m32r/model2.c	/^model_m32r2_sra3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_srai	sim/m32r/model2.c	/^model_m32r2_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_srl	sim/m32r/model2.c	/^model_m32r2_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_srl3	sim/m32r/model2.c	/^model_m32r2_srl3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_srli	sim/m32r/model2.c	/^model_m32r2_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_st	sim/m32r/model2.c	/^model_m32r2_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_st_d	sim/m32r/model2.c	/^model_m32r2_st_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_st_minus	sim/m32r/model2.c	/^model_m32r2_st_minus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_st_plus	sim/m32r/model2.c	/^model_m32r2_st_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_stb	sim/m32r/model2.c	/^model_m32r2_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_stb_d	sim/m32r/model2.c	/^model_m32r2_stb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_stb_plus	sim/m32r/model2.c	/^model_m32r2_stb_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sth	sim/m32r/model2.c	/^model_m32r2_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sth_d	sim/m32r/model2.c	/^model_m32r2_sth_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sth_plus	sim/m32r/model2.c	/^model_m32r2_sth_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_sub	sim/m32r/model2.c	/^model_m32r2_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_subv	sim/m32r/model2.c	/^model_m32r2_subv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_subx	sim/m32r/model2.c	/^model_m32r2_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_trap	sim/m32r/model2.c	/^model_m32r2_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_unlock	sim/m32r/model2.c	/^model_m32r2_unlock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_xor	sim/m32r/model2.c	/^model_m32r2_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r2_xor3	sim/m32r/model2.c	/^model_m32r2_xor3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_add	sim/m32r/model.c	/^model_m32r_d_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_add3	sim/m32r/model.c	/^model_m32r_d_add3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_addi	sim/m32r/model.c	/^model_m32r_d_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_addv	sim/m32r/model.c	/^model_m32r_d_addv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_addv3	sim/m32r/model.c	/^model_m32r_d_addv3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_addx	sim/m32r/model.c	/^model_m32r_d_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_and	sim/m32r/model.c	/^model_m32r_d_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_and3	sim/m32r/model.c	/^model_m32r_d_and3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bc24	sim/m32r/model.c	/^model_m32r_d_bc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bc8	sim/m32r/model.c	/^model_m32r_d_bc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bclr	sim/m32r/model.c	/^model_m32r_d_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_beq	sim/m32r/model.c	/^model_m32r_d_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_beqz	sim/m32r/model.c	/^model_m32r_d_beqz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bgez	sim/m32r/model.c	/^model_m32r_d_bgez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bgtz	sim/m32r/model.c	/^model_m32r_d_bgtz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bl24	sim/m32r/model.c	/^model_m32r_d_bl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bl8	sim/m32r/model.c	/^model_m32r_d_bl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_blez	sim/m32r/model.c	/^model_m32r_d_blez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bltz	sim/m32r/model.c	/^model_m32r_d_bltz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bnc24	sim/m32r/model.c	/^model_m32r_d_bnc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bnc8	sim/m32r/model.c	/^model_m32r_d_bnc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bne	sim/m32r/model.c	/^model_m32r_d_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bnez	sim/m32r/model.c	/^model_m32r_d_bnez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bra24	sim/m32r/model.c	/^model_m32r_d_bra24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bra8	sim/m32r/model.c	/^model_m32r_d_bra8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_bset	sim/m32r/model.c	/^model_m32r_d_bset (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_btst	sim/m32r/model.c	/^model_m32r_d_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_clrpsw	sim/m32r/model.c	/^model_m32r_d_clrpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_cmp	sim/m32r/model.c	/^model_m32r_d_cmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_cmpi	sim/m32r/model.c	/^model_m32r_d_cmpi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_cmpu	sim/m32r/model.c	/^model_m32r_d_cmpu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_cmpui	sim/m32r/model.c	/^model_m32r_d_cmpui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_div	sim/m32r/model.c	/^model_m32r_d_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_divu	sim/m32r/model.c	/^model_m32r_d_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_jl	sim/m32r/model.c	/^model_m32r_d_jl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_jmp	sim/m32r/model.c	/^model_m32r_d_jmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ld	sim/m32r/model.c	/^model_m32r_d_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ld24	sim/m32r/model.c	/^model_m32r_d_ld24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ld_d	sim/m32r/model.c	/^model_m32r_d_ld_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ld_plus	sim/m32r/model.c	/^model_m32r_d_ld_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldb	sim/m32r/model.c	/^model_m32r_d_ldb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldb_d	sim/m32r/model.c	/^model_m32r_d_ldb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldh	sim/m32r/model.c	/^model_m32r_d_ldh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldh_d	sim/m32r/model.c	/^model_m32r_d_ldh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldi16	sim/m32r/model.c	/^model_m32r_d_ldi16 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldi8	sim/m32r/model.c	/^model_m32r_d_ldi8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldub	sim/m32r/model.c	/^model_m32r_d_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_ldub_d	sim/m32r/model.c	/^model_m32r_d_ldub_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_lduh	sim/m32r/model.c	/^model_m32r_d_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_lduh_d	sim/m32r/model.c	/^model_m32r_d_lduh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_lock	sim/m32r/model.c	/^model_m32r_d_lock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_machi	sim/m32r/model.c	/^model_m32r_d_machi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_maclo	sim/m32r/model.c	/^model_m32r_d_maclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_macwhi	sim/m32r/model.c	/^model_m32r_d_macwhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_macwlo	sim/m32r/model.c	/^model_m32r_d_macwlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mul	sim/m32r/model.c	/^model_m32r_d_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mulhi	sim/m32r/model.c	/^model_m32r_d_mulhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mullo	sim/m32r/model.c	/^model_m32r_d_mullo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mulwhi	sim/m32r/model.c	/^model_m32r_d_mulwhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mulwlo	sim/m32r/model.c	/^model_m32r_d_mulwlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mv	sim/m32r/model.c	/^model_m32r_d_mv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvfachi	sim/m32r/model.c	/^model_m32r_d_mvfachi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvfaclo	sim/m32r/model.c	/^model_m32r_d_mvfaclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvfacmi	sim/m32r/model.c	/^model_m32r_d_mvfacmi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvfc	sim/m32r/model.c	/^model_m32r_d_mvfc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvtachi	sim/m32r/model.c	/^model_m32r_d_mvtachi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvtaclo	sim/m32r/model.c	/^model_m32r_d_mvtaclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_mvtc	sim/m32r/model.c	/^model_m32r_d_mvtc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_neg	sim/m32r/model.c	/^model_m32r_d_neg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_nop	sim/m32r/model.c	/^model_m32r_d_nop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_not	sim/m32r/model.c	/^model_m32r_d_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_or	sim/m32r/model.c	/^model_m32r_d_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_or3	sim/m32r/model.c	/^model_m32r_d_or3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_rac	sim/m32r/model.c	/^model_m32r_d_rac (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_rach	sim/m32r/model.c	/^model_m32r_d_rach (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_rem	sim/m32r/model.c	/^model_m32r_d_rem (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_remu	sim/m32r/model.c	/^model_m32r_d_remu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_rte	sim/m32r/model.c	/^model_m32r_d_rte (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_seth	sim/m32r/model.c	/^model_m32r_d_seth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_setpsw	sim/m32r/model.c	/^model_m32r_d_setpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sll	sim/m32r/model.c	/^model_m32r_d_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sll3	sim/m32r/model.c	/^model_m32r_d_sll3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_slli	sim/m32r/model.c	/^model_m32r_d_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sra	sim/m32r/model.c	/^model_m32r_d_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sra3	sim/m32r/model.c	/^model_m32r_d_sra3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_srai	sim/m32r/model.c	/^model_m32r_d_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_srl	sim/m32r/model.c	/^model_m32r_d_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_srl3	sim/m32r/model.c	/^model_m32r_d_srl3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_srli	sim/m32r/model.c	/^model_m32r_d_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_st	sim/m32r/model.c	/^model_m32r_d_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_st_d	sim/m32r/model.c	/^model_m32r_d_st_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_st_minus	sim/m32r/model.c	/^model_m32r_d_st_minus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_st_plus	sim/m32r/model.c	/^model_m32r_d_st_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_stb	sim/m32r/model.c	/^model_m32r_d_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_stb_d	sim/m32r/model.c	/^model_m32r_d_stb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sth	sim/m32r/model.c	/^model_m32r_d_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sth_d	sim/m32r/model.c	/^model_m32r_d_sth_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_sub	sim/m32r/model.c	/^model_m32r_d_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_subv	sim/m32r/model.c	/^model_m32r_d_subv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_subx	sim/m32r/model.c	/^model_m32r_d_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_trap	sim/m32r/model.c	/^model_m32r_d_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_unlock	sim/m32r/model.c	/^model_m32r_d_unlock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_xor	sim/m32r/model.c	/^model_m32r_d_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32r_d_xor3	sim/m32r/model.c	/^model_m32r_d_xor3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_add	sim/m32r/modelx.c	/^model_m32rx_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_add3	sim/m32r/modelx.c	/^model_m32rx_add3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_addi	sim/m32r/modelx.c	/^model_m32rx_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_addv	sim/m32r/modelx.c	/^model_m32rx_addv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_addv3	sim/m32r/modelx.c	/^model_m32rx_addv3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_addx	sim/m32r/modelx.c	/^model_m32rx_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_and	sim/m32r/modelx.c	/^model_m32rx_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_and3	sim/m32r/modelx.c	/^model_m32rx_and3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bc24	sim/m32r/modelx.c	/^model_m32rx_bc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bc8	sim/m32r/modelx.c	/^model_m32rx_bc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bcl24	sim/m32r/modelx.c	/^model_m32rx_bcl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bcl8	sim/m32r/modelx.c	/^model_m32rx_bcl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bclr	sim/m32r/modelx.c	/^model_m32rx_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_beq	sim/m32r/modelx.c	/^model_m32rx_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_beqz	sim/m32r/modelx.c	/^model_m32rx_beqz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bgez	sim/m32r/modelx.c	/^model_m32rx_bgez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bgtz	sim/m32r/modelx.c	/^model_m32rx_bgtz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bl24	sim/m32r/modelx.c	/^model_m32rx_bl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bl8	sim/m32r/modelx.c	/^model_m32rx_bl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_blez	sim/m32r/modelx.c	/^model_m32rx_blez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bltz	sim/m32r/modelx.c	/^model_m32rx_bltz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bnc24	sim/m32r/modelx.c	/^model_m32rx_bnc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bnc8	sim/m32r/modelx.c	/^model_m32rx_bnc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bncl24	sim/m32r/modelx.c	/^model_m32rx_bncl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bncl8	sim/m32r/modelx.c	/^model_m32rx_bncl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bne	sim/m32r/modelx.c	/^model_m32rx_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bnez	sim/m32r/modelx.c	/^model_m32rx_bnez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bra24	sim/m32r/modelx.c	/^model_m32rx_bra24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bra8	sim/m32r/modelx.c	/^model_m32rx_bra8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_bset	sim/m32r/modelx.c	/^model_m32rx_bset (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_btst	sim/m32r/modelx.c	/^model_m32rx_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_clrpsw	sim/m32r/modelx.c	/^model_m32rx_clrpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmp	sim/m32r/modelx.c	/^model_m32rx_cmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmpeq	sim/m32r/modelx.c	/^model_m32rx_cmpeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmpi	sim/m32r/modelx.c	/^model_m32rx_cmpi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmpu	sim/m32r/modelx.c	/^model_m32rx_cmpu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmpui	sim/m32r/modelx.c	/^model_m32rx_cmpui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_cmpz	sim/m32r/modelx.c	/^model_m32rx_cmpz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_div	sim/m32r/modelx.c	/^model_m32rx_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_divh	sim/m32r/modelx.c	/^model_m32rx_divh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_divu	sim/m32r/modelx.c	/^model_m32rx_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_jc	sim/m32r/modelx.c	/^model_m32rx_jc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_jl	sim/m32r/modelx.c	/^model_m32rx_jl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_jmp	sim/m32r/modelx.c	/^model_m32rx_jmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_jnc	sim/m32r/modelx.c	/^model_m32rx_jnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ld	sim/m32r/modelx.c	/^model_m32rx_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ld24	sim/m32r/modelx.c	/^model_m32rx_ld24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ld_d	sim/m32r/modelx.c	/^model_m32rx_ld_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ld_plus	sim/m32r/modelx.c	/^model_m32rx_ld_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldb	sim/m32r/modelx.c	/^model_m32rx_ldb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldb_d	sim/m32r/modelx.c	/^model_m32rx_ldb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldh	sim/m32r/modelx.c	/^model_m32rx_ldh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldh_d	sim/m32r/modelx.c	/^model_m32rx_ldh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldi16	sim/m32r/modelx.c	/^model_m32rx_ldi16 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldi8	sim/m32r/modelx.c	/^model_m32rx_ldi8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldub	sim/m32r/modelx.c	/^model_m32rx_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_ldub_d	sim/m32r/modelx.c	/^model_m32rx_ldub_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_lduh	sim/m32r/modelx.c	/^model_m32rx_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_lduh_d	sim/m32r/modelx.c	/^model_m32rx_lduh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_lock	sim/m32r/modelx.c	/^model_m32rx_lock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_machi_a	sim/m32r/modelx.c	/^model_m32rx_machi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_maclh1	sim/m32r/modelx.c	/^model_m32rx_maclh1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_maclo_a	sim/m32r/modelx.c	/^model_m32rx_maclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_macwhi_a	sim/m32r/modelx.c	/^model_m32rx_macwhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_macwlo_a	sim/m32r/modelx.c	/^model_m32rx_macwlo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_macwu1	sim/m32r/modelx.c	/^model_m32rx_macwu1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_msblo	sim/m32r/modelx.c	/^model_m32rx_msblo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mul	sim/m32r/modelx.c	/^model_m32rx_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mulhi_a	sim/m32r/modelx.c	/^model_m32rx_mulhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mullo_a	sim/m32r/modelx.c	/^model_m32rx_mullo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mulwhi_a	sim/m32r/modelx.c	/^model_m32rx_mulwhi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mulwlo_a	sim/m32r/modelx.c	/^model_m32rx_mulwlo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mulwu1	sim/m32r/modelx.c	/^model_m32rx_mulwu1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mv	sim/m32r/modelx.c	/^model_m32rx_mv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvfachi_a	sim/m32r/modelx.c	/^model_m32rx_mvfachi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvfaclo_a	sim/m32r/modelx.c	/^model_m32rx_mvfaclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvfacmi_a	sim/m32r/modelx.c	/^model_m32rx_mvfacmi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvfc	sim/m32r/modelx.c	/^model_m32rx_mvfc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvtachi_a	sim/m32r/modelx.c	/^model_m32rx_mvtachi_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvtaclo_a	sim/m32r/modelx.c	/^model_m32rx_mvtaclo_a (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_mvtc	sim/m32r/modelx.c	/^model_m32rx_mvtc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_neg	sim/m32r/modelx.c	/^model_m32rx_neg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_nop	sim/m32r/modelx.c	/^model_m32rx_nop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_not	sim/m32r/modelx.c	/^model_m32rx_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_or	sim/m32r/modelx.c	/^model_m32rx_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_or3	sim/m32r/modelx.c	/^model_m32rx_or3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_pcmpbz	sim/m32r/modelx.c	/^model_m32rx_pcmpbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_rac_dsi	sim/m32r/modelx.c	/^model_m32rx_rac_dsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_rach_dsi	sim/m32r/modelx.c	/^model_m32rx_rach_dsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_rem	sim/m32r/modelx.c	/^model_m32rx_rem (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_remu	sim/m32r/modelx.c	/^model_m32rx_remu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_rte	sim/m32r/modelx.c	/^model_m32rx_rte (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sadd	sim/m32r/modelx.c	/^model_m32rx_sadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sat	sim/m32r/modelx.c	/^model_m32rx_sat (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_satb	sim/m32r/modelx.c	/^model_m32rx_satb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sath	sim/m32r/modelx.c	/^model_m32rx_sath (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sc	sim/m32r/modelx.c	/^model_m32rx_sc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_seth	sim/m32r/modelx.c	/^model_m32rx_seth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_setpsw	sim/m32r/modelx.c	/^model_m32rx_setpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sll	sim/m32r/modelx.c	/^model_m32rx_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sll3	sim/m32r/modelx.c	/^model_m32rx_sll3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_slli	sim/m32r/modelx.c	/^model_m32rx_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_snc	sim/m32r/modelx.c	/^model_m32rx_snc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sra	sim/m32r/modelx.c	/^model_m32rx_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sra3	sim/m32r/modelx.c	/^model_m32rx_sra3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_srai	sim/m32r/modelx.c	/^model_m32rx_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_srl	sim/m32r/modelx.c	/^model_m32rx_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_srl3	sim/m32r/modelx.c	/^model_m32rx_srl3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_srli	sim/m32r/modelx.c	/^model_m32rx_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_st	sim/m32r/modelx.c	/^model_m32rx_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_st_d	sim/m32r/modelx.c	/^model_m32rx_st_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_st_minus	sim/m32r/modelx.c	/^model_m32rx_st_minus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_st_plus	sim/m32r/modelx.c	/^model_m32rx_st_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_stb	sim/m32r/modelx.c	/^model_m32rx_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_stb_d	sim/m32r/modelx.c	/^model_m32rx_stb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_stb_plus	sim/m32r/modelx.c	/^model_m32rx_stb_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sth	sim/m32r/modelx.c	/^model_m32rx_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sth_d	sim/m32r/modelx.c	/^model_m32rx_sth_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sth_plus	sim/m32r/modelx.c	/^model_m32rx_sth_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_sub	sim/m32r/modelx.c	/^model_m32rx_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_subv	sim/m32r/modelx.c	/^model_m32rx_subv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_subx	sim/m32r/modelx.c	/^model_m32rx_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_trap	sim/m32r/modelx.c	/^model_m32rx_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_unlock	sim/m32r/modelx.c	/^model_m32rx_unlock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_xor	sim/m32r/modelx.c	/^model_m32rx_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_m32rx_xor3	sim/m32r/modelx.c	/^model_m32rx_xor3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_macro_record	sim/igen/ld-insn.c	/^  model_macro_record,$/;"	e	enum:__anon591	file:
model_macros	sim/ppc/ld-insn.h	/^insn *model_macros;$/;"	v
model_name	sim/ppc/ld-insn.h	/^  model_name = insn_mnemonic,$/;"	e	enum:__anon945
model_name_field	sim/igen/ld-insn.h	/^  model_name_field = 4,$/;"	e	enum:__anon576
model_names	sim/igen/ld-decode.h	/^  filter *model_names;$/;"	m	struct:_decode_table
model_num	sim/bfin/machs.c	/^  int model_num;$/;"	m	struct:bfin_model_data	file:
model_option_handler	sim/common/sim-model.c	/^model_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
model_options	sim/common/sim-model.c	/^static const OPTION model_options[] = {$/;"	v	file:
model_or1200_l_add	sim/or1k/model.c	/^model_or1200_l_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_addc	sim/or1k/model.c	/^model_or1200_l_addc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_addi	sim/or1k/model.c	/^model_or1200_l_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_addic	sim/or1k/model.c	/^model_or1200_l_addic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_and	sim/or1k/model.c	/^model_or1200_l_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_andi	sim/or1k/model.c	/^model_or1200_l_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_bf	sim/or1k/model.c	/^model_or1200_l_bf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_bnf	sim/or1k/model.c	/^model_or1200_l_bnf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cmov	sim/or1k/model.c	/^model_or1200_l_cmov (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_csync	sim/or1k/model.c	/^model_or1200_l_csync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust1	sim/or1k/model.c	/^model_or1200_l_cust1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust2	sim/or1k/model.c	/^model_or1200_l_cust2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust3	sim/or1k/model.c	/^model_or1200_l_cust3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust4	sim/or1k/model.c	/^model_or1200_l_cust4 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust5	sim/or1k/model.c	/^model_or1200_l_cust5 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust6	sim/or1k/model.c	/^model_or1200_l_cust6 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust7	sim/or1k/model.c	/^model_or1200_l_cust7 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_cust8	sim/or1k/model.c	/^model_or1200_l_cust8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_div	sim/or1k/model.c	/^model_or1200_l_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_divu	sim/or1k/model.c	/^model_or1200_l_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_extbs	sim/or1k/model.c	/^model_or1200_l_extbs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_extbz	sim/or1k/model.c	/^model_or1200_l_extbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_exths	sim/or1k/model.c	/^model_or1200_l_exths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_exthz	sim/or1k/model.c	/^model_or1200_l_exthz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_extws	sim/or1k/model.c	/^model_or1200_l_extws (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_extwz	sim/or1k/model.c	/^model_or1200_l_extwz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_ff1	sim/or1k/model.c	/^model_or1200_l_ff1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_fl1	sim/or1k/model.c	/^model_or1200_l_fl1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_j	sim/or1k/model.c	/^model_or1200_l_j (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_jal	sim/or1k/model.c	/^model_or1200_l_jal (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_jalr	sim/or1k/model.c	/^model_or1200_l_jalr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_jr	sim/or1k/model.c	/^model_or1200_l_jr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lbs	sim/or1k/model.c	/^model_or1200_l_lbs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lbz	sim/or1k/model.c	/^model_or1200_l_lbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lhs	sim/or1k/model.c	/^model_or1200_l_lhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lhz	sim/or1k/model.c	/^model_or1200_l_lhz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lwa	sim/or1k/model.c	/^model_or1200_l_lwa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lws	sim/or1k/model.c	/^model_or1200_l_lws (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_lwz	sim/or1k/model.c	/^model_or1200_l_lwz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_mac	sim/or1k/model.c	/^model_or1200_l_mac (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_maci	sim/or1k/model.c	/^model_or1200_l_maci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_macrc	sim/or1k/model.c	/^model_or1200_l_macrc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_mfspr	sim/or1k/model.c	/^model_or1200_l_mfspr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_movhi	sim/or1k/model.c	/^model_or1200_l_movhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_msb	sim/or1k/model.c	/^model_or1200_l_msb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_msync	sim/or1k/model.c	/^model_or1200_l_msync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_mtspr	sim/or1k/model.c	/^model_or1200_l_mtspr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_mul	sim/or1k/model.c	/^model_or1200_l_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_muli	sim/or1k/model.c	/^model_or1200_l_muli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_mulu	sim/or1k/model.c	/^model_or1200_l_mulu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_nop_imm	sim/or1k/model.c	/^model_or1200_l_nop_imm (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_or	sim/or1k/model.c	/^model_or1200_l_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_ori	sim/or1k/model.c	/^model_or1200_l_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_psync	sim/or1k/model.c	/^model_or1200_l_psync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_rfe	sim/or1k/model.c	/^model_or1200_l_rfe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_ror	sim/or1k/model.c	/^model_or1200_l_ror (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_rori	sim/or1k/model.c	/^model_or1200_l_rori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sb	sim/or1k/model.c	/^model_or1200_l_sb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfeq	sim/or1k/model.c	/^model_or1200_l_sfeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfeqi	sim/or1k/model.c	/^model_or1200_l_sfeqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfges	sim/or1k/model.c	/^model_or1200_l_sfges (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgesi	sim/or1k/model.c	/^model_or1200_l_sfgesi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgeu	sim/or1k/model.c	/^model_or1200_l_sfgeu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgeui	sim/or1k/model.c	/^model_or1200_l_sfgeui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgts	sim/or1k/model.c	/^model_or1200_l_sfgts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgtsi	sim/or1k/model.c	/^model_or1200_l_sfgtsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgtu	sim/or1k/model.c	/^model_or1200_l_sfgtu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfgtui	sim/or1k/model.c	/^model_or1200_l_sfgtui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfles	sim/or1k/model.c	/^model_or1200_l_sfles (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sflesi	sim/or1k/model.c	/^model_or1200_l_sflesi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfleu	sim/or1k/model.c	/^model_or1200_l_sfleu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfleui	sim/or1k/model.c	/^model_or1200_l_sfleui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sflts	sim/or1k/model.c	/^model_or1200_l_sflts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfltsi	sim/or1k/model.c	/^model_or1200_l_sfltsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfltu	sim/or1k/model.c	/^model_or1200_l_sfltu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfltui	sim/or1k/model.c	/^model_or1200_l_sfltui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfne	sim/or1k/model.c	/^model_or1200_l_sfne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sfnei	sim/or1k/model.c	/^model_or1200_l_sfnei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sh	sim/or1k/model.c	/^model_or1200_l_sh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sll	sim/or1k/model.c	/^model_or1200_l_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_slli	sim/or1k/model.c	/^model_or1200_l_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sra	sim/or1k/model.c	/^model_or1200_l_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_srai	sim/or1k/model.c	/^model_or1200_l_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_srl	sim/or1k/model.c	/^model_or1200_l_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_srli	sim/or1k/model.c	/^model_or1200_l_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sub	sim/or1k/model.c	/^model_or1200_l_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sw	sim/or1k/model.c	/^model_or1200_l_sw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_swa	sim/or1k/model.c	/^model_or1200_l_swa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_sys	sim/or1k/model.c	/^model_or1200_l_sys (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_trap	sim/or1k/model.c	/^model_or1200_l_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_xor	sim/or1k/model.c	/^model_or1200_l_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_l_xori	sim/or1k/model.c	/^model_or1200_l_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_add_s	sim/or1k/model.c	/^model_or1200_lf_add_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_cust1_s	sim/or1k/model.c	/^model_or1200_lf_cust1_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_div_s	sim/or1k/model.c	/^model_or1200_lf_div_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_eq_s	sim/or1k/model.c	/^model_or1200_lf_eq_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_ftoi_s	sim/or1k/model.c	/^model_or1200_lf_ftoi_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_ge_s	sim/or1k/model.c	/^model_or1200_lf_ge_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_gt_s	sim/or1k/model.c	/^model_or1200_lf_gt_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_itof_s	sim/or1k/model.c	/^model_or1200_lf_itof_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_le_s	sim/or1k/model.c	/^model_or1200_lf_le_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_lt_s	sim/or1k/model.c	/^model_or1200_lf_lt_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_madd_s	sim/or1k/model.c	/^model_or1200_lf_madd_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_mul_s	sim/or1k/model.c	/^model_or1200_lf_mul_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_ne_s	sim/or1k/model.c	/^model_or1200_lf_ne_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_rem_s	sim/or1k/model.c	/^model_or1200_lf_rem_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200_lf_sub_s	sim/or1k/model.c	/^model_or1200_lf_sub_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_add	sim/or1k/model.c	/^model_or1200nd_l_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_addc	sim/or1k/model.c	/^model_or1200nd_l_addc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_addi	sim/or1k/model.c	/^model_or1200nd_l_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_addic	sim/or1k/model.c	/^model_or1200nd_l_addic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_and	sim/or1k/model.c	/^model_or1200nd_l_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_andi	sim/or1k/model.c	/^model_or1200nd_l_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_bf	sim/or1k/model.c	/^model_or1200nd_l_bf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_bnf	sim/or1k/model.c	/^model_or1200nd_l_bnf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cmov	sim/or1k/model.c	/^model_or1200nd_l_cmov (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_csync	sim/or1k/model.c	/^model_or1200nd_l_csync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust1	sim/or1k/model.c	/^model_or1200nd_l_cust1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust2	sim/or1k/model.c	/^model_or1200nd_l_cust2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust3	sim/or1k/model.c	/^model_or1200nd_l_cust3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust4	sim/or1k/model.c	/^model_or1200nd_l_cust4 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust5	sim/or1k/model.c	/^model_or1200nd_l_cust5 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust6	sim/or1k/model.c	/^model_or1200nd_l_cust6 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust7	sim/or1k/model.c	/^model_or1200nd_l_cust7 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_cust8	sim/or1k/model.c	/^model_or1200nd_l_cust8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_div	sim/or1k/model.c	/^model_or1200nd_l_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_divu	sim/or1k/model.c	/^model_or1200nd_l_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_extbs	sim/or1k/model.c	/^model_or1200nd_l_extbs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_extbz	sim/or1k/model.c	/^model_or1200nd_l_extbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_exths	sim/or1k/model.c	/^model_or1200nd_l_exths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_exthz	sim/or1k/model.c	/^model_or1200nd_l_exthz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_extws	sim/or1k/model.c	/^model_or1200nd_l_extws (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_extwz	sim/or1k/model.c	/^model_or1200nd_l_extwz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_ff1	sim/or1k/model.c	/^model_or1200nd_l_ff1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_fl1	sim/or1k/model.c	/^model_or1200nd_l_fl1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_j	sim/or1k/model.c	/^model_or1200nd_l_j (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_jal	sim/or1k/model.c	/^model_or1200nd_l_jal (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_jalr	sim/or1k/model.c	/^model_or1200nd_l_jalr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_jr	sim/or1k/model.c	/^model_or1200nd_l_jr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lbs	sim/or1k/model.c	/^model_or1200nd_l_lbs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lbz	sim/or1k/model.c	/^model_or1200nd_l_lbz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lhs	sim/or1k/model.c	/^model_or1200nd_l_lhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lhz	sim/or1k/model.c	/^model_or1200nd_l_lhz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lwa	sim/or1k/model.c	/^model_or1200nd_l_lwa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lws	sim/or1k/model.c	/^model_or1200nd_l_lws (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_lwz	sim/or1k/model.c	/^model_or1200nd_l_lwz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_mac	sim/or1k/model.c	/^model_or1200nd_l_mac (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_maci	sim/or1k/model.c	/^model_or1200nd_l_maci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_macrc	sim/or1k/model.c	/^model_or1200nd_l_macrc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_mfspr	sim/or1k/model.c	/^model_or1200nd_l_mfspr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_movhi	sim/or1k/model.c	/^model_or1200nd_l_movhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_msb	sim/or1k/model.c	/^model_or1200nd_l_msb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_msync	sim/or1k/model.c	/^model_or1200nd_l_msync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_mtspr	sim/or1k/model.c	/^model_or1200nd_l_mtspr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_mul	sim/or1k/model.c	/^model_or1200nd_l_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_muli	sim/or1k/model.c	/^model_or1200nd_l_muli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_mulu	sim/or1k/model.c	/^model_or1200nd_l_mulu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_nop_imm	sim/or1k/model.c	/^model_or1200nd_l_nop_imm (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_or	sim/or1k/model.c	/^model_or1200nd_l_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_ori	sim/or1k/model.c	/^model_or1200nd_l_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_psync	sim/or1k/model.c	/^model_or1200nd_l_psync (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_rfe	sim/or1k/model.c	/^model_or1200nd_l_rfe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_ror	sim/or1k/model.c	/^model_or1200nd_l_ror (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_rori	sim/or1k/model.c	/^model_or1200nd_l_rori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sb	sim/or1k/model.c	/^model_or1200nd_l_sb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfeq	sim/or1k/model.c	/^model_or1200nd_l_sfeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfeqi	sim/or1k/model.c	/^model_or1200nd_l_sfeqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfges	sim/or1k/model.c	/^model_or1200nd_l_sfges (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgesi	sim/or1k/model.c	/^model_or1200nd_l_sfgesi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgeu	sim/or1k/model.c	/^model_or1200nd_l_sfgeu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgeui	sim/or1k/model.c	/^model_or1200nd_l_sfgeui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgts	sim/or1k/model.c	/^model_or1200nd_l_sfgts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgtsi	sim/or1k/model.c	/^model_or1200nd_l_sfgtsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgtu	sim/or1k/model.c	/^model_or1200nd_l_sfgtu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfgtui	sim/or1k/model.c	/^model_or1200nd_l_sfgtui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfles	sim/or1k/model.c	/^model_or1200nd_l_sfles (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sflesi	sim/or1k/model.c	/^model_or1200nd_l_sflesi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfleu	sim/or1k/model.c	/^model_or1200nd_l_sfleu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfleui	sim/or1k/model.c	/^model_or1200nd_l_sfleui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sflts	sim/or1k/model.c	/^model_or1200nd_l_sflts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfltsi	sim/or1k/model.c	/^model_or1200nd_l_sfltsi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfltu	sim/or1k/model.c	/^model_or1200nd_l_sfltu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfltui	sim/or1k/model.c	/^model_or1200nd_l_sfltui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfne	sim/or1k/model.c	/^model_or1200nd_l_sfne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sfnei	sim/or1k/model.c	/^model_or1200nd_l_sfnei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sh	sim/or1k/model.c	/^model_or1200nd_l_sh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sll	sim/or1k/model.c	/^model_or1200nd_l_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_slli	sim/or1k/model.c	/^model_or1200nd_l_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sra	sim/or1k/model.c	/^model_or1200nd_l_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_srai	sim/or1k/model.c	/^model_or1200nd_l_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_srl	sim/or1k/model.c	/^model_or1200nd_l_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_srli	sim/or1k/model.c	/^model_or1200nd_l_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sub	sim/or1k/model.c	/^model_or1200nd_l_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sw	sim/or1k/model.c	/^model_or1200nd_l_sw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_swa	sim/or1k/model.c	/^model_or1200nd_l_swa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_sys	sim/or1k/model.c	/^model_or1200nd_l_sys (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_trap	sim/or1k/model.c	/^model_or1200nd_l_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_xor	sim/or1k/model.c	/^model_or1200nd_l_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_l_xori	sim/or1k/model.c	/^model_or1200nd_l_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_add_s	sim/or1k/model.c	/^model_or1200nd_lf_add_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_cust1_s	sim/or1k/model.c	/^model_or1200nd_lf_cust1_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_div_s	sim/or1k/model.c	/^model_or1200nd_lf_div_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_eq_s	sim/or1k/model.c	/^model_or1200nd_lf_eq_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_ftoi_s	sim/or1k/model.c	/^model_or1200nd_lf_ftoi_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_ge_s	sim/or1k/model.c	/^model_or1200nd_lf_ge_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_gt_s	sim/or1k/model.c	/^model_or1200nd_lf_gt_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_itof_s	sim/or1k/model.c	/^model_or1200nd_lf_itof_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_le_s	sim/or1k/model.c	/^model_or1200nd_lf_le_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_lt_s	sim/or1k/model.c	/^model_or1200nd_lf_lt_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_madd_s	sim/or1k/model.c	/^model_or1200nd_lf_madd_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_mul_s	sim/or1k/model.c	/^model_or1200nd_lf_mul_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_ne_s	sim/or1k/model.c	/^model_or1200nd_lf_ne_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_rem_s	sim/or1k/model.c	/^model_or1200nd_lf_rem_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_or1200nd_lf_sub_s	sim/or1k/model.c	/^model_or1200nd_lf_sub_s (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_print	sim/ppc/mon.h	/^typedef struct _model_print model_print;$/;"	t	typeref:struct:_model_print
model_processor_record	sim/igen/ld-insn.c	/^  model_processor_record,$/;"	e	enum:__anon591	file:
model_ptr	sim/ppc/cpu.c	/^  model_data *model_ptr;$/;"	m	struct:_cpu	file:
model_ptr	sim/ppc/gen-model.c	/^  model *model_ptr;$/;"	m	struct:_model_c_passed_data	file:
model_set	sim/common/sim-model.c	/^model_set (sim_cpu *cpu, const SIM_MODEL *model)$/;"	f	file:
model_simple_add	sim/frv/model.c	/^model_simple_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addcc	sim/frv/model.c	/^model_simple_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addi	sim/frv/model.c	/^model_simple_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addicc	sim/frv/model.c	/^model_simple_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addss	sim/frv/model.c	/^model_simple_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addx	sim/frv/model.c	/^model_simple_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addxcc	sim/frv/model.c	/^model_simple_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addxi	sim/frv/model.c	/^model_simple_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_addxicc	sim/frv/model.c	/^model_simple_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_and	sim/frv/model.c	/^model_simple_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_andcc	sim/frv/model.c	/^model_simple_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_andcr	sim/frv/model.c	/^model_simple_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_andi	sim/frv/model.c	/^model_simple_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_andicc	sim/frv/model.c	/^model_simple_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_andncr	sim/frv/model.c	/^model_simple_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bar	sim/frv/model.c	/^model_simple_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bc	sim/frv/model.c	/^model_simple_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcclr	sim/frv/model.c	/^model_simple_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bceqlr	sim/frv/model.c	/^model_simple_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcgelr	sim/frv/model.c	/^model_simple_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcgtlr	sim/frv/model.c	/^model_simple_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bchilr	sim/frv/model.c	/^model_simple_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bclelr	sim/frv/model.c	/^model_simple_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bclr	sim/frv/model.c	/^model_simple_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bclslr	sim/frv/model.c	/^model_simple_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcltlr	sim/frv/model.c	/^model_simple_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcnclr	sim/frv/model.c	/^model_simple_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcnelr	sim/frv/model.c	/^model_simple_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcnlr	sim/frv/model.c	/^model_simple_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcnolr	sim/frv/model.c	/^model_simple_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcnvlr	sim/frv/model.c	/^model_simple_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcplr	sim/frv/model.c	/^model_simple_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcralr	sim/frv/model.c	/^model_simple_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bctrlr	sim/frv/model.c	/^model_simple_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bcvlr	sim/frv/model.c	/^model_simple_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_beq	sim/frv/model.c	/^model_simple_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_beqlr	sim/frv/model.c	/^model_simple_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bge	sim/frv/model.c	/^model_simple_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bgelr	sim/frv/model.c	/^model_simple_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bgt	sim/frv/model.c	/^model_simple_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bgtlr	sim/frv/model.c	/^model_simple_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bhi	sim/frv/model.c	/^model_simple_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bhilr	sim/frv/model.c	/^model_simple_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ble	sim/frv/model.c	/^model_simple_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_blelr	sim/frv/model.c	/^model_simple_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bls	sim/frv/model.c	/^model_simple_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_blslr	sim/frv/model.c	/^model_simple_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_blt	sim/frv/model.c	/^model_simple_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bltlr	sim/frv/model.c	/^model_simple_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bn	sim/frv/model.c	/^model_simple_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnc	sim/frv/model.c	/^model_simple_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnclr	sim/frv/model.c	/^model_simple_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bne	sim/frv/model.c	/^model_simple_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnelr	sim/frv/model.c	/^model_simple_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnlr	sim/frv/model.c	/^model_simple_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bno	sim/frv/model.c	/^model_simple_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnolr	sim/frv/model.c	/^model_simple_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnv	sim/frv/model.c	/^model_simple_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bnvlr	sim/frv/model.c	/^model_simple_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bp	sim/frv/model.c	/^model_simple_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bplr	sim/frv/model.c	/^model_simple_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bra	sim/frv/model.c	/^model_simple_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bralr	sim/frv/model.c	/^model_simple_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_break	sim/frv/model.c	/^model_simple_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bv	sim/frv/model.c	/^model_simple_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_bvlr	sim/frv/model.c	/^model_simple_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cadd	sim/frv/model.c	/^model_simple_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_caddcc	sim/frv/model.c	/^model_simple_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_call	sim/frv/model.c	/^model_simple_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_callil	sim/frv/model.c	/^model_simple_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_calll	sim/frv/model.c	/^model_simple_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cand	sim/frv/model.c	/^model_simple_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_candcc	sim/frv/model.c	/^model_simple_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ccalll	sim/frv/model.c	/^model_simple_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckc	sim/frv/model.c	/^model_simple_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckeq	sim/frv/model.c	/^model_simple_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckge	sim/frv/model.c	/^model_simple_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckgt	sim/frv/model.c	/^model_simple_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckhi	sim/frv/model.c	/^model_simple_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckle	sim/frv/model.c	/^model_simple_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckls	sim/frv/model.c	/^model_simple_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ccklt	sim/frv/model.c	/^model_simple_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckn	sim/frv/model.c	/^model_simple_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ccknc	sim/frv/model.c	/^model_simple_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckne	sim/frv/model.c	/^model_simple_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckno	sim/frv/model.c	/^model_simple_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ccknv	sim/frv/model.c	/^model_simple_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckp	sim/frv/model.c	/^model_simple_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckra	sim/frv/model.c	/^model_simple_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cckv	sim/frv/model.c	/^model_simple_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfabss	sim/frv/model.c	/^model_simple_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfadds	sim/frv/model.c	/^model_simple_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckeq	sim/frv/model.c	/^model_simple_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckge	sim/frv/model.c	/^model_simple_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckgt	sim/frv/model.c	/^model_simple_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckle	sim/frv/model.c	/^model_simple_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfcklg	sim/frv/model.c	/^model_simple_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfcklt	sim/frv/model.c	/^model_simple_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckne	sim/frv/model.c	/^model_simple_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckno	sim/frv/model.c	/^model_simple_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfcko	sim/frv/model.c	/^model_simple_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckra	sim/frv/model.c	/^model_simple_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfcku	sim/frv/model.c	/^model_simple_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckue	sim/frv/model.c	/^model_simple_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckug	sim/frv/model.c	/^model_simple_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckuge	sim/frv/model.c	/^model_simple_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckul	sim/frv/model.c	/^model_simple_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfckule	sim/frv/model.c	/^model_simple_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfcmps	sim/frv/model.c	/^model_simple_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfdivs	sim/frv/model.c	/^model_simple_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfitos	sim/frv/model.c	/^model_simple_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmadds	sim/frv/model.c	/^model_simple_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmas	sim/frv/model.c	/^model_simple_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmovs	sim/frv/model.c	/^model_simple_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmss	sim/frv/model.c	/^model_simple_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmsubs	sim/frv/model.c	/^model_simple_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfmuls	sim/frv/model.c	/^model_simple_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfnegs	sim/frv/model.c	/^model_simple_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfsqrts	sim/frv/model.c	/^model_simple_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfstoi	sim/frv/model.c	/^model_simple_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cfsubs	sim/frv/model.c	/^model_simple_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cjmpl	sim/frv/model.c	/^model_simple_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckc	sim/frv/model.c	/^model_simple_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckeq	sim/frv/model.c	/^model_simple_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckge	sim/frv/model.c	/^model_simple_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckgt	sim/frv/model.c	/^model_simple_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckhi	sim/frv/model.c	/^model_simple_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckle	sim/frv/model.c	/^model_simple_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckls	sim/frv/model.c	/^model_simple_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cklt	sim/frv/model.c	/^model_simple_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckn	sim/frv/model.c	/^model_simple_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cknc	sim/frv/model.c	/^model_simple_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckne	sim/frv/model.c	/^model_simple_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckno	sim/frv/model.c	/^model_simple_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cknv	sim/frv/model.c	/^model_simple_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckp	sim/frv/model.c	/^model_simple_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckra	sim/frv/model.c	/^model_simple_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ckv	sim/frv/model.c	/^model_simple_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cld	sim/frv/model.c	/^model_simple_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldbf	sim/frv/model.c	/^model_simple_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldbfu	sim/frv/model.c	/^model_simple_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldd	sim/frv/model.c	/^model_simple_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clddf	sim/frv/model.c	/^model_simple_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clddfu	sim/frv/model.c	/^model_simple_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clddu	sim/frv/model.c	/^model_simple_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldf	sim/frv/model.c	/^model_simple_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldfu	sim/frv/model.c	/^model_simple_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldhf	sim/frv/model.c	/^model_simple_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldhfu	sim/frv/model.c	/^model_simple_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldq	sim/frv/model.c	/^model_simple_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldqu	sim/frv/model.c	/^model_simple_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldsb	sim/frv/model.c	/^model_simple_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldsbu	sim/frv/model.c	/^model_simple_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldsh	sim/frv/model.c	/^model_simple_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldshu	sim/frv/model.c	/^model_simple_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldu	sim/frv/model.c	/^model_simple_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldub	sim/frv/model.c	/^model_simple_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cldubu	sim/frv/model.c	/^model_simple_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clduh	sim/frv/model.c	/^model_simple_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clduhu	sim/frv/model.c	/^model_simple_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clrfa	sim/frv/model.c	/^model_simple_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clrfr	sim/frv/model.c	/^model_simple_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clrga	sim/frv/model.c	/^model_simple_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_clrgr	sim/frv/model.c	/^model_simple_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmaddhss	sim/frv/model.c	/^model_simple_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmaddhus	sim/frv/model.c	/^model_simple_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmand	sim/frv/model.c	/^model_simple_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmbtoh	sim/frv/model.c	/^model_simple_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmbtohe	sim/frv/model.c	/^model_simple_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmcpxis	sim/frv/model.c	/^model_simple_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmcpxiu	sim/frv/model.c	/^model_simple_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmcpxrs	sim/frv/model.c	/^model_simple_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmcpxru	sim/frv/model.c	/^model_simple_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmexpdhd	sim/frv/model.c	/^model_simple_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmexpdhw	sim/frv/model.c	/^model_simple_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmhtob	sim/frv/model.c	/^model_simple_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmmachs	sim/frv/model.c	/^model_simple_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmmachu	sim/frv/model.c	/^model_simple_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmmulhs	sim/frv/model.c	/^model_simple_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmmulhu	sim/frv/model.c	/^model_simple_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmnot	sim/frv/model.c	/^model_simple_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmor	sim/frv/model.c	/^model_simple_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmovfg	sim/frv/model.c	/^model_simple_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmovfgd	sim/frv/model.c	/^model_simple_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmovgf	sim/frv/model.c	/^model_simple_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmovgfd	sim/frv/model.c	/^model_simple_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmpb	sim/frv/model.c	/^model_simple_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmpba	sim/frv/model.c	/^model_simple_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqaddhss	sim/frv/model.c	/^model_simple_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqaddhus	sim/frv/model.c	/^model_simple_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqmachs	sim/frv/model.c	/^model_simple_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqmachu	sim/frv/model.c	/^model_simple_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqmulhs	sim/frv/model.c	/^model_simple_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqmulhu	sim/frv/model.c	/^model_simple_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqsubhss	sim/frv/model.c	/^model_simple_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmqsubhus	sim/frv/model.c	/^model_simple_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmsubhss	sim/frv/model.c	/^model_simple_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmsubhus	sim/frv/model.c	/^model_simple_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cmxor	sim/frv/model.c	/^model_simple_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cnot	sim/frv/model.c	/^model_simple_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_commitfa	sim/frv/model.c	/^model_simple_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_commitfr	sim/frv/model.c	/^model_simple_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_commitga	sim/frv/model.c	/^model_simple_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_commitgr	sim/frv/model.c	/^model_simple_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cop1	sim/frv/model.c	/^model_simple_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cop2	sim/frv/model.c	/^model_simple_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cor	sim/frv/model.c	/^model_simple_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_corcc	sim/frv/model.c	/^model_simple_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cscan	sim/frv/model.c	/^model_simple_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csdiv	sim/frv/model.c	/^model_simple_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csll	sim/frv/model.c	/^model_simple_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csllcc	sim/frv/model.c	/^model_simple_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csmul	sim/frv/model.c	/^model_simple_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csmulcc	sim/frv/model.c	/^model_simple_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csra	sim/frv/model.c	/^model_simple_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csracc	sim/frv/model.c	/^model_simple_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csrl	sim/frv/model.c	/^model_simple_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csrlcc	sim/frv/model.c	/^model_simple_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cst	sim/frv/model.c	/^model_simple_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstb	sim/frv/model.c	/^model_simple_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstbf	sim/frv/model.c	/^model_simple_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstbfu	sim/frv/model.c	/^model_simple_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstbu	sim/frv/model.c	/^model_simple_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstd	sim/frv/model.c	/^model_simple_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstdf	sim/frv/model.c	/^model_simple_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstdfu	sim/frv/model.c	/^model_simple_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstdu	sim/frv/model.c	/^model_simple_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstf	sim/frv/model.c	/^model_simple_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstfu	sim/frv/model.c	/^model_simple_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csth	sim/frv/model.c	/^model_simple_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csthf	sim/frv/model.c	/^model_simple_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csthfu	sim/frv/model.c	/^model_simple_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csthu	sim/frv/model.c	/^model_simple_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstq	sim/frv/model.c	/^model_simple_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cstu	sim/frv/model.c	/^model_simple_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csub	sim/frv/model.c	/^model_simple_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_csubcc	sim/frv/model.c	/^model_simple_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cswap	sim/frv/model.c	/^model_simple_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cudiv	sim/frv/model.c	/^model_simple_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cxor	sim/frv/model.c	/^model_simple_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_cxorcc	sim/frv/model.c	/^model_simple_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dcef	sim/frv/model.c	/^model_simple_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dcei	sim/frv/model.c	/^model_simple_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dcf	sim/frv/model.c	/^model_simple_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dci	sim/frv/model.c	/^model_simple_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dcpl	sim/frv/model.c	/^model_simple_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dcul	sim/frv/model.c	/^model_simple_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_dtlbi	sim/frv/model.c	/^model_simple_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fabsd	sim/frv/model.c	/^model_simple_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fabss	sim/frv/model.c	/^model_simple_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_faddd	sim/frv/model.c	/^model_simple_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fadds	sim/frv/model.c	/^model_simple_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbeq	sim/frv/model.c	/^model_simple_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbeqlr	sim/frv/model.c	/^model_simple_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbge	sim/frv/model.c	/^model_simple_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbgelr	sim/frv/model.c	/^model_simple_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbgt	sim/frv/model.c	/^model_simple_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbgtlr	sim/frv/model.c	/^model_simple_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fble	sim/frv/model.c	/^model_simple_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fblelr	sim/frv/model.c	/^model_simple_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fblg	sim/frv/model.c	/^model_simple_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fblglr	sim/frv/model.c	/^model_simple_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fblt	sim/frv/model.c	/^model_simple_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbltlr	sim/frv/model.c	/^model_simple_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbne	sim/frv/model.c	/^model_simple_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbnelr	sim/frv/model.c	/^model_simple_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbno	sim/frv/model.c	/^model_simple_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbnolr	sim/frv/model.c	/^model_simple_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbo	sim/frv/model.c	/^model_simple_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbolr	sim/frv/model.c	/^model_simple_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbra	sim/frv/model.c	/^model_simple_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbralr	sim/frv/model.c	/^model_simple_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbu	sim/frv/model.c	/^model_simple_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbue	sim/frv/model.c	/^model_simple_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbuelr	sim/frv/model.c	/^model_simple_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbug	sim/frv/model.c	/^model_simple_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbuge	sim/frv/model.c	/^model_simple_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbugelr	sim/frv/model.c	/^model_simple_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbuglr	sim/frv/model.c	/^model_simple_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbul	sim/frv/model.c	/^model_simple_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbule	sim/frv/model.c	/^model_simple_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbulelr	sim/frv/model.c	/^model_simple_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbullr	sim/frv/model.c	/^model_simple_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fbulr	sim/frv/model.c	/^model_simple_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbeqlr	sim/frv/model.c	/^model_simple_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbgelr	sim/frv/model.c	/^model_simple_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbgtlr	sim/frv/model.c	/^model_simple_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcblelr	sim/frv/model.c	/^model_simple_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcblglr	sim/frv/model.c	/^model_simple_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbltlr	sim/frv/model.c	/^model_simple_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbnelr	sim/frv/model.c	/^model_simple_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbnolr	sim/frv/model.c	/^model_simple_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbolr	sim/frv/model.c	/^model_simple_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbralr	sim/frv/model.c	/^model_simple_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbuelr	sim/frv/model.c	/^model_simple_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbugelr	sim/frv/model.c	/^model_simple_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbuglr	sim/frv/model.c	/^model_simple_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbulelr	sim/frv/model.c	/^model_simple_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbullr	sim/frv/model.c	/^model_simple_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcbulr	sim/frv/model.c	/^model_simple_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckeq	sim/frv/model.c	/^model_simple_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckge	sim/frv/model.c	/^model_simple_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckgt	sim/frv/model.c	/^model_simple_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckle	sim/frv/model.c	/^model_simple_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcklg	sim/frv/model.c	/^model_simple_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcklt	sim/frv/model.c	/^model_simple_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckne	sim/frv/model.c	/^model_simple_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckno	sim/frv/model.c	/^model_simple_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcko	sim/frv/model.c	/^model_simple_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckra	sim/frv/model.c	/^model_simple_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcku	sim/frv/model.c	/^model_simple_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckue	sim/frv/model.c	/^model_simple_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckug	sim/frv/model.c	/^model_simple_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckuge	sim/frv/model.c	/^model_simple_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckul	sim/frv/model.c	/^model_simple_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fckule	sim/frv/model.c	/^model_simple_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcmpd	sim/frv/model.c	/^model_simple_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fcmps	sim/frv/model.c	/^model_simple_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdabss	sim/frv/model.c	/^model_simple_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdadds	sim/frv/model.c	/^model_simple_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdcmps	sim/frv/model.c	/^model_simple_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fddivs	sim/frv/model.c	/^model_simple_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fditos	sim/frv/model.c	/^model_simple_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdivd	sim/frv/model.c	/^model_simple_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdivs	sim/frv/model.c	/^model_simple_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmadds	sim/frv/model.c	/^model_simple_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmas	sim/frv/model.c	/^model_simple_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmovs	sim/frv/model.c	/^model_simple_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmss	sim/frv/model.c	/^model_simple_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmulcs	sim/frv/model.c	/^model_simple_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdmuls	sim/frv/model.c	/^model_simple_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdnegs	sim/frv/model.c	/^model_simple_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdsads	sim/frv/model.c	/^model_simple_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdsqrts	sim/frv/model.c	/^model_simple_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdstoi	sim/frv/model.c	/^model_simple_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdsubs	sim/frv/model.c	/^model_simple_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fdtoi	sim/frv/model.c	/^model_simple_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fitod	sim/frv/model.c	/^model_simple_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fitos	sim/frv/model.c	/^model_simple_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmad	sim/frv/model.c	/^model_simple_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmaddd	sim/frv/model.c	/^model_simple_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmadds	sim/frv/model.c	/^model_simple_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmas	sim/frv/model.c	/^model_simple_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmovd	sim/frv/model.c	/^model_simple_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmovs	sim/frv/model.c	/^model_simple_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmsd	sim/frv/model.c	/^model_simple_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmss	sim/frv/model.c	/^model_simple_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmsubd	sim/frv/model.c	/^model_simple_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmsubs	sim/frv/model.c	/^model_simple_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmuld	sim/frv/model.c	/^model_simple_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fmuls	sim/frv/model.c	/^model_simple_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fnegd	sim/frv/model.c	/^model_simple_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fnegs	sim/frv/model.c	/^model_simple_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fnop	sim/frv/model.c	/^model_simple_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fsqrtd	sim/frv/model.c	/^model_simple_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fsqrts	sim/frv/model.c	/^model_simple_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fstoi	sim/frv/model.c	/^model_simple_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fsubd	sim/frv/model.c	/^model_simple_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fsubs	sim/frv/model.c	/^model_simple_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fteq	sim/frv/model.c	/^model_simple_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftge	sim/frv/model.c	/^model_simple_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftgt	sim/frv/model.c	/^model_simple_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftieq	sim/frv/model.c	/^model_simple_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftige	sim/frv/model.c	/^model_simple_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftigt	sim/frv/model.c	/^model_simple_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftile	sim/frv/model.c	/^model_simple_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftilg	sim/frv/model.c	/^model_simple_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftilt	sim/frv/model.c	/^model_simple_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftine	sim/frv/model.c	/^model_simple_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftino	sim/frv/model.c	/^model_simple_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftio	sim/frv/model.c	/^model_simple_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftira	sim/frv/model.c	/^model_simple_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiu	sim/frv/model.c	/^model_simple_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiue	sim/frv/model.c	/^model_simple_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiug	sim/frv/model.c	/^model_simple_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiuge	sim/frv/model.c	/^model_simple_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiul	sim/frv/model.c	/^model_simple_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftiule	sim/frv/model.c	/^model_simple_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftle	sim/frv/model.c	/^model_simple_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftlg	sim/frv/model.c	/^model_simple_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftlt	sim/frv/model.c	/^model_simple_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftne	sim/frv/model.c	/^model_simple_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftno	sim/frv/model.c	/^model_simple_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_fto	sim/frv/model.c	/^model_simple_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftra	sim/frv/model.c	/^model_simple_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftu	sim/frv/model.c	/^model_simple_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftue	sim/frv/model.c	/^model_simple_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftug	sim/frv/model.c	/^model_simple_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftuge	sim/frv/model.c	/^model_simple_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftul	sim/frv/model.c	/^model_simple_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ftule	sim/frv/model.c	/^model_simple_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_icei	sim/frv/model.c	/^model_simple_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ici	sim/frv/model.c	/^model_simple_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_icpl	sim/frv/model.c	/^model_simple_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_icul	sim/frv/model.c	/^model_simple_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_itlbi	sim/frv/model.c	/^model_simple_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_jmpil	sim/frv/model.c	/^model_simple_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_jmpl	sim/frv/model.c	/^model_simple_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ld	sim/frv/model.c	/^model_simple_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldbf	sim/frv/model.c	/^model_simple_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldbfi	sim/frv/model.c	/^model_simple_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldbfu	sim/frv/model.c	/^model_simple_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldc	sim/frv/model.c	/^model_simple_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldcu	sim/frv/model.c	/^model_simple_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldd	sim/frv/model.c	/^model_simple_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddc	sim/frv/model.c	/^model_simple_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddcu	sim/frv/model.c	/^model_simple_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddf	sim/frv/model.c	/^model_simple_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddfi	sim/frv/model.c	/^model_simple_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddfu	sim/frv/model.c	/^model_simple_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddi	sim/frv/model.c	/^model_simple_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lddu	sim/frv/model.c	/^model_simple_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldf	sim/frv/model.c	/^model_simple_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldfi	sim/frv/model.c	/^model_simple_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldfu	sim/frv/model.c	/^model_simple_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldhf	sim/frv/model.c	/^model_simple_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldhfi	sim/frv/model.c	/^model_simple_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldhfu	sim/frv/model.c	/^model_simple_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldi	sim/frv/model.c	/^model_simple_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldq	sim/frv/model.c	/^model_simple_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqc	sim/frv/model.c	/^model_simple_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqcu	sim/frv/model.c	/^model_simple_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqf	sim/frv/model.c	/^model_simple_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqfi	sim/frv/model.c	/^model_simple_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqfu	sim/frv/model.c	/^model_simple_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqi	sim/frv/model.c	/^model_simple_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldqu	sim/frv/model.c	/^model_simple_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldsb	sim/frv/model.c	/^model_simple_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldsbi	sim/frv/model.c	/^model_simple_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldsbu	sim/frv/model.c	/^model_simple_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldsh	sim/frv/model.c	/^model_simple_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldshi	sim/frv/model.c	/^model_simple_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldshu	sim/frv/model.c	/^model_simple_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldu	sim/frv/model.c	/^model_simple_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldub	sim/frv/model.c	/^model_simple_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldubi	sim/frv/model.c	/^model_simple_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ldubu	sim/frv/model.c	/^model_simple_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lduh	sim/frv/model.c	/^model_simple_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lduhi	sim/frv/model.c	/^model_simple_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lduhu	sim/frv/model.c	/^model_simple_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lrad	sim/frv/model.c	/^model_simple_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_lrai	sim/frv/model.c	/^model_simple_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mabshs	sim/frv/model.c	/^model_simple_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_maddaccs	sim/frv/model.c	/^model_simple_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_maddhss	sim/frv/model.c	/^model_simple_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_maddhus	sim/frv/model.c	/^model_simple_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mand	sim/frv/model.c	/^model_simple_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_masaccs	sim/frv/model.c	/^model_simple_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_maveh	sim/frv/model.c	/^model_simple_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mbtoh	sim/frv/model.c	/^model_simple_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mbtohe	sim/frv/model.c	/^model_simple_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mclracc_0	sim/frv/model.c	/^model_simple_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mclracc_1	sim/frv/model.c	/^model_simple_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcmpsh	sim/frv/model.c	/^model_simple_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcmpuh	sim/frv/model.c	/^model_simple_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcop1	sim/frv/model.c	/^model_simple_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcop2	sim/frv/model.c	/^model_simple_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcplhi	sim/frv/model.c	/^model_simple_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcpli	sim/frv/model.c	/^model_simple_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcpxis	sim/frv/model.c	/^model_simple_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcpxiu	sim/frv/model.c	/^model_simple_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcpxrs	sim/frv/model.c	/^model_simple_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcpxru	sim/frv/model.c	/^model_simple_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcut	sim/frv/model.c	/^model_simple_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcuti	sim/frv/model.c	/^model_simple_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcutss	sim/frv/model.c	/^model_simple_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mcutssi	sim/frv/model.c	/^model_simple_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdaddaccs	sim/frv/model.c	/^model_simple_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdasaccs	sim/frv/model.c	/^model_simple_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdcutssi	sim/frv/model.c	/^model_simple_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdpackh	sim/frv/model.c	/^model_simple_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdrotli	sim/frv/model.c	/^model_simple_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdsubaccs	sim/frv/model.c	/^model_simple_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mdunpackh	sim/frv/model.c	/^model_simple_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_membar	sim/frv/model.c	/^model_simple_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mexpdhd	sim/frv/model.c	/^model_simple_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mexpdhw	sim/frv/model.c	/^model_simple_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhdseth	sim/frv/model.c	/^model_simple_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhdsets	sim/frv/model.c	/^model_simple_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhsethih	sim/frv/model.c	/^model_simple_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhsethis	sim/frv/model.c	/^model_simple_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhsetloh	sim/frv/model.c	/^model_simple_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhsetlos	sim/frv/model.c	/^model_simple_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mhtob	sim/frv/model.c	/^model_simple_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmachs	sim/frv/model.c	/^model_simple_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmachu	sim/frv/model.c	/^model_simple_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmrdhs	sim/frv/model.c	/^model_simple_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmrdhu	sim/frv/model.c	/^model_simple_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmulhs	sim/frv/model.c	/^model_simple_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmulhu	sim/frv/model.c	/^model_simple_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmulxhs	sim/frv/model.c	/^model_simple_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mmulxhu	sim/frv/model.c	/^model_simple_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mnop	sim/frv/model.c	/^model_simple_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mnot	sim/frv/model.c	/^model_simple_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mor	sim/frv/model.c	/^model_simple_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movfg	sim/frv/model.c	/^model_simple_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movfgd	sim/frv/model.c	/^model_simple_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movfgq	sim/frv/model.c	/^model_simple_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movgf	sim/frv/model.c	/^model_simple_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movgfd	sim/frv/model.c	/^model_simple_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movgfq	sim/frv/model.c	/^model_simple_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movgs	sim/frv/model.c	/^model_simple_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_movsg	sim/frv/model.c	/^model_simple_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mpackh	sim/frv/model.c	/^model_simple_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqaddhss	sim/frv/model.c	/^model_simple_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqaddhus	sim/frv/model.c	/^model_simple_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqcpxis	sim/frv/model.c	/^model_simple_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqcpxiu	sim/frv/model.c	/^model_simple_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqcpxrs	sim/frv/model.c	/^model_simple_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqcpxru	sim/frv/model.c	/^model_simple_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqlclrhs	sim/frv/model.c	/^model_simple_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqlmths	sim/frv/model.c	/^model_simple_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmachs	sim/frv/model.c	/^model_simple_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmachu	sim/frv/model.c	/^model_simple_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmacxhs	sim/frv/model.c	/^model_simple_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmulhs	sim/frv/model.c	/^model_simple_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmulhu	sim/frv/model.c	/^model_simple_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmulxhs	sim/frv/model.c	/^model_simple_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqmulxhu	sim/frv/model.c	/^model_simple_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqsaths	sim/frv/model.c	/^model_simple_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqsllhi	sim/frv/model.c	/^model_simple_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqsrahi	sim/frv/model.c	/^model_simple_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqsubhss	sim/frv/model.c	/^model_simple_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqsubhus	sim/frv/model.c	/^model_simple_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqxmachs	sim/frv/model.c	/^model_simple_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mqxmacxhs	sim/frv/model.c	/^model_simple_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mrdacc	sim/frv/model.c	/^model_simple_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mrdaccg	sim/frv/model.c	/^model_simple_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mrotli	sim/frv/model.c	/^model_simple_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mrotri	sim/frv/model.c	/^model_simple_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msaths	sim/frv/model.c	/^model_simple_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msathu	sim/frv/model.c	/^model_simple_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msllhi	sim/frv/model.c	/^model_simple_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msrahi	sim/frv/model.c	/^model_simple_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msrlhi	sim/frv/model.c	/^model_simple_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msubaccs	sim/frv/model.c	/^model_simple_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msubhss	sim/frv/model.c	/^model_simple_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_msubhus	sim/frv/model.c	/^model_simple_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mtrap	sim/frv/model.c	/^model_simple_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_munpackh	sim/frv/model.c	/^model_simple_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mwcut	sim/frv/model.c	/^model_simple_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mwcuti	sim/frv/model.c	/^model_simple_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mwtacc	sim/frv/model.c	/^model_simple_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mwtaccg	sim/frv/model.c	/^model_simple_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_mxor	sim/frv/model.c	/^model_simple_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nandcr	sim/frv/model.c	/^model_simple_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nandncr	sim/frv/model.c	/^model_simple_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfadds	sim/frv/model.c	/^model_simple_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdadds	sim/frv/model.c	/^model_simple_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdcmps	sim/frv/model.c	/^model_simple_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfddivs	sim/frv/model.c	/^model_simple_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfditos	sim/frv/model.c	/^model_simple_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdivs	sim/frv/model.c	/^model_simple_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdmadds	sim/frv/model.c	/^model_simple_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdmas	sim/frv/model.c	/^model_simple_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdmss	sim/frv/model.c	/^model_simple_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdmulcs	sim/frv/model.c	/^model_simple_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdmuls	sim/frv/model.c	/^model_simple_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdsads	sim/frv/model.c	/^model_simple_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdsqrts	sim/frv/model.c	/^model_simple_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdstoi	sim/frv/model.c	/^model_simple_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfdsubs	sim/frv/model.c	/^model_simple_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfitos	sim/frv/model.c	/^model_simple_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfmadds	sim/frv/model.c	/^model_simple_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfmas	sim/frv/model.c	/^model_simple_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfmss	sim/frv/model.c	/^model_simple_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfmsubs	sim/frv/model.c	/^model_simple_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfmuls	sim/frv/model.c	/^model_simple_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfsqrts	sim/frv/model.c	/^model_simple_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfstoi	sim/frv/model.c	/^model_simple_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nfsubs	sim/frv/model.c	/^model_simple_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nld	sim/frv/model.c	/^model_simple_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldbf	sim/frv/model.c	/^model_simple_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldbfi	sim/frv/model.c	/^model_simple_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldbfu	sim/frv/model.c	/^model_simple_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldd	sim/frv/model.c	/^model_simple_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlddf	sim/frv/model.c	/^model_simple_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlddfi	sim/frv/model.c	/^model_simple_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlddfu	sim/frv/model.c	/^model_simple_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlddi	sim/frv/model.c	/^model_simple_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlddu	sim/frv/model.c	/^model_simple_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldf	sim/frv/model.c	/^model_simple_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldfi	sim/frv/model.c	/^model_simple_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldfu	sim/frv/model.c	/^model_simple_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldhf	sim/frv/model.c	/^model_simple_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldhfi	sim/frv/model.c	/^model_simple_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldhfu	sim/frv/model.c	/^model_simple_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldi	sim/frv/model.c	/^model_simple_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldq	sim/frv/model.c	/^model_simple_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldqf	sim/frv/model.c	/^model_simple_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldqfi	sim/frv/model.c	/^model_simple_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldqfu	sim/frv/model.c	/^model_simple_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldqu	sim/frv/model.c	/^model_simple_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldsb	sim/frv/model.c	/^model_simple_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldsbi	sim/frv/model.c	/^model_simple_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldsbu	sim/frv/model.c	/^model_simple_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldsh	sim/frv/model.c	/^model_simple_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldshi	sim/frv/model.c	/^model_simple_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldshu	sim/frv/model.c	/^model_simple_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldu	sim/frv/model.c	/^model_simple_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldub	sim/frv/model.c	/^model_simple_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldubi	sim/frv/model.c	/^model_simple_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nldubu	sim/frv/model.c	/^model_simple_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlduh	sim/frv/model.c	/^model_simple_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlduhi	sim/frv/model.c	/^model_simple_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nlduhu	sim/frv/model.c	/^model_simple_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_norcr	sim/frv/model.c	/^model_simple_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_norncr	sim/frv/model.c	/^model_simple_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_not	sim/frv/model.c	/^model_simple_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_notcr	sim/frv/model.c	/^model_simple_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nsdiv	sim/frv/model.c	/^model_simple_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nsdivi	sim/frv/model.c	/^model_simple_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nudiv	sim/frv/model.c	/^model_simple_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_nudivi	sim/frv/model.c	/^model_simple_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_or	sim/frv/model.c	/^model_simple_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_orcc	sim/frv/model.c	/^model_simple_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_orcr	sim/frv/model.c	/^model_simple_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_ori	sim/frv/model.c	/^model_simple_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_oricc	sim/frv/model.c	/^model_simple_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_orncr	sim/frv/model.c	/^model_simple_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_rei	sim/frv/model.c	/^model_simple_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_rett	sim/frv/model.c	/^model_simple_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_scan	sim/frv/model.c	/^model_simple_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_scani	sim/frv/model.c	/^model_simple_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_scutss	sim/frv/model.c	/^model_simple_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sdiv	sim/frv/model.c	/^model_simple_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sdivi	sim/frv/model.c	/^model_simple_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sethi	sim/frv/model.c	/^model_simple_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_setlo	sim/frv/model.c	/^model_simple_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_setlos	sim/frv/model.c	/^model_simple_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_slass	sim/frv/model.c	/^model_simple_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sll	sim/frv/model.c	/^model_simple_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sllcc	sim/frv/model.c	/^model_simple_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_slli	sim/frv/model.c	/^model_simple_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sllicc	sim/frv/model.c	/^model_simple_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smass	sim/frv/model.c	/^model_simple_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smsss	sim/frv/model.c	/^model_simple_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smu	sim/frv/model.c	/^model_simple_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smul	sim/frv/model.c	/^model_simple_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smulcc	sim/frv/model.c	/^model_simple_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smuli	sim/frv/model.c	/^model_simple_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_smulicc	sim/frv/model.c	/^model_simple_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sra	sim/frv/model.c	/^model_simple_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sracc	sim/frv/model.c	/^model_simple_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_srai	sim/frv/model.c	/^model_simple_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sraicc	sim/frv/model.c	/^model_simple_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_srl	sim/frv/model.c	/^model_simple_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_srlcc	sim/frv/model.c	/^model_simple_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_srli	sim/frv/model.c	/^model_simple_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_srlicc	sim/frv/model.c	/^model_simple_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_st	sim/frv/model.c	/^model_simple_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stb	sim/frv/model.c	/^model_simple_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stbf	sim/frv/model.c	/^model_simple_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stbfi	sim/frv/model.c	/^model_simple_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stbfu	sim/frv/model.c	/^model_simple_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stbi	sim/frv/model.c	/^model_simple_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stbu	sim/frv/model.c	/^model_simple_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stc	sim/frv/model.c	/^model_simple_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stcu	sim/frv/model.c	/^model_simple_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_std	sim/frv/model.c	/^model_simple_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdc	sim/frv/model.c	/^model_simple_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdcu	sim/frv/model.c	/^model_simple_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdf	sim/frv/model.c	/^model_simple_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdfi	sim/frv/model.c	/^model_simple_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdfu	sim/frv/model.c	/^model_simple_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdi	sim/frv/model.c	/^model_simple_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stdu	sim/frv/model.c	/^model_simple_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stf	sim/frv/model.c	/^model_simple_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stfi	sim/frv/model.c	/^model_simple_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stfu	sim/frv/model.c	/^model_simple_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sth	sim/frv/model.c	/^model_simple_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sthf	sim/frv/model.c	/^model_simple_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sthfi	sim/frv/model.c	/^model_simple_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sthfu	sim/frv/model.c	/^model_simple_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sthi	sim/frv/model.c	/^model_simple_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sthu	sim/frv/model.c	/^model_simple_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sti	sim/frv/model.c	/^model_simple_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stq	sim/frv/model.c	/^model_simple_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqc	sim/frv/model.c	/^model_simple_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqcu	sim/frv/model.c	/^model_simple_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqf	sim/frv/model.c	/^model_simple_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqfi	sim/frv/model.c	/^model_simple_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqfu	sim/frv/model.c	/^model_simple_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqi	sim/frv/model.c	/^model_simple_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stqu	sim/frv/model.c	/^model_simple_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_stu	sim/frv/model.c	/^model_simple_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_sub	sim/frv/model.c	/^model_simple_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subcc	sim/frv/model.c	/^model_simple_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subi	sim/frv/model.c	/^model_simple_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subicc	sim/frv/model.c	/^model_simple_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subss	sim/frv/model.c	/^model_simple_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subx	sim/frv/model.c	/^model_simple_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subxcc	sim/frv/model.c	/^model_simple_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subxi	sim/frv/model.c	/^model_simple_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_subxicc	sim/frv/model.c	/^model_simple_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_swap	sim/frv/model.c	/^model_simple_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_swapi	sim/frv/model.c	/^model_simple_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tc	sim/frv/model.c	/^model_simple_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_teq	sim/frv/model.c	/^model_simple_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tge	sim/frv/model.c	/^model_simple_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tgt	sim/frv/model.c	/^model_simple_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_thi	sim/frv/model.c	/^model_simple_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tic	sim/frv/model.c	/^model_simple_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tieq	sim/frv/model.c	/^model_simple_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tige	sim/frv/model.c	/^model_simple_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tigt	sim/frv/model.c	/^model_simple_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tihi	sim/frv/model.c	/^model_simple_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tile	sim/frv/model.c	/^model_simple_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tils	sim/frv/model.c	/^model_simple_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tilt	sim/frv/model.c	/^model_simple_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tin	sim/frv/model.c	/^model_simple_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tinc	sim/frv/model.c	/^model_simple_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tine	sim/frv/model.c	/^model_simple_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tino	sim/frv/model.c	/^model_simple_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tinv	sim/frv/model.c	/^model_simple_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tip	sim/frv/model.c	/^model_simple_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tira	sim/frv/model.c	/^model_simple_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tiv	sim/frv/model.c	/^model_simple_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tlbpr	sim/frv/model.c	/^model_simple_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tle	sim/frv/model.c	/^model_simple_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tls	sim/frv/model.c	/^model_simple_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tlt	sim/frv/model.c	/^model_simple_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tn	sim/frv/model.c	/^model_simple_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tnc	sim/frv/model.c	/^model_simple_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tne	sim/frv/model.c	/^model_simple_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tno	sim/frv/model.c	/^model_simple_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tnv	sim/frv/model.c	/^model_simple_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tp	sim/frv/model.c	/^model_simple_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tra	sim/frv/model.c	/^model_simple_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_tv	sim/frv/model.c	/^model_simple_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_udiv	sim/frv/model.c	/^model_simple_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_udivi	sim/frv/model.c	/^model_simple_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_umul	sim/frv/model.c	/^model_simple_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_umulcc	sim/frv/model.c	/^model_simple_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_umuli	sim/frv/model.c	/^model_simple_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_umulicc	sim/frv/model.c	/^model_simple_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_wdtlb	sim/frv/model.c	/^model_simple_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_witlb	sim/frv/model.c	/^model_simple_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_xor	sim/frv/model.c	/^model_simple_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_xorcc	sim/frv/model.c	/^model_simple_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_xorcr	sim/frv/model.c	/^model_simple_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_xori	sim/frv/model.c	/^model_simple_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_simple_xoricc	sim/frv/model.c	/^model_simple_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_static	sim/ppc/ld-insn.h	/^insn *model_static;$/;"	v
model_static_record	sim/igen/ld-insn.c	/^  model_static_record,$/;"	e	enum:__anon591	file:
model_table	sim/igen/ld-insn.h	/^typedef struct _model_table model_table;$/;"	t	typeref:struct:_model_table
model_table_fields	sim/ppc/ld-insn.h	/^} model_table_fields;$/;"	t	typeref:enum:__anon945
model_table_insert	sim/ppc/ld-insn.c	/^model_table_insert(insn_table *table,$/;"	f	file:
model_table_insert_specific	sim/ppc/ld-insn.c	/^model_table_insert_specific(insn_table *table,$/;"	f	file:
model_test_add	sim/m32r/model.c	/^model_test_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_add3	sim/m32r/model.c	/^model_test_add3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_addi	sim/m32r/model.c	/^model_test_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_addv	sim/m32r/model.c	/^model_test_addv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_addv3	sim/m32r/model.c	/^model_test_addv3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_addx	sim/m32r/model.c	/^model_test_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_and	sim/m32r/model.c	/^model_test_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_and3	sim/m32r/model.c	/^model_test_and3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bc24	sim/m32r/model.c	/^model_test_bc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bc8	sim/m32r/model.c	/^model_test_bc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bclr	sim/m32r/model.c	/^model_test_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_beq	sim/m32r/model.c	/^model_test_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_beqz	sim/m32r/model.c	/^model_test_beqz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bgez	sim/m32r/model.c	/^model_test_bgez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bgtz	sim/m32r/model.c	/^model_test_bgtz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bl24	sim/m32r/model.c	/^model_test_bl24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bl8	sim/m32r/model.c	/^model_test_bl8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_blez	sim/m32r/model.c	/^model_test_blez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bltz	sim/m32r/model.c	/^model_test_bltz (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bnc24	sim/m32r/model.c	/^model_test_bnc24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bnc8	sim/m32r/model.c	/^model_test_bnc8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bne	sim/m32r/model.c	/^model_test_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bnez	sim/m32r/model.c	/^model_test_bnez (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bra24	sim/m32r/model.c	/^model_test_bra24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bra8	sim/m32r/model.c	/^model_test_bra8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_bset	sim/m32r/model.c	/^model_test_bset (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_btst	sim/m32r/model.c	/^model_test_btst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_clrpsw	sim/m32r/model.c	/^model_test_clrpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_cmp	sim/m32r/model.c	/^model_test_cmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_cmpi	sim/m32r/model.c	/^model_test_cmpi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_cmpu	sim/m32r/model.c	/^model_test_cmpu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_cmpui	sim/m32r/model.c	/^model_test_cmpui (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_div	sim/m32r/model.c	/^model_test_div (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_divu	sim/m32r/model.c	/^model_test_divu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_jl	sim/m32r/model.c	/^model_test_jl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_jmp	sim/m32r/model.c	/^model_test_jmp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ld	sim/m32r/model.c	/^model_test_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ld24	sim/m32r/model.c	/^model_test_ld24 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ld_d	sim/m32r/model.c	/^model_test_ld_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ld_plus	sim/m32r/model.c	/^model_test_ld_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldb	sim/m32r/model.c	/^model_test_ldb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldb_d	sim/m32r/model.c	/^model_test_ldb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldh	sim/m32r/model.c	/^model_test_ldh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldh_d	sim/m32r/model.c	/^model_test_ldh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldi16	sim/m32r/model.c	/^model_test_ldi16 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldi8	sim/m32r/model.c	/^model_test_ldi8 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldub	sim/m32r/model.c	/^model_test_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_ldub_d	sim/m32r/model.c	/^model_test_ldub_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_lduh	sim/m32r/model.c	/^model_test_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_lduh_d	sim/m32r/model.c	/^model_test_lduh_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_lock	sim/m32r/model.c	/^model_test_lock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_machi	sim/m32r/model.c	/^model_test_machi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_maclo	sim/m32r/model.c	/^model_test_maclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_macwhi	sim/m32r/model.c	/^model_test_macwhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_macwlo	sim/m32r/model.c	/^model_test_macwlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mul	sim/m32r/model.c	/^model_test_mul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mulhi	sim/m32r/model.c	/^model_test_mulhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mullo	sim/m32r/model.c	/^model_test_mullo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mulwhi	sim/m32r/model.c	/^model_test_mulwhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mulwlo	sim/m32r/model.c	/^model_test_mulwlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mv	sim/m32r/model.c	/^model_test_mv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvfachi	sim/m32r/model.c	/^model_test_mvfachi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvfaclo	sim/m32r/model.c	/^model_test_mvfaclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvfacmi	sim/m32r/model.c	/^model_test_mvfacmi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvfc	sim/m32r/model.c	/^model_test_mvfc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvtachi	sim/m32r/model.c	/^model_test_mvtachi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvtaclo	sim/m32r/model.c	/^model_test_mvtaclo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_mvtc	sim/m32r/model.c	/^model_test_mvtc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_neg	sim/m32r/model.c	/^model_test_neg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_nop	sim/m32r/model.c	/^model_test_nop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_not	sim/m32r/model.c	/^model_test_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_or	sim/m32r/model.c	/^model_test_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_or3	sim/m32r/model.c	/^model_test_or3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_rac	sim/m32r/model.c	/^model_test_rac (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_rach	sim/m32r/model.c	/^model_test_rach (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_rem	sim/m32r/model.c	/^model_test_rem (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_remu	sim/m32r/model.c	/^model_test_remu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_rte	sim/m32r/model.c	/^model_test_rte (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_seth	sim/m32r/model.c	/^model_test_seth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_setpsw	sim/m32r/model.c	/^model_test_setpsw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sll	sim/m32r/model.c	/^model_test_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sll3	sim/m32r/model.c	/^model_test_sll3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_slli	sim/m32r/model.c	/^model_test_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sra	sim/m32r/model.c	/^model_test_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sra3	sim/m32r/model.c	/^model_test_sra3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_srai	sim/m32r/model.c	/^model_test_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_srl	sim/m32r/model.c	/^model_test_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_srl3	sim/m32r/model.c	/^model_test_srl3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_srli	sim/m32r/model.c	/^model_test_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_st	sim/m32r/model.c	/^model_test_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_st_d	sim/m32r/model.c	/^model_test_st_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_st_minus	sim/m32r/model.c	/^model_test_st_minus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_st_plus	sim/m32r/model.c	/^model_test_st_plus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_stb	sim/m32r/model.c	/^model_test_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_stb_d	sim/m32r/model.c	/^model_test_stb_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sth	sim/m32r/model.c	/^model_test_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sth_d	sim/m32r/model.c	/^model_test_sth_d (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_sub	sim/m32r/model.c	/^model_test_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_subv	sim/m32r/model.c	/^model_test_subv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_subx	sim/m32r/model.c	/^model_test_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_trap	sim/m32r/model.c	/^model_test_trap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_unlock	sim/m32r/model.c	/^model_test_unlock (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_xor	sim/m32r/model.c	/^model_test_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_test_xor3	sim/m32r/model.c	/^model_test_xor3 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_add	sim/frv/model.c	/^model_tomcat_add (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addcc	sim/frv/model.c	/^model_tomcat_addcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addi	sim/frv/model.c	/^model_tomcat_addi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addicc	sim/frv/model.c	/^model_tomcat_addicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addss	sim/frv/model.c	/^model_tomcat_addss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addx	sim/frv/model.c	/^model_tomcat_addx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addxcc	sim/frv/model.c	/^model_tomcat_addxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addxi	sim/frv/model.c	/^model_tomcat_addxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_addxicc	sim/frv/model.c	/^model_tomcat_addxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_and	sim/frv/model.c	/^model_tomcat_and (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_andcc	sim/frv/model.c	/^model_tomcat_andcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_andcr	sim/frv/model.c	/^model_tomcat_andcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_andi	sim/frv/model.c	/^model_tomcat_andi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_andicc	sim/frv/model.c	/^model_tomcat_andicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_andncr	sim/frv/model.c	/^model_tomcat_andncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bar	sim/frv/model.c	/^model_tomcat_bar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bc	sim/frv/model.c	/^model_tomcat_bc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcclr	sim/frv/model.c	/^model_tomcat_bcclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bceqlr	sim/frv/model.c	/^model_tomcat_bceqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcgelr	sim/frv/model.c	/^model_tomcat_bcgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcgtlr	sim/frv/model.c	/^model_tomcat_bcgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bchilr	sim/frv/model.c	/^model_tomcat_bchilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bclelr	sim/frv/model.c	/^model_tomcat_bclelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bclr	sim/frv/model.c	/^model_tomcat_bclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bclslr	sim/frv/model.c	/^model_tomcat_bclslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcltlr	sim/frv/model.c	/^model_tomcat_bcltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcnclr	sim/frv/model.c	/^model_tomcat_bcnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcnelr	sim/frv/model.c	/^model_tomcat_bcnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcnlr	sim/frv/model.c	/^model_tomcat_bcnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcnolr	sim/frv/model.c	/^model_tomcat_bcnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcnvlr	sim/frv/model.c	/^model_tomcat_bcnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcplr	sim/frv/model.c	/^model_tomcat_bcplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcralr	sim/frv/model.c	/^model_tomcat_bcralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bctrlr	sim/frv/model.c	/^model_tomcat_bctrlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bcvlr	sim/frv/model.c	/^model_tomcat_bcvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_beq	sim/frv/model.c	/^model_tomcat_beq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_beqlr	sim/frv/model.c	/^model_tomcat_beqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bge	sim/frv/model.c	/^model_tomcat_bge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bgelr	sim/frv/model.c	/^model_tomcat_bgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bgt	sim/frv/model.c	/^model_tomcat_bgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bgtlr	sim/frv/model.c	/^model_tomcat_bgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bhi	sim/frv/model.c	/^model_tomcat_bhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bhilr	sim/frv/model.c	/^model_tomcat_bhilr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ble	sim/frv/model.c	/^model_tomcat_ble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_blelr	sim/frv/model.c	/^model_tomcat_blelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bls	sim/frv/model.c	/^model_tomcat_bls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_blslr	sim/frv/model.c	/^model_tomcat_blslr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_blt	sim/frv/model.c	/^model_tomcat_blt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bltlr	sim/frv/model.c	/^model_tomcat_bltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bn	sim/frv/model.c	/^model_tomcat_bn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnc	sim/frv/model.c	/^model_tomcat_bnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnclr	sim/frv/model.c	/^model_tomcat_bnclr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bne	sim/frv/model.c	/^model_tomcat_bne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnelr	sim/frv/model.c	/^model_tomcat_bnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnlr	sim/frv/model.c	/^model_tomcat_bnlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bno	sim/frv/model.c	/^model_tomcat_bno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnolr	sim/frv/model.c	/^model_tomcat_bnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnv	sim/frv/model.c	/^model_tomcat_bnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bnvlr	sim/frv/model.c	/^model_tomcat_bnvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bp	sim/frv/model.c	/^model_tomcat_bp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bplr	sim/frv/model.c	/^model_tomcat_bplr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bra	sim/frv/model.c	/^model_tomcat_bra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bralr	sim/frv/model.c	/^model_tomcat_bralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_break	sim/frv/model.c	/^model_tomcat_break (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bv	sim/frv/model.c	/^model_tomcat_bv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_bvlr	sim/frv/model.c	/^model_tomcat_bvlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cadd	sim/frv/model.c	/^model_tomcat_cadd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_caddcc	sim/frv/model.c	/^model_tomcat_caddcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_call	sim/frv/model.c	/^model_tomcat_call (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_callil	sim/frv/model.c	/^model_tomcat_callil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_calll	sim/frv/model.c	/^model_tomcat_calll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cand	sim/frv/model.c	/^model_tomcat_cand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_candcc	sim/frv/model.c	/^model_tomcat_candcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ccalll	sim/frv/model.c	/^model_tomcat_ccalll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckc	sim/frv/model.c	/^model_tomcat_cckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckeq	sim/frv/model.c	/^model_tomcat_cckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckge	sim/frv/model.c	/^model_tomcat_cckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckgt	sim/frv/model.c	/^model_tomcat_cckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckhi	sim/frv/model.c	/^model_tomcat_cckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckle	sim/frv/model.c	/^model_tomcat_cckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckls	sim/frv/model.c	/^model_tomcat_cckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ccklt	sim/frv/model.c	/^model_tomcat_ccklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckn	sim/frv/model.c	/^model_tomcat_cckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ccknc	sim/frv/model.c	/^model_tomcat_ccknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckne	sim/frv/model.c	/^model_tomcat_cckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckno	sim/frv/model.c	/^model_tomcat_cckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ccknv	sim/frv/model.c	/^model_tomcat_ccknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckp	sim/frv/model.c	/^model_tomcat_cckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckra	sim/frv/model.c	/^model_tomcat_cckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cckv	sim/frv/model.c	/^model_tomcat_cckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfabss	sim/frv/model.c	/^model_tomcat_cfabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfadds	sim/frv/model.c	/^model_tomcat_cfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckeq	sim/frv/model.c	/^model_tomcat_cfckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckge	sim/frv/model.c	/^model_tomcat_cfckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckgt	sim/frv/model.c	/^model_tomcat_cfckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckle	sim/frv/model.c	/^model_tomcat_cfckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfcklg	sim/frv/model.c	/^model_tomcat_cfcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfcklt	sim/frv/model.c	/^model_tomcat_cfcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckne	sim/frv/model.c	/^model_tomcat_cfckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckno	sim/frv/model.c	/^model_tomcat_cfckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfcko	sim/frv/model.c	/^model_tomcat_cfcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckra	sim/frv/model.c	/^model_tomcat_cfckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfcku	sim/frv/model.c	/^model_tomcat_cfcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckue	sim/frv/model.c	/^model_tomcat_cfckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckug	sim/frv/model.c	/^model_tomcat_cfckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckuge	sim/frv/model.c	/^model_tomcat_cfckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckul	sim/frv/model.c	/^model_tomcat_cfckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfckule	sim/frv/model.c	/^model_tomcat_cfckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfcmps	sim/frv/model.c	/^model_tomcat_cfcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfdivs	sim/frv/model.c	/^model_tomcat_cfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfitos	sim/frv/model.c	/^model_tomcat_cfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmadds	sim/frv/model.c	/^model_tomcat_cfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmas	sim/frv/model.c	/^model_tomcat_cfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmovs	sim/frv/model.c	/^model_tomcat_cfmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmss	sim/frv/model.c	/^model_tomcat_cfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmsubs	sim/frv/model.c	/^model_tomcat_cfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfmuls	sim/frv/model.c	/^model_tomcat_cfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfnegs	sim/frv/model.c	/^model_tomcat_cfnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfsqrts	sim/frv/model.c	/^model_tomcat_cfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfstoi	sim/frv/model.c	/^model_tomcat_cfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cfsubs	sim/frv/model.c	/^model_tomcat_cfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cjmpl	sim/frv/model.c	/^model_tomcat_cjmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckc	sim/frv/model.c	/^model_tomcat_ckc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckeq	sim/frv/model.c	/^model_tomcat_ckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckge	sim/frv/model.c	/^model_tomcat_ckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckgt	sim/frv/model.c	/^model_tomcat_ckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckhi	sim/frv/model.c	/^model_tomcat_ckhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckle	sim/frv/model.c	/^model_tomcat_ckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckls	sim/frv/model.c	/^model_tomcat_ckls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cklt	sim/frv/model.c	/^model_tomcat_cklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckn	sim/frv/model.c	/^model_tomcat_ckn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cknc	sim/frv/model.c	/^model_tomcat_cknc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckne	sim/frv/model.c	/^model_tomcat_ckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckno	sim/frv/model.c	/^model_tomcat_ckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cknv	sim/frv/model.c	/^model_tomcat_cknv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckp	sim/frv/model.c	/^model_tomcat_ckp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckra	sim/frv/model.c	/^model_tomcat_ckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ckv	sim/frv/model.c	/^model_tomcat_ckv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cld	sim/frv/model.c	/^model_tomcat_cld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldbf	sim/frv/model.c	/^model_tomcat_cldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldbfu	sim/frv/model.c	/^model_tomcat_cldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldd	sim/frv/model.c	/^model_tomcat_cldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clddf	sim/frv/model.c	/^model_tomcat_clddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clddfu	sim/frv/model.c	/^model_tomcat_clddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clddu	sim/frv/model.c	/^model_tomcat_clddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldf	sim/frv/model.c	/^model_tomcat_cldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldfu	sim/frv/model.c	/^model_tomcat_cldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldhf	sim/frv/model.c	/^model_tomcat_cldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldhfu	sim/frv/model.c	/^model_tomcat_cldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldq	sim/frv/model.c	/^model_tomcat_cldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldqu	sim/frv/model.c	/^model_tomcat_cldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldsb	sim/frv/model.c	/^model_tomcat_cldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldsbu	sim/frv/model.c	/^model_tomcat_cldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldsh	sim/frv/model.c	/^model_tomcat_cldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldshu	sim/frv/model.c	/^model_tomcat_cldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldu	sim/frv/model.c	/^model_tomcat_cldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldub	sim/frv/model.c	/^model_tomcat_cldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cldubu	sim/frv/model.c	/^model_tomcat_cldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clduh	sim/frv/model.c	/^model_tomcat_clduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clduhu	sim/frv/model.c	/^model_tomcat_clduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clrfa	sim/frv/model.c	/^model_tomcat_clrfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clrfr	sim/frv/model.c	/^model_tomcat_clrfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clrga	sim/frv/model.c	/^model_tomcat_clrga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_clrgr	sim/frv/model.c	/^model_tomcat_clrgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmaddhss	sim/frv/model.c	/^model_tomcat_cmaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmaddhus	sim/frv/model.c	/^model_tomcat_cmaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmand	sim/frv/model.c	/^model_tomcat_cmand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmbtoh	sim/frv/model.c	/^model_tomcat_cmbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmbtohe	sim/frv/model.c	/^model_tomcat_cmbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmcpxis	sim/frv/model.c	/^model_tomcat_cmcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmcpxiu	sim/frv/model.c	/^model_tomcat_cmcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmcpxrs	sim/frv/model.c	/^model_tomcat_cmcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmcpxru	sim/frv/model.c	/^model_tomcat_cmcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmexpdhd	sim/frv/model.c	/^model_tomcat_cmexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmexpdhw	sim/frv/model.c	/^model_tomcat_cmexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmhtob	sim/frv/model.c	/^model_tomcat_cmhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmmachs	sim/frv/model.c	/^model_tomcat_cmmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmmachu	sim/frv/model.c	/^model_tomcat_cmmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmmulhs	sim/frv/model.c	/^model_tomcat_cmmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmmulhu	sim/frv/model.c	/^model_tomcat_cmmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmnot	sim/frv/model.c	/^model_tomcat_cmnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmor	sim/frv/model.c	/^model_tomcat_cmor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmovfg	sim/frv/model.c	/^model_tomcat_cmovfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmovfgd	sim/frv/model.c	/^model_tomcat_cmovfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmovgf	sim/frv/model.c	/^model_tomcat_cmovgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmovgfd	sim/frv/model.c	/^model_tomcat_cmovgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmpb	sim/frv/model.c	/^model_tomcat_cmpb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmpba	sim/frv/model.c	/^model_tomcat_cmpba (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqaddhss	sim/frv/model.c	/^model_tomcat_cmqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqaddhus	sim/frv/model.c	/^model_tomcat_cmqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqmachs	sim/frv/model.c	/^model_tomcat_cmqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqmachu	sim/frv/model.c	/^model_tomcat_cmqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqmulhs	sim/frv/model.c	/^model_tomcat_cmqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqmulhu	sim/frv/model.c	/^model_tomcat_cmqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqsubhss	sim/frv/model.c	/^model_tomcat_cmqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmqsubhus	sim/frv/model.c	/^model_tomcat_cmqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmsubhss	sim/frv/model.c	/^model_tomcat_cmsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmsubhus	sim/frv/model.c	/^model_tomcat_cmsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cmxor	sim/frv/model.c	/^model_tomcat_cmxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cnot	sim/frv/model.c	/^model_tomcat_cnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_commitfa	sim/frv/model.c	/^model_tomcat_commitfa (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_commitfr	sim/frv/model.c	/^model_tomcat_commitfr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_commitga	sim/frv/model.c	/^model_tomcat_commitga (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_commitgr	sim/frv/model.c	/^model_tomcat_commitgr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cop1	sim/frv/model.c	/^model_tomcat_cop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cop2	sim/frv/model.c	/^model_tomcat_cop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cor	sim/frv/model.c	/^model_tomcat_cor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_corcc	sim/frv/model.c	/^model_tomcat_corcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cscan	sim/frv/model.c	/^model_tomcat_cscan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csdiv	sim/frv/model.c	/^model_tomcat_csdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csll	sim/frv/model.c	/^model_tomcat_csll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csllcc	sim/frv/model.c	/^model_tomcat_csllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csmul	sim/frv/model.c	/^model_tomcat_csmul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csmulcc	sim/frv/model.c	/^model_tomcat_csmulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csra	sim/frv/model.c	/^model_tomcat_csra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csracc	sim/frv/model.c	/^model_tomcat_csracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csrl	sim/frv/model.c	/^model_tomcat_csrl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csrlcc	sim/frv/model.c	/^model_tomcat_csrlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cst	sim/frv/model.c	/^model_tomcat_cst (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstb	sim/frv/model.c	/^model_tomcat_cstb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstbf	sim/frv/model.c	/^model_tomcat_cstbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstbfu	sim/frv/model.c	/^model_tomcat_cstbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstbu	sim/frv/model.c	/^model_tomcat_cstbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstd	sim/frv/model.c	/^model_tomcat_cstd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstdf	sim/frv/model.c	/^model_tomcat_cstdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstdfu	sim/frv/model.c	/^model_tomcat_cstdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstdu	sim/frv/model.c	/^model_tomcat_cstdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstf	sim/frv/model.c	/^model_tomcat_cstf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstfu	sim/frv/model.c	/^model_tomcat_cstfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csth	sim/frv/model.c	/^model_tomcat_csth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csthf	sim/frv/model.c	/^model_tomcat_csthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csthfu	sim/frv/model.c	/^model_tomcat_csthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csthu	sim/frv/model.c	/^model_tomcat_csthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstq	sim/frv/model.c	/^model_tomcat_cstq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cstu	sim/frv/model.c	/^model_tomcat_cstu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csub	sim/frv/model.c	/^model_tomcat_csub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_csubcc	sim/frv/model.c	/^model_tomcat_csubcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cswap	sim/frv/model.c	/^model_tomcat_cswap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cudiv	sim/frv/model.c	/^model_tomcat_cudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cxor	sim/frv/model.c	/^model_tomcat_cxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_cxorcc	sim/frv/model.c	/^model_tomcat_cxorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dcef	sim/frv/model.c	/^model_tomcat_dcef (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dcei	sim/frv/model.c	/^model_tomcat_dcei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dcf	sim/frv/model.c	/^model_tomcat_dcf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dci	sim/frv/model.c	/^model_tomcat_dci (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dcpl	sim/frv/model.c	/^model_tomcat_dcpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dcul	sim/frv/model.c	/^model_tomcat_dcul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_dtlbi	sim/frv/model.c	/^model_tomcat_dtlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fabsd	sim/frv/model.c	/^model_tomcat_fabsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fabss	sim/frv/model.c	/^model_tomcat_fabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_faddd	sim/frv/model.c	/^model_tomcat_faddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fadds	sim/frv/model.c	/^model_tomcat_fadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbeq	sim/frv/model.c	/^model_tomcat_fbeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbeqlr	sim/frv/model.c	/^model_tomcat_fbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbge	sim/frv/model.c	/^model_tomcat_fbge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbgelr	sim/frv/model.c	/^model_tomcat_fbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbgt	sim/frv/model.c	/^model_tomcat_fbgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbgtlr	sim/frv/model.c	/^model_tomcat_fbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fble	sim/frv/model.c	/^model_tomcat_fble (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fblelr	sim/frv/model.c	/^model_tomcat_fblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fblg	sim/frv/model.c	/^model_tomcat_fblg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fblglr	sim/frv/model.c	/^model_tomcat_fblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fblt	sim/frv/model.c	/^model_tomcat_fblt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbltlr	sim/frv/model.c	/^model_tomcat_fbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbne	sim/frv/model.c	/^model_tomcat_fbne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbnelr	sim/frv/model.c	/^model_tomcat_fbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbno	sim/frv/model.c	/^model_tomcat_fbno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbnolr	sim/frv/model.c	/^model_tomcat_fbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbo	sim/frv/model.c	/^model_tomcat_fbo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbolr	sim/frv/model.c	/^model_tomcat_fbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbra	sim/frv/model.c	/^model_tomcat_fbra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbralr	sim/frv/model.c	/^model_tomcat_fbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbu	sim/frv/model.c	/^model_tomcat_fbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbue	sim/frv/model.c	/^model_tomcat_fbue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbuelr	sim/frv/model.c	/^model_tomcat_fbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbug	sim/frv/model.c	/^model_tomcat_fbug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbuge	sim/frv/model.c	/^model_tomcat_fbuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbugelr	sim/frv/model.c	/^model_tomcat_fbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbuglr	sim/frv/model.c	/^model_tomcat_fbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbul	sim/frv/model.c	/^model_tomcat_fbul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbule	sim/frv/model.c	/^model_tomcat_fbule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbulelr	sim/frv/model.c	/^model_tomcat_fbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbullr	sim/frv/model.c	/^model_tomcat_fbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fbulr	sim/frv/model.c	/^model_tomcat_fbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbeqlr	sim/frv/model.c	/^model_tomcat_fcbeqlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbgelr	sim/frv/model.c	/^model_tomcat_fcbgelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbgtlr	sim/frv/model.c	/^model_tomcat_fcbgtlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcblelr	sim/frv/model.c	/^model_tomcat_fcblelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcblglr	sim/frv/model.c	/^model_tomcat_fcblglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbltlr	sim/frv/model.c	/^model_tomcat_fcbltlr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbnelr	sim/frv/model.c	/^model_tomcat_fcbnelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbnolr	sim/frv/model.c	/^model_tomcat_fcbnolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbolr	sim/frv/model.c	/^model_tomcat_fcbolr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbralr	sim/frv/model.c	/^model_tomcat_fcbralr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbuelr	sim/frv/model.c	/^model_tomcat_fcbuelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbugelr	sim/frv/model.c	/^model_tomcat_fcbugelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbuglr	sim/frv/model.c	/^model_tomcat_fcbuglr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbulelr	sim/frv/model.c	/^model_tomcat_fcbulelr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbullr	sim/frv/model.c	/^model_tomcat_fcbullr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcbulr	sim/frv/model.c	/^model_tomcat_fcbulr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckeq	sim/frv/model.c	/^model_tomcat_fckeq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckge	sim/frv/model.c	/^model_tomcat_fckge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckgt	sim/frv/model.c	/^model_tomcat_fckgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckle	sim/frv/model.c	/^model_tomcat_fckle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcklg	sim/frv/model.c	/^model_tomcat_fcklg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcklt	sim/frv/model.c	/^model_tomcat_fcklt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckne	sim/frv/model.c	/^model_tomcat_fckne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckno	sim/frv/model.c	/^model_tomcat_fckno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcko	sim/frv/model.c	/^model_tomcat_fcko (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckra	sim/frv/model.c	/^model_tomcat_fckra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcku	sim/frv/model.c	/^model_tomcat_fcku (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckue	sim/frv/model.c	/^model_tomcat_fckue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckug	sim/frv/model.c	/^model_tomcat_fckug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckuge	sim/frv/model.c	/^model_tomcat_fckuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckul	sim/frv/model.c	/^model_tomcat_fckul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fckule	sim/frv/model.c	/^model_tomcat_fckule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcmpd	sim/frv/model.c	/^model_tomcat_fcmpd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fcmps	sim/frv/model.c	/^model_tomcat_fcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdabss	sim/frv/model.c	/^model_tomcat_fdabss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdadds	sim/frv/model.c	/^model_tomcat_fdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdcmps	sim/frv/model.c	/^model_tomcat_fdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fddivs	sim/frv/model.c	/^model_tomcat_fddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fditos	sim/frv/model.c	/^model_tomcat_fditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdivd	sim/frv/model.c	/^model_tomcat_fdivd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdivs	sim/frv/model.c	/^model_tomcat_fdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmadds	sim/frv/model.c	/^model_tomcat_fdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmas	sim/frv/model.c	/^model_tomcat_fdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmovs	sim/frv/model.c	/^model_tomcat_fdmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmss	sim/frv/model.c	/^model_tomcat_fdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmulcs	sim/frv/model.c	/^model_tomcat_fdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdmuls	sim/frv/model.c	/^model_tomcat_fdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdnegs	sim/frv/model.c	/^model_tomcat_fdnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdsads	sim/frv/model.c	/^model_tomcat_fdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdsqrts	sim/frv/model.c	/^model_tomcat_fdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdstoi	sim/frv/model.c	/^model_tomcat_fdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdsubs	sim/frv/model.c	/^model_tomcat_fdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fdtoi	sim/frv/model.c	/^model_tomcat_fdtoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fitod	sim/frv/model.c	/^model_tomcat_fitod (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fitos	sim/frv/model.c	/^model_tomcat_fitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmad	sim/frv/model.c	/^model_tomcat_fmad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmaddd	sim/frv/model.c	/^model_tomcat_fmaddd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmadds	sim/frv/model.c	/^model_tomcat_fmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmas	sim/frv/model.c	/^model_tomcat_fmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmovd	sim/frv/model.c	/^model_tomcat_fmovd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmovs	sim/frv/model.c	/^model_tomcat_fmovs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmsd	sim/frv/model.c	/^model_tomcat_fmsd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmss	sim/frv/model.c	/^model_tomcat_fmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmsubd	sim/frv/model.c	/^model_tomcat_fmsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmsubs	sim/frv/model.c	/^model_tomcat_fmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmuld	sim/frv/model.c	/^model_tomcat_fmuld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fmuls	sim/frv/model.c	/^model_tomcat_fmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fnegd	sim/frv/model.c	/^model_tomcat_fnegd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fnegs	sim/frv/model.c	/^model_tomcat_fnegs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fnop	sim/frv/model.c	/^model_tomcat_fnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fsqrtd	sim/frv/model.c	/^model_tomcat_fsqrtd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fsqrts	sim/frv/model.c	/^model_tomcat_fsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fstoi	sim/frv/model.c	/^model_tomcat_fstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fsubd	sim/frv/model.c	/^model_tomcat_fsubd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fsubs	sim/frv/model.c	/^model_tomcat_fsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fteq	sim/frv/model.c	/^model_tomcat_fteq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftge	sim/frv/model.c	/^model_tomcat_ftge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftgt	sim/frv/model.c	/^model_tomcat_ftgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftieq	sim/frv/model.c	/^model_tomcat_ftieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftige	sim/frv/model.c	/^model_tomcat_ftige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftigt	sim/frv/model.c	/^model_tomcat_ftigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftile	sim/frv/model.c	/^model_tomcat_ftile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftilg	sim/frv/model.c	/^model_tomcat_ftilg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftilt	sim/frv/model.c	/^model_tomcat_ftilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftine	sim/frv/model.c	/^model_tomcat_ftine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftino	sim/frv/model.c	/^model_tomcat_ftino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftio	sim/frv/model.c	/^model_tomcat_ftio (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftira	sim/frv/model.c	/^model_tomcat_ftira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiu	sim/frv/model.c	/^model_tomcat_ftiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiue	sim/frv/model.c	/^model_tomcat_ftiue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiug	sim/frv/model.c	/^model_tomcat_ftiug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiuge	sim/frv/model.c	/^model_tomcat_ftiuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiul	sim/frv/model.c	/^model_tomcat_ftiul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftiule	sim/frv/model.c	/^model_tomcat_ftiule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftle	sim/frv/model.c	/^model_tomcat_ftle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftlg	sim/frv/model.c	/^model_tomcat_ftlg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftlt	sim/frv/model.c	/^model_tomcat_ftlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftne	sim/frv/model.c	/^model_tomcat_ftne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftno	sim/frv/model.c	/^model_tomcat_ftno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_fto	sim/frv/model.c	/^model_tomcat_fto (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftra	sim/frv/model.c	/^model_tomcat_ftra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftu	sim/frv/model.c	/^model_tomcat_ftu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftue	sim/frv/model.c	/^model_tomcat_ftue (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftug	sim/frv/model.c	/^model_tomcat_ftug (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftuge	sim/frv/model.c	/^model_tomcat_ftuge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftul	sim/frv/model.c	/^model_tomcat_ftul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ftule	sim/frv/model.c	/^model_tomcat_ftule (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_icei	sim/frv/model.c	/^model_tomcat_icei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ici	sim/frv/model.c	/^model_tomcat_ici (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_icpl	sim/frv/model.c	/^model_tomcat_icpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_icul	sim/frv/model.c	/^model_tomcat_icul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_itlbi	sim/frv/model.c	/^model_tomcat_itlbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_jmpil	sim/frv/model.c	/^model_tomcat_jmpil (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_jmpl	sim/frv/model.c	/^model_tomcat_jmpl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ld	sim/frv/model.c	/^model_tomcat_ld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldbf	sim/frv/model.c	/^model_tomcat_ldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldbfi	sim/frv/model.c	/^model_tomcat_ldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldbfu	sim/frv/model.c	/^model_tomcat_ldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldc	sim/frv/model.c	/^model_tomcat_ldc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldcu	sim/frv/model.c	/^model_tomcat_ldcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldd	sim/frv/model.c	/^model_tomcat_ldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddc	sim/frv/model.c	/^model_tomcat_lddc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddcu	sim/frv/model.c	/^model_tomcat_lddcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddf	sim/frv/model.c	/^model_tomcat_lddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddfi	sim/frv/model.c	/^model_tomcat_lddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddfu	sim/frv/model.c	/^model_tomcat_lddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddi	sim/frv/model.c	/^model_tomcat_lddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lddu	sim/frv/model.c	/^model_tomcat_lddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldf	sim/frv/model.c	/^model_tomcat_ldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldfi	sim/frv/model.c	/^model_tomcat_ldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldfu	sim/frv/model.c	/^model_tomcat_ldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldhf	sim/frv/model.c	/^model_tomcat_ldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldhfi	sim/frv/model.c	/^model_tomcat_ldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldhfu	sim/frv/model.c	/^model_tomcat_ldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldi	sim/frv/model.c	/^model_tomcat_ldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldq	sim/frv/model.c	/^model_tomcat_ldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqc	sim/frv/model.c	/^model_tomcat_ldqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqcu	sim/frv/model.c	/^model_tomcat_ldqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqf	sim/frv/model.c	/^model_tomcat_ldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqfi	sim/frv/model.c	/^model_tomcat_ldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqfu	sim/frv/model.c	/^model_tomcat_ldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqi	sim/frv/model.c	/^model_tomcat_ldqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldqu	sim/frv/model.c	/^model_tomcat_ldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldsb	sim/frv/model.c	/^model_tomcat_ldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldsbi	sim/frv/model.c	/^model_tomcat_ldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldsbu	sim/frv/model.c	/^model_tomcat_ldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldsh	sim/frv/model.c	/^model_tomcat_ldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldshi	sim/frv/model.c	/^model_tomcat_ldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldshu	sim/frv/model.c	/^model_tomcat_ldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldu	sim/frv/model.c	/^model_tomcat_ldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldub	sim/frv/model.c	/^model_tomcat_ldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldubi	sim/frv/model.c	/^model_tomcat_ldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ldubu	sim/frv/model.c	/^model_tomcat_ldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lduh	sim/frv/model.c	/^model_tomcat_lduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lduhi	sim/frv/model.c	/^model_tomcat_lduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lduhu	sim/frv/model.c	/^model_tomcat_lduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lrad	sim/frv/model.c	/^model_tomcat_lrad (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_lrai	sim/frv/model.c	/^model_tomcat_lrai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mabshs	sim/frv/model.c	/^model_tomcat_mabshs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_maddaccs	sim/frv/model.c	/^model_tomcat_maddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_maddhss	sim/frv/model.c	/^model_tomcat_maddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_maddhus	sim/frv/model.c	/^model_tomcat_maddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mand	sim/frv/model.c	/^model_tomcat_mand (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_masaccs	sim/frv/model.c	/^model_tomcat_masaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_maveh	sim/frv/model.c	/^model_tomcat_maveh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mbtoh	sim/frv/model.c	/^model_tomcat_mbtoh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mbtohe	sim/frv/model.c	/^model_tomcat_mbtohe (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mclracc_0	sim/frv/model.c	/^model_tomcat_mclracc_0 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mclracc_1	sim/frv/model.c	/^model_tomcat_mclracc_1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcmpsh	sim/frv/model.c	/^model_tomcat_mcmpsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcmpuh	sim/frv/model.c	/^model_tomcat_mcmpuh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcop1	sim/frv/model.c	/^model_tomcat_mcop1 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcop2	sim/frv/model.c	/^model_tomcat_mcop2 (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcplhi	sim/frv/model.c	/^model_tomcat_mcplhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcpli	sim/frv/model.c	/^model_tomcat_mcpli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcpxis	sim/frv/model.c	/^model_tomcat_mcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcpxiu	sim/frv/model.c	/^model_tomcat_mcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcpxrs	sim/frv/model.c	/^model_tomcat_mcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcpxru	sim/frv/model.c	/^model_tomcat_mcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcut	sim/frv/model.c	/^model_tomcat_mcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcuti	sim/frv/model.c	/^model_tomcat_mcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcutss	sim/frv/model.c	/^model_tomcat_mcutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mcutssi	sim/frv/model.c	/^model_tomcat_mcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdaddaccs	sim/frv/model.c	/^model_tomcat_mdaddaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdasaccs	sim/frv/model.c	/^model_tomcat_mdasaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdcutssi	sim/frv/model.c	/^model_tomcat_mdcutssi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdpackh	sim/frv/model.c	/^model_tomcat_mdpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdrotli	sim/frv/model.c	/^model_tomcat_mdrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdsubaccs	sim/frv/model.c	/^model_tomcat_mdsubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mdunpackh	sim/frv/model.c	/^model_tomcat_mdunpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_membar	sim/frv/model.c	/^model_tomcat_membar (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mexpdhd	sim/frv/model.c	/^model_tomcat_mexpdhd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mexpdhw	sim/frv/model.c	/^model_tomcat_mexpdhw (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhdseth	sim/frv/model.c	/^model_tomcat_mhdseth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhdsets	sim/frv/model.c	/^model_tomcat_mhdsets (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhsethih	sim/frv/model.c	/^model_tomcat_mhsethih (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhsethis	sim/frv/model.c	/^model_tomcat_mhsethis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhsetloh	sim/frv/model.c	/^model_tomcat_mhsetloh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhsetlos	sim/frv/model.c	/^model_tomcat_mhsetlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mhtob	sim/frv/model.c	/^model_tomcat_mhtob (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmachs	sim/frv/model.c	/^model_tomcat_mmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmachu	sim/frv/model.c	/^model_tomcat_mmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmrdhs	sim/frv/model.c	/^model_tomcat_mmrdhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmrdhu	sim/frv/model.c	/^model_tomcat_mmrdhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmulhs	sim/frv/model.c	/^model_tomcat_mmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmulhu	sim/frv/model.c	/^model_tomcat_mmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmulxhs	sim/frv/model.c	/^model_tomcat_mmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mmulxhu	sim/frv/model.c	/^model_tomcat_mmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mnop	sim/frv/model.c	/^model_tomcat_mnop (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mnot	sim/frv/model.c	/^model_tomcat_mnot (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mor	sim/frv/model.c	/^model_tomcat_mor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movfg	sim/frv/model.c	/^model_tomcat_movfg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movfgd	sim/frv/model.c	/^model_tomcat_movfgd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movfgq	sim/frv/model.c	/^model_tomcat_movfgq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movgf	sim/frv/model.c	/^model_tomcat_movgf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movgfd	sim/frv/model.c	/^model_tomcat_movgfd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movgfq	sim/frv/model.c	/^model_tomcat_movgfq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movgs	sim/frv/model.c	/^model_tomcat_movgs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_movsg	sim/frv/model.c	/^model_tomcat_movsg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mpackh	sim/frv/model.c	/^model_tomcat_mpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqaddhss	sim/frv/model.c	/^model_tomcat_mqaddhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqaddhus	sim/frv/model.c	/^model_tomcat_mqaddhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqcpxis	sim/frv/model.c	/^model_tomcat_mqcpxis (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqcpxiu	sim/frv/model.c	/^model_tomcat_mqcpxiu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqcpxrs	sim/frv/model.c	/^model_tomcat_mqcpxrs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqcpxru	sim/frv/model.c	/^model_tomcat_mqcpxru (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqlclrhs	sim/frv/model.c	/^model_tomcat_mqlclrhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqlmths	sim/frv/model.c	/^model_tomcat_mqlmths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmachs	sim/frv/model.c	/^model_tomcat_mqmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmachu	sim/frv/model.c	/^model_tomcat_mqmachu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmacxhs	sim/frv/model.c	/^model_tomcat_mqmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmulhs	sim/frv/model.c	/^model_tomcat_mqmulhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmulhu	sim/frv/model.c	/^model_tomcat_mqmulhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmulxhs	sim/frv/model.c	/^model_tomcat_mqmulxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqmulxhu	sim/frv/model.c	/^model_tomcat_mqmulxhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqsaths	sim/frv/model.c	/^model_tomcat_mqsaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqsllhi	sim/frv/model.c	/^model_tomcat_mqsllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqsrahi	sim/frv/model.c	/^model_tomcat_mqsrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqsubhss	sim/frv/model.c	/^model_tomcat_mqsubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqsubhus	sim/frv/model.c	/^model_tomcat_mqsubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqxmachs	sim/frv/model.c	/^model_tomcat_mqxmachs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mqxmacxhs	sim/frv/model.c	/^model_tomcat_mqxmacxhs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mrdacc	sim/frv/model.c	/^model_tomcat_mrdacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mrdaccg	sim/frv/model.c	/^model_tomcat_mrdaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mrotli	sim/frv/model.c	/^model_tomcat_mrotli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mrotri	sim/frv/model.c	/^model_tomcat_mrotri (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msaths	sim/frv/model.c	/^model_tomcat_msaths (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msathu	sim/frv/model.c	/^model_tomcat_msathu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msllhi	sim/frv/model.c	/^model_tomcat_msllhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msrahi	sim/frv/model.c	/^model_tomcat_msrahi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msrlhi	sim/frv/model.c	/^model_tomcat_msrlhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msubaccs	sim/frv/model.c	/^model_tomcat_msubaccs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msubhss	sim/frv/model.c	/^model_tomcat_msubhss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_msubhus	sim/frv/model.c	/^model_tomcat_msubhus (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mtrap	sim/frv/model.c	/^model_tomcat_mtrap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_munpackh	sim/frv/model.c	/^model_tomcat_munpackh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mwcut	sim/frv/model.c	/^model_tomcat_mwcut (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mwcuti	sim/frv/model.c	/^model_tomcat_mwcuti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mwtacc	sim/frv/model.c	/^model_tomcat_mwtacc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mwtaccg	sim/frv/model.c	/^model_tomcat_mwtaccg (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_mxor	sim/frv/model.c	/^model_tomcat_mxor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nandcr	sim/frv/model.c	/^model_tomcat_nandcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nandncr	sim/frv/model.c	/^model_tomcat_nandncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfadds	sim/frv/model.c	/^model_tomcat_nfadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdadds	sim/frv/model.c	/^model_tomcat_nfdadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdcmps	sim/frv/model.c	/^model_tomcat_nfdcmps (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfddivs	sim/frv/model.c	/^model_tomcat_nfddivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfditos	sim/frv/model.c	/^model_tomcat_nfditos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdivs	sim/frv/model.c	/^model_tomcat_nfdivs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdmadds	sim/frv/model.c	/^model_tomcat_nfdmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdmas	sim/frv/model.c	/^model_tomcat_nfdmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdmss	sim/frv/model.c	/^model_tomcat_nfdmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdmulcs	sim/frv/model.c	/^model_tomcat_nfdmulcs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdmuls	sim/frv/model.c	/^model_tomcat_nfdmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdsads	sim/frv/model.c	/^model_tomcat_nfdsads (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdsqrts	sim/frv/model.c	/^model_tomcat_nfdsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdstoi	sim/frv/model.c	/^model_tomcat_nfdstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfdsubs	sim/frv/model.c	/^model_tomcat_nfdsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfitos	sim/frv/model.c	/^model_tomcat_nfitos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfmadds	sim/frv/model.c	/^model_tomcat_nfmadds (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfmas	sim/frv/model.c	/^model_tomcat_nfmas (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfmss	sim/frv/model.c	/^model_tomcat_nfmss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfmsubs	sim/frv/model.c	/^model_tomcat_nfmsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfmuls	sim/frv/model.c	/^model_tomcat_nfmuls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfsqrts	sim/frv/model.c	/^model_tomcat_nfsqrts (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfstoi	sim/frv/model.c	/^model_tomcat_nfstoi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nfsubs	sim/frv/model.c	/^model_tomcat_nfsubs (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nld	sim/frv/model.c	/^model_tomcat_nld (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldbf	sim/frv/model.c	/^model_tomcat_nldbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldbfi	sim/frv/model.c	/^model_tomcat_nldbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldbfu	sim/frv/model.c	/^model_tomcat_nldbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldd	sim/frv/model.c	/^model_tomcat_nldd (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlddf	sim/frv/model.c	/^model_tomcat_nlddf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlddfi	sim/frv/model.c	/^model_tomcat_nlddfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlddfu	sim/frv/model.c	/^model_tomcat_nlddfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlddi	sim/frv/model.c	/^model_tomcat_nlddi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlddu	sim/frv/model.c	/^model_tomcat_nlddu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldf	sim/frv/model.c	/^model_tomcat_nldf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldfi	sim/frv/model.c	/^model_tomcat_nldfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldfu	sim/frv/model.c	/^model_tomcat_nldfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldhf	sim/frv/model.c	/^model_tomcat_nldhf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldhfi	sim/frv/model.c	/^model_tomcat_nldhfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldhfu	sim/frv/model.c	/^model_tomcat_nldhfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldi	sim/frv/model.c	/^model_tomcat_nldi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldq	sim/frv/model.c	/^model_tomcat_nldq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldqf	sim/frv/model.c	/^model_tomcat_nldqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldqfi	sim/frv/model.c	/^model_tomcat_nldqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldqfu	sim/frv/model.c	/^model_tomcat_nldqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldqu	sim/frv/model.c	/^model_tomcat_nldqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldsb	sim/frv/model.c	/^model_tomcat_nldsb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldsbi	sim/frv/model.c	/^model_tomcat_nldsbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldsbu	sim/frv/model.c	/^model_tomcat_nldsbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldsh	sim/frv/model.c	/^model_tomcat_nldsh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldshi	sim/frv/model.c	/^model_tomcat_nldshi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldshu	sim/frv/model.c	/^model_tomcat_nldshu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldu	sim/frv/model.c	/^model_tomcat_nldu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldub	sim/frv/model.c	/^model_tomcat_nldub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldubi	sim/frv/model.c	/^model_tomcat_nldubi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nldubu	sim/frv/model.c	/^model_tomcat_nldubu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlduh	sim/frv/model.c	/^model_tomcat_nlduh (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlduhi	sim/frv/model.c	/^model_tomcat_nlduhi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nlduhu	sim/frv/model.c	/^model_tomcat_nlduhu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_norcr	sim/frv/model.c	/^model_tomcat_norcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_norncr	sim/frv/model.c	/^model_tomcat_norncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_not	sim/frv/model.c	/^model_tomcat_not (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_notcr	sim/frv/model.c	/^model_tomcat_notcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nsdiv	sim/frv/model.c	/^model_tomcat_nsdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nsdivi	sim/frv/model.c	/^model_tomcat_nsdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nudiv	sim/frv/model.c	/^model_tomcat_nudiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_nudivi	sim/frv/model.c	/^model_tomcat_nudivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_or	sim/frv/model.c	/^model_tomcat_or (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_orcc	sim/frv/model.c	/^model_tomcat_orcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_orcr	sim/frv/model.c	/^model_tomcat_orcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_ori	sim/frv/model.c	/^model_tomcat_ori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_oricc	sim/frv/model.c	/^model_tomcat_oricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_orncr	sim/frv/model.c	/^model_tomcat_orncr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_rei	sim/frv/model.c	/^model_tomcat_rei (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_rett	sim/frv/model.c	/^model_tomcat_rett (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_scan	sim/frv/model.c	/^model_tomcat_scan (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_scani	sim/frv/model.c	/^model_tomcat_scani (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_scutss	sim/frv/model.c	/^model_tomcat_scutss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sdiv	sim/frv/model.c	/^model_tomcat_sdiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sdivi	sim/frv/model.c	/^model_tomcat_sdivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sethi	sim/frv/model.c	/^model_tomcat_sethi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_setlo	sim/frv/model.c	/^model_tomcat_setlo (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_setlos	sim/frv/model.c	/^model_tomcat_setlos (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_slass	sim/frv/model.c	/^model_tomcat_slass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sll	sim/frv/model.c	/^model_tomcat_sll (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sllcc	sim/frv/model.c	/^model_tomcat_sllcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_slli	sim/frv/model.c	/^model_tomcat_slli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sllicc	sim/frv/model.c	/^model_tomcat_sllicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smass	sim/frv/model.c	/^model_tomcat_smass (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smsss	sim/frv/model.c	/^model_tomcat_smsss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smu	sim/frv/model.c	/^model_tomcat_smu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smul	sim/frv/model.c	/^model_tomcat_smul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smulcc	sim/frv/model.c	/^model_tomcat_smulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smuli	sim/frv/model.c	/^model_tomcat_smuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_smulicc	sim/frv/model.c	/^model_tomcat_smulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sra	sim/frv/model.c	/^model_tomcat_sra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sracc	sim/frv/model.c	/^model_tomcat_sracc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_srai	sim/frv/model.c	/^model_tomcat_srai (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sraicc	sim/frv/model.c	/^model_tomcat_sraicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_srl	sim/frv/model.c	/^model_tomcat_srl (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_srlcc	sim/frv/model.c	/^model_tomcat_srlcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_srli	sim/frv/model.c	/^model_tomcat_srli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_srlicc	sim/frv/model.c	/^model_tomcat_srlicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_st	sim/frv/model.c	/^model_tomcat_st (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stb	sim/frv/model.c	/^model_tomcat_stb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stbf	sim/frv/model.c	/^model_tomcat_stbf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stbfi	sim/frv/model.c	/^model_tomcat_stbfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stbfu	sim/frv/model.c	/^model_tomcat_stbfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stbi	sim/frv/model.c	/^model_tomcat_stbi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stbu	sim/frv/model.c	/^model_tomcat_stbu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stc	sim/frv/model.c	/^model_tomcat_stc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stcu	sim/frv/model.c	/^model_tomcat_stcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_std	sim/frv/model.c	/^model_tomcat_std (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdc	sim/frv/model.c	/^model_tomcat_stdc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdcu	sim/frv/model.c	/^model_tomcat_stdcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdf	sim/frv/model.c	/^model_tomcat_stdf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdfi	sim/frv/model.c	/^model_tomcat_stdfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdfu	sim/frv/model.c	/^model_tomcat_stdfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdi	sim/frv/model.c	/^model_tomcat_stdi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stdu	sim/frv/model.c	/^model_tomcat_stdu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stf	sim/frv/model.c	/^model_tomcat_stf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stfi	sim/frv/model.c	/^model_tomcat_stfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stfu	sim/frv/model.c	/^model_tomcat_stfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sth	sim/frv/model.c	/^model_tomcat_sth (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sthf	sim/frv/model.c	/^model_tomcat_sthf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sthfi	sim/frv/model.c	/^model_tomcat_sthfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sthfu	sim/frv/model.c	/^model_tomcat_sthfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sthi	sim/frv/model.c	/^model_tomcat_sthi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sthu	sim/frv/model.c	/^model_tomcat_sthu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sti	sim/frv/model.c	/^model_tomcat_sti (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stq	sim/frv/model.c	/^model_tomcat_stq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqc	sim/frv/model.c	/^model_tomcat_stqc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqcu	sim/frv/model.c	/^model_tomcat_stqcu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqf	sim/frv/model.c	/^model_tomcat_stqf (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqfi	sim/frv/model.c	/^model_tomcat_stqfi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqfu	sim/frv/model.c	/^model_tomcat_stqfu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqi	sim/frv/model.c	/^model_tomcat_stqi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stqu	sim/frv/model.c	/^model_tomcat_stqu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_stu	sim/frv/model.c	/^model_tomcat_stu (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_sub	sim/frv/model.c	/^model_tomcat_sub (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subcc	sim/frv/model.c	/^model_tomcat_subcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subi	sim/frv/model.c	/^model_tomcat_subi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subicc	sim/frv/model.c	/^model_tomcat_subicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subss	sim/frv/model.c	/^model_tomcat_subss (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subx	sim/frv/model.c	/^model_tomcat_subx (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subxcc	sim/frv/model.c	/^model_tomcat_subxcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subxi	sim/frv/model.c	/^model_tomcat_subxi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_subxicc	sim/frv/model.c	/^model_tomcat_subxicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_swap	sim/frv/model.c	/^model_tomcat_swap (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_swapi	sim/frv/model.c	/^model_tomcat_swapi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tc	sim/frv/model.c	/^model_tomcat_tc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_teq	sim/frv/model.c	/^model_tomcat_teq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tge	sim/frv/model.c	/^model_tomcat_tge (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tgt	sim/frv/model.c	/^model_tomcat_tgt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_thi	sim/frv/model.c	/^model_tomcat_thi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tic	sim/frv/model.c	/^model_tomcat_tic (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tieq	sim/frv/model.c	/^model_tomcat_tieq (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tige	sim/frv/model.c	/^model_tomcat_tige (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tigt	sim/frv/model.c	/^model_tomcat_tigt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tihi	sim/frv/model.c	/^model_tomcat_tihi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tile	sim/frv/model.c	/^model_tomcat_tile (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tils	sim/frv/model.c	/^model_tomcat_tils (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tilt	sim/frv/model.c	/^model_tomcat_tilt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tin	sim/frv/model.c	/^model_tomcat_tin (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tinc	sim/frv/model.c	/^model_tomcat_tinc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tine	sim/frv/model.c	/^model_tomcat_tine (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tino	sim/frv/model.c	/^model_tomcat_tino (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tinv	sim/frv/model.c	/^model_tomcat_tinv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tip	sim/frv/model.c	/^model_tomcat_tip (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tira	sim/frv/model.c	/^model_tomcat_tira (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tiv	sim/frv/model.c	/^model_tomcat_tiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tlbpr	sim/frv/model.c	/^model_tomcat_tlbpr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tle	sim/frv/model.c	/^model_tomcat_tle (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tls	sim/frv/model.c	/^model_tomcat_tls (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tlt	sim/frv/model.c	/^model_tomcat_tlt (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tn	sim/frv/model.c	/^model_tomcat_tn (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tnc	sim/frv/model.c	/^model_tomcat_tnc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tne	sim/frv/model.c	/^model_tomcat_tne (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tno	sim/frv/model.c	/^model_tomcat_tno (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tnv	sim/frv/model.c	/^model_tomcat_tnv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tp	sim/frv/model.c	/^model_tomcat_tp (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tra	sim/frv/model.c	/^model_tomcat_tra (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_tv	sim/frv/model.c	/^model_tomcat_tv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_udiv	sim/frv/model.c	/^model_tomcat_udiv (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_udivi	sim/frv/model.c	/^model_tomcat_udivi (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_umul	sim/frv/model.c	/^model_tomcat_umul (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_umulcc	sim/frv/model.c	/^model_tomcat_umulcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_umuli	sim/frv/model.c	/^model_tomcat_umuli (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_umulicc	sim/frv/model.c	/^model_tomcat_umulicc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_wdtlb	sim/frv/model.c	/^model_tomcat_wdtlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_witlb	sim/frv/model.c	/^model_tomcat_witlb (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_xor	sim/frv/model.c	/^model_tomcat_xor (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_xorcc	sim/frv/model.c	/^model_tomcat_xorcc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_xorcr	sim/frv/model.c	/^model_tomcat_xorcr (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_xori	sim/frv/model.c	/^model_tomcat_xori (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_tomcat_xoricc	sim/frv/model.c	/^model_tomcat_xoricc (SIM_CPU *current_cpu, void *sem_arg)$/;"	f	file:
model_type	sim/bfin/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/cris/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/frv/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/iq2000/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/lm32/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/m32r/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/or1k/arch.h	/^typedef enum model_type {$/;"	g
model_type	sim/sh64/arch.h	/^typedef enum model_type {$/;"	g
model_unit_data_field	sim/igen/ld-insn.h	/^  model_unit_data_field,$/;"	e	enum:__anon576
models	sim/common/sim-model.h	/^  const struct model *models;$/;"	m	struct:__anon634	typeref:struct:__anon634::model
models	sim/igen/ld-insn.h	/^  filter *models;$/;"	m	struct:_cache_entry
models	sim/igen/ld-insn.h	/^  filter *models;$/;"	m	struct:_function_entry
models	sim/igen/ld-insn.h	/^  insn_model_entry *models;$/;"	m	struct:_insn_entry
models	sim/igen/ld-insn.h	/^  model_entry *models;$/;"	m	struct:_model_table
models	sim/ppc/ld-insn.h	/^model *models;$/;"	v
modem	sim/ppc/hw_com.c	/^  com_modem modem;$/;"	m	struct:_hw_com_device	file:
modes	include/opcode/s390.h	/^    unsigned int modes;$/;"	m	struct:s390_opcode
modes23	sim/m32c/srcdest.c	/^} modes23[] =$/;"	v	typeref:struct:__anon539	file:
modf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (modf);$/;"	v
modf	gdb/gnulib/import/math.in.h	1584;"	d
modf	gdb/gnulib/import/math.in.h	1585;"	d
modf	gdb/gnulib/import/math.in.h	1594;"	d
modf_regs	sim/cris/cpuv32.h	/^  UINT modf_regs;$/;"	m	struct:__anon698
modff	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (modff);$/;"	v
modff	gdb/gnulib/import/math.in.h	1560;"	d
modff	gdb/gnulib/import/math.in.h	1561;"	d
modff	gdb/gnulib/import/math.in.h	1567;"	d
modff	gdb/gnulib/import/math.in.h	1574;"	d
modfield	include/opcode/tic30.h	/^  unsigned char modfield;$/;"	m	struct:__anon1284
modfl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (modfl);$/;"	v
modfl	gdb/gnulib/import/math.in.h	1604;"	d
modfl	gdb/gnulib/import/math.in.h	1605;"	d
modfl	gdb/gnulib/import/math.in.h	1612;"	d
modfl	gdb/gnulib/import/math.in.h	1620;"	d
modhdrs	include/vms/lbr.h	/^  unsigned char modhdrs[4];$/;"	m	struct:vms_lhd
modifiable	gdb/value.c	/^  unsigned int modifiable : 1;$/;"	m	struct:value	file:
modifier	include/opcode/d30v.h	/^  int	modifier;	\/* two bit modifier following opcode *\/$/;"	m	struct:d30v_format
modifiers	libiberty/cp-demangle.c	/^  struct d_print_mod *modifiers;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::d_print_mod	file:
modifiers_remove_prefix	gdb/unittests/basic_string_view/modifiers/remove_prefix/char/1.cc	/^namespace modifiers_remove_prefix {$/;"	n	file:
modifiers_remove_suffix	gdb/unittests/basic_string_view/modifiers/remove_suffix/char/1.cc	/^namespace modifiers_remove_suffix {$/;"	n	file:
modifiers_swap	gdb/unittests/basic_string_view/modifiers/swap/char/1.cc	/^namespace modifiers_swap {$/;"	n	file:
modify_field	gdb/value.c	/^modify_field (struct type *type, gdb_byte *addr,$/;"	f
modinsn	gdb/arm-tdep.h	/^  unsigned long modinsn[DISPLACED_MODIFIED_INSNS];$/;"	m	struct:arm_displaced_step_closure
modmany	gdb/testsuite/gdb.fortran/module.f90	/^module modmany$/;"	m
modmark	readline/display.c	/^static int modmark;$/;"	v	file:
modn	include/opcode/tic4x.h	/^  unsigned long modn;$/;"	m	struct:tic4x_indirect
modrfa	include/vms/lbr.h	/^  struct vms_rfa modrfa;$/;"	m	struct:vms_lns	typeref:struct:vms_lns::vms_rfa
modrm	gdb/i386-tdep.c	/^  uint8_t modrm;$/;"	m	struct:i386_record_s	file:
modrm	opcodes/i386-dis.c	/^modrm;$/;"	v	typeref:struct:__anon56	file:
modrm	opcodes/i386-opc.h	/^  unsigned int modrm:1;$/;"	m	struct:i386_opcode_modifier
modrm_offset	gdb/amd64-tdep.c	/^  int modrm_offset;$/;"	m	struct:amd64_insn	file:
modsize	include/vms/lbr.h	/^  unsigned char modsize[4];$/;"	m	struct:vms_mhd
modsyn	opcodes/arc-ext.h	/^  unsigned char modsyn;$/;"	m	struct:ExtInstruction
modtaboff	bfd/mach-o.h	/^  unsigned long modtaboff;    \/* File offset to module table.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
modtaboff	include/mach-o/external.h	/^  unsigned char modtaboff[4];$/;"	m	struct:mach_o_dysymtab_command_external
modtype	bfd/libcoff-in.h	/^  short modtype;$/;"	m	struct:xcoff_tdata
modtype	bfd/libcoff.h	/^  short modtype;$/;"	m	struct:xcoff_tdata
module	bfd/vms-alpha.c	/^struct module$/;"	s	file:
module	gdb/python/py-events.h	/^  PyObject *module;$/;"	m	struct:__anon2070
module	intl/plural-exp.h	/^    module,			\/* Modulo operation.  *\/$/;"	e	enum:expression::operator
module	sim/igen/igen.h	/^  igen_module_options module;$/;"	m	struct:_igen_options
module_count	gdb/i386-cygwin-tdep.c	/^  int module_count;$/;"	m	struct:cpms_data	file:
module_count	include/som/internal.h	/^  unsigned int module_count;$/;"	m	struct:som_lst_header
module_count	include/som/lst.h	/^  unsigned char module_count[4];$/;"	m	struct:som_external_lst_header
module_find_nearest_line	bfd/vms-alpha.c	/^module_find_nearest_line (bfd *abfd, struct module *module, bfd_vma addr,$/;"	f	file:
module_global_state	gdb/testsuite/gdb.reverse/machinestate.c	/^module_global_state (void)$/;"	f
module_index	bfd/mach-o.h	/^  unsigned long module_index;$/;"	m	struct:bfd_mach_o_dylib_table_of_content
module_index	include/mach-o/external.h	/^  unsigned char module_index[4];$/;"	m	struct:mach_o_dylib_table_of_contents_external
module_info_list	sim/common/sim-module.h	/^typedef struct module_info_list {$/;"	s
module_init_list	sim/common/sim-module.h	/^typedef struct module_init_list {$/;"	s
module_limit	include/som/internal.h	/^  unsigned int module_limit;$/;"	m	struct:som_lst_header
module_limit	include/som/lst.h	/^  unsigned char module_limit[4];$/;"	m	struct:som_external_lst_header
module_list	sim/common/sim-module.h	/^struct module_list {$/;"	s
module_name	bfd/mach-o.h	/^  char *module_name;$/;"	m	struct:bfd_mach_o_dylib_module
module_name	include/mach-o/external.h	/^  unsigned char module_name[4];$/;"	m	struct:mach_o_dylib_module_64_external
module_name	include/mach-o/external.h	/^  unsigned char module_name[4];$/;"	m	struct:mach_o_dylib_module_external
module_name	include/oasys.h	/^    char *module_name;$/;"	m	struct:oasys_module_table
module_name	include/oasys.h	/^    char module_name[26-6];$/;"	m	struct:oasys_header_record
module_name_idx	bfd/mach-o.h	/^  unsigned long module_name_idx;$/;"	m	struct:bfd_mach_o_dylib_module
module_name_size	include/oasys.h	/^    unsigned int module_name_size;$/;"	m	struct:oasys_module_table
module_resume_list	sim/common/sim-module.h	/^typedef struct module_resume_list {$/;"	s
module_static_state	gdb/testsuite/gdb.reverse/machinestate.c	/^module_static_state (void)$/;"	f
module_suspend_list	sim/common/sim-module.h	/^typedef struct module_suspend_list {$/;"	s
module_uninstall_list	sim/common/sim-module.h	/^typedef struct module_uninstall_list {$/;"	s
modules	bfd/vms-alpha.c	/^  struct module *modules;		\/* list of all compilation units *\/$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::module	file:
modules	bfd/vms-lib.c	/^  struct carsym *modules;$/;"	m	struct:lib_tdata	typeref:struct:lib_tdata::carsym	file:
modules	sim/common/sim-base.h	/^  struct module_list *modules;$/;"	m	struct:__anon638	typeref:struct:__anon638::module_list
modules	sim/common/sim-module.c	/^static MODULE_INSTALL_FN * const modules[] = {$/;"	v	file:
modulo	sim/common/sim-memopt.h	/^  unsigned modulo;$/;"	m	struct:_sim_memopt
moduse	gdb/testsuite/gdb.fortran/module.f90	/^module moduse$/;"	m
momentary_bkpt_check_status	gdb/breakpoint.c	/^momentary_bkpt_check_status (bpstat bs)$/;"	f	file:
momentary_bkpt_print_it	gdb/breakpoint.c	/^momentary_bkpt_print_it (bpstat bs)$/;"	f	file:
momentary_bkpt_print_mention	gdb/breakpoint.c	/^momentary_bkpt_print_mention (struct breakpoint *b)$/;"	f	file:
momentary_bkpt_re_set	gdb/breakpoint.c	/^momentary_bkpt_re_set (struct breakpoint *b)$/;"	f	file:
momentary_breakpoint_from_master	gdb/breakpoint.c	/^momentary_breakpoint_from_master (struct breakpoint *orig,$/;"	f	file:
momentary_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops momentary_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
mon	sim/ppc/mon.h	/^typedef struct _mon mon;$/;"	t	typeref:struct:_mon
mon_add_commas	sim/ppc/mon.c	/^mon_add_commas(char *buf,$/;"	f
mon_cpu	sim/ppc/mon.c	/^mon_cpu(mon *monitor,$/;"	f
mon_create	sim/ppc/mon.c	/^mon_create(void)$/;"	f
mon_event	sim/ppc/mon.c	/^mon_event(mon_events event,$/;"	f
mon_event_icache_miss	sim/ppc/mon.h	/^  mon_event_icache_miss,$/;"	e	enum:_mon_events
mon_events	sim/ppc/mon.h	/^} mon_events;$/;"	t	typeref:enum:_mon_events
mon_get_number_of_insns	sim/ppc/mon.c	/^mon_get_number_of_insns(mon *monitor,$/;"	f
mon_init	sim/ppc/mon.c	/^mon_init(mon *monitor,$/;"	f
mon_issue	sim/ppc/mon.c	/^mon_issue(itable_index index,$/;"	f
mon_print_info	sim/ppc/mon.c	/^mon_print_info(psim *system,$/;"	f
mon_read	sim/ppc/mon.c	/^mon_read(unsigned_word ea,$/;"	f
mon_sort_instruction_names	sim/ppc/mon.c	/^mon_sort_instruction_names(const void *ptr_a, const void *ptr_b)$/;"	f
mon_write	sim/ppc/mon.c	/^mon_write(unsigned_word ea,$/;"	f
monitor	sim/ppc/cpu.c	/^  cpu_mon *monitor;$/;"	m	struct:_cpu	file:
monitor	sim/ppc/psim.c	/^  mon *monitor;$/;"	m	struct:_psim	file:
monitor_output	gdb/gdbserver/remote-utils.c	/^monitor_output (const char *msg)$/;"	f
monitor_show_help	gdb/gdbserver/server.c	/^monitor_show_help (void)$/;"	f	file:
mop_up	libiberty/cplus-dem.c	/^mop_up (struct work_stuff *work, string *declp, int success)$/;"	f	file:
more_code	gdb/testsuite/gdb.base/pointers.c	/^int more_code()$/;"	f
more_display	gdb/remote.c	/^    char more_display[256];	\/* Long info, statistics, queue depth,$/;"	m	struct:gdb_ext_thread_info	file:
morejunk	gdb/stubs/m68k-stub.c	/^    int       morejunk[0];        \/* exception frame, fp save... *\/$/;"	m	struct:FrameStruct	file:
moribund_breakpoint_here_p	gdb/breakpoint.c	/^moribund_breakpoint_here_p (const address_space *aspace, CORE_ADDR pc)$/;"	f
mostreg	opcodes/bfin-dis.c	437;"	d	file:
motion	readline/rlprivate.h	/^  int key, motion;	\/* initial key, motion command *\/$/;"	m	struct:__rl_vimotion_context
mourn	gdb/gdbserver/target.h	/^  void (*mourn) (struct process_info *proc);$/;"	m	struct:target_ops
mourn_inferior	gdb/aix-thread.c	/^aix_thread_target::mourn_inferior ()$/;"	f	class:aix_thread_target
mourn_inferior	gdb/bsd-uthread.c	/^bsd_uthread_target::mourn_inferior ()$/;"	f	class:bsd_uthread_target
mourn_inferior	gdb/darwin-nat.c	/^darwin_nat_target::mourn_inferior ()$/;"	f	class:darwin_nat_target
mourn_inferior	gdb/gnu-nat.c	/^gnu_nat_target::mourn_inferior ()$/;"	f	class:gnu_nat_target
mourn_inferior	gdb/go32-nat.c	/^go32_nat_target::mourn_inferior ()$/;"	f	class:go32_nat_target
mourn_inferior	gdb/inf-child.c	/^inf_child_target::mourn_inferior ()$/;"	f	class:inf_child_target
mourn_inferior	gdb/inf-ptrace.c	/^inf_ptrace_target::mourn_inferior ()$/;"	f	class:inf_ptrace_target
mourn_inferior	gdb/linux-nat.c	/^linux_nat_target::mourn_inferior ()$/;"	f	class:linux_nat_target
mourn_inferior	gdb/linux-thread-db.c	/^thread_db_target::mourn_inferior ()$/;"	f	class:thread_db_target
mourn_inferior	gdb/nto-procfs.c	/^nto_procfs_target::mourn_inferior ()$/;"	f	class:nto_procfs_target
mourn_inferior	gdb/procfs.c	/^procfs_target::mourn_inferior ()$/;"	f	class:procfs_target
mourn_inferior	gdb/ravenscar-thread.c	/^ravenscar_thread_target::mourn_inferior ()$/;"	f	class:ravenscar_thread_target
mourn_inferior	gdb/record-full.c	/^record_full_target::mourn_inferior ()$/;"	f	class:record_full_target
mourn_inferior	gdb/remote-sim.c	/^gdbsim_target::mourn_inferior ()$/;"	f	class:gdbsim_target
mourn_inferior	gdb/remote.c	/^remote_target::mourn_inferior ()$/;"	f	class:remote_target
mourn_inferior	gdb/sol-thread.c	/^sol_thread_target::mourn_inferior ()$/;"	f	class:sol_thread_target
mourn_inferior	gdb/spu-multiarch.c	/^spu_multiarch_target::mourn_inferior ()$/;"	f	class:spu_multiarch_target
mourn_inferior	gdb/target-delegates.c	/^debug_target::mourn_inferior ()$/;"	f	class:debug_target
mourn_inferior	gdb/target-delegates.c	/^dummy_target::mourn_inferior ()$/;"	f	class:dummy_target
mourn_inferior	gdb/target-delegates.c	/^target_ops::mourn_inferior ()$/;"	f	class:target_ops
mourn_inferior	gdb/windows-nat.c	/^windows_nat_target::mourn_inferior ()$/;"	f	class:windows_nat_target
mov	sim/h8300/writecode.c	/^mov (p, s, sz)$/;"	f	file:
mov0c_limm	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mov0c_limm:$/;"	l
mov_b_abs16_to_abs16	sim/testsuite/sim/h8300/movb.s	/^mov_b_abs16_to_abs16:		; 16-bit absolute addr, memory to memory$/;"	l
mov_b_abs16_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_abs16_to_reg8:$/;"	l
mov_b_abs32_to_abs32	sim/testsuite/sim/h8300/movb.s	/^mov_b_abs32_to_abs32:		; 32-bit absolute addr, memory to memory$/;"	l
mov_b_abs32_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_abs32_to_reg8:$/;"	l
mov_b_abs8_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_abs8_to_reg8:$/;"	l
mov_b_disp16_to_disp16	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp16_to_disp16:		; reg 16-bit disp, memory to memory$/;"	l
mov_b_disp16_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp16_to_reg8:$/;"	l
mov_b_disp2_to_disp2	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp2_to_disp2:		; reg 2-bit disp, memory to memory$/;"	l
mov_b_disp2_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp2_to_reg8:$/;"	l
mov_b_disp32_to_disp32	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp32_to_disp32:		; reg 32-bit disp, memory to memory$/;"	l
mov_b_disp32_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_disp32_to_reg8:$/;"	l
mov_b_imm4_to_abs16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm4_to_abs16:$/;"	l
mov_b_imm4_to_abs32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm4_to_abs32:$/;"	l
mov_b_imm8_to_abs16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_abs16:$/;"	l
mov_b_imm8_to_abs32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_abs32:$/;"	l
mov_b_imm8_to_disp16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_disp16:$/;"	l
mov_b_imm8_to_disp2	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_disp2:$/;"	l
mov_b_imm8_to_disp32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_disp32:$/;"	l
mov_b_imm8_to_indexb16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexb16:$/;"	l
mov_b_imm8_to_indexb32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexb32:$/;"	l
mov_b_imm8_to_indexl16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexl16:$/;"	l
mov_b_imm8_to_indexl32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexl32:$/;"	l
mov_b_imm8_to_indexw16	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexw16:$/;"	l
mov_b_imm8_to_indexw32	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indexw32:$/;"	l
mov_b_imm8_to_indirect	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_indirect:$/;"	l
mov_b_imm8_to_postdec	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_postdec:		; post-decrement from imm8 to mem$/;"	l
mov_b_imm8_to_postinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_postinc:		; post-increment from imm8 to mem$/;"	l
mov_b_imm8_to_predec	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_predec:		; pre-decrement from register to mem$/;"	l
mov_b_imm8_to_preinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_preinc:		; pre-increment from register to mem$/;"	l
mov_b_imm8_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_imm8_to_reg8:$/;"	l
mov_b_indexb16_to_indexb16	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexb16_to_indexb16:	; reg 16-bit indexed, memory to memory$/;"	l
mov_b_indexb16_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexb16_to_reg8:$/;"	l
mov_b_indexb32_to_indexb32	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexb32_to_indexb32:	; reg 32-bit indexed, memory to memory$/;"	l
mov_b_indexb32_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexb32_to_reg8:$/;"	l
mov_b_indexl16_to_indexl16	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexl16_to_indexl16:	; reg 16-bit indexed, memory to memory$/;"	l
mov_b_indexl16_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexl16_to_reg8:$/;"	l
mov_b_indexl32_to_indexl32	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexl32_to_indexl32:	; reg 32-bit indexed, memory to memory$/;"	l
mov_b_indexl32_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexl32_to_reg8:$/;"	l
mov_b_indexw16_to_indewb16	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexw16_to_indewb16:	; reg 16-bit indexed, memory to memory$/;"	l
mov_b_indexw16_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexw16_to_reg8:$/;"	l
mov_b_indexw32_to_indexw32	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexw32_to_indexw32:	; reg 32-bit indexed, memory to memory$/;"	l
mov_b_indexw32_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indexw32_to_reg8:$/;"	l
mov_b_indirect_to_indirect	sim/testsuite/sim/h8300/movb.s	/^mov_b_indirect_to_indirect:	; reg indirect, memory to memory$/;"	l
mov_b_indirect_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_indirect_to_reg8:$/;"	l
mov_b_postdec_to_postdec	sim/testsuite/sim/h8300/movb.s	/^mov_b_postdec_to_postdec:	; reg post-decrement, memory to memory$/;"	l
mov_b_postdec_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_postdec_to_reg8:		; post-decrement from mem to register$/;"	l
mov_b_postinc_to_postinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_postinc_to_postinc:	; reg post-increment, memory to memory$/;"	l
mov_b_postinc_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_postinc_to_reg8:		; post-increment from mem to register$/;"	l
mov_b_predec_to_predec	sim/testsuite/sim/h8300/movb.s	/^mov_b_predec_to_predec:		; reg pre-decrement, memory to memory$/;"	l
mov_b_predec_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_predec_to_reg8:		; pre-decrement from mem to register$/;"	l
mov_b_preinc_to_preinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_preinc_to_preinc:		; reg pre-increment, memory to memory$/;"	l
mov_b_preinc_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_preinc_to_reg8:		; pre-increment from mem to register$/;"	l
mov_b_reg8_to_abs16	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_abs16:$/;"	l
mov_b_reg8_to_abs32	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_abs32:$/;"	l
mov_b_reg8_to_abs8	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_abs8:$/;"	l
mov_b_reg8_to_disp16	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_disp16:$/;"	l
mov_b_reg8_to_disp2	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_disp2:$/;"	l
mov_b_reg8_to_disp32	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_disp32:$/;"	l
mov_b_reg8_to_indexb16	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexb16:$/;"	l
mov_b_reg8_to_indexb32	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexb32:$/;"	l
mov_b_reg8_to_indexl16	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexl16:$/;"	l
mov_b_reg8_to_indexl32	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexl32:$/;"	l
mov_b_reg8_to_indexw16	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexw16:$/;"	l
mov_b_reg8_to_indexw32	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indexw32:$/;"	l
mov_b_reg8_to_indirect	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_indirect:$/;"	l
mov_b_reg8_to_postdec	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_postdec:		; post-decrement from register to mem$/;"	l
mov_b_reg8_to_postinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_postinc:		; post-increment from register to mem$/;"	l
mov_b_reg8_to_predec	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_predec:		; pre-decrement from register to mem$/;"	l
mov_b_reg8_to_preinc	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_preinc:		; pre-increment from register to mem$/;"	l
mov_b_reg8_to_reg8	sim/testsuite/sim/h8300/movb.s	/^mov_b_reg8_to_reg8:$/;"	l
mov_i_reg	sim/testsuite/sim/sh/movi.s	/^mov_i_reg:	# Test <imm8>$/;"	l
mov_imm_opr	opcodes/s12z-dis.c	/^mov_imm_opr (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
mov_imm_opr_n_bytes	opcodes/s12z-dis.c	/^mov_imm_opr_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
mov_l_abs16_to_abs16	sim/testsuite/sim/h8300/movl.s	/^mov_l_abs16_to_abs16:		; 16-bit absolute addr, memory to memory$/;"	l
mov_l_abs16_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_abs16_to_reg32:$/;"	l
mov_l_abs32_to_abs32	sim/testsuite/sim/h8300/movl.s	/^mov_l_abs32_to_abs32:		; 32-bit absolute addr, memory to memory$/;"	l
mov_l_abs32_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_abs32_to_reg32:$/;"	l
mov_l_disp16_to_disp16	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp16_to_disp16:		; reg 16-bit disp, memory to memory$/;"	l
mov_l_disp16_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp16_to_reg32:$/;"	l
mov_l_disp2_to_disp2	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp2_to_disp2:		; reg 2-bit disp, memory to memory$/;"	l
mov_l_disp2_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp2_to_reg32:$/;"	l
mov_l_disp32_to_disp32	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp32_to_disp32:		; reg 32-bit disp, memory to memory$/;"	l
mov_l_disp32_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_disp32_to_reg32:$/;"	l
mov_l_imm16_to_abs16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_abs16:$/;"	l
mov_l_imm16_to_abs32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_abs32:$/;"	l
mov_l_imm16_to_disp16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_disp16:$/;"	l
mov_l_imm16_to_disp2	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_disp2:$/;"	l
mov_l_imm16_to_disp32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_disp32:$/;"	l
mov_l_imm16_to_indirect	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_indirect:$/;"	l
mov_l_imm16_to_postdec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_postdec:		; post-decrement from imm16 to mem$/;"	l
mov_l_imm16_to_postinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_postinc:		; post-increment from imm16 to mem$/;"	l
mov_l_imm16_to_predec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_predec:		; pre-decrement from register to mem$/;"	l
mov_l_imm16_to_preinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_preinc:		; pre-increment from register to mem$/;"	l
mov_l_imm16_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm16_to_reg32:$/;"	l
mov_l_imm32_to_abs16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_abs16:$/;"	l
mov_l_imm32_to_abs32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_abs32:$/;"	l
mov_l_imm32_to_disp16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_disp16:$/;"	l
mov_l_imm32_to_disp2	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_disp2:$/;"	l
mov_l_imm32_to_disp32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_disp32:$/;"	l
mov_l_imm32_to_indirect	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_indirect:$/;"	l
mov_l_imm32_to_postdec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_postdec:		; post-decrement from imm32 to mem$/;"	l
mov_l_imm32_to_postinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_postinc:		; post-increment from imm32 to mem$/;"	l
mov_l_imm32_to_predec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_predec:		; pre-decrement from register to mem$/;"	l
mov_l_imm32_to_preinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_preinc:		; pre-increment from register to mem$/;"	l
mov_l_imm32_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm32_to_reg32:$/;"	l
mov_l_imm3_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm3_to_reg32:$/;"	l
mov_l_imm8_to_abs16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_abs16:$/;"	l
mov_l_imm8_to_abs32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_abs32:$/;"	l
mov_l_imm8_to_disp16	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_disp16:$/;"	l
mov_l_imm8_to_disp2	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_disp2:$/;"	l
mov_l_imm8_to_disp32	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_disp32:$/;"	l
mov_l_imm8_to_indirect	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_indirect:$/;"	l
mov_l_imm8_to_postdec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_postdec:		; post-decrement from imm8 to mem$/;"	l
mov_l_imm8_to_postinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_postinc:		; post-increment from imm8 to mem$/;"	l
mov_l_imm8_to_predec	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_predec:		; pre-decrement from register to mem$/;"	l
mov_l_imm8_to_preinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_imm8_to_preinc:		; pre-increment from register to mem$/;"	l
mov_l_indirect_to_indirect	sim/testsuite/sim/h8300/movl.s	/^mov_l_indirect_to_indirect:	; reg indirect, memory to memory$/;"	l
mov_l_indirect_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_indirect_to_reg32:$/;"	l
mov_l_postdec_to_postdec	sim/testsuite/sim/h8300/movl.s	/^mov_l_postdec_to_postdec:	; reg post-decrement, memory to memory$/;"	l
mov_l_postdec_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_postdec_to_reg32:		; post-decrement from mem to register$/;"	l
mov_l_postinc_to_postinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_postinc_to_postinc:	; reg post-increment, memory to memory$/;"	l
mov_l_postinc_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_postinc_to_reg32:		; post-increment from mem to register$/;"	l
mov_l_predec_to_predec	sim/testsuite/sim/h8300/movl.s	/^mov_l_predec_to_predec:		; reg pre-decrement, memory to memory$/;"	l
mov_l_predec_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_predec_to_reg32:		; pre-decrement from mem to register$/;"	l
mov_l_preinc_to_preinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_preinc_to_preinc:		; reg pre-increment, memory to memory$/;"	l
mov_l_preinc_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_preinc_to_reg32:		; pre-increment from mem to register$/;"	l
mov_l_reg32_to_abs16	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_abs16:$/;"	l
mov_l_reg32_to_abs32	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_abs32:$/;"	l
mov_l_reg32_to_disp16	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_disp16:$/;"	l
mov_l_reg32_to_disp2	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_disp2:$/;"	l
mov_l_reg32_to_disp32	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_disp32:$/;"	l
mov_l_reg32_to_indirect	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_indirect:$/;"	l
mov_l_reg32_to_postdec	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_postdec:		; post-decrement from register to mem$/;"	l
mov_l_reg32_to_postinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_postinc:		; post-increment from register to mem$/;"	l
mov_l_reg32_to_predec	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_predec:		; pre-decrement from register to mem$/;"	l
mov_l_reg32_to_preinc	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_preinc:		; pre-increment from register to mem$/;"	l
mov_l_reg32_to_reg32	sim/testsuite/sim/h8300/movl.s	/^mov_l_reg32_to_reg32:$/;"	l
mov_limm	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mov_limm:$/;"	l
mov_s_bu8	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mov_s_bu8:$/;"	l
mov_s_hs3	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mov_s_hs3:$/;"	l
mov_s_ne_bh	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^mov_s_ne_bh:$/;"	l
mov_tests	gdb/testsuite/gdb.disasm/am33.s	/^mov_tests:$/;"	l
mov_tests_1	gdb/testsuite/gdb.disasm/mn10200.s	/^mov_tests_1:$/;"	l
mov_tests_1	gdb/testsuite/gdb.disasm/mn10300.s	/^mov_tests_1:$/;"	l
mov_tests_2	gdb/testsuite/gdb.disasm/mn10200.s	/^mov_tests_2:$/;"	l
mov_tests_2	gdb/testsuite/gdb.disasm/mn10300.s	/^mov_tests_2:$/;"	l
mov_tests_3	gdb/testsuite/gdb.disasm/mn10200.s	/^mov_tests_3:$/;"	l
mov_tests_3	gdb/testsuite/gdb.disasm/mn10300.s	/^mov_tests_3:$/;"	l
mov_tests_4	gdb/testsuite/gdb.disasm/mn10200.s	/^mov_tests_4:$/;"	l
mov_tests_4	gdb/testsuite/gdb.disasm/mn10300.s	/^mov_tests_4:$/;"	l
mov_w_abs16_to_abs16	sim/testsuite/sim/h8300/movw.s	/^mov_w_abs16_to_abs16:		; 16-bit absolute addr, memory to memory$/;"	l
mov_w_abs16_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_abs16_to_reg16:$/;"	l
mov_w_abs32_to_abs32	sim/testsuite/sim/h8300/movw.s	/^mov_w_abs32_to_abs32:		; 32-bit absolute addr, memory to memory$/;"	l
mov_w_abs32_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_abs32_to_reg16:$/;"	l
mov_w_disp16_to_disp16	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp16_to_disp16:		; reg 16-bit disp, memory to memory$/;"	l
mov_w_disp16_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp16_to_reg16:$/;"	l
mov_w_disp2_to_disp2	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp2_to_disp2:		; reg 2-bit disp, memory to memory$/;"	l
mov_w_disp2_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp2_to_reg16:$/;"	l
mov_w_disp32_to_disp32	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp32_to_disp32:		; reg 32-bit disp, memory to memory$/;"	l
mov_w_disp32_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_disp32_to_reg16:$/;"	l
mov_w_imm16_to_abs16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_abs16:$/;"	l
mov_w_imm16_to_abs32	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_abs32:$/;"	l
mov_w_imm16_to_disp16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_disp16:$/;"	l
mov_w_imm16_to_disp2	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_disp2:$/;"	l
mov_w_imm16_to_disp32	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_disp32:$/;"	l
mov_w_imm16_to_indirect	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_indirect:$/;"	l
mov_w_imm16_to_postdec	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_postdec:		; post-decrement from imm16 to mem$/;"	l
mov_w_imm16_to_postinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_postinc:		; post-increment from imm16 to mem$/;"	l
mov_w_imm16_to_predec	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_predec:		; pre-decrement from register to mem$/;"	l
mov_w_imm16_to_preinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_preinc:		; pre-increment from register to mem$/;"	l
mov_w_imm16_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm16_to_reg16:$/;"	l
mov_w_imm3_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm3_to_reg16:$/;"	l
mov_w_imm4_to_abs16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm4_to_abs16:$/;"	l
mov_w_imm4_to_abs32	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm4_to_abs32:$/;"	l
mov_w_imm8_to_abs16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_abs16:$/;"	l
mov_w_imm8_to_abs32	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_abs32:$/;"	l
mov_w_imm8_to_disp16	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_disp16:$/;"	l
mov_w_imm8_to_disp2	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_disp2:$/;"	l
mov_w_imm8_to_disp32	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_disp32:$/;"	l
mov_w_imm8_to_indirect	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_indirect:$/;"	l
mov_w_imm8_to_postdec	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_postdec:		; post-decrement from imm8 to mem$/;"	l
mov_w_imm8_to_postinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_postinc:		; post-increment from imm8 to mem$/;"	l
mov_w_imm8_to_predec	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_predec:		; pre-decrement from register to mem$/;"	l
mov_w_imm8_to_preinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_imm8_to_preinc:		; pre-increment from register to mem$/;"	l
mov_w_indirect_to_indirect	sim/testsuite/sim/h8300/movw.s	/^mov_w_indirect_to_indirect:	; reg indirect, memory to memory$/;"	l
mov_w_indirect_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_indirect_to_reg16:$/;"	l
mov_w_postdec_to_postdec	sim/testsuite/sim/h8300/movw.s	/^mov_w_postdec_to_postdec:	; reg post-decrement, memory to memory$/;"	l
mov_w_postdec_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_postdec_to_reg16:		; post-decrement from mem to register$/;"	l
mov_w_postinc_to_postinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_postinc_to_postinc:	; reg post-increment, memory to memory$/;"	l
mov_w_postinc_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_postinc_to_reg16:		; post-increment from mem to register$/;"	l
mov_w_predec_to_predec	sim/testsuite/sim/h8300/movw.s	/^mov_w_predec_to_predec:		; reg pre-decrement, memory to memory$/;"	l
mov_w_predec_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_predec_to_reg16:		; pre-decrement from mem to register$/;"	l
mov_w_preinc_to_preinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_preinc_to_preinc:		; reg pre-increment, memory to memory$/;"	l
mov_w_preinc_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_preinc_to_reg16:		; pre-increment from mem to register$/;"	l
mov_w_reg16_to_abs16	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_abs16:$/;"	l
mov_w_reg16_to_abs32	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_abs32:$/;"	l
mov_w_reg16_to_disp16	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_disp16:$/;"	l
mov_w_reg16_to_disp2	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_disp2:$/;"	l
mov_w_reg16_to_disp32	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_disp32:$/;"	l
mov_w_reg16_to_indirect	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_indirect:$/;"	l
mov_w_reg16_to_postdec	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_postdec:		; post-decrement from register to mem$/;"	l
mov_w_reg16_to_postinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_postinc:		; post-increment from register to mem$/;"	l
mov_w_reg16_to_predec	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_predec:		; pre-decrement from register to mem$/;"	l
mov_w_reg16_to_preinc	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_preinc:		; pre-increment from register to mem$/;"	l
mov_w_reg16_to_reg16	sim/testsuite/sim/h8300/movw.s	/^mov_w_reg16_to_reg16:$/;"	l
movabl16_reg16	sim/testsuite/sim/h8300/mova.s	/^movabl16_reg16:$/;"	l
movabl16_reg8	sim/testsuite/sim/h8300/mova.s	/^movabl16_reg8:$/;"	l
movabl32_reg16	sim/testsuite/sim/h8300/mova.s	/^movabl32_reg16:$/;"	l
movabl32_reg8	sim/testsuite/sim/h8300/mova.s	/^movabl32_reg8:$/;"	l
movall16_reg16	sim/testsuite/sim/h8300/mova.s	/^movall16_reg16:$/;"	l
movall16_reg8	sim/testsuite/sim/h8300/mova.s	/^movall16_reg8:$/;"	l
movall32_reg16	sim/testsuite/sim/h8300/mova.s	/^movall32_reg16:$/;"	l
movall32_reg8	sim/testsuite/sim/h8300/mova.s	/^movall32_reg8:$/;"	l
movawl16_reg16	sim/testsuite/sim/h8300/mova.s	/^movawl16_reg16:$/;"	l
movawl16_reg8	sim/testsuite/sim/h8300/mova.s	/^movawl16_reg8:$/;"	l
movawl32_reg16	sim/testsuite/sim/h8300/mova.s	/^movawl32_reg16:$/;"	l
movawl32_reg8	sim/testsuite/sim/h8300/mova.s	/^movawl32_reg8:$/;"	l
movb_disp12_reg	sim/testsuite/sim/sh/mov.s	/^movb_disp12_reg:	# Test 8-bit @(disp12,gr) -> gr$/;"	l
movb_nullified_tests	gdb/testsuite/gdb.disasm/hppa.s	/^movb_nullified_tests$/;"	l
movb_reg_disp12	sim/testsuite/sim/sh/mov.s	/^movb_reg_disp12:	# Test 8-bit gr -> @(disp12,gr)$/;"	l
movb_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^movb_tests:$/;"	l
movb_tests	gdb/testsuite/gdb.disasm/hppa.s	/^movb_tests$/;"	l
movb_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^movb_tests:$/;"	l
movbu_tests	gdb/testsuite/gdb.disasm/am33.s	/^movbu_tests:$/;"	l
movbu_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^movbu_tests:$/;"	l
movbu_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^movbu_tests:$/;"	l
movcc	opcodes/sparc-opc.c	1510;"	d	file:
movcc	opcodes/sparc-opc.c	1545;"	d	file:
move	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^move (void)$/;"	f	file:
move_ARS_to_WAR	sim/frv/cache.c	/^move_ARS_to_WAR (FRV_CACHE *cache, int pipe, FRV_CACHE_WAR *war)$/;"	f	file:
move_bits	gdb/ada-lang.c	/^move_bits (gdb_byte *target, int targ_offset, const gdb_byte *source,$/;"	f	file:
move_ev_register_func	gdb/rs6000-tdep.c	/^typedef enum register_status (*move_ev_register_func) (struct regcache *,$/;"	t	typeref:enum:move_ev_register_func	file:
move_insn_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor move_insn_16 =$/;"	v	typeref:struct:opcode_descriptor	file:
move_insns_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor move_insns_32[] = {$/;"	v	typeref:struct:opcode_descriptor	file:
move_k_data_to_memory	gdb/testsuite/gdb.arch/i386-avx512.c	/^move_k_data_to_memory (void)$/;"	f
move_k_data_to_reg	gdb/testsuite/gdb.arch/i386-avx512.c	/^move_k_data_to_reg (void)$/;"	f
move_literal	bfd/elf32-xtensa.c	/^move_literal (bfd *abfd,$/;"	f	file:
move_mem_to_reg_movem_op	gdb/cris-tdep.c	/^move_mem_to_reg_movem_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
move_out_of_jump_pad_callback	gdb/gdbserver/linux-low.c	/^move_out_of_jump_pad_callback (thread_info *thread)$/;"	f	file:
move_plt_plist	bfd/elf64-ppc.c	/^move_plt_plist (struct ppc_link_hash_entry *from,$/;"	f	file:
move_reg_to_mem_movem_op	gdb/cris-tdep.c	/^move_reg_to_mem_movem_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
move_reloc	bfd/elf32-rx.c	/^move_reloc (Elf_Internal_Rela * irel, Elf_Internal_Rela * srel, int delta)$/;"	f	file:
move_section_contents	bfd/tekhex.c	/^move_section_contents (bfd *abfd,$/;"	f	file:
move_shared_literal	bfd/elf32-xtensa.c	/^move_shared_literal (asection *sec,$/;"	f	file:
move_to_cr	sim/cr16/simops.c	/^move_to_cr (SIM_DESC sd, SIM_CPU *cpu, int cr, creg_t mask, creg_t val, int psw_hw_p)$/;"	f
move_to_cr	sim/d10v/simops.c	/^move_to_cr (SIM_DESC sd, SIM_CPU *cpu, int cr, reg_t mask, reg_t val, int psw_hw_p)$/;"	f
move_to_preg_op	gdb/cris-tdep.c	/^move_to_preg_op (struct gdbarch *gdbarch, unsigned short inst,$/;"	f	file:
move_zmm_data_to_memory	gdb/testsuite/gdb.arch/i386-avx512.c	/^move_zmm_data_to_memory (void)$/;"	f
move_zmm_data_to_reg	gdb/testsuite/gdb.arch/i386-avx512.c	/^move_zmm_data_to_reg (void)$/;"	f
moved_from	gdb/unittests/optional/assignment/1.cc	/^    moved_from,$/;"	e	enum:assign_1::value_type::state_type	file:
moved_from	gdb/unittests/optional/assignment/2.cc	/^    moved_from,$/;"	e	enum:assign_2::value_type::state_type	file:
moved_from	gdb/unittests/optional/assignment/3.cc	/^    moved_from,$/;"	e	enum:assign_3::value_type::state_type	file:
moved_from	gdb/unittests/optional/assignment/4.cc	/^    moved_from,$/;"	e	enum:assign_4::value_type::state_type	file:
movem_dest_regs	sim/cris/cpuv32.h	/^  UINT movem_dest_regs;$/;"	m	struct:__anon698
movemaddr_stall_count	sim/cris/cris-sim.h	/^  unsigned64 movemaddr_stall_count;$/;"	m	struct:__anon737
movemdst_stall_count	sim/cris/cris-sim.h	/^  unsigned64 movemdst_stall_count;$/;"	m	struct:__anon737
movemsrc_stall_count	sim/cris/cris-sim.h	/^  unsigned64 movemsrc_stall_count;$/;"	m	struct:__anon737
movewide	include/opcode/aarch64.h	/^  movewide,$/;"	e	enum:aarch64_insn_class
movfcc	opcodes/sparc-opc.c	1500;"	d	file:
movfcc	opcodes/sparc-opc.c	1544;"	d	file:
movfpe_movtpe_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^movfpe_movtpe_tests:$/;"	l
movhu_tests	gdb/testsuite/gdb.disasm/am33.s	/^movhu_tests:$/;"	l
movhu_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^movhu_tests:$/;"	l
movi20_reg	sim/testsuite/sim/sh/movi.s	/^movi20_reg:	# Test <imm20>$/;"	l
movi20s_reg	sim/testsuite/sim/sh/movi.s	/^movi20s_reg:	# Test <imm20> << 8$/;"	l
movib_nullified_tests	gdb/testsuite/gdb.disasm/hppa.s	/^movib_nullified_tests$/;"	l
movib_tests	gdb/testsuite/gdb.disasm/hppa.s	/^movib_tests$/;"	l
movicc	opcodes/sparc-opc.c	1494;"	d	file:
movicc	opcodes/sparc-opc.c	1543;"	d	file:
moving_line_filepos	bfd/bfd-in2.h	/^  file_ptr moving_line_filepos;$/;"	m	struct:bfd_section
movk32	sim/aarch64/simulator.c	/^movk32 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movk64	sim/aarch64/simulator.c	/^movk64 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movk_R0	bfd/elfnn-aarch64.c	5926;"	d	file:
movk_R0	bfd/elfnn-aarch64.c	5937;"	d	file:
movl_disp12_reg	sim/testsuite/sim/sh/mov.s	/^movl_disp12_reg:	# Test 32-bit @(disp12,gr) -> gr$/;"	l
movl_reg_disp12	sim/testsuite/sim/sh/mov.s	/^movl_reg_disp12:	# Test 32-bit gr -> @(disp12,gr)$/;"	l
movl_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^movl_tests:$/;"	l
movm_a2_bit	gdb/mn10300-tdep.h	/^  movm_a2_bit      = 0x20,$/;"	e	enum:movm_register_bits
movm_a3_bit	gdb/mn10300-tdep.h	/^  movm_a3_bit      = 0x10,$/;"	e	enum:movm_register_bits
movm_args	bfd/elf-m10300.c	/^  unsigned char movm_args;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
movm_args	bfd/elf32-cr16.c	/^  unsigned char movm_args;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
movm_d2_bit	gdb/mn10300-tdep.h	/^  movm_d2_bit      = 0x80$/;"	e	enum:movm_register_bits
movm_d3_bit	gdb/mn10300-tdep.h	/^  movm_d3_bit      = 0x40,$/;"	e	enum:movm_register_bits
movm_exother_bit	gdb/mn10300-tdep.h	/^  movm_exother_bit = 0x01,$/;"	e	enum:movm_register_bits
movm_exreg0_bit	gdb/mn10300-tdep.h	/^  movm_exreg0_bit  = 0x04,$/;"	e	enum:movm_register_bits
movm_exreg1_bit	gdb/mn10300-tdep.h	/^  movm_exreg1_bit  = 0x02,$/;"	e	enum:movm_register_bits
movm_other_bit	gdb/mn10300-tdep.h	/^  movm_other_bit   = 0x08,$/;"	e	enum:movm_register_bits
movm_register_bits	gdb/mn10300-tdep.h	/^enum movm_register_bits {$/;"	g
movm_stack_size	bfd/elf-m10300.c	/^  unsigned char movm_stack_size;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
movm_stack_size	bfd/elf32-cr16.c	/^  unsigned char movm_stack_size;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
movm_tests	gdb/testsuite/gdb.disasm/am33.s	/^movm_tests:$/;"	l
movm_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^movm_tests:$/;"	l
movml_1	sim/testsuite/sim/sh/pushpop.s	/^movml_1:$/;"	l
movml_2	sim/testsuite/sim/sh/pushpop.s	/^movml_2:$/;"	l
movmu_1	sim/testsuite/sim/sh/pushpop.s	/^movmu_1:$/;"	l
movmu_2	sim/testsuite/sim/sh/pushpop.s	/^movmu_2:$/;"	l
movn32	sim/aarch64/simulator.c	/^movn32 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movn64	sim/aarch64/simulator.c	/^movn64 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movr	opcodes/sparc-opc.c	1436;"	d	file:
movr	opcodes/sparc-opc.c	1490;"	d	file:
movsxy_tab	sim/sh/gencode.c	/^op movsxy_tab[] =$/;"	v
movt_1	sim/testsuite/sim/sh/sett.s	/^movt_1:	set_grs_a5a5$/;"	l
movt_2	sim/testsuite/sim/sh/sett.s	/^movt_2:	set_grs_a5a5$/;"	l
movua_1	sim/testsuite/sim/sh/movua.s	/^movua_1:$/;"	l
movua_4	sim/testsuite/sim/sh/movua.s	/^movua_4:$/;"	l
movw_disp12_reg	sim/testsuite/sim/sh/mov.s	/^movw_disp12_reg:	# Test 16-bit @(disp12,gr) -> gr$/;"	l
movw_reg_disp12	sim/testsuite/sim/sh/mov.s	/^movw_reg_disp12:	# Test 16-bit gr -> @(disp12,gr)$/;"	l
movw_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^movw_tests:$/;"	l
movx_movy	sim/testsuite/sim/sh/movxy.s	/^movx_movy:$/;"	l
movx_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^movx_tests:$/;"	l
movxlaxydxy	sim/testsuite/sim/sh/movxy.s	/^movxlaxydxy:$/;"	l
movxldaxaxy	sim/testsuite/sim/sh/movxy.s	/^movxldaxaxy:$/;"	l
movxw_movyw	sim/testsuite/sim/sh/movxy.s	/^movxw_movyw:$/;"	l
movxw_movyw_new	sim/testsuite/sim/sh/movxy.s	/^movxw_movyw_new:$/;"	l
movxw_nopy	sim/testsuite/sim/sh/movxy.s	/^movxw_nopy:$/;"	l
movxwaxdx_nopy	sim/testsuite/sim/sh/movxy.s	/^movxwaxdx_nopy:$/;"	l
movxwaxydxy	sim/testsuite/sim/sh/movxy.s	/^movxwaxydxy:$/;"	l
movxwdaax_nopy	sim/testsuite/sim/sh/movxy.s	/^movxwdaax_nopy:$/;"	l
movxwdaxaxy	sim/testsuite/sim/sh/movxy.s	/^movxwdaxaxy:	! $/;"	l
movylayxdyx	sim/testsuite/sim/sh/movxy.s	/^movylayxdyx:$/;"	l
movyldayayx	sim/testsuite/sim/sh/movxy.s	/^movyldayayx:$/;"	l
movyw_nopx	sim/testsuite/sim/sh/movxy.s	/^movyw_nopx:$/;"	l
movywaydy_nopx	sim/testsuite/sim/sh/movxy.s	/^movywaydy_nopx:$/;"	l
movywayxdyx	sim/testsuite/sim/sh/movxy.s	/^movywayxdyx:	! $/;"	l
movywdaay_nopx	sim/testsuite/sim/sh/movxy.s	/^movywdaay_nopx:$/;"	l
movywdayayx	sim/testsuite/sim/sh/movxy.s	/^movywdayayx:$/;"	l
movz32	sim/aarch64/simulator.c	/^movz32 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movz64	sim/aarch64/simulator.c	/^movz64 (sim_cpu *cpu, uint32_t val, uint32_t pos)$/;"	f	file:
movz_R0	bfd/elfnn-aarch64.c	5927;"	d	file:
movz_R0	bfd/elfnn-aarch64.c	5938;"	d	file:
movz_hw_R0	bfd/elfnn-aarch64.c	5928;"	d	file:
movz_hw_R0	bfd/elfnn-aarch64.c	5939;"	d	file:
moxie_alloc_frame_cache	gdb/moxie-tdep.c	/^moxie_alloc_frame_cache (void)$/;"	f	file:
moxie_analyze_prologue	gdb/moxie-tdep.c	/^moxie_analyze_prologue (CORE_ADDR start_addr, CORE_ADDR end_addr,$/;"	f	file:
moxie_break_insn	gdb/moxie-tdep.c	/^constexpr gdb_byte moxie_break_insn[] = { 0x35, 0x00 };$/;"	v
moxie_breakpoint	gdb/moxie-tdep.c	/^typedef BP_MANIPULATION (moxie_break_insn) moxie_breakpoint;$/;"	t	file:
moxie_dummy_id	gdb/moxie-tdep.c	/^moxie_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
moxie_elf_check_relocs	bfd/elf32-moxie.c	/^moxie_elf_check_relocs (bfd *abfd,$/;"	f	file:
moxie_elf_gc_mark_hook	bfd/elf32-moxie.c	/^moxie_elf_gc_mark_hook (asection *sec,$/;"	f	file:
moxie_elf_howto_table	bfd/elf32-moxie.c	/^static reloc_howto_type moxie_elf_howto_table [] =$/;"	v	file:
moxie_elf_relocate_section	bfd/elf32-moxie.c	/^moxie_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
moxie_extract_return_value	gdb/moxie-tdep.c	/^moxie_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
moxie_extract_unsigned_integer	sim/moxie/interp.c	/^moxie_extract_unsigned_integer (unsigned char *addr, int len)$/;"	f	file:
moxie_final_link_relocate	bfd/elf32-moxie.c	/^moxie_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
moxie_form1_opc_info	opcodes/moxie-opc.c	/^const moxie_opc_info_t moxie_form1_opc_info[128] =$/;"	v
moxie_form2_opc_info	opcodes/moxie-opc.c	/^const moxie_opc_info_t moxie_form2_opc_info[4] =$/;"	v
moxie_form3_opc_info	opcodes/moxie-opc.c	/^const moxie_opc_info_t moxie_form3_opc_info[16] =$/;"	v
moxie_frame_align	gdb/moxie-tdep.c	/^moxie_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
moxie_frame_base	gdb/moxie-tdep.c	/^static const struct frame_base moxie_frame_base = {$/;"	v	typeref:struct:frame_base	file:
moxie_frame_base_address	gdb/moxie-tdep.c	/^moxie_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
moxie_frame_cache	gdb/moxie-tdep.c	/^moxie_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
moxie_frame_cache	gdb/moxie-tdep.c	/^struct moxie_frame_cache$/;"	s	file:
moxie_frame_prev_register	gdb/moxie-tdep.c	/^moxie_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
moxie_frame_this_id	gdb/moxie-tdep.c	/^moxie_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
moxie_frame_unwind	gdb/moxie-tdep.c	/^static const struct frame_unwind moxie_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
moxie_gdbarch_init	gdb/moxie-tdep.c	/^moxie_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
moxie_info_to_howto_rela	bfd/elf32-moxie.c	/^moxie_info_to_howto_rela (bfd *abfd,$/;"	f	file:
moxie_opc_info_t	include/opcode/moxie.h	/^typedef struct moxie_opc_info_t$/;"	s
moxie_opc_info_t	include/opcode/moxie.h	/^} moxie_opc_info_t;$/;"	t	typeref:struct:moxie_opc_info_t
moxie_pc_get	sim/moxie/interp.c	/^moxie_pc_get (sim_cpu *cpu)$/;"	f	file:
moxie_pc_set	sim/moxie/interp.c	/^moxie_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
moxie_process_readu	gdb/moxie-tdep.c	/^moxie_process_readu (CORE_ADDR addr, gdb_byte *buf,$/;"	f	file:
moxie_process_record	gdb/moxie-tdep.c	/^moxie_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
moxie_reg_fetch	sim/moxie/interp.c	/^moxie_reg_fetch (SIM_CPU *scpu, int rn, unsigned char *memory, int length)$/;"	f	file:
moxie_reg_store	sim/moxie/interp.c	/^moxie_reg_store (SIM_CPU *scpu, int rn, unsigned char *memory, int length)$/;"	f	file:
moxie_register_name	gdb/moxie-tdep.c	/^moxie_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
moxie_register_names	gdb/moxie-tdep.c	/^static const char *moxie_register_names[] = {$/;"	v	file:
moxie_register_type	gdb/moxie-tdep.c	/^moxie_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
moxie_regnum	gdb/moxie-tdep.h	/^enum moxie_regnum$/;"	g
moxie_regset	sim/moxie/interp.c	/^struct moxie_regset$/;"	s	file:
moxie_reloc_map	bfd/elf32-moxie.c	/^static const struct moxie_reloc_map moxie_reloc_map [] =$/;"	v	typeref:struct:moxie_reloc_map	file:
moxie_reloc_map	bfd/elf32-moxie.c	/^struct moxie_reloc_map$/;"	s	file:
moxie_reloc_name_lookup	bfd/elf32-moxie.c	/^moxie_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
moxie_reloc_type_lookup	bfd/elf32-moxie.c	/^moxie_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
moxie_reloc_val	bfd/elf32-moxie.c	/^  unsigned int moxie_reloc_val;$/;"	m	struct:moxie_reloc_map	file:
moxie_return_value	gdb/moxie-tdep.c	/^moxie_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
moxie_skip_prologue	gdb/moxie-tdep.c	/^moxie_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
moxie_software_single_step	gdb/moxie-tdep.c	/^moxie_software_single_step (struct regcache *regcache)$/;"	f	file:
moxie_store_return_value	gdb/moxie-tdep.c	/^moxie_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
moxie_store_unsigned_integer	sim/moxie/interp.c	/^moxie_store_unsigned_integer (unsigned char *addr, int len, unsigned long val)$/;"	f	file:
moxie_unwind_cache	gdb/moxie-tdep.c	/^struct moxie_unwind_cache$/;"	s	file:
moxie_unwind_pc	gdb/moxie-tdep.c	/^moxie_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
moxie_unwind_sp	gdb/moxie-tdep.c	/^moxie_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
mpc860c0_instruction_program_interrupt	sim/ppc/interrupts.h	/^  mpc860c0_instruction_program_interrupt, \/* fwd br, taken but not predicted, near EO page *\/$/;"	e	enum:__anon956
mpu0_sregs	sim/v850/sim-main.h	/^  reg_t mpu0_sregs[28];         \/* mpu0 system registers *\/$/;"	m	struct:_v850_regs
mpu1_sregs	sim/v850/sim-main.h	/^  reg_t mpu1_sregs[28];         \/* mpu1 system registers *\/$/;"	m	struct:_v850_regs
mpu_load_mem_test	sim/v850/simops.c	/^mpu_load_mem_test (SIM_DESC sd, unsigned int addr, int size, int base_reg)$/;"	f
mpu_store_mem_test	sim/v850/simops.c	/^mpu_store_mem_test (SIM_DESC sd, unsigned int addr, int size, int base_reg)$/;"	f
mpx_bnd_space	gdb/gdbserver/i387-fp.c	/^  unsigned char mpx_bnd_space[64];$/;"	m	struct:i387_xsave	file:
mpx_cfg_space	gdb/gdbserver/i387-fp.c	/^  unsigned char mpx_cfg_space[16];$/;"	m	struct:i387_xsave	file:
mpx_register_names	gdb/i386-tdep.h	/^  const char **mpx_register_names;$/;"	m	struct:gdbarch_tdep
mpx_set_cmdlist	gdb/i386-tdep.c	/^static struct cmd_list_element *mpx_set_cmdlist, *mpx_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
mpx_show_cmdlist	gdb/i386-tdep.c	/^static struct cmd_list_element *mpx_set_cmdlist, *mpx_show_cmdlist;$/;"	v	typeref:struct:	file:
mq_offset	gdb/ppc-tdep.h	/^  int mq_offset;$/;"	m	struct:ppc_reg_offsets
mregs	opcodes/bfin-dis.c	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4];$/;"	m	struct:saved_state	file:
mregs	opcodes/bfin-dis.c	333;"	d	file:
mregs	sim/bfin/bfin-sim.h	/^  bu32 dpregs[16], iregs[4], mregs[4], bregs[4], lregs[4], cycles[3];$/;"	m	struct:bfin_cpu_state
ms_hash_value	include/elf/mips.h	/^  unsigned char ms_hash_value[4];$/;"	m	struct:__anon1486
ms_hash_value	include/elf/mips.h	/^  unsigned long ms_hash_value;$/;"	m	struct:__anon1487
ms_info	include/elf/mips.h	/^  unsigned char ms_info[4];$/;"	m	struct:__anon1486
ms_info	include/elf/mips.h	/^  unsigned long ms_info;$/;"	m	struct:__anon1487
ms_type	gdb/coff-pe-read.c	/^  enum minimal_symbol_type ms_type;	\/* Type to assign symbols in$/;"	m	struct:read_pe_section_data	typeref:enum:read_pe_section_data::minimal_symbol_type	file:
ms_windows_dup2	gdb/gnulib/import/dup2.c	/^ms_windows_dup2 (int fd, int desired_fd)$/;"	f	file:
msa_control_names	opcodes/mips-dis.c	/^static const char * const msa_control_names[32] =$/;"	v	file:
msd	libdecnumber/decNumberLocal.h	/^    uByte   *msd;	      \/* -> most significant digit	      *\/$/;"	m	struct:__anon81
msdos_32_bfd_link_split_section	bfd/i386msdos.c	264;"	d	file:
msdos_bfd_copy_link_hash_symbol_type	bfd/i386msdos.c	238;"	d	file:
msdos_bfd_define_common_symbol	bfd/i386msdos.c	232;"	d	file:
msdos_bfd_define_start_stop	bfd/i386msdos.c	234;"	d	file:
msdos_bfd_discard_group	bfd/i386msdos.c	229;"	d	file:
msdos_bfd_final_link	bfd/i386msdos.c	240;"	d	file:
msdos_bfd_free_cached_info	bfd/i386msdos.c	217;"	d	file:
msdos_bfd_gc_sections	bfd/i386msdos.c	225;"	d	file:
msdos_bfd_get_relocated_section_contents	bfd/i386msdos.c	222;"	d	file:
msdos_bfd_is_group_section	bfd/i386msdos.c	228;"	d	file:
msdos_bfd_is_local_label_name	bfd/i386msdos.c	256;"	d	file:
msdos_bfd_is_target_special_symbol	bfd/i386msdos.c	255;"	d	file:
msdos_bfd_link_add_symbols	bfd/i386msdos.c	236;"	d	file:
msdos_bfd_link_check_relocs	bfd/i386msdos.c	243;"	d	file:
msdos_bfd_link_hash_table_create	bfd/i386msdos.c	235;"	d	file:
msdos_bfd_link_hide_symbol	bfd/i386msdos.c	233;"	d	file:
msdos_bfd_link_just_syms	bfd/i386msdos.c	237;"	d	file:
msdos_bfd_link_split_section	bfd/i386msdos.c	241;"	d	file:
msdos_bfd_lookup_section_flags	bfd/i386msdos.c	226;"	d	file:
msdos_bfd_make_debug_symbol	bfd/i386msdos.c	257;"	d	file:
msdos_bfd_merge_sections	bfd/i386msdos.c	227;"	d	file:
msdos_bfd_relax_section	bfd/i386msdos.c	224;"	d	file:
msdos_bfd_reloc_name_lookup	bfd/i386msdos.c	214;"	d	file:
msdos_bfd_reloc_type_lookup	bfd/i386msdos.c	213;"	d	file:
msdos_canonicalize_reloc	bfd/i386msdos.c	261;"	d	file:
msdos_canonicalize_symtab	bfd/i386msdos.c	246;"	d	file:
msdos_close_and_cleanup	bfd/i386msdos.c	216;"	d	file:
msdos_find_inliner_info	bfd/i386msdos.c	253;"	d	file:
msdos_find_line	bfd/i386msdos.c	252;"	d	file:
msdos_find_nearest_line	bfd/i386msdos.c	251;"	d	file:
msdos_get_lineno	bfd/i386msdos.c	254;"	d	file:
msdos_get_reloc_upper_bound	bfd/i386msdos.c	263;"	d	file:
msdos_get_section_contents	bfd/i386msdos.c	219;"	d	file:
msdos_get_section_contents_in_window	bfd/i386msdos.c	220;"	d	file:
msdos_get_symbol_info	bfd/i386msdos.c	248;"	d	file:
msdos_get_symbol_version_string	bfd/i386msdos.c	249;"	d	file:
msdos_get_symtab_upper_bound	bfd/i386msdos.c	245;"	d	file:
msdos_make_empty_symbol	bfd/i386msdos.c	212;"	d	file:
msdos_minisymbol_to_symbol	bfd/i386msdos.c	259;"	d	file:
msdos_mkobject	bfd/i386msdos.c	/^msdos_mkobject (bfd *abfd)$/;"	f	file:
msdos_new_section_hook	bfd/i386msdos.c	218;"	d	file:
msdos_object_p	bfd/i386msdos.c	/^msdos_object_p (bfd *abfd)$/;"	f	file:
msdos_print_symbol	bfd/i386msdos.c	247;"	d	file:
msdos_read_minisymbols	bfd/i386msdos.c	258;"	d	file:
msdos_section_already_linked	bfd/i386msdos.c	230;"	d	file:
msdos_set_arch_mach	bfd/i386msdos.c	242;"	d	file:
msdos_set_reloc	bfd/i386msdos.c	262;"	d	file:
msdos_set_section_contents	bfd/i386msdos.c	/^msdos_set_section_contents (bfd *abfd,$/;"	f	file:
msdos_sizeof_headers	bfd/i386msdos.c	/^msdos_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
msdos_write_object_contents	bfd/i386msdos.c	/^msdos_write_object_contents (bfd *abfd)$/;"	f	file:
msg	gdb/nat/glibc_thread_db.h	/^  } msg;$/;"	m	struct:td_event_msg	typeref:union:td_event_msg::__anon1699
msg	gdb/testsuite/dg-extract-results.sh	/^msg() {$/;"	f
msg	libiberty/msdos.c	/^char msg[] = "No vfork available - aborting\\n";$/;"	v
msg	libiberty/strerror.c	/^  const char *const msg;	\/* Short message about this value *\/$/;"	m	struct:error_info	file:
msg	libiberty/strerror.c	/^static struct { int value; const char *name, *msg; }$/;"	m	struct:__anon1187	file:
msg	libiberty/strsignal.c	/^  const char *const msg;	\/* Short message about this value *\/$/;"	m	struct:signal_info	file:
msg	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        string msg;$/;"	f	struct:DotZLib.ZStream
msg	zlib/gzguts.h	/^    char *msg;              \/* error message *\/$/;"	m	struct:__anon985
msg	zlib/test/minigzip.c	/^    char *msg;$/;"	m	struct:gzFile_s	file:
msg	zlib/zlib.h	/^    z_const char *msg;  \/* last error message, NULL if no error *\/$/;"	m	struct:z_stream_s
msg_buf	readline/display.c	/^static char msg_buf[128];$/;"	v	file:
msg_saved_prompt	readline/display.c	/^static int msg_saved_prompt = 0;$/;"	v	file:
msg_state	gdb/darwin-nat.h	/^  enum darwin_msg_state msg_state;$/;"	m	struct:darwin_thread_info	typeref:enum:darwin_thread_info::darwin_msg_state
msg_strm	zlib/contrib/inflate86/inffast.S	/^#define msg_strm       24  \/* strm->msg *\/$/;"	d
msgarg	gdb/c-exp.y	/^msgarg	:	name ':' exp$/;"	l
msgarglist	gdb/c-exp.y	/^msgarglist :	msgarg$/;"	l
msgid	intl/dcigettext.c	/^  char msgid[ZERO];$/;"	m	struct:known_translation_t	file:
msglist	gdb/c-exp.y	/^msglist :	name$/;"	l
msglist_len	gdb/objc-lang.c	/^    int msglist_len;$/;"	m	struct:selname	file:
msglist_len	gdb/objc-lang.c	/^static int msglist_len;$/;"	v	file:
msglist_sel	gdb/objc-lang.c	/^    char *msglist_sel;$/;"	m	struct:selname	file:
msglist_sel	gdb/objc-lang.c	/^static char *msglist_sel;$/;"	v	file:
msize	sim/sh/sim-main.h	/^    int msize;$/;"	m	struct:__anon488::__anon489
msp430	opcodes/msp430-decode.c	/^  MSP430_Opcode_Decoded *msp430;$/;"	m	struct:__anon36	file:
msp430_analyze_frame_prologue	gdb/msp430-tdep.c	/^msp430_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
msp430_analyze_prologue	gdb/msp430-tdep.c	/^msp430_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc,$/;"	f	file:
msp430_branchinstr	opcodes/msp430-dis.c	/^msp430_branchinstr (disassemble_info *info,$/;"	f	file:
msp430_break_insn	gdb/msp430-tdep.c	/^constexpr gdb_byte msp430_break_insn[] = { 0x43, 0x43 };$/;"	v
msp430_breakpoint	gdb/msp430-tdep.c	/^typedef BP_MANIPULATION (msp430_break_insn) msp430_breakpoint;$/;"	t	file:
msp430_cio	sim/msp430/msp430-sim.c	/^msp430_cio (SIM_DESC sd)$/;"	f	file:
msp430_cpu_state	sim/msp430/msp430-sim.h	/^struct msp430_cpu_state$/;"	s
msp430_decode_opcode	opcodes/msp430-decode.c	/^msp430_decode_opcode (unsigned long pc,$/;"	f
msp430_doubleoperand	opcodes/msp430-dis.c	/^msp430_doubleoperand (disassemble_info *info,$/;"	f	file:
msp430_dummy_id	gdb/msp430-tdep.c	/^msp430_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
msp430_dwarf2_reg_to_regnum	gdb/msp430-tdep.c	/^msp430_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
msp430_elf_is_target_special_symbol	bfd/elf32-msp430.c	/^msp430_elf_is_target_special_symbol (bfd *abfd, asymbol *sym)$/;"	f	file:
msp430_elf_relax_add_two_words	bfd/elf32-msp430.c	/^msp430_elf_relax_add_two_words (bfd * abfd, asection * sec, bfd_vma addr,$/;"	f	file:
msp430_elf_relax_adjust_locals	bfd/elf32-msp430.c	/^msp430_elf_relax_adjust_locals (bfd * abfd, asection * sec, bfd_vma addr,$/;"	f	file:
msp430_elf_relax_delete_bytes	bfd/elf32-msp430.c	/^msp430_elf_relax_delete_bytes (bfd * abfd, asection * sec, bfd_vma addr,$/;"	f	file:
msp430_elf_relax_section	bfd/elf32-msp430.c	/^msp430_elf_relax_section (bfd * abfd, asection * sec,$/;"	f	file:
msp430_elf_symbol_address_p	bfd/elf32-msp430.c	/^msp430_elf_symbol_address_p (bfd * abfd,$/;"	f	file:
msp430_epilog_name_prefix	gdb/msp430-tdep.c	/^static const char msp430_epilog_name_prefix[] = "__mspabi_func_epilog_";$/;"	v	file:
msp430_final_link_relocate	bfd/elf32-msp430.c	/^msp430_final_link_relocate (reloc_howto_type *	   howto,$/;"	f	file:
msp430_frame_align	gdb/msp430-tdep.c	/^msp430_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
msp430_frame_base	gdb/msp430-tdep.c	/^msp430_frame_base (struct frame_info *this_frame, void **this_prologue_cache)$/;"	f	file:
msp430_gdbarch_init	gdb/msp430-tdep.c	/^msp430_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
msp430_get_opcode_byte	gdb/msp430-tdep.c	/^msp430_get_opcode_byte (void *handle)$/;"	f	file:
msp430_get_opcode_byte_handle	gdb/msp430-tdep.c	/^struct msp430_get_opcode_byte_handle$/;"	s	file:
msp430_getbyte	sim/msp430/msp430-sim.c	/^msp430_getbyte (void *vld)$/;"	f	file:
msp430_in_return_stub	gdb/msp430-tdep.c	/^msp430_in_return_stub (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
msp430_info_to_howto_rela	bfd/elf32-msp430.c	/^msp430_info_to_howto_rela (bfd * abfd,$/;"	f	file:
msp430_initialize_cpu	sim/msp430/msp430-sim.c	/^msp430_initialize_cpu (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
msp430_nooperands	opcodes/msp430-dis.c	/^msp430_nooperands (struct msp430_opcode_s *opcode,$/;"	f	file:
msp430_opcode_s	include/opcode/msp430.h	/^struct  msp430_opcode_s$/;"	s
msp430_opcodes	include/opcode/msp430.h	/^static struct msp430_opcode_s msp430_opcodes[] = $/;"	v	typeref:struct:msp430_opcode_s
msp430_operand_s	include/opcode/msp430.h	/^struct msp430_operand_s$/;"	s
msp430_pc_fetch	sim/msp430/msp430-sim.c	/^msp430_pc_fetch (SIM_CPU *cpu)$/;"	f	file:
msp430_pc_store	sim/msp430/msp430-sim.c	/^msp430_pc_store (SIM_CPU *cpu, sim_cia newpc)$/;"	f	file:
msp430_prev_register	gdb/msp430-tdep.c	/^msp430_prev_register (struct frame_info *this_frame,$/;"	f	file:
msp430_prologue	gdb/msp430-tdep.c	/^struct msp430_prologue$/;"	s	file:
msp430_pseudo_register_read	gdb/msp430-tdep.c	/^msp430_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
msp430_pseudo_register_write	gdb/msp430-tdep.c	/^msp430_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
msp430_push_dummy_call	gdb/msp430-tdep.c	/^msp430_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
msp430_reg_fetch	sim/msp430/msp430-sim.c	/^msp430_reg_fetch (SIM_CPU *cpu, int regno, unsigned char *buf, int len)$/;"	f	file:
msp430_reg_store	sim/msp430/msp430-sim.c	/^msp430_reg_store (SIM_CPU *cpu, int regno, unsigned char *buf, int len)$/;"	f	file:
msp430_register_name	gdb/msp430-tdep.c	/^msp430_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f	file:
msp430_register_reggroup_p	gdb/msp430-tdep.c	/^msp430_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
msp430_register_sim_regno	gdb/msp430-tdep.c	/^msp430_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
msp430_register_type	gdb/msp430-tdep.c	/^msp430_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
msp430_reloc_map	bfd/elf32-msp430.c	/^static const struct msp430_reloc_map msp430_reloc_map[] =$/;"	v	typeref:struct:msp430_reloc_map	file:
msp430_reloc_map	bfd/elf32-msp430.c	/^struct msp430_reloc_map$/;"	s	file:
msp430_return_value	gdb/msp430-tdep.c	/^msp430_return_value (struct gdbarch *gdbarch,$/;"	f	file:
msp430_singleoperand	opcodes/msp430-dis.c	/^msp430_singleoperand (disassemble_info *info,$/;"	f	file:
msp430_skip_prologue	gdb/msp430-tdep.c	/^msp430_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
msp430_skip_trampoline_code	gdb/msp430-tdep.c	/^msp430_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
msp430_step_once	sim/msp430/msp430-sim.c	/^msp430_step_once (SIM_DESC sd)$/;"	f	file:
msp430_this_id	gdb/msp430-tdep.c	/^msp430_this_id (struct frame_info *this_frame,$/;"	f	file:
msp430_ti_elf_special_sections	bfd/elf32-msp430.c	/^static const struct bfd_elf_special_section msp430_ti_elf_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
msp430_unwind	gdb/msp430-tdep.c	/^static const struct frame_unwind msp430_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
msp430_unwind_pc	gdb/msp430-tdep.c	/^msp430_unwind_pc (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
msp430_unwind_sp	gdb/msp430-tdep.c	/^msp430_unwind_sp (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
msp430dis_opcode_signed	opcodes/msp430-dis.c	/^msp430dis_opcode_signed (bfd_vma            addr,$/;"	f	file:
msp430dis_opcode_unsigned	opcodes/msp430-dis.c	/^msp430dis_opcode_unsigned (bfd_vma            addr,$/;"	f	file:
msp430dis_read_two_bytes	opcodes/msp430-dis.c	/^msp430dis_read_two_bytes (bfd_vma            addr,$/;"	f	file:
msp430x_calla_instr	opcodes/msp430-dis.c	/^msp430x_calla_instr (disassemble_info * info,$/;"	f	file:
msp430x_register_type	gdb/msp430-tdep.c	/^msp430x_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
msp430x_reloc_map	bfd/elf32-msp430.c	/^static const struct msp430_reloc_map msp430x_reloc_map[] =$/;"	v	typeref:struct:msp430_reloc_map	file:
msqid	gdb/testsuite/gdb.base/info-os.c	/^static int shmid = -1, semid = -1, msqid = -1;$/;"	v	file:
msr	gdb/frv-linux-tdep.c	/^  frv_elf_fpreg_t msr[2];$/;"	m	struct:__anon1649	file:
msr	gdb/ser-go32.c	/^    int msr;$/;"	m	struct:dos_ttystate	file:
msr	sim/lm32/dv-lm32uart.c	/^  unsigned char msr;$/;"	m	struct:lm32uart	file:
msr	sim/ppc/registers.h	/^  msreg msr;$/;"	m	struct:_registers
msr0_regnum	gdb/frv-tdep.h	/^  msr0_regnum = 160,$/;"	e	enum:__anon1757
msr1_regnum	gdb/frv-tdep.h	/^  msr1_regnum = 161,$/;"	e	enum:__anon1757
msr_64bit_mode	sim/ppc/registers.h	/^  msr_64bit_mode = 0,$/;"	e	enum:__anon925
msr_64bit_mode	sim/ppc/registers.h	/^  msr_64bit_mode = BIT(0),$/;"	e	enum:__anon925
msr_branch_trace_enable	sim/ppc/registers.h	/^  msr_branch_trace_enable = BIT(54),$/;"	e	enum:__anon925
msr_data_relocate	sim/ppc/registers.h	/^  msr_data_relocate = BIT(59),$/;"	e	enum:__anon925
msr_e500_spu_enable	sim/ppc/e500_registers.h	/^  msr_e500_spu_enable = BIT(38)$/;"	e	enum:__anon904
msr_external_interrupt_enable	sim/ppc/registers.h	/^  msr_external_interrupt_enable = BIT(48),$/;"	e	enum:__anon925
msr_floating_point_available	sim/ppc/registers.h	/^  msr_floating_point_available = BIT(50),$/;"	e	enum:__anon925
msr_floating_point_exception_mode_0	sim/ppc/registers.h	/^  msr_floating_point_exception_mode_0 = BIT(52),$/;"	e	enum:__anon925
msr_floating_point_exception_mode_1	sim/ppc/registers.h	/^  msr_floating_point_exception_mode_1 = BIT(55),$/;"	e	enum:__anon925
msr_instruction_relocate	sim/ppc/registers.h	/^  msr_instruction_relocate = BIT(58),$/;"	e	enum:__anon925
msr_interrupt_little_endian_mode	sim/ppc/registers.h	/^  msr_interrupt_little_endian_mode = BIT(47),$/;"	e	enum:__anon925
msr_interrupt_prefix	sim/ppc/registers.h	/^  msr_interrupt_prefix = BIT(57),$/;"	e	enum:__anon925
msr_little_endian_mode	sim/ppc/registers.h	/^  msr_little_endian_mode = BIT(63)$/;"	e	enum:__anon925
msr_machine_check_enable	sim/ppc/registers.h	/^  msr_machine_check_enable = BIT(51),$/;"	e	enum:__anon925
msr_power_management_enable	sim/ppc/registers.h	/^  msr_power_management_enable = BIT(45),$/;"	e	enum:__anon925
msr_problem_state	sim/ppc/registers.h	/^  msr_problem_state = BIT(49),$/;"	e	enum:__anon925
msr_recoverable_interrupt	sim/ppc/registers.h	/^  msr_recoverable_interrupt = BIT(62),$/;"	e	enum:__anon925
msr_single_step_trace_enable	sim/ppc/registers.h	/^  msr_single_step_trace_enable = BIT(53),$/;"	e	enum:__anon925
msr_tempoary_gpr_remapping	sim/ppc/registers.h	/^  msr_tempoary_gpr_remapping = BIT(46), \/* 603 specific *\/$/;"	e	enum:__anon925
msrclr	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
msreg	sim/ppc/registers.h	/^typedef unsigned_word msreg; \/* 32 or 64 bits *\/$/;"	t
msrset	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
mst_abs	gdb/symtab.h	/^  mst_abs,			\/* Generally absolute (nonrelocatable) *\/$/;"	e	enum:minimal_symbol_type
mst_bss	gdb/symtab.h	/^  mst_bss,			\/* Generally uninitialized data *\/$/;"	e	enum:minimal_symbol_type
mst_data	gdb/symtab.h	/^  mst_data,			\/* Generally initialized data *\/$/;"	e	enum:minimal_symbol_type
mst_data_gnu_ifunc	gdb/symtab.h	/^  mst_data_gnu_ifunc,		\/* Executable code returning address$/;"	e	enum:minimal_symbol_type
mst_file_bss	gdb/symtab.h	/^  mst_file_bss,			\/* Static version of mst_bss *\/$/;"	e	enum:minimal_symbol_type
mst_file_data	gdb/symtab.h	/^  mst_file_data,		\/* Static version of mst_data *\/$/;"	e	enum:minimal_symbol_type
mst_file_text	gdb/symtab.h	/^  mst_file_text,		\/* Static version of mst_text *\/$/;"	e	enum:minimal_symbol_type
mst_slot_got_plt	gdb/symtab.h	/^  mst_slot_got_plt,		\/* GOT entries for .plt sections *\/$/;"	e	enum:minimal_symbol_type
mst_solib_trampoline	gdb/symtab.h	/^  mst_solib_trampoline,		\/* Shared library trampoline code *\/$/;"	e	enum:minimal_symbol_type
mst_text	gdb/symtab.h	/^  mst_text,			\/* Generally executable instructions *\/$/;"	e	enum:minimal_symbol_type
mst_text_gnu_ifunc	gdb/symtab.h	/^  mst_text_gnu_ifunc,           \/* Executable code returning address$/;"	e	enum:minimal_symbol_type
mst_unknown	gdb/symtab.h	/^  mst_unknown = 0,		\/* Unknown type, the default *\/$/;"	e	enum:minimal_symbol_type
msub32	sim/aarch64/simulator.c	/^msub32 (sim_cpu *cpu)$/;"	f	file:
msub64	sim/aarch64/simulator.c	/^msub64 (sim_cpu *cpu)$/;"	f	file:
msw	libiberty/copysign.c	/^    unsigned long msw;$/;"	m	struct:__anon1205::__anon1208	file:
msw	libiberty/copysign.c	/^    unsigned long msw;$/;"	m	struct:__anon1209::__anon1212	file:
msw_float_index	sim/arm/maverick.c	/^static int lsw_float_index, msw_float_index;$/;"	v	file:
msw_int_index	sim/arm/maverick.c	/^static int lsw_int_index, msw_int_index;$/;"	v	file:
msym	gdb/btrace.h	/^  struct minimal_symbol *msym;$/;"	m	struct:btrace_function	typeref:struct:btrace_function::minimal_symbol
msym_bunch	gdb/minsyms.c	/^struct msym_bunch$/;"	s	file:
msym_not_found	gdb/breakpoint.c	/^static struct minimal_symbol msym_not_found;$/;"	v	typeref:struct:minimal_symbol	file:
msym_not_found_p	gdb/breakpoint.c	/^msym_not_found_p (const struct minimal_symbol *msym)$/;"	f	file:
msym_prefer_to_msym_type	gdb/minsyms.c	/^msym_prefer_to_msym_type (lookup_msym_prefer prefer)$/;"	f	file:
msymbol	gdb/breakpoint.h	/^  const minimal_symbol *msymbol = NULL;$/;"	m	class:bp_location
msymbol	gdb/expression.h	/^    struct minimal_symbol *msymbol;$/;"	m	union:exp_element	typeref:struct:exp_element::minimal_symbol
msymbol	gdb/symtab.h	/^  struct bound_minimal_symbol msymbol;$/;"	m	struct:symbol_search	typeref:struct:symbol_search::bound_minimal_symbol
msymbol	gdb/symtab.h	/^  struct minimal_symbol *msymbol = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::minimal_symbol
msymbol_hash	gdb/minsyms.c	/^msymbol_hash (const char *string)$/;"	f
msymbol_hash_iw	gdb/minsyms.c	/^msymbol_hash_iw (const char *string)$/;"	f
msymbol_is_function	gdb/minsyms.c	/^msymbol_is_function (struct objfile *objfile, minimal_symbol *minsym,$/;"	f
msymbol_is_micromips	gdb/mips-tdep.c	/^msymbol_is_micromips (struct minimal_symbol *msym)$/;"	f	file:
msymbol_is_mips	gdb/mips-tdep.c	/^msymbol_is_mips (struct minimal_symbol *msym)$/;"	f	file:
msymbol_is_mips16	gdb/mips-tdep.c	/^msymbol_is_mips16 (struct minimal_symbol *msym)$/;"	f	file:
msymbols	gdb/objfiles.h	/^  minimal_symbol *msymbols = NULL;$/;"	m	struct:objfile_per_bfd_storage
msys_rootify	libiberty/pex-win32.c	/^msys_rootify (const char *executable)$/;"	f	file:
msys_syms	opcodes/mt-desc.h	/^typedef enum msys_syms {$/;"	g
mt	sim/mips/sim-main.h	/^  hilo_access mt;$/;"	m	struct:_hilo_history
mt_asm_hash	opcodes/mt-opc.c	/^mt_asm_hash (const char* insn)$/;"	f
mt_cgen_assemble_insn	opcodes/mt-asm.c	/^mt_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
mt_cgen_build_insn_regex	opcodes/mt-asm.c	/^mt_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
mt_cgen_cpu_close	opcodes/mt-desc.c	/^mt_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
mt_cgen_cpu_open	opcodes/mt-desc.c	/^mt_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
mt_cgen_cpu_open_1	opcodes/mt-desc.c	/^mt_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
mt_cgen_extract_handlers	opcodes/mt-ibld.c	/^cgen_extract_fn * const mt_cgen_extract_handlers[] =$/;"	v
mt_cgen_extract_operand	opcodes/mt-ibld.c	/^mt_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
mt_cgen_get_int_operand	opcodes/mt-ibld.c	/^mt_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mt_cgen_get_vma_operand	opcodes/mt-ibld.c	/^mt_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mt_cgen_hardware_attr_table	opcodes/mt-desc.c	/^const CGEN_ATTR_TABLE mt_cgen_hardware_attr_table[] =$/;"	v
mt_cgen_hw_table	opcodes/mt-desc.c	/^const CGEN_HW_ENTRY mt_cgen_hw_table[] =$/;"	v
mt_cgen_ifield_attr_table	opcodes/mt-desc.c	/^const CGEN_ATTR_TABLE mt_cgen_ifield_attr_table[] =$/;"	v
mt_cgen_ifld_table	opcodes/mt-desc.c	/^const CGEN_IFLD mt_cgen_ifld_table[] =$/;"	v
mt_cgen_init_asm	opcodes/mt-asm.c	/^mt_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
mt_cgen_init_dis	opcodes/mt-dis.c	/^mt_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
mt_cgen_init_ibld_table	opcodes/mt-ibld.c	/^mt_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
mt_cgen_init_opcode_table	opcodes/mt-opc.c	/^mt_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
mt_cgen_insert_handlers	opcodes/mt-ibld.c	/^cgen_insert_fn * const mt_cgen_insert_handlers[] =$/;"	v
mt_cgen_insert_operand	opcodes/mt-ibld.c	/^mt_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
mt_cgen_insn_attr_table	opcodes/mt-desc.c	/^const CGEN_ATTR_TABLE mt_cgen_insn_attr_table[] =$/;"	v
mt_cgen_insn_opcode_table	opcodes/mt-opc.c	/^static const CGEN_OPCODE mt_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
mt_cgen_insn_supported	opcodes/mt-opc.c	/^mt_cgen_insn_supported (CGEN_CPU_DESC cd, const CGEN_INSN *insn)$/;"	f
mt_cgen_insn_table	opcodes/mt-desc.c	/^static const CGEN_IBASE mt_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
mt_cgen_isa_table	opcodes/mt-desc.c	/^static const CGEN_ISA mt_cgen_isa_table[] = {$/;"	v	file:
mt_cgen_mach_table	opcodes/mt-desc.c	/^static const CGEN_MACH mt_cgen_mach_table[] = {$/;"	v	file:
mt_cgen_macro_insn_opcode_table	opcodes/mt-opc.c	/^static const CGEN_OPCODE mt_cgen_macro_insn_opcode_table[] =$/;"	v	file:
mt_cgen_macro_insn_table	opcodes/mt-opc.c	/^static const CGEN_IBASE mt_cgen_macro_insn_table[] =$/;"	v	file:
mt_cgen_operand_attr_table	opcodes/mt-desc.c	/^const CGEN_ATTR_TABLE mt_cgen_operand_attr_table[] =$/;"	v
mt_cgen_operand_table	opcodes/mt-desc.c	/^const CGEN_OPERAND mt_cgen_operand_table[] =$/;"	v
mt_cgen_opval_h_spr	opcodes/mt-desc.c	/^CGEN_KEYWORD mt_cgen_opval_h_spr =$/;"	v
mt_cgen_opval_h_spr_entries	opcodes/mt-desc.c	/^static CGEN_KEYWORD_ENTRY mt_cgen_opval_h_spr_entries[] =$/;"	v	file:
mt_cgen_opval_msys_syms	opcodes/mt-desc.c	/^CGEN_KEYWORD mt_cgen_opval_msys_syms =$/;"	v
mt_cgen_opval_msys_syms_entries	opcodes/mt-desc.c	/^static CGEN_KEYWORD_ENTRY mt_cgen_opval_msys_syms_entries[] =$/;"	v	file:
mt_cgen_parse_handlers	opcodes/mt-asm.c	/^cgen_parse_fn * const mt_cgen_parse_handlers[] =$/;"	v
mt_cgen_parse_operand	opcodes/mt-asm.c	/^mt_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
mt_cgen_print_handlers	opcodes/mt-dis.c	/^cgen_print_fn * const mt_cgen_print_handlers[] =$/;"	v
mt_cgen_print_operand	opcodes/mt-dis.c	/^mt_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
mt_cgen_rebuild_tables	opcodes/mt-desc.c	/^mt_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
mt_cgen_set_int_operand	opcodes/mt-ibld.c	/^mt_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mt_cgen_set_vma_operand	opcodes/mt-ibld.c	/^mt_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
mt_elf_check_relocs	bfd/elf32-mt.c	/^mt_elf_check_relocs$/;"	f	file:
mt_elf_howto_table	bfd/elf32-mt.c	/^static reloc_howto_type mt_elf_howto_table [] =$/;"	v	file:
mt_elf_merge_private_bfd_data	bfd/elf32-mt.c	/^mt_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
mt_elf_object_p	bfd/elf32-mt.c	/^mt_elf_object_p (bfd * abfd)$/;"	f	file:
mt_elf_print_private_bfd_data	bfd/elf32-mt.c	/^mt_elf_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
mt_elf_relocate_hi16	bfd/elf32-mt.c	/^mt_elf_relocate_hi16$/;"	f
mt_elf_relocate_section	bfd/elf32-mt.c	/^mt_elf_relocate_section$/;"	f	file:
mt_elf_set_private_flags	bfd/elf32-mt.c	/^mt_elf_set_private_flags (bfd *    abfd,$/;"	f	file:
mt_final_link_relocate	bfd/elf32-mt.c	/^mt_final_link_relocate$/;"	f	file:
mt_info_to_howto_rela	bfd/elf32-mt.c	/^mt_info_to_howto_rela (bfd *		    abfd,$/;"	f	file:
mt_reloc_name_lookup	bfd/elf32-mt.c	/^mt_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
mt_reloc_type_lookup	bfd/elf32-mt.c	/^mt_reloc_type_lookup$/;"	f	file:
mte_clte_index	bfd/xsym.h	/^  unsigned long mte_clte_index;		\/* Local labels defined here.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_cmte_index	bfd/xsym.h	/^  unsigned long mte_cmte_index;		\/* Modules contained in this.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_csnte_idx_1	bfd/xsym.h	/^  unsigned long mte_csnte_idx_1;	\/* CSNTE index of mte_snbr_first.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_csnte_idx_2	bfd/xsym.h	/^  unsigned long mte_csnte_idx_2;	\/* CSNTE index of mte_snbr_last.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_ctte_index	bfd/xsym.h	/^  unsigned long mte_ctte_index;		\/* Types contained in this.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_cvte_index	bfd/xsym.h	/^  unsigned long mte_cvte_index;		\/* Variables contained in this.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_imp_end	bfd/xsym.h	/^  unsigned long mte_imp_end;		\/* End of implementation source.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_imp_fref	bfd/xsym.h	/^  bfd_sym_file_reference mte_imp_fref;	\/* Implementation source.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_index	bfd/xsym.h	/^    unsigned long mte_index;     \/* Which module contains it.  *\/$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1073
mte_index	bfd/xsym.h	/^    unsigned long mte_index;   \/* Which module contains us.  *\/$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1076
mte_index	bfd/xsym.h	/^    unsigned long mte_index; \/* Index into the Modules Table.  *\/$/;"	m	struct:bfd_sym_contained_modules_table_entry::__anon1063
mte_index	bfd/xsym.h	/^    unsigned long mte_index;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1061
mte_kind	bfd/xsym.h	/^  char mte_kind;			\/* What kind of module this is.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_nte_index	bfd/xsym.h	/^  unsigned long mte_nte_index;		\/* The name of the module.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_offset	bfd/xsym.h	/^    unsigned long mte_offset;    \/* Where it is in the module.  *\/$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1073
mte_offset	bfd/xsym.h	/^    unsigned long mte_offset;  \/* Where it is in the module.  *\/$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1076
mte_parent	bfd/xsym.h	/^  unsigned long mte_parent;		\/* Containing module.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_res_offset	bfd/xsym.h	/^  unsigned long mte_res_offset;		\/* Offset into the resource.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_rte_index	bfd/xsym.h	/^  unsigned long mte_rte_index;		\/* Which resource it is in.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_scope	bfd/xsym.h	/^  char mte_scope;			\/* How visible is it?  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mte_size	bfd/xsym.h	/^  unsigned long mte_size;		\/* Size of module.  *\/$/;"	m	struct:bfd_sym_modules_table_entry
mtime	bfd/bfd-in2.h	/^  long mtime;$/;"	m	struct:bfd
mtime	gdb/gdb_bfd.c	/^  time_t mtime;$/;"	m	struct:gdb_bfd_cache_search	file:
mtime	gdb/gdb_bfd.c	/^  time_t mtime;$/;"	m	struct:gdb_bfd_data	file:
mtime	gdb/machoread.c	/^  unsigned long mtime;$/;"	m	struct:oso_el	file:
mtime	gdb/objfiles.h	/^  long mtime = 0;$/;"	m	struct:objfile
mtime	gdb/solib-darwin.c	/^  unsigned long mtime;$/;"	m	struct:gdb_dyld_image_info	file:
mtime	include/mach-o/external.h	/^  unsigned char mtime[8];$/;"	m	struct:mach_o_dyld_cache_image_info_external
mtime	zlib/contrib/untgz/untgz.c	/^  char mtime[12];               \/* 136 *\/$/;"	m	struct:tar_header	file:
mtime_set	bfd/bfd-in2.h	/^  unsigned int mtime_set : 1;$/;"	m	struct:bfd
mts	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
mtypec	sim/rx/mem.c	/^mtypec (int address)$/;"	f	file:
mul	gdb/testsuite/gdb.python/py-xmethods.cc	/^G<T>::mul (const T1 t1)$/;"	f	class:dop::G
mul	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
mul64	sim/erc32/exec.c	/^mul64 (uint32 n1, uint32 n2, uint32 *result_hi, uint32 *result_lo, int msigned)$/;"	f	file:
mul64hi	sim/aarch64/simulator.c	/^mul64hi (uint64_t value1, uint64_t value2)$/;"	f	file:
mul_decode	opcodes/s12z-dis.c	/^mul_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
mul_div_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^mul_div_tests:$/;"	l
mul_n_bytes	opcodes/s12z-dis.c	/^mul_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
mul_table	opcodes/s12z-dis.c	/^static const struct mb mul_table[] = {$/;"	v	typeref:struct:mb	file:
muldf	sim/common/cgen-accfp.c	/^muldf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
muldf	sim/common/cgen-fpu.h	/^  DF (*muldf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
muldiv_tests	gdb/testsuite/gdb.disasm/am33.s	/^muldiv_tests:$/;"	l
muldiv_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^muldiv_tests:$/;"	l
muldiv_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^muldiv_tests:$/;"	l
mulh	opcodes/microblaze-opcm.h	/^  mulh, mulhu, mulhsu,swapb,swaph,$/;"	e	enum:microblaze_instr
mulhsu	opcodes/microblaze-opcm.h	/^  mulh, mulhu, mulhsu,swapb,swaph,$/;"	e	enum:microblaze_instr
mulhu	opcodes/microblaze-opcm.h	/^  mulh, mulhu, mulhsu,swapb,swaph,$/;"	e	enum:microblaze_instr
muli	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
mulr_1	sim/testsuite/sim/sh/mulr.s	/^mulr_1:	! multiply by one$/;"	l
mulr_2	sim/testsuite/sim/sh/mulr.s	/^mulr_2:	! multiply by two$/;"	l
mulr_3	sim/testsuite/sim/sh/mulr.s	/^mulr_3:	! multiply five by five$/;"	l
mulr_4	sim/testsuite/sim/sh/mulr.s	/^mulr_4:	! multiply 127 by 127$/;"	l
mulr_5	sim/testsuite/sim/sh/mulr.s	/^mulr_5:	! multiply -1 by -1$/;"	l
mulr_6	sim/testsuite/sim/sh/mulr.s	/^mulr_6:	! multiply 46340 by 46340$/;"	l
mulr_7	sim/testsuite/sim/sh/mulr.s	/^mulr_7:	! multiply 7ffff by 7ffff (overflow)$/;"	l
muls_l_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^muls_l_imm4_reg:$/;"	l
muls_l_reg_reg	sim/testsuite/sim/h8300/mul.s	/^muls_l_reg_reg:	$/;"	l
muls_op	gdb/cris-tdep.c	/^muls_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
muls_u_l_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^muls_u_l_imm4_reg:$/;"	l
muls_u_l_reg_reg	sim/testsuite/sim/h8300/mul.s	/^muls_u_l_reg_reg:$/;"	l
muls_w_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^muls_w_imm4_reg:$/;"	l
muls_w_reg_reg	sim/testsuite/sim/h8300/mul.s	/^muls_w_reg_reg:	$/;"	l
mulsf	sim/common/cgen-accfp.c	/^mulsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
mulsf	sim/common/cgen-fpu.h	/^  SF (*mulsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
mulsplit6	libdecnumber/decBasic.c	1034;"	d	file:
mulsplit9	libdecnumber/decBasic.c	1033;"	d	file:
mulsrc_stall_count	sim/cris/cris-sim.h	/^  unsigned64 mulsrc_stall_count;$/;"	m	struct:__anon737
mult	gdb/testsuite/gdb.base/nodebug.c	/^mult (double v1, double v2)$/;"	f
mult	intl/plural-exp.h	/^    mult,			\/* Multiplication.  *\/$/;"	e	enum:expression::operator
mult_inst	opcodes/microblaze-opcm.h	/^  arithmetic_inst, logical_inst, mult_inst, div_inst, branch_inst,$/;"	e	enum:microblaze_instr_type
mult_noproto	gdb/testsuite/gdb.base/nodebug.c	/^mult_noproto (v1, v2)$/;"	f
multf	gdb/testsuite/gdb.base/nodebug.c	/^multf (float v1, float v2)$/;"	f
multf	sim/common/cgen-fpu.h	/^  TF (*multf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
multf_noproto	gdb/testsuite/gdb.base/nodebug.c	/^multf_noproto (v1, v2)$/;"	f
multi	include/opcode/cgen.h	/^    const struct cgen_maybe_multi_ifield * multi;$/;"	m	union:cgen_maybe_multi_ifield::__anon1390	typeref:struct:cgen_maybe_multi_ifield::__anon1390::cgen_maybe_multi_ifield
multi_got_	bfd/elf32-m68k.c	/^  struct elf_m68k_multi_got multi_got_;$/;"	m	struct:elf_m68k_link_hash_table	typeref:struct:elf_m68k_link_hash_table::elf_m68k_multi_got	file:
multi_int_action	sim/cris/dv-cris.c	/^   enum cris_multiple_ints multi_int_action;$/;"	m	struct:cris_hw	typeref:enum:cris_hw::cris_multiple_ints	file:
multi_line_command_p	gdb/cli/cli-script.c	/^multi_line_command_p (enum command_control_type type)$/;"	f	file:
multi_line_foo	gdb/testsuite/gdb.cp/mb-inline.h	/^multi_line_foo (int i)$/;"	f
multi_line_foo	gdb/testsuite/gdb.cp/mb-templates.cc	/^void multi_line_foo(T i)$/;"	f
multi_line_if_conditional	gdb/testsuite/gdb.base/break.c	/^int multi_line_if_conditional (int a, int b, int c)$/;"	f
multi_line_if_conditional	gdb/testsuite/gdb.base/sepdebug.c	/^int multi_line_if_conditional (int a, int b, int c)$/;"	f
multi_line_if_conditional	gdb/testsuite/gdb.reverse/until-reverse.c	/^int multi_line_if_conditional (int a, int b, int c)$/;"	f
multi_line_while_conditional	gdb/testsuite/gdb.base/break.c	/^int multi_line_while_conditional (int a, int b, int c)$/;"	f
multi_line_while_conditional	gdb/testsuite/gdb.base/sepdebug.c	/^int multi_line_while_conditional (int a, int b, int c)$/;"	f
multi_line_while_conditional	gdb/testsuite/gdb.reverse/until-reverse.c	/^int multi_line_while_conditional (int a, int b, int c)$/;"	f
multi_pc	sim/bfin/bfin-sim.h	/^  bu32 multi_pc;$/;"	m	struct:bfin_cpu_state
multi_process	gdb/gdbserver/server.h	/^  int multi_process = 0;$/;"	m	struct:client_state
multi_sim	sim/igen/igen.h	/^  int multi_sim;$/;"	m	struct:_igen_gen_options
multi_sim_option	sim/igen/ld-insn.c	/^  multi_sim_option,$/;"	e	enum:__anon592	file:
multi_subspace	bfd/elf32-hppa.c	/^  unsigned int multi_subspace:1;$/;"	m	struct:elf32_hppa_link_hash_table	file:
multi_toc_needed	bfd/elf64-ppc.c	/^  unsigned int multi_toc_needed:1;$/;"	m	struct:ppc_link_hash_table	file:
multi_word	sim/igen/igen.h	/^  int multi_word;$/;"	m	struct:_igen_gen_options
multies	libdecnumber/decNumber.c	/^  static const uInt multies[]={131073, 26215, 5243, 1049, 210};$/;"	v	file:
multies	libdecnumber/dpd/decimal64.c	/^static const uInt multies[]={131073, 26215, 5243, 1049, 210};$/;"	v	file:
multifs_open	gdb/gdbserver/target.h	/^  int (*multifs_open) (int pid, const char *filename,$/;"	m	struct:target_ops
multifs_readlink	gdb/gdbserver/target.h	/^  ssize_t (*multifs_readlink) (int pid, const char *filename,$/;"	m	struct:target_ops
multifs_unlink	gdb/gdbserver/target.h	/^  int (*multifs_unlink) (int pid, const char *filename);$/;"	m	struct:target_ops
multiple_common	include/bfdlink.h	/^  void (*multiple_common)$/;"	m	struct:bfd_link_callbacks
multiple_definition	include/bfdlink.h	/^  void (*multiple_definition)$/;"	m	struct:bfd_link_callbacks
multiple_int_vector	sim/cris/dv-cris.c	/^   unsigned32 multiple_int_vector;$/;"	m	struct:cris_hw	file:
multiple_symbols_all	gdb/symtab.c	/^const char multiple_symbols_all[] = "all";$/;"	v
multiple_symbols_ask	gdb/symtab.c	/^const char multiple_symbols_ask[] = "ask";$/;"	v
multiple_symbols_cancel	gdb/symtab.c	/^const char multiple_symbols_cancel[] = "cancel";$/;"	v
multiple_symbols_mode	gdb/symtab.c	/^static const char *multiple_symbols_mode = multiple_symbols_all;$/;"	v	file:
multiple_symbols_modes	gdb/symtab.c	/^static const char *const multiple_symbols_modes[] =$/;"	v	file:
multiple_symbols_select_mode	gdb/symtab.c	/^multiple_symbols_select_mode (void)$/;"	f
multiply	gdb/testsuite/gdb.base/skip-solib-lib.c	/^int multiply(int a, int b)$/;"	f
multiply	gdb/testsuite/gdb.guile/scm-breakpoint.c	/^int multiply (int i)$/;"	f
multiply	gdb/testsuite/gdb.python/py-breakpoint.c	/^int multiply (int i)$/;"	f
multiply	sim/ppc/dp-bit.c	/^multiply (FLO_type arg_a, FLO_type arg_b)$/;"	f
multiply	sim/ppc/dp-bit.c	138;"	d	file:
multiply	sim/ppc/dp-bit.c	150;"	d	file:
multiply	sim/ppc/dp-bit.c	163;"	d	file:
multiply	sim/ppc/dp-bit.c	180;"	d	file:
mulu_l_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_l_imm4_reg:$/;"	l
mulu_l_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_l_reg_reg:	$/;"	l
mulu_op	gdb/cris-tdep.c	/^mulu_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
mulu_u_l_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_u_l_imm4_reg:$/;"	l
mulu_u_l_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_u_l_reg_reg:$/;"	l
mulu_w_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_w_imm4_reg:$/;"	l
mulu_w_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulu_w_reg_reg:	$/;"	l
mului	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
mulxf	sim/common/cgen-fpu.h	/^  XF (*mulxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
mulxs_b_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulxs_b_imm4_reg:$/;"	l
mulxs_b_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulxs_b_reg_reg:$/;"	l
mulxs_w_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulxs_w_imm4_reg:$/;"	l
mulxs_w_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulxs_w_reg_reg:	$/;"	l
mulxu	sim/h8300/writecode.c	/^mulxu ()$/;"	f	file:
mulxu_b_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulxu_b_imm4_reg:$/;"	l
mulxu_b_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulxu_b_reg_reg:$/;"	l
mulxu_w_imm4_reg	sim/testsuite/sim/h8300/mul.s	/^mulxu_w_imm4_reg:$/;"	l
mulxu_w_reg_reg	sim/testsuite/sim/h8300/mul.s	/^mulxu_w_reg_reg:	$/;"	l
munge_type	gdb/make-target-delegates	/^sub munge_type($) {$/;"	s
munmap	intl/loadmsgcat.c	464;"	d	file:
munmap_length	sim/common/sim-memopt.h	/^  unsigned long munmap_length;$/;"	m	struct:_sim_memopt
munmap_list	gdb/compile/compile-object-load.c	/^struct munmap_list$/;"	s	file:
munmap_list_add	gdb/compile/compile-object-load.c	/^munmap_list_add (struct munmap_list **headp, CORE_ADDR addr, CORE_ADDR size)$/;"	f	file:
munmap_list_free	gdb/compile/compile-object-load.c	/^munmap_list_free (struct munmap_list *head)$/;"	f
munmap_list_head	gdb/compile/compile-object-load.h	/^  struct munmap_list *munmap_list_head;$/;"	m	struct:compile_module	typeref:struct:compile_module::munmap_list
munmap_list_head	gdb/compile/compile-object-run.c	/^  struct munmap_list *munmap_list_head;$/;"	m	struct:do_module_cleanup	typeref:struct:do_module_cleanup::munmap_list	file:
munmap_list_headp	gdb/compile/compile-object-load.c	/^  struct munmap_list **munmap_list_headp;$/;"	m	struct:setup_sections_data	typeref:struct:setup_sections_data::munmap_list	file:
munmap_listp_free_cleanup	gdb/compile/compile-object-load.c	/^munmap_listp_free_cleanup (void *headp_voidp)$/;"	f	file:
must_be_dyn_reloc	bfd/elf32-ppc.c	/^must_be_dyn_reloc (struct bfd_link_info *info,$/;"	f	file:
must_be_dyn_reloc	bfd/elf64-ppc.c	/^must_be_dyn_reloc (struct bfd_link_info *info,$/;"	f	file:
must_set_ptrace_flags	gdb/gdbserver/linux-low.h	/^  int must_set_ptrace_flags;$/;"	m	struct:lwp_info
must_set_ptrace_flags	gdb/linux-nat.h	/^  int must_set_ptrace_flags;$/;"	m	struct:lwp_info
must_swap	intl/gettextP.h	/^  int must_swap;$/;"	m	struct:loaded_domain
must_swap_hash_tab	intl/gettextP.h	/^  int must_swap_hash_tab;$/;"	m	struct:loaded_domain
mutable_foreach_data	gdb/addrmap.c	/^struct mutable_foreach_data$/;"	s	file:
mutex	gdb/testsuite/gdb.base/info-os.c	/^static pthread_mutex_t mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
mutex	gdb/testsuite/gdb.trace/ftrace-lock.c	/^static pthread_mutex_t mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
mux	gdb/testsuite/gdb.cp/anon-union.cc	/^      unsigned int mux;$/;"	m	union:Foo::__anon1921::__anon1922	file:
mux	sim/bfin/dv-bfin_gpio2.c	/^  bu32 mux;$/;"	m	struct:bfin_gpio	file:
mv	gdb/testsuite/gdb.cp/exceptprint.cc	/^  int mv;$/;"	m	struct:maude	file:
mv_getReg64int	sim/arm/maverick.c	/^mv_getReg64int (int regnum)$/;"	f	file:
mv_getRegDouble	sim/arm/maverick.c	/^mv_getRegDouble (int regnum)$/;"	f	file:
mv_setReg64int	sim/arm/maverick.c	/^mv_setReg64int (int regnum, long long val)$/;"	f	file:
mv_setRegDouble	sim/arm/maverick.c	/^mv_setRegDouble (int regnum, double val)$/;"	f	file:
mvcle	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^mvcle (void)$/;"	f	file:
mxcsr	gdb/gdbserver/i387-fp.c	/^  unsigned int mxcsr;$/;"	m	struct:i387_fxsave	file:
mxcsr	gdb/gdbserver/i387-fp.c	/^  unsigned int mxcsr;$/;"	m	struct:i387_xsave	file:
mxcsr_mask	gdb/gdbserver/i387-fp.c	/^  unsigned int mxcsr_mask;$/;"	m	struct:i387_xsave	file:
myB	gdb/testsuite/gdb.cp/pr-1210.cc	/^         B myB;$/;"	m	class:C	file:
myClass	gdb/testsuite/gdb.cp/pr-1023.cc	/^    myClass() {};$/;"	f	class:myClass
myClass	gdb/testsuite/gdb.cp/pr-1023.cc	/^class myClass$/;"	c	file:
myGetRDTSC32	zlib/contrib/testzlib/testzlib.c	/^void myGetRDTSC32(LARGE_INTEGER * pbeginTime64)$/;"	f
my_archive	bfd/bfd-in2.h	/^  struct bfd *my_archive;      \/* The containing archive BFD.  *\/$/;"	m	struct:bfd	typeref:struct:bfd::bfd
my_base	sim/ppc/hw_phb.c	/^  unsigned_word my_base;$/;"	m	struct:_phb_space	file:
my_bss_symbol	gdb/testsuite/gdb.base/code_elim1.c	/^static int my_bss_symbol;$/;"	v	file:
my_data	gdb/testsuite/gdb.dlang/watch-loc.c	/^tstruct my_data;$/;"	v
my_enum	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum {MY_A, MY_B, MY_C, MY_D};$/;"	g	file:
my_enum_var	gdb/testsuite/gdb.cp/converts.cc	/^enum my_enum my_enum_var;$/;"	v	typeref:enum:my_enum
my_false	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	e	enum:bvals	file:
my_false	gdb/testsuite/gdb.base/ptype.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	e	enum:bvals	file:
my_fgets_completion	readline/examples/rl-fgets.c	/^my_fgets_completion ($/;"	f	file:
my_fgets_debug_flag	readline/examples/rl-fgets.c	/^static int     my_fgets_debug_flag      = 0    ;$/;"	v	file:
my_fgets_debug_toggle	readline/examples/rl-fgets.c	/^my_fgets_debug_toggle ($/;"	f	file:
my_fgets_dump	readline/examples/rl-fgets.c	/^my_fgets_dump ($/;"	f	file:
my_fgets_generator	readline/examples/rl-fgets.c	/^my_fgets_generator ($/;"	f	file:
my_fgets_lookup	readline/examples/rl-fgets.c	/^my_fgets_lookup ($/;"	f	file:
my_fgets_names	readline/examples/rl-fgets.c	/^static char ** my_fgets_names           = NULL ;$/;"	v	file:
my_fgets_number_of_names	readline/examples/rl-fgets.c	/^static int     my_fgets_number_of_names = 0    ;$/;"	v	file:
my_fgets_reset	readline/examples/rl-fgets.c	/^my_fgets_reset ($/;"	f	file:
my_gamma	gdb/testsuite/gdb.base/gdb1250.c	/^void my_gamma (int *parray)$/;"	f
my_gdb_datadir	gdb/xml-syscall.c	/^  std::string my_gdb_datadir;$/;"	m	struct:syscalls_info	file:
my_getenv	gdb/testsuite/gdb.base/share-env-with-gdbserver.c	/^my_getenv (const char *name)$/;"	f	file:
my_global_func	gdb/testsuite/gdb.base/code_elim1.c	/^my_global_func ()$/;"	f
my_global_func	gdb/testsuite/gdb.base/code_elim2.c	/^my_global_func ()$/;"	f
my_global_symbol	gdb/testsuite/gdb.base/code_elim1.c	/^int my_global_symbol = 42;$/;"	v
my_global_symbol	gdb/testsuite/gdb.base/code_elim2.c	/^int my_global_symbol = 42;$/;"	v
my_index	libiberty/getopt.c	/^my_index (const char *str, int chr)$/;"	f	file:
my_index	libiberty/getopt.c	201;"	d	file:
my_int	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^typedef int my_int;$/;"	t	file:
my_int	gdb/testsuite/gdb.perf/gm-pervasive-typedef.h	/^typedef int my_int;$/;"	t
my_int_type	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  typedef int my_int_type;$/;"	t	struct:abc	file:
my_list	gdb/testsuite/gdb.base/average.c	/^static int my_list[num] = {3,4,2,0,2,1,8,3,6,7};$/;"	v	file:
my_name	sim/common/sim-base.h	/^  const char *my_name;$/;"	m	struct:__anon638
my_other_type	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef my_type my_other_type;$/;"	t	file:
my_other_type_2	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef my_type_2 my_other_type_2;$/;"	t	file:
my_port	sim/common/hw-ports.c	/^  int my_port;$/;"	m	struct:hw_port_edge	file:
my_port	sim/ppc/device.c	/^  int my_port;$/;"	m	struct:_device_interrupt_edge	file:
my_pretty_printer	gdb/testsuite/gdb.python/py-bad-printers.py	/^my_pretty_printer = build_pretty_printer()$/;"	v
my_pretty_printer	gdb/testsuite/gdb.python/py-pp-maint.py	/^my_pretty_printer = build_pretty_printer()$/;"	v
my_pretty_printer	gdb/testsuite/gdb.python/py-pp-re-notag.py	/^my_pretty_printer = build_pretty_printer()$/;"	v
my_print_address_func	opcodes/loongarch-dis.c	/^my_print_address_func (bfd_vma addr, struct disassemble_info *dinfo)$/;"	f	file:
my_print_insn	opcodes/m32r-dis.c	/^my_print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
my_rl_getc	readline/examples/rlfe/rlfe.c	/^my_rl_getc (FILE *dummy)$/;"	f
my_space	sim/ppc/hw_phb.c	/^  int my_space;$/;"	m	struct:_phb_space	file:
my_static_symbol	gdb/testsuite/gdb.base/code_elim1.c	/^static int my_static_symbol;$/;"	v	file:
my_static_symbol	gdb/testsuite/gdb.base/code_elim2.c	/^static int my_static_symbol;$/;"	v	file:
my_symbol_for_address	bfd/peXXigen.c	/^my_symbol_for_address (bfd *abfd, bfd_vma func, sym_cache *psc)$/;"	f	file:
my_tbegin	gdb/testsuite/gdb.arch/s390-tdbregs.c	/^my_tbegin ()$/;"	f	file:
my_tend	gdb/testsuite/gdb.arch/s390-tdbregs.c	/^my_tend ()$/;"	f	file:
my_true	gdb/testsuite/gdb.base/cvexpr.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	e	enum:bvals	file:
my_true	gdb/testsuite/gdb.base/ptype.c	/^typedef enum bvals {my_false, my_true} boolean2;$/;"	e	enum:bvals	file:
my_type	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef const char* const* my_type;$/;"	t	file:
my_type_2	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^typedef int my_type_2;$/;"	t	file:
my_unique_function_name	gdb/testsuite/gdb.linespec/explicit.c	/^my_unique_function_name (int arg)$/;"	f	file:
my_usleep	gdb/testsuite/gdb.threads/linux-dp.c	/^my_usleep (long usecs)$/;"	f
my_value_of_variable	gdb/varobj.c	/^my_value_of_variable (struct varobj *var, enum varobj_display_formats format)$/;"	f	file:
my_waitpid	gdb/nat/linux-waitpid.c	/^my_waitpid (int pid, int *status, int flags)$/;"	f
my_wchar_t	gdb/testsuite/gdb.base/charset.c	/^typedef wchar_t my_wchar_t;$/;"	t	file:
my_write_child	gdb/go32-nat.c	/^my_write_child (unsigned child_addr, const void *buf, unsigned len)$/;"	f	file:
myaddr	gdb/guile/scm-disasm.c	/^  bfd_byte *myaddr;$/;"	m	struct:gdbscm_disasm_read_data	file:
myalloc	zlib/test/example.c	/^void *myalloc(q, n, m)$/;"	f
myalloc	zlib/test/minigzip.c	/^void *myalloc(q, n, m)$/;"	f
myattach	gdb/gdbserver/target.h	496;"	d
myclass	gdb/testsuite/gdb.cp/overload-const.cc	/^class myclass$/;"	c	file:
myclass	gdb/testsuite/gdb.linespec/cpexplicit.cc	/^class myclass$/;"	c	file:
myclock	gdb/testsuite/gdb.trace/tspeed.c	/^myclock ()$/;"	f
mydata	sim/testsuite/sim/mips/mips32-dsp.s	/^mydata:$/;"	l
myfree	zlib/test/example.c	/^void myfree(void *q, void *p)$/;"	f
myfree	zlib/test/minigzip.c	/^void myfree(q, p)$/;"	f
myfunction	gdb/testsuite/gdb.cp/scope-err.cc	/^myfunction (int aa)$/;"	f
myfunction	gdb/testsuite/gdb.linespec/cpexplicit.cc	/^  static int myfunction (int arg)  \/* entry location *\/$/;"	f	class:myclass
myfunction	gdb/testsuite/gdb.linespec/explicit.c	/^myfunction (int arg)$/;"	f	file:
myfunction	gdb/testsuite/gdb.linespec/ls-errs.c	/^myfunction (int aa)$/;"	f
myfunction	gdb/testsuite/gdb.mi/mi-linespec-err-cp.cc	/^myfunction (int aa)$/;"	f
myfunction2	gdb/testsuite/gdb.linespec/explicit2.c	/^myfunction2 (int arg)$/;"	f
myfunction3	gdb/testsuite/gdb.linespec/3explicit.c	/^myfunction3 (int arg)$/;"	f
myfunction4	gdb/testsuite/gdb.linespec/3explicit.c	/^myfunction4 (int arg)$/;"	f	file:
myglob	gdb/testsuite/gdb.base/step-test.c	/^int myglob = 0;$/;"	v
myglob	gdb/testsuite/gdb.reverse/step-reverse.c	/^int myglob = 0;$/;"	v
myhdata	sim/testsuite/sim/mips/mips32-dsp.s	/^myhdata:$/;"	l
myint	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^typedef int myint;$/;"	t	file:
mylookup_symbol	gdb/mdebugread.c	/^mylookup_symbol (const char *name, const struct block *block,$/;"	f	file:
mymain	gdb/testsuite/gdb.dwarf2/main-subprogram.c	/^mymain ()$/;"	f
mymkdir	zlib/contrib/minizip/miniunz.c	/^int mymkdir(dirname)$/;"	f
myname	sim/common/nrun.c	/^static const char *myname;$/;"	v	file:
myns	gdb/testsuite/gdb.dwarf2/dw4-sig-types.h	/^namespace myns$/;"	n
mypid	gdb/testsuite/gdb.base/attach-wait-input.c	/^int mypid;$/;"	v
mypid	gdb/testsuite/gdb.base/jit-main.c	/^int mypid;$/;"	v
mypid	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^int mypid;$/;"	v
myread	gdb/utils.c	/^myread (int desc, char *addr, int len)$/;"	f
myrec	gdb/testsuite/gdb.base/gdb11531.c	/^static struct rec myrec;$/;"	v	typeref:struct:rec	file:
myresume	gdb/gdbserver/server.c	/^myresume (char *own_buf, int step, int sig)$/;"	f	file:
myset	gdb/testsuite/gdb.dwarf2/dw4-sig-types.cc	/^myns::bar_type myset;$/;"	v
myst	gdb/testsuite/gdb.go/hello.go	/^var myst = "Shall we?"$/;"	v
mystring	gdb/testsuite/gdb.go/unsafe.go	/^var mystring = "Shall we?"$/;"	v
mystruct	gdb/testsuite/gdb.cp/gdb1355.cc	/^struct mystruct$/;"	s	file:
mythread	gdb/testsuite/gdb.threads/create-fail.c	/^mythread (void *_arg)$/;"	f	file:
mythread_alive	gdb/gdbserver/target.h	523;"	d
myvar	gdb/testsuite/gdb.base/charset.c	/^my_wchar_t myvar;$/;"	v
mywait	gdb/gdbserver/target.c	/^mywait (ptid_t ptid, struct target_waitstatus *ourstatus, int options,$/;"	f
mywdata	sim/testsuite/sim/mips/mips32-dsp.s	/^mywdata:$/;"	l
n	gdb/m32c-tdep.c	/^  int n;$/;"	m	struct:m32c_reg	file:
n	gdb/opencl-lang.c	/^  int n;$/;"	m	struct:lval_closure	file:
n	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	m	struct:struct14	file:
n	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
n	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
n	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
n	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
n	gdb/testsuite/gdb.cp/nsdecl.cc	/^int n;$/;"	v
n	gdb/testsuite/gdb.cp/watch-cp.cc	/^class smallstuff { public: int n; };$/;"	m	class:smallstuff	file:
n	gdb/testsuite/gdb.linespec/base/two/thefile.cc	/^int n(int y)$/;"	f
n	gdb/testsuite/gdb.trace/circ.c	/^int n = 6;$/;"	v
n	intl/eval-plural.h	/^     unsigned long int n;$/;"	v
n	libiberty/cp-demangle.c	/^  const char *n;$/;"	m	struct:d_info_checkpoint	file:
n	libiberty/cp-demangle.h	/^  const char *n;$/;"	m	struct:d_info
n	libiberty/simple-object-xcoff.c	/^	} n;$/;"	m	union:external_syment::__anon1225::__anon1226::__anon1227	typeref:struct:external_syment::__anon1225::__anon1226::__anon1227::__anon1228	file:
n	libiberty/simple-object-xcoff.c	/^      } n;$/;"	m	struct:external_syment::__anon1225::__anon1226	typeref:union:external_syment::__anon1225::__anon1226::__anon1227	file:
n	opcodes/tic80-opc.c	519;"	d	file:
n1	gdb/testsuite/gdb.cp/rtti1.cc	/^namespace n1 {$/;"	n	file:
n1	gdb/unittests/basic_string_view/operations/compare/char/2.cc	/^constexpr int n1 = s1.compare(s1);$/;"	v
n1	gdb/unittests/basic_string_view/operations/compare/wchar_t/2.cc	/^constexpr int n1 = s1.compare(s1);$/;"	v
n16_opcodes	include/opcode/nds32.h	/^enum n16_opcodes$/;"	g
n2	gdb/testsuite/gdb.cp/rtti.h	/^namespace n2 {$/;"	n
n2	gdb/testsuite/gdb.cp/rtti1.cc	/^namespace n2$/;"	n	file:
n2	gdb/testsuite/gdb.cp/rtti2.cc	/^namespace n2 {$/;"	n	file:
n2	gdb/unittests/basic_string_view/operations/compare/char/2.cc	/^constexpr int n2 = s1.compare(s2);$/;"	v
n2	gdb/unittests/basic_string_view/operations/compare/wchar_t/2.cc	/^constexpr int n2 = s1.compare(s2);$/;"	v
n3	gdb/testsuite/gdb.cp/rtti.h	/^  namespace n3 {$/;"	n	namespace:n2
n3	gdb/testsuite/gdb.cp/rtti1.cc	/^  namespace n3$/;"	n	namespace:n2	file:
n32_opcodes	include/opcode/nds32.h	/^enum n32_opcodes$/;"	g
n_allocated_bpo_gregs	bfd/elf64-mmix.c	/^    size_t n_allocated_bpo_gregs;$/;"	m	struct:bpo_greg_section_info	file:
n_allocated_header_files	gdb/gdb-stabs.h	/^    int n_allocated_header_files;$/;"	m	struct:dbx_symfile_info
n_allocated_this_object_header_files	gdb/stabsread.h	/^EXTERN int n_allocated_this_object_header_files;$/;"	v
n_args	sim/ppc/emul_chirp.c	/^  unsigned_word n_args;$/;"	m	struct:_os_emul_data	file:
n_baseclasses	gdb/gdbtypes.h	/^    short n_baseclasses;$/;"	m	struct:cplus_struct_type
n_bpo_relocs	bfd/elf64-mmix.c	/^    size_t n_bpo_relocs;$/;"	m	struct:bpo_greg_section_info	file:
n_bpo_relocs_this_section	bfd/elf64-mmix.c	/^    size_t n_bpo_relocs_this_section;$/;"	m	struct:bpo_reloc_section_info	file:
n_bytes	include/opcode/msp430-decode.h	/^  int			n_bytes;	\/* Opcode size in BYTES.  *\/$/;"	m	struct:__anon1250
n_bytes	include/opcode/rl78.h	/^  int			n_bytes;$/;"	m	struct:__anon1379
n_bytes	include/opcode/rx.h	/^  int               n_bytes;$/;"	m	struct:__anon1405
n_deleted	include/hashtab.h	/^  size_t n_deleted;$/;"	m	struct:htab
n_desc	bfd/mach-o.h	/^  unsigned short n_desc;$/;"	m	struct:bfd_mach_o_asymbol
n_desc	include/aout/aout64.h	/^  unsigned short n_desc;		\/* Description field.  *\/$/;"	m	struct:internal_nlist
n_desc	include/bout.h	/^    short	  n_desc;$/;"	m	struct:nlist
n_desc	include/mach-o/external.h	/^  unsigned char n_desc[2];$/;"	m	struct:mach_o_nlist_64_external
n_desc	include/mach-o/external.h	/^  unsigned char n_desc[2];$/;"	m	struct:mach_o_nlist_external
n_elements	gdb/dwarf-index-write.c	/^  offset_type n_elements = 0;$/;"	m	struct:mapped_symtab	file:
n_elements	include/gcc-cp-interface.h	/^  int n_elements;$/;"	m	struct:gcc_cp_function_args
n_elements	include/gcc-cp-interface.h	/^  int n_elements;$/;"	m	struct:gcc_cp_template_args
n_elements	include/gcc-cp-interface.h	/^  int n_elements;$/;"	m	struct:gcc_vbase_array
n_elements	include/gcc-interface.h	/^  int n_elements;$/;"	m	struct:gcc_type_array
n_elements	include/hashtab.h	/^  size_t n_elements;$/;"	m	struct:htab
n_entries	bfd/elf32-xtensa.c	/^  unsigned n_entries;$/;"	m	struct:removal_by_action_map_struct	file:
n_entries	gdb/f-lang.h	/^  size_t n_entries;$/;"	m	struct:common_block
n_fetch	opcodes/z80-dis.c	/^  int n_fetch;$/;"	m	struct:buffer	file:
n_flags	include/coff/internal.h	/^  unsigned short n_flags;	\/* copy of flags from filhdr	*\/$/;"	m	struct:internal_syment
n_global_syms	gdb/psympriv.h	/^  int n_global_syms;$/;"	m	struct:partial_symtab
n_globals	gdb/mdebugread.c	/^  long n_globals;		\/* exported globals (external symbols) *\/$/;"	m	struct:pst_map	file:
n_header_files	gdb/gdb-stabs.h	/^    int n_header_files;$/;"	m	struct:dbx_symfile_info
n_ldm_entries	bfd/elf32-m68k.c	/^  bfd_vma n_ldm_entries;$/;"	m	struct:elf_m68k_finalize_got_offsets_arg	file:
n_list	bfd/elf32-xtensa.c	/^  unsigned n_list; \/* Number of list elements.  *\/$/;"	m	struct:reloc_range_list_struct	file:
n_magic	bfd/libaout.h	/^  n_magic$/;"	e	enum:aout_magic
n_map	bfd/elf32-xtensa.c	/^  unsigned n_map;$/;"	m	struct:removed_literal_list_struct	file:
n_max_bpo_relocs	bfd/elf64-mmix.c	/^    size_t n_max_bpo_relocs;$/;"	m	struct:bpo_greg_section_info	file:
n_minsyms	gdb/objfiles.h	/^  int n_minsyms = 0;$/;"	m	struct:objfile_per_bfd_storage
n_name	include/bout.h	/^	char*          n_name;$/;"	m	union:nlist::__anon1617
n_name	include/coff/internal.h	485;"	d
n_name	libiberty/simple-object-xcoff.c	/^	char n_name[N_SYMNMLEN];$/;"	m	union:external_syment::__anon1225::__anon1226::__anon1227	file:
n_next	include/bout.h	/^	struct nlist * n_next;$/;"	m	union:nlist::__anon1617	typeref:struct:nlist::__anon1617::nlist
n_numaux	include/coff/internal.h	/^  unsigned char n_numaux;	\/* number of aux. entries	*\/$/;"	m	struct:internal_syment
n_numaux	libiberty/simple-object-xcoff.c	/^  unsigned char n_numaux[1];$/;"	m	struct:external_syment	file:
n_offset	include/coff/internal.h	487;"	d
n_offset	libiberty/simple-object-xcoff.c	/^	  unsigned char n_offset[4];$/;"	m	struct:external_syment::__anon1225::__anon1226::__anon1227::__anon1228	file:
n_offset	libiberty/simple-object-xcoff.c	/^      unsigned char n_offset[4];$/;"	m	struct:external_syment::__anon1225::__anon1229	file:
n_opcodes	opcodes/opc2c.c	/^int n_opcodes;$/;"	v
n_opcodes	sim/m32c/opc2c.c	/^int n_opcodes;$/;"	v
n_operands	opcodes/s12z-dis.c	/^  int n_operands;$/;"	m	struct:opr_bb	file:
n_operands	opcodes/s12z-dis.c	/^  int n_operands;$/;"	m	struct:opr_pb	file:
n_other	include/aout/aout64.h	/^  unsigned char n_other;		\/* Misc info (usually empty).  *\/$/;"	m	struct:internal_nlist
n_other	include/bout.h	/^    char	  n_other;	\/* Used in i80960 support -- see below	*\/$/;"	m	struct:nlist
n_patterns	opcodes/opc2c.c	/^  int n_patterns;$/;"	m	struct:__anon20	file:
n_patterns	sim/m32c/opc2c.c	/^  int n_patterns;$/;"	m	struct:__anon530	file:
n_psyms	gdb/objfiles.h	/^  int n_psyms = 0;$/;"	m	struct:objstats
n_pushj_relocs	bfd/elf64-mmix.c	/^    bfd_size_type n_pushj_relocs;$/;"	m	struct:_mmix_elf_section_data::pushj_stub_info	file:
n_range	bfd/elf32-xtensa.c	/^  unsigned n_range; \/* Number of range markers.  *\/$/;"	m	struct:reloc_range_list_struct	file:
n_remaining_bpo_relocs_this_relaxation_round	bfd/elf64-mmix.c	/^    size_t n_remaining_bpo_relocs_this_relaxation_round;$/;"	m	struct:bpo_greg_section_info	file:
n_returns	sim/ppc/emul_chirp.c	/^  unsigned_word n_returns;$/;"	m	struct:_os_emul_data	file:
n_sclass	include/coff/internal.h	/^  unsigned char n_sclass;	\/* storage class		*\/$/;"	m	struct:internal_syment
n_sclass	libiberty/simple-object-xcoff.c	/^  unsigned char n_sclass[1];$/;"	m	struct:external_syment	file:
n_scnum	include/coff/internal.h	/^  int n_scnum;			\/* section number		*\/$/;"	m	struct:internal_syment
n_scnum	libiberty/simple-object-xcoff.c	/^  unsigned char n_scnum[2];$/;"	m	struct:external_syment	file:
n_sect	bfd/mach-o.h	/^  unsigned char n_sect;$/;"	m	struct:bfd_mach_o_asymbol
n_sect	include/mach-o/external.h	/^  unsigned char n_sect[1];$/;"	m	struct:mach_o_nlist_64_external
n_sect	include/mach-o/external.h	/^  unsigned char n_sect[1];$/;"	m	struct:mach_o_nlist_external
n_slots	bfd/elf32-m68k.c	/^  bfd_vma n_slots;$/;"	m	struct:elf_m68k_partition_multi_got_arg	file:
n_slots	bfd/elf32-m68k.c	/^  bfd_vma n_slots[R_LAST];$/;"	m	struct:elf_m68k_got	file:
n_spaces	gdb/utils.c	/^n_spaces (int n)$/;"	f
n_stabs	gdb/objfiles.h	/^  int n_stabs = 0;$/;"	m	struct:objstats
n_static_syms	gdb/psympriv.h	/^  int n_static_syms;$/;"	m	struct:partial_symtab
n_stores	sim/bfin/bfin-sim.h	/^  int n_stores;$/;"	m	struct:bfin_cpu_state
n_strx	include/aout/aout64.h	/^  unsigned long n_strx;			\/* Index into string table of name.  *\/$/;"	m	struct:internal_nlist
n_strx	include/bout.h	/^	long	       n_strx;	\/* Index into string table	*\/$/;"	m	union:nlist::__anon1617
n_strx	include/mach-o/external.h	/^  unsigned char n_strx[4];$/;"	m	struct:mach_o_nlist_64_external
n_strx	include/mach-o/external.h	/^  unsigned char n_strx[4];$/;"	m	struct:mach_o_nlist_external
n_syms	gdb/objfiles.h	/^  int n_syms = 0;$/;"	m	struct:objstats
n_sysdep_segments	intl/gmo.h	/^  nls_uint32 n_sysdep_segments;$/;"	m	struct:mo_file_header
n_sysdep_strings	intl/gettextP.h	/^  nls_uint32 n_sysdep_strings;$/;"	m	struct:loaded_domain
n_sysdep_strings	intl/gmo.h	/^  nls_uint32 n_sysdep_strings;$/;"	m	struct:mo_file_header
n_template_arguments	gdb/gdbtypes.h	/^    unsigned short n_template_arguments;$/;"	m	struct:cplus_struct_type
n_template_arguments	gdb/symtab.h	/^  int n_template_arguments;$/;"	m	struct:template_symbol
n_testcases	gdb/testsuite/gdb.arch/insn-reloc.c	/^static size_t n_testcases = (sizeof (testcases) \/ sizeof (testcase_ftype));$/;"	v	file:
n_testcases	gdb/testsuite/gdb.reverse/insn-reverse.c	/^static int n_testcases = (sizeof (testcases) \/ sizeof (testcase_ftype));$/;"	v	file:
n_this_object_header_files	gdb/stabsread.h	/^EXTERN int n_this_object_header_files;$/;"	v
n_threads	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^int n_threads = 50;$/;"	v
n_type	bfd/mach-o.h	/^  unsigned char n_type;$/;"	m	struct:bfd_mach_o_asymbol
n_type	include/aout/aout64.h	/^  unsigned char n_type;			\/* Type of symbol.  *\/$/;"	m	struct:internal_nlist
n_type	include/bout.h	/^    unsigned char n_type;	\/* See below				*\/$/;"	m	struct:nlist
n_type	include/coff/internal.h	/^  unsigned short n_type;	\/* type and derived type	*\/$/;"	m	struct:internal_syment
n_type	include/mach-o/external.h	/^  unsigned char n_type[1];$/;"	m	struct:mach_o_nlist_64_external
n_type	include/mach-o/external.h	/^  unsigned char n_type[1];$/;"	m	struct:mach_o_nlist_external
n_type	libiberty/simple-object-xcoff.c	/^  unsigned char n_type[2];$/;"	m	struct:external_syment	file:
n_types	gdb/objfiles.h	/^  int n_types = 0;$/;"	m	struct:objstats
n_un	include/bout.h	/^      } n_un;$/;"	m	struct:nlist	typeref:union:nlist::__anon1617
n_undef_labels	gdb/mdebugread.c	/^static int n_undef_symbols, n_undef_labels, n_undef_vars, n_undef_procs;$/;"	v	file:
n_undef_procs	gdb/mdebugread.c	/^static int n_undef_symbols, n_undef_labels, n_undef_vars, n_undef_procs;$/;"	v	file:
n_undef_symbols	gdb/mdebugread.c	/^static int n_undef_symbols, n_undef_labels, n_undef_vars, n_undef_procs;$/;"	v	file:
n_undef_vars	gdb/mdebugread.c	/^static int n_undef_symbols, n_undef_labels, n_undef_vars, n_undef_procs;$/;"	v	file:
n_used	opcodes/z80-dis.c	/^  int n_used;$/;"	m	struct:buffer	file:
n_value	include/aout/aout64.h	/^  bfd_vma n_value;			\/* Value of symbol.  *\/$/;"	m	struct:internal_nlist
n_value	include/bout.h	/^    unsigned long n_value;$/;"	m	struct:nlist
n_value	include/coff/internal.h	/^  bfd_vma n_value;		\/* value of symbol		*\/$/;"	m	struct:internal_syment
n_value	include/mach-o/external.h	/^  unsigned char n_value[4];$/;"	m	struct:mach_o_nlist_external
n_value	include/mach-o/external.h	/^  unsigned char n_value[8];$/;"	m	struct:mach_o_nlist_64_external
n_value	libiberty/simple-object-xcoff.c	/^      unsigned char n_value[4];$/;"	m	struct:external_syment::__anon1225::__anon1226	file:
n_value	libiberty/simple-object-xcoff.c	/^      unsigned char n_value[8];$/;"	m	struct:external_syment::__anon1225::__anon1229	file:
n_varies	opcodes/opc2c.c	/^int n_varies = 0;$/;"	v
n_varies	sim/m32c/opc2c.c	/^int n_varies = 0;$/;"	v
n_vec	gdb/testsuite/gdb.arch/e500-abi.c	/^vector int n_vec;$/;"	v
n_zeroes	include/coff/internal.h	486;"	d
n_zeroes	libiberty/simple-object-xcoff.c	/^	  unsigned char n_zeroes[4];$/;"	m	struct:external_syment::__anon1225::__anon1226::__anon1227::__anon1228	file:
nacl_final_write_processing	bfd/elf-nacl.c	/^nacl_final_write_processing (bfd *abfd, bfd_boolean linker ATTRIBUTE_UNUSED)$/;"	f
nacl_modify_program_headers	bfd/elf-nacl.c	/^nacl_modify_program_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f
nacl_modify_segment_map	bfd/elf-nacl.c	/^nacl_modify_segment_map (bfd *abfd, struct bfd_link_info *info)$/;"	f
nacl_p	bfd/elf32-arm.c	/^  int nacl_p;$/;"	m	struct:elf32_arm_link_hash_table	file:
naget	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
nagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
name	bfd/bfd-in.h	/^  char **name;		\/* Symbol name.  *\/$/;"	m	struct:orl
name	bfd/bfd-in.h	/^  char *name;$/;"	m	struct:carsym
name	bfd/bfd-in.h	/^  const char *name;		\/* Symbol name.  *\/$/;"	m	struct:_symbol_info
name	bfd/bfd-in.h	/^  const char *name;$/;"	m	struct:bfd_link_needed_list
name	bfd/bfd-in2.h	/^  char **name;		\/* Symbol name.  *\/$/;"	m	struct:orl
name	bfd/bfd-in2.h	/^  char *name;$/;"	m	struct:bfd_target
name	bfd/bfd-in2.h	/^  char *name;$/;"	m	struct:carsym
name	bfd/bfd-in2.h	/^  char *name;$/;"	m	struct:reloc_howto_struct
name	bfd/bfd-in2.h	/^  const char *name;		\/* Symbol name.  *\/$/;"	m	struct:_symbol_info
name	bfd/bfd-in2.h	/^  const char *name;$/;"	m	struct:bfd_link_needed_list
name	bfd/bfd-in2.h	/^  const char *name;$/;"	m	struct:bfd_section
name	bfd/bfd-in2.h	/^  const char *name;$/;"	m	struct:bfd_symbol
name	bfd/coff-bfd.h	/^  const char *name;$/;"	m	struct:coff_comdat_info
name	bfd/coff-ppc.c	/^  const char *name;$/;"	m	struct:list_ele	file:
name	bfd/coff-rs6000.c	/^  const char *name;$/;"	m	struct:member_layout	file:
name	bfd/cpu-aarch64.c	/^  char *name;$/;"	m	struct:__anon1158	file:
name	bfd/cpu-arm.c	/^  char		name[1];	\/* Start of the name+desc data.  *\/$/;"	m	struct:__anon1103	file:
name	bfd/cpu-arm.c	/^  char *       name;$/;"	m	struct:__anon1102	file:
name	bfd/dwarf1.c	/^  char *name;$/;"	m	struct:dwarf1_unit	file:
name	bfd/dwarf1.c	/^  char* name;$/;"	m	struct:die_info	file:
name	bfd/dwarf1.c	/^  char* name;$/;"	m	struct:dwarf1_func	file:
name	bfd/dwarf2.c	/^  char *		name;$/;"	m	struct:fileinfo	file:
name	bfd/dwarf2.c	/^  char *name;$/;"	m	struct:comp_unit	file:
name	bfd/dwarf2.c	/^  char *name;$/;"	m	struct:varinfo	file:
name	bfd/dwarf2.c	/^  const char *		name;$/;"	m	struct:funcinfo	file:
name	bfd/dwarf2.c	/^  enum dwarf_attribute name;$/;"	m	struct:attr_abbrev	typeref:enum:attr_abbrev::dwarf_attribute	file:
name	bfd/dwarf2.c	/^  enum dwarf_attribute name;$/;"	m	struct:attribute	typeref:enum:attribute::dwarf_attribute	file:
name	bfd/elf-bfd.h	/^    const char *name;$/;"	m	union:bfd_elf_section_data::__anon1043
name	bfd/elf32-lm32.c	/^  const char *name;$/;"	m	struct:weak_symbol_list	file:
name	bfd/elf32-m68hc11.c	/^  const char *name;$/;"	m	struct:m68hc11_direct_relax	file:
name	bfd/elf32-ppc.c	/^  const char *name;$/;"	m	struct:elf_linker_section	file:
name	bfd/elf64-ppc.c	/^  const char name[12];$/;"	m	struct:sfpr_def_parms	file:
name	bfd/elflink.c	/^  const char *name;$/;"	m	struct:elf_symbol	file:
name	bfd/elfnn-riscv.c	/^  const char *			 name;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
name	bfd/elfxx-sparc.h	/^  char *name;$/;"	m	struct:_bfd_sparc_elf_app_reg
name	bfd/elfxx-x86.h	/^  const char *name;$/;"	m	struct:elf_x86_plt
name	bfd/libcoff-in.h	/^  const char *name;$/;"	m	struct:coff_debug_merge_element
name	bfd/libcoff-in.h	/^  const char *name;$/;"	m	struct:coff_section_alignment_entry
name	bfd/libcoff.h	/^  const char *name;$/;"	m	struct:coff_debug_merge_element
name	bfd/libcoff.h	/^  const char *name;$/;"	m	struct:coff_section_alignment_entry
name	bfd/libxcoff.h	/^  const char *name;$/;"	m	struct:xcoff_dwsect_name
name	bfd/mach-o.h	/^  const char *name;$/;"	m	struct:bfd_mach_o_xlat_name
name	bfd/mmo.c	/^    char *name;$/;"	m	struct:mmo_symbol	file:
name	bfd/peXXigen.c	/^    struct rsrc_string	  name;$/;"	m	union:rsrc_entry::__anon1057	typeref:struct:rsrc_entry::__anon1057::rsrc_string	file:
name	bfd/pef-traceback.h	/^  char name[1];			\/* Name starts here (NOT null terminated).  *\/$/;"	m	struct:traceback_table_routine
name	bfd/pef.h	/^  unsigned long name;$/;"	m	struct:bfd_pef_imported_symbol
name	bfd/srec.c	/^  const char *name;$/;"	m	struct:srec_symbol	file:
name	bfd/vms-alpha.c	/^  char *name;$/;"	m	struct:fileinfo	file:
name	bfd/vms-alpha.c	/^  char *name;$/;"	m	struct:funcinfo	file:
name	bfd/vms-alpha.c	/^  char *name;$/;"	m	struct:module	file:
name	bfd/vms-alpha.c	/^  char name[1];$/;"	m	struct:vms_symbol_entry	file:
name	bfd/vms-alpha.c	/^  const char *name;		\/* Name of section.  *\/$/;"	m	struct:sec_flags_struct	file:
name	bfd/vms-lib.c	/^  const char *name;$/;"	m	struct:lib_index	file:
name	gdb/aarch64-tdep.c	/^  const char *const name;$/;"	m	struct:__anon1802	file:
name	gdb/ada-lang.c	/^  const char *name;$/;"	m	struct:cache_entry	file:
name	gdb/ada-lang.h	/^  char name[257];$/;"	m	struct:ada_task_info
name	gdb/ada-lang.h	/^  const char *name;$/;"	m	struct:ada_exc_info
name	gdb/arm-tdep.c	/^  const char *name;$/;"	m	struct:__anon1728	file:
name	gdb/auto-load.c	/^  const char *name;$/;"	m	struct:loaded_script	file:
name	gdb/ax.h	/^    const char *name;$/;"	m	struct:aop_map
name	gdb/buildsym.c	/^    char *name;$/;"	m	struct:subfile_stack	file:
name	gdb/buildsym.h	/^    struct symbol *name;$/;"	m	struct:context_stack	typeref:struct:context_stack::symbol
name	gdb/buildsym.h	/^  char *name;$/;"	m	struct:subfile
name	gdb/c-exp.y	/^name	:	NAME { $$ = $1.stoken; }$/;"	l
name	gdb/cli/cli-decode.h	/^    const char *name;$/;"	m	struct:cmd_list_element
name	gdb/common/agent.c	/^  const char *name;$/;"	m	struct:__anon1766	file:
name	gdb/common/signals.c	/^  const char *name;$/;"	m	struct:__anon1761	file:
name	gdb/common/tdesc.h	/^  std::string name;$/;"	m	struct:tdesc_feature
name	gdb/common/tdesc.h	/^  std::string name;$/;"	m	struct:tdesc_reg
name	gdb/common/tdesc.h	/^  std::string name;$/;"	m	struct:tdesc_type
name	gdb/common/tdesc.h	/^  std::string name;$/;"	m	struct:tdesc_type_field
name	gdb/cp-name-parser.y	/^name		:	nested_name NAME %prec NAME$/;"	l
name	gdb/dbxread.c	/^  const char *name;		\/* Name of header file *\/$/;"	m	struct:header_file_location	file:
name	gdb/dwarf-index-write.c	/^  const char *name;$/;"	m	struct:symtab_index_entry	file:
name	gdb/dwarf2read.c	/^    const char *name = nullptr;$/;"	m	struct:allocate_on_obstack	file:
name	gdb/dwarf2read.c	/^    const offset_type name;$/;"	m	struct:mapped_index_base::symbol_table_slot	file:
name	gdb/dwarf2read.c	/^  const char *name = nullptr;$/;"	m	struct:fnfieldlist	file:
name	gdb/dwarf2read.c	/^  const char *name;$/;"	m	struct:delayed_method_info	file:
name	gdb/dwarf2read.c	/^  const char *name;$/;"	m	struct:dwp_file	file:
name	gdb/dwarf2read.c	/^  const char *name;$/;"	m	struct:file_and_directory	file:
name	gdb/elfread.c	/^  char name[1];$/;"	m	struct:elf_gnu_ifunc_cache	file:
name	gdb/extension-priv.h	/^  const char *name;$/;"	m	struct:extension_language_defn
name	gdb/f-exp.y	/^name	:	NAME$/;"	l
name	gdb/findvar.c	/^  const char *name;$/;"	m	struct:minsym_lookup_data	file:
name	gdb/gdbserver/dll.h	/^  std::string name;$/;"	m	struct:dll_info
name	gdb/gdbserver/remote-utils.c	/^  char *name;$/;"	m	struct:sym_cache	file:
name	gdb/gdbserver/tracepoint.c	/^  char *name;$/;"	m	struct:trace_state_variable	file:
name	gdb/gdbserver/tracepoint.c	/^  const char *name;$/;"	m	struct:__anon1861	file:
name	gdb/gdbserver/xtensa-xtregs.c	/^  char* name$/;"	m	struct:__anon1859	file:
name	gdb/gdbthread.h	/^  char *name = NULL;$/;"	m	class:thread_info
name	gdb/gdbtypes.h	/^  const char *name;$/;"	m	struct:decl_field
name	gdb/gdbtypes.h	/^  const char *name;$/;"	m	struct:field
name	gdb/gdbtypes.h	/^  const char *name;$/;"	m	struct:fn_fieldlist
name	gdb/gdbtypes.h	/^  const char *name;$/;"	m	struct:main_type
name	gdb/gnulib/import/fchdir.c	/^  char *name;       \/* Absolute name of the directory, or NULL.  *\/$/;"	m	struct:__anon1815	file:
name	gdb/gnulib/import/glob.c	/^  const char *name;$/;"	m	struct:readdir_result	file:
name	gdb/gnulib/import/save-cwd.h	/^    char *name;$/;"	m	struct:saved_cwd
name	gdb/go-exp.y	/^name	:	NAME { $$ = $1.stoken; }$/;"	l
name	gdb/guile/guile-internal.h	/^  const char *name;$/;"	m	struct:__anon1874
name	gdb/guile/guile-internal.h	/^  const char *name;$/;"	m	struct:__anon1875
name	gdb/guile/guile-internal.h	/^  const char *name;$/;"	m	struct:__anon1876
name	gdb/guile/scm-cmd.c	/^  char *name;$/;"	m	struct:_command_smob	file:
name	gdb/guile/scm-cmd.c	/^  const char *name;$/;"	m	struct:cmdscm_completer	file:
name	gdb/guile/scm-param.c	/^  char *name;$/;"	m	struct:_param_smob	file:
name	gdb/guile/scm-pretty-print.c	/^  SCM name;$/;"	m	struct:__anon1872	file:
name	gdb/interps.c	/^  const char *name;$/;"	m	struct:interp_factory	file:
name	gdb/interps.h	/^  const char *name () const$/;"	f	class:interp
name	gdb/jit.c	/^  const char *name;$/;"	m	struct:gdb_block	file:
name	gdb/m32c-tdep.c	/^  const char *name;$/;"	m	struct:m32c_reg	file:
name	gdb/m68hc11-tdep.c	/^  const char *name;$/;"	m	struct:m68hc11_soft_reg	file:
name	gdb/machoread.c	/^  const char *name;$/;"	m	struct:oso_el	file:
name	gdb/macroexp.c	/^  const char *name;$/;"	m	struct:macro_name_list	file:
name	gdb/macrotab.c	/^  const char *name;$/;"	m	struct:macro_key	file:
name	gdb/mi/mi-cmds.h	/^  const char *name;$/;"	m	struct:mi_cmd
name	gdb/mi/mi-getopt.h	/^    const char *name;$/;"	m	struct:mi_opt
name	gdb/mips-tdep.c	/^  const char *name;$/;"	m	struct:register_alias	file:
name	gdb/nds32-tdep.c	/^  const char *name;$/;"	m	struct:__anon1821	file:
name	gdb/nto-tdep.h	/^  std::string name;$/;"	m	struct:nto_thread_info
name	gdb/objc-lang.c	/^  CORE_ADDR name;               $/;"	m	struct:objc_class	file:
name	gdb/objc-lang.c	/^  CORE_ADDR name;$/;"	m	struct:objc_method	file:
name	gdb/objc-lang.c	/^  const char *name;$/;"	m	struct:objc_methcall	file:
name	gdb/osdata.h	/^  std::string name;$/;"	m	struct:osdata_column
name	gdb/p-exp.y	/^name	:	NAME { $$ = $1.stoken; }$/;"	l
name	gdb/proc-api.c	/^  const char *name;             \/* The equivalent symbolic value *\/$/;"	m	struct:trans	file:
name	gdb/proc-events.c	/^  const char *name;             \/* The equivalent symbolic value.  *\/$/;"	m	struct:trans	file:
name	gdb/proc-flags.c	/^  const char *name;             \/* The equivalent symbolic value *\/$/;"	m	struct:trans	file:
name	gdb/proc-why.c	/^  const char *name;                   \/* The equivalent symbolic value.  *\/$/;"	m	struct:trans	file:
name	gdb/python/py-breakpoint.c	/^  const char *name;$/;"	m	struct:pybp_code	file:
name	gdb/python/py-cmd.c	/^  const char *name;$/;"	m	struct:cmdpy_completer	file:
name	gdb/python/py-param.c	/^  const char *name;$/;"	m	struct:parm_constant	file:
name	gdb/python/py-type.c	/^  const char *name;$/;"	m	struct:pyty_code	file:
name	gdb/regformats/regdef.h	/^  const char *name;$/;"	m	struct:reg
name	gdb/reggroups.c	/^  const char *name;$/;"	m	struct:reggroup	file:
name	gdb/remote-fileio.c	/^  const char *name;$/;"	m	struct:__anon1636	file:
name	gdb/remote-notif.h	/^  const char *name;$/;"	m	struct:notif_client
name	gdb/remote.c	/^    const char *name;$/;"	m	struct:packet_config	file:
name	gdb/remote.c	/^  const char *name;$/;"	m	struct:memory_packet_config	file:
name	gdb/remote.c	/^  const char *name;$/;"	m	struct:protocol_feature	file:
name	gdb/remote.c	/^  std::string name;$/;"	m	struct:private_thread_info	file:
name	gdb/remote.c	/^  std::string name;$/;"	m	struct:thread_item	file:
name	gdb/riscv-tdep.c	/^  const char *name;$/;"	m	struct:register_alias	file:
name	gdb/rs6000-tdep.c	/^    const char *name;$/;"	m	struct:variant	file:
name	gdb/serial.h	/^    const char *name;$/;"	m	struct:serial_ops
name	gdb/solib-svr4.c	/^  const char *name;$/;"	m	struct:probe_info	file:
name	gdb/solib-target.c	/^  std::string name;$/;"	m	struct:lm_info_base	file:
name	gdb/stabsread.h	/^    char *name;$/;"	m	struct:header_file
name	gdb/stubs/ia64vms-stub.c	/^  const __char_ptr32 name;$/;"	m	struct:pthread_debug_entry	file:
name	gdb/stubs/ia64vms-stub.c	/^  const struct dsc$descriptor_s name;$/;"	m	struct:debug_flag	typeref:struct:debug_flag::dsc$descriptor_s	file:
name	gdb/symfile.h	/^  std::string name;$/;"	m	struct:other_sections
name	gdb/symtab.c	/^      char *name;$/;"	m	struct:symbol_cache_slot::__anon1776::__anon1777	file:
name	gdb/symtab.c	/^  const char *name;$/;"	m	struct:global_sym_lookup_data	file:
name	gdb/symtab.h	/^  const char *name;$/;"	m	struct:compunit_symtab
name	gdb/symtab.h	/^  const char *name;$/;"	m	struct:general_symbol_info
name	gdb/symtab.h	/^  const std::string &name () const { return m_name; }$/;"	f	class:final
name	gdb/target.h	/^    const char *name;$/;"	m	struct:syscall
name	gdb/testsuite/gdb.base/fileio.c	/^char name[1256];$/;"	v
name	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  string name;$/;"	m	struct:container	file:
name	gdb/testsuite/gdb.python/py-bad-printers.c	/^  const char *name;$/;"	m	struct:container	file:
name	gdb/testsuite/gdb.python/py-prettyprint.c	/^  string name;$/;"	m	struct:container	file:
name	gdb/testsuite/gdb.threads/names.c	/^  const char *name;$/;"	m	struct:thread_data	file:
name	gdb/tracepoint.h	/^  const char *name;$/;"	m	struct:uploaded_tsv
name	gdb/tracepoint.h	/^  std::string name;$/;"	m	struct:trace_state_variable
name	gdb/tui/tui-data.h	/^  const char *name;$/;"	m	struct:tui_data_element
name	gdb/tui/tui-win.c	/^  const char *name;$/;"	m	struct:tui_translate	file:
name	gdb/user-regs.c	/^  const char *name;$/;"	m	struct:user_reg	file:
name	gdb/utils.c	/^  const char *name;$/;"	m	struct:internal_problem	file:
name	gdb/value.c	/^  char *name;$/;"	m	struct:internal_function	file:
name	gdb/value.c	/^  char *name;$/;"	m	struct:internalvar	file:
name	gdb/varobj-iter.h	/^  std::string name;$/;"	m	struct:varobj_item
name	gdb/varobj.h	/^  std::string name;$/;"	m	struct:varobj
name	gdb/windows-nat.c	/^    char *name;$/;"	m	struct:windows_thread_info_struct	file:
name	gdb/windows-nat.c	/^  char *name;$/;"	m	struct:safe_symbol_file_add_args	file:
name	gdb/xcoffread.c	/^  char *name;			\/* include filename *\/$/;"	m	struct:_inclTable	file:
name	gdb/xml-support.c	/^  const char *name ()$/;"	f	struct:gdb_xml_parser
name	gdb/xml-support.h	/^  const char *name;$/;"	m	struct:gdb_xml_attribute
name	gdb/xml-support.h	/^  const char *name;$/;"	m	struct:gdb_xml_element
name	gdb/xml-support.h	/^  const char *name;$/;"	m	struct:gdb_xml_enum
name	gdb/xml-support.h	/^  const char *name;$/;"	m	struct:gdb_xml_value
name	gdb/xml-syscall.c	/^  std::string name;$/;"	m	struct:syscall_desc	file:
name	gdb/xml-syscall.c	/^  std::string name;$/;"	m	struct:syscall_group_desc	file:
name	gdb/xtensa-tdep.h	/^  const char *name;            	\/* Register name.  *\/$/;"	m	struct:__anon1713
name	gdb/xtensa-xtregs.c	/^  const char *name;$/;"	m	struct:__anon1752	file:
name	include/aout/ranlib.h	/^	char *name;			\/* In memory, sometimes *\/$/;"	m	union:symdef::__anon1493
name	include/bfdlink.h	/^      const char *name;$/;"	m	union:bfd_link_order_reloc::__anon1504
name	include/bfdlink.h	/^  const char *name;$/;"	m	struct:bfd_elf_version_tree
name	include/bfdlink.h	/^  const char *name;$/;"	m	struct:bfd_sym_chain
name	include/bfdlink.h	/^  const char *name;$/;"	m	struct:flag_info_list
name	include/demangle.h	/^      struct demangle_component *name;$/;"	m	struct:demangle_component::__anon1603::__anon1606	typeref:struct:demangle_component::__anon1603::__anon1606::demangle_component
name	include/demangle.h	/^      struct demangle_component *name;$/;"	m	struct:demangle_component::__anon1603::__anon1608	typeref:struct:demangle_component::__anon1603::__anon1608::demangle_component
name	include/demangle.h	/^      struct demangle_component *name;$/;"	m	struct:demangle_component::__anon1603::__anon1609	typeref:struct:demangle_component::__anon1603::__anon1609::demangle_component
name	include/dis-asm.h	/^  const char **name;$/;"	m	struct:__anon1616
name	include/elf/external.h	/^  char		name[1];		\/* Start of the name+desc data *\/$/;"	m	struct:__anon1450
name	include/elf/ia64.h	/^  char		name[1];		\/* Start of the name+desc data *\/$/;"	m	struct:__anon1428
name	include/floatformat.h	/^  const char *name;$/;"	m	struct:floatformat
name	include/gdb/callback.h	/^  const char *name;$/;"	m	struct:__anon1628
name	include/getopt.h	/^  const char *name;$/;"	m	struct:option
name	include/hp-symtab.h	/^  vtpointer name             ;     \/* name of argument             *\/$/;"	m	struct:dntt_type_templ_arg
name	include/hp-symtab.h	/^  vtpointer name             ;     \/* name of function             *\/$/;"	m	struct:dntt_type_func_template
name	include/hp-symtab.h	/^  vtpointer name;                     \/* name of with expression      *\/$/;"	m	struct:dntt_type_with
name	include/hp-symtab.h	/^  vtpointer name;              \/* name of function             *\/$/;"	m	struct:dntt_type_doc_function
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_const
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_dvar
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_field
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_fparam
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_function
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_memenum
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_module
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_srcfile
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_svar
name	include/hp-symtab.h	/^  vtpointer name;$/;"	m	struct:dntt_type_type
name	include/mach-o/external.h	/^  unsigned char name[4];	\/* Offset of the name.  *\/$/;"	m	struct:mach_o_fvmlib_command_external
name	include/mach-o/external.h	/^  unsigned char name[4];$/;"	m	struct:mach_o_dylib_command_external
name	include/mach-o/external.h	/^  unsigned char name[4];$/;"	m	struct:mach_o_prebound_dylib_command_external
name	include/oasys.h	/^    char name[64];$/;"	m	struct:oasys_symbol_record
name	include/opcode/aarch64.h	/^  const char *  name;$/;"	m	struct:__anon1291
name	include/opcode/aarch64.h	/^  const char *  name;$/;"	m	struct:aarch64_name_value_pair
name	include/opcode/aarch64.h	/^  const char *name;$/;"	m	struct:__anon1292
name	include/opcode/aarch64.h	/^  const char *name;$/;"	m	struct:aarch64_opcode
name	include/opcode/alpha.h	/^  const char *name;$/;"	m	struct:alpha_opcode
name	include/opcode/arc-attrs.h	/^  const char *name;$/;"	m	struct:feature_type
name	include/opcode/arc.h	/^  const char * name;	   \/* String to lookup.  *\/$/;"	m	struct:arc_reloc_equiv_tab
name	include/opcode/arc.h	/^  const char * name;$/;"	m	struct:arc_aux_reg
name	include/opcode/arc.h	/^  const char * name;$/;"	m	struct:arc_flag_operand
name	include/opcode/arc.h	/^  const char * name;$/;"	m	struct:arc_opcode
name	include/opcode/arc.h	/^  const char *name;$/;"	m	struct:arc_flag_special
name	include/opcode/cgen.h	/^  char * name;$/;"	m	struct:cgen_keyword_entry
name	include/opcode/cgen.h	/^  char *name;$/;"	m	struct:__anon1387
name	include/opcode/cgen.h	/^  char *name;$/;"	m	struct:__anon1391
name	include/opcode/cgen.h	/^  const char * name;$/;"	m	struct:__anon1382
name	include/opcode/cgen.h	/^  const char * name;$/;"	m	struct:__anon1383
name	include/opcode/cgen.h	/^  const char *name;$/;"	m	struct:__anon1384
name	include/opcode/cgen.h	/^  const char *name;$/;"	m	struct:__anon1385
name	include/opcode/cgen.h	/^  const char *name;$/;"	m	struct:__anon1393
name	include/opcode/cgen.h	/^  const char *name;$/;"	m	struct:__anon1399
name	include/opcode/cgen.h	/^  const char *name;$/;"	m	struct:cgen_ifld
name	include/opcode/cr16.h	/^  char *name;$/;"	m	struct:__anon1334
name	include/opcode/cr16.h	/^  char *name;$/;"	m	struct:__anon1335
name	include/opcode/cris.h	/^  const char *const name;$/;"	m	struct:cris_cond15
name	include/opcode/cris.h	/^  const char *const name;$/;"	m	struct:cris_spec_reg
name	include/opcode/cris.h	/^  const char *const name;$/;"	m	struct:cris_support_reg
name	include/opcode/cris.h	/^  const char *name;$/;"	m	struct:cris_opcode
name	include/opcode/crx.h	/^    char *name;$/;"	m	struct:__anon1270
name	include/opcode/crx.h	/^    char *name;$/;"	m	struct:__anon1271
name	include/opcode/d10v.h	/^  char *name;		\/* name to recognize *\/$/;"	m	struct:pd_reg
name	include/opcode/d10v.h	/^  const char *name;$/;"	m	struct:d10v_opcode
name	include/opcode/d30v.h	/^  char *name;		\/* name to recognize *\/$/;"	m	struct:pd_reg
name	include/opcode/d30v.h	/^  const char *name;$/;"	m	struct:d30v_opcode
name	include/opcode/dlx.h	/^  const char *name;$/;"	m	struct:dlx_opcode
name	include/opcode/ft32.h	/^  const char *name;$/;"	m	struct:ft32_opc_info_t
name	include/opcode/h8300.h	/^  const char *name;$/;"	m	struct:h8_opcode
name	include/opcode/hppa.h	/^    const char *name;$/;"	m	struct:pa_opcode
name	include/opcode/ia64.h	/^    const char *name;$/;"	m	struct:ia64_opcode
name	include/opcode/ia64.h	/^    const char *name;$/;"	m	struct:ia64_templ_desc
name	include/opcode/ia64.h	/^  const char *name;$/;"	m	struct:ia64_dependency
name	include/opcode/loongarch.h	/^  const char * const name;$/;"	m	struct:loongarch_opcode
name	include/opcode/m68hc11.h	/^  const char *   name;     \/* Op-code name.  *\/$/;"	m	struct:m68hc11_opcode
name	include/opcode/m68hc11.h	/^  const char*   name;$/;"	m	struct:m68hc12_opcode_alias
name	include/opcode/m68k.h	/^  const char *name;$/;"	m	struct:m68k_opcode
name	include/opcode/metag.h	/^  const char *     name;$/;"	m	struct:__anon1251
name	include/opcode/metag.h	/^  const char *  name;$/;"	m	struct:__anon1252
name	include/opcode/metag.h	/^  const char *name;$/;"	m	struct:__anon1253
name	include/opcode/metag.h	/^  const char *name;$/;"	m	struct:__anon1254
name	include/opcode/mips.h	/^  const char *name;$/;"	m	struct:mips_opcode
name	include/opcode/mmix.h	/^   const char *name;$/;"	m	struct:mmix_opcode
name	include/opcode/mmix.h	/^  const char *name;$/;"	m	struct:mmix_spec_reg
name	include/opcode/mn10200.h	/^  const char *name;$/;"	m	struct:mn10200_opcode
name	include/opcode/mn10300.h	/^  const char *name;$/;"	m	struct:mn10300_opcode
name	include/opcode/moxie.h	/^  const char *  name;$/;"	m	struct:moxie_opc_info_t
name	include/opcode/msp430.h	/^  const char *name;$/;"	m	struct:msp430_opcode_s
name	include/opcode/nios2.h	/^  const char *name;		\/* The name of the instruction.  *\/$/;"	m	struct:nios2_opcode
name	include/opcode/nios2.h	/^  const char *name;$/;"	m	struct:nios2_reg
name	include/opcode/np1.h	/^  char *name;$/;"	m	struct:gld_opcode
name	include/opcode/ns32k.h	/^  const char *name;		\/* opcode name: lowercase string  [key]  *\/$/;"	m	struct:not
name	include/opcode/ns32k.h	/^  const char *name;$/;"	m	struct:ns32k_opcode
name	include/opcode/pdp11.h	/^  const char *name;$/;"	m	struct:pdp11_opcode
name	include/opcode/pj.h	/^    const char *name;$/;"	m	union:pj_opc_info_t::__anon1323
name	include/opcode/pn.h	/^  char *name;$/;"	m	struct:gld_opcode
name	include/opcode/ppc.h	/^  const char *name;$/;"	m	struct:powerpc_macro
name	include/opcode/ppc.h	/^  const char *name;$/;"	m	struct:powerpc_opcode
name	include/opcode/pru.h	/^  const char *name;		\/* Name, e.g. "r10".  *\/$/;"	m	struct:pru_reg
name	include/opcode/pru.h	/^  const char *name;		\/* The name of the instruction.  *\/$/;"	m	struct:pru_opcode
name	include/opcode/pyr.h	/^  char *            name;	\/* opcode name: lowercase string  [key]  *\/$/;"	m	struct:pyr_opcode
name	include/opcode/riscv.h	/^  const char *name;$/;"	m	struct:riscv_opcode
name	include/opcode/s390.h	/^    const char * name;$/;"	m	struct:s390_opcode
name	include/opcode/sparc.h	/^  const char *name;$/;"	m	struct:__anon1273
name	include/opcode/sparc.h	/^  const char *name;$/;"	m	struct:sparc_opcode
name	include/opcode/sparc.h	/^  const char *name;$/;"	m	struct:sparc_opcode_arch
name	include/opcode/tic30.h	/^  const char *name;$/;"	m	struct:__anon1285
name	include/opcode/tic30.h	/^  const char *name;$/;"	m	struct:_register
name	include/opcode/tic30.h	/^  const char *name;$/;"	m	struct:_template
name	include/opcode/tic4x.h	/^  const char *  name;$/;"	m	struct:tic4x_cond
name	include/opcode/tic4x.h	/^  const char *  name;$/;"	m	struct:tic4x_indirect
name	include/opcode/tic4x.h	/^  const char *  name;$/;"	m	struct:tic4x_inst
name	include/opcode/tic4x.h	/^  const char *  name;$/;"	m	struct:tic4x_register
name	include/opcode/tic54x.h	/^  const char *name;$/;"	m	struct:_symbol
name	include/opcode/tic54x.h	/^  const char *name;$/;"	m	struct:_template
name	include/opcode/tic6x.h	/^  const char *name;$/;"	m	struct:__anon1318
name	include/opcode/tic6x.h	/^  const char *name;$/;"	m	struct:__anon1320
name	include/opcode/tic80.h	/^  char *name;		\/* name to recognize *\/$/;"	m	struct:predefined_symbol
name	include/opcode/tic80.h	/^  const char *name;$/;"	m	struct:tic80_opcode
name	include/opcode/tilegx.h	/^  const char *name;$/;"	m	struct:tilegx_opcode
name	include/opcode/tilegx.h	/^  const char *name;$/;"	m	struct:tilegx_spr
name	include/opcode/tilepro.h	/^  const char *name;$/;"	m	struct:tilepro_opcode
name	include/opcode/tilepro.h	/^  const char *name;$/;"	m	struct:tilepro_sn_opcode
name	include/opcode/tilepro.h	/^  const char *name;$/;"	m	struct:tilepro_spr
name	include/opcode/v850.h	/^  const char *name;$/;"	m	struct:v850_opcode
name	include/opcode/vax.h	/^  const char       *name;	\/* opcode name: lowercase string  [key]  *\/$/;"	m	struct:vot
name	include/opcode/visium.h	/^  const char *name;$/;"	m	struct:cc_entry
name	include/opcode/visium.h	/^  const char *name;$/;"	m	struct:reg_entry
name	include/opcode/xgate.h	/^  char * name;                  \/* Op-code name.  *\/$/;"	m	struct:xgate_opcode
name	include/plugin-api.h	/^  char *name;$/;"	m	struct:ld_plugin_symbol
name	include/plugin-api.h	/^  const char *name;$/;"	m	struct:ld_plugin_input_file
name	include/som/aout.h	/^  unsigned char name[4];$/;"	m	struct:som_external_compilation_unit
name	include/som/aout.h	/^  unsigned char name[4];$/;"	m	struct:som_external_space_dictionary_record
name	include/som/aout.h	/^  unsigned char name[4];$/;"	m	struct:som_external_subspace_dictionary_record
name	include/som/aout.h	/^  unsigned char name[4];$/;"	m	struct:som_external_symbol_dictionary_record
name	include/som/internal.h	/^  char *name;$/;"	m	struct:som_name_pt
name	include/som/internal.h	/^  struct som_name_pt name;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_name_pt
name	include/som/internal.h	/^  unsigned int name;$/;"	m	struct:som_space_dictionary_record
name	include/som/internal.h	/^  unsigned int name;$/;"	m	struct:som_subspace_dictionary_record
name	include/som/lst.h	/^  unsigned char name[4];$/;"	m	struct:som_external_lst_symbol_record
name	include/vms/dst.h	/^  unsigned char name[1];$/;"	m	struct:vms_dst_label
name	include/vms/egps.h	/^  unsigned char name[31];$/;"	m	struct:vms_egps
name	include/vms/egst.h	/^  unsigned char name[31];$/;"	m	struct:vms_egst
name	include/vms/eidc.h	/^  unsigned char name[1];$/;"	m	struct:vms_eidc
name	include/vms/esdf.h	/^  unsigned char name[31];$/;"	m	struct:vms_esdf
name	include/vms/esdfm.h	/^  unsigned char name[31];$/;"	m	struct:vms_esdfm
name	include/vms/esdfv.h	/^  unsigned char name[31];$/;"	m	struct:vms_esdfv
name	include/vms/esgps.h	/^  unsigned char name[31];$/;"	m	struct:vms_esgps
name	include/vms/esrf.h	/^  unsigned char name[31];$/;"	m	struct:vms_esrf
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Full name of the regfile.  *\/$/;"	m	struct:xtensa_regfile_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Functional unit name.  *\/$/;"	m	struct:xtensa_funcUnit_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Instruction format name.  *\/$/;"	m	struct:xtensa_format_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Interface name.  *\/$/;"	m	struct:xtensa_interface_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Not necessarily unique.  *\/$/;"	m	struct:xtensa_slot_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Opcode mnemonic.  *\/$/;"	m	struct:xtensa_opcode_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* Register name.  *\/$/;"	m	struct:xtensa_sysreg_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;			\/* State name.  *\/$/;"	m	struct:xtensa_state_internal_struct
name	include/xtensa-isa-internal.h	/^  const char *name;$/;"	m	struct:xtensa_operand_internal_struct
name	libiberty/cp-demangle.h	/^  const char *name;$/;"	m	struct:demangle_builtin_type_info
name	libiberty/cp-demangle.h	/^  const char *name;$/;"	m	struct:demangle_operator_info
name	libiberty/simple-object-common.h	/^  char *name;$/;"	m	struct:simple_object_write_section_struct
name	libiberty/simple-object.c	/^  const char *name;$/;"	m	struct:find_one_section_data	file:
name	libiberty/strerror.c	/^  const char *const name;	\/* The equivalent symbolic value *\/$/;"	m	struct:error_info	file:
name	libiberty/strerror.c	/^static struct { int value; const char *name, *msg; }$/;"	m	struct:__anon1187	file:
name	libiberty/strsignal.c	/^  const char *const name;	\/* The equivalent symbolic value *\/$/;"	m	struct:signal_info	file:
name	libiberty/xmalloc.c	/^static const char *name = "";$/;"	v	file:
name	opcodes/aarch64-opc.h	/^  const char *name;$/;"	m	struct:aarch64_operand
name	opcodes/arc-dis.c	/^  const char *name;$/;"	m	struct:cpu_type	file:
name	opcodes/arc-ext.c	/^  char *		  name;$/;"	m	struct:ExtAuxRegister	file:
name	opcodes/arc-ext.c	/^  char *	    name;$/;"	m	struct:ExtCoreRegister	file:
name	opcodes/arc-ext.h	/^  char *name;$/;"	m	struct:ExtInstruction
name	opcodes/arm-dis.c	/^  const char *name;$/;"	m	struct:__anon6	file:
name	opcodes/avr-dis.c	/^  char *name;$/;"	m	struct:avr_opcodes_s	file:
name	opcodes/bfin-dis.c	/^  const char *name;$/;"	m	struct:__anon27	file:
name	opcodes/i386-dis.c	/^    const char *name;$/;"	m	struct:op	file:
name	opcodes/i386-dis.c	/^  const char *name;$/;"	m	struct:dis386	file:
name	opcodes/i386-gen.c	/^  char *name;$/;"	m	struct:opcode_hash_entry	file:
name	opcodes/i386-gen.c	/^  const char *name;$/;"	m	struct:bitfield	file:
name	opcodes/i386-gen.c	/^  const char *name;$/;"	m	struct:initializer	file:
name	opcodes/i386-opc.h	/^  char *name;$/;"	m	struct:insn_template
name	opcodes/ia64-gen.c	/^  char *name;                       \/* Instruction class name.  *\/$/;"	m	struct:iclass	file:
name	opcodes/ia64-gen.c	/^  char *name;                       \/* Resource name.  *\/$/;"	m	struct:rdep	file:
name	opcodes/ia64-gen.c	/^  struct string_entry *name;$/;"	m	struct:completer_entry	typeref:struct:completer_entry::string_entry	file:
name	opcodes/ia64-gen.c	/^  struct string_entry *name;$/;"	m	struct:main_entry	typeref:struct:main_entry::string_entry	file:
name	opcodes/mcore-opc.h	/^  const char *   name;$/;"	m	struct:inst
name	opcodes/mep-asm.c	/^  char *name;$/;"	m	struct:__anon40	file:
name	opcodes/mep-opc.h	/^  char * name;$/;"	m	struct:__anon23
name	opcodes/microblaze-opc.h	/^  const char * name;$/;"	m	struct:op_code_struct
name	opcodes/mips-dis.c	/^  const char * const name;$/;"	m	struct:mips_cp0sel_name	file:
name	opcodes/mips-dis.c	/^  const char * name;$/;"	m	struct:mips_abi_choice	file:
name	opcodes/mips-dis.c	/^  const char *name;$/;"	m	struct:mips_arch_choice	file:
name	opcodes/nds32-asm.h	/^  const char *name;$/;"	m	struct:nds32_field
name	opcodes/nds32-asm.h	/^  const char *name;$/;"	m	struct:nds32_hash_entry
name	opcodes/nds32-asm.h	/^  const char *name;$/;"	m	struct:nds32_keyword
name	opcodes/opc2c.c	/^  char * name;$/;"	m	struct:__anon20	file:
name	opcodes/s12z.h	/^  char      *name;   \/* The canonical name of the register *\/$/;"	m	struct:reg
name	opcodes/s390-dis.c	/^  const char *name;$/;"	m	struct:__anon39	file:
name	opcodes/score-dis.c	/^  const char *name;$/;"	m	struct:__anon33	file:
name	opcodes/score7-dis.c	/^  const char *name;$/;"	m	struct:__anon25	file:
name	opcodes/sh-opc.h	/^  const char *name;$/;"	m	struct:__anon64
name	opcodes/sparc-opc.c	/^  const char *name;$/;"	m	struct:__anon5	file:
name	opcodes/wasm32-dis.c	/^  const char *name;$/;"	m	struct:__anon24	file:
name	opcodes/wasm32-dis.c	/^  const char *name;$/;"	m	struct:wasm32_opcode_s	file:
name	opcodes/z8k-opc.h	/^  const char *name;$/;"	m	struct:__anon28
name	opcodes/z8kgen.c	/^  char *name;$/;"	m	struct:op	file:
name	readline/bind.c	/^  const char * const name;$/;"	m	struct:__anon2101	file:
name	readline/bind.c	/^  const char * const name;$/;"	m	struct:__anon2102	file:
name	readline/bind.c	/^  const char * const name;$/;"	m	struct:__anon2103	file:
name	readline/bind.c	/^  const char * const name;$/;"	m	struct:__anon2104	file:
name	readline/bind.c	/^  const char * const name;$/;"	m	struct:__anon2105	file:
name	readline/examples/fileman.c	/^  char *name;			\/* User printable name of the function. *\/$/;"	m	struct:__anon2106	file:
name	readline/readline.h	/^  const char *name;$/;"	m	struct:_funmap
name	sim/bfin/bfin-sim.c	/^  const char *name;$/;"	m	struct:__anon822	file:
name	sim/bfin/gui.c	/^  const char *name;$/;"	m	struct:__anon819	file:
name	sim/common/hw-ports.h	/^  const char *name;$/;"	m	struct:hw_port_descriptor
name	sim/common/hw-properties.h	/^  const char *name;$/;"	m	struct:hw_property
name	sim/common/hw-tree.c	/^  char *name;$/;"	m	struct:_name_specifier	file:
name	sim/common/sim-cpu.h	/^  const char *name;$/;"	m	struct:__anon687
name	sim/common/sim-model.h	/^  const char *name;$/;"	m	struct:__anon634
name	sim/common/sim-model.h	/^  const char *name;$/;"	m	struct:model
name	sim/common/sim-model.h	/^  unsigned char name; \/* actually a UNIT_TYPE enum *\/$/;"	m	struct:__anon631
name	sim/h8300/writecode.c	/^  char *name;$/;"	m	struct:__anon778	file:
name	sim/igen/gen-icache.c	/^  char *name;$/;"	m	struct:_form_fields	file:
name	sim/igen/ld-insn.h	/^  char *name;$/;"	m	struct:_cache_entry
name	sim/igen/ld-insn.h	/^  char *name;$/;"	m	struct:_function_entry
name	sim/igen/ld-insn.h	/^  char *name;$/;"	m	struct:_insn_entry
name	sim/igen/ld-insn.h	/^  char *name;$/;"	m	struct:_model_entry
name	sim/igen/lf.c	/^  const char *name;$/;"	m	struct:_lf	file:
name	sim/igen/misc.h	/^  const char *name;$/;"	m	struct:_name_map
name	sim/m32c/opc2c.c	/^  char *name;$/;"	m	struct:__anon530	file:
name	sim/m32c/srcdest.c	/^  char *name;$/;"	m	struct:__anon539	file:
name	sim/m68hc11/dv-m68hc11.c	/^  const char      *name;$/;"	m	struct:input_osc	file:
name	sim/m68hc11/gencode.c	/^  const char	 *name;$/;"	m	struct:m6811_opcode_def	file:
name	sim/m68hc11/gencode.c	/^  const char *name;$/;"	m	struct:m6811_opcode_pattern	file:
name	sim/m68hc11/interp.c	/^  const char *name;$/;"	m	struct:sim_info_list	file:
name	sim/ppc/debug.c	/^  const char *name;$/;"	m	struct:_trace_option_descriptor	file:
name	sim/ppc/device.c	/^  const char *name;$/;"	m	struct:_device	file:
name	sim/ppc/device.h	/^  const char *name;$/;"	m	struct:_device_property
name	sim/ppc/device_table.h	/^  const char *name;$/;"	m	struct:_device_descriptor
name	sim/ppc/device_table.h	/^  const char *name;$/;"	m	struct:_device_instance_methods
name	sim/ppc/device_table.h	/^  const char *name;$/;"	m	struct:_device_interrupt_port_descriptor
name	sim/ppc/dgen.c	/^  char *name;$/;"	m	struct:_spreg_table_entry	file:
name	sim/ppc/emul_chirp.c	/^  const char *name;$/;"	m	struct:_chirp_services	file:
name	sim/ppc/emul_generic.h	/^  const char *name;$/;"	m	struct:_emul_syscall_descriptor
name	sim/ppc/emul_generic.h	/^  const char *name;$/;"	m	struct:_os_emul
name	sim/ppc/gen-icache.c	/^  char *name;$/;"	m	struct:_icache_tree	file:
name	sim/ppc/hw_disk.c	/^  char *name;$/;"	m	struct:_hw_disk_device	file:
name	sim/ppc/hw_phb.c	/^  const char *name;$/;"	m	struct:_phb_space	file:
name	sim/ppc/ld-insn.h	/^  char *name;$/;"	m	struct:_insn_undef
name	sim/ppc/ld-insn.h	/^  char *name;$/;"	m	struct:_model
name	sim/ppc/lf.c	/^  const char *name;$/;"	m	struct:_lf	file:
name	sim/ppc/misc.h	/^  const char *name;$/;"	m	struct:_name_map
name	sim/ppc/mon.h	/^  const char *name;$/;"	m	struct:_model_print
name	sim/ppc/tree.c	/^  char *name;$/;"	m	struct:_name_specifier	file:
name	sim/sh/gencode.c	/^  const char *name;$/;"	m	struct:__anon484	file:
name	zlib/contrib/untgz/untgz.c	/^  char name[100];               \/*   0 *\/$/;"	m	struct:tar_header	file:
name	zlib/examples/gzappend.c	/^    char *name;                 \/* file name for error messages *\/$/;"	m	struct:__anon997	file:
name	zlib/examples/gzjoin.c	/^    char *name;             \/* name of file for error messages *\/$/;"	m	struct:__anon996	file:
name	zlib/zlib.h	/^    Bytef   *name;      \/* pointer to zero-terminated file name or Z_NULL *\/$/;"	m	struct:gz_header_s
name2i	sim/igen/misc.c	/^name2i (const char *names, const name_map * map)$/;"	f
name2i	sim/ppc/misc.c	/^name2i(const char *names,$/;"	f
name_buffer	gdb/ada-typeprint.c	/^static char *name_buffer;$/;"	v	file:
name_buffer_len	gdb/ada-typeprint.c	/^static int name_buffer_len;$/;"	v	file:
name_cmp	sim/igen/gen.c	/^name_cmp (const char *l, const char *r)$/;"	f	file:
name_component	gdb/dwarf2read.c	/^struct name_component$/;"	s	file:
name_components	gdb/dwarf2read.c	/^  std::vector<name_component> name_components;$/;"	m	struct:mapped_index_base	file:
name_components_casing	gdb/dwarf2read.c	/^  enum case_sensitivity name_components_casing;$/;"	m	struct:mapped_index_base	typeref:enum:mapped_index_base::case_sensitivity	file:
name_count	gdb/dwarf2read.c	/^  uint32_t tu_count, bucket_count, name_count;$/;"	m	struct:mapped_index_base	file:
name_error	gdb/testsuite/gdb.python/py-framefilter.py	/^name_error = RuntimeError$/;"	v
name_for_global_symbol	bfd/elf32-arc.c	/^name_for_global_symbol (struct elf_link_hash_entry *h)$/;"	f	file:
name_hash_entry	include/opcode/loongarch.h	/^  struct hash_control *name_hash_entry;$/;"	m	struct:loongarch_ase	typeref:struct:loongarch_ase::hash_control
name_hash_table	include/opcode/cgen.h	/^  CGEN_KEYWORD_ENTRY **name_hash_table;$/;"	m	struct:cgen_keyword
name_id	bfd/peXXigen.c	/^  } name_id;$/;"	m	struct:rsrc_entry	typeref:union:rsrc_entry::__anon1057	file:
name_index	opcodes/ia64-asmtab.h	/^  unsigned short name_index;$/;"	m	struct:ia64_completer_table
name_index	opcodes/ia64-asmtab.h	/^  unsigned short name_index;$/;"	m	struct:ia64_main_table
name_index	sim/ppc/hw_disk.c	/^  int name_index;$/;"	m	struct:_hw_disk_device	file:
name_indx	include/bfdlink.h	/^  unsigned int name_indx;$/;"	m	struct:bfd_elf_version_tree
name_key_alist	readline/bind.c	/^static const assoc_list name_key_alist[] = {$/;"	v	file:
name_len	bfd/pef-traceback.h	/^  unsigned short name_len;	\/* Length of name that follows.  *\/$/;"	m	struct:traceback_table_routine
name_map	sim/igen/misc.h	/^name_map;$/;"	t	typeref:struct:_name_map
name_map	sim/ppc/misc.h	/^} name_map;$/;"	t	typeref:struct:_name_map
name_match_type_from_name	gdb/ada-lang.c	/^name_match_type_from_name (const char *lookup_name)$/;"	f	file:
name_matches_regex	gdb/ada-lang.c	/^name_matches_regex (const char *name, compiled_regex *preg)$/;"	f	file:
name_max	zlib/zlib.h	/^    uInt    name_max;   \/* space at name (only when reading header) *\/$/;"	m	struct:gz_header_s
name_not_typename	gdb/c-exp.y	/^name_not_typename :	NAME$/;"	l
name_not_typename	gdb/f-exp.y	/^name_not_typename :	NAME$/;"	l
name_not_typename	gdb/p-exp.y	/^name_not_typename :	NAME$/;"	l
name_of_child	gdb/varobj.c	/^name_of_child (struct varobj *var, int index)$/;"	f	file:
name_of_child	gdb/varobj.h	/^  std::string (*name_of_child) (const struct varobj *parent, int index);$/;"	m	class:lang_varobj_ops::std
name_of_hw	sim/common/hw-device.h	/^  const char *name_of_hw;$/;"	m	struct:hw
name_of_main	gdb/objfiles.h	/^  const char *name_of_main = NULL;$/;"	m	struct:objfile_per_bfd_storage
name_of_main	gdb/symtab.c	/^  char *name_of_main;$/;"	m	struct:main_info	file:
name_of_variable	gdb/varobj.c	/^name_of_variable (const struct varobj *var)$/;"	f	file:
name_of_variable	gdb/varobj.h	/^  std::string (*name_of_variable) (const struct varobj *parent);$/;"	m	class:lang_varobj_ops::std
name_offset	bfd/mach-o.h	/^  unsigned int name_offset;	       \/* Offset to library's path name.  *\/$/;"	m	struct:bfd_mach_o_dylib_command
name_offset	bfd/mach-o.h	/^  unsigned int name_offset;	      \/* Library's path name.  *\/$/;"	m	struct:bfd_mach_o_prebound_dylib_command
name_offset	bfd/mach-o.h	/^  unsigned int name_offset;	    \/* Offset to library's path name.  *\/$/;"	m	struct:bfd_mach_o_dylinker_command
name_offset	bfd/mach-o.h	/^  unsigned int name_offset;$/;"	m	struct:bfd_mach_o_fvmlib_command
name_offset	bfd/pef.h	/^  long name_offset;$/;"	m	struct:bfd_pef_section
name_offset	bfd/pef.h	/^  unsigned long name_offset;$/;"	m	struct:bfd_pef_imported_library
name_offset	gdb/dwarf2read.c	/^  offset_type name_offset;$/;"	m	struct:name_component	file:
name_offset	include/coff/xcoff.h	/^  int	name_offset;	$/;"	m	struct:__rtinit_descriptor
name_specifier	sim/common/hw-tree.c	/^} name_specifier;$/;"	t	typeref:struct:_name_specifier	file:
name_specifier	sim/ppc/tree.c	/^} name_specifier;$/;"	t	typeref:struct:_name_specifier	file:
name_str	bfd/mach-o.h	/^  char *name_str;$/;"	m	struct:bfd_mach_o_dylib_command
name_str	bfd/mach-o.h	/^  char *name_str;$/;"	m	struct:bfd_mach_o_dylinker_command
name_str	bfd/mach-o.h	/^  char *name_str;$/;"	m	struct:bfd_mach_o_fvmlib_command
name_str	bfd/mach-o.h	/^  char *name_str;$/;"	m	struct:bfd_mach_o_prebound_dylib_command
name_table	bfd/xsym.h	/^  unsigned char *name_table;$/;"	m	struct:bfd_sym_data_struct
name_table_entry_offs_reordered	gdb/dwarf2read.c	/^  const gdb_byte *name_table_entry_offs_reordered;$/;"	m	struct:mapped_index_base	file:
name_table_string_offs_reordered	gdb/dwarf2read.c	/^  const gdb_byte *name_table_string_offs_reordered;$/;"	m	struct:mapped_index_base	file:
named	sim/sh/sim-main.h	/^	  } named;$/;"	m	union:__anon488::__anon489::__anon490	typeref:struct:__anon488::__anon489::__anon490::__anon491
named	sim/sh/sim-main.h	/^	  } named;$/;"	m	union:__anon488::__anon489::__anon492	typeref:struct:__anon488::__anon489::__anon492::__anon493
named_union	gdb/testsuite/gdb.mi/mi-var-child.c	/^union named_union$/;"	u	file:
named_union	gdb/testsuite/gdb.mi/var-cmd.c	/^union named_union$/;"	u	file:
namedata	include/elf/internal.h	/^  char *	namedata;		\/* Start of the name+desc data *\/$/;"	m	struct:elf_internal_note
namei_to_name	gdb/dwarf2read.c	/^mapped_debug_names::namei_to_name (uint32_t namei) const$/;"	f	class:mapped_debug_names
namelen	bfd/vms-alpha.c	/^  unsigned char namelen;$/;"	m	struct:vms_symbol_entry	file:
namelen	gdb/stubs/ia64vms-stub.c	/^  const unsigned int namelen;$/;"	m	struct:pthread_debug_entry	file:
names	bfd/peXXigen.c	/^  rsrc_dir_chain names;$/;"	m	struct:rsrc_directory	file:
names	include/opcode/aarch64.h	/^  const char *names[4];$/;"	m	struct:__anon1293
names	sim/igen/ld-insn.h	/^  filter *names;$/;"	m	struct:_insn_model_entry
names16	opcodes/i386-dis.c	/^static const char **names16;$/;"	v	file:
names32	opcodes/i386-dis.c	/^static const char **names32;$/;"	v	file:
names64	opcodes/i386-dis.c	/^static const char **names64;$/;"	v	file:
names8	opcodes/i386-dis.c	/^static const char **names8;$/;"	v	file:
names8rex	opcodes/i386-dis.c	/^static const char **names8rex;$/;"	v	file:
names_bnd	opcodes/i386-dis.c	/^static const char **names_bnd;$/;"	v	file:
names_mask	opcodes/i386-dis.c	/^static const char **names_mask;$/;"	v	file:
names_mm	opcodes/i386-dis.c	/^static const char **names_mm;$/;"	v	file:
names_rounding	opcodes/i386-dis.c	/^static const char *names_rounding[] =$/;"	v	file:
names_seg	opcodes/i386-dis.c	/^static const char **names_seg;$/;"	v	file:
names_xmm	opcodes/i386-dis.c	/^static const char **names_xmm;$/;"	v	file:
names_ymm	opcodes/i386-dis.c	/^static const char **names_ymm;$/;"	v	file:
names_zmm	opcodes/i386-dis.c	/^static const char **names_zmm;$/;"	v	file:
namespace_info	gdb/block.h	/^  struct block_namespace_info *namespace_info;$/;"	m	struct:block	typeref:struct:block::block_namespace_info
namespace_name	gdb/dwarf2read.c	/^namespace_name (struct die_info *die, int *is_anonymous, struct dwarf2_cu *cu)$/;"	f	file:
namesz	bfd/cpu-arm.c	/^  unsigned char	namesz[4];	\/* Size of entry's owner string.  *\/$/;"	m	struct:__anon1103	file:
namesz	include/elf/external.h	/^  unsigned char	namesz[4];		\/* Size of entry's owner string *\/$/;"	m	struct:__anon1450
namesz	include/elf/ia64.h	/^  unsigned char	namesz[8];		\/* Size of entry's owner string *\/$/;"	m	struct:__anon1428
namesz	include/elf/internal.h	/^  unsigned long	namesz;			\/* Size of entry's owner string *\/$/;"	m	struct:elf_internal_note
namesz	sim/ppc/emul_chirp.c	/^  unsigned32 namesz;$/;"	m	struct:_chirp_note_head	file:
namidx	bfd/bfd-in.h	/^  int namidx;		\/* Index into string table.  *\/$/;"	m	struct:orl
namidx	bfd/bfd-in2.h	/^  int namidx;		\/* Index into string table.  *\/$/;"	m	struct:orl
namlen	bfd/coff-rs6000.c	/^  bfd_size_type namlen;$/;"	m	struct:member_layout	file:
namlen	bfd/vms-lib.c	/^  unsigned short namlen;$/;"	m	struct:lib_index	file:
namlen	include/coff/xcoff.h	/^  char namlen[4];$/;"	m	struct:xcoff_ar_hdr
namlen	include/coff/xcoff.h	/^  char namlen[4];$/;"	m	struct:xcoff_ar_hdr_big
namlng	include/vms/egps.h	/^  unsigned char namlng;$/;"	m	struct:vms_egps
namlng	include/vms/egst.h	/^  unsigned char namlng;$/;"	m	struct:vms_egst
namlng	include/vms/esdf.h	/^  unsigned char namlng;$/;"	m	struct:vms_esdf
namlng	include/vms/esdfm.h	/^  unsigned char namlng;$/;"	m	struct:vms_esdfm
namlng	include/vms/esdfv.h	/^  unsigned char namlng;$/;"	m	struct:vms_esdfv
namlng	include/vms/esgps.h	/^  unsigned char namlng;$/;"	m	struct:vms_esgps
namlng	include/vms/esrf.h	/^  unsigned char namlng;$/;"	m	struct:vms_esrf
nan	libiberty/copysign.c	/^  } nan;$/;"	m	union:__anon1205	typeref:struct:__anon1205::__anon1207	file:
nan	libiberty/copysign.c	/^  } nan;$/;"	m	union:__anon1209	typeref:struct:__anon1209::__anon1211	file:
nan	libiberty/copysign.c	/^  } nan;$/;"	m	union:__anon1213	typeref:struct:__anon1213::__anon1215	file:
nan	libiberty/copysign.c	/^  } nan;$/;"	m	union:__anon1216	typeref:struct:__anon1216::__anon1218	file:
nan	sim/ppc/dp-bit.c	/^nan ()$/;"	f	file:
nan	sim/ppc/dp-bit.c	276;"	d	file:
nandcr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
nandncr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
nannul	sim/erc32/sis.h	/^    uint64          nannul;	\/* Number of annuled instructions *\/$/;"	m	struct:pstate
nanosecs	include/som/clock.h	/^  unsigned char nanosecs[4];$/;"	m	struct:som_external_clock
nanosecs	include/som/internal.h	/^  unsigned int nanosecs;$/;"	m	struct:som_clock
naput	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
naputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
nargs	include/opcode/cr16.h	/^  int nargs;$/;"	m	struct:__anon1332
nargs	include/opcode/crx.h	/^    int nargs;$/;"	m	struct:__anon1268
nargs	include/opcode/pyr.h	/^  char              nargs;$/;"	m	struct:pyr_datum
nargs	intl/plural-exp.h	/^  int nargs;			\/* Number of arguments.  *\/$/;"	m	struct:expression
narray	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^int narray[10];$/;"	v
narray	gdb/testsuite/gdb.python/py-prettyprint.c	/^int narray[10];$/;"	v
narrow	bfd/elf32-xtensa.c	/^  const char *narrow;$/;"	m	struct:string_pair	file:
narrow_instruction	bfd/elf32-xtensa.c	/^narrow_instruction (bfd_byte *contents,$/;"	f	file:
narrowable	bfd/elf32-xtensa.c	/^struct string_pair narrowable[] =$/;"	v	typeref:struct:string_pair
nat	gdb/stabsread.c	/^struct nat$/;"	s	file:
nat_clock_t	gdb/nat/amd64-linux-siginfo.c	/^typedef long nat_clock_t;$/;"	t	file:
nat_int_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int nat_int_t;$/;"	t	file:
nat_siginfo	gdb/nat/amd64-linux-siginfo.c	/^typedef struct nat_siginfo$/;"	s	file:
nat_siginfo_t	gdb/nat/amd64-linux-siginfo.c	/^} nat_siginfo_t;$/;"	t	typeref:struct:nat_siginfo	file:
nat_sigval	gdb/nat/amd64-linux-siginfo.c	/^typedef union nat_sigval$/;"	u	file:
nat_sigval_t	gdb/nat/amd64-linux-siginfo.c	/^} nat_sigval_t;$/;"	t	typeref:union:nat_sigval	file:
nat_time_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int nat_time_t;$/;"	t	file:
nat_timer_t	gdb/nat/amd64-linux-siginfo.c	/^typedef int nat_timer_t;$/;"	t	file:
nat_uptr_t	gdb/nat/amd64-linux-siginfo.c	/^typedef unsigned long nat_uptr_t;$/;"	t	file:
native	bfd/libcoff.h	/^  combined_entry_type *native;$/;"	m	struct:coff_symbol_struct
native	bfd/libecoff.h	/^  void * native;$/;"	m	struct:ecoff_symbol_struct
native_ptr	bfd/peicode.h	/^  combined_entry_type * native_ptr;$/;"	m	struct:__anon1008
native_syms	bfd/peicode.h	/^  combined_entry_type * native_syms;$/;"	m	struct:__anon1008
natural16	sim/ppc/words.h	/^typedef short natural16;$/;"	t
natural32	sim/ppc/words.h	/^typedef int natural32;$/;"	t
natural64	sim/ppc/words.h	/^typedef __int64 natural64;$/;"	t
natural64	sim/ppc/words.h	/^typedef long long natural64;$/;"	t
natural8	sim/ppc/words.h	/^typedef char natural8;$/;"	t
natural_1	sim/ppc/words.h	/^typedef natural8 natural_1;$/;"	t
natural_2	sim/ppc/words.h	/^typedef natural16 natural_2;$/;"	t
natural_4	sim/ppc/words.h	/^typedef natural32 natural_4;$/;"	t
natural_8	sim/ppc/words.h	/^typedef natural64 natural_8;$/;"	t
natural_cell	sim/ppc/words.h	/^typedef natural32 natural_cell;$/;"	t
natural_word	sim/ppc/words.h	/^typedef natural32 natural_word;$/;"	t
natural_word	sim/ppc/words.h	/^typedef natural64 natural_word;$/;"	t
nb_interrupts_raised	sim/m68hc11/interrupts.h	/^  unsigned long     nb_interrupts_raised;$/;"	m	struct:interrupts
nb_sections	gdb/coff-pe-read.c	/^  int nb_sections;$/;"	m	struct:pe_sections_info	file:
nbits	gdb/sparc64-tdep.c	/^  unsigned long nbits;$/;"	m	struct:__anon1845	file:
nbits	opcodes/bfin-dis.c	/^  const int nbits;$/;"	m	struct:__anon27	file:
nbits	opcodes/cr16-dis.c	/^  int nbits;$/;"	m	struct:__anon59	file:
nbits	opcodes/crx-dis.c	/^  int nbits;$/;"	m	struct:__anon7	file:
nbits	sim/bfin/bfin-sim.c	/^  const int nbits;$/;"	m	struct:__anon822	file:
nblocks	gdb/block.h	/^  int nblocks;$/;"	m	struct:blockvector
nblocks	gdb/jit.c	/^  int nblocks;$/;"	m	struct:gdb_symtab	file:
nbr	bfd/vms-lib.c	/^  unsigned int nbr;$/;"	m	struct:carsym_mem	file:
nbr_code_slots	include/mach-o/codesign.h	/^  unsigned char nbr_code_slots[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
nbr_code_slots	include/mach-o/codesign.h	/^  unsigned int nbr_code_slots;$/;"	m	struct:mach_o_codesign_codedirectory_v1
nbr_dcxsbm	bfd/vms-lib.c	/^  unsigned int nbr_dcxsbm;$/;"	m	struct:lib_tdata	file:
nbr_el	bfd/vms-alpha.c	/^  unsigned int nbr_el;$/;"	m	struct:vector_type	file:
nbr_modules	bfd/vms-lib.c	/^  unsigned int nbr_modules;$/;"	m	struct:lib_tdata	file:
nbr_special_slots	include/mach-o/codesign.h	/^  unsigned char nbr_special_slots[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
nbr_special_slots	include/mach-o/codesign.h	/^  unsigned int nbr_special_slots;$/;"	m	struct:mach_o_codesign_codedirectory_v1
nbr_syms	gdb/machoread.c	/^  unsigned int nbr_syms;$/;"	m	struct:oso_el	file:
nbr_units	include/vms/lbr.h	/^  unsigned char nbr_units[2];$/;"	m	struct:vms_leh
nbranch	sim/erc32/sis.h	/^    uint64          nbranch;	\/* Number of branch instructions *\/$/;"	m	struct:pstate
nbsd_ilp32_solib_svr4_fetch_link_map_offsets	gdb/nbsd-tdep.c	/^nbsd_ilp32_solib_svr4_fetch_link_map_offsets (void)$/;"	f
nbsd_lp64_solib_svr4_fetch_link_map_offsets	gdb/nbsd-tdep.c	/^nbsd_lp64_solib_svr4_fetch_link_map_offsets (void)$/;"	f
nbsd_nat_target	gdb/nbsd-nat.h	/^struct nbsd_nat_target : public inf_ptrace_target$/;"	s
nbsd_pc_in_sigtramp	gdb/nbsd-tdep.c	/^nbsd_pc_in_sigtramp (CORE_ADDR pc, const char *func_name)$/;"	f
nbuckets	gdb/dictionary.c	/^  int nbuckets;$/;"	m	struct:dictionary_hashed	file:
nbuckets	gdb/dictionary.c	/^  int nbuckets;$/;"	m	struct:dictionary_hashed_expandable	file:
nbytes	opcodes/opc2c.c	/^  char nbytes;$/;"	m	struct:__anon18	file:
nbytes	sim/m32c/opc2c.c	/^  char nbytes;$/;"	m	struct:__anon528	file:
nbytes_r	zlib/contrib/inflate86/inffast.S	/^#define nbytes_r %ecx$/;"	d
ncaget	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
ncagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
ncaput	opcodes/microblaze-opcm.h	/^  aget, caget, naget, ncaget, aput, caput, naput, ncaput,$/;"	e	enum:microblaze_instr
ncaputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
ncget	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
ncgetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
nchks	include/opcode/ia64.h	/^  int nchks;$/;"	m	struct:ia64_opcode_dependency
nchks	opcodes/ia64-gen.c	/^  int nchks;$/;"	m	struct:rdep	file:
ncl	bfd/elf32-msp430.c	/^  int ncl;			\/* New code length.  *\/$/;"	m	struct:rcodes_s	file:
ncmds	bfd/mach-o.h	/^  unsigned long ncmds;$/;"	m	struct:bfd_mach_o_header
ncmds	include/mach-o/external.h	/^  unsigned char ncmds[4];	\/* Number of load commands.  *\/$/;"	m	struct:mach_o_header_external
ncmds	libiberty/simple-object-mach-o.c	/^  unsigned char ncmds[4];	\/* Number of load commands.  *\/$/;"	m	struct:mach_o_header_32	file:
ncmds	libiberty/simple-object-mach-o.c	/^  unsigned char ncmds[4];	\/* Number of load commands.  *\/$/;"	m	struct:mach_o_header_64	file:
ncmds	libiberty/simple-object-mach-o.c	/^  unsigned int ncmds;$/;"	m	struct:simple_object_mach_o_read	file:
ncode	zlib/contrib/infback9/inflate9.h	/^    unsigned ncode;             \/* number of code length code lengths *\/$/;"	m	struct:inflate_state
ncode	zlib/inflate.h	/^    unsigned ncode;             \/* number of code length code lengths *\/$/;"	m	struct:inflate_state
ncput	opcodes/microblaze-opcm.h	/^  ncget, ncput, muli, bslli, bsrai, bsrli, mului,$/;"	e	enum:microblaze_instr
ncputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
ncxt	readline/rlprivate.h	/^  _rl_arg_cxt ncxt;$/;"	m	struct:__rl_vimotion_context
ndist	zlib/contrib/infback9/inflate9.h	/^    unsigned ndist;             \/* number of distance code lengths *\/$/;"	m	struct:inflate_state
ndist	zlib/inflate.h	/^    unsigned ndist;             \/* number of distance code lengths *\/$/;"	m	struct:inflate_state
ndph	sim/bfin/dv-bfin_dma.c	/^    struct { bu16 ndpl, ndph; };$/;"	m	struct:bfin_dma::__anon810::__anon811	file:
ndpl	sim/bfin/dv-bfin_dma.c	/^    struct { bu16 ndpl, ndph; };$/;"	m	struct:bfin_dma::__anon810::__anon811	file:
nds32_abi_split	gdb/nds32-tdep.c	/^nds32_abi_split (int elf_abi)$/;"	f	file:
nds32_abi_use_fpr	gdb/nds32-tdep.c	/^nds32_abi_use_fpr (int elf_abi)$/;"	f	file:
nds32_add_reggroups	gdb/nds32-tdep.c	/^nds32_add_reggroups (struct gdbarch *gdbarch)$/;"	f	file:
nds32_alloc_frame_cache	gdb/nds32-tdep.c	/^nds32_alloc_frame_cache (void)$/;"	f	file:
nds32_analyze_epilogue	gdb/nds32-tdep.c	/^nds32_analyze_epilogue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
nds32_analyze_epilogue_insn16	gdb/nds32-tdep.c	/^nds32_analyze_epilogue_insn16 (uint32_t insn, struct nds32_frame_cache *cache)$/;"	f	file:
nds32_analyze_epilogue_insn32	gdb/nds32-tdep.c	/^nds32_analyze_epilogue_insn32 (int abi_use_fpr, uint32_t insn,$/;"	f	file:
nds32_analyze_prologue	gdb/nds32-tdep.c	/^nds32_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
nds32_asm_desc	opcodes/nds32-asm.h	/^typedef struct nds32_asm_desc$/;"	s
nds32_asm_desc_t	opcodes/nds32-asm.h	/^} nds32_asm_desc_t;$/;"	t	typeref:struct:nds32_asm_desc
nds32_asm_init	opcodes/nds32-asm.c	/^nds32_asm_init (nds32_asm_desc_t *pdesc, int flags)$/;"	f
nds32_asm_insn	opcodes/nds32-asm.h	/^typedef struct nds32_asm_insn$/;"	s
nds32_asm_insn_t	opcodes/nds32-asm.h	/^} nds32_asm_insn_t;$/;"	t	typeref:struct:nds32_asm_insn
nds32_assemble	opcodes/nds32-asm.c	/^nds32_assemble (nds32_asm_desc_t *pdesc, nds32_asm_insn_t *pinsn,$/;"	f
nds32_break_insn	gdb/nds32-tdep.c	/^constexpr gdb_byte nds32_break_insn[] = { 0xEA, 0x00 };$/;"	v
nds32_breakpoint	gdb/nds32-tdep.c	/^typedef BP_MANIPULATION (nds32_break_insn) nds32_breakpoint;$/;"	t	file:
nds32_check_calling_use_fpr	gdb/nds32-tdep.c	/^nds32_check_calling_use_fpr (struct type *type)$/;"	f	file:
nds32_check_vec_size	bfd/elf32-nds32.c	/^nds32_check_vec_size (bfd *ibfd)$/;"	f	file:
nds32_convert_16_to_32	bfd/elf32-nds32.c	/^nds32_convert_16_to_32 (bfd *abfd, uint16_t insn16, uint32_t *pinsn)$/;"	f
nds32_convert_32_to_16	bfd/elf32-nds32.c	/^nds32_convert_32_to_16 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,$/;"	f
nds32_convert_32_to_16_alu1	bfd/elf32-nds32.c	/^nds32_convert_32_to_16_alu1 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,$/;"	f	file:
nds32_convert_32_to_16_alu2	bfd/elf32-nds32.c	/^nds32_convert_32_to_16_alu2 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,$/;"	f	file:
nds32_cr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_cr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_dmar_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_dmar_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_dr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_dr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_dummy_id	gdb/nds32-tdep.c	/^nds32_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
nds32_dwarf2_reg_to_regnum	gdb/nds32-tdep.c	/^nds32_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
nds32_elf_9_pcrel_reloc	bfd/elf32-nds32.c	/^nds32_elf_9_pcrel_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nds32_elf_action_discarded	bfd/elf32-nds32.c	/^nds32_elf_action_discarded (asection *sec)$/;"	f	file:
nds32_elf_add_symbol_hook	bfd/elf32-nds32.c	/^nds32_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
nds32_elf_adjust_dynamic_symbol	bfd/elf32-nds32.c	/^nds32_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
nds32_elf_blank	bfd/elf32-nds32.c	/^struct nds32_elf_blank$/;"	s	file:
nds32_elf_blank_t	bfd/elf32-nds32.c	/^typedef struct nds32_elf_blank nds32_elf_blank_t;$/;"	t	typeref:struct:nds32_elf_blank	file:
nds32_elf_check_dup_relocs	bfd/elf32-nds32.c	/^nds32_elf_check_dup_relocs (Elf_Internal_Rela *reloc,$/;"	f	file:
nds32_elf_check_relocs	bfd/elf32-nds32.c	/^nds32_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
nds32_elf_convert_branch	bfd/elf32-nds32.c	/^nds32_elf_convert_branch (uint16_t insn16, uint32_t insn,$/;"	f	file:
nds32_elf_copy_indirect_symbol	bfd/elf32-nds32.c	/^nds32_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
nds32_elf_create_dynamic_sections	bfd/elf32-nds32.c	/^nds32_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
nds32_elf_do_9_pcrel_reloc	bfd/elf32-nds32.c	/^nds32_elf_do_9_pcrel_reloc (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nds32_elf_final_link_relocate	bfd/elf32-nds32.c	/^nds32_elf_final_link_relocate (reloc_howto_type *howto, bfd *input_bfd,$/;"	f	file:
nds32_elf_final_sda_base	bfd/elf32-nds32.c	/^nds32_elf_final_sda_base (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
nds32_elf_final_write_processing	bfd/elf32-nds32.c	/^nds32_elf_final_write_processing (bfd *abfd,$/;"	f	file:
nds32_elf_finish_dynamic_sections	bfd/elf32-nds32.c	/^nds32_elf_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
nds32_elf_finish_dynamic_symbol	bfd/elf32-nds32.c	/^nds32_elf_finish_dynamic_symbol (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
nds32_elf_gc_mark_hook	bfd/elf32-nds32.c	/^nds32_elf_gc_mark_hook (asection *sec, struct bfd_link_info *info,$/;"	f	file:
nds32_elf_generic_reloc	bfd/elf32-nds32.c	/^nds32_elf_generic_reloc (bfd *input_bfd, arelent *reloc_entry,$/;"	f	file:
nds32_elf_get_relocated_section_contents	bfd/elf32-nds32.c	/^nds32_elf_get_relocated_section_contents (bfd *abfd,$/;"	f	file:
nds32_elf_grok_prstatus	bfd/elf32-nds32.c	/^nds32_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
nds32_elf_grok_psinfo	bfd/elf32-nds32.c	/^nds32_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
nds32_elf_hash_table	bfd/elf32-nds32.h	126;"	d
nds32_elf_hi20_reloc	bfd/elf32-nds32.c	/^nds32_elf_hi20_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
nds32_elf_howto_table	bfd/elf32-nds32.c	/^static reloc_howto_type nds32_elf_howto_table[] =$/;"	v	file:
nds32_elf_ignore_reloc	bfd/elf32-nds32.c	/^nds32_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
nds32_elf_insn_size	bfd/elf32-nds32.c	/^nds32_elf_insn_size (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_link_hash_newfunc	bfd/elf32-nds32.c	/^nds32_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
nds32_elf_link_hash_table_create	bfd/elf32-nds32.c	/^nds32_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
nds32_elf_lo12_reloc	bfd/elf32-nds32.c	/^nds32_elf_lo12_reloc (bfd *input_bfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nds32_elf_merge_private_bfd_data	bfd/elf32-nds32.c	/^nds32_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
nds32_elf_mkobject	bfd/elf32-nds32.c	/^nds32_elf_mkobject (bfd *abfd)$/;"	f	file:
nds32_elf_object_p	bfd/elf32-nds32.c	/^nds32_elf_object_p (bfd *abfd)$/;"	f	file:
nds32_elf_output_arch_syms	bfd/elf32-nds32.c	/^nds32_elf_output_arch_syms (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_output_symbol_hook	bfd/elf32-nds32.c	/^nds32_elf_output_symbol_hook (struct bfd_link_info *info,$/;"	f	file:
nds32_elf_print_private_bfd_data	bfd/elf32-nds32.c	/^nds32_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
nds32_elf_rela_local_sym	bfd/elf32-nds32.c	/^nds32_elf_rela_local_sym (bfd *abfd, Elf_Internal_Sym *sym,$/;"	f	file:
nds32_elf_relax_delete_blanks	bfd/elf32-nds32.c	/^nds32_elf_relax_delete_blanks (bfd *abfd, asection *sec,$/;"	f	file:
nds32_elf_relax_got_suff	bfd/elf32-nds32.c	/^nds32_elf_relax_got_suff (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_gotoff_suff	bfd/elf32-nds32.c	/^nds32_elf_relax_gotoff_suff (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_howto_table	bfd/elf32-nds32.c	/^static reloc_howto_type nds32_elf_relax_howto_table[] =$/;"	v	file:
nds32_elf_relax_letlsadd	bfd/elf32-nds32.c	/^nds32_elf_relax_letlsadd (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_letlslo12	bfd/elf32-nds32.c	/^nds32_elf_relax_letlslo12 (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_letlsls	bfd/elf32-nds32.c	/^nds32_elf_relax_letlsls (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_lo12	bfd/elf32-nds32.c	/^nds32_elf_relax_lo12 (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_loadstore	bfd/elf32-nds32.c	/^nds32_elf_relax_loadstore (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_longcall1	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall1 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longcall2	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall2 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longcall3	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall3 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longcall4	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall4 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longcall5	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall5 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longcall6	bfd/elf32-nds32.c	/^nds32_elf_relax_longcall6 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump1	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump1 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump2	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump2 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump3	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump3 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump4	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump4 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump5	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump5 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump6	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump6 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_longjump7	bfd/elf32-nds32.c	/^nds32_elf_relax_longjump7 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_piclo12	bfd/elf32-nds32.c	/^nds32_elf_relax_piclo12 (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_pltgot_suff	bfd/elf32-nds32.c	/^nds32_elf_relax_pltgot_suff (struct bfd_link_info *link_info, bfd *abfd,$/;"	f	file:
nds32_elf_relax_ptr	bfd/elf32-nds32.c	/^nds32_elf_relax_ptr (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,$/;"	f	file:
nds32_elf_relax_section	bfd/elf32-nds32.c	/^nds32_elf_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
nds32_elf_reloc_type_class	bfd/elf32-nds32.c	/^nds32_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_relocate_hi20	bfd/elf32-nds32.c	/^nds32_elf_relocate_hi20 (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_relocate_section	bfd/elf32-nds32.c	/^nds32_elf_relocate_section (bfd *		   output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_sda15_reloc	bfd/elf32-nds32.c	/^nds32_elf_sda15_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
nds32_elf_set_private_flags	bfd/elf32-nds32.c	/^nds32_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
nds32_elf_size_dynamic_sections	bfd/elf32-nds32.c	/^nds32_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_elf_special_sections	bfd/elf32-nds32.c	/^static struct bfd_elf_special_section const nds32_elf_special_sections[] =$/;"	v	file:
nds32_elf_write_16	bfd/elf32-nds32.c	/^nds32_elf_write_16 (bfd *abfd ATTRIBUTE_UNUSED, bfd_byte *contents,$/;"	f	file:
nds32_elfver_strtab	bfd/elf32-nds32.c	/^static const char *const nds32_elfver_strtab[] =$/;"	v	file:
nds32_epilogue_frame_cache	gdb/nds32-tdep.c	/^nds32_epilogue_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
nds32_epilogue_frame_prev_register	gdb/nds32-tdep.c	/^nds32_epilogue_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
nds32_epilogue_frame_sniffer	gdb/nds32-tdep.c	/^nds32_epilogue_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
nds32_epilogue_frame_this_id	gdb/nds32-tdep.c	/^nds32_epilogue_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
nds32_epilogue_frame_unwind	gdb/nds32-tdep.c	/^static const struct frame_unwind nds32_epilogue_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
nds32_ex9_info	opcodes/nds32-dis.c	/^nds32_ex9_info (bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_extract_return_value	gdb/nds32-tdep.c	/^nds32_extract_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
nds32_fag	bfd/elf32-nds32.c	/^struct nds32_fag$/;"	s	file:
nds32_fag_find_base	bfd/elf32-nds32.c	/^nds32_fag_find_base (struct nds32_fag *head, struct nds32_fag **bestpp)$/;"	f	file:
nds32_fag_free_list	bfd/elf32-nds32.c	/^nds32_fag_free_list (struct nds32_fag *head)$/;"	f	file:
nds32_fag_init	bfd/elf32-nds32.c	/^nds32_fag_init (struct nds32_fag *head)$/;"	f	file:
nds32_fag_insert	bfd/elf32-nds32.c	/^nds32_fag_insert (struct nds32_fag *head, bfd_vma addr,$/;"	f	file:
nds32_fag_mark_relax	bfd/elf32-nds32.c	/^nds32_fag_mark_relax (struct bfd_link_info *link_info,$/;"	f	file:
nds32_fag_remove_unused_fpbase	bfd/elf32-nds32.c	/^nds32_fag_remove_unused_fpbase (bfd *abfd, asection *sec,$/;"	f	file:
nds32_fag_unmark_relax	bfd/elf32-nds32.c	/^nds32_fag_unmark_relax (struct nds32_fag *fag,$/;"	f	file:
nds32_fag_verify	bfd/elf32-nds32.c	/^nds32_fag_verify (struct nds32_fag *head)$/;"	f	file:
nds32_fdr_register_names	gdb/nds32-tdep.c	/^static const char *const nds32_fdr_register_names[] =$/;"	v	file:
nds32_field	opcodes/nds32-asm.h	/^typedef struct nds32_field$/;"	s
nds32_filter_unknown_insn	opcodes/nds32-dis.c	/^nds32_filter_unknown_insn (uint32_t insn, struct nds32_opcode **opc)$/;"	f	file:
nds32_find_reg_keyword	opcodes/nds32-dis.c	/^nds32_find_reg_keyword (keyword_t *reg, int value)$/;"	f	file:
nds32_frame_align	gdb/nds32-tdep.c	/^nds32_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
nds32_frame_base	gdb/nds32-tdep.c	/^static const struct frame_base nds32_frame_base =$/;"	v	typeref:struct:frame_base	file:
nds32_frame_base_address	gdb/nds32-tdep.c	/^nds32_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
nds32_frame_cache	gdb/nds32-tdep.c	/^nds32_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
nds32_frame_cache	gdb/nds32-tdep.c	/^struct nds32_frame_cache$/;"	s	file:
nds32_frame_prev_register	gdb/nds32-tdep.c	/^nds32_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
nds32_frame_this_id	gdb/nds32-tdep.c	/^nds32_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
nds32_frame_unwind	gdb/nds32-tdep.c	/^static const struct frame_unwind nds32_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
nds32_fsr_register_names	gdb/nds32-tdep.c	/^static const char *const nds32_fsr_register_names[] =$/;"	v	file:
nds32_gdbarch_init	gdb/nds32-tdep.c	/^nds32_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
nds32_get_local_syms	bfd/elf32-nds32.c	/^nds32_get_local_syms (bfd *abfd, asection *sec ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_get_longjmp_target	gdb/nds32-tdep.c	/^nds32_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
nds32_get_section_contents	bfd/elf32-nds32.c	/^nds32_get_section_contents (bfd *abfd, asection *sec,$/;"	f	file:
nds32_hash_entry	opcodes/nds32-asm.h	/^struct nds32_hash_entry$/;"	s
nds32_hi20	bfd/elf32-nds32.c	/^struct nds32_hi20$/;"	s	file:
nds32_hi20_list	bfd/elf32-nds32.c	/^static struct nds32_hi20 *nds32_hi20_list;$/;"	v	typeref:struct:nds32_hi20	file:
nds32_hspr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_hspr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_idr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_idr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_info_to_howto	bfd/elf32-nds32.c	/^nds32_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED, arelent *cache_ptr,$/;"	f	file:
nds32_info_to_howto_rel	bfd/elf32-nds32.c	/^nds32_info_to_howto_rel (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
nds32_init_reggroups	gdb/nds32-tdep.c	/^nds32_init_reggroups (void)$/;"	f	file:
nds32_insertion_sort	bfd/elf32-nds32.c	/^nds32_insertion_sort (void *base, size_t nmemb, size_t size,$/;"	f
nds32_ir_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_ir_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_keyword	opcodes/nds32-asm.h	/^typedef struct nds32_keyword$/;"	s
nds32_mask_opcode	opcodes/nds32-dis.c	/^nds32_mask_opcode (uint32_t insn)$/;"	f	file:
nds32_mr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_mr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_opcode	opcodes/nds32-asm.h	/^typedef struct nds32_opcode$/;"	s
nds32_opcodes	opcodes/nds32-asm.c	/^struct nds32_opcode nds32_opcodes[] =$/;"	v	typeref:struct:nds32_opcode
nds32_parse_audio_ext	opcodes/nds32-dis.c	/^nds32_parse_audio_ext (const field_t *pfd,$/;"	f	file:
nds32_parse_opcode	opcodes/nds32-dis.c	/^nds32_parse_opcode (struct nds32_opcode *opc, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
nds32_pfr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_pfr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_pop_multiple_words	gdb/nds32-tdep.c	/^nds32_pop_multiple_words (struct nds32_frame_cache *cache, int rb, int re,$/;"	f	file:
nds32_pseudo_register_name	gdb/nds32-tdep.c	/^nds32_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
nds32_pseudo_register_read	gdb/nds32-tdep.c	/^nds32_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
nds32_pseudo_register_type	gdb/nds32-tdep.c	/^nds32_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
nds32_pseudo_register_write	gdb/nds32-tdep.c	/^nds32_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
nds32_push_dummy_call	gdb/nds32-tdep.c	/^nds32_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
nds32_push_multiple_words	gdb/nds32-tdep.c	/^nds32_push_multiple_words (struct nds32_frame_cache *cache, int rb, int re,$/;"	f	file:
nds32_racr_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_racr_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_register_aliases	gdb/nds32-tdep.c	/^} nds32_register_aliases[] =$/;"	v	typeref:struct:__anon1821	file:
nds32_register_names	gdb/nds32-tdep.c	/^static const char *const nds32_register_names[] =$/;"	v	file:
nds32_register_reggroup_p	gdb/nds32-tdep.c	/^nds32_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
nds32_regnum	gdb/nds32-tdep.h	/^enum nds32_regnum$/;"	g
nds32_relax_adjust_label	bfd/elf32-nds32.c	/^nds32_relax_adjust_label (bfd *abfd, asection *sec,$/;"	f	file:
nds32_relax_fp_as_gp	bfd/elf32-nds32.c	/^nds32_relax_fp_as_gp (struct bfd_link_info *link_info,$/;"	f	file:
nds32_reloc_map	bfd/elf32-nds32.c	/^static const struct nds32_reloc_map_entry nds32_reloc_map[] =$/;"	v	typeref:struct:nds32_reloc_map_entry	file:
nds32_reloc_map_entry	bfd/elf32-nds32.c	/^struct nds32_reloc_map_entry$/;"	s	file:
nds32_relocate_contents	bfd/elf32-nds32.c	/^nds32_relocate_contents (reloc_howto_type *howto, bfd *input_bfd,$/;"	f	file:
nds32_return_value	gdb/nds32-tdep.c	/^nds32_return_value (struct gdbarch *gdbarch, struct value *func_type,$/;"	f	file:
nds32_secur_reggroup	gdb/nds32-tdep.c	/^static struct reggroup *nds32_secur_reggroup;$/;"	v	typeref:struct:reggroup	file:
nds32_skip_prologue	gdb/nds32-tdep.c	/^nds32_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
nds32_special_opcode	opcodes/nds32-dis.c	/^nds32_special_opcode (uint32_t insn, struct nds32_opcode **opc)$/;"	f	file:
nds32_stack_frame_destroyed_p	gdb/nds32-tdep.c	/^nds32_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
nds32_store_return_value	gdb/nds32-tdep.c	/^nds32_store_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
nds32_type_align	gdb/nds32-tdep.c	/^nds32_type_align (struct type *type)$/;"	f	file:
nds32_unwind_pc	gdb/nds32-tdep.c	/^nds32_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
nds32_unwind_sp	gdb/nds32-tdep.c	/^nds32_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
nds32_validate_tdesc_p	gdb/nds32-tdep.c	/^nds32_validate_tdesc_p (const struct target_desc *tdesc,$/;"	f	file:
ndx	bfd/elf-bfd.h	/^  unsigned int		     ndx;$/;"	m	struct:elf_section_list
ne_index	sim/frv/frv-sim.h	/^  int ne_index;$/;"	m	struct:frv_interrupt_state
neaget	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
neagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
neaput	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
neaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
necaget	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
necagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
necaput	opcodes/microblaze-opcm.h	/^  eaget, ecaget, neaget, necaget, eaput, ecaput, neaput, necaput,$/;"	e	enum:microblaze_instr
necaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
necget	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
necgetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
necput	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
necputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
nedf	sim/common/cgen-accfp.c	/^nedf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
nedf	sim/common/cgen-fpu.h	/^  int (*nedf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
need_access_label_p	gdb/c-typeprint.c	/^need_access_label_p (struct type *type)$/;"	f	file:
need_comp	bfd/elfxx-mips.c	/^  unsigned int need_comp : 1;$/;"	m	struct:plt_entry	file:
need_copy_relocation_p	bfd/elfnn-aarch64.c	/^need_copy_relocation_p (struct elf_aarch64_link_hash_entry *eh)$/;"	f	file:
need_fn_stub	bfd/elfxx-mips.c	/^  unsigned int need_fn_stub : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
need_func_desc_adj	bfd/elf64-ppc.c	/^  unsigned int need_func_desc_adj:1;$/;"	m	struct:ppc_link_hash_table	file:
need_gnat_info	gdb/dwarf2read.c	/^need_gnat_info (struct dwarf2_cu *cu)$/;"	f	file:
need_malloc	gdb/testsuite/gdb.base/break.c	/^void *need_malloc ()$/;"	f
need_mips	bfd/elfxx-mips.c	/^  unsigned int need_mips : 1;$/;"	m	struct:plt_entry	file:
need_modrm	opcodes/i386-dis.c	/^static unsigned char need_modrm;$/;"	v	file:
need_more	zlib/deflate.c	/^    need_more,      \/* block not completed, need more input or more output *\/$/;"	e	enum:__anon982	file:
need_moribund_for_location_type	gdb/breakpoint.c	/^need_moribund_for_location_type (struct bp_location *loc)$/;"	f	file:
need_plt_stub	bfd/elf32-hppa.c	/^  unsigned int need_plt_stub:1;$/;"	m	struct:elf32_hppa_link_hash_table	file:
need_stale_parent_threads_check	gdb/linux-thread-db.c	/^  int need_stale_parent_threads_check;$/;"	m	struct:thread_db_info	file:
need_step_over_p	gdb/gdbserver/linux-low.c	/^need_step_over_p (thread_info *thread)$/;"	f	file:
need_vex	opcodes/i386-dis.c	/^static unsigned char need_vex;$/;"	v	file:
need_vex_reg	opcodes/i386-dis.c	/^static unsigned char need_vex_reg;$/;"	v	file:
needed	bfd/elf-bfd.h	/^  struct bfd_link_needed_list *needed;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::bfd_link_needed_list
needed_count	bfd/elf64-ia64-vms.c	/^  unsigned int needed_count;$/;"	m	struct:elf64_ia64_vms_obj_tdata	file:
needs_copy	bfd/elf-bfd.h	/^  unsigned int needs_copy : 1;$/;"	m	struct:elf_link_hash_entry
needs_copy	bfd/elfxx-x86.h	/^  unsigned int needs_copy : 1;$/;"	m	struct:elf_x86_link_hash_entry
needs_escaping	gdb/common/rsp-low.c	/^needs_escaping (gdb_byte b)$/;"	f	file:
needs_insert	include/opcode/arc.h	/^  unsigned char needs_insert;$/;"	m	struct:arc_operand_operation
needs_lazy_stub	bfd/elfxx-mips.c	/^  unsigned int needs_lazy_stub : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
needs_ovl_stub	bfd/elf32-spu.c	/^needs_ovl_stub (struct elf_link_hash_entry *h,$/;"	f	file:
needs_plt	bfd/elf-bfd.h	/^  unsigned int needs_plt : 1;$/;"	m	struct:elf_link_hash_entry
needs_relocations	gdb/gdb_bfd.c	/^  unsigned int needs_relocations : 1;$/;"	m	struct:gdb_bfd_data	file:
needs_save_res	bfd/elf64-ppc.c	/^  int needs_save_res;$/;"	m	struct:map_stub	file:
needs_setup	gdb/inferior.h	/^  bool needs_setup = false;$/;"	m	class:inferior
needs_special_treatment	gdb/contrib/cleanup_check.py	/^def needs_special_treatment(decl):$/;"	f
needs_update	gdb/breakpoint.h	/^  bool needs_update = false;$/;"	m	class:bp_location
neg	sim/testsuite/sim/h8300/extl.s	/^neg:	.long	0x00008000$/;"	l
neg	sim/testsuite/sim/h8300/extw.s	/^neg:	.word	0x0080$/;"	l
neg2	sim/testsuite/sim/h8300/extl.s	/^neg2:	.long	0x00000080$/;"	l
neg_b_abs16dst	sim/testsuite/sim/h8300/neg.s	/^neg_b_abs16dst:$/;"	l
neg_b_abs32dst	sim/testsuite/sim/h8300/neg.s	/^neg_b_abs32dst:$/;"	l
neg_b_disp16dst	sim/testsuite/sim/h8300/neg.s	/^neg_b_disp16dst:$/;"	l
neg_b_disp2dst	sim/testsuite/sim/h8300/neg.s	/^neg_b_disp2dst:$/;"	l
neg_b_disp32dst	sim/testsuite/sim/h8300/neg.s	/^neg_b_disp32dst:$/;"	l
neg_b_rdind	sim/testsuite/sim/h8300/neg.s	/^neg_b_rdind:$/;"	l
neg_b_rdpostdec	sim/testsuite/sim/h8300/neg.s	/^neg_b_rdpostdec:$/;"	l
neg_b_rdpostinc	sim/testsuite/sim/h8300/neg.s	/^neg_b_rdpostinc:$/;"	l
neg_b_rdpredec	sim/testsuite/sim/h8300/neg.s	/^neg_b_rdpredec:$/;"	l
neg_b_rdpreinc	sim/testsuite/sim/h8300/neg.s	/^neg_b_rdpreinc:$/;"	l
neg_b_reg8	sim/testsuite/sim/h8300/neg.s	/^neg_b_reg8:$/;"	l
neg_l_abs16dst	sim/testsuite/sim/h8300/neg.s	/^neg_l_abs16dst:$/;"	l
neg_l_abs32dst	sim/testsuite/sim/h8300/neg.s	/^neg_l_abs32dst:$/;"	l
neg_l_disp16dst	sim/testsuite/sim/h8300/neg.s	/^neg_l_disp16dst:$/;"	l
neg_l_disp2dst	sim/testsuite/sim/h8300/neg.s	/^neg_l_disp2dst:$/;"	l
neg_l_disp32dst	sim/testsuite/sim/h8300/neg.s	/^neg_l_disp32dst:$/;"	l
neg_l_rdind	sim/testsuite/sim/h8300/neg.s	/^neg_l_rdind:$/;"	l
neg_l_rdpostdec	sim/testsuite/sim/h8300/neg.s	/^neg_l_rdpostdec:$/;"	l
neg_l_rdpostinc	sim/testsuite/sim/h8300/neg.s	/^neg_l_rdpostinc:$/;"	l
neg_l_rdpredec	sim/testsuite/sim/h8300/neg.s	/^neg_l_rdpredec:$/;"	l
neg_l_rdpreinc	sim/testsuite/sim/h8300/neg.s	/^neg_l_rdpreinc:$/;"	l
neg_l_reg16	sim/testsuite/sim/h8300/neg.s	/^neg_l_reg16:$/;"	l
neg_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^neg_tests:$/;"	l
neg_w_abs16dst	sim/testsuite/sim/h8300/neg.s	/^neg_w_abs16dst:$/;"	l
neg_w_abs32dst	sim/testsuite/sim/h8300/neg.s	/^neg_w_abs32dst:$/;"	l
neg_w_disp16dst	sim/testsuite/sim/h8300/neg.s	/^neg_w_disp16dst:$/;"	l
neg_w_disp2dst	sim/testsuite/sim/h8300/neg.s	/^neg_w_disp2dst:$/;"	l
neg_w_disp32dst	sim/testsuite/sim/h8300/neg.s	/^neg_w_disp32dst:$/;"	l
neg_w_rdind	sim/testsuite/sim/h8300/neg.s	/^neg_w_rdind:$/;"	l
neg_w_rdpostdec	sim/testsuite/sim/h8300/neg.s	/^neg_w_rdpostdec:$/;"	l
neg_w_rdpostinc	sim/testsuite/sim/h8300/neg.s	/^neg_w_rdpostinc:$/;"	l
neg_w_rdpredec	sim/testsuite/sim/h8300/neg.s	/^neg_w_rdpredec:$/;"	l
neg_w_rdpreinc	sim/testsuite/sim/h8300/neg.s	/^neg_w_rdpreinc:$/;"	l
neg_w_reg16	sim/testsuite/sim/h8300/neg.s	/^neg_w_reg16:$/;"	l
negate	sim/ppc/dp-bit.c	/^negate (FLO_type arg_a)$/;"	f
negate	sim/ppc/dp-bit.c	144;"	d	file:
negate	sim/ppc/dp-bit.c	156;"	d	file:
negate	sim/ppc/dp-bit.c	175;"	d	file:
negate	sim/ppc/dp-bit.c	192;"	d	file:
negate_interrupt	sim/ppc/hw_opic.c	/^negate_interrupt(device *me,$/;"	f	file:
negative	opcodes/bfin-dis.c	/^  const char negative;$/;"	m	struct:__anon27	file:
negative	sim/bfin/bfin-sim.c	/^  const char negative;$/;"	m	struct:__anon822	file:
negdf	sim/common/cgen-accfp.c	/^negdf (CGEN_FPU* fpu, DF x)$/;"	f	file:
negdf	sim/common/cgen-fpu.h	/^  DF (*negdf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
neget	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
negetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
negimm5s4	opcodes/bfin-dis.c	447;"	d	file:
negimm5s4	sim/bfin/bfin-sim.c	286;"	d	file:
negimm5s4_str	sim/bfin/bfin-sim.c	287;"	d	file:
negsf	sim/common/cgen-accfp.c	/^negsf (CGEN_FPU* fpu, SF x)$/;"	f	file:
negsf	sim/common/cgen-fpu.h	/^  SF (*negsf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
negtf	sim/common/cgen-fpu.h	/^  TF (*negtf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
negxf	sim/common/cgen-fpu.h	/^  XF (*negxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
nelts	gdb/expression.h	/^    int nelts;$/;"	m	struct:expression
neon_double_type	gdb/arm-tdep.h	/^  struct type *neon_double_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
neon_opcodes	opcodes/arm-dis.c	/^static const struct opcode32 neon_opcodes[] =$/;"	v	typeref:struct:opcode32	file:
neon_quad_type	gdb/arm-tdep.h	/^  struct type *neon_quad_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
neput	opcodes/microblaze-opcm.h	/^  eget, ecget, neget, necget, eput, ecput, neput, necput,$/;"	e	enum:microblaze_instr
neputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
nesf	sim/common/cgen-accfp.c	/^nesf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
nesf	sim/common/cgen-fpu.h	/^  int (*nesf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
nest_level	include/hp-symtab.h	/^  unsigned int nest_level:	5;$/;"	m	struct:dntt_type_function
nested_archives	bfd/bfd-in2.h	/^  struct bfd *nested_archives; \/* List of nested archive in a flattened$/;"	m	struct:bfd	typeref:struct:bfd::bfd
nested_name	gdb/cp-name-parser.y	/^nested_name	:	NAME COLONCOLON$/;"	l
nested_prologue_inner	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^nested_prologue_inner:$/;"	l
nested_prologue_outer	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^nested_prologue_outer:$/;"	l
nested_su	gdb/testsuite/gdb.base/ptype.c	/^} nested_su;$/;"	v	typeref:struct:outer_struct
nested_su	gdb/testsuite/gdb.base/whatis.c	/^} nested_su;$/;"	v	typeref:struct:outer_struct
nested_types	gdb/gdbtypes.h	/^    struct decl_field *nested_types;$/;"	m	struct:cplus_struct_type	typeref:struct:cplus_struct_type::decl_field
nested_types_count	gdb/gdbtypes.h	/^    unsigned nested_types_count;$/;"	m	struct:cplus_struct_type
nested_types_list	gdb/dwarf2read.c	/^    std::vector<struct decl_field> nested_types_list;$/;"	m	struct:field_info	typeref:struct:field_info::decl_field	file:
nestlevel	include/hp-symtab.h	/^  unsigned int nestlevel: 	6;    \/* # of nesting levels back     *\/$/;"	m	struct:dntt_type_with
net_close	gdb/ser-tcp.c	/^net_close (struct serial *scb)$/;"	f
net_open	gdb/ser-tcp.c	/^net_open (struct serial *scb, const char *name)$/;"	f
net_read_prim	gdb/ser-tcp.c	/^net_read_prim (struct serial *scb, size_t count)$/;"	f
net_windows_close	gdb/ser-mingw.c	/^net_windows_close (struct serial *scb)$/;"	f	file:
net_windows_done_wait_handle	gdb/ser-mingw.c	/^net_windows_done_wait_handle (struct serial *scb)$/;"	f	file:
net_windows_open	gdb/ser-mingw.c	/^net_windows_open (struct serial *scb, const char *name)$/;"	f	file:
net_windows_select_thread	gdb/ser-mingw.c	/^net_windows_select_thread (void *arg)$/;"	f	file:
net_windows_socket_check_pending	gdb/ser-mingw.c	/^net_windows_socket_check_pending (struct serial *scb)$/;"	f	file:
net_windows_state	gdb/ser-mingw.c	/^struct net_windows_state$/;"	s	file:
net_windows_wait_handle	gdb/ser-mingw.c	/^net_windows_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f	file:
net_write_prim	gdb/ser-tcp.c	/^net_write_prim (struct serial *scb, const void *buf, size_t count)$/;"	f
netbsd_core_data	bfd/bfd-in2.h	/^      struct netbsd_core_struct *netbsd_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::netbsd_core_struct
netbsd_core_file_failing_command	bfd/netbsd-core.c	/^netbsd_core_file_failing_command (bfd *abfd)$/;"	f	file:
netbsd_core_file_failing_signal	bfd/netbsd-core.c	/^netbsd_core_file_failing_signal (bfd *abfd)$/;"	f	file:
netbsd_core_file_matches_executable_p	bfd/netbsd-core.c	44;"	d	file:
netbsd_core_file_p	bfd/netbsd-core.c	/^netbsd_core_file_p (bfd *abfd)$/;"	f	file:
netbsd_core_file_pid	bfd/netbsd-core.c	45;"	d	file:
netbsd_core_struct	bfd/netbsd-core.c	/^struct netbsd_core_struct$/;"	s	file:
netbsd_descriptors	sim/ppc/emul_netbsd.c	/^static emul_syscall_descriptor netbsd_descriptors[] = {$/;"	v	file:
netbsd_error_names	sim/ppc/emul_netbsd.c	/^static char *(netbsd_error_names[]) = {$/;"	v	file:
netbsd_signal_names	sim/ppc/emul_netbsd.c	/^static char *(netbsd_signal_names[]) = {$/;"	v	file:
netf	sim/common/cgen-fpu.h	/^  int (*netf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
netorder32	gdb/record-full.c	/^netorder32 (uint32_t input)$/;"	f	file:
netorder64	gdb/record-full.c	/^netorder64 (uint64_t input)$/;"	f	file:
new	gdb/common/new-op.c	/^operator new (std::size_t sz)$/;"	f
new	gdb/common/new-op.c	/^operator new[] (std::size_t sz)$/;"	f
new	readline/doc/texi2html	/^sub new$/;"	s
new_addr	gdb/aarch64-tdep.c	/^  CORE_ADDR new_addr;$/;"	m	struct:aarch64_displaced_step_data	file:
new_addr	gdb/gdbserver/linux-aarch64-low.c	/^  CORE_ADDR new_addr;$/;"	m	struct:aarch64_insn_relocation_data	file:
new_address	bfd/elf32-xtensa.c	/^  bfd_vma new_address;$/;"	m	struct:xlate_map_entry	file:
new_address_location	gdb/location.c	/^new_address_location (CORE_ADDR addr, const char *addr_string,$/;"	f
new_bittree_node	opcodes/aarch64-gen.c	/^new_bittree_node (void)$/;"	f	file:
new_block	gdb/mdebugread.c	/^new_block (enum block_type type, enum language language)$/;"	f	file:
new_breakpoint_from_type	gdb/breakpoint.c	/^new_breakpoint_from_type (bptype type)$/;"	f	file:
new_bvect	gdb/mdebugread.c	/^new_bvect (int nblocks)$/;"	f	file:
new_cache_request	sim/frv/cache.c	/^new_cache_request (void)$/;"	f	file:
new_call_thread_fsm	gdb/infcall.c	/^new_call_thread_fsm (struct ui *waiting_ui, struct interp *cmd_interp,$/;"	f	file:
new_cmse_stub_offset	bfd/elf32-arm.c	/^  bfd_vma new_cmse_stub_offset;$/;"	m	struct:elf32_arm_link_hash_table	file:
new_compile_instance	gdb/compile/compile-c-types.c	/^new_compile_instance (struct gcc_c_context *fe)$/;"	f
new_console	gdb/windows-nat.c	/^static int new_console = 0;$/;"	v	file:
new_core_mapping	sim/ppc/corefile.c	/^new_core_mapping(attach_type attach,$/;"	f
new_dtags	include/bfdlink.h	/^  unsigned int new_dtags: 1;$/;"	m	struct:bfd_link_info
new_dump	bfd/rs6000-core.c	/^  struct core_dumpx new_dump;	\/* New AIX 4.3+ core dump.  *\/$/;"	m	union:__anon1177	typeref:struct:__anon1177::core_dumpx	file:
new_dump	bfd/rs6000-core.c	/^  struct vm_infox new_dump;$/;"	m	union:__anon1178	typeref:struct:__anon1178::vm_infox	file:
new_encoding	bfd/elf32-m32c.c	/^  unsigned char new_encoding;$/;"	m	struct:__anon1179	file:
new_entries	include/opcode/cgen.h	/^  CGEN_INSN_LIST *new_entries;$/;"	m	struct:__anon1400
new_exp	intl/plural.c	/^new_exp (nargs, op, args)$/;"	f	file:
new_exp_0	intl/plural.c	/^new_exp_0 (op)$/;"	f	file:
new_exp_1	intl/plural.c	/^new_exp_1 (op, right)$/;"	f	file:
new_exp_2	intl/plural.c	/^new_exp_2 (op, left, right)$/;"	f	file:
new_exp_3	intl/plural.c	/^new_exp_3 (op, bexp, tbranch, fbranch)$/;"	f	file:
new_explicit_location	gdb/location.c	/^new_explicit_location (const struct explicit_location *explicit_loc)$/;"	f
new_filter	sim/ppc/filter.c	/^new_filter(const char *filt,$/;"	f
new_finish_command_fsm	gdb/infcmd.c	/^new_finish_command_fsm (struct interp *cmd_interp)$/;"	f	file:
new_fork	gdb/gdbserver/linux-low.h	/^  void (*new_fork) (struct process_info *parent, struct process_info *child);$/;"	m	struct:linux_target_ops
new_fptr	gdb/testsuite/gdb.base/ptype.c	/^double (*new_fptr) (void);$/;"	v
new_got_entry_to_list	bfd/arc-got.h	/^new_got_entry_to_list (struct got_entry **list,$/;"	f
new_group	gdb/windows-nat.c	/^static int new_group = 1;$/;"	v	file:
new_hash_entry_func	bfd/elf64-hppa.c	/^typedef struct bfd_hash_entry *(*new_hash_entry_func)$/;"	t	typeref:struct:new_hash_entry_func	file:
new_hash_entry_func	bfd/elf64-ia64-vms.c	/^typedef struct bfd_hash_entry *(*new_hash_entry_func)$/;"	t	typeref:struct:new_hash_entry_func	file:
new_hash_entry_func	bfd/elfnn-ia64.c	/^typedef struct bfd_hash_entry *(*new_hash_entry_func)$/;"	t	typeref:struct:new_hash_entry_func	file:
new_height_ok	gdb/tui/tui-win.c	/^new_height_ok (struct tui_win_info *primary_win_info, $/;"	f	file:
new_integer_type	gdb/testsuite/gdb.ada/info_types.c	/^typedef int new_integer_type;$/;"	t	file:
new_line_sorts_after	bfd/dwarf2.c	/^new_line_sorts_after (struct line_info *new_line, struct line_info *line)$/;"	f	file:
new_linespec_location	gdb/location.c	/^new_linespec_location (const char **linespec,$/;"	f
new_linetable	gdb/mdebugread.c	/^new_linetable (int size)$/;"	f	file:
new_macro_definition	gdb/macrotab.c	/^new_macro_definition (struct macro_table *t,$/;"	f	file:
new_macro_key	gdb/macrotab.c	/^new_macro_key (struct macro_table *t,$/;"	f	file:
new_macro_table	gdb/macrotab.c	/^new_macro_table (struct obstack *obstack, struct bcache *b,$/;"	f
new_module	bfd/vms-alpha.c	/^new_module (bfd *abfd)$/;"	f	file:
new_objfile	gdb/aix-thread.c	/^new_objfile (struct objfile *objfile)$/;"	f	file:
new_objfile_handler	gdb/testsuite/gdb.python/py-events.py	/^def new_objfile_handler (event):$/;"	f
new_offset	bfd/elf-bfd.h	/^  unsigned int new_offset;$/;"	m	struct:eh_cie_fde
new_opcode_bits	sim/igen/gen.c	/^new_opcode_bits (opcode_bits *old_bits,$/;"	f	file:
new_opcode_node	opcodes/aarch64-gen.c	/^new_opcode_node (void)$/;"	f	file:
new_pmhandler	gdb/ser-go32.c	/^    _go32_dpmi_seginfo new_pmhandler;$/;"	m	struct:intrupt	file:
new_probe_location	gdb/location.c	/^new_probe_location (const char *probe)$/;"	f
new_process	gdb/gdbserver/linux-low.h	/^  struct arch_process_info * (*new_process) (void);$/;"	m	struct:linux_target_ops	typeref:struct:linux_target_ops::new_process
new_psymtab	gdb/mdebugread.c	/^new_psymtab (const char *name, struct objfile *objfile)$/;"	f	file:
new_ptr	zlib/zutil.c	/^    voidpf new_ptr;$/;"	m	struct:ptr_table_s	file:
new_reference	gdb/common/gdb_ref_ptr.h	/^  static ref_ptr<T, Policy> new_reference (T *obj)$/;"	f	class:gdb::ref_ptr
new_register_cache	gdb/gdbserver/regcache.c	/^new_register_cache (const struct target_desc *tdesc)$/;"	f
new_rmhandler	gdb/ser-go32.c	/^    _go32_dpmi_seginfo new_rmhandler;$/;"	m	struct:intrupt	file:
new_rt	sim/rx/rx.c	/^static int new_rt = -1;$/;"	v	file:
new_serial	gdb/serial.c	/^new_serial (const struct serial_ops *ops)$/;"	f	file:
new_sim_core_mapping	sim/common/sim-core.c	/^new_sim_core_mapping (SIM_DESC sd,$/;"	f	file:
new_single_step_breakpoint	gdb/breakpoint.c	/^new_single_step_breakpoint (int thread, struct gdbarch *gdbarch)$/;"	f	file:
new_source_file	gdb/macrotab.c	/^new_source_file (struct macro_table *t,$/;"	f	file:
new_step_command_fsm	gdb/infcmd.c	/^new_step_command_fsm (struct interp *cmd_interp)$/;"	f	file:
new_stop_id	gdb/infrun.c	/^new_stop_id (void)$/;"	f	file:
new_store_request	sim/frv/cache.c	/^new_store_request (int length)$/;"	f	file:
new_symbol	gdb/dwarf2read.c	/^new_symbol (struct die_info *die, struct type *type, struct dwarf2_cu *cu,$/;"	f	file:
new_symbol	gdb/mdebugread.c	/^new_symbol (const char *name)$/;"	f	file:
new_symbol_cache_size	gdb/symtab.c	/^static unsigned int new_symbol_cache_size = DEFAULT_SYMBOL_CACHE_SIZE;$/;"	v	file:
new_symtab	gdb/mdebugread.c	/^new_symtab (const char *name, int maxlines, struct objfile *objfile)$/;"	f	file:
new_table_entry	sim/igen/table.c	/^new_table_entry (open_table * file, table_entry_type type)$/;"	f	file:
new_thread	gdb/gdbserver/linux-low.h	/^  void (*new_thread) (struct lwp_info *);$/;"	m	struct:linux_target_ops
new_thread	gdb/testsuite/gdb.threads/hand-call-new-thread.c	/^new_thread (void)$/;"	f
new_thread	gdb/thread.c	/^new_thread (struct inferior *inf, ptid_t ptid)$/;"	f	file:
new_threads	gdb/linux-thread-db.c	/^  int new_threads;$/;"	m	struct:callback_data	file:
new_tty	gdb/inflow.c	/^new_tty (void)$/;"	f
new_tty_postfork	gdb/inflow.c	/^new_tty_postfork (void)$/;"	f
new_tty_prefork	gdb/inflow.c	/^new_tty_prefork (const char *ttyname)$/;"	f
new_type	gdb/mdebugread.c	/^new_type (char *name)$/;"	f	file:
new_ui_command	gdb/top.c	/^new_ui_command (const char *args, int from_tty)$/;"	f	file:
new_until_break_fsm	gdb/breakpoint.c	/^new_until_break_fsm (struct interp *cmd_interp, int thread,$/;"	f	file:
new_until_next_fsm	gdb/infcmd.c	/^new_until_next_fsm (struct interp *cmd_interp, int thread)$/;"	f	file:
new_variant	gdb/frv-tdep.c	/^new_variant (void)$/;"	f	file:
newentry	bfd/doc/chew.c	/^newentry (word)$/;"	f
newfunc	bfd/bfd-in.h	/^  struct bfd_hash_entry *(*newfunc)$/;"	m	struct:bfd_hash_table	typeref:struct:bfd_hash_table::newfunc
newfunc	bfd/bfd-in2.h	/^  struct bfd_hash_entry *(*newfunc)$/;"	m	struct:bfd_hash_table	typeref:struct:bfd_hash_table::newfunc
newline_anchor	include/xregex2.h	/^  unsigned newline_anchor : 1;$/;"	m	struct:re_pattern_buffer
newobj	gdb/gdbtypes.c	/^  struct type * const old, * const newobj;$/;"	m	struct:allocate_on_obstack	file:
newobj	gdb/varobj.h	/^  std::vector<struct varobj *> newobj;$/;"	m	struct:varobj_update_result
newprt	include/vms/eicp.h	/^  unsigned char newprt[4];$/;"	m	struct:vms_eicp
newreloc	include/opcode/arc.h	/^  signed int   newreloc;   \/* New relocation.  *\/$/;"	m	struct:arc_reloc_equiv_tab
nexf	sim/common/cgen-fpu.h	/^  int (*nexf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
next	bfd/aoutx.h	/^  struct aout_link_includes_totals *next;$/;"	m	struct:aout_link_includes_totals	typeref:struct:aout_link_includes_totals::aout_link_includes_totals
next	bfd/arc-got.h	/^  struct got_entry *next;$/;"	m	struct:got_entry	typeref:struct:got_entry::got_entry
next	bfd/bfd-in.h	/^  struct bfd_hash_entry *next;$/;"	m	struct:bfd_hash_entry	typeref:struct:bfd_hash_entry::bfd_hash_entry
next	bfd/bfd-in.h	/^  struct bfd_link_needed_list *next;$/;"	m	struct:bfd_link_needed_list	typeref:struct:bfd_link_needed_list::bfd_link_needed_list
next	bfd/bfd-in2.h	/^    struct bfd *next;$/;"	m	union:bfd::__anon1152	typeref:struct:bfd::__anon1152::bfd
next	bfd/bfd-in2.h	/^  const struct bfd_arch_info *next;$/;"	m	struct:bfd_arch_info	typeref:struct:bfd_arch_info::bfd_arch_info
next	bfd/bfd-in2.h	/^  struct bfd_hash_entry *next;$/;"	m	struct:bfd_hash_entry	typeref:struct:bfd_hash_entry::bfd_hash_entry
next	bfd/bfd-in2.h	/^  struct bfd_link_needed_list *next;$/;"	m	struct:bfd_link_needed_list	typeref:struct:bfd_link_needed_list::bfd_link_needed_list
next	bfd/bfd-in2.h	/^  struct bfd_section *next;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_section
next	bfd/bfd-in2.h	/^  struct relent_chain *next;$/;"	m	struct:relent_chain	typeref:struct:relent_chain::relent_chain
next	bfd/coff-mips.c	/^  struct mips_hi *next;$/;"	m	struct:mips_hi	typeref:struct:mips_hi::mips_hi	file:
next	bfd/coff-ppc.c	/^  struct list_ele *next;$/;"	m	struct:list_ele	typeref:struct:list_ele::list_ele	file:
next	bfd/coff-rs6000.c	/^  struct member_layout next;$/;"	m	struct:archive_iterator	typeref:struct:archive_iterator::member_layout	file:
next	bfd/doc/chew.c	/^  struct dict_struct *next;$/;"	m	struct:dict_struct	typeref:struct:dict_struct::dict_struct	file:
next	bfd/dwarf2.c	/^  struct abbrev_info *next;	\/* Next in chain.  *\/$/;"	m	struct:abbrev_info	typeref:struct:abbrev_info::abbrev_info	file:
next	bfd/dwarf2.c	/^  struct arange *next;$/;"	m	struct:arange	typeref:struct:arange::arange	file:
next	bfd/dwarf2.c	/^  struct info_list_node *next;$/;"	m	struct:info_list_node	typeref:struct:info_list_node::info_list_node	file:
next	bfd/ecofflink.c	/^  struct shuffle *next;$/;"	m	struct:shuffle	typeref:struct:shuffle::shuffle	file:
next	bfd/ecofflink.c	/^  struct string_hash_entry *next;$/;"	m	struct:string_hash_entry	typeref:struct:string_hash_entry::string_hash_entry	file:
next	bfd/elf-bfd.h	/^  struct elf_dyn_relocs *next;$/;"	m	struct:elf_dyn_relocs	typeref:struct:elf_dyn_relocs::elf_dyn_relocs
next	bfd/elf-bfd.h	/^  struct elf_link_loaded_list *next;$/;"	m	struct:elf_link_loaded_list	typeref:struct:elf_link_loaded_list::elf_link_loaded_list
next	bfd/elf-bfd.h	/^  struct elf_link_local_dynamic_entry *next;$/;"	m	struct:elf_link_local_dynamic_entry	typeref:struct:elf_link_local_dynamic_entry::elf_link_local_dynamic_entry
next	bfd/elf-bfd.h	/^  struct elf_property_list *next;$/;"	m	struct:elf_property_list	typeref:struct:elf_property_list::elf_property_list
next	bfd/elf-bfd.h	/^  struct elf_section_list *  next;$/;"	m	struct:elf_section_list	typeref:struct:elf_section_list::elf_section_list
next	bfd/elf-bfd.h	/^  struct obj_attribute_list *next;$/;"	m	struct:obj_attribute_list	typeref:struct:obj_attribute_list::obj_attribute_list
next	bfd/elf-bfd.h	/^  struct sdt_note *next;$/;"	m	struct:sdt_note	typeref:struct:sdt_note::sdt_note
next	bfd/elf32-arm.c	/^  struct arm_unwind_table_edit *next;$/;"	m	struct:arm_unwind_table_edit	typeref:struct:arm_unwind_table_edit::arm_unwind_table_edit	file:
next	bfd/elf32-arm.c	/^  struct elf32_stm32l4xx_erratum_list *next;$/;"	m	struct:elf32_stm32l4xx_erratum_list	typeref:struct:elf32_stm32l4xx_erratum_list::elf32_stm32l4xx_erratum_list	file:
next	bfd/elf32-arm.c	/^  struct elf32_vfp11_erratum_list *next;$/;"	m	struct:elf32_vfp11_erratum_list	typeref:struct:elf32_vfp11_erratum_list::elf32_vfp11_erratum_list	file:
next	bfd/elf32-bfin.c	/^  struct bfin_pcrel_relocs_copied *next;$/;"	m	struct:bfin_pcrel_relocs_copied	typeref:struct:bfin_pcrel_relocs_copied::bfin_pcrel_relocs_copied	file:
next	bfd/elf32-cris.c	/^  struct elf_cris_pcrel_relocs_copied *next;$/;"	m	struct:elf_cris_pcrel_relocs_copied	typeref:struct:elf_cris_pcrel_relocs_copied::elf_cris_pcrel_relocs_copied	file:
next	bfd/elf32-lm32.c	/^  struct weak_symbol_list *next;$/;"	m	struct:weak_symbol_list	typeref:struct:weak_symbol_list::weak_symbol_list	file:
next	bfd/elf32-m32r.c	/^  struct elf_m32r_pcrel_relocs_copied *next;$/;"	m	struct:elf_m32r_pcrel_relocs_copied	typeref:struct:elf_m32r_pcrel_relocs_copied::elf_m32r_pcrel_relocs_copied	file:
next	bfd/elf32-m32r.c	/^  struct m32r_hi16 *next;$/;"	m	struct:m32r_hi16	typeref:struct:m32r_hi16::m32r_hi16	file:
next	bfd/elf32-m68k.c	/^      struct elf_m68k_got_entry *next;$/;"	m	struct:elf_m68k_got_entry::__anon1115::__anon1117	typeref:struct:elf_m68k_got_entry::__anon1115::__anon1117::elf_m68k_got_entry	file:
next	bfd/elf32-m68k.c	/^  struct elf_m68k_pcrel_relocs_copied *next;$/;"	m	struct:elf_m68k_pcrel_relocs_copied	typeref:struct:elf_m68k_pcrel_relocs_copied::elf_m68k_pcrel_relocs_copied	file:
next	bfd/elf32-nds32.c	/^  nds32_elf_blank_t *next;$/;"	m	struct:nds32_elf_blank	file:
next	bfd/elf32-nds32.c	/^  struct elf_nds32_pcrel_relocs_copied *next;$/;"	m	struct:elf_nds32_pcrel_relocs_copied	typeref:struct:elf_nds32_pcrel_relocs_copied::elf_nds32_pcrel_relocs_copied	file:
next	bfd/elf32-nds32.c	/^  struct nds32_fag *next;	\/* NULL-teminated linked list.  *\/$/;"	m	struct:nds32_fag	typeref:struct:nds32_fag::nds32_fag	file:
next	bfd/elf32-nds32.c	/^  struct nds32_hi20 *next;$/;"	m	struct:nds32_hi20	typeref:struct:nds32_hi20::nds32_hi20	file:
next	bfd/elf32-ppc.c	/^  struct apuinfo_list *next;$/;"	m	struct:apuinfo_list	typeref:struct:apuinfo_list::apuinfo_list	file:
next	bfd/elf32-ppc.c	/^  struct elf_linker_section_pointers *next;$/;"	m	struct:elf_linker_section_pointers	typeref:struct:elf_linker_section_pointers::elf_linker_section_pointers	file:
next	bfd/elf32-ppc.c	/^  struct plt_entry *next;$/;"	m	struct:plt_entry	typeref:struct:plt_entry::plt_entry	file:
next	bfd/elf32-ppc.c	/^  struct ppc_dyn_relocs *next;$/;"	m	struct:ppc_dyn_relocs	typeref:struct:ppc_dyn_relocs::ppc_dyn_relocs	file:
next	bfd/elf32-score.c	/^  struct score_got_info *next;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::score_got_info	file:
next	bfd/elf32-score7.c	/^  struct score_got_info *next;$/;"	m	struct:score_got_info	typeref:struct:score_got_info::score_got_info	file:
next	bfd/elf32-spu.c	/^  struct call_info *next;$/;"	m	struct:call_info	typeref:struct:call_info::call_info	file:
next	bfd/elf32-spu.c	/^  struct got_entry *next;$/;"	m	struct:got_entry	typeref:struct:got_entry::got_entry	file:
next	bfd/elf32-tic6x.c	/^  struct tic6x_unwind_table_edit *next;$/;"	m	struct:tic6x_unwind_table_edit	typeref:struct:tic6x_unwind_table_edit::tic6x_unwind_table_edit	file:
next	bfd/elf32-v850.c	/^  struct hi16s_location * next;$/;"	m	struct:hi16s_location	typeref:struct:hi16s_location::hi16s_location	file:
next	bfd/elf32-vax.c	/^  struct elf_vax_pcrel_relocs_copied *next;$/;"	m	struct:elf_vax_pcrel_relocs_copied	typeref:struct:elf_vax_pcrel_relocs_copied::elf_vax_pcrel_relocs_copied	file:
next	bfd/elf32-xtensa.c	/^  reloc_bfd_fix *next;$/;"	m	struct:reloc_bfd_fix_struct	file:
next	bfd/elf32-xtensa.c	/^  reloc_range_list_entry *next;$/;"	m	struct:reloc_range_list_entry_struct	file:
next	bfd/elf32-xtensa.c	/^  removed_literal *next;$/;"	m	struct:removed_literal_struct	file:
next	bfd/elf32-xtensa.c	/^  value_map *next;$/;"	m	struct:value_map_struct	file:
next	bfd/elf64-alpha.c	/^  struct alpha_elf_got_entry *next;$/;"	m	struct:alpha_elf_got_entry	typeref:struct:alpha_elf_got_entry::alpha_elf_got_entry	file:
next	bfd/elf64-alpha.c	/^  struct alpha_elf_reloc_entry *next;$/;"	m	struct:alpha_elf_reloc_entry	typeref:struct:alpha_elf_reloc_entry::alpha_elf_reloc_entry	file:
next	bfd/elf64-hppa.c	/^    struct elf64_hppa_dyn_reloc_entry *next;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	typeref:struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry::elf64_hppa_dyn_reloc_entry	file:
next	bfd/elf64-ia64-vms.c	/^    struct elf64_ia64_dyn_reloc_entry *next;$/;"	m	struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry	typeref:struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry::elf64_ia64_dyn_reloc_entry	file:
next	bfd/elf64-ppc.c	/^  struct got_entry *next;$/;"	m	struct:got_entry	typeref:struct:got_entry::got_entry	file:
next	bfd/elf64-ppc.c	/^  struct map_stub *next;$/;"	m	struct:map_stub	typeref:struct:map_stub::map_stub	file:
next	bfd/elf64-ppc.c	/^  struct plt_entry *next;$/;"	m	struct:plt_entry	typeref:struct:plt_entry::plt_entry	file:
next	bfd/elf64-ppc.c	/^  struct ppc_dyn_relocs *next;$/;"	m	struct:ppc_dyn_relocs	typeref:struct:ppc_dyn_relocs::ppc_dyn_relocs	file:
next	bfd/elfnn-aarch64.c	/^  struct section_list *next;$/;"	m	struct:section_list	typeref:struct:section_list::section_list	file:
next	bfd/elfnn-ia64.c	/^    struct elfNN_ia64_dyn_reloc_entry *next;$/;"	m	struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	typeref:struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry::elfNN_ia64_dyn_reloc_entry	file:
next	bfd/elfnn-riscv.c	/^  riscv_pcgp_hi_reloc *next;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
next	bfd/elfnn-riscv.c	/^  riscv_pcgp_lo_reloc *next;$/;"	m	struct:riscv_pcgp_lo_reloc	file:
next	bfd/elfnn-riscv.c	/^  struct riscv_pcrel_lo_reloc *	 next;$/;"	m	struct:riscv_pcrel_lo_reloc	typeref:struct:riscv_pcrel_lo_reloc::riscv_pcrel_lo_reloc	file:
next	bfd/elfxx-mips.c	/^  struct mips_got_info *next;$/;"	m	struct:mips_got_info	typeref:struct:mips_got_info::mips_got_info	file:
next	bfd/elfxx-mips.c	/^  struct mips_got_page_range *next;$/;"	m	struct:mips_got_page_range	typeref:struct:mips_got_page_range::mips_got_page_range	file:
next	bfd/elfxx-mips.c	/^  struct mips_hi16 *next;$/;"	m	struct:mips_hi16	typeref:struct:mips_hi16::mips_hi16	file:
next	bfd/hash.c	/^  struct strtab_hash_entry *next;$/;"	m	struct:strtab_hash_entry	typeref:struct:strtab_hash_entry::strtab_hash_entry	file:
next	bfd/ihex.c	/^  struct ihex_data_list *next;$/;"	m	struct:ihex_data_list	typeref:struct:ihex_data_list::ihex_data_list	file:
next	bfd/libbfd-in.h	/^  struct bfd_section_already_linked *next;$/;"	m	struct:bfd_section_already_linked	typeref:struct:bfd_section_already_linked::bfd_section_already_linked
next	bfd/libbfd.h	/^  struct _bfd_window_internal *next;$/;"	m	struct:_bfd_window_internal	typeref:struct:_bfd_window_internal::_bfd_window_internal
next	bfd/libbfd.h	/^  struct bfd_section_already_linked *next;$/;"	m	struct:bfd_section_already_linked	typeref:struct:bfd_section_already_linked::bfd_section_already_linked
next	bfd/libcoff-in.h	/^  struct coff_debug_merge_element *next;$/;"	m	struct:coff_debug_merge_element	typeref:struct:coff_debug_merge_element::coff_debug_merge_element
next	bfd/libcoff-in.h	/^  struct coff_debug_merge_type *next;$/;"	m	struct:coff_debug_merge_type	typeref:struct:coff_debug_merge_type::coff_debug_merge_type
next	bfd/libcoff.h	/^  struct coff_debug_merge_element *next;$/;"	m	struct:coff_debug_merge_element	typeref:struct:coff_debug_merge_element::coff_debug_merge_element
next	bfd/libcoff.h	/^  struct coff_debug_merge_type *next;$/;"	m	struct:coff_debug_merge_type	typeref:struct:coff_debug_merge_type::coff_debug_merge_type
next	bfd/mach-o.h	/^  struct bfd_mach_o_load_command *next;$/;"	m	struct:bfd_mach_o_load_command	typeref:struct:bfd_mach_o_load_command::bfd_mach_o_load_command
next	bfd/mach-o.h	/^  struct bfd_mach_o_section *next;$/;"	m	struct:bfd_mach_o_section	typeref:struct:bfd_mach_o_section::bfd_mach_o_section
next	bfd/merge.c	/^  struct sec_merge_hash_entry *next;$/;"	m	struct:sec_merge_hash_entry	typeref:struct:sec_merge_hash_entry::sec_merge_hash_entry	file:
next	bfd/merge.c	/^  struct sec_merge_info *next;$/;"	m	struct:sec_merge_info	typeref:struct:sec_merge_info::sec_merge_info	file:
next	bfd/merge.c	/^  struct sec_merge_sec_info *next;$/;"	m	struct:sec_merge_sec_info	typeref:struct:sec_merge_sec_info::sec_merge_sec_info	file:
next	bfd/mmo.c	/^    struct mmo_data_list_struct *next;$/;"	m	struct:mmo_data_list_struct	typeref:struct:mmo_data_list_struct::mmo_data_list_struct	file:
next	bfd/mmo.c	/^    struct mmo_symbol *next;$/;"	m	struct:mmo_symbol	typeref:struct:mmo_symbol::mmo_symbol	file:
next	bfd/pdp11.c	/^  struct aout_link_includes_totals *next;$/;"	m	struct:aout_link_includes_totals	typeref:struct:aout_link_includes_totals::aout_link_includes_totals	file:
next	bfd/srec.c	/^  struct srec_data_list_struct *next;$/;"	m	struct:srec_data_list_struct	typeref:struct:srec_data_list_struct::srec_data_list_struct	file:
next	bfd/srec.c	/^  struct srec_symbol *next;$/;"	m	struct:srec_symbol	typeref:struct:srec_symbol::srec_symbol	file:
next	bfd/stabs.c	/^  struct stab_excl_list *next;$/;"	m	struct:stab_excl_list	typeref:struct:stab_excl_list::stab_excl_list	file:
next	bfd/stabs.c	/^  struct stab_link_includes_totals *next;$/;"	m	struct:stab_link_includes_totals	typeref:struct:stab_link_includes_totals::stab_link_includes_totals	file:
next	bfd/tekhex.c	/^  struct data_struct *next;$/;"	m	struct:data_struct	typeref:struct:data_struct::data_struct	file:
next	bfd/tekhex.c	/^  struct tekhex_data_list_struct *next;$/;"	m	struct:tekhex_data_list_struct	typeref:struct:tekhex_data_list_struct::tekhex_data_list_struct	file:
next	bfd/verilog.c	/^  struct verilog_data_list_struct *next;$/;"	m	struct:verilog_data_list_struct	typeref:struct:verilog_data_list_struct::verilog_data_list_struct	file:
next	bfd/vms-alpha.c	/^  struct funcinfo *next;$/;"	m	struct:funcinfo	typeref:struct:funcinfo::funcinfo	file:
next	bfd/vms-alpha.c	/^  struct lineinfo *next;$/;"	m	struct:lineinfo	typeref:struct:lineinfo::lineinfo	file:
next	bfd/vms-alpha.c	/^  struct module *next;$/;"	m	struct:module	typeref:struct:module::module	file:
next	bfd/vms-alpha.c	/^  struct srecinfo *next;$/;"	m	struct:srecinfo	typeref:struct:srecinfo::srecinfo	file:
next	bfd/vms-lib.c	/^  unsigned short *next;$/;"	m	struct:dcxsbm_desc	file:
next	bfd/xcofflink.c	/^    struct xcoff_link_size_list *next;$/;"	m	struct:xcoff_link_hash_table::xcoff_link_size_list	typeref:struct:xcoff_link_hash_table::xcoff_link_size_list::xcoff_link_size_list	file:
next	bfd/xcofflink.c	/^    struct xcoff_toc_rel_hash *next;$/;"	m	struct:xcoff_link_section_info::xcoff_toc_rel_hash	typeref:struct:xcoff_link_section_info::xcoff_toc_rel_hash::xcoff_toc_rel_hash	file:
next	bfd/xcofflink.c	/^  struct xcoff_import_file *next;$/;"	m	struct:xcoff_import_file	typeref:struct:xcoff_import_file::xcoff_import_file	file:
next	gdb/aarch64-linux-nat.c	/^  struct aarch64_process_info *next;$/;"	m	struct:aarch64_process_info	typeref:struct:aarch64_process_info::aarch64_process_info	file:
next	gdb/ada-lang.c	/^  struct cache_entry *next;$/;"	m	struct:cache_entry	typeref:struct:cache_entry::cache_entry	file:
next	gdb/arm-linux-nat.c	/^  struct arm_linux_process_info *next;$/;"	m	struct:arm_linux_process_info	typeref:struct:arm_linux_process_info::arm_linux_process_info	file:
next	gdb/bcache.c	/^  struct bstring *next;$/;"	m	struct:bstring	typeref:struct:bstring::bstring	file:
next	gdb/breakpoint.h	/^    bpstat next;$/;"	m	struct:bpstats
next	gdb/breakpoint.h	/^  bp_location *next = NULL;$/;"	m	class:bp_location
next	gdb/breakpoint.h	/^  breakpoint *next = NULL;$/;"	m	struct:breakpoint
next	gdb/btrace.h	/^  unsigned int next = 0;$/;"	m	struct:btrace_function
next	gdb/buildsym.c	/^    struct pending_block *next;$/;"	m	struct:pending_block	typeref:struct:pending_block::pending_block	file:
next	gdb/buildsym.c	/^    struct subfile_stack *next;$/;"	m	struct:subfile_stack	typeref:struct:subfile_stack::subfile_stack	file:
next	gdb/buildsym.h	/^    struct pending *next;$/;"	m	struct:pending	typeref:struct:pending::pending
next	gdb/buildsym.h	/^  struct subfile *next;$/;"	m	struct:subfile	typeref:struct:subfile::subfile
next	gdb/cli/cli-decode.h	/^    struct cmd_list_element *next = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
next	gdb/cli/cli-script.h	/^  struct command_line *next = nullptr;$/;"	m	struct:command_line	typeref:struct:command_line::command_line
next	gdb/common/cleanups.c	/^  struct cleanup *next;$/;"	m	struct:cleanup	typeref:struct:cleanup::cleanup	file:
next	gdb/compile/compile-object-load.c	/^  struct munmap_list *next;$/;"	m	struct:munmap_list	typeref:struct:munmap_list::munmap_list	file:
next	gdb/continuations.c	/^  struct continuation *next;$/;"	m	struct:continuation	typeref:struct:continuation::continuation	file:
next	gdb/dcache.c	/^  struct dcache_block *next;$/;"	m	struct:dcache_block	typeref:struct:dcache_block::dcache_block	file:
next	gdb/dummy-frame.c	/^  struct dummy_frame *next;$/;"	m	struct:dummy_frame	typeref:struct:dummy_frame::dummy_frame	file:
next	gdb/dummy-frame.c	/^  struct dummy_frame_dtor_list *next;$/;"	m	struct:dummy_frame_dtor_list	typeref:struct:dummy_frame_dtor_list::dummy_frame_dtor_list	file:
next	gdb/dwarf2loc.h	/^  struct property_addr_info *next;$/;"	m	struct:property_addr_info	typeref:struct:property_addr_info::property_addr_info
next	gdb/dwarf2read.c	/^    struct abbrev_info *next;	\/* next in chain *\/$/;"	m	struct:abbrev_info	typeref:struct:abbrev_info::abbrev_info	file:
next	gdb/dwarf2read.c	/^  int next;$/;"	m	struct:dw2_symtab_iterator	file:
next	gdb/dwarf2read.c	/^  struct dwarf2_queue_item *next;$/;"	m	struct:dwarf2_queue_item	typeref:struct:dwarf2_queue_item::dwarf2_queue_item	file:
next	gdb/dwarf2read.c	/^dw2_debug_names_iterator::next ()$/;"	f	class:dw2_debug_names_iterator
next	gdb/event-loop.c	/^    struct gdb_timer *next;$/;"	m	struct:gdb_timer	typeref:struct:gdb_timer::gdb_timer	file:
next	gdb/frame-base.c	/^  struct frame_base_table_entry *next;$/;"	m	struct:frame_base_table_entry	typeref:struct:frame_base_table_entry::frame_base_table_entry	file:
next	gdb/frame-unwind.c	/^  struct frame_unwind_table_entry *next;$/;"	m	struct:frame_unwind_table_entry	typeref:struct:frame_unwind_table_entry::frame_unwind_table_entry	file:
next	gdb/frame.c	/^  struct frame_info *next; \/* down, inner, younger *\/$/;"	m	struct:frame_info	typeref:struct:frame_info::frame_info	file:
next	gdb/gdbarch.c	/^  struct gdbarch_data_registration *next;$/;"	m	struct:gdbarch_data_registration	typeref:struct:gdbarch_data_registration::gdbarch_data_registration	file:
next	gdb/gdbarch.c	/^  struct gdbarch_registration *next;$/;"	m	struct:gdbarch_registration	typeref:struct:gdbarch_registration::gdbarch_registration	file:
next	gdb/gdbarch.h	/^  struct gdbarch_list *next;$/;"	m	struct:gdbarch_list	typeref:struct:gdbarch_list::gdbarch_list
next	gdb/gdbcore.h	/^    struct core_fns *next;$/;"	m	struct:core_fns	typeref:struct:core_fns::core_fns
next	gdb/gdbserver/ax.c	/^  struct bytecode_address *next;$/;"	m	struct:bytecode_address	typeref:struct:bytecode_address::bytecode_address	file:
next	gdb/gdbserver/event-loop.c	/^    struct callback_event *next;$/;"	m	struct:callback_event	typeref:struct:callback_event::callback_event	file:
next	gdb/gdbserver/hostio.c	/^  struct fd_list *next;$/;"	m	struct:fd_list	typeref:struct:fd_list::fd_list	file:
next	gdb/gdbserver/linux-low.c	/^  struct simple_pid_list *next;$/;"	m	struct:simple_pid_list	typeref:struct:simple_pid_list::simple_pid_list	file:
next	gdb/gdbserver/mem-break.c	/^  struct breakpoint *next;$/;"	m	struct:breakpoint	typeref:struct:breakpoint::breakpoint	file:
next	gdb/gdbserver/mem-break.c	/^  struct fast_tracepoint_jump *next;$/;"	m	struct:fast_tracepoint_jump	typeref:struct:fast_tracepoint_jump::fast_tracepoint_jump	file:
next	gdb/gdbserver/mem-break.c	/^  struct point_command_list *next;$/;"	m	struct:point_command_list	typeref:struct:point_command_list::point_command_list	file:
next	gdb/gdbserver/mem-break.c	/^  struct point_cond_list *next;$/;"	m	struct:point_cond_list	typeref:struct:point_cond_list::point_cond_list	file:
next	gdb/gdbserver/mem-break.c	/^  struct raw_breakpoint *next;$/;"	m	struct:raw_breakpoint	typeref:struct:raw_breakpoint::raw_breakpoint	file:
next	gdb/gdbserver/remote-utils.c	/^  struct sym_cache *next;$/;"	m	struct:sym_cache	typeref:struct:sym_cache::sym_cache	file:
next	gdb/gdbserver/tracepoint.c	/^  struct readonly_region *next;$/;"	m	struct:readonly_region	typeref:struct:readonly_region::readonly_region	file:
next	gdb/gdbserver/tracepoint.c	/^  struct source_string *next;$/;"	m	struct:source_string	typeref:struct:source_string::source_string	file:
next	gdb/gdbserver/tracepoint.c	/^  struct trace_state_variable *next;$/;"	m	struct:trace_state_variable	typeref:struct:trace_state_variable::trace_state_variable	file:
next	gdb/gdbserver/tracepoint.c	/^  struct tracepoint *next;$/;"	m	struct:tracepoint	typeref:struct:tracepoint::tracepoint	file:
next	gdb/gdbserver/tracepoint.c	/^  struct wstep_state *next;$/;"	m	struct:wstep_state	typeref:struct:wstep_state::wstep_state	file:
next	gdb/gdbthread.h	/^  struct thread_info *next = NULL;$/;"	m	class:thread_info	typeref:struct:thread_info::thread_info
next	gdb/gdbtypes.h	/^  struct dynamic_prop_list *next;$/;"	m	struct:dynamic_prop_list	typeref:struct:dynamic_prop_list::dynamic_prop_list
next	gdb/gnu-nat.c	/^  struct vm_region_list *next;$/;"	m	struct:vm_region_list	typeref:struct:vm_region_list::vm_region_list	file:
next	gdb/gnu-nat.h	/^    struct proc *next;$/;"	m	struct:proc	typeref:struct:proc::proc
next	gdb/gnulib/import/alloca.c	/^      union hdr *next;          \/* For chaining headers.  *\/$/;"	m	struct:hdr::__anon1810	typeref:union:hdr::__anon1810::hdr	file:
next	gdb/gnulib/import/dirfd.c	/^  struct dirp_fd_list *next;$/;"	m	struct:dirp_fd_list	typeref:struct:dirp_fd_list::dirp_fd_list	file:
next	gdb/gnulib/import/malloca.c	/^  void *next;$/;"	m	union:header	file:
next	gdb/gnulib/import/malloca.c	/^struct preliminary_header { void *next; int magic; };$/;"	m	struct:preliminary_header	file:
next	gdb/guile/guile-internal.h	/^  struct _chained_gdb_smob *next;$/;"	m	struct:_chained_gdb_smob	typeref:struct:_chained_gdb_smob::_chained_gdb_smob
next	gdb/guile/scm-value.c	/^  struct _value_smob *next;$/;"	m	struct:_value_smob	typeref:struct:_value_smob::_value_smob	file:
next	gdb/inferior.h	/^  struct inferior *next = NULL;$/;"	m	class:inferior	typeref:struct:inferior::inferior
next	gdb/infrun.c	/^  struct displaced_step_inferior_state *next;$/;"	m	struct:displaced_step_inferior_state	typeref:struct:displaced_step_inferior_state::displaced_step_inferior_state	file:
next	gdb/interps.h	/^  struct interp *next;$/;"	m	class:interp	typeref:struct:interp::interp
next	gdb/jit.c	/^  struct gdb_block *next, *parent;$/;"	m	struct:gdb_block	typeref:struct:gdb_block::gdb_block	file:
next	gdb/jit.c	/^  struct gdb_symtab *next;$/;"	m	struct:gdb_symtab	typeref:struct:gdb_symtab::gdb_symtab	file:
next	gdb/linux-fork.c	/^  struct fork_info *next;$/;"	m	struct:fork_info	typeref:struct:fork_info::fork_info	file:
next	gdb/linux-nat.c	/^  struct simple_pid_list *next;$/;"	m	struct:simple_pid_list	typeref:struct:simple_pid_list::simple_pid_list	file:
next	gdb/linux-nat.h	/^  struct lwp_info *next;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::lwp_info
next	gdb/linux-thread-db.c	/^  struct thread_db_info *next;$/;"	m	struct:thread_db_info	typeref:struct:thread_db_info::thread_db_info	file:
next	gdb/macroexp.c	/^  struct macro_name_list *next;$/;"	m	struct:macro_name_list	typeref:struct:macro_name_list::macro_name_list	file:
next	gdb/mdebugread.c	/^    struct parse_stack *next, *prev;$/;"	m	struct:parse_stack	typeref:struct:parse_stack::parse_stack	file:
next	gdb/mdebugread.c	/^  struct mdebug_pending *next;	\/* link *\/$/;"	m	struct:mdebug_pending	typeref:struct:mdebug_pending::mdebug_pending	file:
next	gdb/minsyms.c	/^    struct msym_bunch *next;$/;"	m	struct:msym_bunch	typeref:struct:msym_bunch::msym_bunch	file:
next	gdb/namespace.h	/^  struct using_direct *next;$/;"	m	struct:using_direct	typeref:struct:using_direct::using_direct
next	gdb/nat/loongarch-linux-watch.h	/^  struct loongarch_watchpoint *next;$/;"	m	struct:loongarch_watchpoint	typeref:struct:loongarch_watchpoint::loongarch_watchpoint
next	gdb/nat/mips-linux-watch.h	/^  struct mips_watchpoint *next;$/;"	m	struct:mips_watchpoint	typeref:struct:mips_watchpoint::mips_watchpoint
next	gdb/objc-lang.c	/^    struct selname *next;$/;"	m	struct:selname	typeref:struct:selname::selname	file:
next	gdb/objfiles.h	/^  struct objfile *next = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::objfile
next	gdb/osabi.c	/^  struct gdb_osabi_handler *next;$/;"	m	struct:gdb_osabi_handler	typeref:struct:gdb_osabi_handler::gdb_osabi_handler	file:
next	gdb/osabi.c	/^  struct gdb_osabi_sniffer *next;$/;"	m	struct:gdb_osabi_sniffer	typeref:struct:gdb_osabi_sniffer::gdb_osabi_sniffer	file:
next	gdb/printcmd.c	/^    struct display *next;$/;"	m	struct:display	typeref:struct:display::display	file:
next	gdb/procfs.c	/^  struct procinfo *next;$/;"	m	struct:procinfo	typeref:struct:procinfo::procinfo	file:
next	gdb/progspace.h	/^  struct program_space *next = NULL;$/;"	m	struct:program_space	typeref:struct:program_space::program_space
next	gdb/prologue-value.c	/^  struct area_entry *prev, *next;$/;"	m	struct:pv_area::area_entry	typeref:struct:pv_area::area_entry::	file:
next	gdb/psympriv.h	/^  struct partial_symtab *next;$/;"	m	struct:partial_symtab	typeref:struct:partial_symtab::partial_symtab
next	gdb/python/lib/gdb/FrameIterator.py	/^    def next(self):$/;"	m	class:FrameIterator
next	gdb/python/py-block.c	/^  struct blpy_block_object *next;$/;"	m	struct:blpy_block_object	typeref:struct:blpy_block_object::blpy_block_object	file:
next	gdb/python/py-inferior.c	/^  struct threadlist_entry *next;$/;"	m	struct:threadlist_entry	typeref:struct:threadlist_entry::threadlist_entry	file:
next	gdb/python/py-symbol.c	/^  struct sympy_symbol_object *next;$/;"	m	struct:sympy_symbol_object	typeref:struct:sympy_symbol_object::sympy_symbol_object	file:
next	gdb/python/py-symtab.c	/^  struct salpy_sal_object *next;$/;"	m	struct:salpy_sal_object	typeref:struct:salpy_sal_object::salpy_sal_object	file:
next	gdb/python/py-symtab.c	/^  struct stpy_symtab_object *next;$/;"	m	struct:stpy_symtab_object	typeref:struct:stpy_symtab_object::stpy_symtab_object	file:
next	gdb/python/py-type.c	/^  struct pyty_type_object *next;$/;"	m	struct:pyty_type_object	typeref:struct:pyty_type_object::pyty_type_object	file:
next	gdb/python/py-value.c	/^  struct value_object *next;$/;"	m	struct:value_object	typeref:struct:value_object::value_object	file:
next	gdb/python/python.c	/^  struct gdbpy_event *next;$/;"	m	struct:gdbpy_event	typeref:struct:gdbpy_event::gdbpy_event	file:
next	gdb/record-full.c	/^  struct record_full_entry *next;$/;"	m	struct:record_full_entry	typeref:struct:record_full_entry::record_full_entry	file:
next	gdb/reggroups.c	/^  struct reggroup_el *next;$/;"	m	struct:reggroup_el	typeref:struct:reggroup_el::reggroup_el	file:
next	gdb/registry.h	/^  struct registry_data_registration *next;$/;"	m	struct:registry_data_registration	typeref:struct:registry_data_registration::registry_data_registration
next	gdb/reverse.c	/^  struct bookmark *next;$/;"	m	struct:bookmark	typeref:struct:bookmark::bookmark	file:
next	gdb/rs6000-aix-tdep.c	/^  ULONGEST next;$/;"	m	struct:ld_info	file:
next	gdb/s390-linux-nat.c	/^  struct s390_process_info *next;$/;"	m	struct:s390_process_info	typeref:struct:s390_process_info::s390_process_info	file:
next	gdb/serial.h	/^    struct serial *next;	\/* Pointer to the next `struct serial *' *\/$/;"	m	struct:serial	typeref:struct:serial::serial
next	gdb/solist.h	/^    struct so_list *next;	\/* next structure in linked list *\/$/;"	m	struct:so_list	typeref:struct:so_list::so_list
next	gdb/source.c	/^  struct substitute_path_rule *next;$/;"	m	struct:substitute_path_rule	typeref:struct:substitute_path_rule::substitute_path_rule	file:
next	gdb/stabsread.c	/^  struct next_fnfieldlist *next;$/;"	m	struct:next_fnfieldlist	typeref:struct:next_fnfieldlist::next_fnfieldlist	file:
next	gdb/stabsread.c	/^  struct nextfield *next;$/;"	m	struct:nextfield	typeref:struct:nextfield::nextfield	file:
next	gdb/stabsread.h	/^    struct stab_section_list *next;$/;"	m	struct:stab_section_list	typeref:struct:stab_section_list::stab_section_list
next	gdb/symtab.h	/^  struct compunit_symtab *next;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::compunit_symtab
next	gdb/symtab.h	/^  struct symtab *next;$/;"	m	struct:symtab	typeref:struct:symtab::symtab
next	gdb/testsuite/gdb.base/bigcore.c	/^  struct list *next;$/;"	m	struct:list	typeref:struct:list::list	file:
next	gdb/testsuite/gdb.base/break-include.c	/^next (int i)  \/* break here *\/$/;"	f
next	gdb/testsuite/gdb.base/exprs.c	/^	struct link *next;$/;"	m	struct:link	typeref:struct:link::link	file:
next	gdb/testsuite/gdb.base/exprs.c	/^	struct link *next;$/;"	m	union:tu_link	typeref:struct:tu_link::link	file:
next	gdb/testsuite/gdb.base/ptype.c	/^	struct link *next;$/;"	m	struct:link	typeref:struct:link::link	file:
next	gdb/testsuite/gdb.base/ptype.c	/^	struct link *next;$/;"	m	union:tu_link	typeref:struct:tu_link::link	file:
next	gdb/testsuite/gdb.base/setvar.c	/^	struct link *next;$/;"	m	struct:link	typeref:struct:link::link	file:
next	gdb/testsuite/gdb.base/setvar.c	/^	struct link *next;$/;"	m	union:tu_link	typeref:struct:tu_link::link	file:
next	gdb/testsuite/gdb.base/sym-file-loader.c	/^  struct segment *next;$/;"	m	struct:segment	typeref:struct:segment::segment	file:
next	gdb/testsuite/gdb.base/whatis.c	/^	struct link *next;$/;"	m	struct:link	typeref:struct:link::link	file:
next	gdb/testsuite/gdb.base/whatis.c	/^	struct link *next;$/;"	m	union:tu_link	typeref:struct:tu_link::link	file:
next	gdb/testsuite/gdb.mi/mi-var-child.c	/^  struct _struct_n_pointer *next;$/;"	m	struct:_struct_n_pointer	typeref:struct:_struct_n_pointer::_struct_n_pointer	file:
next	gdb/testsuite/gdb.mi/var-cmd.c	/^  struct _struct_n_pointer *next;$/;"	m	struct:_struct_n_pointer	typeref:struct:_struct_n_pointer::_struct_n_pointer	file:
next	gdb/testsuite/gdb.python/py-framefilter.py	/^    def next(self):$/;"	m	class:ElidingIterator
next	gdb/testsuite/gdb.trace/actions.c	/^  struct GDB_STRUCT_TEST *next;$/;"	m	struct:GDB_STRUCT_TEST	typeref:struct:GDB_STRUCT_TEST::GDB_STRUCT_TEST	file:
next	gdb/testsuite/gdb.trace/actions.c	/^  union GDB_UNION_TEST *next;$/;"	m	union:GDB_UNION_TEST	typeref:union:GDB_UNION_TEST::GDB_UNION_TEST	file:
next	gdb/top.h	/^  struct ui *next;$/;"	m	struct:ui	typeref:struct:ui::ui
next	gdb/top.h	/^  void next ()$/;"	f	class:switch_thru_all_uis
next	gdb/tracepoint.h	/^  struct uploaded_tp *next = nullptr;$/;"	m	struct:uploaded_tp	typeref:struct:uploaded_tp::uploaded_tp
next	gdb/tracepoint.h	/^  struct uploaded_tsv *next;$/;"	m	struct:uploaded_tsv	typeref:struct:uploaded_tsv::uploaded_tsv
next	gdb/user-regs.c	/^  struct user_reg *next;$/;"	m	struct:user_reg	typeref:struct:user_reg::user_reg	file:
next	gdb/value.c	/^  struct internalvar *next;$/;"	m	struct:internalvar	typeref:struct:internalvar::internalvar	file:
next	gdb/varobj-iter.h	/^  varobj_item *(*next) (struct varobj_iter *self);$/;"	m	struct:varobj_iter_ops
next	gdb/varobj.c	/^  struct varobj_root *next = NULL;$/;"	m	struct:varobj_root	typeref:struct:varobj_root::varobj_root	file:
next	gdb/varobj.c	/^  struct vlist *next;$/;"	m	struct:vlist	typeref:struct:vlist::vlist	file:
next	gdb/windows-nat.c	/^    struct windows_thread_info_struct *next;$/;"	m	struct:windows_thread_info_struct	typeref:struct:windows_thread_info_struct::windows_thread_info_struct	file:
next	gdb/x86-nat.c	/^  struct x86_process_info *next;$/;"	m	struct:x86_process_info	typeref:struct:x86_process_info::x86_process_info	file:
next	gdb/xtensa-tdep.h	/^  struct ctype_cache *next;$/;"	m	struct:ctype_cache	typeref:struct:ctype_cache::ctype_cache
next	include/bfdlink.h	/^	  struct bfd_link_hash_entry *next;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1495	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1495::bfd_link_hash_entry
next	include/bfdlink.h	/^	  struct bfd_link_hash_entry *next;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1496	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1496::bfd_link_hash_entry
next	include/bfdlink.h	/^	  struct bfd_link_hash_entry *next;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1497	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1497::bfd_link_hash_entry
next	include/bfdlink.h	/^	  struct bfd_link_hash_entry *next;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1498	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1498::bfd_link_hash_entry
next	include/bfdlink.h	/^  struct bfd_elf_version_deps *next;$/;"	m	struct:bfd_elf_version_deps	typeref:struct:bfd_elf_version_deps::bfd_elf_version_deps
next	include/bfdlink.h	/^  struct bfd_elf_version_expr *next;$/;"	m	struct:bfd_elf_version_expr	typeref:struct:bfd_elf_version_expr::bfd_elf_version_expr
next	include/bfdlink.h	/^  struct bfd_elf_version_tree *next;$/;"	m	struct:bfd_elf_version_tree	typeref:struct:bfd_elf_version_tree::bfd_elf_version_tree
next	include/bfdlink.h	/^  struct bfd_link_order *next;$/;"	m	struct:bfd_link_order	typeref:struct:bfd_link_order::bfd_link_order
next	include/bfdlink.h	/^  struct bfd_sym_chain *next;$/;"	m	struct:bfd_sym_chain	typeref:struct:bfd_sym_chain::bfd_sym_chain
next	include/bfdlink.h	/^  struct flag_info_list *next;$/;"	m	struct:flag_info_list	typeref:struct:flag_info_list::flag_info_list
next	include/elf/internal.h	/^  struct elf_segment_map *next;$/;"	m	struct:elf_segment_map	typeref:struct:elf_segment_map::elf_segment_map
next	include/hp-symtab.h	/^  dnttpointer next           ;     \/* next DNTT_FRIEND              *\/$/;"	m	struct:dntt_type_friend_class
next	include/hp-symtab.h	/^  dnttpointer next           ;     \/* next DNTT_FRIEND              *\/$/;"	m	struct:dntt_type_friend_func
next	include/hp-symtab.h	/^  dnttpointer next           ;     \/* pointer to next K_INHERITANCE *\/$/;"	m	struct:dntt_type_inheritance
next	include/hp-symtab.h	/^  dnttpointer next           ;     \/* pointer to next K_OBJECT_ID   *\/$/;"	m	struct:dntt_type_object_id
next	include/opcode/cgen.h	/^  struct cgen_insn_list *next;$/;"	m	struct:cgen_insn_list	typeref:struct:cgen_insn_list::cgen_insn_list
next	include/opcode/tic6x.h	/^  struct tic6x_opcode_list_tag *next;$/;"	m	struct:tic6x_opcode_list_tag	typeref:struct:tic6x_opcode_list_tag::tic6x_opcode_list_tag
next	include/partition.h	/^  struct partition_elem* next;$/;"	m	struct:partition_elem	typeref:struct:partition_elem::partition_elem
next	include/vms/dcx.h	/^  unsigned char next[2];$/;"	m	struct:vms_dcxsbm
next	include/vms/internal.h	/^  struct vms_internal_eisd_map *next;$/;"	m	struct:vms_internal_eisd_map	typeref:struct:vms_internal_eisd_map::vms_internal_eisd_map
next	intl/dcigettext.c	/^  struct block_list *next;$/;"	m	struct:block_list	typeref:struct:block_list::block_list	file:
next	intl/dcigettext.c	/^  struct transmem_list *next;$/;"	m	struct:transmem_list	typeref:struct:transmem_list::transmem_list	file:
next	intl/gettextP.h	/^  struct binding *next;$/;"	m	struct:binding	typeref:struct:binding::binding
next	intl/loadinfo.h	/^  struct loaded_l10nfile *next;$/;"	m	struct:loaded_l10nfile	typeref:struct:loaded_l10nfile::loaded_l10nfile
next	libiberty/alloca.c	/^      union hdr *next;		\/* For chaining headers.  *\/$/;"	m	struct:hdr::__anon1195	typeref:union:hdr::__anon1195::hdr	file:
next	libiberty/cp-demangle.c	/^  struct d_print_mod *next;$/;"	m	struct:d_print_mod	typeref:struct:d_print_mod::d_print_mod	file:
next	libiberty/cp-demangle.c	/^  struct d_print_template *next;$/;"	m	struct:d_print_template	typeref:struct:d_print_template::d_print_template	file:
next	libiberty/objalloc.c	/^  struct objalloc_chunk *next;$/;"	m	struct:objalloc_chunk	typeref:struct:objalloc_chunk::objalloc_chunk	file:
next	libiberty/pex-unix.c	/^  struct status_list *next;$/;"	m	struct:status_list	typeref:struct:status_list::status_list	file:
next	libiberty/simple-object-common.h	/^  simple_object_write_section *next;$/;"	m	struct:simple_object_write_section_struct
next	libiberty/simple-object-common.h	/^  struct simple_object_write_section_buffer *next;$/;"	m	struct:simple_object_write_section_buffer	typeref:struct:simple_object_write_section_buffer::simple_object_write_section_buffer
next	libiberty/xatexit.c	/^	struct	xatexit *next;		\/* next in list *\/$/;"	m	struct:xatexit	typeref:struct:xatexit::xatexit	file:
next	opcodes/aarch64-gen.c	/^  struct opcode_node *next;$/;"	m	struct:opcode_node	typeref:struct:opcode_node::opcode_node	file:
next	opcodes/arc-ext.c	/^  struct ExtAuxRegister * next;$/;"	m	struct:ExtAuxRegister	typeref:struct:ExtAuxRegister::ExtAuxRegister	file:
next	opcodes/arc-ext.h	/^  struct ExtInstruction* next;$/;"	m	struct:ExtInstruction	typeref:struct:ExtInstruction::ExtInstruction
next	opcodes/epiphany-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/fr30-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/frv-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/i386-gen.c	/^  struct opcode_hash_entry *next;$/;"	m	struct:opcode_hash_entry	typeref:struct:opcode_hash_entry::opcode_hash_entry	file:
next	opcodes/ia64-gen.c	/^  struct main_entry *next;$/;"	m	struct:main_entry	typeref:struct:main_entry::main_entry	file:
next	opcodes/ip2k-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/iq2000-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/lm32-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/m32c-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/m32r-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/mep-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/mt-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/nds32-asm.h	/^  struct nds32_opcode *next;$/;"	m	struct:nds32_opcode	typeref:struct:nds32_opcode::nds32_opcode
next	opcodes/nios2-dis.c	/^  struct _nios2_opcode_hash *next;$/;"	m	struct:_nios2_opcode_hash	typeref:struct:_nios2_opcode_hash::_nios2_opcode_hash	file:
next	opcodes/or1k-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/sparc-dis.c	/^  struct sparc_opcode_hash *next;$/;"	m	struct:sparc_opcode_hash	typeref:struct:sparc_opcode_hash::sparc_opcode_hash	file:
next	opcodes/xc16x-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	opcodes/xstormy16-dis.c	/^  struct cpu_desc_list *next;$/;"	m	struct:cpu_desc_list	typeref:struct:cpu_desc_list::cpu_desc_list	file:
next	readline/macro.c	/^  struct saved_macro *next;$/;"	m	struct:saved_macro	typeref:struct:saved_macro::saved_macro	file:
next	readline/readline.h	/^  struct undo_list *next;$/;"	m	struct:undo_list	typeref:struct:undo_list::undo_list
next	sim/arm/armsupp.c	/^  struct EventNode *next;$/;"	m	struct:EventNode	typeref:struct:EventNode::EventNode	file:
next	sim/common/hw-alloc.c	/^  struct hw_alloc_data *next;$/;"	m	struct:hw_alloc_data	typeref:struct:hw_alloc_data::hw_alloc_data	file:
next	sim/common/hw-events.c	/^  struct hw_event_data *next;$/;"	m	struct:hw_event_data	typeref:struct:hw_event_data::hw_event_data	file:
next	sim/common/hw-handles.c	/^  struct hw_handle_mapping *next;$/;"	m	struct:hw_handle_mapping	typeref:struct:hw_handle_mapping::hw_handle_mapping	file:
next	sim/common/hw-ports.c	/^  struct hw_port_edge *next;$/;"	m	struct:hw_port_edge	typeref:struct:hw_port_edge::hw_port_edge	file:
next	sim/common/hw-properties.c	/^  struct hw_property_data *next;$/;"	m	struct:hw_property_data	typeref:struct:hw_property_data::hw_property_data	file:
next	sim/common/sim-arange.h	/^  struct _addr_subrange *next;$/;"	m	struct:_addr_subrange	typeref:struct:_addr_subrange::_addr_subrange
next	sim/common/sim-core.h	/^  sim_core_mapping *next;$/;"	m	struct:_sim_core_mapping
next	sim/common/sim-events.c	/^  sim_event *next;$/;"	m	struct:_sim_event	file:
next	sim/common/sim-memopt.h	/^  sim_memopt *next;$/;"	m	struct:_sim_memopt
next	sim/common/sim-module.h	/^  struct module_info_list *next;$/;"	m	struct:module_info_list	typeref:struct:module_info_list::module_info_list
next	sim/common/sim-module.h	/^  struct module_init_list *next;$/;"	m	struct:module_init_list	typeref:struct:module_init_list::module_init_list
next	sim/common/sim-module.h	/^  struct module_resume_list *next;$/;"	m	struct:module_resume_list	typeref:struct:module_resume_list::module_resume_list
next	sim/common/sim-module.h	/^  struct module_suspend_list *next;$/;"	m	struct:module_suspend_list	typeref:struct:module_suspend_list::module_suspend_list
next	sim/common/sim-module.h	/^  struct module_uninstall_list *next;$/;"	m	struct:module_uninstall_list	typeref:struct:module_uninstall_list::module_uninstall_list
next	sim/common/sim-options.h	/^  struct option_list *next;$/;"	m	struct:option_list	typeref:struct:option_list::option_list
next	sim/common/sim-watch.h	/^  sim_watch_point *next;$/;"	m	struct:_sim_watch_point
next	sim/cr16/interp.c	/^  struct hash_entry *next;$/;"	m	struct:hash_entry	typeref:struct:hash_entry::hash_entry	file:
next	sim/cris/cpuv10.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon774
next	sim/cris/cpuv32.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon732
next	sim/d10v/interp.c	/^  struct hash_entry *next;$/;"	m	struct:hash_entry	typeref:struct:hash_entry::hash_entry	file:
next	sim/frv/cache.h	/^  struct frv_cache_request *next;$/;"	m	struct:frv_cache_request	typeref:struct:frv_cache_request::frv_cache_request
next	sim/frv/cpu.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon224
next	sim/igen/filter.c	/^  filter *next;$/;"	m	struct:_filter	file:
next	sim/igen/gen-icache.c	/^  form_fields *next;$/;"	m	struct:_form_fields	file:
next	sim/igen/gen.h	/^  gen_list *next;$/;"	m	struct:_gen_list
next	sim/igen/gen.h	/^  insn_list *next;$/;"	m	struct:_insn_list
next	sim/igen/gen.h	/^  insn_opcodes *next;$/;"	m	struct:_insn_opcodes
next	sim/igen/gen.h	/^  opcode_bits *next;$/;"	m	struct:_opcode_bits
next	sim/igen/ld-decode.h	/^  decode_cond *next;$/;"	m	struct:_decode_cond
next	sim/igen/ld-decode.h	/^  decode_path_list *next;$/;"	m	struct:_decode_path_list
next	sim/igen/ld-decode.h	/^  decode_table *next;$/;"	m	struct:_decode_table
next	sim/igen/ld-insn.h	/^  cache_entry *next;$/;"	m	struct:_cache_entry
next	sim/igen/ld-insn.h	/^  function_entry *next;$/;"	m	struct:_function_entry
next	sim/igen/ld-insn.h	/^  insn_entry *next;$/;"	m	struct:_insn_entry
next	sim/igen/ld-insn.h	/^  insn_field_cond *next;$/;"	m	struct:_insn_field_cond
next	sim/igen/ld-insn.h	/^  insn_field_entry *next;$/;"	m	struct:_insn_field_entry
next	sim/igen/ld-insn.h	/^  insn_mnemonic_entry *next;$/;"	m	struct:_insn_mnemonic_entry
next	sim/igen/ld-insn.h	/^  insn_model_entry *next;$/;"	m	struct:_insn_model_entry
next	sim/igen/ld-insn.h	/^  insn_word_entry *next;$/;"	m	struct:_insn_word_entry
next	sim/igen/ld-insn.h	/^  model_data *next;$/;"	m	struct:_model_data
next	sim/igen/ld-insn.h	/^  model_entry *next;$/;"	m	struct:_model_entry
next	sim/igen/table.h	/^  table_include *next;$/;"	m	struct:_table_include
next	sim/iq2000/cpu.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon607
next	sim/lm32/cpu.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon555
next	sim/m32c/trace.c	/^  struct Files *next;$/;"	m	struct:Files	typeref:struct:Files::Files	file:
next	sim/m32r/cpu.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon379
next	sim/m32r/cpu2.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon280
next	sim/m32r/cpux.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon410
next	sim/or1k/cpu.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon101
next	sim/ppc/cap.c	/^  cap_mapping *next;$/;"	m	struct:_cap_mapping	file:
next	sim/ppc/corefile.c	/^  core_mapping *next;$/;"	m	struct:_core_mapping	file:
next	sim/ppc/device.c	/^  device_instance *next;$/;"	m	struct:_device_instance	file:
next	sim/ppc/device.c	/^  device_interrupt_edge *next;$/;"	m	struct:_device_interrupt_edge	file:
next	sim/ppc/device.c	/^  device_property_entry *next;$/;"	m	struct:_device_property_entry	file:
next	sim/ppc/dgen.c	/^  spreg_table_entry *next;$/;"	m	struct:_spreg_table_entry	file:
next	sim/ppc/events.c	/^  event_entry *next;$/;"	m	struct:_event_entry	file:
next	sim/ppc/filter.c	/^  filter *next;$/;"	m	struct:_filter	file:
next	sim/ppc/gen-icache.c	/^  icache_tree *next;$/;"	m	struct:_icache_tree	file:
next	sim/ppc/hw_memory.c	/^  hw_memory_chunk *next;$/;"	m	struct:_hw_memory_chunk	file:
next	sim/ppc/ld-cache.h	/^  cache_table *next;$/;"	m	struct:_cache_table
next	sim/ppc/ld-decode.h	/^  decode_table *next;$/;"	m	struct:_decode_table
next	sim/ppc/ld-insn.h	/^  insn *next;$/;"	m	struct:_insn
next	sim/ppc/ld-insn.h	/^  insn_field *next;$/;"	m	struct:_insn_field
next	sim/ppc/ld-insn.h	/^  insn_undef *next;$/;"	m	struct:_insn_undef
next	sim/ppc/ld-insn.h	/^  model *next;$/;"	m	struct:_model
next	sim/ppc/mon.h	/^  model_print *next;$/;"	m	struct:_model_print
next	sim/ppc/table.h	/^  table_include *next;$/;"	m	struct:_table_include
next	sim/ppc/table.h	/^  table_model_entry *next;$/;"	m	struct:_table_model_entry
next	sim/rl78/trace.c	/^  struct Files *next;$/;"	m	struct:Files	typeref:struct:Files::Files	file:
next	sim/rx/gdb-if.c	/^  struct swap_list *next;$/;"	m	struct:swap_list	typeref:struct:swap_list::swap_list	file:
next	sim/rx/trace.c	/^  struct Files *next;$/;"	m	struct:Files	typeref:struct:Files::Files	file:
next	sim/sh64/defs-compact.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon899
next	sim/sh64/defs-media.h	/^    SCACHE *next;$/;"	m	struct:sem_fields::__anon880
next	sim/testsuite/sim/bfin/brcc.s	/^next:$/;"	l
next	zlib/contrib/blast/blast.c	/^    unsigned next;              \/* index of next write location in out[] *\/$/;"	m	struct:state	file:
next	zlib/contrib/infback9/inflate9.h	/^    code FAR *next;             \/* next available space in codes[] *\/$/;"	m	struct:inflate_state
next	zlib/contrib/untgz/untgz.c	/^  struct attr_item  *next;$/;"	m	struct:attr_item	typeref:struct:attr_item::attr_item	file:
next	zlib/examples/gzappend.c	/^    z_const unsigned char *next;    \/* next byte in buffer *\/$/;"	m	struct:__anon997	file:
next	zlib/examples/gzjoin.c	/^    unsigned char *next;    \/* next byte to read *\/$/;"	m	struct:__anon996	file:
next	zlib/inflate.h	/^    code FAR *next;             \/* next available space in codes[] *\/$/;"	m	struct:inflate_state
next	zlib/test/infcover.c	/^    struct mem_item *next;      \/* pointer to next item in list, or NULL *\/$/;"	m	struct:mem_item	typeref:struct:mem_item::mem_item	file:
next	zlib/zlib.h	/^    unsigned char *next;$/;"	m	struct:gzFile_s
next_2	sim/testsuite/sim/bfin/brcc.s	/^next_2:$/;"	l
next_aclass_value	gdb/symtab.c	/^static int next_aclass_value = LOC_FINAL_VALUE;$/;"	v	file:
next_addr	gdb/m32c-tdep.c	/^  CORE_ADDR scan_pc, next_addr;$/;"	m	struct:m32c_pv_state	file:
next_address	gdb/printcmd.c	/^static CORE_ADDR next_address;$/;"	v	file:
next_available_nesr	sim/frv/traps.c	/^static SI next_available_nesr (SIM_CPU *current_cpu, SI current_index)$/;"	f	file:
next_block	bfd/vms-lib.c	/^  file_ptr next_block;$/;"	m	struct:vms_lib_iovec	file:
next_bottom_frame	gdb/dwarf2-frame-tailcall.c	/^  struct frame_info *next_bottom_frame;$/;"	m	struct:tailcall_cache	typeref:struct:tailcall_cache::frame_info	file:
next_brace_sub	gdb/gnulib/import/glob.c	/^next_brace_sub (const char *cp, int flags)$/;"	f	file:
next_cases	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^NextOverThrowDerivates next_cases;$/;"	v
next_cie_fde_offset	bfd/elf-eh-frame.c	/^next_cie_fde_offset (const struct eh_cie_fde *ent,$/;"	f	file:
next_cmd	gdb/breakpoint.c	/^static int next_cmd;$/;"	v	file:
next_command	gdb/infcmd.c	/^next_command (const char *count_string, int from_tty)$/;"	f	file:
next_comp	libiberty/cp-demangle.c	/^  int next_comp;$/;"	m	struct:d_info_checkpoint	file:
next_comp	libiberty/cp-demangle.h	/^  int next_comp;$/;"	m	struct:d_info
next_copy_template	libiberty/cp-demangle.c	/^  int next_copy_template;$/;"	m	struct:d_print_info	file:
next_cpu	sim/common/sim-engine.h	/^  sim_cpu *next_cpu;$/;"	m	struct:_sim_engine
next_data	bfd/peXXigen.c	/^  bfd_byte * next_data;$/;"	m	struct:rsrc_write_data	file:
next_datablock	zlib/contrib/minizip/zip.c	/^  struct linkedlist_datablock_internal_s* next_datablock;$/;"	m	struct:linkedlist_datablock_internal_s	typeref:struct:linkedlist_datablock_internal_s::linkedlist_datablock_internal_s	file:
next_delay_slot	sim/or1k/sim-main.h	/^  BI next_delay_slot;$/;"	m	struct:_sim_cpu
next_desc_addr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 next_desc_addr;$/;"	m	struct:bfin_dmasg
next_desc_ptr	sim/bfin/dv-bfin_dma.c	/^    bu32 next_desc_ptr;$/;"	m	union:bfin_dma::__anon810	file:
next_desc_ptr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 next_desc_ptr;$/;"	m	struct:bfin_dma
next_disassembler_option	include/dis-asm.h	/^next_disassembler_option (const char *options)$/;"	f
next_doc	readline/doc/texi2html	/^sub next_doc {$/;"	s
next_dot_sym	bfd/elf64-ppc.c	/^    struct ppc_link_hash_entry *next_dot_sym;$/;"	m	union:ppc_link_hash_entry::__anon1172	typeref:struct:ppc_link_hash_entry::__anon1172::ppc_link_hash_entry	file:
next_ent	opcodes/ia64-gen.c	/^  struct disent *next_ent;$/;"	m	struct:disent	typeref:struct:disent::disent	file:
next_entry	bfd/peXXigen.c	/^  struct rsrc_entry *	  next_entry;$/;"	m	struct:rsrc_entry	typeref:struct:rsrc_entry::rsrc_entry	file:
next_entry	gdb/jit.h	/^  CORE_ADDR next_entry;$/;"	m	struct:jit_code_entry
next_entry	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  struct jit_code_entry *next_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
next_entry	gdb/testsuite/gdb.base/jit-main.c	/^  struct jit_code_entry *next_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
next_entry	gdb/testsuite/gdb.base/jit-protocol.h	/^  struct jit_code_entry *next_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry
next_entry	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  struct jit_code_entry *next_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
next_entry	include/som/lst.h	/^  unsigned char next_entry[4];$/;"	m	struct:som_external_lst_symbol_record
next_event_queue	sim/common/sim-events.c	/^next_event_queue (SIM_DESC sd,$/;"	f	file:
next_field	opcodes/i386-gen.c	/^next_field (char *str, char sep, char **next, char *last)$/;"	f	file:
next_file	gdb/event-loop.c	/^    struct file_handler *next_file;	\/* Next registered file descriptor.  *\/$/;"	m	struct:file_handler	typeref:struct:file_handler::file_handler	file:
next_file	gdb/gdbserver/event-loop.c	/^    struct file_handler *next_file;$/;"	m	struct:file_handler	typeref:struct:file_handler::file_handler	file:
next_file_handler	gdb/event-loop.c	/^    file_handler *next_file_handler;$/;"	m	struct:__anon1743	file:
next_file_pos	bfd/elf-bfd.h	/^  file_ptr next_file_pos;$/;"	m	struct:output_elf_obj_tdata
next_file_string_table_offset	gdb/dbxread.c	/^static unsigned int next_file_string_table_offset;$/;"	v	file:
next_flag	opcodes/ia64-asmtab.h	/^  unsigned int next_flag : 1;$/;"	m	struct:ia64_dis_names
next_fnfieldlist	gdb/stabsread.c	/^struct next_fnfieldlist$/;"	s	file:
next_for_section	bfd/elf-bfd.h	/^      struct eh_cie_fde *next_for_section;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1037	typeref:struct:eh_cie_fde::__anon1036::__anon1037::eh_cie_fde
next_frame_id	gdb/value.c	/^      struct frame_id next_frame_id;$/;"	m	struct:value::__anon2059::__anon2060	typeref:struct:value::__anon2059::__anon2060::frame_id	file:
next_free	include/obstack.h	/^  char *next_free;              \/* where to add next char to current object *\/$/;"	m	struct:obstack
next_free	sim/common/cgen-scache.h	/^  SCACHE *next_free;$/;"	m	struct:cpu_scache
next_gdbarch	gdb/printcmd.c	/^static struct gdbarch *next_gdbarch;$/;"	v	typeref:struct:gdbarch	file:
next_gotplt_entry	bfd/elf32-cris.c	/^  bfd_size_type next_gotplt_entry;$/;"	m	struct:elf_cris_link_hash_table	file:
next_handler	gdb/event-loop.c	/^    struct async_event_handler *next_handler;$/;"	m	struct:async_event_handler	typeref:struct:async_event_handler::async_event_handler	file:
next_handler	gdb/event-loop.c	/^    struct async_signal_handler *next_handler;	\/* Ptr to next handler.  *\/$/;"	m	struct:async_signal_handler	typeref:struct:async_signal_handler::async_signal_handler	file:
next_history	readline/history.c	/^next_history ()$/;"	f
next_in	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public IntPtr next_in;$/;"	f	struct:DotZLib.ZStream
next_in	zlib/zlib.h	/^    z_const Bytef *next_in;     \/* next input byte *\/$/;"	m	struct:z_stream_s
next_in_group	bfd/elf-bfd.h	/^  asection *next_in_group;$/;"	m	struct:bfd_elf_section_data
next_in_strm	zlib/contrib/inflate86/inffast.S	/^#define next_in_strm   0   \/* strm->next_in *\/$/;"	d
next_included	gdb/macrotab.h	/^  struct macro_source_file *next_included;$/;"	m	struct:macro_source_file	typeref:struct:macro_source_file::macro_source_file
next_index	gdb/testsuite/gdb.base/call-ar-st.c	/^   int   next_index[10]; $/;"	m	struct:array_rep_info_t	file:
next_index	gdb/testsuite/gdb.base/call-rt-st.c	/^   int   next_index[10]; $/;"	m	struct:array_rep_info_t	file:
next_input	libiberty/pex-common.h	/^  int next_input;$/;"	m	struct:pex_obj
next_input_name	libiberty/pex-common.h	/^  char *next_input_name;$/;"	m	struct:pex_obj
next_input_name_allocated	libiberty/pex-common.h	/^  int next_input_name_allocated;$/;"	m	struct:pex_obj
next_irelative_index	bfd/elfxx-x86.h	/^  bfd_vma next_irelative_index;$/;"	m	struct:elf_x86_link_hash_table
next_is_type_qual	libiberty/cp-demangle.c	/^next_is_type_qual (struct d_info *di)$/;"	f	file:
next_jump_slot_index	bfd/elfxx-x86.h	/^  bfd_vma next_jump_slot_index;$/;"	m	struct:elf_x86_link_hash_table
next_layout	gdb/tui/tui-layout.c	/^next_layout (void)$/;"	f	file:
next_leaf	bfd/peXXigen.c	/^  bfd_byte * next_leaf;$/;"	m	struct:rsrc_write_data	file:
next_line	readline/doc/texi2html	/^sub next_line {$/;"	s
next_line	sim/igen/table.c	/^next_line (open_table * file)$/;"	f	file:
next_marker	gdb/gdbserver/tracepoint.c	/^next_marker (const struct marker *m)$/;"	f
next_name	include/opcode/cgen.h	/^  struct cgen_keyword_entry *next_name;$/;"	m	struct:cgen_keyword_entry	typeref:struct:cgen_keyword_entry::cgen_keyword_entry
next_out	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public IntPtr next_out;$/;"	f	struct:DotZLib.ZStream
next_out	zlib/zlib.h	/^    Bytef    *next_out; \/* next output byte will go here *\/$/;"	m	struct:z_stream_s
next_out_strm	zlib/contrib/inflate86/inffast.S	/^#define next_out_strm  12  \/* strm->next_out *\/$/;"	d
next_pc	sim/h8300/sim-main.h	/^  int next_pc;$/;"	m	struct:__anon780
next_period	sim/cris/dv-rv.c	/^  unsigned32 next_period;$/;"	m	struct:_hw_rv_device	file:
next_pid	gdb/remote-sim.c	/^static int next_pid;$/;"	v	file:
next_poll_fds_index	gdb/event-loop.c	/^    int next_poll_fds_index;$/;"	m	struct:__anon1743	file:
next_priority	sim/frv/cache.c	/^next_priority (FRV_CACHE *cache, FRV_CACHE_PIPELINE *pipeline)$/;"	f	file:
next_ptr	zlib/zutil.c	/^local int next_ptr = 0;$/;"	v
next_raw_index	gdb/varobj-iter.h	/^  int next_raw_index;$/;"	m	struct:varobj_iter
next_regnum	gdb/riscv-tdep.c	/^  int next_regnum;$/;"	m	struct:riscv_arg_reg	file:
next_regnum	gdb/xml-tdesc.c	/^  int next_regnum;$/;"	m	struct:tdesc_parsing_data	file:
next_saved_scope	libiberty/cp-demangle.c	/^  int next_saved_scope;$/;"	m	struct:d_print_info	file:
next_slot	opcodes/frv-opc.h	/^  int                    next_slot;$/;"	m	struct:__anon4
next_smaller_reloc	bfd/elf32-rx.c	/^next_smaller_reloc (int r)$/;"	f	file:
next_st	gdb/gdbserver/tracepoint.c	/^static const struct marker *next_st;$/;"	v	typeref:struct:marker	file:
next_string	bfd/peXXigen.c	/^  bfd_byte * next_string;$/;"	m	struct:rsrc_write_data	file:
next_sub	libiberty/cp-demangle.c	/^  int next_sub;$/;"	m	struct:d_info_checkpoint	file:
next_sub	libiberty/cp-demangle.h	/^  int next_sub;$/;"	m	struct:d_info
next_symbol_text	gdb/buildsym.h	194;"	d
next_symbol_text_func	gdb/buildsym.h	/^EXTERN const char *(*next_symbol_text_func) (struct objfile *);$/;"	v
next_table	bfd/peXXigen.c	/^  bfd_byte * next_table;$/;"	m	struct:rsrc_write_data	file:
next_thread_id	gdb/gnu-nat.c	/^static int next_thread_id = 1;$/;"	v	file:
next_tick_cycle	sim/ft32/ft32-sim.h	/^  uint64_t next_tick_cycle;$/;"	m	struct:ft32_cpu_state
next_tls_desc_index	bfd/elf32-arm.c	/^  bfd_vma next_tls_desc_index;$/;"	m	struct:elf32_arm_link_hash_table	file:
next_tls_desc_index	bfd/elfxx-x86.h	/^  bfd_vma next_tls_desc_index;$/;"	m	struct:elf_x86_link_hash_table
next_tsv_number	gdb/tracepoint.c	/^static int next_tsv_number = 1;$/;"	v	file:
next_unit	bfd/dwarf2.c	/^  struct comp_unit *next_unit;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::comp_unit	file:
next_valid_nesr	sim/frv/traps.c	/^static SI next_valid_nesr (SIM_CPU *current_cpu, SI current_index)$/;"	f	file:
next_value	include/opcode/cgen.h	/^  struct cgen_keyword_entry *next_value;$/;"	m	struct:cgen_keyword_entry	typeref:struct:cgen_keyword_entry::cgen_keyword_entry
next_varybits	opcodes/opc2c.c	/^next_varybits (int bits, opcode * op, int byte)$/;"	f	file:
next_varybits	sim/m32c/opc2c.c	/^next_varybits (int bits, opcode * op, int byte)$/;"	f	file:
next_x	gdb/guile/scm-iterator.c	/^  SCM next_x;$/;"	m	struct:_iterator_smob	file:
nextarg	include/hp-symtab.h	/^  dnttpointer nextarg        ;     \/* Next argument if any         *\/$/;"	m	struct:dntt_type_templ_arg
nextchar	libiberty/getopt.c	/^static char *nextchar;$/;"	v	file:
nextcnt	opcodes/ia64-gen.c	/^  int nextcnt;$/;"	m	struct:disent	file:
nextdefsym	bfd/mach-o.h	/^  unsigned long nextdefsym;   \/* Number of externally defined symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nextdefsym	bfd/mach-o.h	/^  unsigned long nextdefsym;$/;"	m	struct:bfd_mach_o_dylib_module
nextdefsym	include/mach-o/external.h	/^  unsigned char nextdefsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
nextdefsym	include/mach-o/external.h	/^  unsigned char nextdefsym[4];$/;"	m	struct:mach_o_dylib_module_external
nextdefsym	include/mach-o/external.h	/^  unsigned char nextdefsym[4];$/;"	m	struct:mach_o_dysymtab_command_external
nexte	opcodes/ia64-gen.c	/^  struct disent *nexte;$/;"	m	struct:disent	typeref:struct:disent::disent	file:
nextexp	include/hp-symtab.h	/^  dnttpointer nextexp        ;     \/* Ptr to next expansion.  *\/$/;"	m	struct:dntt_type_class
nextfield	gdb/dwarf2read.c	/^struct nextfield$/;"	s	file:
nextfield	gdb/stabsread.c	/^struct nextfield$/;"	s	file:
nextfield	include/hp-symtab.h	/^  dnttpointer nextfield      ;     \/* Pointer to next field.  *\/$/;"	m	struct:dntt_type_genfield
nextfield	include/hp-symtab.h	/^  dnttpointer nextfield;$/;"	m	struct:dntt_type_field
nexti_command	gdb/infcmd.c	/^nexti_command (const char *count_string, int from_tty)$/;"	f	file:
nextmem	include/hp-symtab.h	/^  dnttpointer nextmem;$/;"	m	struct:dntt_type_memenum
nextoff	include/coff/xcoff.h	/^  char nextoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr_big
nextoff	include/coff/xcoff.h	/^  char nextoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr
nextparam	include/hp-symtab.h	/^  dnttpointer nextparam;$/;"	m	struct:dntt_type_fparam
nextpc	sim/aarch64/sim-main.h	/^  uint64_t     nextpc;$/;"	m	struct:_sim_cpu
nextrefsyms	bfd/mach-o.h	/^  unsigned long nextrefsyms;   \/* Number of referenced symbol table entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nextrefsyms	include/mach-o/external.h	/^  unsigned char nextrefsyms[4];$/;"	m	struct:mach_o_dysymtab_command_external
nextrel	bfd/mach-o.h	/^  unsigned long nextrel;      \/* Number of external relocation entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nextrel	bfd/mach-o.h	/^  unsigned long nextrel;$/;"	m	struct:bfd_mach_o_dylib_module
nextrel	include/mach-o/external.h	/^  unsigned char nextrel[4];$/;"	m	struct:mach_o_dylib_module_64_external
nextrel	include/mach-o/external.h	/^  unsigned char nextrel[4];$/;"	m	struct:mach_o_dylib_module_external
nextrel	include/mach-o/external.h	/^  unsigned char nextrel[4];$/;"	m	struct:mach_o_dysymtab_command_external
nextrfa	include/vms/lbr.h	/^  unsigned char nextrfa[6];$/;"	m	struct:vms_lhd
nextvbn	include/vms/lbr.h	/^  unsigned char nextvbn[4];$/;"	m	struct:vms_lhd
nextword	bfd/doc/chew.c	/^nextword (string, word)$/;"	f
nfat_arch	bfd/mach-o.c	/^  unsigned long nfat_arch;$/;"	m	struct:mach_o_fat_data_struct	file:
nfat_arch	include/mach-o/external.h	/^  unsigned char nfat_arch[4];	\/* Number of components.  *\/$/;"	m	struct:mach_o_fat_header_external
nfields	gdb/dwarf2read.c	/^    int nfields = 0;$/;"	m	struct:field_info	file:
nfields	gdb/gdbtypes.h	/^  short nfields;$/;"	m	struct:main_type
nflavours	bfd/mach-o.h	/^  unsigned long nflavours;$/;"	m	struct:bfd_mach_o_thread_command
nfn_fields	gdb/gdbtypes.h	/^    short nfn_fields;$/;"	m	struct:cplus_struct_type
nfp	sim/erc32/func.c	/^int             nfp = 0;$/;"	v
nfp_cmd_mnemonic	include/opcode/nfp.h	/^nfp_cmd_mnemonic;$/;"	t	typeref:struct:__anon1290
nfp_me27_28_alu_op	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_alu_op[32] =$/;"	v	file:
nfp_me27_28_br_ops	opcodes/nfp-dis.c	/^const char *nfp_me27_28_br_ops[32] =$/;"	v
nfp_me27_28_crc_bytes	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_crc_bytes[8] =$/;"	v	file:
nfp_me27_28_crc_op	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_crc_op[8] =$/;"	v	file:
nfp_me27_28_mecsrs	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_mecsrs[] =$/;"	v	file:
nfp_me27_28_mult_steps	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_mult_steps[8] =$/;"	v	file:
nfp_me27_28_mult_types	opcodes/nfp-dis.c	/^static const char *nfp_me27_28_mult_types[4] =$/;"	v	file:
nfp_me27_28_print_alu	opcodes/nfp-dis.c	/^nfp_me27_28_print_alu (uint64_t instr, unsigned int pred_cc,$/;"	f	file:
nfp_me27_28_print_alu_shf	opcodes/nfp-dis.c	/^nfp_me27_28_print_alu_shf (uint64_t instr, unsigned int pred_cc,$/;"	f	file:
nfp_me27_28_print_br_alu	opcodes/nfp-dis.c	/^nfp_me27_28_print_br_alu (uint64_t instr, unsigned int src_lmext,$/;"	f	file:
nfp_me27_28_print_br_bit	opcodes/nfp-dis.c	/^nfp_me27_28_print_br_bit (uint64_t instr, unsigned int src_lmext,$/;"	f	file:
nfp_me27_28_print_br_byte	opcodes/nfp-dis.c	/^nfp_me27_28_print_br_byte (uint64_t instr,$/;"	f	file:
nfp_me27_28_print_branch	opcodes/nfp-dis.c	/^nfp_me27_28_print_branch (uint64_t instr,$/;"	f	file:
nfp_me27_28_print_ctx_arb	opcodes/nfp-dis.c	/^nfp_me27_28_print_ctx_arb (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me27_28_print_immed	opcodes/nfp-dis.c	/^nfp_me27_28_print_immed (uint64_t instr, unsigned int pred_cc,$/;"	f	file:
nfp_me27_28_print_ld_field	opcodes/nfp-dis.c	/^nfp_me27_28_print_ld_field (uint64_t instr, unsigned int pred_cc,$/;"	f	file:
nfp_me27_28_print_local_csr	opcodes/nfp-dis.c	/^nfp_me27_28_print_local_csr (uint64_t instr,$/;"	f	file:
nfp_me27_28_print_mult	opcodes/nfp-dis.c	/^nfp_me27_28_print_mult (uint64_t instr, unsigned int pred_cc,$/;"	f	file:
nfp_me27_br_inpstates	opcodes/nfp-dis.c	/^static const char *nfp_me27_br_inpstates[16] =$/;"	v	file:
nfp_me27_mnemonics	opcodes/nfp-dis.c	/^static const nfp_cmd_mnemonic nfp_me27_mnemonics[] =$/;"	v	file:
nfp_me27_print_alu	opcodes/nfp-dis.c	/^nfp_me27_print_alu (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_alu_shf	opcodes/nfp-dis.c	/^nfp_me27_print_alu_shf (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_br_alu	opcodes/nfp-dis.c	/^nfp_me27_print_br_alu (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_br_bit	opcodes/nfp-dis.c	/^nfp_me27_print_br_bit (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_br_byte	opcodes/nfp-dis.c	/^nfp_me27_print_br_byte (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_branch	opcodes/nfp-dis.c	/^nfp_me27_print_branch (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me27_print_cmd	opcodes/nfp-dis.c	/^nfp_me27_print_cmd (uint64_t instr, int third_party_32bit,$/;"	f	file:
nfp_me27_print_ctx_arb	opcodes/nfp-dis.c	/^nfp_me27_print_ctx_arb (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me27_print_immed	opcodes/nfp-dis.c	/^nfp_me27_print_immed (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_ld_field	opcodes/nfp-dis.c	/^nfp_me27_print_ld_field (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_local_csr	opcodes/nfp-dis.c	/^nfp_me27_print_local_csr (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me27_print_mult	opcodes/nfp-dis.c	/^nfp_me27_print_mult (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_br_inpstates	opcodes/nfp-dis.c	/^static const char *nfp_me28_br_inpstates[16] =$/;"	v	file:
nfp_me28_mnemonics	opcodes/nfp-dis.c	/^static const nfp_cmd_mnemonic nfp_me28_mnemonics[] =$/;"	v	file:
nfp_me28_print_alu	opcodes/nfp-dis.c	/^nfp_me28_print_alu (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_alu_shf	opcodes/nfp-dis.c	/^nfp_me28_print_alu_shf (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_br_alu	opcodes/nfp-dis.c	/^nfp_me28_print_br_alu (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_br_bit	opcodes/nfp-dis.c	/^nfp_me28_print_br_bit (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_br_byte	opcodes/nfp-dis.c	/^nfp_me28_print_br_byte (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_branch	opcodes/nfp-dis.c	/^nfp_me28_print_branch (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me28_print_cmd	opcodes/nfp-dis.c	/^nfp_me28_print_cmd (uint64_t instr, int third_party_32bit,$/;"	f	file:
nfp_me28_print_ctx_arb	opcodes/nfp-dis.c	/^nfp_me28_print_ctx_arb (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me28_print_immed	opcodes/nfp-dis.c	/^nfp_me28_print_immed (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_ld_field	opcodes/nfp-dis.c	/^nfp_me28_print_ld_field (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_local_csr	opcodes/nfp-dis.c	/^nfp_me28_print_local_csr (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me28_print_mult	opcodes/nfp-dis.c	/^nfp_me28_print_mult (uint64_t instr, int num_ctx,$/;"	f	file:
nfp_me_find_mnemonic	opcodes/nfp-dis.c	/^nfp_me_find_mnemonic (unsigned int cpp_tgt, unsigned int cpp_act,$/;"	f	file:
nfp_me_imm_opnd10	opcodes/nfp-dis.c	/^nfp_me_imm_opnd10 (unsigned int opnd)$/;"	f	file:
nfp_me_imm_opnd8	opcodes/nfp-dis.c	/^nfp_me_imm_opnd8 (unsigned int opnd, unsigned int imm8_msb)$/;"	f	file:
nfp_me_is_imm_opnd10	opcodes/nfp-dis.c	/^nfp_me_is_imm_opnd10 (unsigned int opnd)$/;"	f	file:
nfp_me_is_imm_opnd8	opcodes/nfp-dis.c	/^nfp_me_is_imm_opnd8 (unsigned int opnd)$/;"	f	file:
nfp_me_print_invalid	opcodes/nfp-dis.c	/^nfp_me_print_invalid (uint64_t instr, struct disassemble_info *dinfo)$/;"	f	file:
nfp_me_print_opnd10	opcodes/nfp-dis.c	/^nfp_me_print_opnd10 (unsigned int opnd, char bank, int num_ctx, int lmem_ext,$/;"	f	file:
nfp_me_print_opnd8	opcodes/nfp-dis.c	/^nfp_me_print_opnd8 (unsigned int opnd, char bank, int num_ctx, int lmem_ext,$/;"	f	file:
nfp_mealu_shf_op	opcodes/nfp-dis.c	/^static const char *nfp_mealu_shf_op[8] =$/;"	v	file:
nfp_opts	opcodes/nfp-dis.c	/^nfp_opts;$/;"	t	typeref:struct:__anon10	file:
nfp_priv_data	opcodes/nfp-dis.c	/^nfp_priv_data;$/;"	t	typeref:struct:__anon11	file:
nfp_priv_mecfg	opcodes/nfp-dis.c	/^nfp_priv_mecfg;$/;"	t	typeref:struct:__anon9	file:
ng_g_rfa	include/vms/lbr.h	/^  struct vms_rfa ng_g_rfa;	\/* Non-group global.  *\/$/;"	m	struct:vms_lhs	typeref:struct:vms_lhs::vms_rfa
ng_wk_rfa	include/vms/lbr.h	/^  struct vms_rfa ng_wk_rfa;	\/* Non-group weak.  *\/$/;"	m	struct:vms_lhs	typeref:struct:vms_lhs::vms_rfa
ngaps	gdb/btrace.h	/^  unsigned int ngaps;$/;"	m	struct:btrace_thread_info
nget	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
ngetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
ngettext	bfd/hosts/alphavms.h	59;"	d
ngettext	bfd/sysdep.h	205;"	d
ngettext	bfd/sysdep.h	206;"	d
ngettext	bfd/sysdep.h	217;"	d
ngettext	gdb/gnulib/import/gettext.h	34;"	d
ngettext	gdb/gnulib/import/gettext.h	35;"	d
ngettext	gdb/gnulib/import/gettext.h	73;"	d
ngettext	gdb/gnulib/import/gettext.h	74;"	d
ngettext	intl/intl-compat.c	/^ngettext (msgid1, msgid2, n)$/;"	f
ngettext	intl/intl-compat.c	41;"	d	file:
ngettext	intl/libgnuintl.h	/^static inline char *ngettext (const char *__msgid1, const char *__msgid2,$/;"	f
ngettext	intl/libgnuintl.h	198;"	d
ngettext	opcodes/opintl.h	41;"	d
ngettext	opcodes/opintl.h	42;"	d
ngettext	opcodes/opintl.h	53;"	d
ngrn	gdb/aarch64-tdep.c	/^  unsigned ngrn;$/;"	m	struct:aarch64_call_info	file:
nhints	bfd/mach-o.h	/^  unsigned int nhints;$/;"	m	struct:bfd_mach_o_twolevel_hints_command
nhints	include/mach-o/external.h	/^  unsigned char nhints[4];$/;"	m	struct:mach_o_twolevel_hints_command_external
nia	sim/igen/igen.h	/^  igen_nia nia;$/;"	m	struct:_igen_gen_options
nia_is_cia_plus_one	sim/igen/igen.h	/^  nia_is_cia_plus_one,$/;"	e	enum:__anon586
nia_is_invalid	sim/igen/igen.h	/^  nia_is_invalid,$/;"	e	enum:__anon586
nia_is_void	sim/igen/igen.h	/^  nia_is_void,$/;"	e	enum:__anon586
nib	include/opcode/h8300.h	/^  op_type nib[3];$/;"	m	struct:arg
nib	include/opcode/h8300.h	/^  op_type nib[MAX_CODE_NIBBLES];$/;"	m	struct:code
nibble	opcodes/s390-mkopc.c	/^  char nibble;$/;"	m	struct:s390_cond_ext_format	file:
nibble_type_list	sim/sh/gencode.c	/^const char * const nibble_type_list[] =$/;"	v	file:
nibbles	opcodes/sh-opc.h	/^  sh_nibble_type nibbles[9];$/;"	m	struct:__anon64
nibbles	opcodes/z8k-dis.c	/^  unsigned char nibbles[24];$/;"	m	struct:__anon72	file:
nibs	sim/h8300/writecode.c	/^char *nibs[] =$/;"	v
nice_length	zlib/deflate.c	/^   ush nice_length; \/* quit search above this match length *\/$/;"	m	struct:config_s	file:
nice_match	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define nice_match       [ rcx + dsNiceMatch]$/;"	d
nice_match	zlib/contrib/masmx64/gvmat64.asm	/^nice_match      equ [ rcx + dsNiceMatch]$/;"	d
nice_match	zlib/contrib/masmx86/match686.asm	/^    nice_match      equ     dword ptr [esp+NbStack-60]$/;"	d
nice_match	zlib/deflate.h	/^    int nice_match; \/* Stop searching when current match exceeds this *\/$/;"	m	struct:internal_state
nicematch	zlib/contrib/amd64/amd64-match.S	/^#define nicematch	r14d$/;"	d
nicematch	zlib/contrib/asm686/match.S	/^#define	nicematch		24	\/* a good enough match size	*\/$/;"	d
nicematch	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define nicematch         (rsp + 16 - LocalVarsSize)$/;"	d
nicematch	zlib/contrib/masmx64/gvmat64.asm	/^ nicematch       equ  (rsp + 16 - LocalVarsSize) ; a good enough match size$/;"	d
nicematch	zlib/contrib/masmx64/gvmat64.asm	/^nicematch equ nice_match$/;"	d
nicematch	zlib/contrib/masmx86/match686.asm	/^nicematch   equ  esp + 24   ; a good enough match size$/;"	d
nicename	opcodes/z8k-opc.h	/^  const char *nicename;$/;"	m	struct:__anon28
nidle_den	gdb/nat/glibc_thread_db.h	/^  int nidle_den;		\/* Average number of idling processes,$/;"	m	struct:td_ta_stats
nidle_num	gdb/nat/glibc_thread_db.h	/^  int nidle_num;		\/* Average number of idling processes,$/;"	m	struct:td_ta_stats
nindex	include/vms/lbr.h	/^  unsigned char nindex;$/;"	m	struct:vms_lhd
nindirectsyms	bfd/mach-o.h	/^  unsigned long nindirectsyms;  \/* Number of indirect symbol table entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nindirectsyms	include/mach-o/external.h	/^  unsigned char nindirectsyms[4];$/;"	m	struct:mach_o_dysymtab_command_external
ninit	bfd/mach-o.h	/^  unsigned short ninit;$/;"	m	struct:bfd_mach_o_dylib_module
ninit_nterm	include/mach-o/external.h	/^  unsigned char ninit_nterm[4];$/;"	m	struct:mach_o_dylib_module_64_external
ninit_nterm	include/mach-o/external.h	/^  unsigned char ninit_nterm[4];$/;"	m	struct:mach_o_dylib_module_external
ninst	sim/erc32/sis.h	/^    uint64          ninst;$/;"	m	struct:pstate
nios2-linux-expedite	gdb/features/Makefile	/^nios2-linux-expedite = sp,pc$/;"	m
nios2_add_stub	bfd/elf32-nios2.c	/^nios2_add_stub (const char *stub_name,$/;"	f	file:
nios2_analyze_prologue	gdb/nios2-tdep.c	/^nios2_analyze_prologue (struct gdbarch *gdbarch, const CORE_ADDR start_pc,$/;"	f	file:
nios2_arch_setup	gdb/gdbserver/linux-nios2-low.c	/^nios2_arch_setup (void)$/;"	f	file:
nios2_breakpoint	gdb/gdbserver/linux-nios2-low.c	/^static const unsigned int nios2_breakpoint = NIOS2_BREAKPOINT;$/;"	v	file:
nios2_breakpoint_at	gdb/gdbserver/linux-nios2-low.c	/^nios2_breakpoint_at (CORE_ADDR where)$/;"	f	file:
nios2_breakpoint_kind_from_pc	gdb/nios2-tdep.c	/^nios2_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
nios2_breakpoint_len	gdb/gdbserver/linux-nios2-low.c	114;"	d	file:
nios2_build_one_stub	bfd/elf32-nios2.c	/^nios2_build_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg ATTRIBUTE_UNUSED)$/;"	f	file:
nios2_builtin_regs	opcodes/nios2-opc.c	/^const struct nios2_reg nios2_builtin_regs[] = {$/;"	v	typeref:struct:nios2_reg
nios2_call26_stub_entry	bfd/elf32-nios2.c	/^static const bfd_vma nios2_call26_stub_entry[] = {$/;"	v	file:
nios2_cannot_fetch_register	gdb/gdbserver/linux-nios2-low.c	/^nios2_cannot_fetch_register (int regno)$/;"	f	file:
nios2_cannot_store_register	gdb/gdbserver/linux-nios2-low.c	/^nios2_cannot_store_register (int regno)$/;"	f	file:
nios2_collect_gregset	gdb/nios2-linux-tdep.c	/^nios2_collect_gregset (const struct regset *regset,$/;"	f	file:
nios2_collect_register	gdb/gdbserver/linux-nios2-low.c	/^nios2_collect_register (struct regcache *regcache, int regno,$/;"	f	file:
nios2_compatible	bfd/cpu-nios2.c	/^nios2_compatible (const bfd_arch_info_type *a,$/;"	f	file:
nios2_control_regs	opcodes/nios2-dis.c	/^nios2_control_regs (void)$/;"	f	file:
nios2_coprocessor_regs	opcodes/nios2-dis.c	/^nios2_coprocessor_regs (void)$/;"	f	file:
nios2_core_regset	gdb/nios2-linux-tdep.c	/^static const struct regset nios2_core_regset =$/;"	v	typeref:struct:regset	file:
nios2_debug	gdb/nios2-tdep.c	/^static int nios2_debug = 0;$/;"	v	file:
nios2_disassemble	opcodes/nios2-dis.c	/^nios2_disassemble (bfd_vma address, unsigned long opcode,$/;"	f	file:
nios2_disassembler_state	opcodes/nios2-dis.c	/^} nios2_disassembler_state;$/;"	t	typeref:struct:_nios2_disassembler_state	file:
nios2_dummy_id	gdb/nios2-tdep.c	/^nios2_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
nios2_dwarf2gdb_regno_map	gdb/nios2-tdep.c	/^static int nios2_dwarf2gdb_regno_map[] =$/;"	v	file:
nios2_dwarf_reg_to_regnum	gdb/nios2-tdep.c	/^nios2_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int dw_reg)$/;"	f	file:
nios2_elf32_adjust_dynamic_symbol	bfd/elf32-nios2.c	/^nios2_elf32_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
nios2_elf32_bfd_reloc_name_lookup	bfd/elf32-nios2.c	/^nios2_elf32_bfd_reloc_name_lookup (bfd *abfd,$/;"	f	file:
nios2_elf32_bfd_reloc_type_lookup	bfd/elf32-nios2.c	/^nios2_elf32_bfd_reloc_type_lookup (bfd *abfd,$/;"	f	file:
nios2_elf32_build_stubs	bfd/elf32-nios2.c	/^nios2_elf32_build_stubs (struct bfd_link_info *info)$/;"	f
nios2_elf32_call26_relocate	bfd/elf32-nios2.c	/^nios2_elf32_call26_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_callr_relocate	bfd/elf32-nios2.c	/^nios2_elf32_callr_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_can_make_relative_eh_frame	bfd/elf32-nios2.c	/^nios2_elf32_can_make_relative_eh_frame (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nios2_elf32_check_relocs	bfd/elf32-nios2.c	/^nios2_elf32_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
nios2_elf32_cjmp_relocate	bfd/elf32-nios2.c	/^nios2_elf32_cjmp_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_copy_indirect_symbol	bfd/elf32-nios2.c	/^nios2_elf32_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
nios2_elf32_create_dynamic_sections	bfd/elf32-nios2.c	/^nios2_elf32_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)$/;"	f	file:
nios2_elf32_do_call26_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_call26_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_callr_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_callr_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_cjmp_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_cjmp_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_gprel_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_gprel_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_hi16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_hi16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_hiadj16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_hiadj16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_lo16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_lo16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_pcrel16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_pcrel16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_pcrel_hiadj16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_pcrel_hiadj16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_pcrel_lo16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_pcrel_lo16_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_do_ujmp_relocate	bfd/elf32-nios2.c	/^nios2_elf32_do_ujmp_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
nios2_elf32_fake_sections	bfd/elf32-nios2.c	/^nios2_elf32_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
nios2_elf32_finish_dynamic_sections	bfd/elf32-nios2.c	/^nios2_elf32_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
nios2_elf32_finish_dynamic_symbol	bfd/elf32-nios2.c	/^nios2_elf32_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
nios2_elf32_gc_mark_hook	bfd/elf32-nios2.c	/^nios2_elf32_gc_mark_hook (asection *sec,$/;"	f	file:
nios2_elf32_gprel_relocate	bfd/elf32-nios2.c	/^nios2_elf32_gprel_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_hi16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_hi16_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_hiadj16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_hiadj16_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_ignore_reloc	bfd/elf32-nios2.c	/^nios2_elf32_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
nios2_elf32_info_to_howto	bfd/elf32-nios2.c	/^nios2_elf32_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
nios2_elf32_install_data	bfd/elf32-nios2.c	/^nios2_elf32_install_data (asection *sec, const bfd_vma *data, bfd_vma offset,$/;"	f	file:
nios2_elf32_install_imm16	bfd/elf32-nios2.c	/^nios2_elf32_install_imm16 (asection *sec, bfd_vma offset, bfd_vma value)$/;"	f	file:
nios2_elf32_link_hash_table_create	bfd/elf32-nios2.c	/^nios2_elf32_link_hash_table_create (bfd *abfd)$/;"	f	file:
nios2_elf32_link_hash_table_free	bfd/elf32-nios2.c	/^nios2_elf32_link_hash_table_free (bfd *obfd)$/;"	f	file:
nios2_elf32_lo16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_lo16_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_merge_private_bfd_data	bfd/elf32-nios2.c	/^nios2_elf32_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
nios2_elf32_next_input_section	bfd/elf32-nios2.c	/^nios2_elf32_next_input_section (struct bfd_link_info *info, asection *isec)$/;"	f
nios2_elf32_obj_tdata	bfd/elf32-nios2.c	/^struct nios2_elf32_obj_tdata$/;"	s	file:
nios2_elf32_object_p	bfd/elf32-nios2.c	/^nios2_elf32_object_p (bfd *abfd)$/;"	f	file:
nios2_elf32_pcrel16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_pcrel16_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf32_pcrel_hiadj16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_pcrel_hiadj16_relocate (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
nios2_elf32_pcrel_lo16_relocate	bfd/elf32-nios2.c	/^nios2_elf32_pcrel_lo16_relocate (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
nios2_elf32_reloc_type_class	bfd/elf32-nios2.c	/^nios2_elf32_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
nios2_elf32_relocate_section	bfd/elf32-nios2.c	/^nios2_elf32_relocate_section (bfd *output_bfd,$/;"	f	file:
nios2_elf32_section_flags	bfd/elf32-nios2.c	/^nios2_elf32_section_flags (flagword *flags, const Elf_Internal_Shdr *hdr)$/;"	f	file:
nios2_elf32_setup_section_lists	bfd/elf32-nios2.c	/^nios2_elf32_setup_section_lists (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
nios2_elf32_size_dynamic_sections	bfd/elf32-nios2.c	/^nios2_elf32_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
nios2_elf32_size_stubs	bfd/elf32-nios2.c	/^nios2_elf32_size_stubs (bfd *output_bfd, bfd *stub_bfd,$/;"	f
nios2_elf32_ujmp_relocate	bfd/elf32-nios2.c	/^nios2_elf32_ujmp_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
nios2_elf_add_symbol_hook	bfd/elf32-nios2.c	/^nios2_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
nios2_elf_assign_gp	bfd/elf32-nios2.c	/^nios2_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp, struct bfd_link_info *info)$/;"	f	file:
nios2_elf_final_gp	bfd/elf32-nios2.c	/^nios2_elf_final_gp (bfd *output_bfd, asymbol *symbol, bfd_boolean relocatable,$/;"	f	file:
nios2_extract_return_value	gdb/nios2-tdep.c	/^nios2_extract_return_value (struct gdbarch *gdbarch, struct type *valtype,$/;"	f	file:
nios2_fetch_insn	gdb/nios2-tdep.c	/^nios2_fetch_insn (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
nios2_fill_gregset	gdb/gdbserver/linux-nios2-low.c	/^nios2_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
nios2_find_opcode_hash	opcodes/nios2-dis.c	/^nios2_find_opcode_hash (unsigned long opcode, unsigned long mach)$/;"	f
nios2_frame_align	gdb/nios2-tdep.c	/^nios2_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
nios2_frame_base	gdb/nios2-tdep.c	/^static const struct frame_base nios2_frame_base =$/;"	v	typeref:struct:frame_base	file:
nios2_frame_base_address	gdb/nios2-tdep.c	/^nios2_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
nios2_frame_prev_register	gdb/nios2-tdep.c	/^nios2_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
nios2_frame_this_id	gdb/nios2-tdep.c	/^nios2_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
nios2_frame_unwind	gdb/nios2-tdep.c	/^static const struct frame_unwind nios2_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
nios2_frame_unwind_cache	gdb/nios2-tdep.c	/^nios2_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
nios2_gdbarch_init	gdb/nios2-tdep.c	/^nios2_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
nios2_get_longjmp_target	gdb/nios2-tdep.c	/^nios2_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
nios2_get_next_pc	gdb/nios2-tdep.c	/^nios2_get_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
nios2_get_stub_entry	bfd/elf32-nios2.c	/^nios2_get_stub_entry (const asection *input_section,$/;"	f	file:
nios2_grok_prstatus	bfd/elf32-nios2.c	/^nios2_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
nios2_grok_psinfo	bfd/elf32-nios2.c	/^nios2_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
nios2_in_epilogue_p	gdb/nios2-tdep.c	/^nios2_in_epilogue_p (struct gdbarch *gdbarch,$/;"	f	file:
nios2_init_cache	gdb/nios2-tdep.c	/^nios2_init_cache (struct nios2_unwind_cache *cache, CORE_ADDR pc)$/;"	f	file:
nios2_init_opcode_hash	opcodes/nios2-dis.c	/^nios2_init_opcode_hash (nios2_disassembler_state *state)$/;"	f	file:
nios2_iterate_over_regset_sections	gdb/nios2-linux-tdep.c	/^nios2_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
nios2_linux_init_abi	gdb/nios2-linux-tdep.c	/^nios2_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
nios2_linux_rt_sigreturn_init	gdb/nios2-linux-tdep.c	/^nios2_linux_rt_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
nios2_linux_syscall_next_pc	gdb/nios2-linux-tdep.c	/^nios2_linux_syscall_next_pc (struct frame_info *frame,$/;"	f	file:
nios2_match_add	gdb/nios2-tdep.c	/^nios2_match_add (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_addi	gdb/nios2-tdep.c	/^nios2_match_addi (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_branch	gdb/nios2-tdep.c	/^nios2_match_branch (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_break	gdb/nios2-tdep.c	/^nios2_match_break (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_calli	gdb/nios2-tdep.c	/^nios2_match_calli (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_callr	gdb/nios2-tdep.c	/^nios2_match_callr (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_jmpi	gdb/nios2-tdep.c	/^nios2_match_jmpi (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_jmpr	gdb/nios2-tdep.c	/^nios2_match_jmpr (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_ldw	gdb/nios2-tdep.c	/^nios2_match_ldw (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_ldwm	gdb/nios2-tdep.c	/^nios2_match_ldwm (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_orhi	gdb/nios2-tdep.c	/^nios2_match_orhi (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_rdctl	gdb/nios2-tdep.c	/^nios2_match_rdctl (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_stw	gdb/nios2-tdep.c	/^nios2_match_stw (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_stwm	gdb/nios2-tdep.c	/^nios2_match_stwm (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_sub	gdb/nios2-tdep.c	/^nios2_match_sub (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_match_trap	gdb/nios2-tdep.c	/^nios2_match_trap (uint32_t insn, const struct nios2_opcode *op,$/;"	f	file:
nios2_num_builtin_regs	opcodes/nios2-opc.c	/^const int nios2_num_builtin_regs = NIOS2_NUM_REGS;$/;"	v
nios2_num_opcodes	opcodes/nios2-opc.c	/^int nios2_num_opcodes = NIOS2_NUM_R1_OPCODES;$/;"	v
nios2_num_r1_opcodes	opcodes/nios2-opc.c	/^const int nios2_num_r1_opcodes = NIOS2_NUM_R1_OPCODES;$/;"	v
nios2_num_r2_andi_n_mappings	opcodes/nios2-opc.c	/^const int nios2_num_r2_andi_n_mappings = 16;$/;"	v
nios2_num_r2_asi_n_mappings	opcodes/nios2-opc.c	/^const int nios2_num_r2_asi_n_mappings = 8;$/;"	v
nios2_num_r2_opcodes	opcodes/nios2-opc.c	/^const int nios2_num_r2_opcodes = NIOS2_NUM_R2_OPCODES;$/;"	v
nios2_num_r2_reg3_mappings	opcodes/nios2-opc.c	/^const int nios2_num_r2_reg3_mappings = 8;$/;"	v
nios2_num_r2_reg_range_mappings	opcodes/nios2-opc.c	/^const int nios2_num_r2_reg_range_mappings = 8;$/;"	v
nios2_num_r2_shi_n_mappings	opcodes/nios2-opc.c	/^const int nios2_num_r2_shi_n_mappings = 8;$/;"	v
nios2_num_regs	gdb/gdbserver/linux-nios2-low.c	39;"	d	file:
nios2_num_regs	opcodes/nios2-opc.c	/^int nios2_num_regs = NIOS2_NUM_REGS;$/;"	v
nios2_opcode	include/opcode/nios2.h	/^struct nios2_opcode$/;"	s
nios2_opcode_hash	opcodes/nios2-dis.c	/^} nios2_opcode_hash;$/;"	t	typeref:struct:_nios2_opcode_hash	file:
nios2_opcodes	opcodes/nios2-opc.c	/^struct nios2_opcode *nios2_opcodes = (struct nios2_opcode *) nios2_r1_opcodes;$/;"	v	typeref:struct:nios2_opcode
nios2_plt0_entry	bfd/elf32-nios2.c	/^static const bfd_vma nios2_plt0_entry[] = { \/* .PLTresolve *\/$/;"	v	file:
nios2_plt_entry	bfd/elf32-nios2.c	/^static const bfd_vma nios2_plt_entry[] = { \/* .PLTn: *\/$/;"	v	file:
nios2_print_insn_arg	opcodes/nios2-dis.c	/^nios2_print_insn_arg (const char *argptr,$/;"	f	file:
nios2_push_dummy_call	gdb/nios2-tdep.c	/^nios2_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
nios2_r1_disassembler_state	opcodes/nios2-dis.c	/^nios2_r1_disassembler_state = {$/;"	v	file:
nios2_r1_extract_opcode	opcodes/nios2-dis.c	/^nios2_r1_extract_opcode (unsigned int x)$/;"	f	file:
nios2_r1_linux_rt_sigreturn_tramp_frame	gdb/nios2-linux-tdep.c	/^static struct tramp_frame nios2_r1_linux_rt_sigreturn_tramp_frame =$/;"	v	typeref:struct:tramp_frame	file:
nios2_r1_opcodes	opcodes/nios2-opc.c	/^const struct nios2_opcode nios2_r1_opcodes[] =$/;"	v	typeref:struct:nios2_opcode
nios2_r2_andi_n_mappings	opcodes/nios2-opc.c	/^unsigned int nios2_r2_andi_n_mappings[] =$/;"	v
nios2_r2_asi_n_mappings	opcodes/nios2-opc.c	/^unsigned int nios2_r2_asi_n_mappings[] =$/;"	v
nios2_r2_disassembler_state	opcodes/nios2-dis.c	/^nios2_r2_disassembler_state = {$/;"	v	file:
nios2_r2_extract_opcode	opcodes/nios2-dis.c	/^nios2_r2_extract_opcode (unsigned int x)$/;"	f	file:
nios2_r2_linux_rt_sigreturn_tramp_frame	gdb/nios2-linux-tdep.c	/^static struct tramp_frame nios2_r2_linux_rt_sigreturn_tramp_frame =$/;"	v	typeref:struct:tramp_frame	file:
nios2_r2_opcodes	opcodes/nios2-opc.c	/^const struct nios2_opcode nios2_r2_opcodes[] =$/;"	v	typeref:struct:nios2_opcode
nios2_r2_reg3_mappings	opcodes/nios2-opc.c	/^int nios2_r2_reg3_mappings[] =$/;"	v
nios2_r2_reg_range_mappings	opcodes/nios2-opc.c	/^unsigned long nios2_r2_reg_range_mappings[] = {$/;"	v
nios2_r2_shi_n_mappings	opcodes/nios2-opc.c	/^unsigned int nios2_r2_shi_n_mappings[] =$/;"	v
nios2_reg	include/opcode/nios2.h	/^struct nios2_reg$/;"	s
nios2_reg_names	gdb/nios2-tdep.c	/^static const char *const nios2_reg_names[NIOS2_NUM_REGS] =$/;"	v	file:
nios2_register	gdb/gdbserver/linux-nios2-low.c	/^union nios2_register$/;"	u	file:
nios2_register_name	gdb/nios2-tdep.c	/^nios2_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
nios2_register_type	gdb/nios2-tdep.c	/^nios2_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
nios2_regmap	gdb/gdbserver/linux-nios2-low.c	/^static int nios2_regmap[] = {$/;"	v	file:
nios2_regs	opcodes/nios2-opc.c	/^struct nios2_reg *nios2_regs = (struct nios2_reg *) nios2_builtin_regs;$/;"	v	typeref:struct:nios2_reg
nios2_regs_info	gdb/gdbserver/linux-nios2-low.c	/^nios2_regs_info (void)$/;"	f	file:
nios2_regsets	gdb/gdbserver/linux-nios2-low.c	/^static struct regset_info nios2_regsets[] =$/;"	v	typeref:struct:regset_info	file:
nios2_regsets_info	gdb/gdbserver/linux-nios2-low.c	/^static struct regsets_info nios2_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
nios2_reloc_map	bfd/elf32-nios2.c	/^static const struct elf_reloc_map nios2_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
nios2_return_value	gdb/nios2-tdep.c	/^nios2_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
nios2_setup_default	gdb/nios2-tdep.c	/^nios2_setup_default (struct nios2_unwind_cache *cache)$/;"	f	file:
nios2_size_one_stub	bfd/elf32-nios2.c	/^nios2_size_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg ATTRIBUTE_UNUSED)$/;"	f	file:
nios2_skip_prologue	gdb/nios2-tdep.c	/^nios2_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
nios2_so_plt0_entry	bfd/elf32-nios2.c	/^static const bfd_vma nios2_so_plt0_entry[] = { \/* .PLTresolve *\/$/;"	v	file:
nios2_so_plt_entry	bfd/elf32-nios2.c	/^static const bfd_vma nios2_so_plt_entry[] = { \/* .PLTn *\/$/;"	v	file:
nios2_software_single_step	gdb/nios2-tdep.c	/^nios2_software_single_step (struct regcache *regcache)$/;"	f	file:
nios2_stack_frame_destroyed_p	gdb/nios2-tdep.c	/^nios2_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
nios2_store_gregset	gdb/gdbserver/linux-nios2-low.c	/^nios2_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
nios2_store_return_value	gdb/nios2-tdep.c	/^nios2_store_return_value (struct gdbarch *gdbarch, struct type *valtype,$/;"	f	file:
nios2_stub_call26_after	bfd/elf32-nios2.c	/^  nios2_stub_call26_after,$/;"	e	enum:elf32_nios2_stub_type	file:
nios2_stub_call26_before	bfd/elf32-nios2.c	/^  nios2_stub_call26_before,$/;"	e	enum:elf32_nios2_stub_type	file:
nios2_stub_frame_cache	gdb/nios2-tdep.c	/^nios2_stub_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
nios2_stub_frame_prev_register	gdb/nios2-tdep.c	/^nios2_stub_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
nios2_stub_frame_sniffer	gdb/nios2-tdep.c	/^nios2_stub_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
nios2_stub_frame_this_id	gdb/nios2-tdep.c	/^nios2_stub_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
nios2_stub_frame_unwind	gdb/nios2-tdep.c	/^static const struct frame_unwind nios2_stub_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
nios2_stub_hash_entry	bfd/elf32-nios2.c	1722;"	d	file:
nios2_stub_hash_lookup	bfd/elf32-nios2.c	1725;"	d	file:
nios2_stub_name	bfd/elf32-nios2.c	/^nios2_stub_name (const asection *input_section,$/;"	f	file:
nios2_stub_none	bfd/elf32-nios2.c	/^  nios2_stub_none$/;"	e	enum:elf32_nios2_stub_type	file:
nios2_supply_gregset	gdb/nios2-linux-tdep.c	/^nios2_supply_gregset (const struct regset *regset,$/;"	f	file:
nios2_supply_register	gdb/gdbserver/linux-nios2-low.c	/^nios2_supply_register (struct regcache *regcache, int regno,$/;"	f	file:
nios2_sw_breakpoint_from_kind	gdb/gdbserver/linux-nios2-low.c	/^nios2_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
nios2_sw_breakpoint_from_kind	gdb/nios2-tdep.c	/^nios2_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
nios2_type_of_stub	bfd/elf32-nios2.c	/^nios2_type_of_stub (asection *input_sec,$/;"	f	file:
nios2_unwind_cache	gdb/nios2-tdep.c	/^struct nios2_unwind_cache$/;"	s	file:
nios2_unwind_pc	gdb/nios2-tdep.c	/^nios2_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
nios2_unwind_sp	gdb/nios2-tdep.c	/^nios2_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
nios2_usrregs_info	gdb/gdbserver/linux-nios2-low.c	/^static struct usrregs_info nios2_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
nitems	gdb/symtab.h	/^  int nitems;$/;"	m	struct:linetable
nl_item	gdb/config/djgpp/nl_types.h	/^typedef int nl_item;$/;"	t
nl_langinfo	gdb/go32-nat.c	/^nl_langinfo (nl_item item)$/;"	f
nlen	opcodes/opc2c.c	/^  int nlen;$/;"	m	struct:__anon20	file:
nlen	sim/m32c/opc2c.c	/^  int nlen;$/;"	m	struct:__anon530	file:
nlen	zlib/contrib/infback9/inflate9.h	/^    unsigned nlen;              \/* number of length code lengths *\/$/;"	m	struct:inflate_state
nlen	zlib/inflate.h	/^    unsigned nlen;              \/* number of length code lengths *\/$/;"	m	struct:inflate_state
nlines	gdb/symtab.h	/^  int nlines;$/;"	m	struct:symtab
nlines	opcodes/opc2c.c	/^  int nlines;$/;"	m	struct:__anon18	file:
nlines	sim/m32c/opc2c.c	/^  int nlines;$/;"	m	struct:__anon528	file:
nlines	sim/m32c/trace.c	/^  int nlines;$/;"	m	struct:Files	file:
nlines	sim/rl78/trace.c	/^  int nlines;$/;"	m	struct:Files	file:
nlines	sim/rx/trace.c	/^  int nlines;$/;"	m	struct:Files	file:
nlist	include/bout.h	/^struct nlist$/;"	s
nlist_bfd_global	gdb/coffread.c	/^static bfd *nlist_bfd_global;$/;"	v	file:
nlist_nsyms_global	gdb/coffread.c	/^static int nlist_nsyms_global;$/;"	v	file:
nload	sim/erc32/sis.h	/^    uint64          nload;	\/* Number of store instructions *\/$/;"	m	struct:pstate
nlocalsym	bfd/mach-o.h	/^  unsigned long nlocalsym;    \/* Number of local symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nlocalsym	bfd/mach-o.h	/^  unsigned long nlocalsym;$/;"	m	struct:bfd_mach_o_dylib_module
nlocalsym	include/mach-o/external.h	/^  unsigned char nlocalsym[4];	\/* Number of.  *\/$/;"	m	struct:mach_o_dysymtab_command_external
nlocalsym	include/mach-o/external.h	/^  unsigned char nlocalsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
nlocalsym	include/mach-o/external.h	/^  unsigned char nlocalsym[4];$/;"	m	struct:mach_o_dylib_module_external
nlocrel	bfd/mach-o.h	/^  unsigned long nlocrel;      \/* Number of local relocation entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nlocrel	include/mach-o/external.h	/^  unsigned char nlocrel[4];$/;"	m	struct:mach_o_dysymtab_command_external
nls_uint32	intl/gmo.h	/^typedef unsigned long nls_uint32;$/;"	t
nls_uint32	intl/gmo.h	/^typedef unsigned nls_uint32;$/;"	t
nls_uint32	intl/gmo.h	/^typedef unsigned short nls_uint32;$/;"	t
nlwps_den	gdb/nat/glibc_thread_db.h	/^  int nlwps_den;		\/* Average number of processes in use,$/;"	m	struct:td_ta_stats
nlwps_num	gdb/nat/glibc_thread_db.h	/^  int nlwps_num;		\/* Average number of processes in use,$/;"	m	struct:td_ta_stats
nmalloca	gdb/gnulib/import/malloca.h	78;"	d
nmap	intl/localealias.c	/^static size_t nmap;$/;"	v	file:
nmethcalls	gdb/objc-lang.c	1240;"	d	file:
nmi	sim/testsuite/sim/bfin/hwloop-bits.S	/^nmi:$/;"	l
nmodtab	bfd/mach-o.h	/^  unsigned long nmodtab;      \/* Number of module table entries.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nmodtab	include/mach-o/external.h	/^  unsigned char nmodtab[4];$/;"	m	struct:mach_o_dysymtab_command_external
nmodules	bfd/mach-o.h	/^  unsigned int nmodules;	      \/* Number of modules in library.  *\/$/;"	m	struct:bfd_mach_o_prebound_dylib_command
nmodules	include/mach-o/external.h	/^  unsigned char nmodules[4];$/;"	m	struct:mach_o_prebound_dylib_command_external
no	include/opcode/metag.h	/^  unsigned int     no;$/;"	m	struct:__anon1251
no1	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no2	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no3	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no4	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no5	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no6	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no7	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float no1,no2,no3,no4,no5,no6,no7;$/;"	v
no_aliases	opcodes/aarch64-dis.c	/^static int no_aliases = 0;	\/* If set disassemble as most general inst.  *\/$/;"	v	file:
no_aliases	opcodes/mips-dis.c	/^static int no_aliases;	\/* If set disassemble as most general inst.  *\/$/;"	v	file:
no_aliases	opcodes/riscv-dis.c	/^static int no_aliases;	\/* If set disassemble as most general inst.  *\/$/;"	v	file:
no_apply_dynamic_relocs	bfd/elfnn-aarch64.c	/^  int no_apply_dynamic_relocs;$/;"	m	struct:elf_aarch64_link_hash_table	file:
no_args_or_locals	gdb/testsuite/gdb.compile/compile.c	/^no_args_or_locals (void)$/;"	f
no_argument	include/getopt.h	97;"	d
no_breakpoint_here	gdb/breakpoint.h	/^    no_breakpoint_here = 0,$/;"	e	enum:breakpoint_here
no_bsuf	opcodes/i386-opc.h	/^  unsigned int no_bsuf:1;$/;"	m	struct:i386_opcode_modifier
no_chunk	gdb/btrace.c	/^no_chunk (const char *arg)$/;"	f	file:
no_chunk	gdb/record.c	/^no_chunk (const char *arg)$/;"	f	file:
no_class	gdb/command.h	/^  no_class = -1, class_run = 0, class_vars, class_stack, class_files,$/;"	e	enum:command_class
no_demangling	include/demangle.h	/^  no_demangling = -1,$/;"	e	enum:demangling_styles
no_direction	bfd/bfd-in2.h	/^    no_direction = 0,$/;"	e	enum:bfd_direction
no_doc	include/hp-symtab.h	/^   PXDB_header          no_doc;$/;"	m	union:GenericDebugHeader_union
no_elf_stt_common	include/bfdlink.h	/^  no_elf_stt_common$/;"	e	enum:bfd_link_elf_stt_common
no_enum_size_warning	bfd/bfd-in.h	/^  int no_enum_size_warning;$/;"	m	struct:elf32_arm_params
no_enum_size_warning	bfd/bfd-in2.h	/^  int no_enum_size_warning;$/;"	m	struct:elf32_arm_params
no_enum_size_warning	bfd/elf32-arm.c	/^  int no_enum_size_warning;$/;"	m	struct:elf_arm_obj_tdata	file:
no_enum_size_warning	bfd/elfnn-aarch64.c	/^  int no_enum_size_warning;$/;"	m	struct:elf_aarch64_obj_tdata	file:
no_export	bfd/bfd-in2.h	/^  unsigned int no_export : 1;$/;"	m	struct:bfd
no_file_data	gdb/dwarf2read.c	/^  unsigned int no_file_data : 1;$/;"	m	struct:dwarf2_per_cu_quick_data	file:
no_finish_dynamic_symbol	bfd/elfxx-x86.h	/^  unsigned int no_finish_dynamic_symbol : 1;$/;"	m	struct:elf_x86_link_hash_entry
no_flags	bfd/vms-alpha.c	/^  flagword no_flags;$/;"	m	struct:vms_section_data_struct	file:
no_fn_stub	bfd/elf32-score.c	/^  bfd_boolean no_fn_stub;$/;"	m	struct:score_elf_link_hash_entry	file:
no_fn_stub	bfd/elf32-score7.c	/^  bfd_boolean no_fn_stub;$/;"	m	struct:score_elf_link_hash_entry	file:
no_fn_stub	bfd/elfxx-mips.c	/^  unsigned int no_fn_stub : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
no_handler	gdb/testsuite/gdb.base/sigstep.c	/^static volatile int no_handler;$/;"	v	file:
no_ld_generated_unwind_info	include/bfdlink.h	/^  unsigned int no_ld_generated_unwind_info: 1;$/;"	m	struct:bfd_link_info
no_ldsuf	opcodes/i386-opc.h	/^  unsigned int no_ldsuf:1;$/;"	m	struct:i386_opcode_modifier
no_lsuf	opcodes/i386-opc.h	/^  unsigned int no_lsuf:1;$/;"	m	struct:i386_opcode_modifier
no_lt_offset	include/hp-symtab.h	/^  unsigned int	 no_lt_offset: 1;\/* no entry in lt_offset table *\/$/;"	m	struct:quick_procedure
no_match_operands	include/opcode/mn10300.h	/^  unsigned int no_match_operands;$/;"	m	struct:mn10300_opcode
no_mode	readline/rldefs.h	93;"	d
no_multi_toc	bfd/elf64-ppc.h	/^  int no_multi_toc;$/;"	m	struct:ppc64_elf_params
no_nibbles	opcodes/s390-mkopc.c	/^    int   no_nibbles;$/;"	m	struct:op_struct	file:
no_notes	opcodes/aarch64-dis.c	/^static int no_notes = 1;	\/* If set do not print disassemble notes in the$/;"	v	file:
no_of_case_offsets	opcodes/cris-dis.c	/^static long no_of_case_offsets = 0;$/;"	v	file:
no_op	libiberty/regex.c	/^  no_op = 0,$/;"	e	enum:__anon1180	file:
no_op_reg_to_regnum	gdb/arch-utils.c	/^no_op_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f
no_ops	opcodes/s390-mkopc.c	/^int no_ops;$/;"	v
no_overflow	include/opcode/nios2.h	/^  no_overflow$/;"	e	enum:overflow_type
no_overflow	include/opcode/pru.h	/^  no_overflow$/;"	e	enum:overflow_type
no_page_alias	bfd/elf-bfd.h	/^  unsigned no_page_alias : 1;$/;"	m	struct:elf_backend_data
no_ptrace	gdb/darwin-nat.h	/^  bool no_ptrace = false;$/;"	m	struct:darwin_inferior
no_pxdb_doc	include/hp-symtab.h	/^   DOC_info_header      no_pxdb_doc;$/;"	m	union:GenericDebugHeader_union
no_pxdb_no_doc	include/hp-symtab.h	/^   XDB_header           no_pxdb_no_doc;$/;"	m	union:GenericDebugHeader_union
no_qsuf	opcodes/i386-opc.h	/^  unsigned int no_qsuf:1;$/;"	m	struct:i386_opcode_modifier
no_reloc_overflow_check	include/bfdlink.h	/^  unsigned int no_reloc_overflow_check: 1;$/;"	m	struct:bfd_link_info
no_set_class	gdb/command.h	/^  no_set_class	\/* Used for "show" commands that have no corresponding$/;"	e	enum:command_class
no_shared_libraries	gdb/solib.c	/^no_shared_libraries (const char *ignored, int from_tty)$/;"	f
no_ssuf	opcodes/i386-opc.h	/^  unsigned int no_ssuf:1;$/;"	m	struct:i386_opcode_modifier
no_stub	bfd/elf32-spu.c	/^  no_stub,$/;"	e	enum:_stub_type	file:
no_stubs	bfd/elf32-avr.c	/^  bfd_boolean no_stubs;$/;"	m	struct:elf32_avr_link_hash_table	file:
no_sub	include/xregex2.h	/^  unsigned no_sub : 1;$/;"	m	struct:re_pattern_buffer
no_subsp_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^no_subsp_prologue:$/;"	l
no_throw_function	gdb/testsuite/gdb.cp/gdb2495.cc	/^  int no_throw_function ()$/;"	f	class:SimpleException
no_tls_get_addr_opt	bfd/elf32-ppc.h	/^  int no_tls_get_addr_opt;$/;"	m	struct:ppc_elf_params
no_wait	gdb/gnu-nat.c	/^    unsigned int no_wait:1;$/;"	m	struct:inf	file:
no_warn_mismatch	bfd/elf32-rl78.c	/^static bfd_boolean no_warn_mismatch = FALSE;$/;"	v	file:
no_warn_mismatch	bfd/elf32-rx.c	/^static bfd_boolean no_warn_mismatch = FALSE;$/;"	v	file:
no_wchar_size_warning	bfd/bfd-in.h	/^  int no_wchar_size_warning;$/;"	m	struct:elf32_arm_params
no_wchar_size_warning	bfd/bfd-in2.h	/^  int no_wchar_size_warning;$/;"	m	struct:elf32_arm_params
no_wchar_size_warning	bfd/elf32-arm.c	/^  int no_wchar_size_warning;$/;"	m	struct:elf_arm_obj_tdata	file:
no_wchar_size_warning	bfd/elfnn-aarch64.c	/^  int no_wchar_size_warning;$/;"	m	struct:elf_aarch64_obj_tdata	file:
no_wsuf	opcodes/i386-opc.h	/^  unsigned int no_wsuf:1;$/;"	m	struct:i386_opcode_modifier
noack_mode	gdb/gdbserver/server.h	/^  int noack_mode = 0;$/;"	m	struct:client_state
noavx	opcodes/i386-opc.h	/^  unsigned int noavx:1;$/;"	m	struct:i386_opcode_modifier
nocopyreloc	include/bfdlink.h	/^  unsigned int nocopyreloc: 1;$/;"	m	struct:bfd_link_info
nodebug	gdb/testsuite/gdb.reverse/singlejmp-reverse-nodebug.S	/^nodebug:$/;"	l
nodebug	gdb/testsuite/gdb.reverse/singlejmp-reverse-nodebug.c	/^nodebug (void)$/;"	f
nodebug_data_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_data_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodebug_got_plt_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_got_plt_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodebug_text_gnu_ifunc_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_text_gnu_ifunc_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodebug_text_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_text_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodebug_tls_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_tls_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodebug_unknown_symbol	gdb/gdbtypes.h	/^  struct type *nodebug_unknown_symbol;$/;"	m	struct:objfile_type	typeref:struct:objfile_type::type
nodefmask	opcodes/i386-opc.h	/^  unsigned int nodefmask:1;$/;"	m	struct:i386_opcode_modifier
nodes	bfd/vms-lib.c	/^  unsigned char *nodes;$/;"	m	struct:dcxsbm_desc	file:
nodes	include/fibheap.h	/^  size_t nodes;$/;"	m	struct:fibheap
nodes	include/vms/dcx.h	/^  unsigned char nodes[2];$/;"	m	struct:vms_dcxsbm
nodestr	gdb/nto-procfs.c	/^static char *nodestr;$/;"	v	file:
noexcept	gdb/common/default-init-alloc.h	/^    noexcept (std::is_nothrow_default_constructible<U>::value)$/;"	f	class:gdb::default_init_allocator
noexcept	gdb/common/ptid.h	/^  ptid_t () noexcept = default;$/;"	m	class:ptid_t
noexcept	gdb/common/run-time-clock.h	/^		   system_cpu_time_clock::time_point &system) noexcept;$/;"	m	struct:run_time_clock
noexcept	gdb/common/run-time-clock.h	/^  static time_point now () noexcept = delete;$/;"	m	struct:system_cpu_time_clock
noexcept	gdb/common/run-time-clock.h	/^  static time_point now () noexcept = delete;$/;"	m	struct:user_cpu_time_clock
noexcept	gdb/common/run-time-clock.h	/^  static time_point now () noexcept;$/;"	m	struct:run_time_clock
noexcept	gdb/dwarf2-frame.h	/^  dwarf2_frame_state_reg_info (dwarf2_frame_state_reg_info &&rhs) noexcept$/;"	m	struct:dwarf2_frame_state_reg_info
noexecstack	include/bfdlink.h	/^  unsigned int noexecstack: 1;$/;"	m	struct:bfd_link_info
noinline	gdb/testsuite/gdb.opt/inline-markers.c	/^void noinline(void)$/;"	f
nointerp	include/bfdlink.h	/^  unsigned int nointerp: 1;$/;"	m	struct:bfd_link_info
nomsg	gdb/gnu-nat.c	/^    unsigned int nomsg:1;$/;"	m	struct:inf	file:
non_a8_stub	bfd/elf32-arm.c	/^  bfd_boolean non_a8_stub;$/;"	m	struct:a8_erratum_reloc	file:
non_cache_access	sim/frv/cache.c	/^non_cache_access (FRV_CACHE *cache, USI address) $/;"	f	file:
non_elf	bfd/elf-bfd.h	/^  unsigned int non_elf : 1;$/;"	m	struct:elf_link_hash_entry
non_fatal	include/opcode/aarch64.h	/^  bfd_boolean non_fatal;$/;"	m	struct:aarch64_operand_error
non_got_ref	bfd/elf-bfd.h	/^  unsigned int non_got_ref : 1;$/;"	m	struct:elf_link_hash_entry
non_ia_text	bfd/elf32-spu.h	/^  unsigned int non_ia_text : 1;$/;"	m	struct:spu_elf_params
non_ir_ref_dynamic	include/bfdlink.h	/^  unsigned int non_ir_ref_dynamic : 1;$/;"	m	struct:bfd_link_hash_entry
non_ir_ref_regular	include/bfdlink.h	/^  unsigned int non_ir_ref_regular : 1;$/;"	m	struct:bfd_link_hash_entry
non_lazy_ibt_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_non_lazy_plt_layout *non_lazy_ibt_plt;$/;"	m	struct:elf_x86_init_table	typeref:struct:elf_x86_init_table::elf_x86_non_lazy_plt_layout
non_lazy_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_non_lazy_plt_layout *non_lazy_plt;$/;"	m	struct:elf_x86_init_table	typeref:struct:elf_x86_init_table::elf_x86_non_lazy_plt_layout
non_lazy_plt	bfd/elfxx-x86.h	/^  const struct elf_x86_non_lazy_plt_layout *non_lazy_plt;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::elf_x86_non_lazy_plt_layout
non_mangled	bfd/dwarf2.c	/^non_mangled (int lang)$/;"	f	file:
non_object_flags	libiberty/simple-object-coff.c	/^  unsigned short non_object_flags;$/;"	m	struct:coff_magic_struct	file:
non_overlapping_opd	bfd/elf64-ppc.h	/^  int non_overlapping_opd;$/;"	m	struct:ppc64_elf_params
non_overlay_stubs	bfd/elf32-spu.h	/^  unsigned int non_overlay_stubs : 1;$/;"	m	struct:spu_elf_params
non_ovly_stub	bfd/elf32-spu.c	/^  unsigned int non_ovly_stub;$/;"	m	struct:spu_link_hash_table	file:
non_passthrough_functions	gdb/contrib/excheck.py	/^non_passthrough_functions = {$/;"	v
non_public_fields	gdb/dwarf2read.c	/^    int non_public_fields = 0;$/;"	m	struct:field_info	file:
non_root	bfd/elf32-spu.c	/^  unsigned int non_root : 1;$/;"	m	struct:function_info	file:
non_stop	gdb/gdbserver/server.c	/^int non_stop;$/;"	v
non_stop	gdb/infrun.c	/^int non_stop = 0;$/;"	v
non_stop_1	gdb/infrun.c	/^static int non_stop_1 = 0;$/;"	v	file:
non_zero_localentry	bfd/elf64-ppc.c	/^  unsigned int non_zero_localentry:1;$/;"	m	struct:ppc_link_hash_entry	file:
nonalpha_chars	include/opcode/cgen.h	/^  char nonalpha_chars[8];$/;"	m	struct:cgen_keyword
noname_undefs	gdb/stabsread.c	/^static struct nat *noname_undefs;$/;"	v	typeref:struct:nat	file:
noname_undefs_allocated	gdb/stabsread.c	/^static int noname_undefs_allocated;$/;"	v	file:
noname_undefs_length	gdb/stabsread.c	/^static int noname_undefs_length;$/;"	v	file:
nonbitset	include/opcode/cgen.h	/^  CGEN_ATTR_VALUE_ENUM_TYPE   nonbitset;$/;"	m	union:__anon1380
nonbool	include/opcode/cgen.h	/^  CGEN_ATTR_VALUE_TYPE nonbool[1];$/;"	m	struct:__anon1381
noncall_refcount	bfd/elf32-arm.c	/^  unsigned int noncall_refcount;$/;"	m	struct:arm_plt_info	file:
noncallee_saved_regs_blink_out_of_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_blink_out_of_prologue:$/;"	l
noncallee_saved_regs_gp_push	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_gp_push:$/;"	l
noncallee_saved_regs_lp_count	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_lp_count:$/;"	l
noncallee_saved_regs_r12_push	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_r12_push:$/;"	l
noncallee_saved_regs_r12_st	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_r12_st:$/;"	l
noncallee_saved_regs_r2_push	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^noncallee_saved_regs_r2_push:$/;"	l
nonconstglob	gdb/testsuite/gdb.trace/tfile.c	/^int nonconstglob = 14124;$/;"	v
none	bfd/elf32-arc.c	1210;"	d	file:
none	bfd/elf32-arc.c	1383;"	d	file:
none_reg_mode_add_sub_cmp_and_or_move_op	gdb/cris-tdep.c	/^none_reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst, $/;"	f	file:
none_reg_mode_clear_test_op	gdb/cris-tdep.c	/^none_reg_mode_clear_test_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
none_reg_mode_jump_op	gdb/cris-tdep.c	/^none_reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
none_reg_mode_move_from_preg_op	gdb/cris-tdep.c	/^none_reg_mode_move_from_preg_op (struct gdbarch *gdbarch, unsigned short inst,$/;"	f	file:
none_symbol	gdb/guile/scm-exception.c	/^static SCM none_symbol;$/;"	v	file:
noninc_dosearch	readline/search.c	/^noninc_dosearch (string, dir)$/;"	f	file:
noninc_history_pos	readline/search.c	/^static int noninc_history_pos;$/;"	v	file:
noninc_search	readline/search.c	/^noninc_search (dir, pchar)$/;"	f	file:
noninc_search_from_pos	readline/search.c	/^noninc_search_from_pos (string, pos, dir)$/;"	f	file:
noninc_search_string	readline/search.c	/^static char *noninc_search_string = (char *) NULL;$/;"	v	file:
nonoption_flags_len	libiberty/getopt.c	/^static int nonoption_flags_len;$/;"	v	file:
nonoption_flags_max_len	libiberty/getopt.c	/^static int nonoption_flags_max_len;$/;"	v	file:
nonovl_stub	bfd/elf32-spu.c	/^  nonovl_stub,$/;"	e	enum:_stub_type	file:
nonprimary	gdb/testsuite/gdb.base/cvexpr.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	v	typeref:enum:colors
nonprimary	gdb/testsuite/gdb.base/ptype.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	v	typeref:enum:colors
nonsteppable_watchpoint_p	gdb/infrun.c	/^  int nonsteppable_watchpoint_p;$/;"	m	struct:step_over_info	file:
nonvirt	gdb/testsuite/gdb.cp/printmethod.cc	/^  void nonvirt() {};$/;"	f	class:A
noop	gdb/stubs/m32r-stub.c	/^static unsigned short noop = NOOP;$/;"	v	file:
noop_addr	gdb/stubs/m32r-stub.c	/^  unsigned long noop_addr;	\/* where we've inserted a no-op, if any *\/$/;"	m	struct:STEPPING_CONTEXT	file:
noop_completer	gdb/completer.c	/^noop_completer (struct cmd_list_element *ignore, $/;"	f
noop_record_line	gdb/dwarf2read.c	/^noop_record_line (struct subfile *subfile, int line, CORE_ADDR pc)$/;"	f	file:
noop_save	gdb/stubs/m32r-stub.c	/^  unsigned short noop_save;	\/* instruction overwritten by our no-op *\/$/;"	m	struct:STEPPING_CONTEXT	file:
noopt_psect_off	include/vms/eihd.h	/^  unsigned char noopt_psect_off[4];$/;"	m	struct:vms_eihd
nop	gdb/stubs/sh-stub.c	/^nop (void)$/;"	f
nop	opcodes/nios2-dis.c	/^  const struct nios2_opcode *nop;$/;"	m	struct:_nios2_disassembler_state	typeref:struct:_nios2_disassembler_state::nios2_opcode	file:
nop	sim/aarch64/simulator.c	/^nop (sim_cpu *cpu)$/;"	f	file:
nop	sim/h8300/writecode.c	/^nop ()$/;"	f	file:
nop	sim/testsuite/sim/h8300/nop.s	/^nop:	set_grs_a5a5$/;"	l
nop_command	gdb/cli/cli-script.h	/^  nop_command$/;"	e	enum:misc_command_type
nop_insn_16	bfd/elfxx-mips.c	/^static const struct opcode_descriptor nop_insn_16 =$/;"	v	typeref:struct:opcode_descriptor	file:
nop_insn_32	bfd/elfxx-mips.c	/^static const struct opcode_descriptor nop_insn_32 =$/;"	v	typeref:struct:opcode_descriptor	file:
nop_name	include/xtensa-isa-internal.h	/^  const char *nop_name;$/;"	m	struct:xtensa_slot_internal_struct
noperands	opcodes/z8k-opc.h	/^  int noperands;$/;"	m	struct:__anon28
noprocess	gdb/target.c	/^noprocess (void)$/;"	f
nops	include/opcode/convex.h	26;"	d
norcr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
noret	gdb/testsuite/gdb.arch/amd64-tailcall-noret.S	/^noret:$/;"	l
noret	gdb/testsuite/gdb.arch/amd64-tailcall-noret.c	/^noret (int x, ...)$/;"	f	file:
noreturn	gdb/testsuite/gdb.threads/bp_in_thread.c	/^noreturn (void)$/;"	f
noreturn	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^noreturn (void)$/;"	f
noreturn	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^noreturn (void)$/;"	f
noreturn	gdb/testsuite/gdb.threads/pthread_cond_wait.c	/^noreturn (void)$/;"	f
noreturn_func	gdb/testsuite/gdb.base/noreturn-finish.c	/^noreturn_func (void)$/;"	f
noreturn_func	gdb/testsuite/gdb.base/noreturn-return.c	/^noreturn_func (void)$/;"	f
norex64	opcodes/i386-opc.h	/^  unsigned int norex64:1;$/;"	m	struct:i386_opcode_modifier
norm_sym_count	bfd/vms-alpha.c	/^  unsigned int norm_sym_count;$/;"	m	struct:vms_private_data_struct	file:
normal	gdb/symfile.h	/^  const char *normal;$/;"	m	struct:dwarf2_section_names
normal_decode_rule	sim/igen/ld-decode.h	/^  normal_decode_rule,$/;"	e	enum:__anon580
normal_decode_rule	sim/ppc/ld-decode.h	/^  normal_decode_rule,$/;"	e	enum:__anon950
normal_exp	sim/common/sim-fpu.h	/^  int normal_exp;$/;"	m	struct:_sim_fpu
normal_exp	sim/ppc/dp-bit.c	/^  short normal_exp;$/;"	m	struct:__anon937	file:
normal_frame_p	gdb/rx-tdep.c	/^normal_frame_p (enum rx_frame_type frame_type)$/;"	f	file:
normal_mask	gdb/linux-nat.c	/^static sigset_t normal_mask;$/;"	v	file:
normal_pid_to_str	gdb/target.c	/^normal_pid_to_str (ptid_t ptid)$/;"	f
normal_pointer	gdb/testsuite/gdb.cell/ea-test.c	/^int *normal_pointer;$/;"	v
normal_start	gdb/p-exp.y	/^normal_start	:$/;"	l
normal_stop	gdb/infrun.c	/^normal_stop (void)$/;"	f
normalise_node	readline/doc/texi2html	/^sub normalise_node {$/;"	s
normalize	bfd/archive.c	/^normalize (bfd *abfd ATTRIBUTE_UNUSED, const char *file)$/;"	f	file:
normalize	bfd/archive.c	/^normalize (bfd *abfd, const char *file)$/;"	f	file:
normalize_codeset	readline/nls.c	/^normalize_codeset (codeset)$/;"	f	file:
normalize_filename	bfd/coff-rs6000.c	/^normalize_filename (bfd *abfd)$/;"	f	file:
norncr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
nosavedpc	gdb/rs6000-tdep.c	/^    char nosavedpc;		\/* true if pc not saved.  *\/$/;"	m	struct:rs6000_framedata	file:
noside	gdb/expression.h	/^enum noside$/;"	g
nosigstty	readline/rltty.c	/^static TIOTYPE sigstty, nosigstty;$/;"	v	file:
nostring_type	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^typedef struct justchildren nostring_type;$/;"	t	typeref:struct:justchildren	file:
nostring_type	gdb/testsuite/gdb.python/py-prettyprint.c	/^typedef struct justchildren nostring_type;$/;"	t	typeref:struct:justchildren	file:
not	gdb/testsuite/gdb.disasm/mn10200.s	/^	not d3$/;"	d
not	gdb/testsuite/gdb.disasm/mn10300.s	/^	not d3$/;"	d
not	include/opcode/ns32k.h	/^struct not			\/* ns32k opcode text *\/$/;"	s
not_aligned	opcodes/v850-opc.c	/^static const char * not_aligned  = N_ ("displacement value is not aligned");$/;"	v	file:
not_b_abs16dst	sim/testsuite/sim/h8300/not.s	/^not_b_abs16dst:$/;"	l
not_b_abs32dst	sim/testsuite/sim/h8300/not.s	/^not_b_abs32dst:$/;"	l
not_b_disp16dst	sim/testsuite/sim/h8300/not.s	/^not_b_disp16dst:$/;"	l
not_b_disp2dst	sim/testsuite/sim/h8300/not.s	/^not_b_disp2dst:$/;"	l
not_b_disp32dst	sim/testsuite/sim/h8300/not.s	/^not_b_disp32dst:$/;"	l
not_b_rdind	sim/testsuite/sim/h8300/not.s	/^not_b_rdind:$/;"	l
not_b_rdpostdec	sim/testsuite/sim/h8300/not.s	/^not_b_rdpostdec:$/;"	l
not_b_rdpostinc	sim/testsuite/sim/h8300/not.s	/^not_b_rdpostinc:$/;"	l
not_b_rdpredec	sim/testsuite/sim/h8300/not.s	/^not_b_rdpredec:$/;"	l
not_b_rdpreinc	sim/testsuite/sim/h8300/not.s	/^not_b_rdpreinc:$/;"	l
not_b_reg8	sim/testsuite/sim/h8300/not.s	/^not_b_reg8:$/;"	l
not_bol	include/xregex2.h	/^  unsigned not_bol : 1;$/;"	m	struct:re_pattern_buffer
not_collecting	gdb/gdbserver/tracepoint.h	/^  not_collecting,$/;"	m	class:fast_tpoint_collect_result
not_composite_error	gdb/guile/scm-type.c	/^static const char not_composite_error[] =$/;"	v	file:
not_empty	gdb/testsuite/gdb.base/nofield.c	/^struct not_empty$/;"	s	file:
not_eof	readline/examples/readlinebuf.h	/^	static const int_type not_eof = 0;$/;"	m	class:readlinebuf
not_eol	include/xregex2.h	/^  unsigned not_eol : 1;$/;"	m	struct:re_pattern_buffer
not_equal	intl/plural-exp.h	/^    not_equal,			\/* Comparison for inequality.  *\/$/;"	e	enum:expression::operator
not_exp	gdb/m2-exp.y	/^not_exp	:	NOT$/;"	l
not_fetched	gdb/varobj.h	/^  bool not_fetched = false;$/;"	m	struct:varobj
not_found	gdb/symtab.c	/^    } not_found;$/;"	m	union:symbol_cache_slot::__anon1776	typeref:struct:symbol_cache_slot::__anon1776::__anon1777	file:
not_implemented_op	gdb/cris-tdep.c	/^not_implemented_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
not_inline_func1	gdb/testsuite/gdb.opt/inline-break.c	/^not_inline_func1 (int x)$/;"	f	file:
not_inline_func2	gdb/testsuite/gdb.opt/inline-break.c	/^not_inline_func2 (int x)$/;"	f
not_inline_func3	gdb/testsuite/gdb.opt/inline-break.c	/^not_inline_func3 (int x)$/;"	f	file:
not_interesting_fname	gdb/symtab.c	/^not_interesting_fname (const char *fname)$/;"	f	file:
not_just_help_class_command	gdb/cli/cli-decode.c	/^not_just_help_class_command (const char *args, int from_tty)$/;"	f
not_l_abs16dst	sim/testsuite/sim/h8300/not.s	/^not_l_abs16dst:$/;"	l
not_l_abs32dst	sim/testsuite/sim/h8300/not.s	/^not_l_abs32dst:$/;"	l
not_l_disp16dst	sim/testsuite/sim/h8300/not.s	/^not_l_disp16dst:$/;"	l
not_l_disp2dst	sim/testsuite/sim/h8300/not.s	/^not_l_disp2dst:$/;"	l
not_l_disp32dst	sim/testsuite/sim/h8300/not.s	/^not_l_disp32dst:$/;"	l
not_l_rdind	sim/testsuite/sim/h8300/not.s	/^not_l_rdind:$/;"	l
not_l_rdpostdec	sim/testsuite/sim/h8300/not.s	/^not_l_rdpostdec:$/;"	l
not_l_rdpostinc	sim/testsuite/sim/h8300/not.s	/^not_l_rdpostinc:$/;"	l
not_l_rdpredec	sim/testsuite/sim/h8300/not.s	/^not_l_rdpredec:$/;"	l
not_l_rdpreinc	sim/testsuite/sim/h8300/not.s	/^not_l_rdpreinc:$/;"	l
not_l_reg16	sim/testsuite/sim/h8300/not.s	/^not_l_reg16:$/;"	l
not_lval	gdb/defs.h	/^    not_lval,$/;"	e	enum:lval_type
not_overloaded_fn	gdb/testsuite/gdb.linespec/cpls.cc	/^not_overloaded_fn ()$/;"	f
not_per_thread	gdb/gnulib/import/msvc-inval.c	/^static struct gl_msvc_inval_per_thread not_per_thread;$/;"	v	typeref:struct:gl_msvc_inval_per_thread	file:
not_sent_ptid	gdb/remote.c	/^static ptid_t not_sent_ptid;$/;"	v	file:
not_set_cmd	gdb/command.h	/^    not_set_cmd,$/;"	e	enum:cmd_types
not_stopped_callback	gdb/gdbserver/linux-low.c	/^not_stopped_callback (thread_info *thread, ptid_t filter)$/;"	f	file:
not_valid	opcodes/v850-opc.c	/^static const char * not_valid    = N_ ("displacement value is not in range and is not aligned");$/;"	v	file:
not_w_abs16dst	sim/testsuite/sim/h8300/not.s	/^not_w_abs16dst:$/;"	l
not_w_abs32dst	sim/testsuite/sim/h8300/not.s	/^not_w_abs32dst:$/;"	l
not_w_disp16dst	sim/testsuite/sim/h8300/not.s	/^not_w_disp16dst:$/;"	l
not_w_disp2dst	sim/testsuite/sim/h8300/not.s	/^not_w_disp2dst:$/;"	l
not_w_disp32dst	sim/testsuite/sim/h8300/not.s	/^not_w_disp32dst:$/;"	l
not_w_rdind	sim/testsuite/sim/h8300/not.s	/^not_w_rdind:$/;"	l
not_w_rdpostdec	sim/testsuite/sim/h8300/not.s	/^not_w_rdpostdec:$/;"	l
not_w_rdpostinc	sim/testsuite/sim/h8300/not.s	/^not_w_rdpostinc:$/;"	l
not_w_rdpredec	sim/testsuite/sim/h8300/not.s	/^not_w_rdpredec:$/;"	l
not_w_rdpreinc	sim/testsuite/sim/h8300/not.s	/^not_w_rdpreinc:$/;"	l
not_w_reg16	sim/testsuite/sim/h8300/not.s	/^not_w_reg16:$/;"	l
not_with_flags	include/bfdlink.h	/^  flagword not_with_flags;$/;"	m	struct:flag_info
not_wot	include/opcode/ns32k.h	/^struct not_wot			\/* ns32k opcode table: wot to do with this *\/$/;"	s
note	opcodes/ia64-gen.c	/^  int note;                         \/* Optional note.  *\/$/;"	m	struct:iclass	file:
note_assignment	gdb/contrib/cleanup_check.py	/^    def note_assignment(self, lhs, rhs):$/;"	m	class:MasterCleanup
note_correct	sim/ppc/emul_chirp.c	/^  note_correct,$/;"	e	enum:__anon970	file:
note_data	gdb/fbsd-tdep.c	/^  char *note_data;$/;"	m	struct:fbsd_collect_regset_section_cb_data	file:
note_data	gdb/fbsd-tdep.c	/^  char *note_data;$/;"	m	struct:fbsd_corefile_thread_data	file:
note_data	gdb/linux-tdep.c	/^  char *note_data;$/;"	m	struct:linux_collect_regset_section_cb_data	file:
note_data	gdb/linux-tdep.c	/^  char *note_data;$/;"	m	struct:linux_corefile_thread_data	file:
note_data	gdb/procfs.c	/^  char *note_data;$/;"	m	struct:procfs_corefile_thread_data	file:
note_found	sim/ppc/emul_chirp.c	/^  note_found,$/;"	e	enum:__anon970	file:
note_found_status	sim/ppc/emul_chirp.c	/^} note_found_status;$/;"	t	typeref:enum:__anon970	file:
note_missing	sim/ppc/emul_chirp.c	/^  note_missing,$/;"	e	enum:__anon970	file:
note_sec	bfd/elf64-ia64-vms.c	/^  asection *note_sec;		\/* .note section.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
note_size	gdb/fbsd-tdep.c	/^  int *note_size;$/;"	m	struct:fbsd_collect_regset_section_cb_data	file:
note_size	gdb/fbsd-tdep.c	/^  int *note_size;$/;"	m	struct:fbsd_corefile_thread_data	file:
note_size	gdb/linux-tdep.c	/^  int *note_size;$/;"	m	struct:linux_collect_regset_section_cb_data	file:
note_size	gdb/linux-tdep.c	/^  int *note_size;$/;"	m	struct:linux_corefile_thread_data	file:
note_size	gdb/procfs.c	/^  int *note_size;$/;"	m	struct:procfs_corefile_thread_data	file:
note_value	gdb/python/py-value.c	/^note_value (value_object *value_obj)$/;"	f	file:
notes	gdb/tracepoint.h	/^  char *notes;$/;"	m	struct:trace_status
nothing	gdb/testsuite/gdb.base/twice.c	/^int nothing ()$/;"	f
nothing	gdb/testsuite/gdb.mi/mi-var-child.c	/^nothing ()$/;"	f
nothing	gdb/testsuite/gdb.mi/var-cmd.c	/^nothing ()$/;"	f
nothing	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^  char *nothing;$/;"	m	struct:__anon1954	file:
nothing	gdb/testsuite/gdb.python/py-framefilter.c	/^  char *nothing;$/;"	m	struct:__anon1942	file:
nothing	gdb/testsuite/gdb.trace/stap-trace.c	/^nothing (void)$/;"	f
nothing1	gdb/testsuite/gdb.mi/mi-var-child.c	/^nothing1 (int a, char *b, long c)$/;"	f
nothing1	gdb/testsuite/gdb.mi/var-cmd.c	/^nothing1 (int a, char *b, long c)$/;"	f
nothing2	gdb/testsuite/gdb.mi/mi-var-child.c	/^nothing2 (int a, char *b, long c)$/;"	f
nothing2	gdb/testsuite/gdb.mi/var-cmd.c	/^nothing2 (int a, char *b, long c)$/;"	f
notice	include/bfdlink.h	/^  bfd_boolean (*notice)$/;"	m	struct:bfd_link_callbacks
notice_all	include/bfdlink.h	/^  unsigned int notice_all: 1;$/;"	m	struct:bfd_link_info
notice_as_needed	bfd/bfd-in.h	/^  notice_as_needed,$/;"	e	enum:notice_asneeded_action
notice_as_needed	bfd/bfd-in2.h	/^  notice_as_needed,$/;"	e	enum:notice_asneeded_action
notice_as_needed	bfd/elf-bfd.h	/^  bfd_boolean (*notice_as_needed)$/;"	m	struct:elf_backend_data
notice_asneeded_action	bfd/bfd-in.h	/^enum notice_asneeded_action {$/;"	g
notice_asneeded_action	bfd/bfd-in2.h	/^enum notice_asneeded_action {$/;"	g
notice_hash	include/bfdlink.h	/^  struct bfd_hash_table *notice_hash;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_hash_table
notice_needed	bfd/bfd-in.h	/^  notice_needed$/;"	e	enum:notice_asneeded_action
notice_needed	bfd/bfd-in2.h	/^  notice_needed$/;"	e	enum:notice_asneeded_action
notice_new_inferior	gdb/infcmd.c	/^notice_new_inferior (thread_info *thr, int leave_running, int from_tty)$/;"	f
notice_not_needed	bfd/bfd-in.h	/^  notice_not_needed,$/;"	e	enum:notice_asneeded_action
notice_not_needed	bfd/bfd-in2.h	/^  notice_not_needed,$/;"	e	enum:notice_asneeded_action
notice_open_fds	gdb/common/filestuff.c	/^notice_open_fds (void)$/;"	f
notif_client	gdb/remote-notif.h	/^typedef struct notif_client$/;"	s
notif_client_p	gdb/remote-notif.c	/^DEFINE_QUEUE_P (notif_client_p);$/;"	v
notif_client_p	gdb/remote-notif.h	/^DECLARE_QUEUE_P (notif_client_p);$/;"	v
notif_client_p	gdb/remote-notif.h	/^} *notif_client_p;$/;"	t	typeref:struct:notif_client
notif_client_stop	gdb/remote.c	/^struct notif_client notif_client_stop =$/;"	v	typeref:struct:notif_client
notif_debug	gdb/remote-notif.c	/^int notif_debug = 0;$/;"	v
notif_event	gdb/gdbserver/notif.h	/^typedef struct notif_event$/;"	s
notif_event	gdb/remote-notif.h	/^struct notif_event$/;"	s
notif_event_enque	gdb/gdbserver/notif.c	/^notif_event_enque (struct notif_server *notif,$/;"	f
notif_event_p	gdb/gdbserver/notif.h	/^DECLARE_QUEUE_P (notif_event_p);$/;"	v
notif_event_p	gdb/gdbserver/notif.h	/^} *notif_event_p;$/;"	t	typeref:struct:notif_event
notif_event_p	gdb/gdbserver/server.c	/^DEFINE_QUEUE_P (notif_event_p);$/;"	v
notif_event_xfree	gdb/gdbserver/notif.c	/^notif_event_xfree (struct notif_event *event)$/;"	f	file:
notif_event_xfree	gdb/remote-notif.c	/^notif_event_xfree (struct notif_event *event)$/;"	f
notif_name	gdb/gdbserver/notif.h	/^  const char *notif_name;$/;"	m	struct:notif_server
notif_push	gdb/gdbserver/notif.c	/^notif_push (struct notif_server *np, struct notif_event *new_event)$/;"	f
notif_queue	gdb/remote-notif.h	/^  QUEUE(notif_client_p) *notif_queue;$/;"	m	struct:remote_notif_state
notif_server	gdb/gdbserver/notif.h	/^typedef struct notif_server$/;"	s
notif_server_p	gdb/gdbserver/notif.h	/^} *notif_server_p;$/;"	t	typeref:struct:notif_server
notif_stop	gdb/gdbserver/server.c	/^struct notif_server notif_stop =$/;"	v	typeref:struct:notif_server
notif_write_event	gdb/gdbserver/notif.c	/^notif_write_event (struct notif_server *notif, char *own_buf)$/;"	f
notifier	gdb/solib-darwin.c	/^  CORE_ADDR notifier;$/;"	m	struct:gdb_dyld_all_image_infos	file:
notifs	gdb/gdbserver/notif.c	/^static struct notif_server *notifs[] =$/;"	v	typeref:struct:notif_server	file:
notifs	gdb/remote-notif.c	/^static struct notif_client *notifs[] =$/;"	v	typeref:struct:notif_client	file:
notify	gdb/common/observable.h	/^  void notify (T... args) const$/;"	f	class:gdb::observers::observable
notify	gdb/testsuite/gdb.threads/dlopen-libpthread.c	/^notify (void)$/;"	f	file:
notify	sim/igen/misc.c	/^notify (const line_ref *line, char *msg, ...)$/;"	f
notify_command_param_changed_p	gdb/cli/cli-setshow.c	/^notify_command_param_changed_p (int param_changed, struct cmd_list_element *c)$/;"	f	file:
notify_port	gdb/darwin-nat.h	/^  mach_port_t notify_port = 0;$/;"	m	struct:darwin_inferior
notlifo	zlib/test/infcover.c	/^    int notlifo, rogue;         \/* counts of non-LIFO frees and rogue frees *\/$/;"	m	struct:mem_zone	file:
notrackprefixok	opcodes/i386-opc.h	/^  unsigned int notrackprefixok:1;$/;"	m	struct:i386_opcode_modifier
notsyntaxspec	libiberty/regex.c	/^  notsyntaxspec$/;"	e	enum:__anon1180	file:
notwordbound	libiberty/regex.c	/^  notwordbound	\/* Succeeds if not at a word boundary.  *\/$/;"	e	enum:__anon1180	file:
notwordchar	libiberty/regex.c	/^  notwordchar,	\/* Matches any char that is not a word-constituent.  *\/$/;"	e	enum:__anon1180	file:
now	gdb/gnulib/import/alloca.c	/^    long now;                   \/* Current total stack size.  *\/$/;"	m	struct:stk_stat	file:
now	libiberty/alloca.c	/^    long now;			\/* Current total stack size.  *\/$/;"	m	struct:stk_stat	file:
now	sim/erc32/func.c	/^now()$/;"	f
now2	gdb/testsuite/gdb.trace/tspeed.c	/^unsigned long long now2, now3, now4, now5;$/;"	v
now3	gdb/testsuite/gdb.trace/tspeed.c	/^unsigned long long now2, now3, now4, now5;$/;"	v
now4	gdb/testsuite/gdb.trace/tspeed.c	/^unsigned long long now2, now3, now4, now5;$/;"	v
now5	gdb/testsuite/gdb.trace/tspeed.c	/^unsigned long long now2, now3, now4, now5;$/;"	v
now_persec	sim/h8300/compile.c	/^now_persec (void)$/;"	f	file:
now_persec	sim/sh/interp.c	/^now_persec (void)$/;"	f	file:
nowhere	gdb/testsuite/gdb.cp/m-static.h	/^  static const int nowhere;$/;"	m	class:gnu_obj_4
npc	gdb/ppc-linux-tdep.c	/^  unsigned int npc;$/;"	m	struct:ppu2spu_data	file:
npc	sim/erc32/sis.h	/^    uint32          pc, npc;$/;"	m	struct:pstate
npc_regnum	gdb/sparc-tdep.h	/^  int npc_regnum;$/;"	m	struct:gdbarch_tdep
npgettext	gdb/gnulib/import/gettext.h	129;"	d
npgettext	gdb/gnulib/import/gettext.h	132;"	d
npgettext_aux	gdb/gnulib/import/gettext.h	/^npgettext_aux (const char *domain,$/;"	f
npgettext_expr	gdb/gnulib/import/gettext.h	244;"	d
nplurals	intl/gettextP.h	/^  unsigned long int nplurals;$/;"	m	struct:loaded_domain
nproctypes	libiberty/cplus-dem.c	/^  int nproctypes;$/;"	m	struct:work_stuff	file:
nptr	libiberty/testsuite/test-strtol.c	/^  const char *nptr;$/;"	m	struct:test_data_t	file:
nput	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
nputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
npx	gdb/go32-nat.c	/^static NPX npx;$/;"	v	file:
nquery	gdb/utils.c	/^nquery (const char *ctlstr, ...)$/;"	f
nr	gdb/gdbarch.c	/^  unsigned nr;$/;"	m	struct:gdbarch_data_registry	file:
nr	include/opcode/convex.h	27;"	d
nr	sim/ppc/hw_ide.c	/^  int nr;$/;"	m	struct:_ide_controller	file:
nr	sim/ppc/hw_ide.c	/^  int nr;$/;"	m	struct:_ide_drive	file:
nr	sim/ppc/hw_opic.c	/^  int nr;$/;"	m	struct:_opic_interrupt_destination	file:
nr	sim/ppc/hw_opic.c	/^  int nr;$/;"	m	struct:_opic_interrupt_source	file:
nr	sim/ppc/hw_opic.c	/^  int nr;$/;"	m	struct:_opic_timer	file:
nr_ada_primitive_types	gdb/ada-lang.c	/^  nr_ada_primitive_types$/;"	e	enum:ada_primitive_types	file:
nr_address_blocks	sim/ppc/hw_ide.c	/^  nr_address_blocks = 6,$/;"	e	enum:__anon962	file:
nr_address_cells	sim/ppc/device.c	/^  int nr_address_cells;$/;"	m	struct:_device	file:
nr_address_cells_of_hw_unit	sim/common/hw-device.h	/^  int nr_address_cells_of_hw_unit;$/;"	m	struct:hw
nr_all_type_units_reallocs	gdb/dwarf2read.h	/^  int nr_all_type_units_reallocs;$/;"	m	struct:tu_stats
nr_bugapi_disks	sim/ppc/emul_bugapi.c	/^  nr_bugapi_disks = 2,$/;"	e	enum:__anon975	file:
nr_bytes	sim/common/sim-core.h	/^  unsigned_word nr_bytes;$/;"	m	struct:_sim_core_mapping
nr_bytes	sim/common/sim-memopt.h	/^  unsigned_word nr_bytes;$/;"	m	struct:_sim_memopt
nr_bytes	sim/ppc/corefile.c	/^  unsigned nr_bytes;$/;"	m	struct:_core_mapping	file:
nr_c_primitive_types	gdb/c-lang.c	/^  nr_c_primitive_types$/;"	e	enum:c_primitive_types	file:
nr_cache_fields	sim/igen/ld-insn.h	/^  nr_cache_fields,$/;"	e	enum:__anon573
nr_cache_rule_fields	sim/igen/ld-cache.c	/^  nr_cache_rule_fields,$/;"	e	enum:__anon563	file:
nr_cache_rule_fields	sim/ppc/ld-cache.c	/^  nr_cache_rule_fields,$/;"	e	enum:__anon941	file:
nr_cells	sim/common/hw-device.h	/^  int nr_cells;$/;"	m	struct:_hw_unit
nr_cells	sim/ppc/device.h	/^  int nr_cells;$/;"	m	struct:_device_unit
nr_columns	gdb/dwarf2read.c	/^  uint32_t version, nr_columns;$/;"	m	struct:dwp_hash_table	file:
nr_cooked_registers	gdb/regcache.c	/^  int nr_cooked_registers;$/;"	m	struct:regcache_descr	file:
nr_core_map_types	sim/ppc/corefile.c	/^  nr_core_map_types,$/;"	e	enum:__anon919	file:
nr_cplus_primitive_types	gdb/c-lang.c	/^  nr_cplus_primitive_types$/;"	e	enum:cplus_primitive_types	file:
nr_cpus	sim/common/sim-engine.h	/^  int nr_cpus;$/;"	m	struct:_sim_engine
nr_cpus	sim/ppc/mon.c	/^  int nr_cpus;$/;"	m	struct:_mon	file:
nr_cpus	sim/ppc/psim.c	/^  int nr_cpus;$/;"	m	struct:_psim	file:
nr_d_primitive_types	gdb/d-lang.c	/^  nr_d_primitive_types$/;"	e	enum:d_primitive_types	file:
nr_data	gdb/gdbarch.c	/^  unsigned nr_data;$/;"	m	struct:gdbarch	file:
nr_decode_cond_fields	sim/igen/ld-decode.h	/^  nr_decode_cond_fields,$/;"	e	enum:__anon582
nr_decode_fields	sim/igen/ld-decode.h	/^  nr_decode_fields,$/;"	e	enum:__anon584
nr_decode_fields	sim/ppc/ld-decode.c	/^  nr_decode_fields,$/;"	e	enum:__anon949	file:
nr_decode_gen_types	sim/ppc/ld-decode.h	/^  nr_decode_gen_types,$/;"	e	enum:__anon951
nr_decode_rules	sim/ppc/ld-decode.h	/^  nr_decode_rules$/;"	e	enum:__anon950
nr_device_ioctl_requests	sim/ppc/device.h	/^  nr_device_ioctl_requests,$/;"	e	enum:__anon974
nr_entries	sim/igen/gen.h	/^  int nr_entries;$/;"	m	struct:_gen_entry
nr_entries	sim/ppc/ld-insn.h	/^  int nr_entries;$/;"	m	struct:_insn_table
nr_error_names	sim/ppc/emul_generic.h	/^  int nr_error_names;$/;"	m	struct:_emul_syscall
nr_external_interrupts	sim/ppc/hw_opic.c	/^  int nr_external_interrupts;$/;"	m	struct:_hw_opic_device	file:
nr_f_primitive_types	gdb/f-lang.c	/^  nr_f_primitive_types$/;"	e	enum:f_primitive_types	file:
nr_fields	sim/igen/table.h	/^  int nr_fields;$/;"	m	struct:_table_entry
nr_fields	sim/ppc/table.c	/^  int nr_fields;$/;"	m	struct:_open_table	file:
nr_fields	sim/ppc/table.h	/^  int nr_fields;$/;"	m	struct:_table_entry
nr_fields	sim/ppc/table.h	/^  int nr_fields;$/;"	m	struct:_table_model_entry
nr_fifo_entries	sim/ppc/hw_ide.c	/^  nr_fifo_entries = 8192,$/;"	e	enum:__anon960	file:
nr_function_fields	sim/igen/ld-insn.h	/^  nr_function_fields,$/;"	e	enum:__anon570
nr_function_model_fields	sim/igen/ld-insn.h	/^  nr_function_model_fields = 1,$/;"	e	enum:__anon571
nr_go_primitive_types	gdb/go-lang.c	/^  nr_go_primitive_types$/;"	e	enum:go_primitive_types	file:
nr_held	sim/common/sim-events.h	/^  volatile int nr_held;$/;"	m	struct:_sim_events
nr_hw_ioctl_requests	sim/common/hw-device.h	/^  nr_hw_ioctl_requests,$/;"	e	enum:__anon625
nr_hw_phb_spaces	sim/ppc/hw_phb.h	/^  nr_hw_phb_spaces,$/;"	e	enum:__anon930
nr_ide_controllers	sim/ppc/hw_ide.c	/^  nr_ide_controllers = 2,$/;"	e	enum:__anon960	file:
nr_ide_drives_per_controller	sim/ppc/hw_ide.c	/^  nr_ide_drives_per_controller = 2,$/;"	e	enum:__anon960	file:
nr_ide_registers	sim/ppc/hw_ide.c	/^  nr_ide_registers,$/;"	e	enum:__anon961	file:
nr_include_fields	sim/igen/ld-insn.h	/^  nr_include_fields,$/;"	e	enum:__anon567
nr_inputs	sim/common/dv-glue.c	/^  int nr_inputs;$/;"	m	struct:hw_glue	file:
nr_inputs	sim/ppc/hw_glue.c	/^  int nr_inputs;$/;"	m	struct:_hw_glue_device	file:
nr_insn	sim/ppc/ld-insn.h	/^  int nr_insn;$/;"	m	struct:_insn_table
nr_insn_fields	sim/igen/ld-insn.h	/^  nr_insn_fields = 5,$/;"	e	enum:__anon579
nr_insn_mnemonic_fields	sim/igen/ld-insn.h	/^  nr_insn_mnemonic_fields = 1,$/;"	e	enum:__anon578
nr_insn_model_fields	sim/igen/ld-insn.h	/^  nr_insn_model_fields = 1,$/;"	e	enum:__anon577
nr_insn_model_table_fields	sim/ppc/ld-insn.h	/^  nr_insn_model_table_fields$/;"	e	enum:__anon948
nr_insn_table_fields	sim/ppc/ld-insn.h	/^  nr_insn_table_fields$/;"	e	enum:__anon943
nr_insns	sim/igen/gen.h	/^  int nr_insns;$/;"	m	struct:_gen_entry
nr_insns	sim/igen/ld-insn.h	/^  int nr_insns;$/;"	m	struct:_insn_table
nr_interprocessor_interrupts	sim/ppc/hw_opic.c	/^  int nr_interprocessor_interrupts;$/;"	m	struct:_hw_opic_device	file:
nr_interrupt_destinations	sim/ppc/hw_opic.c	/^  int nr_interrupt_destinations;$/;"	m	struct:_hw_opic_device	file:
nr_interrupt_sources	sim/ppc/hw_opic.c	/^  int nr_interrupt_sources;$/;"	m	struct:_hw_opic_device	file:
nr_interrupts	sim/common/sim-watch.h	/^  int nr_interrupts;$/;"	m	struct:_sim_watchpoints
nr_isu_blocks	sim/ppc/hw_opic.c	/^  int nr_isu_blocks;$/;"	m	struct:_hw_opic_device	file:
nr_languages	gdb/defs.h	/^    nr_languages$/;"	e	enum:language
nr_m2_primitive_types	gdb/m2-lang.c	/^  nr_m2_primitive_types$/;"	e	enum:m2_primitive_types	file:
nr_macro_fields	sim/igen/ld-insn.h	/^  nr_macro_fields,$/;"	e	enum:__anon569
nr_mappings	sim/common/hw-handles.c	/^  int nr_mappings;$/;"	m	struct:hw_handle_data	file:
nr_mappings	sim/ppc/cap.c	/^  int nr_mappings;$/;"	m	struct:_cap	file:
nr_maps	sim/common/sim-basics.h	/^  nr_maps = 32, \/* something small *\/$/;"	e	enum:__anon645
nr_minsym_types	gdb/symtab.h	/^  nr_minsym_types$/;"	e	enum:minimal_symbol_type
nr_mnemonics	sim/igen/ld-insn.h	/^  int nr_mnemonics;$/;"	m	struct:_insn_entry
nr_model_data_fields	sim/igen/ld-insn.h	/^  nr_model_data_fields = 4,$/;"	e	enum:__anon575
nr_model_fields	sim/ppc/table.c	/^  int nr_model_fields;$/;"	m	struct:_open_table	file:
nr_model_function_fields	sim/igen/ld-insn.h	/^  nr_model_function_fields = nr_function_fields,$/;"	e	enum:__anon575
nr_model_internal_fields	sim/igen/ld-insn.h	/^  nr_model_internal_fields = nr_function_fields,$/;"	e	enum:__anon575
nr_model_macro_fields	sim/igen/ld-insn.h	/^  nr_model_macro_fields = 4,$/;"	e	enum:__anon575
nr_model_processor_fields	sim/igen/ld-insn.h	/^  nr_model_processor_fields,$/;"	e	enum:__anon576
nr_model_static_fields	sim/igen/ld-insn.h	/^  nr_model_static_fields = nr_function_fields,$/;"	e	enum:__anon575
nr_models	sim/igen/ld-insn.h	/^  int nr_models;$/;"	m	struct:_insn_entry
nr_models	sim/igen/ld-insn.h	/^  int nr_models;$/;"	m	struct:_model_table
nr_mon_events	sim/ppc/mon.h	/^  nr_mon_events$/;"	e	enum:_mon_events
nr_names	sim/ppc/hw_disk.c	/^  int nr_names;$/;"	m	struct:_hw_disk_device	file:
nr_of_sprs	sim/ppc/dgen.c	/^  nr_of_sprs = 1024,$/;"	e	enum:__anon963	file:
nr_of_srs	sim/ppc/registers.h	/^  nr_of_srs = 16$/;"	e	enum:__anon924
nr_old_function_fields	sim/igen/ld-insn.h	/^  nr_old_function_fields = 5,	\/* parameter-list is optional *\/$/;"	e	enum:__anon572
nr_om_access_types	sim/ppc/vm.c	/^  nr_om_access_types$/;"	e	enum:__anon933	file:
nr_om_bat_registers	sim/ppc/vm.c	/^  nr_om_bat_registers = 4$/;"	e	enum:_nr_om_bat_registers	file:
nr_om_modes	sim/ppc/vm.c	/^  nr_om_modes$/;"	e	enum:__anon932	file:
nr_om_page_tlb_constants	sim/ppc/vm.c	/^  nr_om_page_tlb_constants$/;"	e	enum:_om_page_tlb_constants	file:
nr_om_page_tlb_entries	sim/ppc/vm.c	/^  nr_om_page_tlb_entries = 64,$/;"	e	enum:_om_page_tlb_constants	file:
nr_om_segment_tlb_constants	sim/ppc/vm.c	/^  nr_om_segment_tlb_constants$/;"	e	enum:_om_segment_tlb_constants	file:
nr_om_segment_tlb_entries	sim/ppc/vm.c	/^  nr_om_segment_tlb_entries = 16,$/;"	e	enum:_om_segment_tlb_constants	file:
nr_opcodes	sim/igen/gen.h	/^  int nr_opcodes;$/;"	m	struct:_opcode_field
nr_opencl_primitive_types	gdb/opencl-lang.c	/^  nr_opencl_primitive_types$/;"	e	enum:opencl_primitive_types	file:
nr_option_fields	sim/igen/ld-insn.h	/^  nr_option_fields,$/;"	e	enum:__anon568
nr_outputs	sim/common/dv-glue.c	/^  int nr_outputs;$/;"	m	struct:hw_glue	file:
nr_outputs	sim/ppc/hw_glue.c	/^  int nr_outputs;$/;"	m	struct:_hw_glue_device	file:
nr_page_table_entry_groups	sim/ppc/emul_chirp.c	/^  unsigned_word nr_page_table_entry_groups;$/;"	m	struct:_os_emul_data	file:
nr_pascal_primitive_types	gdb/p-lang.c	/^  nr_pascal_primitive_types$/;"	e	enum:pascal_primitive_types	file:
nr_ports	sim/common/hw-ports.h	/^  int nr_ports;$/;"	m	struct:hw_port_descriptor
nr_ports	sim/ppc/device_table.h	/^  int nr_ports;$/;"	m	struct:_device_interrupt_port_descriptor
nr_prefetched_words	sim/igen/gen.h	/^  int nr_prefetched_words;$/;"	m	struct:_gen_entry
nr_prefetched_words	sim/igen/gen.h	/^  int nr_prefetched_words;$/;"	m	struct:_insn_list
nr_program_interrupt_reasons	sim/ppc/interrupts.h	/^  nr_program_interrupt_reasons$/;"	e	enum:__anon956
nr_range_property_cells	sim/common/hw-properties.c	/^nr_range_property_cells (struct hw *me,$/;"	f	file:
nr_range_property_cells	sim/ppc/device.c	/^nr_range_property_cells(device *me,$/;"	f
nr_reg_property_cells	sim/common/hw-properties.c	/^nr_reg_property_cells (struct hw *me,$/;"	f	file:
nr_reg_property_cells	sim/ppc/device.c	/^nr_reg_property_cells(device *me,$/;"	f
nr_register_types	sim/ppc/registers.h	/^  nr_register_types$/;"	e	enum:__anon928
nr_rust_primitive_types	gdb/rust-lang.c	/^  nr_rust_primitive_types$/;"	e	enum:rust_primitive_types	file:
nr_sectors	sim/ppc/hw_eeprom.c	/^  unsigned nr_sectors;$/;"	m	struct:_hw_eeprom_device	file:
nr_semantics	sim/igen/gen.h	/^  int nr_semantics;$/;"	m	struct:_gen_table
nr_signal_names	sim/ppc/emul_generic.h	/^  int nr_signal_names;$/;"	m	struct:_emul_syscall
nr_sim_core_signals	sim/common/sim-core.h	/^  nr_sim_core_signals,$/;"	e	enum:__anon629
nr_size_cells	sim/ppc/device.c	/^  int nr_size_cells;$/;"	m	struct:_device	file:
nr_size_cells_of_hw_unit	sim/common/hw-device.h	/^  int nr_size_cells_of_hw_unit;$/;"	m	struct:hw
nr_slots	gdb/dwarf2read.c	/^  uint32_t nr_units, nr_slots;$/;"	m	struct:dwp_hash_table	file:
nr_spreg_fields	sim/ppc/dgen.c	/^  nr_spreg_fields,$/;"	e	enum:__anon964	file:
nr_stmt_less_type_units	gdb/dwarf2read.h	/^  int nr_stmt_less_type_units;$/;"	m	struct:tu_stats
nr_symtab_sharers	gdb/dwarf2read.h	/^  int nr_symtab_sharers;$/;"	m	struct:tu_stats
nr_symtabs	gdb/dwarf2read.h	/^  int nr_symtabs;$/;"	m	struct:tu_stats
nr_system_calls	sim/ppc/emul_generic.h	/^  int nr_system_calls;$/;"	m	struct:_emul_syscall
nr_t	gdb/testsuite/gdb.cell/break.c	26;"	d	file:
nr_t	gdb/testsuite/gdb.cell/bt.c	28;"	d	file:
nr_t	gdb/testsuite/gdb.cell/coremaker.c	27;"	d	file:
nr_t	gdb/testsuite/gdb.cell/data.c	26;"	d	file:
nr_t	gdb/testsuite/gdb.cell/mem-access.c	26;"	d	file:
nr_t	gdb/testsuite/gdb.cell/size.c	26;"	d	file:
nr_ticks_to_process	sim/common/sim-events.h	/^  int nr_ticks_to_process;$/;"	m	struct:_sim_events
nr_timer_interrupts	sim/ppc/hw_opic.c	/^  int nr_timer_interrupts;$/;"	m	struct:_hw_opic_device	file:
nr_trace_options	sim/ppc/debug.h	/^  nr_trace_options$/;"	e	enum:__anon908
nr_uniq_abbrev_tables	gdb/dwarf2read.h	/^  int nr_uniq_abbrev_tables;$/;"	m	struct:tu_stats
nr_units	gdb/dwarf2read.c	/^  uint32_t nr_units, nr_slots;$/;"	m	struct:dwp_hash_table	file:
nr_valid_bat_registers	sim/ppc/vm.c	/^  int nr_valid_bat_registers;$/;"	m	struct:_om_bats	file:
nr_watchpoint_types	sim/common/sim-watch.h	/^  nr_watchpoint_types,$/;"	e	enum:__anon619
nr_words	sim/igen/ld-insn.h	/^  int nr_words;$/;"	m	struct:_insn_entry
nrefsym	bfd/mach-o.h	/^  unsigned long nrefsym;$/;"	m	struct:bfd_mach_o_dylib_module
nrefsym	include/mach-o/external.h	/^  unsigned char nrefsym[4];$/;"	m	struct:mach_o_dylib_module_64_external
nrefsym	include/mach-o/external.h	/^  unsigned char nrefsym[4];$/;"	m	struct:mach_o_dylib_module_external
nregs	include/opcode/ia64.h	/^  int nregs;$/;"	m	struct:ia64_opcode_dependency
nregs	opcodes/ia64-gen.c	/^  int nregs;$/;"	m	struct:rdep	file:
nreloc	bfd/mach-o.h	/^  unsigned long nreloc;$/;"	m	struct:bfd_mach_o_section
nreloc	include/mach-o/external.h	/^  unsigned char nreloc[4];      \/* Number of relocs for this section.  *\/$/;"	m	struct:mach_o_section_32_external
nreloc	include/mach-o/external.h	/^  unsigned char nreloc[4];      \/* Number of relocs for this section.  *\/$/;"	m	struct:mach_o_section_64_external
nreloc	libiberty/simple-object-mach-o.c	/^  unsigned char nreloc[4];	\/* Number of relocs for this section.  *\/$/;"	m	struct:mach_o_section_32	file:
nreloc	libiberty/simple-object-mach-o.c	/^  unsigned char nreloc[4];	\/* Number of relocs for this section.  *\/$/;"	m	struct:mach_o_section_64	file:
nrepeats	libiberty/cplus-dem.c	/^  int nrepeats;         \/* The number of times to repeat the previous$/;"	m	struct:work_stuff	file:
nrunnable_den	gdb/nat/glibc_thread_db.h	/^  int nrunnable_den;		\/* Average runnable threads, denominator.  *\/$/;"	m	struct:td_ta_stats
nrunnable_num	gdb/nat/glibc_thread_db.h	/^  int nrunnable_num;		\/* Average runnable threads, numerator.  *\/$/;"	m	struct:td_ta_stats
ns	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct ns {$/;"	s	file:
ns	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct ns {$/;"	s	file:
ns2_incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace ns2_incomplete_scope_colon_test$/;"	n	file:
ns32k_opcode	include/opcode/ns32k.h	/^struct ns32k_opcode {$/;"	s
ns32k_opcodeT	include/opcode/ns32k.h	100;"	d
ns32k_opcodes	include/opcode/ns32k.h	/^static const struct ns32k_opcode ns32k_opcodes[]=$/;"	v	typeref:struct:ns32k_opcode
ns32k_option	opcodes/ns32k-dis.c	/^struct ns32k_option$/;"	s	file:
ns32kaout_32_get_section_contents	bfd/ns32knetbsd.c	40;"	d	file:
ns_Struct	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (ns_Struct);$/;"	v
ns_Struct_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef ns::Struct ns_Struct_typedef;$/;"	t	file:
ns_hyphen_function	gdb/testsuite/gdb.linespec/cpls-hyphen.cc	/^ns_hyphen_function (int i)$/;"	f
ns_incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace ns_incomplete_scope_colon_test$/;"	n	file:
ns_method_ptr	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (ns_method_ptr);$/;"	v
ns_method_ptr_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef void (ns::Struct::*ns_method_ptr_typedef) ();$/;"	t	file:
ns_overload2_test	gdb/testsuite/gdb.linespec/cpls.cc	/^    namespace ns_overload2_test$/;"	n	namespace:ns_overload2_test::__anon1937	file:
ns_overload2_test	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace ns_overload2_test$/;"	n	file:
ns_overload3_test	gdb/testsuite/gdb.linespec/cpls.cc	/^    namespace ns_overload3_test$/;"	n	namespace:ns_overload3_test::__anon1939	file:
ns_overload3_test	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace ns_overload3_test$/;"	n	file:
nsaa	gdb/aarch64-tdep.c	/^  unsigned nsaa;$/;"	m	struct:aarch64_call_info	file:
nsamples	sim/sh/interp.c	/^static int nsamples;$/;"	v	file:
nscns	libiberty/simple-object-coff.c	/^  unsigned short nscns;$/;"	m	struct:simple_object_coff_read	file:
nscns	libiberty/simple-object-xcoff.c	/^  unsigned short nscns;$/;"	m	struct:simple_object_xcoff_read	file:
nsdelta	gdb/testsuite/gdb.trace/tspeed.c	/^int total1, total2, idelta, mindelta, nsdelta;$/;"	v
nsects	bfd/mach-o.h	/^  unsigned long nsects;$/;"	m	struct:bfd_mach_o_segment_command
nsects	bfd/mach-o.h	/^  unsigned long nsects;$/;"	m	struct:mach_o_data_struct
nsects	include/mach-o/external.h	/^  unsigned char nsects[4];      \/* Number of sections in this segment.  *\/$/;"	m	struct:mach_o_segment_command_32_external
nsects	include/mach-o/external.h	/^  unsigned char nsects[4];      \/* Number of sections in this segment.  *\/$/;"	m	struct:mach_o_segment_command_64_external
nsects	libiberty/simple-object-mach-o.c	/^  unsigned char nsects[4];	\/* Number of sections in this segment.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
nsects	libiberty/simple-object-mach-o.c	/^  unsigned char nsects[4];	\/* Number of sections in this segment.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
nsegs	gdb/gdbserver/linux-low.c	/^  Elf32_Half nsegs;$/;"	m	struct:target_loadmap	file:
nsegs	gdb/gdbserver/linux-low.c	/^  Elf32_Word nsegs;$/;"	m	struct:target_loadmap	file:
nsegs	gdb/solib-dsbt.c	/^  ext_Elf32_Word nsegs;$/;"	m	struct:ext_elf32_dsbt_loadmap	file:
nsegs	gdb/solib-dsbt.c	/^  int nsegs;$/;"	m	struct:int_elf32_dsbt_loadmap	file:
nsegs	gdb/solib-frv.c	/^  ext_Elf32_Half nsegs;$/;"	m	struct:ext_elf32_fdpic_loadmap	file:
nsegs	gdb/solib-frv.c	/^  int nsegs;$/;"	m	struct:int_elf32_fdpic_loadmap	file:
nsid	gdb/nat/linux-namespaces.c	/^  ino_t nsid;$/;"	m	struct:linux_mnsh	file:
nsignal	gdb/darwin-nat.c	/^  int nsignal;$/;"	m	struct:resume_inferior_threads_param	file:
nsigned	sim/ft32/interp.c	/^static int nsigned (int siz, int n)$/;"	f	file:
nsoverload	gdb/testsuite/gdb.cp/overload.cc	/^  int nsoverload () { return 1; }$/;"	f	namespace:N
nsoverload	gdb/testsuite/gdb.cp/overload.cc	/^  int nsoverload (int x) { return x; }$/;"	f	namespace:N
nsoverload	gdb/testsuite/gdb.cp/overload.cc	/^  int nsoverload (int x, int y) { return x + y; }$/;"	f	namespace:N
nspertp	gdb/testsuite/gdb.trace/tspeed.c	/^int nspertp = 0;$/;"	v
nsrn	gdb/aarch64-tdep.c	/^  unsigned nsrn;$/;"	m	struct:aarch64_call_info	file:
nstore	sim/erc32/sis.h	/^    uint64          nstore;	\/* Number of load instructions *\/$/;"	m	struct:pstate
nstrings	intl/gettextP.h	/^  nls_uint32 nstrings;$/;"	m	struct:loaded_domain
nstrings	intl/gmo.h	/^  nls_uint32 nstrings;$/;"	m	struct:mo_file_header
nsubs	include/vms/dcx.h	/^  unsigned char nsubs[2];$/;"	m	struct:vms_dcxmap
nsubs	opcodes/ia64-gen.c	/^  int nsubs;$/;"	m	struct:iclass	file:
nsyms	bfd/elflink.c	/^  unsigned long int nsyms;$/;"	m	struct:collect_gnu_hash_codes	file:
nsyms	bfd/mach-o.h	/^  unsigned int nsyms;$/;"	m	struct:bfd_mach_o_symtab_command
nsyms	bfd/plugin.h	/^  int nsyms;$/;"	m	struct:plugin_data_struct
nsyms	gdb/buildsym.h	/^    int nsyms;$/;"	m	struct:pending
nsyms	gdb/dictionary.c	/^  int nsyms;$/;"	m	struct:dictionary_hashed_expandable	file:
nsyms	gdb/dictionary.c	/^  int nsyms;$/;"	m	struct:dictionary_linear	file:
nsyms	gdb/dictionary.c	/^  int nsyms;$/;"	m	struct:dictionary_linear_expandable	file:
nsyms	include/mach-o/external.h	/^  unsigned char nsyms[4];	\/* Number of symbols.  *\/$/;"	m	struct:mach_o_symtab_command_external
nsyms	libiberty/simple-object-coff.c	/^  unsigned int nsyms;$/;"	m	struct:simple_object_coff_read	file:
nsyms	libiberty/simple-object-xcoff.c	/^  unsigned int nsyms;$/;"	m	struct:simple_object_xcoff_read	file:
ntBIT	sim/arm/thumbemu.c	36;"	d	file:
ntBITS	sim/arm/thumbemu.c	37;"	d	file:
nt_signature	include/coff/internal.h	/^  bfd_vma  nt_signature;   	\/* required NT signature, 0x4550 *\/$/;"	m	struct:internal_extra_pe_filehdr
nt_signature	include/coff/pe.h	/^  char nt_signature[4];		\/* Required NT signature, 0x4550.  *\/$/;"	m	struct:external_PEI_IMAGE_hdr
nt_signature	include/coff/pe.h	/^  char nt_signature[4];		\/* Required NT signature, 0x4550.  *\/$/;"	m	struct:external_PEI_filehdr
nt_type	gdb/gdbserver/linux-low.h	/^  int nt_type;$/;"	m	struct:regset_info
nte_index	bfd/xsym.h	/^    unsigned long nte_index;   \/* Name table index, gives filename.  *\/$/;"	m	struct:bfd_sym_file_references_index_table_entry::__anon1081
nte_index	bfd/xsym.h	/^    unsigned long nte_index;   \/* The name of the label.  *\/$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1076
nte_index	bfd/xsym.h	/^    unsigned long nte_index; \/* The name of the module.  *\/$/;"	m	struct:bfd_sym_contained_modules_table_entry::__anon1063
nte_index	bfd/xsym.h	/^    unsigned long nte_index;$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1079
nte_index	bfd/xsym.h	/^    unsigned long nte_index;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066
nte_index	bfd/xsym.h	/^    unsigned long nte_index;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1060
nte_index	bfd/xsym.h	/^  unsigned long nte_index;$/;"	m	struct:bfd_sym_type_information_table_entry
nterm	bfd/mach-o.h	/^  unsigned short nterm;$/;"	m	struct:bfd_mach_o_dylib_module
nthreads	gdb/nat/glibc_thread_db.h	/^  int nthreads;       		\/* Total number of threads in use.  *\/$/;"	m	struct:td_ta_stats
nthreads	gdb/python/py-inferior.c	/^  int nthreads;$/;"	m	struct:inferior_object	file:
ntmpl_args	libiberty/cplus-dem.c	/^  int ntmpl_args;       \/* The number of template function arguments. *\/$/;"	m	struct:work_stuff	file:
nto_attach	gdb/gdbserver/nto-low.c	/^nto_attach (unsigned long pid)$/;"	f	file:
nto_breakpoint	gdb/gdbserver/nto-low.c	/^nto_breakpoint (CORE_ADDR addr, int type, int size)$/;"	f	file:
nto_comctrl	gdb/gdbserver/remote-utils.c	/^nto_comctrl (int enable)$/;"	f	file:
nto_cpuinfo_flags	gdb/nto-tdep.h	79;"	d
nto_cpuinfo_valid	gdb/nto-tdep.h	81;"	d
nto_create_inferior	gdb/gdbserver/nto-low.c	/^nto_create_inferior (const char *program,$/;"	f	file:
nto_detach	gdb/gdbserver/nto-low.c	/^nto_detach (int pid)$/;"	f	file:
nto_dummy_supply_regset	gdb/nto-tdep.c	/^nto_dummy_supply_regset (struct regcache *regcache, char *regs)$/;"	f
nto_elf_osabi_sniffer	gdb/nto-tdep.c	/^nto_elf_osabi_sniffer (bfd *abfd)$/;"	f
nto_extra_thread_info	gdb/nto-tdep.c	/^nto_extra_thread_info (struct target_ops *self, struct thread_info *ti)$/;"	f
nto_fetch_link_map_offsets	gdb/nto-tdep.h	97;"	d
nto_fetch_registers	gdb/gdbserver/nto-low.c	/^nto_fetch_registers (struct regcache *regcache, int regno)$/;"	f	file:
nto_find_and_open_solib	gdb/nto-tdep.c	/^nto_find_and_open_solib (const char *solib, unsigned o_flags,$/;"	f
nto_find_new_threads	gdb/gdbserver/nto-low.c	/^nto_find_new_threads (struct nto_inferior *nto_inferior)$/;"	f	file:
nto_handle_sigint	gdb/nto-procfs.c	/^nto_handle_sigint (int signo)$/;"	f	file:
nto_handle_sigint_twice	gdb/nto-procfs.c	/^nto_handle_sigint_twice (int signo)$/;"	f	file:
nto_in_dynsym_resolve_code	gdb/nto-tdep.c	/^nto_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f
nto_inferior	gdb/gdbserver/nto-low.c	/^static struct nto_inferior nto_inferior;$/;"	v	typeref:struct:nto_inferior	file:
nto_inferior	gdb/gdbserver/nto-low.c	/^struct nto_inferior$/;"	s	file:
nto_inferior_data	gdb/nto-tdep.c	/^nto_inferior_data (struct inferior *const inferior)$/;"	f
nto_inferior_data	gdb/nto-tdep.h	/^struct nto_inferior_data$/;"	s
nto_inferior_data_cleanup	gdb/nto-tdep.c	/^nto_inferior_data_cleanup (struct inferior *const inf, void *const dat)$/;"	f	file:
nto_inferior_data_reg	gdb/nto-tdep.c	/^static const struct inferior_data *nto_inferior_data_reg;$/;"	v	typeref:struct:inferior_data	file:
nto_init_solib_absolute_prefix	gdb/nto-tdep.c	/^nto_init_solib_absolute_prefix (void)$/;"	f
nto_initialize_signals	gdb/nto-tdep.c	/^nto_initialize_signals (void)$/;"	f
nto_insert_point	gdb/gdbserver/nto-low.c	/^nto_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
nto_is_nto_target	gdb/nto-tdep.h	100;"	d
nto_kill	gdb/gdbserver/nto-low.c	/^nto_kill (int pid)$/;"	f	file:
nto_map_arch_to_cputype	gdb/nto-tdep.c	/^nto_map_arch_to_cputype (const char *arch)$/;"	f
nto_mourn	gdb/gdbserver/nto-low.c	/^nto_mourn (struct process_info *process)$/;"	f	file:
nto_native_ops	gdb/nto-procfs.c	/^static nto_procfs_target_native nto_native_ops;$/;"	v	file:
nto_native_target_info	gdb/nto-procfs.c	/^static const target_info nto_native_target_info = {$/;"	v	file:
nto_new_inferior_data	gdb/nto-tdep.c	/^nto_new_inferior_data (void)$/;"	f	file:
nto_node	gdb/nto-procfs.c	/^nto_node (void)$/;"	f	file:
nto_parse_redirection	gdb/nto-tdep.c	/^nto_parse_redirection (char *pargv[], const char **pin, const char **pout, $/;"	f
nto_procfs_node	gdb/nto-procfs.c	/^static unsigned nto_procfs_node = ND_LOCAL_NODE;$/;"	v	file:
nto_procfs_ops	gdb/nto-procfs.c	/^static nto_procfs_target_procfs nto_procfs_ops;$/;"	v	file:
nto_procfs_path	gdb/gdbserver/nto-low.c	/^  char nto_procfs_path[PATH_MAX];$/;"	m	struct:nto_inferior	file:
nto_procfs_target	gdb/nto-procfs.c	/^struct nto_procfs_target_procfs final : public nto_procfs_target$/;"	s	file:
nto_procfs_target_info	gdb/nto-procfs.c	/^static const target_info nto_procfs_target_info = {$/;"	v	file:
nto_read_auxv	gdb/gdbserver/nto-low.c	/^nto_read_auxv (CORE_ADDR offset, unsigned char *myaddr, unsigned int len)$/;"	f	file:
nto_read_auxv_from_initial_stack	gdb/gdbserver/nto-low.c	/^nto_read_auxv_from_initial_stack (CORE_ADDR initial_stack,$/;"	f	file:
nto_read_auxv_from_initial_stack	gdb/nto-tdep.c	/^nto_read_auxv_from_initial_stack (CORE_ADDR initial_stack, gdb_byte *readbuf,$/;"	f
nto_read_memory	gdb/gdbserver/nto-low.c	/^nto_read_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
nto_reg_offset	gdb/i386-nto-tdep.c	/^nto_reg_offset (int regnum)$/;"	f	file:
nto_register_area	gdb/nto-tdep.h	93;"	d
nto_regset_fill	gdb/nto-tdep.h	95;"	d
nto_regset_id	gdb/nto-tdep.h	83;"	d
nto_regset_t	gdb/nto-tdep.h	/^} nto_regset_t;$/;"	t	typeref:struct:_debug_regs
nto_relocate_section_addresses	gdb/nto-tdep.c	/^nto_relocate_section_addresses (struct so_list *so, struct target_section *sec)$/;"	f
nto_remove_point	gdb/gdbserver/nto-low.c	/^nto_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
nto_request_interrupt	gdb/gdbserver/nto-low.c	/^nto_request_interrupt (void)$/;"	f	file:
nto_resume	gdb/gdbserver/nto-low.c	/^nto_resume (struct thread_resume *resume_info, size_t n)$/;"	f	file:
nto_set_thread	gdb/gdbserver/nto-low.c	/^nto_set_thread (ptid_t ptid)$/;"	f	file:
nto_sniff_abi_note_section	gdb/nto-tdep.c	/^nto_sniff_abi_note_section (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
nto_stopped_by_watchpoint	gdb/gdbserver/nto-low.c	/^nto_stopped_by_watchpoint (void)$/;"	f	file:
nto_stopped_data_address	gdb/gdbserver/nto-low.c	/^nto_stopped_data_address (void)$/;"	f	file:
nto_store_registers	gdb/gdbserver/nto-low.c	/^nto_store_registers (struct regcache *regcache, int regno)$/;"	f	file:
nto_supply_altregset	gdb/nto-tdep.h	89;"	d
nto_supply_fpregset	gdb/nto-tdep.h	87;"	d
nto_supply_gregset	gdb/nto-tdep.h	85;"	d
nto_supply_regset	gdb/nto-tdep.h	91;"	d
nto_supports_non_stop	gdb/gdbserver/nto-low.c	/^nto_supports_non_stop (void)$/;"	f	file:
nto_supports_z_point_type	gdb/gdbserver/nto-low.c	/^nto_supports_z_point_type (char z_type)$/;"	f	file:
nto_sw_breakpoint_from_kind	gdb/gdbserver/nto-low.c	/^nto_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
nto_target	gdb/nto-tdep.c	/^nto_target (void)$/;"	f	file:
nto_target_ops	gdb/gdbserver/nto-low.c	/^static struct target_ops nto_target_ops = {$/;"	v	typeref:struct:target_ops	file:
nto_target_ops	gdb/gdbserver/nto-low.h	/^struct nto_target_ops$/;"	s
nto_target_ops	gdb/nto-tdep.h	/^struct nto_target_ops$/;"	s
nto_tdesc	gdb/gdbserver/nto-low.c	/^const struct target_desc *nto_tdesc;$/;"	v	typeref:struct:target_desc
nto_thread_alive	gdb/gdbserver/nto-low.c	/^nto_thread_alive (ptid_t ptid)$/;"	f	file:
nto_thread_info	gdb/nto-tdep.h	/^struct nto_thread_info : public private_thread_info$/;"	s
nto_thread_state_str	gdb/nto-tdep.c	/^static const char *nto_thread_state_str[] =$/;"	v	file:
nto_trace	gdb/gdbserver/nto-low.c	/^nto_trace (const char *fmt, ...)$/;"	f	file:
nto_truncate_ptr	gdb/nto-tdep.c	/^nto_truncate_ptr (CORE_ADDR addr)$/;"	f	file:
nto_wait	gdb/gdbserver/nto-low.c	/^nto_wait (ptid_t ptid,$/;"	f	file:
nto_write_memory	gdb/gdbserver/nto-low.c	/^nto_write_memory (CORE_ADDR memaddr, const unsigned char *myaddr, int len)$/;"	f	file:
nto_x86_arch_setup	gdb/gdbserver/nto-x86-low.c	/^nto_x86_arch_setup (void)$/;"	f	file:
nto_x86_register_offset	gdb/gdbserver/nto-x86-low.c	/^nto_x86_register_offset (int gdbregno)$/;"	f	file:
nto_xfer_memory	gdb/gdbserver/nto-low.c	/^nto_xfer_memory (off_t memaddr, unsigned char *myaddr, int len,$/;"	f	file:
ntoc	bfd/mach-o.h	/^  unsigned long ntoc;	      \/* Number of entries in table of contents.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
ntoc	include/mach-o/external.h	/^  unsigned char ntoc[4];$/;"	m	struct:mach_o_dysymtab_command_external
ntypes	libiberty/cplus-dem.c	/^  int ntypes;$/;"	m	struct:work_stuff	file:
null	gdb/testsuite/gdb.cp/classes.cc	/^  static Contains_nested_static_instance null;$/;"	m	class:Contains_nested_static_instance	file:
null	gdb/testsuite/gdb.cp/classes.cc	/^  static Contains_static_instance null;$/;"	m	class:Contains_static_instance	file:
null	gdb/testsuite/gdb.cp/misc.cc	/^  static Contains_nested_static_instance null;$/;"	m	class:Contains_nested_static_instance	file:
null	gdb/testsuite/gdb.cp/misc.cc	/^  static Contains_static_instance null;$/;"	m	class:Contains_static_instance	file:
null_block_symbol	gdb/symtab.c	/^const struct block_symbol null_block_symbol = { NULL, NULL };$/;"	v	typeref:struct:block_symbol
null_cleanup	gdb/common/cleanups.c	/^null_cleanup (void *arg)$/;"	f
null_deprep_terminal	readline/examples/rlfe/rlfe.c	/^null_deprep_terminal ()$/;"	f	file:
null_entry	include/opcode/cgen.h	/^  const CGEN_KEYWORD_ENTRY *null_entry;$/;"	m	struct:cgen_keyword
null_error_handler	bfd/coffgen.c	/^null_error_handler (const char *fmt ATTRIBUTE_UNUSED,$/;"	f	file:
null_file	gdb/ui-file.h	/^class null_file : public ui_file$/;"	c
null_frame_id	gdb/frame.c	/^const struct frame_id null_frame_id = { 0 }; \/* All zeros.  *\/$/;"	v	typeref:struct:frame_id
null_hand_call	gdb/testsuite/gdb.base/call-signals.c	/^null_hand_call ()$/;"	f
null_post_parser	gdb/parse.c	/^null_post_parser (expression_up *exp, int void_context_p)$/;"	f
null_prep_terminal	readline/examples/rlfe/rlfe.c	/^null_prep_terminal (int meta)$/;"	f	file:
null_ptid	gdb/common/ptid.c	/^ptid_t null_ptid = ptid_t::make_null ();$/;"	v
null_str	gdb/testsuite/gdb.base/fileio.c	/^const char *null_str;$/;"	v
null_str	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  const char *null_str;$/;"	m	struct:ns	file:
null_str	gdb/testsuite/gdb.python/py-prettyprint.c	/^  const char *null_str;$/;"	m	struct:ns	file:
null_stream	gdb/ui-file.c	/^null_file null_stream;$/;"	v
null_t_struct	gdb/testsuite/gdb.base/exprs.c	/^struct t_struct *null_t_struct;$/;"	v	typeref:struct:t_struct
nullargs	include/opcode/cr16.h	/^  nullargs$/;"	e	enum:__anon1327
nullargs	include/opcode/crx.h	/^    nullargs$/;"	e	enum:__anon1263
nullcopregister	include/opcode/crx.h	/^    nullcopregister,$/;"	e	enum:__anon1261
nullfunc	sim/testsuite/sim/ft32/basic.s	/^nullfunc:$/;"	l
nullify_last_target_wait_ptid	gdb/infrun.c	/^nullify_last_target_wait_ptid (void)$/;"	f
nulloperand	include/opcode/cr16.h	/^  nulloperand,$/;"	e	enum:__anon1328
nulloperand	include/opcode/crx.h	/^    nulloperand,$/;"	e	enum:__anon1264
nullpregister	include/opcode/cr16.h	/^  nullpregister = usph + 1,$/;"	e	enum:__anon1325
nullptr	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo5 *nullptr;$/;"	v	typeref:struct:foo5
nullregister	include/opcode/cr16.h	/^  nullregister,$/;"	e	enum:__anon1324
nullregister	include/opcode/crx.h	/^    nullregister,$/;"	e	enum:__anon1260
nullstr	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct nullstr$/;"	s	file:
nullstr	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct nullstr$/;"	s	file:
num	bfd/elfxx-mips.c	/^  bfd_byte num[4];$/;"	m	struct:__anon1051	file:
num	bfd/elfxx-mips.c	/^  unsigned long num;		\/* Number of compact relocation entries.  *\/$/;"	m	struct:__anon1050	file:
num	gdb/arch/aarch64-insn.h	/^  unsigned num;$/;"	m	struct:aarch64_register
num	gdb/common/vec.c	/^  unsigned num;$/;"	m	struct:vec_prefix	file:
num	gdb/gnu-nat.h	/^    int num;			\/* An id number for threads, to print.  *\/$/;"	m	struct:proc
num	gdb/inferior.h	/^  int num = 0;$/;"	m	class:inferior
num	gdb/linux-fork.c	/^  int num;			\/* Convenient handle (GDB fork id).  *\/$/;"	m	struct:fork_info	file:
num	gdb/m32c-tdep.c	/^  int num;$/;"	m	struct:m32c_reg	file:
num	gdb/progspace.h	/^  int num = 0;$/;"	m	struct:program_space
num	gdb/progspace.h	/^  int num;$/;"	m	struct:address_space
num	gdb/record-full.c	/^  unsigned short num;$/;"	m	struct:record_full_reg_entry	file:
num	gdb/regcache.h	/^  int num;$/;"	m	struct:cached_reg
num	gdb/sol-thread.c	/^  int num;$/;"	m	struct:string_map	file:
num	gdb/testsuite/gdb.base/average.c	8;"	d	file:
num	gdb/top.h	/^  int num;$/;"	m	struct:ui
num	include/demangle.h	/^      int num;$/;"	m	struct:demangle_component::__anon1603::__anon1615
num	include/opcode/cgen.h	/^  int num;$/;"	m	struct:__anon1385
num	include/opcode/cgen.h	/^  int num;$/;"	m	struct:__anon1399
num	include/opcode/cgen.h	/^  int num;$/;"	m	struct:cgen_ifld
num	intl/plural-exp.h	/^    num,			\/* Decimal number.  *\/$/;"	e	enum:expression::operator
num	intl/plural-exp.h	/^    unsigned long int num;	\/* Number value for `num'.  *\/$/;"	m	union:expression::__anon977
num	intl/plural.c	/^  unsigned long int num;$/;"	m	union:__anon978	file:
num	opcodes/ia64-gen.c	/^  int num;$/;"	m	struct:completer_entry	file:
num	opcodes/ia64-gen.c	/^  int num;$/;"	m	struct:string_entry	file:
num	sim/common/cgen-engine.h	/^  int num;$/;"	m	struct:idesc
num	sim/common/sim-model.h	/^  enum mach_attr num;$/;"	m	struct:__anon634	typeref:enum:__anon634::mach_attr
num	sim/common/sim-model.h	/^  int num;$/;"	m	struct:__anon632
num	sim/common/sim-model.h	/^  int num;$/;"	m	struct:model
num	zlib/examples/enough.c	/^local big_t *num;       \/* saved results array for code counting *\/$/;"	v
num1	gdb/testsuite/gdb.cp/anon-union.cc	/^  } num1;$/;"	m	struct:Foo	typeref:union:Foo::__anon1920	file:
num2	gdb/testsuite/gdb.cp/anon-union.cc	/^  } num2;$/;"	m	struct:Foo	typeref:union:Foo::__anon1924	file:
num_a8_erratum_fixes	bfd/elf32-arm.c	/^  unsigned int num_a8_erratum_fixes;$/;"	m	struct:elf32_arm_link_hash_table	file:
num_aregs	gdb/xtensa-tdep.h	/^  unsigned int num_aregs;	\/* Size of register file.  *\/$/;"	m	struct:gdbarch_tdep
num_args	include/opcode/nios2.h	/^  unsigned long num_args;	\/* The number of arguments the instruction $/;"	m	struct:nios2_opcode
num_args	include/som/lst.h	/^  unsigned char num_args;$/;"	m	struct:som_external_lst_symbol_record
num_attrs	bfd/dwarf2.c	/^  unsigned int num_attrs;	\/* Number of attributes.  *\/$/;"	m	struct:abbrev_info	file:
num_attrs	gdb/dwarf2read.c	/^    unsigned char num_attrs;$/;"	m	struct:die_info	file:
num_attrs	gdb/dwarf2read.c	/^    unsigned short num_attrs;	\/* number of attributes *\/$/;"	m	struct:abbrev_info	file:
num_avx512_k_registers	gdb/gdbserver/i387-fp.c	/^static const int num_avx512_k_registers = 8;$/;"	v	file:
num_avx512_xmm_registers	gdb/gdbserver/i387-fp.c	/^static const int num_avx512_xmm_registers = 16;$/;"	v	file:
num_avx512_ymmh_registers	gdb/gdbserver/i387-fp.c	/^static const int num_avx512_ymmh_registers = 16;$/;"	v	file:
num_avx512_zmmh_high_registers	gdb/gdbserver/i387-fp.c	/^static const int num_avx512_zmmh_high_registers = 16;$/;"	v	file:
num_avx512_zmmh_low_registers	gdb/gdbserver/i387-fp.c	/^static const int num_avx512_zmmh_low_registers = 16;$/;"	v	file:
num_bitfields	include/opcode/tic6x.h	/^  unsigned int num_bitfields;$/;"	m	struct:__anon1307
num_bits	include/opcode/tic6x.h	/^  unsigned int num_bits;$/;"	m	struct:__anon1308
num_bits	include/opcode/tilegx.h	/^  unsigned int num_bits : 5;$/;"	m	struct:tilegx_operand
num_bits	include/opcode/tilepro.h	/^  unsigned int num_bits : 5;$/;"	m	struct:tilepro_operand
num_bits	include/xtensa-isa-internal.h	/^  int num_bits;				\/* Number of state bits.  *\/$/;"	m	struct:xtensa_state_internal_struct
num_bits	include/xtensa-isa-internal.h	/^  int num_bits;				\/* Width of the interface.  *\/$/;"	m	struct:xtensa_interface_internal_struct
num_bits	include/xtensa-isa-internal.h	/^  int num_bits;				\/* Width of the registers.  *\/$/;"	m	struct:xtensa_regfile_internal_struct
num_buckets	gdb/bcache.c	/^  unsigned int num_buckets;$/;"	m	struct:bcache	file:
num_buf	bfd/elf32-spu.c	/^  unsigned int num_buf;$/;"	m	struct:spu_link_hash_table	file:
num_byte_regs	gdb/i386-tdep.h	/^  int num_byte_regs;$/;"	m	struct:gdbarch_tdep
num_callbacks	gdb/gdbserver/event-loop.c	/^    int num_callbacks;$/;"	m	struct:__anon1858	file:
num_chars	bfd/stabs.c	/^  bfd_vma num_chars;  \/* Number of STABS characters.  *\/$/;"	m	struct:stab_link_includes_totals	file:
num_chars	gdb/valprint.c	/^  int num_chars;$/;"	m	struct:converted_character	file:
num_children	gdb/varobj.h	/^  int num_children = -1;$/;"	m	struct:varobj
num_component_specs	gdb/ada-lang.c	/^num_component_specs (struct expression *exp, int pc)$/;"	f	file:
num_comps	libiberty/cp-demangle.h	/^  int num_comps;$/;"	m	struct:d_info
num_condition_regs	gdb/ppc-linux-nat.c	/^        uint32_t num_condition_regs;$/;"	m	struct:ppc_debug_info	file:
num_contexts	gdb/xtensa-tdep.h	/^  unsigned int num_contexts;$/;"	m	struct:gdbarch_tdep
num_copies	include/xtensa-isa-internal.h	/^  int num_copies;			\/* Number of instances.  *\/$/;"	m	struct:xtensa_funcUnit_internal_struct
num_copy_templates	libiberty/cp-demangle.c	/^  int num_copy_templates;$/;"	m	struct:d_print_info	file:
num_core_regs	gdb/i386-tdep.h	/^  int num_core_regs;$/;"	m	struct:gdbarch_tdep
num_cp_abis	gdb/cp-abi.c	/^static int num_cp_abis = 0;$/;"	v	file:
num_cr_ops	sim/frv/frv.c	/^  num_cr_ops$/;"	e	enum:cr_ops	file:
num_data	gdb/registry.h	/^  unsigned num_data;$/;"	m	struct:registry_fields
num_data_bps	gdb/ppc-linux-nat.c	/^        uint32_t num_data_bps;$/;"	m	struct:ppc_debug_info	file:
num_defns_collected	gdb/ada-lang.c	/^num_defns_collected (struct obstack *obstackp)$/;"	f	file:
num_dirs	bfd/dwarf2.c	/^  unsigned int		num_dirs;$/;"	m	struct:line_info_table	file:
num_dlx_opcodes	include/opcode/dlx.h	/^const unsigned int num_dlx_opcodes = (((sizeof dlx_opcodes) \/ (sizeof dlx_opcodes[0])) - 1);$/;"	v
num_dword_regs	gdb/i386-tdep.h	/^  int num_dword_regs;$/;"	m	struct:gdbarch_tdep
num_elements	include/partition.h	/^  int num_elements;$/;"	m	struct:partition_def
num_elf_sections	bfd/elf-bfd.h	/^  unsigned int num_elf_sections;	\/* elf_sect_ptr size *\/$/;"	m	struct:elf_obj_tdata
num_entries	bfd/peXXigen.c	/^  unsigned int	       num_entries;$/;"	m	struct:rsrc_dir_chain	file:
num_entries	gdb/dwarf2-frame.c	/^  int num_entries;$/;"	m	struct:dwarf2_cie_table	file:
num_entries	gdb/dwarf2-frame.c	/^  int num_entries;$/;"	m	struct:dwarf2_fde_table	file:
num_entries	include/opcode/cgen.h	/^  unsigned int num_entries;$/;"	m	struct:__anon1388
num_entries	include/opcode/cgen.h	/^  unsigned int num_entries;$/;"	m	struct:__anon1392
num_entries	include/xtensa-isa-internal.h	/^  int num_entries;			\/* Number of registers.  *\/$/;"	m	struct:xtensa_regfile_internal_struct
num_erase_regions	sim/common/dv-cfi.c	/^  unsigned char num_erase_regions;$/;"	m	struct:cfi_query	file:
num_error_names	libiberty/strerror.c	/^static int num_error_names = 0;$/;"	v	file:
num_fdr_map	gdb/nds32-tdep.c	/^const int num_fdr_map[] = { 4, 8, 16, 32 };$/;"	v
num_fds	gdb/event-loop.c	/^    int num_fds;$/;"	m	struct:__anon1743	file:
num_fds	gdb/gdbserver/event-loop.c	/^    int num_fds;$/;"	m	struct:__anon1857	file:
num_fields	include/opcode/tic6x.h	/^  unsigned int num_fields;$/;"	m	struct:__anon1308
num_fields	include/xtensa-isa-internal.h	/^  int num_fields;$/;"	m	struct:xtensa_isa_internal_struct
num_file	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T num_file;             \/* number of the current file in the zipfile*\/$/;"	m	struct:__anon995	file:
num_file_names	gdb/dwarf2read.c	/^  unsigned int num_file_names;$/;"	m	struct:quick_file_names	file:
num_files	bfd/dwarf2.c	/^  unsigned int		num_files;$/;"	m	struct:line_info_table	file:
num_fixed_fields	include/opcode/tic6x.h	/^  unsigned int num_fixed_fields;$/;"	m	struct:__anon1320
num_formats	include/xtensa-isa-internal.h	/^  int num_formats;$/;"	m	struct:xtensa_isa_internal_struct
num_fprs	gdb/frv-tdep.c	/^  int num_fprs;$/;"	m	struct:gdbarch_tdep	file:
num_fsr_map	gdb/nds32-tdep.c	/^const int num_fsr_map[] = { 8, 16, 32, 32 };$/;"	v
num_fun	bfd/elf32-spu.c	/^  int num_fun;$/;"	m	struct:spu_elf_stack_info	file:
num_funcUnit_uses	include/xtensa-isa-internal.h	/^  int num_funcUnit_uses;		\/* Number of funcUnit_use entries.  *\/$/;"	m	struct:xtensa_opcode_internal_struct
num_funcUnits	include/xtensa-isa-internal.h	/^  int num_funcUnits;$/;"	m	struct:xtensa_isa_internal_struct
num_gprs	gdb/frv-tdep.c	/^  int num_gprs;$/;"	m	struct:gdbarch_tdep	file:
num_group	bfd/elf-bfd.h	/^  int num_group;$/;"	m	struct:elf_obj_tdata
num_hash_chain_entries	sim/common/cgen-scache.h	/^  unsigned int num_hash_chain_entries;$/;"	m	struct:cpu_scache
num_hash_chains	sim/common/cgen-scache.h	/^  unsigned int num_hash_chains;$/;"	m	struct:cpu_scache
num_hw_breakpoints	gdb/frv-tdep.c	/^  int num_hw_breakpoints;$/;"	m	struct:gdbarch_tdep	file:
num_hw_watchpoints	gdb/frv-tdep.c	/^  int num_hw_watchpoints;$/;"	m	struct:gdbarch_tdep	file:
num_i	sim/ft32/ft32-sim.h	/^  uint64_t num_i;$/;"	m	struct:ft32_cpu_state
num_iclasses	include/xtensa-isa-internal.h	/^  int num_iclasses;$/;"	m	struct:xtensa_isa_internal_struct
num_init_entries	include/opcode/cgen.h	/^  unsigned int num_init_entries;$/;"	m	struct:__anon1400
num_init_entries	include/opcode/cgen.h	/^  unsigned int num_init_entries;$/;"	m	struct:cgen_keyword
num_instruction_bps	gdb/ppc-linux-nat.c	/^        uint32_t num_instruction_bps;$/;"	m	struct:ppc_debug_info	file:
num_int_types	sim/v850/interp.c	/^  num_int_types$/;"	e	enum:interrupt_type	file:
num_interfaceOperands	include/xtensa-isa-internal.h	/^  int num_interfaceOperands;		\/* Size of "interfaceOperands".  *\/$/;"	m	struct:xtensa_iclass_internal_struct
num_interfaces	include/xtensa-isa-internal.h	/^  int num_interfaces;$/;"	m	struct:xtensa_isa_internal_struct
num_k_regs	gdb/i386-tdep.h	/^  int num_k_regs;$/;"	m	struct:gdbarch_tdep
num_keys	readline/examples/rlfe/rlfe.c	/^int num_keys = 0;$/;"	v
num_lines	bfd/dwarf2.c	/^  bfd_size_type		num_lines;$/;"	m	struct:line_sequence	file:
num_lines	bfd/elf32-spu.h	/^  unsigned int num_lines;$/;"	m	struct:spu_elf_params
num_lines_log2	bfd/elf32-spu.c	/^  unsigned int num_lines_log2;$/;"	m	struct:spu_link_hash_table	file:
num_lower_zmm_regs	gdb/i386-tdep.c	/^const int num_lower_zmm_regs = 16;$/;"	v
num_lwps	gdb/gdbserver/linux-low.c	/^num_lwps (int pid)$/;"	f	file:
num_lwps	gdb/linux-nat.c	/^num_lwps (int pid)$/;"	f	file:
num_mmx_regs	gdb/i386-tdep.h	/^  int num_mmx_regs;$/;"	m	struct:gdbarch_tdep
num_mpx_bnd_registers	gdb/gdbserver/i387-fp.c	/^static const int num_mpx_bnd_registers = 4;$/;"	v	file:
num_mpx_cfg_registers	gdb/gdbserver/i387-fp.c	/^static const int num_mpx_cfg_registers = 2;$/;"	v	file:
num_nopriv_regs	gdb/xtensa-tdep.h	/^  unsigned int num_nopriv_regs;	\/* Number of non-privileged registers.  *\/$/;"	m	struct:gdbarch_tdep
num_of_file	zlib/contrib/minizip/unzip.h	/^    ZPOS64_T num_of_file;            \/* # of file *\/$/;"	m	struct:unz64_file_pos_s
num_of_file	zlib/contrib/minizip/unzip.h	/^    uLong num_of_file;            \/* # of file *\/$/;"	m	struct:unz_file_pos_s
num_opcodes	include/xtensa-isa-internal.h	/^  int num_opcodes;$/;"	m	struct:xtensa_isa_internal_struct
num_opcodes	opcodes/nios2-dis.c	/^  const int *num_opcodes;$/;"	m	struct:_nios2_disassembler_state	file:
num_operands	include/opcode/tic6x.h	/^  unsigned int num_operands;$/;"	m	struct:__anon1320
num_operands	include/opcode/tilegx.h	/^  unsigned char num_operands;$/;"	m	struct:tilegx_opcode
num_operands	include/opcode/tilepro.h	/^  unsigned char num_operands;$/;"	m	struct:tilepro_opcode
num_operands	include/opcode/tilepro.h	/^  unsigned char num_operands;$/;"	m	struct:tilepro_sn_opcode
num_operands	include/xtensa-isa-internal.h	/^  int num_operands;			\/* Size of "operands" array.  *\/$/;"	m	struct:xtensa_iclass_internal_struct
num_operands	include/xtensa-isa-internal.h	/^  int num_operands;$/;"	m	struct:xtensa_isa_internal_struct
num_outputs	include/opcode/ia64.h	/^    int num_outputs;$/;"	m	struct:ia64_opcode
num_outputs	opcodes/ia64-asmtab.h	/^  unsigned char num_outputs;$/;"	m	struct:ia64_main_table
num_overlays	bfd/elf32-spu.c	/^  unsigned int num_overlays;$/;"	m	struct:spu_link_hash_table	file:
num_pages	bfd/elfxx-mips.c	/^  bfd_vma num_pages;$/;"	m	struct:mips_got_page_entry	file:
num_philosophers	gdb/testsuite/gdb.threads/linux-dp.c	/^int num_philosophers;$/;"	v
num_pkeys_registers	gdb/gdbserver/i387-fp.c	/^static const int num_pkeys_registers = 1;$/;"	v	file:
num_pkeys_regs	gdb/i386-tdep.h	/^  int num_pkeys_regs;$/;"	m	struct:gdbarch_tdep
num_powerpc_operands	opcodes/ppc-opc.c	/^const unsigned int num_powerpc_operands = (sizeof (powerpc_operands)$/;"	v
num_pseudo_regs	gdb/gdbarch.c	/^  int num_pseudo_regs;$/;"	m	struct:gdbarch	file:
num_pseudo_regs	gdb/xtensa-tdep.h	/^  unsigned int num_pseudo_regs;	\/* Number of pseudo registers.  *\/$/;"	m	struct:gdbarch_tdep
num_raw_registers	gdb/regcache.c	/^reg_buffer::num_raw_registers () const$/;"	f	class:reg_buffer
num_regfiles	include/xtensa-isa-internal.h	/^  int num_regfiles;$/;"	m	struct:xtensa_isa_internal_struct
num_registrations	gdb/registry.h	/^  unsigned num_registrations;$/;"	m	struct:registry_data_registry
num_regs	gdb/dwarf2-frame.h	/^  int num_regs = 0;$/;"	m	struct:dwarf2_frame_state_reg_info
num_regs	gdb/gdbarch.c	/^  int num_regs;$/;"	m	struct:gdbarch	file:
num_regs	gdb/gdbserver/linux-low.h	/^  int num_regs;$/;"	m	struct:usrregs_info
num_regs	gdb/gdbserver/nto-low.h	/^  int num_regs;$/;"	m	struct:nto_target_ops
num_regs	gdb/gdbserver/win32-low.h	/^  int num_regs;$/;"	m	struct:win32_target_ops
num_regs	gdb/m32c-tdep.c	/^  int num_regs;$/;"	m	struct:gdbarch_tdep	file:
num_regs	gdb/xtensa-tdep.h	/^  unsigned int num_regs;	\/* Number of registers in register map.  *\/$/;"	m	struct:gdbarch_tdep
num_regs	include/opcode/aarch64.h	/^	  unsigned num_regs : 3;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1297
num_regs	include/xregex2.h	/^  unsigned num_regs;$/;"	m	struct:re_registers
num_regs	include/xtensa-isa-internal.h	/^  int num_regs;				\/* Usually 1; 2 for reg pairs, etc.  *\/$/;"	m	struct:xtensa_operand_internal_struct
num_regs	sim/m32c/cpu.h	/^  num_regs$/;"	e	enum:__anon535
num_regsets	gdb/gdbserver/linux-low.h	/^  int num_regsets;$/;"	m	struct:regsets_info
num_saved_scopes	libiberty/cp-demangle.c	/^  int num_saved_scopes;$/;"	m	struct:d_print_info	file:
num_section_syms	bfd/elf-bfd.h	/^  int num_section_syms;$/;"	m	struct:output_elf_obj_tdata
num_sections	gdb/dwarf2read.c	/^  unsigned int num_sections = 0;$/;"	m	struct:dwp_file	file:
num_sections	gdb/objfiles.h	/^  int num_sections = 0;$/;"	m	struct:objfile
num_segments	gdb/symfile.h	/^  int num_segments;$/;"	m	struct:symfile_segment_data
num_sequences	bfd/dwarf2.c	/^  unsigned int		num_sequences;$/;"	m	struct:line_info_table	file:
num_signal_names	libiberty/strsignal.c	/^static int num_signal_names = 0;$/;"	v	file:
num_slots	include/xtensa-isa-internal.h	/^  int num_slots;$/;"	m	struct:xtensa_format_internal_struct
num_slots	include/xtensa-isa-internal.h	/^  int num_slots;$/;"	m	struct:xtensa_isa_internal_struct
num_stateOperands	include/xtensa-isa-internal.h	/^  int num_stateOperands;		\/* Size of "stateOperands" array.  *\/$/;"	m	struct:xtensa_iclass_internal_struct
num_states	include/xtensa-isa-internal.h	/^  int num_states;$/;"	m	struct:xtensa_isa_internal_struct
num_step_actions	gdb/gdbserver/tracepoint.c	/^  int num_step_actions;$/;"	m	struct:tracepoint	file:
num_stm32l4xx_fixes	bfd/elf32-arm.c	/^  int num_stm32l4xx_fixes;$/;"	m	struct:elf32_arm_link_hash_table	file:
num_subs	libiberty/cp-demangle.h	/^  int num_subs;$/;"	m	struct:d_info
num_symbols	include/dis-asm.h	/^  int num_symbols;$/;"	m	struct:disassemble_info
num_symtabs	gdb/dwarf2read.c	/^  unsigned int num_symtabs;$/;"	m	struct:type_unit_group	file:
num_sysregs	include/xtensa-isa-internal.h	/^  int num_sysregs;$/;"	m	struct:xtensa_isa_internal_struct
num_tabs	gdb/stack.c	/^  int num_tabs;$/;"	m	struct:print_variable_and_value_data	file:
num_threads	gdb/testsuite/gdb.base/watch_thread_num.c	/^static int num_threads = NUM;$/;"	v	file:
num_threads	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^const int num_threads = NUM_THREADS;$/;"	v
num_threads	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^const int num_threads = NUM_THREADS;$/;"	v
num_timers	gdb/event-loop.c	/^    int num_timers;$/;"	m	struct:__anon1744	file:
num_tls_desc	bfd/elf32-arm.c	/^  bfd_vma num_tls_desc;$/;"	m	struct:elf32_arm_link_hash_table	file:
num_transitions	gdb/addrmap.c	/^  size_t num_transitions;$/;"	m	struct:addrmap_fixed	file:
num_valid	gdb/nat/loongarch-linux-watch.h	/^  uint16_t num_valid;$/;"	m	struct:pt_watch_regs
num_valid	gdb/nat/mips-linux-watch.h	/^  uint32_t num_valid;$/;"	m	struct:mips32_watch_regs
num_valid	gdb/nat/mips-linux-watch.h	/^  uint32_t num_valid;$/;"	m	struct:mips64_watch_regs
num_variable_fields	include/opcode/tic6x.h	/^  unsigned int num_variable_fields;$/;"	m	struct:__anon1320
num_vfp11_fixes	bfd/elf32-arm.c	/^  int num_vfp11_fixes;$/;"	m	struct:elf32_arm_link_hash_table	file:
num_visible_fields	gdb/ada-lang.c	/^num_visible_fields (struct type *type)$/;"	f	file:
num_word_regs	gdb/i386-tdep.h	/^  int num_word_regs;$/;"	m	struct:gdbarch_tdep
num_xmm_avx512_regs	gdb/i386-tdep.h	/^  int num_xmm_avx512_regs;$/;"	m	struct:gdbarch_tdep
num_xmm_regs	gdb/i386-tdep.h	/^  int num_xmm_regs;$/;"	m	struct:gdbarch_tdep
num_ymm_avx512_regs	gdb/i386-tdep.h	/^  int num_ymm_avx512_regs;$/;"	m	struct:gdbarch_tdep
num_ymm_regs	gdb/i386-tdep.h	/^  int num_ymm_regs;$/;"	m	struct:gdbarch_tdep
num_zmm_regs	gdb/i386-tdep.h	/^  int num_zmm_regs;$/;"	m	struct:gdbarch_tdep
numactions	gdb/gdbserver/tracepoint.c	/^  uint32_t numactions;$/;"	m	struct:tracepoint	file:
numargs	gdb/mdebugread.c	/^    int numargs;		\/* Its argument count.  *\/$/;"	m	struct:parse_stack	file:
numargs	gdb/mdebugread.h	/^  long numargs;		\/* Number of args to procedure (was iopt).  *\/$/;"	m	struct:mdebug_extra_func_info
numaux	bfd/libcoff-in.h	/^  char numaux;$/;"	m	struct:coff_link_hash_entry
numaux	bfd/libcoff.h	/^  char numaux;$/;"	m	struct:coff_link_hash_entry
numb	libiberty/cplus-dem.c	/^  int numb;$/;"	m	struct:work_stuff	file:
number	bfd/dwarf2.c	/^  unsigned int number;		\/* Number identifying abbrev.  *\/$/;"	m	struct:abbrev_info	file:
number	bfd/elf-bfd.h	/^      bfd_vma number;$/;"	m	union:elf_property::__anon1042
number	gdb/breakpoint.h	/^  int number = 0;$/;"	m	struct:breakpoint
number	gdb/btrace.h	/^  unsigned int number;$/;"	m	struct:btrace_function
number	gdb/disasm.h	/^  unsigned int number;$/;"	m	struct:disasm_insn
number	gdb/dwarf2read.c	/^    unsigned int number;	\/* number identifying abbrev *\/$/;"	m	struct:abbrev_info	file:
number	gdb/gdbserver/tracepoint.c	/^  int number;$/;"	m	struct:trace_state_variable	file:
number	gdb/gdbserver/tracepoint.c	/^  uint32_t number;$/;"	m	struct:tracepoint	file:
number	gdb/guile/scm-breakpoint.c	/^  int number;$/;"	m	struct:gdbscm_breakpoint_object	file:
number	gdb/memattr.h	/^  int number = 0;$/;"	m	struct:mem_region
number	gdb/printcmd.c	/^    int number;$/;"	m	struct:display	file:
number	gdb/python/py-record.c	/^  Py_ssize_t number;$/;"	m	struct:__anon2090	file:
number	gdb/python/py-record.h	/^  Py_ssize_t number;$/;"	m	struct:__anon2072
number	gdb/python/py-unwind.c	/^  int number;$/;"	m	struct:__anon2087	file:
number	gdb/python/python-internal.h	/^  int number;$/;"	m	struct:gdbpy_breakpoint_object
number	gdb/reverse.c	/^  int number;$/;"	m	struct:bookmark	file:
number	gdb/target.h	/^    int number;$/;"	m	struct:syscall
number	gdb/tracepoint.h	/^  int number = 0;$/;"	m	struct:trace_state_variable
number	gdb/tracepoint.h	/^  int number = 0;$/;"	m	struct:uploaded_tp
number	gdb/tracepoint.h	/^  int number;$/;"	m	struct:uploaded_tsv
number	gdb/xml-syscall.c	/^  int number;$/;"	m	struct:syscall_desc	file:
number	include/demangle.h	/^      long number;$/;"	m	struct:demangle_component::__anon1603::__anon1612
number	include/opcode/cris.h	/^  unsigned int number;$/;"	m	struct:cris_spec_reg
number	include/opcode/cris.h	/^  unsigned int number;$/;"	m	struct:cris_support_reg
number	include/opcode/mmix.h	/^  unsigned int number;$/;"	m	struct:mmix_spec_reg
number	include/opcode/tilegx.h	/^  int number;$/;"	m	struct:tilegx_spr
number	include/opcode/tilepro.h	/^  int number;$/;"	m	struct:tilepro_spr
number	include/xtensa-isa-internal.h	/^  int number;				\/* Register number.  *\/$/;"	m	struct:xtensa_sysreg_internal_struct
number	libiberty/copysign.c	/^  } number;$/;"	m	union:__anon1205	typeref:struct:__anon1205::__anon1206	file:
number	libiberty/copysign.c	/^  } number;$/;"	m	union:__anon1209	typeref:struct:__anon1209::__anon1210	file:
number	libiberty/copysign.c	/^  } number;$/;"	m	union:__anon1213	typeref:struct:__anon1213::__anon1214	file:
number	libiberty/copysign.c	/^  } number;$/;"	m	union:__anon1216	typeref:struct:__anon1216::__anon1217	file:
number	opcodes/arc-ext.c	/^  short		    number;$/;"	m	struct:ExtCoreRegister	file:
number	sim/common/hw-ports.h	/^  int number;$/;"	m	struct:hw_port_descriptor
number	sim/ppc/device_table.h	/^  int number; $/;"	m	struct:_device_interrupt_port_descriptor
number_entry	zlib/contrib/minizip/unzip.h	/^    ZPOS64_T number_entry;         \/* total number of entries in$/;"	m	struct:unz_global_info64_s
number_entry	zlib/contrib/minizip/unzip.h	/^    uLong number_entry;         \/* total number of entries in$/;"	m	struct:unz_global_info_s
number_entry	zlib/contrib/minizip/zip.c	/^    ZPOS64_T number_entry;$/;"	m	struct:__anon992	file:
number_is_in_list	gdb/cli/cli-utils.c	/^number_is_in_list (const char *list, int number)$/;"	f
number_matches	gdb/completer.h	/^  size_t number_matches;$/;"	m	struct:completion_result
number_of_arguments	sim/ppc/hw_init.c	/^number_of_arguments(char **arg)$/;"	f	file:
number_of_bits	gdb/cris-tdep.c	/^number_of_bits (unsigned int value)$/;"	f	file:
number_of_bits	opcodes/cris-dis.c	/^number_of_bits (unsigned int val)$/;"	f	file:
number_of_children	gdb/varobj.c	/^number_of_children (const struct varobj *var)$/;"	f	file:
number_of_children	gdb/varobj.h	/^  int (*number_of_children) (const struct varobj *parent);$/;"	m	struct:lang_varobj_ops
number_of_dependencies	gdb/psympriv.h	/^  int number_of_dependencies;$/;"	m	struct:partial_symtab
number_of_functions	bfd/dwarf2.c	/^  bfd_size_type number_of_functions;$/;"	m	struct:comp_unit	file:
number_of_inferiors	gdb/inferior.c	/^number_of_inferiors (void)$/;"	f
number_of_live_inferiors	gdb/inferior.c	/^number_of_live_inferiors (void)$/;"	f
number_of_program_spaces	gdb/progspace.c	/^number_of_program_spaces (void)$/;"	f
number_on_target	gdb/breakpoint.h	/^  int number_on_target;$/;"	m	struct:tracepoint
number_or_range_parser	gdb/cli/cli-utils.c	/^number_or_range_parser::number_or_range_parser (const char *string)$/;"	f	class:number_or_range_parser
number_or_range_parser	gdb/cli/cli-utils.h	/^  number_or_range_parser () {}$/;"	f	class:number_or_range_parser
number_or_range_parser	gdb/cli/cli-utils.h	/^class number_or_range_parser$/;"	c
number_waited	libiberty/pex-common.h	/^  int number_waited;$/;"	m	struct:pex_obj
numeric_arg	readline/rlprivate.h	/^  int numeric_arg;$/;"	m	struct:__rl_vimotion_context
numeric_type_p	gdb/ada-lang.c	/^numeric_type_p (struct type *type)$/;"	f	file:
numhead0  #1	texinfo/texinfo.tex	/^\\outer\\parseargdef\\chapter{\\numhead0{#1}} % normally numhead0 calls chapterzzz$/;"	c
numinsns	gdb/arm-tdep.h	/^  int numinsns;$/;"	m	struct:arm_displaced_step_closure
numk	libiberty/cplus-dem.c	/^  int numk;$/;"	m	struct:work_stuff	file:
numluhrec	include/vms/lbr.h	/^  unsigned char numluhrec[2];$/;"	m	struct:vms_lhd
numopcodes	include/opcode/np1.h	/^int numopcodes = sizeof(gld_opcodes) \/ sizeof(gld_opcodes[0]);$/;"	v
numopcodes	include/opcode/pn.h	/^int numopcodes = sizeof(gld_opcodes) \/ sizeof(gld_opcodes[0]);$/;"	v
numops	sim/cr16/cr16_sim.h	/^  int numops;$/;"	m	struct:simops
numops	sim/d10v/d10v_sim.h	/^  int numops;$/;"	m	struct:simops
numops	sim/mn10300/mn10300_sim.h	/^  int numops;$/;"	m	struct:simops
numops	sim/v850/v850_sim.h	/^  int    numops;$/;"	m	struct:simops
numsyms	gdb/xcoffread.c	/^    int numsyms;$/;"	m	struct:symloc	file:
numtps	gdb/testsuite/gdb.trace/tspeed.c	/^int numtps = 1;$/;"	v
nundefsym	bfd/mach-o.h	/^  unsigned long nundefsym;    \/* Number of undefined symbols.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
nundefsym	include/mach-o/external.h	/^  unsigned char nundefsym[4];$/;"	m	struct:mach_o_dysymtab_command_external
nunsigned	sim/ft32/interp.c	/^static int nunsigned (int siz, int n)$/;"	f	file:
nv	libiberty/safe-ctype.c	131;"	d	file:
nvaries	opcodes/opc2c.c	/^  int nvaries;$/;"	m	struct:__anon18	file:
nvaries	sim/m32c/opc2c.c	/^  int nvaries;$/;"	m	struct:__anon528	file:
nvram	sim/m68hc11/dv-nvram.c	/^struct nvram $/;"	s	file:
nvram_finish	sim/m68hc11/dv-nvram.c	/^nvram_finish (struct hw *me)$/;"	f	file:
nvram_io_read_buffer	sim/m68hc11/dv-nvram.c	/^nvram_io_read_buffer (struct hw *me,$/;"	f	file:
nvram_io_read_buffer	sim/m68hc11/dv-nvram.c	/^static hw_io_read_buffer_method  nvram_io_read_buffer;$/;"	v	file:
nvram_io_write_buffer	sim/m68hc11/dv-nvram.c	/^nvram_io_write_buffer (struct hw *me,$/;"	f	file:
nvram_io_write_buffer	sim/m68hc11/dv-nvram.c	/^static hw_io_write_buffer_method nvram_io_write_buffer;$/;"	v	file:
nvram_mode	sim/m68hc11/dv-nvram.c	/^enum nvram_mode$/;"	g	file:
nx	sim/h8300/writecode.c	/^char nx[] = "goto next;";$/;"	v
nxsubs	opcodes/ia64-gen.c	/^  int nxsubs;$/;"	m	struct:iclass	file:
nxt	opcodes/arc-dis.c	/^  struct skipclass *nxt;$/;"	m	struct:skipclass	typeref:struct:skipclass::skipclass	file:
nxt	sim/erc32/sis.h	/^    struct evcell  *nxt;$/;"	m	struct:evcell	typeref:struct:evcell::evcell
nxtluhblk	include/vms/lbr.h	/^  unsigned char nxtluhblk[4];$/;"	m	struct:vms_luh
nxtrfa	include/vms/lbr.h	/^  struct vms_rfa nxtrfa;$/;"	m	struct:vms_lns	typeref:struct:vms_lns::vms_rfa
o	bfd/elf-bfd.h	/^  struct output_elf_obj_tdata *o;$/;"	m	struct:elf_obj_tdata	typeref:struct:elf_obj_tdata::output_elf_obj_tdata
o	bfd/elf32-spu.h	/^    } o;$/;"	m	union:_spu_elf_section_data::__anon1107	typeref:struct:_spu_elf_section_data::__anon1107::__anon1109
o	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	m	struct:struct15	file:
o	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
o	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
o	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
o	gdb/testsuite/gdb.cp/nsdecl.cc	/^int o;$/;"	v
o_algndata	include/coff/internal.h	/^  short o_algndata;		\/* max alignment for data	*\/$/;"	m	struct:internal_aouthdr
o_algndata	include/coff/rs6000.h	/^  unsigned char	o_algndata[2];	\/* .data alignment *\/$/;"	m	struct:__anon1506
o_algndata	include/coff/rs6k64.h	/^  unsigned char	o_algndata[2];		\/* .data alignment *\/$/;"	m	struct:__anon1587
o_algntext	include/coff/internal.h	/^  short o_algntext;		\/* max alignment for text	*\/$/;"	m	struct:internal_aouthdr
o_algntext	include/coff/rs6000.h	/^  unsigned char	o_algntext[2];	\/* .text alignment *\/$/;"	m	struct:__anon1506
o_algntext	include/coff/rs6k64.h	/^  unsigned char	o_algntext[2];		\/* .text alignment *\/$/;"	m	struct:__anon1587
o_bits1	include/coff/alpha.h	/^  unsigned char o_bits1[1];$/;"	m	struct:opt_ext
o_bits1	include/coff/mips.h	/^  unsigned char o_bits1[1];$/;"	m	struct:opt_ext
o_bits2	include/coff/alpha.h	/^  unsigned char o_bits2[1];$/;"	m	struct:opt_ext
o_bits2	include/coff/mips.h	/^  unsigned char o_bits2[1];$/;"	m	struct:opt_ext
o_bits3	include/coff/alpha.h	/^  unsigned char o_bits3[1];$/;"	m	struct:opt_ext
o_bits3	include/coff/mips.h	/^  unsigned char o_bits3[1];$/;"	m	struct:opt_ext
o_bits4	include/coff/alpha.h	/^  unsigned char o_bits4[1];$/;"	m	struct:opt_ext
o_bits4	include/coff/mips.h	/^  unsigned char o_bits4[1];$/;"	m	struct:opt_ext
o_cputype	include/coff/internal.h	/^  short o_cputype;		\/* Encoded CPU type		*\/$/;"	m	struct:internal_aouthdr
o_cputype	include/coff/rs6000.h	/^  unsigned char o_cputype[2];	\/* cpu type *\/$/;"	m	struct:__anon1506
o_cputype	include/coff/rs6k64.h	/^  unsigned char o_cputype[2];		\/* cpu type *\/$/;"	m	struct:__anon1587
o_debugger	include/coff/rs6k64.h	/^  unsigned char	o_debugger[4];		\/* reserved 			*\/$/;"	m	struct:__anon1587
o_inlib	include/coff/internal.h	/^  long o_inlib;			\/* inlib data *\/$/;"	m	struct:internal_aouthdr
o_magic	bfd/libaout.h	/^  o_magic,$/;"	e	enum:aout_magic
o_maxdata	include/coff/internal.h	/^  bfd_vma o_maxdata;	\/* max data size allowed.	*\/$/;"	m	struct:internal_aouthdr
o_maxdata	include/coff/rs6000.h	/^  unsigned char o_maxdata[4];	\/* max data size (??) *\/$/;"	m	struct:__anon1506
o_maxdata	include/coff/rs6k64.h	/^  unsigned char o_maxdata[8];		\/* max data size (??) 		*\/$/;"	m	struct:__anon1587
o_maxstack	include/coff/internal.h	/^  bfd_vma o_maxstack;	\/* max stack size allowed.	*\/$/;"	m	struct:internal_aouthdr
o_maxstack	include/coff/rs6000.h	/^  unsigned char	o_maxstack[4];	\/* max stack size (??) *\/$/;"	m	struct:__anon1506
o_maxstack	include/coff/rs6k64.h	/^  unsigned char	o_maxstack[8];		\/* max stack size (??) 		*\/$/;"	m	struct:__anon1587
o_mode	opcodes/i386-dis.c	/^  o_mode,$/;"	e	enum:__anon42	file:
o_modtype	include/coff/internal.h	/^  short o_modtype;		\/* Module type field, 1R,RE,RO	*\/$/;"	m	struct:internal_aouthdr
o_modtype	include/coff/rs6000.h	/^  unsigned char	o_modtype[2];	\/* module type (??) *\/$/;"	m	struct:__anon1506
o_modtype	include/coff/rs6k64.h	/^  unsigned char	o_modtype[2];		\/* module type (??) *\/$/;"	m	struct:__anon1587
o_offset	include/coff/alpha.h	/^  unsigned char o_offset[4];$/;"	m	struct:opt_ext
o_offset	include/coff/mips.h	/^  unsigned char o_offset[4];$/;"	m	struct:opt_ext
o_resv2	include/coff/rs6000.h	/^  unsigned char	o_resv2[12];	\/* reserved *\/$/;"	m	struct:__anon1506
o_resv2	include/coff/rs6k64.h	/^  unsigned char	o_resv2[4];		\/* reserved 			*\/$/;"	m	struct:__anon1587
o_resv3	include/coff/rs6k64.h	/^  unsigned char	o_resv3[16];		\/* reserved 			*\/$/;"	m	struct:__anon1587
o_rndx	include/coff/alpha.h	/^  struct rndx_ext o_rndx;$/;"	m	struct:opt_ext	typeref:struct:opt_ext::rndx_ext
o_rndx	include/coff/mips.h	/^  struct rndx_ext o_rndx;$/;"	m	struct:opt_ext	typeref:struct:opt_ext::rndx_ext
o_snbss	include/coff/internal.h	/^  short o_snbss;		\/* section number for bss	*\/$/;"	m	struct:internal_aouthdr
o_snbss	include/coff/rs6000.h	/^  unsigned char	o_snbss[2];	\/* section number of .bss section *\/$/;"	m	struct:__anon1506
o_snbss	include/coff/rs6k64.h	/^  unsigned char	o_snbss[2];		\/* section number of .bss section *\/$/;"	m	struct:__anon1587
o_sndata	include/coff/internal.h	/^  short o_sndata;		\/* section number for data	*\/$/;"	m	struct:internal_aouthdr
o_sndata	include/coff/rs6000.h	/^  unsigned char	o_sndata[2];	\/* section number of .data section *\/$/;"	m	struct:__anon1506
o_sndata	include/coff/rs6k64.h	/^  unsigned char	o_sndata[2];		\/* section number of .data section *\/$/;"	m	struct:__anon1587
o_snentry	include/coff/internal.h	/^  short o_snentry;		\/* section number for entry point *\/$/;"	m	struct:internal_aouthdr
o_snentry	include/coff/rs6000.h	/^  unsigned char	o_snentry[2];	\/* section number of entry point *\/$/;"	m	struct:__anon1506
o_snentry	include/coff/rs6k64.h	/^  unsigned char	o_snentry[2];		\/* section number of entry point *\/$/;"	m	struct:__anon1587
o_snloader	include/coff/internal.h	/^  short o_snloader;		\/* section number for loader section *\/$/;"	m	struct:internal_aouthdr
o_snloader	include/coff/rs6000.h	/^  unsigned char	o_snloader[2];	\/* section number of .loader section *\/$/;"	m	struct:__anon1506
o_snloader	include/coff/rs6k64.h	/^  unsigned char	o_snloader[2];		\/* section number of .loader section *\/$/;"	m	struct:__anon1587
o_sntext	include/coff/internal.h	/^  short o_sntext;		\/* section number for text	*\/$/;"	m	struct:internal_aouthdr
o_sntext	include/coff/rs6000.h	/^  unsigned char	o_sntext[2];	\/* section number of .text section *\/$/;"	m	struct:__anon1506
o_sntext	include/coff/rs6k64.h	/^  unsigned char	o_sntext[2];		\/* section number of .text section *\/$/;"	m	struct:__anon1587
o_sntoc	include/coff/internal.h	/^  short o_sntoc;		\/* section number for toc	*\/$/;"	m	struct:internal_aouthdr
o_sntoc	include/coff/rs6000.h	/^  unsigned char	o_sntoc[2];	\/* section number of TOC *\/$/;"	m	struct:__anon1506
o_sntoc	include/coff/rs6k64.h	/^  unsigned char	o_sntoc[2];		\/* section number of TOC *\/$/;"	m	struct:__anon1587
o_sri	include/coff/internal.h	/^  long o_sri;			\/* Static Resource Information *\/$/;"	m	struct:internal_aouthdr
o_toc	include/coff/internal.h	/^  bfd_vma o_toc;		\/* address of TOC			*\/$/;"	m	struct:internal_aouthdr
o_toc	include/coff/rs6000.h	/^  unsigned char	o_toc[4];	\/* address of TOC *\/$/;"	m	struct:__anon1506
o_toc	include/coff/rs6k64.h	/^  unsigned char	o_toc[8];		\/* address of TOC *\/$/;"	m	struct:__anon1587
oappend	opcodes/i386-dis.c	/^oappend (const char *s)$/;"	f	file:
oappend_maybe_intel	opcodes/i386-dis.c	/^oappend_maybe_intel (const char *s)$/;"	f	file:
oasys_archive_header	include/oasys.h	/^typedef struct oasys_archive_header$/;"	s
oasys_archive_header_type	include/oasys.h	/^oasys_archive_header_type;$/;"	t	typeref:struct:oasys_archive_header
oasys_data_record	include/oasys.h	/^typedef struct oasys_data_record$/;"	s
oasys_data_record_type	include/oasys.h	/^oasys_data_record_type;$/;"	t	typeref:struct:oasys_data_record
oasys_end_record	include/oasys.h	/^typedef struct oasys_end_record$/;"	s
oasys_end_record_type	include/oasys.h	/^oasys_end_record_type;$/;"	t	typeref:struct:oasys_end_record
oasys_extarchive_header	include/oasys.h	/^typedef struct oasys_extarchive_header$/;"	s
oasys_extarchive_header_type	include/oasys.h	/^oasys_extarchive_header_type;$/;"	t	typeref:struct:oasys_extarchive_header
oasys_extmodule_table_a	include/oasys.h	/^typedef struct oasys_extmodule_table_a$/;"	s
oasys_extmodule_table_b	include/oasys.h	/^typedef struct oasys_extmodule_table_b$/;"	s
oasys_extmodule_table_type_a_type	include/oasys.h	/^oasys_extmodule_table_type_a_type;$/;"	t	typeref:struct:oasys_extmodule_table_a
oasys_extmodule_table_type_b_type	include/oasys.h	/^oasys_extmodule_table_type_b_type;$/;"	t	typeref:struct:oasys_extmodule_table_b
oasys_header_record	include/oasys.h	/^typedef struct oasys_header_record$/;"	s
oasys_header_record_type	include/oasys.h	/^oasys_header_record_type;$/;"	t	typeref:struct:oasys_header_record
oasys_module_table	include/oasys.h	/^typedef struct oasys_module_table$/;"	s
oasys_module_table_type	include/oasys.h	/^oasys_module_table_type;$/;"	t	typeref:struct:oasys_module_table
oasys_record	include/oasys.h	/^typedef enum oasys_record$/;"	g
oasys_record_enum_type	include/oasys.h	/^oasys_record_enum_type;$/;"	t	typeref:enum:oasys_record
oasys_record_header	include/oasys.h	/^typedef struct oasys_record_header$/;"	s
oasys_record_header_type	include/oasys.h	/^oasys_record_header_type;$/;"	t	typeref:struct:oasys_record_header
oasys_record_is_com_enum	include/oasys.h	/^    oasys_record_is_com_enum = 5,$/;"	e	enum:oasys_record
oasys_record_is_data_enum	include/oasys.h	/^    oasys_record_is_data_enum = 1,$/;"	e	enum:oasys_record
oasys_record_is_debug_enum	include/oasys.h	/^    oasys_record_is_debug_enum = 6,$/;"	e	enum:oasys_record
oasys_record_is_debug_file_enum	include/oasys.h	/^    oasys_record_is_debug_file_enum = 8,$/;"	e	enum:oasys_record
oasys_record_is_end_enum	include/oasys.h	/^    oasys_record_is_end_enum = 0,$/;"	e	enum:oasys_record
oasys_record_is_header_enum	include/oasys.h	/^    oasys_record_is_header_enum = 3,$/;"	e	enum:oasys_record
oasys_record_is_local_enum	include/oasys.h	/^    oasys_record_is_local_enum = 10$/;"	e	enum:oasys_record
oasys_record_is_module_enum	include/oasys.h	/^    oasys_record_is_module_enum = 9,$/;"	e	enum:oasys_record
oasys_record_is_named_section_enum	include/oasys.h	/^    oasys_record_is_named_section_enum = 4,$/;"	e	enum:oasys_record
oasys_record_is_section_enum	include/oasys.h	/^    oasys_record_is_section_enum = 7,$/;"	e	enum:oasys_record
oasys_record_is_symbol_enum	include/oasys.h	/^    oasys_record_is_symbol_enum = 2,$/;"	e	enum:oasys_record
oasys_record_union	include/oasys.h	/^typedef union oasys_record_union$/;"	u
oasys_record_union_type	include/oasys.h	/^oasys_record_union_type;$/;"	t	typeref:union:oasys_record_union
oasys_section_record	include/oasys.h	/^typedef struct oasys_section_record$/;"	s
oasys_section_record_type	include/oasys.h	/^oasys_section_record_type;$/;"	t	typeref:struct:oasys_section_record
oasys_symbol_record	include/oasys.h	/^typedef struct oasys_symbol_record$/;"	s
oasys_symbol_record_type	include/oasys.h	/^oasys_symbol_record_type;$/;"	t	typeref:struct:oasys_symbol_record
oattr	sim/m32c/mem.c	/^static struct termios oattr;$/;"	v	typeref:struct:termios	file:
ob	sim/mips/sim-main.h	/^  signed24  ob[8];$/;"	m	union:__anon848
ob_acc	sim/mips/mdmx.c	/^static const OB_ACC ob_acc[] = {$/;"	v	file:
ob_device_table	sim/ppc/device_table.c	/^static const device_descriptor ob_device_table[] = {$/;"	v	file:
ob_fmtsel	sim/mips/sim-main.h	802;"	d
ob_func	sim/mips/mdmx.c	/^static const OB_FUNC ob_func[] = {$/;"	v	file:
ob_map_acc	sim/mips/mdmx.c	/^ob_map_acc(signed24 a[], unsigned64 v1, unsigned8 b2, OB_ACC acc)$/;"	f	file:
ob_map_op	sim/mips/mdmx.c	/^ob_map_op(unsigned64 v1, unsigned8 b2, OB_FUNC func)$/;"	f	file:
ob_map_pick	sim/mips/mdmx.c	/^ob_map_pick(sim_cpu *cpu, unsigned64 v1, unsigned8 b2, int tf)$/;"	f	file:
ob_map_round	sim/mips/mdmx.c	/^ob_map_round(sim_cpu *cpu, address_word cia, unsigned8 b2, OB_ROUND round)$/;"	f	file:
ob_map_test	sim/mips/mdmx.c	/^ob_map_test(sim_cpu *cpu, unsigned64 v1, unsigned8 b2, int cond)$/;"	f	file:
ob_round	sim/mips/mdmx.c	/^static const OB_ROUND ob_round[] = {$/;"	v	file:
ob_shuffle	sim/mips/mdmx.c	/^static const sh_map ob_shuffle[][8] = {$/;"	v	file:
ob_vector_acc	sim/mips/mdmx.c	/^ob_vector_acc(signed24 a[], unsigned64 v1, unsigned64 v2, OB_ACC acc)$/;"	f	file:
ob_vector_op	sim/mips/mdmx.c	/^ob_vector_op(unsigned64 v1, unsigned64 v2, OB_FUNC func)$/;"	f	file:
ob_vector_pick	sim/mips/mdmx.c	/^ob_vector_pick(sim_cpu *cpu, unsigned64 v1, unsigned64 v2, int tf)$/;"	f	file:
ob_vector_round	sim/mips/mdmx.c	/^ob_vector_round(sim_cpu *cpu, address_word cia, unsigned64 v2, OB_ROUND round)$/;"	f	file:
ob_vector_test	sim/mips/mdmx.c	/^ob_vector_test(sim_cpu *cpu, unsigned64 v1, unsigned64 v2, int cond)$/;"	f	file:
obconcat	gdb/gdb_obstack.c	/^obconcat (struct obstack *obstackp, ...)$/;"	f
obfd	bfd/elf32-arm.c	/^  bfd * obfd;$/;"	m	struct:elf32_arm_link_hash_table	file:
obfd	bfd/elf32-tic6x.c	/^  bfd *obfd;$/;"	m	struct:elf32_tic6x_link_hash_table	file:
obfd	bfd/elfnn-aarch64.c	/^  bfd *obfd;$/;"	m	struct:elf_aarch64_link_hash_table	file:
obfd	bfd/elfxx-mips.c	/^  bfd *obfd;$/;"	m	struct:mips_elf_got_per_bfd_arg	file:
obfd	gdb/fbsd-tdep.c	/^  bfd *obfd;$/;"	m	struct:fbsd_collect_regset_section_cb_data	file:
obfd	gdb/fbsd-tdep.c	/^  bfd *obfd;$/;"	m	struct:fbsd_corefile_thread_data	file:
obfd	gdb/linux-tdep.c	/^  bfd *obfd;$/;"	m	struct:linux_collect_regset_section_cb_data	file:
obfd	gdb/linux-tdep.c	/^  bfd *obfd;$/;"	m	struct:linux_corefile_thread_data	file:
obfd	gdb/linux-tdep.c	/^  void *obfd;$/;"	m	struct:linux_find_memory_regions_data	file:
obfd	gdb/objfiles.h	/^  bfd *obfd;$/;"	m	struct:objfile
obfd	gdb/procfs.c	/^  bfd *obfd;$/;"	m	struct:procfs_corefile_thread_data	file:
obfd_info_group	bfd/elf32-arc.c	/^struct obfd_info_group {$/;"	s	file:
obits	include/opcode/ns32k.h	/^  int obits;			\/* number of opcode bits *\/$/;"	m	struct:not_wot
obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^  Obj obj;$/;"	m	struct:Container	file:
obj_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  T obj_;$/;"	m	class:policy	file:
obj_	gdb/testsuite/gdb.cp/cpexprs.cc	/^  T obj_;$/;"	m	class:policyd	file:
obj_addr_on_target	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR obj_addr_on_target;$/;"	m	struct:tracepoint	file:
obj_address	gdb/dwarf2loc.c	/^  CORE_ADDR obj_address;$/;"	m	struct:dwarf_expr_baton	file:
obj_aout_dynamic_info	bfd/libaout.h	449;"	d
obj_aout_external_string_size	bfd/libaout.h	446;"	d
obj_aout_external_strings	bfd/libaout.h	445;"	d
obj_aout_external_sym_count	bfd/libaout.h	443;"	d
obj_aout_external_syms	bfd/libaout.h	442;"	d
obj_aout_string_window	bfd/libaout.h	447;"	d
obj_aout_subformat	bfd/libaout.h	441;"	d
obj_aout_sym_hashes	bfd/libaout.h	448;"	d
obj_aout_sym_window	bfd/libaout.h	444;"	d
obj_aout_symbols	bfd/libaout.h	433;"	d
obj_attr_size	bfd/elf-attrs.c	/^obj_attr_size (unsigned int tag, obj_attribute *attr)$/;"	f	file:
obj_attribute	bfd/elf-bfd.h	/^typedef struct obj_attribute$/;"	s
obj_attribute	bfd/elf-bfd.h	/^} obj_attribute;$/;"	t	typeref:struct:obj_attribute
obj_attribute_list	bfd/elf-bfd.h	/^typedef struct obj_attribute_list$/;"	s
obj_attribute_list	bfd/elf-bfd.h	/^} obj_attribute_list;$/;"	t	typeref:struct:obj_attribute_list
obj_attrs_arg_type	bfd/elf-bfd.h	/^  int (*obj_attrs_arg_type) (int);$/;"	m	struct:elf_backend_data
obj_attrs_handle_unknown	bfd/elf-bfd.h	/^  bfd_boolean (*obj_attrs_handle_unknown) (bfd *, int);$/;"	m	struct:elf_backend_data
obj_attrs_order	bfd/elf-bfd.h	/^  int (*obj_attrs_order) (int);$/;"	m	struct:elf_backend_data
obj_attrs_section	bfd/elf-bfd.h	/^  const char *obj_attrs_section;$/;"	m	struct:elf_backend_data
obj_attrs_section_type	bfd/elf-bfd.h	/^  unsigned int obj_attrs_section_type;$/;"	m	struct:elf_backend_data
obj_attrs_vendor	bfd/elf-bfd.h	/^  const char *obj_attrs_vendor;$/;"	m	struct:elf_backend_data
obj_bsssec	bfd/libaout.h	436;"	d
obj_coff_external_syms	bfd/libcoff-in.h	43;"	d
obj_coff_external_syms	bfd/libcoff.h	47;"	d
obj_coff_keep_strings	bfd/libcoff-in.h	47;"	d
obj_coff_keep_strings	bfd/libcoff.h	51;"	d
obj_coff_keep_syms	bfd/libcoff-in.h	44;"	d
obj_coff_keep_syms	bfd/libcoff.h	48;"	d
obj_coff_local_toc_table	bfd/libcoff-in.h	50;"	d
obj_coff_local_toc_table	bfd/libcoff.h	54;"	d
obj_coff_strings	bfd/libcoff-in.h	45;"	d
obj_coff_strings	bfd/libcoff.h	49;"	d
obj_coff_strings_len	bfd/libcoff-in.h	46;"	d
obj_coff_strings_len	bfd/libcoff.h	50;"	d
obj_coff_strings_written	bfd/libcoff-in.h	49;"	d
obj_coff_strings_written	bfd/libcoff.h	53;"	d
obj_coff_sym_hashes	bfd/libcoff-in.h	48;"	d
obj_coff_sym_hashes	bfd/libcoff.h	52;"	d
obj_conv_table_size	bfd/libcoff-in.h	42;"	d
obj_conv_table_size	bfd/libcoff.h	46;"	d
obj_convert	bfd/libcoff-in.h	41;"	d
obj_convert	bfd/libcoff.h	45;"	d
obj_datasec	bfd/libaout.h	435;"	d
obj_ident	include/hp-symtab.h	/^  CORE_ADDR    obj_ident;	\/* class identifier         *\/$/;"	m	struct:quick_obj_ID
obj_name	gdb/varobj.h	/^  std::string obj_name;$/;"	m	struct:varobj
obj_pe	bfd/libcoff-in.h	35;"	d
obj_pe	bfd/libcoff.h	39;"	d
obj_raw_syment_count	bfd/libcoff-in.h	40;"	d
obj_raw_syment_count	bfd/libcoff.h	44;"	d
obj_raw_syments	bfd/libcoff-in.h	39;"	d
obj_raw_syments	bfd/libcoff.h	43;"	d
obj_reloc_entry_size	bfd/libaout.h	439;"	d
obj_relocbase	bfd/libcoff-in.h	38;"	d
obj_relocbase	bfd/libcoff.h	42;"	d
obj_section	gdb/objfiles.h	/^struct obj_section$/;"	s
obj_section_addr	gdb/objfiles.h	140;"	d
obj_section_endaddr	gdb/objfiles.h	146;"	d
obj_section_offset	gdb/objfiles.h	136;"	d
obj_som_compilation_unit	bfd/som.h	200;"	d
obj_som_copyright_hdr	bfd/som.h	198;"	d
obj_som_exec_data	bfd/som.h	195;"	d
obj_som_exec_hdr	bfd/som.h	197;"	d
obj_som_file_hdr	bfd/som.h	196;"	d
obj_som_reloc_filepos	bfd/som.h	206;"	d
obj_som_sorted_syms	bfd/som.h	207;"	d
obj_som_str_filepos	bfd/som.h	204;"	d
obj_som_stringtab	bfd/som.h	202;"	d
obj_som_stringtab_size	bfd/som.h	205;"	d
obj_som_sym_filepos	bfd/som.h	203;"	d
obj_som_symtab	bfd/som.h	201;"	d
obj_som_version_hdr	bfd/som.h	199;"	d
obj_str_filepos	bfd/libaout.h	438;"	d
obj_sym_filepos	bfd/ecoff.c	37;"	d	file:
obj_sym_filepos	bfd/libaout.h	437;"	d
obj_sym_filepos	bfd/libcoff-in.h	37;"	d
obj_sym_filepos	bfd/libcoff.h	41;"	d
obj_symbol_entry_size	bfd/libaout.h	440;"	d
obj_symbols	bfd/bfd.c	375;"	d	file:
obj_symbols	bfd/libcoff-in.h	36;"	d
obj_symbols	bfd/libcoff.h	40;"	d
obj_textsec	bfd/libaout.h	434;"	d
obj_xcoff_sym_hashes	bfd/libxcoff.h	164;"	d
objalloc	include/objalloc.h	/^struct objalloc$/;"	s
objalloc_align	include/objalloc.h	/^struct objalloc_align { char x; double d; };$/;"	s
objalloc_alloc	include/objalloc.h	102;"	d
objalloc_alloc	include/objalloc.h	87;"	d
objalloc_chunk	libiberty/objalloc.c	/^struct objalloc_chunk$/;"	s	file:
objalloc_create	libiberty/objalloc.c	/^objalloc_create (void)$/;"	f
objalloc_free	libiberty/objalloc.c	/^objalloc_free (struct objalloc *o)$/;"	f
objalloc_free_block	libiberty/objalloc.c	/^objalloc_free_block (struct objalloc *o, PTR block)$/;"	f
objc_class	gdb/objc-lang.c	/^struct objc_class {$/;"	s	file:
objc_class_str	gdb/parser-defs.h	/^struct objc_class_str$/;"	s
objc_demangle	gdb/objc-lang.c	/^objc_demangle (const char *mangled, int options)$/;"	f
objc_extensions	gdb/objc-lang.c	/^static const char *objc_extensions[] =$/;"	v	file:
objc_language_defn	gdb/objc-lang.c	/^extern const struct language_defn objc_language_defn = {$/;"	v	typeref:struct:language_defn
objc_methcall	gdb/objc-lang.c	/^struct objc_methcall {$/;"	s	file:
objc_method	gdb/objc-lang.c	/^struct objc_method {$/;"	s	file:
objc_module_info_addr	bfd/mach-o.h	/^  bfd_vma objc_module_info_addr;$/;"	m	struct:bfd_mach_o_dylib_module
objc_module_info_addr	include/mach-o/external.h	/^  unsigned char objc_module_info_addr[4];$/;"	m	struct:mach_o_dylib_module_external
objc_module_info_addr	include/mach-o/external.h	/^  unsigned char objc_module_info_addr[8];$/;"	m	struct:mach_o_dylib_module_64_external
objc_module_info_size	bfd/mach-o.h	/^  unsigned long objc_module_info_size;$/;"	m	struct:bfd_mach_o_dylib_module
objc_module_info_size	include/mach-o/external.h	/^  unsigned char objc_module_info_size[4];$/;"	m	struct:mach_o_dylib_module_64_external
objc_module_info_size	include/mach-o/external.h	/^  unsigned char objc_module_info_size[4];$/;"	m	struct:mach_o_dylib_module_external
objc_object	gdb/objc-lang.c	/^struct objc_object {$/;"	s	file:
objc_objfile_data	gdb/objc-lang.c	/^static const struct objfile_data *objc_objfile_data;$/;"	v	typeref:struct:objfile_data	file:
objc_op_print_tab	gdb/objc-lang.c	/^static const struct op_print objc_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
objc_section_names_xlat	bfd/mach-o.c	/^static const mach_o_section_name_xlat objc_section_names_xlat[] =$/;"	v	file:
objc_skip_trampoline	gdb/objc-lang.c	/^objc_skip_trampoline (struct frame_info *frame, CORE_ADDR stop_pc)$/;"	f	file:
objc_sniff_from_mangled_name	gdb/objc-lang.c	/^objc_sniff_from_mangled_name (const char *mangled, char **demangled)$/;"	f	file:
objc_super	gdb/objc-lang.c	/^struct objc_super {$/;"	s	file:
objdump_disasm_info	opcodes/nds32-dis.c	/^struct objdump_disasm_info$/;"	s	file:
object	gdb/gdbserver/server.c	/^  const char *object;$/;"	m	struct:qxfer	file:
object	gdb/guile/scm-iterator.c	/^  SCM object;$/;"	m	struct:_iterator_smob	file:
object	gdb/testsuite/gdb.compile/compile-print.c	/^struct object$/;"	s	file:
object_base	include/obstack.h	/^  char *object_base;            \/* address of object we are building *\/$/;"	m	struct:obstack
object_disposition	sim/common/sim-basics.h	/^} object_disposition;$/;"	t	typeref:enum:__anon648
object_disposition	sim/ppc/basics.h	/^} object_disposition;$/;"	t	typeref:enum:__anon967
object_file	gdb/compile/compile-internal.h	/^  const char *object_file () const$/;"	f	class:compile_file_names
object_files	gdb/progspace.h	235;"	d
object_flags	bfd/bfd-in2.h	/^  flagword object_flags;$/;"	m	struct:bfd_target
object_id	bfd/elf-bfd.h	/^  ENUM_BITFIELD (elf_target_id) object_id : 6;$/;"	m	struct:elf_obj_tdata
object_ident	include/hp-symtab.h	/^  unsigned long object_ident ;     \/* object identifier             *\/$/;"	m	struct:dntt_type_object_id
object_in_toc	bfd/elf64-ppc.h	/^  int object_in_toc;$/;"	m	struct:ppc64_elf_params
object_p	bfd/aout-target.h	/^MY (object_p) (bfd *abfd)$/;"	f
object_p	bfd/plugin.c	/^register_ld_plugin_object_p (const bfd_target *(*object_p) (bfd *))$/;"	f
objectprint	gdb/valprint.h	/^  int objectprint;$/;"	m	struct:value_print_options
objfile	gdb/ada-lang.c	/^  struct objfile *objfile;$/;"	m	struct:match_data	typeref:struct:match_data::objfile	file:
objfile	gdb/breakpoint.h	/^  const struct objfile *objfile = NULL;$/;"	m	class:bp_location	typeref:struct:bp_location::objfile
objfile	gdb/buildsym.c	/^  struct objfile *objfile;$/;"	m	struct:buildsym_compunit	typeref:struct:buildsym_compunit::objfile	file:
objfile	gdb/compile/compile-object-load.h	/^  struct objfile *objfile;$/;"	m	struct:compile_module	typeref:struct:compile_module::objfile
objfile	gdb/dwarf-index-write.c	/^  struct objfile *objfile;$/;"	m	struct:addrmap_index_data	typeref:struct:addrmap_index_data::objfile	file:
objfile	gdb/dwarf-index-write.c	/^  struct objfile *objfile;$/;"	m	struct:signatured_type_index_data	typeref:struct:signatured_type_index_data::objfile	file:
objfile	gdb/dwarf2-frame.c	/^  struct objfile *objfile;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::objfile	file:
objfile	gdb/dwarf2read.h	/^  struct objfile *objfile = NULL;$/;"	m	struct:dwarf2_per_objfile	typeref:struct:dwarf2_per_objfile::objfile
objfile	gdb/expression.h	/^    struct objfile *objfile;$/;"	m	union:exp_element	typeref:struct:exp_element::objfile
objfile	gdb/gdbtypes.h	/^  struct objfile *objfile;$/;"	m	union:type_owner	typeref:struct:type_owner::objfile
objfile	gdb/guile/scm-block.c	/^  struct objfile *objfile;$/;"	m	struct:_block_smob	typeref:struct:_block_smob::objfile	file:
objfile	gdb/guile/scm-objfile.c	/^  struct objfile *objfile;$/;"	m	struct:_objfile_smob	typeref:struct:_objfile_smob::objfile	file:
objfile	gdb/jit.c	/^  struct objfile *objfile;$/;"	m	struct:jit_program_space_data	typeref:struct:jit_program_space_data::objfile	file:
objfile	gdb/minsyms.h	/^  struct objfile *objfile;$/;"	m	struct:bound_minimal_symbol	typeref:struct:bound_minimal_symbol::objfile
objfile	gdb/objfiles.c	/^objfile::objfile (bfd *abfd, const char *name, objfile_flags flags_)$/;"	f	class:objfile
objfile	gdb/objfiles.h	/^  struct objfile *objfile;$/;"	m	struct:obj_section	typeref:struct:obj_section::objfile
objfile	gdb/objfiles.h	/^DECLARE_REGISTRY(objfile);$/;"	v
objfile	gdb/objfiles.h	/^struct objfile$/;"	s
objfile	gdb/probe.h	/^  struct objfile *objfile = NULL;$/;"	m	struct:bound_probe	typeref:struct:bound_probe::objfile
objfile	gdb/psymtab.c	/^  struct objfile *objfile;$/;"	m	struct:dump_psymtab_addrmap_data	typeref:struct:dump_psymtab_addrmap_data::objfile	file:
objfile	gdb/python/py-block.c	/^  struct objfile *objfile;$/;"	m	struct:blpy_block_object	typeref:struct:blpy_block_object::objfile	file:
objfile	gdb/python/py-objfile.c	/^  struct objfile *objfile;$/;"	m	struct:__anon2073	typeref:struct:__anon2073::objfile	file:
objfile	gdb/solist.h	/^    struct objfile *objfile;$/;"	m	struct:so_list	typeref:struct:so_list::objfile
objfile	gdb/symtab.h	/^  struct objfile *objfile = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::objfile
objfile	gdb/symtab.h	/^  struct objfile *objfile;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::objfile
objfile	gdb/xcoffread.c	/^    struct objfile *objfile;$/;"	m	struct:find_targ_sec_arg	typeref:struct:find_targ_sec_arg::objfile	file:
objfile_bfd_data_free	gdb/objfiles.c	/^objfile_bfd_data_free (struct bfd *unused, void *d)$/;"	f	file:
objfile_context	gdb/symtab.c	/^  const struct objfile *objfile_context;$/;"	m	struct:symbol_cache_slot	typeref:struct:symbol_cache_slot::objfile	file:
objfile_debug_name	gdb/objfiles.c	/^objfile_debug_name (const struct objfile *objfile)$/;"	f
objfile_filename	gdb/objfiles.c	/^objfile_filename (const struct objfile *objfile)$/;"	f
objfile_find_memory_regions	gdb/gcore.c	/^objfile_find_memory_regions (struct target_ops *self,$/;"	f
objfile_flag	gdb/objfile-flags.h	/^enum objfile_flag$/;"	g
objfile_flavour_name	gdb/objfiles.c	/^objfile_flavour_name (struct objfile *objfile)$/;"	f
objfile_functions	gdb/guile/scm-objfile.c	/^static const scheme_function objfile_functions[] =$/;"	v	file:
objfile_getset	gdb/python/py-objfile.c	/^static gdb_PyGetSetDef objfile_getset[] =$/;"	v	file:
objfile_has_full_symbols	gdb/objfiles.c	/^objfile_has_full_symbols (struct objfile *objfile)$/;"	f
objfile_has_partial_symbols	gdb/objfiles.c	/^objfile_has_partial_symbols (struct objfile *objfile)$/;"	f
objfile_has_symbols	gdb/objfiles.c	/^objfile_has_symbols (struct objfile *objfile)$/;"	f
objfile_lookup_static_link	gdb/objfiles.c	/^objfile_lookup_static_link (struct objfile *objfile,$/;"	f
objfile_name	gdb/objfiles.c	/^objfile_name (const struct objfile *objfile)$/;"	f
objfile_name_string	gdb/compile/compile-object-run.c	/^  char objfile_name_string[1];$/;"	m	struct:do_module_cleanup	file:
objfile_object	gdb/python/py-objfile.c	/^} objfile_object;$/;"	t	typeref:struct:__anon2073	file:
objfile_object_methods	gdb/python/py-objfile.c	/^static PyMethodDef objfile_object_methods[] =$/;"	v	file:
objfile_object_type	gdb/python/py-objfile.c	/^PyTypeObject objfile_object_type =$/;"	v
objfile_obstack	gdb/objfiles.h	/^  struct obstack objfile_obstack {};$/;"	s	struct:objfile
objfile_per_bfd_storage	gdb/objfiles.h	/^  objfile_per_bfd_storage ()$/;"	f	struct:objfile_per_bfd_storage
objfile_per_bfd_storage	gdb/objfiles.h	/^struct objfile_per_bfd_storage$/;"	s
objfile_purge_solibs	gdb/objfiles.c	/^objfile_purge_solibs (void)$/;"	f
objfile_rebase	gdb/objfiles.c	/^objfile_rebase (struct objfile *objfile, CORE_ADDR slide)$/;"	f
objfile_rebase1	gdb/objfiles.c	/^objfile_rebase1 (struct objfile *objfile, CORE_ADDR slide)$/;"	f	file:
objfile_register_static_link	gdb/objfiles.c	/^objfile_register_static_link (struct objfile *objfile,$/;"	f
objfile_relocate	gdb/objfiles.c	/^objfile_relocate (struct objfile *objfile,$/;"	f
objfile_relocate1	gdb/objfiles.c	/^objfile_relocate1 (struct objfile *objfile, $/;"	f	file:
objfile_script_executor	gdb/extension-priv.h	/^  objfile_script_executor_func *objfile_script_executor;$/;"	m	struct:extension_language_script_ops
objfile_script_executor_func	gdb/extension.h	/^typedef void objfile_script_executor_func$/;"	t
objfile_script_sourcer	gdb/extension-priv.h	/^  objfile_script_sourcer_func *objfile_script_sourcer;$/;"	m	struct:extension_language_script_ops
objfile_script_sourcer_func	gdb/extension.h	/^typedef void objfile_script_sourcer_func$/;"	t
objfile_separate_debug_iterate	gdb/objfiles.c	/^objfile_separate_debug_iterate (const struct objfile *parent,$/;"	f
objfile_set_sym_fns	gdb/symfile-debug.c	/^objfile_set_sym_fns (struct objfile *objfile, const struct sym_fns *sf)$/;"	f
objfile_smob	gdb/guile/guile-internal.h	/^typedef struct _objfile_smob objfile_smob;$/;"	t	typeref:struct:_objfile_smob
objfile_smob_name	gdb/guile/scm-objfile.c	/^static const char objfile_smob_name[] = "gdb:objfile";$/;"	v	file:
objfile_smob_tag	gdb/guile/scm-objfile.c	/^static scm_t_bits objfile_smob_tag;$/;"	v	file:
objfile_to_objfile_object	gdb/python/py-objfile.c	/^objfile_to_objfile_object (struct objfile *objfile)$/;"	f
objfile_type	gdb/gdbtypes.c	/^objfile_type (struct objfile *objfile)$/;"	f
objfile_type	gdb/gdbtypes.h	/^struct objfile_type$/;"	s
objfile_type_data	gdb/gdbtypes.c	/^static const struct objfile_data *objfile_type_data;$/;"	v	typeref:struct:objfile_data	file:
objfiles	gdb/progspace.h	/^  struct objfile *objfiles = NULL;$/;"	m	struct:program_space	typeref:struct:program_space::objfile
objfiles_bfd_data	gdb/objfiles.c	/^static const struct bfd_data *objfiles_bfd_data;$/;"	v	typeref:struct:bfd_data	file:
objfiles_changed	gdb/objfiles.c	/^objfiles_changed (void)$/;"	f
objfiles_pspace_data	gdb/objfiles.c	/^static const struct program_space_data *objfiles_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
objfiles_pspace_data_cleanup	gdb/objfiles.c	/^objfiles_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
objfpy_add_separate_debug_file	gdb/python/py-objfile.c	/^objfpy_add_separate_debug_file (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
objfpy_build_id_matches	gdb/python/py-objfile.c	/^objfpy_build_id_matches (const struct bfd_build_id *build_id,$/;"	f	file:
objfpy_build_id_ok	gdb/python/py-objfile.c	/^objfpy_build_id_ok (const char *string)$/;"	f	file:
objfpy_dealloc	gdb/python/py-objfile.c	/^objfpy_dealloc (PyObject *o)$/;"	f	file:
objfpy_get_build_id	gdb/python/py-objfile.c	/^objfpy_get_build_id (PyObject *self, void *closure)$/;"	f	file:
objfpy_get_filename	gdb/python/py-objfile.c	/^objfpy_get_filename (PyObject *self, void *closure)$/;"	f	file:
objfpy_get_frame_filters	gdb/python/py-objfile.c	/^objfpy_get_frame_filters (PyObject *o, void *ignore)$/;"	f
objfpy_get_frame_unwinders	gdb/python/py-objfile.c	/^objfpy_get_frame_unwinders (PyObject *o, void *ignore)$/;"	f
objfpy_get_owner	gdb/python/py-objfile.c	/^objfpy_get_owner (PyObject *self, void *closure)$/;"	f	file:
objfpy_get_printers	gdb/python/py-objfile.c	/^objfpy_get_printers (PyObject *o, void *ignore)$/;"	f
objfpy_get_progspace	gdb/python/py-objfile.c	/^objfpy_get_progspace (PyObject *self, void *closure)$/;"	f	file:
objfpy_get_type_printers	gdb/python/py-objfile.c	/^objfpy_get_type_printers (PyObject *o, void *ignore)$/;"	f	file:
objfpy_get_username	gdb/python/py-objfile.c	/^objfpy_get_username (PyObject *self, void *closure)$/;"	f	file:
objfpy_get_xmethods	gdb/python/py-objfile.c	/^objfpy_get_xmethods (PyObject *o, void *ignore)$/;"	f
objfpy_initialize	gdb/python/py-objfile.c	/^objfpy_initialize (objfile_object *self)$/;"	f	file:
objfpy_is_valid	gdb/python/py-objfile.c	/^objfpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
objfpy_lookup_objfile_by_build_id	gdb/python/py-objfile.c	/^objfpy_lookup_objfile_by_build_id (const char *build_id)$/;"	f	file:
objfpy_lookup_objfile_by_name	gdb/python/py-objfile.c	/^objfpy_lookup_objfile_by_name (const char *name)$/;"	f	file:
objfpy_new	gdb/python/py-objfile.c	/^objfpy_new (PyTypeObject *type, PyObject *args, PyObject *keywords)$/;"	f	file:
objfpy_objfile_data_key	gdb/python/py-objfile.c	/^static const struct objfile_data *objfpy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
objfpy_set_frame_filters	gdb/python/py-objfile.c	/^objfpy_set_frame_filters (PyObject *o, PyObject *filters, void *ignore)$/;"	f	file:
objfpy_set_frame_unwinders	gdb/python/py-objfile.c	/^objfpy_set_frame_unwinders (PyObject *o, PyObject *unwinders, void *ignore)$/;"	f	file:
objfpy_set_printers	gdb/python/py-objfile.c	/^objfpy_set_printers (PyObject *o, PyObject *value, void *ignore)$/;"	f	file:
objfpy_set_type_printers	gdb/python/py-objfile.c	/^objfpy_set_type_printers (PyObject *o, PyObject *value, void *ignore)$/;"	f	file:
objid	include/vms/lbr.h	/^  unsigned char objid[31];$/;"	m	struct:vms_mhd
objidlng	include/vms/lbr.h	/^  unsigned char objidlng;$/;"	m	struct:vms_mhd
objstat	include/vms/lbr.h	/^  unsigned char objstat;$/;"	m	struct:vms_mhd
objstats	gdb/objfiles.h	/^struct objstats$/;"	s
obsd_auxv_parse	gdb/obsd-tdep.c	/^obsd_auxv_parse (struct gdbarch *gdbarch, gdb_byte **readptr,$/;"	f	file:
obsd_gdb_signal_from_target	gdb/obsd-tdep.c	/^obsd_gdb_signal_from_target (struct gdbarch *gdbarch, int signal)$/;"	f	file:
obsd_gdb_signal_to_target	gdb/obsd-tdep.c	/^obsd_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f	file:
obsd_init_abi	gdb/obsd-tdep.c	/^obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
obsd_nat_target	gdb/hppa-obsd-nat.c	/^struct hppa_obsd_nat_target final : public obsd_nat_target$/;"	s	file:
obsd_nat_target	gdb/mips64-obsd-nat.c	/^struct mips64_obsd_nat_target final : public obsd_nat_target$/;"	s	file:
obsd_nat_target	gdb/obsd-nat.h	/^class obsd_nat_target : public inf_ptrace_target$/;"	c
obsd_nat_target	gdb/ppc-obsd-nat.c	/^struct ppc_obsd_nat_target final : public obsd_nat_target$/;"	s	file:
obsd_skip_solib_resolver	gdb/obsd-tdep.c	/^obsd_skip_solib_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
observable	gdb/common/observable.h	/^  explicit observable (const char *name)$/;"	f	class:gdb::observers::observable
observable	gdb/common/observable.h	/^class observable$/;"	c	namespace:gdb::observers
observer_mode	gdb/infrun.c	/^int observer_mode = 0;$/;"	v
observer_mode_1	gdb/infrun.c	/^static int observer_mode_1 = 0;$/;"	v	file:
observers	gdb/common/observable.h	/^namespace observers$/;"	n	namespace:gdb
observers	gdb/observable.h	/^namespace observers$/;"	n	namespace:gdb
observers_1	gdb/unittests/optional/observers/1.cc	/^namespace observers_1 {$/;"	n	file:
observers_2	gdb/unittests/optional/observers/2.cc	/^namespace observers_2 {$/;"	n	file:
obstack	gdb/addrmap.c	/^  struct obstack *obstack;$/;"	m	struct:addrmap_mutable	typeref:struct:addrmap_mutable::obstack	file:
obstack	gdb/cp-support.h	/^  struct obstack obstack;$/;"	m	struct:demangle_parse_info	typeref:struct:demangle_parse_info::obstack
obstack	gdb/gdbarch.c	/^  struct obstack *obstack;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::obstack	file:
obstack	gdb/i386-cygwin-tdep.c	/^  struct obstack *obstack;$/;"	m	struct:cpms_data	typeref:struct:cpms_data::obstack	file:
obstack	gdb/macrotab.c	/^  struct obstack *obstack;$/;"	m	struct:macro_table	typeref:struct:macro_table::obstack	file:
obstack	gdb/symtab.h	/^    struct obstack *obstack;$/;"	m	union:general_symbol_info::__anon1836	typeref:struct:general_symbol_info::__anon1836::obstack
obstack	include/obstack.h	/^struct obstack          \/* control current object in current chunk *\/$/;"	s
obstack_1grow	include/obstack.h	334;"	d
obstack_1grow	include/obstack.h	470;"	d
obstack_1grow_fast	include/obstack.h	269;"	d
obstack_alignment_mask	include/obstack.h	240;"	d
obstack_alloc	include/obstack.h	383;"	d
obstack_alloc	include/obstack.h	499;"	d
obstack_alloc_failed_handler	libiberty/obstack.c	/^void (*obstack_alloc_failed_handler) (void) = print_and_abort;$/;"	v
obstack_base	include/obstack.h	228;"	d
obstack_begin	include/obstack.h	248;"	d
obstack_blank	include/obstack.h	375;"	d
obstack_blank	include/obstack.h	493;"	d
obstack_blank_fast	include/obstack.h	271;"	d
obstack_calloc	gdb/gdb_obstack.h	/^obstack_calloc (struct obstack *ob, size_t number)$/;"	f
obstack_chunk_alloc	gdb/gdb_obstack.h	71;"	d
obstack_chunk_free	gdb/gdb_obstack.h	72;"	d
obstack_chunk_size	include/obstack.h	232;"	d
obstack_chunkfun	include/obstack.h	263;"	d
obstack_copy	include/obstack.h	389;"	d
obstack_copy	include/obstack.h	502;"	d
obstack_copy0	include/obstack.h	395;"	d
obstack_copy0	include/obstack.h	505;"	d
obstack_empty_p	include/obstack.h	305;"	d
obstack_empty_p	include/obstack.h	435;"	d
obstack_exit_failure	libiberty/obstack.c	/^int obstack_exit_failure = EXIT_FAILURE;$/;"	v
obstack_exit_failure	libiberty/obstack.c	321;"	d	file:
obstack_finish	include/obstack.h	403;"	d
obstack_finish	include/obstack.h	508;"	d
obstack_free	include/obstack.h	418;"	d
obstack_free	include/obstack.h	522;"	d
obstack_freefun	include/obstack.h	266;"	d
obstack_grow	include/obstack.h	313;"	d
obstack_grow	include/obstack.h	453;"	d
obstack_grow0	include/obstack.h	323;"	d
obstack_grow0	include/obstack.h	461;"	d
obstack_grow_str	gdb/gdb_obstack.h	74;"	d
obstack_grow_str0	gdb/gdb_obstack.h	76;"	d
obstack_grow_wstr	gdb/gdb_obstack.h	79;"	d
obstack_init	include/obstack.h	243;"	d
obstack_int_grow	include/obstack.h	352;"	d
obstack_int_grow	include/obstack.h	480;"	d
obstack_int_grow_fast	include/obstack.h	367;"	d
obstack_int_grow_fast	include/obstack.h	489;"	d
obstack_make_room	include/obstack.h	297;"	d
obstack_make_room	include/obstack.h	447;"	d
obstack_memory_used	include/obstack.h	273;"	d
obstack_new	gdb/gdb_obstack.h	/^obstack_new (struct obstack *ob, Args&&... args)$/;"	f
obstack_next_free	include/obstack.h	236;"	d
obstack_object_size	include/obstack.h	285;"	d
obstack_object_size	include/obstack.h	429;"	d
obstack_ptr_grow	include/obstack.h	345;"	d
obstack_ptr_grow	include/obstack.h	475;"	d
obstack_ptr_grow_fast	include/obstack.h	359;"	d
obstack_ptr_grow_fast	include/obstack.h	485;"	d
obstack_room	include/obstack.h	292;"	d
obstack_room	include/obstack.h	432;"	d
obstack_specify_allocation	include/obstack.h	253;"	d
obstack_specify_allocation_with_arg	include/obstack.h	258;"	d
obstack_strdup	gdb/gdb_obstack.c	/^obstack_strdup (struct obstack *obstackp, const char *string)$/;"	f
obstack_zalloc	gdb/gdb_obstack.h	/^obstack_zalloc (struct obstack *ob)$/;"	f
obstackp	gdb/ada-lang.c	/^  struct obstack *obstackp;$/;"	m	struct:match_data	typeref:struct:match_data::obstack	file:
obuf	opcodes/i386-dis.c	/^static char obuf[100];$/;"	v	file:
obufp	opcodes/i386-dis.c	/^static char *obufp;$/;"	v	file:
ocl_enable_break	gdb/solib-spu.c	/^ocl_enable_break (struct objfile *objfile)$/;"	f	file:
ocl_program_data_key	gdb/solib-spu.c	/^static const struct objfile_data *ocl_program_data_key;$/;"	v	typeref:struct:objfile_data	file:
octal2str	gdb/common/print-utils.c	/^octal2str (ULONGEST addr, int width)$/;"	f	file:
octets_per_byte	include/dis-asm.h	/^  unsigned int octets_per_byte;$/;"	m	struct:disassemble_info
ocxt	readline/rlprivate.h	/^  struct __rl_keyseq_context *ocxt;$/;"	m	struct:__rl_keyseq_context	typeref:struct:__rl_keyseq_context::__rl_keyseq_context
odd	bfd/elf32-bfin.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_bfinfdpic_dynamic_got_plt_info::_bfinfdpic_dynamic_got_alloc_data	file:
odd	bfd/elf32-frv.c	/^    bfd_signed_vma max, cur, odd, fdcur, min;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
ofd1	sim/erc32/erc32.c	/^static int      ifd1 = -1, ifd2 = -1, ofd1 = -1, ofd2 = -1;$/;"	v	file:
ofd2	sim/erc32/erc32.c	/^static int      ifd1 = -1, ifd2 = -1, ofd1 = -1, ofd2 = -1;$/;"	v	file:
off	bfd/elf32-msp430.c	/^  int off;			\/* Offset from old label for new code.  *\/$/;"	m	struct:rcodes_s	file:
off_t	gdb/gnulib/import/sys_types.in.h	37;"	d
off_time	sim/m68hc11/dv-m68hc11.c	/^  signed64         off_time;$/;"	m	struct:input_osc	file:
off_type	readline/examples/readlinebuf.h	/^	typedef streamoff off_type;$/;"	t	class:readlinebuf
offset	bfd/arc-got.h	/^  bfd_vma offset;$/;"	m	struct:got_entry
offset	bfd/arc-plt.h	/^  bfd_vma	  offset;$/;"	m	struct:plt_reloc
offset	bfd/bfd-in.h	/^    bfd_vma offset;		\/* Offset into section.  *\/$/;"	m	union:lineno_cache_entry::__anon1024
offset	bfd/bfd-in2.h	/^    bfd_vma offset;		\/* Offset into section.  *\/$/;"	m	union:lineno_cache_entry::__anon1147
offset	bfd/coff-bfd.h	/^  bfd_vma offset;$/;"	m	struct:coff_section_tdata
offset	bfd/coff-ppc.c	/^  int offset;$/;"	m	struct:list_ele	file:
offset	bfd/coff-rs6000.c	/^  file_ptr offset;$/;"	m	struct:member_layout	file:
offset	bfd/ecofflink.c	/^	  file_ptr offset;$/;"	m	struct:shuffle::__anon1125::__anon1126	file:
offset	bfd/elf-bfd.h	/^    bfd_vma offset;$/;"	m	union:gotplt_union
offset	bfd/elf-bfd.h	/^  unsigned int offset;$/;"	m	struct:eh_cie_fde
offset	bfd/elf-m10300.c	/^    bfd_vma	    offset;$/;"	m	struct:elf32_mn10300_link_hash_table::__anon998	file:
offset	bfd/elf32-arm.c	/^    bfd_vma offset;$/;"	m	union:elf32_arm_link_hash_table::__anon1141	file:
offset	bfd/elf32-arm.c	/^  bfd_vma offset;$/;"	m	struct:a8_erratum_fix	file:
offset	bfd/elf32-avr.h	/^  bfd_vma offset;$/;"	m	struct:avr_property_record
offset	bfd/elf32-hppa.c	/^    bfd_vma offset;$/;"	m	union:elf32_hppa_link_hash_table::__anon1013	file:
offset	bfd/elf32-m68k.c	/^      bfd_vma offset;$/;"	m	struct:elf_m68k_got_entry::__anon1115::__anon1117	file:
offset	bfd/elf32-m68k.c	/^  bfd_vma offset;$/;"	m	struct:elf_m68k_got	file:
offset	bfd/elf32-m68k.c	/^  bfd_vma offset;$/;"	m	struct:elf_m68k_partition_multi_got_arg	file:
offset	bfd/elf32-metag.c	/^    bfd_vma offset;$/;"	m	union:elf_metag_link_hash_table::__anon1120	file:
offset	bfd/elf32-microblaze.c	/^    bfd_vma offset;$/;"	m	union:elf32_mb_link_hash_table::__anon1167	file:
offset	bfd/elf32-nds32.c	/^  bfd_vma offset;$/;"	m	struct:nds32_elf_blank	file:
offset	bfd/elf32-nios2.c	/^      bfd_vma offset;$/;"	m	union:elf32_nios2_link_hash_table::__anon1175	file:
offset	bfd/elf32-ppc.c	/^      bfd_vma offset;$/;"	m	union:plt_entry::__anon1096	file:
offset	bfd/elf32-ppc.c	/^    bfd_vma offset;$/;"	m	union:ppc_elf_link_hash_table::__anon1097	file:
offset	bfd/elf32-ppc.c	/^  bfd_vma offset;$/;"	m	struct:elf_linker_section_pointers	file:
offset	bfd/elf32-s390.c	/^    bfd_vma offset;$/;"	m	union:elf_s390_link_hash_table::__anon1021	file:
offset	bfd/elf32-s390.c	/^    bfd_vma offset;$/;"	m	union:plt_entry::__anon1020	file:
offset	bfd/elf32-sh.c	/^      bfd_vma offset;$/;"	m	union:elf_sh_link_hash_table::__anon1100	file:
offset	bfd/elf32-sh.c	/^  bfd_vma offset;$/;"	m	union:gotref	file:
offset	bfd/elf32-xtensa.c	/^  bfd_vma offset;$/;"	m	struct:proposed_action_struct	file:
offset	bfd/elf32-xtensa.c	/^  bfd_vma offset;$/;"	m	struct:removal_by_action_entry_struct	file:
offset	bfd/elf32-xtensa.c	/^  bfd_vma offset;$/;"	m	struct:text_action_struct	file:
offset	bfd/elf64-hppa.c	/^    bfd_vma offset;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
offset	bfd/elf64-mmix.c	/^    size_t offset;$/;"	m	struct:bpo_reloc_request	file:
offset	bfd/elf64-ppc.c	/^      bfd_vma offset;$/;"	m	union:got_entry::__anon1168	file:
offset	bfd/elf64-ppc.c	/^      bfd_vma offset;$/;"	m	union:plt_entry::__anon1169	file:
offset	bfd/elf64-ppc.c	/^  bfd_vma offset;$/;"	m	struct:tocsave_entry	file:
offset	bfd/elf64-ppc.c	/^  unsigned int offset;$/;"	m	struct:ppc_branch_hash_entry	file:
offset	bfd/elf64-s390.c	/^      bfd_vma offset;$/;"	m	union:plt_entry::__anon1105	file:
offset	bfd/elf64-s390.c	/^    bfd_vma offset;$/;"	m	union:elf_s390_link_hash_table::__anon1106	file:
offset	bfd/elflink.c	/^    bfd_vma offset;$/;"	m	union:elf_link_sort_rela::__anon1015	file:
offset	bfd/elfxx-mips.c	/^  bfd_byte offset[4];$/;"	m	struct:__anon1051	file:
offset	bfd/elfxx-mips.c	/^  bfd_vma offset;$/;"	m	struct:mips_elf_la25_stub	file:
offset	bfd/elfxx-mips.c	/^  unsigned long offset;		\/* The file offset of the first relocation.  *\/$/;"	m	struct:__anon1050	file:
offset	bfd/elfxx-sparc.h	/^    bfd_vma offset;$/;"	m	union:_bfd_sparc_elf_link_hash_table::__anon1161
offset	bfd/elfxx-x86.h	/^    bfd_vma offset;$/;"	m	union:elf_x86_link_hash_table::__anon1000
offset	bfd/libcoff.h	/^  unsigned int offset;$/;"	m	struct:coff_ptr_struct
offset	bfd/mach-o.c	/^  unsigned long offset;$/;"	m	struct:mach_o_fat_archentry	file:
offset	bfd/mach-o.h	/^  bfd_vma offset;$/;"	m	struct:bfd_mach_o_section
offset	bfd/mach-o.h	/^  unsigned int offset;$/;"	m	struct:bfd_mach_o_load_command
offset	bfd/mach-o.h	/^  unsigned int offset;$/;"	m	struct:bfd_mach_o_twolevel_hints_command
offset	bfd/mach-o.h	/^  unsigned long offset;$/;"	m	struct:bfd_mach_o_thread_flavour
offset	bfd/peicode.h	/^  unsigned int   offset;$/;"	m	struct:__anon1009
offset	bfd/simple.c	/^  bfd_vma offset;$/;"	m	struct:saved_output_info	file:
offset	bfd/stabs.c	/^  bfd_size_type offset;$/;"	m	struct:stab_excl_list	file:
offset	bfd/xsym.h	/^  unsigned long offset;$/;"	m	struct:bfd_sym_type_information_table_entry
offset	gdb/btrace.h	/^  uint64_t offset;$/;"	m	struct:btrace_pt_packet
offset	gdb/common/agent.c	/^  int offset;$/;"	m	struct:__anon1766	file:
offset	gdb/corelow.c	/^  ULONGEST offset;$/;"	m	struct:spuid_list	file:
offset	gdb/dwarf2-frame.h	/^    LONGEST offset;$/;"	m	union:dwarf2_frame_state_reg::__anon1767
offset	gdb/dwarf2expr.h	/^      LONGEST offset;$/;"	m	struct:dwarf_expr_piece::__anon1702::__anon1705
offset	gdb/dwarf2expr.h	/^  CORE_ADDR offset;$/;"	m	struct:dwarf_expr_context
offset	gdb/dwarf2expr.h	/^  ULONGEST offset;$/;"	m	struct:dwarf_expr_piece
offset	gdb/dwarf2loc.h	/^  LONGEST offset;$/;"	m	struct:dwarf2_offset_baton
offset	gdb/gdbserver/linux-amd64-ipa.c	/^  int offset;$/;"	m	struct:__anon1856	file:
offset	gdb/gdbserver/linux-i386-ipa.c	/^  int offset;$/;"	m	struct:__anon1854	file:
offset	gdb/gdbserver/tracepoint.c	/^  int offset;$/;"	m	struct:__anon1861	file:
offset	gdb/location.h	/^  int offset;$/;"	m	struct:line_offset
offset	gdb/mips-tdep.c	/^  CORE_ADDR offset;$/;"	m	struct:upk_mips16	file:
offset	gdb/nios2-tdep.c	/^  unsigned int offset;$/;"	m	struct:reg_value	file:
offset	gdb/prologue-value.c	/^  CORE_ADDR offset;$/;"	m	struct:pv_area::area_entry	file:
offset	gdb/regformats/regdef.h	/^  int offset;$/;"	m	struct:reg
offset	gdb/remote.c	/^  ULONGEST offset = 0;$/;"	m	struct:readahead_cache	file:
offset	gdb/remote.c	/^  long offset; \/* Offset into G packet.  *\/$/;"	m	struct:packet_reg	file:
offset	gdb/riscv-tdep.c	/^      int offset;$/;"	m	union:riscv_arg_info::location::__anon1747	file:
offset	gdb/rs6000-aix-tdep.c	/^  int offset;$/;"	m	struct:field_info	file:
offset	gdb/rs6000-tdep.c	/^    int offset;			\/* total size of frame --- the distance$/;"	m	struct:rs6000_framedata	file:
offset	gdb/sh-tdep.h	/^  unsigned int offset;$/;"	m	struct:sh_corefile_regmap
offset	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^static int offset;$/;"	v	file:
offset	gdb/v850-tdep.c	/^  int offset;		\/* Offset from sp or fp.  *\/$/;"	m	struct:pifsr	file:
offset	gdb/value.c	/^  LONGEST offset = 0;$/;"	m	struct:value	file:
offset	gdb/value.c	/^  LONGEST offset;$/;"	m	struct:range	file:
offset	gdb/xtensa-tdep.h	/^  int offset;             	\/* Offset.  *\/$/;"	m	struct:__anon1713
offset	include/bfdlink.h	/^  bfd_vma offset;$/;"	m	struct:bfd_link_order
offset	include/coff/sym.h	/^	unsigned long	offset;	\/* relative offset this occured *\/$/;"	m	struct:__anon1572
offset	include/hp-symtab.h	/^  long         offset;		\/* offset to object start   *\/$/;"	m	struct:quick_obj_ID
offset	include/hp-symtab.h	/^  unsigned int offset:	6;$/;"	m	struct:slt_normal_off
offset	include/hp-symtab.h	/^  unsigned int offset;$/;"	m	struct:dntt_type_const
offset	include/hp-symtab.h	/^  unsigned int offset;$/;"	m	struct:dntt_type_dvar
offset	include/hp-symtab.h	/^  unsigned int offset;$/;"	m	struct:dntt_type_svar
offset	include/hp-symtab.h	/^  unsigned long  offset;              \/* byte offset from location    *\/$/;"	m	struct:dntt_type_with
offset	include/hp-symtab.h	/^  unsigned long offset       ;     \/* offset to start of base class *\/$/;"	m	struct:dntt_type_inheritance
offset	include/hp-symtab.h	/^  unsigned long offset       ;     \/* offset to start of base class *\/$/;"	m	struct:dntt_type_object_id
offset	include/mach-o/external.h	/^  unsigned char offset[4];	\/* File offset of the member.  *\/$/;"	m	struct:mach_o_fat_arch_external
offset	include/mach-o/external.h	/^  unsigned char offset[4];	\/* Offset from the mach_header. *\/$/;"	m	struct:mach_o_data_in_code_entry_external
offset	include/mach-o/external.h	/^  unsigned char offset[4];      \/* File offset of this section.  *\/$/;"	m	struct:mach_o_section_32_external
offset	include/mach-o/external.h	/^  unsigned char offset[4];      \/* File offset of this section.  *\/$/;"	m	struct:mach_o_section_64_external
offset	include/mach-o/external.h	/^  unsigned char offset[4];$/;"	m	struct:mach_o_twolevel_hints_command_external
offset	include/opcode/aarch64.h	/^	    } offset;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299	typeref:struct:aarch64_opnd_info::__anon1294::__anon1299::__anon1300
offset	include/plugin-api.h	/^  off_t offset;$/;"	m	struct:ld_plugin_input_file
offset	include/vms/lbr.h	/^  unsigned char offset[2];$/;"	m	struct:vms_rfa
offset	intl/gmo.h	/^  nls_uint32 offset;$/;"	m	struct:string_desc
offset	intl/gmo.h	/^  nls_uint32 offset;$/;"	m	struct:sysdep_segment
offset	intl/gmo.h	/^  nls_uint32 offset;$/;"	m	struct:sysdep_string
offset	libiberty/simple-object-common.h	/^  off_t offset;$/;"	m	struct:simple_object_read_struct
offset	libiberty/simple-object-mach-o.c	/^  unsigned char offset[4];	\/* File offset of this section.  *\/$/;"	m	struct:mach_o_section_32	file:
offset	libiberty/simple-object-mach-o.c	/^  unsigned char offset[4];	\/* File offset of this section.  *\/$/;"	m	struct:mach_o_section_64	file:
offset	libiberty/simple-object.c	/^  off_t *offset;$/;"	m	struct:find_one_section_data	file:
offset	opcodes/bfin-dis.c	/^  const char offset;$/;"	m	struct:__anon27	file:
offset	opcodes/ia64-asmtab.h	/^  unsigned char offset : 7;$/;"	m	struct:ia64_completer_table
offset	readline/history.h	/^  int offset;			\/* The location pointer within this array. *\/$/;"	m	struct:_hist_state
offset	sim/bfin/bfin-sim.c	/^  const char offset;$/;"	m	struct:__anon822	file:
offset	sim/cris/sim-if.c	/^  int offset;$/;"	m	struct:offsetinfo	file:
offset	zlib/inflate.h	/^    unsigned offset;            \/* distance back to copy string from *\/$/;"	m	struct:inflate_state
offset0	gdb/go32-nat.c	/^  unsigned short offset0;$/;"	m	struct:gate_descr	file:
offset1	bfd/elf32-m68k.c	/^  bfd_vma *offset1;$/;"	m	struct:elf_m68k_finalize_got_offsets_arg	file:
offset1	gdb/go32-nat.c	/^  unsigned short offset1;$/;"	m	struct:gate_descr	file:
offset2	bfd/elf32-m68k.c	/^  bfd_vma *offset2;$/;"	m	struct:elf_m68k_finalize_got_offsets_arg	file:
offset_N	sim/common/sim-n-endian.h	/^offset_N (unsigned_N *x,$/;"	f
offset_N	sim/common/sim-n-endian.h	170;"	d
offset_N	sim/common/sim-n-endian.h	39;"	d
offset_adjust	bfd/elf-eh-frame.c	/^offset_adjust (bfd_vma offset, const asection *sec)$/;"	f	file:
offset_bitpos	gdb/typeprint.h	/^  unsigned int offset_bitpos = 0;$/;"	m	struct:print_offset_data
offset_central_dir	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T offset_central_dir;   \/* offset of start of central directory with$/;"	m	struct:__anon995	file:
offset_curfile	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T offset_curfile;\/* relative offset of local header 8 bytes *\/$/;"	m	struct:unz_file_info64_internal_s	file:
offset_in_cu_p	gdb/dwarf2read.c	/^offset_in_cu_p (const comp_unit_head *cu_header, sect_offset sect_off)$/;"	f	file:
offset_in_dwz	gdb/dwarf2read.c	/^  unsigned offset_in_dwz : 1; \/* Can't initialize bitfields in-class.  *\/$/;"	m	struct:line_header	file:
offset_info	gdb/dwarf2loc.h	/^    struct dwarf2_offset_baton offset_info;$/;"	m	union:dwarf2_property_baton::__anon1720	typeref:struct:dwarf2_property_baton::__anon1720::dwarf2_offset_baton
offset_keyword	gdb/guile/scm-disasm.c	/^static SCM offset_keyword;$/;"	v	file:
offset_local_extrafield	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T offset_local_extrafield;\/* offset of the local extra field *\/$/;"	m	struct:__anon994	file:
offset_memory_operand	gdb/gdbserver/linux-aarch64-low.c	/^offset_memory_operand (int32_t offset)$/;"	f	file:
offset_prel31	bfd/elf32-arm.c	/^offset_prel31 (unsigned long addr, bfd_vma offset)$/;"	f	file:
offset_relative_sign	gdb/location.h	/^enum offset_relative_sign$/;"	g
offset_size	bfd/dwarf2.c	/^  unsigned char offset_size;$/;"	m	struct:comp_unit	file:
offset_size	gdb/dwarf2read.c	/^  uint8_t offset_size;$/;"	m	struct:mapped_index_base	file:
offset_size	gdb/dwarf2read.c	/^  unsigned int offset_size;$/;"	m	struct:comp_unit_head	file:
offset_type	gdb/dwarf-index-common.h	/^typedef uint32_t offset_type;$/;"	t
offset_with_removed_text	bfd/elf32-xtensa.c	/^offset_with_removed_text (text_action_list *action_list, bfd_vma offset)$/;"	f	file:
offset_with_removed_text_map	bfd/elf32-xtensa.c	/^offset_with_removed_text_map (text_action_list *action_list, bfd_vma offset)$/;"	f	file:
offsetinfo	sim/cris/sim-if.c	/^struct offsetinfo$/;"	s	file:
offsetof	bfd/sysdep.h	184;"	d
offsetof	include/objalloc.h	61;"	d
offsetof	intl/bindtextdom.c	54;"	d	file:
offsetof	intl/dcigettext.c	132;"	d	file:
offsets	bfd/elf-bfd.h	/^      bfd_vma *offsets;$/;"	m	union:elf_obj_tdata::__anon1046
offsets	gdb/dwarf2read.c	/^      const gdb_byte *offsets;$/;"	m	struct:dwp_hash_table::__anon1823::__anon1825	file:
offsets	gdb/solib-target.c	/^  section_offsets *offsets = NULL;$/;"	m	struct:lm_info_base	file:
offsets	gdb/symfile.c	/^  struct section_offsets *offsets;$/;"	m	struct:place_section_arg	typeref:struct:place_section_arg::section_offsets	file:
offsets	gdb/symtab.h	/^  CORE_ADDR offsets[1];		\/* As many as needed.  *\/$/;"	m	struct:section_offsets
oflo	gdb/ser-go32.c	/^    int oflo;$/;"	m	struct:dos_ttystate	file:
ofs	bfd/elf64-hppa.c	/^  bfd_size_type ofs;$/;"	m	struct:elf64_hppa_allocate_data	file:
ofs	bfd/elf64-ia64-vms.c	/^  bfd_size_type ofs;$/;"	m	struct:elf64_ia64_allocate_data	file:
ofs	bfd/elfnn-ia64.c	/^  bfd_size_type ofs;$/;"	m	struct:elfNN_ia64_allocate_data	file:
ofs_430x	include/opcode/msp430-decode.h	/^  unsigned		ofs_430x:1;	\/* If set, the offset in any operand is 430x (else use 430 compatibility mode).  *\/$/;"	m	struct:__anon1250
ofscm_current_objfile	gdb/guile/scm-objfile.c	/^static struct objfile *ofscm_current_objfile;$/;"	v	typeref:struct:objfile	file:
ofscm_get_objfile_arg_unsafe	gdb/guile/scm-objfile.c	/^ofscm_get_objfile_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
ofscm_get_objfile_smob_arg_unsafe	gdb/guile/scm-objfile.c	/^ofscm_get_objfile_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
ofscm_get_valid_objfile_smob_arg_unsafe	gdb/guile/scm-objfile.c	/^ofscm_get_valid_objfile_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
ofscm_handle_objfile_deleted	gdb/guile/scm-objfile.c	/^ofscm_handle_objfile_deleted (struct objfile *objfile, void *datum)$/;"	f	file:
ofscm_is_objfile	gdb/guile/scm-objfile.c	/^ofscm_is_objfile (SCM scm)$/;"	f	file:
ofscm_is_valid	gdb/guile/scm-objfile.c	/^ofscm_is_valid (objfile_smob *o_smob)$/;"	f	file:
ofscm_make_objfile_smob	gdb/guile/scm-objfile.c	/^ofscm_make_objfile_smob (void)$/;"	f	file:
ofscm_objfile_data_key	gdb/guile/scm-objfile.c	/^static const struct objfile_data *ofscm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
ofscm_objfile_smob_from_objfile	gdb/guile/scm-objfile.c	/^ofscm_objfile_smob_from_objfile (struct objfile *objfile)$/;"	f
ofscm_objfile_smob_pretty_printers	gdb/guile/scm-objfile.c	/^ofscm_objfile_smob_pretty_printers (objfile_smob *o_smob)$/;"	f
ofscm_print_objfile_smob	gdb/guile/scm-objfile.c	/^ofscm_print_objfile_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
ofscm_release_objfile	gdb/guile/scm-objfile.c	/^ofscm_release_objfile (objfile_smob *o_smob)$/;"	f	file:
ofscm_scm_from_objfile	gdb/guile/scm-objfile.c	/^ofscm_scm_from_objfile (struct objfile *objfile)$/;"	f
ofunc	gdb/nto-procfs.c	/^static sighandler_t ofunc;$/;"	v	file:
oh	bfd/elf64-ppc.c	/^  struct ppc_link_hash_entry *oh;$/;"	m	struct:ppc_link_hash_entry	typeref:struct:ppc_link_hash_entry::ppc_link_hash_entry	file:
oi_entries	include/hp-symtab.h	/^  int              oi_entries;   \/* # of entries in object id look-up table *\/$/;"	m	struct:PXDB_struct
oi_entries	include/hp-symtab.h	/^  int           oi_entries;   \/* # of entries in object id look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
ok	bfd/elf32-xtensa.c	/^  bfd_boolean ok;$/;"	m	struct:reloc_range_list_struct	file:
ok	sim/testsuite/sim/cris/c/sjlj.c	/^int ok = 0;$/;"	v
ok	sim/testsuite/sim/cris/c/thread5.c	/^int ok = 0;$/;"	v
ok_command	gdb/cli/cli-script.h	/^  ok_command,$/;"	e	enum:misc_command_type
ok_lo_toc_insn	bfd/elf64-ppc.c	/^ok_lo_toc_insn (unsigned int insn, enum elf_ppc64_reloc_type r_type)$/;"	f	file:
ok_to_map	bfd/bfdwin.c	/^static int ok_to_map = 1;$/;"	v	file:
okay	sim/testsuite/sim/sh/shll16.s	/^okay:$/;"	l
okay	sim/testsuite/sim/sh/shll8.s	/^okay:$/;"	l
okay	sim/testsuite/sim/sh64/misc/fr-dr.s	/^okay:$/;"	l
okey	readline/rlprivate.h	/^  int okey;$/;"	m	struct:__rl_keyseq_context
okeymap	readline/rlprivate.h	/^  Keymap okeymap;	\/* original keymap *\/$/;"	m	struct:__rl_search_context
ol	include/opcode/msp430.h	/^  int ol;	\/* Operand length words.  *\/$/;"	m	struct:msp430_operand_s
old	bfd/rs6000-core.c	/^  struct core_dump old;		\/* Old AIX 4.2- core dump, still used on$/;"	m	union:__anon1177	typeref:struct:__anon1177::core_dump	file:
old	bfd/rs6000-core.c	/^  struct vm_info old;$/;"	m	union:__anon1178	typeref:struct:__anon1178::vm_info	file:
old	gdb/gdbtypes.c	/^  struct type * const old, * const newobj;$/;"	m	struct:allocate_on_obstack	file:
oldExceptionHook	gdb/stubs/m68k-stub.c	/^static ExceptionHook oldExceptionHook;$/;"	v	file:
oldInstr	gdb/stubs/sh-stub.c	/^    short oldInstr;$/;"	m	struct:__anon1715	file:
old_alrm	readline/signals.c	/^static sighandler_cxt old_int, old_term, old_alrm, old_quit;$/;"	v	file:
old_bfd	bfd/elf32-ppc.c	/^  bfd *old_bfd;$/;"	m	struct:ppc_elf_link_hash_table	file:
old_blocks	gdb/buildsym.h	/^    struct pending_block *old_blocks;$/;"	m	struct:context_stack	typeref:struct:context_stack::pending_block
old_data	gdb/gdbserver/mem-break.c	/^  unsigned char old_data[MAX_BREAKPOINT_LEN];$/;"	m	struct:raw_breakpoint	file:
old_definition_version	bfd/pef.h	/^  unsigned long old_definition_version;$/;"	m	struct:bfd_pef_header
old_definition_version	bfd/pef.h	/^  unsigned long old_definition_version;$/;"	m	struct:bfd_pef_xlib_header
old_fetch_inferior_registers	gdb/m68k-linux-nat.c	/^old_fetch_inferior_registers (struct regcache *regcache, int regno)$/;"	f	file:
old_foreground_pgrp	gdb/gdbserver/fork-child.c	/^static pid_t old_foreground_pgrp;$/;"	v	file:
old_fptr	gdb/testsuite/gdb.base/ptype.c	/^double (*old_fptr) ();$/;"	v
old_function_name_field	sim/igen/ld-insn.h	/^  old_function_name_field = 4,$/;"	e	enum:__anon572
old_function_param_field	sim/igen/ld-insn.h	/^  old_function_param_field = 5,$/;"	e	enum:__anon572
old_function_type_field	sim/igen/ld-insn.h	/^  old_function_type_field = 2,$/;"	e	enum:__anon572
old_function_typedef_field	sim/igen/ld-insn.h	/^  old_function_typedef_field = 0,$/;"	e	enum:__anon572
old_implementation_version	bfd/pef.h	/^  unsigned long old_implementation_version;$/;"	m	struct:bfd_pef_header
old_implementation_version	bfd/pef.h	/^  unsigned long old_implementation_version;$/;"	m	struct:bfd_pef_imported_library
old_implementation_version	bfd/pef.h	/^  unsigned long old_implementation_version;$/;"	m	struct:bfd_pef_xlib_header
old_int	readline/signals.c	/^static sighandler_cxt old_int, old_term, old_alrm, old_quit;$/;"	v	file:
old_lflag	readline/examples/excallback.c	/^tcflag_t old_lflag;$/;"	v
old_mcr	gdb/ser-go32.c	/^    unsigned char old_mcr;$/;"	m	struct:dos_ttystate	file:
old_pc	sim/cris/cris-sim.h	/^  USI old_pc;$/;"	m	struct:__anon737
old_pmhandler	gdb/ser-go32.c	/^    _go32_dpmi_seginfo old_pmhandler;$/;"	m	struct:intrupt	file:
old_psw	sim/rl78/cpu.c	/^static int old_psw;$/;"	v	file:
old_quit	readline/signals.c	/^static sighandler_cxt old_int, old_term, old_alrm, old_quit;$/;"	v	file:
old_record_type_field	sim/igen/ld-insn.h	/^  old_record_type_field = 2,$/;"	e	enum:__anon566
old_regend	libiberty/regex.c	/^static const char ** old_regstart, ** old_regend;$/;"	v	file:
old_regs	sim/rl78/cpu.c	/^static unsigned char old_regs[32];$/;"	v	file:
old_regstart	libiberty/regex.c	/^static const char ** old_regstart, ** old_regend;$/;"	v	file:
old_renaming_is_invisible	gdb/ada-lang.c	/^old_renaming_is_invisible (const struct symbol *sym, const char *function_name)$/;"	f	file:
old_rmhandler	gdb/ser-go32.c	/^    _go32_dpmi_seginfo old_rmhandler;$/;"	m	struct:intrupt	file:
old_segment_mapping	sim/d10v/interp.c	/^int old_segment_mapping;$/;"	v
old_sp	sim/rl78/cpu.c	/^static int old_sp;$/;"	v	file:
old_store_inferior_registers	gdb/m68k-linux-nat.c	/^old_store_inferior_registers (const struct regcache *regcache, int regno)$/;"	f	file:
old_term	readline/signals.c	/^static sighandler_cxt old_int, old_term, old_alrm, old_quit;$/;"	v	file:
old_tstp	readline/signals.c	/^static sighandler_cxt old_tstp, old_ttou, old_ttin;$/;"	v	file:
old_ttin	readline/signals.c	/^static sighandler_cxt old_tstp, old_ttou, old_ttin;$/;"	v	file:
old_ttou	readline/signals.c	/^static sighandler_cxt old_tstp, old_ttou, old_ttin;$/;"	v	file:
old_val	gdb/breakpoint.h	/^    value_ref_ptr old_val;$/;"	m	struct:bpstats
old_vtime	readline/examples/excallback.c	/^cc_t     old_vtime;$/;"	v
old_winch	readline/signals.c	/^static sighandler_cxt old_winch;$/;"	v	file:
oldest	gdb/dcache.c	/^  struct dcache_block *oldest; \/* least-recently-allocated list.  *\/$/;"	m	struct:dcache_struct	typeref:struct:dcache_struct::dcache_block	file:
oldmap	readline/rlprivate.h	/^  Keymap oldmap;$/;"	m	struct:__rl_keyseq_context
oldpc	sim/h8300/sim-main.h	/^  int oldpc;$/;"	m	struct:__anon780
oldregs	sim/m32c/reg.c	/^static regs_type oldregs;$/;"	v	file:
oldregs	sim/rx/reg.c	/^static regs_type oldregs;$/;"	v	file:
oldreloc	include/opcode/arc.h	/^  signed int   oldreloc;   \/* Old relocation.  *\/$/;"	m	struct:arc_reloc_equiv_tab
oload_classification	gdb/valops.c	/^enum oload_classification { STANDARD, NON_STANDARD, INCOMPATIBLE };$/;"	g	file:
oload_method_static_p	gdb/valops.c	/^oload_method_static_p (struct fn_field *fns_ptr, int index)$/;"	f	file:
oload_search_type	gdb/value.h	/^enum oload_search_type { NON_METHOD, METHOD, BOTH };$/;"	g
om_access_any	sim/ppc/vm.c	/^  om_instruction_read, om_access_any,$/;"	e	enum:__anon933	file:
om_access_types	sim/ppc/vm.c	/^} om_access_types;$/;"	t	typeref:enum:__anon933	file:
om_bat	sim/ppc/vm.c	/^} om_bat;$/;"	t	typeref:struct:_om_bat	file:
om_bats	sim/ppc/vm.c	/^} om_bats;$/;"	t	typeref:struct:_om_bats	file:
om_data_read	sim/ppc/vm.c	/^  om_data_read, om_data_write,$/;"	e	enum:__anon933	file:
om_data_write	sim/ppc/vm.c	/^  om_data_read, om_data_write,$/;"	e	enum:__anon933	file:
om_effective_to_bat	sim/ppc/vm.c	/^om_effective_to_bat(om_map *map,$/;"	f
om_effective_to_virtual	sim/ppc/vm.c	/^om_effective_to_virtual(om_map *map, $/;"	f
om_instruction_read	sim/ppc/vm.c	/^  om_instruction_read, om_access_any,$/;"	e	enum:__anon933	file:
om_interrupt	sim/ppc/vm.c	/^om_interrupt(cpu *processor,$/;"	f
om_map	sim/ppc/vm.c	/^} om_map;$/;"	t	typeref:struct:_om_map	file:
om_page_tlb	sim/ppc/vm.c	/^} om_page_tlb;$/;"	t	typeref:struct:_om_page_tlb	file:
om_page_tlb_entry	sim/ppc/vm.c	/^} om_page_tlb_entry;$/;"	t	typeref:struct:_om_page_tlb_entry	file:
om_page_tlb_index_start_bit	sim/ppc/vm.c	/^  om_page_tlb_index_start_bit = 46,$/;"	e	enum:_om_page_tlb_constants	file:
om_page_tlb_index_stop_bit	sim/ppc/vm.c	/^  om_page_tlb_index_stop_bit = 51,$/;"	e	enum:_om_page_tlb_constants	file:
om_problem_state	sim/ppc/vm.c	/^  om_problem_state,$/;"	e	enum:__anon932	file:
om_processor_modes	sim/ppc/vm.c	/^} om_processor_modes;$/;"	t	typeref:enum:__anon932	file:
om_pte_0_valid	sim/ppc/vm.c	/^om_pte_0_valid(unsigned_word pte_0)$/;"	f
om_pte_1_changed	sim/ppc/vm.c	/^om_pte_1_changed(unsigned_word pte_1)$/;"	f
om_pte_1_masked_rpn	sim/ppc/vm.c	/^om_pte_1_masked_rpn(unsigned_word pte_1)$/;"	f
om_pte_1_referenced	sim/ppc/vm.c	/^om_pte_1_referenced(unsigned_word pte_1)$/;"	f
om_segment_tlb	sim/ppc/vm.c	/^} om_segment_tlb;$/;"	t	typeref:struct:_om_segment_tlb	file:
om_segment_tlb_entry	sim/ppc/vm.c	/^} om_segment_tlb_entry;$/;"	t	typeref:struct:_om_segment_tlb_entry	file:
om_segment_tlb_index_start_bit	sim/ppc/vm.c	/^  om_segment_tlb_index_start_bit = 32,$/;"	e	enum:_om_segment_tlb_constants	file:
om_segment_tlb_index_stop_bit	sim/ppc/vm.c	/^  om_segment_tlb_index_stop_bit = 35,$/;"	e	enum:_om_segment_tlb_constants	file:
om_supervisor_state	sim/ppc/vm.c	/^  om_supervisor_state,$/;"	e	enum:__anon932	file:
om_unpack_bat	sim/ppc/vm.c	/^om_unpack_bat(om_bat *bat,$/;"	f
om_unpack_bats	sim/ppc/vm.c	/^om_unpack_bats(om_bats *bats,$/;"	f
om_unpack_sr	sim/ppc/vm.c	/^om_unpack_sr(vm *virtual,$/;"	f
om_unpack_srs	sim/ppc/vm.c	/^om_unpack_srs(vm *virtual,$/;"	f
om_valid_access	sim/ppc/vm.c	/^static int om_valid_access[2][4][nr_om_access_types] = {$/;"	v	file:
om_virtual_to_real	sim/ppc/vm.c	/^om_virtual_to_real(om_map *map, $/;"	f
om_write_word	sim/ppc/vm.c	/^om_write_word(om_map *map,$/;"	f
omega	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned omega   :1;$/;"	m	struct:bit_flags_combo_t	file:
omega	gdb/testsuite/gdb.base/call-ar-st.c	/^       unsigned omega   :1;$/;"	m	struct:bit_flags_t	file:
omega	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned char omega   :1;$/;"	m	struct:bit_flags_char_t	file:
omega	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned omega   :1;$/;"	m	struct:bit_flags_combo_t	file:
omega	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned omega   :1;$/;"	m	struct:bit_flags_t	file:
omega	gdb/testsuite/gdb.base/call-rt-st.c	/^       unsigned short omega   :1;$/;"	m	struct:bit_flags_short_t	file:
on	opcodes/sparc-opc.c	2407;"	d	file:
on	opcodes/sparc-opc.c	2415;"	d	file:
on_failure_jump	libiberty/regex.c	/^  on_failure_jump,$/;"	e	enum:__anon1180	file:
on_failure_keep_string_jump	libiberty/regex.c	/^  on_failure_keep_string_jump,$/;"	e	enum:__anon1180	file:
on_needed_list	bfd/elflink.c	/^on_needed_list (const char *soname,$/;"	f	file:
on_stack	gdb/riscv-tdep.c	/^       on_stack,$/;"	e	enum:riscv_arg_info::location::location_type	file:
on_time	sim/m68hc11/dv-m68hc11.c	/^  signed64         on_time;$/;"	m	struct:input_osc	file:
one	gdb/testsuite/gdb.base/anon.c	/^  int one;$/;"	m	struct:outer	file:
one	gdb/testsuite/gdb.base/bitfields.c	/^  struct fields one;$/;"	m	struct:container	typeref:struct:container::fields	file:
one	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
one	gdb/testsuite/gdb.base/max-value-size.c	/^char one;$/;"	v
one	gdb/testsuite/gdb.base/ptype.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
one	gdb/testsuite/gdb.base/structs3.c	/^  struct One one;$/;"	m	struct:Two	typeref:struct:Two::One	file:
one	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    one (char *a) { } \/\/ one::one(char *)$/;"	f	class:__anon1899::one
one	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    one (int a) { } \/\/ one::one(int)$/;"	f	class:__anon1899::one
one	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    one (void) { } \/\/ one::one(void)$/;"	f	class:__anon1899::one
one	gdb/testsuite/gdb.cp/anon-ns2.cc	/^  class one$/;"	c	namespace:__anon1899	file:
one	gdb/testsuite/gdb.cp/anon-union.cc	/^    unsigned int one;$/;"	m	union:Foo::__anon1920	file:
one	gdb/testsuite/gdb.cp/classes.cc	/^  int one;$/;"	m	class:class_with_anon_union	file:
one	gdb/testsuite/gdb.cp/classes.cc	/^  int one;$/;"	m	struct:__anon1905	file:
one	gdb/testsuite/gdb.cp/misc.cc	/^  int one;$/;"	m	class:class_with_anon_union	file:
one	gdb/testsuite/gdb.cp/misc.cc	/^  int one;$/;"	m	struct:__anon1919	file:
one	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type :: one$/;"	t	program:vla_struct
one	opcodes/m68k-opc.c	24;"	d	file:
one	opcodes/v850-opc.c	40;"	d	file:
one2one_register_sim_regno	gdb/remote-sim.c	/^one2one_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f
oneByte	gdb/testsuite/gdb.fortran/printing-types.f90	/^  integer(1) :: oneByte$/;"	v	program:prog
one_bitty	sim/testsuite/sim/sh/fsca.s	/^one_bitty:	.long	1$/;"	l
one_breakpoint_xfer_memory	gdb/breakpoint.c	/^one_breakpoint_xfer_memory (gdb_byte *readbuf, gdb_byte *writebuf,$/;"	f	file:
one_command	gdb/stubs/ia64vms-stub.c	/^one_command (void)$/;"	f	file:
one_double_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct one_double_t {$/;"	s	file:
one_double_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct one_double_t {$/;"	s	file:
one_hundred	gdb/testsuite/gdb.base/max-value-size.c	/^char one_hundred[100];$/;"	v
onebyte_has_modrm	gdb/amd64-tdep.c	/^static const unsigned char onebyte_has_modrm[256] = {$/;"	v	file:
onebyte_has_modrm	opcodes/i386-dis.c	/^static const unsigned char onebyte_has_modrm[256] = {$/;"	v	file:
onep	gdb/testsuite/gdb.base/structs3.c	/^tOne *onep = &two.one;$/;"	v
ones	sim/aarch64/simulator.c	/^ones (int N)$/;"	f	file:
ones	sim/bfin/bfin-sim.c	/^ones (bu32 val)$/;"	f	file:
onev	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(one), target        :: onev$/;"	v	program:vla_struct
only_entry	gdb/testsuite/gdb.base/jithost.c	/^struct jit_code_entry only_entry;$/;"	v	typeref:struct:jit_code_entry
only_floating	gdb/mi/mi-cmd-var.c	/^    int only_floating;$/;"	m	struct:mi_cmd_var_update	file:
only_got	bfd/elfnn-ia64.c	/^  bfd_boolean only_got;$/;"	m	struct:elfNN_ia64_allocate_data	file:
only_whitespace	libiberty/argv.c	/^only_whitespace (const char* input)$/;"	f	file:
only_with_flags	include/bfdlink.h	/^  flagword only_with_flags;$/;"	m	struct:flag_info
oof	gdb/testsuite/gdb.base/list1.c	/^int oof (int n)$/;"	f
oor_branch_size	bfd/elfnn-ia64.c	/^static size_t oor_branch_size = sizeof (oor_brl);$/;"	v	file:
oor_brl	bfd/elf64-ia64-vms.c	/^static const bfd_byte oor_brl[16] =$/;"	v	file:
oor_brl	bfd/elfnn-ia64.c	/^static const bfd_byte oor_brl[16] =$/;"	v	file:
oor_ip	bfd/elfnn-ia64.c	/^static const bfd_byte oor_ip[48] =$/;"	v	file:
op	gdb/ada-lang.h	/^  enum exp_opcode op;$/;"	m	struct:ada_opname_map	typeref:enum:ada_opname_map::exp_opcode
op	gdb/mi/mi-parse.h	/^    enum mi_command_type op;$/;"	m	struct:mi_parse	typeref:enum:mi_parse::mi_command_type
op	include/demangle.h	/^      const struct demangle_operator_info *op;$/;"	m	struct:demangle_component::__anon1603::__anon1605	typeref:struct:demangle_component::__anon1603::__anon1605::demangle_operator_info
op	include/opcode/aarch64.h	/^  enum aarch64_op op;$/;"	m	struct:aarch64_opcode	typeref:enum:aarch64_opcode::aarch64_op
op	include/opcode/convex.h	/^const char *op[] = {$/;"	v
op	include/opcode/cris.h	/^  enum cris_op_type op;$/;"	m	struct:cris_opcode	typeref:enum:cris_opcode::cris_op_type
op	include/opcode/d30v.h	/^  struct d30v_opcode *op;	\/* pointer to an entry in the opcode table *\/$/;"	m	struct:d30v_insn	typeref:struct:d30v_insn::d30v_opcode
op	include/opcode/msp430-decode.h	/^  MSP430_Opcode_Operand	op[2];$/;"	m	struct:__anon1250
op	include/opcode/rl78.h	/^  RL78_Opcode_Operand	op[2];$/;"	m	struct:__anon1379
op	include/opcode/rx.h	/^  RX_Opcode_Operand op[3];$/;"	m	struct:__anon1405
op	intl/plural.c	/^  enum operator op;$/;"	m	union:__anon978	typeref:enum:__anon978::operator	file:
op	opcodes/i386-dis.c	/^    } op[MAX_OPERANDS];$/;"	m	struct:dis386	typeref:struct:dis386::__anon55	file:
op	opcodes/i386-dis.c	/^struct op$/;"	s	file:
op	opcodes/msp430-decode.c	/^  unsigned char *op;$/;"	m	struct:__anon36	file:
op	opcodes/opc2c.c	/^    opcode * op;$/;"	m	union:Indirect::__anon22	file:
op	opcodes/opc2c.c	/^opcode * op;$/;"	v
op	opcodes/rl78-decode.c	/^  unsigned char * op;$/;"	m	struct:__anon38	file:
op	opcodes/rx-decode.c	/^  unsigned char * op;$/;"	m	struct:__anon75	file:
op	opcodes/z8kgen.c	/^struct op$/;"	s	file:
op	readline/rlprivate.h	/^  int op;$/;"	m	struct:__rl_vimotion_context
op	sim/avr/interp.c	/^  word op;$/;"	m	struct:avr_insn_cell	file:
op	sim/h8300/sim-main.h	/^  struct h8_opcode *op;$/;"	m	struct:__anon780	typeref:struct:__anon780::h8_opcode
op	sim/m32c/opc2c.c	/^    opcode *op;$/;"	m	union:Indirect::__anon532	file:
op	sim/m32c/opc2c.c	/^opcode *op;$/;"	v
op	sim/mips/sim-main.h	/^  hilo_access op;$/;"	m	struct:_hilo_history
op	sim/sh/gencode.c	/^} op;$/;"	t	typeref:struct:__anon484	file:
op	sim/testsuite/common/alu-tst.c	/^  char *op;$/;"	m	struct:__anon852	file:
op	zlib/contrib/infback9/inftree9.h	/^    unsigned char op;           \/* operation, extra bits, table bits *\/$/;"	m	struct:__anon987
op	zlib/inftrees.h	/^    unsigned char op;           \/* operation, extra bits, table bits *\/$/;"	m	struct:__anon983
op1	include/opcode/d30v.h	/^  int op1;	\/* first part, "IALU1" for example *\/$/;"	m	struct:d30v_opcode
op1	sim/testsuite/sim/bfin/m0boundary.s	/^op1:$/;"	l
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I16  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I32  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_I32_I16  opcode, op1, op2$/;"	v
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_I32_I32  opcode, op1, op2$/;"	v
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I16 0, 0, \\opcode, \\op1, \\op2$/;"	v
op1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I32 0, 0, \\opcode, \\op1, \\op2$/;"	v
op1_afi	gdb/s390-tdep.h	/^  op1_afi  = 0xc2,   op2_afi  = 0x09,$/;"	e	enum:__anon2065
op1_ag	gdb/s390-tdep.h	/^  op1_ag   = 0xe3,   op2_ag   = 0x08,$/;"	e	enum:__anon2065
op1_agfi	gdb/s390-tdep.h	/^  op1_agfi = 0xc2,   op2_agfi = 0x08,$/;"	e	enum:__anon2065
op1_aghi	gdb/s390-tdep.h	/^  op1_aghi = 0xa7,   op2_aghi = 0x0b,$/;"	e	enum:__anon2065
op1_ahi	gdb/s390-tdep.h	/^  op1_ahi  = 0xa7,   op2_ahi  = 0x0a,$/;"	e	enum:__anon2065
op1_alfi	gdb/s390-tdep.h	/^  op1_alfi = 0xc2,   op2_alfi = 0x0b,$/;"	e	enum:__anon2065
op1_algfi	gdb/s390-tdep.h	/^  op1_algfi= 0xc2,   op2_algfi= 0x0a,$/;"	e	enum:__anon2065
op1_ay	gdb/s390-tdep.h	/^  op1_ay   = 0xe3,   op2_ay   = 0x5a,$/;"	e	enum:__anon2065
op1_bctg	gdb/s390-tdep.h	/^  op1_bctg = 0xe3,   op2_bctg = 0x46,$/;"	e	enum:__anon2065
op1_bras	gdb/s390-tdep.h	/^  op1_bras = 0xa7,   op2_bras = 0x05,$/;"	e	enum:__anon2065
op1_brasl	gdb/s390-tdep.h	/^  op1_brasl= 0xc0,   op2_brasl= 0x05,$/;"	e	enum:__anon2065
op1_brc	gdb/s390-tdep.h	/^  op1_brc  = 0xa7,   op2_brc  = 0x04,$/;"	e	enum:__anon2065
op1_brcl	gdb/s390-tdep.h	/^  op1_brcl = 0xc0,   op2_brcl = 0x04,$/;"	e	enum:__anon2065
op1_brct	gdb/s390-tdep.h	/^  op1_brct = 0xa7,   op2_brct = 0x06,$/;"	e	enum:__anon2065
op1_brctg	gdb/s390-tdep.h	/^  op1_brctg= 0xa7,   op2_brctg= 0x07,$/;"	e	enum:__anon2065
op1_brxhg	gdb/s390-tdep.h	/^  op1_brxhg= 0xec,   op2_brxhg= 0x44,$/;"	e	enum:__anon2065
op1_brxlg	gdb/s390-tdep.h	/^  op1_brxlg= 0xec,   op2_brxlg= 0x45,$/;"	e	enum:__anon2065
op1_bxhg	gdb/s390-tdep.h	/^  op1_bxhg = 0xeb,   op2_bxhg = 0x44,$/;"	e	enum:__anon2065
op1_bxleg	gdb/s390-tdep.h	/^  op1_bxleg= 0xeb,   op2_bxleg= 0x45,$/;"	e	enum:__anon2065
op1_larl	gdb/s390-tdep.h	/^  op1_larl = 0xc0,   op2_larl = 0x00,$/;"	e	enum:__anon2065
op1_lay	gdb/s390-tdep.h	/^  op1_lay  = 0xe3,   op2_lay  = 0x71,$/;"	e	enum:__anon2065
op1_lg	gdb/s390-tdep.h	/^  op1_lg   = 0xe3,   op2_lg   = 0x04,$/;"	e	enum:__anon2065
op1_lgfi	gdb/s390-tdep.h	/^  op1_lgfi = 0xc0,   op2_lgfi = 0x01,$/;"	e	enum:__anon2065
op1_lghi	gdb/s390-tdep.h	/^  op1_lghi = 0xa7,   op2_lghi = 0x09,$/;"	e	enum:__anon2065
op1_lhi	gdb/s390-tdep.h	/^  op1_lhi  = 0xa7,   op2_lhi  = 0x08,$/;"	e	enum:__anon2065
op1_lmg	gdb/s390-tdep.h	/^  op1_lmg  = 0xeb,   op2_lmg  = 0x04,$/;"	e	enum:__anon2065
op1_lmy	gdb/s390-tdep.h	/^  op1_lmy  = 0xeb,   op2_lmy  = 0x98,$/;"	e	enum:__anon2065
op1_ly	gdb/s390-tdep.h	/^  op1_ly   = 0xe3,   op2_ly   = 0x58,$/;"	e	enum:__anon2065
op1_sg	gdb/s390-tdep.h	/^  op1_sg   = 0xe3,   op2_sg   = 0x09,$/;"	e	enum:__anon2065
op1_slfi	gdb/s390-tdep.h	/^  op1_slfi = 0xc2,   op2_slfi = 0x05,$/;"	e	enum:__anon2065
op1_slgfi	gdb/s390-tdep.h	/^  op1_slgfi= 0xc2,   op2_slgfi= 0x04,$/;"	e	enum:__anon2065
op1_stg	gdb/s390-tdep.h	/^  op1_stg  = 0xe3,   op2_stg  = 0x24,$/;"	e	enum:__anon2065
op1_stmg	gdb/s390-tdep.h	/^  op1_stmg = 0xeb,   op2_stmg = 0x24,$/;"	e	enum:__anon2065
op1_stmy	gdb/s390-tdep.h	/^  op1_stmy = 0xeb,   op2_stmy = 0x90,$/;"	e	enum:__anon2065
op1_sty	gdb/s390-tdep.h	/^  op1_sty  = 0xe3,   op2_sty  = 0x50,$/;"	e	enum:__anon2065
op1_sy	gdb/s390-tdep.h	/^  op1_sy   = 0xe3,   op2_sy   = 0x5b,$/;"	e	enum:__anon2065
op2	include/opcode/d30v.h	/^  int op2;	\/* the rest of the opcode *\/$/;"	m	struct:d30v_opcode
op2	sim/testsuite/sim/bfin/m0boundary.s	/^op2:$/;"	l
op2_afi	gdb/s390-tdep.h	/^  op1_afi  = 0xc2,   op2_afi  = 0x09,$/;"	e	enum:__anon2065
op2_ag	gdb/s390-tdep.h	/^  op1_ag   = 0xe3,   op2_ag   = 0x08,$/;"	e	enum:__anon2065
op2_agfi	gdb/s390-tdep.h	/^  op1_agfi = 0xc2,   op2_agfi = 0x08,$/;"	e	enum:__anon2065
op2_aghi	gdb/s390-tdep.h	/^  op1_aghi = 0xa7,   op2_aghi = 0x0b,$/;"	e	enum:__anon2065
op2_ahi	gdb/s390-tdep.h	/^  op1_ahi  = 0xa7,   op2_ahi  = 0x0a,$/;"	e	enum:__anon2065
op2_alfi	gdb/s390-tdep.h	/^  op1_alfi = 0xc2,   op2_alfi = 0x0b,$/;"	e	enum:__anon2065
op2_algfi	gdb/s390-tdep.h	/^  op1_algfi= 0xc2,   op2_algfi= 0x0a,$/;"	e	enum:__anon2065
op2_ay	gdb/s390-tdep.h	/^  op1_ay   = 0xe3,   op2_ay   = 0x5a,$/;"	e	enum:__anon2065
op2_bctg	gdb/s390-tdep.h	/^  op1_bctg = 0xe3,   op2_bctg = 0x46,$/;"	e	enum:__anon2065
op2_bras	gdb/s390-tdep.h	/^  op1_bras = 0xa7,   op2_bras = 0x05,$/;"	e	enum:__anon2065
op2_brasl	gdb/s390-tdep.h	/^  op1_brasl= 0xc0,   op2_brasl= 0x05,$/;"	e	enum:__anon2065
op2_brc	gdb/s390-tdep.h	/^  op1_brc  = 0xa7,   op2_brc  = 0x04,$/;"	e	enum:__anon2065
op2_brcl	gdb/s390-tdep.h	/^  op1_brcl = 0xc0,   op2_brcl = 0x04,$/;"	e	enum:__anon2065
op2_brct	gdb/s390-tdep.h	/^  op1_brct = 0xa7,   op2_brct = 0x06,$/;"	e	enum:__anon2065
op2_brctg	gdb/s390-tdep.h	/^  op1_brctg= 0xa7,   op2_brctg= 0x07,$/;"	e	enum:__anon2065
op2_brxhg	gdb/s390-tdep.h	/^  op1_brxhg= 0xec,   op2_brxhg= 0x44,$/;"	e	enum:__anon2065
op2_brxlg	gdb/s390-tdep.h	/^  op1_brxlg= 0xec,   op2_brxlg= 0x45,$/;"	e	enum:__anon2065
op2_bxhg	gdb/s390-tdep.h	/^  op1_bxhg = 0xeb,   op2_bxhg = 0x44,$/;"	e	enum:__anon2065
op2_bxleg	gdb/s390-tdep.h	/^  op1_bxleg= 0xeb,   op2_bxleg= 0x45,$/;"	e	enum:__anon2065
op2_larl	gdb/s390-tdep.h	/^  op1_larl = 0xc0,   op2_larl = 0x00,$/;"	e	enum:__anon2065
op2_lay	gdb/s390-tdep.h	/^  op1_lay  = 0xe3,   op2_lay  = 0x71,$/;"	e	enum:__anon2065
op2_lg	gdb/s390-tdep.h	/^  op1_lg   = 0xe3,   op2_lg   = 0x04,$/;"	e	enum:__anon2065
op2_lgfi	gdb/s390-tdep.h	/^  op1_lgfi = 0xc0,   op2_lgfi = 0x01,$/;"	e	enum:__anon2065
op2_lghi	gdb/s390-tdep.h	/^  op1_lghi = 0xa7,   op2_lghi = 0x09,$/;"	e	enum:__anon2065
op2_lhi	gdb/s390-tdep.h	/^  op1_lhi  = 0xa7,   op2_lhi  = 0x08,$/;"	e	enum:__anon2065
op2_lmg	gdb/s390-tdep.h	/^  op1_lmg  = 0xeb,   op2_lmg  = 0x04,$/;"	e	enum:__anon2065
op2_lmy	gdb/s390-tdep.h	/^  op1_lmy  = 0xeb,   op2_lmy  = 0x98,$/;"	e	enum:__anon2065
op2_ly	gdb/s390-tdep.h	/^  op1_ly   = 0xe3,   op2_ly   = 0x58,$/;"	e	enum:__anon2065
op2_sg	gdb/s390-tdep.h	/^  op1_sg   = 0xe3,   op2_sg   = 0x09,$/;"	e	enum:__anon2065
op2_slfi	gdb/s390-tdep.h	/^  op1_slfi = 0xc2,   op2_slfi = 0x05,$/;"	e	enum:__anon2065
op2_slgfi	gdb/s390-tdep.h	/^  op1_slgfi= 0xc2,   op2_slgfi= 0x04,$/;"	e	enum:__anon2065
op2_stg	gdb/s390-tdep.h	/^  op1_stg  = 0xe3,   op2_stg  = 0x24,$/;"	e	enum:__anon2065
op2_stmg	gdb/s390-tdep.h	/^  op1_stmg = 0xeb,   op2_stmg = 0x24,$/;"	e	enum:__anon2065
op2_stmy	gdb/s390-tdep.h	/^  op1_stmy = 0xeb,   op2_stmy = 0x90,$/;"	e	enum:__anon2065
op2_sty	gdb/s390-tdep.h	/^  op1_sty  = 0xe3,   op2_sty  = 0x50,$/;"	e	enum:__anon2065
op2_sy	gdb/s390-tdep.h	/^  op1_sy   = 0xe3,   op2_sy   = 0x5b,$/;"	e	enum:__anon2065
op3	sim/h8300/sim-main.h	/^  ea_type op3;$/;"	m	struct:__anon780
op3T1	include/opcode/tic30.h	202;"	d
op3T2	include/opcode/tic30.h	203;"	d
op_a	gdb/s390-tdep.h	/^  op_a     = 0x5a,$/;"	e	enum:__anon2065
op_a	gdb/spu-tdep.c	/^    op_a     = 0x0c0,$/;"	e	enum:__anon1742	file:
op_ad	opcodes/i386-dis.c	/^static int op_ad, op_index[MAX_OPERANDS];$/;"	v	file:
op_addr	sim/rl78/rl78.c	/^op_addr (const RL78_Opcode_Operand *o, int for_data)$/;"	f	file:
op_address	opcodes/i386-dis.c	/^static bfd_vma op_address[MAX_OPERANDS];$/;"	v	file:
op_agr	gdb/s390-tdep.h	/^  op_agr   = 0xb908,$/;"	e	enum:__anon2065
op_ai	gdb/spu-tdep.c	/^    op_ai    = 0x1c,$/;"	e	enum:__anon1742	file:
op_ar	gdb/s390-tdep.h	/^  op_ar    = 0x1a,$/;"	e	enum:__anon2065
op_array	opcodes/s390-mkopc.c	/^struct op_struct *op_array;$/;"	v	typeref:struct:op_struct
op_bas	gdb/s390-tdep.h	/^  op_bas   = 0x4d,$/;"	e	enum:__anon2065
op_basr	gdb/s390-tdep.h	/^  op_basr  = 0x0d,$/;"	e	enum:__anon2065
op_bc	gdb/s390-tdep.h	/^  op_bc    = 0x0d,$/;"	e	enum:__anon2065
op_bcr	gdb/s390-tdep.h	/^  op_bcr   = 0x07,$/;"	e	enum:__anon2065
op_bct	gdb/s390-tdep.h	/^  op_bct   = 0x46,$/;"	e	enum:__anon2065
op_bctgr	gdb/s390-tdep.h	/^  op_bctgr = 0xb946,$/;"	e	enum:__anon2065
op_bctr	gdb/s390-tdep.h	/^  op_bctr  = 0x06,$/;"	e	enum:__anon2065
op_bi	gdb/spu-tdep.c	/^    op_bi    = 0x1a8,$/;"	e	enum:__anon1742	file:
op_bihnz	gdb/spu-tdep.c	/^    op_bihnz = 0x12b,$/;"	e	enum:__anon1742	file:
op_bihz	gdb/spu-tdep.c	/^    op_bihz  = 0x12a,$/;"	e	enum:__anon1742	file:
op_binz	gdb/spu-tdep.c	/^    op_binz  = 0x129,$/;"	e	enum:__anon1742	file:
op_bisl	gdb/spu-tdep.c	/^    op_bisl  = 0x1a9,$/;"	e	enum:__anon1742	file:
op_biz	gdb/spu-tdep.c	/^    op_biz   = 0x128,$/;"	e	enum:__anon1742	file:
op_br	gdb/spu-tdep.c	/^    op_br    = 0x64,$/;"	e	enum:__anon1742	file:
op_bra	gdb/spu-tdep.c	/^    op_bra   = 0x60,$/;"	e	enum:__anon1742	file:
op_brasl	gdb/spu-tdep.c	/^    op_brasl = 0x62,$/;"	e	enum:__anon1742	file:
op_brhnz	gdb/spu-tdep.c	/^    op_brhnz = 0x46,$/;"	e	enum:__anon1742	file:
op_brhz	gdb/spu-tdep.c	/^    op_brhz  = 0x44,$/;"	e	enum:__anon1742	file:
op_brnz	gdb/spu-tdep.c	/^    op_brnz  = 0x42,$/;"	e	enum:__anon1742	file:
op_brsl	gdb/spu-tdep.c	/^    op_brsl  = 0x66,$/;"	e	enum:__anon1742	file:
op_brxh	gdb/s390-tdep.h	/^  op_brxh  = 0x84,$/;"	e	enum:__anon2065
op_brxle	gdb/s390-tdep.h	/^  op_brxle = 0x85,$/;"	e	enum:__anon2065
op_brz	gdb/spu-tdep.c	/^    op_brz   = 0x40,$/;"	e	enum:__anon1742	file:
op_bxh	gdb/s390-tdep.h	/^  op_bxh   = 0x86,$/;"	e	enum:__anon2065
op_bxle	gdb/s390-tdep.h	/^  op_bxle  = 0x87,$/;"	e	enum:__anon2065
op_cache	sim/rx/rx.c	/^static int op_cache[N_RXT][N_RXT][N_RXT];$/;"	v	file:
op_cache_idx	sim/rx/rx.c	/^static int op_cache_idx = 0;$/;"	v	file:
op_cache_rev	sim/rx/rx.c	/^static int op_cache_rev[N_MAP];$/;"	v	file:
op_cache_string	sim/rx/rx.c	/^op_cache_string (int map)$/;"	f	file:
op_class	include/opcode/ia64.h	/^  enum ia64_operand_class op_class;$/;"	m	struct:ia64_operand	typeref:enum:ia64_operand::ia64_operand_class
op_class	opcodes/aarch64-opc.h	/^  enum aarch64_operand_class op_class;$/;"	m	struct:aarch64_operand	typeref:enum:aarch64_operand::aarch64_operand_class
op_cmp	opcodes/opc2c.c	/^op_cmp (const void *va, const void *vb)$/;"	f	file:
op_cmp	sim/m32c/opc2c.c	/^op_cmp (const void *va, const void *vb)$/;"	f	file:
op_code_struct	opcodes/microblaze-opc.h	/^struct op_code_struct$/;"	s
op_dependencies	opcodes/ia64-asmtab.c	/^op_dependencies[] = {$/;"	v	typeref:struct:ia64_opcode_dependency	file:
op_enum_table	opcodes/aarch64-gen.c	/^static unsigned op_enum_table [OP_TOTAL_NUM];$/;"	v	file:
op_enum_table	opcodes/aarch64-opc-2.c	/^static const unsigned op_enum_table [] =$/;"	v	file:
op_first	sim/ppc/ld-decode.c	/^  op_first,$/;"	e	enum:__anon949	file:
op_flags	sim/rl78/rl78.c	/^op_flags (int before, int after, int mask, RL78_Size size)$/;"	f	file:
op_force_expansion	sim/ppc/ld-decode.c	/^  op_force_expansion,$/;"	e	enum:__anon949	file:
op_force_first	sim/ppc/ld-decode.c	/^  op_force_first,$/;"	e	enum:__anon949	file:
op_force_last	sim/ppc/ld-decode.c	/^  op_force_last,$/;"	e	enum:__anon949	file:
op_il	gdb/spu-tdep.c	/^    op_il    = 0x081,$/;"	e	enum:__anon1742	file:
op_ila	gdb/spu-tdep.c	/^    op_ila   = 0x21,$/;"	e	enum:__anon1742	file:
op_index	bfd/dwarf2.c	/^  unsigned char		op_index;$/;"	m	struct:line_info	file:
op_index	opcodes/i386-dis.c	/^static int op_ad, op_index[MAX_OPERANDS];$/;"	v	file:
op_is_memory	sim/rx/rx.c	/^op_is_memory (const RX_Opcode_Decoded *rd, int i)$/;"	f	file:
op_is_new_cast	libiberty/cp-demangle.c	/^op_is_new_cast (struct demangle_component *op)$/;"	f	file:
op_l	gdb/s390-tdep.h	/^  op_l     = 0x58,$/;"	e	enum:__anon2065
op_la	gdb/s390-tdep.h	/^  op_la    = 0x41,$/;"	e	enum:__anon2065
op_last	sim/ppc/ld-decode.c	/^  op_last,$/;"	e	enum:__anon949	file:
op_lgr	gdb/s390-tdep.h	/^  op_lgr   = 0xb904,$/;"	e	enum:__anon2065
op_lm	gdb/s390-tdep.h	/^  op_lm    = 0x98,$/;"	e	enum:__anon2065
op_lookup	sim/rx/rx.c	/^op_lookup (int a, int b, int c)$/;"	f	file:
op_lqa	gdb/spu-tdep.c	/^    op_lqa   = 0x61,$/;"	e	enum:__anon1742	file:
op_lqd	gdb/spu-tdep.c	/^    op_lqd   = 0x34,$/;"	e	enum:__anon1742	file:
op_lqr	gdb/spu-tdep.c	/^    op_lqr   = 0x67,$/;"	e	enum:__anon1742	file:
op_lqx	gdb/spu-tdep.c	/^    op_lqx   = 0x3c4,$/;"	e	enum:__anon1742	file:
op_lr	gdb/s390-tdep.h	/^  op_lr    = 0x18,$/;"	e	enum:__anon2065
op_name	gdb/expprint.c	/^op_name (struct expression *exp, enum exp_opcode opcode)$/;"	f
op_name	gdb/parser-defs.h	/^    const char *(*op_name) (enum exp_opcode);$/;"	m	struct:exp_descriptor
op_name_standard	gdb/expprint.c	/^op_name_standard (enum exp_opcode opcode)$/;"	f
op_ngr	gdb/s390-tdep.h	/^  op_ngr   = 0xb980,$/;"	e	enum:__anon2065
op_nr	gdb/s390-tdep.h	/^  op_nr    = 0x14,$/;"	e	enum:__anon2065
op_options	sim/ppc/ld-decode.c	/^  op_options,$/;"	e	enum:__anon949	file:
op_out	opcodes/i386-dis.c	/^static char op_out[MAX_OPERANDS][100];$/;"	v	file:
op_print	gdb/parser-defs.h	/^struct op_print$/;"	s
op_printf	sim/arm/wrapper.c	/^op_printf (char *buf, char *fmt, ...)$/;"	f	file:
op_printf	sim/m32c/trace.c	/^op_printf (char *buf, char *fmt, ...)$/;"	f	file:
op_printf	sim/rl78/trace.c	/^op_printf (char *buf, char *fmt, ...)$/;"	f	file:
op_printf	sim/rx/trace.c	/^op_printf (char *buf, char *fmt, ...)$/;"	f	file:
op_ptr	opcodes/msp430-decode.c	/^  int op_ptr;$/;"	m	struct:__anon36	file:
op_riprel	opcodes/i386-dis.c	/^static bfd_vma op_riprel[MAX_OPERANDS];$/;"	v	file:
op_rtn	opcodes/i386-dis.c	/^typedef void (*op_rtn) (int bytemode, int sizeflag);$/;"	t	file:
op_s	gdb/s390-tdep.h	/^  op_s     = 0x5b,$/;"	e	enum:__anon2065
op_selb	gdb/spu-tdep.c	/^    op_selb  = 0x8,$/;"	e	enum:__anon1742	file:
op_sgr	gdb/s390-tdep.h	/^  op_sgr   = 0xb909,$/;"	e	enum:__anon2065
op_single_fmt_table	bfd/elf32-xtensa.c	/^static xtensa_format *op_single_fmt_table = NULL;$/;"	v	file:
op_size	gdb/ax.h	/^    int op_size;$/;"	m	struct:aop_map
op_special_constant	sim/ppc/ld-decode.c	/^  op_special_constant,$/;"	e	enum:__anon949	file:
op_special_mask	sim/ppc/ld-decode.c	/^  op_special_mask,$/;"	e	enum:__anon949	file:
op_special_value	sim/ppc/ld-decode.c	/^  op_special_value,$/;"	e	enum:__anon949	file:
op_sr	gdb/s390-tdep.h	/^  op_sr    = 0x1b,$/;"	e	enum:__anon2065
op_st	gdb/s390-tdep.h	/^  op_st    = 0x50,$/;"	e	enum:__anon2065
op_std	gdb/s390-tdep.h	/^  op_std   = 0x60,$/;"	e	enum:__anon2065
op_stm	gdb/s390-tdep.h	/^  op_stm   = 0x90,$/;"	e	enum:__anon2065
op_stqa	gdb/spu-tdep.c	/^    op_stqa  = 0x41,$/;"	e	enum:__anon1742	file:
op_stqd	gdb/spu-tdep.c	/^    op_stqd  = 0x24,$/;"	e	enum:__anon1742	file:
op_stqr	gdb/spu-tdep.c	/^    op_stqr  = 0x47,$/;"	e	enum:__anon1742	file:
op_stqx	gdb/spu-tdep.c	/^    op_stqx  = 0x144,$/;"	e	enum:__anon1742	file:
op_string	gdb/expprint.c	/^op_string (enum exp_opcode op)$/;"	f
op_struct	opcodes/s390-mkopc.c	/^struct op_struct$/;"	s	file:
op_svc	gdb/s390-tdep.h	/^  op_svc   = 0x0a,$/;"	e	enum:__anon2065
op_type	include/opcode/cgen.h	/^  enum cgen_operand_type op_type;$/;"	m	struct:__anon1393	typeref:enum:__anon1393::cgen_operand_type
op_type	include/opcode/cr16.h	/^  operand_type op_type;$/;"	m	struct:__anon1329
op_type	include/opcode/crx.h	/^    operand_type op_type;$/;"	m	struct:__anon1265
op_type	include/opcode/h8300.h	/^typedef int op_type;$/;"	t
op_types	sim/cr16/simops.c	/^enum op_types {$/;"	g	file:
op_types	sim/d10v/simops.c	/^enum op_types {$/;"	g	file:
op_types	sim/v850/sim-main.h	/^enum op_types$/;"	g
opaque	gdb/tui/tui-data.h	/^    void *opaque;$/;"	m	union:tui_win_info::__anon1652
opaque	libiberty/cp-demangle.c	/^  void *opaque;$/;"	m	struct:d_print_info	file:
opaque	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint opaque;$/;"	f	struct:DotZLib.ZStream
opaque	zlib/contrib/minizip/ioapi.h	/^    voidpf              opaque;$/;"	m	struct:zlib_filefunc64_def_s
opaque	zlib/contrib/minizip/ioapi.h	/^    voidpf              opaque;$/;"	m	struct:zlib_filefunc_def_s
opaque	zlib/zlib.h	/^    voidpf     opaque;  \/* private data object passed to zalloc and zfree *\/$/;"	m	struct:z_stream_s
opaque_data	gdb/reverse.c	/^  gdb_byte *opaque_data;$/;"	m	struct:bookmark	file:
opaque_routine	gdb/testsuite/gdb.base/wrong_frame_bt_full-opaque.c	/^opaque_routine (void)$/;"	f
opaque_type_chain	gdb/coffread.c	/^static struct symbol *opaque_type_chain[HASHSIZE];$/;"	v	typeref:struct:symbol	file:
opaque_type_resolution	gdb/gdbtypes.c	/^static int opaque_type_resolution = 1;$/;"	v	file:
opbuf	sim/arm/wrapper.c	/^static char opbuf[1000];$/;"	v	file:
opbuf	sim/m32c/trace.c	/^static char opbuf[1000];$/;"	v	file:
opbuf	sim/rl78/trace.c	/^static char opbuf[1000];$/;"	v	file:
opbuf	sim/rx/trace.c	/^static char opbuf[1000];$/;"	v	file:
opc	opcodes/dlx-dis.c	/^unsigned char opc, rs1, rs2, rd;$/;"	v
opc_ed	opcodes/z80-dis.c	/^struct tab_elt opc_ed[] =$/;"	v	typeref:struct:tab_elt
opc_htab	include/opcode/loongarch.h	/^  const struct loongarch_opcode *opc_htab[16];$/;"	m	struct:loongarch_ase	typeref:struct:loongarch_ase::loongarch_opcode
opc_htab_inited	include/opcode/loongarch.h	/^  unsigned char opc_htab_inited;$/;"	m	struct:loongarch_ase
opc_ind	opcodes/z80-dis.c	/^static struct tab_elt opc_ind[] =$/;"	v	typeref:struct:tab_elt	file:
opc_index	opcodes/s390-dis.c	/^static int opc_index[256];$/;"	v	file:
opc_main	opcodes/z80-dis.c	/^static struct tab_elt opc_main[] =$/;"	v	typeref:struct:tab_elt	file:
opc_reg_to_gdb_regnum	gdb/rl78-tdep.c	/^opc_reg_to_gdb_regnum (int opcreg)$/;"	f	file:
opclass	opcodes/mcore-opc.h	/^  mcore_opclass  opclass;$/;"	m	struct:inst
opcode	bfd/coff-sh.c	/^  unsigned short opcode;$/;"	m	struct:sh_opcode	file:
opcode	bfd/elf32-epiphany.c	/^  unsigned short opcode;$/;"	m	struct:epiphany_opcode	file:
opcode	bfd/elf32-ip2k.c	/^  unsigned short opcode;$/;"	m	struct:ip2k_opcode	file:
opcode	bfd/elf32-xtensa.c	/^  xtensa_opcode opcode;$/;"	m	struct:reloc_range_list_entry_struct	file:
opcode	bfd/elf32-xtensa.c	/^  xtensa_opcode opcode;$/;"	m	struct:source_reloc_struct	file:
opcode	gdb/arm-tdep.c	/^  uint32_t opcode;              \/* Insn opcode.  *\/$/;"	m	struct:insn_decode_record_t	file:
opcode	gdb/expression.h	/^    enum exp_opcode opcode;$/;"	m	union:exp_element	typeref:enum:exp_element::exp_opcode
opcode	gdb/parser-defs.h	/^    enum exp_opcode opcode;$/;"	m	struct:op_print	typeref:enum:op_print::exp_opcode
opcode	include/opcode/aarch64.h	/^  aarch64_insn opcode;$/;"	m	struct:aarch64_opcode
opcode	include/opcode/aarch64.h	/^  const aarch64_opcode *opcode;$/;"	m	struct:aarch64_inst
opcode	include/opcode/alpha.h	/^  unsigned opcode;$/;"	m	struct:alpha_opcode
opcode	include/opcode/arc.h	/^  unsigned long long opcode;$/;"	m	struct:arc_opcode
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1337
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1338
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1339
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1340
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1341
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1352
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1354
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1359
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1360
opcode	include/opcode/bfin.h	/^  unsigned long opcode;$/;"	m	struct:__anon1361
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1342
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1343
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1344
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1345
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1346
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1347
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1348
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1349
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1350
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1351
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1353
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1355
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1356
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1357
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1358
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1362
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1363
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1364
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1365
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1366
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1367
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1368
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1369
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1370
opcode	include/opcode/bfin.h	/^  unsigned short opcode;$/;"	m	struct:__anon1371
opcode	include/opcode/cgen.h	/^  const CGEN_OPCODE *opcode;$/;"	m	struct:cgen_insn
opcode	include/opcode/d10v.h	/^  long opcode;$/;"	m	struct:d10v_opcode
opcode	include/opcode/dlx.h	/^  unsigned long opcode;$/;"	m	struct:dlx_opcode
opcode	include/opcode/ia64.h	/^    ia64_insn opcode;$/;"	m	struct:ia64_opcode
opcode	include/opcode/m68hc11.h	/^  unsigned int   opcode;$/;"	m	struct:m68hc11_opcode
opcode	include/opcode/m68k.h	/^  unsigned long opcode;$/;"	m	struct:m68k_opcode
opcode	include/opcode/mn10200.h	/^  unsigned long opcode;$/;"	m	struct:mn10200_opcode
opcode	include/opcode/mn10300.h	/^  unsigned long opcode;$/;"	m	struct:mn10300_opcode
opcode	include/opcode/moxie.h	/^  short         opcode;$/;"	m	struct:moxie_opc_info_t
opcode	include/opcode/np1.h	/^  unsigned long opcode;$/;"	m	struct:gld_opcode
opcode	include/opcode/pdp11.h	/^  int opcode;$/;"	m	struct:pdp11_opcode
opcode	include/opcode/pj.h	/^  short opcode;$/;"	m	struct:pj_opc_info_t
opcode	include/opcode/pn.h	/^  unsigned long opcode;$/;"	m	struct:gld_opcode
opcode	include/opcode/ppc.h	/^  uint64_t opcode;$/;"	m	struct:powerpc_opcode
opcode	include/opcode/s390.h	/^    unsigned char opcode[6];$/;"	m	struct:s390_opcode
opcode	include/opcode/spu.h	/^   unsigned int opcode;$/;"	m	struct:spu_opcode
opcode	include/opcode/tic30.h	/^  unsigned char opcode;$/;"	m	struct:_register
opcode	include/opcode/tic4x.h	/^  unsigned long opcode;$/;"	m	struct:tic4x_inst
opcode	include/opcode/tic54x.h	/^  unsigned short opcode;$/;"	m	struct:_template
opcode	include/opcode/tic80.h	/^  unsigned long opcode;$/;"	m	struct:tic80_opcode
opcode	include/opcode/tilegx.h	/^  const struct tilegx_opcode *opcode;$/;"	m	struct:tilegx_decoded_instruction	typeref:struct:tilegx_decoded_instruction::tilegx_opcode
opcode	include/opcode/tilepro.h	/^  const struct tilepro_opcode *opcode;$/;"	m	struct:tilepro_decoded_instruction	typeref:struct:tilepro_decoded_instruction::tilepro_opcode
opcode	include/opcode/v850.h	/^  unsigned long opcode;$/;"	m	struct:v850_opcode
opcode	include/xtensa-isa-internal.h	/^    xtensa_opcode opcode;		\/* Internal opcode number.  *\/$/;"	m	union:xtensa_lookup_entry_struct::__anon1407
opcode	opcodes/aarch64-gen.c	/^  aarch64_insn opcode;$/;"	m	struct:opcode_node	file:
opcode	opcodes/arc-dis.c	/^  const struct arc_opcode *opcode;$/;"	m	struct:arc_disassemble_info	typeref:struct:arc_disassemble_info::arc_opcode	file:
opcode	opcodes/arc-dis.c	/^  const struct arc_opcode *opcode;$/;"	m	struct:arc_operand_iterator	typeref:struct:arc_operand_iterator::arc_opcode	file:
opcode	opcodes/avr-dis.c	/^  char *opcode;$/;"	m	struct:avr_opcodes_s	file:
opcode	opcodes/h8300-dis.c	/^  const struct h8_opcode *opcode;$/;"	m	struct:h8_instruction	typeref:struct:h8_instruction::h8_opcode	file:
opcode	opcodes/i386-gen.c	/^  char *opcode;$/;"	m	struct:opcode_hash_entry	file:
opcode	opcodes/ia64-asmtab.h	/^  ia64_insn opcode;$/;"	m	struct:ia64_main_table
opcode	opcodes/ia64-gen.c	/^  struct ia64_opcode *opcode;$/;"	m	struct:main_entry	typeref:struct:main_entry::ia64_opcode	file:
opcode	opcodes/nds32-asm.h	/^  const char *opcode;$/;"	m	struct:nds32_opcode
opcode	opcodes/nds32-asm.h	/^  struct nds32_opcode *opcode;$/;"	m	struct:nds32_asm_insn	typeref:struct:nds32_asm_insn::nds32_opcode
opcode	opcodes/nios2-dis.c	/^  const struct nios2_opcode *opcode;$/;"	m	struct:_nios2_opcode_hash	typeref:struct:_nios2_opcode_hash::nios2_opcode	file:
opcode	opcodes/opc2c.c	/^} opcode;$/;"	t	typeref:struct:__anon18	file:
opcode	opcodes/s12z-dis.c	/^struct opcode$/;"	s	file:
opcode	opcodes/s390-mkopc.c	/^    char  opcode[16];$/;"	m	struct:op_struct	file:
opcode	opcodes/sparc-dis.c	/^  const sparc_opcode *opcode;$/;"	m	struct:sparc_opcode_hash	file:
opcode	opcodes/wasm32-dis.c	/^  unsigned char opcode;$/;"	m	struct:wasm32_opcode_s	file:
opcode	opcodes/z8k-opc.h	/^  unsigned char opcode;$/;"	m	struct:__anon28
opcode	sim/cr16/cr16_sim.h	/^  uint32 opcode;$/;"	m	struct:simops
opcode	sim/cr16/interp.c	/^  uint32 opcode;$/;"	m	struct:hash_entry	file:
opcode	sim/d10v/d10v_sim.h	/^  long opcode;$/;"	m	struct:simops
opcode	sim/d10v/interp.c	/^  uint32 opcode;$/;"	m	struct:hash_entry	file:
opcode	sim/h8300/sim-main.h	/^  int opcode;$/;"	m	struct:__anon780
opcode	sim/igen/gen.h	/^  opcode_field *opcode;$/;"	m	struct:_gen_entry
opcode	sim/igen/gen.h	/^  opcode_field *opcode;$/;"	m	struct:_insn_opcodes
opcode	sim/igen/gen.h	/^  opcode_field *opcode;$/;"	m	struct:_opcode_bits
opcode	sim/m32c/opc2c.c	/^} opcode;$/;"	t	typeref:struct:__anon528	file:
opcode	sim/mn10300/mn10300_sim.h	/^  long opcode;$/;"	m	struct:simops
opcode	sim/ppc/ld-insn.h	/^  opcode_field *opcode;$/;"	m	struct:_insn_bits
opcode	sim/ppc/ld-insn.h	/^  opcode_field *opcode;$/;"	m	struct:_insn_table
opcode	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I16  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
opcode	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	.macro TEST_INST_FF_I32_I32  flags_to_set, flags_to_clear, opcode, op1, op2$/;"	v
opcode	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I16 0, 0, \\opcode, \\op1, \\op2$/;"	v
opcode	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	TEST_INST_FF_I32_I32 0, 0, \\opcode, \\op1, \\op2$/;"	v
opcode	sim/v850/v850_sim.h	/^  unsigned long   opcode;$/;"	m	struct:simops
opcode16	opcodes/arm-dis.c	/^struct opcode16$/;"	s	file:
opcode2	include/opcode/tic54x.h	/^  unsigned short opcode2, mask2;   \/* some insns have an extended opcode *\/$/;"	m	struct:_template
opcode32	opcodes/arm-dis.c	/^struct opcode32$/;"	s	file:
opcodePTR	opcodes/xgate-dis.c	/^  struct xgate_opcode *opcodePTR;$/;"	m	struct:decodeInfo	typeref:struct:decodeInfo::xgate_opcode	file:
opcode_base	bfd/dwarf2.c	/^  unsigned char opcode_base;$/;"	m	struct:line_head	file:
opcode_bit_cmp	sim/igen/gen.c	/^opcode_bit_cmp (opcode_bits *l, opcode_bits *r)$/;"	f	file:
opcode_bits	opcodes/sparc-dis.c	/^static int opcode_bits[4] = { 0x01c00000, 0x0, 0x01f80000, 0x01f80000 };$/;"	v	file:
opcode_bits	sim/igen/gen.h	/^typedef struct _opcode_bits opcode_bits;$/;"	t	typeref:struct:_opcode_bits
opcode_bits_cmp	sim/igen/gen.c	/^opcode_bits_cmp (opcode_bits *l, opcode_bits *r)$/;"	f	file:
opcode_count	opcodes/ia64-gen.c	/^int opcode_count = 0;$/;"	v
opcode_decode_fn	include/xtensa-isa-internal.h	/^  xtensa_opcode_decode_fn opcode_decode_fn;$/;"	m	struct:xtensa_slot_internal_struct
opcode_descriptor	bfd/elfxx-mips.c	/^struct opcode_descriptor {$/;"	s	file:
opcode_entry	include/opcode/visium.h	/^static const struct opcode_entry$/;"	s
opcode_entry_type	opcodes/z8k-opc.h	/^} opcode_entry_type;$/;"	t	typeref:struct:__anon28
opcode_field	sim/igen/gen.h	/^typedef struct _opcode_field opcode_field;$/;"	t	typeref:struct:_opcode_field
opcode_field	sim/ppc/ld-insn.h	/^typedef struct _opcode_field opcode_field;$/;"	t	typeref:struct:_opcode_field
opcode_format1	include/opcode/pru.h	/^    opcode_format1,$/;"	e	enum:opcode_format_type
opcode_format2ab	include/opcode/pru.h	/^    opcode_format2ab,$/;"	e	enum:opcode_format_type
opcode_format2abl	include/opcode/pru.h	/^    opcode_format2abl,$/;"	e	enum:opcode_format_type
opcode_format2c	include/opcode/pru.h	/^    opcode_format2c,$/;"	e	enum:opcode_format_type
opcode_format2de	include/opcode/pru.h	/^    opcode_format2de,$/;"	e	enum:opcode_format_type
opcode_format45	include/opcode/pru.h	/^    opcode_format45,$/;"	e	enum:opcode_format_type
opcode_format6	include/opcode/pru.h	/^    opcode_format6$/;"	e	enum:opcode_format_type
opcode_format_type	include/opcode/pru.h	/^enum opcode_format_type {$/;"	g
opcode_fprintf_vma	opcodes/ia64-gen.c	62;"	d	file:
opcode_has_alias	include/opcode/aarch64.h	/^opcode_has_alias (const aarch64_opcode *opcode)$/;"	f
opcode_has_special_coder	include/opcode/aarch64.h	/^opcode_has_special_coder (const aarch64_opcode *opcode)$/;"	f
opcode_hash_entry	opcodes/i386-gen.c	/^struct opcode_hash_entry$/;"	s	file:
opcode_hash_eq	opcodes/i386-gen.c	/^opcode_hash_eq (const void *p, const void *q)$/;"	f	file:
opcode_hash_hash	opcodes/i386-gen.c	/^opcode_hash_hash (const void *p)$/;"	f	file:
opcode_hash_table	opcodes/sparc-dis.c	/^static sparc_opcode_hash *opcode_hash_table[HASH_SIZE];$/;"	v	file:
opcode_htab	opcodes/nds32-asm.c	/^static htab_t opcode_htab;$/;"	v	file:
opcode_htab	opcodes/nds32-dis.c	/^static htab_t opcode_htab;$/;"	v	file:
opcode_ia64_h	include/opcode/ia64.h	22;"	d
opcode_id_size	include/opcode/ns32k.h	/^  unsigned char opcode_id_size; \/* not used by the assembler *\/$/;"	m	struct:ns32k_opcode
opcode_is_member	include/opcode/mips.h	/^opcode_is_member (const struct mips_opcode *insn, int isa, int ase, int cpu)$/;"	f
opcode_len	gdb/amd64-tdep.c	/^  int opcode_len;$/;"	m	struct:amd64_insn	file:
opcode_length	opcodes/i386-opc.h	/^  unsigned char opcode_length;$/;"	m	struct:insn_template
opcode_mask	opcodes/microblaze-opc.h	/^  unsigned long opcode_mask;  \/* Which bits define the opcode.  *\/$/;"	m	struct:op_code_struct
opcode_mask_more_specific	opcodes/s390-dis.c	/^opcode_mask_more_specific (const struct s390_opcode *a,$/;"	f	file:
opcode_modifier	include/opcode/tic30.h	/^  unsigned int opcode_modifier;$/;"	m	struct:_template
opcode_modifier	opcodes/i386-opc.h	/^  i386_opcode_modifier opcode_modifier;$/;"	m	struct:insn_template
opcode_modifiers	opcodes/i386-gen.c	/^static bitfield opcode_modifiers[] =$/;"	v	file:
opcode_next	include/opcode/pj.h	/^  short opcode_next;$/;"	m	struct:pj_opc_info_t
opcode_node	opcodes/aarch64-gen.c	/^struct opcode_node$/;"	s	file:
opcode_node	opcodes/aarch64-gen.c	/^typedef struct opcode_node opcode_node;$/;"	t	typeref:struct:opcode_node	file:
opcode_nodes_head	opcodes/aarch64-gen.c	/^static opcode_node opcode_nodes_head;$/;"	v	file:
opcode_nr	sim/igen/gen.h	/^  int opcode_nr;$/;"	m	struct:_gen_entry
opcode_nr	sim/igen/ld-decode.h	/^  int opcode_nr;$/;"	m	struct:_decode_path
opcode_nr	sim/ppc/ld-insn.h	/^  int opcode_nr;$/;"	m	struct:_insn_table
opcode_offset	gdb/amd64-tdep.c	/^  int opcode_offset;$/;"	m	struct:amd64_insn	file:
opcode_pc	sim/rl78/rl78.c	/^static int opcode_pc = 0;$/;"	v	file:
opcode_priority	include/opcode/aarch64.h	/^opcode_priority (const aarch64_opcode *opcode)$/;"	f
opcode_rule	sim/igen/gen.h	/^  decode_table *opcode_rule;$/;"	m	struct:_gen_entry
opcode_rule	sim/ppc/ld-insn.h	/^  decode_table *opcode_rule;$/;"	m	struct:_insn_table
opcode_seed	include/opcode/ns32k.h	/^  unsigned long opcode_seed;$/;"	m	struct:ns32k_opcode
opcode_sentinel_enum	opcodes/arm-dis.c	/^enum opcode_sentinel_enum$/;"	g	file:
opcode_sentinels	opcodes/arm-dis.c	/^} opcode_sentinels;$/;"	v	typeref:enum:opcode_sentinel_enum
opcode_size	include/opcode/ns32k.h	/^  unsigned char opcode_size;$/;"	m	struct:ns32k_opcode
opcode_t	opcodes/nds32-asm.h	/^} opcode_t;$/;"	t	typeref:struct:nds32_opcode
opcode_tile_h	include/opcode/tilegx.h	22;"	d
opcode_tilepro_h	include/opcode/tilepro.h	22;"	d
opcode_type	opcodes/ia64-asmtab.h	/^  unsigned char opcode_type;$/;"	m	struct:ia64_main_table
opcode_verify	opcodes/ia64-opc.c	/^opcode_verify (ia64_insn opcode, int place, enum ia64_insn_type type)$/;"	f	file:
opcodes	bfd/coff-sh.c	/^  const struct sh_opcode *opcodes;$/;"	m	struct:sh_minor_opcode	typeref:struct:sh_minor_opcode::sh_opcode	file:
opcodes	bfd/xtensa-modules.c	/^static xtensa_opcode_internal opcodes[] = {$/;"	v	file:
opcodes	include/opcode/loongarch.h	/^  struct loongarch_opcode * const opcodes;$/;"	m	struct:loongarch_ase
opcodes	include/xtensa-isa-internal.h	/^  xtensa_opcode_internal *opcodes;$/;"	m	struct:xtensa_isa_internal_struct
opcodes	opcodes/iq2000-desc.h	/^typedef enum opcodes {$/;"	g
opcodes	opcodes/lm32-desc.h	/^typedef enum opcodes {$/;"	g
opcodes	opcodes/microblaze-opc.h	/^} opcodes[MAX_OPCODES] =$/;"	v	typeref:struct:op_code_struct
opcodes	opcodes/nios2-dis.c	/^  const struct nios2_opcode *opcodes;$/;"	m	struct:_nios2_disassembler_state	typeref:struct:_nios2_disassembler_state::nios2_opcode	file:
opcodes	opcodes/opc2c.c	/^opcode ** opcodes;$/;"	v
opcodes	sim/igen/gen.h	/^  insn_opcodes *opcodes;$/;"	m	struct:_insn_list
opcodes	sim/m32c/opc2c.c	/^opcode **opcodes;$/;"	v
opcodes_eq	opcodes/ia64-gen.c	/^opcodes_eq (struct ia64_opcode *opc1, struct ia64_opcode *opc2)$/;"	f	file:
opcodes_error_handler	opcodes/epiphany-desc.c	1943;"	d	file:
opcodes_error_handler	opcodes/fr30-desc.c	1420;"	d	file:
opcodes_error_handler	opcodes/frv-desc.c	6160;"	d	file:
opcodes_error_handler	opcodes/ip2k-desc.c	849;"	d	file:
opcodes_error_handler	opcodes/iq2000-desc.c	1854;"	d	file:
opcodes_error_handler	opcodes/lm32-desc.c	836;"	d	file:
opcodes_error_handler	opcodes/m32c-desc.c	62867;"	d	file:
opcodes_error_handler	opcodes/m32r-desc.c	1199;"	d	file:
opcodes_error_handler	opcodes/mep-desc.c	6060;"	d	file:
opcodes_error_handler	opcodes/mt-desc.c	980;"	d	file:
opcodes_error_handler	opcodes/or1k-desc.c	1782;"	d	file:
opcodes_error_handler	opcodes/sysdep.h	59;"	d
opcodes_error_handler	opcodes/xc16x-desc.c	3183;"	d	file:
opcodes_error_handler	opcodes/xstormy16-desc.c	1151;"	d	file:
opd	bfd/elf64-ppc.c	/^    } opd;$/;"	m	union:_ppc64_elf_section_data::__anon1171	typeref:struct:_ppc64_elf_section_data::__anon1171::_opd_sec_data	file:
opd	bfd/elf64-ppc.c	/^  } opd;$/;"	m	struct:ppc64_elf_obj_tdata	typeref:union:ppc64_elf_obj_tdata::__anon1170	file:
opd_abi	bfd/elf64-ppc.c	/^  unsigned int opd_abi:1;$/;"	m	struct:ppc_link_hash_table	file:
opd_entry_value	bfd/elf64-ppc.c	/^opd_entry_value (asection *opd_sec,$/;"	f	file:
opd_offset	bfd/elf64-hppa.c	/^  bfd_vma opd_offset;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
opd_rel_sec	bfd/elf64-hppa.c	/^  asection *opd_rel_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
opd_sec	bfd/elf64-hppa.c	/^  asection *opd_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
opdep	opcodes/ia64-gen.c	/^struct opdep$/;"	s	file:
opdeplen	opcodes/ia64-gen.c	/^static int opdeplen = 0;$/;"	v	file:
opdeps	opcodes/ia64-gen.c	/^} **opdeps;$/;"	v	typeref:struct:opdep
opdeptotlen	opcodes/ia64-gen.c	/^static int opdeptotlen = 0;$/;"	v	file:
open	gdb/gnulib/import/open.c	/^open (const char *filename, int flags, ...)$/;"	f
open	gdb/mi/mi-out.c	/^mi_ui_out::open (const char *name, ui_out_type type)$/;"	f	class:mi_ui_out
open	gdb/nto-procfs.c	/^nto_procfs_target::open (const char *arg, int from_tty)$/;"	f	class:nto_procfs_target
open	gdb/proc-utils.h	105;"	d
open	gdb/remote.c	/^extended_remote_target::open (const char *name, int from_tty)$/;"	f	class:extended_remote_target
open	gdb/remote.c	/^remote_target::open (const char *name, int from_tty)$/;"	f	class:remote_target
open	gdb/serial.h	/^    int (*open) (struct serial *, const char *name);$/;"	m	struct:serial_ops
open	gdb/ui-file.c	/^stdio_file::open (const char *name, const char *mode)$/;"	f	class:stdio_file
open	include/gdb/callback.h	/^  int (*open) (host_callback *, const char*, int mode);$/;"	m	struct:host_callback_struct
open	intl/loadmsgcat.c	460;"	d	file:
open	readline/doc/texi2html	/^sub open {$/;"	s
open	sim/m32c/gdb-if.c	/^static int open;$/;"	v	file:
open	sim/rl78/gdb-if.c	/^static int open;$/;"	v	file:
open	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf *gzfilebuf::open( const char *name,$/;"	f	class:gzfilebuf
open	zlib/contrib/iostream/zfstream.cpp	/^void gzfilestream_common::open( const char *name, int io_mode ) {$/;"	f	class:gzfilestream_common
open	zlib/contrib/iostream2/zstream.h	/^        void open(FILE* fp) {$/;"	f	class:izstream
open	zlib/contrib/iostream2/zstream.h	/^        void open(FILE* fp, int level = Z_DEFAULT_COMPRESSION) {$/;"	f	class:ozstream
open	zlib/contrib/iostream2/zstream.h	/^        void open(const char* name) {$/;"	f	class:izstream
open	zlib/contrib/iostream2/zstream.h	/^        void open(const char* name, int level = Z_DEFAULT_COMPRESSION) {$/;"	f	class:ozstream
open	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::open(const char *name,$/;"	f	class:gzfilebuf
open	zlib/contrib/iostream3/zfstream.cc	/^gzifstream::open(const char* name,$/;"	f	class:gzifstream
open	zlib/contrib/iostream3/zfstream.cc	/^gzofstream::open(const char* name,$/;"	f	class:gzofstream
open	zlib/gzguts.h	47;"	d
open_1	gdb/remote.c	/^remote_target::open_1 (const char *name, int from_tty, int extended_p)$/;"	f	class:remote_target
open_and_init_dwo_file	gdb/dwarf2read.c	/^open_and_init_dwo_file (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
open_and_init_dwp_file	gdb/dwarf2read.c	/^open_and_init_dwp_file (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
open_char	opcodes/i386-dis.c	/^static char open_char;$/;"	v	file:
open_context_file	gdb/testsuite/gdb.arch/spu-info.c	/^open_context_file (int context_fd, char *name, int flags)$/;"	f
open_defs	sim/common/gentmap.c	27;"	d	file:
open_defs	sim/common/gentmap.c	29;"	d	file:
open_disk_image	sim/ppc/hw_disk.c	/^open_disk_image(device *me,$/;"	f	file:
open_dwo_file	gdb/dwarf2read.c	/^open_dwo_file (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
open_dwp_file	gdb/dwarf2read.c	/^open_dwp_file (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
open_fds	gdb/common/filestuff.c	/^static std::vector<int> open_fds;$/;"	m	class:std	file:
open_fds	gdb/gdbserver/hostio.c	/^static struct fd_list *open_fds;$/;"	v	typeref:struct:fd_list	file:
open_files	bfd/cache.c	/^static int open_files;$/;"	v	file:
open_kind	sim/common/sim-base.h	/^  SIM_OPEN_KIND open_kind;$/;"	m	struct:__anon638
open_map	include/gdb/callback.h	/^  CB_TARGET_DEFS_MAP *open_map;$/;"	m	struct:host_callback_struct
open_map	sim/cris/traps.c	/^static const CB_TARGET_DEFS_MAP open_map[] = {$/;"	v	file:
open_mode	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::open_mode(std::ios_base::openmode mode,$/;"	f	class:gzfilebuf
open_nested_file	bfd/archive.c	/^open_nested_file (const char *filename, bfd *archive)$/;"	f	file:
open_objfile	sim/m32c/gdb-if.c	/^open_objfile (const char *filename)$/;"	f	file:
open_objfile	sim/rl78/gdb-if.c	/^open_objfile (const char *filename)$/;"	f	file:
open_objfile	sim/rx/gdb-if.c	/^open_objfile (const char *filename)$/;"	f	file:
open_process_used	gdb/windows-nat.c	/^static int open_process_used = 0;$/;"	v	file:
open_procinfo_files	gdb/procfs.c	/^open_procinfo_files (procinfo *pi, int which)$/;"	f	file:
open_read	libiberty/pex-common.h	/^  int (*open_read) (struct pex_obj *, const char *\/* name *\/, int \/* binary *\/);$/;"	m	struct:pex_funcs
open_script	gdb/cli/cli-cmds.h	/^  open_script (gdb_file_up &&stream_,$/;"	f	struct:open_script
open_script	gdb/cli/cli-cmds.h	/^struct open_script$/;"	s
open_shlib	gdb/testsuite/gdb.base/watchpoint-solib.c	/^void open_shlib ()$/;"	f
open_source_file	gdb/source.c	/^open_source_file (struct symtab *s)$/;"	f
open_symbol_file_object	gdb/solib-darwin.c	/^open_symbol_file_object (int from_tty)$/;"	f	file:
open_symbol_file_object	gdb/solib-dsbt.c	/^open_symbol_file_object (int from_tty)$/;"	f	file:
open_symbol_file_object	gdb/solib-frv.c	/^open_symbol_file_object (int from_tty)$/;"	f	file:
open_symbol_file_object	gdb/solib-svr4.c	/^open_symbol_file_object (int from_tty)$/;"	f	file:
open_symbol_file_object	gdb/solist.h	/^    int (*open_symbol_file_object) (int from_ttyp);$/;"	m	struct:target_so_ops
open_table	sim/igen/table.c	/^typedef struct _open_table open_table;$/;"	t	typeref:struct:_open_table	file:
open_table	sim/ppc/table.c	/^typedef struct _open_table open_table;$/;"	t	typeref:struct:_open_table	file:
open_target	gdb/target.c	/^open_target (const char *args, int from_tty, struct cmd_list_element *command)$/;"	f	file:
open_tdefs	sim/common/gentmap.c	/^static struct tdefs open_tdefs[] = {$/;"	v	typeref:struct:tdefs	file:
open_terminal_stream	gdb/top.c	/^open_terminal_stream (const char *name)$/;"	f	file:
open_trace	sim/mips/interp.c	/^open_trace (SIM_DESC sd)$/;"	f	file:
open_trace	sim/mips/interp.c	158;"	d	file:
open_with_retry	gdb/procfs.c	/^open_with_retry (const char *pathname, int flags)$/;"	f	file:
open_with_trace	gdb/proc-api.c	/^open_with_trace (char *filename, int mode, char *file, int line)$/;"	f
open_write	libiberty/pex-common.h	/^  int (*open_write) (struct pex_obj *, const char *\/* name *\/,$/;"	m	struct:pex_funcs
openat	gdb/gnulib/import/openat.c	/^openat (int fd, char const *file, int flags, ...)$/;"	f
openat_needs_fchdir	gdb/gnulib/import/openat.c	/^openat_needs_fchdir (void)$/;"	f
openat_permissive	gdb/gnulib/import/openat.c	/^openat_permissive (int fd, char const *file, int flags, mode_t mode,$/;"	f
openat_proc_name	gdb/gnulib/import/openat-proc.c	/^openat_proc_name (char buf[OPENAT_BUFFER_SIZE], int fd, char const *file)$/;"	f
openat_restore_fail	gdb/gnulib/import/openat-die.c	/^openat_restore_fail (int errnum)$/;"	f
openat_save_fail	gdb/gnulib/import/openat-die.c	/^openat_save_fail (int errnum)$/;"	f
opencl_component_ref	gdb/opencl-lang.c	/^opencl_component_ref (struct expression *exp, struct value *val, char *comps,$/;"	f	file:
opencl_language_arch_info	gdb/opencl-lang.c	/^opencl_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
opencl_language_defn	gdb/opencl-lang.c	/^extern const struct language_defn opencl_language_defn =$/;"	v	typeref:struct:language_defn
opencl_logical_not	gdb/opencl-lang.c	/^opencl_logical_not (struct expression *exp, struct value *arg)$/;"	f	file:
opencl_primitive_type_bool	gdb/opencl-lang.c	/^  opencl_primitive_type_bool,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_intptr_t	gdb/opencl-lang.c	/^  opencl_primitive_type_intptr_t,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_ptrdiff_t	gdb/opencl-lang.c	/^  opencl_primitive_type_ptrdiff_t,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_size_t	gdb/opencl-lang.c	/^  opencl_primitive_type_size_t,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_uintptr_t	gdb/opencl-lang.c	/^  opencl_primitive_type_uintptr_t,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_unsigned_char	gdb/opencl-lang.c	/^  opencl_primitive_type_unsigned_char,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_unsigned_int	gdb/opencl-lang.c	/^  opencl_primitive_type_unsigned_int,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_unsigned_long	gdb/opencl-lang.c	/^  opencl_primitive_type_unsigned_long,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_unsigned_short	gdb/opencl-lang.c	/^  opencl_primitive_type_unsigned_short,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_type_void	gdb/opencl-lang.c	/^  opencl_primitive_type_void,$/;"	e	enum:opencl_primitive_types	file:
opencl_primitive_types	gdb/opencl-lang.c	/^enum opencl_primitive_types {$/;"	g	file:
opencl_print_type	gdb/opencl-lang.c	/^opencl_print_type (struct type *type, const char *varstring,$/;"	f	file:
opencl_relop	gdb/opencl-lang.c	/^opencl_relop (struct expression *exp, struct value *arg1, struct value *arg2,$/;"	f	file:
opencl_type_data	gdb/opencl-lang.c	/^static struct gdbarch_data *opencl_type_data;$/;"	v	typeref:struct:gdbarch_data	file:
opencl_value_cast	gdb/opencl-lang.c	/^opencl_value_cast (struct type *type, struct value *arg)$/;"	f	file:
opencl_value_funcs	gdb/opencl-lang.c	/^static const struct lval_funcs opencl_value_funcs =$/;"	v	typeref:struct:lval_funcs	file:
opendir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (opendir);$/;"	v
opendir	gdb/gnulib/import/dirent.in.h	78;"	d
opendir	gdb/gnulib/import/dirent.in.h	79;"	d
opendir	gdb/gnulib/import/dirent.in.h	92;"	d
opendir	gdb/gnulib/import/getcwd.c	97;"	d	file:
opendir	gdb/gnulib/import/glob.c	240;"	d	file:
opendir	gdb/gnulib/import/glob.c	70;"	d	file:
opendir	gdb/gnulib/import/opendir.c	/^opendir (const char *dir_name)$/;"	f
opendir	gdb/gnulib/import/opendir.c	52;"	d	file:
opened_once	bfd/bfd-in2.h	/^  unsigned int opened_once : 1;$/;"	m	struct:bfd
openkey	libiberty/pex-win32.c	/^openkey (HKEY hStart, const char *keys[])$/;"	f	file:
openlib	gdb/testsuite/gdb.cp/infcall-dlopen.cc	/^openlib (const char *filename)$/;"	f	file:
openp	gdb/source.c	/^openp (const char *path, openp_flags opts, const char *string,$/;"	f
openp_flag	gdb/source.h	/^enum openp_flag$/;"	g
openr_next_archived_file	bfd/bfd-in2.h	/^  bfd *       (*openr_next_archived_file) (bfd *, bfd *);$/;"	m	struct:bfd_target
oper	gdb/c-exp.y	/^oper:	OPERATOR NEW$/;"	l
oper	gdb/cp-name-parser.y	/^oper	:	OPERATOR NEW$/;"	l
operMask	opcodes/xgate-dis.c	/^  unsigned int operMask;$/;"	m	struct:decodeInfo	file:
operMasksRegisterBits	opcodes/xgate-dis.c	/^  unsigned int operMasksRegisterBits;$/;"	m	struct:decodeInfo	file:
operand	include/opcode/arc.h	/^  struct arc_operand_operation operand[6];$/;"	m	struct:arc_pseudo_insn	typeref:struct:arc_pseudo_insn::arc_operand_operation
operand	opcodes/aarch64-gen.c	/^struct operand$/;"	s	file:
operand	opcodes/aarch64-gen.c	/^typedef struct operand operand;$/;"	t	typeref:struct:operand	file:
operand_1	include/opcode/pyr.h	/^    unsigned int operand_1 :6;$/;"	m	struct:pyr_insn_format
operand_2	include/opcode/pyr.h	/^    unsigned int operand_2:6;$/;"	m	struct:pyr_insn_format
operand_also_qualified_p	opcodes/aarch64-opc.c	/^operand_also_qualified_p (const struct aarch64_opnd_info *operand,$/;"	f	file:
operand_cnt	include/opcode/arc.h	/^  unsigned operand_cnt;$/;"	m	struct:arc_pseudo_insn
operand_deliminator	opcodes/dlx-dis.c	/^operand_deliminator (struct disassemble_info *info, char *ptr)$/;"	f	file:
operand_desc	include/opcode/cr16.h	/^operand_desc;$/;"	t	typeref:struct:__anon1329
operand_desc	include/opcode/crx.h	/^operand_desc;$/;"	t	typeref:struct:__anon1265
operand_entry	include/opcode/cr16.h	/^operand_entry;$/;"	t	typeref:struct:__anon1333
operand_entry	include/opcode/crx.h	/^operand_entry;$/;"	t	typeref:struct:__anon1269
operand_fields	opcodes/nds32-asm.c	/^const field_t operand_fields[] =$/;"	v
operand_general_constraint_met_p	opcodes/aarch64-opc.c	/^operand_general_constraint_met_p (const aarch64_opnd_info *opnds, int idx,$/;"	f	file:
operand_has_extractor	opcodes/aarch64-opc.h	/^operand_has_extractor (const aarch64_operand *operand)$/;"	f
operand_has_inserter	opcodes/aarch64-opc.h	/^operand_has_inserter (const aarch64_operand *operand)$/;"	f
operand_id	include/xtensa-isa-internal.h	/^    int operand_id;			\/* For normal operands.  *\/$/;"	m	union:xtensa_arg_internal_struct::__anon1406
operand_idx	include/opcode/arc.h	/^  unsigned operand_idx;$/;"	m	struct:arc_operand_operation
operand_info	include/opcode/tic6x.h	/^  tic6x_operand_info operand_info[TIC6X_MAX_OPERANDS];$/;"	m	struct:__anon1320
operand_iterator_next	opcodes/arc-dis.c	/^operand_iterator_next (struct arc_operand_iterator *iter,$/;"	f	file:
operand_maybe_stack_pointer	opcodes/aarch64-opc.h	/^operand_maybe_stack_pointer (const aarch64_operand *operand)$/;"	f
operand_need_shift_by_two	opcodes/aarch64-opc.h	/^operand_need_shift_by_two (const aarch64_operand *operand)$/;"	f
operand_need_sign_extension	opcodes/aarch64-opc.h	/^operand_need_sign_extension (const aarch64_operand *operand)$/;"	f
operand_num	include/opcode/tic6x.h	/^  unsigned int operand_num;$/;"	m	struct:__anon1316
operand_qualifier_data	opcodes/aarch64-opc.c	/^struct operand_qualifier_data$/;"	s	file:
operand_qualifier_kind	opcodes/aarch64-opc.c	/^enum operand_qualifier_kind$/;"	g	file:
operand_separator	opcodes/s12z-dis.c	/^operand_separator (struct disassemble_info *info)$/;"	f	file:
operand_table	include/opcode/cgen.h	/^  CGEN_OPERAND_TABLE operand_table;$/;"	m	struct:cgen_cpu_desc
operand_type	include/opcode/cr16.h	/^operand_type;$/;"	t	typeref:enum:__anon1328
operand_type	include/opcode/crx.h	/^operand_type;$/;"	t	typeref:enum:__anon1264
operand_type_init	opcodes/i386-gen.c	/^static initializer operand_type_init[] =$/;"	v	file:
operand_type_shorthands	opcodes/i386-gen.c	/^static const initializer operand_type_shorthands[] =$/;"	v	file:
operand_types	include/opcode/tic30.h	/^  unsigned int operand_types[2][3];$/;"	m	struct:__anon1285
operand_types	include/opcode/tic30.h	/^  unsigned int operand_types[3];$/;"	m	struct:_template
operand_types	include/opcode/tic54x.h	/^  enum optype operand_types[MAX_OPERANDS];$/;"	m	struct:_template	typeref:enum:_template::optype
operand_types	opcodes/i386-gen.c	/^static bitfield operand_types[] =$/;"	v	file:
operand_types	opcodes/i386-opc.h	/^  i386_operand_type operand_types[MAX_OPERANDS];$/;"	m	struct:insn_template
operand_value	opcodes/s390-dis.c	/^union operand_value$/;"	u	file:
operand_value_powerpc	opcodes/ppc-dis.c	/^operand_value_powerpc (const struct powerpc_operand *operand,$/;"	f	file:
operand_values	include/opcode/tilegx.h	/^  long long operand_values[TILEGX_MAX_OPERANDS];$/;"	m	struct:tilegx_decoded_instruction
operand_values	include/opcode/tilepro.h	/^  int operand_values[TILEPRO_MAX_OPERANDS];$/;"	m	struct:tilepro_decoded_instruction
operand_variant_qualifier_p	opcodes/aarch64-opc.c	/^operand_variant_qualifier_p (aarch64_opnd_qualifier_t qualifier)$/;"	f	file:
operands	bfd/xtensa-modules.c	/^static xtensa_operand_internal operands[] = {$/;"	v	file:
operands	include/opcode/aarch64.h	/^  aarch64_opnd_info operands[AARCH64_MAX_OPND_NUM];$/;"	m	struct:aarch64_inst
operands	include/opcode/aarch64.h	/^  enum aarch64_opnd operands[AARCH64_MAX_OPND_NUM];$/;"	m	struct:aarch64_opcode	typeref:enum:aarch64_opcode::aarch64_opnd
operands	include/opcode/alpha.h	/^  unsigned char operands[4];$/;"	m	struct:alpha_opcode
operands	include/opcode/arc.h	/^  unsigned char operands[MAX_INSN_ARGS + 1];$/;"	m	struct:arc_opcode
operands	include/opcode/cr16.h	/^  operand_desc operands[MAX_OPERANDS];$/;"	m	struct:__anon1330
operands	include/opcode/crx.h	/^    operand_desc operands[MAX_OPERANDS];$/;"	m	struct:__anon1266
operands	include/opcode/d10v.h	/^  unsigned char operands[6];$/;"	m	struct:d10v_opcode
operands	include/opcode/d30v.h	/^  unsigned char operands[5];$/;"	m	struct:d30v_format
operands	include/opcode/ia64.h	/^    enum ia64_opnd operands[5];$/;"	m	struct:ia64_opcode	typeref:enum:ia64_opcode::ia64_opnd
operands	include/opcode/mmix.h	/^   enum mmix_operands_type operands;$/;"	m	struct:mmix_opcode	typeref:enum:mmix_opcode::mmix_operands_type
operands	include/opcode/mn10200.h	/^  unsigned char operands[8];$/;"	m	struct:mn10200_opcode
operands	include/opcode/mn10300.h	/^  unsigned char operands[MN10300_MAX_OPERANDS];$/;"	m	struct:mn10300_opcode
operands	include/opcode/ns32k.h	/^  const char *operands;$/;"	m	struct:ns32k_opcode
operands	include/opcode/ppc.h	/^  unsigned char operands[8];$/;"	m	struct:powerpc_opcode
operands	include/opcode/ppc.h	/^  unsigned int operands;$/;"	m	struct:powerpc_macro
operands	include/opcode/s390.h	/^    unsigned char operands[6];$/;"	m	struct:s390_opcode
operands	include/opcode/tic30.h	/^  unsigned int operands; \/* how many operands *\/$/;"	m	struct:_template
operands	include/opcode/tic80.h	/^  unsigned char operands[8];$/;"	m	struct:tic80_opcode
operands	include/opcode/tilegx.h	/^  const struct tilegx_operand *operands[TILEGX_MAX_OPERANDS];$/;"	m	struct:tilegx_decoded_instruction	typeref:struct:tilegx_decoded_instruction::tilegx_operand
operands	include/opcode/tilegx.h	/^  unsigned char operands[TILEGX_NUM_PIPELINE_ENCODINGS][TILEGX_MAX_OPERANDS];$/;"	m	struct:tilegx_opcode
operands	include/opcode/tilepro.h	/^  const struct tilepro_operand *operands[TILEPRO_MAX_OPERANDS];$/;"	m	struct:tilepro_decoded_instruction	typeref:struct:tilepro_decoded_instruction::tilepro_operand
operands	include/opcode/tilepro.h	/^  unsigned char operands[TILEPRO_NUM_PIPELINE_ENCODINGS][TILEPRO_MAX_OPERANDS];$/;"	m	struct:tilepro_opcode
operands	include/opcode/tilepro.h	/^  unsigned char operands[TILEPRO_SN_MAX_OPERANDS];$/;"	m	struct:tilepro_sn_opcode
operands	include/opcode/v850.h	/^  unsigned char operands[8];$/;"	m	struct:v850_opcode
operands	include/xtensa-isa-internal.h	/^  xtensa_arg_internal *operands;	\/* Array[num_operands].  *\/$/;"	m	struct:xtensa_iclass_internal_struct
operands	include/xtensa-isa-internal.h	/^  xtensa_operand_internal *operands;$/;"	m	struct:xtensa_isa_internal_struct
operands	opcodes/aarch64-gen.c	/^static operand operands[] =$/;"	v	file:
operands	opcodes/arc-dis.c	/^  struct arc_insn_operand operands[MAX_INSN_ARGS];$/;"	m	struct:arc_disassemble_info	typeref:struct:arc_disassemble_info::arc_insn_operand	file:
operands	opcodes/arc-dis.h	/^  struct arc_insn_operand operands[MAX_INSN_ARGS];$/;"	m	struct:arc_instruction	typeref:struct:arc_instruction::arc_insn_operand
operands	opcodes/i386-opc.h	/^  unsigned int operands;$/;"	m	struct:insn_template
operands	opcodes/ia64-asmtab.h	/^  unsigned char operands[5];$/;"	m	struct:ia64_main_table
operands	opcodes/s12z-dis.c	/^  operands_f operands;$/;"	m	struct:opcode	file:
operands	sim/cr16/cr16_sim.h	/^  operand_desc operands[4];$/;"	m	struct:simops
operands	sim/d10v/d10v_sim.h	/^  int operands[9];$/;"	m	struct:simops
operands	sim/m32r/cpu2.h	/^  } operands;$/;"	m	struct:parexec	typeref:union:parexec::__anon281
operands	sim/m32r/cpux.h	/^  } operands;$/;"	m	struct:parexec	typeref:union:parexec::__anon411
operands	sim/m68hc11/gencode.c	/^  const char	 *operands;$/;"	m	struct:m6811_opcode_def	file:
operands	sim/mn10300/mn10300_sim.h	/^  int operands[16];$/;"	m	struct:simops
operands	sim/v850/v850_sim.h	/^  int    operands[12];$/;"	m	struct:simops
operands2	opcodes/s12z-dis.c	/^  operands_f operands2;$/;"	m	struct:opcode	file:
operands_1	include/opcode/tic30.h	/^  unsigned int operands_1;$/;"	m	struct:__anon1285
operands_2	include/opcode/tic30.h	/^  unsigned int operands_2;$/;"	m	struct:__anon1285
operands_count	opcodes/arc-dis.c	/^  unsigned operands_count;$/;"	m	struct:arc_disassemble_info	file:
operands_count	opcodes/arc-dis.h	/^  unsigned int operands_count;$/;"	m	struct:arc_instruction
operands_f	opcodes/s12z-dis.c	/^typedef void (*operands_f) (bfd_vma memaddr, struct disassemble_info* info);$/;"	t	file:
operate_saved_history	gdb/top.c	/^static int operate_saved_history = -1;$/;"	v	file:
operation	intl/plural-exp.h	/^  } operation;$/;"	m	struct:expression	typeref:enum:expression::operator
operation_1	gdb/testsuite/gdb.cp/cpexprs.cc	/^struct operation_1$/;"	s	file:
operation_2	gdb/testsuite/gdb.cp/cpexprs.cc	/^struct operation_2$/;"	s	file:
operation_3	gdb/testsuite/gdb.cp/cpexprs.cc	/^struct operation_3$/;"	s	file:
operation_4	gdb/testsuite/gdb.cp/cpexprs.cc	/^struct operation_4$/;"	s	file:
operations_compare_1	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^namespace operations_compare_1 {$/;"	n	file:
operations_compare_13650	gdb/unittests/basic_string_view/operations/compare/char/13650.cc	/^namespace operations_compare_13650 {$/;"	n	file:
operations_copy_1	gdb/unittests/basic_string_view/operations/copy/char/1.cc	/^namespace operations_copy_1 {$/;"	n	file:
operations_data_1	gdb/unittests/basic_string_view/operations/data/char/1.cc	/^namespace operations_data_1 {$/;"	n	file:
operations_find_1	gdb/unittests/basic_string_view/operations/find/char/1.cc	/^namespace operations_find_1 {$/;"	n	file:
operations_find_2	gdb/unittests/basic_string_view/operations/find/char/2.cc	/^namespace operations_find_2 {$/;"	n	file:
operations_find_3	gdb/unittests/basic_string_view/operations/find/char/3.cc	/^namespace operations_find_3 {$/;"	n	file:
operations_find_4	gdb/unittests/basic_string_view/operations/find/char/4.cc	/^namespace operations_find_4 {$/;"	n	file:
operations_rfind_1	gdb/unittests/basic_string_view/operations/rfind/char/1.cc	/^namespace operations_rfind_1 {$/;"	n	file:
operations_rfind_2	gdb/unittests/basic_string_view/operations/rfind/char/2.cc	/^namespace operations_rfind_2 {$/;"	n	file:
operations_rfind_3	gdb/unittests/basic_string_view/operations/rfind/char/3.cc	/^namespace operations_rfind_3 {$/;"	n	file:
operations_substr_1	gdb/unittests/basic_string_view/operations/substr/char/1.cc	/^namespace operations_substr_1 {$/;"	n	file:
operator	gdb/ada-lang.c	/^ada_exc_info::operator< (const ada_exc_info &other) const$/;"	f	class:ada_exc_info
operator	gdb/ada-lang.c	/^ada_exc_info::operator== (const ada_exc_info &other) const$/;"	f	class:ada_exc_info
operator	gdb/common/tdesc.c	/^bool tdesc_feature::operator== (const tdesc_feature &other) const$/;"	f	class:tdesc_feature
operator	gdb/dwarf2read.c	/^    partial_die_info& operator=(const partial_die_info& rhs) = delete;$/;"	m	struct:allocate_on_obstack	file:
operator	gdb/dwarf2read.c	/^  void operator() (struct dwo_file *df) const$/;"	f	struct:dwo_file_deleter
operator	gdb/gdb-dlfcn.c	/^dlclose_deleter::operator() (void *handle) const$/;"	f	class:dlclose_deleter
operator	gdb/gdbserver/tdesc.c	/^bool target_desc::operator== (const target_desc &other) const$/;"	f	class:target_desc
operator	gdb/gdbtypes.c	/^operator== (const dynamic_prop &l, const dynamic_prop &r)$/;"	f
operator	gdb/gdbtypes.c	/^operator== (const range_bounds &l, const range_bounds &r)$/;"	f
operator	gdb/inf-ptrace.c	/^  void operator() (struct target_ops *ops) const$/;"	f	struct:target_unpusher
operator	gdb/location.c	/^event_location_deleter::operator() (event_location *location) const$/;"	f	class:event_location_deleter
operator	gdb/nat/linux-osdata.c	/^  bool operator< (const pid_pgid_entry &other) const$/;"	f	struct:pid_pgid_entry
operator	gdb/remote.c	/^  thread_item &operator= (thread_item &&other) = default;$/;"	m	struct:thread_item	file:
operator	gdb/remote.c	/^  void operator() (stop_reply *r) const$/;"	f	struct:stop_reply_deleter
operator	gdb/ser-mingw.c	/^  void operator() (pipe_state *ps) const$/;"	f	struct:pipe_state_destroyer
operator	gdb/target-descriptions.c	/^  bool operator!= (const target_desc &other) const$/;"	f	struct:tdesc_element
operator	gdb/target-descriptions.c	/^  bool operator== (const target_desc &other) const$/;"	f	struct:tdesc_element
operator	gdb/target-descriptions.c	/^  void operator= (const target_desc &) = delete;$/;"	m	struct:tdesc_element	file:
operator	gdb/tracefile.c	/^  void operator() (struct trace_file_writer *writer)$/;"	f	struct:trace_file_writer_deleter
operator	gdb/value.c	/^  bool operator< (const range &other) const$/;"	f	struct:range
operator	gdb/value.c	/^  bool operator== (const range &other) const$/;"	f	struct:range
operator	include/opcode/pyr.h	/^    unsigned int operator :8;$/;"	m	struct:pyr_insn_format
operator	intl/plural-exp.h	/^  enum operator$/;"	g	struct:expression
operator !	gdb/testsuite/gdb.cp/classes.cc	/^int Foo::operator! () { return !x; }$/;"	f	class:Foo
operator !	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator! (void) const { \/\/ base::operator!$/;"	f	class:base
operator !	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator !      (void) {}$/;"	f	class:foo
operator !	gdb/testsuite/gdb.cp/misc.cc	/^int Foo::operator! () { return !x; }$/;"	f	class:Foo
operator !	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator!(void)$/;"	f	class:A1
operator !=	gdb/common/array-view.h	/^operator!= (const gdb::array_view<T> &lhs, const gdb::array_view<T> &rhs)$/;"	f	namespace:gdb
operator !=	gdb/common/gdb_ref_ptr.h	/^inline bool operator!= (const T *lhs, const ref_ptr<T, Policy> &rhs)$/;"	f	namespace:gdb
operator !=	gdb/common/gdb_ref_ptr.h	/^inline bool operator!= (const ref_ptr<T, Policy> &lhs, const T *rhs)$/;"	f	namespace:gdb
operator !=	gdb/common/gdb_ref_ptr.h	/^inline bool operator!= (const ref_ptr<T, Policy> &lhs, const std::nullptr_t)$/;"	f	namespace:gdb
operator !=	gdb/common/gdb_ref_ptr.h	/^inline bool operator!= (const ref_ptr<T, Policy> &lhs,$/;"	f	namespace:gdb
operator !=	gdb/common/gdb_ref_ptr.h	/^inline bool operator!= (const std::nullptr_t, const ref_ptr<T, Policy> &rhs)$/;"	f	namespace:gdb
operator !=	gdb/common/ptid.h	/^  constexpr bool operator!= (const ptid_t &other) const$/;"	f	class:ptid_t
operator !=	gdb/common/tdesc.h	/^  bool operator!= (const tdesc_feature &other) const$/;"	f	struct:tdesc_feature
operator !=	gdb/common/tdesc.h	/^  bool operator!= (const tdesc_reg &other) const$/;"	f	struct:tdesc_reg
operator !=	gdb/common/tdesc.h	/^  bool operator!= (const tdesc_type &other) const$/;"	f	struct:tdesc_type
operator !=	gdb/gdbserver/tdesc.h	/^  bool operator!= (const target_desc &other) const$/;"	f	struct:target_desc
operator !=	gdb/gdbtypes.h	/^static inline bool operator!= (const dynamic_prop &l, const dynamic_prop &r)$/;"	f
operator !=	gdb/gdbtypes.h	/^static inline bool operator!= (const range_bounds &l, const range_bounds &r)$/;"	f
operator !=	gdb/regformats/regdef.h	/^  bool operator!= (const reg &other) const$/;"	f	struct:reg
operator !=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator!= (base const& o) const { \/\/ base::operator!=$/;"	f	class:base
operator !=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator !=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator !=	gdb/testsuite/gdb.cp/koenig.cc	/^  int operator!= (Q, double)$/;"	f	namespace:P
operator !=	gdb/testsuite/gdb.cp/koenig.cc	/^  int operator!= (Q, int)$/;"	f	namespace:P
operator !=	gdb/testsuite/gdb.cp/templates.cc	/^int operator!=(const T2&, char)$/;"	f
operator !=	gdb/testsuite/gdb.cp/templates.cc	/^int operator!=(const T2&, const T2&)$/;"	f
operator !=	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator!=(const A1& second)$/;"	f	class:A1
operator !=	gdb/utils.h	/^  bool operator!= (std::nullptr_t)$/;"	f	class:gdb_argv
operator %	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator% (base const& o) const { \/\/ base::operator%$/;"	f	class:base
operator %	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator %      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator %	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator%(const T2 a, const T2& b)$/;"	f
operator %	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator%(const T2 t, int i)$/;"	f
operator %	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator%(const A1& second)$/;"	f	class:A1
operator %=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator%= (base const& o) { \/\/ base::operator%=$/;"	f	class:base
operator %=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator %=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator %=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator%=(T2& a, const T2& b)$/;"	f
operator %=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator%=(T2& t, int i)$/;"	f
operator &	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator& (base const& o) const { \/\/ base::operator&$/;"	f	class:base
operator &	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator &      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator &	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator&(const A1& second)$/;"	f	class:A1
operator &&	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator&& (base const& o) const { \/\/ base::operator&&$/;"	f	class:base
operator &&	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator &&     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator &&	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator&&(const A1& second)$/;"	f	class:A1
operator &=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator&= (base const& o) { \/\/ base::operator&=$/;"	f	class:base
operator &=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator &=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ()	gdb/breakpoint.h	/^  void operator() (struct breakpoint *b) const$/;"	f	struct:breakpoint_deleter
operator ()	gdb/cli/cli-script.h	/^  void operator() (command_line *cmd_lines) const$/;"	f	struct:command_lines_deleter
operator ()	gdb/common/filestuff.h	/^  void operator() (DIR *dir) const$/;"	f	struct:gdb_dir_deleter
operator ()	gdb/common/filestuff.h	/^  void operator() (FILE *file) const$/;"	f	struct:gdb_file_deleter
operator ()	gdb/common/function-view.h	/^  Res operator () (Args... args) const$/;"	f	class:gdb::function_view
operator ()	gdb/common/gdb_splay_tree.h	/^  void operator() (splay_tree tree) const$/;"	f	struct:gdb::splay_tree_deleter
operator ()	gdb/common/gdb_unique_ptr.h	/^  void operator() (T *ptr) const { xfree (ptr); }$/;"	f	struct:gdb::xfree_deleter
operator ()	gdb/solist.h	/^  void operator() (struct so_list *so) const$/;"	f	struct:so_deleter
operator ()	gdb/target.h	/^  void operator() (target_ops *target)$/;"	f	struct:target_ops_deleter
operator ()	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void operator() (void) const { \/\/ base::operator()$/;"	f	class:base
operator ()	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ()     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ()	gdb/testsuite/gdb.cp/minsym-fallback.cc	/^C::operator () ()$/;"	f	class:C
operator ()	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_call::operator() ()$/;"	f	class:test_op_call
operator ()	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_call::operator() (T *t)$/;"	f	class:test_op_call
operator ()	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_call::operator() (int)$/;"	f	class:test_op_call
operator ()	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_call::operator() (long)$/;"	f	class:test_op_call
operator ()	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_unique_op_call::operator() (int)$/;"	f	class:test_unique_op_call
operator ()	gdb/utils.h	/^  void operator() (htab *ptr) const$/;"	f	struct:htab_deleter
operator *	gdb/common/gdb_optional.h	/^  T &&operator* () &&$/;"	f	class:gdb::optional
operator *	gdb/common/gdb_optional.h	/^  T &operator* () &$/;"	f	class:gdb::optional
operator *	gdb/common/gdb_optional.h	/^  constexpr const T &&operator* () const &&$/;"	f	class:gdb::optional
operator *	gdb/common/gdb_optional.h	/^  constexpr const T &operator* () const &$/;"	f	class:gdb::optional
operator *	gdb/testsuite/gdb.cp/chained-calls.cc	/^C::operator* ()$/;"	f	class:C
operator *	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator* (base const& o) const { \/\/ base::operator*$/;"	f	class:base
operator *	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator *      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator *	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator*(const T2 a, const T2& b)$/;"	f
operator *	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator*(const T2 t, int i)$/;"	f
operator *	gdb/testsuite/gdb.cp/typedef-operator.cc	/^  int operator* () { return 42; }$/;"	f	class:C
operator *	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator*(const A1& second)$/;"	f	class:A1
operator *	gdb/testsuite/gdb.cp/userdef.cc	/^Member& Container::operator* ()$/;"	f	class:Container
operator *=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator*= (base const& o) { \/\/ base::operator*=$/;"	f	class:base
operator *=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator *=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator *=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator*=(T2& a, const T2& b)$/;"	f
operator *=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator*=(T2& t, int i)$/;"	f
operator +	gdb/testsuite/gdb.cp/chained-calls.cc	/^A::operator+ (const A &obj)$/;"	f	class:A
operator +	gdb/testsuite/gdb.cp/chained-calls.cc	/^S::operator+ (const S &s)$/;"	f	class:S
operator +	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator+ (base const& o) const { \/\/ base::operator+$/;"	f	class:base
operator +	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator +      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator +	gdb/testsuite/gdb.cp/koenig.cc	/^    int operator+ (float)$/;"	f	class:P::Q
operator +	gdb/testsuite/gdb.cp/koenig.cc	/^  int operator+ (Q, int)$/;"	f	namespace:P
operator +	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator+(const T2 a, const T2& b)$/;"	f
operator +	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator+(const T2 t, int i)$/;"	f
operator +	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator+(const A1& second)$/;"	f	class:A1
operator +	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator+(void)$/;"	f	class:A1
operator +	gdb/testsuite/gdb.cp/userdef.cc	/^A2 A2::operator+()$/;"	f	class:A2
operator +	gdb/testsuite/gdb.python/py-rvalue-ref-value-cc.cc	/^A::operator+ (const int a1)$/;"	f	class:A
operator +	gdb/testsuite/gdb.python/py-value-cc.cc	/^A::operator+ (const int a1)$/;"	f	class:A
operator +	gdb/testsuite/gdb.python/py-xmethods.cc	/^A::operator+ (const A &obj)$/;"	f	class:dop::A
operator ++	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator++ (void) { \/\/ base::operator++$/;"	f	class:base
operator ++	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ++     (int ival) { ival = 0; }$/;"	f	class:foo
operator ++	gdb/testsuite/gdb.cp/koenig.cc	/^  int operator++ (Q)$/;"	f	namespace:P
operator ++	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator++() \/\/ pre increment$/;"	f	class:A1
operator ++	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator++(int) \/\/ post increment$/;"	f	class:A1
operator +=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator+=(base const& o) { \/\/ base::operator+=$/;"	f	class:base
operator +=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator +=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator +=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator+=(T2& a, const T2& b)$/;"	f
operator +=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator+=(T2& t, int i)$/;"	f
operator +=	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator+=(int value)$/;"	f	class:A1
operator ,	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ,      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ,	gdb/testsuite/gdb.linespec/cpexplicit.cc	/^  int operator, (const myclass& c) { return 0; } \/* operator location *\/$/;"	f	class:myclass
operator -	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator- (base const& o) const { \/\/ base::operator-$/;"	f	class:base
operator -	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator -      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator -	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator-(const T2 a, const T2& b)$/;"	f
operator -	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator-(const T2 t, int i)$/;"	f
operator -	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator-(const A1& second)$/;"	f	class:A1
operator -	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator-(void)$/;"	f	class:A1
operator -	gdb/testsuite/gdb.python/py-xmethods.cc	/^A::operator- (const A &obj)$/;"	f	class:dop::A
operator --	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator-- (void) { \/\/ base::operator--$/;"	f	class:base
operator --	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator --     (int ival) { ival = 0; }$/;"	f	class:foo
operator --	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator--() \/\/ pre decrement$/;"	f	class:A1
operator --	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator--(int) \/\/ post decrement$/;"	f	class:A1
operator -=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator-= (base const& o) { \/\/ base::operator-=$/;"	f	class:base
operator -=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator -=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator -=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator-=(T2& a, const T2& b)$/;"	f
operator -=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator-=(T2& t, int i)$/;"	f
operator ->	gdb/common/gdb_optional.h	/^  T *operator-> ()$/;"	f	class:gdb::optional
operator ->	gdb/common/gdb_optional.h	/^  constexpr const T *operator-> () const$/;"	f	class:gdb::optional
operator ->	gdb/common/gdb_ref_ptr.h	/^  T *operator-> () const$/;"	f	class:gdb::ref_ptr
operator ->	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base const* operator-> (void) const { \/\/ base::opeartor->$/;"	f	class:base
operator ->	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^foo*  foo::operator ->     (void) {return this;}$/;"	f	class:foo
operator ->	gdb/testsuite/gdb.cp/pr17132.cc	/^smart_ptr<T>::operator-> ()$/;"	f	class:smart_ptr
operator ->	gdb/testsuite/gdb.cp/smartp.cc	/^  A* operator->(){$/;"	f	class:B
operator ->	gdb/testsuite/gdb.cp/smartp.cc	/^  B operator->(){$/;"	f	class:C2
operator ->	gdb/testsuite/gdb.cp/smartp.cc	/^  B& operator->(){$/;"	f	class:C
operator ->	gdb/testsuite/gdb.cp/smartp.cc	/^  T *operator->(){$/;"	f	class:SmartPointer
operator ->	gdb/testsuite/gdb.cp/smartp.cc	/^  Type1 *operator->(){$/;"	f	class:MyPointer
operator ->	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_arrow::operator-> ()$/;"	f	class:test_op_arrow
operator ->*	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator->* (base const& b) const { \/\/ base::operator->*$/;"	f	class:base
operator ->*	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ->*    (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator /	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator\/ (base const& o) const { \/\/ base::operator\/$/;"	f	class:base
operator /	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator \/      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator /	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator\/(const T2 a, const T2& b)$/;"	f
operator /	gdb/testsuite/gdb.cp/templates.cc	/^T2 operator\/(const T2 t, int i)$/;"	f
operator /	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator\/(const A1& second)$/;"	f	class:A1
operator /=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator\/= (base const& o) { \/\/ base::operator\/=$/;"	f	class:base
operator /=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator \/=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator /=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator\/=(T2& a, const T2& b)$/;"	f
operator /=	gdb/testsuite/gdb.cp/templates.cc	/^T2& operator\/=(T2& t, int i)$/;"	f
operator <	gdb/memattr.h	/^  bool operator< (const mem_region &other) const$/;"	f	struct:mem_region
operator <	gdb/memrange.h	/^  bool operator< (const mem_range &other) const$/;"	f	struct:mem_range
operator <	gdb/symtab.h	/^  bool operator< (const symbol_search &other) const$/;"	f	struct:symbol_search
operator <	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator< (base const& o) const { \/\/ base::operator<$/;"	f	class:base
operator <	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator <      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator <	gdb/testsuite/gdb.cp/templates.cc	/^int operator<(const T2&, char)$/;"	f
operator <	gdb/testsuite/gdb.cp/templates.cc	/^int operator<(const T2&, const T2&)$/;"	f
operator <	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator<(const A1& second)$/;"	f	class:A1
operator <	gdb/testsuite/gdb.linespec/cpls.cc	/^bool operator<(foo_enum lhs, foo_enum rhs)$/;"	f
operator <	gdb/unittests/basic_string_view/capacity/1.cc	/^  operator<(const A<T>&, const A<T>&) { return true; }$/;"	f	namespace:capacity_1
operator <	zlib/contrib/iostream2/zstream.h	/^inline ozstream& operator<(ozstream& zs, char* const& x) {$/;"	f
operator <	zlib/contrib/iostream2/zstream.h	/^inline ozstream& operator<(ozstream& zs, const T& x) {$/;"	f
operator <	zlib/contrib/iostream2/zstream.h	/^inline ozstream& operator<(ozstream& zs, const char* x) {$/;"	f
operator <<	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator<< (int value) const { \/\/ base::operator<<$/;"	f	class:base
operator <<	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator <<     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator <<	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator<<(int value)$/;"	f	class:A1
operator <<	gdb/testsuite/gdb.cp/userdef.cc	/^ostream& operator<<(ostream& outs, A1 one)$/;"	f
operator <<	gdb/testsuite/gdb.perf/gm-std.h	/^operator<< (basic_ostream<T>& out, const char* s)$/;"	f	namespace:gm_std
operator <<	zlib/contrib/iostream/zfstream.h	/^template<class T> gzofstream &operator<<(gzofstream &s, const gzomanip<T> &m)$/;"	f
operator <<	zlib/contrib/iostream2/zstream.h	/^inline ostream& operator<<(ozstream& zs, const T& x) {$/;"	f
operator <<	zlib/contrib/iostream3/zfstream.h	/^  operator<<(gzofstream& s, const gzomanip2<T1,T2>& m)$/;"	f
operator <<=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator<<= (int value) { \/\/ base::operator<<=$/;"	f	class:base
operator <<=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator <<=    (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator <=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator<= (base const& o) const { \/\/ base::operator<=$/;"	f	class:base
operator <=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator <=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator <=	gdb/testsuite/gdb.cp/templates.cc	/^int operator<=(const T2&, char)$/;"	f
operator <=	gdb/testsuite/gdb.cp/templates.cc	/^int operator<=(const T2&, const T2&)$/;"	f
operator <=	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator<=(const A1& second)$/;"	f	class:A1
operator =	gdb/common/btrace-common.h	/^  btrace_data &operator= (btrace_data &&other)$/;"	f	struct:btrace_data
operator =	gdb/common/gdb_optional.h	/^  operator= (const T &other)$/;"	f	class:gdb::optional
operator =	gdb/common/gdb_optional.h	/^  operator= (const optional &other)$/;"	f	class:gdb::optional
operator =	gdb/common/gdb_ref_ptr.h	/^  ref_ptr &operator= (const ref_ptr &other)$/;"	f	class:gdb::ref_ptr
operator =	gdb/common/gdb_ref_ptr.h	/^  ref_ptr &operator= (ref_ptr &&other)$/;"	f	class:gdb::ref_ptr
operator =	gdb/dwarf2-frame.h	/^  operator= (dwarf2_frame_state_reg_info rhs)$/;"	f	struct:dwarf2_frame_state_reg_info
operator =	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator= (base const& o) { \/\/ base::operator=$/;"	f	class:base
operator =	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator =      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator =	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator=(const A1& second)$/;"	f	class:A1
operator =	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_assign::operator= (const test_op_assign &)$/;"	f	class:test_op_assign
operator =	gdb/unittests/optional/assignment/1.cc	/^  operator=(value_type const& other)$/;"	f	struct:assign_1::value_type
operator =	gdb/unittests/optional/assignment/1.cc	/^  operator=(value_type&& other)$/;"	f	struct:assign_1::value_type
operator =	gdb/unittests/optional/assignment/2.cc	/^  operator=(value_type const& other)$/;"	f	struct:assign_2::value_type
operator =	gdb/unittests/optional/assignment/2.cc	/^  operator=(value_type&& other)$/;"	f	struct:assign_2::value_type
operator =	gdb/unittests/optional/assignment/3.cc	/^  operator=(value_type const& other)$/;"	f	struct:assign_3::value_type
operator =	gdb/unittests/optional/assignment/3.cc	/^  operator=(value_type&& other)$/;"	f	struct:assign_3::value_type
operator =	gdb/unittests/optional/assignment/4.cc	/^  operator=(value_type const& other)$/;"	f	struct:assign_4::value_type
operator =	gdb/unittests/optional/assignment/4.cc	/^  operator=(value_type&& other)$/;"	f	struct:assign_4::value_type
operator ==	gdb/common/array-view.h	/^operator== (const gdb::array_view<T> &lhs, const gdb::array_view<T> &rhs)$/;"	f	namespace:gdb
operator ==	gdb/common/format.h	/^  bool operator== (const format_piece &other) const$/;"	f	struct:format_piece
operator ==	gdb/common/gdb_ref_ptr.h	/^inline bool operator== (const T *lhs, const ref_ptr<T, Policy> &rhs)$/;"	f	namespace:gdb
operator ==	gdb/common/gdb_ref_ptr.h	/^inline bool operator== (const ref_ptr<T, Policy> &lhs, const T *rhs)$/;"	f	namespace:gdb
operator ==	gdb/common/gdb_ref_ptr.h	/^inline bool operator== (const ref_ptr<T, Policy> &lhs, const std::nullptr_t)$/;"	f	namespace:gdb
operator ==	gdb/common/gdb_ref_ptr.h	/^inline bool operator== (const ref_ptr<T, Policy> &lhs,$/;"	f	namespace:gdb
operator ==	gdb/common/gdb_ref_ptr.h	/^inline bool operator== (const std::nullptr_t, const ref_ptr<T, Policy> &rhs)$/;"	f	namespace:gdb
operator ==	gdb/common/ptid.h	/^  constexpr bool operator== (const ptid_t &other) const$/;"	f	class:ptid_t
operator ==	gdb/common/tdesc.h	/^  bool operator== (const tdesc_reg &other) const$/;"	f	struct:tdesc_reg
operator ==	gdb/common/tdesc.h	/^  bool operator== (const tdesc_type &other) const$/;"	f	struct:tdesc_type
operator ==	gdb/memrange.h	/^  bool operator== (const mem_range &other) const$/;"	f	struct:mem_range
operator ==	gdb/regformats/regdef.h	/^  bool operator== (const reg &other) const$/;"	f	struct:reg
operator ==	gdb/symtab.h	/^  bool operator== (const symbol_search &other) const$/;"	f	struct:symbol_search
operator ==	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^   int operator == (GDB const& other)$/;"	f	class:GDB
operator ==	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator== (base const& o) const { \/\/ base::operator==$/;"	f	class:base
operator ==	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ==     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ==	gdb/testsuite/gdb.cp/koenig.cc	/^    int operator== (float)$/;"	f	class:P::Q
operator ==	gdb/testsuite/gdb.cp/koenig.cc	/^    int operator== (int)$/;"	f	class:P::Q
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^    int operator== (C, int)$/;"	f	namespace:B::BD
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (C, char)$/;"	f	namespace:B
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (C, int)$/;"	f	namespace:B
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (D, char)$/;"	f	namespace:__anon1906
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (D, int)$/;"	f	namespace:__anon1906
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (E, char)$/;"	f	namespace:F
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (E, int)$/;"	f	namespace:F
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (H, int)$/;"	f	namespace:I
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (J, int)$/;"	f	namespace:K
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (L, int)$/;"	f	namespace:M
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^  int operator== (int)$/;"	f	class:G
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^int operator== (A, char)$/;"	f
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^int operator== (A, int)$/;"	f
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^int operator== (D, float)$/;"	f
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^int operator== (E, float)$/;"	f
operator ==	gdb/testsuite/gdb.cp/operator.cc	/^int operator== (G, char)$/;"	f
operator ==	gdb/testsuite/gdb.cp/pr9594.cc	/^  bool operator== (const Foo &other) { return foo_value == other.foo_value; }$/;"	f	class:Foo
operator ==	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^    bool operator==(const type& other) { return true; }$/;"	f	class:A
operator ==	gdb/testsuite/gdb.cp/templates.cc	/^int operator==(const T2&, char)$/;"	f
operator ==	gdb/testsuite/gdb.cp/templates.cc	/^int operator==(const T2&, const T2&)$/;"	f
operator ==	gdb/testsuite/gdb.cp/userdef.cc	/^bool operator== (const Member &m1, const Member &m2)$/;"	f
operator ==	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator==(const A1& second)$/;"	f	class:A1
operator ==	gdb/unittests/basic_string_view/capacity/1.cc	/^  operator==(const A<T>&, const A<T>&) { return true; }$/;"	f	namespace:capacity_1
operator ==	gdb/utils.h	/^  bool operator== (std::nullptr_t)$/;"	f	class:gdb_argv
operator >	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator> (base const& o) const { \/\/ base::operator>$/;"	f	class:base
operator >	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator >      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator >	gdb/testsuite/gdb.cp/templates.cc	/^int operator>(const T2&, char)$/;"	f
operator >	gdb/testsuite/gdb.cp/templates.cc	/^int operator>(const T2&, const T2&)$/;"	f
operator >	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator>(const A1& second)$/;"	f	class:A1
operator >	zlib/contrib/iostream2/zstream.h	/^inline izstream& operator>(izstream& zs, T& x) {$/;"	f
operator >	zlib/contrib/iostream2/zstream.h	/^inline izstream& operator>(izstream& zs, char* x) {$/;"	f
operator >=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator>= (base const& o) const { \/\/ base::operator>=$/;"	f	class:base
operator >=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator >=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator >=	gdb/testsuite/gdb.cp/templates.cc	/^int operator>=(const T2&, char)$/;"	f
operator >=	gdb/testsuite/gdb.cp/templates.cc	/^int operator>=(const T2&, const T2&)$/;"	f
operator >=	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator>=(const A1& second)$/;"	f	class:A1
operator >>	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator>> (int value) const { \/\/ base::operator>>$/;"	f	class:base
operator >>	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator >>     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator >>	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator>>(int value)$/;"	f	class:A1
operator >>=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator>>= (int value) { \/\/ base::operator>>=$/;"	f	class:base
operator >>=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator >>=    (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator []	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator[] (int idx) const { \/\/ base::operator[]$/;"	f	class:base
operator []	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator []     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator []	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_array::operator[] (T *t)$/;"	f	class:test_op_array
operator []	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_array::operator[] (int)$/;"	f	class:test_op_array
operator []	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_array::operator[] (long)$/;"	f	class:test_op_array
operator []	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_unique_op_array::operator[] (int)$/;"	f	class:test_unique_op_array
operator []	gdb/utils.h	/^  char *operator[] (int arg)$/;"	f	class:gdb_argv
operator ^	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator^ (base const& o) const { \/\/ base::operator^$/;"	f	class:base
operator ^	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ^      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ^	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator^(const A1& second)$/;"	f	class:A1
operator ^=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator^= (base const& o) { \/\/ base::operator^=$/;"	f	class:base
operator ^=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ^=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator char*	gdb/testsuite/gdb.cp/cpexprs.cc	/^  operator char* () const { return const_cast<char*> ("hello"); } \/\/ base::operator char*$/;"	f	class:base
operator char*	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^\/**\/  foo::operator char*  () { return 0; }$/;"	f	class:foo
operator const volatile test_op_conversion_res **	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_conversion::operator const volatile test_op_conversion_res **()$/;"	f	class:test_op_conversion
operator delete	gdb/gdb_obstack.h	/^  void operator delete (void *memory) {}$/;"	f	struct:allocate_on_obstack
operator delete	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void operator delete (void* ptr) { \/\/ base::operator delete$/;"	f	class:base
operator delete	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator delete (void *ptr) { ptr = 0; }$/;"	f	class:foo
operator delete	gdb/testsuite/gdb.cp/templates.cc	/^T1::operator delete(void *pointer)$/;"	f	class:T1
operator delete	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::operator delete(void *pointer)$/;"	f	class:T5
operator delete	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_delete::operator delete (void *)$/;"	f	class:test_op_delete
operator delete[]	gdb/gdb_obstack.h	/^  void operator delete[] (void *memory) {}$/;"	f	struct:allocate_on_obstack
operator delete[]	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void operator delete[] (void* ptr) { \/\/ base::operator delete[]$/;"	f	class:base
operator delete[]	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator delete[] (void *ptr) { ptr = 0; }$/;"	f	class:foo
operator delete[]	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_delete_array::operator delete[] (void *)$/;"	f	class:test_op_delete_array
operator double	gdb/testsuite/gdb.cp/oranking.cc	/^    operator double () {return 45; }$/;"	f	class:E
operator fluff const* const*	gdb/testsuite/gdb.cp/cpexprs.cc	/^  operator fluff const* const* () const { return &g_fluff; } \/\/ base::operator fluff const* const*$/;"	f	class:base
operator fluff*	gdb/testsuite/gdb.cp/cpexprs.cc	/^  operator fluff* () const { return new fluff (); } \/\/ base::operator fluff*$/;"	f	class:base
operator fluff**	gdb/testsuite/gdb.cp/cpexprs.cc	/^  operator fluff** () const { return &g_fluff; } \/\/ base::operator fluff**$/;"	f	class:base
operator int	gdb/testsuite/gdb.cp/classes.cc	/^Foo::operator int() { return x; }$/;"	f	class:Foo
operator int	gdb/testsuite/gdb.cp/cpexprs.cc	/^  operator int () const { return 21; } \/\/ base::operator int$/;"	f	class:base
operator int	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^\/**\/  foo::operator int    () { return 0; }$/;"	f	class:foo
operator int	gdb/testsuite/gdb.cp/misc.cc	/^Foo::operator int() { return x; }$/;"	f	class:Foo
operator int	gdb/testsuite/gdb.cp/oranking.cc	/^    operator int    () {return 46; }$/;"	f	class:E
operator int	gdb/testsuite/gdb.cp/oranking.cc	/^class B: public A {public: operator int (){ return 1;}};$/;"	f	class:B
operator new	gdb/gdb_obstack.h	/^  void* operator new (size_t size, struct obstack *obstack)$/;"	f	struct:allocate_on_obstack
operator new	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void* operator new (size_t size) throw () { \/\/ base::operator new$/;"	f	class:base
operator new	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void* foo::operator new    (size_t ival) throw () { ival = 0; return 0; }$/;"	f	class:foo
operator new	gdb/testsuite/gdb.cp/templates.cc	/^T1::operator new(size_t) throw ()$/;"	f	class:T1
operator new	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::operator new(size_t) throw ()$/;"	f	class:T5
operator new	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_new::operator new (size_t)$/;"	f	class:test_op_new
operator new[]	gdb/gdb_obstack.h	/^  void* operator new[] (size_t size, struct obstack *obstack)$/;"	f	struct:allocate_on_obstack
operator new[]	gdb/testsuite/gdb.cp/cpexprs.cc	/^  void* operator new[] (size_t size) throw () { \/\/ base::operator new[]$/;"	f	class:base
operator new[]	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void* foo::operator new[]    (size_t ival) throw () { ival = 0; return 0; }$/;"	f	class:foo
operator new[]	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^test_op_new_array::operator new[] (size_t)$/;"	f	class:test_op_new_array
operator short	gdb/testsuite/gdb.cp/oranking.cc	/^class D {public: operator short(){ return 0;}};$/;"	f	class:D
operator |	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator| (base const& o) const { \/\/ base::operator|$/;"	f	class:base
operator |	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator |      (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator |	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator|(const A1& second)$/;"	f	class:A1
operator |=	gdb/testsuite/gdb.cp/cpexprs.cc	/^  base operator|= (base const& o) { \/\/ base::operator|=$/;"	f	class:base
operator |=	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator |=     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ||	gdb/testsuite/gdb.cp/cpexprs.cc	/^  bool operator|| (base const& o) const { \/\/ base::operator||$/;"	f	class:base
operator ||	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ||     (foo& afoo) { afoo.ifoo = 0; }$/;"	f	class:foo
operator ||	gdb/testsuite/gdb.cp/userdef.cc	/^int A1::operator||(const A1& second)$/;"	f	class:A1
operator ~	gdb/testsuite/gdb.cp/cpexprs.cc	/^  int operator~ (void) const { \/\/ base::operator~$/;"	f	class:base
operator ~	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void  foo::operator ~      (void) {}$/;"	f	class:foo
operator ~	gdb/testsuite/gdb.cp/userdef.cc	/^A1 A1::operator~(void)$/;"	f	class:A1
operator_chars	gdb/symtab.c	/^operator_chars (const char *p, const char **end)$/;"	f	file:
operator_check	gdb/parser-defs.h	/^    int (*operator_check) (struct expression *exp, int pos,$/;"	m	struct:exp_descriptor
operator_check_standard	gdb/parse.c	/^operator_check_standard (struct expression *exp, int pos,$/;"	f
operator_length	gdb/parse.c	/^operator_length (const struct expression *expr, int endpos, int *oplenp,$/;"	f
operator_length	gdb/parser-defs.h	/^    void (*operator_length) (const struct expression*, int, int*, int *);$/;"	m	struct:exp_descriptor
operator_length_standard	gdb/parse.c	/^operator_length_standard (const struct expression *expr, int endpos,$/;"	f
operator_present	include/opcode/aarch64.h	/^      unsigned operator_present: 1;	\/* Only valid during encoding.  *\/$/;"	m	struct:aarch64_opnd_info::__anon1303
operators_2	gdb/unittests/basic_string_view/operators/char/2.cc	/^namespace operators_2 {$/;"	n	file:
opic	sim/ppc/hw_opic.c	/^  hw_opic_device *opic; \/* ditto *\/$/;"	m	struct:_opic_timer	file:
opic_alignment	sim/ppc/hw_opic.c	/^  opic_alignment = 16,$/;"	e	enum:__anon910	file:
opic_idu	sim/ppc/hw_opic.c	/^} opic_idu;$/;"	t	typeref:struct:_opic_idu	file:
opic_interrupt_destination	sim/ppc/hw_opic.c	/^} opic_interrupt_destination;$/;"	t	typeref:struct:_opic_interrupt_destination	file:
opic_interrupt_source	sim/ppc/hw_opic.c	/^} opic_interrupt_source;$/;"	t	typeref:struct:_opic_interrupt_source	file:
opic_isu_block	sim/ppc/hw_opic.c	/^} opic_isu_block;$/;"	t	typeref:struct:_opic_isu_block	file:
opic_register	sim/ppc/hw_opic.c	/^} opic_register;$/;"	t	typeref:enum:__anon914	file:
opic_register_name	sim/ppc/hw_opic.c	/^opic_register_name(opic_register type)$/;"	f	file:
opic_timer	sim/ppc/hw_opic.c	/^} opic_timer;$/;"	t	typeref:struct:_opic_timer	file:
opidx	opcodes/arc-dis.c	/^  const unsigned char *opidx;$/;"	m	struct:arc_operand_iterator	file:
opinst	include/opcode/cgen.h	/^  const CGEN_OPINST *opinst;$/;"	m	struct:cgen_insn
oplen	include/opcode/s390.h	/^    int oplen;$/;"	m	struct:s390_opcode
oplevel	include/opcode/tic4x.h	/^  unsigned long oplevel;$/;"	m	struct:tic4x_inst
opmask	include/opcode/tic4x.h	/^  unsigned long opmask;$/;"	m	struct:tic4x_inst
opmode	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
opname_lookup_table	include/xtensa-isa-internal.h	/^  xtensa_lookup_entry *opname_lookup_table;$/;"	m	struct:xtensa_isa_internal_struct
opncls	bfd/opncls.c	/^struct opncls$/;"	s	file:
opncls_bclose	bfd/opncls.c	/^opncls_bclose (struct bfd *abfd)$/;"	f	file:
opncls_bflush	bfd/opncls.c	/^opncls_bflush (struct bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
opncls_bmmap	bfd/opncls.c	/^opncls_bmmap (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
opncls_bread	bfd/opncls.c	/^opncls_bread (struct bfd *abfd, void *buf, file_ptr nbytes)$/;"	f	file:
opncls_bseek	bfd/opncls.c	/^opncls_bseek (struct bfd *abfd, file_ptr offset, int whence)$/;"	f	file:
opncls_bstat	bfd/opncls.c	/^opncls_bstat (struct bfd *abfd, struct stat *sb)$/;"	f	file:
opncls_btell	bfd/opncls.c	/^opncls_btell (struct bfd *abfd)$/;"	f	file:
opncls_bwrite	bfd/opncls.c	/^opncls_bwrite (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
opncls_iovec	bfd/opncls.c	/^static const struct bfd_iovec opncls_iovec =$/;"	v	typeref:struct:bfd_iovec	file:
opncls_iovec	bfd/opncls.c	/^static const struct bfd_iovec opncls_iovec;$/;"	v	typeref:struct:bfd_iovec	file:
opnd	bfd/elf32-xtensa.c	/^  int opnd;$/;"	m	struct:source_reloc_struct	file:
opnum	bfd/elf32-xtensa.c	/^  int opnum;$/;"	m	struct:reloc_range_list_entry_struct	file:
oporder	include/opcode/tic30.h	/^  int oporder;$/;"	m	struct:__anon1285
oport	gdb/guile/scm-ports.c	/^enum oport { GDB_STDOUT, GDB_STDERR };$/;"	g	file:
opr	opcodes/s12z-dis.c	/^  bool opr;$/;"	m	struct:opr_bb	file:
opr_bb	opcodes/s12z-dis.c	/^struct opr_bb$/;"	s	file:
opr_decode	opcodes/s12z-dis.c	/^opr_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
opr_decode2	opcodes/s12z-dis.c	/^opr_decode2 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
opr_n_bytes	opcodes/s12z-dis.c	/^opr_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
opr_n_bytes2	opcodes/s12z-dis.c	/^opr_n_bytes2 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
opr_n_bytes_p1	opcodes/s12z-dis.c	/^opr_n_bytes_p1 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
opr_pb	opcodes/s12z-dis.c	/^static const  struct opr_pb opr_pb[] = {$/;"	v	typeref:struct:opr_pb	file:
opr_pb	opcodes/s12z-dis.c	/^struct opr_pb$/;"	s	file:
oprregs1	opcodes/s12z-dis.c	/^static const char *oprregs1[] =$/;"	v	file:
oprregs2	opcodes/s12z-dis.c	/^static const char *oprregs2[] =$/;"	v	file:
ops	gdb/arch/arm-get-next-pcs.h	/^  struct arm_get_next_pcs_ops *ops;$/;"	m	struct:arm_get_next_pcs	typeref:struct:arm_get_next_pcs::arm_get_next_pcs_ops
ops	gdb/breakpoint.h	/^  const bp_location_ops *ops = NULL;$/;"	m	class:bp_location
ops	gdb/breakpoint.h	/^  const breakpoint_ops *ops = NULL;$/;"	m	struct:breakpoint
ops	gdb/extension-priv.h	/^  const struct extension_language_ops *ops;$/;"	m	struct:extension_language_defn	typeref:struct:extension_language_defn::extension_language_ops
ops	gdb/serial.h	/^    const struct serial_ops *ops; \/* Function vector *\/$/;"	m	struct:serial	typeref:struct:serial::serial_ops
ops	gdb/thread-fsm.h	/^  struct thread_fsm_ops *ops;$/;"	m	struct:thread_fsm	typeref:struct:thread_fsm::thread_fsm_ops
ops	gdb/tracefile.h	/^  const struct trace_file_write_ops *ops;$/;"	m	struct:trace_file_writer	typeref:struct:trace_file_writer::trace_file_write_ops
ops	gdb/varobj-iter.h	/^  const struct varobj_iter_ops *ops;$/;"	m	struct:varobj_iter	typeref:struct:varobj_iter::varobj_iter_ops
ops	include/gcc-interface.h	/^  const struct gcc_base_vtable *ops;$/;"	m	struct:gcc_base_context	typeref:struct:gcc_base_context::gcc_base_vtable
ops	sim/common/cgen-fpu.h	/^  CGEN_FP_OPS* ops;$/;"	m	struct:__anon617
ops	sim/cr16/interp.c	/^  struct simops *ops;$/;"	m	struct:hash_entry	typeref:struct:hash_entry::simops	file:
ops	sim/d10v/interp.c	/^  struct simops *ops;$/;"	m	struct:hash_entry	typeref:struct:hash_entry::simops	file:
ops	sim/testsuite/common/alu-tst.c	/^  alu_op ops[4];$/;"	m	struct:__anon853	file:
ops_block	gdb/symtab.h	/^  const struct symbol_block_ops *ops_block;$/;"	m	struct:symbol_impl	typeref:struct:symbol_impl::symbol_block_ops
ops_computed	gdb/symtab.h	/^  const struct symbol_computed_ops *ops_computed;$/;"	m	struct:symbol_impl	typeref:struct:symbol_impl::symbol_computed_ops
ops_register	gdb/symtab.h	/^  const struct symbol_register_ops *ops_register;$/;"	m	struct:symbol_impl	typeref:struct:symbol_impl::symbol_register_ops
opsize	include/opcode/mips.h	/^  unsigned int opsize;$/;"	m	struct:mips_msb_operand
opsize_names	opcodes/rx-dis.c	/^static char const * opsize_names[RX_MAX_SIZE] =$/;"	v	file:
opt	bfd/ecofflink.c	/^  struct shuffle *opt;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
opt	opcodes/ppc-dis.c	/^  const char *opt;$/;"	m	struct:ppc_mopt	file:
opt	opcodes/z8kgen.c	/^static struct op opt[] =$/;"	v	typeref:struct:op	file:
opt	sim/common/sim-options.h	/^  struct option opt;$/;"	m	struct:__anon630	typeref:struct:__anon630::option
optNil	include/coff/sym.h	374;"	d
opt_ALIAS	include/opcode/v850.h	71;"	d
opt_C	opcodes/ns32k-dis.c	/^static const struct ns32k_option opt_C[]= \/* Cinv.  *\/$/;"	v	typeref:struct:ns32k_option	file:
opt_EXTENSION	include/opcode/v850.h	70;"	d
opt_O	opcodes/ns32k-dis.c	/^static const struct ns32k_option opt_O[]= \/* Setcfg.  *\/$/;"	v	typeref:struct:ns32k_option	file:
opt_S	opcodes/ns32k-dis.c	/^static const struct ns32k_option opt_S[]= \/* String inst.  *\/$/;"	v	typeref:struct:ns32k_option	file:
opt_U	opcodes/ns32k-dis.c	/^static const struct ns32k_option opt_U[]= \/* Save, enter.  *\/$/;"	v	typeref:struct:ns32k_option	file:
opt_end	bfd/ecofflink.c	/^  struct shuffle *opt_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
opt_ext	include/coff/alpha.h	/^struct opt_ext {$/;"	s
opt_ext	include/coff/mips.h	/^struct opt_ext$/;"	s
opt_flags	gdb/python/python-config.py	/^opt_flags = [flag for (flag, val) in opts]$/;"	v
opt_from_option_mask	gdb/mep-tdep.c	/^opt_from_option_mask (unsigned int option_mask)$/;"	f	file:
opt_len	zlib/deflate.h	/^    ulg opt_len;        \/* bit length of current block with optimal trees *\/$/;"	m	struct:internal_state
opt_level	include/hp-symtab.h	/^  unsigned int opt_level:	2;$/;"	m	struct:dntt_type_function
opt_type_prefix	gdb/ada-exp.y	/^opt_type_prefix :$/;"	l
opt_u	opcodes/ns32k-dis.c	/^static const struct ns32k_option opt_u[]= \/* Restore, exit.  *\/$/;"	v	typeref:struct:ns32k_option	file:
optable	libiberty/cplus-dem.c	/^static const struct optable$/;"	s	file:
optable	libiberty/cplus-dem.c	/^} optable[] = {$/;"	v	typeref:struct:optable	file:
optarg	libiberty/getopt.c	/^char *optarg = NULL;$/;"	v
opterr	libiberty/getopt.c	/^int opterr = 1;$/;"	v
optimize	include/bfdlink.h	/^  unsigned int optimize: 1;$/;"	m	struct:bfd_link_info
optimize	include/hp-symtab.h	/^  unsigned int	 optimize:  2;	\/* optimization level   	*\/$/;"	m	struct:quick_procedure
optimize	include/hp-symtab.h	/^  unsigned int optimize:    2;     \/* level of optimization        *\/$/;"	m	struct:dntt_type_func_template
optimize	include/hp-symtab.h	/^  unsigned int optimize:  2;   \/* level of optimization        *\/$/;"	m	struct:dntt_type_doc_function
optimize	opcodes/i386-opc.h	/^  unsigned int optimize:1;$/;"	m	struct:i386_opcode_modifier
optimized_1_marker	gdb/testsuite/gdb.arch/powerpc-prologue.c	/^optimized_1_marker (void)$/;"	f
optimized_out	gdb/ax-gdb.h	/^    char optimized_out;$/;"	m	struct:axs_value
optimized_out	gdb/value.c	/^  std::vector<range> optimized_out;$/;"	m	struct:value	file:
optind	libiberty/getopt.c	/^int optind = 1;$/;"	v
option	include/getopt.h	/^struct option$/;"	s
option	sim/ppc/debug.c	/^  trace_options option;$/;"	m	struct:_trace_option_descriptor	file:
option_desc	sim/m68hc11/dv-m68hc11.c	/^io_reg_desc option_desc[] = {$/;"	v
option_list	sim/common/sim-options.h	/^typedef struct option_list {$/;"	s
option_map	sim/igen/ld-insn.c	/^static const name_map option_map[] = {$/;"	v	file:
option_mask	opcodes/mep-opc.h	/^  unsigned int option_mask;$/;"	m	struct:__anon23
option_name_field	sim/igen/ld-insn.h	/^  option_name_field = 4,$/;"	e	enum:__anon568
option_names	sim/igen/ld-insn.c	/^option_names;$/;"	t	typeref:enum:__anon592	file:
option_record	sim/igen/ld-insn.c	/^  option_record,$/;"	e	enum:__anon591	file:
option_to_interrupt_nr	sim/common/sim-watch.c	/^option_to_interrupt_nr (SIM_DESC sd,$/;"	f	file:
option_to_type	sim/common/sim-watch.c	/^option_to_type (SIM_DESC sd,$/;"	f	file:
option_use_insn_len_bits_p	opcodes/s390-dis.c	/^static int option_use_insn_len_bits_p = 0;$/;"	v	file:
option_value_field	sim/igen/ld-insn.h	/^  option_value_field,$/;"	e	enum:__anon568
optional	gdb/common/gdb_optional.h	/^  constexpr optional ()$/;"	f	class:gdb::optional
optional	gdb/common/gdb_optional.h	/^  constexpr optional (const T &other)$/;"	f	class:gdb::optional
optional	gdb/common/gdb_optional.h	/^  constexpr optional (in_place_t, Args &&... args)$/;"	f	class:gdb::optional
optional	gdb/common/gdb_optional.h	/^  optional (const optional &other)$/;"	f	class:gdb::optional
optional	gdb/common/gdb_optional.h	/^class optional$/;"	c	namespace:gdb
optional	gdb/guile/guile-internal.h	/^  int optional;$/;"	m	struct:__anon1875
optional	gdb/ppc-tdep.h	/^  int optional;                 \/* If non-zero, this insn may be absent.  *\/$/;"	m	struct:ppc_insn_pattern
optional_argument	include/getopt.h	99;"	d
optional_instruction_program_interrupt	sim/ppc/interrupts.h	/^  optional_instruction_program_interrupt, \/* subset of illegal instruction *\/$/;"	e	enum:__anon956
optional_operand_p	include/opcode/aarch64.h	/^optional_operand_p (const aarch64_opcode *opcode, unsigned int idx)$/;"	f
options	bfd/pef.h	/^  unsigned char options;$/;"	m	struct:bfd_pef_imported_library
options	libiberty/cp-demangle.h	/^  int options;$/;"	m	struct:d_info
options	libiberty/cplus-dem.c	/^  int options;$/;"	m	struct:work_stuff	file:
options	opcodes/s390-dis.c	/^static const s390_options_t options[] =$/;"	v	file:
options	opcodes/wasm32-dis.c	/^static const wasm32_options_t options[] =$/;"	v	file:
options	sim/arm/wrapper.c	/^static swi_options options[] =$/;"	v	file:
options	sim/common/sim-base.h	/^  struct option_list *options;$/;"	m	struct:__anon638	typeref:struct:__anon638::option_list
options	sim/common/sim-cpu.h	/^  struct option_list *options;$/;"	m	struct:__anon687	typeref:struct:__anon687::option_list
options	sim/common/sim-options.h	/^  const OPTION *options;$/;"	m	struct:option_list
options	sim/cris/sim-main.h	/^    USI options;$/;"	m	struct:cris_thread_info::__anon738
options	sim/igen/gen.c	/^igen_options options;$/;"	v
options	sim/igen/igen.c	/^igen_options options;$/;"	v
options	sim/igen/ld-cache.c	/^igen_options options;$/;"	v
options	sim/igen/ld-decode.c	/^igen_options options;$/;"	v
options	sim/igen/ld-insn.c	/^igen_options options;$/;"	v
options	sim/igen/ld-insn.h	/^  filter *options;$/;"	m	struct:_insn_entry
options	sim/igen/ld-insn.h	/^  filter *options;$/;"	m	struct:_insn_table
options_align	sim/ppc/options.c	/^options_align (int align)$/;"	f
options_byte_order	sim/ppc/options.c	/^options_byte_order (int order)$/;"	f
options_env	sim/ppc/options.c	/^options_env (int env)$/;"	f
options_float	sim/ppc/options.c	/^options_float (int float_type)$/;"	f
options_inline	sim/ppc/options.c	/^options_inline (int in)$/;"	f
options_mon	sim/ppc/options.c	/^options_mon (int mon)$/;"	f
optlist	opcodes/ns32k-dis.c	/^optlist (int options, const struct ns32k_option * optionP, char * result)$/;"	f	file:
optopt	libiberty/getopt.c	/^int optopt = '?';$/;"	v
opts	sim/cris/rvdummy.c	/^enum opts { OPT_PORT = 1, OPT_TIMEOUT, OPT_VERBOSE };$/;"	g	file:
optype	include/opcode/tic54x.h	/^enum optype {$/;"	g
optype_names	sim/rx/rx.c	/^static const char * optype_names[] = {$/;"	v	file:
or1200_model_init	sim/or1k/model.c	/^or1200_model_init (SIM_CPU *cpu)$/;"	f	file:
or1200_timing	sim/or1k/model.c	/^static const INSN_TIMING or1200_timing[] = {$/;"	v	file:
or1200nd_model_init	sim/or1k/model.c	/^or1200nd_model_init (SIM_CPU *cpu)$/;"	f	file:
or1200nd_timing	sim/or1k/model.c	/^static const INSN_TIMING or1200nd_timing[] = {$/;"	v	file:
or1k-expedite	gdb/features/Makefile	/^or1k-expedite = r1,npc$/;"	m
or1k32bf_decode	sim/or1k/decode.c	/^or1k32bf_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
or1k32bf_exception	sim/or1k/traps.c	/^or1k32bf_exception (sim_cpu *current_cpu, USI pc, USI exnum)$/;"	f
or1k32bf_fetch_register	sim/or1k/or1k.c	/^or1k32bf_fetch_register (sim_cpu *current_cpu, int rn, unsigned char *buf,$/;"	f
or1k32bf_ff1	sim/or1k/or1k.c	/^or1k32bf_ff1 (sim_cpu *current_cpu, USI val)$/;"	f
or1k32bf_fl1	sim/or1k/or1k.c	/^or1k32bf_fl1 (sim_cpu *current_cpu, USI val)$/;"	f
or1k32bf_fpu_error	sim/or1k/traps.c	/^or1k32bf_fpu_error (CGEN_FPU* fpu, int status)$/;"	f
or1k32bf_get_idata	sim/or1k/model.c	/^or1k32bf_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
or1k32bf_h_atomic_address_get	sim/or1k/cpu.c	/^or1k32bf_h_atomic_address_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_atomic_address_set	sim/or1k/cpu.c	/^or1k32bf_h_atomic_address_set (SIM_CPU *current_cpu, SI newval)$/;"	f
or1k32bf_h_atomic_reserve_get	sim/or1k/cpu.c	/^or1k32bf_h_atomic_reserve_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_atomic_reserve_set	sim/or1k/cpu.c	/^or1k32bf_h_atomic_reserve_set (SIM_CPU *current_cpu, BI newval)$/;"	f
or1k32bf_h_fsr_get	sim/or1k/cpu.c	/^or1k32bf_h_fsr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
or1k32bf_h_fsr_set	sim/or1k/cpu.c	/^or1k32bf_h_fsr_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
or1k32bf_h_gpr_get	sim/or1k/cpu.c	/^or1k32bf_h_gpr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
or1k32bf_h_gpr_set	sim/or1k/cpu.c	/^or1k32bf_h_gpr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
or1k32bf_h_mac_machi_get	sim/or1k/cpu.c	/^or1k32bf_h_mac_machi_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_mac_machi_set	sim/or1k/cpu.c	/^or1k32bf_h_mac_machi_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_mac_maclo_get	sim/or1k/cpu.c	/^or1k32bf_h_mac_maclo_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_mac_maclo_set	sim/or1k/cpu.c	/^or1k32bf_h_mac_maclo_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_pc_get	sim/or1k/cpu.c	/^or1k32bf_h_pc_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_pc_set	sim/or1k/cpu.c	/^or1k32bf_h_pc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_spr_field_get_raw	sim/or1k/or1k.c	/^or1k32bf_h_spr_field_get_raw (sim_cpu *current_cpu, USI addr, int msb, int lsb)$/;"	f
or1k32bf_h_spr_field_set_raw	sim/or1k/or1k.c	/^or1k32bf_h_spr_field_set_raw (sim_cpu *current_cpu, USI addr, int msb, int lsb,$/;"	f
or1k32bf_h_spr_get	sim/or1k/cpu.c	/^or1k32bf_h_spr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
or1k32bf_h_spr_get_raw	sim/or1k/or1k.c	/^or1k32bf_h_spr_get_raw (sim_cpu *current_cpu, USI addr)$/;"	f
or1k32bf_h_spr_set	sim/or1k/cpu.c	/^or1k32bf_h_spr_set (SIM_CPU *current_cpu, UINT regno, USI newval)$/;"	f
or1k32bf_h_spr_set_raw	sim/or1k/or1k.c	/^or1k32bf_h_spr_set_raw (sim_cpu *current_cpu, USI addr, USI val)$/;"	f
or1k32bf_h_sys_cpucfgr_cgf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_cgf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_cgf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_cgf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_nd_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_nd_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_nd_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_nd_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_nsgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_nsgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_nsgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_nsgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_ob32s_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ob32s_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_ob32s_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ob32s_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_ob64s_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ob64s_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_ob64s_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ob64s_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_of32s_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_of32s_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_of32s_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_of32s_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_of64s_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_of64s_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_of64s_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_of64s_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_ov64s_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ov64s_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_cpucfgr_ov64s_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_ov64s_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_cpucfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_cpucfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_dccfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_dccfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_dccfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_dccfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_dcfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_dcfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_dcfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_dcfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_dmmucfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_dmmucfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_dmmucfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_dmmucfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear0_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear0_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear0_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear0_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear10_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear10_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear10_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear10_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear11_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear11_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear11_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear11_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear12_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear12_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear12_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear12_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear13_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear13_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear13_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear13_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear14_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear14_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear14_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear14_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear15_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear15_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear15_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear15_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear1_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear1_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear1_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear1_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear2_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear2_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear2_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear2_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear3_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear3_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear3_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear3_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear4_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear4_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear4_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear4_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear5_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear5_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear5_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear5_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear6_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear6_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear6_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear6_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear7_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear7_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear7_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear7_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear8_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear8_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear8_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear8_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_eear9_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear9_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_eear9_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_eear9_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr0_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr0_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr0_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr0_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr10_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr10_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr10_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr10_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr11_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr11_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr11_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr11_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr12_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr12_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr12_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr12_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr13_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr13_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr13_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr13_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr14_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr14_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr14_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr14_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr15_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr15_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr15_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr15_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr1_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr1_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr1_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr1_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr2_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr2_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr2_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr2_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr3_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr3_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr3_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr3_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr4_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr4_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr4_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr4_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr5_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr5_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr5_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr5_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr6_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr6_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr6_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr6_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr7_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr7_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr7_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr7_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr8_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr8_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr8_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr8_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_epcr9_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr9_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_epcr9_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_epcr9_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr0_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr0_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr0_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr0_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr10_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr10_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr10_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr10_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr11_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr11_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr11_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr11_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr12_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr12_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr12_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr12_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr13_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr13_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr13_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr13_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr14_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr14_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr14_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr14_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr15_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr15_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr15_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr15_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr1_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr1_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr1_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr1_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr2_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr2_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr2_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr2_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr3_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr3_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr3_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr3_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr4_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr4_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr4_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr4_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr5_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr5_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr5_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr5_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr6_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr6_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr6_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr6_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr7_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr7_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr7_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr7_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr8_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr8_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr8_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr8_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_esr9_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr9_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_esr9_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_esr9_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_dzf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_dzf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_dzf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_dzf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_fpee_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_fpee_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_fpee_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_fpee_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_inf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_inf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_inf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_inf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_ivf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ivf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_ivf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ivf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_ixf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ixf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_ixf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ixf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_ovf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ovf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_ovf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_ovf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_qnf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_qnf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_qnf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_qnf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_rm_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_rm_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_rm_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_rm_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_snf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_snf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_snf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_snf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_unf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_unf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_unf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_unf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_fpcsr_zf_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_zf_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_fpcsr_zf_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_fpcsr_zf_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr0_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr0_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr0_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr0_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr100_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr100_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr100_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr100_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr101_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr101_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr101_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr101_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr102_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr102_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr102_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr102_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr103_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr103_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr103_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr103_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr104_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr104_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr104_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr104_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr105_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr105_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr105_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr105_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr106_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr106_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr106_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr106_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr107_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr107_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr107_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr107_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr108_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr108_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr108_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr108_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr109_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr109_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr109_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr109_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr10_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr10_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr10_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr10_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr110_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr110_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr110_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr110_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr111_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr111_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr111_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr111_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr112_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr112_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr112_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr112_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr113_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr113_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr113_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr113_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr114_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr114_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr114_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr114_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr115_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr115_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr115_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr115_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr116_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr116_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr116_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr116_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr117_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr117_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr117_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr117_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr118_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr118_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr118_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr118_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr119_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr119_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr119_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr119_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr11_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr11_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr11_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr11_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr120_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr120_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr120_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr120_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr121_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr121_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr121_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr121_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr122_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr122_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr122_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr122_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr123_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr123_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr123_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr123_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr124_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr124_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr124_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr124_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr125_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr125_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr125_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr125_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr126_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr126_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr126_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr126_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr127_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr127_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr127_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr127_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr128_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr128_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr128_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr128_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr129_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr129_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr129_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr129_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr12_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr12_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr12_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr12_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr130_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr130_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr130_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr130_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr131_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr131_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr131_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr131_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr132_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr132_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr132_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr132_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr133_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr133_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr133_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr133_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr134_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr134_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr134_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr134_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr135_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr135_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr135_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr135_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr136_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr136_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr136_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr136_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr137_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr137_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr137_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr137_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr138_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr138_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr138_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr138_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr139_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr139_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr139_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr139_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr13_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr13_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr13_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr13_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr140_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr140_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr140_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr140_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr141_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr141_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr141_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr141_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr142_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr142_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr142_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr142_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr143_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr143_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr143_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr143_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr144_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr144_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr144_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr144_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr145_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr145_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr145_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr145_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr146_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr146_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr146_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr146_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr147_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr147_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr147_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr147_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr148_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr148_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr148_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr148_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr149_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr149_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr149_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr149_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr14_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr14_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr14_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr14_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr150_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr150_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr150_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr150_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr151_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr151_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr151_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr151_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr152_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr152_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr152_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr152_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr153_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr153_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr153_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr153_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr154_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr154_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr154_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr154_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr155_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr155_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr155_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr155_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr156_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr156_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr156_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr156_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr157_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr157_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr157_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr157_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr158_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr158_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr158_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr158_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr159_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr159_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr159_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr159_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr15_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr15_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr15_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr15_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr160_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr160_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr160_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr160_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr161_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr161_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr161_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr161_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr162_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr162_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr162_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr162_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr163_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr163_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr163_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr163_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr164_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr164_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr164_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr164_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr165_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr165_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr165_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr165_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr166_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr166_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr166_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr166_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr167_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr167_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr167_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr167_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr168_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr168_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr168_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr168_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr169_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr169_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr169_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr169_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr16_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr16_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr16_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr16_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr170_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr170_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr170_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr170_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr171_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr171_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr171_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr171_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr172_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr172_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr172_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr172_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr173_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr173_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr173_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr173_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr174_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr174_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr174_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr174_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr175_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr175_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr175_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr175_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr176_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr176_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr176_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr176_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr177_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr177_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr177_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr177_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr178_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr178_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr178_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr178_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr179_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr179_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr179_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr179_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr17_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr17_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr17_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr17_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr180_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr180_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr180_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr180_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr181_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr181_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr181_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr181_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr182_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr182_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr182_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr182_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr183_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr183_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr183_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr183_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr184_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr184_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr184_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr184_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr185_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr185_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr185_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr185_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr186_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr186_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr186_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr186_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr187_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr187_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr187_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr187_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr188_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr188_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr188_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr188_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr189_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr189_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr189_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr189_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr18_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr18_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr18_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr18_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr190_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr190_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr190_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr190_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr191_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr191_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr191_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr191_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr192_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr192_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr192_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr192_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr193_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr193_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr193_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr193_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr194_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr194_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr194_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr194_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr195_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr195_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr195_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr195_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr196_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr196_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr196_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr196_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr197_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr197_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr197_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr197_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr198_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr198_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr198_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr198_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr199_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr199_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr199_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr199_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr19_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr19_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr19_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr19_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr1_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr1_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr1_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr1_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr200_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr200_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr200_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr200_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr201_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr201_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr201_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr201_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr202_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr202_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr202_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr202_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr203_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr203_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr203_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr203_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr204_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr204_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr204_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr204_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr205_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr205_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr205_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr205_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr206_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr206_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr206_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr206_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr207_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr207_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr207_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr207_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr208_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr208_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr208_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr208_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr209_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr209_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr209_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr209_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr20_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr20_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr20_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr20_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr210_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr210_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr210_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr210_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr211_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr211_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr211_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr211_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr212_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr212_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr212_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr212_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr213_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr213_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr213_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr213_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr214_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr214_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr214_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr214_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr215_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr215_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr215_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr215_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr216_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr216_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr216_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr216_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr217_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr217_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr217_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr217_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr218_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr218_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr218_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr218_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr219_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr219_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr219_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr219_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr21_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr21_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr21_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr21_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr220_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr220_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr220_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr220_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr221_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr221_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr221_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr221_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr222_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr222_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr222_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr222_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr223_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr223_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr223_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr223_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr224_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr224_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr224_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr224_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr225_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr225_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr225_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr225_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr226_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr226_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr226_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr226_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr227_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr227_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr227_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr227_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr228_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr228_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr228_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr228_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr229_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr229_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr229_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr229_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr22_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr22_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr22_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr22_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr230_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr230_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr230_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr230_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr231_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr231_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr231_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr231_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr232_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr232_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr232_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr232_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr233_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr233_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr233_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr233_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr234_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr234_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr234_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr234_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr235_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr235_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr235_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr235_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr236_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr236_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr236_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr236_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr237_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr237_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr237_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr237_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr238_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr238_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr238_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr238_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr239_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr239_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr239_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr239_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr23_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr23_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr23_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr23_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr240_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr240_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr240_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr240_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr241_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr241_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr241_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr241_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr242_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr242_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr242_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr242_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr243_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr243_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr243_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr243_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr244_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr244_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr244_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr244_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr245_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr245_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr245_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr245_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr246_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr246_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr246_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr246_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr247_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr247_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr247_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr247_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr248_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr248_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr248_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr248_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr249_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr249_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr249_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr249_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr24_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr24_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr24_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr24_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr250_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr250_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr250_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr250_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr251_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr251_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr251_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr251_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr252_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr252_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr252_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr252_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr253_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr253_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr253_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr253_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr254_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr254_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr254_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr254_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr255_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr255_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr255_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr255_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr256_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr256_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr256_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr256_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr257_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr257_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr257_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr257_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr258_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr258_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr258_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr258_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr259_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr259_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr259_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr259_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr25_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr25_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr25_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr25_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr260_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr260_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr260_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr260_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr261_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr261_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr261_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr261_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr262_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr262_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr262_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr262_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr263_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr263_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr263_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr263_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr264_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr264_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr264_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr264_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr265_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr265_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr265_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr265_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr266_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr266_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr266_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr266_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr267_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr267_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr267_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr267_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr268_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr268_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr268_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr268_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr269_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr269_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr269_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr269_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr26_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr26_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr26_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr26_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr270_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr270_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr270_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr270_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr271_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr271_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr271_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr271_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr272_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr272_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr272_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr272_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr273_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr273_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr273_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr273_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr274_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr274_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr274_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr274_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr275_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr275_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr275_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr275_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr276_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr276_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr276_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr276_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr277_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr277_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr277_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr277_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr278_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr278_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr278_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr278_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr279_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr279_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr279_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr279_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr27_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr27_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr27_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr27_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr280_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr280_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr280_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr280_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr281_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr281_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr281_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr281_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr282_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr282_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr282_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr282_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr283_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr283_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr283_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr283_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr284_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr284_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr284_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr284_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr285_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr285_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr285_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr285_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr286_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr286_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr286_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr286_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr287_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr287_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr287_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr287_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr288_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr288_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr288_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr288_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr289_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr289_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr289_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr289_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr28_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr28_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr28_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr28_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr290_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr290_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr290_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr290_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr291_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr291_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr291_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr291_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr292_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr292_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr292_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr292_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr293_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr293_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr293_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr293_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr294_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr294_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr294_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr294_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr295_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr295_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr295_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr295_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr296_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr296_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr296_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr296_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr297_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr297_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr297_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr297_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr298_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr298_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr298_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr298_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr299_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr299_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr299_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr299_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr29_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr29_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr29_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr29_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr2_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr2_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr2_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr2_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr300_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr300_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr300_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr300_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr301_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr301_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr301_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr301_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr302_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr302_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr302_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr302_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr303_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr303_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr303_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr303_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr304_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr304_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr304_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr304_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr305_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr305_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr305_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr305_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr306_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr306_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr306_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr306_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr307_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr307_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr307_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr307_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr308_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr308_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr308_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr308_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr309_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr309_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr309_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr309_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr30_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr30_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr30_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr30_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr310_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr310_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr310_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr310_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr311_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr311_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr311_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr311_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr312_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr312_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr312_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr312_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr313_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr313_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr313_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr313_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr314_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr314_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr314_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr314_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr315_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr315_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr315_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr315_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr316_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr316_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr316_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr316_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr317_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr317_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr317_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr317_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr318_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr318_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr318_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr318_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr319_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr319_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr319_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr319_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr31_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr31_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr31_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr31_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr320_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr320_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr320_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr320_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr321_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr321_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr321_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr321_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr322_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr322_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr322_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr322_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr323_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr323_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr323_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr323_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr324_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr324_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr324_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr324_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr325_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr325_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr325_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr325_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr326_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr326_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr326_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr326_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr327_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr327_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr327_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr327_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr328_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr328_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr328_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr328_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr329_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr329_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr329_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr329_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr32_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr32_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr32_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr32_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr330_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr330_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr330_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr330_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr331_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr331_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr331_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr331_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr332_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr332_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr332_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr332_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr333_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr333_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr333_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr333_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr334_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr334_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr334_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr334_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr335_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr335_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr335_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr335_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr336_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr336_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr336_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr336_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr337_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr337_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr337_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr337_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr338_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr338_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr338_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr338_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr339_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr339_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr339_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr339_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr33_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr33_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr33_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr33_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr340_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr340_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr340_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr340_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr341_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr341_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr341_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr341_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr342_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr342_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr342_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr342_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr343_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr343_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr343_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr343_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr344_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr344_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr344_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr344_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr345_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr345_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr345_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr345_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr346_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr346_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr346_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr346_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr347_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr347_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr347_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr347_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr348_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr348_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr348_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr348_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr349_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr349_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr349_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr349_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr34_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr34_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr34_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr34_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr350_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr350_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr350_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr350_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr351_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr351_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr351_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr351_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr352_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr352_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr352_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr352_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr353_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr353_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr353_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr353_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr354_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr354_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr354_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr354_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr355_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr355_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr355_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr355_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr356_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr356_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr356_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr356_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr357_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr357_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr357_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr357_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr358_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr358_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr358_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr358_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr359_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr359_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr359_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr359_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr35_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr35_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr35_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr35_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr360_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr360_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr360_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr360_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr361_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr361_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr361_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr361_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr362_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr362_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr362_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr362_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr363_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr363_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr363_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr363_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr364_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr364_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr364_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr364_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr365_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr365_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr365_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr365_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr366_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr366_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr366_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr366_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr367_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr367_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr367_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr367_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr368_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr368_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr368_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr368_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr369_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr369_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr369_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr369_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr36_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr36_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr36_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr36_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr370_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr370_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr370_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr370_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr371_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr371_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr371_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr371_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr372_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr372_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr372_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr372_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr373_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr373_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr373_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr373_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr374_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr374_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr374_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr374_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr375_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr375_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr375_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr375_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr376_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr376_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr376_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr376_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr377_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr377_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr377_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr377_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr378_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr378_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr378_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr378_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr379_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr379_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr379_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr379_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr37_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr37_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr37_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr37_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr380_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr380_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr380_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr380_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr381_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr381_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr381_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr381_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr382_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr382_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr382_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr382_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr383_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr383_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr383_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr383_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr384_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr384_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr384_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr384_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr385_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr385_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr385_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr385_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr386_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr386_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr386_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr386_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr387_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr387_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr387_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr387_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr388_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr388_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr388_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr388_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr389_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr389_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr389_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr389_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr38_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr38_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr38_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr38_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr390_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr390_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr390_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr390_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr391_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr391_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr391_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr391_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr392_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr392_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr392_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr392_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr393_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr393_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr393_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr393_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr394_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr394_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr394_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr394_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr395_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr395_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr395_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr395_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr396_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr396_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr396_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr396_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr397_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr397_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr397_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr397_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr398_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr398_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr398_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr398_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr399_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr399_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr399_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr399_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr39_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr39_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr39_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr39_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr3_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr3_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr3_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr3_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr400_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr400_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr400_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr400_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr401_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr401_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr401_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr401_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr402_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr402_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr402_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr402_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr403_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr403_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr403_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr403_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr404_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr404_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr404_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr404_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr405_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr405_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr405_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr405_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr406_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr406_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr406_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr406_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr407_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr407_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr407_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr407_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr408_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr408_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr408_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr408_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr409_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr409_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr409_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr409_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr40_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr40_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr40_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr40_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr410_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr410_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr410_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr410_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr411_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr411_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr411_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr411_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr412_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr412_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr412_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr412_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr413_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr413_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr413_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr413_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr414_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr414_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr414_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr414_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr415_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr415_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr415_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr415_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr416_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr416_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr416_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr416_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr417_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr417_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr417_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr417_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr418_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr418_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr418_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr418_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr419_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr419_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr419_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr419_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr41_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr41_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr41_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr41_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr420_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr420_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr420_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr420_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr421_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr421_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr421_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr421_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr422_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr422_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr422_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr422_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr423_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr423_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr423_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr423_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr424_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr424_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr424_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr424_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr425_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr425_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr425_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr425_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr426_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr426_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr426_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr426_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr427_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr427_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr427_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr427_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr428_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr428_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr428_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr428_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr429_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr429_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr429_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr429_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr42_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr42_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr42_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr42_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr430_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr430_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr430_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr430_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr431_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr431_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr431_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr431_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr432_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr432_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr432_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr432_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr433_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr433_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr433_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr433_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr434_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr434_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr434_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr434_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr435_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr435_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr435_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr435_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr436_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr436_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr436_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr436_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr437_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr437_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr437_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr437_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr438_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr438_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr438_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr438_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr439_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr439_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr439_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr439_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr43_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr43_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr43_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr43_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr440_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr440_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr440_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr440_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr441_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr441_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr441_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr441_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr442_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr442_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr442_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr442_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr443_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr443_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr443_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr443_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr444_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr444_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr444_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr444_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr445_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr445_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr445_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr445_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr446_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr446_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr446_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr446_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr447_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr447_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr447_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr447_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr448_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr448_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr448_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr448_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr449_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr449_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr449_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr449_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr44_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr44_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr44_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr44_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr450_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr450_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr450_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr450_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr451_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr451_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr451_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr451_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr452_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr452_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr452_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr452_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr453_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr453_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr453_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr453_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr454_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr454_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr454_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr454_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr455_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr455_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr455_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr455_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr456_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr456_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr456_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr456_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr457_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr457_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr457_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr457_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr458_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr458_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr458_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr458_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr459_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr459_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr459_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr459_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr45_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr45_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr45_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr45_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr460_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr460_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr460_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr460_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr461_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr461_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr461_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr461_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr462_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr462_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr462_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr462_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr463_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr463_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr463_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr463_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr464_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr464_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr464_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr464_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr465_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr465_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr465_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr465_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr466_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr466_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr466_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr466_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr467_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr467_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr467_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr467_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr468_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr468_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr468_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr468_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr469_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr469_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr469_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr469_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr46_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr46_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr46_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr46_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr470_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr470_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr470_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr470_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr471_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr471_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr471_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr471_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr472_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr472_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr472_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr472_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr473_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr473_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr473_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr473_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr474_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr474_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr474_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr474_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr475_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr475_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr475_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr475_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr476_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr476_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr476_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr476_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr477_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr477_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr477_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr477_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr478_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr478_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr478_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr478_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr479_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr479_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr479_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr479_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr47_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr47_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr47_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr47_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr480_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr480_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr480_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr480_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr481_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr481_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr481_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr481_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr482_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr482_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr482_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr482_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr483_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr483_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr483_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr483_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr484_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr484_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr484_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr484_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr485_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr485_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr485_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr485_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr486_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr486_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr486_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr486_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr487_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr487_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr487_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr487_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr488_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr488_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr488_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr488_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr489_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr489_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr489_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr489_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr48_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr48_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr48_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr48_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr490_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr490_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr490_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr490_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr491_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr491_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr491_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr491_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr492_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr492_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr492_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr492_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr493_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr493_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr493_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr493_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr494_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr494_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr494_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr494_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr495_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr495_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr495_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr495_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr496_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr496_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr496_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr496_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr497_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr497_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr497_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr497_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr498_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr498_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr498_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr498_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr499_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr499_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr499_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr499_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr49_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr49_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr49_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr49_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr4_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr4_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr4_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr4_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr500_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr500_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr500_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr500_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr501_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr501_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr501_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr501_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr502_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr502_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr502_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr502_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr503_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr503_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr503_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr503_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr504_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr504_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr504_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr504_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr505_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr505_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr505_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr505_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr506_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr506_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr506_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr506_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr507_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr507_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr507_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr507_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr508_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr508_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr508_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr508_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr509_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr509_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr509_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr509_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr50_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr50_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr50_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr50_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr510_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr510_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr510_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr510_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr511_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr511_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr511_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr511_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr51_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr51_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr51_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr51_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr52_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr52_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr52_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr52_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr53_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr53_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr53_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr53_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr54_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr54_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr54_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr54_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr55_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr55_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr55_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr55_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr56_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr56_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr56_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr56_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr57_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr57_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr57_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr57_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr58_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr58_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr58_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr58_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr59_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr59_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr59_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr59_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr5_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr5_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr5_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr5_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr60_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr60_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr60_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr60_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr61_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr61_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr61_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr61_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr62_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr62_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr62_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr62_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr63_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr63_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr63_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr63_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr64_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr64_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr64_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr64_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr65_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr65_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr65_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr65_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr66_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr66_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr66_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr66_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr67_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr67_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr67_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr67_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr68_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr68_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr68_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr68_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr69_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr69_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr69_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr69_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr6_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr6_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr6_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr6_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr70_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr70_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr70_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr70_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr71_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr71_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr71_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr71_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr72_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr72_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr72_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr72_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr73_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr73_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr73_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr73_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr74_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr74_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr74_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr74_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr75_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr75_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr75_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr75_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr76_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr76_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr76_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr76_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr77_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr77_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr77_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr77_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr78_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr78_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr78_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr78_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr79_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr79_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr79_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr79_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr7_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr7_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr7_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr7_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr80_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr80_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr80_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr80_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr81_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr81_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr81_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr81_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr82_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr82_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr82_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr82_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr83_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr83_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr83_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr83_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr84_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr84_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr84_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr84_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr85_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr85_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr85_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr85_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr86_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr86_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr86_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr86_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr87_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr87_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr87_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr87_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr88_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr88_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr88_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr88_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr89_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr89_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr89_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr89_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr8_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr8_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr8_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr8_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr90_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr90_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr90_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr90_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr91_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr91_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr91_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr91_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr92_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr92_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr92_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr92_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr93_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr93_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr93_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr93_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr94_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr94_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr94_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr94_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr95_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr95_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr95_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr95_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr96_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr96_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr96_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr96_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr97_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr97_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr97_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr97_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr98_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr98_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr98_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr98_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr99_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr99_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr99_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr99_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_gpr9_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr9_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_gpr9_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_gpr9_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_iccfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_iccfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_iccfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_iccfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_immucfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_immucfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_immucfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_immucfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_npc_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_npc_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_npc_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_npc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_pccfgr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_pccfgr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_pccfgr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_pccfgr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_ppc_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_ppc_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_ppc_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_ppc_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_ce_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ce_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ce_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ce_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_cid_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_cid_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_cid_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_cid_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_cy_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_cy_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_cy_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_cy_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_dce_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dce_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_dce_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dce_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_dme_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dme_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_dme_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dme_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_dsx_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dsx_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_dsx_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_dsx_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_eph_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_eph_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_eph_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_eph_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_f_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_f_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_f_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_f_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_fo_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_fo_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_fo_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_fo_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ice_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ice_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ice_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ice_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_iee_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_iee_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_iee_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_iee_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_ime_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ime_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ime_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ime_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_lee_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_lee_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_lee_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_lee_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_ov_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ov_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ov_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ov_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_ove_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ove_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_ove_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_ove_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_sm_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_sm_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_sm_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_sm_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_sumra_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_sumra_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_sumra_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_sumra_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_sr_tee_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_tee_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_sr_tee_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_sr_tee_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_cup_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_cup_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_cup_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_cup_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_dcp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dcp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_dcp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dcp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_dmp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dmp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_dmp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dmp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_dup_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dup_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_dup_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_dup_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_icp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_icp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_icp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_icp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_imp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_imp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_imp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_imp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_mp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_mp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_mp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_mp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_pcup_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_pcup_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_pcup_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_pcup_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_picp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_picp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_picp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_picp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_pmp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_pmp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_pmp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_pmp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_ttp_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_ttp_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_ttp_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_ttp_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_upr_up_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_up_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_upr_up_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_upr_up_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_vr_cfg_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_cfg_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_vr_cfg_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_cfg_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_vr_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_vr_rev_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_rev_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_vr_rev_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_rev_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_vr_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_sys_vr_ver_get	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_ver_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_sys_vr_ver_set	sim/or1k/cpu.c	/^or1k32bf_h_sys_vr_ver_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_h_tick_ttmr_get	sim/or1k/cpu.c	/^or1k32bf_h_tick_ttmr_get (SIM_CPU *current_cpu)$/;"	f
or1k32bf_h_tick_ttmr_set	sim/or1k/cpu.c	/^or1k32bf_h_tick_ttmr_set (SIM_CPU *current_cpu, USI newval)$/;"	f
or1k32bf_imp_properties	sim/or1k/model.c	/^static const SIM_MACH_IMP_PROPERTIES or1k32bf_imp_properties =$/;"	v	file:
or1k32bf_init_idesc_table	sim/or1k/decode.c	/^or1k32bf_init_idesc_table (SIM_CPU *cpu)$/;"	f
or1k32bf_insn_after	sim/or1k/or1k.c	/^or1k32bf_insn_after (sim_cpu *current_cpu, SEM_PC vpc, const IDESC *idesc)$/;"	f
or1k32bf_insn_before	sim/or1k/or1k.c	/^or1k32bf_insn_before (sim_cpu *current_cpu, SEM_PC vpc, const IDESC *idesc)$/;"	f
or1k32bf_insn_data	sim/or1k/decode.c	/^static IDESC or1k32bf_insn_data[OR1K32BF_INSN__MAX];$/;"	v	file:
or1k32bf_insn_sem	sim/or1k/decode.c	/^static const struct insn_sem or1k32bf_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
or1k32bf_insn_sem_invalid	sim/or1k/decode.c	/^static const struct insn_sem or1k32bf_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
or1k32bf_insn_type	sim/or1k/decode.h	/^typedef enum or1k32bf_insn_type {$/;"	g
or1k32bf_make_load_store_addr	sim/or1k/or1k.c	/^or1k32bf_make_load_store_addr (sim_cpu *current_cpu, USI base, SI offset,$/;"	f
or1k32bf_mfspr	sim/or1k/traps.c	/^or1k32bf_mfspr (sim_cpu *current_cpu, USI addr)$/;"	f
or1k32bf_model_insn_after	sim/or1k/or1k.c	/^or1k32bf_model_insn_after (sim_cpu *current_cpu, int last_p, int cycles)$/;"	f
or1k32bf_model_insn_before	sim/or1k/or1k.c	/^or1k32bf_model_insn_before (sim_cpu *current_cpu, int first_p)$/;"	f
or1k32bf_model_or1200_u_exec	sim/or1k/or1k.c	/^or1k32bf_model_or1200_u_exec (sim_cpu *current_cpu, const IDESC *idesc,$/;"	f
or1k32bf_model_or1200nd_u_exec	sim/or1k/or1k.c	/^or1k32bf_model_or1200nd_u_exec (sim_cpu *current_cpu, const IDESC *idesc,$/;"	f
or1k32bf_mtspr	sim/or1k/traps.c	/^or1k32bf_mtspr (sim_cpu *current_cpu, USI addr, USI val)$/;"	f
or1k32bf_nop	sim/or1k/or1k.c	/^or1k32bf_nop (sim_cpu *current_cpu, USI uimm16)$/;"	f
or1k32bf_prepare_run	sim/or1k/model.c	/^or1k32bf_prepare_run (SIM_CPU *cpu)$/;"	f	file:
or1k32bf_record_trace_results	sim/or1k/cpu.c	/^or1k32bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
or1k32bf_rfe	sim/or1k/traps.c	/^or1k32bf_rfe (sim_cpu *current_cpu)$/;"	f
or1k32bf_sfmt_type	sim/or1k/decode.h	/^typedef enum or1k32bf_sfmt_type {$/;"	g
or1k32bf_store_register	sim/or1k/or1k.c	/^or1k32bf_store_register (sim_cpu *current_cpu, int rn, unsigned char *buf,$/;"	f
or1k_analyse_inst	gdb/or1k-tdep.c	/^or1k_analyse_inst (uint32_t inst, const char *format, ...)$/;"	f	file:
or1k_analyse_l_addi	gdb/or1k-tdep.c	/^or1k_analyse_l_addi (uint32_t inst, unsigned int *rd_ptr,$/;"	f	file:
or1k_analyse_l_sw	gdb/or1k-tdep.c	/^or1k_analyse_l_sw (uint32_t inst, int *simm_ptr, unsigned int *ra_ptr,$/;"	f	file:
or1k_break_insn	gdb/or1k-tdep.c	/^constexpr gdb_byte or1k_break_insn[] = {0x21, 0x00, 0x00, 0x01};$/;"	v
or1k_breakpoint	gdb/or1k-tdep.c	/^typedef BP_MANIPULATION (or1k_break_insn) or1k_breakpoint;$/;"	t	file:
or1k_cgen_assemble_insn	opcodes/or1k-asm.c	/^or1k_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
or1k_cgen_build_insn_regex	opcodes/or1k-asm.c	/^or1k_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
or1k_cgen_cpu_close	opcodes/or1k-desc.c	/^or1k_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_cpu_open	opcodes/or1k-desc.c	/^or1k_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
or1k_cgen_cpu_open_1	opcodes/or1k-desc.c	/^or1k_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
or1k_cgen_extract_handlers	opcodes/or1k-ibld.c	/^cgen_extract_fn * const or1k_cgen_extract_handlers[] =$/;"	v
or1k_cgen_extract_operand	opcodes/or1k-ibld.c	/^or1k_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
or1k_cgen_get_int_operand	opcodes/or1k-ibld.c	/^or1k_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
or1k_cgen_get_vma_operand	opcodes/or1k-ibld.c	/^or1k_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
or1k_cgen_hardware_attr_table	opcodes/or1k-desc.c	/^const CGEN_ATTR_TABLE or1k_cgen_hardware_attr_table[] =$/;"	v
or1k_cgen_hw_table	opcodes/or1k-desc.c	/^const CGEN_HW_ENTRY or1k_cgen_hw_table[] =$/;"	v
or1k_cgen_ifield_attr_table	opcodes/or1k-desc.c	/^const CGEN_ATTR_TABLE or1k_cgen_ifield_attr_table[] =$/;"	v
or1k_cgen_ifld_table	opcodes/or1k-desc.c	/^const CGEN_IFLD or1k_cgen_ifld_table[] =$/;"	v
or1k_cgen_init_asm	opcodes/or1k-asm.c	/^or1k_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_init_dis	opcodes/or1k-dis.c	/^or1k_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_init_ibld_table	opcodes/or1k-ibld.c	/^or1k_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_init_opcode_table	opcodes/or1k-opc.c	/^or1k_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_init_opinst_table	opcodes/or1k-opinst.c	/^or1k_cgen_init_opinst_table (CGEN_CPU_DESC cd)$/;"	f
or1k_cgen_insert_handlers	opcodes/or1k-ibld.c	/^cgen_insert_fn * const or1k_cgen_insert_handlers[] =$/;"	v
or1k_cgen_insert_operand	opcodes/or1k-ibld.c	/^or1k_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
or1k_cgen_insn_attr_table	opcodes/or1k-desc.c	/^const CGEN_ATTR_TABLE or1k_cgen_insn_attr_table[] =$/;"	v
or1k_cgen_insn_opcode_table	opcodes/or1k-opc.c	/^static const CGEN_OPCODE or1k_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
or1k_cgen_insn_table	opcodes/or1k-desc.c	/^static const CGEN_IBASE or1k_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
or1k_cgen_isa_table	opcodes/or1k-desc.c	/^static const CGEN_ISA or1k_cgen_isa_table[] = {$/;"	v	file:
or1k_cgen_mach_table	opcodes/or1k-desc.c	/^static const CGEN_MACH or1k_cgen_mach_table[] = {$/;"	v	file:
or1k_cgen_macro_insn_opcode_table	opcodes/or1k-opc.c	/^static const CGEN_OPCODE or1k_cgen_macro_insn_opcode_table[] =$/;"	v	file:
or1k_cgen_macro_insn_table	opcodes/or1k-opc.c	/^static const CGEN_IBASE or1k_cgen_macro_insn_table[] =$/;"	v	file:
or1k_cgen_operand_attr_table	opcodes/or1k-desc.c	/^const CGEN_ATTR_TABLE or1k_cgen_operand_attr_table[] =$/;"	v
or1k_cgen_operand_table	opcodes/or1k-desc.c	/^const CGEN_OPERAND or1k_cgen_operand_table[] =$/;"	v
or1k_cgen_opinst_table	opcodes/or1k-opinst.c	/^static const CGEN_OPINST *or1k_cgen_opinst_table[MAX_INSNS] = {$/;"	v	file:
or1k_cgen_opval_h_fdr	opcodes/or1k-desc.c	/^CGEN_KEYWORD or1k_cgen_opval_h_fdr =$/;"	v
or1k_cgen_opval_h_fdr_entries	opcodes/or1k-desc.c	/^static CGEN_KEYWORD_ENTRY or1k_cgen_opval_h_fdr_entries[] =$/;"	v	file:
or1k_cgen_opval_h_fsr	opcodes/or1k-desc.c	/^CGEN_KEYWORD or1k_cgen_opval_h_fsr =$/;"	v
or1k_cgen_opval_h_fsr_entries	opcodes/or1k-desc.c	/^static CGEN_KEYWORD_ENTRY or1k_cgen_opval_h_fsr_entries[] =$/;"	v	file:
or1k_cgen_opval_h_gpr	opcodes/or1k-desc.c	/^CGEN_KEYWORD or1k_cgen_opval_h_gpr =$/;"	v
or1k_cgen_opval_h_gpr_entries	opcodes/or1k-desc.c	/^static CGEN_KEYWORD_ENTRY or1k_cgen_opval_h_gpr_entries[] =$/;"	v	file:
or1k_cgen_parse_handlers	opcodes/or1k-asm.c	/^cgen_parse_fn * const or1k_cgen_parse_handlers[] =$/;"	v
or1k_cgen_parse_operand	opcodes/or1k-asm.c	/^or1k_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
or1k_cgen_print_handlers	opcodes/or1k-dis.c	/^cgen_print_fn * const or1k_cgen_print_handlers[] =$/;"	v
or1k_cgen_print_operand	opcodes/or1k-dis.c	/^or1k_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
or1k_cgen_rebuild_tables	opcodes/or1k-desc.c	/^or1k_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
or1k_cgen_set_int_operand	opcodes/or1k-ibld.c	/^or1k_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
or1k_cgen_set_vma_operand	opcodes/or1k-ibld.c	/^or1k_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
or1k_cpu_init	sim/or1k/or1k.c	/^or1k_cpu_init (SIM_DESC sd, sim_cpu *current_cpu, const USI or1k_vr,$/;"	f
or1k_cpucfgr	sim/or1k/sim-if.c	/^static UWI or1k_cpucfgr;$/;"	v	file:
or1k_debug	gdb/or1k-tdep.c	/^static int or1k_debug = 0;$/;"	v	file:
or1k_default_cpucfgr	sim/or1k/sim-if.c	/^static const USI or1k_default_cpucfgr = 0x0$/;"	v	file:
or1k_default_upr	sim/or1k/sim-if.c	/^static const USI or1k_default_upr = 0x0$/;"	v	file:
or1k_default_vr	sim/or1k/sim-if.c	/^static const USI or1k_default_vr = 0x0;$/;"	v	file:
or1k_dummy_id	gdb/or1k-tdep.c	/^or1k_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
or1k_dump_tdep	gdb/or1k-tdep.c	/^or1k_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
or1k_elf_adjust_dynamic_symbol	bfd/elf32-or1k.c	/^or1k_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
or1k_elf_check_relocs	bfd/elf32-or1k.c	/^or1k_elf_check_relocs (bfd *abfd,$/;"	f	file:
or1k_elf_copy_indirect_symbol	bfd/elf32-or1k.c	/^or1k_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
or1k_elf_final_write_processing	bfd/elf32-or1k.c	/^or1k_elf_final_write_processing (bfd *abfd,$/;"	f	file:
or1k_elf_finish_dynamic_sections	bfd/elf32-or1k.c	/^or1k_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
or1k_elf_finish_dynamic_symbol	bfd/elf32-or1k.c	/^or1k_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
or1k_elf_gc_mark_hook	bfd/elf32-or1k.c	/^or1k_elf_gc_mark_hook (asection *sec,$/;"	f	file:
or1k_elf_hash_table	bfd/elf32-or1k.c	603;"	d	file:
or1k_elf_howto_table	bfd/elf32-or1k.c	/^static reloc_howto_type or1k_elf_howto_table[] =$/;"	v	file:
or1k_elf_link_hash_newfunc	bfd/elf32-or1k.c	/^or1k_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
or1k_elf_link_hash_table_create	bfd/elf32-or1k.c	/^or1k_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
or1k_elf_object_p	bfd/elf32-or1k.c	/^or1k_elf_object_p (bfd *abfd)$/;"	f	file:
or1k_elf_reloc_type_class	bfd/elf32-or1k.c	/^or1k_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
or1k_elf_relocate_section	bfd/elf32-or1k.c	/^or1k_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
or1k_elf_set_private_flags	bfd/elf32-or1k.c	/^or1k_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
or1k_elf_size_dynamic_sections	bfd/elf32-or1k.c	/^or1k_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
or1k_fetch_instruction	gdb/or1k-tdep.c	/^or1k_fetch_instruction (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
or1k_frame_align	gdb/or1k-tdep.c	/^or1k_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
or1k_frame_cache	gdb/or1k-tdep.c	/^or1k_frame_cache (struct frame_info *this_frame, void **prologue_cache)$/;"	f	file:
or1k_frame_prev_register	gdb/or1k-tdep.c	/^or1k_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
or1k_frame_this_id	gdb/or1k-tdep.c	/^or1k_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
or1k_frame_unwind	gdb/or1k-tdep.c	/^static const struct frame_unwind or1k_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
or1k_gdbarch_init	gdb/or1k-tdep.c	/^or1k_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
or1k_info_to_howto_rela	bfd/elf32-or1k.c	/^or1k_info_to_howto_rela (bfd * abfd,$/;"	f	file:
or1k_is_arg_reg	gdb/or1k-tdep.c	/^or1k_is_arg_reg (unsigned int regnum)$/;"	f	file:
or1k_is_callee_saved_reg	gdb/or1k-tdep.c	/^or1k_is_callee_saved_reg (unsigned int regnum)$/;"	f	file:
or1k_misc_profile	sim/or1k/sim-main.h	/^  OR1K_MISC_PROFILE or1k_misc_profile;$/;"	m	struct:_sim_cpu
or1k_option_handler	sim/or1k/sim-if.c	/^DECLARE_OPTION_HANDLER (or1k_option_handler);$/;"	v
or1k_option_handler	sim/or1k/sim-if.c	/^or1k_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt, char *arg,$/;"	f
or1k_options	sim/or1k/sim-if.c	/^static const OPTION or1k_options[] = {$/;"	v	file:
or1k_push_dummy_call	gdb/or1k-tdep.c	/^or1k_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
or1k_push_dummy_code	gdb/or1k-tdep.c	/^or1k_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp,$/;"	f	file:
or1k_reg_names	gdb/or1k-tdep.c	/^static const char *const or1k_reg_names[OR1K_NUM_REGS] = {$/;"	v	file:
or1k_reloc_map	bfd/elf32-or1k.c	/^static const struct or1k_reloc_map or1k_reloc_map[] =$/;"	v	typeref:struct:or1k_reloc_map	file:
or1k_reloc_map	bfd/elf32-or1k.c	/^struct or1k_reloc_map$/;"	s	file:
or1k_reloc_name_lookup	bfd/elf32-or1k.c	/^or1k_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
or1k_reloc_type_lookup	bfd/elf32-or1k.c	/^or1k_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
or1k_reloc_val	bfd/elf32-or1k.c	/^  unsigned int or1k_reloc_val;$/;"	m	struct:or1k_reloc_map	file:
or1k_return_value	gdb/or1k-tdep.c	/^or1k_return_value (struct gdbarch *gdbarch, struct value *functype,$/;"	f	file:
or1k_single_step_through_delay	gdb/or1k-tdep.c	/^or1k_single_step_through_delay (struct gdbarch *gdbarch,$/;"	f	file:
or1k_skip_prologue	gdb/or1k-tdep.c	/^or1k_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
or1k_unwind_pc	gdb/or1k-tdep.c	/^or1k_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
or1k_unwind_sp	gdb/or1k-tdep.c	/^or1k_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
or1k_upr	sim/or1k/sim-if.c	/^static UWI or1k_upr;$/;"	v	file:
or1k_vr	sim/or1k/sim-if.c	/^static UWI or1k_vr;$/;"	v	file:
or32_init_cpu	sim/or1k/model.c	/^or32_init_cpu (SIM_CPU *cpu)$/;"	f	file:
or32_mach	sim/or1k/model.c	/^const SIM_MACH or32_mach =$/;"	v
or32_models	sim/or1k/model.c	/^static const SIM_MODEL or32_models[] =$/;"	v	file:
or32nd_init_cpu	sim/or1k/model.c	/^or32nd_init_cpu (SIM_CPU *cpu)$/;"	f	file:
or32nd_mach	sim/or1k/model.c	/^const SIM_MACH or32nd_mach =$/;"	v
or32nd_models	sim/or1k/model.c	/^static const SIM_MODEL or32nd_models[] =$/;"	v	file:
or_b_imm8_rdind	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_rdind:$/;"	l
or_b_imm8_rdpostdec	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_rdpostdec:$/;"	l
or_b_imm8_rdpostinc	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_rdpostinc:$/;"	l
or_b_imm8_rdpredec	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_rdpredec:$/;"	l
or_b_imm8_rdpreinc	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_rdpreinc:$/;"	l
or_b_imm8_reg8	sim/testsuite/sim/h8300/orb.s	/^or_b_imm8_reg8:$/;"	l
or_b_reg8_rdind	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_rdind:$/;"	l
or_b_reg8_rdpostdec	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_rdpostdec:$/;"	l
or_b_reg8_rdpostinc	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_rdpostinc:$/;"	l
or_b_reg8_rdpredec	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_rdpredec:$/;"	l
or_b_reg8_rdpreinc	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_rdpreinc:$/;"	l
or_b_reg8_reg8	sim/testsuite/sim/h8300/orb.s	/^or_b_reg8_reg8:$/;"	l
or_else_exp	gdb/ada-exp.y	/^or_else_exp :$/;"	l
or_exp	gdb/ada-exp.y	/^or_exp :$/;"	l
or_l_imm16	sim/testsuite/sim/h8300/orl.s	/^or_l_imm16:$/;"	l
or_l_imm32	sim/testsuite/sim/h8300/orl.s	/^or_l_imm32:$/;"	l
or_l_reg	sim/testsuite/sim/h8300/orl.s	/^or_l_reg:$/;"	l
or_tests	gdb/testsuite/gdb.disasm/hppa.s	/^or_tests$/;"	l
or_w_imm16	sim/testsuite/sim/h8300/orw.s	/^or_w_imm16:$/;"	l
or_w_reg	sim/testsuite/sim/h8300/orw.s	/^or_w_reg:$/;"	l
orc_imm8_ccr	sim/testsuite/sim/h8300/orb.s	/^orc_imm8_ccr:$/;"	l
orc_imm8_exr	sim/testsuite/sim/h8300/orb.s	/^orc_imm8_exr:$/;"	l
orcr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
order	opcodes/ia64-gen.c	/^  int order;$/;"	m	struct:completer_entry	file:
ordered_remove	gdb/common/gdb_vecs.h	/^ordered_remove (std::vector<T> &vec, typename std::vector<T>::size_type ix)$/;"	f
ordered_table	opcodes/ia64-gen.c	/^} *maintable, **ordered_table;$/;"	v	typeref:struct:main_entry
ordering	libiberty/getopt.c	/^} ordering;$/;"	v	typeref:enum:__anon1189	file:
ordinary_breakpoint_here	gdb/breakpoint.h	/^    ordinary_breakpoint_here,$/;"	e	enum:breakpoint_here
orelocation	bfd/bfd-in2.h	/^  struct reloc_cache_entry **orelocation;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::reloc_cache_entry
org	bfd/elf32-avr.h	/^    } org;$/;"	m	union:avr_property_record::__anon1086	typeref:struct:avr_property_record::__anon1086::__anon1087
org_ptr	zlib/zutil.c	/^    voidpf org_ptr;$/;"	m	struct:ptr_table_s	file:
ori	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
oriental	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
oriental	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
oriental	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
orig-error-port	gdb/guile/lib/gdb/init.scm	/^(define-public (orig-error-port) %orig-error-port)$/;"	f
orig-input-port	gdb/guile/lib/gdb/init.scm	/^(define-public (orig-input-port) %orig-input-port)$/;"	f
orig-output-port	gdb/guile/lib/gdb/init.scm	/^(define-public (orig-output-port) %orig-output-port)$/;"	f
orig_addr	gdb/i386-tdep.c	/^  CORE_ADDR orig_addr;$/;"	m	struct:i386_record_s	file:
orig_address	bfd/elf32-xtensa.c	/^  bfd_vma orig_address;$/;"	m	struct:xlate_map_entry	file:
orig_bfd	bfd/dwarf2.c	/^  bfd *orig_bfd;$/;"	m	struct:dwarf2_debug	file:
orig_eax	bfd/hosts/x86-64linux.h	/^  int32_t orig_eax;$/;"	m	struct:user_regs32_struct
orig_error_port_scm	gdb/guile/scm-ports.c	/^static SCM orig_error_port_scm;$/;"	v	file:
orig_filename	opcodes/opc2c.c	/^const char * orig_filename;$/;"	v
orig_filename	sim/m32c/opc2c.c	/^char *orig_filename;$/;"	v
orig_fstat	gdb/gnulib/import/fstat.c	/^orig_fstat (int fd, struct stat *buf)$/;"	f	file:
orig_fstatat	gdb/gnulib/import/fstatat.c	/^orig_fstatat (int fd, char const *filename, struct stat *buf, int flags)$/;"	f	file:
orig_input_port_scm	gdb/guile/scm-ports.c	/^static SCM orig_input_port_scm;$/;"	v	file:
orig_insn	bfd/elf32-arm.c	/^  unsigned long orig_insn;$/;"	m	struct:a8_erratum_fix	file:
orig_insn	bfd/elf32-arm.c	/^  unsigned long orig_insn;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
orig_lstat	gdb/gnulib/import/lstat.c	/^orig_lstat (const char *filename, struct stat *buf)$/;"	f	file:
orig_open	gdb/gnulib/import/open.c	/^orig_open (const char *filename, int flags, mode_t mode)$/;"	f	file:
orig_openat	gdb/gnulib/import/openat.c	/^orig_openat (int fd, char const *filename, int flags, mode_t mode)$/;"	f	file:
orig_output_port_scm	gdb/guile/scm-ports.c	/^static SCM orig_output_port_scm;$/;"	v	file:
orig_path	gdb/mi/mi-cmd-env.c	/^static char *orig_path = NULL;$/;"	v	file:
orig_prefix	intl/relocatable.c	/^static char *orig_prefix;$/;"	v	file:
orig_prefix_len	intl/relocatable.c	/^static size_t orig_prefix_len;$/;"	v	file:
orig_rax	bfd/hosts/x86-64linux.h	/^  a8_uint64_t orig_rax;$/;"	m	struct:user_regs64_struct
orig_size	gdb/gdbserver/tracepoint.c	/^  uint32_t orig_size;$/;"	m	struct:tracepoint	file:
orig_size	gdb/tracepoint.h	/^  int orig_size = 0;$/;"	m	struct:uploaded_tp
orig_sizeflag	opcodes/i386-dis.c	/^  int orig_sizeflag;$/;"	m	struct:dis_private	file:
orig_stat	gdb/gnulib/import/stat.c	/^orig_stat (const char *filename, struct stat *buf)$/;"	f	file:
orig_sysdep_tab	intl/gettextP.h	/^  const struct sysdep_string_desc *orig_sysdep_tab;$/;"	m	struct:loaded_domain	typeref:struct:loaded_domain::sysdep_string_desc
orig_sysdep_tab_offset	intl/gmo.h	/^  nls_uint32 orig_sysdep_tab_offset;$/;"	m	struct:mo_file_header
orig_tab	intl/gettextP.h	/^  const struct string_desc *orig_tab;$/;"	m	struct:loaded_domain	typeref:struct:loaded_domain::string_desc
orig_tab_offset	intl/gmo.h	/^  nls_uint32 orig_tab_offset;$/;"	m	struct:mo_file_header
orig_term	readline/examples/rlfe/rlfe.c	/^struct termios orig_term;$/;"	v	typeref:struct:termios
orig_value	sim/rx/fpu.c	/^  fp_t orig_value;$/;"	m	struct:__anon505	file:
origin	bfd/bfd-in2.h	/^  ufile_ptr origin;$/;"	m	struct:bfd
origin	bfd/libbfd-in.h	/^  file_ptr origin;		\/* For element of a thin archive.  *\/$/;"	m	struct:areltdata
origin	bfd/libbfd.h	/^  file_ptr origin;		\/* For element of a thin archive.  *\/$/;"	m	struct:areltdata
origin	gdb/tui/tui-data.h	/^  struct tui_point origin;  \/* Origin of window.  *\/$/;"	m	struct:tui_gen_win_info	typeref:struct:tui_gen_win_info::tui_point
original	sim/common/hw-properties.h	/^  const struct hw_property *original;$/;"	m	struct:hw_property	typeref:struct:hw_property::hw_property
original	sim/ppc/device.h	/^  const device_property *original;$/;"	m	struct:_device_property
original_argc	libiberty/getopt.c	/^static int original_argc;$/;"	v	file:
original_argv	libiberty/getopt.c	/^static char *const *original_argv;$/;"	v	file:
original_fields	sim/igen/ld-insn.h	/^  filter *original_fields;$/;"	m	struct:_cache_entry
original_name	gdb/objfiles.h	/^  char *original_name = nullptr;$/;"	m	struct:objfile
original_signal_actions	gdb/common/signals-state-save-restore.c	/^static struct sigaction original_signal_actions[NSIG];$/;"	v	typeref:struct:sigaction	file:
original_signal_mask	gdb/common/signals-state-save-restore.c	/^static sigset_t original_signal_mask;$/;"	v	file:
origname	bfd/vms.h	/^  char *origname;$/;"	m	struct:evax_private_udata_struct
orl	bfd/bfd-in.h	/^struct orl		\/* Output ranlib.  *\/$/;"	s
orl	bfd/bfd-in2.h	/^struct orl		\/* Output ranlib.  *\/$/;"	s
orn32_shift	sim/aarch64/simulator.c	/^orn32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
orn64_shift	sim/aarch64/simulator.c	/^orn64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
orncr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
orphan	opcodes/ia64-gen.c	/^  int orphan;                       \/* Detect class orphans.  *\/$/;"	m	struct:iclass	file:
orr32	sim/aarch64/simulator.c	/^orr32 (sim_cpu *cpu, uint32_t bimm)$/;"	f	file:
orr32_shift	sim/aarch64/simulator.c	/^orr32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
orr64	sim/aarch64/simulator.c	/^orr64 (sim_cpu *cpu, uint64_t bimm)$/;"	f	file:
orr64_shift	sim/aarch64/simulator.c	/^orr64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
os	zlib/contrib/iostream2/zstream.h	/^        ostream& os() {$/;"	f	class:ozstream
os	zlib/zlib.h	/^    int     os;         \/* operating system *\/$/;"	m	struct:gz_header_s
os_close	sim/common/callback.c	/^os_close (host_callback *p, int fd)$/;"	f	file:
os_emul	sim/ppc/os_emul.h	/^typedef struct _os_emul os_emul;$/;"	t	typeref:struct:_os_emul
os_emul_create	sim/ppc/os_emul.c	/^os_emul_create(const char *file_name,$/;"	f
os_emul_create_handler	sim/ppc/emul_generic.h	/^typedef os_emul_data *(os_emul_create_handler)$/;"	t
os_emul_data	sim/ppc/emul_generic.h	/^typedef struct _os_emul_data os_emul_data;$/;"	t	typeref:struct:_os_emul_data
os_emul_init	sim/ppc/os_emul.c	/^os_emul_init(os_emul *emulation,$/;"	f
os_emul_init_handler	sim/ppc/emul_generic.h	/^typedef void (os_emul_init_handler)$/;"	t
os_emul_instruction_call	sim/ppc/os_emul.c	/^os_emul_instruction_call(cpu *processor,$/;"	f
os_emul_instruction_call_handler	sim/ppc/emul_generic.h	/^typedef int (os_emul_instruction_call_handler)$/;"	t
os_emul_system_call	sim/ppc/os_emul.c	/^os_emul_system_call(cpu *processor,$/;"	f
os_emul_system_call_handler	sim/ppc/emul_generic.h	/^typedef void (os_emul_system_call_handler)$/;"	t
os_emulation	sim/ppc/cpu.c	/^  os_emul *os_emulation;$/;"	m	struct:_cpu	file:
os_emulation	sim/ppc/psim.c	/^  os_emul *os_emulation;$/;"	m	struct:_psim	file:
os_emulations	sim/ppc/os_emul.c	/^static const os_emul *(os_emulations[]) = {$/;"	v	file:
os_error	sim/common/callback.c	/^os_error (host_callback *p ATTRIBUTE_UNUSED, const char *format, ...)$/;"	f	file:
os_evprintf_filtered	sim/common/callback.c	/^os_evprintf_filtered (host_callback *p ATTRIBUTE_UNUSED, const char *format, va_list args)$/;"	f	file:
os_flush	zlib/contrib/iostream2/zstream.h	/^        void os_flush() {$/;"	f	class:ozstream
os_flush_stderr	sim/common/callback.c	/^os_flush_stderr (host_callback *p ATTRIBUTE_UNUSED)$/;"	f	file:
os_flush_stdout	sim/common/callback.c	/^os_flush_stdout (host_callback *p ATTRIBUTE_UNUSED)$/;"	f	file:
os_fstat	sim/common/callback.c	/^os_fstat (host_callback *p, int fd, struct stat *buf)$/;"	f	file:
os_ftruncate	sim/common/callback.c	/^os_ftruncate (host_callback *p, int fd, long len)$/;"	f	file:
os_get_errno	sim/common/callback.c	/^os_get_errno (host_callback *p)$/;"	f	file:
os_id	bfd/ppcboot.c	/^  bfd_byte		os_id;			\/* OS_ID *\/$/;"	m	struct:ppcboot_hdr	file:
os_init	sim/common/callback.c	/^os_init (host_callback *p)$/;"	f	file:
os_isatty	sim/common/callback.c	/^os_isatty (host_callback *p, int fd)$/;"	f	file:
os_lseek	sim/common/callback.c	/^os_lseek (host_callback *p, int fd, long off, int way)$/;"	f	file:
os_lstat	sim/common/callback.c	/^os_lstat (host_callback *p, const char *file, struct stat *buf)$/;"	f	file:
os_open	sim/common/callback.c	/^os_open (host_callback *p, const char *name, int flags)$/;"	f	file:
os_pipe	sim/common/callback.c	/^os_pipe (host_callback *p, int *filedes)$/;"	f	file:
os_pipe_empty	sim/common/callback.c	/^os_pipe_empty (host_callback *p, int reader, int writer)$/;"	f	file:
os_pipe_nonempty	sim/common/callback.c	/^os_pipe_nonempty (host_callback *p, int reader, int writer)$/;"	f	file:
os_poll_quit	sim/common/callback.c	/^os_poll_quit (host_callback *p)$/;"	f	file:
os_poll_quit	sim/common/callback.c	202;"	d	file:
os_printf_filtered	sim/common/callback.c	/^os_printf_filtered (host_callback *p ATTRIBUTE_UNUSED, const char *format, ...)$/;"	f	file:
os_read	sim/common/callback.c	/^os_read (host_callback *p, int fd, char *buf, int len)$/;"	f	file:
os_read_stdin	sim/common/callback.c	/^os_read_stdin (host_callback *p, char *buf, int len)$/;"	f	file:
os_rename	sim/common/callback.c	/^os_rename (host_callback *p, const char *f1, const char *f2)$/;"	f	file:
os_shutdown	sim/common/callback.c	/^os_shutdown (host_callback *p)$/;"	f	file:
os_stat	sim/common/callback.c	/^os_stat (host_callback *p, const char *file, struct stat *buf)$/;"	f	file:
os_system	sim/common/callback.c	/^os_system (host_callback *p, const char *s)$/;"	f	file:
os_time	sim/common/callback.c	/^os_time (host_callback *p, long *t)$/;"	f	file:
os_truncate	sim/common/callback.c	/^os_truncate (host_callback *p, const char *file, long len)$/;"	f	file:
os_unlink	sim/common/callback.c	/^os_unlink (host_callback *p, const char *f1)$/;"	f	file:
os_vprintf_filtered	sim/common/callback.c	/^os_vprintf_filtered (host_callback *p ATTRIBUTE_UNUSED, const char *format, va_list args)$/;"	f	file:
os_write	sim/common/callback.c	/^os_write (host_callback *p, int fd, const char *buf, int len)$/;"	f	file:
os_write_stderr	sim/common/callback.c	/^os_write_stderr (host_callback *p ATTRIBUTE_UNUSED, const char *buf, int len)$/;"	f	file:
os_write_stdout	sim/common/callback.c	/^os_write_stdout (host_callback *p ATTRIBUTE_UNUSED, const char *buf, int len)$/;"	f	file:
osabi	gdb/gdbarch.c	/^  enum gdb_osabi osabi;$/;"	m	struct:gdbarch	typeref:enum:gdbarch::gdb_osabi	file:
osabi	gdb/gdbarch.h	/^  enum gdb_osabi osabi;$/;"	m	struct:gdbarch_info	typeref:enum:gdbarch_info::gdb_osabi
osabi	gdb/gdbserver/tdesc.h	/^  const char *osabi = NULL;$/;"	m	struct:target_desc
osabi	gdb/osabi.c	/^  enum gdb_osabi osabi;$/;"	m	struct:gdb_osabi_handler	typeref:enum:gdb_osabi_handler::gdb_osabi	file:
osabi	gdb/target-descriptions.c	/^  enum gdb_osabi osabi = GDB_OSABI_UNKNOWN;$/;"	m	struct:tdesc_element	typeref:enum:tdesc_element::gdb_osabi	file:
osabi_auto	gdb/osabi.c	/^static enum { osabi_auto, osabi_default, osabi_user } user_osabi_state;$/;"	e	enum:__anon1701	file:
osabi_default	gdb/osabi.c	/^static enum { osabi_auto, osabi_default, osabi_user } user_osabi_state;$/;"	e	enum:__anon1701	file:
osabi_from_tdesc_string	gdb/osabi.c	/^osabi_from_tdesc_string (const char *name)$/;"	f
osabi_head	gdb/frame-unwind.c	/^  struct frame_unwind_table_entry **osabi_head;$/;"	m	struct:frame_unwind_table	typeref:struct:frame_unwind_table::frame_unwind_table_entry	file:
osabi_names	gdb/osabi.c	/^struct osabi_names$/;"	s	file:
osabi_triplet_regexp	gdb/osabi.c	/^osabi_triplet_regexp (enum gdb_osabi osabi)$/;"	f
osabi_user	gdb/osabi.c	/^static enum { osabi_auto, osabi_default, osabi_user } user_osabi_state;$/;"	e	enum:__anon1701	file:
oscillator_handler	sim/m68hc11/dv-m68hc11.c	/^oscillator_handler (struct hw *me, void *data)$/;"	f	file:
oscillators	sim/m68hc11/dv-m68hc11.c	/^  struct input_osc oscillators[NR_OSC];$/;"	m	struct:m68hc11cpu	typeref:struct:m68hc11cpu::input_osc	file:
osdata	gdb/osdata.c	/^  std::unique_ptr<struct osdata> osdata;$/;"	m	struct:osdata_parsing_data	typeref:struct:osdata_parsing_data::osdata	file:
osdata	gdb/osdata.h	/^  osdata (std::string &&type_)$/;"	f	struct:osdata
osdata	gdb/osdata.h	/^struct osdata$/;"	s
osdata_attributes	gdb/osdata.c	/^const struct gdb_xml_attribute osdata_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
osdata_children	gdb/osdata.c	/^const struct gdb_xml_element osdata_children[] = {$/;"	v	typeref:struct:gdb_xml_element
osdata_column	gdb/osdata.h	/^  osdata_column (std::string &&name_, std::string &&value_)$/;"	f	struct:osdata_column
osdata_column	gdb/osdata.h	/^struct osdata_column$/;"	s
osdata_elements	gdb/osdata.c	/^const struct gdb_xml_element osdata_elements[] = {$/;"	v	typeref:struct:gdb_xml_element
osdata_end_column	gdb/osdata.c	/^osdata_end_column (struct gdb_xml_parser *parser,$/;"	f	file:
osdata_item	gdb/osdata.h	/^struct osdata_item$/;"	s
osdata_parse	gdb/osdata.c	/^osdata_parse (const char *xml)$/;"	f
osdata_parsing_data	gdb/osdata.c	/^struct osdata_parsing_data$/;"	s	file:
osdata_start_column	gdb/osdata.c	/^osdata_start_column (struct gdb_xml_parser *parser,$/;"	f	file:
osdata_start_item	gdb/osdata.c	/^osdata_start_item (struct gdb_xml_parser *parser,$/;"	f	file:
osdata_start_osdata	gdb/osdata.c	/^osdata_start_osdata (struct gdb_xml_parser *parser,$/;"	f	file:
osdata_table	gdb/nat/linux-osdata.c	/^} osdata_table[] = {$/;"	v	typeref:struct:osdata_type
osdata_type	gdb/nat/linux-osdata.c	/^struct osdata_type {$/;"	s	file:
osf_core_core_file_failing_command	bfd/osf-core.c	/^osf_core_core_file_failing_command (bfd *abfd)$/;"	f	file:
osf_core_core_file_failing_signal	bfd/osf-core.c	/^osf_core_core_file_failing_signal (bfd *abfd)$/;"	f	file:
osf_core_core_file_matches_executable_p	bfd/osf-core.c	36;"	d	file:
osf_core_core_file_p	bfd/osf-core.c	/^osf_core_core_file_p (bfd *abfd)$/;"	f	file:
osf_core_core_file_pid	bfd/osf-core.c	37;"	d	file:
osf_core_data	bfd/bfd-in2.h	/^      struct osf_core_struct *osf_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::osf_core_struct
osf_core_struct	bfd/osf-core.c	/^struct osf_core_struct$/;"	s	file:
osf_regnames	opcodes/alpha-dis.c	/^static const char * const osf_regnames[64] = {$/;"	v	file:
osig	gdb/inflow.c	/^static sighandler_t osig;$/;"	v	file:
osig_set	gdb/inflow.c	/^static int osig_set;$/;"	v	file:
oso_el	gdb/machoread.c	/^  oso_el (asymbol **oso_sym_, asymbol **end_sym_, unsigned int nbr_syms_)$/;"	f	struct:oso_el
oso_el	gdb/machoread.c	/^struct oso_el$/;"	s	file:
oso_el_compare_name	gdb/machoread.c	/^oso_el_compare_name (const oso_el &l, const oso_el &r)$/;"	f	file:
oso_sym	gdb/machoread.c	/^  asymbol **oso_sym;$/;"	m	struct:oso_el	file:
ostr	opcodes/cr16-dis.c	/^    char *ostr;$/;"	m	struct:__anon60	file:
ostream	gdb/testsuite/gdb.perf/gm-std.h	/^typedef basic_ostream<char> ostream;$/;"	t	namespace:gm_std
ot	gdb/i386-tdep.c	/^  int ot;$/;"	m	struct:i386_record_s	file:
ot	include/coff/sym.h	/^	unsigned ot: 8;		\/* optimization type *\/$/;"	m	struct:__anon1572
otBlock	include/coff/symconst.h	179;"	d
otEnd	include/coff/symconst.h	182;"	d
otInline	include/coff/symconst.h	181;"	d
otMax	include/coff/symconst.h	183;"	d
otNil	include/coff/symconst.h	177;"	d
otProc	include/coff/symconst.h	180;"	d
otReg	include/coff/symconst.h	178;"	d
other	bfd/elf-bfd.h	/^  unsigned int other : 8;$/;"	m	struct:elf_link_hash_entry
other	bfd/elf64-alpha.c	/^  unsigned char other;$/;"	m	struct:alpha_relax_info	file:
other	bfd/elf64-ppc.c	/^  unsigned char other;$/;"	m	struct:ppc_stub_hash_entry	file:
other	bfd/libaout.h	/^  char other;$/;"	m	struct:aout_symbol
other	gdb/common/default-init-alloc.h	/^    typedef default_init_allocator<U, alloc_> other;$/;"	t	struct:gdb::default_init_allocator::rebind
other	gdb/remote.c	/^  thread_item (thread_item &&other) = default;$/;"	m	struct:thread_item	file:
other	gdb/symfile.h	/^  other_sections (other_sections &&other) = default;$/;"	m	struct:other_sections
other	gdb/target.h	/^  memory_read_result (memory_read_result &&other) = default;$/;"	m	struct:memory_read_result
other	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^  int other;$/;"	m	struct:Derived	file:
other	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^volatile unsigned int other;$/;"	v
other	gdb/value.h	/^  scoped_value_mark (scoped_value_mark &&other) = default;$/;"	m	class:scoped_value_mark
other	gdb/varobj.h	/^  varobj_update_result (varobj_update_result &&other) = default;$/;"	m	struct:varobj_update_result
other_breakpoint	gdb/gdbserver/mem-break.c	/^    other_breakpoint,$/;"	e	enum:bkpt_type	file:
other_breakpoint	gdb/gdbserver/mem-break.c	/^struct other_breakpoint$/;"	s	file:
other_dup	bfd/doc/chew.c	/^other_dup ()$/;"	f	file:
other_id	gdb/testsuite/gdb.cp/ref-params.cc	/^  int other_id;$/;"	m	struct:OtherParent	file:
other_id	gdb/testsuite/gdb.cp/rvalue-ref-params.cc	/^  int other_id;$/;"	m	struct:OtherParent	file:
other_obj_attributes	bfd/elf-bfd.h	/^  obj_attribute_list *other_obj_attributes[2];$/;"	m	struct:elf_obj_tdata
other_rel_sec	bfd/elf64-hppa.c	/^  asection *other_rel_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
other_sections	gdb/symfile.h	/^  other_sections (CORE_ADDR addr_, std::string &&name_, int sectindex_)$/;"	f	struct:other_sections
other_sections	gdb/symfile.h	/^struct other_sections$/;"	s
other_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^other_tests:$/;"	l
otherefcnt	include/vms/lbr.h	/^  unsigned char otherefcnt[4];$/;"	m	struct:vms_mhd
others	gdb/ada-exp.y	/^others 	:	OTHERS ARROW exp$/;"	l
others	gdb/arch/aarch64-insn.h	/^  void (*others) (const uint32_t insn, struct aarch64_insn_data *data);$/;"	m	struct:aarch64_insn_visitor
otio	readline/rltty.c	/^static TIOTYPE otio;$/;"	v	file:
otlen	opcodes/ia64-gen.c	/^int otlen = 0;$/;"	v
ottotlen	opcodes/ia64-gen.c	/^int ottotlen = 0;$/;"	v
our_environ	gdb/gdbserver/server.c	/^static gdb_environ our_environ;$/;"	v	file:
our_terminal_info	gdb/inflow.c	/^static struct terminal_info our_terminal_info;$/;"	v	typeref:struct:terminal_info	file:
ournum	opcodes/ia64-gen.c	/^  int ournum;$/;"	m	struct:disent	file:
ours	gdb/gdbserver/target.c	/^target_terminal::ours ()$/;"	f	class:target_terminal
ours	gdb/target.c	/^target_terminal::ours ()$/;"	f	class:target_terminal
ours_for_output	gdb/gdbserver/target.c	/^target_terminal::ours_for_output (void)$/;"	f	class:target_terminal
ours_for_output	gdb/target.c	/^target_terminal::ours_for_output ()$/;"	f	class:target_terminal
out	bfd/tekhex.c	/^out (bfd *abfd, int type, char *start, char *end)$/;"	f	file:
out	gdb/cli/cli-interp.c	/^  ui_file *out;$/;"	m	struct:saved_output_files	file:
out	gdb/mi/mi-common.h	/^  mi_console_file *out;$/;"	m	class:final
out	gdb/windows-nat.c	/^  struct ui_file *err, *out;$/;"	m	struct:safe_symbol_file_add_args	typeref:struct:safe_symbol_file_add_args::	file:
out	libiberty/cplus-dem.c	/^  const char *const out;$/;"	m	struct:optable	file:
out	sim/mips/sim-main.h	/^  int out;$/;"	m	struct:_pending_write_queue
out	zlib/contrib/blast/blast.c	/^    unsigned char out[MAXWIN];  \/* output buffer and sliding window *\/$/;"	m	struct:state	file:
out	zlib/contrib/inflate86/inffast.S	/^#define out            60  \/* unsigned char* *\/$/;"	d
out	zlib/contrib/masmx64/inffas8664.c	/^\/* 32   16 *\/ unsigned char FAR *out;   \/* edi rdi  local strm->next_out *\/$/;"	m	struct:inffast_ar	file:
out	zlib/contrib/puff/puff.c	/^    unsigned char *out;         \/* output buffer *\/$/;"	m	struct:state	file:
out	zlib/examples/gun.c	/^local int out(void *out_desc, unsigned char *buf, unsigned len)$/;"	f
out	zlib/examples/zran.c	/^    off_t out;          \/* corresponding offset in uncompressed data *\/$/;"	m	struct:point	file:
out	zlib/gzguts.h	/^    unsigned char *out;     \/* output buffer (double-sized when reading) *\/$/;"	m	struct:__anon985
out0	sim/testsuite/sim/bfin/lp0.s	/^out0:$/;"	l
out1	sim/testsuite/sim/bfin/lp0.s	/^out1:$/;"	l
out_ACC40Sk	sim/frv/cpu.h	/^    unsigned char out_ACC40Sk;$/;"	m	struct:sem_fields::__anon180
out_ACC40Sk	sim/frv/cpu.h	/^    unsigned char out_ACC40Sk;$/;"	m	struct:sem_fields::__anon212
out_ACC40Sk	sim/frv/cpu.h	/^    unsigned char out_ACC40Sk;$/;"	m	struct:sem_fields::__anon220
out_ACC40Uk	sim/frv/cpu.h	/^    unsigned char out_ACC40Uk;$/;"	m	struct:sem_fields::__anon211
out_ACC40Uk	sim/frv/cpu.h	/^    unsigned char out_ACC40Uk;$/;"	m	struct:sem_fields::__anon219
out_ACCGk	sim/frv/cpu.h	/^    unsigned char out_ACCGk;$/;"	m	struct:sem_fields::__anon135
out_CPRdoublek	sim/frv/cpu.h	/^    unsigned char out_CPRdoublek;$/;"	m	struct:sem_fields::__anon167
out_CPRk	sim/frv/cpu.h	/^    unsigned char out_CPRk;$/;"	m	struct:sem_fields::__anon168
out_CRj_float	sim/frv/cpu.h	/^    unsigned char out_CRj_float;$/;"	m	struct:sem_fields::__anon161
out_CRj_int	sim/frv/cpu.h	/^    unsigned char out_CRj_int;$/;"	m	struct:sem_fields::__anon162
out_CRk	sim/frv/cpu.h	/^    unsigned char out_CRk;$/;"	m	struct:sem_fields::__anon152
out_FCCi_2	sim/frv/cpu.h	/^    unsigned char out_FCCi_2;$/;"	m	struct:sem_fields::__anon149
out_FCCi_2	sim/frv/cpu.h	/^    unsigned char out_FCCi_2;$/;"	m	struct:sem_fields::__anon174
out_FCCi_2	sim/frv/cpu.h	/^    unsigned char out_FCCi_2;$/;"	m	struct:sem_fields::__anon183
out_FCCk	sim/frv/cpu.h	/^    unsigned char out_FCCk;$/;"	m	struct:sem_fields::__anon198
out_FRdoublek	sim/frv/cpu.h	/^    unsigned char out_FRdoublek;$/;"	m	struct:sem_fields::__anon129
out_FRdoublek	sim/frv/cpu.h	/^    unsigned char out_FRdoublek;$/;"	m	struct:sem_fields::__anon142
out_FRdoublek	sim/frv/cpu.h	/^    unsigned char out_FRdoublek;$/;"	m	struct:sem_fields::__anon158
out_FRdoublek	sim/frv/cpu.h	/^    unsigned char out_FRdoublek;$/;"	m	struct:sem_fields::__anon194
out_FRinti	sim/frv/cpu.h	/^    unsigned char out_FRinti;$/;"	m	struct:sem_fields::__anon182
out_FRinti	sim/frv/cpu.h	/^    unsigned char out_FRinti;$/;"	m	struct:sem_fields::__anon199
out_FRinti	sim/frv/cpu.h	/^    unsigned char out_FRinti;$/;"	m	struct:sem_fields::__anon205
out_FRintieven	sim/frv/cpu.h	/^    unsigned char out_FRintieven;$/;"	m	struct:sem_fields::__anon209
out_FRintieven	sim/frv/cpu.h	/^    unsigned char out_FRintieven;$/;"	m	struct:sem_fields::__anon215
out_FRintieven	sim/frv/cpu.h	/^    unsigned char out_FRintieven;$/;"	m	struct:sem_fields::__anon216
out_FRintj	sim/frv/cpu.h	/^    unsigned char out_FRintj;$/;"	m	struct:sem_fields::__anon181
out_FRintj	sim/frv/cpu.h	/^    unsigned char out_FRintj;$/;"	m	struct:sem_fields::__anon214
out_FRintj	sim/frv/cpu.h	/^    unsigned char out_FRintj;$/;"	m	struct:sem_fields::__anon217
out_FRintjeven	sim/frv/cpu.h	/^    unsigned char out_FRintjeven;$/;"	m	struct:sem_fields::__anon213
out_FRintjeven	sim/frv/cpu.h	/^    unsigned char out_FRintjeven;$/;"	m	struct:sem_fields::__anon215
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon125
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon128
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon136
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon143
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon146
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon147
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon148
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon150
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon157
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon159
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon169
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon173
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon176
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon181
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon182
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon188
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon196
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon199
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon213
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon216
out_FRintk	sim/frv/cpu.h	/^    unsigned char out_FRintk;$/;"	m	struct:sem_fields::__anon217
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon155
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon156
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon205
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon207
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon209
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon214
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon215
out_FRintkeven	sim/frv/cpu.h	/^    unsigned char out_FRintkeven;$/;"	m	struct:sem_fields::__anon218
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon151
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon160
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon184
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon200
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon206
out_FRk	sim/frv/cpu.h	/^    unsigned char out_FRk;$/;"	m	struct:sem_fields::__anon210
out_FRkhi	sim/frv/cpu.h	/^    unsigned char out_FRkhi;$/;"	m	struct:sem_fields::__anon120
out_FRkhi	sim/frv/cpu.h	/^    unsigned char out_FRkhi;$/;"	m	struct:sem_fields::__anon126
out_FRklo	sim/frv/cpu.h	/^    unsigned char out_FRklo;$/;"	m	struct:sem_fields::__anon121
out_FRklo	sim/frv/cpu.h	/^    unsigned char out_FRklo;$/;"	m	struct:sem_fields::__anon127
out_GRdoublek	sim/frv/cpu.h	/^    unsigned char out_GRdoublek;$/;"	m	struct:sem_fields::__anon144
out_GRdoublek	sim/frv/cpu.h	/^    unsigned char out_GRdoublek;$/;"	m	struct:sem_fields::__anon171
out_GRdoublek	sim/frv/cpu.h	/^    unsigned char out_GRdoublek;$/;"	m	struct:sem_fields::__anon177
out_GRdoublek	sim/frv/cpu.h	/^    unsigned char out_GRdoublek;$/;"	m	struct:sem_fields::__anon195
out_GRdoublek	sim/frv/cpu.h	/^    unsigned char out_GRdoublek;$/;"	m	struct:sem_fields::__anon203
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon165
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon166
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon167
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon168
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon190
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon191
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon192
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon193
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon194
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon195
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon196
out_GRi	sim/frv/cpu.h	/^    unsigned char out_GRi;$/;"	m	struct:sem_fields::__anon197
out_GRj	sim/frv/cpu.h	/^    unsigned char out_GRj;$/;"	m	struct:sem_fields::__anon133
out_GRj	sim/frv/cpu.h	/^    unsigned char out_GRj;$/;"	m	struct:sem_fields::__anon175
out_GRj	sim/frv/cpu.h	/^    unsigned char out_GRj;$/;"	m	struct:sem_fields::__anon187
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon122
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon145
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon153
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon172
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon178
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon189
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon197
out_GRk	sim/frv/cpu.h	/^    unsigned char out_GRk;$/;"	m	struct:sem_fields::__anon204
out_GRkhi	sim/frv/cpu.h	/^    unsigned char out_GRkhi;$/;"	m	struct:sem_fields::__anon123
out_GRklo	sim/frv/cpu.h	/^    unsigned char out_GRklo;$/;"	m	struct:sem_fields::__anon124
out_ICCi_1	sim/frv/cpu.h	/^    unsigned char out_ICCi_1;$/;"	m	struct:sem_fields::__anon171
out_ICCi_1	sim/frv/cpu.h	/^    unsigned char out_ICCi_1;$/;"	m	struct:sem_fields::__anon172
out_ICCi_1	sim/frv/cpu.h	/^    unsigned char out_ICCi_1;$/;"	m	struct:sem_fields::__anon177
out_ICCi_1	sim/frv/cpu.h	/^    unsigned char out_ICCi_1;$/;"	m	struct:sem_fields::__anon178
out_Pd	sim/cris/cpuv10.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon750
out_Pd	sim/cris/cpuv10.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon751
out_Pd	sim/cris/cpuv10.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon766
out_Pd	sim/cris/cpuv32.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon706
out_Pd	sim/cris/cpuv32.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon709
out_Pd	sim/cris/cpuv32.h	/^    unsigned char out_Pd;$/;"	m	struct:sem_fields::__anon723
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon752
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon753
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon754
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon755
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon756
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon764
out_Rd	sim/cris/cpuv10.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon767
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon707
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon708
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon710
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon711
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon712
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon713
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon714
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon721
out_Rd	sim/cris/cpuv32.h	/^    unsigned char out_Rd;$/;"	m	struct:sem_fields::__anon724
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon765
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon766
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon767
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon768
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon769
out_Rs	sim/cris/cpuv10.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon770
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon722
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon723
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon724
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon725
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon726
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon727
out_Rs	sim/cris/cpuv32.h	/^    unsigned char out_Rs;$/;"	m	struct:sem_fields::__anon728
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon363
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon364
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon367
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon368
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon371
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon373
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon374
out_dr	sim/m32r/cpu.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon375
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon261
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon263
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon264
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon267
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon268
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon272
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon274
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon275
out_dr	sim/m32r/cpu2.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon276
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon391
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon393
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon394
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon397
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon398
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon402
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon404
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon405
out_dr	sim/m32r/cpux.h	/^    unsigned char out_dr;$/;"	m	struct:sem_fields::__anon406
out_func	zlib/zconf.h	153;"	d
out_func	zlib/zlib.h	/^typedef int (*out_func) OF((void FAR *, unsigned char FAR *, unsigned));$/;"	t
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1;$/;"	m	struct:sem_fields::__anon180
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1;$/;"	m	struct:sem_fields::__anon212
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_1;$/;"	m	struct:sem_fields::__anon220
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2;$/;"	m	struct:sem_fields::__anon180
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_2;$/;"	m	struct:sem_fields::__anon220
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3;$/;"	m	struct:sem_fields::__anon180
out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3	sim/frv/cpu.h	/^    unsigned char out_h_acc40S_DI_add__INT_index_of__INT_ACC40Sk_3;$/;"	m	struct:sem_fields::__anon220
out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1	sim/frv/cpu.h	/^    unsigned char out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1;$/;"	m	struct:sem_fields::__anon211
out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1	sim/frv/cpu.h	/^    unsigned char out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_1;$/;"	m	struct:sem_fields::__anon219
out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_2	sim/frv/cpu.h	/^    unsigned char out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_2;$/;"	m	struct:sem_fields::__anon219
out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_3	sim/frv/cpu.h	/^    unsigned char out_h_acc40U_UDI_add__INT_index_of__INT_ACC40Uk_3;$/;"	m	struct:sem_fields::__anon219
out_h_fccr_UQI_add__INT_index_of__INT_FCCi_2_1	sim/frv/cpu.h	/^    unsigned char out_h_fccr_UQI_add__INT_index_of__INT_FCCi_2_1;$/;"	m	struct:sem_fields::__anon183
out_h_fccr_UQI_add__INT_index_of__INT_FCCk_1	sim/frv/cpu.h	/^    unsigned char out_h_fccr_UQI_add__INT_index_of__INT_FCCk_1;$/;"	m	struct:sem_fields::__anon198
out_h_fr_0_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_0_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon213
out_h_fr_1_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_1_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon213
out_h_fr_2_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_2_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon213
out_h_fr_3_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_3_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon213
out_h_fr_SF_add__INT_index_of__INT_FRk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_1;$/;"	m	struct:sem_fields::__anon151
out_h_fr_SF_add__INT_index_of__INT_FRk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_1;$/;"	m	struct:sem_fields::__anon200
out_h_fr_SF_add__INT_index_of__INT_FRk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_1;$/;"	m	struct:sem_fields::__anon206
out_h_fr_SF_add__INT_index_of__INT_FRk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_1;$/;"	m	struct:sem_fields::__anon210
out_h_fr_SF_add__INT_index_of__INT_FRk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_2;$/;"	m	struct:sem_fields::__anon210
out_h_fr_SF_add__INT_index_of__INT_FRk_3	sim/frv/cpu.h	/^    unsigned char out_h_fr_SF_add__INT_index_of__INT_FRk_3;$/;"	m	struct:sem_fields::__anon210
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon148
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon169
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon179
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon181
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon182
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon199
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon208
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon216
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon217
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon217
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon216
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon217
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_3	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_3;$/;"	m	struct:sem_fields::__anon217
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_add__INT_0_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_add__INT_0_1;$/;"	m	struct:sem_fields::__anon216
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_add__INT_2_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintk_add__INT_2_1;$/;"	m	struct:sem_fields::__anon216
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon205
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon207
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon209
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon214
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon215
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon218
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon207
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon209
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon214
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon215
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon218
out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_add__INT_0_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_hi_UHI_add__INT_index_of__INT_FRintkeven_add__INT_0_1;$/;"	m	struct:sem_fields::__anon205
out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon150
out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon176
out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon188
out_h_fr_int_USI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon188
out_h_fr_int_USI_add__INT_index_of__INT_FRintk_3	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintk_3;$/;"	m	struct:sem_fields::__anon188
out_h_fr_int_USI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon155
out_h_fr_int_USI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_int_USI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon156
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon148
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon169
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon179
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon181
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon199
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon208
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon216
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_0;$/;"	m	struct:sem_fields::__anon217
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_1;$/;"	m	struct:sem_fields::__anon217
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon216
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_2	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_2;$/;"	m	struct:sem_fields::__anon217
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_3	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_3;$/;"	m	struct:sem_fields::__anon217
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_add__INT_0_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_add__INT_0_1;$/;"	m	struct:sem_fields::__anon216
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_add__INT_2_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintk_add__INT_2_1;$/;"	m	struct:sem_fields::__anon216
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon205
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon207
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon209
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon214
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon215
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_0;$/;"	m	struct:sem_fields::__anon218
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon207
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon209
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon214
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon215
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_1;$/;"	m	struct:sem_fields::__anon218
out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_add__INT_0_1	sim/frv/cpu.h	/^    unsigned char out_h_fr_lo_UHI_add__INT_index_of__INT_FRintkeven_add__INT_0_1;$/;"	m	struct:sem_fields::__anon205
out_h_gr_SI_0	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_0;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_0	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_0;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_1	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_1;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_1	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_1;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_10	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_10;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_10	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_10;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_11	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_11;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_11	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_11;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_12	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_12;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_12	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_12;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_13	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_13;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_13	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_13;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_14	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon748
out_h_gr_SI_14	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_14	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_14	sim/m32r/cpu.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon361
out_h_gr_SI_14	sim/m32r/cpu.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon362
out_h_gr_SI_14	sim/m32r/cpu.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon365
out_h_gr_SI_14	sim/m32r/cpu2.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon258
out_h_gr_SI_14	sim/m32r/cpu2.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon259
out_h_gr_SI_14	sim/m32r/cpu2.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon265
out_h_gr_SI_14	sim/m32r/cpux.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon388
out_h_gr_SI_14	sim/m32r/cpux.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon389
out_h_gr_SI_14	sim/m32r/cpux.h	/^    unsigned char out_h_gr_SI_14;$/;"	m	struct:sem_fields::__anon395
out_h_gr_SI_15	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_15;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_2	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_2;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_2	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_2;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_3	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_3;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_3	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_3;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_4	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_4;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_4	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_4;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_5	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_5;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_5	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_5;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_6	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_6;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_6	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_6;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_7	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_7;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_7	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_7;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_8	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_8;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_8	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_8;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_9	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_9;$/;"	m	struct:sem_fields::__anon769
out_h_gr_SI_9	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_9;$/;"	m	struct:sem_fields::__anon727
out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon768
out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon726
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon757
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon758
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon759
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon760
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon762
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon763
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon715
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon716
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon717
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon718
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon719
out_h_gr_SI_index_of__INT_Rd	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rd;$/;"	m	struct:sem_fields::__anon725
out_h_gr_SI_index_of__INT_Rs	sim/cris/cpuv10.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rs;$/;"	m	struct:sem_fields::__anon761
out_h_gr_SI_index_of__INT_Rs	sim/cris/cpuv32.h	/^    unsigned char out_h_gr_SI_index_of__INT_Rs;$/;"	m	struct:sem_fields::__anon720
out_h_gr_USI_add__INT_index_of__INT_GRj_1	sim/frv/cpu.h	/^    unsigned char out_h_gr_USI_add__INT_index_of__INT_GRj_1;$/;"	m	struct:sem_fields::__anon175
out_h_gr_USI_add__INT_index_of__INT_GRj_1	sim/frv/cpu.h	/^    unsigned char out_h_gr_USI_add__INT_index_of__INT_GRj_1;$/;"	m	struct:sem_fields::__anon187
out_h_gr_USI_add__INT_index_of__INT_GRj_2	sim/frv/cpu.h	/^    unsigned char out_h_gr_USI_add__INT_index_of__INT_GRj_2;$/;"	m	struct:sem_fields::__anon187
out_h_gr_USI_add__INT_index_of__INT_GRj_3	sim/frv/cpu.h	/^    unsigned char out_h_gr_USI_add__INT_index_of__INT_GRj_3;$/;"	m	struct:sem_fields::__anon187
out_h_iacc0_DI_0	sim/frv/cpu.h	/^    unsigned char out_h_iacc0_DI_0;$/;"	m	struct:sem_fields::__anon154
out_h_iccr_UQI_and__INT_index_of__INT_CCi_3	sim/frv/cpu.h	/^    unsigned char out_h_iccr_UQI_and__INT_index_of__INT_CCi_3;$/;"	m	struct:sem_fields::__anon203
out_h_iccr_UQI_and__INT_index_of__INT_CCi_3	sim/frv/cpu.h	/^    unsigned char out_h_iccr_UQI_and__INT_index_of__INT_CCi_3;$/;"	m	struct:sem_fields::__anon204
out_h_spr_USI_1	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_1;$/;"	m	struct:sem_fields::__anon185
out_h_spr_USI_1	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_1;$/;"	m	struct:sem_fields::__anon186
out_h_spr_USI_1	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_1;$/;"	m	struct:sem_fields::__anon201
out_h_spr_USI_1	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_1;$/;"	m	struct:sem_fields::__anon202
out_h_spr_USI_2	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_2;$/;"	m	struct:sem_fields::__anon117
out_h_spr_USI_273	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_273;$/;"	m	struct:sem_fields::__anon163
out_h_spr_USI_273	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_273;$/;"	m	struct:sem_fields::__anon164
out_h_spr_USI_768	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_768;$/;"	m	struct:sem_fields::__anon185
out_h_spr_USI_768	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_768;$/;"	m	struct:sem_fields::__anon186
out_h_spr_USI_768	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_768;$/;"	m	struct:sem_fields::__anon201
out_h_spr_USI_768	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_768;$/;"	m	struct:sem_fields::__anon202
out_h_spr_USI_769	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_769;$/;"	m	struct:sem_fields::__anon185
out_h_spr_USI_769	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_769;$/;"	m	struct:sem_fields::__anon186
out_h_spr_USI_769	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_769;$/;"	m	struct:sem_fields::__anon201
out_h_spr_USI_769	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_769;$/;"	m	struct:sem_fields::__anon202
out_h_spr_USI_770	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_770;$/;"	m	struct:sem_fields::__anon185
out_h_spr_USI_770	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_770;$/;"	m	struct:sem_fields::__anon186
out_h_spr_USI_770	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_770;$/;"	m	struct:sem_fields::__anon201
out_h_spr_USI_770	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_770;$/;"	m	struct:sem_fields::__anon202
out_h_spr_USI_771	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_771;$/;"	m	struct:sem_fields::__anon185
out_h_spr_USI_771	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_771;$/;"	m	struct:sem_fields::__anon186
out_h_spr_USI_771	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_771;$/;"	m	struct:sem_fields::__anon201
out_h_spr_USI_771	sim/frv/cpu.h	/^    unsigned short out_h_spr_USI_771;$/;"	m	struct:sem_fields::__anon202
out_h_sr_SI_13	sim/cris/cpuv32.h	/^    unsigned char out_h_sr_SI_13;$/;"	m	struct:sem_fields::__anon704
out_h_sr_SI_7	sim/cris/cpuv10.h	/^    unsigned char out_h_sr_SI_7;$/;"	m	struct:sem_fields::__anon764
out_h_sr_SI_7	sim/cris/cpuv32.h	/^    unsigned char out_h_sr_SI_7;$/;"	m	struct:sem_fields::__anon721
out_implib_bfd	include/bfdlink.h	/^  bfd *out_implib_bfd;$/;"	m	struct:bfd_link_info
out_of_range	opcodes/v850-opc.c	/^static const char * out_of_range = N_ ("displacement value is out of range");$/;"	v	file:
out_of_range_buf_size	gdb/guile/scm-ports.c	/^static char *out_of_range_buf_size;$/;"	v	file:
out_of_scope	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def out_of_scope(self):$/;"	m	class:MyFinishBreakpoint
out_of_scope	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def out_of_scope(self):$/;"	m	class:SimpleFinishBreakpoint
out_of_scope	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^    def out_of_scope(self):$/;"	m	class:TestFinishBreakpoint
out_of_scope	gdb/testsuite/gdb.python/py-finish-breakpoint2.py	/^    def out_of_scope(self):$/;"	m	class:ExceptionFinishBreakpoint
out_r	zlib/contrib/inflate86/inffast.S	/^#define out_r      %edi$/;"	d
out_spr	sim/frv/cpu.h	/^    unsigned short out_spr;$/;"	m	struct:sem_fields::__anon134
out_sr	sim/m32r/cpu.h	/^    unsigned char out_sr;$/;"	m	struct:sem_fields::__anon371
out_sr	sim/m32r/cpu2.h	/^    unsigned char out_sr;$/;"	m	struct:sem_fields::__anon272
out_sr	sim/m32r/cpux.h	/^    unsigned char out_sr;$/;"	m	struct:sem_fields::__anon402
out_src2	sim/m32r/cpu.h	/^    unsigned char out_src2;$/;"	m	struct:sem_fields::__anon369
out_src2	sim/m32r/cpu2.h	/^    unsigned char out_src2;$/;"	m	struct:sem_fields::__anon269
out_src2	sim/m32r/cpux.h	/^    unsigned char out_src2;$/;"	m	struct:sem_fields::__anon399
out_to_inferior_fd	readline/examples/rlfe/rlfe.c	/^static int out_to_inferior_fd;$/;"	v	file:
out_value_addr	gdb/compile/compile-object-load.h	/^  CORE_ADDR out_value_addr;$/;"	m	struct:compile_module
out_value_addr	gdb/compile/compile-object-run.c	/^  CORE_ADDR out_value_addr;$/;"	m	struct:do_module_cleanup	file:
out_value_type	gdb/compile/compile-object-load.h	/^  struct type *out_value_type;$/;"	m	struct:compile_module	typeref:struct:compile_module::type
out_value_type	gdb/compile/compile-object-run.c	/^  struct type *out_value_type;$/;"	m	struct:do_module_cleanup	typeref:struct:do_module_cleanup::type	file:
outb	gdb/ser-go32.c	237;"	d	file:
outbuf	zlib/examples/gun.c	/^unsigned char outbuf[SIZE];             \/* output buffer *\/$/;"	v
outc	sim/bfin/bfin-sim.c	/^outc (SIM_CPU *cpu, char ch)$/;"	f	file:
outcnt	zlib/contrib/puff/puff.c	/^    unsigned long outcnt;       \/* bytes written to out so far *\/$/;"	m	struct:state	file:
outd	zlib/examples/gun.c	/^struct outd {$/;"	s	file:
outdir	gdb/features/Makefile	/^outdir = ..\/regformats$/;"	m
outer	gdb/testsuite/gdb.base/anon.c	/^struct outer$/;"	s	file:
outer	gdb/testsuite/gdb.base/macscp1.c	/^struct outer$/;"	s	file:
outer	gdb/testsuite/gdb.cp/ovsrch.h	/^  class outer$/;"	c	namespace:A
outer	gdb/testsuite/gdb.mi/mi-var-list-children-invalid-grandchild.c	/^struct outer$/;"	s	file:
outer	gdb/testsuite/gdb.python/py-record-btrace.c	/^outer (void)$/;"	f
outer	gdb/testsuite/gdb.python/py-record-full.c	/^outer (void)$/;"	f
outer_after	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-outer.S	/^outer_after:$/;"	l
outer_before	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-outer.S	/^outer_before:$/;"	l
outer_frame_id	gdb/frame.c	/^const struct frame_id outer_frame_id = { 0, 0, 0, FID_STACK_INVALID, 0, 1, 0 };$/;"	v	typeref:struct:frame_id
outer_inline1	gdb/testsuite/gdb.opt/inline-cmds.c	/^inline ATTR void outer_inline1(void)$/;"	f
outer_inline2	gdb/testsuite/gdb.opt/inline-cmds.c	/^inline ATTR void outer_inline2(void)$/;"	f
outer_inner	gdb/testsuite/gdb.dwarf2/dw2-objfile-overlap-outer.S	/^outer_inner:$/;"	l
outer_int	gdb/testsuite/gdb.base/ptype.c	/^	int outer_int;$/;"	m	struct:outer_struct	file:
outer_int	gdb/testsuite/gdb.base/whatis.c	/^	int outer_int;$/;"	m	struct:outer_struct	file:
outer_long	gdb/testsuite/gdb.base/ptype.c	/^	long outer_long;$/;"	m	struct:outer_struct	file:
outer_long	gdb/testsuite/gdb.base/whatis.c	/^	long outer_long;$/;"	m	struct:outer_struct	file:
outer_struct	gdb/testsuite/gdb.base/ptype.c	/^struct outer_struct {$/;"	s	file:
outer_struct	gdb/testsuite/gdb.base/whatis.c	/^struct outer_struct {$/;"	s	file:
outermost_context_p	gdb/buildsym.h	181;"	d
outerstruct	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct outerstruct {$/;"	s	file:
outerstruct	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct outerstruct {$/;"	s	file:
outf	readline/readline.h	/^  FILE *outf;$/;"	m	struct:readline_state
outf	zlib/contrib/blast/blast.c	/^local int outf(void *how, unsigned char *buf, unsigned len)$/;"	f
outfile	gdb/psymtab.c	/^  struct ui_file *outfile;$/;"	m	struct:dump_psymtab_addrmap_data	typeref:struct:dump_psymtab_addrmap_data::ui_file	file:
outfile	zlib/examples/gun.c	/^    int outfile;$/;"	m	struct:outd	file:
outfun	zlib/contrib/blast/blast.c	/^    blast_out outfun;           \/* output function provided by user *\/$/;"	m	struct:state	file:
outhow	zlib/contrib/blast/blast.c	/^    void *outhow;               \/* opaque information passed to outfun() *\/$/;"	m	struct:state	file:
outlen	zlib/contrib/puff/puff.c	/^    unsigned long outlen;       \/* available space at out *\/$/;"	m	struct:state	file:
outofscope_func	gdb/python/py-finishbreakpoint.c	/^static const char outofscope_func[] = "out_of_scope";$/;"	v	file:
output	gdb/ser-mingw.c	/^  FILE *input, *output;$/;"	m	struct:pipe_state	file:
output	gdb/xml-support.c	/^  std::string &output;$/;"	m	struct:xinclude_parsing_data	file:
output	sim/common/dv-glue.c	/^  int *output;$/;"	m	struct:hw_glue	file:
output	sim/common/dv-pal.c	/^  hw_pal_console_buffer output;$/;"	m	struct:_hw_pal_device	file:
output	sim/mn10300/dv-mn103iop.c	/^  unsigned8 output, output_mode, control, pin;$/;"	m	struct:_mn10300_ioport	file:
output	sim/ppc/emul_bugapi.c	/^  device_instance *output;$/;"	m	struct:_os_emul_data	file:
output	sim/ppc/hw_com.c	/^  com_port output;$/;"	m	struct:_hw_com_device	file:
output	sim/ppc/hw_glue.c	/^  int *output;$/;"	m	struct:_hw_glue_device	file:
output	sim/ppc/hw_pal.c	/^  hw_pal_console_buffer output;$/;"	m	struct:_hw_pal_device	file:
output	sim/testsuite/sim/aarch64/stn_multiple.s	/^output:$/;"	l
output	sim/testsuite/sim/aarch64/stn_single.s	/^output:$/;"	l
output	sim/testsuite/sim/bfin/PN_generator.s	/^output:$/;"	l
output	sim/testsuite/sim/bfin/conv_enc_gen.s	/^output:$/;"	l
output	sim/testsuite/sim/bfin/double_prec_mult.s	/^output:$/;"	l
output	sim/testsuite/sim/bfin/fir.s	/^output:$/;"	l
output	sim/testsuite/sim/bfin/iir.s	/^output:$/;"	l
output_access_specifier	gdb/c-typeprint.c	/^output_access_specifier (struct ui_file *stream,$/;"	f	file:
output_arch_syminfo	bfd/elf32-arm.c	/^} output_arch_syminfo;$/;"	t	typeref:struct:__anon1145	file:
output_arch_syminfo	bfd/elfnn-aarch64.c	/^} output_arch_syminfo;$/;"	t	typeref:struct:__anon1101	file:
output_bfd	bfd/aoutx.h	/^  bfd *output_bfd;$/;"	m	struct:aout_final_link_info
output_bfd	bfd/elf32-arc.c	/^  bfd *output_bfd;$/;"	m	struct:obfd_info_group	file:
output_bfd	bfd/elflink.c	/^  bfd *output_bfd;$/;"	m	struct:collect_gnu_hash_codes	file:
output_bfd	bfd/elflink.c	/^  bfd *output_bfd;$/;"	m	struct:elf_final_link_info	file:
output_bfd	bfd/elfxx-mips.c	/^  bfd *output_bfd;$/;"	m	struct:mips_htab_traverse_info	file:
output_bfd	bfd/genlink.h	/^  bfd *output_bfd;$/;"	m	struct:generic_write_global_symbol_info
output_bfd	bfd/libcoff-in.h	/^  bfd *output_bfd;$/;"	m	struct:coff_final_link_info
output_bfd	bfd/libcoff.h	/^  bfd *output_bfd;$/;"	m	struct:coff_final_link_info
output_bfd	bfd/pdp11.c	/^  bfd *output_bfd;$/;"	m	struct:aout_final_link_info	file:
output_bfd	bfd/xcofflink.c	/^  bfd *output_bfd;$/;"	m	struct:xcoff_final_link_info	file:
output_bfd	include/bfdlink.h	/^  bfd *output_bfd;$/;"	m	struct:bfd_link_info
output_bfd	include/coff/xcoff.h	/^  bfd *output_bfd;$/;"	m	struct:xcoff_loader_info
output_callback	gdb/stubs/ia64vms-stub.c	/^output_callback (pthreadDebugClient_t context, $/;"	f	file:
output_command	gdb/printcmd.c	/^output_command (const char *exp, int from_tty)$/;"	f
output_cores	gdb/mi/mi-main.c	/^output_cores (struct ui_out *uiout, const char *field_name, const char *xcores)$/;"	f	file:
output_cpu_flags	opcodes/i386-gen.c	/^output_cpu_flags (FILE *table, bitfield *flags, unsigned int size,$/;"	f	file:
output_elf_obj_tdata	bfd/elf-bfd.h	/^struct output_elf_obj_tdata$/;"	s
output_file	gdb/contrib/excheck.py	/^output_file = None$/;"	v
output_file_name	sim/ppc/hw_eeprom.c	/^  const char *output_file_name;$/;"	m	struct:_hw_eeprom_device	file:
output_format	gdb/valprint.h	/^  int output_format;$/;"	m	struct:value_print_options
output_has_begun	bfd/bfd-in2.h	/^  unsigned int output_has_begun : 1;$/;"	m	struct:bfd
output_i386_opcode	opcodes/i386-gen.c	/^output_i386_opcode (FILE *table, const char *name, char *str,$/;"	f	file:
output_instr	opcodes/z8k-dis.c	/^output_instr (instr_data_s *instr_data,$/;"	f	file:
output_mode	sim/mn10300/dv-mn103iop.c	/^  unsigned8 output, output_mode, control, pin;$/;"	m	struct:_mn10300_ioport	file:
output_name	bfd/elf32-arm.c	/^  char *output_name;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
output_name	bfd/elfnn-aarch64.c	/^  char *output_name;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
output_offset	bfd/bfd-in2.h	/^  bfd_vma output_offset;$/;"	m	struct:bfd_section
output_opcode_modifier	opcodes/i386-gen.c	/^output_opcode_modifier (FILE *table, bitfield *modifier, unsigned int size)$/;"	f	file:
output_operand_type	opcodes/i386-gen.c	/^output_operand_type (FILE *table, bitfield *types, unsigned int size,$/;"	f	file:
output_partial_symbol_filename	gdb/symtab.c	/^output_partial_symbol_filename (const char *filename, const char *fullname,$/;"	f	file:
output_port	sim/common/sim-basics.h	/^  output_port,$/;"	e	enum:__anon649
output_port	sim/ppc/basics.h	/^  output_port,$/;"	e	enum:__anon968
output_port_name	gdb/guile/scm-ports.c	/^static const char output_port_name[] = "gdb:stdout";$/;"	v	file:
output_port_scm	gdb/guile/scm-ports.c	/^static SCM output_port_scm;$/;"	v	file:
output_radix	gdb/valprint.c	/^unsigned output_radix = 10;$/;"	v
output_radix_1	gdb/valprint.c	/^static unsigned output_radix_1 = 10;$/;"	v	file:
output_register	gdb/mi/mi-main.c	/^output_register (struct frame_info *frame, int regnum, int format,$/;"	f	file:
output_section	bfd/bfd-in2.h	/^  struct bfd_section *output_section;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_section
output_section	bfd/elfnn-aarch64.c	/^  asection *output_section;$/;"	m	struct:erratum_835769_branch_to_stub_data	file:
output_section	bfd/elfnn-aarch64.c	/^  asection *output_section;$/;"	m	struct:erratum_843419_branch_to_stub_clear_data	file:
output_source_filename	gdb/symtab.c	/^output_source_filename (const char *name,$/;"	f	file:
output_source_filename_data	gdb/symtab.c	/^struct output_source_filename_data$/;"	s	file:
output_syms	bfd/aoutx.h	/^  struct external_nlist *output_syms;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::external_nlist
output_syms	bfd/pdp11.c	/^  struct external_nlist *output_syms;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::external_nlist	file:
output_thread_groups	gdb/breakpoint.c	/^output_thread_groups (struct ui_out *uiout,$/;"	f	file:
output_type	include/bfdlink.h	/^enum output_type$/;"	g
outputdots	bfd/doc/chew.c	/^outputdots ()$/;"	f	file:
outreg	gdb/gdbserver/remote-utils.c	/^outreg (struct regcache *regcache, int regno, char *buf)$/;"	f	file:
outside_scope	gdb/testsuite/gdb.python/py-rbreak.c	/^outside_scope ()$/;"	f
outstream	gdb/top.h	/^  FILE *outstream;$/;"	m	struct:ui
outsymbols	bfd/bfd-in2.h	/^  struct bfd_symbol  **outsymbols;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_symbol
outsyms	bfd/libcoff-in.h	/^  bfd_byte *outsyms;$/;"	m	struct:coff_final_link_info
outsyms	bfd/libcoff.h	/^  bfd_byte *outsyms;$/;"	m	struct:coff_final_link_info
outsyms	bfd/xcofflink.c	/^  bfd_byte *outsyms;$/;"	m	struct:xcoff_final_link_info	file:
ov	gdb/ser-mingw.c	/^  OVERLAPPED ov;$/;"	m	struct:ser_windows_state	file:
over	sim/testsuite/sim/bfin/brcc.s	/^over:$/;"	l
over_2	sim/testsuite/sim/bfin/brcc.s	/^over_2:$/;"	l
overall_stack	bfd/elf32-spu.c	/^  size_t overall_stack;$/;"	m	struct:_sum_stack_param	file:
overflow	sim/testsuite/common/alu-tst.c	/^  int overflow;$/;"	m	struct:__anon853	file:
overflow	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::overflow( int c ) {$/;"	f	class:gzfilebuf
overflow	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::overflow(int_type c)$/;"	f	class:gzfilebuf
overflow_msg	include/opcode/nios2.h	/^  enum overflow_type overflow_msg;  \/* Used to generate informative $/;"	m	struct:nios2_opcode	typeref:enum:nios2_opcode::overflow_type
overflow_msg	include/opcode/pru.h	/^  enum overflow_type overflow_msg;  \/* Used to generate informative$/;"	m	struct:pru_opcode	typeref:enum:pru_opcode::overflow_type
overflow_type	include/opcode/nios2.h	/^enum overflow_type$/;"	g
overflow_type	include/opcode/pru.h	/^enum overflow_type$/;"	g
overflows	gdb/gnulib/import/alloca.c	/^    long overflows;             \/* Number of stack overflow ($STKOFEN) calls.  *\/$/;"	m	struct:stk_stat	file:
overflows	libiberty/alloca.c	/^    long overflows;		\/* Number of stack overflow ($STKOFEN) calls.  *\/$/;"	m	struct:stk_stat	file:
overlaps	gdb/prologue-value.c	/^pv_area::overlaps (struct area_entry *entry, CORE_ADDR offset, CORE_ADDR size)$/;"	f	class:pv_area
overlay_auto_command	gdb/symfile.c	/^overlay_auto_command (const char *args, int from_tty)$/;"	f	file:
overlay_cache_invalid	gdb/symfile.c	/^int overlay_cache_invalid = 0;	\/* True if need to refresh mapped state.  *\/$/;"	v
overlay_command	gdb/symfile.c	/^overlay_command (const char *args, int from_tty)$/;"	f	file:
overlay_debugging	gdb/symfile.c	/^enum overlay_debugging_state overlay_debugging = ovly_off;$/;"	v	typeref:enum:overlay_debugging_state
overlay_debugging_state	gdb/symfile.h	/^extern enum overlay_debugging_state$/;"	g
overlay_events_enabled	gdb/breakpoint.c	/^static int overlay_events_enabled;$/;"	v	file:
overlay_index	bfd/elf32-spu.c	/^overlay_index (asection *sec)$/;"	f	file:
overlay_invalidate_all	gdb/symfile.c	/^overlay_invalidate_all (void)$/;"	f	file:
overlay_load_command	gdb/symfile.c	/^overlay_load_command (const char *args, int from_tty)$/;"	f	file:
overlay_manual_command	gdb/symfile.c	/^overlay_manual_command (const char *args, int from_tty)$/;"	f	file:
overlay_mapped_address	gdb/symfile.c	/^overlay_mapped_address (CORE_ADDR pc, struct obj_section *section)$/;"	f
overlay_msym	gdb/breakpoint.c	/^  struct bound_minimal_symbol overlay_msym {};$/;"	s	struct:breakpoint_objfile_data	file:
overlay_off_command	gdb/symfile.c	/^overlay_off_command (const char *args, int from_tty)$/;"	f	file:
overlay_unmapped_address	gdb/symfile.c	/^overlay_unmapped_address (CORE_ADDR pc, struct obj_section *section)$/;"	f
overlay_update	gdb/gdbarch.c	/^  gdbarch_overlay_update_ftype *overlay_update;$/;"	m	struct:gdbarch	file:
overlaylist	gdb/symfile.c	/^static struct cmd_list_element *overlaylist;$/;"	v	typeref:struct:cmd_list_element	file:
overload1	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload1 (E1 v) { return static_cast<int> (v); }$/;"	f
overload1	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload1 (E2 v) { return - static_cast<int> (v); }$/;"	f
overload1	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload1 (int v) { return 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (char arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (double arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (float arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (int arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (long arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (short arg)		{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (signed char arg)	{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (unsigned char arg)	{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (unsigned int arg)	{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (unsigned long arg)	{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (unsigned short arg)	{ arg = 0; }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overload1arg (void)		{          }$/;"	f
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (char arg)            { arg = 0; return 2;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (double arg)          { arg = 0; return 12;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (float arg)           { arg = 0; return 11;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (int arg)             { arg = 0; return 7;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (int* arg)            { arg = 0; return 13;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (long arg)            { arg = 0; return 9;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (short arg)           { arg = 0; return 5;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (signed char arg)     { arg = 0; return 3;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (unsigned char arg)   { arg = 0; return 4;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (unsigned int arg)    { arg = 0; return 8;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (unsigned long arg)   { arg = 0; return 10;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (unsigned short arg)  { arg = 0; return 6;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (void)                {  return 1; }$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overload1arg (void* arg)           { arg = 0; return 14;}$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (char arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (double arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (float arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (int arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (long arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (short arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (signed char arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (unsigned char arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (unsigned int arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (unsigned long arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (unsigned short arg)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overload1arg (void)$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^int foo::overload1arg (foo_lval_ref arg)           { return 1; }$/;"	f	class:foo
overload1arg	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^int foo::overload1arg (foo_rval_ref arg)           { return 2; }$/;"	f	class:foo
overload2	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload2 (E1 v) { return static_cast<int> (v); }$/;"	f
overload2	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload2 (E2 v) { return - static_cast<int> (v); }$/;"	f
overload2_arg1	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg1 {};$/;"	s	file:
overload2_arg2	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg2 {};$/;"	s	file:
overload2_arg3	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg3 {};$/;"	s	file:
overload2_arg4	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg4 {};$/;"	s	file:
overload2_arg5	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg5 {};$/;"	s	file:
overload2_arg6	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg6 {};$/;"	s	file:
overload2_arg7	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg7 {};$/;"	s	file:
overload2_arg8	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg8 {};$/;"	s	file:
overload2_arg9	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arg9 {};$/;"	s	file:
overload2_arga	gdb/testsuite/gdb.linespec/cpls.cc	/^struct overload2_arga {};$/;"	s	file:
overload3	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload3 (E2 v) { return static_cast<int> (v); }$/;"	f
overload3	gdb/testsuite/gdb.cp/enum-class.cc	/^int overload3 (int v) { return 0; }$/;"	f
overloadNamespace	gdb/testsuite/gdb.cp/overload.cc	/^  int overloadNamespace (char c)$/;"	f	namespace:XXX
overloadNamespace	gdb/testsuite/gdb.cp/overload.cc	/^int overloadNamespace(dummyClass d)$/;"	f
overloadNamespace	gdb/testsuite/gdb.cp/overload.cc	/^int overloadNamespace(int i)$/;"	f
overload_ambiguous_test	gdb/testsuite/gdb.linespec/cpls.cc	/^overload_ambiguous_test (int, int)$/;"	f
overload_ambiguous_test	gdb/testsuite/gdb.linespec/cpls.cc	/^overload_ambiguous_test (int, long)$/;"	f
overload_ambiguous_test	gdb/testsuite/gdb.linespec/cpls.cc	/^overload_ambiguous_test (long)$/;"	f
overload_debug	gdb/gdbtypes.c	/^unsigned int overload_debug = 0;$/;"	v
overload_list_add_symbol	gdb/cp-support.c	/^overload_list_add_symbol (struct symbol *sym,$/;"	f	file:
overload_resolution	gdb/valops.c	/^int overload_resolution = 0;$/;"	v
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1)				{ a1 = 0; }$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2)			{ a1 = a2 = 0; }$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3)		{ a1 = a2 = a3 = 0; }$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3, int a4)$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3, int a4, int a5)$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3, int a4, int a5, int a6)$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7)$/;"	f
overloadargs	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^void overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7,$/;"	f
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1)                 $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2)          $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3)              $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7,$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1)                 $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2)          $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3)              $/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7)$/;"	f	class:foo
overloadargs	gdb/testsuite/gdb.cp/ovldbreak.cc	/^int foo::overloadargs (int a1, int a2, int a3, int a4, int a5, int a6, int a7,$/;"	f	class:foo
overloaded	include/hp-symtab.h	/^  unsigned int	 overloaded:1;  \/* overloaded function          *\/$/;"	m	struct:quick_procedure
overloadfnarg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadfnarg (int arg) { arg = 0; return 13;}$/;"	f	class:foo
overloadfnarg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadfnarg (int arg, int (*foo) (int))    { return foo(arg); } $/;"	f	class:foo
overloadfnarg	gdb/testsuite/gdb.cp/overload.cc	/^int foo::overloadfnarg (void) { return ifoo * 20; }$/;"	f	class:foo
override	gdb/aarch64-fbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/aarch64-fbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/alpha-bsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/alpha-bsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/amd64-linux-nat.c	/^    override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/amd64-linux-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/amd64-linux-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/arm-fbsd-nat.c	/^  const struct target_desc *read_description () override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/arm-fbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/arm-fbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/breakpoint.c	/^  ~exec_catchpoint () override;$/;"	m	struct:breakpoint	file:
override	gdb/breakpoint.c	/^  ~longjmp_breakpoint () override;$/;"	m	struct:breakpoint	file:
override	gdb/breakpoint.c	/^  ~solib_catchpoint () override;$/;"	m	struct:breakpoint	file:
override	gdb/breakpoint.h	/^  ~watchpoint () override;$/;"	m	struct:watchpoint
override	gdb/bsd-uthread.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  const char *extra_thread_info (struct thread_info *) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void close () override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void mourn_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/bsd-uthread.c	/^  void update_thread_list () override;$/;"	m	struct:target_ops	file:
override	gdb/cli-out.h	/^				const char *string) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^				const std::string &col_hdr) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^			       const char *tblid) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^			      const char *fldname) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^			     const char *fldname, int value) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_begin (ui_out_type type, const char *id) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_end (ui_out_type type) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_flush () override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_redirect (struct ui_file *outstream) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_spaces (int numspaces) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_table_body () override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_table_end () override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_text (const char *string) override;$/;"	m	class:cli_ui_out
override	gdb/cli-out.h	/^  virtual void do_wrap_hint (const char *identstring) override;$/;"	m	class:cli_ui_out
override	gdb/cli/cli-interp.h	/^  bool supports_command_editing () override;$/;"	m	class:cli_interp_base
override	gdb/cli/cli-interp.h	/^  void pre_command_loop () override;$/;"	m	class:cli_interp_base
override	gdb/cli/cli-interp.h	/^  void set_logging (ui_file_up logfile, bool logging_redirect) override;$/;"	m	class:cli_interp_base
override	gdb/common/tdesc.h	/^  void accept (tdesc_element_visitor &v) const override;$/;"	m	struct:tdesc_feature
override	gdb/common/tdesc.h	/^  void visit (const tdesc_reg *reg) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit (const tdesc_type_builtin *type) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit (const tdesc_type_vector *type) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit (const tdesc_type_with_fields *type) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit_post (const target_desc *e) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit_post (const tdesc_feature *e) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit_pre (const target_desc *e) override;$/;"	m	class:print_xml_feature
override	gdb/common/tdesc.h	/^  void visit_pre (const tdesc_feature *e) override;$/;"	m	class:print_xml_feature
override	gdb/darwin-nat.h	/^					ULONGEST *xfered_len) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^			char **env, int from_tty) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  bool supports_multi_process () override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  char *pid_to_exec_file (int pid) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  ptid_t get_ada_task_ptid (long lwp, long thread) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void attach (const char *, int) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void detach (inferior *, int) override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void interrupt () override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void kill () override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void mourn_inferior () override;$/;"	m	class:darwin_nat_target
override	gdb/darwin-nat.h	/^  void resume (ptid_t, int , enum gdb_signal) override;$/;"	m	class:darwin_nat_target
override	gdb/exec.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  bool has_memory () override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  char *make_corefile_notes (bfd *, int *) override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  int find_memory_regions (find_memory_region_ftype func, void *data) override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  struct target_section_table *get_section_table () override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  void close () override;$/;"	m	struct:target_ops	file:
override	gdb/exec.c	/^  void files_info () override;$/;"	m	struct:target_ops	file:
override	gdb/fbsd-nat.h	/^					ULONGEST *xfered_len) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^    override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  bool stopped_by_sw_breakpoint () override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  bool supports_stopped_by_sw_breakpoint () override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  char *pid_to_exec_file (int pid) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  const char *thread_name (struct thread_info *) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int follow_fork (int, int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int insert_exec_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int insert_fork_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int insert_vfork_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int remove_exec_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int remove_fork_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  int remove_vfork_catchpoint (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  void post_attach (int) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  void post_startup_inferior (ptid_t) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	class:fbsd_nat_target
override	gdb/fbsd-nat.h	/^  void update_thread_list () override;$/;"	m	class:fbsd_nat_target
override	gdb/gdbserver/regcache.h	/^  bool raw_compare (int regnum, const void *buf, int offset) const override;$/;"	m	struct:regcache
override	gdb/gdbserver/regcache.h	/^  enum register_status get_register_status (int regnum) const override;$/;"	m	struct:regcache
override	gdb/gdbserver/regcache.h	/^  void raw_collect (int regnum, void *buf) const override;$/;"	m	struct:regcache
override	gdb/gdbserver/regcache.h	/^  void raw_supply (int regnum, const void *buf) override;$/;"	m	struct:regcache
override	gdb/gdbserver/tdesc.h	/^  void accept (tdesc_element_visitor &v) const override;$/;"	m	struct:target_desc
override	gdb/gnu-nat.h	/^					ULONGEST *xfered_len) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^			char **, int) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^    override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void attach (const char *, int) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void detach (inferior *, int) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void kill () override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void mourn_inferior () override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:gnu_nat_target
override	gdb/gnu-nat.h	/^  void stop (ptid_t) override;$/;"	m	struct:gnu_nat_target
override	gdb/go32-nat.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^			char **, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void attach (const char *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void files_info () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void kill () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void mourn_inferior () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void pass_ctrlc () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void terminal_inferior () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void terminal_info (const char *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void terminal_init () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void terminal_ours () override;$/;"	m	struct:inf_child_target	file:
override	gdb/go32-nat.c	/^  void terminal_ours_for_output () override;$/;"	m	struct:inf_child_target	file:
override	gdb/hppa-obsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/hppa-obsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/i386-darwin-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:darwin_nat_target	file:
override	gdb/i386-darwin-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:darwin_nat_target	file:
override	gdb/i386-gnu-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:gnu_base_target	file:
override	gdb/i386-gnu-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:gnu_base_target	file:
override	gdb/i386-linux-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/i386-linux-nat.c	/^  void low_resume (ptid_t ptid, int step, enum gdb_signal sig) override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/i386-linux-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:x86_linux_nat_target	file:
override	gdb/i386-tdep.c	/^  int override;$/;"	m	struct:i386_record_s	file:
override	gdb/inf-child.h	/^					      int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^			char **, int) override = 0;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^		     ULONGEST offset, int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^		     int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^		    ULONGEST offset, int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^		   int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool can_attach () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool can_create_inferior () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool can_run () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool can_use_agent () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool has_all_memory () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool has_execution (ptid_t) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool has_memory () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool has_registers () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool has_stack () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool supports_terminal_ours () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  bool use_agent (bool use) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  char *pid_to_exec_file (int pid) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  const target_info &info () const override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  int fileio_close (int fd, int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  int fileio_fstat (int fd, struct stat *sb, int *target_errno) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void attach (const char *, int) override = 0;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void close () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void disconnect (const char *, int) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void fetch_registers (struct regcache *, int) override = 0;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void interrupt () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void mourn_inferior () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void pass_ctrlc () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void post_attach (int) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void post_startup_inferior (ptid_t) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void prepare_to_store (struct regcache *) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void store_registers (struct regcache *, int) override = 0;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void terminal_inferior () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void terminal_info (const char *, int) override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void terminal_init () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void terminal_ours () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  void terminal_ours_for_output () override;$/;"	m	class:inf_child_target
override	gdb/inf-child.h	/^  ~inf_child_target () override = 0;$/;"	m	class:inf_child_target
override	gdb/inf-ptrace.h	/^					ULONGEST *xfered_len) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^			char **, int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^		  gdb_byte *endptr, CORE_ADDR *typep, CORE_ADDR *valp) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  int follow_fork (int, int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  int insert_fork_catchpoint (int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  int remove_fork_catchpoint (int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void attach (const char *, int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void detach (inferior *inf, int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void files_info () override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void kill () override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void mourn_inferior () override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void post_attach (int) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void post_startup_inferior (ptid_t) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:inf_ptrace_target
override	gdb/inf-ptrace.h	/^  ~inf_ptrace_target () override = 0;$/;"	m	struct:inf_ptrace_target
override	gdb/linux-nat-trad.h	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	class:linux_nat_trad_target
override	gdb/linux-nat-trad.h	/^  void store_registers (struct regcache *, int) override;$/;"	m	class:linux_nat_trad_target
override	gdb/linux-nat.h	/^					ULONGEST *xfered_len) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^			      gdb::array_view<const int> syscall_counts) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^			char **, int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^		     int *target_errno) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^		   int *target_errno) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^    static_tracepoint_markers_by_strid (const char *id) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool always_non_stop_p () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool can_async_p () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool filesystem_is_local () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool is_async_p () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool stopped_by_hw_breakpoint () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool stopped_by_sw_breakpoint () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool stopped_by_watchpoint () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool stopped_data_address (CORE_ADDR *) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool supports_disable_randomization () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool supports_multi_process () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool supports_non_stop () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool supports_stopped_by_hw_breakpoint () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool supports_stopped_by_sw_breakpoint () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  char *pid_to_exec_file (int pid) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  const char *thread_name (struct thread_info *) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int core_of_thread (ptid_t ptid) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int follow_fork (int, int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int insert_exec_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int insert_fork_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int insert_vfork_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int remove_exec_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int remove_fork_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  int remove_vfork_catchpoint (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  struct address_space *thread_address_space (ptid_t) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void async (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void attach (const char *, int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void close () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void detach (inferior *, int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void kill () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void mourn_inferior () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void pass_signals (int, unsigned char *) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void post_attach (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void post_startup_inferior (ptid_t) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void stop (ptid_t) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void thread_events (int) override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  void update_thread_list () override;$/;"	m	class:linux_nat_target
override	gdb/linux-nat.h	/^  ~linux_nat_target () override = 0;$/;"	m	class:linux_nat_target
override	gdb/m68k-bsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/m68k-bsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/mi/mi-common.h	/^  gdb_exception exec (const char *command_str) override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  ui_out *interp_ui_out () override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  void init (bool top_level) override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  void pre_command_loop () override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  void resume () override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  void set_logging (ui_file_up logfile, bool logging_redirect) override;$/;"	m	class:final
override	gdb/mi/mi-common.h	/^  void suspend () override;$/;"	m	class:final
override	gdb/mi/mi-console.h	/^  void flush () override;$/;"	m	class:mi_console_file
override	gdb/mi/mi-console.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:mi_console_file
override	gdb/mi/mi-console.h	/^  void write_async_safe (const char *buf, long length_buf) override;$/;"	m	class:mi_console_file
override	gdb/mi/mi-out.h	/^			     const char *fldname, const char *string) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^			     const std::string &col_hdr) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^			   const char *fldname) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^			  const char *fldname, int value) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^    override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_begin (ui_out_type type, const char *id) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_end (ui_out_type type) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_flush () override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_redirect (struct ui_file *outstream) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_spaces (int numspaces) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_table_body () override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_table_end () override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_text (const char *string) override;$/;"	m	class:mi_ui_out
override	gdb/mi/mi-out.h	/^  virtual void do_wrap_hint (const char *identstring) override;$/;"	m	class:mi_ui_out
override	gdb/mips-fbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/mips-fbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/mips64-obsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/mips64-obsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/nbsd-nat.h	/^  char *pid_to_exec_file (int pid) override;$/;"	m	struct:nbsd_nat_target
override	gdb/nto-procfs.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^			 enum remove_bp_reason) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^			 struct expression *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^			char **, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  bool stopped_by_watchpoint () override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  char *pid_to_exec_file (int pid) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  const char *extra_thread_info (struct thread_info *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  int can_use_hw_breakpoint (enum bptype, int, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  int insert_breakpoint (struct gdbarch *, struct bp_target_info *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  int insert_hw_breakpoint (struct gdbarch *, struct bp_target_info *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  int remove_hw_breakpoint (struct gdbarch *, struct bp_target_info *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void attach (const char *, int) override = 0;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void detach (inferior *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void files_info () override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void interrupt () override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void kill () override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void mourn_inferior () override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void open (const char *arg, int from_tty) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void pass_signals (int, unsigned char *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/nto-procfs.c	/^  void update_thread_list () override;$/;"	m	struct:inf_child_target	file:
override	gdb/obsd-nat.h	/^  const char *pid_to_str (ptid_t) override;$/;"	m	class:obsd_nat_target
override	gdb/obsd-nat.h	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	class:obsd_nat_target
override	gdb/obsd-nat.h	/^  void update_thread_list () override;$/;"	m	class:obsd_nat_target
override	gdb/ppc-fbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/ppc-fbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:fbsd_nat_target	file:
override	gdb/ppc-linux-nat.c	/^			 struct expression *) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^    override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  bool stopped_by_watchpoint () override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  bool stopped_data_address (CORE_ADDR *) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  bool watchpoint_addr_within_range (CORE_ADDR, CORE_ADDR, int) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  const struct target_desc *read_description ()  override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  int can_use_hw_breakpoint (enum bptype, int, int) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  int ranged_break_num_registers () override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  int region_ok_for_hw_watchpoint (CORE_ADDR, int) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  void low_new_thread (struct lwp_info *lp) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-linux-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:linux_nat_target	file:
override	gdb/ppc-nbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/ppc-nbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/ppc-obsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/ppc-obsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:obsd_nat_target	file:
override	gdb/python/py-xmethods.c	/^				  type **result_type_ptr) override;$/;"	m	struct:xmethod_worker	file:
override	gdb/python/py-xmethods.c	/^  ext_lang_rc do_get_arg_types (int *nargs, type ***arg_types) override;$/;"	m	struct:xmethod_worker	file:
override	gdb/python/py-xmethods.c	/^  value *invoke (value *obj, value **args, int nargs) override;$/;"	m	struct:xmethod_worker	file:
override	gdb/ravenscar-thread.c	/^  bool stopped_by_hw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  bool stopped_by_sw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  bool stopped_by_watchpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  bool stopped_data_address (CORE_ADDR *) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  const char *extra_thread_info (struct thread_info *) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  int core_of_thread (ptid_t ptid) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  ptid_t get_ada_task_ptid (long lwp, long thread) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void mourn_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void prepare_to_store (struct regcache *) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/ravenscar-thread.c	/^  void update_thread_list () override;$/;"	m	struct:target_ops	file:
override	gdb/regcache.h	/^  bool raw_compare (int regnum, const void *buf, int offset) const override;$/;"	m	class:reg_buffer
override	gdb/regcache.h	/^  enum register_status get_register_status (int regnum) const override;$/;"	m	class:reg_buffer
override	gdb/regcache.h	/^  void raw_collect (int regnum, void *buf) const override;$/;"	m	class:reg_buffer
override	gdb/regcache.h	/^  void raw_supply (int regnum, const void *buf) override;$/;"	m	class:reg_buffer
override	gdb/regcache.h	/^  void raw_update (int regnum) override;$/;"	m	class:regcache
override	gdb/remote-sim.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^			char **, int) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  bool has_all_memory ()  override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  bool has_memory ()  override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void close () override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void detach (inferior *inf, int) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void files_info () override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void interrupt () override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void kill () override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void load (const char *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void mourn_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void prepare_to_store (struct regcache *) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void resume (ptid_t, int, enum gdb_signal) override;$/;"	m	struct:target_ops	file:
override	gdb/remote-sim.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/sh-nbsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/sh-nbsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/spu-multiarch.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:target_ops	file:
override	gdb/spu-multiarch.c	/^		     CORE_ADDR *found_addrp) override;$/;"	m	struct:target_ops	file:
override	gdb/spu-multiarch.c	/^  int region_ok_for_hw_watchpoint (CORE_ADDR, int) override;$/;"	m	struct:target_ops	file:
override	gdb/spu-multiarch.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/spu-multiarch.c	/^  void mourn_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/spu-multiarch.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  CORE_ADDR get_thread_local_address (ptid_t arg0, CORE_ADDR arg1, CORE_ADDR arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  LONGEST get_raw_trace_data (gdb_byte *arg0, ULONGEST arg1, LONGEST arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  ULONGEST get_memory_xfer_limit () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool always_non_stop_p () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool attach_no_wait () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool augmented_libraries_svr4_read () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_accel_watchpoint_condition (CORE_ADDR arg0, int arg1, int arg2, struct expression *arg3) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_async_p () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_download_tracepoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_execute_reverse () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_run_breakpoint_commands () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool can_use_agent () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool filesystem_is_local () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool get_tib_address (ptid_t arg0, CORE_ADDR *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool get_trace_state_variable_value (int arg0, LONGEST *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool have_continuable_watchpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool is_async_p () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool record_is_replaying (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool record_will_replay (ptid_t arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool set_trace_notes (const char *arg0, const char *arg1, const char *arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool static_tracepoint_marker_at (CORE_ADDR arg0, static_tracepoint_marker *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool stopped_by_hw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool stopped_by_sw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool stopped_by_watchpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool stopped_data_address (CORE_ADDR *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_delete_record () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_disable_randomization () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_enable_disable_tracepoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_evaluation_of_breakpoint_conditions () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_multi_process () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_non_stop () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_stopped_by_hw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_stopped_by_sw_breakpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_string_tracing () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool supports_terminal_ours () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool thread_alive (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool use_agent (bool arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  bool watchpoint_addr_within_range (CORE_ADDR arg0, CORE_ADDR arg1, int arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  char *make_corefile_notes (bfd *arg0, int *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  char *pid_to_exec_file (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const char *extra_thread_info (thread_info *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const char *pid_to_str (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const char *thread_name (thread_info *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const struct btrace_config *btrace_conf (const struct btrace_target_info *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const struct frame_unwind *get_tailcall_unwinder () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const struct frame_unwind *get_unwinder () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const struct target_desc *read_description () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  const target_info &info () const override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  enum btrace_error read_btrace (struct btrace_data *arg0, struct btrace_target_info *arg1, enum btrace_read_type arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  enum exec_direction_kind execution_direction () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  enum record_method record_method (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  enum target_xfer_status xfer_partial (enum target_object arg0, const char *arg1, gdb_byte *arg2, const gdb_byte *arg3, ULONGEST arg4, ULONGEST arg5, ULONGEST *arg6) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  gdb_byte *get_bookmark (const char *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int auxv_parse (gdb_byte **arg0, gdb_byte *arg1, CORE_ADDR *arg2, CORE_ADDR *arg3) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int can_do_single_step () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int can_use_hw_breakpoint (enum bptype arg0, int arg1, int arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int core_of_thread (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int find_memory_regions (find_memory_region_ftype arg0, void *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int follow_fork (int arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int get_min_fast_tracepoint_insn_len () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int get_trace_status (struct trace_status *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int have_steppable_watchpoint () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_exec_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_fork_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_vfork_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int insert_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int masked_watch_num_registers (CORE_ADDR arg0, CORE_ADDR arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int ranged_break_num_registers () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int region_ok_for_hw_watchpoint (CORE_ADDR arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1, enum remove_bp_reason arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_exec_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_fork_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_vfork_catchpoint (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int remove_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int save_trace_data (const char *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int search_memory (CORE_ADDR arg0, ULONGEST arg1, const gdb_byte *arg2, ULONGEST arg3, CORE_ADDR *arg4) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int set_syscall_catchpoint (int arg0, bool arg1, int arg2, gdb::array_view<const int> arg3) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int trace_find (enum trace_find_type arg0, int arg1, CORE_ADDR arg2, CORE_ADDR arg3, int *arg4) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int upload_trace_state_variables (struct uploaded_tsv **arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int upload_tracepoints (struct uploaded_tp **arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  int verify_memory (const gdb_byte *arg0, CORE_ADDR arg1, ULONGEST arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  ptid_t get_ada_task_ptid (long arg0, long arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  ptid_t wait (ptid_t arg0, struct target_waitstatus *arg1, int arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  std::vector<mem_region> memory_map () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  std::vector<static_tracepoint_marker> static_tracepoint_markers_by_strid (const char *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  struct address_space *thread_address_space (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  struct btrace_target_info *enable_btrace (ptid_t arg0, const struct btrace_config *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  struct gdbarch *thread_architecture (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  struct target_section_table *get_section_table () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  thread_control_capabilities get_thread_control_capabilities () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  thread_info *thread_handle_to_thread_info (const gdb_byte *arg0, int arg1, inferior *arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  traceframe_info_up traceframe_info () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void async (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void call_history (int arg0, record_print_flags arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void call_history_from (ULONGEST arg0, int arg1, record_print_flags arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void call_history_range (ULONGEST arg0, ULONGEST arg1, record_print_flags arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void commit_resume () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void delete_record () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void detach (inferior *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void disable_btrace (struct btrace_target_info *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void disable_tracepoint (struct bp_location *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void disconnect (const char *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void done_generating_core () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void download_trace_state_variable (const trace_state_variable &arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void download_tracepoint (struct bp_location *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void enable_tracepoint (struct bp_location *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void fetch_registers (struct regcache *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void files_info () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void flash_done () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void flash_erase (ULONGEST arg0, LONGEST arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void follow_exec (struct inferior *arg0, char *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void get_tracepoint_status (struct breakpoint *arg0, struct uploaded_tp *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void goto_bookmark (const gdb_byte *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void goto_record (ULONGEST arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void goto_record_begin () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void goto_record_end () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void info_record () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void insn_history (int arg0, gdb_disassembly_flags arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void insn_history_from (ULONGEST arg0, int arg1, gdb_disassembly_flags arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void insn_history_range (ULONGEST arg0, ULONGEST arg1, gdb_disassembly_flags arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void interrupt () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void kill () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void load (const char *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void log_command (const char *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void mourn_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void pass_ctrlc () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void pass_signals (int arg0, unsigned char * arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void post_attach (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void post_startup_inferior (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void prepare_to_generate_core () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void prepare_to_store (struct regcache *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void program_signals (int arg0, unsigned char * arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void rcmd (const char *arg0, struct ui_file *arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void record_stop_replaying () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void resume (ptid_t arg0, int arg1, enum gdb_signal arg2) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void save_record (const char *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void set_circular_trace_buffer (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void set_disconnected_tracing (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void set_permissions () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void set_trace_buffer_size (LONGEST arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void stop (ptid_t arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void stop_recording () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void store_registers (struct regcache *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void teardown_btrace (struct btrace_target_info *arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_info (const char *arg0, int arg1) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_init () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_ours () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_ours_for_output () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void terminal_save_inferior () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void thread_events (int arg0) override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void trace_init () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void trace_set_readonly_regions () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void trace_start () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void trace_stop () override;$/;"	m	struct:target_ops	file:
override	gdb/target-delegates.c	/^  void update_thread_list () override;$/;"	m	struct:target_ops	file:
override	gdb/target.h	/^  const target_info &info () const override;$/;"	m	class:selftests::test_target_ops
override	gdb/tracefile.h	/^  bool has_all_memory () override;$/;"	m	class:tracefile_target
override	gdb/tracefile.h	/^  bool has_memory () override;$/;"	m	class:tracefile_target
override	gdb/tracefile.h	/^  bool has_registers () override;$/;"	m	class:tracefile_target
override	gdb/tracefile.h	/^  bool has_stack () override;$/;"	m	class:tracefile_target
override	gdb/tracefile.h	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	class:tracefile_target
override	gdb/tracefile.h	/^  int get_trace_status (trace_status *ts) override;$/;"	m	class:tracefile_target
override	gdb/tui/tui-file.h	/^  void flush () override;$/;"	m	class:tui_file
override	gdb/tui/tui-file.h	/^  void puts (const char *) override;$/;"	m	class:tui_file
override	gdb/tui/tui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:tui_file
override	gdb/tui/tui-out.h	/^		     const char *string) override;$/;"	m	class:tui_ui_out
override	gdb/tui/tui-out.h	/^		  int value) override;$/;"	m	class:tui_ui_out
override	gdb/tui/tui-out.h	/^  void do_text (const char *string) override;$/;"	m	class:tui_ui_out
override	gdb/ui-file.h	/^  bool isatty () override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  bool isatty () override;$/;"	m	class:tee_file
override	gdb/ui-file.h	/^  long read (char *buf, long length_buf) override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  void flush () override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  void flush () override;$/;"	m	class:tee_file
override	gdb/ui-file.h	/^  void puts (const char *) override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  void puts (const char *) override;$/;"	m	class:tee_file
override	gdb/ui-file.h	/^  void puts (const char *linebuffer) override;$/;"	m	class:stderr_file
override	gdb/ui-file.h	/^  void puts (const char *str) override;$/;"	m	class:null_file
override	gdb/ui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:null_file
override	gdb/ui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:stderr_file
override	gdb/ui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:string_file
override	gdb/ui-file.h	/^  void write (const char *buf, long length_buf) override;$/;"	m	class:tee_file
override	gdb/ui-file.h	/^  void write_async_safe (const char *buf, long length_buf) override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  void write_async_safe (const char *buf, long length_buf) override;$/;"	m	class:tee_file
override	gdb/ui-file.h	/^  void write_async_safe (const char *buf, long sizeof_buf) override;$/;"	m	class:null_file
override	gdb/ui-file.h	/^  ~stdio_file () override;$/;"	m	class:stdio_file
override	gdb/ui-file.h	/^  ~string_file () override;$/;"	m	class:string_file
override	gdb/ui-file.h	/^  ~tee_file () override;$/;"	m	class:tee_file
override	gdb/vax-bsd-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/vax-bsd-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_ptrace_target	file:
override	gdb/windows-nat.c	/^					ULONGEST *xfered_len) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^			char **, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  bool get_tib_address (ptid_t ptid, CORE_ADDR *addr) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  bool thread_alive (ptid_t ptid) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  char *pid_to_exec_file (int pid) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  const char *thread_name (struct thread_info *) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  ptid_t get_ada_task_ptid (long lwp, long thread) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  ptid_t wait (ptid_t, struct target_waitstatus *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void attach (const char *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void close () override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void detach (inferior *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void fetch_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void files_info () override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void interrupt () override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void kill () override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void mourn_inferior () override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void resume (ptid_t, int , enum gdb_signal) override;$/;"	m	struct:inf_child_target	file:
override	gdb/windows-nat.c	/^  void store_registers (struct regcache *, int) override;$/;"	m	struct:inf_child_target	file:
override	gdb/x86-linux-nat.h	/^					    const struct btrace_config *conf) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^				 enum btrace_read_type type) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  const struct btrace_config *btrace_conf (const struct btrace_target_info *) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  const struct target_desc *read_description () override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  virtual ~x86_linux_nat_target () override = 0;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  void disable_btrace (struct btrace_target_info *tinfo) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  void low_new_fork (struct lwp_info *parent, pid_t child_pid) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  void post_startup_inferior (ptid_t) override;$/;"	m	struct:x86_linux_nat_target
override	gdb/x86-linux-nat.h	/^  void teardown_btrace (struct btrace_target_info *tinfo) override;$/;"	m	struct:x86_linux_nat_target
override_segment_assignment	include/bfdlink.h	/^  bfd_boolean (*override_segment_assignment)$/;"	m	struct:bfd_link_callbacks
overriding_gen	sim/igen/igen.h	/^  char *overriding_gen;$/;"	m	struct:_igen_decode_options
overriding_gen_type	sim/ppc/ld-decode.c	/^static decode_gen_type overriding_gen_type = invalid_gen;$/;"	v	file:
overwrite_string	bfd/doc/chew.c	/^overwrite_string (dst, src)$/;"	f	file:
overwritten_reg	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE \\overwritten_reg, \\subroutine_name$/;"	v
overwritten_reg1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	MOVE_FROM_SPR \\overwritten_reg1, SPR_SR$/;"	v
overwritten_reg1	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	l.and   \\overwritten_reg1, \\overwritten_reg1, \\overwritten_reg2$/;"	v
overwritten_reg1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE \\overwritten_reg1, _bss_begin$/;"	v
overwritten_reg1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.addi  \\overwritten_reg1, \\overwritten_reg1, 4$/;"	v
overwritten_reg2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	LOAD_IMMEDIATE \\overwritten_reg2, SPR_SR_CY + SPR_SR_OV$/;"	v
overwritten_reg2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE \\overwritten_reg2, _bss_end$/;"	v
ovf_delay	sim/m68hc11/dv-m68hc11tim.c	/^  unsigned long ovf_delay;$/;"	m	struct:m68hc11tim	file:
ovl	bfd/elf32-spu.c	/^  unsigned int ovl;$/;"	m	struct:got_entry	file:
ovl_buf	bfd/elf32-spu.h	/^      unsigned int ovl_buf;$/;"	m	struct:_spu_elf_section_data::__anon1107::__anon1109
ovl_index	bfd/elf32-spu.h	/^      unsigned int ovl_index;$/;"	m	struct:_spu_elf_section_data::__anon1107::__anon1109
ovl_mgr_open	bfd/elf32-spu.c	/^ovl_mgr_open (struct bfd *nbfd ATTRIBUTE_UNUSED, void *stream)$/;"	f	file:
ovl_mgr_pread	bfd/elf32-spu.c	/^ovl_mgr_pread (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ovl_mgr_stat	bfd/elf32-spu.c	/^ovl_mgr_stat (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ovl_sec	bfd/elf32-spu.c	/^  asection **ovl_sec;$/;"	m	struct:spu_link_hash_table	file:
ovl_stub_size	bfd/elf32-spu.c	/^ovl_stub_size (struct spu_elf_params *params)$/;"	f	file:
ovl_stub_size_log2	bfd/elf32-spu.c	/^ovl_stub_size_log2 (struct spu_elf_params *params)$/;"	f	file:
ovly_auto	gdb/symfile.h	/^  ovly_auto$/;"	e	enum:overlay_debugging_state
ovly_copy	gdb/testsuite/gdb.base/d10vovly.c	/^ovly_copy (unsigned long dst, unsigned long src, long size)$/;"	f	file:
ovly_copy	gdb/testsuite/gdb.base/m32rovly.c	/^ovly_copy (unsigned long dst, unsigned long src, long size)$/;"	f	file:
ovly_copy	gdb/testsuite/gdb.base/ovlymgr.c	/^ovly_copy (unsigned long dst, unsigned long src, long size)$/;"	f	file:
ovly_entry	bfd/elf32-spu.c	/^  struct elf_link_hash_entry *ovly_entry[2];$/;"	m	struct:spu_link_hash_table	typeref:struct:spu_link_hash_table::elf_link_hash_entry	file:
ovly_flavour	bfd/elf32-spu.h	/^  unsigned int ovly_flavour : 1;$/;"	m	struct:spu_elf_params
ovly_index	gdb/symfile.c	/^enum ovly_index$/;"	g	file:
ovly_index	gdb/testsuite/gdb.base/d10vovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	g	file:
ovly_index	gdb/testsuite/gdb.base/m32rovly.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	g	file:
ovly_index	gdb/testsuite/gdb.base/ovlymgr.c	/^enum ovly_index { VMA, SIZE, LMA, MAPPED};$/;"	g	file:
ovly_mapped	gdb/objfiles.h	/^  int ovly_mapped;$/;"	m	struct:obj_section
ovly_normal	bfd/elf32-spu.h	/^  ovly_normal,$/;"	e	enum:_ovly_flavour
ovly_off	gdb/symfile.h	/^  ovly_off,$/;"	e	enum:overlay_debugging_state
ovly_on	gdb/symfile.h	/^  ovly_on,$/;"	e	enum:overlay_debugging_state
ovly_soft_icache	bfd/elf32-spu.h	/^  ovly_soft_icache$/;"	e	enum:_ovly_flavour
ovtab	bfd/elf32-spu.c	/^  asection *ovtab;$/;"	m	struct:spu_link_hash_table	file:
own_buf	gdb/gdbserver/server.h	/^  char *own_buf;$/;"	m	struct:client_state
own_buffer	zlib/contrib/iostream3/zfstream.h	/^  bool own_buffer;$/;"	m	class:gzfilebuf
own_fd	zlib/contrib/iostream3/zfstream.h	/^  bool own_fd;$/;"	m	class:gzfilebuf
own_file_descriptor	zlib/contrib/iostream/zfstream.h	/^  short own_file_descriptor;$/;"	m	class:gzfilebuf
owner	bfd/bfd-in2.h	/^  bfd *owner;$/;"	m	struct:bfd_section
owner	bfd/elf64-hppa.c	/^  bfd *owner;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
owner	bfd/elf64-ppc.c	/^  bfd *owner;$/;"	m	struct:got_entry	file:
owner	bfd/vms-alpha.c	/^  bfd *owner;$/;"	m	struct:vms_symbol_entry	file:
owner	gdb/breakpoint.h	/^  breakpoint *owner = NULL;$/;"	m	class:bp_location
owner	gdb/gdbtypes.h	/^  union type_owner owner;$/;"	m	struct:main_type	typeref:union:main_type::type_owner
owner	gdb/symtab.h	/^  } owner;$/;"	m	struct:symbol	typeref:union:symbol::__anon1837
owner	gdb/target.h	/^    void *owner;$/;"	m	struct:target_section
owner	sim/common/cgen-fpu.h	/^  void* owner;$/;"	m	struct:__anon617
owner	sim/common/hw-properties.h	/^  struct hw *owner;$/;"	m	struct:hw_property	typeref:struct:hw_property::hw
owner	sim/ppc/device.c	/^  device *owner;$/;"	m	struct:_device_instance	file:
owner	sim/ppc/device.h	/^  device *owner;$/;"	m	struct:_device_property
owner_to_string	gdb/gdb-gdb.py	/^    def owner_to_string(self):$/;"	m	class:StructMainTypePrettyPrinter
owrite	sim/h8300/writecode.c	/^owrite (i)$/;"	f	file:
ozstream	zlib/contrib/iostream2/zstream.h	/^        ozstream() : m_fp(0), m_os(0) {$/;"	f	class:ozstream
ozstream	zlib/contrib/iostream2/zstream.h	/^        ozstream(FILE* fp, int level = Z_DEFAULT_COMPRESSION)$/;"	f	class:ozstream
ozstream	zlib/contrib/iostream2/zstream.h	/^        ozstream(const char* name, int level = Z_DEFAULT_COMPRESSION)$/;"	f	class:ozstream
ozstream	zlib/contrib/iostream2/zstream.h	/^class ozstream$/;"	c
p	bfd/bfd-in2.h	/^      void *p;$/;"	m	union:bfd_symbol::__anon1151
p	bfd/bfd.c	/^  void *p;$/;"	m	union:_bfd_doprnt_args	file:
p	gdb/frame.c	/^    int p;$/;"	m	struct:frame_info::__anon2054	file:
p	gdb/frame.c	/^    int p;$/;"	m	struct:frame_info::__anon2056	file:
p	gdb/frame.c	/^    int p;$/;"	m	struct:frame_info::__anon2057	file:
p	gdb/record-full.c	/^  struct target_section *p;$/;"	m	struct:record_full_core_buf_entry	typeref:struct:record_full_core_buf_entry::target_section	file:
p	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^p:$/;"	l
p	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.cc	/^volatile int vv, *p;$/;"	v
p	gdb/testsuite/gdb.base/gdbvars.c	/^ptr p = &p;$/;"	v
p	gdb/testsuite/gdb.base/siginfo-addr.c	/^static void *p;$/;"	v	file:
p	gdb/testsuite/gdb.base/siginfo-obj.c	/^static void *p;$/;"	v	file:
p	gdb/testsuite/gdb.base/siginfo-thread.c	/^static void *p;$/;"	v	file:
p	gdb/testsuite/gdb.base/signest.c	/^volatile char *p = NULL;$/;"	v
p	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	m	struct:struct16	file:
p	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
p	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
p	gdb/testsuite/gdb.base/watchpoint.c	/^  struct { int x; } *p;$/;"	m	struct:foo5	typeref:struct:foo5::__anon1995	file:
p	gdb/testsuite/gdb.cp/chained-calls.cc	/^p ()$/;"	f
p	gdb/testsuite/gdb.cp/fpointer.cc	/^int (*p[2])() = {p1,p2};$/;"	v
p	gdb/testsuite/gdb.cp/nsdecl.cc	/^int p;$/;"	v
p	gdb/testsuite/gdb.cp/smartp.cc	/^  T *p;$/;"	m	class:SmartPointer	file:
p	gdb/testsuite/gdb.cp/smartp.cc	/^  Type1 *p;$/;"	m	class:MyPointer	file:
p	gdb/testsuite/gdb.cp/subtypes-2.cc	/^  struct InnerInner {} p;$/;"	m	struct:Outer::Inner	typeref:struct:Outer::Inner::InnerInner	file:
p	gdb/testsuite/gdb.cp/subtypes.h	/^  Inner *p;$/;"	m	struct:Outer
p	gdb/testsuite/gdb.fortran/derived-type.f90	/^  type/;"	v	program:main
p	include/bfdlink.h	/^	  struct bfd_link_hash_common_entry *p;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1498	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1498::bfd_link_hash_common_entry
p	include/bfdlink.h	/^	  struct bfd_link_order_reloc *p;$/;"	m	struct:bfd_link_order::__anon1500::__anon1503	typeref:struct:bfd_link_order::__anon1500::__anon1503::bfd_link_order_reloc
p	include/coff/internal.h	/^	  struct coff_ptr_struct *p;$/;"	m	union:internal_auxent::__anon1536::__anon1540::__anon1541::__anon1542	typeref:struct:internal_auxent::__anon1536::__anon1540::__anon1541::__anon1542::coff_ptr_struct
p	include/coff/internal.h	/^	struct coff_ptr_struct *p;$/;"	m	union:internal_auxent::__anon1548::__anon1549	typeref:struct:internal_auxent::__anon1548::__anon1549::coff_ptr_struct
p	include/coff/internal.h	/^      struct coff_ptr_struct *p;$/;"	m	union:internal_auxent::__anon1536::__anon1537	typeref:struct:internal_auxent::__anon1536::__anon1537::coff_ptr_struct
p	include/obstack.h	/^    void *p;$/;"	m	union:obstack::__anon1408
p	include/opcode/cgen.h	/^    const void *p;$/;"	m	union:cgen_maybe_multi_ifield::__anon1390
p	libiberty/cplus-dem.c	/^  char *p;			\/* pointer after last character *\/$/;"	m	struct:string	file:
p	libiberty/d-demangle.c	/^  char *p;			\/* pointer after last character *\/$/;"	m	struct:string	file:
p0	sim/testsuite/sim/bfin/c_linkage.s	/^	p0 = sp;$/;"	d
p0	sim/testsuite/sim/bfin/cec-non-operating-env.s	/^	p0 = usp;$/;"	d
p0	sim/testsuite/sim/bfin/divq.s	/^	p0 = 15;	\/* Evaluate the quotient to 16 bits. *\/$/;"	d
p0	sim/testsuite/sim/bfin/edn_snafu.s	/^	p0 = r7;$/;"	d
p0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p0 = [sp++];$/;"	d
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1957	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1958	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1959	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1960	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1961	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1962	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1963	file:
p1	gdb/testsuite/gdb.base/sizeof.c	/^  padding p1;$/;"	m	struct:__anon1964	file:
p1	gdb/testsuite/gdb.cp/fpointer.cc	/^int (*p1)() = &foo;$/;"	v
p1	include/gdb/callback.h	/^  PTR p1;$/;"	m	struct:cb_syscall
p1	libiberty/copysign.c	/^  long p1;$/;"	m	union:__anon1213	file:
p1	libiberty/copysign.c	/^  long p1;$/;"	m	union:__anon1216	file:
p1	sim/testsuite/sim/bfin/brcc.s	/^	p1 = p0;$/;"	d
p1	sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s	/^	p1 = [ fp +  0 ];$/;"	d
p1	sim/testsuite/sim/bfin/lsetup.s	/^	p1 = 10;$/;"	d
p1	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p1 = [sp++];$/;"	d
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1957	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1958	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1959	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1960	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1961	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1962	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1963	file:
p2	gdb/testsuite/gdb.base/sizeof.c	/^  padding p2;$/;"	m	struct:__anon1964	file:
p2	gdb/testsuite/gdb.cp/fpointer.cc	/^int (*p2)() = &bar;$/;"	v
p2	include/gdb/callback.h	/^  PTR p2;$/;"	m	struct:cb_syscall
p2	sim/testsuite/sim/bfin/loop_strncpy.s	/^	p2 = 0x20;$/;"	d
p2	sim/testsuite/sim/bfin/pr.s	/^	p2 = 4;$/;"	d
p2	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p2 = [sp++];$/;"	d
p2ss	sim/mn10300/dv-mn103iop.c	/^  unsigned8      p2ss, p4ss;$/;"	m	struct:mn103iop	file:
p3	gdb/testsuite/gdb.cp/fpointer.cc	/^int (*p3)(int) = &bar;$/;"	v
p3	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p3 = [sp++];$/;"	d
p4	gdb/testsuite/gdb.cp/fpointer.cc	/^int (*p4)(char) = &bar;$/;"	v
p4	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p4 = [sp++];$/;"	d
p4ss	sim/mn10300/dv-mn103iop.c	/^  unsigned8      p2ss, p4ss;$/;"	m	struct:mn103iop	file:
p5	sim/testsuite/sim/bfin/10742.s	/^	p5 = r5;$/;"	d
p5	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	p5 = [sp++];$/;"	d
pADe	gdb/testsuite/gdb.cp/virtfunc.cc	/^AD*	pADe	=	&e;$/;"	v
pAUXU	include/coff/sym.h	/^	} AUXU, *pAUXU;$/;"	t	typeref:union:__anon1571
pAa	gdb/testsuite/gdb.cp/virtfunc.cc	/^A* 	pAa	= 	&a;$/;"	v
pAd	gdb/testsuite/gdb.cp/virtfunc.cc	/^AD* pAd = &dd;$/;"	v
pAe	gdb/testsuite/gdb.cp/virtfunc.cc	/^A*	pAe	=	&e;$/;"	v
pBe	gdb/testsuite/gdb.cp/virtfunc.cc	/^B*	pBe	=	&e;$/;"	v
pDNR	include/coff/sym.h	/^	} DNR, *pDNR;$/;"	t	typeref:struct:__anon1570
pDd	gdb/testsuite/gdb.cp/virtfunc.cc	/^D*	pDd	=	&d;$/;"	v
pDe	gdb/testsuite/gdb.cp/virtfunc.cc	/^D*	pDe	=	&e;$/;"	v
pEXTR	include/coff/sym.h	/^	} EXTR, *pEXTR;$/;"	t	typeref:struct:ecoff_extr
pEe	gdb/testsuite/gdb.cp/virtfunc.cc	/^E*	pEe	=	&e;$/;"	v
pFDR	include/coff/sym.h	/^	} FDR, *pFDR;$/;"	t	typeref:struct:fdr
pFIT	include/coff/sym.h	/^typedef long FIT, *pFIT;$/;"	t
pHDRR	include/coff/sym.h	/^	} HDRR, *pHDRR; $/;"	t	typeref:struct:__anon1566
pLINER	include/coff/sym.h	/^typedef	long LINER, *pLINER;$/;"	t
pOPTR	include/coff/sym.h	/^	} OPTR, *pOPTR;$/;"	t	typeref:struct:__anon1572
pPDR	include/coff/sym.h	/^	} PDR, *pPDR;$/;"	t	typeref:struct:pdr
pRFDT	include/coff/sym.h	/^typedef long RFDT, *pRFDT;$/;"	t
pRNDXR	include/coff/sym.h	/^	} RNDXR, *pRNDXR;$/;"	t	typeref:struct:__anon1569
pRPDR	bfd/elfxx-mips.c	/^} RPDR, *pRPDR;$/;"	t	typeref:struct:runtime_pdr	file:
pSYMR	include/coff/sym.h	/^	} SYMR, *pSYMR;$/;"	t	typeref:struct:__anon1567
pTIR	include/coff/sym.h	/^	} TIR, *pTIR;$/;"	t	typeref:struct:__anon1568
pVB	gdb/testsuite/gdb.cp/virtfunc.cc	/^VB*     pVB	=	&vb;$/;"	v
pVa	gdb/testsuite/gdb.cp/virtfunc.cc	/^V*	pVa	=	&a;$/;"	v
pVd	gdb/testsuite/gdb.cp/virtfunc.cc	/^V*     pVd	=	&d;$/;"	v
pVe	gdb/testsuite/gdb.cp/virtfunc.cc	/^V*	pVe	=	&e;$/;"	v
pVv	gdb/testsuite/gdb.cp/virtfunc.cc	/^V*	pVv	=	&v;$/;"	v
p__top	gdb/testsuite/gdb.dwarf2/dw2-icycle.S	/^p__top:$/;"	l
p_adr	include/coff/alpha.h	/^	unsigned char	p_adr[8];$/;"	m	struct:pdr_ext
p_adr	include/coff/mips.h	/^	unsigned char	p_adr[4];$/;"	m	struct:pdr_ext
p_adr	include/coff/mips.h	/^	unsigned char	p_adr[4];$/;"	m	struct:rpdr_ext
p_adr	sim/common/dv-cfi.c	/^  unsigned char p_adr[2];$/;"	m	struct:cfi_query	file:
p_align	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_align;$/;"	m	struct:__anon1930	file:
p_align	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_align;$/;"	m	struct:__anon1931	file:
p_align	include/elf/external.h	/^  unsigned char	p_align[4];		\/* Segment alignment, file & memory *\/$/;"	m	struct:__anon1441
p_align	include/elf/external.h	/^  unsigned char	p_align[8];		\/* Segment alignment, file & memory *\/$/;"	m	struct:__anon1442
p_align	include/elf/internal.h	/^  bfd_vma	p_align;		\/* Segment alignment, file & memory *\/$/;"	m	struct:elf_internal_phdr
p_align	include/elf/internal.h	/^  bfd_vma p_align;$/;"	m	struct:elf_segment_map
p_align	libiberty/simple-object-elf.c	/^  unsigned char	p_align[4];		\/* Segment alignment, file & memory *\/$/;"	m	struct:__anon1198	file:
p_align	libiberty/simple-object-elf.c	/^  unsigned char	p_align[8];		\/* Segment alignment, file & memory *\/$/;"	m	struct:__anon1199	file:
p_align_valid	include/elf/internal.h	/^  unsigned int p_align_valid : 1;$/;"	m	struct:elf_segment_map
p_bits	include/opcode/tic6x.h	/^  bfd_boolean p_bits[14];$/;"	m	struct:__anon1322
p_bits1	include/coff/alpha.h	/^	unsigned char	p_bits1[1];$/;"	m	struct:pdr_ext
p_bits2	include/coff/alpha.h	/^	unsigned char	p_bits2[1];$/;"	m	struct:pdr_ext
p_cbLineOffset	include/coff/alpha.h	/^	unsigned char	p_cbLineOffset[8];$/;"	m	struct:pdr_ext
p_cbLineOffset	include/coff/mips.h	/^	unsigned char	p_cbLineOffset[4];$/;"	m	struct:pdr_ext
p_decorations	gdb/p-valprint.c	/^static const struct generic_val_print_decorations p_decorations =$/;"	v	typeref:struct:generic_val_print_decorations	file:
p_exception_info	include/coff/mips.h	/^	unsigned char	p_exception_info[4];$/;"	m	struct:rpdr_ext
p_extensions	gdb/p-lang.c	/^static const char *p_extensions[] =$/;"	v	file:
p_filesz	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_filesz;$/;"	m	struct:__anon1930	file:
p_filesz	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_filesz;$/;"	m	struct:__anon1931	file:
p_filesz	include/elf/external.h	/^  unsigned char	p_filesz[4];		\/* Segment size in file *\/$/;"	m	struct:__anon1441
p_filesz	include/elf/external.h	/^  unsigned char	p_filesz[8];		\/* Segment size in file *\/$/;"	m	struct:__anon1442
p_filesz	include/elf/internal.h	/^  bfd_vma	p_filesz;		\/* Segment size in file *\/$/;"	m	struct:elf_internal_phdr
p_filesz	libiberty/simple-object-elf.c	/^  unsigned char	p_filesz[4];		\/* Segment size in file *\/$/;"	m	struct:__anon1198	file:
p_filesz	libiberty/simple-object-elf.c	/^  unsigned char	p_filesz[8];		\/* Segment size in file *\/$/;"	m	struct:__anon1199	file:
p_flags	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_flags;$/;"	m	struct:__anon1930	file:
p_flags	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_flags;$/;"	m	struct:__anon1931	file:
p_flags	include/elf/external.h	/^  unsigned char	p_flags[4];		\/* Segment flags *\/$/;"	m	struct:__anon1441
p_flags	include/elf/external.h	/^  unsigned char	p_flags[4];		\/* Segment flags *\/$/;"	m	struct:__anon1442
p_flags	include/elf/internal.h	/^  unsigned long	p_flags;		\/* Segment flags *\/$/;"	m	struct:elf_internal_phdr
p_flags	include/elf/internal.h	/^  unsigned long p_flags;$/;"	m	struct:elf_segment_map
p_flags	libiberty/simple-object-elf.c	/^  unsigned char	p_flags[4];		\/* Segment flags *\/$/;"	m	struct:__anon1198	file:
p_flags	libiberty/simple-object-elf.c	/^  unsigned char	p_flags[4];		\/* Segment flags *\/$/;"	m	struct:__anon1199	file:
p_flags_valid	include/elf/internal.h	/^  unsigned int p_flags_valid : 1;$/;"	m	struct:elf_segment_map
p_frameoffset	include/coff/alpha.h	/^	unsigned char	p_frameoffset[4];$/;"	m	struct:pdr_ext
p_frameoffset	include/coff/mips.h	/^	unsigned char	p_frameoffset[4];$/;"	m	struct:pdr_ext
p_frameoffset	include/coff/mips.h	/^	unsigned char	p_frameoffset[4];$/;"	m	struct:rpdr_ext
p_framereg	include/coff/alpha.h	/^	unsigned char	p_framereg[2];$/;"	m	struct:pdr_ext
p_framereg	include/coff/mips.h	/^	unsigned char	p_framereg[2];$/;"	m	struct:pdr_ext
p_framereg	include/coff/mips.h	/^	unsigned char	p_framereg[2];$/;"	m	struct:rpdr_ext
p_fregmask	include/coff/alpha.h	/^	unsigned char	p_fregmask[4];$/;"	m	struct:pdr_ext
p_fregmask	include/coff/mips.h	/^	unsigned char	p_fregmask[4];$/;"	m	struct:pdr_ext
p_fregmask	include/coff/mips.h	/^	unsigned char	p_fregmask[4];$/;"	m	struct:rpdr_ext
p_fregoffset	include/coff/alpha.h	/^	unsigned char	p_fregoffset[4];$/;"	m	struct:pdr_ext
p_fregoffset	include/coff/mips.h	/^	unsigned char	p_fregoffset[4];$/;"	m	struct:pdr_ext
p_fregoffset	include/coff/mips.h	/^	unsigned char	p_fregoffset[4];$/;"	m	struct:rpdr_ext
p_gp_prologue	include/coff/alpha.h	/^	unsigned char	p_gp_prologue[1];$/;"	m	struct:pdr_ext
p_id	sim/common/dv-cfi.c	/^  unsigned char p_id[2];$/;"	m	struct:cfi_query	file:
p_iline	include/coff/alpha.h	/^	unsigned char	p_iline[4];$/;"	m	struct:pdr_ext
p_iline	include/coff/mips.h	/^	unsigned char	p_iline[4];$/;"	m	struct:pdr_ext
p_iopt	include/coff/alpha.h	/^	unsigned char	p_iopt[4];$/;"	m	struct:pdr_ext
p_iopt	include/coff/mips.h	/^	unsigned char	p_iopt[4];$/;"	m	struct:pdr_ext
p_irpss	include/coff/mips.h	/^	unsigned char	p_irpss[4];$/;"	m	struct:rpdr_ext
p_isym	include/coff/alpha.h	/^	unsigned char	p_isym[4];$/;"	m	struct:pdr_ext
p_isym	include/coff/mips.h	/^	unsigned char	p_isym[4];$/;"	m	struct:pdr_ext
p_lnHigh	include/coff/alpha.h	/^	unsigned char	p_lnHigh[4];$/;"	m	struct:pdr_ext
p_lnHigh	include/coff/mips.h	/^	unsigned char	p_lnHigh[4];$/;"	m	struct:pdr_ext
p_lnLow	include/coff/alpha.h	/^	unsigned char	p_lnLow[4];$/;"	m	struct:pdr_ext
p_lnLow	include/coff/mips.h	/^	unsigned char	p_lnLow[4];$/;"	m	struct:pdr_ext
p_localoff	include/coff/alpha.h	/^	unsigned char	p_localoff[1];$/;"	m	struct:pdr_ext
p_memsz	gdb/gdbserver/linux-low.c	/^  Elf32_Word p_memsz;$/;"	m	struct:target_loadseg	file:
p_memsz	gdb/solib-dsbt.c	/^  ext_Elf32_Word p_memsz;$/;"	m	struct:ext_elf32_dsbt_loadseg	file:
p_memsz	gdb/solib-dsbt.c	/^  long p_memsz;$/;"	m	struct:int_elf32_dsbt_loadseg	file:
p_memsz	gdb/solib-frv.c	/^  ext_Elf32_Word p_memsz;$/;"	m	struct:ext_elf32_fdpic_loadseg	file:
p_memsz	gdb/solib-frv.c	/^  long p_memsz;$/;"	m	struct:int_elf32_fdpic_loadseg	file:
p_memsz	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_memsz;$/;"	m	struct:__anon1930	file:
p_memsz	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_memsz;$/;"	m	struct:__anon1931	file:
p_memsz	include/elf/external.h	/^  unsigned char	p_memsz[4];		\/* Segment size in memory *\/$/;"	m	struct:__anon1441
p_memsz	include/elf/external.h	/^  unsigned char	p_memsz[8];		\/* Segment size in memory *\/$/;"	m	struct:__anon1442
p_memsz	include/elf/internal.h	/^  bfd_vma	p_memsz;		\/* Segment size in memory *\/$/;"	m	struct:elf_internal_phdr
p_memsz	libiberty/simple-object-elf.c	/^  unsigned char	p_memsz[4];		\/* Segment size in memory *\/$/;"	m	struct:__anon1198	file:
p_memsz	libiberty/simple-object-elf.c	/^  unsigned char	p_memsz[8];		\/* Segment size in memory *\/$/;"	m	struct:__anon1199	file:
p_names_v10	sim/cris/cris-desc.h	/^typedef enum p_names_v10 {$/;"	g
p_names_v32	sim/cris/cris-desc.h	/^typedef enum p_names_v32 {$/;"	g
p_names_v32_x	sim/cris/cris-desc.h	/^typedef enum p_names_v32_x {$/;"	g
p_offset	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_offset;$/;"	m	struct:__anon1930	file:
p_offset	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_offset;$/;"	m	struct:__anon1931	file:
p_offset	include/elf/external.h	/^  unsigned char	p_offset[4];		\/* Segment file offset *\/$/;"	m	struct:__anon1441
p_offset	include/elf/external.h	/^  unsigned char	p_offset[8];		\/* Segment file offset *\/$/;"	m	struct:__anon1442
p_offset	include/elf/internal.h	/^  bfd_vma	p_offset;		\/* Segment file offset *\/$/;"	m	struct:elf_internal_phdr
p_offset	libiberty/simple-object-elf.c	/^  unsigned char	p_offset[4];		\/* Segment file offset *\/$/;"	m	struct:__anon1198	file:
p_offset	libiberty/simple-object-elf.c	/^  unsigned char	p_offset[8];		\/* Segment file offset *\/$/;"	m	struct:__anon1199	file:
p_paddr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_paddr;$/;"	m	struct:__anon1930	file:
p_paddr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_paddr;$/;"	m	struct:__anon1931	file:
p_paddr	include/elf/external.h	/^  unsigned char	p_paddr[4];		\/* Segment physical address *\/$/;"	m	struct:__anon1441
p_paddr	include/elf/external.h	/^  unsigned char	p_paddr[8];		\/* Segment physical address *\/$/;"	m	struct:__anon1442
p_paddr	include/elf/internal.h	/^  bfd_vma	p_paddr;		\/* Segment physical address *\/$/;"	m	struct:elf_internal_phdr
p_paddr	include/elf/internal.h	/^  bfd_vma p_paddr;$/;"	m	struct:elf_segment_map
p_paddr	libiberty/simple-object-elf.c	/^  unsigned char	p_paddr[4];		\/* Segment physical address *\/$/;"	m	struct:__anon1198	file:
p_paddr	libiberty/simple-object-elf.c	/^  unsigned char	p_paddr[8];		\/* Segment physical address *\/$/;"	m	struct:__anon1199	file:
p_paddr_valid	include/elf/internal.h	/^  unsigned int p_paddr_valid : 1;$/;"	m	struct:elf_segment_map
p_pcreg	include/coff/alpha.h	/^	unsigned char	p_pcreg[2];$/;"	m	struct:pdr_ext
p_pcreg	include/coff/mips.h	/^	unsigned char	p_pcreg[2];$/;"	m	struct:pdr_ext
p_pcreg	include/coff/mips.h	/^	unsigned char	p_pcreg[2];$/;"	m	struct:rpdr_ext
p_regmask	include/coff/alpha.h	/^	unsigned char	p_regmask[4];$/;"	m	struct:pdr_ext
p_regmask	include/coff/mips.h	/^	unsigned char	p_regmask[4];$/;"	m	struct:pdr_ext
p_regmask	include/coff/mips.h	/^	unsigned char	p_regmask[4];$/;"	m	struct:rpdr_ext
p_regoffset	include/coff/alpha.h	/^	unsigned char	p_regoffset[4];$/;"	m	struct:pdr_ext
p_regoffset	include/coff/mips.h	/^	unsigned char	p_regoffset[4];$/;"	m	struct:pdr_ext
p_regoffset	include/coff/mips.h	/^	unsigned char	p_regoffset[4];$/;"	m	struct:rpdr_ext
p_reserved	include/coff/mips.h	/^	unsigned char	p_reserved[4];$/;"	m	struct:rpdr_ext
p_size	include/elf/internal.h	/^  bfd_vma p_size;$/;"	m	struct:elf_segment_map
p_size_valid	include/elf/internal.h	/^  unsigned int p_size_valid : 1;$/;"	m	struct:elf_segment_map
p_td_init	gdb/sol-thread.c	/^static td_init_ftype *p_td_init;$/;"	v	file:
p_td_log	gdb/sol-thread.c	/^static td_log_ftype *p_td_log;$/;"	v	file:
p_td_ta_delete	gdb/sol-thread.c	/^static td_ta_delete_ftype *p_td_ta_delete;$/;"	v	file:
p_td_ta_get_nthreads	gdb/sol-thread.c	/^static td_ta_get_nthreads_ftype *p_td_ta_get_nthreads;$/;"	v	file:
p_td_ta_get_ph	gdb/sol-thread.c	/^static td_ta_get_ph_ftype *p_td_ta_get_ph;$/;"	v	file:
p_td_ta_map_id2thr	gdb/sol-thread.c	/^static td_ta_map_id2thr_ftype *p_td_ta_map_id2thr;$/;"	v	file:
p_td_ta_map_lwp2thr	gdb/sol-thread.c	/^static td_ta_map_lwp2thr_ftype *p_td_ta_map_lwp2thr;$/;"	v	file:
p_td_ta_new	gdb/sol-thread.c	/^static td_ta_new_ftype *p_td_ta_new;$/;"	v	file:
p_td_ta_thr_iter	gdb/sol-thread.c	/^static td_ta_thr_iter_ftype *p_td_ta_thr_iter;$/;"	v	file:
p_td_ta_tsd_iter	gdb/sol-thread.c	/^static td_ta_tsd_iter_ftype *p_td_ta_tsd_iter;$/;"	v	file:
p_td_thr_get_info	gdb/sol-thread.c	/^static td_thr_get_info_ftype *p_td_thr_get_info;$/;"	v	file:
p_td_thr_getfpregs	gdb/sol-thread.c	/^static td_thr_getfpregs_ftype *p_td_thr_getfpregs;$/;"	v	file:
p_td_thr_getgregs	gdb/sol-thread.c	/^static td_thr_getgregs_ftype *p_td_thr_getgregs;$/;"	v	file:
p_td_thr_getxregs	gdb/sol-thread.c	/^static td_thr_getxregs_ftype *p_td_thr_getxregs;$/;"	v	file:
p_td_thr_getxregsize	gdb/sol-thread.c	/^static td_thr_getxregsize_ftype *p_td_thr_getxregsize;$/;"	v	file:
p_td_thr_setfpregs	gdb/sol-thread.c	/^static td_thr_setfpregs_ftype *p_td_thr_setfpregs;$/;"	v	file:
p_td_thr_setgregs	gdb/sol-thread.c	/^static td_thr_setgregs_ftype *p_td_thr_setgregs;$/;"	v	file:
p_td_thr_setprio	gdb/sol-thread.c	/^static td_thr_setprio_ftype *p_td_thr_setprio;$/;"	v	file:
p_td_thr_setsigpending	gdb/sol-thread.c	/^static td_thr_setsigpending_ftype *p_td_thr_setsigpending;$/;"	v	file:
p_td_thr_setxregs	gdb/sol-thread.c	/^static td_thr_setxregs_ftype *p_td_thr_setxregs;$/;"	v	file:
p_td_thr_sigsetmask	gdb/sol-thread.c	/^static td_thr_sigsetmask_ftype *p_td_thr_sigsetmask;$/;"	v	file:
p_td_thr_tsd	gdb/sol-thread.c	/^static td_thr_tsd_ftype *p_td_thr_tsd;$/;"	v	file:
p_td_thr_validate	gdb/sol-thread.c	/^static td_thr_validate_ftype *p_td_thr_validate;$/;"	v	file:
p_type	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_type;$/;"	m	struct:__anon1930	file:
p_type	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_type;$/;"	m	struct:__anon1931	file:
p_type	include/elf/external.h	/^  unsigned char	p_type[4];		\/* Identifies program segment type *\/$/;"	m	struct:__anon1441
p_type	include/elf/external.h	/^  unsigned char	p_type[4];		\/* Identifies program segment type *\/$/;"	m	struct:__anon1442
p_type	include/elf/internal.h	/^  unsigned long	p_type;			\/* Identifies program segment type *\/$/;"	m	struct:elf_internal_phdr
p_type	include/elf/internal.h	/^  unsigned long p_type;$/;"	m	struct:elf_segment_map
p_type	libiberty/simple-object-elf.c	/^  unsigned char	p_type[4];		\/* Identifies program segment type *\/$/;"	m	struct:__anon1198	file:
p_type	libiberty/simple-object-elf.c	/^  unsigned char	p_type[4];		\/* Identifies program segment type *\/$/;"	m	struct:__anon1199	file:
p_union	gdb/testsuite/gdb.cp/koenig.cc	/^}p_union;$/;"	v	typeref:union:__anon1902	file:
p_vaddr	gdb/gdbserver/linux-low.c	/^  Elf32_Addr p_vaddr;$/;"	m	struct:target_loadseg	file:
p_vaddr	gdb/solib-dsbt.c	/^  CORE_ADDR p_vaddr;$/;"	m	struct:int_elf32_dsbt_loadseg	file:
p_vaddr	gdb/solib-dsbt.c	/^  ext_Elf32_Addr p_vaddr;$/;"	m	struct:ext_elf32_dsbt_loadseg	file:
p_vaddr	gdb/solib-frv.c	/^  CORE_ADDR p_vaddr;$/;"	m	struct:int_elf32_fdpic_loadseg	file:
p_vaddr	gdb/solib-frv.c	/^  ext_Elf32_Addr p_vaddr;$/;"	m	struct:ext_elf32_fdpic_loadseg	file:
p_vaddr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint32_t	p_vaddr;$/;"	m	struct:__anon1930	file:
p_vaddr	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  uint64_t	p_vaddr;$/;"	m	struct:__anon1931	file:
p_vaddr	include/elf/external.h	/^  unsigned char	p_vaddr[4];		\/* Segment virtual address *\/$/;"	m	struct:__anon1441
p_vaddr	include/elf/external.h	/^  unsigned char	p_vaddr[8];		\/* Segment virtual address *\/$/;"	m	struct:__anon1442
p_vaddr	include/elf/internal.h	/^  bfd_vma	p_vaddr;		\/* Segment virtual address *\/$/;"	m	struct:elf_internal_phdr
p_vaddr	libiberty/simple-object-elf.c	/^  unsigned char	p_vaddr[4];		\/* Segment virtual address *\/$/;"	m	struct:__anon1198	file:
p_vaddr	libiberty/simple-object-elf.c	/^  unsigned char	p_vaddr[8];		\/* Segment virtual address *\/$/;"	m	struct:__anon1199	file:
p_vaddr_offset	include/elf/internal.h	/^  bfd_vma p_vaddr_offset;$/;"	m	struct:elf_segment_map
pa10	bfd/libhppa.h	/^enum pa_arch {pa10 = 10, pa11 = 11, pa20 = 20, pa20w = 25};$/;"	e	enum:pa_arch
pa11	bfd/libhppa.h	/^enum pa_arch {pa10 = 10, pa11 = 11, pa20 = 20, pa20w = 25};$/;"	e	enum:pa_arch
pa20	bfd/libhppa.h	/^enum pa_arch {pa10 = 10, pa11 = 11, pa20 = 20, pa20w = 25};$/;"	e	enum:pa_arch
pa20w	bfd/libhppa.h	/^enum pa_arch {pa10 = 10, pa11 = 11, pa20 = 20, pa20w = 25};$/;"	e	enum:pa_arch
pa_arch	bfd/libhppa.h	/^enum pa_arch {pa10 = 10, pa11 = 11, pa20 = 20, pa20w = 25};$/;"	g
pa_opcode	include/opcode/hppa.h	/^struct pa_opcode$/;"	s
pa_opcodes	include/opcode/hppa.h	/^static const struct pa_opcode pa_opcodes[] =$/;"	v	typeref:struct:pa_opcode
pa_symbol_type	bfd/som.c	/^} pa_symbol_type;$/;"	t	typeref:enum:__anon1022	file:
pack	gdb/testsuite/gdb.base/long_long.c	/^pack (unsigned char b[MAX_BYTES], int size, int nr)$/;"	f
pack	include/gcc-cp-interface.h	/^{ gcc_expr value; gcc_type type; gcc_utempl templ; gcc_type pack; }$/;"	m	union:__anon1601
pack_d	sim/ppc/dp-bit.c	/^pack_d ( fp_number_type *  src)$/;"	f	file:
pack_hex_byte	gdb/common/rsp-low.c	/^pack_hex_byte (char *pkt, int byte)$/;"	f
pack_index	libiberty/cp-demangle.c	/^  int pack_index;$/;"	m	struct:d_print_info	file:
pack_int	gdb/remote.c	/^pack_int (char *buf, int value)$/;"	f	file:
pack_long	gdb/value.c	/^pack_long (gdb_byte *buf, struct type *type, LONGEST num)$/;"	f
pack_nibble	gdb/common/rsp-low.c	/^pack_nibble (char *buf, int nibble)$/;"	f
pack_ps	sim/mips/cp1.c	/^pack_ps(sim_cpu *cpu,$/;"	f
pack_threadid	gdb/remote.c	/^pack_threadid (char *pkt, threadref *id)$/;"	f	file:
pack_threadinfo_request	gdb/remote.c	/^pack_threadinfo_request (char *pkt, int mode, threadref *id)$/;"	f	file:
pack_threadlist_request	gdb/remote.c	/^pack_threadlist_request (char *pkt, int startflag, int threadcount,$/;"	f	file:
pack_unsigned_long	gdb/value.c	/^pack_unsigned_long (gdb_byte *buf, struct type *type, ULONGEST num)$/;"	f	file:
package2	gdb/testsuite/gdb.go/package2.go	/^package package2$/;"	p
package_create_instance_callback	sim/ppc/device_table.h	/^typedef device_instance *(package_create_instance_callback)$/;"	t
package_disklabel_callbacks	sim/ppc/pk_disklabel.c	/^static const device_instance_callbacks package_disklabel_callbacks = {$/;"	v	file:
packages	gdb/python/lib/gdb/__init__.py	/^packages = [$/;"	v
packet	gdb/btrace.h	/^  struct pt_packet packet;$/;"	m	struct:btrace_pt_packet	typeref:struct:btrace_pt_packet::pt_packet
packet	gdb/remote.c	/^  int packet;$/;"	m	struct:protocol_feature	file:
packet_check_result	gdb/remote.c	/^packet_check_result (const char *buf)$/;"	f	file:
packet_command	gdb/remote.c	/^packet_command (const char *args, int from_tty)$/;"	f	file:
packet_command	gdb/remote.c	/^remote_target::packet_command (const char *args, int from_tty)$/;"	f	class:remote_target
packet_config	gdb/remote.c	/^struct packet_config$/;"	s	file:
packet_config_support	gdb/remote.c	/^packet_config_support (struct packet_config *config)$/;"	f	file:
packet_error	gdb/stubs/ia64vms-stub.c	/^packet_error (unsigned int err)$/;"	f	file:
packet_history	gdb/btrace.h	/^      struct btrace_maint_packet_history packet_history;$/;"	m	struct:btrace_maint_info::__anon1867::__anon1868	typeref:struct:btrace_maint_info::__anon1867::__anon1868::btrace_maint_packet_history
packet_history	gdb/btrace.h	/^      struct btrace_maint_packet_history packet_history;$/;"	m	struct:btrace_maint_info::__anon1867::__anon1869	typeref:struct:btrace_maint_info::__anon1867::__anon1869::btrace_maint_packet_history
packet_ok	gdb/remote.c	/^packet_ok (const char *buf, struct packet_config *config)$/;"	f	file:
packet_ok	gdb/stubs/ia64vms-stub.c	/^packet_ok (void)$/;"	f	file:
packet_reg	gdb/remote.c	/^struct packet_reg$/;"	s	file:
packet_reg_from_pnum	gdb/remote.c	/^packet_reg_from_pnum (struct gdbarch *gdbarch, struct remote_arch_state *rsa,$/;"	f	file:
packet_reg_from_regnum	gdb/remote.c	/^packet_reg_from_regnum (struct gdbarch *gdbarch, struct remote_arch_state *rsa,$/;"	f	file:
packet_result	gdb/remote.c	/^enum packet_result$/;"	g	file:
packet_set_cmd_state	gdb/remote.c	/^packet_set_cmd_state (int packet)$/;"	f	file:
packet_start	gdb/ctf.c	/^  long packet_start;$/;"	m	struct:trace_write_handler	file:
packet_status	gdb/stubs/ia64vms-stub.c	/^packet_status (void)$/;"	f	file:
packet_support	gdb/remote.c	/^enum packet_support$/;"	g	file:
packet_support	gdb/remote.c	/^packet_support (int packet)$/;"	f	file:
packets	gdb/btrace.h	/^      VEC (btrace_pt_packet_s) *packets;$/;"	m	struct:btrace_maint_info::__anon1867::__anon1869
pactl_desc	sim/m68hc11/dv-m68hc11tim.c	/^io_reg_desc pactl_desc[] = {$/;"	v
pad	include/mach-o/external.h	/^  unsigned char pad[4];		\/* Pad to make struct size a multiple of 8.  *\/$/;"	m	struct:mach_o_encryption_info_64_command_external
pad	include/mach-o/external.h	/^  unsigned char pad[4];$/;"	m	struct:mach_o_dyld_cache_image_info_external
pad	include/oasys.h	/^    bfd_byte pad[256];$/;"	m	union:oasys_record_union
pad	include/vms/dcx.h	/^  unsigned char pad[2];$/;"	m	struct:vms_dcxmap
pad	libiberty/simple-object-xcoff.c	/^	unsigned char pad;$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
pad1	bfd/elf-bfd.h	/^      unsigned int pad1 : 9;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
pad1	bfd/elf-bfd.h	/^  unsigned int pad1 : 4;$/;"	m	struct:eh_cie_fde
pad1	gdb/gdbserver/i387-fp.c	/^  unsigned short pad1;$/;"	m	struct:i387_fsave	file:
pad1	gdb/gdbserver/i387-fp.c	/^  unsigned short pad1;$/;"	m	struct:i387_fxsave	file:
pad1	gdb/gdbserver/i387-fp.c	/^  unsigned short pad1;$/;"	m	struct:i387_xsave	file:
pad1	gdb/stubs/m32r-stub.c	/^  int pad1:16;$/;"	m	struct:PSWreg	file:
pad1	include/vms/lbr.h	/^  unsigned char pad1[3];$/;"	m	struct:vms_mhd
pad1	libiberty/simple-object-xcoff.c	/^    unsigned char pad1[4];$/;"	m	struct:external_auxent::__anon1238	file:
pad12	gdb/gdbserver/i387-fp.c	/^  unsigned short pad12;$/;"	m	struct:i387_fxsave	file:
pad12	gdb/gdbserver/i387-fp.c	/^  unsigned short pad12;$/;"	m	struct:i387_xsave	file:
pad2	gdb/gdbserver/i387-fp.c	/^  unsigned short pad2;$/;"	m	struct:i387_fsave	file:
pad2	gdb/stubs/m32r-stub.c	/^  int pad2:5;$/;"	m	struct:PSWreg	file:
pad2	include/vms/lbr.h	/^  unsigned char pad2[4];$/;"	m	struct:vms_mhd
pad3	gdb/gdbserver/i387-fp.c	/^  unsigned int pad3;$/;"	m	struct:i387_fxsave	file:
pad3	gdb/gdbserver/i387-fp.c	/^  unsigned short pad3;$/;"	m	struct:i387_fsave	file:
pad3	gdb/stubs/m32r-stub.c	/^  int pad3:5;$/;"	m	struct:PSWreg	file:
pad4	gdb/gdbserver/i387-fp.c	/^  unsigned short pad4;$/;"	m	struct:i387_fsave	file:
pad_size	gdb/gnulib/import/alloca.c	/^    long pad_size;              \/* Stack pad size.  *\/$/;"	m	struct:stk_stat	file:
pad_size	libiberty/alloca.c	/^    long pad_size;		\/* Stack pad size.  *\/$/;"	m	struct:stk_stat	file:
pad_to_column	gdb/infcmd.c	/^pad_to_column (string_file &stream, int col)$/;"	f	file:
padded_namlen	bfd/coff-rs6000.c	/^  bfd_size_type padded_namlen;$/;"	m	struct:member_layout	file:
padded_switch_gen	sim/igen/ld-decode.h	/^  padded_switch_gen,$/;"	e	enum:__anon581
padded_switch_gen	sim/ppc/ld-decode.h	/^  padded_switch_gen,$/;"	e	enum:__anon951
padding	gdb/hppa-tdep.h	/^	unsigned int padding:28;	\/* 4..31 *\/$/;"	m	struct:unwind_table_entry::__anon1822
padding	gdb/nto-tdep.h	/^  qnx_reg64 padding[1024];$/;"	m	struct:_debug_regs
padding	gdb/testsuite/gdb.base/sizeof.c	/^typedef char padding[16];$/;"	t	file:
padding	include/coff/alpha.h	/^  unsigned char padding[2];	\/* pad to quadword boundary		*\/$/;"	m	struct:external_aouthdr
padding_char	gdb/testsuite/gdb.base/sizeof.c	/^} padding_char;$/;"	v	typeref:struct:__anon1957
padding_double	gdb/testsuite/gdb.base/sizeof.c	/^} padding_double;$/;"	v	typeref:struct:__anon1963
padding_float	gdb/testsuite/gdb.base/sizeof.c	/^} padding_float;$/;"	v	typeref:struct:__anon1962
padding_handler	sim/ppc/ld-insn.h	/^typedef void padding_handler$/;"	t
padding_int	gdb/testsuite/gdb.base/sizeof.c	/^} padding_int;$/;"	v	typeref:struct:__anon1959
padding_long	gdb/testsuite/gdb.base/sizeof.c	/^} padding_long;$/;"	v	typeref:struct:__anon1960
padding_long_double	gdb/testsuite/gdb.base/sizeof.c	/^} padding_long_double;$/;"	v	typeref:struct:__anon1964
padding_long_long	gdb/testsuite/gdb.base/sizeof.c	/^} padding_long_long;$/;"	v	typeref:struct:__anon1961
padding_short	gdb/testsuite/gdb.base/sizeof.c	/^} padding_short;$/;"	v	typeref:struct:__anon1958
paddress	gdb/gdbserver/utils.c	/^paddress (CORE_ADDR addr)$/;"	f
paddress	gdb/utils.c	/^paddress (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
page	sim/m68hc11/sim-main.h	/^  unsigned short      page;$/;"	m	struct:m6811_regs
page1	opcodes/s12z-dis.c	/^static const struct opcode page1[] =$/;"	v	typeref:struct:opcode	file:
page2	opcodes/s12z-dis.c	/^static const struct opcode page2[] =$/;"	v	typeref:struct:opcode	file:
page_gotno	bfd/elfxx-mips.c	/^  unsigned int page_gotno;$/;"	m	struct:mips_got_info	file:
page_granular	gdb/go32-nat.c	/^  unsigned       page_granular:1;$/;"	m	struct:seg_descr	file:
page_restore_rw	gdb/stubs/ia64vms-stub.c	/^page_restore_rw (unsigned __int64 startva, unsigned __int64 len,$/;"	f	file:
page_set_rw	gdb/stubs/ia64vms-stub.c	/^page_set_rw (unsigned __int64 startva, unsigned __int64 len,$/;"	f	file:
page_size	bfd/libaout.h	/^  unsigned long page_size;$/;"	m	struct:aoutdata
page_size	bfd/mach-o.h	/^  bfd_vma page_size;$/;"	m	struct:bfd_mach_o_backend_data
page_size	include/mach-o/codesign.h	/^  unsigned char page_size;$/;"	m	struct:mach_o_codesign_codedirectory_v1
page_size	include/mach-o/codesign.h	/^  unsigned char page_size[1];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
page_table_hash_mask	sim/ppc/vm.c	/^  unsigned_word page_table_hash_mask;$/;"	m	struct:_om_map	file:
page_tlb	sim/ppc/vm.c	/^  om_page_tlb *page_tlb;$/;"	m	struct:_om_map	file:
pagesize	bfd/elf32-ppc.h	/^  bfd_vma pagesize;$/;"	m	struct:ppc_elf_params
pagesize_p2	bfd/elf32-ppc.h	/^  unsigned int pagesize_p2;$/;"	m	struct:ppc_elf_params
pagination_disabled_for_command	gdb/utils.c	/^static bool pagination_disabled_for_command;$/;"	v	file:
pagination_enabled	gdb/utils.c	/^int pagination_enabled = 1;$/;"	v
panic_hw_instance_read	sim/common/hw-instances.c	/^panic_hw_instance_read (struct hw_instance *instance,$/;"	f	file:
panic_hw_instance_seek	sim/common/hw-instances.c	/^panic_hw_instance_seek (struct hw_instance *instance,$/;"	f	file:
panic_hw_instance_write	sim/common/hw-instances.c	/^panic_hw_instance_write (struct hw_instance *instance,$/;"	f	file:
panic_hw_io_read_buffer	sim/common/hw-base.c	/^panic_hw_io_read_buffer (struct hw *me,$/;"	f	file:
panic_hw_io_write_buffer	sim/common/hw-base.c	/^panic_hw_io_write_buffer (struct hw *me,$/;"	f	file:
panic_hw_port_event	sim/common/hw-ports.c	/^panic_hw_port_event (struct hw *me,$/;"	f	file:
paper	gdb/testsuite/gdb.cp/anon-union.cc	/^    int paper;$/;"	m	union:Foo::__anon1923	file:
paque	zlib/contrib/pascal/zlibpas.pas	/^  alloc_func = function(opaque: Pointer; items, size: Integer): Pointer;$/;"	f
paque	zlib/contrib/pascal/zlibpas.pas	/^  free_func  = procedure(opaque, address: Pointer);$/;"	p
paque	zlib/contrib/pascal/zlibpas.pas	/^  in_func    = function(opaque: Pointer; var buf: PByte): Integer;$/;"	f
paque	zlib/contrib/pascal/zlibpas.pas	/^  out_func   = function(opaque: Pointer; buf: PByte; size: Integer): Integer;$/;"	f
par_idesc	sim/common/cgen-engine.h	/^  struct idesc *par_idesc;$/;"	m	struct:idesc	typeref:struct:idesc::idesc
par_index	sim/common/cgen-engine.h	/^  int par_index;$/;"	m	struct:insn_sem
parallel	opcodes/bfin-dis.c	/^  bfd_boolean comment, parallel;$/;"	m	struct:private	file:
parallel_count	sim/m32r/m32r-sim.h	/^  unsigned int parallel_count;$/;"	m	struct:__anon250
param	sim/igen/ld-insn.h	/^  char *param;$/;"	m	struct:_function_entry
param_count	gdb/go32-nat.c	/^  unsigned       param_count:5;$/;"	m	struct:gate_descr	file:
param_cu_off	gdb/gdbtypes.h	/^  cu_offset param_cu_off;$/;"	m	union:call_site_parameter_u
param_prefixes_test_intp_intr	gdb/testsuite/gdb.linespec/cpls.cc	/^param_prefixes_test_intp_intr (int *, int&)$/;"	f
param_prefixes_test_long	gdb/testsuite/gdb.linespec/cpls.cc	/^param_prefixes_test_long (long)$/;"	f
param_reg	gdb/testsuite/gdb.base/structs2.c	/^param_reg(register signed char pr_char,$/;"	f	file:
param_smob	gdb/guile/scm-param.c	/^} param_smob;$/;"	t	typeref:struct:_param_smob	file:
param_smob_name	gdb/guile/scm-param.c	/^static const char param_smob_name[] = "gdb:parameter";$/;"	v	file:
parameter	gdb/gdbtypes.h	/^    struct call_site_parameter parameter[1];$/;"	m	struct:call_site	typeref:struct:call_site::call_site_parameter
parameter	opcodes/cr16-dis.c	/^} parameter;$/;"	t	typeref:struct:__anon59	file:
parameter	opcodes/crx-dis.c	/^} parameter;$/;"	t	typeref:struct:__anon7	file:
parameter_count	gdb/gdbtypes.h	/^    unsigned parameter_count;$/;"	m	struct:call_site
parameter_functions	gdb/guile/scm-param.c	/^static const scheme_function parameter_functions[] =$/;"	v	file:
parameter_smob_tag	gdb/guile/scm-param.c	/^static scm_t_bits parameter_smob_tag;$/;"	v	file:
parameter_type_keyword	gdb/guile/scm-param.c	/^static SCM parameter_type_keyword;$/;"	v	file:
parameter_typelist	gdb/c-exp.y	/^parameter_typelist:$/;"	l
parameter_types	gdb/guile/scm-param.c	/^static const scheme_integer_constant parameter_types[] =$/;"	v	file:
paraminfo	bfd/pef-traceback.h	/^  unsigned long paraminfo;$/;"	m	struct:traceback_table_fixedparams
params	bfd/elf32-ppc.c	/^  struct ppc_elf_params *params;$/;"	m	struct:ppc_elf_link_hash_table	typeref:struct:ppc_elf_link_hash_table::ppc_elf_params	file:
params	bfd/elf32-spu.c	/^  struct spu_elf_params *params;$/;"	m	struct:spu_link_hash_table	typeref:struct:spu_link_hash_table::spu_elf_params	file:
params	bfd/elf32-tic6x.c	/^  struct elf32_tic6x_params params;$/;"	m	struct:elf32_tic6x_link_hash_table	typeref:struct:elf32_tic6x_link_hash_table::elf32_tic6x_params	file:
params	bfd/elf64-ppc.c	/^  struct ppc64_elf_params *params;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::ppc64_elf_params	file:
params	bfd/elf64-s390.c	/^  struct s390_elf_params *params;$/;"	m	struct:elf_s390_link_hash_table	typeref:struct:elf_s390_link_hash_table::s390_elf_params	file:
paramstuff	bfd/doc/chew.c	/^paramstuff ()$/;"	f	file:
paren_depth	gdb/parse.c	/^int paren_depth;$/;"	v
paren_expr	gdb/rust-exp.y	/^paren_expr:$/;"	l
paren_expr_list	gdb/rust-exp.y	/^paren_expr_list:$/;"	l
parent	bfd/elf-bfd.h	/^    struct elf_link_hash_entry *parent;$/;"	m	struct:elf_link_virtual_table_entry	typeref:struct:elf_link_virtual_table_entry::elf_link_hash_entry
parent	bfd/peXXigen.c	/^  struct rsrc_directory * parent;$/;"	m	struct:rsrc_entry	typeref:struct:rsrc_entry::rsrc_directory	file:
parent	gdb/ada-lang.h	/^  CORE_ADDR parent;$/;"	m	struct:ada_task_info
parent	gdb/ada-tasks.c	/^  int parent;$/;"	m	struct:atcb_fieldnos	file:
parent	gdb/dwarf2read.c	/^    struct die_info *parent;	\/* Its parent, if any.  *\/$/;"	m	struct:die_info	typeref:struct:die_info::die_info	file:
parent	gdb/jit.c	/^  struct gdb_block *next, *parent;$/;"	m	struct:gdb_block	typeref:struct:gdb_block::	file:
parent	gdb/testsuite/gdb.base/nested-subp3.c	/^parent (int first, callback_t cb)$/;"	f
parent	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^  pthread_t parent;$/;"	m	struct:thread_arg	file:
parent	gdb/value.c	/^  value_ref_ptr parent;$/;"	m	struct:value	file:
parent	gdb/varobj.h	/^  struct varobj *parent = NULL;$/;"	m	struct:varobj	typeref:struct:varobj::varobj
parent	include/fibheap.h	/^  struct fibnode *parent;$/;"	m	struct:fibnode	typeref:struct:fibnode::fibnode
parent	include/vms/lbr.h	/^  unsigned char parent[4];$/;"	m	struct:vms_indexdef
parent	include/xtensa-isa-internal.h	/^  xtensa_regfile parent;		\/* View parent (or identity).  *\/$/;"	m	struct:xtensa_regfile_internal_struct
parent	libiberty/cp-demangle.c	/^  const struct d_component_stack *parent;$/;"	m	struct:d_component_stack	typeref:struct:d_component_stack::d_component_stack	file:
parent	opcodes/ia64-gen.c	/^  struct completer_entry *parent;$/;"	m	struct:completer_entry	typeref:struct:completer_entry::completer_entry	file:
parent	sim/igen/gen.h	/^  gen_entry *parent;		\/* parent has the opcode* data *\/$/;"	m	struct:_gen_entry
parent	sim/igen/gen.h	/^  opcode_field *parent;$/;"	m	struct:_opcode_field
parent	sim/igen/ld-decode.h	/^  decode_path *parent;$/;"	m	struct:_decode_path
parent	sim/igen/table.c	/^  open_table *parent;$/;"	m	struct:_open_table	file:
parent	sim/ppc/device.c	/^  device *parent;$/;"	m	struct:_device	file:
parent	sim/ppc/device.c	/^  device_instance *parent;$/;"	m	struct:_device_instance	file:
parent	sim/ppc/ld-insn.h	/^  insn_table *parent;$/;"	m	struct:_insn_table
parent	sim/ppc/ld-insn.h	/^  opcode_field *parent;$/;"	m	struct:_opcode_field
parent	sim/ppc/pk_disklabel.c	/^  device_instance *parent;$/;"	m	struct:_disklabel	file:
parent	sim/ppc/table.c	/^  open_table *parent;$/;"	m	struct:_open_table	file:
parent_address	sim/common/hw-properties.h	/^  hw_unit parent_address;$/;"	m	struct:_range_property_spec
parent_address	sim/ppc/device.h	/^  device_unit parent_address;$/;"	m	struct:_range_property_spec
parent_base	sim/ppc/hw_phb.c	/^  unsigned_word parent_base;$/;"	m	struct:_phb_space	file:
parent_cache	bfd/libbfd-in.h	/^  void *parent_cache;		\/* Where and how to find this member.  *\/$/;"	m	struct:areltdata
parent_cache	bfd/libbfd.h	/^  void *parent_cache;		\/* Where and how to find this member.  *\/$/;"	m	struct:areltdata
parent_function	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^parent_function (pid_t child)$/;"	f
parent_of_hw	sim/common/hw-device.h	/^  struct hw *parent_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw
parent_of_instance	sim/common/hw-instances.h	/^  struct hw_instance *parent_of_instance;$/;"	m	struct:hw_instance	typeref:struct:hw_instance::hw_instance
parent_ptid	gdb/linux-fork.c	/^  ptid_t parent_ptid;$/;"	m	struct:fork_info	file:
parent_space	sim/ppc/hw_phb.c	/^  int parent_space;$/;"	m	struct:_phb_space	file:
parent_threadid	sim/cris/sim-main.h	/^  unsigned int parent_threadid;$/;"	m	struct:cris_thread_info
parentlist	include/hp-symtab.h	/^  dnttpointer parentlist     ;     \/* Ptr to K_INHERITANCE list.  *\/$/;"	m	struct:dntt_type_class
parentlist	include/hp-symtab.h	/^  dnttpointer parentlist     ;     \/* ptr to K_INHERITANCE list     *\/$/;"	m	struct:dntt_type_template
parexec	sim/m32r/cpu2.h	/^struct parexec {$/;"	s
parexec	sim/m32r/cpux.h	/^struct parexec {$/;"	s
parity	gdb/serial.c	/^static const char *parity = parity_none;$/;"	v	file:
parity_enums	gdb/serial.c	/^static const char *const parity_enums[] =$/;"	v	file:
parity_even	gdb/serial.c	/^static const char parity_even[] = "even";$/;"	v	file:
parity_none	gdb/serial.c	/^static const char parity_none[] = "none";$/;"	v	file:
parity_odd	gdb/serial.c	/^static const char parity_odd[] = "odd";$/;"	v	file:
parm_constant	gdb/python/py-param.c	/^struct parm_constant$/;"	s	file:
parm_constants	gdb/python/py-param.c	/^struct parm_constant parm_constants[] =$/;"	v	typeref:struct:parm_constant
parmpy_init	gdb/python/py-param.c	/^parmpy_init (PyObject *self, PyObject *args, PyObject *kwds)$/;"	f	file:
parmpy_object	gdb/python/py-param.c	/^struct parmpy_object$/;"	s	file:
parmpy_object	gdb/python/py-param.c	/^typedef struct parmpy_object parmpy_object;$/;"	t	typeref:struct:parmpy_object	file:
parmpy_object_type	gdb/python/py-param.c	/^PyTypeObject parmpy_object_type =$/;"	v
parmpy_variable	gdb/python/py-param.c	/^union parmpy_variable$/;"	u	file:
parname	include/opcode/tic54x.h	/^  const char* parname;$/;"	m	struct:_template
paroperand_types	include/opcode/tic54x.h	/^  enum optype paroperand_types[MAX_OPERANDS];$/;"	m	struct:_template	typeref:enum:_template::optype
parrays	gdb/testsuite/gdb.base/printcmds.c	/^struct some_arrays *parrays = &arrays;$/;"	v	typeref:struct:some_arrays
parse	gdb/ada-lang.c	/^parse (struct parser_state *ps)$/;"	f	file:
parse	gdb/remote-notif.h	/^  void (*parse) (remote_target *remote,$/;"	m	struct:notif_client
parse	gdb/xml-support.c	/^gdb_xml_parser::parse (const char *buffer)$/;"	f	class:gdb_xml_parser
parse	include/opcode/cgen.h	/^  unsigned char parse, insert, extract, print;$/;"	m	struct:cgen_opcode_handler
parse	opcodes/nds32-asm.h	/^  int (*parse) (struct nds32_asm_desc *,$/;"	m	struct:nds32_field
parse_A	opcodes/frv-asm.c	/^parse_A (CGEN_CPU_DESC cd,$/;"	f	file:
parse_A0	opcodes/frv-asm.c	/^parse_A0 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_A1	opcodes/frv-asm.c	/^parse_A1 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_Bitno16R	opcodes/m32c-asm.c	/^parse_Bitno16R (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_G	opcodes/m32c-asm.c	/^parse_G (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_Q	opcodes/m32c-asm.c	/^parse_Q (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_S	opcodes/m32c-asm.c	/^parse_S (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_X	opcodes/m32c-asm.c	/^parse_X (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_Z	opcodes/m32c-asm.c	/^parse_Z (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_a30b20	opcodes/nds32-asm.c	/^parse_a30b20 (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_aarch64_dis_option	opcodes/aarch64-dis.c	/^parse_aarch64_dis_option (const char *option, unsigned int len ATTRIBUTE_UNUSED)$/;"	f	file:
parse_aarch64_dis_options	opcodes/aarch64-dis.c	/^parse_aarch64_dis_options (const char *options)$/;"	f	file:
parse_addr	sim/common/sim-memopt.c	/^parse_addr (char *chp,$/;"	f	file:
parse_addr16	opcodes/ip2k-asm.c	/^parse_addr16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_addr16_cjp	opcodes/ip2k-asm.c	/^parse_addr16_cjp (CGEN_CPU_DESC cd,$/;"	f	file:
parse_address	sim/common/hw-tree.c	/^parse_address (struct hw *current,$/;"	f	file:
parse_address	sim/ppc/tree.c	/^parse_address(device *current,$/;"	f
parse_aext_reg	opcodes/nds32-asm.c	/^parse_aext_reg (char **pstr, int *value, int hw_res)$/;"	f	file:
parse_and_eval	gdb/eval.c	/^parse_and_eval (const char *exp)$/;"	f
parse_and_eval_address	gdb/eval.c	/^parse_and_eval_address (const char *exp)$/;"	f
parse_and_eval_long	gdb/eval.c	/^parse_and_eval_long (const char *exp)$/;"	f
parse_and_eval_type	gdb/eval.c	/^parse_and_eval_type (char *p, int length)$/;"	f
parse_and_set_memory_size	sim/sh/interp.c	/^parse_and_set_memory_size (SIM_DESC sd, const char *str)$/;"	f	file:
parse_args	intl/plural-exp.h	/^struct parse_args$/;"	s
parse_argtypes	gdb/make-target-delegates	/^sub parse_argtypes($) {$/;"	s
parse_arguments	gdb/stap-probe.c	/^stap_probe::parse_arguments (struct gdbarch *gdbarch)$/;"	f	class:stap_probe
parse_arm_disassembler_options	opcodes/arm-dis.c	/^parse_arm_disassembler_options (const char *options)$/;"	f	file:
parse_auto_binary_operation	gdb/cli/cli-setshow.c	/^parse_auto_binary_operation (const char *arg)$/;"	f	file:
parse_ball	opcodes/mt-asm.c	/^parse_ball (CGEN_CPU_DESC cd,$/;"	f	file:
parse_bit3	opcodes/ip2k-asm.c	/^parse_bit3 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_bit3_S	opcodes/m32c-asm.c	/^parse_bit3_S (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_bool_arg	gdb/gnu-nat.c	2805;"	d	file:
parse_branch_addr	opcodes/epiphany-asm.c	/^parse_branch_addr (CGEN_CPU_DESC cd,$/;"	f
parse_breakpoint_sals	gdb/breakpoint.c	/^parse_breakpoint_sals (const struct event_location *location,$/;"	f	file:
parse_cache_option	sim/frv/options.c	/^parse_cache_option (SIM_DESC sd, char *arg, char *cache_name, int is_data_cache)$/;"	f	file:
parse_call_annotation	opcodes/frv-asm.c	/^parse_call_annotation (CGEN_CPU_DESC cd,$/;"	f	file:
parse_call_label	opcodes/frv-asm.c	/^parse_call_label (CGEN_CPU_DESC cd,$/;"	f	file:
parse_cbrb	opcodes/mt-asm.c	/^parse_cbrb (CGEN_CPU_DESC cd,$/;"	f	file:
parse_cdisp10	opcodes/mep-asm.c	/^parse_cdisp10 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_cli_boolean_value	gdb/cli/cli-setshow.c	/^parse_cli_boolean_value (const char *arg)$/;"	f
parse_cmd_to_aexpr	gdb/breakpoint.c	/^parse_cmd_to_aexpr (CORE_ADDR scope, char *cmd)$/;"	f	file:
parse_comp_unit	bfd/dwarf2.c	/^parse_comp_unit (struct dwarf2_debug *stash,$/;"	f	file:
parse_completion	gdb/parse.c	/^int parse_completion;$/;"	v
parse_cond_to_aexpr	gdb/breakpoint.c	/^parse_cond_to_aexpr (CORE_ADDR scope, struct expression *cond)$/;"	f	file:
parse_cpu_option	opcodes/arc-dis.c	/^parse_cpu_option (const char *option)$/;"	f	file:
parse_csrn	opcodes/mep-asm.c	/^parse_csrn (CGEN_CPU_DESC cd, const char **strp,$/;"	f
parse_d12	opcodes/frv-asm.c	/^parse_d12 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_debug_format_options	gdb/gdbserver/server.c	/^parse_debug_format_options (const char *arg, int is_monitor)$/;"	f	file:
parse_die	bfd/dwarf1.c	/^parse_die (bfd *	     abfd,$/;"	f	file:
parse_disassembler_options	opcodes/arc-dis.c	/^parse_disassembler_options (const char *options)$/;"	f	file:
parse_disassembler_options	opcodes/nfp-dis.c	/^parse_disassembler_options (nfp_opts * opts, struct disassemble_info *dinfo)$/;"	f	file:
parse_disassembler_options	opcodes/vax-dis.c	/^parse_disassembler_options (const char *options)$/;"	f	file:
parse_disp26	opcodes/or1k-asm.c	/^parse_disp26 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_dot	opcodes/xc16x-asm.c	/^parse_dot (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_dup	opcodes/mt-asm.c	/^parse_dup (CGEN_CPU_DESC cd,$/;"	f	file:
parse_escape	gdb/utils.c	/^parse_escape (struct gdbarch *gdbarch, const char **string_ptr)$/;"	f
parse_even_register	opcodes/frv-asm.c	/^parse_even_register (CGEN_CPU_DESC  cd,$/;"	f	file:
parse_exp_1	gdb/parse.c	/^parse_exp_1 (const char **stringptr, CORE_ADDR pc, const struct block *block,$/;"	f
parse_exp_in_context	gdb/parse.c	/^parse_exp_in_context (const char **stringptr, CORE_ADDR pc,$/;"	f	file:
parse_exp_in_context_1	gdb/parse.c	/^parse_exp_in_context_1 (const char **stringptr, CORE_ADDR pc,$/;"	f	file:
parse_expression	gdb/parse.c	/^parse_expression (const char *string)$/;"	f
parse_expression_for_completion	gdb/parse.c	/^parse_expression_for_completion (const char *string,$/;"	f
parse_expression_with_language	gdb/parse.c	/^parse_expression_with_language (const char *string, enum language lang)$/;"	f
parse_external	gdb/mdebugread.c	/^parse_external (EXTR *es, int bigend, struct section_offsets *section_offsets,$/;"	f	file:
parse_fe5	opcodes/nds32-asm.c	/^parse_fe5 (struct nds32_asm_desc *pdesc, struct nds32_asm_insn *pinsn,$/;"	f	file:
parse_find_args	gdb/findcmd.c	/^parse_find_args (const char *args, ULONGEST *max_countp,$/;"	f	file:
parse_float	gdb/parse.c	/^parse_float (const char *p, int len,$/;"	f
parse_fr	opcodes/ip2k-asm.c	/^parse_fr (CGEN_CPU_DESC cd,$/;"	f	file:
parse_frame_specification	gdb/stack.c	/^parse_frame_specification (const char *frame_exp, int *selected_frame_p)$/;"	f	file:
parse_frequency	sim/common/sim-profile.c	/^parse_frequency (SIM_DESC sd, const char *arg, unsigned long *freq)$/;"	f	file:
parse_function_record	sim/igen/ld-insn.c	/^parse_function_record (table *file,$/;"	f	file:
parse_functions_in_unit	bfd/dwarf1.c	/^parse_functions_in_unit (struct dwarf1_debug* stash, struct dwarf1_unit* aUnit)$/;"	f	file:
parse_gdbarch	gdb/parser-defs.h	35;"	d
parse_gnu_properties	bfd/elf-bfd.h	/^  enum elf_property_kind (*parse_gnu_properties) (bfd *, unsigned int,$/;"	m	struct:elf_backend_data	typeref:enum:elf_backend_data::parse_gnu_properties
parse_got16	opcodes/lm32-asm.c	/^parse_got16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_gotoff_hi16	opcodes/lm32-asm.c	/^parse_gotoff_hi16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_gotoff_lo16	opcodes/lm32-asm.c	/^parse_gotoff_lo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_gp16	opcodes/lm32-asm.c	/^parse_gp16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_handlers	include/opcode/cgen.h	/^  cgen_parse_fn * const *parse_handlers;$/;"	m	struct:cgen_cpu_desc
parse_hash	opcodes/m32r-asm.c	/^parse_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_hash	opcodes/xc16x-asm.c	/^parse_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_hi16	opcodes/iq2000-asm.c	/^parse_hi16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_hi16	opcodes/lm32-asm.c	/^parse_hi16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_hi16	opcodes/m32r-asm.c	/^parse_hi16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_hi_register_list_ld	opcodes/fr30-asm.c	/^parse_hi_register_list_ld (CGEN_CPU_DESC cd,$/;"	f	file:
parse_hi_register_list_st	opcodes/fr30-asm.c	/^parse_hi_register_list_st (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ihandle_property	sim/common/hw-tree.c	/^parse_ihandle_property (struct hw *current,$/;"	f	file:
parse_ihandle_property	sim/ppc/tree.c	/^parse_ihandle_property(device *current,$/;"	f
parse_im5_ip	opcodes/nds32-asm.c	/^parse_im5_ip (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_im5_mr	opcodes/nds32-asm.c	/^parse_im5_mr (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_im6_ip	opcodes/nds32-asm.c	/^parse_im6_ip (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_im6_iq	opcodes/nds32-asm.c	/^parse_im6_iq (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_im6_mr	opcodes/nds32-asm.c	/^parse_im6_mr (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_im6_ms	opcodes/nds32-asm.c	/^parse_im6_ms (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_imm	opcodes/iq2000-asm.c	/^parse_imm (CGEN_CPU_DESC cd,$/;"	f	file:
parse_imm	opcodes/lm32-asm.c	/^parse_imm (CGEN_CPU_DESC cd,$/;"	f	file:
parse_imm16	opcodes/epiphany-asm.c	/^parse_imm16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_imm16	opcodes/mt-asm.c	/^parse_imm16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_imm1_S	opcodes/m32c-asm.c	/^parse_imm1_S (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_imm3_S	opcodes/m32c-asm.c	/^parse_imm3_S (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_imm8	opcodes/epiphany-asm.c	/^parse_imm8 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_immediate16	opcodes/xstormy16-asm.c	/^parse_immediate16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_include_entry	sim/ppc/ld-insn.c	/^parse_include_entry (table *file,$/;"	f
parse_include_record	sim/igen/ld-insn.c	/^parse_include_record (table *file, table_entry *record)$/;"	f	file:
parse_insn	opcodes/nds32-asm.c	/^parse_insn (nds32_asm_desc_t *pdesc, nds32_asm_insn_t *pinsn,$/;"	f	file:
parse_insn_format	sim/ppc/ld-insn.c	/^parse_insn_format(table_entry *entry,$/;"	f	file:
parse_insn_mnemonic_record	sim/igen/ld-insn.c	/^parse_insn_mnemonic_record (table *file,$/;"	f	file:
parse_insn_model_record	sim/igen/ld-insn.c	/^parse_insn_model_record (table *file,$/;"	f	file:
parse_insn_normal	opcodes/epiphany-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/fr30-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/frv-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/ip2k-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/iq2000-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/lm32-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/m32c-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/m32r-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/mep-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/mt-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/or1k-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/xc16x-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_normal	opcodes/xstormy16-asm.c	/^parse_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
parse_insn_tilegx	opcodes/tilegx-opc.c	/^parse_insn_tilegx (tilegx_bundle_bits bits,$/;"	f
parse_insn_tilepro	opcodes/tilepro-opc.c	/^parse_insn_tilepro (tilepro_bundle_bits bits,$/;"	f
parse_insn_word	sim/igen/ld-insn.c	/^parse_insn_word (line_ref *line, char *string, int word_nr)$/;"	f	file:
parse_insn_words	sim/igen/ld-insn.c	/^parse_insn_words (insn_entry * insn, char *formats)$/;"	f	file:
parse_int_arg	gdb/gnu-nat.c	/^parse_int_arg (const char *args, char *cmd_prefix)$/;"	f	file:
parse_integer_property	sim/common/hw-tree.c	/^parse_integer_property (struct hw *current,$/;"	f	file:
parse_integer_property	sim/ppc/tree.c	/^parse_integer_property(device *current,$/;"	f
parse_ivc2_ccr	opcodes/mep-asm.c	/^parse_ivc2_ccr (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ivc2_cr	opcodes/mep-asm.c	/^parse_ivc2_cr (CGEN_CPU_DESC cd,$/;"	f	file:
parse_jtargq10	opcodes/iq2000-asm.c	/^parse_jtargq10 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_lab_5_3	opcodes/m32c-asm.c	/^parse_lab_5_3 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_language	gdb/parser-defs.h	36;"	d
parse_ld_annotation	opcodes/frv-asm.c	/^parse_ld_annotation (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ldd_annotation	opcodes/frv-asm.c	/^parse_ldd_annotation (CGEN_CPU_DESC cd,$/;"	f	file:
parse_line_table	bfd/dwarf1.c	/^parse_line_table (struct dwarf1_debug* stash, struct dwarf1_unit* aUnit)$/;"	f	file:
parse_lines	gdb/mdebugread.c	/^parse_lines (FDR *fh, PDR *pr, struct linetable *lt, int maxlines,$/;"	f	file:
parse_linespec	gdb/linespec.c	/^parse_linespec (linespec_parser *parser, const char *arg,$/;"	f	file:
parse_lit8	opcodes/ip2k-asm.c	/^parse_lit8 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_lo16	opcodes/iq2000-asm.c	/^parse_lo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_lo16	opcodes/lm32-asm.c	/^parse_lo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_lo16	opcodes/mep-asm.c	/^parse_lo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_loongarch_dis_option	opcodes/loongarch-dis.c	/^parse_loongarch_dis_option (const char *option ATTRIBUTE_UNUSED)$/;"	f	file:
parse_loongarch_dis_options	opcodes/loongarch-dis.c	/^parse_loongarch_dis_options (const char *opts_in)$/;"	f	file:
parse_loopsize	opcodes/mt-asm.c	/^parse_loopsize (CGEN_CPU_DESC cd,$/;"	f	file:
parse_low_register_list_ld	opcodes/fr30-asm.c	/^parse_low_register_list_ld (CGEN_CPU_DESC cd,$/;"	f	file:
parse_low_register_list_st	opcodes/fr30-asm.c	/^parse_low_register_list_st (CGEN_CPU_DESC cd,$/;"	f	file:
parse_macro_definition	gdb/dwarf2read.c	/^parse_macro_definition (struct macro_source_file *file, int line,$/;"	f	file:
parse_macro_record	sim/igen/ld-insn.c	/^parse_macro_record (table *file, table_entry *record)$/;"	f	file:
parse_mem8	opcodes/xstormy16-asm.c	/^parse_mem8 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_memory_map	gdb/memory-map.c	/^parse_memory_map (const char *memory_map)$/;"	f
parse_mep_align	opcodes/mep-asm.c	/^parse_mep_align (CGEN_CPU_DESC cd, const char ** strp,$/;"	f
parse_mep_alignu	opcodes/mep-asm.c	/^parse_mep_alignu (CGEN_CPU_DESC cd, const char ** strp,$/;"	f
parse_method	gdb/objc-lang.c	/^parse_method (char *method, char *type, char **theclass,$/;"	f	file:
parse_mimm	opcodes/iq2000-asm.c	/^parse_mimm (CGEN_CPU_DESC cd,$/;"	f	file:
parse_mips_ase_option	opcodes/mips-dis.c	/^parse_mips_ase_option (const char *option)$/;"	f	file:
parse_mips_dis_option	opcodes/mips-dis.c	/^parse_mips_dis_option (const char *option, unsigned int len)$/;"	f	file:
parse_mips_dis_options	opcodes/mips-dis.c	/^parse_mips_dis_options (const char *options)$/;"	f	file:
parse_mlo16	opcodes/iq2000-asm.c	/^parse_mlo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_model_data_record	sim/igen/ld-insn.c	/^parse_model_data_record (insn_table *isa,$/;"	f	file:
parse_module	bfd/vms-alpha.c	/^parse_module (bfd *abfd, struct module *module, unsigned char *ptr,$/;"	f	file:
parse_old_style_renaming	gdb/ada-lang.c	/^parse_old_style_renaming (struct type *type,$/;"	f	file:
parse_one_string	gdb/c-lang.c	/^parse_one_string (struct obstack *output, char *data, int len,$/;"	f	file:
parse_operand	include/opcode/cgen.h	/^  const char * (*parse_operand)$/;"	m	struct:cgen_cpu_desc
parse_operand	opcodes/nds32-asm.c	/^parse_operand (nds32_asm_desc_t *pdesc, nds32_asm_insn_t *pinsn,$/;"	f	file:
parse_operand	opcodes/nds32-asm.h	/^  int (*parse_operand) (struct nds32_asm_desc *,$/;"	m	struct:nds32_asm_desc
parse_operand_fn	include/opcode/cgen.h	/^  cgen_parse_operand_fn * parse_operand_fn;$/;"	m	struct:cgen_cpu_desc
parse_option	opcodes/arc-dis.c	/^parse_option (const char *option)$/;"	f	file:
parse_option_record	sim/igen/ld-insn.c	/^parse_option_record (table *file, table_entry *record)$/;"	f	file:
parse_pag	opcodes/xc16x-asm.c	/^parse_pag (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_partial_symbols	gdb/mdebugread.c	/^parse_partial_symbols (minimal_symbol_reader &reader,$/;"	f	file:
parse_pi5	opcodes/nds32-asm.c	/^parse_pi5 (struct nds32_asm_desc *pdesc, struct nds32_asm_insn *pinsn,$/;"	f	file:
parse_pid_to_attach	gdb/utils.c	/^parse_pid_to_attach (const char *args)$/;"	f
parse_pof	opcodes/xc16x-asm.c	/^parse_pof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_pop_regset	opcodes/m32c-asm.c	/^parse_pop_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_postindex	opcodes/epiphany-asm.c	/^parse_postindex (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_printer_regexps	gdb/python/lib/gdb/command/pretty_printers.py	/^def parse_printer_regexps(arg):$/;"	f
parse_probe_linespec	gdb/probe.c	/^parse_probe_linespec (const char *str, std::string *provider,$/;"	f	file:
parse_probes	gdb/probe.c	/^parse_probes (const struct event_location *location,$/;"	f
parse_probes_in_pspace	gdb/probe.c	/^parse_probes_in_pspace (const static_probe_ops *spops,$/;"	f	file:
parse_proc_status_state	gdb/nat/linux-procfs.c	/^parse_proc_status_state (const char *state)$/;"	f	file:
parse_procedure	gdb/mdebugread.c	/^parse_procedure (PDR *pr, struct compunit_symtab *search_symtab,$/;"	f	file:
parse_push_regset	opcodes/m32c-asm.c	/^parse_push_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_r0l_r0h	opcodes/m32c-asm.c	/^parse_r0l_r0h (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_ranges_property	sim/common/hw-tree.c	/^parse_ranges_property (struct hw *current,$/;"	f	file:
parse_ranges_property	sim/ppc/tree.c	/^parse_ranges_property(device *current,$/;"	f
parse_rbbc	opcodes/mt-asm.c	/^parse_rbbc (CGEN_CPU_DESC cd,$/;"	f	file:
parse_rc	opcodes/mt-asm.c	/^parse_rc (CGEN_CPU_DESC cd,$/;"	f	file:
parse_re	opcodes/nds32-asm.c	/^parse_re (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_re2	opcodes/nds32-asm.c	/^parse_re2 (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_reg_property	sim/common/hw-tree.c	/^parse_reg_property (struct hw *current,$/;"	f	file:
parse_reg_property	sim/ppc/tree.c	/^parse_reg_property(device *current,$/;"	f
parse_register_list	opcodes/fr30-asm.c	/^parse_register_list (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_register_number	opcodes/fr30-asm.c	/^parse_register_number (const char **strp)$/;"	f	file:
parse_register_number	opcodes/frv-asm.c	/^parse_register_number (const char **strp)$/;"	f	file:
parse_regset	opcodes/m32c-asm.c	/^parse_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_resource_users	opcodes/ia64-gen.c	/^parse_resource_users (const char *ref, int **usersp, int *nusersp,$/;"	f	file:
parse_riscv_dis_option	opcodes/riscv-dis.c	/^parse_riscv_dis_option (const char *option)$/;"	f	file:
parse_riscv_dis_options	opcodes/riscv-dis.c	/^parse_riscv_dis_options (const char *opts_in)$/;"	f	file:
parse_rt21	opcodes/nds32-asm.c	/^parse_rt21 (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_rte69_end	opcodes/nds32-asm.c	/^parse_rte69_end (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_rte69_start	opcodes/nds32-asm.c	/^parse_rte69_start (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_rte_end	opcodes/nds32-asm.c	/^parse_rte_end (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_rte_start	opcodes/nds32-asm.c	/^parse_rte_start (struct nds32_asm_desc *pdesc ATTRIBUTE_UNUSED,$/;"	f	file:
parse_s12	opcodes/frv-asm.c	/^parse_s12 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_scrolling_args	gdb/tui/tui-win.c	/^parse_scrolling_args (const char *arg, $/;"	f	file:
parse_seg	opcodes/xc16x-asm.c	/^parse_seg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_selector	gdb/objc-lang.c	/^parse_selector (char *method, char **selector)$/;"	f	file:
parse_semantics	opcodes/ia64-gen.c	/^parse_semantics (char *sem)$/;"	f	file:
parse_shortregs	opcodes/epiphany-asm.c	/^parse_shortregs (CGEN_CPU_DESC cd,$/;"	f
parse_signed16	opcodes/m32c-asm.c	/^parse_signed16 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed16	opcodes/mep-asm.c	/^parse_signed16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_signed16_range	opcodes/mep-asm.c	/^parse_signed16_range (CGEN_CPU_DESC cd,$/;"	f	file:
parse_signed24	opcodes/m32c-asm.c	/^parse_signed24 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed32	opcodes/m32c-asm.c	/^parse_signed32 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed4	opcodes/m32c-asm.c	/^parse_signed4 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed4n	opcodes/m32c-asm.c	/^parse_signed4n (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed8	opcodes/m32c-asm.c	/^parse_signed8 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed_bitbase	opcodes/m32c-asm.c	/^parse_signed_bitbase (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed_bitbase11	opcodes/m32c-asm.c	/^parse_signed_bitbase11 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed_bitbase19	opcodes/m32c-asm.c	/^parse_signed_bitbase19 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_signed_bitbase8	opcodes/m32c-asm.c	/^parse_signed_bitbase8 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_simm16	opcodes/or1k-asm.c	/^parse_simm16 (CGEN_CPU_DESC cd, const char ** strp, int opindex, long * valuep)$/;"	f	file:
parse_simm_not_reg	opcodes/epiphany-asm.c	/^parse_simm_not_reg (CGEN_CPU_DESC cd,$/;"	f	file:
parse_size	opcodes/m32c-asm.c	/^parse_size (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, const char **strp,$/;"	f	file:
parse_size	sim/common/hw-tree.c	/^parse_size (struct hw *current,$/;"	f	file:
parse_size	sim/common/sim-memopt.c	/^parse_size (char *chp,$/;"	f	file:
parse_size	sim/frv/options.c	/^parse_size (char *chp, address_word *nr_bytes)$/;"	f	file:
parse_size	sim/ppc/tree.c	/^parse_size(device *current,$/;"	f
parse_slo16	opcodes/m32r-asm.c	/^parse_slo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_small_immediate	opcodes/xstormy16-asm.c	/^parse_small_immediate (CGEN_CPU_DESC cd,$/;"	f	file:
parse_sof	opcodes/xc16x-asm.c	/^parse_sof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
parse_spr	opcodes/frv-asm.c	/^parse_spr (CGEN_CPU_DESC cd,$/;"	f	file:
parse_spreg	opcodes/mep-asm.c	/^parse_spreg (CGEN_CPU_DESC cd, const char ** strp,$/;"	f
parse_spufs_run	gdb/gdbserver/linux-ppc-low.c	/^parse_spufs_run (struct regcache *regcache, int *fd, CORE_ADDR *addr)$/;"	f	file:
parse_spufs_run	gdb/gdbserver/spu-low.c	/^parse_spufs_run (int *fd, CORE_ADDR *addr)$/;"	f	file:
parse_spufs_run	gdb/spu-linux-nat.c	/^parse_spufs_run (int *fd, ULONGEST *addr)$/;"	f	file:
parse_spufs_run	gdb/spu-multiarch.c	/^parse_spufs_run (ptid_t ptid, int *fd, CORE_ADDR *addr)$/;"	f	file:
parse_stack	gdb/mdebugread.c	/^static struct parse_stack$/;"	s	file:
parse_static_tracepoint_marker_definition	gdb/tracepoint.c	/^parse_static_tracepoint_marker_definition (const char *line, const char **pp,$/;"	f
parse_string_property	sim/common/hw-tree.c	/^parse_string_property (struct hw *current,$/;"	f	file:
parse_string_property	sim/ppc/tree.c	/^parse_string_property(device *current,$/;"	f
parse_suffix	opcodes/m32c-asm.c	/^parse_suffix (const char **strp, char suffix)$/;"	f	file:
parse_sum_line	gdb/testsuite/analyze-racy-logs.py	/^def parse_sum_line (line, dic):$/;"	f
parse_symbol	gdb/mdebugread.c	/^parse_symbol (SYMR *sh, union aux_ext *ax, char *ext_sh, int bigend,$/;"	f	file:
parse_symbolic_address	opcodes/frv-asm.c	/^parse_symbolic_address (CGEN_CPU_DESC cd,$/;"	f	file:
parse_thread_id	gdb/tid-parse.c	/^parse_thread_id (const char *tidstr, const char **end)$/;"	f
parse_threadlist_response	gdb/remote.c	/^remote_target::parse_threadlist_response (char *pkt, int result_limit,$/;"	f	class:remote_target
parse_to_comma_and_eval	gdb/eval.c	/^parse_to_comma_and_eval (const char **expp)$/;"	f
parse_to_delimiter	opcodes/nds32-asm.c	/^parse_to_delimiter (char *str, char odstr[MAX_KEYWORD_LEN])$/;"	f	file:
parse_tpreg	opcodes/mep-asm.c	/^parse_tpreg (CGEN_CPU_DESC cd, const char ** strp,$/;"	f
parse_trace_status	gdb/tracepoint.c	/^parse_trace_status (const char *line, struct trace_status *ts)$/;"	f
parse_traceframe_info	gdb/tracepoint.c	/^parse_traceframe_info (const char *tframe_info)$/;"	f
parse_tracepoint_definition	gdb/tracepoint.c	/^parse_tracepoint_definition (const char *line, struct uploaded_tp **utpp)$/;"	f
parse_tracepoint_status	gdb/tracepoint.c	/^parse_tracepoint_status (const char *p, struct breakpoint *bp,$/;"	f
parse_tsv_definition	gdb/tracepoint.c	/^parse_tsv_definition (const char *line, struct uploaded_tsv **utsvp)$/;"	f
parse_type	gdb/mdebugread.c	/^parse_type (int fd, union aux_ext *ax, unsigned int aux_index, int *bs,$/;"	f	file:
parse_type	opcodes/mt-asm.c	/^parse_type (CGEN_CPU_DESC cd,$/;"	f	file:
parse_u12	opcodes/frv-asm.c	/^parse_u12 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_uhi16	opcodes/frv-asm.c	/^parse_uhi16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_uimm16	opcodes/or1k-asm.c	/^parse_uimm16 (CGEN_CPU_DESC cd, const char ** strp, int opindex, unsigned long * valuep)$/;"	f	file:
parse_uimm_not_reg	opcodes/epiphany-asm.c	/^parse_uimm_not_reg (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ulo16	opcodes/frv-asm.c	/^parse_ulo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ulo16	opcodes/m32r-asm.c	/^parse_ulo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_ulong_value	sim/common/sim-memopt.c	/^parse_ulong_value (char *chp,$/;"	f	file:
parse_unsigned16	opcodes/m32c-asm.c	/^parse_unsigned16 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned16	opcodes/mep-asm.c	/^parse_unsigned16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_unsigned16_range	opcodes/mep-asm.c	/^parse_unsigned16_range (CGEN_CPU_DESC cd,$/;"	f	file:
parse_unsigned20	opcodes/m32c-asm.c	/^parse_unsigned20 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned24	opcodes/m32c-asm.c	/^parse_unsigned24 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned6	opcodes/m32c-asm.c	/^parse_unsigned6 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned7	opcodes/mep-asm.c	/^parse_unsigned7 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned8	opcodes/m32c-asm.c	/^parse_unsigned8 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase	opcodes/m32c-asm.c	/^parse_unsigned_bitbase (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase11	opcodes/m32c-asm.c	/^parse_unsigned_bitbase11 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase16	opcodes/m32c-asm.c	/^parse_unsigned_bitbase16 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase19	opcodes/m32c-asm.c	/^parse_unsigned_bitbase19 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase27	opcodes/m32c-asm.c	/^parse_unsigned_bitbase27 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unsigned_bitbase8	opcodes/m32c-asm.c	/^parse_unsigned_bitbase8 (CGEN_CPU_DESC cd, const char **strp,$/;"	f	file:
parse_unwinder_command_args	gdb/python/lib/gdb/command/unwinders.py	/^def parse_unwinder_command_args(arg):$/;"	f
parse_uslo16	opcodes/frv-asm.c	/^parse_uslo16 (CGEN_CPU_DESC cd,$/;"	f	file:
parse_wasm32_disassembler_options	opcodes/wasm32-dis.c	/^parse_wasm32_disassembler_options (struct disassemble_info *info,$/;"	f	file:
parse_xm_command_args	gdb/python/lib/gdb/command/xmethods.py	/^def parse_xm_command_args(arg):$/;"	f
parse_xml_btrace	gdb/btrace.c	/^parse_xml_btrace (struct btrace_data *btrace, const char *buffer)$/;"	f
parse_xml_btrace_block	gdb/btrace.c	/^parse_xml_btrace_block (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_btrace_conf	gdb/btrace.c	/^parse_xml_btrace_conf (struct btrace_config *conf, const char *xml)$/;"	f
parse_xml_btrace_conf_bts	gdb/btrace.c	/^parse_xml_btrace_conf_bts (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_btrace_conf_pt	gdb/btrace.c	/^parse_xml_btrace_conf_pt (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_btrace_pt	gdb/btrace.c	/^parse_xml_btrace_pt (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_btrace_pt_config_cpu	gdb/btrace.c	/^parse_xml_btrace_pt_config_cpu (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_btrace_pt_raw	gdb/btrace.c	/^parse_xml_btrace_pt_raw (struct gdb_xml_parser *parser,$/;"	f	file:
parse_xml_raw	gdb/btrace.c	/^parse_xml_raw (struct gdb_xml_parser *parser, const char *body_text,$/;"	f	file:
parse_xmode	opcodes/mt-asm.c	/^parse_xmode (CGEN_CPU_DESC cd,$/;"	f	file:
parse_zero	opcodes/mep-asm.c	/^parse_zero (CGEN_CPU_DESC cd, const char **strp, int opindex, long *valuep)$/;"	f	file:
parseargusing filenamecatcodes includezzz	texinfo/texinfo.tex	/^\\def\\include{\\parseargusing\\filenamecatcodes\\includezzz}$/;"	i
parsed_size	bfd/libbfd-in.h	/^  bfd_size_type parsed_size;	\/* Octets of filesize not including ar_hdr.  *\/$/;"	m	struct:areltdata
parsed_size	bfd/libbfd.h	/^  bfd_size_type parsed_size;	\/* Octets of filesize not including ar_hdr.  *\/$/;"	m	struct:areltdata
parser_debug	gdb/parse.c	/^int parser_debug;$/;"	v
parser_directives	readline/bind.c	/^} parser_directives [] = {$/;"	v	typeref:struct:__anon2101	file:
parser_else	readline/bind.c	/^parser_else (args)$/;"	f	file:
parser_endif	readline/bind.c	/^parser_endif (args)$/;"	f	file:
parser_fprintf	gdb/parse.c	/^parser_fprintf (FILE *x, const char *y, ...)$/;"	f
parser_if	readline/bind.c	/^parser_if (args)$/;"	f	file:
parser_include	readline/bind.c	/^parser_include (args)$/;"	f	file:
parser_state	gdb/parse.c	/^parser_state::parser_state (size_t initial_size,$/;"	f	class:parser_state
parser_state	gdb/parser-defs.h	/^struct parser_state$/;"	s
part	include/opcode/metag.h	/^  unsigned int  part;$/;"	m	struct:__anon1252
partcompress	zlib/examples/fitblk.c	/^local int partcompress(FILE *in, z_streamp def)$/;"	f
partemplate	include/opcode/tic30.h	/^} partemplate;$/;"	t	typeref:struct:__anon1285
partial_die_eq	gdb/dwarf2read.c	/^partial_die_eq (const void *item_lhs, const void *item_rhs)$/;"	f	file:
partial_die_full_name	gdb/dwarf2read.c	/^partial_die_full_name (struct partial_die_info *pdi,$/;"	f	file:
partial_die_hash	gdb/dwarf2read.c	/^partial_die_hash (const void *item)$/;"	f	file:
partial_die_info	gdb/dwarf2read.c	/^    partial_die_info (sect_offset sect_off_, enum dwarf_tag tag_,$/;"	f	struct:allocate_on_obstack
partial_die_info	gdb/dwarf2read.c	/^partial_die_info::partial_die_info (sect_offset sect_off_,$/;"	f	class:partial_die_info
partial_die_parent_scope	gdb/dwarf2read.c	/^partial_die_parent_scope (struct partial_die_info *pdi,$/;"	f	file:
partial_dies	gdb/dwarf2read.c	/^  htab_t partial_dies = nullptr;$/;"	m	struct:dwarf2_cu	file:
partial_inplace	bfd/bfd-in2.h	/^  bfd_boolean partial_inplace;$/;"	m	struct:reloc_howto_struct
partial_map_expand_apply	gdb/psymtab.c	/^partial_map_expand_apply (struct objfile *objfile,$/;"	f	file:
partial_memory_read	gdb/valprint.c	/^partial_memory_read (CORE_ADDR memaddr, gdb_byte *myaddr,$/;"	f	file:
partial_symbol	gdb/psympriv.h	/^struct partial_symbol$/;"	s
partial_symtab	gdb/dwarf-index-write.c	/^typedef std::unordered_map<partial_symtab *, unsigned int> psym_index_map;$/;"	t	file:
partial_symtab	gdb/psympriv.h	/^struct partial_symtab$/;"	s
partition	bfd/ppcboot.c	/^  ppcboot_partition_t	partition[4];		\/* partition information *\/$/;"	m	struct:ppcboot_hdr	file:
partition	include/partition.h	/^} *partition;$/;"	t	typeref:struct:partition_def
partition_begin	bfd/ppcboot.c	/^  ppcboot_location_t	partition_begin;	\/* partition begin *\/$/;"	m	struct:ppcboot_partition	file:
partition_begin	sim/ppc/pk_disklabel.c	/^  ppcboot_location_t partition_begin;	\/* partition begin *\/$/;"	m	struct:ppcboot_partition	file:
partition_def	include/partition.h	/^typedef struct partition_def $/;"	s
partition_delete	libiberty/partition.c	/^partition_delete (partition part)$/;"	f
partition_elem	include/partition.h	/^struct partition_elem$/;"	s
partition_end	bfd/ppcboot.c	/^  ppcboot_location_t	partition_end;		\/* partition end *\/$/;"	m	struct:ppcboot_partition	file:
partition_end	sim/ppc/pk_disklabel.c	/^  ppcboot_location_t partition_end;	\/* partition end *\/$/;"	m	struct:ppcboot_partition	file:
partition_find	include/partition.h	75;"	d
partition_name	bfd/ppcboot.c	/^  char			partition_name[32];	\/* partition name *\/$/;"	m	struct:ppcboot_hdr	file:
partition_new	libiberty/partition.c	/^partition_new (int num_elements)$/;"	f
partition_print	libiberty/partition.c	/^partition_print (partition part, FILE *fp)$/;"	f
partition_union	libiberty/partition.c	/^partition_union (partition part, int elem1, int elem2)$/;"	f
parts	libiberty/copysign.c	/^  } parts;$/;"	m	union:__anon1205	typeref:struct:__anon1205::__anon1208	file:
parts	libiberty/copysign.c	/^  } parts;$/;"	m	union:__anon1209	typeref:struct:__anon1209::__anon1212	file:
parts	sim/common/cgen-fpu.h	/^typedef struct { SI parts[3]; } XF;$/;"	m	struct:__anon614
parts	sim/common/cgen-fpu.h	/^typedef struct { SI parts[4]; } TF;$/;"	m	struct:__anon615
pascal_emit_char	gdb/p-lang.c	/^pascal_emit_char (int c, struct type *type, struct ui_file *stream, int quoter)$/;"	f	file:
pascal_language_arch_info	gdb/p-lang.c	/^pascal_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
pascal_language_defn	gdb/p-lang.c	/^extern const struct language_defn pascal_language_defn =$/;"	v	typeref:struct:language_defn
pascal_main_name	gdb/p-lang.c	/^pascal_main_name (void)$/;"	f
pascal_object_is_vtbl_member	gdb/p-valprint.c	/^pascal_object_is_vtbl_member (struct type *type)$/;"	f
pascal_object_is_vtbl_ptr_type	gdb/p-valprint.c	/^pascal_object_is_vtbl_ptr_type (struct type *type)$/;"	f
pascal_object_print_static_field	gdb/p-valprint.c	/^pascal_object_print_static_field (struct value *val,$/;"	f	file:
pascal_object_print_value	gdb/p-valprint.c	/^pascal_object_print_value (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
pascal_object_print_value_fields	gdb/p-valprint.c	/^pascal_object_print_value_fields (struct type *type, const gdb_byte *valaddr,$/;"	f
pascal_one_char	gdb/p-lang.c	/^pascal_one_char (int c, struct ui_file *stream, int *in_quotes)$/;"	f	file:
pascal_op_print_tab	gdb/p-lang.c	/^const struct op_print pascal_op_print_tab[] =$/;"	v	typeref:struct:op_print
pascal_primitive_type_char	gdb/p-lang.c	/^  pascal_primitive_type_char,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_complex	gdb/p-lang.c	/^  pascal_primitive_type_complex,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_double	gdb/p-lang.c	/^  pascal_primitive_type_double,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_double_complex	gdb/p-lang.c	/^  pascal_primitive_type_double_complex,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_float	gdb/p-lang.c	/^  pascal_primitive_type_float,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_int	gdb/p-lang.c	/^  pascal_primitive_type_int,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_long	gdb/p-lang.c	/^  pascal_primitive_type_long,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_long_double	gdb/p-lang.c	/^  pascal_primitive_type_long_double,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_long_long	gdb/p-lang.c	/^  pascal_primitive_type_long_long,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_short	gdb/p-lang.c	/^  pascal_primitive_type_short,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_signed_char	gdb/p-lang.c	/^  pascal_primitive_type_signed_char,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_unsigned_char	gdb/p-lang.c	/^  pascal_primitive_type_unsigned_char,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_unsigned_int	gdb/p-lang.c	/^  pascal_primitive_type_unsigned_int,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_unsigned_long	gdb/p-lang.c	/^  pascal_primitive_type_unsigned_long,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_unsigned_long_long	gdb/p-lang.c	/^  pascal_primitive_type_unsigned_long_long,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_unsigned_short	gdb/p-lang.c	/^  pascal_primitive_type_unsigned_short,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_type_void	gdb/p-lang.c	/^  pascal_primitive_type_void,$/;"	e	enum:pascal_primitive_types	file:
pascal_primitive_types	gdb/p-lang.c	/^enum pascal_primitive_types {$/;"	g	file:
pascal_print_func_args	gdb/p-typeprint.c	/^pascal_print_func_args (struct type *type, struct ui_file *stream,$/;"	f	file:
pascal_print_type	gdb/p-typeprint.c	/^pascal_print_type (struct type *type, const char *varstring,$/;"	f
pascal_print_typedef	gdb/p-typeprint.c	/^pascal_print_typedef (struct type *type, struct symbol *new_symbol,$/;"	f
pascal_printchar	gdb/p-lang.c	/^pascal_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f
pascal_printstr	gdb/p-lang.c	/^pascal_printstr (struct ui_file *stream, struct type *type,$/;"	f
pascal_static_field_print	gdb/valprint.h	/^  int pascal_static_field_print;$/;"	m	struct:value_print_options
pascal_type_print_base	gdb/p-typeprint.c	/^pascal_type_print_base (struct type *type, struct ui_file *stream, int show,$/;"	f
pascal_type_print_derivation_info	gdb/p-typeprint.c	/^pascal_type_print_derivation_info (struct ui_file *stream, struct type *type)$/;"	f	file:
pascal_type_print_func_varspec_suffix	gdb/p-typeprint.c	/^pascal_type_print_func_varspec_suffix  (struct type *type, struct ui_file *stream,$/;"	f	file:
pascal_type_print_method_args	gdb/p-typeprint.c	/^pascal_type_print_method_args (const char *physname, const char *methodname,$/;"	f
pascal_type_print_varspec_prefix	gdb/p-typeprint.c	/^pascal_type_print_varspec_prefix (struct type *type, struct ui_file *stream,$/;"	f
pascal_type_print_varspec_suffix	gdb/p-typeprint.c	/^pascal_type_print_varspec_suffix (struct type *type, struct ui_file *stream,$/;"	f	file:
pascal_val_print	gdb/p-valprint.c	/^pascal_val_print (struct type *type,$/;"	f
pascal_value_print	gdb/p-valprint.c	/^pascal_value_print (struct value *val, struct ui_file *stream,$/;"	f
pascal_vtbl_ptr_name	gdb/p-valprint.c	/^const char pascal_vtbl_ptr_name[] =$/;"	v
pascm_get_param_arg_unsafe	gdb/guile/scm-param.c	/^pascm_get_param_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
pascm_get_param_smob_arg_unsafe	gdb/guile/scm-param.c	/^pascm_get_param_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
pascm_is_parameter	gdb/guile/scm-param.c	/^pascm_is_parameter (SCM scm)$/;"	f	file:
pascm_is_valid	gdb/guile/scm-param.c	/^pascm_is_valid (param_smob *p_smob)$/;"	f	file:
pascm_make_param_smob	gdb/guile/scm-param.c	/^pascm_make_param_smob (void)$/;"	f	file:
pascm_param_type_name	gdb/guile/scm-param.c	/^pascm_param_type_name (enum var_types param_type)$/;"	f	file:
pascm_param_value	gdb/guile/scm-param.c	/^pascm_param_value (enum var_types type, void *var,$/;"	f	file:
pascm_parameter_defined_p	gdb/guile/scm-param.c	/^pascm_parameter_defined_p (const char *name, struct cmd_list_element *list)$/;"	f	file:
pascm_print_param_smob	gdb/guile/scm-param.c	/^pascm_print_param_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
pascm_set_func	gdb/guile/scm-param.c	/^pascm_set_func (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
pascm_set_param_value_x	gdb/guile/scm-param.c	/^pascm_set_param_value_x (enum var_types type, union pascm_variable *var,$/;"	f	file:
pascm_show_func	gdb/guile/scm-param.c	/^pascm_show_func (struct ui_file *file, int from_tty,$/;"	f	file:
pascm_signal_setshow_error	gdb/guile/scm-param.c	/^pascm_signal_setshow_error (SCM exception, const char *msg)$/;"	f	file:
pascm_valid_parameter_type_p	gdb/guile/scm-param.c	/^pascm_valid_parameter_type_p (int param_type)$/;"	f	file:
pascm_variable	gdb/guile/scm-param.c	/^union pascm_variable$/;"	u	file:
pass	gdb/testsuite/gdb.arch/insn-reloc.c	/^pass (void)$/;"	f	file:
pass	gdb/testsuite/gdb.base/siginfo-addr.c	/^pass (void)$/;"	f
pass	gdb/testsuite/gdb.base/siginfo-infcall.c	/^pass (void)$/;"	f	file:
pass	gdb/tracepoint.h	/^  int pass = 0;$/;"	m	struct:uploaded_tp
pass	sim/testsuite/frv-elf/cache.s	/^pass:$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_b.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_h.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_neg.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_xb.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_conv_xh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_divq.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_divs.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_shadd_1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_alu2op_shadd_2.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_bp1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_bp2.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_bp3.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_bp4.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brf_bp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brf_nbp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brt_bp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_brcc_brt_nbp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_calla_ljump.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_calla_subr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc2dreg.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc2stat_cc_an.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc2stat_cc_az.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_abs.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_absabs.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_awx.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_max.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_min.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_minmin.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rm.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rmm.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rmp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rpm.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rpp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_search.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32alu_sgn.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_align16.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_align24.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_align8.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_amix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_bxor.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_fextx.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lf.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lhh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_lmix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_ones.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_pack.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_vmax.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_af.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_arith_shft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_bitclr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_bitset.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_bittgl.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_bittst.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_logi2op_nbittst.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_progctrl_nop.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_dr_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_dr_imlb.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_imlb_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_pr_dr.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_regmv_pr_imlb.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/c_ujump.s	/^pass$/;"	l
pass	sim/testsuite/sim/bfin/cmpacc.s	/^pass$/;"	l
pass1	sim/testsuite/sim/h8300/movsd.s	/^pass1:	test_cc_clear$/;"	l
pass2	sim/testsuite/sim/h8300/movsd.s	/^pass2:	test_cc_clear$/;"	l
pass_1	sim/testsuite/sim/bfin/brcc.s	/^pass_1:$/;"	l
pass_2	sim/testsuite/sim/bfin/brcc.s	/^pass_2:$/;"	l
pass_by_reference	gdb/cp-abi.h	/^  int (*pass_by_reference) (struct type *type);$/;"	m	struct:cp_abi_ops
pass_count	gdb/breakpoint.h	/^  int pass_count;$/;"	m	struct:tracepoint
pass_count	gdb/gdbserver/tracepoint.c	/^  uint64_t pass_count;$/;"	m	struct:tracepoint	file:
pass_ctrlc	gdb/go32-nat.c	/^go32_nat_target::pass_ctrlc ()$/;"	f	class:go32_nat_target
pass_ctrlc	gdb/inf-child.c	/^inf_child_target::pass_ctrlc ()$/;"	f	class:inf_child_target
pass_ctrlc	gdb/remote.c	/^remote_target::pass_ctrlc ()$/;"	f	class:remote_target
pass_ctrlc	gdb/target-delegates.c	/^debug_target::pass_ctrlc ()$/;"	f	class:debug_target
pass_ctrlc	gdb/target-delegates.c	/^dummy_target::pass_ctrlc ()$/;"	f	class:dummy_target
pass_ctrlc	gdb/target-delegates.c	/^target_ops::pass_ctrlc ()$/;"	f	class:target_ops
pass_in_v	gdb/aarch64-tdep.c	/^pass_in_v (struct gdbarch *gdbarch,$/;"	f	file:
pass_in_v_or_stack	gdb/aarch64-tdep.c	/^pass_in_v_or_stack (struct gdbarch *gdbarch,$/;"	f	file:
pass_in_x	gdb/aarch64-tdep.c	/^pass_in_x (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
pass_in_x_or_stack	gdb/aarch64-tdep.c	/^pass_in_x_or_stack (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
pass_lvl	sim/testsuite/sim/bfin/cec-syscfg-ssstep.S	/^pass_lvl:$/;"	l
pass_mask	gdb/linux-nat.c	/^static sigset_t pass_mask;$/;"	v	file:
pass_on_stack	gdb/aarch64-tdep.c	/^pass_on_stack (struct aarch64_call_info *info, struct type *type,$/;"	f	file:
pass_over	bfd/tekhex.c	/^pass_over (bfd *abfd, bfd_boolean (*func) (bfd *, int, char *, char *))$/;"	f	file:
pass_signal	gdb/inflow.c	/^pass_signal (int signo)$/;"	f	file:
pass_signals	gdb/gdbserver/server.h	/^  int pass_signals[GDB_SIGNAL_LAST];$/;"	m	struct:client_state
pass_signals	gdb/linux-nat.c	/^linux_nat_target::pass_signals (int numsigs, unsigned char *pass_signals)$/;"	f	class:linux_nat_target
pass_signals	gdb/nto-procfs.c	/^nto_procfs_target::pass_signals (int numsigs, unsigned char *pass_signals)$/;"	f	class:nto_procfs_target
pass_signals	gdb/procfs.c	/^procfs_target::pass_signals (int numsigs, unsigned char *pass_signals)$/;"	f	class:procfs_target
pass_signals	gdb/remote.c	/^remote_target::pass_signals (int numsigs, unsigned char *pass_signals)$/;"	f	class:remote_target
pass_signals	gdb/target-delegates.c	/^debug_target::pass_signals (int arg0, unsigned char * arg1)$/;"	f	class:debug_target
pass_signals	gdb/target-delegates.c	/^dummy_target::pass_signals (int arg0, unsigned char * arg1)$/;"	f	class:dummy_target
pass_signals	gdb/target-delegates.c	/^target_ops::pass_signals (int arg0, unsigned char * arg1)$/;"	f	class:target_ops
pass_to_function	gdb/testsuite/gdb.arch/avr-flash-qualifier.c	/^pass_to_function (const __flash char *p)$/;"	f	file:
passmsg	sim/testsuite/frv-elf/cache.s	/^passmsg:$/;"	l
passthrough_callbacks	sim/ppc/device_table.c	/^static const device_callbacks passthrough_callbacks = {$/;"	v	file:
passthrough_device_address_attach	sim/ppc/device_table.c	/^passthrough_device_address_attach(device *me,$/;"	f
passthrough_device_address_detach	sim/ppc/device_table.c	/^passthrough_device_address_detach(device *me,$/;"	f
passthrough_device_dma_read_buffer	sim/ppc/device_table.c	/^passthrough_device_dma_read_buffer(device *me,$/;"	f
passthrough_device_dma_write_buffer	sim/ppc/device_table.c	/^passthrough_device_dma_write_buffer(device *me,$/;"	f
passthrough_hw_attach_address	sim/common/hw-base.c	/^passthrough_hw_attach_address (struct hw *me,$/;"	f	file:
passthrough_hw_detach_address	sim/common/hw-base.c	/^passthrough_hw_detach_address (struct hw *me,$/;"	f	file:
passthrough_hw_dma_read_buffer	sim/common/hw-base.c	/^passthrough_hw_dma_read_buffer (struct hw *me,$/;"	f	file:
passthrough_hw_dma_write_buffer	sim/common/hw-base.c	/^passthrough_hw_dma_write_buffer (struct hw *me,$/;"	f	file:
past	zlib/gzguts.h	/^    int past;               \/* true if read requested past end *\/$/;"	m	struct:__anon985
past_first_p	sim/frv/profile.h	/^  int  past_first_p; \/* Not the first insns in the VLIW *\/$/;"	m	struct:__anon247
pasted_function	bfd/elf32-spu.c	/^pasted_function (asection *sec)$/;"	f	file:
patch_block_stabs	gdb/stabsread.c	/^patch_block_stabs (struct pending *symbols, struct pending_stabs *stabs,$/;"	f	file:
patch_opaque_types	gdb/coffread.c	/^patch_opaque_types (struct symtab *s)$/;"	f	file:
patch_subfile_names	gdb/buildsym.c	/^patch_subfile_names (struct subfile *subfile, const char *name)$/;"	f
patch_type	gdb/coffread.c	/^patch_type (struct type *type, struct type *real_type)$/;"	f	file:
patchoff	include/vms/eihd.h	/^  unsigned char patchoff[4];$/;"	m	struct:vms_eihd
path	bfd/xcofflink.c	/^  const char *path;$/;"	m	struct:xcoff_import_file	file:
path	gdb/testsuite/gdb.arch/s390-multiarch.c	/^  const char *path;$/;"	m	struct:elfbuf	file:
path	sim/common/hw-tree.c	/^  char *path;$/;"	m	struct:_name_specifier	file:
path	sim/igen/ld-decode.h	/^  decode_path *path;$/;"	m	struct:_decode_path_list
path	sim/ppc/device.c	/^  char *path;$/;"	m	struct:_device_instance	file:
path	sim/ppc/device.c	/^  const char *path;$/;"	m	struct:_device	file:
path	sim/ppc/tree.c	/^  char *path;$/;"	m	struct:_name_specifier	file:
path	zlib/examples/gzlog.c	/^    char *path;     \/* allocated path, e.g. "\/var\/log\/foo" or "foo" *\/$/;"	m	struct:log	file:
path	zlib/gzguts.h	/^    char *path;             \/* path or fd for error messages *\/$/;"	m	struct:__anon985
path_command	gdb/infcmd.c	/^path_command (const char *dirname, int from_tty)$/;"	f	file:
path_expr	gdb/rust-exp.y	/^path_expr:$/;"	l
path_expr	gdb/varobj.h	/^  std::string path_expr;$/;"	m	struct:varobj
path_expr_of_child	gdb/varobj.h	/^  std::string (*path_expr_of_child) (const struct varobj *child);$/;"	m	class:lang_varobj_ops::std
path_expression	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^int path_expression ()$/;"	f
path_file_offset	include/mach-o/external.h	/^  unsigned char path_file_offset[4];$/;"	m	struct:mach_o_dyld_cache_image_info_external
path_for_expr	gdb/rust-exp.y	/^path_for_expr:$/;"	l
path_for_type	gdb/rust-exp.y	/^path_for_type:$/;"	l
path_info	gdb/infcmd.c	/^path_info (const char *args, int from_tty)$/;"	f	file:
path_isdir	readline/complete.c	/^path_isdir (filename)$/;"	f	file:
path_of_hw	sim/common/hw-device.h	/^  const char *path_of_hw;$/;"	m	struct:hw
path_of_instance	sim/common/hw-instances.h	/^  char *path_of_instance;$/;"	m	struct:hw_instance
path_separator	include/bfdlink.h	/^  char path_separator;$/;"	m	struct:bfd_link_info
path_to_halt	sim/ppc/psim.c	/^  void *path_to_halt;$/;"	m	struct:_psim	file:
path_to_restart	sim/ppc/psim.c	/^  void *path_to_restart;$/;"	m	struct:_psim	file:
path_var_name	gdb/infcmd.c	/^static const char path_var_name[] = "PATH";$/;"	v	file:
path_var_name	gdb/mi/mi-cmd-env.c	/^static const char path_var_name[] = "PATH";$/;"	v	file:
pathname	gdb/procfs.c	/^  char pathname[MAX_PROC_NAME_SIZE];	\/* Pathname to \/proc entry *\/$/;"	m	struct:procinfo	file:
pathname	gdb/tracefile-tfile.c	/^  char *pathname;$/;"	m	struct:tfile_trace_file_writer	file:
pathname_alphabetic_chars	readline/util.c	/^static const char * const pathname_alphabetic_chars = "\/-_=~.#$";$/;"	v	file:
paths	sim/igen/ld-decode.h	/^  decode_path_list *paths;$/;"	m	struct:_decode_table
pattern	bfd/vms-lib.c	/^  unsigned char pattern[4];$/;"	m	struct:vms_lib_iovec	file:
pattern	gdb/break-catch-throw.c	/^  std::unique_ptr<compiled_regex> pattern;$/;"	m	struct:breakpoint	file:
pattern	include/bfdlink.h	/^  const char *pattern;$/;"	m	struct:bfd_elf_version_expr
pattern	opcodes/ns32k-dis.c	/^  char *pattern;		\/* The option itself.  *\/$/;"	m	struct:ns32k_option	file:
pattern	sim/m68hc11/gencode.c	/^  const char *pattern;$/;"	m	struct:m6811_opcode_pattern	file:
pattern_offset_t	libiberty/regex.c	/^typedef long pattern_offset_t;$/;"	t	file:
patterns	opcodes/opc2c.c	/^  unsigned char * patterns;$/;"	m	struct:__anon20	file:
patterns	sim/m32c/opc2c.c	/^  unsigned char *patterns;$/;"	m	struct:__anon530	file:
pause_all	gdb/gdbserver/target.h	/^  void (*pause_all) (int freeze);$/;"	m	struct:target_ops
pause_all	gdb/gdbserver/target.h	570;"	d
pause_sc	gdb/gnu-nat.c	/^    int pause_sc;$/;"	m	struct:inf	file:
pause_sc	gdb/gnu-nat.h	/^    int pause_sc;		\/* Default sc when gdb has control.  *\/$/;"	m	struct:proc
pbackfail	readline/examples/readlinebuf.h	/^	virtual int_type pbackfail( int_type c = eof ) {$/;"	f	class:readlinebuf
pbar	gdb/testsuite/gdb.base/func-ptr.c	/^foo *pbar = bar;$/;"	v
pbb_begin	sim/common/cgen-scache.h	/^  SCACHE *pbb_begin;$/;"	m	struct:cpu_scache
pbb_br_npc	sim/common/cgen-scache.h	/^  IADDR pbb_br_npc;$/;"	m	struct:cpu_scache
pbb_br_type	sim/common/cgen-scache.h	/^  SEM_BRANCH_TYPE pbb_br_type;$/;"	m	struct:cpu_scache
pc	bfd/doc/chew.c	/^stinst_type *pc;$/;"	v
pc	gdb/amd64-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:amd64_frame_cache	file:
pc	gdb/amd64-windows-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:amd64_windows_frame_cache	file:
pc	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t pc;$/;"	m	struct:__anon1846
pc	gdb/bfin-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:bfin_frame_cache	file:
pc	gdb/btrace.h	/^  CORE_ADDR pc;$/;"	m	struct:btrace_insn
pc	gdb/dwarf2-frame.h	/^  CORE_ADDR pc;$/;"	m	struct:dwarf2_frame_state
pc	gdb/ft32-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:ft32_frame_cache	file:
pc	gdb/gdbserver/ax.c	/^  int pc;$/;"	m	struct:bytecode_address	file:
pc	gdb/gdbserver/mem-break.c	/^  CORE_ADDR pc;$/;"	m	struct:fast_tracepoint_jump	file:
pc	gdb/gdbserver/mem-break.c	/^  CORE_ADDR pc;$/;"	m	struct:raw_breakpoint	file:
pc	gdb/gdbtypes.h	/^    CORE_ADDR pc;$/;"	m	struct:call_site
pc	gdb/h8300-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:h8300_frame_cache	file:
pc	gdb/i386-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:i386_frame_cache	file:
pc	gdb/ia64-tdep.c	/^  CORE_ADDR pc;		\/* function start pc for frame *\/$/;"	m	struct:ia64_frame_cache	file:
pc	gdb/iq2000-tdep.c	/^  CORE_ADDR  pc;$/;"	m	struct:iq2000_frame_cache	file:
pc	gdb/linux-fork.c	/^  CORE_ADDR pc;$/;"	m	struct:fork_info	file:
pc	gdb/lm32-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:lm32_frame_cache	file:
pc	gdb/loongarch-tdep.h	/^    int pc;$/;"	m	struct:gdbarch_tdep::__anon2058
pc	gdb/m32c-tdep.c	/^  pv_t pc;$/;"	m	struct:m32c_pv_state	file:
pc	gdb/m32c-tdep.c	/^  struct m32c_reg *pc, *flg;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
pc	gdb/m32r-linux-tdep.c	/^  CORE_ADDR base, pc;$/;"	m	struct:m32r_frame_cache	file:
pc	gdb/m68hc11-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:m68hc11_unwind_cache	file:
pc	gdb/m68k-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:m68k_frame_cache	file:
pc	gdb/microblaze-tdep.h	/^  CORE_ADDR pc;$/;"	m	struct:microblaze_frame_cache
pc	gdb/mips-tdep.h	/^  int pc;$/;"	m	struct:mips_regnum
pc	gdb/moxie-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:moxie_frame_cache	file:
pc	gdb/msp430-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:msp430_get_opcode_byte_handle	file:
pc	gdb/nds32-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:nds32_frame_cache	file:
pc	gdb/nios2-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:nios2_unwind_cache	file:
pc	gdb/python/py-linetable.c	/^  CORE_ADDR pc;$/;"	m	struct:__anon2080	file:
pc	gdb/reverse.c	/^  CORE_ADDR pc;$/;"	m	struct:bookmark	file:
pc	gdb/rl78-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:rl78_get_opcode_byte_handle	file:
pc	gdb/rs6000-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:rs6000_frame_cache	file:
pc	gdb/rx-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:rx_get_opcode_byte_handle	file:
pc	gdb/sh-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:sh_frame_cache	file:
pc	gdb/sparc-tdep.h	/^  CORE_ADDR pc;$/;"	m	struct:sparc_frame_cache
pc	gdb/stubs/m68k-stub.c	/^    int       pc;$/;"	m	struct:FrameStruct	file:
pc	gdb/symtab.h	/^  CORE_ADDR pc = 0;$/;"	m	struct:symtab_and_line
pc	gdb/symtab.h	/^  CORE_ADDR pc;$/;"	m	struct:linetable_entry
pc	gdb/testsuite/gdb.python/py-unwind.py	/^    def pc(self):$/;"	m	class:FrameId
pc	gdb/tic6x-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:tic6x_unwind_cache	file:
pc	gdb/tracepoint.c	/^  CORE_ADDR pc;$/;"	m	struct:add_local_symbols_data	file:
pc	gdb/v850-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:v850_frame_cache	file:
pc	gdb/xstormy16-tdep.c	/^  CORE_ADDR pc;$/;"	m	struct:xstormy16_frame_cache	file:
pc	gdb/xtensa-tdep.c	/^  CORE_ADDR pc;		\/* PC of this frame at the function entry point.  *\/$/;"	m	struct:xtensa_frame_cache	file:
pc	opcodes/msp430-decode.c	/^  int pc;$/;"	m	struct:__anon36	file:
pc	opcodes/rl78-dis.c	/^  bfd_vma pc;$/;"	m	struct:__anon29	file:
pc	opcodes/rx-dis.c	/^  bfd_vma pc;$/;"	m	struct:__anon16	file:
pc	sim/aarch64/sim-main.h	/^  uint64_t     pc;$/;"	m	struct:_sim_cpu
pc	sim/arm/armdefs.h	/^  ARMword instr, pc, temp;	\/* saved register state *\/$/;"	m	struct:ARMul_State
pc	sim/avr/sim-main.h	/^  uint32_t pc;$/;"	m	struct:_sim_cpu
pc	sim/bfin/bfin-sim.h	/^  bu32 pc, emudat[2];$/;"	m	struct:bfin_cpu_state
pc	sim/common/cgen-scache.h	/^  IADDR pc;$/;"	m	struct:__anon609
pc	sim/common/sim-watch.h	/^  void *pc;$/;"	m	struct:_sim_watchpoints
pc	sim/cris/cpuv10.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/cris/cpuv32.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/erc32/sis.h	/^    uint32          pc, npc;$/;"	m	struct:pstate
pc	sim/frv/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/ft32/ft32-sim.h	/^  uint32_t pc;$/;"	m	struct:ft32_cpu_state
pc	sim/h8300/sim-main.h	/^  unsigned int pc;$/;"	m	struct:_sim_cpu
pc	sim/iq2000/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/lm32/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/m32c/cpu.h	/^  sp, usp, isp, pc, flags,$/;"	e	enum:__anon535
pc	sim/m32r/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon291
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon292
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon293
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon294
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon295
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon296
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon297
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon298
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon299
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon300
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon305
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon306
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon307
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon328
pc	sim/m32r/cpu2.h	/^      USI pc;$/;"	m	struct:parexec::__anon281::__anon341
pc	sim/m32r/cpu2.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon421
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon422
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon423
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon424
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon425
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon426
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon427
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon428
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon429
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon430
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon435
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon436
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon437
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon458
pc	sim/m32r/cpux.h	/^      USI pc;$/;"	m	struct:parexec::__anon411::__anon471
pc	sim/m32r/cpux.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/m68hc11/sim-main.h	/^    unsigned short      pc;$/;"	m	struct:m6811_regs
pc	sim/mcore/sim-main.h	/^  word pc;$/;"	m	struct:mcore_regset
pc	sim/mips/sim-main.h	/^  sim_event *pc;$/;"	m	struct:swatch
pc	sim/or1k/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/rl78/cpu.h	/^SI pc;$/;"	v
pc	sim/rx/cpu.h	99;"	d
pc	sim/sh/sim-main.h	/^    int pc;$/;"	m	struct:__anon488::__anon489
pc	sim/sh64/cpu.h	/^  IADDR pc;$/;"	m	struct:trace_record
pc	sim/v850/sim-main.h	/^  reg_t pc;$/;"	m	struct:_v850_regs
pc_adjust	gdb/aarch64-tdep.c	/^  int32_t pc_adjust = 0;$/;"	m	struct:displaced_step_closure	file:
pc_at_non_inline_function	gdb/breakpoint.c	/^pc_at_non_inline_function (const address_space *aspace, CORE_ADDR pc,$/;"	f
pc_bounds_kind	gdb/dwarf2read.c	/^enum pc_bounds_kind$/;"	g	file:
pc_changed	sim/cr16/cr16_sim.h	/^  int	pc_changed;$/;"	m	struct:_state
pc_changed	sim/d10v/d10v_sim.h	/^  int	pc_changed;$/;"	m	struct:_state
pc_compatibility	bfd/ppcboot.c	/^  bfd_byte		pc_compatibility[446];	\/* x86 instruction field *\/$/;"	m	struct:ppcboot_hdr	file:
pc_count	bfd/elf-bfd.h	/^  bfd_size_type pc_count;$/;"	m	struct:elf_dyn_relocs
pc_delta	include/hp-symtab.h	/^    unsigned int     pc_delta : 4;      \/* 4 bit pc delta *\/$/;"	m	struct:__anon1413::__anon1414
pc_dynrelocs	bfd/elf32-hppa.c	163;"	d	file:
pc_dynrelocs	bfd/elf32-ppc.c	/^pc_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
pc_dynrelocs	bfd/elf64-ppc.c	/^pc_dynrelocs (struct ppc_link_hash_entry *eh)$/;"	f	file:
pc_end	gdb/testsuite/gdb.dwarf2/dw2-dos-drive.S	/^pc_end:$/;"	l
pc_end	gdb/testsuite/gdb.dwarf2/dw2-empty-pc-range.S	/^pc_end:$/;"	l
pc_fetch	sim/common/sim-cpu.h	/^  PC_FETCH_FN *pc_fetch;$/;"	m	struct:__anon687
pc_in_eax	gdb/i386-tdep.c	/^  int pc_in_eax;$/;"	m	struct:i386_frame_cache	file:
pc_in_mapped_range	gdb/symfile.c	/^pc_in_mapped_range (CORE_ADDR pc, struct obj_section *section)$/;"	f
pc_in_range	gdb/amd64-windows-tdep.c	/^pc_in_range (CORE_ADDR pc, const struct amd64_windows_frame_cache *cache)$/;"	f	file:
pc_in_section	gdb/objfiles.c	/^pc_in_section (CORE_ADDR pc, const char *name)$/;"	f
pc_in_sigtramp	gdb/alpha-tdep.h	/^  int (*pc_in_sigtramp) (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	m	struct:gdbarch_tdep
pc_in_sigtramp	gdb/ia64-tdep.h	/^  int (*pc_in_sigtramp) (CORE_ADDR);$/;"	m	struct:gdbarch_tdep
pc_in_thread_step_range	gdb/thread.c	/^pc_in_thread_step_range (CORE_ADDR pc, struct thread_info *thread)$/;"	f
pc_in_unmapped_range	gdb/symfile.c	/^pc_in_unmapped_range (CORE_ADDR pc, struct obj_section *section)$/;"	f
pc_offset	gdb/ppc-tdep.h	/^  int pc_offset;$/;"	m	struct:ppc_reg_offsets
pc_offset_right	gdb/testsuite/gdb.arch/arm-disp-step.S	/^pc_offset_right:$/;"	l
pc_offset_wrong	gdb/testsuite/gdb.arch/arm-disp-step.S	/^pc_offset_wrong:$/;"	l
pc_prefix	gdb/printcmd.c	/^pc_prefix (CORE_ADDR addr)$/;"	f
pc_regnum	gdb/frv-tdep.h	/^  pc_regnum = 128,$/;"	e	enum:__anon1757
pc_regnum	gdb/gdbarch.c	/^  int pc_regnum;$/;"	m	struct:gdbarch	file:
pc_regnum	gdb/s390-tdep.h	/^  int pc_regnum;$/;"	m	struct:gdbarch_tdep
pc_regnum	gdb/sparc-tdep.h	/^  int pc_regnum;$/;"	m	struct:gdbarch_tdep
pc_regnum	gdb/xtensa-tdep.h	/^  int pc_regnum;		\/* Register number for PC.  *\/$/;"	m	struct:gdbarch_tdep
pc_relative	bfd/bfd-in2.h	/^  bfd_boolean pc_relative;$/;"	m	struct:reloc_howto_struct
pc_start	gdb/testsuite/gdb.dwarf2/dw2-dos-drive.S	/^pc_start:$/;"	l
pc_start	gdb/testsuite/gdb.dwarf2/dw2-empty-pc-range.S	/^pc_start:$/;"	l
pc_store	sim/common/sim-cpu.h	/^  PC_STORE_FN *pc_store;$/;"	m	struct:__anon687
pc_type	gdb/avr-tdep.c	/^  struct type *pc_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
pc_type	gdb/ft32-tdep.h	/^  struct type *pc_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
pc_watchpoint	sim/common/sim-watch.h	/^  pc_watchpoint,$/;"	e	enum:__anon619
pc_write	sim/common/cgen-par.h	/^    } pc_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon666
pc_write_style	gdb/arm-tdep.h	/^enum pc_write_style$/;"	g
pcadr	sim/aarch64/simulator.c	/^pcadr (sim_cpu *cpu)$/;"	f	file:
pcc_struct_convention	gdb/i386-tdep.c	/^static const char pcc_struct_convention[] = "pcc";$/;"	v	file:
pcc_struct_return	gdb/arm-tdep.h	/^  pcc_struct_return,		\/* Return "short" structures in memory.  *\/$/;"	e	enum:struct_return
pcc_struct_return	gdb/i386-tdep.h	/^  pcc_struct_return,		\/* Return "short" structures in memory.  *\/$/;"	e	enum:struct_return
pcc_struct_return	gdb/m68k-tdep.h	/^  pcc_struct_return,		\/* Return "short" structures in memory.  *\/$/;"	e	enum:struct_return
pcline_command	include/vms/dst.h	/^  unsigned char pcline_command;$/;"	m	struct:vms_dst_pcline
pclmul_op	opcodes/i386-dis.c	/^static const struct op pclmul_op[] =$/;"	v	typeref:struct:op	file:
pclr_cc	sim/testsuite/sim/sh/pclr.s	/^pclr_cc:$/;"	l
pclr_pmuls	sim/testsuite/sim/sh/pclr.s	/^pclr_pmuls:$/;"	l
pcmp	gdb/aix-thread.c	/^pcmp (const void *p1v, const void *p2v)$/;"	f	file:
pcmpbc	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
pcmpbf	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
pcmpeq	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
pcmpne	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
pcrc_32_tab	zlib/contrib/minizip/unzip.c	/^    const z_crc_t* pcrc_32_tab;$/;"	m	struct:__anon995	file:
pcrc_32_tab	zlib/contrib/minizip/zip.c	/^    const z_crc_t* pcrc_32_tab;$/;"	m	struct:__anon991	file:
pcreg	bfd/elfxx-mips.c	/^	short	pcreg;		\/* Offset or reg of return pc.  *\/$/;"	m	struct:runtime_pdr	file:
pcreg	include/coff/sym.h	/^	short	pcreg;		\/* offset or reg of return pc *\/$/;"	m	struct:pdr
pcrel	include/opcode/aarch64.h	/^	  unsigned pcrel : 1;		\/* PC-relative.  *\/$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299
pcrel	include/opcode/convex.h	28;"	d
pcrel	opcodes/bfin-dis.c	/^  const char pcrel;$/;"	m	struct:__anon27	file:
pcrel	sim/bfin/bfin-sim.c	/^  const char pcrel;$/;"	m	struct:__anon822	file:
pcrel10	opcodes/bfin-dis.c	445;"	d	file:
pcrel10	sim/bfin/bfin-sim.c	284;"	d	file:
pcrel12	opcodes/bfin-dis.c	446;"	d	file:
pcrel12	sim/bfin/bfin-sim.c	285;"	d	file:
pcrel24	opcodes/bfin-dis.c	473;"	d	file:
pcrel24	sim/bfin/bfin-sim.c	324;"	d	file:
pcrel24_str	sim/bfin/bfin-sim.c	325;"	d	file:
pcrel4	opcodes/bfin-dis.c	442;"	d	file:
pcrel4	sim/bfin/bfin-sim.c	281;"	d	file:
pcrel8	opcodes/bfin-dis.c	443;"	d	file:
pcrel8	sim/bfin/bfin-sim.c	282;"	d	file:
pcrel8s4	opcodes/bfin-dis.c	444;"	d	file:
pcrel8s4	sim/bfin/bfin-sim.c	283;"	d	file:
pcrel_15bit	opcodes/s12z-dis.c	/^pcrel_15bit (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
pcrel_offset	bfd/bfd-in2.h	/^  bfd_boolean pcrel_offset;$/;"	m	struct:reloc_howto_struct
pcrel_plt	bfd/elfxx-x86.h	/^  unsigned int pcrel_plt : 1;$/;"	m	struct:elf_x86_link_hash_table
pcrel_reloc_fits	bfd/elf32-xtensa.c	/^pcrel_reloc_fits (xtensa_opcode opc,$/;"	f	file:
pcrel_relocs_copied	bfd/elf32-bfin.c	/^  struct bfin_pcrel_relocs_copied *pcrel_relocs_copied;$/;"	m	struct:bfin_link_hash_entry	typeref:struct:bfin_link_hash_entry::bfin_pcrel_relocs_copied	file:
pcrel_relocs_copied	bfd/elf32-cris.c	/^  struct elf_cris_pcrel_relocs_copied *pcrel_relocs_copied;$/;"	m	struct:elf_cris_link_hash_entry	typeref:struct:elf_cris_link_hash_entry::elf_cris_pcrel_relocs_copied	file:
pcrel_relocs_copied	bfd/elf32-m68k.c	/^  struct elf_m68k_pcrel_relocs_copied *pcrel_relocs_copied;$/;"	m	struct:elf_m68k_link_hash_entry	typeref:struct:elf_m68k_link_hash_entry::elf_m68k_pcrel_relocs_copied	file:
pcrel_relocs_copied	bfd/elf32-vax.c	/^  struct elf_vax_pcrel_relocs_copied *pcrel_relocs_copied;$/;"	m	struct:elf_vax_link_hash_entry	typeref:struct:elf_vax_link_hash_entry::elf_vax_pcrel_relocs_copied	file:
pcreladdr	include/opcode/aarch64.h	/^  pcreladdr,$/;"	e	enum:aarch64_insn_class
pdNil	include/coff/sym.h	180;"	d
pd_able	gdb/aix-thread.c	/^static int pd_able = 0;$/;"	v	file:
pd_activate	gdb/aix-thread.c	/^pd_activate (int set_infpid)$/;"	f	file:
pd_active	gdb/aix-thread.c	/^static int pd_active = 0;$/;"	v	file:
pd_address	include/vms/dst.h	/^  unsigned char pd_address[4];$/;"	m	struct:vms_dst_rtnbeg
pd_brk_addr	gdb/aix-thread.c	/^static CORE_ADDR pd_brk_addr;$/;"	v	file:
pd_callbacks	gdb/aix-thread.c	/^static pthdb_callbacks_t pd_callbacks = {$/;"	v	file:
pd_deactivate	gdb/aix-thread.c	/^pd_deactivate (void)$/;"	f	file:
pd_disable	gdb/aix-thread.c	/^pd_disable (void)$/;"	f	file:
pd_enable	gdb/aix-thread.c	/^pd_enable (void)$/;"	f	file:
pd_entries	include/hp-symtab.h	/^  int              pd_entries;   \/* # of entries in function look-up table *\/$/;"	m	struct:PXDB_struct
pd_entries	include/hp-symtab.h	/^  int           pd_entries;   \/* # of entries in function look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
pd_reg	include/opcode/d10v.h	/^struct pd_reg$/;"	s
pd_reg	include/opcode/d30v.h	/^struct pd_reg$/;"	s
pd_session	gdb/aix-thread.c	/^static pthdb_session_t pd_session;$/;"	v	file:
pd_status2str	gdb/aix-thread.c	/^pd_status2str (int status)$/;"	f	file:
pd_thread	gdb/aix-thread.c	/^struct pd_thread {$/;"	s	file:
pd_update	gdb/aix-thread.c	/^pd_update (int set_infpid)$/;"	f	file:
pdata_count	bfd/pei-x86_64.c	/^static bfd_boolean pdata_count;$/;"	v	file:
pdbr	gdb/go32-nat.c	/^static unsigned long pdbr;$/;"	v	file:
pdc_alloc	gdb/aix-thread.c	/^pdc_alloc (pthdb_user_t user, size_t len, void **bufp)$/;"	f	file:
pdc_dealloc	gdb/aix-thread.c	/^pdc_dealloc (pthdb_user_t user, void *buf)$/;"	f	file:
pdc_read_data	gdb/aix-thread.c	/^pdc_read_data (pthdb_user_t user, void *buf, $/;"	f	file:
pdc_read_regs	gdb/aix-thread.c	/^pdc_read_regs (pthdb_user_t user, $/;"	f	file:
pdc_realloc	gdb/aix-thread.c	/^pdc_realloc (pthdb_user_t user, void *buf, size_t len, void **bufp)$/;"	f	file:
pdc_symbol_addrs	gdb/aix-thread.c	/^pdc_symbol_addrs (pthdb_user_t user, pthdb_symbol_t *symbols, int count)$/;"	f	file:
pdc_write_data	gdb/aix-thread.c	/^pdc_write_data (pthdb_user_t user, void *buf, $/;"	f	file:
pdc_write_regs	gdb/aix-thread.c	/^pdc_write_regs (pthdb_user_t user,$/;"	f	file:
pdecx	sim/testsuite/sim/sh/pdec.s	/^pdecx:$/;"	l
pdecy	sim/testsuite/sim/sh/pdec.s	/^pdecy:$/;"	l
pdp11_aliases	opcodes/pdp11-opc.c	/^const struct pdp11_opcode pdp11_aliases[] =$/;"	v	typeref:struct:pdp11_opcode
pdp11_aout_link_input_section	bfd/pdp11.c	/^pdp11_aout_link_input_section (struct aout_final_link_info *flaginfo,$/;"	f	file:
pdp11_aout_swap_reloc_in	bfd/pdp11.c	/^pdp11_aout_swap_reloc_in (bfd *		 abfd,$/;"	f	file:
pdp11_aout_swap_reloc_out	bfd/pdp11.c	/^pdp11_aout_swap_reloc_out (bfd *abfd, arelent *g, bfd_byte *natptr)$/;"	f	file:
pdp11_aout_write_headers	bfd/pdp11.c	/^pdp11_aout_write_headers (bfd *abfd, struct internal_exec *execp)$/;"	f	file:
pdp11_external_exec	bfd/pdp11.c	/^struct pdp11_external_exec$/;"	s	file:
pdp11_external_nlist	bfd/pdp11.c	/^struct pdp11_external_nlist$/;"	s	file:
pdp11_num_aliases	opcodes/pdp11-opc.c	/^const int pdp11_num_aliases = sizeof pdp11_aliases \/ sizeof pdp11_aliases[0];$/;"	v
pdp11_num_opcodes	opcodes/pdp11-opc.c	/^const int pdp11_num_opcodes = sizeof pdp11_opcodes \/ sizeof pdp11_opcodes[0];$/;"	v
pdp11_opcode	include/opcode/pdp11.h	/^struct pdp11_opcode$/;"	s
pdp11_opcodes	opcodes/pdp11-opc.c	/^const struct pdp11_opcode pdp11_opcodes[] =$/;"	v	typeref:struct:pdp11_opcode
pdr	bfd/ecofflink.c	/^  struct shuffle *pdr;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
pdr	gdb/mdebugread.h	/^  PDR pdr;		\/* Procedure descriptor record.  *\/$/;"	m	struct:mdebug_extra_func_info
pdr	include/coff/sym.h	/^typedef struct pdr {$/;"	s
pdr_end	bfd/ecofflink.c	/^  struct shuffle *pdr_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
pdr_ext	include/coff/alpha.h	/^struct pdr_ext {$/;"	s
pdr_ext	include/coff/mips.h	/^struct pdr_ext$/;"	s
pdtid	gdb/aix-thread.c	/^  pthdb_pthread_t pdtid;	 \/* thread's libpthdebug id *\/$/;"	m	struct:private_thread_info	file:
pdtid	gdb/aix-thread.c	/^  pthdb_pthread_t pdtid;$/;"	m	struct:pd_thread	file:
pe	bfd/libcoff-in.h	/^  int pe;$/;"	m	struct:coff_tdata
pe	bfd/libcoff.h	/^  int pe;$/;"	m	struct:coff_tdata
pe	include/coff/internal.h	/^  struct internal_extra_pe_aouthdr pe;$/;"	m	struct:internal_aouthdr	typeref:struct:internal_aouthdr::internal_extra_pe_aouthdr
pe	include/coff/internal.h	/^  struct internal_extra_pe_filehdr pe;$/;"	m	struct:internal_filehdr	typeref:struct:internal_filehdr::internal_extra_pe_filehdr
pe_ILF_build_a_bfd	bfd/peicode.h	/^pe_ILF_build_a_bfd (bfd *	    abfd,$/;"	f
pe_ILF_make_a_reloc	bfd/peicode.h	/^pe_ILF_make_a_reloc (pe_ILF_vars *	       vars,$/;"	f
pe_ILF_make_a_section	bfd/peicode.h	/^pe_ILF_make_a_section (pe_ILF_vars * vars,$/;"	f
pe_ILF_make_a_symbol	bfd/peicode.h	/^pe_ILF_make_a_symbol (pe_ILF_vars *  vars,$/;"	f
pe_ILF_make_a_symbol_reloc	bfd/peicode.h	/^pe_ILF_make_a_symbol_reloc (pe_ILF_vars *		vars,$/;"	f
pe_ILF_object_p	bfd/peicode.h	/^pe_ILF_object_p (bfd * abfd)$/;"	f
pe_ILF_save_relocs	bfd/peicode.h	/^pe_ILF_save_relocs (pe_ILF_vars * vars,$/;"	f
pe_ILF_vars	bfd/peicode.h	/^pe_ILF_vars;$/;"	t	typeref:struct:__anon1008
pe_as16	gdb/coff-pe-read.c	/^pe_as16 (void *ptr)$/;"	f	file:
pe_as32	gdb/coff-pe-read.c	/^pe_as32 (void *ptr)$/;"	f	file:
pe_bfd_copy_private_bfd_data	bfd/peicode.h	/^pe_bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f
pe_bfd_object_p	bfd/peicode.h	/^pe_bfd_object_p (bfd * abfd)$/;"	f
pe_bfd_read_buildid	bfd/peicode.h	/^pe_bfd_read_buildid (bfd *abfd)$/;"	f
pe_data	bfd/libcoff-in.h	143;"	d
pe_data	bfd/libcoff.h	147;"	d
pe_data_type	bfd/libcoff-in.h	/^} pe_data_type;$/;"	t	typeref:struct:pe_tdata
pe_data_type	bfd/libcoff.h	/^} pe_data_type;$/;"	t	typeref:struct:pe_tdata
pe_file	gdb/coffread.c	/^static int pe_file;$/;"	v	file:
pe_flags	bfd/libcoff-in.h	/^  long pe_flags;$/;"	m	struct:pei_section_tdata
pe_flags	bfd/libcoff.h	/^  long pe_flags;$/;"	m	struct:pei_section_tdata
pe_get16	gdb/coff-pe-read.c	/^pe_get16 (bfd *abfd, int where)$/;"	f	file:
pe_get32	gdb/coff-pe-read.c	/^pe_get32 (bfd *abfd, int where)$/;"	f	file:
pe_mkobject	bfd/peicode.h	/^pe_mkobject (bfd * abfd)$/;"	f
pe_mkobject_hook	bfd/peicode.h	/^pe_mkobject_hook (bfd * abfd,$/;"	f
pe_obj_data	bfd/bfd-in2.h	/^      struct pe_tdata *pe_obj_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::pe_tdata
pe_opthdr	bfd/libcoff-in.h	/^  struct internal_extra_pe_aouthdr pe_opthdr;$/;"	m	struct:pe_tdata	typeref:struct:pe_tdata::internal_extra_pe_aouthdr
pe_opthdr	bfd/libcoff.h	/^  struct internal_extra_pe_aouthdr pe_opthdr;$/;"	m	struct:pe_tdata	typeref:struct:pe_tdata::internal_extra_pe_aouthdr
pe_print_debugdata	bfd/peXXigen.c	/^pe_print_debugdata (bfd * abfd, void * vfile)$/;"	f	file:
pe_print_edata	bfd/peXXigen.c	/^pe_print_edata (bfd * abfd, void * vfile)$/;"	f	file:
pe_print_idata	bfd/peXXigen.c	/^pe_print_idata (bfd * abfd, void * vfile)$/;"	f	file:
pe_print_pdata	bfd/peXXigen.c	/^pe_print_pdata (bfd * abfd, void * vfile)$/;"	f	file:
pe_print_private_bfd_data	bfd/peicode.h	/^pe_print_private_bfd_data (bfd *abfd, void * vfile)$/;"	f
pe_print_reloc	bfd/peXXigen.c	/^pe_print_reloc (bfd * abfd, void * vfile)$/;"	f	file:
pe_saved_coff_bfd_copy_private_bfd_data	bfd/peicode.h	/^static bfd_boolean (*pe_saved_coff_bfd_copy_private_bfd_data) (bfd *, bfd *) =$/;"	v
pe_saved_coff_bfd_print_private_bfd_data	bfd/peicode.h	/^static bfd_boolean (*pe_saved_coff_bfd_print_private_bfd_data) (bfd *, void *) =$/;"	v
pe_sections_info	gdb/coff-pe-read.c	/^struct pe_sections_info$/;"	s	file:
pe_tdata	bfd/libcoff-in.h	/^typedef struct pe_tdata$/;"	s
pe_tdata	bfd/libcoff.h	/^typedef struct pe_tdata$/;"	s
pe_text_section_offset	gdb/coff-pe-read.c	/^pe_text_section_offset (struct bfd *abfd)$/;"	f
pebble	gdb/testsuite/gdb.cp/anon-union.cc	/^    int pebble;$/;"	m	union:Foo::__anon1921	file:
peek_abbrev_code	gdb/dwarf2read.c	/^peek_abbrev_code (bfd *abfd, const gdb_byte *info_ptr)$/;"	f	file:
peek_die_abbrev	gdb/dwarf2read.c	/^peek_die_abbrev (const die_reader_specs &reader,$/;"	f	file:
peek_stop_reply	gdb/remote.c	/^remote_target::peek_stop_reply (ptid_t ptid)$/;"	f	class:remote_target
pef_data	bfd/bfd-in2.h	/^      struct bfd_pef_data_struct *pef_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::bfd_pef_data_struct
pef_vec	bfd/pef.c	/^const bfd_target pef_vec =$/;"	v
pef_xlib_data	bfd/bfd-in2.h	/^      struct bfd_pef_xlib_data_struct *pef_xlib_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::bfd_pef_xlib_data_struct
pef_xlib_vec	bfd/pef.c	/^const bfd_target pef_xlib_vec =$/;"	v
peheader	bfd/coffcode.h	/^static unsigned int peheader;$/;"	v
pei386_auto_import	include/bfdlink.h	/^  int pei386_auto_import;$/;"	m	struct:bfd_link_info
pei386_runtime_pseudo_reloc	include/bfdlink.h	/^  int pei386_runtime_pseudo_reloc;$/;"	m	struct:bfd_link_info
pei_section_data	bfd/libcoff-in.h	228;"	d
pei_section_data	bfd/libcoff.h	232;"	d
pei_section_tdata	bfd/libcoff-in.h	/^struct pei_section_tdata$/;"	s
pei_section_tdata	bfd/libcoff.h	/^struct pei_section_tdata$/;"	s
pelength	bfd/coffcode.h	/^static unsigned int pelength;$/;"	v
pendfunc	gdb/testsuite/gdb.base/dprintf-pendshr.c	/^void pendfunc (int x)$/;"	f
pendfunc	gdb/testsuite/gdb.base/pendshr.c	/^void pendfunc (int x)$/;"	f
pendfunc	gdb/testsuite/gdb.mi/mi-dprintf-pendshr.c	/^pendfunc (void)$/;"	f
pendfunc	gdb/testsuite/gdb.mi/mi-pendshr.c	/^pendfunc (int x)$/;"	f
pendfunc	gdb/testsuite/gdb.mi/pendshr1.c	/^pendfunc (int x)$/;"	f
pendfunc	gdb/testsuite/gdb.trace/pendshr1.c	/^pendfunc (int x)$/;"	f
pendfunc1	gdb/testsuite/gdb.base/dprintf-pendshr.c	/^void pendfunc1 (int x)$/;"	f
pendfunc1	gdb/testsuite/gdb.base/pendshr.c	/^void pendfunc1 (int x)$/;"	f
pendfunc1	gdb/testsuite/gdb.mi/mi-dprintf-pendshr.c	/^pendfunc1 (void)$/;"	f
pendfunc1	gdb/testsuite/gdb.mi/mi-pendshr.c	/^pendfunc1 (int x)$/;"	f
pendfunc1	gdb/testsuite/gdb.mi/pendshr1.c	/^pendfunc1 (void)$/;"	f	file:
pendfunc2	gdb/testsuite/gdb.mi/mi-pendshr.c	/^pendfunc2 (int x)$/;"	f
pendfunc2	gdb/testsuite/gdb.mi/pendshr2.c	/^pendfunc2 (int x)$/;"	f
pendfunc2	gdb/testsuite/gdb.trace/pendshr2.c	/^pendfunc2 (int x)$/;"	f
pendfunc3	gdb/testsuite/gdb.mi/mi-pendshr2.c	/^pendfunc3 (void)$/;"	f
pendfunc3	gdb/testsuite/gdb.mi/pendshr2.c	/^pendfunc3 (int y)$/;"	f
pending	gdb/buildsym.h	/^struct pending$/;"	s
pending	sim/bfin/dv-bfin_cec.c	/^  struct hw_event *pending;$/;"	m	struct:bfin_cec	typeref:struct:bfin_cec::hw_event	file:
pending	sim/cris/sim-main.h	/^    char pending;$/;"	m	struct:cris_thread_info::__anon738
pending	sim/mips/sim-main.h	/^  pending_write_queue pending;$/;"	m	struct:_sim_cpu
pending	sim/ppc/hw_opic.c	/^  unsigned pending;$/;"	m	struct:_opic_interrupt_source	file:
pending	zlib/deflate.h	/^    ulg   pending;       \/* nb of bytes in the pending buffer *\/$/;"	m	struct:internal_state
pending_addrmap	gdb/buildsym.c	/^static struct addrmap *pending_addrmap;$/;"	v	typeref:struct:addrmap	file:
pending_addrmap_interesting	gdb/buildsym.c	/^static int pending_addrmap_interesting;$/;"	v	file:
pending_addrmap_obstack	gdb/buildsym.c	/^static struct obstack pending_addrmap_obstack;$/;"	v	typeref:struct:obstack	file:
pending_block	gdb/buildsym.c	/^struct pending_block$/;"	s	file:
pending_block_obstack	gdb/buildsym.c	/^static struct obstack pending_block_obstack;$/;"	v	typeref:struct:obstack	file:
pending_blocks	gdb/buildsym.c	/^static struct pending_block *pending_blocks;$/;"	v	typeref:struct:pending_block	file:
pending_break_support	gdb/breakpoint.c	/^static enum auto_boolean pending_break_support;$/;"	v	typeref:enum:auto_boolean	file:
pending_breakpoint_p	gdb/breakpoint.c	/^pending_breakpoint_p (struct breakpoint *b)$/;"	f
pending_breakpoint_scm	gdb/guile/scm-breakpoint.c	/^static SCM pending_breakpoint_scm = SCM_BOOL_F;$/;"	v	file:
pending_buf	zlib/deflate.h	/^    Bytef *pending_buf;  \/* output still pending *\/$/;"	m	struct:internal_state
pending_buf_size	zlib/deflate.h	/^    ulg   pending_buf_size; \/* size of pending_buf *\/$/;"	m	struct:internal_state
pending_bytes	readline/text.c	/^static char pending_bytes[MB_LEN_MAX];$/;"	v	file:
pending_bytes_length	readline/text.c	/^static int pending_bytes_length = 0;$/;"	v	file:
pending_clocks	sim/rl78/rl78.c	/^int pending_clocks = 0;$/;"	v
pending_detach	gdb/inferior.h	/^  bool pending_detach = false;$/;"	m	class:inferior
pending_event	gdb/remote-notif.h	/^  struct notif_event *pending_event[REMOTE_NOTIF_LAST];$/;"	m	struct:remote_notif_state	typeref:struct:remote_notif_state::notif_event
pending_execs	gdb/gnu-nat.c	/^    unsigned int pending_execs:1;$/;"	m	struct:inf	file:
pending_follow	gdb/gdbthread.h	/^  struct target_waitstatus pending_follow;$/;"	m	class:thread_info	typeref:struct:thread_info::target_waitstatus
pending_frame	gdb/python/py-unwind.c	/^  PyObject *pending_frame;$/;"	m	struct:__anon2088	file:
pending_frame_object	gdb/python/py-unwind.c	/^} pending_frame_object;$/;"	t	typeref:struct:__anon2086	file:
pending_frame_object_methods	gdb/python/py-unwind.c	/^static PyMethodDef pending_frame_object_methods[] =$/;"	v	file:
pending_frame_object_type	gdb/python/py-unwind.c	/^PyTypeObject pending_frame_object_type =$/;"	v
pending_framepy_create_unwind_info	gdb/python/py-unwind.c	/^pending_framepy_create_unwind_info (PyObject *self, PyObject *args)$/;"	f	file:
pending_framepy_read_register	gdb/python/py-unwind.c	/^pending_framepy_read_register (PyObject *self, PyObject *args)$/;"	f	file:
pending_framepy_str	gdb/python/py-unwind.c	/^pending_framepy_str (PyObject *self)$/;"	f	file:
pending_handler	sim/cris/dv-cris.c	/^   struct hw_event *pending_handler;$/;"	m	struct:cris_hw	typeref:struct:cris_hw::hw_event	file:
pending_handler	sim/mn10300/dv-mn103cpu.c	/^  struct hw_event *pending_handler;$/;"	m	struct:mn103cpu	typeref:struct:mn103cpu::hw_event	file:
pending_interrupt	sim/ppc/hw_opic.c	/^  pending_interrupt,$/;"	e	enum:__anon915	file:
pending_interrupts	sim/ppc/interrupts.h	/^  int pending_interrupts;$/;"	m	struct:_interrupts
pending_level	sim/m68hc11/dv-m68hc11.c	/^  int              pending_level;$/;"	m	struct:m68hc11cpu	file:
pending_level	sim/mips/dv-tx3904cpu.c	/^  int pending_reset, pending_nmi, pending_level;$/;"	m	struct:tx3904cpu	file:
pending_level	sim/mn10300/dv-mn103cpu.c	/^  int pending_level;$/;"	m	struct:mn103cpu	file:
pending_list	gdb/mdebugread.c	/^    struct mdebug_pending **pending_list;$/;"	m	struct:symloc	typeref:struct:symloc::mdebug_pending	file:
pending_list	gdb/mdebugread.c	/^static struct mdebug_pending **pending_list;$/;"	v	typeref:struct:mdebug_pending	file:
pending_macros	gdb/buildsym.c	/^static struct macro_table *pending_macros;$/;"	v	typeref:struct:macro_table	file:
pending_mask	sim/m68hc11/interrupts.h	/^  unsigned long     pending_mask;$/;"	m	struct:interrupts
pending_messages	gdb/darwin-nat.h	/^  unsigned int pending_messages = 0;$/;"	m	struct:darwin_inferior
pending_nmi	sim/m68hc11/dv-m68hc11.c	/^  int              pending_nmi;$/;"	m	struct:m68hc11cpu	file:
pending_nmi	sim/mips/dv-tx3904cpu.c	/^  int pending_reset, pending_nmi, pending_level;$/;"	m	struct:tx3904cpu	file:
pending_nmi	sim/mn10300/dv-mn103cpu.c	/^  int pending_nmi;$/;"	m	struct:mn103cpu	file:
pending_nmi	sim/mn10300/sim-main.h	/^  sim_event *pending_nmi;$/;"	m	struct:_sim_cpu
pending_nmi	sim/v850/sim-main.h	/^  sim_event *pending_nmi;$/;"	m	struct:_sim_cpu
pending_out	zlib/deflate.h	/^    Bytef *pending_out;  \/* next pending byte to output to the stream *\/$/;"	m	struct:internal_state
pending_reset	sim/m68hc11/dv-m68hc11.c	/^  int              pending_reset;$/;"	m	struct:m68hc11cpu	file:
pending_reset	sim/mips/dv-tx3904cpu.c	/^  int pending_reset, pending_nmi, pending_level;$/;"	m	struct:tx3904cpu	file:
pending_reset	sim/mn10300/dv-mn103cpu.c	/^  int pending_reset;$/;"	m	struct:mn103cpu	file:
pending_signals	gdb/gdbserver/linux-low.c	/^struct pending_signals$/;"	s	file:
pending_signals	gdb/gdbserver/linux-low.h	/^  struct pending_signals *pending_signals;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::pending_signals
pending_signals_to_report	gdb/gdbserver/linux-low.h	/^  struct pending_signals *pending_signals_to_report;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::pending_signals
pending_special_char	readline/examples/rlfe/rlfe.c	/^char pending_special_char;$/;"	v
pending_stabs	gdb/stabsread.h	/^struct pending_stabs$/;"	s
pending_tick	sim/mips/sim-main.c	/^pending_tick (SIM_DESC SD,$/;"	f
pending_vector	sim/cris/dv-cris.c	/^   unsigned32 pending_vector;$/;"	m	struct:cris_hw	file:
pending_write_queue	sim/mips/sim-main.h	/^} pending_write_queue;$/;"	t	typeref:struct:_pending_write_queue
pendingin	readline/readline.h	/^  int pendingin;$/;"	m	struct:readline_state
per_bfd	gdb/objfiles.h	/^  struct objfile_per_bfd_storage *per_bfd = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::objfile_per_bfd_storage
per_command_setlist	gdb/maint.c	/^static struct cmd_list_element *per_command_setlist;$/;"	v	typeref:struct:cmd_list_element	file:
per_command_showlist	gdb/maint.c	/^static struct cmd_list_element *per_command_showlist;$/;"	v	typeref:struct:cmd_list_element	file:
per_command_space	gdb/maint.c	/^static int per_command_space;$/;"	v	file:
per_command_symtab	gdb/maint.c	/^static int per_command_symtab;$/;"	v	file:
per_command_time	gdb/maint.c	/^static int per_command_time;$/;"	v	file:
per_cu	gdb/dwarf2loc.c	/^  struct dwarf2_per_cu_data *per_cu = NULL;$/;"	m	struct:piece_closure	typeref:struct:piece_closure::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2loc.c	/^  struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf_expr_baton	typeref:struct:dwarf_expr_baton::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2loc.h	/^  struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf2_locexpr_baton	typeref:struct:dwarf2_locexpr_baton::dwarf2_per_cu_data
per_cu	gdb/dwarf2loc.h	/^  struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf2_loclist_baton	typeref:struct:dwarf2_loclist_baton::dwarf2_per_cu_data
per_cu	gdb/dwarf2read.c	/^  const struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf2_per_cu_offset_and_type	typeref:struct:dwarf2_per_cu_offset_and_type::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2read.c	/^  struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2read.c	/^  struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:dwarf2_queue_item	typeref:struct:dwarf2_queue_item::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2read.c	/^  struct dwarf2_per_cu_data per_cu;$/;"	m	struct:type_unit_group	typeref:struct:type_unit_group::dwarf2_per_cu_data	file:
per_cu	gdb/dwarf2read.h	/^  struct dwarf2_per_cu_data per_cu;$/;"	m	struct:signatured_type	typeref:struct:signatured_type::dwarf2_per_cu_data
per_cu	gdb/gdbtypes.h	/^    struct dwarf2_per_cu_data *per_cu;$/;"	m	struct:call_site	typeref:struct:call_site::dwarf2_per_cu_data
per_cu_dwarf_call	gdb/dwarf2loc.c	/^per_cu_dwarf_call (struct dwarf_expr_context *ctx, cu_offset die_offset,$/;"	f	file:
per_cu_header_read_in	gdb/dwarf2read.c	/^per_cu_header_read_in (struct comp_unit_head *cu_headerp,$/;"	f	file:
per_cu_offset_and_type_eq	gdb/dwarf2read.c	/^per_cu_offset_and_type_eq (const void *item_lhs, const void *item_rhs)$/;"	f	file:
per_cu_offset_and_type_hash	gdb/dwarf2read.c	/^per_cu_offset_and_type_hash (const void *item)$/;"	f	file:
per_encoding	bfd/elf-eh-frame.c	/^  unsigned char per_encoding;$/;"	m	struct:cie	file:
per_encoding_aligned8	bfd/elf-bfd.h	/^      unsigned int per_encoding_aligned8 : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
per_encoding_relative	bfd/elf-bfd.h	/^      unsigned int per_encoding_relative : 1;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
per_inf_num	gdb/gdbthread.h	/^  int per_inf_num;$/;"	m	class:thread_info
per_info_changed	gdb/s390-linux-nat.c	/^  int per_info_changed;$/;"	m	struct:arch_lwp_info	file:
percent_print_exception_message_name	gdb/guile/scm-exception.c	/^static const char percent_print_exception_message_name[] =$/;"	v	file:
percent_print_exception_message_var	gdb/guile/scm-exception.c	/^static SCM percent_print_exception_message_var = SCM_BOOL_F;$/;"	v	file:
percent_print_exception_with_stack_name	gdb/guile/scm-exception.c	/^static const char percent_print_exception_with_stack_name[] =$/;"	v	file:
percent_print_exception_with_stack_var	gdb/guile/scm-exception.c	/^static SCM percent_print_exception_with_stack_var = SCM_BOOL_F;$/;"	v	file:
perf_event_bts	gdb/nat/linux-btrace.c	/^struct perf_event_bts$/;"	s	file:
perf_event_buffer	gdb/nat/linux-btrace.h	/^struct perf_event_buffer$/;"	s
perf_event_is_kernel_addr	gdb/nat/linux-btrace.c	/^perf_event_is_kernel_addr (uint64_t addr)$/;"	f	file:
perf_event_new_data	gdb/nat/linux-btrace.c	/^perf_event_new_data (const struct perf_event_buffer *pev)$/;"	f	file:
perf_event_pt_event_type	gdb/nat/linux-btrace.c	/^perf_event_pt_event_type ()$/;"	f	file:
perf_event_read	gdb/nat/linux-btrace.c	/^perf_event_read (const struct perf_event_buffer *pev, __u64 data_head,$/;"	f	file:
perf_event_read_all	gdb/nat/linux-btrace.c	/^perf_event_read_all (struct perf_event_buffer *pev, gdb_byte **data,$/;"	f	file:
perf_event_sample	gdb/nat/linux-btrace.c	/^struct perf_event_sample$/;"	s	file:
perf_event_sample_ok	gdb/nat/linux-btrace.c	/^perf_event_sample_ok (const struct perf_event_sample *sample)$/;"	f	file:
perf_event_skip_bts_record	gdb/nat/linux-btrace.c	/^perf_event_skip_bts_record (const struct perf_event_bts *bts)$/;"	f	file:
perform	bfd/doc/chew.c	/^perform ()$/;"	f	file:
performBlocking	gdb/testsuite/gdb.cp/pr-1023.cc	/^void myClass::performBlocking( int cell_index ) {}$/;"	f	class:myClass
performUnblocking	gdb/testsuite/gdb.cp/pr-1023.cc	/^void myClass::performUnblocking( short int cell_index ) {}$/;"	f	class:myClass
perform_relocation	bfd/elfnn-loongarch.c	/^perform_relocation (const Elf_Internal_Rela *rel,$/;"	f	file:
perform_relocation	bfd/elfnn-riscv.c	/^perform_relocation (const reloc_howto_type *howto,$/;"	f	file:
perform_work	gdb/testsuite/gdb.threads/attach-slow-waitpid.c	/^perform_work (void *argument)$/;"	f
period	sim/bfin/dv-bfin_gptimer.c	/^  bu32 counter, period, width;$/;"	m	struct:bfin_gptimer	file:
period	sim/lm32/dv-lm32timer.c	/^  unsigned int period;$/;"	m	struct:lm32timer	file:
periodic_p	sim/common/dv-pal.c	/^  int periodic_p;$/;"	m	struct:_hw_pal_counter	file:
permanent	gdb/breakpoint.h	/^  bool permanent = false;$/;"	m	class:bp_location
permanent_breakpoint_here	gdb/breakpoint.h	/^    permanent_breakpoint_here$/;"	e	enum:breakpoint_here
permctx	include/vms/eiaf.h	/^  unsigned char permctx[4];$/;"	m	struct:vms_eiaf
permctx	include/vms/shl.h	/^  unsigned char permctx[4];$/;"	m	struct:vms_shl
permenant_object	sim/common/sim-basics.h	/^  permenant_object,$/;"	e	enum:__anon648
permenant_object	sim/ppc/basics.h	/^  permenant_object,$/;"	e	enum:__anon967
perr	gdb/ser-go32.c	/^    int perr;$/;"	m	struct:dos_ttystate	file:
perr	sim/testsuite/sim/cris/c/fdopen1.c	/^perr (const char *s)$/;"	f
perr	sim/testsuite/sim/cris/c/fdopen2.c	/^perr (const char *s)$/;"	f
perr	sim/testsuite/sim/cris/c/ftruncate1.c	/^perr (const char *s)$/;"	f
perror	gdb/gdbserver/wincecompat.c	/^perror (const char *s)$/;"	f
perror	zlib/minigzip.c	64;"	d	file:
perror	zlib/test/minigzip.c	68;"	d	file:
perror_and_exit	gdb/testsuite/gdb.base/signals-state-child.c	/^perror_and_exit (const char *s)$/;"	f	file:
perror_memory	opcodes/dis-buf.c	/^perror_memory (int status,$/;"	f
perror_string	gdb/utils.c	/^perror_string (const char *prefix)$/;"	f	file:
perror_warning_with_name	gdb/utils.c	/^perror_warning_with_name (const char *string)$/;"	f
perror_with_name	gdb/gdbserver/utils.c	/^perror_with_name (const char *string)$/;"	f
perror_with_name	gdb/utils.c	/^perror_with_name (const char *string)$/;"	f
persist	gdb/breakpoint.h	/^  int persist;$/;"	m	struct:bp_target_info
persistence	gdb/gdbserver/mem-break.c	/^  int persistence;$/;"	m	struct:point_command_list	file:
personality	bfd/elf-eh-frame.c	/^  } personality;$/;"	m	struct:cie	typeref:union:cie::__anon1121	file:
personality	include/mach-o/unwind.h	/^  unsigned char personality[4];$/;"	m	struct:mach_o_compact_unwind_32
personality	include/mach-o/unwind.h	/^  unsigned char personality[8];$/;"	m	struct:mach_o_compact_unwind_64
personality_array_count	include/mach-o/unwind.h	/^  unsigned char personality_array_count[4];$/;"	m	struct:mach_o_unwind_info_header
personality_array_offset	include/mach-o/unwind.h	/^  unsigned char personality_array_offset[4];$/;"	m	struct:mach_o_unwind_info_header
personality_offset	bfd/elf-bfd.h	/^      unsigned int personality_offset : 8;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038
perviousBin	opcodes/xgate-dis.c	/^static unsigned int perviousBin;$/;"	v	file:
pex	gdb/ser-mingw.c	/^  struct pex_obj *pex;$/;"	m	struct:pipe_state	typeref:struct:pipe_state::pex_obj	file:
pex	libiberty/pexecute.c	/^static struct pex_obj *pex;$/;"	v	typeref:struct:pex_obj	file:
pex64_bfd_print_pdata	bfd/pei-x86_64.c	/^pex64_bfd_print_pdata (bfd *abfd, void *vfile)$/;"	f
pex64_bfd_print_pdata_section	bfd/pei-x86_64.c	/^pex64_bfd_print_pdata_section (bfd *abfd, void *vfile, asection *pdata_section)$/;"	f	file:
pex64_dump_xdata	bfd/pei-x86_64.c	/^pex64_dump_xdata (FILE *file, bfd *abfd,$/;"	f	file:
pex64_get_runtime_function	bfd/pei-x86_64.c	/^pex64_get_runtime_function (bfd *abfd, struct pex64_runtime_function *rf,$/;"	f	file:
pex64_get_section_by_rva	bfd/pei-x86_64.c	/^pex64_get_section_by_rva (bfd *abfd, bfd_vma addr, const char *sec_name)$/;"	f	file:
pex64_get_unwind_info	bfd/pei-x86_64.c	/^pex64_get_unwind_info (bfd *abfd, struct pex64_unwind_info *ui,$/;"	f	file:
pex64_print_all_pdata_sections	bfd/pei-x86_64.c	/^pex64_print_all_pdata_sections (bfd *abfd, asection *pdata, void *obj)$/;"	f	file:
pex64_runtime_function	include/coff/pe.h	/^struct pex64_runtime_function$/;"	s
pex64_scope	include/coff/pe.h	/^struct pex64_scope$/;"	s
pex64_scope_entry	include/coff/pe.h	/^struct pex64_scope_entry$/;"	s
pex64_unwind_code	include/coff/pe.h	/^struct pex64_unwind_code$/;"	s
pex64_unwind_info	include/coff/pe.h	/^struct pex64_unwind_info$/;"	s
pex64_xdata_print_uwd_codes	bfd/pei-x86_64.c	/^pex64_xdata_print_uwd_codes (FILE *file, bfd *abfd,$/;"	f	file:
pex_add_remove	libiberty/pex-common.c	/^pex_add_remove (struct pex_obj *obj, const char *name, int allocated)$/;"	f	file:
pex_child_error	libiberty/pex-unix.c	/^pex_child_error (struct pex_obj *obj, const char *executable,$/;"	f	file:
pex_djgpp_close	libiberty/pex-djgpp.c	/^pex_djgpp_close (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd)$/;"	f	file:
pex_djgpp_exec_child	libiberty/pex-djgpp.c	/^pex_djgpp_exec_child (struct pex_obj *obj, int flags, const char *executable,$/;"	f	file:
pex_djgpp_open_read	libiberty/pex-djgpp.c	/^pex_djgpp_open_read (struct pex_obj *obj ATTRIBUTE_UNUSED,$/;"	f	file:
pex_djgpp_open_write	libiberty/pex-djgpp.c	/^pex_djgpp_open_write (struct pex_obj *obj ATTRIBUTE_UNUSED,$/;"	f	file:
pex_djgpp_wait	libiberty/pex-djgpp.c	/^pex_djgpp_wait (struct pex_obj *obj, pid_t pid, int *status,$/;"	f	file:
pex_free	libiberty/pex-common.c	/^pex_free (struct pex_obj *obj)$/;"	f
pex_funcs	libiberty/pex-common.h	/^struct pex_funcs$/;"	s
pex_get_status	libiberty/pex-common.c	/^pex_get_status (struct pex_obj *obj, int count, int *vector)$/;"	f
pex_get_status_and_time	libiberty/pex-common.c	/^pex_get_status_and_time (struct pex_obj *obj, int done, const char **errmsg,$/;"	f	file:
pex_get_times	libiberty/pex-common.c	/^pex_get_times (struct pex_obj *obj, int count, struct pex_time *vector)$/;"	f
pex_init	libiberty/pex-djgpp.c	/^pex_init (int flags, const char *pname, const char *tempbase)$/;"	f
pex_init	libiberty/pex-msdos.c	/^pex_init (int flags, const char *pname, const char *tempbase)$/;"	f
pex_init	libiberty/pex-unix.c	/^pex_init (int flags, const char *pname, const char *tempbase)$/;"	f
pex_init	libiberty/pex-win32.c	/^pex_init (int flags, const char *pname, const char *tempbase)$/;"	f
pex_init_common	libiberty/pex-common.c	/^pex_init_common (int flags, const char *pname, const char *tempbase,$/;"	f
pex_input_file	libiberty/pex-common.c	/^pex_input_file (struct pex_obj *obj, int flags, const char *in_name)$/;"	f
pex_input_pipe	libiberty/pex-common.c	/^pex_input_pipe (struct pex_obj *obj, int binary)$/;"	f
pex_msdos	libiberty/pex-msdos.c	/^struct pex_msdos$/;"	s	file:
pex_msdos_cleanup	libiberty/pex-msdos.c	/^pex_msdos_cleanup (struct pex_obj  *obj)$/;"	f	file:
pex_msdos_close	libiberty/pex-msdos.c	/^pex_msdos_close (struct pex_obj *obj, int fd)$/;"	f	file:
pex_msdos_exec_child	libiberty/pex-msdos.c	/^pex_msdos_exec_child (struct pex_obj *obj, int flags, const char *executable,$/;"	f	file:
pex_msdos_fdindex	libiberty/pex-msdos.c	/^pex_msdos_fdindex (struct pex_msdos *ms, int fd)$/;"	f	file:
pex_msdos_open	libiberty/pex-msdos.c	/^pex_msdos_open (struct pex_obj *obj, const char *name,$/;"	f	file:
pex_msdos_wait	libiberty/pex-msdos.c	/^pex_msdos_wait (struct pex_obj *obj, pid_t pid, int *status,$/;"	f	file:
pex_obj	libiberty/pex-common.h	/^struct pex_obj$/;"	s
pex_one	libiberty/pex-one.c	/^pex_one (int flags, const char *executable, char * const *argv,$/;"	f
pex_read_err	libiberty/pex-common.c	/^pex_read_err (struct pex_obj *obj, int binary)$/;"	f
pex_read_output	libiberty/pex-common.c	/^pex_read_output (struct pex_obj *obj, int binary)$/;"	f
pex_regs	bfd/pei-x86_64.c	/^static const char * const pex_regs[16] = {$/;"	v	file:
pex_run	libiberty/pex-common.c	/^pex_run (struct pex_obj *obj, int flags, const char *executable,$/;"	f
pex_run_in_environment	libiberty/pex-common.c	/^pex_run_in_environment (struct pex_obj *obj, int flags, const char *executable,$/;"	f
pex_time	include/libiberty.h	/^struct pex_time$/;"	s
pex_unix_cleanup	libiberty/pex-unix.c	/^pex_unix_cleanup (struct pex_obj *obj ATTRIBUTE_UNUSED)$/;"	f	file:
pex_unix_close	libiberty/pex-unix.c	/^pex_unix_close (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd)$/;"	f	file:
pex_unix_exec_child	libiberty/pex-unix.c	/^pex_unix_exec_child (struct pex_obj *obj ATTRIBUTE_UNUSED,$/;"	f	file:
pex_unix_exec_child	libiberty/pex-unix.c	/^pex_unix_exec_child (struct pex_obj *obj, int flags, const char *executable,$/;"	f	file:
pex_unix_fdopenr	libiberty/pex-unix.c	/^pex_unix_fdopenr (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd,$/;"	f	file:
pex_unix_fdopenw	libiberty/pex-unix.c	/^pex_unix_fdopenw (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd,$/;"	f	file:
pex_unix_open_read	libiberty/pex-unix.c	/^pex_unix_open_read (struct pex_obj *obj ATTRIBUTE_UNUSED, const char *name,$/;"	f	file:
pex_unix_open_write	libiberty/pex-unix.c	/^pex_unix_open_write (struct pex_obj *obj ATTRIBUTE_UNUSED, const char *name,$/;"	f	file:
pex_unix_pipe	libiberty/pex-unix.c	/^pex_unix_pipe (struct pex_obj *obj ATTRIBUTE_UNUSED, int *p,$/;"	f	file:
pex_unix_wait	libiberty/pex-unix.c	/^pex_unix_wait (struct pex_obj *obj, pid_t pid, int *status,$/;"	f	file:
pex_wait	libiberty/pex-unix.c	/^pex_wait (struct pex_obj *obj ATTRIBUTE_UNUSED, pid_t pid, int *status,$/;"	f	file:
pex_wait	libiberty/pex-unix.c	/^pex_wait (struct pex_obj *obj, pid_t pid, int *status, struct pex_time *time)$/;"	f	file:
pex_win32_close	libiberty/pex-win32.c	/^pex_win32_close (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd)$/;"	f	file:
pex_win32_exec_child	libiberty/pex-win32.c	/^pex_win32_exec_child (struct pex_obj *obj ATTRIBUTE_UNUSED, int flags,$/;"	f	file:
pex_win32_fdopenr	libiberty/pex-win32.c	/^pex_win32_fdopenr (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd,$/;"	f	file:
pex_win32_fdopenw	libiberty/pex-win32.c	/^pex_win32_fdopenw (struct pex_obj *obj ATTRIBUTE_UNUSED, int fd,$/;"	f	file:
pex_win32_open_read	libiberty/pex-win32.c	/^pex_win32_open_read (struct pex_obj *obj ATTRIBUTE_UNUSED, const char *name,$/;"	f	file:
pex_win32_open_write	libiberty/pex-win32.c	/^pex_win32_open_write (struct pex_obj *obj ATTRIBUTE_UNUSED, const char *name,$/;"	f	file:
pex_win32_pipe	libiberty/pex-win32.c	/^pex_win32_pipe (struct pex_obj *obj ATTRIBUTE_UNUSED, int *p,$/;"	f	file:
pex_win32_wait	libiberty/pex-win32.c	/^pex_win32_wait (struct pex_obj *obj ATTRIBUTE_UNUSED, pid_t pid,$/;"	f	file:
pexecute	libiberty/pexecute.c	/^pexecute (const char *program, char * const *argv, const char *pname,$/;"	f
pexp	intl/eval-plural.h	/^     struct expression *pexp;$/;"	v	typeref:struct:expression
pf	sim/testsuite/sim/bfin/run-tests.sh	/^pf() {$/;"	f
pfc	include/vms/eisd.h	/^  unsigned char pfc;$/;"	m	struct:vms_eisd
pfc	include/vms/internal.h	/^  unsigned char pfc;		\/* Page fault cluster.  *\/$/;"	m	struct:vms_internal_eisd
pfildes	gdb/gdbserver/utils.c	/^pfildes (gdb_fildes_t fd)$/;"	f
pfile_in_zip_read	zlib/contrib/minizip/unzip.c	/^    file_in_zip64_read_info_s* pfile_in_zip_read; \/* structure about the current$/;"	m	struct:__anon995	file:
pformat	gdb/gdbarch.c	/^pformat (const struct floatformat **format)$/;"	f	file:
pfour00	sim/testsuite/sim/sh/macl.s	/^pfour00:$/;"	l
pfour00	sim/testsuite/sim/sh/macw.s	/^pfour00:$/;"	l
pfour12	sim/testsuite/sim/sh/macl.s	/^pfour12:$/;"	l
pfour12	sim/testsuite/sim/sh/macw.s	/^pfour12:$/;"	l
pfs	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg pfs;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
pg_entries	include/hp-symtab.h	/^  int              pg_entries;   \/* # of entries in label look-up table *\/$/;"	m	struct:PXDB_struct
pg_entries	include/hp-symtab.h	/^  int           pg_entries;   \/* # of entries in label look-up table *\/$/;"	m	struct:DOC_info_PXDB_header_struct
pg_size	gdb/testsuite/gdb.base/break-main-file-remove-fail.c	/^size_t pg_size;$/;"	v
pg_size	gdb/testsuite/gdb.base/dcache-line-read-error.c	/^size_t pg_size;$/;"	v
pgettext	gdb/gnulib/import/gettext.h	118;"	d
pgettext	gdb/gnulib/import/gettext.h	121;"	d
pgettext_aux	gdb/gnulib/import/gettext.h	/^pgettext_aux (const char *domain,$/;"	f
pgettext_expr	gdb/gnulib/import/gettext.h	197;"	d
pgid	gdb/nat/linux-osdata.c	/^  PID_T pid, pgid;$/;"	m	struct:pid_pgid_entry	file:
pgste	bfd/elf-s390.h	/^  int pgste;$/;"	m	struct:s390_elf_params
ph	gdb/testsuite/gdb.cp/virtbase.cc	/^namespace ph {$/;"	n	file:
phandle	sim/common/hw-handles.c	/^  struct hw *phandle;$/;"	m	struct:hw_handle_mapping	typeref:struct:hw_handle_mapping::hw	file:
phandles	sim/ppc/device.c	/^  cap *phandles;$/;"	m	struct:_device	file:
phb_space	sim/ppc/hw_phb.c	/^} phb_space;$/;"	t	typeref:struct:_phb_space	file:
phdr	bfd/elf-bfd.h	/^  Elf_Internal_Phdr *phdr;$/;"	m	struct:elf_obj_tdata
phdr	gdb/testsuite/gdb.base/sym-file-loader.c	/^  Elf_External_Phdr *phdr;$/;"	m	struct:segment	file:
phex	gdb/common/print-utils.c	/^phex (ULONGEST l, int sizeof_l)$/;"	f
phex_nz	gdb/common/print-utils.c	/^phex_nz (ULONGEST l, int sizeof_l)$/;"	f
philosopher	gdb/testsuite/gdb.threads/linux-dp.c	/^philosopher (void *data)$/;"	f
philosophers	gdb/testsuite/gdb.threads/linux-dp.c	/^pthread_t *philosophers;$/;"	v
phony_iconv	gdb/charset.c	/^phony_iconv (iconv_t utf_flag, const char **inbuf, size_t *inbytesleft,$/;"	f	file:
phony_iconv_close	gdb/charset.c	/^phony_iconv_close (iconv_t arg)$/;"	f	file:
phony_iconv_open	gdb/charset.c	/^phony_iconv_open (const char *to, const char *from)$/;"	f	file:
phys_to_virt	sim/m68hc11/sim-main.h	/^phys_to_virt (sim_cpu *cpu, address_word addr)$/;"	f
physaddr	gdb/gdbtypes.h	/^  CORE_ADDR physaddr;$/;"	m	union:field_location
physical	sim/ppc/cpu.c	/^  core *physical; \/* all of memory *\/$/;"	m	struct:_cpu	file:
physical	sim/ppc/vm.c	/^  core *physical;$/;"	m	struct:_vm	file:
physical	sim/ppc/vm.c	/^  core_map *physical;$/;"	m	struct:_om_map	file:
physical_address	sim/ppc/hw_sem.c	/^  unsigned_word physical_address;$/;"	m	struct:_hw_sem_device	file:
physical_address	sim/ppc/hw_shm.c	/^  unsigned_word physical_address;$/;"	m	struct:_hw_shm_device	file:
physical_size	bfd/xsym.h	/^  unsigned long physical_size;$/;"	m	struct:bfd_sym_type_information_table_entry
physmem_available	libiberty/physmem.c	/^physmem_available (void)$/;"	f
physmem_total	libiberty/physmem.c	/^physmem_total (void)$/;"	f
physname	gdb/gdbtypes.h	/^  const char *physname;$/;"	m	struct:fn_field
physname	gdb/gdbtypes.h	/^  const char *physname;$/;"	m	union:field_location
pic_fixup	bfd/elf32-ppc.h	/^  int pic_fixup;$/;"	m	struct:ppc_elf_params
pic_plt0_entry	bfd/elfxx-x86.h	/^  const bfd_byte *pic_plt0_entry;$/;"	m	struct:elf_x86_lazy_plt_layout
pic_plt_entry	bfd/elfxx-x86.h	/^  const bfd_byte *pic_plt_entry;$/;"	m	struct:elf_x86_lazy_plt_layout
pic_plt_entry	bfd/elfxx-x86.h	/^  const bfd_byte *pic_plt_entry;$/;"	m	struct:elf_x86_non_lazy_plt_layout
pic_veneer	bfd/bfd-in.h	/^  int pic_veneer;$/;"	m	struct:elf32_arm_params
pic_veneer	bfd/bfd-in2.h	/^  int pic_veneer;$/;"	m	struct:elf32_arm_params
pic_veneer	bfd/elf32-arm.c	/^  int pic_veneer;$/;"	m	struct:elf32_arm_link_hash_table	file:
pic_veneer	bfd/elfnn-aarch64.c	/^  int pic_veneer;$/;"	m	struct:elf_aarch64_link_hash_table	file:
picfixup_size	bfd/elf32-ppc.c	/^  unsigned int picfixup_size;$/;"	m	struct:ppc_elf_relax_info	file:
pick32	sim/aarch64/decode.h	/^pick32 (uint32_t val, int hi, int lo)$/;"	f
pick64	sim/aarch64/decode.h	/^pick64 (uint64_t val, int hi, int lo)$/;"	f
pickbit	sim/aarch64/simulator.c	/^pickbit (uint64_t val, int N)$/;"	f	file:
pickbits32	sim/aarch64/decode.h	/^pickbits32 (uint32_t val, int hi, int lo)$/;"	f
pickbits64	sim/aarch64/decode.h	/^pickbits64 (uint64_t val, int hi, int lo)$/;"	f
pickshift32	sim/aarch64/decode.h	/^pickshift32 (uint32_t val, int hi, int lo, int newlo)$/;"	f
pid	bfd/elf-bfd.h	/^  int pid;$/;"	m	struct:core_elf_obj_tdata
pid	gdb/aarch64-linux-nat.c	/^  pid_t pid;$/;"	m	struct:aarch64_process_info	file:
pid	gdb/arm-linux-nat.c	/^  pid_t pid;$/;"	m	struct:arm_linux_process_info	file:
pid	gdb/common/ptid.h	/^  constexpr int pid () const$/;"	f	class:ptid_t
pid	gdb/gdbserver/inferiors.h	/^  int pid;$/;"	m	struct:process_info
pid	gdb/gdbserver/linux-low.c	/^  int pid;$/;"	m	struct:simple_pid_list	file:
pid	gdb/gdbserver/nto-low.c	/^  pid_t pid;$/;"	m	struct:nto_inferior	file:
pid	gdb/gnu-nat.c	/^    pid_t pid;			\/* The real system PID.  *\/$/;"	m	struct:inf	file:
pid	gdb/inferior.c	/^  int pid;$/;"	m	struct:delete_thread_of_inferior_arg	file:
pid	gdb/inferior.h	/^  int pid = 0;$/;"	m	class:inferior
pid	gdb/linux-nat.c	/^  int pid;$/;"	m	struct:simple_pid_list	file:
pid	gdb/linux-thread-db.c	/^  int pid;$/;"	m	struct:thread_db_info	file:
pid	gdb/mi/mi-main.c	/^  int pid;$/;"	m	struct:collect_cores_data	file:
pid	gdb/nat/linux-namespaces.c	/^  pid_t pid;$/;"	m	struct:linux_mnsh	file:
pid	gdb/nat/linux-osdata.c	/^  PID_T pid, pgid;$/;"	m	struct:pid_pgid_entry	file:
pid	gdb/procfs.c	/^  int pid;			\/* Process ID    *\/$/;"	m	struct:procinfo	file:
pid	gdb/s390-linux-nat.c	/^  pid_t pid;$/;"	m	struct:s390_process_info	file:
pid	gdb/ser-pipe.c	/^    int pid;$/;"	m	struct:pipe_state	file:
pid	gdb/sparc64-tdep.c	/^  pid_t pid;$/;"	m	struct:sparc64_adi_info	file:
pid	gdb/testsuite/gdb.base/killed-outside.c	/^pid_t pid;$/;"	v
pid	gdb/testsuite/gdb.threads/killed.c	/^int pid;$/;"	v
pid	gdb/testsuite/gdb.threads/slow-waitpid.c	/^  pid_t pid;$/;"	m	struct:__anon1934	file:
pid	gdb/x86-nat.c	/^  pid_t pid;$/;"	m	struct:x86_process_info	file:
pid	libiberty/pex-unix.c	/^  pid_t pid;$/;"	m	struct:status_list	file:
pid_of	gdb/gdbserver/gdbthread.h	/^pid_of (const thread_info *thread)$/;"	f
pid_of	gdb/gdbserver/inferiors.h	/^pid_of (const process_info *proc)$/;"	f
pid_pgid_entry	gdb/nat/linux-osdata.c	/^  pid_pgid_entry (PID_T pid_, PID_T pgid_)$/;"	f	struct:pid_pgid_entry
pid_pgid_entry	gdb/nat/linux-osdata.c	/^struct pid_pgid_entry$/;"	s	file:
pid_to_exec_file	gdb/darwin-nat.c	/^darwin_nat_target::pid_to_exec_file (int pid)$/;"	f	class:darwin_nat_target
pid_to_exec_file	gdb/fbsd-nat.c	/^fbsd_nat_target::pid_to_exec_file (int pid)$/;"	f	class:fbsd_nat_target
pid_to_exec_file	gdb/gdbserver/target.h	/^  char *(*pid_to_exec_file) (int pid);$/;"	m	struct:target_ops
pid_to_exec_file	gdb/inf-child.c	/^inf_child_target::pid_to_exec_file (int pid)$/;"	f	class:inf_child_target
pid_to_exec_file	gdb/linux-nat.c	/^linux_nat_target::pid_to_exec_file (int pid)$/;"	f	class:linux_nat_target
pid_to_exec_file	gdb/nbsd-nat.c	/^nbsd_nat_target::pid_to_exec_file (int pid)$/;"	f	class:nbsd_nat_target
pid_to_exec_file	gdb/nto-procfs.c	/^nto_procfs_target::pid_to_exec_file (const int pid)$/;"	f	class:nto_procfs_target
pid_to_exec_file	gdb/remote.c	/^remote_target::pid_to_exec_file (int pid)$/;"	f	class:remote_target
pid_to_exec_file	gdb/target-delegates.c	/^debug_target::pid_to_exec_file (int arg0)$/;"	f	class:debug_target
pid_to_exec_file	gdb/target-delegates.c	/^dummy_target::pid_to_exec_file (int arg0)$/;"	f	class:dummy_target
pid_to_exec_file	gdb/target-delegates.c	/^target_ops::pid_to_exec_file (int arg0)$/;"	f	class:target_ops
pid_to_exec_file	gdb/windows-nat.c	/^windows_nat_target::pid_to_exec_file (int pid)$/;"	f	class:windows_nat_target
pid_to_prc	gdb/aix-thread.c	/^pid_to_prc (ptid_t *ptidp)$/;"	f	file:
pid_to_ptid	gdb/common/ptid.c	/^pid_to_ptid (int pid)$/;"	f
pid_to_str	gdb/aix-thread.c	/^aix_thread_target::pid_to_str (ptid_t ptid)$/;"	f	class:aix_thread_target
pid_to_str	gdb/bsd-kvm.c	/^bsd_kvm_target::pid_to_str (ptid_t ptid)$/;"	f	class:bsd_kvm_target
pid_to_str	gdb/bsd-uthread.c	/^bsd_uthread_target::pid_to_str (ptid_t ptid)$/;"	f	class:bsd_uthread_target
pid_to_str	gdb/corelow.c	/^core_target::pid_to_str (ptid_t ptid)$/;"	f	class:core_target
pid_to_str	gdb/darwin-nat.c	/^darwin_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:darwin_nat_target
pid_to_str	gdb/fbsd-nat.c	/^fbsd_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:fbsd_nat_target
pid_to_str	gdb/gnu-nat.c	/^gnu_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:gnu_nat_target
pid_to_str	gdb/go32-nat.c	/^go32_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:go32_nat_target
pid_to_str	gdb/inf-ptrace.c	/^inf_ptrace_target::pid_to_str (ptid_t ptid)$/;"	f	class:inf_ptrace_target
pid_to_str	gdb/linux-nat.c	/^linux_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:linux_nat_target
pid_to_str	gdb/linux-thread-db.c	/^thread_db_target::pid_to_str (ptid_t ptid)$/;"	f	class:thread_db_target
pid_to_str	gdb/nto-procfs.c	/^nto_procfs_target::pid_to_str (ptid_t ptid)$/;"	f	class:nto_procfs_target
pid_to_str	gdb/obsd-nat.c	/^obsd_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:obsd_nat_target
pid_to_str	gdb/procfs.c	/^procfs_target::pid_to_str (ptid_t ptid)$/;"	f	class:procfs_target
pid_to_str	gdb/ravenscar-thread.c	/^ravenscar_thread_target::pid_to_str (ptid_t ptid)$/;"	f	class:ravenscar_thread_target
pid_to_str	gdb/remote-sim.c	/^gdbsim_target::pid_to_str (ptid_t ptid)$/;"	f	class:gdbsim_target
pid_to_str	gdb/remote.c	/^remote_target::pid_to_str (ptid_t ptid)$/;"	f	class:remote_target
pid_to_str	gdb/sol-thread.c	/^sol_thread_target::pid_to_str (ptid_t ptid)$/;"	f	class:sol_thread_target
pid_to_str	gdb/target-delegates.c	/^debug_target::pid_to_str (ptid_t arg0)$/;"	f	class:debug_target
pid_to_str	gdb/target-delegates.c	/^dummy_target::pid_to_str (ptid_t arg0)$/;"	f	class:dummy_target
pid_to_str	gdb/target-delegates.c	/^target_ops::pid_to_str (ptid_t arg0)$/;"	f	class:target_ops
pid_to_str	gdb/windows-nat.c	/^windows_nat_target::pid_to_str (ptid_t ptid)$/;"	f	class:windows_nat_target
pids	gdb/testsuite/gdb.base/multi-forks.c	/^pid_t pids[4];$/;"	v
pie_execl_marker	gdb/testsuite/gdb.base/pie-execl.c	/^pie_execl_marker (void)$/;"	f	file:
pie_finish_undefweak_symbol	bfd/elfxx-sparc.c	/^pie_finish_undefweak_symbol (struct bfd_hash_entry *bh,$/;"	f	file:
piece	gdb/parser-defs.h	/^    enum type_pieces piece;$/;"	m	union:type_stack_elt	typeref:enum:type_stack_elt::type_pieces
piece_closure	gdb/dwarf2loc.c	/^struct piece_closure$/;"	s	file:
piece_end_p	gdb/dwarf2loc.c	/^piece_end_p (const gdb_byte *data, const gdb_byte *end)$/;"	f	file:
pieced_value_funcs	gdb/dwarf2loc.c	/^static const struct lval_funcs pieced_value_funcs = {$/;"	v	typeref:struct:lval_funcs	file:
pieces	gdb/dwarf2expr.h	/^  std::vector<dwarf_expr_piece> pieces;$/;"	m	struct:dwarf_expr_context
pieces	gdb/dwarf2loc.c	/^  std::vector<dwarf_expr_piece> pieces;$/;"	m	struct:piece_closure	file:
pif	gdb/hppa-tdep.c	2596;"	d	file:
pifsr	gdb/v850-tdep.c	/^struct pifsr		\/* Info about one saved register.  *\/$/;"	s	file:
pin	gdb/hppa-tdep.c	2625;"	d	file:
pin	sim/mn10300/dv-mn103iop.c	/^  unsigned8 output, output_mode, control, pin;$/;"	m	struct:_mn10300_ioport	file:
pin_contents	bfd/elf32-xtensa.c	/^pin_contents (asection *sec, bfd_byte *contents)$/;"	f	file:
pin_internal_relocs	bfd/elf32-xtensa.c	/^pin_internal_relocs (asection *sec, Elf_Internal_Rela *internal_relocs)$/;"	f	file:
pincx	sim/testsuite/sim/sh/pinc.s	/^pincx:$/;"	l
pincy	sim/testsuite/sim/sh/pinc.s	/^pincy:$/;"	l
pinfo	bfd/elf32-m68hc1x.c	/^   struct m68hc11_page_info* pinfo;$/;"	m	struct:m68hc11_scan_param	typeref:struct:m68hc11_scan_param::m68hc11_page_info	file:
pinfo	bfd/elf32-m68hc1x.h	/^  struct m68hc11_page_info pinfo;$/;"	m	struct:m68hc11_elf_link_hash_table	typeref:struct:m68hc11_elf_link_hash_table::m68hc11_page_info
pinfo	bfd/elf32-xgate.c	/^  struct xgate_page_info* pinfo;$/;"	m	struct:xgate_scan_param	typeref:struct:xgate_scan_param::xgate_page_info	file:
pinfo	bfd/elf32-xgate.h	/^  struct xgate_page_info pinfo;$/;"	m	struct:xgate_elf_link_hash_table	typeref:struct:xgate_elf_link_hash_table::xgate_page_info
pinfo	include/opcode/loongarch.h	/^  const unsigned long pinfo;$/;"	m	struct:loongarch_opcode
pinfo	include/opcode/mips.h	/^  unsigned long pinfo;$/;"	m	struct:mips_opcode
pinfo	include/opcode/nios2.h	/^  unsigned long pinfo;		\/* Is this a real instruction or instruction $/;"	m	struct:nios2_opcode
pinfo	include/opcode/pru.h	/^  unsigned long pinfo;		\/* Is this a real instruction or instruction$/;"	m	struct:pru_opcode
pinfo	include/opcode/riscv.h	/^  unsigned long pinfo;$/;"	m	struct:riscv_opcode
pinfo2	include/opcode/mips.h	/^  unsigned long pinfo2;$/;"	m	struct:mips_opcode
pink	gdb/testsuite/gdb.base/cvexpr.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
pink	gdb/testsuite/gdb.base/ptype.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
pinstate	sim/bfin/dv-bfin_pint.c	/^  bu32 pinstate;$/;"	m	struct:bfin_pint	file:
pip	sim/testsuite/sim/cris/c/clone1.c	/^int pip[2];$/;"	v
pip	sim/testsuite/sim/cris/c/clone5.c	/^int pip[2];$/;"	v
pip	sim/testsuite/sim/cris/c/pipe2.c	/^int pip[2];$/;"	v
pip	sim/testsuite/sim/cris/c/pipe6.c	/^int pip[2];$/;"	v
pipe	gdb/gnulib/import/unistd--.h	26;"	d
pipe	gdb/gnulib/import/unistd--.h	27;"	d
pipe	include/gdb/callback.h	/^  int (*pipe) (host_callback *, int *);$/;"	m	struct:host_callback_struct
pipe	libiberty/pex-common.h	/^  int (*pipe) (struct pex_obj *, int * \/* p *\/, int \/* binary *\/);$/;"	m	struct:pex_funcs
pipe	sim/frv/cache.h	/^  int pipe;$/;"	m	struct:__anon241
pipe2	gdb/gnulib/import/unistd--.h	30;"	d
pipe2	gdb/gnulib/import/unistd--.h	31;"	d
pipe2_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int pipe2_syscall = SYS_pipe2;$/;"	v
pipe_attr	opcodes/m32r-desc.h	/^typedef enum pipe_attr {$/;"	g
pipe_attr	opcodes/xc16x-desc.h	/^typedef enum pipe_attr {$/;"	g
pipe_avail	gdb/ser-mingw.c	/^pipe_avail (struct serial *scb, int fd)$/;"	f	file:
pipe_buffer	include/gdb/callback.h	/^  } pipe_buffer[MAX_CALLBACK_FDS];$/;"	m	struct:host_callback_struct	typeref:struct:host_callback_struct::pipe_write_buffer
pipe_close	gdb/ser-pipe.c	/^pipe_close (struct serial *scb)$/;"	f	file:
pipe_done_wait_handle	gdb/ser-mingw.c	/^pipe_done_wait_handle (struct serial *scb)$/;"	f	file:
pipe_empty	include/gdb/callback.h	/^  void (*pipe_empty) (host_callback *, int read_fd, int write_fd);$/;"	m	struct:host_callback_struct
pipe_nonempty	include/gdb/callback.h	/^  void (*pipe_nonempty) (host_callback *, int read_fd, int write_fd);$/;"	m	struct:host_callback_struct
pipe_open	gdb/ser-pipe.c	/^pipe_open (struct serial *scb, const char *name)$/;"	f	file:
pipe_ops	gdb/ser-mingw.c	/^static const struct serial_ops pipe_ops =$/;"	v	typeref:struct:serial_ops	file:
pipe_ops	gdb/ser-pipe.c	/^static const struct serial_ops pipe_ops =$/;"	v	typeref:struct:serial_ops	file:
pipe_read_fd	sim/cris/sim-main.h	/^  int pipe_read_fd;$/;"	m	struct:cris_thread_info
pipe_safer	gdb/gnulib/import/pipe-safer.c	/^pipe_safer (int fd[2])$/;"	f
pipe_select_thread	gdb/ser-mingw.c	/^pipe_select_thread (void *arg)$/;"	f	file:
pipe_state	gdb/ser-mingw.c	/^struct pipe_state$/;"	s	file:
pipe_state	gdb/ser-mingw.c	/^typedef std::unique_ptr<pipe_state, pipe_state_destroyer> pipe_state_up;$/;"	t	file:
pipe_state	gdb/ser-pipe.c	/^struct pipe_state$/;"	s	file:
pipe_state_destroyer	gdb/ser-mingw.c	/^struct pipe_state_destroyer$/;"	s	file:
pipe_state_up	gdb/ser-mingw.c	/^typedef std::unique_ptr<pipe_state, pipe_state_destroyer> pipe_state_up;$/;"	t	file:
pipe_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int pipe_syscall = SYS_pipe;$/;"	v
pipe_wait_handle	gdb/ser-mingw.c	/^pipe_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f	file:
pipe_windows_close	gdb/ser-mingw.c	/^pipe_windows_close (struct serial *scb)$/;"	f	file:
pipe_windows_fdopen	gdb/ser-mingw.c	/^pipe_windows_fdopen (struct serial *scb, int fd)$/;"	f	file:
pipe_windows_open	gdb/ser-mingw.c	/^pipe_windows_open (struct serial *scb, const char *name)$/;"	f	file:
pipe_windows_read	gdb/ser-mingw.c	/^pipe_windows_read (struct serial *scb, size_t count)$/;"	f	file:
pipe_windows_write	gdb/ser-mingw.c	/^pipe_windows_write (struct serial *scb, const void *buf, size_t count)$/;"	f	file:
pipe_write_buffer	include/gdb/callback.h	/^  struct pipe_write_buffer$/;"	s	struct:host_callback_struct
pipe_write_fd	sim/cris/sim-main.h	/^  int pipe_write_fd;$/;"	m	struct:cris_thread_info
pipeline	sim/frv/cache.h	/^  FRV_CACHE_PIPELINE pipeline[2];  \/* Cache pipelines.  *\/$/;"	m	struct:__anon244
pipeline_add_request	sim/frv/cache.c	/^pipeline_add_request (FRV_CACHE_PIPELINE *p, FRV_CACHE_REQUEST *request)$/;"	f	file:
pipeline_next_request	sim/frv/cache.c	/^pipeline_next_request (FRV_CACHE_PIPELINE *p)$/;"	f	file:
pipeline_remove_request	sim/frv/cache.c	/^pipeline_remove_request (FRV_CACHE_PIPELINE *p, FRV_CACHE_REQUEST *request)$/;"	f	file:
pipeline_requeue_request	sim/frv/cache.c	/^pipeline_requeue_request (FRV_CACHE_PIPELINE *p)$/;"	f	file:
pipeline_stage_request	sim/frv/cache.c	/^pipeline_stage_request (FRV_CACHE_PIPELINE *p, int stage)$/;"	f	file:
pipeline_stats	sim/rx/rx.c	/^pipeline_stats (void)$/;"	f
pipemax	sim/testsuite/sim/cris/c/pipe2.c	/^int pipemax;$/;"	v
pipemax	sim/testsuite/sim/cris/c/pipe6.c	/^int pipemax;$/;"	v
pipes	include/opcode/tilegx.h	/^  unsigned char pipes;$/;"	m	struct:tilegx_opcode
pipes	include/opcode/tilepro.h	/^  unsigned char pipes;$/;"	m	struct:tilepro_opcode
pj_elf_final_write_processing	bfd/elf32-pj.c	/^pj_elf_final_write_processing (bfd *abfd,$/;"	f	file:
pj_elf_howto_table	bfd/elf32-pj.c	/^static reloc_howto_type pj_elf_howto_table[] =$/;"	v	file:
pj_elf_info_to_howto	bfd/elf32-pj.c	/^pj_elf_info_to_howto (bfd *abfd,$/;"	f	file:
pj_elf_reloc	bfd/elf32-pj.c	/^pj_elf_reloc (bfd *abfd,$/;"	f	file:
pj_elf_reloc_name_lookup	bfd/elf32-pj.c	/^pj_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
pj_elf_reloc_type_lookup	bfd/elf32-pj.c	/^pj_elf_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
pj_opc_info	opcodes/pj-opc.c	/^const pj_opc_info_t pj_opc_info[512] =$/;"	v
pj_opc_info_t	include/opcode/pj.h	/^typedef struct pj_opc_info_t$/;"	s
pj_opc_info_t	include/opcode/pj.h	/^} pj_opc_info_t;$/;"	t	typeref:struct:pj_opc_info_t
pj_reloc_map	bfd/elf32-pj.c	/^static const struct elf_reloc_map pj_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
pjs	bfd/elf64-mmix.c	/^  } pjs;$/;"	m	struct:_mmix_elf_section_data	typeref:struct:_mmix_elf_section_data::pushj_stub_info	file:
pk_disklabel_create_instance	sim/ppc/pk_disklabel.c	/^pk_disklabel_create_instance(device_instance *raw_disk,$/;"	f
pkeys_register_names	gdb/i386-tdep.h	/^  const char **pkeys_register_names;$/;"	m	struct:gdbarch_tdep
pkru_regnum	gdb/i386-tdep.h	/^  int pkru_regnum;$/;"	m	struct:gdbarch_tdep
pkru_space	gdb/gdbserver/i387-fp.c	/^  unsigned char pkru_space[8];$/;"	m	struct:i387_xsave	file:
pkt2val	gdb/stubs/ia64vms-stub.c	/^pkt2val (const unsigned char *pkt, unsigned int *pos)$/;"	f	file:
plabel	bfd/elf32-hppa.c	/^  unsigned int plabel:1;$/;"	m	struct:elf32_hppa_link_hash_entry	file:
place_section	gdb/symfile.c	/^place_section (bfd *abfd, asection *sect, void *obj)$/;"	f	file:
place_section_arg	gdb/symfile.c	/^struct place_section_arg$/;"	s	file:
place_sections	bfd/dwarf2.c	/^place_sections (bfd *orig_bfd, struct dwarf2_debug *stash)$/;"	f	file:
place_spu_section	bfd/elf32-spu.h	/^  void (*place_spu_section) (asection *, asection *, const char *);$/;"	m	struct:spu_elf_params
placed_address	gdb/breakpoint.h	/^  CORE_ADDR placed_address;$/;"	m	struct:bp_target_info
placed_address_space	gdb/breakpoint.h	/^  struct address_space *placed_address_space;$/;"	m	struct:bp_target_info	typeref:struct:bp_target_info::address_space
plain	include/obstack.h	/^    void (*plain) (void *);$/;"	m	union:obstack::__anon1410
plain	include/obstack.h	/^    void *(*plain) (size_t);$/;"	m	union:obstack::__anon1409
play	gdb/gdbserver/gdbreplay.c	/^play (FILE *fp)$/;"	f	file:
plist	bfd/elf-bfd.h	/^    struct plt_entry *plist;$/;"	m	union:gotplt_union	typeref:struct:gotplt_union::plt_entry
plone	intl/plural-exp.c	/^static const struct expression plone =$/;"	v	typeref:struct:expression	file:
plone	intl/plural-exp.c	/^static struct expression plone;$/;"	v	typeref:struct:expression	file:
plongest	gdb/common/print-utils.c	/^plongest (LONGEST l)$/;"	f
plt	bfd/elf-bfd.h	/^  union gotplt_union plt;$/;"	m	struct:elf_link_hash_entry	typeref:union:elf_link_hash_entry::gotplt_union
plt	bfd/elf32-arm.c	/^  struct arm_plt_info plt;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::arm_plt_info	file:
plt	bfd/elf32-bfin.c	/^  unsigned plt:1;$/;"	m	struct:bfinfdpic_relocs_info	file:
plt	bfd/elf32-frv.c	/^  unsigned plt:1;$/;"	m	struct:frvfdpic_relocs_info	file:
plt	bfd/elf32-m68k.c	/^    unsigned int plt; \/* .plt *\/$/;"	m	struct:elf_m68k_plt_info::__anon1114	file:
plt	bfd/elf32-ppc.c	/^    } plt;$/;"	m	struct:plt_entry	typeref:union:plt_entry::__anon1096	file:
plt	bfd/elf32-s390.c	/^  } plt;$/;"	m	struct:plt_entry	typeref:union:plt_entry::__anon1020	file:
plt	bfd/elf32-sh.c	/^    bfd_vma plt; \/* .plt (or a branch to .plt on VxWorks) *\/$/;"	m	struct:elf_sh_plt_info::__anon1099	file:
plt	bfd/elf64-ppc.c	/^    } plt;$/;"	m	struct:plt_entry	typeref:union:plt_entry::__anon1169	file:
plt	bfd/elf64-s390.c	/^    } plt;$/;"	m	struct:plt_entry	typeref:union:plt_entry::__anon1105	file:
plt	bfd/elfxx-x86.h	/^  struct elf_x86_plt_layout plt;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::elf_x86_plt_layout
plt0	bfd/elf32-bfin.c	/^  bfd_vma plt0;$/;"	m	struct:bfinfdpic_elf_link_hash_table	file:
plt0	bfd/elf32-frv.c	/^  bfd_vma plt0;$/;"	m	struct:frvfdpic_elf_link_hash_table	file:
plt0_entry	bfd/elf32-m68k.c	/^  const bfd_byte *plt0_entry;$/;"	m	struct:elf_m68k_plt_info	file:
plt0_entry	bfd/elf32-metag.c	/^static const unsigned int plt0_entry[] =$/;"	v	file:
plt0_entry	bfd/elf32-sh.c	/^  const bfd_byte *plt0_entry;$/;"	m	struct:elf_sh_plt_info	file:
plt0_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt0_entry;$/;"	m	struct:elf_x86_lazy_plt_layout
plt0_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt0_entry;$/;"	m	struct:elf_x86_plt_layout
plt0_entry_size	bfd/elf32-sh.c	/^  bfd_vma plt0_entry_size;$/;"	m	struct:elf_sh_plt_info	file:
plt0_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt0_entry_size;		 \/* Size of PLT0 entry.  *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt0_got1_offset	bfd/elfxx-x86.h	/^  unsigned int plt0_got1_offset;$/;"	m	struct:elf_x86_lazy_plt_layout
plt0_got2_insn_end	bfd/elfxx-x86.h	/^  unsigned int plt0_got2_insn_end;$/;"	m	struct:elf_x86_lazy_plt_layout
plt0_got2_offset	bfd/elfxx-x86.h	/^  unsigned int plt0_got2_offset;$/;"	m	struct:elf_x86_lazy_plt_layout
plt0_got_fields	bfd/elf32-sh.c	/^  bfd_vma plt0_got_fields[3];$/;"	m	struct:elf_sh_plt_info	file:
plt0_pad_byte	bfd/elfxx-x86.h	/^  bfd_byte plt0_pad_byte;$/;"	m	struct:elf_x86_init_table
plt0_pad_byte	bfd/elfxx-x86.h	/^  bfd_byte plt0_pad_byte;$/;"	m	struct:elf_x86_link_hash_table
plt0_pic_entry	bfd/elf32-metag.c	/^static const unsigned int plt0_pic_entry[] =$/;"	v	file:
plt0_relocs	bfd/elf32-m68k.c	/^  } plt0_relocs;$/;"	m	struct:elf_m68k_plt_info	typeref:struct:elf_m68k_plt_info::__anon1113	file:
plt2_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma plt2_offset;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
plt2_offset	bfd/elfnn-ia64.c	/^  bfd_vma plt2_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
plt_alignment	bfd/elf-bfd.h	/^  unsigned plt_alignment : 4;$/;"	m	struct:elf_backend_data
plt_comp_entry_size	bfd/elfxx-mips.c	/^  bfd_vma plt_comp_entry_size;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_comp_offset	bfd/elfxx-mips.c	/^  bfd_vma plt_comp_offset;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_do_relocs_for_symbol	bfd/elf32-arc.c	/^plt_do_relocs_for_symbol (bfd *abfd,$/;"	f	file:
plt_eh_frame	bfd/elfxx-x86.h	/^  asection *plt_eh_frame;$/;"	m	struct:elf_x86_link_hash_table
plt_ent	bfd/elf64-ppc.c	/^  struct plt_entry *plt_ent;$/;"	m	struct:ppc_stub_hash_entry	typeref:struct:ppc_stub_hash_entry::plt_entry	file:
plt_entry	bfd/elf32-bfin.c	/^  bfd_vma plt_entry, lzplt_entry;$/;"	m	struct:bfinfdpic_relocs_info	file:
plt_entry	bfd/elf32-frv.c	/^  bfd_vma plt_entry, lzplt_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
plt_entry	bfd/elf32-metag.c	/^static const unsigned int plt_entry[] =$/;"	v	file:
plt_entry	bfd/elf32-ppc.c	/^struct plt_entry$/;"	s	file:
plt_entry	bfd/elf32-s390.c	/^struct plt_entry$/;"	s	file:
plt_entry	bfd/elf64-ppc.c	/^struct plt_entry$/;"	s	file:
plt_entry	bfd/elf64-s390.c	/^struct plt_entry$/;"	s	file:
plt_entry	bfd/elfxx-mips.c	/^struct plt_entry$/;"	s	file:
plt_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt_entry;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt_entry;$/;"	m	struct:elf_x86_non_lazy_plt_layout
plt_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt_entry;$/;"	m	struct:elf_x86_plt_layout
plt_entry_size	bfd/elf32-arm.c	/^  bfd_size_type plt_entry_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
plt_entry_size	bfd/elf32-ppc.c	/^  int plt_entry_size;$/;"	m	struct:ppc_elf_link_hash_table	file:
plt_entry_size	bfd/elfnn-aarch64.c	/^  bfd_size_type plt_entry_size;$/;"	m	struct:elf_aarch64_link_hash_table	file:
plt_entry_size	bfd/elfxx-sparc.h	/^  unsigned int plt_entry_size;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
plt_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt_entry_size;		\/* Size of each PLT entry.  *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt_entry_size;		\/* Size of each PLT entry.  *\/$/;"	m	struct:elf_x86_non_lazy_plt_layout
plt_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt_entry_size;		\/* Size of each PLT entry.  *\/$/;"	m	struct:elf_x86_plt_layout
plt_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt_entry_size;$/;"	m	struct:elf_x86_plt
plt_entry_size	gdb/sparc-tdep.h	/^  size_t plt_entry_size;$/;"	m	struct:gdbarch_tdep
plt_full_entry	bfd/elf64-ia64-vms.c	/^static const bfd_byte plt_full_entry[PLT_FULL_ENTRY_SIZE] =$/;"	v	file:
plt_full_entry	bfd/elfnn-ia64.c	/^static const bfd_byte plt_full_entry[PLT_FULL_ENTRY_SIZE] =$/;"	v	file:
plt_got	bfd/elfxx-x86.h	/^  asection *plt_got;$/;"	m	struct:elf_x86_link_hash_table
plt_got	bfd/elfxx-x86.h	/^  union gotplt_union plt_got;$/;"	m	struct:elf_x86_link_hash_entry	typeref:union:elf_x86_link_hash_entry::gotplt_union
plt_got_eh_frame	bfd/elfxx-x86.h	/^  asection *plt_got_eh_frame;$/;"	m	struct:elf_x86_link_hash_table
plt_got_index	bfd/elfxx-mips.c	/^  bfd_vma plt_got_index;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_got_insn_size	bfd/elfxx-x86.h	/^  unsigned int plt_got_insn_size;	\/* Only used for x86-64.  *\/$/;"	m	struct:elf_x86_plt
plt_got_insn_size	bfd/elfxx-x86.h	/^  unsigned int plt_got_insn_size;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_got_insn_size	bfd/elfxx-x86.h	/^  unsigned int plt_got_insn_size;$/;"	m	struct:elf_x86_non_lazy_plt_layout
plt_got_insn_size	bfd/elfxx-x86.h	/^  unsigned int plt_got_insn_size;$/;"	m	struct:elf_x86_plt_layout
plt_got_offset	bfd/elfnn-aarch64.c	/^  bfd_signed_vma plt_got_offset;$/;"	m	struct:elf_aarch64_link_hash_entry	file:
plt_got_offset	bfd/elfxx-x86.h	/^  unsigned int plt_got_offset;    \/* ... address of this symbol in .got. *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt_got_offset	bfd/elfxx-x86.h	/^  unsigned int plt_got_offset;    \/* ... address of this symbol in .got. *\/$/;"	m	struct:elf_x86_non_lazy_plt_layout
plt_got_offset	bfd/elfxx-x86.h	/^  unsigned int plt_got_offset;    \/* ... address of this symbol in .got. *\/$/;"	m	struct:elf_x86_plt_layout
plt_got_offset	bfd/elfxx-x86.h	/^  unsigned int plt_got_offset;$/;"	m	struct:elf_x86_plt
plt_header	bfd/elfnn-ia64.c	/^static const bfd_byte plt_header[PLT_HEADER_SIZE] =$/;"	v	file:
plt_header_is_comp	bfd/elfxx-mips.c	/^  unsigned int plt_header_is_comp : 1;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_header_size	bfd/elf32-arm.c	/^  bfd_size_type plt_header_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
plt_header_size	bfd/elfnn-aarch64.c	/^  bfd_size_type plt_header_size;$/;"	m	struct:elf_aarch64_link_hash_table	file:
plt_header_size	bfd/elfxx-mips.c	/^  bfd_vma plt_header_size;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_header_size	bfd/elfxx-sparc.h	/^  unsigned int plt_header_size;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
plt_info	bfd/elf32-m68k.c	/^  const struct elf_m68k_plt_info *plt_info;$/;"	m	struct:elf_m68k_link_hash_table	typeref:struct:elf_m68k_link_hash_table::elf_m68k_plt_info	file:
plt_info	bfd/elf32-sh.c	/^  const struct elf_sh_plt_info *plt_info;$/;"	m	struct:elf_sh_link_hash_table	typeref:struct:elf_sh_link_hash_table::elf_sh_plt_info	file:
plt_initial_entry_size	bfd/elf32-ppc.c	/^  int plt_initial_entry_size;$/;"	m	struct:ppc_elf_link_hash_table	file:
plt_lazy	bfd/elfxx-x86.h	/^  plt_lazy = 1 << 0,$/;"	e	enum:elf_x86_plt_type
plt_lazy_offset	bfd/elfxx-x86.h	/^  unsigned int plt_lazy_offset;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_localentry0	bfd/elf64-ppc.h	/^  int plt_localentry0;$/;"	m	struct:ppc64_elf_params
plt_min_entry	bfd/elfnn-ia64.c	/^static const bfd_byte plt_min_entry[PLT_MIN_ENTRY_SIZE] =$/;"	v	file:
plt_mips_entry_size	bfd/elfxx-mips.c	/^  bfd_vma plt_mips_entry_size;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_mips_offset	bfd/elfxx-mips.c	/^  bfd_vma plt_mips_offset;$/;"	m	struct:mips_elf_link_hash_table	file:
plt_non_lazy	bfd/elfxx-x86.h	/^  plt_non_lazy = 0,$/;"	e	enum:elf_x86_plt_type
plt_not_loaded	bfd/elf-bfd.h	/^  unsigned plt_not_loaded : 1;$/;"	m	struct:elf_backend_data
plt_offset	bfd/elf64-alpha.c	/^  int plt_offset;$/;"	m	struct:alpha_elf_got_entry	file:
plt_offset	bfd/elf64-hppa.c	/^  bfd_vma plt_offset;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
plt_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma plt_offset;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
plt_offset	bfd/elfnn-ia64.c	/^  bfd_vma plt_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
plt_pic	bfd/elfxx-x86.h	/^  plt_pic = 1 << 1,$/;"	e	enum:elf_x86_plt_type
plt_pic_entry	bfd/elf32-metag.c	/^static const unsigned int plt_pic_entry[] =$/;"	v	file:
plt_plt_insn_end	bfd/elfxx-x86.h	/^  unsigned int plt_plt_insn_end;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_plt_offset	bfd/elfxx-x86.h	/^  unsigned int plt_plt_offset;    \/* ... offset to start of .plt. *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt_readonly	bfd/elf-bfd.h	/^  unsigned plt_readonly : 1;$/;"	m	struct:elf_backend_data
plt_rel_sec	bfd/elf64-hppa.c	/^  asection *plt_rel_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
plt_reloc	bfd/arc-plt.h	/^struct plt_reloc$/;"	s
plt_reloc_count	bfd/elf32-xtensa.c	/^  int plt_reloc_count;$/;"	m	struct:elf_xtensa_link_hash_table	file:
plt_reloc_offset	bfd/elfxx-x86.h	/^  unsigned int plt_reloc_offset;  \/* ... offset into relocation table. *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt_reloc_symbol	bfd/arc-plt.h	/^enum plt_reloc_symbol$/;"	g
plt_sec	bfd/elf64-hppa.c	/^  asection *plt_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
plt_second	bfd/elfxx-x86.h	/^  asection *plt_second;$/;"	m	struct:elf_x86_link_hash_table
plt_second	bfd/elfxx-x86.h	/^  plt_second = 1 << 2,$/;"	e	enum:elf_x86_plt_type
plt_second	bfd/elfxx-x86.h	/^  union gotplt_union plt_second;$/;"	m	struct:elf_x86_link_hash_entry	typeref:union:elf_x86_link_hash_entry::gotplt_union
plt_second_eh_frame	bfd/elfxx-x86.h	/^  asection *plt_second_eh_frame;$/;"	m	struct:elf_x86_link_hash_table
plt_slot_size	bfd/elf32-ppc.c	/^  int plt_slot_size;$/;"	m	struct:ppc_elf_link_hash_table	file:
plt_static_chain	bfd/elf64-ppc.h	/^  int plt_static_chain;$/;"	m	struct:ppc64_elf_params
plt_stub	bfd/elf32-hppa.c	/^static const bfd_byte plt_stub[] =$/;"	v	file:
plt_stub	bfd/elf64-hppa.c	/^static char plt_stub[] = {0x53, 0x61, 0x00, 0x00, 0xe8, 0x20, 0xd0, 0x00,$/;"	v	file:
plt_stub_align	bfd/elf32-ppc.h	/^  int plt_stub_align;$/;"	m	struct:ppc_elf_params
plt_stub_align	bfd/elf64-ppc.h	/^  int plt_stub_align;$/;"	m	struct:ppc64_elf_params
plt_stub_pad	bfd/elf64-ppc.c	/^plt_stub_pad (struct ppc_link_hash_table *htab,$/;"	f	file:
plt_stub_size	bfd/elf64-ppc.c	/^plt_stub_size (struct ppc_link_hash_table *htab,$/;"	f	file:
plt_style	bfd/elf32-ppc.h	/^  enum ppc_elf_plt_type plt_style;$/;"	m	struct:ppc_elf_params	typeref:enum:ppc_elf_params::ppc_elf_plt_type
plt_sym_val	bfd/elf-bfd.h	/^  bfd_vma (*plt_sym_val) (bfd_vma, const asection *, const arelent *);$/;"	m	struct:elf_backend_data
plt_thread_safe	bfd/elf64-ppc.h	/^  int plt_thread_safe;$/;"	m	struct:ppc64_elf_params
plt_tlsdesc_entry	bfd/elfxx-x86.h	/^  const bfd_byte *plt_tlsdesc_entry;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_tlsdesc_entry_size	bfd/elfxx-x86.h	/^  unsigned int plt_tlsdesc_entry_size;	 \/* Size of TLSDESC entry.  *\/$/;"	m	struct:elf_x86_lazy_plt_layout
plt_tlsdesc_got1_insn_end	bfd/elfxx-x86.h	/^  unsigned int plt_tlsdesc_got1_insn_end;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_tlsdesc_got1_offset	bfd/elfxx-x86.h	/^  unsigned int plt_tlsdesc_got1_offset;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_tlsdesc_got2_insn_end	bfd/elfxx-x86.h	/^  unsigned int plt_tlsdesc_got2_insn_end;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_tlsdesc_got2_offset	bfd/elfxx-x86.h	/^  unsigned int plt_tlsdesc_got2_offset;$/;"	m	struct:elf_x86_lazy_plt_layout
plt_type	bfd/elf32-ppc.c	/^  enum ppc_elf_plt_type plt_type;$/;"	m	struct:ppc_elf_link_hash_table	typeref:enum:ppc_elf_link_hash_table::ppc_elf_plt_type	file:
plt_types_enum	bfd/arc-plt.h	/^enum plt_types_enum$/;"	g
plt_unknown	bfd/elfxx-x86.h	/^  plt_unknown = -1$/;"	e	enum:elf_x86_plt_type
plt_version_t	bfd/arc-plt.h	/^struct plt_version_t$/;"	s
plt_versions	bfd/arc-plt.h	/^struct plt_version_t plt_versions[PLT_MAX] = {$/;"	v	typeref:struct:plt_version_t
pltlocal	bfd/elf32-ppc.c	/^  asection *pltlocal;$/;"	m	struct:ppc_elf_link_hash_table	file:
pltlocal	bfd/elf64-ppc.c	/^  asection *pltlocal;$/;"	m	struct:ppc_link_hash_table	file:
pltoff_done	bfd/elf64-ia64-vms.c	/^  unsigned pltoff_done : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
pltoff_done	bfd/elfnn-ia64.c	/^  unsigned pltoff_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
pltoff_offset	bfd/elf64-ia64-vms.c	/^  bfd_vma pltoff_offset;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
pltoff_offset	bfd/elfnn-ia64.c	/^  bfd_vma pltoff_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
pltoff_sec	bfd/elf64-ia64-vms.c	/^  asection *pltoff_sec;		\/* Private descriptors for plt (or NULL).  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
pltoff_sec	bfd/elfnn-ia64.c	/^  asection *pltoff_sec;		\/* Private descriptors for plt (or NULL).  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
plugin_data	bfd/bfd-in2.h	/^      struct plugin_data_struct *plugin_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::plugin_data_struct
plugin_data_struct	bfd/plugin.h	/^plugin_data_struct;$/;"	t	typeref:struct:plugin_data_struct
plugin_data_struct	bfd/plugin.h	/^typedef struct plugin_data_struct$/;"	s
plugin_dummy_bfd	bfd/bfd-in2.h	/^  bfd *plugin_dummy_bfd;$/;"	m	struct:bfd
plugin_format	bfd/bfd-in2.h	/^  ENUM_BITFIELD (bfd_plugin_format) plugin_format : 2;$/;"	m	struct:bfd
plugin_name	bfd/plugin.c	/^static const char *plugin_name;$/;"	v	file:
plugin_program_name	bfd/plugin.c	/^static const char *plugin_program_name;$/;"	v	file:
plugin_vec	bfd/plugin.c	/^const bfd_target plugin_vec =$/;"	v
plural	intl/gettextP.h	/^  struct expression *plural;$/;"	m	struct:loaded_domain	typeref:struct:loaded_domain::expression
plural_lookup	intl/dcigettext.c	/^plural_lookup (domain, n, translation, translation_len)$/;"	f	file:
pluralize	gdb/python/lib/gdb/command/pretty_printers.py	/^def pluralize(text, n, suffix="s"):$/;"	f
plus	intl/plural-exp.h	/^    plus,			\/* Addition.  *\/$/;"	e	enum:expression::operator
plus_180	sim/testsuite/sim/sh/fsca.s	/^plus_180:	.long	0x08000$/;"	l
plus_270	sim/testsuite/sim/sh/fsca.s	/^plus_270:	.long	0x0c000$/;"	l
plus_360	sim/testsuite/sim/sh/fsca.s	/^plus_360:	.long	0x10000$/;"	l
plus_90	sim/testsuite/sim/sh/fsca.s	/^plus_90:	.long	0x04000$/;"	l
plus_plus_A	gdb/testsuite/gdb.python/py-xmethods.py	/^def plus_plus_A(obj):$/;"	f
plvar	intl/plural-exp.c	/^static const struct expression plvar =$/;"	v	typeref:struct:expression	file:
plvar	intl/plural-exp.c	/^static struct expression plvar;$/;"	v	typeref:struct:expression	file:
pm_addr	sim/ft32/ft32-sim.h	/^  uint32_t pm_addr;$/;"	m	struct:ft32_cpu_state
pm_unlock	sim/ft32/ft32-sim.h	/^  int pm_unlock;$/;"	m	struct:ft32_cpu_state
pmap	sim/bfin/dv-bfin_dmac.c	/^  const char * const *pmap;$/;"	m	struct:bfin_dmac	file:
pmap_count	sim/bfin/dv-bfin_dmac.c	/^  unsigned int pmap_count;$/;"	m	struct:bfin_dmac	file:
pmgr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 pmgr;$/;"	m	struct:tx3904tmr	file:
pmon_monitor_base	sim/mips/interp.c	/^static SIM_ADDR pmon_monitor_base =    0xBFC00500;$/;"	v	file:
pn	libiberty/safe-ctype.c	132;"	d	file:
pname	include/opcode/d10v.h	/^  char *pname;		\/* name to print for this register *\/$/;"	m	struct:pd_reg
pname	include/opcode/d30v.h	/^  char *pname;		\/* name to print for this register *\/$/;"	m	struct:pd_reg
pname	libiberty/pex-common.h	/^  const char *pname;$/;"	m	struct:pex_obj
pnum	gdb/remote.c	/^  LONGEST pnum; \/* Remote protocol register number.  *\/$/;"	m	struct:packet_reg	file:
po0	sim/rx/rx.c	/^static int po0;$/;"	v	file:
poi	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct poi$/;"	s	file:
point	readline/readline.h	/^  int point;$/;"	m	struct:readline_state
point	zlib/examples/zran.c	/^struct point {$/;"	s	file:
point_command_list	gdb/gdbserver/mem-break.c	/^struct point_command_list$/;"	s	file:
point_cond_list	gdb/gdbserver/mem-break.c	/^struct point_cond_list$/;"	s	file:
pointed_to_offset	gdb/value.c	/^  LONGEST pointed_to_offset = 0;$/;"	m	struct:value	file:
pointer	gdb/testsuite/gdb.guile/scm-lazy-string.c	/^typedef const char *pointer;$/;"	t	file:
pointer	gdb/testsuite/gdb.python/py-lazy-string.c	/^typedef const char* pointer;$/;"	t	file:
pointer	include/vms/dsc.h	/^  unsigned char pointer[4];$/;"	m	struct:vms_dsc
pointer	include/vms/dsc.h	/^  unsigned char pointer[4];$/;"	m	struct:vms_dsc_nca
pointer	include/vms/dsc.h	/^  unsigned char pointer[8];$/;"	m	struct:vms_dsc64
pointer	intl/gettextP.h	/^  const char *pointer;$/;"	m	struct:sysdep_string_desc
pointer_equality_needed	bfd/elf-bfd.h	/^  unsigned int pointer_equality_needed : 1;$/;"	m	struct:elf_link_hash_entry
pointer_r_type	bfd/elfxx-x86.h	/^  unsigned int pointer_r_type;$/;"	m	struct:elf_x86_link_hash_table
pointer_to_address	gdb/gdbarch.c	/^  gdbarch_pointer_to_address_ftype *pointer_to_address;$/;"	m	struct:gdbarch	file:
pointer_type	gdb/gdbtypes.h	/^  struct type *pointer_type;$/;"	m	struct:type	typeref:struct:type::type
pointer_type	gdb/language.c	/^pointer_type (struct type *type)$/;"	f
points	sim/common/sim-watch.h	/^  sim_watch_point *points;$/;"	m	struct:_sim_watchpoints
pointsto	include/hp-symtab.h	/^  dnttpointer pointsto	     ;     \/* Pointer to class DNTT.  *\/$/;"	m	struct:dntt_type_ptrmem
pointsto	include/hp-symtab.h	/^  dnttpointer pointsto	     ;     \/* Pointer to class DNTT.  *\/$/;"	m	struct:dntt_type_ptrmemfunc
pointsto	include/hp-symtab.h	/^  dnttpointer pointsto;$/;"	m	struct:dntt_type_pointer
policy	gdb/testsuite/gdb.cp/cpexprs.cc	/^  policy (T obj) : obj_ (obj) { } \/\/ policy<T, Policy>::policy$/;"	f	class:policy
policy	gdb/testsuite/gdb.cp/cpexprs.cc	/^class policy : public Policy$/;"	c	file:
policy1	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policy<int, operation_1<void*> > policy1;$/;"	t	file:
policy2	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policy<int, operation_2<void*> > policy2;$/;"	t	file:
policy3	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policy<int, operation_3<void*> > policy3;$/;"	t	file:
policy4	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policy<int, operation_4<void*> > policy4;$/;"	t	file:
policyd	gdb/testsuite/gdb.cp/cpexprs.cc	/^  policyd (T obj) : obj_ (obj) { } \/\/ policyd<T, Policy>::policyd$/;"	f	class:policyd
policyd	gdb/testsuite/gdb.cp/cpexprs.cc	/^class policyd : public Policy$/;"	c	file:
policyd1	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policyd<int> policyd1;$/;"	t	file:
policyd2	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policyd<long> policyd2;$/;"	t	file:
policyd3	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policyd<char> policyd3;$/;"	t	file:
policyd4	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policyd<base> policyd4;$/;"	t	file:
policyd5	gdb/testsuite/gdb.cp/cpexprs.cc	/^typedef policyd<tclass<int> > policyd5;$/;"	t	file:
poll_callback	sim/cris/dv-rv.c	/^  struct hw_event *poll_callback;$/;"	m	struct:_hw_rv_device	typeref:struct:_hw_rv_device::hw_event	file:
poll_event	sim/mips/dv-tx3904sio.c	/^  struct hw_event* poll_event;$/;"	m	struct:tx3904sio	typeref:struct:tx3904sio::hw_event	file:
poll_fds	gdb/event-loop.c	/^    struct pollfd *poll_fds;$/;"	m	struct:__anon1743	typeref:struct:__anon1743::pollfd	file:
poll_quit	include/gdb/callback.h	/^  int (*poll_quit) (host_callback *);$/;"	m	struct:host_callback_struct
poll_quit_count	sim/common/sim-io.c	/^static int poll_quit_count = POLL_QUIT_INTERVAL;$/;"	v	file:
poll_quit_count	sim/ppc/sim_calls.c	/^static int poll_quit_count = POLL_QUIT_INTERVAL;$/;"	v	file:
poll_timeout	gdb/event-loop.c	/^    int poll_timeout;$/;"	m	struct:__anon1743	file:
poll_timers	gdb/event-loop.c	/^poll_timers (void)$/;"	f	file:
pop	bfd/som.c	4920;"	d	file:
pop	bfd/som.c	5232;"	d	file:
pop	gdb/contrib/cleanup_check.py	/^    def pop(self, location, back_to):$/;"	m	class:MasterCleanup
pop	gdb/dwarf2expr.c	/^dwarf_expr_context::pop ()$/;"	f	class:dwarf_expr_context
pop	intl/l10nflist.c	/^pop (x)$/;"	f	file:
pop	sim/rx/rx.c	/^pop()$/;"	f	file:
pop_all_targets	gdb/target.c	/^pop_all_targets (void)$/;"	f
pop_all_targets_above	gdb/target.c	/^pop_all_targets_above (enum strata above_stratum)$/;"	f
pop_all_targets_at_and_above	gdb/target.c	/^pop_all_targets_at_and_above (enum strata stratum)$/;"	f
pop_context	gdb/buildsym.c	/^pop_context (void)$/;"	f
pop_dummy_frame	gdb/dummy-frame.c	/^pop_dummy_frame (struct dummy_frame **dummy_ptr)$/;"	f	file:
pop_dummy_frame_bpt	gdb/dummy-frame.c	/^pop_dummy_frame_bpt (struct breakpoint *b, void *dummy_voidp)$/;"	f	file:
pop_failure_jump	libiberty/regex.c	/^  pop_failure_jump,$/;"	e	enum:__anon1180	file:
pop_index	readline/input.c	/^static int pop_index, push_index;$/;"	v	file:
pop_l	sim/testsuite/sim/h8300/stack.s	/^pop_l:$/;"	l
pop_level	gdb/ui-out.c	/^ui_out::pop_level (ui_out_type type)$/;"	f	class:ui_out
pop_output_files	gdb/cli/cli-logging.c	/^pop_output_files (void)$/;"	f	file:
pop_parse_stack	gdb/mdebugread.c	/^pop_parse_stack (void)$/;"	f	file:
pop_processed_type	libiberty/cplus-dem.c	/^pop_processed_type (struct work_stuff *work)$/;"	f	file:
pop_rr	opcodes/z80-dis.c	/^pop_rr (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
pop_stack_item	gdb/arm-tdep.c	/^pop_stack_item (struct stack_item *si)$/;"	f	file:
pop_stack_item	gdb/avr-tdep.c	/^pop_stack_item (struct stack_item *si)$/;"	f	file:
pop_stack_item	gdb/cris-tdep.c	/^pop_stack_item (struct stack_item *si)$/;"	f	file:
pop_subfile	gdb/buildsym.c	/^pop_subfile (void)$/;"	f
pop_type	gdb/parse.c	/^pop_type (void)$/;"	f
pop_type_int	gdb/parse.c	/^pop_type_int (void)$/;"	f
pop_type_stack	gdb/parse.c	/^pop_type_stack (void)$/;"	f	file:
pop_w	sim/testsuite/sim/h8300/stack.s	/^pop_w:$/;"	l
popcount	sim/aarch64/simulator.c	/^popcount (unsigned char x)$/;"	f	file:
popcount	sim/aarch64/simulator.c	4308;"	d	file:
popl_esp_hack	gdb/i386-tdep.c	/^  int popl_esp_hack;$/;"	m	struct:i386_record_s	file:
poppc	sim/rx/rx.c	/^poppc()$/;"	f	file:
porsche	gdb/testsuite/gdb.base/cvexpr.c	/^enum cars {bmw, porsche} sportscar;$/;"	e	enum:cars	file:
porsche	gdb/testsuite/gdb.base/exprs.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
porsche	gdb/testsuite/gdb.base/ptype.c	/^enum cars {bmw, porsche} sportscar;$/;"	e	enum:cars	file:
porsche	gdb/testsuite/gdb.base/setvar.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
porsche	gdb/testsuite/gdb.base/whatis.c	/^enum cars {chevy, ford, porsche} clunker;$/;"	e	enum:cars	file:
port	gdb/gnu-nat.h	/^    thread_t port;		\/* The task or thread port.  *\/$/;"	m	struct:proc
port	gdb/ser-go32.c	/^    struct dos_ttystate *port;$/;"	m	struct:intrupt	typeref:struct:intrupt::dos_ttystate	file:
port	sim/bfin/machs.c	/^  const struct bfin_port_layout *port;$/;"	m	struct:bfin_model_data	typeref:struct:bfin_model_data::bfin_port_layout	file:
port	sim/cris/dv-rv.c	/^  int port;$/;"	m	struct:_hw_rv_device	file:
port	sim/cris/rvdummy.c	/^int port = 10000;$/;"	v
port	sim/mn10300/dv-mn103iop.c	/^  mn10300_ioport port[NR_PORTS];$/;"	m	struct:mn103iop	file:
port_count	sim/bfin/machs.c	/^  size_t port_count;$/;"	m	struct:bfin_model_data	file:
port_direction	sim/common/sim-basics.h	/^} port_direction;$/;"	t	typeref:enum:__anon649
port_direction	sim/ppc/basics.h	/^} port_direction;$/;"	t	typeref:enum:__anon968
port_functions	gdb/guile/scm-ports.c	/^static const scheme_function port_functions[] =$/;"	v	file:
port_init	sim/erc32/erc32.c	/^port_init()$/;"	f	file:
port_keyword	gdb/guile/scm-disasm.c	/^static SCM port_keyword;$/;"	v	file:
port_msgs_queued	gdb/gnu-nat.c	/^port_msgs_queued (mach_port_t port)$/;"	f	file:
port_name_array_t	gdb/darwin-nat-info.c	65;"	d	file:
port_type_array_t	gdb/darwin-nat-info.c	66;"	d	file:
ports	gdb/ser-go32.c	/^ports[4] =$/;"	v	typeref:struct:dos_ttystate	file:
ports	sim/common/hw-ports.c	/^  const struct hw_port_descriptor *ports;$/;"	m	struct:hw_port_data	typeref:struct:hw_port_data::hw_port_descriptor	file:
ports	sim/ppc/device_table.h	/^  const device_interrupt_port_descriptor *ports;$/;"	m	struct:_device_interrupt_callbacks
ports_of_hw	sim/common/hw-device.h	/^  struct hw_port_data *ports_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_port_data
portval	sim/cris/dv-cris.c	/^   unsigned32 portval, vec;$/;"	m	struct:cris_vec_tr	file:
pos	bfd/bfd-in.h	/^    file_ptr pos;$/;"	m	union:orl::__anon1023
pos	bfd/bfd-in2.h	/^    file_ptr pos;$/;"	m	union:orl::__anon1146
pos	bfd/wasm-module.c	/^  bfd_vma pos;$/;"	m	struct:compute_section_arg	file:
pos	gdb/corelow.c	/^  ULONGEST pos;$/;"	m	struct:spuid_list	file:
pos	include/opcode/tic6x.h	/^  unsigned short pos;$/;"	m	struct:__anon1306
pos	include/vms/dsc.h	/^  unsigned char pos[4];$/;"	m	struct:vms_dsc_ubs
pos	sim/igen/table.c	/^  char *pos;$/;"	m	struct:_open_table	file:
pos	sim/ppc/hw_disk.c	/^  unsigned_word pos;$/;"	m	struct:_hw_disk_instance	file:
pos	sim/ppc/hw_eeprom.c	/^  unsigned_word pos;$/;"	m	struct:_hw_eeprom_instance	file:
pos	sim/ppc/pk_disklabel.c	/^  unsigned_word pos;$/;"	m	struct:_disklabel	file:
pos	sim/ppc/table.c	/^  char *pos;$/;"	m	struct:_open_table	file:
pos	sim/testsuite/sim/h8300/extl.s	/^pos:	.long	0xffff0001$/;"	l
pos	sim/testsuite/sim/h8300/extw.s	/^pos:	.word	0xff01$/;"	l
pos	zlib/zlib.h	/^    z_off64_t pos;$/;"	m	struct:gzFile_s
pos2	sim/testsuite/sim/h8300/extl.s	/^pos2:	.long	0xffffff01$/;"	l
pos_atr	gdb/ada-lang.c	/^pos_atr (struct value *arg)$/;"	f	file:
pos_in_buffered_data	zlib/contrib/minizip/zip.c	/^    uInt pos_in_buffered_data;  \/* last written byte in buffered_data *\/$/;"	m	struct:__anon991	file:
pos_in_central_dir	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T pos_in_central_dir;   \/* pos of the current file in the central dir*\/$/;"	m	struct:__anon995	file:
pos_in_zip_directory	zlib/contrib/minizip/unzip.h	/^    ZPOS64_T pos_in_zip_directory;   \/* offset in zip file directory *\/$/;"	m	struct:unz64_file_pos_s
pos_in_zip_directory	zlib/contrib/minizip/unzip.h	/^    uLong pos_in_zip_directory;   \/* offset in zip file directory *\/$/;"	m	struct:unz_file_pos_s
pos_in_zipfile	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T pos_in_zipfile;       \/* position in byte on the zipfile, for fseek*\/$/;"	m	struct:__anon994	file:
pos_local_extrafield	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T pos_local_extrafield;   \/* position in the local extra field in read*\/$/;"	m	struct:__anon994	file:
pos_local_header	zlib/contrib/minizip/zip.c	/^    ZPOS64_T pos_local_header;     \/* offset of the local header of the file$/;"	m	struct:__anon991	file:
pos_out_of_range	opcodes/v850-opc.c	/^static const char * pos_out_of_range = N_ ("position value is out of range");$/;"	v	file:
pos_string	sim/igen/ld-insn.h	/^  char *pos_string;$/;"	m	struct:_insn_field_entry
pos_string	sim/ppc/ld-insn.h	/^  char *pos_string;$/;"	m	struct:_insn_field
pos_type	readline/examples/readlinebuf.h	/^	typedef streampos pos_type;$/;"	t	class:readlinebuf
pos_zip64extrainfo	zlib/contrib/minizip/zip.c	/^    ZPOS64_T pos_zip64extrainfo;$/;"	m	struct:__anon991	file:
position	include/opcode/d30v.h	/^  int position;$/;"	m	struct:d30v_operand
position	include/xtensa-isa-internal.h	/^  int position;$/;"	m	struct:xtensa_slot_internal_struct
position	opcodes/i386-gen.c	/^  int position;$/;"	m	struct:bitfield	file:
positional_list	gdb/ada-exp.y	/^positional_list :$/;"	l
positive	opcodes/bfin-dis.c	/^  const char positive;$/;"	m	struct:__anon27	file:
positive	sim/bfin/bfin-sim.c	/^  const char positive;$/;"	m	struct:__anon822	file:
posixly_correct	gdb/gnulib/import/fnmatch.c	/^static int posixly_correct;$/;"	v	file:
posixly_correct	libiberty/getopt.c	/^static char *posixly_correct;$/;"	v	file:
possible_user_operator_p	gdb/ada-lang.c	/^possible_user_operator_p (enum exp_opcode op, struct value *args[])$/;"	f	file:
possibly_dynamic_relocs	bfd/elf32-score.c	/^  unsigned int possibly_dynamic_relocs;$/;"	m	struct:score_elf_link_hash_entry	file:
possibly_dynamic_relocs	bfd/elf32-score7.c	/^  unsigned int possibly_dynamic_relocs;$/;"	m	struct:score_elf_link_hash_entry	file:
possibly_dynamic_relocs	bfd/elfxx-mips.c	/^  unsigned int possibly_dynamic_relocs;$/;"	m	struct:mips_elf_link_hash_entry	file:
post_attach	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::post_attach (int pid)$/;"	f	class:aarch64_linux_nat_target
post_attach	gdb/fbsd-nat.c	/^fbsd_nat_target::post_attach (int pid)$/;"	f	class:fbsd_nat_target
post_attach	gdb/inf-child.c	/^inf_child_target::post_attach (int pid)$/;"	f	class:inf_child_target
post_attach	gdb/inf-ptrace.c	/^inf_ptrace_target::post_attach (int pid)$/;"	f	class:inf_ptrace_target
post_attach	gdb/linux-nat.c	/^linux_nat_target::post_attach (int pid)$/;"	f	class:linux_nat_target
post_attach	gdb/nto-procfs.c	/^nto_procfs_target::post_attach (pid_t pid)$/;"	f	class:nto_procfs_target
post_attach	gdb/remote.c	/^extended_remote_target::post_attach (int pid)$/;"	f	class:extended_remote_target
post_attach	gdb/spu-linux-nat.c	/^spu_linux_nat_target::post_attach (int pid)$/;"	f	class:spu_linux_nat_target
post_attach	gdb/target-delegates.c	/^debug_target::post_attach (int arg0)$/;"	f	class:debug_target
post_attach	gdb/target-delegates.c	/^dummy_target::post_attach (int arg0)$/;"	f	class:dummy_target
post_attach	gdb/target-delegates.c	/^target_ops::post_attach (int arg0)$/;"	f	class:target_ops
post_byte	sim/testsuite/sim/h8300/addb.s	/^post_byte:	.byte 0$/;"	l
post_byte	sim/testsuite/sim/h8300/andb.s	/^post_byte:	.byte 0$/;"	l
post_byte	sim/testsuite/sim/h8300/cmpb.s	/^post_byte:	.byte 0$/;"	l
post_byte	sim/testsuite/sim/h8300/orb.s	/^post_byte:	.byte 0$/;"	l
post_byte	sim/testsuite/sim/h8300/subb.s	/^post_byte:	.byte 0$/;"	l
post_byte	sim/testsuite/sim/h8300/xorb.s	/^post_byte:	.byte 0$/;"	l
post_create_inferior	gdb/gdbserver/target.h	/^  void (*post_create_inferior) (void);$/;"	m	struct:target_ops
post_create_inferior	gdb/infcmd.c	/^post_create_inferior (struct target_ops *target, int from_tty)$/;"	f
post_fork_inferior	gdb/gdbserver/fork-child.c	/^post_fork_inferior (int pid, const char *program)$/;"	f
post_index	opcodes/epiphany-desc.h	/^typedef enum post_index {$/;"	g
post_init	gdb/gdbarch.c	/^  gdbarch_data_post_init_ftype *post_init;$/;"	m	struct:gdbarch_data	file:
post_startup_inferior	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::post_startup_inferior (ptid_t ptid)$/;"	f	class:aarch64_linux_nat_target
post_startup_inferior	gdb/fbsd-nat.c	/^fbsd_nat_target::post_startup_inferior (ptid_t pid)$/;"	f	class:fbsd_nat_target
post_startup_inferior	gdb/inf-child.c	/^inf_child_target::post_startup_inferior (ptid_t ptid)$/;"	f	class:inf_child_target
post_startup_inferior	gdb/inf-ptrace.c	/^inf_ptrace_target::post_startup_inferior (ptid_t pid)$/;"	f	class:inf_ptrace_target
post_startup_inferior	gdb/linux-nat.c	/^linux_nat_target::post_startup_inferior (ptid_t ptid)$/;"	f	class:linux_nat_target
post_startup_inferior	gdb/spu-linux-nat.c	/^spu_linux_nat_target::post_startup_inferior (ptid_t ptid)$/;"	f	class:spu_linux_nat_target
post_startup_inferior	gdb/target-delegates.c	/^debug_target::post_startup_inferior (ptid_t arg0)$/;"	f	class:debug_target
post_startup_inferior	gdb/target-delegates.c	/^dummy_target::post_startup_inferior (ptid_t arg0)$/;"	f	class:dummy_target
post_startup_inferior	gdb/target-delegates.c	/^target_ops::post_startup_inferior (ptid_t arg0)$/;"	f	class:target_ops
post_startup_inferior	gdb/x86-linux-nat.c	/^x86_linux_nat_target::post_startup_inferior (ptid_t ptid)$/;"	f	class:x86_linux_nat_target
post_wait	sim/frv/profile.h	/^  long post_wait;  \/* number of cycles that post processing in the current$/;"	m	struct:__anon247
post_wait_for_ACC	sim/frv/profile.c	/^post_wait_for_ACC (SIM_CPU *cpu, INT in_ACC)$/;"	f
post_wait_for_CCR	sim/frv/profile.c	/^post_wait_for_CCR (SIM_CPU *cpu, INT in_CCR)$/;"	f
post_wait_for_FR	sim/frv/profile.c	/^post_wait_for_FR (SIM_CPU *cpu, INT in_FR)$/;"	f
post_wait_for_FRdouble	sim/frv/profile.c	/^post_wait_for_FRdouble (SIM_CPU *cpu, INT in_FR)$/;"	f
post_wait_for_SPR	sim/frv/profile.c	/^post_wait_for_SPR (SIM_CPU *cpu, INT in_SPR)$/;"	f
post_wait_for_fdiv	sim/frv/profile.c	/^post_wait_for_fdiv (SIM_CPU *cpu, INT slot)$/;"	f
post_wait_for_float	sim/frv/profile.c	/^post_wait_for_float (SIM_CPU *cpu, INT slot)$/;"	f
post_wait_for_fsqrt	sim/frv/profile.c	/^post_wait_for_fsqrt (SIM_CPU *cpu, INT slot)$/;"	f
post_wait_for_media	sim/frv/profile.c	/^post_wait_for_media (SIM_CPU *cpu, INT slot)$/;"	f
posted_irq	sim/erc32/erc32.c	/^static uint32   posted_irq;$/;"	v	file:
postfork_child_hook	gdb/fork-child.c	/^postfork_child_hook ()$/;"	f
postfork_child_hook	gdb/gdbserver/fork-child.c	/^postfork_child_hook ()$/;"	f
postfork_hook	gdb/fork-child.c	/^postfork_hook (pid_t pid)$/;"	f
postfork_hook	gdb/gdbserver/fork-child.c	/^postfork_hook (pid_t pid)$/;"	f
postind	include/opcode/aarch64.h	/^	  unsigned postind : 1;		\/* Post-indexed.  *\/$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299
postindex_memory_operand	gdb/gdbserver/linux-aarch64-low.c	/^postindex_memory_operand (int32_t index)$/;"	f	file:
postproc_subst_rhs	readline/histexpand.c	/^postproc_subst_rhs ()$/;"	f	file:
postprocess	etc/texi2pod.pl	/^sub postprocess$/;"	s
postprocess_matches	readline/complete.c	/^postprocess_matches (matchesp, matching_filenames)$/;"	f	file:
powerof2	opcodes/crx-dis.c	/^powerof2 (int x)$/;"	f	file:
powerpc-cell32l-expedite	gdb/features/Makefile	/^rs6000\/powerpc-cell32l-expedite = r1,pc,r0,orig_r3,r4$/;"	m
powerpc-cell64l-expedite	gdb/features/Makefile	/^rs6000\/powerpc-cell64l-expedite = r1,pc,r0,orig_r3,r4$/;"	m
powerpc-expedite	gdb/features/Makefile	/^powerpc-expedite = r1,pc$/;"	m
powerpc32_plt_stub	gdb/ppc-linux-tdep.c	/^static const struct ppc_insn_pattern powerpc32_plt_stub[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
powerpc32_plt_stub_so_1	gdb/ppc-linux-tdep.c	/^static const struct ppc_insn_pattern powerpc32_plt_stub_so_1[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
powerpc32_plt_stub_so_2	gdb/ppc-linux-tdep.c	/^static const struct ppc_insn_pattern powerpc32_plt_stub_so_2[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
powerpc_boot_vec	bfd/ppcboot.c	/^const bfd_target powerpc_boot_vec =$/;"	v
powerpc_compatible	bfd/cpu-powerpc.c	/^powerpc_compatible (const bfd_arch_info_type *a,$/;"	f	file:
powerpc_context_offsets	gdb/ppc-ravenscar-thread.c	/^static const int powerpc_context_offsets[] =$/;"	v	file:
powerpc_disassembler_options	gdb/rs6000-tdep.c	/^static char *powerpc_disassembler_options;$/;"	v	file:
powerpc_elf_abi	gdb/ppc-tdep.h	/^enum powerpc_elf_abi$/;"	g
powerpc_init_dialect	opcodes/ppc-dis.c	/^powerpc_init_dialect (struct disassemble_info *info)$/;"	f	file:
powerpc_linux_in_dynsym_resolve_code	gdb/ppc-linux-tdep.c	/^powerpc_linux_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
powerpc_long_double_abi	gdb/ppc-tdep.h	/^enum powerpc_long_double_abi$/;"	g
powerpc_macro	include/opcode/ppc.h	/^struct powerpc_macro$/;"	s
powerpc_macros	opcodes/ppc-opc.c	/^const struct powerpc_macro powerpc_macros[] = {$/;"	v	typeref:struct:powerpc_macro
powerpc_num_macros	opcodes/ppc-opc.c	/^const int powerpc_num_macros =$/;"	v
powerpc_num_opcodes	opcodes/ppc-opc.c	/^const unsigned int powerpc_num_opcodes =$/;"	v
powerpc_opcd_indices	opcodes/ppc-dis.c	/^static unsigned short powerpc_opcd_indices[PPC_OPCD_SEGS + 1];$/;"	v	file:
powerpc_opcode	include/opcode/ppc.h	/^struct powerpc_opcode$/;"	s
powerpc_opcodes	opcodes/ppc-opc.c	/^const struct powerpc_opcode powerpc_opcodes[] = {$/;"	v	typeref:struct:powerpc_opcode
powerpc_operand	include/opcode/ppc.h	/^struct powerpc_operand$/;"	s
powerpc_operands	opcodes/ppc-opc.c	/^const struct powerpc_operand powerpc_operands[] =$/;"	v	typeref:struct:powerpc_operand
powerpc_set_soft_float	gdb/rs6000-tdep.c	/^powerpc_set_soft_float (const char *args, int from_tty,$/;"	f	file:
powerpc_set_vector_abi	gdb/rs6000-tdep.c	/^powerpc_set_vector_abi (const char *args, int from_tty,$/;"	f	file:
powerpc_so_ops	gdb/ppc-linux-tdep.c	/^static struct target_so_ops powerpc_so_ops;$/;"	v	typeref:struct:target_so_ops	file:
powerpc_soft_float_global	gdb/rs6000-tdep.c	/^static enum auto_boolean powerpc_soft_float_global = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean	file:
powerpc_vector_abi	gdb/ppc-tdep.h	/^enum powerpc_vector_abi$/;"	g
powerpc_vector_abi_global	gdb/rs6000-tdep.c	/^static enum powerpc_vector_abi powerpc_vector_abi_global = POWERPC_VEC_AUTO;$/;"	v	typeref:enum:powerpc_vector_abi	file:
powerpc_vector_abi_string	gdb/rs6000-tdep.c	/^static const char *powerpc_vector_abi_string = "auto";$/;"	v	file:
powerpc_vector_strings	gdb/rs6000-tdep.c	/^static const char *const powerpc_vector_strings[] =$/;"	v	file:
powerpc_xcoff_vec	bfd/coff-rs6000.c	/^const bfd_target powerpc_xcoff_vec =$/;"	v
powers	libdecnumber/decNumber.c	188;"	d	file:
powf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (powf);$/;"	v
powf	gdb/gnulib/import/math.in.h	1630;"	d
powf	gdb/gnulib/import/math.in.h	1636;"	d
pp_children_as_list	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_children_as_list (object):$/;"	c
pp_eval_type	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_eval_type (object):$/;"	c
pp_hint_error	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_hint_error (object):$/;"	c
pp_int_typedef	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_int_typedef (object):$/;"	c
pp_ls	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_ls (object):$/;"	c
pp_ls_encoding	gdb/testsuite/gdb.python/py-prettyprint.py	/^pp_ls_encoding = None$/;"	v
pp_multiple_virtual	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_multiple_virtual (object):$/;"	c
pp_ns	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_ns (object):$/;"	c
pp_nullstr	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_nullstr (object):$/;"	c
pp_outer	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_outer (object):$/;"	c
pp_s	gdb/testsuite/gdb.python/py-frame-args.py	/^class pp_s (object):$/;"	c
pp_s	gdb/testsuite/gdb.python/py-pp-maint.py	/^class pp_s (object):$/;"	c
pp_s	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_s (object):$/;"	c
pp_s-printer	gdb/testsuite/gdb.guile/scm-pretty-print.scm	/^(define (pp_s-printer prefix val)$/;"	f
pp_s1	gdb/testsuite/gdb.python/py-pp-registration.py	/^class pp_s1 (object):$/;"	c
pp_s2	gdb/testsuite/gdb.python/py-pp-registration.py	/^class pp_s2 (object):$/;"	c
pp_ss	gdb/testsuite/gdb.python/py-frame-args.py	/^class pp_ss (object):$/;"	c
pp_ss	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^class pp_ss:$/;"	c
pp_ss	gdb/testsuite/gdb.python/py-pp-maint.py	/^class pp_ss (object):$/;"	c
pp_ss	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_ss (object):$/;"	c
pp_ss	gdb/testsuite/gdb.python/py-section-script.py	/^class pp_ss:$/;"	c
pp_sss	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_sss (object):$/;"	c
pp_type_error_symbol	gdb/guile/scm-pretty-print.c	/^static SCM pp_type_error_symbol;$/;"	v	file:
pp_vbase1	gdb/testsuite/gdb.python/py-prettyprint.py	/^class pp_vbase1 (object):$/;"	c
ppbase_reloc	bfd/coff-tic80.c	/^ppbase_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc32_be_linux_vrregmap	gdb/ppc-linux-tdep.c	/^static const struct regcache_map_entry ppc32_be_linux_vrregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
ppc32_be_linux_vrregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc32_be_linux_vrregset = {$/;"	v	typeref:struct:regset	file:
ppc32_fbsd_fpregset	gdb/ppc-fbsd-tdep.c	/^static const struct regset ppc32_fbsd_fpregset = {$/;"	v	typeref:struct:regset	file:
ppc32_fbsd_gregset	gdb/ppc-fbsd-tdep.c	/^static const struct regset ppc32_fbsd_gregset = {$/;"	v	typeref:struct:regset	file:
ppc32_fbsd_reg_offsets	gdb/ppc-fbsd-tdep.c	/^static const struct ppc_reg_offsets ppc32_fbsd_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
ppc32_le_linux_vrregmap	gdb/ppc-linux-tdep.c	/^static const struct regcache_map_entry ppc32_le_linux_vrregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
ppc32_le_linux_vrregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc32_le_linux_vrregset = {$/;"	v	typeref:struct:regset	file:
ppc32_linux_fpregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc32_linux_fpregset = {$/;"	v	typeref:struct:regset	file:
ppc32_linux_gregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc32_linux_gregset = {$/;"	v	typeref:struct:regset	file:
ppc32_linux_reg_offsets	gdb/ppc-linux-tdep.c	/^static const struct ppc_reg_offsets ppc32_linux_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
ppc32_linux_sigaction_cache_init	gdb/ppc-linux-tdep.c	/^ppc32_linux_sigaction_cache_init (const struct tramp_frame *self,$/;"	f	file:
ppc32_linux_sigaction_tramp_frame	gdb/ppc-linux-tdep.c	/^static struct tramp_frame ppc32_linux_sigaction_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
ppc32_linux_sighandler_cache_init	gdb/ppc-linux-tdep.c	/^ppc32_linux_sighandler_cache_init (const struct tramp_frame *self,$/;"	f	file:
ppc32_linux_sighandler_tramp_frame	gdb/ppc-linux-tdep.c	/^static struct tramp_frame ppc32_linux_sighandler_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
ppc32_linux_vsxregmap	gdb/ppc-linux-tdep.c	/^static const struct regcache_map_entry ppc32_linux_vsxregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
ppc32_linux_vsxregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc32_linux_vsxregset = {$/;"	v	typeref:struct:regset	file:
ppc476_workaround	bfd/elf32-ppc.h	/^  int ppc476_workaround;$/;"	m	struct:ppc_elf_params
ppc64_64bit_inferior_p	gdb/nat/ppc-linux.c	/^ppc64_64bit_inferior_p (long msr)$/;"	f	file:
ppc64_aggregate_candidate	gdb/ppc-sysv-tdep.c	/^ppc64_aggregate_candidate (struct type *type,$/;"	f	file:
ppc64_convert_from_func_ptr_addr	gdb/ppc64-tdep.c	/^ppc64_convert_from_func_ptr_addr (struct gdbarch *gdbarch,$/;"	f
ppc64_decode_local_entry	include/elf/ppc64.h	/^ppc64_decode_local_entry(unsigned int other)$/;"	f
ppc64_elf_action_discarded	bfd/elf64-ppc.c	/^ppc64_elf_action_discarded (asection *sec)$/;"	f	file:
ppc64_elf_add_symbol_hook	bfd/elf64-ppc.c	/^ppc64_elf_add_symbol_hook (bfd *ibfd,$/;"	f	file:
ppc64_elf_adjust_dynamic_symbol	bfd/elf64-ppc.c	/^ppc64_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_archive_symbol_lookup	bfd/elf64-ppc.c	/^ppc64_elf_archive_symbol_lookup (bfd *abfd,$/;"	f	file:
ppc64_elf_before_check_relocs	bfd/elf64-ppc.c	/^ppc64_elf_before_check_relocs (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
ppc64_elf_branch_reloc	bfd/elf64-ppc.c	/^ppc64_elf_branch_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_brtaken_reloc	bfd/elf64-ppc.c	/^ppc64_elf_brtaken_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_build_stubs	bfd/elf64-ppc.c	/^ppc64_elf_build_stubs (struct bfd_link_info *info,$/;"	f
ppc64_elf_check_init_fini	bfd/elf64-ppc.c	/^ppc64_elf_check_init_fini (struct bfd_link_info *info)$/;"	f
ppc64_elf_check_relocs	bfd/elf64-ppc.c	/^ppc64_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_copy_indirect_symbol	bfd/elf64-ppc.c	/^ppc64_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_edit_opd	bfd/elf64-ppc.c	/^ppc64_elf_edit_opd (struct bfd_link_info *info)$/;"	f
ppc64_elf_edit_toc	bfd/elf64-ppc.c	/^ppc64_elf_edit_toc (struct bfd_link_info *info)$/;"	f
ppc64_elf_finish_dynamic_sections	bfd/elf64-ppc.c	/^ppc64_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
ppc64_elf_finish_dynamic_symbol	bfd/elf64-ppc.c	/^ppc64_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
ppc64_elf_finish_multitoc_partition	bfd/elf64-ppc.c	/^ppc64_elf_finish_multitoc_partition (struct bfd_link_info *info)$/;"	f
ppc64_elf_func_desc_adjust	bfd/elf64-ppc.c	/^ppc64_elf_func_desc_adjust (bfd *obfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc64_elf_gc_keep	bfd/elf64-ppc.c	/^ppc64_elf_gc_keep (struct bfd_link_info *info)$/;"	f	file:
ppc64_elf_gc_mark_dynamic_ref	bfd/elf64-ppc.c	/^ppc64_elf_gc_mark_dynamic_ref (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
ppc64_elf_gc_mark_hook	bfd/elf64-ppc.c	/^ppc64_elf_gc_mark_hook (asection *sec,$/;"	f	file:
ppc64_elf_gc_sections	bfd/elf64-ppc.c	/^ppc64_elf_gc_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ppc64_elf_get_synthetic_symtab	bfd/elf64-ppc.c	/^ppc64_elf_get_synthetic_symtab (bfd *abfd,$/;"	f	file:
ppc64_elf_grok_prstatus	bfd/elf64-ppc.c	/^ppc64_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
ppc64_elf_grok_psinfo	bfd/elf64-ppc.c	/^ppc64_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
ppc64_elf_ha_reloc	bfd/elf64-ppc.c	/^ppc64_elf_ha_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_has_small_toc_reloc	bfd/elf64-ppc.c	/^ppc64_elf_has_small_toc_reloc (asection *i)$/;"	f
ppc64_elf_hash_symbol	bfd/elf64-ppc.c	/^ppc64_elf_hash_symbol (struct elf_link_hash_entry *h)$/;"	f	file:
ppc64_elf_hide_symbol	bfd/elf64-ppc.c	/^ppc64_elf_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_howto_raw	bfd/elf64-ppc.c	/^static reloc_howto_type ppc64_elf_howto_raw[] =$/;"	v	file:
ppc64_elf_howto_table	bfd/elf64-ppc.c	/^static reloc_howto_type *ppc64_elf_howto_table[(int) R_PPC64_max];$/;"	v	file:
ppc64_elf_info_to_howto	bfd/elf64-ppc.c	/^ppc64_elf_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
ppc64_elf_init_stub_bfd	bfd/elf64-ppc.c	/^ppc64_elf_init_stub_bfd (struct bfd_link_info *info,$/;"	f
ppc64_elf_inline_plt	bfd/elf64-ppc.c	/^ppc64_elf_inline_plt (struct bfd_link_info *info)$/;"	f
ppc64_elf_layout_multitoc	bfd/elf64-ppc.c	/^ppc64_elf_layout_multitoc (struct bfd_link_info *info)$/;"	f
ppc64_elf_link_hash_table_create	bfd/elf64-ppc.c	/^ppc64_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
ppc64_elf_link_hash_table_free	bfd/elf64-ppc.c	/^ppc64_elf_link_hash_table_free (bfd *obfd)$/;"	f	file:
ppc64_elf_link_just_syms	bfd/elf64-ppc.c	/^ppc64_elf_link_just_syms (asection *sec, struct bfd_link_info *info)$/;"	f	file:
ppc64_elf_make_msymbol_special	gdb/ppc64-tdep.c	/^ppc64_elf_make_msymbol_special (asymbol *sym, struct minimal_symbol *msym)$/;"	f
ppc64_elf_maybe_function_sym	bfd/elf64-ppc.c	/^ppc64_elf_maybe_function_sym (const asymbol *sym, asection *sec,$/;"	f	file:
ppc64_elf_merge_private_bfd_data	bfd/elf64-ppc.c	/^ppc64_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
ppc64_elf_merge_symbol	bfd/elf64-ppc.c	/^ppc64_elf_merge_symbol (struct elf_link_hash_entry *h,$/;"	f	file:
ppc64_elf_merge_symbol_attribute	bfd/elf64-ppc.c	/^ppc64_elf_merge_symbol_attribute (struct elf_link_hash_entry *h,$/;"	f	file:
ppc64_elf_mkobject	bfd/elf64-ppc.c	/^ppc64_elf_mkobject (bfd *abfd)$/;"	f	file:
ppc64_elf_new_section_hook	bfd/elf64-ppc.c	/^ppc64_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
ppc64_elf_next_input_section	bfd/elf64-ppc.c	/^ppc64_elf_next_input_section (struct bfd_link_info *info, asection *isec)$/;"	f
ppc64_elf_next_toc_section	bfd/elf64-ppc.c	/^ppc64_elf_next_toc_section (struct bfd_link_info *info, asection *isec)$/;"	f
ppc64_elf_notice_as_needed	bfd/elf64-ppc.c	/^ppc64_elf_notice_as_needed (bfd *ibfd,$/;"	f	file:
ppc64_elf_obj_tdata	bfd/elf64-ppc.c	/^struct ppc64_elf_obj_tdata$/;"	s	file:
ppc64_elf_object_p	bfd/elf64-ppc.c	/^ppc64_elf_object_p (bfd *abfd)$/;"	f	file:
ppc64_elf_output_symbol_hook	bfd/elf64-ppc.c	/^ppc64_elf_output_symbol_hook (struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_params	bfd/elf64-ppc.h	/^struct ppc64_elf_params$/;"	s
ppc64_elf_print_private_bfd_data	bfd/elf64-ppc.c	/^ppc64_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
ppc64_elf_reloc_name_lookup	bfd/elf64-ppc.c	/^ppc64_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc64_elf_reloc_type_class	bfd/elf64-ppc.c	/^ppc64_elf_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
ppc64_elf_reloc_type_lookup	bfd/elf64-ppc.c	/^ppc64_elf_reloc_type_lookup (bfd *abfd,$/;"	f	file:
ppc64_elf_relocate_section	bfd/elf64-ppc.c	/^ppc64_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
ppc64_elf_section_data	bfd/elf64-ppc.c	3143;"	d	file:
ppc64_elf_sectoff_ha_reloc	bfd/elf64-ppc.c	/^ppc64_elf_sectoff_ha_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_sectoff_reloc	bfd/elf64-ppc.c	/^ppc64_elf_sectoff_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_set_toc	bfd/elf64-ppc.c	/^ppc64_elf_set_toc (struct bfd_link_info *info, bfd *obfd)$/;"	f
ppc64_elf_setup_section_lists	bfd/elf64-ppc.c	/^ppc64_elf_setup_section_lists (struct bfd_link_info *info)$/;"	f
ppc64_elf_size_dynamic_sections	bfd/elf64-ppc.c	/^ppc64_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
ppc64_elf_size_stubs	bfd/elf64-ppc.c	/^ppc64_elf_size_stubs (struct bfd_link_info *info)$/;"	f
ppc64_elf_special_sections	bfd/elf64-ppc.c	/^static const struct bfd_elf_special_section ppc64_elf_special_sections[]=$/;"	v	typeref:struct:bfd_elf_special_section	file:
ppc64_elf_start_multitoc_partition	bfd/elf64-ppc.c	/^ppc64_elf_start_multitoc_partition (struct bfd_link_info *info)$/;"	f
ppc64_elf_tdata	bfd/elf64-ppc.c	2944;"	d	file:
ppc64_elf_tls_optimize	bfd/elf64-ppc.c	/^ppc64_elf_tls_optimize (struct bfd_link_info *info)$/;"	f
ppc64_elf_tls_setup	bfd/elf64-ppc.c	/^ppc64_elf_tls_setup (struct bfd_link_info *info)$/;"	f
ppc64_elf_toc64_reloc	bfd/elf64-ppc.c	/^ppc64_elf_toc64_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_toc_ha_reloc	bfd/elf64-ppc.c	/^ppc64_elf_toc_ha_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_toc_reloc	bfd/elf64-ppc.c	/^ppc64_elf_toc_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_unhandled_reloc	bfd/elf64-ppc.c	/^ppc64_elf_unhandled_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
ppc64_elf_write_core_note	bfd/elf64-ppc.c	/^ppc64_elf_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,$/;"	f	file:
ppc64_elfv2_abi_homogeneous_aggregate	gdb/ppc-sysv-tdep.c	/^ppc64_elfv2_abi_homogeneous_aggregate (struct type *type,$/;"	f	file:
ppc64_emit_add	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_add (void)$/;"	f	file:
ppc64_emit_bit_and	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_bit_and (void)$/;"	f	file:
ppc64_emit_bit_not	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_bit_not (void)$/;"	f	file:
ppc64_emit_bit_or	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_bit_or (void)$/;"	f	file:
ppc64_emit_bit_xor	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_bit_xor (void)$/;"	f	file:
ppc64_emit_const	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_const (LONGEST num)$/;"	f	file:
ppc64_emit_epilogue	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_epilogue (void)$/;"	f	file:
ppc64_emit_eq_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_equal	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_equal (void)$/;"	f	file:
ppc64_emit_ext	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_ext (int arg)$/;"	f	file:
ppc64_emit_ge_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_ge_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_gt_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_if_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_le_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_less_signed	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_less_signed (void)$/;"	f	file:
ppc64_emit_less_unsigned	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_less_unsigned (void)$/;"	f	file:
ppc64_emit_log_not	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_log_not (void)$/;"	f	file:
ppc64_emit_lsh	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_lsh (void)$/;"	f	file:
ppc64_emit_lt_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_mul	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_mul (void)$/;"	f	file:
ppc64_emit_ne_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc64_emit_pop	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_pop (void)$/;"	f	file:
ppc64_emit_ref	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_ref (int size)$/;"	f	file:
ppc64_emit_rsh_signed	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_rsh_signed (void)$/;"	f	file:
ppc64_emit_rsh_unsigned	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_rsh_unsigned (void)$/;"	f	file:
ppc64_emit_stack_flush	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_stack_flush (void)$/;"	f	file:
ppc64_emit_sub	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_sub (void)$/;"	f	file:
ppc64_emit_swap	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_swap (void)$/;"	f	file:
ppc64_emit_zero_ext	gdb/gdbserver/linux-ppc-low.c	/^ppc64_emit_zero_ext (int arg)$/;"	f	file:
ppc64_encode_local_entry	include/elf/ppc64.h	/^ppc64_encode_local_entry(unsigned int val)$/;"	f
ppc64_fbsd_gregset	gdb/ppc-fbsd-tdep.c	/^static const struct regset ppc64_fbsd_gregset = {$/;"	v	typeref:struct:regset	file:
ppc64_fbsd_reg_offsets	gdb/ppc-fbsd-tdep.c	/^static const struct ppc_reg_offsets ppc64_fbsd_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
ppc64_host_hwcap	gdb/nat/ppc-linux.c	/^ppc64_host_hwcap (unsigned long *valp)$/;"	f	file:
ppc64_linux_gregset	gdb/ppc-linux-tdep.c	/^static const struct regset ppc64_linux_gregset = {$/;"	v	typeref:struct:regset	file:
ppc64_linux_record_tdep	gdb/ppc-linux-tdep.c	/^static struct linux_record_tdep ppc64_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
ppc64_linux_reg_offsets	gdb/ppc-linux-tdep.c	/^static const struct ppc_reg_offsets ppc64_linux_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
ppc64_linux_sigaction_cache_init	gdb/ppc-linux-tdep.c	/^ppc64_linux_sigaction_cache_init (const struct tramp_frame *self,$/;"	f	file:
ppc64_linux_sigaction_tramp_frame	gdb/ppc-linux-tdep.c	/^static struct tramp_frame ppc64_linux_sigaction_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
ppc64_linux_sighandler_cache_init	gdb/ppc-linux-tdep.c	/^ppc64_linux_sighandler_cache_init (const struct tramp_frame *self,$/;"	f	file:
ppc64_linux_sighandler_tramp_frame	gdb/ppc-linux-tdep.c	/^static struct tramp_frame ppc64_linux_sighandler_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
ppc64_plt_entry_point	gdb/ppc64-tdep.c	/^ppc64_plt_entry_point (struct frame_info *frame, CORE_ADDR plt_off)$/;"	f	file:
ppc64_skip_trampoline_code	gdb/ppc64-tdep.c	/^ppc64_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f
ppc64_skip_trampoline_code_1	gdb/ppc64-tdep.c	/^ppc64_skip_trampoline_code_1 (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
ppc64_standard_linkage1	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage1[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage1_target	gdb/ppc64-tdep.c	/^ppc64_standard_linkage1_target (struct frame_info *frame, unsigned int *insn)$/;"	f	file:
ppc64_standard_linkage2	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage2[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage2_target	gdb/ppc64-tdep.c	/^ppc64_standard_linkage2_target (struct frame_info *frame, unsigned int *insn)$/;"	f	file:
ppc64_standard_linkage3	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage3[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage3_target	gdb/ppc64-tdep.c	/^ppc64_standard_linkage3_target (struct frame_info *frame, unsigned int *insn)$/;"	f	file:
ppc64_standard_linkage4	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage4[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage4_target	gdb/ppc64-tdep.c	/^ppc64_standard_linkage4_target (struct frame_info *frame, unsigned int *insn)$/;"	f	file:
ppc64_standard_linkage5	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage5[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage6	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage6[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage7	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage7[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_standard_linkage8	gdb/ppc64-tdep.c	/^static const struct ppc_insn_pattern ppc64_standard_linkage8[] =$/;"	v	typeref:struct:ppc_insn_pattern	file:
ppc64_sysv_abi_push_dummy_call	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_dummy_call (struct gdbarch *gdbarch,$/;"	f
ppc64_sysv_abi_push_freg	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_freg (struct gdbarch *gdbarch,$/;"	f	file:
ppc64_sysv_abi_push_integer	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_integer (struct gdbarch *gdbarch, ULONGEST val,$/;"	f	file:
ppc64_sysv_abi_push_param	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_param (struct gdbarch *gdbarch,$/;"	f	file:
ppc64_sysv_abi_push_val	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_val (struct gdbarch *gdbarch,$/;"	f	file:
ppc64_sysv_abi_push_vreg	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_push_vreg (struct gdbarch *gdbarch, const bfd_byte *val,$/;"	f	file:
ppc64_sysv_abi_return_value	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f
ppc64_sysv_abi_return_value_base	gdb/ppc-sysv-tdep.c	/^ppc64_sysv_abi_return_value_base (struct gdbarch *gdbarch, struct type *valtype,$/;"	f	file:
ppc64_sysv_argpos	gdb/ppc-sysv-tdep.c	/^struct ppc64_sysv_argpos$/;"	s	file:
ppc64_tlsld_got	bfd/elf64-ppc.c	2947;"	d	file:
ppc64v1_emit_call	gdb/gdbserver/linux-ppc-low.c	/^ppc64v1_emit_call (CORE_ADDR fn)$/;"	f	file:
ppc64v1_emit_int_call_1	gdb/gdbserver/linux-ppc-low.c	/^ppc64v1_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc64v1_emit_ops_impl	gdb/gdbserver/linux-ppc-low.c	/^static struct emit_ops ppc64v1_emit_ops_impl =$/;"	v	typeref:struct:emit_ops	file:
ppc64v1_emit_prologue	gdb/gdbserver/linux-ppc-low.c	/^ppc64v1_emit_prologue (void)$/;"	f	file:
ppc64v1_emit_reg	gdb/gdbserver/linux-ppc-low.c	/^ppc64v1_emit_reg (int reg)$/;"	f	file:
ppc64v1_emit_void_call_2	gdb/gdbserver/linux-ppc-low.c	/^ppc64v1_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc64v2_emit_call	gdb/gdbserver/linux-ppc-low.c	/^ppc64v2_emit_call (CORE_ADDR fn)$/;"	f	file:
ppc64v2_emit_int_call_1	gdb/gdbserver/linux-ppc-low.c	/^ppc64v2_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc64v2_emit_ops_impl	gdb/gdbserver/linux-ppc-low.c	/^static struct emit_ops ppc64v2_emit_ops_impl =$/;"	v	typeref:struct:emit_ops	file:
ppc64v2_emit_prologue	gdb/gdbserver/linux-ppc-low.c	/^ppc64v2_emit_prologue (void)$/;"	f	file:
ppc64v2_emit_reg	gdb/gdbserver/linux-ppc-low.c	/^ppc64v2_emit_reg (int reg)$/;"	f	file:
ppc64v2_emit_void_call_2	gdb/gdbserver/linux-ppc-low.c	/^ppc64v2_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc_acc_regnum	gdb/ppc-tdep.h	/^    int ppc_acc_regnum;         \/* SPE 'acc' register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_add_stub	bfd/elf64-ppc.c	/^ppc_add_stub (const char *stub_name,$/;"	f	file:
ppc_allocate_toc_section	bfd/coff-ppc.c	/^ppc_allocate_toc_section (struct bfd_link_info *info ATTRIBUTE_UNUSED)$/;"	f
ppc_alt_plt	bfd/elf32-ppc.c	/^static struct bfd_elf_special_section ppc_alt_plt =$/;"	v	typeref:struct:bfd_elf_special_section	file:
ppc_altivec_support_p	gdb/rs6000-tdep.c	/^ppc_altivec_support_p (struct gdbarch *gdbarch)$/;"	f
ppc_arch_setup	gdb/gdbserver/linux-ppc-low.c	/^ppc_arch_setup (void)$/;"	f	file:
ppc_bfd_coff_final_link	bfd/coff-ppc.c	/^ppc_bfd_coff_final_link (bfd *abfd, struct bfd_link_info *info)$/;"	f
ppc_branch_hash_entry	bfd/elf64-ppc.c	/^struct ppc_branch_hash_entry {$/;"	s	file:
ppc_branch_hash_lookup	bfd/elf64-ppc.c	4273;"	d	file:
ppc_breakpoint	gdb/gdbserver/linux-ppc-low.c	/^static const unsigned int ppc_breakpoint = 0x7d821008;$/;"	v	file:
ppc_breakpoint_at	gdb/gdbserver/linux-ppc-low.c	/^ppc_breakpoint_at (CORE_ADDR where)$/;"	f	file:
ppc_breakpoint_len	gdb/gdbserver/linux-ppc-low.c	345;"	d	file:
ppc_build_one_stub	bfd/elf64-ppc.c	/^ppc_build_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
ppc_builtin_type_vec128	gdb/ppc-tdep.h	/^    struct type *ppc_builtin_type_vec128;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
ppc_builtin_type_vec64	gdb/ppc-tdep.h	/^    struct type *ppc_builtin_type_vec64;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
ppc_cannot_fetch_register	gdb/gdbserver/linux-ppc-low.c	/^ppc_cannot_fetch_register (int regno)$/;"	f	file:
ppc_cannot_store_register	gdb/gdbserver/linux-ppc-low.c	/^ppc_cannot_store_register (int regno)$/;"	f	file:
ppc_canonicalize_syscall	gdb/ppc-linux-tdep.c	/^ppc_canonicalize_syscall (int syscall)$/;"	f	file:
ppc_coff_howto_table	bfd/coff-ppc.c	/^static reloc_howto_type ppc_coff_howto_table[] =$/;"	v	file:
ppc_coff_link_hash_entry	bfd/coff-ppc.c	/^struct ppc_coff_link_hash_entry$/;"	s	file:
ppc_coff_link_hash_newfunc	bfd/coff-ppc.c	/^ppc_coff_link_hash_newfunc (struct bfd_hash_entry * entry,$/;"	f	file:
ppc_coff_link_hash_table	bfd/coff-ppc.c	/^struct ppc_coff_link_hash_table$/;"	s	file:
ppc_coff_link_hash_table_create	bfd/coff-ppc.c	/^ppc_coff_link_hash_table_create (bfd *abfd)$/;"	f	file:
ppc_coff_link_hash_table_init	bfd/coff-ppc.c	/^ppc_coff_link_hash_table_init (struct ppc_coff_link_hash_table *table,$/;"	f	file:
ppc_coff_reloc_name_lookup	bfd/coff-ppc.c	/^ppc_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_coff_reloc_type_lookup	bfd/coff-ppc.c	/^ppc_coff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_coff_rtype2howto	bfd/coff-ppc.c	/^ppc_coff_rtype2howto (arelent *relent, struct internal_reloc *internal)$/;"	f	file:
ppc_collect_fpregset	gdb/rs6000-tdep.c	/^ppc_collect_fpregset (const struct regset *regset,$/;"	f
ppc_collect_gregset	gdb/rs6000-tdep.c	/^ppc_collect_gregset (const struct regset *regset,$/;"	f
ppc_collect_ptrace_register	gdb/gdbserver/linux-ppc-low.c	/^ppc_collect_ptrace_register (struct regcache *regcache, int regno, char *buf)$/;"	f	file:
ppc_collect_reg	gdb/rs6000-tdep.c	/^ppc_collect_reg (const struct regcache *regcache, int regnum,$/;"	f
ppc_cpu_t	include/opcode/ppc.h	/^typedef uint64_t ppc_cpu_t;$/;"	t
ppc_cr_regnum	gdb/ppc-tdep.h	/^    int ppc_cr_regnum;		\/* Condition register *\/$/;"	m	struct:gdbarch_tdep
ppc_ctr_regnum	gdb/ppc-tdep.h	/^    int ppc_ctr_regnum;		\/* Count register *\/$/;"	m	struct:gdbarch_tdep
ppc_deal_with_atomic_sequence	gdb/rs6000-tdep.c	/^ppc_deal_with_atomic_sequence (struct regcache *regcache)$/;"	f
ppc_debug_info	gdb/ppc-linux-nat.c	/^struct ppc_debug_info$/;"	s	file:
ppc_displaced_step_closure	gdb/rs6000-tdep.c	/^typedef buf_displaced_step_closure ppc_displaced_step_closure;$/;"	t	file:
ppc_displaced_step_copy_insn	gdb/rs6000-tdep.c	/^ppc_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f	file:
ppc_displaced_step_fixup	gdb/rs6000-tdep.c	/^ppc_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f	file:
ppc_displaced_step_hw_singlestep	gdb/rs6000-tdep.c	/^ppc_displaced_step_hw_singlestep (struct gdbarch *gdbarch,$/;"	f	file:
ppc_dl0_regnum	gdb/ppc-tdep.h	/^    int ppc_dl0_regnum;		\/* First Decimal128 argument register pair.  *\/$/;"	m	struct:gdbarch_tdep
ppc_do_last	bfd/coff-ppc.c	/^ppc_do_last (bfd *abfd)$/;"	f	file:
ppc_dwarf2_frame_init_reg	gdb/rs6000-tdep.c	/^ppc_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
ppc_dyn_relocs	bfd/elf32-ppc.c	/^struct ppc_dyn_relocs$/;"	s	file:
ppc_dyn_relocs	bfd/elf64-ppc.c	/^struct ppc_dyn_relocs$/;"	s	file:
ppc_efpr0_regnum	gdb/ppc-tdep.h	/^    int ppc_efpr0_regnum;	\/* First Extended FP register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_elf_action_discarded	bfd/elf32-ppc.c	/^ppc_elf_action_discarded (asection *sec)$/;"	f	file:
ppc_elf_add_symbol_hook	bfd/elf32-ppc.c	/^ppc_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
ppc_elf_additional_program_headers	bfd/elf32-ppc.c	/^ppc_elf_additional_program_headers (bfd *abfd,$/;"	f	file:
ppc_elf_addr16_ha_reloc	bfd/elf32-ppc.c	/^ppc_elf_addr16_ha_reloc (bfd *abfd,$/;"	f	file:
ppc_elf_adjust_dynamic_symbol	bfd/elf32-ppc.c	/^ppc_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
ppc_elf_begin_write_processing	bfd/elf32-ppc.c	/^ppc_elf_begin_write_processing (bfd *abfd, struct bfd_link_info *link_info)$/;"	f	file:
ppc_elf_check_relocs	bfd/elf32-ppc.c	/^ppc_elf_check_relocs (bfd *abfd,$/;"	f	file:
ppc_elf_copy_indirect_symbol	bfd/elf32-ppc.c	/^ppc_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
ppc_elf_create_dynamic_sections	bfd/elf32-ppc.c	/^ppc_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ppc_elf_create_glink	bfd/elf32-ppc.c	/^ppc_elf_create_glink (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ppc_elf_create_got	bfd/elf32-ppc.c	/^ppc_elf_create_got (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
ppc_elf_create_linker_section	bfd/elf32-ppc.c	/^ppc_elf_create_linker_section (bfd *abfd,$/;"	f	file:
ppc_elf_fake_sections	bfd/elf32-ppc.c	/^ppc_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_elf_final_write_processing	bfd/elf32-ppc.c	/^ppc_elf_final_write_processing (bfd *abfd, bfd_boolean linker ATTRIBUTE_UNUSED)$/;"	f	file:
ppc_elf_finish_dynamic_sections	bfd/elf32-ppc.c	/^ppc_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
ppc_elf_finish_dynamic_symbol	bfd/elf32-ppc.c	/^ppc_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
ppc_elf_gc_mark_hook	bfd/elf32-ppc.c	/^ppc_elf_gc_mark_hook (asection *sec,$/;"	f	file:
ppc_elf_get_sec_type_attr	bfd/elf32-ppc.c	/^ppc_elf_get_sec_type_attr (bfd *abfd, asection *sec)$/;"	f	file:
ppc_elf_get_synthetic_symtab	bfd/elf32-ppc.c	/^ppc_elf_get_synthetic_symtab (bfd *abfd, long symcount, asymbol **syms,$/;"	f	file:
ppc_elf_grok_prstatus	bfd/elf32-ppc.c	/^ppc_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
ppc_elf_grok_psinfo	bfd/elf32-ppc.c	/^ppc_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
ppc_elf_hash_entry	bfd/elf32-ppc.c	3303;"	d	file:
ppc_elf_hash_symbol	bfd/elf32-ppc.c	/^ppc_elf_hash_symbol (struct elf_link_hash_entry *h)$/;"	f	file:
ppc_elf_hash_table	bfd/elf32-ppc.c	3389;"	d	file:
ppc_elf_howto_init	bfd/elf32-ppc.c	/^ppc_elf_howto_init (void)$/;"	f	file:
ppc_elf_howto_raw	bfd/elf32-ppc.c	/^static reloc_howto_type ppc_elf_howto_raw[] = {$/;"	v	file:
ppc_elf_howto_table	bfd/elf32-ppc.c	/^static reloc_howto_type *ppc_elf_howto_table[R_PPC_max];$/;"	v	file:
ppc_elf_info_to_howto	bfd/elf32-ppc.c	/^ppc_elf_info_to_howto (bfd *abfd,$/;"	f	file:
ppc_elf_inline_plt	bfd/elf32-ppc.c	/^ppc_elf_inline_plt (struct bfd_link_info *info)$/;"	f
ppc_elf_link_hash_entry	bfd/elf32-ppc.c	/^struct ppc_elf_link_hash_entry$/;"	s	file:
ppc_elf_link_hash_newfunc	bfd/elf32-ppc.c	/^ppc_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
ppc_elf_link_hash_table	bfd/elf32-ppc.c	/^struct ppc_elf_link_hash_table$/;"	s	file:
ppc_elf_link_hash_table_create	bfd/elf32-ppc.c	/^ppc_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
ppc_elf_link_params	bfd/elf32-ppc.c	/^ppc_elf_link_params (struct bfd_link_info *info, struct ppc_elf_params *params)$/;"	f
ppc_elf_lookup_section_flags	bfd/elf32-ppc.c	/^ppc_elf_lookup_section_flags (char *flag_name)$/;"	f	file:
ppc_elf_maybe_strip_sdata_syms	bfd/elf32-ppc.c	/^ppc_elf_maybe_strip_sdata_syms (struct bfd_link_info *info)$/;"	f
ppc_elf_merge_obj_attributes	bfd/elf32-ppc.c	/^ppc_elf_merge_obj_attributes (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
ppc_elf_merge_private_bfd_data	bfd/elf32-ppc.c	/^ppc_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
ppc_elf_mkobject	bfd/elf32-ppc.c	/^ppc_elf_mkobject (bfd *abfd)$/;"	f	file:
ppc_elf_modify_segment_map	bfd/elf32-ppc.c	/^ppc_elf_modify_segment_map (bfd *abfd,$/;"	f
ppc_elf_obj_tdata	bfd/elf32-ppc.c	/^struct ppc_elf_obj_tdata$/;"	s	file:
ppc_elf_object_p	bfd/elf32-ppc.c	/^ppc_elf_object_p (bfd *abfd)$/;"	f	file:
ppc_elf_params	bfd/elf32-ppc.h	/^struct ppc_elf_params$/;"	s
ppc_elf_plt_sym_val	bfd/elf32-ppc.c	/^ppc_elf_plt_sym_val (bfd_vma i ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_elf_plt_type	bfd/elf32-ppc.h	/^enum ppc_elf_plt_type$/;"	g
ppc_elf_relax_info	bfd/elf32-ppc.c	/^struct ppc_elf_relax_info$/;"	s	file:
ppc_elf_relax_section	bfd/elf32-ppc.c	/^ppc_elf_relax_section (bfd *abfd,$/;"	f	file:
ppc_elf_reloc_name_lookup	bfd/elf32-ppc.c	/^ppc_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_elf_reloc_type_class	bfd/elf32-ppc.c	/^ppc_elf_reloc_type_class (const struct bfd_link_info *info,$/;"	f	file:
ppc_elf_reloc_type_lookup	bfd/elf32-ppc.c	/^ppc_elf_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_elf_relocate_section	bfd/elf32-ppc.c	/^ppc_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
ppc_elf_section_from_shdr	bfd/elf32-ppc.c	/^ppc_elf_section_from_shdr (bfd *abfd,$/;"	f	file:
ppc_elf_select_plt_layout	bfd/elf32-ppc.c	/^ppc_elf_select_plt_layout (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
ppc_elf_set_private_flags	bfd/elf32-ppc.c	/^ppc_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
ppc_elf_size_dynamic_sections	bfd/elf32-ppc.c	/^ppc_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
ppc_elf_special_sections	bfd/elf32-ppc.c	/^static const struct bfd_elf_special_section ppc_elf_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
ppc_elf_tdata	bfd/elf32-ppc.c	2201;"	d	file:
ppc_elf_tls_optimize	bfd/elf32-ppc.c	/^ppc_elf_tls_optimize (bfd *obfd ATTRIBUTE_UNUSED,$/;"	f
ppc_elf_tls_setup	bfd/elf32-ppc.c	/^ppc_elf_tls_setup (bfd *obfd, struct bfd_link_info *info)$/;"	f
ppc_elf_unhandled_reloc	bfd/elf32-ppc.c	/^ppc_elf_unhandled_reloc (bfd *abfd,$/;"	f	file:
ppc_elf_vle_split16	bfd/elf32-ppc.c	/^ppc_elf_vle_split16 (bfd *input_bfd,$/;"	f	file:
ppc_elf_vle_split20	bfd/elf32-ppc.c	/^ppc_elf_vle_split20 (bfd *output_bfd, bfd_byte *loc, bfd_vma value)$/;"	f	file:
ppc_elf_vxworks_add_symbol_hook	bfd/elf32-ppc.c	/^ppc_elf_vxworks_add_symbol_hook (bfd *abfd,$/;"	f	file:
ppc_elf_vxworks_final_write_processing	bfd/elf32-ppc.c	/^ppc_elf_vxworks_final_write_processing (bfd *abfd, bfd_boolean linker)$/;"	f	file:
ppc_elf_vxworks_get_sec_type_attr	bfd/elf32-ppc.c	/^ppc_elf_vxworks_get_sec_type_attr (bfd *abfd, asection *sec)$/;"	f	file:
ppc_elf_vxworks_link_hash_table_create	bfd/elf32-ppc.c	/^ppc_elf_vxworks_link_hash_table_create (bfd *abfd)$/;"	f	file:
ppc_elf_vxworks_pic_plt0_entry	bfd/elf32-ppc.c	/^static const bfd_vma ppc_elf_vxworks_pic_plt0_entry$/;"	v	file:
ppc_elf_vxworks_pic_plt_entry	bfd/elf32-ppc.c	/^static const bfd_vma ppc_elf_vxworks_pic_plt_entry$/;"	v	file:
ppc_elf_vxworks_plt0_entry	bfd/elf32-ppc.c	/^static const bfd_vma ppc_elf_vxworks_plt0_entry$/;"	v	file:
ppc_elf_vxworks_plt_entry	bfd/elf32-ppc.c	/^static const bfd_vma ppc_elf_vxworks_plt_entry$/;"	v	file:
ppc_elf_write_core_note	bfd/elf32-ppc.c	/^ppc_elf_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type, ...)$/;"	f	file:
ppc_elf_write_section	bfd/elf32-ppc.c	/^ppc_elf_write_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_elfv2_elf_make_msymbol_special	gdb/ppc-linux-tdep.c	/^ppc_elfv2_elf_make_msymbol_special (asymbol *sym, struct minimal_symbol *msym)$/;"	f	file:
ppc_elfv2_skip_entrypoint	gdb/ppc-linux-tdep.c	/^ppc_elfv2_skip_entrypoint (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
ppc_emit_add	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_add (void)$/;"	f	file:
ppc_emit_bit_and	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_bit_and (void)$/;"	f	file:
ppc_emit_bit_not	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_bit_not (void)$/;"	f	file:
ppc_emit_bit_or	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_bit_or (void)$/;"	f	file:
ppc_emit_bit_xor	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_bit_xor (void)$/;"	f	file:
ppc_emit_call	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_call (CORE_ADDR fn)$/;"	f	file:
ppc_emit_const	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_const (LONGEST num)$/;"	f	file:
ppc_emit_epilogue	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_epilogue (void)$/;"	f	file:
ppc_emit_eq_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_equal	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_equal (void)$/;"	f	file:
ppc_emit_ext	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_ext (int arg)$/;"	f	file:
ppc_emit_ge_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_ge_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_gt_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_if_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_int_call_1	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc_emit_le_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_less_signed	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_less_signed (void)$/;"	f	file:
ppc_emit_less_unsigned	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_less_unsigned (void)$/;"	f	file:
ppc_emit_log_not	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_log_not (void)$/;"	f	file:
ppc_emit_lsh	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_lsh (void)$/;"	f	file:
ppc_emit_lt_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_mul	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_mul (void)$/;"	f	file:
ppc_emit_ne_goto	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
ppc_emit_ops	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_ops (void)$/;"	f	file:
ppc_emit_ops_impl	gdb/gdbserver/linux-ppc-low.c	/^static struct emit_ops ppc_emit_ops_impl =$/;"	v	typeref:struct:emit_ops	file:
ppc_emit_pop	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_pop (void)$/;"	f	file:
ppc_emit_prologue	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_prologue (void)$/;"	f	file:
ppc_emit_ref	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_ref (int size)$/;"	f	file:
ppc_emit_reg	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_reg (int reg)$/;"	f	file:
ppc_emit_rsh_signed	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_rsh_signed (void)$/;"	f	file:
ppc_emit_rsh_unsigned	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_rsh_unsigned (void)$/;"	f	file:
ppc_emit_stack_adjust	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_stack_adjust (int n)$/;"	f	file:
ppc_emit_stack_flush	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_stack_flush (void)$/;"	f	file:
ppc_emit_sub	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_sub (void)$/;"	f	file:
ppc_emit_swap	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_swap (void)$/;"	f	file:
ppc_emit_void_call_2	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
ppc_emit_zero_ext	gdb/gdbserver/linux-ppc-low.c	/^ppc_emit_zero_ext (int arg)$/;"	f	file:
ppc_ev0_regnum	gdb/ppc-tdep.h	/^    int ppc_ev0_regnum;         \/* First ev register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_ev0_upper_regnum	gdb/ppc-tdep.h	/^    int ppc_ev0_upper_regnum;   \/* First GPR upper half register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_fbsd_fpregset	gdb/ppc-fbsd-tdep.c	/^ppc_fbsd_fpregset (void)$/;"	f
ppc_fbsd_gregset	gdb/ppc-fbsd-tdep.c	/^ppc_fbsd_gregset (int wordsize)$/;"	f
ppc_fill_evrregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_fill_evrregset (struct regcache *regcache, void *buf)$/;"	f	file:
ppc_fill_gregset	gdb/gdbserver/linux-ppc-low.c	/^static void ppc_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
ppc_fill_vrregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_fill_vrregset (struct regcache *regcache, void *buf)$/;"	f	file:
ppc_fill_vsxregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_fill_vsxregset (struct regcache *regcache, void *buf)$/;"	f	file:
ppc_finish_symbols	bfd/elf32-ppc.c	/^ppc_finish_symbols (struct bfd_link_info *info)$/;"	f
ppc_floatformat_for_type	gdb/ppc-linux-tdep.c	/^ppc_floatformat_for_type (struct gdbarch *gdbarch,$/;"	f
ppc_floating_point_unit_p	gdb/rs6000-tdep.c	/^ppc_floating_point_unit_p (struct gdbarch *gdbarch)$/;"	f
ppc_follow_link	bfd/elf64-ppc.c	/^ppc_follow_link (struct ppc_link_hash_entry *h)$/;"	f	file:
ppc_fp0_regnum	gdb/ppc-tdep.h	/^    int ppc_fp0_regnum;         \/* Floating-point register 0.  *\/$/;"	m	struct:gdbarch_tdep
ppc_fpreg_offset	gdb/rs6000-tdep.c	/^ppc_fpreg_offset (struct gdbarch_tdep *tdep,$/;"	f	file:
ppc_fpscr_regnum	gdb/ppc-tdep.h	/^    int ppc_fpscr_regnum;	\/* fp status and condition register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_ft_collect_regmap	gdb/gdbserver/linux-ppc-ipa.c	/^static const int ppc_ft_collect_regmap[] = {$/;"	v	file:
ppc_get_auxv	gdb/gdbserver/linux-ppc-low.c	/^ppc_get_auxv (unsigned long type, unsigned long *valp)$/;"	f	file:
ppc_get_ipa_tdesc_idx	gdb/gdbserver/linux-ppc-low.c	/^ppc_get_ipa_tdesc_idx (void)$/;"	f	file:
ppc_get_last	bfd/coff-ppc.c	/^ppc_get_last (void)$/;"	f	file:
ppc_get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-ppc-low.c	/^ppc_get_min_fast_tracepoint_insn_len (void)$/;"	f	file:
ppc_get_pc	gdb/gdbserver/linux-ppc-low.c	/^ppc_get_pc (struct regcache *regcache)$/;"	f	file:
ppc_get_stub_entry	bfd/elf64-ppc.c	/^ppc_get_stub_entry (const asection *input_section,$/;"	f	file:
ppc_get_thread_area	gdb/gdbserver/linux-ppc-low.c	/^ppc_get_thread_area (int lwpid, CORE_ADDR *addr)$/;"	f	file:
ppc_gp0_regnum	gdb/ppc-tdep.h	/^    int ppc_gp0_regnum;		\/* GPR register 0 *\/$/;"	m	struct:gdbarch_tdep
ppc_greg_offset	gdb/rs6000-tdep.c	/^ppc_greg_offset (struct gdbarch *gdbarch,$/;"	f	file:
ppc_hash_table	bfd/elf64-ppc.c	4265;"	d	file:
ppc_howto_init	bfd/elf64-ppc.c	/^ppc_howto_init (void)$/;"	f	file:
ppc_hw_breakpoint	gdb/ppc-linux-nat.c	/^struct ppc_hw_breakpoint$/;"	s	file:
ppc_hwcap	gdb/gdbserver/linux-ppc-low.c	/^static unsigned long ppc_hwcap;$/;"	v	file:
ppc_imglue_reloc	bfd/coff-ppc.c	/^ppc_imglue_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_init_linux_record_tdep	gdb/ppc-linux-tdep.c	/^ppc_init_linux_record_tdep (struct linux_record_tdep *record_tdep,$/;"	f	file:
ppc_insert_point	gdb/gdbserver/linux-ppc-low.c	/^ppc_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
ppc_insn_d_field	gdb/rs6000-tdep.c	/^ppc_insn_d_field (unsigned int insn)$/;"	f
ppc_insn_ds_field	gdb/rs6000-tdep.c	/^ppc_insn_ds_field (unsigned int insn)$/;"	f
ppc_insn_pattern	gdb/ppc-tdep.h	/^struct ppc_insn_pattern$/;"	s
ppc_insns_match_pattern	gdb/rs6000-tdep.c	/^ppc_insns_match_pattern (struct frame_info *frame, CORE_ADDR pc,$/;"	f
ppc_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-ppc-low.c	/^ppc_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	f	file:
ppc_link_hash_entry	bfd/elf64-ppc.c	/^struct ppc_link_hash_entry$/;"	s	file:
ppc_link_hash_table	bfd/elf64-ppc.c	/^struct ppc_link_hash_table$/;"	s	file:
ppc_linux_collect_gregset	gdb/ppc-linux-tdep.c	/^ppc_linux_collect_gregset (const struct regset *regset,$/;"	f	file:
ppc_linux_collect_vrregset	gdb/ppc-linux-tdep.c	/^ppc_linux_collect_vrregset (const struct regset *regset,$/;"	f	file:
ppc_linux_core_read_description	gdb/ppc-linux-tdep.c	/^ppc_linux_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
ppc_linux_features	gdb/arch/ppc-linux-common.h	/^struct ppc_linux_features$/;"	s
ppc_linux_fpregset	gdb/ppc-linux-tdep.c	/^ppc_linux_fpregset (void)$/;"	f
ppc_linux_get_hwcap	gdb/ppc-linux-nat.c	/^ppc_linux_get_hwcap (void)$/;"	f	file:
ppc_linux_get_syscall_number	gdb/ppc-linux-tdep.c	/^ppc_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
ppc_linux_gregset	gdb/ppc-linux-tdep.c	/^ppc_linux_gregset (int wordsize)$/;"	f
ppc_linux_has_isa205	gdb/arch/ppc-linux-common.c	/^ppc_linux_has_isa205 (CORE_ADDR hwcap)$/;"	f
ppc_linux_init_abi	gdb/ppc-linux-tdep.c	/^ppc_linux_init_abi (struct gdbarch_info info,$/;"	f	file:
ppc_linux_iterate_over_regset_sections	gdb/ppc-linux-tdep.c	/^ppc_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
ppc_linux_match_description	gdb/arch/ppc-linux-common.c	/^ppc_linux_match_description (struct ppc_linux_features features)$/;"	f
ppc_linux_memory_remove_breakpoint	gdb/ppc-linux-tdep.c	/^ppc_linux_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
ppc_linux_no_features	gdb/arch/ppc-linux-common.h	/^const struct ppc_linux_features ppc_linux_no_features = {$/;"	v	typeref:struct:ppc_linux_features
ppc_linux_record_signal	gdb/ppc-linux-tdep.c	/^ppc_linux_record_signal (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_linux_record_tdep	gdb/ppc-linux-tdep.c	/^static struct linux_record_tdep ppc_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
ppc_linux_return_value	gdb/ppc-linux-tdep.c	/^ppc_linux_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ppc_linux_sigtramp_cache	gdb/ppc-linux-tdep.c	/^ppc_linux_sigtramp_cache (struct frame_info *this_frame,$/;"	f	file:
ppc_linux_spe_context	gdb/ppc-linux-tdep.c	/^ppc_linux_spe_context (int wordsize, enum bfd_endian byte_order,$/;"	f	file:
ppc_linux_spe_context_inferior_created	gdb/ppc-linux-tdep.c	/^ppc_linux_spe_context_inferior_created (struct target_ops *t, int from_tty)$/;"	f	file:
ppc_linux_spe_context_lookup	gdb/ppc-linux-tdep.c	/^ppc_linux_spe_context_lookup (struct objfile *objfile)$/;"	f	file:
ppc_linux_spe_context_solib_loaded	gdb/ppc-linux-tdep.c	/^ppc_linux_spe_context_solib_loaded (struct so_list *so)$/;"	f	file:
ppc_linux_spe_context_solib_unloaded	gdb/ppc-linux-tdep.c	/^ppc_linux_spe_context_solib_unloaded (struct so_list *so)$/;"	f	file:
ppc_linux_spu_section	gdb/ppc-linux-tdep.c	/^ppc_linux_spu_section (bfd *abfd, asection *asect, void *user_data)$/;"	f	file:
ppc_linux_supply_gregset	gdb/ppc-linux-tdep.c	/^ppc_linux_supply_gregset (const struct regset *regset,$/;"	f	file:
ppc_linux_syscall_record	gdb/ppc-linux-tdep.c	/^ppc_linux_syscall_record (struct regcache *regcache)$/;"	f	file:
ppc_linux_target_wordsize	gdb/nat/ppc-linux.c	/^ppc_linux_target_wordsize (int tid)$/;"	f
ppc_linux_tdesc	gdb/gdbserver/linux-ppc-tdesc-init.h	/^enum ppc_linux_tdesc {$/;"	g
ppc_linux_thread_exit	gdb/ppc-linux-nat.c	/^ppc_linux_thread_exit (struct thread_info *tp, int silent)$/;"	f	file:
ppc_linux_trap_reg_p	gdb/ppc-linux-tdep.c	/^ppc_linux_trap_reg_p (struct gdbarch *gdbarch)$/;"	f
ppc_linux_vrregset	gdb/ppc-linux-tdep.c	/^ppc_linux_vrregset (struct gdbarch *gdbarch)$/;"	f
ppc_linux_vsxregset	gdb/ppc-linux-tdep.c	/^ppc_linux_vsxregset (void)$/;"	f
ppc_linux_write_pc	gdb/ppc-linux-tdep.c	/^ppc_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
ppc_lr_regnum	gdb/ppc-tdep.h	/^    int ppc_lr_regnum;		\/* Link register *\/$/;"	m	struct:gdbarch_tdep
ppc_mark_symbol_as_glue	bfd/coff-ppc.c	/^ppc_mark_symbol_as_glue (bfd *abfd,$/;"	f	file:
ppc_mopt	opcodes/ppc-dis.c	/^struct ppc_mopt {$/;"	s	file:
ppc_mq_regnum	gdb/ppc-tdep.h	/^    int ppc_mq_regnum;$/;"	m	struct:gdbarch_tdep
ppc_num_efprs	gdb/ppc-tdep.h	/^    ppc_num_efprs = 32		\/* 32 Extended FP registers.  *\/$/;"	e	enum:__anon1638
ppc_num_fprs	gdb/ppc-tdep.h	/^    ppc_num_fprs = 32,		\/* 32 floating-point registers.  *\/$/;"	e	enum:__anon1638
ppc_num_gprs	gdb/ppc-tdep.h	/^    ppc_num_gprs = 32,		\/* 32 general-purpose registers.  *\/$/;"	e	enum:__anon1638
ppc_num_regs	gdb/gdbserver/linux-ppc-low.c	47;"	d	file:
ppc_num_srs	gdb/ppc-tdep.h	/^    ppc_num_srs = 16,		\/* 16 segment registers.  *\/$/;"	e	enum:__anon1638
ppc_num_vrs	gdb/ppc-tdep.h	/^    ppc_num_vrs = 32,		\/* 32 Altivec vector registers.  *\/$/;"	e	enum:__anon1638
ppc_num_vshrs	gdb/ppc-tdep.h	/^    ppc_num_vshrs = 32,		\/* 32 doublewords (dword 1 of vs0~vs31).  *\/$/;"	e	enum:__anon1638
ppc_num_vsrs	gdb/ppc-tdep.h	/^    ppc_num_vsrs = 64,		\/* 64 VSX vector registers.  *\/$/;"	e	enum:__anon1638
ppc_optional_operand_value	include/opcode/ppc.h	/^ppc_optional_operand_value (const struct powerpc_operand *operand)$/;"	f
ppc_opts	opcodes/ppc-dis.c	/^struct ppc_mopt ppc_opts[] = {$/;"	v	typeref:struct:ppc_mopt
ppc_pair_reloc	bfd/coff-ppc.c	/^ppc_pair_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_parse_cpu	opcodes/ppc-dis.c	/^ppc_parse_cpu (ppc_cpu_t ppc_cpu, ppc_cpu_t *sticky, const char *arg)$/;"	f
ppc_process_before_allocation	bfd/coff-ppc.c	/^ppc_process_before_allocation (bfd *abfd,$/;"	f
ppc_process_record	gdb/rs6000-tdep.c	/^ppc_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f
ppc_process_record_op19	gdb/rs6000-tdep.c	/^ppc_process_record_op19 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op31	gdb/rs6000-tdep.c	/^ppc_process_record_op31 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op4	gdb/rs6000-tdep.c	/^ppc_process_record_op4 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op59	gdb/rs6000-tdep.c	/^ppc_process_record_op59 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op60	gdb/rs6000-tdep.c	/^ppc_process_record_op60 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op61	gdb/rs6000-tdep.c	/^ppc_process_record_op61 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_process_record_op63	gdb/rs6000-tdep.c	/^ppc_process_record_op63 (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
ppc_ps_regnum	gdb/ppc-tdep.h	/^    int ppc_ps_regnum;	        \/* Processor (or machine) status (%msr) *\/$/;"	m	struct:gdbarch_tdep
ppc_ravenscar_e500_fetch_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_e500_fetch_registers (struct regcache *regcache, int regnum)$/;"	f	file:
ppc_ravenscar_e500_ops	gdb/ppc-ravenscar-thread.c	/^static struct ravenscar_arch_ops ppc_ravenscar_e500_ops =$/;"	v	typeref:struct:ravenscar_arch_ops	file:
ppc_ravenscar_e500_store_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_e500_store_registers (struct regcache *regcache, int regnum)$/;"	f	file:
ppc_ravenscar_generic_fetch_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_generic_fetch_registers$/;"	f	file:
ppc_ravenscar_generic_prepare_to_store	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_generic_prepare_to_store (struct regcache *regcache)$/;"	f	file:
ppc_ravenscar_generic_store_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_generic_store_registers$/;"	f	file:
ppc_ravenscar_powerpc_fetch_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_powerpc_fetch_registers (struct regcache *regcache, int regnum)$/;"	f	file:
ppc_ravenscar_powerpc_ops	gdb/ppc-ravenscar-thread.c	/^static struct ravenscar_arch_ops ppc_ravenscar_powerpc_ops =$/;"	v	typeref:struct:ravenscar_arch_ops	file:
ppc_ravenscar_powerpc_store_registers	gdb/ppc-ravenscar-thread.c	/^ppc_ravenscar_powerpc_store_registers (struct regcache *regcache, int regnum)$/;"	f	file:
ppc_record_toc_entry	bfd/coff-ppc.c	/^ppc_record_toc_entry (bfd *abfd,$/;"	f	file:
ppc_record_vsr	gdb/rs6000-tdep.c	/^ppc_record_vsr (struct regcache *regcache, struct gdbarch_tdep *tdep, int vsr)$/;"	f	file:
ppc_refhi_reloc	bfd/coff-ppc.c	/^ppc_refhi_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_reg_info	gdb/ppc-ravenscar-thread.c	/^static const struct ravenscar_reg_info ppc_reg_info =$/;"	v	typeref:struct:ravenscar_reg_info	file:
ppc_reg_offsets	gdb/ppc-tdep.h	/^struct ppc_reg_offsets$/;"	s
ppc_register_u_addr	gdb/ppc-linux-nat.c	/^ppc_register_u_addr (struct gdbarch *gdbarch, int regno)$/;"	f	file:
ppc_regmap	gdb/gdbserver/linux-ppc-low.c	/^static int ppc_regmap[] =$/;"	v	file:
ppc_regmap_adjusted	gdb/gdbserver/linux-ppc-low.c	/^static int ppc_regmap_adjusted;$/;"	v	file:
ppc_regmap_e500	gdb/gdbserver/linux-ppc-low.c	/^static int ppc_regmap_e500[] =$/;"	v	file:
ppc_regs_info	gdb/gdbserver/linux-ppc-low.c	/^ppc_regs_info (void)$/;"	f	file:
ppc_regsets	gdb/gdbserver/linux-ppc-low.c	/^static struct regset_info ppc_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
ppc_regsets_info	gdb/gdbserver/linux-ppc-low.c	/^static struct regsets_info ppc_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
ppc_relocate_instruction	gdb/gdbserver/linux-ppc-low.c	/^ppc_relocate_instruction (CORE_ADDR *to, CORE_ADDR oldloc)$/;"	f	file:
ppc_remove_point	gdb/gdbserver/linux-ppc-low.c	/^ppc_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
ppc_secrel_reloc	bfd/coff-ppc.c	/^ppc_secrel_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_section_reloc	bfd/coff-ppc.c	/^ppc_section_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_set_pc	gdb/gdbserver/linux-ppc-low.c	/^ppc_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
ppc_size_one_stub	bfd/elf64-ppc.c	/^ppc_size_one_stub (struct bfd_hash_entry *gen_entry, void *in_arg)$/;"	f	file:
ppc_skip_trampoline_code	gdb/ppc-linux-tdep.c	/^ppc_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
ppc_spefscr_regnum	gdb/ppc-tdep.h	/^    int ppc_spefscr_regnum;     \/* SPE 'spefscr' register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_stap_is_single_operand	gdb/ppc-linux-tdep.c	/^ppc_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f	file:
ppc_stap_parse_special_token	gdb/ppc-linux-tdep.c	/^ppc_stap_parse_special_token (struct gdbarch *gdbarch,$/;"	f	file:
ppc_store_evrregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_store_evrregset (struct regcache *regcache, const void *buf)$/;"	f	file:
ppc_store_vrregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_store_vrregset (struct regcache *regcache, const void *buf)$/;"	f	file:
ppc_store_vsxregset	gdb/gdbserver/linux-ppc-low.c	/^ppc_store_vsxregset (struct regcache *regcache, const void *buf)$/;"	f	file:
ppc_stub_global_entry	bfd/elf64-ppc.c	/^  ppc_stub_global_entry,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_hash_entry	bfd/elf64-ppc.c	/^struct ppc_stub_hash_entry {$/;"	s	file:
ppc_stub_hash_lookup	bfd/elf64-ppc.c	4269;"	d	file:
ppc_stub_long_branch	bfd/elf64-ppc.c	/^  ppc_stub_long_branch,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_long_branch_r2off	bfd/elf64-ppc.c	/^  ppc_stub_long_branch_r2off,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_name	bfd/elf64-ppc.c	/^ppc_stub_name (const asection *input_section,$/;"	f	file:
ppc_stub_none	bfd/elf64-ppc.c	/^  ppc_stub_none,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_plt_branch	bfd/elf64-ppc.c	/^  ppc_stub_plt_branch,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_plt_branch_r2off	bfd/elf64-ppc.c	/^  ppc_stub_plt_branch_r2off,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_plt_call	bfd/elf64-ppc.c	/^  ppc_stub_plt_call,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_plt_call_r2save	bfd/elf64-ppc.c	/^  ppc_stub_plt_call_r2save,$/;"	e	enum:ppc_stub_type	file:
ppc_stub_save_res	bfd/elf64-ppc.c	/^  ppc_stub_save_res$/;"	e	enum:ppc_stub_type	file:
ppc_stub_type	bfd/elf64-ppc.c	/^enum ppc_stub_type {$/;"	g	file:
ppc_supply_fpregset	gdb/rs6000-tdep.c	/^ppc_supply_fpregset (const struct regset *regset, struct regcache *regcache,$/;"	f
ppc_supply_gregset	gdb/rs6000-tdep.c	/^ppc_supply_gregset (const struct regset *regset, struct regcache *regcache,$/;"	f
ppc_supply_ptrace_register	gdb/gdbserver/linux-ppc-low.c	/^ppc_supply_ptrace_register (struct regcache *regcache,$/;"	f	file:
ppc_supply_reg	gdb/rs6000-tdep.c	/^ppc_supply_reg (struct regcache *regcache, int regnum, $/;"	f
ppc_supports_hardware_single_step	gdb/gdbserver/linux-ppc-low.c	/^ppc_supports_hardware_single_step (void)$/;"	f	file:
ppc_supports_tracepoints	gdb/gdbserver/linux-ppc-low.c	/^ppc_supports_tracepoints (void)$/;"	f	file:
ppc_supports_z_point_type	gdb/gdbserver/linux-ppc-low.c	/^ppc_supports_z_point_type (char z_type)$/;"	f	file:
ppc_sw_breakpoint_from_kind	gdb/gdbserver/linux-ppc-low.c	/^ppc_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
ppc_syscall_record	gdb/ppc-tdep.h	/^    int (*ppc_syscall_record) (struct regcache *regcache);$/;"	m	struct:gdbarch_tdep
ppc_sysv_abi_broken_return_value	gdb/ppc-sysv-tdep.c	/^ppc_sysv_abi_broken_return_value (struct gdbarch *gdbarch,$/;"	f
ppc_sysv_abi_push_dummy_call	gdb/ppc-sysv-tdep.c	/^ppc_sysv_abi_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f
ppc_sysv_abi_return_value	gdb/ppc-sysv-tdep.c	/^ppc_sysv_abi_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f
ppc_sysv_use_opencl_abi	gdb/ppc-sysv-tdep.c	/^ppc_sysv_use_opencl_abi (struct type *ftype)$/;"	f	file:
ppc_toc16_reloc	bfd/coff-ppc.c	/^ppc_toc16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppc_toc_regnum	gdb/ppc-tdep.h	/^    int ppc_toc_regnum;		\/* TOC register *\/$/;"	m	struct:gdbarch_tdep
ppc_trace	sim/ppc/debug.c	/^int ppc_trace[nr_trace_options];$/;"	v
ppc_type_of_stub	bfd/elf64-ppc.c	/^ppc_type_of_stub (asection *input_sec,$/;"	f	file:
ppc_usrregs_info	gdb/gdbserver/linux-ppc-low.c	/^static struct usrregs_info ppc_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
ppc_vr0_regnum	gdb/ppc-tdep.h	/^    int ppc_vr0_regnum;		\/* First AltiVec register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_vrsave_regnum	gdb/ppc-tdep.h	/^    int ppc_vrsave_regnum;	\/* Last AltiVec register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_vsr0_regnum	gdb/ppc-tdep.h	/^    int ppc_vsr0_regnum;	\/* First VSX register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_vsr0_upper_regnum	gdb/ppc-tdep.h	/^    int ppc_vsr0_upper_regnum;  \/* First right most dword vsx register.  *\/$/;"	m	struct:gdbarch_tdep
ppc_write_goto_address	gdb/gdbserver/linux-ppc-low.c	/^ppc_write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f	file:
ppc_xer_regnum	gdb/ppc-tdep.h	/^    int ppc_xer_regnum;		\/* Integer exception register *\/$/;"	m	struct:gdbarch_tdep
ppcboot_bfd_copy_link_hash_symbol_type	bfd/ppcboot.c	468;"	d	file:
ppcboot_bfd_copy_private_bfd_data	bfd/ppcboot.c	476;"	d	file:
ppcboot_bfd_copy_private_header_data	bfd/ppcboot.c	480;"	d	file:
ppcboot_bfd_copy_private_section_data	bfd/ppcboot.c	478;"	d	file:
ppcboot_bfd_copy_private_symbol_data	bfd/ppcboot.c	479;"	d	file:
ppcboot_bfd_define_common_symbol	bfd/ppcboot.c	462;"	d	file:
ppcboot_bfd_define_start_stop	bfd/ppcboot.c	464;"	d	file:
ppcboot_bfd_discard_group	bfd/ppcboot.c	459;"	d	file:
ppcboot_bfd_final_link	bfd/ppcboot.c	470;"	d	file:
ppcboot_bfd_free_cached_info	bfd/ppcboot.c	214;"	d	file:
ppcboot_bfd_gc_sections	bfd/ppcboot.c	455;"	d	file:
ppcboot_bfd_get_relocated_section_contents	bfd/ppcboot.c	452;"	d	file:
ppcboot_bfd_is_group_section	bfd/ppcboot.c	458;"	d	file:
ppcboot_bfd_is_local_label_name	bfd/ppcboot.c	332;"	d	file:
ppcboot_bfd_is_target_special_symbol	bfd/ppcboot.c	331;"	d	file:
ppcboot_bfd_link_add_symbols	bfd/ppcboot.c	466;"	d	file:
ppcboot_bfd_link_check_relocs	bfd/ppcboot.c	474;"	d	file:
ppcboot_bfd_link_hash_table_create	bfd/ppcboot.c	465;"	d	file:
ppcboot_bfd_link_hide_symbol	bfd/ppcboot.c	463;"	d	file:
ppcboot_bfd_link_just_syms	bfd/ppcboot.c	467;"	d	file:
ppcboot_bfd_link_split_section	bfd/ppcboot.c	471;"	d	file:
ppcboot_bfd_lookup_section_flags	bfd/ppcboot.c	456;"	d	file:
ppcboot_bfd_make_debug_symbol	bfd/ppcboot.c	337;"	d	file:
ppcboot_bfd_merge_private_bfd_data	bfd/ppcboot.c	477;"	d	file:
ppcboot_bfd_merge_sections	bfd/ppcboot.c	457;"	d	file:
ppcboot_bfd_print_private_bfd_dat	bfd/ppcboot.c	482;"	d	file:
ppcboot_bfd_print_private_bfd_data	bfd/ppcboot.c	/^ppcboot_bfd_print_private_bfd_data (bfd *abfd, void * farg)$/;"	f	file:
ppcboot_bfd_relax_section	bfd/ppcboot.c	454;"	d	file:
ppcboot_bfd_set_private_flags	bfd/ppcboot.c	481;"	d	file:
ppcboot_canonicalize_symtab	bfd/ppcboot.c	/^ppcboot_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
ppcboot_close_and_cleanup	bfd/ppcboot.c	213;"	d	file:
ppcboot_data	bfd/ppcboot.c	/^typedef struct ppcboot_data$/;"	s	file:
ppcboot_data_t	bfd/ppcboot.c	/^} ppcboot_data_t;$/;"	t	typeref:struct:ppcboot_data	file:
ppcboot_find_inliner_info	bfd/ppcboot.c	336;"	d	file:
ppcboot_find_line	bfd/ppcboot.c	335;"	d	file:
ppcboot_find_nearest_line	bfd/ppcboot.c	334;"	d	file:
ppcboot_get_lineno	bfd/ppcboot.c	333;"	d	file:
ppcboot_get_section_contents	bfd/ppcboot.c	/^ppcboot_get_section_contents (bfd *abfd,$/;"	f	file:
ppcboot_get_section_contents_in_window	bfd/ppcboot.c	472;"	d	file:
ppcboot_get_symbol_info	bfd/ppcboot.c	/^ppcboot_get_symbol_info (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppcboot_get_symbol_version_string	bfd/ppcboot.c	329;"	d	file:
ppcboot_get_symtab_upper_bound	bfd/ppcboot.c	/^ppcboot_get_symtab_upper_bound (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
ppcboot_get_tdata	bfd/ppcboot.c	96;"	d	file:
ppcboot_hdr	bfd/ppcboot.c	/^typedef struct ppcboot_hdr$/;"	s	file:
ppcboot_hdr_t	bfd/ppcboot.c	/^ppcboot_hdr_t;$/;"	t	typeref:struct:ppcboot_hdr	file:
ppcboot_location	bfd/ppcboot.c	/^typedef struct ppcboot_location$/;"	s	file:
ppcboot_location	sim/ppc/pk_disklabel.c	/^typedef struct ppcboot_location {$/;"	s	file:
ppcboot_location_t	bfd/ppcboot.c	/^} ppcboot_location_t;$/;"	t	typeref:struct:ppcboot_location	file:
ppcboot_location_t	sim/ppc/pk_disklabel.c	/^} ppcboot_location_t;$/;"	t	typeref:struct:ppcboot_location	file:
ppcboot_make_empty_symbol	bfd/ppcboot.c	316;"	d	file:
ppcboot_minisymbol_to_symbol	bfd/ppcboot.c	339;"	d	file:
ppcboot_mkobject	bfd/ppcboot.c	/^ppcboot_mkobject (bfd *abfd)$/;"	f	file:
ppcboot_new_section_hook	bfd/ppcboot.c	215;"	d	file:
ppcboot_object_p	bfd/ppcboot.c	/^ppcboot_object_p (bfd *abfd)$/;"	f	file:
ppcboot_partition	bfd/ppcboot.c	/^typedef struct ppcboot_partition$/;"	s	file:
ppcboot_partition	sim/ppc/pk_disklabel.c	/^typedef struct ppcboot_partition {$/;"	s	file:
ppcboot_partition_t	bfd/ppcboot.c	/^} ppcboot_partition_t;$/;"	t	typeref:struct:ppcboot_partition	file:
ppcboot_partition_t	sim/ppc/pk_disklabel.c	/^} ppcboot_partition_t;$/;"	t	typeref:struct:ppcboot_partition	file:
ppcboot_print_symbol	bfd/ppcboot.c	317;"	d	file:
ppcboot_read_minisymbols	bfd/ppcboot.c	338;"	d	file:
ppcboot_section_already_linked	bfd/ppcboot.c	460;"	d	file:
ppcboot_set_arch_mach	bfd/ppcboot.c	/^ppcboot_set_arch_mach (bfd *abfd,$/;"	f	file:
ppcboot_set_section_contents	bfd/ppcboot.c	/^ppcboot_set_section_contents (bfd *abfd,$/;"	f	file:
ppcboot_set_tdata	bfd/ppcboot.c	95;"	d	file:
ppcboot_sizeof_headers	bfd/ppcboot.c	/^ppcboot_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ppcfbsd_init_abi	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
ppcfbsd_iterate_over_regset_sections	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
ppcfbsd_page_size	gdb/ppc-fbsd-tdep.c	/^static const int ppcfbsd_page_size = 4096;$/;"	v	file:
ppcfbsd_return_value	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ppcfbsd_sigreturn_offset	gdb/ppc-fbsd-tdep.c	/^static const int ppcfbsd_sigreturn_offset[] = {$/;"	v	file:
ppcfbsd_sigtramp_frame_cache	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_sigtramp_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ppcfbsd_sigtramp_frame_prev_register	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ppcfbsd_sigtramp_frame_sniffer	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
ppcfbsd_sigtramp_frame_this_id	gdb/ppc-fbsd-tdep.c	/^ppcfbsd_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
ppcfbsd_sigtramp_frame_unwind	gdb/ppc-fbsd-tdep.c	/^static const struct frame_unwind ppcfbsd_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
ppcfbsd_supply_pcb	gdb/ppc-fbsd-nat.c	/^ppcfbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
ppcnbsd2_sigtramp	gdb/ppc-nbsd-tdep.c	/^const struct tramp_frame ppcnbsd2_sigtramp =$/;"	v	typeref:struct:tramp_frame
ppcnbsd_fpregset	gdb/ppc-nbsd-tdep.c	/^const struct regset ppcnbsd_fpregset =$/;"	v	typeref:struct:regset
ppcnbsd_gregset	gdb/ppc-nbsd-tdep.c	/^const struct regset ppcnbsd_gregset =$/;"	v	typeref:struct:regset
ppcnbsd_init_abi	gdb/ppc-nbsd-tdep.c	/^ppcnbsd_init_abi (struct gdbarch_info info,$/;"	f	file:
ppcnbsd_iterate_over_regset_sections	gdb/ppc-nbsd-tdep.c	/^ppcnbsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
ppcnbsd_reg_offsets	gdb/ppc-nbsd-tdep.c	/^struct ppc_reg_offsets ppcnbsd_reg_offsets;$/;"	v	typeref:struct:ppc_reg_offsets
ppcnbsd_return_value	gdb/ppc-nbsd-tdep.c	/^ppcnbsd_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
ppcnbsd_sigtramp	gdb/ppc-nbsd-tdep.c	/^static const struct tramp_frame ppcnbsd_sigtramp =$/;"	v	typeref:struct:tramp_frame	file:
ppcnbsd_sigtramp_cache_init	gdb/ppc-nbsd-tdep.c	/^ppcnbsd_sigtramp_cache_init (const struct tramp_frame *self,$/;"	f	file:
ppcnbsd_supply_pcb	gdb/ppc-nbsd-nat.c	/^ppcnbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
ppcobsd_collect_gregset	gdb/ppc-obsd-tdep.c	/^ppcobsd_collect_gregset (const struct regset *regset,$/;"	f
ppcobsd_fpreg_offsets	gdb/ppc-obsd-tdep.c	/^struct ppc_reg_offsets ppcobsd_fpreg_offsets;$/;"	v	typeref:struct:ppc_reg_offsets
ppcobsd_fpregset	gdb/ppc-obsd-tdep.c	/^const struct regset ppcobsd_fpregset =$/;"	v	typeref:struct:regset
ppcobsd_gregset	gdb/ppc-obsd-tdep.c	/^const struct regset ppcobsd_gregset =$/;"	v	typeref:struct:regset
ppcobsd_init_abi	gdb/ppc-obsd-tdep.c	/^ppcobsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
ppcobsd_iterate_over_regset_sections	gdb/ppc-obsd-tdep.c	/^ppcobsd_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
ppcobsd_page_size	gdb/ppc-obsd-tdep.c	/^static const int ppcobsd_page_size = 4096;$/;"	v	file:
ppcobsd_reg_offsets	gdb/ppc-obsd-tdep.c	/^struct ppc_reg_offsets ppcobsd_reg_offsets;$/;"	v	typeref:struct:ppc_reg_offsets
ppcobsd_sigreturn_offset	gdb/ppc-obsd-tdep.c	/^static const int ppcobsd_sigreturn_offset[] = {$/;"	v	file:
ppcobsd_sigtramp_frame_cache	gdb/ppc-obsd-tdep.c	/^ppcobsd_sigtramp_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ppcobsd_sigtramp_frame_prev_register	gdb/ppc-obsd-tdep.c	/^ppcobsd_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
ppcobsd_sigtramp_frame_sniffer	gdb/ppc-obsd-tdep.c	/^ppcobsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
ppcobsd_sigtramp_frame_this_id	gdb/ppc-obsd-tdep.c	/^ppcobsd_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
ppcobsd_sigtramp_frame_unwind	gdb/ppc-obsd-tdep.c	/^static const struct frame_unwind ppcobsd_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
ppcobsd_supply_gregset	gdb/ppc-obsd-tdep.c	/^ppcobsd_supply_gregset (const struct regset *regset,$/;"	f
ppcobsd_supply_pcb	gdb/ppc-obsd-nat.c	/^ppcobsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
ppd	gdb/testsuite/gdb.cp/virtfunc.cc	/^D*  ppd = &dd;$/;"	v
ppe_int_ptr	gdb/testsuite/gdb.cell/ea-cache-spu.c	/^__ea int *ppe_int_ptr;$/;"	v
ppe_pointer	gdb/testsuite/gdb.cell/ea-test.c	/^__ea int *ppe_pointer;$/;"	v
ppi_filltable	sim/sh/gencode.c	/^ppi_filltable (void)$/;"	f	file:
ppi_gensim	sim/sh/gencode.c	/^ppi_gensim (void)$/;"	f	file:
ppi_index	sim/sh/gencode.c	/^static int ppi_index;$/;"	v	file:
ppi_tab	sim/sh/gencode.c	/^op ppi_tab[] =$/;"	v
pprog_desc	sim/m68hc11/dv-m68hc11eepr.c	/^static io_reg_desc pprog_desc[] = {$/;"	v	file:
ppscm_array_string	gdb/guile/scm-pretty-print.c	/^static SCM ppscm_array_string;$/;"	v	file:
ppscm_find_pretty_printer	gdb/guile/scm-pretty-print.c	/^ppscm_find_pretty_printer (SCM value)$/;"	f	file:
ppscm_find_pretty_printer_from_gdb	gdb/guile/scm-pretty-print.c	/^ppscm_find_pretty_printer_from_gdb (SCM value)$/;"	f	file:
ppscm_find_pretty_printer_from_objfiles	gdb/guile/scm-pretty-print.c	/^ppscm_find_pretty_printer_from_objfiles (SCM value)$/;"	f	file:
ppscm_find_pretty_printer_from_progspace	gdb/guile/scm-pretty-print.c	/^ppscm_find_pretty_printer_from_progspace (SCM value)$/;"	f	file:
ppscm_get_display_hint_enum	gdb/guile/scm-pretty-print.c	/^ppscm_get_display_hint_enum (SCM printer)$/;"	f	file:
ppscm_get_display_hint_scm	gdb/guile/scm-pretty-print.c	/^ppscm_get_display_hint_scm (SCM printer)$/;"	f	file:
ppscm_get_pretty_printer_arg_unsafe	gdb/guile/scm-pretty-print.c	/^ppscm_get_pretty_printer_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
ppscm_get_pretty_printer_smob_arg_unsafe	gdb/guile/scm-pretty-print.c	/^ppscm_get_pretty_printer_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
ppscm_is_pretty_printer	gdb/guile/scm-pretty-print.c	/^ppscm_is_pretty_printer (SCM scm)$/;"	f	file:
ppscm_is_pretty_printer_worker	gdb/guile/scm-pretty-print.c	/^ppscm_is_pretty_printer_worker (SCM scm)$/;"	f	file:
ppscm_make_pp_type_error_exception	gdb/guile/scm-pretty-print.c	/^ppscm_make_pp_type_error_exception (const char *message, SCM object)$/;"	f	file:
ppscm_map_string	gdb/guile/scm-pretty-print.c	/^static SCM ppscm_map_string;$/;"	v	file:
ppscm_pretty_print_one_value	gdb/guile/scm-pretty-print.c	/^ppscm_pretty_print_one_value (SCM printer, struct value **out_value,$/;"	f	file:
ppscm_print_children	gdb/guile/scm-pretty-print.c	/^ppscm_print_children (SCM printer, enum display_hint hint,$/;"	f	file:
ppscm_print_exception_unless_memory_error	gdb/guile/scm-pretty-print.c	/^ppscm_print_exception_unless_memory_error (SCM exception,$/;"	f	file:
ppscm_print_pp_type_error	gdb/guile/scm-pretty-print.c	/^ppscm_print_pp_type_error (const char *message, SCM object)$/;"	f	file:
ppscm_print_pretty_printer_smob	gdb/guile/scm-pretty-print.c	/^ppscm_print_pretty_printer_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
ppscm_print_pretty_printer_worker_smob	gdb/guile/scm-pretty-print.c	/^ppscm_print_pretty_printer_worker_smob (SCM self, SCM port,$/;"	f	file:
ppscm_print_string_repr	gdb/guile/scm-pretty-print.c	/^ppscm_print_string_repr (SCM printer, enum display_hint hint,$/;"	f	file:
ppscm_search_pp_list	gdb/guile/scm-pretty-print.c	/^ppscm_search_pp_list (SCM list, SCM value)$/;"	f	file:
ppscm_string_string	gdb/guile/scm-pretty-print.c	/^static SCM ppscm_string_string;$/;"	v	file:
ppu2spu_cache	gdb/ppc-linux-tdep.c	/^struct ppu2spu_cache$/;"	s	file:
ppu2spu_data	gdb/ppc-linux-tdep.c	/^struct ppu2spu_data$/;"	s	file:
ppu2spu_dealloc_cache	gdb/ppc-linux-tdep.c	/^ppu2spu_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f	file:
ppu2spu_prev_arch	gdb/ppc-linux-tdep.c	/^ppu2spu_prev_arch (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
ppu2spu_prev_register	gdb/ppc-linux-tdep.c	/^ppu2spu_prev_register (struct frame_info *this_frame,$/;"	f	file:
ppu2spu_sniffer	gdb/ppc-linux-tdep.c	/^ppu2spu_sniffer (const struct frame_unwind *self,$/;"	f	file:
ppu2spu_this_id	gdb/ppc-linux-tdep.c	/^ppu2spu_this_id (struct frame_info *this_frame,$/;"	f	file:
ppu2spu_unwind	gdb/ppc-linux-tdep.c	/^static const struct frame_unwind ppu2spu_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
ppu2spu_unwind_register	gdb/ppc-linux-tdep.c	/^ppu2spu_unwind_register (ppu2spu_data *data, int regnum, gdb_byte *buf)$/;"	f	file:
pqdownheap	zlib/trees.c	/^local void pqdownheap(s, tree, k)$/;"	f
pqr	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct pqr$/;"	s	file:
pqremove	zlib/trees.c	430;"	d	file:
pr	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg pr;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
pr	include/opcode/cr16.h	/^  preg pr;$/;"	m	struct:__anon1331
pr	libiberty/safe-ctype.c	133;"	d	file:
pr	sim/sh/sim-main.h	/^	    int pr;$/;"	m	struct:__anon488::__anon489::__anon490::__anon491
pr_addr	sim/mips/interp.c	/^pr_addr (SIM_ADDR addr)$/;"	f
pr_cstime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_cstime;	\/* Cumulative system time.  *\/$/;"	m	struct:elf_prstatus32	typeref:struct:elf_prstatus32::prstatus32_timeval
pr_cstime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_cstime;	\/* Cumulative system time.  *\/$/;"	m	struct:elf_prstatusx32	typeref:struct:elf_prstatusx32::prstatus32_timeval
pr_cstime	bfd/hosts/x86-64linux.h	/^    struct prstatus64_timeval pr_cstime;	\/* Cumulative system time.  *\/$/;"	m	struct:elf_prstatus64	typeref:struct:elf_prstatus64::prstatus64_timeval
pr_cursig	bfd/hosts/x86-64linux.h	/^    short int pr_cursig;		\/* Current signal.  *\/$/;"	m	struct:elf_prstatus32
pr_cursig	bfd/hosts/x86-64linux.h	/^    short int pr_cursig;		\/* Current signal.  *\/$/;"	m	struct:elf_prstatus64
pr_cursig	bfd/hosts/x86-64linux.h	/^    short int pr_cursig;		\/* Current signal.  *\/$/;"	m	struct:elf_prstatusx32
pr_cutime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_cutime;	\/* Cumulative user time.  *\/$/;"	m	struct:elf_prstatus32	typeref:struct:elf_prstatus32::prstatus32_timeval
pr_cutime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_cutime;	\/* Cumulative user time.  *\/$/;"	m	struct:elf_prstatusx32	typeref:struct:elf_prstatusx32::prstatus32_timeval
pr_cutime	bfd/hosts/x86-64linux.h	/^    struct prstatus64_timeval pr_cutime;	\/* Cumulative user time.  *\/$/;"	m	struct:elf_prstatus64	typeref:struct:elf_prstatus64::prstatus64_timeval
pr_datasz	bfd/elf-bfd.h	/^  unsigned int pr_datasz;$/;"	m	struct:elf_property
pr_debug	opcodes/arc-dis.c	131;"	d	file:
pr_debug	opcodes/arc-dis.c	133;"	d	file:
pr_flag	bfd/elf-bfd.h	/^    unsigned long pr_flag;		\/* Flags.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_flag	bfd/elf-linux-core.h	/^    char pr_flag[4];			\/* Flags.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_flag	bfd/elf-linux-core.h	/^    char pr_flag[4];			\/* Flags.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_flag	bfd/elf-linux-core.h	/^    char pr_flag[8];			\/* Flags.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_flag	bfd/elf-linux-core.h	/^    char pr_flag[8];			\/* Flags.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_flag	bfd/hosts/x86-64linux.h	/^    a8_uint64_t pr_flag;		\/* Flags.  *\/$/;"	m	struct:elf_prpsinfo64
pr_flag	bfd/hosts/x86-64linux.h	/^    unsigned int pr_flag;		\/* Flags.  *\/$/;"	m	struct:elf_prpsinfo32
pr_flag_table	gdb/proc-flags.c	/^static struct trans pr_flag_table[] =$/;"	v	typeref:struct:trans	file:
pr_fname	bfd/elf-bfd.h	/^    char pr_fname[16 + 1];		\/* Filename of executable.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_fname	bfd/hosts/x86-64linux.h	/^    char pr_fname[16];			\/* Filename of executable.  *\/$/;"	m	struct:elf_prpsinfo32
pr_fname	bfd/hosts/x86-64linux.h	/^    char pr_fname[16];			\/* Filename of executable.  *\/$/;"	m	struct:elf_prpsinfo64
pr_fpvalid	bfd/hosts/x86-64linux.h	/^    int pr_fpvalid;			\/* True if math copro being used.  *\/$/;"	m	struct:elf_prstatus32
pr_fpvalid	bfd/hosts/x86-64linux.h	/^    int pr_fpvalid;			\/* True if math copro being used.  *\/$/;"	m	struct:elf_prstatus64
pr_fpvalid	bfd/hosts/x86-64linux.h	/^    int pr_fpvalid;			\/* True if math copro being used.  *\/$/;"	m	struct:elf_prstatusx32
pr_gid	bfd/elf-bfd.h	/^    unsigned int pr_gid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_gid	bfd/elf-linux-core.h	/^    char pr_gid[2];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_gid	bfd/elf-linux-core.h	/^    char pr_gid[2];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_gid	bfd/elf-linux-core.h	/^    char pr_gid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_gid	bfd/elf-linux-core.h	/^    char pr_gid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_gid	bfd/hosts/x86-64linux.h	/^    unsigned int pr_gid;$/;"	m	struct:elf_prpsinfo64
pr_gid	bfd/hosts/x86-64linux.h	/^    unsigned short int pr_gid;$/;"	m	struct:elf_prpsinfo32
pr_info	bfd/hosts/x86-64linux.h	/^    struct elf_siginfo pr_info;		\/* Info associated with signal.  *\/$/;"	m	struct:elf_prstatus32	typeref:struct:elf_prstatus32::elf_siginfo
pr_info	bfd/hosts/x86-64linux.h	/^    struct elf_siginfo pr_info;		\/* Info associated with signal.  *\/$/;"	m	struct:elf_prstatusx32	typeref:struct:elf_prstatusx32::elf_siginfo
pr_info	bfd/hosts/x86-64linux.h	/^    struct elf_siginfo pr_info;	\/* Info associated with signal.  *\/$/;"	m	struct:elf_prstatus64	typeref:struct:elf_prstatus64::elf_siginfo
pr_kind	bfd/elf-bfd.h	/^  enum elf_property_kind pr_kind;$/;"	m	struct:elf_property	typeref:enum:elf_property::elf_property_kind
pr_nice	bfd/elf-bfd.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_nice	bfd/elf-linux-core.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_nice	bfd/elf-linux-core.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_nice	bfd/elf-linux-core.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_nice	bfd/elf-linux-core.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_nice	bfd/hosts/x86-64linux.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_prpsinfo32
pr_nice	bfd/hosts/x86-64linux.h	/^    char pr_nice;			\/* Nice val.  *\/$/;"	m	struct:elf_prpsinfo64
pr_pgrp	bfd/elf-bfd.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_pgrp	bfd/elf-linux-core.h	/^    char pr_pgrp[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_pgrp	bfd/elf-linux-core.h	/^    char pr_pgrp[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_pgrp	bfd/elf-linux-core.h	/^    char pr_pgrp[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_pgrp	bfd/elf-linux-core.h	/^    char pr_pgrp[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_pgrp	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo32
pr_pgrp	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo64
pr_pgrp	bfd/hosts/x86-64linux.h	/^    pid_t pr_pgrp;$/;"	m	struct:elf_prstatus32
pr_pgrp	bfd/hosts/x86-64linux.h	/^    pid_t pr_pgrp;$/;"	m	struct:elf_prstatus64
pr_pgrp	bfd/hosts/x86-64linux.h	/^    pid_t pr_pgrp;$/;"	m	struct:elf_prstatusx32
pr_pid	bfd/elf-bfd.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_pid	bfd/elf-linux-core.h	/^    char pr_pid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_pid	bfd/elf-linux-core.h	/^    char pr_pid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_pid	bfd/elf-linux-core.h	/^    char pr_pid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_pid	bfd/elf-linux-core.h	/^    char pr_pid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_pid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo32
pr_pid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo64
pr_pid	bfd/hosts/x86-64linux.h	/^    pid_t pr_pid;$/;"	m	struct:elf_prstatus32
pr_pid	bfd/hosts/x86-64linux.h	/^    pid_t pr_pid;$/;"	m	struct:elf_prstatus64
pr_pid	bfd/hosts/x86-64linux.h	/^    pid_t pr_pid;$/;"	m	struct:elf_prstatusx32
pr_ppid	bfd/elf-bfd.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_ppid	bfd/elf-linux-core.h	/^    char pr_ppid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_ppid	bfd/elf-linux-core.h	/^    char pr_ppid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_ppid	bfd/elf-linux-core.h	/^    char pr_ppid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_ppid	bfd/elf-linux-core.h	/^    char pr_ppid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_ppid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo32
pr_ppid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo64
pr_ppid	bfd/hosts/x86-64linux.h	/^    pid_t pr_ppid;$/;"	m	struct:elf_prstatus32
pr_ppid	bfd/hosts/x86-64linux.h	/^    pid_t pr_ppid;$/;"	m	struct:elf_prstatus64
pr_ppid	bfd/hosts/x86-64linux.h	/^    pid_t pr_ppid;$/;"	m	struct:elf_prstatusx32
pr_psargs	bfd/elf-bfd.h	/^    char pr_psargs[80 + 1];		\/* Initial part of arg list.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_psargs	bfd/hosts/x86-64linux.h	/^    char pr_psargs[ELF_PRARGSZ];	\/* Initial part of arg list.  *\/$/;"	m	struct:elf_prpsinfo32
pr_psargs	bfd/hosts/x86-64linux.h	/^    char pr_psargs[ELF_PRARGSZ];	\/* Initial part of arg list.  *\/$/;"	m	struct:elf_prpsinfo64
pr_reg	bfd/hosts/x86-64linux.h	/^    elf_gregset32_t pr_reg;		\/* GP registers.  *\/$/;"	m	struct:elf_prstatus32
pr_reg	bfd/hosts/x86-64linux.h	/^    elf_gregset64_t pr_reg;		\/* GP registers.  *\/$/;"	m	struct:elf_prstatus64
pr_reg	bfd/hosts/x86-64linux.h	/^    elf_gregset64_t pr_reg;		\/* GP registers.  *\/$/;"	m	struct:elf_prstatusx32
pr_sid	bfd/elf-bfd.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_sid	bfd/elf-linux-core.h	/^    char pr_sid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_sid	bfd/elf-linux-core.h	/^    char pr_sid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_sid	bfd/elf-linux-core.h	/^    char pr_sid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_sid	bfd/elf-linux-core.h	/^    char pr_sid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_sid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo32
pr_sid	bfd/hosts/x86-64linux.h	/^    int pr_pid, pr_ppid, pr_pgrp, pr_sid;$/;"	m	struct:elf_prpsinfo64
pr_sid	bfd/hosts/x86-64linux.h	/^    pid_t pr_sid;$/;"	m	struct:elf_prstatus32
pr_sid	bfd/hosts/x86-64linux.h	/^    pid_t pr_sid;$/;"	m	struct:elf_prstatus64
pr_sid	bfd/hosts/x86-64linux.h	/^    pid_t pr_sid;$/;"	m	struct:elf_prstatusx32
pr_sighold	bfd/hosts/x86-64linux.h	/^    a8_uint64_t pr_sighold;		\/* Set of held signals.  *\/$/;"	m	struct:elf_prstatus64
pr_sighold	bfd/hosts/x86-64linux.h	/^    unsigned int pr_sighold;		\/* Set of held signals.  *\/$/;"	m	struct:elf_prstatus32
pr_sighold	bfd/hosts/x86-64linux.h	/^    unsigned int pr_sighold;		\/* Set of held signals.  *\/$/;"	m	struct:elf_prstatusx32
pr_sigpend	bfd/hosts/x86-64linux.h	/^    a8_uint64_t pr_sigpend;		\/* Set of pending signals.  *\/$/;"	m	struct:elf_prstatus64
pr_sigpend	bfd/hosts/x86-64linux.h	/^    unsigned int pr_sigpend;		\/* Set of pending signals.  *\/$/;"	m	struct:elf_prstatus32
pr_sigpend	bfd/hosts/x86-64linux.h	/^    unsigned int pr_sigpend;		\/* Set of pending signals.  *\/$/;"	m	struct:elf_prstatusx32
pr_sname	bfd/elf-bfd.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_sname	bfd/elf-linux-core.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_sname	bfd/elf-linux-core.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_sname	bfd/elf-linux-core.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_sname	bfd/elf-linux-core.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_sname	bfd/hosts/x86-64linux.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_prpsinfo32
pr_sname	bfd/hosts/x86-64linux.h	/^    char pr_sname;			\/* Char for pr_state.  *\/$/;"	m	struct:elf_prpsinfo64
pr_state	bfd/elf-bfd.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_state	bfd/elf-linux-core.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_state	bfd/elf-linux-core.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_state	bfd/elf-linux-core.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_state	bfd/elf-linux-core.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_state	bfd/hosts/x86-64linux.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_prpsinfo32
pr_state	bfd/hosts/x86-64linux.h	/^    char pr_state;			\/* Numeric process state.  *\/$/;"	m	struct:elf_prpsinfo64
pr_stime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_stime;		\/* System time.  *\/$/;"	m	struct:elf_prstatus32	typeref:struct:elf_prstatus32::prstatus32_timeval
pr_stime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_stime;		\/* System time.  *\/$/;"	m	struct:elf_prstatusx32	typeref:struct:elf_prstatusx32::prstatus32_timeval
pr_stime	bfd/hosts/x86-64linux.h	/^    struct prstatus64_timeval pr_stime;		\/* System time.  *\/$/;"	m	struct:elf_prstatus64	typeref:struct:elf_prstatus64::prstatus64_timeval
pr_type	bfd/elf-bfd.h	/^  unsigned int pr_type;$/;"	m	struct:elf_property
pr_uid	bfd/elf-bfd.h	/^    unsigned int pr_uid;$/;"	m	struct:elf_internal_linux_prpsinfo
pr_uid	bfd/elf-linux-core.h	/^    char pr_uid[2];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_uid	bfd/elf-linux-core.h	/^    char pr_uid[2];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_uid	bfd/elf-linux-core.h	/^    char pr_uid[4];$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_uid	bfd/elf-linux-core.h	/^    char pr_uid[4];$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_uid	bfd/hosts/x86-64linux.h	/^    unsigned int pr_uid;$/;"	m	struct:elf_prpsinfo64
pr_uid	bfd/hosts/x86-64linux.h	/^    unsigned short int pr_uid;$/;"	m	struct:elf_prpsinfo32
pr_utime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_utime;		\/* User time.  *\/$/;"	m	struct:elf_prstatus32	typeref:struct:elf_prstatus32::prstatus32_timeval
pr_utime	bfd/hosts/x86-64linux.h	/^    struct prstatus32_timeval pr_utime;		\/* User time.  *\/$/;"	m	struct:elf_prstatusx32	typeref:struct:elf_prstatusx32::prstatus32_timeval
pr_utime	bfd/hosts/x86-64linux.h	/^    struct prstatus64_timeval pr_utime;		\/* User time.  *\/$/;"	m	struct:elf_prstatus64	typeref:struct:elf_prstatus64::prstatus64_timeval
pr_uword64	sim/mips/interp.c	/^pr_uword64 (uword64 addr)$/;"	f
pr_why_table	gdb/proc-why.c	/^static struct trans pr_why_table[] =$/;"	v	typeref:struct:trans	file:
pr_zomb	bfd/elf-bfd.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_internal_linux_prpsinfo
pr_zomb	bfd/elf-linux-core.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid16
pr_zomb	bfd/elf-linux-core.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_external_linux_prpsinfo32_ugid32
pr_zomb	bfd/elf-linux-core.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid16
pr_zomb	bfd/elf-linux-core.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_external_linux_prpsinfo64_ugid32
pr_zomb	bfd/hosts/x86-64linux.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_prpsinfo32
pr_zomb	bfd/hosts/x86-64linux.h	/^    char pr_zomb;			\/* Zombie.  *\/$/;"	m	struct:elf_prpsinfo64
pre_byte	sim/testsuite/sim/h8300/addb.s	/^pre_byte:	.byte 0$/;"	l
pre_byte	sim/testsuite/sim/h8300/andb.s	/^pre_byte:	.byte 0$/;"	l
pre_byte	sim/testsuite/sim/h8300/cmpb.s	/^pre_byte:	.byte 0$/;"	l
pre_byte	sim/testsuite/sim/h8300/orb.s	/^pre_byte:	.byte 0$/;"	l
pre_byte	sim/testsuite/sim/h8300/subb.s	/^pre_byte:	.byte 0$/;"	l
pre_byte	sim/testsuite/sim/h8300/xorb.s	/^pre_byte:	.byte 0$/;"	l
pre_command_loop	gdb/cli/cli-interp.c	/^cli_interp_base::pre_command_loop ()$/;"	f	class:cli_interp_base
pre_command_loop	gdb/interps.h	/^  virtual void pre_command_loop ()$/;"	f	class:interp
pre_command_loop	gdb/mi/mi-interp.c	/^mi_interp::pre_command_loop ()$/;"	f	class:mi_interp
pre_defined_registers	opcodes/d30v-opc.c	/^const struct pd_reg pre_defined_registers[] =$/;"	v	typeref:struct:pd_reg
pre_expanded	gdb/linespec.h	/^  bool pre_expanded = false;$/;"	m	struct:linespec_result
pre_init	gdb/gdbarch.c	/^  gdbarch_data_pre_init_ftype *pre_init;$/;"	m	struct:gdbarch_data	file:
pre_init_ui_hook	gdb/top.c	/^void (*pre_init_ui_hook) (void);$/;"	v
pre_input_change_mode	readline/examples/rlfe/rlfe.c	/^pre_input_change_mode (void)$/;"	f	file:
pre_insn_type	include/opcode/score-datadep.h	/^  enum insn_type_for_dependency pre_insn_type;$/;"	m	struct:data_dependency	typeref:enum:data_dependency::insn_type_for_dependency
pre_reg	include/opcode/score-datadep.h	/^  char pre_reg[6];$/;"	m	struct:data_dependency
pre_show_hook	gdb/cli/cli-decode.h	/^    void (*pre_show_hook) (struct cmd_list_element *c) = nullptr;$/;"	m	struct:cmd_list_element
pre_unwind_handler	gdb/guile/scm-safe-call.c	/^  scm_t_catch_handler pre_unwind_handler;$/;"	m	struct:with_catch_data	file:
pread	bfd/opncls.c	/^  file_ptr (*pread) (struct bfd *abfd, void *stream, void *buf,$/;"	m	struct:opncls	file:
pread	gdb/remote.c	/^readahead_cache::pread (int fd, gdb_byte *read_buf, size_t len,$/;"	f	class:readahead_cache
prebind_cksum	bfd/mach-o.h	/^    bfd_mach_o_prebind_cksum_command prebind_cksum;$/;"	m	union:bfd_mach_o_load_command::__anon1083
prebound_dylib	bfd/mach-o.h	/^    bfd_mach_o_prebound_dylib_command prebound_dylib;$/;"	m	union:bfd_mach_o_load_command::__anon1083
precedence	gdb/parser-defs.h	/^    enum precedence precedence;$/;"	m	struct:op_print	typeref:enum:op_print::precedence
precedence	gdb/parser-defs.h	/^enum precedence$/;"	g
preceding_deleted	bfd/elf32-avr.h	/^      unsigned long preceding_deleted;$/;"	m	struct:avr_property_record::__anon1086::__anon1088
precise	sim/frv/frv-sim.h	/^  unsigned char precise;$/;"	m	struct:frv_interrupt
precision_type	gdb/defs.h	/^enum precision_type$/;"	g
predefined_symbol	include/opcode/tic80.h	/^struct predefined_symbol$/;"	s
predicated_insn	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^predicated_insn:$/;"	l
pref_cb	opcodes/z80-dis.c	/^pref_cb (struct buffer * buf, disassemble_info * info,$/;"	f	file:
pref_ed	opcodes/z80-dis.c	/^pref_ed (struct buffer * buf, disassemble_info * info,$/;"	f	file:
pref_ind	opcodes/z80-dis.c	/^pref_ind (struct buffer * buf, disassemble_info * info, char* txt)$/;"	f	file:
pref_xd_cb	opcodes/z80-dis.c	/^pref_xd_cb (struct buffer * buf, disassemble_info * info, char* txt)$/;"	f	file:
preferred_obj_section	gdb/objfiles.c	/^preferred_obj_section (struct obj_section *a, struct obj_section *b)$/;"	f	file:
prefetch_table	opcodes/sparc-opc.c	/^static arg prefetch_table[] =$/;"	v	file:
prefix	bfd/elf-bfd.h	/^  const char *prefix;$/;"	m	struct:bfd_elf_special_section
prefix	bfd/elf32-rl78.c	/^  int prefix;		\/* or -1 for "no prefix" *\/$/;"	m	struct:__anon1017	file:
prefix	gdb/cli/cli-decode.h	/^    struct cmd_list_element *prefix = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
prefix	include/opcode/rx.h	/^  int               prefix;$/;"	m	struct:__anon1405
prefix	opcodes/i386-dis.c	/^    int prefix;$/;"	m	struct:__anon58	file:
prefix	sim/igen/igen.h	/^  igen_name prefix;$/;"	m	struct:_igen_module
prefix	zlib/contrib/untgz/untgz.c	/^  char prefix[155];             \/* 345 *\/$/;"	m	struct:tar_header	file:
prefix	zlib/examples/gun.c	/^unsigned short prefix[65536];           \/* index to LZW prefix string *\/$/;"	v
prefix_array	gdb/gnulib/import/glob.c	/^prefix_array (const char *dirname, char **array, size_t n)$/;"	f	file:
prefix_found	gdb/cris-tdep.c	/^  int   prefix_found;$/;"	m	struct:instruction_environment	file:
prefix_length	bfd/elf-bfd.h	/^  unsigned int prefix_length;$/;"	m	struct:bfd_elf_special_section
prefix_name	opcodes/i386-dis.c	/^prefix_name (int pref, int sizeflag)$/;"	f	file:
prefix_p_keyword	gdb/guile/scm-cmd.c	/^static SCM prefix_p_keyword;$/;"	v	file:
prefix_requirement	opcodes/i386-dis.c	/^  unsigned int prefix_requirement;$/;"	m	struct:dis386	file:
prefix_table	opcodes/i386-dis.c	/^static const struct dis386 prefix_table[][4] = {$/;"	v	typeref:struct:dis386	file:
prefix_text	opcodes/opc2c.c	/^opcode prefix_text, suffix_text;$/;"	v
prefix_text	sim/m32c/opc2c.c	/^opcode prefix_text, suffix_text;$/;"	v
prefix_value	gdb/cris-tdep.c	/^  unsigned long prefix_value;$/;"	m	struct:instruction_environment	file:
prefixes	opcodes/i386-dis.c	/^static int prefixes;$/;"	v	file:
prefixify_expression	gdb/parse.c	/^prefixify_expression (struct expression *expr)$/;"	f
prefixify_subexp	gdb/parse.c	/^prefixify_subexp (struct expression *inexpr,$/;"	f	file:
prefixlist	gdb/cli/cli-decode.h	/^    struct cmd_list_element **prefixlist = nullptr;$/;"	m	struct:cmd_list_element	typeref:struct:cmd_list_element::cmd_list_element
prefixname	gdb/cli/cli-decode.h	/^    const char *prefixname = nullptr;$/;"	m	struct:cmd_list_element
prefork_hook	gdb/fork-child.c	/^prefork_hook (const char *args)$/;"	f
prefork_hook	gdb/gdbserver/fork-child.c	/^prefork_hook (const char *args)$/;"	f
preg	gdb/cris-tdep.c	/^  unsigned long preg[NUM_SPECREGS];$/;"	m	struct:instruction_environment	file:
preg	include/opcode/cr16.h	/^preg;$/;"	t	typeref:enum:__anon1325
preg_val	include/opcode/cr16.h	/^    preg preg_val;$/;"	m	union:__anon1335::__anon1336
pregr	include/opcode/cr16.h	/^  pregr, $/;"	e	enum:__anon1328
pregrp	include/opcode/cr16.h	/^  pregrp, $/;"	e	enum:__anon1328
pregs	opcodes/bfin-dis.c	312;"	d	file:
preind	include/opcode/aarch64.h	/^	  unsigned preind : 1;		\/* Pre-indexed.  *\/$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299
preindex_memory_operand	gdb/gdbserver/linux-aarch64-low.c	/^preindex_memory_operand (int32_t index)$/;"	f	file:
preliminary_header	gdb/gnulib/import/malloca.c	/^struct preliminary_header { void *next; int magic; };$/;"	s	file:
preload	gdb/arm-tdep.h	/^    } preload;$/;"	m	union:arm_displaced_step_closure::__anon1653	typeref:struct:arm_displaced_step_closure::__anon1653::__anon1657
preload	sim/frv/cache.h	/^    FRV_CACHE_PRELOAD_REQUEST preload;$/;"	m	union:frv_cache_request::__anon232
preload	sim/frv/cache.h	/^  int preload;$/;"	m	struct:__anon228
preload	sim/frv/cache.h	/^  int preload;$/;"	m	struct:__anon238
preload	sim/frv/cache.h	/^  int preload;$/;"	m	struct:__anon241
prep_headers	bfd/elf.c	/^prep_headers (bfd *abfd)$/;"	f	file:
prepare_execute_command	gdb/top.c	/^prepare_execute_command ()$/;"	f
prepare_execution_command	gdb/infcmd.c	/^prepare_execution_command (struct target_ops *target, int background)$/;"	f
prepare_for_building	gdb/buildsym.c	/^prepare_for_building (const char *name, CORE_ADDR start_addr)$/;"	f	file:
prepare_for_detach	gdb/infrun.c	/^prepare_for_detach (void)$/;"	f
prepare_one_comp_unit	gdb/dwarf2read.c	/^prepare_one_comp_unit (struct dwarf2_cu *cu, struct die_info *comp_unit_die,$/;"	f	file:
prepare_one_step	gdb/infcmd.c	/^prepare_one_step (struct step_command_fsm *sm)$/;"	f	file:
prepare_resume_reply	gdb/gdbserver/remote-utils.c	/^prepare_resume_reply (char *buf, ptid_t ptid,$/;"	f
prepare_run	sim/common/sim-model.h	/^  void (* prepare_run) (sim_cpu *);$/;"	m	struct:__anon634
prepare_table	sim/m68hc11/gencode.c	/^prepare_table (struct m6811_opcode_def* table, int size)$/;"	f
prepare_terminal_settings	readline/rltty.c	/^prepare_terminal_settings (meta_flag, oldtio, tiop)$/;"	f	file:
prepare_to_access_memory	gdb/gdbserver/target.c	/^prepare_to_access_memory (void)$/;"	f
prepare_to_access_memory	gdb/gdbserver/target.h	/^  int (*prepare_to_access_memory) (void);$/;"	m	struct:target_ops
prepare_to_generate_core	gdb/record-btrace.c	/^record_btrace_target::prepare_to_generate_core ()$/;"	f	class:record_btrace_target
prepare_to_generate_core	gdb/target-delegates.c	/^debug_target::prepare_to_generate_core ()$/;"	f	class:debug_target
prepare_to_generate_core	gdb/target-delegates.c	/^dummy_target::prepare_to_generate_core ()$/;"	f	class:dummy_target
prepare_to_generate_core	gdb/target-delegates.c	/^target_ops::prepare_to_generate_core ()$/;"	f	class:target_ops
prepare_to_resume	gdb/gdbserver/linux-low.h	/^  void (*prepare_to_resume) (struct lwp_info *);$/;"	m	struct:linux_target_ops
prepare_to_resume	gdb/gdbserver/win32-low.h	/^  void (*prepare_to_resume) (win32_thread_info *th);$/;"	m	struct:win32_target_ops
prepare_to_step	gdb/stubs/m32r-stub.c	/^prepare_to_step (continue_p)$/;"	f	file:
prepare_to_store	gdb/inf-child.c	/^inf_child_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:inf_child_target
prepare_to_store	gdb/ravenscar-thread.c	/^ravenscar_thread_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:ravenscar_thread_target
prepare_to_store	gdb/record-btrace.c	/^record_btrace_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:record_btrace_target
prepare_to_store	gdb/record-full.c	/^record_full_core_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:record_full_core_target
prepare_to_store	gdb/remote-sim.c	/^gdbsim_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:gdbsim_target
prepare_to_store	gdb/remote.c	/^remote_target::prepare_to_store (struct regcache *regcache)$/;"	f	class:remote_target
prepare_to_store	gdb/target-delegates.c	/^debug_target::prepare_to_store (struct regcache *arg0)$/;"	f	class:debug_target
prepare_to_store	gdb/target-delegates.c	/^dummy_target::prepare_to_store (struct regcache *arg0)$/;"	f	class:dummy_target
prepare_to_store	gdb/target-delegates.c	/^target_ops::prepare_to_store (struct regcache *arg0)$/;"	f	class:target_ops
prepare_to_trace	gdb/proc-api.c	/^prepare_to_trace (void)$/;"	f	file:
prepare_to_wait	gdb/infrun.c	/^prepare_to_wait (struct execution_control_state *ecs)$/;"	f	file:
prepend-pretty-printer!	gdb/guile/lib/gdb/printing.scm	/^(define-public (prepend-pretty-printer! obj matcher)$/;"	f
prescale	sim/m32c/timer_a.h	/^  int prescale;$/;"	m	struct:__anon538
present	gdb/go32-nat.c	/^  unsigned       present:1;$/;"	m	struct:gate_descr	file:
present	gdb/go32-nat.c	/^  unsigned       present:1;$/;"	m	struct:seg_descr	file:
present	include/opcode/aarch64.h	/^  unsigned present:1;	\/* Whether this operand is present in the assembly$/;"	m	struct:aarch64_opnd_info
preserve_ext_lang_values	gdb/extension.c	/^preserve_ext_lang_values (struct objfile *objfile, htab_t copied_types)$/;"	f
preserve_one_internalvar	gdb/value.c	/^preserve_one_internalvar (struct internalvar *var, struct objfile *objfile,$/;"	f	file:
preserve_one_value	gdb/value.c	/^preserve_one_value (struct value *value, struct objfile *objfile,$/;"	f
preserve_values	gdb/extension-priv.h	/^  void (*preserve_values) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops
preserve_values	gdb/value.c	/^preserve_values (struct objfile *objfile)$/;"	f
presumed_dp	include/som/aout.h	/^  unsigned char presumed_dp[4];$/;"	m	struct:som_external_header
presumed_dp	include/som/internal.h	/^  unsigned int presumed_dp;$/;"	m	struct:som_header
pretend_language	gdb/dwarf2read.c	/^  enum language pretend_language;$/;"	m	struct:dwarf2_queue_item	typeref:enum:dwarf2_queue_item::language	file:
pretend_language	gdb/dwarf2read.c	/^  enum language pretend_language;$/;"	m	struct:process_psymtab_comp_unit_data	typeref:enum:process_psymtab_comp_unit_data::language	file:
pretend_pc	gdb/dwarf2-frame-tailcall.c	/^pretend_pc (struct frame_info *this_frame, struct tailcall_cache *cache)$/;"	f	file:
pretended_chain_levels	gdb/dwarf2-frame-tailcall.c	/^pretended_chain_levels (struct call_site_chain *chain)$/;"	f	file:
pretty	gdb/osabi.c	/^  const char *pretty;$/;"	m	struct:osabi_names	file:
pretty_date	readline/doc/texi2html	/^sub pretty_date {$/;"	s
pretty_print_insn	gdb/disasm.c	/^gdb_pretty_print_disassembler::pretty_print_insn (struct ui_out *uiout,$/;"	f	class:gdb_pretty_print_disassembler
pretty_print_one_value	gdb/python/py-prettyprint.c	/^pretty_print_one_value (PyObject *printer, struct value **out_value)$/;"	f	file:
pretty_printer	gdb/varobj.c	/^  PyObject *pretty_printer = NULL;$/;"	m	struct:varobj_dynamic	file:
pretty_printer_functions	gdb/guile/scm-pretty-print.c	/^static const scheme_function pretty_printer_functions[] =$/;"	v	file:
pretty_printer_list	gdb/guile/scm-pretty-print.c	/^static SCM pretty_printer_list;$/;"	v	file:
pretty_printer_smob	gdb/guile/scm-pretty-print.c	/^} pretty_printer_smob;$/;"	t	typeref:struct:__anon1872	file:
pretty_printer_smob_name	gdb/guile/scm-pretty-print.c	/^static const char pretty_printer_smob_name[] =$/;"	v	file:
pretty_printer_smob_tag	gdb/guile/scm-pretty-print.c	/^static scm_t_bits pretty_printer_smob_tag;$/;"	v	file:
pretty_printer_worker_smob	gdb/guile/scm-pretty-print.c	/^} pretty_printer_worker_smob;$/;"	t	typeref:struct:__anon1873	file:
pretty_printer_worker_smob_name	gdb/guile/scm-pretty-print.c	/^static const char pretty_printer_worker_smob_name[] =$/;"	v	file:
pretty_printer_worker_smob_tag	gdb/guile/scm-pretty-print.c	/^static scm_t_bits pretty_printer_worker_smob_tag;$/;"	v	file:
pretty_printers	gdb/guile/scm-objfile.c	/^  SCM pretty_printers;$/;"	m	struct:_objfile_smob	file:
pretty_printers	gdb/guile/scm-progspace.c	/^  SCM pretty_printers;$/;"	m	struct:_pspace_smob	file:
pretty_printers	gdb/python/lib/gdb/__init__.py	/^pretty_printers = []$/;"	v
pretty_printers_dict	gdb/testsuite/gdb.python/py-frame-args.py	/^pretty_printers_dict = {}$/;"	v
pretty_printers_dict	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^pretty_printers_dict = {}$/;"	v
pretty_printers_dict	gdb/testsuite/gdb.python/py-prettyprint.py	/^pretty_printers_dict = {}$/;"	v
pretty_printers_dict	gdb/testsuite/gdb.python/py-section-script.py	/^pretty_printers_dict = {}$/;"	v
pretty_printing	gdb/varobj.c	/^static bool pretty_printing = false;$/;"	v	file:
prettyformat	gdb/valprint.h	/^  enum val_prettyformat prettyformat;$/;"	m	struct:value_print_options	typeref:enum:value_print_options::val_prettyformat
prettyformat_arrays	gdb/valprint.h	/^  int prettyformat_arrays;$/;"	m	struct:value_print_options
prettyformat_structs	gdb/valprint.h	/^  int prettyformat_structs;$/;"	m	struct:value_print_options
prettyfprint_faulttable_entry	gdb/proc-events.c	/^prettyfprint_faulttable_entry (FILE *file, int i, int verbose)$/;"	f	file:
prev	bfd/bfd-in2.h	/^  struct bfd_section *prev;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_section
prev	bfd/dwarf1.c	/^  struct dwarf1_func* prev;$/;"	m	struct:dwarf1_func	typeref:struct:dwarf1_func::dwarf1_func	file:
prev	bfd/dwarf1.c	/^  struct dwarf1_unit* prev;$/;"	m	struct:dwarf1_unit	typeref:struct:dwarf1_unit::dwarf1_unit	file:
prev	bfd/elf32-nds32.c	/^  nds32_elf_blank_t *prev;$/;"	m	struct:nds32_elf_blank	file:
prev	bfd/elf32-xtensa.c	/^  reloc_range_list_entry *prev;$/;"	m	struct:reloc_range_list_entry_struct	file:
prev	bfd/elfnn-aarch64.c	/^  struct section_list *prev;$/;"	m	struct:section_list	typeref:struct:section_list::section_list	file:
prev	bfd/tekhex.c	/^  struct tekhex_symbol_struct *prev;$/;"	m	struct:tekhex_symbol_struct	typeref:struct:tekhex_symbol_struct::tekhex_symbol_struct	file:
prev	gdb/arm-tdep.c	/^  struct stack_item *prev;$/;"	m	struct:stack_item	typeref:struct:stack_item::stack_item	file:
prev	gdb/avr-tdep.c	/^  struct stack_item *prev;$/;"	m	struct:stack_item	typeref:struct:stack_item::stack_item	file:
prev	gdb/btrace.h	/^  unsigned int prev = 0;$/;"	m	struct:btrace_function
prev	gdb/common/common-exceptions.c	/^  struct catcher *prev;$/;"	m	struct:catcher	typeref:struct:catcher::catcher	file:
prev	gdb/cris-tdep.c	/^  struct stack_item *prev;$/;"	m	struct:stack_item	typeref:struct:stack_item::stack_item	file:
prev	gdb/dcache.c	/^  struct dcache_block *prev;$/;"	m	struct:dcache_block	typeref:struct:dcache_block::dcache_block	file:
prev	gdb/dwarf2-frame.h	/^      prev (rhs.prev)$/;"	f	struct:dwarf2_frame_state_reg_info
prev	gdb/dwarf2-frame.h	/^  struct dwarf2_frame_state_reg_info *prev = NULL;$/;"	m	struct:dwarf2_frame_state_reg_info	typeref:struct:dwarf2_frame_state_reg_info::dwarf2_frame_state_reg_info
prev	gdb/frame.c	/^  struct frame_info *prev; \/* up, outer, older *\/$/;"	m	struct:frame_info	typeref:struct:frame_info::frame_info	file:
prev	gdb/gdbserver/linux-low.c	/^  struct pending_signals *prev;$/;"	m	struct:pending_signals	typeref:struct:pending_signals::pending_signals	file:
prev	gdb/guile/guile-internal.h	/^  struct _chained_gdb_smob *prev;$/;"	m	struct:_chained_gdb_smob	typeref:struct:_chained_gdb_smob::_chained_gdb_smob
prev	gdb/guile/scm-value.c	/^  struct _value_smob *prev;$/;"	m	struct:_value_smob	typeref:struct:_value_smob::_value_smob	file:
prev	gdb/linux-nat.h	/^  struct lwp_info *prev;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::lwp_info
prev	gdb/mdebugread.c	/^    struct parse_stack *next, *prev;$/;"	m	struct:parse_stack	typeref:struct:parse_stack::	file:
prev	gdb/prologue-value.c	/^  struct area_entry *prev, *next;$/;"	m	struct:pv_area::area_entry	typeref:struct:pv_area::area_entry::area_entry	file:
prev	gdb/python/py-block.c	/^  struct blpy_block_object *prev;$/;"	m	struct:blpy_block_object	typeref:struct:blpy_block_object::blpy_block_object	file:
prev	gdb/python/py-symbol.c	/^  struct sympy_symbol_object *prev;$/;"	m	struct:sympy_symbol_object	typeref:struct:sympy_symbol_object::sympy_symbol_object	file:
prev	gdb/python/py-symtab.c	/^  struct salpy_sal_object *prev;$/;"	m	struct:salpy_sal_object	typeref:struct:salpy_sal_object::salpy_sal_object	file:
prev	gdb/python/py-symtab.c	/^  struct stpy_symtab_object *prev;$/;"	m	struct:stpy_symtab_object	typeref:struct:stpy_symtab_object::stpy_symtab_object	file:
prev	gdb/python/py-type.c	/^  struct pyty_type_object *prev;$/;"	m	struct:pyty_type_object	typeref:struct:pyty_type_object::pyty_type_object	file:
prev	gdb/python/py-value.c	/^  struct value_object *prev;$/;"	m	struct:value_object	typeref:struct:value_object::value_object	file:
prev	gdb/record-full.c	/^  struct record_full_core_buf_entry *prev;$/;"	m	struct:record_full_core_buf_entry	typeref:struct:record_full_core_buf_entry::record_full_core_buf_entry	file:
prev	gdb/record-full.c	/^  struct record_full_entry *prev;$/;"	m	struct:record_full_entry	typeref:struct:record_full_entry::record_full_entry	file:
prev	gdb/testsuite/gdb.base/bigcore.c	/^  struct list *prev;$/;"	m	struct:list	typeref:struct:list::list	file:
prev	include/obstack.h	/^  struct _obstack_chunk *prev;  \/* address of prior chunk or NULL *\/$/;"	m	struct:_obstack_chunk	typeref:struct:_obstack_chunk::_obstack_chunk
prev	sim/cris/sim-main.h	/^  struct cris_sim_mmapped_page *prev;$/;"	m	struct:cris_sim_mmapped_page	typeref:struct:cris_sim_mmapped_page::cris_sim_mmapped_page
prev	sim/frv/cache.h	/^  struct frv_cache_request *prev;$/;"	m	struct:frv_cache_request	typeref:struct:frv_cache_request::frv_cache_request
prev	sim/igen/ld-insn.h	/^  insn_field_entry *prev;$/;"	m	struct:_insn_field_entry
prev	sim/ppc/ld-insn.h	/^  insn_field *prev;$/;"	m	struct:_insn_field
prev	zlib/contrib/amd64/amd64-match.S	/^#define prev		rcx$/;"	d
prev	zlib/contrib/masmx86/match686.asm	/^    prev            equ     dword ptr [esp+NbStack-44]$/;"	d
prev	zlib/deflate.h	/^    Posf *prev;$/;"	m	struct:internal_state
prev_acc_mmac	sim/frv/cpu.h	/^  DI prev_acc_mmac;$/;"	m	struct:__anon110
prev_acc_p2	sim/frv/cpu.h	/^  DI prev_acc_p2;$/;"	m	struct:__anon113
prev_acc_p2	sim/frv/cpu.h	/^  DI prev_acc_p2;$/;"	m	struct:__anon114
prev_acc_p4	sim/frv/cpu.h	/^  DI prev_acc_p4;$/;"	m	struct:__anon113
prev_acc_p4	sim/frv/cpu.h	/^  DI prev_acc_p4;$/;"	m	struct:__anon114
prev_ad	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define prev_ad          [ rcx + dsPrev]$/;"	d
prev_ad	zlib/contrib/masmx64/gvmat64.asm	/^prev_ad         equ [ rcx + dsPrev]$/;"	d
prev_ad	zlib/contrib/masmx64/gvmat64.asm	/^prev_ad equ OFFSET prev$/;"	d
prev_arch	gdb/frame-unwind.h	/^  frame_prev_arch_ftype *prev_arch;$/;"	m	struct:frame_unwind
prev_arch	gdb/frame.c	/^  } prev_arch;$/;"	m	struct:frame_info	typeref:struct:frame_info::__anon2054	file:
prev_breakpoint_count	gdb/breakpoint.c	/^static int prev_breakpoint_count;$/;"	v	file:
prev_cc_complex	sim/frv/cpu.h	/^  DI prev_cc_complex;$/;"	m	struct:__anon111
prev_ccr_complex	sim/frv/cpu.h	/^  DI prev_ccr_complex;$/;"	m	struct:__anon110
prev_cfm	gdb/ia64-tdep.c	/^  CORE_ADDR prev_cfm;   \/* cfm value for previous frame *\/$/;"	m	struct:ia64_frame_cache	file:
prev_entry	gdb/jit.h	/^  CORE_ADDR prev_entry;$/;"	m	struct:jit_code_entry
prev_entry	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  struct jit_code_entry *prev_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
prev_entry	gdb/testsuite/gdb.base/jit-main.c	/^  struct jit_code_entry *prev_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
prev_entry	gdb/testsuite/gdb.base/jit-protocol.h	/^  struct jit_code_entry *prev_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry
prev_entry	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  struct jit_code_entry *prev_entry;$/;"	m	struct:jit_code_entry	typeref:struct:jit_code_entry::jit_code_entry	file:
prev_fp_load	sim/frv/cpu.h	/^  DI prev_fp_load;$/;"	m	struct:__anon113
prev_fp_load	sim/frv/cpu.h	/^  DI prev_fp_load;$/;"	m	struct:__anon114
prev_fpop	sim/frv/cpu.h	/^  DI prev_fpop;$/;"	m	struct:__anon111
prev_fr_complex_1	sim/frv/cpu.h	/^  DI prev_fr_complex_1;$/;"	m	struct:__anon110
prev_fr_complex_2	sim/frv/cpu.h	/^  DI prev_fr_complex_2;$/;"	m	struct:__anon110
prev_fr_load	sim/frv/cpu.h	/^  DI prev_fr_load;$/;"	m	struct:__anon110
prev_fr_p4	sim/frv/cpu.h	/^  DI prev_fr_p4;$/;"	m	struct:__anon113
prev_fr_p4	sim/frv/cpu.h	/^  DI prev_fr_p4;$/;"	m	struct:__anon114
prev_fr_p6	sim/frv/cpu.h	/^  DI prev_fr_p6;$/;"	m	struct:__anon113
prev_fr_p6	sim/frv/cpu.h	/^  DI prev_fr_p6;$/;"	m	struct:__anon114
prev_func	bfd/dwarf2.c	/^  struct funcinfo *	prev_func;$/;"	m	struct:funcinfo	typeref:struct:funcinfo::funcinfo	file:
prev_func	gdb/frame.c	/^  } prev_func;$/;"	m	struct:frame_info	typeref:struct:frame_info::__anon2056	file:
prev_general_thread	gdb/gdbserver/target.c	/^static ptid_t prev_general_thread;$/;"	v	file:
prev_gr_complex	sim/frv/profile.h	/^  DI prev_gr_complex;$/;"	m	struct:__anon247
prev_instr_is_a_loop	bfd/elf32-xtensa.c	/^prev_instr_is_a_loop (bfd_byte *contents,$/;"	f	file:
prev_layout	gdb/tui/tui-layout.c	/^prev_layout (void)$/;"	f	file:
prev_length	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define prev_length      [ rcx + dsPrevLen]$/;"	d
prev_length	zlib/contrib/masmx64/gvmat64.asm	/^prev_length     equ [ rcx + dsPrevLen]$/;"	d
prev_length	zlib/deflate.h	/^    uInt prev_length;$/;"	m	struct:internal_state
prev_lexptr	gdb/parse.c	/^const char *prev_lexptr;$/;"	v
prev_line	bfd/dwarf2.c	/^  struct line_info *	prev_line;$/;"	m	struct:line_info	typeref:struct:line_info::line_info	file:
prev_line_found	readline/rlprivate.h	/^  char *prev_line_found;$/;"	m	struct:__rl_search_context
prev_line_found	readline/search.c	/^static char *prev_line_found = (char *) NULL;$/;"	v	file:
prev_match	zlib/deflate.h	/^    IPos prev_match;             \/* previous match *\/$/;"	m	struct:internal_state
prev_media	sim/frv/cpu.h	/^  DI prev_media;$/;"	m	struct:__anon111
prev_modf_regs	sim/cris/cpuv32.h	/^  UINT prev_modf_regs;$/;"	m	struct:__anon698
prev_movem_dest_regs	sim/cris/cpuv32.h	/^  UINT prev_movem_dest_regs;$/;"	m	struct:__anon698
prev_opcode_id	sim/rx/rx.c	/^static int prev_opcode_id = RXO_unknown;$/;"	v	file:
prev_p	gdb/frame.c	/^  int prev_p;$/;"	m	struct:frame_info	file:
prev_pc	gdb/aarch64-tdep.c	/^  CORE_ADDR prev_pc;$/;"	m	struct:aarch64_prologue_cache	file:
prev_pc	gdb/dwarf2-frame-tailcall.c	/^  CORE_ADDR prev_pc;$/;"	m	struct:tailcall_cache	file:
prev_pc	gdb/frame.c	/^  } prev_pc;$/;"	m	struct:frame_info	typeref:struct:frame_info::__anon2055	file:
prev_pc	gdb/gdbthread.h	/^  CORE_ADDR prev_pc = 0;$/;"	m	class:thread_info
prev_prev_modf_regs	sim/cris/cpuv32.h	/^  UINT prev_prev_modf_regs;$/;"	m	struct:__anon698
prev_prev_movem_dest_regs	sim/cris/cpuv32.h	/^  UINT prev_prev_movem_dest_regs;$/;"	m	struct:__anon698
prev_prev_prev_modf_regs	sim/cris/cpuv32.h	/^  UINT prev_prev_prev_modf_regs;$/;"	m	struct:__anon698
prev_prev_prev_movem_dest_regs	sim/cris/cpuv32.h	/^  UINT prev_prev_prev_movem_dest_regs;$/;"	m	struct:__anon698
prev_reg_addr	gdb/amd64-windows-tdep.c	/^  CORE_ADDR prev_reg_addr[16];$/;"	m	struct:amd64_windows_frame_cache	file:
prev_regcache	gdb/dummy-frame.c	/^  readonly_detached_regcache *prev_regcache;$/;"	m	struct:dummy_frame_cache	file:
prev_register	gdb/frame-unwind.h	/^  frame_prev_register_ftype *prev_register;$/;"	m	struct:frame_unwind
prev_regs	gdb/trad-frame.c	/^  struct trad_frame_saved_reg *prev_regs;$/;"	m	struct:trad_frame_cache	typeref:struct:trad_frame_cache::trad_frame_saved_reg	file:
prev_rip_addr	gdb/amd64-windows-tdep.c	/^  CORE_ADDR prev_rip_addr;$/;"	m	struct:amd64_windows_frame_cache	file:
prev_rsp_addr	gdb/amd64-windows-tdep.c	/^  CORE_ADDR prev_rsp_addr;$/;"	m	struct:amd64_windows_frame_cache	file:
prev_sequence	bfd/dwarf2.c	/^  struct line_sequence* prev_sequence;$/;"	m	struct:line_sequence	typeref:struct:line_sequence::line_sequence	file:
prev_sp	gdb/aarch64-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:aarch64_prologue_cache	file:
prev_sp	gdb/amd64-windows-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:amd64_windows_frame_cache	file:
prev_sp	gdb/arc-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:arc_frame_cache	file:
prev_sp	gdb/arm-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:arm_prologue_cache	file:
prev_sp	gdb/avr-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:avr_unwind_cache	file:
prev_sp	gdb/cris-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:cris_unwind_cache	file:
prev_sp	gdb/dwarf2-frame-tailcall.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:tailcall_cache	file:
prev_sp	gdb/frv-tdep.c	/^    CORE_ADDR prev_sp;$/;"	m	struct:frv_unwind_cache	file:
prev_sp	gdb/m32r-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:m32r_unwind_cache	file:
prev_sp	gdb/m68hc11-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:m68hc11_unwind_cache	file:
prev_sp	gdb/moxie-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:moxie_unwind_cache	file:
prev_sp	gdb/nds32-tdep.c	/^  CORE_ADDR prev_sp;$/;"	m	struct:nds32_frame_cache	file:
prev_sp	gdb/xtensa-tdep.c	/^  CORE_ADDR prev_sp;	\/* Stack Pointer of the previous (older) frame.  *\/$/;"	m	struct:xtensa_frame_cache	file:
prev_sp_p	gdb/dwarf2-frame-tailcall.c	/^  unsigned prev_sp_p : 1;$/;"	m	struct:tailcall_cache	file:
prev_unit	bfd/dwarf2.c	/^  struct comp_unit *prev_unit;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::comp_unit	file:
prev_var	bfd/dwarf2.c	/^  struct varinfo *prev_var;$/;"	m	struct:varinfo	typeref:struct:varinfo::varinfo	file:
prev_xmm_addr	gdb/amd64-windows-tdep.c	/^  CORE_ADDR prev_xmm_addr[16];$/;"	m	struct:amd64_windows_frame_cache	file:
prevent_dont_repeat	gdb/top.c	/^prevent_dont_repeat (void)$/;"	f
prevhnd	gdb/stubs/ia64vms-stub.c	/^static void *prevhnd;$/;"	v	file:
previous	gdb/stubs/m68k-stub.c	/^    struct FrameStruct  *previous;$/;"	m	struct:FrameStruct	typeref:struct:FrameStruct::FrameStruct	file:
previous	sim/ppc/device.h	/^(const device_property *previous);$/;"	v
previousOpName	opcodes/xgate-dis.c	/^static char previousOpName[10];$/;"	v	file:
previous_argument	libiberty/cplus-dem.c	/^  string* previous_argument; \/* The last function argument demangled.  *\/$/;"	m	struct:work_stuff	file:
previous_cu_index	gdb/dwarf-index-write.c	/^  unsigned int previous_cu_index;$/;"	m	struct:addrmap_index_data	file:
previous_cu_start	gdb/dwarf-index-write.c	/^  CORE_ADDR previous_cu_start;$/;"	m	struct:addrmap_index_data	file:
previous_hi16s	bfd/elf32-v850.c	/^static hi16s_location * previous_hi16s;$/;"	v	file:
previous_history	readline/history.c	/^previous_history ()$/;"	f
previous_inferior_ptid	gdb/infrun.c	/^static ptid_t previous_inferior_ptid;$/;"	v	file:
previous_matched	gdb/psymtab.c	/^  int previous_matched;$/;"	m	struct:dump_psymtab_addrmap_data	file:
previous_stab_code	gdb/stabsread.h	/^EXTERN int previous_stab_code;$/;"	v
previous_valid	gdb/dwarf-index-write.c	/^  int previous_valid;$/;"	m	struct:addrmap_index_data	file:
previous_vliw_pc	sim/frv/interrupts.c	/^IADDR previous_vliw_pc;$/;"	v
prevlock	sim/sh/sim-main.h	/^    int prevlock;$/;"	m	struct:__anon488::__anon489
prevoff	include/coff/xcoff.h	/^  char prevoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr_big
prevoff	include/coff/xcoff.h	/^  char prevoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr
prfm_abs	sim/aarch64/simulator.c	/^prfm_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
prfm_pcrel	sim/aarch64/simulator.c	/^prfm_pcrel (sim_cpu *cpu, int32_t offset)$/;"	f	file:
prfm_scale_ext	sim/aarch64/simulator.c	/^prfm_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
prfop	include/opcode/aarch64.h	/^      const struct aarch64_name_value_pair *prfop;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::aarch64_name_value_pair
primary	bfd/elfxx-mips.c	/^  struct mips_got_info *primary;$/;"	m	struct:mips_elf_got_per_bfd_arg	typeref:struct:mips_elf_got_per_bfd_arg::mips_got_info	file:
primary	gdb/ada-exp.y	/^primary	:	'*' primary		%prec '.'$/;"	l
primary	gdb/ada-exp.y	/^primary	:	CHARLIT$/;"	l
primary	gdb/ada-exp.y	/^primary	:	FLOAT$/;"	l
primary	gdb/ada-exp.y	/^primary	:	INT$/;"	l
primary	gdb/ada-exp.y	/^primary	:	NULL_PTR$/;"	l
primary	gdb/ada-exp.y	/^primary	:	STRING$/;"	l
primary	gdb/ada-exp.y	/^primary	: 	NEW NAME$/;"	l
primary	gdb/ada-exp.y	/^primary :	'(' exp1 ')'	{ }$/;"	l
primary	gdb/ada-exp.y	/^primary :	'{' var_or_type '}' primary  %prec '.'$/;"	l
primary	gdb/ada-exp.y	/^primary :	SPECIAL_VARIABLE \/* Various GDB extensions *\/$/;"	l
primary	gdb/ada-exp.y	/^primary :	TRUEKEYWORD$/;"	l
primary	gdb/ada-exp.y	/^primary :	primary '(' arglist ')'$/;"	l
primary	gdb/ada-exp.y	/^primary :	primary DOT_ALL$/;"	l
primary	gdb/ada-exp.y	/^primary :	primary DOT_ID$/;"	l
primary	gdb/ada-exp.y	/^primary :	primary TICK_ACCESS$/;"	l
primary	gdb/ada-exp.y	/^primary :	var_or_type	%prec VAR$/;"	l
primary	gdb/ada-exp.y	/^primary :	var_or_type '\\'' save_qualifier { type_qualifier = $1; } $/;"	l
primary	gdb/ada-exp.y	/^primary :     	aggregate$/;"	l
primary	gdb/ada-exp.y	/^primary :$/;"	l
primary	gdb/testsuite/gdb.base/cvexpr.c	/^enum {red, green, blue} primary;$/;"	v	typeref:enum:__anon2030
primary	gdb/testsuite/gdb.base/ptype.c	/^enum {red, green, blue} primary;$/;"	v	typeref:enum:__anon2015
primary	include/opcode/m68k.h	/^  const char *primary;$/;"	m	struct:m68k_opcode_alias
primary1	gdb/testsuite/gdb.base/cvexpr.c	/^{red1, green1, blue1} primary1;$/;"	v	typeref:enum:primary1_tag
primary1	gdb/testsuite/gdb.base/ptype.c	/^{red1, green1, blue1} primary1;$/;"	v	typeref:enum:primary1_tag
primary1_tag	gdb/testsuite/gdb.base/cvexpr.c	/^primary1_tag$/;"	g	file:
primary1_tag	gdb/testsuite/gdb.base/ptype.c	/^primary1_tag$/;"	g	file:
prime	libiberty/hashtab.c	/^  hashval_t prime;$/;"	m	struct:prime_ent	file:
prime_cpu	sim/common/cgen-run.c	/^prime_cpu (SIM_CPU *cpu, int max_insns)$/;"	f	file:
prime_ent	libiberty/hashtab.c	/^struct prime_ent$/;"	s	file:
prime_tab	libiberty/hashtab.c	/^static struct prime_ent const prime_tab[] = {$/;"	v	file:
primitive_type_symbols	gdb/language.h	/^  struct symbol **primitive_type_symbols;$/;"	m	struct:language_arch_info	typeref:struct:language_arch_info::symbol
primitive_type_vector	gdb/language.h	/^  struct type **primitive_type_vector;$/;"	m	struct:language_arch_info	typeref:struct:language_arch_info::type
print	bfd/doc/chew.c	/^print ()$/;"	f	file:
print	gdb/breakpoint.h	/^    char print;$/;"	m	struct:bpstats
print	include/opcode/cgen.h	/^  unsigned char parse, insert, extract, print;$/;"	m	struct:cgen_opcode_handler
print	libiberty/cp-demangle.h	/^  enum d_builtin_type_print print;$/;"	m	struct:demangle_builtin_type_info	typeref:enum:demangle_builtin_type_info::d_builtin_type_print
print	sim/common/hw-tree.c	/^  hw_tree_print_callback *print;$/;"	m	struct:printer	file:
print	sim/common/sim-hw.c	/^  void (*print) (struct sim_state *, const char *, va_list ap);$/;"	m	struct:printer	file:
print	sim/m68hc11/gencode.c	/^print (FILE *fp, int col, const char *msg, ...)$/;"	f
print_G	opcodes/m32c-dis.c	/^print_G (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_Q	opcodes/m32c-dis.c	/^print_Q (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_S	opcodes/m32c-dis.c	/^print_S (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_X	opcodes/m32c-dis.c	/^print_X (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_Z	opcodes/m32c-dis.c	/^print_Z (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_aarch64_disassembler_options	opcodes/aarch64-dis.c	/^print_aarch64_disassembler_options (FILE *stream)$/;"	f
print_aarch64_insn	opcodes/aarch64-dis.c	/^print_aarch64_insn (bfd_vma pc, const aarch64_inst *inst,$/;"	f	file:
print_action	bfd/elf32-xtensa.c	/^print_action (FILE *fp, text_action *r)$/;"	f	file:
print_action_list	bfd/elf32-xtensa.c	/^print_action_list (FILE *fp, text_action_list *action_list)$/;"	f	file:
print_action_list_fn	bfd/elf32-xtensa.c	/^print_action_list_fn (splay_tree_node node, void *p)$/;"	f	file:
print_ada_task_info	gdb/ada-tasks.c	/^print_ada_task_info (struct ui_out *uiout,$/;"	f
print_addr	opcodes/riscv-dis.c	/^  bfd_vma print_addr;$/;"	m	struct:riscv_private_data	file:
print_address	gdb/printcmd.c	/^print_address (struct gdbarch *gdbarch,$/;"	f
print_address	gdb/testsuite/gdb.base/bigcore.c	/^print_address (const void *a)$/;"	f	file:
print_address	opcodes/epiphany-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/fr30-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/frv-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/ip2k-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/iq2000-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/lm32-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/m32c-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/m32r-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/mep-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/mt-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/or1k-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/xc16x-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	opcodes/xstormy16-dis.c	/^print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_address	sim/common/hw-tree.c	/^print_address (struct hw *bus,$/;"	f	file:
print_address	sim/ppc/tree.c	/^print_address(device *bus,$/;"	f
print_address_demangle	gdb/printcmd.c	/^print_address_demangle (const struct value_print_options *opts,$/;"	f
print_address_func	include/dis-asm.h	/^  void (*print_address_func)$/;"	m	struct:disassemble_info
print_address_symbolic	gdb/printcmd.c	/^print_address_symbolic (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f
print_all_arrays	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_all_arrays(int array_i[], char array_c[], float array_f[], double array_d[])$/;"	f
print_alu	opcodes/metag-dis.c	/^print_alu (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_and_abort	libiberty/obstack.c	/^print_and_abort (void)$/;"	f	file:
print_arc_disassembler_options	opcodes/arc-dis.c	/^print_arc_disassembler_options (FILE *stream)$/;"	f
print_area	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^  subroutine print_area /;"	s	module:class_Rectangle
print_arg	opcodes/cr16-dis.c	/^print_arg (argument *a, bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_arg	opcodes/crx-dis.c	/^print_arg (argument *a, bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_args	gdb/gdbtypes.c	/^print_args (struct field *args, int nargs, int spaces)$/;"	f	file:
print_arguments	opcodes/cr16-dis.c	/^print_arguments (ins *currentInsn, bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_arguments	opcodes/crx-dis.c	/^print_arguments (ins *currentInsn, bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_arm_address	opcodes/arm-dis.c	/^print_arm_address (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_arm_disassembler_options	opcodes/arm-dis.c	/^print_arm_disassembler_options (FILE *stream)$/;"	f
print_array_indexes	gdb/valprint.h	/^  int print_array_indexes;$/;"	m	struct:value_print_options
print_array_rep	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_array_rep($/;"	f
print_array_type	gdb/ada-typeprint.c	/^print_array_type (struct type *type, struct ui_file *stream, int show,$/;"	f	file:
print_as2_reg_name	opcodes/msp430-dis.c	/^print_as2_reg_name (int regno, char * op1, char * comm1,$/;"	f	file:
print_as3_reg_name	opcodes/msp430-dis.c	/^print_as3_reg_name (int regno, char * op1, char * comm1,$/;"	f	file:
print_at	opcodes/frv-dis.c	/^print_at (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_auxv_entry	gdb/gdbarch.c	/^  gdbarch_print_auxv_entry_ftype *print_auxv_entry;$/;"	m	struct:gdbarch	file:
print_average	gdb/testsuite/gdb.base/average.c	/^void print_average(int *list, int low, int high) $/;"	f
print_barrier	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^static pthread_barrier_t print_barrier;$/;"	v	file:
print_base	opcodes/m68k-dis.c	/^print_base (int regno, bfd_vma disp, disassemble_info *info)$/;"	f	file:
print_bcache_statistics	gdb/bcache.c	/^print_bcache_statistics (struct bcache *c, const char *type)$/;"	f
print_bfd_flags	gdb/maint.c	/^print_bfd_flags (flagword flags)$/;"	f	file:
print_bfd_section_info	gdb/maint.c	/^print_bfd_section_info (bfd *abfd, $/;"	f	file:
print_binary_chars	gdb/valprint.c	/^print_binary_chars (struct ui_file *stream, const gdb_byte *valaddr,$/;"	f
print_bit_flags	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_bit_flags (struct bit_flags_t bit_flags)$/;"	f
print_bit_flags	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_t print_bit_flags (struct bit_flags_t bit_flags)$/;"	f
print_bit_flags_char	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_char_t print_bit_flags_char (struct bit_flags_char_t bit_flags)$/;"	f
print_bit_flags_combo	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_bit_flags_combo (struct bit_flags_combo_t bit_flags_combo)$/;"	f
print_bit_flags_combo	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_combo_t print_bit_flags_combo (struct bit_flags_combo_t bit_flags_combo)$/;"	f
print_bit_flags_short	gdb/testsuite/gdb.base/call-rt-st.c	/^struct bit_flags_short_t print_bit_flags_short (struct bit_flags_short_t bit_flags)$/;"	f
print_bit_vector	gdb/gdbtypes.c	/^print_bit_vector (B_TYPE *bits, int nbits)$/;"	f	file:
print_bitop	opcodes/metag-dis.c	/^print_bitop (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_bits	sim/common/sim-fpu.c	/^print_bits (unsigned64 x,$/;"	f	file:
print_bp_stop_message	gdb/breakpoint.c	/^print_bp_stop_message (bpstat bs)$/;"	f	file:
print_branch	opcodes/metag-dis.c	/^print_branch (unsigned int insn_word, bfd_vma pc,$/;"	f	file:
print_branch	opcodes/tic30-dis.c	/^print_branch (disassemble_info *info,$/;"	f	file:
print_breakpoint	gdb/breakpoint.c	/^print_breakpoint (breakpoint *b)$/;"	f
print_breakpoint_location	gdb/breakpoint.c	/^print_breakpoint_location (struct breakpoint *b,$/;"	f	file:
print_bug	gdb/contrib/ari/gdb_ari.sh	/^function print_bug(file,line,prefix,category,bug,doc,supplement, suffix,idx) {$/;"	f
print_byte_count	gdb/testsuite/gdb.base/bigcore.c	/^print_byte_count (unsigned long long u)$/;"	f	file:
print_c_name	sim/igen/igen.c	/^print_c_name (lf *file, const char *name)$/;"	f	file:
print_c_semantic	sim/igen/gen-semantics.c	/^print_c_semantic (lf *file,$/;"	f	file:
print_c_semantic	sim/ppc/gen-semantics.c	/^print_c_semantic(lf *file,$/;"	f	file:
print_c_semantic_function	sim/igen/gen-semantics.c	/^print_c_semantic_function (lf *file,$/;"	f	file:
print_c_semantic_function	sim/ppc/gen-semantics.c	/^print_c_semantic_function(lf *file,$/;"	f	file:
print_cache	sim/frv/profile.c	/^print_cache (SIM_CPU *cpu, FRV_CACHE *cache, const char *cache_name)$/;"	f	file:
print_cacher	opcodes/metag-dis.c	/^print_cacher (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_cachew	opcodes/metag-dis.c	/^print_cachew (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_callback	gdb/compile/compile.c	/^print_callback (void *ignore, const char *message)$/;"	f	file:
print_callr	opcodes/metag-dis.c	/^print_callr (unsigned int insn_word, bfd_vma pc, const insn_template *template,$/;"	f	file:
print_char	gdb/testsuite/gdb.base/bigcore.c	/^print_char (char c)$/;"	f	file:
print_char_array	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_char_array (char array_c[])$/;"	f
print_char_chars	gdb/valprint.c	/^print_char_chars (struct ui_file *stream, struct type *type,$/;"	f
print_children	gdb/python/py-prettyprint.c	/^print_children (PyObject *printer, const char *hint,$/;"	f	file:
print_choices	gdb/ada-typeprint.c	/^print_choices (struct type *type, int field_num, struct ui_file *stream,$/;"	f	file:
print_class	gdb/make-target-delegates	/^sub print_class($) {$/;"	s
print_clinfo	gdb/testsuite/lib/cl_util.c	/^void print_clinfo ()$/;"	f
print_cmp	opcodes/metag-dis.c	/^print_cmp (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_command	gdb/printcmd.c	/^print_command (const char *exp, int from_tty)$/;"	f	file:
print_command_1	gdb/printcmd.c	/^print_command_1 (const char *exp, int voidprint)$/;"	f	file:
print_command_lines	gdb/cli/cli-script.c	/^print_command_lines (struct ui_out *uiout, struct command_line *cmd,$/;"	f
print_command_parse_format	gdb/printcmd.c	/^print_command_parse_format (const char **expp, const char *cmdname,$/;"	f
print_command_trace	gdb/cli/cli-script.c	/^print_command_trace (const char *fmt, ...)$/;"	f
print_comment	opcodes/aarch64-dis.c	/^print_comment (const aarch64_inst *inst, struct disassemble_info *info)$/;"	f	file:
print_compiled_pattern	libiberty/regex.c	/^PREFIX(print_compiled_pattern) (struct re_pattern_buffer *bufp)$/;"	f
print_completer_entry	opcodes/ia64-gen.c	/^print_completer_entry (struct completer_entry *ent)$/;"	f	file:
print_completer_table	opcodes/ia64-gen.c	/^print_completer_table (void)$/;"	f	file:
print_cond_set	opcodes/metag-dis.c	/^print_cond_set (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_converted_chars_to_obstack	gdb/valprint.c	/^print_converted_chars_to_obstack (struct obstack *obstack,$/;"	f	file:
print_core_address	gdb/utils.c	/^print_core_address (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
print_cplus_stuff	gdb/gdbtypes.c	/^print_cplus_stuff (struct type *type, int spaces)$/;"	f	file:
print_dalu	opcodes/metag-dis.c	/^print_dalu (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_data	sim/common/sim-trace.c	/^print_data (SIM_DESC sd,$/;"	f	file:
print_decimal	opcodes/ip2k-dis.c	/^print_decimal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_decimal_chars	gdb/valprint.c	/^print_decimal_chars (struct ui_file *stream, const gdb_byte *valaddr,$/;"	f
print_decision_tree	opcodes/aarch64-gen.c	/^print_decision_tree (struct bittree* bittree)$/;"	f	file:
print_decision_tree_1	opcodes/aarch64-gen.c	/^print_decision_tree_1 (unsigned int indent, struct bittree* bittree)$/;"	f	file:
print_dependency_table	opcodes/ia64-gen.c	/^print_dependency_table (void)$/;"	f	file:
print_device	sim/common/hw-tree.c	/^print_device (struct hw *me,$/;"	f	file:
print_device	sim/ppc/tree.c	/^print_device(device *me,$/;"	f
print_dget_set	opcodes/metag-dis.c	/^print_dget_set (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_diff	gdb/mi/mi-main.c	/^print_diff (struct ui_file *file, struct mi_timestamp *start,$/;"	f	file:
print_diff_now	gdb/mi/mi-main.c	/^print_diff_now (struct ui_file *file, struct mi_timestamp *start)$/;"	f	file:
print_dis_table	opcodes/ia64-gen.c	/^print_dis_table (void)$/;"	f	file:
print_disassembly	gdb/cli/cli-cmds.c	/^print_disassembly (struct gdbarch *gdbarch, const char *name,$/;"	f	file:
print_displacement	opcodes/i386-dis.c	/^print_displacement (char *buf, bfd_vma disp)$/;"	f	file:
print_divide_result	opcodes/aarch64-gen.c	/^print_divide_result (const struct bittree *bittree ATTRIBUTE_UNUSED)$/;"	f	file:
print_doc_line	gdb/cli/cli-decode.c	/^print_doc_line (struct ui_file *stream, const char *str)$/;"	f
print_dollarhex	opcodes/ip2k-dis.c	/^print_dollarhex (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex	opcodes/mt-dis.c	/^print_dollarhex (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex8	opcodes/ip2k-dis.c	/^print_dollarhex8 (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex_addr16h	opcodes/ip2k-dis.c	/^print_dollarhex_addr16h (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex_addr16l	opcodes/ip2k-dis.c	/^print_dollarhex_addr16l (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex_cj	opcodes/ip2k-dis.c	/^print_dollarhex_cj (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dollarhex_p	opcodes/ip2k-dis.c	/^print_dollarhex_p (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_dot	opcodes/xc16x-dis.c	/^print_dot (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_double_array	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_double_array (double  array_d[])$/;"	f
print_double_string	libiberty/regex.c	/^PREFIX(print_double_string) (const CHAR_T *where, const CHAR_T *string1,$/;"	f
print_dsp_reg	opcodes/sh-dis.c	/^print_dsp_reg (int rm, fprintf_ftype fprintf_fn, void *stream)$/;"	f	file:
print_dtemplate	opcodes/metag-dis.c	/^print_dtemplate (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_dynamic_range_bound	gdb/ada-typeprint.c	/^print_dynamic_range_bound (struct type *type, const char *name, int name_len,$/;"	f	file:
print_end_stepping_range_reason	gdb/infrun.c	/^print_end_stepping_range_reason (struct ui_out *uiout)$/;"	f
print_engine_issue_postfix_hook	sim/igen/gen-engine.c	/^print_engine_issue_postfix_hook (lf *file)$/;"	f	file:
print_engine_issue_prefix_hook	sim/igen/gen-engine.c	/^print_engine_issue_prefix_hook (lf *file)$/;"	f	file:
print_engine_run_function_header	sim/igen/gen-engine.c	/^print_engine_run_function_header (lf *file,$/;"	f
print_entry_values	gdb/stack.c	/^const char *print_entry_values = print_entry_values_default;$/;"	v
print_entry_values_both	gdb/stack.c	/^const char print_entry_values_both[] = "both";$/;"	v
print_entry_values_choices	gdb/stack.c	/^static const char *const print_entry_values_choices[] =$/;"	v	file:
print_entry_values_compact	gdb/stack.c	/^const char print_entry_values_compact[] = "compact";$/;"	v
print_entry_values_default	gdb/stack.c	/^const char print_entry_values_default[] = "default";$/;"	v
print_entry_values_if_needed	gdb/stack.c	/^const char print_entry_values_if_needed[] = "if-needed";$/;"	v
print_entry_values_no	gdb/stack.c	/^const char print_entry_values_no[] = "no";$/;"	v
print_entry_values_only	gdb/stack.c	/^const char print_entry_values_only[] = "only";$/;"	v
print_entry_values_preferred	gdb/stack.c	/^const char print_entry_values_preferred[] = "preferred";$/;"	v
print_enum_type	gdb/ada-typeprint.c	/^print_enum_type (struct type *type, struct ui_file *stream)$/;"	f	file:
print_errno_message	gdb/gnulib/import/error.c	/^print_errno_message (int errnum)$/;"	f	file:
print_error	gdb/testsuite/gdb.threads/tls.c	/^void print_error ()$/;"	f
print_escaped	intl/log.c	/^print_escaped (stream, str)$/;"	f	file:
print_exception	gdb/exceptions.c	/^print_exception (struct ui_file *file, struct gdb_exception e)$/;"	f	file:
print_exited_reason	gdb/infrun.c	/^print_exited_reason (struct ui_out *uiout, int exitstatus)$/;"	f
print_exp_len	opcodes/cr16-dis.c	/^print_exp_len (int size)$/;"	f	file:
print_expression	gdb/expprint.c	/^print_expression (struct expression *exp, struct ui_file *stream)$/;"	f
print_fastmap	libiberty/regex.c	/^print_fastmap (char *fastmap)$/;"	f
print_fbarith	opcodes/metag-dis.c	/^print_fbarith (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fcmp	opcodes/metag-dis.c	/^print_fcmp (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fconv	opcodes/metag-dis.c	/^print_fconv (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fconvx	opcodes/metag-dis.c	/^print_fconvx (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fearith	opcodes/metag-dis.c	/^print_fearith (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fget_set_acf	opcodes/metag-dis.c	/^print_fget_set_acf (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_field_values	gdb/ada-valprint.c	/^print_field_values (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
print_filename	readline/complete.c	/^print_filename (to_print, full_pathname, prefix_bytes)$/;"	f	file:
print_find_alias_opcode	opcodes/aarch64-gen.c	/^print_find_alias_opcode (const opcode_node *table, int num)$/;"	f	file:
print_find_next_alias_opcode	opcodes/aarch64-gen.c	/^print_find_next_alias_opcode (const opcode_node *table, int num)$/;"	f	file:
print_find_next_opcode	opcodes/aarch64-gen.c	/^print_find_next_opcode (struct bittree* bittree)$/;"	f	file:
print_find_next_opcode_1	opcodes/aarch64-gen.c	/^print_find_next_opcode_1 (struct bittree* bittree)$/;"	f	file:
print_find_real_opcode	opcodes/aarch64-gen.c	/^print_find_real_opcode (const opcode_node *table, int num)$/;"	f	file:
print_five_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_five_chars (struct five_char_t five_char)$/;"	f
print_five_chars	gdb/testsuite/gdb.base/call-rt-st.c	/^struct five_char_t print_five_chars (struct five_char_t five_char)$/;"	f
print_fixed_point_type	gdb/ada-typeprint.c	/^print_fixed_point_type (struct type *type, struct ui_file *stream)$/;"	f	file:
print_flags	opcodes/arc-dis.c	/^print_flags (const struct arc_opcode *opcode,$/;"	f	file:
print_flags	opcodes/cris-dis.c	/^print_flags (struct cris_disasm_data *disdata, unsigned int insn, char *cp)$/;"	f	file:
print_flags	opcodes/z8k-dis.c	/^print_flags(char *tmp_str, unsigned long flags)$/;"	f	file:
print_flags	sim/m32c/reg.c	/^print_flags (int f)$/;"	f	file:
print_float_array	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_float_array (float array_f[])$/;"	f
print_float_info	gdb/gdbarch.c	/^  gdbarch_print_float_info_ftype *print_float_info;$/;"	m	struct:gdbarch	file:
print_floating	gdb/valprint.c	/^print_floating (const gdb_byte *valaddr, struct type *type,$/;"	f
print_flush	gdb/exceptions.c	/^print_flush (void)$/;"	f	file:
print_fminmax	opcodes/metag-dis.c	/^print_fminmax (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fmmov	opcodes/metag-dis.c	/^print_fmmov (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fmov	opcodes/metag-dis.c	/^print_fmov (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fmov_data	opcodes/metag-dis.c	/^print_fmov_data (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fmov_i	opcodes/metag-dis.c	/^print_fmov_i (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_foperand	opcodes/pdp11-dis.c	/^print_foperand (bfd_vma *memaddr, int code, disassemble_info *info)$/;"	f	file:
print_formatted	gdb/printcmd.c	/^print_formatted (struct value *val, int size,$/;"	f	file:
print_fp_register_row	gdb/mips-tdep.c	/^print_fp_register_row (struct ui_file *file, struct frame_info *frame,$/;"	f	file:
print_fpack	opcodes/metag-dis.c	/^print_fpack (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fpu_flags	gdb/arm-tdep.c	/^print_fpu_flags (struct ui_file *file, int flags)$/;"	f	file:
print_fpu_flags	gdb/mips-tdep.c	/^print_fpu_flags (struct ui_file *file, int flags)$/;"	f	file:
print_fr	opcodes/ip2k-dis.c	/^print_fr (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_frame	gdb/stack.c	/^print_frame (struct frame_info *frame, int print_level,$/;"	f	file:
print_frame_arg	gdb/stack.c	/^print_frame_arg (const struct frame_arg *arg)$/;"	f	file:
print_frame_arg_vars	gdb/stack.c	/^print_frame_arg_vars (struct frame_info *frame, struct ui_file *stream)$/;"	f	file:
print_frame_args	gdb/stack.c	/^print_frame_args (struct symbol *func, struct frame_info *frame,$/;"	f	file:
print_frame_arguments	gdb/stack.c	/^static const char *print_frame_arguments = "scalars";$/;"	v	file:
print_frame_arguments_choices	gdb/stack.c	/^static const char *const print_frame_arguments_choices[] =$/;"	v	file:
print_frame_info	gdb/stack.c	/^print_frame_info (struct frame_info *frame, int print_level,$/;"	f
print_frame_local_vars	gdb/stack.c	/^print_frame_local_vars (struct frame_info *frame, int num_tabs,$/;"	f	file:
print_frame_nameless_args	gdb/stack.c	/^print_frame_nameless_args (struct frame_info *frame, long start, int num,$/;"	f	file:
print_frec	opcodes/metag-dis.c	/^print_frec (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_freg	opcodes/pdp11-dis.c	/^print_freg (int freg, disassemble_info *info)$/;"	f	file:
print_fsimd	opcodes/metag-dis.c	/^print_fsimd (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_fswap	opcodes/metag-dis.c	/^print_fswap (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_func_type	gdb/ada-typeprint.c	/^print_func_type (struct type *type, struct ui_file *stream, const char *name,$/;"	f	file:
print_function	sim/igen/lf.h	/^typedef int print_function (lf *file);$/;"	t
print_function_name	sim/igen/igen.c	/^print_function_name (lf *file,$/;"	f
print_function_name	sim/ppc/igen.c	/^print_function_name(lf *file,$/;"	f
print_function_pointer_address	gdb/valprint.c	/^print_function_pointer_address (const struct value_print_options *options,$/;"	f
print_gc_sections	include/bfdlink.h	/^  unsigned int print_gc_sections: 1;$/;"	m	struct:bfd_link_info
print_gdb_configuration	gdb/top.c	/^print_gdb_configuration (struct ui_file *stream)$/;"	f
print_gdb_help	gdb/main.c	/^print_gdb_help (struct ui_file *stream)$/;"	f	file:
print_gdb_version	gdb/top.c	/^print_gdb_version (struct ui_file *stream, bool interactive)$/;"	f
print_gen_entry_insns	sim/igen/gen.c	/^print_gen_entry_insns (gen_entry *table,$/;"	f	file:
print_gen_entry_path	sim/igen/gen.c	/^print_gen_entry_path (line_ref *line, gen_entry *table, error_func *print)$/;"	f	file:
print_get	opcodes/metag-dis.c	/^print_get (char *buf, char *addr_buf, unsigned int size,$/;"	f	file:
print_get_opcode	opcodes/aarch64-gen.c	/^print_get_opcode (void)$/;"	f	file:
print_get_set	opcodes/metag-dis.c	/^print_get_set (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_get_set_ext	opcodes/metag-dis.c	/^print_get_set_ext (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_gnat_stuff	gdb/gdbtypes.c	/^print_gnat_stuff (struct type *type, int spaces)$/;"	f	file:
print_go_string	gdb/go-valprint.c	/^print_go_string (struct type *type,$/;"	f	file:
print_goto_switch_break	sim/igen/gen-idecode.c	/^print_goto_switch_break (lf *file, gen_entry *entry)$/;"	f	file:
print_goto_switch_break	sim/ppc/gen-idecode.c	/^print_goto_switch_break(lf *file,$/;"	f	file:
print_goto_switch_name	sim/igen/gen-idecode.c	/^print_goto_switch_name (lf *file, gen_entry *entry)$/;"	f	file:
print_goto_switch_name	sim/ppc/gen-idecode.c	/^print_goto_switch_name(lf *file,$/;"	f	file:
print_goto_switch_table	sim/igen/gen-idecode.c	/^print_goto_switch_table (lf *file, gen_entry *table)$/;"	f	file:
print_goto_switch_table	sim/ppc/gen-idecode.c	/^print_goto_switch_table(lf *file,$/;"	f	file:
print_goto_switch_table_leaf	sim/igen/gen-idecode.c	/^print_goto_switch_table_leaf (lf *file,$/;"	f	file:
print_goto_switch_table_leaf	sim/ppc/gen-idecode.c	/^print_goto_switch_table_leaf(insn_table *entry,$/;"	f	file:
print_goto_switch_table_padding	sim/ppc/gen-idecode.c	/^print_goto_switch_table_padding(insn_table *table,$/;"	f	file:
print_gp_register_row	gdb/mips-tdep.c	/^print_gp_register_row (struct ui_file *file, struct frame_info *frame,$/;"	f	file:
print_handlers	include/opcode/cgen.h	/^  cgen_print_fn * const *print_handlers;$/;"	m	struct:cgen_cpu_desc
print_hash	opcodes/m32r-dis.c	/^print_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_hash	opcodes/xc16x-dis.c	/^print_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_heading	gdb/contrib/ari/update-web-ari.sh	/^function print_heading (nb_file, where, bug_i) {$/;"	f
print_hello	gdb/testsuite/gdb.pascal/hello.pas	/^procedure print_hello;$/;"	p
print_help	sim/common/sim-options.c	/^print_help (SIM_DESC sd, sim_cpu *cpu, const struct option_list *ol, int is_command)$/;"	f	file:
print_help_for_command	gdb/cli/cli-decode.c	/^print_help_for_command (struct cmd_list_element *c, const char *prefix,$/;"	f	file:
print_hex	gdb/testsuite/gdb.base/bigcore.c	/^print_hex (unsigned long long u)$/;"	f	file:
print_hex	include/opcode/mips.h	/^  bfd_boolean print_hex;$/;"	m	struct:mips_int_operand
print_hex	include/opcode/mips.h	/^  bfd_boolean print_hex;$/;"	m	struct:mips_mapped_int_operand
print_hex	opcodes/arc-dis.c	/^static bfd_boolean print_hex = FALSE;$/;"	v	file:
print_hex	sim/testsuite/common/alu-tst.c	/^print_hex (unsigned64 val, int nr_bits)$/;"	f	file:
print_hex_chars	gdb/valprint.c	/^print_hex_chars (struct ui_file *stream, const gdb_byte *valaddr,$/;"	f
print_hi	opcodes/frv-dis.c	/^print_hi (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_hi_register_list_ld	opcodes/fr30-dis.c	/^print_hi_register_list_ld (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_hi_register_list_st	opcodes/fr30-dis.c	/^print_hi_register_list_st (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_i386_disassembler_options	opcodes/i386-dis.c	/^print_i386_disassembler_options (FILE *stream)$/;"	f
print_i387_control_word	gdb/i387-tdep.c	/^print_i387_control_word (int control_p,$/;"	f	file:
print_i387_ext	gdb/i387-tdep.c	/^print_i387_ext (struct gdbarch *gdbarch,$/;"	f	file:
print_i387_status_word	gdb/i387-tdep.c	/^print_i387_status_word (int status_p,$/;"	f	file:
print_i387_value	gdb/i387-tdep.c	/^print_i387_value (struct gdbarch *gdbarch,$/;"	f	file:
print_icache	opcodes/metag-dis.c	/^print_icache (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_icache_body	sim/igen/gen-icache.c	/^print_icache_body (lf *file,$/;"	f
print_icache_body	sim/ppc/gen-icache.c	/^print_icache_body(lf *file,$/;"	f
print_icache_declaration	sim/igen/gen-icache.c	/^print_icache_declaration (lf *file,$/;"	f
print_icache_declaration	sim/ppc/gen-icache.c	/^print_icache_declaration(insn_table *entry,$/;"	f
print_icache_definition	sim/igen/gen-icache.c	/^print_icache_definition (lf *file,$/;"	f
print_icache_definition	sim/ppc/gen-icache.c	/^print_icache_definition(insn_table *entry,$/;"	f
print_icache_extraction	sim/igen/gen-icache.c	/^print_icache_extraction (lf *file,$/;"	f	file:
print_icache_extraction	sim/ppc/gen-icache.c	/^print_icache_extraction(lf *file,$/;"	f	file:
print_icache_function	sim/igen/gen-icache.c	/^print_icache_function (lf *file,$/;"	f	file:
print_icache_function	sim/ppc/gen-icache.c	/^print_icache_function(lf *file,$/;"	f	file:
print_icache_function_actual	sim/igen/igen.c	/^print_icache_function_actual (lf *file, int nr_prefetched_words)$/;"	f
print_icache_function_formal	sim/igen/igen.c	/^print_icache_function_formal (lf *file, int nr_prefetched_words)$/;"	f
print_icache_function_header	sim/igen/gen-icache.c	/^print_icache_function_header (lf *file,$/;"	f	file:
print_icache_function_header	sim/ppc/gen-icache.c	/^print_icache_function_header(lf *file,$/;"	f	file:
print_icache_function_type	sim/igen/igen.c	/^print_icache_function_type (lf *file)$/;"	f
print_icache_internal_function_declaration	sim/igen/gen-icache.c	/^print_icache_internal_function_declaration (lf *file,$/;"	f
print_icache_internal_function_declaration	sim/ppc/gen-icache.c	/^print_icache_internal_function_declaration(insn_table *table,$/;"	f
print_icache_internal_function_definition	sim/igen/gen-icache.c	/^print_icache_internal_function_definition (lf *file,$/;"	f
print_icache_internal_function_definition	sim/ppc/gen-icache.c	/^print_icache_internal_function_definition(insn_table *table,$/;"	f
print_icache_struct	sim/igen/gen-icache.c	/^print_icache_struct (lf *file, insn_table *isa, cache_entry *cache_rules)$/;"	f
print_icache_struct	sim/ppc/gen-icache.c	/^print_icache_struct(insn_table *instructions,$/;"	f
print_idecode_body	sim/igen/gen-idecode.c	/^print_idecode_body (lf *file, gen_entry *table, const char *result)$/;"	f
print_idecode_body	sim/ppc/gen-idecode.c	/^print_idecode_body(lf *file,$/;"	f	file:
print_idecode_floating_point_unavailable	sim/ppc/gen-idecode.c	/^print_idecode_floating_point_unavailable(lf *file)$/;"	f	file:
print_idecode_globals	sim/igen/gen-idecode.c	/^print_idecode_globals (lf *file)$/;"	f
print_idecode_ifetch	sim/igen/gen-idecode.c	/^print_idecode_ifetch (lf *file,$/;"	f	file:
print_idecode_illegal	sim/ppc/gen-semantics.c	/^print_idecode_illegal(lf *file,$/;"	f
print_idecode_invalid	sim/igen/gen-semantics.c	/^print_idecode_invalid (lf *file, const char *result, invalid_type type)$/;"	f
print_idecode_issue_function_header	sim/igen/gen-idecode.c	/^print_idecode_issue_function_header (lf *file,$/;"	f
print_idecode_lookups	sim/igen/gen-idecode.c	/^print_idecode_lookups (lf *file, gen_entry *table, cache_entry *cache_rules)$/;"	f
print_idecode_lookups	sim/ppc/gen-idecode.c	/^print_idecode_lookups(lf *file,$/;"	f	file:
print_idecode_run_function_header	sim/ppc/gen-idecode.c	/^print_idecode_run_function_header(lf *file,$/;"	f	file:
print_idecode_switch	sim/igen/gen-idecode.c	/^print_idecode_switch (lf *file, gen_entry *table, const char *result)$/;"	f
print_idecode_switch	sim/ppc/gen-idecode.c	/^print_idecode_switch(lf *file, $/;"	f
print_idecode_switch_end	sim/igen/gen-idecode.c	/^print_idecode_switch_end (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
print_idecode_switch_function_header	sim/igen/gen-idecode.c	/^print_idecode_switch_function_header (lf *file,$/;"	f	file:
print_idecode_switch_function_header	sim/ppc/gen-idecode.c	/^print_idecode_switch_function_header(lf *file,$/;"	f	file:
print_idecode_switch_illegal	sim/igen/gen-idecode.c	/^print_idecode_switch_illegal (lf *file, const char *result)$/;"	f	file:
print_idecode_switch_illegal	sim/ppc/gen-idecode.c	/^print_idecode_switch_illegal(lf *file,$/;"	f	file:
print_idecode_switch_leaf	sim/igen/gen-idecode.c	/^print_idecode_switch_leaf (lf *file, gen_entry *entry, int depth, void *data)$/;"	f	file:
print_idecode_switch_start	sim/igen/gen-idecode.c	/^print_idecode_switch_start (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
print_idecode_table	sim/igen/gen-idecode.c	/^print_idecode_table (lf *file, gen_entry *entry, const char *result)$/;"	f	file:
print_idecode_table	sim/ppc/gen-idecode.c	/^print_idecode_table(lf *file,$/;"	f	file:
print_idecode_table_end	sim/igen/gen-idecode.c	/^print_idecode_table_end (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
print_idecode_table_end	sim/ppc/gen-idecode.c	/^print_idecode_table_end(insn_table *table,$/;"	f	file:
print_idecode_table_leaf	sim/igen/gen-idecode.c	/^print_idecode_table_leaf (lf *file, gen_entry *entry, int depth, void *data)$/;"	f	file:
print_idecode_table_leaf	sim/ppc/gen-idecode.c	/^print_idecode_table_leaf(insn_table *entry,$/;"	f	file:
print_idecode_table_padding	sim/ppc/gen-idecode.c	/^print_idecode_table_padding(insn_table *table,$/;"	f	file:
print_idecode_table_start	sim/igen/gen-idecode.c	/^print_idecode_table_start (lf *file, gen_entry *table, int depth, void *data)$/;"	f	file:
print_idecode_table_start	sim/ppc/gen-idecode.c	/^print_idecode_table_start(insn_table *table,$/;"	f	file:
print_idecode_validate	sim/igen/gen-idecode.c	/^print_idecode_validate (lf *file,$/;"	f
print_idecode_validate	sim/ppc/gen-idecode.c	/^print_idecode_validate(lf *file,$/;"	f
print_immediate_offset_address	opcodes/aarch64-opc.c	/^print_immediate_offset_address (char *buf, size_t size,$/;"	f	file:
print_include	sim/igen/igen.c	/^print_include (lf *file, igen_module module)$/;"	f
print_include_inline	sim/igen/igen.c	/^print_include_inline (lf *file, igen_module module)$/;"	f
print_includes	sim/igen/igen.c	/^print_includes (lf *file)$/;"	f
print_indexed	opcodes/m68k-dis.c	/^print_indexed (int basereg,$/;"	f	file:
print_indexed_operand	opcodes/m68hc11-dis.c	/^print_indexed_operand (bfd_vma memaddr, struct disassemble_info* info,$/;"	f	file:
print_inferior	gdb/inferior.c	/^print_inferior (struct ui_out *uiout, const char *requested_inferiors)$/;"	f	file:
print_inferior_events	gdb/inferior.c	/^int print_inferior_events = 1;$/;"	v
print_inferior_quit_action	gdb/top.c	/^print_inferior_quit_action (struct inferior *inf, void *arg)$/;"	f	file:
print_insn	gdb/disasm.c	/^gdb_disassembler::print_insn (CORE_ADDR memaddr,$/;"	f	class:gdb_disassembler
print_insn	gdb/gdbarch.c	/^  gdbarch_print_insn_ftype *print_insn;$/;"	m	struct:gdbarch	file:
print_insn	opcodes/arm-dis.c	/^print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little)$/;"	f	file:
print_insn	opcodes/d30v-dis.c	/^print_insn (struct disassemble_info *info,$/;"	f	file:
print_insn	opcodes/epiphany-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/fr30-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/frv-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/i386-dis.c	/^print_insn (bfd_vma pc, disassemble_info *info)$/;"	f	file:
print_insn	opcodes/ip2k-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/iq2000-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/lm32-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/m32c-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/m32r-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/m68hc11-dis.c	/^print_insn (bfd_vma memaddr, struct disassemble_info* info, int arch)$/;"	f	file:
print_insn	opcodes/mep-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/metag-dis.c	/^print_insn (disassemble_info *outf, const char *prefix, const char *name,$/;"	f	file:
print_insn	opcodes/mt-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/or1k-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/xc16x-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	opcodes/xgate-dis.c	/^print_insn (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
print_insn	opcodes/xstormy16-dis.c	/^print_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn	sim/arm/wrapper.c	/^print_insn (ARMword instr)$/;"	f
print_insn16	opcodes/nds32-dis.c	/^print_insn16 (bfd_vma pc, disassemble_info *info,$/;"	f	file:
print_insn32	opcodes/nds32-dis.c	/^print_insn32 (bfd_vma pc, disassemble_info *info, uint32_t insn,$/;"	f	file:
print_insn_aarch64	opcodes/aarch64-dis.c	/^print_insn_aarch64 (bfd_vma pc,$/;"	f
print_insn_aarch64_word	opcodes/aarch64-dis.c	/^print_insn_aarch64_word (bfd_vma pc,$/;"	f	file:
print_insn_alpha	opcodes/alpha-dis.c	/^print_insn_alpha (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_arc	opcodes/arc-dis.c	/^print_insn_arc (bfd_vma memaddr,$/;"	f	file:
print_insn_arg	opcodes/m68k-dis.c	/^print_insn_arg (const char *d,$/;"	f	file:
print_insn_arg	opcodes/mips-dis.c	/^print_insn_arg (struct disassemble_info *info,$/;"	f	file:
print_insn_arg	opcodes/ns32k-dis.c	/^print_insn_arg (int d,$/;"	f	file:
print_insn_arg	opcodes/vax-dis.c	/^print_insn_arg (const char *d,$/;"	f	file:
print_insn_arg_error	opcodes/m68k-dis.c	/^enum print_insn_arg_error$/;"	g	file:
print_insn_args	opcodes/mips-dis.c	/^print_insn_args (struct disassemble_info *info,$/;"	f	file:
print_insn_args	opcodes/riscv-dis.c	/^print_insn_args (const char *d, insn_t l, bfd_vma pc, disassemble_info *info)$/;"	f	file:
print_insn_arm	opcodes/arm-dis.c	/^print_insn_arm (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_avr	opcodes/avr-dis.c	/^print_insn_avr (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_bfin	opcodes/bfin-dis.c	/^print_insn_bfin (bfd_vma pc, disassemble_info *outf)$/;"	f
print_insn_big_arm	opcodes/arm-dis.c	/^print_insn_big_arm (bfd_vma pc, struct disassemble_info *info)$/;"	f
print_insn_big_mips	opcodes/mips-dis.c	/^print_insn_big_mips (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_big_nios2	opcodes/nios2-dis.c	/^print_insn_big_nios2 (bfd_vma address, disassemble_info *info)$/;"	f
print_insn_big_powerpc	opcodes/ppc-dis.c	/^print_insn_big_powerpc (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_big_score	opcodes/score-dis.c	/^print_insn_big_score (bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f
print_insn_big_score	opcodes/score-dis.c	/^print_insn_big_score (bfd_vma pc, struct disassemble_info *info)$/;"	f
print_insn_bits	sim/ppc/igen.c	/^print_insn_bits(lf *file, insn_bits *bits)$/;"	f	file:
print_insn_coprocessor	opcodes/arm-dis.c	/^print_insn_coprocessor (bfd_vma pc,$/;"	f	file:
print_insn_cr16	opcodes/cr16-dis.c	/^print_insn_cr16 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_cris_generic	opcodes/cris-dis.c	/^print_insn_cris_generic (bfd_vma memaddr,$/;"	f	file:
print_insn_cris_with_register_prefix	opcodes/cris-dis.c	/^print_insn_cris_with_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_cris_without_register_prefix	opcodes/cris-dis.c	/^print_insn_cris_without_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_crisv10_v32_with_register_prefix	opcodes/cris-dis.c	/^print_insn_crisv10_v32_with_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_crisv10_v32_without_register_prefix	opcodes/cris-dis.c	/^print_insn_crisv10_v32_without_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_crisv32_with_register_prefix	opcodes/cris-dis.c	/^print_insn_crisv32_with_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_crisv32_without_register_prefix	opcodes/cris-dis.c	/^print_insn_crisv32_without_register_prefix (bfd_vma vma,$/;"	f	file:
print_insn_crx	opcodes/crx-dis.c	/^print_insn_crx (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_d10v	opcodes/d10v-dis.c	/^print_insn_d10v (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_d30v	opcodes/d30v-dis.c	/^print_insn_d30v (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_data	opcodes/aarch64-dis.c	/^print_insn_data (bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_insn_data	opcodes/arm-dis.c	/^print_insn_data (bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_insn_ddt	opcodes/sh-dis.c	/^print_insn_ddt (int insn, struct disassemble_info *info)$/;"	f	file:
print_insn_dlx	opcodes/dlx-dis.c	/^print_insn_dlx (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_epiphany	opcodes/epiphany-dis.c	/^print_insn_epiphany (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_exg_sex	opcodes/s12z-dis.c	/^print_insn_exg_sex (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
print_insn_fr30	opcodes/fr30-dis.c	/^print_insn_fr30 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_frv	opcodes/frv-dis.c	/^print_insn_frv (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_ft32	opcodes/ft32-dis.c	/^print_insn_ft32 (bfd_vma addr, struct disassemble_info *info)$/;"	f
print_insn_h8300	opcodes/h8300-dis.c	/^print_insn_h8300 (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_h8300h	opcodes/h8300-dis.c	/^print_insn_h8300h (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_h8300s	opcodes/h8300-dis.c	/^print_insn_h8300s (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_hppa	opcodes/hppa-dis.c	/^print_insn_hppa (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_i386	opcodes/i386-dis.c	/^print_insn_i386 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_i386_att	opcodes/i386-dis.c	/^print_insn_i386_att (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_i386_intel	opcodes/i386-dis.c	/^print_insn_i386_intel (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_ia64	opcodes/ia64-dis.c	/^print_insn_ia64 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_ip2k	opcodes/ip2k-dis.c	/^print_insn_ip2k (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_iq2000	opcodes/iq2000-dis.c	/^print_insn_iq2000 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_little_arm	opcodes/arm-dis.c	/^print_insn_little_arm (bfd_vma pc, struct disassemble_info *info)$/;"	f
print_insn_little_mips	opcodes/mips-dis.c	/^print_insn_little_mips (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_little_nios2	opcodes/nios2-dis.c	/^print_insn_little_nios2 (bfd_vma address, disassemble_info *info)$/;"	f
print_insn_little_powerpc	opcodes/ppc-dis.c	/^print_insn_little_powerpc (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_little_score	opcodes/score-dis.c	/^print_insn_little_score (bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f
print_insn_little_score	opcodes/score-dis.c	/^print_insn_little_score (bfd_vma pc, struct disassemble_info *info)$/;"	f
print_insn_lm32	opcodes/lm32-dis.c	/^print_insn_lm32 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_loongarch	opcodes/loongarch-dis.c	/^print_insn_loongarch (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_loop_primitive	opcodes/s12z-dis.c	/^print_insn_loop_primitive (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
print_insn_m32c	opcodes/m32c-dis.c	/^print_insn_m32c (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_m32r	opcodes/m32r-dis.c	/^print_insn_m32r (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_m68hc11	opcodes/m68hc11-dis.c	/^print_insn_m68hc11 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_m68hc12	opcodes/m68hc11-dis.c	/^print_insn_m68hc12 (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_m68k	opcodes/m68k-dis.c	/^print_insn_m68k (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_m9s12x	opcodes/m68hc11-dis.c	/^print_insn_m9s12x (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_m9s12xg	opcodes/m68hc11-dis.c	/^print_insn_m9s12xg (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_mcore	opcodes/mcore-dis.c	/^print_insn_mcore (bfd_vma memaddr,$/;"	f
print_insn_mep	opcodes/mep-dis.c	/^print_insn_mep (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_metag	opcodes/metag-dis.c	/^print_insn_metag (bfd_vma pc, disassemble_info *outf)$/;"	f
print_insn_microblaze	opcodes/microblaze-dis.c	/^print_insn_microblaze (bfd_vma memaddr, struct disassemble_info * info)$/;"	f
print_insn_micromips	opcodes/mips-dis.c	/^print_insn_micromips (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_insn_mips	opcodes/mips-dis.c	/^print_insn_mips (bfd_vma memaddr,$/;"	f	file:
print_insn_mips16	opcodes/mips-dis.c	/^print_insn_mips16 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
print_insn_mmix	opcodes/mmix-dis.c	/^print_insn_mmix (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_mn10200	opcodes/m10200-dis.c	/^print_insn_mn10200 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_mn10300	opcodes/m10300-dis.c	/^print_insn_mn10300 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_mode	opcodes/vax-dis.c	/^print_insn_mode (const char *d,$/;"	f	file:
print_insn_moxie	opcodes/moxie-dis.c	/^print_insn_moxie (bfd_vma addr, struct disassemble_info * info)$/;"	f
print_insn_msp430	opcodes/msp430-dis.c	/^print_insn_msp430 (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_mt	opcodes/mt-dis.c	/^print_insn_mt (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_nds32	opcodes/nds32-dis.c	/^print_insn_nds32 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_neon	opcodes/arm-dis.c	/^print_insn_neon (struct disassemble_info *info, long given, bfd_boolean thumb)$/;"	f	file:
print_insn_nfp	opcodes/nfp-dis.c	/^print_insn_nfp (bfd_vma addr, struct disassemble_info *dinfo)$/;"	f
print_insn_nios2	opcodes/nios2-dis.c	/^print_insn_nios2 (bfd_vma address, disassemble_info *info,$/;"	f	file:
print_insn_normal	opcodes/epiphany-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/fr30-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/frv-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/ip2k-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/iq2000-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/lm32-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/m32c-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/m32r-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/mep-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/mt-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/or1k-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/xc16x-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_normal	opcodes/xstormy16-dis.c	/^print_insn_normal (CGEN_CPU_DESC cd,$/;"	f	file:
print_insn_ns32k	opcodes/ns32k-dis.c	/^print_insn_ns32k (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_or1k	opcodes/or1k-dis.c	/^print_insn_or1k (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_parallel_sym	opcodes/score7-dis.c	/^print_insn_parallel_sym (struct disassemble_info *info)$/;"	f	file:
print_insn_pdp11	opcodes/pdp11-dis.c	/^print_insn_pdp11 (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_pj	opcodes/pj-dis.c	/^print_insn_pj (bfd_vma addr, struct disassemble_info *info)$/;"	f
print_insn_powerpc	opcodes/ppc-dis.c	/^print_insn_powerpc (bfd_vma memaddr,$/;"	f	file:
print_insn_ppi	opcodes/sh-dis.c	/^print_insn_ppi (int field_b, struct disassemble_info *info)$/;"	f	file:
print_insn_pru	opcodes/pru-dis.c	/^print_insn_pru (bfd_vma address, disassemble_info *info)$/;"	f
print_insn_riscv	opcodes/riscv-dis.c	/^print_insn_riscv (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_rl78	opcodes/rl78-dis.c	/^print_insn_rl78 (bfd_vma addr, disassemble_info * dis)$/;"	f
print_insn_rl78_common	opcodes/rl78-dis.c	/^print_insn_rl78_common (bfd_vma addr, disassemble_info * dis, RL78_Dis_Isa isa)$/;"	f	file:
print_insn_rl78_g10	opcodes/rl78-dis.c	/^print_insn_rl78_g10 (bfd_vma addr, disassemble_info * dis)$/;"	f
print_insn_rl78_g13	opcodes/rl78-dis.c	/^print_insn_rl78_g13 (bfd_vma addr, disassemble_info * dis)$/;"	f
print_insn_rl78_g14	opcodes/rl78-dis.c	/^print_insn_rl78_g14 (bfd_vma addr, disassemble_info * dis)$/;"	f
print_insn_rx	opcodes/rx-dis.c	/^print_insn_rx (bfd_vma addr, disassemble_info * dis)$/;"	f
print_insn_s12z	opcodes/s12z-dis.c	/^print_insn_s12z (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_s390	opcodes/s390-dis.c	/^print_insn_s390 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_score16	opcodes/score-dis.c	/^print_insn_score16 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_score16	opcodes/score7-dis.c	/^print_insn_score16 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_score32	opcodes/score-dis.c	/^print_insn_score32 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_score32	opcodes/score7-dis.c	/^print_insn_score32 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_score48	opcodes/score-dis.c	/^print_insn_score48 (struct disassemble_info *info, bfd_vma given)$/;"	f	file:
print_insn_sh	opcodes/sh-dis.c	/^print_insn_sh (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_shift	opcodes/s12z-dis.c	/^print_insn_shift (bfd_vma memaddr, struct disassemble_info* info, uint8_t byte)$/;"	f	file:
print_insn_sparc	opcodes/sparc-dis.c	/^print_insn_sparc (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_sparc_sis	sim/erc32/func.c	/^static void print_insn_sparc_sis(uint32 addr, struct disassemble_info *info)$/;"	f	file:
print_insn_spu	opcodes/spu-dis.c	/^print_insn_spu (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_thumb16	opcodes/arm-dis.c	/^print_insn_thumb16 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_thumb32	opcodes/arm-dis.c	/^print_insn_thumb32 (bfd_vma pc, struct disassemble_info *info, long given)$/;"	f	file:
print_insn_tic30	opcodes/tic30-dis.c	/^print_insn_tic30 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_tic4x	opcodes/tic4x-dis.c	/^print_insn_tic4x (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_tic54x	opcodes/tic54x-dis.c	/^print_insn_tic54x (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_tic6x	opcodes/tic6x-dis.c	/^print_insn_tic6x (bfd_vma addr, struct disassemble_info *info)$/;"	f
print_insn_tic80	opcodes/tic80-dis.c	/^print_insn_tic80 (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_tilegx	opcodes/tilegx-dis.c	/^print_insn_tilegx (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_tilepro	opcodes/tilepro-dis.c	/^print_insn_tilepro (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_v850	opcodes/v850-dis.c	/^print_insn_v850 (bfd_vma memaddr, struct disassemble_info * info)$/;"	f
print_insn_vax	opcodes/vax-dis.c	/^print_insn_vax (bfd_vma memaddr, disassemble_info *info)$/;"	f
print_insn_visium	opcodes/visium-dis.c	/^print_insn_visium (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_wasm32	opcodes/wasm32-dis.c	/^print_insn_wasm32 (bfd_vma pc, struct disassemble_info *info)$/;"	f
print_insn_words	sim/igen/ld-insn.c	/^print_insn_words (lf *file, insn_entry * insn)$/;"	f
print_insn_xc16x	opcodes/xc16x-dis.c	/^print_insn_xc16x (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_xgate	opcodes/xgate-dis.c	/^print_insn_xgate (bfd_vma memaddr, struct disassemble_info* info)$/;"	f
print_insn_xstormy16	opcodes/xstormy16-dis.c	/^print_insn_xstormy16 (bfd_vma pc, disassemble_info *info)$/;"	f
print_insn_xtensa	opcodes/xtensa-dis.c	/^print_insn_xtensa (bfd_vma memaddr, struct disassemble_info *info)$/;"	f
print_insn_z80	opcodes/z80-dis.c	/^print_insn_z80 (bfd_vma addr, disassemble_info * info)$/;"	f
print_insn_z8001	opcodes/z8k-dis.c	/^print_insn_z8001 (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_z8002	opcodes/z8k-dis.c	/^print_insn_z8002 (bfd_vma addr, disassemble_info *info)$/;"	f
print_insn_z8k	opcodes/z8k-dis.c	/^print_insn_z8k (bfd_vma addr, disassemble_info *info, int is_segmented)$/;"	f	file:
print_instruction	opcodes/tic54x-dis.c	/^print_instruction (disassemble_info *info,$/;"	f
print_instruction	opcodes/tic80-dis.c	/^print_instruction (struct disassemble_info *info,$/;"	f	file:
print_int_array	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_int_array (int array_i[])$/;"	f
print_int_char_combo	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_int_char_combo (struct int_char_combo_t int_char_combo)$/;"	f
print_int_char_combo	gdb/testsuite/gdb.base/call-rt-st.c	/^struct int_char_combo_t print_int_char_combo (struct int_char_combo_t int_char_combo)$/;"	f
print_interrupts	sim/common/hw-tree.c	/^print_interrupts (struct hw *me,$/;"	f	file:
print_interrupts	sim/ppc/tree.c	/^print_interrupts(device *me,$/;"	f
print_intr	opcodes/z8k-dis.c	/^print_intr(char *tmp_str, unsigned long interrupts)$/;"	f	file:
print_io_byte	sim/m68hc11/m68hc11_sim.c	/^print_io_byte (SIM_DESC sd, const char *name, io_reg_desc *desc,$/;"	f
print_io_reg_desc	sim/m68hc11/m68hc11_sim.c	/^print_io_reg_desc (SIM_DESC sd, io_reg_desc *desc, int val, int mode)$/;"	f
print_io_word	sim/m68hc11/m68hc11_sim.c	/^print_io_word (SIM_DESC sd, const char *name, io_reg_desc *desc,$/;"	f
print_it	gdb/breakpoint.h	/^    enum bp_print_how print_it;$/;"	m	struct:bpstats	typeref:enum:bpstats::bp_print_how
print_it	gdb/breakpoint.h	/^  enum print_stop_action (*print_it) (struct bpstats *bs);$/;"	m	struct:breakpoint_ops	typeref:enum:breakpoint_ops::print_it
print_it_catch_assert	gdb/ada-lang.c	/^print_it_catch_assert (bpstat bs)$/;"	f	file:
print_it_catch_exception	gdb/ada-lang.c	/^print_it_catch_exception (bpstat bs)$/;"	f	file:
print_it_catch_exception_unhandled	gdb/ada-lang.c	/^print_it_catch_exception_unhandled (bpstat bs)$/;"	f	file:
print_it_catch_exec	gdb/breakpoint.c	/^print_it_catch_exec (bpstat bs)$/;"	f	file:
print_it_catch_fork	gdb/breakpoint.c	/^print_it_catch_fork (bpstat bs)$/;"	f	file:
print_it_catch_handlers	gdb/ada-lang.c	/^print_it_catch_handlers (bpstat bs)$/;"	f	file:
print_it_catch_solib	gdb/breakpoint.c	/^print_it_catch_solib (bpstat bs)$/;"	f	file:
print_it_catch_syscall	gdb/break-catch-syscall.c	/^print_it_catch_syscall (bpstat bs)$/;"	f	file:
print_it_catch_vfork	gdb/breakpoint.c	/^print_it_catch_vfork (bpstat bs)$/;"	f	file:
print_it_done	gdb/breakpoint.h	/^    print_it_done$/;"	e	enum:bp_print_how
print_it_exception	gdb/ada-lang.c	/^print_it_exception (enum ada_exception_catchpoint_kind ex, bpstat bs)$/;"	f	file:
print_it_exception_catchpoint	gdb/break-catch-throw.c	/^print_it_exception_catchpoint (bpstat bs)$/;"	f	file:
print_it_masked_watchpoint	gdb/breakpoint.c	/^print_it_masked_watchpoint (bpstat bs)$/;"	f	file:
print_it_noop	gdb/breakpoint.h	/^    print_it_noop,$/;"	e	enum:bp_print_how
print_it_normal	gdb/breakpoint.h	/^    print_it_normal,$/;"	e	enum:bp_print_how
print_it_ranged_breakpoint	gdb/breakpoint.c	/^print_it_ranged_breakpoint (bpstat bs)$/;"	f	file:
print_it_watchpoint	gdb/breakpoint.c	/^print_it_watchpoint (bpstat bs)$/;"	f	file:
print_itrace	sim/igen/igen.c	/^print_itrace (lf *file, insn_entry * insn, int idecode)$/;"	f
print_itrace	sim/ppc/igen.c	/^print_itrace(lf *file,$/;"	f
print_itrace_format	sim/igen/igen.c	/^print_itrace_format (lf *file, insn_mnemonic_entry *assembler)$/;"	f	file:
print_itrace_prefix	sim/igen/igen.c	/^print_itrace_prefix (lf *file)$/;"	f	file:
print_ivc2_ccr	opcodes/mep-dis.c	/^print_ivc2_ccr (CGEN_CPU_DESC cd,$/;"	f	file:
print_ivc2_cr	opcodes/mep-dis.c	/^print_ivc2_cr (CGEN_CPU_DESC cd,$/;"	f	file:
print_jump	opcodes/metag-dis.c	/^print_jump (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_jump	sim/ppc/gen-idecode.c	/^print_jump(lf *file,$/;"	f	file:
print_jump_definition	sim/ppc/gen-idecode.c	/^print_jump_definition(insn_table *entry,$/;"	f	file:
print_jump_insn	sim/ppc/gen-idecode.c	/^print_jump_insn(lf *file,$/;"	f	file:
print_jump_internal_function	sim/ppc/gen-idecode.c	/^print_jump_internal_function(insn_table *table,$/;"	f	file:
print_jump_until_stop_body	sim/ppc/gen-idecode.c	/^print_jump_until_stop_body(lf *file,$/;"	f	file:
print_keyword	opcodes/epiphany-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/fr30-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/frv-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/ip2k-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/iq2000-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/lm32-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/m32c-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/m32r-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/mep-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/mt-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/or1k-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/xc16x-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_keyword	opcodes/xstormy16-dis.c	/^print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_label	gdb/compile/compile-loc2c.c	/^print_label (string_file &stream, unsigned int scope, int target)$/;"	f	file:
print_list	gdb/python/lib/gdb/command/frame_filters.py	/^    def print_list(self, title, frame_filters, blank_line):$/;"	m	class:InfoFrameFilter
print_lnkget	opcodes/metag-dis.c	/^print_lnkget (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_lo	opcodes/frv-dis.c	/^print_lo (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_long_arg_list	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_long_arg_list ($/;"	f
print_longest	gdb/valprint.c	/^print_longest (struct ui_file *stream, int format, int use_c_format,$/;"	f
print_loongarch_disassembler_options	opcodes/loongarch-dis.c	/^print_loongarch_disassembler_options (FILE *stream)$/;"	f
print_low_register_list_ld	opcodes/fr30-dis.c	/^print_low_register_list_ld (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_low_register_list_st	opcodes/fr30-dis.c	/^print_low_register_list_st (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_m32r_misc_cpu	sim/m32r/sim-if.c	/^print_m32r_misc_cpu (SIM_CPU *cpu, int verbose)$/;"	f	file:
print_m4	opcodes/fr30-dis.c	/^print_m4 (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_macro_definition	gdb/macrocmd.c	/^print_macro_definition (const char *name,$/;"	f	file:
print_main_table	opcodes/ia64-gen.c	/^print_main_table (void)$/;"	f	file:
print_max	gdb/valprint.h	/^  unsigned int print_max;$/;"	m	struct:value_print_options
print_mdrd	opcodes/metag-dis.c	/^print_mdrd (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_mem	gdb/go32-nat.c	/^print_mem (unsigned long datum, const char *header, int in_pages_p)$/;"	f	file:
print_mention	gdb/breakpoint.h	/^  void (*print_mention) (struct breakpoint *);$/;"	m	struct:breakpoint_ops
print_mention_catch_assert	gdb/ada-lang.c	/^print_mention_catch_assert (struct breakpoint *b)$/;"	f	file:
print_mention_catch_exception	gdb/ada-lang.c	/^print_mention_catch_exception (struct breakpoint *b)$/;"	f	file:
print_mention_catch_exception_unhandled	gdb/ada-lang.c	/^print_mention_catch_exception_unhandled (struct breakpoint *b)$/;"	f	file:
print_mention_catch_exec	gdb/breakpoint.c	/^print_mention_catch_exec (struct breakpoint *b)$/;"	f	file:
print_mention_catch_fork	gdb/breakpoint.c	/^print_mention_catch_fork (struct breakpoint *b)$/;"	f	file:
print_mention_catch_handlers	gdb/ada-lang.c	/^print_mention_catch_handlers (struct breakpoint *b)$/;"	f	file:
print_mention_catch_solib	gdb/breakpoint.c	/^print_mention_catch_solib (struct breakpoint *b)$/;"	f	file:
print_mention_catch_syscall	gdb/break-catch-syscall.c	/^print_mention_catch_syscall (struct breakpoint *b)$/;"	f	file:
print_mention_catch_vfork	gdb/breakpoint.c	/^print_mention_catch_vfork (struct breakpoint *b)$/;"	f	file:
print_mention_exception	gdb/ada-lang.c	/^print_mention_exception (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
print_mention_exception_catchpoint	gdb/break-catch-throw.c	/^print_mention_exception_catchpoint (struct breakpoint *b)$/;"	f	file:
print_mention_masked_watchpoint	gdb/breakpoint.c	/^print_mention_masked_watchpoint (struct breakpoint *b)$/;"	f	file:
print_mention_ranged_breakpoint	gdb/breakpoint.c	/^print_mention_ranged_breakpoint (struct breakpoint *b)$/;"	f	file:
print_mention_watchpoint	gdb/breakpoint.c	/^print_mention_watchpoint (struct breakpoint *b)$/;"	f	file:
print_method_ptr	gdb/cp-abi.h	/^  void (*print_method_ptr) (const gdb_byte *contents,$/;"	m	struct:cp_abi_ops
print_methods	gdb/typeprint.c	/^static int print_methods = 1;$/;"	v	file:
print_methods	gdb/typeprint.h	/^  unsigned int print_methods : 1;$/;"	m	struct:type_print_options
print_mget_mset	opcodes/metag-dis.c	/^print_mget_mset (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_min_max	opcodes/metag-dis.c	/^print_min_max (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_mips16_insn_arg	opcodes/mips-dis.c	/^print_mips16_insn_arg (struct disassemble_info *info,$/;"	f	file:
print_mips_ases	bfd/elfxx-mips.c	/^print_mips_ases (FILE *file, unsigned int mask)$/;"	f	file:
print_mips_disassembler_options	opcodes/mips-dis.c	/^print_mips_disassembler_options (FILE *stream)$/;"	f
print_mips_fp_abi_value	bfd/elfxx-mips.c	/^print_mips_fp_abi_value (FILE *file, int val)$/;"	f	file:
print_mips_isa_ext	bfd/elfxx-mips.c	/^print_mips_isa_ext (FILE *file, unsigned int isa_ext)$/;"	f	file:
print_mmov	opcodes/metag-dis.c	/^print_mmov (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_mnemonic_name	opcodes/aarch64-dis.c	/^print_mnemonic_name (const aarch64_inst *inst, struct disassemble_info *info)$/;"	f	file:
print_mov_ct	opcodes/metag-dis.c	/^print_mov_ct (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_mov_port	opcodes/metag-dis.c	/^print_mov_port (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_mov_u2u	opcodes/metag-dis.c	/^print_mov_u2u (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_movl_ttrec	opcodes/metag-dis.c	/^print_movl_ttrec (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_movxy	opcodes/sh-dis.c	/^print_movxy (const sh_opcode_info *op,$/;"	f	file:
print_msymbol_info	gdb/symtab.c	/^print_msymbol_info (struct bound_minimal_symbol msymbol)$/;"	f	file:
print_my_defines	sim/igen/igen.c	/^print_my_defines (lf *file,$/;"	f
print_my_defines	sim/ppc/igen.c	/^print_my_defines(lf *file,$/;"	f
print_name	gdb/probe.h	/^    const char *print_name;$/;"	m	struct:info_probe_column
print_name_maybe_canonical	gdb/c-typeprint.c	/^print_name_maybe_canonical (const char *name,$/;"	f	file:
print_nested_type_limit	gdb/typeprint.c	/^static int print_nested_type_limit = 0;$/;"	v	file:
print_nested_type_limit	gdb/typeprint.h	/^  int print_nested_type_limit;$/;"	m	struct:type_print_options
print_nfp_disassembler_options	opcodes/nfp-dis.c	/^print_nfp_disassembler_options (FILE * stream)$/;"	f
print_no_history_reason	gdb/infrun.c	/^print_no_history_reason (struct ui_out *uiout)$/;"	f
print_none	opcodes/metag-dis.c	/^print_none (unsigned int insn_word ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/epiphany-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/fr30-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/frv-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/ip2k-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/iq2000-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/lm32-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/m32c-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/m32r-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/mep-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/mt-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/or1k-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/xc16x-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_normal	opcodes/xstormy16-dis.c	/^print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_object_command	gdb/objc-lang.c	/^print_object_command (const char *args, int from_tty)$/;"	f	file:
print_objfile_section_info	gdb/maint.c	/^print_objfile_section_info (bfd *abfd, $/;"	f	file:
print_objfile_statistics	gdb/symmisc.c	/^print_objfile_statistics (void)$/;"	f
print_octal_chars	gdb/valprint.c	/^print_octal_chars (struct ui_file *stream, const gdb_byte *valaddr,$/;"	f
print_offset_data	gdb/typeprint.h	/^struct print_offset_data$/;"	s
print_offsets	gdb/typeprint.h	/^  unsigned int print_offsets : 1;$/;"	m	struct:type_print_options
print_one	gdb/breakpoint.h	/^  void (*print_one) (struct breakpoint *, struct bp_location **);$/;"	m	struct:breakpoint_ops
print_one_arg	opcodes/h8300-dis.c	/^print_one_arg (disassemble_info *info,$/;"	f	file:
print_one_bfd	gdb/gdb_bfd.c	/^print_one_bfd (void **slot, void *data)$/;"	f	file:
print_one_breakpoint	gdb/breakpoint.c	/^print_one_breakpoint (struct breakpoint *b,$/;"	f	file:
print_one_breakpoint_location	gdb/breakpoint.c	/^print_one_breakpoint_location (struct breakpoint *b,$/;"	f	file:
print_one_catch_assert	gdb/ada-lang.c	/^print_one_catch_assert (struct breakpoint *b, struct bp_location **last_loc)$/;"	f	file:
print_one_catch_exception	gdb/ada-lang.c	/^print_one_catch_exception (struct breakpoint *b, struct bp_location **last_loc)$/;"	f	file:
print_one_catch_exception_unhandled	gdb/ada-lang.c	/^print_one_catch_exception_unhandled (struct breakpoint *b,$/;"	f	file:
print_one_catch_exec	gdb/breakpoint.c	/^print_one_catch_exec (struct breakpoint *b, struct bp_location **last_loc)$/;"	f	file:
print_one_catch_fork	gdb/breakpoint.c	/^print_one_catch_fork (struct breakpoint *b, struct bp_location **last_loc)$/;"	f	file:
print_one_catch_handlers	gdb/ada-lang.c	/^print_one_catch_handlers (struct breakpoint *b,$/;"	f	file:
print_one_catch_solib	gdb/breakpoint.c	/^print_one_catch_solib (struct breakpoint *b, struct bp_location **locs)$/;"	f	file:
print_one_catch_syscall	gdb/break-catch-syscall.c	/^print_one_catch_syscall (struct breakpoint *b,$/;"	f	file:
print_one_catch_vfork	gdb/breakpoint.c	/^print_one_catch_vfork (struct breakpoint *b, struct bp_location **last_loc)$/;"	f	file:
print_one_detail	gdb/breakpoint.h	/^  void (*print_one_detail) (const struct breakpoint *, struct ui_out *);$/;"	m	struct:breakpoint_ops
print_one_detail_exception_catchpoint	gdb/break-catch-throw.c	/^print_one_detail_exception_catchpoint (const struct breakpoint *b,$/;"	f	file:
print_one_detail_masked_watchpoint	gdb/breakpoint.c	/^print_one_detail_masked_watchpoint (const struct breakpoint *b,$/;"	f	file:
print_one_detail_ranged_breakpoint	gdb/breakpoint.c	/^print_one_detail_ranged_breakpoint (const struct breakpoint *b,$/;"	f	file:
print_one_double	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_one_double (struct one_double_t one_double)$/;"	f
print_one_double	gdb/testsuite/gdb.base/call-rt-st.c	/^struct one_double_t print_one_double (struct one_double_t one_double)$/;"	f
print_one_exception	gdb/ada-lang.c	/^print_one_exception (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
print_one_exception_catchpoint	gdb/break-catch-throw.c	/^print_one_exception_catchpoint (struct breakpoint *b, $/;"	f	file:
print_one_inferior	gdb/mi/mi-main.c	/^print_one_inferior (struct inferior *inferior, void *xdata)$/;"	f	file:
print_one_inferior_data	gdb/mi/mi-main.c	/^struct print_one_inferior_data$/;"	s	file:
print_one_instruction	opcodes/tic80-dis.c	/^print_one_instruction (struct disassemble_info *info,$/;"	f	file:
print_one_large_struct	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_one_large_struct (struct array_rep_info_t linked_list1)$/;"	f
print_one_large_struct	gdb/testsuite/gdb.base/call-rt-st.c	/^struct array_rep_info_t print_one_large_struct(struct array_rep_info_t linked_list1)$/;"	f
print_one_macro	gdb/compile/compile-c-support.c	/^print_one_macro (const char *name, const struct macro_definition *macro,$/;"	f	file:
print_one_macro	gdb/macrocmd.c	/^print_one_macro (const char *name, const struct macro_definition *macro,$/;"	f	file:
print_one_opcode_node	opcodes/aarch64-gen.c	/^print_one_opcode_node (opcode_node* ent)$/;"	f	file:
print_one_overlay_section	bfd/elf32-spu.c	/^print_one_overlay_section (FILE *script,$/;"	f	file:
print_one_ranged_breakpoint	gdb/breakpoint.c	/^print_one_ranged_breakpoint (struct breakpoint *b,$/;"	f	file:
print_one_static_tracepoint_marker	gdb/tracepoint.c	/^print_one_static_tracepoint_marker (int count,$/;"	f	file:
print_one_stopped_thread	gdb/remote.c	/^print_one_stopped_thread (struct thread_info *thread)$/;"	f	file:
print_one_vtable	gdb/gnu-v3-abi.c	/^print_one_vtable (struct gdbarch *gdbarch, struct value *value,$/;"	f	file:
print_opcode_bits	sim/igen/igen.c	/^print_opcode_bits (lf *file, opcode_bits *bits)$/;"	f	file:
print_opcode_nodes	opcodes/aarch64-gen.c	/^print_opcode_nodes (void)$/;"	f	file:
print_operand	include/opcode/cgen.h	/^  void (*print_operand) ();$/;"	m	struct:cgen_cpu_desc
print_operand	include/opcode/cgen.h	/^  void (*print_operand)$/;"	m	struct:cgen_cpu_desc
print_operand	opcodes/d10v-dis.c	/^print_operand (struct d10v_operand *oper,$/;"	f	file:
print_operand	opcodes/pdp11-dis.c	/^print_operand (bfd_vma *memaddr, int code, disassemble_info *info)$/;"	f	file:
print_operand	opcodes/tic80-dis.c	/^print_operand (struct disassemble_info *info,$/;"	f	file:
print_operand_bitnum	opcodes/tic80-dis.c	/^print_operand_bitnum (struct disassemble_info *info, long value)$/;"	f	file:
print_operand_condition_code	opcodes/tic80-dis.c	/^print_operand_condition_code (struct disassemble_info *info, long value)$/;"	f	file:
print_operand_control_register	opcodes/tic80-dis.c	/^print_operand_control_register (struct disassemble_info *info, long value)$/;"	f	file:
print_operand_extractor	opcodes/aarch64-gen.c	/^print_operand_extractor (void)$/;"	f	file:
print_operand_float	opcodes/tic80-dis.c	/^print_operand_float (struct disassemble_info *info, long value)$/;"	f	file:
print_operand_inserter	opcodes/aarch64-gen.c	/^print_operand_inserter (void)$/;"	f	file:
print_operand_integer	opcodes/tic80-dis.c	/^print_operand_integer (struct disassemble_info *info, long value)$/;"	f	file:
print_operand_table	opcodes/aarch64-gen.c	/^print_operand_table (void)$/;"	f	file:
print_operand_value	opcodes/i386-dis.c	/^print_operand_value (char *buf, int hex, bfd_vma disp)$/;"	f	file:
print_operands	opcodes/aarch64-dis.c	/^print_operands (bfd_vma pc, const aarch64_opcode *opcode,$/;"	f	file:
print_optional_low_bound	gdb/ada-valprint.c	/^print_optional_low_bound (struct ui_file *stream, struct type *type,$/;"	f	file:
print_options	sim/ppc/options.c	/^print_options (void)$/;"	f
print_packet	gdb/remote.c	/^print_packet (const char *buf)$/;"	f	file:
print_pag	opcodes/xc16x-dis.c	/^print_pag (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_par_insn	opcodes/tic30-dis.c	/^print_par_insn (disassemble_info *info,$/;"	f	file:
print_parallel	sim/frv/profile.c	/^print_parallel (SIM_CPU *cpu, int verbose)$/;"	f	file:
print_parallel_instruction	opcodes/tic54x-dis.c	/^print_parallel_instruction (disassemble_info *info,$/;"	f	file:
print_partial_compiled_pattern	libiberty/regex.c	/^PREFIX(print_partial_compiled_pattern) (UCHAR_T *start, UCHAR_T *end)$/;"	f
print_partial_file_name	gdb/mi/mi-cmd-file.c	/^print_partial_file_name (const char *filename, const char *fullname,$/;"	f	file:
print_partial_symbols	gdb/psymtab.c	/^print_partial_symbols (struct gdbarch *gdbarch,$/;"	f	file:
print_pcrel	opcodes/mt-dis.c	/^print_pcrel (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_percentage	gdb/bcache.c	/^print_percentage (int portion, int total)$/;"	f	file:
print_philosopher	gdb/testsuite/gdb.threads/linux-dp.c	/^print_philosopher (int n, char left, char right)$/;"	f
print_pof	opcodes/xc16x-dis.c	/^print_pof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_pop_regset	opcodes/m32c-dis.c	/^print_pop_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_postindex	opcodes/epiphany-dis.c	/^print_postindex (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_ppc_disassembler_options	opcodes/ppc-dis.c	/^print_ppc_disassembler_options (FILE *stream)$/;"	f
print_program_space	gdb/progspace.c	/^print_program_space (struct ui_out *uiout, int requested)$/;"	f	file:
print_properties	sim/common/hw-tree.c	/^print_properties (struct hw *me,$/;"	f	file:
print_properties	sim/ppc/tree.c	/^print_properties(device *me)$/;"	f
print_push_regset	opcodes/m32c-dis.c	/^print_push_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_r0l_r0h	opcodes/m32c-dis.c	/^print_r0l_r0h (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_r_reloc	bfd/elf32-xtensa.c	/^print_r_reloc (FILE *fp, const r_reloc *r_rel)$/;"	f	file:
print_range	gdb/ada-typeprint.c	/^print_range (struct type *type, struct ui_file *stream,$/;"	f	file:
print_range_bound	gdb/ada-typeprint.c	/^print_range_bound (struct type *type, const char *bounds, int *n,$/;"	f	file:
print_range_type	gdb/ada-typeprint.c	/^print_range_type (struct type *raw_type, struct ui_file *stream,$/;"	f	file:
print_ranges_property	sim/common/hw-tree.c	/^print_ranges_property (struct hw *me,$/;"	f	file:
print_ranges_property	sim/ppc/tree.c	/^print_ranges_property(device *me,$/;"	f
print_raw_frame_arguments	gdb/stack.c	/^static int print_raw_frame_arguments;$/;"	v	file:
print_record_field_types	gdb/ada-typeprint.c	/^print_record_field_types (struct type *type, struct type *outer_type,$/;"	f	file:
print_record_type	gdb/ada-typeprint.c	/^print_record_type (struct type *type0, struct ui_file *stream, int show,$/;"	f	file:
print_recreate	gdb/breakpoint.h	/^  void (*print_recreate) (struct breakpoint *, struct ui_file *fp);$/;"	m	struct:breakpoint_ops
print_recreate_catch_assert	gdb/ada-lang.c	/^print_recreate_catch_assert (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_exception	gdb/ada-lang.c	/^print_recreate_catch_exception (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_exception_unhandled	gdb/ada-lang.c	/^print_recreate_catch_exception_unhandled (struct breakpoint *b,$/;"	f	file:
print_recreate_catch_exec	gdb/breakpoint.c	/^print_recreate_catch_exec (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_fork	gdb/breakpoint.c	/^print_recreate_catch_fork (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_handlers	gdb/ada-lang.c	/^print_recreate_catch_handlers (struct breakpoint *b,$/;"	f	file:
print_recreate_catch_solib	gdb/breakpoint.c	/^print_recreate_catch_solib (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_syscall	gdb/break-catch-syscall.c	/^print_recreate_catch_syscall (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_catch_vfork	gdb/breakpoint.c	/^print_recreate_catch_vfork (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_exception	gdb/ada-lang.c	/^print_recreate_exception (enum ada_exception_catchpoint_kind ex,$/;"	f	file:
print_recreate_exception_catchpoint	gdb/break-catch-throw.c	/^print_recreate_exception_catchpoint (struct breakpoint *b, $/;"	f	file:
print_recreate_masked_watchpoint	gdb/breakpoint.c	/^print_recreate_masked_watchpoint (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_ranged_breakpoint	gdb/breakpoint.c	/^print_recreate_ranged_breakpoint (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_recreate_thread	gdb/breakpoint.c	/^print_recreate_thread (struct breakpoint *b, struct ui_file *fp)$/;"	f
print_recreate_watchpoint	gdb/breakpoint.c	/^print_recreate_watchpoint (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
print_ref_address	gdb/valprint.c	/^print_ref_address (struct type *type, const gdb_byte *address_buffer,$/;"	f	file:
print_reg	opcodes/mips-dis.c	/^print_reg (struct disassemble_info *info, const struct mips_opcode *opcode,$/;"	f	file:
print_reg	opcodes/pdp11-dis.c	/^print_reg (int reg, disassemble_info *info)$/;"	f	file:
print_reg_property	sim/common/hw-tree.c	/^print_reg_property (struct hw *me,$/;"	f	file:
print_reg_property	sim/ppc/tree.c	/^print_reg_property(device *me,$/;"	f
print_register_list	opcodes/aarch64-opc.c	/^print_register_list (char *buf, size_t size, const aarch64_opnd_info *opnd,$/;"	f	file:
print_register_list	opcodes/fr30-dis.c	/^print_register_list (void * dis_info,$/;"	f	file:
print_register_offset_address	opcodes/aarch64-opc.c	/^print_register_offset_address (char *buf, size_t size,$/;"	f	file:
print_registers	opcodes/wasm32-dis.c	/^  bfd_boolean print_registers;$/;"	m	struct:wasm32_private_data	file:
print_registers_info	gdb/gdbarch.c	/^  gdbarch_print_registers_info_ftype *print_registers_info;$/;"	m	struct:gdbarch	file:
print_regset	opcodes/m32c-dis.c	/^print_regset (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_removed_literals	bfd/elf32-xtensa.c	/^print_removed_literals (FILE *fp, removed_literal_list *removed_list)$/;"	f	file:
print_return_value	gdb/infcmd.c	/^print_return_value (struct ui_out *uiout, struct return_value_info *rv)$/;"	f
print_return_value_1	gdb/infcmd.c	/^print_return_value_1 (struct ui_out *uiout, struct return_value_info *rv)$/;"	f	file:
print_riscv_disassembler_options	opcodes/riscv-dis.c	/^print_riscv_disassembler_options (FILE *stream)$/;"	f
print_rlimit	gdb/testsuite/gdb.base/bigcore.c	/^print_rlimit (int resource)$/;"	f	file:
print_run_body	sim/igen/gen-engine.c	/^print_run_body (lf *file, gen_entry *table)$/;"	f	file:
print_run_until_stop_body	sim/ppc/gen-idecode.c	/^print_run_until_stop_body(lf *file,$/;"	f	file:
print_s390_disassembler_options	opcodes/s390-dis.c	/^print_s390_disassembler_options (FILE *stream)$/;"	f
print_sal_location	gdb/cli/cli-cmds.c	/^print_sal_location (const symtab_and_line &sal)$/;"	f	file:
print_scalar_formatted	gdb/printcmd.c	/^print_scalar_formatted (const gdb_byte *valaddr, struct type *type,$/;"	f
print_script	gdb/auto-load.c	/^print_script (struct loaded_script *script)$/;"	f	file:
print_section_info	gdb/exec.c	/^print_section_info (struct target_section_table *t, bfd *abfd)$/;"	f
print_seg	opcodes/xc16x-dis.c	/^print_seg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_segment_map	bfd/elf.c	/^print_segment_map (const struct elf_segment_map *m)$/;"	f	file:
print_selected_inferior	gdb/inferior.c	/^print_selected_inferior (struct ui_out *uiout)$/;"	f
print_selected_record_field_types	gdb/ada-typeprint.c	/^print_selected_record_field_types (struct type *type, struct type *outer_type,$/;"	f	file:
print_selected_thread_frame	gdb/thread.c	/^print_selected_thread_frame (struct ui_out *uiout,$/;"	f
print_semantic_body	sim/igen/gen-semantics.c	/^print_semantic_body (lf *file,$/;"	f
print_semantic_body	sim/ppc/gen-semantics.c	/^print_semantic_body(lf *file,$/;"	f
print_semantic_declaration	sim/igen/gen-semantics.c	/^print_semantic_declaration (lf *file,$/;"	f
print_semantic_declaration	sim/ppc/gen-semantics.c	/^print_semantic_declaration(insn_table *entry,$/;"	f
print_semantic_definition	sim/igen/gen-semantics.c	/^print_semantic_definition (lf *file,$/;"	f
print_semantic_definition	sim/ppc/gen-semantics.c	/^print_semantic_definition(insn_table *entry,$/;"	f
print_semantic_function_actual	sim/igen/igen.c	/^print_semantic_function_actual (lf *file, int nr_prefetched_words)$/;"	f
print_semantic_function_formal	sim/igen/igen.c	/^print_semantic_function_formal (lf *file, int nr_prefetched_words)$/;"	f
print_semantic_function_header	sim/igen/gen-semantics.c	/^print_semantic_function_header (lf *file,$/;"	f	file:
print_semantic_function_header	sim/ppc/gen-semantics.c	/^print_semantic_function_header(lf *file,$/;"	f	file:
print_semantic_function_type	sim/igen/igen.c	/^print_semantic_function_type (lf *file)$/;"	f
print_set	opcodes/metag-dis.c	/^print_set (char *buf, char *addr_buf, unsigned int size,$/;"	f	file:
print_shift	opcodes/metag-dis.c	/^print_shift (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_signal_exited_reason	gdb/infrun.c	/^print_signal_exited_reason (struct ui_out *uiout, enum gdb_signal siggnal)$/;"	f
print_signal_received_reason	gdb/infrun.c	/^print_signal_received_reason (struct ui_out *uiout, enum gdb_signal siggnal)$/;"	f
print_signatures	gdb/ada-lang.c	/^static int print_signatures = 1;$/;"	v	file:
print_signed4n	opcodes/m32c-dis.c	/^print_signed4n (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_signed_bitbase	opcodes/m32c-dis.c	/^print_signed_bitbase (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_signed_octal	opcodes/pdp11-dis.c	/^print_signed_octal (int n, disassemble_info *info)$/;"	f	file:
print_signed_with_hash_prefix	opcodes/m32r-dis.c	/^print_signed_with_hash_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_sim_config	sim/common/sim-config.c	/^print_sim_config (SIM_DESC sd)$/;"	f
print_sim_engine_abort	sim/igen/igen.c	/^print_sim_engine_abort (lf *file, const char *message)$/;"	f
print_simm_not_reg	opcodes/epiphany-dis.c	/^print_simm_not_reg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_size	opcodes/m32c-dis.c	/^print_size (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_size	sim/common/hw-tree.c	/^print_size (struct hw *bus,$/;"	f	file:
print_size	sim/ppc/tree.c	/^print_size(device *bus,$/;"	f
print_slot_insn	opcodes/mep-dis.c	/^print_slot_insn (CGEN_CPU_DESC cd,$/;"	f	file:
print_small_structs	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_small_structs ($/;"	f
print_sockets	gdb/nat/linux-osdata.c	/^print_sockets (unsigned short family, int tcp, struct buffer *buffer)$/;"	f	file:
print_sof	opcodes/xc16x-dis.c	/^print_sof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_solib_event	gdb/breakpoint.c	/^print_solib_event (int is_catchpoint)$/;"	f	file:
print_source_lines	gdb/source.c	/^print_source_lines (struct symtab *s, int line, int stopline,$/;"	f
print_source_lines_base	gdb/source.c	/^print_source_lines_base (struct symtab *s, int line, int stopline,$/;"	f	file:
print_source_lines_flag	gdb/symtab.h	/^enum print_source_lines_flag$/;"	g
print_spaces	gdb/utils.c	/^print_spaces (int n, struct ui_file *file)$/;"	f
print_spaces_filtered	gdb/utils.c	/^print_spaces_filtered (int n, struct ui_file *stream)$/;"	f
print_spaces_filtered_with_print_options	gdb/c-typeprint.c	/^print_spaces_filtered_with_print_options$/;"	f	file:
print_spr	opcodes/frv-dis.c	/^print_spr (CGEN_CPU_DESC cd,$/;"	f	file:
print_spreg	opcodes/mep-dis.c	/^print_spreg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, PTR dis_info,$/;"	f	file:
print_stack	gdb/contrib/exsummary.py	/^    def print_stack(self, is_indirect):$/;"	m	class:Function
print_stack_frame	gdb/stack.c	/^print_stack_frame (struct frame_info *frame, int print_level,$/;"	f
print_stack_frame_to_uiout	gdb/stack.c	/^print_stack_frame_to_uiout (struct ui_out *uiout, struct frame_info *frame,$/;"	f
print_stack_level	bfd/doc/chew.c	/^print_stack_level ()$/;"	f	file:
print_stack_unless_memory_error	gdb/python/py-prettyprint.c	/^print_stack_unless_memory_error (struct ui_file *stream)$/;"	f	file:
print_standard_throw_error	gdb/guile/guile.c	/^print_standard_throw_error (SCM args)$/;"	f	file:
print_stats	gdb/symfile.h	/^  void (*print_stats) (struct objfile *objfile);$/;"	m	struct:quick_symbol_functions
print_stop_action	gdb/breakpoint.h	/^enum print_stop_action$/;"	g
print_stop_event	gdb/infrun.c	/^print_stop_event (struct ui_out *uiout)$/;"	f
print_stop_location	gdb/infrun.c	/^print_stop_location (struct target_waitstatus *ws)$/;"	f	file:
print_string	gdb/testsuite/gdb.base/bigcore.c	/^print_string (const char *s)$/;"	f	file:
print_string	sim/common/hw-tree.c	/^print_string (struct hw *me,$/;"	f	file:
print_string	sim/ppc/tree.c	/^print_string(const char *string)$/;"	f
print_string_array_property	sim/common/hw-tree.c	/^print_string_array_property (struct hw *me,$/;"	f	file:
print_string_array_property	sim/ppc/tree.c	/^print_string_array_property(device *me,$/;"	f
print_string_repr	gdb/python/py-prettyprint.c	/^print_string_repr (PyObject *printer, const char *hint,$/;"	f	file:
print_string_table	opcodes/ia64-gen.c	/^print_string_table (void)$/;"	f	file:
print_struct_rep	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_struct_rep($/;"	f
print_struct_rep	gdb/testsuite/gdb.base/call-rt-st.c	/^struct small_rep_info_t print_struct_rep(struct small_rep_info_t struct1)$/;"	f
print_student_id_shirt_color	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_student_id_shirt_color (id_int student, colors shirt)$/;"	f
print_subexp	gdb/expprint.c	/^print_subexp (struct expression *exp, int *pos,$/;"	f
print_subexp	gdb/parser-defs.h	/^    void (*print_subexp) (struct expression *, int *, struct ui_file *,$/;"	m	struct:exp_descriptor
print_subexp_standard	gdb/expprint.c	/^print_subexp_standard (struct expression *exp, int *pos,$/;"	f
print_suffix	opcodes/m32c-dis.c	/^print_suffix (void * dis_info, char suffix)$/;"	f	file:
print_support_function_name	sim/igen/gen-support.c	/^print_support_function_name (lf *file,$/;"	f	file:
print_support_function_name	sim/ppc/gen-support.c	/^print_support_function_name(lf *file,$/;"	f	file:
print_swap	opcodes/metag-dis.c	/^print_swap (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_switch	opcodes/metag-dis.c	/^print_switch (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_symbol	gdb/symmisc.c	/^print_symbol (struct gdbarch *gdbarch, struct symbol *symbol,$/;"	f	file:
print_symbol_bcache_statistics	gdb/symmisc.c	/^print_symbol_bcache_statistics (void)$/;"	f
print_symbol_filename	gdb/printcmd.c	/^static int print_symbol_filename = 0;$/;"	v	file:
print_symbol_info	gdb/symtab.c	/^print_symbol_info (enum search_domain kind,$/;"	f	file:
print_symbol_loading	gdb/symfile.c	/^static const char *print_symbol_loading = print_symbol_loading_full;$/;"	v	file:
print_symbol_loading_brief	gdb/symfile.c	/^const char print_symbol_loading_brief[] = "brief";$/;"	v
print_symbol_loading_enums	gdb/symfile.c	/^static const char *print_symbol_loading_enums[] =$/;"	v	file:
print_symbol_loading_full	gdb/symfile.c	/^const char print_symbol_loading_full[] = "full";$/;"	v
print_symbol_loading_off	gdb/symfile.c	/^const char print_symbol_loading_off[] = "off";$/;"	v
print_symbol_loading_p	gdb/symfile.c	/^print_symbol_loading_p (int from_tty, int exec, int full)$/;"	f
print_sys_errmsg	gdb/utils.c	/^print_sys_errmsg (const char *string, int errcode)$/;"	f
print_table	gdb/contrib/ari/update-web-ari.sh	/^print_table ()$/;"	f
print_table	opcodes/aarch64-gen.c	/^print_table (struct aarch64_opcode* table)$/;"	f	file:
print_target_wait_results	gdb/infrun.c	/^print_target_wait_results (ptid_t waiton_ptid, ptid_t result_ptid,$/;"	f
print_ten_doubles	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_ten_doubles ($/;"	f
print_thread_events	gdb/thread.c	/^int print_thread_events = 1;$/;"	v
print_thread_id	gdb/thread.c	/^print_thread_id (struct thread_info *thr)$/;"	f
print_thread_info	gdb/thread.c	/^print_thread_info (struct ui_out *uiout, char *requested_threads, int pid)$/;"	f
print_thread_info_1	gdb/thread.c	/^print_thread_info_1 (struct ui_out *uiout, const char *requested_threads,$/;"	f	file:
print_three_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_three_chars (struct three_char_t three_char)$/;"	f
print_three_chars	gdb/testsuite/gdb.base/call-rt-st.c	/^struct three_char_t print_three_chars (struct three_char_t three_char)$/;"	f
print_three_operand	opcodes/tic30-dis.c	/^print_three_operand (disassemble_info *info,$/;"	f	file:
print_throw_error	gdb/guile/guile.c	/^print_throw_error (SCM key, SCM args)$/;"	f	file:
print_toc	gdb/contrib/ari/update-web-ari.sh	/^print_toc ()$/;"	f
print_totals	gdb/contrib/ari/update-web-ari.sh	/^function print_totals (where, bug_i) {$/;"	f
print_tpreg	opcodes/mep-dis.c	/^print_tpreg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED, PTR dis_info,$/;"	f	file:
print_transfer_performance	gdb/symfile.c	/^print_transfer_performance (struct ui_file *stream,$/;"	f	file:
print_tty_state	gdb/serial.h	/^    void (*print_tty_state) (struct serial *, serial_ttystate,$/;"	m	struct:serial_ops
print_tu_stats	gdb/dwarf2read.c	/^print_tu_stats (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
print_two_chars	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_two_chars (struct two_char_t two_char)$/;"	f
print_two_floats	gdb/testsuite/gdb.base/call-ar-st.c	/^void print_two_floats (struct two_floats_t two_floats)$/;"	f
print_two_floats	gdb/testsuite/gdb.base/call-rt-st.c	/^struct two_floats_t print_two_floats (struct two_floats_t two_floats)$/;"	f
print_two_operand	opcodes/tic30-dis.c	/^print_two_operand (disassemble_info *info,$/;"	f	file:
print_type	opcodes/z8kgen.c	/^print_type (struct op *n)$/;"	f	file:
print_type_scalar	gdb/typeprint.c	/^print_type_scalar (struct type *type, LONGEST val, struct ui_file *stream)$/;"	f
print_typedefs	gdb/typeprint.c	/^static int print_typedefs = 1;$/;"	v	file:
print_typedefs	gdb/typeprint.h	/^  unsigned int print_typedefs : 1;$/;"	m	struct:type_print_options
print_ui_out_info	gdb/probe.c	/^print_ui_out_info (probe *probe)$/;"	f	file:
print_ui_out_not_applicables	gdb/probe.c	/^print_ui_out_not_applicables (const static_probe_ops *spops)$/;"	f	file:
print_uimm_not_reg	opcodes/epiphany-dis.c	/^print_uimm_not_reg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_unchecked_union_type	gdb/ada-typeprint.c	/^print_unchecked_union_type (struct type *type, struct ui_file *stream,$/;"	f	file:
print_unpacked_pointer	gdb/c-valprint.c	/^print_unpacked_pointer (struct type *type, struct type *elttype,$/;"	f	file:
print_unpacked_pointer	gdb/m2-valprint.c	/^print_unpacked_pointer (struct type *type,$/;"	f	file:
print_unpacked_pointer	gdb/valprint.c	/^print_unpacked_pointer (struct type *type, struct type *elttype,$/;"	f	file:
print_unsigned	gdb/testsuite/gdb.base/bigcore.c	/^print_unsigned (unsigned long long u)$/;"	f	file:
print_unsigned_bitbase	opcodes/m32c-dis.c	/^print_unsigned_bitbase (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_unsigned_with_hash_prefix	opcodes/m32r-dis.c	/^print_unsigned_with_hash_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_usage	libiberty/cp-demangle.c	/^print_usage (FILE* fp, int exit_value)$/;"	f	file:
print_usage	libiberty/testsuite/demangler-fuzzer.c	/^print_usage (FILE *fp, int exit_value)$/;"	f	file:
print_usage	test-driver	/^print_usage ()$/;"	f
print_v850_note	bfd/elf32-v850.c	/^print_v850_note (bfd * abfd, FILE * file, bfd_byte * data, enum v850_notes id)$/;"	f	file:
print_value	gdb/printcmd.c	/^print_value (struct value *val, const struct format_data *fmtp)$/;"	f
print_value	gdb/varobj.h	/^  std::string print_value;$/;"	m	struct:varobj
print_value	opcodes/v850-dis.c	/^print_value (int flags,$/;"	f	file:
print_value_flags	gdb/annotate.c	/^print_value_flags (struct type *t)$/;"	f	file:
print_values	gdb/mi/mi-cmd-var.c	/^    enum print_values print_values;$/;"	m	struct:mi_cmd_var_update	typeref:enum:mi_cmd_var_update::print_values	file:
print_values	gdb/mi/mi-cmds.h	/^enum print_values {$/;"	g
print_variable_and_value	gdb/printcmd.c	/^print_variable_and_value (const char *name, struct symbol *var,$/;"	f
print_variable_and_value_data	gdb/stack.c	/^struct print_variable_and_value_data$/;"	s	file:
print_variable_at_address	gdb/m2-valprint.c	/^print_variable_at_address (struct type *type,$/;"	f	file:
print_variable_or_computed	gdb/mi/mi-main.c	/^print_variable_or_computed (const char *expression, enum print_values values)$/;"	f	file:
print_variant_clauses	gdb/ada-typeprint.c	/^print_variant_clauses (struct type *type, int field_num,$/;"	f	file:
print_variant_part	gdb/ada-typeprint.c	/^print_variant_part (struct type *type, int field_num, struct type *outer_type,$/;"	f	file:
print_variant_part	gdb/ada-valprint.c	/^print_variant_part (struct type *type, int field_num,$/;"	f	file:
print_varobj	gdb/mi/mi-cmd-var.c	/^print_varobj (struct varobj *var, enum print_values print_values,$/;"	f	file:
print_vector_info	gdb/gdbarch.c	/^  gdbarch_print_vector_info_ftype *print_vector_info;$/;"	m	struct:gdbarch	file:
print_vector_info	gdb/infcmd.c	/^print_vector_info (struct ui_file *file,$/;"	f	file:
print_version	opcodes/aarch64-gen.c	/^print_version (void)$/;"	f	file:
print_version	opcodes/i386-gen.c	/^print_version (void)$/;"	f	file:
print_version	opcodes/ia64-gen.c	/^print_version (void)$/;"	f	file:
print_vtable	gdb/cp-abi.h	/^  void (*print_vtable) (struct value *);$/;"	m	struct:cp_abi_ops
print_vu0_channel	opcodes/mips-dis.c	/^print_vu0_channel (struct disassemble_info *info,$/;"	f	file:
print_wasm32_disassembler_options	opcodes/wasm32-dis.c	/^print_wasm32_disassembler_options (FILE *stream)$/;"	f
print_wchar	gdb/valprint.c	/^print_wchar (gdb_wint_t w, const gdb_byte *orig,$/;"	f	file:
print_well_known_globals	opcodes/wasm32-dis.c	/^  bfd_boolean print_well_known_globals;$/;"	m	struct:wasm32_private_data	file:
print_what	gdb/frame.h	/^enum print_what$/;"	g
print_with_dot_prefix	opcodes/xc16x-dis.c	/^print_with_dot_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_with_operands	opcodes/cris-dis.c	/^print_with_operands (const struct cris_opcode *opcodep,$/;"	f	file:
print_with_pag_prefix	opcodes/xc16x-dis.c	/^print_with_pag_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_with_pof_prefix	opcodes/xc16x-dis.c	/^print_with_pof_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
print_xfr	opcodes/metag-dis.c	/^print_xfr (unsigned int insn_word, bfd_vma pc ATTRIBUTE_UNUSED,$/;"	f	file:
print_xm_info	gdb/python/lib/gdb/command/xmethods.py	/^def print_xm_info(xm_dict, name_re):$/;"	f
print_xml_feature	gdb/common/tdesc.h	/^  print_xml_feature (std::string *buffer_)$/;"	f	class:print_xml_feature
print_xml_feature	gdb/common/tdesc.h	/^class print_xml_feature : public tdesc_element_visitor$/;"	c
print_xtensa_operand	opcodes/xtensa-dis.c	/^print_xtensa_operand (bfd_vma memaddr,$/;"	f	file:
printable_name	bfd/bfd-in2.h	/^  const char *printable_name;$/;"	m	struct:bfd_arch_info
printable_name	sim/ppc/ld-insn.h	/^  char *printable_name;$/;"	m	struct:_model
printable_part	readline/complete.c	/^printable_part (pathname)$/;"	f	file:
printable_val_type	gdb/ada-valprint.c	/^printable_val_type (struct type *type, const gdb_byte *valaddr)$/;"	f	file:
printchar	gdb/utils.c	/^printchar (int c, do_fputc_ftype do_fputc, ui_file *stream, int quoter)$/;"	f	file:
printchar	libiberty/regex.c	/^printchar (int c)$/;"	f
printed	libiberty/cp-demangle.c	/^  int printed;$/;"	m	struct:d_print_mod	file:
printed_result_p	sim/common/cgen-trace.c	/^static int printed_result_p;$/;"	v	file:
printer	sim/common/hw-tree.c	/^struct printer$/;"	s	file:
printer	sim/common/sim-hw.c	/^struct printer {$/;"	s	file:
printer_enabled_p	gdb/python/lib/gdb/command/pretty_printers.py	/^def printer_enabled_p(printer):$/;"	f
printer_name	gdb/python/lib/gdb/command/pretty_printers.py	/^    def printer_name(printer):$/;"	m	class:InfoPrettyPrinter
printers	gdb/python/py-objfile.c	/^  PyObject *printers;$/;"	m	struct:__anon2073	file:
printers	gdb/python/py-progspace.c	/^  PyObject *printers;$/;"	m	struct:__anon2078	file:
printf	gdb/testsuite/gdb.base/bigcore.c	43;"	d	file:
printf	gdb/ui-file.c	/^ui_file::printf (const char *format, ...)$/;"	f	class:ui_file
printf_c_string	gdb/printcmd.c	/^printf_c_string (struct ui_file *stream, const char *format,$/;"	f	file:
printf_command	gdb/printcmd.c	/^printf_command (const char *arg, int from_tty)$/;"	f	file:
printf_filtered	gdb/utils.c	/^printf_filtered (const char *format, ...)$/;"	f
printf_filtered	include/gdb/callback.h	/^  void (*printf_filtered) (host_callback *, const char *, ...);$/;"	m	struct:host_callback_struct
printf_filtered	sim/ppc/sim_callbacks.h	28;"	d
printf_filtered	sim/ppc/sim_calls.c	28;"	d	file:
printf_floating	gdb/printcmd.c	/^printf_floating (struct ui_file *stream, const char *format,$/;"	f	file:
printf_length_modifier	gdb/target-float.c	/^template<typename T> struct printf_length_modifier$/;"	s	file:
printf_nothing	sim/arm/maverick.c	/^printf_nothing (void * foo, ...)$/;"	f	file:
printf_pointer	gdb/printcmd.c	/^printf_pointer (struct ui_file *stream, const char *format,$/;"	f	file:
printf_unfiltered	gdb/utils.c	/^printf_unfiltered (const char *format, ...)$/;"	f
printf_vma	bfd/bfd-in.h	214;"	d
printf_vma	bfd/bfd-in2.h	221;"	d
printf_wide_c_string	gdb/printcmd.c	/^printf_wide_c_string (struct ui_file *stream, const char *format,$/;"	f	file:
printfdbg	sim/arm/maverick.c	25;"	d	file:
printfdbg	sim/arm/maverick.c	27;"	d	file:
printfi_filtered	gdb/utils.c	/^printfi_filtered (int spaces, const char *format, ...)$/;"	f
printformatted	gdb/testsuite/gdb.fortran/print-formatted.f90	/^program printformatted$/;"	p
printstr	gdb/ada-valprint.c	/^printstr (struct ui_file *stream, struct type *elttype, const gdb_byte *string,$/;"	f	file:
priority	bfd/elf32-spu.c	/^  unsigned int priority : 13;$/;"	m	struct:call_info	file:
priority	gdb/ada-lang.h	/^  int priority;$/;"	m	struct:ada_task_info
priority	gdb/ada-tasks.c	/^  int priority;$/;"	m	struct:atcb_fieldnos	file:
priority	opcodes/ia64-asmtab.h	/^  unsigned short priority;$/;"	m	struct:ia64_dis_names
priority	opcodes/ia64-gen.c	/^  int priority;$/;"	m	struct:disent	file:
priority	sim/cris/sim-main.h	/^  USI priority;$/;"	m	struct:cris_thread_info
priority	sim/frv/cache.h	/^  unsigned priority;$/;"	m	struct:__anon238
priority	sim/frv/cache.h	/^  unsigned priority;$/;"	m	struct:__anon241
priority	sim/frv/cache.h	/^  unsigned priority;$/;"	m	struct:frv_cache_request
priority	sim/ppc/hw_opic.c	/^  unsigned priority;$/;"	m	struct:_opic_interrupt_source	file:
priv	bfd/coff-ppc.c	/^  priv,$/;"	e	enum:ref_category	file:
priv	gdb/gdbserver/inferiors.h	/^  struct process_info_private *priv = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::process_info_private
priv	gdb/gdbthread.h	/^  std::unique_ptr<private_thread_info> priv;$/;"	m	class:thread_info
priv	gdb/inferior.h	/^  std::unique_ptr<private_inferior> priv;$/;"	m	class:inferior
priv_enum	gdb/testsuite/gdb.cp/classes.cc	/^  PrivEnum priv_enum;$/;"	m	class:ClassWithEnum	file:
priv_enum	gdb/testsuite/gdb.cp/misc.cc	/^  PrivEnum priv_enum;$/;"	m	class:ClassWithEnum	file:
priv_level	bfd/som.c	/^  unsigned int priv_level;$/;"	m	struct:som_misc_symbol_info	file:
private	gdb/dwarf2read.c	/^  private:$/;"	m	struct:allocate_on_obstack	file:
private	gdb/dwarf2read.c	/^private:$/;"	m	struct:abbrev_table	file:
private	gdb/gdbserver/server.c	/^private:$/;"	m	struct:__anon1855	file:
private	gdb/python/py-xmethods.c	/^private:$/;"	m	struct:xmethod_worker	file:
private	gdb/record-btrace.c	/^private:$/;"	m	struct:scoped_btrace_disable	file:
private	gdb/xml-support.c	/^private:$/;"	m	struct:gdb_xml_parser	file:
private	opcodes/bfin-dis.c	/^struct private$/;"	s	file:
private	opcodes/m68k-dis.c	/^struct private$/;"	s	file:
private	opcodes/ns32k-dis.c	/^struct private$/;"	s	file:
private	opcodes/ppc-dis.c	/^} private;$/;"	v	typeref:struct:dis_private
private	opcodes/rl78-dis.c	/^struct private$/;"	s	file:
private	opcodes/rx-dis.c	/^struct private$/;"	s	file:
private	opcodes/vax-dis.c	/^struct private$/;"	s	file:
private	opcodes/visium-dis.c	/^struct private$/;"	s	file:
private_close_fn	gdb/gnulib/import/fd-hook.h	/^  int (*private_close_fn) (const struct fd_hook *remaining_list,$/;"	m	struct:fd_hook
private_data	include/dis-asm.h	/^  void *private_data;$/;"	m	struct:disassemble_info
private_exception_functions	gdb/guile/scm-exception.c	/^static const scheme_function private_exception_functions[] =$/;"	v	file:
private_field	gdb/c-varobj.c	/^enum accessibility { private_field, protected_field, public_field };$/;"	e	enum:accessibility	file:
private_field_bits	gdb/gdbtypes.h	/^    B_TYPE *private_field_bits;$/;"	m	struct:cplus_struct_type
private_inferior	gdb/inferior.h	/^struct private_inferior$/;"	s
private_inferior	gdb/remote.c	/^struct remote_inferior : public private_inferior$/;"	s	file:
private_int	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int private_int;$/;"	t	class:class_with_typedefs	file:
private_int_	gdb/testsuite/gdb.cp/classes.cc	/^  private_int private_int_;$/;"	m	class:class_with_typedefs	file:
private_ioctl_fn	gdb/gnulib/import/fd-hook.h	/^  int (*private_ioctl_fn) (const struct fd_hook *remaining_list,$/;"	m	struct:fd_hook
private_next	gdb/gnulib/import/fd-hook.h	/^  struct fd_hook *private_next;$/;"	m	struct:fd_hook	typeref:struct:fd_hook::fd_hook
private_port_functions	gdb/guile/scm-ports.c	/^static const scheme_function private_port_functions[] =$/;"	v	file:
private_prev	gdb/gnulib/import/fd-hook.h	/^  struct fd_hook *private_prev;$/;"	m	struct:fd_hook	typeref:struct:fd_hook::fd_hook
private_s	gdb/testsuite/gdb.cp/classes.cc	/^private_struct private_s;$/;"	v
private_s	gdb/testsuite/gdb.cp/misc.cc	/^private_struct private_s;$/;"	v
private_struct	gdb/testsuite/gdb.cp/classes.cc	/^struct private_struct {$/;"	s	file:
private_struct	gdb/testsuite/gdb.cp/misc.cc	/^struct private_struct {$/;"	s	file:
private_thread_info	gdb/aix-thread.c	/^struct aix_thread_info : public private_thread_info$/;"	s	file:
private_thread_info	gdb/gdbthread.h	/^struct private_thread_info$/;"	s
private_thread_info	gdb/linux-thread-db.c	/^struct thread_db_thread_info : public private_thread_info$/;"	s	file:
private_thread_info	gdb/remote.c	/^struct remote_thread_info : public private_thread_info$/;"	s	file:
privfd	bfd/elf32-bfin.c	/^  unsigned privfd:1;$/;"	m	struct:bfinfdpic_relocs_info	file:
privfd	bfd/elf32-frv.c	/^  unsigned privfd:1;$/;"	m	struct:frvfdpic_relocs_info	file:
privileged_instruction_program_interrupt	sim/ppc/interrupts.h	/^  privileged_instruction_program_interrupt,$/;"	e	enum:__anon956
privreqs	include/vms/eihd.h	/^  unsigned char privreqs[8];$/;"	m	struct:vms_eihd
prmb	opcodes/opc2c.c	/^prmb (int mask, int bits)$/;"	f
prmb	sim/m32c/opc2c.c	/^prmb (int mask, int bits)$/;"	f
prob	gdb/probe.h	/^  probe *prob = NULL;$/;"	m	struct:bound_probe
prob	gdb/solib-svr4.c	/^  probe *prob;$/;"	m	struct:probe_and_action	file:
prob	gdb/symtab.h	/^  probe *prob = NULL;$/;"	m	struct:symtab_and_line
probe	gdb/break-catch-throw.c	/^  const char *probe;$/;"	m	struct:exception_names	file:
probe	gdb/probe.h	/^  probe (std::string &&name_, std::string &&provider_, CORE_ADDR address_,$/;"	f	class:probe
probe	gdb/probe.h	/^class probe$/;"	c
probe_action	gdb/solib-svr4.c	/^enum probe_action$/;"	g	file:
probe_and_action	gdb/solib-svr4.c	/^struct probe_and_action$/;"	s	file:
probe_funcs	gdb/probe.c	/^static const struct internalvar_funcs probe_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
probe_info	gdb/solib-svr4.c	/^static const struct probe_info probe_info[] =$/;"	v	typeref:struct:probe_info	file:
probe_info	gdb/solib-svr4.c	/^struct probe_info$/;"	s	file:
probe_is_linespec_by_keyword	gdb/probe.c	/^probe_is_linespec_by_keyword (const char **linespecp, const char *const *keywords)$/;"	f
probe_key	gdb/elfread.c	/^static const struct bfd_data *probe_key = NULL;$/;"	v	typeref:struct:bfd_data	file:
probe_key_free	gdb/elfread.c	/^probe_key_free (bfd *abfd, void *d)$/;"	f	file:
probe_linespec_to_static_ops	gdb/probe.c	/^probe_linespec_to_static_ops (const char **linespecp)$/;"	f
probe_marker_at	gdb/gdbserver/tracepoint.c	/^probe_marker_at (CORE_ADDR address, char *errout)$/;"	f	file:
probe_marker_at	gdb/gdbserver/tracepoint.c	/^probe_marker_at (char *packet)$/;"	f	file:
probe_options	gdb/completer.c	/^static const char *const probe_options[] =$/;"	v	file:
probe_safe_evaluate_at_pc	gdb/probe.c	/^probe_safe_evaluate_at_pc (struct frame_info *frame, unsigned n)$/;"	f
probe_tests	gdb/testsuite/gdb.disasm/hppa.s	/^probe_tests$/;"	l
probes_table	gdb/solib-svr4.c	/^  htab_t probes_table;$/;"	m	struct:svr4_info	file:
proc	gdb/event-loop.c	/^    async_event_handler_func *proc;$/;"	m	struct:async_event_handler	file:
proc	gdb/event-loop.c	/^    event_handler_func *proc;$/;"	m	struct:gdb_event	file:
proc	gdb/event-loop.c	/^    handler_func *proc;		\/* Procedure to call when fd is ready.  *\/$/;"	m	struct:file_handler	file:
proc	gdb/event-loop.c	/^    sig_handler_func *proc;	    \/* Function to call to do the work.  *\/$/;"	m	struct:async_signal_handler	file:
proc	gdb/event-loop.c	/^    timer_handler_func *proc;	    \/* Function to call to do the work.  *\/$/;"	m	struct:gdb_timer	file:
proc	gdb/gdbserver/event-loop.c	/^    callback_handler_func *proc;$/;"	m	struct:callback_event	file:
proc	gdb/gdbserver/event-loop.c	/^    event_handler_func *proc;$/;"	m	struct:gdb_event	file:
proc	gdb/gdbserver/event-loop.c	/^    handler_func *proc;$/;"	m	struct:file_handler	file:
proc	gdb/gnu-nat.h	/^struct proc$/;"	s
proc_abort	gdb/gnu-nat.c	/^proc_abort (struct proc *proc, int force)$/;"	f
proc_clear_current_fault	gdb/procfs.c	/^proc_clear_current_fault (procinfo *pi)$/;"	f	file:
proc_clear_current_signal	gdb/procfs.c	/^proc_clear_current_signal (procinfo *pi)$/;"	f	file:
proc_debug	gdb/gnu-nat.h	93;"	d
proc_delete_dead_threads	gdb/procfs.c	/^proc_delete_dead_threads (procinfo *parent, procinfo *thread, void *ignore)$/;"	f	file:
proc_desc	gdb/alpha-mdebug-tdep.c	/^  struct mdebug_extra_func_info *proc_desc;$/;"	m	struct:alpha_mdebug_unwind_cache	typeref:struct:alpha_mdebug_unwind_cache::mdebug_extra_func_info	file:
proc_error	gdb/procfs.c	/^proc_error (procinfo *pi, const char *func, int line)$/;"	f	file:
proc_flags	gdb/procfs.c	/^proc_flags (procinfo *pi)$/;"	f	file:
proc_get_LDT_entry	gdb/procfs.c	/^proc_get_LDT_entry (procinfo *pi, int key)$/;"	f	file:
proc_get_current_thread	gdb/procfs.c	/^proc_get_current_thread (procinfo *pi)$/;"	f	file:
proc_get_exception_port	gdb/gnu-nat.c	/^proc_get_exception_port (struct proc * proc, mach_port_t * port)$/;"	f
proc_get_fpregs	gdb/procfs.c	/^proc_get_fpregs (procinfo *pi)$/;"	f	file:
proc_get_gregs	gdb/procfs.c	/^proc_get_gregs (procinfo *pi)$/;"	f	file:
proc_get_held_signals	gdb/procfs.c	/^proc_get_held_signals (procinfo *pi, sigset_t *save)$/;"	f	file:
proc_get_nthreads	gdb/procfs.c	/^proc_get_nthreads (procinfo *pi)$/;"	f	file:
proc_get_state	gdb/gnu-nat.c	/^proc_get_state (struct proc *proc, int will_modify)$/;"	f
proc_get_status	gdb/procfs.c	/^proc_get_status (procinfo *pi)$/;"	f	file:
proc_get_traced_faults	gdb/procfs.c	/^proc_get_traced_faults (procinfo *pi, fltset_t *save)$/;"	f	file:
proc_get_traced_signals	gdb/procfs.c	/^proc_get_traced_signals (procinfo *pi, sigset_t *save)$/;"	f	file:
proc_get_traced_sysentry	gdb/procfs.c	/^proc_get_traced_sysentry (procinfo *pi, sysset_t *save)$/;"	f	file:
proc_get_traced_sysexit	gdb/procfs.c	/^proc_get_traced_sysexit (procinfo *pi, sysset_t *save)$/;"	f	file:
proc_handle	gdb/gdbserver/thread-db.c	/^  struct ps_prochandle proc_handle;$/;"	m	struct:thread_db	typeref:struct:thread_db::ps_prochandle	file:
proc_handle	gdb/linux-thread-db.c	/^  struct ps_prochandle proc_handle;$/;"	m	struct:thread_db_info	typeref:struct:thread_db_info::ps_prochandle	file:
proc_is_task	gdb/gnu-nat.h	79;"	d
proc_is_thread	gdb/gnu-nat.h	80;"	d
proc_iterate_over_threads	gdb/procfs.c	/^proc_iterate_over_threads (procinfo *pi,$/;"	f	file:
proc_kill	gdb/procfs.c	/^proc_kill (procinfo *pi, int signo)$/;"	f	file:
proc_modify_flag	gdb/procfs.c	/^proc_modify_flag (procinfo *pi, long flag, long mode)$/;"	f	file:
proc_name	gdb/tui/tui-data.h	/^  char proc_name[MAX_LOCATOR_ELEMENT_LEN];$/;"	m	struct:tui_locator_element
proc_nsysarg	gdb/procfs.c	/^proc_nsysarg (procinfo *pi)$/;"	f	file:
proc_parent_pid	gdb/procfs.c	/^proc_parent_pid (procinfo *pi)$/;"	f	file:
proc_prettyfprint_fault	gdb/proc-events.c	/^proc_prettyfprint_fault (FILE *file, int faultno, int verbose)$/;"	f
proc_prettyfprint_faultset	gdb/proc-events.c	/^proc_prettyfprint_faultset (FILE *file, fltset_t *fltset, int verbose)$/;"	f
proc_prettyfprint_flags	gdb/proc-flags.c	/^proc_prettyfprint_flags (FILE *file, unsigned long flags, int verbose)$/;"	f
proc_prettyfprint_signal	gdb/proc-events.c	/^proc_prettyfprint_signal (FILE *file, int signo, int verbose)$/;"	f
proc_prettyfprint_signalset	gdb/proc-events.c	/^proc_prettyfprint_signalset (FILE *file, sigset_t *sigset, int verbose)$/;"	f
proc_prettyfprint_status	gdb/proc-api.c	/^proc_prettyfprint_status (long flags, int why, int what, int thread)$/;"	f
proc_prettyfprint_syscall	gdb/proc-events.c	/^proc_prettyfprint_syscall (FILE *file, int num, int verbose)$/;"	f
proc_prettyfprint_syscalls	gdb/proc-events.c	/^proc_prettyfprint_syscalls (FILE *file, sysset_t *sysset, int verbose)$/;"	f
proc_prettyfprint_why	gdb/proc-why.c	/^proc_prettyfprint_why (FILE *file, unsigned long why, unsigned long what,$/;"	f
proc_prettyprint_actionset	gdb/proc-events.c	/^proc_prettyprint_actionset (struct sigaction *actions, int verbose)$/;"	f
proc_prettyprint_fault	gdb/proc-events.c	/^proc_prettyprint_fault (int faultno, int verbose)$/;"	f
proc_prettyprint_faultset	gdb/proc-events.c	/^proc_prettyprint_faultset (fltset_t *fltset, int verbose)$/;"	f
proc_prettyprint_flags	gdb/proc-flags.c	/^proc_prettyprint_flags (unsigned long flags, int verbose)$/;"	f
proc_prettyprint_signal	gdb/proc-events.c	/^proc_prettyprint_signal (int signo, int verbose)$/;"	f
proc_prettyprint_signalset	gdb/proc-events.c	/^proc_prettyprint_signalset (sigset_t *sigset, int verbose)$/;"	f
proc_prettyprint_syscall	gdb/proc-events.c	/^proc_prettyprint_syscall (int num, int verbose)$/;"	f
proc_prettyprint_syscalls	gdb/proc-events.c	/^proc_prettyprint_syscalls (sysset_t *sysset, int verbose)$/;"	f
proc_prettyprint_why	gdb/proc-why.c	/^proc_prettyprint_why (unsigned long why, unsigned long what, int verbose)$/;"	f
proc_restore_exc_port	gdb/gnu-nat.c	/^proc_restore_exc_port (struct proc *proc)$/;"	f
proc_run_process	gdb/procfs.c	/^proc_run_process (procinfo *pi, int step, int signo)$/;"	f	file:
proc_server	gdb/gnu-nat.c	/^static process_t proc_server = MACH_PORT_NULL;$/;"	v	file:
proc_set_async	gdb/procfs.c	/^proc_set_async (procinfo *pi)$/;"	f	file:
proc_set_current_signal	gdb/procfs.c	/^proc_set_current_signal (procinfo *pi, int signo)$/;"	f	file:
proc_set_exception_port	gdb/gnu-nat.c	/^proc_set_exception_port (struct proc * proc, mach_port_t port)$/;"	f
proc_set_fpregs	gdb/procfs.c	/^proc_set_fpregs (procinfo *pi)$/;"	f	file:
proc_set_gregs	gdb/procfs.c	/^proc_set_gregs (procinfo *pi)$/;"	f	file:
proc_set_held_signals	gdb/procfs.c	/^proc_set_held_signals (procinfo *pi, sigset_t *sighold)$/;"	f	file:
proc_set_run_on_last_close	gdb/procfs.c	/^proc_set_run_on_last_close (procinfo *pi)$/;"	f	file:
proc_set_traced_faults	gdb/procfs.c	/^proc_set_traced_faults (procinfo *pi, fltset_t *fltset)$/;"	f	file:
proc_set_traced_signals	gdb/procfs.c	/^proc_set_traced_signals (procinfo *pi, sigset_t *sigset)$/;"	f	file:
proc_set_traced_sysentry	gdb/procfs.c	/^proc_set_traced_sysentry (procinfo *pi, sysset_t *sysset)$/;"	f	file:
proc_set_traced_sysexit	gdb/procfs.c	/^proc_set_traced_sysexit (procinfo *pi, sysset_t *sysset)$/;"	f	file:
proc_set_watchpoint	gdb/procfs.c	/^proc_set_watchpoint (procinfo *pi, CORE_ADDR addr, int len, int wflags)$/;"	f	file:
proc_state	gdb/nat/linux-procfs.c	/^enum proc_state$/;"	g	file:
proc_steal_exc_port	gdb/gnu-nat.c	/^proc_steal_exc_port (struct proc *proc, mach_port_t exc_port)$/;"	f
proc_stop_process	gdb/procfs.c	/^proc_stop_process (procinfo *pi)$/;"	f	file:
proc_string	gdb/gnu-nat.c	/^proc_string (struct proc *proc)$/;"	f
proc_string	gdb/testsuite/gdb.threads/ia64-sigill.c	/^proc_string (const char *filename, const char *line)$/;"	f	file:
proc_string	gdb/testsuite/gdb.threads/siginfo-threads.c	/^proc_string (const char *filename, const char *line)$/;"	f	file:
proc_string	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^proc_string (const char *filename, const char *line)$/;"	f	file:
proc_sysargs	gdb/procfs.c	/^proc_sysargs (procinfo *pi)$/;"	f	file:
proc_trace	gdb/gnu-nat.c	/^proc_trace (struct proc *proc, int set)$/;"	f
proc_trace_syscalls	gdb/procfs.c	/^proc_trace_syscalls (const char *args, int from_tty, int entry_or_exit, int mode)$/;"	f	file:
proc_trace_syscalls_1	gdb/procfs.c	/^proc_trace_syscalls_1 (procinfo *pi, int syscallnum, int entry_or_exit,$/;"	f	file:
proc_trace_sysentry_cmd	gdb/procfs.c	/^proc_trace_sysentry_cmd (const char *args, int from_tty)$/;"	f	file:
proc_trace_sysexit_cmd	gdb/procfs.c	/^proc_trace_sysexit_cmd (const char *args, int from_tty)$/;"	f	file:
proc_ulong	gdb/testsuite/gdb.threads/ia64-sigill.c	/^proc_ulong (const char *filename, const char *line)$/;"	f	file:
proc_ulong	gdb/testsuite/gdb.threads/siginfo-threads.c	/^proc_ulong (const char *filename, const char *line)$/;"	f	file:
proc_ulong	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^proc_ulong (const char *filename, const char *line)$/;"	f	file:
proc_unset_async	gdb/procfs.c	/^proc_unset_async (procinfo *pi)$/;"	f	file:
proc_unset_inherit_on_fork	gdb/procfs.c	/^proc_unset_inherit_on_fork (procinfo *pi)$/;"	f	file:
proc_unset_run_on_last_close	gdb/procfs.c	/^proc_unset_run_on_last_close (procinfo *pi)$/;"	f	file:
proc_untrace_sysentry_cmd	gdb/procfs.c	/^proc_untrace_sysentry_cmd (const char *args, int from_tty)$/;"	f	file:
proc_untrace_sysexit_cmd	gdb/procfs.c	/^proc_untrace_sysexit_cmd (const char *args, int from_tty)$/;"	f	file:
proc_update_sc	gdb/gnu-nat.c	/^proc_update_sc (struct proc *proc)$/;"	f
proc_update_threads	gdb/procfs.c	/^proc_update_threads (procinfo *pi)$/;"	f	file:
proc_wait_for_stop	gdb/procfs.c	/^proc_wait_for_stop (procinfo *pi)$/;"	f	file:
proc_wait_pid	gdb/gnu-nat.c	/^int proc_wait_pid = 0;$/;"	v
proc_waits_pending	gdb/gnu-nat.c	/^int proc_waits_pending = 0;$/;"	v
proc_warn	gdb/procfs.c	/^proc_warn (procinfo *pi, const char *func, int line)$/;"	f	file:
proc_watchpoint_address	gdb/procfs.c	/^proc_watchpoint_address (procinfo *pi, CORE_ADDR *addr)$/;"	f	file:
proc_what	gdb/procfs.c	/^proc_what (procinfo *pi)$/;"	f	file:
proc_why	gdb/procfs.c	/^proc_why (procinfo *pi)$/;"	f	file:
procadr	gdb/mdebugread.c	/^    CORE_ADDR procadr;		\/* Start addres of this procedure.  *\/$/;"	m	struct:parse_stack	file:
procedure_count	bfd/elfxx-mips.c	/^  bfd_size_type procedure_count;$/;"	m	struct:mips_elf_link_hash_table	file:
proceed	gdb/infrun.c	/^proceed (CORE_ADDR addr, enum gdb_signal siggnal)$/;"	f
proceed_after_attach	gdb/infcmd.c	/^proceed_after_attach (int pid)$/;"	f	file:
proceed_after_attach_callback	gdb/infcmd.c	/^proceed_after_attach_callback (struct thread_info *thread,$/;"	f	file:
proceed_after_vfork_done	gdb/infrun.c	/^proceed_after_vfork_done (struct thread_info *thread,$/;"	f	file:
proceed_all_lwps	gdb/gdbserver/linux-low.c	/^proceed_all_lwps (void)$/;"	f	file:
proceed_one_lwp	gdb/gdbserver/linux-low.c	/^proceed_one_lwp (thread_info *thread, lwp_info *except)$/;"	f	file:
proceed_thread	gdb/mi/mi-main.c	/^proceed_thread (struct thread_info *thread, int pid)$/;"	f	file:
proceed_thread_callback	gdb/infcmd.c	/^proceed_thread_callback (struct thread_info *thread, void *arg)$/;"	f	file:
proceed_thread_callback	gdb/mi/mi-main.c	/^proceed_thread_callback (struct thread_info *thread, void *arg)$/;"	f	file:
proceed_to_finish	gdb/gdbthread.h	/^  int proceed_to_finish;$/;"	m	struct:thread_control_state
procenv_t	readline/posixjmp.h	29;"	d
procenv_t	readline/posixjmp.h	37;"	d
process	gdb/testsuite/gdb.base/nested-subp3.c	/^process (callback_t cb)$/;"	f
process	sim/testsuite/sim/cris/c/clone1.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/clone3.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/clone4.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/clone5.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/ex1.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/pipe2.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/pipe6.c	/^process (void *arg)$/;"	f
process	sim/testsuite/sim/cris/c/rtsigprocmask1.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig10.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig11.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig12.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig4.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig6.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sig9.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/sigreturn2.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/thread3.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/thread4.c	/^process (void *arg)$/;"	f	file:
process	sim/testsuite/sim/cris/c/thread5.c	/^process (void *arg)$/;"	f	file:
process_autoincrement	gdb/cris-tdep.c	/^process_autoincrement (int size, unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
process_callback	gdb/gdbserver/event-loop.c	/^process_callback (void)$/;"	f	file:
process_cleanups	gdb/contrib/exsummary.py	/^process_cleanups = False$/;"	v
process_clock_tick	sim/rl78/rl78.c	/^process_clock_tick (void)$/;"	f	file:
process_coff_symbol	gdb/coffread.c	/^process_coff_symbol (struct coff_symbol *cs,$/;"	f	file:
process_copyright	opcodes/i386-gen.c	/^process_copyright (FILE *fp)$/;"	f	file:
process_cu_includes	gdb/dwarf2read.c	/^process_cu_includes (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
process_die	gdb/dwarf2read.c	/^process_die (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
process_dwo_file_for_skeletonless_type_units	gdb/dwarf2read.c	/^process_dwo_file_for_skeletonless_type_units (void **slot, void *info)$/;"	f	file:
process_embedded_commands	bfd/cofflink.c	/^process_embedded_commands (bfd *output_bfd,$/;"	f	file:
process_enumeration_scope	gdb/dwarf2read.c	/^process_enumeration_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
process_environment_block	gdb/windows-tdep.c	/^    uint32_t process_environment_block;		\/* %fs:0x0030 *\/$/;"	m	struct:thread_information_block_32	file:
process_environment_block	gdb/windows-tdep.c	/^    uint64_t process_environment_block;		\/* %gs:0x0060 *\/$/;"	m	struct:thread_information_block_64	file:
process_event	gdb/gdbserver/event-loop.c	/^process_event (void)$/;"	f	file:
process_event_stop_test	gdb/infrun.c	/^process_event_stop_test (struct execution_control_state *ecs)$/;"	f	file:
process_exception	gdb/stubs/m32r-stub.c	/^process_exception (int num)$/;"	f	file:
process_full_comp_unit	gdb/dwarf2read.c	/^process_full_comp_unit (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
process_full_type_unit	gdb/dwarf2read.c	/^process_full_type_unit (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
process_g_packet	gdb/remote.c	/^remote_target::process_g_packet (struct regcache *regcache)$/;"	f	class:remote_target
process_group	gdb/inflow.c	/^  pid_t process_group;$/;"	m	struct:terminal_info	file:
process_i386_cpu_flag	opcodes/i386-gen.c	/^process_i386_cpu_flag (FILE *table, char *flag, int macro,$/;"	f	file:
process_i386_initializers	opcodes/i386-gen.c	/^process_i386_initializers (void)$/;"	f	file:
process_i386_opcode_modifier	opcodes/i386-gen.c	/^process_i386_opcode_modifier (FILE *table, char *mod, int lineno)$/;"	f	file:
process_i386_opcodes	opcodes/i386-gen.c	/^process_i386_opcodes (FILE *table)$/;"	f	file:
process_i386_operand_type	opcodes/i386-gen.c	/^process_i386_operand_type (FILE *table, char *op, enum stage stage,$/;"	f	file:
process_i386_registers	opcodes/i386-gen.c	/^process_i386_registers (FILE *table)$/;"	f	file:
process_id	gdb/windows-tdep.c	/^    uint32_t process_id;			\/* %fs:0x0020 *\/$/;"	m	struct:thread_information_block_32	file:
process_id	gdb/windows-tdep.c	/^    uint64_t process_id;			\/* %gs:0x0040 *\/$/;"	m	struct:thread_information_block_64	file:
process_imported_unit_die	gdb/dwarf2read.c	/^process_imported_unit_die (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
process_indirect	gdb/contrib/exsummary.py	/^process_indirect = False$/;"	v
process_info	gdb/gdbserver/inferiors.h	/^  process_info (int pid_, int attached_)$/;"	f	struct:process_info
process_info	gdb/gdbserver/inferiors.h	/^struct process_info$/;"	s
process_info_private	gdb/gdbserver/linux-low.h	/^struct process_info_private$/;"	s
process_info_private	gdb/gdbserver/lynx-low.c	/^struct process_info_private$/;"	s	file:
process_initial_stop_replies	gdb/remote.c	/^remote_target::process_initial_stop_replies (int from_tty)$/;"	f	class:remote_target
process_line	readline/examples/excallback.c	/^process_line(char *line)$/;"	f
process_linenos	gdb/xcoffread.c	/^process_linenos (CORE_ADDR start, CORE_ADDR end)$/;"	f	file:
process_next_line	gdb/cli/cli-script.c	/^process_next_line (const char *p, struct command_line **command,$/;"	f	file:
process_one_symbol	gdb/dbxread.c	/^process_one_symbol (int type, int desc, CORE_ADDR valu, const char *name,$/;"	f
process_operand_table	opcodes/aarch64-gen.c	/^process_operand_table (void)$/;"	f	file:
process_point_options	gdb/gdbserver/server.c	/^process_point_options (struct gdb_breakpoint *bp, const char **packet)$/;"	f	file:
process_psymtab_comp_unit	gdb/dwarf2read.c	/^process_psymtab_comp_unit (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
process_psymtab_comp_unit_data	gdb/dwarf2read.c	/^struct process_psymtab_comp_unit_data$/;"	s	file:
process_psymtab_comp_unit_reader	gdb/dwarf2read.c	/^process_psymtab_comp_unit_reader (const struct die_reader_specs *reader,$/;"	f	file:
process_qsupported	gdb/gdbserver/linux-low.h	/^  void (*process_qsupported) (char **, int count);$/;"	m	struct:linux_target_ops
process_qsupported	gdb/gdbserver/target.h	/^  void (*process_qsupported) (char **features, int count);$/;"	m	struct:target_ops
process_queue	gdb/dwarf2read.c	/^process_queue (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
process_rbat_addr	sim/sh/interp.c	/^process_rbat_addr (int addr)$/;"	f	file:
process_record	gdb/gdbarch.c	/^  gdbarch_process_record_ftype *process_record;$/;"	m	struct:gdbarch	file:
process_record_signal	gdb/gdbarch.c	/^  gdbarch_process_record_signal_ftype *process_record_signal;$/;"	m	struct:gdbarch	file:
process_reference	gdb/stabsread.c	/^process_reference (const char **string)$/;"	f	file:
process_remaining	gdb/gdbserver/remote-utils.c	/^process_remaining (void *context)$/;"	f	file:
process_rlat_addr	sim/sh/interp.c	/^process_rlat_addr (int addr)$/;"	f	file:
process_rwat_addr	sim/sh/interp.c	/^process_rwat_addr (int addr)$/;"	f	file:
process_serial_event	gdb/gdbserver/server.c	/^process_serial_event (void)$/;"	f	file:
process_skeletonless_type_unit	gdb/dwarf2read.c	/^process_skeletonless_type_unit (void **slot, void *info)$/;"	f	file:
process_skeletonless_type_units	gdb/dwarf2read.c	/^process_skeletonless_type_units (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
process_stop_reply	gdb/remote.c	/^remote_target::process_stop_reply (struct stop_reply *stop_reply,$/;"	f	class:remote_target
process_stratum	gdb/target.h	/^    process_stratum,		\/* Executing processes or core dump files *\/$/;"	e	enum:strata
process_structure_scope	gdb/dwarf2read.c	/^process_structure_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
process_stub	sim/mcore/interp.c	/^process_stub (SIM_DESC sd, SIM_CPU *cpu, int what)$/;"	f	file:
process_stubs	bfd/elf32-spu.c	/^process_stubs (struct bfd_link_info *info, bfd_boolean build)$/;"	f	file:
process_tracepoint_on_disconnect	gdb/tracepoint.c	/^process_tracepoint_on_disconnect (void)$/;"	f	file:
process_vary	opcodes/opc2c.c	/^process_vary (char * line)$/;"	f	file:
process_vary	sim/m32c/opc2c.c	/^process_vary (char *line)$/;"	f	file:
process_wbat_addr	sim/sh/interp.c	/^process_wbat_addr (int addr, int value)$/;"	f	file:
process_wlat_addr	sim/sh/interp.c	/^process_wlat_addr (int addr, int value)$/;"	f	file:
process_wwat_addr	sim/sh/interp.c	/^process_wwat_addr (int addr, int value)$/;"	f	file:
process_xcoff_symbol	gdb/xcoffread.c	/^process_xcoff_symbol (struct coff_symbol *cs, struct objfile *objfile)$/;"	f	file:
processed	bfd/arc-got.h	/^  bfd_boolean processed;$/;"	m	struct:got_entry
processed	opcodes/aarch64-gen.c	/^  unsigned processed : 1;$/;"	m	struct:operand	file:
processing	sim/ppc/events.c	/^  int processing;$/;"	m	struct:_event_queue	file:
processing_acc_compilation	gdb/buildsym.h	/^EXTERN unsigned char processing_acc_compilation;$/;"	v
processing_argument_number	opcodes/cr16-dis.c	/^static int processing_argument_number;$/;"	v	file:
processing_argument_number	opcodes/crx-dis.c	/^static int processing_argument_number;$/;"	v	file:
processing_gcc_compilation	gdb/buildsym.h	/^EXTERN unsigned char processing_gcc_compilation;$/;"	v
processing_has_namespace_info	gdb/dwarf2read.c	/^  unsigned int processing_has_namespace_info : 1;$/;"	m	struct:dwarf2_cu	file:
processor	opcodes/mips-dis.c	/^  int processor;$/;"	m	struct:mips_arch_choice	file:
processor	sim/ppc/cpu.h	/^(cpu *processor);$/;"	v
processor	sim/ppc/hw_cpu.c	/^  cpu *processor;$/;"	m	struct:_hw_cpu_device	file:
processor	sim/ppc/interrupts.h	/^(cpu *processor);$/;"	v
processor_init_register	sim/ppc/hw_opic.c	/^  processor_init_register,$/;"	e	enum:__anon914	file:
processors	bfd/cpu-aarch64.c	/^processors[] =$/;"	v	typeref:struct:__anon1158	file:
processors	bfd/cpu-arm.c	/^processors[] =$/;"	v	typeref:struct:__anon1102	file:
processors	include/opcode/v850.h	/^  unsigned int processors;$/;"	m	struct:v850_opcode
processors	sim/igen/ld-insn.h	/^  filter *processors;$/;"	m	struct:_insn_entry
processors	sim/igen/ld-insn.h	/^  filter *processors;$/;"	m	struct:_model_table
processors	sim/ppc/psim.c	/^  cpu *processors[MAX_NR_PROCESSORS];$/;"	m	struct:_psim	file:
procfs_address_to_host_pointer	gdb/procfs.c	/^procfs_address_to_host_pointer (CORE_ADDR addr)$/;"	f	file:
procfs_breakpoint	gdb/nto-procfs.c	/^procfs_breakpoint (CORE_ADDR addr, int type, int size)$/;"	f	file:
procfs_corefile_thread_callback	gdb/procfs.c	/^procfs_corefile_thread_callback (procinfo *pi, procinfo *thread, void *data)$/;"	f	file:
procfs_corefile_thread_data	gdb/procfs.c	/^struct procfs_corefile_thread_data {$/;"	s	file:
procfs_ctl_t	gdb/proc-utils.h	/^typedef PROC_CTL_WORD_TYPE procfs_ctl_t;$/;"	t
procfs_ctl_t	gdb/proc-utils.h	/^typedef long procfs_ctl_t;$/;"	t
procfs_debug_inferior	gdb/procfs.c	/^procfs_debug_inferior (procinfo *pi)$/;"	f	file:
procfs_do_thread_registers	gdb/procfs.c	/^procfs_do_thread_registers (bfd *obfd, ptid_t ptid,$/;"	f	file:
procfs_file	gdb/proc-api.c	/^static FILE *procfs_file     = NULL;$/;"	v	file:
procfs_filename	gdb/proc-api.c	/^static char *procfs_filename;$/;"	v	file:
procfs_find_LDT_entry	gdb/procfs.c	/^procfs_find_LDT_entry (ptid_t ptid)$/;"	f
procfs_first_available	gdb/procfs.c	/^procfs_first_available (void)$/;"	f
procfs_hw_watchpoint	gdb/nto-procfs.c	/^procfs_hw_watchpoint (int addr, int len, enum target_hw_bp_type type)$/;"	f	file:
procfs_inferior_created	gdb/procfs.c	/^procfs_inferior_created (struct target_ops *ops, int from_tty)$/;"	f	file:
procfs_init_inferior	gdb/procfs.c	/^procfs_init_inferior (struct target_ops *ops, int pid)$/;"	f	file:
procfs_is_nto_target	gdb/nto-procfs.c	/^procfs_is_nto_target (bfd *abfd)$/;"	f	file:
procfs_meminfo	gdb/nto-procfs.c	/^procfs_meminfo (const char *args, int from_tty)$/;"	f	file:
procfs_note	gdb/proc-api.c	/^procfs_note (const char *msg, const char *file, int line)$/;"	f
procfs_notice_thread	gdb/procfs.c	/^procfs_notice_thread (procinfo *pi, procinfo *thread, void *ptr)$/;"	f	file:
procfs_pidlist	gdb/nto-procfs.c	/^procfs_pidlist (const char *args, int from_tty)$/;"	f	file:
procfs_set_exec_trap	gdb/procfs.c	/^procfs_set_exec_trap (void)$/;"	f	file:
procfs_set_thread	gdb/nto-procfs.c	/^procfs_set_thread (ptid_t ptid)$/;"	f	file:
procfs_set_watchpoint	gdb/procfs.c	/^procfs_set_watchpoint (ptid_t ptid, CORE_ADDR addr, int len, int rwflag,$/;"	f	file:
procfs_trace	gdb/proc-api.c	/^static int   procfs_trace    = 0;$/;"	v	file:
procfs_xfer_auxv	gdb/auxv.c	/^procfs_xfer_auxv (gdb_byte *readbuf,$/;"	f	file:
procfs_xfer_memory	gdb/nto-procfs.c	/^procfs_xfer_memory (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
procfs_xfer_memory	gdb/procfs.c	/^procfs_xfer_memory (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
procinfo	gdb/procfs.c	/^typedef struct procinfo {$/;"	s	file:
procinfo	gdb/procfs.c	/^} procinfo;$/;"	t	typeref:struct:procinfo	file:
procinfo_list	gdb/procfs.c	/^static procinfo *procinfo_list;$/;"	v	file:
proctypevec	libiberty/cplus-dem.c	/^  int *proctypevec;     \/* Indices of currently processed remembered typevecs.  *\/$/;"	m	struct:work_stuff	file:
proctypevec_size	libiberty/cplus-dem.c	/^  int proctypevec_size;$/;"	m	struct:work_stuff	file:
produced	gdb/ax.h	/^    int consumed, produced;$/;"	m	struct:aop_map
producer	gdb/buildsym.c	/^  const char *producer;$/;"	m	struct:buildsym_compunit	file:
producer	gdb/dwarf2read.c	/^  const char *producer = nullptr;$/;"	m	struct:dwarf2_cu	file:
producer	gdb/symtab.h	/^  const char *producer;$/;"	m	struct:compunit_symtab
producer_is_gcc	gdb/producer.c	/^producer_is_gcc (const char *producer, int *major, int *minor)$/;"	f
producer_is_gcc_ge_4	gdb/producer.c	/^producer_is_gcc_ge_4 (const char *producer)$/;"	f
producer_is_gcc_lt_4_3	gdb/dwarf2read.c	/^  unsigned int producer_is_gcc_lt_4_3 : 1;$/;"	m	struct:dwarf2_cu	file:
producer_is_gcc_lt_4_3	gdb/dwarf2read.c	/^producer_is_gcc_lt_4_3 (struct dwarf2_cu *cu)$/;"	f	file:
producer_is_gxx_lt_4_6	gdb/dwarf2read.c	/^  unsigned int producer_is_gxx_lt_4_6 : 1;$/;"	m	struct:dwarf2_cu	file:
producer_is_gxx_lt_4_6	gdb/dwarf2read.c	/^producer_is_gxx_lt_4_6 (struct dwarf2_cu *cu)$/;"	f	file:
producer_is_icc	gdb/producer.c	/^producer_is_icc (const char *producer, int *major, int *minor)$/;"	f
producer_is_icc_lt_14	gdb/dwarf2read.c	/^  unsigned int producer_is_icc_lt_14 : 1;$/;"	m	struct:dwarf2_cu	file:
producer_is_icc_lt_14	gdb/dwarf2read.c	/^producer_is_icc_lt_14 (struct dwarf2_cu *cu)$/;"	f	file:
producer_is_realview	gdb/symtab.c	/^producer_is_realview (const char *producer)$/;"	f
product_id	include/som/aout.h	/^  unsigned char product_id[4];$/;"	m	struct:som_external_compilation_unit
product_id	include/som/internal.h	/^  struct som_name_pt product_id;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_name_pt
prof	include/coff/sym.h	/^	unsigned prof : 1;	\/* true if compiled with -pg *\/$/;"	m	struct:pdr
profile	sim/sh/sim-main.h	/^    int profile;$/;"	m	struct:__anon488::__anon489
profile_any_p	sim/common/sim-profile.h	/^  char profile_any_p;$/;"	m	struct:__anon655
profile_data	sim/common/sim-cpu.h	/^  PROFILE_DATA profile_data;$/;"	m	struct:__anon687
profile_file	sim/common/sim-profile.h	/^  FILE *profile_file;$/;"	m	struct:__anon655
profile_file	sim/sh/interp.c	/^static FILE *profile_file;$/;"	v	file:
profile_flags	sim/common/sim-profile.h	/^  char profile_flags[MAX_PROFILE_VALUES];$/;"	m	struct:__anon655
profile_hist	sim/sh/sim-main.h	/^    unsigned short *profile_hist;$/;"	m	struct:__anon488::__anon489
profile_info	sim/common/sim-profile.c	/^profile_info (SIM_DESC sd, int verbose)$/;"	f	file:
profile_init	sim/common/sim-profile.c	/^profile_init (SIM_DESC sd)$/;"	f	file:
profile_init	sim/common/sim-profile.c	/^static MODULE_INIT_FN profile_init;$/;"	v	file:
profile_insn_init	sim/common/sim-profile.c	/^profile_insn_init (SIM_DESC sd)$/;"	f	file:
profile_install	sim/common/sim-profile.c	/^profile_install (SIM_DESC sd)$/;"	f
profile_install	sim/common/sim-profile.h	/^MODULE_INSTALL_FN profile_install;$/;"	v
profile_option_handler	sim/common/sim-profile.c	/^profile_option_handler (SIM_DESC sd,$/;"	f	file:
profile_options	sim/common/sim-profile.c	/^static const OPTION profile_options[] = {$/;"	v	file:
profile_p	sim/cris/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/cris/cpuv10.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/cris/cpuv32.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/frv/cpu.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/frv/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/iq2000/cpu.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/iq2000/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/lm32/cpu.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/lm32/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/m32r/cpu.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/m32r/cpu2.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/m32r/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/m32r/cpux.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/or1k/cpu.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/or1k/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/sh64/cpuall.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/sh64/defs-compact.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_p	sim/sh64/defs-media.h	/^  char profile_p;$/;"	m	struct:argbuf
profile_pc_cleanup	sim/common/sim-profile.c	/^profile_pc_cleanup (SIM_DESC sd)$/;"	f	file:
profile_pc_count	sim/common/sim-profile.h	/^  unsigned *profile_pc_count;$/;"	m	struct:__anon655
profile_pc_end	sim/common/sim-profile.h	/^  address_word profile_pc_end;$/;"	m	struct:__anon655
profile_pc_event	sim/common/sim-profile.c	/^profile_pc_event (SIM_DESC sd,$/;"	f	file:
profile_pc_event	sim/common/sim-profile.h	/^  sim_event *profile_pc_event;$/;"	m	struct:__anon655
profile_pc_freq	sim/common/sim-profile.h	/^  unsigned int profile_pc_freq;$/;"	m	struct:__anon655
profile_pc_init	sim/common/sim-profile.c	/^profile_pc_init (SIM_DESC sd)$/;"	f	file:
profile_pc_nr_buckets	sim/common/sim-profile.h	/^  unsigned int profile_pc_nr_buckets;$/;"	m	struct:__anon655
profile_pc_shift	sim/common/sim-profile.h	/^  unsigned profile_pc_shift;$/;"	m	struct:__anon655
profile_pc_start	sim/common/sim-profile.h	/^  address_word profile_pc_start;$/;"	m	struct:__anon655
profile_pc_uninstall	sim/common/sim-profile.c	/^profile_pc_uninstall (SIM_DESC sd)$/;"	f	file:
profile_print_addr_ranges	sim/common/sim-profile.c	/^profile_print_addr_ranges (sim_cpu *cpu)$/;"	f	file:
profile_print_core	sim/common/sim-profile.c	/^profile_print_core (sim_cpu *cpu, int verbose)$/;"	f	file:
profile_print_insn	sim/common/sim-profile.c	/^profile_print_insn (sim_cpu *cpu, int verbose)$/;"	f	file:
profile_print_memory	sim/common/sim-profile.c	/^profile_print_memory (sim_cpu *cpu, int verbose)$/;"	f	file:
profile_print_model	sim/common/sim-profile.c	/^profile_print_model (sim_cpu *cpu, int verbose)$/;"	f	file:
profile_print_pc	sim/common/sim-profile.c	/^profile_print_pc (sim_cpu *cpu, int verbose)$/;"	f	file:
profile_print_speed	sim/common/sim-profile.c	/^profile_print_speed (sim_cpu *cpu)$/;"	f	file:
profile_printf	sim/common/sim-profile.c	/^profile_printf (SIM_DESC sd, sim_cpu *cpu, const char *fmt, ...)$/;"	f	file:
profile_state	sim/frv/sim-main.h	/^  FRV_PROFILE_STATE profile_state;$/;"	m	struct:_sim_cpu
profile_uninstall	sim/common/sim-profile.c	/^profile_uninstall (SIM_DESC sd)$/;"	f	file:
profile_uninstall	sim/common/sim-profile.c	/^static MODULE_UNINSTALL_FN profile_uninstall;$/;"	v	file:
profile_vprintf	sim/common/sim-profile.c	/^profile_vprintf (SIM_DESC sd, sim_cpu *cpu, const char *fmt, va_list ap)$/;"	f	file:
profiling_state	gdb/maint.c	/^static int profiling_state;$/;"	v	file:
prog	gdb/testsuite/gdb.fortran/printing-types.f90	/^progr/;"	p
prog	zlib/contrib/untgz/untgz.c	/^char *prog;$/;"	v
prog	zlib/minigzip.c	/^char *prog;$/;"	v
prog	zlib/test/minigzip.c	/^static char *prog;$/;"	v	file:
prog32Sig	sim/arm/armdefs.h	/^  unsigned prog32Sig;$/;"	m	struct:ARMul_State
prog_argv	sim/common/sim-base.h	/^  char **prog_argv;$/;"	m	struct:__anon638
prog_bfd	sim/common/sim-base.h	/^  struct bfd *prog_bfd;$/;"	m	struct:__anon638	typeref:struct:__anon638::bfd
prog_has_started	gdb/go32-nat.c	/^static int prog_has_started = 0;$/;"	v	file:
prog_start	sim/testsuite/sim/bfin/pushpopreg_1.s	/^prog_start:$/;"	l
prog_syms	sim/common/sim-base.h	/^  struct bfd_symbol **prog_syms;$/;"	m	struct:__anon638	typeref:struct:__anon638::bfd_symbol
prog_syms_count	sim/common/sim-base.h	/^  long prog_syms_count;$/;"	m	struct:__anon638
progbounds	sim/cris/sim-if.c	/^struct progbounds {$/;"	s	file:
progname	readline/examples/fileman.c	/^char *progname;$/;"	v
progname	readline/examples/rl.c	/^static char *progname;$/;"	v	file:
progname	readline/examples/rlcat.c	/^static char *progname;$/;"	v	file:
progname	readline/examples/rlevent.c	/^static char *progname;$/;"	v	file:
progname	sim/cris/rvdummy.c	/^char *progname = "(unknown)";$/;"	v
program	bfd/elf-bfd.h	/^  char* program;$/;"	m	struct:core_elf_obj_tdata
program	sim/igen/lf.c	/^  const char *program;$/;"	m	struct:_lf	file:
program	sim/ppc/lf.c	/^  const char *program;$/;"	m	struct:_lf	file:
program_args	gdb/gdbserver/server.c	/^static std::vector<char *> program_args;$/;"	m	class:std	file:
program_breakpoint_here_p	gdb/breakpoint.c	/^program_breakpoint_here_p (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f
program_counter	sim/ppc/cpu.c	/^  unsigned_word program_counter;$/;"	m	struct:_cpu	file:
program_counter	sim/ppc/psim.h	/^  unsigned_word program_counter;$/;"	m	struct:_psim_status
program_details	missing	/^program_details ()$/;"	f
program_finish_time	sim/ppc/hw_eeprom.c	/^  signed64 program_finish_time;$/;"	m	struct:_hw_eeprom_device	file:
program_header_size	bfd/elf-bfd.h	/^  bfd_size_type program_header_size;$/;"	m	struct:output_elf_obj_tdata
program_interrupt	sim/mn10300/interp.c	/^program_interrupt (SIM_DESC sd,$/;"	f
program_interrupt	sim/ppc/interrupts.c	/^program_interrupt(cpu *processor,$/;"	f
program_interrupt_reasons	sim/ppc/interrupts.h	/^} program_interrupt_reasons;$/;"	t	typeref:enum:__anon956
program_loaded	gdb/remote-sim.c	/^  int program_loaded;$/;"	m	struct:sim_inferior_data	file:
program_name	gdb/gnulib/import/error.c	118;"	d	file:
program_name	gdb/gnulib/import/error.c	68;"	d	file:
program_name	libiberty/cp-demangle.c	/^const char* program_name;$/;"	v
program_name	libiberty/testsuite/demangler-fuzzer.c	/^static char *program_name;$/;"	v	file:
program_name	opcodes/aarch64-gen.c	/^static const char * program_name = NULL;$/;"	v	file:
program_name	opcodes/i386-gen.c	/^static const char *program_name = NULL;$/;"	v	file:
program_name	opcodes/ia64-gen.c	/^const char * program_name = NULL;$/;"	v
program_path	gdb/gdbserver/server.c	/^} program_path;$/;"	v	typeref:struct:__anon1855	file:
program_signals	gdb/gdbserver/server.h	/^  int program_signals[GDB_SIGNAL_LAST];$/;"	m	struct:client_state
program_signals	gdb/remote.c	/^remote_target::program_signals (int numsigs, unsigned char *signals)$/;"	f	class:remote_target
program_signals	gdb/target-delegates.c	/^debug_target::program_signals (int arg0, unsigned char * arg1)$/;"	f	class:debug_target
program_signals	gdb/target-delegates.c	/^dummy_target::program_signals (int arg0, unsigned char * arg1)$/;"	f	class:dummy_target
program_signals	gdb/target-delegates.c	/^target_ops::program_signals (int arg0, unsigned char * arg1)$/;"	f	class:target_ops
program_signals_p	gdb/gdbserver/server.h	/^  int program_signals_p = 0;$/;"	m	struct:client_state
program_space	gdb/linespec.c	/^  struct program_space *program_space;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::program_space	file:
program_space	gdb/progspace.c	/^program_space::program_space (address_space *aspace_)$/;"	f	class:program_space
program_space	gdb/progspace.h	/^DECLARE_REGISTRY (program_space);$/;"	v
program_space	gdb/progspace.h	/^struct program_space$/;"	s
program_space_empty_p	gdb/progspace.c	/^program_space_empty_p (struct program_space *pspace)$/;"	f
program_spaces	gdb/progspace.c	/^struct program_space *program_spaces;$/;"	v	typeref:struct:program_space
program_start_time	sim/ppc/hw_eeprom.c	/^  signed64 program_start_time;$/;"	m	struct:_hw_eeprom_device	file:
progress	gdb/guile/scm-iterator.c	/^  SCM progress;$/;"	m	struct:_iterator_smob	file:
progress_data	gdb/symfile.c	/^  struct load_progress_data *progress_data;$/;"	m	struct:load_section_data	typeref:struct:load_section_data::load_progress_data	file:
prohibit_multiple_definition_absolute	include/bfdlink.h	/^  unsigned int prohibit_multiple_definition_absolute: 1;$/;"	m	struct:bfd_link_info
prologue	gdb/m68hc11-tdep.c	/^    struct insn_sequence *prologue;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::insn_sequence	file:
prologue_cache	gdb/frame.c	/^  void *prologue_cache;$/;"	m	struct:frame_info	file:
prologue_end	gdb/m32c-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:m32c_prologue	file:
prologue_end	gdb/mep-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:mep_prologue	file:
prologue_end	gdb/mn10300-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:mn10300_prologue	file:
prologue_end	gdb/msp430-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:msp430_prologue	file:
prologue_end	gdb/rl78-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:rl78_prologue	file:
prologue_end	gdb/rx-tdep.c	/^  CORE_ADDR prologue_end;$/;"	m	struct:rx_prologue	file:
prologue_first_frame	gdb/m32c-tdep.c	/^  prologue_first_frame$/;"	e	enum:m32c_prologue_kind	file:
prologue_inst_adjust_sp	gdb/hppa-tdep.c	/^prologue_inst_adjust_sp (unsigned long inst)$/;"	f	file:
prologue_length	bfd/dwarf2.c	/^  bfd_vma prologue_length;$/;"	m	struct:line_head	file:
prologue_offset	include/coff/pe.h	/^  bfd_vma prologue_offset;$/;"	m	struct:pex64_unwind_code
prologue_sans_frame_ptr	gdb/m32c-tdep.c	/^  prologue_sans_frame_ptr,$/;"	e	enum:m32c_prologue_kind	file:
prologue_type	gdb/avr-tdep.c	/^  int prologue_type;$/;"	m	struct:avr_unwind_cache	file:
prologue_type	gdb/m68hc11-tdep.c	/^  int prologue_type;$/;"	m	struct:m68hc11_unwind_cache	file:
prologue_value	gdb/prologue-value.h	/^struct prologue_value {$/;"	s
prologue_value_kind	gdb/prologue-value.h	/^enum prologue_value_kind$/;"	g
prologue_with_frame_ptr	gdb/m32c-tdep.c	/^  prologue_with_frame_ptr,$/;"	e	enum:m32c_prologue_kind	file:
prompt	readline/examples/excallback.c	/^int prompt = 1;$/;"	v
prompt	readline/readline.h	/^  char *prompt;$/;"	m	struct:readline_state
prompt_	readline/examples/readlinebuf.h	/^	const char* prompt_;$/;"	m	class:readlinebuf
prompt_buf	readline/examples/excallback.c	/^char prompt_buf[40], line_buf[256];$/;"	v
prompt_for_continue	gdb/utils.c	/^prompt_for_continue (void)$/;"	f	file:
prompt_for_continue_wait_time	gdb/utils.c	/^static std::chrono::steady_clock::duration prompt_for_continue_wait_time;$/;"	v	file:
prompt_help	gdb/python/lib/gdb/prompt.py	/^def prompt_help():$/;"	f
prompt_hook	gdb/python/lib/gdb/__init__.py	/^prompt_hook = None$/;"	v
prompt_invis_chars_first_line	readline/display.c	/^static int prompt_invis_chars_first_line;$/;"	v	file:
prompt_last_invisible	readline/display.c	/^static int prompt_last_invisible;$/;"	v	file:
prompt_last_screen_line	readline/display.c	/^static int prompt_last_screen_line;$/;"	v	file:
prompt_multibyte_chars	readline/display.c	/^static int prompt_multibyte_chars;$/;"	v	file:
prompt_physical_chars	readline/display.c	/^static int prompt_physical_chars;$/;"	v	file:
prompt_prefix_length	readline/display.c	/^static int prompt_visible_length, prompt_prefix_length;$/;"	v	file:
prompt_state	gdb/top.h	/^  enum prompt_state prompt_state;$/;"	m	struct:ui	typeref:enum:ui::prompt_state
prompt_state	gdb/top.h	/^enum prompt_state$/;"	g
prompt_substitutions	gdb/python/lib/gdb/prompt.py	/^prompt_substitutions = {$/;"	v
prompt_visible_length	readline/display.c	/^static int prompt_visible_length, prompt_prefix_length;$/;"	v	file:
prop	gdb/gdbtypes.h	/^  struct dynamic_prop prop;$/;"	m	struct:dynamic_prop_list	typeref:struct:dynamic_prop_list::dynamic_prop
prop_kind	gdb/gdbtypes.h	/^  enum dynamic_prop_node_kind prop_kind;$/;"	m	struct:dynamic_prop_list	typeref:enum:dynamic_prop_list::dynamic_prop_node_kind
propagate	gdb/unittests/optional/cons/value.cc	/^  bool propagate;$/;"	m	struct:cons_value::throwing_construction	file:
propagate_sigwinch	readline/examples/rlfe/rlfe.c	/^volatile int propagate_sigwinch = 0;$/;"	v
properties	bfd/elf-bfd.h	/^  elf_property_list *properties;$/;"	m	struct:elf_obj_tdata
properties	gdb/target-descriptions.c	/^  std::vector<property> properties;$/;"	m	struct:tdesc_element	file:
properties	sim/ppc/device.c	/^  device_property_entry *properties;$/;"	m	struct:_device	file:
properties_of_hw	sim/common/hw-device.h	/^  struct hw_property_data *properties_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw_property_data
property	bfd/elf-bfd.h	/^  struct elf_property property;$/;"	m	struct:elf_property_list	typeref:struct:elf_property_list::elf_property
property	gdb/target-descriptions.c	/^  property (const std::string &key_, const std::string &value_)$/;"	f	struct:property
property	gdb/target-descriptions.c	/^struct property$/;"	s	file:
property	sim/common/hw-properties.c	/^  struct hw_property *property;$/;"	m	struct:hw_property_data	typeref:struct:hw_property_data::hw_property	file:
property	sim/common/hw-tree.c	/^  char *property;$/;"	m	struct:_name_specifier	file:
property	sim/ppc/tree.c	/^  char *property;$/;"	m	struct:_name_specifier	file:
property_addr_info	gdb/dwarf2loc.h	/^struct property_addr_info$/;"	s
property_attributes	gdb/memory-map.c	/^const struct gdb_xml_attribute property_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
property_corrupt	bfd/elf-bfd.h	/^    property_corrupt,$/;"	e	enum:elf_property_kind
property_ignored	bfd/elf-bfd.h	/^    property_ignored,$/;"	e	enum:elf_property_kind
property_name	gdb/memory-map.c	/^  std::string property_name;$/;"	m	struct:memory_map_parsing_data	file:
property_name	gdb/osdata.c	/^  std::string property_name;$/;"	m	struct:osdata_parsing_data	file:
property_number	bfd/elf-bfd.h	/^    property_number$/;"	e	enum:elf_property_kind
property_remove	bfd/elf-bfd.h	/^    property_remove,$/;"	e	enum:elf_property_kind
property_table_compare	bfd/elf32-xtensa.c	/^property_table_compare (const void *ap, const void *bp)$/;"	f	file:
property_table_entry	include/elf/xtensa.h	/^} property_table_entry;$/;"	t	typeref:struct:property_table_entry_t
property_table_entry_t	include/elf/xtensa.h	/^typedef struct property_table_entry_t$/;"	s
property_table_matches	bfd/elf32-xtensa.c	/^property_table_matches (const void *ap, const void *bp)$/;"	f	file:
property_unknown	bfd/elf-bfd.h	/^    property_unknown = 0,$/;"	e	enum:elf_property_kind
proposed_action	bfd/elf32-xtensa.c	/^typedef struct proposed_action_struct proposed_action;$/;"	t	typeref:struct:proposed_action_struct	file:
proposed_action_struct	bfd/elf32-xtensa.c	/^struct proposed_action_struct$/;"	s	file:
prospective_options	gdb/disasm.c	/^static char *prospective_options = NULL;$/;"	v	file:
prot	gdb/stubs/ia64vms-stub.c	/^  unsigned short prot;$/;"	m	struct:sockchar	file:
prot	include/opcode/tic6x.h	/^  bfd_boolean prot;$/;"	m	struct:__anon1322
protect_end	libiberty/testsuite/test-demangle.c	/^protect_end (const char * s)$/;"	f	file:
protect_html	readline/doc/texi2html	/^sub protect_html {$/;"	s
protect_texi	readline/doc/texi2html	/^sub protect_texi {$/;"	s
protected	gdb/dwarf2read.c	/^protected:$/;"	m	struct:mapped_index_base	file:
protected_c	gdb/testsuite/gdb.cp/classes.cc	/^protected_class protected_c;$/;"	v
protected_c	gdb/testsuite/gdb.cp/misc.cc	/^protected_class protected_c;$/;"	v
protected_class	gdb/testsuite/gdb.cp/classes.cc	/^class protected_class {$/;"	c	file:
protected_class	gdb/testsuite/gdb.cp/misc.cc	/^class protected_class {$/;"	c	file:
protected_def	bfd/elf-bfd.h	/^  unsigned int protected_def : 1;$/;"	m	struct:elf_link_hash_entry
protected_field	gdb/c-varobj.c	/^enum accessibility { private_field, protected_field, public_field };$/;"	e	enum:accessibility	file:
protected_field_bits	gdb/gdbtypes.h	/^    B_TYPE *protected_field_bits;$/;"	m	struct:cplus_struct_type
protected_int	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int protected_int;$/;"	t	class:class_with_typedefs	file:
protected_int_	gdb/testsuite/gdb.cp/classes.cc	/^  protected_int protected_int_;$/;"	m	class:class_with_typedefs	file:
protected_s	gdb/testsuite/gdb.cp/classes.cc	/^protected_struct protected_s;$/;"	v
protected_s	gdb/testsuite/gdb.cp/misc.cc	/^protected_struct protected_s;$/;"	v
protected_struct	gdb/testsuite/gdb.cp/classes.cc	/^struct protected_struct {$/;"	s	file:
protected_struct	gdb/testsuite/gdb.cp/misc.cc	/^struct protected_struct {$/;"	s	file:
protection	gdb/gnu-nat.c	/^  vm_prot_t protection;$/;"	m	struct:vm_region_list	file:
protection	sim/ppc/vm.c	/^  int protection;$/;"	m	struct:_om_page_tlb_entry	file:
protection_bits	sim/ppc/vm.c	/^  int protection_bits;$/;"	m	struct:_om_bat	file:
protection_violation_storage_interrupt	sim/ppc/interrupts.h	/^  protection_violation_storage_interrupt,$/;"	e	enum:__anon955
protocol_feature	gdb/remote.c	/^struct protocol_feature$/;"	s	file:
protocols	gdb/objc-lang.c	/^  CORE_ADDR protocols;$/;"	m	struct:objc_class	file:
prototyped_function_p	gdb/dwarf2read.c	/^prototyped_function_p (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
prototypes	bfd/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	gdb/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	gdb/gdbserver/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	gdb/testsuite/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	intl/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	libdecnumber/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	libiberty/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	opcodes/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	readline/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	readline/examples/rlfe/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/aarch64/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/arm/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/avr/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/bfin/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/common/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/cr16/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/cris/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/d10v/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/erc32/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/frv/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/ft32/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/h8300/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/igen/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/iq2000/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/lm32/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/m32c/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/m32r/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/m68hc11/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/mcore/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/microblaze/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/mips/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/mn10300/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/moxie/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/msp430/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/or1k/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/ppc/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/rl78/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/rx/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/sh/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/sh64/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	sim/v850/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prototypes	zlib/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
proxy_origin	bfd/bfd-in2.h	/^  ufile_ptr proxy_origin;$/;"	m	struct:bfd
prp	include/opcode/cr16.h	/^  preg prp;$/;"	m	struct:__anon1331
prpsinfo32_t	bfd/hosts/x86-64linux.h	/^typedef struct elf_prpsinfo32 prpsinfo32_t;$/;"	t	typeref:struct:elf_prpsinfo32
prpsinfo64_t	bfd/hosts/x86-64linux.h	/^typedef struct elf_prpsinfo64 prpsinfo64_t;$/;"	t	typeref:struct:elf_prpsinfo64
prstatus	gdb/procfs.c	/^  pstatus_t prstatus;		\/* Current process status info *\/$/;"	m	struct:procinfo	file:
prstatus32_t	bfd/hosts/x86-64linux.h	/^typedef struct elf_prstatus32 prstatus32_t;$/;"	t	typeref:struct:elf_prstatus32
prstatus32_timeval	bfd/hosts/x86-64linux.h	/^struct prstatus32_timeval$/;"	s
prstatus64_t	bfd/hosts/x86-64linux.h	/^typedef struct elf_prstatus64 prstatus64_t;$/;"	t	typeref:struct:elf_prstatus64
prstatus64_timeval	bfd/hosts/x86-64linux.h	/^struct prstatus64_timeval$/;"	s
prstatusx32_t	bfd/hosts/x86-64linux.h	/^typedef struct elf_prstatusx32 prstatusx32_t;$/;"	t	typeref:struct:elf_prstatusx32
prt	opcodes/z80-dis.c	/^prt (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_cc	opcodes/z80-dis.c	/^prt_cc (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_d	opcodes/z80-dis.c	/^prt_d (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_d_n	opcodes/z80-dis.c	/^prt_d_n (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_e	opcodes/z80-dis.c	/^prt_e (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_n	opcodes/z80-dis.c	/^prt_n (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_nn	opcodes/z80-dis.c	/^prt_nn (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_r	opcodes/z80-dis.c	/^prt_r (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_rr	opcodes/z80-dis.c	/^prt_rr (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
prt_rr_nn	opcodes/z80-dis.c	/^prt_rr_nn (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
pru_disassemble	opcodes/pru-dis.c	/^pru_disassemble (bfd_vma address, unsigned long opcode,$/;"	f	file:
pru_elf32_bfd_reloc_name_lookup	bfd/elf32-pru.c	/^pru_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
pru_elf32_bfd_reloc_type_lookup	bfd/elf32-pru.c	/^pru_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
pru_elf32_do_ldi32_relocate	bfd/elf32-pru.c	/^pru_elf32_do_ldi32_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
pru_elf32_do_pmem_relocate	bfd/elf32-pru.c	/^pru_elf32_do_pmem_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
pru_elf32_do_s10_pcrel_relocate	bfd/elf32-pru.c	/^pru_elf32_do_s10_pcrel_relocate (bfd *input_bfd, reloc_howto_type *howto,$/;"	f	file:
pru_elf32_do_u8_pcrel_relocate	bfd/elf32-pru.c	/^pru_elf32_do_u8_pcrel_relocate (bfd *abfd, reloc_howto_type *howto,$/;"	f	file:
pru_elf32_info_to_howto	bfd/elf32-pru.c	/^pru_elf32_info_to_howto (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
pru_elf32_ldi32_relocate	bfd/elf32-pru.c	/^pru_elf32_ldi32_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
pru_elf32_link_hash_table_create	bfd/elf32-pru.c	/^pru_elf32_link_hash_table_create (bfd *abfd)$/;"	f	file:
pru_elf32_link_hash_table_free	bfd/elf32-pru.c	/^pru_elf32_link_hash_table_free (bfd *obfd)$/;"	f	file:
pru_elf32_pmem_relocate	bfd/elf32-pru.c	/^pru_elf32_pmem_relocate (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
pru_elf32_relax_section	bfd/elf32-pru.c	/^pru_elf32_relax_section (bfd * abfd, asection * sec,$/;"	f	file:
pru_elf32_relocate_section	bfd/elf32-pru.c	/^pru_elf32_relocate_section (bfd *output_bfd,$/;"	f	file:
pru_elf32_s10_pcrel_relocate	bfd/elf32-pru.c	/^pru_elf32_s10_pcrel_relocate (bfd *abfd, arelent *reloc_entry,$/;"	f	file:
pru_elf32_u8_pcrel_relocate	bfd/elf32-pru.c	/^pru_elf32_u8_pcrel_relocate (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
pru_elf_relax_delete_bytes	bfd/elf32-pru.c	/^pru_elf_relax_delete_bytes (bfd *abfd,$/;"	f	file:
pru_find_opcode	opcodes/pru-dis.c	/^pru_find_opcode (unsigned long opcode)$/;"	f
pru_instr_type	include/opcode/pru.h	/^enum pru_instr_type {$/;"	g
pru_num_regs	opcodes/pru-opc.c	/^const int pru_num_regs = PRU_NUM_REGS;$/;"	v
pru_opcode	include/opcode/pru.h	/^struct pru_opcode$/;"	s
pru_opcodes	opcodes/pru-opc.c	/^const struct pru_opcode pru_opcodes[] =$/;"	v	typeref:struct:pru_opcode
pru_print_insn_arg	opcodes/pru-dis.c	/^pru_print_insn_arg (const char *argptr,$/;"	f	file:
pru_print_insn_arg_reg	opcodes/pru-dis.c	/^pru_print_insn_arg_reg (unsigned int r, unsigned int sel,$/;"	f	file:
pru_reg	include/opcode/pru.h	/^struct pru_reg$/;"	s
pru_regs	opcodes/pru-opc.c	/^const struct pru_reg pru_regs[] = {$/;"	v	typeref:struct:pru_reg
pru_reloc_map	bfd/elf32-pru.c	/^static const struct elf_reloc_map pru_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
prui_adc	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_add	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_and	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_clr	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_halt	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_iloop	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_jal	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_jmp	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_lbbo	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_lbco	include/opcode/pru.h	/^    prui_sbbo, prui_lbco, prui_sbco$/;"	e	enum:pru_instr_type
prui_ldi	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_loop	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_lsl	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_lsr	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_max	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_min	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_not	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_or	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_qba	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_qbbc	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_qbbs	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_qbeq	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_qbge	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_qbgt	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_qble	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_qblt	include/opcode/pru.h	/^    prui_loop, prui_iloop, prui_qbgt, prui_qbge, prui_qblt, prui_qble,$/;"	e	enum:pru_instr_type
prui_qbne	include/opcode/pru.h	/^    prui_qbeq, prui_qbne, prui_qba, prui_qbbs, prui_qbbc, prui_lbbo,$/;"	e	enum:pru_instr_type
prui_rsb	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_rsc	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_sbbo	include/opcode/pru.h	/^    prui_sbbo, prui_lbco, prui_sbco$/;"	e	enum:pru_instr_type
prui_sbco	include/opcode/pru.h	/^    prui_sbbo, prui_lbco, prui_sbco$/;"	e	enum:pru_instr_type
prui_set	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_slp	include/opcode/pru.h	/^    prui_set, prui_not, prui_jmp, prui_jal, prui_ldi, prui_halt, prui_slp,$/;"	e	enum:pru_instr_type
prui_sub	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_suc	include/opcode/pru.h	/^    prui_add, prui_adc, prui_sub, prui_suc, prui_lsl, prui_lsr, prui_rsb,$/;"	e	enum:pru_instr_type
prui_sxchg	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prui_sxin	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prui_sxout	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prui_xchg	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prui_xin	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prui_xor	include/opcode/pru.h	/^    prui_rsc, prui_and, prui_or,  prui_xor, prui_min, prui_max, prui_clr,$/;"	e	enum:pru_instr_type
prui_xout	include/opcode/pru.h	/^    prui_xin, prui_xout, prui_xchg, prui_sxin, prui_sxout, prui_sxchg,$/;"	e	enum:pru_instr_type
prune_inferiors	gdb/inferior.c	/^prune_inferiors (void)$/;"	f
prune_threads	gdb/thread.c	/^prune_threads (void)$/;"	f
ps	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t ps;$/;"	m	struct:__anon1846
ps	gdb/contrib/cleanup_check.py	/^ps = CheckerPass(name = 'check-cleanups')$/;"	v
ps	gdb/testsuite/gdb.base/stap-probe.c	/^  const char *(*ps) (int);$/;"	m	struct:funcs	file:
ps	gdb/xtensa-tdep.c	/^  CORE_ADDR ps;		\/* The PS register of the previous (older) frame.  *\/$/;"	m	struct:xtensa_frame_cache	file:
ps	readline/text.c	/^static mbstate_t ps = {0};$/;"	v	file:
ps_addr_to_core_addr	gdb/proc-service.c	/^ps_addr_to_core_addr (psaddr_t addr)$/;"	f	file:
ps_get_thread_area	gdb/aarch64-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/amd64-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/arm-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-aarch64-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-arm-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-crisv32-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-m68k-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-mips-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-nios2-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-tic6x-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-x86-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/gdbserver/linux-xtensa-low.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/i386-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/m68k-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph, $/;"	f
ps_get_thread_area	gdb/mips-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_get_thread_area	gdb/xtensa-linux-nat.c	/^ps_get_thread_area (struct ps_prochandle *ph,$/;"	f
ps_getpid	gdb/gdbserver/proc-service.c	/^ps_getpid (gdb_ps_prochandle_t ph)$/;"	f
ps_getpid	gdb/proc-service.c	/^ps_getpid (struct ps_prochandle *ph)$/;"	f
ps_hash	opcodes/nios2-dis.c	/^  nios2_opcode_hash *ps_hash[OPCODE_HASH_SIZE];$/;"	m	struct:_nios2_disassembler_state	file:
ps_lcontinue	gdb/sol-thread.c	/^ps_lcontinue (struct ps_prochandle *ph, lwpid_t lwpid)$/;"	f
ps_lgetLDT	gdb/sol-thread.c	/^ps_lgetLDT (struct ps_prochandle *ph, lwpid_t lwpid,$/;"	f
ps_lgetfpregs	gdb/gdbserver/proc-service.c	/^ps_lgetfpregs (gdb_ps_prochandle_t ph, lwpid_t lwpid, prfpregset_t *fpregset)$/;"	f
ps_lgetfpregs	gdb/proc-service.c	/^ps_lgetfpregs (struct ps_prochandle *ph, lwpid_t lwpid, gdb_prfpregset_t *fpregset)$/;"	f
ps_lgetfpregs	gdb/sol-thread.c	/^ps_lgetfpregs (struct ps_prochandle *ph, lwpid_t lwpid,$/;"	f
ps_lgetregs	gdb/gdbserver/proc-service.c	/^ps_lgetregs (gdb_ps_prochandle_t ph, lwpid_t lwpid, prgregset_t gregset)$/;"	f
ps_lgetregs	gdb/proc-service.c	/^ps_lgetregs (struct ps_prochandle *ph, lwpid_t lwpid, prgregset_t gregset)$/;"	f
ps_lgetregs	gdb/sol-thread.c	/^ps_lgetregs (struct ps_prochandle *ph, lwpid_t lwpid, prgregset_t gregset)$/;"	f
ps_lgetxregs	gdb/sol-thread.c	/^ps_lgetxregs (struct ps_prochandle *ph, lwpid_t lwpid, caddr_t xregset)$/;"	f
ps_lgetxregsize	gdb/sol-thread.c	/^ps_lgetxregsize (struct ps_prochandle *ph, lwpid_t lwpid, int *xregsize)$/;"	f
ps_lower	sim/mips/cp1.c	/^ps_lower(sim_cpu *cpu,$/;"	f
ps_lsetfpregs	gdb/gdbserver/proc-service.c	/^ps_lsetfpregs (gdb_ps_prochandle_t ph, lwpid_t lwpid, const prfpregset_t *fpregset)$/;"	f
ps_lsetfpregs	gdb/proc-service.c	/^ps_lsetfpregs (struct ps_prochandle *ph, lwpid_t lwpid,$/;"	f
ps_lsetfpregs	gdb/sol-thread.c	/^ps_lsetfpregs (struct ps_prochandle *ph, lwpid_t lwpid,$/;"	f
ps_lsetregs	gdb/gdbserver/proc-service.c	/^ps_lsetregs (gdb_ps_prochandle_t ph, lwpid_t lwpid, const prgregset_t gregset)$/;"	f
ps_lsetregs	gdb/proc-service.c	/^ps_lsetregs (struct ps_prochandle *ph, lwpid_t lwpid, const prgregset_t gregset)$/;"	f
ps_lsetregs	gdb/sol-thread.c	/^ps_lsetregs (struct ps_prochandle *ph, lwpid_t lwpid,$/;"	f
ps_lsetxregs	gdb/sol-thread.c	/^ps_lsetxregs (struct ps_prochandle *ph, lwpid_t lwpid, caddr_t xregset)$/;"	f
ps_lstop	gdb/sol-thread.c	/^ps_lstop (struct ps_prochandle *ph, lwpid_t lwpid)$/;"	f
ps_offset	gdb/ppc-tdep.h	/^  int ps_offset;$/;"	m	struct:ppc_reg_offsets
ps_pcontinue	gdb/sol-thread.c	/^ps_pcontinue (struct ps_prochandle *ph)$/;"	f
ps_pdmodel	gdb/sol-thread.c	/^ps_pdmodel (struct ps_prochandle *ph, int *data_model)$/;"	f
ps_pdread	gdb/gdbserver/proc-service.c	/^ps_pdread (gdb_ps_prochandle_t ph, psaddr_t addr,$/;"	f
ps_pdread	gdb/proc-service.c	/^ps_pdread (struct ps_prochandle *ph, psaddr_t addr, void *buf, size_t size)$/;"	f
ps_pdread	gdb/sol-thread.c	/^ps_pdread (struct ps_prochandle *ph, psaddr_t addr, void *buf, size_t size)$/;"	f
ps_pdwrite	gdb/gdbserver/proc-service.c	/^ps_pdwrite (gdb_ps_prochandle_t ph, psaddr_t addr,$/;"	f
ps_pdwrite	gdb/proc-service.c	/^ps_pdwrite (struct ps_prochandle *ph, psaddr_t addr,$/;"	f
ps_pdwrite	gdb/sol-thread.c	/^ps_pdwrite (struct ps_prochandle *ph, psaddr_t addr,$/;"	f
ps_pglobal_lookup	gdb/gdbserver/proc-service.c	/^ps_pglobal_lookup (gdb_ps_prochandle_t ph, const char *obj,$/;"	f
ps_pglobal_lookup	gdb/proc-service.c	/^ps_pglobal_lookup (struct ps_prochandle *ph, const char *obj,$/;"	f
ps_pglobal_lookup	gdb/sol-thread.c	/^ps_pglobal_lookup (struct ps_prochandle *ph, const char *ld_object_name,$/;"	f
ps_plog	gdb/sol-thread.c	/^ps_plog (const char *fmt, ...)$/;"	f
ps_prochandle	gdb/gdb_proc_service.h	/^struct ps_prochandle$/;"	s
ps_prochandle	gdb/gdbserver/gdb_proc_service.h	/^struct ps_prochandle$/;"	s
ps_prochandle	gdb/sol-thread.c	/^struct ps_prochandle$/;"	s	file:
ps_pstop	gdb/sol-thread.c	/^ps_pstop (struct ps_prochandle *ph)$/;"	f
ps_ptread	gdb/sol-thread.c	/^ps_ptread (struct ps_prochandle *ph, psaddr_t addr, void *buf, size_t size)$/;"	f
ps_ptwrite	gdb/sol-thread.c	/^ps_ptwrite (struct ps_prochandle *ph, psaddr_t addr,$/;"	f
ps_regnum	gdb/gdbarch.c	/^  int ps_regnum;$/;"	m	struct:gdbarch	file:
ps_regnum	gdb/xtensa-tdep.h	/^  int ps_regnum;		\/* Register number for PS.  *\/$/;"	m	struct:gdbarch_tdep
ps_upper	sim/mips/cp1.c	/^ps_upper(sim_cpu *cpu,$/;"	f
ps_xfer_memory	gdb/proc-service.c	/^ps_xfer_memory (const struct ps_prochandle *ph, psaddr_t addr,$/;"	f	file:
psecinfo	bfd/merge.c	/^  void **psecinfo;$/;"	m	struct:sec_merge_sec_info	file:
psect_count	include/vms/dmt.h	/^  unsigned char psect_count[2];$/;"	m	struct:vms_dmt_header
pseudo	gdb/mep-tdep.c	/^  int pseudo;$/;"	m	struct:mep_csr_register	file:
pseudo_from_raw_register	gdb/h8300-tdep.c	/^pseudo_from_raw_register (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
pseudo_line	sim/igen/table.c	/^  line_ref pseudo_line;$/;"	m	struct:_open_table	file:
pseudo_opcode_p	include/opcode/aarch64.h	/^pseudo_opcode_p (const aarch64_opcode *opcode)$/;"	f
pseudo_register_name	gdb/target-descriptions.c	/^  gdbarch_register_name_ftype *pseudo_register_name = NULL;$/;"	m	struct:tdesc_arch_data	file:
pseudo_register_read	gdb/gdbarch.c	/^  gdbarch_pseudo_register_read_ftype *pseudo_register_read;$/;"	m	struct:gdbarch	file:
pseudo_register_read_portions	gdb/sh-tdep.c	/^pseudo_register_read_portions (struct gdbarch *gdbarch,$/;"	f	file:
pseudo_register_read_value	gdb/gdbarch.c	/^  gdbarch_pseudo_register_read_value_ftype *pseudo_register_read_value;$/;"	m	struct:gdbarch	file:
pseudo_register_reggroup_p	gdb/target-descriptions.c	/^  gdbarch_register_reggroup_p_ftype *pseudo_register_reggroup_p = NULL;$/;"	m	struct:tdesc_arch_data	file:
pseudo_register_type	gdb/target-descriptions.c	/^  gdbarch_register_type_ftype *pseudo_register_type = NULL;$/;"	m	struct:tdesc_arch_data	file:
pseudo_register_write	gdb/gdbarch.c	/^  gdbarch_pseudo_register_write_ftype *pseudo_register_write;$/;"	m	struct:gdbarch	file:
pseudo_regs	gdb/ia64-tdep.c	/^enum pseudo_regs { FIRST_PSEUDO_REGNUM = NUM_IA64_RAW_REGS,$/;"	g	file:
psha_imm	sim/testsuite/sim/sh/pshai.s	/^psha_imm:			! shift arithmetic, immediate operand$/;"	l
psha_reg	sim/testsuite/sim/sh/pshar.s	/^psha_reg:			! shift arithmetic, register operand$/;"	l
pshl_imm	sim/testsuite/sim/sh/pshli.s	/^pshl_imm:			! shift logical, immediate operand$/;"	l
pshl_reg	sim/testsuite/sim/sh/pshlr.s	/^pshl_reg:			! shift arithmetic, register operand$/;"	l
psignal	libiberty/strsignal.c	/^psignal (int signo, char *message)$/;"	f
psim	sim/ppc/basics.h	/^typedef struct _psim psim;$/;"	t	typeref:struct:_psim
psim_clear_halt_and_restart	sim/ppc/psim.c	/^psim_clear_halt_and_restart(psim *system)$/;"	f
psim_command	sim/ppc/psim.c	/^psim_command(device *root,$/;"	f
psim_cpu	sim/ppc/psim.c	/^psim_cpu(psim *system,$/;"	f
psim_create	sim/ppc/psim.c	/^psim_create(const char *file_name,$/;"	f
psim_device	sim/ppc/psim.c	/^psim_device(psim *system,$/;"	f
psim_event_queue	sim/ppc/psim.c	/^psim_event_queue(psim *system)$/;"	f
psim_halt	sim/ppc/psim.c	/^psim_halt(psim *system,$/;"	f
psim_init	sim/ppc/psim.c	/^psim_init(psim *system)$/;"	f
psim_last_cpu	sim/ppc/psim.c	/^psim_last_cpu(psim *system)$/;"	f
psim_max_iterations_exceeded	sim/ppc/psim.c	/^psim_max_iterations_exceeded(void *data)$/;"	f
psim_merge_device_file	sim/ppc/psim.c	/^psim_merge_device_file(device *root,$/;"	f
psim_nr_cpus	sim/ppc/psim.c	/^psim_nr_cpus(psim *system)$/;"	f
psim_options	sim/ppc/psim.c	/^psim_options(device *root,$/;"	f
psim_print_info	sim/ppc/psim.c	/^psim_print_info(psim *system,$/;"	f
psim_read_memory	sim/ppc/psim.c	/^psim_read_memory(psim *system,$/;"	f
psim_read_register	sim/ppc/psim.c	/^psim_read_register(psim *system,$/;"	f
psim_restart	sim/ppc/psim.c	/^psim_restart(psim *system,$/;"	f
psim_run	sim/ppc/psim.c	/^psim_run(psim *system)$/;"	f
psim_set_halt_and_restart	sim/ppc/psim.c	/^psim_set_halt_and_restart(psim *system,$/;"	f
psim_stack	sim/ppc/psim.c	/^psim_stack(psim *system,$/;"	f
psim_status	sim/ppc/psim.h	/^} psim_status;$/;"	t	typeref:struct:_psim_status
psim_step	sim/ppc/psim.c	/^psim_step(psim *system)$/;"	f
psim_stop	sim/ppc/psim.c	/^psim_stop(psim *system)$/;"	f
psim_tree	sim/ppc/psim.c	/^psim_tree(void)$/;"	f
psim_usage	sim/ppc/psim.c	/^psim_usage (int verbose, int help, SIM_OPEN_KIND kind)$/;"	f
psim_write_memory	sim/ppc/psim.c	/^psim_write_memory(psim *system,$/;"	f
psim_write_register	sim/ppc/psim.c	/^psim_write_register(psim *system,$/;"	f
psindx	include/vms/eeom.h	/^  unsigned char psindx[4];$/;"	m	struct:vms_eeom
psindx	include/vms/egst.h	/^  unsigned char psindx[4];$/;"	m	struct:vms_egst
psindx	include/vms/esdf.h	/^  unsigned char psindx[4];$/;"	m	struct:vms_esdf
psindx	include/vms/esdfm.h	/^  unsigned char psindx[4];$/;"	m	struct:vms_esdfm
psindx	include/vms/esdfv.h	/^  unsigned char psindx[4];$/;"	m	struct:vms_esdfv
pspace	gdb/breakpoint.h	/^  program_space *pspace = NULL;$/;"	m	class:bp_location
pspace	gdb/breakpoint.h	/^  program_space *pspace = NULL;$/;"	m	struct:breakpoint
pspace	gdb/frame.c	/^  struct program_space *pspace;$/;"	m	struct:frame_info	typeref:struct:frame_info::program_space	file:
pspace	gdb/guile/scm-progspace.c	/^  struct program_space *pspace;$/;"	m	struct:_pspace_smob	typeref:struct:_pspace_smob::program_space	file:
pspace	gdb/inferior.h	/^  struct program_space *pspace = NULL;$/;"	m	class:inferior	typeref:struct:inferior::program_space
pspace	gdb/linespec.c	/^  struct program_space *pspace;$/;"	m	struct:address_entry	typeref:struct:address_entry::program_space	file:
pspace	gdb/objfiles.h	/^  struct program_space *pspace;$/;"	m	struct:objfile	typeref:struct:objfile::program_space
pspace	gdb/printcmd.c	/^    struct program_space *pspace;$/;"	m	struct:display	typeref:struct:display::program_space	file:
pspace	gdb/python/py-progspace.c	/^  struct program_space *pspace;$/;"	m	struct:__anon2078	typeref:struct:__anon2078::program_space	file:
pspace	gdb/solist.h	/^    struct program_space *pspace;$/;"	m	struct:so_list	typeref:struct:so_list::program_space
pspace	gdb/symtab.h	/^  struct program_space *pspace = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::program_space
pspace_exec_filename	gdb/progspace.h	/^  char *pspace_exec_filename = NULL;$/;"	m	struct:program_space
pspace_functions	gdb/guile/scm-progspace.c	/^static const scheme_function pspace_functions[] =$/;"	v	file:
pspace_getset	gdb/python/py-progspace.c	/^static gdb_PyGetSetDef pspace_getset[] =$/;"	v	file:
pspace_object	gdb/python/py-progspace.c	/^} pspace_object;$/;"	t	typeref:struct:__anon2078	file:
pspace_object_type	gdb/python/py-progspace.c	/^PyTypeObject pspace_object_type =$/;"	v
pspace_smob	gdb/guile/guile-internal.h	/^typedef struct _pspace_smob pspace_smob;$/;"	t	typeref:struct:_pspace_smob
pspace_smob_name	gdb/guile/scm-progspace.c	/^static const char pspace_smob_name[] = "gdb:progspace";$/;"	v	file:
pspace_smob_tag	gdb/guile/scm-progspace.c	/^static scm_t_bits pspace_smob_tag;$/;"	v	file:
pspace_to_pspace_object	gdb/python/py-progspace.c	/^pspace_to_pspace_object (struct program_space *pspace)$/;"	f
pspy_dealloc	gdb/python/py-progspace.c	/^pspy_dealloc (PyObject *self)$/;"	f	file:
pspy_get_filename	gdb/python/py-progspace.c	/^pspy_get_filename (PyObject *self, void *closure)$/;"	f	file:
pspy_get_frame_filters	gdb/python/py-progspace.c	/^pspy_get_frame_filters (PyObject *o, void *ignore)$/;"	f
pspy_get_frame_unwinders	gdb/python/py-progspace.c	/^pspy_get_frame_unwinders (PyObject *o, void *ignore)$/;"	f
pspy_get_printers	gdb/python/py-progspace.c	/^pspy_get_printers (PyObject *o, void *ignore)$/;"	f
pspy_get_type_printers	gdb/python/py-progspace.c	/^pspy_get_type_printers (PyObject *o, void *ignore)$/;"	f	file:
pspy_get_xmethods	gdb/python/py-progspace.c	/^pspy_get_xmethods (PyObject *o, void *ignore)$/;"	f
pspy_initialize	gdb/python/py-progspace.c	/^pspy_initialize (pspace_object *self)$/;"	f	file:
pspy_new	gdb/python/py-progspace.c	/^pspy_new (PyTypeObject *type, PyObject *args, PyObject *keywords)$/;"	f	file:
pspy_pspace_data_key	gdb/python/py-progspace.c	/^static const struct program_space_data *pspy_pspace_data_key;$/;"	v	typeref:struct:program_space_data	file:
pspy_set_frame_filters	gdb/python/py-progspace.c	/^pspy_set_frame_filters (PyObject *o, PyObject *frame, void *ignore)$/;"	f	file:
pspy_set_frame_unwinders	gdb/python/py-progspace.c	/^pspy_set_frame_unwinders (PyObject *o, PyObject *unwinders, void *ignore)$/;"	f	file:
pspy_set_printers	gdb/python/py-progspace.c	/^pspy_set_printers (PyObject *o, PyObject *value, void *ignore)$/;"	f	file:
pspy_set_type_printers	gdb/python/py-progspace.c	/^pspy_set_type_printers (PyObject *o, PyObject *value, void *ignore)$/;"	f	file:
psr	gdb/stubs/ia64vms-stub.c	/^  union ia64_ireg psr;$/;"	m	struct:ia64_all_regs	typeref:union:ia64_all_regs::ia64_ireg	file:
psr	include/opcode/cr16.h	/^  cfg, psr, intbasel, intbaseh, $/;"	e	enum:__anon1325
psr	include/opcode/crx.h	/^    psr,$/;"	e	enum:__anon1260
psr	sim/erc32/sis.h	/^    uint32          psr;	\/* IU registers *\/$/;"	m	struct:pstate
psr_name	opcodes/arm-dis.c	/^psr_name (int regno)$/;"	f	file:
psr_regnum	gdb/frv-tdep.h	/^  psr_regnum = 129,$/;"	e	enum:__anon1757
psscm_get_pspace_arg_unsafe	gdb/guile/scm-progspace.c	/^psscm_get_pspace_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
psscm_get_pspace_smob_arg_unsafe	gdb/guile/scm-progspace.c	/^psscm_get_pspace_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
psscm_get_valid_pspace_smob_arg_unsafe	gdb/guile/scm-progspace.c	/^psscm_get_valid_pspace_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
psscm_handle_pspace_deleted	gdb/guile/scm-progspace.c	/^psscm_handle_pspace_deleted (struct program_space *pspace, void *datum)$/;"	f	file:
psscm_is_pspace	gdb/guile/scm-progspace.c	/^psscm_is_pspace (SCM scm)$/;"	f	file:
psscm_is_valid	gdb/guile/scm-progspace.c	/^psscm_is_valid (pspace_smob *p_smob)$/;"	f	file:
psscm_make_pspace_smob	gdb/guile/scm-progspace.c	/^psscm_make_pspace_smob (void)$/;"	f	file:
psscm_print_pspace_smob	gdb/guile/scm-progspace.c	/^psscm_print_pspace_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
psscm_pspace_data_key	gdb/guile/scm-progspace.c	/^static const struct program_space_data *psscm_pspace_data_key;$/;"	v	typeref:struct:program_space_data	file:
psscm_pspace_smob_from_pspace	gdb/guile/scm-progspace.c	/^psscm_pspace_smob_from_pspace (struct program_space *pspace)$/;"	f
psscm_pspace_smob_pretty_printers	gdb/guile/scm-progspace.c	/^psscm_pspace_smob_pretty_printers (const pspace_smob *p_smob)$/;"	f
psscm_release_pspace	gdb/guile/scm-progspace.c	/^psscm_release_pspace (pspace_smob *p_smob)$/;"	f	file:
psscm_scm_from_pspace	gdb/guile/scm-progspace.c	/^psscm_scm_from_pspace (struct program_space *pspace)$/;"	f
pst	gdb/dbxread.c	/^  struct partial_symtab *pst;	\/* Partial symtab that has the$/;"	m	struct:header_file_location	typeref:struct:header_file_location::partial_symtab	file:
pst	gdb/mdebugread.c	/^  struct partial_symtab *pst;	\/* the psymtab proper *\/$/;"	m	struct:pst_map	typeref:struct:pst_map::partial_symtab	file:
pst_language	gdb/dbxread.c	/^    enum language pst_language;$/;"	m	struct:symloc	typeref:enum:symloc::language	file:
pst_language	gdb/mdebugread.c	/^    enum language pst_language;$/;"	m	struct:symloc	typeref:enum:symloc::language	file:
pst_map	gdb/mdebugread.c	/^struct pst_map$/;"	s	file:
pstate	gdb/stap-probe.h	/^  struct parser_state pstate;$/;"	m	struct:stap_parse_info	typeref:struct:stap_parse_info::parser_state
pstate	sim/erc32/sis.h	/^struct pstate {$/;"	s
pstatefield	include/opcode/aarch64.h	/^      aarch64_insn pstatefield;$/;"	m	union:aarch64_opnd_info::__anon1294
pstr	gdb/testsuite/gdb.base/stap-probe.c	/^pstr (int val)$/;"	f	file:
pstrcmp	bfd/xsym.c	/^pstrcmp (const char *as, const char *bs)$/;"	f	file:
pstring	gdb/gdbarch.c	/^pstring (const char *string)$/;"	f	file:
pstring_list	gdb/gdbarch.c	/^pstring_list (const char *const *list)$/;"	f	file:
pstring_ptr	gdb/gdbarch.c	/^pstring_ptr (char **string)$/;"	f	file:
pstructarg	gdb/testsuite/gdb.base/shr1.c	/^int pstructarg(struct s *x)$/;"	f
psub_pmuls	sim/testsuite/sim/sh/psub.s	/^psub_pmuls:$/;"	l
psub_sx_sy	sim/testsuite/sim/sh/psub.s	/^psub_sx_sy:$/;"	l
psub_sy_sx	sim/testsuite/sim/sh/psub.s	/^psub_sy_sx:$/;"	l
psw	gdb/stubs/m32r-stub.c	/^} *psw;$/;"	v	typeref:struct:PSWreg
psw	sim/cr16/cr16_sim.h	/^    uint16 psw;$/;"	m	struct:_state::__anon514
psw	sim/d10v/d10v_sim.h	/^    uint16 psw;$/;"	m	struct:_state::__anon498
psw	sim/rx/cpu.h	98;"	d
psw2str	sim/rx/reg.c	/^psw2str(int rpsw)$/;"	f	file:
psw_8005	sim/testsuite/d10v-elf/t-mvtc.s	/^psw_8005:$/;"	l
psw_dfff	sim/testsuite/d10v-elf/t-mvtc.s	/^psw_dfff:$/;"	l
psw_ffff	sim/testsuite/d10v-elf/t-mvtc.s	/^psw_ffff:$/;"	l
psw_mask	sim/v850/sim-main.h	/^  reg_t psw_mask;               \/* only allow non-reserved bits to be set *\/$/;"	m	struct:_sim_cpu
psw_names	opcodes/xc16x-desc.h	/^typedef enum psw_names {$/;"	g
psw_string	sim/rl78/cpu.c	/^psw_string (int psw)$/;"	f	file:
pswapa	sim/testsuite/sim/sh/pswap.s	/^pswapa:$/;"	l
pswapm	sim/testsuite/sim/sh/pswap.s	/^pswapm:$/;"	l
pswapx	sim/testsuite/sim/sh/pswap.s	/^pswapx:$/;"	l
pswapy	sim/testsuite/sim/sh/pswap.s	/^pswapy:$/;"	l
psym_dump	gdb/psymtab.c	/^psym_dump (struct objfile *objfile)$/;"	f	file:
psym_expand_all_symtabs	gdb/psymtab.c	/^psym_expand_all_symtabs (struct objfile *objfile)$/;"	f	file:
psym_expand_symtabs_for_function	gdb/psymtab.c	/^psym_expand_symtabs_for_function (struct objfile *objfile,$/;"	f	file:
psym_expand_symtabs_matching	gdb/psymtab.c	/^psym_expand_symtabs_matching$/;"	f	file:
psym_expand_symtabs_with_fullname	gdb/psymtab.c	/^psym_expand_symtabs_with_fullname (struct objfile *objfile,$/;"	f	file:
psym_fill_psymbol_map	gdb/psymtab.c	/^psym_fill_psymbol_map (struct objfile *objfile,$/;"	f	file:
psym_find_compunit_symtab_by_address	gdb/psymtab.c	/^psym_find_compunit_symtab_by_address (struct objfile *objfile,$/;"	f	file:
psym_find_last_source_symtab	gdb/psymtab.c	/^psym_find_last_source_symtab (struct objfile *ofp)$/;"	f	file:
psym_find_pc_sect_compunit_symtab	gdb/psymtab.c	/^psym_find_pc_sect_compunit_symtab (struct objfile *objfile,$/;"	f	file:
psym_forget_cached_source_info	gdb/psymtab.c	/^psym_forget_cached_source_info (struct objfile *objfile)$/;"	f	file:
psym_functions	gdb/psymtab.c	/^const struct quick_symbol_functions psym_functions =$/;"	v	typeref:struct:quick_symbol_functions
psym_has_symbols	gdb/psymtab.c	/^psym_has_symbols (struct objfile *objfile)$/;"	f	file:
psym_index_map	gdb/dwarf-index-write.c	/^typedef std::unordered_map<partial_symtab *, unsigned int> psym_index_map;$/;"	t	file:
psym_lookup_symbol	gdb/psymtab.c	/^psym_lookup_symbol (struct objfile *objfile,$/;"	f	file:
psym_map_matching_symbols	gdb/psymtab.c	/^psym_map_matching_symbols (struct objfile *objfile,$/;"	f	file:
psym_map_symbol_filenames	gdb/psymtab.c	/^psym_map_symbol_filenames (struct objfile *objfile,$/;"	f	file:
psym_map_symtabs_matching_filename	gdb/psymtab.c	/^psym_map_symtabs_matching_filename$/;"	f	file:
psym_print_stats	gdb/psymtab.c	/^psym_print_stats (struct objfile *objfile)$/;"	f	file:
psym_relocate	gdb/psymtab.c	/^psym_relocate (struct objfile *objfile,$/;"	f	file:
psymalloc	bfd/genlink.h	/^  size_t *psymalloc;$/;"	m	struct:generic_write_global_symbol_info
psymbol_bcache	gdb/psymtab.c	/^struct psymbol_bcache$/;"	s	file:
psymbol_bcache_free	gdb/psymtab.c	/^psymbol_bcache_free (struct psymbol_bcache *bcache)$/;"	f
psymbol_bcache_full	gdb/psymtab.c	/^psymbol_bcache_full (struct partial_symbol *sym,$/;"	f	file:
psymbol_bcache_get_bcache	gdb/psymtab.c	/^psymbol_bcache_get_bcache (struct psymbol_bcache *bcache)$/;"	f
psymbol_bcache_init	gdb/psymtab.c	/^psymbol_bcache_init (void)$/;"	f
psymbol_cache	gdb/objfiles.h	/^  struct psymbol_bcache *psymbol_cache;$/;"	m	struct:objfile	typeref:struct:objfile::psymbol_bcache
psymbol_compare	gdb/psymtab.c	/^psymbol_compare (const void *addr1, const void *addr2, int length)$/;"	f	file:
psymbol_hash	gdb/psymtab.c	/^psymbol_hash (const void *addr, int length)$/;"	f	file:
psymbol_map	gdb/objfiles.h	/^  std::vector<std::pair<CORE_ADDR, partial_symtab *>> psymbol_map;$/;"	m	struct:objfile
psymbol_name_matches	gdb/psymtab.c	/^psymbol_name_matches (partial_symbol *psym,$/;"	f	file:
psyms_seen	gdb/dwarf-index-write.c	/^  std::unordered_set<partial_symbol *> &psyms_seen;$/;"	m	struct:signatured_type_index_data	file:
psyms_seen_size	gdb/dwarf-index-write.c	/^psyms_seen_size (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
psymtab	gdb/dwarf2read.h	/^    struct partial_symtab *psymtab;$/;"	m	union:dwarf2_per_cu_data::__anon1741	typeref:struct:dwarf2_per_cu_data::__anon1741::partial_symtab
psymtab	gdb/psymtab.c	/^  struct partial_symtab *psymtab;$/;"	m	struct:dump_psymtab_addrmap_data	typeref:struct:dump_psymtab_addrmap_data::partial_symtab	file:
psymtab_discarder	gdb/psympriv.h	/^  psymtab_discarder (struct objfile *objfile)$/;"	f	class:psymtab_discarder
psymtab_discarder	gdb/psympriv.h	/^class psymtab_discarder$/;"	c
psymtab_include_file_name	gdb/dwarf2read.c	/^psymtab_include_file_name (const struct line_header *lh, int file_index,$/;"	f	file:
psymtab_language	gdb/dbxread.c	/^static enum language psymtab_language = language_unknown;$/;"	v	typeref:enum:language	file:
psymtab_language	gdb/mdebugread.c	/^static enum language psymtab_language = language_unknown;$/;"	v	typeref:enum:language	file:
psymtab_language	gdb/xcoffread.c	/^static enum language psymtab_language = language_unknown;$/;"	v	typeref:enum:language	file:
psymtab_search_name	gdb/psymtab.c	/^psymtab_search_name (const char *name)$/;"	f	class:gdb
psymtab_search_status	gdb/psympriv.h	/^enum psymtab_search_status$/;"	g
psymtab_to_fullname	gdb/psymtab.c	/^psymtab_to_fullname (struct partial_symtab *ps)$/;"	f	file:
psymtab_to_symtab	gdb/psymtab.c	/^psymtab_to_symtab (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
psymtab_to_symtab_1	gdb/dwarf2read.c	/^psymtab_to_symtab_1 (struct partial_symtab *pst)$/;"	f	file:
psymtab_to_symtab_1	gdb/mdebugread.c	/^psymtab_to_symtab_1 (struct objfile *objfile,$/;"	f	file:
psymtabs	gdb/objfiles.h	/^  struct partial_symtab *psymtabs = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::partial_symtab
psymtabs_addrmap	gdb/objfiles.h	/^  struct addrmap *psymtabs_addrmap = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::addrmap
psymtabs_addrmap_supported	gdb/psympriv.h	/^  unsigned char psymtabs_addrmap_supported;$/;"	m	struct:partial_symtab
pt	gdb/btrace.h	/^    } pt;$/;"	m	union:btrace_maint_info::__anon1867	typeref:struct:btrace_maint_info::__anon1867::__anon1869
pt	gdb/common/btrace-common.h	/^    struct btrace_data_pt pt;$/;"	m	union:btrace_data::__anon1765	typeref:struct:btrace_data::__anon1765::btrace_data_pt
pt	gdb/common/btrace-common.h	/^  struct btrace_config_pt pt;$/;"	m	struct:btrace_config	typeref:struct:btrace_config::btrace_config_pt
pt	gdb/nat/linux-btrace.h	/^    struct btrace_tinfo_pt pt;$/;"	m	union:btrace_target_info::__anon1692	typeref:struct:btrace_target_info::__anon1692::btrace_tinfo_pt
pt	gdb/nat/linux-btrace.h	/^  struct perf_event_buffer pt;$/;"	m	struct:btrace_tinfo_pt	typeref:struct:btrace_tinfo_pt::perf_event_buffer
pt	sim/m32c/mem.c	/^static unsigned char **pt[L1_LEN];$/;"	v	file:
pt	sim/rx/mem.c	/^static unsigned char **pt[L1_LEN];$/;"	v	file:
pt_btrace_insn	gdb/btrace.c	/^pt_btrace_insn (const struct pt_insn &insn)$/;"	f	file:
pt_btrace_insn_flags	gdb/btrace.c	/^pt_btrace_insn_flags (const struct pt_insn &insn)$/;"	f	file:
pt_print_packet	gdb/btrace.c	/^pt_print_packet (const struct pt_packet *packet)$/;"	f	file:
pt_reclassify_insn	gdb/btrace.c	/^pt_reclassify_insn (enum pt_insn_class iclass)$/;"	f	file:
pt_translate_cpu_vendor	gdb/btrace.c	/^pt_translate_cpu_vendor (enum btrace_cpu_vendor vendor)$/;"	f	file:
pt_watch_regs	gdb/nat/loongarch-linux-watch.h	/^struct pt_watch_regs$/;"	s
pt_watch_regs	gdb/nat/mips-linux-watch.h	/^struct pt_watch_regs$/;"	s
pt_watch_style	gdb/nat/loongarch-linux-watch.h	/^enum pt_watch_style {$/;"	g
pt_watch_style	gdb/nat/mips-linux-watch.h	/^enum pt_watch_style {$/;"	g
pt_watch_style_la32	gdb/nat/loongarch-linux-watch.h	/^  pt_watch_style_la32,$/;"	e	enum:pt_watch_style
pt_watch_style_la64	gdb/nat/loongarch-linux-watch.h	/^  pt_watch_style_la64$/;"	e	enum:pt_watch_style
pt_watch_style_mips32	gdb/nat/mips-linux-watch.h	/^  pt_watch_style_mips32,$/;"	e	enum:pt_watch_style
pt_watch_style_mips64	gdb/nat/mips-linux-watch.h	/^  pt_watch_style_mips64$/;"	e	enum:pt_watch_style
ptbl	bfd/elf32-xtensa.c	/^  property_table_entry *ptbl;	\/* Cache of the section property table.  *\/$/;"	m	struct:ebb_struct	file:
ptbl	bfd/elf32-xtensa.c	/^  property_table_entry *ptbl;	\/* Cache of the section property table.  *\/$/;"	m	struct:section_cache_struct	file:
ptdc	sim/rx/mem.c	/^static RX_Opcode_Decoded ***ptdc[L1_LEN];$/;"	v	file:
pte_count	bfd/elf32-xtensa.c	/^  unsigned pte_count;$/;"	m	struct:ebb_struct	file:
pte_count	bfd/elf32-xtensa.c	/^  unsigned pte_count;$/;"	m	struct:section_cache_struct	file:
pthdb_tid_t	gdb/aix-thread.c	68;"	d	file:
pthid	gdb/aix-thread.c	/^  pthread_t pthid;$/;"	m	struct:pd_thread	file:
pthread_debug_callbacks	gdb/stubs/ia64vms-stub.c	/^static pthreadDebugCallbacks_t pthread_debug_callbacks = {$/;"	v	file:
pthread_debug_entries	gdb/stubs/ia64vms-stub.c	/^static struct pthread_debug_entry pthread_debug_entries[] = {$/;"	v	typeref:struct:pthread_debug_entry	file:
pthread_debug_entry	gdb/stubs/ia64vms-stub.c	/^struct pthread_debug_entry$/;"	s	file:
pthread_debug_thd_get_info	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_get_info (pthreadDebugId_t id,$/;"	f	file:
pthread_debug_thd_get_info_addr	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_get_info_addr (pthread_t thr,$/;"	f	file:
pthread_debug_thd_get_reg	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_get_reg (pthreadDebugId_t thr,$/;"	f	file:
pthread_debug_thd_seq_destroy	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_seq_destroy (void)$/;"	f	file:
pthread_debug_thd_seq_init	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_seq_init (pthreadDebugId_t *id)$/;"	f	file:
pthread_debug_thd_seq_next	gdb/stubs/ia64vms-stub.c	/^pthread_debug_thd_seq_next (pthreadDebugId_t *id)$/;"	f	file:
ptid	gdb/ada-lang.h	/^  ptid_t ptid;$/;"	m	struct:ada_task_info
ptid	gdb/dcache.c	/^  ptid_t ptid;$/;"	m	struct:dcache_struct	file:
ptid	gdb/gdbserver/mem-break.c	/^  ptid_t ptid;$/;"	m	struct:single_step_breakpoint	file:
ptid	gdb/gdbserver/server.c	/^  ptid_t ptid;$/;"	m	struct:vstop_notif	file:
ptid	gdb/gdbthread.h	/^  ptid_t ptid;			\/* "Actual process id";$/;"	m	class:thread_info
ptid	gdb/infrun.c	/^  ptid_t ptid;$/;"	m	struct:execution_control_state	file:
ptid	gdb/infrun.c	/^  ptid_t ptid;$/;"	m	struct:stop_context	file:
ptid	gdb/linux-fork.c	/^  ptid_t ptid;$/;"	m	struct:fork_info	file:
ptid	gdb/linux-nat.h	/^  ptid_t ptid;$/;"	m	struct:lwp_info
ptid	gdb/nat/linux-btrace.h	/^  ptid_t ptid;$/;"	m	struct:btrace_target_info
ptid	gdb/regcache.h	/^  ptid_t ptid () const$/;"	f	class:regcache
ptid	gdb/remote.c	/^  ptid_t ptid;$/;"	m	struct:btrace_target_info	file:
ptid	gdb/remote.c	/^  ptid_t ptid;$/;"	m	struct:stop_reply	file:
ptid	gdb/remote.c	/^  ptid_t ptid;$/;"	m	struct:thread_item	file:
ptid	gdb/sol-thread.c	/^  ptid_t ptid;$/;"	m	struct:ps_prochandle	file:
ptid_build	gdb/common/ptid.c	/^ptid_build (int pid, long lwp, long tid)$/;"	f
ptid_cmp	gdb/aix-thread.c	/^ptid_cmp (ptid_t ptid1, ptid_t ptid2)$/;"	f	file:
ptid_equal	gdb/common/ptid.c	/^ptid_equal (const ptid_t &ptid1, const ptid_t &ptid2)$/;"	f
ptid_from_atcb_common	gdb/ada-tasks.c	/^ptid_from_atcb_common (struct value *common_value)$/;"	f	file:
ptid_get_lwp	gdb/common/ptid.c	/^ptid_get_lwp (const ptid_t &ptid)$/;"	f
ptid_get_pid	gdb/common/ptid.c	/^ptid_get_pid (const ptid_t &ptid)$/;"	f
ptid_get_tid	gdb/common/ptid.c	/^ptid_get_tid (const ptid_t &ptid)$/;"	f
ptid_is_pid	gdb/common/ptid.c	/^ptid_is_pid (const ptid_t &ptid)$/;"	f
ptid_lwp_p	gdb/common/ptid.c	/^ptid_lwp_p (const ptid_t &ptid)$/;"	f
ptid_match	gdb/common/ptid.c	/^ptid_match (const ptid_t &ptid, const ptid_t &filter)$/;"	f
ptid_of	gdb/gdbserver/gdbthread.h	/^ptid_of (const thread_info *thread)$/;"	f
ptid_of_lwp	gdb/gdbserver/linux-low.c	/^ptid_of_lwp (struct lwp_info *lwp)$/;"	f
ptid_of_lwp	gdb/linux-nat.c	/^ptid_of_lwp (struct lwp_info *lwp)$/;"	f
ptid_t	gdb/common/ptid.h	/^  explicit constexpr ptid_t (int pid, long lwp = 0, long tid = 0)$/;"	f	class:ptid_t
ptid_t	gdb/common/ptid.h	/^class ptid_t$/;"	c
ptid_tid_p	gdb/common/ptid.c	/^ptid_tid_p (const ptid_t &ptid)$/;"	f
ptm	opcodes/tic30-dis.c	/^  partemplate *ptm;$/;"	m	struct:instruction	file:
ptp_accr	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_addend	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_alarmhi	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_txsnaphi, ptp_alarmlo, ptp_alarmhi, ptp_id_off, ptp_id_snap;$/;"	m	struct:bfin_emac	file:
ptp_alarmlo	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_txsnaphi, ptp_alarmlo, ptp_alarmhi, ptp_id_off, ptp_id_snap;$/;"	m	struct:bfin_emac	file:
ptp_foff	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_fv1	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_fv2	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_fv3	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_id_off	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_txsnaphi, ptp_alarmlo, ptp_alarmhi, ptp_id_off, ptp_id_snap;$/;"	m	struct:bfin_emac	file:
ptp_id_snap	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_txsnaphi, ptp_alarmlo, ptp_alarmhi, ptp_id_off, ptp_id_snap;$/;"	m	struct:bfin_emac	file:
ptp_offset	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_foff, ptp_fv1, ptp_fv2, ptp_fv3, ptp_addend, ptp_accr, ptp_offset;$/;"	m	struct:bfin_emac	file:
ptp_pps_period	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_pps_startlo, ptp_pps_starthi, ptp_pps_period;$/;"	m	struct:bfin_emac	file:
ptp_pps_starthi	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_pps_startlo, ptp_pps_starthi, ptp_pps_period;$/;"	m	struct:bfin_emac	file:
ptp_pps_startlo	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_pps_startlo, ptp_pps_starthi, ptp_pps_period;$/;"	m	struct:bfin_emac	file:
ptp_rxsnaphi	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_timelo, ptp_timehi, ptp_rxsnaplo, ptp_rxsnaphi, ptp_txsnaplo;$/;"	m	struct:bfin_emac	file:
ptp_rxsnaplo	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_timelo, ptp_timehi, ptp_rxsnaplo, ptp_rxsnaphi, ptp_txsnaplo;$/;"	m	struct:bfin_emac	file:
ptp_timehi	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_timelo, ptp_timehi, ptp_rxsnaplo, ptp_rxsnaphi, ptp_txsnaplo;$/;"	m	struct:bfin_emac	file:
ptp_timelo	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_timelo, ptp_timehi, ptp_rxsnaplo, ptp_rxsnaphi, ptp_txsnaplo;$/;"	m	struct:bfin_emac	file:
ptp_txsnaphi	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_txsnaphi, ptp_alarmlo, ptp_alarmhi, ptp_id_off, ptp_id_snap;$/;"	m	struct:bfin_emac	file:
ptp_txsnaplo	sim/bfin/dv-bfin_emac.c	/^  bu32 ptp_timelo, ptp_timehi, ptp_rxsnaplo, ptp_rxsnaphi, ptp_txsnaplo;$/;"	m	struct:bfin_emac	file:
ptr	bfd/archive.c	/^  file_ptr ptr;$/;"	m	struct:ar_cache	file:
ptr	bfd/doc/chew.c	/^  char *ptr;$/;"	m	struct:buffer	file:
ptr	bfd/doc/chew.c	/^string_type *ptr; \/* and the buffer *\/$/;"	v
ptr	gdb/common/poison.h	/^void free (T *ptr) = delete;$/;"	v
ptr	gdb/dwarf2expr.h	/^    } ptr;$/;"	m	union:dwarf_expr_piece::__anon1702	typeref:struct:dwarf_expr_piece::__anon1702::__anon1705
ptr	gdb/event-loop.c	/^  void *ptr;$/;"	m	union:event_data	file:
ptr	gdb/parser-defs.h	/^    char *ptr;$/;"	m	struct:typed_stoken
ptr	gdb/parser-defs.h	/^    const char *ptr;$/;"	m	struct:stoken
ptr	gdb/record-full.c	/^    gdb_byte *ptr;$/;"	m	union:record_full_mem_entry::__anon1838	file:
ptr	gdb/record-full.c	/^    gdb_byte *ptr;$/;"	m	union:record_full_reg_entry::__anon1839	file:
ptr	gdb/testsuite/gdb.arch/spu-ls.c	/^char *ptr = (char *)0x12345678;$/;"	v
ptr	gdb/testsuite/gdb.base/gdbvars.c	/^typedef void *ptr;$/;"	t	file:
ptr	gdb/testsuite/gdb.base/step-bt.c	/^void (*ptr) (void) = hello;$/;"	v
ptr	gdb/testsuite/gdb.base/vla-stub.c	/^  dynamic_struct_t *ptr;$/;"	m	struct:local_struct	file:
ptr	gdb/testsuite/gdb.compile/compile-ops.c	/^int *ptr = &value;$/;"	v
ptr	gdb/testsuite/gdb.dwarf2/dw2-ifort-parameter.c	/^int *ptr = &value;$/;"	v
ptr	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^    real, pointer :: ptr$/;"	k	type:tuserdef
ptr	gdb/testsuite/gdb.trace/unavailable.cc	/^  void *ptr;$/;"	m	struct:StructA	file:
ptr	opcodes/msp430-decode.c	/^  void *ptr;$/;"	m	struct:__anon36	file:
ptr	opcodes/rl78-decode.c	/^  void * ptr;$/;"	m	struct:__anon38	file:
ptr	opcodes/rx-decode.c	/^  void * ptr;$/;"	m	struct:__anon75	file:
ptr	sim/rx/mem.c	/^static unsigned char **ptr[L1_LEN];$/;"	v	file:
ptr	sim/sh/interp.c	/^ptr (int x)$/;"	f	file:
ptr	zlib/test/infcover.c	/^    void *ptr;                  \/* pointer to allocated memory *\/$/;"	m	struct:mem_item	file:
ptr1	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
ptr1	gdb/testsuite/gdb.reverse/watch-reverse.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
ptr1	include/hp-symtab.h	/^  dnttpointer ptr1           ;     \/* link from template           *\/$/;"	m	struct:dntt_type_link
ptr2	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
ptr2	gdb/testsuite/gdb.reverse/watch-reverse.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
ptr2	include/hp-symtab.h	/^  dnttpointer ptr2           ;     \/* to expansion                 *\/$/;"	m	struct:dntt_type_link
ptr_arg	gdb/common/format.h	/^    int_arg, long_arg, long_long_arg, ptr_arg,$/;"	e	enum:argclass
ptr_bit	gdb/gdbarch.c	/^  int ptr_bit;$/;"	m	struct:gdbarch	file:
ptr_operator	gdb/c-exp.y	/^ptr_operator:$/;"	l
ptr_operator	gdb/cp-name-parser.y	/^ptr_operator	:	'*' qualifiers_opt$/;"	l
ptr_operator_ts	gdb/c-exp.y	/^ptr_operator_ts: ptr_operator$/;"	l
ptr_ref	gdb/testsuite/gdb.guile/scm-value.c	/^void ptr_ref(int*& rptr_int)$/;"	f
ptr_ref	gdb/testsuite/gdb.python/py-value.c	/^void ptr_ref(int*& rptr_int)$/;"	f
ptr_reg	opcodes/i386-dis.c	/^ptr_reg (int code, int sizeflag)$/;"	f	file:
ptr_size	gdb/dwarf2-frame.c	/^  int ptr_size;$/;"	m	struct:dwarf2_cie	file:
ptr_table	zlib/zutil.c	/^} ptr_table;$/;"	t	typeref:struct:ptr_table_s	file:
ptr_table_s	zlib/zutil.c	/^typedef struct ptr_table_s {$/;"	s	file:
ptr_to_ptr_to_float	gdb/testsuite/gdb.base/pointers.c	/^float ** ptr_to_ptr_to_float;$/;"	v
ptr_to_uint	bfd/rs6000-core.c	/^typedef unsigned long ptr_to_uint;$/;"	t	file:
ptr_voyd	gdb/m32c-tdep.c	/^  struct type *voyd, *ptr_voyd, *func_voyd;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
ptrace	gdb/aix-thread.c	303;"	d	file:
ptrace	gdb/nat/gdb_ptrace.h	139;"	d
ptrace	gdb/nat/gdb_ptrace.h	144;"	d
ptrace	gdb/nat/gdb_ptrace.h	149;"	d
ptrace32	gdb/aix-thread.c	/^ptrace32 (int req, int id, addr_ptr addr, int data, int *buf)$/;"	f	file:
ptrace64aix	gdb/aix-thread.c	/^ptrace64aix (int req, int id, long long addr, int data, int *buf)$/;"	f	file:
ptrace_check	gdb/aix-thread.c	/^ptrace_check (int req, int id, int ret)$/;"	f	file:
ptrace_cp_offset	gdb/gdbserver/xtensa-xtregs.c	/^  int   ptrace_cp_offset;$/;"	m	struct:__anon1859	file:
ptrace_cp_offset	gdb/xtensa-xtregs.c	/^  int ptrace_cp_offset;$/;"	m	struct:__anon1752	file:
ptrace_fds	gdb/darwin-nat.c	/^static int ptrace_fds[2];$/;"	v	file:
ptrace_offset	gdb/gdbserver/xtensa-xtregs.c	/^  int   ptrace_offset;$/;"	m	struct:__anon1859	file:
ptrace_offset	gdb/xtensa-xtregs.c	/^  int ptrace_offset;$/;"	m	struct:__anon1752	file:
ptrace_request_to_str	gdb/gdbserver/lynx-low.c	/^ptrace_request_to_str (int request)$/;"	f	file:
ptrace_siginfo_t	gdb/nat/amd64-linux-siginfo.c	/^typedef compat_x32_siginfo_t ptrace_siginfo_t;$/;"	t	file:
ptrace_siginfo_t	gdb/nat/amd64-linux-siginfo.c	/^typedef nat_siginfo_t ptrace_siginfo_t;$/;"	t	file:
ptrace_supports_feature	gdb/nat/linux-ptrace.c	/^ptrace_supports_feature (int ptrace_options)$/;"	f	file:
ptrace_unix_core_file_failing_command	bfd/ptrace-core.c	/^ptrace_unix_core_file_failing_command (bfd *abfd)$/;"	f
ptrace_unix_core_file_failing_signal	bfd/ptrace-core.c	/^ptrace_unix_core_file_failing_signal (bfd *abfd)$/;"	f
ptrace_unix_core_file_matches_executable_p	bfd/ptrace-core.c	54;"	d	file:
ptrace_unix_core_file_p	bfd/ptrace-core.c	/^ptrace_unix_core_file_p (bfd *abfd)$/;"	f
ptrace_unix_core_file_pid	bfd/ptrace-core.c	55;"	d	file:
ptracex	gdb/aix-thread.c	287;"	d	file:
ptrdiff_t	zlib/zutil.h	/^       typedef int ptrdiff_t;$/;"	t
ptrdiff_t	zlib/zutil.h	/^   typedef long ptrdiff_t;  \/* guess -- will be caught if guess is wrong *\/$/;"	t
ptrfield	gdb/testsuite/gdb.compile/compile.c	/^  const union union_type *ptrfield;$/;"	m	struct:struct_type	typeref:union:struct_type::union_type	file:
ptrmath_type_p	gdb/eval.c	/^ptrmath_type_p (const struct language_defn *lang, struct type *type)$/;"	f	file:
ptrs	gdb/testsuite/gdb.mi/mi-var-child.c	/^  struct _struct_n_pointer *ptrs[3];$/;"	m	struct:_struct_n_pointer	typeref:struct:_struct_n_pointer::_struct_n_pointer	file:
ptrs	gdb/testsuite/gdb.mi/var-cmd.c	/^  struct _struct_n_pointer *ptrs[3];$/;"	m	struct:_struct_n_pointer	typeref:struct:_struct_n_pointer::_struct_n_pointer	file:
pty_preopen	readline/examples/rlfe/pty.c	/^int pty_preopen = 0;$/;"	v
pty_preopen	readline/examples/rlfe/pty.c	/^int pty_preopen = 1;$/;"	v
ptype	gdb/c-exp.y	/^ptype	:	typebase$/;"	l
ptype	gdb/f-exp.y	/^ptype	:	typebase$/;"	l
ptype	gdb/p-exp.y	/^ptype	:	typebase$/;"	l
ptype_command	gdb/typeprint.c	/^ptype_command (const char *type_name, int from_tty)$/;"	f	file:
pub	bfd/coff-ppc.c	/^  pub,$/;"	e	enum:ref_category	file:
public_c	gdb/testsuite/gdb.cp/classes.cc	/^public_class public_c;$/;"	v
public_c	gdb/testsuite/gdb.cp/misc.cc	/^public_class public_c;$/;"	v
public_class	gdb/testsuite/gdb.cp/classes.cc	/^class public_class {$/;"	c	file:
public_class	gdb/testsuite/gdb.cp/misc.cc	/^class public_class {$/;"	c	file:
public_field	gdb/c-varobj.c	/^enum accessibility { private_field, protected_field, public_field };$/;"	e	enum:accessibility	file:
public_int	gdb/testsuite/gdb.cp/classes.cc	/^  typedef int public_int;$/;"	t	class:class_with_typedefs	file:
public_int_	gdb/testsuite/gdb.cp/classes.cc	/^  public_int public_int_;$/;"	m	class:class_with_typedefs	file:
puff	zlib/contrib/puff/puff.c	/^int puff(unsigned char *dest,           \/* pointer to destination pointer *\/$/;"	f
pull	zlib/test/infcover.c	/^local unsigned pull(void *desc, unsigned char **buf)$/;"	f
pull_pid_from_list	gdb/gdbserver/linux-low.c	/^pull_pid_from_list (struct simple_pid_list **listp, int pid, int *statusp)$/;"	f	file:
pull_pid_from_list	gdb/linux-nat.c	/^pull_pid_from_list (struct simple_pid_list **listp, int pid, int *statusp)$/;"	f	file:
pulongest	gdb/common/print-utils.c	/^pulongest (ULONGEST u)$/;"	f
pure	include/hp-symtab.h	/^  unsigned int   pure:      1;  \/* pure (virtual) function      *\/$/;"	m	struct:quick_procedure
pure	include/hp-symtab.h	/^  unsigned int pure:        1;     \/* pure virtual function ?       *\/$/;"	m	struct:dntt_type_vfunc
purge_lwp_list	gdb/linux-nat.c	/^purge_lwp_list (int pid)$/;"	f	file:
purge_tests	gdb/testsuite/gdb.disasm/hppa.s	/^purge_tests$/;"	l
purple	gdb/testsuite/gdb.base/cvexpr.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
purple	gdb/testsuite/gdb.base/ptype.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
push	bfd/som.c	4919;"	d	file:
push	bfd/som.c	5231;"	d	file:
push	gdb/compile/compile-loc2c.c	/^push (int indent, string_file &stream, ULONGEST l)$/;"	f	file:
push	gdb/contrib/cleanup_check.py	/^    def push(self, location, lhs):$/;"	m	class:MasterCleanup
push	gdb/dwarf2expr.c	/^dwarf_expr_context::push (struct value *value, bool in_stack_memory)$/;"	f	class:dwarf_expr_context
push	gdb/target.c	/^target_stack::push (target_ops *t)$/;"	f	class:target_stack
push	sim/rx/rx.c	/^push(int val)$/;"	f	file:
push	zlib/test/infcover.c	/^local int push(void *desc, unsigned char *buf, unsigned len)$/;"	f
push_action	gdb/remote.c	/^vcont_builder::push_action (ptid_t ptid, bool step, gdb_signal siggnal)$/;"	f	class:vcont_builder
push_addr_bytes	gdb/m32c-tdep.c	/^  int push_addr_bytes;$/;"	m	struct:gdbarch_tdep	file:
push_address	gdb/dwarf2expr.c	/^dwarf_expr_context::push_address (CORE_ADDR value, bool in_stack_memory)$/;"	f	class:dwarf_expr_context
push_attr	zlib/contrib/untgz/untgz.c	/^void push_attr(struct attr_item **list,char *fname,int mode,time_t time)$/;"	f
push_context	gdb/buildsym.c	/^push_context (int desc, CORE_ADDR valu)$/;"	f
push_dummy_call	gdb/gdbarch.c	/^  gdbarch_push_dummy_call_ftype *push_dummy_call;$/;"	m	struct:gdbarch	file:
push_dummy_code	gdb/gdbarch.c	/^  gdbarch_push_dummy_code_ftype *push_dummy_code;$/;"	m	struct:gdbarch	file:
push_dummy_code	gdb/infcall.c	/^push_dummy_code (struct gdbarch *gdbarch,$/;"	f	file:
push_dummy_failure	libiberty/regex.c	/^  push_dummy_failure,$/;"	e	enum:__anon1180	file:
push_event	gdb/ser-base.c	/^push_event (void *context)$/;"	f	file:
push_event	gdb/ser-base.c	/^static timer_handler_func push_event;$/;"	v	file:
push_index	readline/input.c	/^static int pop_index, push_index;$/;"	v	file:
push_interrupt_level	sim/mn10300/dv-mn103int.c	/^push_interrupt_level (struct hw *me,$/;"	f	file:
push_l	sim/testsuite/sim/h8300/stack.s	/^push_l:$/;"	l
push_large_arguments	gdb/mep-tdep.c	/^push_large_arguments (CORE_ADDR sp, int argc, struct value **argv,$/;"	f	file:
push_level	gdb/ui-out.c	/^ui_out::push_level (ui_out_type type)$/;"	f	class:ui_out
push_number	bfd/doc/chew.c	/^push_number ()$/;"	f	file:
push_opcode	gdb/gdbserver/linux-x86-low.c	/^push_opcode (unsigned char *buf, const char *op)$/;"	f	file:
push_parse_stack	gdb/mdebugread.c	/^push_parse_stack (void)$/;"	f	file:
push_processed_type	libiberty/cplus-dem.c	/^push_processed_type (struct work_stuff *work, int typevec_index)$/;"	f	file:
push_reg	gdb/mn10300-tdep.c	/^push_reg (pv_t *regs, struct pv_area *stack, int regnum)$/;"	f	file:
push_s_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^push_s_prologue:$/;"	l
push_stack_item	gdb/arm-tdep.c	/^push_stack_item (struct stack_item *prev, const gdb_byte *contents, int len)$/;"	f	file:
push_stack_item	gdb/avr-tdep.c	/^push_stack_item (struct stack_item *prev, const bfd_byte *contents, int len)$/;"	f	file:
push_stack_item	gdb/cris-tdep.c	/^push_stack_item (struct stack_item *prev, const gdb_byte *contents, int len)$/;"	f	file:
push_stop_notification	gdb/gdbserver/server.c	/^push_stop_notification (ptid_t ptid, struct target_waitstatus *status)$/;"	f	file:
push_stop_reply	gdb/remote.c	/^remote_target::push_stop_reply (struct stop_reply *new_event)$/;"	f	class:remote_target
push_subfile	gdb/buildsym.c	/^push_subfile (void)$/;"	f
push_target	gdb/target.c	/^push_target (struct target_ops *t)$/;"	f
push_text	bfd/doc/chew.c	/^push_text ()$/;"	f	file:
push_thread_stack_temporary	gdb/thread.c	/^push_thread_stack_temporary (thread_info *tp, struct value *v)$/;"	f
push_thumb2_insn16	bfd/elf32-arm.c	/^push_thumb2_insn16 (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
push_thumb2_insn32	bfd/elf32-arm.c	/^push_thumb2_insn32 (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
push_type	gdb/parse.c	/^push_type (enum type_pieces tp)$/;"	f
push_type_int	gdb/parse.c	/^push_type_int (int n)$/;"	f
push_type_stack	gdb/parse.c	/^push_type_stack (struct type_stack *stack)$/;"	f
push_w	sim/testsuite/sim/h8300/stack.s	/^push_w:$/;"	l
pushebp	zlib/contrib/masmx86/match686.asm	/^    pushebp         equ     dword ptr[esp+NbStack-12]$/;"	d
pushebx	zlib/contrib/masmx86/match686.asm	/^    pushebx         equ     dword ptr[esp+NbStack-24]$/;"	d
pushedi	zlib/contrib/masmx86/match686.asm	/^    pushedi         equ     dword ptr[esp+NbStack-16]$/;"	d
pushesi	zlib/contrib/masmx86/match686.asm	/^    pushesi         equ     dword ptr[esp+NbStack-20]$/;"	d
pushf	gdb/compile/compile-loc2c.c	/^pushf (int indent, string_file &stream, const char *format, ...)$/;"	f	file:
pushf_register	gdb/compile/compile-loc2c.c	/^pushf_register (int indent, string_file &stream,$/;"	f	file:
pushf_register_address	gdb/compile/compile-loc2c.c	/^pushf_register_address (int indent, string_file &stream,$/;"	f	file:
pushfp_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^pushfp_prologue:$/;"	l
pushj_stub_info	bfd/elf64-mmix.c	/^  struct pushj_stub_info$/;"	s	struct:_mmix_elf_section_data	file:
pushpc	sim/rx/rx.c	/^pushpc(int val)$/;"	f	file:
pushpop	sim/testsuite/sim/h8300/ldm.s	/^pushpop:$/;"	l
pushrbp	gdb/testsuite/gdb.arch/amd64-prologue-skip.S	/^pushrbp: .globl pushrbp$/;"	l
put	gdb/mi/mi-out.c	/^mi_ui_out::put (ui_file *where)$/;"	f	class:mi_ui_out
put	gdb/testsuite/gdb.cp/templates.cc	/^T7::put(int i)$/;"	f	class:T7
put	opcodes/microblaze-opcm.h	/^  idiv, idivu, bsll, bsra, bsrl, get, put, nget, nput, cget, cput,$/;"	e	enum:microblaze_instr
put4	zlib/examples/gzjoin.c	/^local void put4(unsigned long val, FILE *out)$/;"	f
putDebugChar	gdb/stubs/sh-stub.c	/^putDebugChar (char ch)$/;"	f
putDebugCharReady	gdb/stubs/sh-stub.c	/^putDebugCharReady (void)$/;"	f
putShortMSB	zlib/deflate.c	/^local void putShortMSB (s, b)$/;"	f
put_arm_insn	bfd/elf32-arm.c	/^put_arm_insn (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
put_be	sim/rx/gdb-if.c	/^put_be (unsigned char *buf, int length, DI val)$/;"	f	file:
put_bit	sim/m32c/srcdest.c	/^put_bit (srcdest sd, int val)$/;"	f
put_bit2	sim/m32c/srcdest.c	/^put_bit2 (srcdest sd, int bit, int val)$/;"	f
put_bits	gdb/findcmd.c	/^put_bits (bfd_uint64_t data, gdb::byte_vector &buf, int bits, bfd_boolean big_p)$/;"	f	file:
put_byte	zlib/deflate.h	281;"	d
put_dest	sim/m32c/srcdest.c	/^put_dest (srcdest sd, int v)$/;"	f
put_field	gdb/target-float.c	/^put_field (unsigned char *data, enum floatformat_byteorders order,$/;"	f	file:
put_field	libiberty/floatformat.c	/^put_field (unsigned char *data, enum floatformat_byteorders order,$/;"	f	file:
put_frame_register	gdb/frame.c	/^put_frame_register (struct frame_info *frame, int regnum,$/;"	f
put_frame_register_bytes	gdb/frame.c	/^put_frame_register_bytes (struct frame_info *frame, int regnum,$/;"	f
put_insn_int_value	opcodes/epiphany-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/fr30-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/frv-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/ip2k-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/iq2000-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/lm32-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/m32c-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/m32r-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/mep-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/mt-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/or1k-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/xc16x-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_insn_int_value	opcodes/xstormy16-ibld.c	/^put_insn_int_value (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
put_le	sim/aarch64/interp.c	/^put_le (unsigned char *buf, unsigned int length, bfd_vma val)$/;"	f	file:
put_le	sim/m32c/gdb-if.c	/^put_le (unsigned char *buf, int length, DI val)$/;"	f	file:
put_le	sim/rl78/gdb-if.c	/^put_le (unsigned char *buf, int length, SI val)$/;"	f	file:
put_le	sim/rx/gdb-if.c	/^put_le (unsigned char *buf, int length, DI val)$/;"	f	file:
put_objfile_before	gdb/objfiles.c	/^put_objfile_before (struct objfile *objfile, struct objfile *before_this)$/;"	f
put_op	sim/msp430/msp430-sim.c	/^put_op (SIM_DESC sd, MSP430_Opcode_Decoded *opc, int n, int val)$/;"	f	file:
put_op	sim/rl78/rl78.c	/^put_op (const RL78_Opcode_Decoded *rd, int i, int for_data, int v)$/;"	f	file:
put_op	sim/rx/rx.c	/^put_op (const RX_Opcode_Decoded *rd, int i, int v)$/;"	f	file:
put_reg	sim/m32c/reg.c	/^put_reg (reg_id id, unsigned int v)$/;"	f
put_reg	sim/rx/reg.c	/^put_reg (int id, unsigned int v)$/;"	f
put_reg64	sim/rx/reg.c	/^put_reg64 (int id, unsigned long long v)$/;"	f
put_reg_ll	sim/m32c/reg.c	/^put_reg_ll (reg_id id, DI v)$/;"	f
put_reloc	bfd/aout-ns32k.c	/^MY (put_reloc) (bfd *abfd,$/;"	f	file:
put_short	zlib/trees.c	174;"	d	file:
put_thumb2_insn	bfd/elf32-arm.c	/^put_thumb2_insn (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
put_thumb_insn	bfd/elf32-arm.c	/^put_thumb_insn (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
put_value	bfd/elflink.c	/^put_value (bfd_vma size,$/;"	f	file:
put_values_in_icache	sim/igen/gen-icache.h	/^  put_values_in_icache = 0x2,$/;"	e	enum:__anon561
put_values_in_icache	sim/ppc/gen-icache.h	/^  put_values_in_icache = 0x2,$/;"	e	enum:__anon918
put_word	bfd/elfxx-sparc.h	/^  void (*put_word) (bfd *, bfd_vma, void *);$/;"	m	struct:_bfd_sparc_elf_link_hash_table
put_word	bfd/elfxx-tilegx.c	/^  void (*put_word) (bfd *, bfd_vma, void *);$/;"	m	struct:tilegx_elf_link_hash_table	file:
putc	gdb/gnulib/import/error.c	86;"	d	file:
putc	gdb/gnulib/import/error.c	87;"	d	file:
putc	gdb/ui-file.c	/^ui_file::putc (int c)$/;"	f	class:ui_file
putch	gdb/completer.h	/^  mld_putch_ftype *putch;$/;"	m	struct:match_list_displayer
putchar_filtered	gdb/utils.c	/^putchar_filtered (int c)$/;"	f
putchar_unfiltered	gdb/utils.c	/^putchar_unfiltered (int c)$/;"	f
putd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
putenv	libiberty/putenv.c	/^putenv (const char *string)$/;"	f
putenv	libiberty/putenv.c	42;"	d	file:
putenv	libiberty/putenv.c	63;"	d	file:
putfoo	gdb/testsuite/gdb.base/opaque1.c	/^void putfoo (struct foo *foop)$/;"	f
putop	opcodes/i386-dis.c	/^putop (const char *in_template, int sizeflag)$/;"	f	file:
putpacket	gdb/stubs/i386-stub.c	/^putpacket (unsigned char *buffer)$/;"	f
putpacket	gdb/stubs/m32r-stub.c	/^putpacket (unsigned char *buffer)$/;"	f	file:
putpacket	gdb/stubs/m68k-stub.c	/^putpacket (buffer)$/;"	f
putpacket	gdb/stubs/sh-stub.c	/^putpacket (char *buffer)$/;"	f	file:
putpacket	gdb/stubs/sparc-stub.c	/^putpacket (unsigned char *buffer)$/;"	f	file:
putpkt	gdb/gdbserver/remote-utils.c	/^putpkt (char *buf)$/;"	f
putpkt	gdb/remote.c	/^putpkt (remote_target *remote, const char *buf)$/;"	f
putpkt	gdb/remote.c	/^remote_target::putpkt (const char *buf)$/;"	f	class:remote_target
putpkt_binary	gdb/gdbserver/remote-utils.c	/^putpkt_binary (char *buf, int cnt)$/;"	f
putpkt_binary	gdb/remote.c	/^remote_target::putpkt_binary (const char *buf, int cnt)$/;"	f	class:remote_target
putpkt_binary_1	gdb/gdbserver/remote-utils.c	/^putpkt_binary_1 (char *buf, int cnt, int is_notif)$/;"	f	file:
putpkt_notif	gdb/gdbserver/remote-utils.c	/^putpkt_notif (char *buf)$/;"	f
puts	gdb/completer.h	/^  mld_puts_ftype *puts;$/;"	m	struct:match_list_displayer
puts	gdb/tui/tui-file.c	/^tui_file::puts (const char *linebuffer)$/;"	f	class:tui_file
puts	gdb/ui-file.c	/^null_file::puts (const char *)$/;"	f	class:null_file
puts	gdb/ui-file.c	/^stderr_file::puts (const char *linebuffer)$/;"	f	class:stderr_file
puts	gdb/ui-file.c	/^stdio_file::puts (const char *linebuffer)$/;"	f	class:stdio_file
puts	gdb/ui-file.c	/^tee_file::puts (const char *linebuffer)$/;"	f	class:tee_file
puts	gdb/ui-file.h	/^  virtual void puts (const char *str)$/;"	f	class:ui_file
puts_debug	gdb/utils.c	/^puts_debug (char *prefix, char *string, char *suffix)$/;"	f
puts_filtered	gdb/utils.c	/^puts_filtered (const char *string)$/;"	f
puts_filtered_tabular	gdb/utils.c	/^puts_filtered_tabular (char *string, int width, int right)$/;"	f
puts_unfiltered	gdb/utils.c	/^puts_unfiltered (const char *string)$/;"	f
putstr	gdb/ui-file.c	/^ui_file::putstr (const char *str, int quoter)$/;"	f	class:ui_file
putstrn	gdb/ui-file.c	/^ui_file::putstrn (const char *str, int n, int quoter)$/;"	f	class:ui_file
pututline	readline/examples/rlfe/os.h	267;"	d
putx	gdb/testsuite/gdb.disasm/mn10300.s	/^	putx d1$/;"	d
pv_add	gdb/prologue-value.c	/^pv_add (pv_t a, pv_t b)$/;"	f
pv_add_constant	gdb/prologue-value.c	/^pv_add_constant (pv_t v, CORE_ADDR k)$/;"	f
pv_area	gdb/prologue-value.c	/^pv_area::pv_area (int base_reg, int addr_bit)$/;"	f	class:pv_area
pv_area	gdb/prologue-value.h	/^class pv_area$/;"	c
pv_boolean	gdb/prologue-value.h	/^enum pv_boolean {$/;"	g
pv_char_array	gdb/testsuite/gdb.base/ptype.c	/^t_char_array *pv_char_array;$/;"	v
pv_constant	gdb/prologue-value.c	/^pv_constant (CORE_ADDR k)$/;"	f
pv_definite_no	gdb/prologue-value.h	/^  pv_definite_no,$/;"	e	enum:pv_boolean
pv_definite_yes	gdb/prologue-value.h	/^  pv_definite_yes,$/;"	e	enum:pv_boolean
pv_dup	opcodes/opc2c.c	/^pv_dup (char * p, char * ep)$/;"	f	file:
pv_dup	sim/m32c/opc2c.c	/^pv_dup (char *p, char *ep)$/;"	f	file:
pv_is_array_ref	gdb/prologue-value.c	/^pv_is_array_ref (pv_t addr, CORE_ADDR size,$/;"	f
pv_is_constant	gdb/prologue-value.c	/^pv_is_constant (pv_t a)$/;"	f
pv_is_identical	gdb/prologue-value.c	/^pv_is_identical (pv_t a, pv_t b)$/;"	f
pv_is_register	gdb/prologue-value.c	/^pv_is_register (pv_t a, int r)$/;"	f
pv_is_register_k	gdb/prologue-value.c	/^pv_is_register_k (pv_t a, int r, CORE_ADDR k)$/;"	f
pv_logical_and	gdb/prologue-value.c	/^pv_logical_and (pv_t a, pv_t b)$/;"	f
pv_maybe	gdb/prologue-value.h	/^  pv_maybe,$/;"	e	enum:pv_boolean
pv_register	gdb/prologue-value.c	/^pv_register (int reg, CORE_ADDR k)$/;"	f
pv_subtract	gdb/prologue-value.c	/^pv_subtract (pv_t a, pv_t b)$/;"	f
pv_t	gdb/prologue-value.h	/^typedef struct prologue_value pv_t;$/;"	t	typeref:struct:prologue_value
pv_unknown	gdb/prologue-value.c	/^pv_unknown (void)$/;"	f
pvk_constant	gdb/prologue-value.h	/^  pvk_constant,$/;"	e	enum:prologue_value_kind
pvk_register	gdb/prologue-value.h	/^  pvk_register,$/;"	e	enum:prologue_value_kind
pvk_unknown	gdb/prologue-value.h	/^  pvk_unknown,$/;"	e	enum:prologue_value_kind
pvla	gdb/testsuite/gdb.fortran/vla.f90	/^  real, pointer :: pvla /;"	v	program:vla
pvla2	gdb/testsuite/gdb.mi/vla.f90	/^  real, pointer :: pvla2 /;"	v	program:vla
pvr_register_prefix	opcodes/microblaze-opc.h	/^char pvr_register_prefix[] = "rpvr";$/;"	v
pwait	libiberty/pexecute.c	/^pwait (int pid, int *status, int flags ATTRIBUTE_UNUSED)$/;"	f
pwd_command	gdb/cli/cli-cmds.c	/^pwd_command (const char *args, int from_tty)$/;"	f	file:
pwdtime	sim/erc32/sis.h	/^    uint64          pwdtime;	\/* Cycles in power-down mode *\/$/;"	m	struct:pstate
pwinerror	zlib/minigzip.c	/^static void pwinerror (s)$/;"	f	file:
pwinerror	zlib/test/minigzip.c	/^static void pwinerror (s)$/;"	f	file:
pxdbed	include/hp-symtab.h	/^  unsigned int     pxdbed : 1;   \/* 1 => file has been preprocessed      *\/$/;"	m	struct:PXDB_struct
pxdbed	include/hp-symtab.h	/^  unsigned int  pxdbed : 1;   \/* 1 => file has been preprocessed      *\/$/;"	m	struct:DOC_info_PXDB_header_struct
py_bp	gdb/python/py-finishbreakpoint.c	/^  gdbpy_breakpoint_object py_bp;$/;"	m	struct:finish_breakpoint_object	file:
py_bp_object	gdb/breakpoint.h	/^  gdbpy_breakpoint_object *py_bp_object = NULL;$/;"	m	struct:breakpoint
py_free_inferior	gdb/python/py-inferior.c	/^py_free_inferior (struct inferior *inf, void *datum)$/;"	f	file:
py_free_objfile	gdb/python/py-objfile.c	/^py_free_objfile (struct objfile *objfile, void *datum)$/;"	f	file:
py_free_pspace	gdb/python/py-progspace.c	/^py_free_pspace (struct program_space *pspace, void *datum)$/;"	f	file:
py_get_arg_types_method_name	gdb/python/py-xmethods.c	/^static PyObject *py_get_arg_types_method_name = NULL;$/;"	v	file:
py_insn_getset	gdb/python/py-instruction.c	/^static gdb_PyGetSetDef py_insn_getset[] =$/;"	v	file:
py_insn_getter	gdb/python/py-instruction.c	/^py_insn_getter (PyObject *self, void *closure)$/;"	f	file:
py_insn_obj	gdb/python/py-instruction.c	/^} py_insn_obj;$/;"	t	typeref:struct:__anon2083	file:
py_insn_type	gdb/python/py-instruction.c	/^PyTypeObject py_insn_type = {$/;"	v
py_match_method_name	gdb/python/py-xmethods.c	/^static PyObject *py_match_method_name = NULL;$/;"	v	file:
py_mi_print_variables	gdb/python/py-framefilter.c	/^py_mi_print_variables (PyObject *filter, struct ui_out *out,$/;"	f	file:
py_print_args	gdb/python/py-framefilter.c	/^py_print_args (PyObject *filter,$/;"	f	file:
py_print_frame	gdb/python/py-framefilter.c	/^py_print_frame (PyObject *filter, frame_filter_flags flags,$/;"	f	file:
py_print_locals	gdb/python/py-framefilter.c	/^py_print_locals (PyObject *filter,$/;"	f	file:
py_print_single_arg	gdb/python/py-framefilter.c	/^py_print_single_arg (struct ui_out *out,$/;"	f	file:
py_print_type	gdb/python/py-framefilter.c	/^py_print_type (struct ui_out *out, struct value *val)$/;"	f	file:
py_print_value	gdb/python/py-framefilter.c	/^py_print_value (struct ui_out *out, struct value *val,$/;"	f	file:
py_type_printers	gdb/extension.h	/^  void *py_type_printers = nullptr;$/;"	m	struct:ext_lang_type_printers
py_varobj_get_iterator	gdb/python/py-varobj.c	/^py_varobj_get_iterator (struct varobj *var, PyObject *printer)$/;"	f
py_varobj_iter	gdb/python/py-varobj.c	/^struct py_varobj_iter$/;"	s	file:
py_varobj_iter_ctor	gdb/python/py-varobj.c	/^py_varobj_iter_ctor (struct py_varobj_iter *self,$/;"	f
py_varobj_iter_dtor	gdb/python/py-varobj.c	/^py_varobj_iter_dtor (struct varobj_iter *self)$/;"	f	file:
py_varobj_iter_new	gdb/python/py-varobj.c	/^py_varobj_iter_new (struct varobj *var, PyObject *pyiter)$/;"	f
py_varobj_iter_next	gdb/python/py-varobj.c	/^py_varobj_iter_next (struct varobj_iter *self)$/;"	f	file:
py_varobj_iter_ops	gdb/python/py-varobj.c	/^static const struct varobj_iter_ops py_varobj_iter_ops =$/;"	v	typeref:struct:varobj_iter_ops	file:
pybp_code	gdb/python/py-breakpoint.c	/^struct pybp_code$/;"	s	file:
pybp_codes	gdb/python/py-breakpoint.c	/^static struct pybp_code pybp_codes[] =$/;"	v	typeref:struct:pybp_code	file:
pybp_watch_types	gdb/python/py-breakpoint.c	/^static struct pybp_code pybp_watch_types[] =$/;"	v	typeref:struct:pybp_code	file:
pyr_datum	include/opcode/pyr.h	/^struct pyr_datum$/;"	s
pyr_how	include/opcode/pyr.h	113;"	d
pyr_insn_format	include/opcode/pyr.h	/^typedef struct pyr_insn_format$/;"	s
pyr_insn_format	include/opcode/pyr.h	/^} pyr_insn_format;$/;"	t	typeref:struct:pyr_insn_format
pyr_mask	include/opcode/pyr.h	115;"	d
pyr_name	include/opcode/pyr.h	116;"	d
pyr_nargs	include/opcode/pyr.h	114;"	d
pyr_opcode	include/opcode/pyr.h	/^struct pyr_opcode		\/* pyr opcode text *\/$/;"	s
pyr_opcodes	include/opcode/pyr.h	/^struct pyr_opcode pyr_opcodes[] =$/;"	v	typeref:struct:pyr_opcode
python_GdbMethods	gdb/python/python.c	/^PyMethodDef python_GdbMethods[] =$/;"	v
python_GdbModuleDef	gdb/python/python.c	/^struct PyModuleDef python_GdbModuleDef =$/;"	v	typeref:struct:PyModuleDef
python_command	gdb/python/python.c	/^python_command (const char *arg, int from_tty)$/;"	f	file:
python_control	gdb/cli/cli-script.h	/^  python_control,$/;"	e	enum:command_control_type
python_excp_enums	gdb/python/python.c	/^static const char *const python_excp_enums[] =$/;"	v	file:
python_excp_full	gdb/python/python.c	/^static const char python_excp_full[] = "full";$/;"	v	file:
python_excp_message	gdb/python/python.c	/^static const char python_excp_message[] = "message";$/;"	v	file:
python_excp_none	gdb/python/python.c	/^static const char python_excp_none[] = "none";$/;"	v	file:
python_extension_ops	gdb/python/python.c	/^const struct extension_language_ops python_extension_ops =$/;"	v	typeref:struct:extension_language_ops
python_extension_script_ops	gdb/python/python.c	/^const struct extension_language_script_ops python_extension_script_ops =$/;"	v	typeref:struct:extension_language_script_ops
python_gdbarch	gdb/python/python.c	/^struct gdbarch *python_gdbarch;$/;"	v	typeref:struct:gdbarch
python_inferior_deleted	gdb/python/py-inferior.c	/^python_inferior_deleted (struct inferior *inf)$/;"	f	file:
python_inferior_exit	gdb/python/py-inferior.c	/^python_inferior_exit (struct inferior *inf)$/;"	f	file:
python_interactive_command	gdb/python/python.c	/^python_interactive_command (const char *arg, int from_tty)$/;"	f	file:
python_language	gdb/python/python.c	/^const struct language_defn *python_language;$/;"	v	typeref:struct:language_defn
python_libdir	gdb/main.c	/^char *python_libdir = 0;$/;"	v
python_new_inferior	gdb/python/py-inferior.c	/^python_new_inferior (struct inferior *inf)$/;"	f	file:
python_new_objfile	gdb/python/py-inferior.c	/^python_new_objfile (struct objfile *objfile)$/;"	f	file:
python_on_inferior_call_post	gdb/python/py-inferior.c	/^python_on_inferior_call_post (ptid_t thread, CORE_ADDR address)$/;"	f	file:
python_on_inferior_call_pre	gdb/python/py-inferior.c	/^python_on_inferior_call_pre (ptid_t thread, CORE_ADDR address)$/;"	f	file:
python_on_memory_change	gdb/python/py-inferior.c	/^python_on_memory_change (struct inferior *inferior, CORE_ADDR addr, ssize_t len, const bfd_byte *data)$/;"	f	file:
python_on_normal_stop	gdb/python/py-inferior.c	/^python_on_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
python_on_register_change	gdb/python/py-inferior.c	/^python_on_register_change (struct frame_info *frame, int regnum)$/;"	f	file:
python_on_resume	gdb/python/py-inferior.c	/^python_on_resume (ptid_t ptid)$/;"	f	file:
python_run_simple_file	gdb/python/python.c	/^python_run_simple_file (FILE *file, const char *filename)$/;"	f	file:
python_string_to_host_string	gdb/python/py-utils.c	/^python_string_to_host_string (PyObject *obj)$/;"	f	class:gdb
python_string_to_target_python_string	gdb/python/py-utils.c	/^python_string_to_target_python_string (PyObject *obj)$/;"	f
python_string_to_target_string	gdb/python/py-utils.c	/^python_string_to_target_string (PyObject *obj)$/;"	f	class:gdb
python_string_to_unicode	gdb/python/py-utils.c	/^python_string_to_unicode (PyObject *obj)$/;"	f
python_xmethod_worker	gdb/python/py-xmethods.c	/^python_xmethod_worker::python_xmethod_worker (PyObject *py_worker,$/;"	f	class:python_xmethod_worker
pyty_code	gdb/python/py-type.c	/^struct pyty_code$/;"	s	file:
pyty_codes	gdb/python/py-type.c	/^static struct pyty_code pyty_codes[] =$/;"	v	typeref:struct:pyty_code	file:
pyty_field_object	gdb/python/py-type.c	/^typedef struct pyty_field_object$/;"	s	file:
pyty_type_object	gdb/python/py-type.c	/^typedef struct pyty_type_object$/;"	s	file:
pyuw_create_unwind_info	gdb/python/py-unwind.c	/^pyuw_create_unwind_info (PyObject *pyo_pending_frame,$/;"	f	file:
pyuw_dealloc_cache	gdb/python/py-unwind.c	/^pyuw_dealloc_cache (struct frame_info *this_frame, void *cache)$/;"	f	file:
pyuw_debug	gdb/python/py-unwind.c	/^static unsigned int pyuw_debug = 0;$/;"	v	file:
pyuw_gdbarch_data	gdb/python/py-unwind.c	/^static struct gdbarch_data *pyuw_gdbarch_data;$/;"	v	typeref:struct:gdbarch_data	file:
pyuw_gdbarch_data_init	gdb/python/py-unwind.c	/^pyuw_gdbarch_data_init (struct gdbarch *gdbarch)$/;"	f	file:
pyuw_gdbarch_data_type	gdb/python/py-unwind.c	/^struct pyuw_gdbarch_data_type$/;"	s	file:
pyuw_object_attribute_to_pointer	gdb/python/py-unwind.c	/^pyuw_object_attribute_to_pointer (PyObject *pyo, const char *attr_name,$/;"	f	file:
pyuw_on_new_gdbarch	gdb/python/py-unwind.c	/^pyuw_on_new_gdbarch (struct gdbarch *newarch)$/;"	f	file:
pyuw_parse_register_id	gdb/python/py-unwind.c	/^pyuw_parse_register_id (struct gdbarch *gdbarch, PyObject *pyo_reg_id,$/;"	f	file:
pyuw_prev_register	gdb/python/py-unwind.c	/^pyuw_prev_register (struct frame_info *this_frame, void **cache_ptr,$/;"	f	file:
pyuw_sniffer	gdb/python/py-unwind.c	/^pyuw_sniffer (const struct frame_unwind *self, struct frame_info *this_frame,$/;"	f	file:
pyuw_this_id	gdb/python/py-unwind.c	/^pyuw_this_id (struct frame_info *this_frame, void **cache_ptr,$/;"	f	file:
pyuw_value_obj_to_pointer	gdb/python/py-unwind.c	/^pyuw_value_obj_to_pointer (PyObject *pyo_value, CORE_ADDR *addr)$/;"	f	file:
pyver	gdb/python/python-config.py	/^pyver = sysconfig.get_config_var('VERSION')$/;"	v
q	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	m	struct:struct17	file:
q	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
q	gdb/testsuite/gdb.base/watch-bitfields.c	/^} q = { 0 };$/;"	v	typeref:struct:foo
q	gdb/testsuite/gdb.cp/chained-calls.cc	/^q (const A &a)$/;"	f
q	gdb/testsuite/gdb.cp/nsdecl.cc	/^int q;$/;"	v
q	gdb/testsuite/gdb.dwarf2/pieces.c	/^struct C { int i; int j; int q; };$/;"	m	struct:C	file:
q	gdb/testsuite/gdb.fortran/derived-type.f90	/^  type(foo) :: q$/;"	v	program:main
q	sim/common/cgen-par.h	/^  CGEN_WRITE_QUEUE_ELEMENT q[CGEN_WRITE_QUEUE_SIZE];$/;"	m	struct:__anon686
q	sim/frv/profile.c	/^  CACHE_QUEUE_ELEMENT q[CACHE_QUEUE_SIZE];$/;"	m	struct:__anon246	file:
q10_opcodes	opcodes/iq2000-desc.h	/^typedef enum q10_opcodes {$/;"	g
q10s_functions	opcodes/iq2000-desc.h	/^typedef enum q10s_functions {$/;"	g
q_back	libiberty/insque.c	/^  struct qelem *q_back;$/;"	m	struct:qelem	typeref:struct:qelem::qelem	file:
q_forw	libiberty/insque.c	/^  struct qelem *q_forw;$/;"	m	struct:qelem	typeref:struct:qelem::qelem	file:
q_magic_format	bfd/libaout.h	/^  q_magic_format$/;"	e	enum:aout_subformat
q_mode	opcodes/i386-dis.c	/^  q_mode,$/;"	e	enum:__anon42	file:
q_scalar_mode	opcodes/i386-dis.c	/^  q_scalar_mode,$/;"	e	enum:__anon42	file:
q_scalar_swap_mode	opcodes/i386-dis.c	/^  q_scalar_swap_mode,$/;"	e	enum:__anon42	file:
q_swap_mode	opcodes/i386-dis.c	/^  q_swap_mode,$/;"	e	enum:__anon42	file:
qbranch_target_overflow	include/opcode/pru.h	/^  qbranch_target_overflow,$/;"	e	enum:overflow_type
qdotadroff	include/vms/eiaf.h	/^  unsigned char qdotadroff[4];$/;"	m	struct:vms_eiaf
qelem	libiberty/insque.c	/^struct qelem {$/;"	s	file:
qf	gdb/symfile.h	/^  const struct quick_symbol_functions *qf;$/;"	m	struct:sym_fns	typeref:struct:sym_fns::quick_symbol_functions
qfunc	sim/sh/gencode.c	/^qfunc (const void *va, const void *vb)$/;"	f	file:
qh	sim/mips/sim-main.h	/^  signed48  qh[4]; $/;"	m	union:__anon848
qh_acc	sim/mips/mdmx.c	/^static const QH_ACC qh_acc[] = {$/;"	v	file:
qh_fmtsel	sim/mips/sim-main.h	803;"	d
qh_func	sim/mips/mdmx.c	/^static const QH_FUNC qh_func[] = {$/;"	v	file:
qh_map_acc	sim/mips/mdmx.c	/^qh_map_acc(signed48 a[], unsigned64 v1, signed16 h2, QH_ACC acc)$/;"	f	file:
qh_map_op	sim/mips/mdmx.c	/^qh_map_op(unsigned64 v1, signed16 h2, QH_FUNC func)$/;"	f	file:
qh_map_pick	sim/mips/mdmx.c	/^qh_map_pick(sim_cpu *cpu, unsigned64 v1, signed16 h2, int tf)$/;"	f	file:
qh_map_round	sim/mips/mdmx.c	/^qh_map_round(sim_cpu *cpu, address_word cia, signed16 h2, QH_ROUND round)$/;"	f	file:
qh_map_test	sim/mips/mdmx.c	/^qh_map_test(sim_cpu *cpu, unsigned64 v1, signed16 h2, int cond)$/;"	f	file:
qh_round	sim/mips/mdmx.c	/^static const QH_ROUND qh_round[] = {$/;"	v	file:
qh_shuffle	sim/mips/mdmx.c	/^static const sh_map qh_shuffle[][4] = {$/;"	v	file:
qh_vector_acc	sim/mips/mdmx.c	/^qh_vector_acc(signed48 a[], unsigned64 v1, unsigned64 v2, QH_ACC acc)$/;"	f	file:
qh_vector_op	sim/mips/mdmx.c	/^qh_vector_op(unsigned64 v1, unsigned64 v2, QH_FUNC func)$/;"	f	file:
qh_vector_pick	sim/mips/mdmx.c	/^qh_vector_pick(sim_cpu *cpu, unsigned64 v1, unsigned64 v2, int tf)$/;"	f	file:
qh_vector_round	sim/mips/mdmx.c	/^qh_vector_round(sim_cpu *cpu, address_word cia, unsigned64 v2, QH_ROUND round)$/;"	f	file:
qh_vector_test	sim/mips/mdmx.c	/^qh_vector_test(sim_cpu *cpu, unsigned64 v1, unsigned64 v2, int cond)$/;"	f	file:
qi_write	sim/common/cgen-par.h	/^    } qi_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon663
qmop	intl/plural-exp.h	/^    qmop			\/* Question mark operator.  *\/$/;"	e	enum:expression::operator
qnanm	sim/testsuite/sim/sh/fipr.s	/^qnanm:	.long	0xff800001$/;"	l
qnanp	sim/testsuite/sim/sh/fipr.s	/^qnanp:	.long	0x7f800001$/;"	l
qnx_reg64	gdb/nto-tdep.h	/^typedef char qnx_reg64[8];$/;"	t
qq	gdb/testsuite/gdb.guile/scm-symbol.c	/^int qq = 72;			\/* line of qq *\/$/;"	v
qq	gdb/testsuite/gdb.guile/scm-symtab.c	/^struct simple_struct qq;$/;"	v	typeref:struct:simple_struct
qq	gdb/testsuite/gdb.python/py-symbol.c	/^int qq = 72;			\/* line of qq *\/$/;"	v
qr	bfd/vms-alpha.c	/^  struct vector_type qr;	\/* Vector of struct alpha_vms_vma_ref.  *\/$/;"	m	struct:alpha_vms_shlib_el	typeref:struct:alpha_vms_shlib_el::vector_type	file:
qrelfixoff	include/vms/eiaf.h	/^  unsigned char qrelfixoff[4];$/;"	m	struct:vms_eiaf
qry	sim/common/dv-cfi.c	/^  unsigned char qry[3];$/;"	m	struct:cfi_query	file:
qsort	gdb/contrib/ari/update-web-ari.sh	/^function qsort (table,$/;"	f
qsort_cmp	gdb/objfiles.c	/^qsort_cmp (const void *a, const void *b)$/;"	f	file:
qsort_fde_cmp	gdb/dwarf2-frame.c	/^qsort_fde_cmp (const void *a, const void *b)$/;"	f	file:
qt_args	gdb/top.c	/^struct qt_args$/;"	s	file:
quad2hex	gdb/stubs/ia64vms-stub.c	/^quad2hex (unsigned char *p, unsigned __int64 v)$/;"	f	file:
quadrant	bfd/som.h	/^  unsigned int quadrant : 2;$/;"	m	struct:som_copyable_section_data_struct
quadrant	include/som/internal.h	/^  unsigned int quadrant : 2;$/;"	m	struct:som_subspace_dictionary_record
qualified_name	gdb/c-exp.y	/^qualified_name:	TYPENAME COLONCOLON name$/;"	l
qualified_name	gdb/p-exp.y	/^qualified_name:	typebase COLONCOLON name$/;"	l
qualifier	gdb/cp-name-parser.y	/^qualifier	:	RESTRICT$/;"	l
qualifier	include/opcode/aarch64.h	/^  aarch64_opnd_qualifier_t qualifier;$/;"	m	struct:aarch64_opnd_info
qualifier_name	include/som/aout.h	/^  unsigned char qualifier_name[4];$/;"	m	struct:som_external_symbol_dictionary_record
qualifier_name	include/som/lst.h	/^  unsigned char qualifier_name[4];$/;"	m	struct:som_external_lst_symbol_record
qualifier_string	libiberty/cplus-dem.c	/^qualifier_string (int type_quals)$/;"	f	file:
qualifier_value_in_range_constraint_p	opcodes/aarch64-opc.c	/^qualifier_value_in_range_constraint_p (aarch64_opnd_qualifier_t qualifier)$/;"	f	file:
qualifiers	gdb/cp-name-parser.y	/^qualifiers	:	qualifier$/;"	l
qualifiers_list	include/opcode/aarch64.h	/^  aarch64_opnd_qualifier_seq_t qualifiers_list[AARCH64_MAX_QLF_SEQ_NUM];$/;"	m	struct:aarch64_opcode
qualifiers_opt	gdb/cp-name-parser.y	/^qualifiers_opt	:	\/* epsilon *\/$/;"	l
query	gdb/utils.c	/^query (const char *ctlstr, ...)$/;"	f
query	sim/common/dv-cfi.c	/^  struct cfi_query query;$/;"	m	struct:cfi	typeref:struct:cfi::cfi_query	file:
query_field	gdb/ui-out.c	/^bool ui_out_table::query_field (int colno, int *width, int *alignment,$/;"	f	class:ui_out_table
query_if_trace_running	gdb/tracepoint.c	/^query_if_trace_running (int from_tty)$/;"	f
query_table_field	gdb/ui-out.c	/^ui_out::query_table_field (int colno, int *width, int *alignment,$/;"	f	class:ui_out
queue	gdb/gdbserver/notif.h	/^  QUEUE (notif_event_p) *queue;$/;"	m	struct:notif_server
queue	sim/common/sim-events.h	/^  sim_event *queue;$/;"	m	struct:_sim_events
queue	sim/frv/frv-sim.h	/^  struct frv_interrupt_queue_element queue[FRV_INTERRUPT_QUEUE_SIZE];$/;"	m	struct:frv_interrupt_state	typeref:struct:frv_interrupt_state::frv_interrupt_queue_element
queue	sim/ppc/events.c	/^  event_entry *queue;$/;"	m	struct:_event_queue	file:
queue	sim/ppc/events.h	/^(event_queue *queue);$/;"	v
queue_and_load_all_dwo_tus	gdb/dwarf2read.c	/^queue_and_load_all_dwo_tus (struct dwarf2_per_cu_data *per_cu)$/;"	f	file:
queue_and_load_dwo_tu	gdb/dwarf2read.c	/^queue_and_load_dwo_tu (void **slot, void *info)$/;"	f	file:
queue_comp_unit	gdb/dwarf2read.c	/^queue_comp_unit (struct dwarf2_per_cu_data *per_cu,$/;"	f	file:
queue_index	sim/frv/frv-sim.h	/^  int queue_index;$/;"	m	struct:frv_interrupt_state
queue_signal_command	gdb/infcmd.c	/^queue_signal_command (const char *signum_exp, int from_tty)$/;"	f	file:
queue_stop_reply	gdb/gdbserver/server.c	/^queue_stop_reply (ptid_t ptid, struct target_waitstatus *status)$/;"	f	file:
queue_stop_reply_callback	gdb/gdbserver/server.c	/^queue_stop_reply_callback (thread_info *thread)$/;"	f	file:
queue_store	sim/bfin/bfin-sim.c	/^queue_store (SIM_CPU *cpu, bu32 *addr, bu32 val)$/;"	f	file:
queued	gdb/dwarf2read.h	/^  unsigned int queued : 1;$/;"	m	struct:dwarf2_per_cu_data
queued_stop_reply	gdb/remote.c	/^remote_target::queued_stop_reply (ptid_t ptid)$/;"	f	class:remote_target
quick	gdb/dwarf2read.h	/^    struct dwarf2_per_cu_quick_data *quick;$/;"	m	union:dwarf2_per_cu_data::__anon1741	typeref:struct:dwarf2_per_cu_data::__anon1741::dwarf2_per_cu_quick_data
quick_alias	include/hp-symtab.h	/^typedef struct quick_alias$/;"	s
quick_alias_entry	include/hp-symtab.h	/^} quick_alias_entry, *quick_alias_entry_ptr;$/;"	t	typeref:struct:quick_alias
quick_alias_entry_ptr	include/hp-symtab.h	/^} quick_alias_entry, *quick_alias_entry_ptr;$/;"	t	typeref:struct:quick_alias
quick_aux_procedure	include/hp-symtab.h	/^typedef struct quick_aux_procedure$/;"	s
quick_aux_procedure_entry	include/hp-symtab.h	/^} quick_aux_procedure_entry, *quick_aux_procedure_entry_ptr;$/;"	t	typeref:struct:quick_aux_procedure
quick_aux_procedure_entry_ptr	include/hp-symtab.h	/^} quick_aux_procedure_entry, *quick_aux_procedure_entry_ptr;$/;"	t	typeref:struct:quick_aux_procedure
quick_class	include/hp-symtab.h	/^typedef struct quick_class$/;"	s
quick_class_entry	include/hp-symtab.h	/^} quick_class_entry, *quick_class_entry_ptr;$/;"	t	typeref:struct:quick_class
quick_class_entry_ptr	include/hp-symtab.h	/^} quick_class_entry, *quick_class_entry_ptr;$/;"	t	typeref:struct:quick_class
quick_file_entry	include/hp-symtab.h	/^} quick_file_entry, *quick_file_entry_ptr;$/;"	t	typeref:struct:quick_source
quick_file_entry_ptr	include/hp-symtab.h	/^} quick_file_entry, *quick_file_entry_ptr;$/;"	t	typeref:struct:quick_source
quick_file_names	gdb/dwarf2read.c	/^struct quick_file_names$/;"	s	file:
quick_mode_add_sub_op	gdb/cris-tdep.c	/^quick_mode_add_sub_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
quick_mode_and_cmp_move_or_op	gdb/cris-tdep.c	/^quick_mode_and_cmp_move_or_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
quick_mode_bdap_prefix	gdb/cris-tdep.c	/^quick_mode_bdap_prefix (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
quick_module	include/hp-symtab.h	/^typedef struct quick_module$/;"	s
quick_module_entry	include/hp-symtab.h	/^} quick_module_entry, *quick_module_entry_ptr;$/;"	t	typeref:struct:quick_module
quick_module_entry_ptr	include/hp-symtab.h	/^} quick_module_entry, *quick_module_entry_ptr;$/;"	t	typeref:struct:quick_module
quick_obj_ID	include/hp-symtab.h	/^typedef struct quick_obj_ID$/;"	s
quick_obj_ID_entry	include/hp-symtab.h	/^} quick_obj_ID_entry, *quick_obj_ID_entry_ptr;$/;"	t	typeref:struct:quick_obj_ID
quick_obj_ID_entry_ptr	include/hp-symtab.h	/^} quick_obj_ID_entry, *quick_obj_ID_entry_ptr;$/;"	t	typeref:struct:quick_obj_ID
quick_paragraph	include/hp-symtab.h	/^typedef struct quick_paragraph$/;"	s
quick_paragraph_entry	include/hp-symtab.h	/^} quick_paragraph_entry, *quick_paragraph_entry_ptr;$/;"	t	typeref:struct:quick_paragraph
quick_paragraph_entry_ptr	include/hp-symtab.h	/^} quick_paragraph_entry, *quick_paragraph_entry_ptr;$/;"	t	typeref:struct:quick_paragraph
quick_procedure	include/hp-symtab.h	/^typedef struct quick_procedure$/;"	s
quick_procedure_entry	include/hp-symtab.h	/^} quick_procedure_entry, *quick_procedure_entry_ptr;$/;"	t	typeref:struct:quick_procedure
quick_procedure_entry_ptr	include/hp-symtab.h	/^} quick_procedure_entry, *quick_procedure_entry_ptr;$/;"	t	typeref:struct:quick_procedure
quick_source	include/hp-symtab.h	/^typedef struct quick_source$/;"	s
quick_symbol_functions	gdb/symfile.h	/^struct quick_symbol_functions$/;"	s
quiet	libiberty/copysign.c	/^    unsigned int quiet:1;$/;"	m	struct:__anon1205::__anon1207	file:
quiet	libiberty/copysign.c	/^    unsigned int quiet:1;$/;"	m	struct:__anon1209::__anon1211	file:
quiet	libiberty/copysign.c	/^    unsigned int quiet:1;$/;"	m	struct:__anon1213::__anon1215	file:
quiet	libiberty/copysign.c	/^    unsigned int quiet:1;$/;"	m	struct:__anon1216::__anon1218	file:
quirk_gcc_member_function_pointer	gdb/dwarf2read.c	/^quirk_gcc_member_function_pointer (struct type *type, struct objfile *objfile)$/;"	f	file:
quirk_rust_enum	gdb/dwarf2read.c	/^quirk_rust_enum (struct type *type, struct objfile *objfile)$/;"	f	file:
quit	gdb/utils.c	/^quit (void)$/;"	f
quit	zlib/examples/fitblk.c	/^local void quit(char *why)$/;"	f
quit_command	gdb/cli/cli-cmds.c	/^quit_command (const char *args, int from_tty)$/;"	f
quit_confirm	gdb/top.c	/^quit_confirm (void)$/;"	f
quit_cover	gdb/top.c	/^quit_cover (void)$/;"	f
quit_flag	gdb/extension.c	/^static int quit_flag;$/;"	v	file:
quit_force	gdb/top.c	/^quit_force (int *exit_arg, int from_tty)$/;"	f
quit_handler	gdb/event-top.c	/^quit_handler_ftype *quit_handler = default_quit_handler;$/;"	v
quit_handler_ftype	gdb/defs.h	/^typedef void (quit_handler_ftype) (void);$/;"	t
quit_serial_event	gdb/event-top.c	/^static struct serial_event *quit_serial_event;$/;"	v	typeref:struct:serial_event	file:
quit_serial_event_clear	gdb/event-top.c	/^quit_serial_event_clear (void)$/;"	f
quit_serial_event_fd	gdb/event-top.c	/^quit_serial_event_fd (void)$/;"	f	file:
quit_serial_event_set	gdb/event-top.c	/^quit_serial_event_set (void)$/;"	f
quot	gdb/gnulib/import/inttypes.in.h	/^typedef struct { intmax_t quot; intmax_t rem; } imaxdiv_t;$/;"	m	struct:__anon1811
quote_breaks	readline/histexpand.c	/^quote_breaks (s)$/;"	f	file:
quote_char	gdb/completer.h	/^  int quote_char () { return m_quote_char; }$/;"	f	class:completion_tracker
quote_characters	gdb/completer.c	/^  const char *quote_characters;$/;"	m	struct:gdb_rl_completion_word_info	file:
quote_for_sed	ylwrap	/^quote_for_sed ()$/;"	f
quoted_arg_end	gdb/location.h	/^  const char *quoted_arg_end = NULL;$/;"	m	struct:explicit_completion_info
quoted_arg_start	gdb/location.h	/^  const char *quoted_arg_start = NULL;$/;"	m	struct:explicit_completion_info
qux	gdb/testsuite/gdb.cp/anon-union.cc	/^      int qux;$/;"	m	union:Foo::__anon1921::__anon1922	file:
qux	gdb/testsuite/gdb.cp/method.cc	/^int A::qux (int arg, float f) const volatile$/;"	f	class:A
qux	gdb/testsuite/gdb.cp/pr9594.cc	/^int qux;$/;"	m	namespace:Test_NS::Nested	file:
qux	gdb/testsuite/gdb.cp/templates.cc	/^template<class T, char * sz> T Qux<T, sz>::qux (int i, T tt)$/;"	f	class:Qux
qux	gdb/testsuite/gdb.cp/templates.cc	/^template<class T, int (*f)(int)> T Qux1<T, f>::qux (int i, T tt)$/;"	f	class:Qux1
qux1	gdb/testsuite/gdb.base/constvars.c	/^qux1 (const char cc, const char \/*&*\/ccr, const char *ccp, char *const cpc)$/;"	f
qux2	gdb/testsuite/gdb.base/constvars.c	/^qux2 (volatile unsigned char vuc, const volatile int cvi,$/;"	f
qwe	gdb/testsuite/gdb.base/ptype-offsets.cc	/^union qwe$/;"	u	file:
qword	opcodes/i386-opc.h	/^      unsigned int qword:1;$/;"	m	struct:i386_operand_type::__anon69
qx	gdb/testsuite/gdb.mi/gdb792.cc	/^		int qx;$/;"	m	class:Q	file:
qxfer	gdb/gdbserver/server.c	/^struct qxfer$/;"	s	file:
qxfer_libraries_svr4	gdb/gdbserver/target.h	/^  int (*qxfer_libraries_svr4) (const char *annex, unsigned char *readbuf,$/;"	m	struct:target_ops
qxfer_osdata	gdb/gdbserver/target.h	/^  int (*qxfer_osdata) (const char *annex, unsigned char *readbuf,$/;"	m	struct:target_ops
qxfer_packets	gdb/gdbserver/server.c	/^static const struct qxfer qxfer_packets[] =$/;"	v	typeref:struct:qxfer	file:
qxfer_siginfo	gdb/gdbserver/target.h	/^  int (*qxfer_siginfo) (const char *annex, unsigned char *readbuf,$/;"	m	struct:target_ops
qxfer_spu	gdb/gdbserver/target.h	/^  int (*qxfer_spu) (const char *annex, unsigned char *readbuf,$/;"	m	struct:target_ops
qy	gdb/testsuite/gdb.mi/gdb792.cc	/^		int qy;$/;"	m	class:Q	file:
r	gdb/loongarch-tdep.h	/^    int r;$/;"	m	struct:gdbarch_tdep::__anon2058
r	gdb/remote.c	/^  bool r = false;$/;"	m	struct:vCont_action_support	file:
r	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	m	struct:struct18	file:
r	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int r;$/;"	m	class:N	file:
r	gdb/testsuite/gdb.cp/chained-calls.cc	/^r ()$/;"	f
r	gdb/testsuite/gdb.cp/nsdecl.cc	/^int r;$/;"	v
r	include/opcode/convex.h	25;"	d
r	include/opcode/cr16.h	/^  reg r;$/;"	m	struct:__anon1331
r	include/opcode/crx.h	/^    reg r;$/;"	m	struct:__anon1267
r	opcodes/i386-dis.c	/^    int r;$/;"	m	struct:__anon58	file:
r	sim/avr/interp.c	/^  byte r;$/;"	m	struct:avr_insn_cell	file:
r	sim/erc32/sis.h	/^    uint32          r[128];$/;"	m	struct:pstate
r	sim/m32c/cpu.h	/^  reg_bank_type r[2];$/;"	m	struct:__anon534
r	sim/rx/cpu.h	/^  SI r[16];$/;"	m	struct:__anon508
r0	gdb/m32c-tdep.c	/^  pv_t r0, r1, r2, r3;$/;"	m	struct:m32c_pv_state	file:
r0	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
r0	include/opcode/cr16.h	/^  r0, r1, r2, r3, $/;"	e	enum:__anon1324
r0	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r0	sim/m32c/cpu.h	/^  r0, r0h, r0l,$/;"	e	enum:__anon535
r0	sim/testsuite/sim/bfin/10436.s	/^	r0 = i0;$/;"	d
r0	sim/testsuite/sim/bfin/10622.s	/^	r0 = i2;$/;"	d
r0	sim/testsuite/sim/bfin/10742.s	/^	r0 = p5;$/;"	d
r0	sim/testsuite/sim/bfin/a0shift.S	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/add_imm7.s	/^	r0 = 0$/;"	d
r0	sim/testsuite/sim/bfin/add_shift.S	/^	r0 = 1;$/;"	d
r0	sim/testsuite/sim/bfin/ashift.s	/^	r0 = \\in (Z);$/;"	d
r0	sim/testsuite/sim/bfin/brcc.s	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s	/^	r0 = [ fp + 0 ];$/;"	d
r0	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^	r0 = r1;$/;"	d
r0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r0   = [p0];$/;"	d
r0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r0 = 0 (z);$/;"	d
r0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r0 = 11;$/;"	d
r0	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r0 = 2;$/;"	d
r0	sim/testsuite/sim/bfin/cmpacc.s	/^r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/cmpdreg.S	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/divq.s	/^	r0 = r0.l (x);$/;"	d
r0	sim/testsuite/sim/bfin/issue118.s	/^	r0 = cc;$/;"	d
r0	sim/testsuite/sim/bfin/issue121.s	/^	r0 = cc;$/;"	d
r0	sim/testsuite/sim/bfin/issue125.s	/^	r0 = cc;$/;"	d
r0	sim/testsuite/sim/bfin/issue257.s	/^	r0 = cc;$/;"	d
r0	sim/testsuite/sim/bfin/issue83.s	/^	r0 = cc;$/;"	d
r0	sim/testsuite/sim/bfin/load.s	/^	r0 = \\reg;$/;"	d
r0	sim/testsuite/sim/bfin/loop_strncpy.s	/^	r0 = r1;$/;"	d
r0	sim/testsuite/sim/bfin/lsetup.s	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/lsetup.s	/^	r0 = 80;$/;"	d
r0	sim/testsuite/sim/bfin/math.s	/^	r0 = i2;$/;"	d
r0	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	r0 = -1;$/;"	d
r0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	r0 = -1;$/;"	d
r0	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/pr.s	/^	r0 = 0x22;$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = [sp++];$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = a0.w;	\/\/restore r0$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = a0.w;$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = a0.x;$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = a1.w;$/;"	d
r0	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r0 = a1.x;$/;"	d
r0	sim/testsuite/sim/bfin/sri.s	/^	r0 = 0;$/;"	d
r0	sim/testsuite/sim/bfin/tar10622.s	/^	r0 = i2;$/;"	d
r0	sim/testsuite/sim/bfin/zeroflagrnd.s	/^	r0 = cc;$/;"	d
r0_offset	gdb/ppc-tdep.h	/^  int r0_offset;$/;"	m	struct:ppc_reg_offsets
r0h	sim/m32c/cpu.h	/^  r0, r0h, r0l,$/;"	e	enum:__anon535
r0l	sim/m32c/cpu.h	/^  r0, r0h, r0l,$/;"	e	enum:__anon535
r1	gdb/m32c-tdep.c	/^  pv_t r0, r1, r2, r3;$/;"	m	struct:m32c_pv_state	file:
r1	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
r1	include/opcode/cr16.h	/^  r0, r1, r2, r3, $/;"	e	enum:__anon1324
r1	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r1	sim/m32c/cpu.h	/^  r1, r1h, r1l,$/;"	e	enum:__anon535
r1	sim/testsuite/sim/bfin/10436.s	/^	r1 = i0;$/;"	d
r1	sim/testsuite/sim/bfin/a0shift.S	/^	r1 = 0;$/;"	d
r1	sim/testsuite/sim/bfin/add_shift.S	/^	r1 = (r1 + r0) << 1;	\/\/ add overflows to zero, no shift overflow$/;"	d
r1	sim/testsuite/sim/bfin/add_shift.S	/^	r1 = r0;$/;"	d
r1	sim/testsuite/sim/bfin/ashift_left.s	/^	r1 = r0 >>> \\shift \\opt;$/;"	d
r1	sim/testsuite/sim/bfin/brcc.s	/^	r1 = 1;$/;"	d
r1	sim/testsuite/sim/bfin/c_compi2opd_flags_2.S	/^	r1 = 0;$/;"	d
r1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r1   = [p0];$/;"	d
r1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r1 = -1;     \/\/ Change this to mask interrupts (*)$/;"	d
r1	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r1 = 12;$/;"	d
r1	sim/testsuite/sim/bfin/cmpdreg.S	/^	r1 = 0;$/;"	d
r1	sim/testsuite/sim/bfin/divq.s	/^	r1 = \\den (Z);$/;"	d
r1	sim/testsuite/sim/bfin/load.s	/^	r1 = \\preg$/;"	d
r1	sim/testsuite/sim/bfin/lsetup.s	/^	r1 = 1;$/;"	d
r1	sim/testsuite/sim/bfin/lsetup.s	/^	r1 = r1 + r0;$/;"	d
r1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	r1 = 0;$/;"	d
r1	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	r1 = 1;$/;"	d
r1	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r1 = [sp++];$/;"	d
r10	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r10;$/;"	m	struct:user_regs64_struct
r10	include/opcode/cr16.h	/^  r8, r9, r10, r11, $/;"	e	enum:__anon1324
r10	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r11	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r11;$/;"	m	struct:user_regs64_struct
r11	include/opcode/cr16.h	/^  r8, r9, r10, r11, $/;"	e	enum:__anon1324
r11	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r12	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r12;$/;"	m	struct:user_regs64_struct
r12	include/opcode/cr16.h	/^  r12 = 12, r13 = 13, r14 = 14, r15 = 15, $/;"	e	enum:__anon1324
r12	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r12_L	include/opcode/cr16.h	/^  r12_L = 12, r13_L = 13, ra = 14, sp_L = 15,$/;"	e	enum:__anon1324
r13	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r13;$/;"	m	struct:user_regs64_struct
r13	include/opcode/cr16.h	/^  r12 = 12, r13 = 13, r14 = 14, r15 = 15, $/;"	e	enum:__anon1324
r13	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r13_L	include/opcode/cr16.h	/^  r12_L = 12, r13_L = 13, ra = 14, sp_L = 15,$/;"	e	enum:__anon1324
r13_offset	gdb/m32r-tdep.c	/^  LONGEST r13_offset;$/;"	m	struct:m32r_unwind_cache	file:
r13_offset	gdb/moxie-tdep.c	/^  LONGEST r13_offset;$/;"	m	struct:moxie_unwind_cache	file:
r14	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r14;$/;"	m	struct:user_regs64_struct
r14	include/opcode/cr16.h	/^  r12 = 12, r13 = 13, r14 = 14, r15 = 15, $/;"	e	enum:__anon1324
r14	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r15	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r15;$/;"	m	struct:user_regs64_struct
r15	include/opcode/cr16.h	/^  r12 = 12, r13 = 13, r14 = 14, r15 = 15, $/;"	e	enum:__anon1324
r15	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
r1h	sim/m32c/cpu.h	/^  r1, r1h, r1l,$/;"	e	enum:__anon535
r1l	sim/m32c/cpu.h	/^  r1, r1h, r1l,$/;"	e	enum:__anon535
r2	gdb/m32c-tdep.c	/^  pv_t r0, r1, r2, r3;$/;"	m	struct:m32c_pv_state	file:
r2	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
r2	include/opcode/cr16.h	/^  r0, r1, r2, r3, $/;"	e	enum:__anon1324
r2	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r2	sim/m32c/cpu.h	/^  r2, r2r0,$/;"	e	enum:__anon535
r2	sim/testsuite/sim/bfin/a0shift.S	/^	r2 = 0;$/;"	d
r2	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r2   = [p0];$/;"	d
r2	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r2 = 13;$/;"	d
r2	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r2 = 5;$/;"	d
r2	sim/testsuite/sim/bfin/dsp_neg.S	/^	r2 = -r1 (ns) || r3=[i0++];$/;"	d
r2	sim/testsuite/sim/bfin/dsp_neg.S	/^	r2 = -r1 (s);$/;"	d
r2	sim/testsuite/sim/bfin/loop_strncpy.s	/^	r2 = 0x10;$/;"	d
r2	sim/testsuite/sim/bfin/lsetup.s	/^	r2 = 2;$/;"	d
r2	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r2 = [sp++];$/;"	d
r2	sim/testsuite/sim/bfin/quadaddsub.s	/^	r2 = r6 +|+ r1, r3 = r6 -|- r1;$/;"	d
r2	sim/testsuite/sim/bfin/quadaddsub.s	/^	r2 = r6 +|+ r1;$/;"	d
r2	sim/testsuite/sim/bfin/quadaddsub.s	/^	r2 = r6 +|- r1, r3 = r6 -|+ r1;$/;"	d
r2	sim/testsuite/sim/bfin/wtf.s	/^	r2 = p0;$/;"	d
r2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	CLEAR_SPR_SR_FLAGS \\flags_to_clear, r2, r3$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	MOVE_FROM_SPR r2, SPR_SR \/* Save the flags.  *\/$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	REPORT_BIT_TO_CONSOLE r2, SPR_SR_CY$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	REPORT_BIT_TO_CONSOLE r2, SPR_SR_OV$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	SET_SPR_SR_FLAGS   \\flags_to_set  , r2, r3$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	MOVE_REG r2, \\reg$/;"	v
r2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.and   r3, r2, r4$/;"	v
r2r0	gdb/m32c-tdep.c	/^  struct m32c_reg *r2r0, *r3r2r1r0, *r3r1r2r0;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
r2r0	sim/m32c/cpu.h	/^  r2, r2r0,$/;"	e	enum:__anon535
r3	gdb/m32c-tdep.c	/^  pv_t r0, r1, r2, r3;$/;"	m	struct:m32c_pv_state	file:
r3	gdb/m32c-tdep.c	/^  struct m32c_reg *r0, *r1, *r2, *r3, *a0, *a1;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
r3	include/opcode/cr16.h	/^  r0, r1, r2, r3, $/;"	e	enum:__anon1324
r3	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r3	sim/m32c/cpu.h	/^  r3, r3r1,$/;"	e	enum:__anon535
r3	sim/testsuite/sim/bfin/a0shift.S	/^	r3 = 0;$/;"	d
r3	sim/testsuite/sim/bfin/abs_acc.s	/^	r3 = cc;$/;"	d
r3	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r3   = [p0];$/;"	d
r3	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r3 = 14;$/;"	d
r3	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r3 = 6;$/;"	d
r3	sim/testsuite/sim/bfin/dsp_neg.S	/^	r3 = astat$/;"	d
r3	sim/testsuite/sim/bfin/dsp_neg.S	/^	r3 = astat;$/;"	d
r3	sim/testsuite/sim/bfin/lsetup.s	/^	r3 = P0;$/;"	d
r3	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r3 = [sp++];$/;"	d
r3	sim/testsuite/sim/bfin/quadaddsub.s	/^	r3 = r6 -|- r1;$/;"	d
r3	sim/testsuite/sim/or1k/or1k-asm-test-env.h	/^	CALL r3, start_tests$/;"	v
r3	sim/testsuite/sim/or1k/or1k-asm-test-env.h	/^	CLEAR_BSS r3, r4$/;"	v
r3	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	LOAD_IMMEDIATE r3, 0x15000000 \/* l.nop *\/$/;"	v
r3r1	sim/m32c/cpu.h	/^  r3, r3r1,$/;"	e	enum:__anon535
r3r1r2r0	gdb/m32c-tdep.c	/^  struct m32c_reg *r2r0, *r3r2r1r0, *r3r1r2r0;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
r3r1r2r0	sim/m32c/cpu.h	/^  r3r1r2r0,$/;"	e	enum:__anon535
r3r2r1r0	gdb/m32c-tdep.c	/^  struct m32c_reg *r2r0, *r3r2r1r0, *r3r1r2r0;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
r3r2r1r0	sim/m32c/cpu.h	/^  r3r2r1r0,$/;"	e	enum:__anon535
r4	include/opcode/cr16.h	/^  r4, r5, r6, r7, $/;"	e	enum:__anon1324
r4	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r4	sim/testsuite/sim/bfin/a0shift.S	/^	r4 = 0;$/;"	d
r4	sim/testsuite/sim/bfin/abs_acc.s	/^	r4 = cc;$/;"	d
r4	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r4   = [p0];$/;"	d
r4	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r4 = 15;$/;"	d
r4	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r4 = 7;$/;"	d
r4	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r4 = [sp++];$/;"	d
r4	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^r4 = p1;$/;"	d
r4	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^\\@1$:	\\opcode r4, r5, \\op2$/;"	v
r4	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^\\@1$:	\\opcode r4, r5, r6$/;"	v
r4	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE r4, \\single_bit_mask$/;"	v
r5	include/opcode/cr16.h	/^  r4, r5, r6, r7, $/;"	e	enum:__anon1324
r5	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r5	sim/testsuite/sim/bfin/a0shift.S	/^	r5 = 0;$/;"	d
r5	sim/testsuite/sim/bfin/ashift_flags.s	/^	r5 = r1 << 0x4 (s);$/;"	d
r5	sim/testsuite/sim/bfin/brcc.s	/^	r5 = CC;$/;"	d
r5	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r5   = [p0];$/;"	d
r5	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r5 = 8;$/;"	d
r5	sim/testsuite/sim/bfin/l0shift.s	/^	r5 = 0;$/;"	d
r5	sim/testsuite/sim/bfin/l0shift.s	/^	r5 = r2 >> 0;$/;"	d
r5	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r5 = [sp++];$/;"	d
r5	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^r5 += 1;$/;"	l
r5	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	LOAD_IMMEDIATE r5, \\op1$/;"	v
r5	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^\\@1$:	\\opcode r4, r5, \\op2$/;"	v
r5	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^\\@1$:	\\opcode r4, r5, r6$/;"	v
r6	include/opcode/cr16.h	/^  r4, r5, r6, r7, $/;"	e	enum:__anon1324
r6	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r6	sim/testsuite/sim/bfin/a0shift.S	/^	r6 = 0;$/;"	d
r6	sim/testsuite/sim/bfin/a7.s	/^	r6 = cc;$/;"	d
r6	sim/testsuite/sim/bfin/ashift_flags.s	/^	r6 = 0x3;$/;"	d
r6	sim/testsuite/sim/bfin/brcc.s	/^	r6 = P1;$/;"	d
r6	sim/testsuite/sim/bfin/brcc.s	/^	r6 = p1;$/;"	d
r6	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r6   = [p0];$/;"	d
r6	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r6 = 9;$/;"	d
r6	sim/testsuite/sim/bfin/edn_snafu.s	/^	r6 = r1 - r7;$/;"	d
r6	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r6 = [sp++];$/;"	d
r6	sim/testsuite/sim/or1k/or1k-asm-test-helpers.h	/^	LOAD_IMMEDIATE r6, \\op2$/;"	v
r7	include/opcode/cr16.h	/^  r4, r5, r6, r7, $/;"	e	enum:__anon1324
r7	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r7	sim/testsuite/sim/bfin/a0shift.S	/^	r7 = 0;$/;"	d
r7	sim/testsuite/sim/bfin/a7.s	/^	r7 = cc;$/;"	d
r7	sim/testsuite/sim/bfin/a8.s	/^	r7 = cc;$/;"	d
r7	sim/testsuite/sim/bfin/abs_acc.s	/^	r7 = cc;$/;"	d
r7	sim/testsuite/sim/bfin/add_shift.S	/^	r7 = 0;$/;"	d
r7	sim/testsuite/sim/bfin/add_shift.S	/^	r7 = ASTAT;$/;"	d
r7	sim/testsuite/sim/bfin/ashift_flags.s	/^	r7 = astat;$/;"	d
r7	sim/testsuite/sim/bfin/brcc.s	/^	r7 = p0;$/;"	d
r7	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r7   = [p0];$/;"	d
r7	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	r7 = 10;$/;"	d
r7	sim/testsuite/sim/bfin/max_min_flags.s	/^	r7 = cc;$/;"	d
r7	sim/testsuite/sim/bfin/msa_acp_5.10.S	/^	r7 = astat;$/;"	d
r7	sim/testsuite/sim/bfin/msa_acp_5.12_1.S	/^	r7 = astat;$/;"	d
r7	sim/testsuite/sim/bfin/msa_acp_5.12_2.S	/^	r7 = astat;$/;"	d
r7	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	r7 = astat;$/;"	d
r7	sim/testsuite/sim/bfin/msa_acp_5_10.s	/^	r7 = cc;$/;"	d
r7	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	r7 = [sp++];$/;"	d
r8	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r8;$/;"	m	struct:user_regs64_struct
r8	include/opcode/cr16.h	/^  r8, r9, r10, r11, $/;"	e	enum:__anon1324
r8	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
r8_names	opcodes/xc16x-desc.h	/^typedef enum r8_names {$/;"	g
r8_offset	gdb/cris-tdep.c	/^  LONGEST r8_offset;$/;"	m	struct:cris_unwind_cache	file:
r9	bfd/hosts/x86-64linux.h	/^  a8_uint64_t r9;$/;"	m	struct:user_regs64_struct
r9	include/opcode/cr16.h	/^  r8, r9, r10, r11, $/;"	e	enum:__anon1324
r9	include/opcode/crx.h	/^    r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,$/;"	e	enum:__anon1260
rAX_reg	opcodes/i386-dis.c	/^  rAX_reg,$/;"	e	enum:__anon42	file:
rBP_reg	opcodes/i386-dis.c	/^  rBP_reg,$/;"	e	enum:__anon42	file:
rBX_reg	opcodes/i386-dis.c	/^  rBX_reg,$/;"	e	enum:__anon42	file:
rCX_reg	opcodes/i386-dis.c	/^  rCX_reg,$/;"	e	enum:__anon42	file:
rDI_reg	opcodes/i386-dis.c	/^  rDI_reg,$/;"	e	enum:__anon42	file:
rDX_reg	opcodes/i386-dis.c	/^  rDX_reg,$/;"	e	enum:__anon42	file:
rSI_reg	opcodes/i386-dis.c	/^  rSI_reg,$/;"	e	enum:__anon42	file:
rSP_reg	opcodes/i386-dis.c	/^  rSP_reg,$/;"	e	enum:__anon42	file:
r__reserved_cr_13	sim/rx/cpu.h	/^  SI r__reserved_cr_13;$/;"	m	struct:__anon508
r__reserved_cr_14	sim/rx/cpu.h	/^  SI r__reserved_cr_14;$/;"	m	struct:__anon508
r__reserved_cr_15	sim/rx/cpu.h	/^  SI r__reserved_cr_15;$/;"	m	struct:__anon508
r__reserved_cr_16	sim/rx/cpu.h	/^  SI r__reserved_cr_16;$/;"	m	struct:__anon508
r__reserved_cr_17	sim/rx/cpu.h	/^  SI r__reserved_cr_17;$/;"	m	struct:__anon508
r__reserved_cr_18	sim/rx/cpu.h	/^  SI r__reserved_cr_18;$/;"	m	struct:__anon508
r__reserved_cr_19	sim/rx/cpu.h	/^  SI r__reserved_cr_19;$/;"	m	struct:__anon508
r__reserved_cr_20	sim/rx/cpu.h	/^  SI r__reserved_cr_20;$/;"	m	struct:__anon508
r__reserved_cr_21	sim/rx/cpu.h	/^  SI r__reserved_cr_21;$/;"	m	struct:__anon508
r__reserved_cr_22	sim/rx/cpu.h	/^  SI r__reserved_cr_22;$/;"	m	struct:__anon508
r__reserved_cr_23	sim/rx/cpu.h	/^  SI r__reserved_cr_23;$/;"	m	struct:__anon508
r__reserved_cr_24	sim/rx/cpu.h	/^  SI r__reserved_cr_24;$/;"	m	struct:__anon508
r__reserved_cr_25	sim/rx/cpu.h	/^  SI r__reserved_cr_25;$/;"	m	struct:__anon508
r__reserved_cr_26	sim/rx/cpu.h	/^  SI r__reserved_cr_26;$/;"	m	struct:__anon508
r__reserved_cr_27	sim/rx/cpu.h	/^  SI r__reserved_cr_27;$/;"	m	struct:__anon508
r__reserved_cr_28	sim/rx/cpu.h	/^  SI r__reserved_cr_28;$/;"	m	struct:__anon508
r__reserved_cr_29	sim/rx/cpu.h	/^  SI r__reserved_cr_29;$/;"	m	struct:__anon508
r__reserved_cr_30	sim/rx/cpu.h	/^  SI r__reserved_cr_30;$/;"	m	struct:__anon508
r__reserved_cr_31	sim/rx/cpu.h	/^  SI r__reserved_cr_31;$/;"	m	struct:__anon508
r__reserved_cr_4	sim/rx/cpu.h	/^  SI r__reserved_cr_4;$/;"	m	struct:__anon508
r__reserved_cr_5	sim/rx/cpu.h	/^  SI r__reserved_cr_5;$/;"	m	struct:__anon508
r__reserved_cr_6	sim/rx/cpu.h	/^  SI r__reserved_cr_6;$/;"	m	struct:__anon508
r__reserved_cr_7	sim/rx/cpu.h	/^  SI r__reserved_cr_7;$/;"	m	struct:__anon508
r_a0	sim/m32c/cpu.h	/^  SI r_a0;$/;"	m	struct:__anon533
r_a1	sim/m32c/cpu.h	/^  SI r_a1;$/;"	m	struct:__anon533
r_acc	sim/rx/cpu.h	/^  DI r_acc;$/;"	m	struct:__anon508
r_addend	include/aout/aout64.h	/^  bfd_byte r_addend[BYTES_IN_WORD];	\/* Datum addend.  *\/$/;"	m	struct:reloc_ext_external
r_addend	include/aout/aout64.h	/^  bfd_vma r_addend;		\/* Datum addend.  *\/$/;"	m	struct:reloc_internal
r_addend	include/elf/external.h	/^  unsigned char	r_addend[4];	\/* Constant addend used to compute value *\/$/;"	m	struct:__anon1452
r_addend	include/elf/external.h	/^  unsigned char	r_addend[8];	\/* Constant addend used to compute value *\/$/;"	m	struct:__anon1454
r_addend	include/elf/internal.h	/^  bfd_vma	r_addend;	\/* Constant addend used to compute value *\/$/;"	m	struct:elf_internal_rela
r_addend	include/elf/mips.h	/^  bfd_signed_vma r_addend;$/;"	m	struct:__anon1480
r_addend	include/elf/mips.h	/^  unsigned char r_addend[8];$/;"	m	struct:__anon1479
r_address	bfd/mach-o.h	/^  bfd_vma r_address;$/;"	m	struct:bfd_mach_o_reloc_info
r_address	include/aout/aout64.h	/^  bfd_byte r_address[BYTES_IN_WORD];	\/* Offset of data to relocate.  *\/$/;"	m	struct:reloc_ext_external
r_address	include/aout/aout64.h	/^  bfd_byte r_address[BYTES_IN_WORD];	\/* Offset of data to relocate.  *\/$/;"	m	struct:reloc_std_external
r_address	include/aout/aout64.h	/^  bfd_vma r_address;		\/* Address (within segment) to be relocated.  *\/$/;"	m	struct:reloc_std_internal
r_address	include/aout/aout64.h	/^  bfd_vma r_address;		\/* Offset of data to relocate.  *\/$/;"	m	struct:reloc_internal
r_address	include/bout.h	/^    int	 r_address;	\/* File address of item to be relocated.  *\/$/;"	m	struct:relocation_info
r_address	include/mach-o/external.h	/^  unsigned char r_address[4];$/;"	m	struct:mach_o_reloc_info_external
r_baserel	include/aout/aout64.h	/^  unsigned int r_baserel:1;	\/* Linkage table relative.  *\/$/;"	m	struct:reloc_std_internal
r_bits	include/coff/alpha.h	/^  unsigned char r_bits[4];$/;"	m	struct:external_reloc
r_bits	include/coff/ecoff.h	/^	unsigned char	r_bits[4];$/;"	m	struct:rndx_ext
r_bits	include/coff/mips.h	/^    unsigned char r_bits[4];$/;"	m	struct:external_reloc
r_bpc	sim/rx/cpu.h	/^  SI r_bpc;$/;"	m	struct:__anon508
r_bpsw	sim/rx/cpu.h	/^  SI r_bpsw;$/;"	m	struct:__anon508
r_brk_offset	gdb/solib-svr4.h	/^    int r_brk_offset;$/;"	m	struct:link_map_offsets
r_bsr	include/bout.h	/^      r_bsr:1,		\/* Something for the GNU NS32K assembler.  *\/$/;"	m	struct:relocation_info
r_callj	include/bout.h	/^      r_callj:1,	\/* 1 if relocation target is an i960 'callj'.  *\/$/;"	m	struct:relocation_info
r_callr	bfd/coff-z8k.c	/^static reloc_howto_type r_callr =$/;"	v	file:
r_concurrency	gdb/nat/glibc_thread_db.h	/^  int r_concurrency;		\/* Concurrency level requested by user.  *\/$/;"	m	struct:td_ta_stats
r_da	bfd/coff-z8k.c	/^static reloc_howto_type r_da =$/;"	v	file:
r_debug	gdb/gdbserver/linux-low.h	/^  CORE_ADDR r_debug;$/;"	m	struct:process_info_private
r_disp	include/bout.h	/^      r_disp:1,		\/* Something for the GNU NS32K assembler.  *\/$/;"	m	struct:relocation_info
r_disp7	bfd/coff-z8k.c	/^static reloc_howto_type r_disp7 =$/;"	v	file:
r_extern	bfd/mach-o.h	/^  unsigned int r_extern : 1;$/;"	m	struct:bfd_mach_o_reloc_info
r_extern	include/aout/aout64.h	/^  unsigned int r_extern:1;$/;"	m	struct:reloc_std_internal
r_extern	include/bout.h	/^      r_extern:1,$/;"	m	struct:relocation_info
r_extern	include/coff/internal.h	/^  unsigned char r_extern;	\/* Used by ECOFF		*\/$/;"	m	struct:internal_reloc
r_f0_offset	gdb/sparc-tdep.h	/^  int r_f0_offset;$/;"	m	struct:sparc_fpregmap
r_fb	sim/m32c/cpu.h	/^  SI r_fb;$/;"	m	struct:__anon533
r_fintv	sim/rx/cpu.h	/^  SI r_fintv;$/;"	m	struct:__anon508
r_flags	sim/m32c/cpu.h	/^  HI r_flags;$/;"	m	struct:__anon534
r_fprs_offset	gdb/sparc64-tdep.h	43;"	d
r_fpsw	sim/rx/cpu.h	/^  SI r_fpsw;$/;"	m	struct:__anon508
r_fsr_offset	gdb/sparc-tdep.h	/^  int r_fsr_offset;$/;"	m	struct:sparc_fpregmap
r_g1_offset	gdb/sparc-tdep.h	/^  int r_g1_offset;$/;"	m	struct:sparc_gregmap
r_imm16	bfd/coff-z80.c	/^static reloc_howto_type r_imm16 =$/;"	v	file:
r_imm24	bfd/coff-z80.c	/^static reloc_howto_type r_imm24 =$/;"	v	file:
r_imm32	bfd/coff-z80.c	/^static reloc_howto_type r_imm32 =$/;"	v	file:
r_imm32	bfd/coff-z8k.c	/^static reloc_howto_type r_imm32 =$/;"	v	file:
r_imm4l	bfd/coff-z8k.c	/^static reloc_howto_type r_imm4l =$/;"	v	file:
r_imm8	bfd/coff-z80.c	/^static reloc_howto_type r_imm8 =$/;"	v	file:
r_imm8	bfd/coff-z8k.c	/^static reloc_howto_type r_imm8 =$/;"	v	file:
r_index	include/aout/aout64.h	/^  bfd_byte r_index[3];			\/* Symbol table index of symbol.  *\/$/;"	m	struct:reloc_ext_external
r_index	include/aout/aout64.h	/^  bfd_byte r_index[3];			\/* Symbol table index of symbol.  *\/$/;"	m	struct:reloc_std_external
r_index	include/aout/aout64.h	/^  long	r_index;		\/* Symbol table index of symbol.  *\/$/;"	m	struct:reloc_internal
r_index	include/bout.h	174;"	d
r_info	bfd/elfxx-sparc.h	/^  bfd_vma (*r_info) (Elf_Internal_Rela *, bfd_vma, bfd_vma);$/;"	m	struct:_bfd_sparc_elf_link_hash_table
r_info	bfd/elfxx-tilegx.c	/^  bfd_vma (*r_info) (Elf_Internal_Rela *, bfd_vma, bfd_vma);$/;"	m	struct:tilegx_elf_link_hash_table	file:
r_info	bfd/elfxx-x86.h	/^  bfd_vma (*r_info) (bfd_vma, bfd_vma);$/;"	m	struct:elf_x86_init_table
r_info	bfd/elfxx-x86.h	/^  bfd_vma (*r_info) (bfd_vma, bfd_vma);$/;"	m	struct:elf_x86_link_hash_table
r_info	include/elf/external.h	/^  unsigned char	r_info[4];	\/* index and type of relocation *\/$/;"	m	struct:__anon1451
r_info	include/elf/external.h	/^  unsigned char	r_info[4];	\/* index and type of relocation *\/$/;"	m	struct:__anon1452
r_info	include/elf/external.h	/^  unsigned char	r_info[8];	\/* index and type of relocation *\/$/;"	m	struct:__anon1453
r_info	include/elf/external.h	/^  unsigned char	r_info[8];	\/* index and type of relocation *\/$/;"	m	struct:__anon1454
r_info	include/elf/internal.h	/^  bfd_vma	r_info;		\/* Index and Type of relocation *\/$/;"	m	struct:elf_internal_rela
r_intb	sim/rx/cpu.h	/^  SI r_intb;$/;"	m	struct:__anon508
r_intbh	sim/m32c/cpu.h	/^  QI r_intbh;$/;"	m	struct:__anon534
r_intbl	sim/m32c/cpu.h	/^  HI r_intbl;$/;"	m	struct:__anon534
r_isp	sim/m32c/cpu.h	/^  SI r_isp;$/;"	m	struct:__anon534
r_isp	sim/rx/cpu.h	/^  SI r_isp;$/;"	m	struct:__anon508
r_jmptable	include/aout/aout64.h	/^  unsigned int r_jmptable:1;	\/* pc-relative to jump table.  *\/$/;"	m	struct:reloc_std_internal
r_jr	bfd/coff-z80.c	/^static reloc_howto_type r_jr =$/;"	v	file:
r_jr	bfd/coff-z8k.c	/^static reloc_howto_type r_jr =$/;"	v	file:
r_l0_offset	gdb/sparc-tdep.h	/^  int r_l0_offset;$/;"	m	struct:sparc_gregmap
r_ldsomap_offset	gdb/solib-svr4.h	/^    int r_ldsomap_offset;$/;"	m	struct:link_map_offsets
r_length	bfd/mach-o.h	/^  unsigned int r_length : 2;$/;"	m	struct:bfd_mach_o_reloc_info
r_length	include/aout/aout64.h	/^  unsigned int r_length:2;$/;"	m	struct:reloc_std_internal
r_length	include/bout.h	/^      r_length:2,	\/* Number of bytes to relocate:$/;"	m	struct:relocation_info
r_map_offset	gdb/gdbserver/linux-low.c	/^    int r_map_offset;$/;"	m	struct:link_map_offsets	file:
r_map_offset	gdb/solib-svr4.h	/^    int r_map_offset;$/;"	m	struct:link_map_offsets
r_npc_offset	gdb/sparc-tdep.h	/^  int r_npc_offset;$/;"	m	struct:sparc_gregmap
r_off8	bfd/coff-z80.c	/^static reloc_howto_type r_off8 =$/;"	v	file:
r_offset	bfd/elfnn-loongarch.c	/^  bfd_vma r_offset;$/;"	m	struct:__anon1118	file:
r_offset	include/coff/arm.h	/^  char r_offset[4];$/;"	m	struct:external_reloc
r_offset	include/coff/internal.h	/^  unsigned long r_offset;	\/* Used by Alpha ECOFF, SPARC, others *\/$/;"	m	struct:internal_reloc
r_offset	include/coff/mcore.h	/^  char r_offset [4];$/;"	m	struct:external_reloc
r_offset	include/coff/sh.h	/^  char r_offset[4];$/;"	m	struct:external_reloc
r_offset	include/coff/tic30.h	/^  char r_offset[4];$/;"	m	struct:external_reloc
r_offset	include/coff/z80.h	/^  char r_offset[4];$/;"	m	struct:external_reloc
r_offset	include/coff/z8k.h	/^  char r_offset[4];$/;"	m	struct:external_reloc
r_offset	include/elf/external.h	/^  unsigned char r_offset[4];	\/* Location at which to apply the action *\/$/;"	m	struct:__anon1451
r_offset	include/elf/external.h	/^  unsigned char r_offset[4];	\/* Location at which to apply the action *\/$/;"	m	struct:__anon1452
r_offset	include/elf/external.h	/^  unsigned char r_offset[8];	\/* Location at which to apply the action *\/$/;"	m	struct:__anon1453
r_offset	include/elf/external.h	/^  unsigned char r_offset[8];	\/* Location at which to apply the action *\/$/;"	m	struct:__anon1454
r_offset	include/elf/internal.h	/^  bfd_vma	r_offset;	\/* Location at which to apply the action *\/$/;"	m	struct:elf_internal_rela
r_offset	include/elf/mips.h	/^  bfd_vma r_offset;$/;"	m	struct:__anon1478
r_offset	include/elf/mips.h	/^  bfd_vma r_offset;$/;"	m	struct:__anon1480
r_offset	include/elf/mips.h	/^  unsigned char r_offset[8];$/;"	m	struct:__anon1477
r_offset	include/elf/mips.h	/^  unsigned char r_offset[8];$/;"	m	struct:__anon1479
r_ofs	gdb/go32-nat.c	236;"	d	file:
r_pad	include/aout/aout64.h	/^  unsigned int r_pad:1;		\/* Padding -- set to zero.  *\/$/;"	m	struct:reloc_std_internal
r_pc	sim/m32c/cpu.h	/^  SI r_pc;$/;"	m	struct:__anon534
r_pc	sim/rx/cpu.h	/^  SI r_pc;$/;"	m	struct:__anon508
r_pc_offset	gdb/sparc-tdep.h	/^  int r_pc_offset;$/;"	m	struct:sparc_gregmap
r_pcrel	bfd/mach-o.h	/^  unsigned int r_pcrel : 1;$/;"	m	struct:bfd_mach_o_reloc_info
r_pcrel	include/aout/aout64.h	/^  unsigned int r_pcrel:1;$/;"	m	struct:reloc_std_internal
r_pcrel	include/bout.h	/^      r_pcrel:1,	\/* 1 => relocate PC-relative; else absolute$/;"	m	struct:relocation_info
r_psr_offset	gdb/sparc-tdep.h	/^  int r_psr_offset;$/;"	m	struct:sparc_gregmap
r_psw	sim/rx/cpu.h	/^  SI r_psw;$/;"	m	struct:__anon508
r_r0	sim/m32c/cpu.h	/^  HI r_r0;$/;"	m	struct:__anon533
r_r1	sim/m32c/cpu.h	/^  HI r_r1;$/;"	m	struct:__anon533
r_r2	sim/m32c/cpu.h	/^  HI r_r2;$/;"	m	struct:__anon533
r_r3	sim/m32c/cpu.h	/^  HI r_r3;$/;"	m	struct:__anon533
r_rel	bfd/elf32-xtensa.c	/^  r_reloc r_rel;$/;"	m	struct:literal_value_struct	file:
r_rel	bfd/elf32-xtensa.c	/^  r_reloc r_rel;$/;"	m	struct:source_reloc_struct	file:
r_rel16	bfd/coff-z8k.c	/^static reloc_howto_type r_rel16 =$/;"	v	file:
r_relative	include/aout/aout64.h	/^  unsigned int r_relative:1;	\/* "relative relocation".  *\/$/;"	m	struct:reloc_std_internal
r_relative_store	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^r_relative_store:$/;"	l
r_relative_store_st_s	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^r_relative_store_st_s:$/;"	l
r_relative_store_unknown	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^r_relative_store_unknown:$/;"	l
r_relative_sub_store	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^r_relative_sub_store:$/;"	l
r_relaxable	include/bout.h	/^      r_relaxable:1;	\/* 1 if enough info is left to relax the data.  *\/$/;"	m	struct:relocation_info
r_reloc	bfd/elf32-xtensa.c	/^typedef struct r_reloc_struct r_reloc;$/;"	t	typeref:struct:r_reloc_struct	file:
r_reloc_get_hash_entry	bfd/elf32-xtensa.c	/^r_reloc_get_hash_entry (const r_reloc *r_rel)$/;"	f	file:
r_reloc_get_section	bfd/elf32-xtensa.c	/^r_reloc_get_section (const r_reloc *r_rel)$/;"	f	file:
r_reloc_get_target_offset	bfd/elf32-xtensa.c	/^r_reloc_get_target_offset (const r_reloc *r_rel)$/;"	f	file:
r_reloc_init	bfd/elf32-xtensa.c	/^r_reloc_init (r_reloc *r_rel,$/;"	f	file:
r_reloc_is_const	bfd/elf32-xtensa.c	/^r_reloc_is_const (const r_reloc *r_rel)$/;"	f	file:
r_reloc_is_defined	bfd/elf32-xtensa.c	/^r_reloc_is_defined (const r_reloc *r_rel)$/;"	f	file:
r_reloc_struct	bfd/elf32-xtensa.c	/^struct r_reloc_struct$/;"	s	file:
r_reserved	include/coff/ti.h	/^  char r_reserved[2]; \/* extended pmad byte for COFF2 *\/$/;"	m	struct:external_reloc
r_reserved	include/coff/ti.h	/^  char r_reserved[2];$/;"	m	struct:external_reloc_v0
r_reserved	include/coff/tic80.h	/^  char r_reserved[2];$/;"	m	struct:external_reloc
r_sb	sim/m32c/cpu.h	/^  SI r_sb;$/;"	m	struct:__anon533
r_scattered	bfd/mach-o.h	/^  unsigned int r_scattered : 1;$/;"	m	struct:bfd_mach_o_reloc_info
r_size	include/coff/internal.h	/^  unsigned char r_size;		\/* Used by RS\/6000 and ECOFF	*\/$/;"	m	struct:internal_reloc
r_size	include/coff/rs6000.h	/^  char r_size[1];$/;"	m	struct:external_reloc
r_size	include/coff/rs6k64.h	/^  char r_size[1];$/;"	m	struct:external_reloc
r_ssym	include/elf/mips.h	/^  unsigned char r_ssym;$/;"	m	struct:__anon1478
r_ssym	include/elf/mips.h	/^  unsigned char r_ssym;$/;"	m	struct:__anon1480
r_ssym	include/elf/mips.h	/^  unsigned char r_ssym[1];$/;"	m	struct:__anon1477
r_ssym	include/elf/mips.h	/^  unsigned char r_ssym[1];$/;"	m	struct:__anon1479
r_str	opcodes/z80-dis.c	/^static char * r_str[]  = { "b", "c", "d", "e", "h", "l", "(hl)", "a" };$/;"	v	file:
r_stuff	include/coff/sh.h	/^  char r_stuff[2];$/;"	m	struct:external_reloc
r_stuff	include/coff/tic30.h	/^  char r_stuff[2];$/;"	m	struct:external_reloc
r_stuff	include/coff/z80.h	/^  char r_stuff[2];$/;"	m	struct:external_reloc
r_stuff	include/coff/z8k.h	/^  char r_stuff[2];$/;"	m	struct:external_reloc
r_sym	bfd/elf64-ia64-vms.c	/^  unsigned int r_sym;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
r_sym	bfd/elfnn-ia64.c	/^  unsigned int r_sym;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
r_sym	bfd/elfxx-x86.h	/^  bfd_vma (*r_sym) (bfd_vma);$/;"	m	struct:elf_x86_init_table
r_sym	bfd/elfxx-x86.h	/^  bfd_vma (*r_sym) (bfd_vma);$/;"	m	struct:elf_x86_link_hash_table
r_sym	include/elf/mips.h	/^  unsigned char r_sym[4];$/;"	m	struct:__anon1477
r_sym	include/elf/mips.h	/^  unsigned char r_sym[4];$/;"	m	struct:__anon1479
r_sym	include/elf/mips.h	/^  unsigned long r_sym;$/;"	m	struct:__anon1478
r_sym	include/elf/mips.h	/^  unsigned long r_sym;$/;"	m	struct:__anon1480
r_sym_shift	bfd/elf-bfd.h	/^  int r_sym_shift;$/;"	m	struct:elf_reloc_cookie
r_symbolnum	include/aout/aout64.h	/^  unsigned int r_symbolnum:24;$/;"	m	struct:reloc_std_internal
r_symbolnum	include/bout.h	/^    r_symbolnum:24,	\/* Index of symbol on which relocation is based,$/;"	m	struct:relocation_info
r_symbolnum	include/mach-o/external.h	/^  unsigned char r_symbolnum[4];$/;"	m	struct:mach_o_reloc_info_external
r_symndx	bfd/elfxx-sparc.h	/^  bfd_vma (*r_symndx) (bfd_vma);$/;"	m	struct:_bfd_sparc_elf_link_hash_table
r_symndx	bfd/elfxx-tilegx.c	/^  bfd_vma (*r_symndx) (bfd_vma);$/;"	m	struct:tilegx_elf_link_hash_table	file:
r_symndx	include/coff/alpha.h	/^  unsigned char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/arm.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/i386.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/ia64.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/internal.h	/^  long r_symndx;		\/* Index into symbol table	*\/$/;"	m	struct:internal_reloc
r_symndx	include/coff/mcore.h	/^  char r_symndx [4];$/;"	m	struct:external_reloc
r_symndx	include/coff/powerpc.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/rs6000.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/rs6k64.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/sh.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/ti.h	/^  char r_symndx[2];$/;"	m	struct:external_reloc_v0
r_symndx	include/coff/ti.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/tic30.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/tic80.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/x86_64.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/z80.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_symndx	include/coff/z8k.h	/^  char r_symndx[4];$/;"	m	struct:external_reloc
r_tbr_offset	gdb/sparc-tdep.h	/^  int r_tbr_offset;$/;"	m	struct:sparc_gregmap
r_temp	sim/rx/cpu.h	/^  SI r_temp;$/;"	m	struct:__anon508
r_temp_idx	sim/rx/cpu.h	109;"	d
r_tracepoint_action_download	gdb/gdbserver/tracepoint.c	/^r_tracepoint_action_download (const struct tracepoint_action *action)$/;"	f	file:
r_tracepoint_action_send	gdb/gdbserver/tracepoint.c	/^r_tracepoint_action_send (char *buffer, const struct tracepoint_action *action)$/;"	f	file:
r_tstate_offset	gdb/sparc64-tdep.h	40;"	d
r_type	bfd/elf32-arm.c	/^  unsigned int	       r_type;$/;"	m	struct:__anon1127	file:
r_type	bfd/elf32-arm.c	/^  unsigned int r_type;$/;"	m	struct:a8_erratum_reloc	file:
r_type	bfd/elf32-cris.c	/^  enum elf_cris_reloc_type r_type;$/;"	m	struct:elf_cris_pcrel_relocs_copied	typeref:enum:elf_cris_pcrel_relocs_copied::elf_cris_reloc_type	file:
r_type	bfd/elfnn-loongarch.c	/^  int r_type;$/;"	m	struct:__anon1118	file:
r_type	bfd/mach-o.h	/^  unsigned int r_type : 4;$/;"	m	struct:bfd_mach_o_reloc_info
r_type	include/aout/aout64.h	/^  bfd_byte r_type[1];			\/* Relocation type.  *\/$/;"	m	struct:reloc_ext_external
r_type	include/aout/aout64.h	/^  bfd_byte r_type[1];			\/* Relocation type.  *\/$/;"	m	struct:reloc_std_external
r_type	include/aout/aout64.h	/^  enum reloc_type r_type;	\/* Relocation type.  *\/$/;"	m	struct:reloc_internal	typeref:enum:reloc_internal::reloc_type
r_type	include/coff/arm.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/i386.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/ia64.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/internal.h	/^  unsigned short r_type;	\/* Relocation type		*\/$/;"	m	struct:internal_reloc
r_type	include/coff/mcore.h	/^  char r_type   [2];$/;"	m	struct:external_reloc
r_type	include/coff/powerpc.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/rs6000.h	/^  char r_type[1];$/;"	m	struct:external_reloc
r_type	include/coff/rs6k64.h	/^  char r_type[1];$/;"	m	struct:external_reloc
r_type	include/coff/sh.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/ti.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/ti.h	/^  char r_type[2];$/;"	m	struct:external_reloc_v0
r_type	include/coff/tic30.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/tic80.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/x86_64.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/z80.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/coff/z8k.h	/^  char r_type[2];$/;"	m	struct:external_reloc
r_type	include/elf/mips.h	/^  unsigned char r_type;$/;"	m	struct:__anon1478
r_type	include/elf/mips.h	/^  unsigned char r_type;$/;"	m	struct:__anon1480
r_type	include/elf/mips.h	/^  unsigned char r_type[1];$/;"	m	struct:__anon1477
r_type	include/elf/mips.h	/^  unsigned char r_type[1];$/;"	m	struct:__anon1479
r_type2	include/elf/mips.h	/^  unsigned char r_type2;$/;"	m	struct:__anon1478
r_type2	include/elf/mips.h	/^  unsigned char r_type2;$/;"	m	struct:__anon1480
r_type2	include/elf/mips.h	/^  unsigned char r_type2[1];$/;"	m	struct:__anon1477
r_type2	include/elf/mips.h	/^  unsigned char r_type2[1];$/;"	m	struct:__anon1479
r_type3	include/elf/mips.h	/^  unsigned char r_type3;$/;"	m	struct:__anon1478
r_type3	include/elf/mips.h	/^  unsigned char r_type3;$/;"	m	struct:__anon1480
r_type3	include/elf/mips.h	/^  unsigned char r_type3[1];$/;"	m	struct:__anon1477
r_type3	include/elf/mips.h	/^  unsigned char r_type3[1];$/;"	m	struct:__anon1479
r_usp	sim/m32c/cpu.h	/^  SI r_usp;$/;"	m	struct:__anon534
r_usp	sim/rx/cpu.h	/^  SI r_usp;$/;"	m	struct:__anon508
r_vaddr	include/coff/alpha.h	/^  unsigned char r_vaddr[8];$/;"	m	struct:external_reloc
r_vaddr	include/coff/arm.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/i386.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/ia64.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/internal.h	/^  bfd_vma r_vaddr;		\/* Virtual address of reference *\/$/;"	m	struct:internal_reloc
r_vaddr	include/coff/mcore.h	/^  char r_vaddr  [4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/mips.h	/^    unsigned char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/powerpc.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/rs6000.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/rs6k64.h	/^  char r_vaddr[8];$/;"	m	struct:external_reloc
r_vaddr	include/coff/sh.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/ti.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/ti.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc_v0
r_vaddr	include/coff/tic30.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/tic80.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/x86_64.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/z80.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_vaddr	include/coff/z8k.h	/^  char r_vaddr[4];$/;"	m	struct:external_reloc
r_value	bfd/mach-o.h	/^  bfd_vma r_value;$/;"	m	struct:bfd_mach_o_reloc_info
r_version_offset	gdb/gdbserver/linux-low.c	/^    int r_version_offset;$/;"	m	struct:link_map_offsets	file:
r_version_offset	gdb/solib-svr4.h	/^    int r_version_offset, r_version_size;$/;"	m	struct:link_map_offsets
r_version_size	gdb/solib-svr4.h	/^    int r_version_offset, r_version_size;$/;"	m	struct:link_map_offsets
r_wim_offset	gdb/sparc-tdep.h	/^  int r_wim_offset;$/;"	m	struct:sparc_gregmap
r_y_offset	gdb/sparc-tdep.h	/^  int r_y_offset;$/;"	m	struct:sparc_gregmap
r_y_size	gdb/sparc-tdep.h	/^  int r_y_size;$/;"	m	struct:sparc_gregmap
ra	gdb/loongarch-tdep.h	/^    int ra;$/;"	m	struct:gdbarch_tdep::__anon2058
ra	gdb/xtensa-tdep.c	/^  CORE_ADDR ra;		\/* The raw return address of this frame.  *\/$/;"	m	struct:xtensa_frame_cache	file:
ra	include/opcode/cr16.h	/^  r12_L = 12, r13_L = 13, ra = 14, sp_L = 15,$/;"	e	enum:__anon1324
ra	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
ra_column	bfd/elf-eh-frame.c	/^  bfd_vma ra_column;$/;"	m	struct:cie	file:
radix	gdb/breakpoint.c	/^    int radix;$/;"	m	struct:lang_and_radix	file:
raise_buserror	sim/sh/interp.c	/^raise_buserror (void)$/;"	f	file:
raise_exception	sim/sh/interp.c	/^raise_exception (int x)$/;"	f	file:
raise_signal	gdb/testsuite/gdb.cp/gdb2495.cc	/^  void raise_signal (int dummy)$/;"	f	class:SimpleException
raised_count	sim/m68hc11/interrupts.h	/^  unsigned long    raised_count;$/;"	m	struct:interrupt
raised_cycle	sim/m68hc11/interrupts.h	/^  signed64         raised_cycle;$/;"	m	struct:interrupt_history
ram_access	sim/frv/cache.c	/^ram_access (FRV_CACHE *cache, USI address) $/;"	f	file:
ram_base	sim/rl78/mem.c	/^int ram_base = 0xf8000;$/;"	v
ramb	sim/erc32/erc32.c	/^static unsigned char	ramb[RAM_END - RAM_START];$/;"	v	file:
rambase	bfd/cisco-core.c	/^  char rambase[4];		\/* Base of RAM (not in V1 crash info) *\/$/;"	m	struct:__anon1029	file:
ran_name	include/aout/ranlib.h	62;"	d
ran_off	include/aout/ranlib.h	63;"	d
ran_strx	include/aout/ranlib.h	61;"	d
ran_un	include/aout/ranlib.h	60;"	d
rand_deg	libiberty/random.c	/^static int rand_deg = DEG_3;$/;"	v	file:
rand_sep	libiberty/random.c	/^static int rand_sep = SEP_3;$/;"	v	file:
rand_type	libiberty/random.c	/^static int rand_type = TYPE_3;$/;"	v	file:
random	libiberty/random.c	/^random (void)$/;"	f
random_data	gdb/testsuite/gdb.base/remote.c	/^unsigned char random_data[RANDOM_DATA_SIZE] = {$/;"	v
random_delay	gdb/testsuite/gdb.threads/linux-dp.c	/^random_delay ()$/;"	f
random_mutex	gdb/testsuite/gdb.threads/linux-dp.c	/^pthread_mutex_t random_mutex;$/;"	v
random_pending_event_thread	gdb/infrun.c	/^random_pending_event_thread (ptid_t waiton_ptid)$/;"	f	file:
randtbl	libiberty/random.c	/^static long int randtbl[DEG_3 + 1] =$/;"	v	file:
range	bfd/elf-bfd.h	/^  bfd_size_type range;$/;"	m	struct:eh_frame_array_ent
range	bfd/elf32-xtensa.c	/^  reloc_range *range; \/* Sorted range markers.  *\/$/;"	m	struct:reloc_range_list_struct	file:
range	gdb/language.c	/^static const char *range;$/;"	v	file:
range	gdb/value.c	/^struct range$/;"	s	file:
range	sim/common/sim-profile.h	/^  ADDR_RANGE range;$/;"	m	struct:__anon655
range	sim/common/sim-trace.h	/^  ADDR_RANGE range;$/;"	m	struct:_trace_data
range	sim/ppc/hw_opic.c	/^  unsigned_cell range;$/;"	m	struct:_opic_isu_block	file:
range_array_property	sim/common/hw-properties.h	/^  range_array_property,$/;"	e	enum:__anon639
range_array_property	sim/ppc/device.h	/^  range_array_property,$/;"	e	enum:__anon973
range_bounds	gdb/gdbtypes.h	/^struct range_bounds$/;"	s
range_check	gdb/language.c	/^enum range_check range_check = range_check_off;$/;"	v	typeref:enum:range_check
range_check	gdb/language.h	/^extern enum range_check$/;"	g
range_check_off	gdb/language.h	/^    range_check_off, range_check_warn, range_check_on$/;"	e	enum:range_check
range_check_on	gdb/language.h	/^    range_check_off, range_check_warn, range_check_on$/;"	e	enum:range_check
range_check_warn	gdb/language.h	/^    range_check_off, range_check_warn, range_check_on$/;"	e	enum:range_check
range_error	gdb/language.c	/^range_error (const char *string,...)$/;"	f
range_expr	gdb/rust-exp.y	/^range_expr:$/;"	l
range_length	include/hp-symtab.h	/^  long   range_length; \/* present only if version >= 2 *\/$/;"	m	struct:DOC_info_header_struct
range_mode	gdb/language.c	/^enum range_mode range_mode = range_mode_auto;$/;"	v	typeref:enum:range_mode
range_mode	gdb/language.h	/^extern enum range_mode$/;"	g
range_mode_auto	gdb/language.h	/^    range_mode_auto, range_mode_manual$/;"	e	enum:range_mode
range_mode_manual	gdb/language.h	/^    range_mode_auto, range_mode_manual$/;"	e	enum:range_mode
range_property_spec	sim/common/hw-properties.h	/^} range_property_spec;$/;"	t	typeref:struct:_range_property_spec
range_property_spec	sim/ppc/device.h	/^} range_property_spec;$/;"	t	typeref:struct:_range_property_spec
range_tree	sim/common/sim-arange.h	/^  ADDR_RANGE_TREE *range_tree;$/;"	m	struct:_addr_range
range_type	gdb/expression.h	/^enum range_type$/;"	g
ranged_break_num_registers	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::ranged_break_num_registers ()$/;"	f	class:ppc_linux_nat_target
ranged_break_num_registers	gdb/target-delegates.c	/^debug_target::ranged_break_num_registers ()$/;"	f	class:debug_target
ranged_break_num_registers	gdb/target-delegates.c	/^dummy_target::ranged_break_num_registers ()$/;"	f	class:dummy_target
ranged_break_num_registers	gdb/target-delegates.c	/^target_ops::ranged_break_num_registers ()$/;"	f	class:target_ops
ranged_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops ranged_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
ranges	bfd/elfxx-mips.c	/^  struct mips_got_page_range *ranges;$/;"	m	struct:mips_got_page_entry	typeref:struct:mips_got_page_entry::mips_got_page_range	file:
ranges	gdb/symfile.h	/^  struct dwarf2_section_names ranges;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
ranges	gdb/value.c	/^  const std::vector<range> *ranges;$/;"	m	struct:ranges_and_idx	file:
ranges	sim/common/sim-arange.h	/^  ADDR_SUBRANGE *ranges;$/;"	m	struct:_addr_range
ranges_and_idx	gdb/value.c	/^struct ranges_and_idx$/;"	s	file:
ranges_base	gdb/dwarf2read.c	/^  ULONGEST ranges_base = 0;$/;"	m	struct:dwarf2_cu	file:
ranges_overlap	gdb/value.c	/^ranges_overlap (LONGEST offset1, LONGEST len1,$/;"	f	file:
rank	gdb/gdbtypes.h	/^    short rank;$/;"	m	struct:rank
rank	gdb/gdbtypes.h	/^    struct rank *rank;$/;"	m	struct:badness_vector	typeref:struct:badness_vector::rank
rank	gdb/gdbtypes.h	/^struct rank$/;"	s
rank_function	gdb/gdbtypes.c	/^rank_function (struct type **parms, int nparms, $/;"	f
rank_one_type	gdb/gdbtypes.c	/^rank_one_type (struct type *parm, struct type *arg, struct value *value)$/;"	f
ranlib	include/aout/ranlib.h	59;"	d
rate	gdb/ser-unix.c	/^  int rate;$/;"	m	struct:__anon1634	file:
rate_to_code	gdb/ser-unix.c	/^rate_to_code (int rate)$/;"	f	file:
rather_large	gdb/testsuite/gdb.base/step-test.c	/^  int rather_large[100];$/;"	m	struct:rhomboidal	file:
rather_large	gdb/testsuite/gdb.reverse/step-reverse.c	/^  int rather_large[100];$/;"	m	struct:rhomboidal	file:
ravenscar_active_task	gdb/ravenscar-thread.c	/^ravenscar_active_task (int cpu)$/;"	f	file:
ravenscar_add_thread	gdb/ravenscar-thread.c	/^ravenscar_add_thread (struct ada_task_info *task)$/;"	f	file:
ravenscar_arch_ops	gdb/ravenscar-thread.h	/^struct ravenscar_arch_ops$/;"	s
ravenscar_get_thread_base_cpu	gdb/ravenscar-thread.c	/^ravenscar_get_thread_base_cpu (ptid_t ptid)$/;"	f	file:
ravenscar_inferior_created	gdb/ravenscar-thread.c	/^ravenscar_inferior_created (struct target_ops *target, int from_tty)$/;"	f	file:
ravenscar_ops	gdb/gdbarch.c	/^  struct ravenscar_arch_ops * ravenscar_ops;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::ravenscar_arch_ops	file:
ravenscar_ops	gdb/ravenscar-thread.c	/^static ravenscar_thread_target ravenscar_ops;$/;"	v	file:
ravenscar_reg_info	gdb/ppc-ravenscar-thread.c	/^struct ravenscar_reg_info$/;"	s	file:
ravenscar_runtime_initialized	gdb/ravenscar-thread.c	/^ravenscar_runtime_initialized (void)$/;"	f	file:
ravenscar_runtime_initializer	gdb/ravenscar-thread.c	/^static const char ravenscar_runtime_initializer[] =$/;"	v	file:
ravenscar_target_info	gdb/ravenscar-thread.c	/^static const target_info ravenscar_target_info = {$/;"	v	file:
ravenscar_task_is_currently_active	gdb/ravenscar-thread.c	/^ravenscar_task_is_currently_active (ptid_t ptid)$/;"	f	file:
ravenscar_task_support	gdb/ravenscar-thread.c	/^static int ravenscar_task_support = 1;$/;"	v	file:
ravenscar_thread_target	gdb/ravenscar-thread.c	/^  ravenscar_thread_target ()$/;"	f	struct:target_ops
ravenscar_update_inferior_ptid	gdb/ravenscar-thread.c	/^ravenscar_update_inferior_ptid (void)$/;"	f	file:
raw	gdb/gdbserver/mem-break.c	/^  struct raw_breakpoint *raw;$/;"	m	struct:breakpoint	typeref:struct:breakpoint::raw_breakpoint	file:
raw	gdb/mep-tdep.c	/^  int raw;$/;"	m	struct:mep_csr_register	file:
raw	gdb/score-tdep.c	/^  unsigned long long raw;$/;"	m	struct:__anon1637	file:
raw	gdb/typeprint.h	/^  unsigned int raw : 1;$/;"	m	struct:type_print_options
raw	gdb/valprint.h	/^    unsigned char raw;$/;"	m	struct:format_data
raw	gdb/valprint.h	/^  int raw;$/;"	m	struct:value_print_options
raw	zlib/contrib/minizip/unzip.c	/^    int   raw;$/;"	m	struct:__anon994	file:
raw	zlib/contrib/minizip/zip.c	/^    int  raw;                   \/* 1 for directly writing raw data *\/$/;"	m	struct:__anon991	file:
rawUnwindCodes	include/coff/pe.h	/^  bfd_byte *rawUnwindCodes;$/;"	m	struct:pex64_unwind_info
rawUnwindCodesEnd	include/coff/pe.h	/^  bfd_byte *rawUnwindCodesEnd;$/;"	m	struct:pex64_unwind_info
raw_bkpt_type	gdb/gdbserver/mem-break.h	/^enum raw_bkpt_type$/;"	g
raw_bkpt_type_access_wp	gdb/gdbserver/mem-break.h	/^    raw_bkpt_type_access_wp$/;"	e	enum:raw_bkpt_type
raw_bkpt_type_hw	gdb/gdbserver/mem-break.h	/^    raw_bkpt_type_hw,$/;"	e	enum:raw_bkpt_type
raw_bkpt_type_read_wp	gdb/gdbserver/mem-break.h	/^    raw_bkpt_type_read_wp,$/;"	e	enum:raw_bkpt_type
raw_bkpt_type_sw	gdb/gdbserver/mem-break.h	/^    raw_bkpt_type_sw,$/;"	e	enum:raw_bkpt_type
raw_bkpt_type_to_arm_hwbp_type	gdb/gdbserver/linux-arm-low.c	/^raw_bkpt_type_to_arm_hwbp_type (enum raw_bkpt_type raw_type)$/;"	f	file:
raw_bkpt_type_to_target_hw_bp_type	gdb/gdbserver/mem-break.c	/^raw_bkpt_type_to_target_hw_bp_type (enum raw_bkpt_type raw_type)$/;"	f
raw_bkpt_type_write_wp	gdb/gdbserver/mem-break.h	/^    raw_bkpt_type_write_wp,$/;"	e	enum:raw_bkpt_type
raw_breakpoint	gdb/gdbserver/mem-break.c	/^struct raw_breakpoint$/;"	s	file:
raw_breakpoints	gdb/gdbserver/inferiors.h	/^  struct raw_breakpoint *raw_breakpoints = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::raw_breakpoint
raw_collect	gdb/gdbserver/regcache.c	/^regcache::raw_collect (int n, void *buf) const$/;"	f	class:regcache
raw_collect	gdb/regcache.c	/^reg_buffer::raw_collect (int regnum, void *buf) const$/;"	f	class:reg_buffer
raw_collect_integer	gdb/regcache.c	/^reg_buffer::raw_collect_integer (int regnum, gdb_byte *addr, int addr_len,$/;"	f	class:reg_buffer
raw_collect_part	gdb/regcache.c	/^reg_buffer::raw_collect_part (int regnum, int offset, int len,$/;"	f	class:reg_buffer
raw_compare	gdb/gdbserver/regcache.c	/^regcache::raw_compare (int regnum, const void *buf, int offset) const$/;"	f	class:regcache
raw_compare	gdb/regcache.c	/^reg_buffer::raw_compare (int regnum, const void *buf, int offset) const$/;"	f	class:reg_buffer
raw_disk	sim/ppc/pk_disklabel.c	/^  device_instance *raw_disk;$/;"	m	struct:_disklabel	file:
raw_from_pseudo_register	gdb/h8300-tdep.c	/^raw_from_pseudo_register (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
raw_input	gdb/python/lib/gdb/command/explore.py	/^    raw_input = input$/;"	v
raw_insn	gdb/amd64-tdep.c	/^  gdb_byte *raw_insn;$/;"	m	struct:amd64_insn	file:
raw_memory_xfer_partial	gdb/target.c	/^raw_memory_xfer_partial (struct target_ops *ops, gdb_byte *readbuf,$/;"	f
raw_read	gdb/regcache.c	/^readable_regcache::raw_read (int regnum, T *val)$/;"	f	class:readable_regcache
raw_read	gdb/regcache.c	/^readable_regcache::raw_read (int regnum, gdb_byte *buf)$/;"	f	class:readable_regcache
raw_read_part	gdb/regcache.c	/^readable_regcache::raw_read_part (int regnum, int offset, int len,$/;"	f	class:readable_regcache
raw_stdout	gdb/mi/mi-common.h	/^  struct ui_file *raw_stdout;$/;"	m	class:final	typeref:struct:final::ui_file
raw_supply	gdb/gdbserver/regcache.c	/^regcache::raw_supply (int n, const void *buf)$/;"	f	class:regcache
raw_supply	gdb/regcache.c	/^reg_buffer::raw_supply (int regnum, const void *buf)$/;"	f	class:reg_buffer
raw_supply	gdb/regcache.h	/^  void raw_supply (int regnum, const reg_buffer &src)$/;"	f	class:reg_buffer
raw_supply_integer	gdb/regcache.c	/^reg_buffer::raw_supply_integer (int regnum, const gdb_byte *addr,$/;"	f	class:reg_buffer
raw_supply_part	gdb/regcache.c	/^reg_buffer::raw_supply_part (int regnum, int offset, int len,$/;"	f	class:reg_buffer
raw_supply_zeroed	gdb/regcache.c	/^reg_buffer::raw_supply_zeroed (int regnum)$/;"	f	class:reg_buffer
raw_symbol	gdb/xcoffread.c	/^static char *raw_symbol;$/;"	v	file:
raw_syment_count	bfd/libcoff-in.h	/^  unsigned long raw_syment_count;$/;"	m	struct:coff_tdata
raw_syment_count	bfd/libcoff.h	/^  unsigned long raw_syment_count;$/;"	m	struct:coff_tdata
raw_syments	bfd/libcoff-in.h	/^  struct coff_ptr_struct *raw_syments;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_ptr_struct
raw_syments	bfd/libcoff.h	/^  struct coff_ptr_struct *raw_syments;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_ptr_struct
raw_syments	bfd/libecoff.h	/^  void * raw_syments;$/;"	m	struct:ecoff_tdata
raw_transfer	sim/ppc/basics.h	/^  raw_transfer,$/;"	e	enum:__anon965
raw_type	gdb/gdbserver/mem-break.c	/^  enum raw_bkpt_type raw_type;$/;"	m	struct:raw_breakpoint	typeref:enum:raw_breakpoint::raw_bkpt_type	file:
raw_update	gdb/regcache.c	/^regcache::raw_update (int regnum)$/;"	f	class:regcache
raw_write	gdb/regcache.c	/^regcache::raw_write (int regnum, T val)$/;"	f	class:regcache
raw_write	gdb/regcache.c	/^regcache::raw_write (int regnum, const gdb_byte *buf)$/;"	f	class:regcache
raw_write_part	gdb/regcache.c	/^regcache::raw_write_part (int regnum, int offset, int len,$/;"	f	class:regcache
rawmemchr	gdb/gnulib/import/rawmemchr.c	/^rawmemchr (const void *s, int c_in)$/;"	f
rawptr	bfd/netbsd-core.c	/^} *rawptr;$/;"	v	typeref:struct:netbsd_core_struct
rawsize	bfd/bfd-in2.h	/^  bfd_size_type rawsize;$/;"	m	struct:bfd_section
rax	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rax;$/;"	m	struct:user_regs64_struct
rbar	gdb/testsuite/gdb.cp/koenig.cc	/^    int rbar(){$/;"	f	class:R
rbase	include/opcode/cr16.h	/^  rra, rbase, rbase_disps20, rbase_dispe20,$/;"	e	enum:__anon1328
rbase	include/opcode/crx.h	/^    rbase, rbase_dispu4,$/;"	e	enum:__anon1264
rbase_dispe20	include/opcode/cr16.h	/^  rra, rbase, rbase_disps20, rbase_dispe20,$/;"	e	enum:__anon1328
rbase_disps12	include/opcode/crx.h	/^    rbase_disps12, rbase_disps16, rbase_disps28, rbase_disps32,$/;"	e	enum:__anon1264
rbase_disps16	include/opcode/crx.h	/^    rbase_disps12, rbase_disps16, rbase_disps28, rbase_disps32,$/;"	e	enum:__anon1264
rbase_disps20	include/opcode/cr16.h	/^  rra, rbase, rbase_disps20, rbase_dispe20,$/;"	e	enum:__anon1328
rbase_disps28	include/opcode/crx.h	/^    rbase_disps12, rbase_disps16, rbase_disps28, rbase_disps32,$/;"	e	enum:__anon1264
rbase_disps32	include/opcode/crx.h	/^    rbase_disps12, rbase_disps16, rbase_disps28, rbase_disps32,$/;"	e	enum:__anon1264
rbase_dispu4	include/opcode/crx.h	/^    rbase, rbase_dispu4,$/;"	e	enum:__anon1264
rbat	sim/mcore/interp.c	271;"	d	file:
rbat	sim/moxie/interp.c	/^rbat (sim_cpu *scpu, word pc, word x)$/;"	f	file:
rbat_fast	sim/sh/interp.c	/^rbat_fast (unsigned char *memory, int x, int maskb)$/;"	f	file:
rbit32	sim/aarch64/simulator.c	/^rbit32 (sim_cpu *cpu)$/;"	f	file:
rbit64	sim/aarch64/simulator.c	/^rbit64 (sim_cpu *cpu)$/;"	f	file:
rbp	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rbp;$/;"	m	struct:user_regs64_struct
rbr	sim/bfin/dv-bfin_uart.c	/^  bu16 thr, rbr;$/;"	m	struct:bfin_uart	file:
rbr	sim/lm32/dv-lm32uart.c	/^  unsigned char rbr;$/;"	m	struct:lm32uart	file:
rbreak_command	gdb/symtab.c	/^rbreak_command (const char *regexp, int from_tty)$/;"	f	file:
rbreak_command_wrapper	gdb/symtab.c	/^rbreak_command_wrapper (char *regexp, int from_tty)$/;"	f
rbreak_start_breakpoint_count	gdb/breakpoint.c	/^static int rbreak_start_breakpoint_count;$/;"	v	file:
rbx	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rbx;$/;"	m	struct:user_regs64_struct
rc	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^char rc[CMSG_SPACE (sizeof (struct ucred)) + 7];$/;"	v
rc_accum	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_accum_ext	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_accum_word	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_allregs	opcodes/bfin-dis.c	/^  rc_sysregs3, rc_allregs,$/;"	e	enum:reg_class	file:
rc_bregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_ccstat	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_counters	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_dpregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_dregs	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_dregs2_sysregs1	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_dregs_hi	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_dregs_hilo	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_dregs_lo	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_dregs_pair	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_gregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_ignore_bits	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_iregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_lregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_mregs	opcodes/bfin-dis.c	/^  rc_accum_word, rc_accum, rc_iregs, rc_mregs, rc_bregs, rc_lregs, rc_dpregs, rc_gregs,$/;"	e	enum:reg_class	file:
rc_open	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_pregs	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_regs	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_spfp	opcodes/bfin-dis.c	/^  rc_dregs_lo, rc_dregs_hi, rc_dregs, rc_dregs_pair, rc_pregs, rc_spfp, rc_dregs_hilo, rc_accum_ext,$/;"	e	enum:reg_class	file:
rc_statbits	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_sysregs2	opcodes/bfin-dis.c	/^  rc_regs, rc_statbits, rc_ignore_bits, rc_ccstat, rc_counters, rc_dregs2_sysregs1, rc_open, rc_sysregs2,$/;"	e	enum:reg_class	file:
rc_sysregs3	opcodes/bfin-dis.c	/^  rc_sysregs3, rc_allregs,$/;"	e	enum:reg_class	file:
rcmd	gdb/remote.c	/^remote_target::rcmd (const char *command, struct ui_file *outbuf)$/;"	f	class:remote_target
rcmd	gdb/target-delegates.c	/^debug_target::rcmd (const char *arg0, struct ui_file *arg1)$/;"	f	class:debug_target
rcmd	gdb/target-delegates.c	/^dummy_target::rcmd (const char *arg0, struct ui_file *arg1)$/;"	f	class:dummy_target
rcmd	gdb/target-delegates.c	/^target_ops::rcmd (const char *arg0, struct ui_file *arg1)$/;"	f	class:target_ops
rcode	bfd/elf32-msp430.c	/^} rcode[] =$/;"	v	typeref:struct:rcodes_s	file:
rcodes_s	bfd/elf32-msp430.c	/^static struct rcodes_s$/;"	s	file:
rcuh_kind	gdb/dwarf2read.c	/^enum class rcuh_kind { COMPILE, TYPE };$/;"	g	file:
rcurly	gdb/c-exp.y	/^rcurly	:	'}'$/;"	l
rcurly	gdb/go-exp.y	/^rcurly	:	'}'$/;"	l
rcv_fifo	sim/bfin/dv-bfin_twi.c	/^  bu16 xmt_fifo, rcv_fifo;$/;"	m	struct:bfin_twi	file:
rcx	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rcx;$/;"	m	struct:user_regs64_struct
rd	gdb/arm-tdep.h	/^  int rd;$/;"	m	struct:arm_displaced_step_closure
rd	opcodes/dlx-dis.c	/^unsigned char opc, rs1, rs2, rd;$/;"	v
rdasr	opcodes/sparc-opc.c	1040;"	d	file:
rdata	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^char rdata[5] = "xxxx";$/;"	v
rdata_in_text	bfd/libecoff.h	/^  bfd_boolean rdata_in_text;$/;"	m	struct:ecoff_backend_data
rdata_in_text	bfd/libecoff.h	/^  bfd_boolean rdata_in_text;$/;"	m	struct:ecoff_tdata
rdbuf	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf *gzfilestream_common::rdbuf()$/;"	f	class:gzfilestream_common
rdbuf	zlib/contrib/iostream3/zfstream.h	/^  rdbuf() const$/;"	f	class:gzifstream
rdbuf	zlib/contrib/iostream3/zfstream.h	/^  rdbuf() const$/;"	f	class:gzofstream
rdep	opcodes/ia64-gen.c	/^struct rdep$/;"	s	file:
rdeps	opcodes/ia64-gen.c	/^} **rdeps = NULL;$/;"	v	typeref:struct:rdep
rdepslen	opcodes/ia64-gen.c	/^static int rdepslen = 0;$/;"	v	file:
rdepstotlen	opcodes/ia64-gen.c	/^static int rdepstotlen = 0;$/;"	v	file:
rdhpr	opcodes/sparc-opc.c	1114;"	d	file:
rdi	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rdi;$/;"	m	struct:user_regs64_struct
rdpkru	gdb/testsuite/gdb.arch/i386-pkru.c	/^rdpkru (void)$/;"	f	file:
rdpr	opcodes/sparc-opc.c	1061;"	d	file:
rdrand	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^rdrand (void)$/;"	f
rdseed	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^rdseed (void)$/;"	f
rdx	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rdx;$/;"	m	struct:user_regs64_struct
re	sim/sh/sim-main.h	/^	    int re;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
re	sim/testsuite/sim/bfin/e0.s	/^re:$/;"	l
re_assemble_12	bfd/libhppa.h	/^re_assemble_12 (int as12)$/;"	f
re_assemble_14	bfd/libhppa.h	/^re_assemble_14 (int as14)$/;"	f
re_assemble_16	bfd/libhppa.h	/^re_assemble_16 (int as16)$/;"	f
re_assemble_17	bfd/libhppa.h	/^re_assemble_17 (int as17)$/;"	f
re_assemble_21	bfd/libhppa.h	/^re_assemble_21 (int as21)$/;"	f
re_assemble_22	bfd/libhppa.h	/^re_assemble_22 (int as22)$/;"	f
re_assemble_3	bfd/libhppa.h	/^re_assemble_3 (int as3)$/;"	f
re_comp	include/xregex.h	24;"	d
re_compile_fastmap	include/xregex.h	19;"	d
re_compile_fastmap	libiberty/regex.c	/^PREFIX(re_compile_fastmap) (struct re_pattern_buffer *bufp)$/;"	f	file:
re_compile_fastmap	libiberty/regex.c	/^re_compile_fastmap (struct re_pattern_buffer *bufp)$/;"	f
re_compile_fastmap	libiberty/regex.c	85;"	d	file:
re_compile_pattern	include/xregex.h	16;"	d
re_compile_pattern	libiberty/regex.c	80;"	d	file:
re_error_msgid	libiberty/regex.c	/^static const char *re_error_msgid[] =$/;"	v	file:
re_exec	include/xregex.h	25;"	d
re_match	include/xregex.h	14;"	d
re_match	libiberty/regex.c	76;"	d	file:
re_match_2	include/xregex.h	13;"	d
re_match_2	libiberty/regex.c	/^re_match_2 (struct re_pattern_buffer *bufp, const char *string1, int size1,$/;"	f
re_match_2	libiberty/regex.c	74;"	d	file:
re_max_failures	include/xregex.h	21;"	d
re_max_failures	libiberty/regex.c	/^int re_max_failures = 2000;$/;"	v
re_max_failures	libiberty/regex.c	/^int re_max_failures = 4000;$/;"	v
re_max_failures	libiberty/regex.c	/^long int re_max_failures = 2000;$/;"	v
re_max_failures	libiberty/regex.c	/^long int re_max_failures = 4000;$/;"	v
re_nsub	include/xregex2.h	/^  size_t re_nsub;$/;"	m	struct:re_pattern_buffer
re_opcode_t	libiberty/regex.c	/^} re_opcode_t;$/;"	t	typeref:enum:__anon1180	file:
re_pattern_buffer	include/xregex2.h	/^struct re_pattern_buffer$/;"	s
re_registers	include/xregex2.h	/^struct re_registers$/;"	s
re_search	include/xregex.h	15;"	d
re_search	libiberty/regex.c	78;"	d	file:
re_search_2	include/xregex.h	18;"	d
re_search_2	libiberty/regex.c	/^PREFIX(re_search_2) (struct re_pattern_buffer *bufp, const char *string1,$/;"	f	file:
re_search_2	libiberty/regex.c	83;"	d	file:
re_set	gdb/breakpoint.h	/^  void (*re_set) (struct breakpoint *self);$/;"	m	struct:breakpoint_ops
re_set_catch_assert	gdb/ada-lang.c	/^re_set_catch_assert (struct breakpoint *b)$/;"	f	file:
re_set_catch_exception	gdb/ada-lang.c	/^re_set_catch_exception (struct breakpoint *b)$/;"	f	file:
re_set_catch_exception_unhandled	gdb/ada-lang.c	/^re_set_catch_exception_unhandled (struct breakpoint *b)$/;"	f	file:
re_set_catch_handlers	gdb/ada-lang.c	/^re_set_catch_handlers (struct breakpoint *b)$/;"	f	file:
re_set_exception	gdb/ada-lang.c	/^re_set_exception (enum ada_exception_catchpoint_kind ex, struct breakpoint *b)$/;"	f	file:
re_set_exception_catchpoint	gdb/break-catch-throw.c	/^re_set_exception_catchpoint (struct breakpoint *self)$/;"	f	file:
re_set_registers	include/xregex.h	12;"	d
re_set_registers	libiberty/regex.c	72;"	d	file:
re_set_syntax	include/xregex.h	17;"	d
re_set_syntax	libiberty/regex.c	/^re_set_syntax (reg_syntax_t syntax)$/;"	f
re_set_syntax	libiberty/regex.c	82;"	d	file:
re_set_watchpoint	gdb/breakpoint.c	/^re_set_watchpoint (struct breakpoint *b)$/;"	f	file:
re_syntax_options	include/xregex.h	20;"	d
re_syntax_options	libiberty/regex.c	/^reg_syntax_t re_syntax_options;$/;"	v
re_syntax_table	libiberty/regex.c	/^static char re_syntax_table[CHAR_SET_SIZE];$/;"	v	file:
read	gdb/contrib/expect-read1.c	/^read (int fd, void *buf, size_t count)$/;"	f
read	gdb/dwarf2read.c	/^partial_die_info::read (const struct die_reader_specs *reader,$/;"	f	class:partial_die_info
read	gdb/gdbserver/remote-utils.c	119;"	d	file:
read	gdb/m32c-tdep.c	/^  m32c_read_reg_t *read;$/;"	m	struct:m32c_reg	file:
read	gdb/testsuite/lib/read1.c	/^read (int fd, void *buf, size_t count)$/;"	f
read	gdb/ui-file.c	/^stdio_file::read (char *buf, long length_buf)$/;"	f	class:stdio_file
read	gdb/ui-file.h	/^  virtual long read (char *buf, long length_buf)$/;"	f	class:ui_file
read	gdb/user-regs.c	/^  struct value *(*read) (struct frame_info * frame, const void *baton);$/;"	m	struct:user_reg	typeref:struct:user_reg::read	file:
read	gdb/value.h	/^  void (*read) (struct value *v);$/;"	m	struct:lval_funcs
read	include/gdb/callback.h	/^  int (*read) (host_callback *,int,  char *, int);$/;"	m	struct:host_callback_struct
read	intl/loadmsgcat.c	462;"	d	file:
read	sim/common/dv-cfi.c	/^  bool (*read) (struct hw *me, struct cfi *cfi, void *dest,$/;"	m	struct:cfi_cmdset	file:
read	sim/ppc/device_table.h	/^  device_instance_read_callback *read;$/;"	m	struct:_device_instance_callbacks
read	sim/ppc/vm.c	/^  core_map *read;$/;"	m	struct:_vm_data_map	file:
read	zlib/contrib/iostream2/zstream.h	/^        int read(void* buf, size_t len) {$/;"	f	class:izstream
read	zlib/contrib/iostream2/zstream.h	/^inline int read(izstream& zs, T* x, Items items) {$/;"	f
read	zlib/gzguts.h	48;"	d
read1	sim/testsuite/frv-elf/cache.s	/^read1:	ld		@(sp,gr11),gr12$/;"	l
read1	zlib/examples/gzappend.c	198;"	d	file:
read4	sim/testsuite/frv-elf/cache.s	/^read4:	ld		@(sp,gr11),gr12$/;"	l
read4	zlib/examples/gzappend.c	/^unsigned long read4(file *in)$/;"	f
read5	sim/testsuite/frv-elf/cache.s	/^read5:	ld		@(sp,gr11),gr12$/;"	l
read_1_byte	bfd/dwarf2.c	/^read_1_byte (bfd *abfd ATTRIBUTE_UNUSED, bfd_byte *buf, bfd_byte *end)$/;"	f	file:
read_1_byte	gdb/dwarf2-frame.c	/^read_1_byte (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_1_byte	gdb/dwarf2read.c	/^read_1_byte (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_1_signed_byte	bfd/dwarf2.c	/^read_1_signed_byte (bfd *abfd ATTRIBUTE_UNUSED, bfd_byte *buf, bfd_byte *end)$/;"	f	file:
read_1_signed_byte	gdb/dwarf2read.c	/^read_1_signed_byte (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_2_bytes	bfd/dwarf2.c	/^read_2_bytes (bfd *abfd, bfd_byte *buf, bfd_byte *end)$/;"	f	file:
read_2_bytes	gdb/dwarf2read.c	/^read_2_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_2_signed_bytes	gdb/dwarf2read.c	/^read_2_signed_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_4_bytes	bfd/dwarf2.c	/^read_4_bytes (bfd *abfd, bfd_byte *buf, bfd_byte *end)$/;"	f	file:
read_4_bytes	gdb/dwarf2-frame.c	/^read_4_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_4_bytes	gdb/dwarf2read.c	/^read_4_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_4_signed_bytes	gdb/dwarf2read.c	/^read_4_signed_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_8_bytes	bfd/dwarf2.c	/^read_8_bytes (bfd *abfd, bfd_byte *buf, bfd_byte *end)$/;"	f	file:
read_8_bytes	gdb/dwarf2-frame.c	/^read_8_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_8_bytes	gdb/dwarf2read.c	/^read_8_bytes (bfd *abfd, const gdb_byte *buf)$/;"	f	file:
read_abbrev_offset	gdb/dwarf2read.c	/^read_abbrev_offset (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_abbrevs	bfd/dwarf2.c	/^read_abbrevs (bfd *abfd, bfd_uint64_t offset, struct dwarf2_debug *stash)$/;"	f	file:
read_addr_from_reg	gdb/dwarf2-frame.c	/^read_addr_from_reg (struct frame_info *this_frame, int reg)$/;"	f	file:
read_addr_index	gdb/dwarf2read.c	/^read_addr_index (struct dwarf2_cu *cu, unsigned int addr_index)$/;"	f	file:
read_addr_index_1	gdb/dwarf2read.c	/^read_addr_index_1 (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_addr_index_from_leb128	gdb/dwarf2read.c	/^read_addr_index_from_leb128 (struct dwarf2_cu *cu, const gdb_byte *info_ptr,$/;"	f	file:
read_address	bfd/dwarf2.c	/^read_address (struct comp_unit *unit, bfd_byte *buf, bfd_byte * buf_end)$/;"	f	file:
read_address	gdb/dwarf2read.c	/^read_address (bfd *abfd, const gdb_byte *buf, struct dwarf2_cu *cu,$/;"	f	file:
read_alias_file	intl/localealias.c	/^read_alias_file (fname, fname_len)$/;"	f	file:
read_all_registers	gdb/stubs/ia64vms-stub.c	/^read_all_registers (struct chf$mech_array *mech)$/;"	f	file:
read_alphacoff_dynamic_symtab	gdb/mipsread.c	/^read_alphacoff_dynamic_symtab (minimal_symbol_reader &reader,$/;"	f	file:
read_alt_indirect_ref	bfd/dwarf2.c	/^read_alt_indirect_ref (struct comp_unit * unit,$/;"	f	file:
read_alt_indirect_string	bfd/dwarf2.c	/^read_alt_indirect_string (struct comp_unit * unit,$/;"	f	file:
read_and_check_comp_unit_head	gdb/dwarf2read.c	/^read_and_check_comp_unit_head (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_args	gdb/stabsread.c	/^read_args (const char **pp, int end, struct objfile *objfile, int *nargsp,$/;"	f	file:
read_array_order	gdb/dwarf2read.c	/^read_array_order (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_array_type	gdb/dwarf2read.c	/^read_array_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_array_type	gdb/stabsread.c	/^read_array_type (const char **pp, struct type *type,$/;"	f	file:
read_atcb	gdb/ada-tasks.c	/^read_atcb (CORE_ADDR task_id, struct ada_task_info *task_info)$/;"	f	file:
read_attribute	bfd/dwarf2.c	/^read_attribute (struct attribute *    attr,$/;"	f	file:
read_attribute	gdb/dwarf2read.c	/^read_attribute (const struct die_reader_specs *reader,$/;"	f	file:
read_attribute_value	bfd/dwarf2.c	/^read_attribute_value (struct attribute *  attr,$/;"	f	file:
read_attribute_value	gdb/dwarf2read.c	/^read_attribute_value (const struct die_reader_specs *reader,$/;"	f	file:
read_auxv	gdb/gdbserver/target.h	/^  int (*read_auxv) (CORE_ADDR offset, unsigned char *myaddr,$/;"	m	struct:target_ops
read_base_reg	sim/mn10300/dv-mn103tim.c	/^read_base_reg (struct hw *me,$/;"	f	file:
read_base_type	gdb/dwarf2read.c	/^read_base_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_baseclasses	gdb/stabsread.c	/^read_baseclasses (struct field_info *fip, const char **pp, struct type *type,$/;"	f	file:
read_btrace	gdb/gdbserver/target.h	/^  int (*read_btrace) (struct btrace_target_info *, struct buffer *,$/;"	m	struct:target_ops
read_btrace	gdb/remote.c	/^remote_target::read_btrace (struct btrace_data *btrace,$/;"	f	class:remote_target
read_btrace	gdb/target-delegates.c	/^debug_target::read_btrace (struct btrace_data *arg0, struct btrace_target_info *arg1, enum btrace_read_type arg2)$/;"	f	class:debug_target
read_btrace	gdb/target-delegates.c	/^dummy_target::read_btrace (struct btrace_data *arg0, struct btrace_target_info *arg1, enum btrace_read_type arg2)$/;"	f	class:dummy_target
read_btrace	gdb/target-delegates.c	/^target_ops::read_btrace (struct btrace_data *arg0, struct btrace_target_info *arg1, enum btrace_read_type arg2)$/;"	f	class:target_ops
read_btrace	gdb/x86-linux-nat.c	/^x86_linux_nat_target::read_btrace (struct btrace_data *data,$/;"	f	class:x86_linux_nat_target
read_btrace_conf	gdb/gdbserver/target.h	/^  int (*read_btrace_conf) (const struct btrace_target_info *, struct buffer *);$/;"	m	struct:target_ops
read_buf	zlib/deflate.c	/^local unsigned read_buf(strm, buf, size)$/;"	f
read_buf_size	gdb/guile/scm-ports.c	/^  unsigned read_buf_size, write_buf_size;$/;"	m	struct:__anon1871	file:
read_buffer	sim/ppc/device_table.h	/^  device_dma_read_buffer_callback *read_buffer;$/;"	m	struct:_device_dma_callbacks
read_buffer	sim/ppc/device_table.h	/^  device_io_read_buffer_callback *read_buffer;$/;"	m	struct:_device_io_callbacks
read_buffer	zlib/contrib/minizip/unzip.c	/^    char  *read_buffer;         \/* internal buffer for compressed data *\/$/;"	m	struct:__anon994	file:
read_byte	bfd/elf-eh-frame.c	/^read_byte (bfd_byte **iter, bfd_byte *end, unsigned char *result)$/;"	f	file:
read_byte	sim/ppc/hw_eeprom.c	/^read_byte(device *me,$/;"	f	file:
read_byte_count	sim/ppc/mon.c	/^  count_type read_byte_count[MAX_BYTE_READWRITE];$/;"	m	struct:_cpu_mon	file:
read_call_site_scope	gdb/dwarf2read.c	/^read_call_site_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_callback	gdb/stubs/ia64vms-stub.c	/^read_callback (pthreadDebugClient_t context,$/;"	f	file:
read_checked_initial_length_and_offset	gdb/dwarf2read.c	/^read_checked_initial_length_and_offset (bfd *abfd, const gdb_byte *buf,$/;"	f	file:
read_code	gdb/corefile.c	/^read_code (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
read_code16	bfd/elf32-arm.c	/^read_code16 (const bfd *abfd, const bfd_byte *addr)$/;"	f	file:
read_code32	bfd/elf32-arm.c	/^read_code32 (const bfd *abfd, const bfd_byte *addr)$/;"	f	file:
read_code_integer	gdb/corefile.c	/^read_code_integer (CORE_ADDR memaddr, int len,$/;"	f
read_code_unsigned_integer	gdb/corefile.c	/^read_code_unsigned_integer (CORE_ADDR memaddr, int len,$/;"	f
read_com	sim/ppc/hw_com.c	/^read_com(device *me,$/;"	f	file:
read_command_file	gdb/top.c	/^read_command_file (FILE *stream)$/;"	f
read_command_lines	gdb/cli/cli-script.c	/^read_command_lines (const char *prompt_arg, int from_tty, int parse_commands,$/;"	f
read_command_lines_1	gdb/cli/cli-script.c	/^read_command_lines_1 (gdb::function_view<const char * ()> read_next_line_func,$/;"	f
read_common_block	gdb/dwarf2read.c	/^read_common_block (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_comp_unit_head	gdb/dwarf2read.c	/^read_comp_unit_head (struct comp_unit_head *cu_header,$/;"	f	file:
read_comp_units_from_section	gdb/dwarf2read.c	/^read_comp_units_from_section (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_const	gdb/ax-general.c	/^read_const (struct agent_expr *x, int o, int n)$/;"	f	file:
read_control_reg	sim/mn10300/dv-mn103iop.c	/^read_control_reg (struct hw *me,$/;"	f	file:
read_control_reg	sim/mn10300/dv-mn103ser.c	/^read_control_reg (struct hw *me,$/;"	f	file:
read_count	sim/common/sim-profile.h	/^  unsigned int read_count[MAX_TARGET_MODES];$/;"	m	struct:__anon655
read_count	sim/ppc/mon.c	/^  count_type read_count;$/;"	m	struct:_cpu_mon	file:
read_counter	sim/mn10300/dv-mn103tim.c	/^read_counter (struct hw *me,$/;"	f	file:
read_cp13_reg	sim/arm/armcopro.c	/^read_cp13_reg (unsigned reg, unsigned CRm)$/;"	f	file:
read_cp14_reg	sim/arm/armcopro.c	/^read_cp14_reg (unsigned reg)$/;"	f
read_cp15_reg	sim/arm/armcopro.c	/^read_cp15_reg (unsigned reg, unsigned opcode_2, unsigned CRm)$/;"	f
read_cpp_abbrev	gdb/stabsread.c	/^read_cpp_abbrev (struct field_info *fip, const char **pp, struct type *type,$/;"	f	file:
read_cutu_die_from_dwo	gdb/dwarf2read.c	/^read_cutu_die_from_dwo (struct dwarf2_per_cu_data *this_cu,$/;"	f	file:
read_data_from_memory	sim/frv/cache.c	/^read_data_from_memory (SIM_CPU *current_cpu, SI address, char *buffer,$/;"	f	file:
read_dbx_symtab	gdb/dbxread.c	/^read_dbx_symtab (minimal_symbol_reader &reader, struct objfile *objfile)$/;"	f	file:
read_debug_info	gdb/testsuite/gdb.base/jitreader.c	/^read_debug_info (struct gdb_reader_funcs *self,$/;"	f	file:
read_debug_info	include/coff/ecoff.h	/^  bfd_boolean (*read_debug_info) (bfd *, asection *, struct ecoff_debug_info *);$/;"	m	struct:ecoff_debug_swap
read_debug_names_from_section	gdb/dwarf2read.c	/^read_debug_names_from_section (struct objfile *objfile,$/;"	f	file:
read_debug_ranges	bfd/dwarf2.c	/^read_debug_ranges (struct comp_unit * unit)$/;"	f	file:
read_dedicated_control_reg	sim/mn10300/dv-mn103iop.c	/^read_dedicated_control_reg (struct hw *me,$/;"	f	file:
read_description	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::read_description ()$/;"	f	class:aarch64_linux_nat_target
read_description	gdb/amd64-fbsd-nat.c	/^amd64_fbsd_nat_target::read_description ()$/;"	f	class:amd64_fbsd_nat_target
read_description	gdb/arm-fbsd-nat.c	/^arm_fbsd_nat_target::read_description ()$/;"	f	class:arm_fbsd_nat_target
read_description	gdb/arm-linux-nat.c	/^arm_linux_nat_target::read_description ()$/;"	f	class:arm_linux_nat_target
read_description	gdb/corelow.c	/^core_target::read_description ()$/;"	f	class:core_target
read_description	gdb/i386-fbsd-nat.c	/^i386_fbsd_nat_target::read_description ()$/;"	f	class:i386_fbsd_nat_target
read_description	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::read_description ()$/;"	f	class:loongarch_linux_nat_target
read_description	gdb/mips-linux-nat.c	/^mips_linux_nat_target::read_description ()$/;"	f	class:mips_linux_nat_target
read_description	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::read_description ()$/;"	f	class:ppc_linux_nat_target
read_description	gdb/remote.c	/^remote_target::read_description ()$/;"	f	class:remote_target
read_description	gdb/s390-linux-nat.c	/^s390_linux_nat_target::read_description ()$/;"	f	class:s390_linux_nat_target
read_description	gdb/target-delegates.c	/^debug_target::read_description ()$/;"	f	class:debug_target
read_description	gdb/target-delegates.c	/^dummy_target::read_description ()$/;"	f	class:dummy_target
read_description	gdb/target-delegates.c	/^target_ops::read_description ()$/;"	f	class:target_ops
read_description	gdb/x86-linux-nat.c	/^x86_linux_nat_target::read_description ()$/;"	f	class:x86_linux_nat_target
read_destination_register	sim/ppc/hw_opic.c	/^read_destination_register(device *me,$/;"	f	file:
read_die_and_children	gdb/dwarf2read.c	/^read_die_and_children (const struct die_reader_specs *reader,$/;"	f	file:
read_die_and_siblings	gdb/dwarf2read.c	/^read_die_and_siblings (const struct die_reader_specs *reader,$/;"	f	file:
read_die_and_siblings_1	gdb/dwarf2read.c	/^read_die_and_siblings_1 (const struct die_reader_specs *reader,$/;"	f	file:
read_direct_string	gdb/dwarf2read.c	/^read_direct_string (bfd *abfd, const gdb_byte *buf,$/;"	f	file:
read_direction	bfd/bfd-in2.h	/^    read_direction = 1,$/;"	e	enum:bfd_direction
read_encoded_value	gdb/dwarf2-frame.c	/^read_encoded_value (struct comp_unit *unit, gdb_byte encoding,$/;"	f	file:
read_enum_type	gdb/stabsread.c	/^read_enum_type (const char **pp, struct type *type,$/;"	f	file:
read_enumeration_type	gdb/dwarf2read.c	/^read_enumeration_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_err	libiberty/pex-common.h	/^  FILE *read_err;$/;"	m	struct:pex_obj
read_event	gdb/ser-mingw.c	/^  HANDLE read_event;$/;"	m	struct:ser_console_state	file:
read_extmd	sim/mn10300/dv-mn103int.c	/^read_extmd (struct hw *me,$/;"	f	file:
read_f32	opcodes/wasm32-dis.c	/^read_f32 (double *value, bfd_vma pc, struct disassemble_info *info)$/;"	f	file:
read_f64	opcodes/wasm32-dis.c	/^read_f64 (double *value, bfd_vma pc, struct disassemble_info *info)$/;"	f	file:
read_fat_string_value	gdb/ada-tasks.c	/^read_fat_string_value (char *dest, struct value *val, int max_len)$/;"	f	file:
read_file	gdb/testsuite/gdb.arch/s390-multiarch.c	/^read_file (unsigned char **buf_ptr, size_t *len_ptr, FILE *fp)$/;"	f	file:
read_file	gdb/testsuite/lib/cl_util.c	/^read_file (const char * const filename, size_t *size)$/;"	f
read_file_scope	gdb/dwarf2read.c	/^read_file_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_formatted_entries	bfd/dwarf2.c	/^read_formatted_entries (struct comp_unit *unit, bfd_byte **bufp,$/;"	f	file:
read_formatted_entries	gdb/dwarf2read.c	/^read_formatted_entries (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_frame	gdb/remote.c	/^remote_target::read_frame (char **buf_p, long *sizeof_buf)$/;"	f	class:remote_target
read_frame_arg	gdb/stack.c	/^read_frame_arg (struct symbol *sym, struct frame_info *frame,$/;"	f
read_frame_local	gdb/stack.c	/^read_frame_local (struct symbol *sym, struct frame_info *frame,$/;"	f
read_frame_register_unsigned	gdb/frame.c	/^read_frame_register_unsigned (struct frame_info *frame, int regnum,$/;"	f
read_frame_register_value	gdb/findvar.c	/^read_frame_register_value (struct value *value, struct frame_info *frame)$/;"	f
read_full_die	gdb/dwarf2read.c	/^read_full_die (const struct die_reader_specs *reader,$/;"	f	file:
read_full_die_1	gdb/dwarf2read.c	/^read_full_die_1 (const struct die_reader_specs *reader,$/;"	f	file:
read_func_scope	gdb/dwarf2read.c	/^read_func_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_gdb_index_from_section	gdb/dwarf2read.c	/^read_gdb_index_from_section (struct objfile *objfile,$/;"	f	file:
read_hdr	bfd/rs6000-core.c	/^read_hdr (bfd *abfd, CoreHdr *core)$/;"	f	file:
read_history	readline/histfile.c	/^read_history (filename)$/;"	f
read_history_range	readline/histfile.c	/^read_history_range (filename, from, to)$/;"	f
read_huge_number	gdb/stabsread.c	/^read_huge_number (const char **pp, int end, int *bits,$/;"	f	file:
read_iagr	sim/mn10300/dv-mn103int.c	/^read_iagr (struct hw *me,$/;"	f	file:
read_icr	sim/mn10300/dv-mn103int.c	/^read_icr (struct hw *me,$/;"	f	file:
read_import_statement	gdb/dwarf2read.c	/^read_import_statement (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_in	bfd/doc/chew.c	/^read_in (str, file)$/;"	f	file:
read_in_chain	gdb/dwarf2read.c	/^  struct dwarf2_per_cu_data *read_in_chain = nullptr;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::dwarf2_per_cu_data	file:
read_in_chain	gdb/dwarf2read.h	/^  dwarf2_per_cu_data *read_in_chain = NULL;$/;"	m	struct:dwarf2_per_objfile
read_index	sim/common/cgen-engine.h	/^  int read_index;$/;"	m	struct:insn_sem
read_indirect_line_string	bfd/dwarf2.c	/^read_indirect_line_string (struct comp_unit * unit,$/;"	f	file:
read_indirect_line_string	gdb/dwarf2read.c	/^read_indirect_line_string (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_indirect_line_string_at_offset	gdb/dwarf2read.c	/^read_indirect_line_string_at_offset (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_indirect_string	bfd/dwarf2.c	/^read_indirect_string (struct comp_unit * unit,$/;"	f	file:
read_indirect_string	gdb/dwarf2read.c	/^read_indirect_string (struct dwarf2_per_objfile *dwarf2_per_objfile, bfd *abfd,$/;"	f	file:
read_indirect_string_at_offset	gdb/dwarf2read.c	/^read_indirect_string_at_offset (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
read_indirect_string_at_offset_from	gdb/dwarf2read.c	/^read_indirect_string_at_offset_from (struct objfile *objfile,$/;"	f	file:
read_indirect_string_from_dwz	gdb/dwarf2read.c	/^read_indirect_string_from_dwz (struct objfile *objfile, struct dwz_file *dwz,$/;"	f	file:
read_inferior_data_pointer	gdb/gdbserver/tracepoint.c	/^read_inferior_data_pointer (CORE_ADDR symaddr, CORE_ADDR *val)$/;"	f	file:
read_inferior_integer	gdb/gdbserver/tracepoint.c	/^read_inferior_integer (CORE_ADDR symaddr, int *val)$/;"	f	file:
read_inferior_memory	gdb/gdbserver/target.c	/^read_inferior_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f
read_inferior_memory	gdb/gdbserver/tracepoint.c	/^read_inferior_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f
read_inferior_uinteger	gdb/gdbserver/tracepoint.c	/^read_inferior_uinteger (CORE_ADDR symaddr, unsigned int *val)$/;"	f	file:
read_initial_length	gdb/dwarf2-frame.c	/^read_initial_length (bfd *abfd, const gdb_byte *buf,$/;"	f	file:
read_initial_length	gdb/dwarf2read.c	/^read_initial_length (bfd *abfd, const gdb_byte *buf, unsigned int *bytes_read)$/;"	f	file:
read_insn	gdb/rs6000-tdep.c	/^read_insn (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
read_insn	opcodes/epiphany-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/fr30-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/frv-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/ip2k-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/iq2000-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/lm32-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/m32c-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/m32r-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/mep-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/mt-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/or1k-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/xc16x-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn	opcodes/xstormy16-dis.c	/^read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f	file:
read_insn_microblaze	opcodes/microblaze-dis.c	/^read_insn_microblaze (bfd_vma memaddr,$/;"	f	file:
read_intmode_reg	sim/mn10300/dv-mn103ser.c	/^read_intmode_reg (struct hw *me,$/;"	f	file:
read_key	gdb/completer.h	/^  mld_read_key_ftype *read_key;$/;"	m	struct:match_list_displayer
read_known_tasks	gdb/ada-tasks.c	/^read_known_tasks (void)$/;"	f	file:
read_known_tasks_array	gdb/ada-tasks.c	/^read_known_tasks_array (struct ada_tasks_inferior_data *data)$/;"	f	file:
read_known_tasks_list	gdb/ada-tasks.c	/^read_known_tasks_list (struct ada_tasks_inferior_data *data)$/;"	f	file:
read_lexical_block_scope	gdb/dwarf2read.c	/^read_lexical_block_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_loadmap	gdb/gdbserver/target.h	/^  int (*read_loadmap) (const char *annex, CORE_ADDR offset,$/;"	m	struct:target_ops
read_map	sim/common/sim-basics.h	/^  read_map = 0,$/;"	e	enum:__anon645
read_mapping	gdb/linux-tdep.c	/^read_mapping (const char *line,$/;"	f	file:
read_maps_entry	gdb/sparc64-tdep.c	/^read_maps_entry (const char *line,$/;"	f	file:
read_mem	include/gdb/callback.h	/^  int (*read_mem) (host_callback * \/*cb*\/, struct cb_syscall * \/*sc*\/,$/;"	m	struct:cb_syscall
read_mem_uint	gdb/arch/arm-get-next-pcs.h	/^  ULONGEST (*read_mem_uint) (CORE_ADDR memaddr, int len, int byte_order);$/;"	m	struct:arm_get_next_pcs_ops
read_mem_unaligned_DI	sim/frv/memory.c	/^read_mem_unaligned_DI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f	file:
read_mem_unaligned_HI	sim/frv/memory.c	/^read_mem_unaligned_HI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f	file:
read_mem_unaligned_SI	sim/frv/memory.c	/^read_mem_unaligned_SI (SIM_CPU *current_cpu, IADDR pc, SI address)$/;"	f	file:
read_member_functions	gdb/stabsread.c	/^read_member_functions (struct field_info *fip, const char **pp,$/;"	f	file:
read_memory	gdb/corefile.c	/^read_memory (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
read_memory	gdb/gdbserver/target.h	/^  int (*read_memory) (CORE_ADDR memaddr, unsigned char *myaddr, int len);$/;"	m	struct:target_ops
read_memory	opcodes/m68hc11-dis.c	/^read_memory (bfd_vma memaddr, bfd_byte* buffer, int size,$/;"	f	file:
read_memory	opcodes/s12z-dis.c	/^read_memory (bfd_vma memaddr, bfd_byte* buffer, int size,$/;"	f	file:
read_memory	opcodes/xgate-dis.c	/^read_memory (bfd_vma memaddr, bfd_byte* buffer, int size,$/;"	f	file:
read_memory_backward	gdb/printcmd.c	/^read_memory_backward (struct gdbarch *gdbarch,$/;"	f	file:
read_memory_func	include/dis-asm.h	/^  int (*read_memory_func)$/;"	m	struct:disassemble_info
read_memory_integer	gdb/corefile.c	/^read_memory_integer (CORE_ADDR memaddr, int len,$/;"	f
read_memory_integer	opcodes/ns32k-dis.c	/^read_memory_integer (unsigned char * addr, int nr)$/;"	f	file:
read_memory_object	gdb/corefile.c	/^read_memory_object (enum target_object object, CORE_ADDR memaddr,$/;"	f	file:
read_memory_region	gdb/go32-nat.c	/^read_memory_region (unsigned long addr, void *dest, size_t len)$/;"	f	file:
read_memory_robust	gdb/target.c	/^read_memory_robust (struct target_ops *ops,$/;"	f
read_memory_string	gdb/corefile.c	/^read_memory_string (CORE_ADDR memaddr, char *buffer, int max_len)$/;"	f
read_memory_typed_address	gdb/corefile.c	/^read_memory_typed_address (CORE_ADDR addr, struct type *type)$/;"	f
read_memory_unsigned_integer	gdb/corefile.c	/^read_memory_unsigned_integer (CORE_ADDR memaddr, int len,$/;"	f
read_mode_reg	sim/mn10300/dv-mn103tim.c	/^read_mode_reg (struct hw *me,$/;"	f	file:
read_module	gdb/dwarf2read.c	/^read_module (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_module_type	gdb/dwarf2read.c	/^read_module_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_n_bytes	bfd/dwarf2.c	/^read_n_bytes (bfd_byte *           buf,$/;"	f	file:
read_n_bytes	gdb/dwarf2read.c	/^read_n_bytes (bfd *abfd, const gdb_byte *buf, unsigned int size)$/;"	f	file:
read_namespace	gdb/dwarf2read.c	/^read_namespace (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_namespace_alias	gdb/dwarf2read.c	/^read_namespace_alias (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_namespace_type	gdb/dwarf2read.c	/^read_namespace_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_next_line	gdb/cli/cli-script.c	/^read_next_line (void)$/;"	f	file:
read_objc_class	gdb/objc-lang.c	/^read_objc_class (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
read_objc_methlist_method	gdb/objc-lang.c	/^read_objc_methlist_method (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
read_objc_methlist_nmethods	gdb/objc-lang.c	/^read_objc_methlist_nmethods (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
read_objc_method	gdb/objc-lang.c	/^read_objc_method (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
read_objc_object	gdb/objc-lang.c	/^read_objc_object (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
read_objc_super	gdb/objc-lang.c	/^read_objc_super (struct gdbarch *gdbarch, CORE_ADDR addr,$/;"	f	file:
read_offset	gdb/dwarf2read.c	/^read_offset (bfd *abfd, const gdb_byte *buf,$/;"	f	file:
read_offset_1	gdb/dwarf2read.c	/^read_offset_1 (bfd *abfd, const gdb_byte *buf, unsigned int offset_size)$/;"	f	file:
read_offsets	gdb/gdbserver/target.h	/^  int (*read_offsets) (CORE_ADDR *text, CORE_ADDR *data);$/;"	m	struct:target_ops
read_ofile_symtab	gdb/dbxread.c	/^read_ofile_symtab (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
read_one_ptr	gdb/gdbserver/linux-low.c	/^read_one_ptr (CORE_ADDR memaddr, CORE_ADDR *ptr, int ptr_size)$/;"	f	file:
read_one_struct_field	gdb/stabsread.c	/^read_one_struct_field (struct field_info *fip, const char **pp, const char *p,$/;"	f	file:
read_one_sym	gdb/coffread.c	/^read_one_sym (struct coff_symbol *cs,$/;"	f	file:
read_only	sim/ppc/hw_disk.c	/^  int read_only;$/;"	m	struct:_hw_disk_device	file:
read_only_mask	sim/frv/registers.h	/^  USI read_only_mask; \/* bits which are read-only *\/$/;"	m	struct:__anon225
read_output	libiberty/pex-common.h	/^  FILE *read_output;$/;"	m	struct:pex_obj
read_output_mode_reg	sim/mn10300/dv-mn103iop.c	/^read_output_mode_reg (struct hw *me,$/;"	f	file:
read_output_reg	sim/mn10300/dv-mn103iop.c	/^read_output_reg (struct hw *me,$/;"	f	file:
read_part	gdb/regcache.c	/^readable_regcache::read_part (int regnum, int offset, int len,$/;"	f	class:readable_regcache
read_pc	gdb/gdbarch.c	/^  gdbarch_read_pc_ftype *read_pc;$/;"	m	struct:gdbarch	file:
read_pc	gdb/gdbserver/target.h	/^  CORE_ADDR (*read_pc) (struct regcache *regcache);$/;"	m	struct:target_ops
read_pe_exported_syms	gdb/coff-pe-read.c	/^read_pe_exported_syms (minimal_symbol_reader &reader,$/;"	f
read_pe_section_data	gdb/coff-pe-read.c	/^struct read_pe_section_data$/;"	s	file:
read_pe_section_index	gdb/coff-pe-read.c	/^read_pe_section_index (const char *section_name)$/;"	f	file:
read_pe_truncate_name	gdb/coff-pe-read.c	/^read_pe_truncate_name (char *dll_name)$/;"	f	file:
read_pieced_value	gdb/dwarf2loc.c	/^read_pieced_value (struct value *v)$/;"	f	file:
read_pin_reg	sim/mn10300/dv-mn103iop.c	/^read_pin_reg (struct hw *me,$/;"	f	file:
read_prim	gdb/gdbserver/remote-utils.c	/^read_prim (void *buf, int count)$/;"	f	file:
read_prim	gdb/serial.h	/^    int (*read_prim)(struct serial *scb, size_t count);$/;"	m	struct:serial_ops
read_program_header	gdb/solib-svr4.c	/^read_program_header (int type, int *p_sect_size, int *p_arch_size,$/;"	f	file:
read_program_headers_from_bfd	gdb/solib-svr4.c	/^read_program_headers_from_bfd (bfd *abfd, int *phdrs_size)$/;"	f	file:
read_psyms	gdb/elfread.c	/^read_psyms (struct objfile *objfile)$/;"	f	file:
read_ptid	gdb/gdbserver/remote-utils.c	/^read_ptid (const char *buf, const char **obuf)$/;"	f
read_ptid	gdb/remote.c	/^read_ptid (const char *buf, const char **obuf)$/;"	f	file:
read_range_type	gdb/stabsread.c	/^read_range_type (const char **pp, int typenums[2], int type_size,$/;"	f	file:
read_rangelist	bfd/dwarf2.c	/^read_rangelist (struct comp_unit *unit, struct arange *arange,$/;"	f	file:
read_register	gdb/testsuite/gdb.base/jitreader.c	/^read_register (struct gdb_unwind_callbacks *callbacks, int dw_reg,$/;"	f	file:
read_regs	gdb/testsuite/gdb.arch/iwmmxt-regs.c	/^read_regs (unsigned long long regs[16], unsigned long control_regs[6])$/;"	f
read_reset	sim/ppc/hw_eeprom.c	/^  read_reset,$/;"	e	enum:__anon976	file:
read_rxb	sim/mn10300/dv-mn103ser.c	/^read_rxb (struct hw *me,$/;"	f	file:
read_section	bfd/dwarf2.c	/^read_section (bfd *	      abfd,$/;"	f	file:
read_serial2_timer_reg	sim/mn10300/dv-mn103ser.c	/^read_serial2_timer_reg (struct hw *me,$/;"	f	file:
read_set_type	gdb/dwarf2read.c	/^read_set_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_signatured_type	gdb/dwarf2read.c	/^read_signatured_type (struct signatured_type *sig_type)$/;"	f	file:
read_signatured_type_reader	gdb/dwarf2read.c	/^read_signatured_type_reader (const struct die_reader_specs *reader,$/;"	f	file:
read_signed_leb128	gdb/dwarf2read.c	/^read_signed_leb128 (bfd *abfd, const gdb_byte *buf,$/;"	f	file:
read_sleb128	bfd/elf-eh-frame.c	/^read_sleb128 (bfd_byte **iter, bfd_byte *end, bfd_signed_vma *value)$/;"	f	file:
read_sleb128_to_int64	include/leb128.h	/^read_sleb128_to_int64 (const unsigned char *buf, const unsigned char *buf_end,$/;"	f
read_sp	gdb/testsuite/gdb.base/jitreader.c	/^read_sp (struct gdb_reader_funcs *self, struct gdb_unwind_callbacks *cbs,$/;"	f	file:
read_special_timer6_reg	sim/mn10300/dv-mn103tim.c	/^read_special_timer6_reg (struct hw *me,$/;"	f	file:
read_stack	gdb/corefile.c	/^read_stack (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
read_status_reg	sim/mn10300/dv-mn103ser.c	/^read_status_reg (struct hw *me,$/;"	f	file:
read_stdin	include/gdb/callback.h	/^  int (*read_stdin) ( host_callback *, char *, int);$/;"	m	struct:host_callback_struct
read_str_index	gdb/dwarf2read.c	/^read_str_index (const struct die_reader_specs *reader, ULONGEST str_index)$/;"	f	file:
read_string	bfd/dwarf2.c	/^read_string (bfd *	    abfd ATTRIBUTE_UNUSED,$/;"	f	file:
read_string	gdb/valprint.c	/^read_string (CORE_ADDR addr, int len, int width, unsigned int fetchlimit,$/;"	f
read_string	zlib/contrib/iostream2/zstream.h	/^inline char* read_string(izstream& zs) {$/;"	f
read_struct_fields	gdb/stabsread.c	/^read_struct_fields (struct field_info *fip, const char **pp, struct type *type,$/;"	f	file:
read_struct_type	gdb/stabsread.c	/^read_struct_type (const char **pp, struct type *type, enum type_code type_code,$/;"	f	file:
read_structure_type	gdb/dwarf2read.c	/^read_structure_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_subrange_type	gdb/dwarf2read.c	/^read_subrange_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_subroutine_type	gdb/dwarf2read.c	/^read_subroutine_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_sum_files	gdb/testsuite/analyze-racy-logs.py	/^def read_sum_files (files):$/;"	f
read_sun_builtin_type	gdb/stabsread.c	/^read_sun_builtin_type (const char **pp, int typenums[2], struct objfile *objfile)$/;"	f	file:
read_sun_floating_type	gdb/stabsread.c	/^read_sun_floating_type (const char **pp, int typenums[2],$/;"	f	file:
read_symbol	gdb/xcoffread.c	/^read_symbol (struct internal_syment *symbol, int symno)$/;"	f	file:
read_symbol_lineno	gdb/xcoffread.c	/^read_symbol_lineno (int symno)$/;"	f	file:
read_symbol_nvalue	gdb/xcoffread.c	/^read_symbol_nvalue (int symno)$/;"	f	file:
read_symbols	gdb/symfile.c	/^read_symbols (struct objfile *objfile, symfile_add_flags add_flags)$/;"	f	file:
read_symtab	gdb/psympriv.h	/^  void (*read_symtab) (struct partial_symtab *, struct objfile *);$/;"	m	struct:partial_symtab
read_symtab_private	gdb/psympriv.h	/^  void *read_symtab_private;$/;"	m	struct:partial_symtab
read_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int read_syscall = SYS_read;$/;"	v
read_table	opcodes/aarch64-gen.c	/^read_table (const struct aarch64_opcode* table)$/;"	f	file:
read_tag_atomic_type	gdb/dwarf2read.c	/^read_tag_atomic_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_const_type	gdb/dwarf2read.c	/^read_tag_const_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_pointer_type	gdb/dwarf2read.c	/^read_tag_pointer_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_ptr_to_member_type	gdb/dwarf2read.c	/^read_tag_ptr_to_member_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_reference_type	gdb/dwarf2read.c	/^read_tag_reference_type (struct die_info *die, struct dwarf2_cu *cu,$/;"	f	file:
read_tag_restrict_type	gdb/dwarf2read.c	/^read_tag_restrict_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_string_type	gdb/dwarf2read.c	/^read_tag_string_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_tag_volatile_type	gdb/dwarf2read.c	/^read_tag_volatile_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_target	sim/m32c/syscalls.c	/^read_target (char *buffer, int address, int count, int asciiz)$/;"	f	file:
read_target	sim/rx/syscalls.c	/^read_target (char *buffer, int address, int count, int asciiz)$/;"	f	file:
read_target_long_array	gdb/symfile.c	/^read_target_long_array (CORE_ADDR memaddr, unsigned int *myaddr,$/;"	f	file:
read_tilde_fields	gdb/stabsread.c	/^read_tilde_fields (struct field_info *fip, const char **pp, struct type *type,$/;"	f	file:
read_transfer	sim/common/sim-basics.h	/^  read_transfer,$/;"	e	enum:_transfer_type
read_txb	sim/mn10300/dv-mn103ser.c	/^read_txb (struct hw *me,$/;"	f	file:
read_type	gdb/stabsread.c	/^read_type (const char **pp, struct objfile *objfile)$/;"	f	file:
read_type_die	gdb/dwarf2read.c	/^read_type_die (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_type_die_1	gdb/dwarf2read.c	/^read_type_die_1 (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_type_number	gdb/stabsread.c	/^read_type_number (const char **pp, int *typenums)$/;"	f	file:
read_type_unit_scope	gdb/dwarf2read.c	/^read_type_unit_scope (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_typedef	gdb/dwarf2read.c	/^read_typedef (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_uarea	bfd/sco5-core.c	/^read_uarea (bfd *abfd, int filepos)$/;"	f	file:
read_uart	sim/erc32/erc32.c	/^read_uart(addr)$/;"	f	file:
read_uleb128	bfd/elf-eh-frame.c	/^read_uleb128 (bfd_byte **iter, bfd_byte *end, bfd_vma *value)$/;"	f	file:
read_uleb128_to_uint64	include/leb128.h	/^read_uleb128_to_uint64 (const unsigned char *buf, const unsigned char *buf_end,$/;"	f
read_unsigned_leb128	gdb/dwarf2read.c	/^read_unsigned_leb128 (bfd *abfd, const gdb_byte *buf,$/;"	f
read_unspecified_type	gdb/dwarf2read.c	/^read_unspecified_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_unwind_info	gdb/hppa-tdep.c	/^read_unwind_info (struct objfile *objfile)$/;"	f	file:
read_uploaded_action	gdb/breakpoint.c	/^read_uploaded_action (void)$/;"	f	file:
read_value	bfd/elf-eh-frame.c	/^read_value (bfd *abfd, bfd_byte *buf, int width, int is_signed)$/;"	f	file:
read_value_memory	gdb/valops.c	/^read_value_memory (struct value *val, LONGEST bit_offset,$/;"	f
read_var_value	gdb/findvar.c	/^read_var_value (struct symbol *var, const struct block *var_block,$/;"	f
read_variable	gdb/dwarf2read.c	/^read_variable (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
read_variable	gdb/symtab.h	/^  struct value *(*read_variable) (struct symbol * symbol,$/;"	m	struct:symbol_computed_ops	typeref:struct:symbol_computed_ops::read_variable
read_variable_at_entry	gdb/symtab.h	/^  struct value *(*read_variable_at_entry) (struct symbol *symbol,$/;"	m	struct:symbol_computed_ops	typeref:struct:symbol_computed_ops::read_variable_at_entry
read_vector_priority_register	sim/ppc/hw_opic.c	/^read_vector_priority_register(device *me,$/;"	f	file:
read_whatever_is_readable	gdb/target.c	/^read_whatever_is_readable (struct target_ops *ops,$/;"	f	file:
read_word	opcodes/pdp11-dis.c	/^read_word (bfd_vma memaddr, int *word, disassemble_info *info)$/;"	f	file:
read_word	sim/avr/interp.c	/^read_word (unsigned int addr)$/;"	f	file:
read_word_post_inc	sim/avr/interp.c	/^read_word_post_inc (unsigned int addr)$/;"	f	file:
read_word_pre_dec	sim/avr/interp.c	/^read_word_pre_dec (unsigned int addr)$/;"	f	file:
read_write_names	opcodes/hppa-dis.c	/^static const char *const read_write_names[] = {",r", ",w"};$/;"	v	file:
read_xcoff_symtab	gdb/xcoffread.c	/^read_xcoff_symtab (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
readable	sim/ppc/hw_phb.c	/^  core_map *readable;$/;"	m	struct:_phb_space	file:
readable_regcache	gdb/regcache.h	/^  readable_regcache (gdbarch *gdbarch, bool has_pseudo)$/;"	f	class:readable_regcache
readable_regcache	gdb/regcache.h	/^class readable_regcache : public reg_buffer$/;"	c
readahead_cache	gdb/remote.c	/^struct readahead_cache$/;"	s	file:
readchar	gdb/gdbserver/remote-utils.c	/^readchar (void)$/;"	f	file:
readchar	gdb/remote.c	/^remote_target::readchar (int timeout)$/;"	f	class:remote_target
readchar	gdb/serial.h	/^    int (*readchar) (struct serial *, int timeout);$/;"	m	struct:serial_ops
readchar_buf	gdb/gdbserver/remote-utils.c	/^static unsigned char readchar_buf[BUFSIZ];$/;"	v	file:
readchar_bufcnt	gdb/gdbserver/remote-utils.c	/^static int readchar_bufcnt = 0;$/;"	v	file:
readchar_bufp	gdb/gdbserver/remote-utils.c	/^static unsigned char *readchar_bufp;$/;"	v	file:
readchar_callback	gdb/gdbserver/remote-utils.c	/^static int readchar_callback = NOT_SCHEDULED;$/;"	v	file:
readdir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (readdir);$/;"	v
readdir	gdb/gnulib/import/dirent.in.h	106;"	d
readdir	gdb/gnulib/import/glob.c	71;"	d	file:
readdir	gdb/gnulib/import/readdir.c	/^readdir (DIR *dirp)$/;"	f
readdir_result	gdb/gnulib/import/glob.c	/^struct readdir_result$/;"	s	file:
readdir_result_might_be_dir	gdb/gnulib/import/glob.c	/^readdir_result_might_be_dir (struct readdir_result d)$/;"	f	file:
readdir_result_might_be_symlink	gdb/gnulib/import/glob.c	/^readdir_result_might_be_symlink (struct readdir_result d)$/;"	f	file:
reader	sim/common/dv-pal.c	/^  do_hw_poll_read_method *reader;$/;"	m	struct:_hw_pal_device	file:
reader	sim/mn10300/dv-mn103ser.c	/^  do_hw_poll_read_method *reader;$/;"	m	struct:mn103ser	file:
reader_init_fn_sym	gdb/jit.c	/^static const char *reader_init_fn_sym = "gdb_init_reader";$/;"	v	file:
reader_init_fn_type	gdb/jit.c	/^typedef struct gdb_reader_funcs * (reader_init_fn_type) (void);$/;"	t	typeref:struct:reader_init_fn_type	file:
reader_state	gdb/testsuite/gdb.base/jitreader.c	/^struct reader_state$/;"	s	file:
readin	gdb/dwarf2read.h	/^  char readin;$/;"	m	struct:dwarf2_section_info
readin	gdb/psympriv.h	/^  unsigned char readin;$/;"	m	struct:partial_symtab
readin	zlib/examples/gzappend.c	/^local int readin(file *in)$/;"	f
reading_dwo_directly	gdb/dwarf2read.h	/^  unsigned int reading_dwo_directly : 1;$/;"	m	struct:dwarf2_per_cu_data
reading_partial_symbols	gdb/dwarf2read.h	/^  bool reading_partial_symbols = false;$/;"	m	struct:dwarf2_per_objfile
readjust_indirect_value_type	gdb/value.c	/^readjust_indirect_value_type (struct value *value, struct type *enc_type,$/;"	f
readline	readline/readline.c	/^readline (prompt)$/;"	f
readline_default_bindings	readline/readline.c	/^readline_default_bindings ()$/;"	f	file:
readline_initialize_everything	readline/readline.c	/^readline_initialize_everything ()$/;"	f	file:
readline_input	readline/examples/rlptytest.c	/^readline_input()$/;"	f	file:
readline_internal	readline/readline.c	/^readline_internal ()$/;"	f	file:
readline_internal_char	readline/readline.c	/^readline_internal_char ()$/;"	f
readline_internal_charloop	readline/readline.c	/^readline_internal_charloop ()$/;"	f	file:
readline_internal_setup	readline/readline.c	/^readline_internal_setup ()$/;"	f
readline_internal_teardown	readline/readline.c	/^readline_internal_teardown (eof)$/;"	f
readline_state	readline/readline.h	/^struct readline_state {$/;"	s
readlinebuf	readline/examples/readlinebuf.h	/^	readlinebuf( const char* prompt = NULL, bool history = true ) $/;"	f	class:readlinebuf
readlinebuf	readline/examples/readlinebuf.h	/^class readlinebuf : public streambuf {$/;"	c
readlink	gdb/gnulib/import/readlink.c	/^readlink (const char *name, char *buf _GL_UNUSED,$/;"	f
readlink	gdb/gnulib/import/readlink.c	47;"	d	file:
readmore	zlib/examples/gzappend.c	/^local int readmore(file *in)$/;"	f
readnever_symbol_files	gdb/symfile.c	/^int readnever_symbol_files;	\/* Never read full symbols.  *\/$/;"	v
readnow_symbol_files	gdb/symfile.c	/^int readnow_symbol_files;	\/* Read full symbols immediately.  *\/$/;"	v
readonly_detached_regcache	gdb/regcache.c	/^readonly_detached_regcache::readonly_detached_regcache (regcache &src)$/;"	f	class:readonly_detached_regcache
readonly_detached_regcache	gdb/regcache.h	/^  readonly_detached_regcache (gdbarch *gdbarch, register_read_ftype cooked_read)$/;"	f	class:readonly_detached_regcache
readonly_detached_regcache	gdb/regcache.h	/^class readonly_detached_regcache : public readable_regcache$/;"	c
readonly_dynrelocs	bfd/elf32-arm.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-hppa.c	/^readonly_dynrelocs (struct elf_link_hash_entry *eh)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-lm32.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-m32r.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-metag.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-microblaze.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-nds32.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-or1k.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-ppc.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-s390.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-sh.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-tic6x.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf32-tilepro.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf64-ppc.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elf64-s390.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfnn-aarch64.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfnn-loongarch.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfnn-riscv.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfxx-sparc.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfxx-tilegx.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs	bfd/elfxx-x86.c	/^readonly_dynrelocs (struct elf_link_hash_entry *h)$/;"	f	file:
readonly_dynrelocs_against_ifunc	bfd/elfxx-x86.h	/^  bfd_boolean readonly_dynrelocs_against_ifunc;$/;"	m	struct:elf_x86_link_hash_table
readonly_region	gdb/gdbserver/tracepoint.c	/^struct readonly_region$/;"	s	file:
readonly_regions	gdb/gdbserver/tracepoint.c	/^static struct readonly_region *readonly_regions;$/;"	v	typeref:struct:readonly_region	file:
readonly_reloc	bfd/elf32-score.c	/^  bfd_boolean readonly_reloc;$/;"	m	struct:score_elf_link_hash_entry	file:
readonly_reloc	bfd/elf32-score7.c	/^  bfd_boolean readonly_reloc;$/;"	m	struct:score_elf_link_hash_entry	file:
readonly_reloc	bfd/elfxx-mips.c	/^  unsigned int readonly_reloc : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
ready	gdb/event-loop.c	/^    int ready;			    \/* If ready, call this handler$/;"	m	struct:async_signal_handler	file:
ready	gdb/event-loop.c	/^    int ready;$/;"	m	struct:async_event_handler	file:
ready	gdb/testsuite/gdb.threads/queue-signal.c	/^int ready;$/;"	v
ready	sim/ppc/hw_com.c	/^  int ready;$/;"	m	struct:_com_port	file:
ready_delay	sim/ppc/hw_ide.c	/^  signed64 ready_delay;$/;"	m	struct:_ide_controller	file:
ready_mask	gdb/event-loop.c	/^    int ready_mask;		\/* Events that have been seen since$/;"	m	struct:file_handler	file:
ready_mask	gdb/gdbserver/event-loop.c	/^    int ready_mask;$/;"	m	struct:file_handler	file:
ready_masks	gdb/event-loop.c	/^    fd_set ready_masks[3];$/;"	m	struct:__anon1743	file:
ready_masks	gdb/gdbserver/event-loop.c	/^    fd_set ready_masks[3];$/;"	m	struct:__anon1857	file:
real	sim/common/hw-events.c	/^  sim_event *real;$/;"	m	struct:hw_event	file:
real_addr	sim/ppc/idecode_fields.h	45;"	d
real_address_of_page_table	sim/ppc/vm.c	/^  unsigned_word real_address_of_page_table;$/;"	m	struct:_om_map	file:
real_address_of_pte_1	sim/ppc/vm.c	/^  unsigned_word real_address_of_pte_1;$/;"	m	struct:_om_page_tlb_entry	file:
real_address_of_segment_table	sim/ppc/vm.c	/^  unsigned_word real_address_of_segment_table;$/;"	m	struct:_om_map	file:
real_base	sim/ppc/emul_chirp.c	/^  signed32 real_base;$/;"	m	struct:_chirp_note_desc	file:
real_base	sim/ppc/emul_chirp.c	/^  unsigned_word real_base;$/;"	m	struct:_os_emul_data	file:
real_block	gdb/jit.c	/^  struct block *real_block;$/;"	m	struct:gdb_block	typeref:struct:gdb_block::block	file:
real_flags	bfd/libcoff-in.h	/^  flagword real_flags;$/;"	m	struct:pe_tdata
real_flags	bfd/libcoff.h	/^  flagword real_flags;$/;"	m	struct:pe_tdata
real_index	opcodes/aarch64-gen.c	/^real_index (unsigned int index)$/;"	f	file:
real_line	sim/igen/table.c	/^  line_ref real_line;$/;"	m	struct:_open_table	file:
real_mode	sim/ppc/emul_chirp.c	/^  int real_mode;$/;"	m	struct:_os_emul_data	file:
real_mode	sim/ppc/emul_chirp.c	/^  signed32 real_mode;$/;"	m	struct:_chirp_note_desc	file:
real_names	gdb/dwarf2read.c	/^  const char **real_names;$/;"	m	struct:quick_file_names	file:
real_sf	gdb/symfile-debug.c	/^  const struct sym_fns *real_sf;$/;"	m	struct:debug_sym_fns_data	typeref:struct:debug_sym_fns_data::sym_fns	file:
real_sigsuspend	gdb/testsuite/gdb.threads/slow-waitpid.c	/^real_sigsuspend (const sigset_t *mask)$/;"	f	file:
real_size	sim/ppc/emul_chirp.c	/^  signed32 real_size;$/;"	m	struct:_chirp_note_desc	file:
real_size	sim/ppc/emul_chirp.c	/^  unsigned_word real_size;$/;"	m	struct:_os_emul_data	file:
real_waitpid	gdb/testsuite/gdb.threads/slow-waitpid.c	/^real_waitpid (pid_t pid, int *wstatus, int options)$/;"	f	file:
reallocate_got	bfd/elf64-ppc.c	/^reallocate_got (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
realloced	bfd/vms-lib.c	/^  bfd_boolean realloced;$/;"	m	struct:carsym_mem	file:
realreg	gdb/trad-frame.h	/^  int realreg;$/;"	m	struct:trad_frame_saved_reg
realvla	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^  real, allocatable       :: realvla(/;"	v	program:vla_primitives
reason	bfd/cisco-core.c	/^  char reason[4];		\/* Crash reason *\/$/;"	m	struct:__anon1029	file:
reason	gdb/common/common-exceptions.h	/^  enum return_reason reason;$/;"	m	struct:gdb_exception	typeref:enum:gdb_exception::return_reason
reason	sim/common/sim-engine.h	/^  enum sim_stop reason;$/;"	m	struct:_sim_engine	typeref:enum:_sim_engine::sim_stop
reason	sim/m32c/gdb-if.c	/^static enum sim_stop reason;$/;"	v	typeref:enum:sim_stop	file:
reason	sim/ppc/psim.h	/^  stop_reason reason;$/;"	m	struct:_psim_status
reason	sim/rl78/gdb-if.c	/^static enum sim_stop reason;$/;"	v	typeref:enum:sim_stop	file:
reason	sim/rx/gdb-if.c	/^static enum sim_stop reason;$/;"	v	typeref:enum:sim_stop	file:
reason_code	gdb/python/py-record.c	/^  int reason_code;$/;"	m	struct:__anon2090	file:
reason_string	gdb/python/py-record.c	/^  const char *reason_string;$/;"	m	struct:__anon2090	file:
rebase_content	bfd/mach-o.h	/^  unsigned char *rebase_content;$/;"	m	struct:bfd_mach_o_dyld_info_command
rebase_off	bfd/mach-o.h	/^  unsigned int rebase_off;$/;"	m	struct:bfd_mach_o_dyld_info_command
rebase_off	include/mach-o/external.h	/^  unsigned char rebase_off[4];$/;"	m	struct:mach_o_dyld_info_command_external
rebase_size	bfd/mach-o.h	/^  unsigned int rebase_size;$/;"	m	struct:bfd_mach_o_dyld_info_command
rebase_size	include/mach-o/external.h	/^  unsigned char rebase_size[4];$/;"	m	struct:mach_o_dyld_info_command_external
rebind	gdb/common/default-init-alloc.h	/^  struct rebind$/;"	s	class:gdb::default_init_allocator
rebuild_tables	include/opcode/cgen.h	/^  void (*rebuild_tables) (CGEN_CPU_DESC);$/;"	m	struct:cgen_cpu_desc
rec	bfd/vms.h	/^  unsigned char *rec;$/;"	m	struct:vms_rec_rd
rec	gdb/testsuite/gdb.base/gdb11531.c	/^struct rec$/;"	s	file:
rec	sim/frv/frv-sim.h	/^    enum frv_rec  rec;               \/* register exception code *\/$/;"	m	union:frv_interrupt_queue_element::__anon106	typeref:enum:frv_interrupt_queue_element::__anon106::frv_rec
rec_len	bfd/vms-lib.c	/^  unsigned short rec_len;$/;"	m	struct:vms_lib_iovec	file:
rec_pos	bfd/vms-lib.c	/^  int rec_pos;$/;"	m	struct:vms_lib_iovec	file:
rec_rem	bfd/vms-lib.c	/^  unsigned short rec_rem;$/;"	m	struct:vms_lib_iovec	file:
rec_size	bfd/vms.h	/^  unsigned int rec_size;$/;"	m	struct:vms_rec_rd
receiver	gdb/objc-lang.c	/^  CORE_ADDR receiver;$/;"	m	struct:objc_super	file:
rechdr	include/vms/lbr.h	/^  unsigned char rechdr[2];$/;"	m	struct:vms_luhdef
recip_scale	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const int recip_scale[] = {$/;"	v
reciprocals10_128	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const UINT128 reciprocals10_128[] = {$/;"	v
reciprocals10_64	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const unsigned long long reciprocals10_64[] = {$/;"	v
reclen	include/vms/lbr.h	/^  unsigned char reclen[2];$/;"	m	struct:vms_luhdef
recognize	gdb/testsuite/gdb.python/py-typeprint.py	/^    def recognize(self, type_obj):$/;"	m	class:Recognizer
recompress	zlib/examples/fitblk.c	/^local int recompress(z_streamp inf, z_streamp def)$/;"	f
recompute_lowest_common_denominator	gdb/completer.c	/^completion_tracker::recompute_lowest_common_denominator$/;"	f	class:completion_tracker
reconcat	libiberty/concat.c	/^reconcat (char *optr, const char *first, ...)$/;"	f
record	gdb/minsyms.c	/^minimal_symbol_reader::record (const char *name, CORE_ADDR address,$/;"	f	class:minimal_symbol_reader
record	gdb/syscalls/arm-linux.py	/^def record(name, number, comment=None):$/;"	f
record	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def record(self, parameter, result):$/;"	m	class:SingleStatisticTestResult
record	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def record(self, parameter, result):$/;"	m	class:TestResult
record_arm_bx_glue	bfd/elf32-arm.c	/^record_arm_bx_glue (struct bfd_link_info * link_info, int reg)$/;"	f	file:
record_arm_to_thumb_glue	bfd/coff-arm.c	/^record_arm_to_thumb_glue (struct bfd_link_info *	info,$/;"	f	file:
record_arm_to_thumb_glue	bfd/elf32-arm.c	/^record_arm_to_thumb_glue (struct bfd_link_info * link_info,$/;"	f	file:
record_block_range	gdb/buildsym.c	/^record_block_range (struct block *block,$/;"	f
record_btrace_adjust_size	gdb/record-btrace.c	/^record_btrace_adjust_size (unsigned int *size)$/;"	f	file:
record_btrace_async_inferior_event_handler	gdb/record-btrace.c	/^static struct async_event_handler *record_btrace_async_inferior_event_handler;$/;"	v	typeref:struct:async_event_handler	file:
record_btrace_auto_disable	gdb/record-btrace.c	/^record_btrace_auto_disable (void)$/;"	f	file:
record_btrace_auto_enable	gdb/record-btrace.c	/^record_btrace_auto_enable (void)$/;"	f	file:
record_btrace_cancel_resume	gdb/record-btrace.c	/^record_btrace_cancel_resume (struct thread_info *tp)$/;"	f	file:
record_btrace_clear_histories	gdb/record-btrace.c	/^record_btrace_clear_histories (struct btrace_thread_info *btinfo)$/;"	f	file:
record_btrace_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *record_btrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
record_btrace_conf	gdb/record-btrace.c	/^static struct btrace_config record_btrace_conf;$/;"	v	typeref:struct:btrace_config	file:
record_btrace_cpu	gdb/record-btrace.c	/^static struct btrace_cpu record_btrace_cpu;$/;"	v	typeref:struct:btrace_cpu	file:
record_btrace_cpu_state	gdb/record-btrace.c	/^static enum record_btrace_cpu_state_kind record_btrace_cpu_state = CS_AUTO;$/;"	v	typeref:enum:record_btrace_cpu_state_kind	file:
record_btrace_cpu_state_kind	gdb/record-btrace.c	/^enum record_btrace_cpu_state_kind$/;"	g	file:
record_btrace_enable_warn	gdb/record-btrace.c	/^record_btrace_enable_warn (struct thread_info *tp)$/;"	f	file:
record_btrace_frame_dealloc_cache	gdb/record-btrace.c	/^record_btrace_frame_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f	file:
record_btrace_frame_prev_register	gdb/record-btrace.c	/^record_btrace_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
record_btrace_frame_sniffer	gdb/record-btrace.c	/^record_btrace_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
record_btrace_frame_this_id	gdb/record-btrace.c	/^record_btrace_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
record_btrace_frame_unwind	gdb/record-btrace.c	/^const struct frame_unwind record_btrace_frame_unwind =$/;"	v	typeref:struct:frame_unwind
record_btrace_frame_unwind_stop_reason	gdb/record-btrace.c	/^record_btrace_frame_unwind_stop_reason (struct frame_info *this_frame,$/;"	f	file:
record_btrace_generating_corefile	gdb/record-btrace.c	/^static int record_btrace_generating_corefile;$/;"	v	file:
record_btrace_get_cpu	gdb/record-btrace.c	/^record_btrace_get_cpu (void)$/;"	f
record_btrace_handle_async_inferior_event	gdb/record-btrace.c	/^record_btrace_handle_async_inferior_event (gdb_client_data data)$/;"	f	file:
record_btrace_ops	gdb/record-btrace.c	/^static record_btrace_target record_btrace_ops;$/;"	v	file:
record_btrace_print_bts_conf	gdb/record-btrace.c	/^record_btrace_print_bts_conf (const struct btrace_config_bts *conf)$/;"	f	file:
record_btrace_print_conf	gdb/record-btrace.c	/^record_btrace_print_conf (const struct btrace_config *conf)$/;"	f	file:
record_btrace_print_pt_conf	gdb/record-btrace.c	/^record_btrace_print_pt_conf (const struct btrace_config_pt *conf)$/;"	f	file:
record_btrace_push_target	gdb/record-btrace.c	/^record_btrace_push_target (void)$/;"	f
record_btrace_replay_at_breakpoint	gdb/record-btrace.c	/^record_btrace_replay_at_breakpoint (struct thread_info *tp)$/;"	f	file:
record_btrace_resume_exec_dir	gdb/record-btrace.c	/^static enum exec_direction_kind record_btrace_resume_exec_dir = EXEC_FORWARD;$/;"	v	typeref:enum:exec_direction_kind	file:
record_btrace_resume_thread	gdb/record-btrace.c	/^record_btrace_resume_thread (struct thread_info *tp,$/;"	f	file:
record_btrace_set_replay	gdb/record-btrace.c	/^record_btrace_set_replay (struct thread_info *tp,$/;"	f	file:
record_btrace_single_step_backward	gdb/record-btrace.c	/^record_btrace_single_step_backward (struct thread_info *tp)$/;"	f	file:
record_btrace_single_step_forward	gdb/record-btrace.c	/^record_btrace_single_step_forward (struct thread_info *tp)$/;"	f	file:
record_btrace_start_replaying	gdb/record-btrace.c	/^record_btrace_start_replaying (struct thread_info *tp)$/;"	f	file:
record_btrace_step_thread	gdb/record-btrace.c	/^record_btrace_step_thread (struct thread_info *tp)$/;"	f	file:
record_btrace_stop_replaying	gdb/record-btrace.c	/^record_btrace_stop_replaying (struct thread_info *tp)$/;"	f	file:
record_btrace_stop_replaying_at_end	gdb/record-btrace.c	/^record_btrace_stop_replaying_at_end (struct thread_info *tp)$/;"	f	file:
record_btrace_tailcall_frame_sniffer	gdb/record-btrace.c	/^record_btrace_tailcall_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
record_btrace_tailcall_frame_unwind	gdb/record-btrace.c	/^const struct frame_unwind record_btrace_tailcall_frame_unwind =$/;"	v	typeref:struct:frame_unwind
record_btrace_target_info	gdb/record-btrace.c	/^static const target_info record_btrace_target_info = {$/;"	v	file:
record_btrace_target_open	gdb/record-btrace.c	/^record_btrace_target_open (const char *args, int from_tty)$/;"	f	file:
record_btrace_thread_observer_token	gdb/record-btrace.c	/^static const gdb::observers::token record_btrace_thread_observer_token;$/;"	v	file:
record_call_history_size	gdb/record.c	/^static unsigned int record_call_history_size = 10;$/;"	v	file:
record_call_history_size_setshow_var	gdb/record.c	/^static unsigned int record_call_history_size_setshow_var;$/;"	v	file:
record_check_stopped_by_breakpoint	gdb/record.c	/^record_check_stopped_by_breakpoint (const address_space *aspace,$/;"	f
record_cmdlist	gdb/record.c	/^struct cmd_list_element *record_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element
record_count	bfd/elf32-avr.h	/^  unsigned long record_count;$/;"	m	struct:avr_property_record_list
record_currthread	gdb/remote.c	/^record_currthread (struct remote_state *rs, ptid_t currthread)$/;"	f	file:
record_debug	gdb/record.c	/^unsigned int record_debug = 0;$/;"	v
record_debugformat	gdb/buildsym.c	/^record_debugformat (const char *format)$/;"	f
record_detach	gdb/record.c	/^record_detach (struct target_ops *t, inferior *inf, int from_tty)$/;"	f
record_disconnect	gdb/record.c	/^record_disconnect (struct target_ops *t, const char *args, int from_tty)$/;"	f
record_doc	gdb/record-full.c	/^static const char record_doc[]$/;"	v	file:
record_filter_flags_field	sim/igen/ld-insn.h	/^  record_filter_flags_field = 2,$/;"	e	enum:__anon566
record_filter_models_field	sim/igen/ld-insn.h	/^  record_filter_models_field = 3,$/;"	e	enum:__anon566
record_full	gdb/minsyms.c	/^minimal_symbol_reader::record_full (const char *name, int name_len,$/;"	f	class:minimal_symbol_reader
record_full_arch_list_add	gdb/record-full.c	/^record_full_arch_list_add (struct record_full_entry *rec)$/;"	f	file:
record_full_arch_list_add_end	gdb/record-full.c	/^record_full_arch_list_add_end (void)$/;"	f
record_full_arch_list_add_mem	gdb/record-full.c	/^record_full_arch_list_add_mem (CORE_ADDR addr, int len)$/;"	f
record_full_arch_list_add_reg	gdb/record-full.c	/^record_full_arch_list_add_reg (struct regcache *regcache, int regnum)$/;"	f
record_full_arch_list_head	gdb/record-full.c	/^static struct record_full_entry *record_full_arch_list_head = NULL;$/;"	v	typeref:struct:record_full_entry	file:
record_full_arch_list_tail	gdb/record-full.c	/^static struct record_full_entry *record_full_arch_list_tail = NULL;$/;"	v	typeref:struct:record_full_entry	file:
record_full_async_inferior_event_handler	gdb/record-full.c	/^record_full_async_inferior_event_handler (gdb_client_data data)$/;"	f	file:
record_full_async_inferior_event_token	gdb/record-full.c	/^static struct async_event_handler *record_full_async_inferior_event_token;$/;"	v	typeref:struct:async_event_handler	file:
record_full_breakpoint	gdb/record-full.c	/^  record_full_breakpoint (struct address_space *address_space_,$/;"	f	struct:record_full_breakpoint
record_full_breakpoint	gdb/record-full.c	/^struct record_full_breakpoint$/;"	s	file:
record_full_breakpoints	gdb/record-full.c	/^static std::vector<record_full_breakpoint> record_full_breakpoints;$/;"	v	file:
record_full_check_insn_num	gdb/record-full.c	/^record_full_check_insn_num (void)$/;"	f	file:
record_full_cmdlist	gdb/record-full.c	/^static struct cmd_list_element *record_full_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
record_full_core_buf_entry	gdb/record-full.c	/^struct record_full_core_buf_entry$/;"	s	file:
record_full_core_buf_list	gdb/record-full.c	/^static struct record_full_core_buf_entry *record_full_core_buf_list = NULL;$/;"	v	typeref:struct:record_full_core_buf_entry	file:
record_full_core_end	gdb/record-full.c	/^static struct target_section *record_full_core_end;$/;"	v	typeref:struct:target_section	file:
record_full_core_open_1	gdb/record-full.c	/^record_full_core_open_1 (const char *name, int from_tty)$/;"	f	file:
record_full_core_ops	gdb/record-full.c	/^static record_full_core_target record_full_core_ops;$/;"	v	file:
record_full_core_regbuf	gdb/record-full.c	/^static detached_regcache *record_full_core_regbuf = NULL;$/;"	v	file:
record_full_core_start	gdb/record-full.c	/^static struct target_section *record_full_core_start;$/;"	v	typeref:struct:target_section	file:
record_full_core_target_info	gdb/record-full.c	/^static const target_info record_full_core_target_info = {$/;"	v	file:
record_full_end	gdb/record-full.c	/^  record_full_end = 0,$/;"	e	enum:record_full_type	file:
record_full_end_alloc	gdb/record-full.c	/^record_full_end_alloc (void)$/;"	f	file:
record_full_end_entry	gdb/record-full.c	/^struct record_full_end_entry$/;"	s	file:
record_full_end_release	gdb/record-full.c	/^record_full_end_release (struct record_full_entry *rec)$/;"	f	file:
record_full_entry	gdb/record-full.c	/^struct record_full_entry$/;"	s	file:
record_full_entry_release	gdb/record-full.c	/^record_full_entry_release (struct record_full_entry *rec)$/;"	f	file:
record_full_exec_insn	gdb/record-full.c	/^record_full_exec_insn (struct regcache *regcache,$/;"	f	file:
record_full_execution_dir	gdb/record-full.c	/^static enum exec_direction_kind record_full_execution_dir = EXEC_FORWARD;$/;"	v	typeref:enum:exec_direction_kind	file:
record_full_first	gdb/record-full.c	/^static struct record_full_entry record_full_first;$/;"	v	typeref:struct:record_full_entry	file:
record_full_gdb_operation_disable	gdb/record-full.c	/^static int record_full_gdb_operation_disable = 0;$/;"	v	file:
record_full_gdb_operation_disable_set	gdb/record-full.c	/^record_full_gdb_operation_disable_set (void)$/;"	f
record_full_get_loc	gdb/record-full.c	/^record_full_get_loc (struct record_full_entry *rec)$/;"	f	file:
record_full_get_sig	gdb/record-full.c	/^static int record_full_get_sig = 0;$/;"	v	file:
record_full_goto_entry	gdb/record-full.c	/^record_full_goto_entry (struct record_full_entry *p)$/;"	f	file:
record_full_goto_insn	gdb/record-full.c	/^record_full_goto_insn (struct record_full_entry *entry,$/;"	f	file:
record_full_init_record_breakpoints	gdb/record-full.c	/^record_full_init_record_breakpoints (void)$/;"	f	file:
record_full_insn_count	gdb/record-full.c	/^static ULONGEST record_full_insn_count;$/;"	v	file:
record_full_insn_max_num	gdb/record-full.c	/^static unsigned int record_full_insn_max_num$/;"	v	file:
record_full_insn_num	gdb/record-full.c	/^static unsigned int record_full_insn_num = 0;$/;"	v	file:
record_full_is_used	gdb/record-full.c	/^record_full_is_used (void)$/;"	f
record_full_list	gdb/record-full.c	/^static struct record_full_entry *record_full_list = &record_full_first;$/;"	v	typeref:struct:record_full_entry	file:
record_full_list_release	gdb/record-full.c	/^record_full_list_release (struct record_full_entry *rec)$/;"	f	file:
record_full_list_release_first	gdb/record-full.c	/^record_full_list_release_first (void)$/;"	f	file:
record_full_list_release_following	gdb/record-full.c	/^record_full_list_release_following (struct record_full_entry *rec)$/;"	f	file:
record_full_mem	gdb/record-full.c	/^  record_full_mem$/;"	e	enum:record_full_type	file:
record_full_mem_alloc	gdb/record-full.c	/^record_full_mem_alloc (CORE_ADDR addr, int len)$/;"	f	file:
record_full_mem_entry	gdb/record-full.c	/^struct record_full_mem_entry$/;"	s	file:
record_full_mem_release	gdb/record-full.c	/^record_full_mem_release (struct record_full_entry *rec)$/;"	f	file:
record_full_memory_query	gdb/record-full.c	/^int record_full_memory_query = 0;$/;"	v
record_full_message	gdb/record-full.c	/^record_full_message (struct regcache *regcache, enum gdb_signal signal)$/;"	f	file:
record_full_message_wrapper_safe	gdb/record-full.c	/^record_full_message_wrapper_safe (struct regcache *regcache,$/;"	f	file:
record_full_open	gdb/record-full.c	/^record_full_open (const char *name, int from_tty)$/;"	f	file:
record_full_open_1	gdb/record-full.c	/^record_full_open_1 (const char *name, int from_tty)$/;"	f	file:
record_full_ops	gdb/record-full.c	/^static record_full_target record_full_ops;$/;"	v	file:
record_full_reg	gdb/record-full.c	/^  record_full_reg,$/;"	e	enum:record_full_type	file:
record_full_reg_alloc	gdb/record-full.c	/^record_full_reg_alloc (struct regcache *regcache, int regnum)$/;"	f	file:
record_full_reg_entry	gdb/record-full.c	/^struct record_full_reg_entry$/;"	s	file:
record_full_reg_release	gdb/record-full.c	/^record_full_reg_release (struct record_full_entry *rec)$/;"	f	file:
record_full_registers_change	gdb/record-full.c	/^record_full_registers_change (struct regcache *regcache, int regnum)$/;"	f	file:
record_full_restore	gdb/record-full.c	/^record_full_restore (void)$/;"	f	file:
record_full_resume_step	gdb/record-full.c	/^static int record_full_resume_step = 0;$/;"	v	file:
record_full_resumed	gdb/record-full.c	/^static int record_full_resumed = 0;$/;"	v	file:
record_full_sig_handler	gdb/record-full.c	/^record_full_sig_handler (int signo)$/;"	f	file:
record_full_stop_at_limit	gdb/record-full.c	/^static int record_full_stop_at_limit = 1;$/;"	v	file:
record_full_stop_reason	gdb/record-full.c	/^static enum target_stop_reason record_full_stop_reason$/;"	v	typeref:enum:target_stop_reason	file:
record_full_sync_record_breakpoints	gdb/record-full.c	/^record_full_sync_record_breakpoints (struct bp_location *loc, void *data)$/;"	f	file:
record_full_target_info	gdb/record-full.c	/^static const target_info record_full_target_info = {$/;"	v	file:
record_full_type	gdb/record-full.c	/^enum record_full_type$/;"	g	file:
record_full_wait_1	gdb/record-full.c	/^record_full_wait_1 (struct target_ops *ops,$/;"	f	file:
record_goto	gdb/record.c	/^record_goto (const char *arg)$/;"	f
record_goto_cmdlist	gdb/record.c	/^struct cmd_list_element *record_goto_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element
record_i386_regnum	gdb/i386-tdep.h	/^enum record_i386_regnum$/;"	g
record_include_begin	gdb/xcoffread.c	/^record_include_begin (struct coff_symbol *cs)$/;"	f	file:
record_include_end	gdb/xcoffread.c	/^record_include_end (struct coff_symbol *cs)$/;"	f	file:
record_insn_history_size	gdb/record.c	/^static unsigned int record_insn_history_size = 10;$/;"	v	file:
record_insn_history_size_setshow_var	gdb/record.c	/^static unsigned int record_insn_history_size_setshow_var;$/;"	v	file:
record_is_old	sim/igen/ld-insn.c	/^record_is_old (table_entry *entry)$/;"	f	file:
record_is_replaying	gdb/record-btrace.c	/^record_btrace_target::record_is_replaying (ptid_t ptid)$/;"	f	class:record_btrace_target
record_is_replaying	gdb/record-full.c	/^record_full_base_target::record_is_replaying (ptid_t ptid)$/;"	f	class:record_full_base_target
record_is_replaying	gdb/target-delegates.c	/^debug_target::record_is_replaying (ptid_t arg0)$/;"	f	class:debug_target
record_is_replaying	gdb/target-delegates.c	/^dummy_target::record_is_replaying (ptid_t arg0)$/;"	f	class:dummy_target
record_is_replaying	gdb/target-delegates.c	/^target_ops::record_is_replaying (ptid_t arg0)$/;"	f	class:target_ops
record_kill	gdb/record.c	/^record_kill (struct target_ops *t)$/;"	f
record_latest_value	gdb/value.c	/^record_latest_value (struct value *val)$/;"	f
record_line	gdb/buildsym.c	/^record_line (struct subfile *subfile, int line, CORE_ADDR pc)$/;"	f
record_line	gdb/dwarf2read.c	/^lnp_state_machine::record_line (bool end_sequence)$/;"	f	class:lnp_state_machine
record_line_ftype	gdb/buildsym.h	/^typedef void (record_line_ftype) (struct subfile *subfile, int line,$/;"	t
record_linux_msghdr	gdb/linux-record.c	/^record_linux_msghdr (struct regcache *regcache,$/;"	f	file:
record_linux_sockaddr	gdb/linux-record.c	/^record_linux_sockaddr (struct regcache *regcache,$/;"	f	file:
record_linux_system_call	gdb/linux-record.c	/^record_linux_system_call (enum gdb_syscall syscall,$/;"	f
record_longname	gdb/record-full.c	/^static const char record_longname[]$/;"	v	file:
record_mem_at_reg	gdb/linux-record.c	/^record_mem_at_reg (struct regcache *regcache, int regnum, int len)$/;"	f	file:
record_method	gdb/record-btrace.c	/^record_btrace_target::record_method (ptid_t ptid)$/;"	f	class:record_btrace_target
record_method	gdb/record-full.c	/^record_full_base_target::record_method (ptid_t ptid)$/;"	f	class:record_full_base_target
record_method	gdb/record.h	/^enum record_method$/;"	g
record_method	gdb/target-delegates.c	/^debug_target::record_method (ptid_t arg0)$/;"	f	class:debug_target
record_method	gdb/target-delegates.c	/^dummy_target::record_method (ptid_t arg0)$/;"	f	class:dummy_target
record_method	gdb/target-delegates.c	/^target_ops::record_method (ptid_t arg0)$/;"	f	class:target_ops
record_minimal_symbol	gdb/coffread.c	/^record_minimal_symbol (minimal_symbol_reader &reader,$/;"	f	file:
record_minimal_symbol	gdb/dbxread.c	/^record_minimal_symbol (minimal_symbol_reader &reader,$/;"	f	file:
record_minimal_symbol	gdb/elfread.c	/^record_minimal_symbol (minimal_symbol_reader &reader,$/;"	f	file:
record_minimal_symbol	gdb/mdebugread.c	/^record_minimal_symbol (minimal_symbol_reader &reader,$/;"	f	file:
record_minimal_symbol	gdb/xcoffread.c	/^record_minimal_symbol (minimal_symbol_reader &reader,$/;"	f	file:
record_mourn_inferior	gdb/record.c	/^record_mourn_inferior (struct target_ops *t)$/;"	f
record_pending_block	gdb/buildsym.c	/^record_pending_block (struct objfile *objfile, struct block *block,$/;"	f	file:
record_prefix_is	sim/igen/ld-insn.c	/^record_prefix_is (table_entry *entry, char ch, int nr_fields)$/;"	f	file:
record_preopen	gdb/record.c	/^record_preopen (void)$/;"	f
record_print_flag	gdb/record.h	/^enum record_print_flag$/;"	g
record_producer	gdb/buildsym.c	/^record_producer (const char *producer)$/;"	f
record_read_memory	gdb/record.c	/^record_read_memory (struct gdbarch *gdbarch,$/;"	f
record_regmap	gdb/i386-tdep.h	/^  const int *record_regmap;$/;"	m	struct:gdbarch_tdep
record_section	bfd/merge.c	/^record_section (struct sec_merge_info *sinfo,$/;"	f	file:
record_section_with_aarch64_elf_section_data	bfd/elfnn-aarch64.c	/^record_section_with_aarch64_elf_section_data (asection *sec)$/;"	f	file:
record_special_symbol	gdb/gdbarch.c	/^  gdbarch_record_special_symbol_ftype *record_special_symbol;$/;"	m	struct:gdbarch	file:
record_start	gdb/record.c	/^record_start (const char *method, const char *format, int from_tty)$/;"	f
record_stm32l4xx_erratum_veneer	bfd/elf32-arm.c	/^record_stm32l4xx_erratum_veneer (struct bfd_link_info *link_info,$/;"	f	file:
record_stop	gdb/record.c	/^record_stop (int from_tty)$/;"	f
record_stop	gdb/record.c	/^record_stop (struct target_ops *t)$/;"	f	file:
record_stop_replaying	gdb/record-btrace.c	/^record_btrace_target::record_stop_replaying ()$/;"	f	class:record_btrace_target
record_stop_replaying	gdb/record-full.c	/^record_full_base_target::record_stop_replaying ()$/;"	f	class:record_full_base_target
record_stop_replaying	gdb/target-delegates.c	/^debug_target::record_stop_replaying ()$/;"	f	class:debug_target
record_stop_replaying	gdb/target-delegates.c	/^dummy_target::record_stop_replaying ()$/;"	f	class:dummy_target
record_stop_replaying	gdb/target-delegates.c	/^target_ops::record_stop_replaying ()$/;"	f	class:target_ops
record_stratum	gdb/target.h	/^    record_stratum,		\/* Support record debugging *\/$/;"	e	enum:strata
record_text_segment_lowaddr	gdb/hppa-tdep.c	/^record_text_segment_lowaddr (bfd *abfd, asection *section, void *data)$/;"	f	file:
record_thread	gdb/linux-thread-db.c	/^record_thread (struct thread_db_info *info,$/;"	f	file:
record_thumb_to_arm_glue	bfd/coff-arm.c	/^record_thumb_to_arm_glue (struct bfd_link_info *	info,$/;"	f	file:
record_toc	bfd/coff-ppc.c	/^record_toc (asection *toc_section,$/;"	f	file:
record_tracepoint_error	gdb/gdbserver/tracepoint.c	/^record_tracepoint_error (struct tracepoint *tpoint, const char *which,$/;"	f	file:
record_type	sim/igen/ld-insn.c	/^record_type (table_entry *entry)$/;"	f	file:
record_type_field	sim/igen/ld-insn.h	/^  record_type_field = 1,$/;"	e	enum:__anon566
record_type_t	gdb/arm-tdep.c	/^} record_type_t;$/;"	t	typeref:enum:__anon1730	file:
record_unpush	gdb/record.c	/^record_unpush (struct target_ops *t)$/;"	f	file:
record_vfp11_erratum_veneer	bfd/elf32-arm.c	/^record_vfp11_erratum_veneer (struct bfd_link_info *link_info,$/;"	f	file:
record_will_replay	gdb/record-btrace.c	/^record_btrace_target::record_will_replay (ptid_t ptid, int dir)$/;"	f	class:record_btrace_target
record_will_replay	gdb/record-full.c	/^record_full_base_target::record_will_replay (ptid_t ptid, int dir)$/;"	f	class:record_full_base_target
record_will_replay	gdb/target-delegates.c	/^debug_target::record_will_replay (ptid_t arg0, int arg1)$/;"	f	class:debug_target
record_will_replay	gdb/target-delegates.c	/^dummy_target::record_will_replay (ptid_t arg0, int arg1)$/;"	f	class:dummy_target
record_will_replay	gdb/target-delegates.c	/^target_ops::record_will_replay (ptid_t arg0, int arg1)$/;"	f	class:target_ops
record_with_info	gdb/minsyms.h	/^  struct minimal_symbol *record_with_info (const char *name,$/;"	f	class:minimal_symbol_reader
records	bfd/elf32-avr.c	/^  } records;$/;"	m	struct:avr_relax_info	typeref:struct:avr_relax_info::__anon1159	file:
records	bfd/elf32-avr.h	/^  struct avr_property_record *records;$/;"	m	struct:avr_property_record_list	typeref:struct:avr_property_record_list::avr_property_record
recpy_begin	gdb/python/py-record.c	/^recpy_begin (PyObject *self, void* closure)$/;"	f	file:
recpy_bt_begin	gdb/python/py-record-btrace.c	/^recpy_bt_begin (PyObject *self, void *closure)$/;"	f
recpy_bt_end	gdb/python/py-record-btrace.c	/^recpy_bt_end (PyObject *self, void *closure)$/;"	f
recpy_bt_format	gdb/python/py-record-btrace.c	/^recpy_bt_format (PyObject *self, void *closure)$/;"	f
recpy_bt_func_instructions	gdb/python/py-record-btrace.c	/^recpy_bt_func_instructions (PyObject *self, void *closure)$/;"	f
recpy_bt_func_level	gdb/python/py-record-btrace.c	/^recpy_bt_func_level (PyObject *self, void *closure)$/;"	f
recpy_bt_func_next	gdb/python/py-record-btrace.c	/^recpy_bt_func_next (PyObject *self, void *closure)$/;"	f
recpy_bt_func_prev	gdb/python/py-record-btrace.c	/^recpy_bt_func_prev (PyObject *self, void *closure)$/;"	f
recpy_bt_func_symbol	gdb/python/py-record-btrace.c	/^recpy_bt_func_symbol (PyObject *self, void *closure)$/;"	f
recpy_bt_func_up	gdb/python/py-record-btrace.c	/^recpy_bt_func_up (PyObject *self, void *closure)$/;"	f
recpy_bt_function_call_history	gdb/python/py-record-btrace.c	/^recpy_bt_function_call_history (PyObject *self, void *closure)$/;"	f
recpy_bt_goto	gdb/python/py-record-btrace.c	/^recpy_bt_goto (PyObject *self, PyObject *args)$/;"	f
recpy_bt_insn_data	gdb/python/py-record-btrace.c	/^recpy_bt_insn_data (PyObject *self, void *closure)$/;"	f
recpy_bt_insn_decoded	gdb/python/py-record-btrace.c	/^recpy_bt_insn_decoded (PyObject *self, void *closure)$/;"	f
recpy_bt_insn_is_speculative	gdb/python/py-record-btrace.c	/^recpy_bt_insn_is_speculative (PyObject *self, void *closure)$/;"	f
recpy_bt_insn_pc	gdb/python/py-record-btrace.c	/^recpy_bt_insn_pc (PyObject *self, void *closure)$/;"	f
recpy_bt_insn_sal	gdb/python/py-record-btrace.c	/^recpy_bt_insn_sal (PyObject *self, void *closure)$/;"	f
recpy_bt_insn_size	gdb/python/py-record-btrace.c	/^recpy_bt_insn_size (PyObject *self, void *closure)$/;"	f
recpy_bt_instruction_history	gdb/python/py-record-btrace.c	/^recpy_bt_instruction_history (PyObject *self, void *closure)$/;"	f
recpy_bt_method	gdb/python/py-record-btrace.c	/^recpy_bt_method (PyObject *self, void *closure)$/;"	f
recpy_bt_replay_position	gdb/python/py-record-btrace.c	/^recpy_bt_replay_position (PyObject *self, void *closure)$/;"	f
recpy_element_hash	gdb/python/py-record.c	/^recpy_element_hash (PyObject *self)$/;"	f	file:
recpy_element_number	gdb/python/py-record.c	/^recpy_element_number (PyObject *self, void* closure)$/;"	f	file:
recpy_element_object	gdb/python/py-record.h	/^} recpy_element_object;$/;"	t	typeref:struct:__anon2072
recpy_element_richcompare	gdb/python/py-record.c	/^recpy_element_richcompare (PyObject *self, PyObject *other, int op)$/;"	f	file:
recpy_end	gdb/python/py-record.c	/^recpy_end (PyObject *self, void* closure)$/;"	f	file:
recpy_format	gdb/python/py-record.c	/^recpy_format (PyObject *self, void* closure)$/;"	f	file:
recpy_full_format	gdb/python/py-record-full.c	/^recpy_full_format (PyObject *self, void *closure)$/;"	f
recpy_full_method	gdb/python/py-record-full.c	/^recpy_full_method (PyObject *self, void *closure)$/;"	f
recpy_func_getset	gdb/python/py-record.c	/^static gdb_PyGetSetDef recpy_func_getset[] = {$/;"	v	file:
recpy_func_instructions	gdb/python/py-record.c	/^recpy_func_instructions (PyObject *self, void *closure)$/;"	f	file:
recpy_func_level	gdb/python/py-record.c	/^recpy_func_level (PyObject *self, void *closure)$/;"	f	file:
recpy_func_new	gdb/python/py-record.c	/^recpy_func_new (thread_info *thread, enum record_method method, Py_ssize_t number)$/;"	f
recpy_func_next	gdb/python/py-record.c	/^recpy_func_next (PyObject *self, void *closure)$/;"	f	file:
recpy_func_prev	gdb/python/py-record.c	/^recpy_func_prev (PyObject *self, void *closure)$/;"	f	file:
recpy_func_symbol	gdb/python/py-record.c	/^recpy_func_symbol (PyObject *self, void *closure)$/;"	f	file:
recpy_func_type	gdb/python/py-record.c	/^PyTypeObject recpy_func_type = {$/;"	v
recpy_func_up	gdb/python/py-record.c	/^recpy_func_up (PyObject *self, void *closure)$/;"	f	file:
recpy_function_call_history	gdb/python/py-record.c	/^recpy_function_call_history (PyObject *self, void* closure)$/;"	f	file:
recpy_gap_getset	gdb/python/py-record.c	/^static gdb_PyGetSetDef recpy_gap_getset[] = {$/;"	v	file:
recpy_gap_new	gdb/python/py-record.c	/^recpy_gap_new (int reason_code, const char *reason_string, Py_ssize_t number)$/;"	f
recpy_gap_number	gdb/python/py-record.c	/^recpy_gap_number (PyObject *self, void *closure)$/;"	f	file:
recpy_gap_object	gdb/python/py-record.c	/^} recpy_gap_object;$/;"	t	typeref:struct:__anon2090	file:
recpy_gap_reason_code	gdb/python/py-record.c	/^recpy_gap_reason_code (PyObject *self, void *closure)$/;"	f	file:
recpy_gap_reason_string	gdb/python/py-record.c	/^recpy_gap_reason_string (PyObject *self, void *closure)$/;"	f	file:
recpy_gap_type	gdb/python/py-record.c	/^PyTypeObject recpy_gap_type = {$/;"	v
recpy_goto	gdb/python/py-record.c	/^recpy_goto (PyObject *self, PyObject *value)$/;"	f	file:
recpy_insn_data	gdb/python/py-record.c	/^recpy_insn_data (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_decoded	gdb/python/py-record.c	/^recpy_insn_decoded (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_getset	gdb/python/py-record.c	/^static gdb_PyGetSetDef recpy_insn_getset[] = {$/;"	v	file:
recpy_insn_is_speculative	gdb/python/py-record.c	/^recpy_insn_is_speculative (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_new	gdb/python/py-record.c	/^recpy_insn_new (thread_info *thread, enum record_method method, Py_ssize_t number)$/;"	f
recpy_insn_pc	gdb/python/py-record.c	/^recpy_insn_pc (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_sal	gdb/python/py-record.c	/^recpy_insn_sal (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_size	gdb/python/py-record.c	/^recpy_insn_size (PyObject *self, void *closure)$/;"	f	file:
recpy_insn_type	gdb/python/py-record.c	/^PyTypeObject recpy_insn_type = {$/;"	v
recpy_instruction_history	gdb/python/py-record.c	/^recpy_instruction_history (PyObject *self, void* closure)$/;"	f	file:
recpy_method	gdb/python/py-record.c	/^recpy_method (PyObject *self, void* closure)$/;"	f	file:
recpy_record_getset	gdb/python/py-record.c	/^static gdb_PyGetSetDef recpy_record_getset[] = {$/;"	v	file:
recpy_record_methods	gdb/python/py-record.c	/^static PyMethodDef recpy_record_methods[] = {$/;"	v	file:
recpy_record_object	gdb/python/py-record.h	/^} recpy_record_object;$/;"	t	typeref:struct:__anon2071
recpy_record_type	gdb/python/py-record.c	/^static PyTypeObject recpy_record_type = {$/;"	v	file:
recpy_replay_position	gdb/python/py-record.c	/^recpy_replay_position (PyObject *self, void *closure)$/;"	f	file:
recrd	bfd/vms-alpha.c	/^  struct vms_rec_rd recrd;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_rec_rd	file:
recs	include/vms/lbr.h	/^  unsigned char recs;$/;"	m	struct:vms_datadef
recsiz	include/vms/egsd.h	/^  unsigned char recsiz[2];$/;"	m	struct:vms_egsd
recsiz	include/vms/eidc.h	/^  unsigned char recsiz[2];$/;"	m	struct:vms_eidc
recsiz	include/vms/emh.h	/^  unsigned char recsiz[4];$/;"	m	struct:vms_emh_mhd
rectangle_Test	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^program rectangle_Test$/;"	p
rectangle_area	gdb/testsuite/gdb.fortran/derived-type-function.f90	/^  function rectangle_area /;"	f	module:class_Rectangle
rectyp	include/vms/eeom.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_eeom
rectyp	include/vms/egsd.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_egsd
rectyp	include/vms/eidc.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_eidc
rectyp	include/vms/emh.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_emh_common
rectyp	include/vms/eobjrec.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_eobjrec
rectyp	include/vms/etir.h	/^  unsigned char rectyp[2];$/;"	m	struct:vms_etir
recurse	gdb/mi/mi-main.c	/^  int recurse;$/;"	m	struct:print_one_inferior_data	file:
recurse	gdb/testsuite/gdb.base/funcargs.c	/^void recurse (SVAL a, int depth)$/;"	f
recurse	gdb/testsuite/gdb.base/recurse.c	/^recurse (int a)$/;"	f	file:
recurse_read_control_structure	gdb/cli/cli-script.c	/^recurse_read_control_structure (gdb::function_view<const char * ()> read_next_line_func,$/;"	f	file:
recurser	gdb/testsuite/gdb.base/watchpoint.c	/^void recurser (int  x)$/;"	f
recurser	gdb/testsuite/gdb.reverse/watch-reverse.c	/^void recurser (int  x)$/;"	f
recursion	libiberty/cp-demangle.c	/^  int recursion;$/;"	m	struct:d_print_info	file:
recursion_depth	gdb/dwarf2expr.h	/^  int recursion_depth, max_recursion_depth;$/;"	m	struct:dwarf_expr_context
recursive_dump_type	gdb/gdbtypes.c	/^recursive_dump_type (struct type *type, int spaces)$/;"	f
recursively_count_psymbols	gdb/dwarf-index-write.c	/^recursively_count_psymbols (struct partial_symtab *psymtab,$/;"	f	file:
recursively_demangle	libiberty/cplus-dem.c	/^recursively_demangle(struct work_stuff *work, const char **mangled,$/;"	f	file:
recursively_find_pc_sect_compunit_symtab	gdb/dwarf2read.c	/^recursively_find_pc_sect_compunit_symtab (struct compunit_symtab *cust,$/;"	f	file:
recursively_search_psymtabs	gdb/psymtab.c	/^recursively_search_psymtabs$/;"	f	file:
recursively_update	gdb/typeprint.c	/^typedef_hash_table::recursively_update (struct type *t)$/;"	f	class:typedef_hash_table
recursively_write_psymbols	gdb/dwarf-index-write.c	/^recursively_write_psymbols (struct objfile *objfile,$/;"	f	file:
recwr	bfd/vms-alpha.c	/^  struct vms_rec_wr recwr;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_rec_wr	file:
red	gdb/testsuite/gdb.base/cvexpr.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2030	file:
red	gdb/testsuite/gdb.base/exprs.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
red	gdb/testsuite/gdb.base/frame-args.c	/^enum color { red, green, blue };$/;"	e	enum:color	file:
red	gdb/testsuite/gdb.base/ptype.c	/^enum {red, green, blue} primary;$/;"	e	enum:__anon2015	file:
red	gdb/testsuite/gdb.base/setvar.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
red	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef enum colors {red, green, blue} colors_typedef;$/;"	e	enum:colors	file:
red	gdb/testsuite/gdb.base/whatis.c	/^enum colors {red, green, blue} color;$/;"	e	enum:colors	file:
red	gdb/testsuite/gdb.cp/classes.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
red	gdb/testsuite/gdb.cp/misc.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
red	sim/testsuite/sim/bfin/a4.s	/^red:$/;"	l
red1	gdb/testsuite/gdb.base/cvexpr.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
red1	gdb/testsuite/gdb.base/ptype.c	/^{red1, green1, blue1} primary1;$/;"	e	enum:primary1_tag	file:
redef_ok	gdb/macrotab.c	/^  int redef_ok;$/;"	m	struct:macro_table	file:
redir_cmdline_delete	gdb/go32-nat.c	/^redir_cmdline_delete (cmdline_t *ptr)$/;"	f
redir_cmdline_parse	gdb/go32-nat.c	/^redir_cmdline_parse (const char *args, cmdline_t *ptr)$/;"	f
redir_debug_init	gdb/go32-nat.c	/^redir_debug_init (cmdline_t *ptr)$/;"	f
redir_open	gdb/windows-nat.c	/^redir_open (const char *redir_string, int *inp, int *out, int *err)$/;"	f	file:
redir_set_redirection	gdb/windows-nat.c	/^redir_set_redirection (const char *s, int *inp, int *out, int *err)$/;"	f	file:
redir_to_child	gdb/go32-nat.c	/^redir_to_child (cmdline_t *ptr)$/;"	f
redir_to_debugger	gdb/go32-nat.c	/^redir_to_debugger (cmdline_t *ptr)$/;"	f
redirect	gdb/ui-out.c	/^ui_out::redirect (ui_file *outstream)$/;"	f	class:ui_out
redirect_inferior_handles	gdb/windows-nat.c	/^redirect_inferior_handles (const char *cmd_orig, char *cmd,$/;"	f	file:
redirected	gdb/go32-nat.c	/^  int redirected;$/;"	m	struct:__anon1830	file:
redo_file	bfd/mep-relocs.pl	/^sub redo_file {$/;"	s
redraw_prompt	readline/display.c	/^redraw_prompt (t)$/;"	f	file:
reduce_memory_overheads	include/bfdlink.h	/^  unsigned int reduce_memory_overheads: 1;$/;"	m	struct:bfd_link_info
reencode_add_imm	bfd/elfxx-aarch64.c	/^reencode_add_imm (uint32_t insn, uint32_t imm)$/;"	f	file:
reencode_branch_ofs_26	bfd/elfxx-aarch64.c	/^reencode_branch_ofs_26 (uint32_t insn, uint32_t ofs)$/;"	f	file:
reencode_cond_branch_ofs_19	bfd/elfxx-aarch64.c	/^reencode_cond_branch_ofs_19 (uint32_t insn, uint32_t ofs)$/;"	f	file:
reencode_ld_lit_ofs_19	bfd/elfxx-aarch64.c	/^reencode_ld_lit_ofs_19 (uint32_t insn, uint32_t ofs)$/;"	f	file:
reencode_ldst_pos_imm	bfd/elfxx-aarch64.c	/^reencode_ldst_pos_imm (uint32_t insn, uint32_t imm)$/;"	f	file:
reencode_movw_imm	bfd/elfxx-aarch64.c	/^reencode_movw_imm (uint32_t insn, uint32_t imm)$/;"	f	file:
reencode_movzn_to_movn	bfd/elfxx-aarch64.c	/^reencode_movzn_to_movn (uint32_t opcode)$/;"	f	file:
reencode_movzn_to_movz	bfd/elfxx-aarch64.c	/^reencode_movzn_to_movz (uint32_t opcode)$/;"	f	file:
reencode_tst_branch_ofs_14	bfd/elfxx-aarch64.c	/^reencode_tst_branch_ofs_14 (uint32_t insn, uint32_t ofs)$/;"	f	file:
ref	bfd/vms-alpha.c	/^  bfd_vma ref;	\/* Reference in the input.  *\/$/;"	m	struct:alpha_vms_vma_ref	file:
ref	bfd/vms-lib.c	/^  unsigned int ref;$/;"	m	struct:lib_index	file:
ref	gdb/features/Makefile	/^	echo "  <xi:include href=\\"$(notdir $<)\\"\/>" >> $@.tmp$/;"	m
ref	gdb/testsuite/gdb.trace/unavailable.cc	/^  unsigned int &ref;$/;"	m	struct:StructRef	file:
ref_add	gdb/stabsread.c	/^ref_add (int refnum, struct symbol *sym, const char *stabs, CORE_ADDR value)$/;"	f
ref_addr_size	gdb/dwarf2expr.h	/^  int ref_addr_size;$/;"	m	struct:dwarf_expr_context
ref_category	bfd/coff-ppc.c	/^enum ref_category$/;"	g	file:
ref_chunk	gdb/stabsread.c	/^static int ref_chunk = 0;$/;"	v	file:
ref_count	gdb/stabsread.c	/^static int ref_count = 0;$/;"	v	file:
ref_dynamic	bfd/elf-bfd.h	/^  unsigned int ref_dynamic : 1;$/;"	m	struct:elf_link_hash_entry
ref_dynamic_nonweak	bfd/elf-bfd.h	/^  unsigned int ref_dynamic_nonweak : 1;$/;"	m	struct:elf_link_hash_entry
ref_from_discarded	bfd/elf64-ppc.c	/^enum toc_skip_enum { ref_from_discarded = 1, can_optimize = 2 };$/;"	e	enum:toc_skip_enum	file:
ref_map	gdb/stabsread.c	/^static struct ref_map *ref_map;$/;"	v	typeref:struct:ref_map	file:
ref_map	gdb/stabsread.c	/^struct ref_map$/;"	s	file:
ref_offset	gdb/riscv-tdep.c	/^  int ref_offset;$/;"	m	struct:riscv_memory_offsets	file:
ref_ptr	gdb/common/gdb_ref_ptr.h	/^  explicit ref_ptr (T *obj)$/;"	f	class:gdb::ref_ptr
ref_ptr	gdb/common/gdb_ref_ptr.h	/^  ref_ptr ()$/;"	f	class:gdb::ref_ptr
ref_ptr	gdb/common/gdb_ref_ptr.h	/^  ref_ptr (const ref_ptr &other)$/;"	f	class:gdb::ref_ptr
ref_ptr	gdb/common/gdb_ref_ptr.h	/^  ref_ptr (const std::nullptr_t)$/;"	f	class:gdb::ref_ptr
ref_ptr	gdb/common/gdb_ref_ptr.h	/^  ref_ptr (ref_ptr &&other)$/;"	f	class:gdb::ref_ptr
ref_ptr	gdb/common/gdb_ref_ptr.h	/^class ref_ptr$/;"	c	namespace:gdb
ref_regular	bfd/elf-bfd.h	/^  unsigned int ref_regular : 1;$/;"	m	struct:elf_link_hash_entry
ref_regular_nonweak	bfd/elf-bfd.h	/^  unsigned int ref_regular_nonweak : 1;$/;"	m	struct:elf_link_hash_entry
ref_search	gdb/stabsread.c	/^ref_search (int refnum)$/;"	f
refc	gdb/breakpoint.h	/^  int refc = 0;$/;"	m	class:bp_location
refc	gdb/dwarf2-frame-tailcall.c	/^  int refc;$/;"	m	struct:tailcall_cache	file:
refc	gdb/dwarf2loc.c	/^  int refc = 0;$/;"	m	struct:piece_closure	file:
refc	gdb/gdb_bfd.c	/^  int refc = 1;$/;"	m	struct:gdb_bfd_data	file:
refc	gdb/opencl-lang.c	/^  int refc;$/;"	m	struct:lval_closure	file:
refcnt	gdb/ser-go32.c	/^    int refcnt;$/;"	m	struct:dos_ttystate	file:
refcnt	gdb/serial.h	/^    int refcnt;$/;"	m	struct:serial
refcnt	include/vms/lbr.h	/^  unsigned char refcnt[4];$/;"	m	struct:vms_mhd
refcount	bfd/elf-bfd.h	/^    bfd_signed_vma refcount;$/;"	m	union:gotplt_union
refcount	bfd/elf-m10300.c	/^    bfd_signed_vma  refcount;$/;"	m	struct:elf32_mn10300_link_hash_table::__anon998	file:
refcount	bfd/elf-strtab.c	/^  unsigned int refcount;$/;"	m	struct:elf_strtab_hash_entry	file:
refcount	bfd/elf-strtab.c	/^  unsigned int refcount[1];$/;"	m	struct:strtab_save	file:
refcount	bfd/elf32-arm.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf32_arm_link_hash_table::__anon1141	file:
refcount	bfd/elf32-hppa.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf32_hppa_link_hash_table::__anon1013	file:
refcount	bfd/elf32-m68k.c	/^      bfd_vma refcount;$/;"	m	struct:elf_m68k_got_entry::__anon1115::__anon1116	file:
refcount	bfd/elf32-metag.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf_metag_link_hash_table::__anon1120	file:
refcount	bfd/elf32-microblaze.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf32_mb_link_hash_table::__anon1167	file:
refcount	bfd/elf32-nios2.c	/^      bfd_signed_vma refcount;$/;"	m	union:elf32_nios2_link_hash_table::__anon1175	file:
refcount	bfd/elf32-ppc.c	/^      bfd_signed_vma refcount;$/;"	m	union:plt_entry::__anon1096	file:
refcount	bfd/elf32-ppc.c	/^    bfd_signed_vma refcount;$/;"	m	union:ppc_elf_link_hash_table::__anon1097	file:
refcount	bfd/elf32-s390.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf_s390_link_hash_table::__anon1021	file:
refcount	bfd/elf32-s390.c	/^    bfd_signed_vma refcount;$/;"	m	union:plt_entry::__anon1020	file:
refcount	bfd/elf32-sh.c	/^      bfd_signed_vma refcount;$/;"	m	union:elf_sh_link_hash_table::__anon1100	file:
refcount	bfd/elf32-sh.c	/^  bfd_signed_vma refcount;$/;"	m	union:gotref	file:
refcount	bfd/elf64-ppc.c	/^      bfd_signed_vma refcount;$/;"	m	union:got_entry::__anon1168	file:
refcount	bfd/elf64-ppc.c	/^      bfd_signed_vma refcount;$/;"	m	union:plt_entry::__anon1169	file:
refcount	bfd/elf64-s390.c	/^      bfd_signed_vma refcount;$/;"	m	union:plt_entry::__anon1105	file:
refcount	bfd/elf64-s390.c	/^    bfd_signed_vma refcount;$/;"	m	union:elf_s390_link_hash_table::__anon1106	file:
refcount	bfd/elfxx-sparc.h	/^    bfd_signed_vma refcount;$/;"	m	union:_bfd_sparc_elf_link_hash_table::__anon1161
refcount	bfd/elfxx-x86.h	/^    bfd_signed_vma refcount;$/;"	m	union:elf_x86_link_hash_table::__anon1000
refcount	bfd/libbfd.h	/^  int refcount : 31;           \/* should be enough...  *\/$/;"	m	struct:_bfd_window_internal
refcount	gdb/common/refcounted-object.h	/^  int refcount () const { return m_refcount; }$/;"	f	class:refcounted_object
refcount	gdb/gdbserver/mem-break.c	/^  int refcount;$/;"	m	struct:fast_tracepoint_jump	file:
refcount	gdb/gdbserver/mem-break.c	/^  int refcount;$/;"	m	struct:raw_breakpoint	file:
refcounted_object	gdb/common/refcounted-object.h	/^class refcounted_object$/;"	c
refcounted_object_ref_policy	gdb/common/refcounted-object.h	/^struct refcounted_object_ref_policy$/;"	s
refcounts	bfd/elf-bfd.h	/^      bfd_signed_vma *refcounts;$/;"	m	union:elf_obj_tdata::__anon1046
refer	gdb/testsuite/gdb.cp/class2.cc	/^void refer (A *)$/;"	f
refer	gdb/testsuite/gdb.cp/class2.cc	/^void refer (empty *)$/;"	f
refer_to	gdb/testsuite/gdb.cp/rtti1.cc	/^void refer_to (n2::C2 *obj)$/;"	f
refer_to	gdb/testsuite/gdb.cp/rtti1.cc	/^void refer_to (n2::n3::C3 *obj)$/;"	f
reference	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^reference (int &regparam, int &nodataparam, int r3, int r4, int r5, int r6,$/;"	f	file:
reference_count	gdb/value.c	/^  int reference_count = 1;$/;"	m	struct:value	file:
reference_to_pointer	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^int reference_to_pointer ()$/;"	f
reference_to_struct	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^int reference_to_struct ()$/;"	f
reference_type	gdb/gdbtypes.h	/^  struct type *reference_type;$/;"	m	struct:type	typeref:struct:type::type
reference_update_tests	gdb/testsuite/gdb.mi/mi-var-cp.cc	/^void reference_update_tests ()$/;"	f
referenced_type	gdb/dwarf2loc.h	/^  struct type *referenced_type;$/;"	m	struct:dwarf2_property_baton	typeref:struct:dwarf2_property_baton::type
references	sim/igen/lf.c	/^  lf_file_references references;$/;"	m	struct:_lf	file:
references	sim/ppc/lf.c	/^  lf_file_references references;$/;"	m	struct:_lf	file:
refine_prologue_limit	gdb/ia64-tdep.c	/^refine_prologue_limit (CORE_ADDR pc, CORE_ADDR lim_pc, int *trust_limit)$/;"	f	file:
refno	include/oasys.h	/^    bfd_byte refno[2];$/;"	m	struct:oasys_symbol_record
refparam	gdb/ppc-sysv-tdep.c	/^    CORE_ADDR refparam;$/;"	m	struct:ppc64_sysv_argpos	file:
refs	gdb/dcache.c	/^  int refs;			\/* # hits *\/$/;"	m	struct:dcache_block	file:
refs	sim/sh/gencode.c	/^  const char *refs;$/;"	m	struct:__anon484	file:
reg	gdb/ax-gdb.h	/^	int reg;$/;"	m	union:axs_value::__anon1756
reg	gdb/cris-tdep.c	/^  unsigned long reg[NUM_GENREGS];$/;"	m	struct:instruction_environment	file:
reg	gdb/dwarf2-frame.c	/^  struct dwarf2_frame_state_reg *reg;$/;"	m	struct:dwarf2_frame_cache	typeref:struct:dwarf2_frame_cache::dwarf2_frame_state_reg	file:
reg	gdb/dwarf2-frame.h	/^    ULONGEST reg;$/;"	m	union:dwarf2_frame_state_reg::__anon1767
reg	gdb/dwarf2-frame.h	/^  struct dwarf2_frame_state_reg *reg = NULL;$/;"	m	struct:dwarf2_frame_state_reg_info	typeref:struct:dwarf2_frame_state_reg_info::dwarf2_frame_state_reg
reg	gdb/frv-linux-tdep.c	/^typedef struct { frv_elf_greg_t reg[FRV_ELF_NGREG]; } frv_elf_gregset_t;$/;"	m	struct:__anon1648	file:
reg	gdb/gdb_curses.h	71;"	d
reg	gdb/gdbserver/linux-aarch64-low.c	/^      struct aarch64_register reg;$/;"	m	union:aarch64_operand::__anon1860	typeref:struct:aarch64_operand::__anon1860::aarch64_register	file:
reg	gdb/go32-nat.c	/^    NPXREG reg[8];$/;"	m	struct:__anon1829	file:
reg	gdb/i386-tdep.c	/^  uint8_t mod, reg, rm;$/;"	m	struct:i386_record_s	file:
reg	gdb/m32c-tdep.c	/^  pv_t *reg, addr;$/;"	m	struct:srcdest	file:
reg	gdb/nios2-tdep.c	/^  int reg;$/;"	m	struct:reg_value	file:
reg	gdb/prologue-value.h	/^  int reg;$/;"	m	struct:prologue_value
reg	gdb/python/py-unwind.c	/^  cached_reg_t reg[];$/;"	m	struct:__anon2089	file:
reg	gdb/record-full.c	/^    struct record_full_reg_entry reg;$/;"	m	union:record_full_entry::__anon1840	typeref:struct:record_full_entry::__anon1840::record_full_reg_entry	file:
reg	gdb/regformats/regdef.h	/^  reg (const char *_name, int _offset, int _size)$/;"	f	struct:reg
reg	gdb/regformats/regdef.h	/^  reg (int _offset)$/;"	f	struct:reg
reg	gdb/regformats/regdef.h	/^struct reg$/;"	s
reg	gdb/target-descriptions.c	/^  struct tdesc_reg *reg;$/;"	m	struct:tdesc_arch_reg	typeref:struct:tdesc_arch_reg::tdesc_reg	file:
reg	gdb/v850-tdep.c	/^  int reg;		\/* Saved register number.  *\/$/;"	m	struct:pifsr	file:
reg	gdb/value.c	/^    } reg;$/;"	m	union:value::__anon2059	typeref:struct:value::__anon2059::__anon2060	file:
reg	include/coff/pe.h	/^  unsigned int reg : 4;$/;"	m	struct:pex64_unwind_code
reg	include/opcode/aarch64.h	/^	} reg;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1295
reg	include/opcode/cr16.h	/^reg;$/;"	t	typeref:enum:__anon1324
reg	include/opcode/crx.h	/^reg;$/;"	t	typeref:enum:__anon1260
reg	include/opcode/msp430-decode.h	/^  MSP430_Register      reg : 8;$/;"	m	struct:__anon1248
reg	include/opcode/msp430.h	/^  int reg;	\/* Register.  *\/$/;"	m	struct:msp430_operand_s
reg	include/opcode/rl78.h	/^  RL78_Register	   reg : 8;$/;"	m	struct:__anon1378
reg	include/opcode/rx.h	/^  int              reg;$/;"	m	struct:__anon1404
reg	include/opcode/tic30.h	/^typedef struct _register reg;$/;"	t	typeref:struct:_register
reg	opcodes/i386-dis.c	/^    int reg;$/;"	m	struct:__anon56	file:
reg	opcodes/i386-opc.h	/^      unsigned int reg:1;$/;"	m	struct:i386_operand_type::__anon69
reg	opcodes/ia64-gen.c	/^  int reg;                          \/* index into dlists *\/$/;"	m	struct:opdep	file:
reg	opcodes/s12z-dis.c	/^reg (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
reg	opcodes/s12z.h	/^struct reg$/;"	s
reg	opcodes/sparc-dis.c	636;"	d	file:
reg	opcodes/sparc-dis.c	650;"	d	file:
reg	sim/h8300/sim-main.h	/^  int reg;$/;"	m	struct:__anon779
reg	sim/m32c/cpu.h	/^    reg_id reg;$/;"	m	union:__anon536::__anon537
reg	sim/mn10300/dv-mn103tim.c	/^  mn10300_timer_regs reg[NR_REG_TIMERS];$/;"	m	struct:mn103tim	file:
reg	sim/ppc/hw_com.c	/^  char reg[max_hw_com_registers];$/;"	m	struct:_hw_com_device	file:
reg	sim/ppc/hw_ide.c	/^  unsigned8 reg[nr_ide_registers];$/;"	m	struct:_ide_controller	file:
reg	sim/ppc/hw_opic.c	/^  int reg;$/;"	m	struct:_opic_idu	file:
reg	sim/ppc/hw_opic.c	/^  int reg;$/;"	m	struct:_opic_isu_block	file:
reg	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.mtspr ZERO_R0, \\reg, \\spr_reg$/;"	v
reg	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.ori   \\reg, \\reg, lo ( \\val )$/;"	v
reg	sim/v850/sim-main.h	/^  v850_regs reg;$/;"	m	struct:_sim_cpu
reg0_name	opcodes/xc16x-desc.h	/^typedef enum reg0_name {$/;"	g
reg0_name1	opcodes/xc16x-desc.h	/^typedef enum reg0_name1 {$/;"	g
reg1_map	include/opcode/mips.h	/^  unsigned char *reg1_map;$/;"	m	struct:mips_reg_pair_operand
reg2	include/opcode/msp430-decode.h	/^  MSP430_Register      reg2 : 8;$/;"	m	struct:__anon1248
reg2	include/opcode/rl78.h	/^  RL78_Register	   reg2 : 8;$/;"	m	struct:__anon1378
reg2_map	include/opcode/mips.h	/^  unsigned char *reg2_map;$/;"	m	struct:mips_reg_pair_operand
reg2_section	bfd/aix386-core.c	/^  asection *reg2_section;$/;"	m	struct:trad_core_struct	file:
reg2val	sim/mn10300/mn10300_sim.h	/^  void (* reg2val) (const void *, sim_fpu *);$/;"	m	struct:fp_prec_t
reg2val_32	sim/mn10300/interp.c	/^reg2val_32 (const void *reg, sim_fpu *val)$/;"	f	file:
reg2val_64	sim/mn10300/interp.c	/^reg2val_64 (const void *reg, sim_fpu *val)$/;"	f	file:
reg32	gdb/gdbserver/linux-mips-low.c	/^  int reg32;$/;"	m	union:mips_register	file:
reg32	gdb/gdbserver/linux-nios2-low.c	/^  int reg32;$/;"	m	union:nios2_register	file:
reg32	gdb/gdbserver/linux-tic6x-low.c	/^  int reg32;$/;"	m	union:tic6x_register	file:
reg32r_map	opcodes/mips16-opc.c	/^static unsigned char reg32r_map[] = {$/;"	v	file:
reg64	gdb/gdbserver/linux-mips-low.c	/^  long long reg64;$/;"	m	union:mips_register	file:
reg64_t	sim/v850/sim-main.h	/^typedef unsigned64 reg64_t;$/;"	t
reg_0_map	opcodes/micromips-opc.c	/^static unsigned char reg_0_map[] = { 0 };$/;"	v	file:
reg_0_map	opcodes/mips-opc.c	/^static unsigned char reg_0_map[] = { 0 };$/;"	v	file:
reg_0_map	opcodes/mips16-opc.c	/^static unsigned char reg_0_map[] = { 0 };$/;"	v	file:
reg_28_map	opcodes/micromips-opc.c	/^static unsigned char reg_28_map[] = { 28 };$/;"	v	file:
reg_29_map	opcodes/micromips-opc.c	/^static unsigned char reg_29_map[] = { 29 };$/;"	v	file:
reg_29_map	opcodes/mips16-opc.c	/^static unsigned char reg_29_map[] = { 29 };$/;"	v	file:
reg_31_map	opcodes/micromips-opc.c	/^static unsigned char reg_31_map[] = { 31 };$/;"	v	file:
reg_31_map	opcodes/mips16-opc.c	/^static unsigned char reg_31_map[] = { 31 };$/;"	v	file:
reg_acc	sim/ppc/registers.h	/^  reg_acc, reg_gprh, reg_evr,$/;"	e	enum:__anon928
reg_addr	gdb/i386-gnu-nat.c	/^struct reg_addr$/;"	s	file:
reg_addr	sim/rl78/gdb-if.c	/^reg_addr (enum sim_rl78_regnum regno)$/;"	f	file:
reg_address	sim/cris/dv-rv.c	/^  unsigned32 reg_address;$/;"	m	struct:_hw_rv_device	file:
reg_array_property	sim/common/hw-properties.h	/^  reg_array_property,$/;"	e	enum:__anon639
reg_array_property	sim/ppc/device.h	/^  reg_array_property,$/;"	e	enum:__anon973
reg_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute reg_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
reg_bank_type	sim/m32c/cpu.h	/^} reg_bank_type;$/;"	t	typeref:struct:__anon533
reg_base	sim/bfin/dv-eth_phy.c	39;"	d	file:
reg_buffer	gdb/regcache.c	/^reg_buffer::reg_buffer (gdbarch *gdbarch, bool has_pseudo)$/;"	f	class:reg_buffer
reg_buffer	gdb/regcache.h	/^class reg_buffer : public reg_buffer_common$/;"	c
reg_buffer_common	gdb/common/common-regcache.h	/^struct reg_buffer_common$/;"	s
reg_bytes	sim/m32c/reg.c	/^int reg_bytes[] = {$/;"	v
reg_char	gdb/gnulib/import/memchr.c	37;"	d	file:
reg_char	gdb/gnulib/import/memrchr.c	29;"	d	file:
reg_check_sup	sim/bfin/bfin-sim.c	/^reg_check_sup (SIM_CPU *cpu, int grp, int reg)$/;"	f	file:
reg_class	opcodes/bfin-dis.c	/^enum reg_class$/;"	g	file:
reg_completer_target	gdb/completer.c	/^enum reg_completer_target$/;"	g	file:
reg_conv	sim/arm/maverick.c	/^} reg_conv;$/;"	v	typeref:union:__anon783	file:
reg_count	gdb/python/py-unwind.c	/^  int reg_count;$/;"	m	struct:__anon2089	file:
reg_cr	sim/ppc/registers.h	/^  reg_cr, reg_fpscr, reg_pc, reg_sr,$/;"	e	enum:__anon928
reg_cycles	sim/ppc/registers.h	/^  reg_insns, reg_stalls, reg_cycles,$/;"	e	enum:__anon928
reg_defs	gdb/gdbserver/tdesc.h	/^  std::vector<struct reg> reg_defs;$/;"	m	struct:target_desc
reg_dst_table	opcodes/m68hc11-dis.c	/^static const char *const reg_dst_table[] =$/;"	v	file:
reg_dummy	libiberty/regex.c	/^static const char **reg_dummy;$/;"	v	file:
reg_entry	include/opcode/cr16.h	/^reg_entry;$/;"	t	typeref:struct:__anon1335
reg_entry	include/opcode/crx.h	/^reg_entry;$/;"	t	typeref:struct:__anon1271
reg_entry	include/opcode/visium.h	/^struct reg_entry$/;"	s
reg_entry	opcodes/i386-opc.h	/^reg_entry;$/;"	t	typeref:struct:__anon70
reg_errcode_t	include/xregex2.h	/^} reg_errcode_t;$/;"	t	typeref:enum:__anon1421
reg_evr	sim/ppc/registers.h	/^  reg_acc, reg_gprh, reg_evr,$/;"	e	enum:__anon928
reg_fetch	sim/common/sim-cpu.h	/^  CPUREG_FETCH_FN *reg_fetch;$/;"	m	struct:__anon687
reg_flags	opcodes/i386-opc.h	/^  unsigned char reg_flags;$/;"	m	struct:__anon70
reg_flush_command	gdb/regcache.c	/^reg_flush_command (const char *command, int from_tty)$/;"	f	file:
reg_fpr	sim/ppc/registers.h	/^  reg_gpr, reg_fpr, reg_spr, reg_msr,$/;"	e	enum:__anon928
reg_fpscr	sim/ppc/registers.h	/^  reg_cr, reg_fpscr, reg_pc, reg_sr,$/;"	e	enum:__anon928
reg_frame	include/coff/sym.h	/^	unsigned reg_frame : 1;	\/* true if register frame procedure *\/$/;"	m	struct:pdr
reg_got_refcount	bfd/elf32-cris.c	/^  bfd_signed_vma reg_got_refcount;$/;"	m	struct:elf_cris_link_hash_entry	file:
reg_gpr	sim/ppc/registers.h	/^  reg_gpr, reg_fpr, reg_spr, reg_msr,$/;"	e	enum:__anon928
reg_gprh	sim/ppc/registers.h	/^  reg_acc, reg_gprh, reg_evr,$/;"	e	enum:__anon928
reg_h_map1	opcodes/micromips-opc.c	/^static unsigned char reg_h_map1[] = { 5, 5, 6, 4, 4, 4, 4, 4 };$/;"	v	file:
reg_h_map2	opcodes/micromips-opc.c	/^static unsigned char reg_h_map2[] = { 6, 7, 7, 21, 22, 5, 6, 7 };$/;"	v	file:
reg_half_names	opcodes/m68k-dis.c	/^static char *const reg_half_names[] =$/;"	v	file:
reg_id	sim/m32c/cpu.h	/^} reg_id;$/;"	t	typeref:enum:__anon535
reg_idx	sim/bfin/dv-eth_phy.c	41;"	d	file:
reg_insns	sim/ppc/registers.h	/^  reg_insns, reg_stalls, reg_cycles,$/;"	e	enum:__anon928
reg_invalid	sim/ppc/registers.h	/^  reg_invalid,$/;"	e	enum:__anon928
reg_is_reserved	sim/bfin/bfin-sim.c	/^reg_is_reserved (int grp, int reg)$/;"	f	file:
reg_list	gdb/v850-tdep.c	/^struct reg_list$/;"	s	file:
reg_m16_map	opcodes/micromips-opc.c	/^static unsigned char reg_m16_map[] = { 16, 17, 2, 3, 4, 5, 6, 7 };$/;"	v	file:
reg_m16_map	opcodes/mips16-opc.c	/^static unsigned char reg_m16_map[] = { 16, 17, 2, 3, 4, 5, 6, 7 };$/;"	v	file:
reg_map	include/opcode/mips.h	/^  const unsigned char *reg_map;$/;"	m	struct:mips_reg_operand
reg_mask	gdb/ax.h	/^    unsigned char *reg_mask;$/;"	m	struct:agent_expr
reg_mask_len	gdb/ax.h	/^    int reg_mask_len;$/;"	m	struct:agent_expr
reg_mn_map	opcodes/micromips-opc.c	/^static unsigned char reg_mn_map[] = { 0, 17, 2, 3, 16, 18, 19, 20 };$/;"	v	file:
reg_mode_add_sub_cmp_and_or_move_op	gdb/cris-tdep.c	/^reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst,$/;"	f	file:
reg_mode_clear_op	gdb/cris-tdep.c	/^reg_mode_clear_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
reg_mode_jump_op	gdb/cris-tdep.c	/^reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
reg_mode_move_from_preg_op	gdb/cris-tdep.c	/^reg_mode_move_from_preg_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
reg_mode_test_op	gdb/cris-tdep.c	/^reg_mode_test_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
reg_msr	sim/ppc/registers.h	/^  reg_gpr, reg_fpr, reg_spr, reg_msr,$/;"	e	enum:__anon928
reg_name	opcodes/i386-opc.h	/^  char *reg_name;$/;"	m	struct:__anon70
reg_name	opcodes/m68hc11-dis.c	/^static const char *const reg_name[] =$/;"	v	file:
reg_name	opcodes/mmix-dis.c	/^   const char *reg_name[256];$/;"	m	struct:mmix_dis_info	file:
reg_name_cnt	opcodes/d30v-opc.c	/^reg_name_cnt (void)$/;"	f
reg_names	opcodes/arm-dis.c	/^  const char *reg_names[16];$/;"	m	struct:__anon6	file:
reg_names	opcodes/bfin-dis.c	/^static const char * const reg_names[] =$/;"	v	file:
reg_names	opcodes/hppa-dis.c	/^static const char *const reg_names[] =$/;"	v	file:
reg_names	opcodes/m68k-dis.c	/^static char *const reg_names[] =$/;"	v	file:
reg_names	opcodes/moxie-dis.c	/^static const char * reg_names[16] =$/;"	v	file:
reg_names	opcodes/score-dis.c	/^  const char *reg_names[32];$/;"	m	struct:__anon33	file:
reg_names	opcodes/score7-dis.c	/^  const char *reg_names[32];$/;"	m	struct:__anon25	file:
reg_names	opcodes/sparc-dis.c	/^static  char *reg_names[] =$/;"	v	file:
reg_names	opcodes/vax-dis.c	/^static char *reg_names[] =$/;"	v	file:
reg_names	sim/bfin/dv-eth_phy.c	/^static const char * const reg_names[] =$/;"	v	file:
reg_names	sim/m32c/reg.c	/^char *reg_names[] = {$/;"	v
reg_names	sim/moxie/interp.c	/^static const char *reg_names[16] = $/;"	v	file:
reg_names	sim/rl78/cpu.c	/^reg_names[] = {$/;"	v
reg_names	sim/rx/reg.c	/^char *reg_names[] = {$/;"	v
reg_num	gdb/xtensa-tdep.h	/^  int reg_num;$/;"	m	struct:__anon1711
reg_num	opcodes/i386-opc.h	/^  unsigned char reg_num;$/;"	m	struct:__anon70
reg_num	sim/aarch64/cpustate.c	31;"	d	file:
reg_offset	gdb/i386-gnu-nat.c	/^static int reg_offset[] =$/;"	v	file:
reg_offset	gdb/m32c-tdep.c	/^  LONGEST reg_offset[M32C_MAX_NUM_REGS];$/;"	m	struct:m32c_prologue	file:
reg_offset	gdb/mep-tdep.c	/^  int reg_offset[MEP_NUM_REGS];$/;"	m	struct:mep_prologue	file:
reg_offset	gdb/mn10300-tdep.c	/^  int reg_offset[MN10300_MAX_NUM_REGS];$/;"	m	struct:mn10300_prologue	file:
reg_offset	gdb/msp430-tdep.c	/^  int reg_offset[MSP430_NUM_TOTAL_REGS];$/;"	m	struct:msp430_prologue	file:
reg_offset	gdb/rl78-tdep.c	/^  int reg_offset[RL78_NUM_TOTAL_REGS];$/;"	m	struct:rl78_prologue	file:
reg_offset	gdb/rx-tdep.c	/^  int reg_offset[RX_NUM_REGS];$/;"	m	struct:rx_prologue	file:
reg_offset	gdb/spu-tdep.c	/^    int reg_offset[SPU_NUM_GPRS];$/;"	m	struct:spu_prologue_data	file:
reg_offset	sim/bfin/dv-eth_phy.c	40;"	d	file:
reg_offsets	gdb/nios2-linux-tdep.c	/^static const int reg_offsets[NIOS2_NUM_REGS] =$/;"	v	file:
reg_or_group_completer	gdb/completer.c	/^reg_or_group_completer (struct cmd_list_element *ignore,$/;"	f
reg_or_group_completer_1	gdb/completer.c	/^reg_or_group_completer_1 (completion_tracker &tracker,$/;"	f	file:
reg_pc	sim/ppc/registers.h	/^  reg_cr, reg_fpscr, reg_pc, reg_sr,$/;"	e	enum:__anon928
reg_property_spec	sim/common/hw-properties.h	/^} reg_property_spec;$/;"	t	typeref:struct:_reg_property_spec
reg_property_spec	sim/ppc/device.h	/^} reg_property_spec;$/;"	t	typeref:struct:_reg_property_spec
reg_q_map	opcodes/micromips-opc.c	/^static unsigned char reg_q_map[] = { 0, 17, 2, 3, 4, 5, 6, 7 };$/;"	v	file:
reg_read	sim/bfin/bfin-sim.c	/^reg_read (SIM_CPU *cpu, int grp, int reg)$/;"	f	file:
reg_rec_count	gdb/aarch64-tdep.c	/^  uint32_t reg_rec_count;              \/* Count of register records.  *\/$/;"	m	struct:insn_decode_record_t	file:
reg_rec_count	gdb/arm-tdep.c	/^  uint32_t reg_rec_count;       \/* No of reg records.  *\/$/;"	m	struct:insn_decode_record_t	file:
reg_rec_count	gdb/loongarch-tdep.c	/^       uint32_t reg_rec_count;                  \/* Count of register records.        *\/$/;"	m	struct:insn_decode_record_t	file:
reg_s_imm	opcodes/s12z-dis.c	/^reg_s_imm (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
reg_s_opr	opcodes/s12z-dis.c	/^reg_s_opr (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
reg_saved	gdb/nios2-tdep.c	/^  struct reg_saved reg_saved[NIOS2_NUM_REGS];$/;"	m	struct:nios2_unwind_cache	typeref:struct:nios2_unwind_cache::reg_saved	file:
reg_saved	gdb/nios2-tdep.c	/^struct reg_saved$/;"	s	file:
reg_saved	gdb/tic6x-tdep.c	/^  CORE_ADDR reg_saved[TIC6X_NUM_CORE_REGS];$/;"	m	struct:tic6x_unwind_cache	file:
reg_sd	sim/m32c/srcdest.c	/^reg_sd (reg_id reg)$/;"	f
reg_section	bfd/aix386-core.c	/^  asection *reg_section;$/;"	m	struct:trad_core_struct	file:
reg_section	bfd/hppabsd-core.c	/^  asection *reg_section;$/;"	m	struct:hppabsd_core_struct	file:
reg_section	bfd/mmo.c	/^    asection *reg_section;$/;"	m	struct:mmo_write_sec_info	file:
reg_section	bfd/ptrace-core.c	/^  asection *reg_section;$/;"	m	struct:trad_core_struct	file:
reg_section	bfd/trad-core.c	/^  asection *reg_section;$/;"	m	struct:trad_core_struct	file:
reg_size	include/opcode/cris.h	/^  unsigned int reg_size;$/;"	m	struct:cris_spec_reg
reg_size	sim/aarch64/interp.c	/^reg_size (int regno)$/;"	f	file:
reg_size	sim/bfin/dv-bfin_ebiu_ddrc.c	/^  bu32 base, reg_size, bank_size;$/;"	m	struct:bfin_ebiu_ddrc	file:
reg_size	sim/bfin/dv-bfin_ebiu_sdc.c	/^  bu32 reg_size, bank_size;$/;"	m	struct:bfin_ebiu_sdc	file:
reg_size	sim/cris/dv-rv.c	/^  unsigned32 reg_size;$/;"	m	struct:_hw_rv_device	file:
reg_size	sim/m32c/gdb-if.c	/^reg_size (enum m32c_sim_reg regno)$/;"	f	file:
reg_size	sim/rl78/gdb-if.c	/^reg_size (enum sim_rl78_regnum regno)$/;"	f	file:
reg_size	sim/rx/gdb-if.c	/^reg_size (enum sim_rx_regnum regno)$/;"	f	file:
reg_spr	sim/ppc/registers.h	/^  reg_gpr, reg_fpr, reg_spr, reg_msr,$/;"	e	enum:__anon928
reg_sr	sim/ppc/registers.h	/^  reg_cr, reg_fpscr, reg_pc, reg_sr,$/;"	e	enum:__anon928
reg_src_table	opcodes/m68hc11-dis.c	/^static const char *const reg_src_table[] =$/;"	v	file:
reg_stalls	sim/ppc/registers.h	/^  reg_insns, reg_stalls, reg_cycles,$/;"	e	enum:__anon928
reg_store	sim/common/sim-cpu.h	/^  CPUREG_STORE_FN *reg_store;$/;"	m	struct:__anon687
reg_struct_convention	gdb/i386-tdep.c	/^static const char reg_struct_convention[] = "reg";$/;"	v	file:
reg_struct_return	gdb/arm-tdep.h	/^  reg_struct_return		\/* Return "short" structures in registers.  *\/$/;"	e	enum:struct_return
reg_struct_return	gdb/i386-tdep.h	/^  reg_struct_return		\/* Return "short" structures in registers.  *\/$/;"	e	enum:struct_return
reg_struct_return	gdb/m68k-tdep.h	/^  reg_struct_return		\/* Return "short" structures in registers.  *\/$/;"	e	enum:struct_return
reg_syntax_t	include/xregex2.h	/^typedef unsigned long int reg_syntax_t;$/;"	t
reg_t	sim/cr16/cr16_sim.h	/^typedef uint16 reg_t;$/;"	t
reg_t	sim/d10v/d10v_sim.h	/^typedef uint16 reg_t;$/;"	t
reg_t	sim/mn10300/mn10300_sim.h	/^typedef uint32 reg_t;$/;"	t
reg_t	sim/v850/sim-main.h	/^typedef unsigned32 reg_t;$/;"	t
reg_table	opcodes/i386-dis.c	/^static const struct dis386 reg_table[][8] = {$/;"	v	typeref:struct:dis386	file:
reg_type	include/opcode/cr16.h	/^reg_type;$/;"	t	typeref:enum:__anon1326
reg_type	include/opcode/crx.h	/^reg_type;$/;"	t	typeref:enum:__anon1262
reg_type	include/opcode/mips.h	/^  enum mips_reg_operand_type reg_type;$/;"	m	struct:mips_reg_operand	typeref:enum:mips_reg_operand::mips_reg_operand_type
reg_type	include/opcode/mips.h	/^  enum mips_reg_operand_type reg_type;$/;"	m	struct:mips_reg_pair_operand	typeref:enum:mips_reg_pair_operand::mips_reg_operand_type
reg_type	opcodes/i386-opc.h	/^  i386_operand_type reg_type;$/;"	m	struct:__anon70
reg_val	include/opcode/cr16.h	/^    reg reg_val;$/;"	m	union:__anon1335::__anon1336
reg_val	include/opcode/crx.h	/^      reg reg_val;$/;"	m	union:__anon1271::__anon1272
reg_value	gdb/nios2-tdep.c	/^  struct reg_value reg_value[NIOS2_NUM_REGS];$/;"	m	struct:nios2_unwind_cache	typeref:struct:nios2_unwind_cache::reg_value	file:
reg_value	gdb/nios2-tdep.c	/^struct reg_value$/;"	s	file:
reg_value_complaint	gdb/mdebugread.c	/^reg_value_complaint (int regnum, int num_regs, const char *sym)$/;"	f	file:
reg_value_complaint	gdb/stabsread.c	/^reg_value_complaint (int regnum, int num_regs, const char *sym)$/;"	f	file:
reg_value_free_impl	gdb/jit.c	/^reg_value_free_impl (struct gdb_reg_value *value)$/;"	f	file:
reg_vr	sim/ppc/registers.h	/^  reg_vr, reg_vscr,$/;"	e	enum:__anon928
reg_vscr	sim/ppc/registers.h	/^  reg_vr, reg_vscr,$/;"	e	enum:__anon928
reg_write	sim/bfin/bfin-sim.c	/^reg_write (SIM_CPU *cpu, int grp, int reg, bu32 value)$/;"	f	file:
reg_xy	opcodes/s12z-dis.c	/^reg_xy (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
regbase	sim/rl78/cpu.c	57;"	d	file:
regbase_table	sim/rl78/cpu.c	/^static RegBank *regbase_table[256];$/;"	v	file:
regbmem8_names	opcodes/xc16x-desc.h	/^typedef enum regbmem8_names {$/;"	g
regbnd	opcodes/i386-opc.h	/^      unsigned int regbnd:1;$/;"	m	struct:i386_operand_type::__anon69
regcache	gdb/aarch64-tdep.c	/^  struct regcache *regcache;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::regcache	file:
regcache	gdb/arch/arm-get-next-pcs.h	/^  struct regcache *regcache;$/;"	m	struct:arm_get_next_pcs	typeref:struct:arm_get_next_pcs::regcache
regcache	gdb/arm-tdep.c	/^  struct regcache *regcache;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::regcache	file:
regcache	gdb/corelow.c	/^  struct regcache *regcache;$/;"	m	struct:get_core_registers_cb_data	typeref:struct:get_core_registers_cb_data::regcache	file:
regcache	gdb/fbsd-tdep.c	/^  const struct regcache *regcache;$/;"	m	struct:fbsd_collect_regset_section_cb_data	typeref:struct:fbsd_collect_regset_section_cb_data::regcache	file:
regcache	gdb/gdbserver/ax.h	/^  struct regcache *regcache;$/;"	m	struct:eval_agent_expr_context	typeref:struct:eval_agent_expr_context::regcache
regcache	gdb/gdbserver/regcache.h	/^struct regcache : public reg_buffer_common$/;"	s
regcache	gdb/gdbserver/tracepoint.c	/^  struct regcache *regcache;$/;"	m	struct:trap_tracepoint_ctx	typeref:struct:trap_tracepoint_ctx::regcache	file:
regcache	gdb/gdbserver/tracepoint.c	/^  struct regcache regcache;$/;"	m	struct:fast_tracepoint_ctx	typeref:struct:fast_tracepoint_ctx::regcache	file:
regcache	gdb/gdbserver/tracepoint.c	/^  struct regcache regcache;$/;"	m	struct:static_tracepoint_ctx	typeref:struct:static_tracepoint_ctx::regcache	file:
regcache	gdb/i386-tdep.c	/^  struct regcache *regcache;$/;"	m	struct:i386_record_s	typeref:struct:i386_record_s::regcache	file:
regcache	gdb/jit.c	/^  detached_regcache *regcache;$/;"	m	struct:jit_unwind_private	file:
regcache	gdb/linux-tdep.c	/^  const struct regcache *regcache;$/;"	m	struct:linux_collect_regset_section_cb_data	typeref:struct:linux_collect_regset_section_cb_data::regcache	file:
regcache	gdb/loongarch-tdep.c	/^       struct regcache *regcache;$/;"	m	struct:insn_decode_record_t	typeref:struct:insn_decode_record_t::regcache	file:
regcache	gdb/ppc-linux-tdep.c	/^  readonly_detached_regcache *regcache;$/;"	m	struct:ppu2spu_cache	file:
regcache	gdb/ppc-sysv-tdep.c	/^    struct regcache *regcache;$/;"	m	struct:ppc64_sysv_argpos	typeref:struct:ppc64_sysv_argpos::regcache	file:
regcache	gdb/regcache.c	/^regcache::regcache (gdbarch *gdbarch, const address_space *aspace_)$/;"	f	class:regcache
regcache	gdb/regcache.h	/^class regcache : public detached_regcache$/;"	c
regcache	gdb/s390-tdep.c	/^    struct regcache *regcache;$/;"	m	struct:s390_arg_state	typeref:struct:s390_arg_state::regcache	file:
regcache	gdb/sentinel-frame.c	/^  struct regcache *regcache;$/;"	m	struct:frame_unwind_cache	typeref:struct:frame_unwind_cache::regcache	file:
regcache	gdb/spu-tdep.c	/^  readonly_detached_regcache *regcache;$/;"	m	struct:spu2ppu_cache	file:
regcache_collect_regset	gdb/regcache.c	/^regcache_collect_regset (const struct regset *regset,$/;"	f
regcache_cooked_read_signed	gdb/regcache.c	/^regcache_cooked_read_signed (struct regcache *regcache, int regnum,$/;"	f
regcache_cooked_read_unsigned	gdb/regcache.c	/^regcache_cooked_read_unsigned (struct regcache *regcache, int regnum,$/;"	f
regcache_cooked_write_signed	gdb/regcache.c	/^regcache_cooked_write_signed (struct regcache *regcache, int regnum,$/;"	f
regcache_cooked_write_unsigned	gdb/regcache.c	/^regcache_cooked_write_unsigned (struct regcache *regcache, int regnum,$/;"	f
regcache_cpy	gdb/gdbserver/regcache.c	/^regcache_cpy (struct regcache *dst, struct regcache *src)$/;"	f
regcache_data	gdb/gdbserver/gdbthread.h	/^  struct regcache *regcache_data;$/;"	m	struct:thread_info	typeref:struct:thread_info::regcache
regcache_descr	gdb/regcache.c	/^regcache_descr (struct gdbarch *gdbarch)$/;"	f	file:
regcache_descr	gdb/regcache.c	/^struct regcache_descr$/;"	s	file:
regcache_descr_handle	gdb/regcache.c	/^struct gdbarch_data *regcache_descr_handle;$/;"	v	typeref:struct:gdbarch_data
regcache_dump_cooked	gdb/regcache-dump.c	/^  regcache_dump_cooked, regcache_dump_groups,$/;"	e	enum:regcache_dump_what	file:
regcache_dump_groups	gdb/regcache-dump.c	/^  regcache_dump_cooked, regcache_dump_groups,$/;"	e	enum:regcache_dump_what	file:
regcache_dump_none	gdb/regcache-dump.c	/^  regcache_dump_none, regcache_dump_raw,$/;"	e	enum:regcache_dump_what	file:
regcache_dump_raw	gdb/regcache-dump.c	/^  regcache_dump_none, regcache_dump_raw,$/;"	e	enum:regcache_dump_what	file:
regcache_dump_remote	gdb/regcache-dump.c	/^  regcache_dump_remote$/;"	e	enum:regcache_dump_what	file:
regcache_dump_what	gdb/regcache-dump.c	/^enum regcache_dump_what$/;"	g	file:
regcache_initted	gdb/gdbserver/tracepoint.c	/^  int regcache_initted;$/;"	m	struct:fast_tracepoint_ctx	file:
regcache_initted	gdb/gdbserver/tracepoint.c	/^  int regcache_initted;$/;"	m	struct:static_tracepoint_ctx	file:
regcache_invalidate	gdb/gdbserver/regcache.c	/^regcache_invalidate (void)$/;"	f
regcache_invalidate_pid	gdb/gdbserver/regcache.c	/^regcache_invalidate_pid (int pid)$/;"	f
regcache_invalidate_thread	gdb/gdbserver/regcache.c	/^regcache_invalidate_thread (struct thread_info *thread)$/;"	f
regcache_map_entry	gdb/regcache.h	/^struct regcache_map_entry$/;"	s
regcache_observer_target_changed	gdb/regcache.c	/^regcache_observer_target_changed (struct target_ops *target)$/;"	f	file:
regcache_print	gdb/regcache-dump.c	/^regcache_print (const char *args, enum regcache_dump_what what_to_dump)$/;"	f	file:
regcache_raw_get_signed	gdb/regcache.c	/^regcache_raw_get_signed (struct regcache *regcache, int regnum)$/;"	f
regcache_raw_get_unsigned	gdb/common/common-regcache.c	/^regcache_raw_get_unsigned (struct regcache *regcache, int regnum)$/;"	f
regcache_raw_read_signed	gdb/regcache.c	/^regcache_raw_read_signed (struct regcache *regcache, int regnum, LONGEST *val)$/;"	f
regcache_raw_read_unsigned	gdb/gdbserver/regcache.c	/^regcache_raw_read_unsigned (struct regcache *regcache, int regnum,$/;"	f
regcache_raw_read_unsigned	gdb/regcache.c	/^regcache_raw_read_unsigned (struct regcache *regcache, int regnum,$/;"	f
regcache_raw_write_signed	gdb/regcache.c	/^regcache_raw_write_signed (struct regcache *regcache, int regnum, LONGEST val)$/;"	f
regcache_raw_write_unsigned	gdb/regcache.c	/^regcache_raw_write_unsigned (struct regcache *regcache, int regnum,$/;"	f
regcache_read_pc	gdb/gdbserver/regcache.c	/^regcache_read_pc (struct regcache *regcache)$/;"	f
regcache_read_pc	gdb/regcache.c	/^regcache_read_pc (struct regcache *regcache)$/;"	f
regcache_register_size	gdb/gdbserver/regcache.c	/^regcache_register_size (const struct regcache *regcache, int n)$/;"	f
regcache_register_size	gdb/regcache.c	/^regcache_register_size (const struct regcache *regcache, int n)$/;"	f
regcache_release	gdb/gdbserver/regcache.c	/^regcache_release (void)$/;"	f
regcache_supply_regset	gdb/regcache.c	/^regcache_supply_regset (const struct regset *regset,$/;"	f
regcache_thread_ptid_changed	gdb/regcache.c	/^regcache::regcache_thread_ptid_changed (ptid_t old_ptid, ptid_t new_ptid)$/;"	f	class:regcache
regcache_write_pc	gdb/gdbserver/regcache.c	/^regcache_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f
regcache_write_pc	gdb/regcache.c	/^regcache_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f
regcomp	include/xregex.h	9;"	d
regcomp	libiberty/regex.c	69;"	d	file:
regdiv8_names	opcodes/xc16x-desc.h	/^typedef enum regdiv8_names {$/;"	g
regend	libiberty/regex.c	/^static const char **     regstart, **     regend;$/;"	v	file:
regerror	include/xregex.h	10;"	d
regerror	libiberty/regex.c	70;"	d	file:
regex	gdb/breakpoint.c	/^  char *regex;$/;"	m	struct:breakpoint	file:
regex_compile	libiberty/regex.c	/^PREFIX(regex_compile) (const char *ARG_PREFIX(pattern),$/;"	f	file:
regex_grow_registers	libiberty/regex.c	/^PREFIX(regex_grow_registers) (int num_regs)$/;"	f	file:
regex_t	include/xregex2.h	/^typedef struct re_pattern_buffer regex_t;$/;"	t	typeref:struct:re_pattern_buffer
regexec	include/xregex.h	8;"	d
regexec	libiberty/regex.c	68;"	d	file:
regexp	gdb/osabi.c	/^  const char *regexp;$/;"	m	struct:osabi_names	file:
regfile	include/xtensa-isa-internal.h	/^  xtensa_regfile regfile;		\/* Register file.  *\/$/;"	m	struct:xtensa_operand_internal_struct
regfiles	bfd/xtensa-modules.c	/^static xtensa_regfile_internal regfiles[] = {$/;"	v	file:
regfiles	include/xtensa-isa-internal.h	/^  xtensa_regfile_internal *regfiles;$/;"	m	struct:xtensa_isa_internal_struct
regfree	include/xregex.h	7;"	d
regfree	libiberty/regex.c	67;"	d	file:
reggroup	gdb/reggroups.c	/^struct reggroup$/;"	s	file:
reggroup_add	gdb/reggroups.c	/^reggroup_add (struct gdbarch *gdbarch, struct reggroup *group)$/;"	f
reggroup_completer	gdb/completer.c	/^reggroup_completer (struct cmd_list_element *ignore,$/;"	f
reggroup_el	gdb/reggroups.c	/^struct reggroup_el$/;"	s	file:
reggroup_find	gdb/reggroups.c	/^reggroup_find (struct gdbarch *gdbarch, const char *name)$/;"	f
reggroup_gdbarch_new	gdb/reggroups.c	/^reggroup_gdbarch_new (struct gdbarch *gdbarch, const char *name,$/;"	f
reggroup_name	gdb/reggroups.c	/^reggroup_name (struct reggroup *group)$/;"	f
reggroup_new	gdb/reggroups.c	/^reggroup_new (const char *name, enum reggroup_type type)$/;"	f
reggroup_next	gdb/reggroups.c	/^reggroup_next (struct gdbarch *gdbarch, struct reggroup *last)$/;"	f
reggroup_prev	gdb/reggroups.c	/^reggroup_prev (struct gdbarch *gdbarch, struct reggroup *curr)$/;"	f
reggroup_type	gdb/reggroups.c	/^reggroup_type (struct reggroup *group)$/;"	f
reggroup_type	gdb/reggroups.h	/^enum reggroup_type { USER_REGGROUP, INTERNAL_REGGROUP };$/;"	g
reggroups	gdb/reggroups.c	/^struct reggroups$/;"	s	file:
reggroups_data	gdb/reggroups.c	/^static struct gdbarch_data *reggroups_data;$/;"	v	typeref:struct:gdbarch_data	file:
reggroups_dump	gdb/reggroups.c	/^reggroups_dump (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
reggroups_init	gdb/reggroups.c	/^reggroups_init (struct obstack *obstack)$/;"	f	file:
regimm_functions	opcodes/iq2000-desc.h	/^typedef enum regimm_functions {$/;"	g
regindex	bfd/elf64-mmix.c	/^    size_t regindex;$/;"	m	struct:bpo_reloc_request	file:
regindex	include/opcode/ia64.h	/^  int regindex;$/;"	m	struct:ia64_dependency
region	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	g	file:
region	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	g	file:
region	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	g	file:
region_end	gdb/hppa-tdep.h	/^    CORE_ADDR region_end;$/;"	m	struct:unwind_table_entry
region_kill_internal	readline/kill.c	/^region_kill_internal (delete)$/;"	f	file:
region_obstack	gdb/gnu-nat.c	/^struct obstack region_obstack;$/;"	v	typeref:struct:obstack
region_ok_for_hw_watchpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:aarch64_linux_nat_target
region_ok_for_hw_watchpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:arm_linux_nat_target
region_ok_for_hw_watchpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:loongarch_linux_nat_target
region_ok_for_hw_watchpoint	gdb/mips-linux-nat.c	/^mips_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:mips_linux_nat_target
region_ok_for_hw_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:ppc_linux_nat_target
region_ok_for_hw_watchpoint	gdb/procfs.c	/^procfs_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:procfs_target
region_ok_for_hw_watchpoint	gdb/remote.c	/^remote_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:remote_target
region_ok_for_hw_watchpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int cnt)$/;"	f	class:s390_linux_nat_target
region_ok_for_hw_watchpoint	gdb/spu-multiarch.c	/^spu_multiarch_target::region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f	class:spu_multiarch_target
region_ok_for_hw_watchpoint	gdb/target-delegates.c	/^debug_target::region_ok_for_hw_watchpoint (CORE_ADDR arg0, int arg1)$/;"	f	class:debug_target
region_ok_for_hw_watchpoint	gdb/target-delegates.c	/^dummy_target::region_ok_for_hw_watchpoint (CORE_ADDR arg0, int arg1)$/;"	f	class:dummy_target
region_ok_for_hw_watchpoint	gdb/target-delegates.c	/^target_ops::region_ok_for_hw_watchpoint (CORE_ADDR arg0, int arg1)$/;"	f	class:target_ops
region_start	gdb/hppa-tdep.h	/^    CORE_ADDR region_start;$/;"	m	struct:unwind_table_entry
register_Btype	libiberty/cplus-dem.c	/^register_Btype (struct work_stuff *work)$/;"	f	file:
register_addr	gdb/gdbserver/linux-low.c	/^register_addr (const struct usrregs_info *usrregs, int regnum)$/;"	f	file:
register_alias	gdb/mips-tdep.c	/^struct register_alias$/;"	s	file:
register_alias	gdb/riscv-tdep.c	/^struct register_alias$/;"	s	file:
register_area	gdb/nto-tdep.h	/^  int (*register_area) (struct gdbarch *, int, int, unsigned *);$/;"	m	struct:nto_target_ops
register_buffer	gdb/regcache.c	/^reg_buffer::register_buffer (int regnum) const$/;"	f	class:reg_buffer
register_cache_size	gdb/gdbserver/regcache.c	/^register_cache_size (const struct target_desc *tdesc)$/;"	f
register_callbacks	sim/ppc/hw_register.c	/^static device_callbacks const register_callbacks = {$/;"	v	file:
register_changed_handler	gdb/testsuite/gdb.python/py-events.py	/^def register_changed_handler (event):$/;"	f
register_changed_p	gdb/mi/mi-main.c	/^register_changed_p (int regnum, readonly_detached_regcache *prev_regs,$/;"	f	file:
register_claim_file	bfd/plugin.c	/^register_claim_file (ld_plugin_claim_file_handler handler)$/;"	f	file:
register_class	gdb/testsuite/gdb.cp/classes.cc	/^register_class ()$/;"	f
register_class	gdb/testsuite/gdb.cp/misc.cc	/^register_class ()$/;"	f
register_code	gdb/jit.c	/^  struct minimal_symbol *register_code;$/;"	m	struct:jit_objfile_data	typeref:struct:jit_objfile_data::minimal_symbol	file:
register_control	sim/frv/sim-main.h	/^  FRV_REGISTER_CONTROL register_control;$/;"	m	struct:_sim_cpu
register_cp_abi	gdb/cp-abi.c	/^register_cp_abi (struct cp_abi_ops *abi)$/;"	f
register_data	gdb/gdbserver/regcache.c	/^register_data (const struct regcache *regcache, int n, int fetch)$/;"	f	file:
register_data_with_cleanup	gdb/registry.c	/^register_data_with_cleanup (struct registry_data_registry *registry,$/;"	f
register_descriptions	sim/ppc/registers.h	/^} register_descriptions;$/;"	t	typeref:struct:__anon929
register_dummy_frame_dtor	gdb/dummy-frame.c	/^register_dummy_frame_dtor (frame_id dummy_id, thread_info *thread,$/;"	f
register_dump	gdb/regcache-dump.c	/^class register_dump_reg_buffer : public register_dump, reg_buffer$/;"	v
register_dump	gdb/regcache.h	/^  register_dump (gdbarch *arch)$/;"	f	class:register_dump
register_dump	gdb/regcache.h	/^class register_dump$/;"	c
register_e500_ravenscar_ops	gdb/ppc-ravenscar-thread.c	/^register_e500_ravenscar_ops (struct gdbarch *gdbarch)$/;"	f
register_fd_hook	gdb/gnulib/import/fd-hook.c	/^register_fd_hook (close_hook_fn close_hook, ioctl_hook_fn ioctl_hook, struct fd_hook *link)$/;"	f
register_gdbarch_init	gdb/gdbarch.c	/^register_gdbarch_init (enum bfd_architecture bfd_architecture,$/;"	f
register_gsmob	gdb/guile/scm-gsmob.c	/^register_gsmob (scm_t_bits gsmob_code)$/;"	f	file:
register_in_thread_descriptor_p	gdb/ppc-ravenscar-thread.c	/^register_in_thread_descriptor_p (const struct ravenscar_reg_info *reg_info,$/;"	f	file:
register_in_thread_descriptor_p	gdb/sparc-ravenscar-thread.c	/^register_in_thread_descriptor_p (int regnum)$/;"	f	file:
register_init_data_callback	sim/ppc/hw_register.c	/^register_init_data_callback(device *me)$/;"	f	file:
register_mapping	gdb/testsuite/gdb.base/jitreader.c	/^enum register_mapping$/;"	g	file:
register_name	gdb/gdbarch.c	/^  gdbarch_register_name_ftype *register_name;$/;"	m	struct:gdbarch	file:
register_name	gdb/mn10300-tdep.c	/^register_name (int reg, const char **regs, long sizeof_regs)$/;"	f	file:
register_name_from_keyword	gdb/mep-tdep.c	/^register_name_from_keyword (CGEN_KEYWORD *keyword_table, int regnum)$/;"	f	file:
register_names	gdb/frv-tdep.c	/^  const char **register_names;$/;"	m	struct:gdbarch_tdep	file:
register_names	gdb/i386-tdep.h	/^  const char **register_names;$/;"	m	struct:gdbarch_tdep
register_names	opcodes/ip2k-desc.h	/^typedef enum register_names {$/;"	g
register_names	opcodes/rl78-dis.c	/^register_names[] =$/;"	v	file:
register_names	opcodes/rx-dis.c	/^static char const * register_names[] =$/;"	v	file:
register_names	sim/msp430/msp430-sim.c	/^register_names[] =$/;"	v	file:
register_number	gdb/symtab.h	/^  int (*register_number) (struct symbol *symbol, struct gdbarch *gdbarch);$/;"	m	struct:symbol_register_ops
register_offset	gdb/gdbserver/nto-low.h	/^  int (*register_offset) (int gdbregno);$/;"	m	struct:nto_target_ops
register_offset	gdb/regcache.c	/^  long *register_offset;$/;"	m	struct:regcache_descr	file:
register_offsets	gdb/microblaze-tdep.h	/^  int register_offsets[MICROBLAZE_NUM_REGS];$/;"	m	struct:microblaze_frame_cache
register_on_stack_p	gdb/sparc-ravenscar-thread.c	/^register_on_stack_p (int regnum)$/;"	f	file:
register_operand	gdb/gdbserver/linux-aarch64-low.c	/^register_operand (struct aarch64_register reg)$/;"	f	file:
register_ppc_ravenscar_ops	gdb/ppc-ravenscar-thread.c	/^register_ppc_ravenscar_ops (struct gdbarch *gdbarch)$/;"	f
register_prefix	opcodes/microblaze-opc.h	/^char register_prefix[] = "r";$/;"	v
register_pretty_printer	gdb/gdb-gdb.py	/^def register_pretty_printer(objfile):$/;"	f
register_pretty_printer	gdb/python/lib/gdb/printing.py	/^def register_pretty_printer(obj, printer, replace=False):$/;"	f
register_pretty_printer_commands	gdb/python/lib/gdb/command/pretty_printers.py	/^def register_pretty_printer_commands():$/;"	f
register_pretty_printers	gdb/testsuite/gdb.python/py-frame-args.py	/^def register_pretty_printers ():$/;"	f
register_pretty_printers	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^def register_pretty_printers ():$/;"	f
register_pretty_printers	gdb/testsuite/gdb.python/py-prettyprint.py	/^def register_pretty_printers ():$/;"	f
register_pretty_printers	gdb/testsuite/gdb.python/py-section-script.py	/^def register_pretty_printers ():$/;"	f
register_read_ftype	gdb/regcache.h	/^  register_read_ftype;$/;"	t
register_reggroup_p	gdb/gdbarch.c	/^  gdbarch_register_reggroup_p_ftype *register_reggroup_p;$/;"	m	struct:gdbarch	file:
register_reggroup_p	gdb/i386-tdep.h	/^  gdbarch_register_reggroup_p_ftype *register_reggroup_p;$/;"	m	struct:gdbarch_tdep
register_remote_g_packet_guess	gdb/remote.c	/^register_remote_g_packet_guess (struct gdbarch *gdbarch, int bytes,$/;"	f
register_remote_support_xml	gdb/remote.c	/^register_remote_support_xml (const char *xml)$/;"	f
register_set_keyword_table	gdb/mep-tdep.c	/^register_set_keyword_table (const CGEN_HW_ENTRY *hw)$/;"	f	file:
register_sim_regno	gdb/gdbarch.c	/^  gdbarch_register_sim_regno_ftype *register_sim_regno;$/;"	m	struct:gdbarch	file:
register_size	gdb/gdbserver/regcache.c	/^register_size (const struct target_desc *tdesc, int n)$/;"	f
register_size	gdb/mips-tdep.h	/^  int register_size;$/;"	m	struct:gdbarch_tdep
register_size	gdb/regcache.c	/^register_size (struct gdbarch *gdbarch, int regnum)$/;"	f
register_size_valid_p	gdb/mips-tdep.h	/^  int register_size_valid_p;$/;"	m	struct:gdbarch_tdep
register_solib_event_probe	gdb/solib-svr4.c	/^register_solib_event_probe (probe *prob, CORE_ADDR address,$/;"	f	file:
register_sparc_ravenscar_ops	gdb/sparc-ravenscar-thread.c	/^register_sparc_ravenscar_ops (struct gdbarch *gdbarch)$/;"	f
register_specifier	opcodes/i386-dis.c	/^    int register_specifier;$/;"	m	struct:__anon58	file:
register_stalls	sim/rx/rx.c	/^static unsigned long long register_stalls;$/;"	v	file:
register_state	gdb/testsuite/gdb.reverse/machinestate.c	/^register_state (void)$/;"	f
register_status	gdb/gdbserver/regcache.h	/^  unsigned char *register_status = nullptr;$/;"	m	struct:regcache
register_symbol_block_impl	gdb/symtab.c	/^register_symbol_block_impl (enum address_class aclass,$/;"	f
register_symbol_computed_impl	gdb/symtab.c	/^register_symbol_computed_impl (enum address_class aclass,$/;"	f
register_symbol_register_impl	gdb/symtab.c	/^register_symbol_register_impl (enum address_class aclass,$/;"	f
register_to_value	gdb/gdbarch.c	/^  gdbarch_register_to_value_ftype *register_to_value;$/;"	m	struct:gdbarch	file:
register_type	gdb/gdbarch.c	/^  gdbarch_register_type_ftype *register_type;$/;"	m	struct:gdbarch	file:
register_type	gdb/regcache.c	/^  struct type **register_type;$/;"	m	struct:regcache_descr	typeref:struct:regcache_descr::type	file:
register_type	gdb/regcache.c	/^register_type (struct gdbarch *gdbarch, int regnum)$/;"	f
register_type_printer	gdb/python/lib/gdb/types.py	/^def register_type_printer(locus, printer):$/;"	f
register_types	sim/ppc/registers.h	/^} register_types;$/;"	t	typeref:enum:__anon928
register_u_offset	gdb/alpha-linux-nat.c	/^alpha_linux_nat_target::register_u_offset (struct gdbarch *gdbarch,$/;"	f	class:alpha_linux_nat_target
register_u_offset	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::register_u_offset (struct gdbarch *gdbarch,$/;"	f	class:loongarch_linux_nat_target
register_u_offset	gdb/mips-linux-nat.c	/^mips_linux_nat_target::register_u_offset (struct gdbarch *gdbarch,$/;"	f	class:mips_linux_nat_target
register_unwinder	gdb/python/lib/gdb/unwinder.py	/^def register_unwinder(locus, unwinder, replace=False):$/;"	f
register_unwinder_commands	gdb/python/lib/gdb/command/unwinders.py	/^def register_unwinder_commands():$/;"	f
register_widths	sim/mips/sim-main.h	/^  int register_widths[NUM_REGS];$/;"	m	struct:_sim_cpu
register_xmethod_commands	gdb/python/lib/gdb/command/xmethods.py	/^def register_xmethod_commands():$/;"	f
register_xmethod_matcher	gdb/python/lib/gdb/xmethod.py	/^def register_xmethod_matcher(locus, matcher, replace=False):$/;"	f
registered_gsmobs	gdb/guile/scm-gsmob.c	/^static htab_t registered_gsmobs;$/;"	v	file:
registered_sym_fns	gdb/symfile.c	/^  registered_sym_fns (bfd_flavour sym_flavour_, const struct sym_fns *sym_fns_)$/;"	f	struct:registered_sym_fns
registered_sym_fns	gdb/symfile.c	/^struct registered_sym_fns$/;"	s	file:
registers	bfd/cisco-core.c	/^  char registers[4];		\/* Pointer to saved registers *\/$/;"	m	struct:__anon1029	file:
registers	gdb/common/tdesc.h	/^  std::vector<tdesc_reg_up> registers;$/;"	m	struct:tdesc_feature
registers	gdb/gdbserver/regcache.h	/^  unsigned char *registers = nullptr;$/;"	m	struct:regcache
registers	gdb/infrun.c	/^  readonly_detached_regcache *registers;$/;"	m	struct:infcall_suspend_state	file:
registers	gdb/stubs/i386-stub.c	/^int registers[NUMREGS];$/;"	v
registers	gdb/stubs/m32r-stub.c	/^static int registers[NUMREGS];$/;"	v	file:
registers	gdb/stubs/m68k-stub.c	/^int registers[NUMREGBYTES\/4];$/;"	v
registers	gdb/stubs/sh-stub.c	/^int registers[NUMREGBYTES \/ 4];$/;"	v
registers	opcodes/s12z-dis.c	/^const struct reg registers[S12Z_N_REGISTERS] =$/;"	v	typeref:struct:reg
registers	sim/mips/sim-main.h	/^  unsigned_word registers[LAST_EMBED_REGNUM + 1];$/;"	m	struct:_sim_cpu
registers	sim/moxie/sim-main.h	/^  unsigned_word registers[19];$/;"	m	struct:_sim_cpu
registers	sim/ppc/registers.h	/^} registers;$/;"	t	typeref:struct:_registers
registers_changed	gdb/gdbarch.sh	/^  registers_changed ();$/;"	f
registers_changed	gdb/regcache.c	/^registers_changed (void)$/;"	f
registers_changed_ptid	gdb/regcache.c	/^registers_changed_ptid (ptid_t ptid)$/;"	f
registers_changed_thread	gdb/regcache.c	/^registers_changed_thread (thread_info *thread)$/;"	f
registers_dump	sim/ppc/registers.c	/^registers_dump(registers *registers)$/;"	f
registers_from_string	gdb/gdbserver/regcache.c	/^registers_from_string (struct regcache *regcache, char *buf)$/;"	f
registers_info	gdb/infcmd.c	/^registers_info (const char *addr_exp, int fpregs)$/;"	f
registers_owned	gdb/gdbserver/regcache.h	/^  int registers_owned = 0;$/;"	m	struct:regcache
registers_size	gdb/gdbserver/tdesc.h	/^  int registers_size;$/;"	m	struct:target_desc
registers_to_string	gdb/gdbserver/regcache.c	/^registers_to_string (struct regcache *regcache, char *buf)$/;"	f
registers_valid	gdb/gdbserver/regcache.h	/^  int registers_valid = 0;$/;"	m	struct:regcache
registrations	gdb/gdbarch.c	/^  struct gdbarch_data_registration *registrations;$/;"	m	struct:gdbarch_data_registry	typeref:struct:gdbarch_data_registry::gdbarch_data_registration	file:
registrations	gdb/registry.h	/^  struct registry_data_registration *registrations;$/;"	m	struct:registry_data_registry	typeref:struct:registry_data_registry::registry_data_registration
registry_alloc_data	gdb/registry.c	/^registry_alloc_data (struct registry_data_registry *registry,$/;"	f
registry_callback_adaptor	gdb/registry.h	/^typedef void (*registry_callback_adaptor) (registry_data_callback func,$/;"	t
registry_clear_data	gdb/registry.c	/^registry_clear_data (struct registry_data_registry *data_registry,$/;"	f
registry_container_free_data	gdb/registry.c	/^registry_container_free_data (struct registry_data_registry *data_registry,$/;"	f
registry_data	gdb/registry.c	/^registry_data (struct registry_fields *fields,$/;"	f
registry_data	gdb/registry.h	/^struct registry_data$/;"	s
registry_data_callback	gdb/registry.h	/^typedef void (*registry_data_callback) (struct registry_container *, void *);$/;"	t
registry_data_registration	gdb/registry.h	/^struct registry_data_registration$/;"	s
registry_data_registry	gdb/registry.h	/^struct registry_data_registry$/;"	s
registry_fields	gdb/registry.h	/^struct registry_fields$/;"	s
registry_set_data	gdb/registry.c	/^registry_set_data (struct registry_fields *fields,$/;"	f
regkludge	opcodes/i386-opc.h	/^  unsigned int regkludge:1;$/;"	m	struct:i386_opcode_modifier
reglane	include/opcode/aarch64.h	/^	} reglane;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1296
reglist	include/opcode/aarch64.h	/^	} reglist;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1297
reglocal_test_func	gdb/testsuite/gdb.trace/collection.c	/^int reglocal_test_func ()		\/* test collecting register locals *\/$/;"	f
reglocal_test_func	gdb/testsuite/gdb.trace/unavailable.cc	/^reglocal_test_func ()$/;"	f
regmap	gdb/gdbserver/linux-low.h	/^  int *regmap;$/;"	m	struct:usrregs_info
regmap	gdb/i386-tdep.c	/^  const int *regmap;$/;"	m	struct:i386_record_s	file:
regmap	gdb/i386-v4-nat.c	/^static int regmap[] =$/;"	v	file:
regmap	gdb/m32r-linux-nat.c	/^static int regmap[] = {$/;"	v	file:
regmap	gdb/m68k-linux-nat.c	/^static const int regmap[] =$/;"	v	file:
regmap	gdb/regset.h	/^  const void *regmap;$/;"	m	struct:regset
regmap	gdb/rs6000-nat.c	/^regmap (struct gdbarch *gdbarch, int regno, int *isfloat)$/;"	f	file:
regmap	gdb/sh-nbsd-tdep.c	/^static const struct sh_corefile_regmap regmap[] =$/;"	v	typeref:struct:sh_corefile_regmap	file:
regmap	gdb/tilegx-linux-nat.c	/^static const int regmap[] =$/;"	v	file:
regmap	gdb/xtensa-tdep.h	/^  xtensa_register_t* regmap;$/;"	m	struct:gdbarch_tdep
regmask	bfd/elfxx-mips.c	/^	long	regmask;	\/* Save register mask.  *\/$/;"	m	struct:runtime_pdr	file:
regmask	gdb/arm-tdep.h	/^      unsigned int regmask;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
regmask	include/coff/sym.h	/^	long	regmask;	\/* save register mask *\/$/;"	m	struct:pdr
regmask	opcodes/i386-opc.h	/^      unsigned int regmask:1;$/;"	m	struct:i386_operand_type::__anon69
regmatch_t	include/xregex2.h	/^} regmatch_t;$/;"	t	typeref:struct:__anon1422
regmem	opcodes/i386-opc.h	/^      unsigned int regmem:1;$/;"	m	struct:i386_operand_type::__anon69
regmem8_names	opcodes/xc16x-desc.h	/^typedef enum regmem8_names {$/;"	g
regmmx	opcodes/i386-opc.h	/^      unsigned int regmmx:1;$/;"	m	struct:i386_operand_type::__anon69
regname_selected	opcodes/arm-dis.c	/^static unsigned int regname_selected = 1;$/;"	v	file:
regname_selected	opcodes/score-dis.c	/^static unsigned int regname_selected = 0;$/;"	v	file:
regname_selected	opcodes/score7-dis.c	/^static unsigned int regname_selected = 0;$/;"	v	file:
regnames	gdb/stubs/i386-stub.c	/^enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI,$/;"	g	file:
regnames	gdb/stubs/m32r-stub.c	/^enum regnames$/;"	g	file:
regnames	gdb/stubs/m68k-stub.c	/^enum regnames {D0,D1,D2,D3,D4,D5,D6,D7, $/;"	g	file:
regnames	gdb/stubs/sh-stub.c	/^enum regnames$/;"	g	file:
regnames	gdb/stubs/sparc-stub.c	/^enum regnames {G0, G1, G2, G3, G4, G5, G6, G7,$/;"	g	file:
regnames	opcodes/arc-dis.c	/^static const char * const regnames[64] =$/;"	v	file:
regnames	opcodes/arm-dis.c	/^static const arm_regname regnames[] =$/;"	v	file:
regnames	opcodes/h8300-dis.c	/^static const char *regnames[] =$/;"	v	file:
regnames	opcodes/score-dis.c	/^static score_regname regnames[] =$/;"	v	file:
regnames	opcodes/score7-dis.c	/^static score_regname regnames[] =$/;"	v	file:
regno	gdb/dwarf2expr.h	/^    int regno;$/;"	m	union:dwarf_expr_piece::__anon1702
regno	gdb/regcache.h	/^  int regno;$/;"	m	struct:regcache_map_entry
regno	gdb/riscv-tdep.c	/^      int regno;$/;"	m	union:riscv_arg_info::location::__anon1747	file:
regno	gdb/v850-tdep.c	/^  int regno;$/;"	m	struct:reg_list	file:
regno	include/opcode/aarch64.h	/^		  unsigned regno;$/;"	m	union:aarch64_opnd_info::__anon1294::__anon1299::__anon1300::__anon1301
regno	include/opcode/aarch64.h	/^	  unsigned int regno;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1296
regno	include/opcode/aarch64.h	/^	  unsigned regno;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1295
regno	include/opcode/tic4x.h	/^  unsigned long regno;$/;"	m	struct:tic4x_register
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon667
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon668
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon669
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon670
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon671
regno	sim/common/cgen-par.h	/^      UINT regno;$/;"	m	struct:__anon660::__anon661::__anon672
regno_end	gdb/gdbserver/linux-sparc-low.c	/^  int regno_end;$/;"	m	struct:regs_range_t	file:
regno_mapping	gdb/go32-nat.c	/^regno_mapping[] =$/;"	v	typeref:struct:__anon1832	file:
regno_start	gdb/gdbserver/linux-sparc-low.c	/^  int regno_start;$/;"	m	struct:regs_range_t	file:
regnotes	opcodes/ia64-gen.c	/^  int *regnotes;                    \/* Dependency notes for each class.  *\/$/;"	m	struct:rdep	file:
regnum	gdb/aarch64-tdep.c	/^  int regnum;$/;"	m	struct:__anon1802	file:
regnum	gdb/arm-tdep.c	/^  int regnum;$/;"	m	struct:__anon1728	file:
regnum	gdb/gdbserver/linux-xtensa-low.c	/^enum regnum {$/;"	g	file:
regnum	gdb/i386-gnu-nat.c	/^  int regnum;		\/* Register number (zero based).  *\/$/;"	m	struct:reg_addr	file:
regnum	gdb/mips-tdep.c	/^  int regnum;$/;"	m	struct:register_alias	file:
regnum	gdb/mips-tdep.h	/^  const struct mips_regnum *regnum;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::mips_regnum
regnum	gdb/remote.c	/^  long regnum; \/* GDB's internal register number.  *\/$/;"	m	struct:packet_reg	file:
regnum	gdb/riscv-tdep.c	/^  int regnum;$/;"	m	struct:register_alias	file:
regnum	gdb/sh-tdep.h	/^  int regnum;$/;"	m	struct:sh_corefile_regmap
regnum	gdb/value.c	/^      int regnum;$/;"	m	struct:value::__anon2059::__anon2060	file:
regnum	libiberty/regex.c	/^  regnum_t regnum;$/;"	m	struct:__anon1185	file:
regnum	sim/frv/profile.c	/^  int regnum;$/;"	m	struct:__anon245	file:
regnum2name	sim/ppc/gdb-sim.c	/^regnum2name (int regnum)$/;"	f	file:
regnum2spr	sim/ppc/gdb-sim.c	42;"	d	file:
regnum_is_gpr_full	gdb/s390-tdep.c	/^regnum_is_gpr_full (struct gdbarch_tdep *tdep, int regnum)$/;"	f	file:
regnum_is_vxr_full	gdb/s390-tdep.c	/^regnum_is_vxr_full (struct gdbarch_tdep *tdep, int regnum)$/;"	f	file:
regnum_t	libiberty/regex.c	/^typedef unsigned regnum_t;$/;"	t	file:
regoff_t	include/xregex.h	11;"	d
regoff_t	include/xregex2.h	/^typedef int regoff_t;$/;"	t
regoffset	bfd/elfxx-mips.c	/^	long	regoffset;	\/* Save register offset.  *\/$/;"	m	struct:runtime_pdr	file:
regoffset	include/coff/sym.h	/^	long	regoffset;	\/* save register offset *\/$/;"	m	struct:pdr
regp	include/opcode/cr16.h	/^  regp, $/;"	e	enum:__anon1328
regparam	include/hp-symtab.h	/^  unsigned int regparam:	1;$/;"	m	struct:dntt_type_fparam
regptr	gdb/gdbserver/win32-arm-low.c	/^regptr (CONTEXT* c, int r)$/;"	f	file:
regr	include/opcode/cr16.h	/^  regr, $/;"	e	enum:__anon1328
regr	include/opcode/crx.h	/^    regr, $/;"	e	enum:__anon1264
regr8	include/opcode/crx.h	/^    regr8,$/;"	e	enum:__anon1264
regs	gdb/aarch64-tdep.c	/^  struct regcache *regs;$/;"	m	struct:aarch64_displaced_step_data	typeref:struct:aarch64_displaced_step_data::regcache	file:
regs	gdb/dwarf2-frame.h	/^  struct dwarf2_frame_state_reg_info regs {};$/;"	s	struct:dwarf2_frame_state
regs	gdb/gdbserver/tracepoint.c	/^  struct registers *regs;$/;"	m	struct:static_tracepoint_ctx	typeref:struct:static_tracepoint_ctx::registers	file:
regs	gdb/gdbserver/tracepoint.c	/^  unsigned char *regs;$/;"	m	struct:fast_tracepoint_ctx	file:
regs	gdb/loongarch-tdep.h	/^  } regs;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::__anon2058
regs	gdb/m32c-tdep.c	/^  struct m32c_reg regs[M32C_MAX_NUM_REGS];$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
regs	gdb/remote.c	/^  std::unique_ptr<packet_reg[]> regs;$/;"	m	struct:remote_arch_state	file:
regs	gdb/ser-go32.c	/^    _go32_dpmi_registers regs;$/;"	m	struct:intrupt	file:
regs	include/opcode/ia64.h	/^  const unsigned short *regs;$/;"	m	struct:ia64_opcode_dependency
regs	opcodes/bfin-dis.c	364;"	d	file:
regs	opcodes/ia64-gen.c	/^  int *regs;                        \/* Insn class which write (RAW), write2$/;"	m	struct:rdep	file:
regs	opcodes/tic54x-opc.c	/^const tic54x_symbol regs[] = {$/;"	v
regs	sim/bfin/dv-eth_phy.c	/^  bu16 regs[REG_PHY_SIZE];$/;"	m	struct:eth_phy	file:
regs	sim/cr16/cr16_sim.h	/^  creg_t regs[16];		\/* general-purpose registers *\/$/;"	m	struct:_state
regs	sim/d10v/d10v_sim.h	/^  reg_t regs[16];		\/* general-purpose registers *\/$/;"	m	struct:_state
regs	sim/ft32/ft32-sim.h	/^  uint32_t regs[32];$/;"	m	struct:ft32_cpu_state
regs	sim/h8300/sim-main.h	/^  unsigned int regs[20];	\/* 8 GR's plus ZERO, SBR, and VBR.  *\/$/;"	m	struct:_sim_cpu
regs	sim/m32c/reg.c	/^regs_type regs;$/;"	v
regs	sim/mcore/sim-main.h	/^    struct mcore_regset regs;$/;"	m	union:_sim_cpu::__anon830	typeref:struct:_sim_cpu::__anon830::mcore_regset
regs	sim/microblaze/sim-main.h	/^  word	          regs[32];		\/* primary registers *\/$/;"	m	struct:microblaze_regset
regs	sim/mn10300/mn10300_sim.h	/^  reg_t regs[32];		\/* registers, d0-d3, a0-a3, sp, pc, mdr, psw,$/;"	m	struct:_state
regs	sim/moxie/interp.c	/^  word		  regs[NUM_MOXIE_REGS + 1]; \/* primary registers *\/$/;"	m	struct:moxie_regset	file:
regs	sim/msp430/msp430-sim.h	/^  int regs[16];$/;"	m	struct:msp430_cpu_state
regs	sim/ppc/cpu.c	/^  registers regs;$/;"	m	struct:_cpu	file:
regs	sim/ppc/registers.h	/^(registers *regs);$/;"	v
regs	sim/rx/reg.c	/^regs_type regs;$/;"	v
regs	sim/sh/sim-main.h	/^    int regs[16];$/;"	m	struct:__anon488::__anon489
regs	sim/sh/sim-main.h	/^  int regs[20];$/;"	m	struct:__anon487
regs	sim/v850/sim-main.h	/^  reg_t regs[32];		\/* general-purpose registers *\/$/;"	m	struct:_v850_regs
regs_addr	gdb/compile/compile-object-load.h	/^  CORE_ADDR regs_addr;$/;"	m	struct:compile_module
regs_allocated	include/xregex2.h	/^  unsigned regs_allocated : 2;$/;"	m	struct:re_pattern_buffer
regs_allocated_size	libiberty/regex.c	/^static int regs_allocated_size;$/;"	v	file:
regs_column_count	gdb/tui/tui-data.h	/^  int regs_column_count;$/;"	m	struct:tui_data_info
regs_content	gdb/tui/tui-data.h	/^  tui_win_content regs_content;	\/* Start of regs display content.  *\/$/;"	m	struct:tui_data_info
regs_content_count	gdb/tui/tui-data.h	/^  int regs_content_count;$/;"	m	struct:tui_data_info
regs_hi	opcodes/bfin-dis.c	386;"	d	file:
regs_info	gdb/gdbserver/linux-bfin-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-cris-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-crisv32-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-ia64-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-loongarch-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-low.h	/^  const struct regs_info *(*regs_info) (void);$/;"	m	struct:linux_target_ops	typeref:struct:linux_target_ops::regs_info
regs_info	gdb/gdbserver/linux-low.h	/^struct regs_info$/;"	s
regs_info	gdb/gdbserver/linux-m32r-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-m68k-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-mips-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-nios2-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-ppc-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-s390-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-sh-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-sparc-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-tic6x-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-tile-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info	gdb/gdbserver/linux-xtensa-low.c	/^static struct regs_info regs_info =$/;"	v	typeref:struct:regs_info	file:
regs_info_3264	gdb/gdbserver/linux-s390-low.c	/^static struct regs_info regs_info_3264 =$/;"	v	typeref:struct:regs_info	file:
regs_info_aarch32	gdb/gdbserver/linux-aarch32-low.c	/^struct regs_info regs_info_aarch32 =$/;"	v	typeref:struct:regs_info
regs_info_aarch64	gdb/gdbserver/linux-aarch64-low.c	/^static struct regs_info regs_info_aarch64 =$/;"	v	typeref:struct:regs_info	file:
regs_info_aarch64_sve	gdb/gdbserver/linux-aarch64-low.c	/^static struct regs_info regs_info_aarch64_sve =$/;"	v	typeref:struct:regs_info	file:
regs_info_arm	gdb/gdbserver/linux-arm-low.c	/^static struct regs_info regs_info_arm =$/;"	v	typeref:struct:regs_info	file:
regs_lo	opcodes/bfin-dis.c	375;"	d	file:
regs_range_t	gdb/gdbserver/linux-sparc-low.c	/^struct regs_range_t$/;"	s	file:
regs_type	sim/m32c/cpu.h	/^} regs_type;$/;"	t	typeref:struct:__anon534
regs_type	sim/rx/cpu.h	/^} regs_type;$/;"	t	typeref:struct:__anon508
regsel	include/opcode/pru.h	/^  const unsigned int regsel;	\/* Register field selector, .e.g RSEL_31_0.  *\/$/;"	m	struct:pru_reg
regset	gdb/regset.h	/^struct regset$/;"	s
regset_bitmap	gdb/gdbserver/linux-low.h	/^  unsigned char *regset_bitmap;$/;"	m	struct:regs_info
regset_disabled	gdb/gdbserver/linux-low.c	/^regset_disabled (struct regsets_info *info, struct regset_info *regset)$/;"	f	file:
regset_fill	gdb/nto-tdep.h	/^  int (*regset_fill) (const struct regcache *, int, char *);$/;"	m	struct:nto_target_ops
regset_fill_func	gdb/gdbserver/linux-low.h	/^typedef void (*regset_fill_func) (struct regcache *, void *);$/;"	t
regset_id	gdb/nto-tdep.h	/^  int (*regset_id) (int);$/;"	m	struct:nto_target_ops
regset_info	gdb/gdbserver/linux-low.h	/^struct regset_info$/;"	s
regset_store_func	gdb/gdbserver/linux-low.h	/^typedef void (*regset_store_func) (struct regcache *, const void *);$/;"	t
regset_type	gdb/gdbserver/linux-low.h	/^enum regset_type {$/;"	g
regset_type	gdb/gdbserver/nto-low.h	/^enum regset_type$/;"	g
regsets	gdb/gdbserver/linux-low.h	/^  struct regset_info *regsets;$/;"	m	struct:regsets_info	typeref:struct:regsets_info::regset_info
regsets_fetch_inferior_registers	gdb/gdbserver/linux-low.c	/^regsets_fetch_inferior_registers (struct regsets_info *regsets_info,$/;"	f	file:
regsets_fetch_inferior_registers	gdb/gdbserver/linux-low.c	5502;"	d	file:
regsets_info	gdb/gdbserver/linux-low.h	/^  struct regsets_info *regsets_info;$/;"	m	struct:regs_info	typeref:struct:regs_info::regsets_info
regsets_info	gdb/gdbserver/linux-low.h	/^struct regsets_info$/;"	s
regsets_store_inferior_registers	gdb/gdbserver/linux-low.c	/^regsets_store_inferior_registers (struct regsets_info *regsets_info,$/;"	f	file:
regsets_store_inferior_registers	gdb/gdbserver/linux-low.c	5503;"	d	file:
regsimd	opcodes/i386-opc.h	/^      unsigned int regsimd:1;$/;"	m	struct:i386_operand_type::__anon69
regspace	gdb/gdbserver/tracepoint.c	/^  unsigned char *regspace;$/;"	m	struct:fast_tracepoint_ctx	file:
regspace	gdb/gdbserver/tracepoint.c	/^  unsigned char *regspace;$/;"	m	struct:static_tracepoint_ctx	file:
regstack	sim/sh/sim-main.h	/^    regstacktype *regstack;$/;"	m	struct:__anon488::__anon489
regstacktype	sim/sh/sim-main.h	/^} regstacktype;$/;"	t	typeref:struct:__anon487
regstart	libiberty/regex.c	/^static const char **     regstart, **     regend;$/;"	v	file:
regtype	include/opcode/nios2.h	/^  unsigned long regtype;$/;"	m	struct:nios2_reg
regtype	include/opcode/tic30.h	/^  unsigned char regtype;$/;"	m	struct:_register
regtype	sim/frv/profile.c	/^  int regtype;$/;"	m	struct:__anon245	file:
regvar	include/hp-symtab.h	/^  unsigned int regvar:		1;$/;"	m	struct:dntt_type_dvar
regx	gdb/mips-tdep.c	/^  unsigned int regx;		\/* Function in i8 type.  *\/$/;"	m	struct:upk_mips16	file:
regy	gdb/mips-tdep.c	/^  unsigned int regy;$/;"	m	struct:upk_mips16	file:
rehash	gdb/mi/mi-cmds.c	/^  int rehash;$/;"	m	struct:mi_cmd_stats	file:
reinit_frame_cache	gdb/frame.c	/^reinit_frame_cache (void)$/;"	f
reinit_frame_cache_sfunc	gdb/alpha-tdep.c	/^reinit_frame_cache_sfunc (const char *args,$/;"	f	file:
reinit_frame_cache_sfunc	gdb/mips-tdep.c	/^reinit_frame_cache_sfunc (const char *args, int from_tty,$/;"	f	file:
reinitialize_more_filter	gdb/utils.c	/^reinitialize_more_filter (void)$/;"	f
reinsert_all_breakpoints	gdb/gdbserver/mem-break.c	/^reinsert_all_breakpoints (void)$/;"	f
reinsert_breakpoints_at	gdb/gdbserver/mem-break.c	/^reinsert_breakpoints_at (CORE_ADDR pc)$/;"	f
reinsert_fast_tracepoint_jumps_at	gdb/gdbserver/mem-break.c	/^reinsert_fast_tracepoint_jumps_at (CORE_ADDR where)$/;"	f
reinsert_raw_breakpoint	gdb/gdbserver/mem-break.c	/^reinsert_raw_breakpoint (struct raw_breakpoint *bp)$/;"	f	file:
reinsert_single_step_breakpoints	gdb/gdbserver/mem-break.c	/^reinsert_single_step_breakpoints (struct thread_info *thread)$/;"	f
reinstall_readline_callback_handler_cleanup	gdb/infrun.c	/^reinstall_readline_callback_handler_cleanup (void *arg)$/;"	f	file:
rel	bfd/elf-bfd.h	/^  Elf_Internal_Rela *rels, *rel, *relend;$/;"	m	struct:elf_reloc_cookie
rel	bfd/elf-bfd.h	/^  struct bfd_elf_section_reloc_data rel, rela;$/;"	m	struct:bfd_elf_section_data	typeref:struct:bfd_elf_section_data::bfd_elf_section_reloc_data
rel	bfd/elfxx-mips.c	/^  arelent rel;$/;"	m	struct:mips_hi16	file:
rel	bfd/libcoff-in.h	/^  struct internal_reloc *	  rel;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
rel	bfd/libcoff.h	/^  struct internal_reloc *	  rel;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
rel	bfd/mach-o.h	/^  unsigned char rel;$/;"	m	struct:bfd_mach_o_version_min_command
rel	bfd/xcofflink.c	/^    struct internal_reloc *rel;$/;"	m	struct:xcoff_link_section_info::xcoff_toc_rel_hash	typeref:struct:xcoff_link_section_info::xcoff_toc_rel_hash::internal_reloc	file:
rel_15_7	opcodes/s12z-dis.c	/^rel_15_7 (bfd_vma memaddr, struct disassemble_info* info, int offset)$/;"	f	file:
rel_emitted	bfd/elf-m10300.c	/^    char	    rel_emitted;$/;"	m	struct:elf32_mn10300_link_hash_table::__anon998	file:
rel_filepos	bfd/bfd-in2.h	/^  file_ptr rel_filepos;$/;"	m	struct:bfd_section
rel_fptr_sec	bfd/elf64-ia64-vms.c	/^  asection *rel_fptr_sec;	\/* Dynamic relocation section for same.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
rel_fptr_sec	bfd/elfnn-ia64.c	/^  asection *rel_fptr_sec;	\/* Dynamic relocation section for same.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
rel_hashes	bfd/libcoff-in.h	/^  struct coff_link_hash_entry **rel_hashes;$/;"	m	struct:coff_link_section_info	typeref:struct:coff_link_section_info::coff_link_hash_entry
rel_hashes	bfd/libcoff.h	/^  struct coff_link_hash_entry **rel_hashes;$/;"	m	struct:coff_link_section_info	typeref:struct:coff_link_section_info::coff_link_hash_entry
rel_hashes	bfd/xcofflink.c	/^  struct xcoff_link_hash_entry **rel_hashes;$/;"	m	struct:xcoff_link_section_info	typeref:struct:xcoff_link_section_info::xcoff_link_hash_entry	file:
rel_pltoff_sec	bfd/elfnn-ia64.c	/^  asection *rel_pltoff_sec;	\/* Dynamic relocation section for same.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
rela	bfd/elf-bfd.h	/^  struct bfd_elf_section_reloc_data rel, rela;$/;"	m	struct:bfd_elf_section_data	typeref:struct:bfd_elf_section_data::
rela	bfd/elf32-xtensa.c	/^  Elf_Internal_Rela rela;$/;"	m	struct:r_reloc_struct	file:
rela	bfd/elflink.c	/^  Elf_Internal_Rela rela[1];$/;"	m	struct:elf_link_sort_rela	file:
rela_normal	bfd/elf-bfd.h	/^  unsigned rela_normal : 1;$/;"	m	struct:elf_backend_data
rela_offset	include/elf/ia64.h	/^  unsigned char rela_offset[8];$/;"	m	struct:__anon1427
rela_plts_and_copies_p	bfd/elf-bfd.h	/^  unsigned rela_plts_and_copies_p : 1;$/;"	m	struct:elf_backend_data
rela_seg	include/elf/ia64.h	/^  unsigned char rela_seg[4];$/;"	m	struct:__anon1427
relas	bfd/elf32-nds32.c	/^  Elf_Internal_Rela **relas;	\/* The relocations associated with this fag.$/;"	m	struct:nds32_fag	file:
relas_capcity	bfd/elf32-nds32.c	/^  int relas_capcity;		\/* The buffer size of relas.$/;"	m	struct:nds32_fag	file:
related_address	gdb/breakpoint.h	/^  CORE_ADDR related_address = 0;$/;"	m	class:bp_location
related_breakpoint	gdb/breakpoint.h	/^  breakpoint *related_breakpoint = NULL;$/;"	m	struct:breakpoint
related_pid	gdb/target/waitstatus.h	/^      ptid_t related_pid;$/;"	m	union:target_waitstatus::__anon1724
relation	gdb/ada-exp.y	/^relation :	simple_exp '<' simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp '=' simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp '>' simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp GEQ simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp IN simple_exp DOTDOT simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp LEQ simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp NOTEQUAL simple_exp$/;"	l
relation	gdb/ada-exp.y	/^relation :	simple_exp$/;"	l
relative_addr_info_to_section_offsets	gdb/symfile.c	/^relative_addr_info_to_section_offsets (struct section_offsets *section_offsets,$/;"	f
relax	bfd/bfd-in2.h	/^  struct relax_table *relax;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::relax_table
relax_addr16	bfd/elf32-rl78.c	/^} relax_addr16[] = {$/;"	v	typeref:struct:__anon1017
relax_count	bfd/bfd-in2.h	/^  int relax_count;$/;"	m	struct:bfd_section
relax_fp_as_gp	bfd/elf32-nds32.h	/^  int relax_fp_as_gp;		\/* --mrelax-omit-fp  *\/$/;"	m	struct:elf_nds32_link_hash_table
relax_func_t	bfd/elfnn-riscv.c	/^typedef bfd_boolean (*relax_func_t) (bfd *, asection *, asection *,$/;"	t	file:
relax_info	bfd/elf32-avr.c	/^  struct avr_relax_info relax_info;$/;"	m	struct:elf_avr_section_data	typeref:struct:elf_avr_section_data::avr_relax_info	file:
relax_info	bfd/elf32-xtensa.c	/^  xtensa_relax_info relax_info;$/;"	m	struct:elf_xtensa_section_data	file:
relax_pass	include/bfdlink.h	/^  int relax_pass;$/;"	m	struct:bfd_link_info
relax_plt_data	bfd/elf32-m32c.c	/^struct relax_plt_data$/;"	s	file:
relax_plt_data	bfd/elf32-rl78.c	/^struct relax_plt_data$/;"	s	file:
relax_plt_data	bfd/elf32-xstormy16.c	/^struct relax_plt_data$/;"	s	file:
relax_property_section	bfd/elf32-xtensa.c	/^relax_property_section (bfd *abfd,$/;"	f	file:
relax_range_measurement	bfd/elf32-nds32.c	/^relax_range_measurement (bfd *abfd)$/;"	f	file:
relax_round	bfd/elf32-nds32.h	/^  int relax_round;		\/* Going optimization.  *\/$/;"	m	struct:elf_nds32_link_hash_table
relax_section	bfd/elf32-xtensa.c	/^relax_section (bfd *abfd, asection *sec, struct bfd_link_info *link_info)$/;"	f
relax_section_symbols	bfd/elf32-xtensa.c	/^relax_section_symbols (bfd *abfd, asection *sec)$/;"	f
relax_status	bfd/elf32-nds32.h	/^  int relax_status;		\/* Finished optimization.  *\/$/;"	m	struct:elf_nds32_link_hash_table
relax_table	bfd/bfd-in2.h	/^struct relax_table {$/;"	s
relax_trip	bfd/elf64-alpha.c	/^  int relax_trip;$/;"	m	struct:alpha_elf_link_hash_table	file:
relax_trip	include/bfdlink.h	/^  int relax_trip;$/;"	m	struct:bfd_link_info
relaxing_section	bfd/elf32-xtensa.c	/^static bfd_boolean relaxing_section = FALSE;$/;"	v	file:
relb	include/oasys.h	/^    unsigned char relb;$/;"	m	struct:oasys_data_record
relb	include/oasys.h	/^    unsigned char relb;$/;"	m	struct:oasys_end_record
relb	include/oasys.h	/^    unsigned char relb;$/;"	m	struct:oasys_section_record
relb	include/oasys.h	/^    unsigned char relb;$/;"	m	struct:oasys_symbol_record
relbrlt	bfd/elf64-ppc.c	/^  asection *relbrlt;$/;"	m	struct:ppc_link_hash_table	file:
relcount	bfd/peicode.h	/^  unsigned int		relcount;$/;"	m	struct:__anon1008
reldyn_sorting_bfd	bfd/elf32-score.c	/^static bfd *reldyn_sorting_bfd;$/;"	v	file:
reldyn_sorting_bfd	bfd/elf32-score7.c	/^static bfd *reldyn_sorting_bfd;$/;"	v	file:
reldyn_sorting_bfd	bfd/elfxx-mips.c	/^static bfd *reldyn_sorting_bfd;$/;"	v	file:
release	gdb/common/gdb_ref_ptr.h	/^  T *release ()$/;"	f	class:gdb::ref_ptr
release	gdb/common/scoped_restore.h	/^  void release () const$/;"	f	class:scoped_restore_base
release	gdb/gdbthread.h	/^  void release ()$/;"	f	class:scoped_finish_thread_state
release	gdb/macroexp.c	/^  char *release ()$/;"	f	struct:macro_buffer
release	gdb/parse.c	/^parser_state::release ()$/;"	f	class:parser_state
release	gdb/utils.h	/^  char **release ()$/;"	f	class:gdb_argv
release_attributes	libiberty/simple-object-common.h	/^  void (*release_attributes) (void *);$/;"	m	struct:simple_object_functions
release_breakpoint	gdb/gdbserver/mem-break.c	/^release_breakpoint (struct process_info *proc, struct breakpoint *bp)$/;"	f	file:
release_contents	bfd/elf32-xtensa.c	/^release_contents (asection *sec, bfd_byte *contents)$/;"	f	file:
release_fileio_fd	gdb/target.c	/^release_fileio_fd (int fd, fileio_fh_t *fh)$/;"	f	file:
release_internal_relocs	bfd/elf32-xtensa.c	/^release_internal_relocs (asection *sec, Elf_Internal_Rela *internal_relocs)$/;"	f	file:
release_match_list	gdb/completer.c	/^completion_result::release_match_list ()$/;"	f	class:completion_result
release_read	libiberty/simple-object-common.h	/^  void (*release_read) (void *);$/;"	m	struct:simple_object_functions
release_resource_alias_info	opcodes/aarch64-gen.c	/^release_resource_alias_info (opcode_node *alias_info, int num)$/;"	f
release_resource_decoder_tree	opcodes/aarch64-gen.c	/^release_resource_decoder_tree (struct bittree* bittree)$/;"	f	file:
release_stop_context_cleanup	gdb/infrun.c	/^release_stop_context_cleanup (void *arg)$/;"	f	file:
release_value	gdb/value.c	/^release_value (struct value *val)$/;"	f
release_while_stepping_state	gdb/gdbserver/tracepoint.c	/^release_while_stepping_state (struct wstep_state *wstep)$/;"	f	file:
release_while_stepping_state_list	gdb/gdbserver/tracepoint.c	/^release_while_stepping_state_list (struct thread_info *tinfo)$/;"	f
release_write	libiberty/simple-object-common.h	/^  void (*release_write) (void *);$/;"	m	struct:simple_object_functions
relend	bfd/elf-bfd.h	/^  Elf_Internal_Rela *rels, *rel, *relend;$/;"	m	struct:elf_reloc_cookie
relend	bfd/elf64-alpha.c	/^  Elf_Internal_Rela *relocs, *relend;$/;"	m	struct:alpha_relax_info	file:
relend	bfd/libcoff-in.h	/^  struct internal_reloc *	  relend;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
relend	bfd/libcoff.h	/^  struct internal_reloc *	  relend;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
relent	bfd/bfd-in2.h	/^  arelent relent;$/;"	m	struct:relent_chain
relent_chain	bfd/bfd-in2.h	/^typedef struct relent_chain$/;"	s
relevant_entry	gdb/jit.h	/^  CORE_ADDR relevant_entry;$/;"	m	struct:jit_descriptor
relevant_entry	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  struct jit_code_entry *relevant_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
relevant_entry	gdb/testsuite/gdb.base/jit-main.c	/^  struct jit_code_entry *relevant_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
relevant_entry	gdb/testsuite/gdb.base/jit-protocol.h	/^  struct jit_code_entry *relevant_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry
relevant_entry	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  struct jit_code_entry *relevant_entry;$/;"	m	struct:jit_descriptor	typeref:struct:jit_descriptor::jit_code_entry	file:
relgot	bfd/elf64-ppc.c	/^  asection *relgot;$/;"	m	struct:ppc64_elf_obj_tdata	file:
reload	sim/m32c/timer_a.h	/^  int reload;$/;"	m	struct:__anon538
reload_context	gdb/windows-nat.c	/^    int reload_context;$/;"	m	struct:windows_thread_info_struct	file:
reload_shared_libraries	gdb/solib.c	/^reload_shared_libraries (const char *ignored, int from_tty,$/;"	f	file:
reload_shared_libraries_1	gdb/solib.c	/^reload_shared_libraries_1 (int from_tty)$/;"	f	file:
reloc	bfd/elf32-xtensa.c	/^  reloc_range_list_entry *reloc; \/*  *\/$/;"	m	struct:reloc_range_list_struct	file:
reloc	bfd/elf64-mmix.c	/^    struct bpo_reloc_section_info *reloc;$/;"	m	union:_mmix_elf_section_data::__anon1154	typeref:struct:_mmix_elf_section_data::__anon1154::bpo_reloc_section_info	file:
reloc	bfd/elfnn-riscv.c	/^  const Elf_Internal_Rela *	 reloc;$/;"	m	struct:riscv_pcrel_lo_reloc	file:
reloc	bfd/som.c	/^  unsigned char *reloc;$/;"	m	struct:reloc_queue	file:
reloc	bfd/vms-alpha.c	/^  unsigned int reloc;$/;"	m	struct:stack_struct	file:
reloc	include/bfdlink.h	/^	} reloc;$/;"	m	union:bfd_link_order::__anon1500	typeref:struct:bfd_link_order::__anon1500::__anon1503
reloc	include/bfdlink.h	/^  bfd_reloc_code_real_type reloc;$/;"	m	struct:bfd_link_order_reloc
reloc	opcodes/bfin-dis.c	/^  const char reloc;$/;"	m	struct:__anon27	file:
reloc	opcodes/nds32-dis.c	/^  arelent *          reloc;$/;"	m	struct:objdump_disasm_info	file:
reloc	sim/bfin/bfin-sim.c	/^  const char reloc;$/;"	m	struct:__anon822	file:
reloc_addend	bfd/elf32-arc.c	/^  bfd_signed_vma  reloc_addend;$/;"	m	struct:arc_relocation_data	file:
reloc_addend	bfd/elf32-arm.c	/^  int		       reloc_addend;$/;"	m	struct:__anon1127	file:
reloc_bfd_fix	bfd/elf32-xtensa.c	/^typedef struct reloc_bfd_fix_struct reloc_bfd_fix;$/;"	t	typeref:struct:reloc_bfd_fix_struct	file:
reloc_bfd_fix_init	bfd/elf32-xtensa.c	/^reloc_bfd_fix_init (asection *src_sec,$/;"	f	file:
reloc_bfd_fix_struct	bfd/elf32-xtensa.c	/^struct reloc_bfd_fix_struct$/;"	s	file:
reloc_bubblesort	bfd/elf32-rl78.c	/^reloc_bubblesort (Elf_Internal_Rela * r, int count)$/;"	f	file:
reloc_bubblesort	bfd/elf32-rx.c	/^reloc_bubblesort (Elf_Internal_Rela * r, int count)$/;"	f	file:
reloc_cache_entry	bfd/bfd-in2.h	/^typedef struct reloc_cache_entry$/;"	s
reloc_class_copy	bfd/elf-bfd.h	/^  reloc_class_copy,$/;"	e	enum:elf_reloc_type_class
reloc_class_ifunc	bfd/elf-bfd.h	/^  reloc_class_ifunc,$/;"	e	enum:elf_reloc_type_class
reloc_class_normal	bfd/elf-bfd.h	/^  reloc_class_normal,$/;"	e	enum:elf_reloc_type_class
reloc_class_plt	bfd/elf-bfd.h	/^  reloc_class_plt$/;"	e	enum:elf_reloc_type_class
reloc_class_relative	bfd/elf-bfd.h	/^  reloc_class_relative,$/;"	e	enum:elf_reloc_type_class
reloc_count	bfd/bfd-in2.h	/^  unsigned reloc_count;$/;"	m	struct:bfd_section
reloc_count	bfd/elf32-xtensa.c	/^  unsigned reloc_count;$/;"	m	struct:ebb_struct	file:
reloc_count	bfd/elf32-xtensa.c	/^  unsigned reloc_count;$/;"	m	struct:section_cache_struct	file:
reloc_count	bfd/elfxx-sparc.h	/^  unsigned int do_relax, reloc_count;$/;"	m	struct:_bfd_sparc_elf_section_data
reloc_count	bfd/som.h	/^  int reloc_count;$/;"	m	struct:som_symbol
reloc_dangerous	include/bfdlink.h	/^  void (*reloc_dangerous)$/;"	m	struct:bfd_link_callbacks
reloc_done	bfd/elf32-xtensa.c	165;"	d	file:
reloc_done	bfd/elf64-alpha.c	/^  unsigned char reloc_done;$/;"	m	struct:alpha_elf_got_entry	file:
reloc_done	bfd/vms-alpha.c	/^  bfd_boolean reloc_done;$/;"	m	struct:vms_private_data_struct	file:
reloc_entries	bfd/elf64-alpha.c	/^  struct alpha_elf_reloc_entry *reloc_entries;$/;"	m	struct:alpha_elf_link_hash_entry	typeref:struct:alpha_elf_link_hash_entry::alpha_elf_reloc_entry	file:
reloc_entries	bfd/elf64-hppa.c	/^  } *reloc_entries;$/;"	m	struct:elf64_hppa_link_hash_entry	typeref:struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
reloc_entries	bfd/elf64-ia64-vms.c	/^  } *reloc_entries;$/;"	m	struct:elf64_ia64_dyn_sym_info	typeref:struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry	file:
reloc_entries	bfd/elfnn-ia64.c	/^  } *reloc_entries;$/;"	m	struct:elfNN_ia64_dyn_sym_info	typeref:struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	file:
reloc_entry_size	bfd/libaout.h	/^  unsigned reloc_entry_size;$/;"	m	struct:aoutdata
reloc_ext_external	include/aout/aout64.h	/^struct reloc_ext_external$/;"	s
reloc_filepos	bfd/libecoff.h	/^  file_ptr reloc_filepos;$/;"	m	struct:ecoff_tdata
reloc_filepos	bfd/som.h	/^  file_ptr reloc_filepos;$/;"	m	struct:somdata
reloc_flag	include/opcode/d30v.h	/^  int reloc_flag;$/;"	m	struct:d30v_opcode
reloc_howto	bfd/aout-ns32k.c	/^MY (reloc_howto) (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
reloc_howto_struct	bfd/bfd-in2.h	/^struct reloc_howto_struct$/;"	s
reloc_howto_type	bfd/bfd-in.h	/^typedef const struct reloc_howto_struct reloc_howto_type;$/;"	t	typeref:struct:reloc_howto_struct
reloc_howto_type	bfd/bfd-in2.h	/^typedef const struct reloc_howto_struct reloc_howto_type;$/;"	t	typeref:struct:reloc_howto_struct
reloc_index	bfd/elf-bfd.h	/^  unsigned int reloc_index;$/;"	m	struct:eh_cie_fde
reloc_index	bfd/elf-eh-frame.c	/^    unsigned int reloc_index;$/;"	m	union:cie::__anon1121	file:
reloc_instr_offset	bfd/pef.h	/^  unsigned long reloc_instr_offset;$/;"	m	struct:bfd_pef_loader_header
reloc_internal	include/aout/aout64.h	/^struct reloc_internal$/;"	s
reloc_map	bfd/elf32-m68k.c	/^  reloc_map[] =$/;"	v	typeref:struct:__anon1112	file:
reloc_map	bfd/elf32-tilepro.c	/^} reloc_map;$/;"	t	typeref:struct:tilepro_reloc_map	file:
reloc_map	bfd/elf32-vax.c	/^} reloc_map[] = {$/;"	v	typeref:struct:__anon1090	file:
reloc_map	bfd/elf32-xstormy16.c	/^} reloc_map;$/;"	t	typeref:struct:xstormy16_reloc_map	file:
reloc_map	bfd/elfxx-tilegx.c	/^} reloc_map;$/;"	t	typeref:struct:tilegx_reloc_map	file:
reloc_map	include/elf/cr16c.h	/^typedef struct reloc_map$/;"	s
reloc_map_index	bfd/elf32-cr16c.c	/^RELOC_MAP reloc_map_index[RINDEX_16C_MAX] =$/;"	v
reloc_max	bfd/vms-alpha.c	/^  unsigned reloc_max;$/;"	m	struct:vms_section_data_struct	file:
reloc_name_lookup	bfd/bfd-in2.h	/^              (*reloc_name_lookup) (bfd *, const char *);$/;"	m	struct:bfd_target
reloc_name_lookup	bfd/elf32-m68k.c	/^reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
reloc_name_lookup	bfd/elf32-vax.c	/^reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
reloc_nil	bfd/coff-alpha.c	/^reloc_nil (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
reloc_nil	bfd/vms-alpha.c	/^reloc_nil (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
reloc_offset	bfd/elf32-arc.c	/^  bfd_signed_vma  reloc_offset;$/;"	m	struct:arc_relocation_data	file:
reloc_offset	bfd/elf32-sh.c	/^    bfd_vma reloc_offset; \/* the offset of the symbol's JMP_SLOT reloc *\/$/;"	m	struct:elf_sh_plt_info::__anon1099	file:
reloc_only_gotno	bfd/elfxx-mips.c	/^  unsigned int reloc_only_gotno;$/;"	m	struct:mips_got_info	file:
reloc_overflow	include/bfdlink.h	/^  void (*reloc_overflow)$/;"	m	struct:bfd_link_callbacks
reloc_processing	bfd/coff-tic30.c	/^reloc_processing (arelent *relent,$/;"	f	file:
reloc_processing	bfd/coff-z80.c	/^reloc_processing (arelent *relent,$/;"	f	file:
reloc_processing	bfd/coff-z8k.c	/^reloc_processing (arelent *relent,$/;"	f	file:
reloc_queue	bfd/som.c	/^struct reloc_queue$/;"	s	file:
reloc_queue	bfd/som.c	/^} reloc_queue[4];$/;"	v	typeref:struct:reloc_queue
reloc_range	bfd/elf32-xtensa.c	/^typedef struct reloc_range_struct reloc_range;$/;"	t	typeref:struct:reloc_range_struct	file:
reloc_range_compare	bfd/elf32-xtensa.c	/^reloc_range_compare (const void *a, const void *b)$/;"	f	file:
reloc_range_list	bfd/elf32-xtensa.c	/^typedef struct reloc_range_list_struct reloc_range_list;$/;"	t	typeref:struct:reloc_range_list_struct	file:
reloc_range_list_append	bfd/elf32-xtensa.c	/^static void reloc_range_list_append (reloc_range_list *list,$/;"	f	file:
reloc_range_list_entry	bfd/elf32-xtensa.c	/^typedef struct reloc_range_list_entry_struct reloc_range_list_entry;$/;"	t	typeref:struct:reloc_range_list_entry_struct	file:
reloc_range_list_entry_struct	bfd/elf32-xtensa.c	/^struct reloc_range_list_entry_struct$/;"	s	file:
reloc_range_list_remove	bfd/elf32-xtensa.c	/^static void reloc_range_list_remove (reloc_range_list *list,$/;"	f	file:
reloc_range_list_struct	bfd/elf32-xtensa.c	/^struct reloc_range_list_struct$/;"	s	file:
reloc_range_list_update_range	bfd/elf32-xtensa.c	/^static void reloc_range_list_update_range (reloc_range_list *list,$/;"	f	file:
reloc_range_struct	bfd/elf32-xtensa.c	/^struct reloc_range_struct$/;"	s	file:
reloc_request	bfd/elf64-mmix.c	/^    struct bpo_reloc_request *reloc_request;$/;"	m	struct:bpo_greg_section_info	typeref:struct:bpo_greg_section_info::bpo_reloc_request	file:
reloc_section_count	bfd/pef.h	/^  unsigned long reloc_section_count;$/;"	m	struct:bfd_pef_loader_header
reloc_size	bfd/som.h	/^  unsigned int reloc_size;$/;"	m	struct:som_section_data_struct
reloc_std_external	include/aout/aout64.h	/^struct reloc_std_external$/;"	s
reloc_std_internal	include/aout/aout64.h	/^struct reloc_std_internal$/;"	s
reloc_stream	bfd/som.h	/^  unsigned char *reloc_stream;$/;"	m	struct:som_section_data_struct
reloc_to_create_func	bfd/elf32-tilepro.c	/^static const tilepro_create_func reloc_to_create_func[] =$/;"	v	file:
reloc_to_create_func	bfd/elfxx-tilegx.c	/^static const tilegx_create_func reloc_to_create_func[] =$/;"	v	file:
reloc_type	bfd/elf-m10200.c	/^enum reloc_type$/;"	g	file:
reloc_type	bfd/elf64-alpha.c	/^  unsigned char reloc_type;$/;"	m	struct:alpha_elf_got_entry	file:
reloc_type	include/aout/aout64.h	/^enum reloc_type$/;"	g
reloc_type_lookup	bfd/bfd-in2.h	/^              (*reloc_type_lookup) (bfd *, bfd_reloc_code_real_type);$/;"	m	struct:bfd_target
reloc_type_lookup	bfd/elf32-m68k.c	/^reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
reloc_type_lookup	bfd/elf32-vax.c	/^reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f	file:
reloc_type_to_name	bfd/elf32-arc.c	/^reloc_type_to_name (unsigned int type)$/;"	f	file:
reloc_xlated	bfd/elf64-alpha.c	/^  unsigned char reloc_xlated;$/;"	m	struct:alpha_elf_got_entry	file:
relocate	gdb/addrmap.c	/^  void (*relocate) (struct addrmap *self, CORE_ADDR offset);$/;"	m	struct:addrmap_funcs	file:
relocate	gdb/gnulib/import/localcharset.c	77;"	d	file:
relocate	gdb/symfile.h	/^  void (*relocate) (struct objfile *objfile,$/;"	m	struct:quick_symbol_functions
relocate	intl/localcharset.c	73;"	d	file:
relocate	intl/localealias.c	68;"	d	file:
relocate	intl/relocatable.c	/^relocate (const char *pathname)$/;"	f
relocate	intl/relocatable.h	63;"	d
relocate_address	gdb/stap-probe.c	/^relocate_address (CORE_ADDR address, struct objfile *objfile)$/;"	f	file:
relocate_fix_got_relocs_for_got_info	bfd/arc-got.h	/^relocate_fix_got_relocs_for_got_info (struct got_entry **	   list_p,$/;"	f
relocate_gdb_directory	gdb/main.c	/^relocate_gdb_directory (const char *initial, int flag)$/;"	f
relocate_instruction	gdb/gdbarch.c	/^  gdbarch_relocate_instruction_ftype *relocate_instruction;$/;"	m	struct:gdbarch	file:
relocate_instruction	gdb/gdbserver/remote-utils.c	/^relocate_instruction (CORE_ADDR *to, CORE_ADDR oldloc)$/;"	f
relocate_one_symbol	gdb/objfiles.c	/^relocate_one_symbol (struct symbol *sym, struct objfile *objfile,$/;"	f	file:
relocate_path	gdb/main.c	/^relocate_path (const char *progname, const char *initial, int flag)$/;"	f	file:
relocate_plt_for_entry	bfd/elf32-arc.c	/^relocate_plt_for_entry (bfd *abfd,$/;"	f	file:
relocate_plt_for_symbol	bfd/elf32-arc.c	/^relocate_plt_for_symbol (bfd *output_bfd,$/;"	f	file:
relocate_section	bfd/libecoff.h	/^  bfd_boolean (*relocate_section)$/;"	m	struct:ecoff_backend_data
relocate_section_addresses	gdb/solist.h	/^    void (*relocate_section_addresses) (struct so_list *so,$/;"	m	struct:target_so_ops
relocation	bfd/bfd-in2.h	/^  struct reloc_cache_entry *relocation;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::reloc_cache_entry
relocation	bfd/elfnn-loongarch.c	/^  bfd_vma relocation;$/;"	m	struct:__anon1118	file:
relocation_computed	gdb/gdb_bfd.c	/^  unsigned int relocation_computed : 1;$/;"	m	struct:gdb_bfd_data	file:
relocation_info	include/bout.h	/^struct relocation_info$/;"	s
relocations_reach	bfd/elf32-xtensa.c	/^relocations_reach (source_reloc *reloc,$/;"	f	file:
relocbase	bfd/libcoff-in.h	/^  unsigned long int relocbase;$/;"	m	struct:coff_tdata
relocbase	bfd/libcoff.h	/^  unsigned long int relocbase;$/;"	m	struct:coff_tdata
relocs	bfd/aoutx.h	/^  void * relocs;$/;"	m	struct:aout_final_link_info
relocs	bfd/coff-bfd.h	/^  struct internal_reloc *relocs;$/;"	m	struct:coff_section_tdata	typeref:struct:coff_section_tdata::internal_reloc
relocs	bfd/elf-bfd.h	/^  Elf_Internal_Rela *relocs;$/;"	m	struct:bfd_elf_section_data
relocs	bfd/elf32-bfin.c	/^  unsigned long relocs;$/;"	m	struct:_bfinfdpic_dynamic_got_info	file:
relocs	bfd/elf32-frv.c	/^  unsigned long relocs;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
relocs	bfd/elf32-xtensa.c	/^  Elf_Internal_Rela *relocs;	\/* Cache of the section relocations.  *\/$/;"	m	struct:ebb_struct	file:
relocs	bfd/elf32-xtensa.c	/^  Elf_Internal_Rela *relocs;	\/* Cache of the section relocations.  *\/$/;"	m	struct:section_cache_struct	file:
relocs	bfd/elf64-alpha.c	/^  Elf_Internal_Rela *relocs, *relend;$/;"	m	struct:alpha_relax_info	file:
relocs	bfd/elf64-ppc.c	/^    Elf_Internal_Rela *relocs;$/;"	m	union:ppc64_elf_obj_tdata::__anon1170	file:
relocs	bfd/elfxx-mips.c	/^  unsigned int relocs;$/;"	m	struct:mips_got_info	file:
relocs	bfd/libaout.h	/^  void * relocs;$/;"	m	struct:aout_section_data_struct
relocs	bfd/libcoff-in.h	/^  struct internal_reloc *relocs;$/;"	m	struct:coff_link_section_info	typeref:struct:coff_link_section_info::internal_reloc
relocs	bfd/libcoff.h	/^  struct internal_reloc *relocs;$/;"	m	struct:coff_link_section_info	typeref:struct:coff_link_section_info::internal_reloc
relocs	bfd/pdp11.c	/^  void * relocs;$/;"	m	struct:aout_final_link_info	file:
relocs	bfd/xcofflink.c	/^  struct internal_reloc *relocs;$/;"	m	struct:xcoff_link_section_info	typeref:struct:xcoff_link_section_info::internal_reloc	file:
relocs32	bfd/elf32-bfin.c	/^  unsigned relocs32, relocsfd, relocsfdv;$/;"	m	struct:bfinfdpic_relocs_info	file:
relocs32	bfd/elf32-frv.c	/^  unsigned relocs32, relocsfd, relocsfdv, relocstlsd, relocstlsoff;$/;"	m	struct:frvfdpic_relocs_info	file:
relocs32	bfd/elf32-lm32.c	/^  int relocs32;$/;"	m	struct:elf_lm32_link_hash_table	file:
relocs_compatible	bfd/elf-bfd.h	/^  bfd_boolean (*relocs_compatible) (const bfd_target *, const bfd_target *);$/;"	m	struct:elf_backend_data
relocs_count	bfd/elf32-xtensa.c	/^  unsigned relocs_count;$/;"	m	struct:xtensa_relax_info_struct	file:
relocs_info	bfd/elf32-bfin.c	/^  struct htab *relocs_info;$/;"	m	struct:bfinfdpic_elf_link_hash_table	typeref:struct:bfinfdpic_elf_link_hash_table::htab	file:
relocs_info	bfd/elf32-frv.c	/^  struct htab *relocs_info;$/;"	m	struct:frvfdpic_elf_link_hash_table	typeref:struct:frvfdpic_elf_link_hash_table::htab	file:
relocsfd	bfd/elf32-bfin.c	/^  unsigned relocs32, relocsfd, relocsfdv;$/;"	m	struct:bfinfdpic_relocs_info	file:
relocsfd	bfd/elf32-frv.c	/^  unsigned relocs32, relocsfd, relocsfdv, relocstlsd, relocstlsoff;$/;"	m	struct:frvfdpic_relocs_info	file:
relocsfdv	bfd/elf32-bfin.c	/^  unsigned relocs32, relocsfd, relocsfdv;$/;"	m	struct:bfinfdpic_relocs_info	file:
relocsfdv	bfd/elf32-frv.c	/^  unsigned relocs32, relocsfd, relocsfdv, relocstlsd, relocstlsoff;$/;"	m	struct:frvfdpic_relocs_info	file:
relocstlsd	bfd/elf32-frv.c	/^  unsigned relocs32, relocsfd, relocsfdv, relocstlsd, relocstlsoff;$/;"	m	struct:frvfdpic_relocs_info	file:
relocstlsoff	bfd/elf32-frv.c	/^  unsigned relocs32, relocsfd, relocsfdv, relocstlsd, relocstlsoff;$/;"	m	struct:frvfdpic_relocs_info	file:
reloff	bfd/mach-o.h	/^  bfd_vma reloff;$/;"	m	struct:bfd_mach_o_section
reloff	include/mach-o/external.h	/^  unsigned char reloff[4];      \/* File offset of this section's relocs.  *\/$/;"	m	struct:mach_o_section_32_external
reloff	include/mach-o/external.h	/^  unsigned char reloff[4];      \/* File offset of this section's relocs.  *\/$/;"	m	struct:mach_o_section_64_external
reloff	libiberty/simple-object-mach-o.c	/^  unsigned char reloff[4];	\/* File offset of this section's relocs.  *\/$/;"	m	struct:mach_o_section_32	file:
reloff	libiberty/simple-object-mach-o.c	/^  unsigned char reloff[4];	\/* File offset of this section's relocs.  *\/$/;"	m	struct:mach_o_section_64	file:
relplt_name	bfd/elf-bfd.h	/^  const char *relplt_name;$/;"	m	struct:elf_backend_data
relpltlocal	bfd/elf32-ppc.c	/^  asection *relpltlocal;$/;"	m	struct:ppc_elf_link_hash_table	file:
relpltlocal	bfd/elf64-ppc.c	/^  asection *relpltlocal;$/;"	m	struct:ppc_link_hash_table	file:
relro	include/bfdlink.h	/^  unsigned int relro: 1;$/;"	m	struct:bfd_link_info
relro_end	include/bfdlink.h	/^  bfd_vma relro_start, relro_end;$/;"	m	struct:bfd_link_info
relro_start	include/bfdlink.h	/^  bfd_vma relro_start, relro_end;$/;"	m	struct:bfd_link_info
relropagesize	bfd/elf-bfd.h	/^  bfd_vma relropagesize;$/;"	m	struct:elf_backend_data
rels	bfd/elf-bfd.h	/^  Elf_Internal_Rela *rels, *rel, *relend;$/;"	m	struct:elf_reloc_cookie
rels	bfd/libcoff-in.h	/^  struct internal_reloc *	  rels;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
rels	bfd/libcoff.h	/^  struct internal_reloc *	  rels;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::internal_reloc
relsbss	bfd/elf32-ppc.c	/^  asection *relsbss;$/;"	m	struct:ppc_elf_link_hash_table	file:
reltab	bfd/peicode.h	/^  arelent *		reltab;$/;"	m	struct:__anon1008
reltext	bfd/elf64-alpha.c	/^  unsigned int reltext : 1;$/;"	m	struct:alpha_elf_reloc_entry	file:
reltext	bfd/elfnn-ia64.c	/^    bfd_boolean reltext;$/;"	m	struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	file:
reltext	bfd/elfnn-ia64.c	/^  unsigned reltext : 1;		\/* Are there relocs against readonly sections?  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
relvaddr	bfd/elfxx-mips.c	/^  unsigned int relvaddr : 19;	\/* (VADDR - vaddr of the previous entry)\/ 4 *\/$/;"	m	struct:__anon1052	file:
relvaddr	bfd/elfxx-mips.c	/^  unsigned int relvaddr : 19;	\/* (VADDR - vaddr of the previous entry)\/ 4 *\/$/;"	m	struct:__anon1053	file:
rem	gdb/gnulib/import/inttypes.in.h	/^typedef struct { intmax_t quot; intmax_t rem; } imaxdiv_t;$/;"	m	struct:__anon1811
remainder	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (remainder);$/;"	v
remainder	gdb/gnulib/import/math.in.h	1670;"	d
remainder	gdb/gnulib/import/math.in.h	1671;"	d
remainder	gdb/gnulib/import/math.in.h	1683;"	d
remainderf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (remainderf);$/;"	v
remainderf	gdb/gnulib/import/math.in.h	1647;"	d
remainderf	gdb/gnulib/import/math.in.h	1648;"	d
remainderf	gdb/gnulib/import/math.in.h	1660;"	d
remainderl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (remainderl);$/;"	v
remainderl	gdb/gnulib/import/math.in.h	1693;"	d
remainderl	gdb/gnulib/import/math.in.h	1694;"	d
remainderl	gdb/gnulib/import/math.in.h	1700;"	d
remainderl	gdb/gnulib/import/math.in.h	1707;"	d
remaining	include/bfdlink.h	/^  struct bfd_elf_version_expr *remaining;$/;"	m	struct:bfd_elf_version_expr_head	typeref:struct:bfd_elf_version_expr_head::bfd_elf_version_expr
remchar	bfd/doc/chew.c	/^remchar ()$/;"	f	file:
remcomEnv	gdb/stubs/m68k-stub.c	/^jmp_buf remcomEnv;$/;"	v
remcomEnv	gdb/stubs/sh-stub.c	/^jmp_buf remcomEnv;$/;"	v
remcomInBuffer	gdb/stubs/i386-stub.c	/^static char remcomInBuffer[BUFMAX];$/;"	v	file:
remcomInBuffer	gdb/stubs/m32r-stub.c	/^static unsigned char remcomInBuffer[BUFMAX];$/;"	v	file:
remcomInBuffer	gdb/stubs/m68k-stub.c	/^static char remcomInBuffer[BUFMAX];$/;"	v	file:
remcomInBuffer	gdb/stubs/sh-stub.c	/^static char remcomInBuffer[BUFMAX];$/;"	v	file:
remcomInBuffer	gdb/stubs/sparc-stub.c	/^static char remcomInBuffer[BUFMAX];$/;"	v	file:
remcomOutBuffer	gdb/stubs/i386-stub.c	/^static char remcomOutBuffer[BUFMAX];$/;"	v	file:
remcomOutBuffer	gdb/stubs/m32r-stub.c	/^static unsigned char remcomOutBuffer[BUFMAX];$/;"	v	file:
remcomOutBuffer	gdb/stubs/m68k-stub.c	/^static char remcomOutBuffer[BUFMAX];$/;"	v	file:
remcomOutBuffer	gdb/stubs/sh-stub.c	/^static char remcomOutBuffer[BUFMAX];$/;"	v	file:
remcomOutBuffer	gdb/stubs/sparc-stub.c	/^static char remcomOutBuffer[BUFMAX];$/;"	v	file:
remcomStack	gdb/stubs/i386-stub.c	/^int remcomStack[STACKSIZE\/sizeof(int)];$/;"	v
remcomStack	gdb/stubs/m32r-stub.c	/^static int remcomStack[STACKSIZE \/ sizeof (int)];$/;"	v	file:
remcomStack	gdb/stubs/m68k-stub.c	/^int remcomStack[STACKSIZE\/sizeof(int)];$/;"	v
remdf	sim/common/cgen-accfp.c	/^remdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
remdf	sim/common/cgen-fpu.h	/^  DF (*remdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
remember_Btype	libiberty/cplus-dem.c	/^remember_Btype (struct work_stuff *work, const char *start,$/;"	f	file:
remember_Ktype	libiberty/cplus-dem.c	/^remember_Ktype (struct work_stuff *work, const char *start, int len)$/;"	f	file:
remember_hi16s_reloc	bfd/elf32-v850.c	/^remember_hi16s_reloc (bfd *abfd, bfd_vma addend, bfd_byte *address)$/;"	f	file:
remember_type	libiberty/cplus-dem.c	/^remember_type (struct work_stuff *work, const char *start, int len)$/;"	f	file:
remote	gdb/remote-notif.h	/^  remote_target *remote;$/;"	m	struct:remote_notif_state
remote_Z_packet_detect	gdb/remote.c	/^static enum auto_boolean remote_Z_packet_detect;$/;"	v	typeref:enum:auto_boolean	file:
remote_add_inferior	gdb/remote.c	/^remote_target::remote_add_inferior (int fake_pid_p, int pid, int attached,$/;"	f	class:remote_target
remote_add_target_side_commands	gdb/remote.c	/^remote_add_target_side_commands (struct gdbarch *gdbarch,$/;"	f	file:
remote_add_target_side_condition	gdb/remote.c	/^remote_add_target_side_condition (struct gdbarch *gdbarch,$/;"	f	file:
remote_add_thread	gdb/remote.c	/^remote_target::remote_add_thread (ptid_t ptid, bool running, bool executing)$/;"	f	class:remote_target
remote_address_masked	gdb/remote.c	/^remote_address_masked (CORE_ADDR addr)$/;"	f	file:
remote_address_size	gdb/remote.c	/^static unsigned int remote_address_size;$/;"	v	file:
remote_arch_state	gdb/remote.c	/^remote_arch_state::remote_arch_state (struct gdbarch *gdbarch)$/;"	f	class:remote_arch_state
remote_arch_state	gdb/remote.c	/^struct remote_arch_state$/;"	s	file:
remote_async_get_pending_events_handler	gdb/remote-notif.c	/^remote_async_get_pending_events_handler (gdb_client_data data)$/;"	f	file:
remote_async_inferior_event_handler	gdb/remote.c	/^remote_async_inferior_event_handler (gdb_client_data data)$/;"	f	file:
remote_async_serial_handler	gdb/remote.c	/^remote_async_serial_handler (struct serial *scb, void *context)$/;"	f	file:
remote_async_serial_handler	gdb/remote.c	/^static serial_event_ftype remote_async_serial_handler;$/;"	v	file:
remote_break	gdb/remote.c	/^static int remote_break;$/;"	v	file:
remote_btrace_maybe_reopen	gdb/remote.c	/^remote_target::remote_btrace_maybe_reopen ()$/;"	f	class:remote_target
remote_btrace_reset	gdb/remote.c	/^remote_btrace_reset (remote_state *rs)$/;"	f	file:
remote_buffer_add_bytes	gdb/remote.c	/^remote_buffer_add_bytes (char **buffer, int *left, const gdb_byte *bytes,$/;"	f	file:
remote_buffer_add_int	gdb/remote.c	/^remote_buffer_add_int (char **buffer, int *left, ULONGEST value)$/;"	f	file:
remote_buffer_add_string	gdb/remote.c	/^remote_buffer_add_string (char **buffer, int *left, const char *string)$/;"	f	file:
remote_check_symbols	gdb/remote.c	/^remote_target::remote_check_symbols ()$/;"	f	class:remote_target
remote_close	gdb/gdbserver/gdbreplay.c	/^remote_close (void)$/;"	f	file:
remote_close	gdb/gdbserver/remote-utils.c	/^remote_close (void)$/;"	f
remote_cmdlist	gdb/remote.c	/^static struct cmd_list_element *remote_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
remote_command	gdb/remote.c	/^remote_command (const char *args, int from_tty)$/;"	f	file:
remote_connection_is_stdio	gdb/gdbserver/remote-utils.c	/^remote_connection_is_stdio (void)$/;"	f
remote_console_output	gdb/remote.c	/^remote_console_output (char *msg)$/;"	f	file:
remote_current_thread	gdb/remote.c	/^remote_target::remote_current_thread (ptid_t oldpid)$/;"	f	class:remote_target
remote_debug	gdb/gdbserver/remote-utils.c	/^int remote_debug = 0;$/;"	v
remote_debug	gdb/stubs/i386-stub.c	/^int     remote_debug;$/;"	v
remote_debug	gdb/stubs/m32r-stub.c	/^int remote_debug;$/;"	v
remote_debug	gdb/stubs/m68k-stub.c	/^int     remote_debug;$/;"	v
remote_debug	gdb/stubs/sh-stub.c	/^int remote_debug;$/;"	v
remote_debug	gdb/top.c	/^int remote_debug = 0;$/;"	v
remote_delete_command	gdb/remote.c	/^remote_delete_command (const char *args, int from_tty)$/;"	f	file:
remote_desc	gdb/gdbserver/gdbreplay.c	/^static int remote_desc;$/;"	v	file:
remote_desc	gdb/gdbserver/remote-utils.c	/^static gdb_fildes_t remote_desc = INVALID_DESCRIPTOR;$/;"	v	file:
remote_detach_1	gdb/remote.c	/^remote_target::remote_detach_1 (inferior *inf, int from_tty)$/;"	f	class:remote_target
remote_detach_pid	gdb/remote.c	/^remote_target::remote_detach_pid (int pid)$/;"	f	class:remote_target
remote_doc	gdb/remote.c	/^static const char remote_doc[] = N_("\\$/;"	v	file:
remote_download_command_source	gdb/remote.c	/^remote_target::remote_download_command_source (int num, ULONGEST addr,$/;"	f	class:remote_target
remote_error	gdb/gdbserver/gdbreplay.c	/^remote_error (const char *desc)$/;"	f	file:
remote_escape_output	gdb/common/rsp-low.c	/^remote_escape_output (const gdb_byte *buffer, int len_units, int unit_size,$/;"	f
remote_exec_event_p	gdb/remote.c	/^remote_exec_event_p (struct remote_state *rs)$/;"	f	file:
remote_exec_file_var	gdb/remote.c	/^static char *remote_exec_file_var;$/;"	v	file:
remote_file_delete	gdb/remote.c	/^remote_file_delete (const char *remote_file, int from_tty)$/;"	f
remote_file_delete	gdb/remote.c	/^remote_target::remote_file_delete (const char *remote_file, int from_tty)$/;"	f	class:remote_target
remote_file_get	gdb/remote.c	/^remote_file_get (const char *remote_file, const char *local_file, int from_tty)$/;"	f
remote_file_get	gdb/remote.c	/^remote_target::remote_file_get (const char *remote_file, const char *local_file,$/;"	f	class:remote_target
remote_file_put	gdb/remote.c	/^remote_file_put (const char *local_file, const char *remote_file, int from_tty)$/;"	f
remote_file_put	gdb/remote.c	/^remote_target::remote_file_put (const char *local_file, const char *remote_file,$/;"	f	class:remote_target
remote_fileio_badfd	gdb/remote-fileio.c	/^remote_fileio_badfd (remote_target *remote)$/;"	f	file:
remote_fileio_close_target_fd	gdb/remote-fileio.c	/^remote_fileio_close_target_fd (int target_fd)$/;"	f	file:
remote_fileio_errno_to_host	gdb/remote.c	/^remote_fileio_errno_to_host (int errnum)$/;"	f	file:
remote_fileio_extract_int	gdb/remote-fileio.c	/^remote_fileio_extract_int (char **buf, long *retint)$/;"	f	file:
remote_fileio_extract_long	gdb/remote-fileio.c	/^remote_fileio_extract_long (char **buf, LONGEST *retlong)$/;"	f	file:
remote_fileio_extract_ptr_w_len	gdb/remote-fileio.c	/^remote_fileio_extract_ptr_w_len (char **buf, CORE_ADDR *ptrval, int *length)$/;"	f	file:
remote_fileio_fd_to_targetfd	gdb/remote-fileio.c	/^remote_fileio_fd_to_targetfd (int fd)$/;"	f	file:
remote_fileio_func_close	gdb/remote-fileio.c	/^remote_fileio_func_close (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_fstat	gdb/remote-fileio.c	/^remote_fileio_func_fstat (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_gettimeofday	gdb/remote-fileio.c	/^remote_fileio_func_gettimeofday (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_isatty	gdb/remote-fileio.c	/^remote_fileio_func_isatty (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_lseek	gdb/remote-fileio.c	/^remote_fileio_func_lseek (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_open	gdb/remote-fileio.c	/^remote_fileio_func_open (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_read	gdb/remote-fileio.c	/^remote_fileio_func_read (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_rename	gdb/remote-fileio.c	/^remote_fileio_func_rename (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_stat	gdb/remote-fileio.c	/^remote_fileio_func_stat (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_system	gdb/remote-fileio.c	/^remote_fileio_func_system (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_unlink	gdb/remote-fileio.c	/^remote_fileio_func_unlink (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_func_write	gdb/remote-fileio.c	/^remote_fileio_func_write (remote_target *remote, char *buf)$/;"	f	file:
remote_fileio_init_fd_map	gdb/remote-fileio.c	/^remote_fileio_init_fd_map (void)$/;"	f	file:
remote_fileio_ioerror	gdb/remote-fileio.c	/^remote_fileio_ioerror (remote_target *remote)$/;"	f	file:
remote_fileio_map_fd	gdb/remote-fileio.c	/^remote_fileio_map_fd (int target_fd)$/;"	f	file:
remote_fileio_mode_to_host	gdb/remote-fileio.c	/^remote_fileio_mode_to_host (long mode, int open_call)$/;"	f	file:
remote_fileio_next_free_fd	gdb/remote-fileio.c	/^remote_fileio_next_free_fd (void)$/;"	f	file:
remote_fileio_o_quit_handler	gdb/remote-fileio.c	/^static quit_handler_ftype *remote_fileio_o_quit_handler;$/;"	v	file:
remote_fileio_oflags_to_host	gdb/remote-fileio.c	/^remote_fileio_oflags_to_host (long flags)$/;"	f	file:
remote_fileio_quit_handler	gdb/remote-fileio.c	/^remote_fileio_quit_handler (void)$/;"	f	file:
remote_fileio_reply	gdb/remote-fileio.c	/^remote_fileio_reply (remote_target *remote, int retcode, int error)$/;"	f	file:
remote_fileio_request	gdb/remote-fileio.c	/^remote_fileio_request (remote_target *remote, char *buf, int ctrlc_pending_p)$/;"	f
remote_fileio_reset	gdb/remote-fileio.c	/^remote_fileio_reset (void)$/;"	f
remote_fileio_resize_fd_map	gdb/remote-fileio.c	/^remote_fileio_resize_fd_map (void)$/;"	f	file:
remote_fileio_return_errno	gdb/remote-fileio.c	/^remote_fileio_return_errno (remote_target *remote, int retcode)$/;"	f	file:
remote_fileio_return_success	gdb/remote-fileio.c	/^remote_fileio_return_success (remote_target *remote, int retcode)$/;"	f	file:
remote_fileio_seek_flag_to_host	gdb/remote-fileio.c	/^remote_fileio_seek_flag_to_host (long num, int *flag)$/;"	f	file:
remote_fileio_to_fio_long	gdb/remote-fileio.c	/^remote_fileio_to_fio_long (LONGEST num, fio_long_t fnum)$/;"	f	file:
remote_fileio_to_fio_timeval	gdb/remote-fileio.c	/^remote_fileio_to_fio_timeval (struct timeval *tv, struct fio_timeval *ftv)$/;"	f	file:
remote_fileio_to_host_mode	gdb/remote-fileio.c	/^remote_fileio_to_host_mode (fio_mode_t fnum)$/;"	f	file:
remote_fileio_to_host_stat	gdb/remote-fileio.c	/^remote_fileio_to_host_stat (struct fio_stat *fst, struct stat *st)$/;"	f
remote_fileio_to_host_time	gdb/remote-fileio.c	/^remote_fileio_to_host_time (fio_time_t fnum)$/;"	f	file:
remote_fileio_to_host_uint	gdb/remote-fileio.c	/^remote_fileio_to_host_uint (fio_uint_t fnum)$/;"	f	file:
remote_fileio_to_host_ulong	gdb/remote-fileio.c	/^remote_fileio_to_host_ulong (fio_ulong_t fnum)$/;"	f	file:
remote_fio_data	gdb/remote-fileio.c	/^} remote_fio_data;$/;"	v	typeref:struct:__anon1635	file:
remote_fio_func_map	gdb/remote-fileio.c	/^} remote_fio_func_map[] = {$/;"	v	typeref:struct:__anon1636	file:
remote_fio_system_call_allowed	gdb/remote-fileio.c	/^static int remote_fio_system_call_allowed = 0;$/;"	v	file:
remote_flash_timeout	gdb/remote.c	/^static const int remote_flash_timeout = 1000;$/;"	v	file:
remote_flash_write	gdb/remote.c	/^remote_target::remote_flash_write (ULONGEST address,$/;"	f	class:remote_target
remote_fork_event_p	gdb/remote.c	/^remote_fork_event_p (struct remote_state *rs)$/;"	f	file:
remote_g_packet_data	gdb/remote.c	/^struct remote_g_packet_data$/;"	s	file:
remote_g_packet_data_handle	gdb/remote.c	/^static struct gdbarch_data *remote_g_packet_data_handle;$/;"	v	typeref:struct:gdbarch_data	file:
remote_g_packet_data_init	gdb/remote.c	/^remote_g_packet_data_init (struct obstack *obstack)$/;"	f	file:
remote_g_packet_guess	gdb/remote.c	/^struct remote_g_packet_guess$/;"	s	file:
remote_g_packet_guess_s	gdb/remote.c	/^DEF_VEC_O(remote_g_packet_guess_s);$/;"	v
remote_g_packet_guess_s	gdb/remote.c	/^typedef struct remote_g_packet_guess remote_g_packet_guess_s;$/;"	t	typeref:struct:remote_g_packet_guess	file:
remote_get_command	gdb/remote.c	/^remote_get_command (const char *args, int from_tty)$/;"	f	file:
remote_get_noisy_reply	gdb/remote.c	/^remote_target::remote_get_noisy_reply ()$/;"	f	class:remote_target
remote_get_threadinfo	gdb/remote.c	/^remote_target::remote_get_threadinfo (threadref *threadid,$/;"	f	class:remote_target
remote_get_threadlist	gdb/remote.c	/^remote_target::remote_get_threadlist (int startflag, threadref *nextthread,$/;"	f	class:remote_target
remote_get_threads_with_ql	gdb/remote.c	/^remote_target::remote_get_threads_with_ql (threads_listing_context *context)$/;"	f	class:remote_target
remote_get_threads_with_qthreadinfo	gdb/remote.c	/^remote_target::remote_get_threads_with_qthreadinfo (threads_listing_context *context)$/;"	f	class:remote_target
remote_get_threads_with_qxfer	gdb/remote.c	/^remote_target::remote_get_threads_with_qxfer (threads_listing_context *context)$/;"	f	class:remote_target
remote_hostio_close	gdb/remote.c	/^remote_target::remote_hostio_close (int fd, int *remote_errno)$/;"	f	class:remote_target
remote_hostio_error	gdb/remote.c	/^remote_hostio_error (int errnum)$/;"	f	file:
remote_hostio_open	gdb/remote.c	/^remote_target::remote_hostio_open (inferior *inf, const char *filename,$/;"	f	class:remote_target
remote_hostio_parse_result	gdb/remote.c	/^remote_hostio_parse_result (char *buffer, int *retcode,$/;"	f	file:
remote_hostio_pread	gdb/remote.c	/^remote_target::remote_hostio_pread (int fd, gdb_byte *read_buf, int len,$/;"	f	class:remote_target
remote_hostio_pread_vFile	gdb/remote.c	/^remote_target::remote_hostio_pread_vFile (int fd, gdb_byte *read_buf, int len,$/;"	f	class:remote_target
remote_hostio_pwrite	gdb/remote.c	/^remote_target::remote_hostio_pwrite (int fd, const gdb_byte *write_buf, int len,$/;"	f	class:remote_target
remote_hostio_send_command	gdb/remote.c	/^remote_target::remote_hostio_send_command (int command_bytes, int which_packet,$/;"	f	class:remote_target
remote_hostio_set_filesystem	gdb/remote.c	/^remote_target::remote_hostio_set_filesystem (struct inferior *inf,$/;"	f	class:remote_target
remote_hostio_unlink	gdb/remote.c	/^remote_target::remote_hostio_unlink (inferior *inf, const char *filename,$/;"	f	class:remote_target
remote_hw_breakpoint_limit	gdb/remote.c	/^int remote_hw_breakpoint_limit = -1;$/;"	v
remote_hw_watchpoint_length_limit	gdb/remote.c	/^int remote_hw_watchpoint_length_limit = -1;$/;"	v
remote_hw_watchpoint_limit	gdb/remote.c	/^int remote_hw_watchpoint_limit = -1;$/;"	v
remote_interrupt_as	gdb/remote.c	/^remote_target::remote_interrupt_as ()$/;"	f	class:remote_target
remote_interrupt_ns	gdb/remote.c	/^remote_target::remote_interrupt_ns ()$/;"	f	class:remote_target
remote_is_stdio	gdb/gdbserver/remote-utils.c	/^static int remote_is_stdio = 0;$/;"	v	file:
remote_kill_k	gdb/remote.c	/^remote_target::remote_kill_k ()$/;"	f	class:remote_target
remote_mem_address	sim/cris/dv-rv.c	/^  unsigned32 remote_mem_address;$/;"	m	struct:_hw_rv_device	file:
remote_multi_process_p	gdb/remote.c	/^remote_multi_process_p (struct remote_state *rs)$/;"	f	file:
remote_new_objfile	gdb/remote.c	/^remote_new_objfile (struct objfile *objfile)$/;"	f	file:
remote_newthread_step	gdb/remote.c	/^remote_newthread_step (threadref *ref, void *data)$/;"	f	file:
remote_notice_new_inferior	gdb/remote.c	/^remote_target::remote_notice_new_inferior (ptid_t currthread, int executing)$/;"	f	class:remote_target
remote_notif_ack	gdb/remote-notif.c	/^remote_notif_ack (remote_target *remote,$/;"	f
remote_notif_get_pending_events	gdb/remote.c	/^remote_notif_get_pending_events (remote_target *remote, notif_client *nc)$/;"	f
remote_notif_get_pending_events	gdb/remote.c	/^remote_target::remote_notif_get_pending_events (notif_client *nc)$/;"	f	class:remote_target
remote_notif_parse	gdb/remote-notif.c	/^remote_notif_parse (remote_target *remote,$/;"	f
remote_notif_process	gdb/remote-notif.c	/^remote_notif_process (struct remote_notif_state *state,$/;"	f
remote_notif_remove_queued_reply	gdb/remote.c	/^remote_target::remote_notif_remove_queued_reply (ptid_t ptid)$/;"	f	class:remote_target
remote_notif_state	gdb/remote-notif.h	/^struct remote_notif_state$/;"	s
remote_notif_state_allocate	gdb/remote-notif.c	/^remote_notif_state_allocate (remote_target *remote)$/;"	f
remote_notif_state_xfree	gdb/remote-notif.c	/^remote_notif_state_xfree (struct remote_notif_state *state)$/;"	f
remote_notif_stop_ack	gdb/remote.c	/^remote_notif_stop_ack (remote_target *remote,$/;"	f	file:
remote_notif_stop_alloc_reply	gdb/remote.c	/^remote_notif_stop_alloc_reply (void)$/;"	f	file:
remote_notif_stop_can_get_pending_events	gdb/remote.c	/^remote_notif_stop_can_get_pending_events (remote_target *remote,$/;"	f	file:
remote_notif_stop_parse	gdb/remote.c	/^remote_notif_stop_parse (remote_target *remote,$/;"	f
remote_open	gdb/gdbserver/gdbreplay.c	/^remote_open (char *name)$/;"	f	file:
remote_open	gdb/gdbserver/remote-utils.c	/^remote_open (const char *name)$/;"	f
remote_packet_size	gdb/remote.c	/^  long remote_packet_size;$/;"	m	struct:remote_arch_state	file:
remote_packet_size	gdb/remote.c	/^remote_packet_size (remote_target *remote, const protocol_feature *feature,$/;"	f
remote_packet_size	gdb/remote.c	/^remote_target::remote_packet_size (const protocol_feature *feature,$/;"	f	class:remote_target
remote_parse_stop_reply	gdb/remote.c	/^remote_target::remote_parse_stop_reply (char *buf, stop_reply *event)$/;"	f	class:remote_target
remote_prepare	gdb/gdbserver/remote-utils.c	/^remote_prepare (const char *name)$/;"	f
remote_protocol_features	gdb/remote.c	/^static const struct protocol_feature remote_protocol_features[] = {$/;"	v	typeref:struct:protocol_feature	file:
remote_protocol_packets	gdb/remote.c	/^static struct packet_config remote_protocol_packets[PACKET_MAX];$/;"	v	typeref:struct:packet_config	file:
remote_pspace_data	gdb/remote.c	/^static const struct program_space_data *remote_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
remote_pspace_data_cleanup	gdb/remote.c	/^remote_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
remote_put_command	gdb/remote.c	/^remote_put_command (const char *args, int from_tty)$/;"	f	file:
remote_query_attached	gdb/remote.c	/^remote_target::remote_query_attached (int pid)$/;"	f	class:remote_target
remote_query_supported	gdb/remote.c	/^remote_target::remote_query_supported ()$/;"	f	class:remote_target
remote_query_supported_append	gdb/remote.c	/^remote_query_supported_append (std::string *msg, const char *append)$/;"	f	file:
remote_read_bytes	gdb/remote.c	/^remote_target::remote_read_bytes (CORE_ADDR memaddr,$/;"	f	class:remote_target
remote_read_bytes_1	gdb/remote.c	/^remote_target::remote_read_bytes_1 (CORE_ADDR memaddr, gdb_byte *myaddr,$/;"	f	class:remote_target
remote_read_description_p	gdb/remote.c	/^remote_read_description_p (struct target_ops *target)$/;"	f	file:
remote_read_qxfer	gdb/remote.c	/^remote_target::remote_read_qxfer (const char *object_name,$/;"	f	class:remote_target
remote_reg_address	sim/cris/dv-rv.c	/^  unsigned32 remote_reg_address;$/;"	m	struct:_hw_rv_device	file:
remote_register_number	gdb/gdbarch.c	/^  gdbarch_remote_register_number_ftype *remote_register_number;$/;"	m	struct:gdbarch	file:
remote_register_number_and_offset	gdb/remote.c	/^remote_register_number_and_offset (struct gdbarch *gdbarch, int regnum,$/;"	f
remote_resume_with_hc	gdb/remote.c	/^remote_target::remote_resume_with_hc (ptid_t ptid, int step,$/;"	f	class:remote_target
remote_resume_with_vcont	gdb/remote.c	/^remote_target::remote_resume_with_vcont (ptid_t ptid, int step,$/;"	f	class:remote_target
remote_send_printf	gdb/remote.c	/^remote_target::remote_send_printf (const char *format, ...)$/;"	f	class:remote_target
remote_serial_open	gdb/remote.c	/^remote_serial_open (const char *name)$/;"	f	file:
remote_serial_quit_handler	gdb/remote.c	/^remote_serial_quit_handler ()$/;"	f	file:
remote_serial_quit_handler	gdb/remote.c	/^remote_target::remote_serial_quit_handler ()$/;"	f	class:remote_target
remote_serial_write	gdb/remote.c	/^remote_target::remote_serial_write (const char *str, int len)$/;"	f	class:remote_target
remote_set_cmdlist	gdb/remote.c	/^static struct cmd_list_element *remote_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
remote_show_cmdlist	gdb/remote.c	/^static struct cmd_list_element *remote_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
remote_sim_ptid	gdb/remote-sim.c	/^  ptid_t remote_sim_ptid;$/;"	m	struct:sim_inferior_data	file:
remote_state	gdb/remote.c	/^remote_state::remote_state ()$/;"	f	class:remote_state
remote_stop_ns	gdb/remote.c	/^remote_target::remote_stop_ns (ptid_t ptid)$/;"	f	class:remote_target
remote_support_xml	gdb/remote.c	/^static char *remote_support_xml;$/;"	v	file:
remote_supported_packet	gdb/remote.c	/^remote_supported_packet (remote_target *remote,$/;"	f	file:
remote_supports_cond_tracepoints	gdb/remote.c	/^remote_supports_cond_tracepoints ()$/;"	f	file:
remote_supports_fast_tracepoints	gdb/remote.c	/^remote_supports_fast_tracepoints ()$/;"	f	file:
remote_supports_install_in_trace	gdb/remote.c	/^remote_supports_install_in_trace ()$/;"	f	file:
remote_supports_static_tracepoints	gdb/remote.c	/^remote_supports_static_tracepoints ()$/;"	f	file:
remote_target_info	gdb/remote.c	/^static const target_info remote_target_info = {$/;"	v	file:
remote_thread_always_alive	gdb/remote.c	/^remote_thread_always_alive (ptid_t ptid)$/;"	f	file:
remote_threadlist_iterator	gdb/remote.c	/^remote_target::remote_threadlist_iterator (rmt_thread_action stepfunction,$/;"	f	class:remote_target
remote_timeout	gdb/top.c	/^int remote_timeout = 2;$/;"	v
remote_to_local_int	sim/cris/dv-rv.c	/^  unsigned32 remote_to_local_int[32];$/;"	m	struct:_hw_rv_device	file:
remote_unescape_input	gdb/common/rsp-low.c	/^remote_unescape_input (const gdb_byte *buffer, int len,$/;"	f
remote_unpack_thread_info_response	gdb/remote.c	/^remote_target::remote_unpack_thread_info_response (char *pkt,$/;"	f	class:remote_target
remote_unpush_and_throw	gdb/remote.c	/^remote_unpush_and_throw (void)$/;"	f	file:
remote_unpush_target	gdb/remote.c	/^remote_unpush_target (void)$/;"	f	file:
remote_vcont_probe	gdb/remote.c	/^remote_target::remote_vcont_probe ()$/;"	f	class:remote_target
remote_vfork_event_p	gdb/remote.c	/^remote_vfork_event_p (struct remote_state *rs)$/;"	f	file:
remote_vkill	gdb/remote.c	/^remote_target::remote_vkill (int pid)$/;"	f	class:remote_target
remote_write_bytes	gdb/remote.c	/^remote_target::remote_write_bytes (CORE_ADDR memaddr, const gdb_byte *myaddr,$/;"	f	class:remote_target
remote_write_bytes_aux	gdb/remote.c	/^remote_target::remote_write_bytes_aux (const char *header, CORE_ADDR memaddr,$/;"	f	class:remote_target
remote_write_qxfer	gdb/remote.c	/^remote_target::remote_write_qxfer (const char *object_name,$/;"	f	class:remote_target
remote_xfer_live_readonly_partial	gdb/remote.c	/^remote_target::remote_xfer_live_readonly_partial (gdb_byte *readbuf,$/;"	f	class:remote_target
removable	gdb/inferior.h	/^  bool removable = false;$/;"	m	class:inferior
removal_by_action_entry	bfd/elf32-xtensa.c	/^typedef struct removal_by_action_entry_struct removal_by_action_entry;$/;"	t	typeref:struct:removal_by_action_entry_struct	file:
removal_by_action_entry_struct	bfd/elf32-xtensa.c	/^struct removal_by_action_entry_struct$/;"	s	file:
removal_by_action_map	bfd/elf32-xtensa.c	/^typedef struct removal_by_action_map_struct removal_by_action_map;$/;"	t	typeref:struct:removal_by_action_map_struct	file:
removal_by_action_map_struct	bfd/elf32-xtensa.c	/^struct removal_by_action_map_struct$/;"	s	file:
remove	libiberty/pex-common.h	/^  char **remove;$/;"	m	struct:pex_obj
remove_block	gdb/dcache.c	/^remove_block (struct dcache_block **blist, struct dcache_block *block)$/;"	f	file:
remove_bp_reason	gdb/breakpoint.h	/^enum remove_bp_reason$/;"	g
remove_breakpoint	gdb/breakpoint.c	/^remove_breakpoint (struct bp_location *bl)$/;"	f	file:
remove_breakpoint	gdb/nto-procfs.c	/^nto_procfs_target::remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:nto_procfs_target
remove_breakpoint	gdb/record-btrace.c	/^record_btrace_target::remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_btrace_target
remove_breakpoint	gdb/record-full.c	/^record_full_core_target::remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_full_core_target
remove_breakpoint	gdb/record-full.c	/^record_full_target::remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:record_full_target
remove_breakpoint	gdb/remote.c	/^remote_target::remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:remote_target
remove_breakpoint	gdb/target-delegates.c	/^debug_target::remove_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1, enum remove_bp_reason arg2)$/;"	f	class:debug_target
remove_breakpoint	gdb/target-delegates.c	/^dummy_target::remove_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1, enum remove_bp_reason arg2)$/;"	f	class:dummy_target
remove_breakpoint	gdb/target-delegates.c	/^target_ops::remove_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1, enum remove_bp_reason arg2)$/;"	f	class:target_ops
remove_breakpoint_1	gdb/breakpoint.c	/^remove_breakpoint_1 (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_breakpoints	gdb/breakpoint.c	/^remove_breakpoints (void)$/;"	f
remove_breakpoints_inf	gdb/breakpoint.c	/^remove_breakpoints_inf (inferior *inf)$/;"	f
remove_cache_queue_element	sim/frv/profile.c	/^remove_cache_queue_element (SIM_CPU *cpu, int i)$/;"	f	file:
remove_catch_exec	gdb/breakpoint.c	/^remove_catch_exec (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_catch_fork	gdb/breakpoint.c	/^remove_catch_fork (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_catch_solib	gdb/breakpoint.c	/^remove_catch_solib (struct bp_location *ignore, enum remove_bp_reason reason)$/;"	f	file:
remove_catch_syscall	gdb/break-catch-syscall.c	/^remove_catch_syscall (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_catch_vfork	gdb/breakpoint.c	/^remove_catch_vfork (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_count	libiberty/pex-common.h	/^  int remove_count;$/;"	m	struct:pex_obj
remove_cycles	bfd/elf32-spu.c	/^remove_cycles (struct function_info *fun,$/;"	f	file:
remove_dead_literal	bfd/elf32-xtensa.c	/^remove_dead_literal (bfd *abfd,$/;"	f
remove_displaced_stepping_state	gdb/infrun.c	/^remove_displaced_stepping_state (inferior *inf)$/;"	f	file:
remove_dot_suffix	opcodes/aarch64-dis.c	/^remove_dot_suffix (char *name, const aarch64_inst *inst)$/;"	f	file:
remove_dummy_frame	gdb/dummy-frame.c	/^remove_dummy_frame (struct dummy_frame **dummy_ptr)$/;"	f	file:
remove_duplicate_matches	readline/complete.c	/^remove_duplicate_matches (matches)$/;"	f	file:
remove_dups	sim/h8300/writecode.c	/^remove_dups ()$/;"	f	file:
remove_dyn_prop	gdb/gdbtypes.c	/^remove_dyn_prop (enum dynamic_prop_node_kind prop_kind,$/;"	f
remove_exec_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::remove_exec_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
remove_exec_catchpoint	gdb/linux-nat.c	/^linux_nat_target::remove_exec_catchpoint (int pid)$/;"	f	class:linux_nat_target
remove_exec_catchpoint	gdb/remote.c	/^remote_target::remove_exec_catchpoint (int pid)$/;"	f	class:remote_target
remove_exec_catchpoint	gdb/target-delegates.c	/^debug_target::remove_exec_catchpoint (int arg0)$/;"	f	class:debug_target
remove_exec_catchpoint	gdb/target-delegates.c	/^dummy_target::remove_exec_catchpoint (int arg0)$/;"	f	class:dummy_target
remove_exec_catchpoint	gdb/target-delegates.c	/^target_ops::remove_exec_catchpoint (int arg0)$/;"	f	class:target_ops
remove_extra_symbols	gdb/ada-lang.c	/^remove_extra_symbols (std::vector<struct block_symbol> *syms)$/;"	f	file:
remove_fork_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::remove_fork_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
remove_fork_catchpoint	gdb/inf-ptrace.c	/^inf_ptrace_target::remove_fork_catchpoint (int pid)$/;"	f	class:inf_ptrace_target
remove_fork_catchpoint	gdb/linux-nat.c	/^linux_nat_target::remove_fork_catchpoint (int pid)$/;"	f	class:linux_nat_target
remove_fork_catchpoint	gdb/remote.c	/^remote_target::remove_fork_catchpoint (int pid)$/;"	f	class:remote_target
remove_fork_catchpoint	gdb/target-delegates.c	/^debug_target::remove_fork_catchpoint (int arg0)$/;"	f	class:debug_target
remove_fork_catchpoint	gdb/target-delegates.c	/^dummy_target::remove_fork_catchpoint (int arg0)$/;"	f	class:dummy_target
remove_fork_catchpoint	gdb/target-delegates.c	/^target_ops::remove_fork_catchpoint (int arg0)$/;"	f	class:target_ops
remove_history	readline/history.c	/^remove_history (which)$/;"	f
remove_hw_breakpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:aarch64_linux_nat_target
remove_hw_breakpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:arm_linux_nat_target
remove_hw_breakpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:loongarch_linux_nat_target
remove_hw_breakpoint	gdb/nto-procfs.c	/^nto_procfs_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:nto_procfs_target
remove_hw_breakpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:ppc_linux_nat_target
remove_hw_breakpoint	gdb/remote.c	/^remote_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:remote_target
remove_hw_breakpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f	class:s390_linux_nat_target
remove_hw_breakpoint	gdb/target-delegates.c	/^debug_target::remove_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:debug_target
remove_hw_breakpoint	gdb/target-delegates.c	/^dummy_target::remove_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:dummy_target
remove_hw_breakpoint	gdb/target-delegates.c	/^target_ops::remove_hw_breakpoint (struct gdbarch *arg0, struct bp_target_info *arg1)$/;"	f	class:target_ops
remove_hw_watchpoint	gdb/nto-procfs.c	/^nto_procfs_target::remove_hw_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:nto_procfs_target
remove_inferior_command	gdb/inferior.c	/^remove_inferior_command (const char *args, int from_tty)$/;"	f	file:
remove_irrelevant_renamings	gdb/ada-lang.c	/^remove_irrelevant_renamings (std::vector<struct block_symbol> *syms,$/;"	f	file:
remove_jit_event_breakpoints	gdb/breakpoint.c	/^remove_jit_event_breakpoints (void)$/;"	f
remove_leading_whitespaces	opcodes/i386-gen.c	/^remove_leading_whitespaces (char *str)$/;"	f	file:
remove_location	gdb/breakpoint.h	/^  int (*remove_location) (struct bp_location *, enum remove_bp_reason reason);$/;"	m	struct:breakpoint_ops
remove_mask_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::remove_mask_watchpoint (CORE_ADDR addr, CORE_ADDR mask,$/;"	f	class:ppc_linux_nat_target
remove_mask_watchpoint	gdb/target-delegates.c	/^debug_target::remove_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:debug_target
remove_mask_watchpoint	gdb/target-delegates.c	/^dummy_target::remove_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:dummy_target
remove_mask_watchpoint	gdb/target-delegates.c	/^target_ops::remove_mask_watchpoint (CORE_ADDR arg0, CORE_ADDR arg1, enum target_hw_bp_type arg2)$/;"	f	class:target_ops
remove_masked_watchpoint	gdb/breakpoint.c	/^remove_masked_watchpoint (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_memory_breakpoint	gdb/gdbserver/mem-break.c	/^remove_memory_breakpoint (struct raw_breakpoint *bp)$/;"	f
remove_nds32_elf_blank	bfd/elf32-nds32.c	/^remove_nds32_elf_blank (nds32_elf_blank_t *blank_p)$/;"	f	file:
remove_new_fork_children	gdb/remote.c	/^remote_target::remove_new_fork_children (threads_listing_context *context)$/;"	f	class:remote_target
remove_noncomments	bfd/doc/chew.c	/^remove_noncomments (src, dst)$/;"	f	file:
remove_point	gdb/gdbserver/linux-low.h	/^  int (*remove_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:linux_target_ops
remove_point	gdb/gdbserver/target.h	/^  int (*remove_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:target_ops
remove_point	gdb/gdbserver/win32-low.h	/^  int (*remove_point) (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	m	struct:win32_target_ops
remove_process	gdb/gdbserver/inferiors.c	/^remove_process (struct process_info *process)$/;"	f
remove_qualifiers	gdb/c-typeprint.c	/^remove_qualifiers (char *qid)$/;"	f	file:
remove_solib_event_breakpoints	gdb/breakpoint.c	/^remove_solib_event_breakpoints (void)$/;"	f
remove_solib_event_breakpoints_at_next_stop	gdb/breakpoint.c	/^remove_solib_event_breakpoints_at_next_stop (void)$/;"	f
remove_style	readline/doc/texi2html	/^sub remove_style {$/;"	s
remove_symbol_file_command	gdb/symfile.c	/^remove_symbol_file_command (const char *args, int from_tty)$/;"	f	file:
remove_target_sections	gdb/exec.c	/^remove_target_sections (void *owner)$/;"	f
remove_things	readline/doc/texi2html	/^sub remove_things$/;"	s
remove_thread	gdb/gdbserver/inferiors.c	/^remove_thread (struct thread_info *thread)$/;"	f
remove_thread	gdb/remote.c	/^  void remove_thread (ptid_t ptid)$/;"	f	struct:threads_listing_context
remove_threaded_breakpoints	gdb/breakpoint.c	/^remove_threaded_breakpoints (struct thread_info *tp, int silent)$/;"	f	file:
remove_tracepoint	gdb/gdbserver/tracepoint.c	/^remove_tracepoint (struct tracepoint *tpoint)$/;"	f	file:
remove_trailing_whitespace	gdb/cli/cli-utils.c	/^remove_trailing_whitespace (const char *start, const char *s)$/;"	f
remove_trailing_whitespace	gdb/cli/cli-utils.h	/^remove_trailing_whitespace (const char *start, char *s)$/;"	f
remove_trailing_whitespaces	opcodes/i386-gen.c	/^remove_trailing_whitespaces (char *str)$/;"	f	file:
remove_useless_symbols	sim/aarch64/interp.c	/^remove_useless_symbols (asymbol **symbols, long count)$/;"	f	file:
remove_useless_symbols	sim/m32c/trace.c	/^remove_useless_symbols (asymbol ** symbols, long count)$/;"	f	file:
remove_useless_symbols	sim/rl78/trace.c	/^remove_useless_symbols (asymbol ** symbols, long count)$/;"	f	file:
remove_useless_symbols	sim/rx/trace.c	/^remove_useless_symbols (asymbol ** symbols, long count)$/;"	f	file:
remove_user_added_objfile	gdb/solib.c	/^remove_user_added_objfile (struct objfile *objfile)$/;"	f	file:
remove_vfork_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::remove_vfork_catchpoint (int pid)$/;"	f	class:fbsd_nat_target
remove_vfork_catchpoint	gdb/linux-nat.c	/^linux_nat_target::remove_vfork_catchpoint (int pid)$/;"	f	class:linux_nat_target
remove_vfork_catchpoint	gdb/remote.c	/^remote_target::remove_vfork_catchpoint (int pid)$/;"	f	class:remote_target
remove_vfork_catchpoint	gdb/target-delegates.c	/^debug_target::remove_vfork_catchpoint (int arg0)$/;"	f	class:debug_target
remove_vfork_catchpoint	gdb/target-delegates.c	/^dummy_target::remove_vfork_catchpoint (int arg0)$/;"	f	class:dummy_target
remove_vfork_catchpoint	gdb/target-delegates.c	/^target_ops::remove_vfork_catchpoint (int arg0)$/;"	f	class:target_ops
remove_watchpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:aarch64_linux_nat_target
remove_watchpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::remove_watchpoint (CORE_ADDR addr,$/;"	f	class:arm_linux_nat_target
remove_watchpoint	gdb/breakpoint.c	/^remove_watchpoint (struct bp_location *bl, enum remove_bp_reason reason)$/;"	f	file:
remove_watchpoint	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:ia64_linux_nat_target
remove_watchpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:loongarch_linux_nat_target
remove_watchpoint	gdb/mips-linux-nat.c	/^mips_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:mips_linux_nat_target
remove_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:ppc_linux_nat_target
remove_watchpoint	gdb/procfs.c	/^procfs_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:procfs_target
remove_watchpoint	gdb/remote.c	/^remote_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:remote_target
remove_watchpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,$/;"	f	class:s390_linux_nat_target
remove_watchpoint	gdb/target-delegates.c	/^debug_target::remove_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:debug_target
remove_watchpoint	gdb/target-delegates.c	/^dummy_target::remove_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:dummy_target
remove_watchpoint	gdb/target-delegates.c	/^target_ops::remove_watchpoint (CORE_ADDR arg0, int arg1, enum target_hw_bp_type arg2, struct expression *arg3)$/;"	f	class:target_ops
remove_whitespace_and_extra_commas	opcodes/disassemble.c	/^remove_whitespace_and_extra_commas (char *options)$/;"	f
removed	bfd/elf-bfd.h	/^  unsigned int removed : 1;$/;"	m	struct:eh_cie_fde
removed	bfd/elf32-xtensa.c	/^  int removed;$/;"	m	struct:map_action_fn_context_struct	file:
removed	bfd/elf32-xtensa.c	/^  int removed;$/;"	m	struct:removal_by_action_entry_struct	file:
removed	bfd/elf32-xtensa.c	/^  int removed;$/;"	m	struct:xlate_map_context_struct	file:
removed_by_actions	bfd/elf32-xtensa.c	/^removed_by_actions (text_action_list *action_list,$/;"	f	file:
removed_by_actions_map	bfd/elf32-xtensa.c	/^removed_by_actions_map (text_action_list *action_list, bfd_vma offset,$/;"	f	file:
removed_bytes	bfd/elf32-xtensa.c	/^  int removed_bytes;$/;"	m	struct:proposed_action_struct	file:
removed_bytes	bfd/elf32-xtensa.c	/^  int removed_bytes;$/;"	m	struct:text_action_struct	file:
removed_list	bfd/elf32-xtensa.c	/^  removed_literal_list removed_list;$/;"	m	struct:xtensa_relax_info_struct	file:
removed_literal	bfd/elf32-xtensa.c	/^typedef struct removed_literal_struct removed_literal;$/;"	t	typeref:struct:removed_literal_struct	file:
removed_literal_compare	bfd/elf32-xtensa.c	/^removed_literal_compare (const void *a, const void *b)$/;"	f	file:
removed_literal_list	bfd/elf32-xtensa.c	/^typedef struct removed_literal_list_struct removed_literal_list;$/;"	t	typeref:struct:removed_literal_list_struct	file:
removed_literal_list_struct	bfd/elf32-xtensa.c	/^struct removed_literal_list_struct$/;"	s	file:
removed_literal_map_entry	bfd/elf32-xtensa.c	/^typedef struct removed_literal_map_entry_struct removed_literal_map_entry;$/;"	t	typeref:struct:removed_literal_map_entry_struct	file:
removed_literal_map_entry_struct	bfd/elf32-xtensa.c	/^struct removed_literal_map_entry_struct$/;"	s	file:
removed_literal_struct	bfd/elf32-xtensa.c	/^struct removed_literal_struct$/;"	s	file:
remque	libiberty/insque.c	/^remque (struct qelem *elem)$/;"	f
remsf	sim/common/cgen-accfp.c	/^remsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
remsf	sim/common/cgen-fpu.h	/^  SF (*remsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
remtf	sim/common/cgen-fpu.h	/^  TF (*remtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
remxf	sim/common/cgen-fpu.h	/^  XF (*remxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
rename	gdb/gnulib/import/rename.c	24;"	d	file:
rename	include/gdb/callback.h	/^  int (*rename) (host_callback *, const char *, const char *);$/;"	m	struct:host_callback_struct
rename	libiberty/rename.c	/^rename (const char *zfrom, const char *zto)$/;"	f
reopen_exec_file	gdb/corefile.c	/^reopen_exec_file (void)$/;"	f
repeat	sim/m68hc11/dv-m68hc11.c	/^  signed64         repeat;$/;"	m	struct:input_osc	file:
repeat_arguments	gdb/top.c	/^static const char *repeat_arguments;$/;"	v	file:
repeat_count	gdb/valprint.c	/^  int repeat_count;$/;"	m	struct:converted_character	file:
repeat_count_threshold	gdb/valprint.h	/^  unsigned int repeat_count_threshold;$/;"	m	struct:value_print_options
repeat_reg	include/opcode/msp430-decode.h	/^  unsigned		repeat_reg:1;	\/* If set, count is in REG[repeats].  *\/$/;"	m	struct:__anon1250
repeated_header_complaint	gdb/dbxread.c	/^repeated_header_complaint (const char *arg1, int arg2)$/;"	f	file:
repeats	gdb/testsuite/gdb.base/sigrepeat.c	/^static volatile int repeats[2];$/;"	v	file:
repeats	include/opcode/msp430-decode.h	/^  unsigned		repeats:5;	\/* Contains COUNT-1, or register number.  *\/$/;"	m	struct:__anon1250
replace_bit_field	gdb/ia64-tdep.c	/^replace_bit_field (gdb_byte *bundle, long long val, int from, int len)$/;"	f	file:
replace_bits16	include/opcode/arc-func.h	/^replace_bits16 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_bits24	include/opcode/arc-func.h	/^replace_bits24 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_bits24_be	include/opcode/arc-func.h	/^replace_bits24_be (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_bits8	include/opcode/arc-func.h	/^replace_bits8 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp12s	include/opcode/arc-func.h	/^replace_disp12s (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp13s	include/opcode/arc-func.h	/^replace_disp13s (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp21h	include/opcode/arc-func.h	/^replace_disp21h (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp21w	include/opcode/arc-func.h	/^replace_disp21w (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp25h	include/opcode/arc-func.h	/^replace_disp25h (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp25w	include/opcode/arc-func.h	/^replace_disp25w (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp9	include/opcode/arc-func.h	/^replace_disp9 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp9ls	include/opcode/arc-func.h	/^replace_disp9ls (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp9s	include/opcode/arc-func.h	/^replace_disp9s (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_disp9s1	include/opcode/arc-func.h	/^replace_disp9s1 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_func	bfd/elf32-arc.c	/^typedef ATTRIBUTE_UNUSED bfd_vma (*replace_func) (unsigned, int ATTRIBUTE_UNUSED);$/;"	t	file:
replace_history_data	readline/history.c	/^replace_history_data (which,old, new)$/;"	f
replace_history_entry	readline/history.c	/^replace_history_entry (which, line, data)$/;"	f
replace_jli	include/opcode/arc-func.h	/^replace_jli (unsigned insn, int value)$/;"	f
replace_limm	include/opcode/arc-func.h	/^replace_limm (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_limms	include/opcode/arc-func.h	/^replace_limms (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_none	include/opcode/arc-func.h	/^replace_none (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replace_operator_with_call	gdb/ada-lang.c	/^replace_operator_with_call (expression_up *expp, int pc, int nargs,$/;"	f	file:
replace_slotN_contents	gdb/ia64-tdep.c	/^replace_slotN_contents (gdb_byte *bundle, long long instr, int slotnum)$/;"	f	file:
replace_tls_insn	bfd/elf32-xtensa.c	/^replace_tls_insn (Elf_Internal_Rela *rel,$/;"	f	file:
replace_type	gdb/gdbtypes.c	/^replace_type (struct type *ntype, struct type *type)$/;"	f
replace_typedefs	gdb/cp-support.c	/^replace_typedefs (struct demangle_parse_info *info,$/;"	f	file:
replace_typedefs_qualified_name	gdb/cp-support.c	/^replace_typedefs_qualified_name (struct demangle_parse_info *info,$/;"	f	file:
replace_word32	include/opcode/arc-func.h	/^replace_word32 (unsigned insn, int value ATTRIBUTE_UNUSED)$/;"	f
replacement	gdb/cli/cli-decode.h	/^    const char *replacement = nullptr;$/;"	m	struct:cmd_list_element
replacement	gdb/macrotab.h	/^  const char *replacement;$/;"	m	struct:macro_definition
replay	gdb/btrace.h	/^  struct btrace_insn_iterator *replay;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_insn_iterator
replay_memory_access	gdb/record-btrace.c	/^static const char *replay_memory_access = replay_memory_access_read_only;$/;"	v	file:
replay_memory_access_read_only	gdb/record-btrace.c	/^static const char replay_memory_access_read_only[] = "read-only";$/;"	v	file:
replay_memory_access_read_write	gdb/record-btrace.c	/^static const char replay_memory_access_read_write[] = "read-write";$/;"	v	file:
replay_memory_access_types	gdb/record-btrace.c	/^static const char *const replay_memory_access_types[] =$/;"	v	file:
replicate_init	include/som/internal.h	/^  unsigned int replicate_init : 1;$/;"	m	struct:som_subspace_dictionary_record
reply	gdb/gnu-nat.c	/^    mach_port_t reply;		\/* The reply port from the exception call.  *\/$/;"	m	struct:exc_state	file:
report	gdb/contrib/ari/gdb_ari.sh	/^function report(name) {$/;"	f
report	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def report(self, reporter, name):$/;"	m	class:Measure
report	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def report(self, reporter, name):$/;"	m	class:Measurement
report	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def report(self, *args):$/;"	m	class:Reporter
report	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def report(self, test_name, measurement_name, data_points):$/;"	m	class:TextReporter
report	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def report(self, reporter, name):$/;"	m	class:SingleStatisticTestResult
report	gdb/testsuite/gdb.perf/lib/perftest/testresult.py	/^    def report(self, reporter, name):$/;"	m	class:TestResult
report_agent_reqs_errors	gdb/tracepoint.c	/^report_agent_reqs_errors (struct agent_expr *aexpr)$/;"	f	file:
report_duplicate_insns	sim/igen/gen.c	/^  report_duplicate_insns,$/;"	e	enum:__anon562	file:
report_exec_events	gdb/gdbserver/server.h	/^  int report_exec_events = 0;$/;"	m	struct:client_state
report_fork_events	gdb/gdbserver/server.h	/^  int report_fork_events = 0;$/;"	m	struct:client_state
report_initial_inferior	gdb/mi/mi-interp.c	/^report_initial_inferior (struct inferior *inf, void *closure)$/;"	f	file:
report_method	include/bfdlink.h	/^enum report_method$/;"	g
report_no_resumed	gdb/gdbserver/server.c	/^static int report_no_resumed;$/;"	v	file:
report_thread_events	gdb/gdbserver/server.h	/^  int report_thread_events = 0;$/;"	m	struct:client_state
report_thread_events	gdb/linux-nat.c	/^static int report_thread_events;$/;"	v	file:
report_transfer_performance	sim/common/sim-load.c	/^report_transfer_performance (host_callback *callback, unsigned long data_count,$/;"	f	file:
report_vfork_events	gdb/gdbserver/server.h	/^  int report_vfork_events = 0;$/;"	m	struct:client_state
repprefixok	opcodes/i386-opc.h	/^  unsigned int repprefixok:1;$/;"	m	struct:i386_opcode_modifier
req_WAR	sim/frv/cache.h	/^  req_WAR$/;"	e	enum:__anon227
req_flush	sim/frv/cache.h	/^  req_flush,$/;"	e	enum:__anon227
req_invalidate	sim/frv/cache.h	/^  req_invalidate,$/;"	e	enum:__anon227
req_load	sim/frv/cache.h	/^  req_load,$/;"	e	enum:__anon227
req_preload	sim/frv/cache.h	/^  req_preload,$/;"	e	enum:__anon227
req_store	sim/frv/cache.h	/^  req_store,$/;"	e	enum:__anon227
req_unlock	sim/frv/cache.h	/^  req_unlock,$/;"	e	enum:__anon227
reqno	sim/frv/cache.h	/^  unsigned reqno;$/;"	m	struct:__anon233
reqno	sim/frv/cache.h	/^  unsigned reqno;$/;"	m	struct:__anon234
reqno	sim/frv/cache.h	/^  unsigned reqno;$/;"	m	struct:__anon238
reqno	sim/frv/cache.h	/^  unsigned reqno;$/;"	m	struct:__anon241
reqno	sim/frv/cache.h	/^  unsigned reqno;$/;"	m	struct:frv_cache_request
reqno	sim/frv/profile.c	/^  unsigned reqno;$/;"	m	struct:__anon245	file:
reqno	sim/frv/profile.c	/^  unsigned reqno;$/;"	m	struct:__anon246	file:
reqno	sim/frv/profile.h	/^  unsigned reqno;$/;"	m	struct:__anon248
reqstd_address	gdb/breakpoint.h	/^  CORE_ADDR reqstd_address;$/;"	m	struct:bp_target_info
request	sim/bfin/dv-bfin_pint.c	/^  bu32 request;$/;"	m	struct:bfin_pint	file:
request	sim/frv/cache.h	/^  FRV_CACHE_REQUEST *request;$/;"	m	struct:__anon236
request	sim/frv/profile.c	/^  enum cache_request request;$/;"	m	struct:__anon245	typeref:enum:__anon245::cache_request	file:
request	sim/mn10300/dv-mn103int.c	/^  unsigned request;$/;"	m	struct:mn103int_group	file:
request_cache_flush	sim/frv/profile.c	/^request_cache_flush (SIM_CPU *cpu, FRV_CACHE *cache, int cycles)$/;"	f
request_cache_invalidate	sim/frv/profile.c	/^request_cache_invalidate (SIM_CPU *cpu, FRV_CACHE *cache, int cycles)$/;"	f
request_cache_load	sim/frv/profile.c	/^request_cache_load (SIM_CPU *cpu, INT regnum, int regtype, int cycles)$/;"	f
request_cache_preload	sim/frv/profile.c	/^request_cache_preload (SIM_CPU *cpu, FRV_CACHE *cache, int cycles)$/;"	f
request_cache_unlock	sim/frv/profile.c	/^request_cache_unlock (SIM_CPU *cpu, FRV_CACHE *cache, int cycles)$/;"	f
request_complete	sim/frv/profile.c	/^request_complete (SIM_CPU *cpu, CACHE_QUEUE_ELEMENT *q)$/;"	f	file:
request_interrupt	gdb/gdbserver/target.h	/^  void (*request_interrupt) (void);$/;"	m	struct:target_ops
requested_address	gdb/breakpoint.h	/^  CORE_ADDR requested_address = 0;$/;"	m	class:bp_location
requests	gdb/symfile.c	/^  std::vector<struct memory_write_request> requests;$/;"	m	struct:load_section_data	typeref:struct:load_section_data::memory_write_request	file:
requests	sim/frv/cache.h	/^  FRV_CACHE_REQUEST      *requests;$/;"	m	struct:__anon239
require_available	gdb/value.c	/^require_available (const struct value *value)$/;"	f	file:
require_btrace	gdb/record-btrace.c	/^require_btrace (void)$/;"	f	file:
require_btrace_thread	gdb/record-btrace.c	/^require_btrace_thread (void)$/;"	f	file:
require_comma	gdb/gdbserver/hostio.c	/^require_comma (char **pp)$/;"	f	file:
require_data	gdb/gdbserver/hostio.c	/^require_data (char *p, int p_len, char **data, int *data_len)$/;"	f	file:
require_end	gdb/gdbserver/hostio.c	/^require_end (char *p)$/;"	f	file:
require_filename	gdb/gdbserver/hostio.c	/^require_filename (char **pp, char *filename)$/;"	f	file:
require_int	gdb/gdbserver/hostio.c	/^require_int (char **pp, int *value)$/;"	f	file:
require_not_optimized_out	gdb/value.c	/^require_not_optimized_out (const struct value *value)$/;"	f	file:
require_partial_symbols	gdb/psymtab.c	/^require_partial_symbols (struct objfile *objfile, int verbose)$/;"	f
require_record_target	gdb/record.c	/^require_record_target (void)$/;"	f	file:
require_running_or_break	gdb/gdbserver/server.c	54;"	d	file:
require_running_or_return	gdb/gdbserver/server.c	47;"	d	file:
require_rvalue	gdb/ax-gdb.c	/^require_rvalue (struct agent_expr *ax, struct axs_value *value)$/;"	f
require_sec	opcodes/nds32-dis.c	/^  bfd_boolean        require_sec;$/;"	m	struct:objdump_disasm_info	file:
require_target_regions	gdb/memattr.c	/^require_target_regions (void)$/;"	f	file:
require_user_regions	gdb/memattr.c	/^require_user_regions (int from_tty)$/;"	f	file:
require_valid_fd	gdb/gdbserver/hostio.c	/^require_valid_fd (int fd)$/;"	f	file:
required	gdb/guile/guile-internal.h	/^  int required;$/;"	m	struct:__anon1875
required_argument	include/getopt.h	98;"	d
reread_symbols	gdb/symfile.c	/^reread_symbols (void)$/;"	f
res	intl/plural-exp.h	/^  struct expression *res;$/;"	m	struct:parse_args	typeref:struct:parse_args::expression
res	libiberty/testsuite/test-strtol.c	/^  integer_type res;$/;"	m	struct:test_data_t	file:
res_n_size	bfd/elf32-nios2.c	/^    bfd_vma res_n_size;$/;"	m	struct:elf32_nios2_link_hash_table	file:
resbank_1	sim/testsuite/sim/sh/resbank.s	/^resbank_1:$/;"	l
resbank_2	sim/testsuite/sim/sh/resbank.s	/^resbank_2:$/;"	l
reschedule	gdb/gdbserver/remote-utils.c	/^reschedule (void)$/;"	f	file:
reschedule	gdb/ser-base.c	/^reschedule (struct serial *scb)$/;"	f	file:
reschedule	sim/cris/traps.c	/^reschedule (SIM_CPU *current_cpu)$/;"	f	file:
reservation	sim/ppc/cpu.c	/^  memory_reservation reservation;$/;"	m	struct:_cpu	file:
reserved	bfd/elfxx-mips.c	/^	long	reserved;$/;"	m	struct:runtime_pdr	file:
reserved	bfd/mach-o.h	/^  unsigned int reserved;$/;"	m	struct:bfd_mach_o_header
reserved	bfd/mach-o.h	/^  unsigned int reserved;$/;"	m	struct:bfd_mach_o_version_min_command
reserved	bfd/pef.h	/^  unsigned char reserved;$/;"	m	struct:bfd_pef_section
reserved	bfd/pef.h	/^  unsigned long reserved;$/;"	m	struct:bfd_pef_header
reserved	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t reserved[7+48];$/;"	m	struct:__anon1846
reserved	gdb/hppa-tdep.h	/^    unsigned int reserved:1;	\/* 5 *\/$/;"	m	struct:unwind_table_entry
reserved	gdb/testsuite/gdb.base/morestack.c	/^void *reserved;$/;"	v
reserved	include/coff/sym.h	/^	unsigned reserved : 13;	\/* reserved: must be zero *\/$/;"	m	struct:pdr
reserved	include/coff/sym.h	/^	unsigned reserved : 1;	\/* reserved *\/$/;"	m	struct:__anon1567
reserved	include/coff/sym.h	/^	unsigned reserved : 22;  \/* reserved for future use *\/$/;"	m	struct:fdr
reserved	include/coff/sym.h	/^	unsigned reserved:13;	\/* reserved for future use *\/$/;"	m	struct:ecoff_extr
reserved	include/elf/nfp.h	/^  uint32_t reserved;$/;"	m	struct:__anon1438
reserved	include/mach-o/external.h	/^  unsigned char reserved[4];	\/* Reserved (on 64-bit version only).  *\/$/;"	m	struct:mach_o_header_external
reserved	include/mach-o/external.h	/^  unsigned char reserved[4];$/;"	m	struct:mach_o_version_min_command_external
reserved	include/som/internal.h	/^  unsigned int reserved : 11;$/;"	m	struct:som_space_dictionary_record
reserved	include/som/internal.h	/^  unsigned int reserved : 12;$/;"	m	struct:som_aux_id
reserved	include/som/internal.h	/^  unsigned int reserved : 4;$/;"	m	struct:som_subspace_dictionary_record
reserved	include/som/lst.h	/^  unsigned char reserved;$/;"	m	struct:som_external_lst_symbol_record
reserved	libiberty/simple-object-mach-o.c	/^  unsigned char reserved[4];	\/* Reserved.  Duh.  *\/$/;"	m	struct:mach_o_header_64	file:
reserved	libiberty/simple-object-mach-o.c	/^  unsigned int reserved;$/;"	m	struct:simple_object_mach_o_attributes	file:
reserved	libiberty/simple-object-mach-o.c	/^  unsigned int reserved;$/;"	m	struct:simple_object_mach_o_read	file:
reserved	readline/readline.h	/^  char reserved[64];$/;"	m	struct:readline_state
reserved	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint reserved;$/;"	f	struct:DotZLib.ZStream
reserved	zlib/zlib.h	/^    uLong   reserved;   \/* reserved for future use *\/$/;"	m	struct:z_stream_s
reserved0	bfd/elfxx-mips.c	/^  bfd_byte reserved0[4];$/;"	m	struct:__anon1051	file:
reserved0	bfd/elfxx-mips.c	/^  unsigned long reserved0;	\/* Zero?  *\/$/;"	m	struct:__anon1050	file:
reserved1	bfd/elfxx-mips.c	/^  bfd_byte reserved1[4];$/;"	m	struct:__anon1051	file:
reserved1	bfd/elfxx-mips.c	/^  unsigned long reserved1;	\/* Zero?  *\/$/;"	m	struct:__anon1050	file:
reserved1	bfd/mach-o.h	/^  unsigned long reserved1;$/;"	m	struct:bfd_mach_o_section
reserved1	bfd/ppcboot.c	/^  bfd_byte		reserved1[470];		\/* reserved *\/$/;"	m	struct:ppcboot_hdr	file:
reserved1	gdb/gdbserver/i387-fp.c	/^  unsigned char reserved1[48];$/;"	m	struct:i387_xsave	file:
reserved1	gdb/hppa-tdep.h	/^    unsigned int reserved1:1;	\/* 26 *\/$/;"	m	struct:unwind_table_entry
reserved1	include/mach-o/external.h	/^  unsigned char reserved1[4];$/;"	m	struct:mach_o_section_32_external
reserved1	include/mach-o/external.h	/^  unsigned char reserved1[4];$/;"	m	struct:mach_o_section_64_external
reserved1	libiberty/simple-object-mach-o.c	/^  unsigned char reserved1[4];$/;"	m	struct:mach_o_section_32	file:
reserved1	libiberty/simple-object-mach-o.c	/^  unsigned char reserved1[4];$/;"	m	struct:mach_o_section_64	file:
reserved2	bfd/mach-o.h	/^  unsigned long reserved2;$/;"	m	struct:bfd_mach_o_section
reserved2	gdb/gdbserver/i387-fp.c	/^  unsigned char reserved2[40];$/;"	m	struct:i387_xsave	file:
reserved2	gdb/hppa-tdep.h	/^    unsigned int reserved2:1;	\/* 4 *\/$/;"	m	struct:unwind_table_entry
reserved2	include/mach-o/external.h	/^  unsigned char reserved2[4];$/;"	m	struct:mach_o_section_32_external
reserved2	include/mach-o/external.h	/^  unsigned char reserved2[4];$/;"	m	struct:mach_o_section_64_external
reserved2	include/som/internal.h	/^  unsigned int reserved2 : 5;$/;"	m	struct:som_subspace_dictionary_record
reserved2	include/som/internal.h	/^  unsigned int reserved2 : 8;$/;"	m	struct:som_space_dictionary_record
reserved2	libiberty/simple-object-mach-o.c	/^  unsigned char reserved2[4];$/;"	m	struct:mach_o_section_32	file:
reserved2	libiberty/simple-object-mach-o.c	/^  unsigned char reserved2[4];$/;"	m	struct:mach_o_section_64	file:
reserved3	bfd/mach-o.h	/^  unsigned long reserved3;$/;"	m	struct:bfd_mach_o_section
reserved3	gdb/gdbserver/i387-fp.c	/^  unsigned char reserved3[56];$/;"	m	struct:i387_xsave	file:
reserved3	include/mach-o/external.h	/^  unsigned char reserved3[4];$/;"	m	struct:mach_o_section_64_external
reserved3	libiberty/simple-object-mach-o.c	/^  unsigned char reserved3[4];$/;"	m	struct:mach_o_section_64	file:
reserved4	gdb/gdbserver/i387-fp.c	/^  unsigned char reserved4[128];$/;"	m	struct:i387_xsave	file:
reserved5	gdb/gdbserver/i387-fp.c	/^  unsigned char reserved5[48];$/;"	m	struct:i387_xsave	file:
reserved_a	bfd/pef.h	/^  unsigned char reserved_a;$/;"	m	struct:bfd_pef_imported_library
reserved_b	bfd/pef.h	/^  unsigned short reserved_b;$/;"	m	struct:bfd_pef_imported_library
reserved_for_flags	include/hp-symtab.h	/^  unsigned int reserved_for_flags: 16;\/* for future use; -- must be $/;"	m	struct:DOC_info_PXDB_header_struct
reserved_for_flags	include/hp-symtab.h	/^  unsigned int reserved_for_flags: 18; \/* for future use; -- must be set to zero.  *\/$/;"	m	struct:DOC_info_header_struct
reserved_gotno	bfd/elfxx-mips.c	/^  unsigned int reserved_gotno;$/;"	m	struct:mips_elf_link_hash_table	file:
reset	gdb/common/gdb_ref_ptr.h	/^  void reset (T *obj)$/;"	f	class:gdb::ref_ptr
reset	gdb/parser-defs.h	/^  void reset (innermost_block_tracker_types t = INNERMOST_BLOCK_FOR_SYMBOLS)$/;"	f	class:innermost_block_tracker
reset	gdb/utils.c	/^gdb_argv::reset (const char *s)$/;"	f	class:gdb_argv
reset	sim/erc32/erc32.c	/^reset()$/;"	f
resetOutput	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected void resetOutput()$/;"	m	class:DotZLib.CodecBase
reset_acc_flags	sim/frv/profile.c	/^reset_acc_flags (SIM_CPU *cpu, INT acc)$/;"	f	file:
reset_all	sim/erc32/func.c	/^reset_all()$/;"	f
reset_all_packet_configs_support	gdb/remote.c	/^reset_all_packet_configs_support (void)$/;"	f	file:
reset_cc_flags	sim/frv/profile.c	/^reset_cc_flags (SIM_CPU *cpu, INT cc)$/;"	f	file:
reset_command_nest_depth	gdb/cli/cli-script.c	/^reset_command_nest_depth (void)$/;"	f
reset_completion_match_result	gdb/completer.h	/^  completion_match_result &reset_completion_match_result ()$/;"	f	class:completion_tracker
reset_count	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    def reset_count (cls):$/;"	m	class:TestUnwinder
reset_decoder	sim/rx/rx.c	/^reset_decoder (void)$/;"	f
reset_default_bindings	readline/readline.c	/^reset_default_bindings ()$/;"	f	file:
reset_ecs	gdb/infrun.c	/^reset_ecs (struct execution_control_state *ecs, struct thread_info *tp)$/;"	f	file:
reset_fr_flags	sim/frv/profile.c	/^reset_fr_flags (SIM_CPU *cpu, INT fr)$/;"	f	file:
reset_gr_flags	sim/frv/profile.c	/^reset_gr_flags (SIM_CPU *cpu, INT gr)$/;"	f	file:
reset_mask	sim/frv/registers.h	/^  USI reset_mask;     \/* bits which are reset *\/$/;"	m	struct:__anon225
reset_match_list	gdb/completer.c	/^completion_result::reset_match_list ()$/;"	f	class:completion_result
reset_operand_qualifier	opcodes/aarch64-opc.h	/^reset_operand_qualifier (aarch64_inst *inst, int idx)$/;"	f
reset_oscillators	sim/m68hc11/dv-m68hc11.c	/^reset_oscillators (struct hw *me)$/;"	f	file:
reset_pipeline_stats	sim/rx/rx.c	/^reset_pipeline_stats (void)$/;"	f
reset_prompt_for_continue_wait_time	gdb/utils.c	/^reset_prompt_for_continue_wait_time (void)$/;"	f
reset_readchar	gdb/gdbserver/remote-utils.c	/^reset_readchar (void)$/;"	f	file:
reset_saved_regs	gdb/mips-tdep.c	/^reset_saved_regs (struct gdbarch *gdbarch, struct mips_frame_cache *this_cache)$/;"	f	file:
reset_stat	sim/erc32/func.c	/^reset_stat(sregs)$/;"	f
reset_symtab_globals	gdb/buildsym.c	/^reset_symtab_globals (void)$/;"	f	file:
reset_value	sim/frv/registers.h	/^  USI reset_value;    \/* value for software reset *\/$/;"	m	struct:__anon225
resize_buffer	gdb/macroexp.c	/^  void resize_buffer (int n)$/;"	f	struct:macro_buffer
resize_section_table	gdb/exec.c	/^resize_section_table (struct target_section_table *table, int adjustment)$/;"	f	file:
resize_symbol_cache	gdb/symtab.c	/^resize_symbol_cache (struct symbol_cache *cache, unsigned int new_size)$/;"	f	file:
resmap	libdecnumber/decNumber.c	/^static const uByte resmap[10]={0, 3, 3, 3, 3, 5, 7, 7, 7, 7};$/;"	v	file:
resolution	include/plugin-api.h	/^  int resolution;$/;"	m	struct:ld_plugin_symbol
resolvable	gdb/testsuite/gdb.dwarf2/dw2-noloc.S	/^resolvable:$/;"	l
resolve	gdb/ada-lang.c	/^resolve (expression_up *expp, int void_context_p)$/;"	f	file:
resolve	gdb/sol-thread.c	1195;"	d	file:
resolve_dynamic_array	gdb/gdbtypes.c	/^resolve_dynamic_array (struct type *type,$/;"	f	file:
resolve_dynamic_range	gdb/gdbtypes.c	/^resolve_dynamic_range (struct type *dyn_range_type,$/;"	f	file:
resolve_dynamic_struct	gdb/gdbtypes.c	/^resolve_dynamic_struct (struct type *type,$/;"	f	file:
resolve_dynamic_type	gdb/gdbtypes.c	/^resolve_dynamic_type (struct type *type, const gdb_byte *valaddr,$/;"	f
resolve_dynamic_type_internal	gdb/gdbtypes.c	/^resolve_dynamic_type_internal (struct type *type,$/;"	f	file:
resolve_dynamic_union	gdb/gdbtypes.c	/^resolve_dynamic_union (struct type *type,$/;"	f	file:
resolve_msgsend	gdb/objc-lang.c	/^resolve_msgsend (CORE_ADDR pc, CORE_ADDR *new_pc)$/;"	f	file:
resolve_msgsend_stret	gdb/objc-lang.c	/^resolve_msgsend_stret (CORE_ADDR pc, CORE_ADDR *new_pc)$/;"	f	file:
resolve_msgsend_super	gdb/objc-lang.c	/^resolve_msgsend_super (CORE_ADDR pc, CORE_ADDR *new_pc)$/;"	f	file:
resolve_msgsend_super_stret	gdb/objc-lang.c	/^resolve_msgsend_super_stret (CORE_ADDR pc, CORE_ADDR *new_pc)$/;"	f	file:
resolve_sal_pc	gdb/breakpoint.c	/^resolve_sal_pc (struct symtab_and_line *sal)$/;"	f
resolve_section	bfd/elflink.c	/^resolve_section (const char *name,$/;"	f	file:
resolve_section_groups	include/bfdlink.h	/^  unsigned int resolve_section_groups: 1;$/;"	m	struct:bfd_link_info
resolve_subexp	gdb/ada-lang.c	/^resolve_subexp (expression_up *expp, int *pos, int deprocedure_p,$/;"	f	file:
resolve_symbol	bfd/elflink.c	/^resolve_symbol (const char *name,$/;"	f	file:
resolver_hwcap	gdb/testsuite/gdb.base/gnu-ifunc.c	/^volatile unsigned long resolver_hwcap = -1;$/;"	v
resource_limit_kind	gdb/utils.h	/^enum resource_limit_kind$/;"	g
resource_start	bfd/peXXigen.c	/^  bfd_byte * resource_start;$/;"	m	struct:rsrc_regions	file:
resources_needed	gdb/breakpoint.h	/^  int (*resources_needed) (const struct bp_location *);$/;"	m	struct:breakpoint_ops
resources_needed_masked_watchpoint	gdb/breakpoint.c	/^resources_needed_masked_watchpoint (const struct bp_location *bl)$/;"	f	file:
resources_needed_ranged_breakpoint	gdb/breakpoint.c	/^resources_needed_ranged_breakpoint (const struct bp_location *bl)$/;"	f	file:
resources_needed_watchpoint	gdb/breakpoint.c	/^resources_needed_watchpoint (const struct bp_location *bl)$/;"	f	file:
response_action	gdb/gdbserver/tracepoint.c	/^response_action (char *packet, struct tracepoint *tpoint,$/;"	f	file:
response_needed	gdb/gdbserver/server.c	/^static int response_needed;$/;"	v	file:
response_source	gdb/gdbserver/tracepoint.c	/^response_source (char *packet,$/;"	f	file:
response_tracepoint	gdb/gdbserver/tracepoint.c	/^response_tracepoint (char *packet, struct tracepoint *tpoint)$/;"	f	file:
response_tsv	gdb/gdbserver/tracepoint.c	/^response_tsv (char *packet, struct trace_state_variable *tsv)$/;"	f	file:
response_ust_marker	gdb/gdbserver/tracepoint.c	/^response_ust_marker (char *packet, const struct marker *st)$/;"	f	file:
rest	gdb/guile/guile-internal.h	/^  int rest;$/;"	m	struct:__anon1875
rest_read_compressed	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T rest_read_compressed; \/* number of byte to be decompressed *\/$/;"	m	struct:__anon994	file:
rest_read_uncompressed	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T rest_read_uncompressed;\/*number of byte to be obtained after decomp*\/$/;"	m	struct:__anon994	file:
restart	gdb/gnulib/import/msvc-inval.h	/^  jmp_buf restart;$/;"	m	struct:gl_msvc_inval_per_thread
restart	gdb/remote.c	/^vcont_builder::restart ()$/;"	f	class:vcont_builder
restart_command	gdb/linux-fork.c	/^restart_command (const char *args, int from_tty)$/;"	f	file:
restart_symtab	gdb/buildsym.c	/^restart_symtab (struct compunit_symtab *cust,$/;"	f
restart_threads	gdb/infrun.c	/^restart_threads (struct thread_info *event_thread)$/;"	f	file:
restart_valid	gdb/gnulib/import/msvc-inval.h	/^  int restart_valid;$/;"	m	struct:gl_msvc_inval_per_thread
restfpr	bfd/elf64-ppc.c	/^restfpr (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restfpr0_tail	bfd/elf64-ppc.c	/^restfpr0_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restfpr1_tail	bfd/elf64-ppc.c	/^restfpr1_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restgpr0	bfd/elf64-ppc.c	/^restgpr0 (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restgpr0_tail	bfd/elf64-ppc.c	/^restgpr0_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restgpr1	bfd/elf64-ppc.c	/^restgpr1 (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restgpr1_tail	bfd/elf64-ppc.c	/^restgpr1_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restore	gdb/regcache.c	/^regcache::restore (readonly_detached_regcache *src)$/;"	f	class:regcache
restore_acc_busy_for_mmac	sim/frv/profile-fr550.c	/^restore_acc_busy_for_mmac (SIM_CPU *cpu,$/;"	f	file:
restore_active_ext_lang	gdb/extension.c	/^restore_active_ext_lang (struct active_ext_lang_state *previous)$/;"	f
restore_attr	zlib/contrib/untgz/untgz.c	/^void restore_attr(struct attr_item **list)$/;"	f
restore_binary_file	gdb/cli/cli-dump.c	/^restore_binary_file (const char *filename, struct callback_data *data)$/;"	f	file:
restore_child_signals_mask	gdb/linux-nat.c	/^restore_child_signals_mask (sigset_t *prev_mask)$/;"	f	file:
restore_cleanups	gdb/common/cleanups.c	/^restore_cleanups (struct cleanup *chain)$/;"	f
restore_command	gdb/cli/cli-dump.c	/^restore_command (const char *args, int from_tty)$/;"	f	file:
restore_cwd	gdb/gnulib/import/save-cwd.c	/^restore_cwd (const struct saved_cwd *cwd)$/;"	f
restore_double_register_busy	sim/frv/profile-fr500.c	/^restore_double_register_busy (SIM_CPU *cpu, INT in_FRi, INT in_FRj, INT out_FRk,$/;"	f	file:
restore_fd	libiberty/pex-unix.c	/^restore_fd(int old_fd, int save_fd, int flags)$/;"	f	file:
restore_final_cleanups	gdb/common/cleanups.c	/^restore_final_cleanups (struct cleanup *chain)$/;"	f
restore_float_register_busy	sim/frv/profile-fr500.c	/^restore_float_register_busy (SIM_CPU *cpu, INT in_FRi, INT in_FRj, INT out_FRk,$/;"	f	file:
restore_float_register_busy	sim/frv/profile-fr550.c	/^restore_float_register_busy (SIM_CPU *cpu,$/;"	f	file:
restore_float_register_busy_for_media	sim/frv/profile-fr550.c	/^restore_float_register_busy_for_media (SIM_CPU *cpu,$/;"	f	file:
restore_group	gdb/reggroups.c	/^static struct reggroup restore_group = { "restore", INTERNAL_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
restore_infcall_control_state	gdb/infrun.c	/^restore_infcall_control_state (struct infcall_control_state *inf_status)$/;"	f
restore_infcall_suspend_state	gdb/infrun.c	/^restore_infcall_suspend_state (struct infcall_suspend_state *inf_state)$/;"	f
restore_inferior	gdb/target.c	/^target_terminal::restore_inferior (void)$/;"	f	class:target_terminal
restore_my_cleanups	gdb/common/cleanups.c	/^restore_my_cleanups (struct cleanup **pmy_chain, struct cleanup *chain)$/;"	f	file:
restore_old_foreground_pgrp	gdb/gdbserver/fork-child.c	/^restore_old_foreground_pgrp (void)$/;"	f	file:
restore_original_signals_state	gdb/common/signals-state-save-restore.c	/^restore_original_signals_state (void)$/;"	f
restore_r4	gdb/arm-tdep.h	/^      unsigned int restore_r4 : 1; \/* Used r4 as scratch.  *\/$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1654
restore_reggroup	gdb/reggroups.c	/^struct reggroup *const restore_reggroup = &restore_group;$/;"	v
restore_section_callback	gdb/cli/cli-dump.c	/^restore_section_callback (bfd *ibfd, asection *isec, void *args)$/;"	f	file:
restore_selected_frame	gdb/infrun.c	/^restore_selected_frame (const frame_id &fid)$/;"	f	file:
restore_selected_frame	gdb/thread.c	/^restore_selected_frame (struct frame_id a_frame_id, int frame_level)$/;"	f	file:
restore_stdio	sim/erc32/erc32.c	/^restore_stdio()$/;"	f
restvr	bfd/elf64-ppc.c	/^restvr (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
restvr_tail	bfd/elf64-ppc.c	/^restvr_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
result	gdb/cp-name-parser.y	/^result		:	start$/;"	l
result	gdb/findvar.c	/^  struct bound_minimal_symbol result;$/;"	m	struct:minsym_lookup_data	typeref:struct:minsym_lookup_data::bound_minimal_symbol	file:
result	gdb/guile/scm-safe-call.c	/^  const char *result;$/;"	m	struct:c_data	file:
result	gdb/guile/scm-string.c	/^  SCM result;$/;"	m	struct:scm_from_stringn_data	file:
result	gdb/guile/scm-string.c	/^  char *result;$/;"	m	struct:scm_to_stringn_data	file:
result	gdb/linespec.c	/^  struct linespec result;$/;"	m	struct:ls_parser	typeref:struct:ls_parser::linespec	file:
result	gdb/linespec.c	/^  } result;$/;"	m	struct:collect_info	typeref:struct:collect_info::__anon1797	file:
result	gdb/symtab.c	/^  struct block_symbol result;$/;"	m	struct:global_sym_lookup_data	typeref:struct:global_sym_lookup_data::block_symbol	file:
result	gdb/testsuite/gdb.guile/scm-breakpoint.c	/^int result = 0;$/;"	v
result	gdb/testsuite/gdb.opt/inline-bt.c	/^volatile int result;$/;"	v
result	gdb/testsuite/gdb.opt/inline-cmds.c	/^volatile int result;$/;"	v
result	gdb/testsuite/gdb.opt/inline-locals.c	/^volatile int result;$/;"	v
result	gdb/testsuite/gdb.python/py-breakpoint.c	/^int result = 0;$/;"	v
result	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float result,resultd,resultld; $/;"	v
result	gdb/valprint.c	/^  enum wchar_iterate_result result;$/;"	m	struct:converted_character	typeref:enum:converted_character::wchar_iterate_result	file:
result	include/gdb/callback.h	/^  long result;$/;"	m	struct:cb_syscall
result	opcodes/nds32-asm.h	/^  int result;$/;"	m	struct:nds32_asm_desc
result	sim/testsuite/common/alu-tst.c	/^  unsigned64 result;$/;"	m	struct:__anon853	file:
result2	include/gdb/callback.h	/^  long result2;$/;"	m	struct:cb_syscall
result_type	gdb/common/hash_enum.h	/^  typedef size_t result_type;$/;"	t	struct:gdb::hash_enum
result_type_of_xmethod	gdb/value.c	/^result_type_of_xmethod (struct value *method, int argc, struct value **argv)$/;"	f
resultd	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float result,resultd,resultld; $/;"	v
resultld	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^float result,resultd,resultld; $/;"	v
resultp	gdb/coffread.c	/^    asection **resultp;$/;"	m	struct:find_targ_sec_arg	file:
resultp	gdb/xcoffread.c	/^    int *resultp;$/;"	m	struct:find_targ_sec_arg	file:
resultvar	gdb/testsuite/gdb.compile/compile-ifunc.c	/^static int resultvar;$/;"	v	file:
resume	gdb/aix-thread.c	/^aix_thread_target::resume (ptid_t ptid, int step, enum gdb_signal sig)$/;"	f	class:aix_thread_target
resume	gdb/bsd-uthread.c	/^bsd_uthread_target::resume (ptid_t ptid, int step, enum gdb_signal sig)$/;"	f	class:bsd_uthread_target
resume	gdb/cli/cli-interp.c	/^cli_interp::resume ()$/;"	f	class:cli_interp
resume	gdb/darwin-nat.c	/^darwin_nat_target::resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:darwin_nat_target
resume	gdb/fbsd-nat.c	/^fbsd_nat_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:fbsd_nat_target
resume	gdb/gdbserver/linux-low.h	/^  struct thread_resume *resume;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::thread_resume
resume	gdb/gdbserver/server.c	/^resume (struct thread_resume *actions, size_t num_actions)$/;"	f	file:
resume	gdb/gdbserver/target.h	/^  void (*resume) (struct thread_resume *resume_info, size_t n);$/;"	m	struct:target_ops
resume	gdb/gnu-nat.c	/^gnu_nat_target::resume (ptid_t ptid, int step, enum gdb_signal sig)$/;"	f	class:gnu_nat_target
resume	gdb/go32-nat.c	/^go32_nat_target::resume (ptid_t ptid, int step, enum gdb_signal siggnal)$/;"	f	class:go32_nat_target
resume	gdb/i386-fbsd-nat.c	/^i386_fbsd_nat_target::resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:i386_fbsd_nat_target
resume	gdb/inf-ptrace.c	/^inf_ptrace_target::resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:inf_ptrace_target
resume	gdb/infrun.c	/^resume (gdb_signal sig)$/;"	f
resume	gdb/linux-nat.c	/^linux_nat_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:linux_nat_target
resume	gdb/linux-thread-db.c	/^thread_db_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:thread_db_target
resume	gdb/mi/mi-interp.c	/^mi_interp::resume ()$/;"	f	class:mi_interp
resume	gdb/nto-procfs.c	/^nto_procfs_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:nto_procfs_target
resume	gdb/procfs.c	/^procfs_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:procfs_target
resume	gdb/ravenscar-thread.c	/^ravenscar_thread_target::resume (ptid_t ptid, int step, enum gdb_signal siggnal)$/;"	f	class:ravenscar_thread_target
resume	gdb/record-btrace.c	/^record_btrace_target::resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:record_btrace_target
resume	gdb/record-full.c	/^record_full_core_target::resume (ptid_t ptid, int step,$/;"	f	class:record_full_core_target
resume	gdb/record-full.c	/^record_full_target::resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f	class:record_full_target
resume	gdb/remote-sim.c	/^gdbsim_target::resume (ptid_t ptid, int step, enum gdb_signal siggnal)$/;"	f	class:gdbsim_target
resume	gdb/remote.c	/^remote_target::resume (ptid_t ptid, int step, enum gdb_signal siggnal)$/;"	f	class:remote_target
resume	gdb/sol-thread.c	/^sol_thread_target::resume (ptid_t ptid, int step, enum gdb_signal signo)$/;"	f	class:sol_thread_target
resume	gdb/target-delegates.c	/^debug_target::resume (ptid_t arg0, int arg1, enum gdb_signal arg2)$/;"	f	class:debug_target
resume	gdb/target-delegates.c	/^dummy_target::resume (ptid_t arg0, int arg1, enum gdb_signal arg2)$/;"	f	class:dummy_target
resume	gdb/target-delegates.c	/^target_ops::resume (ptid_t arg0, int arg1, enum gdb_signal arg2)$/;"	f	class:target_ops
resume	gdb/tui/tui-interp.c	/^tui_interp::resume ()$/;"	f	class:tui_interp
resume	gdb/windows-nat.c	/^windows_nat_target::resume (ptid_t ptid, int step, enum gdb_signal sig)$/;"	f	class:windows_nat_target
resume_1	gdb/infrun.c	/^resume_1 (enum gdb_signal sig)$/;"	f	file:
resume_callback	gdb/stubs/ia64vms-stub.c	/^resume_callback (pthreadDebugClient_t context)$/;"	f	file:
resume_clear_callback	gdb/linux-nat.c	/^resume_clear_callback (struct lwp_info *lp, void *data)$/;"	f	file:
resume_clear_thread_private_info	gdb/remote.c	/^resume_clear_thread_private_info (struct thread_info *thread)$/;"	f	file:
resume_continue	gdb/target/resume.h	/^  resume_continue,$/;"	e	enum:resume_kind
resume_data	gdb/remote-sim.c	/^struct resume_data$/;"	s	file:
resume_inferior_threads_param	gdb/darwin-nat.c	/^struct resume_inferior_threads_param$/;"	s	file:
resume_is_step	gdb/go32-nat.c	/^static int resume_is_step;$/;"	v	file:
resume_kind	gdb/target/resume.h	/^enum resume_kind$/;"	g
resume_list	sim/common/sim-module.h	/^  MODULE_RESUME_LIST *resume_list;$/;"	m	struct:module_list
resume_lwp	gdb/linux-nat.c	/^resume_lwp (struct lwp_info *lp, int step, enum gdb_signal signo)$/;"	f	file:
resume_sc	gdb/gnu-nat.h	/^    int resume_sc;		\/* Sc resulting from the last resume.  *\/$/;"	m	struct:proc
resume_set_callback	gdb/linux-nat.c	/^resume_set_callback (struct lwp_info *lp, void *data)$/;"	f	file:
resume_siggnal	gdb/remote-sim.c	/^  enum gdb_signal resume_siggnal;$/;"	m	struct:sim_inferior_data	typeref:enum:sim_inferior_data::gdb_signal	file:
resume_signal	gdb/go32-nat.c	/^static int resume_signal = -1;$/;"	v	file:
resume_status_pending_p	gdb/gdbserver/linux-low.c	/^resume_status_pending_p (thread_info *thread)$/;"	f	file:
resume_step	gdb/remote-sim.c	/^  int resume_step;$/;"	m	struct:sim_inferior_data	file:
resume_step	gdb/target/resume.h	/^  resume_step,$/;"	e	enum:resume_kind
resume_stop	gdb/target/resume.h	/^  resume_stop$/;"	e	enum:resume_kind
resume_stopped_resumed_lwps	gdb/gdbserver/linux-low.c	/^resume_stopped_resumed_lwps (thread_info *thread)$/;"	f	file:
resume_stopped_resumed_lwps	gdb/linux-nat.c	/^resume_stopped_resumed_lwps (struct lwp_info *lp, void *data)$/;"	f	file:
resume_wallclock	sim/common/sim-events.h	/^  SIM_ELAPSED_TIME resume_wallclock;$/;"	m	struct:_sim_events
resumebpt	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void resumebpt (int val)$/;"	f	class:NextOverThrowDerivates
resumebpt_test	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^resumebpt_test (int x)$/;"	f
resumed	gdb/gdbthread.h	/^  int resumed = 0;$/;"	m	class:thread_info
resumed	gdb/linux-nat.h	/^  int resumed;$/;"	m	struct:lwp_info
resumed_callback	gdb/linux-nat.c	/^resumed_callback (struct lwp_info *lp, void *data)$/;"	f	file:
resumed_thread_with_pending_status	gdb/infrun.c	/^resumed_thread_with_pending_status (struct thread_info *tp,$/;"	f	file:
resumes	gdb/testsuite/gdb.base/longjmp.c	/^volatile int resumes = 0;$/;"	v
ret	gdb/testsuite/gdb.cp/virtfunc.cc	/^int ret;$/;"	v
ret	gdb/windows-nat.c	/^  struct objfile *ret;$/;"	m	struct:safe_symbol_file_add_args	typeref:struct:safe_symbol_file_add_args::objfile	file:
ret	sim/aarch64/simulator.c	/^ret (sim_cpu *cpu)$/;"	f	file:
ret_addr_bytes	gdb/m32c-tdep.c	/^  int ret_addr_bytes;$/;"	m	struct:gdbarch_tdep	file:
retaddr_column	gdb/dwarf2-frame.h	/^  const ULONGEST retaddr_column;$/;"	m	struct:dwarf2_frame_state
retaddr_reg	gdb/dwarf2-frame.c	/^  struct dwarf2_frame_state_reg retaddr_reg;$/;"	m	struct:dwarf2_frame_cache	typeref:struct:dwarf2_frame_cache::dwarf2_frame_state_reg	file:
rete	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
rethrow	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void rethrow (int val)$/;"	f	class:NextOverThrowDerivates
rethrowit	gdb/testsuite/gdb.cp/exceptprint.cc	/^rethrowit (T val)$/;"	f
reti	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
reti	sim/testsuite/sim/bfin/cec-non-operating-env.s	/^	reti = r0;$/;"	d
reti	sim/testsuite/sim/bfin/usp.S	/^	reti = r0;$/;"	d
retn	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
retn	sim/testsuite/sim/bfin/cec-non-operating-env.s	/^	retn = r0;$/;"	d
retrieve_contents	bfd/elf32-xtensa.c	/^retrieve_contents (bfd *abfd, asection *sec, bfd_boolean keep_memory)$/;"	f	file:
retrieve_internal_relocs	bfd/elf32-xtensa.c	/^retrieve_internal_relocs (bfd *abfd, asection *sec, bfd_boolean keep_memory)$/;"	f	file:
retrieve_local_syms	bfd/elf32-avr.c	/^retrieve_local_syms (bfd *input_bfd)$/;"	f	file:
retrieve_local_syms	bfd/elf32-xtensa.c	/^retrieve_local_syms (bfd *input_bfd)$/;"	f	file:
rets	opcodes/bfin-dis.c	/^  bu32 rets;$/;"	m	struct:saved_state	file:
rets	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
rett_err	sim/erc32/sis.h	/^    int             rett_err;	\/* IU in jmpl\/restore error state (Rev.0) *\/$/;"	m	struct:pstate
return_1	gdb/testsuite/gdb.base/watch-cond-infcall.c	/^return_1 (void)$/;"	f
return_1	gdb/testsuite/gdb.mi/basics.c	/^int return_1 ()$/;"	f
return_address	sim/ppc/emul_chirp.c	/^  unsigned_word return_address;$/;"	m	struct:_os_emul_data	file:
return_address_register	gdb/dwarf2-frame.c	/^  ULONGEST return_address_register;$/;"	m	struct:dwarf2_cie	file:
return_buffer	sim/frv/cache.h	/^  FRV_CACHE_RETURN_BUFFER return_buffer;$/;"	m	struct:__anon235
return_child_result	gdb/main.c	/^int return_child_result = 0;$/;"	v
return_child_result_value	gdb/main.c	/^int return_child_result_value = -1;$/;"	v
return_command	gdb/stack.c	/^return_command (const char *retval_exp, int from_tty)$/;"	f
return_false	gdb/testsuite/gdb.cp/bool.cc	/^return_false ()$/;"	f
return_false	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state.c	/^return_false (void)$/;"	f
return_in_first_hidden_param_p	gdb/gdbarch.c	/^  gdbarch_return_in_first_hidden_param_p_ftype *return_in_first_hidden_param_p;$/;"	m	struct:gdbarch	file:
return_in_memory	gdb/alpha-tdep.h	/^  int (*return_in_memory) (struct type *type);$/;"	m	struct:gdbarch_tdep
return_inst	opcodes/microblaze-opcm.h	/^  return_inst, immediate_inst, special_inst, memory_load_inst,$/;"	e	enum:microblaze_instr_type
return_kind	gdb/m68hc11-tdep.c	/^  enum insn_return_kind return_kind;$/;"	m	struct:m68hc11_unwind_cache	typeref:enum:m68hc11_unwind_cache::insn_return_kind	file:
return_list	gdb/python/lib/gdb/frames.py	/^def return_list(name):$/;"	f
return_mask	gdb/common/common-exceptions.h	/^} return_mask;$/;"	t	typeref:enum:__anon1762
return_match	gdb/ada-lang.c	/^return_match (struct type *func_type, struct type *context_type)$/;"	f	file:
return_meta_info	gdb/infcall.c	/^  struct call_return_meta_info return_meta_info;$/;"	m	struct:call_thread_fsm	typeref:struct:call_thread_fsm::call_return_meta_info	file:
return_one	gdb/testsuite/gdb.base/catch-gdb-caused-signals.c	/^return_one (void)$/;"	f
return_pc	gdb/cris-tdep.c	/^  CORE_ADDR return_pc;$/;"	m	struct:cris_unwind_cache	file:
return_pc	gdb/m68hc11-tdep.c	/^  CORE_ADDR return_pc;$/;"	m	struct:m68hc11_unwind_cache	file:
return_reason	gdb/common/common-exceptions.h	/^enum return_reason$/;"	g
return_reg	gdb/alpha-tdep.c	/^  int return_reg;$/;"	m	struct:alpha_heuristic_unwind_cache	file:
return_regnum	gdb/nios2-tdep.c	/^  int return_regnum;$/;"	m	struct:nios2_unwind_cache	file:
return_regnum	gdb/tic6x-tdep.c	/^  int return_regnum;$/;"	m	struct:tic6x_unwind_cache	file:
return_to_enclosing_type	gdb/python/lib/gdb/command/explore.py	/^    def return_to_enclosing_type():$/;"	m	class:Explorer
return_to_enclosing_type_prompt	gdb/python/lib/gdb/command/explore.py	/^    def return_to_enclosing_type_prompt():$/;"	m	class:Explorer
return_to_parent_value	gdb/python/lib/gdb/command/explore.py	/^    def return_to_parent_value():$/;"	m	class:Explorer
return_to_parent_value_prompt	gdb/python/lib/gdb/command/explore.py	/^    def return_to_parent_value_prompt():$/;"	m	class:Explorer
return_true	gdb/testsuite/gdb.cp/bool.cc	/^return_true ()$/;"	f
return_type	gdb/python/py-finishbreakpoint.c	/^  PyObject *return_type;$/;"	m	struct:finish_breakpoint_object	file:
return_value	gdb/gdbarch.c	/^  gdbarch_return_value_ftype *return_value;$/;"	m	struct:gdbarch	file:
return_value	gdb/infcall.c	/^  struct value *return_value;$/;"	m	struct:call_thread_fsm	typeref:struct:call_thread_fsm::value	file:
return_value	gdb/infcmd.c	/^  struct return_value_info return_value;$/;"	m	struct:finish_command_fsm	typeref:struct:finish_command_fsm::return_value_info	file:
return_value	gdb/python/py-finishbreakpoint.c	/^  PyObject *return_value;$/;"	m	struct:finish_breakpoint_object	file:
return_value	gdb/thread-fsm.h	/^  struct return_value_info *(*return_value) (struct thread_fsm *self);$/;"	m	struct:thread_fsm_ops	typeref:struct:thread_fsm_ops::return_value
return_value_convention	gdb/defs.h	/^enum return_value_convention$/;"	g
return_value_info	gdb/infcmd.c	/^struct return_value_info$/;"	s	file:
retval	bfd/mmo.c	/^    bfd_boolean retval;$/;"	m	struct:mmo_write_sec_info	file:
retval	include/hp-symtab.h	/^  dnttpointer retval         ;     \/* return type, if any          *\/$/;"	m	struct:dntt_type_func_template
retval	include/hp-symtab.h	/^  dnttpointer retval;          \/* return type, if any          *\/$/;"	m	struct:dntt_type_doc_function
retval	include/hp-symtab.h	/^  dnttpointer retval;$/;"	m	struct:dntt_type_function
retval	include/hp-symtab.h	/^  dnttpointer retval;$/;"	m	struct:dntt_type_functype
retx	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
retx	sim/testsuite/sim/bfin/cec-non-operating-env.s	/^	retx = r0;$/;"	d
reuse_time	gdb/testsuite/gdb.threads/tid-reuse.c	/^unsigned int reuse_time = -1;$/;"	v
rev	opcodes/sparc-opc.c	2417;"	d	file:
rev	opcodes/sparc-opc.c	2425;"	d	file:
rev32	sim/aarch64/simulator.c	/^rev32 (sim_cpu *cpu)$/;"	f	file:
rev64	sim/aarch64/simulator.c	/^rev64 (sim_cpu *cpu)$/;"	f	file:
rev_number	include/oasys.h	/^    unsigned char rev_number;$/;"	m	struct:oasys_header_record
reverse_continue	gdb/reverse.c	/^reverse_continue (const char *args, int from_tty)$/;"	f	file:
reverse_finish	gdb/reverse.c	/^reverse_finish (const char *args, int from_tty)$/;"	f	file:
reverse_funcinfo_list	bfd/dwarf2.c	/^reverse_funcinfo_list (struct funcinfo *head)$/;"	f	file:
reverse_n	sim/common/sim-core.c	/^reverse_n (unsigned_1 *dest,$/;"	f	file:
reverse_next	gdb/reverse.c	/^reverse_next (const char *args, int from_tty)$/;"	f	file:
reverse_nexti	gdb/reverse.c	/^reverse_nexti (const char *args, int from_tty)$/;"	f	file:
reverse_search_command	gdb/source.c	/^reverse_search_command (const char *regex, int from_tty)$/;"	f	file:
reverse_state	gdb/tilegx-tdep.c	/^enum reverse_state$/;"	g	file:
reverse_step	gdb/reverse.c	/^reverse_step (const char *args, int from_tty)$/;"	f	file:
reverse_stepi	gdb/reverse.c	/^reverse_stepi (const char *args, int from_tty)$/;"	f	file:
reverse_varinfo_list	bfd/dwarf2.c	/^reverse_varinfo_list (struct varinfo *head)$/;"	f	file:
revh32	sim/aarch64/simulator.c	/^revh32 (sim_cpu *cpu)$/;"	f	file:
revh64	sim/aarch64/simulator.c	/^revh64 (sim_cpu *cpu)$/;"	f	file:
revision	intl/gmo.h	/^  nls_uint32 revision;$/;"	m	struct:mo_file_header
revision_date	include/oasys.h	/^    bfd_byte revision_date[12];$/;"	m	struct:oasys_extarchive_header
revision_date	include/oasys.h	/^    char revision_date[12];$/;"	m	struct:oasys_archive_header
rewind	gdb/mi/mi-out.c	/^mi_ui_out::rewind ()$/;"	f	class:mi_ui_out
rewinddir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (rewinddir);$/;"	v
rewinddir	gdb/gnulib/import/dirent.in.h	120;"	d
rewinddir	gdb/gnulib/import/rewinddir.c	/^rewinddir (DIR *dirp)$/;"	f
rewrite_elf_program_header	bfd/elf.c	/^rewrite_elf_program_header (bfd *ibfd, bfd *obfd)$/;"	f	file:
rewrite_source_path	gdb/source.c	/^rewrite_source_path (const char *path)$/;"	f	class:gdb
rex	opcodes/i386-dis.c	/^static int rex;$/;"	v	file:
rex64	opcodes/i386-opc.h	/^  unsigned int rex64:1;$/;"	m	struct:i386_opcode_modifier
rex_b	gdb/i386-tdep.c	/^  uint8_t rex_b;$/;"	m	struct:i386_record_s	file:
rex_ignored	opcodes/i386-dis.c	/^static int rex_ignored;$/;"	v	file:
rex_prefix_p	gdb/amd64-tdep.c	/^rex_prefix_p (gdb_byte pfx)$/;"	f	file:
rex_used	opcodes/i386-dis.c	/^static int rex_used;$/;"	v	file:
rex_x	gdb/i386-tdep.c	/^  uint8_t rex_x;$/;"	m	struct:i386_record_s	file:
rfa	include/vms/lbr.h	/^  struct vms_rfa rfa;$/;"	m	struct:vms_elfidx	typeref:struct:vms_elfidx::vms_rfa
rfa	include/vms/lbr.h	/^  struct vms_rfa rfa;$/;"	m	struct:vms_idx	typeref:struct:vms_idx::vms_rfa
rfa	include/vms/lbr.h	/^  struct vms_rfa rfa;$/;"	m	struct:vms_kbn	typeref:struct:vms_kbn::vms_rfa
rfd	bfd/ecofflink.c	/^  struct shuffle *rfd;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
rfd	include/coff/alpha.h	/^  unsigned char	rfd[4];$/;"	m	struct:rfd_ext
rfd	include/coff/mips.h	/^  unsigned char	rfd[4];$/;"	m	struct:rfd_ext
rfd	include/coff/sym.h	/^	unsigned	rfd : 12;    \/* index into the file indirect table *\/$/;"	m	struct:__anon1569
rfd	include/coff/sym.h	/^	unsigned long	rfd;    \/* index into the file table *\/$/;"	m	struct:__anon1570
rfdBase	include/coff/sym.h	/^	long	rfdBase;	\/* index into the file indirect table *\/$/;"	m	struct:fdr
rfdNil	include/coff/sym.h	390;"	d
rfdNil	include/coff/sym.h	414;"	d
rfd_end	bfd/ecofflink.c	/^  struct shuffle *rfd_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
rfd_ext	include/coff/alpha.h	/^struct rfd_ext {$/;"	s
rfd_ext	include/coff/mips.h	/^struct rfd_ext$/;"	s
rfoo	gdb/testsuite/gdb.cp/koenig.cc	/^    int rfoo(){ return 31; }$/;"	f	class:R
rgLn	include/hp-symtab.h	/^  unsigned int  *rgLn;		\/* line pointer array, if any	   *\/$/;"	m	struct:quick_source
rgbReserved	include/coff/pe.h	/^    char rgbReserved[12];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1529
rgbReserved	include/coff/pe.h	/^    char rgbReserved[2];$/;"	m	struct:external_AUX_SYMBOL_EX::__anon1531
rgid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^gid_t rgid = -1, egid = -1, sgid = -1;$/;"	v
rhat	sim/mcore/interp.c	272;"	d	file:
rhomboidal	gdb/testsuite/gdb.base/step-test.c	/^struct rhomboidal {$/;"	s	file:
rhomboidal	gdb/testsuite/gdb.reverse/step-reverse.c	/^struct rhomboidal {$/;"	s	file:
ri64type	gdb/mips-tdep.c	/^  ri64type,			\/* 11  5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
ri_cprmask	include/elf/alpha.h	/^  unsigned long ri_cprmask[4];$/;"	m	struct:__anon1423
ri_cprmask	include/elf/mips.h	/^  unsigned char ri_cprmask[4][4];$/;"	m	struct:__anon1476
ri_cprmask	include/elf/mips.h	/^  unsigned char ri_cprmask[4][4];$/;"	m	struct:__anon1483
ri_cprmask	include/elf/mips.h	/^  unsigned long ri_cprmask[4];$/;"	m	struct:__anon1475
ri_cprmask	include/elf/mips.h	/^  unsigned long ri_cprmask[4];$/;"	m	struct:__anon1484
ri_gp_value	include/elf/alpha.h	/^  long ri_gp_value;$/;"	m	struct:__anon1423
ri_gp_value	include/elf/mips.h	/^  bfd_vma ri_gp_value;$/;"	m	struct:__anon1484
ri_gp_value	include/elf/mips.h	/^  long ri_gp_value;$/;"	m	struct:__anon1475
ri_gp_value	include/elf/mips.h	/^  unsigned char ri_gp_value[4];$/;"	m	struct:__anon1476
ri_gp_value	include/elf/mips.h	/^  unsigned char ri_gp_value[8];$/;"	m	struct:__anon1483
ri_gprmask	include/elf/alpha.h	/^  unsigned long ri_gprmask;$/;"	m	struct:__anon1423
ri_gprmask	include/elf/mips.h	/^  unsigned char ri_gprmask[4];$/;"	m	struct:__anon1476
ri_gprmask	include/elf/mips.h	/^  unsigned char ri_gprmask[4];$/;"	m	struct:__anon1483
ri_gprmask	include/elf/mips.h	/^  unsigned long ri_gprmask;$/;"	m	struct:__anon1475
ri_gprmask	include/elf/mips.h	/^  unsigned long ri_gprmask;$/;"	m	struct:__anon1484
ri_pad	include/elf/mips.h	/^  unsigned char ri_pad[4];$/;"	m	struct:__anon1483
ri_pad	include/elf/mips.h	/^  unsigned long ri_pad;$/;"	m	struct:__anon1484
riat_fast	sim/sh/interp.c	/^riat_fast (unsigned char *insn_ptr, int endianw)$/;"	f	file:
right	bfd/mmo.c	/^    struct mmo_symbol_trie *right;$/;"	m	struct:mmo_symbol_trie	typeref:struct:mmo_symbol_trie::mmo_symbol_trie	file:
right	include/demangle.h	/^      struct demangle_component *right;$/;"	m	struct:demangle_component::__anon1603::__anon1614	typeref:struct:demangle_component::__anon1603::__anon1614::demangle_component
right	include/fibheap.h	/^  struct fibnode *right;$/;"	m	struct:fibnode	typeref:struct:fibnode::fibnode
right	include/splay-tree.h	/^  splay_tree_node right;$/;"	m	struct:splay_tree_node_s
right_assoc	gdb/parser-defs.h	/^    int right_assoc;$/;"	m	struct:op_print
rightshift	bfd/bfd-in2.h	/^  unsigned int rightshift;$/;"	m	struct:reloc_howto_struct
rightshift	include/opcode/tilegx.h	/^  unsigned int rightshift : 2;$/;"	m	struct:tilegx_operand
rightshift	include/opcode/tilepro.h	/^  unsigned int rightshift : 2;$/;"	m	struct:tilepro_operand
rimm16	opcodes/bfin-dis.c	448;"	d	file:
rimm16	sim/bfin/bfin-sim.c	288;"	d	file:
rindex	libiberty/rindex.c	/^rindex (const char *s, int c)$/;"	f
rindex	readline/examples/rlfe/os.h	136;"	d
rindex7_abs20	include/opcode/cr16.h	/^  rindex7_abs20, rindex8_abs20,$/;"	e	enum:__anon1328
rindex8_abs20	include/opcode/cr16.h	/^  rindex7_abs20, rindex8_abs20,$/;"	e	enum:__anon1328
rindex_disps22	include/opcode/crx.h	/^    rindex_disps6, rindex_disps22,$/;"	e	enum:__anon1264
rindex_disps6	include/opcode/crx.h	/^    rindex_disps6, rindex_disps22,$/;"	e	enum:__anon1264
rint	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (rint);$/;"	v
rint	gdb/gnulib/import/math.in.h	1736;"	d
rintf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (rintf);$/;"	v
rintf	gdb/gnulib/import/math.in.h	1722;"	d
rintl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (rintl);$/;"	v
rintl	gdb/gnulib/import/math.in.h	1750;"	d
rip	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rip;$/;"	m	struct:user_regs64_struct
ripBits	opcodes/xgate-dis.c	/^ripBits (unsigned int *operandBitsRemaining,$/;"	f	file:
rip_offset	gdb/i386-tdep.c	/^  int rip_offset;$/;"	m	struct:i386_record_s	file:
rip_relative_offset	gdb/amd64-tdep.c	/^rip_relative_offset (struct amd64_insn *insn)$/;"	f	file:
riscv_arg_info	gdb/riscv-tdep.c	/^struct riscv_arg_info$/;"	s	file:
riscv_arg_location	gdb/riscv-tdep.c	/^riscv_arg_location (struct gdbarch *gdbarch,$/;"	f	file:
riscv_arg_reg	gdb/riscv-tdep.c	/^  riscv_arg_reg (int first, int last)$/;"	f	struct:riscv_arg_reg
riscv_arg_reg	gdb/riscv-tdep.c	/^struct riscv_arg_reg$/;"	s	file:
riscv_arg_regs_available	gdb/riscv-tdep.c	/^riscv_arg_regs_available (struct riscv_arg_reg *reg)$/;"	f	file:
riscv_assign_reg_location	gdb/riscv-tdep.c	/^riscv_assign_reg_location (struct riscv_arg_info::location *loc,$/;"	f	file:
riscv_assign_stack_location	gdb/riscv-tdep.c	/^riscv_assign_stack_location (struct riscv_arg_info::location *loc,$/;"	f	file:
riscv_breakpoint_kind_from_pc	gdb/riscv-tdep.c	/^riscv_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
riscv_call_arg_complex_float	gdb/riscv-tdep.c	/^riscv_call_arg_complex_float (struct riscv_arg_info *ainfo,$/;"	f	file:
riscv_call_arg_scalar_float	gdb/riscv-tdep.c	/^riscv_call_arg_scalar_float (struct riscv_arg_info *ainfo,$/;"	f	file:
riscv_call_arg_scalar_int	gdb/riscv-tdep.c	/^riscv_call_arg_scalar_int (struct riscv_arg_info *ainfo,$/;"	f	file:
riscv_call_arg_struct	gdb/riscv-tdep.c	/^riscv_call_arg_struct (struct riscv_arg_info *ainfo,$/;"	f	file:
riscv_call_info	gdb/riscv-tdep.c	/^  riscv_call_info (struct gdbarch *gdbarch)$/;"	f	struct:riscv_call_info
riscv_call_info	gdb/riscv-tdep.c	/^struct riscv_call_info$/;"	s	file:
riscv_compatible	bfd/cpu-riscv.c	/^riscv_compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
riscv_debug_infcall	gdb/riscv-tdep.c	/^static unsigned int riscv_debug_infcall = 0;$/;"	v	file:
riscv_delete_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^riscv_delete_pcgp_hi_reloc(riscv_pcgp_relocs *p, bfd_vma hi_sec_off)$/;"	f	file:
riscv_delete_pcgp_lo_reloc	bfd/elfnn-riscv.c	/^riscv_delete_pcgp_lo_reloc (riscv_pcgp_relocs *p ATTRIBUTE_UNUSED,$/;"	f	file:
riscv_disassemble_insn	opcodes/riscv-dis.c	/^riscv_disassemble_insn (bfd_vma memaddr, insn_t word, disassemble_info *info)$/;"	f	file:
riscv_dummy_id	gdb/riscv-tdep.c	/^riscv_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
riscv_elf_add_sub_reloc	bfd/elfxx-riscv.c	/^riscv_elf_add_sub_reloc (bfd *abfd,$/;"	f	file:
riscv_elf_adjust_dynamic_symbol	bfd/elfnn-riscv.c	/^riscv_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
riscv_elf_append_rela	bfd/elfnn-riscv.c	/^riscv_elf_append_rela (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f	file:
riscv_elf_check_relocs	bfd/elfnn-riscv.c	/^riscv_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
riscv_elf_copy_indirect_symbol	bfd/elfnn-riscv.c	/^riscv_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
riscv_elf_create_dynamic_sections	bfd/elfnn-riscv.c	/^riscv_elf_create_dynamic_sections (bfd *dynobj,$/;"	f	file:
riscv_elf_create_got_section	bfd/elfnn-riscv.c	/^riscv_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
riscv_elf_finish_dynamic_sections	bfd/elfnn-riscv.c	/^riscv_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
riscv_elf_finish_dynamic_symbol	bfd/elfnn-riscv.c	/^riscv_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
riscv_elf_gc_mark_hook	bfd/elfnn-riscv.c	/^riscv_elf_gc_mark_hook (asection *sec,$/;"	f	file:
riscv_elf_got_plt_val	bfd/elfnn-riscv.c	/^riscv_elf_got_plt_val (bfd_vma plt_index, struct bfd_link_info *info)$/;"	f	file:
riscv_elf_grok_prstatus	bfd/elfnn-riscv.c	/^riscv_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
riscv_elf_grok_psinfo	bfd/elfnn-riscv.c	/^riscv_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
riscv_elf_hash_entry	bfd/elfnn-riscv.c	75;"	d	file:
riscv_elf_hash_table	bfd/elfnn-riscv.c	120;"	d	file:
riscv_elf_link_hash_entry	bfd/elfnn-riscv.c	/^struct riscv_elf_link_hash_entry$/;"	s	file:
riscv_elf_link_hash_table	bfd/elfnn-riscv.c	/^struct riscv_elf_link_hash_table$/;"	s	file:
riscv_elf_link_hash_table_create	bfd/elfnn-riscv.c	/^riscv_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
riscv_elf_object_p	bfd/elfnn-riscv.c	/^riscv_elf_object_p (bfd *abfd)$/;"	f	file:
riscv_elf_plt_sym_val	bfd/elfnn-riscv.c	/^riscv_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
riscv_elf_record_got_reference	bfd/elfnn-riscv.c	/^riscv_elf_record_got_reference (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
riscv_elf_record_tls_type	bfd/elfnn-riscv.c	/^riscv_elf_record_tls_type (bfd *abfd, struct elf_link_hash_entry *h,$/;"	f	file:
riscv_elf_relocate_section	bfd/elfnn-riscv.c	/^riscv_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
riscv_elf_rtype_to_howto	bfd/elfxx-riscv.c	/^riscv_elf_rtype_to_howto (bfd *abfd, unsigned int r_type)$/;"	f
riscv_elf_size_dynamic_sections	bfd/elfnn-riscv.c	/^riscv_elf_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
riscv_find_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^riscv_find_pcgp_hi_reloc(riscv_pcgp_relocs *p, bfd_vma hi_sec_off)$/;"	f	file:
riscv_find_pcgp_lo_reloc	bfd/elfnn-riscv.c	/^riscv_find_pcgp_lo_reloc (riscv_pcgp_relocs *p, bfd_vma hi_sec_off)$/;"	f	file:
riscv_finish_dyn	bfd/elfnn-riscv.c	/^riscv_finish_dyn (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
riscv_fpr_names	opcodes/riscv-dis.c	/^static const char * const *riscv_fpr_names;$/;"	v	file:
riscv_fpr_names_abi	opcodes/riscv-opc.c	/^const char * const riscv_fpr_names_abi[NFPR] = {$/;"	v
riscv_fpr_names_numeric	opcodes/riscv-opc.c	/^const char * const riscv_fpr_names_numeric[NFPR] =$/;"	v
riscv_frame_align	gdb/riscv-tdep.c	/^riscv_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
riscv_frame_cache	gdb/riscv-tdep.c	/^riscv_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
riscv_frame_prev_register	gdb/riscv-tdep.c	/^riscv_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
riscv_frame_this_id	gdb/riscv-tdep.c	/^riscv_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
riscv_frame_unwind	gdb/riscv-tdep.c	/^static const struct frame_unwind riscv_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
riscv_free_pcgp_relocs	bfd/elfnn-riscv.c	/^riscv_free_pcgp_relocs (riscv_pcgp_relocs *p,$/;"	f	file:
riscv_free_pcrel_relocs	bfd/elfnn-riscv.c	/^riscv_free_pcrel_relocs (riscv_pcrel_relocs *p)$/;"	f	file:
riscv_gdb_reg_names	gdb/riscv-tdep.c	/^static const char * const riscv_gdb_reg_names[RISCV_LAST_FP_REGNUM + 1] =$/;"	v	file:
riscv_gdbarch_init	gdb/riscv-tdep.c	/^riscv_gdbarch_init (struct gdbarch_info info,$/;"	f	file:
riscv_global_pointer_value	bfd/elfnn-riscv.c	/^riscv_global_pointer_value (struct bfd_link_info *info)$/;"	f	file:
riscv_gpr_names	opcodes/riscv-dis.c	/^static const char * const *riscv_gpr_names;$/;"	v	file:
riscv_gpr_names_abi	opcodes/riscv-opc.c	/^const char * const riscv_gpr_names_abi[NGPR] = {$/;"	v
riscv_gpr_names_numeric	opcodes/riscv-opc.c	/^const char * const riscv_gpr_names_numeric[NGPR] =$/;"	v
riscv_has_feature	gdb/riscv-tdep.c	/^riscv_has_feature (struct gdbarch *gdbarch, char feature)$/;"	f	file:
riscv_has_fp_abi	gdb/riscv-tdep.c	/^riscv_has_fp_abi (struct gdbarch *gdbarch)$/;"	f	file:
riscv_has_fp_regs	gdb/riscv-tdep.c	/^riscv_has_fp_regs (struct gdbarch *gdbarch)$/;"	f	file:
riscv_inferior_data	gdb/riscv-tdep.c	/^riscv_inferior_data (struct inferior *const inf)$/;"	f
riscv_inferior_data	gdb/riscv-tdep.c	/^struct riscv_inferior_data$/;"	s	file:
riscv_inferior_data_cleanup	gdb/riscv-tdep.c	/^riscv_inferior_data_cleanup (struct inferior *inf, void *data)$/;"	f	file:
riscv_inferior_data_reg	gdb/riscv-tdep.c	/^static const struct inferior_data *riscv_inferior_data_reg;$/;"	v	typeref:struct:inferior_data	file:
riscv_info_to_howto_rela	bfd/elfnn-riscv.c	/^riscv_info_to_howto_rela (bfd *abfd,$/;"	f	file:
riscv_init_pcgp_relocs	bfd/elfnn-riscv.c	/^riscv_init_pcgp_relocs (riscv_pcgp_relocs *p)$/;"	f	file:
riscv_init_pcrel_relocs	bfd/elfnn-riscv.c	/^riscv_init_pcrel_relocs (riscv_pcrel_relocs *p)$/;"	f	file:
riscv_insn_length	include/opcode/riscv.h	/^static inline unsigned int riscv_insn_length (insn_t insn)$/;"	f
riscv_insn_types	opcodes/riscv-opc.c	/^const struct riscv_opcode riscv_insn_types[] =$/;"	v	typeref:struct:riscv_opcode
riscv_invalidate_inferior_data	gdb/riscv-tdep.c	/^riscv_invalidate_inferior_data (struct inferior *inf)$/;"	f	file:
riscv_isa_flen	gdb/riscv-tdep.c	/^riscv_isa_flen (struct gdbarch *gdbarch)$/;"	f	file:
riscv_isa_xlen	gdb/riscv-tdep.c	/^riscv_isa_xlen (struct gdbarch *gdbarch)$/;"	f	file:
riscv_make_plt_entry	bfd/elfnn-riscv.c	/^riscv_make_plt_entry (bfd_vma got, bfd_vma addr, uint32_t *entry)$/;"	f	file:
riscv_make_plt_header	bfd/elfnn-riscv.c	/^riscv_make_plt_header (bfd_vma gotplt_addr, bfd_vma addr, uint32_t *entry)$/;"	f	file:
riscv_memory_offsets	gdb/riscv-tdep.c	/^  riscv_memory_offsets ()$/;"	f	struct:riscv_memory_offsets
riscv_memory_offsets	gdb/riscv-tdep.c	/^struct riscv_memory_offsets$/;"	s	file:
riscv_new_inferior_data	gdb/riscv-tdep.c	/^riscv_new_inferior_data (void)$/;"	f	file:
riscv_opcode	include/opcode/riscv.h	/^struct riscv_opcode$/;"	s
riscv_opcodes	opcodes/riscv-opc.c	/^const struct riscv_opcode riscv_opcodes[] =$/;"	v	typeref:struct:riscv_opcode
riscv_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^struct riscv_pcgp_hi_reloc$/;"	s	file:
riscv_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^typedef struct riscv_pcgp_hi_reloc riscv_pcgp_hi_reloc;$/;"	t	typeref:struct:riscv_pcgp_hi_reloc	file:
riscv_pcgp_lo_reloc	bfd/elfnn-riscv.c	/^struct riscv_pcgp_lo_reloc$/;"	s	file:
riscv_pcgp_lo_reloc	bfd/elfnn-riscv.c	/^typedef struct riscv_pcgp_lo_reloc riscv_pcgp_lo_reloc;$/;"	t	typeref:struct:riscv_pcgp_lo_reloc	file:
riscv_pcgp_relocs	bfd/elfnn-riscv.c	/^} riscv_pcgp_relocs;$/;"	t	typeref:struct:__anon1093	file:
riscv_pcrel_hi_reloc	bfd/elfnn-riscv.c	/^} riscv_pcrel_hi_reloc;$/;"	t	typeref:struct:__anon1091	file:
riscv_pcrel_lo_reloc	bfd/elfnn-riscv.c	/^typedef struct riscv_pcrel_lo_reloc$/;"	s	file:
riscv_pcrel_lo_reloc	bfd/elfnn-riscv.c	/^} riscv_pcrel_lo_reloc;$/;"	t	typeref:struct:riscv_pcrel_lo_reloc	file:
riscv_pcrel_reloc_eq	bfd/elfnn-riscv.c	/^riscv_pcrel_reloc_eq (const void *entry1, const void *entry2)$/;"	f	file:
riscv_pcrel_reloc_hash	bfd/elfnn-riscv.c	/^riscv_pcrel_reloc_hash (const void *entry)$/;"	f	file:
riscv_pcrel_relocs	bfd/elfnn-riscv.c	/^} riscv_pcrel_relocs;$/;"	t	typeref:struct:__anon1092	file:
riscv_pred_succ	include/opcode/riscv.h	/^static const char * const riscv_pred_succ[16] =$/;"	v
riscv_print_arg_location	gdb/riscv-tdep.c	/^riscv_print_arg_location (ui_file *stream, struct gdbarch *gdbarch,$/;"	f	file:
riscv_print_one_register_info	gdb/riscv-tdep.c	/^riscv_print_one_register_info (struct gdbarch *gdbarch,$/;"	f	file:
riscv_print_registers_info	gdb/riscv-tdep.c	/^riscv_print_registers_info (struct gdbarch *gdbarch,$/;"	f	file:
riscv_private_data	opcodes/riscv-dis.c	/^struct riscv_private_data$/;"	s	file:
riscv_push_dummy_call	gdb/riscv-tdep.c	/^riscv_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
riscv_push_dummy_code	gdb/riscv-tdep.c	/^riscv_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp,$/;"	f	file:
riscv_read_misa_reg	gdb/riscv-tdep.c	/^riscv_read_misa_reg (bool *read_p)$/;"	f	file:
riscv_record_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^riscv_record_pcgp_hi_reloc (riscv_pcgp_relocs *p, bfd_vma hi_sec_off,$/;"	f	file:
riscv_record_pcgp_lo_reloc	bfd/elfnn-riscv.c	/^riscv_record_pcgp_lo_reloc (riscv_pcgp_relocs *p, bfd_vma hi_sec_off)$/;"	f	file:
riscv_record_pcrel_hi_reloc	bfd/elfnn-riscv.c	/^riscv_record_pcrel_hi_reloc (riscv_pcrel_relocs *p, bfd_vma addr,$/;"	f	file:
riscv_record_pcrel_lo_reloc	bfd/elfnn-riscv.c	/^riscv_record_pcrel_lo_reloc (riscv_pcrel_relocs *p,$/;"	f	file:
riscv_register_aliases	gdb/riscv-tdep.c	/^static const struct register_alias riscv_register_aliases[] =$/;"	v	typeref:struct:register_alias	file:
riscv_register_name	gdb/riscv-tdep.c	/^riscv_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
riscv_register_reggroup_p	gdb/riscv-tdep.c	/^riscv_register_reggroup_p (struct gdbarch  *gdbarch, int regnum,$/;"	f	file:
riscv_register_type	gdb/riscv-tdep.c	/^riscv_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
riscv_relax_delete_bytes	bfd/elfnn-riscv.c	/^riscv_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, size_t count,$/;"	f	file:
riscv_reloc_map	bfd/elfxx-riscv.c	/^static const struct elf_reloc_map riscv_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
riscv_reloc_name_lookup	bfd/elfxx-riscv.c	/^riscv_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f
riscv_reloc_type_class	bfd/elfnn-riscv.c	/^riscv_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
riscv_reloc_type_lookup	bfd/elfxx-riscv.c	/^riscv_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
riscv_resolve_pcrel_lo_relocs	bfd/elfnn-riscv.c	/^riscv_resolve_pcrel_lo_relocs (riscv_pcrel_relocs *p)$/;"	f	file:
riscv_return_value	gdb/riscv-tdep.c	/^riscv_return_value (struct gdbarch  *gdbarch,$/;"	f	file:
riscv_rm	include/opcode/riscv.h	/^static const char * const riscv_rm[8] =$/;"	v
riscv_scan_prologue	gdb/riscv-tdep.c	/^riscv_scan_prologue (struct gdbarch *gdbarch,$/;"	f	file:
riscv_skip_prologue	gdb/riscv-tdep.c	/^riscv_skip_prologue (struct gdbarch *gdbarch,$/;"	f	file:
riscv_sw_breakpoint_from_kind	gdb/riscv-tdep.c	/^riscv_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
riscv_type_alignment	gdb/riscv-tdep.c	/^riscv_type_alignment (struct type *t)$/;"	f	file:
riscv_unwind_pc	gdb/riscv-tdep.c	/^riscv_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
riscv_unwind_sp	gdb/riscv-tdep.c	/^riscv_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
riscv_use_pcgp_hi_reloc	bfd/elfnn-riscv.c	/^riscv_use_pcgp_hi_reloc(riscv_pcgp_relocs *p, bfd_vma hi_sec_off)$/;"	f	file:
riscv_zero_pcrel_hi_reloc	bfd/elfnn-riscv.c	/^riscv_zero_pcrel_hi_reloc (Elf_Internal_Rela *rel,$/;"	f	file:
ritype	gdb/mips-tdep.c	/^  ritype,			\/* 1   5,3,8 *\/$/;"	e	enum:mips16_inst_fmts	file:
rl78	opcodes/rl78-decode.c	/^  RL78_Opcode_Decoded * rl78;$/;"	m	struct:__anon38	file:
rl78_addr_bits_remove	gdb/rl78-tdep.c	/^rl78_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
rl78_address_to_pointer	gdb/rl78-tdep.c	/^rl78_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
rl78_analyze_frame_prologue	gdb/rl78-tdep.c	/^rl78_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
rl78_analyze_prologue	gdb/rl78-tdep.c	/^rl78_analyze_prologue (CORE_ADDR start_pc,$/;"	f	file:
rl78_break_insn	gdb/rl78-tdep.c	/^constexpr gdb_byte rl78_break_insn[] = { 0xff };$/;"	v
rl78_breakpoint	gdb/rl78-tdep.c	/^typedef BP_MANIPULATION (rl78_break_insn) rl78_breakpoint;$/;"	t	file:
rl78_code_pointer	gdb/rl78-tdep.c	/^	      *rl78_code_pointer,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_compute_complex_reloc	bfd/elf32-rl78.c	/^rl78_compute_complex_reloc (unsigned long  r_type,$/;"	f	file:
rl78_cpu_name	bfd/elf32-rl78.c	/^rl78_cpu_name (flagword flags)$/;"	f	file:
rl78_data_pointer	gdb/rl78-tdep.c	/^	      *rl78_data_pointer,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_decode_opcode	opcodes/rl78-decode.c	/^rl78_decode_opcode (unsigned long pc AU,$/;"	f
rl78_disasm_fn	sim/rl78/trace.c	/^static disassembler_ftype rl78_disasm_fn = NULL;$/;"	v	file:
rl78_dummy_id	gdb/rl78-tdep.c	/^rl78_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
rl78_dwarf_reg_to_regnum	gdb/rl78-tdep.c	/^rl78_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
rl78_elf_always_size_sections	bfd/elf32-rl78.c	/^rl78_elf_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
rl78_elf_check_relocs	bfd/elf32-rl78.c	/^rl78_elf_check_relocs$/;"	f	file:
rl78_elf_finish_dynamic_sections	bfd/elf32-rl78.c	/^rl78_elf_finish_dynamic_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
rl78_elf_howto_table	bfd/elf32-rl78.c	/^static reloc_howto_type rl78_elf_howto_table [] =$/;"	v	file:
rl78_elf_merge_private_bfd_data	bfd/elf32-rl78.c	/^rl78_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
rl78_elf_object_p	bfd/elf32-rl78.c	/^rl78_elf_object_p (bfd * abfd)$/;"	f	file:
rl78_elf_print_private_bfd_data	bfd/elf32-rl78.c	/^rl78_elf_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
rl78_elf_relax_plt_section	bfd/elf32-rl78.c	/^rl78_elf_relax_plt_section (bfd *dynobj,$/;"	f	file:
rl78_elf_relax_section	bfd/elf32-rl78.c	/^rl78_elf_relax_section$/;"	f	file:
rl78_elf_relocate_section	bfd/elf32-rl78.c	/^rl78_elf_relocate_section$/;"	f	file:
rl78_elf_set_private_flags	bfd/elf32-rl78.c	/^rl78_elf_set_private_flags (bfd * abfd, flagword flags)$/;"	f	file:
rl78_frame_align	gdb/rl78-tdep.c	/^rl78_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
rl78_frame_base	gdb/rl78-tdep.c	/^rl78_frame_base (struct frame_info *this_frame, void **this_prologue_cache)$/;"	f	file:
rl78_g10_mode	sim/rl78/cpu.c	/^int rl78_g10_mode = 0;$/;"	v
rl78_g10_register_name	gdb/rl78-tdep.c	/^rl78_g10_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f	file:
rl78_gdbarch_init	gdb/rl78-tdep.c	/^rl78_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
rl78_get_byte	opcodes/rl78-dis.c	/^rl78_get_byte (void * vdata)$/;"	f	file:
rl78_get_byte	sim/rl78/rl78.c	/^rl78_get_byte (void *vdata)$/;"	f	file:
rl78_get_disassembler	opcodes/rl78-dis.c	/^rl78_get_disassembler (bfd *abfd)$/;"	f
rl78_get_opcode_byte	gdb/rl78-tdep.c	/^rl78_get_opcode_byte (void *handle)$/;"	f	file:
rl78_get_opcode_byte_handle	gdb/rl78-tdep.c	/^struct rl78_get_opcode_byte_handle$/;"	s	file:
rl78_in_gdb	sim/rl78/cpu.c	/^int rl78_in_gdb = 1;$/;"	v
rl78_info_to_howto_rela	bfd/elf32-rl78.c	/^rl78_info_to_howto_rela (bfd *		     abfd,$/;"	f	file:
rl78_int16	gdb/rl78-tdep.c	/^	      *rl78_int16,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_int32	gdb/rl78-tdep.c	/^	      *rl78_int32,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_int8	gdb/rl78-tdep.c	/^	      *rl78_int8,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_load	sim/rl78/load.c	/^rl78_load (bfd *prog, host_callback *callbacks, const char * const simname)$/;"	f
rl78_make_data_address	gdb/rl78-tdep.c	/^rl78_make_data_address (CORE_ADDR addr)$/;"	f	file:
rl78_make_instruction_address	gdb/rl78-tdep.c	/^rl78_make_instruction_address (CORE_ADDR addr)$/;"	f	file:
rl78_offset_for_reloc	bfd/elf32-rl78.c	/^rl78_offset_for_reloc (bfd *			abfd,$/;"	f	file:
rl78_pointer_to_address	gdb/rl78-tdep.c	/^rl78_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
rl78_prev_register	gdb/rl78-tdep.c	/^rl78_prev_register (struct frame_info *this_frame,$/;"	f	file:
rl78_prologue	gdb/rl78-tdep.c	/^struct rl78_prologue$/;"	s	file:
rl78_pseudo_register_read	gdb/rl78-tdep.c	/^rl78_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
rl78_pseudo_register_write	gdb/rl78-tdep.c	/^rl78_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
rl78_psw_type	gdb/rl78-tdep.c	/^	      *rl78_psw_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_psw_type	gdb/rl78-tdep.c	/^rl78_psw_type (struct gdbarch *gdbarch)$/;"	f	file:
rl78_push_dummy_call	gdb/rl78-tdep.c	/^rl78_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
rl78_register_name	gdb/rl78-tdep.c	/^rl78_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f	file:
rl78_register_reggroup_p	gdb/rl78-tdep.c	/^rl78_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
rl78_register_sim_regno	gdb/rl78-tdep.c	/^rl78_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
rl78_register_type	gdb/rl78-tdep.c	/^rl78_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
rl78_relax_plt_check	bfd/elf32-rl78.c	/^rl78_relax_plt_check (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
rl78_relax_plt_realloc	bfd/elf32-rl78.c	/^rl78_relax_plt_realloc (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
rl78_reloc_map	bfd/elf32-rl78.c	/^static const struct rl78_reloc_map rl78_reloc_map [] =$/;"	v	typeref:struct:rl78_reloc_map	file:
rl78_reloc_map	bfd/elf32-rl78.c	/^struct rl78_reloc_map$/;"	s	file:
rl78_reloc_name_lookup	bfd/elf32-rl78.c	/^rl78_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED, const char * r_name)$/;"	f	file:
rl78_reloc_type_lookup	bfd/elf32-rl78.c	/^rl78_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
rl78_reloc_val	bfd/elf32-rl78.c	/^  unsigned int		    rl78_reloc_val;$/;"	m	struct:rl78_reloc_map	file:
rl78_return_value	gdb/rl78-tdep.c	/^rl78_return_value (struct gdbarch *gdbarch,$/;"	f	file:
rl78_signal_to_target	sim/rl78/gdb-if.c	/^rl78_signal_to_target (int sig)$/;"	f
rl78_skip_prologue	gdb/rl78-tdep.c	/^rl78_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
rl78_special_reloc	bfd/elf32-rl78.c	/^rl78_special_reloc (bfd *      input_bfd,$/;"	f	file:
rl78_stack	bfd/elf32-rl78.c	/^static int32_t rl78_stack [ NUM_STACK_ENTRIES ];$/;"	v	file:
rl78_stack_top	bfd/elf32-rl78.c	/^static unsigned int rl78_stack_top;$/;"	v	file:
rl78_sym_diff_handler	bfd/elf32-msp430.c	/^rl78_sym_diff_handler (bfd * abfd,$/;"	f	file:
rl78_this_id	gdb/rl78-tdep.c	/^rl78_this_id (struct frame_info *this_frame,$/;"	f	file:
rl78_uint16	gdb/rl78-tdep.c	/^	      *rl78_uint16,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_uint32	gdb/rl78-tdep.c	/^	      *rl78_uint32,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_uint8	gdb/rl78-tdep.c	/^              *rl78_uint8,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
rl78_unwind	gdb/rl78-tdep.c	/^static const struct frame_unwind rl78_unwind =$/;"	v	typeref:struct:frame_unwind	file:
rl78_unwind_pc	gdb/rl78-tdep.c	/^rl78_unwind_pc (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
rl78_unwind_sp	gdb/rl78-tdep.c	/^rl78_unwind_sp (struct gdbarch *arch, struct frame_info *next_frame)$/;"	f	file:
rl78_void	gdb/rl78-tdep.c	/^  struct type *rl78_void,$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
rl_abort	readline/util.c	/^rl_abort (count, key)$/;"	f
rl_add_defun	readline/bind.c	/^rl_add_defun (name, function, key)$/;"	f
rl_add_funmap_entry	readline/funmap.c	/^rl_add_funmap_entry (name, function)$/;"	f
rl_add_undo	readline/undo.c	/^rl_add_undo (what, start, end, text)$/;"	f
rl_alphabetic	readline/util.c	/^rl_alphabetic (c)$/;"	f
rl_already_prompted	readline/readline.c	/^int rl_already_prompted = 0;$/;"	v
rl_arg_sign	readline/readline.c	/^int rl_arg_sign = 1;$/;"	v
rl_arrow_keys	readline/text.c	/^rl_arrow_keys (count, c)$/;"	f
rl_attempted_completion_function	readline/complete.c	/^rl_completion_func_t *rl_attempted_completion_function = (rl_completion_func_t *)NULL;$/;"	v
rl_attempted_completion_over	readline/complete.c	/^int rl_attempted_completion_over = 0;$/;"	v
rl_backward	readline/text.c	/^rl_backward (count, key)$/;"	f
rl_backward_byte	readline/text.c	/^rl_backward_byte (count, key)$/;"	f
rl_backward_char	readline/text.c	/^rl_backward_char (count, key)$/;"	f
rl_backward_char_search	readline/text.c	/^rl_backward_char_search (count, key)$/;"	f
rl_backward_kill_line	readline/kill.c	/^rl_backward_kill_line (direction, ignore)$/;"	f
rl_backward_kill_word	readline/kill.c	/^rl_backward_kill_word (count, ignore)$/;"	f
rl_backward_menu_complete	readline/complete.c	/^rl_backward_menu_complete (count, key)$/;"	f
rl_backward_word	readline/text.c	/^rl_backward_word (count, key)$/;"	f
rl_basic_quote_characters	readline/complete.c	/^const char *rl_basic_quote_characters = "\\"'";$/;"	v
rl_basic_word_break_characters	readline/complete.c	/^const char *rl_basic_word_break_characters = " \\t\\n\\"\\\\'`@$><=;|&{("; \/* }) *\/$/;"	v
rl_beg_of_line	readline/text.c	/^rl_beg_of_line (count, key)$/;"	f
rl_begin_undo_group	readline/undo.c	/^rl_begin_undo_group ()$/;"	f
rl_beginning_of_history	readline/misc.c	/^rl_beginning_of_history (count, key)$/;"	f
rl_bind_key	readline/bind.c	/^rl_bind_key (key, function)$/;"	f
rl_bind_key_if_unbound	readline/bind.c	/^rl_bind_key_if_unbound (key, default_func)$/;"	f
rl_bind_key_if_unbound_in_map	readline/bind.c	/^rl_bind_key_if_unbound_in_map (key, default_func, kmap)$/;"	f
rl_bind_key_in_map	readline/bind.c	/^rl_bind_key_in_map (key, function, map)$/;"	f
rl_bind_keyseq	readline/bind.c	/^rl_bind_keyseq (keyseq, function)$/;"	f
rl_bind_keyseq_if_unbound	readline/bind.c	/^rl_bind_keyseq_if_unbound (keyseq, default_func)$/;"	f
rl_bind_keyseq_if_unbound_in_map	readline/bind.c	/^rl_bind_keyseq_if_unbound_in_map (keyseq, default_func, kmap)$/;"	f
rl_bind_keyseq_in_map	readline/bind.c	/^rl_bind_keyseq_in_map (keyseq, function, map)$/;"	f
rl_binding_keymap	readline/bind.c	/^Keymap rl_binding_keymap;$/;"	v
rl_blink_matching_paren	readline/parens.c	/^int rl_blink_matching_paren = 0;$/;"	v
rl_blink_matching_paren	readline/parens.c	/^int rl_blink_matching_paren = 1;$/;"	v
rl_byte_oriented	readline/mbutil.c	/^int rl_byte_oriented = 0;$/;"	v
rl_byte_oriented	readline/mbutil.c	/^int rl_byte_oriented = 1;$/;"	v
rl_call_last_kbd_macro	readline/macro.c	/^rl_call_last_kbd_macro (count, ignore)$/;"	f
rl_callback_handler_install	readline/callback.c	/^rl_callback_handler_install (prompt, linefunc)$/;"	f
rl_callback_handler_remove	readline/callback.c	/^rl_callback_handler_remove ()$/;"	f
rl_callback_read_char	readline/callback.c	/^rl_callback_read_char ()$/;"	f
rl_capitalize_word	readline/text.c	/^rl_capitalize_word (count, key)$/;"	f
rl_catch_signals	readline/signals.c	/^int rl_catch_signals = 1;$/;"	v
rl_catch_sigwinch	readline/signals.c	/^int rl_catch_sigwinch = 0;	\/* for the readline state struct in readline.c *\/$/;"	v
rl_catch_sigwinch	readline/signals.c	/^int rl_catch_sigwinch = 1;$/;"	v
rl_change_case	readline/text.c	/^rl_change_case (count, op)$/;"	f	file:
rl_char_is_quoted_p	readline/complete.c	/^rl_linebuf_func_t *rl_char_is_quoted_p = (rl_linebuf_func_t *)NULL;$/;"	v
rl_char_search	readline/text.c	/^rl_char_search (count, key)$/;"	f
rl_character_len	readline/display.c	/^rl_character_len (c, pos)$/;"	f
rl_cleanup_after_signal	readline/signals.c	/^rl_cleanup_after_signal ()$/;"	f
rl_clear_message	readline/display.c	/^rl_clear_message ()$/;"	f
rl_clear_pending_input	readline/input.c	/^rl_clear_pending_input ()$/;"	f
rl_clear_screen	readline/text.c	/^rl_clear_screen (count, key)$/;"	f
rl_clear_signals	readline/signals.c	/^rl_clear_signals ()$/;"	f
rl_command_func_t	readline/rltypedefs.h	/^typedef int rl_command_func_t PARAMS((int, int));$/;"	t
rl_compdisp_func_t	readline/rltypedefs.h	/^typedef void rl_compdisp_func_t PARAMS((char **, int, int));$/;"	t
rl_compentry_func_t	readline/rltypedefs.h	/^typedef char *rl_compentry_func_t PARAMS((const char *, int));$/;"	t
rl_compignore_func_t	readline/rltypedefs.h	/^typedef int rl_compignore_func_t PARAMS((char **));$/;"	t
rl_complete	readline/complete.c	/^rl_complete (ignore, invoking_key)$/;"	f
rl_complete_internal	readline/complete.c	/^rl_complete_internal (what_to_do)$/;"	f
rl_complete_with_tilde_expansion	readline/complete.c	/^int rl_complete_with_tilde_expansion = 0;$/;"	v
rl_completer_quote_characters	readline/complete.c	/^const char *rl_completer_quote_characters = (const char *)NULL;$/;"	v
rl_completer_word_break_characters	readline/complete.c	/^\/*const*\/ char *rl_completer_word_break_characters = (\/*const*\/ char *)NULL;$/;"	v
rl_completion_append_character	readline/complete.c	/^int rl_completion_append_character = ' ';$/;"	v
rl_completion_display_matches_hook	readline/complete.c	/^rl_compdisp_func_t *rl_completion_display_matches_hook = (rl_compdisp_func_t *)NULL;$/;"	v
rl_completion_entry_function	readline/complete.c	/^rl_compentry_func_t *rl_completion_entry_function = (rl_compentry_func_t *)NULL;$/;"	v
rl_completion_found_quote	readline/complete.c	/^int rl_completion_found_quote;$/;"	v
rl_completion_func_t	readline/rltypedefs.h	/^typedef char **rl_completion_func_t PARAMS((const char *, int, int));$/;"	t
rl_completion_invoking_key	readline/complete.c	/^int rl_completion_invoking_key;$/;"	v
rl_completion_mark_symlink_dirs	readline/complete.c	/^int rl_completion_mark_symlink_dirs;$/;"	v
rl_completion_matches	readline/complete.c	/^rl_completion_matches (text, entry_function)$/;"	f
rl_completion_mode	readline/complete.c	/^rl_completion_mode (cfunc)$/;"	f
rl_completion_query_items	readline/complete.c	/^int rl_completion_query_items = 100;$/;"	v
rl_completion_quote_character	readline/complete.c	/^int rl_completion_quote_character;$/;"	v
rl_completion_suppress_append	readline/complete.c	/^int rl_completion_suppress_append = 0;$/;"	v
rl_completion_suppress_quote	readline/complete.c	/^int rl_completion_suppress_quote = 0;$/;"	v
rl_completion_type	readline/complete.c	/^int rl_completion_type = 0;$/;"	v
rl_completion_word_break_hook	readline/complete.c	/^rl_cpvfunc_t *rl_completion_word_break_hook = (rl_cpvfunc_t *)NULL;$/;"	v
rl_copy_backward_word	readline/kill.c	/^rl_copy_backward_word (count, key)$/;"	f
rl_copy_forward_word	readline/kill.c	/^rl_copy_forward_word (count, key)$/;"	f
rl_copy_keymap	readline/keymaps.c	/^rl_copy_keymap (map)$/;"	f
rl_copy_region_to_kill	readline/kill.c	/^rl_copy_region_to_kill (count, ignore)$/;"	f
rl_copy_text	readline/util.c	/^rl_copy_text (from, to)$/;"	f
rl_cpcpfunc_t	readline/rltypedefs.h	/^typedef char *rl_cpcpfunc_t PARAMS((char  *));$/;"	t
rl_cpcppfunc_t	readline/rltypedefs.h	/^typedef char *rl_cpcppfunc_t PARAMS((char  **));$/;"	t
rl_cpifunc_t	readline/rltypedefs.h	/^typedef char *rl_cpifunc_t PARAMS((int));$/;"	t
rl_cpvfunc_t	readline/rltypedefs.h	/^typedef char *rl_cpvfunc_t PARAMS((void));$/;"	t
rl_crlf	readline/terminal.c	/^rl_crlf ()$/;"	f
rl_delete	readline/text.c	/^rl_delete (count, key)$/;"	f
rl_delete_horizontal_space	readline/text.c	/^rl_delete_horizontal_space (count, ignore)$/;"	f
rl_delete_or_show_completions	readline/text.c	/^rl_delete_or_show_completions (count, key)$/;"	f
rl_delete_text	readline/text.c	/^rl_delete_text (from, to)$/;"	f
rl_deprep_term_function	readline/rltty.c	/^rl_voidfunc_t *rl_deprep_term_function = rl_deprep_terminal;$/;"	v
rl_deprep_terminal	readline/rltty.c	/^rl_deprep_terminal ()$/;"	f
rl_dequote_func_t	readline/rltypedefs.h	/^typedef char *rl_dequote_func_t PARAMS((char *, int));$/;"	t
rl_digit_argument	readline/misc.c	/^rl_digit_argument (ignore, key)$/;"	f
rl_digit_loop	readline/misc.c	/^rl_digit_loop ()$/;"	f	file:
rl_digit_loop1	readline/vi_mode.c	/^rl_digit_loop1 ()$/;"	f	file:
rl_ding	readline/terminal.c	/^rl_ding ()$/;"	f
rl_directory_completion_hook	readline/complete.c	/^rl_icppfunc_t *rl_directory_completion_hook = (rl_icppfunc_t *)NULL;$/;"	v
rl_directory_rewrite_hook	readline/complete.c	/^rl_icppfunc_t *rl_directory_rewrite_hook = (rl_icppfunc_t *)NULL;$/;"	v
rl_discard_argument	readline/misc.c	/^rl_discard_argument ()$/;"	f
rl_discard_keymap	readline/keymaps.c	/^rl_discard_keymap (map)$/;"	f
rl_dispatching	readline/readline.c	/^int rl_dispatching;$/;"	v
rl_display_fixed	readline/display.c	/^int rl_display_fixed = 0;$/;"	v
rl_display_match_list	readline/complete.c	/^rl_display_match_list (matches, len, max)$/;"	f
rl_display_prompt	readline/display.c	/^char *rl_display_prompt = (char *)NULL;$/;"	v
rl_display_search	readline/isearch.c	/^rl_display_search (search_string, reverse_p, where)$/;"	f	file:
rl_do_lowercase_version	readline/text.c	/^rl_do_lowercase_version (ignore1, ignore2)$/;"	f
rl_do_undo	readline/undo.c	/^rl_do_undo ()$/;"	f
rl_domove_motion_callback	readline/vi_mode.c	/^rl_domove_motion_callback (m)$/;"	f	file:
rl_domove_read_callback	readline/vi_mode.c	/^rl_domove_read_callback (m)$/;"	f	file:
rl_done	readline/readline.c	/^int rl_done;$/;"	v
rl_downcase_word	readline/text.c	/^rl_downcase_word (count, key)$/;"	f
rl_dump_functions	readline/bind.c	/^rl_dump_functions (count, key)$/;"	f
rl_dump_macros	readline/bind.c	/^rl_dump_macros (count, key)$/;"	f
rl_dump_variables	readline/bind.c	/^rl_dump_variables (count, key)$/;"	f
rl_echo_signal_char	readline/signals.c	/^rl_echo_signal_char (sig)$/;"	f
rl_editing_mode	readline/readline.c	/^int rl_editing_mode = emacs_mode;$/;"	v
rl_emacs_editing_mode	readline/misc.c	/^rl_emacs_editing_mode (count, key)$/;"	f
rl_end	readline/readline.c	/^int rl_end;$/;"	v
rl_end_kbd_macro	readline/macro.c	/^rl_end_kbd_macro (count, ignore)$/;"	f
rl_end_of_history	readline/misc.c	/^rl_end_of_history (count, key)$/;"	f
rl_end_of_line	readline/text.c	/^rl_end_of_line (count, key)$/;"	f
rl_end_undo_group	readline/undo.c	/^rl_end_undo_group ()$/;"	f
rl_erase_empty_line	readline/readline.c	/^int rl_erase_empty_line = 0;$/;"	v
rl_event_hook	readline/input.c	/^rl_hook_func_t *rl_event_hook = (rl_hook_func_t *)NULL;$/;"	v
rl_exchange_point_and_mark	readline/text.c	/^rl_exchange_point_and_mark (count, key)$/;"	f
rl_execute_next	readline/input.c	/^rl_execute_next (c)$/;"	f
rl_executing_keymap	readline/readline.c	/^Keymap rl_executing_keymap;$/;"	v
rl_executing_macro	readline/macro.c	/^char *rl_executing_macro = (char *)NULL;$/;"	v
rl_expand_prompt	readline/display.c	/^rl_expand_prompt (prompt)$/;"	f
rl_explicit_arg	readline/readline.c	/^int rl_explicit_arg = 0;$/;"	v
rl_extend_line_buffer	readline/util.c	/^rl_extend_line_buffer (len)$/;"	f
rl_filename_completion_desired	readline/complete.c	/^int rl_filename_completion_desired = 0;$/;"	v
rl_filename_completion_function	readline/complete.c	/^rl_filename_completion_function (text, state)$/;"	f
rl_filename_dequoting_function	readline/complete.c	/^rl_dequote_func_t *rl_filename_dequoting_function = (rl_dequote_func_t *)NULL;$/;"	v
rl_filename_quote_characters	readline/complete.c	/^const char *rl_filename_quote_characters = (const char *)NULL;$/;"	v
rl_filename_quoting_desired	readline/complete.c	/^int rl_filename_quoting_desired = 1;$/;"	v
rl_filename_quoting_function	readline/complete.c	/^rl_quote_func_t *rl_filename_quoting_function = rl_quote_filename;$/;"	v
rl_filename_rewrite_hook	readline/complete.c	/^rl_dequote_func_t *rl_filename_rewrite_hook = (rl_dequote_func_t *)NULL;$/;"	v
rl_forced_update_display	readline/display.c	/^rl_forced_update_display ()$/;"	f
rl_forward	readline/text.c	/^rl_forward (count, key)$/;"	f
rl_forward_byte	readline/text.c	/^rl_forward_byte (count, key)$/;"	f
rl_forward_char	readline/text.c	/^rl_forward_char (count, key)$/;"	f
rl_forward_search_history	readline/isearch.c	/^rl_forward_search_history (sign, key)$/;"	f
rl_forward_word	readline/text.c	/^rl_forward_word (count, key)$/;"	f
rl_free_keymap	readline/keymaps.c	/^rl_free_keymap (map)$/;"	f
rl_free_line_state	readline/signals.c	/^rl_free_line_state ()$/;"	f
rl_free_undo_list	readline/undo.c	/^rl_free_undo_list ()$/;"	f
rl_function_dumper	readline/bind.c	/^rl_function_dumper (print_readably)$/;"	f
rl_function_of_keyseq	readline/bind.c	/^rl_function_of_keyseq (keyseq, map, type)$/;"	f
rl_funmap_names	readline/funmap.c	/^rl_funmap_names ()$/;"	f
rl_gather_tyi	readline/input.c	/^rl_gather_tyi ()$/;"	f	file:
rl_generic_bind	readline/bind.c	/^rl_generic_bind (type, keyseq, data, map)$/;"	f
rl_get_char	readline/input.c	/^rl_get_char (key)$/;"	f	file:
rl_get_keymap	readline/bind.c	/^rl_get_keymap ()$/;"	f
rl_get_keymap_by_name	readline/bind.c	/^rl_get_keymap_by_name (name)$/;"	f
rl_get_keymap_name	readline/bind.c	/^rl_get_keymap_name (map)$/;"	f
rl_get_keymap_name_from_edit_mode	readline/bind.c	/^rl_get_keymap_name_from_edit_mode ()$/;"	f
rl_get_next_history	readline/misc.c	/^rl_get_next_history (count, key)$/;"	f
rl_get_previous_history	readline/misc.c	/^rl_get_previous_history (count, key)$/;"	f
rl_get_screen_size	readline/terminal.c	/^rl_get_screen_size (rows, cols)$/;"	f
rl_get_termcap	readline/terminal.c	/^rl_get_termcap (cap)$/;"	f
rl_getc	readline/input.c	/^rl_getc (stream)$/;"	f
rl_getc_func_t	readline/rltypedefs.h	/^typedef int rl_getc_func_t PARAMS((FILE *));$/;"	t
rl_getc_function	readline/input.c	/^rl_getc_func_t *rl_getc_function = rl_getc;$/;"	v
rl_gets	readline/examples/manexamp.c	/^rl_gets ()$/;"	f
rl_gnu_readline_p	readline/readline.c	/^int rl_gnu_readline_p = 1;$/;"	v
rl_history_search_backward	readline/search.c	/^rl_history_search_backward (count, ignore)$/;"	f
rl_history_search_forward	readline/search.c	/^rl_history_search_forward (count, ignore)$/;"	f
rl_history_search_internal	readline/search.c	/^rl_history_search_internal (count, dir)$/;"	f	file:
rl_history_search_len	readline/search.c	/^static int rl_history_search_len;$/;"	v	file:
rl_history_search_pos	readline/search.c	/^static int rl_history_search_pos;$/;"	v	file:
rl_history_search_reinit	readline/search.c	/^rl_history_search_reinit ()$/;"	f	file:
rl_hook_func_t	readline/rltypedefs.h	/^typedef int rl_hook_func_t PARAMS((void));$/;"	t
rl_icpfunc_t	readline/rltypedefs.h	/^typedef int rl_icpfunc_t PARAMS((char *));$/;"	t
rl_icppfunc_t	readline/rltypedefs.h	/^typedef int rl_icppfunc_t PARAMS((char **));$/;"	t
rl_ignore_completion_duplicates	readline/complete.c	/^int rl_ignore_completion_duplicates = 1;$/;"	v
rl_ignore_some_completions_function	readline/complete.c	/^rl_compignore_func_t *rl_ignore_some_completions_function = (rl_compignore_func_t *)NULL;$/;"	v
rl_inhibit_completion	readline/complete.c	/^int rl_inhibit_completion;$/;"	v
rl_initialize	readline/readline.c	/^rl_initialize ()$/;"	f
rl_initialize_funmap	readline/funmap.c	/^rl_initialize_funmap ()$/;"	f
rl_initialized	readline/readline.c	/^static int rl_initialized;$/;"	v	file:
rl_insert	readline/text.c	/^rl_insert (count, c)$/;"	f
rl_insert_close	readline/parens.c	/^rl_insert_close (count, invoking_key)$/;"	f
rl_insert_comment	readline/text.c	/^rl_insert_comment (count, key)$/;"	f
rl_insert_completions	readline/complete.c	/^rl_insert_completions (ignore, invoking_key)$/;"	f
rl_insert_mode	readline/readline.c	/^int rl_insert_mode = RL_IM_DEFAULT;$/;"	v
rl_insert_text	readline/text.c	/^rl_insert_text (string)$/;"	f
rl_instream	readline/readline.c	/^FILE *rl_instream = (FILE *)NULL;$/;"	v
rl_intfunc_t	readline/rltypedefs.h	/^typedef int rl_intfunc_t PARAMS((int));$/;"	t
rl_invoking_keyseqs	readline/bind.c	/^rl_invoking_keyseqs (function)$/;"	f
rl_invoking_keyseqs_in_map	readline/bind.c	/^rl_invoking_keyseqs_in_map (function, map)$/;"	f
rl_ivoidfunc_t	readline/rltypedefs.h	73;"	d
rl_key_sequence_length	readline/readline.c	/^int rl_key_sequence_length = 0;$/;"	v
rl_kill_full_line	readline/kill.c	/^rl_kill_full_line (count, ignore)$/;"	f
rl_kill_index	readline/kill.c	/^static int rl_kill_index;$/;"	v	file:
rl_kill_line	readline/kill.c	/^rl_kill_line (direction, ignore)$/;"	f
rl_kill_region	readline/kill.c	/^rl_kill_region (count, ignore)$/;"	f
rl_kill_ring	readline/kill.c	/^static char **rl_kill_ring = (char **)NULL;$/;"	v	file:
rl_kill_ring_length	readline/kill.c	/^static int rl_kill_ring_length;$/;"	v	file:
rl_kill_text	readline/kill.c	/^rl_kill_text (from, to)$/;"	f
rl_kill_word	readline/kill.c	/^rl_kill_word (count, key)$/;"	f
rl_last_func	readline/readline.c	/^rl_command_func_t *rl_last_func = (rl_command_func_t *)NULL;$/;"	v
rl_library_version	readline/readline.c	/^const char *rl_library_version = RL_LIBRARY_VERSION;$/;"	v
rl_line_buffer	readline/readline.c	/^char *rl_line_buffer = (char *)NULL;$/;"	v
rl_line_buffer_len	readline/readline.c	/^int rl_line_buffer_len = 0;$/;"	v
rl_linebuf_func_t	readline/rltypedefs.h	/^typedef int rl_linebuf_func_t PARAMS((char *, int));$/;"	t
rl_linefunc	readline/callback.c	/^rl_vcpfunc_t *rl_linefunc;		\/* user callback function *\/$/;"	v
rl_list_funmap_names	readline/bind.c	/^rl_list_funmap_names ()$/;"	f
rl_macro_bind	readline/bind.c	/^rl_macro_bind (keyseq, macro, map)$/;"	f
rl_macro_dumper	readline/bind.c	/^rl_macro_dumper (print_readably)$/;"	f
rl_make_bare_keymap	readline/keymaps.c	/^rl_make_bare_keymap ()$/;"	f
rl_make_keymap	readline/keymaps.c	/^rl_make_keymap ()$/;"	f
rl_mark	readline/readline.c	/^int rl_mark;$/;"	v
rl_max_kills	readline/kill.c	/^static int rl_max_kills =  DEFAULT_MAX_KILLS;$/;"	v	file:
rl_maybe_replace_line	readline/misc.c	/^rl_maybe_replace_line ()$/;"	f
rl_maybe_save_line	readline/misc.c	/^rl_maybe_save_line ()$/;"	f
rl_maybe_set_sighandler	readline/signals.c	/^rl_maybe_set_sighandler (sig, handler, ohandler)$/;"	f	file:
rl_maybe_unsave_line	readline/misc.c	/^rl_maybe_unsave_line ()$/;"	f
rl_menu_complete	readline/complete.c	/^rl_menu_complete (count, ignore)$/;"	f
rl_menu_completion_entry_function	readline/complete.c	/^rl_compentry_func_t *rl_menu_completion_entry_function = (rl_compentry_func_t *)NULL;$/;"	v
rl_message	readline/display.c	/^rl_message (const char *format, ...)$/;"	f
rl_message	readline/display.c	/^rl_message (format, arg1, arg2)$/;"	f
rl_modifying	readline/undo.c	/^rl_modifying (start, end)$/;"	f
rl_named_function	readline/bind.c	/^rl_named_function (string)$/;"	f
rl_newline	readline/text.c	/^rl_newline (count, key)$/;"	f
rl_noninc_forward_search	readline/search.c	/^rl_noninc_forward_search (count, key)$/;"	f
rl_noninc_forward_search_again	readline/search.c	/^rl_noninc_forward_search_again (count, key)$/;"	f
rl_noninc_reverse_search	readline/search.c	/^rl_noninc_reverse_search (count, key)$/;"	f
rl_noninc_reverse_search_again	readline/search.c	/^rl_noninc_reverse_search_again (count, key)$/;"	f
rl_num_chars_to_read	readline/readline.c	/^int rl_num_chars_to_read;$/;"	v
rl_numeric_arg	readline/readline.c	/^int rl_numeric_arg = 1;$/;"	v
rl_old_menu_complete	readline/complete.c	/^rl_old_menu_complete (count, invoking_key)$/;"	f
rl_on_new_line	readline/display.c	/^rl_on_new_line ()$/;"	f
rl_on_new_line_with_prompt	readline/display.c	/^rl_on_new_line_with_prompt ()$/;"	f
rl_outstream	readline/readline.c	/^FILE *rl_outstream = (FILE *)NULL;$/;"	v
rl_overwrite_mode	readline/misc.c	/^rl_overwrite_mode (count, key)$/;"	f
rl_parse_and_bind	readline/bind.c	/^rl_parse_and_bind (string)$/;"	f
rl_paste_from_clipboard	readline/kill.c	/^rl_paste_from_clipboard (count, key)$/;"	f
rl_pending_input	readline/readline.c	/^int rl_pending_input = 0;$/;"	v
rl_point	readline/readline.c	/^int rl_point;$/;"	v
rl_possible_completions	readline/complete.c	/^rl_possible_completions (ignore, invoking_key)$/;"	f
rl_pre_input_hook	readline/readline.c	/^rl_hook_func_t *rl_pre_input_hook = (rl_hook_func_t *)NULL;$/;"	v
rl_prefer_env_winsize	readline/terminal.c	/^int rl_prefer_env_winsize = 0;$/;"	v
rl_prep_term_function	readline/rltty.c	/^rl_vintfunc_t *rl_prep_term_function = rl_prep_terminal;$/;"	v
rl_prep_terminal	readline/rltty.c	/^rl_prep_terminal (meta_flag)$/;"	f
rl_prompt	readline/readline.c	/^char *rl_prompt = (char *)NULL;$/;"	v
rl_push_macro_input	readline/macro.c	/^rl_push_macro_input (macro)$/;"	f
rl_quote_filename	readline/complete.c	/^rl_quote_filename (s, rtype, qcp)$/;"	f	file:
rl_quote_func_t	readline/rltypedefs.h	/^typedef char *rl_quote_func_t PARAMS((char *, int, char *));$/;"	t
rl_quoted_insert	readline/text.c	/^rl_quoted_insert (count, key)$/;"	f
rl_re_read_init_file	readline/bind.c	/^rl_re_read_init_file (count, ignore)$/;"	f
rl_read_init_file	readline/bind.c	/^rl_read_init_file (filename)$/;"	f
rl_read_key	readline/input.c	/^rl_read_key ()$/;"	f
rl_readline_name	readline/bind.c	/^const char *rl_readline_name = "other";$/;"	v
rl_readline_state	readline/readline.c	/^int rl_readline_state = RL_STATE_NONE;$/;"	v
rl_readline_version	readline/readline.c	/^int rl_readline_version = RL_READLINE_VERSION;$/;"	v
rl_redisplay	readline/display.c	/^rl_redisplay ()$/;"	f
rl_redisplay_function	readline/display.c	/^rl_voidfunc_t *rl_redisplay_function = rl_redisplay;$/;"	v
rl_refresh_line	readline/text.c	/^rl_refresh_line (ignore1, ignore2)$/;"	f
rl_replace_from_history	readline/misc.c	/^rl_replace_from_history (entry, flags)$/;"	f
rl_replace_line	readline/text.c	/^rl_replace_line (text, clear_undo)$/;"	f
rl_reset_after_signal	readline/signals.c	/^rl_reset_after_signal ()$/;"	f
rl_reset_line_state	readline/display.c	/^rl_reset_line_state ()$/;"	f
rl_reset_screen_size	readline/terminal.c	/^rl_reset_screen_size ()$/;"	f
rl_reset_terminal	readline/terminal.c	/^rl_reset_terminal (terminal_name)$/;"	f
rl_resize_terminal	readline/terminal.c	/^rl_resize_terminal ()$/;"	f
rl_restart_output	readline/rltty.c	/^rl_restart_output (count, key)$/;"	f
rl_restore_prompt	readline/display.c	/^rl_restore_prompt ()$/;"	f
rl_restore_state	readline/readline.c	/^rl_restore_state (sp)$/;"	f
rl_reverse_search_history	readline/isearch.c	/^rl_reverse_search_history (sign, key)$/;"	f
rl_revert_line	readline/undo.c	/^rl_revert_line (count, key)$/;"	f
rl_rubout	readline/text.c	/^rl_rubout (count, key)$/;"	f
rl_rubout_or_delete	readline/text.c	/^rl_rubout_or_delete (count, key)$/;"	f
rl_save_prompt	readline/display.c	/^rl_save_prompt ()$/;"	f
rl_save_state	readline/readline.c	/^rl_save_state (sp)$/;"	f
rl_search_history	readline/isearch.c	/^rl_search_history (direction, invoking_key)$/;"	f	file:
rl_set_key	readline/bind.c	/^rl_set_key (keyseq, function, map)$/;"	f
rl_set_keyboard_input_timeout	readline/input.c	/^rl_set_keyboard_input_timeout (u)$/;"	f
rl_set_keymap	readline/bind.c	/^rl_set_keymap (map)$/;"	f
rl_set_keymap_from_edit_mode	readline/bind.c	/^rl_set_keymap_from_edit_mode ()$/;"	f
rl_set_mark	readline/text.c	/^rl_set_mark (count, key)$/;"	f
rl_set_paren_blink_timeout	readline/parens.c	/^rl_set_paren_blink_timeout (u)$/;"	f
rl_set_prompt	readline/readline.c	/^rl_set_prompt (prompt)$/;"	f
rl_set_retained_kills	readline/kill.c	/^rl_set_retained_kills (num)$/;"	f
rl_set_screen_size	readline/terminal.c	/^rl_set_screen_size (rows, cols)$/;"	f
rl_set_sighandler	readline/signals.c	/^rl_set_sighandler (sig, handler, ohandler)$/;"	f	file:
rl_set_signals	readline/signals.c	/^rl_set_signals ()$/;"	f
rl_show_char	readline/display.c	/^rl_show_char (c)$/;"	f
rl_sigaction	readline/signals.c	/^rl_sigaction (sig, nh, oh)$/;"	f	file:
rl_sigaction	readline/signals.c	71;"	d	file:
rl_signal_handler	readline/signals.c	/^rl_signal_handler (sig)$/;"	f	file:
rl_sigwinch_handler	readline/signals.c	/^rl_sigwinch_handler (sig)$/;"	f	file:
rl_skip_csi_sequence	readline/text.c	/^rl_skip_csi_sequence (count, key)$/;"	f
rl_sort_completion_matches	readline/complete.c	/^int rl_sort_completion_matches = 1;$/;"	v
rl_special_prefixes	readline/complete.c	/^const char *rl_special_prefixes = (const char *)NULL;$/;"	v
rl_start_kbd_macro	readline/macro.c	/^rl_start_kbd_macro (ignore1, ignore2)$/;"	f
rl_startup_hook	readline/readline.c	/^rl_hook_func_t *rl_startup_hook = (rl_hook_func_t *)NULL;$/;"	v
rl_stop_output	readline/rltty.c	/^rl_stop_output (count, key)$/;"	f
rl_stuff_char	readline/input.c	/^rl_stuff_char (key)$/;"	f
rl_symbolic_link_hook	readline/readline.h	701;"	d
rl_tab_insert	readline/text.c	/^rl_tab_insert (count, key)$/;"	f
rl_terminal_name	readline/readline.c	/^const char *rl_terminal_name = (const char *)NULL;$/;"	v
rl_tilde_expand	readline/util.c	/^rl_tilde_expand (ignore, key)$/;"	f
rl_translate_keyseq	readline/bind.c	/^rl_translate_keyseq (seq, array, len)$/;"	f
rl_transpose_chars	readline/text.c	/^rl_transpose_chars (count, key)$/;"	f
rl_transpose_words	readline/text.c	/^rl_transpose_words (count, key)$/;"	f
rl_tty_set_default_bindings	readline/rltty.c	/^rl_tty_set_default_bindings (kmap)$/;"	f
rl_tty_status	readline/util.c	/^rl_tty_status (count, key)$/;"	f
rl_tty_unset_default_bindings	readline/rltty.c	/^rl_tty_unset_default_bindings (kmap)$/;"	f
rl_type_attr	opcodes/m32c-desc.h	/^typedef enum rl_type_attr {$/;"	g
rl_unbind_command_in_map	readline/bind.c	/^rl_unbind_command_in_map (command, map)$/;"	f
rl_unbind_function_in_map	readline/bind.c	/^rl_unbind_function_in_map (func, map)$/;"	f
rl_unbind_key	readline/bind.c	/^rl_unbind_key (key)$/;"	f
rl_unbind_key_in_map	readline/bind.c	/^rl_unbind_key_in_map (key, map)$/;"	f
rl_undo_command	readline/undo.c	/^rl_undo_command (count, key)$/;"	f
rl_undo_list	readline/undo.c	/^UNDO_LIST *rl_undo_list = (UNDO_LIST *)NULL;$/;"	v
rl_universal_argument	readline/misc.c	/^rl_universal_argument (count, key)$/;"	f
rl_unix_filename_rubout	readline/kill.c	/^rl_unix_filename_rubout (count, key)$/;"	f
rl_unix_line_discard	readline/kill.c	/^rl_unix_line_discard (count, key)$/;"	f
rl_unix_word_rubout	readline/kill.c	/^rl_unix_word_rubout (count, key)$/;"	f
rl_untranslate_keyseq	readline/bind.c	/^rl_untranslate_keyseq (seq)$/;"	f
rl_upcase_word	readline/text.c	/^rl_upcase_word (count, key)$/;"	f
rl_username_completion_function	readline/complete.c	/^rl_username_completion_function (text, state)$/;"	f
rl_variable_bind	readline/bind.c	/^rl_variable_bind (name, value)$/;"	f
rl_variable_dumper	readline/bind.c	/^rl_variable_dumper (print_readably)$/;"	f
rl_variable_value	readline/bind.c	/^rl_variable_value (name)$/;"	f
rl_vcpfunc_t	readline/rltypedefs.h	/^typedef void rl_vcpfunc_t PARAMS((char *));$/;"	t
rl_vcppfunc_t	readline/rltypedefs.h	/^typedef void rl_vcppfunc_t PARAMS((char **));$/;"	t
rl_vi_append_eol	readline/vi_mode.c	/^rl_vi_append_eol (count, key)$/;"	f
rl_vi_append_mode	readline/vi_mode.c	/^rl_vi_append_mode (count, key)$/;"	f
rl_vi_arg_digit	readline/vi_mode.c	/^rl_vi_arg_digit (count, c)$/;"	f
rl_vi_bWord	readline/vi_mode.c	/^rl_vi_bWord (count, ignore)$/;"	f
rl_vi_back_to_indent	readline/vi_mode.c	/^rl_vi_back_to_indent (count, key)$/;"	f
rl_vi_bracktype	readline/vi_mode.c	/^rl_vi_bracktype (c)$/;"	f
rl_vi_bword	readline/vi_mode.c	/^rl_vi_bword (count, ignore)$/;"	f
rl_vi_change_case	readline/vi_mode.c	/^rl_vi_change_case (count, ignore)$/;"	f
rl_vi_change_char	readline/vi_mode.c	/^rl_vi_change_char (count, key)$/;"	f
rl_vi_change_to	readline/vi_mode.c	/^rl_vi_change_to (count, key)$/;"	f
rl_vi_char_search	readline/vi_mode.c	/^rl_vi_char_search (count, key)$/;"	f
rl_vi_check	readline/vi_mode.c	/^rl_vi_check ()$/;"	f
rl_vi_column	readline/vi_mode.c	/^rl_vi_column (count, key)$/;"	f
rl_vi_complete	readline/vi_mode.c	/^rl_vi_complete (ignore, key)$/;"	f
rl_vi_delete	readline/vi_mode.c	/^rl_vi_delete (count, key)$/;"	f
rl_vi_delete_to	readline/vi_mode.c	/^rl_vi_delete_to (count, key)$/;"	f
rl_vi_domove	readline/vi_mode.c	/^rl_vi_domove (x, ignore)$/;"	f
rl_vi_domove_getchar	readline/vi_mode.c	/^rl_vi_domove_getchar (m)$/;"	f	file:
rl_vi_eWord	readline/vi_mode.c	/^rl_vi_eWord (count, ignore)$/;"	f
rl_vi_editing_mode	readline/misc.c	/^rl_vi_editing_mode (count, key)$/;"	f
rl_vi_end_word	readline/vi_mode.c	/^rl_vi_end_word (count, key)$/;"	f
rl_vi_eof_maybe	readline/vi_mode.c	/^rl_vi_eof_maybe (count, c)$/;"	f
rl_vi_eword	readline/vi_mode.c	/^rl_vi_eword (count, ignore)$/;"	f
rl_vi_fWord	readline/vi_mode.c	/^rl_vi_fWord (count, ignore)$/;"	f
rl_vi_fetch_history	readline/vi_mode.c	/^rl_vi_fetch_history (count, c)$/;"	f
rl_vi_first_print	readline/vi_mode.c	/^rl_vi_first_print (count, key)$/;"	f
rl_vi_fword	readline/vi_mode.c	/^rl_vi_fword (count, ignore)$/;"	f
rl_vi_goto_mark	readline/vi_mode.c	/^rl_vi_goto_mark (count, key)$/;"	f
rl_vi_insert_beg	readline/vi_mode.c	/^rl_vi_insert_beg (count, key)$/;"	f
rl_vi_insert_mode	readline/vi_mode.c	/^rl_vi_insert_mode (count, key)$/;"	f
rl_vi_insertion_mode	readline/vi_mode.c	/^rl_vi_insertion_mode (count, key)$/;"	f
rl_vi_match	readline/vi_mode.c	/^rl_vi_match (ignore, key)$/;"	f
rl_vi_movement_mode	readline/vi_mode.c	/^rl_vi_movement_mode (count, key)$/;"	f
rl_vi_next_word	readline/vi_mode.c	/^rl_vi_next_word (count, key)$/;"	f
rl_vi_overstrike	readline/vi_mode.c	/^rl_vi_overstrike (count, key)$/;"	f
rl_vi_overstrike_delete	readline/vi_mode.c	/^rl_vi_overstrike_delete (count, key)$/;"	f
rl_vi_prev_word	readline/vi_mode.c	/^rl_vi_prev_word (count, key)$/;"	f
rl_vi_put	readline/vi_mode.c	/^rl_vi_put (count, key)$/;"	f
rl_vi_redo	readline/vi_mode.c	/^rl_vi_redo (count, c)$/;"	f
rl_vi_replace	readline/vi_mode.c	/^rl_vi_replace (count, key)$/;"	f
rl_vi_rubout	readline/vi_mode.c	/^rl_vi_rubout (count, key)$/;"	f
rl_vi_search	readline/vi_mode.c	/^rl_vi_search (count, key)$/;"	f
rl_vi_search_again	readline/vi_mode.c	/^rl_vi_search_again (count, key)$/;"	f
rl_vi_set_mark	readline/vi_mode.c	/^rl_vi_set_mark (count, key)$/;"	f
rl_vi_start_inserting	readline/vi_mode.c	/^rl_vi_start_inserting (key, repeat, sign)$/;"	f
rl_vi_subst	readline/vi_mode.c	/^rl_vi_subst (count, key)$/;"	f
rl_vi_tilde_expand	readline/vi_mode.c	/^rl_vi_tilde_expand (ignore, key)$/;"	f
rl_vi_undo	readline/vi_mode.c	/^rl_vi_undo (count, key)$/;"	f
rl_vi_yank_arg	readline/vi_mode.c	/^rl_vi_yank_arg (count, key)$/;"	f
rl_vi_yank_to	readline/vi_mode.c	/^rl_vi_yank_to (count, key)$/;"	f
rl_vintfunc_t	readline/rltypedefs.h	/^typedef void rl_vintfunc_t PARAMS((int));$/;"	t
rl_visible_prompt_length	readline/readline.c	/^int rl_visible_prompt_length = 0;$/;"	v
rl_visible_stats	readline/complete.c	/^int rl_visible_stats = 0;$/;"	v
rl_voidfunc_t	readline/rltypedefs.h	/^typedef void rl_voidfunc_t PARAMS((void));$/;"	t
rl_yank	readline/kill.c	/^rl_yank (count, ignore)$/;"	f
rl_yank_last_arg	readline/kill.c	/^rl_yank_last_arg (count, key)$/;"	f
rl_yank_nth_arg	readline/kill.c	/^rl_yank_nth_arg (count, ignore)$/;"	f
rl_yank_nth_arg_internal	readline/kill.c	/^rl_yank_nth_arg_internal (count, ignore, history_skip)$/;"	f	file:
rl_yank_pop	readline/kill.c	/^rl_yank_pop (count, key)$/;"	f
rlat	sim/mcore/interp.c	273;"	d	file:
rlat	sim/moxie/interp.c	/^rlat (sim_cpu *scpu, word pc, word x)$/;"	f	file:
rlat_fast	sim/sh/interp.c	/^rlat_fast (unsigned char *memory, int x, int maskl)$/;"	f	file:
rlctx_send_user_command	readline/examples/rlptytest.c	/^rlctx_send_user_command(char *line)$/;"	f	file:
rld_symbol	bfd/elfxx-mips.c	/^  struct elf_link_hash_entry *rld_symbol;$/;"	m	struct:mips_elf_link_hash_table	typeref:struct:mips_elf_link_hash_table::elf_link_hash_entry	file:
rlen_is_32	include/opcode/loongarch.h	/^  int rlen_is_32;$/;"	m	struct:loongarch_ASEs_option
rlen_is_64	include/opcode/loongarch.h	/^  int rlen_is_64;$/;"	m	struct:loongarch_ASEs_option
rlim_cur	gdb/gnulib/import/getdtablesize.c	103;"	d	file:
rlr	include/opcode/convex.h	31;"	d
rlstate	readline/readline.h	/^  int rlstate;$/;"	m	struct:readline_state
rltty_set_default_bindings	readline/rltty.c	/^rltty_set_default_bindings (kmap)$/;"	f
rltty_warning	readline/rltty.c	/^rltty_warning (msg)$/;"	f	file:
rm	gdb/i386-tdep.c	/^  uint8_t mod, reg, rm;$/;"	m	struct:i386_record_s	file:
rm	opcodes/i386-dis.c	/^    int rm;$/;"	m	struct:__anon56	file:
rm_eo	include/xregex2.h	/^  regoff_t rm_eo;  \/* Byte offset from string's start to substring's end.  *\/$/;"	m	struct:__anon1422
rm_so	include/xregex2.h	/^  regoff_t rm_so;  \/* Byte offset from string's start to substring's start.  *\/$/;"	m	struct:__anon1422
rm_table	opcodes/i386-dis.c	/^static const struct dis386 rm_table[][8] = {$/;"	v	typeref:struct:dis386	file:
rmap	gdb/xtensa-config.c	/^xtensa_register_t rmap[] = $/;"	v
rmdir	gdb/gnulib/import/rmdir.c	28;"	d	file:
rms_cdt	include/vms/dst.h	/^  unsigned char rms_cdt[8];$/;"	m	struct:vms_dst_src_decl_src
rms_ebk	include/vms/dst.h	/^  unsigned char rms_ebk[4];$/;"	m	struct:vms_dst_src_decl_src
rms_ffb	include/vms/dst.h	/^  unsigned char rms_ffb[2];$/;"	m	struct:vms_dst_src_decl_src
rms_rfo	include/vms/dst.h	/^  unsigned char rms_rfo;$/;"	m	struct:vms_dst_src_decl_src
rmsg	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^struct msghdr rmsg = {$/;"	v	typeref:struct:msghdr
rmt_thread_action	gdb/remote.c	/^typedef int (*rmt_thread_action) (threadref *ref, void *context);$/;"	t	file:
rn	gdb/arm-tdep.h	/^      int rn;			   \/* Writeback register.  *\/$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1654
rn	gdb/arm-tdep.h	/^      int rn;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
rnd16	sim/bfin/bfin-sim.c	/^rnd16 (bu64 val)$/;"	f	file:
rnd_mod	sim/bfin/bfin-sim.h	/^  bu32 rnd_mod;$/;"	m	struct:bfin_cpu_state
rndx	include/coff/sym.h	/^	RNDXR	rndx;		\/* points to a symbol or opt entry *\/$/;"	m	struct:__anon1572
rndx	include/coff/sym.h	/^	RNDXR	rndx;		\/* relative index into symbol table *\/$/;"	m	union:__anon1571
rndxNil	include/coff/sym.h	303;"	d
rndx_ext	include/coff/ecoff.h	/^struct rndx_ext {$/;"	s
rnglists	gdb/symfile.h	/^  struct dwarf2_section_names rnglists;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
ro_small_data_pointer	bfd/elf32-microblaze.c	/^static int ro_small_data_pointer = 0;$/;"	v	file:
ro_var	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^ro_var:$/;"	l
rock	gdb/testsuite/gdb.cp/anon-union.cc	/^      int rock;$/;"	m	struct:Foo::X	file:
rock2	gdb/testsuite/gdb.cp/anon-union.cc	/^      unsigned int rock2;$/;"	m	struct:Foo::X	file:
rodata	bfd/elf32-spu.c	/^  asection *rodata;$/;"	m	struct:function_info	file:
rogue	zlib/test/infcover.c	/^    int notlifo, rogue;         \/* counts of non-LIFO frees and rogue frees *\/$/;"	m	struct:mem_zone	file:
rol	gdb/testsuite/gdb.disasm/mn10200.s	/^	rol d2$/;"	d
rol	gdb/testsuite/gdb.disasm/mn10300.s	/^	rol d2$/;"	d
rol	libiberty/sha1.c	304;"	d	file:
rom8	sim/erc32/func.c	/^int             rom8 = 0;$/;"	v
rom_limit	sim/rl78/mem.c	/^int rom_limit = 0x100000;$/;"	v
roman	gdb/testsuite/gdb.cp/m-data.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
roman	gdb/testsuite/gdb.cp/m-static.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
roman	gdb/testsuite/gdb.cp/try_catch.cc	/^enum region { oriental, egyptian, greek, etruscan, roman };$/;"	e	enum:region	file:
romb	sim/erc32/erc32.c	/^static unsigned char	romb[ROM_SZ];$/;"	v	file:
room	gdb/gnulib/import/malloca.c	/^    char room[HEADER_SIZE - MAGIC_SIZE];$/;"	m	struct:header::__anon1814	file:
root	bfd/aoutx.h	/^  struct bfd_hash_entry root;$/;"	m	struct:aout_link_includes_entry	typeref:struct:aout_link_includes_entry::bfd_hash_entry
root	bfd/aoutx.h	/^  struct bfd_hash_table root;$/;"	m	struct:aout_link_includes_table	typeref:struct:aout_link_includes_table::bfd_hash_table
root	bfd/coff-arm.c	/^    struct coff_link_hash_table	root;$/;"	m	struct:coff_arm_link_hash_table	typeref:struct:coff_arm_link_hash_table::coff_link_hash_table	file:
root	bfd/coff-mcore.c	/^  struct coff_link_hash_table	root;$/;"	m	struct:coff_mcore_link_hash_table	typeref:struct:coff_mcore_link_hash_table::coff_link_hash_table	file:
root	bfd/coff-ppc.c	/^  struct coff_link_hash_entry root; \/* First entry, as required.  *\/$/;"	m	struct:ppc_coff_link_hash_entry	typeref:struct:ppc_coff_link_hash_entry::coff_link_hash_entry	file:
root	bfd/coff-ppc.c	/^  struct coff_link_hash_table root; \/* First entry, as required.  *\/$/;"	m	struct:ppc_coff_link_hash_table	typeref:struct:ppc_coff_link_hash_table::coff_link_hash_table	file:
root	bfd/doc/chew.c	/^dict_type *root;$/;"	v
root	bfd/dwarf2.c	/^  struct bfd_hash_entry root;$/;"	m	struct:info_hash_entry	typeref:struct:info_hash_entry::bfd_hash_entry	file:
root	bfd/ecofflink.c	/^  struct bfd_hash_entry root;$/;"	m	struct:string_hash_entry	typeref:struct:string_hash_entry::bfd_hash_entry	file:
root	bfd/elf-bfd.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:elf_link_hash_entry	typeref:struct:elf_link_hash_entry::bfd_link_hash_entry
root	bfd/elf-bfd.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::bfd_link_hash_table
root	bfd/elf-m10300.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf32_mn10300_link_hash_entry	typeref:struct:elf32_mn10300_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf-m10300.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf32_mn10300_link_hash_table	typeref:struct:elf32_mn10300_link_hash_table::elf_link_hash_table	file:
root	bfd/elf-m10300.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_mn10300_obj_tdata	typeref:struct:elf_mn10300_obj_tdata::elf_obj_tdata	file:
root	bfd/elf-strtab.c	/^  struct bfd_hash_entry root;$/;"	m	struct:elf_strtab_hash_entry	typeref:struct:elf_strtab_hash_entry::bfd_hash_entry	file:
root	bfd/elf32-arc.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_arc_link_hash_entry	typeref:struct:elf_arc_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-arm.c	/^  struct bfd_hash_entry root;$/;"	m	struct:elf32_arm_stub_hash_entry	typeref:struct:elf32_arm_stub_hash_entry::bfd_hash_entry	file:
root	bfd/elf32-arm.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-arm.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf32_arm_link_hash_table	typeref:struct:elf32_arm_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-arm.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_arm_obj_tdata	typeref:struct:elf_arm_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-arm.c	/^  union gotplt_union root;$/;"	m	struct:arm_local_iplt_info	typeref:union:arm_local_iplt_info::gotplt_union	file:
root	bfd/elf32-bfin.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:bfin_link_hash_entry	typeref:struct:bfin_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-bfin.c	/^  struct elf_link_hash_table root;$/;"	m	struct:bfin_link_hash_table	typeref:struct:bfin_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-cr16.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf32_cr16_link_hash_entry	typeref:struct:elf32_cr16_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-cris.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_cris_link_hash_entry	typeref:struct:elf_cris_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-cris.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_cris_link_hash_table	typeref:struct:elf_cris_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-lm32.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_lm32_link_hash_entry	typeref:struct:elf_lm32_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-lm32.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_lm32_link_hash_table	typeref:struct:elf_lm32_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-m32r.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_m32r_link_hash_entry	typeref:struct:elf_m32r_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-m32r.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_m32r_link_hash_table	typeref:struct:elf_m32r_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-m68hc1x.h	/^  struct bfd_hash_entry root;$/;"	m	struct:elf32_m68hc11_stub_hash_entry	typeref:struct:elf32_m68hc11_stub_hash_entry::bfd_hash_entry
root	bfd/elf32-m68hc1x.h	/^  struct elf_link_hash_table root;$/;"	m	struct:m68hc11_elf_link_hash_table	typeref:struct:m68hc11_elf_link_hash_table::elf_link_hash_table
root	bfd/elf32-m68k.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_m68k_link_hash_entry	typeref:struct:elf_m68k_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-m68k.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_m68k_link_hash_table	typeref:struct:elf_m68k_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-nds32.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_nds32_link_hash_entry	typeref:struct:elf_nds32_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-nds32.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_nds32_obj_tdata	typeref:struct:elf_nds32_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-nds32.h	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_nds32_link_hash_table	typeref:struct:elf_nds32_link_hash_table::elf_link_hash_table
root	bfd/elf32-nios2.c	/^    struct elf_link_hash_table root;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:struct:elf32_nios2_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-nios2.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf32_nios2_link_hash_entry	typeref:struct:elf32_nios2_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-nios2.c	/^  struct elf_obj_tdata root;$/;"	m	struct:nios2_elf32_obj_tdata	typeref:struct:nios2_elf32_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-or1k.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_or1k_link_hash_entry	typeref:struct:elf_or1k_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-or1k.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_or1k_link_hash_table	typeref:struct:elf_or1k_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-or1k.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_or1k_obj_tdata	typeref:struct:elf_or1k_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-s390.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_s390_obj_tdata	typeref:struct:elf_s390_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-score.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:score_elf_link_hash_entry	typeref:struct:score_elf_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-score7.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:score_elf_link_hash_entry	typeref:struct:score_elf_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-sh.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_sh_link_hash_entry	typeref:struct:elf_sh_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-sh.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_sh_link_hash_table	typeref:struct:elf_sh_link_hash_table::elf_link_hash_table	file:
root	bfd/elf32-sh.c	/^  struct elf_obj_tdata root;$/;"	m	struct:sh_elf_obj_tdata	typeref:struct:sh_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-tic6x.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf32_tic6x_obj_tdata	typeref:struct:elf32_tic6x_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-tilepro.c	/^  struct elf_obj_tdata root;$/;"	m	struct:_bfd_tilepro_elf_obj_tdata	typeref:struct:_bfd_tilepro_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elf32-vax.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_vax_link_hash_entry	typeref:struct:elf_vax_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf32-xgate.h	/^  struct bfd_hash_entry root;$/;"	m	struct:elf32_xgate_stub_hash_entry	typeref:struct:elf32_xgate_stub_hash_entry::bfd_hash_entry
root	bfd/elf32-xgate.h	/^  struct elf_link_hash_table root;$/;"	m	struct:xgate_elf_link_hash_table	typeref:struct:xgate_elf_link_hash_table::elf_link_hash_table
root	bfd/elf32-xtensa.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_xtensa_obj_tdata	typeref:struct:elf_xtensa_obj_tdata::elf_obj_tdata	file:
root	bfd/elf64-alpha.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:alpha_elf_link_hash_entry	typeref:struct:alpha_elf_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf64-alpha.c	/^  struct elf_link_hash_table root;$/;"	m	struct:alpha_elf_link_hash_table	typeref:struct:alpha_elf_link_hash_table::elf_link_hash_table	file:
root	bfd/elf64-alpha.c	/^  struct elf_obj_tdata root;$/;"	m	struct:alpha_elf_obj_tdata	typeref:struct:alpha_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elf64-hppa.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf64_hppa_link_hash_table	typeref:struct:elf64_hppa_link_hash_table::elf_link_hash_table	file:
root	bfd/elf64-ia64-vms.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf64_ia64_link_hash_entry	typeref:struct:elf64_ia64_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elf64-ia64-vms.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf64_ia64_link_hash_table	typeref:struct:elf64_ia64_link_hash_table::elf_link_hash_table	file:
root	bfd/elf64-ia64-vms.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf64_ia64_vms_obj_tdata	typeref:struct:elf64_ia64_vms_obj_tdata::elf_obj_tdata	file:
root	bfd/elf64-ppc.c	/^  struct bfd_hash_entry root;$/;"	m	struct:ppc_branch_hash_entry	typeref:struct:ppc_branch_hash_entry::bfd_hash_entry	file:
root	bfd/elf64-ppc.c	/^  struct bfd_hash_entry root;$/;"	m	struct:ppc_stub_hash_entry	typeref:struct:ppc_stub_hash_entry::bfd_hash_entry	file:
root	bfd/elf64-s390.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_s390_obj_tdata	typeref:struct:elf_s390_obj_tdata::elf_obj_tdata	file:
root	bfd/elfnn-aarch64.c	/^  struct bfd_hash_entry root;$/;"	m	struct:elf_aarch64_stub_hash_entry	typeref:struct:elf_aarch64_stub_hash_entry::bfd_hash_entry	file:
root	bfd/elfnn-aarch64.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elf_aarch64_link_hash_entry	typeref:struct:elf_aarch64_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elfnn-aarch64.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elf_aarch64_link_hash_table	typeref:struct:elf_aarch64_link_hash_table::elf_link_hash_table	file:
root	bfd/elfnn-aarch64.c	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_aarch64_obj_tdata	typeref:struct:elf_aarch64_obj_tdata::elf_obj_tdata	file:
root	bfd/elfnn-ia64.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:elfNN_ia64_link_hash_entry	typeref:struct:elfNN_ia64_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elfnn-ia64.c	/^  struct elf_link_hash_table root;$/;"	m	struct:elfNN_ia64_link_hash_table	typeref:struct:elfNN_ia64_link_hash_table::elf_link_hash_table	file:
root	bfd/elfnn-loongarch.c	/^  struct elf_obj_tdata root;$/;"	m	struct:_bfd_loongarch_elf_obj_tdata	typeref:struct:_bfd_loongarch_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elfnn-riscv.c	/^  struct elf_obj_tdata root;$/;"	m	struct:_bfd_riscv_elf_obj_tdata	typeref:struct:_bfd_riscv_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elfxx-mips.c	/^  struct elf_link_hash_entry root;$/;"	m	struct:mips_elf_link_hash_entry	typeref:struct:mips_elf_link_hash_entry::elf_link_hash_entry	file:
root	bfd/elfxx-mips.c	/^  struct elf_link_hash_table root;$/;"	m	struct:mips_elf_link_hash_table	typeref:struct:mips_elf_link_hash_table::elf_link_hash_table	file:
root	bfd/elfxx-mips.c	/^  struct elf_obj_tdata root;$/;"	m	struct:mips_elf_obj_tdata	typeref:struct:mips_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elfxx-sparc.c	/^  struct elf_obj_tdata root;$/;"	m	struct:_bfd_sparc_elf_obj_tdata	typeref:struct:_bfd_sparc_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elfxx-tilegx.c	/^  struct elf_obj_tdata root;$/;"	m	struct:_bfd_tilegx_elf_obj_tdata	typeref:struct:_bfd_tilegx_elf_obj_tdata::elf_obj_tdata	file:
root	bfd/elfxx-x86.h	/^  struct elf_obj_tdata root;$/;"	m	struct:elf_x86_obj_tdata	typeref:struct:elf_x86_obj_tdata::elf_obj_tdata
root	bfd/genlink.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:generic_link_hash_entry	typeref:struct:generic_link_hash_entry::bfd_link_hash_entry
root	bfd/genlink.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:generic_link_hash_table	typeref:struct:generic_link_hash_table::bfd_link_hash_table
root	bfd/hash.c	/^  struct bfd_hash_entry root;$/;"	m	struct:strtab_hash_entry	typeref:struct:strtab_hash_entry::bfd_hash_entry	file:
root	bfd/libaout.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:aout_link_hash_entry	typeref:struct:aout_link_hash_entry::bfd_link_hash_entry
root	bfd/libaout.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:aout_link_hash_table	typeref:struct:aout_link_hash_table::bfd_link_hash_table
root	bfd/libbfd-in.h	/^  struct bfd_hash_entry root;$/;"	m	struct:bfd_section_already_linked_hash_entry	typeref:struct:bfd_section_already_linked_hash_entry::bfd_hash_entry
root	bfd/libbfd-in.h	/^  struct bfd_hash_entry root;$/;"	m	struct:section_hash_entry	typeref:struct:section_hash_entry::bfd_hash_entry
root	bfd/libbfd.h	/^  struct bfd_hash_entry root;$/;"	m	struct:bfd_section_already_linked_hash_entry	typeref:struct:bfd_section_already_linked_hash_entry::bfd_hash_entry
root	bfd/libbfd.h	/^  struct bfd_hash_entry root;$/;"	m	struct:section_hash_entry	typeref:struct:section_hash_entry::bfd_hash_entry
root	bfd/libcoff-in.h	/^  struct bfd_hash_entry root;$/;"	m	struct:coff_debug_merge_hash_entry	typeref:struct:coff_debug_merge_hash_entry::bfd_hash_entry
root	bfd/libcoff-in.h	/^  struct bfd_hash_table root;$/;"	m	struct:coff_debug_merge_hash_table	typeref:struct:coff_debug_merge_hash_table::bfd_hash_table
root	bfd/libcoff-in.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:coff_link_hash_entry	typeref:struct:coff_link_hash_entry::bfd_link_hash_entry
root	bfd/libcoff-in.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:coff_link_hash_table	typeref:struct:coff_link_hash_table::bfd_link_hash_table
root	bfd/libcoff.h	/^  struct bfd_hash_entry root;$/;"	m	struct:coff_debug_merge_hash_entry	typeref:struct:coff_debug_merge_hash_entry::bfd_hash_entry
root	bfd/libcoff.h	/^  struct bfd_hash_table root;$/;"	m	struct:coff_debug_merge_hash_table	typeref:struct:coff_debug_merge_hash_table::bfd_hash_table
root	bfd/libcoff.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:coff_link_hash_entry	typeref:struct:coff_link_hash_entry::bfd_link_hash_entry
root	bfd/libcoff.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:coff_link_hash_table	typeref:struct:coff_link_hash_table::bfd_link_hash_table
root	bfd/libecoff.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:ecoff_link_hash_entry	typeref:struct:ecoff_link_hash_entry::bfd_link_hash_entry
root	bfd/libecoff.h	/^  struct bfd_link_hash_table root;$/;"	m	struct:ecoff_link_hash_table	typeref:struct:ecoff_link_hash_table::bfd_link_hash_table
root	bfd/merge.c	/^  struct bfd_hash_entry root;$/;"	m	struct:sec_merge_hash_entry	typeref:struct:sec_merge_hash_entry::bfd_hash_entry	file:
root	bfd/pdp11.c	/^  struct bfd_hash_entry root;$/;"	m	struct:aout_link_includes_entry	typeref:struct:aout_link_includes_entry::bfd_hash_entry	file:
root	bfd/pdp11.c	/^  struct bfd_hash_table root;$/;"	m	struct:aout_link_includes_table	typeref:struct:aout_link_includes_table::bfd_hash_table	file:
root	bfd/stabs.c	/^  struct bfd_hash_entry root;$/;"	m	struct:stab_link_includes_entry	typeref:struct:stab_link_includes_entry::bfd_hash_entry	file:
root	bfd/vms-alpha.c	/^  struct bfd_link_hash_entry root;$/;"	m	struct:alpha_vms_link_hash_entry	typeref:struct:alpha_vms_link_hash_entry::bfd_link_hash_entry	file:
root	bfd/vms-alpha.c	/^  struct bfd_link_hash_table root;$/;"	m	struct:alpha_vms_link_hash_table	typeref:struct:alpha_vms_link_hash_table::bfd_link_hash_table	file:
root	bfd/xcofflink.c	/^  struct bfd_link_hash_table root;$/;"	m	struct:xcoff_link_hash_table	typeref:struct:xcoff_link_hash_table::bfd_link_hash_table	file:
root	gdb/ada-lang.c	/^  struct cache_entry *root[HASH_SIZE];$/;"	m	struct:ada_symbol_cache	typeref:struct:ada_symbol_cache::cache_entry	file:
root	gdb/varobj.h	/^  struct varobj_root *root;$/;"	m	struct:varobj	typeref:struct:varobj::varobj_root
root	include/bfdlink.h	/^  struct bfd_hash_entry root;$/;"	m	struct:bfd_link_hash_entry	typeref:struct:bfd_link_hash_entry::bfd_hash_entry
root	include/coff/xcoff.h	/^  struct bfd_link_hash_entry root;$/;"	m	struct:xcoff_link_hash_entry	typeref:struct:xcoff_link_hash_entry::bfd_link_hash_entry
root	include/fibheap.h	/^  struct fibnode *root;$/;"	m	struct:fibheap	typeref:struct:fibheap::fibnode
root	include/opcode/mips.h	/^  struct mips_int_operand root;$/;"	m	struct:mips_pcrel_operand	typeref:struct:mips_pcrel_operand::mips_int_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_check_prev_operand	typeref:struct:mips_check_prev_operand::mips_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_int_operand	typeref:struct:mips_int_operand::mips_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_mapped_int_operand	typeref:struct:mips_mapped_int_operand::mips_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_msb_operand	typeref:struct:mips_msb_operand::mips_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_reg_operand	typeref:struct:mips_reg_operand::mips_operand
root	include/opcode/mips.h	/^  struct mips_operand root;$/;"	m	struct:mips_reg_pair_operand	typeref:struct:mips_reg_pair_operand::mips_operand
root	include/splay-tree.h	/^  splay_tree_node root;$/;"	m	struct:splay_tree_s
root	intl/dcigettext.c	/^static void *root;$/;"	v	file:
root	sim/igen/table.c	/^  table *root;$/;"	m	struct:_open_table	file:
root	sim/ppc/corefile.h	/^(device *root);$/;"	v
root	sim/ppc/emul_bugapi.c	/^  device *root;$/;"	m	struct:_os_emul_data	file:
root	sim/ppc/emul_chirp.c	/^  device *root;$/;"	m	struct:_os_emul_data	file:
root	sim/ppc/table.c	/^  table *root;$/;"	m	struct:_open_table	file:
root	sim/ppc/tree.h	/^(device *root);$/;"	v
root	zlib/examples/enough.c	/^local int root;         \/* size of base code table in bits *\/$/;"	v
root_device	sim/ppc/sim_calls.c	/^static device *root_device;$/;"	v	file:
root_of_hw	sim/common/hw-device.h	/^  struct hw *root_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw
rootlist	gdb/varobj.c	/^static struct varobj_root *rootlist;$/;"	v	typeref:struct:varobj_root	file:
rootvar	gdb/varobj.c	/^  struct varobj *rootvar = NULL;$/;"	m	struct:varobj_root	typeref:struct:varobj_root::varobj	file:
rop	include/opcode/convex.h	/^char *rop[] = {$/;"	v
ror	gdb/testsuite/gdb.disasm/mn10200.s	/^	ror d1$/;"	d
ror	gdb/testsuite/gdb.disasm/mn10300.s	/^	ror d1$/;"	d
ror	sim/ft32/interp.c	/^static uint32_t ror (uint32_t n, uint32_t b)$/;"	f	file:
rorv32	sim/aarch64/simulator.c	/^rorv32 (sim_cpu *cpu)$/;"	f	file:
rorv64	sim/aarch64/simulator.c	/^rorv64 (sim_cpu *cpu)$/;"	f	file:
rot32	sim/bfin/bfin-sim.c	/^rot32 (bu32 val, int shift, bu32 *cc)$/;"	f	file:
rot40	sim/bfin/bfin-sim.c	/^rot40 (bu40 val, int shift, bu32 *cc)$/;"	f	file:
rot_rotx_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^rot_rotx_tests:$/;"	l
rotate	zlib/examples/gzappend.c	/^local void rotate(unsigned char *list, unsigned len, unsigned rot)$/;"	f
rotate_left	libiberty/splay-tree.c	/^rotate_left (splay_tree_node *pp, splay_tree_node p, splay_tree_node n)$/;"	f	file:
rotate_right	libiberty/splay-tree.c	/^rotate_right (splay_tree_node *pp, splay_tree_node p, splay_tree_node n)$/;"	f	file:
rotl	sim/h8300/writecode.c	/^rotl ()$/;"	f	file:
rotl_b_ind_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_ind_1:$/;"	l
rotl_b_ind_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_ind_2:$/;"	l
rotl_b_indexb16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexb16_1:$/;"	l
rotl_b_indexb16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexb16_2:$/;"	l
rotl_b_indexb32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexb32_1:$/;"	l
rotl_b_indexb32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexb32_2:$/;"	l
rotl_b_indexl16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexl16_1:$/;"	l
rotl_b_indexl16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexl16_2:$/;"	l
rotl_b_indexl32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexl32_1:$/;"	l
rotl_b_indexl32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexl32_2:$/;"	l
rotl_b_indexw16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexw16_1:$/;"	l
rotl_b_indexw16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexw16_2:$/;"	l
rotl_b_indexw32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexw32_1:$/;"	l
rotl_b_indexw32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_indexw32_2:$/;"	l
rotl_b_reg8_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_reg8_1:$/;"	l
rotl_b_reg8_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_b_reg8_2:$/;"	l
rotl_l_indexb16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexb16_1:$/;"	l
rotl_l_indexb16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexb16_2:$/;"	l
rotl_l_indexb32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexb32_1:$/;"	l
rotl_l_indexb32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexb32_2:$/;"	l
rotl_l_indexl16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexl16_1:$/;"	l
rotl_l_indexl16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexl16_2:$/;"	l
rotl_l_indexl32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexl32_1:$/;"	l
rotl_l_indexl32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexl32_2:$/;"	l
rotl_l_indexw16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexw16_1:$/;"	l
rotl_l_indexw16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexw16_2:$/;"	l
rotl_l_indexw32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexw32_1:$/;"	l
rotl_l_indexw32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_indexw32_2:$/;"	l
rotl_l_reg32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_reg32_1:$/;"	l
rotl_l_reg32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_l_reg32_2:$/;"	l
rotl_w_indexb16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexb16_1:$/;"	l
rotl_w_indexb16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexb16_2:$/;"	l
rotl_w_indexb32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexb32_1:$/;"	l
rotl_w_indexb32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexb32_2:$/;"	l
rotl_w_indexl16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexl16_1:$/;"	l
rotl_w_indexl16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexl16_2:$/;"	l
rotl_w_indexl32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexl32_1:$/;"	l
rotl_w_indexl32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexl32_2:$/;"	l
rotl_w_indexw16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexw16_1:$/;"	l
rotl_w_indexw16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexw16_2:$/;"	l
rotl_w_indexw32_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexw32_1:$/;"	l
rotl_w_indexw32_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_indexw32_2:$/;"	l
rotl_w_reg16_1	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_reg16_1:$/;"	l
rotl_w_reg16_2	sim/testsuite/sim/h8300/rotl.s	/^rotl_w_reg16_2:$/;"	l
rotr	sim/h8300/writecode.c	/^rotr ()$/;"	f	file:
rotr_b_abs16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_abs16_1:$/;"	l
rotr_b_abs16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_abs16_2:$/;"	l
rotr_b_abs32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_abs32_1:$/;"	l
rotr_b_abs32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_abs32_2:$/;"	l
rotr_b_disp16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp16_1:$/;"	l
rotr_b_disp16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp16_2:$/;"	l
rotr_b_disp2_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp2_1:$/;"	l
rotr_b_disp2_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp2_2:$/;"	l
rotr_b_disp32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp32_1:$/;"	l
rotr_b_disp32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_disp32_2:$/;"	l
rotr_b_ind_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_ind_1:$/;"	l
rotr_b_ind_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_ind_2:$/;"	l
rotr_b_postdec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_postdec_1:$/;"	l
rotr_b_postdec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_postdec_2:$/;"	l
rotr_b_postinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_postinc_1:$/;"	l
rotr_b_postinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_postinc_2:$/;"	l
rotr_b_predec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_predec_1:$/;"	l
rotr_b_predec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_predec_2:$/;"	l
rotr_b_preinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_preinc_1:$/;"	l
rotr_b_preinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_preinc_2:$/;"	l
rotr_b_reg8_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_reg8_1:$/;"	l
rotr_b_reg8_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_b_reg8_2:$/;"	l
rotr_l_abs16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_abs16_1:$/;"	l
rotr_l_abs16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_abs16_2:$/;"	l
rotr_l_abs32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_abs32_1:$/;"	l
rotr_l_abs32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_abs32_2:$/;"	l
rotr_l_disp16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp16_1:$/;"	l
rotr_l_disp16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp16_2:$/;"	l
rotr_l_disp2_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp2_1:$/;"	l
rotr_l_disp2_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp2_2:$/;"	l
rotr_l_disp32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp32_1:$/;"	l
rotr_l_disp32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_disp32_2:$/;"	l
rotr_l_ind_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_ind_1:$/;"	l
rotr_l_ind_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_ind_2:$/;"	l
rotr_l_postdec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_postdec_1:$/;"	l
rotr_l_postdec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_postdec_2:$/;"	l
rotr_l_postinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_postinc_1:$/;"	l
rotr_l_postinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_postinc_2:$/;"	l
rotr_l_predec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_predec_1:$/;"	l
rotr_l_predec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_predec_2:$/;"	l
rotr_l_preinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_preinc_1:$/;"	l
rotr_l_preinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_preinc_2:$/;"	l
rotr_l_reg32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_reg32_1:$/;"	l
rotr_l_reg32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_l_reg32_2:$/;"	l
rotr_w_abs16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_abs16_1:$/;"	l
rotr_w_abs16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_abs16_2:$/;"	l
rotr_w_abs32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_abs32_1:$/;"	l
rotr_w_abs32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_abs32_2:$/;"	l
rotr_w_disp16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp16_1:$/;"	l
rotr_w_disp16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp16_2:$/;"	l
rotr_w_disp2_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp2_1:$/;"	l
rotr_w_disp2_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp2_2:$/;"	l
rotr_w_disp32_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp32_1:$/;"	l
rotr_w_disp32_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_disp32_2:$/;"	l
rotr_w_ind_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_ind_1:$/;"	l
rotr_w_ind_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_ind_2:$/;"	l
rotr_w_postdec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_postdec_1:$/;"	l
rotr_w_postdec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_postdec_2:$/;"	l
rotr_w_postinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_postinc_1:$/;"	l
rotr_w_postinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_postinc_2:$/;"	l
rotr_w_predec_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_predec_1:$/;"	l
rotr_w_predec_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_predec_2:$/;"	l
rotr_w_preinc_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_preinc_1:$/;"	l
rotr_w_preinc_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_preinc_2:$/;"	l
rotr_w_reg16_1	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_reg16_1:$/;"	l
rotr_w_reg16_2	sim/testsuite/sim/h8300/rotr.s	/^rotr_w_reg16_2:$/;"	l
rotxl	sim/h8300/writecode.c	/^rotxl ()$/;"	f	file:
rotxl_b_reg8_1	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_b_reg8_1:$/;"	l
rotxl_b_reg8_2	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_b_reg8_2:$/;"	l
rotxl_l_reg32_1	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_l_reg32_1:$/;"	l
rotxl_l_reg32_2	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_l_reg32_2:$/;"	l
rotxl_w_reg16_1	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_w_reg16_1:$/;"	l
rotxl_w_reg16_2	sim/testsuite/sim/h8300/rotxl.s	/^rotxl_w_reg16_2:$/;"	l
rotxr	sim/h8300/writecode.c	/^rotxr ()$/;"	f	file:
rotxr_b_abs16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_abs16_1:$/;"	l
rotxr_b_abs16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_abs16_2:$/;"	l
rotxr_b_abs32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_abs32_1:$/;"	l
rotxr_b_abs32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_abs32_2:$/;"	l
rotxr_b_disp16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp16_1:$/;"	l
rotxr_b_disp16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp16_2:$/;"	l
rotxr_b_disp2_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp2_1:$/;"	l
rotxr_b_disp2_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp2_2:$/;"	l
rotxr_b_disp32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp32_1:$/;"	l
rotxr_b_disp32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_disp32_2:$/;"	l
rotxr_b_ind_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_ind_1:$/;"	l
rotxr_b_ind_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_ind_2:$/;"	l
rotxr_b_postdec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_postdec_1:$/;"	l
rotxr_b_postdec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_postdec_2:$/;"	l
rotxr_b_postinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_postinc_1:$/;"	l
rotxr_b_postinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_postinc_2:$/;"	l
rotxr_b_predec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_predec_1:$/;"	l
rotxr_b_predec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_predec_2:$/;"	l
rotxr_b_preinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_preinc_1:$/;"	l
rotxr_b_preinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_preinc_2:$/;"	l
rotxr_b_reg8_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_reg8_1:$/;"	l
rotxr_b_reg8_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_b_reg8_2:$/;"	l
rotxr_l_abs16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_abs16_1:$/;"	l
rotxr_l_abs16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_abs16_2:$/;"	l
rotxr_l_abs32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_abs32_1:$/;"	l
rotxr_l_abs32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_abs32_2:$/;"	l
rotxr_l_disp16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp16_1:$/;"	l
rotxr_l_disp16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp16_2:$/;"	l
rotxr_l_disp2_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp2_1:$/;"	l
rotxr_l_disp2_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp2_2:$/;"	l
rotxr_l_disp32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp32_1:$/;"	l
rotxr_l_disp32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_disp32_2:$/;"	l
rotxr_l_ind_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_ind_1:$/;"	l
rotxr_l_ind_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_ind_2:$/;"	l
rotxr_l_postdec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_postdec_1:$/;"	l
rotxr_l_postdec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_postdec_2:$/;"	l
rotxr_l_postinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_postinc_1:$/;"	l
rotxr_l_postinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_postinc_2:$/;"	l
rotxr_l_predec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_predec_1:$/;"	l
rotxr_l_predec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_predec_2:$/;"	l
rotxr_l_preinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_preinc_1:$/;"	l
rotxr_l_preinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_preinc_2:$/;"	l
rotxr_l_reg32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_reg32_1:$/;"	l
rotxr_l_reg32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_l_reg32_2:$/;"	l
rotxr_w_abs16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_abs16_1:$/;"	l
rotxr_w_abs16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_abs16_2:$/;"	l
rotxr_w_abs32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_abs32_1:$/;"	l
rotxr_w_abs32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_abs32_2:$/;"	l
rotxr_w_disp16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp16_1:$/;"	l
rotxr_w_disp16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp16_2:$/;"	l
rotxr_w_disp2_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp2_1:$/;"	l
rotxr_w_disp2_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp2_2:$/;"	l
rotxr_w_disp32_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp32_1:$/;"	l
rotxr_w_disp32_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_disp32_2:$/;"	l
rotxr_w_ind_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_ind_1:$/;"	l
rotxr_w_ind_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_ind_2:$/;"	l
rotxr_w_postdec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_postdec_1:$/;"	l
rotxr_w_postdec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_postdec_2:$/;"	l
rotxr_w_postinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_postinc_1:$/;"	l
rotxr_w_postinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_postinc_2:$/;"	l
rotxr_w_predec_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_predec_1:$/;"	l
rotxr_w_predec_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_predec_2:$/;"	l
rotxr_w_preinc_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_preinc_1:$/;"	l
rotxr_w_preinc_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_preinc_2:$/;"	l
rotxr_w_reg16_1	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_reg16_1:$/;"	l
rotxr_w_reg16_2	sim/testsuite/sim/h8300/rotxr.s	/^rotxr_w_reg16_2:$/;"	l
round	bfd/libecoff.h	/^  bfd_vma round;$/;"	m	struct:ecoff_backend_data
round	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (round);$/;"	v
round	gdb/gnulib/import/math.in.h	1784;"	d
round	gdb/gnulib/import/math.in.h	1785;"	d
round	gdb/gnulib/import/math.in.h	1797;"	d
round	libdecnumber/decContext.h	/^    enum     rounding round;	   \/* rounding mode		      *\/$/;"	m	struct:__anon83	typeref:enum:__anon83::rounding
round	sim/mn10300/mn10300_sim.h	/^  int (*  round)   (sim_fpu *);$/;"	m	struct:fp_prec_t
round_32	sim/mn10300/interp.c	/^round_32 (sim_fpu *val)$/;"	f	file:
round_64	sim/mn10300/interp.c	/^round_64 (sim_fpu *val)$/;"	f	file:
roundf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (roundf);$/;"	v
roundf	gdb/gnulib/import/math.in.h	1761;"	d
roundf	gdb/gnulib/import/math.in.h	1762;"	d
roundf	gdb/gnulib/import/math.in.h	1774;"	d
rounding	libdecnumber/decContext.h	/^  enum rounding {$/;"	g
rounding_mode	sim/mips/cp1.c	/^rounding_mode(int rm)$/;"	f	file:
rounding_mode	sim/testsuite/common/fpu-tst.c	/^sim_fpu_round rounding_mode;$/;"	v
roundl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (roundl);$/;"	v
roundl	gdb/gnulib/import/math.in.h	1807;"	d
roundl	gdb/gnulib/import/math.in.h	1808;"	d
roundl	gdb/gnulib/import/math.in.h	1814;"	d
roundl	gdb/gnulib/import/math.in.h	1821;"	d
roundoff_ticks	sim/mips/dv-tx3904tmr.c	/^  signed_8 roundoff_ticks; \/* sim ticks unprocessed during last tick call *\/$/;"	m	struct:tx3904tmr	file:
routine	gdb/testsuite/gdb.mi/pthreads.c	/^routine (void *arg)$/;"	f
rp	include/opcode/cr16.h	/^  reg rp;$/;"	m	struct:__anon1331
rpbase_dispe20	include/opcode/cr16.h	/^  rpbase_disps20, rpbase_dispe20,$/;"	e	enum:__anon1328
rpbase_dispe4	include/opcode/cr16.h	/^  rpbase_disps0, rpbase_dispe4, rpbase_disps4, rpbase_disps16,$/;"	e	enum:__anon1328
rpbase_disps0	include/opcode/cr16.h	/^  rpbase_disps0, rpbase_dispe4, rpbase_disps4, rpbase_disps16,$/;"	e	enum:__anon1328
rpbase_disps16	include/opcode/cr16.h	/^  rpbase_disps0, rpbase_dispe4, rpbase_disps4, rpbase_disps16,$/;"	e	enum:__anon1328
rpbase_disps20	include/opcode/cr16.h	/^  rpbase_disps20, rpbase_dispe20,$/;"	e	enum:__anon1328
rpbase_disps4	include/opcode/cr16.h	/^  rpbase_disps0, rpbase_dispe4, rpbase_disps4, rpbase_disps16,$/;"	e	enum:__anon1328
rpdNil	bfd/elfxx-mips.c	739;"	d	file:
rpdr_ext	include/coff/mips.h	/^struct rpdr_ext$/;"	s
rpindex_disps0	include/opcode/cr16.h	/^  rpindex_disps0, rpindex_disps14, rpindex_disps20,$/;"	e	enum:__anon1328
rpindex_disps14	include/opcode/cr16.h	/^  rpindex_disps0, rpindex_disps14, rpindex_disps20,$/;"	e	enum:__anon1328
rpindex_disps20	include/opcode/cr16.h	/^  rpindex_disps0, rpindex_disps14, rpindex_disps20,$/;"	e	enum:__anon1328
rpl_close	gdb/gnulib/import/close.c	/^rpl_close (int fd)$/;"	f
rpl_dup	gdb/gnulib/import/dup.c	/^rpl_dup (int fd)$/;"	f
rpl_dup2	gdb/gnulib/import/dup2.c	/^rpl_dup2 (int fd, int desired_fd)$/;"	f
rpl_fcntl	gdb/gnulib/import/fcntl.c	/^rpl_fcntl (int fd, int action, \/* arg *\/...)$/;"	f
rpl_fcntl	gdb/gnulib/import/fcntl.c	31;"	d	file:
rpl_fdopendir	gdb/gnulib/import/fdopendir.c	/^rpl_fdopendir (int fd)$/;"	f
rpl_fstat	gdb/gnulib/import/fstat.c	/^rpl_fstat (int fd, struct stat *buf)$/;"	f
rpl_fstatat	gdb/gnulib/import/fstatat.c	/^rpl_fstatat (int fd, char const *file, struct stat *st, int flag)$/;"	f
rpl_getcwd	gdb/gnulib/import/getcwd-lgpl.c	/^rpl_getcwd (char *buf, size_t size)$/;"	f
rpl_gmtime	gdb/gnulib/import/gettimeofday.c	/^rpl_gmtime (time_t const *timep)$/;"	f
rpl_localtime	gdb/gnulib/import/gettimeofday.c	/^rpl_localtime (time_t const *timep)$/;"	f
rpl_lstat	gdb/gnulib/import/lstat.c	/^rpl_lstat (const char *file, struct stat *sbuf)$/;"	f
rpl_malloc	gdb/gnulib/import/malloc.c	/^rpl_malloc (size_t n)$/;"	f
rpl_mbrtowc	gdb/gnulib/import/mbrtowc.c	/^rpl_mbrtowc (wchar_t *pwc, const char *s, size_t n, mbstate_t *ps)$/;"	f
rpl_openat	gdb/gnulib/import/openat.c	/^rpl_openat (int dfd, char const *filename, int flags, ...)$/;"	f
rpl_readlink	gdb/gnulib/import/readlink.c	/^rpl_readlink (const char *name, char *buf, size_t bufsize)$/;"	f
rpl_realloc	gdb/gnulib/import/realloc.c	/^rpl_realloc (void *p, size_t n)$/;"	f
rpl_rename	gdb/gnulib/import/rename.c	/^rpl_rename (char const *src, char const *dst)$/;"	f
rpl_rmdir	gdb/gnulib/import/rmdir.c	/^rpl_rmdir (char const *dir)$/;"	f
rpl_setenv	gdb/gnulib/import/setenv.c	/^rpl_setenv (const char *name, const char *value, int replace)$/;"	f
rpl_stat	gdb/gnulib/import/stat.c	/^rpl_stat (char const *name, struct stat *st)$/;"	f
rpl_tzset	gdb/gnulib/import/gettimeofday.c	/^rpl_tzset (void)$/;"	f
rptr	gdb/testsuite/gdb.base/pointers.c	/^int (*rptr)[3] = matrix;$/;"	v
rptr	libiberty/random.c	/^static long int *rptr = &randtbl[1];$/;"	v	file:
rr	gdb/stubs/sh-stub.c	/^static void rr()$/;"	f	file:
rr	include/opcode/convex.h	23;"	d
rr_str	opcodes/z80-dis.c	/^static char * rr_str[] = { "bc", "de", "hl", "sp" };$/;"	v	file:
rra	include/opcode/cr16.h	/^  rra, rbase, rbase_disps20, rbase_dispe20,$/;"	e	enum:__anon1328
rriatype	gdb/mips-tdep.c	/^  rriatype,			\/* 5   5,3,3,1,4 *\/$/;"	e	enum:mips16_inst_fmts	file:
rritype	gdb/mips-tdep.c	/^  rritype,			\/* 3   5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
rrl	include/opcode/convex.h	32;"	d
rrr	include/opcode/convex.h	22;"	d
rrrtype	gdb/mips-tdep.c	/^  rrrtype,			\/* 4   5,3,3,3,2 *\/$/;"	e	enum:mips16_inst_fmts	file:
rrtype	gdb/mips-tdep.c	/^  rrtype,			\/* 2   5,3,3,5 *\/$/;"	e	enum:mips16_inst_fmts	file:
rs	gdb/remote.c	/^  struct remote_state *rs;$/;"	m	struct:stop_reply	typeref:struct:stop_reply::remote_state	file:
rs	include/opcode/tic6x.h	/^  bfd_boolean rs;$/;"	m	struct:__anon1322
rs	sim/sh/sim-main.h	/^	    int rs;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
rs1	opcodes/dlx-dis.c	/^unsigned char opc, rs1, rs2, rd;$/;"	v
rs2	opcodes/dlx-dis.c	/^unsigned char opc, rs1, rs2, rd;$/;"	v
rs6000_adjust_frame_regnum	gdb/rs6000-tdep.c	/^rs6000_adjust_frame_regnum (struct gdbarch *gdbarch, int num, int eh_frame_p)$/;"	f	file:
rs6000_aix32_reg_offsets	gdb/rs6000-aix-tdep.c	/^static struct ppc_reg_offsets rs6000_aix32_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
rs6000_aix32_regset	gdb/rs6000-aix-tdep.c	/^static const struct regset rs6000_aix32_regset =$/;"	v	typeref:struct:regset	file:
rs6000_aix64_reg_offsets	gdb/rs6000-aix-tdep.c	/^static struct ppc_reg_offsets rs6000_aix64_reg_offsets =$/;"	v	typeref:struct:ppc_reg_offsets	file:
rs6000_aix64_regset	gdb/rs6000-aix-tdep.c	/^static const struct regset rs6000_aix64_regset =$/;"	v	typeref:struct:regset	file:
rs6000_aix_auto_wide_charset	gdb/rs6000-aix-tdep.c	/^rs6000_aix_auto_wide_charset (void)$/;"	f	file:
rs6000_aix_collect_regset	gdb/rs6000-aix-tdep.c	/^rs6000_aix_collect_regset (const struct regset *regset,$/;"	f	file:
rs6000_aix_core_xfer_shared_libraries_aix	gdb/rs6000-aix-tdep.c	/^rs6000_aix_core_xfer_shared_libraries_aix (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_aix_extract_ld_info	gdb/rs6000-aix-tdep.c	/^rs6000_aix_extract_ld_info (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_aix_init_osabi	gdb/rs6000-aix-tdep.c	/^rs6000_aix_init_osabi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
rs6000_aix_iterate_over_regset_sections	gdb/rs6000-aix-tdep.c	/^rs6000_aix_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_aix_ld_info_to_xml	gdb/rs6000-aix-tdep.c	/^rs6000_aix_ld_info_to_xml (struct gdbarch *gdbarch, const gdb_byte *ldi_buf,$/;"	f
rs6000_aix_osabi_sniffer	gdb/rs6000-aix-tdep.c	/^rs6000_aix_osabi_sniffer (bfd *abfd)$/;"	f	file:
rs6000_aix_shared_library_to_xml	gdb/rs6000-aix-tdep.c	/^rs6000_aix_shared_library_to_xml (struct ld_info *ldi,$/;"	f	file:
rs6000_aix_supply_regset	gdb/rs6000-aix-tdep.c	/^rs6000_aix_supply_regset (const struct regset *regset,$/;"	f	file:
rs6000_ax_pseudo_register_collect	gdb/rs6000-tdep.c	/^rs6000_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_breakpoint	gdb/rs6000-tdep.c	/^  rs6000_breakpoint;$/;"	t	file:
rs6000_builtin_type	gdb/stabsread.c	/^rs6000_builtin_type (int typenum, struct objfile *objfile)$/;"	f	file:
rs6000_builtin_type_data	gdb/stabsread.c	/^static const struct objfile_data *rs6000_builtin_type_data;$/;"	v	typeref:struct:objfile_data	file:
rs6000_builtin_type_vec128	gdb/rs6000-tdep.c	/^rs6000_builtin_type_vec128 (struct gdbarch *gdbarch)$/;"	f	file:
rs6000_builtin_type_vec64	gdb/rs6000-tdep.c	/^rs6000_builtin_type_vec64 (struct gdbarch *gdbarch)$/;"	f	file:
rs6000_compatible	bfd/cpu-rs6000.c	/^rs6000_compatible (const bfd_arch_info_type *a,$/;"	f	file:
rs6000_convert_from_func_ptr_addr	gdb/rs6000-aix-tdep.c	/^rs6000_convert_from_func_ptr_addr (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_convert_register_p	gdb/rs6000-tdep.c	/^rs6000_convert_register_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
rs6000_dummy_id	gdb/rs6000-tdep.c	/^rs6000_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
rs6000_dump_tdep	gdb/rs6000-tdep.c	/^rs6000_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
rs6000_dwarf2_reg_to_regnum	gdb/rs6000-tdep.c	/^rs6000_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
rs6000_epilogue_frame_cache	gdb/rs6000-tdep.c	/^rs6000_epilogue_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
rs6000_epilogue_frame_prev_register	gdb/rs6000-tdep.c	/^rs6000_epilogue_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
rs6000_epilogue_frame_sniffer	gdb/rs6000-tdep.c	/^rs6000_epilogue_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
rs6000_epilogue_frame_this_id	gdb/rs6000-tdep.c	/^rs6000_epilogue_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
rs6000_epilogue_frame_unwind	gdb/rs6000-tdep.c	/^static const struct frame_unwind rs6000_epilogue_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
rs6000_fetch_instruction	gdb/rs6000-tdep.c	/^rs6000_fetch_instruction (struct gdbarch *gdbarch, const CORE_ADDR pc)$/;"	f	file:
rs6000_fetch_pointer_argument	gdb/rs6000-tdep.c	/^rs6000_fetch_pointer_argument (struct frame_info *frame, int argi, $/;"	f	file:
rs6000_frame_align	gdb/rs6000-tdep.c	/^rs6000_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
rs6000_frame_base	gdb/rs6000-tdep.c	/^static const struct frame_base rs6000_frame_base = {$/;"	v	typeref:struct:frame_base	file:
rs6000_frame_base_address	gdb/rs6000-tdep.c	/^rs6000_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
rs6000_frame_base_sniffer	gdb/rs6000-tdep.c	/^rs6000_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
rs6000_frame_cache	gdb/rs6000-tdep.c	/^rs6000_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
rs6000_frame_cache	gdb/rs6000-tdep.c	/^struct rs6000_frame_cache$/;"	s	file:
rs6000_frame_prev_register	gdb/rs6000-tdep.c	/^rs6000_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
rs6000_frame_this_id	gdb/rs6000-tdep.c	/^rs6000_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
rs6000_frame_unwind	gdb/rs6000-tdep.c	/^static const struct frame_unwind rs6000_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
rs6000_framedata	gdb/rs6000-tdep.c	/^struct rs6000_framedata$/;"	s	file:
rs6000_gdbarch_init	gdb/rs6000-tdep.c	/^rs6000_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
rs6000_gen_return_address	gdb/rs6000-tdep.c	/^rs6000_gen_return_address (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_in_function_epilogue_frame_p	gdb/rs6000-tdep.c	/^rs6000_in_function_epilogue_frame_p (struct frame_info *curfrm,$/;"	f	file:
rs6000_in_solib_return_trampoline	gdb/rs6000-tdep.c	/^rs6000_in_solib_return_trampoline (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_lynx178_init_osabi	gdb/rs6000-lynx178-tdep.c	/^rs6000_lynx178_init_osabi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
rs6000_lynx178_osabi_sniffer	gdb/rs6000-lynx178-tdep.c	/^rs6000_lynx178_osabi_sniffer (bfd *abfd)$/;"	f	file:
rs6000_lynx178_push_dummy_call	gdb/rs6000-lynx178-tdep.c	/^rs6000_lynx178_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_lynx178_return_value	gdb/rs6000-lynx178-tdep.c	/^rs6000_lynx178_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
rs6000_pseudo_register_read	gdb/rs6000-tdep.c	/^rs6000_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_pseudo_register_reggroup_p	gdb/rs6000-tdep.c	/^rs6000_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
rs6000_pseudo_register_type	gdb/rs6000-tdep.c	/^rs6000_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
rs6000_pseudo_register_write	gdb/rs6000-tdep.c	/^rs6000_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
rs6000_ptrace32	gdb/rs6000-nat.c	/^rs6000_ptrace32 (int req, int id, int *addr, int data, int *buf)$/;"	f	file:
rs6000_ptrace64	gdb/rs6000-nat.c	/^rs6000_ptrace64 (int req, int id, long long addr, int data, void *buf)$/;"	f	file:
rs6000_ptrace_ldinfo	gdb/rs6000-nat.c	/^rs6000_ptrace_ldinfo (ptid_t ptid)$/;"	f	file:
rs6000_push_dummy_call	gdb/rs6000-aix-tdep.c	/^rs6000_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
rs6000_register_name	gdb/rs6000-tdep.c	/^rs6000_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
rs6000_register_sim_regno	gdb/rs6000-tdep.c	/^rs6000_register_sim_regno (struct gdbarch *gdbarch, int reg)$/;"	f	file:
rs6000_register_to_value	gdb/rs6000-tdep.c	/^rs6000_register_to_value (struct frame_info *frame,$/;"	f	file:
rs6000_return_value	gdb/rs6000-aix-tdep.c	/^rs6000_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
rs6000_skip_main_prologue	gdb/rs6000-tdep.c	/^rs6000_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
rs6000_skip_prologue	gdb/rs6000-tdep.c	/^rs6000_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
rs6000_skip_stack_check	gdb/rs6000-tdep.c	/^rs6000_skip_stack_check (struct gdbarch *gdbarch, const CORE_ADDR start_pc)$/;"	f	file:
rs6000_skip_trampoline_code	gdb/rs6000-tdep.c	/^rs6000_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
rs6000_software_single_step	gdb/rs6000-aix-tdep.c	/^rs6000_software_single_step (struct regcache *regcache)$/;"	f	file:
rs6000_stab_reg_to_regnum	gdb/rs6000-tdep.c	/^rs6000_stab_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
rs6000_stack_frame_destroyed_p	gdb/rs6000-tdep.c	/^rs6000_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
rs6000_unwind_pc	gdb/rs6000-tdep.c	/^rs6000_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
rs6000_value_to_register	gdb/rs6000-tdep.c	/^rs6000_value_to_register (struct frame_info *frame,$/;"	f	file:
rs6000_xcoff64_aix_vec	bfd/coff64-rs6000.c	/^const bfd_target rs6000_xcoff64_aix_vec =$/;"	v
rs6000_xcoff64_vec	bfd/coff64-rs6000.c	/^const bfd_target rs6000_xcoff64_vec =$/;"	v
rs6000_xcoff_vec	bfd/coff-rs6000.c	/^const bfd_target rs6000_xcoff_vec =$/;"	v
rs6000coff_core_file_failing_command	bfd/rs6000-core.c	/^rs6000coff_core_file_failing_command (bfd *abfd)$/;"	f
rs6000coff_core_file_failing_signal	bfd/rs6000-core.c	/^rs6000coff_core_file_failing_signal (bfd *abfd)$/;"	f
rs6000coff_core_file_matches_executable_p	bfd/rs6000-core.c	/^rs6000coff_core_file_matches_executable_p (bfd *core_bfd, bfd *exec_bfd)$/;"	f
rs6000coff_core_p	bfd/rs6000-core.c	/^rs6000coff_core_p (bfd *abfd)$/;"	f
rsat	sim/moxie/interp.c	/^rsat (sim_cpu *scpu, word pc, word x)$/;"	f	file:
rscpcmp	bfd/peXXigen.c	3648;"	d	file:
rscpcmp	bfd/peXXigen.c	3650;"	d	file:
rscpcmp	bfd/peXXigen.c	3653;"	d	file:
rse_address_add	gdb/ia64-tdep.c	/^rse_address_add(CORE_ADDR addr, int nslots)$/;"	f	file:
rsi	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rsi;$/;"	m	struct:user_regs64_struct
rsp	bfd/hosts/x86-64linux.h	/^  a8_uint64_t rsp;$/;"	m	struct:user_regs64_struct
rsrc_attach_chain	bfd/peXXigen.c	/^rsrc_attach_chain (rsrc_dir_chain * achain, rsrc_dir_chain * bchain)$/;"	f	file:
rsrc_cmp	bfd/peXXigen.c	/^rsrc_cmp (bfd_boolean is_name, rsrc_entry * a, rsrc_entry * b)$/;"	f	file:
rsrc_compute_region_sizes	bfd/peXXigen.c	/^rsrc_compute_region_sizes (rsrc_directory * dir)$/;"	f	file:
rsrc_compute_rva	bfd/peXXigen.c	/^rsrc_compute_rva (rsrc_write_data * data,$/;"	f	file:
rsrc_count_directory	bfd/peXXigen.c	/^rsrc_count_directory (bfd *	     abfd,$/;"	f	file:
rsrc_count_entries	bfd/peXXigen.c	/^rsrc_count_entries (bfd *	   abfd,$/;"	f	file:
rsrc_dir_chain	bfd/peXXigen.c	/^typedef struct rsrc_dir_chain$/;"	s	file:
rsrc_dir_chain	bfd/peXXigen.c	/^} rsrc_dir_chain;$/;"	t	typeref:struct:rsrc_dir_chain	file:
rsrc_directory	bfd/peXXigen.c	/^typedef struct rsrc_directory$/;"	s	file:
rsrc_directory	bfd/peXXigen.c	/^} rsrc_directory;$/;"	t	typeref:struct:rsrc_directory	file:
rsrc_entry	bfd/peXXigen.c	/^typedef struct rsrc_entry$/;"	s	file:
rsrc_entry	bfd/peXXigen.c	/^} rsrc_entry;$/;"	t	typeref:struct:rsrc_entry	file:
rsrc_leaf	bfd/peXXigen.c	/^typedef struct rsrc_leaf$/;"	s	file:
rsrc_leaf	bfd/peXXigen.c	/^} rsrc_leaf;$/;"	t	typeref:struct:rsrc_leaf	file:
rsrc_merge	bfd/peXXigen.c	/^rsrc_merge (struct rsrc_entry * a, struct rsrc_entry * b)$/;"	f	file:
rsrc_merge_string_entries	bfd/peXXigen.c	/^rsrc_merge_string_entries (rsrc_entry * a ATTRIBUTE_UNUSED,$/;"	f	file:
rsrc_parse_directory	bfd/peXXigen.c	/^rsrc_parse_directory (bfd *	       abfd,$/;"	f	file:
rsrc_parse_entries	bfd/peXXigen.c	/^rsrc_parse_entries (bfd *	     abfd,$/;"	f	file:
rsrc_parse_entry	bfd/peXXigen.c	/^rsrc_parse_entry (bfd *		   abfd,$/;"	f	file:
rsrc_print_name	bfd/peXXigen.c	/^rsrc_print_name (char * buffer, rsrc_string string)$/;"	f	file:
rsrc_print_resource_directory	bfd/peXXigen.c	/^rsrc_print_resource_directory (FILE *	      file,$/;"	f	file:
rsrc_print_resource_entries	bfd/peXXigen.c	/^rsrc_print_resource_entries (FILE *	    file,$/;"	f	file:
rsrc_print_section	bfd/peXXigen.c	/^rsrc_print_section (bfd * abfd, void * vfile)$/;"	f	file:
rsrc_process_section	bfd/peXXigen.c	/^rsrc_process_section (bfd * abfd,$/;"	f	file:
rsrc_regions	bfd/peXXigen.c	/^typedef struct rsrc_regions$/;"	s	file:
rsrc_regions	bfd/peXXigen.c	/^} rsrc_regions;$/;"	t	typeref:struct:rsrc_regions	file:
rsrc_resource_name	bfd/peXXigen.c	/^rsrc_resource_name (rsrc_entry * entry, rsrc_directory * dir)$/;"	f	file:
rsrc_sort_entries	bfd/peXXigen.c	/^rsrc_sort_entries (rsrc_dir_chain *  chain,$/;"	f	file:
rsrc_string	bfd/peXXigen.c	/^typedef struct rsrc_string$/;"	s	file:
rsrc_string	bfd/peXXigen.c	/^} rsrc_string;$/;"	t	typeref:struct:rsrc_string	file:
rsrc_write_data	bfd/peXXigen.c	/^typedef struct rsrc_write_data$/;"	s	file:
rsrc_write_data	bfd/peXXigen.c	/^} rsrc_write_data;$/;"	t	typeref:struct:rsrc_write_data	file:
rsrc_write_directory	bfd/peXXigen.c	/^rsrc_write_directory (rsrc_write_data * data,$/;"	f	file:
rsrc_write_entry	bfd/peXXigen.c	/^rsrc_write_entry (rsrc_write_data *  data,$/;"	f	file:
rsrc_write_leaf	bfd/peXXigen.c	/^rsrc_write_leaf (rsrc_write_data * data,$/;"	f	file:
rsrc_write_string	bfd/peXXigen.c	/^rsrc_write_string (rsrc_write_data * data,$/;"	f	file:
rss	include/coff/sym.h	/^	long	rss;		\/* file name (of source, if known) *\/$/;"	m	struct:fdr
rst	opcodes/z80-dis.c	/^rst (struct buffer *buf, disassemble_info * info, char *txt)$/;"	f	file:
rsub	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
rsubc	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
rsubi	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
rsubic	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
rsubik	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
rsubikc	opcodes/microblaze-opcm.h	/^  addi, rsubi, addic, rsubic, addik, rsubik, addikc, rsubikc, mul,$/;"	e	enum:microblaze_instr
rsubk	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
rsubkc	opcodes/microblaze-opcm.h	/^  add, rsub, addc, rsubc, addk, rsubk, addkc, rsubkc, clz, cmp, cmpu,$/;"	e	enum:microblaze_instr
rt	sim/rx/cpu.h	/^  int rt;$/;"	m	struct:__anon508
rt_sigtramp_code	gdb/cris-tdep.c	/^static const unsigned short rt_sigtramp_code[] =$/;"	v	file:
rtbd	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
rtc_counter	sim/erc32/erc32.c	/^static uint32   rtc_counter;$/;"	v	file:
rtc_counter_read	sim/erc32/erc32.c	/^rtc_counter_read()$/;"	f	file:
rtc_cr	sim/erc32/erc32.c	/^static uint32   rtc_cr;$/;"	v	file:
rtc_enabled	sim/erc32/erc32.c	/^static uint32   rtc_enabled;$/;"	v	file:
rtc_intr	sim/erc32/erc32.c	/^rtc_intr(arg)$/;"	f	file:
rtc_reload	sim/erc32/erc32.c	/^static uint32   rtc_reload;$/;"	v	file:
rtc_reload_set	sim/erc32/erc32.c	/^rtc_reload_set(val)$/;"	f	file:
rtc_scaler	sim/erc32/erc32.c	/^static uint32   rtc_scaler;$/;"	v	file:
rtc_scaler_set	sim/erc32/erc32.c	/^rtc_scaler_set(val)$/;"	f	file:
rtc_scaler_start	sim/erc32/erc32.c	/^static uint32   rtc_scaler_start;$/;"	v	file:
rtc_se	sim/erc32/erc32.c	/^static uint32   rtc_se;$/;"	v	file:
rtc_start	sim/erc32/erc32.c	/^rtc_start()$/;"	f	file:
rte	sim/h8300/writecode.c	/^rte (p, a, s)$/;"	f	file:
rte_mte_first	bfd/xsym.h	/^  unsigned long rte_mte_first;    \/* Index of first module in the resource.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rte_mte_last	bfd/xsym.h	/^  unsigned long rte_mte_last;     \/* Index of the last module in the resource.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rte_nte_index	bfd/xsym.h	/^  unsigned long rte_nte_index;    \/* Name of the resource.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rte_res_number	bfd/xsym.h	/^  unsigned short rte_res_number;  \/* Resource Number.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rte_res_size	bfd/xsym.h	/^  unsigned long rte_res_size;     \/* Size of the resource.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rte_res_type	bfd/xsym.h	/^  unsigned char rte_res_type[4];  \/* Resource Type.  *\/$/;"	m	struct:bfd_sym_resources_table_entry
rted	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
rti_delay	sim/m68hc11/dv-m68hc11tim.c	/^  unsigned long rti_delay;$/;"	m	struct:m68hc11tim	file:
rti_prev_interrupt	sim/m68hc11/dv-m68hc11tim.c	/^  signed64      rti_prev_interrupt;$/;"	m	struct:m68hc11tim	file:
rti_timer_event	sim/m68hc11/dv-m68hc11tim.c	/^  struct hw_event *rti_timer_event;$/;"	m	struct:m68hc11tim	typeref:struct:m68hc11tim::hw_event	file:
rtid	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
rtl	include/coff/xcoff.h	/^  int	(*rtl) (void);	$/;"	m	struct:__rtinit
rtld	bfd/xcofflink.c	/^  bfd_boolean rtld;$/;"	m	struct:xcoff_link_hash_table	file:
rtn	opcodes/i386-dis.c	/^      op_rtn rtn;$/;"	m	struct:dis386::__anon55	file:
rts	sim/h8300/writecode.c	/^rts (p, a, s)$/;"	f	file:
rtsd	opcodes/microblaze-opcm.h	/^  imm, rtsd, rtid, rtbd, rted, bri, brid, brlid, brai, braid, bralid,$/;"	e	enum:microblaze_instr
rtsl1_func	sim/testsuite/sim/h8300/stack.s	/^rtsl1_func:			; Save and restore R0$/;"	l
rtsl2_func	sim/testsuite/sim/h8300/stack.s	/^rtsl2_func:			; Save and restore R5 and R6$/;"	l
rtsl3_func	sim/testsuite/sim/h8300/stack.s	/^rtsl3_func:			; Save and restore R4, R5, and R6$/;"	l
rtsl4_func	sim/testsuite/sim/h8300/stack.s	/^rtsl4_func:			; Save and restore R0 - R3$/;"	l
rtti_type	gdb/cp-abi.h	/^  struct type *(*rtti_type) (struct value *v, int *full,$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::rtti_type
rtype	bfd/elf64-alpha.c	/^  unsigned int rtype;$/;"	m	struct:alpha_elf_reloc_entry	file:
rtype	bfd/elfxx-mips.c	/^  unsigned int rtype : 4;	\/* Relocation types. See below.  *\/$/;"	m	struct:__anon1052	file:
rtype	bfd/elfxx-mips.c	/^  unsigned int rtype : 4;	\/* Relocation types. See below.  *\/$/;"	m	struct:__anon1053	file:
rtype	include/opcode/cr16.h	/^  bfd_reloc_code_real_type rtype;$/;"	m	struct:__anon1332
rtype	include/opcode/crx.h	/^    bfd_reloc_code_real_type rtype;$/;"	m	struct:__anon1268
rtype2howto	bfd/coff-tic30.c	/^rtype2howto (arelent *internal, struct internal_reloc *dst)$/;"	f	file:
rtype2howto	bfd/coff-tic80.c	/^rtype2howto (arelent *cache_ptr, struct internal_reloc *dst)$/;"	f	file:
rtype2howto	bfd/coff-z80.c	/^rtype2howto (arelent *internal, struct internal_reloc *dst)$/;"	f	file:
rtype2howto	bfd/coff-z8k.c	/^rtype2howto (arelent *internal, struct internal_reloc *dst)$/;"	f	file:
rtype_funct	gdb/mips-tdep.c	1479;"	d	file:
rtype_op	gdb/mips-tdep.c	1474;"	d	file:
rtype_rd	gdb/mips-tdep.c	1477;"	d	file:
rtype_rs	gdb/mips-tdep.c	1475;"	d	file:
rtype_rt	gdb/mips-tdep.c	1476;"	d	file:
rtype_shamt	gdb/mips-tdep.c	1478;"	d	file:
rtype_to_howto	bfd/elf32-m68k.c	/^rtype_to_howto (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
rtype_to_howto	bfd/elf32-vax.c	/^rtype_to_howto (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
ru_idrss	sim/ppc/emul_unix.c	/^	signed32 ru_idrss;		\/* integral unshared data size *\/$/;"	m	struct:unix_rusage	file:
ru_inblock	sim/ppc/emul_unix.c	/^	signed32 ru_inblock;		\/* block input operations *\/$/;"	m	struct:unix_rusage	file:
ru_isrss	sim/ppc/emul_unix.c	/^	signed32 ru_isrss;		\/* integral unshared stack size *\/$/;"	m	struct:unix_rusage	file:
ru_ixrss	sim/ppc/emul_unix.c	/^	signed32 ru_ixrss;		\/* integral shared memory size *\/$/;"	m	struct:unix_rusage	file:
ru_majflt	gdb/fbsd-tdep.c	/^  int ru_majflt;$/;"	m	struct:kinfo_proc_layout	file:
ru_majflt	sim/ppc/emul_unix.c	/^	signed32 ru_majflt;		\/* any page faults requiring I\/O *\/$/;"	m	struct:unix_rusage	file:
ru_maxrss	gdb/fbsd-tdep.c	/^  int ru_maxrss;$/;"	m	struct:kinfo_proc_layout	file:
ru_maxrss	sim/ppc/emul_unix.c	/^	signed32 ru_maxrss;		\/* maximum resident set size *\/$/;"	m	struct:unix_rusage	file:
ru_minflt	gdb/fbsd-tdep.c	/^  int ru_minflt;$/;"	m	struct:kinfo_proc_layout	file:
ru_minflt	sim/ppc/emul_unix.c	/^	signed32 ru_minflt;		\/* any page faults not requiring I\/O *\/$/;"	m	struct:unix_rusage	file:
ru_msgrcv	sim/ppc/emul_unix.c	/^	signed32 ru_msgrcv;		\/* messages received *\/$/;"	m	struct:unix_rusage	file:
ru_msgsnd	sim/ppc/emul_unix.c	/^	signed32 ru_msgsnd;		\/* messages sent *\/$/;"	m	struct:unix_rusage	file:
ru_nivcsw	sim/ppc/emul_unix.c	/^	signed32 ru_nivcsw;		\/* involuntary " *\/$/;"	m	struct:unix_rusage	file:
ru_nsignals	sim/ppc/emul_unix.c	/^	signed32 ru_nsignals;		\/* signals received *\/$/;"	m	struct:unix_rusage	file:
ru_nswap	sim/ppc/emul_unix.c	/^	signed32 ru_nswap;		\/* swaps *\/$/;"	m	struct:unix_rusage	file:
ru_nvcsw	sim/ppc/emul_unix.c	/^	signed32 ru_nvcsw;		\/* voluntary context switches *\/$/;"	m	struct:unix_rusage	file:
ru_oublock	sim/ppc/emul_unix.c	/^	signed32 ru_oublock;		\/* block output operations *\/$/;"	m	struct:unix_rusage	file:
ru_stime	gdb/fbsd-tdep.c	/^  int ru_stime;$/;"	m	struct:kinfo_proc_layout	file:
ru_stime	sim/ppc/emul_unix.c	/^	struct unix_timeval ru_stime;	\/* system time used *\/$/;"	m	struct:unix_rusage	typeref:struct:unix_rusage::unix_timeval	file:
ru_utime	gdb/fbsd-tdep.c	/^  int ru_utime;$/;"	m	struct:kinfo_proc_layout	file:
ru_utime	sim/ppc/emul_unix.c	/^	struct unix_timeval ru_utime;	\/* user time used *\/$/;"	m	struct:unix_rusage	typeref:struct:unix_rusage::unix_timeval	file:
ruid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^uid_t ruid = -1, euid = -1, suid = -1;$/;"	v
rule_rejection	sim/igen/igen.h	/^  int rule_rejection;$/;"	m	struct:_igen_trace_options
rule_selection	sim/igen/igen.h	/^  int rule_selection;$/;"	m	struct:_igen_trace_options
rules	sim/igen/gen.h	/^  decode_table *rules;$/;"	m	struct:_gen_table
run	gdb/nto-procfs.c	/^static procfs_run run;$/;"	v	file:
run	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^    def run(self, warm_up=True, append=True):$/;"	m	class:TestCase
run	gdb/testsuite/gdb.perf/solib.py	/^    def run(self):$/;"	m	class:SolibLoadUnload
run1	gdb/testsuite/gdb.base/stale-infcall.c	/^run1 (void)$/;"	f	file:
run2	gdb/testsuite/gdb.base/stale-infcall.c	/^run2 (void)$/;"	f	file:
runTest	gdb/testsuite/gdb.cp/bs15503.cc	/^void StringTest<T>:: runTest() {$/;"	f	class:StringTest
run_async_handler_and_reschedule	gdb/ser-base.c	/^run_async_handler_and_reschedule (struct serial *scb)$/;"	f	file:
run_breakpoint_commands	gdb/gdbserver/mem-break.c	/^run_breakpoint_commands (CORE_ADDR where)$/;"	f
run_breakpoint_commands_z_type	gdb/gdbserver/mem-break.c	/^run_breakpoint_commands_z_type (char z_type, CORE_ADDR addr)$/;"	f	file:
run_caches	sim/frv/profile.c	/^run_caches (SIM_CPU *cpu, int cycles)$/;"	f	file:
run_command	gdb/infcmd.c	/^run_command (const char *args, int from_tty)$/;"	f	file:
run_command_1	gdb/infcmd.c	/^run_command_1 (const char *args, int from_tty, enum run_how run_how)$/;"	f	file:
run_fast_p	sim/common/cgen-defs.h	/^  int run_fast_p;$/;"	m	struct:cgen_state
run_how	gdb/infcmd.c	/^enum run_how$/;"	g	file:
run_inferior_call	gdb/infcall.c	/^run_inferior_call (struct call_thread_fsm *sm,$/;"	f	file:
run_inferior_command	gdb/gdbserver/tracepoint.c	/^run_inferior_command (char *cmd, int len)$/;"	f	file:
run_length	include/hp-symtab.h	/^    unsigned int     run_length : 2;      $/;"	m	struct:__anon1413::__anon1416
run_n_times	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def run_n_times(count, func):$/;"	f
run_once	gdb/gdbserver/server.c	/^int run_once;$/;"	v
run_one_inferior	gdb/mi/mi-main.c	/^run_one_inferior (struct inferior *inf, void *arg)$/;"	f	file:
run_replaces	libiberty/testsuite/test-expandargv.c	/^run_replaces (char * string)$/;"	f
run_sc	gdb/gnu-nat.h	/^    int run_sc;			\/* Default sc when the program is running.  *\/$/;"	m	struct:proc
run_sim	sim/erc32/interf.c	/^run_sim(sregs, icount, dis)$/;"	f
run_sim	sim/erc32/sis.c	/^run_sim(sregs, icount, dis)$/;"	f
run_terminal	gdb/inflow.c	/^  char *run_terminal;$/;"	m	struct:terminal_info	file:
run_tests	libiberty/testsuite/test-expandargv.c	/^run_tests (const char **test_data)$/;"	f
run_tests	libiberty/testsuite/test-strtol.c	/^run_tests (const struct test_data_t *test_data, size_t ntests)$/;"	f
run_time_clock	gdb/common/run-time-clock.h	/^struct run_time_clock$/;"	s
running	gdb/gnu-nat.c	/^    unsigned int running:1;$/;"	m	struct:inf	file:
running	gdb/tracepoint.h	/^  int running;$/;"	m	struct:trace_status
running_benchmark	sim/rx/rx.c	/^static int running_benchmark = 1;$/;"	v	file:
running_in_emacs	readline/readline.c	/^static int running_in_emacs;$/;"	v	file:
running_known	gdb/tracepoint.h	/^  int running_known;$/;"	m	struct:trace_status
running_p	sim/common/cgen-cpu.h	/^  int running_p;$/;"	m	struct:__anon627
running_result_record_printed	gdb/mi/mi-main.c	/^int running_result_record_printed = 1;$/;"	v
running_thread_name	gdb/ravenscar-thread.c	/^static const char running_thread_name[] = "__gnat_running_thread_table";$/;"	v	file:
runpath	bfd/elf-bfd.h	/^  struct bfd_link_needed_list *runpath;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::bfd_link_needed_list
runtime_pdr	bfd/elfxx-mips.c	/^typedef struct runtime_pdr {$/;"	s	file:
runto	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def runto(location):$/;"	f
runto_main	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def runto_main():$/;"	f
rust_chartype_p	gdb/rust-lang.c	/^rust_chartype_p (struct type *type)$/;"	f	file:
rust_composite_type	gdb/rust-lang.c	/^rust_composite_type (struct type *original,$/;"	f	file:
rust_compute_range	gdb/rust-lang.c	/^rust_compute_range (struct type *type, struct value *range,$/;"	f	file:
rust_containing_type	gdb/dwarf2read.c	/^rust_containing_type (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
rust_crate_for_block	gdb/rust-lang.c	/^rust_crate_for_block (const struct block *block)$/;"	f
rust_decorations	gdb/rust-lang.c	/^static const struct generic_val_print_decorations rust_decorations =$/;"	v	typeref:struct:generic_val_print_decorations	file:
rust_demangle	libiberty/cplus-dem.c	/^rust_demangle (const char *mangled, int options)$/;"	f
rust_demangle_sym	libiberty/rust-demangle.c	/^rust_demangle_sym (char *sym)$/;"	f
rust_demangling	include/demangle.h	/^  rust_demangling = DMGL_RUST$/;"	e	enum:demangling_styles
rust_dump_subexp_body	gdb/rust-lang.c	/^rust_dump_subexp_body (struct expression *exp, struct ui_file *stream,$/;"	f	file:
rust_emitchar	gdb/rust-lang.c	/^rust_emitchar (int c, struct type *type, struct ui_file *stream, int quoter)$/;"	f	file:
rust_enum_p	gdb/rust-lang.c	/^rust_enum_p (const struct type *type)$/;"	f	file:
rust_enum_variant	gdb/rust-lang.c	/^rust_enum_variant (struct type *type, const gdb_byte *contents)$/;"	f
rust_evaluate_funcall	gdb/rust-lang.c	/^rust_evaluate_funcall (struct expression *exp, int *pos, enum noside noside)$/;"	f	file:
rust_evaluate_subexp	gdb/rust-lang.c	/^rust_evaluate_subexp (struct type *expect_type, struct expression *exp,$/;"	f	file:
rust_extensions	gdb/rust-lang.c	/^static const char *rust_extensions[] =$/;"	v	file:
rust_fully_qualify	gdb/dwarf2read.c	/^rust_fully_qualify (struct obstack *obstack, const char *p1, const char *p2)$/;"	f	file:
rust_get_trait_object_pointer	gdb/rust-lang.c	/^rust_get_trait_object_pointer (struct value *value)$/;"	f	file:
rust_inclusive_range_type_p	gdb/rust-lang.c	/^rust_inclusive_range_type_p (struct type *type)$/;"	f	file:
rust_internal_print_type	gdb/rust-lang.c	/^rust_internal_print_type (struct type *type, const char *varstring,$/;"	f	file:
rust_is_mangled	libiberty/rust-demangle.c	/^rust_is_mangled (const char *sym)$/;"	f
rust_language_arch_info	gdb/rust-lang.c	/^rust_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
rust_language_defn	gdb/rust-lang.c	/^extern const struct language_defn rust_language_defn =$/;"	v	typeref:struct:language_defn
rust_last_path_segment	gdb/rust-lang.c	/^rust_last_path_segment (const char *path)$/;"	f
rust_lookup_symbol_nonlocal	gdb/rust-lang.c	/^rust_lookup_symbol_nonlocal (const struct language_defn *langdef,$/;"	f	file:
rust_op_name	gdb/rust-lang.c	/^rust_op_name (enum exp_opcode opcode)$/;"	f	file:
rust_operator_check	gdb/rust-lang.c	/^rust_operator_check (struct expression *exp, int pos,$/;"	f	file:
rust_operator_length	gdb/rust-lang.c	/^rust_operator_length (const struct expression *exp, int pc, int *oplenp,$/;"	f	file:
rust_primitive_bool	gdb/rust-lang.c	/^  rust_primitive_bool,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_char	gdb/rust-lang.c	/^  rust_primitive_char,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_f32	gdb/rust-lang.c	/^  rust_primitive_f32,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_f64	gdb/rust-lang.c	/^  rust_primitive_f64,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_i16	gdb/rust-lang.c	/^  rust_primitive_i16,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_i32	gdb/rust-lang.c	/^  rust_primitive_i32,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_i64	gdb/rust-lang.c	/^  rust_primitive_i64,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_i8	gdb/rust-lang.c	/^  rust_primitive_i8,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_isize	gdb/rust-lang.c	/^  rust_primitive_isize,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_str	gdb/rust-lang.c	/^  rust_primitive_str,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_types	gdb/rust-lang.c	/^enum rust_primitive_types$/;"	g	file:
rust_primitive_u16	gdb/rust-lang.c	/^  rust_primitive_u16,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_u32	gdb/rust-lang.c	/^  rust_primitive_u32,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_u64	gdb/rust-lang.c	/^  rust_primitive_u64,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_u8	gdb/rust-lang.c	/^  rust_primitive_u8,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_unit	gdb/rust-lang.c	/^  rust_primitive_unit,$/;"	e	enum:rust_primitive_types	file:
rust_primitive_usize	gdb/rust-lang.c	/^  rust_primitive_usize,$/;"	e	enum:rust_primitive_types	file:
rust_print_enum	gdb/rust-lang.c	/^rust_print_enum (struct type *type, int embedded_offset,$/;"	f	file:
rust_print_struct_def	gdb/rust-lang.c	/^rust_print_struct_def (struct type *type, const char *varstring,$/;"	f	file:
rust_print_subexp	gdb/rust-lang.c	/^rust_print_subexp (struct expression *exp, int *pos, struct ui_file *stream,$/;"	f	file:
rust_print_type	gdb/rust-lang.c	/^rust_print_type (struct type *type, const char *varstring,$/;"	f	file:
rust_print_typedef	gdb/rust-lang.c	/^rust_print_typedef (struct type *type,$/;"	f	file:
rust_printchar	gdb/rust-lang.c	/^rust_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f	file:
rust_printstr	gdb/rust-lang.c	/^rust_printstr (struct ui_file *stream, struct type *type,$/;"	f	file:
rust_range	gdb/rust-lang.c	/^rust_range (struct expression *exp, int *pos, enum noside noside)$/;"	f	file:
rust_range_type_p	gdb/rust-lang.c	/^rust_range_type_p (struct type *type)$/;"	f	file:
rust_slice_type	gdb/rust-lang.c	/^rust_slice_type (const char *name, struct type *elt_type,$/;"	f
rust_slice_type_p	gdb/rust-lang.c	/^rust_slice_type_p (struct type *type)$/;"	f	file:
rust_sniff_from_mangled_name	gdb/rust-lang.c	/^rust_sniff_from_mangled_name (const char *mangled, char **demangled)$/;"	f	file:
rust_subscript	gdb/rust-lang.c	/^rust_subscript (struct expression *exp, int *pos, enum noside noside,$/;"	f	file:
rust_tuple_struct_type_p	gdb/rust-lang.c	/^rust_tuple_struct_type_p (struct type *type)$/;"	f
rust_tuple_type_p	gdb/rust-lang.c	/^rust_tuple_type_p (struct type *type)$/;"	f
rust_u8_type_p	gdb/rust-lang.c	/^rust_u8_type_p (struct type *type)$/;"	f	file:
rust_underscore_fields	gdb/rust-lang.c	/^rust_underscore_fields (struct type *type)$/;"	f	file:
rust_union_quirks	gdb/dwarf2read.c	/^rust_union_quirks (struct dwarf2_cu *cu)$/;"	f	file:
rust_unions	gdb/dwarf2read.c	/^  std::vector<struct type *> rust_unions;$/;"	m	struct:dwarf2_cu	typeref:struct:dwarf2_cu::type	file:
rust_val_print	gdb/rust-lang.c	/^rust_val_print (struct type *type, int embedded_offset,$/;"	f	file:
rust_val_print_str	gdb/rust-lang.c	/^rust_val_print_str (struct ui_file *stream, struct value *val,$/;"	f	file:
rust_vtable_symbol	gdb/symtab.h	/^struct rust_vtable_symbol : public symbol$/;"	s
rust_watch_location_expression	gdb/rust-lang.c	/^rust_watch_location_expression (struct type *type, CORE_ADDR addr)$/;"	f	class:gdb
rv	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^struct iovec rv[2] = {$/;"	v	typeref:struct:iovec
rv_command	sim/cris/dv-rv.c	/^enum rv_command {$/;"	g	file:
rv_command	sim/cris/rvdummy.c	/^enum rv_command {$/;"	g	file:
rva_BeginAddress	include/coff/pe.h	/^  bfd_byte rva_BeginAddress[4];$/;"	m	struct:external_pex64_runtime_function
rva_BeginAddress	include/coff/pe.h	/^  bfd_byte rva_BeginAddress[4];$/;"	m	struct:external_pex64_scope_entry
rva_BeginAddress	include/coff/pe.h	/^  bfd_vma rva_BeginAddress;	\/* UNW_FLAG_CHAININFO.  *\/$/;"	m	struct:pex64_unwind_info
rva_BeginAddress	include/coff/pe.h	/^  bfd_vma rva_BeginAddress;$/;"	m	struct:pex64_runtime_function
rva_BeginAddress	include/coff/pe.h	/^  bfd_vma rva_BeginAddress;$/;"	m	struct:pex64_scope_entry
rva_EndAddress	include/coff/pe.h	/^  bfd_byte rva_EndAddress[4];$/;"	m	struct:external_pex64_runtime_function
rva_EndAddress	include/coff/pe.h	/^  bfd_byte rva_EndAddress[4];$/;"	m	struct:external_pex64_scope_entry
rva_EndAddress	include/coff/pe.h	/^  bfd_vma rva_EndAddress;	\/* UNW_FLAG_CHAININFO.  *\/$/;"	m	struct:pex64_unwind_info
rva_EndAddress	include/coff/pe.h	/^  bfd_vma rva_EndAddress;$/;"	m	struct:pex64_runtime_function
rva_EndAddress	include/coff/pe.h	/^  bfd_vma rva_EndAddress;$/;"	m	struct:pex64_scope_entry
rva_ExceptionHandler	include/coff/pe.h	/^  bfd_vma rva_ExceptionHandler; \/* UNW_EHANDLER or UNW_FLAG_UHANDLER.  *\/$/;"	m	struct:pex64_unwind_info
rva_HandlerAddress	include/coff/pe.h	/^  bfd_byte rva_HandlerAddress[4];$/;"	m	struct:external_pex64_scope_entry
rva_HandlerAddress	include/coff/pe.h	/^  bfd_vma rva_HandlerAddress;$/;"	m	struct:pex64_scope_entry
rva_JumpAddress	include/coff/pe.h	/^  bfd_byte rva_JumpAddress[4];$/;"	m	struct:external_pex64_scope_entry
rva_JumpAddress	include/coff/pe.h	/^  bfd_vma rva_JumpAddress;$/;"	m	struct:pex64_scope_entry
rva_UnwindData	include/coff/pe.h	/^  bfd_byte rva_UnwindData[4];$/;"	m	struct:external_pex64_runtime_function
rva_UnwindData	include/coff/pe.h	/^  bfd_vma rva_UnwindData;	\/* UNW_FLAG_CHAININFO.  *\/$/;"	m	struct:pex64_unwind_info
rva_UnwindData	include/coff/pe.h	/^  bfd_vma rva_UnwindData;$/;"	m	struct:pex64_runtime_function
rva_bias	bfd/peXXigen.c	/^  bfd_vma    rva_bias;$/;"	m	struct:rsrc_write_data	file:
rva_end	gdb/coff-pe-read.c	/^  unsigned long rva_end;	\/* End offset within the pe.  *\/$/;"	m	struct:read_pe_section_data	file:
rva_start	gdb/coff-pe-read.c	/^  unsigned long rva_start;	\/* Start offset within the pe.  *\/$/;"	m	struct:read_pe_section_data	file:
rval	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^  real, target :: rval$/;"	v	program:main
rvalue_reference_type	gdb/gdbtypes.h	/^  struct type *rvalue_reference_type;$/;"	m	struct:type	typeref:struct:type::type
rw	include/opcode/tic6x.h	/^  tic6x_rw rw;$/;"	m	struct:__anon1314
rw	include/opcode/tic6x.h	/^  tic6x_rw rw;$/;"	m	struct:__anon1318
rw	opcodes/arc-ext.c	/^  enum ExtReadWrite rw;$/;"	m	struct:ExtCoreRegister	typeref:enum:ExtCoreRegister::ExtReadWrite	file:
rw_common	gdb/sol-thread.c	/^rw_common (int dowrite, const struct ps_prochandle *ph, psaddr_t addr,$/;"	f	file:
rw_pieced_value	gdb/dwarf2loc.c	/^rw_pieced_value (struct value *v, struct value *from)$/;"	f	file:
rw_small_data_pointer	bfd/elf32-microblaze.c	/^static int rw_small_data_pointer = 0;$/;"	v	file:
rw_table	gdb/proc-api.c	/^static struct trans rw_table[] = {$/;"	v	typeref:struct:trans	file:
rwat_fast	sim/sh/interp.c	/^rwat_fast (unsigned char *memory, int x, int maskw, int endianw)$/;"	f	file:
rwatch_command	gdb/breakpoint.c	/^rwatch_command (const char *arg, int from_tty)$/;"	f	file:
rwatch_command_wrapper	gdb/breakpoint.c	/^rwatch_command_wrapper (const char *arg, int from_tty, int internal)$/;"	f
rwx_special_register	gdb/xtensa-tdep.c	/^rwx_special_register (const char *opcname)$/;"	f	file:
rx	gdb/m32c-tdep.c	/^  struct m32c_reg *rx, *ry;$/;"	m	struct:m32c_reg	typeref:struct:m32c_reg::m32c_reg	file:
rx	include/opcode/cgen.h	/^  void *rx;$/;"	m	struct:cgen_insn
rx	opcodes/rx-decode.c	/^  RX_Opcode_Decoded * rx;$/;"	m	struct:__anon75	file:
rx2_set_section_contents	bfd/elf32-rx.c	/^rx2_set_section_contents (bfd *	       abfd,$/;"	f	file:
rx_abort	sim/rx/rx.c	341;"	d	file:
rx_additional_link_map_text	bfd/elf32-rx.c	/^rx_additional_link_map_text (bfd *obfd, struct bfd_link_info *info, FILE *mapfile)$/;"	f
rx_analyze_frame_prologue	gdb/rx-tdep.c	/^rx_analyze_frame_prologue (struct frame_info *this_frame,$/;"	f	file:
rx_analyze_prologue	gdb/rx-tdep.c	/^rx_analyze_prologue (CORE_ADDR start_pc, CORE_ADDR limit_pc,$/;"	f	file:
rx_big_endian	sim/rx/reg.c	/^int rx_big_endian;$/;"	v
rx_break_insn	gdb/rx-tdep.c	/^constexpr gdb_byte rx_break_insn[] = { 0x00 };$/;"	v
rx_breakpoint	gdb/rx-tdep.c	/^typedef BP_MANIPULATION (rx_break_insn) rx_breakpoint;$/;"	t	file:
rx_char	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned char rx_char;$/;"	m	struct:m68hc11sio	file:
rx_char	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned char rx_char;$/;"	m	struct:m68hc11spi	file:
rx_check_directives	bfd/elf32-rx.c	/^rx_check_directives$/;"	f	file:
rx_clear_scsr	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned char rx_clear_scsr;$/;"	m	struct:m68hc11sio	file:
rx_clear_scsr	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned char rx_clear_scsr;$/;"	m	struct:m68hc11spi	file:
rx_crc	sim/bfin/dv-bfin_emac.c	/^  bu32 rx_crc;$/;"	m	struct:bfin_emac	file:
rx_cycles	sim/rx/rx.c	/^unsigned int rx_cycles = 0;$/;"	v
rx_decode_opcode	opcodes/rx-decode.c	/^rx_decode_opcode (unsigned long pc AU,$/;"	f
rx_disp	opcodes/rx-decode.c	/^rx_disp (int n, int type, int reg, unsigned int size, LocalData * ld)$/;"	f	file:
rx_dummy_id	gdb/rx-tdep.c	/^rx_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
rx_dump_symtab	bfd/elf32-rx.c	/^rx_dump_symtab (bfd * abfd, void * internal_syms, void * external_syms)$/;"	f
rx_dwarf_reg_to_regnum	gdb/rx-tdep.c	/^rx_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
rx_elf32_be_ns_vec	bfd/elf32-rx.c	/^const bfd_target rx_elf32_be_ns_vec;$/;"	v
rx_elf32_be_vec	bfd/elf32-rx.c	/^const bfd_target rx_elf32_be_vec;$/;"	v
rx_elf_howto_table	bfd/elf32-rx.c	/^static reloc_howto_type rx_elf_howto_table [] =$/;"	v	file:
rx_elf_merge_private_bfd_data	bfd/elf32-rx.c	/^rx_elf_merge_private_bfd_data (bfd * ibfd, struct bfd_link_info *info)$/;"	f	file:
rx_elf_object_p	bfd/elf32-rx.c	/^rx_elf_object_p (bfd * abfd)$/;"	f	file:
rx_elf_print_private_bfd_data	bfd/elf32-rx.c	/^rx_elf_print_private_bfd_data (bfd * abfd, void * ptr)$/;"	f	file:
rx_elf_relocate_section	bfd/elf32-rx.c	/^rx_elf_relocate_section$/;"	f	file:
rx_elf_set_private_flags	bfd/elf32-rx.c	/^rx_elf_set_private_flags (bfd * abfd, flagword flags)$/;"	f	file:
rx_exception_sniffer	gdb/rx-tdep.c	/^rx_exception_sniffer (const struct frame_unwind *self,$/;"	f	file:
rx_exception_unwind	gdb/rx-tdep.c	/^static const struct frame_unwind rx_exception_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
rx_fifo	sim/mips/dv-tx3904sio.c	/^  struct tx3904sio_fifo rx_fifo, tx_fifo; \/* FIFOs *\/$/;"	m	struct:tx3904sio	typeref:struct:tx3904sio::tx3904sio_fifo	file:
rx_final_link	bfd/elf32-rx.c	/^rx_final_link (bfd * abfd, struct bfd_link_info * info)$/;"	f	file:
rx_flagand	sim/rx/reg.c	/^int rx_flagand;$/;"	v
rx_flagmask	sim/rx/reg.c	/^int rx_flagmask;$/;"	v
rx_flagor	sim/rx/reg.c	/^int rx_flagor;$/;"	v
rx_fpsw_type	gdb/rx-tdep.c	/^  struct type *rx_fpsw_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
rx_fpsw_type	gdb/rx-tdep.c	/^rx_fpsw_type (struct gdbarch *gdbarch)$/;"	f	file:
rx_frame_base	gdb/rx-tdep.c	/^rx_frame_base (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
rx_frame_prev_register	gdb/rx-tdep.c	/^rx_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
rx_frame_sniffer	gdb/rx-tdep.c	/^rx_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
rx_frame_sniffer_common	gdb/rx-tdep.c	/^rx_frame_sniffer_common (const struct frame_unwind *self,$/;"	f	file:
rx_frame_this_id	gdb/rx-tdep.c	/^rx_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
rx_frame_type	gdb/rx-tdep.c	/^enum rx_frame_type {$/;"	g	file:
rx_frame_type	gdb/rx-tdep.c	/^rx_frame_type (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
rx_frame_unwind	gdb/rx-tdep.c	/^static const struct frame_unwind rx_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
rx_gdbarch_init	gdb/rx-tdep.c	/^rx_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
rx_get_byte	opcodes/rx-dis.c	/^rx_get_byte (void * vdata)$/;"	f	file:
rx_get_byte	sim/rx/rx.c	/^rx_get_byte (void *vdata)$/;"	f	file:
rx_get_opcode_byte	gdb/rx-tdep.c	/^rx_get_opcode_byte (void *handle)$/;"	f	file:
rx_get_opcode_byte_handle	gdb/rx-tdep.c	/^struct rx_get_opcode_byte_handle$/;"	s	file:
rx_get_reloc	bfd/elf32-rx.c	/^rx_get_reloc (long reloc)$/;"	f
rx_get_section_contents	bfd/elf32-rx.c	/^rx_get_section_contents (bfd *	       abfd,$/;"	f	file:
rx_in_gdb	sim/rx/reg.c	/^int rx_in_gdb = 1;$/;"	v
rx_info_to_howto_rela	bfd/elf32-rx.c	/^rx_info_to_howto_rela (bfd *		   abfd,$/;"	f	file:
rx_irqe	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
rx_load	sim/rx/load.c	/^rx_load (bfd *prog, host_callback *callback)$/;"	f
rx_mem_decode_cache	sim/rx/mem.c	/^rx_mem_decode_cache (unsigned long address)$/;"	f
rx_mem_ptr	sim/rx/mem.c	/^rx_mem_ptr (unsigned long address, enum mem_ptr_action action)$/;"	f
rx_offset_for_reloc	bfd/elf32-rx.c	/^rx_offset_for_reloc (bfd *		      abfd,$/;"	f	file:
rx_poll_event	sim/m68hc11/dv-m68hc11sio.c	/^  struct hw_event* rx_poll_event;$/;"	m	struct:m68hc11sio	typeref:struct:m68hc11sio::hw_event	file:
rx_prologue	gdb/rx-tdep.c	/^struct rx_prologue$/;"	s	file:
rx_psw_type	gdb/rx-tdep.c	/^  struct type *rx_psw_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
rx_psw_type	gdb/rx-tdep.c	/^rx_psw_type (struct gdbarch *gdbarch)$/;"	f	file:
rx_push_dummy_call	gdb/rx-tdep.c	/^rx_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
rx_register_name	gdb/rx-tdep.c	/^rx_register_name (struct gdbarch *gdbarch, int regnr)$/;"	f	file:
rx_register_type	gdb/rx-tdep.c	/^rx_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
rx_reloc_map	bfd/elf32-rx.c	/^static const struct rx_reloc_map rx_reloc_map [] =$/;"	v	typeref:struct:rx_reloc_map	file:
rx_reloc_map	bfd/elf32-rx.c	/^struct rx_reloc_map$/;"	s	file:
rx_reloc_name_lookup	bfd/elf32-rx.c	/^rx_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED, const char * r_name)$/;"	f	file:
rx_reloc_type_lookup	bfd/elf32-rx.c	/^rx_reloc_type_lookup (bfd *		       abfd ATTRIBUTE_UNUSED,$/;"	f	file:
rx_reloc_val	bfd/elf32-rx.c	/^  unsigned int		    rx_reloc_val;$/;"	m	struct:rx_reloc_map	file:
rx_return_value	gdb/rx-tdep.c	/^rx_return_value (struct gdbarch *gdbarch,$/;"	f	file:
rx_set_section_contents	bfd/elf32-rx.c	/^rx_set_section_contents (bfd *	       abfd,$/;"	f	file:
rx_signal_to_gdb_signal	sim/rx/gdb-if.c	/^rx_signal_to_gdb_signal (int rx)$/;"	f	file:
rx_sim_is_open	sim/rx/gdb-if.c	/^static int rx_sim_is_open;$/;"	v	file:
rx_skip_prologue	gdb/rx-tdep.c	/^rx_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
rx_stack	bfd/elf32-rx.c	/^static int32_t rx_stack [ NUM_STACK_ENTRIES ];$/;"	v	file:
rx_stack_top	bfd/elf32-rx.c	/^static unsigned int rx_stack_top;$/;"	v	file:
rx_stat	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
rx_stky	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
rx_syscall	sim/rx/syscalls.c	/^rx_syscall (int id)$/;"	f
rx_table_find	bfd/elf32-rx.c	/^rx_table_find (struct bfd_hash_entry *vent, void *vinfo)$/;"	f	file:
rx_table_map	bfd/elf32-rx.c	/^rx_table_map (struct bfd_hash_entry *vent, void *vinfo)$/;"	f	file:
rx_table_map_2	bfd/elf32-rx.c	/^rx_table_map_2 (struct bfd_hash_entry *vent, void *vinfo)$/;"	f	file:
rx_unwind_pc	gdb/rx-tdep.c	/^rx_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
rx_unwind_sp	gdb/rx-tdep.c	/^rx_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
rxb	sim/mn10300/dv-mn103ser.c	/^  unsigned8  txb, rxb, intmode;$/;"	m	struct:_mn10300_serial	file:
rxc_allfrm	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_alloct	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_broad	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_dmaovf	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_eq64	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_fcs	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_ge1024	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_lt128, rxc_lt256, rxc_lt512, rxc_lt1024, rxc_ge1024;$/;"	m	struct:bfin_emac	file:
rxc_lign	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_lnerri	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_lnerro	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_long	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_lt1024	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_lt128, rxc_lt256, rxc_lt512, rxc_lt1024, rxc_ge1024;$/;"	m	struct:bfin_emac	file:
rxc_lt128	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_lt128, rxc_lt256, rxc_lt512, rxc_lt1024, rxc_ge1024;$/;"	m	struct:bfin_emac	file:
rxc_lt256	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_lt128, rxc_lt256, rxc_lt512, rxc_lt1024, rxc_ge1024;$/;"	m	struct:bfin_emac	file:
rxc_lt512	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_lt128, rxc_lt256, rxc_lt512, rxc_lt1024, rxc_ge1024;$/;"	m	struct:bfin_emac	file:
rxc_macctl	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_multi	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_octet	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_ok	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxc_opcode	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_broad, rxc_lnerri, rxc_lnerro, rxc_long, rxc_macctl, rxc_opcode;$/;"	m	struct:bfin_emac	file:
rxc_pause	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_short	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_typed	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_pause, rxc_allfrm, rxc_alloct, rxc_typed, rxc_short, rxc_eq64;$/;"	m	struct:bfin_emac	file:
rxc_unicst	sim/bfin/dv-bfin_emac.c	/^  bu32 rxc_ok, rxc_fcs, rxc_lign, rxc_octet, rxc_dmaovf, rxc_unicst, rxc_multi;$/;"	m	struct:bfin_emac	file:
rxfp_add	sim/rx/fpu.c	/^rxfp_add (fp_t fa, fp_t fb)$/;"	f
rxfp_cmp	sim/rx/fpu.c	/^rxfp_cmp (fp_t fa, fp_t fb)$/;"	f
rxfp_div	sim/rx/fpu.c	/^rxfp_div (fp_t fa, fp_t fb)$/;"	f
rxfp_ftoi	sim/rx/fpu.c	/^rxfp_ftoi (fp_t fa, int round_mode)$/;"	f
rxfp_itof	sim/rx/fpu.c	/^rxfp_itof (long fa, int round_mode)$/;"	f
rxfp_mul	sim/rx/fpu.c	/^rxfp_mul (fp_t fa, fp_t fb)$/;"	f
rxfp_sub	sim/rx/fpu.c	/^rxfp_sub (fp_t fa, fp_t fb)$/;"	f
rxl	include/opcode/convex.h	30;"	d
rxr	include/opcode/convex.h	24;"	d
ry	gdb/m32c-tdep.c	/^  struct m32c_reg *rx, *ry;$/;"	m	struct:m32c_reg	typeref:struct:m32c_reg::	file:
s	bfd/bfd-in2.h	/^    struct bfd_section *s;$/;"	m	union:bfd_section::__anon1150	typeref:struct:bfd_section::__anon1150::bfd_section
s	bfd/elf-bfd.h	/^  char *s;$/;"	m	struct:obj_attribute
s	bfd/elf-bfd.h	/^  const struct elf_size_info *s;$/;"	m	struct:elf_backend_data	typeref:struct:elf_backend_data::elf_size_info
s	gdb/dwarf2read.h	/^  } s;$/;"	m	struct:dwarf2_section_info	typeref:union:dwarf2_section_info::__anon1740
s	gdb/mdebugread.c	/^  char *s;			\/* the unswapped symbol *\/$/;"	m	struct:mdebug_pending	file:
s	gdb/remote.c	/^  bool s = false;$/;"	m	struct:vCont_action_support	file:
s	gdb/testsuite/gdb.arch/aarch64-tagged-pointer.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.base/call-strs.c	/^char * s;$/;"	v
s	gdb/testsuite/gdb.base/callfuncs.c	/^  short s;$/;"	m	struct:struct1	file:
s	gdb/testsuite/gdb.base/finish-pretty.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.base/frame-args.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.base/funcargs.c	/^  short s;$/;"	m	struct:s	file:
s	gdb/testsuite/gdb.base/funcargs.c	/^short s = 1;$/;"	v
s	gdb/testsuite/gdb.base/funcargs.c	/^typedef struct s$/;"	s	file:
s	gdb/testsuite/gdb.base/long_long.c	/^unsigned char s[MAX_BYTES];$/;"	v
s	gdb/testsuite/gdb.base/shmain.c	/^} s;$/;"	v	typeref:struct:__anon2021
s	gdb/testsuite/gdb.base/ss.h	/^struct s {$/;"	s
s	gdb/testsuite/gdb.base/store.c	/^struct s_1 { short s[1]; } z_1, s_1;$/;"	m	struct:s_1	file:
s	gdb/testsuite/gdb.base/store.c	/^struct s_2 { short s[2]; } z_2, s_2;$/;"	m	struct:s_2	file:
s	gdb/testsuite/gdb.base/store.c	/^struct s_3 { short s[3]; } z_3, s_3;$/;"	m	struct:s_3	file:
s	gdb/testsuite/gdb.base/store.c	/^struct s_4 { short s[4]; } z_4, s_4;$/;"	m	struct:s_4	file:
s	gdb/testsuite/gdb.base/varargs.c	/^short s;$/;"	v
s	gdb/testsuite/gdb.cp/classes.cc	/^struct fleep { int a; } s;$/;"	v	typeref:struct:fleep
s	gdb/testsuite/gdb.cp/local-static.c	/^S s;$/;"	v
s	gdb/testsuite/gdb.cp/member-ptr.cc	/^  static int s;$/;"	m	class:A	file:
s	gdb/testsuite/gdb.cp/member-ptr.cc	/^  static int s;$/;"	m	class:B	file:
s	gdb/testsuite/gdb.cp/member-ptr.cc	/^int A::s = 10;$/;"	m	class:A	file:
s	gdb/testsuite/gdb.cp/member-ptr.cc	/^int B::s = 20;$/;"	m	class:B	file:
s	gdb/testsuite/gdb.cp/misc.cc	/^struct fleep { int a; } s;$/;"	v	typeref:struct:fleep
s	gdb/testsuite/gdb.cp/nsdecl.cc	/^int s;$/;"	v
s	gdb/testsuite/gdb.cp/psmang1.cc	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.cp/psmang2.cc	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.cp/virtfunc.cc	/^void D::s() {}$/;"	f	class:D
s	gdb/testsuite/gdb.dwarf2/fission-mix.h	/^struct s$/;"	s
s	gdb/testsuite/gdb.guile/scm-frame-args.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  S s;$/;"	m	struct:SS	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  char *s;$/;"	m	struct:nullstr	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  const char *s;$/;"	m	struct:memory_error	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  struct substruct s;$/;"	m	struct:outerstruct	typeref:struct:outerstruct::substruct	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct S : public s {$/;"	s	file:
s	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.guile/scm-type.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.guile/scm-value.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^ABI3 test_abi_tag_struct s;$/;"	v
s	gdb/testsuite/gdb.perf/backtrace.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-explore.c	/^  SS s;$/;"	m	union:ComplexUnion	file:
s	gdb/testsuite/gdb.python/py-explore.c	/^  struct SimpleStruct s;$/;"	m	struct:ComplexStruct	typeref:struct:ComplexStruct::SimpleStruct	file:
s	gdb/testsuite/gdb.python/py-frame-args.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-framefilter-mi.c	/^  short s;$/;"	m	struct:__anon1954	file:
s	gdb/testsuite/gdb.python/py-framefilter.c	/^  short s;$/;"	m	struct:__anon1942	file:
s	gdb/testsuite/gdb.python/py-pp-maint.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-pp-registration.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^  S s;$/;"	m	struct:SS	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^  char *s;$/;"	m	struct:nullstr	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^  const char *s;$/;"	m	struct:memory_error	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct substruct s;$/;"	m	struct:outerstruct	typeref:struct:outerstruct::substruct	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct S : public s {$/;"	s	file:
s	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-type.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.python/py-typeprint.cc	/^templ<basic_string> s;$/;"	v
s	gdb/testsuite/gdb.python/py-value.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.trace/actions.c	/^  short  s;$/;"	m	struct:GDB_STRUCT_TEST	file:
s	gdb/testsuite/gdb.trace/actions.c	/^  short  s;$/;"	m	union:GDB_UNION_TEST	file:
s	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^struct s$/;"	s	file:
s	gdb/testsuite/gdb.trace/unavailable.cc	/^  int s:1;$/;"	m	struct:StructB	file:
s	include/aout/ranlib.h	/^      } s;$/;"	m	struct:symdef	typeref:union:symdef::__anon1493
s	include/demangle.h	/^      const char *s;$/;"	m	struct:demangle_component::__anon1603::__anon1604
s	include/dyn-string.h	/^  char *s;		\/* The string itself, NUL-terminated.  *\/$/;"	m	struct:dyn_string
s	libiberty/cp-demangle.h	/^  const char *s;$/;"	m	struct:d_info
s	opcodes/ia64-gen.c	/^  char *s;$/;"	m	struct:string_entry	file:
s	sim/aarch64/cpustate.h	/^  float        s;$/;"	m	union:FRegisterValue
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_exp (const sim_fpu *s);$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_denorm (const sim_fpu *s); \/* !zero *\/$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_infinity (const sim_fpu *s);$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_nan (const sim_fpu *s); \/* 1 => SNaN or QNaN *\/$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_number (const sim_fpu *s); \/* !zero *\/$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_qnan (const sim_fpu *s); \/* 1 => QNaN *\/$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_snan (const sim_fpu *s); \/* 1 => SNaN *\/$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_is_zero (const sim_fpu *s);$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (int) sim_fpu_sign (const sim_fpu *s);$/;"	v
s	sim/common/sim-fpu.h	/^INLINE_SIM_FPU (unsigned64) sim_fpu_fraction (const sim_fpu *s);$/;"	v
s	sim/m32c/mem.c	/^s (int address, char *dir)$/;"	f	file:
s	sim/rx/mem.c	/^s (int address, char *dir)$/;"	f	file:
s	sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c	/^static volatile struct bfin_dma *s = (void *)MDMA_S1_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
s	sim/testsuite/sim/bfin/mdma-32bit-1d.c	/^static volatile struct bfin_dma *s = (void *)MDMA_S0_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
s	sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c	/^static volatile struct bfin_dma *s = (void *)MDMA_S1_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
s	sim/testsuite/sim/bfin/mdma-8bit-1d.c	/^static volatile struct bfin_dma *s = (void *)MDMA_S0_NEXT_DESC_PTR;$/;"	v	typeref:struct:bfin_dma	file:
s$0	sim/testsuite/sim/bfin/cc1.s	/^s$0:$/;"	l
s$1	sim/testsuite/sim/bfin/cc1.s	/^s$1:$/;"	l
s$3	sim/testsuite/sim/bfin/cc1.s	/^s$3:$/;"	l
s0	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s0	sim/testsuite/sim/bfin/div0.s	/^s0:$/;"	l
s1	bfd/elf32-m68k.c	/^    } s1;$/;"	m	union:elf_m68k_got_entry::__anon1115	typeref:struct:elf_m68k_got_entry::__anon1115::__anon1116	file:
s1	gdb/testsuite/gdb.base/bitfields.c	/^  signed int	s1 : 1;$/;"	m	struct:fields	file:
s1	gdb/testsuite/gdb.base/bitfields2.c	/^  signed long long   s1 : 15;$/;"	m	struct:fields	file:
s1	gdb/testsuite/gdb.base/funcargs.c	/^    int s1;$/;"	m	struct:stag	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { ES(es1); struct { struct { tA a; } s1; } s2; };$/;"	m	struct:struct01::__anon1974	typeref:struct:struct01::__anon1974::__anon1975	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct01	typeref:struct:struct01::__anon1982	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02::__anon1985	typeref:struct:struct02::__anon1985::__anon1986	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { tA a; struct { struct { ES(es1); } s1; } s2; };$/;"	m	struct:struct02::__anon1976	typeref:struct:struct02::__anon1976::__anon1977	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	m	struct:struct03::__anon1978	typeref:struct:struct03::__anon1978::__anon1979	file:
s1	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04::__anon1991::__anon1992::__anon1993	typeref:struct:struct04::__anon1991::__anon1992::__anon1993::__anon1994	file:
s1	gdb/testsuite/gdb.base/setvar.c	/^enum senum {sm1 = -1, s1 = 1};$/;"	e	enum:senum	file:
s1	gdb/testsuite/gdb.cp/formatted-ref.cc	/^Struct1 s1 = { 13, 19 };$/;"	v
s1	gdb/testsuite/gdb.cp/gdb1355.cc	/^struct mystruct s1 =$/;"	v	typeref:struct:mystruct
s1	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^struct S s1 = {$/;"	v	typeref:struct:S
s1	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s1	sim/testsuite/sim/bfin/div0.s	/^s1:$/;"	l
s10	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s11	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s12	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s12z_elf_set_mach_from_flags	bfd/elf32-s12z.c	/^s12z_elf_set_mach_from_flags (bfd *abfd)$/;"	f	file:
s12z_info_to_howto_rel	bfd/elf32-s12z.c	/^s12z_info_to_howto_rel (bfd *abfd,$/;"	f	file:
s12z_reloc_map	bfd/elf32-s12z.c	/^static const struct s12z_reloc_map s12z_reloc_map[] =$/;"	v	typeref:struct:s12z_reloc_map	file:
s12z_reloc_map	bfd/elf32-s12z.c	/^struct s12z_reloc_map$/;"	s	file:
s13	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s14	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s15	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s16	sim/aarch64/cpustate.h	/^  int16_t  s16;$/;"	m	union:GRegisterValue
s2	bfd/elf32-m68k.c	/^    } s2;$/;"	m	union:elf_m68k_got_entry::__anon1115	typeref:struct:elf_m68k_got_entry::__anon1115::__anon1117	file:
s2	gdb/testsuite/gdb.base/bitfields.c	/^  signed int	s2 : 2;$/;"	m	struct:fields	file:
s2	gdb/testsuite/gdb.base/bitfields2.c	/^  signed long long   s2 : 33;$/;"	m	struct:fields	file:
s2	gdb/testsuite/gdb.base/funcargs.c	/^    int s2;$/;"	m	struct:stag	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { ES(es1); struct { struct { tA a; } s1; } s2; };$/;"	m	struct:struct01	typeref:struct:struct01::__anon1974	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct01::__anon1983	typeref:struct:struct01::__anon1983::__anon1984	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02	typeref:struct:struct02::__anon1985	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { tA a; struct { struct { ES(es1); } s1; } s2; };$/;"	m	struct:struct02	typeref:struct:struct02::__anon1976	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { ES(e1); tA a; ES (e2); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct03::__anon1989	typeref:struct:struct03::__anon1989::__anon1990	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	m	struct:struct03	typeref:struct:struct03::__anon1978	file:
s2	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04::__anon1991::__anon1992	typeref:struct:struct04::__anon1991::__anon1992::__anon1993	file:
s2	gdb/testsuite/gdb.cp/local-static.c	/^S2<int> s2;$/;"	v
s2	gdb/testsuite/gdb.dwarf2/implref-struct.c	/^struct S s2 = {$/;"	v	typeref:struct:S
s2	gdb/testsuite/gdb.mi/mi-var-child.c	/^  } s2;$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::__anon2042	file:
s2	gdb/testsuite/gdb.mi/var-cmd.c	/^  } s2;$/;"	m	struct:_struct_decl	typeref:struct:_struct_decl::__anon2047	file:
s2	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s2	sim/testsuite/sim/bfin/div0.s	/^s2:$/;"	l
s3	gdb/testsuite/gdb.base/bitfields.c	/^  signed int	s3 : 3;$/;"	m	struct:fields	file:
s3	gdb/testsuite/gdb.base/bitfields2.c	/^  signed long long   s3 : 16;$/;"	m	struct:fields	file:
s3	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct01	typeref:struct:struct01::__anon1983	file:
s3	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02::__anon1987	typeref:struct:struct02::__anon1987::__anon1988	file:
s3	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { ES(e1); tA a; ES (e2); struct { struct { tB b; } s2;} s3;};$/;"	m	struct:struct03	typeref:struct:struct03::__anon1989	file:
s3	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	m	struct:struct03::__anon1980	typeref:struct:struct03::__anon1980::__anon1981	file:
s3	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04::__anon1991	typeref:struct:struct04::__anon1991::__anon1992	file:
s3	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s32	sim/aarch64/cpustate.h	/^  int32_t  s32;$/;"	m	union:GRegisterValue
s390-gs-linux64-expedite	gdb/features/Makefile	/^s390-gs-linux64-expedite = r14,r15,pswa$/;"	m
s390-linux32-expedite	gdb/features/Makefile	/^s390-linux32-expedite = r14,r15,pswa$/;"	m
s390-linux32v1-expedite	gdb/features/Makefile	/^s390-linux32v1-expedite = r14,r15,pswa$/;"	m
s390-linux32v2-expedite	gdb/features/Makefile	/^s390-linux32v2-expedite = r14,r15,pswa$/;"	m
s390-linux64-expedite	gdb/features/Makefile	/^s390-linux64-expedite = r14l,r15l,pswa$/;"	m
s390-linux64v1-expedite	gdb/features/Makefile	/^s390-linux64v1-expedite = r14l,r15l,pswa$/;"	m
s390-linux64v2-expedite	gdb/features/Makefile	/^s390-linux64v2-expedite = r14l,r15l,pswa$/;"	m
s390-te-linux64-expedite	gdb/features/Makefile	/^s390-te-linux64-expedite = r14l,r15l,pswa$/;"	m
s390-tevx-linux64-expedite	gdb/features/Makefile	/^s390-tevx-linux64-expedite = r14l,r15l,pswa$/;"	m
s390-vx-linux64-expedite	gdb/features/Makefile	/^s390-vx-linux64-expedite = r14l,r15l,pswa$/;"	m
s390_64_gregset	gdb/s390-linux-nat.c	/^static const struct regset s390_64_gregset =$/;"	v	typeref:struct:regset	file:
s390_64_regmap_gregset	gdb/s390-linux-nat.c	/^static const struct regcache_map_entry s390_64_regmap_gregset[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_abi_kind	gdb/s390-tdep.h	/^enum s390_abi_kind$/;"	g
s390_add_process	gdb/s390-linux-nat.c	/^s390_add_process (pid_t pid)$/;"	f	file:
s390_addr	gdb/s390-tdep.c	/^s390_addr (struct s390_prologue_data *data,$/;"	f	file:
s390_addr_bits_remove	gdb/s390-tdep.c	/^s390_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
s390_address_class_name_to_type_flags	gdb/s390-tdep.c	/^s390_address_class_name_to_type_flags (struct gdbarch *gdbarch,$/;"	f	file:
s390_address_class_type_flags	gdb/s390-tdep.c	/^s390_address_class_type_flags (int byte_size, int dwarf2_addr_class)$/;"	f	file:
s390_address_class_type_flags_to_name	gdb/s390-tdep.c	/^s390_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)$/;"	f	file:
s390_adjust_frame_regnum	gdb/s390-tdep.c	/^s390_adjust_frame_regnum (struct gdbarch *gdbarch, int num, int eh_frame_p)$/;"	f	file:
s390_all_but_pc_registers_record	gdb/s390-linux-tdep.c	/^s390_all_but_pc_registers_record (struct regcache *regcache)$/;"	f	file:
s390_analyze_prologue	gdb/s390-tdep.c	/^s390_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
s390_arch_setup	gdb/gdbserver/linux-s390-low.c	/^s390_arch_setup (void)$/;"	f	file:
s390_arg_state	gdb/s390-tdep.c	/^struct s390_arg_state$/;"	s	file:
s390_ax_pseudo_register_collect	gdb/s390-tdep.c	/^s390_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f	file:
s390_ax_pseudo_register_push_stack	gdb/s390-tdep.c	/^s390_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,$/;"	f	file:
s390_backchain_frame_unwind_cache	gdb/s390-tdep.c	/^s390_backchain_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
s390_break_insn	gdb/s390-tdep.c	/^constexpr gdb_byte s390_break_insn[] = { 0x0, 0x1 };$/;"	v
s390_breakpoint	gdb/gdbserver/linux-s390-low.c	/^static const gdb_byte s390_breakpoint[] = { 0, 1 };$/;"	v	file:
s390_breakpoint	gdb/s390-tdep.c	/^typedef BP_MANIPULATION (s390_break_insn) s390_breakpoint;$/;"	t	file:
s390_breakpoint_at	gdb/gdbserver/linux-s390-low.c	/^s390_breakpoint_at (CORE_ADDR pc)$/;"	f	file:
s390_breakpoint_len	gdb/gdbserver/linux-s390-low.c	425;"	d	file:
s390_cannot_fetch_register	gdb/gdbserver/linux-s390-low.c	/^s390_cannot_fetch_register (int regno)$/;"	f	file:
s390_cannot_store_register	gdb/gdbserver/linux-s390-low.c	/^s390_cannot_store_register (int regno)$/;"	f	file:
s390_cannot_store_register	gdb/s390-linux-tdep.c	/^s390_cannot_store_register (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
s390_canonicalize_syscall	gdb/s390-linux-tdep.c	/^s390_canonicalize_syscall (int syscall, enum s390_abi_kind abi)$/;"	f	file:
s390_check_for_saved	gdb/s390-tdep.c	/^s390_check_for_saved (void *data_untyped, pv_t addr,$/;"	f	file:
s390_check_regset	gdb/gdbserver/linux-s390-low.c	/^s390_check_regset (int pid, int regset, int regsize)$/;"	f	file:
s390_collect_ptrace_register	gdb/gdbserver/linux-s390-low.c	/^s390_collect_ptrace_register (struct regcache *regcache, int regno, char *buf)$/;"	f	file:
s390_cond_ext_format	opcodes/s390-mkopc.c	/^struct s390_cond_ext_format$/;"	s	file:
s390_cond_extensions	opcodes/s390-mkopc.c	/^const struct s390_cond_ext_format s390_cond_extensions[NUM_COND_EXTENSIONS] =$/;"	v	typeref:struct:s390_cond_ext_format
s390_core_read_description	gdb/s390-linux-tdep.c	/^s390_core_read_description (struct gdbarch *gdbarch,$/;"	f	file:
s390_crb_extensions	opcodes/s390-mkopc.c	/^const struct s390_cond_ext_format s390_crb_extensions[NUM_CRB_EXTENSIONS] =$/;"	v	typeref:struct:s390_cond_ext_format
s390_debug_reg_state	gdb/s390-linux-nat.c	/^struct s390_debug_reg_state$/;"	s	file:
s390_disassembler_options	gdb/s390-tdep.c	/^static char *s390_disassembler_options;$/;"	v	file:
s390_displaced_step_closure	gdb/s390-tdep.c	/^typedef buf_displaced_step_closure s390_displaced_step_closure;$/;"	t	file:
s390_displaced_step_copy_insn	gdb/s390-tdep.c	/^s390_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f	file:
s390_displaced_step_fixup	gdb/s390-tdep.c	/^s390_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f	file:
s390_displaced_step_hw_singlestep	gdb/s390-tdep.c	/^s390_displaced_step_hw_singlestep (struct gdbarch *gdbarch,$/;"	f	file:
s390_dummy_id	gdb/s390-tdep.c	/^s390_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
s390_dwarf2_frame_init_reg	gdb/s390-tdep.c	/^s390_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
s390_dwarf2_prev_register	gdb/s390-tdep.c	/^s390_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
s390_dwarf_reg_r0l	gdb/s390-tdep.c	/^enum { s390_dwarf_reg_r0l = ARRAY_SIZE (s390_dwarf_regmap) - 16 };$/;"	e	enum:__anon1775	file:
s390_dwarf_reg_to_regnum	gdb/s390-tdep.c	/^s390_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
s390_dwarf_regmap	gdb/s390-tdep.c	/^static const short s390_dwarf_regmap[] =$/;"	v	file:
s390_effective_inner_type	gdb/s390-tdep.c	/^s390_effective_inner_type (struct type *type, unsigned int min_size)$/;"	f	file:
s390_elf64_size_info	bfd/elf64-s390.c	/^const struct elf_size_info s390_elf64_size_info =$/;"	v	typeref:struct:elf_size_info
s390_elf_allocate_ifunc_dyn_relocs	bfd/elf-s390-common.c	/^s390_elf_allocate_ifunc_dyn_relocs (struct bfd_link_info *info,$/;"	f	file:
s390_elf_create_ifunc_sections	bfd/elf-s390-common.c	/^s390_elf_create_ifunc_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
s390_elf_ldisp_reloc	bfd/elf32-s390.c	/^s390_elf_ldisp_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s390_elf_ldisp_reloc	bfd/elf64-s390.c	/^s390_elf_ldisp_reloc (bfd *abfd,$/;"	f	file:
s390_elf_params	bfd/elf-s390.h	/^struct s390_elf_params$/;"	s
s390_emit_add	gdb/gdbserver/linux-s390-low.c	/^s390_emit_add (void)$/;"	f	file:
s390_emit_bit_and	gdb/gdbserver/linux-s390-low.c	/^s390_emit_bit_and (void)$/;"	f	file:
s390_emit_bit_not	gdb/gdbserver/linux-s390-low.c	/^s390_emit_bit_not (void)$/;"	f	file:
s390_emit_bit_or	gdb/gdbserver/linux-s390-low.c	/^s390_emit_bit_or (void)$/;"	f	file:
s390_emit_bit_xor	gdb/gdbserver/linux-s390-low.c	/^s390_emit_bit_xor (void)$/;"	f	file:
s390_emit_call	gdb/gdbserver/linux-s390-low.c	/^s390_emit_call (CORE_ADDR fn)$/;"	f	file:
s390_emit_const	gdb/gdbserver/linux-s390-low.c	/^s390_emit_const (LONGEST num)$/;"	f	file:
s390_emit_epilogue	gdb/gdbserver/linux-s390-low.c	/^s390_emit_epilogue (void)$/;"	f	file:
s390_emit_eq_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_equal	gdb/gdbserver/linux-s390-low.c	/^s390_emit_equal (void)$/;"	f	file:
s390_emit_ext	gdb/gdbserver/linux-s390-low.c	/^s390_emit_ext (int arg)$/;"	f	file:
s390_emit_ge_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_ge_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_gt_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_if_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_int_call_1	gdb/gdbserver/linux-s390-low.c	/^s390_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
s390_emit_le_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_less_signed	gdb/gdbserver/linux-s390-low.c	/^s390_emit_less_signed (void)$/;"	f	file:
s390_emit_less_unsigned	gdb/gdbserver/linux-s390-low.c	/^s390_emit_less_unsigned (void)$/;"	f	file:
s390_emit_litpool	gdb/gdbserver/linux-s390-low.c	/^s390_emit_litpool (int size)$/;"	f	file:
s390_emit_log_not	gdb/gdbserver/linux-s390-low.c	/^s390_emit_log_not (void)$/;"	f	file:
s390_emit_lsh	gdb/gdbserver/linux-s390-low.c	/^s390_emit_lsh (void)$/;"	f	file:
s390_emit_lt_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_mul	gdb/gdbserver/linux-s390-low.c	/^s390_emit_mul (void)$/;"	f	file:
s390_emit_ne_goto	gdb/gdbserver/linux-s390-low.c	/^s390_emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
s390_emit_ops	gdb/gdbserver/linux-s390-low.c	/^s390_emit_ops (void)$/;"	f	file:
s390_emit_ops_impl	gdb/gdbserver/linux-s390-low.c	/^static struct emit_ops s390_emit_ops_impl =$/;"	v	typeref:struct:emit_ops	file:
s390_emit_pop	gdb/gdbserver/linux-s390-low.c	/^s390_emit_pop (void)$/;"	f	file:
s390_emit_prologue	gdb/gdbserver/linux-s390-low.c	/^s390_emit_prologue (void)$/;"	f	file:
s390_emit_ref	gdb/gdbserver/linux-s390-low.c	/^s390_emit_ref (int size)$/;"	f	file:
s390_emit_reg	gdb/gdbserver/linux-s390-low.c	/^s390_emit_reg (int reg)$/;"	f	file:
s390_emit_rsh_signed	gdb/gdbserver/linux-s390-low.c	/^s390_emit_rsh_signed (void)$/;"	f	file:
s390_emit_rsh_unsigned	gdb/gdbserver/linux-s390-low.c	/^s390_emit_rsh_unsigned (void)$/;"	f	file:
s390_emit_set_r2	gdb/gdbserver/linux-s390-low.c	/^s390_emit_set_r2 (int arg1)$/;"	f	file:
s390_emit_stack_adjust	gdb/gdbserver/linux-s390-low.c	/^s390_emit_stack_adjust (int n)$/;"	f	file:
s390_emit_stack_flush	gdb/gdbserver/linux-s390-low.c	/^s390_emit_stack_flush (void)$/;"	f	file:
s390_emit_sub	gdb/gdbserver/linux-s390-low.c	/^s390_emit_sub (void)$/;"	f	file:
s390_emit_swap	gdb/gdbserver/linux-s390-low.c	/^s390_emit_swap (void)$/;"	f	file:
s390_emit_void_call_2	gdb/gdbserver/linux-s390-low.c	/^s390_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
s390_emit_zero_ext	gdb/gdbserver/linux-s390-low.c	/^s390_emit_zero_ext (int arg)$/;"	f	file:
s390_extract_operand	opcodes/s390-dis.c	/^s390_extract_operand (const bfd_byte *insn,$/;"	f	file:
s390_fill_gprs_high	gdb/gdbserver/linux-s390-low.c	/^s390_fill_gprs_high (struct regcache *regcache, void *buf)$/;"	f	file:
s390_fill_gregset	gdb/gdbserver/linux-s390-low.c	/^s390_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
s390_fill_system_call	gdb/gdbserver/linux-s390-low.c	/^s390_fill_system_call (struct regcache *regcache, void *buf)$/;"	f	file:
s390_fill_vxrs_high	gdb/gdbserver/linux-s390-low.c	/^s390_fill_vxrs_high (struct regcache *regcache, void *buf)$/;"	f	file:
s390_fill_vxrs_low	gdb/gdbserver/linux-s390-low.c	/^s390_fill_vxrs_low (struct regcache *regcache, void *buf)$/;"	f	file:
s390_find_process_pid	gdb/s390-linux-nat.c	/^s390_find_process_pid (pid_t pid)$/;"	f	file:
s390_fpregmap	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_fpregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_fpregset	gdb/s390-linux-tdep.c	/^const struct regset s390_fpregset = {$/;"	v	typeref:struct:regset
s390_frame_align	gdb/s390-tdep.c	/^s390_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
s390_frame_base	gdb/s390-tdep.c	/^static const struct frame_base s390_frame_base = {$/;"	v	typeref:struct:frame_base	file:
s390_frame_base_address	gdb/s390-tdep.c	/^s390_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
s390_frame_prev_register	gdb/s390-tdep.c	/^s390_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
s390_frame_this_id	gdb/s390-tdep.c	/^s390_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
s390_frame_unwind	gdb/s390-tdep.c	/^static const struct frame_unwind s390_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
s390_frame_unwind_cache	gdb/s390-tdep.c	/^s390_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
s390_ft_entry_fr	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_entry_fr[] = {$/;"	v	file:
s390_ft_entry_gpr_esa	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_entry_gpr_esa[] = {$/;"	v	file:
s390_ft_entry_gpr_zarch	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_entry_gpr_zarch[] = {$/;"	v	file:
s390_ft_entry_misc	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_entry_misc[] = {$/;"	v	file:
s390_ft_entry_vr	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_entry_vr[] = {$/;"	v	file:
s390_ft_exit_fr	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_exit_fr[] = {$/;"	v	file:
s390_ft_exit_gpr_esa	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_exit_gpr_esa[] = {$/;"	v	file:
s390_ft_exit_gpr_zarch	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_exit_gpr_zarch[] = {$/;"	v	file:
s390_ft_exit_misc	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_exit_misc[] = {$/;"	v	file:
s390_ft_exit_vr	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_exit_vr[] = {$/;"	v	file:
s390_ft_main_31	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_main_31[] = {$/;"	v	file:
s390_ft_main_64	gdb/gdbserver/linux-s390-low.c	/^static const unsigned char s390_ft_main_64[] = {$/;"	v	file:
s390_function_arg_float	gdb/s390-tdep.c	/^s390_function_arg_float (struct type *type)$/;"	f	file:
s390_function_arg_integer	gdb/s390-tdep.c	/^s390_function_arg_integer (struct type *type)$/;"	f	file:
s390_function_arg_vector	gdb/s390-tdep.c	/^s390_function_arg_vector (struct type *type)$/;"	f	file:
s390_gcc_target_options	gdb/s390-tdep.c	/^s390_gcc_target_options (struct gdbarch *gdbarch)$/;"	f	file:
s390_gdbarch_init	gdb/s390-tdep.c	/^s390_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
s390_gdbarch_tdep_alloc	gdb/s390-tdep.c	/^s390_gdbarch_tdep_alloc ()$/;"	f	file:
s390_gen_return_address	gdb/s390-tdep.c	/^s390_gen_return_address (struct gdbarch *gdbarch,$/;"	f	file:
s390_get_debug_reg_state	gdb/s390-linux-nat.c	/^s390_get_debug_reg_state (pid_t pid)$/;"	f	file:
s390_get_hwcap	gdb/gdbserver/linux-s390-low.c	/^s390_get_hwcap (int wordsize)$/;"	f	file:
s390_get_ipa_tdesc_idx	gdb/gdbserver/linux-s390-low.c	/^s390_get_ipa_tdesc_idx (void)$/;"	f	file:
s390_get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-s390-low.c	/^s390_get_min_fast_tracepoint_insn_len (void)$/;"	f	file:
s390_get_pc	gdb/gdbserver/linux-s390-low.c	/^s390_get_pc (struct regcache *regcache)$/;"	f	file:
s390_get_thread_area	gdb/gdbserver/linux-s390-low.c	/^s390_get_thread_area (int lwpid, CORE_ADDR *addrp)$/;"	f	file:
s390_get_wordsize	gdb/gdbserver/linux-s390-low.c	/^s390_get_wordsize (int pid)$/;"	f	file:
s390_get_wordsize	gdb/gdbserver/linux-s390-low.c	519;"	d	file:
s390_gnu_triplet_regexp	gdb/s390-tdep.c	/^s390_gnu_triplet_regexp (struct gdbarch *gdbarch)$/;"	f	file:
s390_gregmap	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_gregset	gdb/s390-linux-tdep.c	/^const struct regset s390_gregset = {$/;"	v	typeref:struct:regset
s390_gs_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_gs_regset = {$/;"	v	typeref:struct:regset
s390_gsbc_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_gsbc_regset = {$/;"	v	typeref:struct:regset
s390_guess_tracepoint_registers	gdb/s390-tdep.c	/^s390_guess_tracepoint_registers (struct gdbarch *gdbarch,$/;"	f	file:
s390_handle_arg	gdb/s390-tdep.c	/^s390_handle_arg (struct s390_arg_state *as, struct value *arg,$/;"	f	file:
s390_inferior_tid	gdb/s390-linux-nat.c	/^s390_inferior_tid (void)$/;"	f	file:
s390_init_linux_record_tdep	gdb/s390-linux-tdep.c	/^s390_init_linux_record_tdep (struct linux_record_tdep *record_tdep,$/;"	f	file:
s390_insn_length	opcodes/s390-dis.c	/^s390_insn_length (const bfd_byte *buffer)$/;"	f	file:
s390_insn_matches_opcode	opcodes/s390-dis.c	/^s390_insn_matches_opcode (const bfd_byte *buffer,$/;"	f	file:
s390_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-s390-low.c	/^s390_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint,$/;"	f	file:
s390_is_ifunc_symbol_p	bfd/elf-s390-common.c	/^s390_is_ifunc_symbol_p (struct elf_link_hash_entry *h)$/;"	f	file:
s390_is_partial_instruction	gdb/s390-tdep.c	/^s390_is_partial_instruction (struct gdbarch *gdbarch, CORE_ADDR loc, int *len)$/;"	f	file:
s390_iterate_over_regset_sections	gdb/s390-linux-tdep.c	/^s390_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
s390_last_break_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_last_break_regset = {$/;"	v	typeref:struct:regset
s390_linux32_ft_collect_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int s390_linux32_ft_collect_regmap[] = {$/;"	v	file:
s390_linux64_ft_collect_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int s390_linux64_ft_collect_regmap[] = {$/;"	v	file:
s390_linux_get_syscall_number	gdb/s390-linux-tdep.c	/^s390_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
s390_linux_init_abi_31	gdb/s390-linux-tdep.c	/^s390_linux_init_abi_31 (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
s390_linux_init_abi_64	gdb/s390-linux-tdep.c	/^s390_linux_init_abi_64 (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
s390_linux_init_abi_any	gdb/s390-linux-tdep.c	/^s390_linux_init_abi_any (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
s390_linux_record_signal	gdb/s390-linux-tdep.c	/^s390_linux_record_signal (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_linux_record_tdep	gdb/s390-linux-tdep.c	/^static struct linux_record_tdep s390_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
s390_linux_syscall_record	gdb/s390-linux-tdep.c	/^s390_linux_syscall_record (struct regcache *regcache, LONGEST syscall_native)$/;"	f	file:
s390_linux_tdesc	gdb/gdbserver/linux-s390-tdesc.h	/^enum s390_linux_tdesc {$/;"	g
s390_load	gdb/s390-tdep.c	/^s390_load (struct s390_prologue_data *data,$/;"	f	file:
s390_local_base_address	gdb/s390-tdep.c	/^s390_local_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
s390_mark_per_info_changed	gdb/s390-linux-nat.c	/^s390_mark_per_info_changed (struct lwp_info *lp)$/;"	f	file:
s390_num_opformats	opcodes/s390-opc.c	/^const int s390_num_opformats =$/;"	v
s390_num_regs	gdb/gdbserver/linux-s390-low.c	52;"	d	file:
s390_num_regs_3264	gdb/gdbserver/linux-s390-low.c	84;"	d	file:
s390_opcode	include/opcode/s390.h	/^struct s390_opcode$/;"	s
s390_opcode_cpu_val	include/opcode/s390.h	/^enum s390_opcode_cpu_val$/;"	g
s390_opcode_mode_val	include/opcode/s390.h	/^enum s390_opcode_mode_val$/;"	g
s390_operand	include/opcode/s390.h	/^struct s390_operand$/;"	s
s390_operands	opcodes/s390-opc.c	/^const struct s390_operand s390_operands[] =$/;"	v	typeref:struct:s390_operand
s390_opformats	opcodes/s390-opc.c	/^const struct s390_opcode s390_opformats[] =$/;"	v	typeref:struct:s390_opcode
s390_options_t	opcodes/s390-dis.c	/^} s390_options_t;$/;"	t	typeref:struct:__anon39	file:
s390_popcnt	gdb/s390-tdep.c	/^static int s390_popcnt (unsigned int x) {$/;"	f	file:
s390_print_insn_with_opcode	opcodes/s390-dis.c	/^s390_print_insn_with_opcode (bfd_vma memaddr,$/;"	f	file:
s390_process_info	gdb/s390-linux-nat.c	/^struct s390_process_info$/;"	s	file:
s390_process_info_get	gdb/s390-linux-nat.c	/^s390_process_info_get (pid_t pid)$/;"	f	file:
s390_process_list	gdb/s390-linux-nat.c	/^static struct s390_process_info *s390_process_list = NULL;$/;"	v	typeref:struct:s390_process_info	file:
s390_process_record	gdb/s390-tdep.c	/^s390_process_record (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_prologue_data	gdb/s390-tdep.c	/^struct s390_prologue_data {$/;"	s	file:
s390_prologue_frame_unwind_cache	gdb/s390-tdep.c	/^s390_prologue_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
s390_pseudo_register_name	gdb/s390-tdep.c	/^s390_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
s390_pseudo_register_read	gdb/s390-tdep.c	/^s390_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
s390_pseudo_register_reggroup_p	gdb/s390-tdep.c	/^s390_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
s390_pseudo_register_type	gdb/s390-tdep.c	/^s390_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
s390_pseudo_register_write	gdb/s390-tdep.c	/^s390_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_push_dummy_call	gdb/s390-tdep.c	/^s390_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
s390_readinstruction	gdb/s390-tdep.c	/^s390_readinstruction (bfd_byte instr[], CORE_ADDR at)$/;"	f	file:
s390_record_address_mask	gdb/s390-tdep.c	/^s390_record_address_mask (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_record_calc_disp	gdb/s390-tdep.c	/^s390_record_calc_disp (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_record_calc_disp_common	gdb/s390-tdep.c	/^s390_record_calc_disp_common (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_record_calc_disp_vsce	gdb/s390-tdep.c	/^s390_record_calc_disp_vsce (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_record_calc_rl	gdb/s390-tdep.c	/^s390_record_calc_rl (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
s390_record_gpr_g	gdb/s390-tdep.c	/^s390_record_gpr_g (struct gdbarch *gdbarch, struct regcache *regcache, int i)$/;"	f	file:
s390_record_gpr_h	gdb/s390-tdep.c	/^s390_record_gpr_h (struct gdbarch *gdbarch, struct regcache *regcache, int i)$/;"	f	file:
s390_record_vr	gdb/s390-tdep.c	/^s390_record_vr (struct gdbarch *gdbarch, struct regcache *regcache, int i)$/;"	f	file:
s390_refresh_per_info	gdb/s390-linux-nat.c	/^s390_refresh_per_info (void)$/;"	f	file:
s390_refresh_per_info_cb	gdb/s390-linux-nat.c	/^s390_refresh_per_info_cb (struct lwp_info *lp, void *arg)$/;"	f	file:
s390_register_call_saved	gdb/s390-tdep.c	/^s390_register_call_saved (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
s390_register_name	gdb/s390-tdep.c	/^s390_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
s390_register_return_value	gdb/s390-tdep.c	/^s390_register_return_value (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
s390_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int *s390_regmap;$/;"	v	file:
s390_regmap	gdb/gdbserver/linux-s390-low.c	/^static int s390_regmap[] = {$/;"	v	file:
s390_regmap_3264	gdb/gdbserver/linux-s390-low.c	/^static int s390_regmap_3264[] = {$/;"	v	file:
s390_regmap_gs	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_gs[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_gsbc	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_gsbc[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_last_break	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_last_break[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_system_call	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_system_call[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_tdb	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_tdb[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_upper	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_upper[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_vxrs_high	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_vxrs_high[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regmap_vxrs_low	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390_regmap_vxrs_low[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390_regnum	gdb/gdbserver/linux-s390-ipa.c	/^static int s390_regnum;$/;"	v	file:
s390_regs_info	gdb/gdbserver/linux-s390-low.c	/^s390_regs_info (void)$/;"	f	file:
s390_regsets	gdb/gdbserver/linux-s390-low.c	/^static struct regset_info s390_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
s390_regsets_info	gdb/gdbserver/linux-s390-low.c	/^static struct regsets_info s390_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
s390_regsets_info_3264	gdb/gdbserver/linux-s390-low.c	/^static struct regsets_info s390_regsets_info_3264 =$/;"	v	typeref:struct:regsets_info	file:
s390_relocate_instruction	gdb/gdbserver/linux-s390-low.c	/^s390_relocate_instruction (CORE_ADDR *to, CORE_ADDR oldloc, int is_64)$/;"	f	file:
s390_return_value	gdb/s390-tdep.c	/^s390_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
s390_set_pc	gdb/gdbserver/linux-s390-low.c	/^s390_set_pc (struct regcache *regcache, CORE_ADDR newpc)$/;"	f	file:
s390_show_debug_regs	gdb/s390-linux-nat.c	/^s390_show_debug_regs (int tid, const char *where)$/;"	f	file:
s390_sigtramp_frame_prev_register	gdb/s390-linux-tdep.c	/^s390_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
s390_sigtramp_frame_sniffer	gdb/s390-linux-tdep.c	/^s390_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
s390_sigtramp_frame_this_id	gdb/s390-linux-tdep.c	/^s390_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
s390_sigtramp_frame_unwind	gdb/s390-linux-tdep.c	/^static const struct frame_unwind s390_sigtramp_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
s390_sigtramp_frame_unwind_cache	gdb/s390-linux-tdep.c	/^s390_sigtramp_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
s390_sigtramp_unwind_cache	gdb/s390-linux-tdep.c	/^struct s390_sigtramp_unwind_cache {$/;"	s	file:
s390_sizeof_fpregset	gdb/s390-linux-tdep.h	38;"	d
s390_sizeof_gregset	gdb/s390-linux-tdep.h	35;"	d
s390_sizeof_tdbregset	gdb/s390-linux-tdep.h	44;"	d
s390_skip_prologue	gdb/s390-tdep.c	/^s390_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
s390_software_single_step	gdb/s390-tdep.c	/^s390_software_single_step (struct regcache *regcache)$/;"	f	file:
s390_stack_frame_destroyed_p	gdb/s390-tdep.c	/^s390_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
s390_stap_is_single_operand	gdb/s390-tdep.c	/^s390_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)$/;"	f	file:
s390_store	gdb/s390-tdep.c	/^s390_store (struct s390_prologue_data *data,$/;"	f	file:
s390_store_gprs_high	gdb/gdbserver/linux-s390-low.c	/^s390_store_gprs_high (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_gs	gdb/gdbserver/linux-s390-low.c	/^s390_store_gs (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_gsbc	gdb/gdbserver/linux-s390-low.c	/^s390_store_gsbc (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_last_break	gdb/gdbserver/linux-s390-low.c	/^s390_store_last_break (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_system_call	gdb/gdbserver/linux-s390-low.c	/^s390_store_system_call (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_tdb	gdb/gdbserver/linux-s390-low.c	/^s390_store_tdb (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_vxrs_high	gdb/gdbserver/linux-s390-low.c	/^s390_store_vxrs_high (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_store_vxrs_low	gdb/gdbserver/linux-s390-low.c	/^s390_store_vxrs_low (struct regcache *regcache, const void *buf)$/;"	f	file:
s390_stub_frame_prev_register	gdb/s390-tdep.c	/^s390_stub_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
s390_stub_frame_sniffer	gdb/s390-tdep.c	/^s390_stub_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
s390_stub_frame_this_id	gdb/s390-tdep.c	/^s390_stub_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
s390_stub_frame_unwind	gdb/s390-tdep.c	/^static const struct frame_unwind s390_stub_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
s390_stub_frame_unwind_cache	gdb/s390-tdep.c	/^s390_stub_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
s390_stub_unwind_cache	gdb/s390-tdep.c	/^struct s390_stub_unwind_cache$/;"	s	file:
s390_supply_ptrace_register	gdb/gdbserver/linux-s390-low.c	/^s390_supply_ptrace_register (struct regcache *regcache,$/;"	f	file:
s390_supply_tdb_regset	gdb/s390-linux-tdep.c	/^s390_supply_tdb_regset (const struct regset *regset, struct regcache *regcache,$/;"	f	file:
s390_supports_hardware_single_step	gdb/gdbserver/linux-s390-low.c	/^s390_supports_hardware_single_step (void)$/;"	f	file:
s390_supports_tracepoints	gdb/gdbserver/linux-s390-low.c	/^s390_supports_tracepoints (void)$/;"	f	file:
s390_supports_z_point_type	gdb/gdbserver/linux-s390-low.c	/^s390_supports_z_point_type (char z_type)$/;"	f	file:
s390_sw_breakpoint_from_kind	gdb/gdbserver/linux-s390-low.c	/^s390_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
s390_syscall_record	gdb/s390-tdep.h	/^  int (*s390_syscall_record) (struct regcache *regcache, LONGEST svc_number);$/;"	m	struct:gdbarch_tdep
s390_system_call_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_system_call_regset = {$/;"	v	typeref:struct:regset
s390_target_wordsize	gdb/s390-linux-nat.c	/^s390_target_wordsize (void)$/;"	f	file:
s390_tdb_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_tdb_regset = {$/;"	v	typeref:struct:regset
s390_tdesc_valid	gdb/s390-tdep.c	/^s390_tdesc_valid (struct gdbarch_tdep *tdep,$/;"	f	file:
s390_te_linux64_ft_collect_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int s390_te_linux64_ft_collect_regmap[] = {$/;"	v	file:
s390_tls_reloc	bfd/elf32-s390.c	/^s390_tls_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s390_tls_reloc	bfd/elf64-s390.c	/^s390_tls_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s390_trad_frame_prev_register	gdb/s390-tdep.c	/^s390_trad_frame_prev_register (struct frame_info *this_frame,$/;"	f
s390_unwind_cache	gdb/s390-tdep.c	/^struct s390_unwind_cache {$/;"	s	file:
s390_unwind_pc	gdb/s390-tdep.c	/^s390_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
s390_unwind_pseudo_register	gdb/s390-tdep.c	/^s390_unwind_pseudo_register (struct frame_info *this_frame, int regnum)$/;"	f	file:
s390_unwind_sp	gdb/s390-tdep.c	/^s390_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
s390_upper_regset	gdb/s390-linux-tdep.c	/^static const struct regset s390_upper_regset = {$/;"	v	typeref:struct:regset	file:
s390_usrregs_info	gdb/gdbserver/linux-s390-low.c	/^static struct usrregs_info s390_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
s390_usrregs_info_3264	gdb/gdbserver/linux-s390-low.c	/^static struct usrregs_info s390_usrregs_info_3264 =$/;"	v	typeref:struct:usrregs_info	file:
s390_validate_reg_range	gdb/s390-tdep.c	6724;"	d	file:
s390_value_from_register	gdb/s390-tdep.c	/^s390_value_from_register (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
s390_vector_abi_kind	gdb/s390-tdep.h	/^enum s390_vector_abi_kind$/;"	g
s390_vxrs_high_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_vxrs_high_regset = {$/;"	v	typeref:struct:regset
s390_vxrs_low_regset	gdb/s390-linux-tdep.c	/^const struct regset s390_vxrs_low_regset = {$/;"	v	typeref:struct:regset
s390_watch_area	gdb/s390-linux-nat.c	/^DEF_VEC_O (s390_watch_area);$/;"	v
s390_watch_area	gdb/s390-linux-nat.c	/^} s390_watch_area;$/;"	t	typeref:struct:watch_area	file:
s390_write_goto_address	gdb/gdbserver/linux-s390-low.c	/^s390_write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f	file:
s390_write_pc	gdb/s390-linux-tdep.c	/^s390_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
s390x-expedite	gdb/features/Makefile	/^s390x-expedite = r14,r15,pswa$/;"	m
s390x_emit_add	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_add (void)$/;"	f	file:
s390x_emit_bit_and	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_bit_and (void)$/;"	f	file:
s390x_emit_bit_not	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_bit_not (void)$/;"	f	file:
s390x_emit_bit_or	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_bit_or (void)$/;"	f	file:
s390x_emit_bit_xor	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_bit_xor (void)$/;"	f	file:
s390x_emit_call	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_call (CORE_ADDR fn)$/;"	f	file:
s390x_emit_const	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_const (LONGEST num)$/;"	f	file:
s390x_emit_epilogue	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_epilogue (void)$/;"	f	file:
s390x_emit_eq_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_eq_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_equal	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_equal (void)$/;"	f	file:
s390x_emit_ext	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_ext (int arg)$/;"	f	file:
s390x_emit_ge_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_ge_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_gt_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_gt_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_if_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_if_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_int_call_1	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_int_call_1 (CORE_ADDR fn, int arg1)$/;"	f	file:
s390x_emit_le_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_le_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_less_signed	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_less_signed (void)$/;"	f	file:
s390x_emit_less_unsigned	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_less_unsigned (void)$/;"	f	file:
s390x_emit_log_not	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_log_not (void)$/;"	f	file:
s390x_emit_lsh	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_lsh (void)$/;"	f	file:
s390x_emit_lt_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_lt_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_mul	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_mul (void)$/;"	f	file:
s390x_emit_ne_goto	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_ne_goto (int *offset_p, int *size_p)$/;"	f	file:
s390x_emit_ops	gdb/gdbserver/linux-s390-low.c	/^static struct emit_ops s390x_emit_ops =$/;"	v	typeref:struct:emit_ops	file:
s390x_emit_pop	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_pop (void)$/;"	f	file:
s390x_emit_prologue	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_prologue (void)$/;"	f	file:
s390x_emit_ref	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_ref (int size)$/;"	f	file:
s390x_emit_reg	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_reg (int reg)$/;"	f	file:
s390x_emit_rsh_signed	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_rsh_signed (void)$/;"	f	file:
s390x_emit_rsh_unsigned	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_rsh_unsigned (void)$/;"	f	file:
s390x_emit_stack_adjust	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_stack_adjust (int n)$/;"	f	file:
s390x_emit_stack_flush	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_stack_flush (void)$/;"	f	file:
s390x_emit_sub	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_sub (void)$/;"	f	file:
s390x_emit_swap	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_swap (void)$/;"	f	file:
s390x_emit_void_call_2	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_void_call_2 (CORE_ADDR fn, int arg1)$/;"	f	file:
s390x_emit_zero_ext	gdb/gdbserver/linux-s390-low.c	/^s390x_emit_zero_ext (int arg)$/;"	f	file:
s390x_ft_collect_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int s390x_ft_collect_regmap[] = {$/;"	v	file:
s390x_last_break_regset	gdb/s390-linux-tdep.c	/^const struct regset s390x_last_break_regset = {$/;"	v	typeref:struct:regset
s390x_linux_record_tdep	gdb/s390-linux-tdep.c	/^static struct linux_record_tdep s390x_linux_record_tdep;$/;"	v	typeref:struct:linux_record_tdep	file:
s390x_regmap_last_break	gdb/s390-linux-tdep.c	/^static const struct regcache_map_entry s390x_regmap_last_break[] =$/;"	v	typeref:struct:regcache_map_entry	file:
s390x_sizeof_gregset	gdb/s390-linux-tdep.h	36;"	d
s390x_te_ft_collect_regmap	gdb/gdbserver/linux-s390-ipa.c	/^static const int s390x_te_ft_collect_regmap[] = {$/;"	v	file:
s3_bfd_score_elf_add_symbol_hook	bfd/elf32-score.c	/^s3_bfd_score_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
s3_bfd_score_elf_adjust_dynamic_symbol	bfd/elf32-score.c	/^s3_bfd_score_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
s3_bfd_score_elf_always_size_sections	bfd/elf32-score.c	/^s3_bfd_score_elf_always_size_sections (bfd *output_bfd,$/;"	f	file:
s3_bfd_score_elf_check_relocs	bfd/elf32-score.c	/^s3_bfd_score_elf_check_relocs (bfd *abfd,$/;"	f	file:
s3_bfd_score_elf_copy_indirect_symbol	bfd/elf32-score.c	/^s3_bfd_score_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
s3_bfd_score_elf_create_dynamic_sections	bfd/elf32-score.c	/^s3_bfd_score_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
s3_bfd_score_elf_discard_info	bfd/elf32-score.c	/^s3_bfd_score_elf_discard_info (bfd *abfd, struct elf_reloc_cookie *cookie,$/;"	f	file:
s3_bfd_score_elf_fake_sections	bfd/elf32-score.c	/^s3_bfd_score_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s3_bfd_score_elf_finish_dynamic_sections	bfd/elf32-score.c	/^s3_bfd_score_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
s3_bfd_score_elf_finish_dynamic_symbol	bfd/elf32-score.c	/^s3_bfd_score_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
s3_bfd_score_elf_gc_mark_hook	bfd/elf32-score.c	/^s3_bfd_score_elf_gc_mark_hook (asection *sec,$/;"	f	file:
s3_bfd_score_elf_grok_prstatus	bfd/elf32-score.c	/^s3_bfd_score_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
s3_bfd_score_elf_grok_psinfo	bfd/elf32-score.c	/^s3_bfd_score_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
s3_bfd_score_elf_hide_symbol	bfd/elf32-score.c	/^s3_bfd_score_elf_hide_symbol (struct bfd_link_info *info,$/;"	f	file:
s3_bfd_score_elf_ignore_discarded_relocs	bfd/elf32-score.c	/^s3_bfd_score_elf_ignore_discarded_relocs (asection *sec)$/;"	f	file:
s3_bfd_score_elf_link_output_symbol_hook	bfd/elf32-score.c	/^s3_bfd_score_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
s3_bfd_score_elf_relocate_section	bfd/elf32-score.c	/^s3_bfd_score_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
s3_bfd_score_elf_section_from_bfd_section	bfd/elf32-score.c	/^s3_bfd_score_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s3_bfd_score_elf_section_processing	bfd/elf32-score.c	/^s3_bfd_score_elf_section_processing (bfd *abfd ATTRIBUTE_UNUSED, Elf_Internal_Shdr *hdr)$/;"	f	file:
s3_bfd_score_elf_size_dynamic_sections	bfd/elf32-score.c	/^s3_bfd_score_elf_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
s3_bfd_score_elf_symbol_processing	bfd/elf32-score.c	/^s3_bfd_score_elf_symbol_processing (bfd *abfd, asymbol *asym)$/;"	f	file:
s3_bfd_score_elf_write_section	bfd/elf32-score.c	/^s3_bfd_score_elf_write_section (bfd *output_bfd, asection *sec, bfd_byte *contents)$/;"	f	file:
s3_bfd_score_info_to_howto	bfd/elf32-score.c	/^s3_bfd_score_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
s3_elf32_score_merge_private_bfd_data	bfd/elf32-score.c	/^s3_elf32_score_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
s3_elf32_score_new_section_hook	bfd/elf32-score.c	/^s3_elf32_score_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
s3_elf32_score_print_private_bfd_data	bfd/elf32-score.c	/^s3_elf32_score_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
s3_elf32_score_reloc_type_lookup	bfd/elf32-score.c	/^s3_elf32_score_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f	file:
s3_print_insn	opcodes/score-dis.c	/^s3_print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little)$/;"	f	file:
s4	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	m	struct:struct02	typeref:struct:struct02::__anon1987	file:
s4	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	m	struct:struct03	typeref:struct:struct03::__anon1980	file:
s4	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	m	struct:struct04	typeref:struct:struct04::__anon1991	file:
s4	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s5	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s6	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s64	sim/aarch64/cpustate.h	/^  int64_t  s64;$/;"	m	union:GRegisterValue
s7	gdb/testsuite/gdb.trace/collection.c	/^signed short s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,$/;"	v
s7_bfd_score_elf_add_symbol_hook	bfd/elf32-score7.c	/^s7_bfd_score_elf_add_symbol_hook (bfd *abfd,$/;"	f
s7_bfd_score_elf_adjust_dynamic_symbol	bfd/elf32-score7.c	/^s7_bfd_score_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f
s7_bfd_score_elf_always_size_sections	bfd/elf32-score7.c	/^s7_bfd_score_elf_always_size_sections (bfd *output_bfd,$/;"	f
s7_bfd_score_elf_check_relocs	bfd/elf32-score7.c	/^s7_bfd_score_elf_check_relocs (bfd *abfd,$/;"	f
s7_bfd_score_elf_copy_indirect_symbol	bfd/elf32-score7.c	/^s7_bfd_score_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f
s7_bfd_score_elf_create_dynamic_sections	bfd/elf32-score7.c	/^s7_bfd_score_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f
s7_bfd_score_elf_discard_info	bfd/elf32-score7.c	/^s7_bfd_score_elf_discard_info (bfd *abfd,$/;"	f
s7_bfd_score_elf_fake_sections	bfd/elf32-score7.c	/^s7_bfd_score_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
s7_bfd_score_elf_finish_dynamic_sections	bfd/elf32-score7.c	/^s7_bfd_score_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f
s7_bfd_score_elf_finish_dynamic_symbol	bfd/elf32-score7.c	/^s7_bfd_score_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f
s7_bfd_score_elf_gc_mark_hook	bfd/elf32-score7.c	/^s7_bfd_score_elf_gc_mark_hook (asection *sec,$/;"	f
s7_bfd_score_elf_grok_prstatus	bfd/elf32-score7.c	/^s7_bfd_score_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f
s7_bfd_score_elf_grok_psinfo	bfd/elf32-score7.c	/^s7_bfd_score_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f
s7_bfd_score_elf_hide_symbol	bfd/elf32-score7.c	/^s7_bfd_score_elf_hide_symbol (struct bfd_link_info *info,$/;"	f
s7_bfd_score_elf_ignore_discarded_relocs	bfd/elf32-score7.c	/^s7_bfd_score_elf_ignore_discarded_relocs (asection *sec)$/;"	f
s7_bfd_score_elf_link_output_symbol_hook	bfd/elf32-score7.c	/^s7_bfd_score_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f
s7_bfd_score_elf_relocate_section	bfd/elf32-score7.c	/^s7_bfd_score_elf_relocate_section (bfd *output_bfd,$/;"	f
s7_bfd_score_elf_section_from_bfd_section	bfd/elf32-score7.c	/^s7_bfd_score_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
s7_bfd_score_elf_section_processing	bfd/elf32-score7.c	/^s7_bfd_score_elf_section_processing (bfd *abfd ATTRIBUTE_UNUSED, Elf_Internal_Shdr *hdr)$/;"	f
s7_bfd_score_elf_size_dynamic_sections	bfd/elf32-score7.c	/^s7_bfd_score_elf_size_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f
s7_bfd_score_elf_symbol_processing	bfd/elf32-score7.c	/^s7_bfd_score_elf_symbol_processing (bfd *abfd, asymbol *asym)$/;"	f
s7_bfd_score_elf_write_section	bfd/elf32-score7.c	/^s7_bfd_score_elf_write_section (bfd *output_bfd, asection *sec, bfd_byte *contents)$/;"	f
s7_bfd_score_info_to_howto	bfd/elf32-score7.c	/^s7_bfd_score_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
s7_elf32_score_merge_private_bfd_data	bfd/elf32-score7.c	/^s7_elf32_score_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f
s7_elf32_score_new_section_hook	bfd/elf32-score7.c	/^s7_elf32_score_new_section_hook (bfd *abfd, asection *sec)$/;"	f
s7_elf32_score_print_private_bfd_data	bfd/elf32-score7.c	/^s7_elf32_score_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f
s7_elf32_score_reloc_type_lookup	bfd/elf32-score7.c	/^s7_elf32_score_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED, bfd_reloc_code_real_type code)$/;"	f
s7_print_insn	opcodes/score7-dis.c	/^s7_print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little)$/;"	f
s8	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
s8	sim/aarch64/cpustate.h	/^  int8_t   s8;$/;"	m	union:GRegisterValue
s9	gdb/testsuite/gdb.base/bitfields.c	/^  signed int	s9 : 9;$/;"	m	struct:fields	file:
s9	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
sBWL	opcodes/rx-decode.c	139;"	d	file:
sIb	opcodes/i386-dis.c	290;"	d	file:
sIbT	opcodes/i386-dis.c	291;"	d	file:
sIv	opcodes/i386-dis.c	293;"	d	file:
s_1	gdb/testsuite/gdb.base/store.c	/^struct s_1 { short s[1]; } z_1, s_1;$/;"	s	file:
s_1	gdb/testsuite/gdb.base/store.c	/^struct s_1 { short s[1]; } z_1, s_1;$/;"	v	typeref:struct:s_1
s_2	gdb/testsuite/gdb.base/store.c	/^struct s_2 { short s[2]; } z_2, s_2;$/;"	s	file:
s_2	gdb/testsuite/gdb.base/store.c	/^struct s_2 { short s[2]; } z_2, s_2;$/;"	v	typeref:struct:s_2
s_2_by_4	gdb/testsuite/gdb.base/gdb1090.c	/^struct s_2_by_4$/;"	s	file:
s_3	gdb/testsuite/gdb.base/store.c	/^struct s_3 { short s[3]; } z_3, s_3;$/;"	s	file:
s_3	gdb/testsuite/gdb.base/store.c	/^struct s_3 { short s[3]; } z_3, s_3;$/;"	v	typeref:struct:s_3
s_4	gdb/testsuite/gdb.base/store.c	/^struct s_4 { short s[4]; } z_4, s_4;$/;"	s	file:
s_4	gdb/testsuite/gdb.base/store.c	/^struct s_4 { short s[4]; } z_4, s_4;$/;"	v	typeref:struct:s_4
s_binary	include/demangle.h	/^    } s_binary;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1614
s_bits1	include/coff/alpha.h	/^	unsigned char	s_bits1[1];$/;"	m	struct:sym_ext
s_bits1	include/coff/mips.h	/^	unsigned char	s_bits1[1];$/;"	m	struct:sym_ext
s_bits2	include/coff/alpha.h	/^	unsigned char	s_bits2[1];$/;"	m	struct:sym_ext
s_bits2	include/coff/mips.h	/^	unsigned char	s_bits2[1];$/;"	m	struct:sym_ext
s_bits3	include/coff/alpha.h	/^	unsigned char	s_bits3[1];$/;"	m	struct:sym_ext
s_bits3	include/coff/mips.h	/^	unsigned char	s_bits3[1];$/;"	m	struct:sym_ext
s_bits4	include/coff/alpha.h	/^	unsigned char	s_bits4[1];$/;"	m	struct:sym_ext
s_bits4	include/coff/mips.h	/^	unsigned char	s_bits4[1];$/;"	m	struct:sym_ext
s_builtin	include/demangle.h	/^    } s_builtin;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1610
s_character	include/demangle.h	/^    } s_character;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1613
s_ctor	include/demangle.h	/^    } s_ctor;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1608
s_dtor	include/demangle.h	/^    } s_dtor;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1609
s_extended_operator	include/demangle.h	/^    } s_extended_operator;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1606
s_fixed	include/demangle.h	/^    } s_fixed;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1607
s_flags	include/aout/encap.h	/^      long s_flags;$/;"	m	struct:coffheader::coffscn
s_flags	include/coff/alpha.h	/^  unsigned char	s_flags[4];	\/* flags			*\/$/;"	m	struct:external_scnhdr
s_flags	include/coff/external.h	/^    char s_flags[4];	\/* flags				*\/$/;"	m	struct:external_scnhdr
s_flags	include/coff/internal.h	/^  long s_flags;			\/* flags			*\/$/;"	m	struct:internal_scnhdr
s_flags	include/coff/rs6000.h	/^	char		s_flags[4];	\/* flags			*\/$/;"	m	struct:external_scnhdr
s_flags	include/coff/rs6k64.h	/^  char	s_flags[4];	\/* flags			*\/$/;"	m	struct:external_scnhdr
s_flags	include/coff/ti.h	/^	char		s_flags[2];	\/* flags			*\/$/;"	m	struct:external_scnhdr_v01
s_flags	include/coff/ti.h	/^	char		s_flags[4];	\/* flags			*\/$/;"	m	struct:external_scnhdr
s_flags	include/coff/tic80.h	/^	char		s_flags[2];	\/* flags			*\/$/;"	m	struct:external_scnhdr
s_flags	libiberty/simple-object-coff.c	/^  unsigned char s_flags[4];	\/* flags				*\/$/;"	m	struct:external_scnhdr	file:
s_flags	libiberty/simple-object-xcoff.c	/^      unsigned char s_flags[4];	\/* flags				*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_flags	libiberty/simple-object-xcoff.c	/^      unsigned char s_flags[4];	\/* flags				*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_iss	include/coff/alpha.h	/^	unsigned char	s_iss[4];$/;"	m	struct:sym_ext
s_iss	include/coff/mips.h	/^	unsigned char	s_iss[4];$/;"	m	struct:sym_ext
s_link	gdb/testsuite/gdb.base/exprs.c	/^} *s_link;$/;"	v	typeref:struct:link
s_link	gdb/testsuite/gdb.base/ptype.c	/^} *s_link;$/;"	v	typeref:struct:link
s_link	gdb/testsuite/gdb.base/setvar.c	/^} *s_link;$/;"	v	typeref:struct:link
s_link	gdb/testsuite/gdb.base/whatis.c	/^} *s_link;$/;"	v	typeref:struct:link
s_lnnoptr	include/aout/encap.h	/^      long s_lnnoptr;$/;"	m	struct:coffheader::coffscn
s_lnnoptr	include/coff/alpha.h	/^  unsigned char	s_lnnoptr[8];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	include/coff/external.h	/^    char s_lnnoptr[4];	\/* file ptr to line numbers		*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	include/coff/internal.h	/^  bfd_vma s_lnnoptr;		\/* file ptr to line numbers	*\/$/;"	m	struct:internal_scnhdr
s_lnnoptr	include/coff/rs6000.h	/^	char		s_lnnoptr[4];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	include/coff/rs6k64.h	/^  char	s_lnnoptr[8];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	include/coff/ti.h	/^	char		s_lnnoptr[4];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	include/coff/ti.h	/^	char		s_lnnoptr[4];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr_v01
s_lnnoptr	include/coff/tic80.h	/^	char		s_lnnoptr[4];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr
s_lnnoptr	libiberty/simple-object-coff.c	/^  unsigned char s_lnnoptr[4];	\/* file ptr to line numbers		*\/$/;"	m	struct:external_scnhdr	file:
s_lnnoptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_lnnoptr[4];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_lnnoptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_lnnoptr[8];	\/* file ptr to line numbers	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_mempage	include/coff/tic80.h	/^	char		s_mempage[1];	\/* memory page number (TIc80)	*\/$/;"	m	struct:external_scnhdr
s_name	include/aout/encap.h	/^      char s_name[8];$/;"	m	struct:coffheader::coffscn
s_name	include/coff/alpha.h	/^  unsigned char	s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr
s_name	include/coff/external.h	/^    char s_name[8];	\/* section name				*\/$/;"	m	struct:external_scnhdr
s_name	include/coff/rs6000.h	/^	char		s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr
s_name	include/coff/rs6k64.h	/^  char	s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr
s_name	include/coff/ti.h	/^	char		s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr
s_name	include/coff/ti.h	/^	char		s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr_v01
s_name	include/coff/tic80.h	/^	char		s_name[8];	\/* section name			*\/$/;"	m	struct:external_scnhdr
s_name	include/demangle.h	/^    } s_name;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1604
s_name	libiberty/simple-object-coff.c	/^  unsigned char s_name[8];	\/* section name				*\/$/;"	m	struct:external_scnhdr	file:
s_name	libiberty/simple-object-xcoff.c	/^  unsigned char s_name[8];	\/* section name				*\/$/;"	m	struct:external_scnhdr	file:
s_nlnno	include/aout/encap.h	/^      unsigned short s_nlnno;$/;"	m	struct:coffheader::coffscn
s_nlnno	include/coff/alpha.h	/^  unsigned char	s_nlnno[2];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr
s_nlnno	include/coff/external.h	/^    char s_nlnno[2];	\/* number of line number entries	*\/$/;"	m	struct:external_scnhdr
s_nlnno	include/coff/internal.h	/^  unsigned long s_nlnno;	\/* number of line number entries*\/$/;"	m	struct:internal_scnhdr
s_nlnno	include/coff/rs6000.h	/^	char		s_nlnno[2];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr
s_nlnno	include/coff/rs6k64.h	/^  char	s_nlnno[4];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr
s_nlnno	include/coff/ti.h	/^	char		s_nlnno[2];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr_v01
s_nlnno	include/coff/ti.h	/^	char		s_nlnno[4];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr
s_nlnno	include/coff/tic80.h	/^	char		s_nlnno[2];	\/* number of line number entries*\/$/;"	m	struct:external_scnhdr
s_nlnno	libiberty/simple-object-coff.c	/^  unsigned char s_nlnno[2];	\/* number of line number entries	*\/$/;"	m	struct:external_scnhdr	file:
s_nlnno	libiberty/simple-object-xcoff.c	/^      unsigned char s_nlnno[2];	\/* number of line number entries	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_nlnno	libiberty/simple-object-xcoff.c	/^      unsigned char s_nlnno[4];	\/* number of line number entries	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_none	gdb/c-typeprint.c	/^  s_none,$/;"	e	enum:access_specifier	file:
s_nreloc	include/aout/encap.h	/^      unsigned short s_nreloc;$/;"	m	struct:coffheader::coffscn
s_nreloc	include/coff/alpha.h	/^  unsigned char	s_nreloc[2];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr
s_nreloc	include/coff/external.h	/^    char s_nreloc[2];	\/* number of relocation entries		*\/$/;"	m	struct:external_scnhdr
s_nreloc	include/coff/internal.h	/^  unsigned long s_nreloc;	\/* number of relocation entries	*\/$/;"	m	struct:internal_scnhdr
s_nreloc	include/coff/rs6000.h	/^	char		s_nreloc[2];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr
s_nreloc	include/coff/rs6k64.h	/^  char	s_nreloc[4];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr
s_nreloc	include/coff/ti.h	/^	char		s_nreloc[2];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr_v01
s_nreloc	include/coff/ti.h	/^	char		s_nreloc[4];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr
s_nreloc	include/coff/tic80.h	/^	char		s_nreloc[2];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr
s_nreloc	libiberty/simple-object-coff.c	/^  unsigned char s_nreloc[2];	\/* number of relocation entries		*\/$/;"	m	struct:external_scnhdr	file:
s_nreloc	libiberty/simple-object-xcoff.c	/^      unsigned char s_nreloc[2];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_nreloc	libiberty/simple-object-xcoff.c	/^      unsigned char s_nreloc[4];	\/* number of relocation entries	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_number	include/demangle.h	/^    } s_number;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1612
s_operator	include/demangle.h	/^    } s_operator;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1605
s_pad	include/coff/rs6k64.h	/^  char  s_pad[4];	\/* padding *\/  $/;"	m	struct:external_scnhdr
s_paddr	include/aout/encap.h	/^      long s_paddr;$/;"	m	struct:coffheader::coffscn
s_paddr	include/coff/alpha.h	/^  unsigned char	s_paddr[8];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr
s_paddr	include/coff/external.h	/^    char s_paddr[4];	\/* physical address, aliased s_nlib 	*\/$/;"	m	struct:external_scnhdr
s_paddr	include/coff/internal.h	/^  bfd_vma s_paddr;$/;"	m	struct:internal_scnhdr
s_paddr	include/coff/rs6000.h	/^	char		s_paddr[4];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr
s_paddr	include/coff/rs6k64.h	/^  char	s_paddr[8];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr
s_paddr	include/coff/ti.h	/^	char		s_paddr[4];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr
s_paddr	include/coff/ti.h	/^	char		s_paddr[4];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr_v01
s_paddr	include/coff/tic80.h	/^	char		s_paddr[4];	\/* physical address, aliased s_nlib *\/$/;"	m	struct:external_scnhdr
s_paddr	libiberty/simple-object-coff.c	/^  unsigned char s_paddr[4];	\/* physical address, aliased s_nlib 	*\/$/;"	m	struct:external_scnhdr	file:
s_paddr	libiberty/simple-object-xcoff.c	/^      unsigned char s_paddr[4];	\/* physical address, aliased s_nlib 	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_paddr	libiberty/simple-object-xcoff.c	/^      unsigned char s_paddr[8];	\/* physical address, aliased s_nlib 	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_page	include/coff/internal.h	/^  unsigned char s_page;         \/* TI COFF load page            *\/$/;"	m	struct:internal_scnhdr
s_page	include/coff/ti.h	/^        char            s_page[1];      \/* section page number (LOAD)   *\/$/;"	m	struct:external_scnhdr_v01
s_page	include/coff/ti.h	/^        char            s_page[2];      \/* section page number (LOAD)   *\/$/;"	m	struct:external_scnhdr
s_private	gdb/c-typeprint.c	/^  s_private,$/;"	e	enum:access_specifier	file:
s_protected	gdb/c-typeprint.c	/^  s_protected$/;"	e	enum:access_specifier	file:
s_public	gdb/c-typeprint.c	/^  s_public,$/;"	e	enum:access_specifier	file:
s_reg_t	include/xregex2.h	/^typedef long int s_reg_t;$/;"	t
s_relptr	include/aout/encap.h	/^      long s_relptr;$/;"	m	struct:coffheader::coffscn
s_relptr	include/coff/alpha.h	/^  unsigned char	s_relptr[8];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr
s_relptr	include/coff/external.h	/^    char s_relptr[4];	\/* file ptr to relocation		*\/$/;"	m	struct:external_scnhdr
s_relptr	include/coff/internal.h	/^  bfd_vma s_relptr;		\/* file ptr to relocation	*\/$/;"	m	struct:internal_scnhdr
s_relptr	include/coff/rs6000.h	/^	char		s_relptr[4];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr
s_relptr	include/coff/rs6k64.h	/^  char	s_relptr[8];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr
s_relptr	include/coff/ti.h	/^	char		s_relptr[4];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr
s_relptr	include/coff/ti.h	/^	char		s_relptr[4];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr_v01
s_relptr	include/coff/tic80.h	/^	char		s_relptr[4];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr
s_relptr	libiberty/simple-object-coff.c	/^  unsigned char s_relptr[4];	\/* file ptr to relocation		*\/$/;"	m	struct:external_scnhdr	file:
s_relptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_relptr[4];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_relptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_relptr[8];	\/* file ptr to relocation	*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_reserved	include/coff/ti.h	/^        char            s_reserved[1];  \/* reserved                     *\/ $/;"	m	struct:external_scnhdr_v01
s_reserved	include/coff/ti.h	/^        char            s_reserved[2];  \/* reserved                     *\/ $/;"	m	struct:external_scnhdr
s_reserved	include/coff/tic80.h	/^	char		s_reserved[1];	\/* reserved (TIc80 specific)	*\/$/;"	m	struct:external_scnhdr
s_scnptr	include/aout/encap.h	/^      long s_scnptr;$/;"	m	struct:coffheader::coffscn
s_scnptr	include/coff/alpha.h	/^  unsigned char	s_scnptr[8];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr
s_scnptr	include/coff/external.h	/^    char s_scnptr[4];	\/* file ptr to raw data for section 	*\/$/;"	m	struct:external_scnhdr
s_scnptr	include/coff/internal.h	/^  bfd_vma s_scnptr;		\/* file ptr to raw data for section *\/$/;"	m	struct:internal_scnhdr
s_scnptr	include/coff/rs6000.h	/^	char		s_scnptr[4];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr
s_scnptr	include/coff/rs6k64.h	/^  char	s_scnptr[8];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr
s_scnptr	include/coff/ti.h	/^	char		s_scnptr[4];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr
s_scnptr	include/coff/ti.h	/^	char		s_scnptr[4];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr_v01
s_scnptr	include/coff/tic80.h	/^	char		s_scnptr[4];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr
s_scnptr	libiberty/simple-object-coff.c	/^  unsigned char s_scnptr[4];	\/* file ptr to raw data for section 	*\/$/;"	m	struct:external_scnhdr	file:
s_scnptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_scnptr[4];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_scnptr	libiberty/simple-object-xcoff.c	/^      unsigned char s_scnptr[8];	\/* file ptr to raw data for section *\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_size	include/aout/encap.h	/^      long s_size;$/;"	m	struct:coffheader::coffscn
s_size	include/coff/alpha.h	/^  unsigned char	s_size[8];	\/* section size			*\/$/;"	m	struct:external_scnhdr
s_size	include/coff/external.h	/^    char s_size[4];	\/* section size				*\/$/;"	m	struct:external_scnhdr
s_size	include/coff/internal.h	/^  bfd_vma s_size;		\/* section size			*\/$/;"	m	struct:internal_scnhdr
s_size	include/coff/rs6000.h	/^	char		s_size[4];	\/* section size			*\/$/;"	m	struct:external_scnhdr
s_size	include/coff/rs6k64.h	/^  char	s_size[8];	\/* section size			*\/$/;"	m	struct:external_scnhdr
s_size	include/coff/ti.h	/^	char		s_size[4];	\/* section size (in WORDS)      *\/$/;"	m	struct:external_scnhdr
s_size	include/coff/ti.h	/^	char		s_size[4];	\/* section size (in WORDS)      *\/$/;"	m	struct:external_scnhdr_v01
s_size	include/coff/tic80.h	/^	char		s_size[4];	\/* section size			*\/$/;"	m	struct:external_scnhdr
s_size	libiberty/simple-object-coff.c	/^  unsigned char s_size[4];	\/* section size				*\/$/;"	m	struct:external_scnhdr	file:
s_size	libiberty/simple-object-xcoff.c	/^      unsigned char s_size[4];	\/* section size				*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_size	libiberty/simple-object-xcoff.c	/^      unsigned char s_size[8];	\/* section size				*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_string	include/demangle.h	/^    } s_string;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1611
s_ui_ExtIntrs	sim/lm32/dv-lm32cpu.c	/^static unsigned int s_ui_ExtIntrs = 0;$/;"	v	file:
s_unary_num	include/demangle.h	/^    } s_unary_num;$/;"	m	union:demangle_component::__anon1603	typeref:struct:demangle_component::__anon1603::__anon1615
s_vaddr	include/aout/encap.h	/^      long s_vaddr;$/;"	m	struct:coffheader::coffscn
s_vaddr	include/coff/alpha.h	/^  unsigned char	s_vaddr[8];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr
s_vaddr	include/coff/external.h	/^    char s_vaddr[4];	\/* virtual address			*\/$/;"	m	struct:external_scnhdr
s_vaddr	include/coff/internal.h	/^  bfd_vma s_vaddr;		\/* virtual address		*\/$/;"	m	struct:internal_scnhdr
s_vaddr	include/coff/rs6000.h	/^	char		s_vaddr[4];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr
s_vaddr	include/coff/rs6k64.h	/^  char	s_vaddr[8];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr
s_vaddr	include/coff/ti.h	/^	char		s_vaddr[4];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr
s_vaddr	include/coff/ti.h	/^	char		s_vaddr[4];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr_v01
s_vaddr	include/coff/tic80.h	/^	char		s_vaddr[4];	\/* virtual address		*\/$/;"	m	struct:external_scnhdr
s_vaddr	libiberty/simple-object-coff.c	/^  unsigned char s_vaddr[4];	\/* virtual address			*\/$/;"	m	struct:external_scnhdr	file:
s_vaddr	libiberty/simple-object-xcoff.c	/^      unsigned char s_vaddr[4];	\/* virtual address			*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1223	file:
s_vaddr	libiberty/simple-object-xcoff.c	/^      unsigned char s_vaddr[8];	\/* virtual address			*\/$/;"	m	struct:external_scnhdr::__anon1222::__anon1224	file:
s_value	include/coff/alpha.h	/^	unsigned char	s_value[8];$/;"	m	struct:sym_ext
s_value	include/coff/mips.h	/^	unsigned char	s_value[4];$/;"	m	struct:sym_ext
sa	gdb/nat/linux-osdata.c	/^    struct sockaddr sa;$/;"	m	union:socket_addr	typeref:struct:socket_addr::sockaddr	file:
sa	gdb/testsuite/gdb.python/py-explore.c	/^  SS sa[ARRAY_SIZE];$/;"	m	struct:ComplexStruct	file:
sa	gdb/testsuite/gdb.python/py-explore.c	/^  struct SimpleStruct sa[ARRAY_SIZE];$/;"	m	union:ComplexUnion	typeref:struct:ComplexUnion::SimpleStruct	file:
sa_alignment_double	gdb/gnulib/import/malloca.h	/^  sa_alignment_double = sa_alignof (double),$/;"	e	enum:__anon1816
sa_alignment_long	gdb/gnulib/import/malloca.h	/^  sa_alignment_long = sa_alignof (long),$/;"	e	enum:__anon1816
sa_alignment_longdouble	gdb/gnulib/import/malloca.h	/^  sa_alignment_longdouble = sa_alignof (long double),$/;"	e	enum:__anon1816
sa_alignment_longlong	gdb/gnulib/import/malloca.h	/^  sa_alignment_longlong = sa_alignof (long long),$/;"	e	enum:__anon1816
sa_alignment_max	gdb/gnulib/import/malloca.h	/^  sa_alignment_max = ((sa_alignment_long - 1) | (sa_alignment_double - 1)$/;"	e	enum:__anon1816
sa_alignof	gdb/gnulib/import/malloca.h	103;"	d
sa_alignof	gdb/gnulib/import/malloca.h	107;"	d
sa_alignof	gdb/gnulib/import/malloca.h	109;"	d
sa_alignof	gdb/gnulib/import/malloca.h	96;"	d
sa_alignof	gdb/gnulib/import/malloca.h	99;"	d
sa_alignof_helper	gdb/gnulib/import/malloca.h	/^  template <class type> struct sa_alignof_helper { char __slot1; type __slot2; };$/;"	s
sa_flags	readline/signals.c	/^typedef struct { SigHandler *sa_handler; int sa_mask, sa_flags; } sighandler_cxt;$/;"	m	struct:__anon2100	file:
sa_handler	readline/signals.c	/^typedef struct { SigHandler *sa_handler; int sa_mask, sa_flags; } sighandler_cxt;$/;"	m	struct:__anon2100	file:
sa_header	include/hp-symtab.h	/^  unsigned int     sa_header : 1;\/* 1 => created by SA version of pxdb *\/$/;"	m	struct:PXDB_struct
sa_header	include/hp-symtab.h	/^  unsigned int  sa_header : 1;\/* 1 => created by SA version of pxdb *\/$/;"	m	struct:DOC_info_PXDB_header_struct
sa_increment	gdb/gnulib/import/malloca.h	/^  sa_increment = ((sizeof (int) + sa_alignment_max - 1) \/ sa_alignment_max) * sa_alignment_max$/;"	e	enum:__anon1816
sa_mask	readline/signals.c	/^typedef struct { SigHandler *sa_handler; int sa_mask, sa_flags; } sighandler_cxt;$/;"	m	struct:__anon2100	file:
saddr	opcodes/rl78-decode.c	/^saddr (int x)$/;"	f	file:
sae	opcodes/i386-opc.h	/^  unsigned int sae:1;$/;"	m	struct:i386_opcode_modifier
saf	sim/h8300/writecode.c	/^char saf[] = "goto setflags;";$/;"	v
safe_alloca	gdb/gnulib/import/malloca.h	46;"	d
safe_alloca	gdb/gnulib/import/malloca.h	48;"	d
safe_execute	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def safe_execute(command):$/;"	f
safe_execute_command	gdb/cli/cli-interp.c	/^safe_execute_command (struct ui_out *command_uiout, const char *command,$/;"	f	file:
safe_fgets	opcodes/opc2c.c	/^safe_fgets (FILE * f)$/;"	f
safe_fgets	sim/m32c/safe-fgets.c	/^safe_fgets (FILE * f)$/;"	f
safe_frame_unwind_memory	gdb/frame.c	/^safe_frame_unwind_memory (struct frame_info *this_frame,$/;"	f
safe_fromhex	gdb/gdbserver/hostio.c	/^safe_fromhex (char a, int *nibble)$/;"	f	file:
safe_parse_type	gdb/gdbtypes.c	/^safe_parse_type (struct gdbarch *gdbarch, char *p, int length)$/;"	f	file:
safe_read_memory_integer	gdb/corefile.c	/^safe_read_memory_integer (CORE_ADDR memaddr, int len, $/;"	f
safe_read_memory_unsigned_integer	gdb/corefile.c	/^safe_read_memory_unsigned_integer (CORE_ADDR memaddr, int len,$/;"	f
safe_read_sleb128	gdb/dwarf2expr.c	/^safe_read_sleb128 (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
safe_read_uleb128	gdb/dwarf2expr.c	/^safe_read_uleb128 (const gdb_byte *buf, const gdb_byte *buf_end,$/;"	f
safe_skip_leb128	gdb/dwarf2expr.c	/^safe_skip_leb128 (const gdb_byte *buf, const gdb_byte *buf_end)$/;"	f
safe_strerror	gdb/common/mingw-strerror.c	/^safe_strerror (int errnum)$/;"	f
safe_strerror	gdb/common/posix-strerror.c	/^safe_strerror (int errnum)$/;"	f
safe_symbol_file_add_args	gdb/windows-nat.c	/^struct safe_symbol_file_add_args$/;"	s	file:
sah	sim/bfin/dv-bfin_dma.c	/^    struct { bu16 sal, sah; };$/;"	m	struct:bfin_dma::__anon812::__anon813	file:
sal	gdb/guile/scm-symtab.c	/^  struct symtab_and_line sal;$/;"	m	struct:__anon1882	typeref:struct:__anon1882::symtab_and_line	file:
sal	gdb/python/py-symtab.c	/^  struct symtab_and_line *sal;$/;"	m	struct:salpy_sal_object	typeref:struct:salpy_sal_object::symtab_and_line	file:
sal	gdb/reverse.c	/^  struct symtab_and_line sal;$/;"	m	struct:bookmark	typeref:struct:bookmark::symtab_and_line	file:
sal	sim/bfin/dv-bfin_dma.c	/^    struct { bu16 sal, sah; };$/;"	m	struct:bfin_dma::__anon812::__anon813	file:
sal_macro_scope	gdb/macroscope.c	/^sal_macro_scope (struct symtab_and_line sal)$/;"	f
sal_object	gdb/python/py-symtab.c	/^} sal_object;$/;"	t	typeref:struct:salpy_sal_object	file:
sal_object_getset	gdb/python/py-symtab.c	/^static gdb_PyGetSetDef sal_object_getset[] = {$/;"	v	file:
sal_object_methods	gdb/python/py-symtab.c	/^static PyMethodDef sal_object_methods[] = {$/;"	v	file:
sal_object_to_symtab_and_line	gdb/python/py-symtab.c	/^sal_object_to_symtab_and_line (PyObject *obj)$/;"	f
sal_object_type	gdb/python/py-symtab.c	/^PyTypeObject sal_object_type = {$/;"	v
sal_smob	gdb/guile/scm-symtab.c	/^} sal_smob;$/;"	t	typeref:struct:__anon1882	file:
sal_smob_name	gdb/guile/scm-symtab.c	/^static const char sal_smob_name[] = "gdb:sal";$/;"	v	file:
sal_smob_tag	gdb/guile/scm-symtab.c	/^static scm_t_bits sal_smob_tag;$/;"	v	file:
salpy_dealloc	gdb/python/py-symtab.c	/^salpy_dealloc (PyObject *self)$/;"	f	file:
salpy_get_last	gdb/python/py-symtab.c	/^salpy_get_last (PyObject *self, void *closure)$/;"	f	file:
salpy_get_line	gdb/python/py-symtab.c	/^salpy_get_line (PyObject *self, void *closure)$/;"	f	file:
salpy_get_pc	gdb/python/py-symtab.c	/^salpy_get_pc (PyObject *self, void *closure)$/;"	f	file:
salpy_get_symtab	gdb/python/py-symtab.c	/^salpy_get_symtab (PyObject *self, void *closure)$/;"	f	file:
salpy_is_valid	gdb/python/py-symtab.c	/^salpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
salpy_objfile_data_key	gdb/python/py-symtab.c	/^static const struct objfile_data *salpy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
salpy_sal_object	gdb/python/py-symtab.c	/^typedef struct salpy_sal_object {$/;"	s	file:
salpy_str	gdb/python/py-symtab.c	/^salpy_str (PyObject *self)$/;"	f	file:
sals	gdb/linespec.h	/^  std::vector<symtab_and_line> sals;$/;"	m	struct:linespec_sals
same	gdb/solist.h	/^    int (*same) (struct so_list *gdb, struct so_list *inferior);$/;"	m	struct:target_so_ops
sane	zlib/inflate.h	/^    int sane;                   \/* if false, allow invalid distance too far *\/$/;"	m	struct:inflate_state
sanity	include/vms/dcx.h	/^  unsigned char sanity[4];$/;"	m	struct:vms_dcxmap
sanity	include/vms/lbr.h	/^  unsigned char sanity[4];$/;"	m	struct:vms_lhd
sar	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t sar;$/;"	m	struct:__anon1846
sar_regnum	gdb/xtensa-tdep.h	/^  int sar_regnum;		\/* Register number of SAR.  *\/$/;"	m	struct:gdbarch_tdep
sasst	include/hp-symtab.h	/^  struct slt_assist sasst;$/;"	m	union:sltentry	typeref:struct:sltentry::slt_assist
sat	include/demangle.h	/^      short sat;$/;"	m	struct:demangle_component::__anon1603::__anon1607
sat	include/opcode/tic6x.h	/^  bfd_boolean sat;$/;"	m	struct:__anon1322
saturate_s16	sim/bfin/bfin-sim.c	/^saturate_s16 (bu64 val, bu32 *overflow)$/;"	f	file:
saturate_s32	sim/bfin/bfin-sim.c	/^saturate_s32 (bu64 val, bu32 *overflow)$/;"	f	file:
saturate_s40	sim/bfin/bfin-sim.c	/^saturate_s40 (bu64 val)$/;"	f	file:
saturate_s40_astat	sim/bfin/bfin-sim.c	/^saturate_s40_astat (bu64 val, bu32 *v)$/;"	f	file:
saturate_u16	sim/bfin/bfin-sim.c	/^saturate_u16 (bu64 val, bu32 *overflow)$/;"	f	file:
saturate_u32	sim/bfin/bfin-sim.c	/^saturate_u32 (bu64 val, bu32 *overflow)$/;"	f	file:
saturation_names	opcodes/hppa-dis.c	/^static const char *const saturation_names[] = {",us", ",ss", 0, ""};$/;"	v	file:
save	gdb/regcache.c	/^reg_buffer::save (register_read_ftype cooked_read)$/;"	f	class:reg_buffer
save	gdb/registry.h	/^  registry_data_callback save;$/;"	m	struct:registry_data
save_and_install_fd	libiberty/pex-unix.c	/^save_and_install_fd(int *pnew_fd, int *pflags, int old_fd, int child_fd)$/;"	f	file:
save_argv	gdb/testsuite/gdb.guile/scm-value.c	/^char **save_argv;$/;"	v
save_argv	gdb/testsuite/gdb.python/py-value.c	/^char **save_argv;$/;"	v
save_bookmark_command	gdb/reverse.c	/^save_bookmark_command (const char *args, int from_tty)$/;"	f	file:
save_breakpoints	gdb/breakpoint.c	/^save_breakpoints (const char *filename, int from_tty,$/;"	f	file:
save_breakpoints_command	gdb/breakpoint.c	/^save_breakpoints_command (const char *args, int from_tty)$/;"	f	file:
save_cleanups	gdb/common/cleanups.c	/^save_cleanups (void)$/;"	f
save_cmdlist	gdb/breakpoint.c	/^struct cmd_list_element *save_cmdlist;$/;"	v	typeref:struct:cmd_list_element
save_command	gdb/breakpoint.c	/^save_command (const char *arg, int from_tty)$/;"	f	file:
save_cwd	gdb/gnulib/import/save-cwd.c	/^save_cwd (struct saved_cwd *cwd)$/;"	f
save_data	sim/common/sim-trace.c	/^save_data (SIM_DESC sd,$/;"	f
save_data_size	sim/common/sim-trace.c	/^save_data_size (TRACE_DATA *data,$/;"	f	file:
save_final_cleanups	gdb/common/cleanups.c	/^save_final_cleanups (void)$/;"	f
save_gdb_index_command	gdb/dwarf-index-write.c	/^save_gdb_index_command (const char *arg, int from_tty)$/;"	f	file:
save_group	gdb/reggroups.c	/^static struct reggroup save_group = { "save", INTERNAL_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
save_infcall_control_state	gdb/infrun.c	/^save_infcall_control_state (void)$/;"	f
save_infcall_suspend_state	gdb/infrun.c	/^save_infcall_suspend_state (void)$/;"	f
save_line	readline/rlprivate.h	/^  int save_line;$/;"	m	struct:__rl_search_context
save_mark	readline/rlprivate.h	/^  int save_mark;$/;"	m	struct:__rl_search_context
save_my_cleanups	gdb/common/cleanups.c	/^save_my_cleanups (struct cleanup **pmy_chain)$/;"	f	file:
save_npx	gdb/go32-nat.c	/^save_npx (void)$/;"	f	file:
save_objfile_types	gdb/guile/scm-type.c	/^save_objfile_types (struct objfile *objfile, void *datum)$/;"	f	file:
save_objfile_types	gdb/python/py-type.c	/^save_objfile_types (struct objfile *objfile, void *datum)$/;"	f	file:
save_original_signals_state	gdb/common/signals-state-save-restore.c	/^save_original_signals_state (bool quiet)$/;"	f
save_parent	gdb/testsuite/gdb.base/fork-running-state.c	/^int save_parent;$/;"	v
save_point	readline/rlprivate.h	/^  int save_point;$/;"	m	struct:__rl_search_context
save_program_binaries	gdb/testsuite/lib/cl_util.c	/^save_program_binaries (cl_program program)$/;"	f
save_qualifier	gdb/ada-exp.y	/^save_qualifier : 	{ $$ = type_qualifier; }$/;"	l
save_r12	zlib/contrib/amd64/amd64-match.S	/^#define save_r12        (56-LocalVarsSize)(%rsp)$/;"	d
save_r12	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_r12        (rsp + 56 - LocalVarsSize)$/;"	d
save_r12	zlib/contrib/masmx64/gvmat64.asm	/^save_r12        equ  rsp + 56 - LocalVarsSize$/;"	d
save_r13	zlib/contrib/amd64/amd64-match.S	/^#define save_r13        (64-LocalVarsSize)(%rsp)$/;"	d
save_r13	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_r13        (rsp + 64 - LocalVarsSize)$/;"	d
save_r13	zlib/contrib/masmx64/gvmat64.asm	/^save_r13        equ  rsp + 64 - LocalVarsSize$/;"	d
save_r14	zlib/contrib/amd64/amd64-match.S	/^#define save_r14        (24-LocalVarsSize)(%rsp)$/;"	d
save_r14	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_r14        (rsp + 72 - LocalVarsSize)$/;"	d
save_r15	zlib/contrib/amd64/amd64-match.S	/^#define save_r15        (80-LocalVarsSize)(%rsp)$/;"	d
save_r15	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_r15        (rsp + 80 - LocalVarsSize)$/;"	d
save_r19	gdb/hppa-tdep.h	/^    unsigned int save_r19:1;	\/* 30 *\/$/;"	m	struct:unwind_table_entry
save_rbp	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_rbp        (rsp + 48 - LocalVarsSize)$/;"	d
save_rbp	zlib/contrib/masmx64/gvmat64.asm	/^save_rbp        equ  rsp + 48 - LocalVarsSize$/;"	d
save_rbx	zlib/contrib/amd64/amd64-match.S	/^#define save_rbx        (40-LocalVarsSize)(%rsp)$/;"	d
save_rbx	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_rbx        (rsp + 40 - LocalVarsSize)$/;"	d
save_rbx	zlib/contrib/masmx64/gvmat64.asm	/^save_rbx        equ  rsp + 40 - LocalVarsSize$/;"	d
save_rdi	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_rdi        (rsp + 24 - LocalVarsSize)$/;"	d
save_rdi	zlib/contrib/masmx64/gvmat64.asm	/^save_rdi        equ  rsp + 24 - LocalVarsSize$/;"	d
save_record	gdb/record-full.c	/^record_full_base_target::save_record (const char *recfilename)$/;"	f	class:record_full_base_target
save_record	gdb/target-delegates.c	/^debug_target::save_record (const char *arg0)$/;"	f	class:debug_target
save_record	gdb/target-delegates.c	/^dummy_target::save_record (const char *arg0)$/;"	f	class:dummy_target
save_record	gdb/target-delegates.c	/^target_ops::save_record (const char *arg0)$/;"	f	class:target_ops
save_reggroup	gdb/reggroups.c	/^struct reggroup *const save_reggroup = &save_group;$/;"	v
save_res	bfd/elf64-ppc.c	/^  unsigned int save_res:1;$/;"	m	struct:ppc_link_hash_entry	file:
save_res_funcs	bfd/elf64-ppc.c	/^static const struct sfpr_def_parms save_res_funcs[] =$/;"	v	typeref:struct:sfpr_def_parms	file:
save_restore	gdb/common/tdesc.h	/^  int save_restore;$/;"	m	struct:tdesc_reg
save_restore_funcs	bfd/elf64-ppc.h	/^  int save_restore_funcs;$/;"	m	struct:ppc64_elf_params
save_restore_p	gdb/m32c-tdep.c	/^  unsigned int save_restore_p : 1;$/;"	m	struct:m32c_reg	file:
save_rsi	zlib/contrib/amd64/amd64-match.S	/^#define save_rsi        (32-LocalVarsSize)(%rsp)$/;"	d
save_rsi	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define save_rsi        (rsp + 32 - LocalVarsSize)$/;"	d
save_rsi	zlib/contrib/masmx64/gvmat64.asm	/^save_rsi        equ  rsp + 32 - LocalVarsSize$/;"	d
save_section_vma	bfd/dwarf2.c	/^save_section_vma (const bfd *abfd, struct dwarf2_debug *stash)$/;"	f	file:
save_stop_context	gdb/infrun.c	/^save_stop_context (void)$/;"	f	file:
save_stop_reason	gdb/gdbserver/linux-low.c	/^save_stop_reason (struct lwp_info *lwp)$/;"	f	file:
save_stop_reason	gdb/linux-nat.c	/^save_stop_reason (struct lwp_info *lp)$/;"	f	file:
save_stream_and_consume_token	gdb/linespec.c	/^save_stream_and_consume_token (linespec_parser *parser)$/;"	f	file:
save_string	libiberty/make-relative-prefix.c	/^save_string (const char *s, int len)$/;"	f	file:
save_termios	readline/examples/rlptytest.c	/^static struct termios save_termios;$/;"	v	typeref:struct:termios	file:
save_trace_data	gdb/remote.c	/^remote_target::save_trace_data (const char *filename)$/;"	f	class:remote_target
save_trace_data	gdb/target-delegates.c	/^debug_target::save_trace_data (const char *arg0)$/;"	f	class:debug_target
save_trace_data	gdb/target-delegates.c	/^dummy_target::save_trace_data (const char *arg0)$/;"	f	class:dummy_target
save_trace_data	gdb/target-delegates.c	/^target_ops::save_trace_data (const char *arg0)$/;"	f	class:target_ops
save_trace_state_variables	gdb/tracepoint.c	/^save_trace_state_variables (struct ui_file *fp)$/;"	f
save_tracepoints_command	gdb/breakpoint.c	/^save_tracepoints_command (const char *args, int from_tty)$/;"	f	file:
save_tty_chars	readline/rltty.c	/^save_tty_chars (tiop)$/;"	f	file:
save_undo_list	readline/rlprivate.h	/^  UNDO_LIST *save_undo_list;$/;"	m	struct:__rl_search_context
save_vectors	gdb/stubs/m32r-stub.c	/^static unsigned int save_vectors[18];	\/* previous exception vectors *\/$/;"	v	file:
save_waitstatus	gdb/infrun.c	/^save_waitstatus (struct thread_info *tp, struct target_waitstatus *ws)$/;"	f	file:
saved_after_char_processing_hook	gdb/top.c	/^static void (*saved_after_char_processing_hook) (void);$/;"	v	file:
saved_arg	gdb/linespec.c	/^    const char *saved_arg;$/;"	m	struct:ls_parser::__anon1799	file:
saved_arg	gdb/stap-probe.h	/^  const char *saved_arg;$/;"	m	struct:stap_parse_info
saved_bias	bfd/coff-bfd.h	/^  bfd_boolean saved_bias;$/;"	m	struct:coff_section_tdata
saved_byte	sim/bfin/dv-bfin_eppi.c	/^  char saved_byte;$/;"	m	struct:bfin_eppi	file:
saved_byte	sim/bfin/dv-bfin_gptimer.c	/^  char saved_byte;$/;"	m	struct:bfin_gptimer	file:
saved_byte	sim/bfin/dv-bfin_nfc.c	/^  char saved_byte;$/;"	m	struct:bfin_nfc	file:
saved_byte	sim/bfin/dv-bfin_ppi.c	/^  char saved_byte;$/;"	m	struct:bfin_ppi	file:
saved_byte	sim/bfin/dv-bfin_spi.c	/^  char saved_byte;$/;"	m	struct:bfin_spi	file:
saved_byte	sim/bfin/dv-bfin_twi.c	/^  char saved_byte;$/;"	m	struct:bfin_twi	file:
saved_byte	sim/bfin/dv-bfin_uart.c	/^  char saved_byte;$/;"	m	struct:bfin_uart	file:
saved_byte	sim/bfin/dv-bfin_uart2.c	/^  char saved_byte;$/;"	m	struct:bfin_uart	file:
saved_cleanup_chain	gdb/common/common-exceptions.c	/^  struct cleanup *saved_cleanup_chain;$/;"	m	struct:catcher	typeref:struct:catcher::cleanup	file:
saved_command_line	gdb/top.c	/^char *saved_command_line;$/;"	v
saved_context	gdb/windows-nat.c	/^static CONTEXT saved_context;	\/* Containes the saved context from a$/;"	v	file:
saved_count	sim/bfin/dv-bfin_eppi.c	/^  int saved_count;$/;"	m	struct:bfin_eppi	file:
saved_count	sim/bfin/dv-bfin_gptimer.c	/^  int saved_count;$/;"	m	struct:bfin_gptimer	file:
saved_count	sim/bfin/dv-bfin_nfc.c	/^  int saved_count;$/;"	m	struct:bfin_nfc	file:
saved_count	sim/bfin/dv-bfin_ppi.c	/^  int saved_count;$/;"	m	struct:bfin_ppi	file:
saved_count	sim/bfin/dv-bfin_spi.c	/^  int saved_count;$/;"	m	struct:bfin_spi	file:
saved_count	sim/bfin/dv-bfin_twi.c	/^  int saved_count;$/;"	m	struct:bfin_twi	file:
saved_count	sim/bfin/dv-bfin_uart.c	/^  int saved_count;$/;"	m	struct:bfin_uart	file:
saved_count	sim/bfin/dv-bfin_uart2.c	/^  int saved_count;$/;"	m	struct:bfin_uart	file:
saved_cwd	gdb/gnulib/import/save-cwd.h	/^struct saved_cwd$/;"	s
saved_dabr_value	gdb/ppc-linux-nat.c	/^static long saved_dabr_value;$/;"	v	file:
saved_entryset	gdb/procfs.c	/^  sysset_t *saved_entryset;	\/* Saved traced system call entry set *\/$/;"	m	struct:procinfo	file:
saved_errno	sim/cris/dv-rv.c	/^  int saved_errno;$/;"	m	struct:_hw_rv_device	file:
saved_ev	gdb/rs6000-tdep.c	/^    int saved_ev;               \/* smallest # of saved ev *\/$/;"	m	struct:rs6000_framedata	file:
saved_exc_port	gdb/gnu-nat.h	/^    mach_port_t saved_exc_port;	\/* The task\/thread's real exception port.  *\/$/;"	m	struct:proc
saved_exitset	gdb/procfs.c	/^  sysset_t *saved_exitset;	\/* Saved traced system call exit set *\/$/;"	m	struct:procinfo	file:
saved_filename	gdb/cli/cli-logging.c	/^static char *saved_filename;$/;"	v	file:
saved_fltset	gdb/procfs.c	/^  fltset_t saved_fltset;	\/* Saved traced hardware fault set *\/$/;"	m	struct:procinfo	file:
saved_fpr	gdb/rs6000-tdep.c	/^    int saved_fpr;		\/* smallest # of saved fpr *\/$/;"	m	struct:rs6000_framedata	file:
saved_gpr	gdb/rs6000-tdep.c	/^    int saved_gpr;		\/* smallest # of saved gpr *\/$/;"	m	struct:rs6000_framedata	file:
saved_invis_chars_first_line	readline/display.c	/^static int saved_invis_chars_first_line;$/;"	v	file:
saved_item	gdb/varobj.c	/^  varobj_item *saved_item = NULL;$/;"	m	struct:varobj_dynamic	file:
saved_last_invisible	readline/display.c	/^static int saved_last_invisible;$/;"	v	file:
saved_local_length	readline/display.c	/^static int saved_local_length;$/;"	v	file:
saved_local_prefix	readline/display.c	/^static char *saved_local_prefix;$/;"	v	file:
saved_local_prompt	readline/display.c	/^static char *saved_local_prompt;$/;"	v	file:
saved_macro	readline/macro.c	/^struct saved_macro {$/;"	s	file:
saved_offsets	bfd/simple.c	/^struct saved_offsets$/;"	s	file:
saved_output	gdb/cli/cli-interp.c	/^static saved_output_files saved_output;$/;"	v	file:
saved_output_files	gdb/cli/cli-interp.c	/^struct saved_output_files$/;"	s	file:
saved_output_info	bfd/simple.c	/^struct saved_output_info$/;"	s	file:
saved_pc	gdb/inline-frame.c	/^  CORE_ADDR saved_pc;$/;"	m	struct:inline_state	file:
saved_physical_chars	readline/display.c	/^static int saved_physical_chars;$/;"	v	file:
saved_prefix_length	readline/display.c	/^static int saved_prefix_length;$/;"	v	file:
saved_raw_stdout	gdb/mi/mi-common.h	/^  struct ui_file *saved_raw_stdout;$/;"	m	class:final	typeref:struct:final::ui_file
saved_reg	gdb/python/py-unwind.c	/^DEF_VEC_O (saved_reg);$/;"	v
saved_reg	gdb/python/py-unwind.c	/^} saved_reg;$/;"	t	typeref:struct:__anon2087	file:
saved_regs	gdb/aarch64-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:aarch64_prologue_cache	typeref:struct:aarch64_prologue_cache::trad_frame_saved_reg	file:
saved_regs	gdb/alpha-mdebug-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:alpha_mdebug_unwind_cache	typeref:struct:alpha_mdebug_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/alpha-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:alpha_heuristic_unwind_cache	typeref:struct:alpha_heuristic_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/amd64-tdep.c	/^  CORE_ADDR saved_regs[AMD64_NUM_SAVED_REGS];$/;"	m	struct:amd64_frame_cache	file:
saved_regs	gdb/arc-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:arc_frame_cache	typeref:struct:arc_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/arm-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:arm_prologue_cache	typeref:struct:arm_prologue_cache::trad_frame_saved_reg	file:
saved_regs	gdb/avr-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:avr_unwind_cache	typeref:struct:avr_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/bfin-tdep.c	/^  CORE_ADDR saved_regs[BFIN_NUM_REGS];$/;"	m	struct:bfin_frame_cache	file:
saved_regs	gdb/cris-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:cris_unwind_cache	typeref:struct:cris_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/frv-tdep.c	/^    struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:frv_unwind_cache	typeref:struct:frv_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/ft32-tdep.c	/^  CORE_ADDR saved_regs[FT32_NUM_REGS];$/;"	m	struct:ft32_frame_cache	file:
saved_regs	gdb/h8300-tdep.c	/^  CORE_ADDR saved_regs[H8300_MAX_NUM_REGS];$/;"	m	struct:h8300_frame_cache	file:
saved_regs	gdb/hppa-linux-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:hppa_linux_sigtramp_unwind_cache	typeref:struct:hppa_linux_sigtramp_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/hppa-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:hppa_frame_cache	typeref:struct:hppa_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/hppa-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:hppa_stub_unwind_cache	typeref:struct:hppa_stub_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/i386-tdep.c	/^  CORE_ADDR saved_regs[I386_NUM_SAVED_REGS];$/;"	m	struct:i386_frame_cache	file:
saved_regs	gdb/ia64-tdep.c	/^  CORE_ADDR saved_regs[NUM_IA64_RAW_REGS];$/;"	m	struct:ia64_frame_cache	file:
saved_regs	gdb/iq2000-tdep.c	/^  CORE_ADDR  saved_regs [E_NUM_REGS];$/;"	m	struct:iq2000_frame_cache	file:
saved_regs	gdb/lm32-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:lm32_frame_cache	typeref:struct:lm32_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/m32r-linux-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:m32r_frame_cache	typeref:struct:m32r_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/m32r-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:m32r_unwind_cache	typeref:struct:m32r_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/m68hc11-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:m68hc11_unwind_cache	typeref:struct:m68hc11_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/m68k-tdep.c	/^  CORE_ADDR saved_regs[M68K_NUM_REGS];$/;"	m	struct:m68k_frame_cache	file:
saved_regs	gdb/microblaze-tdep.h	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:microblaze_frame_cache	typeref:struct:microblaze_frame_cache::trad_frame_saved_reg
saved_regs	gdb/mips-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:mips_frame_cache	typeref:struct:mips_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/moxie-tdep.c	/^  CORE_ADDR saved_regs[MOXIE_NUM_REGS];$/;"	m	struct:moxie_frame_cache	file:
saved_regs	gdb/moxie-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:moxie_unwind_cache	typeref:struct:moxie_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/nds32-tdep.c	/^  CORE_ADDR saved_regs[NDS32_NUM_SAVED_REGS];$/;"	m	struct:nds32_frame_cache	file:
saved_regs	gdb/rs6000-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:rs6000_frame_cache	typeref:struct:rs6000_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/s390-linux-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:s390_sigtramp_unwind_cache	typeref:struct:s390_sigtramp_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/s390-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:s390_stub_unwind_cache	typeref:struct:s390_stub_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/s390-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:s390_unwind_cache	typeref:struct:s390_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/score-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:score_frame_cache	typeref:struct:score_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/sh-tdep.c	/^  CORE_ADDR saved_regs[SH_NUM_REGS];$/;"	m	struct:sh_frame_cache	file:
saved_regs	gdb/sparc-tdep.h	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:sparc_frame_cache	typeref:struct:sparc_frame_cache::trad_frame_saved_reg
saved_regs	gdb/spu-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:spu_unwind_cache	typeref:struct:spu_unwind_cache::trad_frame_saved_reg	file:
saved_regs	gdb/tilegx-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:tilegx_frame_cache	typeref:struct:tilegx_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/v850-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:v850_frame_cache	typeref:struct:v850_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/vax-tdep.c	/^  struct trad_frame_saved_reg *saved_regs;$/;"	m	struct:vax_frame_cache	typeref:struct:vax_frame_cache::trad_frame_saved_reg	file:
saved_regs	gdb/xstormy16-tdep.c	/^  CORE_ADDR saved_regs[E_NUM_REGS];$/;"	m	struct:xstormy16_frame_cache	file:
saved_regs_mask	gdb/sparc-tdep.h	/^  unsigned short int saved_regs_mask;$/;"	m	struct:sparc_frame_cache
saved_scopes	libiberty/cp-demangle.c	/^  struct d_saved_scope *saved_scopes;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::d_saved_scope	file:
saved_sighold	gdb/procfs.c	/^  sigset_t saved_sighold;	\/* Saved held signal set *\/$/;"	m	struct:procinfo	file:
saved_sigset	gdb/procfs.c	/^  sigset_t saved_sigset;	\/* Saved traced signal set *\/$/;"	m	struct:procinfo	file:
saved_sp	gdb/amd64-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:amd64_frame_cache	file:
saved_sp	gdb/bfin-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:bfin_frame_cache	file:
saved_sp	gdb/ft32-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:ft32_frame_cache	file:
saved_sp	gdb/h8300-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:h8300_frame_cache	file:
saved_sp	gdb/i386-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:i386_frame_cache	file:
saved_sp	gdb/ia64-tdep.c	/^  CORE_ADDR saved_sp;	\/* stack pointer for frame *\/$/;"	m	struct:ia64_frame_cache	file:
saved_sp	gdb/iq2000-tdep.c	/^  CORE_ADDR  saved_sp;$/;"	m	struct:iq2000_frame_cache	file:
saved_sp	gdb/m68k-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:m68k_frame_cache	file:
saved_sp	gdb/moxie-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:moxie_frame_cache	file:
saved_sp	gdb/sh-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:sh_frame_cache	file:
saved_sp	gdb/xstormy16-tdep.c	/^  CORE_ADDR saved_sp;$/;"	m	struct:xstormy16_frame_cache	file:
saved_sp_reg	gdb/amd64-tdep.c	/^  int saved_sp_reg;$/;"	m	struct:amd64_frame_cache	file:
saved_sp_reg	gdb/i386-tdep.c	/^  int saved_sp_reg;$/;"	m	struct:i386_frame_cache	file:
saved_state	gdb/common/common-exceptions.h	/^  void *saved_state;$/;"	m	struct:exception_try_scope
saved_state	opcodes/bfin-dis.c	/^static struct saved_state$/;"	s	file:
saved_state	opcodes/bfin-dis.c	/^} saved_state;$/;"	v	typeref:struct:saved_state	file:
saved_state	sim/sh/interp.c	/^saved_state_type saved_state;$/;"	v
saved_state_type	sim/sh/sim-main.h	/^} saved_state_type;$/;"	t	typeref:union:__anon488
saved_ui	gdb/fork-child.c	/^static struct ui *saved_ui = NULL;$/;"	v	typeref:struct:ui	file:
saved_var	gdb/common/scoped_restore.h	/^  T *saved_var ()$/;"	f	class:scoped_restore_tmpl
saved_visible_length	readline/display.c	/^static int saved_visible_length;$/;"	v	file:
saved_vr	gdb/rs6000-tdep.c	/^    int saved_vr;               \/* smallest # of saved vr *\/$/;"	m	struct:rs6000_framedata	file:
savedregs	gdb/linux-fork.c	/^  readonly_detached_regcache *savedregs;	\/* Convenient for info fork, saves$/;"	m	struct:fork_info	file:
savefpr	bfd/elf64-ppc.c	/^savefpr (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savefpr0_tail	bfd/elf64-ppc.c	/^savefpr0_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savefpr1_tail	bfd/elf64-ppc.c	/^savefpr1_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savegpr0	bfd/elf64-ppc.c	/^savegpr0 (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savegpr0_tail	bfd/elf64-ppc.c	/^savegpr0_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savegpr1	bfd/elf64-ppc.c	/^savegpr1 (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savegpr1_tail	bfd/elf64-ppc.c	/^savegpr1_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savestring	gdb/breakpoint.c	77;"	d	file:
savestring	gdb/common/common-utils.c	/^savestring (const char *ptr, size_t len)$/;"	f
savestring	gdb/completer.c	44;"	d	file:
savestring	gdb/event-top.c	49;"	d	file:
savestring	gdb/top.c	61;"	d	file:
savestring	gdb/tracepoint.c	66;"	d	file:
savestring	readline/histlib.h	38;"	d
savestring	readline/rldefs.h	119;"	d
savestring	readline/savestring.c	/^savestring (s)$/;"	f
savestring	readline/tilde.c	68;"	d	file:
savevr	bfd/elf64-ppc.c	/^savevr (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
savevr_tail	bfd/elf64-ppc.c	/^savevr_tail (bfd *abfd, bfd_byte *p, int r)$/;"	f	file:
saw_create	gdb/windows-nat.c	/^static int saw_create;$/;"	v	file:
saw_explicit_location_option	gdb/location.h	/^  bool saw_explicit_location_option = false;$/;"	m	struct:explicit_completion_info
saw_runtime_error	gdb/testsuite/gdb.python/py-unwind-maint.py	/^    saw_runtime_error = True$/;"	v
saw_runtime_error	gdb/testsuite/gdb.python/py-unwind-maint.py	/^saw_runtime_error = False$/;"	v
saw_z_augmentation	gdb/dwarf2-frame.c	/^  unsigned char saw_z_augmentation;$/;"	m	struct:dwarf2_cie	file:
say_hello	gdb/testsuite/gdb.base/sep-proc.c	/^say_hello (void)$/;"	f
say_where	gdb/breakpoint.c	/^say_where (struct breakpoint *b)$/;"	f	file:
sb	gdb/m32c-tdep.c	/^  pv_t sb, fb, sp;$/;"	m	struct:m32c_pv_state	file:
sb	gdb/m32c-tdep.c	/^  struct m32c_reg *sb, *fb, *sp;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::m32c_reg	file:
sb	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
sb	opcodes/s12z-dis.c	/^struct sb$/;"	s	file:
sb	sim/m32c/cpu.h	/^  sb, fb,$/;"	e	enum:__anon535
sb	zlib/contrib/iostream3/zfstream.h	/^  gzfilebuf sb;$/;"	m	class:gzifstream
sb	zlib/contrib/iostream3/zfstream.h	/^  gzfilebuf sb;$/;"	m	class:gzofstream
sbAlias	include/hp-symtab.h	/^  char	        *sbAlias;	   \/* alias name of module   	*\/$/;"	m	struct:quick_module
sbAlias	include/hp-symtab.h	/^  char         	*sbAlias;	\/* alias name of procedure	*\/$/;"	m	struct:quick_procedure
sbClass	include/hp-symtab.h	/^  char	         *sbClass;	\/* name of class	        *\/$/;"	m	struct:quick_class
sbFile	include/hp-symtab.h	/^  char	        *sbFile;	\/* name of source file		   *\/$/;"	m	struct:quick_source
sbLab	include/hp-symtab.h	/^  char            *sbLab;      \/* name of label                   *\/$/;"	m	struct:quick_paragraph
sbMod	include/hp-symtab.h	/^  char	        *sbMod;		   \/* real name of module	*\/$/;"	m	struct:quick_module
sbProc	include/hp-symtab.h	/^  char          *sbProc;	\/* real name of procedure	*\/$/;"	m	struct:quick_procedure
sb_table	opcodes/s12z-dis.c	/^static const  struct sb sb_table[] = {$/;"	v	typeref:struct:sb	file:
sbc32	sim/aarch64/simulator.c	/^sbc32 (sim_cpu *cpu)$/;"	f	file:
sbc64	sim/aarch64/simulator.c	/^sbc64 (sim_cpu *cpu)$/;"	f	file:
sbcs32	sim/aarch64/simulator.c	/^sbcs32 (sim_cpu *cpu)$/;"	f	file:
sbcs64	sim/aarch64/simulator.c	/^sbcs64 (sim_cpu *cpu)$/;"	f	file:
sbfd	bfd/xsym.h	/^  bfd *sbfd;$/;"	m	struct:bfd_sym_data_struct
sbfm	sim/aarch64/simulator.c	/^sbfm (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
sbfm32	sim/aarch64/simulator.c	/^sbfm32 (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
sbgr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 sbgr;$/;"	m	struct:tx3904sio	file:
sbi	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
sbits	gdb/arch/arm.h	109;"	d
sbo_sbz	gdb/arm-tdep.c	/^sbo_sbz (uint32_t insn, uint32_t bit_num, uint32_t len, uint32_t sbo)$/;"	f	file:
sbr	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
sbss	bfd/elf32-nios2.c	/^    asection *sbss;$/;"	m	struct:elf32_nios2_link_hash_table	file:
sbss	bfd/elf32-ppc.c	/^  asection *sbss;$/;"	m	struct:ppc_elf_link_hash_table	file:
sbwl	opcodes/rx-decode.c	/^static int sbwl[4] =$/;"	v	file:
sbyte	sim/avr/interp.c	/^typedef signed char sbyte;$/;"	t	file:
sc	gdb/gnu-nat.h	/^    int sc;			\/* Desired suspend count.   *\/$/;"	m	struct:proc
sc	gdb/testsuite/gdb.base/bitfields.c	/^  signed char	sc    ;$/;"	m	struct:fields	file:
sc	include/coff/sym.h	/^	unsigned sc  : 5;	\/* storage class - text, data, etc *\/$/;"	m	struct:__anon1567
sc	sim/common/cgen-scache.h	/^  SCACHE *sc;$/;"	m	struct:__anon609
scAbs	include/coff/symconst.h	64;"	d
scBasedVar	include/coff/symconst.h	83;"	d
scBits	include/coff/symconst.h	67;"	d
scBss	include/coff/symconst.h	62;"	d
scCdbLocal	include/coff/symconst.h	66;"	d
scCdbSystem	include/coff/symconst.h	68;"	d
scCommon	include/coff/symconst.h	77;"	d
scData	include/coff/symconst.h	61;"	d
scDbx	include/coff/symconst.h	69;"	d
scFini	include/coff/symconst.h	86;"	d
scInfo	include/coff/symconst.h	71;"	d
scInit	include/coff/symconst.h	82;"	d
scMax	include/coff/symconst.h	88;"	d
scNil	include/coff/symconst.h	59;"	d
scPData	include/coff/symconst.h	85;"	d
scRConst	include/coff/symconst.h	87;"	d
scRData	include/coff/symconst.h	75;"	d
scRegImage	include/coff/symconst.h	70;"	d
scRegister	include/coff/symconst.h	63;"	d
scSBss	include/coff/symconst.h	74;"	d
scSCommon	include/coff/symconst.h	78;"	d
scSData	include/coff/symconst.h	73;"	d
scSUndefined	include/coff/symconst.h	81;"	d
scText	include/coff/symconst.h	60;"	d
scUndefined	include/coff/symconst.h	65;"	d
scUserStruct	include/coff/symconst.h	72;"	d
scVar	include/coff/symconst.h	76;"	d
scVarRegister	include/coff/symconst.h	79;"	d
scVariant	include/coff/symconst.h	80;"	d
scXData	include/coff/symconst.h	84;"	d
sc_compar	include/opcode/ft32.h	/^sc_compar (const void *va, const void *vb)$/;"	f
sc_form_0	include/opcode/ft32.h	/^static const unsigned int sc_form_0[] = {$/;"	v
sc_form_1	include/opcode/ft32.h	/^static const unsigned int sc_form_1[] = {$/;"	v
sc_form_2	include/opcode/ft32.h	/^static const unsigned int sc_form_2[] = {$/;"	v
sc_form_3	include/opcode/ft32.h	/^static const unsigned int sc_form_3[] = {$/;"	v
sc_fpregs_offset	gdb/alpha-tdep.h	/^  int sc_fpregs_offset;$/;"	m	struct:gdbarch_tdep
sc_num_regs	gdb/i386-tdep.h	/^  int sc_num_regs;$/;"	m	struct:gdbarch_tdep
sc_pc_offset	gdb/alpha-tdep.h	/^  int sc_pc_offset;$/;"	m	struct:gdbarch_tdep
sc_pc_offset	gdb/i386-tdep.h	/^  int sc_pc_offset;$/;"	m	struct:gdbarch_tdep
sc_reg_offset	gdb/i386-tdep.h	/^  int *sc_reg_offset;$/;"	m	struct:gdbarch_tdep
sc_reg_offset	gdb/m68k-linux-tdep.c	/^  int *sc_reg_offset;$/;"	m	struct:m68k_linux_sigtramp_info	file:
sc_regs_offset	gdb/alpha-tdep.h	/^  int sc_regs_offset;$/;"	m	struct:gdbarch_tdep
sc_sp_offset	gdb/i386-tdep.h	/^  int sc_sp_offset;$/;"	m	struct:gdbarch_tdep
sca_class	bfd/xsym.h	/^	unsigned char sca_class;		    \/* The storage class itself.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1068
sca_kind	bfd/xsym.h	/^	unsigned char sca_kind;			    \/* Distinguish local from value\/var formal.  *\/$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1068
sca_offset	bfd/xsym.h	/^	unsigned long sca_offset;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1068
scache	sim/common/cgen-cpu.h	/^  CPU_SCACHE scache;$/;"	m	struct:__anon627
scache	sim/cris/cpuall.h	/^struct scache {$/;"	s
scache	sim/cris/cpuv10.h	/^struct scache {$/;"	s
scache	sim/cris/cpuv32.h	/^struct scache {$/;"	s
scache	sim/frv/cpu.h	/^struct scache {$/;"	s
scache	sim/frv/cpuall.h	/^struct scache {$/;"	s
scache	sim/iq2000/cpu.h	/^struct scache {$/;"	s
scache	sim/iq2000/cpuall.h	/^struct scache {$/;"	s
scache	sim/lm32/cpu.h	/^struct scache {$/;"	s
scache	sim/lm32/cpuall.h	/^struct scache {$/;"	s
scache	sim/m32r/cpu.h	/^struct scache {$/;"	s
scache	sim/m32r/cpu2.h	/^struct scache {$/;"	s
scache	sim/m32r/cpuall.h	/^struct scache {$/;"	s
scache	sim/m32r/cpux.h	/^struct scache {$/;"	s
scache	sim/or1k/cpu.h	/^struct scache {$/;"	s
scache	sim/or1k/cpuall.h	/^struct scache {$/;"	s
scache	sim/sh64/cpuall.h	/^struct scache {$/;"	s
scache	sim/sh64/defs-compact.h	/^struct scache {$/;"	s
scache	sim/sh64/defs-media.h	/^struct scache {$/;"	s
scache_elm_size	sim/common/sim-model.h	/^  int scache_elm_size;$/;"	m	struct:__anon633
scache_flush	sim/common/cgen-scache.c	/^scache_flush (SIM_DESC sd)$/;"	f
scache_flush_cpu	sim/common/cgen-scache.c	/^scache_flush_cpu (SIM_CPU *cpu)$/;"	f
scache_init	sim/common/cgen-scache.c	/^scache_init (SIM_DESC sd)$/;"	f	file:
scache_init	sim/common/cgen-scache.c	/^static MODULE_INIT_FN scache_init;$/;"	v	file:
scache_install	sim/common/cgen-scache.c	/^scache_install (SIM_DESC sd)$/;"	f
scache_install	sim/common/cgen-scache.h	/^MODULE_INSTALL_FN scache_install;$/;"	v
scache_lookup	sim/common/cgen-scache.c	/^scache_lookup (SIM_CPU *cpu, IADDR pc)$/;"	f
scache_lookup_or_alloc	sim/common/cgen-scache.c	/^scache_lookup_or_alloc (SIM_CPU *cpu, IADDR pc, int n, SCACHE **bufp)$/;"	f
scache_option_handler	sim/common/cgen-scache.c	/^scache_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
scache_options	sim/common/cgen-scache.c	/^static const OPTION scache_options[] = {$/;"	v	file:
scache_print_profile	sim/common/cgen-scache.c	/^scache_print_profile (SIM_CPU *cpu, int verbose)$/;"	f
scache_size	sim/common/sim-base.h	/^  unsigned int scache_size;$/;"	m	struct:__anon638
scache_uninstall	sim/common/cgen-scache.c	/^scache_uninstall (SIM_DESC sd)$/;"	f	file:
scache_uninstall	sim/common/cgen-scache.c	/^static MODULE_UNINSTALL_FN scache_uninstall;$/;"	v	file:
scalar_binop	gdb/valarith.c	/^scalar_binop (struct value *arg1, struct value *arg2, enum exp_opcode op)$/;"	f	file:
scalar_mode	opcodes/i386-dis.c	/^  scalar_mode,$/;"	e	enum:__anon42	file:
scalar_relop	gdb/opencl-lang.c	/^scalar_relop (struct value *val1, struct value *val2, enum exp_opcode op)$/;"	f	file:
scalar_type_p	gdb/ada-lang.c	/^scalar_type_p (struct type *type)$/;"	f	file:
scale	include/opcode/cr16.h	/^  unsigned int scale;$/;"	m	struct:__anon1331
scale	include/opcode/crx.h	/^    unsigned int scale;$/;"	m	struct:__anon1267
scale	include/vms/dsc.h	/^  unsigned char scale;$/;"	m	struct:vms_dsc_nca
scale	opcodes/bfin-dis.c	/^  const char scale;$/;"	m	struct:__anon27	file:
scale	opcodes/i386-dis.c	/^    int scale;$/;"	m	struct:__anon57	file:
scale	sim/bfin/bfin-sim.c	/^  const char scale;$/;"	m	struct:__anon822	file:
scale_char	opcodes/i386-dis.c	/^static char scale_char;$/;"	v	file:
scan	bfd/bfd-in2.h	/^  bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);$/;"	m	struct:bfd_arch_info
scan	bfd/cpu-aarch64.c	/^scan (const struct bfd_arch_info *info, const char *string)$/;"	f	file:
scan	bfd/cpu-arm.c	/^scan (const struct bfd_arch_info *info, const char *string)$/;"	f	file:
scan	gdb/macroexp.c	/^scan (struct macro_buffer *dest,$/;"	f	file:
scan	gdb/prologue-value.c	/^pv_area::scan (void (*func) (void *closure,$/;"	f	class:pv_area
scan	zlib/contrib/amd64/amd64-match.S	/^#define scan		r13$/;"	d
scan	zlib/contrib/asm686/match.S	/^#define	scan			32	\/* ptr to string wanting match	*\/$/;"	d
scan	zlib/contrib/masmx86/match686.asm	/^    scan            equ     dword ptr [esp+NbStack-64]$/;"	d
scan	zlib/contrib/masmx86/match686.asm	/^scan        equ  esp + 32   ; ptr to string wanting match$/;"	d
scan_discrim_bound	gdb/ada-lang.c	/^scan_discrim_bound (const char *str, int k, struct value *dval, LONGEST * px,$/;"	f	file:
scan_dyntag	gdb/solib-dsbt.c	/^scan_dyntag (int dyntag, bfd *abfd, CORE_ADDR *ptr)$/;"	f	file:
scan_dyntag	gdb/solib-svr4.c	/^scan_dyntag (const int desired_dyntag, bfd *abfd, CORE_ADDR *ptr,$/;"	f	file:
scan_dyntag_auxv	gdb/solib-svr4.c	/^scan_dyntag_auxv (const int desired_dyntag, CORE_ADDR *ptr,$/;"	f	file:
scan_expression	gdb/cli/cli-dump.c	/^scan_expression (const char **cmd, const char *def)$/;"	f	class:gdb
scan_file_globals	gdb/stabsread.c	/^scan_file_globals (struct objfile *objfile)$/;"	f
scan_filename	gdb/cli/cli-dump.c	/^scan_filename (const char **cmd, const char *defname)$/;"	f	class:gdb
scan_hw_pal	sim/common/dv-pal.c	/^scan_hw_pal (struct hw *me)$/;"	f	file:
scan_hw_pal	sim/ppc/hw_pal.c	/^scan_hw_pal(hw_pal_device *hw_pal)$/;"	f	file:
scan_partial_symbols	gdb/dwarf2read.c	/^scan_partial_symbols (struct partial_die_info *first_die, CORE_ADDR *lowpc,$/;"	f	file:
scan_pc	gdb/m32c-tdep.c	/^  CORE_ADDR scan_pc, next_addr;$/;"	m	struct:m32c_pv_state	file:
scan_sections_for_abi	bfd/elf32-m68hc1x.c	/^static void scan_sections_for_abi (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
scan_start	zlib/contrib/masmx86/match686.asm	/^    scan_start      equ      word ptr [esp+NbStack-48]$/;"	d
scan_target_h	gdb/make-target-delegates	/^sub scan_target_h() {$/;"	s
scan_tree	zlib/trees.c	/^local void scan_tree (s, tree, max_code)$/;"	f
scan_unit_for_symbols	bfd/dwarf2.c	/^scan_unit_for_symbols (struct comp_unit *unit)$/;"	f	file:
scan_xcoff_symtab	gdb/xcoffread.c	/^scan_xcoff_symtab (minimal_symbol_reader &reader,$/;"	f	file:
scanalign	zlib/contrib/amd64/amd64-match.S	/^#define	scanalign	r9$/;"	d
scanalign	zlib/contrib/asm686/match.S	/^#define	scanalign		20	\/* dword-misalignment of string	*\/$/;"	d
scanalign	zlib/contrib/masmx86/match686.asm	/^scanalign   equ  esp + 20   ; dword-misalignment of string$/;"	d
scanalignd	zlib/contrib/amd64/amd64-match.S	/^#define	scanalignd	r9d$/;"	d
scandir	gdb/gnulib/import/dirent.in.h	/^_GL_CXXALIASWARN (scandir);$/;"	v
scandir	gdb/gnulib/import/dirent.in.h	237;"	d
scanend	zlib/contrib/amd64/amd64-match.S	/^#define	scanend		ebx$/;"	d
scanend	zlib/contrib/asm686/match.S	/^#define	scanend			12	\/* last two bytes of string	*\/$/;"	d
scanend	zlib/contrib/masmx86/match686.asm	/^scanend     equ  esp + 12   ; last two bytes of string$/;"	d
scanendw	zlib/contrib/amd64/amd64-match.S	/^#define	scanendw	bx$/;"	d
scanf_length_modifier	gdb/target-float.c	/^template<typename T> struct scanf_length_modifier$/;"	s	file:
scanstart	zlib/contrib/amd64/amd64-match.S	/^#define	scanstart	r12d$/;"	d
scanstart	zlib/contrib/asm686/match.S	/^#define	scanstart		16	\/* first two bytes of string	*\/$/;"	d
scanstart	zlib/contrib/masmx86/match686.asm	/^scanstart   equ  esp + 16   ; first two bytes of string$/;"	d
scanstartw	zlib/contrib/amd64/amd64-match.S	/^#define	scanstartw	r12w$/;"	d
scb_base	gdb/serial.c	/^static struct serial *scb_base;$/;"	v	typeref:struct:serial	file:
scc_op	gdb/cris-tdep.c	/^scc_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
sccr1_desc	sim/m68hc11/dv-m68hc11sio.c	/^io_reg_desc sccr1_desc[] = {$/;"	v
sccr2_desc	sim/m68hc11/dv-m68hc11sio.c	/^io_reg_desc sccr2_desc[] = {$/;"	v
sccsid	libiberty/strcasecmp.c	/^static char sccsid[] = "@(#)strcasecmp.c	5.5 (Berkeley) 11\/24\/87";$/;"	v	file:
sccsid	libiberty/strncasecmp.c	/^static char sccsid[] = "@(#)strcasecmp.c	5.5 (Berkeley) 11\/24\/87";$/;"	v	file:
sched_entry_seq	gdb/hppa-tdep.h	/^    unsigned int sched_entry_seq:1;	\/* 25 *\/$/;"	m	struct:unwind_table_entry
sched_multi	gdb/infrun.c	/^int sched_multi = 0;$/;"	v
schedlock_applies	gdb/infrun.c	/^schedlock_applies (struct thread_info *tp)$/;"	f	file:
schedlock_off	gdb/infrun.c	/^static const char schedlock_off[] = "off";$/;"	v	file:
schedlock_on	gdb/infrun.c	/^static const char schedlock_on[] = "on";$/;"	v	file:
schedlock_replay	gdb/infrun.c	/^static const char schedlock_replay[] = "replay";$/;"	v	file:
schedlock_step	gdb/infrun.c	/^static const char schedlock_step[] = "step";$/;"	v	file:
schedule	sim/cris/traps.c	/^schedule (SIM_CPU *current_cpu, int next)$/;"	f	file:
schedule_hardware_interrupt_delivery	sim/ppc/interrupts.c	/^schedule_hardware_interrupt_delivery(cpu *processor) $/;"	f
schedule_ready_event	sim/ppc/hw_ide.c	/^schedule_ready_event(device *me,$/;"	f	file:
schedule_watchpoint	sim/common/sim-watch.c	/^schedule_watchpoint (SIM_DESC sd,$/;"	f	file:
scheduler_enums	gdb/infrun.c	/^static const char *const scheduler_enums[] = {$/;"	v	file:
scheduler_mode	gdb/infrun.c	/^static const char *scheduler_mode = schedlock_replay;$/;"	v	file:
scheme_function	gdb/guile/guile-internal.h	/^} scheme_function;$/;"	t	typeref:struct:__anon1875
scheme_integer_constant	gdb/guile/guile-internal.h	/^} scheme_integer_constant;$/;"	t	typeref:struct:__anon1876
scheme_variable	gdb/guile/guile-internal.h	/^} scheme_variable;$/;"	t	typeref:struct:__anon1874
scm_bp_object	gdb/breakpoint.h	/^  gdbscm_breakpoint_object *scm_bp_object = NULL;$/;"	m	struct:breakpoint
scm_from_stringn_data	gdb/guile/scm-string.c	/^struct scm_from_stringn_data$/;"	s	file:
scm_init_guile	gdb/configure	/^scm_init_guile ();$/;"	f
scm_is_bool	gdb/guile/guile-internal.h	125;"	d
scm_is_bool	gdb/guile/guile-internal.h	128;"	d
scm_is_false	gdb/guile/guile-internal.h	126;"	d
scm_is_false	gdb/guile/guile-internal.h	129;"	d
scm_is_true	gdb/guile/guile-internal.h	127;"	d
scm_is_true	gdb/guile/guile-internal.h	130;"	d
scm_make_smob_type	gdb/guile/guile-internal.h	120;"	d
scm_make_smob_type	gdb/guile/guile-internal.h	121;"	d
scm_make_smob_type	gdb/guile/scm-gsmob.c	50;"	d	file:
scm_new_smob	gdb/guile/guile-internal.h	/^scm_new_smob (scm_t_bits tc, scm_t_bits data)$/;"	f
scm_to_stringn_data	gdb/guile/scm-string.c	/^struct scm_to_stringn_data$/;"	s	file:
scnhdr_offset	libiberty/simple-object-coff.c	/^  off_t scnhdr_offset;$/;"	m	struct:simple_object_coff_read	file:
scnhdr_offset	libiberty/simple-object-xcoff.c	/^  off_t scnhdr_offset;$/;"	m	struct:simple_object_xcoff_read	file:
scns	include/aout/encap.h	/^    } scns[3];$/;"	m	struct:coffheader	typeref:struct:coffheader::coffscn
sco5_core_data	bfd/bfd-in2.h	/^      struct sco5_core_struct *sco5_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::sco5_core_struct
sco5_core_file_failing_command	bfd/sco5-core.c	/^sco5_core_file_failing_command (bfd *abfd)$/;"	f
sco5_core_file_failing_signal	bfd/sco5-core.c	/^sco5_core_file_failing_signal (bfd *ignore_abfd)$/;"	f
sco5_core_file_matches_executable_p	bfd/sco5-core.c	46;"	d	file:
sco5_core_file_p	bfd/sco5-core.c	/^sco5_core_file_p (bfd *abfd)$/;"	f
sco5_core_file_pid	bfd/sco5-core.c	47;"	d	file:
sco5_core_struct	bfd/sco5-core.c	/^struct sco5_core_struct$/;"	s	file:
scond_code	include/opcode/metag.h	/^enum scond_code$/;"	g
scope	bfd/xsym.h	/^    unsigned char scope;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066
scope	bfd/xsym.h	/^    unsigned short scope;      \/* How visible the label is.  *\/$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1076
scope	gdb/ax.h	/^    CORE_ADDR scope;$/;"	m	struct:agent_expr
scope	gdb/block.c	/^  const char *scope = nullptr;$/;"	m	struct:allocate_on_obstack	file:
scope	gdb/cli/cli-script.h	/^	  enum compile_i_scope_types scope;$/;"	m	struct:command_line::__anon1753::__anon1754	typeref:enum:command_line::__anon1753::__anon1754::compile_i_scope_types
scope	gdb/compile/compile-internal.h	/^  enum compile_i_scope_types scope;$/;"	m	struct:compile_instance	typeref:enum:compile_instance::compile_i_scope_types
scope	gdb/compile/compile-object-load.h	/^  enum compile_i_scope_types scope;$/;"	m	struct:compile_module	typeref:enum:compile_module::compile_i_scope_types
scope	gdb/compile/compile-object-run.c	/^  enum compile_i_scope_types scope;$/;"	m	struct:do_module_cleanup	typeref:enum:do_module_cleanup::compile_i_scope_types	file:
scope	gdb/dwarf2read.c	/^    const char *scope = nullptr;$/;"	m	struct:allocate_on_obstack	file:
scope_data	gdb/cli/cli-script.h	/^	  void *scope_data;$/;"	m	struct:command_line::__anon1753::__anon1754
scope_data	gdb/compile/compile-object-load.h	/^  void *scope_data;$/;"	m	struct:compile_module
scope_data	gdb/compile/compile-object-run.c	/^  void *scope_data;$/;"	m	struct:do_module_cleanup	file:
scope_id	gdb/cp-name-parser.y	/^scope_id	:	NAME$/;"	l
scope_level	gdb/xml-support.c	/^  explicit scope_level (const gdb_xml_element *elements_ = NULL)$/;"	f	struct:scope_level
scope_level	gdb/xml-support.c	/^struct scope_level$/;"	s	file:
scope_set	gdb/dwarf2read.c	/^    unsigned int scope_set : 1;$/;"	m	struct:allocate_on_obstack	file:
scoped_btrace_disable	gdb/record-btrace.c	/^struct scoped_btrace_disable$/;"	s	file:
scoped_command_stats	gdb/maint.c	/^scoped_command_stats::scoped_command_stats (bool msg_type)$/;"	f	class:scoped_command_stats
scoped_command_stats	gdb/maint.h	/^class scoped_command_stats$/;"	c
scoped_fd	gdb/common/scoped_fd.h	/^class scoped_fd$/;"	c
scoped_finish_thread_state	gdb/gdbthread.h	/^  explicit scoped_finish_thread_state (ptid_t ptid)$/;"	f	class:scoped_finish_thread_state
scoped_finish_thread_state	gdb/gdbthread.h	/^class scoped_finish_thread_state$/;"	c
scoped_free_pendings	gdb/buildsym.h	/^class scoped_free_pendings$/;"	c
scoped_mmap	gdb/common/scoped_mmap.h	/^class scoped_mmap$/;"	c
scoped_rbreak_breakpoints	gdb/breakpoint.c	/^scoped_rbreak_breakpoints::scoped_rbreak_breakpoints ()$/;"	f	class:scoped_rbreak_breakpoints
scoped_rbreak_breakpoints	gdb/breakpoint.h	/^class scoped_rbreak_breakpoints$/;"	c
scoped_restore	gdb/common/scoped_restore.h	/^typedef const scoped_restore_base &scoped_restore;$/;"	t
scoped_restore_base	gdb/common/scoped_restore.h	/^  scoped_restore_base (void *saved_var)$/;"	f	class:scoped_restore_base
scoped_restore_base	gdb/common/scoped_restore.h	/^class scoped_restore_base$/;"	c
scoped_restore_current_inferior	gdb/inferior.h	/^  scoped_restore_current_inferior ()$/;"	f	class:scoped_restore_current_inferior
scoped_restore_current_inferior	gdb/inferior.h	/^class scoped_restore_current_inferior$/;"	c
scoped_restore_current_language	gdb/language.h	/^  explicit scoped_restore_current_language ()$/;"	f	class:scoped_restore_current_language
scoped_restore_current_language	gdb/language.h	/^class scoped_restore_current_language$/;"	c
scoped_restore_current_program_space	gdb/progspace.h	/^  scoped_restore_current_program_space ()$/;"	f	class:scoped_restore_current_program_space
scoped_restore_current_program_space	gdb/progspace.h	/^class scoped_restore_current_program_space$/;"	c
scoped_restore_current_pspace_and_thread	gdb/progspace-and-thread.h	/^class scoped_restore_current_pspace_and_thread$/;"	c
scoped_restore_current_thread	gdb/gdbthread.h	/^class scoped_restore_current_thread$/;"	c
scoped_restore_current_thread	gdb/thread.c	/^scoped_restore_current_thread::scoped_restore_current_thread ()$/;"	f	class:scoped_restore_current_thread
scoped_restore_current_traceframe	gdb/tracepoint.c	/^scoped_restore_current_traceframe::scoped_restore_current_traceframe ()$/;"	f	class:scoped_restore_current_traceframe
scoped_restore_current_traceframe	gdb/tracepoint.h	/^struct scoped_restore_current_traceframe$/;"	s
scoped_restore_interp	gdb/interps.h	/^  scoped_restore_interp (const char *name)$/;"	f	class:scoped_restore_interp
scoped_restore_interp	gdb/interps.h	/^class scoped_restore_interp$/;"	c
scoped_restore_selected_frame	gdb/frame.c	/^scoped_restore_selected_frame::scoped_restore_selected_frame ()$/;"	f	class:scoped_restore_selected_frame
scoped_restore_selected_frame	gdb/frame.h	/^class scoped_restore_selected_frame$/;"	c
scoped_restore_terminal_state	gdb/target/target.h	/^    scoped_restore_terminal_state ()$/;"	f	class:target_terminal_state::target_terminal::scoped_restore_terminal_state
scoped_restore_terminal_state	gdb/target/target.h	/^  class scoped_restore_terminal_state$/;"	c	class:target_terminal_state::target_terminal
scoped_restore_tmpl	gdb/common/scoped_restore.h	/^  scoped_restore_tmpl (T *var)$/;"	f	class:scoped_restore_tmpl
scoped_restore_tmpl	gdb/common/scoped_restore.h	/^  scoped_restore_tmpl (T *var, T2 value)$/;"	f	class:scoped_restore_tmpl
scoped_restore_tmpl	gdb/common/scoped_restore.h	/^  scoped_restore_tmpl (const scoped_restore_tmpl<T> &other)$/;"	f	class:scoped_restore_tmpl
scoped_restore_tmpl	gdb/common/scoped_restore.h	/^class scoped_restore_tmpl : public scoped_restore_base$/;"	c
scoped_user_args_level	gdb/cli/cli-script.c	/^  explicit scoped_user_args_level (const char *line)$/;"	f	struct:scoped_user_args_level
scoped_user_args_level	gdb/cli/cli-script.c	/^struct scoped_user_args_level$/;"	s	file:
scoped_value_mark	gdb/value.h	/^  scoped_value_mark ()$/;"	f	class:scoped_value_mark
scoped_value_mark	gdb/value.h	/^class scoped_value_mark$/;"	c
score3	bfd/elf32-score.c	/^int score3 = 0;$/;"	v
score3_adjust_pc_and_fetch_inst	gdb/score-tdep.c	/^score3_adjust_pc_and_fetch_inst (CORE_ADDR *pcptr, int *lenptr,$/;"	f	file:
score3_analyze_prologue	gdb/score-tdep.c	/^score3_analyze_prologue (CORE_ADDR startaddr, CORE_ADDR pc,$/;"	f	file:
score3_bfd_getl32	bfd/elf32-score.c	/^score3_bfd_getl32 (const void *p)$/;"	f	file:
score3_bfd_getl48	bfd/elf32-score.c	/^score3_bfd_getl48 (const void *p)$/;"	f	file:
score3_bfd_putl32	bfd/elf32-score.c	/^score3_bfd_putl32 (bfd_vma data, void *p)$/;"	f	file:
score3_bfd_putl48	bfd/elf32-score.c	/^score3_bfd_putl48 (bfd_vma data, void *p)$/;"	f	file:
score3_breakpoint_kind_from_pc	gdb/score-tdep.c	/^score3_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
score3_register_name	gdb/score-tdep.c	/^score3_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
score3_skip_prologue	gdb/score-tdep.c	/^score3_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
score3_stack_frame_destroyed_p	gdb/score-tdep.c	/^score3_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR cur_pc)$/;"	f	file:
score3_sw_breakpoint_from_kind	gdb/score-tdep.c	/^score3_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
score7	bfd/elf32-score.c	/^int score7 = 1;$/;"	v
score7_adjust_memblock_ptr	gdb/score-tdep.c	/^score7_adjust_memblock_ptr (gdb_byte **memblock, CORE_ADDR prev_pc,$/;"	f	file:
score7_analyze_prologue	gdb/score-tdep.c	/^score7_analyze_prologue (CORE_ADDR startaddr, CORE_ADDR pc,$/;"	f	file:
score7_breakpoint_kind_from_pc	gdb/score-tdep.c	/^score7_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
score7_fetch_inst	gdb/score-tdep.c	/^score7_fetch_inst (struct gdbarch *gdbarch, CORE_ADDR addr, gdb_byte *memblock)$/;"	f	file:
score7_free_memblock	gdb/score-tdep.c	/^score7_free_memblock (gdb_byte *memblock)$/;"	f	file:
score7_linux_gregmap	gdb/score-tdep.c	/^static const struct regcache_map_entry score7_linux_gregmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
score7_linux_gregset	gdb/score-tdep.c	/^static const struct regset score7_linux_gregset =$/;"	v	typeref:struct:regset	file:
score7_linux_iterate_over_regset_sections	gdb/score-tdep.c	/^score7_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
score7_linux_supply_gregset	gdb/score-tdep.c	/^score7_linux_supply_gregset(const struct regset *regset,$/;"	f	file:
score7_malloc_and_get_memblock	gdb/score-tdep.c	/^score7_malloc_and_get_memblock (CORE_ADDR addr, CORE_ADDR size)$/;"	f	file:
score7_register_name	gdb/score-tdep.c	/^score7_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
score7_skip_prologue	gdb/score-tdep.c	/^score7_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
score7_stack_frame_destroyed_p	gdb/score-tdep.c	/^score7_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR cur_pc)$/;"	f	file:
score7_sw_breakpoint_from_kind	gdb/score-tdep.c	/^score7_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
score_adjust_breakpoint_address	gdb/score-tdep.c	/^score_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr)$/;"	f	file:
score_bfd_get_16	bfd/elf32-score.c	/^score_bfd_get_16 (bfd *abfd, const void *data)$/;"	f	file:
score_bfd_get_32	bfd/elf32-score.c	/^score_bfd_get_32 (bfd *abfd, const void *data)$/;"	f	file:
score_bfd_get_48	bfd/elf32-score.c	/^score_bfd_get_48 (bfd *abfd, const void *p)$/;"	f	file:
score_bfd_put_16	bfd/elf32-score.c	/^score_bfd_put_16 (bfd *abfd, bfd_vma addr, void *data)$/;"	f	file:
score_bfd_put_32	bfd/elf32-score.c	/^score_bfd_put_32 (bfd *abfd, bfd_vma addr, void *data)$/;"	f	file:
score_bfd_put_48	bfd/elf32-score.c	/^score_bfd_put_48 (bfd *abfd, bfd_vma val, void *p)$/;"	f	file:
score_data_type	include/opcode/score-inst.h	/^enum score_data_type$/;"	g
score_dummy_id	gdb/score-tdep.c	/^score_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
score_elf_add_to_rel	bfd/elf32-score.c	/^score_elf_add_to_rel (bfd *abfd,$/;"	f	file:
score_elf_add_to_rel	bfd/elf32-score7.c	/^score_elf_add_to_rel (bfd *abfd,$/;"	f	file:
score_elf_allocate_dynamic_relocations	bfd/elf32-score.c	/^score_elf_allocate_dynamic_relocations (bfd *abfd, unsigned int n)$/;"	f	file:
score_elf_allocate_dynamic_relocations	bfd/elf32-score7.c	/^score_elf_allocate_dynamic_relocations (bfd *abfd, unsigned int n)$/;"	f	file:
score_elf_assign_gp	bfd/elf32-score.c	/^score_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
score_elf_assign_gp	bfd/elf32-score7.c	/^score_elf_assign_gp (bfd *output_bfd, bfd_vma *pgp)$/;"	f	file:
score_elf_create_dynamic_relocation	bfd/elf32-score.c	/^score_elf_create_dynamic_relocation (bfd *output_bfd,$/;"	f	file:
score_elf_create_dynamic_relocation	bfd/elf32-score7.c	/^score_elf_create_dynamic_relocation (bfd *output_bfd,$/;"	f	file:
score_elf_create_got_section	bfd/elf32-score.c	/^score_elf_create_got_section (bfd *abfd,$/;"	f	file:
score_elf_create_got_section	bfd/elf32-score7.c	/^score_elf_create_got_section (bfd *abfd,$/;"	f	file:
score_elf_create_local_got_entry	bfd/elf32-score.c	/^score_elf_create_local_got_entry (bfd *abfd,$/;"	f	file:
score_elf_create_local_got_entry	bfd/elf32-score7.c	/^score_elf_create_local_got_entry (bfd *abfd,$/;"	f	file:
score_elf_final_gp	bfd/elf32-score.c	/^score_elf_final_gp (bfd *output_bfd,$/;"	f	file:
score_elf_final_gp	bfd/elf32-score7.c	/^score_elf_final_gp (bfd *output_bfd,$/;"	f	file:
score_elf_final_link_relocate	bfd/elf32-score.c	/^score_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
score_elf_final_link_relocate	bfd/elf32-score7.c	/^score_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
score_elf_global_got_index	bfd/elf32-score.c	/^score_elf_global_got_index (bfd *abfd, struct elf_link_hash_entry *h)$/;"	f	file:
score_elf_global_got_index	bfd/elf32-score7.c	/^score_elf_global_got_index (bfd *abfd, struct elf_link_hash_entry *h)$/;"	f	file:
score_elf_got15_reloc	bfd/elf32-score.c	/^score_elf_got15_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
score_elf_got15_reloc	bfd/elf32-score7.c	/^score_elf_got15_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
score_elf_got16_entry	bfd/elf32-score.c	/^score_elf_got16_entry (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
score_elf_got16_entry	bfd/elf32-score7.c	/^score_elf_got16_entry (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
score_elf_got_entry_eq	bfd/elf32-score.c	/^score_elf_got_entry_eq (const void *entry1, const void *entry2)$/;"	f	file:
score_elf_got_entry_eq	bfd/elf32-score7.c	/^score_elf_got_entry_eq (const void *entry1, const void *entry2)$/;"	f	file:
score_elf_got_entry_hash	bfd/elf32-score.c	/^score_elf_got_entry_hash (const void *entry_)$/;"	f	file:
score_elf_got_entry_hash	bfd/elf32-score7.c	/^score_elf_got_entry_hash (const void *entry_)$/;"	f	file:
score_elf_got_info	bfd/elf32-score.c	/^score_elf_got_info (bfd *abfd, asection **sgotp)$/;"	f	file:
score_elf_got_info	bfd/elf32-score7.c	/^score_elf_got_info (bfd *abfd, asection **sgotp)$/;"	f	file:
score_elf_got_lo16_reloc	bfd/elf32-score.c	/^score_elf_got_lo16_reloc (bfd *abfd,$/;"	f	file:
score_elf_got_lo16_reloc	bfd/elf32-score7.c	/^score_elf_got_lo16_reloc (bfd *abfd,$/;"	f	file:
score_elf_got_offset_from_index	bfd/elf32-score.c	/^score_elf_got_offset_from_index (bfd *dynobj,$/;"	f	file:
score_elf_got_offset_from_index	bfd/elf32-score7.c	/^score_elf_got_offset_from_index (bfd *dynobj,$/;"	f	file:
score_elf_got_section	bfd/elf32-score.c	/^score_elf_got_section (bfd *abfd, bfd_boolean maybe_excluded)$/;"	f	file:
score_elf_got_section	bfd/elf32-score7.c	/^score_elf_got_section (bfd *abfd, bfd_boolean maybe_excluded)$/;"	f	file:
score_elf_gprel15_reloc	bfd/elf32-score.c	/^score_elf_gprel15_reloc (bfd *abfd,$/;"	f	file:
score_elf_gprel15_reloc	bfd/elf32-score7.c	/^score_elf_gprel15_reloc (bfd *abfd,$/;"	f	file:
score_elf_gprel15_with_gp	bfd/elf32-score.c	/^score_elf_gprel15_with_gp (bfd *abfd,$/;"	f	file:
score_elf_gprel15_with_gp	bfd/elf32-score7.c	/^score_elf_gprel15_with_gp (bfd *abfd,$/;"	f	file:
score_elf_gprel32_reloc	bfd/elf32-score.c	/^score_elf_gprel32_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
score_elf_gprel32_reloc	bfd/elf32-score7.c	/^score_elf_gprel32_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
score_elf_hash_bfd_vma	bfd/elf32-score7.c	/^score_elf_hash_bfd_vma (bfd_vma addr)$/;"	f	file:
score_elf_hash_sort_data	bfd/elf32-score.c	/^struct score_elf_hash_sort_data$/;"	s	file:
score_elf_hash_sort_data	bfd/elf32-score7.c	/^struct score_elf_hash_sort_data$/;"	s	file:
score_elf_hi16_reloc	bfd/elf32-score.c	/^score_elf_hi16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
score_elf_hi16_reloc	bfd/elf32-score7.c	/^score_elf_hi16_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
score_elf_high	bfd/elf32-score.c	/^score_elf_high (bfd_vma value)$/;"	f	file:
score_elf_high	bfd/elf32-score7.c	/^score_elf_high (bfd_vma value)$/;"	f	file:
score_elf_link_hash_entry	bfd/elf32-score.c	/^struct score_elf_link_hash_entry$/;"	s	file:
score_elf_link_hash_entry	bfd/elf32-score7.c	/^struct score_elf_link_hash_entry$/;"	s	file:
score_elf_link_hash_newfunc	bfd/elf32-score.c	/^score_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
score_elf_link_hash_traverse	bfd/elf32-score.c	62;"	d	file:
score_elf_link_hash_traverse	bfd/elf32-score7.c	59;"	d	file:
score_elf_lo16_reloc	bfd/elf32-score.c	/^score_elf_lo16_reloc (bfd *abfd,$/;"	f	file:
score_elf_lo16_reloc	bfd/elf32-score7.c	/^score_elf_lo16_reloc (bfd *abfd,$/;"	f	file:
score_elf_local_got_index	bfd/elf32-score.c	/^score_elf_local_got_index (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
score_elf_local_got_index	bfd/elf32-score7.c	/^score_elf_local_got_index (bfd *abfd, bfd *ibfd, struct bfd_link_info *info,$/;"	f	file:
score_elf_local_relocation_p	bfd/elf32-score.c	/^score_elf_local_relocation_p (bfd *input_bfd,$/;"	f	file:
score_elf_local_relocation_p	bfd/elf32-score7.c	/^score_elf_local_relocation_p (bfd *input_bfd,$/;"	f	file:
score_elf_next_relocation	bfd/elf32-score.c	/^score_elf_next_relocation (bfd *abfd ATTRIBUTE_UNUSED, unsigned int r_type,$/;"	f	file:
score_elf_next_relocation	bfd/elf32-score7.c	/^score_elf_next_relocation (bfd *abfd ATTRIBUTE_UNUSED, unsigned int r_type,$/;"	f	file:
score_elf_record_global_got_symbol	bfd/elf32-score.c	/^score_elf_record_global_got_symbol (struct elf_link_hash_entry *h,$/;"	f	file:
score_elf_record_global_got_symbol	bfd/elf32-score7.c	/^score_elf_record_global_got_symbol (struct elf_link_hash_entry *h,$/;"	f	file:
score_elf_record_local_got_symbol	bfd/elf32-score.c	/^score_elf_record_local_got_symbol (bfd *abfd,$/;"	f	file:
score_elf_record_local_got_symbol	bfd/elf32-score7.c	/^score_elf_record_local_got_symbol (bfd *abfd,$/;"	f	file:
score_elf_rel_dyn_section	bfd/elf32-score.c	/^score_elf_rel_dyn_section (bfd *dynobj, bfd_boolean create_p)$/;"	f	file:
score_elf_rel_dyn_section	bfd/elf32-score7.c	/^score_elf_rel_dyn_section (bfd *dynobj, bfd_boolean create_p)$/;"	f	file:
score_elf_resolve_final_got_entries	bfd/elf32-score.c	/^score_elf_resolve_final_got_entries (struct score_got_info *g)$/;"	f	file:
score_elf_resolve_final_got_entries	bfd/elf32-score7.c	/^score_elf_resolve_final_got_entries (struct score_got_info *g)$/;"	f	file:
score_elf_resolve_final_got_entry	bfd/elf32-score.c	/^score_elf_resolve_final_got_entry (void **entryp, void *p)$/;"	f	file:
score_elf_resolve_final_got_entry	bfd/elf32-score7.c	/^score_elf_resolve_final_got_entry (void **entryp, void *p)$/;"	f	file:
score_elf_scom_section	bfd/elf32-score.c	/^static asection score_elf_scom_section;$/;"	v	file:
score_elf_scom_section	bfd/elf32-score7.c	/^static asection  score_elf_scom_section;$/;"	v	file:
score_elf_scom_symbol	bfd/elf32-score.c	/^static asymbol  score_elf_scom_symbol;$/;"	v	file:
score_elf_scom_symbol	bfd/elf32-score7.c	/^static asymbol   score_elf_scom_symbol;$/;"	v	file:
score_elf_scom_symbol_ptr	bfd/elf32-score.c	/^static asymbol  *score_elf_scom_symbol_ptr;$/;"	v	file:
score_elf_scom_symbol_ptr	bfd/elf32-score7.c	/^static asymbol * score_elf_scom_symbol_ptr;$/;"	v	file:
score_elf_section_data	bfd/elf32-score.c	143;"	d	file:
score_elf_section_data	bfd/elf32-score7.c	139;"	d	file:
score_elf_sort_dynamic_relocs	bfd/elf32-score.c	/^score_elf_sort_dynamic_relocs (const void *arg1, const void *arg2)$/;"	f	file:
score_elf_sort_dynamic_relocs	bfd/elf32-score7.c	/^score_elf_sort_dynamic_relocs (const void *arg1, const void *arg2)$/;"	f	file:
score_elf_sort_hash_table	bfd/elf32-score.c	/^score_elf_sort_hash_table (struct bfd_link_info *info,$/;"	f	file:
score_elf_sort_hash_table	bfd/elf32-score7.c	/^score_elf_sort_hash_table (struct bfd_link_info *info,$/;"	f	file:
score_elf_sort_hash_table_f	bfd/elf32-score.c	/^score_elf_sort_hash_table_f (struct score_elf_link_hash_entry *h, void *data)$/;"	f	file:
score_elf_sort_hash_table_f	bfd/elf32-score7.c	/^score_elf_sort_hash_table_f (struct score_elf_link_hash_entry *h, void *data)$/;"	f	file:
score_frame_align	gdb/score-tdep.c	/^score_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
score_frame_cache	gdb/score-tdep.c	/^struct score_frame_cache$/;"	s	file:
score_gdbarch_init	gdb/score-tdep.c	/^score_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
score_get_arch	opcodes/score-dis.c	/^score_get_arch (disassemble_info *info)$/;"	f	file:
score_got_entry	bfd/elf32-score.c	/^struct score_got_entry$/;"	s	file:
score_got_entry	bfd/elf32-score7.c	/^struct score_got_entry$/;"	s	file:
score_got_info	bfd/elf32-score.c	/^struct score_got_info$/;"	s	file:
score_got_info	bfd/elf32-score7.c	/^struct score_got_info$/;"	s	file:
score_insn_type	include/opcode/score-inst.h	/^enum score_insn_type$/;"	g
score_make_prologue_cache	gdb/score-tdep.c	/^score_make_prologue_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
score_opcode	opcodes/score-dis.c	/^struct score_opcode$/;"	s	file:
score_opcode	opcodes/score-opc.h	/^struct score_opcode$/;"	s
score_opcode	opcodes/score7-dis.c	/^struct score_opcode$/;"	s	file:
score_opcodes	opcodes/score-dis.c	/^static struct score_opcode score_opcodes[] =$/;"	v	typeref:struct:score_opcode	file:
score_opcodes	opcodes/score-opc.h	/^static struct score_opcode score_opcodes[] =$/;"	v	typeref:struct:score_opcode
score_opcodes	opcodes/score7-dis.c	/^static struct score_opcode score_opcodes[] =$/;"	v	typeref:struct:score_opcode	file:
score_prologue_frame_base	gdb/score-tdep.c	/^static const struct frame_base score_prologue_frame_base =$/;"	v	typeref:struct:frame_base	file:
score_prologue_frame_base_address	gdb/score-tdep.c	/^score_prologue_frame_base_address (struct frame_info *this_frame,$/;"	f	file:
score_prologue_frame_base_sniffer	gdb/score-tdep.c	/^score_prologue_frame_base_sniffer (struct frame_info *this_frame)$/;"	f	file:
score_prologue_prev_register	gdb/score-tdep.c	/^score_prologue_prev_register (struct frame_info *this_frame,$/;"	f	file:
score_prologue_this_id	gdb/score-tdep.c	/^score_prologue_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
score_prologue_unwind	gdb/score-tdep.c	/^static const struct frame_unwind score_prologue_unwind =$/;"	v	typeref:struct:frame_unwind	file:
score_push_dummy_call	gdb/score-tdep.c	/^score_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
score_register_sim_regno	gdb/score-tdep.c	/^score_register_sim_regno (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
score_register_type	gdb/score-tdep.c	/^score_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
score_regname	opcodes/score-dis.c	/^} score_regname;$/;"	t	typeref:struct:__anon33	file:
score_regname	opcodes/score7-dis.c	/^} score_regname;$/;"	t	typeref:struct:__anon25	file:
score_regnames	opcodes/score-dis.c	510;"	d	file:
score_regnames	opcodes/score7-dis.c	538;"	d	file:
score_reloc_map	bfd/elf32-score.c	/^struct score_reloc_map$/;"	s	file:
score_reloc_map	bfd/elf32-score7.c	/^struct score_reloc_map$/;"	s	file:
score_return_value	gdb/score-tdep.c	/^score_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
score_type_needs_double_align	gdb/score-tdep.c	/^score_type_needs_double_align (struct type *type)$/;"	f	file:
score_unwind_pc	gdb/score-tdep.c	/^score_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
score_unwind_sp	gdb/score-tdep.c	/^score_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
score_xfer_register	gdb/score-tdep.c	/^score_xfer_register (struct regcache *regcache, int regnum, int length,$/;"	f	file:
scr	gdb/loongarch-tdep.h	/^    int scr;$/;"	m	struct:gdbarch_tdep::__anon2058
scr0_regnum	gdb/frv-tdep.h	/^  scr0_regnum = 141,$/;"	e	enum:__anon1757
scr1_regnum	gdb/frv-tdep.h	/^  scr1_regnum = 142,$/;"	e	enum:__anon1757
scr2_regnum	gdb/frv-tdep.h	/^  scr2_regnum = 143,$/;"	e	enum:__anon1757
scr3_regnum	gdb/frv-tdep.h	/^  scr3_regnum = 144,$/;"	e	enum:__anon1757
scratch	sim/testsuite/sim/bfin/vit_max2.s	/^scratch:$/;"	l
scratch_base	gdb/arm-tdep.h	/^  CORE_ADDR scratch_base;$/;"	m	struct:arm_displaced_step_closure
scratch_record	sim/igen/ld-insn.c	/^  scratch_record,$/;"	e	enum:__anon591	file:
scratch_reg_1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	.macro CLEAR_SPR_SR_FLAGS flag_mask, scratch_reg_1, scratch_reg_2$/;"	v
scratch_reg_1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	.macro SET_SPR_SR_FLAGS flag_mask, scratch_reg_1, scratch_reg_2$/;"	v
scratch_reg_1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE \\scratch_reg_1, \\flag_mask$/;"	v
scratch_reg_1	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	LOAD_IMMEDIATE \\scratch_reg_1, ~\\flag_mask$/;"	v
scratch_reg_2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	MOVE_FROM_SPR \\scratch_reg_2, SPR_SR$/;"	v
scratch_reg_2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.and \\scratch_reg_2, \\scratch_reg_2, \\scratch_reg_1$/;"	v
scratch_reg_2	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.or \\scratch_reg_2, \\scratch_reg_2, \\scratch_reg_1$/;"	v
scratch_value	sim/igen/ld-insn.h	/^  scratch_value,$/;"	e	enum:__anon574
scratch_value	sim/ppc/ld-cache.h	/^  scratch_value,$/;"	e	enum:__anon935
scratchbuf	opcodes/i386-dis.c	/^static char scratchbuf[100];$/;"	v	file:
screen	sim/bfin/gui.c	/^  SDL_Surface *screen;$/;"	m	struct:gui_state	file:
script	include/bfdlink.h	/^  unsigned int script : 1;$/;"	m	struct:bfd_elf_version_expr
script_ext_enums	gdb/cli/cli-cmds.c	/^static const char *const script_ext_enums[] = {$/;"	v	file:
script_ext_mode	gdb/cli/cli-cmds.c	/^static const char *script_ext_mode = script_ext_soft;$/;"	v	file:
script_ext_off	gdb/cli/cli-cmds.c	/^static const char script_ext_off[] = "off";$/;"	v	file:
script_ext_soft	gdb/cli/cli-cmds.c	/^static const char script_ext_soft[] = "soft";$/;"	v	file:
script_ext_strict	gdb/cli/cli-cmds.c	/^static const char script_ext_strict[] = "strict";$/;"	v	file:
script_from_file	gdb/cli/cli-script.c	/^script_from_file (FILE *stream, const char *file)$/;"	f
script_not_found_warning_printed	gdb/auto-load.c	/^  int script_not_found_warning_printed;$/;"	m	struct:auto_load_pspace_info	file:
script_ops	gdb/extension-priv.h	/^  const struct extension_language_script_ops *script_ops;$/;"	m	struct:extension_language_defn	typeref:struct:extension_language_defn::extension_language_script_ops
script_sourcer	gdb/extension-priv.h	/^  script_sourcer_func *script_sourcer;$/;"	m	struct:extension_language_script_ops
script_sourcer_func	gdb/extension.h	/^typedef void script_sourcer_func (const struct extension_language_defn *,$/;"	t
scripts_p	gdb/auto-load.c	/^  std::vector<loaded_script *> *scripts_p;$/;"	m	struct:collect_matching_scripts_data	file:
scs_cnt	opcodes/nfp-dis.c	/^  unsigned char scs_cnt:2;$/;"	m	struct:__anon9	file:
scscm_apply_1_body	gdb/guile/scm-safe-call.c	/^scscm_apply_1_body (void *argsp)$/;"	f	file:
scscm_call_0_body	gdb/guile/scm-safe-call.c	/^scscm_call_0_body (void *argsp)$/;"	f	file:
scscm_call_1_body	gdb/guile/scm-safe-call.c	/^scscm_call_1_body (void *argsp)$/;"	f	file:
scscm_call_2_body	gdb/guile/scm-safe-call.c	/^scscm_call_2_body (void *argsp)$/;"	f	file:
scscm_call_3_body	gdb/guile/scm-safe-call.c	/^scscm_call_3_body (void *argsp)$/;"	f	file:
scscm_call_4_body	gdb/guile/scm-safe-call.c	/^scscm_call_4_body (void *argsp)$/;"	f	file:
scscm_eval_scheme_string	gdb/guile/scm-safe-call.c	/^scscm_eval_scheme_string (void *datap)$/;"	f	file:
scscm_nop_unwind_handler	gdb/guile/scm-safe-call.c	/^scscm_nop_unwind_handler (void *data, SCM key, SCM args)$/;"	f	file:
scscm_printing_pre_unwind_handler	gdb/guile/scm-safe-call.c	/^scscm_printing_pre_unwind_handler (void *data, SCM key, SCM args)$/;"	f	file:
scscm_recording_pre_unwind_handler	gdb/guile/scm-safe-call.c	/^scscm_recording_pre_unwind_handler (void *datap, SCM key, SCM args)$/;"	f	file:
scscm_recording_unwind_handler	gdb/guile/scm-safe-call.c	/^scscm_recording_unwind_handler (void *datap, SCM key, SCM args)$/;"	f	file:
scscm_safe_call_body	gdb/guile/scm-safe-call.c	/^scscm_safe_call_body (void *d)$/;"	f	file:
scscm_source_scheme_script	gdb/guile/scm-safe-call.c	/^scscm_source_scheme_script (void *data)$/;"	f	file:
scsr_desc	sim/m68hc11/dv-m68hc11sio.c	/^io_reg_desc scsr_desc[] = {$/;"	v
scstruct	bfd/xsym.h	/^      scstruct;$/;"	m	union:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067	typeref:struct:bfd_sym_contained_variables_table_entry::__anon1066::__anon1067::__anon1068
scvtd	sim/aarch64/simulator.c	/^scvtd (sim_cpu *cpu)$/;"	f	file:
scvtd32	sim/aarch64/simulator.c	/^scvtd32 (sim_cpu *cpu)$/;"	f	file:
scvtf	sim/aarch64/simulator.c	/^scvtf (sim_cpu *cpu)$/;"	f	file:
scvtf32	sim/aarch64/simulator.c	/^scvtf32 (sim_cpu *cpu)$/;"	f	file:
sd	opcodes/ns32k-dis.c	/^  struct { unsigned lm; unsigned m:20, e:11, :1;} sd;$/;"	m	union:__anon1	typeref:struct:__anon1::__anon3	file:
sd	sim/common/nrun.c	/^static SIM_DESC sd;$/;"	v	file:
sd	sim/common/sim-events.h	/^(SIM_DESC sd);$/;"	v
sd	sim/cris/sim-if.c	/^  SIM_DESC sd;$/;"	m	struct:offsetinfo	file:
sd	sim/msp430/msp430-sim.c	/^  SIM_DESC sd;$/;"	m	struct:__anon831	file:
sda_rela_sec	bfd/elf32-nds32.c	/^static asection *sda_rela_sec = NULL;$/;"	v	file:
sdata	bfd/elf32-ppc.c	/^  elf_linker_section_t sdata[2];$/;"	m	struct:ppc_elf_link_hash_table	file:
sdata	include/hp-symtab.h	/^  char               sdata;               \/* signed data byte *\/$/;"	m	union:__anon1413
sdata_begin_symbol_vma	bfd/elf32-arc.c	/^  bfd_signed_vma  sdata_begin_symbol_vma;$/;"	m	struct:arc_relocation_data	file:
sdata_begin_symbol_vma_set	bfd/elf32-arc.c	/^  bfd_boolean	  sdata_begin_symbol_vma_set;$/;"	m	struct:arc_relocation_data	file:
sdata_funcs	gdb/tracepoint.c	/^static const struct internalvar_funcs sdata_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
sdata_init_range	bfd/elf32-nds32.c	/^static bfd_vma const sdata_init_range[2] =$/;"	v	file:
sdata_make_value	gdb/tracepoint.c	/^sdata_make_value (struct gdbarch *gdbarch, struct internalvar *var,$/;"	f	file:
sdata_range	bfd/elf32-nds32.c	/^static bfd_vma sdata_range[2][2];$/;"	v	file:
sdb_reg_to_regnum	gdb/gdbarch.c	/^  gdbarch_sdb_reg_to_regnum_ftype *sdb_reg_to_regnum;$/;"	m	struct:gdbarch	file:
sdbctl	sim/bfin/dv-bfin_ebiu_sdc.c	/^  bu32 sdbctl;	\/* 16bit on most parts ... *\/$/;"	m	struct:bfin_ebiu_sdc	file:
sdgctl	sim/bfin/dv-bfin_ebiu_sdc.c	/^  bu32 sdgctl;$/;"	m	struct:bfin_ebiu_sdc	file:
sdicr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 sdicr;$/;"	m	struct:tx3904sio	file:
sdisr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 sdisr;$/;"	m	struct:tx3904sio	file:
sdiv_qrnnd	include/longlong.h	1492;"	d
sdiv_qrnnd	include/longlong.h	418;"	d
sdiv_qrnnd	include/longlong.h	441;"	d
sdiv_qrnnd	include/longlong.h	652;"	d
sdiv_qrnnd	include/longlong.h	839;"	d
sdl	sim/bfin/gui.c	/^} sdl;$/;"	v	typeref:struct:__anon818	file:
sdl_bgr_565	sim/bfin/gui.c	/^static const SDL_PixelFormat sdl_bgr_565 =$/;"	v	file:
sdl_bgr_888	sim/bfin/gui.c	/^static const SDL_PixelFormat sdl_bgr_888 =$/;"	v	file:
sdl_rgb_565	sim/bfin/gui.c	/^static const SDL_PixelFormat sdl_rgb_565 =$/;"	v	file:
sdl_rgb_888	sim/bfin/gui.c	/^static const SDL_PixelFormat sdl_rgb_888 =$/;"	v	file:
sdl_rgba_8888	sim/bfin/gui.c	/^static const SDL_PixelFormat sdl_rgba_8888 =$/;"	v	file:
sdl_syms	sim/bfin/gui.c	/^static const char * const sdl_syms[] =$/;"	v	file:
sdt_note	bfd/elf-bfd.h	/^struct sdt_note$/;"	s
sdt_note_head	bfd/elf-bfd.h	/^  struct sdt_note *sdt_note_head;$/;"	m	struct:elf_obj_tdata	typeref:struct:elf_obj_tdata::sdt_note
sdynbss	bfd/elf-bfd.h	/^  asection *sdynbss;$/;"	m	struct:elf_link_hash_table
sdynbss	bfd/elf32-lm32.c	/^  asection *sdynbss;$/;"	m	struct:elf_lm32_link_hash_table	file:
sdynbss	bfd/elf32-m32r.c	/^  asection *sdynbss;$/;"	m	struct:elf_m32r_link_hash_table	file:
sdynbss	bfd/elf32-nds32.h	/^  asection *sdynbss;$/;"	m	struct:elf_nds32_link_hash_table
sdynbss	bfd/elf32-sh.c	/^  asection *sdynbss;$/;"	m	struct:elf_sh_link_hash_table	file:
sdynrelro	bfd/elf-bfd.h	/^  asection *sdynrelro;$/;"	m	struct:elf_link_hash_table
sdyntdata	bfd/elfnn-loongarch.c	/^  asection *sdyntdata;$/;"	m	struct:loongarch_elf_link_hash_table	file:
sdyntdata	bfd/elfnn-riscv.c	/^  asection *sdyntdata;$/;"	m	struct:riscv_elf_link_hash_table	file:
search	gdb/gdb_regex.c	/^compiled_regex::search (const char *string,$/;"	f	class:compiled_regex
search	sim/igen/ld-decode.h	/^  decode_search_type search;$/;"	m	struct:_decode_table
search_buf	gdb/testsuite/gdb.base/find.c	/^static char *search_buf;$/;"	v	file:
search_buf	gdb/testsuite/gdb.python/py-inferior.c	/^static char *search_buf;$/;"	v	file:
search_buf_size	gdb/testsuite/gdb.base/find.c	/^static int search_buf_size;$/;"	v	file:
search_buf_size	gdb/testsuite/gdb.python/py-inferior.c	/^static int search_buf_size;$/;"	v	file:
search_domain	gdb/symtab.h	/^enum search_domain$/;"	g
search_domain_name	gdb/symtab.c	/^search_domain_name (enum search_domain e)$/;"	f
search_match	readline/histexpand.c	/^static char *search_match;$/;"	v	file:
search_memory	gdb/remote.c	/^remote_target::search_memory (CORE_ADDR start_addr, ULONGEST search_space_len,$/;"	f	class:remote_target
search_memory	gdb/spu-multiarch.c	/^spu_multiarch_target::search_memory (CORE_ADDR start_addr, ULONGEST search_space_len,$/;"	f	class:spu_multiarch_target
search_memory	gdb/target-delegates.c	/^debug_target::search_memory (CORE_ADDR arg0, ULONGEST arg1, const gdb_byte *arg2, ULONGEST arg3, CORE_ADDR *arg4)$/;"	f	class:debug_target
search_memory	gdb/target-delegates.c	/^dummy_target::search_memory (CORE_ADDR arg0, ULONGEST arg1, const gdb_byte *arg2, ULONGEST arg3, CORE_ADDR *arg4)$/;"	f	class:dummy_target
search_memory	gdb/target-delegates.c	/^target_ops::search_memory (CORE_ADDR arg0, ULONGEST arg1, const gdb_byte *arg2, ULONGEST arg3, CORE_ADDR *arg4)$/;"	f	class:target_ops
search_minsyms_for_name	gdb/linespec.c	/^search_minsyms_for_name (struct collect_info *info,$/;"	f	file:
search_name_hash	gdb/symtab.c	/^search_name_hash (enum language language, const char *search_name)$/;"	f
search_name_hash	gdb/symtab.h	/^  unsigned int search_name_hash (language lang) const$/;"	f	class:final
search_nds32_elf_blank	bfd/elf32-nds32.c	/^search_nds32_elf_blank (nds32_elf_blank_t *blank_p, bfd_vma addr)$/;"	f	file:
search_pp_list	gdb/python/py-prettyprint.c	/^search_pp_list (PyObject *list, PyObject *value)$/;"	f	file:
search_pspace	gdb/linespec.c	/^  struct program_space *search_pspace;$/;"	m	struct:linespec_state	typeref:struct:linespec_state::program_space	file:
search_string	readline/histexpand.c	/^static char *search_string;$/;"	v	file:
search_string	readline/rlprivate.h	/^  char *search_string;$/;"	m	struct:__rl_search_context
search_string_index	readline/rlprivate.h	/^  int search_string_index;$/;"	m	struct:__rl_search_context
search_string_size	readline/rlprivate.h	/^  int search_string_size;$/;"	m	struct:__rl_search_context
search_struct_field	gdb/valops.c	/^search_struct_field (const char *name, struct value *arg1,$/;"	f	file:
search_struct_method	gdb/valops.c	/^search_struct_method (const char *name, struct value **arg1p,$/;"	f	file:
search_symbol_list	gdb/cp-namespace.c	/^search_symbol_list (const char *name, int num,$/;"	f	file:
search_symbols	gdb/symtab.c	/^search_symbols (const char *regexp, enum search_domain kind,$/;"	f
search_terminators	readline/rlprivate.h	/^  char  *search_terminators;$/;"	m	struct:__rl_search_context
search_unwind_table_name	gdb/ia64-libunwind-tdep.c	/^static char *search_unwind_table_name$/;"	v	file:
searched	gdb/namespace.h	/^  int searched;$/;"	m	struct:using_direct
searched_flag	gdb/psympriv.h	/^  ENUM_BITFIELD (psymtab_search_status) searched_flag : 2;$/;"	m	struct:partial_symtab
searches	include/hashtab.h	/^  unsigned int searches;$/;"	m	struct:htab
searchmod	opcodes/bfin-dis.c	/^searchmod (int r0, disassemble_info *outf)$/;"	f	file:
sec	bfd/dwarf2.c	/^  asection *		sec;$/;"	m	struct:funcinfo	file:
sec	bfd/dwarf2.c	/^  asection *sec;$/;"	m	struct:dwarf2_debug	file:
sec	bfd/dwarf2.c	/^  asection *sec;$/;"	m	struct:varinfo	file:
sec	bfd/elf-bfd.h	/^	asection *sec;$/;"	m	union:eh_cie_fde::__anon1036::__anon1038::__anon1039
sec	bfd/elf-bfd.h	/^    asection *sec;$/;"	m	struct:output_elf_obj_tdata::__anon1045
sec	bfd/elf-bfd.h	/^  asection *sec;$/;"	m	struct:elf_dyn_relocs
sec	bfd/elf32-arm.c	/^  asection *sec;$/;"	m	struct:__anon1145	file:
sec	bfd/elf32-ppc.c	/^  asection *sec;$/;"	m	struct:plt_entry	file:
sec	bfd/elf32-ppc.c	/^  asection *sec;$/;"	m	struct:ppc_dyn_relocs	file:
sec	bfd/elf32-s390.c	/^  asection *sec;$/;"	m	struct:plt_entry	file:
sec	bfd/elf32-spu.c	/^  asection *sec;$/;"	m	struct:function_info	file:
sec	bfd/elf32-xtensa.c	/^  asection *sec;	\/* Optional *\/$/;"	m	struct:text_action_struct	file:
sec	bfd/elf32-xtensa.c	/^  asection *sec;$/;"	m	struct:ebb_struct	file:
sec	bfd/elf32-xtensa.c	/^  asection *sec;$/;"	m	struct:section_cache_struct	file:
sec	bfd/elf64-alpha.c	/^  asection *sec;$/;"	m	struct:alpha_relax_info	file:
sec	bfd/elf64-hppa.c	/^    asection *sec;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
sec	bfd/elf64-ppc.c	/^  asection *sec;$/;"	m	struct:ppc_dyn_relocs	file:
sec	bfd/elf64-ppc.c	/^  asection *sec;$/;"	m	struct:tocsave_entry	file:
sec	bfd/elf64-s390.c	/^  asection *sec;$/;"	m	struct:plt_entry	file:
sec	bfd/elfnn-aarch64.c	/^  asection *sec;$/;"	m	struct:__anon1101	file:
sec	bfd/elfnn-aarch64.c	/^  asection *sec;$/;"	m	struct:section_list	file:
sec	bfd/elfxx-mips.c	/^  asection *sec;$/;"	m	struct:mips_got_page_entry	file:
sec	bfd/elfxx-x86.h	/^  asection *sec;$/;"	m	struct:elf_x86_plt
sec	bfd/libbfd-in.h	/^  asection *sec;$/;"	m	struct:bfd_section_already_linked
sec	bfd/libbfd.h	/^  asection *sec;$/;"	m	struct:bfd_section_already_linked
sec	bfd/libcoff-in.h	/^    asection *sec;$/;"	m	struct:pe_tdata::__anon1006
sec	bfd/libcoff.h	/^    asection *sec;$/;"	m	struct:pe_tdata::__anon1010
sec	bfd/merge.c	/^  asection *sec;$/;"	m	struct:sec_merge_sec_info	file:
sec	bfd/mmo.c	/^    asection *sec;$/;"	m	struct:mmo_find_sec_info	file:
sec	bfd/ppcboot.c	/^  asection *sec;				\/* single section *\/$/;"	m	struct:ppcboot_data	file:
sec	opcodes/nds32-dis.c	/^  asection *         sec;$/;"	m	struct:objdump_disasm_info	file:
sec_addr	bfd/elfnn-loongarch.c	88;"	d	file:
sec_addr	bfd/elfnn-riscv.c	155;"	d	file:
sec_do_relax	bfd/elfxx-sparc.h	30;"	d
sec_flags_struct	bfd/vms-alpha.c	/^struct sec_flags_struct$/;"	s	file:
sec_flg0	bfd/bfd-in2.h	/^  unsigned int sec_flg0:1;$/;"	m	struct:bfd_section
sec_flg1	bfd/bfd-in2.h	/^  unsigned int sec_flg1:1;$/;"	m	struct:bfd_section
sec_flg2	bfd/bfd-in2.h	/^  unsigned int sec_flg2:1;$/;"	m	struct:bfd_section
sec_flg3	bfd/bfd-in2.h	/^  unsigned int sec_flg3:1;$/;"	m	struct:bfd_section
sec_flg4	bfd/bfd-in2.h	/^  unsigned int sec_flg4:1;$/;"	m	struct:bfd_section
sec_flg5	bfd/bfd-in2.h	/^  unsigned int sec_flg5:1;$/;"	m	struct:bfd_section
sec_group	bfd/elf-bfd.h	/^  asection *sec_group;$/;"	m	struct:bfd_elf_section_data
sec_href	readline/doc/texi2html	/^sub sec_href$/;"	s
sec_index	bfd/peicode.h	/^  unsigned int		sec_index;$/;"	m	struct:__anon1008
sec_info	bfd/elf-bfd.h	/^  void *sec_info;$/;"	m	struct:bfd_elf_section_data
sec_info	bfd/elf64-ppc.c	/^  } *sec_info;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::__anon1173	file:
sec_info_arr_size	bfd/elf64-ppc.c	/^  unsigned int sec_info_arr_size;$/;"	m	struct:ppc_link_hash_table	file:
sec_info_ptr	bfd/dwarf2.c	/^  bfd_byte *sec_info_ptr;$/;"	m	struct:dwarf2_debug	file:
sec_info_type	bfd/bfd-in2.h	/^  unsigned int sec_info_type:3;$/;"	m	struct:bfd_section
sec_merge_add	bfd/merge.c	/^sec_merge_add (struct sec_merge_hash *tab, const char *str,$/;"	f	file:
sec_merge_done	bfd/elf64-ia64-vms.c	/^  unsigned sec_merge_done : 1;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
sec_merge_done	bfd/elfnn-ia64.c	/^  unsigned sec_merge_done : 1;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
sec_merge_emit	bfd/merge.c	/^sec_merge_emit (bfd *abfd, struct sec_merge_hash_entry *entry,$/;"	f	file:
sec_merge_hash	bfd/merge.c	/^struct sec_merge_hash$/;"	s	file:
sec_merge_hash_entry	bfd/merge.c	/^struct sec_merge_hash_entry$/;"	s	file:
sec_merge_hash_lookup	bfd/merge.c	/^sec_merge_hash_lookup (struct sec_merge_hash *table, const char *string,$/;"	f	file:
sec_merge_hash_newfunc	bfd/merge.c	/^sec_merge_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
sec_merge_info	bfd/merge.c	/^struct sec_merge_info$/;"	s	file:
sec_merge_init	bfd/merge.c	/^sec_merge_init (unsigned int entsize, bfd_boolean strings)$/;"	f	file:
sec_merge_sec_info	bfd/merge.c	/^struct sec_merge_sec_info$/;"	s	file:
sec_no	bfd/mmo.c	/^    int sec_no;$/;"	m	struct:mmo_data_struct	file:
sec_normal	bfd/elf64-ppc.c	/^  sec_normal = 0,$/;"	e	enum:_ppc64_sec_type	file:
sec_opd	bfd/elf64-ppc.c	/^  sec_opd = 1,$/;"	e	enum:_ppc64_sec_type	file:
sec_ptr	bfd/bfd-in.h	/^typedef struct bfd_section *sec_ptr;$/;"	t	typeref:struct:bfd_section
sec_ptr	bfd/bfd-in2.h	/^typedef struct bfd_section *sec_ptr;$/;"	t	typeref:struct:bfd_section
sec_ptrs	bfd/libcoff-in.h	/^  asection **sec_ptrs;$/;"	m	struct:coff_final_link_info
sec_ptrs	bfd/libcoff.h	/^  asection **sec_ptrs;$/;"	m	struct:coff_final_link_info
sec_shndx	bfd/elf32-arm.c	/^  int sec_shndx;$/;"	m	struct:__anon1145	file:
sec_shndx	bfd/elfnn-aarch64.c	/^  int sec_shndx;$/;"	m	struct:__anon1101	file:
sec_size	bfd/elf-strtab.c	/^  bfd_size_type sec_size;$/;"	m	struct:elf_strtab_hash	file:
sec_symndx	bfd/elf64-hppa.c	/^    int sec_symndx;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
sec_to_styp_flags	bfd/coffcode.h	/^sec_to_styp_flags (const char *sec_name, flagword sec_flags)$/;"	f
sec_toc	bfd/elf64-ppc.c	/^  sec_toc = 2$/;"	e	enum:_ppc64_sec_type	file:
sec_type	bfd/elf64-ppc.c	/^  enum _ppc64_sec_type sec_type:2;$/;"	m	struct:_ppc64_elf_section_data	typeref:enum:_ppc64_elf_section_data::_ppc64_sec_type	file:
sec_vma	bfd/dwarf2.c	/^  bfd_vma *sec_vma;$/;"	m	struct:dwarf2_debug	file:
secinfo	bfd/merge.c	/^  struct sec_merge_sec_info *secinfo;$/;"	m	struct:sec_merge_hash_entry	typeref:struct:sec_merge_hash_entry::sec_merge_sec_info	file:
secnum_to_bfd_section	gdb/xcoffread.c	/^secnum_to_bfd_section (int n_scnum, struct objfile *objfile)$/;"	f	file:
secnum_to_section	gdb/xcoffread.c	/^secnum_to_section (int n_scnum, struct objfile *objfile)$/;"	f	file:
second	gdb/testsuite/gdb.base/offsets.c	/^  long second;$/;"	m	struct:big_struct	file:
second	gdb/testsuite/gdb.cp/koenig.cc	/^  second (int a, int b, C cc, int c, int d)$/;"	f	namespace:A
second	gdb/testsuite/gdb.cp/nsnested.cc	/^    second()$/;"	f	namespace:C::D
second	gdb/testsuite/gdb.cp/nsnoimports.cc	/^      int second(){$/;"	f	namespace:A::B::C
second	gdb/testsuite/gdb.python/py-events.c	/^int second(){$/;"	f
second_child	gdb/testsuite/gdb.threads/break-while-running.c	/^volatile int second_child;$/;"	v
second_level_offset	include/mach-o/unwind.h	/^  unsigned char second_level_offset[4];$/;"	m	struct:mach_o_unwind_index_entry
second_toc_pass	bfd/elf64-ppc.c	/^  unsigned int second_toc_pass:1;$/;"	m	struct:ppc_link_hash_table	file:
secondary_def	bfd/som.c	/^  unsigned int secondary_def;$/;"	m	struct:som_misc_symbol_info	file:
secondary_prompt_depth	gdb/top.h	/^  int secondary_prompt_depth;$/;"	m	struct:ui
seconds_left	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^unsigned int seconds_left = SECONDS;$/;"	v
secs	include/som/clock.h	/^  unsigned char secs[4];$/;"	m	struct:som_external_clock
secs	include/som/internal.h	/^  unsigned int secs;$/;"	m	struct:som_clock
secsize	include/vms/eisd.h	/^  unsigned char secsize[4];$/;"	m	struct:vms_eisd
secsize	include/vms/internal.h	/^  unsigned int secsize;		\/* Size (in bytes) of the section.  *\/$/;"	m	struct:vms_internal_eisd
sect	include/coff/ecoff.h	/^      asection *sect;$/;"	m	struct:ecoff_find_line::__anon1505
sect	include/hp-symtab.h	/^  unsigned int     sect:    1; \/* true = section, false = parag.  *\/$/;"	m	struct:quick_paragraph
sect_count	include/oasys.h	/^    bfd_byte sect_count[4];$/;"	m	struct:oasys_extmodule_table_a
sect_count	include/oasys.h	/^    bfd_byte sect_count[4];$/;"	m	struct:oasys_extmodule_table_b
sect_count	include/oasys.h	/^    unsigned int sect_count;$/;"	m	struct:oasys_module_table
sect_head	bfd/mach-o.h	/^  bfd_mach_o_section *sect_head;$/;"	m	struct:bfd_mach_o_segment_command
sect_index_bss	gdb/objfiles.h	/^  int sect_index_bss = -1;$/;"	m	struct:objfile
sect_index_data	gdb/objfiles.h	/^  int sect_index_data = -1;$/;"	m	struct:objfile
sect_index_rodata	gdb/objfiles.h	/^  int sect_index_rodata = -1;$/;"	m	struct:objfile
sect_index_text	gdb/objfiles.h	/^  int sect_index_text = -1;$/;"	m	struct:objfile
sect_off	gdb/dwarf2read.c	/^      sect_offset sect_off;$/;"	m	union:allocate_on_obstack::__anon1826	file:
sect_off	gdb/dwarf2read.c	/^    const sect_offset sect_off;$/;"	m	struct:allocate_on_obstack	file:
sect_off	gdb/dwarf2read.c	/^    sect_offset sect_off;$/;"	m	struct:die_info	file:
sect_off	gdb/dwarf2read.c	/^  const sect_offset sect_off;$/;"	m	struct:abbrev_table	file:
sect_off	gdb/dwarf2read.c	/^  sect_offset sect_off;$/;"	m	struct:comp_unit_head	file:
sect_off	gdb/dwarf2read.c	/^  sect_offset sect_off;$/;"	m	struct:dwarf2_per_cu_offset_and_type	file:
sect_off	gdb/dwarf2read.c	/^  sect_offset sect_off;$/;"	m	struct:dwo_unit	file:
sect_off	gdb/dwarf2read.h	/^  sect_offset sect_off;$/;"	m	struct:dwarf2_per_cu_data
sect_offset_str	gdb/gdbtypes.h	/^sect_offset_str (sect_offset offset)$/;"	f
sect_tail	bfd/mach-o.h	/^  bfd_mach_o_section *sect_tail;$/;"	m	struct:bfd_mach_o_segment_command
sectalign	bfd/mach-o.h	/^  unsigned int sectalign;$/;"	m	struct:mach_o_section_name_xlat
sectindex	gdb/symfile.h	/^  int sectindex;$/;"	m	struct:other_sections
section	bfd/bfd-in2.h	/^  struct bfd_section *section;$/;"	m	struct:bfd_symbol	typeref:struct:bfd_symbol::bfd_section
section	bfd/dwarf2.c	/^  asection *section;$/;"	m	struct:adjusted_section	file:
section	bfd/elf32-arm.c	/^  asection *section;$/;"	m	struct:a8_erratum_fix	file:
section	bfd/elf32-avr.c	/^  asection *section;$/;"	m	struct:avr_find_section_data	file:
section	bfd/elf32-avr.h	/^  asection *section;$/;"	m	struct:avr_property_record
section	bfd/elf32-avr.h	/^  asection *section;$/;"	m	struct:avr_property_record_list
section	bfd/elf32-bfin.c	/^  asection *section;$/;"	m	struct:bfin_pcrel_relocs_copied	file:
section	bfd/elf32-cris.c	/^  asection *section;$/;"	m	struct:elf_cris_pcrel_relocs_copied	file:
section	bfd/elf32-m32r.c	/^  asection *section;$/;"	m	struct:elf_m32r_pcrel_relocs_copied	file:
section	bfd/elf32-m68k.c	/^  asection *section;$/;"	m	struct:elf_m68k_pcrel_relocs_copied	file:
section	bfd/elf32-nds32.c	/^  asection *section;$/;"	m	struct:elf_nds32_pcrel_relocs_copied	file:
section	bfd/elf32-ppc.c	/^  asection *section;$/;"	m	struct:elf_linker_section	file:
section	bfd/elf32-vax.c	/^  asection *section;$/;"	m	struct:elf_vax_pcrel_relocs_copied	file:
section	bfd/elfnn-loongarch.c	/^  asection *section;$/;"	m	struct:__anon1118	file:
section	bfd/libbfd-in.h	/^  asection section;$/;"	m	struct:section_hash_entry
section	bfd/libbfd.h	/^  asection section;$/;"	m	struct:section_hash_entry
section	bfd/mach-o.h	/^  asection *section;$/;"	m	struct:bfd_mach_o_thread_command
section	bfd/simple.c	/^  asection *section;$/;"	m	struct:saved_output_info	file:
section	bfd/som.c	/^  const char *section;$/;"	m	struct:section_to_type	file:
section	bfd/syms.c	/^  const char *section;$/;"	m	struct:section_to_type	file:
section	bfd/vms-alpha.c	/^  asection *section;$/;"	m	struct:vms_symbol_entry	file:
section	gdb/breakpoint.h	/^  obj_section *section = NULL;$/;"	m	class:bp_location
section	gdb/dwarf2read.c	/^  struct dwarf2_section_info *section;$/;"	m	struct:dwo_unit	typeref:struct:dwo_unit::dwarf2_section_info	file:
section	gdb/dwarf2read.h	/^    asection *section;$/;"	m	union:dwarf2_section_info::__anon1740
section	gdb/dwarf2read.h	/^  struct dwarf2_section_info *section;$/;"	m	struct:dwarf2_per_cu_data	typeref:struct:dwarf2_per_cu_data::dwarf2_section_info
section	gdb/minidebug.c	/^  asection *section;$/;"	m	struct:gdb_lzma_stream	file:
section	gdb/stabsread.h	/^    asection *section;$/;"	m	struct:stab_section_list
section	gdb/symtab.h	/^  short section;$/;"	m	struct:general_symbol_info
section	gdb/symtab.h	/^  struct obj_section *section = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::obj_section
section	include/bfdlink.h	/^	  asection *section;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1496
section	include/bfdlink.h	/^	  asection *section;$/;"	m	struct:bfd_link_order::__anon1500::__anon1501
section	include/bfdlink.h	/^      asection *section;$/;"	m	union:bfd_link_order_reloc::__anon1504
section	include/bfdlink.h	/^    asection *section;		\/* Symbol section.  *\/$/;"	m	struct:bfd_link_hash_common_entry
section	include/dis-asm.h	/^  asection *section;$/;"	m	struct:disassemble_info
section	include/elf/mips.h	/^  unsigned char section[2];$/;"	m	struct:__anon1481
section	include/elf/mips.h	/^  unsigned short section;$/;"	m	struct:__anon1482
section	include/oasys.h	/^    oasys_section_record_type section;$/;"	m	union:oasys_record_union
section_addr_info	gdb/symfile.h	/^typedef std::vector<other_sections> section_addr_info;$/;"	t
section_align_power	bfd/bfd-in2.h	/^  unsigned int section_align_power;$/;"	m	struct:bfd_arch_info
section_allows_mips16_refs_p	bfd/elfxx-mips.c	/^section_allows_mips16_refs_p (asection *section)$/;"	f	file:
section_attributes	gdb/solib-target.c	/^static const struct gdb_xml_attribute section_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
section_bases	gdb/solib-target.c	/^  std::vector<CORE_ADDR> section_bases;$/;"	m	struct:lm_info_base	file:
section_cache_section	bfd/elf32-xtensa.c	/^section_cache_section (section_cache_t *sec_cache,$/;"	f	file:
section_cache_struct	bfd/elf32-xtensa.c	/^struct section_cache_struct$/;"	s	file:
section_cache_t	bfd/elf32-xtensa.c	/^typedef struct section_cache_struct section_cache_t;$/;"	t	typeref:struct:section_cache_struct	file:
section_count	bfd/bfd-in2.h	/^  unsigned int section_count;$/;"	m	struct:bfd
section_count	bfd/format.c	/^  unsigned int section_count;$/;"	m	struct:bfd_preserve	file:
section_count	bfd/pef.h	/^  unsigned short section_count;$/;"	m	struct:bfd_pef_header
section_count	bfd/simple.c	/^  unsigned int section_count;$/;"	m	struct:saved_offsets	file:
section_count	bfd/vms-alpha.c	/^  unsigned int section_count;		\/* Number of GSD sections.  *\/$/;"	m	struct:vms_private_data_struct	file:
section_covers_vma	bfd/elf32-ppc.c	/^section_covers_vma (bfd *abfd ATTRIBUTE_UNUSED, asection *section, void *ptr)$/;"	f	file:
section_covers_vma	bfd/elf64-ppc.c	/^section_covers_vma (bfd *abfd ATTRIBUTE_UNUSED, asection *section, void *ptr)$/;"	f	file:
section_end	bfd/peXXigen.c	/^  bfd_byte * section_end;$/;"	m	struct:rsrc_regions	file:
section_flag_info	bfd/elf-bfd.h	/^  struct flag_info *section_flag_info;$/;"	m	struct:bfd_elf_section_data	typeref:struct:bfd_elf_section_data::flag_info
section_flags	bfd/bfd-in2.h	/^  flagword section_flags;$/;"	m	struct:bfd_target
section_hash_entry	bfd/libbfd-in.h	/^struct section_hash_entry$/;"	s
section_hash_entry	bfd/libbfd.h	/^struct section_hash_entry$/;"	s
section_hash_lookup	bfd/section.c	799;"	d	file:
section_htab	bfd/bfd-in2.h	/^  struct bfd_hash_table section_htab;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_hash_table
section_htab	bfd/format.c	/^  struct bfd_hash_table section_htab;$/;"	m	struct:bfd_preserve	typeref:struct:bfd_preserve::bfd_hash_table	file:
section_id	bfd/format.c	/^  unsigned int section_id;$/;"	m	struct:bfd_preserve	file:
section_ids	gdb/dwarf2read.c	/^      int section_ids[MAX_NR_V2_DWO_SECTIONS];$/;"	m	struct:dwp_hash_table::__anon1823::__anon1825	file:
section_info	bfd/libcoff-in.h	/^  struct coff_link_section_info *section_info;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::coff_link_section_info
section_info	bfd/libcoff.h	/^  struct coff_link_section_info *section_info;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::coff_link_section_info
section_info	bfd/xcofflink.c	/^  struct xcoff_link_section_info *section_info;$/;"	m	struct:xcoff_final_link_info	typeref:struct:xcoff_final_link_info::xcoff_link_section_info	file:
section_is_mapped	gdb/symfile.c	/^section_is_mapped (struct obj_section *osect)$/;"	f
section_is_overlay	gdb/symfile.c	/^section_is_overlay (struct obj_section *section)$/;"	f
section_is_p	gdb/dwarf2read.c	/^section_is_p (const char *section_name,$/;"	f	file:
section_kind	bfd/pef.h	/^  unsigned char section_kind;$/;"	m	struct:bfd_pef_section
section_last	bfd/bfd-in2.h	/^  struct bfd_section *section_last;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_section
section_last	bfd/format.c	/^  struct bfd_section *section_last;$/;"	m	struct:bfd_preserve	typeref:struct:bfd_preserve::bfd_section	file:
section_list	bfd/elfnn-aarch64.c	/^section_list;$/;"	t	typeref:struct:section_list	file:
section_list	bfd/elfnn-aarch64.c	/^typedef struct section_list$/;"	s	file:
section_match	bfd/elf.c	/^section_match (const Elf_Internal_Shdr * a,$/;"	f	file:
section_max	bfd/vms-alpha.c	/^  unsigned int section_max;		\/* Size of the sections array.  *\/$/;"	m	struct:vms_private_data_struct	file:
section_name	gdb/coff-pe-read.c	/^  std::string section_name;	\/* Recorded section name.  *\/$/;"	m	struct:read_pe_section_data	file:
section_name	gdb/symfile.c	/^  const char *section_name;$/;"	m	struct:load_progress_section_data	file:
section_offsets	gdb/objfiles.h	/^  struct section_offsets *section_offsets = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::section_offsets
section_offsets	gdb/symtab.h	/^struct section_offsets$/;"	s
section_pool	gdb/dwarf2read.c	/^  } section_pool;$/;"	m	struct:dwp_hash_table	typeref:union:dwp_hash_table::__anon1823	file:
section_prefix	opcodes/wasm32-dis.c	/^  const char *section_prefix;$/;"	m	struct:wasm32_private_data	file:
section_sent	gdb/symfile.c	/^  ULONGEST section_sent = 0;$/;"	m	struct:load_progress_section_data	file:
section_size	gdb/symfile.c	/^  ULONGEST section_size;$/;"	m	struct:load_progress_section_data	file:
section_start	bfd/peXXigen.c	/^  bfd_byte * section_start;$/;"	m	struct:rsrc_regions	file:
section_syms	bfd/elf-bfd.h	/^  asymbol **section_syms;$/;"	m	struct:output_elf_obj_tdata
section_syms	bfd/elf64-hppa.c	/^  int *section_syms;$/;"	m	struct:elf64_hppa_link_hash_table	file:
section_syms_bfd	bfd/elf64-hppa.c	/^  bfd *section_syms_bfd;$/;"	m	struct:elf64_hppa_link_hash_table	file:
section_table_available_memory	gdb/exec.c	/^section_table_available_memory (CORE_ADDR memaddr, ULONGEST len,$/;"	f	file:
section_table_read_available_memory	gdb/exec.c	/^section_table_read_available_memory (gdb_byte *readbuf, ULONGEST offset,$/;"	f
section_table_xfer_memory_partial	gdb/exec.c	/^section_table_xfer_memory_partial (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f
section_to_type	bfd/som.c	/^struct section_to_type$/;"	s	file:
section_to_type	bfd/syms.c	/^struct section_to_type$/;"	s	file:
section_vma_same	bfd/dwarf2.c	/^section_vma_same (const bfd *abfd, const struct dwarf2_debug *stash)$/;"	f	file:
sections	bfd/aix386-core.c	/^  asection *sections[MAX_CORE_SEGS];$/;"	m	struct:trad_core_struct	file:
sections	bfd/bfd-in2.h	/^  struct bfd_section *sections;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_section
sections	bfd/elflink.c	/^  asection **sections;$/;"	m	struct:elf_final_link_info	file:
sections	bfd/format.c	/^  struct bfd_section *sections;$/;"	m	struct:bfd_preserve	typeref:struct:bfd_preserve::bfd_section	file:
sections	bfd/mach-o.h	/^  bfd_mach_o_section **sections;$/;"	m	struct:mach_o_data_struct
sections	bfd/mach-o.h	/^  const mach_o_section_name_xlat *sections;$/;"	m	struct:mach_o_segment_name_xlat
sections	bfd/pef.h	/^  bfd_pef_section *sections;$/;"	m	struct:bfd_pef_data_struct
sections	bfd/simple.c	/^  struct saved_output_info *sections;$/;"	m	struct:saved_offsets	typeref:struct:saved_offsets::saved_output_info	file:
sections	bfd/vms-alpha.c	/^  asection **sections;$/;"	m	struct:vms_private_data_struct	file:
sections	gdb/coff-pe-read.c	/^  struct read_pe_section_data *sections;$/;"	m	struct:pe_sections_info	typeref:struct:pe_sections_info::read_pe_section_data	file:
sections	gdb/dwarf2read.c	/^  struct dwo_sections sections;$/;"	m	struct:dwo_file	typeref:struct:dwo_file::dwo_sections	file:
sections	gdb/dwarf2read.c	/^  struct dwp_sections sections {};$/;"	s	struct:dwp_file	file:
sections	gdb/objfiles.h	/^  struct obj_section *sections = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::obj_section
sections	gdb/solist.h	/^    struct target_section *sections;$/;"	m	struct:so_list	typeref:struct:so_list::target_section
sections	gdb/target.h	/^  struct target_section *sections;$/;"	m	struct:target_section_table	typeref:struct:target_section_table::target_section
sections	include/elf/internal.h	/^  asection *sections[1];$/;"	m	struct:elf_segment_map
sections	libiberty/simple-object-common.h	/^  simple_object_write_section *sections;$/;"	m	struct:simple_object_write_struct
sections_end	gdb/objfiles.h	/^  struct obj_section *sections_end = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::obj_section
sections_end	gdb/solist.h	/^    struct target_section *sections_end;$/;"	m	struct:so_list	typeref:struct:so_list::target_section
sections_end	gdb/target.h	/^  struct target_section *sections_end;$/;"	m	struct:target_section_table	typeref:struct:target_section_table::target_section
sections_overlap	gdb/symfile.c	/^sections_overlap (struct obj_section *a, struct obj_section *b)$/;"	f	file:
sections_with_aarch64_elf_section_data	bfd/elfnn-aarch64.c	/^static section_list *sections_with_aarch64_elf_section_data = NULL;$/;"	v	file:
sectname	bfd/mach-o.h	/^  char sectname[BFD_MACH_O_SECTNAME_SIZE + 1];	\/* Always NUL padded.  *\/$/;"	m	struct:bfd_mach_o_section
sectname	include/mach-o/external.h	/^  unsigned char sectname[16];   \/* Section name.  *\/$/;"	m	struct:mach_o_section_32_external
sectname	include/mach-o/external.h	/^  unsigned char sectname[16];   \/* Section name.  *\/$/;"	m	struct:mach_o_section_64_external
sectname	libiberty/simple-object-mach-o.c	/^  unsigned char sectname[16];	\/* Section name.  *\/$/;"	m	struct:mach_o_section_32	file:
sectname	libiberty/simple-object-mach-o.c	/^  unsigned char sectname[16];	\/* Section name.  *\/$/;"	m	struct:mach_o_section_64	file:
sector	bfd/ppcboot.c	/^  bfd_byte	sector;$/;"	m	struct:ppcboot_location	file:
sector	sim/ppc/hw_ide.c	/^  int sector;$/;"	m	struct:_ide_geometry	file:
sector	sim/ppc/pk_disklabel.c	/^  unsigned8 sector;$/;"	m	struct:ppcboot_location	file:
sector2uw	sim/ppc/pk_disklabel.c	/^sector2uw(unsigned8 s[4])$/;"	f	file:
sector_begin	bfd/ppcboot.c	/^  bfd_byte		sector_begin[4];	\/* 32-bit start RBA (zero-based), little endian *\/$/;"	m	struct:ppcboot_partition	file:
sector_begin	sim/ppc/pk_disklabel.c	/^  unsigned8 sector_begin[4];		\/* 32-bit start RBA (zero-based), little endian *\/$/;"	m	struct:ppcboot_partition	file:
sector_begin	sim/ppc/pk_disklabel.c	/^  unsigned_word sector_begin;$/;"	m	struct:_disklabel	file:
sector_erase	sim/ppc/hw_eeprom.c	/^  sector_erase,$/;"	e	enum:__anon976	file:
sector_erase_suspend	sim/ppc/hw_eeprom.c	/^  sector_erase_suspend,$/;"	e	enum:__anon976	file:
sector_length	bfd/ppcboot.c	/^  bfd_byte		sector_length[4];	\/* 32-bit RBA count (one-based), little endian *\/$/;"	m	struct:ppcboot_partition	file:
sector_length	sim/ppc/pk_disklabel.c	/^  unsigned8 sector_length[4];		\/* 32-bit RBA count (one-based), little endian *\/$/;"	m	struct:ppcboot_partition	file:
sector_length	sim/ppc/pk_disklabel.c	/^  unsigned_word sector_length;$/;"	m	struct:_disklabel	file:
sector_start_delay	sim/ppc/hw_eeprom.c	/^  unsigned sector_start_delay;$/;"	m	struct:_hw_eeprom_device	file:
sector_start_time	sim/ppc/hw_eeprom.c	/^  unsigned sector_start_time;$/;"	m	struct:_hw_eeprom_device	file:
sector_state	sim/ppc/hw_eeprom.c	/^  hw_eeprom_states sector_state;$/;"	m	struct:_hw_eeprom_device	file:
sectors	sim/ppc/hw_eeprom.c	/^  unsigned8 *sectors;$/;"	m	struct:_hw_eeprom_device	file:
secure_getenv	gdb/gnulib/import/secure_getenv.c	/^secure_getenv (char const *name)$/;"	f
seek	sim/ppc/device_table.h	/^  device_instance_seek_callback *seek;$/;"	m	struct:_device_instance_callbacks
seek	zlib/gzguts.h	/^    int seek;               \/* true if seek request pending *\/$/;"	m	struct:__anon985
seek64_file_func	zlib/contrib/minizip/ioapi.h	/^typedef long     (ZCALLBACK *seek64_file_func)    OF((voidpf opaque, voidpf stream, ZPOS64_T offset, int origin));$/;"	t
seek_file_func	zlib/contrib/minizip/ioapi.h	/^typedef long     (ZCALLBACK *seek_file_func)      OF((voidpf opaque, voidpf stream, uLong offset, int origin));$/;"	t
seekoff	zlib/contrib/iostream/zfstream.cpp	/^streampos gzfilebuf::seekoff( streamoff off, ios::seek_dir dir, int which ) {$/;"	f	class:gzfilebuf
seen	gdb/filename-seen-cache.c	/^filename_seen_cache::seen (const char *file)$/;"	f	class:filename_seen_cache
seen	gdb/xml-support.c	/^  unsigned int seen;$/;"	m	struct:scope_level	file:
seen_dest	opcodes/mips-dis.c	/^  unsigned int seen_dest;$/;"	m	struct:mips_print_arg_state	file:
seen_step_action_flag	gdb/gdbserver/tracepoint.c	/^static int seen_step_action_flag;$/;"	v	file:
sef	gdb/testsuite/gdb.base/setvar.c	/^struct senum_field {enum senum field:2; } sef;$/;"	v	typeref:struct:senum_field
seg_descr	gdb/go32-nat.c	/^struct seg_descr {$/;"	s	file:
seg_entry	opcodes/i386-opc.h	/^seg_entry;$/;"	t	typeref:struct:__anon71
seg_length	opcodes/z8k-dis.c	/^static int seg_length;$/;"	v	file:
seg_map	bfd/elf-bfd.h	/^  struct elf_segment_map *seg_map;$/;"	m	struct:output_elf_obj_tdata	typeref:struct:output_elf_obj_tdata::elf_segment_map
seg_name	opcodes/i386-opc.h	/^  char *seg_name;$/;"	m	struct:__anon71
seg_prefix	opcodes/i386-opc.h	/^  unsigned int seg_prefix;$/;"	m	struct:__anon71
segment	bfd/mach-o.h	/^    bfd_mach_o_segment_command segment;$/;"	m	union:bfd_mach_o_load_command::__anon1083
segment	gdb/testsuite/gdb.base/sym-file-loader.c	/^struct segment$/;"	s	file:
segment_attributes	gdb/solib-target.c	/^static const struct gdb_xml_attribute segment_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
segment_bases	gdb/solib-target.c	/^  std::vector<CORE_ADDR> segment_bases;$/;"	m	struct:lm_info_base	file:
segment_bases	gdb/symfile.h	/^  CORE_ADDR *segment_bases;$/;"	m	struct:symfile_segment_data
segment_eligible_for_headers	bfd/elf-nacl.c	/^segment_eligible_for_headers (struct elf_segment_map *seg,$/;"	f	file:
segment_executable	bfd/elf-nacl.c	/^segment_executable (struct elf_segment_map *seg)$/;"	f	file:
segment_info	gdb/symfile.h	/^  int *segment_info;$/;"	m	struct:symfile_segment_data
segment_mark	bfd/bfd-in2.h	/^  unsigned int segment_mark : 1;$/;"	m	struct:bfd_section
segment_name	libiberty/simple-object-common.h	/^  char *segment_name;$/;"	m	struct:simple_object_write_struct
segment_name	libiberty/simple-object-mach-o.c	/^  char *segment_name;$/;"	m	struct:simple_object_mach_o_read	file:
segment_pair	intl/gmo.h	/^  struct segment_pair$/;"	s	struct:sysdep_string
segment_register_p	gdb/windows-nat.c	/^static segment_register_p_ftype *segment_register_p;$/;"	v	file:
segment_register_p_ftype	gdb/windows-nat.h	/^typedef int (segment_register_p_ftype) (int regnum);$/;"	t
segment_size	bfd/libaout.h	/^  unsigned long segment_size;$/;"	m	struct:aoutdata
segment_size	gdb/dwarf2-frame.c	/^  unsigned char segment_size;$/;"	m	struct:dwarf2_cie	file:
segment_sizes	gdb/symfile.h	/^  CORE_ADDR *segment_sizes;$/;"	m	struct:symfile_segment_data
segment_table_miss_storage_interrupt	sim/ppc/interrupts.h	/^  segment_table_miss_storage_interrupt,$/;"	e	enum:__anon955
segment_tlb	sim/ppc/vm.c	/^  om_segment_tlb *segment_tlb;$/;"	m	struct:_om_map	file:
segment_tlb	sim/ppc/vm.c	/^  om_segment_tlb segment_tlb;$/;"	m	struct:_vm	file:
segments	gdb/gnulib/import/alloca.c	/^    long segments;              \/* Current number of stack segments.  *\/$/;"	m	struct:stk_stat	file:
segments	gdb/testsuite/gdb.base/sym-file-loader.c	/^  struct segment *segments;$/;"	m	struct:library	typeref:struct:library::segment	file:
segments	intl/gmo.h	/^  } segments[1];$/;"	m	struct:sysdep_string	typeref:struct:sysdep_string::segment_pair
segments	libiberty/alloca.c	/^    long segments;		\/* Current number of stack segments.  *\/$/;"	m	struct:stk_stat	file:
segname	bfd/mach-o.h	/^  char segname[BFD_MACH_O_SEGNAME_SIZE + 1];$/;"	m	struct:bfd_mach_o_section
segname	bfd/mach-o.h	/^  char segname[BFD_MACH_O_SEGNAME_SIZE + 1];$/;"	m	struct:bfd_mach_o_segment_command
segname	bfd/mach-o.h	/^  const char *segname;$/;"	m	struct:mach_o_segment_name_xlat
segname	include/mach-o/external.h	/^  unsigned char segname[16];    \/* Name of this segment.  *\/$/;"	m	struct:mach_o_segment_command_32_external
segname	include/mach-o/external.h	/^  unsigned char segname[16];    \/* Name of this segment.  *\/$/;"	m	struct:mach_o_segment_command_64_external
segname	include/mach-o/external.h	/^  unsigned char segname[16];    \/* Segment that the section belongs to.  *\/$/;"	m	struct:mach_o_section_32_external
segname	include/mach-o/external.h	/^  unsigned char segname[16];    \/* Segment that the section belongs to.  *\/$/;"	m	struct:mach_o_section_64_external
segname	libiberty/simple-object-mach-o.c	/^  unsigned char segname[16];	\/* Name of this segment.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
segname	libiberty/simple-object-mach-o.c	/^  unsigned char segname[16];	\/* Name of this segment.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
segname	libiberty/simple-object-mach-o.c	/^  unsigned char segname[16];	\/* Segment that the section belongs to.  *\/$/;"	m	struct:mach_o_section_32	file:
segname	libiberty/simple-object-mach-o.c	/^  unsigned char segname[16];	\/* Segment that the section belongs to.  *\/$/;"	m	struct:mach_o_section_64	file:
segoffset	include/hp-symtab.h	/^  unsigned long segoffset    ;     \/* for linker fixup              *\/$/;"	m	struct:dntt_type_object_id
segs	gdb/gdbserver/linux-low.c	/^  struct target_loadseg segs[\/*nsegs*\/];$/;"	m	struct:target_loadmap	typeref:struct:target_loadmap::target_loadseg	file:
segs	gdb/solib-dsbt.c	/^  struct ext_elf32_dsbt_loadseg segs[1 \/* nsegs, actually *\/];$/;"	m	struct:ext_elf32_dsbt_loadmap	typeref:struct:ext_elf32_dsbt_loadmap::ext_elf32_dsbt_loadseg	file:
segs	gdb/solib-dsbt.c	/^  struct int_elf32_dsbt_loadseg segs[1 \/* nsegs, actually *\/];$/;"	m	struct:int_elf32_dsbt_loadmap	typeref:struct:int_elf32_dsbt_loadmap::int_elf32_dsbt_loadseg	file:
segs	gdb/solib-frv.c	/^  struct ext_elf32_fdpic_loadseg segs[1 \/* nsegs, actually *\/];$/;"	m	struct:ext_elf32_fdpic_loadmap	typeref:struct:ext_elf32_fdpic_loadmap::ext_elf32_fdpic_loadseg	file:
segs	gdb/solib-frv.c	/^  struct int_elf32_fdpic_loadseg segs[1 \/* nsegs, actually *\/];$/;"	m	struct:int_elf32_fdpic_loadmap	typeref:struct:int_elf32_fdpic_loadmap::int_elf32_fdpic_loadseg	file:
segsec_names_xlat	bfd/mach-o.c	/^static const mach_o_segment_name_xlat segsec_names_xlat[] =$/;"	v	file:
segsec_names_xlat	bfd/mach-o.h	/^  const mach_o_segment_name_xlat *segsec_names_xlat;$/;"	m	struct:bfd_mach_o_backend_data
segsize	intl/gmo.h	/^    nls_uint32 segsize;$/;"	m	struct:sysdep_string::segment_pair
segv_thread	gdb/testsuite/gdb.base/siginfo-thread.c	/^segv_thread (void *ptr)$/;"	f	file:
sel	opcodes/mips-dis.c	/^  unsigned int sel;$/;"	m	struct:mips_cp0sel_name	file:
selID_sregs	sim/v850/sim-main.h	/^  reg_t selID_sregs[7][32];	\/* system registers, selID 1 thru selID 7 *\/$/;"	m	struct:_v850_regs
sel_elem	sim/mips/mdmx.c	/^  sel_elem,         \/* element select *\/$/;"	e	enum:__anon843	file:
sel_imm	sim/mips/mdmx.c	/^  sel_imm           \/* immediate select *\/$/;"	e	enum:__anon843	file:
sel_regs	gdb/stubs/ia64vms-stub.c	/^static struct ia64_all_regs sel_regs;$/;"	v	typeref:struct:ia64_all_regs	file:
sel_regs_pthread	gdb/stubs/ia64vms-stub.c	/^static pthread_t sel_regs_pthread;$/;"	v	file:
sel_vect	sim/mips/mdmx.c	/^  sel_vect,         \/* vector select *\/$/;"	e	enum:__anon843	file:
select_arm_features	opcodes/arm-dis.c	/^select_arm_features (unsigned long mach,$/;"	f	file:
select_event_lwp	gdb/gdbserver/linux-low.c	/^select_event_lwp (struct lwp_info **orig_lp)$/;"	f	file:
select_event_lwp	gdb/linux-nat.c	/^select_event_lwp (ptid_t filter, struct lwp_info **orig_lp, int *status)$/;"	f	file:
select_event_lwp_callback	gdb/linux-nat.c	/^select_event_lwp_callback (struct lwp_info *lp, void *data)$/;"	f	file:
select_file	gdb/testsuite/gdb.perf/lib/perftest/utils.py	/^def select_file(file_name):$/;"	f
select_frame	gdb/frame.c	/^select_frame (struct frame_info *fi)$/;"	f
select_frame_command	gdb/stack.c	/^select_frame_command (const char *level_exp, int from_tty)$/;"	f
select_operand_for_fptype_field_coding	opcodes/aarch64-opc.h	/^select_operand_for_fptype_field_coding (const aarch64_opcode *opcode)$/;"	f
select_operand_for_scalar_size_field_coding	opcodes/aarch64-opc.h	/^select_operand_for_scalar_size_field_coding (const aarch64_opcode *opcode)$/;"	f
select_operand_for_sf_field_coding	opcodes/aarch64-opc.h	/^select_operand_for_sf_field_coding (const aarch64_opcode *opcode)$/;"	f
select_singlestep_lwp_callback	gdb/linux-nat.c	/^select_singlestep_lwp_callback (struct lwp_info *lp, void *data)$/;"	f	file:
select_source_symtab	gdb/source.c	/^select_source_symtab (struct symtab *s)$/;"	f
select_thread_state	gdb/ser-mingw.c	/^enum select_thread_state {$/;"	g	file:
select_thread_wait	gdb/ser-mingw.c	/^select_thread_wait (struct ser_console_state *state)$/;"	f	file:
select_timeout	gdb/event-loop.c	/^    struct timeval select_timeout;$/;"	m	struct:__anon1743	typeref:struct:__anon1743::timeval	file:
selected	gdb/linespec.c	/^  unsigned int selected : 1;$/;"	m	struct:decode_line_2_item	file:
selected_architecture_name	gdb/arch-utils.c	/^selected_architecture_name (void)$/;"	f
selected_byte_order	gdb/arch-utils.c	/^selected_byte_order (void)$/;"	f
selected_frame	gdb/frame.c	/^static struct frame_info *selected_frame;$/;"	v	typeref:struct:frame_info	file:
selected_frame_id	gdb/infrun.c	/^  struct frame_id selected_frame_id;$/;"	m	struct:infcall_control_state	typeref:struct:infcall_control_state::frame_id	file:
selected_id	gdb/stubs/ia64vms-stub.c	/^static pthreadDebugId_t selected_id;$/;"	v	file:
selected_thread	gdb/stubs/ia64vms-stub.c	/^static pthread_t selected_thread;$/;"	v	file:
selective_search	bfd/bfd-in2.h	/^  unsigned int selective_search : 1;$/;"	m	struct:bfd
selector	gdb/go32-nat.c	/^  unsigned short selector;$/;"	m	struct:gate_descr	file:
self	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^self (int i)$/;"	f	file:
self2	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^self2 (int i)$/;"	f	file:
self_dtpmod_done	bfd/elfnn-ia64.c	/^  unsigned self_dtpmod_done : 1;\/* Has self DTPMOD entry been finished?  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
self_dtpmod_offset	bfd/elfnn-ia64.c	/^  bfd_vma self_dtpmod_offset;	\/* .got offset to self DTPMOD entry.  *\/$/;"	m	struct:elfNN_ia64_link_hash_table	file:
self_test_foreach_arch_function	gdb/selftest-arch.h	/^typedef void self_test_foreach_arch_function (struct gdbarch *);$/;"	t
self_test_function	gdb/common/selftest.h	/^typedef void self_test_function (void);$/;"	t
self_type	gdb/gdbtypes.h	/^    struct type *self_type;$/;"	m	struct:func_type	typeref:struct:func_type::type
self_type	gdb/gdbtypes.h	/^  struct type *self_type;$/;"	m	union:type_specific	typeref:struct:type_specific::type
selffield	gdb/testsuite/gdb.compile/compile.c	/^  volatile struct struct_type *selffield;$/;"	m	struct:struct_type	typeref:struct:struct_type::struct_type	file:
selftest	gdb/common/selftest.h	/^struct selftest$/;"	s	namespace:selftests
selftests	gdb/common/selftest.h	/^namespace selftests$/;"	n
selftests	gdb/selftest-arch.h	/^namespace selftests$/;"	n
selftests	gdb/target-descriptions.h	/^namespace selftests {$/;"	n
selftests	gdb/target.h	/^namespace selftests {$/;"	n
selid_out_of_range	opcodes/v850-opc.c	/^static const char * selid_out_of_range = N_ ("SelID is out of range");$/;"	v	file:
selname	gdb/objc-lang.c	/^struct selname		\/* For parsing Objective-C.  *\/$/;"	s	file:
selname_chain	gdb/objc-lang.c	/^static struct selname *selname_chain;$/;"	v	typeref:struct:selname	file:
sem	sim/common/cgen-engine.h	/^union sem {$/;"	u
sem_case	sim/common/cgen-engine.h	/^  int sem_case;$/;"	m	union:sem
sem_case	sim/common/cgen-engine.h	/^  void *sem_case;$/;"	m	union:sem
sem_fast	sim/common/cgen-engine.h	/^  SEMANTIC_FN *sem_fast;$/;"	m	union:sem
sem_fast_lab	sim/common/cgen-engine.h	/^  void *sem_fast_lab;$/;"	m	struct:idesc
sem_fields	sim/cris/cpuv10.h	/^union sem_fields {$/;"	u
sem_fields	sim/cris/cpuv32.h	/^union sem_fields {$/;"	u
sem_fields	sim/frv/cpu.h	/^union sem_fields {$/;"	u
sem_fields	sim/iq2000/cpu.h	/^union sem_fields {$/;"	u
sem_fields	sim/lm32/cpu.h	/^union sem_fields {$/;"	u
sem_fields	sim/m32r/cpu.h	/^union sem_fields {$/;"	u
sem_fields	sim/m32r/cpu2.h	/^union sem_fields {$/;"	u
sem_fields	sim/m32r/cpux.h	/^union sem_fields {$/;"	u
sem_fields	sim/or1k/cpu.h	/^union sem_fields {$/;"	u
sem_fields	sim/sh64/defs-compact.h	/^union sem_fields {$/;"	u
sem_fields	sim/sh64/defs-media.h	/^union sem_fields {$/;"	u
sem_fn_desc	sim/common/cgen-engine.h	/^struct sem_fn_desc {$/;"	s
sem_fns	sim/frv/sem.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/iq2000/sem.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/lm32/sem.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/m32r/sem.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/or1k/sem.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/sh64/sem-compact.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_fns	sim/sh64/sem-media.c	/^static const struct sem_fn_desc sem_fns[] = {$/;"	v	typeref:struct:sem_fn_desc	file:
sem_full	sim/common/cgen-engine.h	/^  SEMANTIC_FN *sem_full;$/;"	m	struct:idesc
sem_full	sim/common/cgen-engine.h	/^  SEMANTIC_FN *sem_full;$/;"	m	union:sem
sem_full_lab	sim/common/cgen-engine.h	/^  void *sem_full_lab;$/;"	m	struct:idesc
semantic	sim/cris/cpuv10.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/cris/cpuv32.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/frv/cpu.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/igen/gen.h	/^  insn_list *semantic;$/;"	m	struct:_insn_list
semantic	sim/iq2000/cpu.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/lm32/cpu.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/m32r/cpu.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/m32r/cpu2.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/m32r/cpux.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/or1k/cpu.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/sh64/defs-compact.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic	sim/sh64/defs-media.h	/^  union sem semantic;$/;"	m	struct:argbuf	typeref:union:argbuf::sem
semantic_icache	sim/igen/igen.h	/^  int semantic_icache;$/;"	m	struct:_igen_gen_options
semantics	include/opcode/ia64.h	/^  enum ia64_dependency_semantics semantics;$/;"	m	struct:ia64_dependency	typeref:enum:ia64_dependency::ia64_dependency_semantics
semantics	opcodes/ia64-gen.c	/^    semantics:3;                    \/* Dependency semantics.  *\/$/;"	m	struct:rdep	file:
semantics	sim/igen/gen.h	/^  insn_list *semantics;$/;"	m	struct:_gen_table
semantics	sim/igen/igen.h	/^  igen_module semantics;$/;"	m	struct:_igen_module_options
semantics_label	opcodes/opc2c.c	/^  int semantics_label;$/;"	m	struct:__anon18	file:
semantics_label	sim/m32c/opc2c.c	/^  int semantics_label;$/;"	m	struct:__anon528	file:
semaphore	gdb/testsuite/gdb.threads/staticthreads.c	/^sem_t semaphore;$/;"	v
semid	gdb/testsuite/gdb.base/info-os.c	/^static int shmid = -1, semid = -1, msqid = -1;$/;"	v	file:
semun	sim/ppc/hw_sem.c	/^union semun {$/;"	u	file:
send	libiberty/cp-demangle.h	/^  const char *send;$/;"	m	struct:d_info
send_all_trees	zlib/trees.c	/^local void send_all_trees(s, lcodes, dcodes, blcodes)$/;"	f
send_bits	zlib/trees.c	/^local void send_bits(s, value, length)$/;"	f
send_bits	zlib/trees.c	211;"	d	file:
send_break	gdb/serial.h	/^    int (*send_break) (struct serial *);$/;"	m	struct:serial_ops
send_code	zlib/trees.c	161;"	d	file:
send_code	zlib/trees.c	165;"	d	file:
send_environment_packet	gdb/remote.c	/^remote_target::send_environment_packet (const char *action,$/;"	f	class:remote_target
send_g_packet	gdb/remote.c	/^remote_target::send_g_packet ()$/;"	f	class:remote_target
send_interrupt_sequence	gdb/remote.c	/^remote_target::send_interrupt_sequence ()$/;"	f	class:remote_target
send_output	sim/cris/rvdummy.c	/^send_output (int fd, unsigned char *buf, int nbytes)$/;"	f	file:
send_pkt	gdb/stubs/ia64vms-stub.c	/^send_pkt (void)$/;"	f	file:
send_sigchld_thread	gdb/testsuite/gdb.threads/slow-waitpid.c	/^send_sigchld_thread (void *arg)$/;"	f	file:
send_sigstop	gdb/gdbserver/linux-low.c	/^send_sigstop (struct lwp_info *lwp)$/;"	f	file:
send_sigstop	gdb/gdbserver/linux-low.c	/^send_sigstop (thread_info *thread, lwp_info *except)$/;"	f	file:
send_to_ppe	gdb/testsuite/gdb.arch/spu-info.c	/^send_to_ppe (unsigned int signalcode, unsigned int opcode, void *data)$/;"	f
send_tree	zlib/trees.c	/^local void send_tree (s, tree, max_code)$/;"	f
sentinel	gdb/symfile.h	/^  int sentinel;$/;"	m	struct:dwarf2_debug_sections
sentinel	gdb/testsuite/gdb.base/func-ptrs.c	/^sentinel (void)$/;"	f
sentinel_cleanup	gdb/common/cleanups.c	/^static const struct cleanup sentinel_cleanup = { 0, 0, 0, 0 };$/;"	v	typeref:struct:cleanup	file:
sentinel_frame	gdb/frame.c	/^static struct frame_info *sentinel_frame;$/;"	v	typeref:struct:frame_info	file:
sentinel_frame_cache	gdb/sentinel-frame.c	/^sentinel_frame_cache (struct regcache *regcache)$/;"	f
sentinel_frame_id	gdb/frame.c	/^const struct frame_id sentinel_frame_id = { 0, 0, 0, FID_STACK_SENTINEL, 0, 1, 0 };$/;"	v	typeref:struct:frame_id
sentinel_frame_prev_arch	gdb/sentinel-frame.c	/^sentinel_frame_prev_arch (struct frame_info *this_frame,$/;"	f	file:
sentinel_frame_prev_register	gdb/sentinel-frame.c	/^sentinel_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sentinel_frame_this_id	gdb/sentinel-frame.c	/^sentinel_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sentinel_frame_unwind	gdb/sentinel-frame.c	/^const struct frame_unwind sentinel_frame_unwind =$/;"	v	typeref:struct:frame_unwind
senum	gdb/testsuite/gdb.base/setvar.c	/^enum senum {sm1 = -1, s1 = 1};$/;"	g	file:
senum_field	gdb/testsuite/gdb.base/setvar.c	/^struct senum_field {enum senum field:2; } sef;$/;"	s	file:
separate_alt_debug_file_exists	bfd/opncls.c	/^separate_alt_debug_file_exists (const char *name, void *unused ATTRIBUTE_UNUSED)$/;"	f	file:
separate_code	include/bfdlink.h	/^  unsigned int separate_code: 1;$/;"	m	struct:bfd_link_info
separate_debug_file_debug	gdb/symfile.c	/^int separate_debug_file_debug = 0;$/;"	v
separate_debug_file_exists	bfd/opncls.c	/^separate_debug_file_exists (const char *name, void *crc32_p)$/;"	f	file:
separate_debug_file_exists	gdb/symfile.c	/^separate_debug_file_exists (const std::string &name, unsigned long crc,$/;"	f	file:
separate_debug_objfile	gdb/objfiles.h	/^  struct objfile *separate_debug_objfile = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::objfile
separate_debug_objfile_backlink	gdb/objfiles.h	/^  struct objfile *separate_debug_objfile_backlink = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::objfile
separate_debug_objfile_link	gdb/objfiles.h	/^  struct objfile *separate_debug_objfile_link = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::objfile
separator_char	opcodes/i386-dis.c	/^static char separator_char;$/;"	v	file:
seps	libiberty/random.c	/^static int seps[MAX_TYPES] = { SEP_0, SEP_1, SEP_2, SEP_3, SEP_4 };$/;"	v	file:
seqstat	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
sequences	bfd/dwarf2.c	/^  struct line_sequence* sequences;$/;"	m	struct:line_info_table	typeref:struct:line_info_table::line_sequence	file:
ser_base_async	gdb/ser-base.c	/^ser_base_async (struct serial *scb,$/;"	f
ser_base_copy_tty_state	gdb/ser-base.c	/^ser_base_copy_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f
ser_base_drain_output	gdb/ser-base.c	/^ser_base_drain_output (struct serial *scb)$/;"	f
ser_base_flush_input	gdb/ser-base.c	/^ser_base_flush_input (struct serial *scb)$/;"	f
ser_base_flush_output	gdb/ser-base.c	/^ser_base_flush_output (struct serial *scb)$/;"	f
ser_base_get_tty_state	gdb/ser-base.c	/^ser_base_get_tty_state (struct serial *scb)$/;"	f
ser_base_print_tty_state	gdb/ser-base.c	/^ser_base_print_tty_state (struct serial *scb, $/;"	f
ser_base_raw	gdb/ser-base.c	/^ser_base_raw (struct serial *scb)$/;"	f
ser_base_read_error_fd	gdb/ser-base.c	/^ser_base_read_error_fd (struct serial *scb, int close_fd)$/;"	f	file:
ser_base_readchar	gdb/ser-base.c	/^ser_base_readchar (struct serial *scb, int timeout)$/;"	f
ser_base_send_break	gdb/ser-base.c	/^ser_base_send_break (struct serial *scb)$/;"	f
ser_base_set_tty_state	gdb/ser-base.c	/^ser_base_set_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f
ser_base_setbaudrate	gdb/ser-base.c	/^ser_base_setbaudrate (struct serial *scb, int rate)$/;"	f
ser_base_setparity	gdb/ser-base.c	/^ser_base_setparity (struct serial *scb, int parity)$/;"	f
ser_base_setstopbits	gdb/ser-base.c	/^ser_base_setstopbits (struct serial *scb, int num)$/;"	f
ser_base_wait_for	gdb/ser-base.c	/^ser_base_wait_for (struct serial *scb, int timeout)$/;"	f	file:
ser_base_write	gdb/ser-base.c	/^ser_base_write (struct serial *scb, const void *buf, size_t count)$/;"	f
ser_console_close	gdb/ser-mingw.c	/^ser_console_close (struct serial *scb)$/;"	f	file:
ser_console_done_wait_handle	gdb/ser-mingw.c	/^ser_console_done_wait_handle (struct serial *scb)$/;"	f	file:
ser_console_get_tty_state	gdb/ser-mingw.c	/^ser_console_get_tty_state (struct serial *scb)$/;"	f	file:
ser_console_state	gdb/ser-mingw.c	/^struct ser_console_state$/;"	s	file:
ser_console_ttystate	gdb/ser-mingw.c	/^struct ser_console_ttystate$/;"	s	file:
ser_console_wait_handle	gdb/ser-mingw.c	/^ser_console_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f	file:
ser_tcp_send_break	gdb/ser-tcp.c	/^ser_tcp_send_break (struct serial *scb)$/;"	f
ser_unix_read_prim	gdb/ser-unix.c	/^ser_unix_read_prim (struct serial *scb, size_t count)$/;"	f
ser_unix_write_prim	gdb/ser-unix.c	/^ser_unix_write_prim (struct serial *scb, const void *buf, size_t len)$/;"	f
ser_windows_close	gdb/ser-mingw.c	/^ser_windows_close (struct serial *scb)$/;"	f	file:
ser_windows_drain_output	gdb/ser-mingw.c	/^ser_windows_drain_output (struct serial *scb)$/;"	f	file:
ser_windows_flush_input	gdb/ser-mingw.c	/^ser_windows_flush_input (struct serial *scb)$/;"	f	file:
ser_windows_flush_output	gdb/ser-mingw.c	/^ser_windows_flush_output (struct serial *scb)$/;"	f	file:
ser_windows_open	gdb/ser-mingw.c	/^ser_windows_open (struct serial *scb, const char *name)$/;"	f	file:
ser_windows_raw	gdb/ser-mingw.c	/^ser_windows_raw (struct serial *scb)$/;"	f	file:
ser_windows_read_prim	gdb/ser-mingw.c	/^ser_windows_read_prim (struct serial *scb, size_t count)$/;"	f	file:
ser_windows_send_break	gdb/ser-mingw.c	/^ser_windows_send_break (struct serial *scb)$/;"	f	file:
ser_windows_setbaudrate	gdb/ser-mingw.c	/^ser_windows_setbaudrate (struct serial *scb, int rate)$/;"	f	file:
ser_windows_setparity	gdb/ser-mingw.c	/^ser_windows_setparity (struct serial *scb, int parity)$/;"	f	file:
ser_windows_setstopbits	gdb/ser-mingw.c	/^ser_windows_setstopbits (struct serial *scb, int num)$/;"	f	file:
ser_windows_state	gdb/ser-mingw.c	/^struct ser_windows_state$/;"	s	file:
ser_windows_wait_handle	gdb/ser-mingw.c	/^ser_windows_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f	file:
ser_windows_write_prim	gdb/ser-mingw.c	/^ser_windows_write_prim (struct serial *scb, const void *buf, size_t len)$/;"	f	file:
serial	gdb/serial.h	/^struct serial$/;"	s
serial2_timer_reg	sim/mn10300/dv-mn103ser.c	/^  unsigned8      serial2_timer_reg;$/;"	m	struct:mn103ser	file:
serial_add_interface	gdb/serial.c	/^serial_add_interface (const struct serial_ops *optable)$/;"	f
serial_async	gdb/serial.c	/^serial_async (struct serial *scb,$/;"	f
serial_baud_show_cmd	gdb/serial.c	/^serial_baud_show_cmd (struct ui_file *file, int from_tty,$/;"	f	file:
serial_can_async_p	gdb/serial.c	/^serial_can_async_p (struct serial *scb)$/;"	f
serial_close	gdb/serial.c	/^serial_close (struct serial *scb)$/;"	f
serial_copy_tty_state	gdb/serial.c	/^serial_copy_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f
serial_current_type	gdb/serial.c	/^static int serial_current_type = 0;$/;"	v	file:
serial_debug	gdb/serial.c	/^serial_debug (struct serial *scb, int debug_p)$/;"	f
serial_debug_p	gdb/serial.c	/^serial_debug_p (struct serial *scb)$/;"	f
serial_done_wait_handle	gdb/serial.c	/^serial_done_wait_handle (struct serial *scb)$/;"	f
serial_drain_output	gdb/serial.c	/^serial_drain_output (struct serial *scb)$/;"	f
serial_event_clear	gdb/ser-event.c	/^serial_event_clear (struct serial_event *event)$/;"	f
serial_event_close	gdb/ser-event.c	/^serial_event_close (struct serial *scb)$/;"	f	file:
serial_event_fd	gdb/ser-event.c	/^serial_event_fd (struct serial_event *event)$/;"	f
serial_event_ftype	gdb/serial.h	/^typedef void (serial_event_ftype) (struct serial *scb, void *context);$/;"	t
serial_event_open	gdb/ser-event.c	/^serial_event_open (struct serial *scb, const char *name)$/;"	f	file:
serial_event_ops	gdb/ser-event.c	/^static const struct serial_ops serial_event_ops =$/;"	v	typeref:struct:serial_ops	file:
serial_event_set	gdb/ser-event.c	/^serial_event_set (struct serial_event *event)$/;"	f
serial_event_state	gdb/ser-event.c	/^struct serial_event_state$/;"	s	file:
serial_event_wait_handle	gdb/ser-event.c	/^serial_event_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f	file:
serial_fdopen	gdb/serial.c	/^serial_fdopen (const int fd)$/;"	f
serial_fdopen_ops	gdb/serial.c	/^serial_fdopen_ops (const int fd, const struct serial_ops *ops)$/;"	f	file:
serial_flush_input	gdb/serial.c	/^serial_flush_input (struct serial *scb)$/;"	f
serial_flush_output	gdb/serial.c	/^serial_flush_output (struct serial *scb)$/;"	f
serial_for_fd	gdb/serial.c	/^serial_for_fd (int fd)$/;"	f
serial_get_tty_state	gdb/serial.c	/^serial_get_tty_state (struct serial *scb)$/;"	f
serial_hwflow	gdb/ser-unix.c	/^static int serial_hwflow;$/;"	v	file:
serial_interface_lookup	gdb/serial.c	/^serial_interface_lookup (const char *name)$/;"	f	file:
serial_is_async_p	gdb/serial.c	/^serial_is_async_p (struct serial *scb)$/;"	f
serial_is_open	gdb/serial.c	/^serial_is_open (struct serial *scb)$/;"	f
serial_log_command	gdb/serial.c	/^serial_log_command (struct target_ops *self, const char *cmd)$/;"	f
serial_logbase	gdb/serial.c	/^static const char *serial_logbase = logbase_ascii;$/;"	v	file:
serial_logchar	gdb/serial.c	/^serial_logchar (struct ui_file *stream, int ch_type, int ch, int timeout)$/;"	f	file:
serial_logfile	gdb/serial.c	/^static char *serial_logfile = NULL;$/;"	v	file:
serial_logfp	gdb/serial.c	/^static struct ui_file *serial_logfp = NULL;$/;"	v	typeref:struct:ui_file	file:
serial_open	gdb/serial.c	/^serial_open (const char *name)$/;"	f
serial_open_ops	gdb/serial.c	/^serial_open_ops (const struct serial_ops *ops)$/;"	f
serial_open_ops_1	gdb/serial.c	/^serial_open_ops_1 (const struct serial_ops *ops, const char *open_name)$/;"	f	file:
serial_ops	gdb/serial.h	/^struct serial_ops$/;"	s
serial_ops_list	gdb/serial.c	/^static std::vector<const struct serial_ops *> serial_ops_list;$/;"	v	typeref:struct:serial_ops	file:
serial_parity	gdb/serial.c	/^int serial_parity = GDBPARITY_NONE;$/;"	v
serial_pipe	gdb/serial.c	/^serial_pipe (struct serial *scbs[2])$/;"	f
serial_print_tty_state	gdb/serial.c	/^serial_print_tty_state (struct serial *scb,$/;"	f
serial_printf	gdb/serial.c	/^serial_printf (struct serial *desc, const char *format,...)$/;"	f
serial_raw	gdb/serial.c	/^serial_raw (struct serial *scb)$/;"	f
serial_rc	gdb/serial.h	/^enum serial_rc {$/;"	g
serial_readchar	gdb/serial.c	/^serial_readchar (struct serial *scb, int timeout)$/;"	f
serial_ref	gdb/serial.c	/^serial_ref (struct serial *scb)$/;"	f
serial_register_types	sim/mn10300/dv-mn103ser.c	/^enum serial_register_types {$/;"	g	file:
serial_send_break	gdb/serial.c	/^serial_send_break (struct serial *scb)$/;"	f
serial_set_cmd	gdb/serial.c	/^serial_set_cmd (const char *args, int from_tty)$/;"	f	file:
serial_set_cmdlist	gdb/serial.c	/^static struct cmd_list_element *serial_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
serial_set_tty_state	gdb/serial.c	/^serial_set_tty_state (struct serial *scb, serial_ttystate ttystate)$/;"	f
serial_setbaudrate	gdb/serial.c	/^serial_setbaudrate (struct serial *scb, int rate)$/;"	f
serial_setparity	gdb/serial.c	/^serial_setparity (struct serial *scb, int parity)$/;"	f
serial_setstopbits	gdb/serial.c	/^serial_setstopbits (struct serial *scb, int num)$/;"	f
serial_show_cmd	gdb/serial.c	/^serial_show_cmd (const char *args, int from_tty)$/;"	f	file:
serial_show_cmdlist	gdb/serial.c	/^static struct cmd_list_element *serial_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
serial_ttystate	gdb/serial.h	/^typedef void *serial_ttystate;$/;"	t
serial_un_fdopen	gdb/serial.c	/^serial_un_fdopen (struct serial *scb)$/;"	f
serial_unref	gdb/serial.c	/^serial_unref (struct serial *scb)$/;"	f
serial_wait_handle	gdb/serial.c	/^serial_wait_handle (struct serial *scb, HANDLE *read, HANDLE *except)$/;"	f
serial_write	gdb/serial.c	/^serial_write (struct serial *scb, const void *buf, size_t count)$/;"	f
serialize_to_text	gdb/gdbserver/tracepoint.c	/^  int (*serialize_to_text) (char *outbuf, int bufsize,$/;"	m	struct:__anon1862	file:
series	gdb/complaints.c	/^static complaint_series series;$/;"	v	file:
serno	bfd/mmo.c	/^    unsigned int serno;$/;"	m	struct:mmo_symbol	file:
serv_port	gdb/stubs/ia64vms-stub.c	/^static unsigned int serv_port = 1234;$/;"	v	file:
server_command	gdb/top.c	/^int server_command;$/;"	v
server_pid	gdb/testsuite/gdb.server/server-kill.c	/^int server_pid;$/;"	v
server_waiting	gdb/gdbserver/server.c	/^int server_waiting;$/;"	v
service	sim/ppc/emul_chirp.c	/^  chirp_services *service;$/;"	m	struct:_os_emul_data	file:
services	sim/ppc/emul_chirp.c	/^  chirp_services *services;$/;"	m	struct:_os_emul_data	file:
services	sim/ppc/emul_chirp.c	/^static chirp_services services[] = {$/;"	v	file:
serving	sim/ppc/emul_chirp.c	/^  serving,$/;"	e	enum:__anon969	file:
set	gdb/gdbserver/server.c	/^  void set (gdb::unique_xmalloc_ptr<char> &&path)$/;"	f	struct:__anon1855
set	gdb/m2-exp.y	/^set	:	'{' arglist '}'$/;"	l
setChecksum	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        protected void setChecksum(uint newSum)$/;"	m	class:DotZLib.CodecBase
set_Elf_Addr	libiberty/simple-object-elf.c	/^  void (*set_Elf_Addr) (unsigned char *, ulong_type);$/;"	m	struct:elf_type_functions	file:
set_Elf_Half	libiberty/simple-object-elf.c	/^  void (*set_Elf_Half) (unsigned char *, unsigned short);$/;"	m	struct:elf_type_functions	file:
set_Elf_Word	libiberty/simple-object-elf.c	/^  void (*set_Elf_Word) (unsigned char *, unsigned int);$/;"	m	struct:elf_type_functions	file:
set_abiversion	bfd/elf64-ppc.c	/^set_abiversion (bfd *abfd, int ver)$/;"	f	file:
set_acc_use_is_media_p2	sim/frv/profile-fr400.c	/^set_acc_use_is_media_p2 (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_acc_use_is_media_p4	sim/frv/profile-fr400.c	/^set_acc_use_is_media_p4 (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_acc_use_not_media_p2	sim/frv/profile-fr400.c	/^set_acc_use_not_media_p2 (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_acc_use_not_media_p4	sim/frv/profile-fr400.c	/^set_acc_use_not_media_p4 (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_active_ext_lang	gdb/extension.c	/^set_active_ext_lang (const struct extension_language_defn *now_active)$/;"	f
set_active_regs	sim/mcore/interp.c	/^static void set_active_regs (SIM_CPU *cpu)$/;"	f	file:
set_ada_command	gdb/ada-lang.c	/^set_ada_command (const char *arg, int from_tty)$/;"	f	file:
set_ada_list	gdb/ada-lang.c	/^static struct cmd_list_element *set_ada_list;$/;"	v	typeref:struct:cmd_list_element	file:
set_addr	gdb/nat/x86-dregs.h	/^    void (*set_addr) (int, CORE_ADDR);$/;"	m	struct:x86_dr_low_type
set_aout_section_data	bfd/libaout.h	467;"	d
set_arch	gdb/arch-utils.c	/^enum set_arch { set_arch_auto, set_arch_manual };$/;"	g	file:
set_arch_auto	gdb/arch-utils.c	/^enum set_arch { set_arch_auto, set_arch_manual };$/;"	e	enum:set_arch	file:
set_arch_manual	gdb/arch-utils.c	/^enum set_arch { set_arch_auto, set_arch_manual };$/;"	e	enum:set_arch	file:
set_architecture	gdb/arch-utils.c	/^set_architecture (const char *ignore_args,$/;"	f	file:
set_architecture_string	gdb/arch-utils.c	/^static const char *set_architecture_string;$/;"	v	file:
set_args_command	gdb/infcmd.c	/^set_args_command (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_arguments	include/gcc-interface.h	/^  char *(*set_arguments) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_arguments_v0	include/gcc-interface.h	/^  char *(*set_arguments_v0) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_arm_command	gdb/arm-tdep.c	/^set_arm_command (const char *args, int from_tty)$/;"	f	file:
set_attr	gdb/python/py-param.c	/^set_attr (PyObject *obj, PyObject *attr_name, PyObject *val)$/;"	f	file:
set_auto_load_cmd	gdb/auto-load.c	/^set_auto_load_cmd (const char *args, int from_tty)$/;"	f	file:
set_auto_load_dir	gdb/auto-load.c	/^set_auto_load_dir (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_auto_load_safe_path	gdb/auto-load.c	/^set_auto_load_safe_path (const char *args,$/;"	f	file:
set_backtrace_cmd	gdb/frame.c	/^set_backtrace_cmd (const char *args, int from_tty)$/;"	f	file:
set_backtrace_cmdlist	gdb/frame.c	/^static struct cmd_list_element *set_backtrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_base_from	depcomp	/^set_base_from ()$/;"	f
set_batch_flag_and_restore_page_info	gdb/utils.c	/^set_batch_flag_and_restore_page_info::set_batch_flag_and_restore_page_info ()$/;"	f	class:set_batch_flag_and_restore_page_info
set_batch_flag_and_restore_page_info	gdb/utils.h	/^struct set_batch_flag_and_restore_page_info$/;"	s
set_be_le_names	gdb/charset.c	/^set_be_le_names (struct gdbarch *gdbarch)$/;"	f	file:
set_binding_values	intl/bindtextdom.c	/^set_binding_values (domainname, dirnamep, codesetp)$/;"	f	file:
set_bit	opcodes/rl78-decode.c	/^set_bit (RL78_Opcode_Operand *op, int bit)$/;"	f	file:
set_bit_port	sim/m68hc11/dv-m68hc11spi.c	/^set_bit_port (struct hw *me, sim_cpu *cpu, int port, int mask, int value)$/;"	f	file:
set_bitfield	opcodes/i386-gen.c	/^set_bitfield (char *f, bitfield *array, int value,$/;"	f	file:
set_bitfield_from_shorthand	opcodes/i386-gen.c	/^set_bitfield_from_shorthand (char *f, bitfield *array, unsigned int size,$/;"	f	file:
set_bits	sim/igen/ld-decode.c	/^set_bits (int bit[max_insn_bit_size], unsigned64 value)$/;"	f	file:
set_block	gdb/python/py-block.c	/^set_block (block_object *obj, const struct block *block,$/;"	f	file:
set_block_compunit_symtab	gdb/block.c	/^set_block_compunit_symtab (struct block *block, struct compunit_symtab *cu)$/;"	f
set_breakpoint	gdb/gdbserver/mem-break.c	/^set_breakpoint (enum bkpt_type type, enum raw_bkpt_type raw_type,$/;"	f	file:
set_breakpoint_at	gdb/gdbserver/mem-break.c	/^set_breakpoint_at (CORE_ADDR where, int (*handler) (CORE_ADDR))$/;"	f
set_breakpoint_cmd	gdb/breakpoint.c	/^set_breakpoint_cmd (const char *args, int from_tty)$/;"	f	file:
set_breakpoint_condition	gdb/breakpoint.c	/^set_breakpoint_condition (struct breakpoint *b, const char *exp,$/;"	f
set_breakpoint_count	gdb/breakpoint.c	/^set_breakpoint_count (int num)$/;"	f	file:
set_breakpoint_location_function	gdb/breakpoint.c	/^set_breakpoint_location_function (struct bp_location *loc, int explicit_loc)$/;"	f	file:
set_breakpoint_number	gdb/breakpoint.c	/^set_breakpoint_number (int internal, struct breakpoint *b)$/;"	f	file:
set_breakpoint_type_at	gdb/gdbserver/mem-break.c	/^set_breakpoint_type_at (enum bkpt_type type, CORE_ADDR where,$/;"	f	file:
set_c	sim/m32c/reg.c	/^set_c (int c)$/;"	f
set_c	sim/rx/reg.c	/^set_c (int c)$/;"	f
set_callbacks	include/gcc-c-interface.h	/^  void (*set_callbacks) (struct gcc_c_context *self,$/;"	m	struct:gcc_c_fe_vtable
set_callbacks	include/gcc-cp-interface.h	/^  void (*set_callbacks) (struct gcc_cp_context *self,$/;"	m	struct:gcc_cp_fe_vtable
set_callbacks	sim/m32c/syscalls.c	/^set_callbacks (struct host_callback_struct *cb)$/;"	f
set_callbacks	sim/rx/syscalls.c	/^set_callbacks (struct host_callback_struct *cb)$/;"	f
set_can_use_agent	gdb/agent.c	/^set_can_use_agent (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_carry	sim/rl78/rl78.c	/^set_carry (int c)$/;"	f	file:
set_case_command	gdb/language.c	/^set_case_command (const char *ignore, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_cc_for_build	config.guess	/^set_cc_for_build() {$/;"	f
set_char	gdb/stubs/i386-stub.c	/^set_char (char *addr, int val)$/;"	f
set_char	gdb/stubs/m32r-stub.c	/^set_char (unsigned char *addr, unsigned char val)$/;"	f	file:
set_charset_sfunc	gdb/charset.c	/^set_charset_sfunc (const char *charset, int from_tty, $/;"	f	file:
set_check	gdb/language.c	/^set_check (const char *ignore, int from_tty)$/;"	f	file:
set_circular_trace_buffer	gdb/remote.c	/^remote_target::set_circular_trace_buffer (int val)$/;"	f	class:remote_target
set_circular_trace_buffer	gdb/target-delegates.c	/^debug_target::set_circular_trace_buffer (int arg0)$/;"	f	class:debug_target
set_circular_trace_buffer	gdb/target-delegates.c	/^dummy_target::set_circular_trace_buffer (int arg0)$/;"	f	class:dummy_target
set_circular_trace_buffer	gdb/target-delegates.c	/^target_ops::set_circular_trace_buffer (int arg0)$/;"	f	class:target_ops
set_circular_trace_buffer	gdb/tracepoint.c	/^set_circular_trace_buffer (const char *args, int from_tty,$/;"	f	file:
set_cloexec_flag	gdb/gnulib/import/cloexec.c	/^set_cloexec_flag (int desc, bool value)$/;"	f
set_cmd	gdb/command.h	/^    set_cmd,$/;"	e	enum:cmd_types
set_cmd_cfunc	gdb/cli/cli-decode.c	/^set_cmd_cfunc (struct cmd_list_element *cmd, cmd_const_cfunc_ftype *cfunc)$/;"	f	file:
set_cmd_completer	gdb/cli/cli-decode.c	/^set_cmd_completer (struct cmd_list_element *cmd, completer_ftype *completer)$/;"	f
set_cmd_completer_handle_brkchars	gdb/cli/cli-decode.c	/^set_cmd_completer_handle_brkchars (struct cmd_list_element *cmd,$/;"	f
set_cmd_context	gdb/cli/cli-decode.c	/^set_cmd_context (struct cmd_list_element *cmd, void *context)$/;"	f
set_cmd_prefix	gdb/cli/cli-decode.c	/^set_cmd_prefix (struct cmd_list_element *c, struct cmd_list_element **list)$/;"	f	file:
set_cmd_sfunc	gdb/cli/cli-decode.c	/^set_cmd_sfunc (struct cmd_list_element *cmd, cmd_const_sfunc_ftype *sfunc)$/;"	f
set_cmse_veneer_addr_from_implib	bfd/elf32-arm.c	/^set_cmse_veneer_addr_from_implib (struct bfd_link_info *info,$/;"	f	file:
set_code_cache	gdb/target-dcache.c	/^set_code_cache (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_command	gdb/guile/scm-param.c	/^  struct cmd_list_element *set_command;$/;"	m	struct:_param_smob	typeref:struct:_param_smob::cmd_list_element	file:
set_command	gdb/printcmd.c	/^set_command (const char *exp, int from_tty)$/;"	f	file:
set_compile_args	gdb/compile/compile.c	/^set_compile_args (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_completion_after_number	gdb/linespec.c	/^set_completion_after_number (linespec_parser *parser,$/;"	f	file:
set_completion_defaults	readline/complete.c	/^set_completion_defaults (what_to_do)$/;"	f	file:
set_condition_evaluation_mode	gdb/breakpoint.c	/^set_condition_evaluation_mode (const char *args, int from_tty,$/;"	f	file:
set_continue_thread	gdb/remote.c	/^remote_target::set_continue_thread (ptid_t ptid)$/;"	f	class:remote_target
set_control	gdb/nat/x86-dregs.h	/^    void (*set_control) (unsigned long);$/;"	m	struct:x86_dr_low_type
set_coredump_filter	gdb/testsuite/gdb.base/coredump-filter.c	/^set_coredump_filter (int v)$/;"	f
set_cp_abi_as_auto_default	gdb/cp-abi.c	/^set_cp_abi_as_auto_default (const char *short_name)$/;"	f
set_cp_abi_cmd	gdb/cp-abi.c	/^set_cp_abi_cmd (const char *args, int from_tty)$/;"	f	file:
set_cplus_marker_for_demangling	libiberty/cplus-dem.c	/^set_cplus_marker_for_demangling (int ch)$/;"	f
set_cris_dwarf2_cfi	gdb/cris-tdep.c	/^set_cris_dwarf2_cfi (const char *ignore_args, int from_tty, $/;"	f	file:
set_cris_mode	gdb/cris-tdep.c	/^set_cris_mode (const char *ignore_args, int from_tty, $/;"	f	file:
set_cris_version	gdb/cris-tdep.c	/^set_cris_version (const char *ignore_args, int from_tty, $/;"	f	file:
set_cu_language	gdb/dwarf2read.c	/^set_cu_language (unsigned int lang, struct dwarf2_cu *cu)$/;"	f	file:
set_current_inferior	gdb/inferior.c	/^set_current_inferior (struct inferior *inf)$/;"	f
set_current_program_space	gdb/progspace.c	/^set_current_program_space (struct program_space *pspace)$/;"	f
set_current_sal_from_frame	gdb/stack.c	/^set_current_sal_from_frame (struct frame_info *frame)$/;"	f
set_current_source_symtab_and_line	gdb/source.c	/^set_current_source_symtab_and_line (const symtab_and_line &sal)$/;"	f
set_current_traceframe	gdb/tracepoint.c	/^set_current_traceframe (int num)$/;"	f
set_custom_word_point	gdb/completer.h	/^  void set_custom_word_point (int point)$/;"	f	class:completion_tracker
set_cwd_command	gdb/infcmd.c	/^set_cwd_command (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_dcache_command	gdb/dcache.c	/^set_dcache_command (const char *arg, int from_tty)$/;"	f	file:
set_dcache_line_size	gdb/dcache.c	/^set_dcache_line_size (const char *args, int from_tty,$/;"	f	file:
set_dcache_size	gdb/dcache.c	/^set_dcache_size (const char *args, int from_tty,$/;"	f	file:
set_ddddd	sim/ppc/hw_phb.c	/^set_ddddd(device_unit *address, unsigned val)$/;"	f	file:
set_debug	gdb/cli/cli-cmds.c	/^set_debug (const char *arg, int from_tty)$/;"	f	file:
set_debug_riscv_command	gdb/riscv-tdep.c	/^set_debug_riscv_command (const char *args, int from_tty)$/;"	f	file:
set_debug_symfile	gdb/symfile-debug.c	/^set_debug_symfile (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_debug_traps	gdb/stubs/i386-stub.c	/^set_debug_traps (void)$/;"	f
set_debug_traps	gdb/stubs/m32r-stub.c	/^set_debug_traps (void)$/;"	f
set_debug_traps	gdb/stubs/m68k-stub.c	/^set_debug_traps ()$/;"	f
set_debug_traps	gdb/stubs/sparc-stub.c	/^set_debug_traps (void)$/;"	f
set_debug_vma	bfd/dwarf2.c	/^set_debug_vma (bfd *orig_bfd, bfd *debug_bfd)$/;"	f	file:
set_decnumber_context	gdb/target-float.c	/^set_decnumber_context (decContext *ctx, const struct type *type)$/;"	f	file:
set_default_aarch64_dis_options	opcodes/aarch64-dis.c	/^set_default_aarch64_dis_options (struct disassemble_info *info ATTRIBUTE_UNUSED)$/;"	f	file:
set_default_loongarch_dis_options	opcodes/loongarch-dis.c	/^set_default_loongarch_dis_options (void)$/;"	f	file:
set_default_mips_dis_options	opcodes/mips-dis.c	/^set_default_mips_dis_options (struct disassemble_info *info)$/;"	f	file:
set_default_riscv_dis_options	opcodes/riscv-dis.c	/^set_default_riscv_dis_options (void)$/;"	f	file:
set_default_source_symtab_and_line	gdb/source.c	/^set_default_source_symtab_and_line (void)$/;"	f
set_deftext	readline/examples/rl.c	/^set_deftext ()$/;"	f	file:
set_deftext	readline/examples/rlevent.c	/^set_deftext ()$/;"	f	file:
set_demangling_command	gdb/demangle.c	/^set_demangling_command (const char *ignore,$/;"	f	file:
set_descriptive_type	gdb/dwarf2read.c	/^set_descriptive_type (struct type *type, struct die_info *die,$/;"	f	file:
set_desired_thread	gdb/gdbserver/target.c	/^set_desired_thread ()$/;"	f
set_die_type	gdb/dwarf2read.c	/^set_die_type (struct die_info *die, struct type *type, struct dwarf2_cu *cu)$/;"	f	file:
set_dir_from	depcomp	/^set_dir_from ()$/;"	f
set_directories_command	gdb/source.c	/^set_directories_command (const char *args,$/;"	f	file:
set_disable_randomization	gdb/infrun.c	/^set_disable_randomization (const char *args, int from_tty,$/;"	f	file:
set_disassembler_options	gdb/disasm.c	/^set_disassembler_options (char *prospective_options)$/;"	f
set_disassembler_options_sfunc	gdb/disasm.c	/^set_disassembler_options_sfunc (const char *args, int from_tty,$/;"	f	file:
set_disassembly_style_sfunc	gdb/arm-tdep.c	/^set_disassembly_style_sfunc (const char *args, int from_tty,$/;"	f	file:
set_disconnected_tracing	gdb/remote.c	/^remote_target::set_disconnected_tracing (int val)$/;"	f	class:remote_target
set_disconnected_tracing	gdb/target-delegates.c	/^debug_target::set_disconnected_tracing (int arg0)$/;"	f	class:debug_target
set_disconnected_tracing	gdb/target-delegates.c	/^dummy_target::set_disconnected_tracing (int arg0)$/;"	f	class:dummy_target
set_disconnected_tracing	gdb/target-delegates.c	/^target_ops::set_disconnected_tracing (int arg0)$/;"	f	class:target_ops
set_disconnected_tracing	gdb/tracepoint.c	/^set_disconnected_tracing (const char *args, int from_tty,$/;"	f	file:
set_dlx_skip_hi16_flag	bfd/elf32-dlx.c	/^set_dlx_skip_hi16_flag (int flag)$/;"	f
set_dmap_register	sim/d10v/interp.c	/^set_dmap_register (SIM_DESC sd, int reg_nr, unsigned long value)$/;"	f	file:
set_doc	gdb/guile/scm-param.c	/^  char *set_doc;$/;"	m	struct:_param_smob	file:
set_doc	gdb/python/lib/gdb/command/prompt.py	/^    set_doc = "Set the extended prompt."$/;"	v	class:_ExtendedPrompt
set_doc_cst	gdb/python/py-param.c	/^static PyObject *set_doc_cst;$/;"	v	file:
set_doc_keyword	gdb/guile/scm-param.c	/^static SCM set_doc_keyword;$/;"	v	file:
set_dr	sim/sh/interp.c	/^set_dr (int n, double exp)$/;"	f	file:
set_driver_filename	include/gcc-interface.h	/^  char *(*set_driver_filename) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_dwarf2_per_objfile	gdb/dwarf2read.c	/^set_dwarf2_per_objfile (struct objfile *objfile,$/;"	f
set_dwarf_cmd	gdb/dwarf2read.c	/^set_dwarf_cmd (const char *args, int from_tty)$/;"	f	file:
set_dwarf_cmdlist	gdb/dwarf2read.c	/^static struct cmd_list_element *set_dwarf_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_dwarf_regnum	gdb/m32c-tdep.c	/^set_dwarf_regnum (struct m32c_reg *reg, int num)$/;"	f	file:
set_edit_mode	readline/examples/rlfe/rlfe.c	/^static void set_edit_mode ()$/;"	f	file:
set_editing	gdb/top.c	/^set_editing (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_editing_cmd_var	gdb/event-top.c	/^int set_editing_cmd_var;$/;"	v
set_edr_register	sim/frv/interrupts.c	/^set_edr_register ($/;"	f	file:
set_elem_idx_out_of_range_error	opcodes/aarch64-opc.c	/^set_elem_idx_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_empty	gdb/addrmap.c	/^  void (*set_empty) (struct addrmap *self,$/;"	m	struct:addrmap_funcs	file:
set_enable_mach_exceptions	gdb/darwin-nat.c	/^set_enable_mach_exceptions (const char *args, int from_tty,$/;"	f	file:
set_enabled	gdb/python/lib/gdb/frames.py	/^def set_enabled(filter_item, state):$/;"	f
set_endian	gdb/arch-utils.c	/^set_endian (const char *ignore_args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_endian_string	gdb/arch-utils.c	/^static const char *set_endian_string;$/;"	v	file:
set_environment_command	gdb/infcmd.c	/^set_environment_command (const char *arg, int from_tty)$/;"	f	file:
set_error	gdb/xml-support.c	/^  void set_error (gdb_exception error)$/;"	f	struct:gdb_xml_parser
set_error	opcodes/aarch64-opc.c	/^set_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_event_location_string	gdb/location.c	/^set_event_location_string (struct event_location *location,$/;"	f
set_exception_status_registers	sim/frv/interrupts.c	/^set_exception_status_registers ($/;"	f	file:
set_exceptions_cmd	gdb/gnu-nat.c	/^set_exceptions_cmd (const char *args, int from_tty)$/;"	f	file:
set_exceptions_cmd	gdb/gnu-nat.c	/^set_exceptions_cmd (int arg, int from_tty)$/;"	f	file:
set_exec_direction_func	gdb/infrun.c	/^set_exec_direction_func (const char *args, int from_tty,$/;"	f	file:
set_executing	gdb/thread.c	/^set_executing (ptid_t ptid, int executing)$/;"	f
set_ext_lang_command	gdb/symfile.c	/^set_ext_lang_command (const char *args,$/;"	f	file:
set_fast_tracepoint_jump	gdb/gdbserver/mem-break.c	/^set_fast_tracepoint_jump (CORE_ADDR where,$/;"	f
set_fff	sim/ppc/hw_phb.c	/^set_fff(device_unit *address, unsigned val)$/;"	f	file:
set_field_fns	include/xtensa-isa-internal.h	/^  xtensa_set_field_fn *set_field_fns;	\/* Array[field_id].  *\/$/;"	m	struct:xtensa_slot_internal_struct
set_fields_bitsize	include/opcode/cgen.h	/^  void (*set_fields_bitsize) (CGEN_FIELDS *fields_, int size_);$/;"	m	struct:cgen_cpu_desc
set_fields_bitsize	opcodes/epiphany-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/fr30-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/frv-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/ip2k-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/iq2000-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/lm32-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/m32c-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/m32r-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/mep-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/mt-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/or1k-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/xc16x-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_fields_bitsize	opcodes/xstormy16-opc.c	/^set_fields_bitsize (CGEN_FIELDS *fields, int size)$/;"	f	file:
set_flags	sim/m32c/reg.c	/^set_flags (int mask, int newbits)$/;"	f
set_flags	sim/rx/reg.c	/^set_flags (int mask, int newbits)$/;"	f
set_flags_for_add32	sim/aarch64/simulator.c	/^set_flags_for_add32 (sim_cpu *cpu, int32_t value1, int32_t value2)$/;"	f	file:
set_flags_for_add64	sim/aarch64/simulator.c	/^set_flags_for_add64 (sim_cpu *cpu, uint64_t value1, uint64_t value2)$/;"	f	file:
set_flags_for_binop32	sim/aarch64/simulator.c	/^set_flags_for_binop32 (sim_cpu *cpu, uint32_t result)$/;"	f	file:
set_flags_for_binop64	sim/aarch64/simulator.c	/^set_flags_for_binop64 (sim_cpu *cpu, uint64_t result)$/;"	f	file:
set_flags_for_double_compare	sim/aarch64/simulator.c	/^set_flags_for_double_compare (sim_cpu *cpu, double dval1, double dval2)$/;"	f	file:
set_flags_for_float_compare	sim/aarch64/simulator.c	/^set_flags_for_float_compare (sim_cpu *cpu, float fvalue1, float fvalue2)$/;"	f	file:
set_flags_for_sub32	sim/aarch64/simulator.c	/^set_flags_for_sub32 (sim_cpu *cpu, uint32_t value1, uint32_t value2)$/;"	f	file:
set_flags_for_sub64	sim/aarch64/simulator.c	/^set_flags_for_sub64 (sim_cpu *cpu, uint64_t value1, uint64_t value2)$/;"	f	file:
set_flags_mask	include/opcode/m68hc11.h	/^  unsigned char  set_flags_mask;$/;"	m	struct:m68hc11_opcode
set_flags_mask	include/opcode/xgate.h	/^  unsigned char set_flags_mask; \/* CCR flags set.  *\/$/;"	m	struct:xgate_opcode
set_flags_mask	sim/m68hc11/gencode.c	/^  unsigned char	 set_flags_mask;$/;"	m	struct:m6811_opcode_def	file:
set_fn	include/xtensa-isa-internal.h	/^  xtensa_set_slot_fn set_fn;$/;"	m	struct:xtensa_slot_internal_struct
set_foo	gdb/testsuite/gdb.cp/pr9594.cc	/^void Foo::set_foo (int value)$/;"	f	class:Foo
set_fp_exception_registers	sim/frv/interrupts.c	/^set_fp_exception_registers ($/;"	f	file:
set_fp_model_sfunc	gdb/arm-tdep.c	/^set_fp_model_sfunc (const char *args, int from_tty,$/;"	f	file:
set_fpscr1	sim/sh/interp.c	/^set_fpscr1 (int x)$/;"	f	file:
set_fptr_entry	bfd/elf64-ia64-vms.c	/^set_fptr_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_fptr_entry	bfd/elfnn-ia64.c	/^set_fptr_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_fsr	sim/erc32/float.c	/^set_fsr(fsr)$/;"	f
set_func	gdb/guile/scm-param.c	/^  SCM set_func;$/;"	m	struct:_param_smob	file:
set_func	readline/bind.c	/^  _rl_sv_func_t *set_func;$/;"	m	struct:__anon2103	file:
set_func_keyword	gdb/guile/scm-param.c	/^static SCM set_func_keyword;$/;"	v	file:
set_function_addr	gdb/ia64-tdep.h	/^  void (*set_function_addr) (struct regcache *regcache, CORE_ADDR func_addr);$/;"	m	struct:ia64_infcall_ops
set_gdb_breakpoint	gdb/gdbserver/mem-break.c	/^set_gdb_breakpoint (char z_type, CORE_ADDR addr, int kind, int *err)$/;"	f
set_gdb_breakpoint_1	gdb/gdbserver/mem-break.c	/^set_gdb_breakpoint_1 (char z_type, CORE_ADDR addr, int kind, int *err)$/;"	f	file:
set_gdb_completion_word_break_characters	gdb/completer.c	/^set_gdb_completion_word_break_characters (completer_ftype *fn)$/;"	f
set_gdb_data_directory	gdb/main.c	/^set_gdb_data_directory (const char *new_datadir)$/;"	f
set_gdb_datadir	gdb/top.c	/^set_gdb_datadir (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_gdbarch_addr_bit	gdb/gdbarch.c	/^set_gdbarch_addr_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_addr_bits_remove	gdb/gdbarch.c	/^set_gdbarch_addr_bits_remove (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_address_class_name_to_type_flags	gdb/gdbarch.c	/^set_gdbarch_address_class_name_to_type_flags (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_address_class_type_flags	gdb/gdbarch.c	/^set_gdbarch_address_class_type_flags (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_address_class_type_flags_to_name	gdb/gdbarch.c	/^set_gdbarch_address_class_type_flags_to_name (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_address_to_pointer	gdb/gdbarch.c	/^set_gdbarch_address_to_pointer (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_addressable_memory_unit_size	gdb/gdbarch.c	/^set_gdbarch_addressable_memory_unit_size (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_adjust_breakpoint_address	gdb/gdbarch.c	/^set_gdbarch_adjust_breakpoint_address (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_adjust_dwarf2_addr	gdb/gdbarch.c	/^set_gdbarch_adjust_dwarf2_addr (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_adjust_dwarf2_line	gdb/gdbarch.c	/^set_gdbarch_adjust_dwarf2_line (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_auto_charset	gdb/gdbarch.c	/^set_gdbarch_auto_charset (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_auto_wide_charset	gdb/gdbarch.c	/^set_gdbarch_auto_wide_charset (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_auxv_parse	gdb/gdbarch.c	/^set_gdbarch_auxv_parse (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ax_pseudo_register_collect	gdb/gdbarch.c	/^set_gdbarch_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ax_pseudo_register_push_stack	gdb/gdbarch.c	/^set_gdbarch_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_believe_pcc_promotion	gdb/gdbarch.c	/^set_gdbarch_believe_pcc_promotion (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_bits_big_endian	gdb/gdbarch.c	/^set_gdbarch_bits_big_endian (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_breakpoint_from_pc	gdb/gdbarch.c	/^set_gdbarch_breakpoint_from_pc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_breakpoint_kind_from_current_state	gdb/gdbarch.c	/^set_gdbarch_breakpoint_kind_from_current_state (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_breakpoint_kind_from_pc	gdb/gdbarch.c	/^set_gdbarch_breakpoint_kind_from_pc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_call_dummy_location	gdb/gdbarch.c	/^set_gdbarch_call_dummy_location (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_cannot_fetch_register	gdb/gdbarch.c	/^set_gdbarch_cannot_fetch_register (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_cannot_step_breakpoint	gdb/gdbarch.c	/^set_gdbarch_cannot_step_breakpoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_cannot_store_register	gdb/gdbarch.c	/^set_gdbarch_cannot_store_register (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_char_signed	gdb/gdbarch.c	/^set_gdbarch_char_signed (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_code_of_frame_writable	gdb/gdbarch.c	/^set_gdbarch_code_of_frame_writable (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_coff_make_msymbol_special	gdb/gdbarch.c	/^set_gdbarch_coff_make_msymbol_special (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_convert_from_func_ptr_addr	gdb/gdbarch.c	/^set_gdbarch_convert_from_func_ptr_addr (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_convert_register_p	gdb/gdbarch.c	/^set_gdbarch_convert_register_p (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_info_proc	gdb/gdbarch.c	/^set_gdbarch_core_info_proc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_pid_to_str	gdb/gdbarch.c	/^set_gdbarch_core_pid_to_str (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_read_description	gdb/gdbarch.c	/^set_gdbarch_core_read_description (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_thread_name	gdb/gdbarch.c	/^set_gdbarch_core_thread_name (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_xfer_shared_libraries	gdb/gdbarch.c	/^set_gdbarch_core_xfer_shared_libraries (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_xfer_shared_libraries_aix	gdb/gdbarch.c	/^set_gdbarch_core_xfer_shared_libraries_aix (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_core_xfer_siginfo	gdb/gdbarch.c	/^set_gdbarch_core_xfer_siginfo (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_decr_pc_after_break	gdb/gdbarch.c	/^set_gdbarch_decr_pc_after_break (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_deprecated_fp_regnum	gdb/gdbarch.c	/^set_gdbarch_deprecated_fp_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_deprecated_function_start_offset	gdb/gdbarch.c	/^set_gdbarch_deprecated_function_start_offset (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_disassembler_options	gdb/gdbarch.c	/^set_gdbarch_disassembler_options (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_displaced_step_copy_insn	gdb/gdbarch.c	/^set_gdbarch_displaced_step_copy_insn (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_displaced_step_fixup	gdb/gdbarch.c	/^set_gdbarch_displaced_step_fixup (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_displaced_step_hw_singlestep	gdb/gdbarch.c	/^set_gdbarch_displaced_step_hw_singlestep (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_displaced_step_location	gdb/gdbarch.c	/^set_gdbarch_displaced_step_location (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_double_bit	gdb/gdbarch.c	/^set_gdbarch_double_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_double_format	gdb/gdbarch.c	/^set_gdbarch_double_format (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dtrace_disable_probe	gdb/gdbarch.c	/^set_gdbarch_dtrace_disable_probe (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dtrace_enable_probe	gdb/gdbarch.c	/^set_gdbarch_dtrace_enable_probe (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dtrace_parse_probe_argument	gdb/gdbarch.c	/^set_gdbarch_dtrace_parse_probe_argument (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dtrace_probe_is_enabled	gdb/gdbarch.c	/^set_gdbarch_dtrace_probe_is_enabled (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dummy_id	gdb/gdbarch.c	/^set_gdbarch_dummy_id (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dwarf2_addr_size	gdb/gdbarch.c	/^set_gdbarch_dwarf2_addr_size (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_dwarf2_reg_to_regnum	gdb/gdbarch.c	/^set_gdbarch_dwarf2_reg_to_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ecoff_reg_to_regnum	gdb/gdbarch.c	/^set_gdbarch_ecoff_reg_to_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_elf_make_msymbol_special	gdb/gdbarch.c	/^set_gdbarch_elf_make_msymbol_special (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_execute_dwarf_cfa_vendor_op	gdb/gdbarch.c	/^set_gdbarch_execute_dwarf_cfa_vendor_op (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_fast_tracepoint_valid_at	gdb/gdbarch.c	/^set_gdbarch_fast_tracepoint_valid_at (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_fetch_pointer_argument	gdb/gdbarch.c	/^set_gdbarch_fetch_pointer_argument (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_fetch_tls_load_module_address	gdb/gdbarch.c	/^set_gdbarch_fetch_tls_load_module_address (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_find_memory_regions	gdb/gdbarch.c	/^set_gdbarch_find_memory_regions (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_float_bit	gdb/gdbarch.c	/^set_gdbarch_float_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_float_format	gdb/gdbarch.c	/^set_gdbarch_float_format (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_floatformat_for_type	gdb/gdbarch.c	/^set_gdbarch_floatformat_for_type (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_fp0_regnum	gdb/gdbarch.c	/^set_gdbarch_fp0_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_frame_align	gdb/gdbarch.c	/^set_gdbarch_frame_align (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_frame_args_skip	gdb/gdbarch.c	/^set_gdbarch_frame_args_skip (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_frame_num_args	gdb/gdbarch.c	/^set_gdbarch_frame_num_args (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_frame_red_zone_size	gdb/gdbarch.c	/^set_gdbarch_frame_red_zone_size (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_from_file	gdb/arch-utils.c	/^set_gdbarch_from_file (bfd *abfd)$/;"	f
set_gdbarch_gcc_target_options	gdb/gdbarch.c	/^set_gdbarch_gcc_target_options (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_gcore_bfd_target	gdb/gdbarch.c	/^set_gdbarch_gcore_bfd_target (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_gdb_signal_from_target	gdb/gdbarch.c	/^set_gdbarch_gdb_signal_from_target (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_gdb_signal_to_target	gdb/gdbarch.c	/^set_gdbarch_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_gen_return_address	gdb/gdbarch.c	/^set_gdbarch_gen_return_address (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_get_longjmp_target	gdb/gdbarch.c	/^set_gdbarch_get_longjmp_target (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_get_siginfo_type	gdb/gdbarch.c	/^set_gdbarch_get_siginfo_type (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_get_syscall_number	gdb/gdbarch.c	/^set_gdbarch_get_syscall_number (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_gnu_triplet_regexp	gdb/gdbarch.c	/^set_gdbarch_gnu_triplet_regexp (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_guess_tracepoint_registers	gdb/gdbarch.c	/^set_gdbarch_guess_tracepoint_registers (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_half_bit	gdb/gdbarch.c	/^set_gdbarch_half_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_half_format	gdb/gdbarch.c	/^set_gdbarch_half_format (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_handle_segmentation_fault	gdb/gdbarch.c	/^set_gdbarch_handle_segmentation_fault (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_has_dos_based_file_system	gdb/gdbarch.c	/^set_gdbarch_has_dos_based_file_system (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_has_global_breakpoints	gdb/gdbarch.c	/^set_gdbarch_has_global_breakpoints (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_has_global_solist	gdb/gdbarch.c	/^set_gdbarch_has_global_solist (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_has_shared_address_space	gdb/gdbarch.c	/^set_gdbarch_has_shared_address_space (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_have_nonsteppable_watchpoint	gdb/gdbarch.c	/^set_gdbarch_have_nonsteppable_watchpoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_in_indirect_branch_thunk	gdb/gdbarch.c	/^set_gdbarch_in_indirect_branch_thunk (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_in_solib_return_trampoline	gdb/gdbarch.c	/^set_gdbarch_in_solib_return_trampoline (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_infcall_mmap	gdb/gdbarch.c	/^set_gdbarch_infcall_mmap (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_infcall_munmap	gdb/gdbarch.c	/^set_gdbarch_infcall_munmap (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_info_proc	gdb/gdbarch.c	/^set_gdbarch_info_proc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_inner_than	gdb/gdbarch.c	/^set_gdbarch_inner_than (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_insn_is_call	gdb/gdbarch.c	/^set_gdbarch_insn_is_call (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_insn_is_jump	gdb/gdbarch.c	/^set_gdbarch_insn_is_jump (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_insn_is_ret	gdb/gdbarch.c	/^set_gdbarch_insn_is_ret (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_int_bit	gdb/gdbarch.c	/^set_gdbarch_int_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_integer_to_address	gdb/gdbarch.c	/^set_gdbarch_integer_to_address (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_iterate_over_objfiles_in_search_order	gdb/gdbarch.c	/^set_gdbarch_iterate_over_objfiles_in_search_order (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_iterate_over_regset_sections	gdb/gdbarch.c	/^set_gdbarch_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_long_bit	gdb/gdbarch.c	/^set_gdbarch_long_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_long_double_bit	gdb/gdbarch.c	/^set_gdbarch_long_double_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_long_double_format	gdb/gdbarch.c	/^set_gdbarch_long_double_format (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_long_long_bit	gdb/gdbarch.c	/^set_gdbarch_long_long_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_make_corefile_notes	gdb/gdbarch.c	/^set_gdbarch_make_corefile_notes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_make_symbol_special	gdb/gdbarch.c	/^set_gdbarch_make_symbol_special (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_max_insn_length	gdb/gdbarch.c	/^set_gdbarch_max_insn_length (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_memory_insert_breakpoint	gdb/gdbarch.c	/^set_gdbarch_memory_insert_breakpoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_memory_remove_breakpoint	gdb/gdbarch.c	/^set_gdbarch_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_num_pseudo_regs	gdb/gdbarch.c	/^set_gdbarch_num_pseudo_regs (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_num_regs	gdb/gdbarch.c	/^set_gdbarch_num_regs (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_overlay_update	gdb/gdbarch.c	/^set_gdbarch_overlay_update (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_pc_regnum	gdb/gdbarch.c	/^set_gdbarch_pc_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_pointer_to_address	gdb/gdbarch.c	/^set_gdbarch_pointer_to_address (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_print_auxv_entry	gdb/gdbarch.c	/^set_gdbarch_print_auxv_entry (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_print_float_info	gdb/gdbarch.c	/^set_gdbarch_print_float_info (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_print_insn	gdb/gdbarch.c	/^set_gdbarch_print_insn (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_print_registers_info	gdb/gdbarch.c	/^set_gdbarch_print_registers_info (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_print_vector_info	gdb/gdbarch.c	/^set_gdbarch_print_vector_info (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_process_record	gdb/gdbarch.c	/^set_gdbarch_process_record (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_process_record_signal	gdb/gdbarch.c	/^set_gdbarch_process_record_signal (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ps_regnum	gdb/gdbarch.c	/^set_gdbarch_ps_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_pseudo_register_read	gdb/gdbarch.c	/^set_gdbarch_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_pseudo_register_read_value	gdb/gdbarch.c	/^set_gdbarch_pseudo_register_read_value (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_pseudo_register_write	gdb/gdbarch.c	/^set_gdbarch_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ptr_bit	gdb/gdbarch.c	/^set_gdbarch_ptr_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_push_dummy_call	gdb/gdbarch.c	/^set_gdbarch_push_dummy_call (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_push_dummy_code	gdb/gdbarch.c	/^set_gdbarch_push_dummy_code (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_ravenscar_ops	gdb/gdbarch.c	/^set_gdbarch_ravenscar_ops (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_read_pc	gdb/gdbarch.c	/^set_gdbarch_read_pc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_record_special_symbol	gdb/gdbarch.c	/^set_gdbarch_record_special_symbol (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_register_name	gdb/gdbarch.c	/^set_gdbarch_register_name (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_register_reggroup_p	gdb/gdbarch.c	/^set_gdbarch_register_reggroup_p (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_register_sim_regno	gdb/gdbarch.c	/^set_gdbarch_register_sim_regno (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_register_to_value	gdb/gdbarch.c	/^set_gdbarch_register_to_value (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_register_type	gdb/gdbarch.c	/^set_gdbarch_register_type (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_relocate_instruction	gdb/gdbarch.c	/^set_gdbarch_relocate_instruction (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_remote_register_number	gdb/gdbarch.c	/^set_gdbarch_remote_register_number (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_return_in_first_hidden_param_p	gdb/gdbarch.c	/^set_gdbarch_return_in_first_hidden_param_p (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_return_value	gdb/gdbarch.c	/^set_gdbarch_return_value (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_sdb_reg_to_regnum	gdb/gdbarch.c	/^set_gdbarch_sdb_reg_to_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_short_bit	gdb/gdbarch.c	/^set_gdbarch_short_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_significant_addr_bit	gdb/gdbarch.c	/^set_gdbarch_significant_addr_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_single_step_through_delay	gdb/gdbarch.c	/^set_gdbarch_single_step_through_delay (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_entrypoint	gdb/gdbarch.c	/^set_gdbarch_skip_entrypoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_main_prologue	gdb/gdbarch.c	/^set_gdbarch_skip_main_prologue (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_permanent_breakpoint	gdb/gdbarch.c	/^set_gdbarch_skip_permanent_breakpoint (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_prologue	gdb/gdbarch.c	/^set_gdbarch_skip_prologue (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_solib_resolver	gdb/gdbarch.c	/^set_gdbarch_skip_solib_resolver (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_skip_trampoline_code	gdb/gdbarch.c	/^set_gdbarch_skip_trampoline_code (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_software_single_step	gdb/gdbarch.c	/^set_gdbarch_software_single_step (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_sofun_address_maybe_missing	gdb/gdbarch.c	/^set_gdbarch_sofun_address_maybe_missing (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_solib_symbols_extension	gdb/gdbarch.c	/^set_gdbarch_solib_symbols_extension (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_sp_regnum	gdb/gdbarch.c	/^set_gdbarch_sp_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stab_reg_to_regnum	gdb/gdbarch.c	/^set_gdbarch_stab_reg_to_regnum (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stabs_argument_has_addr	gdb/gdbarch.c	/^set_gdbarch_stabs_argument_has_addr (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stack_frame_destroyed_p	gdb/gdbarch.c	/^set_gdbarch_stack_frame_destroyed_p (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_gdb_register_prefix	gdb/gdbarch.c	/^set_gdbarch_stap_gdb_register_prefix (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_gdb_register_suffix	gdb/gdbarch.c	/^set_gdbarch_stap_gdb_register_suffix (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_integer_prefixes	gdb/gdbarch.c	/^set_gdbarch_stap_integer_prefixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_integer_suffixes	gdb/gdbarch.c	/^set_gdbarch_stap_integer_suffixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_is_single_operand	gdb/gdbarch.c	/^set_gdbarch_stap_is_single_operand (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_parse_special_token	gdb/gdbarch.c	/^set_gdbarch_stap_parse_special_token (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_register_indirection_prefixes	gdb/gdbarch.c	/^set_gdbarch_stap_register_indirection_prefixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_register_indirection_suffixes	gdb/gdbarch.c	/^set_gdbarch_stap_register_indirection_suffixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_register_prefixes	gdb/gdbarch.c	/^set_gdbarch_stap_register_prefixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_stap_register_suffixes	gdb/gdbarch.c	/^set_gdbarch_stap_register_suffixes (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_static_transform_name	gdb/gdbarch.c	/^set_gdbarch_static_transform_name (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_sw_breakpoint_from_kind	gdb/gdbarch.c	/^set_gdbarch_sw_breakpoint_from_kind (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_syscalls_info	gdb/gdbarch.c	/^set_gdbarch_syscalls_info (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_type_align	gdb/gdbarch.c	/^set_gdbarch_type_align (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_unwind_pc	gdb/gdbarch.c	/^set_gdbarch_unwind_pc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_unwind_sp	gdb/gdbarch.c	/^set_gdbarch_unwind_sp (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_valid_disassembler_options	gdb/gdbarch.c	/^set_gdbarch_valid_disassembler_options (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_value_from_register	gdb/gdbarch.c	/^set_gdbarch_value_from_register (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_value_to_register	gdb/gdbarch.c	/^set_gdbarch_value_to_register (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_vbit_in_delta	gdb/gdbarch.c	/^set_gdbarch_vbit_in_delta (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_virtual_frame_pointer	gdb/gdbarch.c	/^set_gdbarch_virtual_frame_pointer (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_vsyscall_range	gdb/gdbarch.c	/^set_gdbarch_vsyscall_range (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_vtable_function_descriptors	gdb/gdbarch.c	/^set_gdbarch_vtable_function_descriptors (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_wchar_bit	gdb/gdbarch.c	/^set_gdbarch_wchar_bit (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_wchar_signed	gdb/gdbarch.c	/^set_gdbarch_wchar_signed (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_write_pc	gdb/gdbarch.c	/^set_gdbarch_write_pc (struct gdbarch *gdbarch,$/;"	f
set_gdbarch_xml_syscall_file	gdb/gdbarch.c	/^set_gdbarch_xml_syscall_file (struct gdbarch *gdbarch,$/;"	f
set_general_process	gdb/remote.c	/^remote_target::set_general_process ()$/;"	f	class:remote_target
set_general_thread	gdb/remote.c	/^remote_target::set_general_thread (ptid_t ptid)$/;"	f	class:remote_target
set_global	gdb/testsuite/gdb.base/watchpoint-stops-at-right-insn.c	/^set_global (int val)$/;"	f
set_gnutarget	gdb/corefile.c	/^set_gnutarget (const char *newtarget)$/;"	f
set_gnutarget_command	gdb/corefile.c	/^set_gnutarget_command (const char *ignore, int from_tty,$/;"	f	file:
set_got_entry	bfd/elf64-ia64-vms.c	/^set_got_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_got_entry	bfd/elfnn-ia64.c	/^set_got_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_guile_command	gdb/guile/guile.c	/^set_guile_command (const char *args, int from_tty)$/;"	f	file:
set_guile_list	gdb/guile/guile.c	/^static struct cmd_list_element *set_guile_list;$/;"	v	typeref:struct:cmd_list_element	file:
set_h8300h	sim/h8300/compile.c	/^set_h8300h (unsigned long machine)$/;"	f
set_h_pc	sim/iq2000/iq2000.c	/^set_h_pc (SIM_CPU *cpu, PCADDR addr)$/;"	f
set_height_command	gdb/utils.c	/^set_height_command (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_hh_hh	sim/ppc/hw_phb.c	/^set_hh_hh(device_unit *address, unsigned val)$/;"	f	file:
set_history	gdb/top.c	/^set_history (const char *args, int from_tty)$/;"	f
set_history_filename	gdb/top.c	/^set_history_filename (const char *args,$/;"	f	file:
set_history_size_command	gdb/top.c	/^set_history_size_command (const char *args,$/;"	f	file:
set_host_charset_sfunc	gdb/charset.c	/^set_host_charset_sfunc (const char *charset, int from_tty,$/;"	f	file:
set_hw_attach_address	sim/common/hw-device.h	202;"	d
set_hw_data	sim/common/hw-device.h	151;"	d
set_hw_delete	sim/common/hw-base.c	/^set_hw_delete (struct hw *hw, hw_delete_callback method)$/;"	f
set_hw_detach_address	sim/common/hw-device.h	216;"	d
set_hw_dma_read_buffer	sim/common/hw-device.h	271;"	d
set_hw_dma_write_buffer	sim/common/hw-device.h	285;"	d
set_hw_finish_instance	sim/common/hw-instances.c	/^set_hw_finish_instance (struct hw *me,$/;"	f
set_hw_instance_read	sim/common/hw-instances.c	190;"	d	file:
set_hw_instance_read	sim/common/hw-instances.h	82;"	d
set_hw_instance_seek	sim/common/hw-instances.c	196;"	d	file:
set_hw_instance_seek	sim/common/hw-instances.h	106;"	d
set_hw_instance_write	sim/common/hw-instances.c	193;"	d	file:
set_hw_instance_write	sim/common/hw-instances.h	94;"	d
set_hw_io_read_buffer	sim/common/hw-device.h	235;"	d
set_hw_io_write_buffer	sim/common/hw-device.h	248;"	d
set_hw_port_event	sim/common/hw-ports.c	/^set_hw_port_event (struct hw *me,$/;"	f
set_hw_ports	sim/common/hw-ports.c	/^set_hw_ports (struct hw *me,$/;"	f
set_hw_reset	sim/common/hw-device.h	163;"	d
set_hw_unit_address_to_attach_address	sim/common/hw-device.h	367;"	d
set_hw_unit_decode	sim/common/hw-device.h	334;"	d
set_hw_unit_encode	sim/common/hw-device.h	346;"	d
set_hw_unit_size_to_attach_size	sim/common/hw-device.h	379;"	d
set_ignore_count	gdb/breakpoint.c	/^set_ignore_count (int bptnum, int count, int from_tty)$/;"	f
set_ignore_sigint	gdb/linux-nat.c	/^set_ignore_sigint (struct lwp_info *lp, void *data)$/;"	f	file:
set_imap_register	sim/d10v/interp.c	/^set_imap_register (SIM_DESC sd, int reg_nr, unsigned long value)$/;"	f	file:
set_imm_out_of_range_error	opcodes/aarch64-opc.c	/^set_imm_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_index	bfd/coffgen.c	980;"	d	file:
set_inferior_args	gdb/infcmd.c	/^set_inferior_args (const char *newargs)$/;"	f
set_inferior_args_vector	gdb/infcmd.c	/^set_inferior_args_vector (int argc, char **argv)$/;"	f
set_inferior_cwd	gdb/gdbserver/inferiors.c	/^set_inferior_cwd (const char *cwd)$/;"	f
set_inferior_cwd	gdb/infcmd.c	/^set_inferior_cwd (const char *cwd)$/;"	f
set_inferior_io_terminal	gdb/infcmd.c	/^set_inferior_io_terminal (const char *terminal_name)$/;"	f
set_inferior_tty_command	gdb/infcmd.c	/^set_inferior_tty_command (const char *args, int from_tty,$/;"	f	file:
set_initial_gdb_ttystate	gdb/inflow.c	/^set_initial_gdb_ttystate (void)$/;"	f
set_initial_gprs	sim/mcore/interp.c	/^set_initial_gprs (SIM_CPU *cpu)$/;"	f	file:
set_initial_gprs	sim/microblaze/interp.c	/^set_initial_gprs (SIM_CPU *cpu)$/;"	f	file:
set_initial_gprs	sim/moxie/interp.c	/^set_initial_gprs (void)$/;"	f	file:
set_initial_language	gdb/symfile.c	/^set_initial_language (void)$/;"	f
set_input_radix	gdb/valprint.c	/^set_input_radix (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_input_radix_1	gdb/valprint.c	/^set_input_radix_1 (int from_tty, unsigned radix)$/;"	f	file:
set_int	sim/erc32/func.c	/^set_int(level, callback, arg)$/;"	f
set_int_operand	include/opcode/cgen.h	/^  void (*set_int_operand)$/;"	m	struct:cgen_cpu_desc
set_internal_problem_cmd	gdb/utils.c	/^set_internal_problem_cmd (const char *args, int from_tty)$/;"	f	file:
set_internalvar	gdb/value.c	/^set_internalvar (struct internalvar *var, struct value *val)$/;"	f
set_internalvar_component	gdb/value.c	/^set_internalvar_component (struct internalvar *var,$/;"	f
set_internalvar_function	gdb/value.c	/^set_internalvar_function (struct internalvar *var, struct internal_function *f)$/;"	f	file:
set_internalvar_integer	gdb/value.c	/^set_internalvar_integer (struct internalvar *var, LONGEST l)$/;"	f
set_internalvar_string	gdb/value.c	/^set_internalvar_string (struct internalvar *var, const char *string)$/;"	f
set_interp	gdb/interps.c	/^scoped_restore_interp::set_interp (const char *name)$/;"	f	class:scoped_restore_interp
set_interrupt	sim/ppc/hw_ide.c	/^set_interrupt(device *me,$/;"	f	file:
set_is_xinclude	gdb/xml-support.c	/^  void set_is_xinclude (bool is_xinclude)$/;"	f	struct:gdb_xml_parser
set_isa	sim/sh64/sh64.c	/^set_isa (SIM_CPU *current_cpu, int mode)$/;"	f
set_isr_exception_fields	sim/frv/interrupts.c	/^set_isr_exception_fields ($/;"	f	file:
set_item	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^set_item(zzz_type *c, int i, int val)$/;"	f
set_item	gdb/testsuite/gdb.python/py-prettyprint.c	/^set_item(zzz_type *c, int i, int val)$/;"	f
set_language	gdb/language.c	/^set_language (enum language lang)$/;"	f
set_language_command	gdb/language.c	/^set_language_command (const char *ignore,$/;"	f	file:
set_last_displayed_sal	gdb/stack.c	/^set_last_displayed_sal (int valid, struct program_space *pspace,$/;"	f	file:
set_last_name	libiberty/cp-demangle.c	/^  const char *set_last_name;$/;"	m	struct:d_standard_sub_info	file:
set_last_name_len	libiberty/cp-demangle.c	/^  int set_last_name_len;$/;"	m	struct:d_standard_sub_info	file:
set_last_source_file	gdb/buildsym.c	/^set_last_source_file (const char *name)$/;"	f
set_last_target_status	gdb/infrun.c	/^set_last_target_status (ptid_t ptid, struct target_waitstatus status)$/;"	f
set_least_recently_used	sim/frv/cache.c	/^set_least_recently_used (FRV_CACHE *cache, FRV_CACHE_TAG *tag)$/;"	f	file:
set_length_in_type_chain	gdb/stabsread.c	/^set_length_in_type_chain (struct type *type)$/;"	f	file:
set_libthread_db_search_path	gdb/linux-thread-db.c	/^set_libthread_db_search_path (const char *ignored, int from_tty,$/;"	f	file:
set_ll_ll	sim/ppc/hw_phb.c	/^set_ll_ll(device_unit *address, unsigned val)$/;"	f	file:
set_loc	bfd/elf-bfd.h	/^  unsigned int *set_loc;$/;"	m	struct:eh_cie_fde
set_location	gdb/contrib/exsummary.py	/^    def set_location(self, location):$/;"	m	class:Function
set_logging	gdb/cli/cli-interp.c	/^cli_interp_base::set_logging (ui_file_up logfile, bool logging_redirect)$/;"	f	class:cli_interp_base
set_logging	gdb/mi/mi-interp.c	/^mi_interp::set_logging (ui_file_up logfile, bool logging_redirect)$/;"	f	class:mi_interp
set_logging_command	gdb/cli/cli-logging.c	/^set_logging_command (const char *args, int from_tty)$/;"	f	file:
set_logging_off	gdb/cli/cli-logging.c	/^set_logging_off (const char *args, int from_tty)$/;"	f	file:
set_logging_on	gdb/cli/cli-logging.c	/^set_logging_on (const char *args, int from_tty)$/;"	f	file:
set_logging_overwrite	gdb/cli/cli-logging.c	/^set_logging_overwrite (const char *args,$/;"	f	file:
set_logging_redirect	gdb/cli/cli-logging.c	/^set_logging_redirect (const char *args,$/;"	f	file:
set_longjmp_breakpoint	gdb/breakpoint.c	/^set_longjmp_breakpoint (struct thread_info *tp, struct frame_id frame)$/;"	f
set_longjmp_breakpoint_for_call_dummy	gdb/breakpoint.c	/^set_longjmp_breakpoint_for_call_dummy (void)$/;"	f
set_main_name	gdb/symtab.c	/^set_main_name (const char *name, enum language lang)$/;"	f	file:
set_malloc_ptr	gdb/symtab.h	/^  const char *set_malloc_ptr (char *ptr)$/;"	f	class:demangle_result_storage
set_match	gdb/completer.h	/^  void set_match (const char *m, const char *m_for_lcd = NULL)$/;"	f	struct:completion_match_result
set_match	gdb/completer.h	/^  void set_match (const char *match)$/;"	f	class:completion_match
set_match	gdb/completer.h	/^  void set_match (const char *match)$/;"	f	class:completion_match_for_lcd
set_max_value_size	gdb/value.c	/^set_max_value_size (const char *args, int from_tty,$/;"	f	file:
set_mem_err	gdb/stubs/i386-stub.c	/^set_mem_err (void)$/;"	f
set_mem_err	gdb/stubs/m32r-stub.c	/^set_mem_err (void)$/;"	f	file:
set_mem_fault_trap	gdb/stubs/sparc-stub.c	/^set_mem_fault_trap (int enable)$/;"	f	file:
set_memory_packet_size	gdb/remote.c	/^set_memory_packet_size (const char *args, struct memory_packet_config *config)$/;"	f	file:
set_memory_read_packet_size	gdb/remote.c	/^set_memory_read_packet_size (const char *args, int from_tty)$/;"	f	file:
set_memory_write_packet_size	gdb/remote.c	/^set_memory_write_packet_size (const char *args, int from_tty)$/;"	f	file:
set_mi_async_command	gdb/mi/mi-main.c	/^set_mi_async_command (const char *args, int from_tty,$/;"	f	file:
set_mips64_transfers_32bit_regs	gdb/mips-tdep.c	/^set_mips64_transfers_32bit_regs (const char *args, int from_tty,$/;"	f	file:
set_mips_command	gdb/mips-tdep.c	/^set_mips_command (const char *args, int from_tty)$/;"	f	file:
set_mipsfpu_auto_command	gdb/mips-tdep.c	/^set_mipsfpu_auto_command (const char *args, int from_tty)$/;"	f	file:
set_mipsfpu_command	gdb/mips-tdep.c	/^set_mipsfpu_command (const char *args, int from_tty)$/;"	f	file:
set_mipsfpu_double_command	gdb/mips-tdep.c	/^set_mipsfpu_double_command (const char *args, int from_tty)$/;"	f	file:
set_mipsfpu_none_command	gdb/mips-tdep.c	/^set_mipsfpu_none_command (const char *args, int from_tty)$/;"	f	file:
set_mipsfpu_single_command	gdb/mips-tdep.c	/^set_mipsfpu_single_command (const char *args, int from_tty)$/;"	f	file:
set_missing_symtab	gdb/buildsym.c	/^set_missing_symtab (struct pending *pending_list,$/;"	f	file:
set_momentary_breakpoint	gdb/breakpoint.c	/^set_momentary_breakpoint (struct gdbarch *gdbarch, struct symtab_and_line sal,$/;"	f
set_momentary_breakpoint_at_pc	gdb/breakpoint.c	/^set_momentary_breakpoint_at_pc (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f
set_most_recently_used	sim/frv/cache.c	/^set_most_recently_used (FRV_CACHE *cache, FRV_CACHE_TAG *tag)$/;"	f	file:
set_mpx_cmd	gdb/i386-tdep.c	/^set_mpx_cmd (const char *args, int from_tty)$/;"	f	file:
set_multiplier_out_of_range_error	opcodes/aarch64-opc.c	/^set_multiplier_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_n	sim/ppc/hw_phb.c	/^set_n(device_unit *address)$/;"	f	file:
set_namestring	gdb/dbxread.c	/^set_namestring (struct objfile *objfile, const struct internal_nlist *nlist)$/;"	f	file:
set_native_target	gdb/target.c	/^set_native_target (target_ops *target)$/;"	f
set_next_address	gdb/printcmd.c	/^set_next_address (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
set_non_stop	gdb/infrun.c	/^set_non_stop (const char *args, int from_tty,$/;"	f	file:
set_noninvasive_cmd	gdb/gnu-nat.c	/^set_noninvasive_cmd (const char *args, int from_tty)$/;"	f	file:
set_nr_table_entry_fields	sim/igen/table.c	/^set_nr_table_entry_fields (table_entry *entry, int nr_fields)$/;"	f	file:
set_number_at	libiberty/regex.c	/^  set_number_at,$/;"	e	enum:__anon1180	file:
set_objfile_main_name	gdb/objfiles.c	/^set_objfile_main_name (struct objfile *objfile,$/;"	f
set_objfile_per_bfd	gdb/objfiles.c	/^set_objfile_per_bfd (struct objfile *objfile)$/;"	f
set_observer_mode	gdb/infrun.c	/^set_observer_mode (const char *args, int from_tty,$/;"	f	file:
set_offset_out_of_range_error	opcodes/aarch64-opc.c	/^set_offset_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_op	opcodes/i386-dis.c	/^set_op (bfd_vma op, int riprel)$/;"	f	file:
set_osabi	gdb/osabi.c	/^set_osabi (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_osabi_string	gdb/osabi.c	/^static const char *set_osabi_string;$/;"	v	file:
set_osz	sim/m32c/reg.c	/^set_osz (int value, int b)$/;"	f
set_osz	sim/rx/reg.c	/^set_osz (long long value, int b)$/;"	f
set_oszc	sim/m32c/reg.c	/^set_oszc (int value, int b, int c)$/;"	f
set_oszc	sim/rx/reg.c	/^set_oszc (long long value, int b, int c)$/;"	f
set_other_error	opcodes/aarch64-opc.c	/^set_other_error (aarch64_operand_error *mismatch_detail, int idx,$/;"	f	file:
set_out_of_range_error	opcodes/aarch64-opc.c	/^set_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_output_radix	gdb/valprint.c	/^set_output_radix (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_output_radix_1	gdb/valprint.c	/^set_output_radix_1 (int from_tty, unsigned radix)$/;"	f	file:
set_p	sim/ppc/hw_phb.c	/^set_p(device_unit *address)$/;"	f	file:
set_parameter_value	gdb/python/py-param.c	/^set_parameter_value (parmpy_object *self, PyObject *value)$/;"	f	file:
set_parity	gdb/serial.c	/^set_parity (const char *ignore_args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_partial_user	gdb/dwarf2read.c	/^set_partial_user (struct dwarf2_per_objfile *dwarf2_per_objfile)$/;"	f	file:
set_pc	gdb/gdbserver/linux-low.h	/^  void (*set_pc) (struct regcache *regcache, CORE_ADDR newpc);$/;"	m	struct:linux_target_ops
set_pending_status_callback	gdb/gdbserver/server.c	/^set_pending_status_callback (thread_info *thread)$/;"	f	file:
set_per_command_cmd	gdb/maint.c	/^set_per_command_cmd (const char *args, int from_tty)$/;"	f	file:
set_per_command_space	gdb/maint.c	/^set_per_command_space (int new_value)$/;"	f
set_per_command_time	gdb/maint.c	/^set_per_command_time (int new_value)$/;"	f
set_permissions	gdb/remote.c	/^remote_target::set_permissions ()$/;"	f	class:remote_target
set_permissions	gdb/target-delegates.c	/^debug_target::set_permissions ()$/;"	f	class:debug_target
set_permissions	gdb/target-delegates.c	/^dummy_target::set_permissions ()$/;"	f	class:dummy_target
set_permissions	gdb/target-delegates.c	/^target_ops::set_permissions ()$/;"	f	class:target_ops
set_pltoff_entry	bfd/elf64-ia64-vms.c	/^set_pltoff_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_pltoff_entry	bfd/elfnn-ia64.c	/^set_pltoff_entry (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
set_pointer_width	sim/m32c/reg.c	/^set_pointer_width (int bytes)$/;"	f
set_powerpc_command	gdb/rs6000-tdep.c	/^set_powerpc_command (const char *args, int from_tty)$/;"	f	file:
set_print	gdb/valprint.c	/^set_print (const char *arg, int from_tty)$/;"	f	file:
set_print_callback	include/gcc-interface.h	/^  void (*set_print_callback) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_print_raw	gdb/valprint.c	/^set_print_raw (const char *arg, int from_tty)$/;"	f	file:
set_print_type	gdb/typeprint.c	/^set_print_type (const char *arg, int from_tty)$/;"	f	file:
set_print_type_methods	gdb/typeprint.c	/^set_print_type_methods (const char *args,$/;"	f	file:
set_print_type_nested_types	gdb/typeprint.c	/^set_print_type_nested_types (const char *args, int from_tty,$/;"	f	file:
set_print_type_typedefs	gdb/typeprint.c	/^set_print_type_typedefs (const char *args,$/;"	f	file:
set_priority	gdb/python/lib/gdb/frames.py	/^def set_priority(filter_item, priority):$/;"	f
set_process_privilege	gdb/windows-nat.c	/^set_process_privilege (const char *privilege, BOOL enable)$/;"	f	file:
set_procfs_file_cmd	gdb/proc-api.c	/^set_procfs_file_cmd (const char *args,$/;"	f	file:
set_procfs_trace_cmd	gdb/proc-api.c	/^set_procfs_trace_cmd (const char *args,$/;"	f	file:
set_profile_option_mask	sim/common/sim-profile.c	/^set_profile_option_mask (SIM_DESC sd, const char *name, int mask, const char *arg)$/;"	f
set_prompt	gdb/top.c	/^set_prompt (const char *s)$/;"	f
set_pspace_remote_exec_file	gdb/remote.c	/^set_pspace_remote_exec_file (struct program_space *pspace,$/;"	f	file:
set_ptid	gdb/regcache.h	/^  void set_ptid (const ptid_t ptid)$/;"	f	class:regcache
set_quit_flag	gdb/extension-priv.h	/^  void (*set_quit_flag) (const struct extension_language_defn *);$/;"	m	struct:extension_language_ops
set_quit_flag	gdb/extension.c	/^set_quit_flag (void)$/;"	f
set_quote_char	gdb/completer.h	/^  void set_quote_char (int quote_char)$/;"	f	class:completion_tracker
set_radix	gdb/valprint.c	/^set_radix (const char *arg, int from_tty)$/;"	f	file:
set_range_case	gdb/language.c	/^set_range_case (void)$/;"	f	file:
set_range_command	gdb/language.c	/^set_range_command (const char *ignore,$/;"	f	file:
set_range_stepping	gdb/remote.c	/^set_range_stepping (const char *ignore_args, int from_tty,$/;"	f	file:
set_ravenscar_command	gdb/ravenscar-thread.c	/^set_ravenscar_command (const char *arg, int from_tty)$/;"	f	file:
set_ravenscar_list	gdb/ravenscar-thread.c	/^static struct cmd_list_element *set_ravenscar_list;$/;"	v	typeref:struct:cmd_list_element	file:
set_raw	gdb/mi/mi-console.c	/^mi_console_file::set_raw (ui_file *raw)$/;"	f	class:mi_console_file
set_raw_breakpoint	gdb/breakpoint.c	/^set_raw_breakpoint (struct gdbarch *gdbarch,$/;"	f
set_raw_breakpoint_at	gdb/gdbserver/mem-break.c	/^set_raw_breakpoint_at (enum raw_bkpt_type type, CORE_ADDR where, int kind,$/;"	f	file:
set_raw_breakpoint_without_location	gdb/breakpoint.c	/^set_raw_breakpoint_without_location (struct gdbarch *gdbarch,$/;"	f	file:
set_readline_history_size	gdb/top.c	/^set_readline_history_size (int history_size)$/;"	f	file:
set_record_btrace_bts_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *set_record_btrace_bts_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_record_btrace_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *set_record_btrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_record_btrace_cpu_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *set_record_btrace_cpu_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_record_btrace_pt_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *set_record_btrace_pt_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_record_call_history_size	gdb/record.c	/^set_record_call_history_size (const char *args, int from_tty,$/;"	f	file:
set_record_cmdlist	gdb/record.c	/^struct cmd_list_element *set_record_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element
set_record_command	gdb/record.c	/^set_record_command (const char *args, int from_tty)$/;"	f	file:
set_record_full_cmdlist	gdb/record-full.c	/^static struct cmd_list_element *set_record_full_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
set_record_full_command	gdb/record-full.c	/^set_record_full_command (const char *args, int from_tty)$/;"	f	file:
set_record_full_insn_max_num	gdb/record-full.c	/^set_record_full_insn_max_num (const char *args, int from_tty,$/;"	f	file:
set_record_insn_history_size	gdb/record.c	/^set_record_insn_history_size (const char *args, int from_tty,$/;"	f	file:
set_reg	sim/rl78/cpu.c	/^set_reg (RL78_Register regno, SI val)$/;"	f
set_reg_list_error	opcodes/aarch64-opc.c	/^set_reg_list_error (aarch64_operand_error *mismatch_detail, int idx,$/;"	f	file:
set_reg_offset	gdb/mips-tdep.c	/^set_reg_offset (struct gdbarch *gdbarch, struct mips_frame_cache *this_cache,$/;"	f	file:
set_rega	sim/erc32/func.c	/^set_rega(sregs, reg, rval)$/;"	f	file:
set_regi	sim/erc32/func.c	/^set_regi(sregs, reg, rval)$/;"	f
set_regno_out_of_range_error	opcodes/aarch64-opc.c	/^set_regno_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_relocation_prefix	intl/relocatable.c	/^set_relocation_prefix (const char *orig_prefix_arg, const char *curr_prefix_arg)$/;"	f
set_remote_cmd	gdb/remote.c	/^set_remote_cmd (const char *args, int from_tty)$/;"	f	file:
set_remote_exec_file	gdb/remote.c	/^set_remote_exec_file (const char *ignored, int from_tty,$/;"	f	file:
set_remote_protocol_Z_packet_cmd	gdb/remote.c	/^set_remote_protocol_Z_packet_cmd (const char *args, int from_tty,$/;"	f	file:
set_remote_traceframe	gdb/remote.c	/^remote_target::set_remote_traceframe ()$/;"	f	class:remote_target
set_remotebreak	gdb/remote.c	/^set_remotebreak (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_repeat_arguments	gdb/top.c	/^set_repeat_arguments (const char *args)$/;"	f
set_request	gdb/gdbserver/linux-low.h	/^  int get_request, set_request;$/;"	m	struct:regset_info
set_request	gdb/gdbserver/lynx-low.h	/^  int get_request, set_request;$/;"	m	struct:lynx_regset_info
set_resumed	gdb/thread.c	/^set_resumed (ptid_t ptid, int resumed)$/;"	f
set_return_buffer_reqno	sim/frv/cache.c	/^set_return_buffer_reqno (FRV_CACHE *cache, int pipe, unsigned reqno)$/;"	f	file:
set_riscv_command	gdb/riscv-tdep.c	/^set_riscv_command (const char *args, int from_tty)$/;"	f	file:
set_rl_completer_word_break_characters	gdb/completer.c	/^set_rl_completer_word_break_characters (const char *break_chars)$/;"	f
set_rrrrrrrr	sim/ppc/hw_phb.c	/^set_rrrrrrrr(device_unit *address, unsigned val)$/;"	f	file:
set_running	gdb/thread.c	/^set_running (ptid_t ptid, int running)$/;"	f
set_running	gdb/thread.c	/^thread_info::set_running (bool running)$/;"	f	class:thread_info
set_running_thread	gdb/thread.c	/^set_running_thread (struct thread_info *tp, int running)$/;"	f	file:
set_sal	gdb/python/py-symtab.c	/^set_sal (sal_object *sal_obj, struct symtab_and_line sal)$/;"	f	file:
set_schedlock_func	gdb/infrun.c	/^set_schedlock_func (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_screen_size	gdb/utils.c	/^set_screen_size (void)$/;"	f	file:
set_screen_width_and_height	gdb/utils.c	/^set_screen_width_and_height (int width, int height)$/;"	f
set_secondary_compatible_arch	bfd/elf32-arm.c	/^set_secondary_compatible_arch (bfd *abfd, int arch)$/;"	f	file:
set_section_command	gdb/exec.c	/^set_section_command (const char *args, int from_tty)$/;"	f	file:
set_semaphore	gdb/probe.h	/^  virtual void set_semaphore (struct objfile *objfile,$/;"	f	class:probe
set_semaphore	gdb/stap-probe.c	/^stap_probe::set_semaphore (struct objfile *objfile, struct gdbarch *gdbarch)$/;"	f	class:stap_probe
set_sfsr	sim/erc32/erc32.c	/^set_sfsr(fault, addr, asi, read)$/;"	f	file:
set_sft_amount_out_of_range_error	opcodes/aarch64-opc.c	/^set_sft_amount_out_of_range_error (aarch64_operand_error *mismatch_detail,$/;"	f	file:
set_sh_command	gdb/sh-tdep.c	/^set_sh_command (const char *args, int from_tty)$/;"	f	file:
set_shared	gdb/macroexp.c	/^  void set_shared (const char *addr, int len_)$/;"	f	struct:macro_buffer
set_sig_thread_cmd	gdb/gnu-nat.c	/^set_sig_thread_cmd (const char *args, int from_tty)$/;"	f	file:
set_sigint_trap	gdb/inflow.c	/^set_sigint_trap (void)$/;"	f
set_signals_cmd	gdb/gnu-nat.c	/^set_signals_cmd (const char *args, int from_tty)$/;"	f	file:
set_signals_cmd	gdb/gnu-nat.c	/^set_signals_cmd (int arg, int from_tty)$/;"	f	file:
set_sim_regno	gdb/rs6000-tdep.c	/^set_sim_regno (int *table, int gdb_regno, int sim_regno)$/;"	f	file:
set_simcache_size	sim/h8300/compile.c	/^set_simcache_size (SIM_DESC sd, int n)$/;"	f	file:
set_single_step_breakpoint	gdb/gdbserver/mem-break.c	/^set_single_step_breakpoint (CORE_ADDR stop_at, ptid_t ptid)$/;"	f
set_sizes	bfd/aout-cris.c	/^MY (set_sizes) (bfd *abfd)$/;"	f	file:
set_sizes	bfd/aout-target.h	/^MY (set_sizes) (bfd *abfd)$/;"	f
set_sizes	bfd/libaout.h	/^  bfd_boolean (*set_sizes) (bfd *);$/;"	m	struct:aout_backend_data
set_solib_ops	gdb/solib.c	/^set_solib_ops (struct gdbarch *gdbarch, const struct target_so_ops *new_ops)$/;"	f
set_solib_svr4_fetch_link_map_offsets	gdb/solib-svr4.c	/^set_solib_svr4_fetch_link_map_offsets (struct gdbarch *gdbarch,$/;"	f
set_some	gdb/python/lib/gdb/command/type_printers.py	/^    def set_some(self, name, printers):$/;"	m	class:_EnableOrDisableCommand
set_source_file	include/gcc-interface.h	/^  void (*set_source_file) (struct gcc_base_context *self, const char *file);$/;"	m	struct:gcc_base_vtable
set_spe_registers	gdb/ppc-linux-nat.c	/^set_spe_registers (int tid, struct gdb_evrregset_t *evrregset)$/;"	f	file:
set_special_char	readline/rltty.c	/^set_special_char (kmap, tiop, sc, func)$/;"	f	file:
set_spi_register	sim/d10v/interp.c	/^set_spi_register (unsigned long value)$/;"	f	file:
set_spu_command	gdb/spu-tdep.c	/^set_spu_command (const char *args, int from_tty)$/;"	f	file:
set_spu_register	sim/d10v/interp.c	/^set_spu_register  (unsigned long value)$/;"	f	file:
set_spu_solib_ops	gdb/solib-spu.c	/^set_spu_solib_ops (struct gdbarch *gdbarch)$/;"	f
set_sr	sim/sh/interp.c	/^set_sr (int new_sr)$/;"	f	file:
set_ss	sim/ppc/hw_phb.c	/^set_ss(device_unit *address, ss_type val)$/;"	f	file:
set_stack_cache	gdb/target-dcache.c	/^set_stack_cache (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_std_terminate_breakpoint	gdb/breakpoint.c	/^set_std_terminate_breakpoint (void)$/;"	f
set_step_frame	gdb/infcmd.c	/^set_step_frame (void)$/;"	f	file:
set_step_info	gdb/infrun.c	/^set_step_info (struct frame_info *frame, struct symtab_and_line sal)$/;"	f
set_step_over_info	gdb/infrun.c	/^set_step_over_info (const address_space *aspace, CORE_ADDR address,$/;"	f	file:
set_stop_on_solib_events	gdb/infrun.c	/^set_stop_on_solib_events (const char *args,$/;"	f	file:
set_stop_requested	gdb/thread.c	/^set_stop_requested (ptid_t ptid, int stop)$/;"	f
set_stopped_cmd	gdb/gnu-nat.c	/^set_stopped_cmd (const char *args, int from_tty)$/;"	f	file:
set_stream	gdb/cli-out.c	/^cli_ui_out::set_stream (struct ui_file *stream)$/;"	f	class:cli_ui_out
set_stream	gdb/ui-file.c	/^stdio_file::set_stream (FILE *file)$/;"	f	class:stdio_file
set_substitute_path_command	gdb/source.c	/^set_substitute_path_command (const char *args, int from_tty)$/;"	f	file:
set_suppress_append_ws	gdb/completer.h	/^  void set_suppress_append_ws (bool suppress)$/;"	f	class:completion_tracker
set_symbol	gdb/python/py-symbol.c	/^set_symbol (symbol_object *obj, struct symbol *symbol)$/;"	f	file:
set_symbol_cache_size	gdb/symtab.c	/^set_symbol_cache_size (unsigned int new_size)$/;"	f	file:
set_symbol_cache_size_handler	gdb/symtab.c	/^set_symbol_cache_size_handler (const char *args, int from_tty,$/;"	f	file:
set_symbol_from_hash	bfd/linker.c	/^set_symbol_from_hash (asymbol *sym, struct bfd_link_hash_entry *h)$/;"	f	file:
set_symbol_value	bfd/elflink.c	/^set_symbol_value (bfd *bfd_with_globals,$/;"	f	file:
set_symtab	gdb/python/py-symtab.c	/^set_symtab (symtab_object *obj, struct symtab *symtab)$/;"	f	file:
set_syntax_error	opcodes/aarch64-opc.c	/^set_syntax_error (aarch64_operand_error *mismatch_detail, int idx,$/;"	f	file:
set_syscall_catchpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::set_syscall_catchpoint (int pid, bool needed,$/;"	f	class:fbsd_nat_target
set_syscall_catchpoint	gdb/linux-nat.c	/^linux_nat_target::set_syscall_catchpoint (int pid, bool needed, int any_count,$/;"	f	class:linux_nat_target
set_syscall_catchpoint	gdb/remote.c	/^remote_target::set_syscall_catchpoint (int pid, bool needed, int any_count,$/;"	f	class:remote_target
set_syscall_catchpoint	gdb/target-delegates.c	/^debug_target::set_syscall_catchpoint (int arg0, bool arg1, int arg2, gdb::array_view<const int> arg3)$/;"	f	class:debug_target
set_syscall_catchpoint	gdb/target-delegates.c	/^dummy_target::set_syscall_catchpoint (int arg0, bool arg1, int arg2, gdb::array_view<const int> arg3)$/;"	f	class:dummy_target
set_syscall_catchpoint	gdb/target-delegates.c	/^target_ops::set_syscall_catchpoint (int arg0, bool arg1, int arg2, gdb::array_view<const int> arg3)$/;"	f	class:target_ops
set_system_call_allowed	gdb/remote-fileio.c	/^set_system_call_allowed (const char *args, int from_tty)$/;"	f	file:
set_sz	sim/m32c/reg.c	/^set_sz (int value, int b)$/;"	f
set_sz	sim/rx/reg.c	/^set_sz (long long value, int b)$/;"	f
set_szc	sim/m32c/reg.c	/^set_szc (int value, int b, int c)$/;"	f
set_szc	sim/rx/reg.c	/^set_szc (long long value, int b, int c)$/;"	f
set_t	sim/ppc/hw_phb.c	/^set_t(device_unit *address)$/;"	f	file:
set_target_charset_sfunc	gdb/charset.c	/^set_target_charset_sfunc (const char *charset, int from_tty,$/;"	f	file:
set_target_gdbarch	gdb/gdbarch.c	/^set_target_gdbarch (struct gdbarch *new_gdbarch)$/;"	f
set_target_ops	gdb/gdbserver/target.c	/^set_target_ops (struct target_ops *target)$/;"	f
set_target_permissions	gdb/target.c	/^set_target_permissions (const char *args, int from_tty,$/;"	f	file:
set_target_thread_data	sim/cris/cris-tmpl.c	/^MY (set_target_thread_data) (SIM_CPU *current_cpu, USI val)$/;"	f
set_target_thread_data	sim/cris/sim-main.h	/^  void (*set_target_thread_data) (SIM_CPU *, USI);$/;"	m	struct:_sim_cpu
set_target_wide_charset_sfunc	gdb/charset.c	/^set_target_wide_charset_sfunc (const char *charset, int from_tty,$/;"	f	file:
set_targetdebug	gdb/target.c	/^set_targetdebug  (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_task_cmd	gdb/gnu-nat.c	/^set_task_cmd (const char *args, int from_tty)$/;"	f	file:
set_task_cmd_list	gdb/gnu-nat.c	/^static struct cmd_list_element *set_task_cmd_list = 0;$/;"	v	typeref:struct:cmd_list_element	file:
set_task_detach_sc_cmd	gdb/gnu-nat.c	/^set_task_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
set_task_exc_port_cmd	gdb/gnu-nat.c	/^set_task_exc_port_cmd (const char *args, int from_tty)$/;"	f	file:
set_task_pause_cmd	gdb/gnu-nat.c	/^set_task_pause_cmd (const char *args, int from_tty)$/;"	f	file:
set_task_pause_cmd	gdb/gnu-nat.c	/^set_task_pause_cmd (int arg, int from_tty)$/;"	f	file:
set_tcp_cmd	gdb/ser-tcp.c	/^set_tcp_cmd (const char *args, int from_tty)$/;"	f	file:
set_tdata	bfd/libbfd-in.h	48;"	d
set_tdata	bfd/libbfd.h	53;"	d
set_tdesc_architecture	gdb/gdbserver/tdesc.c	/^set_tdesc_architecture (struct target_desc *target_desc,$/;"	f
set_tdesc_architecture	gdb/target-descriptions.c	/^set_tdesc_architecture (struct target_desc *target_desc,$/;"	f
set_tdesc_cmd	gdb/target-descriptions.c	/^set_tdesc_cmd (const char *args, int from_tty)$/;"	f	file:
set_tdesc_filename_cmd	gdb/target-descriptions.c	/^set_tdesc_filename_cmd (const char *args, int from_tty,$/;"	f	file:
set_tdesc_osabi	gdb/gdbserver/tdesc.c	/^set_tdesc_osabi (struct target_desc *target_desc, const char *name)$/;"	f
set_tdesc_osabi	gdb/target-descriptions.c	/^set_tdesc_osabi (struct target_desc *target_desc, const char *name)$/;"	f
set_tdesc_osabi	gdb/target-descriptions.c	/^set_tdesc_osabi (struct target_desc *target_desc, enum gdb_osabi osabi)$/;"	f
set_tdesc_property	gdb/target-descriptions.c	/^set_tdesc_property (struct target_desc *target_desc,$/;"	f
set_tdesc_pseudo_register_name	gdb/target-descriptions.c	/^set_tdesc_pseudo_register_name (struct gdbarch *gdbarch,$/;"	f
set_tdesc_pseudo_register_reggroup_p	gdb/target-descriptions.c	/^set_tdesc_pseudo_register_reggroup_p$/;"	f
set_tdesc_pseudo_register_type	gdb/target-descriptions.c	/^set_tdesc_pseudo_register_type (struct gdbarch *gdbarch,$/;"	f
set_test	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    def set_test (cls, test) :$/;"	m	class:TestUnwinder
set_this_relocation_prefix	intl/relocatable.c	/^set_this_relocation_prefix (const char *orig_prefix_arg,$/;"	f	file:
set_thread	gdb/remote.c	/^remote_target::set_thread (ptid_t ptid, int gen)$/;"	f	class:remote_target
set_thread_cmd	gdb/gnu-nat.c	/^set_thread_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_cmd_list	gdb/gnu-nat.c	/^struct cmd_list_element *set_thread_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
set_thread_default_cmd	gdb/gnu-nat.c	/^set_thread_default_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_default_cmd_list	gdb/gnu-nat.c	/^struct cmd_list_element *set_thread_default_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
set_thread_default_detach_sc_cmd	gdb/gnu-nat.c	/^set_thread_default_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_default_pause_cmd	gdb/gnu-nat.c	/^set_thread_default_pause_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_default_run_cmd	gdb/gnu-nat.c	/^set_thread_default_run_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_detach_sc_cmd	gdb/gnu-nat.c	/^set_thread_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_exc_port_cmd	gdb/gnu-nat.c	/^set_thread_exc_port_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_exited	gdb/thread.c	/^set_thread_exited (thread_info *tp, int silent)$/;"	f	file:
set_thread_pause_cmd	gdb/gnu-nat.c	/^set_thread_pause_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_regcache_data	gdb/gdbserver/inferiors.c	/^set_thread_regcache_data (struct thread_info *thread, struct regcache *data)$/;"	f
set_thread_run_cmd	gdb/gnu-nat.c	/^set_thread_run_cmd (const char *args, int from_tty)$/;"	f	file:
set_thread_scheduling	gdb/stubs/ia64vms-stub.c	/^set_thread_scheduling (int val)$/;"	f	file:
set_token	gdb/macroexp.c	/^set_token (struct macro_buffer *tok, char *start, char *end)$/;"	f	file:
set_top_level_interpreter	gdb/interps.c	/^set_top_level_interpreter (const char *name)$/;"	f
set_trace_buffer_size	gdb/remote.c	/^remote_target::set_trace_buffer_size (LONGEST val)$/;"	f	class:remote_target
set_trace_buffer_size	gdb/target-delegates.c	/^debug_target::set_trace_buffer_size (LONGEST arg0)$/;"	f	class:debug_target
set_trace_buffer_size	gdb/target-delegates.c	/^dummy_target::set_trace_buffer_size (LONGEST arg0)$/;"	f	class:dummy_target
set_trace_buffer_size	gdb/target-delegates.c	/^target_ops::set_trace_buffer_size (LONGEST arg0)$/;"	f	class:target_ops
set_trace_buffer_size	gdb/tracepoint.c	/^set_trace_buffer_size (const char *args, int from_tty,$/;"	f	file:
set_trace_notes	gdb/remote.c	/^remote_target::set_trace_notes (const char *user, const char *notes,$/;"	f	class:remote_target
set_trace_notes	gdb/target-delegates.c	/^debug_target::set_trace_notes (const char *arg0, const char *arg1, const char *arg2)$/;"	f	class:debug_target
set_trace_notes	gdb/target-delegates.c	/^dummy_target::set_trace_notes (const char *arg0, const char *arg1, const char *arg2)$/;"	f	class:dummy_target
set_trace_notes	gdb/target-delegates.c	/^target_ops::set_trace_notes (const char *arg0, const char *arg1, const char *arg2)$/;"	f	class:target_ops
set_trace_notes	gdb/tracepoint.c	/^set_trace_notes (const char *args, int from_tty,$/;"	f	file:
set_trace_option	sim/common/sim-trace.c	/^set_trace_option (SIM_DESC sd, const char *name, int idx, const char *arg)$/;"	f	file:
set_trace_option_mask	sim/common/sim-trace.c	/^set_trace_option_mask (SIM_DESC sd, const char *name, int mask, const char *arg)$/;"	f	file:
set_trace_state_variable_getter	gdb/gdbserver/tracepoint.c	/^set_trace_state_variable_getter (int num, LONGEST (*getter) (void))$/;"	f	file:
set_trace_state_variable_name	gdb/gdbserver/tracepoint.c	/^set_trace_state_variable_name (int num, const char *name)$/;"	f	file:
set_trace_state_variable_value	gdb/gdbserver/tracepoint.c	/^set_trace_state_variable_value (int num, LONGEST val)$/;"	f
set_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	/^  set_trace_state_variable_value_ptr = set_trace_state_variable_value;$/;"	v
set_trace_state_variable_value_ptr	gdb/gdbserver/tracepoint.c	132;"	d	file:
set_trace_state_variable_value_ptr_type	gdb/gdbserver/tracepoint.c	/^typedef void (*set_trace_state_variable_value_ptr_type) (int, LONGEST);$/;"	t	file:
set_trace_stop_notes	gdb/tracepoint.c	/^set_trace_stop_notes (const char *args, int from_tty,$/;"	f	file:
set_trace_user	gdb/tracepoint.c	/^set_trace_user (const char *args, int from_tty,$/;"	f	file:
set_traceframe_context	gdb/tracepoint.c	/^set_traceframe_context (struct frame_info *trace_frame)$/;"	f	file:
set_traceframe_num	gdb/tracepoint.c	/^set_traceframe_num (int num)$/;"	f	file:
set_tracepoint_count	gdb/breakpoint.c	/^set_tracepoint_count (int num)$/;"	f	file:
set_tracepoint_num	gdb/tracepoint.c	/^set_tracepoint_num (int num)$/;"	f	file:
set_trampoline_buffer_space	gdb/gdbserver/tracepoint.c	/^set_trampoline_buffer_space (CORE_ADDR begin, CORE_ADDR end, char *errmsg)$/;"	f
set_triplet_regexp	include/gcc-interface.h	/^  char *(*set_triplet_regexp) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_tty_settings	readline/rltty.c	/^set_tty_settings (tty, tiop)$/;"	f	file:
set_tty_state	gdb/ser-unix.c	/^set_tty_state (struct serial *scb, struct hardwire_ttystate *state)$/;"	f	file:
set_tty_state	gdb/serial.h	/^    int (*set_tty_state) (struct serial *, serial_ttystate);$/;"	m	struct:serial_ops
set_tui_cmd	gdb/tui/tui-win.c	/^set_tui_cmd (const char *args, int from_tty)$/;"	f	file:
set_type	gdb/python/py-type.c	/^set_type (type_object *obj, struct type *type)$/;"	f	file:
set_type_align	gdb/gdbtypes.c	/^set_type_align (struct type *type, ULONGEST align)$/;"	f
set_type_code	gdb/gdbtypes.c	/^set_type_code (struct type *type, enum type_code code)$/;"	f	file:
set_type_self_type	gdb/gdbtypes.c	/^set_type_self_type (struct type *type, struct type *self_type)$/;"	f
set_type_vptr_basetype	gdb/gdbtypes.c	/^set_type_vptr_basetype (struct type *type, struct type *basetype)$/;"	f
set_type_vptr_fieldno	gdb/gdbtypes.c	/^set_type_vptr_fieldno (struct type *type, int fieldno)$/;"	f
set_unaligned_error	opcodes/aarch64-opc.c	/^set_unaligned_error (aarch64_operand_error *mismatch_detail, int idx,$/;"	f	file:
set_use_custom_word_point	gdb/completer.h	/^  void set_use_custom_word_point (bool enable)$/;"	f	class:completion_tracker
set_use_is_acc_mmac	sim/frv/profile-fr550.c	/^set_use_is_acc_mmac (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_use_is_cc_complex	sim/frv/profile-fr500.c	/^set_use_is_cc_complex (SIM_CPU *cpu, INT cc)$/;"	f	file:
set_use_is_ccr_complex	sim/frv/profile-fr550.c	/^set_use_is_ccr_complex (SIM_CPU *cpu, INT ccr)$/;"	f	file:
set_use_is_fp_load	sim/frv/profile-fr400.c	/^set_use_is_fp_load (SIM_CPU *cpu, INT fr, INT fr_double)$/;"	f	file:
set_use_is_fpop	sim/frv/profile-fr500.c	/^set_use_is_fpop (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_fr_complex_1	sim/frv/profile-fr550.c	/^set_use_is_fr_complex_1 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_fr_complex_2	sim/frv/profile-fr550.c	/^set_use_is_fr_complex_2 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_fr_load	sim/frv/profile-fr550.c	/^set_use_is_fr_load (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_gr_complex	sim/frv/profile.c	/^set_use_is_gr_complex (SIM_CPU *cpu, INT gr)$/;"	f
set_use_is_media	sim/frv/profile-fr500.c	/^set_use_is_media ( SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_media_p4	sim/frv/profile-fr400.c	/^set_use_is_media_p4 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_is_media_p6	sim/frv/profile-fr400.c	/^set_use_is_media_p6 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_acc_mmac	sim/frv/profile-fr550.c	/^set_use_not_acc_mmac (SIM_CPU *cpu, INT acc)$/;"	f	file:
set_use_not_cc_complex	sim/frv/profile-fr500.c	/^set_use_not_cc_complex (SIM_CPU *cpu, INT cc)$/;"	f	file:
set_use_not_ccr_complex	sim/frv/profile-fr550.c	/^set_use_not_ccr_complex (SIM_CPU *cpu, INT ccr)$/;"	f	file:
set_use_not_fp_load	sim/frv/profile-fr400.c	/^set_use_not_fp_load (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_fpop	sim/frv/profile-fr500.c	/^set_use_not_fpop (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_fr_complex_1	sim/frv/profile-fr550.c	/^set_use_not_fr_complex_1 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_fr_complex_2	sim/frv/profile-fr550.c	/^set_use_not_fr_complex_2 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_fr_load	sim/frv/profile-fr550.c	/^set_use_not_fr_load (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_gr_complex	sim/frv/profile.c	/^set_use_not_gr_complex (SIM_CPU *cpu, INT gr)$/;"	f
set_use_not_media	sim/frv/profile-fr500.c	/^set_use_not_media (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_media_p4	sim/frv/profile-fr400.c	/^set_use_not_media_p4 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_use_not_media_p6	sim/frv/profile-fr400.c	/^set_use_not_media_p6 (SIM_CPU *cpu, INT fr)$/;"	f	file:
set_value_address	gdb/value.c	/^set_value_address (struct value *value, CORE_ADDR addr)$/;"	f
set_value_bitpos	gdb/value.c	/^set_value_bitpos (struct value *value, LONGEST bit)$/;"	f
set_value_bitsize	gdb/value.c	/^set_value_bitsize (struct value *value, LONGEST bit)$/;"	f
set_value_component_location	gdb/value.c	/^set_value_component_location (struct value *component,$/;"	f
set_value_embedded_offset	gdb/value.c	/^set_value_embedded_offset (struct value *value, LONGEST val)$/;"	f
set_value_enclosing_type	gdb/value.c	/^set_value_enclosing_type (struct value *val, struct type *new_encl_type)$/;"	f
set_value_initialized	gdb/value.c	/^set_value_initialized (struct value *val, int status)$/;"	f
set_value_lazy	gdb/value.c	/^set_value_lazy (struct value *value, int val)$/;"	f
set_value_offset	gdb/value.c	/^set_value_offset (struct value *value, LONGEST offset)$/;"	f
set_value_parent	gdb/value.c	/^set_value_parent (struct value *value, struct value *parent)$/;"	f
set_value_pointed_to_offset	gdb/value.c	/^set_value_pointed_to_offset (struct value *value, LONGEST val)$/;"	f
set_value_stack	gdb/value.c	/^set_value_stack (struct value *value, int val)$/;"	f
set_variant_abi_fdpic	gdb/frv-tdep.c	/^set_variant_abi_fdpic (struct gdbarch_tdep *var)$/;"	f	file:
set_variant_num_fprs	gdb/frv-tdep.c	/^set_variant_num_fprs (struct gdbarch_tdep *var, int num_fprs)$/;"	f	file:
set_variant_num_gprs	gdb/frv-tdep.c	/^set_variant_num_gprs (struct gdbarch_tdep *var, int num_gprs)$/;"	f	file:
set_variant_scratch_registers	gdb/frv-tdep.c	/^set_variant_scratch_registers (struct gdbarch_tdep *var)$/;"	f	file:
set_verbose	gdb/top.c	/^set_verbose (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f
set_verbose	include/gcc-interface.h	/^  void (*set_verbose) (struct gcc_base_context *self,$/;"	m	struct:gcc_base_vtable
set_vma_operand	include/opcode/cgen.h	/^  void (*set_vma_operand) ();$/;"	m	struct:cgen_cpu_desc
set_vma_operand	include/opcode/cgen.h	/^  void (*set_vma_operand)$/;"	m	struct:cgen_cpu_desc
set_width	gdb/utils.c	/^set_width (void)$/;"	f	file:
set_width_command	gdb/utils.c	/^set_width_command (const char *args, int from_tty, struct cmd_list_element *c)$/;"	f	file:
set_winsize	readline/rltty.c	/^set_winsize (tty)$/;"	f	file:
set_write_memory_permission	gdb/target.c	/^set_write_memory_permission (const char *args, int from_tty,$/;"	f	file:
set_xm_status	gdb/python/lib/gdb/command/xmethods.py	/^def set_xm_status(arg, status):$/;"	f
set_xm_status1	gdb/python/lib/gdb/command/xmethods.py	/^def set_xm_status1(xm_dict, name_re, status):$/;"	f
set_xml_syscall_file_name	gdb/xml-syscall.c	/^set_xml_syscall_file_name (struct gdbarch *gdbarch, const char *name)$/;"	f
set_zc	sim/m32c/reg.c	/^set_zc (int z, int c)$/;"	f
set_zc	sim/rx/reg.c	/^set_zc (int z, int c)$/;"	f
setarmcmdlist	gdb/arm-tdep.c	/^static struct cmd_list_element *setarmcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setbaudrate	gdb/serial.h	/^    int (*setbaudrate) (struct serial *, int rate);$/;"	m	struct:serial_ops
setbuf	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::setbuf(char_type* p,$/;"	f	class:gzfilebuf
setchecklist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *setchecklist;$/;"	v	typeref:struct:cmd_list_element
setcompression	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::setcompression(int comp_level,$/;"	f	class:gzfilebuf
setcompression	zlib/contrib/iostream3/zfstream.h	/^setcompression(gzofstream &gzs, int l, int s = Z_DEFAULT_STRATEGY)$/;"	f
setcompression	zlib/contrib/iostream3/zfstream.h	/^setcompression(int l, int s = Z_DEFAULT_STRATEGY)$/;"	f
setcompressionlevel	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::setcompressionlevel( int comp_level ) {$/;"	f	class:gzfilebuf
setcompressionlevel	zlib/contrib/iostream/zfstream.h	/^inline gzofstream &setcompressionlevel( gzofstream &s, int l )$/;"	f
setcompressionlevel	zlib/contrib/iostream/zfstream.h	/^inline gzomanip<int> setcompressionlevel(int l)$/;"	f
setcompressionstrategy	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::setcompressionstrategy( int comp_strategy ) {$/;"	f	class:gzfilebuf
setcompressionstrategy	zlib/contrib/iostream/zfstream.h	/^inline gzofstream &setcompressionstrategy( gzofstream &s, int l )$/;"	f
setcompressionstrategy	zlib/contrib/iostream/zfstream.h	/^inline gzomanip<int> setcompressionstrategy(int l)$/;"	f
setdebuglist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *setdebuglist;$/;"	v	typeref:struct:cmd_list_element
setdebugriscvcmdlist	gdb/riscv-tdep.c	/^static struct cmd_list_element *setdebugriscvcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setenv	gdb/gnulib/import/setenv.c	/^setenv (const char *name, const char *value, int replace)$/;"	f
setenv	gdb/gnulib/import/setenv.c	339;"	d	file:
setenv	gdb/gnulib/import/setenv.c	352;"	d	file:
setenv	gdb/gnulib/import/setenv.c	64;"	d	file:
setenv	libiberty/setenv.c	/^setenv (const char *name, const char *value, int replace)$/;"	f
setenv	libiberty/setenv.c	40;"	d	file:
setenv	libiberty/setenv.c	66;"	d	file:
setf	sim/h8300/writecode.c	/^setf (p, a, s)$/;"	f	file:
setfiletime	zlib/contrib/untgz/untgz.c	/^int setfiletime (char *fname,time_t ftime)$/;"	f
setflags_logical	sim/bfin/bfin-sim.c	/^setflags_logical (SIM_CPU *cpu, bu32 val)$/;"	f	file:
setflags_nz	sim/bfin/bfin-sim.c	/^setflags_nz (SIM_CPU *cpu, bu32 val)$/;"	f	file:
setflags_nz_2x16	sim/bfin/bfin-sim.c	/^setflags_nz_2x16 (SIM_CPU *cpu, bu32 val)$/;"	f	file:
setfreg_callback	gdb/stubs/ia64vms-stub.c	/^setfreg_callback (pthreadDebugClient_t context,$/;"	f	file:
setgid	sim/bfin/interp.c	92;"	d	file:
sethistlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *sethistlist;$/;"	v	typeref:struct:cmd_list_element
setjmp	readline/posixjmp.h	31;"	d
setjmp	readline/posixjmp.h	32;"	d
setlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *setlist;$/;"	v	typeref:struct:cmd_list_element
setlocale	gdb/gnulib/import/gettext.h	97;"	d
setlocale	gdb/gnulib/import/gettext.h	98;"	d
setmipscmdlist	gdb/mips-tdep.c	/^static struct cmd_list_element *setmipscmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setmode	include/binary-io.h	42;"	d
setopost	readline/rltty.c	/^setopost(tp)$/;"	f
setparity	gdb/serial.h	/^    int (*setparity) (struct serial *, int parity);$/;"	m	struct:serial_ops
setpowerpccmdlist	gdb/rs6000-tdep.c	/^static struct cmd_list_element *setpowerpccmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setprintlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *setprintlist;$/;"	v	typeref:struct:cmd_list_element
setprintrawlist	gdb/valprint.c	/^struct cmd_list_element *setprintrawlist;$/;"	v	typeref:struct:cmd_list_element
setprinttypelist	gdb/typeprint.c	/^struct cmd_list_element *setprinttypelist;$/;"	v	typeref:struct:cmd_list_element
setproctitle	libiberty/setproctitle.c	/^setproctitle (const char *name ATTRIBUTE_UNUSED, ...)$/;"	f
setrc_imm	sim/testsuite/sim/sh/ldrc.s	/^setrc_imm:$/;"	l
setrc_reg	sim/testsuite/sim/sh/ldrc.s	/^setrc_reg:$/;"	l
setreg_callback	gdb/stubs/ia64vms-stub.c	/^setreg_callback (pthreadDebugClient_t context,$/;"	f	file:
setregid	readline/examples/rlfe/os.h	161;"	d
setreuid	readline/examples/rlfe/os.h	160;"	d
setriscvcmdlist	gdb/riscv-tdep.c	/^static struct cmd_list_element *setriscvcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
sets	sim/frv/cache.h	/^  unsigned sets;              \/* Number of sets in the cache.  *\/$/;"	m	struct:__anon244
setshcmdlist	gdb/sh-tdep.c	/^static struct cmd_list_element *setshcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setspucmdlist	gdb/spu-tdep.c	/^static struct cmd_list_element *setspucmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
setstate	libiberty/random.c	/^setstate (PTR arg_state)$/;"	f
setstopbits	gdb/serial.h	/^    int (*setstopbits) (struct serial *, int num);$/;"	m	struct:serial_ops
sett_1	sim/testsuite/sim/sh/sett.s	/^sett_1:	set_grs_a5a5$/;"	l
setuid	sim/bfin/interp.c	89;"	d	file:
setup	gdb/testsuite/gdb.base/bp-permanent.c	/^setup (void)$/;"	f
setup	gdb/testsuite/gdb.threads/kill.c	/^setup (void)$/;"	f
setup	sim/common/dv-cfi.c	/^  void (*setup) (struct hw *me, struct cfi *cfi);$/;"	m	struct:cfi_cmdset	file:
setup_alternate_signal_stack	gdb/main.c	/^setup_alternate_signal_stack (void)$/;"	f	file:
setup_breakpoint_reporting	gdb/mi/mi-cmd-break.c	/^setup_breakpoint_reporting (void)$/;"	f
setup_done	gdb/testsuite/gdb.base/attach-wait-input.c	/^setup_done (void)$/;"	f	file:
setup_fifo	sim/ppc/hw_ide.c	/^setup_fifo(device *me,$/;"	f	file:
setup_gnu_properties	bfd/elf-bfd.h	/^  bfd *(*setup_gnu_properties) (struct bfd_link_info *);$/;"	m	struct:elf_backend_data
setup_group	bfd/elf.c	/^setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)$/;"	f	file:
setup_inferior	gdb/infcmd.c	/^setup_inferior (int from_tty)$/;"	f
setup_range	gdb/cli/cli-utils.c	/^number_or_range_parser::setup_range (int start_value, int end_value,$/;"	f	class:number_or_range_parser
setup_sections	bfd/som.c	/^setup_sections (bfd *abfd,$/;"	f	file:
setup_sections	gdb/compile/compile-object-load.c	/^setup_sections (bfd *abfd, asection *sect, void *data_voidp)$/;"	f	file:
setup_sections_data	gdb/compile/compile-object-load.c	/^struct setup_sections_data$/;"	s	file:
setup_tcp_console	sim/m32c/main.c	/^setup_tcp_console (char *portname)$/;"	f	file:
setup_type_unit_groups	gdb/dwarf2read.c	/^setup_type_unit_groups (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
setupsocket	sim/cris/rvdummy.c	/^static int setupsocket (void)$/;"	f	file:
setutent	readline/examples/rlfe/os.h	268;"	d
sevenbit_strings	gdb/utils.c	/^int sevenbit_strings = 0;$/;"	v
sext16	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
sext8	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
sf	gdb/objfiles.h	/^  const struct sym_fns *sf = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::sym_fns
sf	gdb/windows-nat.c	/^    STACKFRAME sf;$/;"	m	struct:windows_thread_info_struct	file:
sf	opcodes/ns32k-dis.c	/^  struct { unsigned m:23, e:8, :1;} sf;$/;"	m	union:__anon1	typeref:struct:__anon1::__anon2	file:
sf	sim/h8300/writecode.c	/^char sf[] = "goto shiftflags;";$/;"	v
sf_to_df	sim/ppc/dp-bit.c	/^sf_to_df (SFtype arg_a)$/;"	f
sf_to_df	sim/ppc/dp-bit.c	145;"	d	file:
sf_to_df	sim/ppc/dp-bit.c	176;"	d	file:
sf_write	sim/common/cgen-par.h	/^    } sf_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon665
sfcr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 sfcr;$/;"	m	struct:tx3904sio	file:
sfile	bfd/vms-alpha.c	/^  unsigned int sfile;$/;"	m	struct:srecinfo	file:
sfixup	bfd/elf32-spu.c	/^  asection *sfixup;$/;"	m	struct:spu_link_hash_table	file:
sfixup32	bfd/elf32-lm32.c	/^  asection *sfixup32;$/;"	m	struct:elf_lm32_link_hash_table	file:
sflags	readline/rlprivate.h	/^  int sflags;$/;"	m	struct:__rl_search_context
sfmt	sim/common/cgen-engine.h	/^  int sfmt;$/;"	m	struct:idesc
sfmt	sim/common/cgen-engine.h	/^  int sfmt;$/;"	m	struct:insn_sem
sfmt_add	sim/m32r/cpu.h	/^  } sfmt_add;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon375
sfmt_add	sim/m32r/cpu2.h	/^    } sfmt_add;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon283
sfmt_add	sim/m32r/cpu2.h	/^  } sfmt_add;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon276
sfmt_add	sim/m32r/cpux.h	/^    } sfmt_add;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon413
sfmt_add	sim/m32r/cpux.h	/^  } sfmt_add;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon406
sfmt_add	sim/sh64/defs-media.h	/^  } sfmt_add;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon876
sfmt_add3	sim/m32r/cpu.h	/^  } sfmt_add3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon374
sfmt_add3	sim/m32r/cpu2.h	/^    } sfmt_add3;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon284
sfmt_add3	sim/m32r/cpu2.h	/^  } sfmt_add3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon275
sfmt_add3	sim/m32r/cpux.h	/^    } sfmt_add3;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon414
sfmt_add3	sim/m32r/cpux.h	/^  } sfmt_add3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon405
sfmt_add_b_r	sim/cris/cpuv10.h	/^  } sfmt_add_b_r;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon763
sfmt_add_m_b_m	sim/cris/cpuv10.h	/^  } sfmt_add_m_b_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon768
sfmt_add_m_b_m	sim/cris/cpuv32.h	/^  } sfmt_add_m_b_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon726
sfmt_addc_m	sim/cris/cpuv32.h	/^  } sfmt_addc_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon725
sfmt_addcbr	sim/cris/cpuv10.h	/^  } sfmt_addcbr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon760
sfmt_addcbr	sim/cris/cpuv32.h	/^  } sfmt_addcbr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon718
sfmt_addcc	sim/frv/cpu.h	/^  } sfmt_addcc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon178
sfmt_addcdr	sim/cris/cpuv10.h	/^  } sfmt_addcdr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon758
sfmt_addcdr	sim/cris/cpuv32.h	/^  } sfmt_addcdr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon716
sfmt_addcwr	sim/cris/cpuv10.h	/^  } sfmt_addcwr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon759
sfmt_addcwr	sim/cris/cpuv32.h	/^  } sfmt_addcwr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon717
sfmt_addi	sim/iq2000/cpu.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon601
sfmt_addi	sim/lm32/cpu.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon550
sfmt_addi	sim/m32r/cpu.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon368
sfmt_addi	sim/m32r/cpu2.h	/^    } sfmt_addi;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon287
sfmt_addi	sim/m32r/cpu2.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon268
sfmt_addi	sim/m32r/cpux.h	/^    } sfmt_addi;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon417
sfmt_addi	sim/m32r/cpux.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon398
sfmt_addi	sim/sh64/defs-media.h	/^  } sfmt_addi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon875
sfmt_addi_compact	sim/sh64/defs-compact.h	/^  } sfmt_addi_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon891
sfmt_addicc	sim/frv/cpu.h	/^  } sfmt_addicc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon172
sfmt_addoq	sim/cris/cpuv10.h	/^  } sfmt_addoq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon749
sfmt_addoq	sim/cris/cpuv32.h	/^  } sfmt_addoq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon705
sfmt_addq	sim/cris/cpuv10.h	/^  } sfmt_addq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon762
sfmt_addq	sim/cris/cpuv32.h	/^  } sfmt_addq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon719
sfmt_addv	sim/m32r/cpu2.h	/^    } sfmt_addv;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon288
sfmt_addv	sim/m32r/cpux.h	/^    } sfmt_addv;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon418
sfmt_addv3	sim/m32r/cpu2.h	/^    } sfmt_addv3;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon289
sfmt_addv3	sim/m32r/cpux.h	/^    } sfmt_addv3;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon419
sfmt_addx	sim/m32r/cpu2.h	/^    } sfmt_addx;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon290
sfmt_addx	sim/m32r/cpux.h	/^    } sfmt_addx;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon420
sfmt_and3	sim/m32r/cpu.h	/^  } sfmt_and3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon373
sfmt_and3	sim/m32r/cpu2.h	/^    } sfmt_and3;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon285
sfmt_and3	sim/m32r/cpu2.h	/^  } sfmt_and3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon274
sfmt_and3	sim/m32r/cpux.h	/^    } sfmt_and3;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon415
sfmt_and3	sim/m32r/cpux.h	/^  } sfmt_and3;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon404
sfmt_andcr	sim/frv/cpu.h	/^  } sfmt_andcr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon152
sfmt_andi	sim/lm32/cpu.h	/^  } sfmt_andi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon549
sfmt_andq	sim/cris/cpuv10.h	/^  } sfmt_andq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon757
sfmt_andq	sim/cris/cpuv32.h	/^  } sfmt_andq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon715
sfmt_asrq	sim/cris/cpuv10.h	/^  } sfmt_asrq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon756
sfmt_asrq	sim/cris/cpuv32.h	/^  } sfmt_asrq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon714
sfmt_bas_c	sim/cris/cpuv32.h	/^  } sfmt_bas_c;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon706
sfmt_bbi	sim/iq2000/cpu.h	/^  } sfmt_bbi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon600
sfmt_bc24	sim/m32r/cpu2.h	/^    } sfmt_bc24;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon292
sfmt_bc24	sim/m32r/cpux.h	/^    } sfmt_bc24;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon422
sfmt_bc8	sim/m32r/cpu2.h	/^    } sfmt_bc8;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon291
sfmt_bc8	sim/m32r/cpux.h	/^    } sfmt_bc8;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon421
sfmt_bcc_b	sim/cris/cpuv10.h	/^  } sfmt_bcc_b;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon747
sfmt_bcc_b	sim/cris/cpuv32.h	/^  } sfmt_bcc_b;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon703
sfmt_bcc_w	sim/cris/cpuv10.h	/^  } sfmt_bcc_w;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon746
sfmt_bcc_w	sim/cris/cpuv32.h	/^  } sfmt_bcc_w;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon702
sfmt_bceqlr	sim/frv/cpu.h	/^  } sfmt_bceqlr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon164
sfmt_bcl24	sim/m32r/cpu2.h	/^    } sfmt_bcl24;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon298
sfmt_bcl24	sim/m32r/cpux.h	/^    } sfmt_bcl24;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon428
sfmt_bcl8	sim/m32r/cpu2.h	/^    } sfmt_bcl8;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon297
sfmt_bcl8	sim/m32r/cpux.h	/^    } sfmt_bcl8;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon427
sfmt_be	sim/lm32/cpu.h	/^  } sfmt_be;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon548
sfmt_beq	sim/frv/cpu.h	/^  } sfmt_beq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon132
sfmt_beq	sim/m32r/cpu.h	/^  } sfmt_beq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon372
sfmt_beq	sim/m32r/cpu2.h	/^    } sfmt_beq;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon293
sfmt_beq	sim/m32r/cpu2.h	/^  } sfmt_beq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon273
sfmt_beq	sim/m32r/cpux.h	/^    } sfmt_beq;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon423
sfmt_beq	sim/m32r/cpux.h	/^  } sfmt_beq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon403
sfmt_beq	sim/sh64/defs-media.h	/^  } sfmt_beq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon874
sfmt_beqi	sim/sh64/defs-media.h	/^  } sfmt_beqi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon873
sfmt_beqz	sim/m32r/cpu2.h	/^    } sfmt_beqz;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon294
sfmt_beqz	sim/m32r/cpux.h	/^    } sfmt_beqz;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon424
sfmt_bf_compact	sim/sh64/defs-compact.h	/^  } sfmt_bf_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon884
sfmt_bi	sim/lm32/cpu.h	/^  } sfmt_bi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon545
sfmt_bl24	sim/m32r/cpu.h	/^  } sfmt_bl24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon361
sfmt_bl24	sim/m32r/cpu2.h	/^    } sfmt_bl24;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon296
sfmt_bl24	sim/m32r/cpu2.h	/^  } sfmt_bl24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon258
sfmt_bl24	sim/m32r/cpux.h	/^    } sfmt_bl24;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon426
sfmt_bl24	sim/m32r/cpux.h	/^  } sfmt_bl24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon388
sfmt_bl8	sim/m32r/cpu.h	/^  } sfmt_bl8;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon362
sfmt_bl8	sim/m32r/cpu2.h	/^    } sfmt_bl8;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon295
sfmt_bl8	sim/m32r/cpu2.h	/^  } sfmt_bl8;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon259
sfmt_bl8	sim/m32r/cpux.h	/^    } sfmt_bl8;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon425
sfmt_bl8	sim/m32r/cpux.h	/^  } sfmt_bl8;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon389
sfmt_blink	sim/sh64/defs-media.h	/^  } sfmt_blink;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon865
sfmt_bound_cb	sim/cris/cpuv10.h	/^  } sfmt_bound_cb;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon755
sfmt_bound_cb	sim/cris/cpuv32.h	/^  } sfmt_bound_cb;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon713
sfmt_bound_cd	sim/cris/cpuv10.h	/^  } sfmt_bound_cd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon753
sfmt_bound_cd	sim/cris/cpuv32.h	/^  } sfmt_bound_cd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon711
sfmt_bound_cw	sim/cris/cpuv10.h	/^  } sfmt_bound_cw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon754
sfmt_bound_cw	sim/cris/cpuv32.h	/^  } sfmt_bound_cw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon712
sfmt_bound_m_b_m	sim/cris/cpuv10.h	/^  } sfmt_bound_m_b_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon767
sfmt_bra24	sim/m32r/cpu2.h	/^    } sfmt_bra24;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon300
sfmt_bra24	sim/m32r/cpux.h	/^    } sfmt_bra24;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon430
sfmt_bra8	sim/m32r/cpu2.h	/^    } sfmt_bra8;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon299
sfmt_bra8	sim/m32r/cpux.h	/^    } sfmt_bra8;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon429
sfmt_bra_compact	sim/sh64/defs-compact.h	/^  } sfmt_bra_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon883
sfmt_break	sim/cris/cpuv10.h	/^  } sfmt_break;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon744
sfmt_break	sim/cris/cpuv32.h	/^  } sfmt_break;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon700
sfmt_break	sim/frv/cpu.h	/^  } sfmt_break;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon117
sfmt_bset	sim/m32r/cpu.h	/^  } sfmt_bset;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon366
sfmt_bset	sim/m32r/cpu2.h	/^    } sfmt_bset;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon352
sfmt_bset	sim/m32r/cpu2.h	/^  } sfmt_bset;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon266
sfmt_bset	sim/m32r/cpux.h	/^    } sfmt_bset;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon482
sfmt_bset	sim/m32r/cpux.h	/^  } sfmt_bset;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon396
sfmt_btst	sim/m32r/cpu2.h	/^    } sfmt_btst;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon353
sfmt_btst	sim/m32r/cpux.h	/^    } sfmt_btst;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon483
sfmt_caddcc	sim/frv/cpu.h	/^  } sfmt_caddcc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon204
sfmt_call	sim/frv/cpu.h	/^  } sfmt_call;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon119
sfmt_cckeq	sim/frv/cpu.h	/^  } sfmt_cckeq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon162
sfmt_cfckne	sim/frv/cpu.h	/^  } sfmt_cfckne;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon161
sfmt_cfcmps	sim/frv/cpu.h	/^  } sfmt_cfcmps;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon174
sfmt_cfitos	sim/frv/cpu.h	/^  } sfmt_cfitos;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon160
sfmt_cfmadds	sim/frv/cpu.h	/^  } sfmt_cfmadds;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon184
sfmt_cfmas	sim/frv/cpu.h	/^  } sfmt_cfmas;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon206
sfmt_cfstoi	sim/frv/cpu.h	/^  } sfmt_cfstoi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon159
sfmt_cjmpl	sim/frv/cpu.h	/^  } sfmt_cjmpl;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon170
sfmt_cldbfu	sim/frv/cpu.h	/^  } sfmt_cldbfu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon196
sfmt_clddfu	sim/frv/cpu.h	/^  } sfmt_clddfu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon194
sfmt_clddu	sim/frv/cpu.h	/^  } sfmt_clddu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon195
sfmt_cldsbu	sim/frv/cpu.h	/^  } sfmt_cldsbu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon197
sfmt_clrpsw	sim/m32r/cpu.h	/^  } sfmt_clrpsw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon359
sfmt_clrpsw	sim/m32r/cpu2.h	/^    } sfmt_clrpsw;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon350
sfmt_clrpsw	sim/m32r/cpu2.h	/^  } sfmt_clrpsw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon256
sfmt_clrpsw	sim/m32r/cpux.h	/^    } sfmt_clrpsw;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon480
sfmt_clrpsw	sim/m32r/cpux.h	/^  } sfmt_clrpsw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon386
sfmt_cmaddhss	sim/frv/cpu.h	/^  } sfmt_cmaddhss;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon208
sfmt_cmand	sim/frv/cpu.h	/^  } sfmt_cmand;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon173
sfmt_cmbtoh	sim/frv/cpu.h	/^  } sfmt_cmbtoh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon214
sfmt_cmbtohe	sim/frv/cpu.h	/^  } sfmt_cmbtohe;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon217
sfmt_cmexpdhd	sim/frv/cpu.h	/^  } sfmt_cmexpdhd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon207
sfmt_cmexpdhw	sim/frv/cpu.h	/^  } sfmt_cmexpdhw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon179
sfmt_cmhtob	sim/frv/cpu.h	/^  } sfmt_cmhtob;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon213
sfmt_cmmachs	sim/frv/cpu.h	/^  } sfmt_cmmachs;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon212
sfmt_cmmachu	sim/frv/cpu.h	/^  } sfmt_cmmachu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon211
sfmt_cmovfgd	sim/frv/cpu.h	/^  } sfmt_cmovfgd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon175
sfmt_cmovgfd	sim/frv/cpu.h	/^  } sfmt_cmovgfd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon176
sfmt_cmp	sim/m32r/cpu2.h	/^    } sfmt_cmp;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon301
sfmt_cmp	sim/m32r/cpux.h	/^    } sfmt_cmp;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon431
sfmt_cmpi	sim/m32r/cpu2.h	/^    } sfmt_cmpi;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon302
sfmt_cmpi	sim/m32r/cpux.h	/^    } sfmt_cmpi;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon432
sfmt_cmpz	sim/m32r/cpu2.h	/^    } sfmt_cmpz;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon303
sfmt_cmpz	sim/m32r/cpux.h	/^    } sfmt_cmpz;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon433
sfmt_cmqaddhss	sim/frv/cpu.h	/^  } sfmt_cmqaddhss;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon218
sfmt_cmqmachs	sim/frv/cpu.h	/^  } sfmt_cmqmachs;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon220
sfmt_cmqmachu	sim/frv/cpu.h	/^  } sfmt_cmqmachu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon219
sfmt_csmulcc	sim/frv/cpu.h	/^  } sfmt_csmulcc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon203
sfmt_cstbfu	sim/frv/cpu.h	/^  } sfmt_cstbfu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon192
sfmt_cstbu	sim/frv/cpu.h	/^  } sfmt_cstbu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon193
sfmt_cstdfu	sim/frv/cpu.h	/^  } sfmt_cstdfu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon190
sfmt_cstdu	sim/frv/cpu.h	/^  } sfmt_cstdu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon191
sfmt_cswap	sim/frv/cpu.h	/^  } sfmt_cswap;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon189
sfmt_div	sim/m32r/cpu2.h	/^    } sfmt_div;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon304
sfmt_div	sim/m32r/cpux.h	/^    } sfmt_div;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon434
sfmt_empty	sim/cris/cpuv10.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon743
sfmt_empty	sim/cris/cpuv32.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon699
sfmt_empty	sim/frv/cpu.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon116
sfmt_empty	sim/iq2000/cpu.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon598
sfmt_empty	sim/lm32/cpu.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon544
sfmt_empty	sim/m32r/cpu.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon358
sfmt_empty	sim/m32r/cpu2.h	/^    } sfmt_empty;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon282
sfmt_empty	sim/m32r/cpu2.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon255
sfmt_empty	sim/m32r/cpux.h	/^    } sfmt_empty;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon412
sfmt_empty	sim/m32r/cpux.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon385
sfmt_empty	sim/or1k/cpu.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon90
sfmt_empty	sim/sh64/defs-compact.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon882
sfmt_empty	sim/sh64/defs-media.h	/^  } sfmt_empty;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon860
sfmt_fabsd	sim/sh64/defs-media.h	/^  } sfmt_fabsd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon864
sfmt_fbne	sim/frv/cpu.h	/^  } sfmt_fbne;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon131
sfmt_fcbeqlr	sim/frv/cpu.h	/^  } sfmt_fcbeqlr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon163
sfmt_fcmpd	sim/frv/cpu.h	/^  } sfmt_fcmpd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon149
sfmt_fditos	sim/frv/cpu.h	/^  } sfmt_fditos;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon151
sfmt_fdmadds	sim/frv/cpu.h	/^  } sfmt_fdmadds;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon200
sfmt_fdmas	sim/frv/cpu.h	/^  } sfmt_fdmas;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon210
sfmt_fdstoi	sim/frv/cpu.h	/^  } sfmt_fdstoi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon150
sfmt_fdtoi	sim/frv/cpu.h	/^  } sfmt_fdtoi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon128
sfmt_fipr_compact	sim/sh64/defs-compact.h	/^  } sfmt_fipr_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon890
sfmt_fitod	sim/frv/cpu.h	/^  } sfmt_fitod;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon129
sfmt_fldd	sim/sh64/defs-media.h	/^  } sfmt_fldd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon872
sfmt_flds	sim/sh64/defs-media.h	/^  } sfmt_flds;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon871
sfmt_fmaddd	sim/frv/cpu.h	/^  } sfmt_fmaddd;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon158
sfmt_fmov8_compact	sim/sh64/defs-compact.h	/^  } sfmt_fmov8_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon895
sfmt_fmov9_compact	sim/sh64/defs-compact.h	/^  } sfmt_fmov9_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon894
sfmt_ftine	sim/frv/cpu.h	/^  } sfmt_ftine;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon185
sfmt_ftne	sim/frv/cpu.h	/^  } sfmt_ftne;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon201
sfmt_getcfg	sim/sh64/defs-media.h	/^  } sfmt_getcfg;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon870
sfmt_icei	sim/frv/cpu.h	/^  } sfmt_icei;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon138
sfmt_icpl	sim/frv/cpu.h	/^  } sfmt_icpl;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon137
sfmt_j	sim/iq2000/cpu.h	/^  } sfmt_j;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon599
sfmt_jc	sim/m32r/cpu2.h	/^    } sfmt_jc;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon305
sfmt_jc	sim/m32r/cpux.h	/^    } sfmt_jc;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon435
sfmt_jl	sim/m32r/cpu.h	/^  } sfmt_jl;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon365
sfmt_jl	sim/m32r/cpu2.h	/^    } sfmt_jl;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon306
sfmt_jl	sim/m32r/cpu2.h	/^  } sfmt_jl;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon265
sfmt_jl	sim/m32r/cpux.h	/^    } sfmt_jl;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon436
sfmt_jl	sim/m32r/cpux.h	/^  } sfmt_jl;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon395
sfmt_jmp	sim/m32r/cpu2.h	/^    } sfmt_jmp;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon307
sfmt_jmp	sim/m32r/cpux.h	/^    } sfmt_jmp;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon437
sfmt_jmpil	sim/frv/cpu.h	/^  } sfmt_jmpil;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon130
sfmt_l_j	sim/or1k/cpu.h	/^  } sfmt_l_j;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon91
sfmt_l_lwz	sim/or1k/cpu.h	/^  } sfmt_l_lwz;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon95
sfmt_l_mfspr	sim/or1k/cpu.h	/^  } sfmt_l_mfspr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon97
sfmt_l_mtspr	sim/or1k/cpu.h	/^  } sfmt_l_mtspr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon96
sfmt_l_sll	sim/or1k/cpu.h	/^  } sfmt_l_sll;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon93
sfmt_l_slli	sim/or1k/cpu.h	/^  } sfmt_l_slli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon92
sfmt_l_sw	sim/or1k/cpu.h	/^  } sfmt_l_sw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon94
sfmt_lapc_d	sim/cris/cpuv32.h	/^  } sfmt_lapc_d;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon708
sfmt_lapcq	sim/cris/cpuv32.h	/^  } sfmt_lapcq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon707
sfmt_ld	sim/m32r/cpu2.h	/^    } sfmt_ld;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon308
sfmt_ld	sim/m32r/cpux.h	/^    } sfmt_ld;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon438
sfmt_ld24	sim/m32r/cpu.h	/^  } sfmt_ld24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon364
sfmt_ld24	sim/m32r/cpu2.h	/^    } sfmt_ld24;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon315
sfmt_ld24	sim/m32r/cpu2.h	/^  } sfmt_ld24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon264
sfmt_ld24	sim/m32r/cpux.h	/^    } sfmt_ld24;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon445
sfmt_ld24	sim/m32r/cpux.h	/^  } sfmt_ld24;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon394
sfmt_ld_d	sim/m32r/cpu2.h	/^    } sfmt_ld_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon309
sfmt_ld_d	sim/m32r/cpux.h	/^    } sfmt_ld_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon439
sfmt_ld_plus	sim/m32r/cpu.h	/^  } sfmt_ld_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon371
sfmt_ld_plus	sim/m32r/cpu2.h	/^    } sfmt_ld_plus;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon314
sfmt_ld_plus	sim/m32r/cpu2.h	/^  } sfmt_ld_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon272
sfmt_ld_plus	sim/m32r/cpux.h	/^    } sfmt_ld_plus;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon444
sfmt_ld_plus	sim/m32r/cpux.h	/^  } sfmt_ld_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon402
sfmt_ldb	sim/m32r/cpu2.h	/^    } sfmt_ldb;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon310
sfmt_ldb	sim/m32r/cpux.h	/^    } sfmt_ldb;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon440
sfmt_ldb_d	sim/m32r/cpu2.h	/^    } sfmt_ldb_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon311
sfmt_ldb_d	sim/m32r/cpux.h	/^    } sfmt_ldb_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon441
sfmt_ldbfi	sim/frv/cpu.h	/^  } sfmt_ldbfi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon143
sfmt_ldcu	sim/frv/cpu.h	/^  } sfmt_ldcu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon168
sfmt_lddcu	sim/frv/cpu.h	/^  } sfmt_lddcu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon167
sfmt_lddfi	sim/frv/cpu.h	/^  } sfmt_lddfi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon142
sfmt_ldh	sim/m32r/cpu2.h	/^    } sfmt_ldh;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon312
sfmt_ldh	sim/m32r/cpux.h	/^    } sfmt_ldh;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon442
sfmt_ldh_d	sim/m32r/cpu2.h	/^    } sfmt_ldh_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon313
sfmt_ldh_d	sim/m32r/cpux.h	/^    } sfmt_ldh_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon443
sfmt_ldi16	sim/m32r/cpu2.h	/^    } sfmt_ldi16;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon317
sfmt_ldi16	sim/m32r/cpux.h	/^    } sfmt_ldi16;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon447
sfmt_ldi8	sim/m32r/cpu2.h	/^    } sfmt_ldi8;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon316
sfmt_ldi8	sim/m32r/cpux.h	/^    } sfmt_ldi8;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon446
sfmt_lduw	sim/sh64/defs-media.h	/^  } sfmt_lduw;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon869
sfmt_lock	sim/m32r/cpu2.h	/^    } sfmt_lock;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon318
sfmt_lock	sim/m32r/cpux.h	/^    } sfmt_lock;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon448
sfmt_mabshs	sim/frv/cpu.h	/^  } sfmt_mabshs;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon181
sfmt_machi_a	sim/m32r/cpu2.h	/^    } sfmt_machi_a;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon319
sfmt_machi_a	sim/m32r/cpu2.h	/^  } sfmt_machi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon271
sfmt_machi_a	sim/m32r/cpux.h	/^    } sfmt_machi_a;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon449
sfmt_machi_a	sim/m32r/cpux.h	/^  } sfmt_machi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon401
sfmt_macwu1	sim/m32r/cpu2.h	/^    } sfmt_macwu1;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon346
sfmt_macwu1	sim/m32r/cpux.h	/^    } sfmt_macwu1;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon476
sfmt_mcmpsh	sim/frv/cpu.h	/^  } sfmt_mcmpsh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon198
sfmt_mcp	sim/cris/cpuv32.h	/^  } sfmt_mcp;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon720
sfmt_mcplhi	sim/frv/cpu.h	/^  } sfmt_mcplhi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon182
sfmt_mcut	sim/frv/cpu.h	/^  } sfmt_mcut;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon146
sfmt_mcuti	sim/frv/cpu.h	/^  } sfmt_mcuti;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon136
sfmt_mdasaccs	sim/frv/cpu.h	/^  } sfmt_mdasaccs;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon180
sfmt_mdcutssi	sim/frv/cpu.h	/^  } sfmt_mdcutssi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon156
sfmt_mdpackh	sim/frv/cpu.h	/^  } sfmt_mdpackh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon215
sfmt_mdrotli	sim/frv/cpu.h	/^  } sfmt_mdrotli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon155
sfmt_mdunpackh	sim/frv/cpu.h	/^  } sfmt_mdunpackh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon216
sfmt_mhdseth	sim/frv/cpu.h	/^  } sfmt_mhdseth;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon169
sfmt_mhdsets	sim/frv/cpu.h	/^  } sfmt_mhdsets;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon148
sfmt_mhsethih	sim/frv/cpu.h	/^  } sfmt_mhsethih;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon126
sfmt_mhsethis	sim/frv/cpu.h	/^  } sfmt_mhsethis;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon120
sfmt_mhsetloh	sim/frv/cpu.h	/^  } sfmt_mhsetloh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon127
sfmt_mhsetlos	sim/frv/cpu.h	/^  } sfmt_mhsetlos;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon121
sfmt_movb5_compact	sim/sh64/defs-compact.h	/^  } sfmt_movb5_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon888
sfmt_move_c_sprv10_p5	sim/cris/cpuv10.h	/^  } sfmt_move_c_sprv10_p5;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon751
sfmt_move_c_sprv10_p9	sim/cris/cpuv10.h	/^  } sfmt_move_c_sprv10_p9;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon750
sfmt_move_c_sprv32_p2	sim/cris/cpuv32.h	/^  } sfmt_move_c_sprv32_p2;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon709
sfmt_move_m_spplus_p8	sim/cris/cpuv10.h	/^  } sfmt_move_m_spplus_p8;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon748
sfmt_move_m_sprv10	sim/cris/cpuv10.h	/^  } sfmt_move_m_sprv10;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon766
sfmt_move_m_sprv32	sim/cris/cpuv32.h	/^  } sfmt_move_m_sprv32;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon723
sfmt_move_spr_mv10	sim/cris/cpuv10.h	/^  } sfmt_move_spr_mv10;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon765
sfmt_move_spr_mv32	sim/cris/cpuv32.h	/^  } sfmt_move_spr_mv32;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon722
sfmt_move_spr_rv10	sim/cris/cpuv10.h	/^  } sfmt_move_spr_rv10;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon761
sfmt_movem_m_r	sim/cris/cpuv10.h	/^  } sfmt_movem_m_r;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon769
sfmt_movem_m_r_v32	sim/cris/cpuv32.h	/^  } sfmt_movem_m_r_v32;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon727
sfmt_movem_r_m	sim/cris/cpuv10.h	/^  } sfmt_movem_r_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon770
sfmt_movem_r_m_v32	sim/cris/cpuv32.h	/^  } sfmt_movem_r_m_v32;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon728
sfmt_moveq	sim/cris/cpuv10.h	/^  } sfmt_moveq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon752
sfmt_moveq	sim/cris/cpuv32.h	/^  } sfmt_moveq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon710
sfmt_movfgq	sim/frv/cpu.h	/^  } sfmt_movfgq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon187
sfmt_movgfq	sim/frv/cpu.h	/^  } sfmt_movgfq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon188
sfmt_movgs	sim/frv/cpu.h	/^  } sfmt_movgs;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon134
sfmt_movi	sim/sh64/defs-media.h	/^  } sfmt_movi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon863
sfmt_movi20_compact	sim/sh64/defs-compact.h	/^  } sfmt_movi20_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon889
sfmt_movl10_compact	sim/sh64/defs-compact.h	/^  } sfmt_movl10_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon887
sfmt_movl12_compact	sim/sh64/defs-compact.h	/^  } sfmt_movl12_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon892
sfmt_movl5_compact	sim/sh64/defs-compact.h	/^  } sfmt_movl5_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon893
sfmt_movs_m_b_m	sim/cris/cpuv32.h	/^  } sfmt_movs_m_b_m;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon724
sfmt_movsg	sim/frv/cpu.h	/^  } sfmt_movsg;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon133
sfmt_movw10_compact	sim/sh64/defs-compact.h	/^  } sfmt_movw10_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon885
sfmt_movw5_compact	sim/sh64/defs-compact.h	/^  } sfmt_movw5_compact;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon886
sfmt_mqsllhi	sim/frv/cpu.h	/^  } sfmt_mqsllhi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon209
sfmt_mrdaccg	sim/frv/cpu.h	/^  } sfmt_mrdaccg;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon125
sfmt_mrgb	sim/iq2000/cpu.h	/^  } sfmt_mrgb;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon602
sfmt_msblo	sim/m32r/cpu2.h	/^    } sfmt_msblo;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon347
sfmt_msblo	sim/m32r/cpux.h	/^    } sfmt_msblo;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon477
sfmt_msllhi	sim/frv/cpu.h	/^  } sfmt_msllhi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon199
sfmt_mulhi_a	sim/m32r/cpu2.h	/^    } sfmt_mulhi_a;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon320
sfmt_mulhi_a	sim/m32r/cpux.h	/^    } sfmt_mulhi_a;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon450
sfmt_muls_b	sim/cris/cpuv10.h	/^  } sfmt_muls_b;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon764
sfmt_muls_b	sim/cris/cpuv32.h	/^  } sfmt_muls_b;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon721
sfmt_mulwu1	sim/m32r/cpu2.h	/^    } sfmt_mulwu1;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon348
sfmt_mulwu1	sim/m32r/cpux.h	/^    } sfmt_mulwu1;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon478
sfmt_munpackh	sim/frv/cpu.h	/^  } sfmt_munpackh;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon205
sfmt_mv	sim/m32r/cpu2.h	/^    } sfmt_mv;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon321
sfmt_mv	sim/m32r/cpux.h	/^    } sfmt_mv;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon451
sfmt_mvfachi_a	sim/m32r/cpu2.h	/^    } sfmt_mvfachi_a;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon322
sfmt_mvfachi_a	sim/m32r/cpu2.h	/^  } sfmt_mvfachi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon263
sfmt_mvfachi_a	sim/m32r/cpux.h	/^    } sfmt_mvfachi_a;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon452
sfmt_mvfachi_a	sim/m32r/cpux.h	/^  } sfmt_mvfachi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon393
sfmt_mvfc	sim/m32r/cpu2.h	/^    } sfmt_mvfc;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon323
sfmt_mvfc	sim/m32r/cpux.h	/^    } sfmt_mvfc;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon453
sfmt_mvtachi_a	sim/m32r/cpu2.h	/^    } sfmt_mvtachi_a;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon324
sfmt_mvtachi_a	sim/m32r/cpu2.h	/^  } sfmt_mvtachi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon262
sfmt_mvtachi_a	sim/m32r/cpux.h	/^    } sfmt_mvtachi_a;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon454
sfmt_mvtachi_a	sim/m32r/cpux.h	/^  } sfmt_mvtachi_a;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon392
sfmt_mvtc	sim/m32r/cpu2.h	/^    } sfmt_mvtc;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon325
sfmt_mvtc	sim/m32r/cpux.h	/^    } sfmt_mvtc;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon455
sfmt_mwcut	sim/frv/cpu.h	/^  } sfmt_mwcut;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon157
sfmt_mwcuti	sim/frv/cpu.h	/^  } sfmt_mwcuti;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon147
sfmt_mwtaccg	sim/frv/cpu.h	/^  } sfmt_mwtaccg;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon135
sfmt_nfdcmps	sim/frv/cpu.h	/^  } sfmt_nfdcmps;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon183
sfmt_nop	sim/m32r/cpu2.h	/^    } sfmt_nop;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon326
sfmt_nop	sim/m32r/cpux.h	/^    } sfmt_nop;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon456
sfmt_or3	sim/m32r/cpu2.h	/^    } sfmt_or3;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon286
sfmt_or3	sim/m32r/cpux.h	/^    } sfmt_or3;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon416
sfmt_ori	sim/sh64/defs-media.h	/^  } sfmt_ori;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon868
sfmt_pta	sim/sh64/defs-media.h	/^  } sfmt_pta;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon862
sfmt_rac_dsi	sim/m32r/cpu2.h	/^    } sfmt_rac_dsi;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon327
sfmt_rac_dsi	sim/m32r/cpu2.h	/^  } sfmt_rac_dsi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon260
sfmt_rac_dsi	sim/m32r/cpux.h	/^    } sfmt_rac_dsi;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon457
sfmt_rac_dsi	sim/m32r/cpux.h	/^  } sfmt_rac_dsi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon390
sfmt_ram	sim/iq2000/cpu.h	/^  } sfmt_ram;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon603
sfmt_rcsr	sim/lm32/cpu.h	/^  } sfmt_rcsr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon547
sfmt_rett	sim/frv/cpu.h	/^  } sfmt_rett;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon118
sfmt_rfe	sim/cris/cpuv32.h	/^  } sfmt_rfe;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon704
sfmt_rte	sim/m32r/cpu2.h	/^    } sfmt_rte;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon328
sfmt_rte	sim/m32r/cpux.h	/^    } sfmt_rte;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon458
sfmt_sadd	sim/m32r/cpu2.h	/^    } sfmt_sadd;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon345
sfmt_sadd	sim/m32r/cpux.h	/^    } sfmt_sadd;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon475
sfmt_sat	sim/m32r/cpu2.h	/^    } sfmt_sat;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon344
sfmt_sat	sim/m32r/cpux.h	/^    } sfmt_sat;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon474
sfmt_satb	sim/m32r/cpu2.h	/^    } sfmt_satb;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon343
sfmt_satb	sim/m32r/cpux.h	/^    } sfmt_satb;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon473
sfmt_sc	sim/m32r/cpu2.h	/^    } sfmt_sc;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon349
sfmt_sc	sim/m32r/cpux.h	/^    } sfmt_sc;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon479
sfmt_scutss	sim/frv/cpu.h	/^  } sfmt_scutss;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon145
sfmt_setf	sim/cris/cpuv10.h	/^  } sfmt_setf;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon745
sfmt_setf	sim/cris/cpuv32.h	/^  } sfmt_setf;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon701
sfmt_seth	sim/m32r/cpu.h	/^  } sfmt_seth;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon363
sfmt_seth	sim/m32r/cpu2.h	/^    } sfmt_seth;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon329
sfmt_seth	sim/m32r/cpu2.h	/^  } sfmt_seth;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon261
sfmt_seth	sim/m32r/cpux.h	/^    } sfmt_seth;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon459
sfmt_seth	sim/m32r/cpux.h	/^  } sfmt_seth;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon391
sfmt_sethi	sim/frv/cpu.h	/^  } sfmt_sethi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon123
sfmt_setlo	sim/frv/cpu.h	/^  } sfmt_setlo;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon124
sfmt_setlos	sim/frv/cpu.h	/^  } sfmt_setlos;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon122
sfmt_setpsw	sim/m32r/cpu2.h	/^    } sfmt_setpsw;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon351
sfmt_setpsw	sim/m32r/cpux.h	/^    } sfmt_setpsw;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon481
sfmt_shari	sim/sh64/defs-media.h	/^  } sfmt_shari;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon867
sfmt_shori	sim/sh64/defs-media.h	/^  } sfmt_shori;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon861
sfmt_sll3	sim/m32r/cpu2.h	/^    } sfmt_sll3;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon330
sfmt_sll3	sim/m32r/cpux.h	/^    } sfmt_sll3;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon460
sfmt_slli	sim/m32r/cpu.h	/^  } sfmt_slli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon367
sfmt_slli	sim/m32r/cpu2.h	/^    } sfmt_slli;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon331
sfmt_slli	sim/m32r/cpu2.h	/^  } sfmt_slli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon267
sfmt_slli	sim/m32r/cpux.h	/^    } sfmt_slli;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon461
sfmt_slli	sim/m32r/cpux.h	/^  } sfmt_slli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon397
sfmt_smass	sim/frv/cpu.h	/^  } sfmt_smass;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon154
sfmt_smulcc	sim/frv/cpu.h	/^  } sfmt_smulcc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon177
sfmt_smuli	sim/frv/cpu.h	/^  } sfmt_smuli;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon144
sfmt_smulicc	sim/frv/cpu.h	/^  } sfmt_smulicc;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon171
sfmt_st	sim/m32r/cpu2.h	/^    } sfmt_st;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon332
sfmt_st	sim/m32r/cpux.h	/^    } sfmt_st;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon462
sfmt_st_d	sim/m32r/cpu.h	/^  } sfmt_st_d;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon370
sfmt_st_d	sim/m32r/cpu2.h	/^    } sfmt_st_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon333
sfmt_st_d	sim/m32r/cpu2.h	/^  } sfmt_st_d;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon270
sfmt_st_d	sim/m32r/cpux.h	/^    } sfmt_st_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon463
sfmt_st_d	sim/m32r/cpux.h	/^  } sfmt_st_d;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon400
sfmt_st_plus	sim/m32r/cpu.h	/^  } sfmt_st_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon369
sfmt_st_plus	sim/m32r/cpu2.h	/^    } sfmt_st_plus;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon338
sfmt_st_plus	sim/m32r/cpu2.h	/^  } sfmt_st_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon269
sfmt_st_plus	sim/m32r/cpux.h	/^    } sfmt_st_plus;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon468
sfmt_st_plus	sim/m32r/cpux.h	/^  } sfmt_st_plus;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon399
sfmt_stb	sim/m32r/cpu2.h	/^    } sfmt_stb;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon334
sfmt_stb	sim/m32r/cpux.h	/^    } sfmt_stb;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon464
sfmt_stb_d	sim/m32r/cpu2.h	/^    } sfmt_stb_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon335
sfmt_stb_d	sim/m32r/cpux.h	/^    } sfmt_stb_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon465
sfmt_stb_plus	sim/m32r/cpu2.h	/^    } sfmt_stb_plus;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon340
sfmt_stb_plus	sim/m32r/cpux.h	/^    } sfmt_stb_plus;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon470
sfmt_stbfi	sim/frv/cpu.h	/^  } sfmt_stbfi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon141
sfmt_stcu	sim/frv/cpu.h	/^  } sfmt_stcu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon166
sfmt_stdcu	sim/frv/cpu.h	/^  } sfmt_stdcu;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon165
sfmt_stdfi	sim/frv/cpu.h	/^  } sfmt_stdfi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon139
sfmt_stdi	sim/frv/cpu.h	/^  } sfmt_stdi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon140
sfmt_sth	sim/m32r/cpu2.h	/^    } sfmt_sth;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon336
sfmt_sth	sim/m32r/cpux.h	/^    } sfmt_sth;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon466
sfmt_sth_d	sim/m32r/cpu2.h	/^    } sfmt_sth_d;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon337
sfmt_sth_d	sim/m32r/cpux.h	/^    } sfmt_sth_d;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon467
sfmt_sth_plus	sim/m32r/cpu2.h	/^    } sfmt_sth_plus;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon339
sfmt_sth_plus	sim/m32r/cpux.h	/^    } sfmt_sth_plus;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon469
sfmt_swapi	sim/frv/cpu.h	/^  } sfmt_swapi;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon153
sfmt_teq	sim/frv/cpu.h	/^  } sfmt_teq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon202
sfmt_tieq	sim/frv/cpu.h	/^  } sfmt_tieq;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon186
sfmt_trap	sim/m32r/cpu.h	/^  } sfmt_trap;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon360
sfmt_trap	sim/m32r/cpu2.h	/^    } sfmt_trap;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon341
sfmt_trap	sim/m32r/cpu2.h	/^  } sfmt_trap;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon257
sfmt_trap	sim/m32r/cpux.h	/^    } sfmt_trap;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon471
sfmt_trap	sim/m32r/cpux.h	/^  } sfmt_trap;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon387
sfmt_unlock	sim/m32r/cpu2.h	/^    } sfmt_unlock;$/;"	m	union:parexec::__anon281	typeref:struct:parexec::__anon281::__anon342
sfmt_unlock	sim/m32r/cpux.h	/^    } sfmt_unlock;$/;"	m	union:parexec::__anon411	typeref:struct:parexec::__anon411::__anon472
sfmt_user	sim/lm32/cpu.h	/^  } sfmt_user;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon551
sfmt_wcsr	sim/lm32/cpu.h	/^  } sfmt_wcsr;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon546
sfmt_xori	sim/sh64/defs-media.h	/^  } sfmt_xori;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon866
sfpr	bfd/elf64-ppc.c	/^  asection *sfpr;$/;"	m	struct:ppc_link_hash_table	file:
sfpr_def_parms	bfd/elf64-ppc.c	/^struct sfpr_def_parms$/;"	s	file:
sfpr_define	bfd/elf64-ppc.c	/^sfpr_define (struct bfd_link_info *info,$/;"	f	file:
sfr	opcodes/rl78-decode.c	/^sfr (int x)$/;"	f	file:
sfu_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sfu_tests$/;"	l
sfunc	gdb/cli/cli-decode.h	/^	cmd_const_sfunc_ftype *sfunc;$/;"	m	union:cmd_list_element::__anon1755
sfuncdesc	bfd/elf32-sh.c	/^  asection *sfuncdesc;$/;"	m	struct:elf_sh_link_hash_table	file:
sg	gdb/testsuite/gdb.base/shr1.c	/^float sg = 5.5;$/;"	v
sgeneric	include/hp-symtab.h	/^  struct slt_generic sgeneric;$/;"	m	union:sltentry	typeref:struct:sltentry::slt_generic
sgi	gdb/testsuite/gdb.base/shr1.c	/^int sgi = 2;$/;"	v
sgi_core_data	bfd/bfd-in2.h	/^      struct sgi_core_struct *sgi_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::sgi_core_struct
sgi_core_struct	bfd/irix-core.c	/^struct sgi_core_struct$/;"	s	file:
sgid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^gid_t rgid = -1, egid = -1, sgid = -1;$/;"	v
sgn_extend	sim/bfin/bfin-sim.c	/^sgn_extend (bu40 org, bu40 val, int size)$/;"	f	file:
sgot	bfd/elf-bfd.h	/^  asection *sgot;$/;"	m	struct:elf_link_hash_table
sgotfixup	bfd/elf32-bfin.c	/^  asection *sgotfixup;$/;"	m	struct:bfinfdpic_elf_link_hash_table	file:
sgotfixup	bfd/elf32-frv.c	/^  asection *sgotfixup;$/;"	m	struct:frvfdpic_elf_link_hash_table	file:
sgotloc	bfd/elf32-xtensa.c	/^  asection *sgotloc;$/;"	m	struct:elf_xtensa_link_hash_table	file:
sgotplt	bfd/elf-bfd.h	/^  asection *sgotplt;$/;"	m	struct:elf_link_hash_table
sgotplt_jump_table_size	bfd/elf32-arm.c	/^  bfd_vma sgotplt_jump_table_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
sgotplt_jump_table_size	bfd/elfnn-aarch64.c	/^  bfd_vma sgotplt_jump_table_size;$/;"	m	struct:elf_aarch64_link_hash_table	file:
sgotplt_jump_table_size	bfd/elfxx-x86.h	/^  bfd_vma sgotplt_jump_table_size;$/;"	m	struct:elf_x86_link_hash_table
sgr	sim/sh/sim-main.h	/^	    int sgr;		\/* saved gr15 *\/$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
sgs	gdb/testsuite/gdb.base/shr1.c	/^static int sgs = 7;$/;"	v	file:
sgttyb	readline/rltty.c	/^  struct sgttyb sgttyb;	\/* Basic BSD tty driver information. *\/$/;"	m	struct:bsdtty	typeref:struct:bsdtty::sgttyb	file:
sh	opcodes/microblaze-opcm.h	/^  bgtid, bgei, bgeid, lbu, lbur, lhu, lhur, lw, lwr, lwx, sb, sbr, sh,$/;"	e	enum:microblaze_instr
sh1add_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh1add_tests$/;"	l
sh1addl_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh1addl_tests$/;"	l
sh1addo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh1addo_tests$/;"	l
sh2_mach	sim/sh64/sh64.c	/^const SIM_MACH sh2_mach =$/;"	v
sh2a_fpu_mach	sim/sh64/sh64.c	/^const SIM_MACH sh2a_fpu_mach =$/;"	v
sh2a_nofpu_mach	sim/sh64/sh64.c	/^const SIM_MACH sh2a_nofpu_mach =$/;"	v
sh2add_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh2add_tests$/;"	l
sh2addl_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh2addl_tests$/;"	l
sh2addo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh2addo_tests$/;"	l
sh2e_mach	sim/sh64/sh64.c	/^const SIM_MACH sh2e_mach =$/;"	v
sh3_mach	sim/sh64/sh64.c	/^const SIM_MACH sh3_mach =$/;"	v
sh3add_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh3add_tests$/;"	l
sh3addl_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh3addl_tests$/;"	l
sh3addo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sh3addo_tests$/;"	l
sh3e_mach	sim/sh64/sh64.c	/^const SIM_MACH sh3e_mach =$/;"	v
sh4_group_attr	sim/sh64/sh-desc.h	/^typedef enum sh4_group_attr {$/;"	g
sh4_mach	sim/sh64/sh64.c	/^const SIM_MACH sh4_mach =$/;"	v
sh4_nofpu_mach	sim/sh64/sh64.c	/^const SIM_MACH sh4_nofpu_mach =$/;"	v
sh4a_group_attr	sim/sh64/sh-desc.h	/^typedef enum sh4a_group_attr {$/;"	g
sh4a_mach	sim/sh64/sh64.c	/^const SIM_MACH sh4a_mach =$/;"	v
sh4a_nofpu_mach	sim/sh64/sh64.c	/^const SIM_MACH sh4a_nofpu_mach =$/;"	v
sh4al_mach	sim/sh64/sh64.c	/^const SIM_MACH sh4al_mach =$/;"	v
sh5_imp_properties	sim/sh64/sh64.c	/^static const SIM_MACH_IMP_PROPERTIES sh5_imp_properties =$/;"	v	file:
sh5_mach	sim/sh64/sh64.c	/^const SIM_MACH sh5_mach =$/;"	v
sh64_break	sim/sh64/sh64.c	/^sh64_break (SIM_CPU *current_cpu, PCADDR pc)$/;"	f
sh64_compact_decode	sim/sh64/decode-compact.c	/^sh64_compact_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
sh64_compact_emit_after	sim/sh64/mloop-compact.c	/^sh64_compact_emit_after (SIM_CPU *current_cpu, SCACHE *sc, PCADDR pc)$/;"	f	file:
sh64_compact_emit_before	sim/sh64/mloop-compact.c	/^sh64_compact_emit_before (SIM_CPU *current_cpu, SCACHE *sc, PCADDR pc, int first_p)$/;"	f	file:
sh64_compact_engine_run_fast	sim/sh64/mloop-compact.c	/^sh64_compact_engine_run_fast (SIM_CPU *current_cpu)$/;"	f
sh64_compact_engine_run_full	sim/sh64/mloop-compact.c	/^sh64_compact_engine_run_full (SIM_CPU *current_cpu)$/;"	f
sh64_compact_fill_argbuf	sim/sh64/mloop-compact.c	/^sh64_compact_fill_argbuf (const SIM_CPU *cpu, ARGBUF *abuf, const IDESC *idesc,$/;"	f	file:
sh64_compact_fill_argbuf_tp	sim/sh64/mloop-compact.c	/^sh64_compact_fill_argbuf_tp (const SIM_CPU *cpu, ARGBUF *abuf,$/;"	f	file:
sh64_compact_init_idesc_table	sim/sh64/decode-compact.c	/^sh64_compact_init_idesc_table (SIM_CPU *cpu)$/;"	f
sh64_compact_insn_data	sim/sh64/decode-compact.c	/^static IDESC sh64_compact_insn_data[SH64_COMPACT_INSN__MAX];$/;"	v	file:
sh64_compact_insn_sem	sim/sh64/decode-compact.c	/^static const struct insn_sem sh64_compact_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
sh64_compact_insn_sem_invalid	sim/sh64/decode-compact.c	/^static const struct insn_sem sh64_compact_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
sh64_compact_insn_type	sim/sh64/decode-compact.h	/^typedef enum sh64_compact_insn_type {$/;"	g
sh64_compact_model_insn_after	sim/sh64/sh64.c	/^sh64_compact_model_insn_after(SIM_CPU *cpu, int last_p, int cycles)$/;"	f
sh64_compact_model_insn_before	sim/sh64/sh64.c	/^sh64_compact_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
sh64_compact_pbb_after	sim/sh64/mloop-compact.c	/^sh64_compact_pbb_after (SIM_CPU *current_cpu, SCACHE *sc)$/;"	f
sh64_compact_pbb_before	sim/sh64/mloop-compact.c	/^sh64_compact_pbb_before (SIM_CPU *current_cpu, SCACHE *sc)$/;"	f
sh64_compact_pbb_begin	sim/sh64/mloop-compact.c	/^sh64_compact_pbb_begin (SIM_CPU *current_cpu, int FAST_P)$/;"	f
sh64_compact_pbb_chain	sim/sh64/mloop-compact.c	/^sh64_compact_pbb_chain (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f
sh64_compact_pbb_cti_chain	sim/sh64/mloop-compact.c	/^sh64_compact_pbb_cti_chain (SIM_CPU *current_cpu, SEM_ARG sem_arg,$/;"	f
sh64_compact_sfmt_type	sim/sh64/decode-compact.h	/^typedef enum sh64_compact_sfmt_type {$/;"	g
sh64_compact_trapa	sim/sh64/sh64.c	/^sh64_compact_trapa (SIM_CPU *current_cpu, UQI trapnum, PCADDR pc)$/;"	f
sh64_core_signal	sim/sh64/sh64.c	/^sh64_core_signal (SIM_DESC sd, SIM_CPU *current_cpu, sim_cia cia,$/;"	f
sh64_disassemble_insn	sim/sh64/sim-if.c	/^sh64_disassemble_insn (SIM_CPU *cpu, const CGEN_INSN *insn,$/;"	f	file:
sh64_disassemble_insn	sim/sh64/sim-if.c	/^static CGEN_DISASSEMBLER sh64_disassemble_insn;$/;"	v	file:
sh64_endian	sim/sh64/sh64.c	/^sh64_endian (SIM_CPU *current_cpu)$/;"	f
sh64_engine_run_fast	sim/sh64/sh64.c	/^sh64_engine_run_fast (SIM_CPU *cpu)$/;"	f
sh64_engine_run_full	sim/sh64/sh64.c	/^sh64_engine_run_full(SIM_CPU *cpu)$/;"	f
sh64_fabsd	sim/sh64/sh64.c	/^sh64_fabsd(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_fabss	sim/sh64/sh64.c	/^sh64_fabss(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_faddd	sim/sh64/sh64.c	/^sh64_faddd(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fadds	sim/sh64/sh64.c	/^sh64_fadds(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fcmpeqd	sim/sh64/sh64.c	/^sh64_fcmpeqd(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fcmpeqs	sim/sh64/sh64.c	/^sh64_fcmpeqs(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fcmpged	sim/sh64/sh64.c	/^sh64_fcmpged(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fcmpges	sim/sh64/sh64.c	/^sh64_fcmpges(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fcmpgtd	sim/sh64/sh64.c	/^sh64_fcmpgtd(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fcmpgts	sim/sh64/sh64.c	/^sh64_fcmpgts(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fcmpund	sim/sh64/sh64.c	/^sh64_fcmpund(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fcmpuns	sim/sh64/sh64.c	/^sh64_fcmpuns(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fcnvds	sim/sh64/sh64.c	/^sh64_fcnvds(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_fcnvsd	sim/sh64/sh64.c	/^sh64_fcnvsd(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_fdivd	sim/sh64/sh64.c	/^sh64_fdivd(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fdivs	sim/sh64/sh64.c	/^sh64_fdivs(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fetch_register	sim/sh64/sh64.c	/^sh64_fetch_register (SIM_CPU *cpu, int nr, unsigned char *buf, int len)$/;"	f
sh64_fipr	sim/sh64/sh64.c	/^sh64_fipr (SIM_CPU *cpu, unsigned m, unsigned n)$/;"	f
sh64_fiprs	sim/sh64/sh64.c	/^sh64_fiprs (SIM_CPU *cpu, unsigned g, unsigned h)$/;"	f
sh64_fldi0	sim/sh64/sh64.c	/^sh64_fldi0 (SIM_CPU *current_cpu)$/;"	f
sh64_fldi1	sim/sh64/sh64.c	/^sh64_fldi1 (SIM_CPU *current_cpu)$/;"	f
sh64_fldp	sim/sh64/sh64.c	/^sh64_fldp (SIM_CPU *cpu, PCADDR pc, DI rm, DI rn, unsigned f)$/;"	f
sh64_floatld	sim/sh64/sh64.c	/^sh64_floatld(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_floatls	sim/sh64/sh64.c	/^sh64_floatls(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_floatqd	sim/sh64/sh64.c	/^sh64_floatqd(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_floatqs	sim/sh64/sh64.c	/^sh64_floatqs(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_fmacs	sim/sh64/sh64.c	/^sh64_fmacs(SIM_CPU *current_cpu, SF fr0, SF frm, SF frn)$/;"	f
sh64_fmuld	sim/sh64/sh64.c	/^sh64_fmuld(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fmuls	sim/sh64/sh64.c	/^sh64_fmuls(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_fnegd	sim/sh64/sh64.c	/^sh64_fnegd(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_fnegs	sim/sh64/sh64.c	/^sh64_fnegs(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_fsqrtd	sim/sh64/sh64.c	/^sh64_fsqrtd(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_fsqrts	sim/sh64/sh64.c	/^sh64_fsqrts(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_fstp	sim/sh64/sh64.c	/^sh64_fstp (SIM_CPU *cpu, PCADDR pc, DI rm, DI rn, unsigned f)$/;"	f
sh64_fsubd	sim/sh64/sh64.c	/^sh64_fsubd(SIM_CPU *current_cpu, DF drg, DF drh)$/;"	f
sh64_fsubs	sim/sh64/sh64.c	/^sh64_fsubs(SIM_CPU *current_cpu, SF frg, SF frh)$/;"	f
sh64_ftrcdl	sim/sh64/sh64.c	/^sh64_ftrcdl(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_ftrcdq	sim/sh64/sh64.c	/^sh64_ftrcdq(SIM_CPU *current_cpu, DF drgh)$/;"	f
sh64_ftrcsl	sim/sh64/sh64.c	/^sh64_ftrcsl(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_ftrcsq	sim/sh64/sh64.c	/^sh64_ftrcsq(SIM_CPU *current_cpu, SF frgh)$/;"	f
sh64_ftrv	sim/sh64/sh64.c	/^sh64_ftrv (SIM_CPU *cpu, UINT ignored)$/;"	f
sh64_ftrvs	sim/sh64/sh64.c	/^sh64_ftrvs(SIM_CPU *cpu, unsigned g, unsigned h, unsigned f)$/;"	f
sh64_get_idata	sim/sh64/sh64.c	/^sh64_get_idata (SIM_CPU *cpu, int inum)$/;"	f	file:
sh64_h_cr_get	sim/sh64/cpu.c	/^sh64_h_cr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_cr_set	sim/sh64/cpu.c	/^sh64_h_cr_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
sh64_h_dr_get	sim/sh64/cpu.c	/^sh64_h_dr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_dr_set	sim/sh64/cpu.c	/^sh64_h_dr_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
sh64_h_drc_get	sim/sh64/cpu.c	/^sh64_h_drc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_drc_set	sim/sh64/cpu.c	/^sh64_h_drc_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
sh64_h_endian_get	sim/sh64/cpu.c	/^sh64_h_endian_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_endian_set	sim/sh64/cpu.c	/^sh64_h_endian_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_fmov_get	sim/sh64/cpu.c	/^sh64_h_fmov_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fmov_set	sim/sh64/cpu.c	/^sh64_h_fmov_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
sh64_h_fmtx_get	sim/sh64/cpu.c	/^sh64_h_fmtx_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fmtx_set	sim/sh64/cpu.c	/^sh64_h_fmtx_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_fp_get	sim/sh64/cpu.c	/^sh64_h_fp_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fp_set	sim/sh64/cpu.c	/^sh64_h_fp_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_fpscr_get	sim/sh64/cpu.c	/^sh64_h_fpscr_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_fpscr_set	sim/sh64/cpu.c	/^sh64_h_fpscr_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_fr_get	sim/sh64/cpu.c	/^sh64_h_fr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fr_set	sim/sh64/cpu.c	/^sh64_h_fr_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_frbit_get	sim/sh64/cpu.c	/^sh64_h_frbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_frbit_set	sim/sh64/cpu.c	/^sh64_h_frbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_frc_get	sim/sh64/cpu.c	/^sh64_h_frc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_frc_set	sim/sh64/cpu.c	/^sh64_h_frc_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_fsd_get	sim/sh64/cpu.c	/^sh64_h_fsd_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fsd_set	sim/sh64/cpu.c	/^sh64_h_fsd_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
sh64_h_fv_get	sim/sh64/cpu.c	/^sh64_h_fv_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fv_set	sim/sh64/cpu.c	/^sh64_h_fv_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_fvc_get	sim/sh64/cpu.c	/^sh64_h_fvc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_fvc_set	sim/sh64/cpu.c	/^sh64_h_fvc_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_h_gbr_get	sim/sh64/cpu.c	/^sh64_h_gbr_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_gbr_set	sim/sh64/cpu.c	/^sh64_h_gbr_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_gr_get	sim/sh64/cpu.c	/^sh64_h_gr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_gr_set	sim/sh64/cpu.c	/^sh64_h_gr_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
sh64_h_grc_get	sim/sh64/cpu.c	/^sh64_h_grc_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_grc_set	sim/sh64/cpu.c	/^sh64_h_grc_set (SIM_CPU *current_cpu, UINT regno, SI newval)$/;"	f
sh64_h_ism_get	sim/sh64/cpu.c	/^sh64_h_ism_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_ism_set	sim/sh64/cpu.c	/^sh64_h_ism_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_mach_get	sim/sh64/cpu.c	/^sh64_h_mach_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_mach_set	sim/sh64/cpu.c	/^sh64_h_mach_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_macl_get	sim/sh64/cpu.c	/^sh64_h_macl_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_macl_set	sim/sh64/cpu.c	/^sh64_h_macl_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_mbit_get	sim/sh64/cpu.c	/^sh64_h_mbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_mbit_set	sim/sh64/cpu.c	/^sh64_h_mbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_pc_get	sim/sh64/cpu.c	/^sh64_h_pc_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_pc_set	sim/sh64/cpu.c	/^sh64_h_pc_set (SIM_CPU *current_cpu, UDI newval)$/;"	f
sh64_h_pr_get	sim/sh64/cpu.c	/^sh64_h_pr_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_pr_set	sim/sh64/cpu.c	/^sh64_h_pr_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_prbit_get	sim/sh64/cpu.c	/^sh64_h_prbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_prbit_set	sim/sh64/cpu.c	/^sh64_h_prbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_qbit_get	sim/sh64/cpu.c	/^sh64_h_qbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_qbit_set	sim/sh64/cpu.c	/^sh64_h_qbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_sbit_get	sim/sh64/cpu.c	/^sh64_h_sbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_sbit_set	sim/sh64/cpu.c	/^sh64_h_sbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_sr_get	sim/sh64/cpu.c	/^sh64_h_sr_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_sr_set	sim/sh64/cpu.c	/^sh64_h_sr_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_szbit_get	sim/sh64/cpu.c	/^sh64_h_szbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_szbit_set	sim/sh64/cpu.c	/^sh64_h_szbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_tbit_get	sim/sh64/cpu.c	/^sh64_h_tbit_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_tbit_set	sim/sh64/cpu.c	/^sh64_h_tbit_set (SIM_CPU *current_cpu, BI newval)$/;"	f
sh64_h_tr_get	sim/sh64/cpu.c	/^sh64_h_tr_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_tr_set	sim/sh64/cpu.c	/^sh64_h_tr_set (SIM_CPU *current_cpu, UINT regno, DI newval)$/;"	f
sh64_h_vbr_get	sim/sh64/cpu.c	/^sh64_h_vbr_get (SIM_CPU *current_cpu)$/;"	f
sh64_h_vbr_set	sim/sh64/cpu.c	/^sh64_h_vbr_set (SIM_CPU *current_cpu, SI newval)$/;"	f
sh64_h_xd_get	sim/sh64/cpu.c	/^sh64_h_xd_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_xd_set	sim/sh64/cpu.c	/^sh64_h_xd_set (SIM_CPU *current_cpu, UINT regno, DF newval)$/;"	f
sh64_h_xf_get	sim/sh64/cpu.c	/^sh64_h_xf_get (SIM_CPU *current_cpu, UINT regno)$/;"	f
sh64_h_xf_set	sim/sh64/cpu.c	/^sh64_h_xf_set (SIM_CPU *current_cpu, UINT regno, SF newval)$/;"	f
sh64_idesc_compact	sim/sh64/sh64.c	/^IDESC * sh64_idesc_compact;$/;"	v
sh64_idesc_media	sim/sh64/sh64.c	/^IDESC * sh64_idesc_media;$/;"	v
sh64_init_cpu	sim/sh64/sh64.c	/^sh64_init_cpu (SIM_CPU *cpu)$/;"	f	file:
sh64_media_decode	sim/sh64/decode-media.c	/^sh64_media_decode (SIM_CPU *current_cpu, IADDR pc,$/;"	f
sh64_media_emit_after	sim/sh64/mloop-media.c	/^sh64_media_emit_after (SIM_CPU *current_cpu, SCACHE *sc, PCADDR pc)$/;"	f	file:
sh64_media_emit_before	sim/sh64/mloop-media.c	/^sh64_media_emit_before (SIM_CPU *current_cpu, SCACHE *sc, PCADDR pc, int first_p)$/;"	f	file:
sh64_media_engine_run_fast	sim/sh64/mloop-media.c	/^sh64_media_engine_run_fast (SIM_CPU *current_cpu)$/;"	f
sh64_media_engine_run_full	sim/sh64/mloop-media.c	/^sh64_media_engine_run_full (SIM_CPU *current_cpu)$/;"	f
sh64_media_fill_argbuf	sim/sh64/mloop-media.c	/^sh64_media_fill_argbuf (const SIM_CPU *cpu, ARGBUF *abuf, const IDESC *idesc,$/;"	f	file:
sh64_media_fill_argbuf_tp	sim/sh64/mloop-media.c	/^sh64_media_fill_argbuf_tp (const SIM_CPU *cpu, ARGBUF *abuf,$/;"	f	file:
sh64_media_init_idesc_table	sim/sh64/decode-media.c	/^sh64_media_init_idesc_table (SIM_CPU *cpu)$/;"	f
sh64_media_insn_data	sim/sh64/decode-media.c	/^static IDESC sh64_media_insn_data[SH64_MEDIA_INSN__MAX];$/;"	v	file:
sh64_media_insn_sem	sim/sh64/decode-media.c	/^static const struct insn_sem sh64_media_insn_sem[] =$/;"	v	typeref:struct:insn_sem	file:
sh64_media_insn_sem_invalid	sim/sh64/decode-media.c	/^static const struct insn_sem sh64_media_insn_sem_invalid =$/;"	v	typeref:struct:insn_sem	file:
sh64_media_insn_type	sim/sh64/decode-media.h	/^typedef enum sh64_media_insn_type {$/;"	g
sh64_media_model_insn_after	sim/sh64/sh64.c	/^sh64_media_model_insn_after(SIM_CPU *cpu, int last_p, int cycles)$/;"	f
sh64_media_model_insn_before	sim/sh64/sh64.c	/^sh64_media_model_insn_before (SIM_CPU *cpu, int first_p)$/;"	f
sh64_media_pbb_after	sim/sh64/mloop-media.c	/^sh64_media_pbb_after (SIM_CPU *current_cpu, SCACHE *sc)$/;"	f
sh64_media_pbb_before	sim/sh64/mloop-media.c	/^sh64_media_pbb_before (SIM_CPU *current_cpu, SCACHE *sc)$/;"	f
sh64_media_pbb_begin	sim/sh64/mloop-media.c	/^sh64_media_pbb_begin (SIM_CPU *current_cpu, int FAST_P)$/;"	f
sh64_media_pbb_chain	sim/sh64/mloop-media.c	/^sh64_media_pbb_chain (SIM_CPU *current_cpu, SEM_ARG sem_arg)$/;"	f
sh64_media_pbb_cti_chain	sim/sh64/mloop-media.c	/^sh64_media_pbb_cti_chain (SIM_CPU *current_cpu, SEM_ARG sem_arg,$/;"	f
sh64_media_sfmt_type	sim/sh64/decode-media.h	/^typedef enum sh64_media_sfmt_type {$/;"	g
sh64_model_init	sim/sh64/sh64.c	/^sh64_model_init()$/;"	f	file:
sh64_movua	sim/sh64/sh64.c	/^sh64_movua (SIM_CPU *current_cpu, PCADDR pc, SI rn)$/;"	f
sh64_nsb	sim/sh64/sh64.c	/^sh64_nsb (SIM_CPU *current_cpu, DI rm)$/;"	f
sh64_pref	sim/sh64/sh64.c	/^sh64_pref (SIM_CPU *cpu, SI addr)$/;"	f
sh64_prepare_run	sim/sh64/sh64.c	/^sh64_prepare_run (SIM_CPU *cpu)$/;"	f	file:
sh64_record_trace_results	sim/sh64/cpu.c	/^sh64_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,$/;"	f
sh64_store_register	sim/sh64/sh64.c	/^sh64_store_register (SIM_CPU *cpu, int nr, unsigned char *buf, int len)$/;"	f
sh64_trapa	sim/sh64/sh64.c	/^sh64_trapa (SIM_CPU *current_cpu, DI rm, PCADDR pc)$/;"	f
sh_active_calling_convention	gdb/sh-tdep.c	/^static const char *sh_active_calling_convention = sh_cc_gcc;$/;"	v	file:
sh_addr	include/elf/external.h	/^  unsigned char	sh_addr[4];		\/* Section virtual addr at execution *\/$/;"	m	struct:__anon1443
sh_addr	include/elf/external.h	/^  unsigned char	sh_addr[8];		\/* Section virtual addr at execution *\/$/;"	m	struct:__anon1444
sh_addr	include/elf/internal.h	/^  bfd_vma	sh_addr;		\/* Section virtual addr at execution *\/$/;"	m	struct:elf_internal_shdr
sh_addr	libiberty/simple-object-elf.c	/^  unsigned char	sh_addr[4];		\/* Section virtual addr at execution *\/$/;"	m	struct:__anon1200	file:
sh_addr	libiberty/simple-object-elf.c	/^  unsigned char	sh_addr[8];		\/* Section virtual addr at execution *\/$/;"	m	struct:__anon1201	file:
sh_addralign	include/elf/external.h	/^  unsigned char	sh_addralign[4];	\/* Section alignment *\/$/;"	m	struct:__anon1443
sh_addralign	include/elf/external.h	/^  unsigned char	sh_addralign[8];	\/* Section alignment *\/$/;"	m	struct:__anon1444
sh_addralign	include/elf/internal.h	/^  bfd_vma	sh_addralign;		\/* Section alignment *\/$/;"	m	struct:elf_internal_shdr
sh_addralign	libiberty/simple-object-elf.c	/^  unsigned char	sh_addralign[4];	\/* Section alignment *\/$/;"	m	struct:__anon1200	file:
sh_addralign	libiberty/simple-object-elf.c	/^  unsigned char	sh_addralign[8];	\/* Section alignment *\/$/;"	m	struct:__anon1201	file:
sh_align_loads	bfd/coff-sh.c	/^sh_align_loads (bfd *abfd,$/;"	f	file:
sh_alloc_frame_cache	gdb/sh-tdep.c	/^sh_alloc_frame_cache (void)$/;"	f	file:
sh_analyze_prologue	gdb/sh-tdep.c	/^sh_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
sh_arch_setup	gdb/gdbserver/linux-sh-low.c	/^sh_arch_setup (void)$/;"	f	file:
sh_arg_type	opcodes/sh-opc.h	/^sh_arg_type;$/;"	t	typeref:enum:__anon62
sh_breakpoint	gdb/gdbserver/linux-sh-low.c	/^static const unsigned short sh_breakpoint = 0xc3c3;$/;"	v	file:
sh_breakpoint_at	gdb/gdbserver/linux-sh-low.c	/^sh_breakpoint_at (CORE_ADDR where)$/;"	f	file:
sh_breakpoint_kind_from_pc	gdb/sh-tdep.c	/^sh_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
sh_breakpoint_len	gdb/gdbserver/linux-sh-low.c	63;"	d	file:
sh_cannot_fetch_register	gdb/gdbserver/linux-sh-low.c	/^sh_cannot_fetch_register (int regno)$/;"	f	file:
sh_cannot_store_register	gdb/gdbserver/linux-sh-low.c	/^sh_cannot_store_register (int regno)$/;"	f	file:
sh_cc_enum	gdb/sh-tdep.c	/^static const char *const sh_cc_enum[] = {$/;"	v	file:
sh_cc_gcc	gdb/sh-tdep.c	/^static const char sh_cc_gcc[] = "gcc";$/;"	v	file:
sh_cc_renesas	gdb/sh-tdep.c	/^static const char sh_cc_renesas[] = "renesas";$/;"	v	file:
sh_cgen_cpu_close	sim/sh64/sh-desc.c	/^sh_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
sh_cgen_cpu_open	sim/sh64/sh-desc.c	/^sh_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
sh_cgen_cpu_open_1	sim/sh64/sh-desc.c	/^sh_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
sh_cgen_hardware_attr_table	sim/sh64/sh-desc.c	/^const CGEN_ATTR_TABLE sh_cgen_hardware_attr_table[] =$/;"	v
sh_cgen_hw_table	sim/sh64/sh-desc.c	/^const CGEN_HW_ENTRY sh_cgen_hw_table[] =$/;"	v
sh_cgen_ifield_attr_table	sim/sh64/sh-desc.c	/^const CGEN_ATTR_TABLE sh_cgen_ifield_attr_table[] =$/;"	v
sh_cgen_ifld_table	sim/sh64/sh-desc.c	/^const CGEN_IFLD sh_cgen_ifld_table[] =$/;"	v
sh_cgen_insn_attr_table	sim/sh64/sh-desc.c	/^const CGEN_ATTR_TABLE sh_cgen_insn_attr_table[] =$/;"	v
sh_cgen_insn_table	sim/sh64/sh-desc.c	/^static const CGEN_IBASE sh_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
sh_cgen_isa_table	sim/sh64/sh-desc.c	/^static const CGEN_ISA sh_cgen_isa_table[] = {$/;"	v	file:
sh_cgen_mach_table	sim/sh64/sh-desc.c	/^static const CGEN_MACH sh_cgen_mach_table[] = {$/;"	v	file:
sh_cgen_operand_attr_table	sim/sh64/sh-desc.c	/^const CGEN_ATTR_TABLE sh_cgen_operand_attr_table[] =$/;"	v
sh_cgen_operand_table	sim/sh64/sh-desc.c	/^const CGEN_OPERAND sh_cgen_operand_table[] =$/;"	v
sh_cgen_opval_drc_names	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_drc_names =$/;"	v
sh_cgen_opval_drc_names_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_drc_names_entries[] =$/;"	v	file:
sh_cgen_opval_frc_names	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_frc_names =$/;"	v
sh_cgen_opval_frc_names_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_frc_names_entries[] =$/;"	v	file:
sh_cgen_opval_h_cr	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_cr =$/;"	v
sh_cgen_opval_h_cr_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_cr_entries[] =$/;"	v	file:
sh_cgen_opval_h_dr	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_dr =$/;"	v
sh_cgen_opval_h_dr_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_dr_entries[] =$/;"	v	file:
sh_cgen_opval_h_fmov	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fmov =$/;"	v
sh_cgen_opval_h_fmov_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fmov_entries[] =$/;"	v	file:
sh_cgen_opval_h_fmtx	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fmtx =$/;"	v
sh_cgen_opval_h_fmtx_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fmtx_entries[] =$/;"	v	file:
sh_cgen_opval_h_fp	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fp =$/;"	v
sh_cgen_opval_h_fp_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fp_entries[] =$/;"	v	file:
sh_cgen_opval_h_fr	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fr =$/;"	v
sh_cgen_opval_h_fr_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fr_entries[] =$/;"	v	file:
sh_cgen_opval_h_fsd	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fsd =$/;"	v
sh_cgen_opval_h_fsd_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fsd_entries[] =$/;"	v	file:
sh_cgen_opval_h_fv	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fv =$/;"	v
sh_cgen_opval_h_fv_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fv_entries[] =$/;"	v	file:
sh_cgen_opval_h_fvc	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_fvc =$/;"	v
sh_cgen_opval_h_fvc_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_fvc_entries[] =$/;"	v	file:
sh_cgen_opval_h_gr	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_gr =$/;"	v
sh_cgen_opval_h_gr_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_gr_entries[] =$/;"	v	file:
sh_cgen_opval_h_grc	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_grc =$/;"	v
sh_cgen_opval_h_grc_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_grc_entries[] =$/;"	v	file:
sh_cgen_opval_h_tr	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_h_tr =$/;"	v
sh_cgen_opval_h_tr_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_h_tr_entries[] =$/;"	v	file:
sh_cgen_opval_xf_names	sim/sh64/sh-desc.c	/^CGEN_KEYWORD sh_cgen_opval_xf_names =$/;"	v
sh_cgen_opval_xf_names_entries	sim/sh64/sh-desc.c	/^static CGEN_KEYWORD_ENTRY sh_cgen_opval_xf_names_entries[] =$/;"	v	file:
sh_cgen_rebuild_tables	sim/sh64/sh-desc.c	/^sh_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
sh_coff_get_relocated_section_contents	bfd/coff-sh.c	/^sh_coff_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
sh_coff_howtos	bfd/coff-sh.c	/^static reloc_howto_type sh_coff_howtos[] =$/;"	v	file:
sh_coff_reloc_name_lookup	bfd/coff-sh.c	/^sh_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
sh_coff_reloc_type_lookup	bfd/coff-sh.c	/^sh_coff_reloc_type_lookup (bfd *abfd,$/;"	f	file:
sh_coff_small_le_vec	bfd/coff-sh.c	/^const bfd_target sh_coff_small_le_vec =$/;"	v
sh_coff_small_vec	bfd/coff-sh.c	/^const bfd_target sh_coff_small_vec =$/;"	v
sh_corefile_collect_regset	gdb/sh-tdep.c	/^sh_corefile_collect_regset (const struct regset *regset,$/;"	f
sh_corefile_fpregset	gdb/sh-tdep.c	/^static const struct regset sh_corefile_fpregset =$/;"	v	typeref:struct:regset	file:
sh_corefile_gregset	gdb/sh-tdep.c	/^const struct regset sh_corefile_gregset =$/;"	v	typeref:struct:regset
sh_corefile_regmap	gdb/sh-tdep.h	/^struct sh_corefile_regmap$/;"	s
sh_corefile_supply_regset	gdb/sh-tdep.c	/^sh_corefile_supply_regset (const struct regset *regset,$/;"	f
sh_default_register_type	gdb/sh-tdep.c	/^sh_default_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_dsp_opcodef	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_dsp_opcodef[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_dsp_opcodef0	bfd/coff-sh.c	/^static const struct sh_opcode sh_dsp_opcodef0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_dsp_reg_nums	opcodes/sh-opc.h	/^sh_dsp_reg_nums;$/;"	t	typeref:enum:__anon63
sh_dsp_register_sim_regno	gdb/sh-tdep.c	/^sh_dsp_register_sim_regno (struct gdbarch *gdbarch, int nr)$/;"	f	file:
sh_dummy_id	gdb/sh-tdep.c	/^sh_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
sh_dwarf2_frame_init_reg	gdb/sh-tdep.c	/^sh_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
sh_ef_bfd_table	bfd/elf32-sh.c	/^static unsigned int sh_ef_bfd_table[] = { EF_SH_BFD_TABLE };$/;"	v	file:
sh_elf_add_dyn_reloc	bfd/elf32-sh.c	/^sh_elf_add_dyn_reloc (bfd *output_bfd, asection *sreloc, bfd_vma offset,$/;"	f	file:
sh_elf_add_rofixup	bfd/elf32-sh.c	/^sh_elf_add_rofixup (bfd *output_bfd, asection *srofixup, bfd_vma offset)$/;"	f	file:
sh_elf_adjust_dynamic_symbol	bfd/elf32-sh.c	/^sh_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
sh_elf_align_loads	bfd/elf32-sh.c	/^sh_elf_align_loads (bfd *abfd ATTRIBUTE_UNUSED, asection *sec,$/;"	f	file:
sh_elf_always_size_sections	bfd/elf32-sh.c	/^sh_elf_always_size_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
sh_elf_check_relocs	bfd/elf32-sh.c	/^sh_elf_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,$/;"	f	file:
sh_elf_copy_indirect_symbol	bfd/elf32-sh.c	/^sh_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
sh_elf_copy_private_data	bfd/elf32-sh.c	/^sh_elf_copy_private_data (bfd * ibfd, bfd * obfd)$/;"	f	file:
sh_elf_create_dynamic_sections	bfd/elf32-sh.c	/^sh_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
sh_elf_encode_eh_address	bfd/elf32-sh.c	/^sh_elf_encode_eh_address (bfd *abfd,$/;"	f	file:
sh_elf_finish_dynamic_sections	bfd/elf32-sh.c	/^sh_elf_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
sh_elf_finish_dynamic_symbol	bfd/elf32-sh.c	/^sh_elf_finish_dynamic_symbol (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
sh_elf_gc_mark_hook	bfd/elf32-sh.c	/^sh_elf_gc_mark_hook (asection *sec,$/;"	f	file:
sh_elf_get_flags_from_mach	bfd/elf32-sh.c	/^sh_elf_get_flags_from_mach (unsigned long mach)$/;"	f
sh_elf_get_relocated_section_contents	bfd/elf32-sh.c	/^sh_elf_get_relocated_section_contents (bfd *output_bfd,$/;"	f	file:
sh_elf_got_offset	bfd/elf32-sh.c	/^sh_elf_got_offset (struct elf_sh_link_hash_table *htab)$/;"	f	file:
sh_elf_hash_entry	bfd/elf32-sh.c	2129;"	d	file:
sh_elf_hash_table	bfd/elf32-sh.c	2212;"	d	file:
sh_elf_howto_table	bfd/elf32-sh.c	/^static reloc_howto_type sh_elf_howto_table[] =$/;"	v	file:
sh_elf_ignore_reloc	bfd/elf32-sh.c	/^sh_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,$/;"	f	file:
sh_elf_info_to_howto	bfd/elf32-sh.c	/^sh_elf_info_to_howto (bfd *abfd, arelent *cache_ptr, Elf_Internal_Rela *dst)$/;"	f	file:
sh_elf_initialize_funcdesc	bfd/elf32-sh.c	/^sh_elf_initialize_funcdesc (bfd *output_bfd,$/;"	f	file:
sh_elf_link_hash_newfunc	bfd/elf32-sh.c	/^sh_elf_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
sh_elf_link_hash_table_create	bfd/elf32-sh.c	/^sh_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
sh_elf_link_hash_traverse	bfd/elf32-sh.c	2204;"	d	file:
sh_elf_local_funcdesc	bfd/elf32-sh.c	2148;"	d	file:
sh_elf_local_got_type	bfd/elf32-sh.c	2145;"	d	file:
sh_elf_merge_private_data	bfd/elf32-sh.c	/^sh_elf_merge_private_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
sh_elf_mkobject	bfd/elf32-sh.c	/^sh_elf_mkobject (bfd *abfd)$/;"	f	file:
sh_elf_obj_tdata	bfd/elf32-sh.c	/^struct sh_elf_obj_tdata$/;"	s	file:
sh_elf_object_p	bfd/elf32-sh.c	/^sh_elf_object_p (bfd *abfd)$/;"	f	file:
sh_elf_omit_section_dynsym	bfd/elf32-sh.c	/^sh_elf_omit_section_dynsym (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
sh_elf_optimized_tls_reloc	bfd/elf32-sh.c	/^sh_elf_optimized_tls_reloc (struct bfd_link_info *info, int r_type,$/;"	f	file:
sh_elf_osec_readonly_p	bfd/elf32-sh.c	/^sh_elf_osec_readonly_p (bfd *output_bfd, asection *osec)$/;"	f	file:
sh_elf_osec_to_segment	bfd/elf32-sh.c	/^sh_elf_osec_to_segment (bfd *output_bfd, asection *osec)$/;"	f	file:
sh_elf_plt_sym_val	bfd/elf32-sh.c	/^sh_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
sh_elf_relax_delete_bytes	bfd/elf32-sh.c	/^sh_elf_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr,$/;"	f	file:
sh_elf_relax_section	bfd/elf32-sh.c	/^sh_elf_relax_section (bfd *abfd, asection *sec,$/;"	f	file:
sh_elf_reloc	bfd/elf32-sh.c	/^sh_elf_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol_in,$/;"	f	file:
sh_elf_reloc_loop	bfd/elf32-sh.c	/^sh_elf_reloc_loop (int r_type ATTRIBUTE_UNUSED, bfd *input_bfd,$/;"	f	file:
sh_elf_reloc_name_lookup	bfd/elf32-sh.c	/^sh_elf_reloc_name_lookup (bfd *abfd, const char *r_name)$/;"	f	file:
sh_elf_reloc_type_class	bfd/elf32-sh.c	/^sh_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sh_elf_reloc_type_lookup	bfd/elf32-sh.c	/^sh_elf_reloc_type_lookup (bfd *abfd, bfd_reloc_code_real_type code)$/;"	f	file:
sh_elf_relocate_section	bfd/elf32-sh.c	/^sh_elf_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
sh_elf_set_mach_from_flags	bfd/elf32-sh.c	/^sh_elf_set_mach_from_flags (bfd *abfd)$/;"	f	file:
sh_elf_size_dynamic_sections	bfd/elf32-sh.c	/^sh_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
sh_elf_swap_insns	bfd/elf32-sh.c	/^sh_elf_swap_insns (bfd *abfd, asection *sec, void *relocs,$/;"	f	file:
sh_elf_tdata	bfd/elf32-sh.c	2142;"	d	file:
sh_elf_use_relative_eh_frame	bfd/elf32-sh.c	/^sh_elf_use_relative_eh_frame (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
sh_entsize	include/elf/external.h	/^  unsigned char	sh_entsize[4];		\/* Entry size if section holds table *\/$/;"	m	struct:__anon1443
sh_entsize	include/elf/external.h	/^  unsigned char	sh_entsize[8];		\/* Entry size if section holds table *\/$/;"	m	struct:__anon1444
sh_entsize	include/elf/internal.h	/^  bfd_size_type	sh_entsize;		\/* Entry size if section holds table *\/$/;"	m	struct:elf_internal_shdr
sh_entsize	libiberty/simple-object-elf.c	/^  unsigned char	sh_entsize[4];		\/* Entry size if section holds table *\/$/;"	m	struct:__anon1200	file:
sh_entsize	libiberty/simple-object-elf.c	/^  unsigned char	sh_entsize[8];		\/* Entry size if section holds table *\/$/;"	m	struct:__anon1201	file:
sh_extract_return_value_fpu	gdb/sh-tdep.c	/^sh_extract_return_value_fpu (struct type *type, struct regcache *regcache,$/;"	f	file:
sh_extract_return_value_nofpu	gdb/sh-tdep.c	/^sh_extract_return_value_nofpu (struct type *type, struct regcache *regcache,$/;"	f	file:
sh_fill_gregset	gdb/gdbserver/linux-sh-low.c	/^static void sh_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
sh_find_elf_flags	bfd/elf32-sh.c	/^sh_find_elf_flags (unsigned int arch_set)$/;"	f
sh_flags	include/elf/external.h	/^  unsigned char	sh_flags[4];		\/* Miscellaneous section attributes *\/$/;"	m	struct:__anon1443
sh_flags	include/elf/external.h	/^  unsigned char	sh_flags[8];		\/* Miscellaneous section attributes *\/$/;"	m	struct:__anon1444
sh_flags	include/elf/internal.h	/^  bfd_vma	sh_flags;		\/* Miscellaneous section attributes *\/$/;"	m	struct:elf_internal_shdr
sh_flags	libiberty/simple-object-elf.c	/^  unsigned char	sh_flags[4];		\/* Miscellaneous section attributes *\/$/;"	m	struct:__anon1200	file:
sh_flags	libiberty/simple-object-elf.c	/^  unsigned char	sh_flags[8];		\/* Miscellaneous section attributes *\/$/;"	m	struct:__anon1201	file:
sh_frame_align	gdb/sh-tdep.c	/^sh_frame_align (struct gdbarch *ignore, CORE_ADDR sp)$/;"	f	file:
sh_frame_base	gdb/sh-tdep.c	/^static const struct frame_base sh_frame_base = {$/;"	v	typeref:struct:frame_base	file:
sh_frame_base_address	gdb/sh-tdep.c	/^sh_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sh_frame_cache	gdb/sh-tdep.c	/^sh_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sh_frame_cache	gdb/sh-tdep.c	/^struct sh_frame_cache$/;"	s	file:
sh_frame_prev_register	gdb/sh-tdep.c	/^sh_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sh_frame_this_id	gdb/sh-tdep.c	/^sh_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sh_frame_unwind	gdb/sh-tdep.c	/^static const struct frame_unwind sh_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
sh_gdbarch_init	gdb/sh-tdep.c	/^sh_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
sh_get_arch_from_bfd_mach	bfd/cpu-sh.c	/^sh_get_arch_from_bfd_mach (unsigned long mach)$/;"	f
sh_get_arch_up_from_bfd_mach	bfd/cpu-sh.c	/^sh_get_arch_up_from_bfd_mach (unsigned long mach)$/;"	f
sh_get_bfd_mach_from_arch_set	bfd/cpu-sh.c	/^sh_get_bfd_mach_from_arch_set (unsigned int arch_set)$/;"	f
sh_get_env_value	readline/shell.c	/^sh_get_env_value (varname)$/;"	f
sh_get_home_dir	readline/shell.c	/^sh_get_home_dir ()$/;"	f
sh_info	include/elf/external.h	/^  unsigned char	sh_info[4];		\/* Additional section information *\/$/;"	m	struct:__anon1443
sh_info	include/elf/external.h	/^  unsigned char	sh_info[4];		\/* Additional section information *\/$/;"	m	struct:__anon1444
sh_info	include/elf/internal.h	/^  unsigned int	sh_info;		\/* Additional section information *\/$/;"	m	struct:elf_internal_shdr
sh_info	libiberty/simple-object-elf.c	/^  unsigned char	sh_info[4];		\/* Additional section information *\/$/;"	m	struct:__anon1200	file:
sh_info	libiberty/simple-object-elf.c	/^  unsigned char	sh_info[4];		\/* Additional section information *\/$/;"	m	struct:__anon1201	file:
sh_init_flt_argreg	gdb/sh-tdep.c	/^sh_init_flt_argreg (void)$/;"	f	file:
sh_insn_info	bfd/coff-sh.c	/^sh_insn_info (unsigned int insn)$/;"	f	file:
sh_insn_sets_freg	bfd/coff-sh.c	/^sh_insn_sets_freg (unsigned int insn,$/;"	f	file:
sh_insn_sets_reg	bfd/coff-sh.c	/^sh_insn_sets_reg (unsigned int insn,$/;"	f	file:
sh_insn_uses_freg	bfd/coff-sh.c	/^sh_insn_uses_freg (unsigned int insn,$/;"	f	file:
sh_insn_uses_or_sets_freg	bfd/coff-sh.c	/^sh_insn_uses_or_sets_freg (unsigned int insn,$/;"	f	file:
sh_insn_uses_or_sets_reg	bfd/coff-sh.c	/^sh_insn_uses_or_sets_reg (unsigned int insn,$/;"	f	file:
sh_insn_uses_reg	bfd/coff-sh.c	/^sh_insn_uses_reg (unsigned int insn,$/;"	f	file:
sh_insns_conflict	bfd/coff-sh.c	/^sh_insns_conflict (unsigned int i1,$/;"	f	file:
sh_is_renesas_calling_convention	gdb/sh-tdep.c	/^sh_is_renesas_calling_convention (struct type *func_type)$/;"	f	file:
sh_iterate_over_regset_sections	gdb/sh-tdep.c	/^sh_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
sh_justify_value_in_reg	gdb/sh-tdep.c	/^sh_justify_value_in_reg (struct gdbarch *gdbarch, struct value *val, int len)$/;"	f	file:
sh_link	include/elf/external.h	/^  unsigned char	sh_link[4];		\/* Index of another section *\/$/;"	m	struct:__anon1443
sh_link	include/elf/external.h	/^  unsigned char	sh_link[4];		\/* Index of another section *\/$/;"	m	struct:__anon1444
sh_link	include/elf/internal.h	/^  unsigned int	sh_link;		\/* Index of another section *\/$/;"	m	struct:elf_internal_shdr
sh_link	libiberty/simple-object-elf.c	/^  unsigned char	sh_link[4];		\/* Index of another section *\/$/;"	m	struct:__anon1200	file:
sh_link	libiberty/simple-object-elf.c	/^  unsigned char	sh_link[4];		\/* Index of another section *\/$/;"	m	struct:__anon1201	file:
sh_linux_init_abi	gdb/sh-linux-tdep.c	/^sh_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sh_linux_rt_sigreturn_init	gdb/sh-linux-tdep.c	/^sh_linux_rt_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
sh_linux_rt_sigreturn_tramp_frame	gdb/sh-linux-tdep.c	/^static struct tramp_frame sh_linux_rt_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
sh_linux_sigreturn_init	gdb/sh-linux-tdep.c	/^sh_linux_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
sh_linux_sigreturn_tramp_frame	gdb/sh-linux-tdep.c	/^static struct tramp_frame sh_linux_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
sh_linux_sigtramp_cache	gdb/sh-linux-tdep.c	/^sh_linux_sigtramp_cache (struct frame_info *this_frame,$/;"	f	file:
sh_littlebyte_bigword_type	gdb/sh-tdep.c	/^sh_littlebyte_bigword_type (struct gdbarch *gdbarch)$/;"	f	file:
sh_littlebyte_bigword_type	gdb/sh-tdep.h	/^  struct type *sh_littlebyte_bigword_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sh_load_use	bfd/coff-sh.c	/^sh_load_use (unsigned int i1,$/;"	f	file:
sh_major_opcode	bfd/coff-sh.c	/^struct sh_major_opcode$/;"	s	file:
sh_make_stub_cache	gdb/sh-tdep.c	/^sh_make_stub_cache (struct frame_info *this_frame)$/;"	f	file:
sh_map	sim/mips/mdmx.c	/^} sh_map;$/;"	t	typeref:struct:__anon844	file:
sh_merge_bfd_arch	bfd/elf32-sh.c	/^sh_merge_bfd_arch (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
sh_minor_opcode	bfd/coff-sh.c	/^struct sh_minor_opcode$/;"	s	file:
sh_models	sim/sh64/sh64.c	/^static const SIM_MODEL sh_models [] =$/;"	v	file:
sh_name	include/elf/external.h	/^  unsigned char	sh_name[4];		\/* Section name, index in string tbl *\/$/;"	m	struct:__anon1443
sh_name	include/elf/external.h	/^  unsigned char	sh_name[4];		\/* Section name, index in string tbl *\/$/;"	m	struct:__anon1444
sh_name	include/elf/internal.h	/^  unsigned int	sh_name;		\/* Section name, index in string tbl *\/$/;"	m	struct:elf_internal_shdr
sh_name	libiberty/simple-object-elf.c	/^  unsigned char	sh_name[4];		\/* Section name, index in string tbl *\/$/;"	m	struct:__anon1200	file:
sh_name	libiberty/simple-object-elf.c	/^  unsigned char	sh_name[4];		\/* Section name, index in string tbl *\/$/;"	m	struct:__anon1201	file:
sh_next_flt_argreg	gdb/sh-tdep.c	/^sh_next_flt_argreg (struct gdbarch *gdbarch, int len, struct type *func_type)$/;"	f	file:
sh_nibble_type	opcodes/sh-opc.h	/^sh_nibble_type;$/;"	t	typeref:enum:__anon61
sh_num_regs	gdb/gdbserver/linux-sh-low.c	32;"	d	file:
sh_offset	include/elf/external.h	/^  unsigned char	sh_offset[4];		\/* Section file offset *\/$/;"	m	struct:__anon1443
sh_offset	include/elf/external.h	/^  unsigned char	sh_offset[8];		\/* Section file offset *\/$/;"	m	struct:__anon1444
sh_offset	include/elf/internal.h	/^  file_ptr	sh_offset;		\/* Section file offset *\/$/;"	m	struct:elf_internal_shdr
sh_offset	libiberty/simple-object-elf.c	/^  unsigned char	sh_offset[4];		\/* Section file offset *\/$/;"	m	struct:__anon1200	file:
sh_offset	libiberty/simple-object-elf.c	/^  unsigned char	sh_offset[8];		\/* Section file offset *\/$/;"	m	struct:__anon1201	file:
sh_opcode	bfd/coff-sh.c	/^struct sh_opcode$/;"	s	file:
sh_opcode0	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode0[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode00	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode00[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode01	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode01[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode02	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode02[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode1	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode1[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode10	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode10[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode2	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode2[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode20	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode20[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode3	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode3[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode30	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode30[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode4	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode4[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode40	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode40[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode41	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode41[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode5	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode5[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode50	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode50[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode6	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode6[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode60	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode60[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode7	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode7[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode70	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode70[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode8	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode8[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode80	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode80[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode9	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcode9[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcode90	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcode90[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcode_info	opcodes/sh-opc.h	/^} sh_opcode_info;$/;"	t	typeref:struct:__anon64
sh_opcodea	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcodea[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcodea0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodea0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodeb	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcodeb[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcodeb0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodeb0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodec	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcodec[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcodec0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodec0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcoded	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcoded[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcoded0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcoded0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodee	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcodee[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcodee0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodee0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodef	bfd/coff-sh.c	/^static const struct sh_minor_opcode sh_opcodef[] =$/;"	v	typeref:struct:sh_minor_opcode	file:
sh_opcodef0	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodef0[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodef1	bfd/coff-sh.c	/^static const struct sh_opcode sh_opcodef1[] =$/;"	v	typeref:struct:sh_opcode	file:
sh_opcodes	bfd/coff-sh.c	/^static struct sh_major_opcode sh_opcodes[] =$/;"	v	typeref:struct:sh_major_opcode	file:
sh_pc_get	sim/sh/interp.c	/^sh_pc_get (sim_cpu *cpu)$/;"	f	file:
sh_pc_set	sim/sh/interp.c	/^sh_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
sh_pseudo_register_read	gdb/sh-tdep.c	/^sh_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
sh_pseudo_register_write	gdb/sh-tdep.c	/^sh_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
sh_push_dummy_call_fpu	gdb/sh-tdep.c	/^sh_push_dummy_call_fpu (struct gdbarch *gdbarch,$/;"	f	file:
sh_push_dummy_call_nofpu	gdb/sh-tdep.c	/^sh_push_dummy_call_nofpu (struct gdbarch *gdbarch,$/;"	f	file:
sh_reg_fetch	sim/sh/interp.c	/^sh_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
sh_reg_store	sim/sh/interp.c	/^sh_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
sh_register_convert_to_raw	gdb/sh-tdep.c	/^sh_register_convert_to_raw (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
sh_register_convert_to_virtual	gdb/sh-tdep.c	/^sh_register_convert_to_virtual (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
sh_register_reggroup_p	gdb/sh-tdep.c	/^sh_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
sh_regmap	gdb/gdbserver/linux-sh-low.c	/^static int sh_regmap[] = {$/;"	v	file:
sh_regs_info	gdb/gdbserver/linux-sh-low.c	/^sh_regs_info (void)$/;"	f	file:
sh_regsets	gdb/gdbserver/linux-sh-low.c	/^static struct regset_info sh_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
sh_regsets_info	gdb/gdbserver/linux-sh-low.c	/^static struct regsets_info sh_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
sh_relax_delete_bytes	bfd/coff-sh.c	/^sh_relax_delete_bytes (bfd *abfd,$/;"	f	file:
sh_relax_section	bfd/coff-sh.c	/^sh_relax_section (bfd *abfd,$/;"	f	file:
sh_reloc	bfd/coff-sh.c	/^sh_reloc (bfd *      abfd,$/;"	f	file:
sh_reloc_map	bfd/coff-sh.c	/^static const struct shcoff_reloc_map sh_reloc_map[] =$/;"	v	typeref:struct:shcoff_reloc_map	file:
sh_reloc_map	bfd/elf32-sh.c	/^static const struct elf_reloc_map sh_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
sh_relocate_section	bfd/coff-sh.c	/^sh_relocate_section (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
sh_return_in_first_hidden_param_p	gdb/sh-tdep.c	/^sh_return_in_first_hidden_param_p (struct gdbarch *gdbarch,$/;"	f	file:
sh_return_value_fpu	gdb/sh-tdep.c	/^sh_return_value_fpu (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sh_return_value_nofpu	gdb/sh-tdep.c	/^sh_return_value_nofpu (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sh_set_lines_and_columns	readline/shell.c	/^sh_set_lines_and_columns (lines, cols)$/;"	f
sh_sh2a_nofpu_register_name	gdb/sh-tdep.c	/^sh_sh2a_nofpu_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh2a_register_name	gdb/sh-tdep.c	/^sh_sh2a_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh2a_register_sim_regno	gdb/sh-tdep.c	/^sh_sh2a_register_sim_regno (struct gdbarch *gdbarch, int nr)$/;"	f	file:
sh_sh2a_register_type	gdb/sh-tdep.c	/^sh_sh2a_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh2e_register_name	gdb/sh-tdep.c	/^sh_sh2e_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh3_dsp_register_name	gdb/sh-tdep.c	/^sh_sh3_dsp_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh3_register_name	gdb/sh-tdep.c	/^sh_sh3_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh3e_register_name	gdb/sh-tdep.c	/^sh_sh3e_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh3e_register_type	gdb/sh-tdep.c	/^sh_sh3e_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh4_build_float_register_type	gdb/sh-tdep.c	/^sh_sh4_build_float_register_type (struct gdbarch *gdbarch, int high)$/;"	f	file:
sh_sh4_nofpu_register_name	gdb/sh-tdep.c	/^sh_sh4_nofpu_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh4_register_name	gdb/sh-tdep.c	/^sh_sh4_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh4_register_type	gdb/sh-tdep.c	/^sh_sh4_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh4al_dsp_register_name	gdb/sh-tdep.c	/^sh_sh4al_dsp_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh_dsp_register_name	gdb/sh-tdep.c	/^sh_sh_dsp_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_sh_register_name	gdb/sh-tdep.c	/^sh_sh_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
sh_single_quote	readline/shell.c	/^sh_single_quote (string)$/;"	f
sh_size	include/elf/external.h	/^  unsigned char	sh_size[4];		\/* Size of section in bytes *\/$/;"	m	struct:__anon1443
sh_size	include/elf/external.h	/^  unsigned char	sh_size[8];		\/* Size of section in bytes *\/$/;"	m	struct:__anon1444
sh_size	include/elf/internal.h	/^  bfd_size_type	sh_size;		\/* Size of section in bytes *\/$/;"	m	struct:elf_internal_shdr
sh_size	libiberty/simple-object-elf.c	/^  unsigned char	sh_size[4];		\/* Size of section in bytes *\/$/;"	m	struct:__anon1200	file:
sh_size	libiberty/simple-object-elf.c	/^  unsigned char	sh_size[8];		\/* Size of section in bytes *\/$/;"	m	struct:__anon1201	file:
sh_skip_prologue	gdb/sh-tdep.c	/^sh_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
sh_stack_allocsize	gdb/sh-tdep.c	/^sh_stack_allocsize (int nargs, struct value **args)$/;"	f	file:
sh_stack_frame_destroyed_p	gdb/sh-tdep.c	/^sh_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
sh_store_return_value_fpu	gdb/sh-tdep.c	/^sh_store_return_value_fpu (struct type *type, struct regcache *regcache,$/;"	f	file:
sh_store_return_value_nofpu	gdb/sh-tdep.c	/^sh_store_return_value_nofpu (struct type *type, struct regcache *regcache,$/;"	f	file:
sh_stub_this_id	gdb/sh-tdep.c	/^sh_stub_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sh_stub_unwind	gdb/sh-tdep.c	/^static const struct frame_unwind sh_stub_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sh_stub_unwind_sniffer	gdb/sh-tdep.c	/^sh_stub_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
sh_supports_hardware_single_step	gdb/gdbserver/linux-sh-low.c	/^sh_supports_hardware_single_step (void)$/;"	f	file:
sh_sw_breakpoint_from_kind	gdb/gdbserver/linux-sh-low.c	/^sh_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
sh_sw_breakpoint_from_kind	gdb/sh-tdep.c	/^sh_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
sh_swap_insns	bfd/coff-sh.c	/^sh_swap_insns (bfd *      abfd,$/;"	f	file:
sh_table	opcodes/sh-opc.h	/^const sh_opcode_info sh_table[] =$/;"	v
sh_treat_as_flt_p	gdb/sh-tdep.c	/^sh_treat_as_flt_p (struct type *type)$/;"	f	file:
sh_type	include/elf/external.h	/^  unsigned char	sh_type[4];		\/* Type of section *\/$/;"	m	struct:__anon1443
sh_type	include/elf/external.h	/^  unsigned char	sh_type[4];		\/* Type of section *\/$/;"	m	struct:__anon1444
sh_type	include/elf/internal.h	/^  unsigned int	sh_type;		\/* Type of section *\/$/;"	m	struct:elf_internal_shdr
sh_type	libiberty/simple-object-elf.c	/^  unsigned char	sh_type[4];		\/* Type of section *\/$/;"	m	struct:__anon1200	file:
sh_type	libiberty/simple-object-elf.c	/^  unsigned char	sh_type[4];		\/* Type of section *\/$/;"	m	struct:__anon1201	file:
sh_unset_nodelay_mode	readline/shell.c	/^sh_unset_nodelay_mode (fd)$/;"	f
sh_unwind_pc	gdb/sh-tdep.c	/^sh_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
sh_unwind_sp	gdb/sh-tdep.c	/^sh_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
sh_use_struct_convention	gdb/sh-tdep.c	/^sh_use_struct_convention (int renesas_abi, struct type *type)$/;"	f	file:
sh_use_struct_convention_nofpu	gdb/sh-tdep.c	/^sh_use_struct_convention_nofpu (int renesas_abi, struct type *type)$/;"	f	file:
sh_usrregs_info	gdb/gdbserver/linux-sh-low.c	/^static struct usrregs_info sh_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
sh_vxworks_howto_table	bfd/elf32-sh.c	/^static reloc_howto_type sh_vxworks_howto_table[] =$/;"	v	file:
sha1_buffer	libiberty/sha1.c	/^sha1_buffer (const char *buffer, size_t len, void *resblock)$/;"	f
sha1_ctx	include/sha1.h	/^struct sha1_ctx$/;"	s
sha1_finish_ctx	libiberty/sha1.c	/^sha1_finish_ctx (struct sha1_ctx *ctx, void *resbuf)$/;"	f
sha1_init_ctx	libiberty/sha1.c	/^sha1_init_ctx (struct sha1_ctx *ctx)$/;"	f
sha1_process_block	libiberty/sha1.c	/^sha1_process_block (const void *buffer, size_t len, struct sha1_ctx *ctx)$/;"	f
sha1_process_bytes	libiberty/sha1.c	/^sha1_process_bytes (const void *buffer, size_t len, struct sha1_ctx *ctx)$/;"	f
sha1_read_ctx	libiberty/sha1.c	/^sha1_read_ctx (const struct sha1_ctx *ctx, void *resbuf)$/;"	f
sha1_stream	libiberty/sha1.c	/^sha1_stream (FILE *stream, void *resblock)$/;"	f
sha1_uint32	include/sha1.h	/^     typedef unsigned long sha1_uint32;$/;"	t
sha1_uint32	include/sha1.h	/^    typedef unsigned short sha1_uint32;$/;"	t
sha1_uint32	include/sha1.h	/^   typedef unsigned int sha1_uint32;$/;"	t
sha1_uint32	include/sha1.h	/^typedef u_int32_t sha1_uint32;$/;"	t
sha1_uint32	include/sha1.h	/^typedef uint32_t sha1_uint32;$/;"	t
sha1_uintptr	include/sha1.h	/^typedef uintptr_t sha1_uintptr;$/;"	t
sha_shl_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^sha_shl_tests:$/;"	l
shadow	gdb/testsuite/gdb.cp/m-data.cc	/^  int shadow;$/;"	m	class:C	file:
shadow	gdb/testsuite/gdb.cp/m-data.cc	/^int shadow = 0;$/;"	v
shadow	gdb/testsuite/gdb.cp/namespace.cc	/^    int shadow = 13;$/;"	m	namespace:C::D	file:
shadow	gdb/testsuite/gdb.cp/namespace.cc	/^  int shadow = 12;$/;"	m	namespace:C	file:
shadow_contents	gdb/breakpoint.h	/^  gdb_byte shadow_contents[BREAKPOINT_MAX];$/;"	m	struct:bp_target_info
shadow_len	gdb/breakpoint.h	/^  int shadow_len;$/;"	m	struct:bp_target_info
shal	sim/h8300/writecode.c	/^shal ()$/;"	f	file:
shal_b_reg8_1	sim/testsuite/sim/h8300/shal.s	/^shal_b_reg8_1:$/;"	l
shal_b_reg8_2	sim/testsuite/sim/h8300/shal.s	/^shal_b_reg8_2:$/;"	l
shal_l_reg32_1	sim/testsuite/sim/h8300/shal.s	/^shal_l_reg32_1:$/;"	l
shal_l_reg32_2	sim/testsuite/sim/h8300/shal.s	/^shal_l_reg32_2:$/;"	l
shal_w_reg16_1	sim/testsuite/sim/h8300/shal.s	/^shal_w_reg16_1:$/;"	l
shal_w_reg16_2	sim/testsuite/sim/h8300/shal.s	/^shal_w_reg16_2:$/;"	l
shar	sim/h8300/writecode.c	/^shar ()$/;"	f	file:
shar_b_abs16_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_abs16_1:$/;"	l
shar_b_abs16_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_abs16_2:$/;"	l
shar_b_abs32_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_abs32_1:$/;"	l
shar_b_abs32_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_abs32_2:$/;"	l
shar_b_disp16_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp16_1:$/;"	l
shar_b_disp16_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp16_2:$/;"	l
shar_b_disp2_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp2_1:$/;"	l
shar_b_disp2_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp2_2:$/;"	l
shar_b_disp32_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp32_1:$/;"	l
shar_b_disp32_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_disp32_2:$/;"	l
shar_b_ind_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_ind_1:$/;"	l
shar_b_ind_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_ind_2:$/;"	l
shar_b_postdec_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_postdec_1:$/;"	l
shar_b_postdec_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_postdec_2:$/;"	l
shar_b_postinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_postinc_1:$/;"	l
shar_b_postinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_postinc_2:$/;"	l
shar_b_predec_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_predec_1:$/;"	l
shar_b_predec_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_predec_2:$/;"	l
shar_b_preinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_preinc_1:$/;"	l
shar_b_preinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_preinc_2:$/;"	l
shar_b_reg8_1	sim/testsuite/sim/h8300/shar.s	/^shar_b_reg8_1:$/;"	l
shar_b_reg8_2	sim/testsuite/sim/h8300/shar.s	/^shar_b_reg8_2:$/;"	l
shar_l_abs16_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_abs16_1:$/;"	l
shar_l_abs16_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_abs16_2:$/;"	l
shar_l_abs32_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_abs32_1:$/;"	l
shar_l_abs32_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_abs32_2:$/;"	l
shar_l_disp16_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp16_1:$/;"	l
shar_l_disp16_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp16_2:$/;"	l
shar_l_disp2_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp2_1:$/;"	l
shar_l_disp2_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp2_2:$/;"	l
shar_l_disp32_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp32_1:$/;"	l
shar_l_disp32_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_disp32_2:$/;"	l
shar_l_ind_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_ind_1:$/;"	l
shar_l_ind_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_ind_2:$/;"	l
shar_l_postdec_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_postdec_1:$/;"	l
shar_l_postdec_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_postdec_2:$/;"	l
shar_l_postinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_postinc_1:$/;"	l
shar_l_postinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_postinc_2:$/;"	l
shar_l_predec_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_predec_1:$/;"	l
shar_l_predec_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_predec_2:$/;"	l
shar_l_preinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_preinc_1:$/;"	l
shar_l_preinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_preinc_2:$/;"	l
shar_l_reg32_1	sim/testsuite/sim/h8300/shar.s	/^shar_l_reg32_1:$/;"	l
shar_l_reg32_2	sim/testsuite/sim/h8300/shar.s	/^shar_l_reg32_2:$/;"	l
shar_w_abs16_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_abs16_1:$/;"	l
shar_w_abs16_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_abs16_2:$/;"	l
shar_w_abs32_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_abs32_1:$/;"	l
shar_w_abs32_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_abs32_2:$/;"	l
shar_w_disp16_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp16_1:$/;"	l
shar_w_disp16_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp16_2:$/;"	l
shar_w_disp2_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp2_1:$/;"	l
shar_w_disp2_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp2_2:$/;"	l
shar_w_disp32_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp32_1:$/;"	l
shar_w_disp32_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_disp32_2:$/;"	l
shar_w_ind_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_ind_1:$/;"	l
shar_w_ind_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_ind_2:$/;"	l
shar_w_postdec_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_postdec_1:$/;"	l
shar_w_postdec_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_postdec_2:$/;"	l
shar_w_postinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_postinc_1:$/;"	l
shar_w_postinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_postinc_2:$/;"	l
shar_w_predec_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_predec_1:$/;"	l
shar_w_predec_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_predec_2:$/;"	l
shar_w_preinc_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_preinc_1:$/;"	l
shar_w_preinc_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_preinc_2:$/;"	l
shar_w_reg16_1	sim/testsuite/sim/h8300/shar.s	/^shar_w_reg16_1:$/;"	l
shar_w_reg16_2	sim/testsuite/sim/h8300/shar.s	/^shar_w_reg16_2:$/;"	l
sharable	gdb/testsuite/gdb.mi/var-cmd.c	/^  uint_for_mi_testing sharable : 4;$/;"	m	struct:Data	file:
share_kind	bfd/pef.h	/^  unsigned char share_kind;$/;"	m	struct:bfd_pef_section
shared	gdb/macroexp.c	/^  bool shared;$/;"	m	struct:macro_buffer	file:
shared_library_fullname	intl/relocatable.c	/^static char *shared_library_fullname;$/;"	v	file:
shared_mapping	gdb/linux-tdep.c	/^    unsigned int shared_mapping : 1;$/;"	m	struct:smaps_vmflags	file:
shared_objfile_contains_address_p	gdb/objfiles.c	/^shared_objfile_contains_address_p (struct program_space *pspace,$/;"	f
shared_printf	gdb/testsuite/gdb.threads/linux-dp.c	/^shared_printf (char *format, ...)$/;"	f
shared_random	gdb/testsuite/gdb.threads/linux-dp.c	/^shared_random ()$/;"	f
shared_stub_entry	bfd/elf32-ppc.c	/^static const int shared_stub_entry[] =$/;"	v	file:
shared_var	gdb/testsuite/gdb.base/watch_thread_num.c	/^static unsigned int shared_var = 1;$/;"	v	file:
sharedlibrary_command	gdb/solib.c	/^sharedlibrary_command (const char *args, int from_tty)$/;"	f	file:
sharing_input_terminal	gdb/inflow.c	/^sharing_input_terminal (inferior *inf)$/;"	f	file:
sharing_input_terminal_1	gdb/inflow.c	/^sharing_input_terminal_1 (inferior *inf)$/;"	f	file:
shaseg	gdb/gnulib/import/alloca.c	/^    long shaseg:32;             \/* Size of increments to stack.  *\/$/;"	m	struct:stack_control_header	file:
shaseg	libiberty/alloca.c	/^    long shaseg:32;		\/* Size of increments to stack.  *\/$/;"	m	struct:stack_control_header	file:
shcoff_reloc_map	bfd/coff-sh.c	/^struct shcoff_reloc_map$/;"	s	file:
shcoff_reloc_val	bfd/coff-sh.c	/^  unsigned char shcoff_reloc_val;$/;"	m	struct:shcoff_reloc_map	file:
shcompact_init_cpu	sim/sh64/sh64.c	/^shcompact_init_cpu (SIM_CPU *cpu)$/;"	f	file:
shd_tests	gdb/testsuite/gdb.disasm/hppa.s	/^shd_tests$/;"	l
shdr	bfd/elf.c	/^  Elf_Internal_Shdr *shdr;$/;"	m	union:elf_internal_group	file:
shdrs	libiberty/simple-object-elf.c	/^  unsigned char *shdrs;$/;"	m	struct:simple_object_elf_write	file:
shell_command	gdb/cli/cli-cmds.c	/^shell_command (const char *arg, int from_tty)$/;"	f	file:
shell_escape	gdb/cli/cli-cmds.c	/^shell_escape (const char *arg, int from_tty)$/;"	f	file:
shgrow	gdb/gnulib/import/alloca.c	/^    long shgrow:32;             \/* Number of times stack has grown.  *\/$/;"	m	struct:stack_control_header	file:
shgrow	libiberty/alloca.c	/^    long shgrow:32;		\/* Number of times stack has grown.  *\/$/;"	m	struct:stack_control_header	file:
shhwm	gdb/gnulib/import/alloca.c	/^    long shhwm:32;              \/* High water mark of stack.  *\/$/;"	m	struct:stack_control_header	file:
shhwm	libiberty/alloca.c	/^    long shhwm:32;		\/* High water mark of stack.  *\/$/;"	m	struct:stack_control_header	file:
shi	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
shift	include/opcode/alpha.h	/^  unsigned int shift : 5;$/;"	m	struct:alpha_operand
shift	include/opcode/arc.h	/^  unsigned int shift;$/;"	m	struct:arc_flag_operand
shift	include/opcode/arc.h	/^  unsigned int shift;$/;"	m	struct:arc_operand
shift	include/opcode/cr16.h	/^  unsigned int shift;$/;"	m	struct:__anon1329
shift	include/opcode/crx.h	/^    unsigned int shift;$/;"	m	struct:__anon1265
shift	include/opcode/d10v.h	/^  int shift;$/;"	m	struct:d10v_operand
shift	include/opcode/ia64.h	/^      int shift;$/;"	m	struct:ia64_operand::bit_field
shift	include/opcode/mips.h	/^  unsigned int shift;$/;"	m	struct:mips_int_operand
shift	include/opcode/mn10200.h	/^  int shift;$/;"	m	struct:mn10200_operand
shift	include/opcode/mn10300.h	/^  int shift;$/;"	m	struct:mn10300_operand
shift	include/opcode/ppc.h	/^  int shift;$/;"	m	struct:powerpc_operand
shift	include/opcode/s390.h	/^    int shift;$/;"	m	struct:s390_operand
shift	include/opcode/tic80.h	/^  int shift;$/;"	m	struct:tic80_operand
shift	include/opcode/v850.h	/^  int shift;$/;"	m	struct:v850_operand
shift	libiberty/hashtab.c	/^  hashval_t shift;$/;"	m	struct:prime_ent	file:
shift	opcodes/nds32-asm.h	/^  int shift;$/;"	m	struct:nds32_field
shift	opcodes/opc2c.c	/^  int shift:8;$/;"	m	struct:__anon17	file:
shift	sim/m32c/opc2c.c	/^  int shift:8;$/;"	m	struct:__anon527	file:
shift1	bfd/elflink.c	/^  long int shift1, shift2;$/;"	m	struct:collect_gnu_hash_codes	file:
shift2	bfd/elflink.c	/^  long int shift1, shift2;$/;"	m	struct:collect_gnu_hash_codes	file:
shift_addend_reloc	bfd/elf32-s12z.c	/^shift_addend_reloc (bfd *abfd, arelent *reloc_entry, struct bfd_symbol *symbol ATTRIBUTE_UNUSED,$/;"	f	file:
shift_cond_64_names	opcodes/hppa-dis.c	/^static const char *const shift_cond_64_names[] =$/;"	v	file:
shift_cond_names	opcodes/hppa-dis.c	/^static const char *const shift_cond_names[] =$/;"	v	file:
shift_n_bytes	opcodes/s12z-dis.c	/^shift_n_bytes (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
shift_size_table	opcodes/s12z-dis.c	/^static const char shift_size_table[] = {$/;"	v	file:
shift_tests	gdb/testsuite/gdb.disasm/am33.s	/^shift_tests:$/;"	l
shift_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^shift_tests:$/;"	l
shift_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^shift_tests:$/;"	l
shiftcount	opcodes/i386-opc.h	/^      unsigned int shiftcount:1;$/;"	m	struct:i386_operand_type::__anon69
shifted32	sim/aarch64/simulator.c	/^shifted32 (uint32_t value, Shift shift, uint32_t count)$/;"	f	file:
shifted64	sim/aarch64/simulator.c	/^shifted64 (uint64_t value, Shift shift, uint32_t count)$/;"	f	file:
shifted_reg_val	gdb/arch/arm.c	/^shifted_reg_val (struct regcache *regcache, unsigned long inst,$/;"	f
shifter	include/opcode/aarch64.h	/^    } shifter;$/;"	m	struct:aarch64_opnd_info	typeref:struct:aarch64_opnd_info::__anon1303
shifttype	gdb/mips-tdep.c	/^  shifttype,			\/* 6   5,3,3,3,2 *\/$/;"	e	enum:mips16_inst_fmts	file:
shl	bfd/elf64-ia64-vms.c	/^  bfd *shl;$/;"	m	struct:elf64_ia64_link_hash_entry	file:
shlextra	include/vms/eiaf.h	/^  unsigned char shlextra[4];$/;"	m	struct:vms_eiaf
shlib_1_func	gdb/testsuite/gdb.base/symtab-search-order-shlib-1.c	/^shlib_1_func (void)$/;"	f
shlib_disabled	gdb/breakpoint.h	/^  bool shlib_disabled = false;$/;"	m	class:bp_location
shlib_first	gdb/testsuite/gdb.opt/solib-intra-step-lib.c	/^shlib_first (void)$/;"	f
shlib_func	gdb/testsuite/gdb.compile/compile-shlib.c	/^shlib_func (void)$/;"	f
shlib_second	gdb/testsuite/gdb.opt/solib-intra-step-lib.c	/^shlib_second (int dummy)$/;"	f
shlibvar	gdb/testsuite/gdb.compile/compile-shlib.c	/^int shlibvar = 10;$/;"	v
shll	sim/h8300/writecode.c	/^shll ()$/;"	f	file:
shll	sim/testsuite/sim/sh/shll.s	/^shll:$/;"	l
shll16	sim/testsuite/sim/sh/shll16.s	/^shll16:$/;"	l
shll2	sim/testsuite/sim/sh/shll2.s	/^shll2:$/;"	l
shll8	sim/testsuite/sim/sh/shll8.s	/^shll8:$/;"	l
shll_b_reg8_1	sim/testsuite/sim/h8300/shll.s	/^shll_b_reg8_1:$/;"	l
shll_b_reg8_2	sim/testsuite/sim/h8300/shll.s	/^shll_b_reg8_2:$/;"	l
shll_b_reg8_4	sim/testsuite/sim/h8300/shll.s	/^shll_b_reg8_4:$/;"	l
shll_b_reg8_reg8	sim/testsuite/sim/h8300/shll.s	/^shll_b_reg8_reg8:$/;"	l
shll_l_reg32_1	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_1:$/;"	l
shll_l_reg32_16	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_16:$/;"	l
shll_l_reg32_2	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_2:$/;"	l
shll_l_reg32_4	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_4:$/;"	l
shll_l_reg32_8	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_8:$/;"	l
shll_l_reg32_reg8	sim/testsuite/sim/h8300/shll.s	/^shll_l_reg32_reg8:$/;"	l
shll_w_reg16_1	sim/testsuite/sim/h8300/shll.s	/^shll_w_reg16_1:$/;"	l
shll_w_reg16_2	sim/testsuite/sim/h8300/shll.s	/^shll_w_reg16_2:$/;"	l
shll_w_reg16_4	sim/testsuite/sim/h8300/shll.s	/^shll_w_reg16_4:$/;"	l
shll_w_reg16_8	sim/testsuite/sim/h8300/shll.s	/^shll_w_reg16_8:$/;"	l
shll_w_reg16_reg8	sim/testsuite/sim/h8300/shll.s	/^shll_w_reg16_reg8:$/;"	l
shlptr	include/vms/shl.h	/^  unsigned char shlptr[4];$/;"	m	struct:vms_shl
shlr	sim/h8300/writecode.c	/^shlr ()$/;"	f	file:
shlr	sim/testsuite/sim/sh/shlr.s	/^shlr:$/;"	l
shlr_b_abs16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs16_1:$/;"	l
shlr_b_abs16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs16_2:$/;"	l
shlr_b_abs16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs16_4:$/;"	l
shlr_b_abs32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs32_1:$/;"	l
shlr_b_abs32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs32_2:$/;"	l
shlr_b_abs32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_abs32_4:$/;"	l
shlr_b_disp16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp16_1:$/;"	l
shlr_b_disp16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp16_2:$/;"	l
shlr_b_disp16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp16_4:$/;"	l
shlr_b_disp2_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp2_1:$/;"	l
shlr_b_disp2_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp2_2:$/;"	l
shlr_b_disp2_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp2_4:$/;"	l
shlr_b_disp32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp32_1:$/;"	l
shlr_b_disp32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp32_2:$/;"	l
shlr_b_disp32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_disp32_4:$/;"	l
shlr_b_ind_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_ind_1:$/;"	l
shlr_b_ind_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_ind_2:$/;"	l
shlr_b_ind_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_ind_4:$/;"	l
shlr_b_postdec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postdec_1:$/;"	l
shlr_b_postdec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postdec_2:$/;"	l
shlr_b_postdec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postdec_4:$/;"	l
shlr_b_postinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postinc_1:$/;"	l
shlr_b_postinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postinc_2:$/;"	l
shlr_b_postinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_postinc_4:$/;"	l
shlr_b_predec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_predec_1:$/;"	l
shlr_b_predec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_predec_2:$/;"	l
shlr_b_predec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_predec_4:$/;"	l
shlr_b_preinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_preinc_1:$/;"	l
shlr_b_preinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_preinc_2:$/;"	l
shlr_b_preinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_preinc_4:$/;"	l
shlr_b_reg8_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_reg8_1:$/;"	l
shlr_b_reg8_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_reg8_2:$/;"	l
shlr_b_reg8_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_reg8_4:$/;"	l
shlr_b_reg8_reg8	sim/testsuite/sim/h8300/shlr.s	/^shlr_b_reg8_reg8:$/;"	l
shlr_l_abs16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs16_1:$/;"	l
shlr_l_abs16_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs16_16:$/;"	l
shlr_l_abs16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs16_2:$/;"	l
shlr_l_abs16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs16_4:$/;"	l
shlr_l_abs16_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs16_8:$/;"	l
shlr_l_abs32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs32_1:$/;"	l
shlr_l_abs32_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs32_16:$/;"	l
shlr_l_abs32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs32_2:$/;"	l
shlr_l_abs32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs32_4:$/;"	l
shlr_l_abs32_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_abs32_8:$/;"	l
shlr_l_disp16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp16_1:$/;"	l
shlr_l_disp16_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp16_16:$/;"	l
shlr_l_disp16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp16_2:$/;"	l
shlr_l_disp16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp16_4:$/;"	l
shlr_l_disp16_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp16_8:$/;"	l
shlr_l_disp2_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp2_1:$/;"	l
shlr_l_disp2_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp2_16:$/;"	l
shlr_l_disp2_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp2_2:$/;"	l
shlr_l_disp2_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp2_4:$/;"	l
shlr_l_disp2_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp2_8:$/;"	l
shlr_l_disp32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp32_1:$/;"	l
shlr_l_disp32_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp32_16:$/;"	l
shlr_l_disp32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp32_2:$/;"	l
shlr_l_disp32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp32_4:$/;"	l
shlr_l_disp32_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_disp32_8:$/;"	l
shlr_l_imm5_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_imm5_1:	$/;"	l
shlr_l_ind_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_ind_1:$/;"	l
shlr_l_ind_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_ind_16:$/;"	l
shlr_l_ind_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_ind_2:$/;"	l
shlr_l_ind_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_ind_4:$/;"	l
shlr_l_ind_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_ind_8:$/;"	l
shlr_l_postdec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postdec_1:$/;"	l
shlr_l_postdec_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postdec_16:$/;"	l
shlr_l_postdec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postdec_2:$/;"	l
shlr_l_postdec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postdec_4:$/;"	l
shlr_l_postdec_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postdec_8:$/;"	l
shlr_l_postinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postinc_1:$/;"	l
shlr_l_postinc_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postinc_16:$/;"	l
shlr_l_postinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postinc_2:$/;"	l
shlr_l_postinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postinc_4:$/;"	l
shlr_l_postinc_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_postinc_8:$/;"	l
shlr_l_predec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_predec_1:$/;"	l
shlr_l_predec_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_predec_16:$/;"	l
shlr_l_predec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_predec_2:$/;"	l
shlr_l_predec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_predec_4:$/;"	l
shlr_l_predec_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_predec_8:$/;"	l
shlr_l_preinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_preinc_1:$/;"	l
shlr_l_preinc_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_preinc_16:$/;"	l
shlr_l_preinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_preinc_2:$/;"	l
shlr_l_preinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_preinc_4:$/;"	l
shlr_l_preinc_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_preinc_8:$/;"	l
shlr_l_reg32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_1:$/;"	l
shlr_l_reg32_16	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_16:$/;"	l
shlr_l_reg32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_2:$/;"	l
shlr_l_reg32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_4:$/;"	l
shlr_l_reg32_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_8:$/;"	l
shlr_l_reg32_reg8	sim/testsuite/sim/h8300/shlr.s	/^shlr_l_reg32_reg8:$/;"	l
shlr_w_abs16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs16_1:$/;"	l
shlr_w_abs16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs16_2:$/;"	l
shlr_w_abs16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs16_4:$/;"	l
shlr_w_abs16_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs16_8:$/;"	l
shlr_w_abs32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs32_1:$/;"	l
shlr_w_abs32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs32_2:$/;"	l
shlr_w_abs32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs32_4:$/;"	l
shlr_w_abs32_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_abs32_8:$/;"	l
shlr_w_disp16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp16_1:$/;"	l
shlr_w_disp16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp16_2:$/;"	l
shlr_w_disp16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp16_4:$/;"	l
shlr_w_disp16_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp16_8:$/;"	l
shlr_w_disp2_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp2_1:$/;"	l
shlr_w_disp2_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp2_2:$/;"	l
shlr_w_disp2_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp2_4:$/;"	l
shlr_w_disp2_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp2_8:$/;"	l
shlr_w_disp32_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp32_1:$/;"	l
shlr_w_disp32_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp32_2:$/;"	l
shlr_w_disp32_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp32_4:$/;"	l
shlr_w_disp32_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_disp32_8:$/;"	l
shlr_w_imm5_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_imm5_1:	$/;"	l
shlr_w_ind_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_ind_1:$/;"	l
shlr_w_ind_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_ind_2:$/;"	l
shlr_w_ind_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_ind_4:$/;"	l
shlr_w_ind_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_ind_8:$/;"	l
shlr_w_postdec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postdec_1:$/;"	l
shlr_w_postdec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postdec_2:$/;"	l
shlr_w_postdec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postdec_4:$/;"	l
shlr_w_postdec_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postdec_8:$/;"	l
shlr_w_postinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postinc_1:$/;"	l
shlr_w_postinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postinc_2:$/;"	l
shlr_w_postinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postinc_4:$/;"	l
shlr_w_postinc_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_postinc_8:$/;"	l
shlr_w_predec_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_predec_1:$/;"	l
shlr_w_predec_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_predec_2:$/;"	l
shlr_w_predec_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_predec_4:$/;"	l
shlr_w_predec_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_predec_8:$/;"	l
shlr_w_preinc_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_preinc_1:$/;"	l
shlr_w_preinc_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_preinc_2:$/;"	l
shlr_w_preinc_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_preinc_4:$/;"	l
shlr_w_preinc_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_preinc_8:$/;"	l
shlr_w_reg16_1	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_reg16_1:$/;"	l
shlr_w_reg16_2	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_reg16_2:$/;"	l
shlr_w_reg16_4	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_reg16_4:$/;"	l
shlr_w_reg16_8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_reg16_8:$/;"	l
shlr_w_reg16_reg8	sim/testsuite/sim/h8300/shlr.s	/^shlr_w_reg16_reg8:$/;"	l
shlstoff	include/vms/eiaf.h	/^  unsigned char shlstoff[4];$/;"	m	struct:vms_eiaf
shm_address	sim/ppc/hw_shm.c	/^  char *shm_address;$/;"	m	struct:_hw_shm_device	file:
shmedia_init_cpu	sim/sh64/sh64.c	/^shmedia_init_cpu (SIM_CPU *cpu)$/;"	f	file:
shmid	gdb/testsuite/gdb.base/info-os.c	/^static int shmid = -1, semid = -1, msqid = -1;$/;"	v	file:
shnbsd_init_abi	gdb/sh-nbsd-tdep.c	/^shnbsd_init_abi (struct gdbarch_info info,$/;"	f	file:
shndx	bfd/elfxx-sparc.h	/^  unsigned short shndx;$/;"	m	struct:_bfd_sparc_elf_app_reg
shndx	include/plugin-api.h	/^  unsigned int shndx;$/;"	m	struct:ld_plugin_section
shnum	libiberty/simple-object-elf.c	/^  unsigned int shnum;$/;"	m	struct:simple_object_elf_read	file:
shoff	libiberty/simple-object-elf.c	/^  ulong_type shoff;$/;"	m	struct:simple_object_elf_read	file:
short_array	gdb/testsuite/gdb.base/charset.c	/^short short_array[3];$/;"	v
short_bit	gdb/gdbarch.c	/^  int short_bit;$/;"	m	struct:gdbarch	file:
short_bytes_compl_names	opcodes/hppa-dis.c	/^static const char *const short_bytes_compl_names[] =$/;"	v	file:
short_count	sim/m32r/m32r-sim.h	/^  unsigned int short_count;$/;"	m	struct:__anon250
short_func	gdb/testsuite/gdb.base/return2.c	/^short short_func ()$/;"	f
short_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^short short_func ()$/;"	f
short_ldst_compl_names	opcodes/hppa-dis.c	/^static const char *const short_ldst_compl_names[] = {"", ",ma", "", ",mb"};$/;"	v	file:
short_name	sim/m68hc11/sim-main.h	/^  const char *short_name;$/;"	m	struct:io_reg_desc
short_plt	bfd/elf32-sh.c	/^  const struct elf_sh_plt_info *short_plt;$/;"	m	struct:elf_sh_plt_info	typeref:struct:elf_sh_plt_info::elf_sh_plt_info	file:
short_recip_scale	libdecnumber/bid/bid2dpd_dpd2bid.h	/^static const int short_recip_scale[] = {$/;"	v
short_returnval	gdb/testsuite/gdb.base/return2.c	/^short     short_returnval     = 1;$/;"	v
short_returnval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^short     short_returnval     = 1;$/;"	v
short_testval	gdb/testsuite/gdb.base/return2.c	/^  short     short_testval;$/;"	m	union:__anon2003	file:
short_testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^  short     short_testval;$/;"	m	union:__anon1935	file:
short_unit	opcodes/metag-dis.c	/^short_unit (unsigned int unit)$/;"	f	file:
short_val1	gdb/testsuite/gdb.base/callfuncs.c	/^short short_val1 = 10;$/;"	v
short_val2	gdb/testsuite/gdb.base/callfuncs.c	/^short short_val2 = -23;$/;"	v
shortfield	gdb/testsuite/gdb.compile/compile.c	/^  short shortfield;$/;"	m	struct:struct_type	file:
shortform	opcodes/i386-opc.h	/^  unsigned int shortform:1;$/;"	m	struct:i386_opcode_modifier
shortname	gdb/cp-abi.h	/^  const char *shortname;$/;"	m	struct:cp_abi_ops
shortname	gdb/remote.c	/^    char shortname[32];		\/* To be used to name threads.  *\/$/;"	m	struct:gdb_ext_thread_info	file:
shortname	gdb/target.h	/^    const char *shortname ()$/;"	f	struct:target_ops
shortname	gdb/target.h	/^  const char *shortname;$/;"	m	struct:target_info
shortname	include/xtensa-isa-internal.h	/^  const char *shortname;		\/* Abbreviated name.  *\/$/;"	m	struct:xtensa_regfile_internal_struct
shortopt	sim/common/sim-options.h	/^  char shortopt;$/;"	m	struct:__anon630
shorts	gdb/testsuite/gdb.mi/mi-read-memory.c	/^static short shorts[256];$/;"	v	file:
shorts	libdecnumber/decDouble.h	/^    uint16_t shorts[DECDOUBLE_Bytes\/2];$/;"	m	union:__anon85
shorts	libdecnumber/decQuad.h	/^    uint16_t shorts[DECQUAD_Bytes\/2];$/;"	m	union:__anon80
shorts	libdecnumber/decSingle.h	/^    uint16_t shorts[DECSINGLE_Bytes\/2];$/;"	m	union:__anon84
should	sim/testsuite/sim/or1k/mul.S	/^	   should set neither carry, nor overflow flag.  *\/$/;"	d
should_be_inserted	gdb/breakpoint.c	/^should_be_inserted (struct bp_location *bl)$/;"	f	file:
should_continue	gdb/testsuite/gdb.base/watchpoint-hw-attach.c	/^volatile int should_continue = 0;$/;"	v
should_dump_core	gdb/utils.c	/^  const char *should_dump_core;$/;"	m	struct:internal_problem	file:
should_exit	gdb/testsuite/gdb.base/attach-wait-input.c	/^volatile int should_exit = 0;$/;"	v
should_exit	gdb/testsuite/gdb.base/attach.c	/^int  should_exit = 0;$/;"	v
should_exit	gdb/testsuite/gdb.base/attach2.c	/^int  should_exit = 0;$/;"	v
should_notify_stop	gdb/thread-fsm.h	/^  int (*should_notify_stop) (struct thread_fsm *self);$/;"	m	struct:thread_fsm_ops
should_print_stop_to_console	gdb/cli/cli-interp.c	/^should_print_stop_to_console (struct interp *console_interp,$/;"	f
should_print_thread	gdb/thread.c	/^should_print_thread (const char *requested_threads, int default_inf_num,$/;"	f	file:
should_quit	gdb/utils.c	/^  const char *should_quit;$/;"	m	struct:internal_problem	file:
should_relocate	bfd/elf32-arc.c	/^  bfd_boolean	  should_relocate;$/;"	m	struct:arc_relocation_data	file:
should_skip_waitpid	gdb/testsuite/gdb.threads/slow-waitpid.c	/^should_skip_waitpid (void)$/;"	f	file:
should_stop	gdb/thread-fsm.h	/^  int (*should_stop) (struct thread_fsm *self, struct thread_info *thread);$/;"	m	struct:thread_fsm_ops
should_stop_exception	gdb/ada-lang.c	/^should_stop_exception (const struct bp_location *bl)$/;"	f	file:
show_aarch64_debug	gdb/aarch64-tdep.c	/^show_aarch64_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_ada_command	gdb/ada-lang.c	/^show_ada_command (const char *args, int from_tty)$/;"	f	file:
show_ada_list	gdb/ada-lang.c	/^static struct cmd_list_element *show_ada_list;$/;"	v	typeref:struct:cmd_list_element	file:
show_addressprint	gdb/valprint.c	/^show_addressprint (struct ui_file *file, int from_tty,$/;"	f	file:
show_always_inserted_mode	gdb/breakpoint.c	/^show_always_inserted_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_annotation_level	gdb/top.c	/^show_annotation_level (struct ui_file *file, int from_tty,$/;"	f	file:
show_architecture	gdb/arch-utils.c	/^show_architecture (struct ui_file *file, int from_tty,$/;"	f	file:
show_args_command	gdb/infcmd.c	/^show_args_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_arm_command	gdb/arm-tdep.c	/^show_arm_command (const char *args, int from_tty)$/;"	f	file:
show_asm_demangle	gdb/demangle.c	/^show_asm_demangle (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_connect_native_target	gdb/target.c	/^show_auto_connect_native_target (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_cmd	gdb/auto-load.c	/^show_auto_load_cmd (const char *args, int from_tty)$/;"	f	file:
show_auto_load_dir	gdb/auto-load.c	/^show_auto_load_dir (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_gdb_scripts	gdb/auto-load.c	/^show_auto_load_gdb_scripts (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_guile_scripts	gdb/guile/scm-auto-load.c	/^show_auto_load_guile_scripts (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_local_gdbinit	gdb/auto-load.c	/^show_auto_load_local_gdbinit (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_python_scripts	gdb/python/py-auto-load.c	/^show_auto_load_python_scripts (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_safe_path	gdb/auto-load.c	/^show_auto_load_safe_path (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_load_thread_db	gdb/linux-thread-db.c	/^show_auto_load_thread_db (struct ui_file *file, int from_tty,$/;"	f	file:
show_auto_solib_add	gdb/solib.c	/^show_auto_solib_add (struct ui_file *file, int from_tty,$/;"	f	file:
show_automatic_hardware_breakpoints	gdb/breakpoint.c	/^show_automatic_hardware_breakpoints (struct ui_file *file, int from_tty,$/;"	f	file:
show_backtrace_cmd	gdb/frame.c	/^show_backtrace_cmd (const char *args, int from_tty)$/;"	f	file:
show_backtrace_cmdlist	gdb/frame.c	/^static struct cmd_list_element *show_backtrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_backtrace_limit	gdb/frame.c	/^show_backtrace_limit (struct ui_file *file, int from_tty,$/;"	f	file:
show_backtrace_past_entry	gdb/frame.c	/^show_backtrace_past_entry (struct ui_file *file, int from_tty,$/;"	f	file:
show_backtrace_past_main	gdb/frame.c	/^show_backtrace_past_main (struct ui_file *file, int from_tty,$/;"	f	file:
show_bfd_cache_debug	gdb/gdb_bfd.c	/^show_bfd_cache_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_bfd_sharing	gdb/gdb_bfd.c	/^show_bfd_sharing  (struct ui_file *file, int from_tty,$/;"	f	file:
show_breakpoint_cmd	gdb/breakpoint.c	/^show_breakpoint_cmd (const char *args, int from_tty)$/;"	f	file:
show_can_use_agent	gdb/agent.c	/^show_can_use_agent (struct ui_file *file, int from_tty,$/;"	f	file:
show_can_use_displaced_stepping	gdb/infrun.c	/^show_can_use_displaced_stepping (struct ui_file *file, int from_tty,$/;"	f	file:
show_can_use_hw_watchpoints	gdb/breakpoint.c	/^show_can_use_hw_watchpoints (struct ui_file *file, int from_tty,$/;"	f	file:
show_case_command	gdb/language.c	/^show_case_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_cfg	gdb/contrib/cleanup_check.py	/^show_cfg = False$/;"	v
show_chars_per_line	gdb/utils.c	/^show_chars_per_line (struct ui_file *file, int from_tty,$/;"	f	file:
show_charset	gdb/charset.c	/^show_charset (struct ui_file *file, int from_tty, $/;"	f	file:
show_check	gdb/language.c	/^show_check (const char *ignore, int from_tty)$/;"	f	file:
show_check_physname	gdb/dwarf2read.c	/^show_check_physname (struct ui_file *file, int from_tty,$/;"	f	file:
show_cmd	gdb/command.h	/^    show_cmd$/;"	e	enum:cmd_types
show_code_cache	gdb/target-dcache.c	/^show_code_cache (struct ui_file *file, int from_tty,$/;"	f	file:
show_coerce_float_to_double_p	gdb/infcall.c	/^show_coerce_float_to_double_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_command	gdb/cli/cli-cmds.c	/^show_command (const char *arg, int from_tty)$/;"	f	file:
show_command	gdb/guile/scm-param.c	/^  struct cmd_list_element *show_command;$/;"	m	struct:_param_smob	typeref:struct:_param_smob::cmd_list_element	file:
show_commands	gdb/top.c	/^show_commands (const char *args, int from_tty)$/;"	f
show_compile_args	gdb/compile/compile.c	/^show_compile_args (struct ui_file *file, int from_tty,$/;"	f	file:
show_compile_debug	gdb/compile/compile.c	/^show_compile_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_compile_gcc	gdb/compile/compile.c	/^show_compile_gcc (struct ui_file *file, int from_tty,$/;"	f	file:
show_condition_evaluation_mode	gdb/breakpoint.c	/^show_condition_evaluation_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_configuration	gdb/cli/cli-cmds.c	/^show_configuration (const char *args, int from_tty)$/;"	f	file:
show_confirm	gdb/top.c	/^show_confirm (struct ui_file *file, int from_tty,$/;"	f	file:
show_convenience	gdb/value.c	/^show_convenience (const char *ignore, int from_tty)$/;"	f	file:
show_copying_command	gdb/copying.c	/^show_copying_command (const char *ignore, int from_tty)$/;"	f	file:
show_cp_abi_cmd	gdb/cp-abi.c	/^show_cp_abi_cmd (const char *args, int from_tty)$/;"	f	file:
show_cwd_command	gdb/infcmd.c	/^show_cwd_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_data	gdb/tui/tui-layout.c	/^show_data (enum tui_layout_type new_layout)$/;"	f	file:
show_dcache_command	gdb/dcache.c	/^show_dcache_command (const char *args, int from_tty)$/;"	f	file:
show_dcache_enabled_p	gdb/dcache.c	/^show_dcache_enabled_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug	gdb/cli/cli-cmds.c	/^show_debug (const char *args, int from_tty)$/;"	f	file:
show_debug_auto_load	gdb/auto-load.c	/^show_debug_auto_load (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_coff_pe_read	gdb/coff-pe-read.c	/^show_debug_coff_pe_read (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_displaced	gdb/infrun.c	/^show_debug_displaced (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_file_directory	gdb/symfile.c	/^show_debug_file_directory (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_infrun	gdb/infrun.c	/^show_debug_infrun (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_linux_nat	gdb/linux-nat.c	/^show_debug_linux_nat (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_regs	gdb/common/common-debug.c	/^int show_debug_regs;$/;"	v
show_debug_riscv_command	gdb/riscv-tdep.c	/^show_debug_riscv_command (const char *args, int from_tty)$/;"	f	file:
show_debug_symfile	gdb/symfile-debug.c	/^show_debug_symfile (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_timestamp	gdb/utils.c	/^show_debug_timestamp (struct ui_file *file, int from_tty,$/;"	f	file:
show_debug_xml	gdb/xml-support.c	/^show_debug_xml (struct ui_file *file, int from_tty,$/;"	f	file:
show_demangle	gdb/demangle.c	/^show_demangle (struct ui_file *file, int from_tty,$/;"	f	file:
show_demangling_style_names	gdb/demangle.c	/^show_demangling_style_names(struct ui_file *file, int from_tty,$/;"	f	file:
show_directories_1	gdb/source.c	/^show_directories_1 (char *ignore, int from_tty)$/;"	f	file:
show_directories_command	gdb/source.c	/^show_directories_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_disable_randomization	gdb/infrun.c	/^show_disable_randomization (struct ui_file *file, int from_tty,$/;"	f	file:
show_disasm_command	gdb/tui/tui-layout.c	/^show_disasm_command (void)$/;"	f	file:
show_disassemble_next_line	gdb/stack.c	/^show_disassemble_next_line (struct ui_file *file, int from_tty,$/;"	f	file:
show_disassembler_options_sfunc	gdb/disasm.c	/^show_disassembler_options_sfunc (struct ui_file *file, int from_tty,$/;"	f	file:
show_disassembly_style_sfunc	gdb/arm-tdep.c	/^show_disassembly_style_sfunc (struct ui_file *file, int from_tty,$/;"	f	file:
show_doc	gdb/guile/scm-param.c	/^  char *show_doc;$/;"	m	struct:_param_smob	file:
show_doc	gdb/python/lib/gdb/command/prompt.py	/^    show_doc = "Show the extended prompt."$/;"	v	class:_ExtendedPrompt
show_doc_cst	gdb/python/py-param.c	/^static PyObject *show_doc_cst;$/;"	v	file:
show_doc_keyword	gdb/guile/scm-param.c	/^static SCM show_doc_keyword;$/;"	v	file:
show_dsbt_debug	gdb/solib-dsbt.c	/^show_dsbt_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_dump_excluded_mappings	gdb/linux-tdep.c	/^show_dump_excluded_mappings (struct ui_file *file, int from_tty,$/;"	f	file:
show_dwarf_always_disassemble	gdb/dwarf2read.c	/^show_dwarf_always_disassemble (struct ui_file *file, int from_tty,$/;"	f	file:
show_dwarf_cmd	gdb/dwarf2read.c	/^show_dwarf_cmd (const char *args, int from_tty)$/;"	f	file:
show_dwarf_cmdlist	gdb/dwarf2read.c	/^static struct cmd_list_element *show_dwarf_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_dwarf_max_cache_age	gdb/dwarf2read.c	/^show_dwarf_max_cache_age (struct ui_file *file, int from_tty,$/;"	f	file:
show_editing	gdb/top.c	/^show_editing (struct ui_file *file, int from_tty,$/;"	f	file:
show_endian	gdb/arch-utils.c	/^show_endian (struct ui_file *file, int from_tty, struct cmd_list_element *c,$/;"	f	file:
show_entry_values_debug	gdb/dwarf2loc.c	/^show_entry_values_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_exceptions_cmd	gdb/gnu-nat.c	/^show_exceptions_cmd (const char *args, int from_tty)$/;"	f	file:
show_exec_direction_func	gdb/infrun.c	/^show_exec_direction_func (struct ui_file *out, int from_tty,$/;"	f	file:
show_exec_done_display_p	gdb/top.c	/^show_exec_done_display_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_expressiondebug	gdb/parse.c	/^show_expressiondebug (struct ui_file *file, int from_tty,$/;"	f	file:
show_ext_args	gdb/symfile.c	/^show_ext_args (struct ui_file *file, int from_tty,$/;"	f	file:
show_fbsd_lwp_debug	gdb/fbsd-nat.c	/^show_fbsd_lwp_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_fbsd_nat_debug	gdb/fbsd-nat.c	/^show_fbsd_nat_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_filename_display_string	gdb/source.c	/^show_filename_display_string (struct ui_file *file, int from_tty,$/;"	f	file:
show_follow_exec_mode_string	gdb/infrun.c	/^show_follow_exec_mode_string (struct ui_file *file, int from_tty,$/;"	f	file:
show_follow_fork_mode_string	gdb/infrun.c	/^show_follow_fork_mode_string (struct ui_file *file, int from_tty,$/;"	f	file:
show_fp_model	gdb/arm-tdep.c	/^show_fp_model (struct ui_file *file, int from_tty,$/;"	f	file:
show_frame_debug	gdb/frame.c	/^show_frame_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_func	gdb/guile/scm-param.c	/^  SCM show_func;$/;"	m	struct:_param_smob	file:
show_func_keyword	gdb/guile/scm-param.c	/^static SCM show_func_keyword;$/;"	v	file:
show_gdb_datadir	gdb/top.c	/^show_gdb_datadir (struct ui_file *file, int from_tty,$/;"	f	file:
show_gdbarch_debug	gdb/gdbarch.c	/^show_gdbarch_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_gnutarget_string	gdb/corefile.c	/^show_gnutarget_string (struct ui_file *file, int from_tty,$/;"	f	file:
show_guile_command	gdb/guile/guile.c	/^show_guile_command (const char *args, int from_tty)$/;"	f	file:
show_guile_list	gdb/guile/guile.c	/^static struct cmd_list_element *show_guile_list;$/;"	v	typeref:struct:cmd_list_element	file:
show_history	gdb/top.c	/^show_history (const char *args, int from_tty)$/;"	f
show_history_expansion_p	gdb/cli/cli-cmds.c	/^show_history_expansion_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_history_filename	gdb/top.c	/^show_history_filename (struct ui_file *file, int from_tty,$/;"	f	file:
show_history_remove_duplicates	gdb/top.c	/^show_history_remove_duplicates (struct ui_file *file, int from_tty,$/;"	f	file:
show_history_size	gdb/top.c	/^show_history_size (struct ui_file *file, int from_tty,$/;"	f	file:
show_host_charset_name	gdb/charset.c	/^show_host_charset_name (struct ui_file *file, int from_tty,$/;"	f	file:
show_inaccessible_by_default	gdb/memattr.c	/^show_inaccessible_by_default (struct ui_file *file, int from_tty,$/;"	f	file:
show_inferior_qualified_tids	gdb/thread.c	/^show_inferior_qualified_tids (void)$/;"	f
show_inferior_tty_command	gdb/infcmd.c	/^show_inferior_tty_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_info_verbose	gdb/cli/cli-cmds.c	/^show_info_verbose (struct ui_file *file, int from_tty,$/;"	f	file:
show_input_radix	gdb/valprint.c	/^show_input_radix (struct ui_file *file, int from_tty,$/;"	f	file:
show_interactive_mode	gdb/top.c	/^show_interactive_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_internal_problem_cmd	gdb/utils.c	/^show_internal_problem_cmd (const char *args, int from_tty)$/;"	f	file:
show_interrupt_sequence	gdb/remote.c	/^show_interrupt_sequence (struct ui_file *file, int from_tty,$/;"	f	file:
show_jit_debug	gdb/jit.c	/^show_jit_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_language_command	gdb/language.c	/^show_language_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_layout	gdb/tui/tui-layout.c	/^show_layout (enum tui_layout_type layout)$/;"	f	file:
show_libthread_db_debug	gdb/linux-thread-db.c	/^show_libthread_db_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_lines_per_page	gdb/utils.c	/^show_lines_per_page (struct ui_file *file, int from_tty,$/;"	f	file:
show_lines_to_list	gdb/source.c	/^show_lines_to_list (struct ui_file *file, int from_tty,$/;"	f	file:
show_logging_command	gdb/cli/cli-logging.c	/^show_logging_command (const char *args, int from_tty)$/;"	f	file:
show_logging_filename	gdb/cli/cli-logging.c	/^show_logging_filename (struct ui_file *file, int from_tty,$/;"	f	file:
show_logging_overwrite	gdb/cli/cli-logging.c	/^show_logging_overwrite (struct ui_file *file, int from_tty,$/;"	f	file:
show_logging_redirect	gdb/cli/cli-logging.c	/^show_logging_redirect (struct ui_file *file, int from_tty,$/;"	f	file:
show_maint_btrace_pt_skip_pad	gdb/btrace.c	/^show_maint_btrace_pt_skip_pad  (struct ui_file *file, int from_tty,$/;"	f	file:
show_maint_show_all_tib	gdb/windows-tdep.c	/^show_maint_show_all_tib (struct ui_file *file, int from_tty,$/;"	f	file:
show_maintenance_profile_p	gdb/maint.c	/^show_maintenance_profile_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_mask_address	gdb/mips-tdep.c	/^show_mask_address (struct ui_file *file, int from_tty,$/;"	f	file:
show_max_symbolic_offset	gdb/printcmd.c	/^show_max_symbolic_offset (struct ui_file *file, int from_tty,$/;"	f	file:
show_max_user_call_depth	gdb/cli/cli-cmds.c	/^show_max_user_call_depth (struct ui_file *file, int from_tty,$/;"	f	file:
show_max_value_size	gdb/value.c	/^show_max_value_size (struct ui_file *file, int from_tty,$/;"	f	file:
show_memory_breakpoints	gdb/target.c	/^static int show_memory_breakpoints = 0;$/;"	v	file:
show_memory_packet_size	gdb/remote.c	/^show_memory_packet_size (struct memory_packet_config *config)$/;"	f	file:
show_memory_read_packet_size	gdb/remote.c	/^show_memory_read_packet_size (const char *args, int from_tty)$/;"	f	file:
show_memory_write_packet_size	gdb/remote.c	/^show_memory_write_packet_size (const char *args, int from_tty)$/;"	f	file:
show_mi_async_command	gdb/mi/mi-main.c	/^show_mi_async_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_mips_abi	gdb/mips-tdep.c	/^show_mips_abi (struct ui_file *file,$/;"	f	file:
show_mips_command	gdb/mips-tdep.c	/^show_mips_command (const char *args, int from_tty)$/;"	f	file:
show_mips_compression	gdb/mips-tdep.c	/^show_mips_compression (struct ui_file *file, int from_tty,$/;"	f	file:
show_mipsfpu_command	gdb/mips-tdep.c	/^show_mipsfpu_command (const char *args, int from_tty)$/;"	f	file:
show_mpx_cmd	gdb/i386-tdep.c	/^show_mpx_cmd (const char *args, int from_tty)$/;"	f	file:
show_non_stop	gdb/infrun.c	/^show_non_stop (struct ui_file *file, int from_tty,$/;"	f	file:
show_objectprint	gdb/cp-valprint.c	/^show_objectprint (struct ui_file *file, int from_tty,$/;"	f	file:
show_observer_debug	gdb/observable.c	/^show_observer_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_observer_mode	gdb/infrun.c	/^show_observer_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_opaque_type_resolution	gdb/gdbtypes.c	/^show_opaque_type_resolution (struct ui_file *file, int from_tty,$/;"	f	file:
show_or1k_debug	gdb/or1k-tdep.c	/^show_or1k_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_osabi	gdb/osabi.c	/^show_osabi (struct ui_file *file, int from_tty, struct cmd_list_element *c,$/;"	f	file:
show_output_radix	gdb/valprint.c	/^show_output_radix (struct ui_file *file, int from_tty,$/;"	f	file:
show_overload_debug	gdb/gdbtypes.c	/^show_overload_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_overload_resolution	gdb/valops.c	/^show_overload_resolution (struct ui_file *file, int from_tty,$/;"	f	file:
show_packet_config_cmd	gdb/remote.c	/^show_packet_config_cmd (struct packet_config *config)$/;"	f	file:
show_pagination_enabled	gdb/utils.c	/^show_pagination_enabled (struct ui_file *file, int from_tty,$/;"	f	file:
show_parserdebug	gdb/parse.c	/^show_parserdebug (struct ui_file *file, int from_tty,$/;"	f	file:
show_pascal_static_field_print	gdb/p-valprint.c	/^show_pascal_static_field_print (struct ui_file *file, int from_tty,$/;"	f	file:
show_pc	opcodes/nfp-dis.c	/^  unsigned char show_pc;$/;"	m	struct:__anon10	file:
show_pending_break_support	gdb/breakpoint.c	/^show_pending_break_support (struct ui_file *file, int from_tty,$/;"	f	file:
show_per_command_cmd	gdb/maint.c	/^show_per_command_cmd (const char *args, int from_tty)$/;"	f	file:
show_powerpc_command	gdb/rs6000-tdep.c	/^show_powerpc_command (const char *args, int from_tty)$/;"	f	file:
show_powerpc_exact_watchpoints	gdb/rs6000-tdep.c	/^show_powerpc_exact_watchpoints (struct ui_file *file, int from_tty,$/;"	f	file:
show_pp_source_pos	gdb/macrocmd.c	/^show_pp_source_pos (struct ui_file *stream,$/;"	f	file:
show_pretty_printer_enabled_summary	gdb/python/lib/gdb/command/pretty_printers.py	/^def show_pretty_printer_enabled_summary():$/;"	f
show_prettyformat_arrays	gdb/valprint.c	/^show_prettyformat_arrays (struct ui_file *file, int from_tty,$/;"	f	file:
show_prettyformat_structs	gdb/valprint.c	/^show_prettyformat_structs (struct ui_file *file, int from_tty,$/;"	f	file:
show_print	gdb/valprint.c	/^show_print (const char *args, int from_tty)$/;"	f	file:
show_print_array_indexes	gdb/valprint.c	/^show_print_array_indexes (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_inferior_events	gdb/inferior.c	/^show_print_inferior_events (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_max	gdb/valprint.c	/^show_print_max (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_raw	gdb/valprint.c	/^show_print_raw (const char *args, int from_tty)$/;"	f	file:
show_print_symbol_filename	gdb/printcmd.c	/^show_print_symbol_filename (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_thread_events	gdb/thread.c	/^show_print_thread_events (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_type	gdb/typeprint.c	/^show_print_type (const char *args, int from_tty)$/;"	f	file:
show_print_type_methods	gdb/typeprint.c	/^show_print_type_methods (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_type_nested_types	gdb/typeprint.c	/^show_print_type_nested_types  (struct ui_file *file, int from_tty,$/;"	f	file:
show_print_type_typedefs	gdb/typeprint.c	/^show_print_type_typedefs (struct ui_file *file, int from_tty,$/;"	f	file:
show_prompt	gdb/top.c	/^show_prompt (struct ui_file *file, int from_tty,$/;"	f	file:
show_radix	gdb/valprint.c	/^show_radix (const char *arg, int from_tty)$/;"	f	file:
show_range_command	gdb/language.c	/^show_range_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_range_stepping	gdb/remote.c	/^show_range_stepping (struct ui_file *file, int from_tty,$/;"	f	file:
show_ravenscar_command	gdb/ravenscar-thread.c	/^show_ravenscar_command (const char *args, int from_tty)$/;"	f	file:
show_ravenscar_list	gdb/ravenscar-thread.c	/^static struct cmd_list_element *show_ravenscar_list;$/;"	v	typeref:struct:cmd_list_element	file:
show_ravenscar_task_switching_command	gdb/ravenscar-thread.c	/^show_ravenscar_task_switching_command (struct ui_file *file, int from_tty,$/;"	f	file:
show_raw_fields	opcodes/xtensa-dis.c	/^int show_raw_fields;$/;"	v
show_record_btrace_bts_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *show_record_btrace_bts_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_record_btrace_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *show_record_btrace_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_record_btrace_pt_cmdlist	gdb/record-btrace.c	/^static struct cmd_list_element *show_record_btrace_pt_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_record_bts_buffer_size_value	gdb/record-btrace.c	/^show_record_bts_buffer_size_value (struct ui_file *file, int from_tty,$/;"	f	file:
show_record_cmdlist	gdb/record.c	/^struct cmd_list_element *show_record_cmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element
show_record_command	gdb/record.c	/^show_record_command (const char *args, int from_tty)$/;"	f	file:
show_record_debug	gdb/record.c	/^show_record_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_record_full_cmdlist	gdb/record-full.c	/^static struct cmd_list_element *show_record_full_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
show_record_full_command	gdb/record-full.c	/^show_record_full_command (const char *args, int from_tty)$/;"	f	file:
show_record_pt_buffer_size_value	gdb/record-btrace.c	/^show_record_pt_buffer_size_value (struct ui_file *file, int from_tty,$/;"	f	file:
show_remote_cmd	gdb/remote.c	/^show_remote_cmd (const char *args, int from_tty)$/;"	f	file:
show_remote_debug	gdb/cli/cli-cmds.c	/^show_remote_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_remote_exec_file	gdb/remote.c	/^show_remote_exec_file (struct ui_file *file, int from_tty,$/;"	f	file:
show_remote_protocol_Z_packet_cmd	gdb/remote.c	/^show_remote_protocol_Z_packet_cmd (struct ui_file *file, int from_tty,$/;"	f	file:
show_remote_protocol_packet_cmd	gdb/remote.c	/^show_remote_protocol_packet_cmd (struct ui_file *file, int from_tty,$/;"	f	file:
show_remote_timeout	gdb/cli/cli-cmds.c	/^show_remote_timeout (struct ui_file *file, int from_tty,$/;"	f	file:
show_remotebreak	gdb/remote.c	/^show_remotebreak (struct ui_file *file, int from_tty,$/;"	f	file:
show_repeat_count_threshold	gdb/valprint.c	/^show_repeat_count_threshold (struct ui_file *file, int from_tty,$/;"	f	file:
show_riscv_command	gdb/riscv-tdep.c	/^show_riscv_command (const char *args, int from_tty)$/;"	f	file:
show_riscv_debug_variable	gdb/riscv-tdep.c	/^show_riscv_debug_variable (struct ui_file *file, int from_tty,$/;"	f	file:
show_schedule_multiple	gdb/infrun.c	/^show_schedule_multiple (struct ui_file *file, int from_tty,$/;"	f	file:
show_scheduler_mode	gdb/infrun.c	/^show_scheduler_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_script_ext_mode	gdb/cli/cli-cmds.c	/^show_script_ext_mode (struct ui_file *file, int from_tty,$/;"	f	file:
show_serial_hwflow	gdb/ser-unix.c	/^show_serial_hwflow (struct ui_file *file, int from_tty,$/;"	f	file:
show_sevenbit_strings	gdb/utils.c	/^show_sevenbit_strings (struct ui_file *file, int from_tty,$/;"	f	file:
show_sh_command	gdb/sh-tdep.c	/^show_sh_command (const char *args, int from_tty)$/;"	f	file:
show_sig_thread_cmd	gdb/gnu-nat.c	/^show_sig_thread_cmd (const char *args, int from_tty)$/;"	f	file:
show_signals_cmd	gdb/gnu-nat.c	/^show_signals_cmd (const char *args, int from_tty)$/;"	f	file:
show_solib_aix_debug	gdb/solib-aix.c	/^show_solib_aix_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_solib_search_path	gdb/solib.c	/^show_solib_search_path (struct ui_file *file, int from_tty,$/;"	f	file:
show_source_command	gdb/tui/tui-layout.c	/^show_source_command (void)$/;"	f	file:
show_source_disasm_command	gdb/tui/tui-layout.c	/^show_source_disasm_command (void)$/;"	f	file:
show_source_or_disasm_and_command	gdb/tui/tui-layout.c	/^show_source_or_disasm_and_command (enum tui_layout_type layout_type)$/;"	f	file:
show_spu_auto_flush_cache	gdb/spu-tdep.c	/^show_spu_auto_flush_cache (struct ui_file *file, int from_tty,$/;"	f	file:
show_spu_command	gdb/spu-tdep.c	/^show_spu_command (const char *args, int from_tty)$/;"	f	file:
show_spu_stop_on_load	gdb/spu-tdep.c	/^show_spu_stop_on_load (struct ui_file *file, int from_tty,$/;"	f	file:
show_stack_cache	gdb/target-dcache.c	/^show_stack_cache (struct ui_file *file, int from_tty,$/;"	f	file:
show_stapexpressiondebug	gdb/stap-probe.c	/^show_stapexpressiondebug (struct ui_file *file, int from_tty,$/;"	f	file:
show_startup_with_shell	gdb/fork-child.c	/^show_startup_with_shell (struct ui_file *file, int from_tty,$/;"	f	file:
show_stat	sim/erc32/func.c	/^show_stat(sregs)$/;"	f
show_static_field_print	gdb/cp-valprint.c	/^show_static_field_print (struct ui_file *file, int from_tty,$/;"	f	file:
show_step_stop_if_no_debug	gdb/infrun.c	/^show_step_stop_if_no_debug (struct ui_file *file, int from_tty,$/;"	f	file:
show_stop_on_solib_events	gdb/infrun.c	/^show_stop_on_solib_events (struct ui_file *file, int from_tty,$/;"	f	file:
show_stop_print_at_null	gdb/valprint.c	/^show_stop_print_at_null (struct ui_file *file, int from_tty,$/;"	f	file:
show_stopped_cmd	gdb/gnu-nat.c	/^show_stopped_cmd (const char *args, int from_tty)$/;"	f	file:
show_strict_type_checking	gdb/gdbtypes.c	/^show_strict_type_checking (struct ui_file *file, int from_tty,$/;"	f	file:
show_substitute_path_command	gdb/source.c	/^show_substitute_path_command (const char *args, int from_tty)$/;"	f	file:
show_symbol_print	gdb/valprint.c	/^show_symbol_print (struct ui_file *file, int from_tty,$/;"	f	file:
show_system_call_allowed	gdb/remote-fileio.c	/^show_system_call_allowed (const char *args, int from_tty)$/;"	f	file:
show_target_charset_name	gdb/charset.c	/^show_target_charset_name (struct ui_file *file, int from_tty,$/;"	f	file:
show_target_file_system_kind_command	gdb/filesystem.c	/^show_target_file_system_kind_command (struct ui_file *file,$/;"	f	file:
show_target_wide_charset_name	gdb/charset.c	/^show_target_wide_charset_name (struct ui_file *file, $/;"	f	file:
show_targetdebug	gdb/target.c	/^show_targetdebug (struct ui_file *file, int from_tty,$/;"	f	file:
show_task_cmd	gdb/gnu-nat.c	/^show_task_cmd (const char *args, int from_tty)$/;"	f	file:
show_task_cmd_list	gdb/gnu-nat.c	/^static struct cmd_list_element *show_task_cmd_list = 0;$/;"	v	typeref:struct:cmd_list_element	file:
show_task_detach_sc_cmd	gdb/gnu-nat.c	/^show_task_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
show_task_pause_cmd	gdb/gnu-nat.c	/^show_task_pause_cmd (const char *args, int from_tty)$/;"	f	file:
show_tcp_cmd	gdb/ser-tcp.c	/^show_tcp_cmd (const char *args, int from_tty)$/;"	f	file:
show_tdesc_cmd	gdb/target-descriptions.c	/^show_tdesc_cmd (const char *args, int from_tty)$/;"	f	file:
show_tdesc_filename_cmd	gdb/target-descriptions.c	/^show_tdesc_filename_cmd (struct ui_file *file, int from_tty,$/;"	f	file:
show_thread_cmd	gdb/gnu-nat.c	/^show_thread_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_cmd_list	gdb/gnu-nat.c	/^struct cmd_list_element *show_thread_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
show_thread_default_cmd	gdb/gnu-nat.c	/^show_thread_default_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_default_cmd_list	gdb/gnu-nat.c	/^struct cmd_list_element *show_thread_default_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
show_thread_default_detach_sc_cmd	gdb/gnu-nat.c	/^show_thread_default_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_default_pause_cmd	gdb/gnu-nat.c	/^show_thread_default_pause_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_default_run_cmd	gdb/gnu-nat.c	/^show_thread_default_run_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_detach_sc_cmd	gdb/gnu-nat.c	/^show_thread_detach_sc_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_pause_cmd	gdb/gnu-nat.c	/^show_thread_pause_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_run_cmd	gdb/gnu-nat.c	/^show_thread_run_cmd (const char *args, int from_tty)$/;"	f	file:
show_thread_that_caused_stop	gdb/thread.c	/^show_thread_that_caused_stop (void)$/;"	f
show_trust_readonly	gdb/target.c	/^show_trust_readonly (struct ui_file *file, int from_tty,$/;"	f	file:
show_tui_active_border_mode	gdb/tui/tui-win.c	/^show_tui_active_border_mode (struct ui_file *file,$/;"	f	file:
show_tui_border_kind	gdb/tui/tui-win.c	/^show_tui_border_kind (struct ui_file *file, $/;"	f	file:
show_tui_border_mode	gdb/tui/tui-win.c	/^show_tui_border_mode (struct ui_file *file, $/;"	f	file:
show_tui_cmd	gdb/tui/tui-win.c	/^show_tui_cmd (const char *args, int from_tty)$/;"	f	file:
show_unionprint	gdb/valprint.c	/^show_unionprint (struct ui_file *file, int from_tty,$/;"	f	file:
show_unwind_on_signal_p	gdb/infcall.c	/^show_unwind_on_signal_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_unwind_on_terminating_exception_p	gdb/infcall.c	/^show_unwind_on_terminating_exception_p (struct ui_file *file, int from_tty,$/;"	f	file:
show_use_compressed_breakpoints	gdb/riscv-tdep.c	/^show_use_compressed_breakpoints (struct ui_file *file, int from_tty,$/;"	f	file:
show_use_coredump_filter	gdb/linux-tdep.c	/^show_use_coredump_filter (struct ui_file *file, int from_tty,$/;"	f	file:
show_user	gdb/cli/cli-cmds.c	/^show_user (const char *args, int from_tty)$/;"	f	file:
show_user_1	gdb/cli/cli-script.c	/^show_user_1 (struct cmd_list_element *c, const char *prefix, const char *name,$/;"	f
show_value_ftype	gdb/command.h	/^typedef void (show_value_ftype) (struct ui_file *file,$/;"	t
show_value_func	gdb/cli/cli-decode.h	/^    show_value_ftype *show_value_func = nullptr;$/;"	m	struct:cmd_list_element
show_values	gdb/value.c	/^show_values (const char *num_exp, int from_tty)$/;"	f	file:
show_varobjdebug	gdb/varobj.c	/^show_varobjdebug (struct ui_file *file, int from_tty,$/;"	f	file:
show_version	gdb/cli/cli-cmds.c	/^show_version (const char *args, int from_tty)$/;"	f	file:
show_vtblprint	gdb/cp-valprint.c	/^show_vtblprint (struct ui_file *file, int from_tty,$/;"	f	file:
show_warranty_command	gdb/copying.c	/^show_warranty_command (const char *ignore, int from_tty)$/;"	f	file:
show_watchdog	gdb/maint.c	/^show_watchdog (struct ui_file *file, int from_tty,$/;"	f	file:
show_write_files	gdb/exec.c	/^show_write_files (struct ui_file *file, int from_tty,$/;"	f	file:
show_write_history_p	gdb/top.c	/^show_write_history_p (struct ui_file *file, int from_tty,$/;"	f	file:
showarmcmdlist	gdb/arm-tdep.c	/^static struct cmd_list_element *showarmcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showchecklist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *showchecklist;$/;"	v	typeref:struct:cmd_list_element
showdebuglist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *showdebuglist;$/;"	v	typeref:struct:cmd_list_element
showdebugriscvcmdlist	gdb/riscv-tdep.c	/^static struct cmd_list_element *showdebugriscvcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showhistlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *showhistlist;$/;"	v	typeref:struct:cmd_list_element
showlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *showlist;$/;"	v	typeref:struct:cmd_list_element
showmanyc	readline/examples/readlinebuf.h	/^	virtual int_type showmanyc() const { return high_ - low_; }$/;"	f	class:readlinebuf
showmanyc	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::showmanyc()$/;"	f	class:gzfilebuf
showmipscmdlist	gdb/mips-tdep.c	/^static struct cmd_list_element *showmipscmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showpowerpccmdlist	gdb/rs6000-tdep.c	/^static struct cmd_list_element *showpowerpccmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showprintlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *showprintlist;$/;"	v	typeref:struct:cmd_list_element
showprintrawlist	gdb/valprint.c	/^struct cmd_list_element *showprintrawlist;$/;"	v	typeref:struct:cmd_list_element
showprinttypelist	gdb/typeprint.c	/^struct cmd_list_element *showprinttypelist;$/;"	v	typeref:struct:cmd_list_element
showriscvcmdlist	gdb/riscv-tdep.c	/^static struct cmd_list_element *showriscvcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showshcmdlist	gdb/sh-tdep.c	/^static struct cmd_list_element *showshcmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
showspucmdlist	gdb/spu-tdep.c	/^static struct cmd_list_element *showspucmdlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
shr	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
shr1	gdb/testsuite/gdb.base/shr1.c	/^int shr1(int x)$/;"	f
shr1	gdb/testsuite/gdb.reverse/shr1.c	/^shr1 (const char *s)$/;"	f
shr1_local	gdb/testsuite/gdb.base/shr1.c	/^static int shr1_local(int x)$/;"	f	file:
shr2	gdb/testsuite/gdb.base/shr2.c	/^int shr2(int x)$/;"	f
shr2	gdb/testsuite/gdb.reverse/shr2.c	/^int shr2(int x)$/;"	f
shr2_local	gdb/testsuite/gdb.base/shr2.c	/^int shr2_local(int x)$/;"	f
shr2_local	gdb/testsuite/gdb.reverse/shr2.c	/^int shr2_local(int x)$/;"	f
shr_index	bfd/vms-alpha.c	/^  unsigned int shr_index;$/;"	m	struct:vms_private_data_struct	file:
shrfunc	gdb/testsuite/gdb.base/hbreak-in-shr-unsupported-shr.c	/^shrfunc (int x)$/;"	f
shrfunc	gdb/testsuite/gdb.base/so-disc-shr.c	/^void shrfunc (void)$/;"	f
shrfunc1	gdb/testsuite/gdb.base/unloadshr.c	/^shrfunc1 (int x)$/;"	f
shrfunc2	gdb/testsuite/gdb.base/unloadshr2.c	/^shrfunc2 (int x)$/;"	f
shrimgcnt	include/vms/eiaf.h	/^  unsigned char shrimgcnt[4];$/;"	m	struct:vms_eiaf
shrink	opcodes/ia64-gen.c	/^shrink (struct ia64_opcode *table)$/;"	f	file:
shrink_dynamic_reloc_sections	bfd/elf32-xtensa.c	/^shrink_dynamic_reloc_sections (struct bfd_link_info *info,$/;"	f	file:
shrink_linetable	gdb/mdebugread.c	/^shrink_linetable (struct linetable *lt)$/;"	f	file:
shrl16	sim/testsuite/sim/sh/shlr16.s	/^shrl16:$/;"	l
shrl2	sim/testsuite/sim/sh/shlr2.s	/^shrl2:$/;"	l
shrl8	sim/testsuite/sim/sh/shlr8.s	/^shrl8:$/;"	l
shrlibs	bfd/vms-alpha.c	/^  struct vector_type shrlibs;$/;"	m	struct:alpha_vms_link_hash_table	typeref:struct:alpha_vms_link_hash_table::vector_type	file:
shsize	gdb/gnulib/import/alloca.c	/^    long shsize:32;             \/* Current size of stack (all segments).  *\/$/;"	m	struct:stack_control_header	file:
shsize	libiberty/alloca.c	/^    long shsize:32;		\/* Current size of stack (all segments).  *\/$/;"	m	struct:stack_control_header	file:
shstk	include/bfdlink.h	/^  unsigned int shstk: 1;$/;"	m	struct:bfd_link_info
shstrndx	libiberty/simple-object-elf.c	/^  unsigned int shstrndx;$/;"	m	struct:simple_object_elf_read	file:
shstrtab_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr shstrtab_hdr;$/;"	m	struct:elf_obj_tdata
shstrtab_section	bfd/elf-bfd.h	/^  unsigned int shstrtab_section, strtab_section;$/;"	m	struct:output_elf_obj_tdata
shuffle	bfd/ecofflink.c	/^struct shuffle$/;"	s	file:
shutdown	include/gdb/callback.h	/^  int (*shutdown) (host_callback *);$/;"	m	struct:host_callback_struct
si_addr	gdb/fbsd-nat.c	/^  uint32_t si_addr;$/;"	m	struct:siginfo32	file:
si_addr_bnd	gdb/nat/amd64-linux-siginfo.c	/^      } si_addr_bnd;$/;"	m	struct:compat_siginfo::__anon1674::__anon1679	typeref:struct:compat_siginfo::__anon1674::__anon1679::__anon1680	file:
si_addr_bnd	gdb/nat/amd64-linux-siginfo.c	/^      } si_addr_bnd;$/;"	m	struct:nat_siginfo::__anon1666::__anon1671	typeref:struct:nat_siginfo::__anon1666::__anon1671::__anon1672	file:
si_boundto	include/elf/external.h	/^  unsigned char		si_boundto[2];$/;"	m	struct:__anon1464
si_boundto	include/elf/internal.h	/^  unsigned short int 	si_boundto;$/;"	m	struct:__anon1432
si_code	gdb/fbsd-nat.c	/^  int si_code;$/;"	m	struct:siginfo32	file:
si_code	gdb/nat/aarch64-linux.h	/^  int si_code;$/;"	m	struct:compat_siginfo
si_code	gdb/nat/amd64-linux-siginfo.c	/^  int si_code;$/;"	m	struct:compat_siginfo	file:
si_code	gdb/nat/amd64-linux-siginfo.c	/^  int si_code;$/;"	m	struct:compat_x32_siginfo	file:
si_code	gdb/nat/amd64-linux-siginfo.c	/^  int si_code;$/;"	m	struct:nat_siginfo	file:
si_errno	gdb/fbsd-nat.c	/^  int si_errno;$/;"	m	struct:siginfo32	file:
si_errno	gdb/nat/aarch64-linux.h	/^  int si_errno;$/;"	m	struct:compat_siginfo
si_errno	gdb/nat/amd64-linux-siginfo.c	/^  int si_errno;$/;"	m	struct:compat_siginfo	file:
si_errno	gdb/nat/amd64-linux-siginfo.c	/^  int si_errno;$/;"	m	struct:compat_x32_siginfo	file:
si_errno	gdb/nat/amd64-linux-siginfo.c	/^  int si_errno;$/;"	m	struct:nat_siginfo	file:
si_flags	include/elf/external.h	/^  unsigned char		si_flags[2];$/;"	m	struct:__anon1464
si_flags	include/elf/internal.h	/^  unsigned short int	si_flags;$/;"	m	struct:__anon1432
si_overrun	gdb/nat/amd64-linux-siginfo.c	290;"	d	file:
si_pid	gdb/fbsd-nat.c	/^  __pid_t si_pid;$/;"	m	struct:siginfo32	file:
si_reg	opcodes/i386-dis.c	/^  si_reg,$/;"	e	enum:__anon42	file:
si_signo	gdb/fbsd-nat.c	/^  int si_signo;$/;"	m	struct:siginfo32	file:
si_signo	gdb/nat/aarch64-linux.h	/^  int si_signo;$/;"	m	struct:compat_siginfo
si_signo	gdb/nat/amd64-linux-siginfo.c	/^  int si_signo;$/;"	m	struct:compat_siginfo	file:
si_signo	gdb/nat/amd64-linux-siginfo.c	/^  int si_signo;$/;"	m	struct:compat_x32_siginfo	file:
si_signo	gdb/nat/amd64-linux-siginfo.c	/^  int si_signo;$/;"	m	struct:nat_siginfo	file:
si_status	gdb/fbsd-nat.c	/^  int si_status;$/;"	m	struct:siginfo32	file:
si_timerid	gdb/nat/amd64-linux-siginfo.c	287;"	d	file:
si_to_float	sim/ppc/dp-bit.c	/^si_to_float (SItype arg_a)$/;"	f
si_to_float	sim/ppc/dp-bit.c	141;"	d	file:
si_to_float	sim/ppc/dp-bit.c	153;"	d	file:
si_to_float	sim/ppc/dp-bit.c	172;"	d	file:
si_to_float	sim/ppc/dp-bit.c	189;"	d	file:
si_uid	gdb/fbsd-nat.c	/^  __uid_t si_uid;$/;"	m	struct:siginfo32	file:
si_value	gdb/fbsd-nat.c	/^  union sigval32 si_value;$/;"	m	struct:siginfo32	typeref:union:siginfo32::sigval32	file:
si_write	sim/common/cgen-par.h	/^    } si_write;$/;"	m	union:__anon660::__anon661	typeref:struct:__anon660::__anon661::__anon664
sib	opcodes/i386-dis.c	/^sib;$/;"	v	typeref:struct:__anon57	file:
sibling	bfd/dwarf1.c	/^  unsigned long sibling;$/;"	m	struct:die_info	file:
sibling	gdb/dwarf2read.c	/^    const gdb_byte *sibling = nullptr;$/;"	m	struct:allocate_on_obstack	file:
sibling	gdb/dwarf2read.c	/^    struct die_info *sibling;	\/* Its next sibling, if any.  *\/$/;"	m	struct:die_info	typeref:struct:die_info::die_info	file:
sibling	sim/igen/gen.h	/^  gen_entry *sibling;$/;"	m	struct:_gen_entry
sibling	sim/ppc/device.c	/^  device *sibling;$/;"	m	struct:_device	file:
sibling	sim/ppc/ld-insn.h	/^  insn_table *sibling;$/;"	m	struct:_insn_table
sibling_die	gdb/dwarf2read.c	/^sibling_die (struct die_info *die)$/;"	f	file:
sibling_of_hw	sim/common/hw-device.h	/^  struct hw *sibling_of_hw;$/;"	m	struct:hw	typeref:struct:hw::hw
sibling_of_instance	sim/common/hw-instances.h	/^  struct hw_instance *sibling_of_instance;$/;"	m	struct:hw_instance	typeref:struct:hw_instance::hw_instance
sig	bfd/cisco-core.c	/^  int sig;$/;"	m	struct:cisco_core_struct	file:
sig	bfd/hppabsd-core.c	/^  int sig;$/;"	m	struct:hppabsd_core_struct	file:
sig	bfd/hpux-core.c	/^  int sig;$/;"	m	struct:hpux_core_struct	file:
sig	bfd/irix-core.c	/^  int sig;$/;"	m	struct:sgi_core_struct	file:
sig	bfd/lynx-core.c	/^  int sig;$/;"	m	struct:lynx_core_struct	file:
sig	bfd/osf-core.c	/^  int sig;$/;"	m	struct:osf_core_struct	file:
sig	gdb/gdbserver/target.h	/^  int sig;$/;"	m	struct:thread_resume
sig	gdb/target/waitstatus.h	/^      enum gdb_signal sig;$/;"	m	union:target_waitstatus::__anon1724	typeref:enum:target_waitstatus::__anon1724::gdb_signal
sig0	gdb/go32-nat.c	/^    unsigned short sig0;$/;"	m	struct:__anon1828	file:
sig1	gdb/go32-nat.c	/^    unsigned short sig1;$/;"	m	struct:__anon1828	file:
sig2	gdb/go32-nat.c	/^    unsigned short sig2;$/;"	m	struct:__anon1828	file:
sig3	gdb/go32-nat.c	/^    unsigned short sig3;$/;"	m	struct:__anon1828	file:
sig_child	readline/examples/rlfe/rlfe.c	/^sig_child (int signo)$/;"	f	file:
sig_handler_func	gdb/event-loop.h	/^typedef void (sig_handler_func) (gdb_client_data);$/;"	t
sig_map	gdb/go32-nat.c	/^sig_map[] =$/;"	v	typeref:struct:__anon1833	file:
sig_print_header	gdb/infrun.c	/^sig_print_header (void)$/;"	f	file:
sig_print_info	gdb/infrun.c	/^sig_print_info (enum gdb_signal oursig)$/;"	f	file:
sig_type	gdb/dwarf2read.c	/^  signatured_type *sig_type;$/;"	m	struct:tu_abbrev_offset	file:
sig_type_ptr	gdb/dwarf2read.h	/^DEF_VEC_P (sig_type_ptr);$/;"	v
sig_type_ptr	gdb/dwarf2read.h	/^typedef struct signatured_type *sig_type_ptr;$/;"	t	typeref:struct:signatured_type
sigabrt_handler	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^sigabrt_handler (int signo)$/;"	f
sigabrt_handler	gdb/testsuite/gdb.threads/queue-signal.c	/^sigabrt_handler (int sig)$/;"	f	file:
sigabrt_received	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^sig_atomic_t sigabrt_received;$/;"	v
sigabrt_received	gdb/testsuite/gdb.threads/queue-signal.c	/^sig_atomic_t sigabrt_received;$/;"	v
sigalrm_handler	gdb/utils.c	/^sigalrm_handler (int signo)$/;"	f	file:
sigchld_action	gdb/linux-nat.c	/^struct sigaction sigchld_action;$/;"	v	typeref:struct:sigaction
sigchld_handler	gdb/gdbserver/linux-low.c	/^sigchld_handler (int signo)$/;"	f	file:
sigchld_handler	gdb/linux-nat.c	/^sigchld_handler (int signo)$/;"	f	file:
sigcontext_addr	gdb/alpha-tdep.c	/^  CORE_ADDR sigcontext_addr;$/;"	m	struct:alpha_sigtramp_unwind_cache	file:
sigcontext_addr	gdb/alpha-tdep.h	/^  CORE_ADDR (*sigcontext_addr) (struct frame_info *);$/;"	m	struct:gdbarch_tdep
sigcontext_addr	gdb/i386-tdep.h	/^  CORE_ADDR (*sigcontext_addr) (struct frame_info *);$/;"	m	struct:gdbarch_tdep
sigcontext_addr	gdb/m68k-linux-tdep.c	/^  CORE_ADDR sigcontext_addr;$/;"	m	struct:m68k_linux_sigtramp_info	file:
sigcontext_register_address	gdb/ia64-tdep.h	/^  CORE_ADDR (*sigcontext_register_address) (struct gdbarch *, CORE_ADDR, int);$/;"	m	struct:gdbarch_tdep
sigdata	sim/cris/sim-main.h	/^  } sigdata[64];$/;"	m	struct:cris_thread_info	typeref:struct:cris_thread_info::__anon738
sigemptyset	readline/signals.c	74;"	d	file:
sigfpe_token	gdb/event-top.c	/^static struct async_signal_handler *sigfpe_token;$/;"	v	typeref:struct:async_signal_handler	file:
siggnal	gdb/remote-sim.c	/^  enum gdb_signal siggnal;$/;"	m	struct:resume_data	typeref:enum:resume_data::gdb_signal	file:
siggnal	sim/m32c/gdb-if.c	/^static int siggnal;$/;"	v	file:
siggnal	sim/rl78/gdb-if.c	/^int siggnal;$/;"	v
siggnal	sim/rx/gdb-if.c	/^int siggnal;$/;"	v
sighandler	sim/cris/sim-main.h	/^  USI sighandler[64];$/;"	m	struct:_sim_cpu
sighandler_cxt	readline/signals.c	/^typedef struct sigaction sighandler_cxt;$/;"	t	typeref:struct:sigaction	file:
sighandler_cxt	readline/signals.c	/^typedef struct { SigHandler *sa_handler; int sa_mask, sa_flags; } sighandler_cxt;$/;"	t	typeref:struct:__anon2100	file:
sighandler_list	gdb/event-loop.c	/^sighandler_list;$/;"	v	typeref:struct:__anon1745	file:
sighup_token	gdb/event-top.c	/^static struct async_signal_handler *sighup_token;$/;"	v	typeref:struct:async_signal_handler	file:
siginfo32	gdb/fbsd-nat.c	/^struct siginfo32$/;"	s	file:
siginfo_data	gdb/infrun.c	/^  gdb_byte *siginfo_data;$/;"	m	struct:infcall_suspend_state	file:
siginfo_fixup	gdb/gdbserver/linux-low.c	/^siginfo_fixup (siginfo_t *siginfo, gdb_byte *inf_siginfo, int direction)$/;"	f	file:
siginfo_fixup	gdb/gdbserver/linux-low.h	/^  int (*siginfo_fixup) (siginfo_t *native, gdb_byte *inf, int direction);$/;"	m	struct:linux_target_ops
siginfo_fixup	gdb/linux-nat.c	/^siginfo_fixup (siginfo_t *siginfo, gdb_byte *inf_siginfo, int direction)$/;"	f	file:
siginfo_from_compat_siginfo	gdb/nat/amd64-linux-siginfo.c	/^siginfo_from_compat_siginfo (siginfo_t *to, const compat_siginfo_t *from)$/;"	f	file:
siginfo_from_compat_x32_siginfo	gdb/nat/amd64-linux-siginfo.c	/^siginfo_from_compat_x32_siginfo (siginfo_t *to,$/;"	f	file:
siginfo_funcs	gdb/infrun.c	/^static const struct internalvar_funcs siginfo_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
siginfo_gdbarch	gdb/infrun.c	/^  struct gdbarch *siginfo_gdbarch;$/;"	m	struct:infcall_suspend_state	typeref:struct:infcall_suspend_state::gdbarch	file:
siginfo_make_value	gdb/infrun.c	/^siginfo_make_value (struct gdbarch *gdbarch, struct internalvar *var,$/;"	f	file:
siginfo_type	gdb/fbsd-tdep.c	/^    struct type *siginfo_type;$/;"	m	struct:fbsd_gdbarch_data	typeref:struct:fbsd_gdbarch_data::type	file:
siginfo_type	gdb/linux-tdep.c	/^    struct type *siginfo_type;$/;"	m	struct:linux_gdbarch_data	typeref:struct:linux_gdbarch_data::type	file:
siginfo_value_funcs	gdb/infrun.c	/^static const struct lval_funcs siginfo_value_funcs =$/;"	v	typeref:struct:lval_funcs	file:
siginfo_value_read	gdb/infrun.c	/^siginfo_value_read (struct value *v)$/;"	f	file:
siginfo_value_write	gdb/infrun.c	/^siginfo_value_write (struct value *v, struct value *fromval)$/;"	f	file:
sigint	readline/examples/rlptytest.c	/^sigint (s)$/;"	f
sigint_blocked	readline/signals.c	/^static int sigint_blocked;$/;"	v	file:
sigint_handler	gdb/extension-priv.h	/^  struct signal_handler sigint_handler;$/;"	m	struct:active_ext_lang_state	typeref:struct:active_ext_lang_state::signal_handler
sigint_handler	gdb/testsuite/gdb.base/interrupt.c	/^sigint_handler (int signo)$/;"	f	file:
sigint_oldmask	readline/signals.c	/^static int sigint_oldmask;$/;"	v	file:
sigint_oset	readline/signals.c	/^static sigset_t sigint_set, sigint_oset;$/;"	v	file:
sigint_ours	gdb/inflow.c	/^static sighandler_t sigint_ours;$/;"	v	file:
sigint_set	readline/signals.c	/^static sigset_t sigint_set, sigint_oset;$/;"	v	file:
sigint_token	gdb/event-top.c	/^static struct async_signal_handler *sigint_token;$/;"	v	typeref:struct:async_signal_handler	file:
sign	gdb/go32-nat.c	/^    unsigned short sign:1;$/;"	m	struct:__anon1828	file:
sign	gdb/location.h	/^  enum offset_relative_sign sign;$/;"	m	struct:line_offset	typeref:enum:line_offset::offset_relative_sign
sign	libdecnumber/decNumberLocal.h	/^    uInt     sign;	      \/* 0=positive, DECFLOAT_Sign=negative   *\/$/;"	m	struct:__anon81
sign	libiberty/copysign.c	/^    unsigned int sign     : 1;$/;"	m	struct:__anon1209::__anon1210	file:
sign	libiberty/copysign.c	/^    unsigned int sign : 1;$/;"	m	struct:__anon1205::__anon1206	file:
sign	libiberty/copysign.c	/^    unsigned int sign : 1;$/;"	m	struct:__anon1205::__anon1207	file:
sign	libiberty/copysign.c	/^    unsigned int sign : 1;$/;"	m	struct:__anon1209::__anon1211	file:
sign	libiberty/copysign.c	/^    unsigned int sign : 1;$/;"	m	struct:__anon1213::__anon1214	file:
sign	libiberty/copysign.c	/^    unsigned int sign : 1;$/;"	m	struct:__anon1216::__anon1217	file:
sign	libiberty/copysign.c	/^    unsigned int sign:1;$/;"	m	struct:__anon1213::__anon1215	file:
sign	libiberty/copysign.c	/^    unsigned int sign:1;$/;"	m	struct:__anon1216::__anon1218	file:
sign	sim/common/sim-fpu.h	/^  int sign;$/;"	m	struct:_sim_fpu
sign	sim/ppc/dp-bit.c	/^      unsigned int sign:1 __attribute__ ((packed));$/;"	m	struct:__anon939::__anon940	file:
sign	sim/ppc/dp-bit.c	/^  unsigned char sign;$/;"	m	struct:__anon937	file:
sign	sim/rx/fpu.c	/^  char sign;$/;"	m	struct:__anon505	file:
signOfU64	sim/aarch64/simulator.c	13087;"	d	file:
sign_ext	sim/avr/interp.c	/^static int sign_ext (word val, int nb_bits)$/;"	f	file:
sign_ext	sim/m32c/mem.c	/^sign_ext (int v, int bits)$/;"	f
sign_ext	sim/msp430/msp430-sim.c	/^sign_ext (signed long long v, unsigned int bits)$/;"	f	file:
sign_ext	sim/rl78/mem.c	/^sign_ext (int v, int bits)$/;"	f
sign_ext	sim/rx/mem.c	/^sign_ext (int v, int bits)$/;"	f
sign_extend	bfd/libhppa.h	/^sign_extend (int x, int len)$/;"	f
sign_extend	gdb/arm-wince-tdep.c	99;"	d	file:
sign_extend	include/opcode/tilegx.h	/^sign_extend(int n, int num_bits)$/;"	f
sign_extend	include/opcode/tilepro.h	/^sign_extend(int n, int num_bits)$/;"	f
sign_extend	opcodes/aarch64-dis.c	/^sign_extend (aarch64_insn value, unsigned i)$/;"	f	file:
sign_extend	opcodes/ft32-dis.c	/^sign_extend(int bit, int value)$/;"	f	file:
sign_extend	opcodes/metag-dis.c	/^sign_extend (int n, unsigned int bits)$/;"	f	file:
sign_extend	opcodes/ns32k-dis.c	/^sign_extend (int value, int bits)$/;"	f	file:
sign_extend	opcodes/pdp11-dis.c	35;"	d	file:
sign_extend_vma	bfd/elf-bfd.h	/^  unsigned sign_extend_vma : 1;$/;"	m	struct:elf_backend_data
sign_flag	sim/cr16/interp.c	/^uint32 sign_flag;$/;"	v
sign_start	include/floatformat.h	/^  unsigned int sign_start;$/;"	m	struct:floatformat
sign_unext	bfd/libhppa.h	/^sign_unext (int x, int len)$/;"	f
signal	bfd/elf-bfd.h	/^  int signal;$/;"	m	struct:core_elf_obj_tdata
signal	gdb/gdbserver/linux-low.c	/^  int signal;$/;"	m	struct:pending_signals	file:
signal	readline/examples/rlfe/os.h	430;"	d
signal	readline/examples/rlfe/os.h	433;"	d
signal	sim/ppc/psim.h	/^  int signal;$/;"	m	struct:_psim_status
signal	sim/rx/rx.c	/^  int signal;$/;"	m	struct:__anon511	file:
signal_cache_update	gdb/infrun.c	/^signal_cache_update (int signo)$/;"	f	file:
signal_catch	gdb/infrun.c	/^static unsigned char *signal_catch;$/;"	v	file:
signal_catch_counts	gdb/break-catch-sig.c	/^static unsigned int *signal_catch_counts;$/;"	v	file:
signal_catch_update	gdb/infrun.c	/^signal_catch_update (const unsigned int *info)$/;"	f
signal_catchpoint_breakpoint_hit	gdb/break-catch-sig.c	/^signal_catchpoint_breakpoint_hit (const struct bp_location *bl,$/;"	f	file:
signal_catchpoint_explains_signal	gdb/break-catch-sig.c	/^signal_catchpoint_explains_signal (struct breakpoint *b, enum gdb_signal sig)$/;"	f	file:
signal_catchpoint_insert_location	gdb/break-catch-sig.c	/^signal_catchpoint_insert_location (struct bp_location *bl)$/;"	f	file:
signal_catchpoint_ops	gdb/break-catch-sig.c	/^static struct breakpoint_ops signal_catchpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
signal_catchpoint_print_it	gdb/break-catch-sig.c	/^signal_catchpoint_print_it (bpstat bs)$/;"	f	file:
signal_catchpoint_print_mention	gdb/break-catch-sig.c	/^signal_catchpoint_print_mention (struct breakpoint *b)$/;"	f	file:
signal_catchpoint_print_one	gdb/break-catch-sig.c	/^signal_catchpoint_print_one (struct breakpoint *b,$/;"	f	file:
signal_catchpoint_print_recreate	gdb/break-catch-sig.c	/^signal_catchpoint_print_recreate (struct breakpoint *b, struct ui_file *fp)$/;"	f	file:
signal_catchpoint_remove_location	gdb/break-catch-sig.c	/^signal_catchpoint_remove_location (struct bp_location *bl,$/;"	f	file:
signal_command	gdb/infcmd.c	/^signal_command (const char *signum_exp, int from_tty)$/;"	f	file:
signal_completer	gdb/completer.c	/^signal_completer (struct cmd_list_element *ignore,$/;"	f
signal_event_command	gdb/windows-nat.c	/^signal_event_command (const char *args, int from_tty)$/;"	f	file:
signal_exception	sim/mips/interp.c	/^signal_exception (SIM_DESC sd,$/;"	f
signal_frame	gdb/dwarf2-frame.c	/^  unsigned char signal_frame;$/;"	m	struct:dwarf2_cie	file:
signal_frame_p	gdb/dwarf2-frame.c	/^  int (*signal_frame_p) (struct gdbarch *, struct frame_info *);$/;"	m	struct:dwarf2_frame_ops	file:
signal_handler	gdb/extension-priv.h	/^struct signal_handler$/;"	s
signal_info	libiberty/strsignal.c	/^struct signal_info$/;"	s	file:
signal_map	include/gdb/callback.h	/^  CB_TARGET_DEFS_MAP *signal_map;$/;"	m	struct:host_callback_struct
signal_names	libiberty/strsignal.c	/^static const char **signal_names;$/;"	v	file:
signal_names	sim/ppc/emul_generic.h	/^  char **signal_names;$/;"	m	struct:_emul_syscall
signal_pass	gdb/infrun.c	/^static unsigned char *signal_pass;$/;"	v	file:
signal_pass_state	gdb/infrun.c	/^signal_pass_state (int signo)$/;"	f
signal_pass_update	gdb/infrun.c	/^signal_pass_update (int signo, int state)$/;"	f
signal_pid	gdb/gdbserver/server.c	/^unsigned long signal_pid;$/;"	v
signal_print	gdb/infrun.c	/^static unsigned char *signal_print;$/;"	v	file:
signal_print_state	gdb/infrun.c	/^signal_print_state (int signo)$/;"	f
signal_print_update	gdb/infrun.c	/^signal_print_update (int signo, int state)$/;"	f
signal_program	gdb/infrun.c	/^static unsigned char *signal_program;$/;"	v	file:
signal_stop	gdb/infrun.c	/^static unsigned char *signal_stop;$/;"	v	file:
signal_stop_handler	gdb/testsuite/gdb.python/py-events.py	/^def signal_stop_handler (event):$/;"	f
signal_stop_handler	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^def signal_stop_handler (event):$/;"	f
signal_stop_state	gdb/infrun.c	/^signal_stop_state (int signo)$/;"	f
signal_stop_update	gdb/infrun.c	/^signal_stop_update (int signo, int state)$/;"	f
signal_symbol	gdb/guile/scm-exception.c	/^static SCM signal_symbol;$/;"	v	file:
signal_table	gdb/proc-events.c	/^static struct trans signal_table[] = $/;"	v	typeref:struct:trans	file:
signal_table	libiberty/strsignal.c	/^static const struct signal_info signal_table[] =$/;"	v	typeref:struct:signal_info	file:
signal_thread	gdb/gnu-nat.c	/^    struct proc *signal_thread;$/;"	m	struct:inf	typeref:struct:inf::proc	file:
signal_thread	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^volatile pthread_t signal_thread;$/;"	v
signal_thread_active_p	gdb/testsuite/gdb.threads/slow-waitpid.c	/^static int signal_thread_active_p;$/;"	v	file:
signal_to_name_or_int	gdb/break-catch-sig.c	/^signal_to_name_or_int (enum gdb_signal sig)$/;"	f	file:
signaled	gdb/darwin-nat.h	/^  unsigned char signaled;$/;"	m	struct:darwin_thread_info
signalled	gdb/linux-nat.h	/^  int signalled;$/;"	m	struct:lwp_info
signals	gdb/common/signals.c	/^  } signals [] =$/;"	v	typeref:struct:__anon1761	file:
signals_set_flag	readline/signals.c	/^static int signals_set_flag;$/;"	v	file:
signals_to_be_caught	gdb/break-catch-sig.c	/^  std::vector<gdb_signal> signals_to_be_caught;$/;"	m	struct:breakpoint	file:
signature	bfd/ppcboot.c	/^  bfd_byte		signature[2];		\/* 0x55 and 0xaa *\/$/;"	m	struct:ppcboot_hdr	file:
signature	gdb/dwarf2read.c	/^	ULONGEST signature;$/;"	m	union:attribute::__anon1827	file:
signature	gdb/dwarf2read.c	/^  ULONGEST signature;$/;"	m	struct:comp_unit_head	file:
signature	gdb/dwarf2read.c	/^  ULONGEST signature;$/;"	m	struct:dwo_unit	file:
signature	gdb/dwarf2read.h	/^  ULONGEST signature;$/;"	m	struct:signatured_type
signature_AMD_ebx	gdb/nat/x86-gcc-cpuid.h	117;"	d
signature_AMD_ecx	gdb/nat/x86-gcc-cpuid.h	118;"	d
signature_AMD_edx	gdb/nat/x86-gcc-cpuid.h	119;"	d
signature_CENTAUR_ebx	gdb/nat/x86-gcc-cpuid.h	121;"	d
signature_CENTAUR_ecx	gdb/nat/x86-gcc-cpuid.h	122;"	d
signature_CENTAUR_edx	gdb/nat/x86-gcc-cpuid.h	123;"	d
signature_CYRIX_ebx	gdb/nat/x86-gcc-cpuid.h	125;"	d
signature_CYRIX_ecx	gdb/nat/x86-gcc-cpuid.h	126;"	d
signature_CYRIX_edx	gdb/nat/x86-gcc-cpuid.h	127;"	d
signature_INTEL_ebx	gdb/nat/x86-gcc-cpuid.h	129;"	d
signature_INTEL_ecx	gdb/nat/x86-gcc-cpuid.h	130;"	d
signature_INTEL_edx	gdb/nat/x86-gcc-cpuid.h	131;"	d
signature_NEXGEN_ebx	gdb/nat/x86-gcc-cpuid.h	145;"	d
signature_NEXGEN_ecx	gdb/nat/x86-gcc-cpuid.h	146;"	d
signature_NEXGEN_edx	gdb/nat/x86-gcc-cpuid.h	147;"	d
signature_NSC_ebx	gdb/nat/x86-gcc-cpuid.h	141;"	d
signature_NSC_ecx	gdb/nat/x86-gcc-cpuid.h	142;"	d
signature_NSC_edx	gdb/nat/x86-gcc-cpuid.h	143;"	d
signature_RISE_ebx	gdb/nat/x86-gcc-cpuid.h	149;"	d
signature_RISE_ecx	gdb/nat/x86-gcc-cpuid.h	150;"	d
signature_RISE_edx	gdb/nat/x86-gcc-cpuid.h	151;"	d
signature_SIS_ebx	gdb/nat/x86-gcc-cpuid.h	153;"	d
signature_SIS_ecx	gdb/nat/x86-gcc-cpuid.h	154;"	d
signature_SIS_edx	gdb/nat/x86-gcc-cpuid.h	155;"	d
signature_TM1_ebx	gdb/nat/x86-gcc-cpuid.h	133;"	d
signature_TM1_ecx	gdb/nat/x86-gcc-cpuid.h	134;"	d
signature_TM1_edx	gdb/nat/x86-gcc-cpuid.h	135;"	d
signature_TM2_ebx	gdb/nat/x86-gcc-cpuid.h	137;"	d
signature_TM2_ecx	gdb/nat/x86-gcc-cpuid.h	138;"	d
signature_TM2_edx	gdb/nat/x86-gcc-cpuid.h	139;"	d
signature_UMC_ebx	gdb/nat/x86-gcc-cpuid.h	157;"	d
signature_UMC_ecx	gdb/nat/x86-gcc-cpuid.h	158;"	d
signature_UMC_edx	gdb/nat/x86-gcc-cpuid.h	159;"	d
signature_VIA_ebx	gdb/nat/x86-gcc-cpuid.h	161;"	d
signature_VIA_ecx	gdb/nat/x86-gcc-cpuid.h	162;"	d
signature_VIA_edx	gdb/nat/x86-gcc-cpuid.h	163;"	d
signature_VORTEX_ebx	gdb/nat/x86-gcc-cpuid.h	165;"	d
signature_VORTEX_ecx	gdb/nat/x86-gcc-cpuid.h	166;"	d
signature_VORTEX_edx	gdb/nat/x86-gcc-cpuid.h	167;"	d
signatured_type	gdb/dwarf2read.h	/^struct signatured_type$/;"	s
signatured_type_index_data	gdb/dwarf-index-write.c	/^  signatured_type_index_data (data_buf &types_list_,$/;"	f	struct:signatured_type_index_data
signatured_type_index_data	gdb/dwarf-index-write.c	/^struct signatured_type_index_data$/;"	s	file:
signbit	gdb/gnulib/import/math.in.h	2217;"	d
signbit	gdb/gnulib/import/math.in.h	2219;"	d
signbit	gdb/gnulib/import/math.in.h	2225;"	d
signbit	gdb/gnulib/import/math.in.h	2263;"	d
signbit	gdb/gnulib/import/math.in.h	2271;"	d
signbits	sim/bfin/bfin-sim.c	/^signbits (bu64 val, int size)$/;"	f	file:
signed	gdb/testsuite/gdb.base/all-types.c	6;"	d	file:
signed	gdb/testsuite/gdb.base/bitfields.c	9;"	d	file:
signed	gdb/testsuite/gdb.base/bitfields2.c	11;"	d	file:
signed	gdb/testsuite/gdb.base/cvexpr.c	22;"	d	file:
signed	gdb/testsuite/gdb.base/exprs.c	21;"	d	file:
signed	gdb/testsuite/gdb.base/pointers.c	3;"	d	file:
signed	gdb/testsuite/gdb.base/ptype.c	12;"	d	file:
signed	gdb/testsuite/gdb.base/setvar.c	22;"	d	file:
signed	include/ansidecl.h	103;"	d
signed	include/ansidecl.h	77;"	d
signed	include/ansidecl.h	99;"	d
signed	include/coff/internal.h	27;"	d
signed	sim/common/sim-n-bits.h	33;"	d
signed128	sim/common/sim-types.h	/^typedef struct { signed64 a[2]; } signed128;$/;"	t	typeref:struct:__anon637
signed16	sim/common/sim-types.h	/^typedef int16_t signed16;$/;"	t
signed16	sim/ppc/words.h	/^typedef signed short signed16;$/;"	t
signed24	sim/mips/sim-main.h	/^typedef signed32 signed24;$/;"	t
signed32	sim/common/sim-types.h	/^typedef int32_t signed32;$/;"	t
signed32	sim/ppc/words.h	/^typedef signed int signed32;$/;"	t
signed48	sim/mips/sim-main.h	/^typedef signed64 signed48;$/;"	t
signed64	sim/common/sim-types.h	/^typedef int64_t signed64;$/;"	t
signed64	sim/igen/misc.h	/^typedef __int64 signed64;$/;"	t
signed64	sim/igen/misc.h	/^typedef long long signed64;$/;"	t
signed64	sim/ppc/words.h	/^typedef signed __int64 signed64;$/;"	t
signed64	sim/ppc/words.h	/^typedef signed long long signed64;$/;"	t
signed8	sim/common/sim-types.h	/^typedef int8_t signed8;$/;"	t
signed8	sim/ppc/words.h	/^typedef signed char signed8;$/;"	t
signedN	sim/common/sim-n-bits.h	217;"	d
signedN	sim/common/sim-n-bits.h	38;"	d
signed_1	sim/common/sim-types.h	/^typedef signed8 signed_1;$/;"	t
signed_1	sim/ppc/words.h	/^typedef signed8 signed_1;$/;"	t
signed_16	sim/common/sim-types.h	/^typedef signed128 signed_16;$/;"	t
signed_2	sim/common/sim-types.h	/^typedef signed16 signed_2;$/;"	t
signed_2	sim/ppc/words.h	/^typedef signed16 signed_2;$/;"	t
signed_4	sim/common/sim-types.h	/^typedef signed32 signed_4;$/;"	t
signed_4	sim/ppc/words.h	/^typedef signed32 signed_4;$/;"	t
signed_8	sim/common/sim-types.h	/^typedef signed64 signed_8;$/;"	t
signed_8	sim/ppc/words.h	/^typedef signed64 signed_8;$/;"	t
signed_addr_p	gdb/dwarf2read.c	/^  unsigned char signed_addr_p;$/;"	m	struct:comp_unit_head	file:
signed_address	sim/common/sim-types.h	/^typedef signed16 signed_address;$/;"	t
signed_address	sim/common/sim-types.h	/^typedef signed32 signed_address;$/;"	t
signed_address	sim/common/sim-types.h	/^typedef signed64 signed_address;$/;"	t
signed_cell	sim/common/sim-types.h	/^typedef signed32 signed_cell;$/;"	t
signed_cell	sim/common/sim-types.h	/^typedef signed64 signed_cell;$/;"	t
signed_cell	sim/ppc/words.h	/^typedef signed32 signed_cell;$/;"	t
signed_character	gdb/testsuite/gdb.mi/mi-var-child.c	/^  signed char signed_character;$/;"	m	struct:_simple_struct	file:
signed_character	gdb/testsuite/gdb.mi/var-cmd.c	/^  signed char signed_character;$/;"	m	struct:_simple_struct	file:
signed_immed12_overflow	include/opcode/nios2.h	/^  signed_immed12_overflow,$/;"	e	enum:overflow_type
signed_immed16_overflow	include/opcode/nios2.h	/^  signed_immed16_overflow,$/;"	e	enum:overflow_type
signed_immed16_overflow	include/opcode/pru.h	/^  signed_immed16_overflow,$/;"	e	enum:overflow_type
signed_out_of_bounds	opcodes/mt-asm.c	/^signed_out_of_bounds (long val)$/;"	f	file:
signed_overflow_ok_p	include/opcode/cgen.h	/^  unsigned int signed_overflow_ok_p;$/;"	m	struct:cgen_cpu_desc
signed_pointer_to_address	gdb/findvar.c	/^signed_pointer_to_address (struct gdbarch *gdbarch,$/;"	f
signed_unsigned_names	opcodes/hppa-dis.c	/^static const char *const signed_unsigned_names[] = {",u", ",s"};$/;"	v	file:
signed_word	sim/common/sim-types.h	/^typedef signed16 signed_word;$/;"	t
signed_word	sim/common/sim-types.h	/^typedef signed32 signed_word;$/;"	t
signed_word	sim/common/sim-types.h	/^typedef signed64 signed_word;$/;"	t
signed_word	sim/ppc/words.h	/^typedef signed32 signed_word;$/;"	t
signed_word	sim/ppc/words.h	/^typedef signed64 signed_word;$/;"	t
significant_addr_bit	gdb/gdbarch.c	/^  int significant_addr_bit;$/;"	m	struct:gdbarch	file:
significant_operand_index	opcodes/aarch64-opc.c	/^static const char significant_operand_index [] =$/;"	v	file:
signo	gdb/stubs/sparc-stub.c	/^  unsigned char signo;		\/* Signal that we map this trap into *\/$/;"	m	struct:hard_trap_info	file:
signo_max	libiberty/strsignal.c	/^signo_max (void)$/;"	f
sigpending	sim/cris/sim-main.h	/^  char sigpending;$/;"	m	struct:cris_thread_info
sigquit_ours	gdb/inflow.c	/^static sighandler_t sigquit_ours;$/;"	v	file:
sigquit_token	gdb/event-top.c	/^static struct async_signal_handler *sigquit_token;$/;"	v	typeref:struct:async_signal_handler	file:
sigrc	sim/common/sim-engine.h	/^  int sigrc;$/;"	m	struct:_sim_engine
sigret_t	readline/examples/rlfe/os.h	404;"	d
sigret_t	readline/examples/rlfe/os.h	407;"	d
sigsetmask	libiberty/msdos.c	/^sigsetmask()$/;"	f
sigsetmask	libiberty/sigsetmask.c	/^sigsetmask (int set)$/;"	f
sigstty	readline/rltty.c	/^static TIOTYPE sigstty, nosigstty;$/;"	v	file:
sigsuspend	gdb/testsuite/gdb.threads/slow-waitpid.c	/^sigsuspend (const sigset_t *mask)$/;"	f
sigsuspended	sim/cris/sim-main.h	/^  char sigsuspended;$/;"	m	struct:cris_thread_info
sigtramp_code	gdb/cris-tdep.c	/^static const unsigned short sigtramp_code[] =$/;"	v	file:
sigtramp_end	gdb/i386-tdep.h	/^  CORE_ADDR sigtramp_end;$/;"	m	struct:gdbarch_tdep
sigtramp_p	gdb/i386-tdep.h	/^  int (*sigtramp_p) (struct frame_info *);$/;"	m	struct:gdbarch_tdep
sigtramp_retcode	gdb/alpha-nbsd-tdep.c	/^static const gdb_byte sigtramp_retcode[] =$/;"	v	file:
sigtramp_start	gdb/i386-tdep.h	/^  CORE_ADDR sigtramp_start;$/;"	m	struct:gdbarch_tdep
sigtrap_handler	gdb/testsuite/gdb.threads/signal-sigtrap.c	/^sigtrap_handler (int sig)$/;"	f
sigtstp_token	gdb/event-top.c	/^static struct async_signal_handler *sigtstp_token;$/;"	v	typeref:struct:async_signal_handler	file:
sigusr1	sim/testsuite/sim/cris/c/thread5.c	/^sigusr1 (int signum)$/;"	f
sigusr1_handler	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^sigusr1_handler (int signo)$/;"	f
sigusr1_handler	gdb/testsuite/gdb.threads/queue-signal.c	/^sigusr1_handler (int sig)$/;"	f	file:
sigusr1_received	gdb/testsuite/gdb.threads/queue-signal.c	/^sig_atomic_t sigusr1_received;$/;"	v
sigusr1_thread_function	gdb/testsuite/gdb.threads/queue-signal.c	/^sigusr1_thread_function (void *unused)$/;"	f	file:
sigusr2_handler	gdb/testsuite/gdb.threads/queue-signal.c	/^sigusr2_handler (int sig)$/;"	f	file:
sigusr2_received	gdb/testsuite/gdb.threads/queue-signal.c	/^sig_atomic_t sigusr2_received;$/;"	v
sigusr2_thread_function	gdb/testsuite/gdb.threads/queue-signal.c	/^sigusr2_thread_function (void *unused)$/;"	f	file:
sigval	gdb/record-full.c	/^  enum gdb_signal sigval;$/;"	m	struct:record_full_end_entry	typeref:enum:record_full_end_entry::gdb_signal	file:
sigval32	gdb/fbsd-nat.c	/^union sigval32 {$/;"	u	file:
sigwinch_blocked	readline/signals.c	/^static int sigwinch_blocked;$/;"	v	file:
sigwinch_handler	readline/examples/rlfe/rlfe.c	/^void sigwinch_handler(int signal) { $/;"	f
sigwinch_oldmask	readline/signals.c	/^static int sigwinch_oldmask;$/;"	v	file:
sigwinch_oset	readline/signals.c	/^static sigset_t sigwinch_set, sigwinch_oset;$/;"	v	file:
sigwinch_set	readline/signals.c	/^static sigset_t sigwinch_set, sigwinch_oset;$/;"	v	file:
sigwinch_set_flag	readline/signals.c	/^static int sigwinch_set_flag;$/;"	v	file:
silent	gdb/breakpoint.h	/^  bool silent = false;$/;"	m	struct:breakpoint
silent	gdb/inferior.c	/^  int silent;$/;"	m	struct:delete_thread_of_inferior_arg	file:
simDELAYSLOT	sim/mips/sim-main.h	282;"	d
simHALTEX	sim/mips/sim-main.h	277;"	d
simHALTIN	sim/mips/sim-main.h	278;"	d
simJALDELAYSLOT	sim/mips/sim-main.h	285;"	d
simPCOC0	sim/mips/sim-main.h	280;"	d
simPCOC1	sim/mips/sim-main.h	281;"	d
simSIGINT	sim/mips/sim-main.h	284;"	d
simSKIPNEXT	sim/mips/sim-main.h	283;"	d
simTRACE	sim/mips/sim-main.h	279;"	d
sim_aarch64_regnum	include/gdb/sim-aarch64.h	/^enum sim_aarch64_regnum$/;"	g
sim_add_commas	sim/common/sim-utils.c	/^sim_add_commas (char *buf, int sizeof_buf, unsigned long value)$/;"	f
sim_add_option_table	sim/common/sim-options.c	/^sim_add_option_table (SIM_DESC sd, sim_cpu *cpu, const OPTION *table)$/;"	f
sim_addr_range_add	sim/common/sim-arange.c	/^sim_addr_range_add (ADDR_RANGE *ar, address_word start, address_word end)$/;"	f
sim_addr_range_delete	sim/common/sim-arange.c	/^sim_addr_range_delete (ADDR_RANGE *ar, address_word start, address_word end)$/;"	f
sim_addr_range_hit_p	sim/common/sim-arange.c	/^sim_addr_range_hit_p (ADDR_RANGE *ar, address_word addr)$/;"	f
sim_alignments	sim/common/sim-config.h	/^enum sim_alignments {$/;"	g
sim_analyze_program	sim/common/sim-utils.c	/^sim_analyze_program (SIM_DESC sd, const char *prog_name, bfd *prog_bfd)$/;"	f
sim_args_command	sim/common/sim-options.c	/^sim_args_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_argv	gdb/remote-sim.c	/^static char **sim_argv = NULL;$/;"	v	file:
sim_arm_regs	include/gdb/sim-arm.h	/^enum sim_arm_regs$/;"	g
sim_bfin_regnum	include/gdb/sim-bfin.h	/^enum sim_bfin_regnum {$/;"	g
sim_board_reset	sim/m68hc11/interp.c	/^sim_board_reset (SIM_DESC sd)$/;"	f
sim_cache	sim/h8300/sim-main.h	/^  decoded_inst *sim_cache;$/;"	m	struct:sim_state
sim_cache_size	sim/h8300/sim-main.h	/^  unsigned int sim_cache_size;$/;"	m	struct:sim_state
sim_callback	sim/arm/wrapper.c	/^host_callback *sim_callback;$/;"	v
sim_callback	sim/erc32/interf.c	/^host_callback *sim_callback;$/;"	v
sim_cb_eprintf	sim/common/callback.c	/^sim_cb_eprintf (host_callback *p, const char *fmt, ...)$/;"	f
sim_cb_printf	sim/common/callback.c	/^sim_cb_printf (host_callback *p, const char *fmt, ...)$/;"	f
sim_cgen_disassemble_insn	sim/common/cgen-trace.c	/^sim_cgen_disassemble_insn (SIM_CPU *cpu, const CGEN_INSN *insn,$/;"	f
sim_cia	sim/common/sim-base.h	/^typedef address_word sim_cia;$/;"	t
sim_cia	sim/ppc/sim-main.h	/^typedef unsigned32 sim_cia;$/;"	t
sim_cia	sim/sh64/sim-main.h	/^typedef UDI sim_cia;$/;"	t
sim_close	sim/common/sim-close.c	/^sim_close (SIM_DESC sd, int quitting)$/;"	f
sim_close	sim/erc32/interf.c	/^sim_close(sd, quitting)$/;"	f
sim_close	sim/m32c/gdb-if.c	/^sim_close (SIM_DESC sd, int quitting)$/;"	f
sim_close	sim/ppc/sim_calls.c	/^sim_close (SIM_DESC sd, int quitting)$/;"	f
sim_close	sim/rl78/gdb-if.c	/^sim_close (SIM_DESC sd, int quitting)$/;"	f
sim_close	sim/rx/gdb-if.c	/^sim_close (SIM_DESC sd, int quitting)$/;"	f
sim_command_completer	gdb/remote-sim.c	/^sim_command_completer (struct cmd_list_element *ignore,$/;"	f	file:
sim_complete_command	sim/common/sim-options.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_complete_command	sim/erc32/interf.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_complete_command	sim/m32c/gdb-if.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_complete_command	sim/ppc/sim_calls.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_complete_command	sim/rl78/gdb-if.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_complete_command	sim/rx/gdb-if.c	/^sim_complete_command (SIM_DESC sd, const char *text, const char *word)$/;"	f
sim_config	sim/common/sim-config.c	/^sim_config (SIM_DESC sd)$/;"	f
sim_config_default	sim/common/sim-config.c	/^sim_config_default (SIM_DESC sd)$/;"	f
sim_core	sim/common/sim-core.h	/^typedef struct _sim_core sim_core;$/;"	t	typeref:struct:_sim_core
sim_core_attach	sim/common/sim-core.c	/^sim_core_attach (SIM_DESC sd,$/;"	f
sim_core_common	sim/common/sim-core.h	/^} sim_core_common;$/;"	t	typeref:struct:_sim_core_common
sim_core_detach	sim/common/sim-core.c	/^sim_core_detach (SIM_DESC sd,$/;"	f
sim_core_dummy_M	sim/common/sim-n-core.h	/^static unsigned_M sim_core_dummy_M;$/;"	v
sim_core_dummy_M	sim/common/sim-n-core.h	395;"	d
sim_core_dummy_M	sim/common/sim-n-core.h	55;"	d
sim_core_find_mapping	sim/common/sim-core.c	/^sim_core_find_mapping (sim_core_common *core,$/;"	f
sim_core_init	sim/common/sim-core.c	/^sim_core_init (SIM_DESC sd)$/;"	f	file:
sim_core_init	sim/common/sim-core.c	/^static MODULE_INIT_FN sim_core_init;$/;"	v	file:
sim_core_install	sim/common/sim-core.c	/^sim_core_install (SIM_DESC sd)$/;"	f
sim_core_map	sim/common/sim-core.h	/^typedef struct _sim_core_map sim_core_map;$/;"	t	typeref:struct:_sim_core_map
sim_core_map_attach	sim/common/sim-core.c	/^sim_core_map_attach (SIM_DESC sd,$/;"	f	file:
sim_core_map_detach	sim/common/sim-core.c	/^sim_core_map_detach (SIM_DESC sd,$/;"	f	file:
sim_core_mapping	sim/common/sim-core.h	/^typedef struct _sim_core_mapping sim_core_mapping;$/;"	t	typeref:struct:_sim_core_mapping
sim_core_read_1	sim/common/sim-core.h	330;"	d
sim_core_read_16	sim/common/sim-core.h	334;"	d
sim_core_read_2	sim/common/sim-core.h	331;"	d
sim_core_read_4	sim/common/sim-core.h	332;"	d
sim_core_read_8	sim/common/sim-core.h	333;"	d
sim_core_read_aligned_N	sim/common/sim-n-core.h	/^sim_core_read_aligned_N(sim_cpu *cpu,$/;"	f
sim_core_read_aligned_N	sim/common/sim-n-core.h	388;"	d
sim_core_read_aligned_N	sim/common/sim-n-core.h	48;"	d
sim_core_read_aligned_word	sim/common/sim-core.h	337;"	d
sim_core_read_buffer	sim/common/sim-core.c	/^sim_core_read_buffer (SIM_DESC sd,$/;"	f
sim_core_read_misaligned_N	sim/common/sim-n-core.h	/^sim_core_read_misaligned_N(sim_cpu *cpu,$/;"	f
sim_core_read_misaligned_N	sim/common/sim-n-core.h	390;"	d
sim_core_read_misaligned_N	sim/common/sim-n-core.h	50;"	d
sim_core_read_unaligned_1	sim/common/sim-core.h	318;"	d
sim_core_read_unaligned_N	sim/common/sim-n-core.h	/^sim_core_read_unaligned_N(sim_cpu *cpu,$/;"	f
sim_core_read_unaligned_N	sim/common/sim-n-core.h	389;"	d
sim_core_read_unaligned_N	sim/common/sim-n-core.h	49;"	d
sim_core_read_unaligned_word	sim/common/sim-core.h	336;"	d
sim_core_read_word	sim/common/sim-core.h	338;"	d
sim_core_set_xor	sim/common/sim-core.c	/^sim_core_set_xor (SIM_DESC sd,$/;"	f
sim_core_signal	sim/common/sim-core.c	/^sim_core_signal (SIM_DESC sd,$/;"	f
sim_core_signals	sim/common/sim-core.h	/^} sim_core_signals;$/;"	t	typeref:enum:__anon629
sim_core_trace_M	sim/common/sim-n-core.h	/^sim_core_trace_M (sim_cpu *cpu,$/;"	f
sim_core_trace_M	sim/common/sim-n-core.h	394;"	d
sim_core_trace_M	sim/common/sim-n-core.h	54;"	d
sim_core_trans_addr	sim/common/sim-core.c	/^sim_core_trans_addr (SIM_DESC sd,$/;"	f
sim_core_translate	sim/common/sim-core.c	/^sim_core_translate (sim_core_mapping *mapping,$/;"	f
sim_core_unaligned_signal	sim/common/sim-core.h	/^  sim_core_unaligned_signal,$/;"	e	enum:__anon629
sim_core_uninstall	sim/common/sim-core.c	/^sim_core_uninstall (SIM_DESC sd)$/;"	f	file:
sim_core_uninstall	sim/common/sim-core.c	/^static MODULE_UNINSTALL_FN sim_core_uninstall;$/;"	v	file:
sim_core_unmapped_signal	sim/common/sim-core.h	/^  sim_core_unmapped_signal,$/;"	e	enum:__anon629
sim_core_write_1	sim/common/sim-core.h	291;"	d
sim_core_write_16	sim/common/sim-core.h	295;"	d
sim_core_write_2	sim/common/sim-core.h	292;"	d
sim_core_write_4	sim/common/sim-core.h	293;"	d
sim_core_write_8	sim/common/sim-core.h	294;"	d
sim_core_write_aligned_N	sim/common/sim-n-core.h	/^sim_core_write_aligned_N(sim_cpu *cpu,$/;"	f
sim_core_write_aligned_N	sim/common/sim-n-core.h	391;"	d
sim_core_write_aligned_N	sim/common/sim-n-core.h	51;"	d
sim_core_write_aligned_word	sim/common/sim-core.h	298;"	d
sim_core_write_buffer	sim/common/sim-core.c	/^sim_core_write_buffer (SIM_DESC sd,$/;"	f
sim_core_write_misaligned_N	sim/common/sim-n-core.h	/^sim_core_write_misaligned_N(sim_cpu *cpu,$/;"	f
sim_core_write_misaligned_N	sim/common/sim-n-core.h	393;"	d
sim_core_write_misaligned_N	sim/common/sim-n-core.h	53;"	d
sim_core_write_unaligned_1	sim/common/sim-core.h	280;"	d
sim_core_write_unaligned_N	sim/common/sim-n-core.h	/^sim_core_write_unaligned_N(sim_cpu *cpu,$/;"	f
sim_core_write_unaligned_N	sim/common/sim-n-core.h	392;"	d
sim_core_write_unaligned_N	sim/common/sim-n-core.h	52;"	d
sim_core_write_unaligned_word	sim/common/sim-core.h	297;"	d
sim_core_write_word	sim/common/sim-core.h	299;"	d
sim_core_xor_read_buffer	sim/common/sim-core.c	/^sim_core_xor_read_buffer (SIM_DESC sd,$/;"	f
sim_core_xor_write_buffer	sim/common/sim-core.c	/^sim_core_xor_write_buffer (SIM_DESC sd,$/;"	f
sim_cpu	sim/common/sim-base.h	/^typedef struct _sim_cpu sim_cpu;$/;"	t	typeref:struct:_sim_cpu
sim_cpu_alloc	sim/common/sim-cpu.c	/^sim_cpu_alloc (SIM_DESC sd, int extra_bytes)$/;"	f
sim_cpu_alloc_all	sim/common/sim-cpu.c	/^sim_cpu_alloc_all (SIM_DESC sd, int ncpus, int extra_bytes)$/;"	f
sim_cpu_base	sim/common/sim-cpu.h	/^} sim_cpu_base;$/;"	t	typeref:struct:__anon687
sim_cpu_core	sim/common/sim-core.h	/^} sim_cpu_core;$/;"	t	typeref:struct:_sim_cpu_core
sim_cpu_free	sim/common/sim-cpu.c	/^sim_cpu_free (sim_cpu *cpu)$/;"	f
sim_cpu_free_all	sim/common/sim-cpu.c	/^sim_cpu_free_all (SIM_DESC sd)$/;"	f
sim_cpu_hw_io_read_buffer	sim/common/sim-hw.c	/^sim_cpu_hw_io_read_buffer (sim_cpu *cpu,$/;"	f
sim_cpu_hw_io_write_buffer	sim/common/sim-hw.c	/^sim_cpu_hw_io_write_buffer (sim_cpu *cpu,$/;"	f
sim_cpu_lookup	sim/common/sim-utils.c	/^sim_cpu_lookup (SIM_DESC sd, const char *cpu_name)$/;"	f
sim_cpu_msg_prefix	sim/common/sim-utils.c	/^sim_cpu_msg_prefix (sim_cpu *cpu)$/;"	f
sim_cpu_size	sim/common/sim-model.h	/^  int sim_cpu_size;$/;"	m	struct:__anon633
sim_cr16_regs	include/gdb/sim-cr16.h	/^enum sim_cr16_regs$/;"	g
sim_create_inferior	sim/aarch64/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/arm/wrapper.c	/^sim_create_inferior (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f
sim_create_inferior	sim/avr/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/bfin/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/cr16/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/cris/sim-if.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/d10v/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/erc32/interf.c	/^sim_create_inferior(sd, abfd, argv, env)$/;"	f
sim_create_inferior	sim/frv/sim-if.c	/^sim_create_inferior (sd, abfd, argv, envp)$/;"	f
sim_create_inferior	sim/ft32/interp.c	/^sim_create_inferior (SIM_DESC sd,$/;"	f
sim_create_inferior	sim/h8300/compile.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/iq2000/sim-if.c	/^sim_create_inferior (sd, abfd, argv, envp)$/;"	f
sim_create_inferior	sim/lm32/sim-if.c	/^sim_create_inferior (sd, abfd, argv, envp)$/;"	f
sim_create_inferior	sim/m32c/gdb-if.c	/^sim_create_inferior (SIM_DESC sd, struct bfd * abfd,$/;"	f
sim_create_inferior	sim/m32r/sim-if.c	/^sim_create_inferior (sd, abfd, argv, envp)$/;"	f
sim_create_inferior	sim/m68hc11/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/mcore/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *prog_bfd,$/;"	f
sim_create_inferior	sim/microblaze/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *prog_bfd,$/;"	f
sim_create_inferior	sim/mips/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/mn10300/interp.c	/^sim_create_inferior (SIM_DESC sd,$/;"	f
sim_create_inferior	sim/moxie/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *prog_bfd,$/;"	f
sim_create_inferior	sim/msp430/msp430-sim.c	/^sim_create_inferior (SIM_DESC sd,$/;"	f
sim_create_inferior	sim/or1k/sim-if.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/ppc/sim_calls.c	/^sim_create_inferior (SIM_DESC sd,$/;"	f
sim_create_inferior	sim/rl78/gdb-if.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/rx/gdb-if.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *abfd,$/;"	f
sim_create_inferior	sim/sh/interp.c	/^sim_create_inferior (SIM_DESC sd, struct bfd *prog_bfd,$/;"	f
sim_create_inferior	sim/sh64/sim-if.c	/^sim_create_inferior (sd, abfd, argv, envp)$/;"	f
sim_create_inferior	sim/v850/interp.c	/^sim_create_inferior (SIM_DESC      sd,$/;"	f
sim_d10v_regs	include/gdb/sim-d10v.h	/^enum sim_d10v_regs$/;"	g
sim_d10v_translate_addr	sim/d10v/interp.c	/^sim_d10v_translate_addr (SIM_DESC sd,$/;"	f	file:
sim_d10v_translate_dmap_addr	sim/d10v/interp.c	/^sim_d10v_translate_dmap_addr (SIM_DESC sd,$/;"	f	file:
sim_d10v_translate_imap_addr	sim/d10v/interp.c	/^sim_d10v_translate_imap_addr (SIM_DESC sd,$/;"	f	file:
sim_debug_printf	sim/common/sim-trace.c	/^sim_debug_printf (sim_cpu *cpu, const char *fmt, ...)$/;"	f
sim_dis_read	sim/arm/wrapper.c	/^sim_dis_read (bfd_vma                     memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
sim_dis_read	sim/m32c/trace.c	/^sim_dis_read (bfd_vma memaddr, bfd_byte * ptr, unsigned int length,$/;"	f	file:
sim_dis_read	sim/rl78/trace.c	/^sim_dis_read (bfd_vma memaddr, bfd_byte * ptr, unsigned int length,$/;"	f	file:
sim_dis_read	sim/rx/trace.c	/^sim_dis_read (bfd_vma memaddr, bfd_byte * ptr, unsigned int length,$/;"	f	file:
sim_disasm_init	sim/m32c/trace.c	/^sim_disasm_init (bfd * prog)$/;"	f
sim_disasm_init	sim/rl78/trace.c	/^sim_disasm_init (bfd *prog)$/;"	f
sim_disasm_init	sim/rx/trace.c	/^sim_disasm_init (bfd *prog)$/;"	f
sim_disasm_one	sim/m32c/trace.c	/^sim_disasm_one (void)$/;"	f
sim_disasm_one	sim/rl78/trace.c	/^sim_disasm_one (void)$/;"	f
sim_disasm_one	sim/rx/trace.c	/^sim_disasm_one (void)$/;"	f
sim_disasm_perror_memory	sim/common/cgen-trace.c	/^sim_disasm_perror_memory (int status, bfd_vma memaddr,$/;"	f
sim_disasm_read_memory	sim/common/cgen-trace.c	/^sim_disasm_read_memory (bfd_vma memaddr, bfd_byte *myaddr, unsigned int length,$/;"	f
sim_disasm_sprintf	sim/common/cgen-trace.c	/^sim_disasm_sprintf (SFILE *f, const char *format, ...)$/;"	f
sim_do_command	sim/common/sim-command.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_command	sim/erc32/interf.c	/^sim_do_command(sd, cmd)$/;"	f
sim_do_command	sim/m32c/gdb-if.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_command	sim/ppc/sim_calls.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_command	sim/rl78/gdb-if.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_command	sim/rx/gdb-if.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_command	sim/sh/interp.c	/^sim_do_command (SIM_DESC sd, const char *cmd)$/;"	f
sim_do_commandf	sim/common/sim-utils.c	/^sim_do_commandf (SIM_DESC sd,$/;"	f
sim_elapsed_time_get	sim/common/sim-utils.c	/^sim_elapsed_time_get (void)$/;"	f
sim_elapsed_time_since	sim/common/sim-utils.c	/^sim_elapsed_time_since (SIM_ELAPSED_TIME start)$/;"	f
sim_engine	sim/common/sim-engine.h	/^typedef struct _sim_engine sim_engine;$/;"	t	typeref:struct:_sim_engine
sim_engine_abort	sim/common/sim-abort.c	/^sim_engine_abort (SIM_DESC sd,$/;"	f
sim_engine_abort	sim/common/sim-engine.c	/^sim_engine_abort (SIM_DESC sd,$/;"	f
sim_engine_get_run_state	sim/common/sim-engine.c	/^sim_engine_get_run_state (SIM_DESC sd, enum sim_stop *reason, int *sigrc)$/;"	f
sim_engine_halt	sim/common/sim-engine.c	/^sim_engine_halt (SIM_DESC sd,$/;"	f
sim_engine_halt_jmpval	sim/common/sim-engine.h	/^  sim_engine_halt_jmpval,$/;"	e	enum:__anon658
sim_engine_init	sim/common/sim-engine.c	/^sim_engine_init (SIM_DESC sd)$/;"	f	file:
sim_engine_install	sim/common/sim-engine.c	/^sim_engine_install (SIM_DESC sd)$/;"	f
sim_engine_install	sim/common/sim-engine.h	/^MODULE_INSTALL_FN sim_engine_install;$/;"	v
sim_engine_invalid_insn	sim/cris/traps.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_invalid_insn	sim/frv/traps.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_invalid_insn	sim/iq2000/iq2000.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_invalid_insn	sim/lm32/traps.c	/^sim_engine_invalid_insn (SIM_CPU * current_cpu, IADDR cia, SEM_PC pc)$/;"	f
sim_engine_invalid_insn	sim/m32r/traps-linux.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_invalid_insn	sim/m32r/traps.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC pc)$/;"	f
sim_engine_invalid_insn	sim/or1k/traps.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_invalid_insn	sim/sh64/sh64.c	/^sim_engine_invalid_insn (SIM_CPU *current_cpu, IADDR cia, SEM_PC vpc)$/;"	f
sim_engine_last_cpu_nr	sim/common/sim-engine.c	/^sim_engine_last_cpu_nr (SIM_DESC sd)$/;"	f
sim_engine_next_cpu_nr	sim/common/sim-engine.c	/^sim_engine_next_cpu_nr (SIM_DESC sd)$/;"	f
sim_engine_nr_cpus	sim/common/sim-engine.c	/^sim_engine_nr_cpus (SIM_DESC sd)$/;"	f
sim_engine_restart	sim/common/sim-engine.c	/^sim_engine_restart (SIM_DESC sd,$/;"	f
sim_engine_restart_jmpval	sim/common/sim-engine.h	/^  sim_engine_restart_jmpval,$/;"	e	enum:__anon658
sim_engine_run	sim/aarch64/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/avr/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/bfin/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/common/sim-run.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/cr16/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/d10v/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/ft32/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/h8300/compile.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/m68hc11/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/mcore/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/microblaze/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/mips/m16run.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/mips/micromipsrun.c	/^sim_engine_run (SIM_DESC sd, int next_cpu_nr, int nr_cpus,$/;"	f
sim_engine_run	sim/moxie/interp.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_run	sim/msp430/msp430-sim.c	/^sim_engine_run (SIM_DESC sd,$/;"	f
sim_engine_set_run_state	sim/common/sim-engine.c	/^sim_engine_set_run_state (SIM_DESC sd, enum sim_stop reason, int sigrc)$/;"	f
sim_engine_start_jmpval	sim/common/sim-engine.h	/^  sim_engine_start_jmpval,$/;"	e	enum:__anon658
sim_engine_vabort	sim/common/sim-engine.c	/^sim_engine_vabort (SIM_DESC sd,$/;"	f
sim_environment	sim/common/sim-config.h	/^enum sim_environment {$/;"	g
sim_event	sim/common/sim-events.h	/^typedef struct _sim_event sim_event;$/;"	t	typeref:struct:_sim_event
sim_event_handler	sim/common/sim-events.h	/^typedef void sim_event_handler(SIM_DESC sd, void *data);$/;"	t
sim_event_watchpoints	sim/common/sim-events.c	/^} sim_event_watchpoints;$/;"	t	typeref:enum:__anon624	file:
sim_events	sim/common/sim-events.h	/^typedef struct _sim_events sim_events;$/;"	t	typeref:struct:_sim_events
sim_events_deschedule	sim/common/sim-events.c	/^sim_events_deschedule (SIM_DESC sd,$/;"	f
sim_events_elapsed_time	sim/common/sim-events.c	/^sim_events_elapsed_time (SIM_DESC sd)$/;"	f
sim_events_free	sim/common/sim-events.c	/^sim_events_free (SIM_DESC sd,$/;"	f
sim_events_init	sim/common/sim-events.c	/^sim_events_init (SIM_DESC sd)$/;"	f
sim_events_install	sim/common/sim-events.c	/^sim_events_install (SIM_DESC sd)$/;"	f
sim_events_poll	sim/common/sim-events.c	/^sim_events_poll (SIM_DESC sd,$/;"	f
sim_events_poll	sim/ppc/events.c	/^sim_events_poll (void *data)$/;"	f
sim_events_preprocess	sim/common/sim-events.c	/^sim_events_preprocess (SIM_DESC sd,$/;"	f
sim_events_process	sim/common/sim-events.c	/^sim_events_process (SIM_DESC sd)$/;"	f
sim_events_resume	sim/common/sim-events.c	/^sim_events_resume (SIM_DESC sd)$/;"	f	file:
sim_events_schedule	sim/common/sim-events.c	/^sim_events_schedule (SIM_DESC sd,$/;"	f
sim_events_schedule_after_signal	sim/common/sim-events.c	/^sim_events_schedule_after_signal (SIM_DESC sd,$/;"	f
sim_events_schedule_tracef	sim/common/sim-events.c	/^sim_events_schedule_tracef (SIM_DESC sd,$/;"	f
sim_events_schedule_vtracef	sim/common/sim-events.c	/^sim_events_schedule_vtracef (SIM_DESC sd,$/;"	f
sim_events_slip	sim/common/sim-events.c	/^sim_events_slip (SIM_DESC sd,$/;"	f
sim_events_suspend	sim/common/sim-events.c	/^sim_events_suspend (SIM_DESC sd)$/;"	f	file:
sim_events_tick	sim/common/sim-events.c	/^sim_events_tick (SIM_DESC sd)$/;"	f
sim_events_tickn	sim/common/sim-events.c	/^sim_events_tickn (SIM_DESC sd,$/;"	f
sim_events_uninstall	sim/common/sim-events.c	/^sim_events_uninstall (SIM_DESC sd)$/;"	f	file:
sim_events_watch_clock	sim/common/sim-events.c	/^sim_events_watch_clock (SIM_DESC sd,$/;"	f
sim_events_watch_core	sim/common/sim-events.c	/^sim_events_watch_core (SIM_DESC sd,$/;"	f
sim_events_watch_sim	sim/common/sim-events.c	/^sim_events_watch_sim (SIM_DESC sd,$/;"	f
sim_events_zalloc	sim/common/sim-events.c	/^sim_events_zalloc (SIM_DESC sd)$/;"	f	file:
sim_exited	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	e	enum:sim_stop
sim_fetch_register	sim/common/sim-reg.c	/^sim_fetch_register (SIM_DESC sd, int rn, unsigned char *buf, int length)$/;"	f
sim_fetch_register	sim/erc32/interf.c	/^sim_fetch_register(sd, regno, buf, length)$/;"	f
sim_fetch_register	sim/m32c/gdb-if.c	/^sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_fetch_register	sim/ppc/gdb-sim.c	/^sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_fetch_register	sim/rl78/gdb-if.c	/^sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_fetch_register	sim/rx/gdb-if.c	/^sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_firmware_command	sim/mips/interp.c	/^sim_firmware_command (SIM_DESC sd, char *arg)$/;"	f	file:
sim_fpu	sim/common/sim-fpu.h	/^} sim_fpu;$/;"	t	typeref:struct:_sim_fpu
sim_fpu_232to	sim/common/sim-fpu.c	/^sim_fpu_232to (sim_fpu *f, unsigned32 h, unsigned32 l)$/;"	f
sim_fpu_2d	sim/common/sim-fpu.c	/^sim_fpu_2d (const sim_fpu *s)$/;"	f
sim_fpu_32to	sim/common/sim-fpu.c	/^sim_fpu_32to (sim_fpu *f, unsigned32 s)$/;"	f
sim_fpu_64to	sim/common/sim-fpu.c	/^sim_fpu_64to (sim_fpu *f, unsigned64 s)$/;"	f
sim_fpu_abs	sim/common/sim-fpu.c	/^sim_fpu_abs (sim_fpu *f,$/;"	f
sim_fpu_add	sim/common/sim-fpu.c	/^sim_fpu_add (sim_fpu *f,$/;"	f
sim_fpu_class	sim/common/sim-fpu.h	/^} sim_fpu_class;$/;"	t	typeref:enum:__anon689
sim_fpu_class_denorm	sim/common/sim-fpu.h	/^  sim_fpu_class_denorm,$/;"	e	enum:__anon689
sim_fpu_class_infinity	sim/common/sim-fpu.h	/^  sim_fpu_class_infinity,$/;"	e	enum:__anon689
sim_fpu_class_number	sim/common/sim-fpu.h	/^  sim_fpu_class_number,$/;"	e	enum:__anon689
sim_fpu_class_qnan	sim/common/sim-fpu.h	/^  sim_fpu_class_qnan,$/;"	e	enum:__anon689
sim_fpu_class_snan	sim/common/sim-fpu.h	/^  sim_fpu_class_snan,$/;"	e	enum:__anon689
sim_fpu_class_zero	sim/common/sim-fpu.h	/^  sim_fpu_class_zero,$/;"	e	enum:__anon689
sim_fpu_cmp	sim/common/sim-fpu.c	/^sim_fpu_cmp (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_d2	sim/common/sim-fpu.c	/^sim_fpu_d2 (sim_fpu *f,$/;"	f
sim_fpu_denorm	sim/common/sim-fpu.h	/^} sim_fpu_denorm;$/;"	t	typeref:enum:__anon691
sim_fpu_denorm_default	sim/common/sim-fpu.h	/^  sim_fpu_denorm_default = 0,$/;"	e	enum:__anon691
sim_fpu_denorm_underflow_inexact	sim/common/sim-fpu.h	/^  sim_fpu_denorm_underflow_inexact = 1,$/;"	e	enum:__anon691
sim_fpu_denorm_zero	sim/common/sim-fpu.h	/^  sim_fpu_denorm_zero = 2,$/;"	e	enum:__anon691
sim_fpu_div	sim/common/sim-fpu.c	/^sim_fpu_div (sim_fpu *f,$/;"	f
sim_fpu_eq	sim/common/sim-fpu.c	/^sim_fpu_eq (int *is,$/;"	f
sim_fpu_exp	sim/common/sim-fpu.c	/^sim_fpu_exp (const sim_fpu *d)$/;"	f
sim_fpu_fpto	sim/common/sim-fpu.h	394;"	d
sim_fpu_fpto	sim/common/sim-fpu.h	400;"	d
sim_fpu_fractionto	sim/common/sim-fpu.c	/^sim_fpu_fractionto (sim_fpu *f,$/;"	f
sim_fpu_ge	sim/common/sim-fpu.c	/^sim_fpu_ge (int *is,$/;"	f
sim_fpu_gt	sim/common/sim-fpu.c	/^sim_fpu_gt (int *is,$/;"	f
sim_fpu_i32to	sim/common/sim-fpu.c	/^sim_fpu_i32to (sim_fpu *f,$/;"	f
sim_fpu_i64to	sim/common/sim-fpu.c	/^sim_fpu_i64to (sim_fpu *f,$/;"	f
sim_fpu_inv	sim/common/sim-fpu.c	/^sim_fpu_inv (sim_fpu *f,$/;"	f
sim_fpu_is	sim/common/sim-fpu.c	/^sim_fpu_is (const sim_fpu *d)$/;"	f
sim_fpu_is_denorm	sim/common/sim-fpu.c	/^sim_fpu_is_denorm (const sim_fpu *d)$/;"	f
sim_fpu_is_eq	sim/common/sim-fpu.c	/^sim_fpu_is_eq (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_ge	sim/common/sim-fpu.c	/^sim_fpu_is_ge (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_gt	sim/common/sim-fpu.c	/^sim_fpu_is_gt (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_infinity	sim/common/sim-fpu.c	/^sim_fpu_is_infinity (const sim_fpu *d)$/;"	f
sim_fpu_is_le	sim/common/sim-fpu.c	/^sim_fpu_is_le (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_lt	sim/common/sim-fpu.c	/^sim_fpu_is_lt (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_nan	sim/common/sim-fpu.c	/^sim_fpu_is_nan (const sim_fpu *d)$/;"	f
sim_fpu_is_ne	sim/common/sim-fpu.c	/^sim_fpu_is_ne (const sim_fpu *l, const sim_fpu *r)$/;"	f
sim_fpu_is_number	sim/common/sim-fpu.c	/^sim_fpu_is_number (const sim_fpu *d)$/;"	f
sim_fpu_is_qnan	sim/common/sim-fpu.c	/^sim_fpu_is_qnan (const sim_fpu *d)$/;"	f
sim_fpu_is_snan	sim/common/sim-fpu.c	/^sim_fpu_is_snan (const sim_fpu *d)$/;"	f
sim_fpu_is_zero	sim/common/sim-fpu.c	/^sim_fpu_is_zero (const sim_fpu *d)$/;"	f
sim_fpu_le	sim/common/sim-fpu.c	/^sim_fpu_le (int *is,$/;"	f
sim_fpu_lt	sim/common/sim-fpu.c	/^sim_fpu_lt (int *is,$/;"	f
sim_fpu_map	sim/common/sim-fpu.c	/^} sim_fpu_map;$/;"	t	typeref:union:__anon659	file:
sim_fpu_max	sim/common/sim-fpu.c	/^sim_fpu_max (sim_fpu *f,$/;"	f
sim_fpu_max32	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_max32 = {$/;"	v
sim_fpu_max64	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_max64 = {$/;"	v
sim_fpu_maxfp	sim/common/sim-fpu.h	396;"	d
sim_fpu_maxfp	sim/common/sim-fpu.h	402;"	d
sim_fpu_min	sim/common/sim-fpu.c	/^sim_fpu_min (sim_fpu *f,$/;"	f
sim_fpu_mul	sim/common/sim-fpu.c	/^sim_fpu_mul (sim_fpu *f,$/;"	f
sim_fpu_ne	sim/common/sim-fpu.c	/^sim_fpu_ne (int *is,$/;"	f
sim_fpu_neg	sim/common/sim-fpu.c	/^sim_fpu_neg (sim_fpu *f,$/;"	f
sim_fpu_one	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_one = {$/;"	v
sim_fpu_op1	sim/common/sim-fpu.h	/^typedef int (sim_fpu_op1) (sim_fpu *f,$/;"	t
sim_fpu_op2	sim/common/sim-fpu.h	/^typedef int (sim_fpu_op2) (sim_fpu *f,$/;"	t
sim_fpu_print_fpu	sim/common/sim-fpu.c	/^sim_fpu_print_fpu (const sim_fpu *f,$/;"	f
sim_fpu_print_func	sim/common/sim-fpu.h	/^typedef void sim_fpu_print_func (void *, const char *, ...);$/;"	t
sim_fpu_print_status	sim/common/sim-fpu.c	/^sim_fpu_print_status (int status,$/;"	f
sim_fpu_printn_fpu	sim/common/sim-fpu.c	/^sim_fpu_printn_fpu (const sim_fpu *f,$/;"	f
sim_fpu_qnan	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_qnan = {$/;"	v
sim_fpu_rem	sim/common/sim-fpu.c	/^sim_fpu_rem (sim_fpu *f,$/;"	f
sim_fpu_round	sim/common/sim-fpu.h	/^} sim_fpu_round;$/;"	t	typeref:enum:__anon690
sim_fpu_round_32	sim/common/sim-fpu.c	/^sim_fpu_round_32 (sim_fpu *f,$/;"	f
sim_fpu_round_64	sim/common/sim-fpu.c	/^sim_fpu_round_64 (sim_fpu *f,$/;"	f
sim_fpu_round_default	sim/common/sim-fpu.h	/^  sim_fpu_round_default = 0,$/;"	e	enum:__anon690
sim_fpu_round_down	sim/common/sim-fpu.h	/^  sim_fpu_round_down = 4,$/;"	e	enum:__anon690
sim_fpu_round_fp	sim/common/sim-fpu.h	395;"	d
sim_fpu_round_fp	sim/common/sim-fpu.h	401;"	d
sim_fpu_round_near	sim/common/sim-fpu.h	/^  sim_fpu_round_near = 1,$/;"	e	enum:__anon690
sim_fpu_round_up	sim/common/sim-fpu.h	/^  sim_fpu_round_up = 3,$/;"	e	enum:__anon690
sim_fpu_round_zero	sim/common/sim-fpu.h	/^  sim_fpu_round_zero = 2,$/;"	e	enum:__anon690
sim_fpu_sign	sim/common/sim-fpu.c	/^sim_fpu_sign (const sim_fpu *d)$/;"	f
sim_fpu_sqrt	sim/common/sim-fpu.c	/^sim_fpu_sqrt (sim_fpu *f,$/;"	f
sim_fpu_status	sim/common/sim-fpu.h	/^} sim_fpu_status;$/;"	t	typeref:enum:__anon692
sim_fpu_status_denorm	sim/common/sim-fpu.h	/^  sim_fpu_status_denorm = 32768,$/;"	e	enum:__anon692
sim_fpu_status_inexact	sim/common/sim-fpu.h	/^  sim_fpu_status_inexact = 4096,$/;"	e	enum:__anon692
sim_fpu_status_invalid_cmp	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_cmp = 256, \/* compare *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_cvi	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_cvi = 64, \/* convert to integer *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_div0	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_div0 = 128, \/* (X \/ 0) *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_idi	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_idi = 8, \/* (inf \/ inf) *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_imz	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_imz = 32, \/* (inf * 0) *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_irx	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_irx = 1024, \/* (inf % X) *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_isi	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_isi = 4, \/* (inf - inf) *\/$/;"	e	enum:__anon692
sim_fpu_status_invalid_qnan	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_qnan = 2,$/;"	e	enum:__anon692
sim_fpu_status_invalid_snan	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_snan = 1,$/;"	e	enum:__anon692
sim_fpu_status_invalid_sqrt	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_sqrt = 512,$/;"	e	enum:__anon692
sim_fpu_status_invalid_zdz	sim/common/sim-fpu.h	/^  sim_fpu_status_invalid_zdz = 16, \/* (0 \/ 0) *\/$/;"	e	enum:__anon692
sim_fpu_status_overflow	sim/common/sim-fpu.h	/^  sim_fpu_status_overflow = 8192,$/;"	e	enum:__anon692
sim_fpu_status_rounded	sim/common/sim-fpu.h	/^  sim_fpu_status_rounded = 2048,$/;"	e	enum:__anon692
sim_fpu_status_underflow	sim/common/sim-fpu.h	/^  sim_fpu_status_underflow = 16384,$/;"	e	enum:__anon692
sim_fpu_sub	sim/common/sim-fpu.c	/^sim_fpu_sub (sim_fpu *f,$/;"	f
sim_fpu_to232	sim/common/sim-fpu.c	/^sim_fpu_to232 (unsigned32 *h, unsigned32 *l,$/;"	f
sim_fpu_to32	sim/common/sim-fpu.c	/^sim_fpu_to32 (unsigned32 *s,$/;"	f
sim_fpu_to32i	sim/common/sim-fpu.c	/^sim_fpu_to32i (signed32 *i,$/;"	f
sim_fpu_to32u	sim/common/sim-fpu.c	/^sim_fpu_to32u (unsigned32 *u,$/;"	f
sim_fpu_to64	sim/common/sim-fpu.c	/^sim_fpu_to64 (unsigned64 *u,$/;"	f
sim_fpu_to64i	sim/common/sim-fpu.c	/^sim_fpu_to64i (signed64 *i,$/;"	f
sim_fpu_to64u	sim/common/sim-fpu.c	/^sim_fpu_to64u (unsigned64 *u,$/;"	f
sim_fpu_tofp	sim/common/sim-fpu.h	393;"	d
sim_fpu_tofp	sim/common/sim-fpu.h	399;"	d
sim_fpu_two	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_two = {$/;"	v
sim_fpu_u32to	sim/common/sim-fpu.c	/^sim_fpu_u32to (sim_fpu *f,$/;"	f
sim_fpu_u64to	sim/common/sim-fpu.c	/^sim_fpu_u64to (sim_fpu *f,$/;"	f
sim_fpu_zero	sim/common/sim-fpu.c	/^const sim_fpu sim_fpu_zero = {$/;"	v
sim_frv_regs	include/gdb/sim-frv.h	/^enum sim_frv_regs$/;"	g
sim_get_bank_parameters	sim/m68hc11/interp.c	/^sim_get_bank_parameters (SIM_DESC sd)$/;"	f	file:
sim_get_current_source_location	sim/rl78/trace.c	/^sim_get_current_source_location (const char **  pfilename,$/;"	f
sim_get_current_source_location	sim/rx/trace.c	/^sim_get_current_source_location (const char **  pfilename,$/;"	f
sim_get_info	sim/m68hc11/interp.c	/^sim_get_info (SIM_DESC sd, char *cmd)$/;"	f	file:
sim_h8300_regs	include/gdb/sim-h8300.h	/^enum sim_h8300_regs$/;"	g
sim_halt	sim/erc32/erc32.c	/^sim_halt()$/;"	f
sim_hw	sim/common/sim-hw.c	/^struct sim_hw {$/;"	s	file:
sim_hw	sim/cris/dv-rv.c	/^struct sim_hw { struct hw *tree; };$/;"	s	file:
sim_hw_abort	sim/common/sim-hw.c	/^sim_hw_abort (struct sim_state *sd,$/;"	f
sim_hw_configure	sim/m68hc11/interp.c	/^sim_hw_configure (SIM_DESC sd)$/;"	f	file:
sim_hw_init	sim/common/sim-hw.c	/^sim_hw_init (struct sim_state *sd)$/;"	f	file:
sim_hw_init	sim/common/sim-hw.c	/^static MODULE_INIT_FN sim_hw_init;$/;"	v	file:
sim_hw_install	sim/common/sim-hw.c	/^sim_hw_install (struct sim_state *sd)$/;"	f
sim_hw_io_read_buffer	sim/common/sim-hw.c	/^sim_hw_io_read_buffer (struct sim_state *sd,$/;"	f
sim_hw_io_write_buffer	sim/common/sim-hw.c	/^sim_hw_io_write_buffer (struct sim_state *sd,$/;"	f
sim_hw_parse	sim/common/sim-hw.c	/^sim_hw_parse (struct sim_state *sd,$/;"	f
sim_hw_print	sim/common/sim-hw.c	/^sim_hw_print (struct sim_state *sd,$/;"	f
sim_hw_uninstall	sim/common/sim-hw.c	/^sim_hw_uninstall (struct sim_state *sd)$/;"	f	file:
sim_hw_uninstall	sim/common/sim-hw.c	/^static MODULE_UNINSTALL_FN sim_hw_uninstall;$/;"	v	file:
sim_inferior_data	gdb/remote-sim.c	/^struct sim_inferior_data {$/;"	s	file:
sim_inferior_data_cleanup	gdb/remote-sim.c	/^sim_inferior_data_cleanup (struct inferior *inf, void *data)$/;"	f	file:
sim_inferior_data_key	gdb/remote-sim.c	/^static const struct inferior_data *sim_inferior_data_key;$/;"	v	typeref:struct:inferior_data	file:
sim_info	sim/common/sim-info.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/d10v/interp.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/erc32/interf.c	/^sim_info(sd, verbose)$/;"	f
sim_info	sim/h8300/compile.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/m32c/gdb-if.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/m68hc11/interp.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/mcore/interp.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/microblaze/interp.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/ppc/sim_calls.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/rl78/gdb-if.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/rx/gdb-if.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info	sim/sh/interp.c	/^sim_info (SIM_DESC sd, int verbose)$/;"	f
sim_info_list	sim/m68hc11/interp.c	/^struct sim_info_list$/;"	s	file:
sim_io_close	sim/common/sim-io.c	/^sim_io_close (SIM_DESC sd,$/;"	f
sim_io_eof	sim/ppc/sim_callbacks.h	/^enum { sim_io_eof = -1, sim_io_not_ready = -2, }; \/* See: IEEE 1275 *\/$/;"	e	enum:__anon934
sim_io_eprintf	sim/common/sim-io.c	/^sim_io_eprintf (SIM_DESC sd,$/;"	f
sim_io_eprintf_cpu	sim/common/sim-utils.c	/^sim_io_eprintf_cpu (sim_cpu *cpu, const char *fmt, ...)$/;"	f
sim_io_error	sim/common/sim-io.c	/^sim_io_error (SIM_DESC sd,$/;"	f
sim_io_error	sim/ppc/main.c	/^sim_io_error (SIM_DESC sd, const char *msg, ...)$/;"	f
sim_io_error	sim/ppc/sim_calls.c	/^sim_io_error (SIM_DESC sd, const char *fmt, ...)$/;"	f
sim_io_evprintf	sim/common/sim-io.c	/^sim_io_evprintf (SIM_DESC sd,$/;"	f
sim_io_flush_stderr	sim/common/sim-io.c	/^sim_io_flush_stderr (SIM_DESC sd)$/;"	f
sim_io_flush_stdout	sim/common/sim-io.c	/^sim_io_flush_stdout (SIM_DESC sd)$/;"	f
sim_io_flush_stdoutput	sim/ppc/main.c	/^sim_io_flush_stdoutput(void)$/;"	f
sim_io_flush_stdoutput	sim/ppc/sim_calls.c	/^sim_io_flush_stdoutput(void)$/;"	f
sim_io_fstat	sim/common/sim-io.c	/^sim_io_fstat (SIM_DESC sd, int fd, struct stat *buf)$/;"	f
sim_io_get_errno	sim/common/sim-io.c	/^sim_io_get_errno (SIM_DESC sd)$/;"	f
sim_io_init	sim/common/sim-io.c	/^sim_io_init (SIM_DESC sd)$/;"	f
sim_io_isatty	sim/common/sim-io.c	/^sim_io_isatty (SIM_DESC sd,$/;"	f
sim_io_lseek	sim/common/sim-io.c	/^sim_io_lseek (SIM_DESC sd,$/;"	f
sim_io_not_ready	sim/ppc/sim_callbacks.h	/^enum { sim_io_eof = -1, sim_io_not_ready = -2, }; \/* See: IEEE 1275 *\/$/;"	e	enum:__anon934
sim_io_open	sim/common/sim-io.c	/^sim_io_open (SIM_DESC sd,$/;"	f
sim_io_poll_quit	sim/common/sim-io.c	/^sim_io_poll_quit (SIM_DESC sd)$/;"	f
sim_io_poll_quit	sim/ppc/main.c	/^sim_io_poll_quit (void)$/;"	f
sim_io_poll_quit	sim/ppc/sim_calls.c	/^sim_io_poll_quit (void)$/;"	f
sim_io_poll_read	sim/common/sim-io.c	/^sim_io_poll_read (SIM_DESC sd,$/;"	f
sim_io_printf	sim/common/sim-io.c	/^sim_io_printf (SIM_DESC sd,$/;"	f
sim_io_printf_filtered	sim/ppc/main.c	/^sim_io_printf_filtered(const char *msg, ...)$/;"	f
sim_io_printf_filtered	sim/ppc/sim_calls.c	/^sim_io_printf_filtered(const char *fmt,$/;"	f
sim_io_read	sim/common/sim-io.c	/^sim_io_read (SIM_DESC sd, int fd,$/;"	f
sim_io_read_stdin	sim/common/sim-io.c	/^sim_io_read_stdin (SIM_DESC sd,$/;"	f
sim_io_read_stdin	sim/ppc/main.c	/^sim_io_read_stdin(char *buf,$/;"	f
sim_io_read_stdin	sim/ppc/sim_calls.c	/^sim_io_read_stdin(char *buf,$/;"	f
sim_io_rename	sim/common/sim-io.c	/^sim_io_rename (SIM_DESC sd,$/;"	f
sim_io_shutdown	sim/common/sim-io.c	/^sim_io_shutdown (SIM_DESC sd)$/;"	f
sim_io_stat	sim/common/sim-io.c	/^sim_io_stat (SIM_DESC sd, const char *path, struct stat *buf)$/;"	f
sim_io_system	sim/common/sim-io.c	/^sim_io_system (SIM_DESC sd, const char *s)$/;"	f
sim_io_time	sim/common/sim-io.c	/^sim_io_time (SIM_DESC sd,$/;"	f
sim_io_unlink	sim/common/sim-io.c	/^sim_io_unlink (SIM_DESC sd,$/;"	f
sim_io_vprintf	sim/common/sim-io.c	/^sim_io_vprintf (SIM_DESC sd,$/;"	f
sim_io_write	sim/common/sim-io.c	/^sim_io_write (SIM_DESC sd,$/;"	f
sim_io_write_stderr	sim/common/sim-io.c	/^sim_io_write_stderr (SIM_DESC sd,$/;"	f
sim_io_write_stderr	sim/ppc/main.c	/^sim_io_write_stderr(const char *buf,$/;"	f
sim_io_write_stderr	sim/ppc/sim_calls.c	/^sim_io_write_stderr(const char *buf,$/;"	f
sim_io_write_stdout	sim/common/sim-io.c	/^sim_io_write_stdout (SIM_DESC sd,$/;"	f
sim_io_write_stdout	sim/ppc/main.c	/^sim_io_write_stdout(const char *buf,$/;"	f
sim_io_write_stdout	sim/ppc/sim_calls.c	/^sim_io_write_stdout(const char *buf,$/;"	f
sim_lm32_regs	include/gdb/sim-lm32.h	/^enum sim_lm32_regs$/;"	g
sim_load	sim/common/sim-hload.c	/^sim_load (SIM_DESC sd, const char *prog_name, struct bfd *prog_bfd, int from_tty)$/;"	f
sim_load	sim/erc32/interf.c	/^sim_load(sd, prog, abfd, from_tty)$/;"	f
sim_load	sim/h8300/compile.c	/^sim_load (SIM_DESC sd, const char *prog, bfd *abfd, int from_tty)$/;"	f
sim_load	sim/m32c/gdb-if.c	/^sim_load (SIM_DESC sd, const char *prog, struct bfd * abfd, int from_tty)$/;"	f
sim_load	sim/ppc/sim_calls.c	/^sim_load (SIM_DESC sd, const char *prog, bfd *abfd, int from_tty)$/;"	f
sim_load	sim/rl78/gdb-if.c	/^sim_load (SIM_DESC sd, const char *prog, struct bfd *abfd, int from_tty)$/;"	f
sim_load	sim/rx/gdb-if.c	/^sim_load (SIM_DESC sd, const char *prog, struct bfd *abfd, int from_tty)$/;"	f
sim_load_file	sim/common/sim-load.c	/^sim_load_file (SIM_DESC sd, const char *myname, host_callback *callback,$/;"	f
sim_log	opcodes/opc2c.c	/^FILE * sim_log = NULL;$/;"	v
sim_log	sim/m32c/opc2c.c	/^FILE *sim_log = 0;$/;"	v
sim_mach_lookup	sim/common/sim-model.c	/^sim_mach_lookup (const char *name)$/;"	f
sim_mach_lookup_bfd_name	sim/common/sim-model.c	/^sim_mach_lookup_bfd_name (const char *name)$/;"	f
sim_machs	sim/bfin/machs.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/common/sim-model.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/cris/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/frv/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/iq2000/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/lm32/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/m32r/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/or1k/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_machs	sim/sh64/arch.c	/^const SIM_MACH *sim_machs[] =$/;"	v
sim_memopt	sim/common/sim-memopt.h	/^typedef struct _sim_memopt sim_memopt;$/;"	t	typeref:struct:_sim_memopt
sim_memopt_install	sim/common/sim-memopt.c	/^sim_memopt_install (SIM_DESC sd)$/;"	f
sim_memory_error	sim/m68hc11/m68hc11_sim.c	/^sim_memory_error (sim_cpu *cpu, SIM_SIGNAL excep,$/;"	f
sim_memory_init	sim/common/sim-memopt.c	/^sim_memory_init (SIM_DESC sd)$/;"	f	file:
sim_memory_init	sim/common/sim-memopt.c	/^static MODULE_INIT_FN sim_memory_init;$/;"	v	file:
sim_memory_size	sim/sh/interp.c	/^int sim_memory_size = 19;$/;"	v
sim_memory_size	sim/sh/interp.c	/^int sim_memory_size = 30;$/;"	v
sim_memory_uninstall	sim/common/sim-memopt.c	/^sim_memory_uninstall (SIM_DESC sd)$/;"	f	file:
sim_memory_uninstall	sim/common/sim-memopt.c	/^static MODULE_UNINSTALL_FN sim_memory_uninstall;$/;"	v	file:
sim_model_init	sim/common/sim-model.c	/^sim_model_init (SIM_DESC sd)$/;"	f	file:
sim_model_init	sim/common/sim-model.c	/^static MODULE_INIT_FN sim_model_init;$/;"	v	file:
sim_model_install	sim/common/sim-model.c	/^sim_model_install (SIM_DESC sd)$/;"	f
sim_model_lookup	sim/common/sim-model.c	/^sim_model_lookup (const char *name)$/;"	f
sim_model_set	sim/common/sim-model.c	/^sim_model_set (SIM_DESC sd, sim_cpu *cpu, const SIM_MODEL *model)$/;"	f
sim_module_add_info_fn	sim/common/sim-module.c	/^sim_module_add_info_fn (SIM_DESC sd, MODULE_INFO_FN fn)$/;"	f
sim_module_add_init_fn	sim/common/sim-module.c	/^sim_module_add_init_fn (SIM_DESC sd, MODULE_INIT_FN fn)$/;"	f
sim_module_add_resume_fn	sim/common/sim-module.c	/^sim_module_add_resume_fn (SIM_DESC sd, MODULE_RESUME_FN fn)$/;"	f
sim_module_add_suspend_fn	sim/common/sim-module.c	/^sim_module_add_suspend_fn (SIM_DESC sd, MODULE_SUSPEND_FN fn)$/;"	f
sim_module_add_uninstall_fn	sim/common/sim-module.c	/^sim_module_add_uninstall_fn (SIM_DESC sd, MODULE_UNINSTALL_FN fn)$/;"	f
sim_module_info	sim/common/sim-module.c	/^sim_module_info (SIM_DESC sd, int verbose)$/;"	f
sim_module_init	sim/common/sim-module.c	/^sim_module_init (SIM_DESC sd)$/;"	f
sim_module_install	sim/common/sim-module.c	/^sim_module_install (SIM_DESC sd)$/;"	f
sim_module_resume	sim/common/sim-module.c	/^sim_module_resume (SIM_DESC sd)$/;"	f
sim_module_suspend	sim/common/sim-module.c	/^sim_module_suspend (SIM_DESC sd)$/;"	f
sim_module_uninstall	sim/common/sim-module.c	/^sim_module_uninstall (SIM_DESC sd)$/;"	f
sim_monitor	sim/mips/interp.c	/^sim_monitor (SIM_DESC sd,$/;"	f
sim_num	gdb/m32c-tdep.c	/^  int sim_num;$/;"	m	struct:m32c_reg	file:
sim_open	sim/aarch64/interp.c	/^sim_open (SIM_OPEN_KIND                  kind,$/;"	f
sim_open	sim/arm/wrapper.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/avr/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/bfin/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *callback,$/;"	f
sim_open	sim/cr16/interp.c	/^sim_open (SIM_OPEN_KIND kind, struct host_callback_struct *cb,$/;"	f
sim_open	sim/cris/sim-if.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *callback, struct bfd *abfd,$/;"	f
sim_open	sim/d10v/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/erc32/interf.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/frv/sim-if.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/ft32/interp.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/h8300/compile.c	/^sim_open (SIM_OPEN_KIND kind, $/;"	f
sim_open	sim/iq2000/sim-if.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/lm32/sim-if.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/m32c/gdb-if.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/m32r/sim-if.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/m68hc11/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *callback,$/;"	f
sim_open	sim/mcore/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/microblaze/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/mips/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/mn10300/interp.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/moxie/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/msp430/msp430-sim.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/or1k/sim-if.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *callback, struct bfd *abfd,$/;"	f
sim_open	sim/ppc/sim_calls.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/rl78/gdb-if.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/rx/gdb-if.c	/^sim_open (SIM_OPEN_KIND kind,$/;"	f
sim_open	sim/sh/interp.c	/^sim_open (SIM_OPEN_KIND kind, host_callback *cb,$/;"	f
sim_open	sim/sh64/sim-if.c	/^sim_open (kind, callback, abfd, argv)$/;"	f
sim_open	sim/v850/interp.c	/^sim_open (SIM_OPEN_KIND    kind,$/;"	f
sim_options	sim/rx/main.c	/^static struct option sim_options[] =$/;"	v	typeref:struct:option	file:
sim_parse_args	sim/common/sim-options.c	/^sim_parse_args (SIM_DESC sd, char * const *argv)$/;"	f
sim_pc_get	sim/common/sim-cpu.c	/^sim_pc_get (sim_cpu *cpu)$/;"	f
sim_pc_set	sim/common/sim-cpu.c	/^sim_pc_set (sim_cpu *cpu, sim_cia newval)$/;"	f
sim_polling	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	e	enum:sim_stop
sim_post_argv_init	sim/common/sim-module.c	/^sim_post_argv_init (SIM_DESC sd)$/;"	f
sim_ppc_acc_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_acc_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_cr_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_cr_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev16_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev18_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev20_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev22_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev24_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev26_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev28_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev30_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ev9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ev9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f16_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f18_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f20_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f22_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f24_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f26_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f28_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f30_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_f9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_f9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_fpscr_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_fpscr_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_num_fprs	include/gdb/sim-ppc.h	/^    sim_ppc_num_fprs = 32,$/;"	e	enum:__anon1627
sim_ppc_num_gprs	include/gdb/sim-ppc.h	/^    sim_ppc_num_gprs = 32,$/;"	e	enum:__anon1627
sim_ppc_num_sprs	include/gdb/sim-ppc.h	/^    sim_ppc_num_sprs = 1024,$/;"	e	enum:__anon1627
sim_ppc_num_srs	include/gdb/sim-ppc.h	/^    sim_ppc_num_srs = 16,$/;"	e	enum:__anon1627
sim_ppc_num_vrs	include/gdb/sim-ppc.h	/^    sim_ppc_num_vrs = 32,$/;"	e	enum:__anon1627
sim_ppc_pc_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_pc_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_ps_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_ps_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r16_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r18_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r20_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r22_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r24_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r26_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r28_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r30_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_r9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_r9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_regnum	include/gdb/sim-ppc.h	/^enum sim_ppc_regnum$/;"	g
sim_ppc_rh0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh16_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh18_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh20_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh22_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh24_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh26_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh28_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh30_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_rh9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_rh9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr0_regnum, sim_ppc_spr1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1000_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1000_regnum, sim_ppc_spr1001_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1001_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1000_regnum, sim_ppc_spr1001_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1002_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1002_regnum, sim_ppc_spr1003_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1003_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1002_regnum, sim_ppc_spr1003_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1004_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1004_regnum, sim_ppc_spr1005_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1005_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1004_regnum, sim_ppc_spr1005_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1006_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1006_regnum, sim_ppc_spr1007_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1007_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1006_regnum, sim_ppc_spr1007_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1008_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1008_regnum, sim_ppc_spr1009_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1009_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1008_regnum, sim_ppc_spr1009_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr100_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr100_regnum, sim_ppc_spr101_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1010_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1010_regnum, sim_ppc_spr1011_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1011_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1010_regnum, sim_ppc_spr1011_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1012_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1012_regnum, sim_ppc_spr1013_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1013_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1012_regnum, sim_ppc_spr1013_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1014_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1014_regnum, sim_ppc_spr1015_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1015_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1014_regnum, sim_ppc_spr1015_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1016_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1016_regnum, sim_ppc_spr1017_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1017_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1016_regnum, sim_ppc_spr1017_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1018_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1018_regnum, sim_ppc_spr1019_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1019_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1018_regnum, sim_ppc_spr1019_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr101_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr100_regnum, sim_ppc_spr101_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1020_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1020_regnum, sim_ppc_spr1021_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1021_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1020_regnum, sim_ppc_spr1021_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1022_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1022_regnum, sim_ppc_spr1023_regnum$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1023_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr1022_regnum, sim_ppc_spr1023_regnum$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr102_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr102_regnum, sim_ppc_spr103_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr103_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr102_regnum, sim_ppc_spr103_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr104_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr104_regnum, sim_ppc_spr105_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr105_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr104_regnum, sim_ppc_spr105_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr106_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr106_regnum, sim_ppc_spr107_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr107_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr106_regnum, sim_ppc_spr107_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr108_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr108_regnum, sim_ppc_spr109_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr109_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr108_regnum, sim_ppc_spr109_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr10_regnum, sim_ppc_spr11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr110_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr110_regnum, sim_ppc_spr111_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr111_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr110_regnum, sim_ppc_spr111_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr112_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr112_regnum, sim_ppc_spr113_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr113_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr112_regnum, sim_ppc_spr113_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr114_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr114_regnum, sim_ppc_spr115_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr115_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr114_regnum, sim_ppc_spr115_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr116_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr116_regnum, sim_ppc_spr117_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr117_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr116_regnum, sim_ppc_spr117_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr118_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr118_regnum, sim_ppc_spr119_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr119_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr118_regnum, sim_ppc_spr119_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr10_regnum, sim_ppc_spr11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr120_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr120_regnum, sim_ppc_spr121_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr121_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr120_regnum, sim_ppc_spr121_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr122_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr122_regnum, sim_ppc_spr123_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr123_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr122_regnum, sim_ppc_spr123_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr124_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr124_regnum, sim_ppc_spr125_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr125_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr124_regnum, sim_ppc_spr125_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr126_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr126_regnum, sim_ppc_spr127_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr127_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr126_regnum, sim_ppc_spr127_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr128_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr128_regnum, sim_ppc_spr129_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr129_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr128_regnum, sim_ppc_spr129_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr12_regnum, sim_ppc_spr13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr130_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr130_regnum, sim_ppc_spr131_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr131_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr130_regnum, sim_ppc_spr131_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr132_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr132_regnum, sim_ppc_spr133_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr133_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr132_regnum, sim_ppc_spr133_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr134_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr134_regnum, sim_ppc_spr135_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr135_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr134_regnum, sim_ppc_spr135_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr136_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr136_regnum, sim_ppc_spr137_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr137_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr136_regnum, sim_ppc_spr137_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr138_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr138_regnum, sim_ppc_spr139_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr139_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr138_regnum, sim_ppc_spr139_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr12_regnum, sim_ppc_spr13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr140_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr140_regnum, sim_ppc_spr141_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr141_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr140_regnum, sim_ppc_spr141_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr142_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr142_regnum, sim_ppc_spr143_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr143_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr142_regnum, sim_ppc_spr143_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr144_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr144_regnum, sim_ppc_spr145_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr145_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr144_regnum, sim_ppc_spr145_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr146_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr146_regnum, sim_ppc_spr147_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr147_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr146_regnum, sim_ppc_spr147_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr148_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr148_regnum, sim_ppc_spr149_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr149_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr148_regnum, sim_ppc_spr149_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr14_regnum, sim_ppc_spr15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr150_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr150_regnum, sim_ppc_spr151_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr151_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr150_regnum, sim_ppc_spr151_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr152_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr152_regnum, sim_ppc_spr153_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr153_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr152_regnum, sim_ppc_spr153_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr154_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr154_regnum, sim_ppc_spr155_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr155_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr154_regnum, sim_ppc_spr155_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr156_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr156_regnum, sim_ppc_spr157_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr157_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr156_regnum, sim_ppc_spr157_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr158_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr158_regnum, sim_ppc_spr159_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr159_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr158_regnum, sim_ppc_spr159_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr14_regnum, sim_ppc_spr15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr160_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr160_regnum, sim_ppc_spr161_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr161_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr160_regnum, sim_ppc_spr161_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr162_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr162_regnum, sim_ppc_spr163_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr163_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr162_regnum, sim_ppc_spr163_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr164_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr164_regnum, sim_ppc_spr165_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr165_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr164_regnum, sim_ppc_spr165_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr166_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr166_regnum, sim_ppc_spr167_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr167_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr166_regnum, sim_ppc_spr167_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr168_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr168_regnum, sim_ppc_spr169_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr169_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr168_regnum, sim_ppc_spr169_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr16_regnum, sim_ppc_spr17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr170_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr170_regnum, sim_ppc_spr171_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr171_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr170_regnum, sim_ppc_spr171_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr172_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr172_regnum, sim_ppc_spr173_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr173_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr172_regnum, sim_ppc_spr173_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr174_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr174_regnum, sim_ppc_spr175_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr175_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr174_regnum, sim_ppc_spr175_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr176_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr176_regnum, sim_ppc_spr177_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr177_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr176_regnum, sim_ppc_spr177_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr178_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr178_regnum, sim_ppc_spr179_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr179_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr178_regnum, sim_ppc_spr179_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr16_regnum, sim_ppc_spr17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr180_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr180_regnum, sim_ppc_spr181_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr181_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr180_regnum, sim_ppc_spr181_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr182_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr182_regnum, sim_ppc_spr183_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr183_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr182_regnum, sim_ppc_spr183_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr184_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr184_regnum, sim_ppc_spr185_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr185_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr184_regnum, sim_ppc_spr185_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr186_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr186_regnum, sim_ppc_spr187_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr187_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr186_regnum, sim_ppc_spr187_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr188_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr188_regnum, sim_ppc_spr189_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr189_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr188_regnum, sim_ppc_spr189_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr18_regnum, sim_ppc_spr19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr190_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr190_regnum, sim_ppc_spr191_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr191_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr190_regnum, sim_ppc_spr191_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr192_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr192_regnum, sim_ppc_spr193_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr193_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr192_regnum, sim_ppc_spr193_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr194_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr194_regnum, sim_ppc_spr195_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr195_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr194_regnum, sim_ppc_spr195_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr196_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr196_regnum, sim_ppc_spr197_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr197_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr196_regnum, sim_ppc_spr197_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr198_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr198_regnum, sim_ppc_spr199_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr199_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr198_regnum, sim_ppc_spr199_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr18_regnum, sim_ppc_spr19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr0_regnum, sim_ppc_spr1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr200_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr200_regnum, sim_ppc_spr201_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr201_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr200_regnum, sim_ppc_spr201_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr202_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr202_regnum, sim_ppc_spr203_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr203_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr202_regnum, sim_ppc_spr203_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr204_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr204_regnum, sim_ppc_spr205_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr205_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr204_regnum, sim_ppc_spr205_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr206_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr206_regnum, sim_ppc_spr207_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr207_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr206_regnum, sim_ppc_spr207_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr208_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr208_regnum, sim_ppc_spr209_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr209_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr208_regnum, sim_ppc_spr209_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr20_regnum, sim_ppc_spr21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr210_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr210_regnum, sim_ppc_spr211_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr211_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr210_regnum, sim_ppc_spr211_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr212_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr212_regnum, sim_ppc_spr213_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr213_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr212_regnum, sim_ppc_spr213_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr214_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr214_regnum, sim_ppc_spr215_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr215_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr214_regnum, sim_ppc_spr215_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr216_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr216_regnum, sim_ppc_spr217_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr217_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr216_regnum, sim_ppc_spr217_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr218_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr218_regnum, sim_ppc_spr219_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr219_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr218_regnum, sim_ppc_spr219_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr20_regnum, sim_ppc_spr21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr220_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr220_regnum, sim_ppc_spr221_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr221_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr220_regnum, sim_ppc_spr221_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr222_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr222_regnum, sim_ppc_spr223_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr223_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr222_regnum, sim_ppc_spr223_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr224_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr224_regnum, sim_ppc_spr225_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr225_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr224_regnum, sim_ppc_spr225_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr226_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr226_regnum, sim_ppc_spr227_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr227_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr226_regnum, sim_ppc_spr227_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr228_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr228_regnum, sim_ppc_spr229_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr229_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr228_regnum, sim_ppc_spr229_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr22_regnum, sim_ppc_spr23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr230_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr230_regnum, sim_ppc_spr231_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr231_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr230_regnum, sim_ppc_spr231_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr232_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr232_regnum, sim_ppc_spr233_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr233_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr232_regnum, sim_ppc_spr233_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr234_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr234_regnum, sim_ppc_spr235_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr235_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr234_regnum, sim_ppc_spr235_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr236_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr236_regnum, sim_ppc_spr237_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr237_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr236_regnum, sim_ppc_spr237_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr238_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr238_regnum, sim_ppc_spr239_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr239_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr238_regnum, sim_ppc_spr239_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr22_regnum, sim_ppc_spr23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr240_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr240_regnum, sim_ppc_spr241_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr241_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr240_regnum, sim_ppc_spr241_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr242_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr242_regnum, sim_ppc_spr243_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr243_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr242_regnum, sim_ppc_spr243_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr244_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr244_regnum, sim_ppc_spr245_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr245_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr244_regnum, sim_ppc_spr245_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr246_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr246_regnum, sim_ppc_spr247_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr247_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr246_regnum, sim_ppc_spr247_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr248_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr248_regnum, sim_ppc_spr249_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr249_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr248_regnum, sim_ppc_spr249_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr24_regnum, sim_ppc_spr25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr250_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr250_regnum, sim_ppc_spr251_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr251_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr250_regnum, sim_ppc_spr251_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr252_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr252_regnum, sim_ppc_spr253_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr253_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr252_regnum, sim_ppc_spr253_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr254_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr254_regnum, sim_ppc_spr255_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr255_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr254_regnum, sim_ppc_spr255_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr256_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr256_regnum, sim_ppc_spr257_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr257_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr256_regnum, sim_ppc_spr257_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr258_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr258_regnum, sim_ppc_spr259_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr259_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr258_regnum, sim_ppc_spr259_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr24_regnum, sim_ppc_spr25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr260_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr260_regnum, sim_ppc_spr261_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr261_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr260_regnum, sim_ppc_spr261_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr262_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr262_regnum, sim_ppc_spr263_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr263_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr262_regnum, sim_ppc_spr263_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr264_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr264_regnum, sim_ppc_spr265_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr265_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr264_regnum, sim_ppc_spr265_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr266_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr266_regnum, sim_ppc_spr267_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr267_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr266_regnum, sim_ppc_spr267_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr268_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr268_regnum, sim_ppc_spr269_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr269_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr268_regnum, sim_ppc_spr269_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr26_regnum, sim_ppc_spr27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr270_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr270_regnum, sim_ppc_spr271_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr271_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr270_regnum, sim_ppc_spr271_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr272_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr272_regnum, sim_ppc_spr273_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr273_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr272_regnum, sim_ppc_spr273_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr274_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr274_regnum, sim_ppc_spr275_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr275_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr274_regnum, sim_ppc_spr275_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr276_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr276_regnum, sim_ppc_spr277_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr277_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr276_regnum, sim_ppc_spr277_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr278_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr278_regnum, sim_ppc_spr279_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr279_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr278_regnum, sim_ppc_spr279_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr26_regnum, sim_ppc_spr27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr280_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr280_regnum, sim_ppc_spr281_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr281_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr280_regnum, sim_ppc_spr281_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr282_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr282_regnum, sim_ppc_spr283_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr283_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr282_regnum, sim_ppc_spr283_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr284_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr284_regnum, sim_ppc_spr285_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr285_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr284_regnum, sim_ppc_spr285_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr286_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr286_regnum, sim_ppc_spr287_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr287_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr286_regnum, sim_ppc_spr287_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr288_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr288_regnum, sim_ppc_spr289_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr289_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr288_regnum, sim_ppc_spr289_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr28_regnum, sim_ppc_spr29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr290_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr290_regnum, sim_ppc_spr291_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr291_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr290_regnum, sim_ppc_spr291_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr292_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr292_regnum, sim_ppc_spr293_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr293_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr292_regnum, sim_ppc_spr293_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr294_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr294_regnum, sim_ppc_spr295_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr295_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr294_regnum, sim_ppc_spr295_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr296_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr296_regnum, sim_ppc_spr297_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr297_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr296_regnum, sim_ppc_spr297_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr298_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr298_regnum, sim_ppc_spr299_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr299_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr298_regnum, sim_ppc_spr299_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr28_regnum, sim_ppc_spr29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr2_regnum, sim_ppc_spr3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr300_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr300_regnum, sim_ppc_spr301_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr301_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr300_regnum, sim_ppc_spr301_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr302_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr302_regnum, sim_ppc_spr303_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr303_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr302_regnum, sim_ppc_spr303_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr304_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr304_regnum, sim_ppc_spr305_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr305_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr304_regnum, sim_ppc_spr305_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr306_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr306_regnum, sim_ppc_spr307_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr307_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr306_regnum, sim_ppc_spr307_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr308_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr308_regnum, sim_ppc_spr309_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr309_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr308_regnum, sim_ppc_spr309_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr30_regnum, sim_ppc_spr31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr310_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr310_regnum, sim_ppc_spr311_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr311_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr310_regnum, sim_ppc_spr311_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr312_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr312_regnum, sim_ppc_spr313_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr313_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr312_regnum, sim_ppc_spr313_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr314_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr314_regnum, sim_ppc_spr315_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr315_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr314_regnum, sim_ppc_spr315_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr316_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr316_regnum, sim_ppc_spr317_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr317_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr316_regnum, sim_ppc_spr317_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr318_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr318_regnum, sim_ppc_spr319_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr319_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr318_regnum, sim_ppc_spr319_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr30_regnum, sim_ppc_spr31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr320_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr320_regnum, sim_ppc_spr321_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr321_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr320_regnum, sim_ppc_spr321_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr322_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr322_regnum, sim_ppc_spr323_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr323_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr322_regnum, sim_ppc_spr323_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr324_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr324_regnum, sim_ppc_spr325_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr325_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr324_regnum, sim_ppc_spr325_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr326_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr326_regnum, sim_ppc_spr327_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr327_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr326_regnum, sim_ppc_spr327_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr328_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr328_regnum, sim_ppc_spr329_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr329_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr328_regnum, sim_ppc_spr329_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr32_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr32_regnum, sim_ppc_spr33_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr330_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr330_regnum, sim_ppc_spr331_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr331_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr330_regnum, sim_ppc_spr331_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr332_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr332_regnum, sim_ppc_spr333_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr333_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr332_regnum, sim_ppc_spr333_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr334_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr334_regnum, sim_ppc_spr335_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr335_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr334_regnum, sim_ppc_spr335_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr336_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr336_regnum, sim_ppc_spr337_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr337_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr336_regnum, sim_ppc_spr337_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr338_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr338_regnum, sim_ppc_spr339_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr339_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr338_regnum, sim_ppc_spr339_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr33_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr32_regnum, sim_ppc_spr33_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr340_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr340_regnum, sim_ppc_spr341_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr341_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr340_regnum, sim_ppc_spr341_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr342_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr342_regnum, sim_ppc_spr343_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr343_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr342_regnum, sim_ppc_spr343_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr344_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr344_regnum, sim_ppc_spr345_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr345_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr344_regnum, sim_ppc_spr345_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr346_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr346_regnum, sim_ppc_spr347_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr347_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr346_regnum, sim_ppc_spr347_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr348_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr348_regnum, sim_ppc_spr349_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr349_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr348_regnum, sim_ppc_spr349_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr34_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr34_regnum, sim_ppc_spr35_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr350_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr350_regnum, sim_ppc_spr351_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr351_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr350_regnum, sim_ppc_spr351_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr352_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr352_regnum, sim_ppc_spr353_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr353_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr352_regnum, sim_ppc_spr353_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr354_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr354_regnum, sim_ppc_spr355_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr355_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr354_regnum, sim_ppc_spr355_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr356_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr356_regnum, sim_ppc_spr357_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr357_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr356_regnum, sim_ppc_spr357_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr358_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr358_regnum, sim_ppc_spr359_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr359_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr358_regnum, sim_ppc_spr359_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr35_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr34_regnum, sim_ppc_spr35_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr360_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr360_regnum, sim_ppc_spr361_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr361_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr360_regnum, sim_ppc_spr361_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr362_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr362_regnum, sim_ppc_spr363_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr363_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr362_regnum, sim_ppc_spr363_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr364_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr364_regnum, sim_ppc_spr365_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr365_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr364_regnum, sim_ppc_spr365_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr366_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr366_regnum, sim_ppc_spr367_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr367_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr366_regnum, sim_ppc_spr367_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr368_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr368_regnum, sim_ppc_spr369_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr369_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr368_regnum, sim_ppc_spr369_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr36_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr36_regnum, sim_ppc_spr37_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr370_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr370_regnum, sim_ppc_spr371_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr371_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr370_regnum, sim_ppc_spr371_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr372_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr372_regnum, sim_ppc_spr373_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr373_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr372_regnum, sim_ppc_spr373_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr374_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr374_regnum, sim_ppc_spr375_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr375_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr374_regnum, sim_ppc_spr375_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr376_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr376_regnum, sim_ppc_spr377_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr377_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr376_regnum, sim_ppc_spr377_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr378_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr378_regnum, sim_ppc_spr379_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr379_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr378_regnum, sim_ppc_spr379_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr37_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr36_regnum, sim_ppc_spr37_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr380_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr380_regnum, sim_ppc_spr381_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr381_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr380_regnum, sim_ppc_spr381_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr382_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr382_regnum, sim_ppc_spr383_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr383_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr382_regnum, sim_ppc_spr383_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr384_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr384_regnum, sim_ppc_spr385_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr385_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr384_regnum, sim_ppc_spr385_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr386_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr386_regnum, sim_ppc_spr387_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr387_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr386_regnum, sim_ppc_spr387_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr388_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr388_regnum, sim_ppc_spr389_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr389_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr388_regnum, sim_ppc_spr389_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr38_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr38_regnum, sim_ppc_spr39_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr390_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr390_regnum, sim_ppc_spr391_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr391_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr390_regnum, sim_ppc_spr391_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr392_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr392_regnum, sim_ppc_spr393_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr393_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr392_regnum, sim_ppc_spr393_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr394_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr394_regnum, sim_ppc_spr395_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr395_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr394_regnum, sim_ppc_spr395_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr396_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr396_regnum, sim_ppc_spr397_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr397_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr396_regnum, sim_ppc_spr397_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr398_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr398_regnum, sim_ppc_spr399_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr399_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr398_regnum, sim_ppc_spr399_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr39_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr38_regnum, sim_ppc_spr39_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr2_regnum, sim_ppc_spr3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr400_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr400_regnum, sim_ppc_spr401_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr401_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr400_regnum, sim_ppc_spr401_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr402_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr402_regnum, sim_ppc_spr403_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr403_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr402_regnum, sim_ppc_spr403_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr404_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr404_regnum, sim_ppc_spr405_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr405_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr404_regnum, sim_ppc_spr405_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr406_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr406_regnum, sim_ppc_spr407_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr407_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr406_regnum, sim_ppc_spr407_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr408_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr408_regnum, sim_ppc_spr409_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr409_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr408_regnum, sim_ppc_spr409_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr40_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr40_regnum, sim_ppc_spr41_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr410_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr410_regnum, sim_ppc_spr411_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr411_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr410_regnum, sim_ppc_spr411_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr412_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr412_regnum, sim_ppc_spr413_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr413_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr412_regnum, sim_ppc_spr413_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr414_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr414_regnum, sim_ppc_spr415_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr415_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr414_regnum, sim_ppc_spr415_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr416_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr416_regnum, sim_ppc_spr417_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr417_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr416_regnum, sim_ppc_spr417_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr418_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr418_regnum, sim_ppc_spr419_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr419_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr418_regnum, sim_ppc_spr419_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr41_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr40_regnum, sim_ppc_spr41_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr420_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr420_regnum, sim_ppc_spr421_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr421_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr420_regnum, sim_ppc_spr421_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr422_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr422_regnum, sim_ppc_spr423_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr423_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr422_regnum, sim_ppc_spr423_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr424_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr424_regnum, sim_ppc_spr425_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr425_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr424_regnum, sim_ppc_spr425_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr426_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr426_regnum, sim_ppc_spr427_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr427_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr426_regnum, sim_ppc_spr427_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr428_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr428_regnum, sim_ppc_spr429_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr429_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr428_regnum, sim_ppc_spr429_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr42_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr42_regnum, sim_ppc_spr43_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr430_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr430_regnum, sim_ppc_spr431_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr431_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr430_regnum, sim_ppc_spr431_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr432_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr432_regnum, sim_ppc_spr433_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr433_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr432_regnum, sim_ppc_spr433_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr434_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr434_regnum, sim_ppc_spr435_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr435_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr434_regnum, sim_ppc_spr435_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr436_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr436_regnum, sim_ppc_spr437_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr437_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr436_regnum, sim_ppc_spr437_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr438_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr438_regnum, sim_ppc_spr439_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr439_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr438_regnum, sim_ppc_spr439_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr43_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr42_regnum, sim_ppc_spr43_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr440_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr440_regnum, sim_ppc_spr441_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr441_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr440_regnum, sim_ppc_spr441_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr442_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr442_regnum, sim_ppc_spr443_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr443_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr442_regnum, sim_ppc_spr443_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr444_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr444_regnum, sim_ppc_spr445_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr445_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr444_regnum, sim_ppc_spr445_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr446_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr446_regnum, sim_ppc_spr447_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr447_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr446_regnum, sim_ppc_spr447_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr448_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr448_regnum, sim_ppc_spr449_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr449_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr448_regnum, sim_ppc_spr449_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr44_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr44_regnum, sim_ppc_spr45_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr450_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr450_regnum, sim_ppc_spr451_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr451_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr450_regnum, sim_ppc_spr451_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr452_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr452_regnum, sim_ppc_spr453_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr453_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr452_regnum, sim_ppc_spr453_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr454_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr454_regnum, sim_ppc_spr455_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr455_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr454_regnum, sim_ppc_spr455_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr456_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr456_regnum, sim_ppc_spr457_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr457_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr456_regnum, sim_ppc_spr457_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr458_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr458_regnum, sim_ppc_spr459_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr459_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr458_regnum, sim_ppc_spr459_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr45_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr44_regnum, sim_ppc_spr45_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr460_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr460_regnum, sim_ppc_spr461_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr461_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr460_regnum, sim_ppc_spr461_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr462_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr462_regnum, sim_ppc_spr463_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr463_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr462_regnum, sim_ppc_spr463_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr464_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr464_regnum, sim_ppc_spr465_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr465_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr464_regnum, sim_ppc_spr465_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr466_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr466_regnum, sim_ppc_spr467_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr467_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr466_regnum, sim_ppc_spr467_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr468_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr468_regnum, sim_ppc_spr469_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr469_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr468_regnum, sim_ppc_spr469_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr46_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr46_regnum, sim_ppc_spr47_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr470_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr470_regnum, sim_ppc_spr471_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr471_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr470_regnum, sim_ppc_spr471_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr472_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr472_regnum, sim_ppc_spr473_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr473_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr472_regnum, sim_ppc_spr473_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr474_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr474_regnum, sim_ppc_spr475_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr475_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr474_regnum, sim_ppc_spr475_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr476_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr476_regnum, sim_ppc_spr477_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr477_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr476_regnum, sim_ppc_spr477_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr478_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr478_regnum, sim_ppc_spr479_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr479_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr478_regnum, sim_ppc_spr479_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr47_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr46_regnum, sim_ppc_spr47_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr480_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr480_regnum, sim_ppc_spr481_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr481_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr480_regnum, sim_ppc_spr481_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr482_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr482_regnum, sim_ppc_spr483_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr483_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr482_regnum, sim_ppc_spr483_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr484_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr484_regnum, sim_ppc_spr485_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr485_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr484_regnum, sim_ppc_spr485_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr486_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr486_regnum, sim_ppc_spr487_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr487_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr486_regnum, sim_ppc_spr487_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr488_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr488_regnum, sim_ppc_spr489_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr489_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr488_regnum, sim_ppc_spr489_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr48_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr48_regnum, sim_ppc_spr49_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr490_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr490_regnum, sim_ppc_spr491_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr491_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr490_regnum, sim_ppc_spr491_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr492_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr492_regnum, sim_ppc_spr493_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr493_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr492_regnum, sim_ppc_spr493_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr494_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr494_regnum, sim_ppc_spr495_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr495_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr494_regnum, sim_ppc_spr495_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr496_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr496_regnum, sim_ppc_spr497_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr497_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr496_regnum, sim_ppc_spr497_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr498_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr498_regnum, sim_ppc_spr499_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr499_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr498_regnum, sim_ppc_spr499_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr49_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr48_regnum, sim_ppc_spr49_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr4_regnum, sim_ppc_spr5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr500_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr500_regnum, sim_ppc_spr501_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr501_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr500_regnum, sim_ppc_spr501_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr502_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr502_regnum, sim_ppc_spr503_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr503_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr502_regnum, sim_ppc_spr503_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr504_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr504_regnum, sim_ppc_spr505_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr505_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr504_regnum, sim_ppc_spr505_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr506_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr506_regnum, sim_ppc_spr507_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr507_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr506_regnum, sim_ppc_spr507_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr508_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr508_regnum, sim_ppc_spr509_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr509_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr508_regnum, sim_ppc_spr509_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr50_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr50_regnum, sim_ppc_spr51_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr510_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr510_regnum, sim_ppc_spr511_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr511_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr510_regnum, sim_ppc_spr511_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr512_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr512_regnum, sim_ppc_spr513_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr513_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr512_regnum, sim_ppc_spr513_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr514_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr514_regnum, sim_ppc_spr515_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr515_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr514_regnum, sim_ppc_spr515_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr516_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr516_regnum, sim_ppc_spr517_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr517_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr516_regnum, sim_ppc_spr517_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr518_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr518_regnum, sim_ppc_spr519_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr519_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr518_regnum, sim_ppc_spr519_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr51_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr50_regnum, sim_ppc_spr51_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr520_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr520_regnum, sim_ppc_spr521_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr521_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr520_regnum, sim_ppc_spr521_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr522_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr522_regnum, sim_ppc_spr523_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr523_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr522_regnum, sim_ppc_spr523_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr524_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr524_regnum, sim_ppc_spr525_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr525_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr524_regnum, sim_ppc_spr525_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr526_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr526_regnum, sim_ppc_spr527_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr527_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr526_regnum, sim_ppc_spr527_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr528_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr528_regnum, sim_ppc_spr529_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr529_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr528_regnum, sim_ppc_spr529_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr52_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr52_regnum, sim_ppc_spr53_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr530_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr530_regnum, sim_ppc_spr531_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr531_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr530_regnum, sim_ppc_spr531_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr532_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr532_regnum, sim_ppc_spr533_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr533_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr532_regnum, sim_ppc_spr533_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr534_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr534_regnum, sim_ppc_spr535_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr535_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr534_regnum, sim_ppc_spr535_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr536_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr536_regnum, sim_ppc_spr537_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr537_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr536_regnum, sim_ppc_spr537_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr538_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr538_regnum, sim_ppc_spr539_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr539_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr538_regnum, sim_ppc_spr539_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr53_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr52_regnum, sim_ppc_spr53_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr540_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr540_regnum, sim_ppc_spr541_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr541_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr540_regnum, sim_ppc_spr541_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr542_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr542_regnum, sim_ppc_spr543_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr543_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr542_regnum, sim_ppc_spr543_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr544_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr544_regnum, sim_ppc_spr545_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr545_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr544_regnum, sim_ppc_spr545_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr546_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr546_regnum, sim_ppc_spr547_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr547_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr546_regnum, sim_ppc_spr547_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr548_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr548_regnum, sim_ppc_spr549_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr549_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr548_regnum, sim_ppc_spr549_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr54_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr54_regnum, sim_ppc_spr55_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr550_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr550_regnum, sim_ppc_spr551_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr551_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr550_regnum, sim_ppc_spr551_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr552_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr552_regnum, sim_ppc_spr553_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr553_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr552_regnum, sim_ppc_spr553_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr554_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr554_regnum, sim_ppc_spr555_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr555_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr554_regnum, sim_ppc_spr555_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr556_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr556_regnum, sim_ppc_spr557_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr557_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr556_regnum, sim_ppc_spr557_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr558_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr558_regnum, sim_ppc_spr559_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr559_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr558_regnum, sim_ppc_spr559_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr55_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr54_regnum, sim_ppc_spr55_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr560_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr560_regnum, sim_ppc_spr561_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr561_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr560_regnum, sim_ppc_spr561_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr562_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr562_regnum, sim_ppc_spr563_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr563_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr562_regnum, sim_ppc_spr563_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr564_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr564_regnum, sim_ppc_spr565_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr565_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr564_regnum, sim_ppc_spr565_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr566_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr566_regnum, sim_ppc_spr567_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr567_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr566_regnum, sim_ppc_spr567_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr568_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr568_regnum, sim_ppc_spr569_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr569_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr568_regnum, sim_ppc_spr569_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr56_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr56_regnum, sim_ppc_spr57_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr570_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr570_regnum, sim_ppc_spr571_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr571_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr570_regnum, sim_ppc_spr571_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr572_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr572_regnum, sim_ppc_spr573_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr573_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr572_regnum, sim_ppc_spr573_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr574_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr574_regnum, sim_ppc_spr575_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr575_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr574_regnum, sim_ppc_spr575_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr576_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr576_regnum, sim_ppc_spr577_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr577_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr576_regnum, sim_ppc_spr577_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr578_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr578_regnum, sim_ppc_spr579_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr579_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr578_regnum, sim_ppc_spr579_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr57_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr56_regnum, sim_ppc_spr57_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr580_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr580_regnum, sim_ppc_spr581_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr581_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr580_regnum, sim_ppc_spr581_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr582_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr582_regnum, sim_ppc_spr583_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr583_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr582_regnum, sim_ppc_spr583_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr584_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr584_regnum, sim_ppc_spr585_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr585_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr584_regnum, sim_ppc_spr585_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr586_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr586_regnum, sim_ppc_spr587_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr587_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr586_regnum, sim_ppc_spr587_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr588_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr588_regnum, sim_ppc_spr589_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr589_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr588_regnum, sim_ppc_spr589_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr58_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr58_regnum, sim_ppc_spr59_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr590_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr590_regnum, sim_ppc_spr591_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr591_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr590_regnum, sim_ppc_spr591_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr592_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr592_regnum, sim_ppc_spr593_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr593_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr592_regnum, sim_ppc_spr593_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr594_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr594_regnum, sim_ppc_spr595_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr595_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr594_regnum, sim_ppc_spr595_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr596_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr596_regnum, sim_ppc_spr597_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr597_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr596_regnum, sim_ppc_spr597_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr598_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr598_regnum, sim_ppc_spr599_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr599_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr598_regnum, sim_ppc_spr599_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr59_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr58_regnum, sim_ppc_spr59_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr4_regnum, sim_ppc_spr5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr600_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr600_regnum, sim_ppc_spr601_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr601_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr600_regnum, sim_ppc_spr601_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr602_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr602_regnum, sim_ppc_spr603_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr603_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr602_regnum, sim_ppc_spr603_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr604_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr604_regnum, sim_ppc_spr605_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr605_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr604_regnum, sim_ppc_spr605_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr606_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr606_regnum, sim_ppc_spr607_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr607_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr606_regnum, sim_ppc_spr607_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr608_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr608_regnum, sim_ppc_spr609_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr609_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr608_regnum, sim_ppc_spr609_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr60_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr60_regnum, sim_ppc_spr61_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr610_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr610_regnum, sim_ppc_spr611_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr611_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr610_regnum, sim_ppc_spr611_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr612_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr612_regnum, sim_ppc_spr613_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr613_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr612_regnum, sim_ppc_spr613_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr614_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr614_regnum, sim_ppc_spr615_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr615_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr614_regnum, sim_ppc_spr615_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr616_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr616_regnum, sim_ppc_spr617_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr617_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr616_regnum, sim_ppc_spr617_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr618_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr618_regnum, sim_ppc_spr619_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr619_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr618_regnum, sim_ppc_spr619_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr61_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr60_regnum, sim_ppc_spr61_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr620_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr620_regnum, sim_ppc_spr621_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr621_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr620_regnum, sim_ppc_spr621_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr622_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr622_regnum, sim_ppc_spr623_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr623_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr622_regnum, sim_ppc_spr623_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr624_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr624_regnum, sim_ppc_spr625_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr625_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr624_regnum, sim_ppc_spr625_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr626_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr626_regnum, sim_ppc_spr627_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr627_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr626_regnum, sim_ppc_spr627_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr628_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr628_regnum, sim_ppc_spr629_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr629_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr628_regnum, sim_ppc_spr629_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr62_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr62_regnum, sim_ppc_spr63_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr630_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr630_regnum, sim_ppc_spr631_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr631_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr630_regnum, sim_ppc_spr631_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr632_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr632_regnum, sim_ppc_spr633_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr633_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr632_regnum, sim_ppc_spr633_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr634_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr634_regnum, sim_ppc_spr635_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr635_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr634_regnum, sim_ppc_spr635_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr636_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr636_regnum, sim_ppc_spr637_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr637_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr636_regnum, sim_ppc_spr637_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr638_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr638_regnum, sim_ppc_spr639_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr639_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr638_regnum, sim_ppc_spr639_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr63_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr62_regnum, sim_ppc_spr63_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr640_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr640_regnum, sim_ppc_spr641_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr641_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr640_regnum, sim_ppc_spr641_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr642_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr642_regnum, sim_ppc_spr643_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr643_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr642_regnum, sim_ppc_spr643_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr644_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr644_regnum, sim_ppc_spr645_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr645_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr644_regnum, sim_ppc_spr645_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr646_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr646_regnum, sim_ppc_spr647_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr647_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr646_regnum, sim_ppc_spr647_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr648_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr648_regnum, sim_ppc_spr649_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr649_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr648_regnum, sim_ppc_spr649_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr64_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr64_regnum, sim_ppc_spr65_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr650_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr650_regnum, sim_ppc_spr651_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr651_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr650_regnum, sim_ppc_spr651_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr652_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr652_regnum, sim_ppc_spr653_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr653_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr652_regnum, sim_ppc_spr653_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr654_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr654_regnum, sim_ppc_spr655_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr655_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr654_regnum, sim_ppc_spr655_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr656_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr656_regnum, sim_ppc_spr657_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr657_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr656_regnum, sim_ppc_spr657_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr658_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr658_regnum, sim_ppc_spr659_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr659_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr658_regnum, sim_ppc_spr659_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr65_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr64_regnum, sim_ppc_spr65_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr660_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr660_regnum, sim_ppc_spr661_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr661_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr660_regnum, sim_ppc_spr661_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr662_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr662_regnum, sim_ppc_spr663_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr663_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr662_regnum, sim_ppc_spr663_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr664_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr664_regnum, sim_ppc_spr665_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr665_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr664_regnum, sim_ppc_spr665_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr666_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr666_regnum, sim_ppc_spr667_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr667_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr666_regnum, sim_ppc_spr667_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr668_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr668_regnum, sim_ppc_spr669_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr669_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr668_regnum, sim_ppc_spr669_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr66_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr66_regnum, sim_ppc_spr67_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr670_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr670_regnum, sim_ppc_spr671_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr671_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr670_regnum, sim_ppc_spr671_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr672_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr672_regnum, sim_ppc_spr673_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr673_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr672_regnum, sim_ppc_spr673_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr674_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr674_regnum, sim_ppc_spr675_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr675_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr674_regnum, sim_ppc_spr675_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr676_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr676_regnum, sim_ppc_spr677_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr677_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr676_regnum, sim_ppc_spr677_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr678_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr678_regnum, sim_ppc_spr679_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr679_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr678_regnum, sim_ppc_spr679_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr67_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr66_regnum, sim_ppc_spr67_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr680_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr680_regnum, sim_ppc_spr681_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr681_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr680_regnum, sim_ppc_spr681_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr682_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr682_regnum, sim_ppc_spr683_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr683_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr682_regnum, sim_ppc_spr683_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr684_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr684_regnum, sim_ppc_spr685_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr685_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr684_regnum, sim_ppc_spr685_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr686_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr686_regnum, sim_ppc_spr687_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr687_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr686_regnum, sim_ppc_spr687_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr688_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr688_regnum, sim_ppc_spr689_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr689_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr688_regnum, sim_ppc_spr689_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr68_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr68_regnum, sim_ppc_spr69_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr690_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr690_regnum, sim_ppc_spr691_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr691_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr690_regnum, sim_ppc_spr691_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr692_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr692_regnum, sim_ppc_spr693_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr693_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr692_regnum, sim_ppc_spr693_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr694_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr694_regnum, sim_ppc_spr695_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr695_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr694_regnum, sim_ppc_spr695_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr696_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr696_regnum, sim_ppc_spr697_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr697_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr696_regnum, sim_ppc_spr697_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr698_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr698_regnum, sim_ppc_spr699_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr699_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr698_regnum, sim_ppc_spr699_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr69_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr68_regnum, sim_ppc_spr69_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr6_regnum, sim_ppc_spr7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr700_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr700_regnum, sim_ppc_spr701_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr701_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr700_regnum, sim_ppc_spr701_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr702_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr702_regnum, sim_ppc_spr703_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr703_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr702_regnum, sim_ppc_spr703_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr704_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr704_regnum, sim_ppc_spr705_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr705_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr704_regnum, sim_ppc_spr705_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr706_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr706_regnum, sim_ppc_spr707_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr707_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr706_regnum, sim_ppc_spr707_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr708_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr708_regnum, sim_ppc_spr709_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr709_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr708_regnum, sim_ppc_spr709_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr70_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr70_regnum, sim_ppc_spr71_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr710_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr710_regnum, sim_ppc_spr711_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr711_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr710_regnum, sim_ppc_spr711_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr712_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr712_regnum, sim_ppc_spr713_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr713_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr712_regnum, sim_ppc_spr713_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr714_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr714_regnum, sim_ppc_spr715_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr715_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr714_regnum, sim_ppc_spr715_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr716_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr716_regnum, sim_ppc_spr717_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr717_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr716_regnum, sim_ppc_spr717_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr718_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr718_regnum, sim_ppc_spr719_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr719_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr718_regnum, sim_ppc_spr719_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr71_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr70_regnum, sim_ppc_spr71_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr720_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr720_regnum, sim_ppc_spr721_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr721_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr720_regnum, sim_ppc_spr721_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr722_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr722_regnum, sim_ppc_spr723_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr723_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr722_regnum, sim_ppc_spr723_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr724_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr724_regnum, sim_ppc_spr725_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr725_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr724_regnum, sim_ppc_spr725_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr726_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr726_regnum, sim_ppc_spr727_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr727_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr726_regnum, sim_ppc_spr727_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr728_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr728_regnum, sim_ppc_spr729_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr729_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr728_regnum, sim_ppc_spr729_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr72_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr72_regnum, sim_ppc_spr73_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr730_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr730_regnum, sim_ppc_spr731_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr731_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr730_regnum, sim_ppc_spr731_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr732_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr732_regnum, sim_ppc_spr733_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr733_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr732_regnum, sim_ppc_spr733_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr734_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr734_regnum, sim_ppc_spr735_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr735_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr734_regnum, sim_ppc_spr735_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr736_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr736_regnum, sim_ppc_spr737_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr737_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr736_regnum, sim_ppc_spr737_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr738_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr738_regnum, sim_ppc_spr739_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr739_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr738_regnum, sim_ppc_spr739_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr73_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr72_regnum, sim_ppc_spr73_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr740_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr740_regnum, sim_ppc_spr741_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr741_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr740_regnum, sim_ppc_spr741_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr742_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr742_regnum, sim_ppc_spr743_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr743_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr742_regnum, sim_ppc_spr743_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr744_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr744_regnum, sim_ppc_spr745_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr745_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr744_regnum, sim_ppc_spr745_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr746_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr746_regnum, sim_ppc_spr747_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr747_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr746_regnum, sim_ppc_spr747_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr748_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr748_regnum, sim_ppc_spr749_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr749_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr748_regnum, sim_ppc_spr749_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr74_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr74_regnum, sim_ppc_spr75_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr750_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr750_regnum, sim_ppc_spr751_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr751_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr750_regnum, sim_ppc_spr751_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr752_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr752_regnum, sim_ppc_spr753_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr753_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr752_regnum, sim_ppc_spr753_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr754_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr754_regnum, sim_ppc_spr755_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr755_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr754_regnum, sim_ppc_spr755_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr756_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr756_regnum, sim_ppc_spr757_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr757_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr756_regnum, sim_ppc_spr757_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr758_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr758_regnum, sim_ppc_spr759_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr759_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr758_regnum, sim_ppc_spr759_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr75_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr74_regnum, sim_ppc_spr75_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr760_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr760_regnum, sim_ppc_spr761_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr761_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr760_regnum, sim_ppc_spr761_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr762_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr762_regnum, sim_ppc_spr763_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr763_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr762_regnum, sim_ppc_spr763_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr764_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr764_regnum, sim_ppc_spr765_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr765_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr764_regnum, sim_ppc_spr765_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr766_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr766_regnum, sim_ppc_spr767_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr767_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr766_regnum, sim_ppc_spr767_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr768_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr768_regnum, sim_ppc_spr769_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr769_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr768_regnum, sim_ppc_spr769_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr76_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr76_regnum, sim_ppc_spr77_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr770_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr770_regnum, sim_ppc_spr771_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr771_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr770_regnum, sim_ppc_spr771_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr772_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr772_regnum, sim_ppc_spr773_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr773_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr772_regnum, sim_ppc_spr773_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr774_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr774_regnum, sim_ppc_spr775_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr775_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr774_regnum, sim_ppc_spr775_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr776_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr776_regnum, sim_ppc_spr777_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr777_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr776_regnum, sim_ppc_spr777_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr778_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr778_regnum, sim_ppc_spr779_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr779_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr778_regnum, sim_ppc_spr779_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr77_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr76_regnum, sim_ppc_spr77_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr780_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr780_regnum, sim_ppc_spr781_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr781_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr780_regnum, sim_ppc_spr781_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr782_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr782_regnum, sim_ppc_spr783_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr783_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr782_regnum, sim_ppc_spr783_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr784_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr784_regnum, sim_ppc_spr785_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr785_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr784_regnum, sim_ppc_spr785_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr786_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr786_regnum, sim_ppc_spr787_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr787_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr786_regnum, sim_ppc_spr787_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr788_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr788_regnum, sim_ppc_spr789_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr789_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr788_regnum, sim_ppc_spr789_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr78_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr78_regnum, sim_ppc_spr79_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr790_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr790_regnum, sim_ppc_spr791_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr791_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr790_regnum, sim_ppc_spr791_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr792_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr792_regnum, sim_ppc_spr793_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr793_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr792_regnum, sim_ppc_spr793_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr794_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr794_regnum, sim_ppc_spr795_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr795_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr794_regnum, sim_ppc_spr795_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr796_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr796_regnum, sim_ppc_spr797_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr797_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr796_regnum, sim_ppc_spr797_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr798_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr798_regnum, sim_ppc_spr799_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr799_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr798_regnum, sim_ppc_spr799_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr79_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr78_regnum, sim_ppc_spr79_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr6_regnum, sim_ppc_spr7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr800_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr800_regnum, sim_ppc_spr801_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr801_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr800_regnum, sim_ppc_spr801_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr802_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr802_regnum, sim_ppc_spr803_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr803_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr802_regnum, sim_ppc_spr803_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr804_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr804_regnum, sim_ppc_spr805_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr805_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr804_regnum, sim_ppc_spr805_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr806_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr806_regnum, sim_ppc_spr807_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr807_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr806_regnum, sim_ppc_spr807_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr808_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr808_regnum, sim_ppc_spr809_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr809_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr808_regnum, sim_ppc_spr809_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr80_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr80_regnum, sim_ppc_spr81_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr810_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr810_regnum, sim_ppc_spr811_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr811_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr810_regnum, sim_ppc_spr811_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr812_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr812_regnum, sim_ppc_spr813_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr813_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr812_regnum, sim_ppc_spr813_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr814_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr814_regnum, sim_ppc_spr815_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr815_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr814_regnum, sim_ppc_spr815_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr816_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr816_regnum, sim_ppc_spr817_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr817_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr816_regnum, sim_ppc_spr817_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr818_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr818_regnum, sim_ppc_spr819_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr819_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr818_regnum, sim_ppc_spr819_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr81_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr80_regnum, sim_ppc_spr81_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr820_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr820_regnum, sim_ppc_spr821_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr821_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr820_regnum, sim_ppc_spr821_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr822_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr822_regnum, sim_ppc_spr823_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr823_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr822_regnum, sim_ppc_spr823_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr824_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr824_regnum, sim_ppc_spr825_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr825_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr824_regnum, sim_ppc_spr825_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr826_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr826_regnum, sim_ppc_spr827_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr827_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr826_regnum, sim_ppc_spr827_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr828_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr828_regnum, sim_ppc_spr829_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr829_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr828_regnum, sim_ppc_spr829_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr82_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr82_regnum, sim_ppc_spr83_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr830_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr830_regnum, sim_ppc_spr831_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr831_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr830_regnum, sim_ppc_spr831_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr832_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr832_regnum, sim_ppc_spr833_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr833_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr832_regnum, sim_ppc_spr833_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr834_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr834_regnum, sim_ppc_spr835_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr835_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr834_regnum, sim_ppc_spr835_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr836_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr836_regnum, sim_ppc_spr837_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr837_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr836_regnum, sim_ppc_spr837_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr838_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr838_regnum, sim_ppc_spr839_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr839_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr838_regnum, sim_ppc_spr839_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr83_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr82_regnum, sim_ppc_spr83_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr840_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr840_regnum, sim_ppc_spr841_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr841_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr840_regnum, sim_ppc_spr841_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr842_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr842_regnum, sim_ppc_spr843_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr843_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr842_regnum, sim_ppc_spr843_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr844_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr844_regnum, sim_ppc_spr845_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr845_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr844_regnum, sim_ppc_spr845_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr846_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr846_regnum, sim_ppc_spr847_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr847_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr846_regnum, sim_ppc_spr847_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr848_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr848_regnum, sim_ppc_spr849_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr849_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr848_regnum, sim_ppc_spr849_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr84_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr84_regnum, sim_ppc_spr85_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr850_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr850_regnum, sim_ppc_spr851_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr851_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr850_regnum, sim_ppc_spr851_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr852_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr852_regnum, sim_ppc_spr853_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr853_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr852_regnum, sim_ppc_spr853_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr854_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr854_regnum, sim_ppc_spr855_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr855_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr854_regnum, sim_ppc_spr855_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr856_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr856_regnum, sim_ppc_spr857_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr857_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr856_regnum, sim_ppc_spr857_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr858_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr858_regnum, sim_ppc_spr859_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr859_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr858_regnum, sim_ppc_spr859_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr85_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr84_regnum, sim_ppc_spr85_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr860_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr860_regnum, sim_ppc_spr861_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr861_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr860_regnum, sim_ppc_spr861_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr862_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr862_regnum, sim_ppc_spr863_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr863_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr862_regnum, sim_ppc_spr863_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr864_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr864_regnum, sim_ppc_spr865_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr865_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr864_regnum, sim_ppc_spr865_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr866_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr866_regnum, sim_ppc_spr867_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr867_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr866_regnum, sim_ppc_spr867_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr868_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr868_regnum, sim_ppc_spr869_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr869_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr868_regnum, sim_ppc_spr869_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr86_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr86_regnum, sim_ppc_spr87_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr870_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr870_regnum, sim_ppc_spr871_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr871_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr870_regnum, sim_ppc_spr871_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr872_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr872_regnum, sim_ppc_spr873_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr873_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr872_regnum, sim_ppc_spr873_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr874_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr874_regnum, sim_ppc_spr875_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr875_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr874_regnum, sim_ppc_spr875_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr876_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr876_regnum, sim_ppc_spr877_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr877_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr876_regnum, sim_ppc_spr877_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr878_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr878_regnum, sim_ppc_spr879_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr879_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr878_regnum, sim_ppc_spr879_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr87_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr86_regnum, sim_ppc_spr87_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr880_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr880_regnum, sim_ppc_spr881_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr881_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr880_regnum, sim_ppc_spr881_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr882_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr882_regnum, sim_ppc_spr883_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr883_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr882_regnum, sim_ppc_spr883_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr884_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr884_regnum, sim_ppc_spr885_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr885_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr884_regnum, sim_ppc_spr885_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr886_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr886_regnum, sim_ppc_spr887_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr887_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr886_regnum, sim_ppc_spr887_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr888_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr888_regnum, sim_ppc_spr889_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr889_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr888_regnum, sim_ppc_spr889_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr88_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr88_regnum, sim_ppc_spr89_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr890_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr890_regnum, sim_ppc_spr891_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr891_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr890_regnum, sim_ppc_spr891_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr892_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr892_regnum, sim_ppc_spr893_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr893_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr892_regnum, sim_ppc_spr893_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr894_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr894_regnum, sim_ppc_spr895_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr895_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr894_regnum, sim_ppc_spr895_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr896_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr896_regnum, sim_ppc_spr897_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr897_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr896_regnum, sim_ppc_spr897_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr898_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr898_regnum, sim_ppc_spr899_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr899_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr898_regnum, sim_ppc_spr899_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr89_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr88_regnum, sim_ppc_spr89_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr8_regnum, sim_ppc_spr9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr900_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr900_regnum, sim_ppc_spr901_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr901_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr900_regnum, sim_ppc_spr901_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr902_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr902_regnum, sim_ppc_spr903_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr903_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr902_regnum, sim_ppc_spr903_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr904_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr904_regnum, sim_ppc_spr905_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr905_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr904_regnum, sim_ppc_spr905_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr906_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr906_regnum, sim_ppc_spr907_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr907_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr906_regnum, sim_ppc_spr907_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr908_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr908_regnum, sim_ppc_spr909_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr909_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr908_regnum, sim_ppc_spr909_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr90_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr90_regnum, sim_ppc_spr91_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr910_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr910_regnum, sim_ppc_spr911_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr911_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr910_regnum, sim_ppc_spr911_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr912_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr912_regnum, sim_ppc_spr913_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr913_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr912_regnum, sim_ppc_spr913_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr914_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr914_regnum, sim_ppc_spr915_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr915_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr914_regnum, sim_ppc_spr915_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr916_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr916_regnum, sim_ppc_spr917_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr917_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr916_regnum, sim_ppc_spr917_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr918_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr918_regnum, sim_ppc_spr919_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr919_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr918_regnum, sim_ppc_spr919_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr91_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr90_regnum, sim_ppc_spr91_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr920_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr920_regnum, sim_ppc_spr921_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr921_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr920_regnum, sim_ppc_spr921_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr922_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr922_regnum, sim_ppc_spr923_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr923_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr922_regnum, sim_ppc_spr923_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr924_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr924_regnum, sim_ppc_spr925_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr925_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr924_regnum, sim_ppc_spr925_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr926_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr926_regnum, sim_ppc_spr927_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr927_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr926_regnum, sim_ppc_spr927_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr928_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr928_regnum, sim_ppc_spr929_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr929_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr928_regnum, sim_ppc_spr929_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr92_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr92_regnum, sim_ppc_spr93_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr930_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr930_regnum, sim_ppc_spr931_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr931_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr930_regnum, sim_ppc_spr931_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr932_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr932_regnum, sim_ppc_spr933_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr933_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr932_regnum, sim_ppc_spr933_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr934_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr934_regnum, sim_ppc_spr935_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr935_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr934_regnum, sim_ppc_spr935_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr936_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr936_regnum, sim_ppc_spr937_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr937_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr936_regnum, sim_ppc_spr937_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr938_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr938_regnum, sim_ppc_spr939_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr939_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr938_regnum, sim_ppc_spr939_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr93_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr92_regnum, sim_ppc_spr93_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr940_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr940_regnum, sim_ppc_spr941_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr941_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr940_regnum, sim_ppc_spr941_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr942_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr942_regnum, sim_ppc_spr943_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr943_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr942_regnum, sim_ppc_spr943_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr944_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr944_regnum, sim_ppc_spr945_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr945_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr944_regnum, sim_ppc_spr945_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr946_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr946_regnum, sim_ppc_spr947_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr947_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr946_regnum, sim_ppc_spr947_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr948_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr948_regnum, sim_ppc_spr949_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr949_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr948_regnum, sim_ppc_spr949_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr94_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr94_regnum, sim_ppc_spr95_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr950_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr950_regnum, sim_ppc_spr951_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr951_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr950_regnum, sim_ppc_spr951_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr952_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr952_regnum, sim_ppc_spr953_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr953_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr952_regnum, sim_ppc_spr953_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr954_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr954_regnum, sim_ppc_spr955_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr955_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr954_regnum, sim_ppc_spr955_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr956_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr956_regnum, sim_ppc_spr957_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr957_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr956_regnum, sim_ppc_spr957_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr958_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr958_regnum, sim_ppc_spr959_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr959_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr958_regnum, sim_ppc_spr959_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr95_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr94_regnum, sim_ppc_spr95_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr960_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr960_regnum, sim_ppc_spr961_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr961_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr960_regnum, sim_ppc_spr961_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr962_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr962_regnum, sim_ppc_spr963_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr963_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr962_regnum, sim_ppc_spr963_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr964_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr964_regnum, sim_ppc_spr965_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr965_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr964_regnum, sim_ppc_spr965_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr966_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr966_regnum, sim_ppc_spr967_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr967_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr966_regnum, sim_ppc_spr967_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr968_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr968_regnum, sim_ppc_spr969_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr969_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr968_regnum, sim_ppc_spr969_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr96_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr96_regnum, sim_ppc_spr97_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr970_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr970_regnum, sim_ppc_spr971_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr971_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr970_regnum, sim_ppc_spr971_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr972_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr972_regnum, sim_ppc_spr973_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr973_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr972_regnum, sim_ppc_spr973_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr974_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr974_regnum, sim_ppc_spr975_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr975_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr974_regnum, sim_ppc_spr975_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr976_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr976_regnum, sim_ppc_spr977_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr977_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr976_regnum, sim_ppc_spr977_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr978_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr978_regnum, sim_ppc_spr979_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr979_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr978_regnum, sim_ppc_spr979_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr97_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr96_regnum, sim_ppc_spr97_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr980_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr980_regnum, sim_ppc_spr981_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr981_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr980_regnum, sim_ppc_spr981_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr982_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr982_regnum, sim_ppc_spr983_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr983_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr982_regnum, sim_ppc_spr983_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr984_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr984_regnum, sim_ppc_spr985_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr985_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr984_regnum, sim_ppc_spr985_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr986_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr986_regnum, sim_ppc_spr987_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr987_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr986_regnum, sim_ppc_spr987_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr988_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr988_regnum, sim_ppc_spr989_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr989_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr988_regnum, sim_ppc_spr989_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr98_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr98_regnum, sim_ppc_spr99_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr990_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr990_regnum, sim_ppc_spr991_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr991_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr990_regnum, sim_ppc_spr991_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr992_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr992_regnum, sim_ppc_spr993_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr993_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr992_regnum, sim_ppc_spr993_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr994_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr994_regnum, sim_ppc_spr995_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr995_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr994_regnum, sim_ppc_spr995_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr996_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr996_regnum, sim_ppc_spr997_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr997_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr996_regnum, sim_ppc_spr997_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr998_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr998_regnum, sim_ppc_spr999_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr999_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr998_regnum, sim_ppc_spr999_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr99_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr98_regnum, sim_ppc_spr99_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_spr9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_spr8_regnum, sim_ppc_spr9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_sr9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_sr9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr0_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr0_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr10_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr10_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr11_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr11_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr12_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr12_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr13_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr13_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr14_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr14_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr15_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr15_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr16_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr16_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr17_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr17_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr18_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr18_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr19_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr19_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr1_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr1_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr20_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr20_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr21_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr21_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr22_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr22_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr23_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr23_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr24_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr24_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr25_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr25_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr26_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr26_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr27_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr27_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr28_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr28_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr29_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr29_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr2_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr2_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr30_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr30_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr31_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr31_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr3_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr3_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr4_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr4_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr5_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr5_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr6_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr6_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr7_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr7_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr8_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr8_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vr9_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vr9_regnum,$/;"	e	enum:sim_ppc_regnum
sim_ppc_vscr_regnum	include/gdb/sim-ppc.h	/^    sim_ppc_vscr_regnum,$/;"	e	enum:sim_ppc_regnum
sim_pre_argv_init	sim/common/sim-module.c	/^sim_pre_argv_init (SIM_DESC sd, const char *myname)$/;"	f
sim_prepare_for_program	sim/m68hc11/interp.c	/^sim_prepare_for_program (SIM_DESC sd, bfd* abfd)$/;"	f	file:
sim_print_help	sim/common/sim-options.c	/^sim_print_help (SIM_DESC sd, int is_command)$/;"	f
sim_profile_print_bar	sim/common/sim-profile.c	/^sim_profile_print_bar (SIM_DESC sd, sim_cpu *cpu, unsigned int width,$/;"	f
sim_profile_set_option	sim/common/sim-profile.c	/^sim_profile_set_option (SIM_DESC sd, const char *name, int idx, const char *arg)$/;"	f
sim_profile_size	sim/sh/interp.c	/^static int sim_profile_size = 17;$/;"	v	file:
sim_queue_bi_write	sim/common/cgen-par.c	/^void sim_queue_bi_write (SIM_CPU *cpu, BI *target, BI value)$/;"	f
sim_queue_fn_df_write	sim/common/cgen-par.c	/^void sim_queue_fn_df_write ($/;"	f
sim_queue_fn_di_write	sim/common/cgen-par.c	/^void sim_queue_fn_di_write ($/;"	f
sim_queue_fn_hi_write	sim/common/cgen-par.c	/^void sim_queue_fn_hi_write ($/;"	f
sim_queue_fn_mem_df_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_df_write ($/;"	f
sim_queue_fn_mem_di_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_di_write ($/;"	f
sim_queue_fn_mem_hi_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_hi_write ($/;"	f
sim_queue_fn_mem_qi_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_qi_write ($/;"	f
sim_queue_fn_mem_si_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_si_write ($/;"	f
sim_queue_fn_mem_xi_write	sim/common/cgen-par.c	/^void sim_queue_fn_mem_xi_write ($/;"	f
sim_queue_fn_pc_write	sim/common/cgen-par.c	/^void sim_queue_fn_pc_write ($/;"	f
sim_queue_fn_sf_write	sim/common/cgen-par.c	/^void sim_queue_fn_sf_write ($/;"	f
sim_queue_fn_si_write	sim/common/cgen-par.c	/^void sim_queue_fn_si_write ($/;"	f
sim_queue_fn_xi_write	sim/common/cgen-par.c	/^void sim_queue_fn_xi_write ($/;"	f
sim_queue_mem_df_write	sim/common/cgen-par.c	/^void sim_queue_mem_df_write (SIM_CPU *cpu, SI address, DF value)$/;"	f
sim_queue_mem_di_write	sim/common/cgen-par.c	/^void sim_queue_mem_di_write (SIM_CPU *cpu, SI address, DI value)$/;"	f
sim_queue_mem_hi_write	sim/common/cgen-par.c	/^void sim_queue_mem_hi_write (SIM_CPU *cpu, SI address, HI value)$/;"	f
sim_queue_mem_qi_write	sim/common/cgen-par.c	/^void sim_queue_mem_qi_write (SIM_CPU *cpu, SI address, QI value)$/;"	f
sim_queue_mem_si_write	sim/common/cgen-par.c	/^void sim_queue_mem_si_write (SIM_CPU *cpu, SI address, SI value)$/;"	f
sim_queue_mem_xi_write	sim/common/cgen-par.c	/^void sim_queue_mem_xi_write (SIM_CPU *cpu, SI address, SI *value)$/;"	f
sim_queue_pc_write	sim/common/cgen-par.c	/^void sim_queue_pc_write (SIM_CPU *cpu, USI value)$/;"	f
sim_queue_qi_write	sim/common/cgen-par.c	/^void sim_queue_qi_write (SIM_CPU *cpu, UQI *target, UQI value)$/;"	f
sim_queue_sf_write	sim/common/cgen-par.c	/^void sim_queue_sf_write (SIM_CPU *cpu, SI *target, SF value)$/;"	f
sim_queue_si_write	sim/common/cgen-par.c	/^void sim_queue_si_write (SIM_CPU *cpu, SI *target, SI value)$/;"	f
sim_read	sim/arm/wrapper.c	/^sim_read (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f
sim_read	sim/avr/interp.c	/^sim_read (SIM_DESC sd, SIM_ADDR addr, unsigned char *buffer, int size)$/;"	f
sim_read	sim/common/sim-hrw.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/d10v/interp.c	/^sim_read (SIM_DESC sd, SIM_ADDR addr, unsigned char *buffer, int size)$/;"	f
sim_read	sim/erc32/interf.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/h8300/compile.c	/^sim_read (SIM_DESC sd, SIM_ADDR addr, unsigned char *buffer, int size)$/;"	f
sim_read	sim/m32c/gdb-if.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/ppc/sim_calls.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/rl78/gdb-if.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/rx/gdb-if.c	/^sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)$/;"	f
sim_read	sim/sh/interp.c	/^sim_read (SIM_DESC sd, SIM_ADDR addr, unsigned char *buffer, int size)$/;"	f
sim_regno	gdb/ppc-tdep.h	/^    int *sim_regno;$/;"	m	struct:gdbarch_tdep
sim_regno	gdb/sim-regno.h	/^enum sim_regno {$/;"	g
sim_release	src-release.sh	/^sim_release()$/;"	f
sim_resume	sim/arm/wrapper.c	/^sim_resume (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f
sim_resume	sim/common/cgen-run.c	/^sim_resume (SIM_DESC sd, int step, int siggnal)$/;"	f
sim_resume	sim/common/sim-resume.c	/^sim_resume (SIM_DESC sd,$/;"	f
sim_resume	sim/erc32/interf.c	/^sim_resume(SIM_DESC sd, int step, int siggnal)$/;"	f
sim_resume	sim/m32c/gdb-if.c	/^sim_resume (SIM_DESC sd, int step, int sig_to_deliver)$/;"	f
sim_resume	sim/ppc/sim_calls.c	/^sim_resume (SIM_DESC sd, int step, int siggnal)$/;"	f
sim_resume	sim/rl78/gdb-if.c	/^sim_resume (SIM_DESC sd, int step, int sig_to_deliver)$/;"	f
sim_resume	sim/rx/gdb-if.c	/^sim_resume (SIM_DESC sd, int step, int sig_to_deliver)$/;"	f
sim_resume	sim/sh/interp.c	/^sim_resume (SIM_DESC sd, int step, int siggnal)$/;"	f
sim_rl78_bank0_r0_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r0_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r1_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r1_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r2_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r2_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r3_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r3_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r4_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r4_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r5_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r5_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r6_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r6_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank0_r7_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank0_r7_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r0_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r0_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r1_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r1_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r2_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r2_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r3_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r3_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r4_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r4_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r5_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r5_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r6_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r6_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank1_r7_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank1_r7_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r0_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r0_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r1_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r1_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r2_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r2_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r3_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r3_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r4_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r4_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r5_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r5_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r6_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r6_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank2_r7_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank2_r7_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r0_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r0_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r1_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r1_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r2_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r2_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r3_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r3_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r4_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r4_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r5_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r5_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r6_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r6_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_bank3_r7_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_bank3_r7_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_cs_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_cs_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_es_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_es_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_mem_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_mem_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_num_regs	include/gdb/sim-rl78.h	/^  sim_rl78_num_regs$/;"	e	enum:sim_rl78_regnum
sim_rl78_pc_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_pc_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_pmc_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_pmc_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_psw_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_psw_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_regnum	include/gdb/sim-rl78.h	/^enum sim_rl78_regnum$/;"	g
sim_rl78_sph_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_sph_regnum,$/;"	e	enum:sim_rl78_regnum
sim_rl78_spl_regnum	include/gdb/sim-rl78.h	/^  sim_rl78_spl_regnum,$/;"	e	enum:sim_rl78_regnum
sim_running	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	e	enum:sim_stop
sim_rx_acc_regnum	include/gdb/sim-rx.h	/^    sim_rx_acc_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_bpc_regnum	include/gdb/sim-rx.h	/^    sim_rx_bpc_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_bpsw_regnum	include/gdb/sim-rx.h	/^    sim_rx_bpsw_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_fintv_regnum	include/gdb/sim-rx.h	/^    sim_rx_fintv_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_fpsw_regnum	include/gdb/sim-rx.h	/^    sim_rx_fpsw_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_intb_regnum	include/gdb/sim-rx.h	/^    sim_rx_intb_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_isp_regnum	include/gdb/sim-rx.h	/^    sim_rx_isp_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_num_regs	include/gdb/sim-rx.h	/^    sim_rx_num_regs$/;"	e	enum:sim_rx_regnum
sim_rx_pc_regnum	include/gdb/sim-rx.h	/^    sim_rx_pc_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_ps_regnum	include/gdb/sim-rx.h	/^    sim_rx_ps_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r0_regnum	include/gdb/sim-rx.h	/^    sim_rx_r0_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r10_regnum	include/gdb/sim-rx.h	/^    sim_rx_r10_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r11_regnum	include/gdb/sim-rx.h	/^    sim_rx_r11_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r12_regnum	include/gdb/sim-rx.h	/^    sim_rx_r12_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r13_regnum	include/gdb/sim-rx.h	/^    sim_rx_r13_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r14_regnum	include/gdb/sim-rx.h	/^    sim_rx_r14_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r15_regnum	include/gdb/sim-rx.h	/^    sim_rx_r15_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r1_regnum	include/gdb/sim-rx.h	/^    sim_rx_r1_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r2_regnum	include/gdb/sim-rx.h	/^    sim_rx_r2_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r3_regnum	include/gdb/sim-rx.h	/^    sim_rx_r3_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r4_regnum	include/gdb/sim-rx.h	/^    sim_rx_r4_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r5_regnum	include/gdb/sim-rx.h	/^    sim_rx_r5_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r6_regnum	include/gdb/sim-rx.h	/^    sim_rx_r6_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r7_regnum	include/gdb/sim-rx.h	/^    sim_rx_r7_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r8_regnum	include/gdb/sim-rx.h	/^    sim_rx_r8_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_r9_regnum	include/gdb/sim-rx.h	/^    sim_rx_r9_regnum,$/;"	e	enum:sim_rx_regnum
sim_rx_regnum	include/gdb/sim-rx.h	/^enum sim_rx_regnum$/;"	g
sim_rx_usp_regnum	include/gdb/sim-rx.h	/^    sim_rx_usp_regnum,$/;"	e	enum:sim_rx_regnum
sim_signal_to_gdb_signal	sim/common/sim-signal.c	/^sim_signal_to_gdb_signal (SIM_DESC sd, SIM_SIGNAL sig)$/;"	f
sim_signal_to_host	sim/common/sim-signal.c	/^sim_signal_to_host (SIM_DESC sd, SIM_SIGNAL sig)$/;"	f
sim_signalled	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	e	enum:sim_stop
sim_size	sim/d10v/interp.c	/^sim_size (int power)$/;"	f	file:
sim_size	sim/sh/interp.c	/^sim_size (int power)$/;"	f	file:
sim_spr_register_name	sim/ppc/gdb-sim.c	/^sim_spr_register_name (int spr)$/;"	f
sim_state	sim/aarch64/sim-main.h	/^struct sim_state$/;"	s
sim_state	sim/arm/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/avr/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/bfin/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/cr16/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/cris/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/d10v/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/frv/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/ft32/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/h8300/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/iq2000/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/lm32/sim-main.h	/^struct sim_state$/;"	s
sim_state	sim/m32c/gdb-if.c	/^struct sim_state$/;"	s	file:
sim_state	sim/m32r/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/m68hc11/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/mcore/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/microblaze/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/mips/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/mn10300/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/moxie/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/msp430/sim-main.h	/^struct sim_state$/;"	s
sim_state	sim/or1k/sim-main.h	/^struct sim_state$/;"	s
sim_state	sim/ppc/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/rl78/gdb-if.c	/^struct sim_state$/;"	s	file:
sim_state	sim/rx/gdb-if.c	/^struct sim_state$/;"	s	file:
sim_state	sim/sh/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/sh64/sim-main.h	/^struct sim_state {$/;"	s
sim_state	sim/v850/sim-main.h	/^struct sim_state {$/;"	s
sim_state_alloc	sim/common/sim-utils.c	/^sim_state_alloc (SIM_OPEN_KIND kind,$/;"	f
sim_state_base	sim/common/sim-base.h	/^} sim_state_base;$/;"	t	typeref:struct:__anon638
sim_state_free	sim/common/sim-utils.c	/^sim_state_free (SIM_DESC sd)$/;"	f
sim_stop	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	g
sim_stop	sim/arm/wrapper.c	/^sim_stop (SIM_DESC sd ATTRIBUTE_UNUSED)$/;"	f
sim_stop	sim/common/sim-stop.c	/^sim_stop (SIM_DESC sd)$/;"	f
sim_stop	sim/erc32/erc32.c	/^sim_stop(SIM_DESC sd)$/;"	f
sim_stop	sim/m32c/gdb-if.c	/^sim_stop (SIM_DESC sd)$/;"	f
sim_stop	sim/ppc/sim_calls.c	/^sim_stop (SIM_DESC sd)$/;"	f
sim_stop	sim/rl78/gdb-if.c	/^sim_stop (SIM_DESC sd)$/;"	f
sim_stop	sim/rx/gdb-if.c	/^sim_stop (SIM_DESC sd)$/;"	f
sim_stop_reason	sim/arm/wrapper.c	/^sim_stop_reason (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f
sim_stop_reason	sim/common/sim-reason.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason, int *sigrc)$/;"	f
sim_stop_reason	sim/erc32/interf.c	/^sim_stop_reason(sd, reason, sigrc)$/;"	f
sim_stop_reason	sim/m32c/gdb-if.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason_p, int *sigrc_p)$/;"	f
sim_stop_reason	sim/ppc/sim_calls.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason, int *sigrc)$/;"	f
sim_stop_reason	sim/rl78/gdb-if.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason_p, int *sigrc_p)$/;"	f
sim_stop_reason	sim/rx/gdb-if.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason_p, int *sigrc_p)$/;"	f
sim_stop_reason	sim/sh/interp.c	/^sim_stop_reason (SIM_DESC sd, enum sim_stop *reason, int *sigrc)$/;"	f
sim_stopped	include/gdb/remote-sim.h	/^enum sim_stop { sim_running, sim_polling, sim_exited, sim_stopped, sim_signalled };$/;"	e	enum:sim_stop
sim_store_register	sim/common/sim-reg.c	/^sim_store_register (SIM_DESC sd, int rn, unsigned char *buf, int length)$/;"	f
sim_store_register	sim/erc32/interf.c	/^sim_store_register(sd, regno, value, length)$/;"	f
sim_store_register	sim/m32c/gdb-if.c	/^sim_store_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_store_register	sim/ppc/gdb-sim.c	/^sim_store_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_store_register	sim/rl78/gdb-if.c	/^sim_store_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_store_register	sim/rx/gdb-if.c	/^sim_store_register (SIM_DESC sd, int regno, unsigned char *buf, int length)$/;"	f
sim_syscall	sim/common/sim-syscall.c	/^sim_syscall (SIM_CPU *cpu, int func, long arg1, long arg2, long arg3, long arg4)$/;"	f
sim_syscall_multi	sim/common/sim-syscall.c	/^sim_syscall_multi (SIM_CPU *cpu, int func, long arg1, long arg2, long arg3,$/;"	f
sim_syscall_read_mem	sim/common/sim-syscall.c	/^sim_syscall_read_mem (host_callback *cb ATTRIBUTE_UNUSED, struct cb_syscall *sc,$/;"	f
sim_syscall_write_mem	sim/common/sim-syscall.c	/^sim_syscall_write_mem (host_callback *cb ATTRIBUTE_UNUSED, struct cb_syscall *sc,$/;"	f
sim_target_parse_arg_array	sim/arm/wrapper.c	/^sim_target_parse_arg_array (char ** argv)$/;"	f	file:
sim_target_parse_command_line	sim/arm/wrapper.c	/^sim_target_parse_command_line (int argc, char ** argv)$/;"	f	file:
sim_watch_point	sim/common/sim-watch.h	/^typedef struct _sim_watch_point sim_watch_point;$/;"	t	typeref:struct:_sim_watch_point
sim_watch_valid	sim/common/sim-events.c	/^sim_watch_valid (SIM_DESC sd,$/;"	f
sim_watchpoint_init	sim/common/sim-watch.c	/^sim_watchpoint_init (SIM_DESC sd)$/;"	f	file:
sim_watchpoint_install	sim/common/sim-watch.c	/^sim_watchpoint_install (SIM_DESC sd)$/;"	f
sim_watchpoint_install	sim/common/sim-watch.h	/^MODULE_INSTALL_FN sim_watchpoint_install;$/;"	v
sim_watchpoints	sim/common/sim-watch.h	/^} sim_watchpoints;$/;"	t	typeref:struct:_sim_watchpoints
sim_write	sim/arm/wrapper.c	/^sim_write (SIM_DESC sd ATTRIBUTE_UNUSED,$/;"	f
sim_write	sim/avr/interp.c	/^sim_write (SIM_DESC sd, SIM_ADDR addr, const unsigned char *buffer, int size)$/;"	f
sim_write	sim/common/sim-hrw.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/d10v/interp.c	/^sim_write (SIM_DESC sd, SIM_ADDR addr, const unsigned char *buffer, int size)$/;"	f
sim_write	sim/erc32/interf.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/h8300/compile.c	/^sim_write (SIM_DESC sd, SIM_ADDR addr, const unsigned char *buffer, int size)$/;"	f
sim_write	sim/m32c/gdb-if.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/ppc/sim_calls.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/rl78/gdb-if.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/rx/gdb-if.c	/^sim_write (SIM_DESC sd, SIM_ADDR mem, const unsigned char *buf, int length)$/;"	f
sim_write	sim/sh/interp.c	/^sim_write (SIM_DESC sd, SIM_ADDR addr, const unsigned char *buffer, int size)$/;"	f
sim_write_fn	sim/common/sim-utils.h	/^typedef int sim_write_fn (SIM_DESC sd, SIM_ADDR mem,$/;"	t
simd_cmp_op	opcodes/i386-dis.c	/^static struct op simd_cmp_op[] =$/;"	v	typeref:struct:op	file:
simd_imm_encoding	opcodes/aarch64-opc.c	/^} simd_imm_encoding;$/;"	t	typeref:struct:__anon12	file:
simd_imm_encoding_cmp	opcodes/aarch64-opc.c	/^simd_imm_encoding_cmp(const void *i1, const void *i2)$/;"	f	file:
simd_immediates	opcodes/aarch64-opc.c	/^static simd_imm_encoding simd_immediates[TOTAL_IMM_NB];$/;"	v	file:
simm32	sim/aarch64/decode.h	/^simm32 (uint32_t val, int hi, int lo)$/;"	f
simm64	sim/aarch64/decode.h	/^simm64 (uint64_t val, int hi, int lo)$/;"	f
simops	sim/cr16/cr16_sim.h	/^struct simops $/;"	s
simops	sim/d10v/d10v_sim.h	/^struct simops $/;"	s
simops	sim/mn10300/mn10300_sim.h	/^struct simops $/;"	s
simops	sim/v850/v850_sim.h	/^struct simops $/;"	s
simple	gdb/testsuite/gdb.cp/cmpd-minsyms.cc	/^   static int simple (void) { return 0; }$/;"	f	class:GDB
simple	gdb/testsuite/gdb.mi/var-cmd.c	/^	simpleton ***simple;$/;"	m	struct:anonymous::__anon2051::__anon2052::__anon2053	file:
simple_control	gdb/cli/cli-script.h	/^  simple_control,$/;"	e	enum:command_control_type
simple_dummy_einfo	bfd/simple.c	/^simple_dummy_einfo (const char *fmt ATTRIBUTE_UNUSED, ...)$/;"	f	file:
simple_dummy_multiple_definition	bfd/simple.c	/^simple_dummy_multiple_definition (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_dummy_reloc_dangerous	bfd/simple.c	/^simple_dummy_reloc_dangerous (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_dummy_reloc_overflow	bfd/simple.c	/^simple_dummy_reloc_overflow (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_dummy_unattached_reloc	bfd/simple.c	/^simple_dummy_unattached_reloc (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_dummy_undefined_symbol	bfd/simple.c	/^simple_dummy_undefined_symbol (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_dummy_warning	bfd/simple.c	/^simple_dummy_warning (struct bfd_link_info *link_info ATTRIBUTE_UNUSED,$/;"	f	file:
simple_env	sim/bfin/interp.c	/^static char * const simple_env[] = { "HOME=\/", "PATH=\/bin", NULL };$/;"	v	file:
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '&' simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '*' simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '+' simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '-' simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '@' simple_exp	\/* GDB extension *\/$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp '\/' simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp MOD simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp	:	simple_exp REM simple_exp \/* May need to be fixed to give correct Ada REM *\/$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp 	: 	simple_exp STARSTAR simple_exp$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp :	'+' simple_exp    %prec UNARY$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp :	'-' simple_exp    %prec UNARY$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp :	NOT simple_exp    %prec UNARY$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp : 	primary$/;"	l
simple_exp	gdb/ada-exp.y	/^simple_exp :    ABS simple_exp	   %prec UNARY$/;"	l
simple_expansion	libiberty/cp-demangle.c	/^  const char *simple_expansion;$/;"	m	struct:d_standard_sub_info	file:
simple_free_overlay_table	gdb/symfile.c	/^simple_free_overlay_table (void)$/;"	f	file:
simple_init_cpu	sim/frv/model.c	/^simple_init_cpu (SIM_CPU *cpu)$/;"	f	file:
simple_len	libiberty/cp-demangle.c	/^  int simple_len;$/;"	m	struct:d_standard_sub_info	file:
simple_mach	sim/frv/model.c	/^const SIM_MACH simple_mach =$/;"	v
simple_model_init	sim/frv/model.c	/^simple_model_init (SIM_CPU *cpu)$/;"	f	file:
simple_models	sim/frv/model.c	/^static const SIM_MODEL simple_models[] =$/;"	v	file:
simple_object_attributes	include/simple-object.h	/^typedef struct simple_object_attributes_struct simple_object_attributes;$/;"	t	typeref:struct:simple_object_attributes_struct
simple_object_attributes_merge	libiberty/simple-object.c	/^simple_object_attributes_merge (simple_object_attributes *to,$/;"	f
simple_object_attributes_struct	libiberty/simple-object-common.h	/^struct simple_object_attributes_struct$/;"	s
simple_object_coff_attributes	libiberty/simple-object-coff.c	/^struct simple_object_coff_attributes$/;"	s	file:
simple_object_coff_attributes_merge	libiberty/simple-object-coff.c	/^simple_object_coff_attributes_merge (void *todata, void *fromdata, int *err)$/;"	f	file:
simple_object_coff_fetch_attributes	libiberty/simple-object-coff.c	/^simple_object_coff_fetch_attributes (simple_object_read *sobj,$/;"	f	file:
simple_object_coff_find_sections	libiberty/simple-object-coff.c	/^simple_object_coff_find_sections (simple_object_read *sobj,$/;"	f	file:
simple_object_coff_functions	libiberty/simple-object-coff.c	/^const struct simple_object_functions simple_object_coff_functions =$/;"	v	typeref:struct:simple_object_functions
simple_object_coff_match	libiberty/simple-object-coff.c	/^simple_object_coff_match (unsigned char header[SIMPLE_OBJECT_MATCH_HEADER_LEN],$/;"	f	file:
simple_object_coff_read	libiberty/simple-object-coff.c	/^struct simple_object_coff_read$/;"	s	file:
simple_object_coff_read_strtab	libiberty/simple-object-coff.c	/^simple_object_coff_read_strtab (simple_object_read *sobj, size_t *strtab_size,$/;"	f	file:
simple_object_coff_release_attributes	libiberty/simple-object-coff.c	/^simple_object_coff_release_attributes (void *data)$/;"	f	file:
simple_object_coff_release_read	libiberty/simple-object-coff.c	/^simple_object_coff_release_read (void *data)$/;"	f	file:
simple_object_coff_release_write	libiberty/simple-object-coff.c	/^simple_object_coff_release_write (void *data)$/;"	f	file:
simple_object_coff_start_write	libiberty/simple-object-coff.c	/^simple_object_coff_start_write (void *attributes_data,$/;"	f	file:
simple_object_coff_write_filehdr	libiberty/simple-object-coff.c	/^simple_object_coff_write_filehdr (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_coff_write_scnhdr	libiberty/simple-object-coff.c	/^simple_object_coff_write_scnhdr (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_coff_write_to_file	libiberty/simple-object-coff.c	/^simple_object_coff_write_to_file (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_copy_lto_debug_sections	libiberty/simple-object.c	/^simple_object_copy_lto_debug_sections (simple_object_read *sobj,$/;"	f
simple_object_elf_attributes	libiberty/simple-object-elf.c	/^struct simple_object_elf_attributes$/;"	s	file:
simple_object_elf_attributes_merge	libiberty/simple-object-elf.c	/^simple_object_elf_attributes_merge (void *todata, void *fromdata, int *err)$/;"	f	file:
simple_object_elf_copy_lto_debug_sections	libiberty/simple-object-elf.c	/^simple_object_elf_copy_lto_debug_sections (simple_object_read *sobj,$/;"	f	file:
simple_object_elf_fetch_attributes	libiberty/simple-object-elf.c	/^simple_object_elf_fetch_attributes (simple_object_read *sobj,$/;"	f	file:
simple_object_elf_find_sections	libiberty/simple-object-elf.c	/^simple_object_elf_find_sections (simple_object_read *sobj,$/;"	f	file:
simple_object_elf_functions	libiberty/simple-object-elf.c	/^const struct simple_object_functions simple_object_elf_functions =$/;"	v	typeref:struct:simple_object_functions
simple_object_elf_match	libiberty/simple-object-elf.c	/^simple_object_elf_match (unsigned char header[SIMPLE_OBJECT_MATCH_HEADER_LEN],$/;"	f	file:
simple_object_elf_read	libiberty/simple-object-elf.c	/^struct simple_object_elf_read$/;"	s	file:
simple_object_elf_release_attributes	libiberty/simple-object-elf.c	/^simple_object_elf_release_attributes (void *data)$/;"	f	file:
simple_object_elf_release_read	libiberty/simple-object-elf.c	/^simple_object_elf_release_read (void *data)$/;"	f	file:
simple_object_elf_release_write	libiberty/simple-object-elf.c	/^simple_object_elf_release_write (void *data)$/;"	f	file:
simple_object_elf_start_write	libiberty/simple-object-elf.c	/^simple_object_elf_start_write (void *attributes_data,$/;"	f	file:
simple_object_elf_write	libiberty/simple-object-elf.c	/^struct simple_object_elf_write$/;"	s	file:
simple_object_elf_write_ehdr	libiberty/simple-object-elf.c	/^simple_object_elf_write_ehdr (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_elf_write_shdr	libiberty/simple-object-elf.c	/^simple_object_elf_write_shdr (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_elf_write_to_file	libiberty/simple-object-elf.c	/^simple_object_elf_write_to_file (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_fetch_attributes	libiberty/simple-object.c	/^simple_object_fetch_attributes (simple_object_read *sobj, const char **errmsg,$/;"	f
simple_object_fetch_big_16	libiberty/simple-object-common.h	/^simple_object_fetch_big_16 (const unsigned char *buf)$/;"	f
simple_object_fetch_big_32	libiberty/simple-object-common.h	/^simple_object_fetch_big_32 (const unsigned char *buf)$/;"	f
simple_object_fetch_big_32_ulong	libiberty/simple-object-common.h	/^simple_object_fetch_big_32_ulong (const unsigned char *buf)$/;"	f
simple_object_fetch_big_64	libiberty/simple-object-common.h	/^simple_object_fetch_big_64 (const unsigned char *buf)$/;"	f
simple_object_fetch_little_16	libiberty/simple-object-common.h	/^simple_object_fetch_little_16 (const unsigned char *buf)$/;"	f
simple_object_fetch_little_32	libiberty/simple-object-common.h	/^simple_object_fetch_little_32 (const unsigned char *buf)$/;"	f
simple_object_fetch_little_32_ulong	libiberty/simple-object-common.h	/^simple_object_fetch_little_32_ulong (const unsigned char *buf)$/;"	f
simple_object_fetch_little_64	libiberty/simple-object-common.h	/^simple_object_fetch_little_64 (const unsigned char *buf)$/;"	f
simple_object_find_section	libiberty/simple-object.c	/^simple_object_find_section (simple_object_read *sobj, const char *name,$/;"	f
simple_object_find_sections	libiberty/simple-object.c	/^simple_object_find_sections (simple_object_read *sobj,$/;"	f
simple_object_functions	libiberty/simple-object-common.h	/^struct simple_object_functions$/;"	s
simple_object_internal_read	libiberty/simple-object.c	/^simple_object_internal_read (int descriptor, off_t offset,$/;"	f
simple_object_internal_write	libiberty/simple-object.c	/^simple_object_internal_write (int descriptor, off_t offset,$/;"	f
simple_object_mach_o_attributes	libiberty/simple-object-mach-o.c	/^struct simple_object_mach_o_attributes$/;"	s	file:
simple_object_mach_o_attributes_merge	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_attributes_merge (void *todata, void *fromdata, int *err)$/;"	f	file:
simple_object_mach_o_fetch_attributes	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_fetch_attributes (simple_object_read *sobj,$/;"	f	file:
simple_object_mach_o_find_sections	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_find_sections (simple_object_read *sobj,$/;"	f	file:
simple_object_mach_o_functions	libiberty/simple-object-mach-o.c	/^const struct simple_object_functions simple_object_mach_o_functions =$/;"	v	typeref:struct:simple_object_functions
simple_object_mach_o_match	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_match ($/;"	f	file:
simple_object_mach_o_read	libiberty/simple-object-mach-o.c	/^struct simple_object_mach_o_read$/;"	s	file:
simple_object_mach_o_release_attributes	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_release_attributes (void *data)$/;"	f	file:
simple_object_mach_o_release_read	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_release_read (void *data)$/;"	f	file:
simple_object_mach_o_release_write	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_release_write (void *data)$/;"	f	file:
simple_object_mach_o_section_info	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_section_info (int is_big_endian, int is_32,$/;"	f	file:
simple_object_mach_o_segment	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_segment (simple_object_read *sobj, off_t offset,$/;"	f	file:
simple_object_mach_o_start_write	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_start_write (void *attributes_data,$/;"	f	file:
simple_object_mach_o_write_header	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_write_header (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_mach_o_write_section_header	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_write_section_header (simple_object_write *sobj,$/;"	f	file:
simple_object_mach_o_write_segment	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_write_segment (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_mach_o_write_to_file	libiberty/simple-object-mach-o.c	/^simple_object_mach_o_write_to_file (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_read	include/simple-object.h	/^typedef struct simple_object_read_struct simple_object_read;$/;"	t	typeref:struct:simple_object_read_struct
simple_object_read_struct	libiberty/simple-object-common.h	/^struct simple_object_read_struct$/;"	s
simple_object_release_attributes	libiberty/simple-object.c	/^simple_object_release_attributes (simple_object_attributes *attrs)$/;"	f
simple_object_release_read	libiberty/simple-object.c	/^simple_object_release_read (simple_object_read *sobj)$/;"	f
simple_object_release_write	libiberty/simple-object.c	/^simple_object_release_write (simple_object_write *sobj)$/;"	f
simple_object_set_big_16	libiberty/simple-object-common.h	/^simple_object_set_big_16 (unsigned char *buf, unsigned short val)$/;"	f
simple_object_set_big_32	libiberty/simple-object-common.h	/^simple_object_set_big_32 (unsigned char *buf, unsigned int val)$/;"	f
simple_object_set_big_32_ulong	libiberty/simple-object-common.h	/^simple_object_set_big_32_ulong (unsigned char *buf, ulong_type val)$/;"	f
simple_object_set_big_64	libiberty/simple-object-common.h	/^simple_object_set_big_64 (unsigned char *buf, ulong_type val)$/;"	f
simple_object_set_little_16	libiberty/simple-object-common.h	/^simple_object_set_little_16 (unsigned char *buf, unsigned short val)$/;"	f
simple_object_set_little_32	libiberty/simple-object-common.h	/^simple_object_set_little_32 (unsigned char *buf, unsigned int val)$/;"	f
simple_object_set_little_32_ulong	libiberty/simple-object-common.h	/^simple_object_set_little_32_ulong (unsigned char *buf, ulong_type val)$/;"	f
simple_object_set_little_64	libiberty/simple-object-common.h	/^simple_object_set_little_64 (unsigned char *buf, ulong_type val)$/;"	f
simple_object_start_read	libiberty/simple-object.c	/^simple_object_start_read (int descriptor, off_t offset,$/;"	f
simple_object_start_write	libiberty/simple-object.c	/^simple_object_start_write (simple_object_attributes *attrs,$/;"	f
simple_object_write	include/simple-object.h	/^typedef struct simple_object_write_struct simple_object_write;$/;"	t	typeref:struct:simple_object_write_struct
simple_object_write_add_data	libiberty/simple-object.c	/^simple_object_write_add_data (simple_object_write *sobj ATTRIBUTE_UNUSED,$/;"	f
simple_object_write_create_section	libiberty/simple-object.c	/^simple_object_write_create_section (simple_object_write *sobj, const char *name,$/;"	f
simple_object_write_section	include/simple-object.h	/^typedef struct simple_object_write_section_struct simple_object_write_section;$/;"	t	typeref:struct:simple_object_write_section_struct
simple_object_write_section_buffer	libiberty/simple-object-common.h	/^struct simple_object_write_section_buffer$/;"	s
simple_object_write_section_struct	libiberty/simple-object-common.h	/^struct simple_object_write_section_struct$/;"	s
simple_object_write_struct	libiberty/simple-object-common.h	/^struct simple_object_write_struct$/;"	s
simple_object_write_to_file	libiberty/simple-object.c	/^simple_object_write_to_file (simple_object_write *sobj, int descriptor,$/;"	f
simple_object_xcoff_attributes	libiberty/simple-object-xcoff.c	/^struct simple_object_xcoff_attributes$/;"	s	file:
simple_object_xcoff_attributes_merge	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_attributes_merge (void *todata, void *fromdata, int *err)$/;"	f	file:
simple_object_xcoff_fetch_attributes	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_fetch_attributes (simple_object_read *sobj,$/;"	f	file:
simple_object_xcoff_find_sections	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_find_sections (simple_object_read *sobj,$/;"	f	file:
simple_object_xcoff_functions	libiberty/simple-object-xcoff.c	/^const struct simple_object_functions simple_object_xcoff_functions =$/;"	v	typeref:struct:simple_object_functions
simple_object_xcoff_match	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_match (unsigned char header[SIMPLE_OBJECT_MATCH_HEADER_LEN],$/;"	f	file:
simple_object_xcoff_read	libiberty/simple-object-xcoff.c	/^struct simple_object_xcoff_read$/;"	s	file:
simple_object_xcoff_read_strtab	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_read_strtab (simple_object_read *sobj, size_t *strtab_size,$/;"	f	file:
simple_object_xcoff_release_attributes	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_release_attributes (void *data)$/;"	f	file:
simple_object_xcoff_release_read	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_release_read (void *data)$/;"	f	file:
simple_object_xcoff_release_write	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_release_write (void *data)$/;"	f	file:
simple_object_xcoff_start_write	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_start_write (void *attributes_data,$/;"	f	file:
simple_object_xcoff_write_filehdr	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_write_filehdr (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_object_xcoff_write_scnhdr	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_write_scnhdr (simple_object_write *sobj,$/;"	f	file:
simple_object_xcoff_write_to_file	libiberty/simple-object-xcoff.c	/^simple_object_xcoff_write_to_file (simple_object_write *sobj, int descriptor,$/;"	f	file:
simple_overlay_update	gdb/symfile.c	/^simple_overlay_update (struct obj_section *osect)$/;"	f
simple_overlay_update_1	gdb/symfile.c	/^simple_overlay_update_1 (struct obj_section *osect)$/;"	f	file:
simple_pid_list	gdb/gdbserver/linux-low.c	/^struct simple_pid_list$/;"	s	file:
simple_pid_list	gdb/linux-nat.c	/^struct simple_pid_list$/;"	s	file:
simple_read_overlay_table	gdb/symfile.c	/^simple_read_overlay_table (void)$/;"	f	file:
simple_restore_output_info	bfd/simple.c	/^simple_restore_output_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
simple_save_output_info	bfd/simple.c	/^simple_save_output_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
simple_search_memory	gdb/target.c	/^simple_search_memory (struct target_ops *ops,$/;"	f
simple_string	gdb/tui/tui-data.h	/^  tui_exec_info_content simple_string;	\/* Simple char based elements.  *\/$/;"	m	union:tui_which_element
simple_struct	gdb/testsuite/gdb.guile/scm-symbol.c	/^struct simple_struct$/;"	s	file:
simple_struct	gdb/testsuite/gdb.guile/scm-symtab.c	/^struct simple_struct$/;"	s	file:
simple_struct	gdb/testsuite/gdb.python/py-symbol.c	/^struct simple_struct$/;"	s	file:
simple_timing	sim/frv/model.c	/^static const INSN_TIMING simple_timing[] = {$/;"	v	file:
simple_verify_memory	gdb/target.c	/^simple_verify_memory (struct target_ops *ops,$/;"	f
simpleton	gdb/testsuite/gdb.mi/mi-var-child.c	/^typedef struct _simple_struct simpleton;$/;"	t	typeref:struct:_simple_struct	file:
simpleton	gdb/testsuite/gdb.mi/var-cmd.c	/^typedef struct _simple_struct simpleton;$/;"	t	typeref:struct:_simple_struct	file:
simstart	sim/erc32/sis.h	/^    uint64          simstart;$/;"	m	struct:pstate
simstat	sim/erc32/interf.c	/^int             simstat = OK;$/;"	v
simtime	sim/erc32/sis.h	/^    uint64          simtime;$/;"	m	struct:estate
simulation	sim/ppc/main.c	/^static psim *simulation = NULL;$/;"	v	file:
simulator	sim/mn10300/interp.c	/^SIM_DESC simulator;$/;"	v
simulator	sim/ppc/sim_calls.c	/^psim *simulator;$/;"	v
simulator	sim/v850/interp.c	/^SIM_DESC simulator;$/;"	v
simulator_command	gdb/remote-sim.c	/^simulator_command (const char *args, int from_tty)$/;"	f
simulator_sysroot	sim/common/syscall.c	/^char *simulator_sysroot = "";$/;"	v
sin	gdb/nat/linux-osdata.c	/^    struct sockaddr_in sin;$/;"	m	union:socket_addr	typeref:struct:socket_addr::sockaddr_in	file:
sin6	gdb/nat/linux-osdata.c	/^    struct sockaddr_in6 sin6;$/;"	m	union:socket_addr	typeref:struct:socket_addr::sockaddr_in6	file:
sinblah	gdb/testsuite/gdb.arch/mips16-thunks-sinfrob.c	/^sinblah (double d)$/;"	f
sinblah16	gdb/testsuite/gdb.arch/mips16-thunks-sinfrob16.c	/^sinblah16 (double d)$/;"	f
sindex	readline/macro.c	/^  int sindex;$/;"	m	struct:saved_macro	file:
sindf	sim/common/cgen-fpu.h	/^  DF (*sindf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
sinf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (sinf);$/;"	v
sinf	gdb/gnulib/import/math.in.h	1831;"	d
sinf	gdb/gnulib/import/math.in.h	1837;"	d
sinfrob	gdb/testsuite/gdb.arch/mips16-thunks-sinfrob.c	/^sinfrob (double d)$/;"	f
sinfrob16	gdb/testsuite/gdb.arch/mips16-thunks-sinfrob16.c	/^sinfrob16 (double d)$/;"	f
sinfunc	gdb/testsuite/gdb.arch/mips16-thunks-sinmain.c	/^double (*sinfunc) (double) = sinfrob;$/;"	v
sinfunc16	gdb/testsuite/gdb.arch/mips16-thunks-sinmain.c	/^double (*sinfunc16) (double) = sinfrob16;$/;"	v
single	opcodes/s12z-dis.c	/^single (bfd_vma memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
single_constructor	gdb/testsuite/gdb.cp/m-static.cc	/^  single_constructor () { }$/;"	f	class:single_constructor
single_constructor	gdb/testsuite/gdb.cp/m-static.cc	/^class single_constructor$/;"	c	file:
single_conv_t	opcodes/aarch64-opc.c	/^} single_conv_t;$/;"	t	typeref:union:__anon14	file:
single_inst	gdb/infcmd.c	/^  int single_inst;$/;"	m	struct:step_command_fsm	file:
single_precision	gdb/defs.h	/^    single_precision,$/;"	e	enum:precision_type
single_step	gdb/darwin-nat.h	/^  unsigned char single_step;$/;"	m	struct:darwin_thread_info
single_step	gdb/gdbserver/linux-low.c	/^single_step (struct lwp_info* lwp)$/;"	f	file:
single_step	gdb/gdbserver/win32-low.h	/^  void (*single_step) (win32_thread_info *th);$/;"	m	struct:win32_target_ops
single_step_breakpoint	gdb/gdbserver/mem-break.c	/^    single_step_breakpoint,$/;"	e	enum:bkpt_type	file:
single_step_breakpoint	gdb/gdbserver/mem-break.c	/^struct single_step_breakpoint$/;"	s	file:
single_step_breakpoint_inserted_here	gdb/gdbserver/mem-break.c	/^single_step_breakpoint_inserted_here (CORE_ADDR addr)$/;"	f
single_step_breakpoint_inserted_here_p	gdb/breakpoint.c	/^single_step_breakpoint_inserted_here_p (const address_space *aspace,$/;"	f
single_step_breakpoints	gdb/gdbthread.h	/^  struct breakpoint *single_step_breakpoints;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::breakpoint
single_step_through_delay	gdb/gdbarch.c	/^  gdbarch_single_step_through_delay_ftype *single_step_through_delay;$/;"	m	struct:gdbarch	file:
singledim	gdb/testsuite/gdb.fortran/multi-dim.f90	/^  integer :: singledim /;"	v	program:test
sinhelper	gdb/testsuite/gdb.arch/mips16-thunks-sin.c	/^sinhelper (double d)$/;"	f
sinhf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (sinhf);$/;"	v
sinhf	gdb/gnulib/import/math.in.h	1862;"	d
sinhf	gdb/gnulib/import/math.in.h	1868;"	d
sinl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (sinl);$/;"	v
sinl	gdb/gnulib/import/math.in.h	1846;"	d
sinl	gdb/gnulib/import/math.in.h	1852;"	d
sinmips16	gdb/testsuite/gdb.arch/mips16-thunks-sinmips16.c	/^sinmips16 (double d)$/;"	f
sinsf	sim/common/cgen-fpu.h	/^  SF (*sinsf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
sintf	sim/common/cgen-fpu.h	/^  TF (*sintf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
sinxf	sim/common/cgen-fpu.h	/^  XF (*sinxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
sio_stdio	sim/m68hc11/dv-m68hc11sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	e	enum:m68hc11sio::__anon526	file:
sio_stdio	sim/mips/dv-tx3904sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	e	enum:tx3904sio::__anon840	file:
sio_tcp	sim/m68hc11/dv-m68hc11sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	e	enum:m68hc11sio::__anon526	file:
sio_tcp	sim/mips/dv-tx3904sio.c	/^  enum {sio_tcp, sio_stdio} backend; \/* backend *\/$/;"	e	enum:tx3904sio::__anon840	file:
sirev	sim/bfin/machs.c	/^  int sirev;$/;"	m	struct:bfrom	file:
sirev	sim/bfin/machs.h	/^  unsigned int sirev, sirev_valid;$/;"	m	struct:bfin_board_data
sirev_valid	sim/bfin/machs.h	/^  unsigned int sirev, sirev_valid;$/;"	m	struct:bfin_board_data
sis_gdb_break	sim/erc32/interf.c	/^int             sis_gdb_break = 1;$/;"	v
sis_memory_read	sim/erc32/erc32.c	/^sis_memory_read(addr, data, length)$/;"	f
sis_memory_write	sim/erc32/erc32.c	/^sis_memory_write(addr, data, length)$/;"	f
sis_verbose	sim/erc32/func.c	/^int             sis_verbose = 0;$/;"	v
sis_version	sim/erc32/func.c	/^char           *sis_version = "2.7.5";$/;"	v
sival_int	gdb/fbsd-nat.c	/^  int sival_int;$/;"	m	union:sigval32	file:
sival_int	gdb/nat/aarch64-linux.h	/^  compat_int_t sival_int;$/;"	m	union:compat_sigval
sival_int	gdb/nat/amd64-linux-siginfo.c	/^  compat_int_t sival_int;$/;"	m	union:compat_sigval	file:
sival_int	gdb/nat/amd64-linux-siginfo.c	/^  nat_int_t sival_int;$/;"	m	union:nat_sigval	file:
sival_ptr	gdb/fbsd-nat.c	/^  uint32_t sival_ptr;$/;"	m	union:sigval32	file:
sival_ptr	gdb/nat/aarch64-linux.h	/^  compat_uptr_t sival_ptr;$/;"	m	union:compat_sigval
sival_ptr	gdb/nat/amd64-linux-siginfo.c	/^  compat_uptr_t sival_ptr;$/;"	m	union:compat_sigval	file:
sival_ptr	gdb/nat/amd64-linux-siginfo.c	/^  nat_uptr_t sival_ptr;$/;"	m	union:nat_sigval	file:
sixg_string_p	gdb/go-lang.c	/^sixg_string_p (struct type *type)$/;"	f	file:
sixteen_bit_offset_branch_op	gdb/cris-tdep.c	/^sixteen_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
size	bfd/arc-plt.h	/^  bfd_vma	  size;$/;"	m	struct:plt_reloc
size	bfd/bfd-in.h	/^  bfd_size_type size;$/;"	m	struct:_bfd_window
size	bfd/bfd-in.h	/^  unsigned int size;$/;"	m	struct:bfd_hash_table
size	bfd/bfd-in2.h	/^    bfd_size_type size;$/;"	m	struct:bfd_build_id
size	bfd/bfd-in2.h	/^  bfd_size_type size;$/;"	m	struct:_bfd_window
size	bfd/bfd-in2.h	/^  bfd_size_type size;$/;"	m	struct:bfd_section
size	bfd/bfd-in2.h	/^  int size;$/;"	m	struct:relax_table
size	bfd/bfd-in2.h	/^  int size;$/;"	m	struct:reloc_howto_struct
size	bfd/bfd-in2.h	/^  unsigned int size;$/;"	m	struct:bfd_hash_table
size	bfd/doc/chew.c	/^  unsigned long size;$/;"	m	struct:buffer	file:
size	bfd/dwarf2.c	/^  unsigned int		size;$/;"	m	struct:fileinfo	file:
size	bfd/dwarf2.c	/^  unsigned int size;$/;"	m	struct:dwarf_block	file:
size	bfd/ecofflink.c	/^  unsigned long size;$/;"	m	struct:shuffle	file:
size	bfd/elf-bfd.h	/^    size_t size;$/;"	m	struct:elf_link_virtual_table_entry
size	bfd/elf-bfd.h	/^  bfd_size_type size;$/;"	m	struct:elf_link_hash_entry
size	bfd/elf-bfd.h	/^  bfd_size_type size;$/;"	m	struct:sdt_note
size	bfd/elf-bfd.h	/^  unsigned int size;$/;"	m	struct:eh_cie_fde
size	bfd/elf-strtab.c	/^  size_t size;$/;"	m	struct:elf_strtab_hash	file:
size	bfd/elf-strtab.c	/^  size_t size;$/;"	m	struct:strtab_save	file:
size	bfd/elf32-m68k.c	/^  bfd_vma size;$/;"	m	struct:elf_m68k_plt_info	file:
size	bfd/elf32-nds32.c	/^  bfd_vma size;$/;"	m	struct:nds32_elf_blank	file:
size	bfd/elf32-xtensa.c	/^  unsigned size;$/;"	m	struct:xlate_map_entry	file:
size	bfd/elf64-ia64-vms.c	/^  unsigned char size[4];$/;"	m	struct:elf64_vms_transfer	file:
size	bfd/elf64-ia64-vms.c	/^  unsigned int size;$/;"	m	struct:elf64_ia64_link_hash_entry	file:
size	bfd/elf64-ia64-vms.c	/^  unsigned int size;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
size	bfd/elfnn-ia64.c	/^  unsigned int size;$/;"	m	struct:elfNN_ia64_link_hash_entry	file:
size	bfd/elfnn-ia64.c	/^  unsigned int size;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
size	bfd/hash.c	/^  bfd_size_type size;$/;"	m	struct:bfd_strtab_hash	file:
size	bfd/ihex.c	/^  bfd_size_type size;$/;"	m	struct:ihex_data_list	file:
size	bfd/libbfd-in.h	/^  bfd_size_type size;$/;"	m	struct:bfd_in_memory
size	bfd/libbfd.h	/^  bfd_size_type size;$/;"	m	struct:_bfd_window_internal
size	bfd/libbfd.h	/^  bfd_size_type size;$/;"	m	struct:bfd_in_memory
size	bfd/mach-o.c	/^  unsigned long size;$/;"	m	struct:mach_o_fat_archentry	file:
size	bfd/mach-o.h	/^  bfd_vma size;$/;"	m	struct:bfd_mach_o_section
size	bfd/mach-o.h	/^  unsigned long size;$/;"	m	struct:bfd_mach_o_thread_flavour
size	bfd/merge.c	/^  bfd_size_type size;$/;"	m	struct:sec_merge_hash	file:
size	bfd/mmo.c	/^    bfd_size_type size;$/;"	m	struct:mmo_data_list_struct	file:
size	bfd/peXXigen.c	/^  unsigned int	size;$/;"	m	struct:rsrc_leaf	file:
size	bfd/peicode.h	/^  unsigned int   size;$/;"	m	struct:__anon1009
size	bfd/som.c	/^  unsigned int size;$/;"	m	struct:reloc_queue	file:
size	bfd/srec.c	/^  bfd_size_type size;$/;"	m	struct:srec_data_list_struct	file:
size	bfd/tekhex.c	/^  bfd_size_type size;$/;"	m	struct:tekhex_data_list_struct	file:
size	bfd/verilog.c	/^  bfd_size_type size;$/;"	m	struct:verilog_data_list_struct	file:
size	bfd/vms-alpha.c	/^  unsigned int size;$/;"	m	struct:module	file:
size	bfd/vms.h	/^  unsigned short int size;$/;"	m	struct:vms_rec_wr
size	bfd/xcofflink.c	/^    bfd_size_type size;$/;"	m	struct:xcoff_link_hash_table::xcoff_link_size_list	file:
size	gdb/avr-tdep.c	/^  int size;$/;"	m	struct:avr_unwind_cache	file:
size	gdb/ax.h	/^    int size;$/;"	m	struct:agent_expr
size	gdb/btrace.h	/^  gdb_byte size;$/;"	m	struct:btrace_insn
size	gdb/common/btrace-common.h	/^  size_t size;$/;"	m	struct:btrace_data_pt
size	gdb/common/btrace-common.h	/^  unsigned int size;$/;"	m	struct:btrace_config_bts
size	gdb/common/btrace-common.h	/^  unsigned int size;$/;"	m	struct:btrace_config_pt
size	gdb/common/tdesc.h	/^  int size;$/;"	m	struct:tdesc_type_with_fields
size	gdb/compile/compile-object-load.c	/^  CORE_ADDR addr, size;$/;"	m	struct:munmap_list	file:
size	gdb/cris-tdep.c	/^  int size;$/;"	m	struct:cris_unwind_cache	file:
size	gdb/dcache.c	/^  int size;$/;"	m	struct:dcache_struct	file:
size	gdb/dictionary.c	/^  int (*size) (const struct dictionary *dict);$/;"	m	struct:dict_vector	file:
size	gdb/dwarf2expr.h	/^  ULONGEST size;$/;"	m	struct:dwarf_expr_piece
size	gdb/dwarf2loc.h	/^  size_t size;$/;"	m	struct:dwarf2_locexpr_baton
size	gdb/dwarf2loc.h	/^  size_t size;$/;"	m	struct:dwarf2_loclist_baton
size	gdb/dwarf2read.c	/^    size_t size;$/;"	m	struct:dwarf_block	file:
size	gdb/dwarf2read.h	/^  bfd_size_type size;$/;"	m	struct:dwarf2_section_info
size	gdb/gdb_bfd.c	/^  bfd_size_type size;$/;"	m	struct:gdb_bfd_section_data	file:
size	gdb/gdb_bfd.c	/^  off_t size;$/;"	m	struct:gdb_bfd_cache_search	file:
size	gdb/gdb_bfd.c	/^  off_t size;$/;"	m	struct:gdb_bfd_data	file:
size	gdb/gdbserver/linux-amd64-ipa.c	/^  int size;$/;"	m	struct:__anon1856	file:
size	gdb/gdbserver/linux-i386-ipa.c	/^  int size;$/;"	m	struct:__anon1854	file:
size	gdb/gdbserver/linux-low.h	/^  int size;$/;"	m	struct:regset_info
size	gdb/gdbserver/lynx-low.h	/^  int size;$/;"	m	struct:lynx_regset_info
size	gdb/gdbserver/xtensa-xtregs.c	/^  int   size;$/;"	m	struct:__anon1859	file:
size	gdb/go32-nat.c	/^  size_t size;$/;"	m	struct:__anon1832	file:
size	gdb/guile/scm-ports.c	/^  ULONGEST size;$/;"	m	struct:__anon1871	file:
size	gdb/jit.c	/^  ULONGEST size;$/;"	m	struct:target_buffer	file:
size	gdb/lm32-tdep.c	/^  int size;$/;"	m	struct:lm32_frame_cache	file:
size	gdb/m32r-tdep.c	/^  int size;$/;"	m	struct:m32r_unwind_cache	file:
size	gdb/m68hc11-tdep.c	/^  int size;$/;"	m	struct:m68hc11_unwind_cache	file:
size	gdb/macroexp.c	/^  int size;$/;"	m	struct:macro_buffer	file:
size	gdb/mips-tdep.c	/^  bfd_size_type size;$/;"	m	struct:mips_objfile_private	file:
size	gdb/moxie-tdep.c	/^  int size;$/;"	m	struct:moxie_unwind_cache	file:
size	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u32 size; \/* total meaningful regset content in bytes *\/$/;"	m	struct:user_sve_header
size	gdb/nat/linux-btrace.h	/^  size_t size;$/;"	m	struct:perf_event_buffer
size	gdb/parser-defs.h	/^  int size;$/;"	m	struct:type_stack
size	gdb/prologue-value.c	/^  CORE_ADDR size;$/;"	m	struct:pv_area::area_entry	file:
size	gdb/regcache.h	/^  int size;$/;"	m	struct:regcache_map_entry
size	gdb/regformats/regdef.h	/^  int size;$/;"	m	struct:reg
size	gdb/remote.c	/^  long size;$/;"	m	struct:memory_packet_config	file:
size	gdb/rs6000-aix-tdep.c	/^  int size;$/;"	m	struct:field_info	file:
size	gdb/spu-tdep.c	/^    int size;$/;"	m	struct:spu_prologue_data	file:
size	gdb/symtab.c	/^  unsigned int size;$/;"	m	struct:block_symbol_cache	file:
size	gdb/symtab.h	/^  unsigned long size;$/;"	m	struct:minimal_symbol
size	gdb/testsuite/gdb.base/bigcore.c	/^  size_t size;$/;"	m	struct:list	file:
size	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^static int size = 0;$/;"	v	file:
size	gdb/ui-file.h	/^  size_t size () const { return m_string.size (); }$/;"	f	class:string_file
size	gdb/valprint.h	/^    char size;$/;"	m	struct:format_data
size	gdb/xtensa-tdep.h	/^  int size;$/;"	m	struct:ctype_cache
size	gdb/xtensa-xtregs.c	/^  int size;$/;"	m	struct:__anon1752	file:
size	include/bfdlink.h	/^	  bfd_size_type size;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1498
size	include/bfdlink.h	/^	  unsigned int size;$/;"	m	struct:bfd_link_order::__anon1500::__anon1502
size	include/bfdlink.h	/^  bfd_size_type size;$/;"	m	struct:bfd_link_order
size	include/coff/xcoff.h	/^  char size[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr_big
size	include/coff/xcoff.h	/^  char size[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_hdr
size	include/elf/mips.h	/^  unsigned char size;$/;"	m	struct:__anon1482
size	include/elf/mips.h	/^  unsigned char size[1];$/;"	m	struct:__anon1481
size	include/elf/xtensa.h	/^  bfd_vma size;$/;"	m	struct:property_table_entry_t
size	include/gdb/callback.h	/^    int size;$/;"	m	struct:host_callback_struct::pipe_write_buffer
size	include/hashtab.h	/^  size_t size;$/;"	m	struct:htab
size	include/mach-o/external.h	/^  unsigned char size[4];	\/* Size of the member.  *\/$/;"	m	struct:mach_o_fat_arch_external
size	include/mach-o/external.h	/^  unsigned char size[4];        \/* Size in bytes of this section.  *\/$/;"	m	struct:mach_o_section_32_external
size	include/mach-o/external.h	/^  unsigned char size[8];        \/* Size in bytes of this section.  *\/$/;"	m	struct:mach_o_section_64_external
size	include/mach-o/external.h	/^  unsigned char size[8];$/;"	m	struct:mach_o_dyld_cache_mapping_info_external
size	include/opcode/cr16.h	/^  int size;$/;"	m	struct:__anon1331
size	include/opcode/cr16.h	/^  int size;$/;"	m	struct:__anon1332
size	include/opcode/cr16.h	/^  unsigned int size;$/;"	m	struct:__anon1330
size	include/opcode/crx.h	/^    int size;$/;"	m	struct:__anon1267
size	include/opcode/crx.h	/^    int size;$/;"	m	struct:__anon1268
size	include/opcode/crx.h	/^    unsigned int size;$/;"	m	struct:__anon1266
size	include/opcode/m68hc11.h	/^  unsigned char  size;$/;"	m	struct:m68hc11_opcode
size	include/opcode/m68hc11.h	/^  unsigned char size;$/;"	m	struct:m68hc12_opcode_alias
size	include/opcode/m68k.h	/^  unsigned int size;$/;"	m	struct:m68k_opcode
size	include/opcode/mips.h	/^  unsigned short size;$/;"	m	struct:mips_operand
size	include/opcode/msp430-decode.h	/^  int			size;		\/* Operand size in BITS.  *\/$/;"	m	struct:__anon1250
size	include/opcode/nios2.h	/^  unsigned size;		\/* Size in bytes of the instruction.  *\/$/;"	m	struct:nios2_opcode
size	include/opcode/rl78.h	/^  RL78_Size		size;$/;"	m	struct:__anon1379
size	include/opcode/rx.h	/^  RX_Size           size;$/;"	m	struct:__anon1405
size	include/opcode/rx.h	/^  RX_Size          size;$/;"	m	struct:__anon1404
size	include/opcode/tic6x.h	/^  unsigned int size;$/;"	m	struct:__anon1314
size	include/opcode/xgate.h	/^  unsigned int size;            \/* Opcode size in bytes.  *\/$/;"	m	struct:xgate_opcode
size	include/plugin-api.h	/^  uint64_t size;$/;"	m	struct:ld_plugin_symbol
size	include/vms/dcx.h	/^  unsigned char size[2];$/;"	m	struct:vms_dcxsbm
size	include/vms/dcx.h	/^  unsigned char size[4];$/;"	m	struct:vms_dcxmap
size	include/vms/dmt.h	/^  unsigned char size[4];$/;"	m	struct:vms_dmt_header
size	include/vms/dst.h	/^  unsigned char size[4];$/;"	m	struct:vms_dst_blkend
size	include/vms/dst.h	/^  unsigned char size[4];$/;"	m	struct:vms_dst_rtnend
size	include/vms/eeom.h	/^  unsigned char size[2];$/;"	m	struct:vms_eeom
size	include/vms/eiaf.h	/^  unsigned char size[4];$/;"	m	struct:vms_eiaf
size	include/vms/eicp.h	/^  unsigned char size[4];$/;"	m	struct:vms_eicp
size	include/vms/eiha.h	/^  unsigned char size[4];$/;"	m	struct:vms_eiha
size	include/vms/eihd.h	/^  unsigned char size[4];$/;"	m	struct:vms_eihd
size	include/vms/emh.h	/^  unsigned char size[2];$/;"	m	struct:vms_emh_common
size	include/vms/eobjrec.h	/^  unsigned char size[2];$/;"	m	struct:vms_eobjrec
size	include/vms/esdfm.h	/^  unsigned char size[2];$/;"	m	struct:vms_esdfm
size	include/vms/esdfv.h	/^  unsigned char size[2];$/;"	m	struct:vms_esdfv
size	include/vms/etir.h	/^  unsigned char size[2];$/;"	m	struct:vms_etir
size	include/vms/shl.h	/^  unsigned char size;$/;"	m	struct:vms_shl
size	libiberty/regex.c	/^  unsigned long int size;$/;"	m	struct:__anon1181	file:
size	libiberty/regex.c	/^  unsigned size;$/;"	m	struct:__anon1182	file:
size	libiberty/regex.c	/^  unsigned size;$/;"	m	struct:__anon1186	file:
size	libiberty/simple-object-common.h	/^  size_t size;$/;"	m	struct:simple_object_write_section_buffer
size	libiberty/simple-object-mach-o.c	/^  unsigned char size[4];	\/* Size in bytes of this section.  *\/$/;"	m	struct:mach_o_section_32	file:
size	libiberty/simple-object-mach-o.c	/^  unsigned char size[8];	\/* Size in bytes of this section.  *\/$/;"	m	struct:mach_o_section_64	file:
size	readline/examples/rlptytest.c	/^static struct winsize size;$/;"	v	typeref:struct:winsize	file:
size	readline/history.h	/^  int size;			\/* Number of slots allocated to this array. *\/$/;"	m	struct:_hist_state
size	sim/common/cgen-scache.h	/^  unsigned int size;$/;"	m	struct:cpu_scache
size	sim/common/dv-cfi.c	/^  unsigned size;$/;"	m	struct:cfi_erase_region	file:
size	sim/common/hw-properties.h	/^  hw_unit size;$/;"	m	struct:_range_property_spec
size	sim/common/hw-properties.h	/^  hw_unit size;$/;"	m	struct:_reg_property_spec
size	sim/cr16/cr16_sim.h	/^  int size;$/;"	m	struct:slot
size	sim/cr16/cr16_sim.h	/^  uint32 size;$/;"	m	struct:simops
size	sim/cr16/interp.c	/^  int size;$/;"	m	struct:hash_entry	file:
size	sim/d10v/d10v_sim.h	/^  int size;$/;"	m	struct:slot
size	sim/d10v/interp.c	/^  int size;$/;"	m	struct:hash_entry	file:
size	sim/h8300/writecode.c	/^  int size;$/;"	m	struct:__anon778	file:
size	sim/igen/table.c	/^  size_t size;$/;"	m	struct:_open_table	file:
size	sim/m68hc11/dv-m68hc11eepr.c	/^  unsigned      size;$/;"	m	struct:m68hc11eepr	file:
size	sim/m68hc11/dv-nvram.c	/^  unsigned        size;         \/* Size of ram.  *\/$/;"	m	struct:nvram	file:
size	sim/mips/dv-tx3904sio.c	/^  int size, used;$/;"	m	struct:tx3904sio_fifo	file:
size	sim/ppc/device.h	/^  device_unit size;$/;"	m	struct:_range_property_spec
size	sim/ppc/device.h	/^  device_unit size;$/;"	m	struct:_reg_property_spec
size	sim/ppc/hw_eeprom.c	/^  unsigned32 size;$/;"	m	struct:_hw_eeprom_reg_spec	file:
size	sim/ppc/hw_memory.c	/^  unsigned_cell size;$/;"	m	struct:_memory_reg_spec	file:
size	sim/ppc/hw_memory.c	/^  unsigned_word size;$/;"	m	struct:_hw_memory_chunk	file:
size	sim/ppc/hw_nvram.c	/^  unsigned32 size;$/;"	m	struct:_hw_nvram_reg_spec	file:
size	sim/ppc/hw_opic.c	/^  unsigned size;$/;"	m	struct:_opic_idu	file:
size	sim/ppc/hw_opic.c	/^  unsigned size;$/;"	m	struct:_opic_isu_block	file:
size	sim/ppc/hw_phb.c	/^  unsigned size;	$/;"	m	struct:_phb_space	file:
size	sim/ppc/registers.h	/^  int size;$/;"	m	struct:__anon929
size	sim/ppc/table.c	/^  size_t size;$/;"	m	struct:_open_table	file:
size	zlib/contrib/untgz/untgz.c	/^  char size[12];                \/* 124 *\/$/;"	m	struct:tar_header	file:
size	zlib/examples/enough.c	/^local size_t size;      \/* number of elements in num and done *\/$/;"	v
size	zlib/examples/gzappend.c	/^    int size;                   \/* 1 << size is bytes in buf *\/$/;"	m	struct:__anon997	file:
size	zlib/examples/zran.c	/^    int size;           \/* number of list entries allocated *\/$/;"	m	struct:access	file:
size	zlib/gzguts.h	/^    unsigned size;          \/* buffer size, zero if not allocated yet *\/$/;"	m	struct:__anon985
size	zlib/test/infcover.c	/^    size_t size;                \/* requested size of allocation *\/$/;"	m	struct:mem_item	file:
size1	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^      uint8_t size1[8];$/;"	m	union:__anon2001::__anon2002	file:
size16	opcodes/i386-opc.h	/^  unsigned int size16:1;$/;"	m	struct:i386_opcode_modifier
size2	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^      uint16_t size2[4];$/;"	m	union:__anon2001::__anon2002	file:
size2bytes	sim/rx/rx.c	/^static int size2bytes[] = {$/;"	v	file:
size32	opcodes/i386-opc.h	/^  unsigned int size32:1;$/;"	m	struct:i386_opcode_modifier
size4	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^      uint32_t size4[2];$/;"	m	union:__anon2001::__anon2002	file:
size64	opcodes/i386-opc.h	/^  unsigned int size64:1;$/;"	m	struct:i386_opcode_modifier
size8	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^      uint64_t size8[1];$/;"	m	union:__anon2001::__anon2002	file:
size8twice	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^      uint64_t size8twice[2];$/;"	m	union:__anon2001::__anon2002	file:
size_NFS_FHSIZE	gdb/linux-record.h	/^  int size_NFS_FHSIZE;$/;"	m	struct:linux_record_tdep
size_PAGE_SIZE	gdb/linux-record.h	/^  int size_PAGE_SIZE;$/;"	m	struct:linux_record_tdep
size_TASK_COMM_LEN	gdb/linux-record.h	/^  int size_TASK_COMM_LEN;$/;"	m	struct:linux_record_tdep
size__old_kernel_stat	gdb/linux-record.h	/^  int size__old_kernel_stat;$/;"	m	struct:linux_record_tdep
size_add_wrapv	gdb/gnulib/import/glob.c	/^size_add_wrapv (size_t a, size_t b, size_t *r)$/;"	f	file:
size_cap_user_data_t	gdb/linux-record.h	/^  int size_cap_user_data_t;$/;"	m	struct:linux_record_tdep
size_centralExtra	zlib/contrib/minizip/zip.c	/^    uLong size_centralExtra;$/;"	m	struct:__anon991	file:
size_centralExtraFree	zlib/contrib/minizip/zip.c	/^    uLong size_centralExtraFree; \/* Extra bytes allocated to the centralheader but that are not used *\/$/;"	m	struct:__anon991	file:
size_central_dir	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T size_central_dir;     \/* size of the central directory  *\/$/;"	m	struct:__anon995	file:
size_centralheader	zlib/contrib/minizip/zip.c	/^    uLong size_centralheader;   \/* size of the central header for cur file *\/$/;"	m	struct:__anon991	file:
size_changed	opcodes/cr16-dis.c	/^static int size_changed;$/;"	v	file:
size_changed	opcodes/crx-dis.c	/^static int size_changed;$/;"	v	file:
size_comment	zlib/contrib/minizip/unzip.h	/^    uLong size_comment;         \/* size of the global comment of the zipfile *\/$/;"	m	struct:unz_global_info64_s
size_comment	zlib/contrib/minizip/unzip.h	/^    uLong size_comment;         \/* size of the global comment of the zipfile *\/$/;"	m	struct:unz_global_info_s
size_diff	gdb/testsuite/gdb.python/py-xmethods.cc	/^G<T>::size_diff ()$/;"	f	class:dop::G
size_epoll_event	gdb/linux-record.h	/^  int size_epoll_event;$/;"	m	struct:linux_record_tdep
size_fd_set	gdb/linux-record.h	/^  int size_fd_set;$/;"	m	struct:linux_record_tdep
size_file_comment	zlib/contrib/minizip/unzip.h	/^    uLong size_file_comment;    \/* file comment length             2 bytes *\/$/;"	m	struct:unz_file_info64_s
size_file_comment	zlib/contrib/minizip/unzip.h	/^    uLong size_file_comment;    \/* file comment length             2 bytes *\/$/;"	m	struct:unz_file_info_s
size_file_extra	zlib/contrib/minizip/unzip.h	/^    uLong size_file_extra;      \/* extra field length              2 bytes *\/$/;"	m	struct:unz_file_info64_s
size_file_extra	zlib/contrib/minizip/unzip.h	/^    uLong size_file_extra;      \/* extra field length              2 bytes *\/$/;"	m	struct:unz_file_info_s
size_filename	zlib/contrib/minizip/unzip.h	/^    uLong size_filename;        \/* filename length                 2 bytes *\/$/;"	m	struct:unz_file_info64_s
size_filename	zlib/contrib/minizip/unzip.h	/^    uLong size_filename;        \/* filename length                 2 bytes *\/$/;"	m	struct:unz_file_info_s
size_flock	gdb/linux-record.h	/^  int size_flock;$/;"	m	struct:linux_record_tdep
size_flock64	gdb/linux-record.h	/^  int size_flock64;$/;"	m	struct:linux_record_tdep
size_fs_quota_stat	gdb/linux-record.h	/^  int size_fs_quota_stat;$/;"	m	struct:linux_record_tdep
size_gid_t	gdb/linux-record.h	/^  int size_gid_t;$/;"	m	struct:linux_record_tdep
size_global_entry_stubs	bfd/elf64-ppc.c	/^size_global_entry_stubs (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
size_hashed	gdb/dictionary.c	/^size_hashed (const struct dictionary *dict)$/;"	f	file:
size_hashed_expandable	gdb/dictionary.c	/^size_hashed_expandable (const struct dictionary *dict)$/;"	f	file:
size_hayes_esp_config	gdb/linux-record.h	/^  int size_hayes_esp_config;$/;"	m	struct:linux_record_tdep
size_if_dqblk	gdb/linux-record.h	/^  int size_if_dqblk;$/;"	m	struct:linux_record_tdep
size_int	gdb/linux-record.h	/^  int size_int;$/;"	m	struct:linux_record_tdep
size_io_event	gdb/linux-record.h	/^  int size_io_event;$/;"	m	struct:linux_record_tdep
size_iocb	gdb/linux-record.h	/^  int size_iocb;$/;"	m	struct:linux_record_tdep
size_iovec	gdb/linux-record.h	/^  int size_iovec;$/;"	m	struct:linux_record_tdep
size_itimerspec	gdb/linux-record.h	/^  int size_itimerspec;$/;"	m	struct:linux_record_tdep
size_itimerval	gdb/linux-record.h	/^  int size_itimerval;$/;"	m	struct:linux_record_tdep
size_keyword	gdb/guile/scm-disasm.c	/^static SCM size_keyword;$/;"	v	file:
size_keyword	gdb/guile/scm-ports.c	/^static SCM size_keyword;$/;"	v	file:
size_knfsd_fh	gdb/linux-record.h	/^  int size_knfsd_fh;$/;"	m	struct:linux_record_tdep
size_linear	gdb/dictionary.c	/^size_linear (const struct dictionary *dict)$/;"	f	file:
size_list	bfd/xcofflink.c	/^  *size_list;$/;"	m	struct:xcoff_link_hash_table	typeref:struct:xcoff_link_hash_table::xcoff_link_size_list	file:
size_local_extrafield	zlib/contrib/minizip/unzip.c	/^    uInt  size_local_extrafield;\/* size of the local extra field *\/$/;"	m	struct:__anon994	file:
size_loff_t	gdb/linux-record.h	/^  int size_loff_t;$/;"	m	struct:linux_record_tdep
size_long	gdb/linux-record.h	/^  int size_long;$/;"	m	struct:linux_record_tdep
size_mem_dqinfo	gdb/linux-record.h	/^  int size_mem_dqinfo;$/;"	m	struct:linux_record_tdep
size_mq_attr	gdb/linux-record.h	/^  int size_mq_attr;$/;"	m	struct:linux_record_tdep
size_msghdr	gdb/linux-record.h	/^  int size_msghdr;$/;"	m	struct:linux_record_tdep
size_msqid_ds	gdb/linux-record.h	/^  int size_msqid_ds;$/;"	m	struct:linux_record_tdep
size_mul	gdb/testsuite/gdb.python/py-xmethods.cc	/^G<T>::size_mul ()$/;"	f	class:dop::G
size_names	opcodes/rx-dis.c	/^static char const * size_names[RX_MAX_SIZE] =$/;"	v	file:
size_names	opcodes/visium-dis.c	/^static char *size_names[] = { "?", "b", "w", "?", "l", "?", "?", "?" };$/;"	v	file:
size_new_utsname	gdb/linux-record.h	/^  int size_new_utsname;$/;"	m	struct:linux_record_tdep
size_of_output_cie_fde	bfd/elf-eh-frame.c	/^size_of_output_cie_fde (struct eh_cie_fde *entry)$/;"	f	file:
size_of_register_frame	gdb/ia64-tdep.h	/^  int (*size_of_register_frame) (struct frame_info *this_frame, ULONGEST cfm);$/;"	m	struct:gdbarch_tdep
size_off_t	gdb/linux-record.h	/^  int size_off_t;$/;"	m	struct:linux_record_tdep
size_old_dirent	gdb/linux-record.h	/^  int size_old_dirent;$/;"	m	struct:linux_record_tdep
size_old_gid_t	gdb/linux-record.h	/^  int size_old_gid_t;$/;"	m	struct:linux_record_tdep
size_old_sigaction	gdb/linux-record.h	/^  int size_old_sigaction;$/;"	m	struct:linux_record_tdep
size_old_sigset_t	gdb/linux-record.h	/^  int size_old_sigset_t;$/;"	m	struct:linux_record_tdep
size_old_uid_t	gdb/linux-record.h	/^  int size_old_uid_t;$/;"	m	struct:linux_record_tdep
size_old_utsname	gdb/linux-record.h	/^  int size_old_utsname;$/;"	m	struct:linux_record_tdep
size_oldold_utsname	gdb/linux-record.h	/^  int size_oldold_utsname;$/;"	m	struct:linux_record_tdep
size_one_stub	bfd/elf32-m68hc1x.h	/^  bfd_boolean (* size_one_stub)  (struct bfd_hash_entry*, void*);$/;"	m	struct:m68hc11_elf_link_hash_table
size_one_stub	bfd/elf32-xgate.h	/^  bfd_boolean (*size_one_stub) (struct bfd_hash_entry*, void*);$/;"	m	struct:xgate_elf_link_hash_table
size_pid_t	gdb/linux-record.h	/^  int size_pid_t;$/;"	m	struct:linux_record_tdep
size_pointer	gdb/linux-record.h	/^  int size_pointer;$/;"	m	struct:linux_record_tdep
size_pollfd	gdb/linux-record.h	/^  int size_pollfd;$/;"	m	struct:linux_record_tdep
size_prime_index	include/hashtab.h	/^  unsigned int size_prime_index;$/;"	m	struct:htab
size_rlimit	gdb/linux-record.h	/^  int size_rlimit;$/;"	m	struct:linux_record_tdep
size_rusage	gdb/linux-record.h	/^  int size_rusage;$/;"	m	struct:linux_record_tdep
size_serial_icounter_struct	gdb/linux-record.h	/^  int size_serial_icounter_struct;$/;"	m	struct:linux_record_tdep
size_serial_struct	gdb/linux-record.h	/^  int size_serial_struct;$/;"	m	struct:linux_record_tdep
size_shmid_ds	gdb/linux-record.h	/^  int size_shmid_ds;$/;"	m	struct:linux_record_tdep
size_sigaction	gdb/linux-record.h	/^  int size_sigaction;$/;"	m	struct:linux_record_tdep
size_siginfo_t	gdb/linux-record.h	/^  int size_siginfo_t;$/;"	m	struct:linux_record_tdep
size_sigset_t	gdb/linux-record.h	/^  int size_sigset_t;$/;"	m	struct:linux_record_tdep
size_size_t	gdb/linux-record.h	/^  int size_size_t;$/;"	m	struct:linux_record_tdep
size_sockaddr	gdb/linux-record.h	/^  int size_sockaddr;$/;"	m	struct:linux_record_tdep
size_stack_t	gdb/linux-record.h	/^  int size_stack_t;$/;"	m	struct:linux_record_tdep
size_stat	gdb/linux-record.h	/^  int size_stat;$/;"	m	struct:linux_record_tdep
size_stat64	gdb/linux-record.h	/^  int size_stat64;$/;"	m	struct:linux_record_tdep
size_statfs	gdb/linux-record.h	/^  int size_statfs;$/;"	m	struct:linux_record_tdep
size_statfs64	gdb/linux-record.h	/^  int size_statfs64;$/;"	m	struct:linux_record_tdep
size_sysinfo	gdb/linux-record.h	/^  int size_sysinfo;$/;"	m	struct:linux_record_tdep
size_t	gdb/gnulib/import/glob-libc.h	/^typedef __SIZE_TYPE__ size_t;$/;"	t
size_t	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^typedef __SIZE_TYPE__ size_t;$/;"	t	file:
size_termios	gdb/linux-record.h	/^  int size_termios;$/;"	m	struct:linux_record_tdep
size_termios2	gdb/linux-record.h	/^  int size_termios2;$/;"	m	struct:linux_record_tdep
size_time_t	gdb/linux-record.h	/^  int size_time_t;$/;"	m	struct:linux_record_tdep
size_timespec	gdb/linux-record.h	/^  int size_timespec;$/;"	m	struct:linux_record_tdep
size_timeval	gdb/linux-record.h	/^  int size_timeval;$/;"	m	struct:linux_record_tdep
size_timex	gdb/linux-record.h	/^  int size_timex;$/;"	m	struct:linux_record_tdep
size_timezone	gdb/linux-record.h	/^  int size_timezone;$/;"	m	struct:linux_record_tdep
size_tms	gdb/linux-record.h	/^  int size_tms;$/;"	m	struct:linux_record_tdep
size_to_attach_size	sim/ppc/device_table.h	/^  device_size_to_attach_size_callback *size_to_attach_size;$/;"	m	struct:_device_convert_callbacks
size_uid_t	gdb/linux-record.h	/^  int size_uid_t;$/;"	m	struct:linux_record_tdep
size_ulong	gdb/linux-record.h	/^  int size_ulong;$/;"	m	struct:linux_record_tdep
size_user_desc	gdb/linux-record.h	/^  int size_user_desc;$/;"	m	struct:linux_record_tdep
size_ustat	gdb/linux-record.h	/^  int size_ustat;$/;"	m	struct:linux_record_tdep
size_winsize	gdb/linux-record.h	/^  int size_winsize;$/;"	m	struct:linux_record_tdep
sizeof	gdb/symfile-mem.c	/^gdb_static_assert (sizeof (CORE_ADDR) == sizeof (bfd_vma));$/;"	v
sizeof	gdb/symfile-mem.c	/^gdb_static_assert (sizeof (gdb_byte) == sizeof (bfd_byte));$/;"	v
sizeofUnwindCodes	include/coff/pe.h	/^  bfd_vma sizeofUnwindCodes;$/;"	m	struct:pex64_unwind_info
sizeof_argument_strings	sim/ppc/hw_init.c	/^sizeof_argument_strings(char **arg)$/;"	f	file:
sizeof_arguments	sim/ppc/hw_init.c	/^sizeof_arguments(char **arg)$/;"	f	file:
sizeof_array	sim/common/hw-properties.h	/^  unsigned sizeof_array;$/;"	m	struct:hw_property
sizeof_array	sim/ppc/device.h	/^  unsigned sizeof_array;$/;"	m	struct:_device_property
sizeof_code	sim/ppc/emul_chirp.c	/^  unsigned_word sizeof_code;$/;"	m	struct:_os_emul_data	file:
sizeof_condition	gdb/ppc-linux-nat.c	/^        uint32_t sizeof_condition;      \/* size of the DVC register.  *\/$/;"	m	struct:ppc_debug_info	file:
sizeof_cooked_registers	gdb/regcache.c	/^  long sizeof_cooked_registers;$/;"	m	struct:regcache_descr	file:
sizeof_dyn	bfd/elf-bfd.h	/^  unsigned char sizeof_rel, sizeof_rela, sizeof_sym, sizeof_dyn, sizeof_note;$/;"	m	struct:elf_size_info
sizeof_ehdr	bfd/elf-bfd.h	/^  unsigned char sizeof_ehdr, sizeof_phdr, sizeof_shdr;$/;"	m	struct:elf_size_info
sizeof_fields	include/opcode/cgen.h	/^  unsigned int sizeof_fields;$/;"	m	struct:cgen_cpu_desc
sizeof_file	sim/igen/gen-itable.c	/^  int sizeof_file;$/;"	m	struct:_itable_info	file:
sizeof_form	sim/igen/gen-itable.c	/^  int sizeof_form;$/;"	m	struct:_itable_info	file:
sizeof_fpregset	gdb/i386-tdep.h	/^  size_t sizeof_fpregset;$/;"	m	struct:gdbarch_tdep
sizeof_fpregset	gdb/sh-tdep.h	/^  int sizeof_fpregset;$/;"	m	struct:gdbarch_tdep
sizeof_fpregset	gdb/sparc-tdep.h	/^  size_t sizeof_fpregset;$/;"	m	struct:gdbarch_tdep
sizeof_g_packet	gdb/remote.c	/^  long sizeof_g_packet;$/;"	m	struct:remote_arch_state	file:
sizeof_gregset	gdb/i386-tdep.h	/^  size_t sizeof_gregset;$/;"	m	struct:gdbarch_tdep
sizeof_gregset	gdb/sh-tdep.h	/^  int sizeof_gregset;$/;"	m	struct:gdbarch_tdep
sizeof_gregset	gdb/sparc-tdep.h	/^  size_t sizeof_gregset;$/;"	m	struct:gdbarch_tdep
sizeof_hash_entry	bfd/elf-bfd.h	/^  unsigned char sizeof_hash_entry;$/;"	m	struct:elf_size_info
sizeof_htab	sim/ppc/emul_chirp.c	/^  unsigned_word sizeof_htab;$/;"	m	struct:_os_emul_data	file:
sizeof_idu_per_processor_register_block	sim/ppc/hw_opic.c	/^  sizeof_idu_per_processor_register_block = 0x1000,$/;"	e	enum:__anon912	file:
sizeof_init_array	sim/common/hw-properties.c	/^  unsigned sizeof_init_array;$/;"	m	struct:hw_property_data	file:
sizeof_init_array	sim/ppc/device.c	/^  unsigned sizeof_init_array;$/;"	m	struct:_device_property_entry	file:
sizeof_input	sim/common/dv-glue.c	/^  unsigned sizeof_input;$/;"	m	struct:hw_glue	file:
sizeof_input	sim/ppc/hw_glue.c	/^  unsigned sizeof_input;$/;"	m	struct:_hw_glue_device	file:
sizeof_interrupt_destination	sim/ppc/hw_opic.c	/^  unsigned sizeof_interrupt_destination;$/;"	m	struct:_hw_opic_device	file:
sizeof_interrupt_source	sim/ppc/hw_opic.c	/^  unsigned sizeof_interrupt_source;$/;"	m	struct:_hw_opic_device	file:
sizeof_isu_register_block	sim/ppc/hw_opic.c	/^  sizeof_isu_register_block = 32,$/;"	e	enum:__anon912	file:
sizeof_leaves	bfd/peXXigen.c	/^static unsigned int sizeof_leaves;$/;"	v	file:
sizeof_memory	sim/ppc/hw_eeprom.c	/^  unsigned sizeof_memory;$/;"	m	struct:_hw_eeprom_device	file:
sizeof_memory	sim/ppc/hw_nvram.c	/^  unsigned sizeof_memory;$/;"	m	struct:_hw_nvram_device	file:
sizeof_memory	sim/ppc/hw_shm.c	/^  unsigned sizeof_memory;$/;"	m	struct:_hw_shm_device	file:
sizeof_name	sim/igen/gen-itable.c	/^  int sizeof_name;$/;"	m	struct:_itable_info	file:
sizeof_note	bfd/elf-bfd.h	/^  unsigned char sizeof_rel, sizeof_rela, sizeof_sym, sizeof_dyn, sizeof_note;$/;"	m	struct:elf_size_info
sizeof_output	sim/common/dv-glue.c	/^  unsigned sizeof_output;$/;"	m	struct:hw_glue	file:
sizeof_output	sim/ppc/hw_glue.c	/^  unsigned sizeof_output;$/;"	m	struct:_hw_glue_device	file:
sizeof_pc	sim/common/sim-watch.h	/^  int sizeof_pc;$/;"	m	struct:_sim_watchpoints
sizeof_phdr	bfd/elf-bfd.h	/^  unsigned char sizeof_ehdr, sizeof_phdr, sizeof_shdr;$/;"	m	struct:elf_size_info
sizeof_pte	sim/ppc/vm.c	/^  sizeof_pte = 16,$/;"	e	enum:_om_page_tlb_constants	file:
sizeof_pte	sim/ppc/vm.c	/^  sizeof_pte = 8,$/;"	e	enum:_om_page_tlb_constants	file:
sizeof_pte_group	sim/ppc/vm.c	/^  sizeof_pte_group = 128,$/;"	e	enum:_om_page_tlb_constants	file:
sizeof_pte_group	sim/ppc/vm.c	/^  sizeof_pte_group = 64,$/;"	e	enum:_om_page_tlb_constants	file:
sizeof_raw_registers	gdb/regcache.c	/^  long sizeof_raw_registers;$/;"	m	struct:regcache_descr	file:
sizeof_register	gdb/regcache.c	/^  long *sizeof_register;$/;"	m	struct:regcache_descr	file:
sizeof_rel	bfd/elf-bfd.h	/^  unsigned char sizeof_rel, sizeof_rela, sizeof_sym, sizeof_dyn, sizeof_note;$/;"	m	struct:elf_size_info
sizeof_rela	bfd/elf-bfd.h	/^  unsigned char sizeof_rel, sizeof_rela, sizeof_sym, sizeof_dyn, sizeof_note;$/;"	m	struct:elf_size_info
sizeof_reloc	bfd/elfxx-x86.h	/^  unsigned int sizeof_reloc;$/;"	m	struct:elf_x86_link_hash_table
sizeof_sector	sim/ppc/hw_eeprom.c	/^  unsigned sizeof_sector;$/;"	m	struct:_hw_eeprom_device	file:
sizeof_segment_table_entry	sim/ppc/vm.c	/^  sizeof_segment_table_entry = 16,$/;"	e	enum:_om_segment_tlb_constants	file:
sizeof_segment_table_entry_group	sim/ppc/vm.c	/^  sizeof_segment_table_entry_group = 128,$/;"	e	enum:_om_segment_tlb_constants	file:
sizeof_shdr	bfd/elf-bfd.h	/^  unsigned char sizeof_ehdr, sizeof_phdr, sizeof_shdr;$/;"	m	struct:elf_size_info
sizeof_stack	sim/ppc/emul_chirp.c	/^  unsigned_word sizeof_stack;$/;"	m	struct:_os_emul_data	file:
sizeof_strings	bfd/peXXigen.c	/^static unsigned int sizeof_strings;$/;"	v	file:
sizeof_sym	bfd/elf-bfd.h	/^  unsigned char sizeof_rel, sizeof_rela, sizeof_sym, sizeof_dyn, sizeof_note;$/;"	m	struct:elf_size_info
sizeof_tables_and_entries	bfd/peXXigen.c	/^static unsigned int sizeof_tables_and_entries;$/;"	v	file:
sizeof_timer	sim/ppc/hw_opic.c	/^  unsigned sizeof_timer;$/;"	m	struct:_hw_opic_device	file:
sizeof_timer_register_block	sim/ppc/hw_opic.c	/^  sizeof_timer_register_block = 0x00040,$/;"	e	enum:__anon912	file:
sizeofcmds	bfd/mach-o.h	/^  unsigned long sizeofcmds;$/;"	m	struct:bfd_mach_o_header
sizeofcmds	include/mach-o/external.h	/^  unsigned char sizeofcmds[4];	\/* Total size of load commands.  *\/$/;"	m	struct:mach_o_header_external
sizeofcmds	libiberty/simple-object-mach-o.c	/^  unsigned char sizeofcmds[4];	\/* Total size of load commands.  *\/$/;"	m	struct:mach_o_header_32	file:
sizeofcmds	libiberty/simple-object-mach-o.c	/^  unsigned char sizeofcmds[4];	\/* Total size of load commands.  *\/$/;"	m	struct:mach_o_header_64	file:
sizes	gdb/dwarf2read.c	/^      const gdb_byte *sizes;$/;"	m	struct:dwp_hash_table::__anon1823::__anon1825	file:
skip	bfd/elf64-ppc.c	/^  unsigned long *skip;$/;"	m	struct:adjust_toc_info	file:
skip	include/opcode/aarch64.h	/^  unsigned skip:1;	\/* Operand is not completed if there is a fixup needed$/;"	m	struct:aarch64_opnd_info
skip	sim/testsuite/sim/bfin/brcc.s	/^skip:$/;"	l
skip	zlib/examples/gzappend.c	/^local void skip(file *in, unsigned n)$/;"	f
skip	zlib/gzguts.h	/^    z_off64_t skip;         \/* amount to skip (already rewound if backwards) *\/$/;"	m	struct:__anon985
skip1	sim/testsuite/sim/ft32/basic.s	/^skip1:          # skip the instruction after the call$/;"	l
skip1_test_skip_file_and_function	gdb/testsuite/gdb.base/skip1.c	/^skip1_test_skip_file_and_function (void)$/;"	f
skip2	sim/testsuite/sim/ft32/basic.s	/^skip2:$/;"	l
skip_2	sim/testsuite/sim/bfin/brcc.s	/^skip_2:$/;"	l
skip_abi_tag	gdb/utils.c	/^skip_abi_tag (const char **name)$/;"	f	file:
skip_artificial_frames	gdb/frame.c	/^skip_artificial_frames (struct frame_info *frame)$/;"	f	file:
skip_bytes	bfd/elf-eh-frame.c	/^skip_bytes (bfd_byte **iter, bfd_byte *end, bfd_size_type length)$/;"	f	file:
skip_cfa_op	bfd/elf-eh-frame.c	/^skip_cfa_op (bfd_byte **iter, bfd_byte *end, unsigned int encoded_ptr_width)$/;"	f	file:
skip_children	gdb/dwarf2read.c	/^skip_children (const struct die_reader_specs *reader, const gdb_byte *info_ptr)$/;"	f	file:
skip_command	gdb/skip.c	/^skip_command (const char *arg, int from_tty)$/;"	f	file:
skip_count	sim/cris/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/cris/cpuv10.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/cris/cpuv32.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/frv/cpu.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/frv/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/iq2000/cpu.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/iq2000/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/lm32/cpu.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/lm32/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/m32r/cpu.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/m32r/cpu2.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/m32r/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/m32r/cpux.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/or1k/cpu.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/or1k/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/sh64/cpuall.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/sh64/defs-compact.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_count	sim/sh64/defs-media.h	/^  char skip_count;$/;"	m	struct:argbuf
skip_delete_command	gdb/skip.c	/^skip_delete_command (const char *arg, int from_tty)$/;"	f	file:
skip_depth	gdb/xml-support.c	/^  int skip_depth;$/;"	m	struct:xinclude_parsing_data	file:
skip_digits	sim/igen/table.c	/^skip_digits (char *chp)$/;"	f
skip_disable_command	gdb/skip.c	/^skip_disable_command (const char *arg, int from_tty)$/;"	f	file:
skip_dlx_elf_hi16_reloc	bfd/elf32-dlx.c	/^static int skip_dlx_elf_hi16_reloc = 0;$/;"	v	file:
skip_enable_command	gdb/skip.c	/^skip_enable_command (const char *arg, int from_tty)$/;"	f	file:
skip_entry	gdb/gnulib/import/glob.c	/^  bool skip_entry;$/;"	m	struct:readdir_result	file:
skip_entrypoint	gdb/gdbarch.c	/^  gdbarch_skip_entrypoint_ftype *skip_entrypoint;$/;"	m	struct:gdbarch	file:
skip_file_command	gdb/skip.c	/^skip_file_command (const char *arg, int from_tty)$/;"	f	file:
skip_file_p	gdb/skip.c	/^skiplist_entry::skip_file_p (const symtab_and_line &function_sal) const$/;"	f	class:skiplist_entry
skip_finish_frames	gdb/infcmd.c	/^skip_finish_frames (struct frame_info *frame)$/;"	f	file:
skip_flag	opcodes/ia64-gen.c	/^  int skip_flag;$/;"	m	struct:bittree	file:
skip_form_bytes	gdb/dwarf2read.c	/^skip_form_bytes (bfd *abfd, const gdb_byte *bytes, const gdb_byte *buffer_end,$/;"	f	file:
skip_frame	gdb/remote.c	/^remote_target::skip_frame ()$/;"	f	class:remote_target
skip_function	gdb/skip.c	/^skip_function (const char *name)$/;"	f	file:
skip_function_command	gdb/skip.c	/^skip_function_command (const char *arg, int from_tty)$/;"	f	file:
skip_function_p	gdb/skip.c	/^skiplist_entry::skip_function_p (const char *function_name) const$/;"	f	class:skiplist_entry
skip_init	sim/rl78/mem.c	/^int skip_init = 0;$/;"	v
skip_inline_frames	gdb/inline-frame.c	/^skip_inline_frames (thread_info *thread, bpstat stop_chain)$/;"	f
skip_keyword	gdb/completer.c	/^skip_keyword (completion_tracker &tracker,$/;"	f	file:
skip_language_trampoline	gdb/language.c	/^skip_language_trampoline (struct frame_info *frame, CORE_ADDR pc)$/;"	f
skip_leb128	bfd/elf-eh-frame.c	/^skip_leb128 (bfd_byte **iter, bfd_byte *end)$/;"	f	file:
skip_leb128	include/leb128.h	/^skip_leb128 (const unsigned char *buf, const unsigned char *buf_end)$/;"	f
skip_main_prologue	gdb/gdbarch.c	/^  gdbarch_skip_main_prologue_ftype *skip_main_prologue;$/;"	m	struct:gdbarch	file:
skip_non_nops	bfd/elf-eh-frame.c	/^skip_non_nops (bfd_byte *buf, bfd_byte *end, unsigned int encoded_ptr_width,$/;"	f	file:
skip_one_die	gdb/dwarf2read.c	/^skip_one_die (const struct die_reader_specs *reader, const gdb_byte *info_ptr,$/;"	f	file:
skip_op_false_positives	gdb/location.c	/^skip_op_false_positives (const char *start, const char *found)$/;"	f	file:
skip_optional_operands	opcodes/ppc-dis.c	/^skip_optional_operands (const unsigned char *opindex,$/;"	f	file:
skip_past_newline	bfd/doc/chew.c	/^skip_past_newline ()$/;"	f	file:
skip_past_newline_1	bfd/doc/chew.c	/^skip_past_newline_1 (ptr, idx)$/;"	f	file:
skip_permanent_breakpoint	gdb/gdbarch.c	/^  gdbarch_skip_permanent_breakpoint_ftype *skip_permanent_breakpoint;$/;"	m	struct:gdbarch	file:
skip_prologue	gdb/gdbarch.c	/^  gdbarch_skip_prologue_ftype *skip_prologue;$/;"	m	struct:gdbarch	file:
skip_prologue	gdb/rs6000-tdep.c	/^skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc, CORE_ADDR lim_pc,$/;"	f	file:
skip_prologue_function	gdb/arm-tdep.c	/^skip_prologue_function (struct gdbarch *gdbarch, CORE_ADDR pc, int is_thumb)$/;"	f	file:
skip_prologue_hard_way	gdb/hppa-tdep.c	/^skip_prologue_hard_way (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
skip_prologue_sal	gdb/symtab.c	/^skip_prologue_sal (struct symtab_and_line *sal)$/;"	f
skip_prologue_using_lineinfo	gdb/symtab.c	/^skip_prologue_using_lineinfo (CORE_ADDR func_addr, struct symtab *symtab)$/;"	f	file:
skip_prologue_using_sal	gdb/symtab.c	/^skip_prologue_using_sal (struct gdbarch *gdbarch, CORE_ADDR func_addr)$/;"	f
skip_quote_char	gdb/linespec.c	/^skip_quote_char (const char *string, char quote_char)$/;"	f	file:
skip_quoted	gdb/completer.c	/^skip_quoted (const char *str)$/;"	f
skip_quoted_chars	gdb/completer.c	/^skip_quoted_chars (const char *str, const char *quotechars,$/;"	f
skip_range	gdb/cli/cli-utils.h	/^  void skip_range ()$/;"	f	class:number_or_range_parser
skip_range	gdb/tid-parse.c	/^tid_range_parser::skip_range ()$/;"	f	class:tid_range_parser
skip_relax_pass_0	bfd/elf64-ia64-vms.c	288;"	d	file:
skip_relax_pass_0	bfd/elf64-ia64-vms.c	805;"	d	file:
skip_relax_pass_0	bfd/elfnn-ia64.c	288;"	d	file:
skip_relax_pass_0	bfd/elfnn-ia64.c	883;"	d	file:
skip_relax_pass_1	bfd/elf64-ia64-vms.c	289;"	d	file:
skip_relax_pass_1	bfd/elf64-ia64-vms.c	806;"	d	file:
skip_relax_pass_1	bfd/elfnn-ia64.c	289;"	d	file:
skip_relax_pass_1	bfd/elfnn-ia64.c	884;"	d	file:
skip_solib_resolver	gdb/gdbarch.c	/^  gdbarch_skip_solib_resolver_ftype *skip_solib_resolver;$/;"	m	struct:gdbarch	file:
skip_spaces	gdb/common/common-utils.c	/^skip_spaces (char *chp)$/;"	f
skip_spaces	gdb/common/common-utils.c	/^skip_spaces (const char *chp)$/;"	f
skip_spaces	sim/igen/table.c	/^skip_spaces (char *chp)$/;"	f
skip_subroutines	gdb/infcmd.c	/^  int skip_subroutines;$/;"	m	struct:step_command_fsm	file:
skip_tailcall_frames	gdb/frame.c	/^skip_tailcall_frames (struct frame_info *frame)$/;"	f
skip_this_opcode	opcodes/arc-dis.c	/^skip_this_opcode (const struct arc_opcode *opcode)$/;"	f	file:
skip_to_nl	sim/igen/table.c	/^skip_to_nl (char *chp)$/;"	f	file:
skip_to_null	sim/igen/table.c	/^skip_to_null (char *chp)$/;"	f	file:
skip_to_separator	sim/igen/table.c	/^skip_to_separator (char *chp, char *separators)$/;"	f
skip_to_space	gdb/common/common-utils.c	/^skip_to_space (char *chp)$/;"	f
skip_to_space	gdb/common/common-utils.c	/^skip_to_space (const char *chp)$/;"	f
skip_token	sim/common/hw-tree.c	/^skip_token (const char *chp)$/;"	f	file:
skip_token	sim/ppc/tree.c	/^skip_token(const char *chp)$/;"	f
skip_trampoline	gdb/cp-abi.h	/^  CORE_ADDR (*skip_trampoline) (struct frame_info *, CORE_ADDR);$/;"	m	struct:cp_abi_ops
skip_trampoline	gdb/language.h	/^    CORE_ADDR (*skip_trampoline) (struct frame_info *, CORE_ADDR);$/;"	m	struct:language_defn
skip_trampoline_code	gdb/gdbarch.c	/^  gdbarch_skip_trampoline_code_ftype *skip_trampoline_code;$/;"	m	struct:gdbarch	file:
skip_type_update_when_not_use_rtti_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void skip_type_update_when_not_use_rtti_test ()$/;"	f
skip_unknown_opcode	gdb/dwarf2read.c	/^skip_unknown_opcode (unsigned int opcode,$/;"	f	file:
skip_until	readline/doc/texi2html	/^sub skip_until {$/;"	s
skip_unwritable_frames	gdb/frame.c	/^skip_unwritable_frames (struct frame_info *frame)$/;"	f
skip_white_and_stars	bfd/doc/chew.c	/^skip_white_and_stars (src, idx)$/;"	f	file:
skip_ws	gdb/macrocmd.c	/^skip_ws (const char **expp)$/;"	f	file:
skip_ws	gdb/utils.c	/^skip_ws (const char *&string1, const char *&string2, const char *end_str2)$/;"	f	file:
skip_zeroes	include/dis-asm.h	/^  unsigned int skip_zeroes;$/;"	m	struct:disassemble_info
skip_zeroes_at_end	include/dis-asm.h	/^  unsigned int skip_zeroes_at_end;$/;"	m	struct:disassemble_info
skipclass	opcodes/arc-dis.c	/^typedef struct skipclass$/;"	s	file:
skipclass_t	opcodes/arc-dis.c	/^} skipclass_t, *linkclass;$/;"	t	typeref:struct:skipclass	file:
skiplist_entries	gdb/skip.c	/^static std::list<skiplist_entry> skiplist_entries;$/;"	v	file:
skiplist_entry	gdb/skip.c	/^skiplist_entry::skiplist_entry (bool file_is_glob,$/;"	f	class:skiplist_entry
skipparent	sim/testsuite/sim/ft32/basic.s	/^skipparent:     # skip the instruction after the caller's call$/;"	l
skipped_frames	gdb/inline-frame.c	/^  int skipped_frames;$/;"	m	struct:inline_state	file:
skipped_symbol	gdb/inline-frame.c	/^  struct symbol *skipped_symbol;$/;"	m	struct:inline_state	typeref:struct:inline_state::symbol	file:
skipping_32bit_thumb	sim/arm/thumbemu.c	/^static ARMword skipping_32bit_thumb = 0;$/;"	v	file:
slashify_in_quotes	readline/histexpand.c	54;"	d	file:
slavefd	readline/examples/rlptytest.c	/^static int slavefd;$/;"	v	file:
slaves	sim/bfin/dv-bfin_ebiu_amc.c	/^  struct hw *slaves[4];$/;"	m	struct:bfin_ebiu_amc	typeref:struct:bfin_ebiu_amc::hw	file:
slcr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 slcr;$/;"	m	struct:tx3904sio	file:
slide_hash	zlib/deflate.c	/^local void slide_hash(s)$/;"	f
slide_info_offset	include/mach-o/external.h	/^  unsigned char slide_info_offset[8];$/;"	m	struct:mach_o_dyld_cache_header_external
slide_info_size	include/mach-o/external.h	/^  unsigned char slide_info_size[8];$/;"	m	struct:mach_o_dyld_cache_header_external
sline	readline/rlprivate.h	/^  char *sline;$/;"	m	struct:__rl_search_context
sline_index	readline/rlprivate.h	/^  int sline_index;$/;"	m	struct:__rl_search_context
sline_len	readline/rlprivate.h	/^  int sline_len;$/;"	m	struct:__rl_search_context
slong_addr	gdb/testsuite/gdb.base/whatis.c	/^typedef signed long *slong_addr;$/;"	t	file:
slong_long_addr	gdb/testsuite/gdb.base/whatis.c	/^typedef signed long long *slong_long_addr;$/;"	t	file:
slop	sim/common/cgen-cpu.h	/^  double slop;$/;"	m	struct:__anon627
slot	gdb/ppc-linux-nat.c	/^  long slot;$/;"	m	struct:hw_break_tuple	file:
slot	sim/cr16/cr16_sim.h	/^  struct slot slot[NR_SLOTS];$/;"	m	struct:_state	typeref:struct:_state::slot
slot	sim/cr16/cr16_sim.h	/^struct slot {$/;"	s
slot	sim/d10v/d10v_sim.h	/^  struct slot slot[NR_SLOTS];$/;"	m	struct:_state	typeref:struct:_state::slot
slot	sim/d10v/d10v_sim.h	/^struct slot {$/;"	s
slot	sim/frv/frv-sim.h	/^  int                     slot;      \/* VLIW slot containing the insn.  *\/$/;"	m	struct:frv_interrupt_queue_element
slot	sim/frv/frv-sim.h	/^  int slot;$/;"	m	struct:frv_interrupt_state
slot	sim/frv/profile.c	/^  int slot;$/;"	m	struct:__anon245	file:
slotN_contents	gdb/ia64-tdep.c	/^slotN_contents (gdb_byte *bundle, int slotnum)$/;"	f	file:
slot_alignment_is_next_even	gdb/ia64-tdep.c	/^slot_alignment_is_next_even (struct type *t)$/;"	f	file:
slot_bit	sim/mips/sim-main.h	/^  int slot_bit[PSLOTS];$/;"	m	struct:_pending_write_queue
slot_data	sim/cr16/cr16_sim.h	/^union slot_data {$/;"	u
slot_data	sim/d10v/d10v_sim.h	/^union slot_data {$/;"	u
slot_delay	sim/mips/sim-main.h	/^  int slot_delay[PSLOTS];$/;"	m	struct:_pending_write_queue
slot_dest	sim/mips/sim-main.h	/^  void *slot_dest[PSLOTS];$/;"	m	struct:_pending_write_queue
slot_id	include/xtensa-isa-internal.h	/^  int *slot_id;				\/* Array[num_slots] of slot IDs.  *\/$/;"	m	struct:xtensa_format_internal_struct
slot_names	sim/frv/profile.c	/^slot_names[] =$/;"	v	file:
slot_needed	gdb/cris-tdep.c	/^  int   slot_needed;$/;"	m	struct:instruction_environment	file:
slot_nr	sim/cr16/cr16_sim.h	/^  int slot_nr;$/;"	m	struct:_state
slot_nr	sim/d10v/d10v_sim.h	/^  int slot_nr;$/;"	m	struct:_state
slot_size	sim/mips/sim-main.h	/^  int slot_size[PSLOTS];$/;"	m	struct:_pending_write_queue
slot_t	readline/examples/rlfe/os.h	/^  typedef char *slot_t;$/;"	t
slot_t	readline/examples/rlfe/os.h	/^  typedef int slot_t;$/;"	t
slot_value	sim/mips/sim-main.h	/^  unsigned64 slot_value[PSLOTS];$/;"	m	struct:_pending_write_queue
slot_verification	sim/igen/igen.h	/^  int slot_verification;$/;"	m	struct:_igen_gen_options
slots	bfd/xtensa-modules.c	/^static xtensa_slot_internal slots[] = {$/;"	v	file:
slots	include/xtensa-isa-internal.h	/^  xtensa_slot_internal *slots;$/;"	m	struct:xtensa_isa_internal_struct
slots_attr	opcodes/mep-desc.h	/^typedef enum slots_attr {$/;"	g
slots_relas_diff	bfd/elf32-m68k.c	/^  bfd_vma slots_relas_diff;$/;"	m	struct:elf_m68k_partition_multi_got_arg	file:
slow	gdb/testsuite/gdb.threads/print-threads.c	/^int slow = 0;$/;"	v
slsr	sim/mips/dv-tx3904sio.c	/^  unsigned_4 slsr;$/;"	m	struct:tx3904sio	file:
slt_assist	include/hp-symtab.h	/^struct slt_assist$/;"	s
slt_generic	include/hp-symtab.h	/^struct slt_generic$/;"	s
slt_length	include/hp-symtab.h	/^  long   slt_length;   \/* same as old header *\/$/;"	m	struct:DOC_info_header_struct
slt_length	include/hp-symtab.h	/^  long slt_length; $/;"	m	struct:XDB_header_struct
slt_normal	include/hp-symtab.h	/^struct slt_normal$/;"	s
slt_normal_off	include/hp-symtab.h	/^struct slt_normal_off$/;"	s
slt_special	include/hp-symtab.h	/^struct slt_special$/;"	s
sltdesc	include/hp-symtab.h	/^  unsigned int sltdesc:	4;$/;"	m	struct:slt_assist
sltdesc	include/hp-symtab.h	/^  unsigned int sltdesc:	4;$/;"	m	struct:slt_normal
sltdesc	include/hp-symtab.h	/^  unsigned int sltdesc:	4;$/;"	m	struct:slt_normal_off
sltdesc	include/hp-symtab.h	/^  unsigned int sltdesc:	4;$/;"	m	struct:slt_special
sltentry	include/hp-symtab.h	/^union sltentry$/;"	u
sltpointer	include/hp-symtab.h	/^typedef int sltpointer;$/;"	t
slttype	include/hp-symtab.h	/^enum slttype$/;"	g
slurp_reloc_table	bfd/elf-bfd.h	/^  bfd_boolean (*slurp_reloc_table)$/;"	m	struct:elf_size_info
slurp_symbol_table	bfd/elf-bfd.h	/^  long (*slurp_symbol_table)$/;"	m	struct:elf_size_info
slurp_symtab	bfd/peXXigen.c	/^slurp_symtab (bfd *abfd, sym_cache *psc)$/;"	f	file:
sm	gdb/stubs/m32r-stub.c	/^  int sm:1;$/;"	m	struct:PSWreg	file:
sm1	gdb/testsuite/gdb.base/setvar.c	/^enum senum {sm1 = -1, s1 = 1};$/;"	e	enum:senum	file:
smaddl	sim/aarch64/simulator.c	/^smaddl (sim_cpu *cpu)$/;"	f	file:
small	bfd/libecoff.h	/^  char small;$/;"	m	struct:ecoff_link_hash_entry
small	gdb/testsuite/gdb.cp/classes.cc	/^class small {$/;"	c	file:
small	gdb/testsuite/gdb.cp/misc.cc	/^class small {$/;"	c	file:
small_data_overflow_reported	bfd/elfxx-mips.c	/^  bfd_boolean small_data_overflow_reported;$/;"	m	struct:mips_elf_link_hash_table	file:
small_frame	gdb/testsuite/gdb.base/stack-checking.c	/^small_frame ()$/;"	f
small_jump_insn	gdb/gdbserver/linux-x86-low.c	/^static unsigned char small_jump_insn[] = { 0x66, 0xe9, 0, 0 };$/;"	v	file:
small_rep_info_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct small_rep_info_t {$/;"	s	file:
small_rep_info_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct small_rep_info_t {$/;"	s	file:
small_struct	gdb/testsuite/gdb.trace/unavailable.cc	/^struct small_struct$/;"	s	file:
small_struct_b	gdb/testsuite/gdb.trace/unavailable.cc	/^struct small_struct_b : public small_struct$/;"	s	file:
smaller	zlib/trees.c	441;"	d	file:
smallstuff	gdb/testsuite/gdb.cp/watch-cp.cc	/^class smallstuff { public: int n; };$/;"	c	file:
smallval	gdb/testsuite/gdb.arch/i386-float.S	/^	smallval: .byte 0xe9,0xd0,0xd7,0x65,0x81,0xb7,0x43,0xc6,0x5c,0x6a$/;"	l
smaps_vmflags	gdb/linux-tdep.c	/^struct smaps_vmflags$/;"	s	file:
smart_ptr	gdb/testsuite/gdb.cp/pr17132.cc	/^  smart_ptr (T *obj) : _obj (obj) { }$/;"	f	class:smart_ptr
smart_ptr	gdb/testsuite/gdb.cp/pr17132.cc	/^class smart_ptr$/;"	c	file:
smash_to_memberptr_type	gdb/gdbtypes.c	/^smash_to_memberptr_type (struct type *type, struct type *self_type,$/;"	f
smash_to_method_type	gdb/gdbtypes.c	/^smash_to_method_type (struct type *type, struct type *self_type,$/;"	f
smash_to_methodptr_type	gdb/gdbtypes.c	/^smash_to_methodptr_type (struct type *type, struct type *to_type)$/;"	f
smash_type	gdb/gdbtypes.c	/^smash_type (struct type *type)$/;"	f	file:
smclas	include/coff/xcoff.h	/^  unsigned char smclas;$/;"	m	struct:xcoff_link_hash_entry
sminus	gdb/testsuite/gdb.trace/collection.c	/^             s8,  s9,  s10, s11, s12, s13, s14, s15, sminus;$/;"	v
smp	sim/igen/igen.h	/^  int smp;$/;"	m	struct:_igen_gen_options
smsubl	sim/aarch64/simulator.c	/^smsubl (sim_cpu *cpu)$/;"	f	file:
smul_ppmm	include/longlong.h	408;"	d
smul_ppmm	include/longlong.h	430;"	d
smul_ppmm	include/longlong.h	813;"	d
smul_ppmm	include/longlong.h	818;"	d
smul_ppmm	include/longlong.h	920;"	d
smul_ppmm	include/longlong.h	976;"	d
smulh	sim/aarch64/simulator.c	/^smulh (sim_cpu *cpu)$/;"	f	file:
snanm	sim/testsuite/sim/sh/fipr.s	/^snanm:	.long	0xffc00000$/;"	l
snanp	sim/testsuite/sim/sh/fipr.s	/^snanp:	.long	0x7fc00000$/;"	l
snapshot	sim/lm32/dv-lm32timer.c	/^  unsigned int snapshot;$/;"	m	struct:lm32timer	file:
snarf_numeric_literal	libiberty/cplus-dem.c	/^snarf_numeric_literal (const char **args, string *arg)$/;"	f	file:
snd	gdb/dwarf2read.c	/^	LONGEST snd;$/;"	m	union:attribute::__anon1827	file:
snentry	bfd/libcoff-in.h	/^  int snentry;$/;"	m	struct:xcoff_tdata
snentry	bfd/libcoff.h	/^  int snentry;$/;"	m	struct:xcoff_tdata
sniff_core_bfd	gdb/corelow.c	/^sniff_core_bfd (struct gdbarch *core_gdbarch, bfd *abfd)$/;"	f	file:
sniffer	gdb/frame-base.c	/^  frame_base_sniffer_ftype *sniffer;$/;"	m	struct:frame_base_table_entry	file:
sniffer	gdb/frame-unwind.h	/^  frame_sniffer_ftype *sniffer;$/;"	m	struct:frame_unwind
sniffer	gdb/osabi.c	/^  enum gdb_osabi (*sniffer)(bfd *);$/;"	m	struct:gdb_osabi_sniffer	typeref:enum:gdb_osabi_sniffer::sniffer	file:
snip	bfd/cache.c	/^snip (bfd *abfd)$/;"	f	file:
snorm	include/hp-symtab.h	/^  struct slt_normal snorm;$/;"	m	union:sltentry	typeref:struct:sltentry::slt_normal
snormoff	include/hp-symtab.h	/^  struct slt_normal_off snormoff;$/;"	m	union:sltentry	typeref:struct:sltentry::slt_normal_off
snprintf	libiberty/snprintf.c	/^snprintf (char *s, size_t n, const char *format, ...)$/;"	f
snprintf	zlib/gzguts.h	110;"	d
snprintf	zlib/test/minigzip.c	44;"	d	file:
sntoc	bfd/libcoff-in.h	/^  int sntoc;$/;"	m	struct:xcoff_tdata
sntoc	bfd/libcoff.h	/^  int sntoc;$/;"	m	struct:xcoff_tdata
so_deleter	gdb/solist.h	/^struct so_deleter$/;"	s
so_extern	gdb/testsuite/gdb.threads/tls-so_extern.c	/^__thread void *so_extern;$/;"	v
so_extern2	gdb/testsuite/gdb.threads/tls-so_extern.c	/^__thread void *so_extern2;$/;"	v
so_info	gdb/hppa-tdep.c	/^    struct so_list *so_info;			\/* a pointer  *\/$/;"	m	struct:hppa_objfile_private	typeref:struct:hppa_objfile_private::so_list	file:
so_list	gdb/progspace.h	/^  struct so_list *so_list = NULL;$/;"	m	struct:program_space	typeref:struct:program_space::so_list
so_list	gdb/solist.h	/^struct so_list$/;"	s
so_list_head	gdb/solib.h	32;"	d
so_list_up	gdb/solist.h	/^typedef std::unique_ptr<so_list, so_deleter> so_list_up;$/;"	t
so_name	gdb/solist.h	/^    char so_name[SO_NAME_MAX_PATH_SIZE];$/;"	m	struct:so_list
so_original_name	gdb/solist.h	/^    char so_original_name[SO_NAME_MAX_PATH_SIZE];$/;"	m	struct:so_list
sock	gdb/nat/linux-namespaces.c	/^  int sock;$/;"	m	struct:linux_mnsh	file:
sock_close	gdb/stubs/ia64vms-stub.c	/^sock_close (void)$/;"	f	file:
sock_event	gdb/ser-mingw.c	/^  HANDLE sock_event;$/;"	m	struct:net_windows_state	file:
sock_init	gdb/stubs/ia64vms-stub.c	/^sock_init (void)$/;"	f	file:
sock_write	gdb/stubs/ia64vms-stub.c	/^sock_write (const unsigned char *buf, int len)$/;"	f	file:
sockchar	gdb/stubs/ia64vms-stub.c	/^struct sockchar$/;"	s	file:
socket_addr	gdb/nat/linux-osdata.c	/^union socket_addr$/;"	u	file:
socket_mark_cloexec	gdb/common/filestuff.c	/^socket_mark_cloexec (int fd)$/;"	f	file:
socklen_t	gdb/gdbserver/gdbreplay.c	/^typedef int socklen_t;$/;"	t	file:
socklen_t	gdb/gdbserver/remote-utils.c	/^typedef int socklen_t;$/;"	t	file:
socklen_t	gdb/ser-tcp.c	/^typedef int socklen_t;$/;"	t	file:
socklen_t	sim/common/dv-sockser.c	/^typedef int socklen_t;$/;"	t	file:
sockser_addr	sim/common/dv-sockser.c	/^const char * sockser_addr = NULL;$/;"	v
sockser_fd	sim/common/dv-sockser.c	/^static int sockser_fd = -1;$/;"	v	file:
sockser_listen_fd	sim/common/dv-sockser.c	/^static int sockser_listen_fd = -1;$/;"	v	file:
sockser_option_handler	sim/common/dv-sockser.c	/^sockser_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
sockser_options	sim/common/dv-sockser.c	/^static const OPTION sockser_options[] =$/;"	v	file:
sockser_timeout	sim/common/dv-sockser.c	/^static unsigned int sockser_timeout = DEFAULT_TIMEOUT;$/;"	v	file:
sof	gdb/ia64-tdep.c	/^  int   sof;		\/* Size of frame  (decoded from cfm value).  *\/$/;"	m	struct:ia64_frame_cache	file:
soft_float	gdb/ppc-tdep.h	/^    int soft_float;		\/* Avoid FP registers for arguments?  *\/$/;"	m	struct:gdbarch_tdep
soft_interrupt_requested	gdb/gdbserver/win32-low.c	/^static int soft_interrupt_requested = 0;$/;"	v	file:
soft_max_addr	gdb/m68hc11-tdep.c	/^static int soft_max_addr;$/;"	v	file:
soft_min_addr	gdb/m68hc11-tdep.c	/^static int soft_min_addr;$/;"	v	file:
soft_reg_initialized	gdb/m68hc11-tdep.c	/^static int soft_reg_initialized = 0;$/;"	v	file:
soft_regs	gdb/m68hc11-tdep.c	/^static struct m68hc11_soft_reg soft_regs[M68HC11_ALL_REGS];$/;"	v	typeref:struct:m68hc11_soft_reg	file:
softvectorcode	sim/arm/armos.c	/^static ARMword softvectorcode[] =$/;"	v	file:
software_breakpoint_inserted_here	gdb/gdbserver/mem-break.c	/^software_breakpoint_inserted_here (CORE_ADDR addr)$/;"	f
software_breakpoint_inserted_here_p	gdb/breakpoint.c	/^software_breakpoint_inserted_here_p (const address_space *aspace,$/;"	f
software_single_step	gdb/gdbarch.c	/^  gdbarch_software_single_step_ftype *software_single_step;$/;"	m	struct:gdbarch	file:
software_watchpoint_add_no_memory_location	gdb/breakpoint.c	/^software_watchpoint_add_no_memory_location (struct breakpoint *b,$/;"	f	file:
sofun_address_maybe_missing	gdb/gdbarch.c	/^  int sofun_address_maybe_missing;$/;"	m	struct:gdbarch	file:
sol	gdb/ia64-tdep.c	/^  int	sol;		\/* Size of locals (decoded from cfm value).  *\/$/;"	m	struct:ia64_frame_cache	file:
sol2_core_pid_to_str	gdb/sol2-tdep.c	/^sol2_core_pid_to_str (struct gdbarch *gdbarch, ptid_t ptid)$/;"	f
sol2_skip_solib_resolver	gdb/sol2-tdep.c	/^sol2_skip_solib_resolver (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
sol_thread_active	gdb/sol-thread.c	/^static int sol_thread_active = 0;$/;"	v	file:
sol_thread_new_objfile	gdb/sol-thread.c	/^sol_thread_new_objfile (struct objfile *objfile)$/;"	f	file:
sol_thread_ops	gdb/sol-thread.c	/^static sol_thread_target sol_thread_ops;$/;"	v	file:
sol_update_thread_list_callback	gdb/sol-thread.c	/^sol_update_thread_list_callback (const td_thrhandle_t *th, void *ignored)$/;"	f	file:
solaris_cc_t	sim/ppc/emul_unix.c	/^typedef unsigned8  solaris_cc_t;$/;"	t	file:
solaris_descriptors	sim/ppc/emul_unix.c	/^static emul_syscall_descriptor solaris_descriptors[] = {$/;"	v	file:
solaris_dev_t	sim/ppc/emul_unix.c	/^typedef unsigned32	solaris_dev_t;$/;"	t	file:
solaris_error_names	sim/ppc/emul_unix.c	/^static char *(solaris_error_names[]) = {$/;"	v	file:
solaris_gid_t	sim/ppc/emul_unix.c	/^typedef	signed32	solaris_gid_t;$/;"	t	file:
solaris_ino_t	sim/ppc/emul_unix.c	/^typedef unsigned32	solaris_ino_t;$/;"	t	file:
solaris_mode_t	sim/ppc/emul_unix.c	/^typedef unsigned32	solaris_mode_t;$/;"	t	file:
solaris_nlink_t	sim/ppc/emul_unix.c	/^typedef	unsigned32	solaris_nlink_t;$/;"	t	file:
solaris_off_t	sim/ppc/emul_unix.c	/^typedef signed32	solaris_off_t;$/;"	t	file:
solaris_pid_t	sim/ppc/emul_unix.c	/^typedef signed32	solaris_pid_t;$/;"	t	file:
solaris_signal_names	sim/ppc/emul_unix.c	/^static char *(solaris_signal_names[]) = {$/;"	v	file:
solaris_speed_t	sim/ppc/emul_unix.c	/^typedef unsigned32 solaris_speed_t;$/;"	t	file:
solaris_stat	sim/ppc/emul_unix.c	/^struct solaris_stat {$/;"	s	file:
solaris_tcflag_t	sim/ppc/emul_unix.c	/^typedef unsigned32 solaris_tcflag_t;$/;"	t	file:
solaris_termio	sim/ppc/emul_unix.c	/^struct solaris_termio {$/;"	s	file:
solaris_termios	sim/ppc/emul_unix.c	/^struct solaris_termios {$/;"	s	file:
solaris_time_t	sim/ppc/emul_unix.c	/^typedef signed32	solaris_time_t;$/;"	t	file:
solaris_uid_t	sim/ppc/emul_unix.c	/^typedef	signed32	solaris_uid_t;$/;"	t	file:
solib_add	gdb/solib.c	/^solib_add (const char *pattern, int from_tty, int readsyms)$/;"	f
solib_add_generation	gdb/progspace.h	/^  unsigned int solib_add_generation = 0;$/;"	m	struct:program_space
solib_aix_bfd_open	gdb/solib-aix.c	/^solib_aix_bfd_open (const char *pathname)$/;"	f	file:
solib_aix_bss_data_overlap	gdb/solib-aix.c	/^solib_aix_bss_data_overlap (bfd *abfd)$/;"	f	file:
solib_aix_clear_solib	gdb/solib-aix.c	/^solib_aix_clear_solib (void)$/;"	f	file:
solib_aix_current_sos	gdb/solib-aix.c	/^solib_aix_current_sos (void)$/;"	f	file:
solib_aix_debug	gdb/solib-aix.c	/^static int solib_aix_debug;$/;"	v	file:
solib_aix_free_library_list	gdb/solib-aix.c	/^solib_aix_free_library_list (void *p)$/;"	f	file:
solib_aix_free_so	gdb/solib-aix.c	/^solib_aix_free_so (struct so_list *so)$/;"	f	file:
solib_aix_get_section_offsets	gdb/solib-aix.c	/^solib_aix_get_section_offsets (struct objfile *objfile,$/;"	f	file:
solib_aix_get_toc_value	gdb/solib-aix.c	/^solib_aix_get_toc_value (CORE_ADDR pc)$/;"	f
solib_aix_in_dynsym_resolve_code	gdb/solib-aix.c	/^solib_aix_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
solib_aix_inferior_data	gdb/solib-aix.c	/^struct solib_aix_inferior_data$/;"	s	file:
solib_aix_inferior_data_handle	gdb/solib-aix.c	/^static const struct inferior_data *solib_aix_inferior_data_handle;$/;"	v	typeref:struct:inferior_data	file:
solib_aix_normal_stop_observer	gdb/solib-aix.c	/^solib_aix_normal_stop_observer (struct bpstats *unused_1, int unused_2)$/;"	f	file:
solib_aix_open_symbol_file_object	gdb/solib-aix.c	/^solib_aix_open_symbol_file_object (int from_tty)$/;"	f	file:
solib_aix_relocate_section_addresses	gdb/solib-aix.c	/^solib_aix_relocate_section_addresses (struct so_list *so,$/;"	f	file:
solib_aix_so_ops	gdb/solib-aix.c	/^struct target_so_ops solib_aix_so_ops;$/;"	v	typeref:struct:target_so_ops
solib_aix_solib_create_inferior_hook	gdb/solib-aix.c	/^solib_aix_solib_create_inferior_hook (int from_tty)$/;"	f	file:
solib_bfd_fopen	gdb/solib.c	/^solib_bfd_fopen (const char *pathname, int fd)$/;"	f
solib_bfd_open	gdb/solib.c	/^solib_bfd_open (const char *pathname)$/;"	f
solib_break_names	gdb/solib-svr4.c	/^static const char * const solib_break_names[] =$/;"	v	file:
solib_contains_address_p	gdb/solib.c	/^solib_contains_address_p (const struct so_list *const solib,$/;"	f
solib_create_inferior_hook	gdb/solib.c	/^solib_create_inferior_hook (int from_tty)$/;"	f
solib_create_inferior_hook	gdb/solist.h	/^    void (*solib_create_inferior_hook) (int from_tty);$/;"	m	struct:target_so_ops
solib_darwin_pspace_data	gdb/solib-darwin.c	/^static const struct program_space_data *solib_darwin_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
solib_data	gdb/solib.c	/^static struct gdbarch_data *solib_data;$/;"	v	typeref:struct:gdbarch_data	file:
solib_dsbt_debug	gdb/solib-dsbt.c	/^static unsigned int solib_dsbt_debug = 0;$/;"	v	file:
solib_dsbt_pspace_data	gdb/solib-dsbt.c	/^static const struct program_space_data *solib_dsbt_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
solib_end	gdb/windows-nat.c	/^static struct so_list solib_start, *solib_end;$/;"	v	typeref:struct:	file:
solib_event_probe_action	gdb/solib-svr4.c	/^solib_event_probe_action (struct probe_and_action *pa)$/;"	f	file:
solib_event_probe_at	gdb/solib-svr4.c	/^solib_event_probe_at (struct svr4_info *info, CORE_ADDR address)$/;"	f	file:
solib_find	gdb/solib.c	/^solib_find (const char *in_pathname, int *fd)$/;"	f	class:gdb
solib_find_1	gdb/solib.c	/^solib_find_1 (const char *in_pathname, int *fd, int is_solib)$/;"	f	class:gdb
solib_frv_debug	gdb/solib-frv.c	/^static unsigned int solib_frv_debug;$/;"	v	file:
solib_get_got_by_pc	gdb/hppa-tdep.h	/^  CORE_ADDR (*solib_get_got_by_pc) (CORE_ADDR addr);$/;"	m	struct:gdbarch_tdep
solib_get_solib_by_pc	gdb/hppa-tdep.h	/^  CORE_ADDR (*solib_get_solib_by_pc) (CORE_ADDR addr);$/;"	m	struct:gdbarch_tdep
solib_get_text_base	gdb/hppa-tdep.h	/^  CORE_ADDR (*solib_get_text_base) (struct objfile *objfile);$/;"	m	struct:gdbarch_tdep
solib_global_lookup	gdb/solib.c	/^solib_global_lookup (struct objfile *objfile,$/;"	f
solib_init	gdb/solib.c	/^solib_init (struct obstack *obstack)$/;"	f	file:
solib_keep_data_in_core	gdb/solib.c	/^solib_keep_data_in_core (CORE_ADDR vaddr, unsigned long size)$/;"	f
solib_list	gdb/solib-svr4.c	/^  struct so_list *solib_list;$/;"	m	struct:svr4_info	typeref:struct:svr4_info::so_list	file:
solib_main	gdb/testsuite/gdb.base/solib1.c	/^solib_main (int arg)$/;"	f
solib_map_sections	gdb/solib.c	/^solib_map_sections (struct so_list *so)$/;"	f	file:
solib_name_from_address	gdb/solib.c	/^solib_name_from_address (struct program_space *pspace, CORE_ADDR address)$/;"	f
solib_ops	gdb/solib.c	/^solib_ops (struct gdbarch *gdbarch)$/;"	f	file:
solib_read_symbols	gdb/solib.c	/^solib_read_symbols (struct so_list *so, symfile_add_flags flags)$/;"	f
solib_search_path	gdb/solib.c	/^static char *solib_search_path = NULL;$/;"	v	file:
solib_start	gdb/windows-nat.c	/^static struct so_list solib_start, *solib_end;$/;"	v	typeref:struct:so_list	file:
solib_svr4_data	gdb/solib-svr4.c	/^static struct gdbarch_data *solib_svr4_data;$/;"	v	typeref:struct:gdbarch_data	file:
solib_svr4_init	gdb/solib-svr4.c	/^solib_svr4_init (struct obstack *obstack)$/;"	f	file:
solib_svr4_ops	gdb/solib-svr4.c	/^struct solib_svr4_ops$/;"	s	file:
solib_svr4_pspace_data	gdb/solib-svr4.c	/^static const struct program_space_data *solib_svr4_pspace_data;$/;"	v	typeref:struct:program_space_data	file:
solib_svr4_r_brk	gdb/solib-svr4.c	/^solib_svr4_r_brk (struct svr4_info *info)$/;"	f	file:
solib_svr4_r_ldsomap	gdb/solib-svr4.c	/^solib_svr4_r_ldsomap (struct svr4_info *info)$/;"	f	file:
solib_svr4_r_map	gdb/solib-svr4.c	/^solib_svr4_r_map (struct svr4_info *info)$/;"	f	file:
solib_symbols_extension	gdb/gdbarch.c	/^  const char * solib_symbols_extension;$/;"	m	struct:gdbarch	file:
solib_target_clear_solib	gdb/solib-target.c	/^solib_target_clear_solib (void)$/;"	f	file:
solib_target_current_sos	gdb/solib-target.c	/^solib_target_current_sos (void)$/;"	f	file:
solib_target_free_library_list	gdb/solib-target.c	/^solib_target_free_library_list (void *p)$/;"	f	file:
solib_target_free_so	gdb/solib-target.c	/^solib_target_free_so (struct so_list *so)$/;"	f	file:
solib_target_in_dynsym_resolve_code	gdb/solib-target.c	/^solib_target_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f	file:
solib_target_open_symbol_file_object	gdb/solib-target.c	/^solib_target_open_symbol_file_object (int from_tty)$/;"	f	file:
solib_target_relocate_section_addresses	gdb/solib-target.c	/^solib_target_relocate_section_addresses (struct so_list *so,$/;"	f	file:
solib_target_so_ops	gdb/solib-target.c	/^struct target_so_ops solib_target_so_ops;$/;"	v	typeref:struct:target_so_ops
solib_target_solib_create_inferior_hook	gdb/solib-target.c	/^solib_target_solib_create_inferior_hook (int from_tty)$/;"	f	file:
solib_thread_start_addr	gdb/hppa-tdep.h	/^  CORE_ADDR (*solib_thread_start_addr) (struct so_list *so);$/;"	m	struct:gdbarch_tdep
solib_used	gdb/solib.c	/^solib_used (const struct so_list *const known)$/;"	f	file:
solibfunction	gdb/testsuite/gdb.mi/solib-lib.c	/^void solibfunction(void)$/;"	f
solist_update_full	gdb/solib-svr4.c	/^solist_update_full (struct svr4_info *info)$/;"	f	file:
solist_update_incremental	gdb/solib-svr4.c	/^solist_update_incremental (struct svr4_info *info, CORE_ADDR lm)$/;"	f	file:
som	bfd/som.c	6812;"	d	file:
som_aux_id	include/som/internal.h	/^struct som_aux_id$/;"	s
som_auxhdr	include/som/aout.h	/^  struct som_external_aux_id som_auxhdr;$/;"	m	struct:som_external_exec_auxhdr	typeref:struct:som_external_exec_auxhdr::som_external_aux_id
som_auxhdr	include/som/internal.h	/^  struct som_aux_id som_auxhdr;$/;"	m	struct:som_exec_auxhdr	typeref:struct:som_exec_auxhdr::som_aux_id
som_begin_writing	bfd/som.c	/^som_begin_writing (bfd *abfd)$/;"	f	file:
som_bfd_ar_symbol_hash	bfd/som.c	/^som_bfd_ar_symbol_hash (asymbol *symbol)$/;"	f	file:
som_bfd_ar_write_symbol_stuff	bfd/som.c	/^som_bfd_ar_write_symbol_stuff (bfd *abfd,$/;"	f	file:
som_bfd_copy_link_hash_symbol_type	bfd/som.c	6752;"	d	file:
som_bfd_copy_private_bfd_data	bfd/som.c	/^som_bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
som_bfd_copy_private_header_data	bfd/som.c	6765;"	d	file:
som_bfd_copy_private_section_data	bfd/som.c	/^som_bfd_copy_private_section_data (bfd *ibfd,$/;"	f	file:
som_bfd_copy_private_symbol_data	bfd/som.c	/^som_bfd_copy_private_symbol_data (bfd *ibfd,$/;"	f	file:
som_bfd_count_ar_symbols	bfd/som.c	/^som_bfd_count_ar_symbols (bfd *abfd,$/;"	f	file:
som_bfd_define_common_symbol	bfd/som.c	6761;"	d	file:
som_bfd_define_start_stop	bfd/som.c	6763;"	d	file:
som_bfd_derive_misc_symbol_info	bfd/som.c	/^som_bfd_derive_misc_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_bfd_discard_group	bfd/som.c	6759;"	d	file:
som_bfd_fill_in_ar_symbols	bfd/som.c	/^som_bfd_fill_in_ar_symbols (bfd *abfd,$/;"	f	file:
som_bfd_final_link	bfd/som.c	6754;"	d	file:
som_bfd_free_cached_info	bfd/som.c	/^som_bfd_free_cached_info (bfd *abfd)$/;"	f	file:
som_bfd_gc_sections	bfd/som.c	6755;"	d	file:
som_bfd_get_relocated_section_contents	bfd/som.c	6747;"	d	file:
som_bfd_is_group_section	bfd/som.c	6758;"	d	file:
som_bfd_is_local_label_name	bfd/som.c	/^som_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_bfd_is_target_special_symbol	bfd/som.c	6741;"	d	file:
som_bfd_link_add_symbols	bfd/som.c	6750;"	d	file:
som_bfd_link_check_relocs	bfd/som.c	6768;"	d	file:
som_bfd_link_hash_table_create	bfd/som.c	6749;"	d	file:
som_bfd_link_hide_symbol	bfd/som.c	6762;"	d	file:
som_bfd_link_just_syms	bfd/som.c	6751;"	d	file:
som_bfd_link_split_section	bfd/som.c	/^som_bfd_link_split_section (bfd *abfd ATTRIBUTE_UNUSED, asection *sec)$/;"	f	file:
som_bfd_lookup_section_flags	bfd/som.c	6756;"	d	file:
som_bfd_make_debug_symbol	bfd/som.c	6743;"	d	file:
som_bfd_merge_private_bfd_data	bfd/som.c	6764;"	d	file:
som_bfd_merge_sections	bfd/som.c	6757;"	d	file:
som_bfd_prep_for_ar_write	bfd/som.c	/^som_bfd_prep_for_ar_write (bfd *abfd,$/;"	f	file:
som_bfd_print_private_bfd_data	bfd/som.c	/^som_bfd_print_private_bfd_data (bfd *abfd, void *farg)$/;"	f	file:
som_bfd_relax_section	bfd/som.c	6748;"	d	file:
som_bfd_reloc_name_lookup	bfd/som.c	/^som_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_bfd_reloc_type_lookup	bfd/som.c	/^som_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_bfd_set_private_flags	bfd/som.c	6766;"	d	file:
som_build_and_write_symbol_table	bfd/som.c	/^som_build_and_write_symbol_table (bfd *abfd)$/;"	f	file:
som_canonicalize_reloc	bfd/som.c	/^som_canonicalize_reloc (bfd *abfd,$/;"	f	file:
som_canonicalize_symtab	bfd/som.c	/^som_canonicalize_symtab (bfd *abfd, asymbol **location)$/;"	f	file:
som_clock	include/som/internal.h	/^struct som_clock$/;"	s
som_close_and_cleanup	bfd/som.c	6731;"	d	file:
som_compilation_unit	include/som/internal.h	/^struct som_compilation_unit$/;"	s
som_compute_checksum	bfd/som.c	/^som_compute_checksum (struct som_external_header *hdr)$/;"	f	file:
som_construct_extended_name_table	bfd/som.c	6739;"	d	file:
som_copyable_section_data_struct	bfd/som.h	/^struct som_copyable_section_data_struct$/;"	s
som_count_spaces	bfd/som.c	/^som_count_spaces (bfd *abfd)$/;"	f	file:
som_count_subspaces	bfd/som.c	/^som_count_subspaces (bfd *abfd)$/;"	f	file:
som_data	bfd/bfd-in2.h	/^      struct som_data_struct *som_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::som_data_struct
som_data_struct	bfd/som.h	/^struct som_data_struct$/;"	s
som_decode_symclass	bfd/som.c	/^som_decode_symclass (asymbol *symbol)$/;"	f	file:
som_exec_auxhdr	include/som/internal.h	/^struct som_exec_auxhdr$/;"	s
som_exec_data	bfd/som.h	/^struct som_exec_data$/;"	s
som_external_aux_id	include/som/aout.h	/^struct som_external_aux_id$/;"	s
som_external_clock	include/som/clock.h	/^struct som_external_clock$/;"	s
som_external_compilation_unit	include/som/aout.h	/^struct som_external_compilation_unit$/;"	s
som_external_exec_auxhdr	include/som/aout.h	/^struct som_external_exec_auxhdr$/;"	s
som_external_header	include/som/aout.h	/^struct som_external_header$/;"	s
som_external_lst_header	include/som/lst.h	/^struct som_external_lst_header$/;"	s
som_external_lst_symbol_record	include/som/lst.h	/^struct som_external_lst_symbol_record$/;"	s
som_external_som_entry	include/som/lst.h	/^struct som_external_som_entry$/;"	s
som_external_space_dictionary_record	include/som/aout.h	/^struct som_external_space_dictionary_record$/;"	s
som_external_string_auxhdr	include/som/aout.h	/^struct som_external_string_auxhdr$/;"	s
som_external_subspace_dictionary_record	include/som/aout.h	/^struct som_external_subspace_dictionary_record$/;"	s
som_external_symbol_dictionary_record	include/som/aout.h	/^struct som_external_symbol_dictionary_record$/;"	s
som_find_inliner_info	bfd/som.c	6767;"	d	file:
som_find_line	bfd/som.c	6729;"	d	file:
som_find_nearest_line	bfd/som.c	/^som_find_nearest_line (bfd *abfd,$/;"	f	file:
som_finish_writing	bfd/som.c	/^som_finish_writing (bfd *abfd)$/;"	f	file:
som_fixup_formats	bfd/som.c	/^static const struct fixup_format som_fixup_formats[256] =$/;"	v	typeref:struct:fixup_format	file:
som_generic_stat_arch_elt	bfd/som.c	6736;"	d	file:
som_get_elt_at_index	bfd/som.c	6735;"	d	file:
som_get_lineno	bfd/som.c	6742;"	d	file:
som_get_reloc_upper_bound	bfd/som.c	/^som_get_reloc_upper_bound (bfd *abfd, sec_ptr asect)$/;"	f	file:
som_get_section_contents	bfd/som.c	/^som_get_section_contents (bfd *abfd,$/;"	f	file:
som_get_section_contents_in_window	bfd/som.c	6746;"	d	file:
som_get_symbol_info	bfd/som.c	/^som_get_symbol_info (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_get_symbol_version_string	bfd/som.c	6730;"	d	file:
som_get_symtab_upper_bound	bfd/som.c	/^som_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
som_header	include/som/internal.h	/^struct som_header$/;"	s
som_hppa_howto_table	bfd/som.c	/^static reloc_howto_type som_hppa_howto_table[] =$/;"	v	file:
som_index	include/som/lst.h	/^  unsigned char som_index[4];$/;"	m	struct:som_external_lst_symbol_record
som_initialize_reloc_queue	bfd/som.c	/^som_initialize_reloc_queue (struct reloc_queue *queue)$/;"	f	file:
som_is_container	bfd/som.c	/^som_is_container (asection *space, asection *subspace)$/;"	f	file:
som_is_space	bfd/som.c	/^som_is_space (asection *section)$/;"	f	file:
som_is_subspace	bfd/som.c	/^som_is_subspace (asection *section)$/;"	f	file:
som_length	include/som/aout.h	/^  unsigned char som_length[4];$/;"	m	struct:som_external_header
som_length	include/som/internal.h	/^  unsigned int som_length;$/;"	m	struct:som_header
som_lst_header	include/som/internal.h	/^struct som_lst_header$/;"	s
som_make_empty_symbol	bfd/som.c	/^som_make_empty_symbol (bfd *abfd)$/;"	f	file:
som_minisymbol_to_symbol	bfd/som.c	6745;"	d	file:
som_misc_symbol_info	bfd/som.c	/^struct som_misc_symbol_info$/;"	s	file:
som_mkobject	bfd/som.c	/^som_mkobject (bfd *abfd)$/;"	f	file:
som_name_pt	include/som/internal.h	/^struct som_name_pt$/;"	s
som_new_section_hook	bfd/som.c	/^som_new_section_hook (bfd *abfd, asection *newsect)$/;"	f	file:
som_object_p	bfd/som.c	/^som_object_p (bfd *abfd)$/;"	f	file:
som_object_setup	bfd/som.c	/^som_object_setup (bfd *abfd,$/;"	f	file:
som_openr_next_archived_file	bfd/som.c	6734;"	d	file:
som_prep_for_fixups	bfd/som.c	/^som_prep_for_fixups (bfd *abfd, asymbol **syms, unsigned long num_syms)$/;"	f	file:
som_prep_headers	bfd/som.c	/^som_prep_headers (bfd *abfd)$/;"	f	file:
som_print_symbol	bfd/som.c	/^som_print_symbol (bfd *abfd,$/;"	f	file:
som_read_ar_hdr	bfd/som.c	6732;"	d	file:
som_read_minisymbols	bfd/som.c	6744;"	d	file:
som_reloc_addend	bfd/som.c	/^som_reloc_addend (bfd *abfd,$/;"	f	file:
som_reloc_call	bfd/som.c	/^som_reloc_call (bfd *abfd,$/;"	f	file:
som_reloc_queue_find	bfd/som.c	/^som_reloc_queue_find (unsigned char *p,$/;"	f	file:
som_reloc_queue_fix	bfd/som.c	/^som_reloc_queue_fix (struct reloc_queue *queue, unsigned int idx)$/;"	f	file:
som_reloc_queue_insert	bfd/som.c	/^som_reloc_queue_insert (unsigned char *p,$/;"	f	file:
som_reloc_skip	bfd/som.c	/^som_reloc_skip (bfd *abfd,$/;"	f	file:
som_section_already_linked	bfd/som.c	6760;"	d	file:
som_section_data	bfd/som.h	208;"	d
som_section_data_struct	bfd/som.h	/^struct som_section_data_struct$/;"	s
som_section_type	bfd/som.c	/^som_section_type (const char *s)$/;"	f	file:
som_set_arch_mach	bfd/som.c	/^som_set_arch_mach (bfd *abfd,$/;"	f	file:
som_set_reloc	bfd/som.c	6769;"	d	file:
som_set_reloc_info	bfd/som.c	/^som_set_reloc_info (unsigned char *fixup,$/;"	f	file:
som_set_section_contents	bfd/som.c	/^som_set_section_contents (bfd *abfd,$/;"	f	file:
som_sizeof_headers	bfd/som.c	/^som_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
som_slurp_armap	bfd/som.c	/^som_slurp_armap (bfd *abfd)$/;"	f	file:
som_slurp_extended_name_table	bfd/som.c	6738;"	d	file:
som_slurp_reloc_table	bfd/som.c	/^som_slurp_reloc_table (bfd *abfd,$/;"	f	file:
som_slurp_string_table	bfd/som.c	/^som_slurp_string_table (bfd *abfd)$/;"	f	file:
som_slurp_symbol_table	bfd/som.c	/^som_slurp_symbol_table (bfd *abfd)$/;"	f	file:
som_space_dictionary_record	include/som/internal.h	/^struct som_space_dictionary_record$/;"	s
som_string_auxhdr	include/som/internal.h	/^struct som_string_auxhdr$/;"	s
som_subspace_dictionary_record	include/som/internal.h	/^struct som_subspace_dictionary_record$/;"	s
som_swap_aux_id_in	bfd/som.c	/^som_swap_aux_id_in (struct som_external_aux_id *src,$/;"	f	file:
som_swap_aux_id_out	bfd/som.c	/^som_swap_aux_id_out (struct som_aux_id *src,$/;"	f	file:
som_swap_clock_in	bfd/som.c	/^som_swap_clock_in (struct som_external_clock *src,$/;"	f	file:
som_swap_clock_out	bfd/som.c	/^som_swap_clock_out (struct som_clock *src,$/;"	f	file:
som_swap_compilation_unit_out	bfd/som.c	/^som_swap_compilation_unit_out (struct som_compilation_unit *src,$/;"	f	file:
som_swap_exec_auxhdr_in	bfd/som.c	/^som_swap_exec_auxhdr_in (struct som_external_exec_auxhdr *src,$/;"	f	file:
som_swap_exec_auxhdr_out	bfd/som.c	/^som_swap_exec_auxhdr_out (struct som_exec_auxhdr *src,$/;"	f	file:
som_swap_header_in	bfd/som.c	/^som_swap_header_in (struct som_external_header *src,$/;"	f	file:
som_swap_header_out	bfd/som.c	/^som_swap_header_out (struct som_header *src,$/;"	f	file:
som_swap_lst_header_in	bfd/som.c	/^som_swap_lst_header_in (struct som_external_lst_header *src,$/;"	f	file:
som_swap_space_dictionary_in	bfd/som.c	/^som_swap_space_dictionary_in (struct som_external_space_dictionary_record *src,$/;"	f	file:
som_swap_space_dictionary_out	bfd/som.c	/^som_swap_space_dictionary_out (struct som_space_dictionary_record *src,$/;"	f	file:
som_swap_string_auxhdr_out	bfd/som.c	/^som_swap_string_auxhdr_out (struct som_string_auxhdr *src,$/;"	f	file:
som_swap_subspace_dictionary_in	bfd/som.c	/^som_swap_subspace_dictionary_in$/;"	f	file:
som_swap_subspace_dictionary_record_out	bfd/som.c	/^som_swap_subspace_dictionary_record_out$/;"	f	file:
som_symbol	bfd/som.h	/^typedef struct som_symbol$/;"	s
som_symbol_data	bfd/som.h	209;"	d
som_symbol_type	bfd/som.h	/^som_symbol_type;$/;"	t	typeref:struct:som_symbol
som_truncate_arname	bfd/som.c	6737;"	d	file:
som_type	bfd/som.h	/^  unsigned int som_type;$/;"	m	struct:som_symbol
som_update_armap_timestamp	bfd/som.c	6740;"	d	file:
som_write_ar_hdr	bfd/som.c	6733;"	d	file:
som_write_armap	bfd/som.c	/^som_write_armap (bfd *abfd,$/;"	f	file:
som_write_fixups	bfd/som.c	/^som_write_fixups (bfd *abfd,$/;"	f	file:
som_write_object_contents	bfd/som.c	/^som_write_object_contents (bfd *abfd)$/;"	f	file:
som_write_space_strings	bfd/som.c	/^som_write_space_strings (bfd *abfd,$/;"	f	file:
som_write_symbol_strings	bfd/som.c	/^som_write_symbol_strings (bfd *abfd,$/;"	f	file:
somdata	bfd/som.h	/^struct somdata$/;"	s
somdata	bfd/som.h	194;"	d
some_arrays	gdb/testsuite/gdb.base/printcmds.c	/^struct some_arrays {$/;"	s	file:
some_enum	gdb/testsuite/gdb.base/break1.c	/^enum some_enum { VALUE };$/;"	g	file:
some_enum_global	gdb/testsuite/gdb.base/break1.c	/^enum some_enum some_enum_global;$/;"	v	typeref:enum:some_enum
some_function	gdb/testsuite/gdb.base/execl-update-breakpoints.c	/^some_function (void)$/;"	f
some_function	gdb/testsuite/gdb.base/infcall-input.c	/^some_function (void)$/;"	f
some_function	gdb/testsuite/gdb.threads/schedlock.c	/^void some_function (void) {$/;"	f
some_struct	gdb/testsuite/gdb.base/break1.c	/^struct some_struct$/;"	s	file:
some_struct	gdb/testsuite/gdb.base/printcmds.c	/^struct some_struct$/;"	s	file:
some_struct	gdb/testsuite/gdb.base/printcmds.c	/^} some_struct = {$/;"	v	typeref:struct:some_struct
some_struct	gdb/testsuite/gdb.reverse/ur1.c	/^struct some_struct$/;"	s	file:
some_union	gdb/testsuite/gdb.base/break1.c	/^union some_union$/;"	u	file:
some_union_global	gdb/testsuite/gdb.base/break1.c	/^union some_union some_union_global;$/;"	v	typeref:union:some_union
some_variable	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^some_variable:$/;"	l
some_variable	gdb/testsuite/gdb.base/break1.c	/^int some_variable;$/;"	v
some_volatile_enum	gdb/testsuite/gdb.base/printcmds.c	/^enum some_volatile_enum { enumvolval1, enumvolval2 };$/;"	g	file:
some_volatile_enum	gdb/testsuite/gdb.base/printcmds.c	/^volatile enum some_volatile_enum some_volatile_enum = enumvolval1;$/;"	v	typeref:enum:some_volatile_enum
somefunc	gdb/testsuite/gdb.cp/temargs.cc	/^  void somefunc() { }$/;"	f	struct:S
somewhere	gdb/testsuite/gdb.cp/m-static.h	/^  static const float somewhere = 3.14159;$/;"	m	class:gnu_obj_4
sopc_to_id	opcodes/msp430-decode.c	/^sopc_to_id (int sop, int c)$/;"	f	file:
sor	gdb/ia64-tdep.c	/^  int	sor;		\/* Number of rotating registers (decoded from$/;"	m	struct:ia64_frame_cache	file:
sort_bfds	bfd/elf32-spu.c	/^sort_bfds (const void *a, const void *b)$/;"	f	file:
sort_blocks	gdb/mdebugread.c	/^sort_blocks (struct symtab *s)$/;"	f	file:
sort_by_secaddr	bfd/coffcode.h	/^sort_by_secaddr (const void * arg1, const void * arg2)$/;"	f
sort_by_value	bfd/elf-m10300.c	/^sort_by_value (const void *va, const void *vb)$/;"	f	file:
sort_calls	bfd/elf32-spu.c	/^sort_calls (const void *a, const void *b)$/;"	f	file:
sort_choices	gdb/ada-lang.c	/^sort_choices (struct block_symbol syms[], int nsyms)$/;"	f	file:
sort_dyn_sym_info	bfd/elf64-ia64-vms.c	/^sort_dyn_sym_info (struct elf64_ia64_dyn_sym_info *info,$/;"	f	file:
sort_dyn_sym_info	bfd/elfnn-ia64.c	/^sort_dyn_sym_info (struct elfNN_ia64_dyn_sym_info *info,$/;"	f	file:
sort_dynamic_relocs	bfd/elfxx-mips.c	/^sort_dynamic_relocs (const void *arg1, const void *arg2)$/;"	f	file:
sort_dynamic_relocs_64	bfd/elfxx-mips.c	/^sort_dynamic_relocs_64 (const void *arg1 ATTRIBUTE_UNUSED,$/;"	f	file:
sort_key	bfd/som.h	/^  unsigned int sort_key : 8;$/;"	m	struct:som_copyable_section_data_struct
sort_key	include/som/internal.h	/^  unsigned int sort_key : 8;$/;"	m	struct:som_space_dictionary_record
sort_key	include/som/internal.h	/^  unsigned int sort_key : 8;$/;"	m	struct:som_subspace_dictionary_record
sort_lib	bfd/elf32-spu.c	/^sort_lib (const void *a, const void *b)$/;"	f	file:
sort_line_sequences	bfd/dwarf2.c	/^sort_line_sequences (struct line_info_table* table)$/;"	f	file:
sort_match_list	gdb/completer.c	/^completion_result::sort_match_list ()$/;"	f	class:completion_result
sort_pointers	libiberty/sort.c	/^void sort_pointers (size_t n, void **pointers, void **work)$/;"	f
sort_pst_symbols	gdb/psymtab.c	/^sort_pst_symbols (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
sort_relocs_p	bfd/elf-bfd.h	/^  bfd_boolean (*sort_relocs_p)$/;"	m	struct:elf_backend_data
sort_scripts_by_name	gdb/auto-load.c	/^sort_scripts_by_name (loaded_script *a, loaded_script *b)$/;"	f	file:
sort_sections	bfd/elf32-spu.c	/^sort_sections (const void *a, const void *b)$/;"	f	file:
sort_syms	bfd/elf32-spu.c	/^sort_syms (const void *a, const void *b)$/;"	f	file:
sort_syms_psecs	bfd/elf32-spu.c	/^static asection **sort_syms_psecs;$/;"	v	file:
sort_syms_syms	bfd/elf32-spu.c	/^static Elf_Internal_Sym *sort_syms_syms;$/;"	v	file:
sort_tu_by_abbrev_offset	gdb/dwarf2read.c	/^sort_tu_by_abbrev_offset (const struct tu_abbrev_offset &a,$/;"	f	file:
sort_value	opcodes/s390-mkopc.c	/^    unsigned long long sort_value;$/;"	m	struct:op_struct	file:
sort_x64_pdata	bfd/peXXigen.c	/^sort_x64_pdata (const void *l, const void *r)$/;"	f	file:
sort_xdata_arr	bfd/pei-x86_64.c	/^sort_xdata_arr (const void *l, const void *r)$/;"	f	file:
sorted_count	bfd/elf64-ia64-vms.c	/^  unsigned int sorted_count;$/;"	m	struct:elf64_ia64_link_hash_entry	file:
sorted_count	bfd/elf64-ia64-vms.c	/^  unsigned int sorted_count;$/;"	m	struct:elf64_ia64_local_hash_entry	file:
sorted_count	bfd/elfnn-ia64.c	/^  unsigned int sorted_count;$/;"	m	struct:elfNN_ia64_link_hash_entry	file:
sorted_count	bfd/elfnn-ia64.c	/^  unsigned int sorted_count;$/;"	m	struct:elfNN_ia64_local_hash_entry	file:
sorted_key	sim/h8300/writecode.c	81;"	d	file:
sorted_opcodes	opcodes/sparc-dis.c	/^static const sparc_opcode **sorted_opcodes;$/;"	v	file:
sorted_syms	bfd/som.h	/^  asymbol **sorted_syms;$/;"	m	struct:somdata
sorttab	sim/sh/gencode.c	/^sorttab (void)$/;"	f	file:
source	gdb/python/py-block.c	/^  struct blpy_block_object *source;$/;"	m	struct:__anon2084	typeref:struct:__anon2084::blpy_block_object	file:
source	gdb/python/py-linetable.c	/^  PyObject *source;$/;"	m	struct:__anon2082	file:
source	gdb/python/py-type.c	/^  struct pyty_type_object *source;$/;"	m	struct:__anon2077	typeref:struct:__anon2077::pyty_type_object	file:
source	gdb/tui/tui-data.h	/^  struct tui_source_element source;	\/* The source elements.  *\/$/;"	m	union:tui_which_element	typeref:struct:tui_which_element::tui_source_element
source	sim/mips/mdmx.c	/^  enum {vs, ss, vt} source;$/;"	m	struct:__anon844	typeref:enum:__anon844::__anon845	file:
source_command	gdb/cli/cli-cmds.c	/^source_command (const char *args, int from_tty)$/;"	f	file:
source_file	gdb/compile/compile-internal.h	/^  const char *source_file () const$/;"	f	class:compile_file_names
source_file	gdb/compile/compile-object-load.h	/^  char *source_file;$/;"	m	struct:compile_module
source_file	gdb/compile/compile-object-run.c	/^  char *source_file;$/;"	m	struct:do_module_cleanup	file:
source_file_name	gdb/top.c	/^\/* static *\/ const char *source_file_name;$/;"	v
source_file_not_found_error	gdb/linespec.c	/^source_file_not_found_error (const char *name)$/;"	f	file:
source_filename	gdb/location.h	/^  char *source_filename;$/;"	m	struct:explicit_location
source_full_path_of	gdb/source.c	/^source_full_path_of (const char *filename,$/;"	f
source_gdb_objfile_script	gdb/extension.c	/^source_gdb_objfile_script (const struct extension_language_defn *extlang,$/;"	f	file:
source_gdb_objfile_script	gdb/extension.c	/^static objfile_script_sourcer_func source_gdb_objfile_script;$/;"	v	file:
source_gdb_script	gdb/extension.c	/^source_gdb_script (const struct extension_language_defn *extlang,$/;"	f	file:
source_gdb_script	gdb/extension.c	/^static script_sourcer_func source_gdb_script;$/;"	v	file:
source_info	gdb/tui/tui-data.h	/^    struct tui_source_info source_info;$/;"	m	union:tui_win_info::__anon1652	typeref:struct:tui_win_info::__anon1652::tui_source_info
source_line_number	gdb/top.c	/^\/* static *\/ int source_line_number;$/;"	v
source_path	gdb/source.c	/^char *source_path;$/;"	v
source_reloc	bfd/elf32-xtensa.c	/^typedef struct source_reloc_struct source_reloc;$/;"	t	typeref:struct:source_reloc_struct	file:
source_reloc_compare	bfd/elf32-xtensa.c	/^source_reloc_compare (const void *ap, const void *bp)$/;"	f	file:
source_reloc_struct	bfd/elf32-xtensa.c	/^struct source_reloc_struct$/;"	s	file:
source_script	gdb/cli/cli-cmds.c	/^source_script (const char *file, int from_tty)$/;"	f
source_script_file	gdb/auto-load.c	/^source_script_file (struct auto_load_pspace_info *pspace_info,$/;"	f	file:
source_script_from_stream	gdb/cli/cli-cmds.c	/^source_script_from_stream (FILE *stream, const char *file,$/;"	f	file:
source_script_with_search	gdb/cli/cli-cmds.c	/^source_script_with_search (const char *file, int from_tty, int search_path)$/;"	f	file:
source_sec	bfd/elf32-xtensa.c	/^  asection *source_sec;$/;"	m	struct:source_reloc_struct	file:
source_section_scripts	gdb/auto-load.c	/^source_section_scripts (struct objfile *objfile, const char *section_name,$/;"	f	file:
source_string	gdb/gdbserver/tracepoint.c	/^struct source_string$/;"	s	file:
source_strings	gdb/gdbserver/tracepoint.c	/^  struct source_string *source_strings;$/;"	m	struct:tracepoint	typeref:struct:tracepoint::source_string	file:
source_time	include/som/aout.h	/^  struct som_external_clock source_time;$/;"	m	struct:som_external_compilation_unit	typeref:struct:som_external_compilation_unit::som_external_clock
source_time	include/som/internal.h	/^  struct som_clock source_time;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_clock
source_value	bfd/elf32-arm.c	/^  bfd_vma source_value;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
source_verbose	gdb/cli/cli-cmds.c	/^int source_verbose = 0;$/;"	v
source_version	bfd/mach-o.h	/^    bfd_mach_o_source_version_command source_version;$/;"	m	union:bfd_mach_o_load_command::__anon1083
source_windows	gdb/tui/tui-data.c	/^static struct tui_list source_windows = {src_win_list, 0};$/;"	v	typeref:struct:tui_list	file:
sourhi	libdecnumber/dpd/decimal128.c	203;"	d	file:
sourhi	libdecnumber/dpd/decimal128.c	296;"	d	file:
sourhi	libdecnumber/dpd/decimal64.c	220;"	d	file:
sourhi	libdecnumber/dpd/decimal64.c	312;"	d	file:
sourlo	libdecnumber/dpd/decimal128.c	206;"	d	file:
sourlo	libdecnumber/dpd/decimal128.c	299;"	d	file:
sourlo	libdecnumber/dpd/decimal64.c	221;"	d	file:
sourlo	libdecnumber/dpd/decimal64.c	313;"	d	file:
sourmh	libdecnumber/dpd/decimal128.c	204;"	d	file:
sourmh	libdecnumber/dpd/decimal128.c	297;"	d	file:
sourml	libdecnumber/dpd/decimal128.c	205;"	d	file:
sourml	libdecnumber/dpd/decimal128.c	298;"	d	file:
sp	gdb/amd64-windows-tdep.c	/^  CORE_ADDR sp;$/;"	m	struct:amd64_windows_frame_cache	file:
sp	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register sp = { 31, 1 };$/;"	v	typeref:struct:aarch64_register	file:
sp	gdb/loongarch-tdep.h	/^    int sp;$/;"	m	struct:gdbarch_tdep::__anon2058
sp	gdb/m32c-tdep.c	/^  pv_t sb, fb, sp;$/;"	m	struct:m32c_pv_state	file:
sp	gdb/m32c-tdep.c	/^  struct m32c_reg *sb, *fb, *sp;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
sp	gdb/testsuite/gdb.base/funcargs.c	/^short *sp = &s;$/;"	v
sp	gdb/testsuite/gdb.python/py-unwind.py	/^    def sp(self):$/;"	m	class:FrameId
sp	include/opcode/cr16.h	/^  era = 14, sp = 15, RA,$/;"	e	enum:__anon1324
sp	include/opcode/crx.h	/^    r10, r11, r12, r13, r14, r15, ra, sp,$/;"	e	enum:__anon1260
sp	libiberty/safe-ctype.c	134;"	d	file:
sp	sim/cr16/cr16_sim.h	/^  reg_t sp[2];                  \/* holding area for SPI(0)\/SPU(1) *\/$/;"	m	struct:_state
sp	sim/d10v/d10v_sim.h	/^  reg_t sp[2];                  \/* holding area for SPI(0)\/SPU(1) *\/$/;"	m	struct:_state
sp	sim/m32c/cpu.h	/^  sp, usp, isp, pc, flags,$/;"	e	enum:__anon535
sp	sim/m68hc11/sim-main.h	/^    unsigned short      sp;$/;"	m	struct:m6811_regs
sp	sim/rx/cpu.h	97;"	d
sp	sim/testsuite/sim/bfin/pushpopreg_1.s	/^	sp = 0x4000(x);$/;"	d
sp_L	include/opcode/cr16.h	/^  r12_L = 12, r13_L = 13, ra = 14, sp_L = 15,$/;"	e	enum:__anon1324
sp_adjust	bfd/elf32-spu.c	/^  bfd_vma sp_adjust;$/;"	m	struct:function_info	file:
sp_offset	gdb/amd64-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:amd64_frame_cache	file:
sp_offset	gdb/bfin-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:bfin_frame_cache	file:
sp_offset	gdb/cris-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:cris_unwind_cache	file:
sp_offset	gdb/h8300-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:h8300_frame_cache	file:
sp_offset	gdb/i386-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:i386_frame_cache	file:
sp_offset	gdb/m32r-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:m32r_unwind_cache	file:
sp_offset	gdb/m68hc11-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:m68hc11_unwind_cache	file:
sp_offset	gdb/m68k-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:m68k_frame_cache	file:
sp_offset	gdb/moxie-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:moxie_unwind_cache	file:
sp_offset	gdb/nds32-tdep.c	/^  CORE_ADDR sp_offset;$/;"	m	struct:nds32_frame_cache	file:
sp_offset	gdb/sh-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:sh_frame_cache	file:
sp_offset	gdb/v850-tdep.c	/^  LONGEST sp_offset;$/;"	m	struct:v850_frame_cache	file:
sp_reg	opcodes/i386-dis.c	/^  sp_reg,$/;"	e	enum:__anon42	file:
sp_regnum	gdb/frv-tdep.h	/^  sp_regnum = 1,$/;"	e	enum:__anon1757
sp_regnum	gdb/gdbarch.c	/^  int sp_regnum;$/;"	m	struct:gdbarch	file:
sp_regnum	gdb/ia64-tdep.c	/^static int sp_regnum = IA64_GR12_REGNUM;$/;"	v	file:
space	sim/common/dv-glue.c	/^  int space;$/;"	m	struct:hw_glue	file:
space	sim/common/sim-core.h	/^  int space;$/;"	m	struct:_sim_core_mapping
space	sim/common/sim-memopt.h	/^  int space;$/;"	m	struct:_sim_memopt
space	sim/ppc/corefile.c	/^  int space;$/;"	m	struct:_core_mapping	file:
space	sim/ppc/hw_glue.c	/^  int space;$/;"	m	struct:_hw_glue_device	file:
space	sim/ppc/hw_ide.c	/^  int space;$/;"	m	struct:_address_block	file:
space	sim/ppc/hw_opic.c	/^  int space;$/;"	m	struct:_opic_idu	file:
space	sim/ppc/hw_opic.c	/^  int space;$/;"	m	struct:_opic_isu_block	file:
space	sim/ppc/hw_phb.c	/^  phb_space space[nr_hw_phb_spaces];$/;"	m	struct:_hw_phb_device	file:
space_dict	bfd/som.h	/^  struct som_space_dictionary_record *space_dict;$/;"	m	struct:som_section_data_struct	typeref:struct:som_section_data_struct::som_space_dictionary_record
space_identifier	gdb/c-exp.y	/^space_identifier : '@' NAME$/;"	l
space_index	include/som/aout.h	/^  unsigned char space_index[4];$/;"	m	struct:som_external_subspace_dictionary_record
space_index	include/som/internal.h	/^  int space_index;$/;"	m	struct:som_subspace_dictionary_record
space_location	include/som/aout.h	/^  unsigned char space_location[4];$/;"	m	struct:som_external_header
space_location	include/som/internal.h	/^  unsigned int space_location;$/;"	m	struct:som_header
space_number	bfd/som.h	/^  int space_number;$/;"	m	struct:som_copyable_section_data_struct
space_number	include/som/aout.h	/^  unsigned char space_number[4];$/;"	m	struct:som_external_space_dictionary_record
space_number	include/som/internal.h	/^  int space_number;$/;"	m	struct:som_space_dictionary_record
space_strings_location	include/som/aout.h	/^  unsigned char space_strings_location[4];$/;"	m	struct:som_external_header
space_strings_location	include/som/internal.h	/^  unsigned int space_strings_location;$/;"	m	struct:som_header
space_strings_size	include/som/aout.h	/^  unsigned char space_strings_size[4];$/;"	m	struct:som_external_header
space_strings_size	include/som/internal.h	/^  unsigned int space_strings_size;$/;"	m	struct:som_header
space_to_eol	readline/display.c	/^space_to_eol (count)$/;"	f	file:
space_total	include/som/aout.h	/^  unsigned char space_total[4];$/;"	m	struct:som_external_header
space_total	include/som/internal.h	/^  unsigned int space_total;$/;"	m	struct:som_header
spacer	gdb/testsuite/gdb.base/duplicate-bp.c	/^spacer ()$/;"	f
spacer	gdb/testsuite/gdb.base/jit-simple-jit.c	/^int spacer = 4;$/;"	v
spacer	gdb/testsuite/gdb.cp/member-ptr.cc	/^  int spacer;$/;"	m	class:Padding	file:
spaces	gdb/ui-out.c	/^ui_out::spaces (int numspaces)$/;"	f	class:ui_out
spaces	libiberty/spaces.c	/^spaces (int count)$/;"	f
sparc32_bsd_fpregmap	gdb/sparc-tdep.c	/^const struct sparc_fpregmap sparc32_bsd_fpregmap =$/;"	v	typeref:struct:sparc_fpregmap
sparc32_collect_fpregset	gdb/sparc-tdep.c	/^sparc32_collect_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f
sparc32_collect_gregset	gdb/sparc-tdep.c	/^sparc32_collect_gregset (const struct sparc_gregmap *gregmap,$/;"	f
sparc32_cp0_register_names	gdb/sparc-tdep.c	/^static const char *sparc32_cp0_register_names[] = { SPARC32_CP0_REGISTERS };$/;"	v	file:
sparc32_dwarf2_frame_init_reg	gdb/sparc-tdep.c	/^sparc32_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
sparc32_dwarf2_struct_return_p	gdb/sparc-tdep.c	/^sparc32_dwarf2_struct_return_p (struct frame_info *this_frame)$/;"	f	file:
sparc32_extract_return_value	gdb/sparc-tdep.c	/^sparc32_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
sparc32_fpregset_supplies_p	gdb/sparc-nat.c	/^sparc32_fpregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f
sparc32_fpu_register_names	gdb/sparc-tdep.c	/^static const char *sparc32_fpu_register_names[] = { SPARC32_FPU_REGISTERS };$/;"	v	file:
sparc32_frame_align	gdb/sparc-tdep.c	/^sparc32_frame_align (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f	file:
sparc32_frame_base	gdb/sparc-tdep.c	/^static const struct frame_base sparc32_frame_base =$/;"	v	typeref:struct:frame_base	file:
sparc32_frame_base_address	gdb/sparc-tdep.c	/^sparc32_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sparc32_frame_cache	gdb/sparc-tdep.c	/^sparc32_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f
sparc32_frame_prev_register	gdb/sparc-tdep.c	/^sparc32_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc32_frame_this_id	gdb/sparc-tdep.c	/^sparc32_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sparc32_frame_unwind	gdb/sparc-tdep.c	/^static const struct frame_unwind sparc32_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc32_gdbarch_init	gdb/sparc-tdep.c	/^sparc32_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
sparc32_gregset_supplies_p	gdb/sparc-nat.c	/^sparc32_gregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f
sparc32_linux_collect_core_fpregset	gdb/sparc-linux-tdep.c	/^sparc32_linux_collect_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc32_linux_collect_core_gregset	gdb/sparc-linux-tdep.c	/^sparc32_linux_collect_core_gregset (const struct regset *regset,$/;"	f	file:
sparc32_linux_core_gregmap	gdb/sparc-linux-tdep.c	/^const struct sparc_gregmap sparc32_linux_core_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc32_linux_fpregset	gdb/sparc-linux-tdep.c	/^static const struct regset sparc32_linux_fpregset =$/;"	v	typeref:struct:regset	file:
sparc32_linux_gdb_signal_from_target	gdb/sparc-linux-tdep.c	/^sparc32_linux_gdb_signal_from_target (struct gdbarch *gdbarch,$/;"	f	file:
sparc32_linux_gdb_signal_to_target	gdb/sparc-linux-tdep.c	/^sparc32_linux_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f	file:
sparc32_linux_get_syscall_number	gdb/sparc-linux-tdep.c	/^sparc32_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
sparc32_linux_gregset	gdb/sparc-linux-tdep.c	/^static const struct regset sparc32_linux_gregset =$/;"	v	typeref:struct:regset	file:
sparc32_linux_init_abi	gdb/sparc-linux-tdep.c	/^sparc32_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc32_linux_rt_sigframe	gdb/sparc-linux-tdep.c	/^static const struct tramp_frame sparc32_linux_rt_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
sparc32_linux_sigframe	gdb/sparc-linux-tdep.c	/^static const struct tramp_frame sparc32_linux_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
sparc32_linux_sigframe_init	gdb/sparc-linux-tdep.c	/^sparc32_linux_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
sparc32_linux_step_trap	gdb/sparc-linux-tdep.c	/^sparc32_linux_step_trap (struct frame_info *frame, unsigned long insn)$/;"	f	file:
sparc32_linux_supply_core_fpregset	gdb/sparc-linux-tdep.c	/^sparc32_linux_supply_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc32_linux_supply_core_gregset	gdb/sparc-linux-tdep.c	/^sparc32_linux_supply_core_gregset (const struct regset *regset,$/;"	f	file:
sparc32_plt_entry_build	bfd/elfxx-sparc.c	/^sparc32_plt_entry_build (bfd *output_bfd, asection *splt, bfd_vma offset,$/;"	f	file:
sparc32_pseudo_register_name	gdb/sparc-tdep.c	/^sparc32_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc32_pseudo_register_names	gdb/sparc-tdep.c	/^static const char *sparc32_pseudo_register_names[] =$/;"	v	file:
sparc32_pseudo_register_read	gdb/sparc-tdep.c	/^sparc32_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
sparc32_pseudo_register_type	gdb/sparc-tdep.c	/^sparc32_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc32_pseudo_register_write	gdb/sparc-tdep.c	/^sparc32_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
sparc32_pseudo_regnum	gdb/sparc-tdep.h	/^enum sparc32_pseudo_regnum$/;"	g
sparc32_push_dummy_call	gdb/sparc-tdep.c	/^sparc32_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sparc32_push_dummy_code	gdb/sparc-tdep.c	/^sparc32_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp,$/;"	f	file:
sparc32_register_name	gdb/sparc-tdep.c	/^sparc32_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc32_register_names	gdb/sparc-tdep.c	/^static const char *sparc32_register_names[] =$/;"	v	file:
sparc32_register_type	gdb/sparc-tdep.c	/^sparc32_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc32_regnum	gdb/sparc-tdep.h	/^enum sparc32_regnum$/;"	g
sparc32_return_value	gdb/sparc-tdep.c	/^sparc32_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sparc32_skip_prologue	gdb/sparc-tdep.c	/^sparc32_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
sparc32_sol2_collect_core_fpregset	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_collect_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc32_sol2_collect_core_gregset	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_collect_core_gregset (const struct regset *regset,$/;"	f	file:
sparc32_sol2_fpregmap	gdb/sparc-sol2-tdep.c	/^const struct sparc_fpregmap sparc32_sol2_fpregmap =$/;"	v	typeref:struct:sparc_fpregmap
sparc32_sol2_fpregset	gdb/sparc-sol2-tdep.c	/^static const struct regset sparc32_sol2_fpregset =$/;"	v	typeref:struct:regset	file:
sparc32_sol2_gregmap	gdb/sparc-sol2-tdep.c	/^const struct sparc_gregmap sparc32_sol2_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc32_sol2_gregset	gdb/sparc-sol2-tdep.c	/^static const struct regset sparc32_sol2_gregset =$/;"	v	typeref:struct:regset	file:
sparc32_sol2_init_abi	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
sparc32_sol2_sigtramp_frame_cache	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc32_sol2_sigtramp_frame_prev_register	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc32_sol2_sigtramp_frame_sniffer	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc32_sol2_sigtramp_frame_this_id	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc32_sol2_sigtramp_frame_unwind	gdb/sparc-sol2-tdep.c	/^static const struct frame_unwind sparc32_sol2_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc32_sol2_supply_core_fpregset	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_supply_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc32_sol2_supply_core_gregset	gdb/sparc-sol2-tdep.c	/^sparc32_sol2_supply_core_gregset (const struct regset *regset,$/;"	f	file:
sparc32_stabs_argument_has_addr	gdb/sparc-tdep.c	/^sparc32_stabs_argument_has_addr (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
sparc32_store_arguments	gdb/sparc-tdep.c	/^sparc32_store_arguments (struct regcache *regcache, int nargs,$/;"	f	file:
sparc32_store_return_value	gdb/sparc-tdep.c	/^sparc32_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
sparc32_struct_return_from_sym	gdb/sparc-tdep.c	/^sparc32_struct_return_from_sym (struct symbol *sym)$/;"	f	file:
sparc32_sunos4_fpregmap	gdb/sparc-tdep.c	/^const struct sparc_fpregmap sparc32_sunos4_fpregmap =$/;"	v	typeref:struct:sparc_fpregmap
sparc32_sunos4_gregmap	gdb/sparc-tdep.c	/^const struct sparc_gregmap sparc32_sunos4_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc32_supply_fpregset	gdb/sparc-tdep.c	/^sparc32_supply_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f
sparc32_supply_gregset	gdb/sparc-tdep.c	/^sparc32_supply_gregset (const struct sparc_gregmap *gregmap,$/;"	f
sparc32nbsd_fpregset	gdb/sparc-nbsd-tdep.c	/^static const struct regset sparc32nbsd_fpregset =$/;"	v	typeref:struct:regset	file:
sparc32nbsd_gregmap	gdb/sparc-nbsd-tdep.c	/^const struct sparc_gregmap sparc32nbsd_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc32nbsd_gregset	gdb/sparc-nbsd-tdep.c	/^static const struct regset sparc32nbsd_gregset =$/;"	v	typeref:struct:regset	file:
sparc32nbsd_init_abi	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
sparc32nbsd_pc_in_sigtramp	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f	file:
sparc32nbsd_sigcontext_frame_cache	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_sigcontext_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc32nbsd_sigcontext_frame_prev_register	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_sigcontext_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc32nbsd_sigcontext_frame_sniffer	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_sigcontext_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc32nbsd_sigcontext_frame_this_id	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_sigcontext_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc32nbsd_sigcontext_frame_unwind	gdb/sparc-nbsd-tdep.c	/^static const struct frame_unwind sparc32nbsd_sigcontext_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc32nbsd_sigcontext_saved_regs	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_sigcontext_saved_regs (struct frame_info *this_frame)$/;"	f
sparc32nbsd_sigtramp_end	gdb/sparc-nbsd-tdep.c	/^static const CORE_ADDR sparc32nbsd_sigtramp_end = 0xeffffff0;$/;"	v	file:
sparc32nbsd_sigtramp_start	gdb/sparc-nbsd-tdep.c	/^static const CORE_ADDR sparc32nbsd_sigtramp_start = 0xeffffef0;$/;"	v	file:
sparc32nbsd_supply_fpregset	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
sparc32nbsd_supply_gregset	gdb/sparc-nbsd-tdep.c	/^sparc32nbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
sparc32nbsd_supply_pcb	gdb/sparc-nbsd-nat.c	/^sparc32nbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
sparc32obsd_collect_uthread	gdb/sparc-obsd-tdep.c	/^sparc32obsd_collect_uthread(const struct regcache *regcache,$/;"	f	file:
sparc32obsd_init_abi	gdb/sparc-obsd-tdep.c	/^sparc32obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc32obsd_page_size	gdb/sparc-obsd-tdep.c	/^static const int sparc32obsd_page_size = 4096;$/;"	v	file:
sparc32obsd_pc_in_sigtramp	gdb/sparc-obsd-tdep.c	/^sparc32obsd_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f	file:
sparc32obsd_sigtramp_frame_cache	gdb/sparc-obsd-tdep.c	/^sparc32obsd_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc32obsd_sigtramp_frame_prev_register	gdb/sparc-obsd-tdep.c	/^sparc32obsd_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc32obsd_sigtramp_frame_sniffer	gdb/sparc-obsd-tdep.c	/^sparc32obsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc32obsd_sigtramp_frame_this_id	gdb/sparc-obsd-tdep.c	/^sparc32obsd_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc32obsd_sigtramp_frame_unwind	gdb/sparc-obsd-tdep.c	/^static const struct frame_unwind sparc32obsd_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc32obsd_supply_uthread	gdb/sparc-obsd-tdep.c	/^sparc32obsd_supply_uthread (struct regcache *regcache,$/;"	f	file:
sparc64_16_byte_align_p	gdb/sparc64-tdep.c	/^sparc64_16_byte_align_p (struct type *type)$/;"	f	file:
sparc64_addr_bits_remove	gdb/sparc64-tdep.c	/^sparc64_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
sparc64_adi_info	gdb/sparc64-tdep.c	/^  sparc64_adi_info (pid_t pid_)$/;"	f	struct:sparc64_adi_info
sparc64_adi_info	gdb/sparc64-tdep.c	/^typedef struct sparc64_adi_info$/;"	s	file:
sparc64_adi_info	gdb/sparc64-tdep.c	/^} sparc64_adi_info;$/;"	t	typeref:struct:sparc64_adi_info	file:
sparc64_bsd_fpregmap	gdb/sparc64-tdep.c	/^const struct sparc_fpregmap sparc64_bsd_fpregmap =$/;"	v	typeref:struct:sparc_fpregmap
sparc64_ccr_type	gdb/sparc-tdep.h	/^  struct type *sparc64_ccr_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc64_ccr_type	gdb/sparc64-tdep.c	/^sparc64_ccr_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc64_collect_fpregset	gdb/sparc64-tdep.c	/^sparc64_collect_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f
sparc64_collect_gregset	gdb/sparc64-tdep.c	/^sparc64_collect_gregset (const struct sparc_gregmap *gregmap,$/;"	f
sparc64_complex_floating_p	gdb/sparc64-tdep.c	/^sparc64_complex_floating_p (const struct type *type)$/;"	f	file:
sparc64_cp0_register_names	gdb/sparc64-tdep.c	/^static const char *sparc64_cp0_register_names[] = { SPARC64_CP0_REGISTERS };$/;"	v	file:
sparc64_dwarf2_frame_init_reg	gdb/sparc64-tdep.c	/^sparc64_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
sparc64_extract_floating_fields	gdb/sparc64-tdep.c	/^sparc64_extract_floating_fields (struct regcache *regcache, struct type *type,$/;"	f	file:
sparc64_extract_return_value	gdb/sparc64-tdep.c	/^sparc64_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
sparc64_floating_p	gdb/sparc64-tdep.c	/^sparc64_floating_p (const struct type *type)$/;"	f	file:
sparc64_forget_process	gdb/sparc64-tdep.c	/^sparc64_forget_process (pid_t pid)$/;"	f
sparc64_fpregset_supplies_p	gdb/sparc64-nat.c	/^sparc64_fpregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_fprs_type	gdb/sparc-tdep.h	/^  struct type *sparc64_fprs_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc64_fprs_type	gdb/sparc64-tdep.c	/^sparc64_fprs_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc64_fpu_register_names	gdb/sparc64-tdep.c	/^static const char *sparc64_fpu_register_names[] = { SPARC64_FPU_REGISTERS };$/;"	v	file:
sparc64_frame_align	gdb/sparc64-tdep.c	/^sparc64_frame_align (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f	file:
sparc64_frame_base	gdb/sparc64-tdep.c	/^static const struct frame_base sparc64_frame_base =$/;"	v	typeref:struct:frame_base	file:
sparc64_frame_base_address	gdb/sparc64-tdep.c	/^sparc64_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sparc64_frame_cache	gdb/sparc64-tdep.c	/^sparc64_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sparc64_frame_prev_register	gdb/sparc64-tdep.c	/^sparc64_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sparc64_frame_this_id	gdb/sparc64-tdep.c	/^sparc64_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sparc64_frame_unwind	gdb/sparc64-tdep.c	/^static const struct frame_unwind sparc64_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc64_fsr_type	gdb/sparc-tdep.h	/^  struct type *sparc64_fsr_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc64_fsr_type	gdb/sparc64-tdep.c	/^sparc64_fsr_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc64_gregset_supplies_p	gdb/sparc64-nat.c	/^sparc64_gregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_init_abi	gdb/sparc64-tdep.c	/^sparc64_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
sparc64_integral_or_pointer_p	gdb/sparc64-tdep.c	/^sparc64_integral_or_pointer_p (const struct type *type)$/;"	f	file:
sparc64_linux_collect_core_fpregset	gdb/sparc64-linux-tdep.c	/^sparc64_linux_collect_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc64_linux_collect_core_gregset	gdb/sparc64-linux-tdep.c	/^sparc64_linux_collect_core_gregset (const struct regset *regset,$/;"	f	file:
sparc64_linux_core_gregmap	gdb/sparc64-linux-tdep.c	/^const struct sparc_gregmap sparc64_linux_core_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64_linux_fpregset	gdb/sparc64-linux-tdep.c	/^static const struct regset sparc64_linux_fpregset =$/;"	v	typeref:struct:regset	file:
sparc64_linux_get_longjmp_target	gdb/sparc64-linux-tdep.c	/^sparc64_linux_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
sparc64_linux_get_syscall_number	gdb/sparc64-linux-tdep.c	/^sparc64_linux_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
sparc64_linux_gregset	gdb/sparc64-linux-tdep.c	/^static const struct regset sparc64_linux_gregset =$/;"	v	typeref:struct:regset	file:
sparc64_linux_handle_segmentation_fault	gdb/sparc64-linux-tdep.c	/^sparc64_linux_handle_segmentation_fault (struct gdbarch *gdbarch,$/;"	f
sparc64_linux_init_abi	gdb/sparc64-linux-tdep.c	/^sparc64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc64_linux_ptrace_gregmap	gdb/sparc64-linux-nat.c	/^static const struct sparc_gregmap sparc64_linux_ptrace_gregmap =$/;"	v	typeref:struct:sparc_gregmap	file:
sparc64_linux_rt_sigframe	gdb/sparc64-linux-tdep.c	/^static const struct tramp_frame sparc64_linux_rt_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
sparc64_linux_sigframe_init	gdb/sparc64-linux-tdep.c	/^sparc64_linux_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
sparc64_linux_step_trap	gdb/sparc64-linux-tdep.c	/^sparc64_linux_step_trap (struct frame_info *frame, unsigned long insn)$/;"	f	file:
sparc64_linux_supply_core_fpregset	gdb/sparc64-linux-tdep.c	/^sparc64_linux_supply_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc64_linux_supply_core_gregset	gdb/sparc64-linux-tdep.c	/^sparc64_linux_supply_core_gregset (const struct regset *regset,$/;"	f	file:
sparc64_linux_write_pc	gdb/sparc64-linux-tdep.c	/^sparc64_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
sparc64_plt_entry_build	bfd/elfxx-sparc.c	/^sparc64_plt_entry_build (bfd *output_bfd, asection *splt, bfd_vma offset,$/;"	f	file:
sparc64_pseudo_register_name	gdb/sparc64-tdep.c	/^sparc64_pseudo_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_pseudo_register_names	gdb/sparc64-tdep.c	/^static const char *sparc64_pseudo_register_names[] =$/;"	v	file:
sparc64_pseudo_register_read	gdb/sparc64-tdep.c	/^sparc64_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
sparc64_pseudo_register_type	gdb/sparc64-tdep.c	/^sparc64_pseudo_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_pseudo_register_write	gdb/sparc64-tdep.c	/^sparc64_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
sparc64_pseudo_regnum	gdb/sparc64-tdep.h	/^enum sparc64_pseudo_regnum$/;"	g
sparc64_pstate_type	gdb/sparc-tdep.h	/^  struct type *sparc64_pstate_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc64_pstate_type	gdb/sparc64-tdep.c	/^sparc64_pstate_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc64_push_dummy_call	gdb/sparc64-tdep.c	/^sparc64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sparc64_register_name	gdb/sparc64-tdep.c	/^sparc64_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_register_names	gdb/sparc64-tdep.c	/^static const char *sparc64_register_names[] =$/;"	v	file:
sparc64_register_type	gdb/sparc64-tdep.c	/^sparc64_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64_regnum	gdb/sparc64-tdep.h	/^enum sparc64_regnum$/;"	g
sparc64_return_value	gdb/sparc64-tdep.c	/^sparc64_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
sparc64_skip_prologue	gdb/sparc64-tdep.c	/^sparc64_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
sparc64_sol2_collect_core_fpregset	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_collect_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc64_sol2_collect_core_gregset	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_collect_core_gregset (const struct regset *regset,$/;"	f	file:
sparc64_sol2_fpregmap	gdb/sparc64-sol2-tdep.c	/^const struct sparc_fpregmap sparc64_sol2_fpregmap =$/;"	v	typeref:struct:sparc_fpregmap
sparc64_sol2_fpregset	gdb/sparc64-sol2-tdep.c	/^static const struct regset sparc64_sol2_fpregset =$/;"	v	typeref:struct:regset	file:
sparc64_sol2_gregmap	gdb/sparc64-sol2-tdep.c	/^const struct sparc_gregmap sparc64_sol2_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64_sol2_gregset	gdb/sparc64-sol2-tdep.c	/^static const struct regset sparc64_sol2_gregset =$/;"	v	typeref:struct:regset	file:
sparc64_sol2_init_abi	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
sparc64_sol2_sigtramp_frame_cache	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc64_sol2_sigtramp_frame_prev_register	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc64_sol2_sigtramp_frame_sniffer	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc64_sol2_sigtramp_frame_this_id	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc64_sol2_sigtramp_frame_unwind	gdb/sparc64-sol2-tdep.c	/^static const struct frame_unwind sparc64_sol2_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc64_sol2_supply_core_fpregset	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_supply_core_fpregset (const struct regset *regset,$/;"	f	file:
sparc64_sol2_supply_core_gregset	gdb/sparc64-sol2-tdep.c	/^sparc64_sol2_supply_core_gregset (const struct regset *regset,$/;"	f	file:
sparc64_store_arguments	gdb/sparc64-tdep.c	/^sparc64_store_arguments (struct regcache *regcache, int nargs,$/;"	f	file:
sparc64_store_floating_fields	gdb/sparc64-tdep.c	/^sparc64_store_floating_fields (struct regcache *regcache, struct type *type,$/;"	f	file:
sparc64_store_return_value	gdb/sparc64-tdep.c	/^sparc64_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
sparc64_structure_or_union_p	gdb/sparc64-tdep.c	/^sparc64_structure_or_union_p (const struct type *type)$/;"	f	file:
sparc64_supply_fpregset	gdb/sparc64-tdep.c	/^sparc64_supply_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f
sparc64_supply_gregset	gdb/sparc64-tdep.c	/^sparc64_supply_gregset (const struct sparc_gregmap *gregmap,$/;"	f
sparc64adilist	gdb/sparc64-tdep.c	/^static struct cmd_list_element *sparc64adilist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
sparc64fbsd_collect_fpregset	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_collect_fpregset (const struct regset *regset,$/;"	f	file:
sparc64fbsd_collect_gregset	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_collect_gregset (const struct regset *regset,$/;"	f	file:
sparc64fbsd_fpregset	gdb/sparc64-fbsd-tdep.c	/^static const struct regset sparc64fbsd_fpregset =$/;"	v	typeref:struct:regset	file:
sparc64fbsd_gregmap	gdb/sparc64-fbsd-tdep.c	/^const struct sparc_gregmap sparc64fbsd_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64fbsd_gregset	gdb/sparc64-fbsd-tdep.c	/^static const struct regset sparc64fbsd_gregset =$/;"	v	typeref:struct:regset	file:
sparc64fbsd_init_abi	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc64fbsd_kvm_supply_pcb	gdb/sparc64-fbsd-nat.c	/^sparc64fbsd_kvm_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
sparc64fbsd_pc_in_sigtramp	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f	file:
sparc64fbsd_sigtramp_frame_cache	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_sigtramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc64fbsd_sigtramp_frame_prev_register	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_sigtramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc64fbsd_sigtramp_frame_sniffer	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc64fbsd_sigtramp_frame_this_id	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_sigtramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc64fbsd_sigtramp_frame_unwind	gdb/sparc64-fbsd-tdep.c	/^static const struct frame_unwind sparc64fbsd_sigtramp_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc64fbsd_supply_fpregset	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
sparc64fbsd_supply_gregset	gdb/sparc64-fbsd-tdep.c	/^sparc64fbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
sparc64nbsd_collect_fpregset	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_collect_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f	file:
sparc64nbsd_collect_gregset	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_collect_gregset (const struct sparc_gregmap *gregmap,$/;"	f	file:
sparc64nbsd_fpregset	gdb/sparc64-nbsd-tdep.c	/^static const struct regset sparc64nbsd_fpregset =$/;"	v	typeref:struct:regset	file:
sparc64nbsd_fpregset_supplies_p	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_fpregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64nbsd_gregmap	gdb/sparc64-nbsd-tdep.c	/^const struct sparc_gregmap sparc64nbsd_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64nbsd_gregset	gdb/sparc64-nbsd-tdep.c	/^static const struct regset sparc64nbsd_gregset =$/;"	v	typeref:struct:regset	file:
sparc64nbsd_gregset_supplies_p	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_gregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64nbsd_init_abi	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc64nbsd_pc_in_sigtramp	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f	file:
sparc64nbsd_sigcontext_frame_cache	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_sigcontext_frame_cache (struct frame_info *this_frame,$/;"	f	file:
sparc64nbsd_sigcontext_frame_prev_register	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_sigcontext_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc64nbsd_sigcontext_frame_this_id	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_sigcontext_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc64nbsd_sigcontext_frame_unwind	gdb/sparc64-nbsd-tdep.c	/^static const struct frame_unwind sparc64nbsd_sigcontext_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc64nbsd_sigcontext_saved_regs	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_sigcontext_saved_regs (CORE_ADDR sigcontext_addr,$/;"	f
sparc64nbsd_sigtramp_end	gdb/sparc64-nbsd-tdep.c	/^static const CORE_ADDR sparc64nbsd_sigtramp_end = 0xffffffffffffe000ULL;$/;"	v	file:
sparc64nbsd_sigtramp_frame_sniffer	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc64nbsd_sigtramp_start	gdb/sparc64-nbsd-tdep.c	/^static const CORE_ADDR sparc64nbsd_sigtramp_start = 0xffffffffffffdee4ULL;$/;"	v	file:
sparc64nbsd_supply_fpregset	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_supply_fpregset (const struct sparc_fpregmap *fpregmap,$/;"	f	file:
sparc64nbsd_supply_fpregset	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
sparc64nbsd_supply_gregset	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_supply_gregset (const struct sparc_gregmap *gregmap,$/;"	f	file:
sparc64nbsd_supply_gregset	gdb/sparc64-nbsd-tdep.c	/^sparc64nbsd_supply_gregset (const struct regset *regset,$/;"	f	file:
sparc64nbsd_supply_pcb	gdb/sparc64-nbsd-nat.c	/^sparc64nbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
sparc64obsd_collect_uthread	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_collect_uthread(const struct regcache *regcache,$/;"	f	file:
sparc64obsd_core_gregmap	gdb/sparc64-obsd-tdep.c	/^const struct sparc_gregmap sparc64obsd_core_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64obsd_fpregset	gdb/sparc64-obsd-tdep.c	/^static const struct regset sparc64obsd_fpregset =$/;"	v	typeref:struct:regset	file:
sparc64obsd_fpregset_supplies_p	gdb/sparc64-obsd-nat.c	/^sparc64obsd_fpregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64obsd_frame_cache	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sparc64obsd_frame_prev_register	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc64obsd_frame_this_id	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
sparc64obsd_frame_unwind	gdb/sparc64-obsd-tdep.c	/^static const struct frame_unwind sparc64obsd_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc64obsd_gregmap	gdb/sparc64-obsd-tdep.c	/^const struct sparc_gregmap sparc64obsd_gregmap =$/;"	v	typeref:struct:sparc_gregmap
sparc64obsd_gregset	gdb/sparc64-obsd-tdep.c	/^static const struct regset sparc64obsd_gregset =$/;"	v	typeref:struct:regset	file:
sparc64obsd_gregset_supplies_p	gdb/sparc64-obsd-nat.c	/^sparc64obsd_gregset_supplies_p (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
sparc64obsd_init_abi	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
sparc64obsd_page_size	gdb/sparc64-obsd-tdep.c	/^static const int sparc64obsd_page_size = 8192;$/;"	v	file:
sparc64obsd_pc_in_sigtramp	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f	file:
sparc64obsd_sigreturn_offset	gdb/sparc64-obsd-tdep.c	/^static const int sparc64obsd_sigreturn_offset[] = {$/;"	v	file:
sparc64obsd_sigtramp_frame_sniffer	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_sigtramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc64obsd_supply_fpregset	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_supply_fpregset (const struct regset *regset,$/;"	f	file:
sparc64obsd_supply_gregset	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_supply_gregset (const struct regset *regset,$/;"	f	file:
sparc64obsd_supply_pcb	gdb/sparc64-obsd-nat.c	/^sparc64obsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
sparc64obsd_supply_uthread	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_supply_uthread (struct regcache *regcache,$/;"	f	file:
sparc64obsd_trapframe_cache	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_trapframe_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
sparc64obsd_trapframe_prev_register	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_trapframe_prev_register (struct frame_info *this_frame,$/;"	f	file:
sparc64obsd_trapframe_sniffer	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_trapframe_sniffer (const struct frame_unwind *self,$/;"	f	file:
sparc64obsd_trapframe_this_id	gdb/sparc64-obsd-tdep.c	/^sparc64obsd_trapframe_this_id (struct frame_info *this_frame,$/;"	f	file:
sparc64obsd_trapframe_unwind	gdb/sparc64-obsd-tdep.c	/^static const struct frame_unwind sparc64obsd_trapframe_unwind =$/;"	v	typeref:struct:frame_unwind	file:
sparc_alloc_frame_cache	gdb/sparc-tdep.c	/^sparc_alloc_frame_cache (void)$/;"	f	file:
sparc_analyze_control_transfer	gdb/sparc-tdep.c	/^sparc_analyze_control_transfer (struct regcache *regcache,$/;"	f	file:
sparc_analyze_prologue	gdb/sparc-tdep.c	/^sparc_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f
sparc_arch_setup	gdb/gdbserver/linux-sparc-low.c	/^sparc_arch_setup (void)$/;"	f	file:
sparc_arg_by_memory_p	gdb/sparc-tdep.c	/^sparc_arg_by_memory_p (const struct type *type)$/;"	f	file:
sparc_asi	include/opcode/sparc.h	/^} sparc_asi;$/;"	t	typeref:struct:__anon1273
sparc_break_insn	gdb/sparc-tdep.c	/^constexpr gdb_byte sparc_break_insn[] = { 0x91, 0xd0, 0x20, 0x01 };$/;"	v
sparc_breakpoint	gdb/gdbserver/linux-sparc-low.c	/^static const gdb_byte sparc_breakpoint[INSN_SIZE] = {$/;"	v	file:
sparc_breakpoint	gdb/sparc-tdep.c	/^typedef BP_MANIPULATION (sparc_break_insn) sparc_breakpoint;$/;"	t	file:
sparc_breakpoint_at	gdb/gdbserver/linux-sparc-low.c	/^sparc_breakpoint_at (CORE_ADDR where)$/;"	f	file:
sparc_breakpoint_len	gdb/gdbserver/linux-sparc-low.c	229;"	d	file:
sparc_cannot_fetch_register	gdb/gdbserver/linux-sparc-low.c	/^sparc_cannot_fetch_register (int regno)$/;"	f	file:
sparc_cannot_store_register	gdb/gdbserver/linux-sparc-low.c	/^sparc_cannot_store_register (int regno)$/;"	f	file:
sparc_collect_fpregset	gdb/sparc-nat.c	/^void (*sparc_collect_fpregset) (const struct sparc_fpregmap *,$/;"	v
sparc_collect_fpregset	gdb/sparc-sol2-nat.c	59;"	d	file:
sparc_collect_fpregset	gdb/sparc-sol2-nat.c	69;"	d	file:
sparc_collect_gregset	gdb/sparc-nat.c	/^void (*sparc_collect_gregset) (const struct sparc_gregmap *,$/;"	v
sparc_collect_gregset	gdb/sparc-sol2-nat.c	58;"	d	file:
sparc_collect_gregset	gdb/sparc-sol2-nat.c	68;"	d	file:
sparc_collect_rwindow	gdb/sparc-tdep.c	/^sparc_collect_rwindow (const struct regcache *regcache,$/;"	f
sparc_complex_floating_p	gdb/sparc-tdep.c	/^sparc_complex_floating_p (const struct type *type)$/;"	f	file:
sparc_core_register_names	gdb/sparc-tdep.c	/^static const char *sparc_core_register_names[] = { SPARC_CORE_REGISTERS };$/;"	v	file:
sparc_decode_asi	opcodes/sparc-opc.c	/^sparc_decode_asi (int value)$/;"	f
sparc_decode_membar	opcodes/sparc-opc.c	/^sparc_decode_membar (int value)$/;"	f
sparc_decode_prefetch	opcodes/sparc-opc.c	/^sparc_decode_prefetch (int value)$/;"	f
sparc_decode_sparclet_cpreg	opcodes/sparc-opc.c	/^sparc_decode_sparclet_cpreg (int value)$/;"	f
sparc_dummy_id	gdb/sparc-tdep.c	/^sparc_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
sparc_elf_append_rela	bfd/elfxx-sparc.c	/^sparc_elf_append_rela (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f	file:
sparc_elf_find_reloc_at_ofs	bfd/elfxx-sparc.c	/^sparc_elf_find_reloc_at_ofs (Elf_Internal_Rela *rel,$/;"	f	file:
sparc_elf_hix22_reloc	bfd/elfxx-sparc.c	/^sparc_elf_hix22_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
sparc_elf_lox10_reloc	bfd/elfxx-sparc.c	/^sparc_elf_lox10_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
sparc_elf_notsup_reloc	bfd/elfxx-sparc.c	/^sparc_elf_notsup_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
sparc_elf_r_info_32	bfd/elfxx-sparc.c	/^sparc_elf_r_info_32 (Elf_Internal_Rela *in_rel ATTRIBUTE_UNUSED,$/;"	f	file:
sparc_elf_r_info_64	bfd/elfxx-sparc.c	/^sparc_elf_r_info_64 (Elf_Internal_Rela *in_rel ATTRIBUTE_UNUSED,$/;"	f	file:
sparc_elf_r_symndx_32	bfd/elfxx-sparc.c	/^sparc_elf_r_symndx_32 (bfd_vma r_info)$/;"	f	file:
sparc_elf_r_symndx_64	bfd/elfxx-sparc.c	/^sparc_elf_r_symndx_64 (bfd_vma r_info)$/;"	f	file:
sparc_elf_tls_transition	bfd/elfxx-sparc.c	/^sparc_elf_tls_transition (struct bfd_link_info *info, bfd *abfd,$/;"	f	file:
sparc_elf_wdisp10_reloc	bfd/elfxx-sparc.c	/^sparc_elf_wdisp10_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
sparc_elf_wdisp16_reloc	bfd/elfxx-sparc.c	/^sparc_elf_wdisp16_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
sparc_encode_asi	opcodes/sparc-opc.c	/^sparc_encode_asi (const char *name)$/;"	f
sparc_encode_membar	opcodes/sparc-opc.c	/^sparc_encode_membar (const char *name)$/;"	f
sparc_encode_prefetch	opcodes/sparc-opc.c	/^sparc_encode_prefetch (const char *name)$/;"	f
sparc_encode_sparclet_cpreg	opcodes/sparc-opc.c	/^sparc_encode_sparclet_cpreg (const char *name)$/;"	f
sparc_execute_dwarf_cfa_vendor_op	gdb/sparc-tdep.c	/^sparc_execute_dwarf_cfa_vendor_op (struct gdbarch *gdbarch, gdb_byte op,$/;"	f	file:
sparc_fetch_inferior_registers	gdb/sparc-nat.c	/^sparc_fetch_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
sparc_fetch_instruction	gdb/sparc-tdep.c	/^sparc_fetch_instruction (CORE_ADDR pc)$/;"	f
sparc_fetch_wcookie	gdb/sparc-tdep.c	/^sparc_fetch_wcookie (struct gdbarch *gdbarch)$/;"	f
sparc_fill_fpregset	gdb/gdbserver/linux-sparc-low.c	/^sparc_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
sparc_fill_gregset	gdb/gdbserver/linux-sparc-low.c	/^sparc_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
sparc_fill_gregset_to_stack	gdb/gdbserver/linux-sparc-low.c	/^sparc_fill_gregset_to_stack (struct regcache *regcache, const void *buf)$/;"	f	file:
sparc_finish_dyn	bfd/elfxx-sparc.c	/^sparc_finish_dyn (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
sparc_floating_p	gdb/sparc-tdep.c	/^sparc_floating_p (const struct type *type)$/;"	f	file:
sparc_fpregmap	gdb/sparc-nat.c	/^const struct sparc_fpregmap *sparc_fpregmap;$/;"	v	typeref:struct:sparc_fpregmap
sparc_fpregmap	gdb/sparc-tdep.h	/^struct sparc_fpregmap$/;"	s
sparc_fpregset_supplies_p	gdb/sparc-nat.c	/^int (*sparc_fpregset_supplies_p) (struct gdbarch *, int);$/;"	v
sparc_frame_cache	gdb/sparc-tdep.c	/^sparc_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f
sparc_frame_cache	gdb/sparc-tdep.h	/^struct sparc_frame_cache$/;"	s
sparc_fsr_type	gdb/sparc-tdep.c	/^sparc_fsr_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc_fsr_type	gdb/sparc-tdep.h	/^  struct type *sparc_fsr_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc_gregmap	gdb/sparc-nat.c	/^const struct sparc_gregmap *sparc_gregmap;$/;"	v	typeref:struct:sparc_gregmap
sparc_gregmap	gdb/sparc-tdep.h	/^struct sparc_gregmap$/;"	s
sparc_gregset_supplies_p	gdb/sparc-nat.c	/^int (*sparc_gregset_supplies_p) (struct gdbarch *, int);$/;"	v
sparc_integral_or_pointer_p	gdb/sparc-tdep.c	/^sparc_integral_or_pointer_p (const struct type *type)$/;"	f	file:
sparc_irelative_howto	bfd/elfxx-sparc.c	/^static reloc_howto_type sparc_irelative_howto =$/;"	v	file:
sparc_is_annulled_branch_insn	gdb/sparc-tdep.c	/^sparc_is_annulled_branch_insn (CORE_ADDR pc)$/;"	f
sparc_is_unimp_insn	gdb/sparc-tdep.c	/^sparc_is_unimp_insn (CORE_ADDR pc)$/;"	f	file:
sparc_iterate_over_regset_sections	gdb/sparc-tdep.c	/^sparc_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
sparc_jmp_irel_howto	bfd/elfxx-sparc.c	/^static reloc_howto_type sparc_jmp_irel_howto =$/;"	v	file:
sparc_linux_write_pc	gdb/sparc-linux-tdep.c	/^sparc_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
sparc_num_opcodes	opcodes/sparc-opc.c	/^const int sparc_num_opcodes = ((sizeof sparc_opcodes)\/(sizeof sparc_opcodes[0]));$/;"	v
sparc_num_regs	gdb/gdbserver/linux-sparc-low.c	42;"	d	file:
sparc_opcode	include/opcode/sparc.h	/^typedef struct sparc_opcode$/;"	s
sparc_opcode	include/opcode/sparc.h	/^} sparc_opcode;$/;"	t	typeref:struct:sparc_opcode
sparc_opcode_arch	include/opcode/sparc.h	/^typedef struct sparc_opcode_arch$/;"	s
sparc_opcode_arch	include/opcode/sparc.h	/^} sparc_opcode_arch;$/;"	t	typeref:struct:sparc_opcode_arch
sparc_opcode_arch_val	include/opcode/sparc.h	/^enum sparc_opcode_arch_val$/;"	g
sparc_opcode_archs	opcodes/sparc-opc.c	/^const struct sparc_opcode_arch sparc_opcode_archs[] =$/;"	v	typeref:struct:sparc_opcode_arch
sparc_opcode_hash	opcodes/sparc-dis.c	/^typedef struct sparc_opcode_hash$/;"	s	file:
sparc_opcode_hash	opcodes/sparc-dis.c	/^} sparc_opcode_hash;$/;"	t	typeref:struct:sparc_opcode_hash	file:
sparc_opcode_lookup_arch	opcodes/sparc-opc.c	/^sparc_opcode_lookup_arch (const char *name)$/;"	f
sparc_opcodes	opcodes/sparc-opc.c	/^const struct sparc_opcode sparc_opcodes[] = {$/;"	v	typeref:struct:sparc_opcode
sparc_psr_type	gdb/sparc-tdep.c	/^sparc_psr_type (struct gdbarch *gdbarch)$/;"	f	file:
sparc_psr_type	gdb/sparc-tdep.h	/^  struct type *sparc_psr_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
sparc_put_word_32	bfd/elfxx-sparc.c	/^sparc_put_word_32 (bfd *abfd, bfd_vma val, void *ptr)$/;"	f	file:
sparc_put_word_64	bfd/elfxx-sparc.c	/^sparc_put_word_64 (bfd *abfd, bfd_vma val, void *ptr)$/;"	f	file:
sparc_ravenscar_fetch_registers	gdb/sparc-ravenscar-thread.c	/^sparc_ravenscar_fetch_registers (struct regcache *regcache, int regnum)$/;"	f	file:
sparc_ravenscar_ops	gdb/sparc-ravenscar-thread.c	/^static struct ravenscar_arch_ops sparc_ravenscar_ops =$/;"	v	typeref:struct:ravenscar_arch_ops	file:
sparc_ravenscar_prepare_to_store	gdb/sparc-ravenscar-thread.c	/^sparc_ravenscar_prepare_to_store (struct regcache *regcache)$/;"	f	file:
sparc_ravenscar_store_registers	gdb/sparc-ravenscar-thread.c	/^sparc_ravenscar_store_registers (struct regcache *regcache, int regnum)$/;"	f	file:
sparc_record_save_insn	gdb/sparc-tdep.c	/^sparc_record_save_insn (struct sparc_frame_cache *cache)$/;"	f
sparc_register_offsets	gdb/sparc-ravenscar-thread.c	/^static const int sparc_register_offsets[] =$/;"	v	file:
sparc_regmap	gdb/gdbserver/linux-sparc-low.c	/^static int sparc_regmap[] = {$/;"	v	file:
sparc_regnum	gdb/sparc-tdep.h	/^enum sparc_regnum$/;"	g
sparc_regs_info	gdb/gdbserver/linux-sparc-low.c	/^sparc_regs_info (void)$/;"	f	file:
sparc_regsets	gdb/gdbserver/linux-sparc-low.c	/^static struct regset_info sparc_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
sparc_regsets_info	gdb/gdbserver/linux-sparc-low.c	/^static struct regsets_info sparc_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
sparc_rev32_howto	bfd/elfxx-sparc.c	/^static reloc_howto_type sparc_rev32_howto =$/;"	v	file:
sparc_skip_stack_check	gdb/sparc-tdep.c	/^sparc_skip_stack_check (const CORE_ADDR start_pc)$/;"	f	file:
sparc_software_single_step	gdb/sparc-tdep.c	/^sparc_software_single_step (struct regcache *regcache)$/;"	f	file:
sparc_sol2_fpregmap	gdb/sparc-sol2-nat.c	62;"	d	file:
sparc_sol2_fpregmap	gdb/sparc-sol2-nat.c	72;"	d	file:
sparc_sol2_gregmap	gdb/sparc-sol2-nat.c	61;"	d	file:
sparc_sol2_gregmap	gdb/sparc-sol2-nat.c	71;"	d	file:
sparc_sol2_pc_in_sigtramp	gdb/sparc-sol2-tdep.c	/^sparc_sol2_pc_in_sigtramp (CORE_ADDR pc, const char *name)$/;"	f
sparc_sol2_static_transform_name	gdb/sparc-sol2-tdep.c	/^sparc_sol2_static_transform_name (const char *name)$/;"	f
sparc_stack_frame_destroyed_p	gdb/sparc-tdep.c	/^sparc_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
sparc_step_trap	gdb/sparc-tdep.c	/^sparc_step_trap (struct frame_info *frame, unsigned long insn)$/;"	f	file:
sparc_store_fpregset	gdb/gdbserver/linux-sparc-low.c	/^sparc_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
sparc_store_gregset	gdb/gdbserver/linux-sparc-low.c	/^sparc_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
sparc_store_gregset_from_stack	gdb/gdbserver/linux-sparc-low.c	/^sparc_store_gregset_from_stack (struct regcache *regcache, const void *buf)$/;"	f	file:
sparc_store_inferior_registers	gdb/sparc-nat.c	/^sparc_store_inferior_registers (struct regcache *regcache, int regnum)$/;"	f
sparc_structure_or_union_p	gdb/sparc-tdep.c	/^sparc_structure_or_union_p (const struct type *type)$/;"	f	file:
sparc_structure_return_p	gdb/sparc-tdep.c	/^sparc_structure_return_p (const struct type *type)$/;"	f	file:
sparc_supply_fpregset	gdb/sparc-nat.c	/^void (*sparc_supply_fpregset) (const struct sparc_fpregmap *,$/;"	v
sparc_supply_fpregset	gdb/sparc-sol2-nat.c	57;"	d	file:
sparc_supply_fpregset	gdb/sparc-sol2-nat.c	67;"	d	file:
sparc_supply_gregset	gdb/sparc-nat.c	/^void (*sparc_supply_gregset) (const struct sparc_gregmap *,$/;"	v
sparc_supply_gregset	gdb/sparc-sol2-nat.c	56;"	d	file:
sparc_supply_gregset	gdb/sparc-sol2-nat.c	66;"	d	file:
sparc_supply_rwindow	gdb/sparc-tdep.c	/^sparc_supply_rwindow (struct regcache *regcache, CORE_ADDR sp, int regnum)$/;"	f
sparc_sw_breakpoint_from_kind	gdb/gdbserver/linux-sparc-low.c	/^sparc_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
sparc_target	gdb/sparc-nat.h	/^struct sparc_target : public BaseTarget$/;"	s
sparc_unwind_pc	gdb/sparc-tdep.c	/^sparc_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
sparc_usrregs_info	gdb/gdbserver/linux-sparc-low.c	/^static struct usrregs_info sparc_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
sparc_vtentry_howto	bfd/elfxx-sparc.c	/^static reloc_howto_type sparc_vtentry_howto =$/;"	v	file:
sparc_vtinherit_howto	bfd/elfxx-sparc.c	/^static reloc_howto_type sparc_vtinherit_howto =$/;"	v	file:
sparc_vxworks_build_plt_entry	bfd/elfxx-sparc.c	/^sparc_vxworks_build_plt_entry (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
sparc_vxworks_exec_plt0_entry	bfd/elfxx-sparc.c	/^static const bfd_vma sparc_vxworks_exec_plt0_entry[] =$/;"	v	file:
sparc_vxworks_exec_plt_entry	bfd/elfxx-sparc.c	/^static const bfd_vma sparc_vxworks_exec_plt_entry[] =$/;"	v	file:
sparc_vxworks_finish_exec_plt	bfd/elfxx-sparc.c	/^sparc_vxworks_finish_exec_plt (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
sparc_vxworks_finish_shared_plt	bfd/elfxx-sparc.c	/^sparc_vxworks_finish_shared_plt (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
sparc_vxworks_shared_plt0_entry	bfd/elfxx-sparc.c	/^static const bfd_vma sparc_vxworks_shared_plt0_entry[] =$/;"	v	file:
sparc_vxworks_shared_plt_entry	bfd/elfxx-sparc.c	/^static const bfd_vma sparc_vxworks_shared_plt_entry[] =$/;"	v	file:
sparc_write_pc	gdb/sparc-tdep.c	/^sparc_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
sparc_xfer_wcookie	gdb/sparc-nat.c	/^sparc_xfer_wcookie (struct target_ops *ops, enum target_object object,$/;"	f
sparclet	opcodes/sparc-opc.c	73;"	d	file:
sparclet_cpreg_table	opcodes/sparc-opc.c	/^static arg sparclet_cpreg_table[] =$/;"	v	file:
sparclite	opcodes/sparc-opc.c	76;"	d	file:
sparclite	sim/erc32/func.c	/^int             sparclite = 0;		\/* emulating SPARClite instructions? *\/$/;"	v
sparclite_board	sim/erc32/func.c	/^int             sparclite_board = 0;	\/* emulating SPARClite board RAM? *\/$/;"	v
sparcnbsd_step_trap	gdb/sparc-nbsd-tdep.c	/^sparcnbsd_step_trap (struct frame_info *frame, unsigned long insn)$/;"	f
spare	bfd/elf64-ia64-vms.c	/^  unsigned char spare[4];$/;"	m	struct:elf64_vms_transfer	file:
spare	include/hp-symtab.h	/^  long   spare;$/;"	m	struct:quick_aux_procedure
spare	include/hp-symtab.h	/^  unsigned int     spare:12;$/;"	m	struct:PXDB_struct
spare	include/hp-symtab.h	/^  unsigned int  spare : 28;$/;"	m	struct:DOC_info_PXDB_header_struct
spare	include/vms/eiha.h	/^  unsigned char spare[4];$/;"	m	struct:vms_eiha
spare	include/vms/lbr.h	/^  unsigned char spare[2];$/;"	m	struct:vms_luh
spare1	include/mach-o/codesign.h	/^  unsigned char spare1;$/;"	m	struct:mach_o_codesign_codedirectory_v1
spare1	include/mach-o/codesign.h	/^  unsigned char spare1[1];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
spare2	include/mach-o/codesign.h	/^  unsigned char spare2[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
spare2	include/mach-o/codesign.h	/^  unsigned int spare2;$/;"	m	struct:mach_o_codesign_codedirectory_v1
spare_dynamic_tags	include/bfdlink.h	/^  unsigned int spare_dynamic_tags;$/;"	m	struct:bfd_link_info
spareword	include/vms/lbr.h	/^  unsigned char spareword[2];$/;"	m	struct:vms_lhd
spawn_script	libiberty/pex-win32.c	/^spawn_script (const char *executable, char *const *argv,$/;"	f	file:
spawner_thread_func	gdb/testsuite/gdb.threads/tid-reuse.c	/^spawner_thread_func (void *arg)$/;"	f
spbuf	gdb/testsuite/gdb.trace/tfile.c	/^char spbuf[200];$/;"	v
spc	sim/sh/sim-main.h	/^	    int spc;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
spcr_desc	sim/m68hc11/dv-m68hc11spi.c	/^io_reg_desc spcr_desc[] = {$/;"	v
spe2_num_opcodes	opcodes/ppc-opc.c	/^const unsigned int spe2_num_opcodes =$/;"	v
spe2_opcd_indices	opcodes/ppc-dis.c	/^static unsigned short spe2_opcd_indices[SPE2_OPCD_SEGS + 1];$/;"	v	file:
spe2_opcodes	opcodes/ppc-opc.c	/^const struct powerpc_opcode spe2_opcodes[] = {$/;"	v	typeref:struct:powerpc_opcode
spe_context_cache_address	gdb/ppc-linux-tdep.c	/^static CORE_ADDR spe_context_cache_address;$/;"	v	file:
spe_context_cache_ptid	gdb/ppc-linux-tdep.c	/^static ptid_t spe_context_cache_ptid;$/;"	v	file:
spe_context_lm_addr	gdb/ppc-linux-tdep.c	/^static CORE_ADDR spe_context_lm_addr = 0;$/;"	v	file:
spe_context_objfile	gdb/ppc-linux-tdep.c	/^static struct objfile *spe_context_objfile = NULL;$/;"	v	typeref:struct:objfile	file:
spe_context_offset	gdb/ppc-linux-tdep.c	/^static CORE_ADDR spe_context_offset = 0;$/;"	v	file:
spe_register_p	gdb/rs6000-tdep.c	/^spe_register_p (struct gdbarch *gdbarch, int regno)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/break.c	/^spe_thread (void * arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/bt.c	/^spe_thread (void * arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/coremaker.c	/^spe_thread (void * arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/data.c	/^spe_thread (void *arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/ea-cache.c	/^spe_thread (void *arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/fork.c	/^spe_thread (void * arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/mem-access.c	/^spe_thread (void *arg)$/;"	f
spe_thread	gdb/testsuite/gdb.cell/size.c	/^spe_thread (void *arg)$/;"	f
spec	gdb/guile/scm-breakpoint.c	/^  } spec;$/;"	m	struct:gdbscm_breakpoint_object	typeref:struct:gdbscm_breakpoint_object::__anon1880	file:
spec	gdb/testsuite/gdb.cp/templates.cc	/^T Spec<T, T*>::spec (T * tp)$/;"	f	class:Spec
spec	gdb/testsuite/gdb.cp/templates.cc	/^T1 Spec<T1, T2>::spec (T2 t2)$/;"	f	class:Spec
spec	include/opcode/cgen.h	/^  const char *spec;$/;"	m	struct:__anon1389
spec_is_dwz	gdb/dwarf2read.c	/^    unsigned int spec_is_dwz : 1;$/;"	m	struct:allocate_on_obstack	file:
spec_reg_info	opcodes/cris-dis.c	/^spec_reg_info (unsigned int sreg, enum cris_disass_family distype)$/;"	f	file:
spec_reg_name	opcodes/mmix-dis.c	/^   const char *spec_reg_name[32];$/;"	m	struct:mmix_dis_info	file:
spec_string	gdb/location.h	/^  char *spec_string;$/;"	m	struct:linespec_location
special	bfd/elf32-h8300.c	/^special (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
special_accessors	gdb/ia64-libunwind-tdep.h	/^  void *special_accessors;$/;"	m	struct:libunwind_descr
special_addr	gdb/frame.h	/^  CORE_ADDR special_addr;$/;"	m	struct:frame_id
special_addr_p	gdb/frame.h	/^  unsigned int special_addr_p : 1;$/;"	m	struct:frame_id
special_chars	readline/examples/rlfe/rlfe.c	/^static char special_chars[20];$/;"	v	file:
special_chars_count	readline/examples/rlfe/rlfe.c	/^static int special_chars_count;$/;"	v	file:
special_constant	sim/ppc/ld-decode.h	/^  unsigned special_constant;$/;"	m	struct:_decode_table
special_convert_32_to_16	bfd/elf32-nds32.c	/^special_convert_32_to_16 (unsigned long insn, uint16_t *pinsn16,$/;"	f	file:
special_display	gdb/linespec.h	/^  bool special_display = false;$/;"	m	struct:linespec_result
special_flag_p	opcodes/arc-dis.c	/^special_flag_p (const char *opname,$/;"	f	file:
special_function	bfd/bfd-in2.h	/^  bfd_reloc_status_type (*special_function)$/;"	m	struct:reloc_howto_struct
special_inst	opcodes/microblaze-opcm.h	/^  return_inst, immediate_inst, special_inst, memory_load_inst,$/;"	e	enum:microblaze_instr_type
special_mask	sim/ppc/ld-decode.h	/^  unsigned special_mask;$/;"	m	struct:_decode_table
special_names	gdb/contrib/cleanup_check.py	/^special_names = set(['do_final_cleanups', 'discard_final_cleanups',$/;"	v
special_register_p	gdb/aix-thread.c	/^special_register_p (struct gdbarch *gdbarch, int regno)$/;"	f	file:
special_register_prefix	opcodes/microblaze-opc.h	/^char special_register_prefix[] = "spr";$/;"	v
special_sections	bfd/elf-bfd.h	/^  const struct bfd_elf_special_section *special_sections;$/;"	m	struct:elf_backend_data	typeref:struct:elf_backend_data::bfd_elf_special_section
special_sections	bfd/elf.c	/^static const struct bfd_elf_special_section * const special_sections[] =$/;"	v	file:
special_sections	bfd/xcofflink.c	/^  asection *special_sections[XCOFF_NUMBER_OF_SPECIAL_SECTIONS];$/;"	m	struct:xcoff_link_hash_table	file:
special_sections_b	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_b[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_c	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_c[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_d	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_d[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_f	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_f[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_g	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_g[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_h	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_h[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_i	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_i[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_l	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_l[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_n	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_n[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_p	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_p[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_r	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_r[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_s	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_s[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_t	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_t[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_sections_z	bfd/elf.c	/^static const struct bfd_elf_special_section special_sections_z[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
special_tests	gdb/testsuite/gdb.disasm/hppa.s	/^special_tests$/;"	l
special_value	sim/ppc/ld-decode.h	/^  unsigned special_value;$/;"	m	struct:_decode_table
specialcmp	gdb/objc-lang.c	/^specialcmp (const char *a, const char *b)$/;"	f	file:
specifier	include/opcode/ia64.h	/^  enum ia64_resource_specifier specifier;$/;"	m	struct:ia64_dependency	typeref:enum:ia64_dependency::ia64_resource_specifier
specify_exec_file_hook	gdb/corefile.c	/^specify_exec_file_hook (void (*hook) (const char *))$/;"	f
speckthd_callback	gdb/stubs/ia64vms-stub.c	/^speckthd_callback (pthreadDebugClient_t caller_context,$/;"	f	file:
spefscr	gdb/gdbserver/linux-ppc-low.c	/^  unsigned long spefscr;$/;"	m	struct:gdb_evrregset_t	file:
spefscr	gdb/ppc-linux-nat.c	/^  unsigned long spefscr;$/;"	m	struct:gdb_evrregset_t	file:
spefscr_fdbz	sim/ppc/e500_registers.h	/^  spefscr_fdbz = BIT(53),	\/* FP divide by zero (low) *\/$/;"	e	enum:__anon905
spefscr_fdbze	sim/ppc/e500_registers.h	/^  spefscr_fdbze = BIT(59),	\/* FP divide by zero enable *\/$/;"	e	enum:__anon905
spefscr_fdbzh	sim/ppc/e500_registers.h	/^  spefscr_fdbzh = BIT(37),	\/* FP divide by zero (high) *\/$/;"	e	enum:__anon905
spefscr_fdbzs	sim/ppc/e500_registers.h	/^  spefscr_fdbzs = BIT(44),	\/* FP divide by zero sticky *\/$/;"	e	enum:__anon905
spefscr_fg	sim/ppc/e500_registers.h	/^  spefscr_fg = BIT(50),		\/* FP guard (low) *\/$/;"	e	enum:__anon905
spefscr_fgh	sim/ppc/e500_registers.h	/^  spefscr_fgh = BIT(34),	\/* FP guard (high) *\/$/;"	e	enum:__anon905
spefscr_finv	sim/ppc/e500_registers.h	/^  spefscr_finv = BIT(52),	\/* FP invalid operand (low) *\/$/;"	e	enum:__anon905
spefscr_finve	sim/ppc/e500_registers.h	/^  spefscr_finve = BIT(58),	\/* FP invalid operand enable *\/$/;"	e	enum:__anon905
spefscr_finvh	sim/ppc/e500_registers.h	/^  spefscr_finvh = BIT(36),	\/* FP invalid operand (high) *\/$/;"	e	enum:__anon905
spefscr_finvs	sim/ppc/e500_registers.h	/^  spefscr_finvs = BIT(43),	\/* FP invalid operand sticky *\/$/;"	e	enum:__anon905
spefscr_finxe	sim/ppc/e500_registers.h	/^  spefscr_finxe = BIT(57),	\/* FP inexact enable *\/$/;"	e	enum:__anon905
spefscr_finxs	sim/ppc/e500_registers.h	/^  spefscr_finxs = BIT(42),	\/* FP inexact sticky *\/$/;"	e	enum:__anon905
spefscr_fovf	sim/ppc/e500_registers.h	/^  spefscr_fovf = BIT(55),	\/* FP overflow (low) *\/$/;"	e	enum:__anon905
spefscr_fovfe	sim/ppc/e500_registers.h	/^  spefscr_fovfe = BIT(61),	\/* FP overflow enable *\/$/;"	e	enum:__anon905
spefscr_fovfh	sim/ppc/e500_registers.h	/^  spefscr_fovfh = BIT(39),	\/* FP overflow (high) *\/$/;"	e	enum:__anon905
spefscr_fovfs	sim/ppc/e500_registers.h	/^  spefscr_fovfs = BIT(46),	\/* FP overflow sticky *\/$/;"	e	enum:__anon905
spefscr_frmc	sim/ppc/e500_registers.h	/^  spefscr_frmc = (spefscr_frmc0 | spefscr_frmc1),$/;"	e	enum:__anon905
spefscr_frmc0	sim/ppc/e500_registers.h	/^  spefscr_frmc0 = BIT(62),	\/* FP round mode control *\/$/;"	e	enum:__anon905
spefscr_frmc1	sim/ppc/e500_registers.h	/^  spefscr_frmc1 = BIT(63),$/;"	e	enum:__anon905
spefscr_funf	sim/ppc/e500_registers.h	/^  spefscr_funf = BIT(54),	\/* FP underflow (low) *\/$/;"	e	enum:__anon905
spefscr_funfe	sim/ppc/e500_registers.h	/^  spefscr_funfe = BIT(60),	\/* FP underflow enable *\/$/;"	e	enum:__anon905
spefscr_funfh	sim/ppc/e500_registers.h	/^  spefscr_funfh = BIT(38),	\/* FP underflow (high) *\/$/;"	e	enum:__anon905
spefscr_funfs	sim/ppc/e500_registers.h	/^  spefscr_funfs = BIT(45),	\/* FP underflow sticky *\/$/;"	e	enum:__anon905
spefscr_fx	sim/ppc/e500_registers.h	/^  spefscr_fx = BIT(51),		\/* FP sticky (low) *\/$/;"	e	enum:__anon905
spefscr_fxh	sim/ppc/e500_registers.h	/^  spefscr_fxh = BIT(35),	\/* FP sticky (high) *\/$/;"	e	enum:__anon905
spefscr_mode	sim/ppc/e500_registers.h	/^  spefscr_mode = BIT(47),	\/* SPU MODE (read only) *\/$/;"	e	enum:__anon905
spefscr_ov	sim/ppc/e500_registers.h	/^  spefscr_ov = BIT(49),		\/* int overflow (low) *\/$/;"	e	enum:__anon905
spefscr_ovh	sim/ppc/e500_registers.h	/^  spefscr_ovh = BIT(33),	\/* int overflow (high) *\/$/;"	e	enum:__anon905
spefscr_sov	sim/ppc/e500_registers.h	/^  spefscr_sov = BIT(48),	\/* Summary integer overlow (low) *\/$/;"	e	enum:__anon905
spefscr_sovh	sim/ppc/e500_registers.h	/^  spefscr_sovh = BIT(32),	\/* summary integer overlow (high) *\/$/;"	e	enum:__anon905
spfp	opcodes/bfin-dis.c	313;"	d	file:
spi_event	sim/m68hc11/dv-m68hc11spi.c	/^  struct hw_event* spi_event;$/;"	m	struct:m68hc11spi	typeref:struct:m68hc11spi::hw_event	file:
spi_register	sim/d10v/interp.c	/^spi_register (void)$/;"	f	file:
spill_location	gdb/xtensa-tdep.h	/^  unsigned int spill_location;$/;"	m	struct:gdbarch_tdep
spill_size	gdb/xtensa-tdep.h	/^  unsigned int spill_size;$/;"	m	struct:gdbarch_tdep
spin	gdb/testsuite/gdb.threads/tls.c	/^void *spin( void *vp )$/;"	f
splay_compare_CORE_ADDR_ptr	gdb/addrmap.c	/^splay_compare_CORE_ADDR_ptr (splay_tree_key ak, splay_tree_key bk)$/;"	f	file:
splay_foreach_copy	gdb/addrmap.c	/^splay_foreach_copy (splay_tree_node n, void *closure)$/;"	f	file:
splay_foreach_count	gdb/addrmap.c	/^splay_foreach_count (splay_tree_node n, void *closure)$/;"	f	file:
splay_obstack_alloc	gdb/addrmap.c	/^splay_obstack_alloc (int size, void *closure)$/;"	f	file:
splay_obstack_free	gdb/addrmap.c	/^splay_obstack_free (void *obj, void *closure)$/;"	f	file:
splay_tree	include/splay-tree.h	/^typedef struct splay_tree_s *splay_tree;$/;"	t	typeref:struct:splay_tree_s
splay_tree_allocate_fn	include/splay-tree.h	/^typedef void *(*splay_tree_allocate_fn) (int, void *);$/;"	t
splay_tree_compare_fn	include/splay-tree.h	/^typedef int (*splay_tree_compare_fn) (splay_tree_key, splay_tree_key);$/;"	t
splay_tree_compare_ints	libiberty/splay-tree.c	/^splay_tree_compare_ints (splay_tree_key k1, splay_tree_key k2)$/;"	f
splay_tree_compare_pointers	libiberty/splay-tree.c	/^splay_tree_compare_pointers (splay_tree_key k1, splay_tree_key k2)$/;"	f
splay_tree_compare_strings	libiberty/splay-tree.c	/^splay_tree_compare_strings (splay_tree_key k1, splay_tree_key k2)$/;"	f
splay_tree_deallocate_fn	include/splay-tree.h	/^typedef void (*splay_tree_deallocate_fn) (void *, void *);$/;"	t
splay_tree_delete	libiberty/splay-tree.c	/^splay_tree_delete (splay_tree sp)$/;"	f
splay_tree_delete_helper	libiberty/splay-tree.c	/^splay_tree_delete_helper (splay_tree sp, splay_tree_node node)$/;"	f	file:
splay_tree_delete_key_fn	include/splay-tree.h	/^typedef void (*splay_tree_delete_key_fn) (splay_tree_key);$/;"	t
splay_tree_delete_pointers	libiberty/splay-tree.c	/^splay_tree_delete_pointers (splay_tree_value value)$/;"	f
splay_tree_delete_value_fn	include/splay-tree.h	/^typedef void (*splay_tree_delete_value_fn) (splay_tree_value);$/;"	t
splay_tree_deleter	gdb/common/gdb_splay_tree.h	/^struct splay_tree_deleter$/;"	s	namespace:gdb
splay_tree_foreach	libiberty/splay-tree.c	/^splay_tree_foreach (splay_tree sp, splay_tree_foreach_fn fn, void *data)$/;"	f
splay_tree_foreach_fn	include/splay-tree.h	/^typedef int (*splay_tree_foreach_fn) (splay_tree_node, void*);$/;"	t
splay_tree_foreach_helper	libiberty/splay-tree.c	/^splay_tree_foreach_helper (splay_tree_node node,$/;"	f	file:
splay_tree_insert	libiberty/splay-tree.c	/^splay_tree_insert (splay_tree sp, splay_tree_key key, splay_tree_value value)$/;"	f
splay_tree_key	include/splay-tree.h	/^typedef uintptr_t splay_tree_key;$/;"	t
splay_tree_lookup	libiberty/splay-tree.c	/^splay_tree_lookup (splay_tree sp, splay_tree_key key)$/;"	f
splay_tree_max	libiberty/splay-tree.c	/^splay_tree_max (splay_tree sp)$/;"	f
splay_tree_min	libiberty/splay-tree.c	/^splay_tree_min (splay_tree sp)$/;"	f
splay_tree_new	libiberty/splay-tree.c	/^splay_tree_new (splay_tree_compare_fn compare_fn,$/;"	f
splay_tree_new_typed_alloc	libiberty/splay-tree.c	/^splay_tree_new_typed_alloc (splay_tree_compare_fn compare_fn,$/;"	f
splay_tree_new_with_allocator	libiberty/splay-tree.c	/^splay_tree_new_with_allocator (splay_tree_compare_fn compare_fn,$/;"	f
splay_tree_node	include/splay-tree.h	/^typedef struct splay_tree_node_s *splay_tree_node;$/;"	t	typeref:struct:splay_tree_node_s
splay_tree_node_s	include/splay-tree.h	/^struct splay_tree_node_s {$/;"	s
splay_tree_predecessor	libiberty/splay-tree.c	/^splay_tree_predecessor (splay_tree sp, splay_tree_key key)$/;"	f
splay_tree_remove	libiberty/splay-tree.c	/^splay_tree_remove (splay_tree sp, splay_tree_key key)$/;"	f
splay_tree_s	include/splay-tree.h	/^struct splay_tree_s {$/;"	s
splay_tree_splay	libiberty/splay-tree.c	/^splay_tree_splay (splay_tree sp, splay_tree_key key)$/;"	f	file:
splay_tree_successor	libiberty/splay-tree.c	/^splay_tree_successor (splay_tree sp, splay_tree_key key)$/;"	f
splay_tree_value	include/splay-tree.h	/^typedef uintptr_t splay_tree_value;$/;"	t
splay_tree_xmalloc_allocate	libiberty/splay-tree.c	/^splay_tree_xmalloc_allocate (int size, void *data ATTRIBUTE_UNUSED)$/;"	f	file:
splay_tree_xmalloc_deallocate	libiberty/splay-tree.c	/^splay_tree_xmalloc_deallocate (void *object, void *data ATTRIBUTE_UNUSED)$/;"	f	file:
split	gdb/tui/tui-data.h	/^  int split;$/;"	m	struct:tui_layout_def
split16_format_type	bfd/elf32-ppc.c	/^split16_format_type;$/;"	t	typeref:enum:split16_format_type	file:
split16_format_type	bfd/elf32-ppc.c	/^typedef enum split16_format_type$/;"	g	file:
split16a_type	bfd/elf32-ppc.c	/^  split16a_type = 0,$/;"	e	enum:split16_format_type	file:
split16d_type	bfd/elf32-ppc.c	/^  split16d_type$/;"	e	enum:split16_format_type	file:
split_condition	include/opcode/metag.h	/^} split_condition;$/;"	t	typeref:struct:__anon1254
split_device_name	sim/common/hw-tree.c	/^split_device_name (name_specifier *spec)$/;"	f	file:
split_device_name	sim/ppc/tree.c	/^split_device_name(name_specifier *spec)$/;"	f
split_device_specifier	sim/common/hw-tree.c	/^split_device_specifier (struct hw *current,$/;"	f	file:
split_device_specifier	sim/ppc/tree.c	/^split_device_specifier(device *current,$/;"	f
split_directories	libiberty/make-relative-prefix.c	/^split_directories (const char *name, int *ptr_num_dirs)$/;"	f	file:
split_fill_path	sim/common/hw-tree.c	/^split_fill_path (struct hw *current,$/;"	f	file:
split_fill_path	sim/ppc/tree.c	/^split_fill_path(device *current,$/;"	f
split_find_device	sim/common/hw-tree.c	/^split_find_device (struct hw *current,$/;"	f	file:
split_find_device	sim/ppc/tree.c	/^split_find_device(device *current,$/;"	f
split_half	include/floatformat.h	/^  const struct floatformat *split_half;$/;"	m	struct:floatformat	typeref:struct:floatformat::floatformat
split_property_specifier	sim/common/hw-tree.c	/^split_property_specifier (struct hw *current,$/;"	f	file:
split_property_specifier	sim/ppc/tree.c	/^split_property_specifier(device *current,$/;"	f
split_value	sim/common/hw-tree.c	/^split_value (name_specifier *spec)$/;"	f	file:
split_value	sim/ppc/tree.c	/^split_value(name_specifier *spec)$/;"	f
splt	bfd/elf-bfd.h	/^  asection *splt;$/;"	m	struct:elf_link_hash_table
splt	bfd/elf32-m32c.c	/^  asection *splt;$/;"	m	struct:relax_plt_data	file:
splt	bfd/elf32-rl78.c	/^  asection *splt;$/;"	m	struct:relax_plt_data	file:
splt	bfd/elf32-xstormy16.c	/^  asection *splt;$/;"	m	struct:relax_plt_data	file:
spltlittbl	bfd/elf32-xtensa.c	/^  asection *spltlittbl;$/;"	m	struct:elf_xtensa_link_hash_table	file:
sportscar	gdb/testsuite/gdb.base/cvexpr.c	/^enum cars {bmw, porsche} sportscar;$/;"	v	typeref:enum:cars
sportscar	gdb/testsuite/gdb.base/ptype.c	/^enum cars {bmw, porsche} sportscar;$/;"	v	typeref:enum:cars
spr	sim/frv/registers.h	/^  FRV_SPR_CONTROL_INFO *spr; \/* SPR implementation details *\/$/;"	m	struct:__anon226
spr	sim/or1k/sim-main.h	/^  UWI spr[NUM_SPR];$/;"	m	struct:_sim_cpu
spr	sim/ppc/registers.h	/^  spreg spr[nr_of_sprs];$/;"	m	struct:_registers
spr_bpsr_get_handler	sim/frv/frv.c	/^spr_bpsr_get_handler (SIM_CPU *current_cpu)$/;"	f
spr_bpsr_set_handler	sim/frv/frv.c	/^spr_bpsr_set_handler (SIM_CPU *current_cpu, USI newval)$/;"	f
spr_busy	sim/frv/profile.h	/^  int spr_busy[4096];    \/* Cycles until spr is available.  *\/$/;"	m	struct:__anon247
spr_cccr_get_handler	sim/frv/frv.c	/^spr_cccr_get_handler (SIM_CPU *current_cpu)$/;"	f
spr_cccr_set_handler	sim/frv/frv.c	/^spr_cccr_set_handler (SIM_CPU *current_cpu, USI newval)$/;"	f
spr_ccr_get_handler	sim/frv/frv.c	/^spr_ccr_get_handler (SIM_CPU *current_cpu)$/;"	f
spr_ccr_set_handler	sim/frv/frv.c	/^spr_ccr_set_handler (SIM_CPU *current_cpu, USI newval)$/;"	f
spr_field_lsbs	opcodes/or1k-desc.h	/^typedef enum spr_field_lsbs {$/;"	g
spr_field_masks	opcodes/or1k-desc.h	/^typedef enum spr_field_masks {$/;"	g
spr_field_msbs	opcodes/or1k-desc.h	/^typedef enum spr_field_msbs {$/;"	g
spr_groups	opcodes/or1k-desc.h	/^typedef enum spr_groups {$/;"	g
spr_latency	sim/frv/profile.h	/^  int spr_latency[4096]; \/* Cycles until target spr is available.  *\/$/;"	m	struct:__anon247
spr_names	opcodes/frv-desc.h	/^typedef enum spr_names {$/;"	g
spr_psr_get_handler	sim/frv/frv.c	/^spr_psr_get_handler (SIM_CPU *current_cpu)$/;"	f
spr_psr_set_handler	sim/frv/frv.c	/^spr_psr_set_handler (SIM_CPU *current_cpu, USI newval)$/;"	f
spr_reg_indices	opcodes/or1k-desc.h	/^typedef enum spr_reg_indices {$/;"	g
spr_sr_get_handler	sim/frv/frv.c	/^spr_sr_get_handler (SIM_CPU *current_cpu, UINT spr)$/;"	f
spr_sr_set_handler	sim/frv/frv.c	/^spr_sr_set_handler (SIM_CPU *current_cpu, UINT spr, USI newval)$/;"	f
spr_tbr_get_handler	sim/frv/frv.c	/^spr_tbr_get_handler (SIM_CPU *current_cpu)$/;"	f
spr_tbr_set_handler	sim/frv/frv.c	/^spr_tbr_set_handler (SIM_CPU *current_cpu, USI newval)$/;"	f
spr_valid	opcodes/frv-opc.c	/^spr_valid (long regno)$/;"	f
spreg_attributes	sim/ppc/dgen.c	/^char *spreg_attributes[] = {$/;"	v
spreg_fields	sim/ppc/dgen.c	/^} spreg_fields;$/;"	t	typeref:enum:__anon964	file:
spreg_length	sim/ppc/dgen.c	/^  spreg_length,$/;"	e	enum:__anon964	file:
spreg_lookup_table	sim/ppc/dgen.c	/^int spreg_lookup_table = 1;$/;"	v
spreg_name	sim/ppc/dgen.c	/^  spreg_name,$/;"	e	enum:__anon964	file:
spreg_nr	sim/ppc/dgen.c	/^  int spreg_nr;$/;"	m	struct:_spreg_table_entry	file:
spreg_readonly	sim/ppc/dgen.c	/^  spreg_readonly,$/;"	e	enum:__anon964	file:
spreg_reg_nr	sim/ppc/dgen.c	/^  spreg_reg_nr,$/;"	e	enum:__anon964	file:
spreg_table	sim/ppc/dgen.c	/^typedef struct _spreg_table spreg_table;$/;"	t	typeref:struct:_spreg_table	file:
spreg_table_entry	sim/ppc/dgen.c	/^typedef struct _spreg_table_entry spreg_table_entry;$/;"	t	typeref:struct:_spreg_table_entry	file:
spreg_table_insert	sim/ppc/dgen.c	/^spreg_table_insert(spreg_table *table, table_entry *entry)$/;"	f	file:
spreg_table_load	sim/ppc/dgen.c	/^spreg_table_load(char *file_name)$/;"	f	file:
spregs	sim/microblaze/sim-main.h	/^  word	          spregs[2];		\/* pc + msr *\/$/;"	m	struct:microblaze_regset
sprint_cc2	opcodes/tic54x-dis.c	/^sprint_cc2 (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprint_condition	opcodes/tic54x-dis.c	/^sprint_condition (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprint_direct_address	opcodes/tic54x-dis.c	/^sprint_direct_address (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprint_dual_address	opcodes/tic54x-dis.c	/^sprint_dual_address (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprint_indirect_address	opcodes/tic54x-dis.c	/^sprint_indirect_address (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprint_mmr	opcodes/tic54x-dis.c	/^sprint_mmr (disassemble_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
sprintf	gdb/gnulib/import/strerror.c	33;"	d	file:
sprintf_vma	bfd/bfd-in.h	167;"	d
sprintf_vma	bfd/bfd-in.h	190;"	d
sprintf_vma	bfd/bfd-in2.h	174;"	d
sprintf_vma	bfd/bfd-in2.h	197;"	d
sprs	sim/ppc/dgen.c	/^  spreg_table_entry *sprs;$/;"	m	struct:_spreg_table	file:
spsr_desc	sim/m68hc11/dv-m68hc11spi.c	/^io_reg_desc spsr_desc[] = {$/;"	v
spu2ppu_cache	gdb/spu-tdep.c	/^struct spu2ppu_cache$/;"	s	file:
spu2ppu_dealloc_cache	gdb/spu-tdep.c	/^spu2ppu_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f	file:
spu2ppu_prev_arch	gdb/spu-tdep.c	/^spu2ppu_prev_arch (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
spu2ppu_prev_register	gdb/spu-tdep.c	/^spu2ppu_prev_register (struct frame_info *this_frame,$/;"	f	file:
spu2ppu_sniffer	gdb/spu-tdep.c	/^spu2ppu_sniffer (const struct frame_unwind *self,$/;"	f	file:
spu2ppu_this_id	gdb/spu-tdep.c	/^spu2ppu_this_id (struct frame_info *this_frame,$/;"	f	file:
spu2ppu_unwind	gdb/spu-tdep.c	/^static const struct frame_unwind spu2ppu_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
spu_address_class_name_to_type_flags	gdb/spu-tdep.c	/^spu_address_class_name_to_type_flags (struct gdbarch *gdbarch,$/;"	f	file:
spu_address_class_type_flags	gdb/spu-tdep.c	/^spu_address_class_type_flags (int byte_size, int dwarf2_addr_class)$/;"	f	file:
spu_address_class_type_flags_to_name	gdb/spu-tdep.c	/^spu_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)$/;"	f	file:
spu_address_to_pointer	gdb/spu-tdep.c	/^spu_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
spu_aformat	include/opcode/spu.h	/^} spu_aformat;$/;"	t	typeref:enum:__anon1275
spu_analyze_prologue	gdb/spu-tdep.c	/^spu_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
spu_attach	gdb/gdbserver/spu-low.c	/^spu_attach (unsigned long  pid)$/;"	f
spu_attach_normal_stop	gdb/spu-tdep.c	/^spu_attach_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
spu_auto_flush_cache_p	gdb/spu-tdep.c	/^static int spu_auto_flush_cache_p = 1;$/;"	v	file:
spu_ax_pseudo_register_collect	gdb/spu-tdep.c	/^spu_ax_pseudo_register_collect (struct gdbarch *gdbarch,$/;"	f	file:
spu_ax_pseudo_register_push_stack	gdb/spu-tdep.c	/^spu_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,$/;"	f	file:
spu_bfd_fopen	gdb/solib-spu.c	/^spu_bfd_fopen (const char *name, CORE_ADDR addr)$/;"	f	file:
spu_bfd_iovec_close	gdb/solib-spu.c	/^spu_bfd_iovec_close (bfd *nbfd, void *stream)$/;"	f	file:
spu_bfd_iovec_close	gdb/spu-linux-nat.c	/^spu_bfd_iovec_close (struct bfd *nbfd, void *stream)$/;"	f	file:
spu_bfd_iovec_open	gdb/solib-spu.c	/^spu_bfd_iovec_open (bfd *nbfd, void *open_closure)$/;"	f	file:
spu_bfd_iovec_open	gdb/spu-linux-nat.c	/^spu_bfd_iovec_open (struct bfd *nbfd, void *open_closure)$/;"	f	file:
spu_bfd_iovec_pread	gdb/solib-spu.c	/^spu_bfd_iovec_pread (bfd *abfd, void *stream, void *buf,$/;"	f	file:
spu_bfd_iovec_pread	gdb/spu-linux-nat.c	/^spu_bfd_iovec_pread (struct bfd *abfd, void *stream, void *buf,$/;"	f	file:
spu_bfd_iovec_stat	gdb/solib-spu.c	/^spu_bfd_iovec_stat (bfd *abfd, void *stream, struct stat *sb)$/;"	f	file:
spu_bfd_iovec_stat	gdb/spu-linux-nat.c	/^spu_bfd_iovec_stat (struct bfd *abfd, void *stream, struct stat *sb)$/;"	f	file:
spu_bfd_open	gdb/solib-spu.c	/^spu_bfd_open (const char *pathname)$/;"	f	file:
spu_bfd_open	gdb/spu-linux-nat.c	/^spu_bfd_open (ULONGEST addr)$/;"	f	file:
spu_break_insn	gdb/spu-tdep.c	/^constexpr gdb_byte spu_break_insn[] = { 0x00, 0x00, 0x3f, 0xff };$/;"	v
spu_breakpoint	gdb/spu-tdep.c	/^typedef BP_MANIPULATION (spu_break_insn) spu_breakpoint;$/;"	t	file:
spu_builtin_type_vec128	gdb/spu-tdep.c	/^  struct type *spu_builtin_type_vec128;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
spu_builtin_type_vec128	gdb/spu-tdep.c	/^spu_builtin_type_vec128 (struct gdbarch *gdbarch)$/;"	f	file:
spu_catch_start	gdb/spu-tdep.c	/^spu_catch_start (struct objfile *objfile)$/;"	f	file:
spu_compatible	bfd/cpu-spu.c	/^spu_compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)$/;"	f	file:
spu_create_inferior	gdb/gdbserver/spu-low.c	/^spu_create_inferior (const char *program,$/;"	f	file:
spu_current_sos	gdb/solib-spu.c	/^spu_current_sos (void)$/;"	f	file:
spu_detach	gdb/gdbserver/spu-low.c	/^spu_detach (int pid)$/;"	f	file:
spu_dis_asm_print_address	gdb/spu-tdep.c	/^spu_dis_asm_print_address (bfd_vma addr, struct disassemble_info *info)$/;"	f	file:
spu_disassemble_table	opcodes/spu-dis.c	/^static const struct spu_opcode *spu_disassemble_table[(1<<11)];$/;"	v	typeref:struct:spu_opcode	file:
spu_dummy_id	gdb/spu-tdep.c	/^spu_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
spu_dwarf_reg_to_regnum	gdb/spu-tdep.c	/^spu_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)$/;"	f	file:
spu_elf_additional_program_headers	bfd/elf32-spu.c	/^spu_elf_additional_program_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
spu_elf_auto_overlay	bfd/elf32-spu.c	/^spu_elf_auto_overlay (struct bfd_link_info *info)$/;"	f	file:
spu_elf_backend_symbol_processing	bfd/elf32-spu.c	/^spu_elf_backend_symbol_processing (bfd *abfd ATTRIBUTE_UNUSED, asymbol *sym)$/;"	f	file:
spu_elf_bfd_to_reloc_type	bfd/elf32-spu.c	/^spu_elf_bfd_to_reloc_type (bfd_reloc_code_real_type code)$/;"	f	file:
spu_elf_build_stubs	bfd/elf32-spu.c	/^spu_elf_build_stubs (struct bfd_link_info *info)$/;"	f	file:
spu_elf_check_vma	bfd/elf32-spu.c	/^spu_elf_check_vma (struct bfd_link_info *info)$/;"	f
spu_elf_count_relocs	bfd/elf32-spu.c	/^spu_elf_count_relocs (struct bfd_link_info *info, asection *sec)$/;"	f	file:
spu_elf_create_sections	bfd/elf32-spu.c	/^spu_elf_create_sections (struct bfd_link_info *info)$/;"	f
spu_elf_emit_fixup	bfd/elf32-spu.c	/^spu_elf_emit_fixup (bfd * output_bfd, struct bfd_link_info *info,$/;"	f	file:
spu_elf_fake_sections	bfd/elf32-spu.c	/^spu_elf_fake_sections (bfd *obfd ATTRIBUTE_UNUSED,$/;"	f	file:
spu_elf_final_link	bfd/elf32-spu.c	/^spu_elf_final_link (bfd *output_bfd, struct bfd_link_info *info)$/;"	f	file:
spu_elf_find_overlays	bfd/elf32-spu.c	/^spu_elf_find_overlays (struct bfd_link_info *info)$/;"	f
spu_elf_finish_dynamic_sections	bfd/elf32-spu.c	/^spu_elf_finish_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
spu_elf_info_to_howto	bfd/elf32-spu.c	/^spu_elf_info_to_howto (bfd *abfd,$/;"	f	file:
spu_elf_link_hash_table_create	bfd/elf32-spu.c	/^spu_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
spu_elf_load_ovl_mgr	bfd/elf32-spu.h	/^  bfd_size_type (*spu_elf_load_ovl_mgr) (void);$/;"	m	struct:spu_elf_params
spu_elf_modify_program_headers	bfd/elf32-spu.c	/^spu_elf_modify_program_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
spu_elf_modify_segment_map	bfd/elf32-spu.c	/^spu_elf_modify_segment_map (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
spu_elf_new_section_hook	bfd/elf32-spu.c	/^spu_elf_new_section_hook (bfd *abfd, asection *sec)$/;"	f	file:
spu_elf_object_p	bfd/elf32-spu.c	/^spu_elf_object_p (bfd *abfd)$/;"	f	file:
spu_elf_open_builtin_lib	bfd/elf32-spu.c	/^spu_elf_open_builtin_lib (bfd **ovl_bfd, const struct _ovl_stream *stream)$/;"	f
spu_elf_open_overlay_script	bfd/elf32-spu.h	/^  FILE *(*spu_elf_open_overlay_script) (void);$/;"	m	struct:spu_elf_params
spu_elf_output_symbol_hook	bfd/elf32-spu.c	/^spu_elf_output_symbol_hook (struct bfd_link_info *info,$/;"	f	file:
spu_elf_params	bfd/elf32-spu.h	/^struct spu_elf_params$/;"	s
spu_elf_place_overlay_data	bfd/elf32-spu.c	/^spu_elf_place_overlay_data (struct bfd_link_info *info)$/;"	f
spu_elf_plugin	bfd/elf32-spu.c	/^spu_elf_plugin (int val)$/;"	f
spu_elf_post_process_headers	bfd/elf32-spu.c	/^spu_elf_post_process_headers (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
spu_elf_rel9	bfd/elf32-spu.c	/^spu_elf_rel9 (bfd *abfd, arelent *reloc_entry, asymbol *symbol,$/;"	f	file:
spu_elf_relink	bfd/elf32-spu.h	/^  void (*spu_elf_relink) (void);$/;"	m	struct:spu_elf_params
spu_elf_reloc_name_lookup	bfd/elf32-spu.c	/^spu_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
spu_elf_reloc_type_lookup	bfd/elf32-spu.c	/^spu_elf_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
spu_elf_relocate_section	bfd/elf32-spu.c	/^spu_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
spu_elf_section_data	bfd/elf32-spu.h	101;"	d
spu_elf_setup	bfd/elf32-spu.c	/^spu_elf_setup (struct bfd_link_info *info, struct spu_elf_params *params)$/;"	f
spu_elf_size_sections	bfd/elf32-spu.c	/^spu_elf_size_sections (bfd * output_bfd, struct bfd_link_info *info)$/;"	f
spu_elf_size_stubs	bfd/elf32-spu.c	/^spu_elf_size_stubs (struct bfd_link_info *info)$/;"	f
spu_elf_special_sections	bfd/elf32-spu.c	/^static struct bfd_elf_special_section const spu_elf_special_sections[] = {$/;"	v	file:
spu_elf_stack_analysis	bfd/elf32-spu.c	/^spu_elf_stack_analysis (struct bfd_link_info *info)$/;"	f	file:
spu_elf_stack_info	bfd/elf32-spu.c	/^struct spu_elf_stack_info$/;"	s	file:
spu_enable_break	gdb/solib-spu.c	/^spu_enable_break (struct objfile *objfile)$/;"	f	file:
spu_enumerate_spu_ids	gdb/gdbserver/linux-low.c	/^spu_enumerate_spu_ids (long pid, unsigned char *buf, CORE_ADDR offset, int len)$/;"	f	file:
spu_enumerate_spu_ids	gdb/linux-nat.c	/^spu_enumerate_spu_ids (int pid, gdb_byte *buf, ULONGEST offset, ULONGEST len)$/;"	f	file:
spu_fetch_registers	gdb/gdbserver/spu-low.c	/^spu_fetch_registers (struct regcache *regcache, int regno)$/;"	f	file:
spu_frame_align	gdb/spu-tdep.c	/^spu_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)$/;"	f	file:
spu_frame_base	gdb/spu-tdep.c	/^static const struct frame_base spu_frame_base = {$/;"	v	typeref:struct:frame_base	file:
spu_frame_base_address	gdb/spu-tdep.c	/^spu_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
spu_frame_prev_register	gdb/spu-tdep.c	/^spu_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
spu_frame_this_id	gdb/spu-tdep.c	/^spu_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
spu_frame_unwind	gdb/spu-tdep.c	/^static const struct frame_unwind spu_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
spu_frame_unwind_cache	gdb/spu-tdep.c	/^spu_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
spu_free_so	gdb/solib-spu.c	/^spu_free_so (struct so_list *so)$/;"	f	file:
spu_gdbarch	gdb/spu-multiarch.c	/^spu_gdbarch (int spufs_fd)$/;"	f	file:
spu_gdbarch_id	gdb/spu-tdep.c	/^spu_gdbarch_id (struct gdbarch *gdbarch)$/;"	f	file:
spu_gdbarch_init	gdb/spu-tdep.c	/^spu_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
spu_get_longjmp_target	gdb/spu-tdep.c	/^spu_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
spu_get_overlay_table	gdb/spu-tdep.c	/^spu_get_overlay_table (struct objfile *objfile)$/;"	f	file:
spu_hash_table	bfd/elf32-spu.c	370;"	d	file:
spu_iformat	include/opcode/spu.h	/^} spu_iformat;$/;"	t	typeref:enum:__anon1274
spu_insns	include/opcode/spu.h	/^enum spu_insns {$/;"	g
spu_integer_to_address	gdb/spu-tdep.c	/^spu_integer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
spu_join	gdb/gdbserver/spu-low.c	/^spu_join (int pid)$/;"	f	file:
spu_kill	gdb/gdbserver/spu-low.c	/^spu_kill (int pid)$/;"	f	file:
spu_link_hash_table	bfd/elf32-spu.c	/^struct spu_link_hash_table$/;"	s	file:
spu_look_up_symbols	gdb/gdbserver/spu-low.c	/^spu_look_up_symbols (void)$/;"	f	file:
spu_lookup_lib_symbol	gdb/solib-spu.c	/^spu_lookup_lib_symbol (struct objfile *objfile,$/;"	f	file:
spu_memory_remove_breakpoint	gdb/spu-tdep.c	/^spu_memory_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f	file:
spu_mfc_get_bitfield	gdb/spu-tdep.c	/^spu_mfc_get_bitfield (ULONGEST word, int first, int last)$/;"	f	file:
spu_mourn	gdb/gdbserver/spu-low.c	/^spu_mourn (struct process_info *process)$/;"	f	file:
spu_multiarch_activate	gdb/spu-multiarch.c	/^spu_multiarch_activate (void)$/;"	f	file:
spu_multiarch_deactivate	gdb/spu-multiarch.c	/^spu_multiarch_deactivate (void)$/;"	f	file:
spu_multiarch_inferior_created	gdb/spu-multiarch.c	/^spu_multiarch_inferior_created (struct target_ops *ops, int from_tty)$/;"	f	file:
spu_multiarch_solib_loaded	gdb/spu-multiarch.c	/^spu_multiarch_solib_loaded (struct so_list *so)$/;"	f	file:
spu_multiarch_solib_unloaded	gdb/spu-multiarch.c	/^spu_multiarch_solib_unloaded (struct so_list *so)$/;"	f	file:
spu_multiarch_target	gdb/spu-multiarch.c	/^  spu_multiarch_target ()$/;"	f	struct:target_ops
spu_multiarch_target_info	gdb/spu-multiarch.c	/^static const target_info spu_multiarch_target_info = {$/;"	v	file:
spu_nr_solib	gdb/spu-multiarch.c	/^static int spu_nr_solib;$/;"	v	file:
spu_num_opcodes	opcodes/spu-opc.c	/^const int spu_num_opcodes =$/;"	v
spu_objfile_from_frame	gdb/spu-tdep.c	/^spu_objfile_from_frame (struct frame_info *frame)$/;"	f	file:
spu_opcode	include/opcode/spu.h	/^struct spu_opcode$/;"	s
spu_opcodes	opcodes/spu-opc.c	/^const struct spu_opcode spu_opcodes[] = {$/;"	v	typeref:struct:spu_opcode
spu_ops	gdb/spu-multiarch.c	/^static spu_multiarch_target spu_ops;$/;"	v	file:
spu_overlay_data	gdb/spu-tdep.c	/^static const struct objfile_data *spu_overlay_data;$/;"	v	typeref:struct:objfile_data	file:
spu_overlay_new_objfile	gdb/spu-tdep.c	/^spu_overlay_new_objfile (struct objfile *objfile)$/;"	f	file:
spu_overlay_table	gdb/spu-tdep.c	/^struct spu_overlay_table$/;"	s	file:
spu_overlay_update	gdb/spu-tdep.c	/^spu_overlay_update (struct obj_section *osect)$/;"	f	file:
spu_overlay_update_osect	gdb/spu-tdep.c	/^spu_overlay_update_osect (struct obj_section *osect)$/;"	f	file:
spu_plugin	bfd/elf32-spu.c	/^static int spu_plugin = 0;$/;"	v	file:
spu_pointer_to_address	gdb/spu-tdep.c	/^spu_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
spu_proc_xfer_spu	gdb/gdbserver/spu-low.c	/^spu_proc_xfer_spu (const char *annex, unsigned char *readbuf,$/;"	f	file:
spu_proc_xfer_spu	gdb/spu-linux-nat.c	/^spu_proc_xfer_spu (const char *annex, gdb_byte *readbuf,$/;"	f	file:
spu_prologue_data	gdb/spu-tdep.c	/^struct spu_prologue_data$/;"	s	file:
spu_pseudo_register_read	gdb/spu-tdep.c	/^spu_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
spu_pseudo_register_read_spu	gdb/spu-tdep.c	/^spu_pseudo_register_read_spu (readable_regcache *regcache, const char *regname,$/;"	f	file:
spu_pseudo_register_write	gdb/spu-tdep.c	/^spu_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
spu_pseudo_register_write_spu	gdb/spu-tdep.c	/^spu_pseudo_register_write_spu (struct regcache *regcache, const char *regname,$/;"	f	file:
spu_ptrace_fun	gdb/gdbserver/spu-low.c	/^spu_ptrace_fun ()$/;"	f	file:
spu_push_dummy_call	gdb/spu-tdep.c	/^spu_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
spu_push_dummy_code	gdb/spu-tdep.c	/^spu_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp, CORE_ADDR funaddr,$/;"	f	file:
spu_read_memory	gdb/gdbserver/spu-low.c	/^spu_read_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
spu_read_pc	gdb/spu-tdep.c	/^spu_read_pc (readable_regcache *regcache)$/;"	f	file:
spu_regcache_to_value	gdb/spu-tdep.c	/^spu_regcache_to_value (struct regcache *regcache, int regnum,$/;"	f	file:
spu_register	sim/d10v/interp.c	/^spu_register (void)$/;"	f	file:
spu_register_name	gdb/spu-tdep.c	/^spu_register_name (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
spu_register_reggroup_p	gdb/spu-tdep.c	/^spu_register_reggroup_p (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
spu_register_type	gdb/spu-tdep.c	/^spu_register_type (struct gdbarch *gdbarch, int reg_nr)$/;"	f	file:
spu_regnum	gdb/spu-tdep.h	/^enum spu_regnum$/;"	g
spu_relocate_main_executable	gdb/solib-spu.c	/^spu_relocate_main_executable (int spufs_fd)$/;"	f	file:
spu_relocate_section_addresses	gdb/solib-spu.c	/^spu_relocate_section_addresses (struct so_list *so,$/;"	f	file:
spu_request_interrupt	gdb/gdbserver/spu-low.c	/^spu_request_interrupt (void)$/;"	f	file:
spu_resume	gdb/gdbserver/spu-low.c	/^spu_resume (struct thread_resume *resume_info, size_t n)$/;"	f	file:
spu_return_value	gdb/spu-tdep.c	/^spu_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
spu_scalar_value_p	gdb/spu-tdep.c	/^spu_scalar_value_p (struct type *type)$/;"	f	file:
spu_skip_prologue	gdb/spu-tdep.c	/^spu_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
spu_skip_standalone_loader	gdb/solib-spu.c	/^spu_skip_standalone_loader (void)$/;"	f	file:
spu_software_single_step	gdb/spu-tdep.c	/^spu_software_single_step (struct regcache *regcache)$/;"	f	file:
spu_solib_create_inferior_hook	gdb/solib-spu.c	/^spu_solib_create_inferior_hook (int from_tty)$/;"	f	file:
spu_solib_loaded	gdb/solib-spu.c	/^spu_solib_loaded (struct so_list *so)$/;"	f	file:
spu_stack_frame_destroyed_p	gdb/spu-tdep.c	/^spu_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
spu_standalone_p	gdb/solib-spu.c	44;"	d	file:
spu_standalone_p	gdb/spu-multiarch.c	80;"	d	file:
spu_stop_on_load_p	gdb/spu-tdep.c	/^static int spu_stop_on_load_p = 0;$/;"	v	file:
spu_store_registers	gdb/gdbserver/spu-low.c	/^spu_store_registers (struct regcache *regcache, int regno)$/;"	f	file:
spu_sw_breakpoint_from_kind	gdb/gdbserver/spu-low.c	/^spu_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
spu_symbol_file_add_from_memory	gdb/spu-linux-nat.c	/^spu_symbol_file_add_from_memory (int inferior_fd)$/;"	f	file:
spu_target_ops	gdb/gdbserver/spu-low.c	/^static struct target_ops spu_target_ops = {$/;"	v	typeref:struct:target_ops	file:
spu_thread_alive	gdb/gdbserver/spu-low.c	/^spu_thread_alive (ptid_t ptid)$/;"	f	file:
spu_unwind_cache	gdb/spu-tdep.c	/^struct spu_unwind_cache$/;"	s	file:
spu_unwind_pc	gdb/spu-tdep.c	/^spu_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
spu_unwind_sp	gdb/spu-tdep.c	/^spu_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
spu_value_from_register	gdb/spu-tdep.c	/^spu_value_from_register (struct gdbarch *gdbarch, struct type *type,$/;"	f	file:
spu_value_to_regcache	gdb/spu-tdep.c	/^spu_value_to_regcache (struct regcache *regcache, int regnum,$/;"	f	file:
spu_virtual_frame_pointer	gdb/spu-tdep.c	/^spu_virtual_frame_pointer (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
spu_wait	gdb/gdbserver/spu-low.c	/^spu_wait (ptid_t ptid, struct target_waitstatus *ourstatus, int options)$/;"	f	file:
spu_write_memory	gdb/gdbserver/spu-low.c	/^spu_write_memory (CORE_ADDR memaddr, const unsigned char *myaddr, int len)$/;"	f	file:
spu_write_pc	gdb/spu-tdep.c	/^spu_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
spuid_list	gdb/corelow.c	/^struct spuid_list$/;"	s	file:
spurious_vector	sim/ppc/hw_opic.c	/^  int spurious_vector;$/;"	m	struct:_hw_opic_device	file:
spurious_vector_register	sim/ppc/hw_opic.c	/^  spurious_vector_register,$/;"	e	enum:__anon914	file:
sqrtdf	sim/common/cgen-accfp.c	/^sqrtdf (CGEN_FPU* fpu, DF x)$/;"	f	file:
sqrtdf	sim/common/cgen-fpu.h	/^  DF (*sqrtdf) (CGEN_FPU*, DF);$/;"	m	struct:cgen_fp_ops
sqrtf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (sqrtf);$/;"	v
sqrtf	gdb/gnulib/import/math.in.h	1878;"	d
sqrtf	gdb/gnulib/import/math.in.h	1884;"	d
sqrtl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (sqrtl);$/;"	v
sqrtl	gdb/gnulib/import/math.in.h	1894;"	d
sqrtl	gdb/gnulib/import/math.in.h	1895;"	d
sqrtl	gdb/gnulib/import/math.in.h	1901;"	d
sqrtl	gdb/gnulib/import/math.in.h	1908;"	d
sqrtsf	sim/common/cgen-accfp.c	/^sqrtsf (CGEN_FPU* fpu, SF x)$/;"	f	file:
sqrtsf	sim/common/cgen-fpu.h	/^  SF (*sqrtsf) (CGEN_FPU*, SF);$/;"	m	struct:cgen_fp_ops
sqrttf	sim/common/cgen-fpu.h	/^  TF (*sqrttf) (CGEN_FPU*, TF);$/;"	m	struct:cgen_fp_ops
sqrtxf	sim/common/cgen-fpu.h	/^  XF (*sqrtxf) (CGEN_FPU*, XF);$/;"	m	struct:cgen_fp_ops
squangle_mop_up	libiberty/cplus-dem.c	/^squangle_mop_up (struct work_stuff *work)$/;"	f	file:
square	gdb/testsuite/gdb.base/jump.c	/^static int square (int x)$/;"	f	file:
square	gdb/testsuite/gdb.base/skip-solib-lib.c	/^int square(int num)$/;"	f
sr	gdb/stubs/m68k-stub.c	/^    short     sr;               \/* for 68000, this not always sr    *\/$/;"	m	struct:FrameStruct	file:
sr	gdb/stubs/sh-stub.c	/^static void sr()$/;"	f	file:
sr	sim/m32r/cpu2.h	/^      SI sr;$/;"	m	struct:parexec::__anon281::__anon314
sr	sim/m32r/cpux.h	/^      SI sr;$/;"	m	struct:parexec::__anon411::__anon444
sr	sim/mcore/interp.c	99;"	d	file:
sr	sim/ppc/registers.h	/^  sreg sr[nr_of_srs];$/;"	m	struct:_registers
sr	sim/sh/sim-main.h	/^	    int sr;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
sr4export	gdb/hppa-tdep.h	/^    unsigned int sr4export:1;	\/* 22 *\/$/;"	m	struct:unwind_table_entry
sr_selid_out_of_range	opcodes/v850-opc.c	/^static const char * sr_selid_out_of_range = N_ ("SR\/SelID is out of range");$/;"	v	file:
sra	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
sram	sim/avr/interp.c	/^static byte sram[MAX_AVR_SRAM];$/;"	v	file:
sram_base_address	sim/bfin/dv-bfin_mmu.c	/^  bu32 sram_base_address;$/;"	m	struct:bfin_mmu	file:
srandom	libiberty/random.c	/^srandom (unsigned int x)$/;"	f
src	gdb/testsuite/gdb.reverse/s390-mvcle.c	/^char src[8] = "abcdefgh";$/;"	v
src	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
src	sim/bfin/dv-bfin_trace.c	/^  bu32 src, dst;$/;"	m	struct:bfin_trace_entry	file:
src	sim/bfin/machs.c	/^  const char *src, *src_port;$/;"	m	struct:bfin_port_layout	file:
src	sim/h8300/sim-main.h	/^  ea_type src;$/;"	m	struct:__anon780
src	sim/testsuite/sim/bfin/loop_strncpy.s	/^src:$/;"	l
src	sim/testsuite/sim/h8300/movsd.s	/^src:	.byte	'h', 'e', 'l', 'l', 'o', 0$/;"	l
src	sim/testsuite/sim/sh/movua.s	/^src:	.byte	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16$/;"	l
src1	sim/testsuite/sim/h8300/mac.s	/^src1:	.word	0$/;"	l
src1	sim/testsuite/sim/sh/movxy.s	/^src1:	.word	1$/;"	l
src16	sim/testsuite/sim/h8300/bra.s	/^src16:	fail$/;"	l
src2	sim/m32r/cpu2.h	/^      SI src2;$/;"	m	struct:parexec::__anon281::__anon338
src2	sim/m32r/cpu2.h	/^      SI src2;$/;"	m	struct:parexec::__anon281::__anon339
src2	sim/m32r/cpu2.h	/^      SI src2;$/;"	m	struct:parexec::__anon281::__anon340
src2	sim/m32r/cpux.h	/^      SI src2;$/;"	m	struct:parexec::__anon411::__anon468
src2	sim/m32r/cpux.h	/^      SI src2;$/;"	m	struct:parexec::__anon411::__anon469
src2	sim/m32r/cpux.h	/^      SI src2;$/;"	m	struct:parexec::__anon411::__anon470
src2	sim/testsuite/sim/h8300/mac.s	/^src2:	.word	0$/;"	l
src2	sim/testsuite/sim/sh/movxy.s	/^src2:	.word	2$/;"	l
src3	sim/testsuite/sim/sh/movxy.s	/^src3:	.word	3$/;"	l
src32	sim/testsuite/sim/h8300/bra.s	/^src32:	fail$/;"	l
src4	sim/testsuite/sim/sh/movxy.s	/^src4:	.word	4$/;"	l
src5	sim/testsuite/sim/sh/movxy.s	/^src5:	.word	5$/;"	l
src6	sim/testsuite/sim/sh/movxy.s	/^src6:	.word	6$/;"	l
src7	sim/testsuite/sim/sh/movxy.s	/^src7:	.word	7$/;"	l
src8	sim/testsuite/sim/h8300/bra.s	/^src8:	fail$/;"	l
src8	sim/testsuite/sim/sh/movxy.s	/^src8:	.word	8$/;"	l
src9	sim/testsuite/sim/sh/movxy.s	/^src9:	.word	9$/;"	l
src_addend	sim/m32c/srcdest.c	/^static int src_addend = 0;$/;"	v	file:
src_count	bfd/elf32-xtensa.c	/^  int src_count;$/;"	m	struct:xtensa_relax_info_struct	file:
src_indirect	sim/m32c/srcdest.c	/^static int src_indirect = 0;$/;"	v	file:
src_mask	bfd/bfd-in2.h	/^  bfd_vma src_mask;$/;"	m	struct:reloc_howto_struct
src_next	bfd/elf32-xtensa.c	/^  int src_next;				\/* Next src_relocs entry to assign.  *\/$/;"	m	struct:xtensa_relax_info_struct	file:
src_offset	bfd/elf32-xtensa.c	/^  bfd_vma src_offset;$/;"	m	struct:reloc_bfd_fix_struct	file:
src_port	sim/bfin/machs.c	/^  const char *src, *src_port;$/;"	m	struct:bfin_port_layout	file:
src_reg	sim/testsuite/sim/or1k/or1k-asm-test.h	/^	l.ori \\dest_reg, \\src_reg, 0$/;"	v
src_relocs	bfd/elf32-xtensa.c	/^  source_reloc *src_relocs;		\/* Array[src_count].  *\/$/;"	m	struct:xtensa_relax_info_struct	file:
src_sec	bfd/elf32-xtensa.c	/^  asection *src_sec;$/;"	m	struct:reloc_bfd_fix_struct	file:
src_type	bfd/elf32-xtensa.c	/^  unsigned src_type;			\/* Relocation type.  *\/$/;"	m	struct:reloc_bfd_fix_struct	file:
src_win_list	gdb/tui/tui-data.c	/^static struct tui_win_info *src_win_list[2];$/;"	v	typeref:struct:tui_win_info	file:
srca_mask_X0	bfd/elf32-tilepro.c	/^static const bfd_byte srca_mask_X0[] = {$/;"	v	file:
srca_mask_X1	bfd/elf32-tilepro.c	/^static const bfd_byte srca_mask_X1[] = {$/;"	v	file:
srcdest	gdb/m32c-tdep.c	/^struct srcdest$/;"	s	file:
srcdest	sim/m32c/cpu.h	/^} srcdest;$/;"	t	typeref:struct:__anon536
srcdest_kind	gdb/m32c-tdep.c	/^enum srcdest_kind$/;"	g	file:
srcdest_mem	gdb/m32c-tdep.c	/^  srcdest_mem$/;"	e	enum:srcdest_kind	file:
srcdest_partial_reg	gdb/m32c-tdep.c	/^  srcdest_partial_reg,$/;"	e	enum:srcdest_kind	file:
srcdest_reg	gdb/m32c-tdep.c	/^  srcdest_reg,$/;"	e	enum:srcdest_kind	file:
srcp	sim/testsuite/sim/sh/movua.s	/^srcp:	.long	src$/;"	l
srcp1	sim/testsuite/sim/sh/movxy.s	/^srcp1:	.long	src1$/;"	l
srcp1b	sim/testsuite/sim/sh/movxy.s	/^srcp1b:	.long	src1$/;"	l
srcp2	sim/testsuite/sim/sh/movua.s	/^srcp2:	.long	src$/;"	l
srcp2	sim/testsuite/sim/sh/movxy.s	/^srcp2:	.long	src2$/;"	l
srcp2b	sim/testsuite/sim/sh/movxy.s	/^srcp2b:	.long	src2$/;"	l
srcp3	sim/testsuite/sim/sh/movxy.s	/^srcp3:	.long	src3$/;"	l
srcp3b	sim/testsuite/sim/sh/movxy.s	/^srcp3b:	.long	src3$/;"	l
srcp4	sim/testsuite/sim/sh/movxy.s	/^srcp4:	.long	src4$/;"	l
srcp4b	sim/testsuite/sim/sh/movxy.s	/^srcp4b:	.long	src4$/;"	l
srcp5	sim/testsuite/sim/sh/movxy.s	/^srcp5:	.long	src5$/;"	l
srcp5b	sim/testsuite/sim/sh/movxy.s	/^srcp5b:	.long	src5$/;"	l
srcp6	sim/testsuite/sim/sh/movxy.s	/^srcp6:	.long	src6$/;"	l
srcp6b	sim/testsuite/sim/sh/movxy.s	/^srcp6b:	.long	src6$/;"	l
srcp7	sim/testsuite/sim/sh/movxy.s	/^srcp7:	.long	src7$/;"	l
srcp7b	sim/testsuite/sim/sh/movxy.s	/^srcp7b:	.long	src7$/;"	l
srcp8	sim/testsuite/sim/sh/movxy.s	/^srcp8:	.long	src8$/;"	l
srcp8b	sim/testsuite/sim/sh/movxy.s	/^srcp8b:	.long	src8$/;"	l
srcp9	sim/testsuite/sim/sh/movxy.s	/^srcp9:	.long	src9$/;"	l
srcp9b	sim/testsuite/sim/sh/movxy.s	/^srcp9b:	.long	src9$/;"	l
srec	bfd/vms-alpha.c	/^  unsigned int srec;$/;"	m	struct:fileinfo	file:
srec	bfd/vms-alpha.c	/^  unsigned int srec;$/;"	m	struct:srecinfo	file:
srec_bad_byte	bfd/srec.c	/^srec_bad_byte (bfd *abfd,$/;"	f	file:
srec_bfd_copy_link_hash_symbol_type	bfd/srec.c	1286;"	d	file:
srec_bfd_define_common_symbol	bfd/srec.c	1280;"	d	file:
srec_bfd_define_start_stop	bfd/srec.c	1282;"	d	file:
srec_bfd_discard_group	bfd/srec.c	1278;"	d	file:
srec_bfd_final_link	bfd/srec.c	1287;"	d	file:
srec_bfd_free_cached_info	bfd/srec.c	1258;"	d	file:
srec_bfd_gc_sections	bfd/srec.c	1274;"	d	file:
srec_bfd_get_relocated_section_contents	bfd/srec.c	1272;"	d	file:
srec_bfd_is_group_section	bfd/srec.c	1277;"	d	file:
srec_bfd_is_local_label_name	bfd/srec.c	1261;"	d	file:
srec_bfd_is_target_special_symbol	bfd/srec.c	1260;"	d	file:
srec_bfd_link_add_symbols	bfd/srec.c	1284;"	d	file:
srec_bfd_link_check_relocs	bfd/srec.c	1289;"	d	file:
srec_bfd_link_hash_table_create	bfd/srec.c	1283;"	d	file:
srec_bfd_link_hide_symbol	bfd/srec.c	1281;"	d	file:
srec_bfd_link_just_syms	bfd/srec.c	1285;"	d	file:
srec_bfd_link_split_section	bfd/srec.c	1288;"	d	file:
srec_bfd_lookup_section_flags	bfd/srec.c	1275;"	d	file:
srec_bfd_make_debug_symbol	bfd/srec.c	1268;"	d	file:
srec_bfd_merge_sections	bfd/srec.c	1276;"	d	file:
srec_bfd_relax_section	bfd/srec.c	1273;"	d	file:
srec_canonicalize_symtab	bfd/srec.c	/^srec_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
srec_close_and_cleanup	bfd/srec.c	1257;"	d	file:
srec_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *srec_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
srec_data	bfd/bfd-in2.h	/^      struct srec_data_struct *srec_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::srec_data_struct
srec_data_list_struct	bfd/srec.c	/^struct srec_data_list_struct$/;"	s	file:
srec_data_list_type	bfd/srec.c	/^typedef struct srec_data_list_struct srec_data_list_type;$/;"	t	typeref:struct:srec_data_list_struct	file:
srec_data_struct	bfd/srec.c	/^typedef struct srec_data_struct$/;"	s	file:
srec_dump_command	gdb/cli/cli-dump.c	/^srec_dump_command (const char *cmd, int from_tty)$/;"	f	file:
srec_find_inliner_info	bfd/srec.c	1265;"	d	file:
srec_find_line	bfd/srec.c	1264;"	d	file:
srec_find_nearest_line	bfd/srec.c	1263;"	d	file:
srec_get_byte	bfd/srec.c	/^srec_get_byte (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
srec_get_lineno	bfd/srec.c	1262;"	d	file:
srec_get_section_contents	bfd/srec.c	/^srec_get_section_contents (bfd *abfd,$/;"	f	file:
srec_get_section_contents_in_window	bfd/srec.c	1271;"	d	file:
srec_get_symbol_info	bfd/srec.c	/^srec_get_symbol_info (bfd *ignore_abfd ATTRIBUTE_UNUSED,$/;"	f	file:
srec_get_symbol_version_string	bfd/srec.c	1267;"	d	file:
srec_get_symtab_upper_bound	bfd/srec.c	/^srec_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
srec_init	bfd/srec.c	/^srec_init (void)$/;"	f	file:
srec_make_empty_symbol	bfd/srec.c	1266;"	d	file:
srec_minisymbol_to_symbol	bfd/srec.c	1270;"	d	file:
srec_mkobject	bfd/srec.c	/^srec_mkobject (bfd *abfd)$/;"	f	file:
srec_new_section_hook	bfd/srec.c	1259;"	d	file:
srec_new_symbol	bfd/srec.c	/^srec_new_symbol (bfd *abfd, const char *name, bfd_vma val)$/;"	f	file:
srec_object_p	bfd/srec.c	/^srec_object_p (bfd *abfd)$/;"	f	file:
srec_print_symbol	bfd/srec.c	/^srec_print_symbol (bfd *abfd,$/;"	f	file:
srec_read_minisymbols	bfd/srec.c	1269;"	d	file:
srec_read_section	bfd/srec.c	/^srec_read_section (bfd *abfd, asection *section, bfd_byte *contents)$/;"	f	file:
srec_scan	bfd/srec.c	/^srec_scan (bfd *abfd)$/;"	f	file:
srec_section_already_linked	bfd/srec.c	1279;"	d	file:
srec_set_arch_mach	bfd/srec.c	/^srec_set_arch_mach (bfd *abfd, enum bfd_architecture arch, unsigned long mach)$/;"	f	file:
srec_set_section_contents	bfd/srec.c	/^srec_set_section_contents (bfd *abfd,$/;"	f	file:
srec_sizeof_headers	bfd/srec.c	/^srec_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
srec_symbol	bfd/srec.c	/^struct srec_symbol$/;"	s	file:
srec_table	bfd/vms-alpha.c	/^  struct srecinfo *srec_table;$/;"	m	struct:module	typeref:struct:module::srecinfo	file:
srec_vec	bfd/srec.c	/^const bfd_target srec_vec =$/;"	v
srec_write_header	bfd/srec.c	/^srec_write_header (bfd *abfd)$/;"	f	file:
srec_write_object_contents	bfd/srec.c	/^srec_write_object_contents (bfd *abfd)$/;"	f	file:
srec_write_record	bfd/srec.c	/^srec_write_record (bfd *abfd,$/;"	f	file:
srec_write_section	bfd/srec.c	/^srec_write_section (bfd *abfd,$/;"	f	file:
srec_write_symbols	bfd/srec.c	/^srec_write_symbols (bfd *abfd)$/;"	f	file:
srec_write_terminator	bfd/srec.c	/^srec_write_terminator (bfd *abfd, tdata_type *tdata)$/;"	f	file:
srecinfo	bfd/vms-alpha.c	/^struct srecinfo$/;"	s	file:
sreg	sim/ppc/registers.h	/^typedef unsigned32 sreg;$/;"	t
sreg2	opcodes/i386-opc.h	/^      unsigned int sreg2:1;$/;"	m	struct:i386_operand_type::__anon69
sreg3	opcodes/i386-opc.h	/^      unsigned int sreg3:1;$/;"	m	struct:i386_operand_type::__anon69
sregs	sim/erc32/func.c	/^struct pstate   sregs;$/;"	v	typeref:struct:pstate
sregs	sim/moxie/interp.c	/^  word		  sregs[256];             \/* special registers *\/$/;"	m	struct:moxie_regset	file:
sregs	sim/sh/sim-main.h	/^      } sregs;$/;"	m	struct:__anon488::__anon489	typeref:union:__anon488::__anon489::__anon490
sregs	sim/v850/sim-main.h	/^  reg_t sregs[32];		\/* system registers, including psw *\/$/;"	m	struct:_v850_regs
srel	bfd/elf64-alpha.c	/^  asection *srel;$/;"	m	struct:alpha_elf_reloc_entry	file:
srel	bfd/elf64-ia64-vms.c	/^    asection *srel;$/;"	m	struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry	file:
srel	bfd/elfnn-ia64.c	/^    asection *srel;$/;"	m	struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	file:
srelbss	bfd/elf-bfd.h	/^  asection *srelbss;$/;"	m	struct:elf_link_hash_table
srelbss	bfd/elf32-lm32.c	/^  asection *srelbss;$/;"	m	struct:elf_lm32_link_hash_table	file:
srelbss	bfd/elf32-m32r.c	/^  asection *srelbss;$/;"	m	struct:elf_m32r_link_hash_table	file:
srelbss	bfd/elf32-nds32.h	/^  asection *srelbss;$/;"	m	struct:elf_nds32_link_hash_table
srelbss	bfd/elf32-sh.c	/^  asection *srelbss;$/;"	m	struct:elf_sh_link_hash_table	file:
sreldynrelro	bfd/elf-bfd.h	/^  asection *sreldynrelro;$/;"	m	struct:elf_link_hash_table
srelfuncdesc	bfd/elf32-sh.c	/^  asection *srelfuncdesc;$/;"	m	struct:elf_sh_link_hash_table	file:
srelgot	bfd/elf-bfd.h	/^  asection *srelgot;$/;"	m	struct:elf_link_hash_table
sreloc	bfd/elf-bfd.h	/^  asection *sreloc;$/;"	m	struct:bfd_elf_section_data
srelplt	bfd/elf-bfd.h	/^  asection *srelplt;$/;"	m	struct:elf_link_hash_table
srelplt2	bfd/elf32-arm.c	/^  asection *srelplt2;$/;"	m	struct:elf32_arm_link_hash_table	file:
srelplt2	bfd/elf32-ppc.c	/^  asection *srelplt2;$/;"	m	struct:ppc_elf_link_hash_table	file:
srelplt2	bfd/elf32-sh.c	/^  asection *srelplt2;$/;"	m	struct:elf_sh_link_hash_table	file:
srelplt2	bfd/elfxx-mips.c	/^  asection *srelplt2;$/;"	m	struct:mips_elf_link_hash_table	file:
srelplt2	bfd/elfxx-sparc.h	/^  asection *srelplt2;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
srelplt2	bfd/elfxx-x86.h	/^  asection *srelplt2;$/;"	m	struct:elf_x86_link_hash_table
srl	opcodes/microblaze-opcm.h	/^  andn, pcmpbf, pcmpbc, pcmpeq, pcmpne, sra, src, srl, sext8, sext16,$/;"	e	enum:microblaze_instr
srofixup	bfd/elf32-arm.c	/^  asection *srofixup;$/;"	m	struct:elf32_arm_link_hash_table	file:
srofixup	bfd/elf32-sh.c	/^  asection *srofixup;$/;"	m	struct:elf_sh_link_hash_table	file:
srr1_direct_store_error_exception	sim/ppc/registers.h	/^  srr1_direct_store_error_exception = BIT(35),$/;"	e	enum:__anon926
srr1_floating_point_enabled	sim/ppc/registers.h	/^  srr1_floating_point_enabled = BIT(43),$/;"	e	enum:__anon926
srr1_hash_table_or_ibat_miss	sim/ppc/registers.h	/^  srr1_hash_table_or_ibat_miss = BIT(33),$/;"	e	enum:__anon926
srr1_illegal_instruction	sim/ppc/registers.h	/^  srr1_illegal_instruction = BIT(44),$/;"	e	enum:__anon926
srr1_priviliged_instruction	sim/ppc/registers.h	/^  srr1_priviliged_instruction = BIT(45),$/;"	e	enum:__anon926
srr1_protection_violation	sim/ppc/registers.h	/^  srr1_protection_violation = BIT(36),$/;"	e	enum:__anon926
srr1_segment_table_miss	sim/ppc/registers.h	/^  srr1_segment_table_miss = BIT(42),$/;"	e	enum:__anon926
srr1_subsequent_instruction	sim/ppc/registers.h	/^  srr1_subsequent_instruction = BIT(47)$/;"	e	enum:__anon926
srr1_trap	sim/ppc/registers.h	/^  srr1_trap = BIT(46),$/;"	e	enum:__anon926
ss	bfd/ecofflink.c	/^  struct shuffle *ss;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
ss	bfd/hosts/x86-64linux.h	/^  a8_uint64_t ss;$/;"	m	struct:user_regs64_struct
ss	gdb/gnulib/import/alloca.c	/^    long ss[0200];              \/* 0200 overflow words.  *\/$/;"	m	struct:stack_segment_linkage	file:
ss	gdb/testsuite/gdb.cp/var-tag.cc	/^struct SS {} ss;$/;"	v	typeref:struct:SS
ss	gdb/testsuite/gdb.guile/scm-frame-args.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.guile/scm-objfile-script.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.python/py-frame-args.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.python/py-objfile-script.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.python/py-pp-maint.c	/^struct ss$/;"	s	file:
ss	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct ss$/;"	s	file:
ss	include/coff/ecoff.h	/^  char *ss;$/;"	m	struct:ecoff_debug_info
ss	libiberty/alloca.c	/^    long ss[0200];		\/* 0200 overflow words.  *\/$/;"	m	struct:stack_segment_linkage	file:
ss	opcodes/i386-dis.c	366;"	d	file:
ss	opcodes/i386-opc.c	/^const seg_entry ss = { "ss", 0x36 };$/;"	v
ss	sim/mips/mdmx.c	/^  enum {vs, ss, vt} source;$/;"	e	enum:__anon844::__anon845	file:
ss0	sim/mcore/interp.c	105;"	d	file:
ss1	sim/mcore/interp.c	106;"	d	file:
ss2	sim/mcore/interp.c	107;"	d	file:
ss3	sim/mcore/interp.c	108;"	d	file:
ss4	sim/mcore/interp.c	109;"	d	file:
ss_32bit_memory_code	sim/ppc/hw_phb.c	/^  ss_32bit_memory_code = 2,$/;"	e	enum:__anon907	file:
ss_64bit_memory_code	sim/ppc/hw_phb.c	/^  ss_64bit_memory_code = 3,$/;"	e	enum:__anon907	file:
ss_config_code	sim/ppc/hw_phb.c	/^  ss_config_code = 0,$/;"	e	enum:__anon907	file:
ss_end	bfd/ecofflink.c	/^  struct shuffle *ss_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
ss_hash	bfd/ecofflink.c	/^  struct string_hash_entry *ss_hash;$/;"	m	struct:accumulate	typeref:struct:accumulate::string_hash_entry	file:
ss_hash_end	bfd/ecofflink.c	/^  struct string_hash_entry *ss_hash_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::string_hash_entry	file:
ss_io_code	sim/ppc/hw_phb.c	/^  ss_io_code = 1,$/;"	e	enum:__anon907	file:
ss_reg	opcodes/i386-dis.c	/^  ss_reg,$/;"	e	enum:__anon42	file:
ss_type	sim/ppc/hw_phb.c	/^} ss_type;$/;"	t	typeref:enum:__anon907	file:
ssa0	gdb/gnulib/import/alloca.c	/^    long ssa0;$/;"	m	struct:stack_segment_linkage	file:
ssa0	libiberty/alloca.c	/^    long ssa0;$/;"	m	struct:stack_segment_linkage	file:
ssa1	gdb/gnulib/import/alloca.c	/^    long ssa1;$/;"	m	struct:stack_segment_linkage	file:
ssa1	libiberty/alloca.c	/^    long ssa1;$/;"	m	struct:stack_segment_linkage	file:
ssa2	gdb/gnulib/import/alloca.c	/^    long ssa2;$/;"	m	struct:stack_segment_linkage	file:
ssa2	libiberty/alloca.c	/^    long ssa2;$/;"	m	struct:stack_segment_linkage	file:
ssa3	gdb/gnulib/import/alloca.c	/^    long ssa3;$/;"	m	struct:stack_segment_linkage	file:
ssa3	libiberty/alloca.c	/^    long ssa3;$/;"	m	struct:stack_segment_linkage	file:
ssa4	gdb/gnulib/import/alloca.c	/^    long ssa4;$/;"	m	struct:stack_segment_linkage	file:
ssa4	libiberty/alloca.c	/^    long ssa4;$/;"	m	struct:stack_segment_linkage	file:
ssa5	gdb/gnulib/import/alloca.c	/^    long ssa5;$/;"	m	struct:stack_segment_linkage	file:
ssa5	libiberty/alloca.c	/^    long ssa5;$/;"	m	struct:stack_segment_linkage	file:
ssa6	gdb/gnulib/import/alloca.c	/^    long ssa6;$/;"	m	struct:stack_segment_linkage	file:
ssa6	libiberty/alloca.c	/^    long ssa6;$/;"	m	struct:stack_segment_linkage	file:
ssa7	gdb/gnulib/import/alloca.c	/^    long ssa7;$/;"	m	struct:stack_segment_linkage	file:
ssa7	libiberty/alloca.c	/^    long ssa7;$/;"	m	struct:stack_segment_linkage	file:
ssbase	gdb/gnulib/import/alloca.c	/^    long ssbase:32;             \/* Offset to stack base.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssbase	libiberty/alloca.c	/^    long ssbase:32;		\/* Offset to stack base.  *\/$/;"	m	struct:stack_segment_linkage	file:
sscray	gdb/gnulib/import/alloca.c	/^    long sscray[7];             \/* Reserved for Cray Research.  *\/$/;"	m	struct:stack_segment_linkage	file:
sscray	libiberty/alloca.c	/^    long sscray[7];		\/* Reserved for Cray Research.  *\/$/;"	m	struct:stack_segment_linkage	file:
sscsnm	gdb/gnulib/import/alloca.c	/^    long sscsnm;                \/* Private control structure number for$/;"	m	struct:stack_segment_linkage	file:
sscsnm	libiberty/alloca.c	/^    long sscsnm;		\/* Private control structure number for$/;"	m	struct:stack_segment_linkage	file:
sse2avx	opcodes/i386-opc.h	/^  unsigned int sse2avx:1;$/;"	m	struct:i386_opcode_modifier
sse4_test	gdb/testsuite/gdb.reverse/i386-sse-reverse.c	/^sse4_test (void)$/;"	f
sse_test	gdb/testsuite/gdb.reverse/i386-sse-reverse.c	/^sse_test (void)$/;"	f
ssext	include/coff/ecoff.h	/^  char *ssext;$/;"	m	struct:ecoff_debug_info
ssext_end	include/coff/ecoff.h	/^  char *ssext_end;$/;"	m	struct:ecoff_debug_info
ssgvup	gdb/gnulib/import/alloca.c	/^    long ssgvup;                \/* Pointer to multitasking thread giveup.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssgvup	libiberty/alloca.c	/^    long ssgvup;		\/* Pointer to multitasking thread giveup.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssp	bfd/doc/chew.c	/^stinst_type *ssp = &sstack[0];$/;"	v
sspec	include/hp-symtab.h	/^  struct slt_special sspec;$/;"	m	union:sltentry	typeref:struct:sltentry::slt_special
sspseg	gdb/gnulib/import/alloca.c	/^    long sspseg:32;             \/* Offset to linkage control of previous$/;"	m	struct:stack_segment_linkage	file:
sspseg	libiberty/alloca.c	/^    long sspseg:32;		\/* Offset to linkage control of previous$/;"	m	struct:stack_segment_linkage	file:
ssr	sim/sh/sim-main.h	/^	    int ssr;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
sss0	gdb/gnulib/import/alloca.c	/^    long sss0;$/;"	m	struct:stack_segment_linkage	file:
sss0	libiberty/alloca.c	/^    long sss0;$/;"	m	struct:stack_segment_linkage	file:
sss1	gdb/gnulib/import/alloca.c	/^    long sss1;$/;"	m	struct:stack_segment_linkage	file:
sss1	libiberty/alloca.c	/^    long sss1;$/;"	m	struct:stack_segment_linkage	file:
sss2	gdb/gnulib/import/alloca.c	/^    long sss2;$/;"	m	struct:stack_segment_linkage	file:
sss2	libiberty/alloca.c	/^    long sss2;$/;"	m	struct:stack_segment_linkage	file:
sss3	gdb/gnulib/import/alloca.c	/^    long sss3;$/;"	m	struct:stack_segment_linkage	file:
sss3	libiberty/alloca.c	/^    long sss3;$/;"	m	struct:stack_segment_linkage	file:
sss4	gdb/gnulib/import/alloca.c	/^    long sss4;$/;"	m	struct:stack_segment_linkage	file:
sss4	libiberty/alloca.c	/^    long sss4;$/;"	m	struct:stack_segment_linkage	file:
sss5	gdb/gnulib/import/alloca.c	/^    long sss5;$/;"	m	struct:stack_segment_linkage	file:
sss5	libiberty/alloca.c	/^    long sss5;$/;"	m	struct:stack_segment_linkage	file:
sss6	gdb/gnulib/import/alloca.c	/^    long sss6;$/;"	m	struct:stack_segment_linkage	file:
sss6	libiberty/alloca.c	/^    long sss6;$/;"	m	struct:stack_segment_linkage	file:
sss7	gdb/gnulib/import/alloca.c	/^    long sss7;$/;"	m	struct:stack_segment_linkage	file:
sss7	libiberty/alloca.c	/^    long sss7;$/;"	m	struct:stack_segment_linkage	file:
ssse3_test	gdb/testsuite/gdb.reverse/i386-sse-reverse.c	/^ssse3_test (void)$/;"	f
sssize	gdb/gnulib/import/alloca.c	/^    long sssize:32;             \/* Number of words in this segment.  *\/$/;"	m	struct:stack_segment_linkage	file:
sssize	libiberty/alloca.c	/^    long sssize:32;		\/* Number of words in this segment.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssss	gdb/testsuite/gdb.mi/gdb792.cc	/^		int ssss;$/;"	m	class:C	file:
sstack	bfd/doc/chew.c	/^stinst_type sstack[STACK];$/;"	v
sstcpt	gdb/gnulib/import/alloca.c	/^    long sstcpt:32;             \/* Pointer to task common address block.  *\/$/;"	m	struct:stack_segment_linkage	file:
sstcpt	libiberty/alloca.c	/^    long sstcpt:32;		\/* Pointer to task common address block.  *\/$/;"	m	struct:stack_segment_linkage	file:
sstpid	gdb/gnulib/import/alloca.c	/^    long sstpid;                \/* Process ID for pid based multi-tasking.  *\/$/;"	m	struct:stack_segment_linkage	file:
sstpid	libiberty/alloca.c	/^    long sstpid;		\/* Process ID for pid based multi-tasking.  *\/$/;"	m	struct:stack_segment_linkage	file:
sstubs	bfd/elfxx-mips.c	/^  asection *sstubs;$/;"	m	struct:mips_elf_link_hash_table	file:
ssusr1	gdb/gnulib/import/alloca.c	/^    long ssusr1;                \/* Reserved for user.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssusr1	libiberty/alloca.c	/^    long ssusr1;		\/* Reserved for user.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssusr2	gdb/gnulib/import/alloca.c	/^    long ssusr2;                \/* Reserved for user.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssusr2	libiberty/alloca.c	/^    long ssusr2;		\/* Reserved for user.  *\/$/;"	m	struct:stack_segment_linkage	file:
ssym	bfd/elflink.c	/^      struct elf_symbuf_symbol *ssym;$/;"	m	union:elf_symbol::__anon1014	typeref:struct:elf_symbol::__anon1014::elf_symbuf_symbol	file:
ssym	bfd/elflink.c	/^  struct elf_symbuf_symbol *ssym;$/;"	m	struct:elf_symbuf_head	typeref:struct:elf_symbuf_head::elf_symbuf_symbol	file:
st	gdb/testsuite/gdb.base/funcargs.c	/^} st = { 101, 102 };$/;"	v	typeref:struct:stag
st	gdb/testsuite/gdb.cp/classes.cc	/^  static int st;$/;"	m	class:Foo	file:
st	gdb/testsuite/gdb.cp/classes.cc	/^int Foo::st = 100;$/;"	m	class:Foo	file:
st	gdb/testsuite/gdb.cp/misc.cc	/^  static int st;$/;"	m	class:Foo	file:
st	gdb/testsuite/gdb.cp/misc.cc	/^int Foo::st = 100;$/;"	m	class:Foo	file:
st	include/coff/sym.h	/^	unsigned st : 6;	\/* symbol type *\/$/;"	m	struct:__anon1567
st0_regnum	gdb/i386-tdep.h	/^  int st0_regnum;$/;"	m	struct:gdbarch_tdep
stBlock	include/coff/symconst.h	102;"	d
stConstant	include/coff/symconst.h	110;"	d
stEnd	include/coff/symconst.h	103;"	d
stEnum	include/coff/symconst.h	115;"	d
stExpr	include/coff/symconst.h	120;"	d
stFile	include/coff/symconst.h	106;"	d
stForward	include/coff/symconst.h	108;"	d
stGlobal	include/coff/symconst.h	96;"	d
stIndirect	include/coff/symconst.h	116;"	d
stLabel	include/coff/symconst.h	100;"	d
stLocal	include/coff/symconst.h	99;"	d
stMax	include/coff/symconst.h	122;"	d
stMember	include/coff/symconst.h	104;"	d
stNil	include/coff/symconst.h	95;"	d
stNumber	include/coff/symconst.h	119;"	d
stParam	include/coff/symconst.h	98;"	d
stProc	include/coff/symconst.h	101;"	d
stRegReloc	include/coff/symconst.h	107;"	d
stStaParam	include/coff/symconst.h	111;"	d
stStatic	include/coff/symconst.h	97;"	d
stStaticProc	include/coff/symconst.h	109;"	d
stStr	include/coff/symconst.h	118;"	d
stStruct	include/coff/symconst.h	113;"	d
stType	include/coff/symconst.h	121;"	d
stTypedef	include/coff/symconst.h	105;"	d
stUnion	include/coff/symconst.h	114;"	d
st_ab_writeback	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_ab_writeback:$/;"	l
st_as_writeback	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_as_writeback:$/;"	l
st_atim	sim/ppc/emul_unix.c	/^  struct unix_timeval	st_atim;$/;"	m	struct:solaris_stat	typeref:struct:solaris_stat::unix_timeval	file:
st_atimx	sim/ppc/emul_unix.c	/^	unsigned32  	st_atimx;	\/* don't use st_{a,c,m}time, that might a macro *\/$/;"	m	struct:linux_stat	file:
st_blksize	sim/ppc/emul_unix.c	/^	unsigned32  	st_blksize;$/;"	m	struct:linux_stat	file:
st_blksize	sim/ppc/emul_unix.c	/^  signed32		st_blksize;$/;"	m	struct:solaris_stat	file:
st_blocks	sim/ppc/emul_unix.c	/^	unsigned32  	st_blocks;$/;"	m	struct:linux_stat	file:
st_blocks	sim/ppc/emul_unix.c	/^  signed32		st_blocks;$/;"	m	struct:solaris_stat	file:
st_byte	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_byte:$/;"	l
st_c_limm	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_c_limm:$/;"	l
st_ctim	sim/ppc/emul_unix.c	/^  struct unix_timeval	st_ctim;$/;"	m	struct:solaris_stat	typeref:struct:solaris_stat::unix_timeval	file:
st_ctimx	sim/ppc/emul_unix.c	/^	unsigned32  	st_ctimx;$/;"	m	struct:linux_stat	file:
st_dev	sim/ppc/emul_unix.c	/^	linux_dev_t	st_dev;$/;"	m	struct:linux_stat	file:
st_dev	sim/ppc/emul_unix.c	/^  solaris_dev_t		st_dev;$/;"	m	struct:solaris_stat	file:
st_double	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_double:$/;"	l
st_fstype	sim/ppc/emul_unix.c	/^  char			st_fstype[SOLARIS_ST_FSTYPSZ];$/;"	m	struct:solaris_stat	file:
st_gid	sim/ppc/emul_unix.c	/^	linux_gid_t 	st_gid;$/;"	m	struct:linux_stat	file:
st_gid	sim/ppc/emul_unix.c	/^  solaris_gid_t 	st_gid;$/;"	m	struct:solaris_stat	file:
st_halfword	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_halfword:$/;"	l
st_info	bfd/elflink.c	/^  unsigned char st_info;	\/* Type and binding attributes *\/$/;"	m	struct:elf_symbuf_symbol	file:
st_info	gdb/mipsread.c	/^  unsigned char st_info[1];	\/* Type and binding attributes.  *\/$/;"	m	struct:__anon1887	file:
st_info	include/elf/external.h	/^  unsigned char	st_info[1];		\/* Type and binding attributes *\/$/;"	m	struct:__anon1447
st_info	include/elf/external.h	/^  unsigned char	st_info[1];		\/* Type and binding attributes *\/$/;"	m	struct:__anon1448
st_info	include/elf/internal.h	/^  unsigned char	st_info;		\/* Type and binding attributes *\/$/;"	m	struct:elf_internal_sym
st_info	libiberty/simple-object-elf.c	/^  unsigned char st_info;                \/* Symbol type and binding *\/$/;"	m	struct:__anon1202	file:
st_info	libiberty/simple-object-elf.c	/^  unsigned char st_info;                \/* Symbol type and binding *\/$/;"	m	struct:__anon1203	file:
st_ino	sim/ppc/emul_unix.c	/^	linux_ino_t	st_ino;$/;"	m	struct:linux_stat	file:
st_ino	sim/ppc/emul_unix.c	/^  solaris_ino_t		st_ino;$/;"	m	struct:solaris_stat	file:
st_mode	sim/ppc/emul_unix.c	/^	linux_mode_t	st_mode;$/;"	m	struct:linux_stat	file:
st_mode	sim/ppc/emul_unix.c	/^  solaris_mode_t	st_mode;$/;"	m	struct:solaris_stat	file:
st_mtim	sim/ppc/emul_unix.c	/^  struct unix_timeval	st_mtim;$/;"	m	struct:solaris_stat	typeref:struct:solaris_stat::unix_timeval	file:
st_mtimx	sim/ppc/emul_unix.c	/^	unsigned32  	st_mtimx;$/;"	m	struct:linux_stat	file:
st_name	bfd/elflink.c	/^  unsigned long st_name;	\/* Symbol name, index in string tbl *\/$/;"	m	struct:elf_symbuf_symbol	file:
st_name	gdb/mipsread.c	/^  unsigned char st_name[4];	\/* Symbol name, index in string table.  *\/$/;"	m	struct:__anon1887	file:
st_name	include/elf/external.h	/^  unsigned char	st_name[4];		\/* Symbol name, index in string tbl *\/$/;"	m	struct:__anon1447
st_name	include/elf/external.h	/^  unsigned char	st_name[4];		\/* Symbol name, index in string tbl *\/$/;"	m	struct:__anon1448
st_name	include/elf/internal.h	/^  unsigned long	st_name;		\/* Symbol name, index in string tbl *\/$/;"	m	struct:elf_internal_sym
st_name	libiberty/simple-object-elf.c	/^  unsigned char st_name[4];                \/* Symbol name (string tbl index) *\/$/;"	m	struct:__anon1202	file:
st_name	libiberty/simple-object-elf.c	/^  unsigned char st_name[4];                \/* Symbol name (string tbl index) *\/$/;"	m	struct:__anon1203	file:
st_nlink	sim/ppc/emul_unix.c	/^	linux_nlink_t	st_nlink;$/;"	m	struct:linux_stat	file:
st_nlink	sim/ppc/emul_unix.c	/^  solaris_nlink_t 	st_nlink;$/;"	m	struct:solaris_stat	file:
st_other	bfd/elflink.c	/^  unsigned char st_other;	\/* Visibilty, and target specific *\/$/;"	m	struct:elf_symbuf_symbol	file:
st_other	gdb/mipsread.c	/^  unsigned char st_other[1];	\/* No defined meaning, 0.  *\/$/;"	m	struct:__anon1887	file:
st_other	include/elf/external.h	/^  unsigned char	st_other[1];		\/* No defined meaning, 0 *\/$/;"	m	struct:__anon1447
st_other	include/elf/external.h	/^  unsigned char	st_other[1];		\/* No defined meaning, 0 *\/$/;"	m	struct:__anon1448
st_other	include/elf/internal.h	/^  unsigned char	st_other;		\/* Visibilty, and target specific *\/$/;"	m	struct:elf_internal_sym
st_other	libiberty/simple-object-elf.c	/^  unsigned char st_other;               \/* Symbol visibility *\/$/;"	m	struct:__anon1202	file:
st_other	libiberty/simple-object-elf.c	/^  unsigned char st_other;               \/* Symbol visibility *\/$/;"	m	struct:__anon1203	file:
st_pad	gdb/mipsread.c	/^  unsigned char st_pad[4];	\/* Pad to long word boundary.  *\/$/;"	m	struct:__anon1887	file:
st_pad1	sim/ppc/emul_unix.c	/^  signed32		st_pad1[3];	\/* reserved for network id *\/$/;"	m	struct:solaris_stat	file:
st_pad1	sim/ppc/emul_unix.c	1080;"	d	file:
st_pad2	sim/ppc/emul_unix.c	/^  signed32		st_pad2[2];$/;"	m	struct:solaris_stat	file:
st_pad2	sim/ppc/emul_unix.c	1081;"	d	file:
st_pad3	sim/ppc/emul_unix.c	/^  signed32		st_pad3;	\/* future off_t expansion *\/$/;"	m	struct:solaris_stat	file:
st_pad3	sim/ppc/emul_unix.c	1082;"	d	file:
st_pad4	sim/ppc/emul_unix.c	/^  signed32		st_pad4[8];	\/* expansion area *\/$/;"	m	struct:solaris_stat	file:
st_rdev	sim/ppc/emul_unix.c	/^	linux_dev_t	st_rdev;$/;"	m	struct:linux_stat	file:
st_rdev	sim/ppc/emul_unix.c	/^  solaris_dev_t		st_rdev;$/;"	m	struct:solaris_stat	file:
st_s_r0gp	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^st_s_r0gp:$/;"	l
st_shndx	bfd/elf64-hppa.c	/^  int st_shndx;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
st_shndx	bfd/elflink.c	/^  unsigned int st_shndx;$/;"	m	struct:elf_symbuf_head	file:
st_shndx	gdb/mipsread.c	/^  unsigned char st_shndx[2];	\/* Associated section index.  *\/$/;"	m	struct:__anon1887	file:
st_shndx	include/elf/external.h	/^  unsigned char	st_shndx[2];		\/* Associated section index *\/$/;"	m	struct:__anon1447
st_shndx	include/elf/external.h	/^  unsigned char	st_shndx[2];		\/* Associated section index *\/$/;"	m	struct:__anon1448
st_shndx	include/elf/internal.h	/^  unsigned int  st_shndx;		\/* Associated section index *\/$/;"	m	struct:elf_internal_sym
st_shndx	libiberty/simple-object-elf.c	/^  unsigned char st_shndx[2];               \/* Section index *\/$/;"	m	struct:__anon1202	file:
st_shndx	libiberty/simple-object-elf.c	/^  unsigned char st_shndx[2];               \/* Section index *\/$/;"	m	struct:__anon1203	file:
st_size	gdb/mipsread.c	/^  unsigned char st_size[4];	\/* Associated symbol size.  *\/$/;"	m	struct:__anon1887	file:
st_size	include/elf/external.h	/^  unsigned char	st_size[4];		\/* Associated symbol size *\/$/;"	m	struct:__anon1447
st_size	include/elf/external.h	/^  unsigned char	st_size[8];		\/* Associated symbol size *\/$/;"	m	struct:__anon1448
st_size	include/elf/internal.h	/^  bfd_vma	st_size;		\/* Associated symbol size *\/$/;"	m	struct:elf_internal_sym
st_size	libiberty/simple-object-elf.c	/^  unsigned char st_size[4];                \/* Symbol size *\/$/;"	m	struct:__anon1202	file:
st_size	libiberty/simple-object-elf.c	/^  unsigned char st_size[8];                \/* Symbol size *\/$/;"	m	struct:__anon1203	file:
st_size	sim/ppc/emul_unix.c	/^	linux_off_t	st_size;$/;"	m	struct:linux_stat	file:
st_size	sim/ppc/emul_unix.c	/^  solaris_off_t		st_size;$/;"	m	struct:solaris_stat	file:
st_space	gdb/gdbserver/i387-fp.c	/^  unsigned char st_space[128];$/;"	m	struct:i387_fxsave	file:
st_space	gdb/gdbserver/i387-fp.c	/^  unsigned char st_space[128];$/;"	m	struct:i387_xsave	file:
st_space	gdb/gdbserver/i387-fp.c	/^  unsigned char st_space[80];$/;"	m	struct:i387_fsave	file:
st_target_internal	include/elf/internal.h	/^  unsigned char st_target_internal;	\/* Internal-only information *\/$/;"	m	struct:elf_internal_sym
st_type	bfd/elfnn-aarch64.c	/^  unsigned char st_type;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
st_uid	sim/ppc/emul_unix.c	/^	linux_uid_t 	st_uid;$/;"	m	struct:linux_stat	file:
st_uid	sim/ppc/emul_unix.c	/^  solaris_uid_t 	st_uid;$/;"	m	struct:solaris_stat	file:
st_value	bfd/elf64-hppa.c	/^  bfd_vma st_value;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
st_value	gdb/mipsread.c	/^  unsigned char st_value[8];	\/* Value of the symbol.  *\/$/;"	m	struct:__anon1887	file:
st_value	include/elf/external.h	/^  unsigned char	st_value[4];		\/* Value of the symbol *\/$/;"	m	struct:__anon1447
st_value	include/elf/external.h	/^  unsigned char	st_value[8];		\/* Value of the symbol *\/$/;"	m	struct:__anon1448
st_value	include/elf/internal.h	/^  bfd_vma	st_value;		\/* Value of the symbol *\/$/;"	m	struct:elf_internal_sym
st_value	libiberty/simple-object-elf.c	/^  unsigned char st_value[4];               \/* Symbol value *\/$/;"	m	struct:__anon1202	file:
st_value	libiberty/simple-object-elf.c	/^  unsigned char st_value[8];               \/* Symbol value *\/$/;"	m	struct:__anon1203	file:
staadd	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
stab	bfd/syms.c	/^  bfd_byte *stab;$/;"	m	struct:indexentry	file:
stab	gdb/stabsread.h	/^    char *stab[1];$/;"	m	struct:pending_stabs
stab_desc	bfd/bfd-in.h	/^  short stab_desc;		\/* Stab desc.  *\/$/;"	m	struct:_symbol_info
stab_desc	bfd/bfd-in2.h	/^  short stab_desc;		\/* Stab desc.  *\/$/;"	m	struct:_symbol_info
stab_excl_list	bfd/stabs.c	/^struct stab_excl_list$/;"	s	file:
stab_find_info	bfd/syms.c	/^struct stab_find_info$/;"	s	file:
stab_info	bfd/bfd-in.h	/^struct stab_info$/;"	s
stab_info	bfd/bfd-in2.h	/^struct stab_info$/;"	s
stab_info	bfd/coff-bfd.h	/^  void * stab_info;$/;"	m	struct:coff_section_tdata
stab_info	bfd/elf-bfd.h	/^  struct stab_info stab_info;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::stab_info
stab_info	bfd/libcoff-in.h	/^  struct stab_info stab_info;$/;"	m	struct:coff_link_hash_table	typeref:struct:coff_link_hash_table::stab_info
stab_info	bfd/libcoff.h	/^  struct stab_info stab_info;$/;"	m	struct:coff_link_hash_table	typeref:struct:coff_link_hash_table::stab_info
stab_link_includes_entry	bfd/stabs.c	/^struct stab_link_includes_entry$/;"	s	file:
stab_link_includes_newfunc	bfd/stabs.c	/^stab_link_includes_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stab_link_includes_totals	bfd/stabs.c	/^struct stab_link_includes_totals$/;"	s	file:
stab_name	bfd/bfd-in.h	/^  const char *stab_name;	\/* String for stab type.  *\/$/;"	m	struct:_symbol_info
stab_name	bfd/bfd-in2.h	/^  const char *stab_name;	\/* String for stab type.  *\/$/;"	m	struct:_symbol_info
stab_other	bfd/bfd-in.h	/^  char stab_other;		\/* Stab other.  *\/$/;"	m	struct:_symbol_info
stab_other	bfd/bfd-in2.h	/^  char stab_other;		\/* Stab other.  *\/$/;"	m	struct:_symbol_info
stab_reg_to_regnum	gdb/gdbarch.c	/^  gdbarch_stab_reg_to_regnum_ftype *stab_reg_to_regnum;$/;"	m	struct:gdbarch	file:
stab_reg_to_regnum	gdb/stabsread.c	/^stab_reg_to_regnum (struct symbol *sym, struct gdbarch *gdbarch)$/;"	f	file:
stab_register_funcs	gdb/stabsread.c	/^static const struct symbol_register_ops stab_register_funcs = {$/;"	v	typeref:struct:symbol_register_ops	file:
stab_register_index	gdb/stabsread.c	/^static int stab_register_index;$/;"	v	file:
stab_regparm_index	gdb/stabsread.c	/^static int stab_regparm_index;$/;"	v	file:
stab_section	gdb/gdb-stabs.h	/^    asection *stab_section;$/;"	m	struct:dbx_symfile_info
stab_section_info	bfd/stabs.c	/^struct stab_section_info$/;"	s	file:
stab_section_list	gdb/stabsread.h	/^struct stab_section_list$/;"	s
stab_type	bfd/bfd-in.h	/^  unsigned char stab_type;	\/* Stab type.  *\/$/;"	m	struct:_symbol_info
stab_type	bfd/bfd-in2.h	/^  unsigned char stab_type;	\/* Stab type.  *\/$/;"	m	struct:_symbol_info
stabilize_threads	gdb/gdbserver/target.h	/^  void (*stabilize_threads) (void);$/;"	m	struct:target_ops
stabilize_threads	gdb/gdbserver/target.h	584;"	d
stabilizing_threads	gdb/gdbserver/linux-low.c	/^static int stabilizing_threads;$/;"	v	file:
stabs	bfd/syms.c	/^  bfd_byte *stabs;$/;"	m	struct:stab_find_info	file:
stabs	gdb/stabsread.c	/^  const char *stabs;$/;"	m	struct:ref_map	file:
stabs_argument_has_addr	gdb/gdbarch.c	/^  gdbarch_stabs_argument_has_addr_ftype *stabs_argument_has_addr;$/;"	m	struct:gdbarch	file:
stabs_data	gdb/dbxread.c	/^static bfd_byte *stabs_data;$/;"	v	file:
stabs_function	gdb/testsuite/gdb.base/gdbindex-stabs.c	/^stabs_function (void)	\/* marker-here *\/$/;"	f
stabs_general_complaint	gdb/stabsread.c	/^stabs_general_complaint (const char *arg1)$/;"	f	file:
stabs_method_name_from_physname	gdb/stabsread.c	/^stabs_method_name_from_physname (const char *physname)$/;"	f	file:
stabs_seek	gdb/dbxread.c	/^stabs_seek (int sym_offset)$/;"	f	file:
stabs_symbol	gdb/mdebugread.c	/^static char stabs_symbol[] = STABS_SYMBOL;$/;"	v	file:
stabsec	bfd/syms.c	/^  asection *stabsec;$/;"	m	struct:stab_find_info	file:
stabsect	gdb/elfread.c	/^    asection *stabsect;		\/* Section pointer for .stab section *\/$/;"	m	struct:elfinfo	file:
stabsect_build_psymtabs	gdb/dbxread.c	/^stabsect_build_psymtabs (struct objfile *objfile, char *stab_name,$/;"	f
stabsects	gdb/coffread.c	/^    struct stab_section_list *stabsects;	\/* .stab sections.  *\/$/;"	m	struct:coff_symfile_info	typeref:struct:coff_symfile_info::stab_section_list	file:
stabsread_clear_cache	gdb/stabsread.c	/^stabsread_clear_cache (void)$/;"	f
stabsread_init	gdb/stabsread.c	/^stabsread_init (void)$/;"	f
stabsread_new_init	gdb/stabsread.c	/^stabsread_new_init (void)$/;"	f
stabstr	bfd/bfd-in.h	/^  struct bfd_section *stabstr;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_section
stabstr	bfd/bfd-in2.h	/^  struct bfd_section *stabstr;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_section
stabstrdata	gdb/coffread.c	/^    char *stabstrdata;$/;"	m	struct:coff_symfile_info	file:
stabstrsect	gdb/coffread.c	/^    asection *stabstrsect;	\/* Section pointer for .stab section.  *\/$/;"	m	struct:coff_symfile_info	file:
stack	bfd/doc/chew.c	/^string_type stack[STACK];$/;"	v
stack	bfd/dwarf2.c	/^  unsigned int stack: 1;$/;"	m	struct:varinfo	file:
stack	bfd/elf32-spu.c	/^  int stack;$/;"	m	struct:function_info	file:
stack	bfd/vms-alpha.c	/^  struct stack_struct *stack;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::stack_struct	file:
stack	gdb/dwarf2expr.h	/^  std::vector<dwarf_stack_value> stack;$/;"	m	struct:dwarf_expr_context
stack	gdb/guile/scm-safe-call.c	/^  SCM stack;$/;"	m	struct:with_catch_data	file:
stack	gdb/m32c-tdep.c	/^  struct pv_area *stack;$/;"	m	struct:m32c_pv_state	typeref:struct:m32c_pv_state::pv_area	file:
stack	gdb/s390-tdep.c	/^  struct pv_area *stack;$/;"	m	struct:s390_prologue_data	typeref:struct:s390_prologue_data::pv_area	file:
stack	gdb/value.c	/^  unsigned int stack : 1;$/;"	m	struct:value	file:
stack	libiberty/regex.c	/^  compile_stack_elt_t *stack;$/;"	m	struct:__anon1186	file:
stack	sim/testsuite/sim/h8300/stack.s	/^stack:	$/;"	l
stackEv	opcodes/i386-dis.c	266;"	d	file:
stackPtr	gdb/stubs/i386-stub.c	/^static int* stackPtr = &remcomStack[STACKSIZE\/sizeof(int) - 1];$/;"	v	file:
stackPtr	gdb/stubs/m32r-stub.c	/^static int *stackPtr = &remcomStack[STACKSIZE \/ sizeof (int) - 1];$/;"	v	file:
stackPtr	gdb/stubs/m68k-stub.c	/^static int* stackPtr = &remcomStack[STACKSIZE\/sizeof(int) - 1];$/;"	v	file:
stack_addr	gdb/frame.h	/^  CORE_ADDR stack_addr;$/;"	m	struct:frame_id
stack_align	bfd/elf-bfd.h	/^  unsigned stack_align;$/;"	m	struct:elf_backend_data
stack_analysis	bfd/elf32-spu.h	/^  unsigned int stack_analysis : 1;$/;"	m	struct:spu_elf_params
stack_base	sim/ppc/hw_vm.c	/^  unsigned_word stack_base; \/* min possible stack value *\/$/;"	m	struct:_hw_vm_device	file:
stack_bound	sim/ppc/hw_vm.c	/^  unsigned_word stack_bound;$/;"	m	struct:_hw_vm_device	file:
stack_cache_enabled	gdb/target-dcache.c	/^static int stack_cache_enabled = 1;$/;"	v	file:
stack_cache_enabled_1	gdb/target-dcache.c	/^static int stack_cache_enabled_1 = 1;$/;"	v	file:
stack_cache_enabled_p	gdb/target-dcache.c	/^stack_cache_enabled_p (void)$/;"	f
stack_cold	gdb/stubs/sh-stub.c	/^    int *stack_cold;$/;"	m	struct:__anon1716	file:
stack_control_header	gdb/gnulib/import/alloca.c	/^struct stack_control_header$/;"	s	file:
stack_control_header	libiberty/alloca.c	/^struct stack_control_header$/;"	s	file:
stack_correction	gdb/m68hc11-tdep.c	/^    int stack_correction;$/;"	m	struct:gdbarch_tdep	file:
stack_depth	sim/aarch64/simulator.c	/^static unsigned stack_depth = 0;$/;"	v	file:
stack_dir	gdb/gnulib/import/alloca.c	/^static int stack_dir;           \/* 1 or -1 once known.  *\/$/;"	v	file:
stack_dir	libiberty/alloca.c	/^static int stack_dir;		\/* 1 or -1 once known.  *\/$/;"	v	file:
stack_empty_p	gdb/dwarf2expr.c	/^dwarf_expr_context::stack_empty_p () const$/;"	f	class:dwarf_expr_context
stack_flags	bfd/elf-bfd.h	/^  unsigned int stack_flags;$/;"	m	struct:output_elf_obj_tdata
stack_frame_destroyed_p	gdb/gdbarch.c	/^  gdbarch_stack_frame_destroyed_p_ftype *stack_frame_destroyed_p;$/;"	m	struct:gdbarch	file:
stack_heap_stats	sim/m32c/reg.c	/^stack_heap_stats (void)$/;"	f
stack_heap_stats	sim/rx/reg.c	/^stack_heap_stats ()$/;"	f
stack_info	bfd/elf32-spu.h	/^      struct spu_elf_stack_info *stack_info;$/;"	m	struct:_spu_elf_section_data::__anon1107::__anon1108	typeref:struct:_spu_elf_section_data::__anon1107::__anon1108::spu_elf_stack_info
stack_item	gdb/arm-tdep.c	/^struct stack_item$/;"	s	file:
stack_item	gdb/avr-tdep.c	/^struct stack_item$/;"	s	file:
stack_item	gdb/cris-tdep.c	/^struct stack_item$/;"	s	file:
stack_item_t	gdb/aarch64-tdep.c	/^DEF_VEC_O (stack_item_t);$/;"	v
stack_item_t	gdb/aarch64-tdep.c	/^} stack_item_t;$/;"	t	typeref:struct:__anon1803	file:
stack_limit_increase	libiberty/stack-limit.c	/^stack_limit_increase (unsigned long pref ATTRIBUTE_UNUSED)$/;"	f
stack_low	sim/cris/sim-main.h	/^  USI stack_low;$/;"	m	struct:_sim_cpu
stack_lower_limit	sim/ppc/hw_vm.c	/^  unsigned_word stack_lower_limit;$/;"	m	struct:_hw_vm_device	file:
stack_offset	sim/ppc/emul_chirp.c	/^  unsigned_word stack_offset;$/;"	m	struct:_os_emul_data	file:
stack_ra	sim/ppc/emul_chirp.c	/^  unsigned_word stack_ra;$/;"	m	struct:_os_emul_data	file:
stack_section	bfd/hppabsd-core.c	/^  asection *stack_section;$/;"	m	struct:hppabsd_core_struct	file:
stack_section	bfd/ptrace-core.c	/^  asection *stack_section;$/;"	m	struct:trad_core_struct	file:
stack_section	bfd/trad-core.c	/^  asection *stack_section;$/;"	m	struct:trad_core_struct	file:
stack_segment_linkage	gdb/gnulib/import/alloca.c	/^struct stack_segment_linkage$/;"	s	file:
stack_segment_linkage	libiberty/alloca.c	/^struct stack_segment_linkage$/;"	s	file:
stack_size	bfd/elf-m10300.c	/^  unsigned char stack_size;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
stack_size	bfd/elf32-cr16.c	/^  unsigned char stack_size;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
stack_status	gdb/frame.h	/^  ENUM_BITFIELD(frame_id_stack_status) stack_status : 3;$/;"	m	struct:frame_id
stack_struct	bfd/vms-alpha.c	/^struct stack_struct$/;"	s	file:
stack_temporaries	gdb/gdbthread.h	/^  std::vector<struct value *> stack_temporaries;$/;"	m	class:thread_info
stack_temporaries_enabled	gdb/gdbthread.h	/^  bool stack_temporaries_enabled = false;$/;"	m	class:thread_info
stack_v_mode	opcodes/i386-dis.c	/^  stack_v_mode,$/;"	e	enum:__anon42	file:
stack_va	sim/ppc/emul_chirp.c	/^  unsigned_word stack_va;$/;"	m	struct:_os_emul_data	file:
stack_val	gdb/parser-defs.h	/^    struct type_stack *stack_val;$/;"	m	union:type_stack_elt	typeref:struct:type_stack_elt::type_stack
stack_warm	gdb/stubs/sh-stub.c	/^    int *stack_warm;$/;"	m	struct:__anon1716	file:
stackp	sim/m32c/syscalls.c	/^int argp, stackp;$/;"	v
stackp	sim/rx/syscalls.c	/^int argp, stackp;$/;"	v
stackptr	bfd/vms-alpha.c	/^  int stackptr;$/;"	m	struct:vms_private_data_struct	file:
stacksize	bfd/mach-o.h	/^  bfd_uint64_t stacksize;$/;"	m	struct:bfd_mach_o_main_command
stacksize	include/bfdlink.h	/^  bfd_signed_vma stacksize;$/;"	m	struct:bfd_link_info
stacksize	include/mach-o/external.h	/^  unsigned char stacksize[8];   \/* Initial stack size, if no null.  *\/$/;"	m	struct:mach_o_entry_point_command_external
stacktest	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^stacktest (int r1, int r2, int r3, int r4, int r5, int r6, int s1, int s2,$/;"	f	file:
stacktop	sim/testsuite/sim/h8300/stack.s	/^stacktop:$/;"	l
stadat	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
stag	gdb/testsuite/gdb.base/funcargs.c	/^struct stag {$/;"	s	file:
stage	include/xtensa-isa.h	/^  int stage;$/;"	m	struct:xtensa_funcUnit_use_struct
stage	opcodes/i386-gen.c	/^enum stage {$/;"	g	file:
stage_macros	opcodes/i386-gen.c	/^  stage_macros,$/;"	e	enum:stage	file:
stage_opcodes	opcodes/i386-gen.c	/^  stage_opcodes,$/;"	e	enum:stage	file:
stage_registers	opcodes/i386-gen.c	/^  stage_registers,$/;"	e	enum:stage	file:
staged_gdb_datadir	gdb/top.c	/^static char *staged_gdb_datadir;$/;"	v	file:
stages	sim/frv/cache.h	/^  FRV_CACHE_STAGE         stages[FRV_CACHE_STAGES];$/;"	m	struct:__anon239
stall_cpu_loop_address	sim/ppc/emul_bugapi.c	/^  unsigned_word stall_cpu_loop_address;$/;"	m	struct:_os_emul_data	file:
stalls	sim/mcore/sim-main.h	/^  int stalls;$/;"	m	struct:_sim_cpu
stalls	sim/sh/sim-main.h	/^    int stalls;$/;"	m	struct:__anon488::__anon489
standard	include/coff/pe.h	/^  AOUTHDR standard;$/;"	m	struct:__anon1525
standard	include/coff/pe.h	/^  AOUTHDR64 standard;$/;"	m	struct:__anon1526
standard_exc	gdb/ada-lang.c	/^static const char *standard_exc[] = {$/;"	v	file:
standard_install	sim/common/sim-options.c	/^standard_install (SIM_DESC sd)$/;"	f
standard_install	sim/common/sim-options.h	/^MODULE_INSTALL_FN standard_install;$/;"	v
standard_lookup	gdb/ada-lang.c	/^standard_lookup (const char *name, const struct block *block,$/;"	f	file:
standard_macro_lookup	gdb/macroscope.c	/^standard_macro_lookup (const char *name, void *baton)$/;"	f
standard_opcode_lengths	bfd/dwarf2.c	/^  unsigned char *standard_opcode_lengths;$/;"	m	struct:line_head	file:
standard_opcode_lengths	gdb/dwarf2read.c	/^  std::unique_ptr<unsigned char[]> standard_opcode_lengths;$/;"	m	class:line_header::std	file:
standard_option_handler	sim/common/sim-options.c	/^standard_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
standard_options	sim/common/sim-options.c	/^static const OPTION standard_options[] =$/;"	v	file:
standard_p	gdb/symtab.h	/^  bool standard_p () const$/;"	f	class:final
standard_prologue	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^standard_prologue:$/;"	l
standard_subs	libiberty/cp-demangle.c	/^static const struct d_standard_sub_info standard_subs[] =$/;"	v	typeref:struct:d_standard_sub_info	file:
standard_throw_args_p	gdb/guile/guile.c	/^standard_throw_args_p (SCM args)$/;"	f	file:
stap_arg_bitness	gdb/stap-probe.c	/^enum stap_arg_bitness$/;"	g	file:
stap_check_integer_suffix	gdb/stap-probe.c	/^stap_check_integer_suffix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_check_register_indirection_suffix	gdb/stap-probe.c	/^stap_check_register_indirection_suffix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_check_register_suffix	gdb/stap-probe.c	/^stap_check_register_suffix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_expression_debug	gdb/stap-probe.c	/^static unsigned int stap_expression_debug = 0;$/;"	v	file:
stap_gdb_register_prefix	gdb/gdbarch.c	/^  const char * stap_gdb_register_prefix;$/;"	m	struct:gdbarch	file:
stap_gdb_register_suffix	gdb/gdbarch.c	/^  const char * stap_gdb_register_suffix;$/;"	m	struct:gdbarch	file:
stap_generic_check_suffix	gdb/stap-probe.c	/^stap_generic_check_suffix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_get_expected_argument_type	gdb/stap-probe.c	/^stap_get_expected_argument_type (struct gdbarch *gdbarch,$/;"	f	file:
stap_get_opcode	gdb/stap-probe.c	/^stap_get_opcode (const char **s)$/;"	f	file:
stap_get_operator_prec	gdb/stap-probe.c	/^stap_get_operator_prec (enum exp_opcode op)$/;"	f	file:
stap_integer_prefixes	gdb/gdbarch.c	/^  const char *const * stap_integer_prefixes;$/;"	m	struct:gdbarch	file:
stap_integer_suffixes	gdb/gdbarch.c	/^  const char *const * stap_integer_suffixes;$/;"	m	struct:gdbarch	file:
stap_is_generic_prefix	gdb/stap-probe.c	/^stap_is_generic_prefix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_is_integer_prefix	gdb/stap-probe.c	/^stap_is_integer_prefix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_is_operator	gdb/stap-probe.c	/^stap_is_operator (const char *op)$/;"	f	file:
stap_is_register_indirection_prefix	gdb/stap-probe.c	/^stap_is_register_indirection_prefix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_is_register_prefix	gdb/stap-probe.c	/^stap_is_register_prefix (struct gdbarch *gdbarch, const char *s,$/;"	f	file:
stap_is_single_operand	gdb/gdbarch.c	/^  gdbarch_stap_is_single_operand_ftype *stap_is_single_operand;$/;"	m	struct:gdbarch	file:
stap_modify_semaphore	gdb/stap-probe.c	/^stap_modify_semaphore (CORE_ADDR address, int set, struct gdbarch *gdbarch)$/;"	f	file:
stap_operand_prec	gdb/stap-probe.c	/^enum stap_operand_prec$/;"	g	file:
stap_parse_argument	gdb/stap-probe.c	/^stap_parse_argument (const char **arg, struct type *atype,$/;"	f	file:
stap_parse_argument_1	gdb/stap-probe.c	/^stap_parse_argument_1 (struct stap_parse_info *p, int has_lhs,$/;"	f	file:
stap_parse_argument_conditionally	gdb/stap-probe.c	/^stap_parse_argument_conditionally (struct stap_parse_info *p)$/;"	f	file:
stap_parse_info	gdb/stap-probe.h	/^  stap_parse_info (const char *arg_, struct type *arg_type_,$/;"	f	struct:stap_parse_info
stap_parse_info	gdb/stap-probe.h	/^struct stap_parse_info$/;"	s
stap_parse_register_operand	gdb/stap-probe.c	/^stap_parse_register_operand (struct stap_parse_info *p)$/;"	f	file:
stap_parse_single_operand	gdb/stap-probe.c	/^stap_parse_single_operand (struct stap_parse_info *p)$/;"	f	file:
stap_parse_special_token	gdb/gdbarch.c	/^  gdbarch_stap_parse_special_token_ftype *stap_parse_special_token;$/;"	m	struct:gdbarch	file:
stap_probe_arg	gdb/stap-probe.c	/^  stap_probe_arg (enum stap_arg_bitness bitness_, struct type *atype_,$/;"	f	struct:stap_probe_arg
stap_probe_arg	gdb/stap-probe.c	/^struct stap_probe_arg$/;"	s	file:
stap_register_indirection_prefixes	gdb/gdbarch.c	/^  const char *const * stap_register_indirection_prefixes;$/;"	m	struct:gdbarch	file:
stap_register_indirection_suffixes	gdb/gdbarch.c	/^  const char *const * stap_register_indirection_suffixes;$/;"	m	struct:gdbarch	file:
stap_register_prefixes	gdb/gdbarch.c	/^  const char *const * stap_register_prefixes;$/;"	m	struct:gdbarch	file:
stap_register_suffixes	gdb/gdbarch.c	/^  const char *const * stap_register_suffixes;$/;"	m	struct:gdbarch	file:
stap_static_probe_ops	gdb/stap-probe.c	/^const stap_static_probe_ops stap_static_probe_ops;$/;"	v
start	bfd/elf32-spu.c	/^  struct function_info *start;$/;"	m	struct:function_info	typeref:struct:function_info::function_info	file:
start	bfd/elf32-spu.h	/^  const void *start;$/;"	m	struct:_ovl_stream
start	gdb/ada-exp.y	/^start   :	exp1$/;"	l
start	gdb/c-exp.y	/^start   :	exp1$/;"	l
start	gdb/common/tdesc.h	/^  int start, end;$/;"	m	struct:tdesc_type_field
start	gdb/cp-name-parser.y	/^start		:	type$/;"	l
start	gdb/d-exp.y	/^start   :$/;"	l
start	gdb/dwarf2-frame.h	/^      const gdb_byte *start;$/;"	m	struct:dwarf2_frame_state_reg::__anon1767::__anon1768
start	gdb/f-exp.y	/^start   :	exp$/;"	l
start	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR start, end;$/;"	m	struct:readonly_region	file:
start	gdb/gdbserver/tracepoint.c	/^  uintptr_t start;$/;"	m	struct:ipa_trace_buffer_control	file:
start	gdb/gdbserver/tracepoint.c	/^  unsigned char *start;$/;"	m	struct:trace_buffer_control	file:
start	gdb/gnu-nat.c	/^  vm_address_t start;$/;"	m	struct:vm_region_list	file:
start	gdb/go-exp.y	/^start   :	exp1$/;"	l
start	gdb/guile/scm-ports.c	/^  CORE_ADDR start, end;$/;"	m	struct:__anon1871	file:
start	gdb/m2-exp.y	/^start   :	exp$/;"	l
start	gdb/memrange.h	/^  CORE_ADDR start;$/;"	m	struct:mem_range
start	gdb/p-exp.y	/^start   :	{ current_type = NULL;$/;"	l
start	gdb/rust-exp.y	/^start:$/;"	l
start	gdb/testsuite/gdb.base/break-main-file-remove-fail.c	/^start (void)$/;"	f
start	gdb/testsuite/gdb.multi/watchpoint-multi.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def start(self, id):$/;"	m	class:Measurement
start	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def start(self, id):$/;"	m	class:MeasurementCpuTime
start	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def start(self, id):$/;"	m	class:MeasurementVmSize
start	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def start(self, id):$/;"	m	class:MeasurementWallTime
start	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def start(self):$/;"	m	class:Reporter
start	gdb/testsuite/gdb.perf/lib/perftest/reporter.py	/^    def start(self):$/;"	m	class:TextReporter
start	gdb/testsuite/gdb.threads/corethreads.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/fork-child-threads.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/gcore-stale-thread.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/info-threads-cur-sal-2.c	/^start (void *arg)$/;"	f
start	gdb/testsuite/gdb.threads/leader-exit.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/non-ldr-exit.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/reconnect-signal.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/sigstep-threads.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/stepi-random-signal.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/thread-specific-bp.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^start (void *arg)$/;"	f	file:
start	gdb/testsuite/gdb.trace/disconnected-tracing.c	/^start (void)$/;"	f
start	gdb/testsuite/gdb.trace/read-memory.c	/^start (void)$/;"	f	file:
start	gdb/testsuite/gdb.trace/signal.c	/^start (int pid)$/;"	f	file:
start	gdb/tracefile.h	/^  void (*start) (struct trace_file_writer *self, uint16_t tpnum);$/;"	m	struct:trace_frame_write_ops
start	gdb/tracefile.h	/^  void (*start) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
start	gdb/tracepoint.h	/^  bfd_signed_vma start;$/;"	m	struct:memrange
start	include/coff/ecoff.h	/^      bfd_vma start;$/;"	m	struct:ecoff_find_line::__anon1505
start	include/mach-o/unwind.h	/^  unsigned char start[4];$/;"	m	struct:mach_o_compact_unwind_32
start	include/mach-o/unwind.h	/^  unsigned char start[8];$/;"	m	struct:mach_o_compact_unwind_64
start	include/opcode/cgen.h	/^  int start;$/;"	m	struct:cgen_ifld
start	include/opcode/cgen.h	/^  unsigned char start;$/;"	m	struct:__anon1391
start	include/vms/dmt.h	/^  unsigned char start[4];$/;"	m	struct:vms_dmt_psect
start	include/xregex2.h	/^  regoff_t *start;$/;"	m	struct:re_registers
start	intl/plural.y	/^start:	  exp$/;"	l
start	opcodes/mep-asm.c	/^  const char *start;$/;"	m	struct:__anon41	file:
start	readline/readline.h	/^  int start, end;		\/* Where the change took place. *\/$/;"	m	struct:undo_list
start	readline/rlprivate.h	/^  int start, end;	\/* rl_point, rl_end *\/$/;"	m	struct:__rl_vimotion_context
start	sim/common/dv-cfi.c	/^  unsigned start;$/;"	m	struct:cfi_erase_region	file:
start	sim/common/dv-pal.c	/^  signed64 start;$/;"	m	struct:_hw_pal_counter	file:
start	sim/common/sim-arange.h	/^  address_word start,end;$/;"	m	struct:_addr_range_tree
start	sim/common/sim-arange.h	/^  address_word start,end;$/;"	m	struct:_addr_subrange
start	sim/mn10300/dv-mn103tim.c	/^  unsigned32 div_ratio, start;$/;"	m	struct:_mn10300_timer	file:
start	sim/rx/gdb-if.c	/^  bfd_vma start, end;$/;"	m	struct:swap_list	file:
start	sim/sh/interp.c	/^struct loop_bounds { unsigned char *start, *end; };$/;"	m	struct:loop_bounds	file:
start	sim/testsuite/sim/bfin/c_except_illopcode.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_except_sys_sstep.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_except_user_mode.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_disable.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_disable_enable.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_excpt.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_nested.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_nmi.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_pending.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_pending_2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_timer.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_timer_reload.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_timer_tcount.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_interr_timer_tscale.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mmr_loop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mmr_timer.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mode_supervisor.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mode_user.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_mode_user_superivsor.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_progctrl_except_rtx.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_progctrl_excpt.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_jmp_src_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_tr_basic.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_tr_simplejp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_tr_tbuf0.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/dbg_tr_umode.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_cplb_multiple0.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_cplb_multiple1.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_excpt_align.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_excpt_default.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_excpt_illaddr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_excpt_prot0.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/lmu_excpt_prot1.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_brtarget_stall.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_bug_ui.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_bug_ui2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_bug_ui3.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_cc2stat_haz.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_cc_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_cof.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_event_quad.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_excpt_dagprotviol.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_excpt_ifprotviol.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_excpt_ssstep.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_illegalcombination.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_kill_wbbr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_kills2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_disable.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_kill_01.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_kill_dcr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_lr.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_mv2lc.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_nest_ppm.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_ppm.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_ppm_1.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_loop_ppm_int.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_lsetup_kill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_misaligned_fetch.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_more_ret_haz.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_mv2lp.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_oneins_zoff.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_popkill.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_rts_rti.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_ssync.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_stall_if2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_undefinedinstruction1.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_undefinedinstruction2.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_undefinedinstruction3.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_undefinedinstruction4.S	/^start$/;"	l
start	sim/testsuite/sim/bfin/se_usermode_protviol.S	/^start$/;"	l
start	sim/testsuite/sim/m32c/sample2.c	/^start (void)$/;"	f
start	zlib/gzguts.h	/^    z_off64_t start;        \/* where the gzip data started, for rewinding *\/$/;"	m	struct:__anon985
start1	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^start1:  R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^start1:$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start1: R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^start1:  R0 += 1;$/;"	l
start1	sim/testsuite/sim/bfin/c_mmr_loop.S	/^start1:$/;"	l
start1	sim/testsuite/sim/bfin/c_mmr_loop_user_except.S	/^start1:$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start11: R0 += 1;$/;"	l
start11	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start11: R0 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start12: R4 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start12: R4 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start12: R4 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start12: R6 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start12: R4 += 22;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start12: R4 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start12: R4 += 1;$/;"	l
start12	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start12: R4 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start13: R6 += 1;$/;"	l
start13	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start13: R6 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start14: R0 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start14: R0 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start14: R0 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start14: R0 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start14: R0 += 21;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start14: R0 += 1;$/;"	l
start14	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start14: R0 += 1;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start15: R4 += 1;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start15: R4 += 1;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start15: R4 += 1;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start15: R4 += 5;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start15: R4 += 1;$/;"	l
start15	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start15: R4 += 1;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start16: R6 += 1;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start16: R6 += 1;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start16: R6 += 1;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start16: R6 += 10;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start16: R6 += 1;$/;"	l
start16	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start16: R6 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start17: R4 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start17: R4 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start17: R4 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start17: R4 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start17: R4 += 31;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s	/^start17: R4 += 1;$/;"	l
start17	sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s	/^start17: R4 += 1;$/;"	l
start2	gdb/testsuite/gdb.threads/reconnect-signal.c	/^start2 (void *arg)$/;"	f	file:
start2	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^start2:  R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^start2:$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start2: R4 += 4;$/;"	l
start2	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^start2:  R4 += 1;$/;"	l
start3	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^start3:$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^start3:$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start3: R6 += 6;$/;"	l
start3	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^start3:  R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S	/^start4:$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s	/^start4:$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start4: R0 += 1;$/;"	l
start4	sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s	/^start4:  R2 += 3;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start5: R4 += 1;$/;"	l
start5	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start5: R4 += 1;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start6: R6 += 4;$/;"	l
start6	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start6: R6 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_nested.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_nested_top.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_overlap.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s	/^start7: R4 += 4;$/;"	l
start7	sim/testsuite/sim/bfin/c_loopsetup_prelc.s	/^start7: R4 += 4;$/;"	l
start_addr	gdb/buildsym.h	/^    CORE_ADDR start_addr;$/;"	m	struct:context_stack
start_addr	sim/bfin/dv-bfin_dma.c	/^    bu32 start_addr;$/;"	m	union:bfin_dma::__anon812	file:
start_addr	sim/common/sim-base.h	/^  bfd_vma start_addr;$/;"	m	struct:__anon638
start_addr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 start_addr;$/;"	m	struct:bfin_dma
start_addr	sim/testsuite/sim/bfin/test-dma.h	/^  bu32 start_addr;$/;"	m	struct:bfin_dmasg
start_address	bfd/bfd-in2.h	/^  bfd_vma start_address;$/;"	m	struct:bfd
start_align	bfd/elf32-xtensa.c	/^  enum ebb_target_enum start_align;$/;"	m	struct:ebb_constraint_struct	typeref:enum:ebb_constraint_struct::ebb_target_enum	file:
start_arglist	gdb/parse.c	/^start_arglist (void)$/;"	f
start_body	gdb/ui-out.c	/^void ui_out_table::start_body ()$/;"	f	class:ui_out_table
start_branch_tests	gdb/testsuite/gdb.arch/arc-decode-insn.S	/^start_branch_tests:$/;"	l
start_buildsym_compunit	gdb/buildsym.c	/^start_buildsym_compunit (struct objfile *objfile, const char *comp_dir,$/;"	f	file:
start_codep	opcodes/i386-dis.c	/^static unsigned char *start_codep;$/;"	v	file:
start_command	gdb/infcmd.c	/^start_command (const char *args, int from_tty)$/;"	f	file:
start_element	gdb/xml-support.c	/^gdb_xml_parser::start_element (const XML_Char *name,$/;"	f	class:gdb_xml_parser
start_erasing_chip	sim/ppc/hw_eeprom.c	/^start_erasing_chip(device *me,$/;"	f	file:
start_erasing_sector	sim/ppc/hw_eeprom.c	/^start_erasing_sector(device *me,$/;"	f	file:
start_etir_or_etbt_record	bfd/vms-alpha.c	/^start_etir_or_etbt_record (bfd *abfd, asection *section, bfd_vma offset)$/;"	f	file:
start_event_loop	gdb/event-loop.c	/^start_event_loop (void)$/;"	f
start_event_loop	gdb/gdbserver/event-loop.c	/^start_event_loop (void)$/;"	f
start_extra_space	bfd/elf32-xtensa.c	/^  int start_extra_space;$/;"	m	struct:ebb_constraint_struct	file:
start_file	gdb/macrotab.c	/^  struct macro_source_file *start_file;$/;"	m	struct:macro_key	typeref:struct:macro_key::macro_source_file	file:
start_handler	gdb/xml-support.h	/^  gdb_xml_element_start_handler *start_handler;$/;"	m	struct:gdb_xml_element
start_input_mode	readline/examples/rlfe/rlfe.c	/^char *start_input_mode = "\\033[1m";$/;"	v
start_keyword	gdb/guile/scm-ports.c	/^static SCM start_keyword;$/;"	v	file:
start_line	gdb/macrotab.c	/^  int start_line;$/;"	m	struct:macro_key	file:
start_line	gdb/tui/tui-data.h	/^  int start_line;$/;"	m	struct:tui_command_info
start_line_or_addr	gdb/tui/tui-data.h	/^  struct tui_line_or_address start_line_or_addr;$/;"	m	struct:tui_source_info	typeref:struct:tui_source_info::tui_line_or_address
start_mask_cycle	sim/m68hc11/interrupts.h	/^  signed64          start_mask_cycle;$/;"	m	struct:interrupts
start_memory	libiberty/regex.c	/^  start_memory,$/;"	e	enum:__anon1180	file:
start_movable	bfd/elf32-xtensa.c	/^  bfd_boolean start_movable;$/;"	m	struct:ebb_constraint_struct	file:
start_msglist	gdb/objc-lang.c	/^start_msglist(void)$/;"	f
start_non_stop	gdb/gdbserver/target.c	/^start_non_stop (int nonstop)$/;"	f
start_non_stop	gdb/gdbserver/target.h	/^  int (*start_non_stop) (int);$/;"	m	struct:target_ops
start_nonloadmem	sim/cris/sim-if.c	/^  USI start_nonloadmem;$/;"	m	struct:progbounds	file:
start_offset	bfd/elf32-xtensa.c	/^  bfd_vma start_offset;		\/* Offset in section.  *\/$/;"	m	struct:ebb_struct	file:
start_offset	gdb/ia64-tdep.c	/^    uint64_t start_offset;$/;"	m	struct:ia64_table_entry	file:
start_offset	gdb/ia64-tdep.c	/^    unw_word_t start_offset;$/;"	m	struct:ia64_unwind_table_entry	file:
start_opt	gdb/cp-name-parser.y	/^start_opt	:	\/* *\/$/;"	l
start_pc	gdb/alpha-tdep.c	/^  CORE_ADDR start_pc;$/;"	m	struct:alpha_heuristic_unwind_cache	file:
start_pc	gdb/disasm.c	/^  CORE_ADDR start_pc;$/;"	m	struct:deprecated_dis_line_entry	file:
start_pc	gdb/tilegx-tdep.c	/^  CORE_ADDR start_pc;$/;"	m	struct:tilegx_frame_cache	file:
start_pc	opcodes/i386-dis.c	/^static bfd_vma start_pc;$/;"	v	file:
start_pos	gdb/ctf.c	/^static struct bt_iter_pos *start_pos;$/;"	v	typeref:struct:bt_iter_pos	file:
start_programming_byte	sim/ppc/hw_eeprom.c	/^start_programming_byte(device *me,$/;"	f	file:
start_psymtab	gdb/dbxread.c	/^start_psymtab (struct objfile *objfile, const char *filename, CORE_ADDR textlow,$/;"	f	file:
start_psymtab_common	gdb/psymtab.c	/^start_psymtab_common (struct objfile *objfile,$/;"	f
start_ptbl_idx	bfd/elf32-xtensa.c	/^  unsigned start_ptbl_idx;	\/* Offset in the property table.  *\/$/;"	m	struct:ebb_struct	file:
start_reloc_idx	bfd/elf32-xtensa.c	/^  unsigned start_reloc_idx;	\/* Offset in the relocations.  *\/$/;"	m	struct:ebb_struct	file:
start_remote	gdb/infrun.c	/^start_remote (int from_tty)$/;"	f
start_remote	gdb/remote.c	/^remote_target::start_remote (int from_tty, int extended_p)$/;"	f	class:remote_target
start_row	gdb/ui-out.c	/^void ui_out_table::start_row ()$/;"	f	class:ui_out_table
start_rva	gdb/amd64-windows-tdep.c	/^  CORE_ADDR start_rva;$/;"	m	struct:amd64_windows_frame_cache	file:
start_select	gdb/ser-mingw.c	/^  HANDLE start_select;$/;"	m	struct:ser_console_state	file:
start_select_thread	gdb/ser-mingw.c	/^start_select_thread (struct ser_console_state *state)$/;"	f	file:
start_sequence	gdb/testsuite/gdb.opt/clobbered-registers-O2.c	/^start_sequence (unsigned * x, unsigned * y)$/;"	f
start_sp	zlib/contrib/inflate86/inffast.S	/^#define start_sp       92 \/* second arg: unsigned int (local_var_size + 28) *\/$/;"	d
start_stabs	gdb/stabsread.c	/^start_stabs (void)$/;"	f
start_step_over	gdb/gdbserver/linux-low.c	/^start_step_over (struct lwp_info *lwp)$/;"	f	file:
start_step_over	gdb/infrun.c	/^start_step_over (void)$/;"	f	file:
start_stop	bfd/elf-bfd.h	/^  unsigned int start_stop : 1;$/;"	m	struct:elf_link_hash_entry
start_stop_section	bfd/elf-bfd.h	/^    asection *start_stop_section;$/;"	m	union:elf_link_hash_entry::__anon1035
start_subfile	gdb/buildsym.c	/^start_subfile (const char *name)$/;"	f
start_symtab	gdb/buildsym.c	/^start_symtab (struct objfile *objfile, const char *name, const char *comp_dir,$/;"	f
start_tests	sim/testsuite/sim/or1k/add.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/and.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/basic.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/div.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/ext.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/find.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/flag.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/fpu.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/jump.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/load.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/mac.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/mfspr.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/mul.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/or.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/ror.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/shift.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/sub.S	/^start_tests:$/;"	l
start_tests	sim/testsuite/sim/or1k/xor.S	/^start_tests:$/;"	l
start_thread	gdb/remote.c	/^start_thread (struct gdb_xml_parser *parser,$/;"	f	file:
start_threads_barrier	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^pthread_barrier_t start_threads_barrier;$/;"	v
start_time	gdb/tracepoint.h	/^  LONGEST start_time;$/;"	m	struct:trace_status
start_trace_file	gdb/testsuite/gdb.trace/tfile.c	/^start_trace_file (char *filename)$/;"	f
start_tracing	gdb/tracepoint.c	/^start_tracing (const char *notes)$/;"	f
start_type_printers	gdb/extension-priv.h	/^  void (*start_type_printers) (const struct extension_language_defn *,$/;"	m	struct:extension_language_ops
start_uspace	sim/testsuite/sim/bfin/e0.s	/^start_uspace:$/;"	l
start_write	libiberty/simple-object-common.h	/^  void *(*start_write) (void *attributes_data, const char **errmsg,$/;"	m	struct:simple_object_functions
startaddr	gdb/block.h	/^  CORE_ADDR startaddr;$/;"	m	struct:block
starti_command	gdb/infcmd.c	/^starti_command (const char *args, int from_tty)$/;"	f	file:
startmem	sim/cris/sim-if.c	/^  USI startmem;$/;"	m	struct:progbounds	file:
startswith	gdb/common/common-utils.h	/^startswith (const char *string, const char *pattern)$/;"	f
starttime	sim/erc32/sis.h	/^    double          starttime;$/;"	m	struct:pstate
startup_inferior	gdb/nat/fork-inferior.c	/^startup_inferior (pid_t pid, int ntraps,$/;"	f
startup_with_shell	gdb/gdbserver/server.c	/^int startup_with_shell = 1;$/;"	v
startup_with_shell	gdb/infcmd.c	/^int startup_with_shell = 1;$/;"	v
stash	bfd/dwarf2.c	/^  struct dwarf2_debug *stash;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::dwarf2_debug	file:
stash_find_line_fast	bfd/dwarf2.c	/^stash_find_line_fast (struct dwarf2_debug *stash,$/;"	f	file:
stash_maybe_enable_info_hash_tables	bfd/dwarf2.c	/^stash_maybe_enable_info_hash_tables (bfd *abfd, struct dwarf2_debug *stash)$/;"	f	file:
stash_maybe_update_info_hash_tables	bfd/dwarf2.c	/^stash_maybe_update_info_hash_tables (struct dwarf2_debug *stash)$/;"	f	file:
stash_verify_info_hash_table	bfd/dwarf2.c	/^stash_verify_info_hash_table (struct dwarf2_debug *stash)$/;"	f	file:
stat	bfd/opncls.c	/^  int (*stat) (struct bfd *abfd, void *stream, struct stat *sb);$/;"	m	struct:opncls	file:
stat	gdb/gnulib/import/fstat.c	27;"	d	file:
stat	gdb/gnulib/import/fstat.c	28;"	d	file:
stat	gdb/gnulib/import/stat.c	32;"	d	file:
stat	gdb/gnulib/import/stat.c	33;"	d	file:
stat	gdb/gnulib/import/stat.c	39;"	d	file:
stat	gdb/sparc64-tdep.c	/^  adi_stat_t stat = {};$/;"	m	struct:sparc64_adi_info	file:
stat	sim/bfin/dv-bfin_rtc.c	/^  bu32 stat;$/;"	m	struct:bfin_rtc	file:
stat	sim/bfin/dv-bfin_wdog.c	/^  bu32 cnt, stat;$/;"	m	struct:bfin_wdog	file:
stat	sim/bfin/dv-bfin_wp.c	/^  bu32 stat;$/;"	m	struct:bfin_wp	file:
stat32_map	sim/cris/traps.c	/^static const char stat32_map[] =$/;"	v	file:
stat_char	readline/complete.c	/^stat_char (filename)$/;"	f	file:
stat_desc	zlib/deflate.h	/^    const static_tree_desc *stat_desc;  \/* the corresponding static tree *\/$/;"	m	struct:tree_desc_s
stat_func	gdb/gnulib/import/fstatat.c	/^stat_func (char const *name, struct stat *st)$/;"	f	file:
stat_map	include/gdb/callback.h	/^  const char *stat_map;$/;"	m	struct:host_callback_struct
stat_map	sim/cris/traps.c	/^static const char stat_map[] =$/;"	v	file:
stat_map_32	sim/bfin/interp.c	/^static const char *stat_map_32, *stat_map_64;$/;"	v	file:
stat_map_64	sim/bfin/interp.c	/^static const char *stat_map_32, *stat_map_64;$/;"	v	file:
stat_shadow	sim/bfin/dv-bfin_rtc.c	/^  bu32 stat_shadow;$/;"	m	struct:bfin_rtc	file:
statat	gdb/gnulib/import/openat.h	/^statat (int fd, char const *name, struct stat *st)$/;"	f
statbits	opcodes/bfin-dis.c	400;"	d	file:
state	gdb/aarch64-linux-nat.c	/^  struct aarch64_debug_reg_state state;$/;"	m	struct:aarch64_process_info	typeref:struct:aarch64_process_info::aarch64_debug_reg_state	file:
state	gdb/ada-lang.h	/^  int state;$/;"	m	struct:ada_task_info
state	gdb/ada-tasks.c	/^  int state;$/;"	m	struct:atcb_fieldnos	file:
state	gdb/arm-linux-nat.c	/^  struct arm_linux_debug_reg_state state;$/;"	m	struct:arm_linux_process_info	typeref:struct:arm_linux_process_info::arm_linux_debug_reg_state	file:
state	gdb/common/common-exceptions.c	/^  enum catcher_state state;$/;"	m	struct:catcher	typeref:enum:catcher::catcher_state	file:
state	gdb/gdbthread.h	/^  enum thread_state state = THREAD_STOPPED;$/;"	m	class:thread_info	typeref:enum:thread_info::thread_state
state	gdb/gnu-nat.h	/^    thread_state_data_t state;	\/* Registers, &c.  *\/$/;"	m	struct:proc
state	gdb/linespec.c	/^  struct linespec_state *state;$/;"	m	struct:collect_info	typeref:struct:collect_info::linespec_state	file:
state	gdb/linespec.c	/^  struct linespec_state state;$/;"	m	struct:ls_parser	typeref:struct:ls_parser::linespec_state	file:
state	gdb/nto-tdep.h	/^  unsigned char state = 0;$/;"	m	struct:nto_thread_info
state	gdb/s390-linux-nat.c	/^  struct s390_debug_reg_state state;$/;"	m	struct:s390_process_info	typeref:struct:s390_process_info::s390_debug_reg_state	file:
state	gdb/serial.h	/^    void *state;       		\/* Local context info for open FD *\/$/;"	m	struct:serial
state	gdb/symtab.c	/^  enum symbol_cache_slot_state state;$/;"	m	struct:symbol_cache_slot	typeref:enum:symbol_cache_slot::symbol_cache_slot_state	file:
state	gdb/tilegx-tdep.c	/^  enum reverse_state state;$/;"	m	struct:tilegx_reverse_regs	typeref:enum:tilegx_reverse_regs::reverse_state	file:
state	gdb/unittests/optional/assignment/1.cc	/^  state_type state = zero;$/;"	m	struct:assign_1::value_type	file:
state	gdb/unittests/optional/assignment/2.cc	/^  state_type state = zero;$/;"	m	struct:assign_2::value_type	file:
state	gdb/unittests/optional/assignment/3.cc	/^  state_type state = zero;$/;"	m	struct:assign_3::value_type	file:
state	gdb/unittests/optional/assignment/4.cc	/^  state_type state = zero;$/;"	m	struct:assign_4::value_type	file:
state	gdb/unittests/optional/assignment/6.cc	/^  int state = 0;$/;"	m	struct:assign_6::value_type	file:
state	gdb/x86-nat.c	/^  struct x86_debug_reg_state state;$/;"	m	struct:x86_process_info	typeref:struct:x86_process_info::x86_debug_reg_state	file:
state	include/xtensa-isa-internal.h	/^    xtensa_state state;			\/* For stateOperands.  *\/$/;"	m	union:xtensa_arg_internal_struct::__anon1406
state	include/xtensa-isa-internal.h	/^    xtensa_state state;			\/* Internal state number.  *\/$/;"	m	union:xtensa_lookup_entry_struct::__anon1407
state	libiberty/random.c	/^static long int *state = &randtbl[1];$/;"	v	file:
state	readline/rlprivate.h	/^  int state;$/;"	m	struct:__rl_vimotion_context
state	sim/arm/wrapper.c	/^struct ARMul_State *state;$/;"	v	typeref:struct:ARMul_State
state	sim/bfin/sim-main.h	/^  struct bfin_cpu_state state;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::bfin_cpu_state
state	sim/common/dv-cfi.c	/^  enum cfi_state state;$/;"	m	struct:cfi	typeref:enum:cfi::cfi_state	file:
state	sim/common/sim-cpu.h	/^  SIM_DESC state;$/;"	m	struct:__anon687
state	sim/ft32/sim-main.h	/^  struct ft32_cpu_state state;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::ft32_cpu_state
state	sim/mips/sim-main.h	/^  unsigned int state;$/;"	m	struct:_sim_cpu
state	sim/msp430/sim-main.h	/^  struct msp430_cpu_state state;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::msp430_cpu_state
state	sim/ppc/emul_chirp.c	/^  chirp_emul_state state;$/;"	m	struct:_os_emul_data	file:
state	sim/ppc/hw_eeprom.c	/^  hw_eeprom_states state;$/;"	m	struct:_hw_eeprom_device	file:
state	sim/ppc/hw_ide.c	/^  ide_states state;$/;"	m	struct:_ide_controller	file:
state	sim/testsuite/sim/bfin/iir.s	/^state:$/;"	l
state	zlib/contrib/blast/blast.c	/^struct state {$/;"	s	file:
state	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint state;$/;"	f	struct:DotZLib.ZStream
state	zlib/contrib/puff/puff.c	/^struct state {$/;"	s	file:
state	zlib/zlib.h	/^    struct internal_state FAR *state; \/* not visible by applications *\/$/;"	m	struct:z_stream_s	typeref:struct:z_stream_s::FAR
state2a	sim/ppc/hw_eeprom.c	/^state2a(hw_eeprom_states state)$/;"	f	file:
state2str	gdb/aix-thread.c	/^state2str (pthdb_state_t state)$/;"	f	file:
stateOperands	include/xtensa-isa-internal.h	/^  xtensa_arg_internal *stateOperands;	\/* Array[num_stateOperands].  *\/$/;"	m	struct:xtensa_iclass_internal_struct
state_changed	gdb/gnu-nat.h	/^    int state_changed:1;$/;"	m	struct:proc
state_lookup_table	include/xtensa-isa-internal.h	/^  xtensa_lookup_entry *state_lookup_table;$/;"	m	struct:xtensa_isa_internal_struct
state_names	sim/common/dv-cfi.c	/^static const char * const state_names[] =$/;"	v	file:
state_r	zlib/contrib/inflate86/inffast.S	/^#define state_r %edi$/;"	d
state_r	zlib/contrib/inflate86/inffast.S	/^#define state_r %edx$/;"	d
state_strm	zlib/contrib/inflate86/inffast.S	/^#define state_strm     28  \/* strm->state *\/$/;"	d
state_type	gdb/unittests/optional/assignment/1.cc	/^  enum state_type$/;"	g	struct:assign_1::value_type	file:
state_type	gdb/unittests/optional/assignment/2.cc	/^  enum state_type$/;"	g	struct:assign_2::value_type	file:
state_type	gdb/unittests/optional/assignment/3.cc	/^  enum state_type$/;"	g	struct:assign_3::value_type	file:
state_type	gdb/unittests/optional/assignment/4.cc	/^  enum state_type$/;"	g	struct:assign_4::value_type	file:
state_valid	gdb/gnu-nat.h	/^    int state_valid:1;		\/* True if STATE is up to date.  *\/$/;"	m	struct:proc
state_wait	gdb/testsuite/gdb.threads/ia64-sigill.c	/^state_wait (pid_t process, const char *wanted)$/;"	f	file:
state_wait	gdb/testsuite/gdb.threads/siginfo-threads.c	/^state_wait (pid_t process, const char *wanted)$/;"	f	file:
state_wait	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^state_wait (pid_t process, const char *wanted)$/;"	f	file:
states	bfd/xtensa-modules.c	/^static xtensa_state_internal states[] = {$/;"	v	file:
states	include/xtensa-isa-internal.h	/^  xtensa_state_internal *states;$/;"	m	struct:xtensa_isa_internal_struct
static_array	gdb/testsuite/gdb.base/gcore.c	/^static int static_array[4] = {5, 6, 7, 8};$/;"	v	file:
static_assert	gdb/gnulib/import/verify.h	220;"	d
static_bar	gdb/testsuite/gdb.base/relocate.c	/^static int static_bar = 2;$/;"	v	file:
static_bl_desc	zlib/trees.c	/^local const static_tree_desc  static_bl_desc =$/;"	v
static_block_base	gdb/xcoffread.c	/^static int static_block_base = 0;$/;"	v	file:
static_block_section	gdb/xcoffread.c	/^static int static_block_section = -1;$/;"	v	file:
static_d_desc	zlib/trees.c	/^local const static_tree_desc  static_d_desc =$/;"	v
static_dtree	zlib/trees.c	/^local ct_data static_dtree[D_CODES];$/;"	v
static_dtree	zlib/trees.h	/^local const ct_data static_dtree[D_CODES] = {$/;"	v
static_field_print	gdb/valprint.h	/^  int static_field_print;$/;"	m	struct:value_print_options
static_foo	gdb/testsuite/gdb.base/relocate.c	/^static int static_foo = 1;$/;"	v	file:
static_fun	gdb/testsuite/gdb.base/fixsection.c	/^static_fun (void *arg)$/;"	f	file:
static_fun	gdb/testsuite/gdb.base/fixsectshr.c	/^static FILE *static_fun = NULL;$/;"	v	file:
static_global	gdb/testsuite/gdb.base/symtab-search-order-1.c	/^static int static_global = 23;$/;"	v	file:
static_global	gdb/testsuite/gdb.base/symtab-search-order-shlib-1.c	/^static int static_global = 42;$/;"	v	file:
static_hash_table	bfd/elf-m10300.c	/^  struct elf32_mn10300_link_hash_table *static_hash_table;$/;"	m	struct:elf32_mn10300_link_hash_table	typeref:struct:elf32_mn10300_link_hash_table::elf32_mn10300_link_hash_table	file:
static_inline_method	gdb/testsuite/gdb.cp/local-static.c	/^  static void static_inline_method ()$/;"	f	struct:S
static_inline_method	gdb/testsuite/gdb.cp/local-static.c	/^  static void static_inline_method ()$/;"	f	struct:S2
static_l_desc	zlib/trees.c	/^local const static_tree_desc  static_l_desc =$/;"	v
static_len	zlib/deflate.h	/^    ulg static_len;     \/* bit length of current block with static trees *\/$/;"	m	struct:internal_state
static_link	gdb/buildsym.h	/^    struct dynamic_prop *static_link;$/;"	m	struct:context_stack	typeref:struct:context_stack::dynamic_prop
static_link	gdb/objfiles.c	/^  const struct dynamic_prop *static_link;$/;"	m	struct:static_link_htab_entry	typeref:struct:static_link_htab_entry::dynamic_prop	file:
static_link	include/bfdlink.h	/^  unsigned int static_link: 1;$/;"	m	struct:bfd_link_info
static_link_htab_entry	gdb/objfiles.c	/^struct static_link_htab_entry$/;"	s	file:
static_link_htab_entry_eq	gdb/objfiles.c	/^static_link_htab_entry_eq (const void *p1, const void *p2)$/;"	f	file:
static_link_htab_entry_hash	gdb/objfiles.c	/^static_link_htab_entry_hash (const void *p)$/;"	f	file:
static_ltree	zlib/trees.c	/^local ct_data static_ltree[L_CODES+2];$/;"	v
static_ltree	zlib/trees.h	/^local const ct_data static_ltree[L_CODES+2] = {$/;"	v
static_method	gdb/testsuite/gdb.cp/local-static.c	/^S2<T>::static_method ()$/;"	f	class:T
static_method	gdb/testsuite/gdb.cp/local-static.c	/^S::static_method ()$/;"	f	class:S
static_probe_ops	gdb/probe.h	/^class static_probe_ops$/;"	c
static_psymbols	gdb/objfiles.h	/^  std::vector<partial_symbol *> static_psymbols;$/;"	m	struct:objfile
static_scope	gdb/testsuite/gdb.compile/compile-tls.c	/^static __thread int static_scope;$/;"	v	file:
static_struct	gdb/testsuite/gdb.base/vla-stub.c	/^struct static_struct$/;"	s	file:
static_struct_a	gdb/testsuite/gdb.trace/unavailable.cc	/^  static StructA static_struct_a;$/;"	m	struct:StructB	file:
static_struct_a	gdb/testsuite/gdb.trace/unavailable.cc	/^struct StructA StructB::static_struct_a;$/;"	m	class:StructB	typeref:struct:StructB::	file:
static_struct_t	gdb/testsuite/gdb.base/vla-stub.c	/^typedef struct static_struct static_struct_t;$/;"	t	typeref:struct:static_struct	file:
static_symbols	gdb/symtab.c	/^  struct block_symbol_cache *static_symbols;$/;"	m	struct:symbol_cache	typeref:struct:symbol_cache::block_symbol_cache	file:
static_tls_alignment	bfd/elf-bfd.h	/^  unsigned static_tls_alignment;$/;"	m	struct:elf_backend_data
static_trace_marker_id	gdb/breakpoint.h	/^  std::string static_trace_marker_id;$/;"	m	struct:tracepoint
static_trace_marker_id_idx	gdb/breakpoint.h	/^  int static_trace_marker_id_idx;$/;"	m	struct:tracepoint
static_tracepoint	gdb/gdbserver/tracepoint.c	/^  static_tracepoint$/;"	e	enum:tracepoint_type	file:
static_tracepoint_ctx	gdb/gdbserver/tracepoint.c	/^struct static_tracepoint_ctx$/;"	s	file:
static_tracepoint_marker	gdb/tracepoint.h	/^struct static_tracepoint_marker$/;"	s
static_tracepoint_marker_at	gdb/remote.c	/^remote_target::static_tracepoint_marker_at (CORE_ADDR addr,$/;"	f	class:remote_target
static_tracepoint_marker_at	gdb/target-delegates.c	/^debug_target::static_tracepoint_marker_at (CORE_ADDR arg0, static_tracepoint_marker *arg1)$/;"	f	class:debug_target
static_tracepoint_marker_at	gdb/target-delegates.c	/^dummy_target::static_tracepoint_marker_at (CORE_ADDR arg0, static_tracepoint_marker *arg1)$/;"	f	class:dummy_target
static_tracepoint_marker_at	gdb/target-delegates.c	/^target_ops::static_tracepoint_marker_at (CORE_ADDR arg0, static_tracepoint_marker *arg1)$/;"	f	class:target_ops
static_tracepoint_markers_by_strid	gdb/linux-nat.c	/^linux_nat_target::static_tracepoint_markers_by_strid (const char *strid)$/;"	f	class:linux_nat_target
static_tracepoint_markers_by_strid	gdb/remote.c	/^remote_target::static_tracepoint_markers_by_strid (const char *strid)$/;"	f	class:remote_target
static_tracepoint_markers_by_strid	gdb/target-delegates.c	/^debug_target::static_tracepoint_markers_by_strid (const char *arg0)$/;"	f	class:debug_target
static_tracepoint_markers_by_strid	gdb/target-delegates.c	/^dummy_target::static_tracepoint_markers_by_strid (const char *arg0)$/;"	f	class:dummy_target
static_tracepoint_markers_by_strid	gdb/target-delegates.c	/^target_ops::static_tracepoint_markers_by_strid (const char *arg0)$/;"	f	class:target_ops
static_transform_name	gdb/gdbarch.c	/^  gdbarch_static_transform_name_ftype *static_transform_name;$/;"	m	struct:gdbarch	file:
static_tree	zlib/trees.c	/^    const ct_data *static_tree;  \/* static tree or NULL *\/$/;"	m	struct:static_tree_desc_s	file:
static_tree_desc	zlib/deflate.h	/^typedef struct static_tree_desc_s  static_tree_desc;$/;"	t	typeref:struct:static_tree_desc_s
static_tree_desc_s	zlib/trees.c	/^struct static_tree_desc_s {$/;"	s	file:
static_type	libiberty/cplus-dem.c	/^  int static_type;	\/* A static member function *\/$/;"	m	struct:work_stuff	file:
static_unwrap_type	gdb/ada-lang.c	/^static_unwrap_type (struct type *type)$/;"	f	file:
static_var_1	gdb/testsuite/gdb.base/shreloc1.c	/^static int static_var_1;$/;"	v	file:
static_var_2	gdb/testsuite/gdb.base/shreloc2.c	/^static int static_var_2;$/;"	v	file:
staticmem	include/hp-symtab.h	/^  unsigned int staticmem:	1;$/;"	m	struct:dntt_type_field
staticmem	include/hp-symtab.h	/^  unsigned int staticmem:	1;$/;"	m	struct:dntt_type_svar
staticoverload	gdb/testsuite/gdb.cp/overload.cc	/^int K::staticoverload () { return 1; }$/;"	f	class:K
staticoverload	gdb/testsuite/gdb.cp/overload.cc	/^int K::staticoverload (int x) { return x; }$/;"	f	class:K
staticoverload	gdb/testsuite/gdb.cp/overload.cc	/^int K::staticoverload (int x, int y) { return x + y; }$/;"	f	class:K
staticrounding	opcodes/i386-opc.h	/^  unsigned int staticrounding:1;$/;"	m	struct:i386_opcode_modifier
statics	sim/igen/ld-insn.h	/^  function_entry *statics;$/;"	m	struct:_model_table
statics_offset	gdb/psympriv.h	/^  int statics_offset;$/;"	m	struct:partial_symtab
staticshadow	gdb/testsuite/gdb.compile/compile.c	/^static int staticshadow = 20;$/;"	v	file:
statistics	sim/frv/cache.h	/^  FRV_CACHE_STATISTICS statistics; \/* Operation statistics.  *\/$/;"	m	struct:__anon244
statlocal_test_func	gdb/testsuite/gdb.trace/collection.c	/^int statlocal_test_func ()		\/* test collecting static locals *\/$/;"	f
statlocal_test_func	gdb/testsuite/gdb.trace/unavailable.cc	/^statlocal_test_func ()$/;"	f
stats	gdb/mi/mi-cmds.c	/^struct mi_cmd_stats stats;$/;"	v	typeref:struct:mi_cmd_stats
stats	sim/h8300/sim-main.h	/^  int stats[O_LAST];$/;"	m	struct:sim_state
status	gdb/contrib/exsummary.py	/^    status = main()$/;"	v
status	gdb/frame.c	/^    enum cached_copy_status status;$/;"	m	struct:frame_info::__anon2055	typeref:enum:frame_info::__anon2055::cached_copy_status	file:
status	gdb/gdbserver/linux-low.c	/^  int status;$/;"	m	struct:simple_pid_list	file:
status	gdb/gdbserver/server.c	/^  struct target_waitstatus status;$/;"	m	struct:vstop_notif	typeref:struct:vstop_notif::target_waitstatus	file:
status	gdb/gnu-nat.c	/^    struct target_waitstatus status;	\/* The status returned to gdb.  *\/$/;"	m	struct:inf_wait	typeref:struct:inf_wait::target_waitstatus	file:
status	gdb/gnulib/import/dirent-private.h	/^  int status;$/;"	m	struct:gl_directory
status	gdb/go32-nat.c	/^    unsigned int status;$/;"	m	struct:__anon1829	file:
status	gdb/linux-nat.c	/^  int status;$/;"	m	struct:simple_pid_list	file:
status	gdb/linux-nat.h	/^  int status;$/;"	m	struct:lwp_info
status	gdb/testsuite/gdb.reverse/waitpid-reverse.c	/^int status = -1;$/;"	v
status	gdb/varobj.h	/^  enum varobj_scope_status status;$/;"	m	struct:varobj_update_result	typeref:enum:varobj_update_result::varobj_scope_status
status	libdecnumber/decContext.h	/^    uint32_t status;		   \/* status flags		      *\/$/;"	m	struct:__anon83
status	libiberty/pex-common.h	/^  int *status;$/;"	m	struct:pex_obj
status	libiberty/pex-unix.c	/^  int status;$/;"	m	struct:status_list	file:
status	sim/common/dv-cfi.c	/^  unsigned width, dev_size, status;$/;"	m	struct:cfi	file:
status	sim/common/dv-pal.c	/^  int status;$/;"	m	struct:_hw_pal_console_buffer	file:
status	sim/frv/cache.h	/^  FRV_CACHE_STATUS        status;$/;"	m	struct:__anon239
status	sim/lm32/dv-lm32timer.c	/^  unsigned int status;$/;"	m	struct:lm32timer	file:
status	sim/mn10300/dv-mn103ser.c	/^  unsigned16 status, control;$/;"	m	struct:_mn10300_serial	file:
status	sim/ppc/hw_pal.c	/^  int status;$/;"	m	struct:_hw_pal_console_buffer	file:
status	zlib/contrib/masmx64/inffas8664.c	/^\/*116   72 *\/ unsigned status;          \/*          set when state chng*\/$/;"	m	struct:inffast_ar	file:
status	zlib/deflate.h	/^    int   status;        \/* as the name implies *\/$/;"	m	struct:internal_state
status_BEV	sim/mips/sim-main.h	524;"	d
status_CU0	sim/mips/sim-main.h	549;"	d
status_CU1	sim/mips/sim-main.h	550;"	d
status_CU2	sim/mips/sim-main.h	551;"	d
status_CU3	sim/mips/sim-main.h	552;"	d
status_EIE	sim/mips/sim-main.h	519;"	d
status_ERL	sim/mips/sim-main.h	526;"	d
status_EXL	sim/mips/sim-main.h	520;"	d
status_FR	sim/mips/sim-main.h	522;"	d
status_IE	sim/mips/sim-main.h	518;"	d
status_IEc	sim/mips/sim-main.h	531;"	d
status_IEo	sim/mips/sim-main.h	535;"	d
status_IEp	sim/mips/sim-main.h	533;"	d
status_IM7	sim/mips/sim-main.h	527;"	d
status_IM_mask	sim/mips/sim-main.h	537;"	d
status_IM_shift	sim/mips/sim-main.h	538;"	d
status_KSU_mask	sim/mips/sim-main.h	509;"	d
status_KSU_shift	sim/mips/sim-main.h	510;"	d
status_KUc	sim/mips/sim-main.h	532;"	d
status_KUo	sim/mips/sim-main.h	536;"	d
status_KUp	sim/mips/sim-main.h	534;"	d
status_KX	sim/mips/sim-main.h	545;"	d
status_MX	sim/mips/sim-main.h	548;"	d
status_NMI	sim/mips/sim-main.h	539;"	d
status_NMI	sim/mips/sim-main.h	540;"	d
status_PX	sim/mips/sim-main.h	547;"	d
status_RE	sim/mips/sim-main.h	521;"	d
status_RP	sim/mips/sim-main.h	528;"	d
status_SBX	sim/mips/sim-main.h	554;"	d
status_SR	sim/mips/sim-main.h	523;"	d
status_SX	sim/mips/sim-main.h	544;"	d
status_TS	sim/mips/sim-main.h	525;"	d
status_TS	sim/mips/sim-main.h	546;"	d
status_UX	sim/mips/sim-main.h	543;"	d
status_bits	opcodes/tic54x-opc.c	/^const tic54x_symbol status_bits[] = {$/;"	v
status_callback	gdb/linux-nat.c	/^status_callback (struct lwp_info *lp, void *data)$/;"	f	file:
status_fd	gdb/procfs.c	/^  int status_fd;		\/* File descriptor for \/proc status file *\/$/;"	m	struct:procinfo	file:
status_list	libiberty/pex-unix.c	/^struct status_list$/;"	s	file:
status_pending	gdb/gdbserver/linux-low.h	/^  int status_pending;$/;"	m	struct:lwp_info
status_pending_p	gdb/gdbserver/gdbthread.h	/^  int status_pending_p;$/;"	m	struct:thread_info
status_pending_p	gdb/gdbserver/linux-low.h	/^  int status_pending_p;$/;"	m	struct:lwp_info
status_pending_p_callback	gdb/gdbserver/linux-low.c	/^status_pending_p_callback (thread_info *thread, ptid_t ptid)$/;"	f	file:
status_to_str	gdb/nat/linux-waitpid.c	/^status_to_str (int status)$/;"	f
status_valid	gdb/procfs.c	/^  int status_valid : 1;$/;"	m	struct:procinfo	file:
statuses	libiberty/pex-msdos.c	/^  int *statuses;$/;"	m	struct:pex_msdos	file:
stbank_1	sim/testsuite/sim/sh/resbank.s	/^stbank_1:$/;"	l
stc_ccr_abs16	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_abs16:$/;"	l
stc_ccr_abs32	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_abs32:$/;"	l
stc_ccr_disp16	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_disp16:$/;"	l
stc_ccr_disp32	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_disp32:$/;"	l
stc_ccr_ind	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_ind:$/;"	l
stc_ccr_predecr	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_predecr:$/;"	l
stc_ccr_reg8	sim/testsuite/sim/h8300/stc.s	/^stc_ccr_reg8:$/;"	l
stc_exr_abs16	sim/testsuite/sim/h8300/stc.s	/^stc_exr_abs16:$/;"	l
stc_exr_abs32	sim/testsuite/sim/h8300/stc.s	/^stc_exr_abs32:$/;"	l
stc_exr_disp16	sim/testsuite/sim/h8300/stc.s	/^stc_exr_disp16:$/;"	l
stc_exr_disp32	sim/testsuite/sim/h8300/stc.s	/^stc_exr_disp32:$/;"	l
stc_exr_ind	sim/testsuite/sim/h8300/stc.s	/^stc_exr_ind:$/;"	l
stc_exr_predecr	sim/testsuite/sim/h8300/stc.s	/^stc_exr_predecr:$/;"	l
stc_exr_reg8	sim/testsuite/sim/h8300/stc.s	/^stc_exr_reg8:$/;"	l
stc_sbr_reg	sim/testsuite/sim/h8300/stc.s	/^stc_sbr_reg:$/;"	l
stc_vbr_reg	sim/testsuite/sim/h8300/stc.s	/^stc_vbr_reg:	$/;"	l
std_as_writeback	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^std_as_writeback:$/;"	l
std_err	gdb/symmisc.c	/^FILE *std_err;$/;"	v
std_in	gdb/symmisc.c	/^FILE *std_in;$/;"	v
std_out	gdb/symmisc.c	/^FILE *std_out;$/;"	v
std_suffixes	libiberty/pex-win32.c	/^std_suffixes[] = {$/;"	v	file:
std_type_info_gdbarch_data	gdb/gnu-v3-abi.c	/^static struct gdbarch_data *std_type_info_gdbarch_data;$/;"	v	typeref:struct:gdbarch_data	file:
stdcat	readline/examples/rlcat.c	/^stdcat (argc, argv)$/;"	f
stderr_	bfd/doc/chew.c	/^stderr_ ()$/;"	f	file:
stderr_file	gdb/ui-file.c	/^stderr_file::stderr_file (FILE *stream)$/;"	f	class:stderr_file
stderr_file	gdb/ui-file.h	/^class stderr_file : public stdio_file$/;"	c
stderr_pipe	libiberty/pex-common.h	/^  int stderr_pipe;$/;"	m	struct:pex_obj
stdin_event_handler	gdb/event-top.c	/^stdin_event_handler (int error, gdb_client_data client_data)$/;"	f
stdin_ready	sim/m32c/mem.c	/^stdin_ready (void)$/;"	f	file:
stdin_serial	gdb/inflow.c	/^static struct serial *stdin_serial;$/;"	v	typeref:struct:serial	file:
stdin_stream	gdb/top.h	/^  FILE *stdin_stream;$/;"	m	struct:ui
stdio_file	gdb/ui-file.c	/^stdio_file::stdio_file ()$/;"	f	class:stdio_file
stdio_file	gdb/ui-file.c	/^stdio_file::stdio_file (FILE *file, bool close_p)$/;"	f	class:stdio_file
stdio_file	gdb/ui-file.h	/^class stdio_file : public ui_file$/;"	c
stdio_file_up	gdb/ui-file.h	/^typedef std::unique_ptr<stdio_file> stdio_file_up;$/;"	t
stdio_port_desc	gdb/guile/scm-ports.c	/^static scm_t_bits stdio_port_desc;$/;"	v	file:
stdio_port_desc_name	gdb/guile/scm-ports.c	/^static \/*const*\/ char stdio_port_desc_name[] = "gdb:stdio-port";$/;"	v	file:
stdout_	bfd/doc/chew.c	/^stdout_ ()$/;"	f	file:
stdout_mutex	gdb/testsuite/gdb.threads/linux-dp.c	/^pthread_mutex_t stdout_mutex;$/;"	v
steal_exc_port	gdb/gnu-nat.c	/^steal_exc_port (struct proc *proc, mach_port_t name)$/;"	f	file:
step	gdb/darwin-nat.c	/^  int step;$/;"	m	struct:resume_inferior_threads_param	file:
step	gdb/linux-nat.h	/^  int step;$/;"	m	struct:lwp_info
step	gdb/python/py-record-btrace.c	/^  Py_ssize_t step;$/;"	m	struct:__anon2076	file:
step	gdb/remote-sim.c	/^  int step;$/;"	m	struct:resume_data	file:
step	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^volatile int step;$/;"	v
step	gdb/tracepoint.h	/^  int step = 0;$/;"	m	struct:uploaded_tp
stepData	gdb/stubs/sh-stub.c	/^stepData;$/;"	t	typeref:struct:__anon1715	file:
step_1	gdb/infcmd.c	/^step_1 (int skip_subroutines, int single_inst, const char *count_string)$/;"	f	file:
step_actions	gdb/gdbserver/tracepoint.c	/^  struct tracepoint_action **step_actions;$/;"	m	struct:tracepoint	typeref:struct:tracepoint::tracepoint_action	file:
step_actions	gdb/tracepoint.h	/^  std::vector<char *> step_actions;$/;"	m	struct:uploaded_tp
step_actions_str	gdb/gdbserver/tracepoint.c	/^  char **step_actions_str;$/;"	m	struct:tracepoint	file:
step_after_step_resume_breakpoint	gdb/gdbthread.h	/^  int step_after_step_resume_breakpoint = 0;$/;"	m	class:thread_info
step_closure	gdb/infrun.c	/^  struct displaced_step_closure *step_closure;$/;"	m	struct:displaced_step_inferior_state	typeref:struct:displaced_step_inferior_state::displaced_step_closure	file:
step_command	gdb/infcmd.c	/^step_command (const char *count_string, int from_tty)$/;"	f	file:
step_command_fsm	gdb/infcmd.c	/^struct step_command_fsm$/;"	s	file:
step_command_fsm_async_reply_reason	gdb/infcmd.c	/^step_command_fsm_async_reply_reason (struct thread_fsm *self)$/;"	f	file:
step_command_fsm_clean_up	gdb/infcmd.c	/^step_command_fsm_clean_up (struct thread_fsm *self, struct thread_info *thread)$/;"	f	file:
step_command_fsm_ops	gdb/infcmd.c	/^static struct thread_fsm_ops step_command_fsm_ops =$/;"	v	typeref:struct:thread_fsm_ops	file:
step_command_fsm_prepare	gdb/infcmd.c	/^step_command_fsm_prepare (struct step_command_fsm *sm,$/;"	f	file:
step_command_fsm_should_stop	gdb/infcmd.c	/^step_command_fsm_should_stop (struct thread_fsm *self, struct thread_info *tp)$/;"	f	file:
step_copy	gdb/infrun.c	/^  CORE_ADDR step_original, step_copy;$/;"	m	struct:displaced_step_inferior_state	file:
step_count	gdb/breakpoint.h	/^  long step_count;$/;"	m	struct:tracepoint
step_count	gdb/gdbserver/tracepoint.c	/^  uint64_t step_count;$/;"	m	struct:tracepoint	file:
step_frame_id	gdb/gdbthread.h	/^  struct frame_id step_frame_id;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::frame_id
step_gdbarch	gdb/infrun.c	/^  struct gdbarch *step_gdbarch;$/;"	m	struct:displaced_step_inferior_state	typeref:struct:displaced_step_inferior_state::gdbarch	file:
step_into_inline_frame	gdb/inline-frame.c	/^step_into_inline_frame (thread_info *thread)$/;"	f
step_name	gdb/ia64-libunwind-tdep.c	/^static char *step_name = STRINGIFY(UNW_OBJ(step));$/;"	v	file:
step_once	sim/avr/interp.c	/^step_once (SIM_CPU *cpu)$/;"	f	file:
step_once	sim/bfin/interp.c	/^step_once (SIM_CPU *cpu)$/;"	f	file:
step_once	sim/cr16/interp.c	/^step_once (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
step_once	sim/d10v/interp.c	/^step_once (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
step_once	sim/ft32/interp.c	/^step_once (SIM_DESC sd)$/;"	f	file:
step_once	sim/h8300/compile.c	/^step_once (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
step_once	sim/mcore/interp.c	/^step_once (SIM_DESC sd, SIM_CPU *cpu)$/;"	f	file:
step_original	gdb/infrun.c	/^  CORE_ADDR step_original, step_copy;$/;"	m	struct:displaced_step_inferior_state	file:
step_over_bkpt	gdb/gdbserver/linux-low.c	/^ptid_t step_over_bkpt;$/;"	v
step_over_calls	gdb/gdbthread.h	/^  enum step_over_calls_kind step_over_calls;$/;"	m	struct:thread_control_state	typeref:enum:thread_control_state::step_over_calls_kind
step_over_calls_kind	gdb/inferior.h	/^enum step_over_calls_kind$/;"	g
step_over_chain_enqueue	gdb/thread.c	/^step_over_chain_enqueue (struct thread_info **list_p, struct thread_info *tp)$/;"	f	file:
step_over_chain_remove	gdb/thread.c	/^step_over_chain_remove (struct thread_info **list_p, struct thread_info *tp)$/;"	f	file:
step_over_info	gdb/infrun.c	/^static struct step_over_info step_over_info;$/;"	v	typeref:struct:step_over_info	file:
step_over_info	gdb/infrun.c	/^struct step_over_info$/;"	s	file:
step_over_info_valid_p	gdb/infrun.c	/^step_over_info_valid_p (void)$/;"	f	file:
step_over_next	gdb/gdbthread.h	/^  struct thread_info *step_over_next = NULL;$/;"	m	class:thread_info	typeref:struct:thread_info::thread_info
step_over_prev	gdb/gdbthread.h	/^  struct thread_info *step_over_prev = NULL;$/;"	m	class:thread_info	typeref:struct:thread_info::thread_info
step_over_queue_head	gdb/infrun.c	/^struct thread_info *step_over_queue_head;$/;"	v	typeref:struct:thread_info
step_over_what_flag	gdb/infrun.c	/^enum step_over_what_flag$/;"	g	file:
step_range_end	gdb/gdbserver/linux-low.h	/^  CORE_ADDR step_range_end;	\/* Exclusive *\/$/;"	m	struct:lwp_info
step_range_end	gdb/gdbserver/target.h	/^  CORE_ADDR step_range_end;	\/* Exclusive *\/$/;"	m	struct:thread_resume
step_range_end	gdb/gdbthread.h	/^  CORE_ADDR step_range_end;	\/* Exclusive *\/$/;"	m	struct:thread_control_state
step_range_start	gdb/gdbserver/linux-low.h	/^  CORE_ADDR step_range_start;	\/* Inclusive *\/$/;"	m	struct:lwp_info
step_range_start	gdb/gdbserver/target.h	/^  CORE_ADDR step_range_start;	\/* Inclusive *\/$/;"	m	struct:thread_resume
step_range_start	gdb/gdbthread.h	/^  CORE_ADDR step_range_start;	\/* Inclusive *\/$/;"	m	struct:thread_control_state
step_result	sim/m32c/reg.c	/^int step_result;$/;"	v
step_result	sim/rx/reg.c	/^int step_result;$/;"	v
step_resume_breakpoint	gdb/gdbthread.h	/^  struct breakpoint *step_resume_breakpoint;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::breakpoint
step_saved_copy	gdb/infrun.c	/^  gdb_byte *step_saved_copy;$/;"	m	struct:displaced_step_inferior_state	file:
step_stack_frame_id	gdb/gdbthread.h	/^  struct frame_id step_stack_frame_id;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::frame_id
step_start_function	gdb/gdbthread.h	/^  struct symbol *step_start_function;$/;"	m	struct:thread_control_state	typeref:struct:thread_control_state::symbol
step_stop_if_no_debug	gdb/infrun.c	/^int step_stop_if_no_debug = 0;$/;"	v
step_thread	gdb/gnu-nat.c	/^    struct proc *step_thread;$/;"	m	struct:inf	typeref:struct:inf::proc	file:
step_thread	gdb/infrun.c	/^  thread_info *step_thread;$/;"	m	struct:displaced_step_inferior_state	file:
step_trap	gdb/sparc-tdep.h	/^  CORE_ADDR (*step_trap) (struct frame_info *frame, unsigned long insn);$/;"	m	struct:gdbarch_tdep
stepi_command	gdb/infcmd.c	/^stepi_command (const char *count_string, int from_tty)$/;"	f	file:
stepped	gdb/stubs/sh-stub.c	/^char stepped;$/;"	v
stepped_breakpoint	gdb/gdbthread.h	/^  int stepped_breakpoint = 0;$/;"	m	class:thread_info
stepped_in_from	gdb/infrun.c	/^stepped_in_from (struct frame_info *frame, struct frame_id step_frame_id)$/;"	f	file:
stepper	sim/common/sim-engine.h	/^  sim_event *stepper;$/;"	m	struct:_sim_engine
stepping	gdb/common/btrace-common.h	/^  unsigned char stepping;$/;"	m	struct:btrace_cpu
stepping	gdb/gdbserver/linux-low.h	/^  int stepping;$/;"	m	struct:lwp_info
stepping	gdb/stubs/m32r-stub.c	/^  int stepping;			\/* true when we've started a single-step *\/$/;"	m	struct:STEPPING_CONTEXT	file:
stepping	gdb/stubs/m32r-stub.c	/^} stepping;$/;"	v	typeref:struct:STEPPING_CONTEXT	file:
stepping_command	gdb/gdbthread.h	/^  int stepping_command;$/;"	m	struct:thread_control_state
stepping_over_breakpoint	gdb/gdbthread.h	/^  int stepping_over_breakpoint = 0;$/;"	m	class:thread_info
stepping_over_watchpoint	gdb/gdbthread.h	/^  int stepping_over_watchpoint = 0;$/;"	m	class:thread_info
stepping_past_instruction_at	gdb/infrun.c	/^stepping_past_instruction_at (struct address_space *aspace,$/;"	f
stepping_past_nonsteppable_watchpoint	gdb/infrun.c	/^stepping_past_nonsteppable_watchpoint (void)$/;"	f
sth_as_writeback	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sth_as_writeback:$/;"	l
sti_arm_hdl_fp_t	gdb/arm-tdep.c	/^typedef int (*sti_arm_hdl_fp_t) (insn_decode_record*);$/;"	t	file:
sticky	opcodes/ppc-dis.c	/^  ppc_cpu_t sticky;$/;"	m	struct:ppc_mopt	file:
stifle_history	readline/history.c	/^stifle_history (max)$/;"	f
stime	gdb/mi/mi-parse.h	/^  system_cpu_time_clock::time_point stime;$/;"	m	struct:mi_timestamp
stinst_type	bfd/doc/chew.c	/^typedef void (*stinst_type)();$/;"	t	file:
stk_stat	gdb/gnulib/import/alloca.c	/^struct stk_stat$/;"	s	file:
stk_stat	libiberty/alloca.c	/^struct stk_stat$/;"	s	file:
stk_trailer	gdb/gnulib/import/alloca.c	/^struct stk_trailer$/;"	s	file:
stk_trailer	libiberty/alloca.c	/^struct stk_trailer$/;"	s	file:
stkm_free	gdb/gnulib/import/alloca.c	/^    long stkm_free;             \/* Number of deallocations by $STKMRET.  *\/$/;"	m	struct:stk_stat	file:
stkm_free	libiberty/alloca.c	/^    long stkm_free;		\/* Number of deallocations by $STKMRET.  *\/$/;"	m	struct:stk_stat	file:
stko_free	gdb/gnulib/import/alloca.c	/^    long stko_free;             \/* Number of deallocations by $STKRETN.  *\/$/;"	m	struct:stk_stat	file:
stko_free	libiberty/alloca.c	/^    long stko_free;		\/* Number of deallocations by $STKRETN.  *\/$/;"	m	struct:stk_stat	file:
stko_mallocs	gdb/gnulib/import/alloca.c	/^    long stko_mallocs;          \/* Block allocations by $STKOFEN.  *\/$/;"	m	struct:stk_stat	file:
stko_mallocs	libiberty/alloca.c	/^    long stko_mallocs;		\/* Block allocations by $STKOFEN.  *\/$/;"	m	struct:stk_stat	file:
stl_c_opcode	gdb/alpha-tdep.c	/^static const int stl_c_opcode = 0x2e;$/;"	v	file:
stm	opcodes/sparc-opc.c	2363;"	d	file:
stm	opcodes/sparc-opc.c	2375;"	d	file:
stm32l4xx_create_replacing_stub	bfd/elf32-arm.c	/^stm32l4xx_create_replacing_stub (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
stm32l4xx_create_replacing_stub_ldmdb	bfd/elf32-arm.c	/^stm32l4xx_create_replacing_stub_ldmdb (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
stm32l4xx_create_replacing_stub_ldmia	bfd/elf32-arm.c	/^stm32l4xx_create_replacing_stub_ldmia (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
stm32l4xx_create_replacing_stub_vldm	bfd/elf32-arm.c	/^stm32l4xx_create_replacing_stub_vldm (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
stm32l4xx_erratum_glue_size	bfd/elf32-arm.c	/^  bfd_size_type stm32l4xx_erratum_glue_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
stm32l4xx_erratumcount	bfd/elf32-arm.c	/^  unsigned int stm32l4xx_erratumcount;$/;"	m	struct:_arm_elf_section_data	file:
stm32l4xx_erratumlist	bfd/elf32-arm.c	/^  elf32_stm32l4xx_erratum_list *stm32l4xx_erratumlist;$/;"	m	struct:_arm_elf_section_data	file:
stm32l4xx_fill_stub_udf	bfd/elf32-arm.c	/^stm32l4xx_fill_stub_udf (struct elf32_arm_link_hash_table * htab,$/;"	f	file:
stm32l4xx_fix	bfd/bfd-in.h	/^  bfd_arm_stm32l4xx_fix stm32l4xx_fix;$/;"	m	struct:elf32_arm_params
stm32l4xx_fix	bfd/bfd-in2.h	/^  bfd_arm_stm32l4xx_fix stm32l4xx_fix;$/;"	m	struct:elf32_arm_params
stm32l4xx_fix	bfd/elf32-arm.c	/^  bfd_arm_stm32l4xx_fix stm32l4xx_fix;$/;"	m	struct:elf32_arm_link_hash_table	file:
stm32l4xx_need_create_replacing_stub	bfd/elf32-arm.c	/^stm32l4xx_need_create_replacing_stub (const insn32 insn,$/;"	f	file:
stm_2reg	sim/testsuite/sim/h8300/ldm.s	/^stm_2reg:$/;"	l
stm_3reg	sim/testsuite/sim/h8300/ldm.s	/^stm_3reg:$/;"	l
stm_4reg	sim/testsuite/sim/h8300/ldm.s	/^stm_4reg:$/;"	l
stma	opcodes/sparc-opc.c	2377;"	d	file:
stma	opcodes/sparc-opc.c	2385;"	d	file:
stmf	opcodes/sparc-opc.c	2387;"	d	file:
stmfa	opcodes/sparc-opc.c	2398;"	d	file:
stmfa	opcodes/sparc-opc.c	2405;"	d	file:
stmt_list_hash	gdb/dwarf2read.c	/^struct stmt_list_hash$/;"	s	file:
stmt_list_offset	bfd/dwarf1.c	/^  unsigned long stmt_list_offset;$/;"	m	struct:die_info	file:
stmt_list_offset	bfd/dwarf1.c	/^  unsigned long stmt_list_offset;$/;"	m	struct:dwarf1_unit	file:
stmtlist	bfd/dwarf2.c	/^  int stmtlist;$/;"	m	struct:comp_unit	file:
sto_imm	bfd/vms-alpha.c	/^sto_imm (bfd *abfd, asection *section,$/;"	f	file:
stoken	gdb/parser-defs.h	/^    struct stoken stoken;$/;"	m	struct:objc_class_str	typeref:struct:objc_class_str::stoken
stoken	gdb/parser-defs.h	/^    struct stoken stoken;$/;"	m	struct:symtoken	typeref:struct:symtoken::stoken
stoken	gdb/parser-defs.h	/^    struct stoken stoken;$/;"	m	struct:ttype	typeref:struct:ttype::stoken
stoken	gdb/parser-defs.h	/^struct stoken$/;"	s
stoken_vector	gdb/parser-defs.h	/^struct stoken_vector$/;"	s
stop	gdb/breakpoint.h	/^    char stop;$/;"	m	struct:bpstats
stop	gdb/gnu-nat.c	/^gnu_nat_target::stop (ptid_t ptid)$/;"	f	class:gnu_nat_target
stop	gdb/guile/scm-breakpoint.c	/^  SCM stop;$/;"	m	struct:gdbscm_breakpoint_object	file:
stop	gdb/linux-nat.c	/^linux_nat_target::stop (ptid_t ptid)$/;"	f	class:linux_nat_target
stop	gdb/record-btrace.c	/^record_btrace_target::stop (ptid_t ptid)$/;"	f	class:record_btrace_target
stop	gdb/remote.c	/^remote_target::stop (ptid_t ptid)$/;"	f	class:remote_target
stop	gdb/target-delegates.c	/^debug_target::stop (ptid_t arg0)$/;"	f	class:debug_target
stop	gdb/target-delegates.c	/^dummy_target::stop (ptid_t arg0)$/;"	f	class:dummy_target
stop	gdb/target-delegates.c	/^target_ops::stop (ptid_t arg0)$/;"	f	class:target_ops
stop	gdb/testsuite/gdb.base/fileio.c	/^static void stop (void) {}$/;"	f	file:
stop	gdb/testsuite/gdb.base/info-shared.c	/^stop (void)$/;"	f
stop	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def stop(self, id):$/;"	m	class:Measurement
stop	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def stop(self, id):$/;"	m	class:MeasurementCpuTime
stop	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def stop(self, id):$/;"	m	class:MeasurementVmSize
stop	gdb/testsuite/gdb.perf/lib/perftest/measure.py	/^    def stop(self, id):$/;"	m	class:MeasurementWallTime
stop	gdb/testsuite/gdb.python/py-breakpoint-create-fail.py	/^    def stop(self):$/;"	m	class:MyBP
stop	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def stop(self):$/;"	m	class:MyFinishBreakpoint
stop	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def stop(self):$/;"	m	class:SimpleFinishBreakpoint
stop	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^        def stop(self):$/;"	m	class:TestExplicitBreakpoint
stop	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^    def stop(self):$/;"	m	class:TestBreakpoint
stop	gdb/testsuite/gdb.python/py-finish-breakpoint.py	/^    def stop(self):$/;"	m	class:TestFinishBreakpoint
stop	gdb/testsuite/gdb.python/py-finish-breakpoint2.py	/^    def stop(self):$/;"	m	class:ExceptionFinishBreakpoint
stop	include/coff/ecoff.h	/^      bfd_vma stop;$/;"	m	struct:ecoff_find_line::__anon1505
stop	sim/m32c/gdb-if.c	/^static volatile int stop;$/;"	v	file:
stop	sim/rl78/gdb-if.c	/^static volatile int stop;$/;"	v	file:
stop	sim/rx/gdb-if.c	/^static volatile int stop;$/;"	v	file:
stop_all_lwps	gdb/gdbserver/linux-low.c	/^stop_all_lwps (int suspend, struct lwp_info *except)$/;"	f	file:
stop_all_threads	gdb/infrun.c	/^stop_all_threads (void)$/;"	f
stop_at	gdb/objc-lang.c	/^  int (*stop_at) (CORE_ADDR, CORE_ADDR *);$/;"	m	struct:objc_methcall	file:
stop_bpstat	gdb/gdbthread.h	/^  bpstat stop_bpstat;$/;"	m	struct:thread_control_state
stop_callback	gdb/linux-nat.c	/^stop_callback (struct lwp_info *lp, void *data)$/;"	f	file:
stop_command	gdb/breakpoint.c	/^stop_command (const char *arg, int from_tty)$/;"	f	file:
stop_command	gdb/infrun.c	/^static struct cmd_list_element *stop_command;$/;"	v	typeref:struct:cmd_list_element	file:
stop_context	gdb/infrun.c	/^struct stop_context$/;"	s	file:
stop_context_changed	gdb/infrun.c	/^stop_context_changed (struct stop_context *prev)$/;"	f	file:
stop_desc	gdb/tracepoint.h	/^  char *stop_desc;$/;"	m	struct:trace_status
stop_expected	gdb/gdbserver/linux-low.h	/^  int stop_expected;$/;"	m	struct:lwp_info
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.S	/^stop_frame:$/;"	l
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-dup-frame.c	/^stop_frame ()$/;"	f
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.S	/^stop_frame:$/;"	l
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.c	/^stop_frame ()$/;"	f
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.S	/^stop_frame:$/;"	l
stop_frame	gdb/testsuite/gdb.dwarf2/dw2-undefined-ret-addr.c	/^stop_frame ()$/;"	f
stop_frame	gdb/testsuite/gdb.mi/mi-reg-undefined.S	/^stop_frame:$/;"	l
stop_frame	gdb/testsuite/gdb.mi/mi-reg-undefined.c	/^stop_frame ()$/;"	f
stop_func	gdb/python/py-breakpoint.c	/^static const char stop_func[] = "stop";$/;"	v	file:
stop_func_end	gdb/infrun.c	/^  CORE_ADDR stop_func_end;$/;"	m	struct:execution_control_state	file:
stop_func_filled_in	gdb/infrun.c	/^  int stop_func_filled_in;$/;"	m	struct:execution_control_state	file:
stop_func_name	gdb/infrun.c	/^  const char *stop_func_name;$/;"	m	struct:execution_control_state	file:
stop_func_start	gdb/infrun.c	/^  CORE_ADDR stop_func_start;$/;"	m	struct:execution_control_state	file:
stop_handler_str	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^stop_handler_str = ""$/;"	v
stop_here	gdb/testsuite/gdb.base/chng-syms.c	/^void stop_here ()$/;"	f
stop_here	gdb/testsuite/gdb.base/find.c	/^stop_here ()$/;"	f	file:
stop_here	gdb/testsuite/gdb.base/unwindonsignal.c	/^stop_here ()$/;"	f
stop_here	gdb/testsuite/gdb.cp/ovsrch1.cc	/^  void stop_here (void) { }$/;"	f	namespace:A
stop_here_too	gdb/testsuite/gdb.cp/ovsrch1.cc	/^    void stop_here_too (void) { }$/;"	f	namespace:A::B
stop_id	gdb/infrun.c	/^  ULONGEST stop_id;$/;"	m	struct:stop_context	file:
stop_kind	gdb/inferior.h	/^enum stop_kind$/;"	g
stop_memory	libiberty/regex.c	/^  stop_memory,$/;"	e	enum:__anon1180	file:
stop_mode	sim/m68hc11/interrupts.h	/^  int              stop_mode;$/;"	m	struct:interrupt
stop_on_solib_events	gdb/infrun.c	/^int stop_on_solib_events;$/;"	v
stop_one	gdb/testsuite/gdb.base/call-signals.c	/^stop_one ()$/;"	f
stop_pc	gdb/gdbserver/linux-low.h	/^  CORE_ADDR stop_pc;$/;"	m	struct:lwp_info
stop_pc	gdb/gdbthread.h	/^  CORE_ADDR stop_pc;$/;"	m	struct:thread_suspend_state
stop_pc	gdb/infcmd.c	/^CORE_ADDR stop_pc;$/;"	v
stop_pc	gdb/infrun.c	/^  CORE_ADDR stop_pc;$/;"	m	struct:infcall_suspend_state	file:
stop_pc	gdb/linux-nat.h	/^  CORE_ADDR stop_pc;$/;"	m	struct:lwp_info
stop_print_at_null	gdb/valprint.h	/^  int stop_print_at_null;$/;"	m	struct:value_print_options
stop_print_frame	gdb/infrun.c	/^static int stop_print_frame;$/;"	v	file:
stop_reason	gdb/btrace.h	/^  enum target_stop_reason stop_reason;$/;"	m	struct:btrace_thread_info	typeref:enum:btrace_thread_info::target_stop_reason
stop_reason	gdb/frame-unwind.h	/^  frame_unwind_stop_reason_ftype *stop_reason;$/;"	m	struct:frame_unwind
stop_reason	gdb/frame.c	/^  enum unwind_stop_reason stop_reason;$/;"	m	struct:frame_info	typeref:enum:frame_info::unwind_stop_reason	file:
stop_reason	gdb/gdbserver/linux-low.h	/^  enum target_stop_reason stop_reason;$/;"	m	struct:lwp_info	typeref:enum:lwp_info::target_stop_reason
stop_reason	gdb/gdbthread.h	/^  enum target_stop_reason stop_reason;$/;"	m	struct:thread_suspend_state	typeref:enum:thread_suspend_state::target_stop_reason
stop_reason	gdb/linux-nat.h	/^  enum target_stop_reason stop_reason;$/;"	m	struct:lwp_info	typeref:enum:lwp_info::target_stop_reason
stop_reason	gdb/remote.c	/^  enum target_stop_reason stop_reason = TARGET_STOPPED_BY_NO_REASON;$/;"	m	struct:private_thread_info	typeref:enum:private_thread_info::target_stop_reason	file:
stop_reason	gdb/remote.c	/^  enum target_stop_reason stop_reason;$/;"	m	struct:stop_reply	typeref:enum:stop_reply::target_stop_reason	file:
stop_reason	gdb/tracepoint.h	/^  enum trace_stop_reason stop_reason;$/;"	m	struct:trace_status	typeref:enum:trace_status::trace_stop_reason
stop_reason	sim/ppc/basics.h	/^} stop_reason;$/;"	t	typeref:enum:__anon966
stop_reason_names	gdb/tracepoint.c	/^const char *stop_reason_names[] = {$/;"	v
stop_recording	gdb/record-btrace.c	/^record_btrace_target::stop_recording ()$/;"	f	class:record_btrace_target
stop_recording	gdb/target-delegates.c	/^debug_target::stop_recording ()$/;"	f	class:debug_target
stop_recording	gdb/target-delegates.c	/^dummy_target::stop_recording ()$/;"	f	class:dummy_target
stop_recording	gdb/target-delegates.c	/^target_ops::stop_recording ()$/;"	f	class:target_ops
stop_reply	gdb/remote.c	/^typedef std::unique_ptr<stop_reply, stop_reply_deleter> stop_reply_up;$/;"	t	file:
stop_reply	gdb/remote.c	/^typedef struct stop_reply$/;"	s	file:
stop_reply_deleter	gdb/remote.c	/^struct stop_reply_deleter$/;"	s	file:
stop_reply_dtr	gdb/remote.c	/^stop_reply_dtr (struct notif_event *event)$/;"	f	file:
stop_reply_extract_thread	gdb/remote.c	/^stop_reply_extract_thread (char *stop_reply)$/;"	f	file:
stop_reply_p	gdb/remote.c	/^} *stop_reply_p;$/;"	t	typeref:struct:stop_reply	file:
stop_reply_queue_length	gdb/remote.c	/^remote_target::stop_reply_queue_length ()$/;"	f	class:remote_target
stop_reply_up	gdb/remote.c	/^typedef std::unique_ptr<stop_reply, stop_reply_deleter> stop_reply_up;$/;"	t	file:
stop_reply_xfree	gdb/remote.c	/^stop_reply_xfree (struct stop_reply *r)$/;"	f	file:
stop_requested	gdb/gdbthread.h	/^  int stop_requested = 0;$/;"	m	class:thread_info
stop_select	gdb/ser-mingw.c	/^  HANDLE stop_select;$/;"	m	struct:ser_console_state	file:
stop_select_thread	gdb/ser-mingw.c	/^stop_select_thread (struct ser_console_state *state)$/;"	f	file:
stop_signal	gdb/fbsd-tdep.c	/^  enum gdb_signal stop_signal;$/;"	m	struct:fbsd_collect_regset_section_cb_data	typeref:enum:fbsd_collect_regset_section_cb_data::gdb_signal	file:
stop_signal	gdb/fbsd-tdep.c	/^  enum gdb_signal stop_signal;$/;"	m	struct:fbsd_corefile_thread_data	typeref:enum:fbsd_corefile_thread_data::gdb_signal	file:
stop_signal	gdb/gdbthread.h	/^  enum gdb_signal stop_signal;$/;"	m	struct:thread_suspend_state	typeref:enum:thread_suspend_state::gdb_signal
stop_signal	gdb/linux-tdep.c	/^  enum gdb_signal stop_signal;$/;"	m	struct:linux_collect_regset_section_cb_data	typeref:enum:linux_collect_regset_section_cb_data::gdb_signal	file:
stop_signal	gdb/linux-tdep.c	/^  enum gdb_signal stop_signal;$/;"	m	struct:linux_corefile_thread_data	typeref:enum:linux_corefile_thread_data::gdb_signal	file:
stop_signal	gdb/procfs.c	/^  enum gdb_signal stop_signal;$/;"	m	struct:procfs_corefile_thread_data	typeref:enum:procfs_corefile_thread_data::gdb_signal	file:
stop_simulator	sim/arm/wrapper.c	/^int stop_simulator;$/;"	v
stop_soon	gdb/inferior.h	/^  enum stop_kind stop_soon;$/;"	m	struct:inferior_control_state	typeref:enum:inferior_control_state::stop_kind
stop_stack_dummy	gdb/infcmd.c	/^enum stop_stack_kind stop_stack_dummy;$/;"	v	typeref:enum:stop_stack_kind
stop_stack_dummy	gdb/infrun.c	/^  enum stop_stack_kind stop_stack_dummy;$/;"	m	struct:infcall_control_state	typeref:enum:infcall_control_state::stop_stack_kind	file:
stop_stack_kind	gdb/breakpoint.h	/^enum stop_stack_kind$/;"	g
stop_step	gdb/gdbthread.h	/^  int stop_step;$/;"	m	struct:thread_control_state
stop_string	gdb/frame.c	/^  const char *stop_string;$/;"	m	struct:frame_info	file:
stop_time	gdb/tracepoint.h	/^  LONGEST stop_time;$/;"	m	struct:trace_status
stop_tracing	gdb/gdbserver/tracepoint.c	/^stop_tracing (void)$/;"	f
stop_tracing	gdb/gdbserver/tracepoint.c	112;"	d	file:
stop_tracing	gdb/tracepoint.c	/^stop_tracing (const char *note)$/;"	f
stop_tracing_bkpt	gdb/gdbserver/tracepoint.c	/^struct breakpoint *stop_tracing_bkpt;$/;"	v	typeref:struct:breakpoint
stop_tracing_handler	gdb/gdbserver/tracepoint.c	/^stop_tracing_handler (CORE_ADDR addr)$/;"	f	file:
stop_two	gdb/testsuite/gdb.base/call-signals.c	/^stop_two ()$/;"	f
stop_vma	include/dis-asm.h	/^  bfd_vma stop_vma;$/;"	m	struct:disassemble_info
stop_wait_callback	gdb/linux-nat.c	/^stop_wait_callback (struct lwp_info *lp, void *data)$/;"	f	file:
stop_waiting	gdb/infrun.c	/^stop_waiting (struct execution_control_state *ecs)$/;"	f	file:
stop_whining	gdb/complaints.c	/^int stop_whining = 0;$/;"	v
stopat_command	gdb/breakpoint.c	/^stopat_command (const char *arg, int from_tty)$/;"	f	file:
stopin_command	gdb/breakpoint.c	/^stopin_command (const char *arg, int from_tty)$/;"	f	file:
stoplist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *stoplist;$/;"	v	typeref:struct:cmd_list_element
stopped	gdb/gdbserver/linux-low.h	/^  int stopped;$/;"	m	struct:lwp_info
stopped	gdb/gnu-nat.c	/^    unsigned int stopped:1;$/;"	m	struct:inf	file:
stopped	gdb/linux-nat.h	/^  int stopped;$/;"	m	struct:lwp_info
stopped	sim/erc32/erc32.c	/^    init, disabled, enabled, stopped$/;"	e	enum:wdog_type	file:
stopped_by_hw_breakpoint	gdb/gdbserver/target.h	/^  int (*stopped_by_hw_breakpoint) (void);$/;"	m	struct:target_ops
stopped_by_hw_breakpoint	gdb/linux-nat.c	/^linux_nat_target::stopped_by_hw_breakpoint ()$/;"	f	class:linux_nat_target
stopped_by_hw_breakpoint	gdb/ravenscar-thread.c	/^ravenscar_thread_target::stopped_by_hw_breakpoint ()$/;"	f	class:ravenscar_thread_target
stopped_by_hw_breakpoint	gdb/record-btrace.c	/^record_btrace_target::stopped_by_hw_breakpoint ()$/;"	f	class:record_btrace_target
stopped_by_hw_breakpoint	gdb/record-full.c	/^record_full_base_target::stopped_by_hw_breakpoint ()$/;"	f	class:record_full_base_target
stopped_by_hw_breakpoint	gdb/remote.c	/^remote_target::stopped_by_hw_breakpoint ()$/;"	f	class:remote_target
stopped_by_hw_breakpoint	gdb/target-delegates.c	/^debug_target::stopped_by_hw_breakpoint ()$/;"	f	class:debug_target
stopped_by_hw_breakpoint	gdb/target-delegates.c	/^dummy_target::stopped_by_hw_breakpoint ()$/;"	f	class:dummy_target
stopped_by_hw_breakpoint	gdb/target-delegates.c	/^target_ops::stopped_by_hw_breakpoint ()$/;"	f	class:target_ops
stopped_by_random_signal	gdb/infcmd.c	/^int stopped_by_random_signal;$/;"	v
stopped_by_random_signal	gdb/infrun.c	/^  int stopped_by_random_signal;$/;"	m	struct:infcall_control_state	file:
stopped_by_sw_breakpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::stopped_by_sw_breakpoint ()$/;"	f	class:fbsd_nat_target
stopped_by_sw_breakpoint	gdb/gdbserver/target.h	/^  int (*stopped_by_sw_breakpoint) (void);$/;"	m	struct:target_ops
stopped_by_sw_breakpoint	gdb/linux-nat.c	/^linux_nat_target::stopped_by_sw_breakpoint ()$/;"	f	class:linux_nat_target
stopped_by_sw_breakpoint	gdb/ravenscar-thread.c	/^ravenscar_thread_target::stopped_by_sw_breakpoint ()$/;"	f	class:ravenscar_thread_target
stopped_by_sw_breakpoint	gdb/record-btrace.c	/^record_btrace_target::stopped_by_sw_breakpoint ()$/;"	f	class:record_btrace_target
stopped_by_sw_breakpoint	gdb/record-full.c	/^record_full_base_target::stopped_by_sw_breakpoint ()$/;"	f	class:record_full_base_target
stopped_by_sw_breakpoint	gdb/remote.c	/^remote_target::stopped_by_sw_breakpoint ()$/;"	f	class:remote_target
stopped_by_sw_breakpoint	gdb/target-delegates.c	/^debug_target::stopped_by_sw_breakpoint ()$/;"	f	class:debug_target
stopped_by_sw_breakpoint	gdb/target-delegates.c	/^dummy_target::stopped_by_sw_breakpoint ()$/;"	f	class:dummy_target
stopped_by_sw_breakpoint	gdb/target-delegates.c	/^target_ops::stopped_by_sw_breakpoint ()$/;"	f	class:target_ops
stopped_by_user_bp_inline_frame	gdb/inline-frame.c	/^stopped_by_user_bp_inline_frame (const block *frame_block, bpstat stop_chain)$/;"	f	file:
stopped_by_watchpoint	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:aarch64_linux_nat_target
stopped_by_watchpoint	gdb/arm-linux-nat.c	/^arm_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:arm_linux_nat_target
stopped_by_watchpoint	gdb/gdbserver/linux-low.h	/^  int (*stopped_by_watchpoint) (void);$/;"	m	struct:linux_target_ops
stopped_by_watchpoint	gdb/gdbserver/target.h	/^  int (*stopped_by_watchpoint) (void);$/;"	m	struct:target_ops
stopped_by_watchpoint	gdb/gdbserver/win32-low.h	/^  int (*stopped_by_watchpoint) (void);$/;"	m	struct:win32_target_ops
stopped_by_watchpoint	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:ia64_linux_nat_target
stopped_by_watchpoint	gdb/linux-nat.c	/^linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:linux_nat_target
stopped_by_watchpoint	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:loongarch_linux_nat_target
stopped_by_watchpoint	gdb/mips-linux-nat.c	/^mips_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:mips_linux_nat_target
stopped_by_watchpoint	gdb/nto-procfs.c	/^nto_procfs_target::stopped_by_watchpoint ()$/;"	f	class:nto_procfs_target
stopped_by_watchpoint	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:ppc_linux_nat_target
stopped_by_watchpoint	gdb/procfs.c	/^procfs_target::stopped_by_watchpoint ()$/;"	f	class:procfs_target
stopped_by_watchpoint	gdb/ravenscar-thread.c	/^ravenscar_thread_target::stopped_by_watchpoint ()$/;"	f	class:ravenscar_thread_target
stopped_by_watchpoint	gdb/record-full.c	/^record_full_base_target::stopped_by_watchpoint ()$/;"	f	class:record_full_base_target
stopped_by_watchpoint	gdb/remote.c	/^remote_target::stopped_by_watchpoint ()$/;"	f	class:remote_target
stopped_by_watchpoint	gdb/s390-linux-nat.c	/^s390_linux_nat_target::stopped_by_watchpoint ()$/;"	f	class:s390_linux_nat_target
stopped_by_watchpoint	gdb/target-delegates.c	/^debug_target::stopped_by_watchpoint ()$/;"	f	class:debug_target
stopped_by_watchpoint	gdb/target-delegates.c	/^dummy_target::stopped_by_watchpoint ()$/;"	f	class:dummy_target
stopped_by_watchpoint	gdb/target-delegates.c	/^target_ops::stopped_by_watchpoint ()$/;"	f	class:target_ops
stopped_data_address	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:aarch64_linux_nat_target
stopped_data_address	gdb/arm-linux-nat.c	/^arm_linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:arm_linux_nat_target
stopped_data_address	gdb/gdbserver/linux-arm-low.c	/^  CORE_ADDR stopped_data_address;$/;"	m	struct:arch_lwp_info	file:
stopped_data_address	gdb/gdbserver/linux-low.h	/^  CORE_ADDR (*stopped_data_address) (void);$/;"	m	struct:linux_target_ops
stopped_data_address	gdb/gdbserver/linux-low.h	/^  CORE_ADDR stopped_data_address;$/;"	m	struct:lwp_info
stopped_data_address	gdb/gdbserver/target.h	/^  CORE_ADDR (*stopped_data_address) (void);$/;"	m	struct:target_ops
stopped_data_address	gdb/gdbserver/win32-low.h	/^  CORE_ADDR (*stopped_data_address) (void);$/;"	m	struct:win32_target_ops
stopped_data_address	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:ia64_linux_nat_target
stopped_data_address	gdb/linux-nat.c	/^linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:linux_nat_target
stopped_data_address	gdb/linux-nat.h	/^  CORE_ADDR stopped_data_address;$/;"	m	struct:lwp_info
stopped_data_address	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::stopped_data_address (CORE_ADDR *paddr)$/;"	f	class:loongarch_linux_nat_target
stopped_data_address	gdb/mips-linux-nat.c	/^mips_linux_nat_target::stopped_data_address (CORE_ADDR *paddr)$/;"	f	class:mips_linux_nat_target
stopped_data_address	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:ppc_linux_nat_target
stopped_data_address	gdb/procfs.c	/^procfs_target::stopped_data_address (CORE_ADDR *addr)$/;"	f	class:procfs_target
stopped_data_address	gdb/ravenscar-thread.c	/^ravenscar_thread_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:ravenscar_thread_target
stopped_data_address	gdb/record-full.c	/^record_full_base_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:record_full_base_target
stopped_data_address	gdb/remote.c	/^remote_target::stopped_data_address (CORE_ADDR *addr_p)$/;"	f	class:remote_target
stopped_data_address	gdb/target-delegates.c	/^debug_target::stopped_data_address (CORE_ADDR *arg0)$/;"	f	class:debug_target
stopped_data_address	gdb/target-delegates.c	/^dummy_target::stopped_data_address (CORE_ADDR *arg0)$/;"	f	class:dummy_target
stopped_data_address	gdb/target-delegates.c	/^target_ops::stopped_data_address (CORE_ADDR *arg0)$/;"	f	class:target_ops
stopped_data_address_p	gdb/linux-nat.h	/^  int stopped_data_address_p;$/;"	m	struct:lwp_info
stopped_flags	gdb/nto-tdep.h	/^  unsigned int stopped_flags;$/;"	m	struct:nto_inferior_data
stopped_pc	gdb/nto-tdep.h	/^  CORE_ADDR stopped_pc;$/;"	m	struct:nto_inferior_data
stopped_pids	gdb/gdbserver/linux-low.c	/^struct simple_pid_list *stopped_pids;$/;"	v	typeref:struct:simple_pid_list
stopped_pids	gdb/linux-nat.c	/^struct simple_pid_list *stopped_pids;$/;"	v	typeref:struct:simple_pid_list
stopping_threads	gdb/gdbserver/linux-low.c	/^enum stopping_threads_kind stopping_threads = NOT_STOPPING_THREADS;$/;"	v	typeref:enum:stopping_threads_kind
stopping_threads_kind	gdb/gdbserver/linux-low.c	/^enum stopping_threads_kind$/;"	g	file:
stopping_tracepoint	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR struct tracepoint *stopping_tracepoint;$/;"	v	typeref:struct:tracepoint
stopping_tracepoint	gdb/gdbserver/tracepoint.c	116;"	d	file:
stopping_tracepoint	gdb/tracepoint.h	/^  int stopping_tracepoint;$/;"	m	struct:trace_status
storage	gdb/completer.h	/^  std::string &storage ()$/;"	f	class:completion_match
storage_interrupt_reasons	sim/ppc/interrupts.h	/^} storage_interrupt_reasons;$/;"	t	typeref:enum:__anon955
storage_obstack	gdb/objfiles.h	/^  auto_obstack storage_obstack;$/;"	m	struct:objfile_per_bfd_storage
store	gdb/prologue-value.c	/^pv_area::store (pv_t addr, CORE_ADDR size, pv_t value)$/;"	f	class:pv_area
store	gdb/xtensa-tdep.h	/^  const char *store;		\/* Instruction sequence to store register.  *\/$/;"	m	struct:__anon1713
store	sim/bfin/bfin-sim.h	/^struct store {$/;"	s
store	sim/frv/cache.h	/^    FRV_CACHE_STORE_REQUEST store;$/;"	m	union:frv_cache_request::__anon232
store	sim/h8300/compile.c	/^store (SIM_DESC sd, ea_type *arg, int n)$/;"	f	file:
store2	sim/h8300/compile.c	/^store2 (SIM_DESC sd, ea_type *arg, int n)$/;"	f	file:
store_1	sim/h8300/compile.c	/^store_1 (SIM_DESC sd, ea_type *arg, int n, int twice)$/;"	f	file:
store_all_fp_regs	gdb/ppc-linux-nat.c	/^store_all_fp_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_all_gp_regs	gdb/ppc-linux-nat.c	/^store_all_gp_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_altivec_registers	gdb/ppc-linux-nat.c	/^store_altivec_registers (const struct regcache *regcache, int tid,$/;"	f	file:
store_args_and_env	libiberty/getopt.c	/^store_args_and_env (int argc, char *const *argv)$/;"	f	file:
store_argument_in_slot	gdb/ia64-tdep.h	/^  void (*store_argument_in_slot) (struct regcache *regcache, CORE_ADDR bsp,$/;"	m	struct:ia64_infcall_ops
store_byte	sim/mn10300/mn10300_sim.h	171;"	d
store_bytes	sim/erc32/erc32.c	/^store_bytes (unsigned char *mem, uint32 waddr, uint32 *data, int32 sz,$/;"	f	file:
store_constant	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^store_constant:$/;"	l
store_data_mem	sim/v850/simops.c	/^store_data_mem (SIM_DESC    sd,$/;"	f
store_debug_register	gdb/ia64-linux-nat.c	/^store_debug_register (ptid_t ptid, int idx, long val)$/;"	f	file:
store_debug_register_pair	gdb/ia64-linux-nat.c	/^store_debug_register_pair (ptid_t ptid, int idx, long *dbr_addr,$/;"	f	file:
store_dword	sim/mn10300/mn10300_sim.h	184;"	d
store_fcr	sim/mips/cp1.c	/^store_fcr(sim_cpu *cpu,$/;"	f
store_flag	sim/frv/sim-main.h	/^  SI store_flag;$/;"	m	struct:_sim_cpu
store_fp_register	gdb/arm-nbsd-nat.c	/^store_fp_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_fp_regs	gdb/arm-nbsd-nat.c	/^store_fp_regs (const struct regcache *regcache)$/;"	f	file:
store_fp_regs	gdb/ppc-linux-nat.c	/^store_fp_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_fpr	sim/mips/cp1.c	/^store_fpr (sim_cpu *cpu,$/;"	f
store_fpregs	gdb/arm-linux-nat.c	/^store_fpregs (const struct regcache *regcache)$/;"	f	file:
store_fpregs	gdb/i386-gnu-nat.c	/^store_fpregs (const struct regcache *regcache, struct proc *thread, int regno)$/;"	f	file:
store_fpregs	gdb/i386-linux-nat.c	/^store_fpregs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_fpregs	gdb/m68k-linux-nat.c	/^static void store_fpregs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_fpregs	gdb/m68k-linux-nat.c	/^store_fpregs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_fpregs	gdb/s390-linux-nat.c	/^store_fpregs (const struct regcache *regcache, int tid, int regnum)$/;"	f	file:
store_fpregs_to_thread	gdb/aarch64-linux-nat.c	/^store_fpregs_to_thread (const struct regcache *regcache)$/;"	f	file:
store_fpxregs	gdb/i386-linux-nat.c	/^store_fpxregs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_function	gdb/gdbserver/linux-low.h	/^  regset_store_func store_function;$/;"	m	struct:regset_info
store_function	gdb/gdbserver/lynx-low.h	/^  void (*store_function) (struct regcache *regcache, const char *buf);$/;"	m	struct:lynx_regset_info
store_gp_regs	gdb/ppc-linux-nat.c	/^store_gp_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_gregs	gdb/xtensa-linux-nat.c	/^store_gregs (struct regcache *regcache, int regnum)$/;"	f	file:
store_gregs_to_thread	gdb/aarch64-linux-nat.c	/^store_gregs_to_thread (const struct regcache *regcache)$/;"	f	file:
store_half	sim/mn10300/mn10300_sim.h	176;"	d
store_in_ref_table	gdb/dwarf2read.c	/^store_in_ref_table (struct die_info *die, struct dwarf2_cu *cu)$/;"	f	file:
store_inferior_register	gdb/gdbserver/win32-low.h	/^  void (*store_inferior_register) (struct regcache *regcache,$/;"	m	struct:win32_target_ops
store_inferior_registers	gdb/gdbserver/target.h	529;"	d
store_insn_p	gdb/rs6000-tdep.c	/^store_insn_p (unsigned long op, unsigned long rs,$/;"	f	file:
store_integer	gdb/findvar.c	/^store_integer (gdb_byte *addr, int len, enum bfd_endian byte_order,$/;"	f
store_mem	sim/v850/sim-main.h	410;"	d
store_memory	sim/mips/sim-main.c	/^store_memory (SIM_DESC SD,$/;"	f
store_op1	libiberty/regex.c	/^PREFIX(store_op1) (re_opcode_t op, UCHAR_T *loc, int arg)$/;"	f	file:
store_op2	libiberty/regex.c	/^PREFIX(store_op2) (re_opcode_t op, UCHAR_T *loc, int arg1, int arg2)$/;"	f	file:
store_opcode_bits	opcodes/opc2c.c	/^store_opcode_bits (opcode * op, int byte, Indirect * ind)$/;"	f
store_opcode_bits	sim/m32c/opc2c.c	/^store_opcode_bits (opcode * op, int byte, Indirect * ind)$/;"	f
store_pair_double	sim/aarch64/simulator.c	/^store_pair_double (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
store_pair_float	sim/aarch64/simulator.c	/^store_pair_float (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
store_pair_long_double	sim/aarch64/simulator.c	/^store_pair_long_double (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
store_pair_u32	sim/aarch64/simulator.c	/^store_pair_u32 (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
store_pair_u64	sim/aarch64/simulator.c	/^store_pair_u64 (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
store_param_on_stack_p	gdb/rs6000-tdep.c	/^store_param_on_stack_p (unsigned long op, int framep, int *r0_contains_arg)$/;"	f	file:
store_ppc_memory	gdb/gdbserver/spu-low.c	/^store_ppc_memory (CORE_ADDR memaddr, char *myaddr, int len)$/;"	f	file:
store_ppc_memory	gdb/spu-linux-nat.c	/^store_ppc_memory (ULONGEST memaddr, const gdb_byte *myaddr, int len)$/;"	f	file:
store_ppc_memory_1	gdb/gdbserver/spu-low.c	/^store_ppc_memory_1 (int tid, CORE_ADDR memaddr, PTRACE_TYPE_RET word)$/;"	f	file:
store_ppc_memory_1	gdb/spu-linux-nat.c	/^store_ppc_memory_1 (int tid, ULONGEST memaddr, PTRACE_TYPE_RET word)$/;"	f	file:
store_ppc_registers	gdb/ppc-linux-nat.c	/^store_ppc_registers (const struct regcache *regcache, int tid)$/;"	f	file:
store_register	gdb/arm-nbsd-nat.c	/^store_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_register	gdb/gdbserver/linux-low.c	/^store_register (const struct usrregs_info *usrregs,$/;"	f	file:
store_register	gdb/go32-nat.c	/^store_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_register	gdb/hppa-linux-nat.c	/^store_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_register	gdb/i386-linux-nat.c	/^store_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_register	gdb/linux-nat-trad.c	/^linux_nat_trad_target::store_register (const struct regcache *regcache,$/;"	f	class:linux_nat_trad_target
store_register	gdb/m68k-linux-nat.c	/^store_register (const struct regcache *regcache, int regno)$/;"	f	file:
store_register	gdb/ppc-linux-nat.c	/^store_register (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_register	gdb/rs6000-nat.c	/^store_register (struct regcache *regcache, int regno)$/;"	f	file:
store_register_using_P	gdb/remote.c	/^remote_target::store_register_using_P (const struct regcache *regcache,$/;"	f	class:remote_target
store_registers	gdb/aarch64-fbsd-nat.c	/^aarch64_fbsd_nat_target::store_registers (struct regcache *regcache,$/;"	f	class:aarch64_fbsd_nat_target
store_registers	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::store_registers (struct regcache *regcache,$/;"	f	class:aarch64_linux_nat_target
store_registers	gdb/aix-thread.c	/^aix_thread_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:aix_thread_target
store_registers	gdb/alpha-bsd-nat.c	/^alpha_bsd_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:alpha_bsd_nat_target
store_registers	gdb/amd64-linux-nat.c	/^amd64_linux_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:amd64_linux_nat_target
store_registers	gdb/arm-fbsd-nat.c	/^arm_fbsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:arm_fbsd_nat_target
store_registers	gdb/arm-linux-nat.c	/^arm_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:arm_linux_nat_target
store_registers	gdb/arm-nbsd-nat.c	/^arm_nbsd_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:arm_nbsd_nat_target
store_registers	gdb/bsd-uthread.c	/^bsd_uthread_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:bsd_uthread_target
store_registers	gdb/gdbserver/target.h	/^  void (*store_registers) (struct regcache *regcache, int regno);$/;"	m	struct:target_ops
store_registers	gdb/go32-nat.c	/^go32_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:go32_nat_target
store_registers	gdb/hppa-linux-nat.c	/^hppa_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:hppa_linux_nat_target
store_registers	gdb/hppa-nbsd-nat.c	/^hppa_nbsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:hppa_nbsd_nat_target
store_registers	gdb/hppa-obsd-nat.c	/^hppa_obsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:hppa_obsd_nat_target
store_registers	gdb/i386-darwin-nat.c	/^i386_darwin_nat_target::store_registers (struct regcache *regcache,$/;"	f	class:i386_darwin_nat_target
store_registers	gdb/i386-linux-nat.c	/^i386_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:i386_linux_nat_target
store_registers	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:ia64_linux_nat_target
store_registers	gdb/linux-nat-trad.c	/^linux_nat_trad_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:linux_nat_trad_target
store_registers	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:loongarch_linux_nat_target
store_registers	gdb/m32r-linux-nat.c	/^m32r_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:m32r_linux_nat_target
store_registers	gdb/m68k-bsd-nat.c	/^m68k_bsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:m68k_bsd_nat_target
store_registers	gdb/m68k-linux-nat.c	/^m68k_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:m68k_linux_nat_target
store_registers	gdb/mips-fbsd-nat.c	/^mips_fbsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips_fbsd_nat_target
store_registers	gdb/mips-linux-nat.c	/^mips_linux_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips_linux_nat_target
store_registers	gdb/mips-nbsd-nat.c	/^mips_nbsd_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:mips_nbsd_nat_target
store_registers	gdb/mips64-obsd-nat.c	/^mips64_obsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:mips64_obsd_nat_target
store_registers	gdb/nto-procfs.c	/^nto_procfs_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:nto_procfs_target
store_registers	gdb/ppc-fbsd-nat.c	/^ppc_fbsd_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:ppc_fbsd_nat_target
store_registers	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:ppc_linux_nat_target
store_registers	gdb/ppc-nbsd-nat.c	/^ppc_nbsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:ppc_nbsd_nat_target
store_registers	gdb/ppc-obsd-nat.c	/^ppc_obsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:ppc_obsd_nat_target
store_registers	gdb/procfs.c	/^procfs_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:procfs_target
store_registers	gdb/ravenscar-thread.c	/^ravenscar_thread_target::store_registers (struct regcache *regcache,$/;"	f	class:ravenscar_thread_target
store_registers	gdb/record-btrace.c	/^record_btrace_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:record_btrace_target
store_registers	gdb/record-full.c	/^record_full_core_target::store_registers (struct regcache *regcache,$/;"	f	class:record_full_core_target
store_registers	gdb/record-full.c	/^record_full_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:record_full_target
store_registers	gdb/remote-sim.c	/^gdbsim_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:gdbsim_target
store_registers	gdb/remote.c	/^remote_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:remote_target
store_registers	gdb/rs6000-nat.c	/^rs6000_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:rs6000_nat_target
store_registers	gdb/s390-linux-nat.c	/^s390_linux_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:s390_linux_nat_target
store_registers	gdb/sh-nbsd-nat.c	/^sh_nbsd_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:sh_nbsd_nat_target
store_registers	gdb/sol-thread.c	/^sol_thread_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:sol_thread_target
store_registers	gdb/spu-linux-nat.c	/^spu_linux_nat_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:spu_linux_nat_target
store_registers	gdb/spu-multiarch.c	/^spu_multiarch_target::store_registers (struct regcache *regcache, int regno)$/;"	f	class:spu_multiarch_target
store_registers	gdb/target-delegates.c	/^debug_target::store_registers (struct regcache *arg0, int arg1)$/;"	f	class:debug_target
store_registers	gdb/target-delegates.c	/^dummy_target::store_registers (struct regcache *arg0, int arg1)$/;"	f	class:dummy_target
store_registers	gdb/target-delegates.c	/^target_ops::store_registers (struct regcache *arg0, int arg1)$/;"	f	class:target_ops
store_registers	gdb/tilegx-linux-nat.c	/^tilegx_linux_nat_target::store_registers (struct regcache *regcache,$/;"	f	class:tilegx_linux_nat_target
store_registers	gdb/vax-bsd-nat.c	/^vax_bsd_nat_target::store_registers (struct regcache *regcache, int regnum)$/;"	f	class:vax_bsd_nat_target
store_registers	gdb/windows-nat.c	/^windows_nat_target::store_registers (struct regcache *regcache, int r)$/;"	f	class:windows_nat_target
store_registers	gdb/xtensa-linux-nat.c	/^xtensa_linux_nat_target::store_registers (struct regcache *regcache,$/;"	f	class:xtensa_linux_nat_target
store_registers_using_G	gdb/remote.c	/^remote_target::store_registers_using_G (const struct regcache *regcache)$/;"	f	class:remote_target
store_regs	gdb/arm-linux-nat.c	/^store_regs (const struct regcache *regcache)$/;"	f	file:
store_regs	gdb/arm-nbsd-nat.c	/^store_regs (const struct regcache *regcache)$/;"	f	file:
store_regs	gdb/compile/compile-object-load.c	/^store_regs (struct type *regs_type, CORE_ADDR regs_base)$/;"	f	file:
store_regs	gdb/i386-linux-nat.c	/^static void store_regs (const struct regcache *regcache, int tid, int regno) {}$/;"	f	file:
store_regs	gdb/i386-linux-nat.c	/^store_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_regs	gdb/m32r-linux-nat.c	/^store_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_regs	gdb/m68k-linux-nat.c	/^static void store_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_regs	gdb/m68k-linux-nat.c	/^store_regs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_regs	gdb/s390-linux-nat.c	/^store_regs (const struct regcache *regcache, int tid, int regnum)$/;"	f	file:
store_regs_kernel_thread	gdb/aix-thread.c	/^store_regs_kernel_thread (const struct regcache *regcache, int regno,$/;"	f	file:
store_regs_user_thread	gdb/aix-thread.c	/^store_regs_user_thread (const struct regcache *regcache, pthdb_pthread_t pdtid)$/;"	f	file:
store_regset	gdb/s390-linux-nat.c	/^store_regset (struct regcache *regcache, int tid,$/;"	f	file:
store_signed_integer	gdb/defs.h	/^store_signed_integer (gdb_byte *addr, int len,$/;"	f
store_spe_register	gdb/ppc-linux-nat.c	/^store_spe_register (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_sveregs_to_thread	gdb/aarch64-linux-nat.c	/^store_sveregs_to_thread (struct regcache *regcache)$/;"	f	file:
store_typed_address	gdb/findvar.c	/^store_typed_address (gdb_byte *buf, struct type *type, CORE_ADDR addr)$/;"	f
store_unsigned_integer	gdb/defs.h	/^store_unsigned_integer (gdb_byte *addr, int len,$/;"	f
store_vfp_regs	gdb/arm-linux-nat.c	/^store_vfp_regs (const struct regcache *regcache)$/;"	f	file:
store_vrs	gdb/testsuite/gdb.arch/s390-vregs.S	/^store_vrs:$/;"	l
store_vsx_registers	gdb/ppc-linux-nat.c	/^store_vsx_registers (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_waitstatus	gdb/inf-child.c	/^store_waitstatus (struct target_waitstatus *ourstatus, int hoststatus)$/;"	f
store_wmmx_regs	gdb/arm-linux-nat.c	/^store_wmmx_regs (const struct regcache *regcache)$/;"	f	file:
store_word	sim/mips/interp.c	/^store_word (SIM_DESC sd,$/;"	f	file:
store_word	sim/mn10300/mn10300_sim.h	181;"	d
store_would_trash	gdb/prologue-value.c	/^pv_area::store_would_trash (pv_t addr)$/;"	f	class:pv_area
store_xstateregs	gdb/i386-linux-nat.c	/^store_xstateregs (const struct regcache *regcache, int tid, int regno)$/;"	f	file:
store_xtregs	gdb/xtensa-linux-nat.c	/^store_xtregs (struct regcache *regcache, int regnum)$/;"	f	file:
stored	zlib/contrib/puff/puff.c	/^local int stored(struct state *s)$/;"	f
stored	zlib/examples/gzlog.c	/^    uint stored;    \/* bytes currently in last stored block *\/$/;"	m	struct:log	file:
stores	sim/bfin/bfin-sim.h	/^  struct store stores[20];$/;"	m	struct:bfin_cpu_state	typeref:struct:bfin_cpu_state::store
stp	gdb/testsuite/gdb.base/funcargs.c	/^struct stag *stp = &st;$/;"	v	typeref:struct:stag
stpcpy	intl/dcigettext.c	/^stpcpy (dest, src)$/;"	f	file:
stpcpy	intl/dcigettext.c	143;"	d	file:
stpcpy	intl/l10nflist.c	/^stpcpy (dest, src)$/;"	f	file:
stpcpy	intl/l10nflist.c	57;"	d	file:
stpcpy	libiberty/stpcpy.c	/^stpcpy (char *dst, const char *src)$/;"	f
stpncpy	libiberty/stpncpy.c	/^stpncpy (char *dst, const char *src, size_t len)$/;"	f
stpy_convert_to_value	gdb/python/py-lazy-string.c	/^stpy_convert_to_value (PyObject *self, PyObject *args)$/;"	f	file:
stpy_dealloc	gdb/python/py-lazy-string.c	/^stpy_dealloc (PyObject *self)$/;"	f	file:
stpy_dealloc	gdb/python/py-symtab.c	/^stpy_dealloc (PyObject *obj)$/;"	f	file:
stpy_fullname	gdb/python/py-symtab.c	/^stpy_fullname (PyObject *self, PyObject *args)$/;"	f	file:
stpy_get_address	gdb/python/py-lazy-string.c	/^stpy_get_address (PyObject *self, void *closure)$/;"	f	file:
stpy_get_encoding	gdb/python/py-lazy-string.c	/^stpy_get_encoding (PyObject *self, void *closure)$/;"	f	file:
stpy_get_filename	gdb/python/py-symtab.c	/^stpy_get_filename (PyObject *self, void *closure)$/;"	f	file:
stpy_get_length	gdb/python/py-lazy-string.c	/^stpy_get_length (PyObject *self, void *closure)$/;"	f	file:
stpy_get_linetable	gdb/python/py-symtab.c	/^stpy_get_linetable (PyObject *self, PyObject *args)$/;"	f	file:
stpy_get_objfile	gdb/python/py-symtab.c	/^stpy_get_objfile (PyObject *self, void *closure)$/;"	f	file:
stpy_get_producer	gdb/python/py-symtab.c	/^stpy_get_producer (PyObject *self, void *closure)$/;"	f	file:
stpy_get_type	gdb/python/py-lazy-string.c	/^stpy_get_type (PyObject *self, void *closure)$/;"	f	file:
stpy_global_block	gdb/python/py-symtab.c	/^stpy_global_block (PyObject *self, PyObject *args)$/;"	f	file:
stpy_is_valid	gdb/python/py-symtab.c	/^stpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
stpy_lazy_string_elt_type	gdb/python/py-lazy-string.c	/^stpy_lazy_string_elt_type (lazy_string_object *lazy)$/;"	f	file:
stpy_objfile_data_key	gdb/python/py-symtab.c	/^static const struct objfile_data *stpy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
stpy_static_block	gdb/python/py-symtab.c	/^stpy_static_block (PyObject *self, PyObject *args)$/;"	f	file:
stpy_str	gdb/python/py-symtab.c	/^stpy_str (PyObject *self)$/;"	f	file:
stpy_symtab_object	gdb/python/py-symtab.c	/^typedef struct stpy_symtab_object {$/;"	s	file:
stq_c_opcode	gdb/alpha-tdep.c	/^static const int stq_c_opcode = 0x2f;$/;"	v	file:
stq_opcode	gdb/alpha-tdep.c	/^static const int stq_opcode = 0x2d;$/;"	v	file:
str	bfd/dwarf2.c	/^    char *str;$/;"	m	union:attribute::__anon1089	file:
str	bfd/mach-o.h	/^    bfd_mach_o_str_command str;$/;"	m	union:bfd_mach_o_load_command::__anon1083
str	bfd/mach-o.h	/^  char *str;$/;"	m	struct:bfd_mach_o_str_command
str	bfd/syms.c	/^  bfd_byte *str;$/;"	m	struct:indexentry	file:
str	gdb/dwarf2read.c	/^	const char *str;$/;"	m	union:attribute::__anon1827	file:
str	gdb/dwarf2read.c	/^  struct dwarf2_section_info str {};$/;"	s	struct:dwz_file	file:
str	gdb/dwarf2read.c	/^  struct dwarf2_section_info str;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
str	gdb/dwarf2read.c	/^  struct dwarf2_section_info str;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
str	gdb/gdbserver/tracepoint.c	/^  char *str;$/;"	m	struct:source_string	file:
str	gdb/gnulib/import/fnmatch_loop.c	597;"	d	file:
str	gdb/gnulib/import/fnmatch_loop.c	787;"	d	file:
str	gdb/sol-thread.c	/^  const char *str;$/;"	m	struct:string_map	file:
str	gdb/symfile.h	/^  struct dwarf2_section_names str;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
str	gdb/testsuite/gdb.dwarf2/pieces-optimized-out.c	/^struct str$/;"	s	file:
str	gdb/testsuite/gdb.fortran/charset.f90	/^character(kind=4,len=5) :: str$/;"	v
str	gdb/testsuite/gdb.fortran/subarray.f	/^        character *7 str$/;"	v	program:subarray
str	gdb/testsuite/gdb.python/py-value.c	/^struct str$/;"	s	file:
str	include/mach-o/external.h	/^  unsigned char str[4];$/;"	m	struct:mach_o_str_command_external
str	include/opcode/cgen.h	/^  const char * str;$/;"	m	struct:cgen_minsn_expansion
str	include/opcode/ia64.h	/^  const char *str;$/;"	m	struct:ia64_operand
str	opcodes/aarch64-gen.c	/^  const char *str;$/;"	m	struct:operand	file:
str	opcodes/crx-dis.c	/^    char *str;$/;"	m	struct:__anon8	file:
str	sim/rx/rx.c	/^  const char *str;$/;"	m	struct:__anon511	file:
str1	gdb/testsuite/gdb.python/py-strfns.c	/^const char str1[] = "Hello.";$/;"	v
str2	gdb/testsuite/gdb.python/py-strfns.c	/^const char str2[] = "Hello.";$/;"	v
str2mask	opcodes/opc2c.c	/^str2mask (char * str, char * ep)$/;"	f	file:
str2mask	sim/m32c/opc2c.c	/^str2mask (char *str, char *ep)$/;"	f	file:
str2pkt	gdb/stubs/ia64vms-stub.c	/^str2pkt (const char *str)$/;"	f	file:
str3	gdb/testsuite/gdb.python/py-strfns.c	/^const char str3[] = "Goodbye.";$/;"	v
str3	sim/testsuite/sim/ft32/basic.s	/^str3:$/;"	l
str32_abs	sim/aarch64/simulator.c	/^str32_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
str32_scale_ext	sim/aarch64/simulator.c	/^str32_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
str32_wb	sim/aarch64/simulator.c	/^str32_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
str_abs	sim/aarch64/simulator.c	/^str_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
str_append	opcodes/mep-asm.c	/^str_append (char *dest, const char *input, int len)$/;"	f	file:
str_comma_list_concat_elem	gdb/target.c	/^str_comma_list_concat_elem (char *list, const char *elem)$/;"	f	file:
str_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names str_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
str_filepos	bfd/libaout.h	/^  file_ptr str_filepos;$/;"	m	struct:aoutdata
str_filepos	bfd/som.h	/^  file_ptr str_filepos;$/;"	m	struct:somdata
str_func	gdb/testsuite/gdb.base/call-strs.c	/^char * str_func($/;"	f
str_func1	gdb/testsuite/gdb.base/call-strs.c	/^char * str_func1(char *s1)$/;"	f
str_hash	bfd/ecofflink.c	/^  struct string_hash_table str_hash;$/;"	m	struct:accumulate	typeref:struct:accumulate::string_hash_table	file:
str_id	gdb/tracepoint.h	/^  std::string str_id;$/;"	m	struct:static_tracepoint_marker
str_len	bfd/mach-o.h	/^  unsigned long str_len;$/;"	m	struct:bfd_mach_o_str_command
str_offsets	gdb/dwarf2read.c	/^  struct dwarf2_section_info str_offsets;$/;"	m	struct:dwo_sections	typeref:struct:dwo_sections::dwarf2_section_info	file:
str_offsets	gdb/dwarf2read.c	/^  struct dwarf2_section_info str_offsets;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
str_offsets	gdb/dwarf2read.c	/^  struct dwarf2_section_info str_offsets;$/;"	m	struct:virtual_v1_dwo_sections	typeref:struct:virtual_v1_dwo_sections::dwarf2_section_info	file:
str_offsets_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names str_offsets_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
str_offsets_offset	gdb/dwarf2read.c	/^  bfd_size_type str_offsets_offset;$/;"	m	struct:virtual_v2_dwo_sections	file:
str_offsets_size	gdb/dwarf2read.c	/^  bfd_size_type str_offsets_size;$/;"	m	struct:virtual_v2_dwo_sections	file:
str_param	intl/hash-string.h	/^     const char *str_param;$/;"	v
str_s	zlib/contrib/masmx86/match686.asm	/^    str_s           equ     dword ptr[esp+NbStack-4]$/;"	d
str_scale_ext	sim/aarch64/simulator.c	/^str_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
str_sect	gdb/mipsread.c	/^  asection *str_sect;		\/* Section pointer for .dynstr section.  *\/$/;"	m	struct:alphacoff_dynsecinfo	file:
str_wb	sim/aarch64/simulator.c	/^str_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
strace_command	gdb/breakpoint.c	/^strace_command (const char *arg, int from_tty)$/;"	f	file:
strace_marker_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops strace_marker_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
strace_marker_create_breakpoints_sal	gdb/breakpoint.c	/^strace_marker_create_breakpoints_sal (struct gdbarch *gdbarch,$/;"	f	file:
strace_marker_create_sals_from_location	gdb/breakpoint.c	/^strace_marker_create_sals_from_location (const struct event_location *location,$/;"	f	file:
strace_marker_decode_location	gdb/breakpoint.c	/^strace_marker_decode_location (struct breakpoint *b,$/;"	f	file:
strace_marker_p	gdb/breakpoint.c	/^strace_marker_p (struct breakpoint *b)$/;"	f	file:
strampoline	bfd/elfxx-mips.c	/^  asection *strampoline;$/;"	m	struct:mips_elf_link_hash_table	file:
strata	gdb/target.h	/^enum strata$/;"	g
strategy	zlib/deflate.h	/^    int strategy; \/* favor or force Huffman coding*\/$/;"	m	struct:internal_state
strategy	zlib/gzguts.h	/^    int strategy;           \/* compression strategy *\/$/;"	m	struct:__anon985
strb_abs	sim/aarch64/simulator.c	/^strb_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
strb_scale_ext	sim/aarch64/simulator.c	/^strb_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
strb_wb	sim/aarch64/simulator.c	/^strb_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
strcasecmp	intl/localealias.c	77;"	d	file:
strcasecmp	libiberty/strcasecmp.c	/^strcasecmp(const char *s1, const char *s2)$/;"	f
strcat_to_buf	gdb/tui/tui.c	/^strcat_to_buf (char *buf, int buflen, $/;"	f
strchr	libiberty/strchr.c	/^strchr (register const char *s, int c)$/;"	f
strchrnul	gdb/gnulib/import/strchrnul.c	/^strchrnul (const char *s, int c_in)$/;"	f
strcmp_iw	gdb/utils.c	/^strcmp_iw (const char *string1, const char *string2)$/;"	f
strcmp_iw_ordered	gdb/utils.c	/^strcmp_iw_ordered (const char *string1, const char *string2)$/;"	f
strcmpcasenosensitive_internal	zlib/contrib/minizip/unzip.c	/^local int strcmpcasenosensitive_internal (const char* fileName1, const char* fileName2)$/;"	f
strcpy	gdb/stubs/m32r-stub.c	/^strcpy (unsigned char *dest, const unsigned char *src)$/;"	f	file:
strdup	gdb/gnulib/import/glob.c	66;"	d	file:
strdup	gdb/gnulib/import/glob.c	67;"	d	file:
strdup	gdb/gnulib/import/strdup.c	30;"	d	file:
strdup	intl/bindtextdom.c	82;"	d	file:
strdup	intl/textdomain.c	67;"	d	file:
strdup	libiberty/strdup.c	/^strdup(const char *s)$/;"	f
strdup	zlib/contrib/untgz/untgz.c	33;"	d	file:
stream	bfd/opncls.c	/^  void *stream;$/;"	m	struct:opncls	file:
stream	gdb/cli/cli-cmds.h	/^  gdb_file_up stream;$/;"	m	struct:open_script
stream	gdb/disasm.h	/^  struct ui_file *stream ()$/;"	f	class:gdb_disassembler
stream	gdb/linespec.c	/^    const char *stream;$/;"	m	struct:ls_parser::__anon1799	file:
stream	gdb/stack.c	/^  struct ui_file *stream;$/;"	m	struct:print_variable_and_value_data	typeref:struct:print_variable_and_value_data::ui_file	file:
stream	gdb/testsuite/gdb.perf/gm-std.h	/^  std::ostream *stream;$/;"	m	class:gm_std::basic_ostream
stream	include/dis-asm.h	/^  void *stream;$/;"	m	struct:disassemble_info
stream	opcodes/ft32-dis.c	/^static void *stream;$/;"	v	file:
stream	opcodes/moxie-dis.c	/^static void *stream;$/;"	v	file:
stream	sim/igen/lf.c	/^  FILE *stream;$/;"	m	struct:_lf	file:
stream	sim/ppc/lf.c	/^  FILE *stream;$/;"	m	struct:_lf	file:
stream	zlib/contrib/minizip/unzip.c	/^    z_stream stream;            \/* zLib stream structure for inflate *\/$/;"	m	struct:__anon994	file:
stream	zlib/contrib/minizip/zip.c	/^    z_stream stream;            \/* zLib stream structure for inflate *\/$/;"	m	struct:__anon991	file:
stream_initialised	zlib/contrib/minizip/unzip.c	/^    uLong stream_initialised;   \/* flag set if stream structure is initialised*\/$/;"	m	struct:__anon994	file:
stream_initialised	zlib/contrib/minizip/zip.c	/^    int  stream_initialised;    \/* 1 is stream is initialised *\/$/;"	m	struct:__anon991	file:
strend	zlib/contrib/masmx86/match686.asm	/^    strend          equ     dword ptr [esp+NbStack-76]$/;"	d
streq	bfd/ecoff.c	47;"	d	file:
streq	bfd/elf-m10300.c	123;"	d	file:
streq	gdb/utils.c	/^streq (const char *lhs, const char *rhs)$/;"	f
streq	include/opcode/cr16.h	427;"	d
streq	opcodes/score-dis.c	481;"	d	file:
streq	opcodes/score7-dis.c	37;"	d	file:
streq	sim/testsuite/sim/bfin/argc.c	/^int streq(const char *s1, const char *s2)$/;"	f
streq0	gdb/gnulib/import/streq.h	/^streq0 (const char *s1, const char *s2, char s20, char s21, char s22, char s23, char s24, char s25, char s26, char s27, char s28)$/;"	f
streq1	gdb/gnulib/import/streq.h	/^streq1 (const char *s1, const char *s2, char s21, char s22, char s23, char s24, char s25, char s26, char s27, char s28)$/;"	f
streq2	gdb/gnulib/import/streq.h	/^streq2 (const char *s1, const char *s2, char s22, char s23, char s24, char s25, char s26, char s27, char s28)$/;"	f
streq3	gdb/gnulib/import/streq.h	/^streq3 (const char *s1, const char *s2, char s23, char s24, char s25, char s26, char s27, char s28)$/;"	f
streq4	gdb/gnulib/import/streq.h	/^streq4 (const char *s1, const char *s2, char s24, char s25, char s26, char s27, char s28)$/;"	f
streq5	gdb/gnulib/import/streq.h	/^streq5 (const char *s1, const char *s2, char s25, char s26, char s27, char s28)$/;"	f
streq6	gdb/gnulib/import/streq.h	/^streq6 (const char *s1, const char *s2, char s26, char s27, char s28)$/;"	f
streq7	gdb/gnulib/import/streq.h	/^streq7 (const char *s1, const char *s2, char s27, char s28)$/;"	f
streq8	gdb/gnulib/import/streq.h	/^streq8 (const char *s1, const char *s2, char s28)$/;"	f
streq9	gdb/gnulib/import/streq.h	/^streq9 (const char *s1, const char *s2)$/;"	f
streq_hash	gdb/utils.c	/^streq_hash (const void *lhs, const void *rhs)$/;"	f
strerrno	gdb/testsuite/gdb.base/fileio.c	/^strerrno (int err)$/;"	f	file:
strerrno	libiberty/strerror.c	/^strerrno (int errnoval)$/;"	f
strerror	gdb/gdbserver/gdbreplay.c	/^strerror (DWORD error)$/;"	f
strerror	gdb/gdbserver/wincecompat.h	28;"	d
strerror	gdb/gnulib/import/strerror.c	/^strerror (int n)$/;"	f
strerror	gdb/gnulib/import/strerror.c	37;"	d	file:
strerror	libiberty/strerror.c	/^strerror (int errnoval)$/;"	f
strerror	readline/examples/rlfe/os.h	70;"	d
strerror_override	gdb/gnulib/import/strerror-override.c	/^strerror_override (int errnum)$/;"	f
strerror_override	gdb/gnulib/import/strerror-override.h	53;"	d
strh_abs	sim/aarch64/simulator.c	/^strh_abs (sim_cpu *cpu, uint32_t offset)$/;"	f	file:
strh_scale_ext	sim/aarch64/simulator.c	/^strh_scale_ext (sim_cpu *cpu, Scaling scaling, Extension extension)$/;"	f	file:
strh_wb	sim/aarch64/simulator.c	/^strh_wb (sim_cpu *cpu, int32_t offset, WriteBack wb)$/;"	f	file:
strict_type_checking	gdb/gdbtypes.c	/^static int strict_type_checking = 1;$/;"	v	file:
stridxs	bfd/stabs.c	/^  bfd_size_type stridxs[1];$/;"	m	struct:stab_section_info	file:
string	bfd/bfd-in.h	/^  const char *string;$/;"	m	struct:bfd_hash_entry
string	bfd/bfd-in2.h	/^  const char *string;$/;"	m	struct:bfd_hash_entry
string	bfd/cpu-arm.c	/^  const char * string;$/;"	m	struct:__anon1104	file:
string	bfd/peXXigen.c	/^  bfd_byte *	string;$/;"	m	struct:rsrc_string	file:
string	gdb/common/format.h	/^  const char *string;$/;"	m	struct:format_piece
string	gdb/common/signals.c	/^  const char *string;$/;"	m	struct:__anon1761	file:
string	gdb/expression.h	/^    char string;$/;"	m	union:exp_element
string	gdb/guile/scm-safe-call.c	/^  const char *string;$/;"	m	struct:eval_scheme_string_data	file:
string	gdb/guile/scm-string.c	/^  SCM string;$/;"	m	struct:scm_to_stringn_data	file:
string	gdb/guile/scm-string.c	/^  const char *string;$/;"	m	struct:scm_from_stringn_data	file:
string	gdb/linespec.c	/^    struct stoken string;$/;"	m	union:ls_token::__anon1798	typeref:struct:ls_token::__anon1798::stoken	file:
string	gdb/main.c	/^  char *string;$/;"	m	struct:cmdarg	file:
string	gdb/parser-defs.h	/^    const char *string;$/;"	m	struct:op_print
string	gdb/testsuite/gdb.cp/templates.cc	/^char string[3];$/;"	v
string	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^} string;$/;"	t	typeref:struct:string_repr	file:
string	gdb/testsuite/gdb.python/py-prettyprint.c	/^} string;$/;"	t	typeref:struct:string_repr	file:
string	gdb/testsuite/gdb.trace/unavailable.cc	/^  const char *string;$/;"	m	struct:StructB	file:
string	gdb/ui-file.h	/^  std::string &string () { return m_string; }$/;"	f	class:string_file
string	gdb/value.c	/^  char *string;$/;"	m	union:internalvar_data	file:
string	gdb/xml-tdesc.c	/^static std::unordered_map<std::string, target_desc *> xml_cache;$/;"	m	class:std	file:
string	include/demangle.h	/^      const char* string;$/;"	m	struct:demangle_component::__anon1603::__anon1611
string	include/som/internal.h	/^  char string[1];$/;"	m	struct:som_string_auxhdr
string	libiberty/cplus-dem.c	/^typedef struct string		\/* Beware: these aren't required to be *\/$/;"	s	file:
string	libiberty/cplus-dem.c	/^} string;$/;"	t	typeref:struct:string	file:
string	libiberty/d-demangle.c	/^typedef struct string		\/* Beware: these aren't required to be *\/$/;"	s	file:
string	libiberty/d-demangle.c	/^} string;$/;"	t	typeref:struct:string	file:
string	readline/macro.c	/^  char *string;$/;"	m	struct:saved_macro	file:
string	sim/igen/ld-insn.h	/^  char *string;$/;"	m	struct:_insn_field_cond
string_1	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct string_repr string_1 = { { "one" } };$/;"	v	typeref:struct:string_repr
string_1	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct string_repr string_1 = { { "one" } };$/;"	v	typeref:struct:string_repr
string_2	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct string_repr string_2 = { { "two" } };$/;"	v	typeref:struct:string_repr
string_2	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct string_repr string_2 = { { "two" } };$/;"	v	typeref:struct:string_repr
string_alc	include/coff/xcoff.h	/^  size_t string_alc;$/;"	m	struct:xcoff_loader_info
string_append	libiberty/cplus-dem.c	/^string_append (string *p, const char *s)$/;"	f	file:
string_append	libiberty/d-demangle.c	/^string_append (string *p, const char *s)$/;"	f	file:
string_append_template_idx	libiberty/cplus-dem.c	/^string_append_template_idx (string *s, int idx)$/;"	f	file:
string_appendf	gdb/common/common-utils.c	/^string_appendf (std::string &str, const char *fmt, ...)$/;"	f
string_appendn	libiberty/cplus-dem.c	/^string_appendn (string *p, const char *s, int n)$/;"	f	file:
string_appendn	libiberty/d-demangle.c	/^string_appendn (string *p, const char *s, int n)$/;"	f	file:
string_appends	libiberty/cplus-dem.c	/^string_appends (string *p, string *s)$/;"	f	file:
string_arg	gdb/common/format.h	/^    string_arg, wide_string_arg, wide_char_arg,$/;"	e	enum:argclass
string_array_property	sim/common/hw-properties.h	/^  string_array_property,$/;"	e	enum:__anon639
string_array_property	sim/ppc/device.h	/^  string_array_property,$/;"	e	enum:__anon973
string_char_type	gdb/language.h	/^  struct type *string_char_type;$/;"	m	struct:language_arch_info	typeref:struct:language_arch_info::type
string_clear	libiberty/cplus-dem.c	/^string_clear (string *s)$/;"	f	file:
string_delete	libiberty/cplus-dem.c	/^string_delete (string *s)$/;"	f	file:
string_delete	libiberty/d-demangle.c	/^string_delete (string *s)$/;"	f	file:
string_desc	intl/gmo.h	/^struct string_desc$/;"	s
string_entry	opcodes/ia64-gen.c	/^struct string_entry$/;"	s	file:
string_exp	gdb/c-exp.y	/^string_exp:$/;"	l
string_exp	gdb/go-exp.y	/^string_exp:$/;"	l
string_file	gdb/ui-file.h	/^  string_file () {}$/;"	f	class:string_file
string_file	gdb/ui-file.h	/^class string_file : public ui_file$/;"	c
string_find_incomplete_keyword_at_end	gdb/linespec.c	/^string_find_incomplete_keyword_at_end (const char * const *keywords,$/;"	f	file:
string_function_record	sim/igen/ld-insn.c	/^  string_function_record,$/;"	e	enum:__anon591	file:
string_functions	gdb/guile/scm-string.c	/^static const scheme_function string_functions[] =$/;"	v	file:
string_hash_entry	bfd/ecofflink.c	/^struct string_hash_entry$/;"	s	file:
string_hash_lookup	bfd/ecofflink.c	317;"	d	file:
string_hash_newfunc	bfd/ecofflink.c	/^string_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
string_hash_table	bfd/ecofflink.c	/^struct string_hash_table$/;"	s	file:
string_init	libiberty/cplus-dem.c	/^string_init (string *s)$/;"	f	file:
string_init	libiberty/d-demangle.c	/^string_init (string *s)$/;"	f	file:
string_is_canonical	gdb/dwarf2read.c	/^    unsigned int string_is_canonical : 1;$/;"	m	struct:attribute	file:
string_length	include/som/aout.h	/^  unsigned char string_length[4];$/;"	m	struct:som_external_string_auxhdr
string_length	include/som/internal.h	/^  unsigned int string_length;$/;"	m	struct:som_string_auxhdr
string_length	libiberty/d-demangle.c	/^string_length (string *s)$/;"	f	file:
string_loc	include/som/internal.h	/^  unsigned int string_loc;$/;"	m	struct:som_lst_header
string_loc	include/som/lst.h	/^  unsigned char string_loc[4];$/;"	m	struct:som_external_lst_header
string_lower_bound	gdb/language.h	/^    char string_lower_bound;$/;"	m	struct:language_defn
string_map	gdb/sol-thread.c	/^struct string_map$/;"	s	file:
string_need	libiberty/cplus-dem.c	/^string_need (string *s, int n)$/;"	f	file:
string_need	libiberty/d-demangle.c	/^string_need (string *s, int n)$/;"	f	file:
string_offset	gdb/dbxread.c	/^    int string_offset;$/;"	m	struct:symloc	file:
string_offset	include/aout/ranlib.h	/^	unsigned long string_offset;	\/* In the file *\/$/;"	m	union:symdef::__anon1493
string_or_empty	gdb/completer.c	/^string_or_empty (const char *string)$/;"	f	file:
string_pair	bfd/elf32-xtensa.c	/^struct string_pair$/;"	s	file:
string_prepend	libiberty/cplus-dem.c	/^string_prepend (string *p, const char *s)$/;"	f	file:
string_prepend	libiberty/d-demangle.c	/^string_prepend (string *p, const char *s)$/;"	f	file:
string_prependn	libiberty/cplus-dem.c	/^string_prependn (string *p, const char *s, int n)$/;"	f	file:
string_prependn	libiberty/d-demangle.c	/^string_prependn (string *p, const char *s, int n)$/;"	f	file:
string_prepends	libiberty/cplus-dem.c	/^string_prepends (string *p, string *s)$/;"	f	file:
string_print	gdb/testsuite/gdb.python/py-prettyprint.py	/^class string_print (object):$/;"	c
string_printf	gdb/common/common-utils.c	/^string_printf (const char* fmt, ...)$/;"	f
string_property	sim/common/hw-properties.h	/^  string_property,$/;"	e	enum:__anon639
string_property	sim/ppc/device.h	/^  string_property,$/;"	e	enum:__anon973
string_property_spec	sim/common/hw-properties.h	/^typedef const char *string_property_spec;$/;"	t
string_property_spec	sim/ppc/device.h	/^typedef const char *string_property_spec;$/;"	t
string_ptr	bfd/peicode.h	/^  char *		string_ptr;$/;"	m	struct:__anon1008
string_read_description_xml	gdb/xml-tdesc.c	/^string_read_description_xml (const char *xml)$/;"	f
string_repr	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^typedef struct string_repr$/;"	s	file:
string_repr	gdb/testsuite/gdb.python/py-prettyprint.c	/^typedef struct string_repr$/;"	s	file:
string_repr_error	gdb/python/py-prettyprint.c	/^    string_repr_error,$/;"	e	enum:string_repr_result	file:
string_repr_none	gdb/python/py-prettyprint.c	/^    string_repr_none,$/;"	e	enum:string_repr_result	file:
string_repr_ok	gdb/python/py-prettyprint.c	/^    string_repr_ok$/;"	e	enum:string_repr_result	file:
string_repr_result	gdb/guile/scm-pretty-print.c	/^enum string_repr_result$/;"	g	file:
string_repr_result	gdb/python/py-prettyprint.c	/^enum string_repr_result$/;"	g	file:
string_setlength	libiberty/d-demangle.c	/^string_setlength (string *s, int n)$/;"	f	file:
string_size	include/coff/xcoff.h	/^  size_t string_size;$/;"	m	struct:xcoff_loader_info
string_size	include/som/internal.h	/^  unsigned int string_size;$/;"	m	struct:som_lst_header
string_size	include/som/lst.h	/^  unsigned char string_size[4];$/;"	m	struct:som_external_lst_header
string_space_act	intl/localealias.c	/^static size_t string_space_act;$/;"	v	file:
string_space_max	intl/localealias.c	/^static size_t string_space_max;$/;"	v	file:
string_table	bfd/peicode.h	/^  char *		string_table;$/;"	m	struct:__anon1008
string_table	opcodes/ia64-gen.c	/^} **string_table = NULL;$/;"	v	typeref:struct:string_entry
string_table_offset	gdb/dbxread.c	/^static unsigned string_table_offset;$/;"	v	file:
string_to_core_addr	gdb/utils.c	/^string_to_core_addr (const char *my_string)$/;"	f
string_to_event_location	gdb/location.c	/^string_to_event_location (const char **stringp,$/;"	f
string_to_event_location_basic	gdb/location.c	/^string_to_event_location_basic (const char **stringp,$/;"	f
string_to_explicit_location	gdb/location.c	/^string_to_explicit_location (const char **argp,$/;"	f
string_type	bfd/doc/chew.c	/^} string_type;$/;"	t	typeref:struct:buffer	file:
string_until	readline/doc/texi2html	/^sub string_until {$/;"	s
string_val1	gdb/testsuite/gdb.base/callfuncs.c	/^char *string_val1 = (char *)"string 1";$/;"	v
string_val2	gdb/testsuite/gdb.base/callfuncs.c	/^char *string_val2 = (char *)"string 2";$/;"	v
string_vappendf	gdb/common/common-utils.c	/^string_vappendf (std::string &str, const char *fmt, va_list args)$/;"	f
string_varlist	readline/bind.c	/^} string_varlist[] = {$/;"	v	typeref:struct:__anon2103	file:
string_vprintf	gdb/common/common-utils.c	/^string_vprintf (const char* fmt, va_list args)$/;"	f
string_window	bfd/libaout.h	/^  bfd_window string_window;$/;"	m	struct:aoutdata
stringify	gdb/macroexp.c	/^stringify (struct macro_buffer *dest, const char *arg, int len)$/;"	f	file:
stringify	gdb/tracepoint.c	/^collection_list::stringify ()$/;"	f	class:collection_list
stringify_argv	gdb/common/common-utils.c	/^stringify_argv (const std::vector<char *> &args)$/;"	f
strings	bfd/bfd-in.h	/^  struct bfd_strtab_hash *strings;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_strtab_hash
strings	bfd/bfd-in2.h	/^  struct bfd_strtab_hash *strings;$/;"	m	struct:stab_info	typeref:struct:stab_info::bfd_strtab_hash
strings	bfd/libcoff-in.h	/^  char *strings;$/;"	m	struct:coff_tdata
strings	bfd/libcoff.h	/^  char *strings;$/;"	m	struct:coff_tdata
strings	bfd/merge.c	/^  bfd_boolean strings;$/;"	m	struct:sec_merge_hash	file:
strings	include/coff/xcoff.h	/^  char *strings;$/;"	m	struct:xcoff_loader_info
strings_len	bfd/libcoff-in.h	/^  bfd_size_type strings_len;$/;"	m	struct:coff_tdata
strings_len	bfd/libcoff.h	/^  bfd_size_type strings_len;$/;"	m	struct:coff_tdata
strings_start	bfd/peXXigen.c	/^  bfd_byte * strings_start;$/;"	m	struct:rsrc_regions	file:
strings_test_func	gdb/testsuite/gdb.trace/collection.c	/^int strings_test_func ()$/;"	f
strings_written	bfd/libcoff-in.h	/^  bfd_boolean strings_written;$/;"	m	struct:coff_tdata
strings_written	bfd/libcoff.h	/^  bfd_boolean strings_written;$/;"	m	struct:coff_tdata
stringtab	bfd/som.h	/^  char *stringtab;$/;"	m	struct:somdata
stringtab	gdb/coffread.c	/^static char *stringtab = NULL;$/;"	v	file:
stringtab	gdb/gdb-stabs.h	/^    char *stringtab;		\/* The actual string table *\/$/;"	m	struct:dbx_symfile_info
stringtab_global	gdb/dbxread.c	/^static char *stringtab_global;$/;"	v	file:
stringtab_offset	bfd/som.h	/^  int stringtab_offset;$/;"	m	struct:som_symbol
stringtab_size	bfd/som.h	/^  unsigned stringtab_size;$/;"	m	struct:somdata
stringtab_size	gdb/gdb-stabs.h	/^    int stringtab_size;		\/* Its size *\/$/;"	m	struct:dbx_symfile_info
stringval	gdb/guile/scm-param.c	/^  char *stringval;$/;"	m	union:pascm_variable	file:
stringval	gdb/python/py-param.c	/^  char *stringval;$/;"	m	union:parmpy_variable	file:
strip	include/bfdlink.h	/^  ENUM_BITFIELD (bfd_link_strip) strip : 2;$/;"	m	struct:bfd_link_info
strip_all	include/bfdlink.h	/^  strip_all		\/* Strip all symbols.  *\/$/;"	e	enum:bfd_link_strip
strip_bg_char	gdb/infcmd.c	/^strip_bg_char (const char *args, int *bg_char_p)$/;"	f	class:gdb
strip_debugger	include/bfdlink.h	/^  strip_debugger,	\/* Strip debugging symbols.  *\/$/;"	e	enum:bfd_link_strip
strip_discarded	include/bfdlink.h	/^  unsigned int strip_discarded: 1;$/;"	m	struct:bfd_link_info
strip_leading_path_elements	gdb/utils.c	/^strip_leading_path_elements (const char *path, int n)$/;"	f
strip_none	include/bfdlink.h	/^  strip_none,		\/* Don't strip any symbols.  *\/$/;"	e	enum:bfd_link_strip
strip_some	include/bfdlink.h	/^  strip_some,		\/* keep_hash is the list of symbols to keep.  *\/$/;"	e	enum:bfd_link_strip
strip_trailing_directory_separator	gdb/source.c	/^strip_trailing_directory_separator (char *path)$/;"	f	file:
strip_trailing_newlines	bfd/doc/chew.c	/^strip_trailing_newlines ()$/;"	f	file:
strip_trailing_slashes	gdb/gnulib/import/stripslash.c	/^strip_trailing_slashes (char *file)$/;"	f
stripwhite	readline/examples/fileman.c	/^stripwhite (string)$/;"	f
strlen	gdb/stubs/m32r-stub.c	/^strlen (const unsigned char *src)$/;"	f	file:
strlen	readline/examples/rlfe/os.h	75;"	d
strlen	readline/examples/rlfe/os.h	77;"	d
strlen	readline/examples/rlfe/os.h	83;"	d
strlen	readline/examples/rlfe/os.h	85;"	d
strlvl	include/vms/emh.h	/^  unsigned char strlvl;$/;"	m	struct:vms_emh_mhd
strm	zlib/deflate.h	/^    z_streamp strm;      \/* pointer back to this zlib stream *\/$/;"	m	struct:internal_state
strm	zlib/gzguts.h	/^    z_stream strm;          \/* stream structure in-place (not a pointer) *\/$/;"	m	struct:__anon985
strm	zlib/inflate.h	/^    z_streamp strm;             \/* pointer back to this zlib stream *\/$/;"	m	struct:inflate_state
strm	zlib/test/minigzip.c	/^    z_stream strm;$/;"	m	struct:gzFile_s	file:
strm_r	zlib/contrib/inflate86/inffast.S	/^#define strm_r  %eax$/;"	d
strm_r	zlib/contrib/inflate86/inffast.S	/^#define strm_r  %esi$/;"	d
strm_sp	zlib/contrib/inflate86/inffast.S	/^#define strm_sp        88 \/* first arg: z_stream * (local_var_size + 24) *\/$/;"	d
strncasecmp	libiberty/strncasecmp.c	/^strncasecmp(const char *s1, const char *s2, register size_t n)$/;"	f
strncmp	libiberty/strncmp.c	/^strncmp(const char *s1, const char *s2, register size_t n)$/;"	f
strncmp_iw	gdb/utils.c	/^strncmp_iw (const char *string1, const char *string2, size_t string2_len)$/;"	f
strncmp_iw_mode	gdb/utils.h	/^enum class strncmp_iw_mode$/;"	c
strncmp_iw_with_mode	gdb/utils.c	/^strncmp_iw_with_mode (const char *string1, const char *string2,$/;"	f
strndup	libiberty/strndup.c	/^strndup (const char *s, size_t n)$/;"	f
strneq	bfd/ecoff.c	48;"	d	file:
strneq	include/opcode/cr16.h	428;"	d
strneq	opcodes/arm-dis.c	42;"	d	file:
strneq	opcodes/score-dis.c	485;"	d	file:
strneq	opcodes/score7-dis.c	41;"	d	file:
strnlen	libiberty/strnlen.c	/^strnlen (const char *s, size_t maxlen)$/;"	f
strnlen1	gdb/gnulib/import/strnlen1.c	/^strnlen1 (const char *string, size_t maxlen)$/;"	f
strnswap	sim/sh/interp.c	/^strnswap (int str, int len)$/;"	f	file:
stroff	bfd/mach-o.h	/^  unsigned int stroff;$/;"	m	struct:bfd_mach_o_symtab_command
stroff	bfd/mach-o.h	/^  unsigned long stroff;$/;"	m	struct:bfd_mach_o_str_command
stroff	include/mach-o/external.h	/^  unsigned char stroff[4];	\/* File offset of the string table.  *\/$/;"	m	struct:mach_o_symtab_command_external
strprefix	gdb/remote.c	/^strprefix (const char *p, const char *pend, const char *prefix)$/;"	f	file:
strrchr	libiberty/strrchr.c	/^strrchr (register const char *s, int c)$/;"	f
strrevcmp	bfd/elf-strtab.c	/^strrevcmp (const void *a, const void *b)$/;"	f	file:
strrevcmp	bfd/merge.c	/^strrevcmp (const void *a, const void *b)$/;"	f	file:
strrevcmp_align	bfd/merge.c	/^strrevcmp_align (const void *a, const void *b)$/;"	f	file:
strs	bfd/syms.c	/^  bfd_byte *strs;$/;"	m	struct:stab_find_info	file:
strsec	bfd/syms.c	/^  asection *strsec;$/;"	m	struct:stab_find_info	file:
strsignal	libiberty/strsignal.c	/^strsignal (int signo)$/;"	f
strsigno	libiberty/strsignal.c	/^strsigno (int signo)$/;"	f
strsize	bfd/mach-o.h	/^  unsigned int strsize;$/;"	m	struct:bfd_mach_o_symtab_command
strsize	include/mach-o/external.h	/^  unsigned char strsize[4];	\/* String table size.  *\/$/;"	m	struct:mach_o_symtab_command_external
strstart	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define strstart         [ rcx + dsStrStart]$/;"	d
strstart	zlib/contrib/masmx64/gvmat64.asm	/^strstart        equ [ rcx + dsStrStart]$/;"	d
strstart	zlib/deflate.h	/^    uInt strstart;               \/* start of string to insert *\/$/;"	m	struct:internal_state
strstr	gdb/gnulib/import/strstr.c	/^strstr (const char *haystack_start, const char *needle_start)$/;"	f
strstr	libiberty/strstr.c	/^strstr (const char *s1, const char *s2)$/;"	f
strswaplen	sim/sh/interp.c	/^strswaplen (int str)$/;"	f	file:
strtab	bfd/aoutx.h	/^  struct bfd_strtab_hash *strtab;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::bfd_strtab_hash
strtab	bfd/elf-bfd.h	/^  struct elf_sym_strtab *strtab;$/;"	m	struct:elf_link_hash_table	typeref:struct:elf_link_hash_table::elf_sym_strtab
strtab	bfd/libcoff-in.h	/^  struct bfd_strtab_hash *strtab;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::bfd_strtab_hash
strtab	bfd/libcoff.h	/^  struct bfd_strtab_hash *strtab;$/;"	m	struct:coff_final_link_info	typeref:struct:coff_final_link_info::bfd_strtab_hash
strtab	bfd/mach-o.h	/^  char *strtab;$/;"	m	struct:bfd_mach_o_symtab_command
strtab	bfd/pdp11.c	/^  struct bfd_strtab_hash *strtab;$/;"	m	struct:aout_final_link_info	typeref:struct:aout_final_link_info::bfd_strtab_hash	file:
strtab	bfd/xcofflink.c	/^  struct bfd_strtab_hash *strtab;$/;"	m	struct:xcoff_final_link_info	typeref:struct:xcoff_final_link_info::bfd_strtab_hash	file:
strtab_hash_entry	bfd/hash.c	/^struct strtab_hash_entry$/;"	s	file:
strtab_hash_lookup	bfd/hash.c	755;"	d	file:
strtab_hash_newfunc	bfd/hash.c	/^strtab_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
strtab_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr strtab_hdr;$/;"	m	struct:elf_obj_tdata
strtab_ptr	bfd/elf-bfd.h	/^  struct elf_strtab_hash *strtab_ptr;$/;"	m	struct:output_elf_obj_tdata	typeref:struct:output_elf_obj_tdata::elf_strtab_hash
strtab_save	bfd/elf-strtab.c	/^struct strtab_save$/;"	s	file:
strtab_section	bfd/elf-bfd.h	/^  unsigned int shstrtab_section, strtab_section;$/;"	m	struct:output_elf_obj_tdata
strtabcount	bfd/elf-bfd.h	/^  bfd_size_type strtabcount;$/;"	m	struct:elf_link_hash_table
strtablen	opcodes/ia64-gen.c	/^int strtablen = 0;$/;"	v
strtabsize	bfd/elf-bfd.h	/^  bfd_size_type strtabsize;$/;"	m	struct:elf_link_hash_table
strtabtotlen	opcodes/ia64-gen.c	/^int strtabtotlen = 0;$/;"	v
strtbl	gdb/xcoffread.c	/^    char *strtbl;$/;"	m	struct:coff_symfile_info	file:
strtime	zlib/contrib/untgz/untgz.c	/^char *strtime (time_t *t)$/;"	f
strtod	libiberty/strtod.c	/^strtod (char *str, char **ptr)$/;"	f
strtoerrno	libiberty/strerror.c	/^strtoerrno (const char *name)$/;"	f
strtoimax	gdb/gnulib/import/inttypes.in.h	/^_GL_CXXALIASWARN (strtoimax);$/;"	v
strtoimax	gdb/gnulib/import/inttypes.in.h	1088;"	d
strtoimax	gdb/gnulib/import/inttypes.in.h	1089;"	d
strtoimax	gdb/gnulib/import/inttypes.in.h	1096;"	d
strtoimax	gdb/gnulib/import/inttypes.in.h	1104;"	d
strtok_r	gdb/gnulib/import/strtok_r.c	26;"	d	file:
strtol	libiberty/strtol.c	/^strtol(const char *nptr, char **endptr, register int base)$/;"	f
strtoll	libiberty/strtoll.c	/^strtoll(const char *nptr, char **endptr, register int base)$/;"	f
strtosigno	libiberty/strsignal.c	/^strtosigno (const char *name)$/;"	f
strtoul	libiberty/strtoul.c	/^strtoul(const char *nptr, char **endptr, register int base)$/;"	f
strtoull	libiberty/strtoull.c	/^strtoull(const char *nptr, char **endptr, register int base)$/;"	f
strtoulst	gdb/common/common-utils.c	/^strtoulst (const char *num, const char **trailer, int base)$/;"	f
strtoumax	gdb/gnulib/import/inttypes.in.h	/^_GL_CXXALIASWARN (strtoumax);$/;"	v
strtoumax	gdb/gnulib/import/inttypes.in.h	1114;"	d
strtoumax	gdb/gnulib/import/inttypes.in.h	1115;"	d
strtoumax	gdb/gnulib/import/inttypes.in.h	1122;"	d
strtoumax	gdb/gnulib/import/inttypes.in.h	1130;"	d
struct01	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct01) = { { 'a' }, {}, { { '1' } } };$/;"	v
struct01	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct01) = { {}, { { 'a' } } };$/;"	v
struct01	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { ES(es1); struct { struct { tA a; } s1; } s2; };$/;"	s	file:
struct01	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct01 { struct { tA a; } s1; ES (e1); struct { struct { tB b; } s2;} s3;};$/;"	s	file:
struct02	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct02) = { 'a', { { {} } } };$/;"	v
struct02	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct02) = { { { 'a' }, {} }, { { '1' } }, {} };$/;"	v
struct02	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { struct { struct { tA a; } s1; ES(e1); } s2; struct { struct { tB b; } s3;} s4; ES(e2);};$/;"	s	file:
struct02	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct02 { tA a; struct { struct { ES(es1); } s1; } s2; };$/;"	s	file:
struct03	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct03) = { { { {} } }, {}, { { 'a' } } };$/;"	v
struct03	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct03) = { {}, 'a', {}, { { '1' } } };$/;"	v
struct03	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { ES(e1); tA a; ES (e2); struct { struct { tB b; } s2;} s3;};$/;"	s	file:
struct03	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct03 { struct { struct { ES(es1); } s1; } s2; ES(es1); struct { struct { tA a; } s3; } s4;};$/;"	s	file:
struct04	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct04) = { {}, {}, 'a', {} };$/;"	v
struct04	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^REF_VAL(struct04) = { {}, {}, { { { 'a', {}, '1'} } } } ;$/;"	v
struct04	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(e1); ES (e2); struct { struct { struct { tA a; struct { ES(e3); } s1; tB b; } s2; } s3;} s4;};$/;"	s	file:
struct04	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^struct struct04 { ES(es1); ES(es2); tA a; ES(es3); };$/;"	s	file:
struct1	gdb/testsuite/gdb.base/callfuncs.c	/^struct struct1 {$/;"	s	file:
struct1	gdb/testsuite/gdb.base/structs.c	/^struct  struct1 {tA a;};$/;"	s	file:
struct1	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:foo
struct1	gdb/testsuite/gdb.reverse/watch-reverse.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:foo
struct10	gdb/testsuite/gdb.base/structs.c	/^struct struct10 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; };$/;"	s	file:
struct11	gdb/testsuite/gdb.base/structs.c	/^struct struct11 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; };$/;"	s	file:
struct12	gdb/testsuite/gdb.base/structs.c	/^struct struct12 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; };$/;"	s	file:
struct13	gdb/testsuite/gdb.base/structs.c	/^struct struct13 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; };$/;"	s	file:
struct14	gdb/testsuite/gdb.base/structs.c	/^struct struct14 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; };$/;"	s	file:
struct15	gdb/testsuite/gdb.base/structs.c	/^struct struct15 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; };$/;"	s	file:
struct16	gdb/testsuite/gdb.base/structs.c	/^struct struct16 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; };$/;"	s	file:
struct17	gdb/testsuite/gdb.base/structs.c	/^struct struct17 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; };$/;"	s	file:
struct18	gdb/testsuite/gdb.base/structs.c	/^struct struct18 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; tJ j; tK k; tL l; tM m; tN n; tO o; tP p; tQ q; tR r; };$/;"	s	file:
struct2	gdb/testsuite/gdb.base/structs.c	/^struct  struct2 {tA a; tB b;};$/;"	s	file:
struct2	gdb/testsuite/gdb.base/watchpoint.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
struct2	gdb/testsuite/gdb.reverse/watch-reverse.c	/^struct foo struct1, struct2, *ptr1, *ptr2;$/;"	v	typeref:struct:
struct3	gdb/testsuite/gdb.base/structs.c	/^struct  struct3 {tA a; tB b; tC c; };$/;"	s	file:
struct4	gdb/testsuite/gdb.base/structs.c	/^struct  struct4 {tA a; tB b; tC c; tD d; };$/;"	s	file:
struct5	gdb/testsuite/gdb.base/structs.c	/^struct  struct5 {tA a; tB b; tC c; tD d; tE e; };$/;"	s	file:
struct6	gdb/testsuite/gdb.base/structs.c	/^struct  struct6 {tA a; tB b; tC c; tD d; tE e; tF f; };$/;"	s	file:
struct7	gdb/testsuite/gdb.base/structs.c	/^struct  struct7 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; };$/;"	s	file:
struct8	gdb/testsuite/gdb.base/structs.c	/^struct  struct8 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; };$/;"	s	file:
struct9	gdb/testsuite/gdb.base/structs.c	/^struct  struct9 {tA a; tB b; tC c; tD d; tE e; tF f; tG g; tH h; tI i; };$/;"	s	file:
struct_a	gdb/testsuite/gdb.trace/unavailable.cc	/^  StructA struct_a;$/;"	m	struct:StructB	file:
struct_addr	gdb/infcall.c	/^  CORE_ADDR struct_addr;$/;"	m	struct:call_return_meta_info	file:
struct_b	gdb/testsuite/gdb.trace/unavailable.cc	/^struct StructB struct_b;$/;"	v	typeref:struct:StructB
struct_convention	gdb/i386-tdep.c	/^static const char *struct_convention = default_struct_convention;$/;"	v	file:
struct_expr	gdb/rust-exp.y	/^struct_expr:$/;"	l
struct_expr_list	gdb/rust-exp.y	/^struct_expr_list:$/;"	l
struct_expr_tail	gdb/rust-exp.y	/^struct_expr_tail:$/;"	l
struct_field_img	gdb/gdb-gdb.py	/^    def struct_field_img(self, fieldno):$/;"	m	class:StructMainTypePrettyPrinter
struct_field_location_img	gdb/gdb-gdb.py	/^    def struct_field_location_img(self, field_val):$/;"	m	class:StructMainTypePrettyPrinter
struct_in_ns2_incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^  struct struct_in_ns2_incomplete_scope_colon_test$/;"	s	namespace:ns2_incomplete_scope_colon_test	file:
struct_incomplete_scope_colon_test	gdb/testsuite/gdb.linespec/cpls.cc	/^struct struct_incomplete_scope_colon_test$/;"	s	file:
struct_libtype_empty	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_empty$/;"	s	file:
struct_libtype_empty	gdb/testsuite/gdb.base/type-opaque-main.c	/^struct struct_libtype_empty$/;"	s	file:
struct_libtype_empty_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_empty struct_libtype_empty_use;$/;"	v	typeref:struct:struct_libtype_empty
struct_libtype_filled	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_filled$/;"	s	file:
struct_libtype_filled	gdb/testsuite/gdb.base/type-opaque-main.c	/^struct struct_libtype_filled$/;"	s	file:
struct_libtype_filled_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_filled struct_libtype_filled_use;$/;"	v	typeref:struct:struct_libtype_filled
struct_libtype_opaque	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_opaque$/;"	s	file:
struct_libtype_opaque_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^struct struct_libtype_opaque struct_libtype_opaque_use;$/;"	v	typeref:struct:struct_libtype_opaque
struct_object	gdb/testsuite/gdb.compile/compile.c	/^volatile struct struct_type struct_object;$/;"	v	typeref:struct:struct_type
struct_of_vector_func	gdb/testsuite/gdb.arch/altivec-abi.c	/^struct_of_vector_func (struct test_vec_struct vector_struct)$/;"	f
struct_param_single_reg_loc	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^struct_param_single_reg_loc:$/;"	l
struct_param_two_reg_pieces	gdb/testsuite/gdb.dwarf2/dw2-op-out-param.S	/^struct_param_two_reg_pieces:$/;"	l
struct_return	gdb/arm-tdep.h	/^  enum struct_return struct_return;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::struct_return
struct_return	gdb/arm-tdep.h	/^enum struct_return$/;"	g
struct_return	gdb/i386-tdep.h	/^  enum struct_return struct_return;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::struct_return
struct_return	gdb/i386-tdep.h	/^enum struct_return$/;"	g
struct_return	gdb/m68k-tdep.h	/^  enum struct_return struct_return;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::struct_return
struct_return	gdb/m68k-tdep.h	/^enum struct_return$/;"	g
struct_return_convention	gdb/value.c	/^struct_return_convention (struct gdbarch *gdbarch,$/;"	f
struct_return_p	gdb/infcall.c	/^  int struct_return_p;$/;"	m	struct:call_return_meta_info	file:
struct_return_p	gdb/sparc-tdep.h	/^  int struct_return_p;$/;"	m	struct:sparc_frame_cache
struct_return_regnum	gdb/frv-tdep.h	/^  struct_return_regnum = 3,$/;"	e	enum:__anon1757
struct_stat64	gdb/gnulib/import/glob.c	77;"	d	file:
struct_stat64	gdb/gnulib/import/glob.c	82;"	d	file:
struct_stat64	gdb/gnulib/import/tempname.c	62;"	d	file:
struct_stat64	gdb/gnulib/import/tempname.c	64;"	d	file:
struct_type	gdb/testsuite/gdb.compile/compile.c	/^struct struct_type {$/;"	s	file:
struct_union_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute struct_union_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
struct_union_children	gdb/xml-tdesc.c	/^static const struct gdb_xml_element struct_union_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
struct_val1	gdb/testsuite/gdb.base/callfuncs.c	/^} struct_val1 ={ 'x', 87, 76, 51, 2.1234, 9.876, "foo", 3.0F + 3.0Fi,$/;"	v	typeref:struct:struct1
struct_value_regnum	gdb/m68k-tdep.h	/^  int struct_value_regnum;$/;"	m	struct:gdbarch_tdep
struct_with_const_overload	gdb/testsuite/gdb.linespec/cpls.cc	/^struct struct_with_const_overload$/;"	s	file:
struct_with_private_typedef	gdb/testsuite/gdb.cp/classes.cc	/^struct struct_with_private_typedef$/;"	s	file:
struct_with_private_typedef_s	gdb/testsuite/gdb.cp/classes.cc	/^struct_with_private_typedef struct_with_private_typedef_s;$/;"	v
struct_with_protected_typedef	gdb/testsuite/gdb.cp/classes.cc	/^struct struct_with_protected_typedef$/;"	s	file:
struct_with_protected_typedef_s	gdb/testsuite/gdb.cp/classes.cc	/^struct_with_protected_typedef struct_with_protected_typedef_s;$/;"	v
struct_with_public_typedef	gdb/testsuite/gdb.cp/classes.cc	/^struct struct_with_public_typedef$/;"	s	file:
struct_with_public_typedef_s	gdb/testsuite/gdb.cp/classes.cc	/^struct_with_public_typedef struct_with_public_typedef_s;$/;"	v
struct_with_vector_1	gdb/testsuite/gdb.base/gnu_vector.c	/^} struct_with_vector_1;$/;"	v	typeref:struct:__anon1968
structarg	gdb/testsuite/gdb.base/shr1.c	/^int structarg(struct s x)$/;"	f
structure_size	gdb/bcache.c	/^  long structure_size;	\/* total size of bcache, including infrastructure *\/$/;"	m	struct:bcache	file:
strverscmp	libiberty/strverscmp.c	/^strverscmp (const char *s1, const char *s2)$/;"	f
strwinerror	gdb/gdbserver/win32-low.c	/^strwinerror (DWORD error)$/;"	f
strwinerror	zlib/minigzip.c	/^static char *strwinerror (error)$/;"	f	file:
strwinerror	zlib/test/minigzip.c	/^static char *strwinerror (error)$/;"	f	file:
strx	include/som/internal.h	/^  unsigned int strx;$/;"	m	struct:som_name_pt
sts_byte	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sts_byte:$/;"	l
sts_byte_sp	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sts_byte_sp:$/;"	l
sts_halfword	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sts_halfword:$/;"	l
stscm_del_objfile_symtabs	gdb/guile/scm-symtab.c	/^stscm_del_objfile_symtabs (struct objfile *objfile, void *datum)$/;"	f	file:
stscm_eq_symtab_smob	gdb/guile/scm-symtab.c	/^stscm_eq_symtab_smob (const void *ap, const void *bp)$/;"	f	file:
stscm_free_symtab_smob	gdb/guile/scm-symtab.c	/^stscm_free_symtab_smob (SCM self)$/;"	f	file:
stscm_get_sal_arg	gdb/guile/scm-symtab.c	/^stscm_get_sal_arg (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
stscm_get_sal_smob_arg	gdb/guile/scm-symtab.c	/^stscm_get_sal_smob_arg (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
stscm_get_symtab_arg_unsafe	gdb/guile/scm-symtab.c	/^stscm_get_symtab_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
stscm_get_symtab_smob_arg_unsafe	gdb/guile/scm-symtab.c	/^stscm_get_symtab_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
stscm_get_valid_sal_smob_arg	gdb/guile/scm-symtab.c	/^stscm_get_valid_sal_smob_arg (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
stscm_get_valid_symtab_smob_arg_unsafe	gdb/guile/scm-symtab.c	/^stscm_get_valid_symtab_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
stscm_hash_symtab_smob	gdb/guile/scm-symtab.c	/^stscm_hash_symtab_smob (const void *p)$/;"	f	file:
stscm_is_sal	gdb/guile/scm-symtab.c	/^stscm_is_sal (SCM scm)$/;"	f	file:
stscm_is_symtab	gdb/guile/scm-symtab.c	/^stscm_is_symtab (SCM scm)$/;"	f	file:
stscm_is_valid	gdb/guile/scm-symtab.c	/^stscm_is_valid (symtab_smob *st_smob)$/;"	f	file:
stscm_make_sal_smob	gdb/guile/scm-symtab.c	/^stscm_make_sal_smob (void)$/;"	f	file:
stscm_make_symtab_smob	gdb/guile/scm-symtab.c	/^stscm_make_symtab_smob (void)$/;"	f	file:
stscm_mark_symtab_invalid	gdb/guile/scm-symtab.c	/^stscm_mark_symtab_invalid (void **slot, void *info)$/;"	f	file:
stscm_objfile_data_key	gdb/guile/scm-symtab.c	/^static const struct objfile_data *stscm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
stscm_objfile_symtab_map	gdb/guile/scm-symtab.c	/^stscm_objfile_symtab_map (struct symtab *symtab)$/;"	f	file:
stscm_print_sal_smob	gdb/guile/scm-symtab.c	/^stscm_print_sal_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
stscm_print_symtab_smob	gdb/guile/scm-symtab.c	/^stscm_print_symtab_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
stscm_sal_is_valid	gdb/guile/scm-symtab.c	/^stscm_sal_is_valid (sal_smob *s_smob)$/;"	f	file:
stscm_scm_from_sal	gdb/guile/scm-symtab.c	/^stscm_scm_from_sal (struct symtab_and_line sal)$/;"	f
stscm_scm_from_symtab	gdb/guile/scm-symtab.c	/^stscm_scm_from_symtab (struct symtab *symtab)$/;"	f
stt	bfd/som.c	/^static const struct section_to_type stt[] =$/;"	v	typeref:struct:section_to_type	file:
stt	bfd/syms.c	/^static const struct section_to_type stt[] =$/;"	v	typeref:struct:section_to_type	file:
stub	gdb/testsuite/gdb.base/attach-pie-misread.c	/^const char stub[] = {$/;"	v
stub	include/coff/go32exe.h	/^    char stub[GO32_STUBSIZE]; \/* the stub to load the image *\/$/;"	m	struct:external_filehdr_go32_exe
stub	include/hp-symtab.h	/^  unsigned int	 stub:      1;  \/* bodyless function            *\/$/;"	m	struct:quick_procedure
stub_addr	bfd/elf32-spu.c	/^  bfd_vma stub_addr;$/;"	m	struct:got_entry	file:
stub_bfd	bfd/elf32-arm.c	/^  bfd *stub_bfd;$/;"	m	struct:elf32_arm_link_hash_table	file:
stub_bfd	bfd/elf32-avr.c	/^  bfd *stub_bfd;$/;"	m	struct:elf32_avr_link_hash_table	file:
stub_bfd	bfd/elf32-hppa.c	/^  bfd *stub_bfd;$/;"	m	struct:elf32_hppa_link_hash_table	file:
stub_bfd	bfd/elf32-m68hc1x.h	/^  bfd *stub_bfd;$/;"	m	struct:m68hc11_elf_link_hash_table
stub_bfd	bfd/elf32-metag.c	/^  bfd *stub_bfd;$/;"	m	struct:elf_metag_link_hash_table	file:
stub_bfd	bfd/elf32-nios2.c	/^    bfd *stub_bfd;$/;"	m	struct:elf32_nios2_link_hash_table	file:
stub_bfd	bfd/elf32-xgate.h	/^  bfd *stub_bfd;$/;"	m	struct:xgate_elf_link_hash_table
stub_bfd	bfd/elf64-ppc.h	/^  bfd *stub_bfd;$/;"	m	struct:ppc64_elf_params
stub_bfd	bfd/elfnn-aarch64.c	/^  bfd *stub_bfd;$/;"	m	struct:elf_aarch64_link_hash_table	file:
stub_bytes	bfd/coff-stgo32.c	/^static const unsigned char stub_bytes[GO32_STUBSIZE] =$/;"	v	file:
stub_cache	bfd/elf32-arm.c	/^  struct elf32_arm_stub_hash_entry *stub_cache;$/;"	m	struct:elf32_arm_link_hash_entry	typeref:struct:elf32_arm_link_hash_entry::elf32_arm_stub_hash_entry	file:
stub_cache	bfd/elf64-ppc.c	/^    struct ppc_stub_hash_entry *stub_cache;$/;"	m	union:ppc_link_hash_entry::__anon1172	typeref:struct:ppc_link_hash_entry::__anon1172::ppc_stub_hash_entry	file:
stub_cache	bfd/elfnn-aarch64.c	/^  struct elf_aarch64_stub_hash_entry *stub_cache;$/;"	m	struct:elf_aarch64_link_hash_entry	typeref:struct:elf_aarch64_link_hash_entry::elf_aarch64_stub_hash_entry	file:
stub_count	bfd/elf32-spu.c	/^  unsigned int *stub_count;$/;"	m	struct:spu_link_hash_table	file:
stub_count	bfd/elf64-ppc.c	/^  unsigned long stub_count[ppc_stub_global_entry];$/;"	m	struct:ppc_link_hash_table	file:
stub_def	bfd/elf32-arm.c	/^} stub_def;$/;"	t	typeref:struct:__anon1128	file:
stub_definitions	bfd/elf32-arm.c	/^static const stub_def stub_definitions[] =$/;"	v	file:
stub_eh_frame_size	bfd/elf64-ppc.c	/^stub_eh_frame_size (struct map_stub *group, size_t align)$/;"	f	file:
stub_entry	bfd/elf32-ppc.c	/^static const int stub_entry[] =$/;"	v	file:
stub_err	bfd/elf32-spu.c	/^  unsigned int stub_err : 1;$/;"	m	struct:spu_link_hash_table	file:
stub_error	bfd/elf32-spu.c	/^  stub_error$/;"	e	enum:_stub_type	file:
stub_error	bfd/elf64-ppc.c	/^  unsigned int stub_error:1;$/;"	m	struct:ppc_link_hash_table	file:
stub_globals	bfd/elf64-ppc.c	/^  unsigned long stub_globals;$/;"	m	struct:ppc_link_hash_table	file:
stub_gnu_ifunc_fns	gdb/minsyms.c	/^static const struct gnu_ifunc_fns stub_gnu_ifunc_fns =$/;"	v	typeref:struct:gnu_ifunc_fns	file:
stub_gnu_ifunc_resolve_addr	gdb/minsyms.c	/^stub_gnu_ifunc_resolve_addr (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
stub_gnu_ifunc_resolve_name	gdb/minsyms.c	/^stub_gnu_ifunc_resolve_name (const char *function_name,$/;"	f	file:
stub_gnu_ifunc_resolver_return_stop	gdb/minsyms.c	/^stub_gnu_ifunc_resolver_return_stop (struct breakpoint *b)$/;"	f	file:
stub_gnu_ifunc_resolver_stop	gdb/minsyms.c	/^stub_gnu_ifunc_resolver_stop (struct breakpoint *b)$/;"	f	file:
stub_group	bfd/elf32-arm.c	/^  struct map_stub *stub_group;$/;"	m	struct:elf32_arm_link_hash_table	typeref:struct:elf32_arm_link_hash_table::map_stub	file:
stub_group	bfd/elf32-hppa.c	/^  } *stub_group;$/;"	m	struct:elf32_hppa_link_hash_table	typeref:struct:elf32_hppa_link_hash_table::map_stub	file:
stub_group	bfd/elf32-metag.c	/^  } *stub_group;$/;"	m	struct:elf_metag_link_hash_table	typeref:struct:elf_metag_link_hash_table::map_stub	file:
stub_group	bfd/elf32-nios2.c	/^    } *stub_group;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:struct:elf32_nios2_link_hash_table::map_stub	file:
stub_group	bfd/elfnn-aarch64.c	/^  } *stub_group;$/;"	m	struct:elf_aarch64_link_hash_table	typeref:struct:elf_aarch64_link_hash_table::map_stub	file:
stub_hash_newfunc	bfd/elf32-arm.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-avr.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-hppa.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-m68hc1x.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry, struct bfd_hash_table *table,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-metag.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-nios2.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf32-xgate.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elf64-ppc.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_newfunc	bfd/elfnn-aarch64.c	/^stub_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
stub_hash_table	bfd/elf32-arm.c	/^  struct bfd_hash_table stub_hash_table;$/;"	m	struct:elf32_arm_link_hash_table	typeref:struct:elf32_arm_link_hash_table::bfd_hash_table	file:
stub_hash_table	bfd/elf32-m68hc1x.h	/^  struct bfd_hash_table* stub_hash_table;$/;"	m	struct:m68hc11_elf_link_hash_table	typeref:struct:m68hc11_elf_link_hash_table::bfd_hash_table
stub_hash_table	bfd/elf32-xgate.h	/^  struct bfd_hash_table* stub_hash_table;$/;"	m	struct:xgate_elf_link_hash_table	typeref:struct:xgate_elf_link_hash_table::bfd_hash_table
stub_hash_table	bfd/elf64-ppc.c	/^  struct bfd_hash_table stub_hash_table;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::bfd_hash_table	file:
stub_hash_table	bfd/elfnn-aarch64.c	/^  struct bfd_hash_table stub_hash_table;$/;"	m	struct:elf_aarch64_link_hash_table	typeref:struct:elf_aarch64_link_hash_table::bfd_hash_table	file:
stub_insn_type	bfd/elf32-arm.c	/^enum stub_insn_type$/;"	g	file:
stub_iteration	bfd/elf64-ppc.c	/^  unsigned int stub_iteration;$/;"	m	struct:ppc_link_hash_table	file:
stub_name	bfd/elf32-arm.c	/^  char *stub_name;$/;"	m	struct:a8_erratum_fix	file:
stub_noname_complaint	gdb/gdbtypes.c	/^stub_noname_complaint (void)$/;"	f	file:
stub_offset	bfd/elf32-arm.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
stub_offset	bfd/elf32-avr.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_avr_stub_hash_entry	file:
stub_offset	bfd/elf32-hppa.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_hppa_stub_hash_entry	file:
stub_offset	bfd/elf32-m68hc1x.h	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_m68hc11_stub_hash_entry
stub_offset	bfd/elf32-metag.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf_metag_stub_hash_entry	file:
stub_offset	bfd/elf32-nios2.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
stub_offset	bfd/elf32-xgate.h	/^  bfd_vma stub_offset;$/;"	m	struct:elf32_xgate_stub_hash_entry
stub_offset	bfd/elf64-hppa.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
stub_offset	bfd/elf64-mmix.c	/^    bfd_size_type stub_offset;$/;"	m	struct:_mmix_elf_section_data::pushj_stub_info	file:
stub_offset	bfd/elf64-ppc.c	/^  bfd_vma stub_offset;$/;"	m	struct:ppc_stub_hash_entry	file:
stub_offset	bfd/elfnn-aarch64.c	/^  bfd_vma stub_offset;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
stub_offset	bfd/elfxx-mips.c	/^  bfd_vma stub_offset;$/;"	m	struct:plt_entry	file:
stub_pthread_debug_cmd	gdb/stubs/ia64vms-stub.c	/^stub_pthread_debug_cmd (const char *cmd)$/;"	f	file:
stub_sec	bfd/elf32-arm.c	/^  asection *stub_sec;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
stub_sec	bfd/elf32-arm.c	/^  asection *stub_sec;$/;"	m	struct:map_stub	file:
stub_sec	bfd/elf32-avr.c	/^  asection *stub_sec;$/;"	m	struct:elf32_avr_link_hash_table	file:
stub_sec	bfd/elf32-hppa.c	/^    asection *stub_sec;$/;"	m	struct:elf32_hppa_link_hash_table::map_stub	file:
stub_sec	bfd/elf32-hppa.c	/^  asection *stub_sec;$/;"	m	struct:elf32_hppa_stub_hash_entry	file:
stub_sec	bfd/elf32-m68hc1x.h	/^  asection *stub_sec;$/;"	m	struct:elf32_m68hc11_stub_hash_entry
stub_sec	bfd/elf32-metag.c	/^    asection *stub_sec;$/;"	m	struct:elf_metag_link_hash_table::map_stub	file:
stub_sec	bfd/elf32-metag.c	/^  asection *stub_sec;$/;"	m	struct:elf_metag_stub_hash_entry	file:
stub_sec	bfd/elf32-nios2.c	/^  asection *stub_sec;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
stub_sec	bfd/elf32-spu.c	/^  asection **stub_sec;$/;"	m	struct:spu_link_hash_table	file:
stub_sec	bfd/elf32-xgate.h	/^  asection *stub_sec;$/;"	m	struct:elf32_xgate_stub_hash_entry
stub_sec	bfd/elf64-hppa.c	/^  asection *stub_sec;$/;"	m	struct:elf64_hppa_link_hash_table	file:
stub_sec	bfd/elf64-ppc.c	/^  asection *stub_sec;$/;"	m	struct:map_stub	file:
stub_sec	bfd/elfnn-aarch64.c	/^    asection *stub_sec;$/;"	m	struct:elf_aarch64_link_hash_table::map_stub	file:
stub_sec	bfd/elfnn-aarch64.c	/^  asection *stub_sec;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
stub_section	bfd/elf32-m68hc1x.h	/^  asection* stub_section;$/;"	m	struct:m68hc11_elf_link_hash_table
stub_section	bfd/elf32-xgate.h	/^  asection* stub_section;$/;"	m	struct:xgate_elf_link_hash_table
stub_section	bfd/elfxx-mips.c	/^  asection *stub_section;$/;"	m	struct:mips_elf_la25_stub	file:
stub_size	bfd/elf32-arm.c	/^  int stub_size;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
stub_size	bfd/elf64-mmix.c	/^    bfd_size_type *stub_size;$/;"	m	struct:_mmix_elf_section_data::pushj_stub_info	file:
stub_sp	gdb/stubs/sh-stub.c	/^int *stub_sp;$/;"	v
stub_stack	gdb/stubs/sh-stub.c	/^int stub_stack[stub_stack_size] __attribute__ ((section ("stack"))) = {0};$/;"	v
stub_stack_size	gdb/stubs/sh-stub.c	230;"	d	file:
stub_start	gdb/stubs/ia64vms-stub.c	/^stub_start (unsigned __int64 *progxfer, void *cli_util,$/;"	f	file:
stub_template	bfd/elf32-arm.c	/^  const insn_sequence *stub_template;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
stub_template_size	bfd/elf32-arm.c	/^  int stub_template_size;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
stub_type	bfd/elf32-arm.c	/^  enum elf32_arm_stub_type stub_type;$/;"	m	struct:a8_erratum_fix	typeref:enum:a8_erratum_fix::elf32_arm_stub_type	file:
stub_type	bfd/elf32-arm.c	/^  enum elf32_arm_stub_type stub_type;$/;"	m	struct:elf32_arm_stub_hash_entry	typeref:enum:elf32_arm_stub_hash_entry::elf32_arm_stub_type	file:
stub_type	bfd/elf32-hppa.c	/^  enum elf32_hppa_stub_type stub_type;$/;"	m	struct:elf32_hppa_stub_hash_entry	typeref:enum:elf32_hppa_stub_hash_entry::elf32_hppa_stub_type	file:
stub_type	bfd/elf32-metag.c	/^  enum elf_metag_stub_type stub_type;$/;"	m	struct:elf_metag_stub_hash_entry	typeref:enum:elf_metag_stub_hash_entry::elf_metag_stub_type	file:
stub_type	bfd/elf32-nios2.c	/^  enum elf32_nios2_stub_type stub_type;$/;"	m	struct:elf32_nios2_stub_hash_entry	typeref:enum:elf32_nios2_stub_hash_entry::elf32_nios2_stub_type	file:
stub_type	bfd/elf64-ppc.c	/^  enum ppc_stub_type stub_type;$/;"	m	struct:ppc_stub_hash_entry	typeref:enum:ppc_stub_hash_entry::ppc_stub_type	file:
stub_type	bfd/elfnn-aarch64.c	/^  enum elf_aarch64_stub_type stub_type;$/;"	m	struct:elf_aarch64_stub_hash_entry	typeref:enum:elf_aarch64_stub_hash_entry::elf_aarch64_stub_type	file:
stub_type	gdb/hppa-tdep.h	/^	unsigned int stub_type:4;	\/* 0..3 *\/$/;"	m	struct:unwind_table_entry::__anon1822
stub_unpack_int	gdb/remote.c	/^stub_unpack_int (char *buff, int fieldlength)$/;"	f	file:
stub_unwind	gdb/hppa-tdep.h	/^    stub_unwind;$/;"	m	struct:unwind_table_entry	typeref:struct:unwind_table_entry::__anon1822
stubhex	gdb/remote.c	/^stubhex (int ch)$/;"	f	file:
stubs_size_sum	bfd/elf64-mmix.c	/^    bfd_size_type stubs_size_sum;$/;"	m	struct:_mmix_elf_section_data::pushj_stub_info	file:
stuck_in_jump_pad_callback	gdb/gdbserver/linux-low.c	/^stuck_in_jump_pad_callback (thread_info *thread)$/;"	f	file:
stuff	gdb/testsuite/gdb.base/exprs.c	/^	struct t_struct stuff[1][2][3];$/;"	m	struct:link	typeref:struct:link::t_struct	file:
stuff	gdb/testsuite/gdb.base/exprs.c	/^	struct t_struct stuff[1][2][3];$/;"	m	union:tu_link	typeref:struct:tu_link::t_struct	file:
stuff	gdb/testsuite/gdb.base/ptype.c	/^	struct t_struct stuff[1][2][3];$/;"	m	struct:link	typeref:struct:link::t_struct	file:
stuff	gdb/testsuite/gdb.base/ptype.c	/^	struct t_struct stuff[1][2][3];$/;"	m	union:tu_link	typeref:struct:tu_link::t_struct	file:
stuff	gdb/testsuite/gdb.base/setvar.c	/^	struct t_struct stuff[1][2][3];$/;"	m	struct:link	typeref:struct:link::t_struct	file:
stuff	gdb/testsuite/gdb.base/setvar.c	/^	struct t_struct stuff[1][2][3];$/;"	m	union:tu_link	typeref:struct:tu_link::t_struct	file:
stuff	gdb/testsuite/gdb.base/whatis.c	/^	struct t_struct stuff[1][2][3];$/;"	m	struct:link	typeref:struct:link::t_struct	file:
stuff	gdb/testsuite/gdb.base/whatis.c	/^	struct t_struct stuff[1][2][3];$/;"	m	union:tu_link	typeref:struct:tu_link::t_struct	file:
stuff	sim/sh/gencode.c	/^  const char * const stuff[MAX_NR_STUFF];$/;"	m	struct:__anon484	file:
stur32	sim/aarch64/simulator.c	/^stur32 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
stur64	sim/aarch64/simulator.c	/^stur64 (sim_cpu *cpu, int32_t offset)$/;"	f	file:
sturb	sim/aarch64/simulator.c	/^sturb (sim_cpu *cpu, int32_t offset)$/;"	f	file:
sturh	sim/aarch64/simulator.c	/^sturh (sim_cpu *cpu, int32_t offset)$/;"	f	file:
stxr	sim/aarch64/simulator.c	/^stxr (sim_cpu *cpu)$/;"	f	file:
style	bfd/elf-bfd.h	/^    const char *style;$/;"	m	struct:output_elf_obj_tdata::__anon1045
style	bfd/libcoff-in.h	/^    const char *style;$/;"	m	struct:pe_tdata::__anon1006
style	bfd/libcoff.h	/^    const char *style;$/;"	m	struct:pe_tdata::__anon1010
style	gdb/nat/loongarch-linux-watch.h	/^  enum pt_watch_style style;$/;"	m	struct:pt_watch_regs	typeref:enum:pt_watch_regs::pt_watch_style
style	gdb/nat/mips-linux-watch.h	/^  enum pt_watch_style style;$/;"	m	struct:pt_watch_regs	typeref:enum:pt_watch_regs::pt_watch_style
styp_to_sec_flags	bfd/coffcode.h	/^styp_to_sec_flags (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
styp_to_sec_flags	bfd/coffcode.h	/^styp_to_sec_flags (bfd *abfd,$/;"	f
stype	gdb/go32-nat.c	/^  unsigned       stype:5;$/;"	m	struct:gate_descr	file:
stype	gdb/go32-nat.c	/^  unsigned       stype:5;$/;"	m	struct:seg_descr	file:
sub	gdb/testsuite/gdb.fortran/array-element.f	/^        subr/;"	s
sub	gdb/testsuite/gdb.fortran/multi-dim.f90	/^subr/;"	s
sub	gdb/testsuite/gdb.go/handcall.go	/^func sub (a,b int) (int) {$/;"	f
sub	gdb/testsuite/gdb.pascal/integers.pas	/^function sub(a,b : integer) : integer;$/;"	f
sub	include/demangle.h	/^      struct demangle_component *sub;$/;"	m	struct:demangle_component::__anon1603::__anon1615	typeref:struct:demangle_component::__anon1603::__anon1615::demangle_component
sub	opcodes/z8kgen.c	/^sub (char *x, char c)$/;"	f	file:
sub	sim/ppc/dp-bit.c	/^sub (FLO_type arg_a, FLO_type arg_b)$/;"	f
sub	sim/ppc/dp-bit.c	137;"	d	file:
sub	sim/ppc/dp-bit.c	149;"	d	file:
sub	sim/ppc/dp-bit.c	162;"	d	file:
sub	sim/ppc/dp-bit.c	179;"	d	file:
sub0	include/vms/dcx.h	/^  unsigned char sub0[2];$/;"	m	struct:vms_dcxmap
sub1	gdb/testsuite/gdb.arch/gdb1558.c	/^sub1 ()$/;"	f
sub1	gdb/testsuite/gdb.base/dso2dso-dso1.c	/^sub1 (void)$/;"	f
sub1	gdb/testsuite/gdb.fortran/module.f90	/^        subroutine sub1$/;"	s
sub16	sim/bfin/bfin-sim.c	/^sub16 (SIM_CPU *cpu, bu16 a, bu16 b, bu32 *carry, bu32 *overfl,$/;"	f	file:
sub2	gdb/testsuite/gdb.arch/gdb1558.c	/^sub2 ()$/;"	f
sub2	gdb/testsuite/gdb.base/dso2dso-dso2.c	/^sub2 (void)$/;"	f
sub2	gdb/testsuite/gdb.fortran/module.f90	/^        subroutine sub2$/;"	s
sub3	gdb/testsuite/gdb.fortran/module.f90	/^        subroutine sub3$/;"	s
sub32	sim/aarch64/simulator.c	/^sub32 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
sub32	sim/bfin/bfin-sim.c	/^sub32 (SIM_CPU *cpu, bu32 a, bu32 b, int carry, int sat, int parallel)$/;"	f	file:
sub32_ext	sim/aarch64/simulator.c	/^sub32_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
sub32_shift	sim/aarch64/simulator.c	/^sub32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
sub64	sim/aarch64/simulator.c	/^sub64 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
sub64_ext	sim/aarch64/simulator.c	/^sub64_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
sub64_shift	sim/aarch64/simulator.c	/^sub64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
sub_0bc	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_0bc:$/;"	l
sub_alimmb	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_alimmb:$/;"	l
sub_arr1	gdb/testsuite/gdb.fortran/vla-sub.f90	/^  integer :: sub_arr1(/;"	v	program:vla_sub
sub_arr2	gdb/testsuite/gdb.fortran/vla-sub.f90	/^  real    :: sub_arr2(/;"	v	program:vla_sub
sub_arr3	gdb/testsuite/gdb.fortran/vla-sub.f90	/^  integer :: sub_arr3(/;"	v	program:vla_sub
sub_b_imm8_rdind	sim/testsuite/sim/h8300/subb.s	/^sub_b_imm8_rdind:$/;"	l
sub_b_imm8_rdpostdec	sim/testsuite/sim/h8300/subb.s	/^sub_b_imm8_rdpostdec:$/;"	l
sub_b_imm8_rdpostinc	sim/testsuite/sim/h8300/subb.s	/^sub_b_imm8_rdpostinc:$/;"	l
sub_b_imm8_reg	sim/testsuite/sim/h8300/subb.s	/^sub_b_imm8_reg:$/;"	l
sub_b_reg8_rdind	sim/testsuite/sim/h8300/subb.s	/^sub_b_reg8_rdind:$/;"	l
sub_b_reg8_rdpostdec	sim/testsuite/sim/h8300/subb.s	/^sub_b_reg8_rdpostdec:$/;"	l
sub_b_reg8_rdpostinc	sim/testsuite/sim/h8300/subb.s	/^sub_b_reg8_rdpostinc:$/;"	l
sub_b_reg8_reg8	sim/testsuite/sim/h8300/subb.s	/^sub_b_reg8_reg8:$/;"	l
sub_cc	sim/erc32/exec.c	/^sub_cc(psr, operand1, operand2, result)$/;"	f	file:
sub_compare	opcodes/ia64-gen.c	/^sub_compare (const void *e1, const void *e2)$/;"	f	file:
sub_d6_x_y	opcodes/s12z-dis.c	/^sub_d6_x_y (bfd_vma memaddr ATTRIBUTE_UNUSED, struct disassemble_info* info)$/;"	f	file:
sub_d6_y_x	opcodes/s12z-dis.c	/^sub_d6_y_x (bfd_vma memaddr ATTRIBUTE_UNUSED, struct disassemble_info* info)$/;"	f	file:
sub_ddmmss	include/longlong.h	1169;"	d
sub_ddmmss	include/longlong.h	1187;"	d
sub_ddmmss	include/longlong.h	1406;"	d
sub_ddmmss	include/longlong.h	1468;"	d
sub_ddmmss	include/longlong.h	1582;"	d
sub_ddmmss	include/longlong.h	1622;"	d
sub_ddmmss	include/longlong.h	203;"	d
sub_ddmmss	include/longlong.h	237;"	d
sub_ddmmss	include/longlong.h	355;"	d
sub_ddmmss	include/longlong.h	463;"	d
sub_ddmmss	include/longlong.h	499;"	d
sub_ddmmss	include/longlong.h	550;"	d
sub_ddmmss	include/longlong.h	605;"	d
sub_ddmmss	include/longlong.h	626;"	d
sub_ddmmss	include/longlong.h	759;"	d
sub_ddmmss	include/longlong.h	829;"	d
sub_ddmmss	include/longlong.h	886;"	d
sub_ddmmss	include/longlong.h	947;"	d
sub_ddmmss	include/longlong.h	995;"	d
sub_l_imm16	sim/testsuite/sim/h8300/subl.s	/^sub_l_imm16:			; sub immediate 16-bit value$/;"	l
sub_l_imm3	sim/testsuite/sim/h8300/subl.s	/^sub_l_imm3:			; 3-bit immediate mode only for h8sx$/;"	l
sub_l_imm32	sim/testsuite/sim/h8300/subl.s	/^sub_l_imm32:$/;"	l
sub_list	gdb/guile/scm-cmd.c	/^  struct cmd_list_element *sub_list;$/;"	m	struct:_command_smob	typeref:struct:_command_smob::cmd_list_element	file:
sub_list	gdb/python/py-cmd.c	/^  struct cmd_list_element *sub_list;$/;"	m	struct:cmdpy_object	typeref:struct:cmdpy_object::cmd_list_element	file:
sub_nested_inner	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^  SUBROUTINE sub_nested_inner$/;"	s	program:TestNestedFuncs
sub_nested_outer	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^  SUBROUTINE sub_nested_outer$/;"	s	program:TestNestedFuncs
sub_s_bbc	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_s_bbc:$/;"	l
sub_s_bbu5	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_s_bbu5:$/;"	l
sub_s_cbu3	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_s_cbu3:$/;"	l
sub_s_ne_bbb	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^sub_s_ne_bbb:$/;"	l
sub_system_tib	gdb/windows-tdep.c	/^    uint32_t sub_system_tib;			\/* %fs:0x000c *\/$/;"	m	struct:thread_information_block_32	file:
sub_system_tib	gdb/windows-tdep.c	/^    uint64_t sub_system_tib;			\/* %gs:0x0018 *\/$/;"	m	struct:thread_information_block_64	file:
sub_tests	gdb/testsuite/gdb.disasm/am33.s	/^sub_tests:$/;"	l
sub_tests	gdb/testsuite/gdb.disasm/hppa.s	/^sub_tests$/;"	l
sub_tests	gdb/testsuite/gdb.disasm/mn10200.s	/^sub_tests:$/;"	l
sub_tests	gdb/testsuite/gdb.disasm/mn10300.s	/^sub_tests:$/;"	l
sub_val	sim/igen/gen.c	/^sub_val (insn_uint val, int val_last_pos, int first_pos, int last_pos)$/;"	f	file:
sub_w_imm16	sim/testsuite/sim/h8300/subw.s	/^sub_w_imm16:			; sub.w immediate not available in h8300 mode. $/;"	l
sub_w_imm3	sim/testsuite/sim/h8300/subw.s	/^sub_w_imm3:			; sub.w immediate not available in h8300 mode. $/;"	l
subarray	gdb/testsuite/gdb.fortran/subarray.f	/^        PROGRAM subarray$/;"	p
subb_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subb_tests$/;"	l
subbo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subbo_tests$/;"	l
subclass	gdb/symtab.h	/^  ENUM_BITFIELD (symbol_subclass_kind) subclass : 2;$/;"	m	struct:symbol
subclass	include/opcode/arc.h	/^  insn_subclass_t subclass;$/;"	m	struct:arc_aux_reg
subclass	include/opcode/arc.h	/^  insn_subclass_t subclass;$/;"	m	struct:arc_opcode
subclass	opcodes/arc-dis.c	/^  insn_subclass_t  subclass;$/;"	m	struct:skipclass	file:
subclass1	gdb/testsuite/gdb.python/lib-types.cc	/^  subclass1 (int _x, int _y) : class1 (_x), y (_y) {}$/;"	f	class:subclass1
subclass1	gdb/testsuite/gdb.python/lib-types.cc	/^class subclass1 : public class1$/;"	c	file:
subcode	gdb/gnu-nat.c	/^    int code, subcode;$/;"	m	struct:exc_state	file:
subdf	sim/common/cgen-accfp.c	/^subdf (CGEN_FPU* fpu, DF x, DF y)$/;"	f	file:
subdf	sim/common/cgen-fpu.h	/^  DF (*subdf) (CGEN_FPU*, DF, DF);$/;"	m	struct:cgen_fp_ops
subentries	opcodes/ia64-asmtab.h	/^  short subentries;$/;"	m	struct:ia64_completer_table
subfile	gdb/buildsym.h	/^struct subfile$/;"	s
subfile	gdb/xcoffread.c	/^  struct subfile *subfile;$/;"	m	struct:_inclTable	typeref:struct:_inclTable::subfile	file:
subfile_stack	gdb/buildsym.c	/^static struct subfile_stack *subfile_stack;$/;"	v	typeref:struct:subfile_stack	file:
subfile_stack	gdb/buildsym.c	/^struct subfile_stack$/;"	s	file:
subfiles	gdb/buildsym.c	/^  struct subfile *subfiles;$/;"	m	struct:buildsym_compunit	typeref:struct:buildsym_compunit::subfile	file:
subformat	bfd/libaout.h	/^  enum aout_subformat subformat;$/;"	m	struct:aoutdata	typeref:enum:aoutdata::aout_subformat
subi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subi_tests$/;"	l
subio_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subio_tests$/;"	l
submask	gdb/aarch64-tdep.c	62;"	d	file:
submask	gdb/arch/arm.h	106;"	d
submit_cache_request	sim/frv/profile.c	/^submit_cache_request (CACHE_QUEUE_ELEMENT *q)$/;"	f	file:
subo_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subo_tests$/;"	l
subq_function	gdb/alpha-tdep.c	/^static const int subq_function = 0x29;$/;"	v	file:
subq_opcode	gdb/alpha-tdep.c	/^static const int subq_opcode = 0x10;$/;"	v	file:
subr	gdb/testsuite/gdb.trace/actions-changed.c	/^subr (int parm)$/;"	f
subr	gdb/testsuite/gdb.trace/qtro.c	/^subr (int parm)$/;"	f
subr2	gdb/testsuite/gdb.cp/cttiadd2.cc	/^void subr2()$/;"	f
subr2	gdb/testsuite/gdb.trace/actions-changed.c	/^subr2 (int parm)$/;"	f
subr3	gdb/testsuite/gdb.cp/cttiadd3.cc	/^void subr3()$/;"	f
subrange	gdb/f-exp.y	/^subrange:	':'	%prec ABOVE_COMMA$/;"	l
subrange	gdb/f-exp.y	/^subrange:	':' exp	%prec ABOVE_COMMA$/;"	l
subrange	gdb/f-exp.y	/^subrange:	exp ':'	%prec ABOVE_COMMA$/;"	l
subrange	gdb/f-exp.y	/^subrange:	exp ':' exp	%prec ABOVE_COMMA$/;"	l
subrank	gdb/gdbtypes.h	/^    short subrank;$/;"	m	struct:rank
subrec_offset	bfd/vms.h	/^  unsigned short int subrec_offset;$/;"	m	struct:vms_rec_wr
subroutine	gdb/testsuite/gdb.mi/mi-syn-frame.c	/^subroutine (int in)$/;"	f
subroutine1	gdb/testsuite/gdb.mi/mi-var-child.c	/^subroutine1 (int i, long *l)$/;"	f
subroutine1	gdb/testsuite/gdb.mi/var-cmd.c	/^subroutine1 (int i, long *l)$/;"	f
subs	libiberty/cp-demangle.h	/^  struct demangle_component **subs;$/;"	m	struct:d_info	typeref:struct:d_info::demangle_component
subs	opcodes/ia64-gen.c	/^  int *subs;                        \/* Other classes within this class.  *\/$/;"	m	struct:iclass	file:
subs32	sim/aarch64/simulator.c	/^subs32 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
subs32_ext	sim/aarch64/simulator.c	/^subs32_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
subs32_shift	sim/aarch64/simulator.c	/^subs32_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
subs64	sim/aarch64/simulator.c	/^subs64 (sim_cpu *cpu, uint32_t aimm)$/;"	f	file:
subs64_ext	sim/aarch64/simulator.c	/^subs64_ext (sim_cpu *cpu, Extension extension, uint32_t shift)$/;"	f	file:
subs64_shift	sim/aarch64/simulator.c	/^subs64_shift (sim_cpu *cpu, Shift shift, uint32_t count)$/;"	f	file:
subs_1	sim/testsuite/sim/h8300/subs.s	/^subs_1:	$/;"	l
subs_2	sim/testsuite/sim/h8300/subs.s	/^subs_2:$/;"	l
subs_4	sim/testsuite/sim/h8300/subs.s	/^subs_4:	$/;"	l
subseq_arg	readline/rlprivate.h	/^  int subseq_arg;$/;"	m	struct:__rl_keyseq_context
subseq_retval	readline/rlprivate.h	/^  int subseq_retval;		\/* XXX *\/$/;"	m	struct:__rl_keyseq_context
subset	include/opcode/riscv.h	/^  const char *subset;$/;"	m	struct:riscv_opcode
subset_compare	gdb/utils.c	/^subset_compare (const char *string_to_compare, const char *template_string)$/;"	f
subsf	sim/common/cgen-accfp.c	/^subsf (CGEN_FPU* fpu, SF x, SF y)$/;"	f	file:
subsf	sim/common/cgen-fpu.h	/^  SF (*subsf) (CGEN_FPU*, SF, SF);$/;"	m	struct:cgen_fp_ops
subspace_dict	bfd/som.h	/^  struct som_subspace_dictionary_record *subspace_dict;$/;"	m	struct:som_section_data_struct	typeref:struct:som_section_data_struct::som_subspace_dictionary_record
subspace_index	include/som/aout.h	/^  unsigned char subspace_index[4];$/;"	m	struct:som_external_space_dictionary_record
subspace_index	include/som/internal.h	/^  int subspace_index;$/;"	m	struct:som_space_dictionary_record
subspace_length	include/som/aout.h	/^  unsigned char subspace_length[4];$/;"	m	struct:som_external_subspace_dictionary_record
subspace_length	include/som/internal.h	/^  unsigned int subspace_length;$/;"	m	struct:som_subspace_dictionary_record
subspace_location	include/som/aout.h	/^  unsigned char subspace_location[4];$/;"	m	struct:som_external_header
subspace_location	include/som/internal.h	/^  unsigned int subspace_location;$/;"	m	struct:som_header
subspace_quantity	include/som/aout.h	/^  unsigned char subspace_quantity[4];$/;"	m	struct:som_external_space_dictionary_record
subspace_quantity	include/som/internal.h	/^  unsigned int subspace_quantity;$/;"	m	struct:som_space_dictionary_record
subspace_start	include/som/aout.h	/^  unsigned char subspace_start[4];$/;"	m	struct:som_external_subspace_dictionary_record
subspace_start	include/som/internal.h	/^  unsigned int subspace_start;$/;"	m	struct:som_subspace_dictionary_record
subspace_total	include/som/aout.h	/^  unsigned char subspace_total[4];$/;"	m	struct:som_external_header
subspace_total	include/som/internal.h	/^  unsigned int subspace_total;$/;"	m	struct:som_header
subst_lhs	readline/histexpand.c	/^static char *subst_lhs;$/;"	v	file:
subst_lhs_len	readline/histexpand.c	/^static int subst_lhs_len;$/;"	v	file:
subst_rhs	readline/histexpand.c	/^static char *subst_rhs;$/;"	v	file:
subst_rhs_len	readline/histexpand.c	/^static int subst_rhs_len;$/;"	v	file:
substitute_args	gdb/macroexp.c	/^substitute_args (struct macro_buffer *dest,$/;"	f	file:
substitute_path_component	gdb/utils.c	/^substitute_path_component (char **stringp, const char *from, const char *to)$/;"	f
substitute_path_rule	gdb/source.c	/^struct substitute_path_rule$/;"	s	file:
substitute_path_rule_matches	gdb/source.c	/^substitute_path_rule_matches (const struct substitute_path_rule *rule,$/;"	f	file:
substitute_path_rules	gdb/source.c	/^static struct substitute_path_rule *substitute_path_rules = NULL;$/;"	v	typeref:struct:substitute_path_rule	file:
substitute_prompt	gdb/python/lib/gdb/prompt.py	/^def substitute_prompt(prompt):$/;"	f
substitute_style	readline/doc/texi2html	/^sub substitute_style {$/;"	s
substitute_symbol	gdb/guile/scm-value.c	/^static SCM substitute_symbol;$/;"	v	file:
substring_member_of_array	readline/bind.c	/^substring_member_of_array (string, array)$/;"	f	file:
substruct	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^struct substruct {$/;"	s	file:
substruct	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct substruct {$/;"	s	file:
substruct_test	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^substruct_test (void)$/;"	f
substruct_test	gdb/testsuite/gdb.python/py-prettyprint.c	/^substruct_test (void)$/;"	f
subsystem_mask	include/vms/eihvn.h	/^  unsigned char subsystem_mask[4];$/;"	m	struct:vms_eihvn
subt_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subt_tests$/;"	l
subtf	sim/common/cgen-fpu.h	/^  TF (*subtf) (CGEN_FPU*, TF, TF);$/;"	m	struct:cgen_fp_ops
subto_tests	gdb/testsuite/gdb.disasm/hppa.s	/^subto_tests$/;"	l
subtyp	include/vms/emh.h	/^  unsigned char subtyp[2];$/;"	m	struct:vms_emh_common
subtype	include/hp-symtab.h	/^  dnttpointer subtype;$/;"	m	struct:dntt_type_set
subtype	include/hp-symtab.h	/^  dnttpointer subtype;$/;"	m	struct:dntt_type_subrange
subtype	include/vms/eihd.h	/^  unsigned char subtype[4];$/;"	m	struct:vms_eihd
subx	sim/h8300/writecode.c	/^subx (p)$/;"	f	file:
subx_b_imm8_0	sim/testsuite/sim/h8300/subx.s	/^subx_b_imm8_0:$/;"	l
subx_b_imm8_1	sim/testsuite/sim/h8300/subx.s	/^subx_b_imm8_1:$/;"	l
subx_b_imm8_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_b_imm8_rdind:$/;"	l
subx_b_imm8_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_b_imm8_rdpostdec:$/;"	l
subx_b_reg8_0	sim/testsuite/sim/h8300/subx.s	/^subx_b_reg8_0:$/;"	l
subx_b_reg8_1	sim/testsuite/sim/h8300/subx.s	/^subx_b_reg8_1:$/;"	l
subx_b_reg8_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_b_reg8_rdind:$/;"	l
subx_b_reg8_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_b_reg8_rdpostdec:$/;"	l
subx_b_rsind_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_b_rsind_rdind:$/;"	l
subx_b_rsind_reg8	sim/testsuite/sim/h8300/subx.s	/^subx_b_rsind_reg8:$/;"	l
subx_b_rspostdec_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_b_rspostdec_rdpostdec:$/;"	l
subx_b_rspostdec_reg8	sim/testsuite/sim/h8300/subx.s	/^subx_b_rspostdec_reg8:$/;"	l
subx_l_imm32_0	sim/testsuite/sim/h8300/subx.s	/^subx_l_imm32_0:$/;"	l
subx_l_imm32_1	sim/testsuite/sim/h8300/subx.s	/^subx_l_imm32_1:$/;"	l
subx_l_imm32_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_l_imm32_rdind:$/;"	l
subx_l_imm32_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_l_imm32_rdpostdec:$/;"	l
subx_l_reg32_0	sim/testsuite/sim/h8300/subx.s	/^subx_l_reg32_0:$/;"	l
subx_l_reg32_1	sim/testsuite/sim/h8300/subx.s	/^subx_l_reg32_1:$/;"	l
subx_l_reg32_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_l_reg32_rdind:$/;"	l
subx_l_reg32_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_l_reg32_rdpostdec:$/;"	l
subx_l_rsind_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_l_rsind_rdind:$/;"	l
subx_l_rsind_reg32	sim/testsuite/sim/h8300/subx.s	/^subx_l_rsind_reg32:$/;"	l
subx_l_rspostdec_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_l_rspostdec_rdpostdec:$/;"	l
subx_l_rspostdec_reg32	sim/testsuite/sim/h8300/subx.s	/^subx_l_rspostdec_reg32:$/;"	l
subx_w_imm16_0	sim/testsuite/sim/h8300/subx.s	/^subx_w_imm16_0:$/;"	l
subx_w_imm16_1	sim/testsuite/sim/h8300/subx.s	/^subx_w_imm16_1:$/;"	l
subx_w_imm16_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_w_imm16_rdind:$/;"	l
subx_w_imm16_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_w_imm16_rdpostdec:$/;"	l
subx_w_reg16_0	sim/testsuite/sim/h8300/subx.s	/^subx_w_reg16_0:$/;"	l
subx_w_reg16_1	sim/testsuite/sim/h8300/subx.s	/^subx_w_reg16_1:$/;"	l
subx_w_reg16_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_w_reg16_rdind:$/;"	l
subx_w_reg16_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_w_reg16_rdpostdec:$/;"	l
subx_w_rsind_rdind	sim/testsuite/sim/h8300/subx.s	/^subx_w_rsind_rdind:$/;"	l
subx_w_rsind_reg16	sim/testsuite/sim/h8300/subx.s	/^subx_w_rsind_reg16:$/;"	l
subx_w_rspostdec_rdpostdec	sim/testsuite/sim/h8300/subx.s	/^subx_w_rspostdec_rdpostdec:$/;"	l
subx_w_rspostdec_reg16	sim/testsuite/sim/h8300/subx.s	/^subx_w_rspostdec_reg16:$/;"	l
subxf	sim/common/cgen-fpu.h	/^  XF (*subxf) (CGEN_FPU*, XF, XF);$/;"	m	struct:cgen_fp_ops
succeed	libiberty/regex.c	/^  succeed,$/;"	e	enum:__anon1180	file:
succeed_n	libiberty/regex.c	/^  succeed_n,$/;"	e	enum:__anon1180	file:
success	sim/testsuite/d10v-elf/t-dbt.s	/^success:$/;"	l
success	sim/testsuite/d10v-elf/t-rdt.s	/^success:$/;"	l
success	sim/testsuite/d10v-elf/t-rte.s	/^success:$/;"	l
successor	intl/loadinfo.h	/^  struct loaded_l10nfile *successor[1];$/;"	m	struct:loaded_l10nfile	typeref:struct:loaded_l10nfile::loaded_l10nfile
suffix	bfd/elf-strtab.c	/^    struct elf_strtab_hash_entry *suffix;$/;"	m	union:elf_strtab_hash_entry::__anon1166	typeref:struct:elf_strtab_hash_entry::__anon1166::elf_strtab_hash_entry	file:
suffix	bfd/merge.c	/^    struct sec_merge_hash_entry *suffix;$/;"	m	union:sec_merge_hash_entry::__anon1123	typeref:struct:sec_merge_hash_entry::__anon1123::sec_merge_hash_entry	file:
suffix	gdb/extension-priv.h	/^  const char *suffix;$/;"	m	struct:extension_language_defn
suffix	gdb/linespec.c	/^  char *suffix;$/;"	m	struct:linespec_canonical_name	file:
suffix	opcodes/arc-ext.h	/^  unsigned char suffix;$/;"	m	struct:ExtInstruction
suffix	sim/igen/igen.h	/^  igen_name suffix;$/;"	m	struct:_igen_module
suffix	zlib/examples/gun.c	/^unsigned char suffix[65536];            \/* one-character LZW suffix *\/$/;"	v
suffix_length	bfd/elf-bfd.h	/^  signed int suffix_length;$/;"	m	struct:bfd_elf_special_section
suffix_plural	sim/ppc/mon.h	/^  const char *suffix_plural;$/;"	m	struct:_model_print
suffix_singular	sim/ppc/mon.h	/^  const char *suffix_singular;$/;"	m	struct:_model_print
suffix_text	opcodes/opc2c.c	/^opcode prefix_text, suffix_text;$/;"	v
suffix_text	sim/m32c/opc2c.c	/^opcode prefix_text, suffix_text;$/;"	v
suid	gdb/testsuite/gdb.reverse/getresuid-reverse.c	/^uid_t ruid = -1, euid = -1, suid = -1;$/;"	v
sum	gdb/testsuite/gdb.base/display.c	/^int sum = 0;$/;"	v
sum	gdb/testsuite/gdb.base/sum.c	/^int sum(int *list, int low, int high)$/;"	f
sum_array_print	gdb/testsuite/gdb.base/call-ar-st.c	/^void sum_array_print ($/;"	f
sum_block	bfd/tekhex.c	/^static char sum_block[256];$/;"	v	file:
sum_chars	bfd/stabs.c	/^  bfd_vma sum_chars;  \/* Accumulated sum of STABS characters.  *\/$/;"	m	struct:stab_link_includes_totals	file:
sum_matcher	gdb/testsuite/analyze-racy-logs.py	/^sum_matcher = re.compile('^(.?(PASS|FAIL)): (.*)$')$/;"	v
sum_ranks	gdb/gdbtypes.c	/^sum_ranks (struct rank a, struct rank b)$/;"	f
sum_stack	bfd/elf32-spu.c	/^sum_stack (struct function_info *fun,$/;"	f	file:
sum_struct_print	gdb/testsuite/gdb.base/call-ar-st.c	/^void sum_struct_print ($/;"	f
sum_upto	gdb/testsuite/gdb.base/scope0.c	/^sum_upto (int n)$/;"	f
summary	gdb/valprint.h	/^  int summary;$/;"	m	struct:value_print_options
sun_core_data	bfd/bfd-in2.h	/^      struct sun_core_struct *sun_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::sun_core_struct
superStack	gdb/stubs/m68k-stub.c	/^int superStack;$/;"	v
super_class	gdb/objc-lang.c	/^  CORE_ADDR super_class; $/;"	m	struct:objc_class	file:
super_close	gdb/linux-nat.c	/^static void (*super_close) (struct target_ops *);$/;"	v	file:
super_path	gdb/rust-exp.y	/^super_path:$/;"	l
superblock	gdb/block.h	/^  struct block *superblock;$/;"	m	struct:block	typeref:struct:block::block
supervisor	sim/frv/registers.h	/^  char supervisor;    \/* 1==register is supervisor-only *\/$/;"	m	struct:__anon225
supply_16bit_register	gdb/gdbserver/lynx-i386-low.c	/^supply_16bit_register (struct regcache *regcache, int regnum, const char *buf)$/;"	f	file:
supply_32bit_reg	gdb/mips-linux-tdep.c	/^supply_32bit_reg (struct regcache *regcache, int regnum, const void *addr)$/;"	f	file:
supply_64bit_reg	gdb/mips-linux-tdep.c	/^supply_64bit_reg (struct regcache *regcache, int regnum,$/;"	f	file:
supply_altregset	gdb/nto-tdep.h	/^  void (*supply_altregset) (struct regcache *, char *);$/;"	m	struct:nto_target_ops
supply_fast_tracepoint_registers	gdb/gdbserver/linux-aarch64-ipa.c	/^supply_fast_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_fast_tracepoint_registers	gdb/gdbserver/linux-amd64-ipa.c	/^supply_fast_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_fast_tracepoint_registers	gdb/gdbserver/linux-i386-ipa.c	/^supply_fast_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_fast_tracepoint_registers	gdb/gdbserver/linux-ppc-ipa.c	/^supply_fast_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_fast_tracepoint_registers	gdb/gdbserver/linux-s390-ipa.c	/^supply_fast_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_fpregset	gdb/aarch64-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/alpha-bsd-nat.c	/^supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/alpha-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/amd64-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const elf_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/arm-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/hppa-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/i386-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const elf_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/i386-sol2-nat.c	/^supply_fpregset (struct regcache *regcache, const prfpregset_t *fpregs)$/;"	f
supply_fpregset	gdb/i386-v4-nat.c	/^supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/ia64-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/loongarch-linux-nat.c	/^supply_fpregset (struct regcache *regcache,$/;"	f
supply_fpregset	gdb/m32r-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregs)$/;"	f
supply_fpregset	gdb/m68k-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const elf_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/mips-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp)$/;"	f
supply_fpregset	gdb/nto-tdep.h	/^  void (*supply_fpregset) (struct regcache *, char *);$/;"	m	struct:nto_target_ops
supply_fpregset	gdb/ppc-fbsd-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t * fpregsetp)$/;"	f
supply_fpregset	gdb/ppc-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const gdb_fpregset_t * fpregsetp)$/;"	f
supply_fpregset	gdb/s390-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const fpregset_t *regp)$/;"	f
supply_fpregset	gdb/sparc-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const prfpregset_t *fpregs)$/;"	f
supply_fpregset	gdb/sparc-sol2-nat.c	/^supply_fpregset (struct regcache *regcache, const prfpregset_t *fpregs)$/;"	f
supply_fpregset	gdb/sparc64-linux-nat.c	/^supply_fpregset (struct regcache *regcache, const prfpregset_t *fpregs)$/;"	f
supply_fpregset	gdb/tilegx-linux-nat.c	/^supply_fpregset (struct regcache *regcache,$/;"	f
supply_fpregset	gdb/xtensa-linux-nat.c	/^supply_fpregset (struct regcache *regcache,$/;"	f
supply_fprs	gdb/aix-thread.c	/^supply_fprs (struct regcache *regcache, double *vals)$/;"	f	file:
supply_gprs64	gdb/aix-thread.c	/^supply_gprs64 (struct regcache *regcache, uint64_t *vals)$/;"	f	file:
supply_gregset	gdb/aarch64-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/alpha-bsd-nat.c	/^supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/alpha-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/amd64-linux-nat.c	/^supply_gregset (struct regcache *regcache, const elf_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/arm-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/hppa-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/i386-linux-nat.c	/^supply_gregset (struct regcache *regcache, const elf_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/i386-sol2-nat.c	/^supply_gregset (struct regcache *regcache, const prgregset_t *gregs)$/;"	f
supply_gregset	gdb/i386-v4-nat.c	/^supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/ia64-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/loongarch-linux-nat.c	/^supply_gregset (struct regcache *regcache,$/;"	f
supply_gregset	gdb/m32r-linux-nat.c	/^supply_gregset (struct regcache *regcache, const elf_gregset_t * gregsetp)$/;"	f
supply_gregset	gdb/m68k-linux-nat.c	/^supply_gregset (struct regcache *regcache, const elf_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/mips-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/nto-tdep.h	/^  void (*supply_gregset) (struct regcache *, char *);$/;"	m	struct:nto_target_ops
supply_gregset	gdb/ppc-fbsd-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/ppc-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset	gdb/s390-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gregset_t *regp)$/;"	f
supply_gregset	gdb/sparc-linux-nat.c	/^supply_gregset (struct regcache *regcache, const prgregset_t *gregs)$/;"	f
supply_gregset	gdb/sparc-sol2-nat.c	/^supply_gregset (struct regcache *regcache, const prgregset_t *gregs)$/;"	f
supply_gregset	gdb/sparc64-linux-nat.c	/^supply_gregset (struct regcache *regcache, const prgregset_t *gregs)$/;"	f
supply_gregset	gdb/tilegx-linux-nat.c	/^supply_gregset (struct regcache* regcache,$/;"	f
supply_gregset	gdb/xtensa-linux-nat.c	/^supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp)$/;"	f
supply_gregset_reg	gdb/xtensa-linux-nat.c	/^supply_gregset_reg (struct regcache *regcache,$/;"	f	file:
supply_nwfpe_register	gdb/arm-linux-tdep.c	/^supply_nwfpe_register (struct regcache *regcache, int regno,$/;"	f
supply_ptrace_register	gdb/gdbserver/linux-low.h	/^  void (*supply_ptrace_register) (struct regcache *regcache,$/;"	m	struct:linux_target_ops
supply_reg32	gdb/aix-thread.c	/^supply_reg32 (struct regcache *regcache, int regno, uint32_t val)$/;"	f	file:
supply_regblock	gdb/gdbserver/regcache.c	/^supply_regblock (struct regcache *regcache, const void *buf)$/;"	f
supply_register	gdb/gdbserver/regcache.c	/^supply_register (struct regcache *regcache, int n, const void *buf)$/;"	f
supply_register_at_address	gdb/ppc-ravenscar-thread.c	/^supply_register_at_address (struct regcache *regcache, int regnum,$/;"	f	file:
supply_register_at_address	gdb/sparc-ravenscar-thread.c	/^supply_register_at_address (struct regcache *regcache, int regnum,$/;"	f	file:
supply_register_by_name	gdb/gdbserver/regcache.c	/^supply_register_by_name (struct regcache *regcache,$/;"	f
supply_register_by_name_zeroed	gdb/gdbserver/regcache.c	/^supply_register_by_name_zeroed (struct regcache *regcache,$/;"	f
supply_register_zeroed	gdb/gdbserver/regcache.c	/^supply_register_zeroed (struct regcache *regcache, int n)$/;"	f
supply_regset	gdb/nto-tdep.h	/^  void (*supply_regset) (struct regcache *, int, char *);$/;"	m	struct:nto_target_ops
supply_regset	gdb/regcache.c	/^regcache::supply_regset (const struct regset *regset,$/;"	f	class:regcache
supply_regset	gdb/regset.h	/^  supply_regset_ftype *supply_regset;$/;"	m	struct:regset
supply_regset_ftype	gdb/regset.h	/^typedef void (supply_regset_ftype) (const struct regset *, struct regcache *,$/;"	t
supply_sprs32	gdb/aix-thread.c	/^supply_sprs32 (struct regcache *regcache,$/;"	f	file:
supply_sprs64	gdb/aix-thread.c	/^supply_sprs64 (struct regcache *regcache,$/;"	f	file:
supply_static_tracepoint_registers	gdb/gdbserver/linux-amd64-ipa.c	/^supply_static_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_static_tracepoint_registers	gdb/gdbserver/linux-i386-ipa.c	/^supply_static_tracepoint_registers (struct regcache *regcache,$/;"	f
supply_uthread	gdb/bsd-uthread.c	/^  void (*supply_uthread)(struct regcache *, int, CORE_ADDR);$/;"	m	struct:bsd_uthread_ops	file:
support	gdb/remote.c	/^    enum packet_support support;$/;"	m	struct:packet_config	typeref:enum:packet_config::packet_support	file:
support	sim/igen/igen.h	/^  igen_module support;$/;"	m	struct:_igen_module_options
support_c_function	sim/igen/gen-support.c	/^support_c_function (lf *file, function_entry * function, void *data)$/;"	f	file:
support_c_function	sim/ppc/gen-support.c	/^support_c_function(insn_table *table,$/;"	f	file:
support_h_function	sim/igen/gen-support.c	/^support_h_function (lf *file, function_entry * function, void *data)$/;"	f	file:
support_h_function	sim/ppc/gen-support.c	/^support_h_function(insn_table *entry,$/;"	f	file:
support_old_code	bfd/coff-arm.c	/^    int				support_old_code;$/;"	m	struct:coff_arm_link_hash_table	file:
supported	gdb/nat/linux-namespaces.c	/^  int supported;$/;"	m	struct:linux_ns	file:
supported	include/opcode/sparc.h	/^  short supported;$/;"	m	struct:sparc_opcode_arch
supported_btrace_packets	gdb/gdbserver/server.c	/^supported_btrace_packets (char *buf)$/;"	f	file:
supported_ptrace_options	gdb/nat/linux-ptrace.c	/^static int supported_ptrace_options = -1;$/;"	v	file:
supports_agent	gdb/gdbserver/target.h	/^  int (*supports_agent) (void);$/;"	m	struct:target_ops
supports_breakpoints	gdb/gdbserver/linux-low.c	/^supports_breakpoints (void)$/;"	f	file:
supports_catch_syscall	gdb/gdbserver/target.h	/^  int (*supports_catch_syscall) (void);$/;"	m	struct:target_ops
supports_command_editing	gdb/cli/cli-interp.c	/^cli_interp_base::supports_command_editing ()$/;"	f	class:cli_interp_base
supports_command_editing	gdb/interps.h	/^  virtual bool supports_command_editing ()$/;"	f	class:interp
supports_delete_record	gdb/record-full.c	/^record_full_base_target::supports_delete_record ()$/;"	f	class:record_full_base_target
supports_delete_record	gdb/target-delegates.c	/^debug_target::supports_delete_record ()$/;"	f	class:debug_target
supports_delete_record	gdb/target-delegates.c	/^dummy_target::supports_delete_record ()$/;"	f	class:dummy_target
supports_delete_record	gdb/target-delegates.c	/^target_ops::supports_delete_record ()$/;"	f	class:target_ops
supports_disable_randomization	gdb/gdbserver/target.h	/^  int (*supports_disable_randomization) (void);$/;"	m	struct:target_ops
supports_disable_randomization	gdb/linux-nat.c	/^linux_nat_target::supports_disable_randomization ()$/;"	f	class:linux_nat_target
supports_disable_randomization	gdb/remote.c	/^extended_remote_target::supports_disable_randomization ()$/;"	f	class:extended_remote_target
supports_disable_randomization	gdb/remote.c	/^remote_target::supports_disable_randomization ()$/;"	f	class:remote_target
supports_disable_randomization	gdb/target-delegates.c	/^debug_target::supports_disable_randomization ()$/;"	f	class:debug_target
supports_disable_randomization	gdb/target-delegates.c	/^dummy_target::supports_disable_randomization ()$/;"	f	class:dummy_target
supports_disable_randomization	gdb/target-delegates.c	/^target_ops::supports_disable_randomization ()$/;"	f	class:target_ops
supports_enable_disable_tracepoint	gdb/remote.c	/^remote_target::supports_enable_disable_tracepoint ()$/;"	f	class:remote_target
supports_enable_disable_tracepoint	gdb/target-delegates.c	/^debug_target::supports_enable_disable_tracepoint ()$/;"	f	class:debug_target
supports_enable_disable_tracepoint	gdb/target-delegates.c	/^dummy_target::supports_enable_disable_tracepoint ()$/;"	f	class:dummy_target
supports_enable_disable_tracepoint	gdb/target-delegates.c	/^target_ops::supports_enable_disable_tracepoint ()$/;"	f	class:target_ops
supports_evaluation_of_breakpoint_conditions	gdb/remote.c	/^remote_target::supports_evaluation_of_breakpoint_conditions ()$/;"	f	class:remote_target
supports_evaluation_of_breakpoint_conditions	gdb/target-delegates.c	/^debug_target::supports_evaluation_of_breakpoint_conditions ()$/;"	f	class:debug_target
supports_evaluation_of_breakpoint_conditions	gdb/target-delegates.c	/^dummy_target::supports_evaluation_of_breakpoint_conditions ()$/;"	f	class:dummy_target
supports_evaluation_of_breakpoint_conditions	gdb/target-delegates.c	/^target_ops::supports_evaluation_of_breakpoint_conditions ()$/;"	f	class:target_ops
supports_exec_events	gdb/gdbserver/target.h	/^  int (*supports_exec_events) (void);$/;"	m	struct:target_ops
supports_fast_tracepoints	gdb/gdbserver/linux-low.c	/^supports_fast_tracepoints (void)$/;"	f	file:
supports_fork_events	gdb/gdbserver/target.h	/^  int (*supports_fork_events) (void);$/;"	m	struct:target_ops
supports_hardware_single_step	gdb/gdbserver/linux-low.h	/^  int (*supports_hardware_single_step) (void);$/;"	m	struct:linux_target_ops
supports_hardware_single_step	gdb/gdbserver/target.h	/^  int (*supports_hardware_single_step) (void);$/;"	m	struct:target_ops
supports_multi_process	gdb/darwin-nat.c	/^darwin_nat_target::supports_multi_process ()$/;"	f	class:darwin_nat_target
supports_multi_process	gdb/gdbserver/target.h	/^  int (*supports_multi_process) (void);$/;"	m	struct:target_ops
supports_multi_process	gdb/linux-nat.c	/^linux_nat_target::supports_multi_process ()$/;"	f	class:linux_nat_target
supports_multi_process	gdb/remote.c	/^remote_target::supports_multi_process ()$/;"	f	class:remote_target
supports_multi_process	gdb/target-delegates.c	/^debug_target::supports_multi_process ()$/;"	f	class:debug_target
supports_multi_process	gdb/target-delegates.c	/^dummy_target::supports_multi_process ()$/;"	f	class:dummy_target
supports_multi_process	gdb/target-delegates.c	/^target_ops::supports_multi_process ()$/;"	f	class:target_ops
supports_non_stop	gdb/gdbserver/target.h	/^  int (*supports_non_stop) (void);$/;"	m	struct:target_ops
supports_non_stop	gdb/linux-nat.c	/^linux_nat_target::supports_non_stop ()$/;"	f	class:linux_nat_target
supports_non_stop	gdb/remote.c	/^remote_target::supports_non_stop ()$/;"	f	class:remote_target
supports_non_stop	gdb/target-delegates.c	/^debug_target::supports_non_stop ()$/;"	f	class:debug_target
supports_non_stop	gdb/target-delegates.c	/^dummy_target::supports_non_stop ()$/;"	f	class:dummy_target
supports_non_stop	gdb/target-delegates.c	/^target_ops::supports_non_stop ()$/;"	f	class:target_ops
supports_range_stepping	gdb/gdbserver/linux-low.h	/^  int (*supports_range_stepping) (void);$/;"	m	struct:linux_target_ops
supports_range_stepping	gdb/gdbserver/target.h	/^  int (*supports_range_stepping) (void);$/;"	m	struct:target_ops
supports_rdrand	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^static unsigned int supports_rdrand;$/;"	v	file:
supports_rdseed	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^static unsigned int supports_rdseed;$/;"	v	file:
supports_software_single_step	gdb/gdbserver/target.h	/^  int (*supports_software_single_step) (void);$/;"	m	struct:target_ops
supports_stopped_by_hw_breakpoint	gdb/amd64-fbsd-nat.c	/^amd64_fbsd_nat_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:amd64_fbsd_nat_target
supports_stopped_by_hw_breakpoint	gdb/gdbserver/target.h	/^  int (*supports_stopped_by_hw_breakpoint) (void);$/;"	m	struct:target_ops
supports_stopped_by_hw_breakpoint	gdb/i386-fbsd-nat.c	/^i386_fbsd_nat_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:i386_fbsd_nat_target
supports_stopped_by_hw_breakpoint	gdb/linux-nat.c	/^linux_nat_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:linux_nat_target
supports_stopped_by_hw_breakpoint	gdb/record-btrace.c	/^record_btrace_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:record_btrace_target
supports_stopped_by_hw_breakpoint	gdb/record-full.c	/^record_full_base_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:record_full_base_target
supports_stopped_by_hw_breakpoint	gdb/remote.c	/^remote_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:remote_target
supports_stopped_by_hw_breakpoint	gdb/target-delegates.c	/^debug_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:debug_target
supports_stopped_by_hw_breakpoint	gdb/target-delegates.c	/^dummy_target::supports_stopped_by_hw_breakpoint ()$/;"	f	class:dummy_target
supports_stopped_by_hw_breakpoint	gdb/target-delegates.c	/^target_ops::supports_stopped_by_hw_breakpoint ()$/;"	f	class:target_ops
supports_stopped_by_sw_breakpoint	gdb/fbsd-nat.c	/^fbsd_nat_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:fbsd_nat_target
supports_stopped_by_sw_breakpoint	gdb/gdbserver/target.h	/^  int (*supports_stopped_by_sw_breakpoint) (void);$/;"	m	struct:target_ops
supports_stopped_by_sw_breakpoint	gdb/linux-nat.c	/^linux_nat_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:linux_nat_target
supports_stopped_by_sw_breakpoint	gdb/record-btrace.c	/^record_btrace_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:record_btrace_target
supports_stopped_by_sw_breakpoint	gdb/record-full.c	/^record_full_base_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:record_full_base_target
supports_stopped_by_sw_breakpoint	gdb/remote.c	/^remote_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:remote_target
supports_stopped_by_sw_breakpoint	gdb/target-delegates.c	/^debug_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:debug_target
supports_stopped_by_sw_breakpoint	gdb/target-delegates.c	/^dummy_target::supports_stopped_by_sw_breakpoint ()$/;"	f	class:dummy_target
supports_stopped_by_sw_breakpoint	gdb/target-delegates.c	/^target_ops::supports_stopped_by_sw_breakpoint ()$/;"	f	class:target_ops
supports_string_tracing	gdb/remote.c	/^remote_target::supports_string_tracing ()$/;"	f	class:remote_target
supports_string_tracing	gdb/target-delegates.c	/^debug_target::supports_string_tracing ()$/;"	f	class:debug_target
supports_string_tracing	gdb/target-delegates.c	/^dummy_target::supports_string_tracing ()$/;"	f	class:dummy_target
supports_string_tracing	gdb/target-delegates.c	/^target_ops::supports_string_tracing ()$/;"	f	class:target_ops
supports_terminal_ours	gdb/inf-child.c	/^inf_child_target::supports_terminal_ours ()$/;"	f	class:inf_child_target
supports_terminal_ours	gdb/target-delegates.c	/^debug_target::supports_terminal_ours ()$/;"	f	class:debug_target
supports_terminal_ours	gdb/target-delegates.c	/^dummy_target::supports_terminal_ours ()$/;"	f	class:dummy_target
supports_terminal_ours	gdb/target-delegates.c	/^target_ops::supports_terminal_ours ()$/;"	f	class:target_ops
supports_tracepoints	gdb/gdbserver/linux-low.h	/^  int (*supports_tracepoints) (void);$/;"	m	struct:linux_target_ops
supports_tracepoints	gdb/gdbserver/target.h	/^  int (*supports_tracepoints) (void);$/;"	m	struct:target_ops
supports_vfork_events	gdb/gdbserver/target.h	/^  int (*supports_vfork_events) (void);$/;"	m	struct:target_ops
supports_z_point_type	gdb/gdbserver/linux-low.h	/^  int (*supports_z_point_type) (char z_type);$/;"	m	struct:linux_target_ops
supports_z_point_type	gdb/gdbserver/target.h	/^  int (*supports_z_point_type) (char z_type);$/;"	m	struct:target_ops
supports_z_point_type	gdb/gdbserver/win32-low.h	/^  int (*supports_z_point_type) (char z_type);$/;"	m	struct:win32_target_ops
suppress	gdb/gnu-nat.c	/^    int suppress;		\/* Something trivial happened.  *\/$/;"	m	struct:inf_wait	file:
suppress_append_ws	gdb/completer.h	/^  bool suppress_append_ws () const$/;"	f	class:completion_tracker
suppress_dont_repeat	gdb/top.c	/^static int suppress_dont_repeat = 0;$/;"	v	file:
suppress_next_print_command_trace	gdb/cli/cli-script.c	/^static int suppress_next_print_command_trace = 0;$/;"	v	file:
suppress_notification	gdb/cli/cli-decode.h	/^    int *suppress_notification = nullptr;$/;"	m	struct:cmd_list_element
suppress_notification	gdb/mi/mi-cmds.h	/^  int *suppress_notification;$/;"	m	struct:mi_cmd
suppress_output	gdb/cli-out.h	/^  bool suppress_output ()$/;"	f	class:cli_ui_out
suspend	gdb/cli/cli-interp.c	/^cli_interp::suspend ()$/;"	f	class:cli_interp
suspend	gdb/mi/mi-interp.c	/^mi_interp::suspend ()$/;"	f	class:mi_interp
suspend	gdb/tui/tui-interp.c	/^tui_interp::suspend ()$/;"	f	class:tui_interp
suspend_and_send_sigstop	gdb/gdbserver/linux-low.c	/^suspend_and_send_sigstop (thread_info *thread, lwp_info *except)$/;"	f	file:
suspend_callback	gdb/stubs/ia64vms-stub.c	/^suspend_callback (pthreadDebugClient_t context)$/;"	f	file:
suspend_list	sim/common/sim-module.h	/^  MODULE_SUSPEND_LIST *suspend_list;$/;"	m	struct:module_list
suspend_mask	gdb/linux-nat.c	/^static sigset_t suspend_mask;$/;"	v	file:
suspend_one_thread	gdb/gdbserver/win32-low.c	/^suspend_one_thread (thread_info *thread)$/;"	f	file:
suspended	gdb/darwin-nat.h	/^  bool suspended = false;$/;"	m	struct:darwin_inferior
suspended	gdb/gdbserver/linux-low.h	/^  int suspended;$/;"	m	struct:lwp_info
suspended	gdb/gdbserver/win32-low.h	/^  int suspended;$/;"	m	struct:win32_thread_info
suspended	gdb/windows-nat.c	/^    int suspended;$/;"	m	struct:windows_thread_info_struct	file:
sv_bell_style	readline/bind.c	/^sv_bell_style (value)$/;"	f	file:
sv_combegin	readline/bind.c	/^sv_combegin (value)$/;"	f	file:
sv_compquery	readline/bind.c	/^sv_compquery (value)$/;"	f	file:
sv_compwidth	readline/bind.c	/^sv_compwidth (value)$/;"	f	file:
sv_dispprefix	readline/bind.c	/^sv_dispprefix (value)$/;"	f	file:
sv_editmode	readline/bind.c	/^sv_editmode (value)$/;"	f	file:
sv_histsize	readline/bind.c	/^sv_histsize (value)$/;"	f	file:
sv_isrchterm	readline/bind.c	/^sv_isrchterm (value)$/;"	f	file:
sv_keymap	readline/bind.c	/^sv_keymap (value)$/;"	f	file:
sval	bfd/dwarf2.c	/^    bfd_int64_t sval;$/;"	m	union:attribute::__anon1089	file:
svc	gdb/arm-tdep.h	/^    } svc;$/;"	m	union:arm_displaced_step_closure::__anon1653	typeref:struct:arm_displaced_step_closure::__anon1653::__anon1658
sve_context	gdb/nat/aarch64-sve-linux-sigcontext.h	/^struct sve_context {$/;"	s
sve_cpy	include/opcode/aarch64.h	/^  sve_cpy,$/;"	e	enum:aarch64_insn_class
sve_index	include/opcode/aarch64.h	/^  sve_index,$/;"	e	enum:aarch64_insn_class
sve_limm	include/opcode/aarch64.h	/^  sve_limm,$/;"	e	enum:aarch64_insn_class
sve_misc	include/opcode/aarch64.h	/^  sve_misc,$/;"	e	enum:aarch64_insn_class
sve_movprfx	include/opcode/aarch64.h	/^  sve_movprfx,$/;"	e	enum:aarch64_insn_class
sve_pred_zm	include/opcode/aarch64.h	/^  sve_pred_zm,$/;"	e	enum:aarch64_insn_class
sve_reg	opcodes/aarch64-opc.c	/^static const char *sve_reg[2][32] = {$/;"	v	file:
sve_shift_pred	include/opcode/aarch64.h	/^  sve_shift_pred,$/;"	e	enum:aarch64_insn_class
sve_shift_unpred	include/opcode/aarch64.h	/^  sve_shift_unpred,$/;"	e	enum:aarch64_insn_class
sve_size_bhs	include/opcode/aarch64.h	/^  sve_size_bhs,$/;"	e	enum:aarch64_insn_class
sve_size_bhsd	include/opcode/aarch64.h	/^  sve_size_bhsd,$/;"	e	enum:aarch64_insn_class
sve_size_hsd	include/opcode/aarch64.h	/^  sve_size_hsd,$/;"	e	enum:aarch64_insn_class
sve_size_sd	include/opcode/aarch64.h	/^  sve_size_sd,$/;"	e	enum:aarch64_insn_class
sve_vg_from_vl	gdb/arch/aarch64.h	77;"	d
sve_vg_from_vq	gdb/arch/aarch64.h	86;"	d
sve_vl_from_vg	gdb/arch/aarch64.h	78;"	d
sve_vl_from_vq	gdb/arch/aarch64.h	83;"	d
sve_vl_valid	gdb/nat/aarch64-sve-linux-sigcontext.h	49;"	d
sve_vq_from_vg	gdb/arch/aarch64.h	85;"	d
sve_vq_from_vl	gdb/arch/aarch64.h	80;"	d
svr4_clear_so	gdb/solib-svr4.c	/^svr4_clear_so (struct so_list *so)$/;"	f	file:
svr4_clear_solib	gdb/solib-svr4.c	/^svr4_clear_solib (void)$/;"	f	file:
svr4_copy_library_list	gdb/solib-svr4.c	/^svr4_copy_library_list (struct so_list *src)$/;"	f	file:
svr4_create_probe_breakpoints	gdb/solib-svr4.c	/^svr4_create_probe_breakpoints (struct gdbarch *gdbarch,$/;"	f	file:
svr4_create_solib_event_breakpoints	gdb/solib-svr4.c	/^svr4_create_solib_event_breakpoints (struct gdbarch *gdbarch,$/;"	f	file:
svr4_current_sos	gdb/solib-svr4.c	/^svr4_current_sos (void)$/;"	f	file:
svr4_current_sos_1	gdb/solib-svr4.c	/^svr4_current_sos_1 (void)$/;"	f	file:
svr4_current_sos_direct	gdb/solib-svr4.c	/^svr4_current_sos_direct (struct svr4_info *info)$/;"	f	file:
svr4_current_sos_via_xfer_libraries	gdb/solib-svr4.c	/^svr4_current_sos_via_xfer_libraries (struct svr4_library_list *list,$/;"	f	file:
svr4_default_sos	gdb/solib-svr4.c	/^svr4_default_sos (void)$/;"	f	file:
svr4_exec_displacement	gdb/solib-svr4.c	/^svr4_exec_displacement (CORE_ADDR *displacementp)$/;"	f	file:
svr4_fetch_link_map_offsets	gdb/solib-svr4.c	/^svr4_fetch_link_map_offsets (void)$/;"	f	file:
svr4_fetch_objfile_link_map	gdb/solib-svr4.c	/^svr4_fetch_objfile_link_map (struct objfile *objfile)$/;"	f
svr4_free_library_list	gdb/solib-svr4.c	/^svr4_free_library_list (void *p_list)$/;"	f	file:
svr4_free_so	gdb/solib-svr4.c	/^svr4_free_so (struct so_list *so)$/;"	f	file:
svr4_handle_solib_event	gdb/solib-svr4.c	/^svr4_handle_solib_event (void)$/;"	f	file:
svr4_have_link_map_offsets	gdb/solib-svr4.c	/^svr4_have_link_map_offsets (void)$/;"	f	file:
svr4_ilp32_fetch_link_map_offsets	gdb/solib-svr4.c	/^svr4_ilp32_fetch_link_map_offsets (void)$/;"	f
svr4_in_dynsym_resolve_code	gdb/solib-svr4.c	/^svr4_in_dynsym_resolve_code (CORE_ADDR pc)$/;"	f
svr4_info	gdb/solib-svr4.c	/^struct svr4_info$/;"	s	file:
svr4_keep_data_in_core	gdb/solib-svr4.c	/^svr4_keep_data_in_core (CORE_ADDR vaddr, unsigned long size)$/;"	f	file:
svr4_library_attributes	gdb/solib-svr4.c	/^static const struct gdb_xml_attribute svr4_library_attributes[] =$/;"	v	typeref:struct:gdb_xml_attribute	file:
svr4_library_list	gdb/solib-svr4.c	/^struct svr4_library_list$/;"	s	file:
svr4_library_list_attributes	gdb/solib-svr4.c	/^static const struct gdb_xml_attribute svr4_library_list_attributes[] =$/;"	v	typeref:struct:gdb_xml_attribute	file:
svr4_library_list_children	gdb/solib-svr4.c	/^static const struct gdb_xml_element svr4_library_list_children[] =$/;"	v	typeref:struct:gdb_xml_element	file:
svr4_library_list_elements	gdb/solib-svr4.c	/^static const struct gdb_xml_element svr4_library_list_elements[] =$/;"	v	typeref:struct:gdb_xml_element	file:
svr4_library_list_start_list	gdb/solib-svr4.c	/^svr4_library_list_start_list (struct gdb_xml_parser *parser,$/;"	f	file:
svr4_lp64_fetch_link_map_offsets	gdb/solib-svr4.c	/^svr4_lp64_fetch_link_map_offsets (void)$/;"	f
svr4_parse_libraries	gdb/solib-svr4.c	/^svr4_parse_libraries (const char *document, struct svr4_library_list *list)$/;"	f	file:
svr4_pspace_data_cleanup	gdb/solib-svr4.c	/^svr4_pspace_data_cleanup (struct program_space *pspace, void *arg)$/;"	f	file:
svr4_read_so_list	gdb/solib-svr4.c	/^svr4_read_so_list (CORE_ADDR lm, CORE_ADDR prev_lm,$/;"	f	file:
svr4_relocate_main_executable	gdb/solib-svr4.c	/^svr4_relocate_main_executable (void)$/;"	f	file:
svr4_relocate_section_addresses	gdb/solib-svr4.c	/^svr4_relocate_section_addresses (struct so_list *so,$/;"	f	file:
svr4_same	gdb/solib-svr4.c	/^svr4_same (struct so_list *gdb, struct so_list *inferior)$/;"	f	file:
svr4_same_1	gdb/solib-svr4.c	/^svr4_same_1 (const char *gdb_so_name, const char *inferior_so_name)$/;"	f	file:
svr4_so_ops	gdb/solib-svr4.c	/^struct target_so_ops svr4_so_ops;$/;"	v	typeref:struct:target_so_ops
svr4_solib_create_inferior_hook	gdb/solib-svr4.c	/^svr4_solib_create_inferior_hook (int from_tty)$/;"	f	file:
svr4_truncate_ptr	gdb/solib-svr4.c	/^svr4_truncate_ptr (CORE_ADDR addr)$/;"	f	file:
svr4_update_solib_event_breakpoint	gdb/solib-svr4.c	/^svr4_update_solib_event_breakpoint (struct breakpoint *b, void *arg)$/;"	f	file:
svr4_update_solib_event_breakpoints	gdb/solib-svr4.c	/^svr4_update_solib_event_breakpoints (void)$/;"	f	file:
sw	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
sw_breakpoint_from_kind	gdb/gdbarch.c	/^  gdbarch_sw_breakpoint_from_kind_ftype *sw_breakpoint_from_kind;$/;"	m	struct:gdbarch	file:
sw_breakpoint_from_kind	gdb/gdbserver/linux-low.h	/^  const gdb_byte *(*sw_breakpoint_from_kind) (int kind, int *size);$/;"	m	struct:linux_target_ops
sw_breakpoint_from_kind	gdb/gdbserver/target.h	/^  const gdb_byte *(*sw_breakpoint_from_kind) (int kind, int *size);$/;"	m	struct:target_ops
swap	bfd/doc/chew.c	/^swap ()$/;"	f	file:
swap	bfd/elf64-alpha.c	/^  const struct ecoff_debug_swap *swap;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::ecoff_debug_swap	file:
swap	bfd/elfxx-mips.c	/^  const struct ecoff_debug_swap *swap;$/;"	m	struct:extsym_info	typeref:struct:extsym_info::ecoff_debug_swap	file:
swap	gdb/dwarf2-frame.h	/^  friend void swap (dwarf2_frame_state_reg_info& lhs,$/;"	f	struct:dwarf2_frame_state_reg_info
swap	sim/h8300/writecode.c	/^int swap[2];$/;"	v
swap	sim/sh/interp.c	/^swap (unsigned n)$/;"	f	file:
swap16	sim/sh/interp.c	/^swap16 (unsigned short n)$/;"	f	file:
swap_N	sim/common/sim-n-endian.h	/^swap_N(unsigned_N raw_in)$/;"	f
swap_N	sim/common/sim-n-endian.h	165;"	d
swap_N	sim/common/sim-n-endian.h	34;"	d
swap_N	sim/ppc/sim-endian-n.h	/^swap_N(unsigned_N raw_in)$/;"	f
swap_N	sim/ppc/sim-endian-n.h	129;"	d
swap_N	sim/ppc/sim-endian-n.h	30;"	d
swap_abort	bfd/aix386-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/hppabsd-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/hpux-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/irix-core.c	/^swap_abort(void)$/;"	f	file:
swap_abort	bfd/netbsd-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/osf-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/ptrace-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/sco5-core.c	/^swap_abort (void)$/;"	f	file:
swap_abort	bfd/trad-core.c	/^swap_abort (void)$/;"	f	file:
swap_callx_for_call_opcode	bfd/elf32-xtensa.c	/^swap_callx_for_call_opcode (xtensa_opcode opcode)$/;"	f	file:
swap_dnr_in	include/coff/ecoff.h	/^  void (*swap_dnr_in) (bfd *, void *, DNR *);$/;"	m	struct:ecoff_debug_swap
swap_dnr_out	include/coff/ecoff.h	/^  void (*swap_dnr_out) (bfd *, const DNR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_dyn_in	bfd/elf-bfd.h	/^  void (*swap_dyn_in)$/;"	m	struct:elf_size_info
swap_dyn_out	bfd/elf-bfd.h	/^  void (*swap_dyn_out)$/;"	m	struct:elf_size_info
swap_ext_in	include/coff/ecoff.h	/^  void (*swap_ext_in) (bfd *, void *, EXTR *);$/;"	m	struct:ecoff_debug_swap
swap_ext_out	include/coff/ecoff.h	/^  void (*swap_ext_out) (bfd *, const EXTR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_ext_reloc_in	bfd/aout-cris.c	/^MY (swap_ext_reloc_in) (bfd *abfd,$/;"	f	file:
swap_ext_reloc_out	bfd/aout-cris.c	/^MY (swap_ext_reloc_out) (bfd *abfd,$/;"	f	file:
swap_fdr_in	include/coff/ecoff.h	/^  void (*swap_fdr_in) (bfd *, void *, FDR *);$/;"	m	struct:ecoff_debug_swap
swap_fdr_out	include/coff/ecoff.h	/^  void (*swap_fdr_out) (bfd *, const FDR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_hdr_in	include/coff/ecoff.h	/^  void (*swap_hdr_in) (bfd *, void *, HDRR *);$/;"	m	struct:ecoff_debug_swap
swap_hdr_out	include/coff/ecoff.h	/^  void (*swap_hdr_out) (bfd *, const HDRR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_insertion	gdb/breakpoint.c	/^swap_insertion (struct bp_location *left, struct bp_location *right)$/;"	f	file:
swap_linux_prpsinfo32_ugid16_out	bfd/elf-linux-core.h	/^swap_linux_prpsinfo32_ugid16_out$/;"	f
swap_linux_prpsinfo32_ugid32_out	bfd/elf-linux-core.h	/^swap_linux_prpsinfo32_ugid32_out$/;"	f
swap_linux_prpsinfo64_ugid16_out	bfd/elf-linux-core.h	/^swap_linux_prpsinfo64_ugid16_out$/;"	f
swap_linux_prpsinfo64_ugid32_out	bfd/elf-linux-core.h	/^swap_linux_prpsinfo64_ugid32_out$/;"	f
swap_list	sim/rx/gdb-if.c	/^static struct swap_list$/;"	s	file:
swap_list	sim/rx/gdb-if.c	/^} *swap_list = NULL;$/;"	v	typeref:struct:swap_list	file:
swap_operand	opcodes/i386-dis.c	/^swap_operand (void)$/;"	f	file:
swap_operand_idx	include/opcode/arc.h	/^  unsigned swap_operand_idx;$/;"	m	struct:arc_operand_operation
swap_opt_in	include/coff/ecoff.h	/^  void (*swap_opt_in) (bfd *, void *, OPTR *);$/;"	m	struct:ecoff_debug_swap
swap_opt_out	include/coff/ecoff.h	/^  void (*swap_opt_out) (bfd *, const OPTR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_out_syms	bfd/elf.c	/^swap_out_syms (bfd *abfd,$/;"	f	file:
swap_pdr_in	include/coff/ecoff.h	/^  void (*swap_pdr_in) (bfd *, void *, PDR *);$/;"	m	struct:ecoff_debug_swap
swap_pdr_out	include/coff/ecoff.h	/^  void (*swap_pdr_out) (bfd *, const PDR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_reloc_in	bfd/elf-bfd.h	/^  void (*swap_reloc_in)$/;"	m	struct:elf_size_info
swap_reloc_in	bfd/libecoff.h	/^  void (*swap_reloc_in) (bfd *, void *, struct internal_reloc *);$/;"	m	struct:ecoff_backend_data
swap_reloc_out	bfd/elf-bfd.h	/^  void (*swap_reloc_out)$/;"	m	struct:elf_size_info
swap_reloc_out	bfd/libecoff.h	/^  void (*swap_reloc_out) (bfd *, const struct internal_reloc *, void *);$/;"	m	struct:ecoff_backend_data
swap_reloca_in	bfd/elf-bfd.h	/^  void (*swap_reloca_in)$/;"	m	struct:elf_size_info
swap_reloca_out	bfd/elf-bfd.h	/^  void (*swap_reloca_out)$/;"	m	struct:elf_size_info
swap_rfd_in	include/coff/ecoff.h	/^  void (*swap_rfd_in) (bfd *, void *, RFDT *);$/;"	m	struct:ecoff_debug_swap
swap_rfd_out	include/coff/ecoff.h	/^  void (*swap_rfd_out) (bfd *, const RFDT *, void *);$/;"	m	struct:ecoff_debug_swap
swap_rndx_in	include/coff/ecoff.h	/^  void (*swap_rndx_in) (int, const struct rndx_ext *, RNDXR *);$/;"	m	struct:ecoff_debug_swap
swap_rndx_out	include/coff/ecoff.h	/^  void (*swap_rndx_out) (int, const RNDXR *, struct rndx_ext *);$/;"	m	struct:ecoff_debug_swap
swap_string	gdb/symtab.h	/^  const char *swap_string (std::string &str)$/;"	f	class:demangle_result_storage
swap_sym	gdb/xcoffread.c	/^swap_sym (struct internal_syment *symbol, union internal_auxent *aux,$/;"	f	file:
swap_sym_in	include/coff/ecoff.h	/^  void (*swap_sym_in) (bfd *, void *, SYMR *);$/;"	m	struct:ecoff_debug_swap
swap_sym_out	include/coff/ecoff.h	/^  void (*swap_sym_out) (bfd *, const SYMR *, void *);$/;"	m	struct:ecoff_debug_swap
swap_symbol_in	bfd/elf-bfd.h	/^  bfd_boolean (*swap_symbol_in)$/;"	m	struct:elf_size_info
swap_symbol_out	bfd/elf-bfd.h	/^  void (*swap_symbol_out)$/;"	m	struct:elf_size_info
swap_tir_in	include/coff/ecoff.h	/^  void (*swap_tir_in) (int, const struct tir_ext *, TIR *);$/;"	m	struct:ecoff_debug_swap
swap_tir_out	include/coff/ecoff.h	/^  void (*swap_tir_out) (int, const TIR *, struct tir_ext *);$/;"	m	struct:ecoff_debug_swap
swap_value	gdb/testsuite/gdb.python/py-unwind.c	/^swap_value (void **location, void *new_value)$/;"	f	file:
swapb	opcodes/microblaze-opcm.h	/^  mulh, mulhu, mulhsu,swapb,swaph,$/;"	e	enum:microblaze_instr
swapb	sim/testsuite/sim/sh/swap.s	/^swapb:$/;"	l
swapfile	bfd/mep-relocs.pl	/^sub swapfile {$/;"	s
swaph	opcodes/microblaze-opcm.h	/^  mulh, mulhu, mulhsu,swapb,swaph,$/;"	e	enum:microblaze_instr
swapout	sim/sh/interp.c	/^swapout (int n)$/;"	f	file:
swapout16	sim/sh/interp.c	/^swapout16 (int n)$/;"	f	file:
swapw	sim/testsuite/sim/sh/swap.s	/^swapw:	$/;"	l
swatch	sim/mips/sim-main.h	/^struct swatch {$/;"	s
swbreak_feature	gdb/gdbserver/server.h	/^  int swbreak_feature = 0;$/;"	m	struct:client_state
swi	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
swi_mask	sim/arm/armos.c	/^unsigned int swi_mask = -1;$/;"	v
swi_mask	sim/arm/wrapper.c	/^  unsigned int	swi_mask;$/;"	m	struct:__anon786	file:
swi_option	sim/arm/wrapper.c	/^  char * 	swi_option;$/;"	m	struct:__anon786	file:
swi_options	sim/arm/wrapper.c	/^} swi_options;$/;"	t	typeref:struct:__anon786	file:
switch_as_goto	sim/igen/igen.h	/^  int switch_as_goto;$/;"	m	struct:_igen_decode_options
switch_back_to_stepped_thread	gdb/infrun.c	/^switch_back_to_stepped_thread (struct execution_control_state *ecs)$/;"	f	file:
switch_gen	sim/igen/ld-decode.h	/^  switch_gen,$/;"	e	enum:__anon581
switch_gen	sim/ppc/ld-decode.h	/^  switch_gen,$/;"	e	enum:__anon951
switch_thru_all_uis	gdb/top.h	/^  switch_thru_all_uis () : m_iter (ui_list), m_save_ui (&current_ui)$/;"	f	class:switch_thru_all_uis
switch_thru_all_uis	gdb/top.h	/^class switch_thru_all_uis$/;"	c
switch_to_cp_abi	gdb/cp-abi.c	/^switch_to_cp_abi (const char *short_name)$/;"	f	file:
switch_to_no_thread	gdb/thread.c	/^switch_to_no_thread ()$/;"	f
switch_to_process	gdb/gdbserver/thread-db.c	/^switch_to_process (struct process_info *proc)$/;"	f	file:
switch_to_program_space_and_thread	gdb/progspace-and-thread.c	/^switch_to_program_space_and_thread (program_space *pspace)$/;"	f
switch_to_thread	gdb/gdbserver/inferiors.c	/^switch_to_thread (ptid_t ptid)$/;"	f
switch_to_thread	gdb/thread.c	/^switch_to_thread (ptid_t ptid)$/;"	f
switch_to_thread	gdb/thread.c	/^switch_to_thread (thread_info *thr)$/;"	f
switch_to_thread_no_regs	gdb/thread.c	/^switch_to_thread_no_regs (struct thread_info *thread)$/;"	f
sword	sim/arm/armdefs.h	/^  ARMsword sword[2];$/;"	m	union:__anon788
sword	sim/avr/interp.c	/^typedef signed short int sword;$/;"	t	file:
swr	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
swx	opcodes/microblaze-opcm.h	/^  shr, sw, swr, swx, lbui, lhui, lwi,$/;"	e	enum:microblaze_instr
sym	bfd/bfd-in.h	/^    struct bfd_symbol *sym;	\/* Function name.  *\/$/;"	m	union:lineno_cache_entry::__anon1024	typeref:struct:lineno_cache_entry::__anon1024::bfd_symbol
sym	bfd/bfd-in2.h	/^    struct bfd_symbol *sym;	\/* Function name.  *\/$/;"	m	union:lineno_cache_entry::__anon1147	typeref:struct:lineno_cache_entry::__anon1147::bfd_symbol
sym	bfd/ecofflink.c	/^  struct shuffle *sym;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
sym	bfd/elf-bfd.h	/^  Elf_Internal_Sym sym;$/;"	m	struct:elf_sym_strtab
sym	bfd/elf-bfd.h	/^  Elf_Internal_Sym sym[LOCAL_SYM_CACHE_SIZE];$/;"	m	struct:sym_cache
sym	bfd/elf-eh-frame.c	/^    } sym;$/;"	m	union:cie::__anon1121	typeref:struct:cie::__anon1121::__anon1122	file:
sym	bfd/elf32-bfin.c	/^  unsigned sym;$/;"	m	struct:bfinfdpic_relocs_info	file:
sym	bfd/elf32-frv.c	/^  unsigned sym:1;$/;"	m	struct:frvfdpic_relocs_info	file:
sym	bfd/elf32-ppc.c	/^  struct elf_link_hash_entry *sym;$/;"	m	struct:elf_linker_section	typeref:struct:elf_linker_section::elf_link_hash_entry	file:
sym	bfd/elf32-spu.c	/^    Elf_Internal_Sym *sym;$/;"	m	union:function_info::__anon1111	file:
sym	bfd/elfnn-loongarch.c	/^  Elf_Internal_Sym *sym;$/;"	m	struct:__anon1118	file:
sym	bfd/genlink.h	/^  asymbol *sym;$/;"	m	struct:generic_link_hash_entry
sym	bfd/mmo.c	/^    struct mmo_symbol sym;$/;"	m	struct:mmo_symbol_trie	typeref:struct:mmo_symbol_trie::mmo_symbol	file:
sym	bfd/vms-alpha.c	/^  struct vms_symbol_entry *sym;$/;"	m	struct:alpha_vms_link_hash_entry	typeref:struct:alpha_vms_link_hash_entry::vms_symbol_entry	file:
sym	gdb/ada-lang.c	/^  struct symbol *sym;$/;"	m	struct:cache_entry	typeref:struct:cache_entry::symbol	file:
sym	gdb/btrace.h	/^  struct symbol *sym;$/;"	m	struct:btrace_function	typeref:struct:btrace_function::symbol
sym	gdb/compile/compile-c-symbols.c	/^  const struct symbol *sym;$/;"	m	struct:symbol_error	typeref:struct:symbol_error::symbol	file:
sym	gdb/frame.h	/^  struct symbol *sym;$/;"	m	struct:frame_arg	typeref:struct:frame_arg::symbol
sym	gdb/machoread.c	/^  const asymbol *sym;$/;"	m	struct:macho_sym_hash_entry	file:
sym	gdb/parser-defs.h	/^    struct block_symbol sym;$/;"	m	struct:symtoken	typeref:struct:symtoken::block_symbol
sym	gdb/stabsread.c	/^  struct symbol *sym;$/;"	m	struct:ref_map	typeref:struct:ref_map::symbol	file:
symNil	include/coff/sym.h	240;"	d
sym_cache	bfd/elf-bfd.h	/^struct sym_cache$/;"	s
sym_cache	bfd/elf32-arm.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf32_arm_link_hash_table	typeref:struct:elf32_arm_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-bfin.c	/^  struct sym_cache sym_cache;$/;"	m	struct:bfin_link_hash_table	typeref:struct:bfin_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-hppa.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf32_hppa_link_hash_table	typeref:struct:elf32_hppa_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-m32r.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_m32r_link_hash_table	typeref:struct:elf_m32r_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-m68hc1x.h	/^  struct sym_cache sym_cache;$/;"	m	struct:m68hc11_elf_link_hash_table	typeref:struct:m68hc11_elf_link_hash_table::sym_cache
sym_cache	bfd/elf32-m68k.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_m68k_link_hash_table	typeref:struct:elf_m68k_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-metag.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_metag_link_hash_table	typeref:struct:elf_metag_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-nds32.h	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_nds32_link_hash_table	typeref:struct:elf_nds32_link_hash_table::sym_cache
sym_cache	bfd/elf32-nios2.c	/^    struct sym_cache sym_cache;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:struct:elf32_nios2_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-ppc.c	/^  struct sym_cache sym_cache;$/;"	m	struct:ppc_elf_link_hash_table	typeref:struct:ppc_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-s390.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_s390_link_hash_table	typeref:struct:elf_s390_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-sh.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_sh_link_hash_table	typeref:struct:elf_sh_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-tic6x.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf32_tic6x_link_hash_table	typeref:struct:elf32_tic6x_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-tilepro.c	/^  struct sym_cache sym_cache;$/;"	m	struct:tilepro_elf_link_hash_table	typeref:struct:tilepro_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elf32-xgate.h	/^  struct sym_cache sym_cache;$/;"	m	struct:xgate_elf_link_hash_table	typeref:struct:xgate_elf_link_hash_table::sym_cache
sym_cache	bfd/elf64-ppc.c	/^  struct sym_cache sym_cache;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::sym_cache	file:
sym_cache	bfd/elf64-s390.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_s390_link_hash_table	typeref:struct:elf_s390_link_hash_table::sym_cache	file:
sym_cache	bfd/elfnn-aarch64.c	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_aarch64_link_hash_table	typeref:struct:elf_aarch64_link_hash_table::sym_cache	file:
sym_cache	bfd/elfnn-loongarch.c	/^  struct sym_cache sym_cache;$/;"	m	struct:loongarch_elf_link_hash_table	typeref:struct:loongarch_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elfnn-riscv.c	/^  struct sym_cache sym_cache;$/;"	m	struct:riscv_elf_link_hash_table	typeref:struct:riscv_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elfxx-mips.c	/^  struct sym_cache sym_cache;$/;"	m	struct:mips_elf_link_hash_table	typeref:struct:mips_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elfxx-sparc.h	/^  struct sym_cache sym_cache;$/;"	m	struct:_bfd_sparc_elf_link_hash_table	typeref:struct:_bfd_sparc_elf_link_hash_table::sym_cache
sym_cache	bfd/elfxx-tilegx.c	/^  struct sym_cache sym_cache;$/;"	m	struct:tilegx_elf_link_hash_table	typeref:struct:tilegx_elf_link_hash_table::sym_cache	file:
sym_cache	bfd/elfxx-x86.h	/^  struct sym_cache sym_cache;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::sym_cache
sym_cache	bfd/peXXigen.c	/^typedef struct sym_cache$/;"	s	file:
sym_cache	bfd/peXXigen.c	/^} sym_cache;$/;"	t	typeref:struct:sym_cache	file:
sym_cache	bfd/peicode.h	/^  coff_symbol_type *	sym_cache;$/;"	m	struct:__anon1008
sym_cache	gdb/ada-lang.c	/^  struct ada_symbol_cache *sym_cache;$/;"	m	struct:ada_pspace_data	typeref:struct:ada_pspace_data::ada_symbol_cache	file:
sym_cache	gdb/gdbserver/remote-utils.c	/^struct sym_cache$/;"	s	file:
sym_count	include/oasys.h	/^    bfd_byte sym_count[4];$/;"	m	struct:oasys_extarchive_header
sym_count	include/oasys.h	/^    unsigned int sym_count;$/;"	m	struct:oasys_archive_header
sym_data	bfd/bfd-in2.h	/^      struct bfd_sym_data_struct *sym_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::bfd_sym_data_struct
sym_end	bfd/ecofflink.c	/^  struct shuffle *sym_end;$/;"	m	struct:accumulate	typeref:struct:accumulate::shuffle	file:
sym_exists_at	bfd/elf64-ppc.c	/^sym_exists_at (asymbol **syms, long lo, long hi, unsigned int id, bfd_vma value)$/;"	f	file:
sym_ext	include/coff/alpha.h	/^struct sym_ext {$/;"	s
sym_ext	include/coff/mips.h	/^struct sym_ext$/;"	s
sym_filepos	bfd/libaout.h	/^  file_ptr sym_filepos;$/;"	m	struct:aoutdata
sym_filepos	bfd/libcoff-in.h	/^  file_ptr sym_filepos;$/;"	m	struct:coff_tdata
sym_filepos	bfd/libcoff.h	/^  file_ptr sym_filepos;$/;"	m	struct:coff_tdata
sym_filepos	bfd/libecoff.h	/^  file_ptr sym_filepos;$/;"	m	struct:ecoff_tdata
sym_filepos	bfd/som.h	/^  file_ptr sym_filepos;$/;"	m	struct:somdata
sym_finish	gdb/symfile.h	/^  void (*sym_finish) (struct objfile *);$/;"	m	struct:sym_fns
sym_flavour	gdb/symfile.c	/^  enum bfd_flavour sym_flavour;$/;"	m	struct:registered_sym_fns	typeref:enum:registered_sym_fns::bfd_flavour	file:
sym_fns	gdb/symfile.c	/^  const struct sym_fns *sym_fns;$/;"	m	struct:registered_sym_fns	typeref:struct:registered_sym_fns::sym_fns	file:
sym_fns	gdb/symfile.h	/^struct sym_fns$/;"	s
sym_get_probes	gdb/symfile.h	/^  const std::vector<probe *> &(*sym_get_probes) (struct objfile *);$/;"	m	class:sym_probe_fns::std
sym_hashes	bfd/elf-bfd.h	/^  struct elf_link_hash_entry **sym_hashes;$/;"	m	struct:elf_obj_tdata	typeref:struct:elf_obj_tdata::elf_link_hash_entry
sym_hashes	bfd/elf-bfd.h	/^  struct elf_link_hash_entry **sym_hashes;$/;"	m	struct:elf_reloc_cookie	typeref:struct:elf_reloc_cookie::elf_link_hash_entry
sym_hashes	bfd/libaout.h	/^  struct aout_link_hash_entry **sym_hashes;$/;"	m	struct:aoutdata	typeref:struct:aoutdata::aout_link_hash_entry
sym_hashes	bfd/libcoff-in.h	/^  struct coff_link_hash_entry **  sym_hashes;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::coff_link_hash_entry
sym_hashes	bfd/libcoff-in.h	/^  struct coff_link_hash_entry **sym_hashes;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_link_hash_entry
sym_hashes	bfd/libcoff.h	/^  struct coff_link_hash_entry **  sym_hashes;$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::coff_link_hash_entry
sym_hashes	bfd/libcoff.h	/^  struct coff_link_hash_entry **sym_hashes;$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_link_hash_entry
sym_hashes	bfd/libecoff.h	/^  struct ecoff_link_hash_entry **sym_hashes;$/;"	m	struct:ecoff_tdata	typeref:struct:ecoff_tdata::ecoff_link_hash_entry
sym_index	bfd/peicode.h	/^  unsigned int		sym_index;$/;"	m	struct:__anon1008
sym_indices	bfd/libcoff-in.h	/^  long *sym_indices;$/;"	m	struct:coff_final_link_info
sym_indices	bfd/libcoff.h	/^  long *sym_indices;$/;"	m	struct:coff_final_link_info
sym_indices	bfd/xcofflink.c	/^  long *sym_indices;$/;"	m	struct:xcoff_final_link_info	file:
sym_indx	bfd/elf64-hppa.c	/^  long sym_indx;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
sym_init	gdb/symfile.h	/^  void (*sym_init) (struct objfile *);$/;"	m	struct:sym_fns
sym_is_global	bfd/elf.c	/^sym_is_global (bfd *abfd, asymbol *sym)$/;"	f	file:
sym_ld_script	bfd/elf32-nds32.h	/^  FILE *sym_ld_script;		\/* --mgen-symbol-ld-script=<file>  *\/$/;"	m	struct:elf_nds32_link_hash_table
sym_magic	include/coff/ecoff.h	/^  int sym_magic;$/;"	m	struct:ecoff_debug_swap
sym_mask	bfd/elflink.c	/^    bfd_vma sym_mask;$/;"	m	union:elf_link_sort_rela::__anon1015	file:
sym_name	bfd/elf32-arm.c	/^  const char *sym_name;$/;"	m	struct:a8_erratum_reloc	file:
sym_name	bfd/elf32-ppc.c	/^  const char *sym_name;$/;"	m	struct:elf_linker_section	file:
sym_new_init	gdb/symfile.h	/^  void (*sym_new_init) (struct objfile *);$/;"	m	struct:sym_fns
sym_offset	include/elf/ia64.h	/^  unsigned char sym_offset[8];$/;"	m	struct:__anon1427
sym_offsets	gdb/symfile.h	/^  void (*sym_offsets) (struct objfile *, const section_addr_info &);$/;"	m	struct:sym_fns
sym_probe_fns	gdb/symfile.h	/^  const struct sym_probe_fns *sym_probe_fns;$/;"	m	struct:sym_fns	typeref:struct:sym_fns::sym_probe_fns
sym_probe_fns	gdb/symfile.h	/^struct sym_probe_fns$/;"	s
sym_ptr	bfd/peicode.h	/^  coff_symbol_type *	sym_ptr;$/;"	m	struct:__anon1008
sym_ptr_ptr	bfd/bfd-in2.h	/^  struct bfd_symbol **sym_ptr_ptr;$/;"	m	struct:reloc_cache_entry	typeref:struct:reloc_cache_entry::bfd_symbol
sym_ptr_ptr	bfd/peicode.h	/^  coff_symbol_type **	sym_ptr_ptr;$/;"	m	struct:__anon1008
sym_ptr_table	bfd/peicode.h	/^  coff_symbol_type **	sym_ptr_table;$/;"	m	struct:__anon1008
sym_read	gdb/symfile.h	/^  void (*sym_read) (struct objfile *, symfile_add_flags);$/;"	m	struct:sym_fns
sym_read_linetable	gdb/symfile.h	/^  void (*sym_read_linetable) (struct objfile *);$/;"	m	struct:sym_fns
sym_read_psymbols	gdb/symfile.h	/^  void (*sym_read_psymbols) (struct objfile *);$/;"	m	struct:sym_fns
sym_relocate	gdb/symfile.h	/^  bfd_byte *(*sym_relocate) (struct objfile *, asection *sectp, bfd_byte *buf);$/;"	m	struct:sym_fns
sym_return_val	gdb/cp-support.c	/^static struct symbol **sym_return_val;$/;"	v	typeref:struct:symbol	file:
sym_return_val_index	gdb/cp-support.c	/^static int sym_return_val_index;$/;"	v	file:
sym_return_val_size	gdb/cp-support.c	/^static int sym_return_val_size = -1;$/;"	v	file:
sym_sec	bfd/elf32-microblaze.c	/^  struct sym_cache sym_sec;$/;"	m	struct:elf32_mb_link_hash_table	typeref:struct:elf32_mb_link_hash_table::sym_cache	file:
sym_sec	bfd/elf32-or1k.c	/^  struct sym_cache sym_sec;$/;"	m	struct:elf_or1k_link_hash_table	typeref:struct:elf_or1k_link_hash_table::sym_cache	file:
sym_sec	bfd/elfnn-riscv.c	/^  asection *sym_sec;$/;"	m	struct:riscv_pcgp_hi_reloc	file:
sym_sect	gdb/mipsread.c	/^  asection *sym_sect;		\/* Section pointer for .dynsym section.  *\/$/;"	m	struct:alphacoff_dynsecinfo	file:
sym_section	bfd/elf32-arc.c	/^  asection *	  sym_section;$/;"	m	struct:arc_relocation_data	file:
sym_seg	include/elf/ia64.h	/^  unsigned char sym_seg[4];$/;"	m	struct:__anon1427
sym_segments	gdb/symfile.h	/^  struct symfile_segment_data *(*sym_segments) (bfd *abfd);$/;"	m	struct:sym_fns	typeref:struct:sym_fns::sym_segments
sym_table	bfd/peicode.h	/^  unsigned int *	sym_table;$/;"	m	struct:__anon1008
sym_tbl_offset	include/oasys.h	/^    bfd_byte sym_tbl_offset[4];$/;"	m	struct:oasys_extarchive_header
sym_tbl_offset	include/oasys.h	/^    file_ptr sym_tbl_offset;$/;"	m	struct:oasys_archive_header
sym_tbl_size	include/oasys.h	/^    bfd_byte sym_tbl_size[4];$/;"	m	struct:oasys_extarchive_header
sym_tbl_size	include/oasys.h	/^    unsigned int sym_tbl_size;$/;"	m	struct:oasys_archive_header
sym_type	bfd/mmo.c	/^    enum mmo_sym_type sym_type;$/;"	m	struct:mmo_symbol	typeref:enum:mmo_symbol::mmo_sym_type	file:
sym_value	bfd/elf32-arc.c	/^  bfd_signed_vma  sym_value;$/;"	m	struct:arc_relocation_data	file:
sym_vec	bfd/xsym.c	/^const bfd_target sym_vec =$/;"	v
sym_window	bfd/libaout.h	/^  bfd_window sym_window;$/;"	m	struct:aoutdata
symb	bfd/stabs.c	/^  const char* symb;   \/* The STABS characters themselves.  *\/$/;"	m	struct:stab_link_includes_totals	file:
symbian_p	bfd/elf32-arm.c	/^  int symbian_p;$/;"	m	struct:elf32_arm_link_hash_table	file:
symbol	bfd/arc-plt.h	/^  enum plt_reloc_symbol symbol;$/;"	m	struct:plt_reloc	typeref:enum:plt_reloc::plt_reloc_symbol
symbol	bfd/bfd-in2.h	/^  struct bfd_symbol *symbol;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_symbol
symbol	bfd/coff-bfd.h	/^  long symbol;$/;"	m	struct:coff_comdat_info
symbol	bfd/elf-bfd.h	/^  asymbol symbol;$/;"	m	struct:__anon1031
symbol	bfd/libaout.h	/^  asymbol symbol;$/;"	m	struct:aout_symbol
symbol	bfd/libcoff.h	/^  asymbol symbol;$/;"	m	struct:coff_symbol_struct
symbol	bfd/libecoff.h	/^  asymbol symbol;$/;"	m	struct:ecoff_symbol_struct
symbol	bfd/mach-o.h	/^  asymbol symbol;$/;"	m	struct:bfd_mach_o_asymbol
symbol	bfd/som.h	/^  asymbol symbol;$/;"	m	struct:som_symbol
symbol	bfd/tekhex.c	/^  asymbol symbol;$/;"	m	struct:tekhex_symbol_struct	file:
symbol	gdb/breakpoint.h	/^  const struct symbol *symbol = NULL;$/;"	m	class:bp_location	typeref:struct:bp_location::symbol
symbol	gdb/buildsym.h	/^    struct symbol *symbol[PENDINGSIZE];$/;"	m	struct:pending	typeref:struct:pending::symbol
symbol	gdb/common/signals.c	/^  const char *symbol;$/;"	m	struct:__anon1761	file:
symbol	gdb/expression.h	/^    struct symbol *symbol;$/;"	m	union:exp_element	typeref:struct:exp_element::symbol
symbol	gdb/guile/scm-symbol.c	/^  struct symbol *symbol;$/;"	m	struct:__anon1879	typeref:struct:__anon1879::symbol	file:
symbol	gdb/python/lib/gdb/FrameDecorator.py	/^    def symbol(self):$/;"	m	class:SymValueWrapper
symbol	gdb/python/py-symbol.c	/^  struct symbol *symbol;$/;"	m	struct:sympy_symbol_object	typeref:struct:sympy_symbol_object::symbol	file:
symbol	gdb/symtab.h	/^  struct symbol *symbol = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::symbol
symbol	gdb/symtab.h	/^  struct symbol *symbol;$/;"	m	struct:block_symbol	typeref:struct:block_symbol::symbol
symbol	gdb/symtab.h	/^  struct symbol *symbol;$/;"	m	struct:symbol_search	typeref:struct:symbol_search::symbol
symbol	gdb/symtab.h	/^struct symbol$/;"	s
symbol	include/oasys.h	/^    oasys_symbol_record_type symbol;$/;"	m	union:oasys_record_union
symbol	sim/common/gentmap.c	/^  char *symbol;$/;"	m	struct:tdefs	file:
symbol	zlib/contrib/blast/blast.c	/^    short *symbol;      \/* canonically ordered symbols *\/$/;"	m	struct:huffman	file:
symbol	zlib/contrib/puff/puff.c	/^    short *symbol;      \/* canonically ordered symbols *\/$/;"	m	struct:huffman	file:
symbol_01_length_40_____________________	gdb/testsuite/gdb.base/readline-ask.c	/^symbol_01_length_40_____________________,$/;"	v
symbol_02_length_40_____________________	gdb/testsuite/gdb.base/readline-ask.c	/^symbol_02_length_40_____________________,$/;"	v
symbol_03_length_40_____________________	gdb/testsuite/gdb.base/readline-ask.c	/^symbol_03_length_40_____________________,$/;"	v
symbol_04_length_40_____________________	gdb/testsuite/gdb.base/readline-ask.c	/^symbol_04_length_40_____________________,$/;"	v
symbol_10_length_40_____________________	gdb/testsuite/gdb.base/readline-ask.c	/^symbol_10_length_40_____________________;$/;"	v
symbol_arch	gdb/symtab.c	/^symbol_arch (const struct symbol *symbol)$/;"	f
symbol_at_address_func	include/dis-asm.h	/^  int (* symbol_at_address_func)$/;"	m	struct:disassemble_info
symbol_block_ops	gdb/symtab.h	/^struct symbol_block_ops$/;"	s
symbol_cache	gdb/gdbserver/inferiors.h	/^  struct sym_cache *symbol_cache = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::sym_cache
symbol_cache	gdb/symtab.c	/^struct symbol_cache$/;"	s	file:
symbol_cache_byte_size	gdb/symtab.c	/^symbol_cache_byte_size (unsigned int size)$/;"	f	file:
symbol_cache_cleanup	gdb/symtab.c	/^symbol_cache_cleanup (struct program_space *pspace, void *data)$/;"	f	file:
symbol_cache_clear_slot	gdb/symtab.c	/^symbol_cache_clear_slot (struct symbol_cache_slot *slot)$/;"	f	file:
symbol_cache_dump	gdb/symtab.c	/^symbol_cache_dump (const struct symbol_cache *cache)$/;"	f	file:
symbol_cache_flush	gdb/symtab.c	/^symbol_cache_flush (struct program_space *pspace)$/;"	f	file:
symbol_cache_key	gdb/symtab.c	/^static const struct program_space_data *symbol_cache_key;$/;"	v	typeref:struct:program_space_data	file:
symbol_cache_lookup	gdb/symtab.c	/^symbol_cache_lookup (struct symbol_cache *cache,$/;"	f	file:
symbol_cache_mark_found	gdb/symtab.c	/^symbol_cache_mark_found (struct block_symbol_cache *bsc,$/;"	f	file:
symbol_cache_mark_not_found	gdb/symtab.c	/^symbol_cache_mark_not_found (struct block_symbol_cache *bsc,$/;"	f	file:
symbol_cache_size	gdb/symtab.c	/^static unsigned int symbol_cache_size = DEFAULT_SYMBOL_CACHE_SIZE;$/;"	v	file:
symbol_cache_slot	gdb/symtab.c	/^struct symbol_cache_slot$/;"	s	file:
symbol_cache_slot_state	gdb/symtab.c	/^enum symbol_cache_slot_state$/;"	g	file:
symbol_cache_stats	gdb/symtab.c	/^symbol_cache_stats (struct symbol_cache *cache)$/;"	f	file:
symbol_class	bfd/libcoff-in.h	/^  unsigned char symbol_class;$/;"	m	struct:coff_link_hash_entry
symbol_class	bfd/libcoff.h	/^  unsigned char symbol_class;$/;"	m	struct:coff_link_hash_entry
symbol_class	bfd/pef.h	/^  unsigned char symbol_class;$/;"	m	struct:bfd_pef_imported_symbol
symbol_compare_ftype	gdb/symfile.h	/^typedef int (symbol_compare_ftype) (const char *string1,$/;"	t
symbol_completer	gdb/completer.c	/^symbol_completer (struct cmd_list_element *ignore,$/;"	f
symbol_computed_ops	gdb/symtab.h	/^struct symbol_computed_ops$/;"	s
symbol_consistency_override_calculated	bfd/mmo.c	/^    bfd_boolean symbol_consistency_override_calculated;$/;"	m	struct:mmo_data_struct	file:
symbol_demangled_name	gdb/symtab.c	/^symbol_demangled_name (const struct general_symbol_info *gsymbol)$/;"	f
symbol_descriptor	include/som/lst.h	/^  unsigned char symbol_descriptor[4];$/;"	m	struct:som_external_lst_symbol_record
symbol_entry	bfd/elf32-m68k.c	/^  const bfd_byte *symbol_entry;$/;"	m	struct:elf_m68k_plt_info	file:
symbol_entry	bfd/elf32-sh.c	/^  const bfd_byte *symbol_entry;$/;"	m	struct:elf_sh_plt_info	file:
symbol_entry_size	bfd/elf32-sh.c	/^  bfd_vma symbol_entry_size;$/;"	m	struct:elf_sh_plt_info	file:
symbol_entry_size	bfd/libaout.h	/^  unsigned symbol_entry_size;$/;"	m	struct:aoutdata
symbol_err_map	gdb/compile/compile-internal.h	/^  htab_t symbol_err_map;$/;"	m	struct:compile_c_instance
symbol_error	gdb/compile/compile-c-symbols.c	/^struct symbol_error$/;"	s	file:
symbol_fields	bfd/elf32-sh.c	/^  } symbol_fields;$/;"	m	struct:elf_sh_plt_info	typeref:struct:elf_sh_plt_info::__anon1099	file:
symbol_file_add	gdb/symfile.c	/^symbol_file_add (const char *name, symfile_add_flags add_flags,$/;"	f
symbol_file_add_from_bfd	gdb/symfile.c	/^symbol_file_add_from_bfd (bfd *abfd, const char *name,$/;"	f
symbol_file_add_from_memory	gdb/symfile-mem.c	/^symbol_file_add_from_memory (struct bfd *templ, CORE_ADDR addr,$/;"	f	file:
symbol_file_add_main	gdb/symfile.c	/^symbol_file_add_main (const char *args, symfile_add_flags add_flags)$/;"	f
symbol_file_add_main_1	gdb/symfile.c	/^symbol_file_add_main_1 (const char *args, symfile_add_flags add_flags,$/;"	f	file:
symbol_file_add_main_adapter	gdb/main.c	/^symbol_file_add_main_adapter (const char *arg, int from_tty)$/;"	f	file:
symbol_file_add_separate	gdb/symfile.c	/^symbol_file_add_separate (bfd *bfd, const char *name,$/;"	f
symbol_file_add_with_addrs	gdb/symfile.c	/^symbol_file_add_with_addrs (bfd *abfd, const char *name,$/;"	f	file:
symbol_file_clear	gdb/symfile.c	/^symbol_file_clear (int from_tty)$/;"	f
symbol_file_command	gdb/symfile.c	/^symbol_file_command (const char *args, int from_tty)$/;"	f
symbol_filename_ftype	gdb/symfile.h	/^typedef void (symbol_filename_ftype) (const char *filename,$/;"	t
symbol_find_demangled_name	gdb/symtab.c	/^symbol_find_demangled_name (struct general_symbol_info *gsymbol,$/;"	f	file:
symbol_found_callback_ftype	gdb/symtab.h	/^typedef bool (symbol_found_callback_ftype) (symbol *sym);$/;"	t
symbol_functions	gdb/guile/scm-symbol.c	/^static const scheme_function symbol_functions[] =$/;"	v	file:
symbol_get_demangled_name	gdb/symtab.c	/^symbol_get_demangled_name (const struct general_symbol_info *gsymbol)$/;"	f
symbol_got_offset	bfd/elfnn-aarch64.c	/^symbol_got_offset (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_got_offset_mark	bfd/elfnn-aarch64.c	/^symbol_got_offset_mark (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_got_offset_mark_p	bfd/elfnn-aarch64.c	/^symbol_got_offset_mark_p (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_got_offset_ref	bfd/elfnn-aarch64.c	/^symbol_got_offset_ref (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_impl	gdb/symtab.c	/^static struct symbol_impl symbol_impl[MAX_SYMBOL_IMPLS];$/;"	v	typeref:struct:symbol_impl	file:
symbol_impl	gdb/symtab.h	/^struct symbol_impl$/;"	s
symbol_impls	gdb/symtab.c	/^const struct symbol_impl *symbol_impls = &symbol_impl[0];$/;"	v	typeref:struct:symbol_impl
symbol_index	bfd/mach-o.h	/^  unsigned long symbol_index;$/;"	m	struct:bfd_mach_o_dylib_table_of_content
symbol_index	include/mach-o/external.h	/^  unsigned char symbol_index[4];$/;"	m	struct:mach_o_dylib_table_of_contents_external
symbol_info	bfd/bfd-in.h	/^} symbol_info;$/;"	t	typeref:struct:_symbol_info
symbol_info	bfd/bfd-in2.h	/^} symbol_info;$/;"	t	typeref:struct:_symbol_info
symbol_info	bfd/som.c	/^  unsigned int symbol_info;$/;"	m	struct:som_misc_symbol_info	file:
symbol_info	include/som/lst.h	/^  unsigned char symbol_info[4];$/;"	m	struct:som_external_lst_symbol_record
symbol_integer_constants	gdb/guile/scm-symbol.c	/^static const scheme_integer_constant symbol_integer_constants[] =$/;"	v	file:
symbol_is_function_or_method	gdb/symtab.c	/^symbol_is_function_or_method (minimal_symbol *msymbol)$/;"	f
symbol_is_function_or_method	gdb/symtab.c	/^symbol_is_function_or_method (symbol *sym)$/;"	f
symbol_is_glue	bfd/coff-ppc.c	/^  int symbol_is_glue;$/;"	m	struct:ppc_coff_link_hash_entry	file:
symbol_is_valid	include/dis-asm.h	/^  bfd_boolean (* symbol_is_valid)$/;"	m	struct:disassemble_info
symbol_key	include/som/lst.h	/^  unsigned char symbol_key[4];$/;"	m	struct:som_external_lst_symbol_record
symbol_kind	gdb/dwarf-index-write.c	/^symbol_kind (struct partial_symbol *psym)$/;"	f	file:
symbol_leading_char	bfd/bfd-in2.h	/^  char symbol_leading_char;$/;"	m	struct:bfd_target
symbol_list	gdb/common/agent.c	/^} symbol_list[] = {$/;"	v	typeref:struct:__anon1766	file:
symbol_list	gdb/gdbserver/tracepoint.c	/^} symbol_list[] = {$/;"	v	typeref:struct:__anon1861	file:
symbol_location	include/som/aout.h	/^  unsigned char symbol_location[4];$/;"	m	struct:som_external_header
symbol_location	include/som/internal.h	/^  unsigned int symbol_location;$/;"	m	struct:som_header
symbol_lookup_debug	gdb/symtab.c	/^unsigned int symbol_lookup_debug = 0;$/;"	v
symbol_map	bfd/aoutx.h	/^  int *symbol_map;$/;"	m	struct:aout_final_link_info
symbol_map	bfd/pdp11.c	/^  int *symbol_map;$/;"	m	struct:aout_final_link_info	file:
symbol_matches_domain	gdb/symtab.c	/^symbol_matches_domain (enum language symbol_language,$/;"	f
symbol_matches_search_name	gdb/symtab.c	/^symbol_matches_search_name (const struct general_symbol_info *gsymbol,$/;"	f
symbol_name	bfd/elf32-arc.c	/^  const char *    symbol_name;$/;"	m	struct:arc_relocation_data	file:
symbol_name_match_type	gdb/symtab.h	/^enum class symbol_name_match_type$/;"	c
symbol_name_matcher_ftype	gdb/symtab.h	/^typedef bool (symbol_name_matcher_ftype)$/;"	t
symbol_name_slot_invalid	gdb/dwarf2read.c	/^  virtual bool symbol_name_slot_invalid (offset_type idx) const$/;"	f	struct:mapped_index_base
symbol_natural_name	gdb/symtab.c	/^symbol_natural_name (const struct general_symbol_info *gsymbol)$/;"	f
symbol_needs_kind	gdb/defs.h	/^enum symbol_needs_kind$/;"	g
symbol_not_found_error	gdb/linespec.c	/^symbol_not_found_error (const char *symbol, const char *filename)$/;"	f	file:
symbol_object	gdb/python/py-symbol.c	/^} symbol_object;$/;"	t	typeref:struct:sympy_symbol_object	file:
symbol_object_getset	gdb/python/py-symbol.c	/^static gdb_PyGetSetDef symbol_object_getset[] = {$/;"	v	file:
symbol_object_methods	gdb/python/py-symbol.c	/^static PyMethodDef symbol_object_methods[] = {$/;"	v	file:
symbol_object_to_symbol	gdb/python/py-symbol.c	/^symbol_object_to_symbol (PyObject *obj)$/;"	f
symbol_object_type	gdb/python/py-symbol.c	/^PyTypeObject symbol_object_type = {$/;"	v
symbol_objfile	gdb/symtab.c	/^symbol_objfile (const struct symbol *symbol)$/;"	f
symbol_offset	gdb/dbxread.c	/^    int symbol_offset;$/;"	m	struct:symloc	file:
symbol_overlayed_address	gdb/symfile.c	/^symbol_overlayed_address (CORE_ADDR address, struct obj_section *section)$/;"	f
symbol_position	bfd/mmo.c	/^    int symbol_position;$/;"	m	struct:mmo_data_struct	file:
symbol_print	gdb/valprint.h	/^  int symbol_print;$/;"	m	struct:value_print_options
symbol_ptr_ptr	bfd/bfd-in2.h	/^  struct bfd_symbol **symbol_ptr_ptr;$/;"	m	struct:bfd_section	typeref:struct:bfd_section::bfd_symbol
symbol_read_needs	gdb/findvar.c	/^symbol_read_needs (struct symbol *sym)$/;"	f
symbol_read_needs_frame	gdb/findvar.c	/^symbol_read_needs_frame (struct symbol *sym)$/;"	f
symbol_reference_defined	gdb/stabsread.c	/^symbol_reference_defined (const char **string)$/;"	f
symbol_register_ops	gdb/symtab.h	/^struct symbol_register_ops$/;"	s
symbol_relocs	bfd/elf32-m68k.c	/^  } symbol_relocs;$/;"	m	struct:elf_m68k_plt_info	typeref:struct:elf_m68k_plt_info::__anon1114	file:
symbol_resolve_entry	bfd/elf32-m68k.c	/^  bfd_vma symbol_resolve_entry;$/;"	m	struct:elf_m68k_plt_info	file:
symbol_resolve_offset	bfd/elf32-sh.c	/^  bfd_vma symbol_resolve_offset;$/;"	m	struct:elf_sh_plt_info	file:
symbol_scope	bfd/som.c	/^  unsigned int symbol_scope;$/;"	m	struct:som_misc_symbol_info	file:
symbol_search	gdb/symtab.h	/^  symbol_search (int block_, struct minimal_symbol *minsym,$/;"	f	struct:symbol_search
symbol_search	gdb/symtab.h	/^  symbol_search (int block_, struct symbol *symbol_)$/;"	f	struct:symbol_search
symbol_search	gdb/symtab.h	/^struct symbol_search$/;"	s
symbol_search_name	gdb/symtab.c	/^symbol_search_name (const struct general_symbol_info *gsymbol)$/;"	f
symbol_seen	gdb/compile/compile-c-symbols.c	/^symbol_seen (htab_t hashtab, struct symbol *sym)$/;"	f	file:
symbol_set_demangled_name	gdb/symtab.c	/^symbol_set_demangled_name (struct general_symbol_info *gsymbol,$/;"	f
symbol_set_language	gdb/symtab.c	/^symbol_set_language (struct general_symbol_info *gsymbol,$/;"	f
symbol_set_names	gdb/symtab.c	/^symbol_set_names (struct general_symbol_info *gsymbol,$/;"	f
symbol_set_symtab	gdb/symtab.c	/^symbol_set_symtab (struct symbol *symbol, struct symtab *symtab)$/;"	f
symbol_size	gdb/dbxread.c	/^    int symbol_size;$/;"	m	struct:symloc	file:
symbol_size	gdb/dbxread.c	/^static unsigned symbol_size;$/;"	v	file:
symbol_size	gdb/gdb-stabs.h	/^    int symbol_size;		\/* Bytes in a single symbol *\/$/;"	m	struct:dbx_symfile_info
symbol_smob	gdb/guile/scm-symbol.c	/^} symbol_smob;$/;"	t	typeref:struct:__anon1879	file:
symbol_smob_name	gdb/guile/scm-symbol.c	/^static const char symbol_smob_name[] = "gdb:symbol";$/;"	v	file:
symbol_smob_tag	gdb/guile/scm-symbol.c	/^static scm_t_bits symbol_smob_tag;$/;"	v	file:
symbol_strings_location	include/som/aout.h	/^  unsigned char symbol_strings_location[4];$/;"	m	struct:som_external_header
symbol_strings_location	include/som/internal.h	/^  unsigned int symbol_strings_location;$/;"	m	struct:som_header
symbol_strings_size	include/som/aout.h	/^  unsigned char symbol_strings_size[4];$/;"	m	struct:som_external_header
symbol_strings_size	include/som/internal.h	/^  unsigned int symbol_strings_size;$/;"	m	struct:som_header
symbol_subclass_kind	gdb/symtab.h	/^enum symbol_subclass_kind$/;"	g
symbol_substitution_name	gdb/compile/compile-c-symbols.c	/^symbol_substitution_name (struct symbol *sym)$/;"	f	class:gdb
symbol_symtab	gdb/symtab.c	/^symbol_symtab (const struct symbol *symbol)$/;"	f
symbol_table	gdb/dwarf2read.c	/^  gdb::array_view<symbol_table_slot> symbol_table;$/;"	m	struct:mapped_index_base	file:
symbol_table_offset	gdb/dbxread.c	/^static unsigned symbol_table_offset;$/;"	v	file:
symbol_table_slot	gdb/dwarf2read.c	/^  struct symbol_table_slot$/;"	s	struct:mapped_index_base	file:
symbol_tlsdesc_got_offset	bfd/elfnn-aarch64.c	/^symbol_tlsdesc_got_offset (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_tlsdesc_got_offset_mark	bfd/elfnn-aarch64.c	/^symbol_tlsdesc_got_offset_mark (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_tlsdesc_got_offset_mark_p	bfd/elfnn-aarch64.c	/^symbol_tlsdesc_got_offset_mark_p (bfd *input_bfd,$/;"	f	file:
symbol_tlsdesc_got_offset_ref	bfd/elfnn-aarch64.c	/^symbol_tlsdesc_got_offset_ref (bfd *input_bfd, struct elf_link_hash_entry *h,$/;"	f	file:
symbol_to_sal	gdb/linespec.c	/^symbol_to_sal (struct symtab_and_line *result,$/;"	f	file:
symbol_to_symbol_object	gdb/python/py-symbol.c	/^symbol_to_symbol_object (struct symbol *sym)$/;"	f
symbol_total	include/som/aout.h	/^  unsigned char symbol_total[4];$/;"	m	struct:som_external_header
symbol_total	include/som/internal.h	/^  unsigned int symbol_total;$/;"	m	struct:som_header
symbol_type	bfd/som.c	/^  unsigned int symbol_type;$/;"	m	struct:som_misc_symbol_info	file:
symbol_value	bfd/elf32-ip2k.c	/^symbol_value (bfd *abfd,$/;"	f	file:
symbol_value	bfd/som.c	/^  unsigned int symbol_value;$/;"	m	struct:som_misc_symbol_info	file:
symbol_value	include/som/aout.h	/^  unsigned char symbol_value[4];$/;"	m	struct:som_external_symbol_dictionary_record
symbol_value	include/som/lst.h	/^  unsigned char symbol_value[4];$/;"	m	struct:som_external_lst_symbol_record
symbol_vector	bfd/vms-alpha.c	/^  unsigned int symbol_vector;$/;"	m	struct:vms_symbol_entry	file:
symbol_without_target_section	gdb/testsuite/gdb.base/symbol-without-target_section.c	/^int symbol_without_target_section;$/;"	v
symbolic	include/bfdlink.h	/^  unsigned int symbolic: 1;$/;"	m	struct:bfd_link_info
symbolic_header	include/coff/ecoff.h	/^  HDRR symbolic_header;$/;"	m	struct:ecoff_debug_info
symbolp	gdb/linespec.c	/^DEF_VEC_P (symbolp);$/;"	v
symbolp	gdb/linespec.c	/^typedef struct symbol *symbolp;$/;"	t	typeref:struct:symbol	file:
symbols	bfd/libaout.h	/^  aout_symbol_type *symbols;		\/* Symtab for input bfd.  *\/$/;"	m	struct:aoutdata
symbols	bfd/libcoff-in.h	/^  struct coff_symbol_struct *	  symbols;	\/* Symtab for input bfd.  *\/$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::coff_symbol_struct
symbols	bfd/libcoff-in.h	/^  struct coff_symbol_struct *symbols;	\/* Symtab for input bfd.  *\/$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_symbol_struct
symbols	bfd/libcoff.h	/^  struct coff_symbol_struct *	  symbols;	\/* Symtab for input bfd.  *\/$/;"	m	struct:coff_reloc_cookie	typeref:struct:coff_reloc_cookie::coff_symbol_struct
symbols	bfd/libcoff.h	/^  struct coff_symbol_struct *symbols;	\/* Symtab for input bfd.  *\/$/;"	m	struct:coff_tdata	typeref:struct:coff_tdata::coff_symbol_struct
symbols	bfd/mach-o.h	/^  bfd_mach_o_asymbol *symbols;$/;"	m	struct:bfd_mach_o_symtab_command
symbols	bfd/mmo.c	/^    struct mmo_symbol *symbols;$/;"	m	struct:mmo_data_struct	typeref:struct:mmo_data_struct::mmo_symbol	file:
symbols	bfd/srec.c	/^    struct srec_symbol *symbols;$/;"	m	struct:srec_data_struct	typeref:struct:srec_data_struct::srec_symbol	file:
symbols	bfd/tekhex.c	/^  struct tekhex_symbol_struct *symbols;$/;"	m	struct:tekhex_data_struct	typeref:struct:tekhex_data_struct::tekhex_symbol_struct	file:
symbols	bfd/wasm-module.c	/^  asymbol *      symbols;$/;"	m	struct:__anon1027	file:
symbols	gdb/symtab.c	/^  struct symbol_cache_slot symbols[1];$/;"	m	struct:block_symbol_cache	typeref:struct:block_symbol_cache::symbol_cache_slot	file:
symbols	include/dis-asm.h	/^  asymbol **symbols;$/;"	m	struct:disassemble_info
symbols_are_identical_enums	gdb/ada-lang.c	/^symbols_are_identical_enums (const std::vector<struct block_symbol> &syms)$/;"	f	file:
symbols_loaded	gdb/solist.h	/^    char symbols_loaded;	\/* flag: symbols read in yet?  *\/$/;"	m	struct:so_list
symbolsrec_object_p	bfd/srec.c	/^symbolsrec_object_p (bfd *abfd)$/;"	f	file:
symbolsrec_vec	bfd/srec.c	/^const bfd_target symbolsrec_vec =$/;"	v
symbolsrec_write_object_contents	bfd/srec.c	/^symbolsrec_write_object_contents (bfd *abfd)$/;"	f	file:
symbuf	bfd/elf-bfd.h	/^  void *symbuf;$/;"	m	struct:elf_obj_tdata
symbuf	gdb/dbxread.c	/^static struct external_nlist symbuf[4096];$/;"	v	typeref:struct:external_nlist	file:
symbuf_end	gdb/dbxread.c	/^static int symbuf_end;$/;"	v	file:
symbuf_idx	gdb/dbxread.c	/^static int symbuf_idx;$/;"	v	file:
symbuf_left	gdb/dbxread.c	/^static unsigned int symbuf_left;$/;"	v	file:
symbuf_read	gdb/dbxread.c	/^static unsigned int symbuf_read;$/;"	v	file:
symbuf_sections	gdb/dbxread.c	/^static struct stab_section_list *symbuf_sections;$/;"	v	typeref:struct:stab_section_list	file:
symchar	bfd/mmo.c	/^    bfd_byte symchar;$/;"	m	struct:mmo_symbol_trie	file:
symcount	bfd/bfd-in2.h	/^  unsigned int symcount;$/;"	m	struct:bfd
symcount	bfd/peXXigen.c	/^  int	     symcount;$/;"	m	struct:sym_cache	file:
symcount	bfd/wasm-module.c	/^  bfd_size_type  symcount;$/;"	m	struct:__anon1027	file:
symcount	gdb/gdb-stabs.h	/^    int symcount;		\/* How many symbols are there in the file *\/$/;"	m	struct:dbx_symfile_info
symcount	sim/rl78/trace.c	/^static int         symcount = 0;$/;"	v	file:
symcount	sim/rx/trace.c	/^static int         symcount = 0;$/;"	v	file:
symdbgoff	include/vms/eihd.h	/^  unsigned char symdbgoff[4];$/;"	m	struct:vms_eihd
symdef	include/aout/ranlib.h	/^struct symdef$/;"	s
symdef_count	bfd/libbfd-in.h	/^  symindex symdef_count;	\/* How many there are.  *\/$/;"	m	struct:artdata
symdef_count	bfd/libbfd.h	/^  symindex symdef_count;	\/* How many there are.  *\/$/;"	m	struct:artdata
symdefs	bfd/libbfd-in.h	/^  carsym *symdefs;		\/* The symdef entries.  *\/$/;"	m	struct:artdata
symdefs	bfd/libbfd.h	/^  carsym *symdefs;		\/* The symdef entries.  *\/$/;"	m	struct:artdata
syment	bfd/libcoff.h	/^    struct internal_syment syment;$/;"	m	union:coff_ptr_struct::__anon1011	typeref:struct:coff_ptr_struct::__anon1011::internal_syment
symfile_add_flag	gdb/symfile-add-flags.h	/^enum symfile_add_flag$/;"	g
symfile_addr	gdb/jit.h	/^  CORE_ADDR symfile_addr;$/;"	m	struct:jit_code_entry
symfile_addr	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  const char *symfile_addr;$/;"	m	struct:jit_code_entry	file:
symfile_addr	gdb/testsuite/gdb.base/jit-main.c	/^  const char *symfile_addr;$/;"	m	struct:jit_code_entry	file:
symfile_addr	gdb/testsuite/gdb.base/jit-protocol.h	/^  void *symfile_addr;$/;"	m	struct:jit_code_entry
symfile_addr	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  const char *symfile_addr;$/;"	m	struct:jit_code_entry	file:
symfile_bfd	gdb/coffread.c	/^static bfd *symfile_bfd;$/;"	v	file:
symfile_bfd	gdb/dbxread.c	/^static bfd *symfile_bfd;$/;"	v	file:
symfile_bfd	gdb/xcoffread.c	/^static bfd *symfile_bfd;$/;"	v	file:
symfile_bfd_open	gdb/symfile.c	/^symfile_bfd_open (const char *name)$/;"	f
symfile_debug_free_objfile	gdb/symfile-debug.c	/^symfile_debug_free_objfile (struct objfile *objfile, void *datum)$/;"	f	file:
symfile_debug_installed	gdb/symfile-debug.c	/^symfile_debug_installed (struct objfile *objfile)$/;"	f	file:
symfile_debug_objfile_data_key	gdb/symfile-debug.c	/^static const struct objfile_data *symfile_debug_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
symfile_dummy_outputs	gdb/symfile.c	/^symfile_dummy_outputs (bfd *abfd, asection *sectp, void *dummy)$/;"	f	file:
symfile_find_segment_sections	gdb/symfile.c	/^symfile_find_segment_sections (struct objfile *objfile)$/;"	f	file:
symfile_flags	gdb/inferior.h	/^  symfile_add_flags symfile_flags = 0;$/;"	m	class:inferior
symfile_free_objfile	gdb/symfile.c	/^symfile_free_objfile (struct objfile *objfile)$/;"	f	file:
symfile_map_offsets_to_segments	gdb/symfile.c	/^symfile_map_offsets_to_segments (bfd *abfd,$/;"	f
symfile_object_file	gdb/progspace.h	/^  struct objfile *symfile_object_file = NULL;$/;"	m	struct:program_space	typeref:struct:program_space::objfile
symfile_objfile	gdb/progspace.h	231;"	d
symfile_relocatable	gdb/dbxread.c	/^static int symfile_relocatable = 0;$/;"	v	file:
symfile_relocate_debug_section	gdb/symfile.c	/^symfile_relocate_debug_section (struct objfile *objfile,$/;"	f
symfile_segment_data	gdb/symfile.h	/^struct symfile_segment_data$/;"	s
symfile_size	gdb/jit.h	/^  ULONGEST symfile_size;$/;"	m	struct:jit_code_entry
symfile_size	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  uint64_t symfile_size;$/;"	m	struct:jit_code_entry	file:
symfile_size	gdb/testsuite/gdb.base/jit-main.c	/^  uint64_t symfile_size;$/;"	m	struct:jit_code_entry	file:
symfile_size	gdb/testsuite/gdb.base/jit-protocol.h	/^  uint64_t symfile_size;$/;"	m	struct:jit_code_entry
symfile_size	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  uint64_t symfile_size;$/;"	m	struct:jit_code_entry	file:
symful	gdb/testsuite/gdb.base/step-symless.c	/^symful (void)$/;"	f	file:
symindex	bfd/bfd-in.h	/^typedef unsigned long symindex;$/;"	t
symindex	bfd/bfd-in2.h	/^typedef unsigned long symindex;$/;"	t
symindx	bfd/elflink.c	/^  unsigned long int symindx;$/;"	m	struct:collect_gnu_hash_codes	file:
symless	gdb/testsuite/gdb.base/step-symless.c	/^symless (void)$/;"	f	file:
symloc	gdb/dbxread.c	/^struct symloc$/;"	s	file:
symloc	gdb/mdebugread.c	/^struct symloc$/;"	s	file:
symloc	gdb/xcoffread.c	/^struct symloc$/;"	s	file:
symname_alloced	gdb/xcoffread.c	/^static int symname_alloced = 0;$/;"	v	file:
symname_in_debug_hook	bfd/coffcode.h	/^symname_in_debug_hook (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
symndx	bfd/elf32-bfin.c	/^  long symndx;$/;"	m	struct:bfinfdpic_relocs_info	file:
symndx	bfd/elf32-frv.c	/^  long symndx;$/;"	m	struct:frvfdpic_relocs_info	file:
symndx	bfd/elf32-m68k.c	/^  unsigned long symndx;$/;"	m	struct:elf_m68k_got_entry_key	file:
symndx	bfd/elf32-score.c	/^  long symndx;$/;"	m	struct:score_got_entry	file:
symndx	bfd/elf32-score7.c	/^  long symndx;$/;"	m	struct:score_got_entry	file:
symndx	bfd/elf64-ppc.c	/^      unsigned *symndx;$/;"	m	struct:_ppc64_elf_section_data::__anon1171::_toc_sec_data	file:
symndx	bfd/elfxx-mips.c	/^  long symndx;$/;"	m	struct:mips_got_entry	file:
symndx	bfd/elfxx-mips.c	/^  long symndx;$/;"	m	struct:mips_got_page_ref	file:
symndx2h	bfd/elf32-m68k.c	/^  struct elf_m68k_link_hash_entry **symndx2h;$/;"	m	struct:elf_m68k_finalize_got_offsets_arg	typeref:struct:elf_m68k_finalize_got_offsets_arg::elf_m68k_link_hash_entry	file:
symndx2h	bfd/elf32-m68k.c	/^  struct elf_m68k_link_hash_entry **symndx2h;$/;"	m	struct:elf_m68k_partition_multi_got_arg	typeref:struct:elf_m68k_partition_multi_got_arg::elf_m68k_link_hash_entry	file:
symndx_to_section	bfd/libecoff.h	/^  asection **symndx_to_section;$/;"	m	struct:ecoff_tdata
symnum	gdb/buildsym.h	/^EXTERN unsigned int symnum;$/;"	v
symoff	bfd/aoutx.h	/^  file_ptr symoff;$/;"	m	struct:aout_final_link_info
symoff	bfd/mach-o.h	/^  unsigned int symoff;$/;"	m	struct:bfd_mach_o_symtab_command
symoff	bfd/pdp11.c	/^  file_ptr symoff;$/;"	m	struct:aout_final_link_info	file:
symoff	include/coff/xcoff.h	/^  char symoff[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
symoff	include/coff/xcoff.h	/^  char symoff[XCOFFARMAG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr
symoff	include/mach-o/external.h	/^  unsigned char symoff[4];	\/* File offset of the symbol table.  *\/$/;"	m	struct:mach_o_symtab_command_external
symoff64	include/coff/xcoff.h	/^  char symoff64[XCOFFARMAGBIG_ELEMENT_SIZE];$/;"	m	struct:xcoff_ar_file_hdr_big
symptr	libiberty/simple-object-coff.c	/^  off_t symptr;$/;"	m	struct:simple_object_coff_read	file:
symptr	libiberty/simple-object-xcoff.c	/^  off_t symptr;$/;"	m	struct:simple_object_xcoff_read	file:
sympy_dealloc	gdb/python/py-symbol.c	/^sympy_dealloc (PyObject *obj)$/;"	f	file:
sympy_get_addr_class	gdb/python/py-symbol.c	/^sympy_get_addr_class (PyObject *self, void *closure)$/;"	f	file:
sympy_get_linkage_name	gdb/python/py-symbol.c	/^sympy_get_linkage_name (PyObject *self, void *closure)$/;"	f	file:
sympy_get_name	gdb/python/py-symbol.c	/^sympy_get_name (PyObject *self, void *closure)$/;"	f	file:
sympy_get_print_name	gdb/python/py-symbol.c	/^sympy_get_print_name (PyObject *self, void *closure)$/;"	f	file:
sympy_get_symtab	gdb/python/py-symbol.c	/^sympy_get_symtab (PyObject *self, void *closure)$/;"	f	file:
sympy_get_type	gdb/python/py-symbol.c	/^sympy_get_type (PyObject *self, void *closure)$/;"	f	file:
sympy_is_argument	gdb/python/py-symbol.c	/^sympy_is_argument (PyObject *self, void *closure)$/;"	f	file:
sympy_is_constant	gdb/python/py-symbol.c	/^sympy_is_constant (PyObject *self, void *closure)$/;"	f	file:
sympy_is_function	gdb/python/py-symbol.c	/^sympy_is_function (PyObject *self, void *closure)$/;"	f	file:
sympy_is_valid	gdb/python/py-symbol.c	/^sympy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
sympy_is_variable	gdb/python/py-symbol.c	/^sympy_is_variable (PyObject *self, void *closure)$/;"	f	file:
sympy_line	gdb/python/py-symbol.c	/^sympy_line (PyObject *self, void *closure)$/;"	f	file:
sympy_needs_frame	gdb/python/py-symbol.c	/^sympy_needs_frame (PyObject *self, void *closure)$/;"	f	file:
sympy_objfile_data_key	gdb/python/py-symbol.c	/^static const struct objfile_data *sympy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
sympy_str	gdb/python/py-symbol.c	/^sympy_str (PyObject *self)$/;"	f	file:
sympy_symbol_object	gdb/python/py-symbol.c	/^typedef struct sympy_symbol_object {$/;"	s	file:
sympy_value	gdb/python/py-symbol.c	/^sympy_value (PyObject *self, PyObject *args)$/;"	f	file:
syms	bfd/dwarf1.c	/^  asymbol** syms;$/;"	m	struct:dwarf1_debug	file:
syms	bfd/dwarf2.c	/^  asymbol **syms;$/;"	m	struct:dwarf2_debug	file:
syms	bfd/peXXigen.c	/^  asymbol ** syms;$/;"	m	struct:sym_cache	file:
syms	bfd/plugin.h	/^  const struct ld_plugin_symbol *syms;$/;"	m	struct:plugin_data_struct	typeref:struct:plugin_data_struct::ld_plugin_symbol
syms	bfd/vms-alpha.c	/^  struct vms_symbol_entry **syms;$/;"	m	struct:vms_private_data_struct	typeref:struct:vms_private_data_struct::vms_symbol_entry	file:
syms	gdb/dictionary.c	/^  struct symbol **syms;$/;"	m	struct:dictionary_linear	typeref:struct:dictionary_linear::symbol	file:
syms	gdb/dictionary.c	/^  struct symbol **syms;$/;"	m	struct:dictionary_linear_expandable	typeref:struct:dictionary_linear_expandable::symbol	file:
syms_from_objfile	gdb/symfile.c	/^syms_from_objfile (struct objfile *objfile,$/;"	f	file:
syms_from_objfile_1	gdb/symfile.c	/^syms_from_objfile_1 (struct objfile *objfile,$/;"	f	file:
symshndxbuf	bfd/elflink.c	/^  Elf_External_Sym_Shndx *symshndxbuf;$/;"	m	struct:elf_final_link_info	file:
symstrtab	bfd/elflink.c	/^  struct elf_strtab_hash *symstrtab;$/;"	m	struct:elf_final_link_info	typeref:struct:elf_final_link_info::elf_strtab_hash	file:
symtab	bfd/mach-o.h	/^    bfd_mach_o_symtab_command symtab;$/;"	m	union:bfd_mach_o_load_command::__anon1083
symtab	bfd/mach-o.h	/^  bfd_mach_o_symtab_command *symtab;$/;"	m	struct:mach_o_data_struct
symtab	bfd/som.h	/^  som_symbol_type *symtab;$/;"	m	struct:somdata
symtab	gdb/breakpoint.h	/^  struct symtab *symtab = NULL;$/;"	m	class:bp_location	typeref:struct:bp_location::symtab
symtab	gdb/buildsym.h	/^  struct symtab *symtab;$/;"	m	struct:subfile	typeref:struct:subfile::symtab
symtab	gdb/disasm.c	/^  struct symtab *symtab;$/;"	m	struct:dis_line_entry	typeref:struct:dis_line_entry::symtab	file:
symtab	gdb/dwarf-index-write.c	/^  struct mapped_symtab *symtab;$/;"	m	struct:signatured_type_index_data	typeref:struct:signatured_type_index_data::mapped_symtab	file:
symtab	gdb/dwarf2read.c	/^  struct symtab *symtab {};$/;"	s	struct:file_entry	file:
symtab	gdb/guile/scm-symtab.c	/^  struct symtab *symtab;$/;"	m	struct:__anon1881	typeref:struct:__anon1881::symtab	file:
symtab	gdb/linespec.c	/^  struct symtab *symtab;$/;"	m	struct:linespec_canonical_name	typeref:struct:linespec_canonical_name::symtab	file:
symtab	gdb/python/py-linetable.c	/^  PyObject *symtab;$/;"	m	struct:__anon2081	file:
symtab	gdb/python/py-symtab.c	/^  struct symtab *symtab;$/;"	m	struct:stpy_symtab_object	typeref:struct:stpy_symtab_object::symtab	file:
symtab	gdb/python/py-symtab.c	/^  symtab_object *symtab;$/;"	m	struct:salpy_sal_object	file:
symtab	gdb/record-btrace.c	/^  struct symtab *symtab;$/;"	m	struct:btrace_line_range	typeref:struct:btrace_line_range::symtab	file:
symtab	gdb/symtab.h	/^    struct symtab *symtab;$/;"	m	union:symbol::__anon1837	typeref:struct:symbol::__anon1837::symtab
symtab	gdb/symtab.h	/^  struct symtab *symtab = NULL;$/;"	m	struct:symtab_and_line	typeref:struct:symtab_and_line::symtab
symtab	gdb/symtab.h	/^struct symtab$/;"	s
symtab	include/dis-asm.h	/^  asymbol **symtab;$/;"	m	struct:disassemble_info
symtab	sim/rl78/trace.c	/^static asymbol **  symtab = NULL;$/;"	v	file:
symtab	sim/rx/trace.c	/^static asymbol **  symtab = NULL;$/;"	v	file:
symtab_and_line	gdb/symtab.h	/^struct symtab_and_line$/;"	s
symtab_and_line_to_sal_object	gdb/python/py-symtab.c	/^symtab_and_line_to_sal_object (struct symtab_and_line sal)$/;"	f
symtab_create_debug	gdb/symtab.c	/^unsigned int symtab_create_debug = 0;$/;"	v
symtab_fns	gdb/symfile.c	/^static std::vector<registered_sym_fns> symtab_fns;$/;"	v	file:
symtab_free_objfile_observer	gdb/symtab.c	/^symtab_free_objfile_observer (struct objfile *objfile)$/;"	f	file:
symtab_functions	gdb/guile/scm-symtab.c	/^static const scheme_function symtab_functions[] =$/;"	v	file:
symtab_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr symtab_hdr;$/;"	m	struct:elf_obj_tdata
symtab_hdr	bfd/elf32-epiphany.c	/^  Elf_Internal_Shdr *  symtab_hdr;$/;"	m	struct:misc	file:
symtab_hdr	bfd/elf32-ip2k.c	/^  Elf_Internal_Shdr *  symtab_hdr;$/;"	m	struct:misc	file:
symtab_hdr	bfd/elf64-alpha.c	/^  Elf_Internal_Shdr *symtab_hdr;$/;"	m	struct:alpha_relax_info	file:
symtab_index_entry	gdb/dwarf-index-write.c	/^struct symtab_index_entry$/;"	s	file:
symtab_new_objfile_observer	gdb/symtab.c	/^symtab_new_objfile_observer (struct objfile *objfile)$/;"	f	file:
symtab_object	gdb/python/py-symtab.c	/^} symtab_object;$/;"	t	typeref:struct:stpy_symtab_object	file:
symtab_object_getset	gdb/python/py-symtab.c	/^static gdb_PyGetSetDef symtab_object_getset[] = {$/;"	v	file:
symtab_object_methods	gdb/python/py-symtab.c	/^static PyMethodDef symtab_object_methods[] = {$/;"	v	file:
symtab_object_to_symtab	gdb/python/py-symtab.c	/^symtab_object_to_symtab (PyObject *obj)$/;"	f
symtab_object_type	gdb/python/py-symtab.c	/^PyTypeObject symtab_object_type = {$/;"	v
symtab_observer_executable_changed	gdb/symtab.c	/^symtab_observer_executable_changed (void)$/;"	f	file:
symtab_offset	gdb/gdb-stabs.h	/^    file_ptr symtab_offset;	\/* Offset in file to symbol table *\/$/;"	m	struct:dbx_symfile_info
symtab_pos	include/dis-asm.h	/^  int symtab_pos;$/;"	m	struct:disassemble_info
symtab_ptr	gdb/symtab.h	/^DEF_VEC_P (symtab_ptr);$/;"	v
symtab_ptr	gdb/symtab.h	/^typedef struct symtab *symtab_ptr;$/;"	t	typeref:struct:symtab
symtab_scm	gdb/guile/scm-symtab.c	/^  SCM symtab_scm;$/;"	m	struct:__anon1882	file:
symtab_section	bfd/elf-bfd.h	/^  unsigned int symtab_section, dynsymtab_section;$/;"	m	struct:elf_obj_tdata
symtab_shndx_list	bfd/elf-bfd.h	/^  elf_section_list * symtab_shndx_list;$/;"	m	struct:elf_obj_tdata
symtab_size	include/dis-asm.h	/^  int symtab_size;$/;"	m	struct:disassemble_info
symtab_smob	gdb/guile/scm-symtab.c	/^} symtab_smob;$/;"	t	typeref:struct:__anon1881	file:
symtab_smob_name	gdb/guile/scm-symtab.c	/^static const char symtab_smob_name[] = "gdb:symtab";$/;"	v	file:
symtab_smob_tag	gdb/guile/scm-symtab.c	/^static scm_t_bits symtab_smob_tag;$/;"	v	file:
symtab_symbol_info	gdb/symtab.c	/^symtab_symbol_info (const char *regexp, enum search_domain kind, int from_tty)$/;"	f	file:
symtab_to_filename_for_display	gdb/source.c	/^symtab_to_filename_for_display (struct symtab *symtab)$/;"	f
symtab_to_fullname	gdb/source.c	/^symtab_to_fullname (struct symtab *s)$/;"	f
symtab_to_linetable_object	gdb/python/py-linetable.c	/^symtab_to_linetable_object (PyObject *symtab)$/;"	f
symtab_to_symtab_object	gdb/python/py-symtab.c	/^symtab_to_symtab_object (struct symtab *symtab)$/;"	f
symtabs	gdb/dwarf2read.c	/^  struct symtab **symtabs;$/;"	m	struct:type_unit_group	typeref:struct:type_unit_group::symtab	file:
symtabs	gdb/jit.c	/^  struct gdb_symtab *symtabs;$/;"	m	struct:gdb_object	typeref:struct:gdb_object::gdb_symtab	file:
symtail	bfd/mmo.c	/^    struct mmo_symbol *symtail;$/;"	m	struct:mmo_data_struct	typeref:struct:mmo_data_struct::mmo_symbol	file:
symtail	bfd/srec.c	/^    struct srec_symbol *symtail;$/;"	m	struct:srec_data_struct	typeref:struct:srec_data_struct::srec_symbol	file:
symtbl	gdb/xcoffread.c	/^    char *symtbl;$/;"	m	struct:coff_symfile_info	file:
symtbl_num_syms	gdb/xcoffread.c	/^    int symtbl_num_syms;$/;"	m	struct:coff_symfile_info	file:
symtoken	gdb/parser-defs.h	/^struct symtoken$/;"	s
symtype	bfd/elf64-ppc.c	/^  unsigned char symtype;$/;"	m	struct:ppc_stub_hash_entry	file:
symvalue	bfd/bfd-in.h	/^typedef BFD_HOST_U_64_BIT symvalue;$/;"	t
symvalue	bfd/bfd-in.h	/^typedef unsigned long symvalue;$/;"	t
symvalue	bfd/bfd-in2.h	/^typedef BFD_HOST_U_64_BIT symvalue;$/;"	t
symvalue	bfd/bfd-in2.h	/^typedef unsigned long symvalue;$/;"	t
symvec_index	include/elf/ia64.h	/^  unsigned char symvec_index[4];$/;"	m	struct:__anon1426
symvect_size	include/vms/eihd.h	/^  unsigned char symvect_size[4];$/;"	m	struct:vms_eihd
symver	include/bfdlink.h	/^  unsigned int symver : 1;$/;"	m	struct:bfd_elf_version_expr
symver_sec	bfd/elflink.c	/^  asection *symver_sec;$/;"	m	struct:elf_final_link_info	file:
symvva	bfd/vms-alpha.c	/^  bfd_vma symvva; \/* relative virtual address of symbol vector *\/$/;"	m	struct:vms_private_data_struct	file:
symvva	include/vms/eihd.h	/^  unsigned char symvva[8];$/;"	m	struct:vms_eihd
sync	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::sync() {$/;"	f	class:gzfilebuf
sync	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::sync()$/;"	f	class:gzfilebuf
sync_error	gdb/gdbserver/gdbreplay.c	/^sync_error (FILE *fp, const char *desc, int expect, int got)$/;"	f	file:
sync_operation	sim/mips/sim-main.c	/^sync_operation (SIM_DESC sd,$/;"	f
sync_quit_force_run	gdb/event-top.c	/^volatile int sync_quit_force_run;$/;"	v
sync_threadlists	gdb/aix-thread.c	/^sync_threadlists (void)$/;"	f	file:
syncsearch	zlib/inflate.c	/^local unsigned syncsearch(have, buf, len)$/;"	f
syntax	include/opcode/cgen.h	/^  CGEN_SYNTAX syntax;$/;"	m	struct:__anon1398
syntax	include/opcode/cgen.h	/^  CGEN_SYNTAX_CHAR_TYPE syntax[CGEN_MAX_SYNTAX_ELEMENTS];$/;"	m	struct:__anon1394
syntax	include/opcode/msp430-decode.h	/^  char *		syntax;$/;"	m	struct:__anon1250
syntax	include/opcode/rl78.h	/^  char *		syntax;$/;"	m	struct:__anon1379
syntax	include/opcode/rx.h	/^  char *            syntax;$/;"	m	struct:__anon1405
syntax	include/opcode/tic30.h	/^  const char *syntax;$/;"	m	struct:__anon1284
syntax	include/xregex2.h	/^  reg_syntax_t syntax;$/;"	m	struct:re_pattern_buffer
syntax	opcodes/arc-ext.h	/^  unsigned char syntax;$/;"	m	struct:ExtInstruction
syntax	opcodes/nds32-asm.h	/^  lex_t *syntax;$/;"	m	struct:nds32_opcode
syntax	opcodes/opc2c.c	/^  char * syntax;$/;"	m	struct:__anon18	file:
syntaxspec	libiberty/regex.c	/^  syntaxspec,$/;"	e	enum:__anon1180	file:
synthetic_opd	bfd/elf64-ppc.c	/^static asection *synthetic_opd;$/;"	v	file:
synthetic_relocatable	bfd/elf64-ppc.c	/^static bfd_boolean synthetic_relocatable;$/;"	v	file:
sys	gdb/testsuite/gdb.base/fileio.c	/^char sys[1512];$/;"	v
sys_defs	sim/common/gentmap.c	13;"	d	file:
sys_defs	sim/common/gentmap.c	15;"	d	file:
sys_errlist	libiberty/strerror.c	/^static const char **sys_errlist;$/;"	v	file:
sys_errlist	libiberty/strerror.c	14;"	d	file:
sys_errlist	libiberty/strerror.c	25;"	d	file:
sys_errlist	libiberty/strerror.c	466;"	d	file:
sys_halt	sim/erc32/func.c	/^sys_halt()$/;"	f
sys_nerr	libiberty/strerror.c	/^static int sys_nerr;$/;"	v	file:
sys_nerr	libiberty/strerror.c	13;"	d	file:
sys_nerr	libiberty/strerror.c	24;"	d	file:
sys_nerr	libiberty/strerror.c	465;"	d	file:
sys_nsig	libiberty/strsignal.c	/^static int sys_nsig = NSIG;$/;"	v	file:
sys_nsig	libiberty/strsignal.c	/^static int sys_nsig = _NSIG;$/;"	v	file:
sys_nsig	libiberty/strsignal.c	/^static int sys_nsig;$/;"	v	file:
sys_nsig	libiberty/strsignal.c	19;"	d	file:
sys_nsig	libiberty/strsignal.c	41;"	d	file:
sys_reset	sim/erc32/func.c	/^sys_reset()$/;"	f
sys_siglist	libiberty/strsignal.c	/^static const char **sys_siglist;$/;"	v	file:
sys_siglist	libiberty/strsignal.c	18;"	d	file:
sys_siglist	libiberty/strsignal.c	40;"	d	file:
sys_tdefs	sim/common/gentmap.c	/^static struct tdefs sys_tdefs[] = {$/;"	v	typeref:struct:tdefs	file:
syscall	gdb/target.h	/^struct syscall$/;"	s
syscall_attr	gdb/xml-syscall.c	/^static const struct gdb_xml_attribute syscall_attr[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
syscall_catchpoint_p	gdb/break-catch-syscall.c	/^syscall_catchpoint_p (struct breakpoint *b)$/;"	f	file:
syscall_create_syscall_desc	gdb/xml-syscall.c	/^syscall_create_syscall_desc (struct syscalls_info *syscalls_info,$/;"	f	file:
syscall_desc	gdb/xml-syscall.c	/^  syscall_desc (int number_, std::string name_)$/;"	f	struct:syscall_desc
syscall_desc	gdb/xml-syscall.c	/^struct syscall_desc$/;"	s	file:
syscall_desc_up	gdb/xml-syscall.c	/^typedef std::unique_ptr<syscall_desc> syscall_desc_up;$/;"	t	file:
syscall_descriptor	sim/ppc/emul_generic.h	/^  emul_syscall_descriptor *syscall_descriptor;$/;"	m	struct:_emul_syscall
syscall_group_add_syscall	gdb/xml-syscall.c	/^syscall_group_add_syscall (struct syscalls_info *syscalls_info,$/;"	f	file:
syscall_group_create_syscall_group_desc	gdb/xml-syscall.c	/^syscall_group_create_syscall_group_desc (struct syscalls_info *syscalls_info,$/;"	f	file:
syscall_group_desc	gdb/xml-syscall.c	/^  syscall_group_desc (const std::string &name_)$/;"	f	struct:syscall_group_desc
syscall_group_desc	gdb/xml-syscall.c	/^struct syscall_group_desc$/;"	s	file:
syscall_group_desc_up	gdb/xml-syscall.c	/^typedef std::unique_ptr<syscall_group_desc> syscall_group_desc_up;$/;"	t	file:
syscall_group_get_group_by_name	gdb/xml-syscall.c	/^syscall_group_get_group_by_name (const struct syscalls_info *syscalls_info,$/;"	f	file:
syscall_is_exec	gdb/procfs.c	/^syscall_is_exec (procinfo *pi, int scall)$/;"	f	file:
syscall_is_exit	gdb/procfs.c	/^syscall_is_exit (procinfo *pi, int scall)$/;"	f	file:
syscall_is_lwp_create	gdb/procfs.c	/^syscall_is_lwp_create (procinfo *pi, int scall)$/;"	f	file:
syscall_is_lwp_exit	gdb/procfs.c	/^syscall_is_lwp_exit (procinfo *pi, int scall)$/;"	f	file:
syscall_map	include/gdb/callback.h	/^  CB_TARGET_DEFS_MAP *syscall_map;$/;"	m	struct:host_callback_struct
syscall_map	sim/cris/traps.c	/^static const CB_TARGET_DEFS_MAP syscall_map[] =$/;"	v	file:
syscall_next_pc	gdb/arch/arm-get-next-pcs.h	/^  CORE_ADDR (*syscall_next_pc) (struct arm_get_next_pcs *self);$/;"	m	struct:arm_get_next_pcs_ops
syscall_next_pc	gdb/loongarch-tdep.h	/^  CORE_ADDR (*syscall_next_pc) (struct frame_info *frame);$/;"	m	struct:gdbarch_tdep
syscall_next_pc	gdb/mips-tdep.h	/^  CORE_ADDR (*syscall_next_pc) (struct frame_info *frame);$/;"	m	struct:gdbarch_tdep
syscall_next_pc	gdb/nios2-tdep.h	/^  CORE_ADDR (*syscall_next_pc) (struct frame_info *frame,$/;"	m	struct:gdbarch_tdep
syscall_next_pc	gdb/tic6x-tdep.h	/^  CORE_ADDR (*syscall_next_pc) (struct frame_info *frame);$/;"	m	struct:gdbarch_tdep
syscall_number	gdb/target/waitstatus.h	/^      int syscall_number;$/;"	m	union:target_waitstatus::__anon1724
syscall_parse_xml	gdb/xml-syscall.c	/^syscall_parse_xml (const char *document, xml_fetch_another fetcher,$/;"	f	file:
syscall_parsing_data	gdb/xml-syscall.c	/^struct syscall_parsing_data$/;"	s	file:
syscall_read_mem	sim/frv/traps.c	/^syscall_read_mem (host_callback *cb, struct cb_syscall *sc,$/;"	f	file:
syscall_start_syscall	gdb/xml-syscall.c	/^syscall_start_syscall (struct gdb_xml_parser *parser,$/;"	f	file:
syscall_stat32_map	sim/cris/traps.c	/^static const CB_TARGET_DEFS_MAP syscall_stat32_map[] =$/;"	v	file:
syscall_state	gdb/gdbserver/linux-low.h	/^  enum target_waitkind syscall_state;$/;"	m	struct:lwp_info	typeref:enum:lwp_info::target_waitkind
syscall_state	gdb/linux-nat.h	/^  enum target_waitkind syscall_state;$/;"	m	struct:lwp_info	typeref:enum:lwp_info::target_waitkind
syscall_table	gdb/proc-events.c	/^static const char *syscall_table[MAX_SYSCALLS];$/;"	v	file:
syscall_warn_user	gdb/xml-syscall.c	/^syscall_warn_user (void)$/;"	f	file:
syscall_write_mem	sim/frv/traps.c	/^syscall_write_mem (host_callback *cb, struct cb_syscall *sc,$/;"	f	file:
syscallno	gdb/nat/glibc_thread_db.h	/^    int syscallno;		\/* Number of system call used.  *\/$/;"	m	union:td_notify::__anon1698
syscalls	gdb/xml-syscall.c	/^  std::vector<syscall_desc *> syscalls;$/;"	m	struct:syscall_group_desc	file:
syscalls	gdb/xml-syscall.c	/^  std::vector<syscall_desc_up> syscalls;$/;"	m	struct:syscalls_info	file:
syscalls	sim/cris/sim-main.h	/^  USI syscalls;$/;"	m	struct:_sim_cpu
syscalls	sim/ppc/emul_netbsd.c	/^  emul_syscall *syscalls;$/;"	m	struct:_os_emul_data	file:
syscalls	sim/ppc/emul_unix.c	/^  emul_syscall *syscalls;$/;"	m	struct:_os_emul_data	file:
syscalls_counts	gdb/break-catch-syscall.c	/^  std::vector<int> syscalls_counts;$/;"	m	class:catch_syscall_inferior_data::std	file:
syscalls_info	gdb/gdbarch.c	/^  struct syscalls_info * syscalls_info;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::syscalls_info	file:
syscalls_info	gdb/xml-syscall.c	/^  struct syscalls_info *syscalls_info;$/;"	m	struct:syscall_parsing_data	typeref:struct:syscall_parsing_data::syscalls_info	file:
syscalls_info	gdb/xml-syscall.c	/^struct syscalls_info$/;"	s	file:
syscalls_info_children	gdb/xml-syscall.c	/^static const struct gdb_xml_element syscalls_info_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
syscalls_info_up	gdb/xml-syscall.c	/^typedef std::unique_ptr<syscalls_info> syscalls_info_up;$/;"	t	file:
syscalls_to_be_caught	gdb/break-catch-syscall.c	/^  std::vector<int> syscalls_to_be_caught;$/;"	m	class:breakpoint::std	file:
syscalls_to_catch	gdb/gdbserver/inferiors.h	/^  std::vector<int> syscalls_to_catch;$/;"	m	struct:process_info
syscfg	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
syscm_del_objfile_symbols	gdb/guile/scm-symbol.c	/^syscm_del_objfile_symbols (struct objfile *objfile, void *datum)$/;"	f	file:
syscm_eq_symbol_smob	gdb/guile/scm-symbol.c	/^syscm_eq_symbol_smob (const void *ap, const void *bp)$/;"	f	file:
syscm_free_symbol_smob	gdb/guile/scm-symbol.c	/^syscm_free_symbol_smob (SCM self)$/;"	f	file:
syscm_gdbarch_data	gdb/guile/scm-symbol.c	/^struct syscm_gdbarch_data$/;"	s	file:
syscm_gdbarch_data_key	gdb/guile/scm-symbol.c	/^static struct gdbarch_data *syscm_gdbarch_data_key;$/;"	v	typeref:struct:gdbarch_data	file:
syscm_get_symbol_arg_unsafe	gdb/guile/scm-symbol.c	/^syscm_get_symbol_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
syscm_get_symbol_map	gdb/guile/scm-symbol.c	/^syscm_get_symbol_map (struct symbol *symbol)$/;"	f	file:
syscm_get_symbol_smob_arg_unsafe	gdb/guile/scm-symbol.c	/^syscm_get_symbol_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
syscm_get_valid_symbol_arg_unsafe	gdb/guile/scm-symbol.c	/^syscm_get_valid_symbol_arg_unsafe (SCM self, int arg_pos,$/;"	f
syscm_get_valid_symbol_smob_arg_unsafe	gdb/guile/scm-symbol.c	/^syscm_get_valid_symbol_smob_arg_unsafe (SCM self, int arg_pos,$/;"	f	file:
syscm_hash_symbol_smob	gdb/guile/scm-symbol.c	/^syscm_hash_symbol_smob (const void *p)$/;"	f	file:
syscm_init_arch_symbols	gdb/guile/scm-symbol.c	/^syscm_init_arch_symbols (struct gdbarch *gdbarch)$/;"	f	file:
syscm_is_symbol	gdb/guile/scm-symbol.c	/^syscm_is_symbol (SCM scm)$/;"	f
syscm_is_valid	gdb/guile/scm-symbol.c	/^syscm_is_valid (symbol_smob *s_smob)$/;"	f	file:
syscm_make_symbol_smob	gdb/guile/scm-symbol.c	/^syscm_make_symbol_smob (void)$/;"	f	file:
syscm_mark_symbol_invalid	gdb/guile/scm-symbol.c	/^syscm_mark_symbol_invalid (void **slot, void *info)$/;"	f	file:
syscm_objfile_data_key	gdb/guile/scm-symbol.c	/^static const struct objfile_data *syscm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
syscm_print_symbol_smob	gdb/guile/scm-symbol.c	/^syscm_print_symbol_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
syscm_scm_from_symbol	gdb/guile/scm-symbol.c	/^syscm_scm_from_symbol (struct symbol *symbol)$/;"	f
syscom	readline/examples/fileman.c	/^static char syscom[1024];$/;"	v	file:
sysconf	gdb/gnulib/import/glob.c	68;"	d	file:
sysctl	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
sysdep	libiberty/pex-common.h	/^  void *sysdep;$/;"	m	struct:pex_obj
sysdep_segment	intl/gmo.h	/^struct sysdep_segment$/;"	s
sysdep_segments_offset	intl/gmo.h	/^  nls_uint32 sysdep_segments_offset;$/;"	m	struct:mo_file_header
sysdep_string	intl/gmo.h	/^struct sysdep_string$/;"	s
sysdep_string_desc	intl/gettextP.h	/^struct sysdep_string_desc$/;"	s
sysdepref	intl/gmo.h	/^    nls_uint32 sysdepref;$/;"	m	struct:sysdep_string::segment_pair
syselements	gdb/xml-syscall.c	/^static const struct gdb_xml_element syselements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
sysins_op	include/opcode/aarch64.h	/^      const aarch64_sys_ins_reg *sysins_op;$/;"	m	union:aarch64_opnd_info::__anon1294
sysreg	include/opcode/aarch64.h	/^	} sysreg;$/;"	m	union:aarch64_opnd_info::__anon1294	typeref:struct:aarch64_opnd_info::__anon1294::__anon1302
sysreg	include/xtensa-isa-internal.h	/^    xtensa_sysreg sysreg;		\/* Internal sysreg number.  *\/$/;"	m	union:xtensa_lookup_entry_struct::__anon1407
sysreg_lookup_table	include/xtensa-isa-internal.h	/^  xtensa_lookup_entry *sysreg_lookup_table;$/;"	m	struct:xtensa_isa_internal_struct
sysreg_table	include/xtensa-isa-internal.h	/^  xtensa_sysreg *sysreg_table[2];$/;"	m	struct:xtensa_isa_internal_struct
sysregs	bfd/xtensa-modules.c	/^static xtensa_sysreg_internal sysregs[] = {$/;"	v	file:
sysregs	include/xtensa-isa-internal.h	/^  xtensa_sysreg_internal *sysregs;$/;"	m	struct:xtensa_isa_internal_struct
sysset_t_alloc	gdb/procfs.c	/^sysset_t_alloc (procinfo *pi)$/;"	f	file:
syst_float32_add	sim/testsuite/common/fpu-tst.c	/^float32 syst_float32_add( float32 a, float32 b )$/;"	f
syst_float32_div	sim/testsuite/common/fpu-tst.c	/^float32 syst_float32_div( float32 a, float32 b )$/;"	f
syst_float32_eq	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_eq( float32 a, float32 b )$/;"	f
syst_float32_eq_signaling	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_eq_signaling( float32 a, float32 b )$/;"	f
syst_float32_le	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_le( float32 a, float32 b )$/;"	f
syst_float32_le_quiet	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_le_quiet( float32 a, float32 b )$/;"	f
syst_float32_lt	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_lt( float32 a, float32 b )$/;"	f
syst_float32_lt_quiet	sim/testsuite/common/fpu-tst.c	/^flag syst_float32_lt_quiet( float32 a, float32 b )$/;"	f
syst_float32_mul	sim/testsuite/common/fpu-tst.c	/^float32 syst_float32_mul( float32 a, float32 b )$/;"	f
syst_float32_sqrt	sim/testsuite/common/fpu-tst.c	/^float32 syst_float32_sqrt( float32 a )$/;"	f
syst_float32_sub	sim/testsuite/common/fpu-tst.c	/^float32 syst_float32_sub( float32 a, float32 b )$/;"	f
syst_float32_to_float64	sim/testsuite/common/fpu-tst.c	/^syst_float32_to_float64 (float32 a)$/;"	f
syst_float32_to_int32_round_to_zero	sim/testsuite/common/fpu-tst.c	/^syst_float32_to_int32_round_to_zero( float32 a )$/;"	f
syst_float64_add	sim/testsuite/common/fpu-tst.c	/^float64 syst_float64_add( float64 a, float64 b )$/;"	f
syst_float64_div	sim/testsuite/common/fpu-tst.c	/^float64 syst_float64_div( float64 a, float64 b )$/;"	f
syst_float64_eq	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_eq( float64 a, float64 b )$/;"	f
syst_float64_eq_signaling	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_eq_signaling( float64 a, float64 b )$/;"	f
syst_float64_le	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_le( float64 a, float64 b )$/;"	f
syst_float64_le_quiet	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_le_quiet( float64 a, float64 b )$/;"	f
syst_float64_lt	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_lt( float64 a, float64 b )$/;"	f
syst_float64_lt_quiet	sim/testsuite/common/fpu-tst.c	/^flag syst_float64_lt_quiet( float64 a, float64 b )$/;"	f
syst_float64_mul	sim/testsuite/common/fpu-tst.c	/^float64 syst_float64_mul( float64 a, float64 b )$/;"	f
syst_float64_sqrt	sim/testsuite/common/fpu-tst.c	/^float64 syst_float64_sqrt( float64 a )$/;"	f
syst_float64_sub	sim/testsuite/common/fpu-tst.c	/^float64 syst_float64_sub( float64 a, float64 b )$/;"	f
syst_float64_to_float32	sim/testsuite/common/fpu-tst.c	/^float32 syst_float64_to_float32( float64 a )$/;"	f
syst_float64_to_int32_round_to_zero	sim/testsuite/common/fpu-tst.c	/^int32 syst_float64_to_int32_round_to_zero( float64 a )$/;"	f
syst_float_flags_clear	sim/testsuite/common/fpu-tst.c	/^syst_float_flags_clear ()$/;"	f
syst_float_set_rounding_mode	sim/testsuite/common/fpu-tst.c	/^syst_float_set_rounding_mode(int8 mode)$/;"	f
syst_int32_to_float32	sim/testsuite/common/fpu-tst.c	/^syst_int32_to_float32(int32 a)$/;"	f
syst_int32_to_float64	sim/testsuite/common/fpu-tst.c	/^syst_int32_to_float64( int32 a )$/;"	f
systat	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
system	include/gdb/callback.h	/^  int (*system) (host_callback *, const char *);$/;"	m	struct:host_callback_struct
system	sim/ppc/cpu.c	/^  psim *system;$/;"	m	struct:_cpu	file:
system	sim/ppc/device.c	/^  psim *system;$/;"	m	struct:_device	file:
system_call	sim/ppc/emul_generic.h	/^  os_emul_system_call_handler *system_call;$/;"	m	struct:_os_emul
system_call_address	sim/ppc/emul_bugapi.c	/^  unsigned_word system_call_address;$/;"	m	struct:_os_emul_data	file:
system_call_interrupt	sim/ppc/interrupts.c	/^system_call_interrupt(cpu *processor,$/;"	f
system_control_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^system_control_tests:$/;"	l
system_control_tests	gdb/testsuite/gdb.disasm/hppa.s	/^system_control_tests$/;"	l
system_cpu_time_clock	gdb/common/run-time-clock.h	/^struct system_cpu_time_clock$/;"	s
system_get	sim/aarch64/simulator.c	/^system_get (sim_cpu *cpu, unsigned op0, unsigned op1, unsigned crn,$/;"	f	file:
system_group	gdb/reggroups.c	/^static struct reggroup system_group = { "system", USER_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
system_id	bfd/som.h	/^  short system_id;$/;"	m	struct:som_exec_data
system_id	include/som/aout.h	/^  unsigned char system_id[2];$/;"	m	struct:som_external_header
system_id	include/som/internal.h	/^  unsigned short system_id;$/;"	m	struct:som_header
system_id	include/som/internal.h	/^  unsigned short system_id;$/;"	m	struct:som_lst_header
system_id	include/som/lst.h	/^  unsigned char system_id[2];$/;"	m	struct:som_external_lst_header
system_microseconds	include/libiberty.h	/^  unsigned long system_microseconds;$/;"	m	struct:pex_time
system_of_hw	sim/common/hw-device.h	/^  struct sim_state *system_of_hw;$/;"	m	struct:hw	typeref:struct:hw::sim_state
system_p	gdb/m32c-tdep.c	/^  unsigned int system_p : 1;$/;"	m	struct:m32c_reg	file:
system_reggroup	gdb/reggroups.c	/^struct reggroup *const system_reggroup = &system_group;$/;"	v
system_seconds	include/libiberty.h	/^  unsigned long system_seconds;$/;"	m	struct:pex_time
system_set	sim/aarch64/simulator.c	/^system_set (sim_cpu *cpu, unsigned op0, unsigned op1, unsigned crn,$/;"	f	file:
sysver	include/vms/eihd.h	/^  unsigned char sysver[4];$/;"	m	struct:vms_eihd
sz_strtab	gdb/objfiles.h	/^  int sz_strtab = 0;$/;"	m	struct:objstats
t	gdb/mdebugread.c	/^  struct type *t;		\/* its partial type descriptor *\/$/;"	m	struct:mdebug_pending	typeref:struct:mdebug_pending::type	file:
t	gdb/remote.c	/^  bool t = false;$/;"	m	struct:vCont_action_support	file:
t	gdb/testsuite/gdb.base/call-sc.c	/^typedef void t;$/;"	t	file:
t	gdb/testsuite/gdb.base/return-nodebug.c	/^TYPE t;$/;"	v
t	gdb/testsuite/gdb.base/setvar.c	/^  struct t_struct t;$/;"	m	struct:__anon2007	typeref:struct:__anon2007::t_struct	file:
t	gdb/testsuite/gdb.base/structs.c	/^typedef void t;$/;"	t	file:
t	gdb/testsuite/gdb.cp/anon-struct.cc	/^} t;$/;"	t	typeref:struct:__anon1915	file:
t	gdb/testsuite/gdb.cp/cpexprs.cc	/^  typedef int t;$/;"	t	class:CV	file:
t	gdb/testsuite/gdb.cp/nsdecl.cc	/^int t;$/;"	v
t	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  Simple<T> t;$/;"	m	class:Holder	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Bar	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Baz	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Foo	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Garply	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Qux	file:
t	gdb/testsuite/gdb.cp/templates.cc	/^  T t;$/;"	m	class:Qux1	file:
t	gdb/testsuite/gdb.python/py-xmethods.cc	/^  T t;$/;"	m	class:dop::G	file:
t	gdb/testsuite/gdb.trace/unavailable-dwarf-piece.c	/^struct t$/;"	s	file:
t	gdb/unittests/basic_string_view/types/1.cc	/^  char t(const_iterator f) const { return *f; }$/;"	f	struct:T
t	gdb/unittests/basic_string_view/types/1.cc	/^  char t(iterator f)             { return *f; }$/;"	f	struct:T
t0	bfd/elf32-msp430.c	/^  int t0, t1;			\/* To code.  *\/$/;"	m	struct:rcodes_s	file:
t02_mova	sim/testsuite/sim/h8300/mova.s	/^t02_mova:$/;"	l
t02b	sim/testsuite/sim/h8300/mova.s	/^t02b:	$/;"	l
t02c	sim/testsuite/sim/h8300/mova.s	/^t02c:	$/;"	l
t02d	sim/testsuite/sim/h8300/mova.s	/^t02d:$/;"	l
t02e	sim/testsuite/sim/h8300/mova.s	/^t02e:$/;"	l
t02f	sim/testsuite/sim/h8300/mova.s	/^t02f:$/;"	l
t02g	sim/testsuite/sim/h8300/mova.s	/^t02g:$/;"	l
t02h	sim/testsuite/sim/h8300/mova.s	/^t02h:$/;"	l
t02i	sim/testsuite/sim/h8300/mova.s	/^t02i:$/;"	l
t02j	sim/testsuite/sim/h8300/mova.s	/^t02j:$/;"	l
t02k	sim/testsuite/sim/h8300/mova.s	/^t02k:$/;"	l
t02l	sim/testsuite/sim/h8300/mova.s	/^t02l:$/;"	l
t02o	sim/testsuite/sim/h8300/mova.s	/^t02o:$/;"	l
t02p	sim/testsuite/sim/h8300/mova.s	/^t02p:$/;"	l
t02q	sim/testsuite/sim/h8300/mova.s	/^t02q:$/;"	l
t02r	sim/testsuite/sim/h8300/mova.s	/^t02r:$/;"	l
t02s	sim/testsuite/sim/h8300/mova.s	/^t02s:$/;"	l
t02t	sim/testsuite/sim/h8300/mova.s	/^t02t:$/;"	l
t02u	sim/testsuite/sim/h8300/mova.s	/^t02u:$/;"	l
t02v	sim/testsuite/sim/h8300/mova.s	/^t02v:$/;"	l
t1	bfd/elf32-msp430.c	/^  int t0, t1;			\/* To code.  *\/$/;"	m	struct:rcodes_s	file:
t1	gdb/testsuite/gdb.fortran/type.f90	/^  type :: t1$/;"	t
t1_i	gdb/testsuite/gdb.fortran/type.f90	/^    integer :: t1_i$/;"	k	type:t1
t1_n	gdb/testsuite/gdb.fortran/type.f90	/^    type (t1) :: t1_n$/;"	k	type:t2
t1_r	gdb/testsuite/gdb.fortran/type.f90	/^    real    :: t1_r$/;"	k	type:t1
t1r	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^__gnu_test::reversible_types<std::string_view> t1r;$/;"	v
t1v	gdb/testsuite/gdb.fortran/type.f90	/^  type (t1) :: t1v$/;"	v
t2	gdb/testsuite/gdb.cp/anon-struct.cc	/^  } t2;$/;"	t	namespace:X	typeref:struct:X::__anon1916	file:
t2	gdb/testsuite/gdb.fortran/type.f90	/^  type :: t2$/;"	t
t2_i	gdb/testsuite/gdb.fortran/type.f90	/^    integer :: t2_i$/;"	k	type:t2
t2_n	gdb/testsuite/gdb.fortran/type.f90	/^    type (t2) :: t2_n$/;"	k	type:t3
t2a1_bx_pc_insn	bfd/coff-arm.c	/^static const insn16 t2a1_bx_pc_insn = 0x4778;$/;"	v	file:
t2a1_bx_pc_insn	bfd/elf32-arm.c	/^static const insn16 t2a1_bx_pc_insn = 0x4778;$/;"	v	file:
t2a1_push_insn	bfd/coff-arm.c	/^static const insn16 t2a1_push_insn  = 0xb540;$/;"	v	file:
t2a2_ldr_insn	bfd/coff-arm.c	/^static const insn16 t2a2_ldr_insn   = 0x4e03;$/;"	v	file:
t2a2_noop_insn	bfd/coff-arm.c	/^static const insn16 t2a2_noop_insn  = 0x46c0;$/;"	v	file:
t2a2_noop_insn	bfd/elf32-arm.c	/^static const insn16 t2a2_noop_insn = 0x46c0;$/;"	v	file:
t2a3_b_insn	bfd/coff-arm.c	/^static const insn32 t2a3_b_insn     = 0xea000000;$/;"	v	file:
t2a3_b_insn	bfd/elf32-arm.c	/^static const insn32 t2a3_b_insn = 0xea000000;$/;"	v	file:
t2a3_mov_insn	bfd/coff-arm.c	/^static const insn16 t2a3_mov_insn   = 0x46fe;$/;"	v	file:
t2a4_bx_insn	bfd/coff-arm.c	/^static const insn16 t2a4_bx_insn    = 0x4730;$/;"	v	file:
t2a5_pop_insn	bfd/coff-arm.c	/^static const insn32 t2a5_pop_insn   = 0xe8bd4040;$/;"	v	file:
t2a6_bx_insn	bfd/coff-arm.c	/^static const insn32 t2a6_bx_insn    = 0xe12fff1e;$/;"	v	file:
t2b	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^__gnu_test::basic_types<std::wstring_view> t2b;$/;"	v
t2h_addr	sim/m32r/traps-linux.c	/^t2h_addr (host_callback *cb, struct cb_syscall *sc,$/;"	f	file:
t2h_anchor	readline/doc/texi2html	/^sub t2h_anchor {$/;"	s
t2h_print_label	readline/doc/texi2html	/^sub t2h_print_label$/;"	s
t2h_print_lines	readline/doc/texi2html	/^sub t2h_print_lines {$/;"	s
t2r	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^__gnu_test::reversible_types<std::wstring_view> t2r;$/;"	v
t2v	gdb/testsuite/gdb.fortran/type.f90	/^  type (t2) :: t2v$/;"	v
t3	gdb/testsuite/gdb.cp/anon-struct.cc	/^} t3;$/;"	t	typeref:struct:__anon1917	file:
t3	gdb/testsuite/gdb.fortran/type.f90	/^  type :: t3$/;"	t
t3_i	gdb/testsuite/gdb.fortran/type.f90	/^    integer :: t3_i$/;"	k	type:t3
t3p	gdb/testsuite/gdb.fortran/type.f90	/^  type(t3), pointer :: t3p$/;"	v
t3v	gdb/testsuite/gdb.fortran/type.f90	/^  type (t3), target :: t3v$/;"	v
tA	gdb/testsuite/gdb.base/structs.c	/^typedef t tA;$/;"	t	file:
tASSERT	sim/arm/thumbemu.c	148;"	d	file:
tB	gdb/testsuite/gdb.base/structs.c	/^typedef tA tB;$/;"	t	file:
tBIT	sim/arm/thumbemu.c	33;"	d	file:
tBITS	sim/arm/thumbemu.c	34;"	d	file:
tC	gdb/testsuite/gdb.base/structs.c	/^typedef tB tC;$/;"	t	file:
tD	gdb/testsuite/gdb.base/structs.c	/^typedef tC tD;$/;"	t	file:
tE	gdb/testsuite/gdb.base/structs.c	/^typedef tD tE;$/;"	t	file:
tF	gdb/testsuite/gdb.base/structs.c	/^typedef tE tF;$/;"	t	file:
tG	gdb/testsuite/gdb.base/structs.c	/^typedef tF tG;$/;"	t	file:
tH	gdb/testsuite/gdb.base/structs.c	/^typedef tG tH;$/;"	t	file:
tI	gdb/testsuite/gdb.base/structs.c	/^typedef tH tI;$/;"	t	file:
tJ	gdb/testsuite/gdb.base/structs.c	/^typedef tI tJ;$/;"	t	file:
tK	gdb/testsuite/gdb.base/structs.c	/^typedef tJ tK;$/;"	t	file:
tL	gdb/testsuite/gdb.base/structs.c	/^typedef tK tL;$/;"	t	file:
tM	gdb/testsuite/gdb.base/structs.c	/^typedef tL tM;$/;"	t	file:
tN	gdb/testsuite/gdb.base/structs.c	/^typedef tM tN;$/;"	t	file:
tO	gdb/testsuite/gdb.base/structs.c	/^typedef tN tO;$/;"	t	file:
tOne	gdb/testsuite/gdb.base/structs3.c	/^typedef struct One tOne;$/;"	t	typeref:struct:One	file:
tP	gdb/testsuite/gdb.base/structs.c	/^typedef tO tP;$/;"	t	file:
tQ	gdb/testsuite/gdb.base/structs.c	/^typedef tP tQ;$/;"	t	file:
tR	gdb/testsuite/gdb.base/structs.c	/^typedef tQ tR;$/;"	t	file:
tTwo	gdb/testsuite/gdb.base/structs3.c	/^typedef struct Two tTwo;$/;"	t	typeref:struct:Two	file:
t_State	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^  TYPE :: t_State$/;"	t	program:TestNestedFuncs
t_bits1	include/coff/ecoff.h	/^	unsigned char	t_bits1[1];$/;"	m	struct:tir_ext
t_branch	sim/arm/armemu.h	/^  t_branch		\/* Thumb branch (already processed).  *\/$/;"	e	enum:__anon787
t_char_array	gdb/testsuite/gdb.base/cvexpr.c	/^typedef char t_char_array[];$/;"	t	file:
t_char_array	gdb/testsuite/gdb.base/ptype.c	/^typedef char t_char_array[];$/;"	t	file:
t_decoded	sim/arm/armemu.h	/^  t_decoded,		\/* Instruction decoded to ARM equivalent.  *\/$/;"	e	enum:__anon787
t_dsusp	readline/rltty.h	/^  unsigned char t_dsusp;$/;"	m	struct:_rl_tty_chars
t_eof	readline/rltty.h	/^  unsigned char t_eof;$/;"	m	struct:_rl_tty_chars
t_eol	readline/rltty.h	/^  unsigned char t_eol;$/;"	m	struct:_rl_tty_chars
t_eol2	readline/rltty.h	/^  unsigned char t_eol2;$/;"	m	struct:_rl_tty_chars
t_erase	readline/rltty.h	/^  unsigned char t_erase;$/;"	m	struct:_rl_tty_chars
t_flush	readline/rltty.h	/^  unsigned char t_flush;$/;"	m	struct:_rl_tty_chars
t_intr	readline/rltty.h	/^  unsigned char t_intr;$/;"	m	struct:_rl_tty_chars
t_kill	readline/rltty.h	/^  unsigned char t_kill;$/;"	m	struct:_rl_tty_chars
t_lnext	readline/rltty.h	/^  unsigned char t_lnext;$/;"	m	struct:_rl_tty_chars
t_mode	opcodes/i386-dis.c	/^  t_mode,$/;"	e	enum:__anon42	file:
t_quit	readline/rltty.h	/^  unsigned char t_quit;$/;"	m	struct:_rl_tty_chars
t_reprint	readline/rltty.h	/^  unsigned char t_reprint;$/;"	m	struct:_rl_tty_chars
t_resolved	sim/arm/armemu.h	465;"	d
t_start	readline/rltty.h	/^  unsigned char t_start;$/;"	m	struct:_rl_tty_chars
t_status	readline/rltty.h	/^  unsigned char t_status;$/;"	m	struct:_rl_tty_chars
t_stop	readline/rltty.h	/^  unsigned char t_stop;$/;"	m	struct:_rl_tty_chars
t_struct	gdb/testsuite/gdb.base/cvexpr.c	/^struct t_struct {$/;"	s	file:
t_struct	gdb/testsuite/gdb.base/exprs.c	/^struct t_struct {$/;"	s	file:
t_struct	gdb/testsuite/gdb.base/ptype.c	/^struct t_struct {$/;"	s	file:
t_struct	gdb/testsuite/gdb.base/setvar.c	/^struct t_struct {$/;"	s	file:
t_struct	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (t_struct);$/;"	v
t_struct	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef struct t_struct$/;"	s	file:
t_struct	gdb/testsuite/gdb.base/whatis.c	/^struct t_struct {$/;"	s	file:
t_struct3	gdb/testsuite/gdb.base/cvexpr.c	/^} t_struct3;$/;"	t	typeref:struct:__anon2027	file:
t_struct3	gdb/testsuite/gdb.base/ptype.c	/^} t_struct3;$/;"	t	typeref:struct:__anon2010	file:
t_struct_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^} t_struct_typedef;$/;"	t	typeref:struct:t_struct	file:
t_struct_union_wrapper	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (t_struct_union_wrapper);$/;"	v
t_struct_union_wrapper	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef union t_struct_union_wrapper$/;"	u	file:
t_struct_union_wrapper_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^} t_struct_union_wrapper_typedef;$/;"	t	typeref:union:t_struct_union_wrapper	file:
t_struct_wrapper	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (t_struct_wrapper);$/;"	v
t_struct_wrapper	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef struct t_struct_wrapper$/;"	s	file:
t_struct_wrapper_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^} t_struct_wrapper_typedef;$/;"	t	typeref:struct:t_struct_wrapper	file:
t_susp	readline/rltty.h	/^  unsigned char t_susp;$/;"	m	struct:_rl_tty_chars
t_tq01	include/coff/ecoff.h	/^	unsigned char	t_tq01[1];$/;"	m	struct:tir_ext
t_tq23	include/coff/ecoff.h	/^	unsigned char	t_tq23[1];$/;"	m	struct:tir_ext
t_tq45	include/coff/ecoff.h	/^	unsigned char	t_tq45[1];$/;"	m	struct:tir_ext
t_undefined	sim/arm/armemu.h	/^  t_undefined,		\/* Undefined Thumb instruction.  *\/$/;"	e	enum:__anon787
t_union	gdb/testsuite/gdb.base/cvexpr.c	/^union t_union {$/;"	u	file:
t_union	gdb/testsuite/gdb.base/exprs.c	/^union t_union {$/;"	u	file:
t_union	gdb/testsuite/gdb.base/ptype.c	/^union t_union {$/;"	u	file:
t_union	gdb/testsuite/gdb.base/setvar.c	/^union t_union {$/;"	u	file:
t_union	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (t_union);$/;"	v
t_union	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef union t_union$/;"	u	file:
t_union	gdb/testsuite/gdb.base/whatis.c	/^union t_union {$/;"	u	file:
t_union3	gdb/testsuite/gdb.base/cvexpr.c	/^} t_union3;$/;"	t	typeref:union:__anon2029	file:
t_union3	gdb/testsuite/gdb.base/ptype.c	/^} t_union3;$/;"	t	typeref:union:__anon2012	file:
t_union_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^} t_union_typedef;$/;"	t	typeref:union:t_union	file:
t_werase	readline/rltty.h	/^  unsigned char t_werase;$/;"	m	struct:_rl_tty_chars
ta_add_literal	bfd/elf32-xtensa.c	/^  ta_add_literal$/;"	e	enum:text_action_enum_t	file:
ta_convert_longcall	bfd/elf32-xtensa.c	/^  ta_convert_longcall,	 \/* removed = 0 *\/$/;"	e	enum:text_action_enum_t	file:
ta_fill	bfd/elf32-xtensa.c	/^  ta_fill,		 \/* removed = +size *\/$/;"	e	enum:text_action_enum_t	file:
ta_narrow_insn	bfd/elf32-xtensa.c	/^  ta_narrow_insn,	 \/* removed = -1 *\/$/;"	e	enum:text_action_enum_t	file:
ta_none	bfd/elf32-xtensa.c	/^  ta_none,$/;"	e	enum:text_action_enum_t	file:
ta_remove_insn	bfd/elf32-xtensa.c	/^  ta_remove_insn,	 \/* removed = -size *\/$/;"	e	enum:text_action_enum_t	file:
ta_remove_literal	bfd/elf32-xtensa.c	/^  ta_remove_literal,$/;"	e	enum:text_action_enum_t	file:
ta_remove_longcall	bfd/elf32-xtensa.c	/^  ta_remove_longcall,	 \/* removed = -size *\/$/;"	e	enum:text_action_enum_t	file:
ta_widen_insn	bfd/elf32-xtensa.c	/^  ta_widen_insn,	 \/* removed = +1 *\/$/;"	e	enum:text_action_enum_t	file:
tab	sim/sh/gencode.c	/^static op tab[] =$/;"	v	file:
tab	sim/testsuite/sim/bfin/l0.s	/^tab:$/;"	l
tab	zlib/examples/enough.c	/^struct tab {                        \/* type for been here check *\/$/;"	s	file:
tab2	sim/testsuite/sim/bfin/l0.s	/^tab2:$/;"	l
tab3	sim/testsuite/sim/bfin/l0.s	/^tab3:$/;"	l
tab_elt	opcodes/z80-dis.c	/^struct tab_elt$/;"	s	file:
tabl_index	opcodes/z8k-dis.c	/^  int tabl_index;$/;"	m	struct:__anon72	file:
table	bfd/bfd-in.h	/^  struct bfd_hash_entry **table;$/;"	m	struct:bfd_hash_table	typeref:struct:bfd_hash_table::bfd_hash_entry
table	bfd/bfd-in2.h	/^  struct bfd_hash_entry **table;$/;"	m	struct:bfd_hash_table	typeref:struct:bfd_hash_table::bfd_hash_entry
table	bfd/ecofflink.c	/^  struct bfd_hash_table table;$/;"	m	struct:string_hash_table	typeref:struct:string_hash_table::bfd_hash_table	file:
table	bfd/elf-bfd.h	/^  bfd_boolean table;$/;"	m	struct:dwarf_eh_frame_hdr_info
table	bfd/elf-strtab.c	/^  struct bfd_hash_table table;$/;"	m	struct:elf_strtab_hash	typeref:struct:elf_strtab_hash::bfd_hash_table	file:
table	bfd/elf32-tilepro.c	/^  reloc_howto_type *	    table;$/;"	m	struct:tilepro_reloc_map	file:
table	bfd/elf32-xstormy16.c	/^  reloc_howto_type *	    table;$/;"	m	struct:xstormy16_reloc_map	file:
table	bfd/elfxx-tilegx.c	/^  reloc_howto_type *	    table;$/;"	m	struct:tilegx_reloc_map	file:
table	bfd/hash.c	/^  struct bfd_hash_table table;$/;"	m	struct:bfd_strtab_hash	typeref:struct:bfd_strtab_hash::bfd_hash_table	file:
table	bfd/merge.c	/^  struct bfd_hash_table table;$/;"	m	struct:sec_merge_hash	typeref:struct:sec_merge_hash::bfd_hash_table	file:
table	gdb/hppa-tdep.c	/^    struct unwind_table_entry *table;	\/* Pointer to unwind info *\/$/;"	m	struct:hppa_unwind_info	typeref:struct:hppa_unwind_info::unwind_table_entry	file:
table	gdb/macrotab.c	/^  struct macro_table *table;$/;"	m	struct:macro_key	typeref:struct:macro_key::macro_table	file:
table	gdb/macrotab.h	/^  struct macro_table *table;$/;"	m	struct:macro_definition	typeref:struct:macro_definition::macro_table
table	gdb/macrotab.h	/^  struct macro_table *table;$/;"	m	struct:macro_source_file	typeref:struct:macro_source_file::macro_table
table	include/bfdlink.h	/^  struct bfd_hash_table table;$/;"	m	struct:bfd_link_hash_table	typeref:struct:bfd_link_hash_table::bfd_hash_table
table	include/opcode/cgen.h	/^  const CGEN_KEYWORD *table;$/;"	m	struct:__anon1389
table	sim/h8300/writecode.c	/^table[] =$/;"	v	typeref:struct:__anon778
table	sim/igen/gen.h	/^  gen_entry *table;$/;"	m	struct:_gen_list
table	sim/igen/table.h	/^typedef struct _table table;$/;"	t	typeref:struct:_table
table	sim/ppc/table.h	/^typedef struct _table table;$/;"	t	typeref:struct:_table
table	sim/sh/gencode.c	/^static unsigned short table[1 << 16];$/;"	v	file:
table	zlib/zutil.c	/^local ptr_table table[MAX_PTR];$/;"	v
table_1	gdb/testsuite/gdb.dwarf2/data-loc.c	/^struct fat_pointer table_1 = {table_1_data, table_1_bounds};$/;"	v	typeref:struct:fat_pointer
table_1_bounds	gdb/testsuite/gdb.dwarf2/data-loc.c	/^int table_1_bounds[] = {1, 3};$/;"	v
table_1_data	gdb/testsuite/gdb.dwarf2/data-loc.c	/^int table_1_data[] = {1, 2, 3};$/;"	v
table_1_data	gdb/testsuite/gdb.dwarf2/dynarr-ptr.c	/^int table_1_data[] = {1, 3, 1, 2, 3};$/;"	v
table_1_ptr	gdb/testsuite/gdb.dwarf2/dynarr-ptr.c	/^int *table_1_ptr = &table_1_data[2];$/;"	v
table_2	gdb/testsuite/gdb.dwarf2/data-loc.c	/^struct fat_pointer table_2 = {table_2_data, table_2_bounds};$/;"	v	typeref:struct:fat_pointer
table_2_bounds	gdb/testsuite/gdb.dwarf2/data-loc.c	/^int table_2_bounds[] = {2, 6};$/;"	v
table_2_data	gdb/testsuite/gdb.dwarf2/data-loc.c	/^int table_2_data[] = {5, 8, 13, 21, 34};$/;"	v
table_2_data	gdb/testsuite/gdb.dwarf2/dynarr-ptr.c	/^int table_2_data[] = {2, 6, 5, 8, 13, 21, 34};$/;"	v
table_2_ptr	gdb/testsuite/gdb.dwarf2/dynarr-ptr.c	/^int *table_2_ptr = &table_2_data[2];$/;"	v
table_begin	gdb/ui-out.c	/^ui_out::table_begin (int nr_cols, int nr_rows, const std::string &tblid)$/;"	f	class:ui_out
table_body	gdb/ui-out.c	/^ui_out::table_body ()$/;"	f	class:ui_out
table_code_entry	sim/igen/table.h	/^  table_code_entry,$/;"	e	enum:__anon564
table_colon_entry	sim/igen/table.h	/^  table_colon_entry,$/;"	e	enum:__anon564
table_default_entry	bfd/elf32-rx.c	/^  struct bfd_link_hash_entry *table_default_entry;$/;"	m	struct:__anon1082	typeref:struct:__anon1082::bfd_link_hash_entry	file:
table_default_handler	bfd/elf32-rx.c	/^  bfd_vma table_default_handler;$/;"	m	struct:__anon1082	file:
table_end	gdb/ui-out.c	/^ui_out::table_end ()$/;"	f	class:ui_out
table_entries	bfd/elf32-rx.c	/^  struct bfd_link_hash_entry **table_entries;$/;"	m	struct:__anon1082	typeref:struct:__anon1082::bfd_link_hash_entry	file:
table_entry	sim/igen/table.h	/^typedef struct _table_entry table_entry;$/;"	t	typeref:struct:_table_entry
table_entry	sim/ppc/table.h	/^typedef struct _table_entry table_entry;$/;"	t	typeref:struct:_table_entry
table_entry_print_cpp_line_nr	sim/ppc/table.c	/^table_entry_print_cpp_line_nr(lf *file,$/;"	f
table_entry_read	sim/ppc/table.c	/^table_entry_read(table *root)$/;"	f
table_entry_type	sim/igen/table.h	/^table_entry_type;$/;"	t	typeref:enum:__anon564
table_entry_type_to_str	sim/igen/table.c	/^table_entry_type_to_str (table_entry_type type)$/;"	f	file:
table_handlers	bfd/elf32-rx.c	/^  bfd_vma *table_handlers;$/;"	m	struct:__anon1082	file:
table_header	gdb/ui-out.c	/^ui_out::table_header (int width, ui_align alignment,$/;"	f	class:ui_out
table_include	sim/igen/table.h	/^typedef struct _table_include table_include;$/;"	t	typeref:struct:_table_include
table_include	sim/ppc/table.h	/^typedef struct _table_include table_include;$/;"	t	typeref:struct:_table_include
table_matches_path	sim/igen/gen.c	/^table_matches_path (gen_entry *table, decode_path_list *paths)$/;"	f	file:
table_model_entry	sim/ppc/table.h	/^typedef struct _table_model_entry table_model_entry;$/;"	t	typeref:struct:_table_model_entry
table_open	sim/igen/table.c	/^table_open (const char *file_name)$/;"	f
table_open	sim/ppc/table.c	/^table_open(const char *file_name,$/;"	f
table_print_code	sim/igen/table.c	/^table_print_code (lf *file, table_entry *entry)$/;"	f
table_ptr	bfd/peicode.h	/^  unsigned int *	table_ptr;$/;"	m	struct:__anon1008
table_push	sim/igen/table.c	/^table_push (table *root,$/;"	f
table_push	sim/ppc/table.c	/^table_push (table *root,$/;"	f
table_read	sim/igen/table.c	/^table_read (table *root)$/;"	f
table_size	bfd/elf32-rx.c	/^  int table_size;$/;"	m	struct:__anon1082	file:
table_start	bfd/elf32-rx.c	/^  bfd_vma table_start;$/;"	m	struct:__anon1082	file:
tables	sim/igen/gen.h	/^  gen_list *tables;$/;"	m	struct:_gen_table
tack_on_executable	libiberty/pex-win32.c	/^tack_on_executable (char *buf, const char *executable)$/;"	f	file:
tag	bfd/dwarf1.c	/^  unsigned short tag;$/;"	m	struct:die_info	file:
tag	bfd/dwarf2.c	/^  enum dwarf_tag tag;		\/* DWARF tag.  *\/$/;"	m	struct:abbrev_info	typeref:enum:abbrev_info::dwarf_tag	file:
tag	bfd/dwarf2.c	/^  int			tag;$/;"	m	struct:funcinfo	file:
tag	bfd/dwarf2.c	/^  int tag;$/;"	m	struct:varinfo	file:
tag	bfd/elf-bfd.h	/^  unsigned int tag;$/;"	m	struct:obj_attribute_list
tag	gdb/dwarf2read.c	/^    enum dwarf_tag tag;		\/* dwarf tag *\/$/;"	m	struct:abbrev_info	typeref:enum:abbrev_info::dwarf_tag	file:
tag	gdb/go32-nat.c	/^    unsigned int tag;$/;"	m	struct:__anon1829	file:
tag	sim/frv/cache.h	/^  USI   tag;    \/* Address tag.  *\/$/;"	m	struct:__anon242
tag1	bfd/pef.h	/^  unsigned long tag1;$/;"	m	struct:bfd_pef_header
tag1	bfd/pef.h	/^  unsigned long tag1;$/;"	m	struct:bfd_pef_xlib_header
tag2	bfd/pef.h	/^  unsigned long tag2;$/;"	m	struct:bfd_pef_header
tag2	bfd/pef.h	/^  unsigned long tag2;$/;"	m	struct:bfd_pef_xlib_header
tag_cpu_arch_combine	bfd/elf32-arm.c	/^tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out,$/;"	f	file:
tag_dummy	gdb/testsuite/gdb.stabs/gdb11479.c	/^} tag_dummy;$/;"	v	typeref:struct:dummy
tag_dummy_enum	gdb/testsuite/gdb.stabs/gdb11479.c	/^} tag_dummy_enum;$/;"	v	typeref:enum:dummy_enum
tag_fd	gdb/sparc64-tdep.c	/^  int tag_fd = 0;$/;"	m	struct:__anon1845	file:
tag_storage	sim/frv/cache.h	/^  FRV_CACHE_TAG *tag_storage; \/* Storage for tags.  *\/$/;"	m	struct:__anon244
taget	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
tagless_struct	gdb/testsuite/gdb.cp/classes.cc	/^} tagless_struct;$/;"	t	typeref:struct:__anon1905	file:
tagless_struct	gdb/testsuite/gdb.cp/misc.cc	/^} tagless_struct;$/;"	t	typeref:struct:__anon1919	file:
tagndx	bfd/libcoff-in.h	/^  long tagndx;$/;"	m	struct:coff_debug_merge_element
tagndx	bfd/libcoff.h	/^  long tagndx;$/;"	m	struct:coff_debug_merge_element
tail	bfd/coff-ppc.c	/^struct list_ele *tail;$/;"	v	typeref:struct:list_ele
tail	bfd/elf32-xtensa.c	/^  removed_literal *tail;$/;"	m	struct:removed_literal_list_struct	file:
tail	bfd/ihex.c	/^  struct ihex_data_list *tail;$/;"	m	struct:ihex_data_struct	typeref:struct:ihex_data_struct::ihex_data_list	file:
tail	bfd/mmo.c	/^    mmo_data_list_type *tail;$/;"	m	struct:mmo_section_data_struct	file:
tail	bfd/srec.c	/^    srec_data_list_type *tail;$/;"	m	struct:srec_data_struct	file:
tail	bfd/verilog.c	/^  verilog_data_list_type *tail;$/;"	m	struct:verilog_data_struct	file:
tail	gdb/frame-base.c	/^  struct frame_base_table_entry **tail;$/;"	m	struct:frame_base_table	typeref:struct:frame_base_table::frame_base_table_entry	file:
tail_call_list	gdb/gdbtypes.h	/^    struct call_site *tail_call_list;$/;"	m	struct:func_type	typeref:struct:func_type::call_site
tail_call_next	gdb/gdbtypes.h	/^    struct call_site *tail_call_next;$/;"	m	struct:call_site	typeref:struct:call_site::call_site
tailcall	gdb/testsuite/gdb.arch/amd64-tailcall-noret.S	/^tailcall:$/;"	l
tailcall	gdb/testsuite/gdb.arch/amd64-tailcall-noret.c	/^tailcall (int x)$/;"	f	file:
tailcall_cache	gdb/dwarf2-frame-tailcall.c	/^struct tailcall_cache$/;"	s	file:
tailcall_cache	gdb/dwarf2-frame.c	/^  void *tailcall_cache;$/;"	m	struct:dwarf2_frame_cache	file:
tailcall_dump	gdb/dwarf2loc.c	/^tailcall_dump (struct gdbarch *gdbarch, const struct call_site *call_site)$/;"	f	file:
tailcall_frame_dealloc_cache	gdb/dwarf2-frame-tailcall.c	/^tailcall_frame_dealloc_cache (struct frame_info *self, void *this_cache)$/;"	f	file:
tailcall_frame_prev_arch	gdb/dwarf2-frame-tailcall.c	/^tailcall_frame_prev_arch (struct frame_info *this_frame,$/;"	f	file:
tailcall_frame_prev_register	gdb/dwarf2-frame-tailcall.c	/^tailcall_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
tailcall_frame_sniffer	gdb/dwarf2-frame-tailcall.c	/^tailcall_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
tailcall_frame_this_id	gdb/dwarf2-frame-tailcall.c	/^tailcall_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
tailp	gdb/solib-svr4.c	/^  struct so_list *head, **tailp;$/;"	m	struct:svr4_library_list	typeref:struct:svr4_library_list::	file:
taken_count	sim/common/sim-profile.h	/^  unsigned long taken_count, untaken_count;$/;"	m	struct:__anon655
taken_cycle	sim/m68hc11/interrupts.h	/^  signed64         taken_cycle;   $/;"	m	struct:interrupt_history
tanf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (tanf);$/;"	v
tanf	gdb/gnulib/import/math.in.h	1918;"	d
tanf	gdb/gnulib/import/math.in.h	1924;"	d
tanhf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (tanhf);$/;"	v
tanhf	gdb/gnulib/import/math.in.h	1949;"	d
tanhf	gdb/gnulib/import/math.in.h	1955;"	d
tanl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (tanl);$/;"	v
tanl	gdb/gnulib/import/math.in.h	1933;"	d
tanl	gdb/gnulib/import/math.in.h	1939;"	d
tap	sim/bfin/dv-bfin_emac.c	/^  int tap;$/;"	m	struct:bfin_emac	file:
taput	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
taputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
tar	zlib/contrib/untgz/untgz.c	/^int tar (gzFile in,int action,int arg,int argc,char **argv)$/;"	f
tar_buffer	zlib/contrib/untgz/untgz.c	/^union tar_buffer$/;"	u	file:
tar_compress	src-release.sh	/^tar_compress()$/;"	f
tar_header	zlib/contrib/untgz/untgz.c	/^struct tar_header$/;"	s	file:
targ	gdb/cli/cli-interp.c	/^  ui_file *targ;$/;"	m	struct:saved_output_files	file:
targ	gdb/mi/mi-common.h	/^  mi_console_file *targ;$/;"	m	class:final
targ_desc	gdb/target.c	/^static char targ_desc[] =$/;"	v	file:
targ_index	gdb/coffread.c	/^    int targ_index;$/;"	m	struct:find_targ_sec_arg	file:
targ_index	gdb/xcoffread.c	/^    int targ_index;$/;"	m	struct:find_targ_sec_arg	file:
targerr	gdb/cli/cli-interp.c	/^  ui_file *targerr;$/;"	m	struct:saved_output_files	file:
target	gdb/btrace.h	/^  struct btrace_target_info *target;$/;"	m	struct:btrace_thread_info	typeref:struct:btrace_thread_info::btrace_target_info
target	gdb/corelow.c	/^  core_target *target;$/;"	m	struct:get_core_registers_cb_data	file:
target	gdb/gdbtypes.h	/^    struct call_site_target target;$/;"	m	struct:call_site	typeref:struct:call_site::call_site_target
target	gdb/target.c	/^  target_ops *target;$/;"	m	struct:fileio_fh_t	file:
target	include/dis-asm.h	/^  bfd_vma target;		\/* Target address of branch or dref, if known;$/;"	m	struct:disassemble_info
target	sim/common/cgen-par.h	/^      BI  *target;$/;"	m	struct:__anon660::__anon661::__anon662
target	sim/common/cgen-par.h	/^      SI *target;$/;"	m	struct:__anon660::__anon661::__anon664
target	sim/common/cgen-par.h	/^      SI *target;$/;"	m	struct:__anon660::__anon661::__anon665
target	sim/common/cgen-par.h	/^      UQI *target;$/;"	m	struct:__anon660::__anon661::__anon663
target	sim/common/sim-base.h	/^  const char *target;$/;"	m	struct:__anon638
target1_is_rel	bfd/bfd-in.h	/^  int target1_is_rel;$/;"	m	struct:elf32_arm_params
target1_is_rel	bfd/bfd-in2.h	/^  int target1_is_rel;$/;"	m	struct:elf32_arm_params
target1_is_rel	bfd/elf32-arm.c	/^  int target1_is_rel;$/;"	m	struct:elf32_arm_link_hash_table	file:
target2	include/dis-asm.h	/^  bfd_vma target2;		\/* Second target address for dref2 *\/$/;"	m	struct:disassemble_info
target2_reloc	bfd/elf32-arm.c	/^  int target2_reloc;$/;"	m	struct:elf32_arm_link_hash_table	file:
target2_type	bfd/bfd-in.h	/^  char * target2_type;$/;"	m	struct:elf32_arm_params
target2_type	bfd/bfd-in2.h	/^  char * target2_type;$/;"	m	struct:elf32_arm_params
target_a2i	sim/igen/misc.c	/^target_a2i (int ms_bit_nr, const char *a)$/;"	f
target_a2i	sim/ppc/misc.c	/^target_a2i(int ms_bit_nr,$/;"	f
target_addr	gdb/stubs/m32r-stub.c	/^  unsigned long target_addr;	\/* the instr we're trying to execute *\/$/;"	m	struct:STEPPING_CONTEXT	file:
target_always_non_stop_p	gdb/target.c	/^target_always_non_stop_p (void)$/;"	f	file:
target_announce_detach	gdb/target.c	/^target_announce_detach (int from_tty)$/;"	f
target_architecture_user	gdb/arch-utils.c	/^static const struct bfd_arch_info *target_architecture_user;$/;"	v	typeref:struct:bfd_arch_info	file:
target_async	gdb/gdbserver/target.h	538;"	d
target_async	gdb/target.c	/^target_async (int enable)$/;"	f
target_async_permitted	gdb/target.c	/^int target_async_permitted = 1;$/;"	v
target_async_permitted_1	gdb/target.c	/^static int target_async_permitted_1 = 1;$/;"	v	file:
target_attach_no_wait	gdb/target.h	1352;"	d
target_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute target_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
target_augmented_libraries_svr4_read	gdb/target.h	2250;"	d
target_auxv_parse	gdb/auxv.c	/^target_auxv_parse (gdb_byte **readptr,$/;"	f
target_auxv_search	gdb/auxv.c	/^target_auxv_search (struct target_ops *ops, CORE_ADDR match, CORE_ADDR *valp)$/;"	f
target_bfd	gdb/bfd-target.c	/^target_bfd::target_bfd (struct bfd *abfd)$/;"	f	class:target_bfd
target_bfd_reopen	gdb/bfd-target.c	/^target_bfd_reopen (struct bfd *abfd)$/;"	f
target_bfd_target_info	gdb/bfd-target.c	/^static const target_info target_bfd_target_info = {$/;"	v	file:
target_big_endian	sim/mcore/interp.c	37;"	d	file:
target_big_endian	sim/microblaze/interp.c	34;"	d	file:
target_breakpoint_kind_from_current_state	gdb/gdbserver/target.h	691;"	d
target_breakpoint_kind_from_pc	gdb/gdbserver/target.h	686;"	d
target_btrace_conf	gdb/target.c	/^target_btrace_conf (const struct btrace_target_info *btinfo)$/;"	f
target_buffer	gdb/jit.c	/^struct target_buffer$/;"	s	file:
target_byte_order_user	gdb/arch-utils.c	/^static enum bfd_endian target_byte_order_user = BFD_ENDIAN_UNKNOWN;$/;"	v	typeref:enum:bfd_endian	file:
target_call_history	gdb/target.c	/^target_call_history (int size, record_print_flags flags)$/;"	f
target_call_history_from	gdb/target.c	/^target_call_history_from (ULONGEST begin, int size, record_print_flags flags)$/;"	f
target_call_history_range	gdb/target.c	/^target_call_history_range (ULONGEST begin, ULONGEST end, record_print_flags flags)$/;"	f
target_can_accel_watchpoint_condition	gdb/target.h	2038;"	d
target_can_async_p	gdb/target.h	1819;"	d
target_can_do_hardware_single_step	gdb/gdbserver/target.c	/^target_can_do_hardware_single_step (void)$/;"	f
target_can_do_single_step	gdb/target.h	1970;"	d
target_can_download_tracepoint	gdb/target.h	2168;"	d
target_can_execute_reverse	gdb/target.h	2048;"	d
target_can_lock_scheduler	gdb/target.h	1812;"	d
target_can_run	gdb/target.c	/^target_can_run ()$/;"	f
target_can_run_breakpoint_commands	gdb/target.h	1478;"	d
target_can_use_agent	gdb/target.h	2247;"	d
target_can_use_hardware_watchpoint	gdb/target.h	1959;"	d
target_charset	gdb/charset.c	/^target_charset (struct gdbarch *gdbarch)$/;"	f
target_charset_name	gdb/charset.c	/^static const char *target_charset_name = "auto";$/;"	v	file:
target_children	gdb/xml-tdesc.c	/^static const struct gdb_xml_element target_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
target_clear_description	gdb/target-descriptions.c	/^target_clear_description (void)$/;"	f
target_close	gdb/target.c	/^target_close (struct target_ops *targ)$/;"	f
target_command	gdb/target.c	/^target_command (const char *arg, int from_tty)$/;"	f	file:
target_commit_resume	gdb/target.c	/^target_commit_resume (void)$/;"	f
target_continue	gdb/gdbserver/target.c	/^target_continue (ptid_t ptid, enum gdb_signal signal)$/;"	f
target_continue	gdb/target.c	/^target_continue (ptid_t ptid, enum gdb_signal signal)$/;"	f
target_continue_no_signal	gdb/gdbserver/target.c	/^target_continue_no_signal (ptid_t ptid)$/;"	f
target_continue_no_signal	gdb/target.c	/^target_continue_no_signal (ptid_t ptid)$/;"	f
target_core_of_thread	gdb/gdbserver/target.h	713;"	d
target_core_of_thread	gdb/target.c	/^target_core_of_thread (ptid_t ptid)$/;"	f
target_current_description	gdb/target-descriptions.c	/^target_current_description (void)$/;"	f
target_data	gdb/gdbserver/gdbthread.h	/^  void *target_data;$/;"	m	struct:thread_info
target_dcache_aspace_key	gdb/target-dcache.c	/^static const struct address_space_data *target_dcache_aspace_key;$/;"	v	typeref:struct:address_space_data	file:
target_dcache_cleanup	gdb/target-dcache.c	/^target_dcache_cleanup (struct address_space *aspace, void *arg)$/;"	f	file:
target_dcache_get	gdb/target-dcache.c	/^target_dcache_get (void)$/;"	f
target_dcache_get_or_init	gdb/target-dcache.c	/^target_dcache_get_or_init (void)$/;"	f
target_dcache_init_p	gdb/target-dcache.c	/^target_dcache_init_p (void)$/;"	f
target_dcache_invalidate	gdb/target-dcache.c	/^target_dcache_invalidate (void)$/;"	f
target_debug_do_print	gdb/target-debug.h	44;"	d
target_debug_print_CORE_ADDR	gdb/target-debug.h	51;"	d
target_debug_print_CORE_ADDR_p	gdb/target-debug.h	99;"	d
target_debug_print_LONGEST	gdb/target-debug.h	89;"	d
target_debug_print_LONGEST_p	gdb/target-debug.h	91;"	d
target_debug_print_ULONGEST	gdb/target-debug.h	85;"	d
target_debug_print_ULONGEST_p	gdb/target-debug.h	87;"	d
target_debug_print_VEC__btrace_block_s__pp	gdb/target-debug.h	147;"	d
target_debug_print_async_callback_ftype_p	gdb/target-debug.h	111;"	d
target_debug_print_bfd_p	gdb/target-debug.h	117;"	d
target_debug_print_bool	gdb/target-debug.h	59;"	d
target_debug_print_char_p	gdb/target-debug.h	55;"	d
target_debug_print_const_char_p	gdb/target-debug.h	53;"	d
target_debug_print_const_gdb_byte_p	gdb/target-debug.h	77;"	d
target_debug_print_const_struct_btrace_config_p	gdb/target-debug.h	157;"	d
target_debug_print_const_struct_btrace_target_info_p	gdb/target-debug.h	159;"	d
target_debug_print_const_struct_frame_unwind_p	gdb/target-debug.h	149;"	d
target_debug_print_const_struct_target_desc_p	gdb/target-debug.h	123;"	d
target_debug_print_const_trace_state_variable_r	gdb/target-debug.h	129;"	d
target_debug_print_enum_bptype	gdb/target-debug.h	163;"	d
target_debug_print_enum_btrace_error	gdb/target-debug.h	71;"	d
target_debug_print_enum_btrace_format	gdb/target-debug.h	153;"	d
target_debug_print_enum_btrace_read_type	gdb/target-debug.h	69;"	d
target_debug_print_enum_exec_direction_kind	gdb/target-debug.h	65;"	d
target_debug_print_enum_gdb_signal	gdb/target-debug.h	83;"	d
target_debug_print_enum_info_proc_what	gdb/target-debug.h	179;"	d
target_debug_print_enum_record_method	gdb/target-debug.h	155;"	d
target_debug_print_enum_remove_bp_reason	gdb/target-debug.h	167;"	d
target_debug_print_enum_target_hw_bp_type	gdb/target-debug.h	161;"	d
target_debug_print_enum_target_object	gdb/target-debug.h	49;"	d
target_debug_print_enum_target_xfer_status	gdb/target-debug.h	63;"	d
target_debug_print_enum_trace_find_type	gdb/target-debug.h	67;"	d
target_debug_print_find_memory_region_ftype	gdb/target-debug.h	115;"	d
target_debug_print_gdb_array_view_const_int	gdb/target-debug.h	173;"	d
target_debug_print_gdb_byte_p	gdb/target-debug.h	79;"	d
target_debug_print_gdb_byte_pp	gdb/target-debug.h	81;"	d
target_debug_print_gdb_disassembly_flags	gdb/target-debug.h	169;"	d
target_debug_print_inferior_p	gdb/target-debug.h	175;"	d
target_debug_print_int	gdb/target-debug.h	57;"	d
target_debug_print_int_p	gdb/target-debug.h	101;"	d
target_debug_print_long	gdb/target-debug.h	61;"	d
target_debug_print_options	gdb/target-debug.h	/^target_debug_print_options (int options)$/;"	f
target_debug_print_ptid_t	gdb/target-debug.h	73;"	d
target_debug_print_record_print_flags	gdb/target-debug.h	177;"	d
target_debug_print_signals	gdb/target-debug.h	/^target_debug_print_signals (unsigned char *sigs)$/;"	f
target_debug_print_static_tracepoint_marker_p	gdb/target-debug.h	141;"	d
target_debug_print_std_vector_mem_region	gdb/target-debug.h	119;"	d
target_debug_print_std_vector_static_tracepoint_marker	gdb/target-debug.h	121;"	d
target_debug_print_step	gdb/target-debug.h	200;"	d
target_debug_print_struct_address_space_p	gdb/target-debug.h	93;"	d
target_debug_print_struct_bp_location_p	gdb/target-debug.h	125;"	d
target_debug_print_struct_bp_target_info_p	gdb/target-debug.h	95;"	d
target_debug_print_struct_breakpoint_p	gdb/target-debug.h	133;"	d
target_debug_print_struct_btrace_data_p	gdb/target-debug.h	151;"	d
target_debug_print_struct_btrace_target_info_p	gdb/target-debug.h	145;"	d
target_debug_print_struct_expression_p	gdb/target-debug.h	97;"	d
target_debug_print_struct_gdbarch_p	gdb/target-debug.h	75;"	d
target_debug_print_struct_inferior_p	gdb/target-debug.h	165;"	d
target_debug_print_struct_regcache_p	gdb/target-debug.h	103;"	d
target_debug_print_struct_target_ops_p	gdb/target-debug.h	47;"	d
target_debug_print_struct_target_section_table_p	gdb/target-debug.h	109;"	d
target_debug_print_struct_target_waitstatus_p	gdb/target-debug.h	/^target_debug_print_struct_target_waitstatus_p (struct target_waitstatus *status)$/;"	f
target_debug_print_struct_thread_info_p	gdb/target-debug.h	105;"	d
target_debug_print_struct_trace_state_variable_p	gdb/target-debug.h	127;"	d
target_debug_print_struct_trace_status_p	gdb/target-debug.h	131;"	d
target_debug_print_struct_traceframe_info_p	gdb/target-debug.h	143;"	d
target_debug_print_struct_ui_file_p	gdb/target-debug.h	107;"	d
target_debug_print_struct_uploaded_tp_p	gdb/target-debug.h	135;"	d
target_debug_print_struct_uploaded_tp_pp	gdb/target-debug.h	137;"	d
target_debug_print_struct_uploaded_tsv_pp	gdb/target-debug.h	139;"	d
target_debug_print_thread_control_capabilities	gdb/target-debug.h	181;"	d
target_debug_print_thread_info_p	gdb/target-debug.h	183;"	d
target_debug_print_thread_info_pp	gdb/target-debug.h	185;"	d
target_debug_print_traceframe_info_up	gdb/target-debug.h	171;"	d
target_debug_print_void_p	gdb/target-debug.h	113;"	d
target_defaulted	bfd/bfd-in2.h	/^  unsigned int target_defaulted : 1;$/;"	m	struct:bfd
target_delete_record	gdb/target.c	/^target_delete_record (void)$/;"	f
target_desc	gdb/gdbarch.c	/^  const struct target_desc * target_desc;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::target_desc	file:
target_desc	gdb/gdbarch.h	/^  const struct target_desc *target_desc;$/;"	m	struct:gdbarch_info	typeref:struct:gdbarch_info::target_desc
target_desc	gdb/gdbserver/tdesc.h	/^  target_desc ()$/;"	f	struct:target_desc
target_desc	gdb/gdbserver/tdesc.h	/^struct target_desc : tdesc_element$/;"	s
target_desc	gdb/target-descriptions.c	/^  target_desc ()$/;"	f	struct:tdesc_element
target_desc_fetched	gdb/target-descriptions.c	483;"	d	file:
target_desc_info	gdb/target-descriptions.c	/^struct target_desc_info$/;"	s	file:
target_desc_info_free	gdb/target-descriptions.c	/^target_desc_info_free (struct target_desc_info *tdesc_info)$/;"	f
target_desc_info_from_user_p	gdb/target-descriptions.c	/^target_desc_info_from_user_p (struct target_desc_info *info)$/;"	f
target_description_filename	gdb/target-descriptions.c	487;"	d	file:
target_detach	gdb/target.c	/^target_detach (inferior *inf, int from_tty)$/;"	f
target_disable_btrace	gdb/gdbserver/target.h	/^target_disable_btrace (struct btrace_target_info *tinfo)$/;"	f
target_disable_btrace	gdb/target.c	/^target_disable_btrace (struct btrace_target_info *btinfo)$/;"	f
target_disable_tracepoint	gdb/target.h	2177;"	d
target_disconnect	gdb/target.c	/^target_disconnect (const char *args, int from_tty)$/;"	f
target_done_generating_core	gdb/target.c	/^target_done_generating_core (void)$/;"	f
target_download_trace_state_variable	gdb/target.h	2171;"	d
target_download_tracepoint	gdb/target.h	2165;"	d
target_dsp	sim/sh/interp.c	/^static int target_dsp;$/;"	v	file:
target_emit_ops	gdb/gdbserver/target.h	612;"	d
target_enable_btrace	gdb/gdbserver/target.h	/^target_enable_btrace (ptid_t ptid, const struct btrace_config *conf)$/;"	f
target_enable_btrace	gdb/target.c	/^target_enable_btrace (ptid_t ptid, const struct btrace_config *conf)$/;"	f
target_enable_tracepoint	gdb/target.h	2174;"	d
target_endian	include/gdb/callback.h	/^  enum bfd_endian target_endian;$/;"	m	struct:host_callback_struct	typeref:enum:host_callback_struct::bfd_endian
target_exact_watchpoints	gdb/breakpoint.c	/^int target_exact_watchpoints = 0;$/;"	v
target_execution_direction	gdb/target.h	1839;"	d
target_extra_thread_info	gdb/target.h	1854;"	d
target_factories	gdb/target.c	/^  target_factories;$/;"	v	file:
target_fd	gdb/target.c	/^  int target_fd;$/;"	m	struct:fileio_fh_t	file:
target_fetch_description_xml	gdb/xml-tdesc.c	/^target_fetch_description_xml (struct target_ops *ops)$/;"	f
target_fetch_registers	gdb/target.c	/^target_fetch_registers (struct regcache *regcache, int regno)$/;"	f
target_file_system_kind	gdb/filesystem.c	/^const char *target_file_system_kind = file_system_kind_auto;$/;"	v
target_file_system_kinds	gdb/filesystem.c	/^const char *const target_file_system_kinds[] =$/;"	v
target_fileio_close	gdb/target.c	/^target_fileio_close (int fd, int *target_errno)$/;"	f
target_fileio_fstat	gdb/target.c	/^target_fileio_fstat (int fd, struct stat *sb, int *target_errno)$/;"	f
target_fileio_open	gdb/target.c	/^target_fileio_open (struct inferior *inf, const char *filename,$/;"	f
target_fileio_open_1	gdb/target.c	/^target_fileio_open_1 (struct inferior *inf, const char *filename,$/;"	f	file:
target_fileio_open_warn_if_slow	gdb/target.c	/^target_fileio_open_warn_if_slow (struct inferior *inf,$/;"	f
target_fileio_pread	gdb/target.c	/^target_fileio_pread (int fd, gdb_byte *read_buf, int len,$/;"	f
target_fileio_pwrite	gdb/target.c	/^target_fileio_pwrite (int fd, const gdb_byte *write_buf, int len,$/;"	f
target_fileio_read_alloc	gdb/target.c	/^target_fileio_read_alloc (struct inferior *inf, const char *filename,$/;"	f
target_fileio_read_alloc_1	gdb/target.c	/^target_fileio_read_alloc_1 (struct inferior *inf, const char *filename,$/;"	f	file:
target_fileio_read_stralloc	gdb/target.c	/^target_fileio_read_stralloc (struct inferior *inf, const char *filename)$/;"	f	class:gdb
target_fileio_readlink	gdb/target.c	/^target_fileio_readlink (struct inferior *inf, const char *filename,$/;"	f
target_fileio_unlink	gdb/target.c	/^target_fileio_unlink (struct inferior *inf, const char *filename,$/;"	f
target_files_info	gdb/target.h	1561;"	d
target_filesystem_is_local	gdb/target.h	2075;"	d
target_find_description	gdb/target-descriptions.c	/^target_find_description (void)$/;"	f
target_find_memory_regions	gdb/target.h	1895;"	d
target_flag_1	gdb/symtab.h	/^  unsigned int target_flag_1 : 1;$/;"	m	struct:minimal_symbol
target_flag_2	gdb/symtab.h	/^  unsigned int target_flag_2 : 1;$/;"	m	struct:minimal_symbol
target_flags	gdb/xtensa-tdep.h	/^  unsigned int target_flags;$/;"	m	struct:gdbarch_tdep
target_flash_done	gdb/target.c	/^target_flash_done (void)$/;"	f
target_flash_erase	gdb/target.c	/^target_flash_erase (ULONGEST address, LONGEST length)$/;"	f
target_float_binop	gdb/target-float.c	/^target_float_binop (enum exp_opcode opcode,$/;"	f
target_float_compare	gdb/target-float.c	/^target_float_compare (const gdb_byte *x, const struct type *type_x,$/;"	f
target_float_convert	gdb/target-float.c	/^target_float_convert (const gdb_byte *from, const struct type *from_type,$/;"	f
target_float_format_length	gdb/target-float.c	/^target_float_format_length (const struct type *type)$/;"	f	file:
target_float_from_host_double	gdb/target-float.c	/^target_float_from_host_double (gdb_byte *addr, const struct type *type,$/;"	f
target_float_from_longest	gdb/target-float.c	/^target_float_from_longest (gdb_byte *addr, const struct type *type,$/;"	f
target_float_from_string	gdb/target-float.c	/^target_float_from_string (gdb_byte *addr, const struct type *type,$/;"	f
target_float_from_ulongest	gdb/target-float.c	/^target_float_from_ulongest (gdb_byte *addr, const struct type *type,$/;"	f
target_float_is_valid	gdb/target-float.c	/^target_float_is_valid (const gdb_byte *addr, const struct type *type)$/;"	f
target_float_is_zero	gdb/target-float.c	/^target_float_is_zero (const gdb_byte *addr, const struct type *type)$/;"	f
target_float_ops_kind	gdb/target-float.c	/^enum target_float_ops_kind$/;"	g	file:
target_float_same_category_p	gdb/target-float.c	/^target_float_same_category_p (const struct type *type1,$/;"	f	file:
target_float_same_format_p	gdb/target-float.c	/^target_float_same_format_p (const struct type *type1,$/;"	f	file:
target_float_to_host_double	gdb/target-float.c	/^target_float_to_host_double (const gdb_byte *addr,$/;"	f
target_float_to_longest	gdb/target-float.c	/^target_float_to_longest (const gdb_byte *addr, const struct type *type)$/;"	f
target_float_to_string	gdb/target-float.c	/^target_float_to_string (const gdb_byte *addr, const struct type *type,$/;"	f
target_follow_exec	gdb/target.c	/^target_follow_exec (struct inferior *inf, char *execd_pathname)$/;"	f
target_follow_fork	gdb/target.c	/^target_follow_fork (int follow_child, int detach_fork)$/;"	f
target_gdbarch	gdb/gdbarch.c	/^target_gdbarch (void)$/;"	f
target_get_ada_task_ptid	gdb/target.h	2053;"	d
target_get_bookmark	gdb/target.h	1906;"	d
target_get_ipa_tdesc_idx	gdb/gdbserver/target.h	552;"	d
target_get_min_fast_tracepoint_insn_len	gdb/gdbserver/target.h	563;"	d
target_get_min_fast_tracepoint_insn_len	gdb/target.h	2214;"	d
target_get_osdata	gdb/target.c	/^target_get_osdata (const char *type)$/;"	f
target_get_raw_trace_data	gdb/target.h	2211;"	d
target_get_section_table	gdb/target.c	/^target_get_section_table (struct target_ops *target)$/;"	f
target_get_tailcall_unwinder	gdb/target.c	/^target_get_tailcall_unwinder (void)$/;"	f
target_get_tib_address	gdb/target.h	2229;"	d
target_get_trace_state_variable_value	gdb/target.h	2199;"	d
target_get_trace_status	gdb/target.h	2186;"	d
target_get_tracepoint_status	gdb/target.h	2189;"	d
target_get_unwinder	gdb/target.c	/^target_get_unwinder (void)$/;"	f
target_goto_bookmark	gdb/target.h	1909;"	d
target_goto_record	gdb/target.c	/^target_goto_record (ULONGEST insn)$/;"	f
target_goto_record_begin	gdb/target.c	/^target_goto_record_begin (void)$/;"	f
target_goto_record_end	gdb/target.c	/^target_goto_record_end (void)$/;"	f
target_handle_new_gdb_connection	gdb/gdbserver/target.h	513;"	d
target_has_all_memory	gdb/target.h	1766;"	d
target_has_all_memory_1	gdb/target.c	/^target_has_all_memory_1 (void)$/;"	f
target_has_execution	gdb/target.h	1798;"	d
target_has_execution_1	gdb/target.c	/^target_has_execution_1 (ptid_t the_ptid)$/;"	f
target_has_execution_current	gdb/target.c	/^target_has_execution_current (void)$/;"	f
target_has_memory	gdb/target.h	1771;"	d
target_has_memory_1	gdb/target.c	/^target_has_memory_1 (void)$/;"	f
target_has_registers	gdb/target.h	1782;"	d
target_has_registers_1	gdb/target.c	/^target_has_registers_1 (void)$/;"	f
target_has_stack	gdb/target.h	1777;"	d
target_has_stack_1	gdb/target.c	/^target_has_stack_1 (void)$/;"	f
target_have_continuable_watchpoint	gdb/target.h	1942;"	d
target_have_steppable_watchpoint	gdb/target.h	1937;"	d
target_hw_bp_type	gdb/common/break-common.h	/^enum target_hw_bp_type$/;"	g
target_id	bfd/elf-bfd.h	/^  enum elf_target_id target_id;$/;"	m	struct:elf_backend_data	typeref:enum:elf_backend_data::elf_target_id
target_id	bfd/elfxx-x86.h	/^  enum elf_target_id target_id;$/;"	m	struct:elf_x86_link_hash_table	typeref:enum:elf_x86_link_hash_table::elf_target_id
target_index	bfd/bfd-in2.h	/^  int target_index;$/;"	m	struct:bfd_section
target_info	gdb/target.c	/^static std::unordered_map<const target_info *, target_open_ftype *>$/;"	m	class:std	file:
target_info	gdb/target.h	/^struct target_info$/;"	s
target_info_proc	gdb/target.c	/^target_info_proc (const char *args, enum info_proc_what what)$/;"	f
target_insert_breakpoint	gdb/target.c	/^target_insert_breakpoint (struct gdbarch *gdbarch,$/;"	f
target_insert_exec_catchpoint	gdb/target.h	1651;"	d
target_insert_fork_catchpoint	gdb/target.h	1619;"	d
target_insert_hw_breakpoint	gdb/target.h	2006;"	d
target_insert_mask_watchpoint	gdb/target.c	/^target_insert_mask_watchpoint (CORE_ADDR addr, CORE_ADDR mask,$/;"	f
target_insert_vfork_catchpoint	gdb/target.h	1625;"	d
target_insert_watchpoint	gdb/target.h	1979;"	d
target_insn_history	gdb/target.c	/^target_insn_history (int size, gdb_disassembly_flags flags)$/;"	f
target_insn_history_from	gdb/target.c	/^target_insn_history_from (ULONGEST from, int size,$/;"	f
target_insn_history_range	gdb/target.c	/^target_insn_history_range (ULONGEST begin, ULONGEST end,$/;"	f
target_internal	bfd/elf-bfd.h	/^  unsigned int target_internal : 8;$/;"	m	struct:elf_link_hash_entry
target_interrupt	gdb/target.c	/^target_interrupt ()$/;"	f
target_is_async_p	gdb/gdbserver/linux-low.c	350;"	d	file:
target_is_async_p	gdb/target.h	1822;"	d
target_is_non_stop_p	gdb/target.c	/^target_is_non_stop_p (void)$/;"	f
target_is_pushed	gdb/target.c	/^target_is_pushed (struct target_ops *t)$/;"	f
target_is_uclinux	gdb/m68k-linux-tdep.c	/^static int target_is_uclinux;$/;"	v	file:
target_kill	gdb/target.c	/^target_kill (void)$/;"	f
target_last_wait_ptid	gdb/infrun.c	/^static ptid_t target_last_wait_ptid;$/;"	v	file:
target_last_waitstatus	gdb/infrun.c	/^static struct target_waitstatus target_last_waitstatus;$/;"	v	typeref:struct:target_waitstatus	file:
target_lbasename	gdb/filesystem.c	/^target_lbasename (const char *kind, const char *name)$/;"	f
target_little_endian	sim/sh/interp.c	119;"	d	file:
target_load	gdb/target.c	/^target_load (const char *arg, int from_tty)$/;"	f
target_loadmap	gdb/gdbserver/linux-low.c	/^struct target_loadmap$/;"	s	file:
target_loadseg	gdb/gdbserver/linux-low.c	/^struct target_loadseg$/;"	s	file:
target_log_command	gdb/target.h	2255;"	d
target_longname	gdb/target.h	1325;"	d
target_mach	gdb/score-tdep.c	/^static int target_mach = bfd_mach_score7;$/;"	v	file:
target_make_corefile_notes	gdb/target.h	1902;"	d
target_malloc	gdb/gdbserver/tracepoint.c	/^target_malloc (ULONGEST size)$/;"	f	file:
target_masked_watch_num_registers	gdb/target.c	/^target_masked_watch_num_registers (CORE_ADDR addr, CORE_ADDR mask)$/;"	f
target_mem_region_list	gdb/memattr.c	/^static std::vector<mem_region> user_mem_region_list, target_mem_region_list;$/;"	v	file:
target_mem_regions_valid	gdb/memattr.c	/^static bool target_mem_regions_valid;$/;"	v	file:
target_memory_map	gdb/target.c	/^target_memory_map (void)$/;"	f
target_mourn_inferior	gdb/gdbserver/target.c	/^target_mourn_inferior (ptid_t ptid)$/;"	f
target_mourn_inferior	gdb/target.c	/^target_mourn_inferior (ptid_t ptid)$/;"	f
target_non_stop_enabled	gdb/target.c	/^enum auto_boolean target_non_stop_enabled = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean
target_non_stop_enabled_1	gdb/target.c	/^static enum auto_boolean target_non_stop_enabled_1 = AUTO_BOOLEAN_AUTO;$/;"	v	typeref:enum:auto_boolean	file:
target_number	gdb/xtensa-tdep.h	/^  unsigned int target_number;	\/* Register target number.  *\/$/;"	m	struct:__anon1713
target_object	gdb/target.h	/^enum target_object$/;"	g
target_offset	bfd/elf32-arm.c	/^  bfd_vma target_offset;$/;"	m	struct:a8_erratum_fix	file:
target_offset	bfd/elf32-xtensa.c	/^  bfd_vma target_offset;$/;"	m	struct:r_reloc_struct	file:
target_offset	bfd/elf32-xtensa.c	/^  bfd_vma target_offset;$/;"	m	struct:reloc_bfd_fix_struct	file:
target_open_ftype	gdb/target.h	/^typedef void target_open_ftype (const char *args, int from_tty);$/;"	t
target_ops	gdb/bsd-uthread.c	/^struct bsd_uthread_target final : public target_ops$/;"	s	file:
target_ops	gdb/exec.c	/^struct exec_target final : public target_ops$/;"	s	file:
target_ops	gdb/gdbserver/target.h	/^struct target_ops$/;"	s
target_ops	gdb/ravenscar-thread.c	/^struct ravenscar_thread_target final : public target_ops$/;"	s	file:
target_ops	gdb/remote-sim.c	/^  : public memory_breakpoint_target<target_ops>$/;"	s	file:
target_ops	gdb/spu-multiarch.c	/^struct spu_multiarch_target final : public target_ops$/;"	s	file:
target_ops	gdb/target-delegates.c	/^struct debug_target : public target_ops$/;"	s	file:
target_ops	gdb/target-delegates.c	/^struct dummy_target : public target_ops$/;"	s	file:
target_ops	gdb/target.h	/^struct target_ops$/;"	s
target_ops_deleter	gdb/target.h	/^struct target_ops_deleter$/;"	s
target_ops_up	gdb/target.h	/^typedef std::unique_ptr<target_ops, target_ops_deleter> target_ops_up;$/;"	t
target_optimize	bfd/elf32-nds32.h	/^  int target_optimize;		\/* Switch optimization.  *\/$/;"	m	struct:elf_nds32_link_hash_table
target_options_to_string	gdb/target.c	/^target_options_to_string (int target_options)$/;"	f
target_os	bfd/elfxx-x86.h	/^  enum elf_x86_target_os target_os;$/;"	m	struct:elf_x86_backend_data	typeref:enum:elf_x86_backend_data::elf_x86_target_os
target_os	bfd/elfxx-x86.h	/^  enum elf_x86_target_os target_os;$/;"	m	struct:elf_x86_link_hash_table	typeref:enum:elf_x86_link_hash_table::elf_x86_target_os
target_pass_ctrlc	gdb/target.c	/^target_pass_ctrlc (void)$/;"	f
target_pass_signals	gdb/target.c	/^target_pass_signals (int numsigs, unsigned char *pass_signals)$/;"	f
target_pid_to_exec_file	gdb/target.h	1880;"	d
target_pid_to_str	gdb/gdbserver/target.c	/^target_pid_to_str (ptid_t ptid)$/;"	f
target_pid_to_str	gdb/target.c	/^target_pid_to_str (ptid_t ptid)$/;"	f
target_post_attach	gdb/target.h	1360;"	d
target_post_create_inferior	gdb/gdbserver/target.h	489;"	d
target_post_startup_inferior	gdb/target.h	1611;"	d
target_pre_inferior	gdb/target.c	/^target_pre_inferior (int from_tty)$/;"	f
target_preopen	gdb/target.c	/^target_preopen (int from_tty)$/;"	f
target_prepare_to_generate_core	gdb/target.c	/^target_prepare_to_generate_core (void)$/;"	f
target_prepare_to_store	gdb/target.h	1442;"	d
target_process_qsupported	gdb/gdbserver/target.h	541;"	d
target_program_signals	gdb/target.c	/^target_program_signals (int numsigs, unsigned char *program_signals)$/;"	f
target_ranged_break_num_registers	gdb/target.c	/^target_ranged_break_num_registers (void)$/;"	f
target_rcmd	gdb/target.h	1757;"	d
target_read	gdb/target.c	/^target_read (struct target_ops *ops,$/;"	f
target_read_alloc	gdb/target.c	/^target_read_alloc (struct target_ops *ops, enum target_object object,$/;"	f
target_read_alloc_1	gdb/target.c	/^target_read_alloc_1 (struct target_ops *ops, enum target_object object,$/;"	f
target_read_btrace	gdb/gdbserver/target.h	/^target_read_btrace (struct btrace_target_info *tinfo,$/;"	f
target_read_btrace	gdb/target.c	/^target_read_btrace (struct btrace_data *btrace,$/;"	f
target_read_btrace_conf	gdb/gdbserver/target.h	/^target_read_btrace_conf (struct btrace_target_info *tinfo,$/;"	f
target_read_code	gdb/target.c	/^target_read_code (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
target_read_description	gdb/target.c	/^target_read_description (struct target_ops *target)$/;"	f
target_read_description_xml	gdb/xml-tdesc.c	/^target_read_description_xml (struct target_ops *ops)$/;"	f
target_read_memory	gdb/gdbserver/target.c	/^target_read_memory (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
target_read_memory	gdb/target.c	/^target_read_memory (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
target_read_memory_bfd	gdb/symfile-mem.c	/^target_read_memory_bfd (bfd_vma memaddr, bfd_byte *myaddr, bfd_size_type len)$/;"	f	file:
target_read_partial	gdb/target.c	/^target_read_partial (struct target_ops *ops,$/;"	f	file:
target_read_raw_memory	gdb/target.c	/^target_read_raw_memory (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
target_read_stack	gdb/target.c	/^target_read_stack (CORE_ADDR memaddr, gdb_byte *myaddr, ssize_t len)$/;"	f
target_read_stralloc	gdb/target.c	/^target_read_stralloc (struct target_ops *ops, enum target_object object,$/;"	f
target_read_string	gdb/target.c	/^target_read_string (CORE_ADDR memaddr, gdb::unique_xmalloc_ptr<char> *string,$/;"	f
target_read_uint32	gdb/gdbserver/target.c	/^target_read_uint32 (CORE_ADDR memaddr, uint32_t *result)$/;"	f
target_read_uint32	gdb/target.c	/^target_read_uint32 (CORE_ADDR memaddr, uint32_t *result)$/;"	f
target_record_is_replaying	gdb/target.c	/^target_record_is_replaying (ptid_t ptid)$/;"	f
target_record_method	gdb/target.c	/^target_record_method (ptid_t ptid)$/;"	f
target_record_stop_replaying	gdb/target.c	/^target_record_stop_replaying (void)$/;"	f
target_record_will_replay	gdb/target.c	/^target_record_will_replay (ptid_t ptid, int dir)$/;"	f
target_region_ok_for_hw_watchpoint	gdb/target.h	1966;"	d
target_regnum	gdb/common/tdesc.h	/^  long target_regnum;$/;"	m	struct:tdesc_reg
target_remove_breakpoint	gdb/target.c	/^target_remove_breakpoint (struct gdbarch *gdbarch,$/;"	f
target_remove_exec_catchpoint	gdb/target.h	1654;"	d
target_remove_fork_catchpoint	gdb/target.h	1622;"	d
target_remove_hw_breakpoint	gdb/target.h	2009;"	d
target_remove_mask_watchpoint	gdb/target.c	/^target_remove_mask_watchpoint (CORE_ADDR addr, CORE_ADDR mask,$/;"	f
target_remove_vfork_catchpoint	gdb/target.h	1628;"	d
target_remove_watchpoint	gdb/target.h	1982;"	d
target_require_runnable	gdb/target.c	/^target_require_runnable (void)$/;"	f
target_resume	gdb/target.c	/^target_resume (ptid_t ptid, int step, enum gdb_signal signal)$/;"	f
target_running	gdb/gdbserver/server.c	/^target_running (void)$/;"	f	file:
target_save	gdb/tracefile.h	/^  int (*target_save) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
target_save_record	gdb/target.c	/^target_save_record (const char *filename)$/;"	f
target_save_trace_data	gdb/target.h	2202;"	d
target_search_memory	gdb/target.c	/^target_search_memory (CORE_ADDR start_addr, ULONGEST search_space_len,$/;"	f
target_sec	bfd/elf32-xtensa.c	/^  asection *target_sec;$/;"	m	struct:reloc_bfd_fix_struct	file:
target_section	bfd/elf32-arm.c	/^  asection *target_section;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
target_section	bfd/elf32-hppa.c	/^  asection *target_section;$/;"	m	struct:elf32_hppa_stub_hash_entry	file:
target_section	bfd/elf32-m68hc1x.h	/^  asection *target_section;$/;"	m	struct:elf32_m68hc11_stub_hash_entry
target_section	bfd/elf32-metag.c	/^  asection *target_section;$/;"	m	struct:elf_metag_stub_hash_entry	file:
target_section	bfd/elf32-nios2.c	/^  asection *target_section;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
target_section	bfd/elf32-xgate.h	/^  asection *target_section;$/;"	m	struct:elf32_xgate_stub_hash_entry
target_section	bfd/elf64-ppc.c	/^  asection *target_section;$/;"	m	struct:ppc_stub_hash_entry	file:
target_section	bfd/elfnn-aarch64.c	/^  asection *target_section;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
target_section	gdb/target.h	/^struct target_section$/;"	s
target_section_by_addr	gdb/target.c	/^target_section_by_addr (struct target_ops *target, CORE_ADDR addr)$/;"	f
target_section_table	gdb/target.h	/^struct target_section_table$/;"	s
target_sections	gdb/progspace.h	/^  struct target_section_table target_sections {};$/;"	s	struct:program_space
target_set_circular_trace_buffer	gdb/target.h	2220;"	d
target_set_disconnected_tracing	gdb/target.h	2217;"	d
target_set_permissions	gdb/target.h	2232;"	d
target_set_syscall_catchpoint	gdb/target.h	1673;"	d
target_set_trace_buffer_size	gdb/target.h	2223;"	d
target_set_trace_notes	gdb/target.h	2226;"	d
target_shortname	gdb/target.h	1324;"	d
target_size	gdb/stubs/m32r-stub.c	/^  unsigned long target_size;	\/* the size of the target instr *\/$/;"	m	struct:STEPPING_CONTEXT	file:
target_sizeof_int	include/gdb/callback.h	/^  int target_sizeof_int;$/;"	m	struct:host_callback_struct
target_so_ops	gdb/solist.h	/^struct target_so_ops$/;"	s
target_stack	gdb/target.h	/^class target_stack$/;"	c
target_static_tracepoint_marker_at	gdb/target.h	2235;"	d
target_static_tracepoint_markers_by_strid	gdb/target.h	2238;"	d
target_stop	gdb/target.c	/^target_stop (ptid_t ptid)$/;"	f
target_stop_and_wait	gdb/gdbserver/target.c	/^target_stop_and_wait (ptid_t ptid)$/;"	f
target_stop_and_wait	gdb/target.c	/^target_stop_and_wait (ptid_t ptid)$/;"	f
target_stop_reason	gdb/target/waitstatus.h	/^enum target_stop_reason$/;"	g
target_stop_recording	gdb/target.c	/^target_stop_recording (void)$/;"	f
target_stopped_by_hw_breakpoint	gdb/gdbserver/target.h	682;"	d
target_stopped_by_hw_breakpoint	gdb/target.h	1929;"	d
target_stopped_by_sw_breakpoint	gdb/gdbserver/target.h	670;"	d
target_stopped_by_sw_breakpoint	gdb/target.h	1923;"	d
target_stopped_by_watchpoint	gdb/target.h	1917;"	d
target_stopped_data_address	gdb/target.h	2020;"	d
target_store_registers	gdb/target.c	/^target_store_registers (struct regcache *regcache, int regno)$/;"	f
target_supports_agent	gdb/gdbserver/target.h	619;"	d
target_supports_catch_syscall	gdb/gdbserver/target.h	548;"	d
target_supports_delete_record	gdb/target.c	/^target_supports_delete_record ()$/;"	f
target_supports_disable_randomization	gdb/gdbserver/target.h	615;"	d
target_supports_disable_randomization	gdb/target.c	/^target_supports_disable_randomization (void)$/;"	f
target_supports_enable_disable_tracepoint	gdb/target.h	1463;"	d
target_supports_evaluation_of_breakpoint_conditions	gdb/target.h	1472;"	d
target_supports_exec_events	gdb/gdbserver/target.h	509;"	d
target_supports_fast_tracepoints	gdb/gdbserver/target.h	560;"	d
target_supports_fork_events	gdb/gdbserver/target.h	501;"	d
target_supports_hardware_single_step	gdb/gdbserver/target.h	678;"	d
target_supports_multi_process	gdb/gdbserver/target.c	/^target_supports_multi_process (void)$/;"	f
target_supports_multi_process	gdb/target.c	/^target_supports_multi_process (void)$/;"	f
target_supports_non_stop	gdb/gdbserver/target.h	535;"	d
target_supports_range_stepping	gdb/gdbserver/target.h	662;"	d
target_supports_software_single_step	gdb/gdbserver/target.h	696;"	d
target_supports_stopped_by_hw_breakpoint	gdb/gdbserver/target.h	674;"	d
target_supports_stopped_by_hw_breakpoint	gdb/target.h	1932;"	d
target_supports_stopped_by_sw_breakpoint	gdb/gdbserver/target.h	666;"	d
target_supports_stopped_by_sw_breakpoint	gdb/target.h	1926;"	d
target_supports_string_tracing	gdb/target.h	1466;"	d
target_supports_terminal_ours	gdb/target.c	/^target_supports_terminal_ours (void)$/;"	f
target_supports_tracepoints	gdb/gdbserver/target.h	556;"	d
target_supports_vfork_events	gdb/gdbserver/target.h	505;"	d
target_teardown_btrace	gdb/target.c	/^target_teardown_btrace (struct btrace_target_info *btinfo)$/;"	f
target_terminal	gdb/target/target.h	/^class target_terminal$/;"	c	class:target_terminal_state
target_terminal_is_ours_kind	gdb/target.c	/^target_terminal_is_ours_kind (target_terminal_state desired_state)$/;"	f	file:
target_terminal_state	gdb/target/target.h	/^enum class target_terminal_state$/;"	c
target_thread_address_space	gdb/target.c	/^target_thread_address_space (ptid_t ptid)$/;"	f
target_thread_alive	gdb/target.c	/^target_thread_alive (ptid_t ptid)$/;"	f
target_thread_architecture	gdb/target.h	1885;"	d
target_thread_events	gdb/target.c	/^target_thread_events (int enable)$/;"	f
target_thread_handle	gdb/gdbserver/target.h	721;"	d
target_thread_handle_to_thread_info	gdb/target.c	/^target_thread_handle_to_thread_info (const gdb_byte *thread_handle,$/;"	f
target_thread_name	gdb/gdbserver/target.h	717;"	d
target_thread_name	gdb/target.c	/^target_thread_name (struct thread_info *info)$/;"	f
target_tp_heap	gdb/gdbserver/tracepoint.c	/^static CORE_ADDR target_tp_heap;$/;"	v	file:
target_trace_find	gdb/target.h	2195;"	d
target_trace_init	gdb/target.h	2162;"	d
target_trace_set_readonly_regions	gdb/target.h	2183;"	d
target_trace_start	gdb/target.h	2180;"	d
target_trace_stop	gdb/target.h	2192;"	d
target_traceframe_info	gdb/target.h	2241;"	d
target_translate_tls_address	gdb/target.c	/^target_translate_tls_address (struct objfile *objfile, CORE_ADDR offset)$/;"	f
target_type	gdb/gdbtypes.h	/^  struct type *target_type;$/;"	m	struct:main_type	typeref:struct:main_type::type
target_unpush_up	gdb/inf-ptrace.c	/^typedef std::unique_ptr<struct target_ops, target_unpusher> target_unpush_up;$/;"	t	typeref:struct:target_unpusher	file:
target_unpusher	gdb/inf-ptrace.c	/^struct target_unpusher$/;"	s	file:
target_update_thread_list	gdb/target.c	/^target_update_thread_list (void)$/;"	f
target_upload_trace_state_variables	gdb/target.h	2208;"	d
target_upload_tracepoints	gdb/target.h	2205;"	d
target_use_agent	gdb/target.h	2244;"	d
target_val	include/gdb/callback.h	/^  int target_val;$/;"	m	struct:__anon1628
target_value	bfd/elf32-arm.c	/^  bfd_vma target_value;$/;"	m	struct:elf32_arm_stub_hash_entry	file:
target_value	bfd/elf32-avr.c	/^  bfd_vma target_value;$/;"	m	struct:elf32_avr_stub_hash_entry	file:
target_value	bfd/elf32-hppa.c	/^  bfd_vma target_value;$/;"	m	struct:elf32_hppa_stub_hash_entry	file:
target_value	bfd/elf32-m68hc1x.h	/^  bfd_vma target_value;$/;"	m	struct:elf32_m68hc11_stub_hash_entry
target_value	bfd/elf32-metag.c	/^  bfd_vma target_value;$/;"	m	struct:elf_metag_stub_hash_entry	file:
target_value	bfd/elf32-nios2.c	/^  bfd_vma target_value;$/;"	m	struct:elf32_nios2_stub_hash_entry	file:
target_value	bfd/elf32-xgate.h	/^  bfd_vma target_value;$/;"	m	struct:elf32_xgate_stub_hash_entry
target_value	bfd/elf64-ppc.c	/^  bfd_vma target_value;$/;"	m	struct:ppc_stub_hash_entry	file:
target_value	bfd/elfnn-aarch64.c	/^  bfd_vma target_value;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
target_verify_memory	gdb/target.c	/^target_verify_memory (const gdb_byte *data, CORE_ADDR memaddr, ULONGEST size)$/;"	f
target_wait	gdb/gdbserver/target.c	/^target_wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f
target_wait	gdb/target.c	/^target_wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f
target_waitkind	gdb/target/waitstatus.h	/^enum target_waitkind$/;"	g
target_waitstatus	gdb/target/waitstatus.h	/^struct target_waitstatus$/;"	s
target_waitstatus_to_string	gdb/target/waitstatus.c	/^target_waitstatus_to_string (const struct target_waitstatus *ws)$/;"	f
target_watchpoint_addr_within_range	gdb/target.h	2025;"	d
target_wide_charset	gdb/charset.c	/^target_wide_charset (struct gdbarch *gdbarch)$/;"	f
target_wide_charset_be_name	gdb/charset.c	/^static const char *target_wide_charset_be_name;$/;"	v	file:
target_wide_charset_le_name	gdb/charset.c	/^static const char *target_wide_charset_le_name;$/;"	v	file:
target_wide_charset_name	gdb/charset.c	/^static const char *target_wide_charset_name = "auto";$/;"	v	file:
target_write	gdb/target.c	/^target_write (struct target_ops *ops,$/;"	f
target_write_memory	gdb/gdbserver/target.c	/^target_write_memory (CORE_ADDR memaddr, const gdb_byte *myaddr, ssize_t len)$/;"	f
target_write_memory	gdb/target.c	/^target_write_memory (CORE_ADDR memaddr, const gdb_byte *myaddr, ssize_t len)$/;"	f
target_write_partial	gdb/target.c	/^target_write_partial (struct target_ops *ops,$/;"	f	file:
target_write_raw_memory	gdb/target.c	/^target_write_raw_memory (CORE_ADDR memaddr, const gdb_byte *myaddr, ssize_t len)$/;"	f
target_write_with_progress	gdb/target.c	/^target_write_with_progress (struct target_ops *ops,$/;"	f
target_xfer_partial	gdb/target.c	/^target_xfer_partial (struct target_ops *ops,$/;"	f
target_xfer_partial_ftype	gdb/target.h	/^  target_xfer_partial_ftype (struct target_ops *ops,$/;"	t	typeref:enum:target_xfer_partial_ftype
target_xfer_status	gdb/target.h	/^enum target_xfer_status$/;"	g
target_xfer_status_to_string	gdb/target.c	/^target_xfer_status_to_string (enum target_xfer_status status)$/;"	f
targetdebug	gdb/target.c	/^static unsigned int targetdebug = 0;$/;"	v	file:
targetlist	gdb/target.c	/^static struct cmd_list_element *targetlist = NULL;$/;"	v	typeref:struct:cmd_list_element	file:
targhi	libdecnumber/dpd/decimal128.c	90;"	d	file:
targhi	libdecnumber/dpd/decimal64.c	96;"	d	file:
targlo	libdecnumber/dpd/decimal128.c	93;"	d	file:
targlo	libdecnumber/dpd/decimal64.c	97;"	d	file:
targmatch	bfd/targets.c	/^struct targmatch$/;"	s	file:
targmh	libdecnumber/dpd/decimal128.c	91;"	d	file:
targml	libdecnumber/dpd/decimal128.c	92;"	d	file:
tarray	gdb/testsuite/gdb.trace/unavailable.cc	/^struct tuple tarray[8];$/;"	v	typeref:struct:tuple
tas_h8sx	sim/testsuite/sim/h8300/tas.s	/^tas_h8sx:			; test and set instruction$/;"	l
tas_ind	sim/testsuite/sim/h8300/tas.s	/^tas_ind:			; test and set instruction$/;"	l
tas_mac_tests	gdb/testsuite/gdb.disasm/h8300s.s	/^tas_mac_tests:$/;"	l
task	gdb/breakpoint.h	/^  int task = 0;$/;"	m	struct:breakpoint
task	gdb/darwin-nat.h	/^  task_t task = 0;$/;"	m	struct:darwin_inferior
task	gdb/gnu-nat.c	/^    struct proc *task;		\/* The mach task.   *\/$/;"	m	struct:inf	typeref:struct:inf::proc	file:
task	gdb/testsuite/gdb.linespec/keywords.c	/^task (int task)$/;"	f	file:
task_by_unix_pid	gdb/darwin-nat-info.c	64;"	d	file:
task_command	gdb/ada-tasks.c	/^task_command (const char *taskno_str, int from_tty)$/;"	f	file:
task_command_1	gdb/ada-tasks.c	/^task_command_1 (const char *taskno_str, int from_tty, struct inferior *inf)$/;"	f	file:
task_id	gdb/ada-lang.h	/^  CORE_ADDR task_id;$/;"	m	struct:ada_task_info
task_link	include/bfdlink.h	/^  unsigned int task_link: 1;$/;"	m	struct:bfd_link_info
task_list_valid_p	gdb/ada-tasks.c	/^  int task_list_valid_p;$/;"	m	struct:ada_tasks_inferior_data	file:
task_port	gdb/darwin-nat.h	/^  mach_port_t task_port;$/;"	m	struct:darwin_exception_msg
task_self	gdb/darwin-nat-info.c	63;"	d	file:
task_states	gdb/ada-tasks.c	/^enum task_states$/;"	g	file:
task_states	gdb/ada-tasks.c	/^static const char *task_states[] = {$/;"	v	file:
tb	gdb/arch/aarch64-insn.h	/^  void (*tb) (const int32_t offset, int is_tbnz,$/;"	m	struct:aarch64_insn_visitor
tb_offset	bfd/pef-traceback.h	/^  unsigned long tb_offset;$/;"	m	struct:traceback_table_tboff
tbase	gdb/dwarf2-frame.c	/^  bfd_vma tbase;$/;"	m	struct:comp_unit	file:
tbl	bfd/peXXigen.c	/^static const char * const tbl[] =$/;"	v	file:
tbnz	sim/aarch64/simulator.c	/^tbnz (sim_cpu *cpu, uint32_t  pos, int32_t offset)$/;"	f	file:
tbr	sim/erc32/sis.h	/^    uint32          tbr;$/;"	m	struct:pstate
tbr	sim/sh/sim-main.h	/^	    int tbr;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
tbr_0_4_	sim/ppc/idecode_fields.h	73;"	d
tbr_5_9_	sim/ppc/idecode_fields.h	72;"	d
tbr_regnum	gdb/frv-tdep.h	/^  tbr_regnum = 135,$/;"	e	enum:__anon1757
tbreak_command	gdb/breakpoint.c	/^tbreak_command (const char *arg, int from_tty)$/;"	f
tbuf	sim/bfin/dv-bfin_trace.c	/^  bu32 tbuf;$/;"	m	struct:bfin_trace	file:
tbufctl	sim/bfin/dv-bfin_trace.c	/^  bu32 tbufctl, tbufstat;$/;"	m	struct:bfin_trace	file:
tbufstat	sim/bfin/dv-bfin_trace.c	/^  bu32 tbufctl, tbufstat;$/;"	m	struct:bfin_trace	file:
tbyte	opcodes/i386-opc.h	/^      unsigned int tbyte:1;$/;"	m	struct:i386_operand_type::__anon69
tbz	sim/aarch64/simulator.c	/^tbz (sim_cpu *cpu, uint32_t  pos, int32_t offset)$/;"	f	file:
tc	gdb/testsuite/gdb.base/call-sc.c	/^typedef char tc;$/;"	t	file:
tc	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef char tc;$/;"	t	file:
tc	gdb/testsuite/gdb.base/structs.c	/^typedef char tc;$/;"	t	file:
tc_data	bfd/elf-bfd.h	/^  tc_data;$/;"	m	struct:__anon1031	typeref:union:__anon1031::__anon1032
tc_data	bfd/som.h	/^  tc_data;$/;"	m	struct:som_symbol	typeref:union:som_symbol::__anon1094
tc_none	gdb/target.h	/^    tc_none = 0,		\/* Default: can't control thread execution.  *\/$/;"	e	enum:thread_control_capabilities
tc_schedlock	gdb/target.h	/^    tc_schedlock = 1,		\/* Can lock the thread scheduler.  *\/$/;"	e	enum:thread_control_capabilities
tc_strings	readline/terminal.c	/^static const struct _tc_string tc_strings[] =$/;"	v	typeref:struct:_tc_string	file:
tc_value	readline/terminal.c	/^     char **tc_value;$/;"	m	struct:_tc_string	file:
tc_var	readline/terminal.c	/^     const char * const tc_var;$/;"	m	struct:_tc_string	file:
tcaget	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tcagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
tcap_initialized	readline/terminal.c	/^static int tcap_initialized;$/;"	v	file:
tcaput	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tcaputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
tcatch_cmdlist	gdb/breakpoint.c	/^static struct cmd_list_element *tcatch_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tcatch_command	gdb/breakpoint.c	/^tcatch_command (const char *arg, int from_tty)$/;"	f	file:
tcflow	readline/rlwinsize.h	55;"	d
tcget	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tcgetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
tcgetpgrp	gdb/go32-nat.c	/^tcgetpgrp (int fd)$/;"	f
tchars	readline/rltty.c	/^  struct tchars tchars;	\/* Terminal special characters, including ^S and ^Q. *\/$/;"	m	struct:bsdtty	typeref:struct:bsdtty::tchars	file:
tclass	gdb/testsuite/gdb.cp/cpexprs.cc	/^class tclass$/;"	c	file:
tcnt_adjust	sim/m68hc11/dv-m68hc11tim.c	/^  signed64      tcnt_adjust;$/;"	m	struct:m68hc11tim	file:
tcntl	sim/bfin/dv-bfin_ctimer.c	/^  bu32 tcntl, tperiod, tscale, tcount;$/;"	m	struct:bfin_ctimer	file:
tcommands	gdb/breakpoint.h	/^  std::vector<agent_expr *> tcommands;$/;"	m	struct:bp_target_info
tcomplain	gdb/target.c	/^tcomplain (void)$/;"	f	file:
tcount	sim/bfin/dv-bfin_ctimer.c	/^  bu32 tcntl, tperiod, tscale, tcount;$/;"	m	struct:bfin_ctimer	file:
tcp_auto_retry	gdb/ser-tcp.c	/^static int tcp_auto_retry = 1;$/;"	v	file:
tcp_ops	gdb/ser-mingw.c	/^static const struct serial_ops tcp_ops =$/;"	v	typeref:struct:serial_ops	file:
tcp_ops	gdb/ser-tcp.c	/^static const struct serial_ops tcp_ops =$/;"	v	typeref:struct:serial_ops	file:
tcp_retry_limit	gdb/ser-tcp.c	/^static unsigned int tcp_retry_limit = 15;$/;"	v	file:
tcp_set_cmdlist	gdb/ser-tcp.c	/^static struct cmd_list_element *tcp_set_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tcp_show_cmdlist	gdb/ser-tcp.c	/^static struct cmd_list_element *tcp_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tcput	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tcputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
tcr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 tcr;$/;"	m	struct:tx3904tmr	file:
tcrc	zlib/examples/gzlog.c	/^    ulong tcrc;     \/* crc of total data *\/$/;"	m	struct:log	file:
tcs	gdb/ctf.c	/^  struct trace_write_handler tcs;$/;"	m	struct:ctf_trace_file_writer	typeref:struct:ctf_trace_file_writer::trace_write_handler	file:
tcsetpgrp	gdb/go32-nat.c	/^tcsetpgrp (int fd, pid_t pgid)$/;"	f
tcspr	sim/m32c/timer_a.h	/^  int tcspr;$/;"	m	struct:__anon538
tcur	bfd/elf32-frv.c	/^    bfd_signed_vma tmax, tcur, tmin;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
td	gdb/testsuite/gdb.base/call-sc.c	/^typedef double td;$/;"	t	file:
td	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef double td;$/;"	t	file:
td	gdb/testsuite/gdb.base/structs.c	/^typedef double td;$/;"	t	file:
td_err_e	gdb/nat/glibc_thread_db.h	/^} td_err_e;$/;"	t	typeref:enum:__anon1693
td_err_string	gdb/sol-thread.c	/^td_err_string (td_err_e errcode)$/;"	f	file:
td_event_addset	gdb/nat/glibc_thread_db.h	140;"	d
td_event_delset	gdb/nat/glibc_thread_db.h	142;"	d
td_event_e	gdb/nat/glibc_thread_db.h	/^} td_event_e;$/;"	t	typeref:enum:__anon1696
td_event_emptyset	gdb/nat/glibc_thread_db.h	126;"	d
td_event_fillset	gdb/nat/glibc_thread_db.h	133;"	d
td_event_msg	gdb/nat/glibc_thread_db.h	/^typedef struct td_event_msg$/;"	s
td_event_msg_t	gdb/nat/glibc_thread_db.h	/^} td_event_msg_t;$/;"	t	typeref:struct:td_event_msg
td_eventbuf_t	gdb/nat/glibc_thread_db.h	/^} td_eventbuf_t;$/;"	t	typeref:struct:__anon1700
td_eventisempty	gdb/nat/glibc_thread_db.h	147;"	d
td_eventismember	gdb/nat/glibc_thread_db.h	144;"	d
td_init_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_init_ftype) (void);$/;"	t
td_init_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_init_ftype)(void);$/;"	t	file:
td_init_p	gdb/linux-thread-db.c	/^  td_init_ftype *td_init_p;$/;"	m	struct:thread_db_info	file:
td_key_iter_f	gdb/nat/glibc_thread_db.h	/^typedef int td_key_iter_f (thread_key_t, void (*) (void *), void *);$/;"	t
td_log_ftype	gdb/sol-thread.c	/^typedef void (td_log_ftype)(const int on_off);$/;"	t	file:
td_notify	gdb/nat/glibc_thread_db.h	/^typedef struct td_notify$/;"	s
td_notify_e	gdb/nat/glibc_thread_db.h	/^} td_notify_e;$/;"	t	typeref:enum:__anon1697
td_notify_t	gdb/nat/glibc_thread_db.h	/^} td_notify_t;$/;"	t	typeref:struct:td_notify
td_state_string	gdb/sol-thread.c	/^td_state_string (td_thr_state_e statecode)$/;"	f	file:
td_symbol_list_ftype	gdb/nat/gdb_thread_db.h	/^typedef const char ** (td_symbol_list_ftype) (void);$/;"	t
td_symbol_list_p	gdb/gdbserver/thread-db.c	/^  td_symbol_list_ftype *td_symbol_list_p;$/;"	m	struct:thread_db	file:
td_ta_clear_event_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_clear_event_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_delete_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_delete_ftype) (td_thragent_t *);$/;"	t
td_ta_delete_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_delete_ftype)(td_thragent_t *ta_p);$/;"	t	file:
td_ta_event_addr_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_event_addr_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_event_getmsg_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_event_getmsg_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_get_nthreads_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_get_nthreads_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_ta_get_ph_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_get_ph_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_ta_map_id2thr_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_map_id2thr_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_ta_map_lwp2thr_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_map_lwp2thr_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_map_lwp2thr_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_map_lwp2thr_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_ta_map_lwp2thr_p	gdb/gdbserver/thread-db.c	/^  td_ta_map_lwp2thr_ftype *td_ta_map_lwp2thr_p;$/;"	m	struct:thread_db	file:
td_ta_map_lwp2thr_p	gdb/linux-thread-db.c	/^  td_ta_map_lwp2thr_ftype *td_ta_map_lwp2thr_p;$/;"	m	struct:thread_db_info	file:
td_ta_new_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_new_ftype) (struct ps_prochandle * ps,$/;"	t
td_ta_new_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_new_ftype)(const struct ps_prochandle *ph_p,$/;"	t	file:
td_ta_new_p	gdb/gdbserver/thread-db.c	/^  td_ta_new_ftype *td_ta_new_p;$/;"	m	struct:thread_db	file:
td_ta_new_p	gdb/linux-thread-db.c	/^  td_ta_new_ftype *td_ta_new_p;$/;"	m	struct:thread_db_info	file:
td_ta_set_event_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_set_event_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_stats	gdb/nat/glibc_thread_db.h	/^typedef struct td_ta_stats$/;"	s
td_ta_stats_t	gdb/nat/glibc_thread_db.h	/^} td_ta_stats_t;$/;"	t	typeref:struct:td_ta_stats
td_ta_thr_iter_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_ta_thr_iter_ftype) (const td_thragent_t *ta,$/;"	t
td_ta_thr_iter_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_thr_iter_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_ta_thr_iter_p	gdb/gdbserver/thread-db.c	/^  td_ta_thr_iter_ftype *td_ta_thr_iter_p;$/;"	m	struct:thread_db	file:
td_ta_thr_iter_p	gdb/linux-thread-db.c	/^  td_ta_thr_iter_ftype *td_ta_thr_iter_p;$/;"	m	struct:thread_db_info	file:
td_ta_tsd_iter_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_ta_tsd_iter_ftype)(const td_thragent_t *ta_p,$/;"	t	file:
td_thr_event_enable_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_thr_event_enable_ftype) (const td_thrhandle_t *th,$/;"	t
td_thr_events	gdb/nat/glibc_thread_db.h	/^typedef struct td_thr_events$/;"	s
td_thr_events_t	gdb/nat/glibc_thread_db.h	/^} td_thr_events_t;$/;"	t	typeref:struct:td_thr_events
td_thr_get_info_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_thr_get_info_ftype) (const td_thrhandle_t *th,$/;"	t
td_thr_get_info_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_get_info_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_get_info_p	gdb/gdbserver/thread-db.c	/^  td_thr_get_info_ftype *td_thr_get_info_p;$/;"	m	struct:thread_db	file:
td_thr_get_info_p	gdb/linux-thread-db.c	/^  td_thr_get_info_ftype *td_thr_get_info_p;$/;"	m	struct:thread_db_info	file:
td_thr_getfpregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_getfpregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_getgregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_getgregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_getxregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_getxregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_getxregsize_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_getxregsize_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_iter_f	gdb/nat/glibc_thread_db.h	/^typedef int td_thr_iter_f (const td_thrhandle_t *, void *);$/;"	t
td_thr_setfpregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_setfpregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_setgregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_setgregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_setprio_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_setprio_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_setsigpending_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_setsigpending_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_setxregs_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_setxregs_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_sigsetmask_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_sigsetmask_ftype)(const td_thrhandle_t *th_p,$/;"	t	file:
td_thr_state_e	gdb/nat/glibc_thread_db.h	/^} td_thr_state_e;$/;"	t	typeref:enum:__anon1694
td_thr_tls_get_addr_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_thr_tls_get_addr_ftype) (const td_thrhandle_t *th,$/;"	t
td_thr_tls_get_addr_p	gdb/gdbserver/thread-db.c	/^  td_thr_tls_get_addr_ftype *td_thr_tls_get_addr_p;$/;"	m	struct:thread_db	file:
td_thr_tls_get_addr_p	gdb/linux-thread-db.c	/^  td_thr_tls_get_addr_ftype *td_thr_tls_get_addr_p;$/;"	m	struct:thread_db_info	file:
td_thr_tlsbase_ftype	gdb/nat/gdb_thread_db.h	/^typedef td_err_e (td_thr_tlsbase_ftype) (const td_thrhandle_t *th,$/;"	t
td_thr_tlsbase_p	gdb/gdbserver/thread-db.c	/^  td_thr_tlsbase_ftype *td_thr_tlsbase_p;$/;"	m	struct:thread_db	file:
td_thr_tlsbase_p	gdb/linux-thread-db.c	/^  td_thr_tlsbase_ftype *td_thr_tlsbase_p;$/;"	m	struct:thread_db_info	file:
td_thr_tsd_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_tsd_ftype)(const td_thrhandle_t * th_p,$/;"	t	file:
td_thr_type_e	gdb/nat/glibc_thread_db.h	/^} td_thr_type_e;$/;"	t	typeref:enum:__anon1695
td_thr_validate_ftype	gdb/sol-thread.c	/^typedef td_err_e (td_thr_validate_ftype)(const td_thrhandle_t *th_p);$/;"	t	file:
td_thragent_t	gdb/nat/glibc_thread_db.h	/^typedef struct td_thragent td_thragent_t;$/;"	t	typeref:struct:td_thragent
td_thrhandle	gdb/nat/glibc_thread_db.h	/^typedef struct td_thrhandle$/;"	s
td_thrhandle_t	gdb/nat/glibc_thread_db.h	/^} td_thrhandle_t;$/;"	t	typeref:struct:td_thrhandle
td_thrinfo	gdb/nat/glibc_thread_db.h	/^typedef struct td_thrinfo$/;"	s
td_thrinfo_t	gdb/nat/glibc_thread_db.h	/^} td_thrinfo_t;$/;"	t	typeref:struct:td_thrinfo
tdata	bfd/bfd-in2.h	/^  tdata;$/;"	m	struct:bfd	typeref:union:bfd::__anon1153
tdata	bfd/coff-bfd.h	/^  void * tdata;$/;"	m	struct:coff_section_tdata
tdata	bfd/elf32-score.c	/^    bfd_byte *tdata;$/;"	m	union:_score_elf_section_data::__anon1019	file:
tdata	bfd/elf32-score7.c	/^    bfd_byte *tdata;$/;"	m	union:_score_elf_section_data::__anon1157	file:
tdata	bfd/elfxx-mips.c	/^    bfd_byte *tdata;$/;"	m	union:_mips_elf_section_data::__anon1049	file:
tdata	bfd/format.c	/^  void *tdata;$/;"	m	struct:bfd_preserve	file:
tdata	bfd/libbfd-in.h	/^  void *tdata;			\/* Backend specific information.  *\/$/;"	m	struct:artdata
tdata	bfd/libbfd.h	/^  void *tdata;			\/* Backend specific information.  *\/$/;"	m	struct:artdata
tdata_type	bfd/mmo.c	/^typedef struct mmo_data_struct tdata_type;$/;"	t	typeref:struct:mmo_data_struct	file:
tdata_type	bfd/srec.c	/^tdata_type;$/;"	t	typeref:struct:srec_data_struct	file:
tdata_type	bfd/tekhex.c	/^} tdata_type;$/;"	t	typeref:struct:tekhex_data_struct	file:
tdata_type	bfd/verilog.c	/^tdata_type;$/;"	t	typeref:struct:verilog_data_struct	file:
tdata_type	bfd/wasm-module.c	/^} tdata_type;$/;"	t	typeref:struct:__anon1027	file:
tdb_testinfo	gdb/linux-thread-db.c	/^static struct check_thread_db_info *tdb_testinfo;$/;"	v	typeref:struct:check_thread_db_info	file:
tdc	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef double _Complex tdc;$/;"	t	file:
tdefs	sim/common/gentmap.c	/^struct tdefs {$/;"	s	file:
tdep	gdb/gdbarch.c	/^  struct gdbarch_tdep *tdep;$/;"	m	struct:gdbarch	typeref:struct:gdbarch::gdbarch_tdep	file:
tdep_info	gdb/gdbarch.h	/^      struct gdbarch_tdep_info *tdep_info;$/;"	m	union:gdbarch_info::__anon1719	typeref:struct:gdbarch_info::__anon1719::gdbarch_tdep_info
tdesc	gdb/gdbserver/inferiors.h	/^  const struct target_desc *tdesc = NULL;$/;"	m	struct:process_info	typeref:struct:process_info::target_desc
tdesc	gdb/gdbserver/regcache.h	/^  const struct target_desc *tdesc = nullptr;$/;"	m	struct:regcache	typeref:struct:regcache::target_desc
tdesc	gdb/i386-tdep.h	/^  const struct target_desc *tdesc;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::target_desc
tdesc	gdb/remote.c	/^  const struct target_desc *tdesc;$/;"	m	struct:remote_g_packet_guess	typeref:struct:remote_g_packet_guess::target_desc	file:
tdesc	gdb/rs6000-tdep.c	/^    struct target_desc **tdesc;$/;"	m	struct:variant	typeref:struct:variant::target_desc	file:
tdesc	gdb/s390-tdep.h	/^  const struct target_desc *tdesc;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::target_desc
tdesc	gdb/target-descriptions.c	/^  const struct target_desc *tdesc;$/;"	m	struct:target_desc_info	typeref:struct:target_desc_info::target_desc	file:
tdesc	gdb/xml-tdesc.c	/^  struct target_desc *tdesc;$/;"	m	struct:tdesc_parsing_data	typeref:struct:tdesc_parsing_data::target_desc	file:
tdesc_aarch64_list	gdb/aarch64-tdep.c	/^struct target_desc *tdesc_aarch64_list[AARCH64_MAX_SVE_VQ + 1];$/;"	v	typeref:struct:target_desc
tdesc_aarch64_list	gdb/gdbserver/linux-aarch64-tdesc.c	/^struct target_desc *tdesc_aarch64_list[AARCH64_MAX_SVE_VQ + 1];$/;"	v	typeref:struct:target_desc
tdesc_add_bitfield	gdb/common/tdesc.c	/^tdesc_add_bitfield (tdesc_type_with_fields *type, const char *field_name,$/;"	f
tdesc_add_compatible	gdb/target-descriptions.c	/^tdesc_add_compatible (struct target_desc *target_desc,$/;"	f
tdesc_add_enum_value	gdb/common/tdesc.c	/^tdesc_add_enum_value (tdesc_type_with_fields *type, int value,$/;"	f
tdesc_add_field	gdb/common/tdesc.c	/^tdesc_add_field (tdesc_type_with_fields *type, const char *field_name,$/;"	f
tdesc_add_flag	gdb/common/tdesc.c	/^tdesc_add_flag (tdesc_type_with_fields *type, int start,$/;"	f
tdesc_add_typed_bitfield	gdb/common/tdesc.c	/^tdesc_add_typed_bitfield (tdesc_type_with_fields *type, const char *field_name,$/;"	f
tdesc_amd64_linux_no_xml	gdb/gdbserver/linux-x86-low.c	/^static struct target_desc *tdesc_amd64_linux_no_xml;$/;"	v	typeref:struct:target_desc	file:
tdesc_arc_arcompact	gdb/features/arc-arcompact.c	/^struct target_desc *tdesc_arc_arcompact;$/;"	v	typeref:struct:target_desc
tdesc_arc_v2	gdb/features/arc-v2.c	/^struct target_desc *tdesc_arc_v2;$/;"	v	typeref:struct:target_desc
tdesc_arch_data	gdb/target-descriptions.c	/^struct tdesc_arch_data$/;"	s	file:
tdesc_arch_reg	gdb/target-descriptions.c	/^  tdesc_arch_reg (tdesc_reg *reg_, struct type *type_)$/;"	f	struct:tdesc_arch_reg
tdesc_arch_reg	gdb/target-descriptions.c	/^struct tdesc_arch_reg$/;"	s	file:
tdesc_architecture	gdb/target-descriptions.c	/^tdesc_architecture (const struct target_desc *target_desc)$/;"	f
tdesc_architecture_name	gdb/gdbserver/tdesc.c	/^tdesc_architecture_name (const struct target_desc *target_desc)$/;"	f
tdesc_architecture_name	gdb/target-descriptions.c	/^tdesc_architecture_name (const struct target_desc *target_desc)$/;"	f
tdesc_arm_with_iwmmxt	gdb/features/arm/arm-with-iwmmxt.c	/^struct target_desc *tdesc_arm_with_iwmmxt;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_m	gdb/features/arm/arm-with-m.c	/^struct target_desc *tdesc_arm_with_m;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_m_fpa_layout	gdb/features/arm/arm-with-m-fpa-layout.c	/^struct target_desc *tdesc_arm_with_m_fpa_layout;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_m_vfp_d16	gdb/features/arm/arm-with-m-vfp-d16.c	/^struct target_desc *tdesc_arm_with_m_vfp_d16;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_neon	gdb/features/arm/arm-with-neon.c	/^struct target_desc *tdesc_arm_with_neon;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_vfpv2	gdb/features/arm/arm-with-vfpv2.c	/^struct target_desc *tdesc_arm_with_vfpv2;$/;"	v	typeref:struct:target_desc
tdesc_arm_with_vfpv3	gdb/features/arm/arm-with-vfpv3.c	/^struct target_desc *tdesc_arm_with_vfpv3;$/;"	v	typeref:struct:target_desc
tdesc_compatible_p	gdb/target-descriptions.c	/^tdesc_compatible_p (const struct target_desc *target_desc,$/;"	f
tdesc_create_enum	gdb/common/tdesc.c	/^tdesc_create_enum (struct tdesc_feature *feature, const char *name,$/;"	f
tdesc_create_feature	gdb/gdbserver/tdesc.c	/^tdesc_create_feature (struct target_desc *tdesc, const char *name)$/;"	f
tdesc_create_feature	gdb/target-descriptions.c	/^tdesc_create_feature (struct target_desc *tdesc, const char *name)$/;"	f
tdesc_create_flags	gdb/common/tdesc.c	/^tdesc_create_flags (struct tdesc_feature *feature, const char *name,$/;"	f
tdesc_create_reg	gdb/common/tdesc.c	/^tdesc_create_reg (struct tdesc_feature *feature, const char *name,$/;"	f
tdesc_create_struct	gdb/common/tdesc.c	/^tdesc_create_struct (struct tdesc_feature *feature, const char *name)$/;"	f
tdesc_create_union	gdb/common/tdesc.c	/^tdesc_create_union (struct tdesc_feature *feature, const char *name)$/;"	f
tdesc_create_vector	gdb/common/tdesc.c	/^tdesc_create_vector (struct tdesc_feature *feature, const char *name,$/;"	f
tdesc_data	gdb/gdbarch.h	/^      struct tdesc_arch_data *tdesc_data;$/;"	m	union:gdbarch_info::__anon1719	typeref:struct:gdbarch_info::__anon1719::tdesc_arch_data
tdesc_data	gdb/target-descriptions.c	/^static struct gdbarch_data *tdesc_data;$/;"	v	typeref:struct:gdbarch_data	file:
tdesc_data_alloc	gdb/target-descriptions.c	/^tdesc_data_alloc (void)$/;"	f
tdesc_data_cleanup	gdb/target-descriptions.c	/^tdesc_data_cleanup (void *data_untyped)$/;"	f
tdesc_data_init	gdb/target-descriptions.c	/^tdesc_data_init (struct obstack *obstack)$/;"	f	file:
tdesc_element	gdb/common/tdesc.h	/^class tdesc_element$/;"	c
tdesc_element	gdb/target-descriptions.c	/^struct target_desc : tdesc_element$/;"	s	file:
tdesc_element_visitor	gdb/common/tdesc.h	/^class tdesc_element_visitor$/;"	c
tdesc_elements	gdb/xml-tdesc.c	/^static const struct gdb_xml_element tdesc_elements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
tdesc_end_arch	gdb/xml-tdesc.c	/^tdesc_end_arch (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_end_compatible	gdb/xml-tdesc.c	/^tdesc_end_compatible (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_end_osabi	gdb/xml-tdesc.c	/^tdesc_end_osabi (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_feature	gdb/common/tdesc.h	/^  tdesc_feature (const std::string &name_)$/;"	f	struct:tdesc_feature
tdesc_feature	gdb/common/tdesc.h	/^struct tdesc_feature : tdesc_element$/;"	s
tdesc_feature_name	gdb/target-descriptions.c	/^tdesc_feature_name (const struct tdesc_feature *feature)$/;"	f
tdesc_feature_up	gdb/common/tdesc.h	/^typedef std::unique_ptr<tdesc_feature> tdesc_feature_up;$/;"	t
tdesc_filename_cmd_string	gdb/target-descriptions.c	/^static char *tdesc_filename_cmd_string;$/;"	v	file:
tdesc_find_arch_register	gdb/target-descriptions.c	/^tdesc_find_arch_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tdesc_find_feature	gdb/target-descriptions.c	/^tdesc_find_feature (const struct target_desc *target_desc,$/;"	f
tdesc_find_register	gdb/target-descriptions.c	/^tdesc_find_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tdesc_find_register_early	gdb/target-descriptions.c	/^tdesc_find_register_early (const struct tdesc_feature *feature,$/;"	f	file:
tdesc_find_type	gdb/target-descriptions.c	/^tdesc_find_type (struct gdbarch *gdbarch, const char *id)$/;"	f
tdesc_get_features_xml	gdb/gdbserver/tdesc.c	/^tdesc_get_features_xml (const target_desc *tdesc)$/;"	f
tdesc_get_features_xml	gdb/target-descriptions.c	/^tdesc_get_features_xml (const target_desc *tdesc)$/;"	f
tdesc_has_registers	gdb/target-descriptions.c	/^tdesc_has_registers (const struct target_desc *target_desc)$/;"	f
tdesc_i386_linux_no_xml	gdb/gdbserver/linux-x86-low.c	/^static struct target_desc *tdesc_i386_linux_no_xml;$/;"	v	typeref:struct:target_desc	file:
tdesc_info	gdb/inferior.h	/^  target_desc_info *tdesc_info = NULL;$/;"	m	class:inferior
tdesc_microblaze	gdb/features/microblaze.c	/^struct target_desc *tdesc_microblaze;$/;"	v	typeref:struct:target_desc
tdesc_microblaze_with_stack_protect	gdb/features/microblaze-with-stack-protect.c	/^struct target_desc *tdesc_microblaze_with_stack_protect;$/;"	v	typeref:struct:target_desc
tdesc_mips64_dsp_linux	gdb/features/mips64-dsp-linux.c	/^struct target_desc *tdesc_mips64_dsp_linux;$/;"	v	typeref:struct:target_desc
tdesc_mips64_linux	gdb/features/mips64-linux.c	/^struct target_desc *tdesc_mips64_linux;$/;"	v	typeref:struct:target_desc
tdesc_mips_dsp_linux	gdb/features/mips-dsp-linux.c	/^struct target_desc *tdesc_mips_dsp_linux;$/;"	v	typeref:struct:target_desc
tdesc_mips_dsp_linux	gdb/gdbserver/linux-mips-low.c	46;"	d	file:
tdesc_mips_linux	gdb/features/mips-linux.c	/^struct target_desc *tdesc_mips_linux;$/;"	v	typeref:struct:target_desc
tdesc_mips_linux	gdb/gdbserver/linux-mips-low.c	45;"	d	file:
tdesc_named_type	gdb/common/tdesc.c	/^tdesc_named_type (const struct tdesc_feature *feature, const char *id)$/;"	f
tdesc_nds32	gdb/features/nds32.c	/^struct target_desc *tdesc_nds32;$/;"	v	typeref:struct:target_desc
tdesc_nios2	gdb/features/nios2.c	/^struct target_desc *tdesc_nios2;$/;"	v	typeref:struct:target_desc
tdesc_numbered_register	gdb/target-descriptions.c	/^tdesc_numbered_register (const struct tdesc_feature *feature,$/;"	f
tdesc_numbered_register_choices	gdb/target-descriptions.c	/^tdesc_numbered_register_choices (const struct tdesc_feature *feature,$/;"	f
tdesc_or1k	gdb/features/or1k.c	/^struct target_desc *tdesc_or1k;$/;"	v	typeref:struct:target_desc
tdesc_osabi	gdb/target-descriptions.c	/^tdesc_osabi (const struct target_desc *target_desc)$/;"	f
tdesc_osabi_name	gdb/gdbserver/tdesc.c	/^tdesc_osabi_name (const struct target_desc *target_desc)$/;"	f
tdesc_osabi_name	gdb/target-descriptions.c	/^tdesc_osabi_name (const struct target_desc *target_desc)$/;"	f
tdesc_parse_xml	gdb/xml-tdesc.c	/^tdesc_parse_xml (const char *document, xml_fetch_another fetcher,$/;"	f	file:
tdesc_parsing_data	gdb/xml-tdesc.c	/^struct tdesc_parsing_data$/;"	s	file:
tdesc_powerpc_32	gdb/features/rs6000/powerpc-32.c	/^struct target_desc *tdesc_powerpc_32;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_32l	gdb/features/rs6000/powerpc-32l.c	/^struct target_desc *tdesc_powerpc_32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_403	gdb/features/rs6000/powerpc-403.c	/^struct target_desc *tdesc_powerpc_403;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_403gc	gdb/features/rs6000/powerpc-403gc.c	/^struct target_desc *tdesc_powerpc_403gc;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_405	gdb/features/rs6000/powerpc-405.c	/^struct target_desc *tdesc_powerpc_405;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_505	gdb/features/rs6000/powerpc-505.c	/^struct target_desc *tdesc_powerpc_505;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_601	gdb/features/rs6000/powerpc-601.c	/^struct target_desc *tdesc_powerpc_601;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_602	gdb/features/rs6000/powerpc-602.c	/^struct target_desc *tdesc_powerpc_602;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_603	gdb/features/rs6000/powerpc-603.c	/^struct target_desc *tdesc_powerpc_603;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_604	gdb/features/rs6000/powerpc-604.c	/^struct target_desc *tdesc_powerpc_604;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_64	gdb/features/rs6000/powerpc-64.c	/^struct target_desc *tdesc_powerpc_64;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_64l	gdb/features/rs6000/powerpc-64l.c	/^struct target_desc *tdesc_powerpc_64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_7400	gdb/features/rs6000/powerpc-7400.c	/^struct target_desc *tdesc_powerpc_7400;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_750	gdb/features/rs6000/powerpc-750.c	/^struct target_desc *tdesc_powerpc_750;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_860	gdb/features/rs6000/powerpc-860.c	/^struct target_desc *tdesc_powerpc_860;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_altivec32	gdb/features/rs6000/powerpc-altivec32.c	/^struct target_desc *tdesc_powerpc_altivec32;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_altivec32l	gdb/features/rs6000/powerpc-altivec32l.c	/^struct target_desc *tdesc_powerpc_altivec32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_altivec64	gdb/features/rs6000/powerpc-altivec64.c	/^struct target_desc *tdesc_powerpc_altivec64;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_altivec64l	gdb/features/rs6000/powerpc-altivec64l.c	/^struct target_desc *tdesc_powerpc_altivec64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_cell32l	gdb/features/rs6000/powerpc-cell32l.c	/^struct target_desc *tdesc_powerpc_cell32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_cell64l	gdb/features/rs6000/powerpc-cell64l.c	/^struct target_desc *tdesc_powerpc_cell64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_e500	gdb/features/rs6000/powerpc-e500.c	/^struct target_desc *tdesc_powerpc_e500;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_e500l	gdb/features/rs6000/powerpc-e500l.c	/^struct target_desc *tdesc_powerpc_e500l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_32l	gdb/features/rs6000/powerpc-isa205-32l.c	/^struct target_desc *tdesc_powerpc_isa205_32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_64l	gdb/features/rs6000/powerpc-isa205-64l.c	/^struct target_desc *tdesc_powerpc_isa205_64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_altivec32l	gdb/features/rs6000/powerpc-isa205-altivec32l.c	/^struct target_desc *tdesc_powerpc_isa205_altivec32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_altivec64l	gdb/features/rs6000/powerpc-isa205-altivec64l.c	/^struct target_desc *tdesc_powerpc_isa205_altivec64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_vsx32l	gdb/features/rs6000/powerpc-isa205-vsx32l.c	/^struct target_desc *tdesc_powerpc_isa205_vsx32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_isa205_vsx64l	gdb/features/rs6000/powerpc-isa205-vsx64l.c	/^struct target_desc *tdesc_powerpc_isa205_vsx64l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_vsx32	gdb/features/rs6000/powerpc-vsx32.c	/^struct target_desc *tdesc_powerpc_vsx32;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_vsx32l	gdb/features/rs6000/powerpc-vsx32l.c	/^struct target_desc *tdesc_powerpc_vsx32l;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_vsx64	gdb/features/rs6000/powerpc-vsx64.c	/^struct target_desc *tdesc_powerpc_vsx64;$/;"	v	typeref:struct:target_desc
tdesc_powerpc_vsx64l	gdb/features/rs6000/powerpc-vsx64l.c	/^struct target_desc *tdesc_powerpc_vsx64l;$/;"	v	typeref:struct:target_desc
tdesc_predefined_type	gdb/common/tdesc.c	/^tdesc_predefined_type (enum tdesc_type_kind kind)$/;"	f	file:
tdesc_predefined_types	gdb/common/tdesc.c	/^static tdesc_type_builtin tdesc_predefined_types[] =$/;"	v	file:
tdesc_property	gdb/target-descriptions.c	/^tdesc_property (const struct target_desc *target_desc, const char *key)$/;"	f
tdesc_reg	gdb/common/tdesc.c	/^tdesc_reg::tdesc_reg (struct tdesc_feature *feature, const std::string &name_,$/;"	f	class:tdesc_reg
tdesc_reg	gdb/common/tdesc.h	/^struct tdesc_reg : tdesc_element$/;"	s
tdesc_reg_up	gdb/common/tdesc.h	/^typedef std::unique_ptr<tdesc_reg> tdesc_reg_up;$/;"	t
tdesc_register_in_reggroup_p	gdb/target-descriptions.c	/^tdesc_register_in_reggroup_p (struct gdbarch *gdbarch, int regno,$/;"	f
tdesc_register_name	gdb/target-descriptions.c	/^tdesc_register_name (struct gdbarch *gdbarch, int regno)$/;"	f
tdesc_register_reggroup_p	gdb/target-descriptions.c	/^tdesc_register_reggroup_p (struct gdbarch *gdbarch, int regno,$/;"	f	file:
tdesc_register_size	gdb/target-descriptions.c	/^tdesc_register_size (const struct tdesc_feature *feature,$/;"	f
tdesc_register_type	gdb/target-descriptions.c	/^tdesc_register_type (struct gdbarch *gdbarch, int regno)$/;"	f
tdesc_remote_register_number	gdb/target-descriptions.c	/^tdesc_remote_register_number (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tdesc_rs6000	gdb/features/rs6000/rs6000.c	/^struct target_desc *tdesc_rs6000;$/;"	v	typeref:struct:target_desc
tdesc_s390_gs_linux64	gdb/features/s390-gs-linux64.c	/^struct target_desc *tdesc_s390_gs_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux32	gdb/features/s390-linux32.c	/^struct target_desc *tdesc_s390_linux32;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux32v1	gdb/features/s390-linux32v1.c	/^struct target_desc *tdesc_s390_linux32v1;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux32v2	gdb/features/s390-linux32v2.c	/^struct target_desc *tdesc_s390_linux32v2;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux64	gdb/features/s390-linux64.c	/^struct target_desc *tdesc_s390_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux64v1	gdb/features/s390-linux64v1.c	/^struct target_desc *tdesc_s390_linux64v1;$/;"	v	typeref:struct:target_desc
tdesc_s390_linux64v2	gdb/features/s390-linux64v2.c	/^struct target_desc *tdesc_s390_linux64v2;$/;"	v	typeref:struct:target_desc
tdesc_s390_te_linux64	gdb/features/s390-te-linux64.c	/^struct target_desc *tdesc_s390_te_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390_tevx_linux64	gdb/features/s390-tevx-linux64.c	/^struct target_desc *tdesc_s390_tevx_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390_vx_linux64	gdb/features/s390-vx-linux64.c	/^struct target_desc *tdesc_s390_vx_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390x_gs_linux64	gdb/features/s390x-gs-linux64.c	/^struct target_desc *tdesc_s390x_gs_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390x_linux64	gdb/features/s390x-linux64.c	/^struct target_desc *tdesc_s390x_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390x_linux64v1	gdb/features/s390x-linux64v1.c	/^struct target_desc *tdesc_s390x_linux64v1;$/;"	v	typeref:struct:target_desc
tdesc_s390x_linux64v2	gdb/features/s390x-linux64v2.c	/^struct target_desc *tdesc_s390x_linux64v2;$/;"	v	typeref:struct:target_desc
tdesc_s390x_te_linux64	gdb/features/s390x-te-linux64.c	/^struct target_desc *tdesc_s390x_te_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390x_tevx_linux64	gdb/features/s390x-tevx-linux64.c	/^struct target_desc *tdesc_s390x_tevx_linux64;$/;"	v	typeref:struct:target_desc
tdesc_s390x_vx_linux64	gdb/features/s390x-vx-linux64.c	/^struct target_desc *tdesc_s390x_vx_linux64;$/;"	v	typeref:struct:target_desc
tdesc_set_cmdlist	gdb/target-descriptions.c	/^static struct cmd_list_element *tdesc_set_cmdlist, *tdesc_show_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tdesc_set_struct_size	gdb/common/tdesc.c	/^tdesc_set_struct_size (tdesc_type_with_fields *type, int size)$/;"	f
tdesc_show_cmdlist	gdb/target-descriptions.c	/^static struct cmd_list_element *tdesc_set_cmdlist, *tdesc_show_cmdlist;$/;"	v	typeref:struct:	file:
tdesc_sparc32_solaris	gdb/features/sparc/sparc32-solaris.c	/^struct target_desc *tdesc_sparc32_solaris;$/;"	v	typeref:struct:target_desc
tdesc_sparc64_solaris	gdb/features/sparc/sparc64-solaris.c	/^struct target_desc *tdesc_sparc64_solaris;$/;"	v	typeref:struct:target_desc
tdesc_start_enum	gdb/xml-tdesc.c	/^tdesc_start_enum (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_enum_value	gdb/xml-tdesc.c	/^tdesc_start_enum_value (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_feature	gdb/xml-tdesc.c	/^tdesc_start_feature (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_field	gdb/xml-tdesc.c	/^tdesc_start_field (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_flags	gdb/xml-tdesc.c	/^tdesc_start_flags (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_reg	gdb/xml-tdesc.c	/^tdesc_start_reg (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_struct	gdb/xml-tdesc.c	/^tdesc_start_struct (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_target	gdb/xml-tdesc.c	/^tdesc_start_target (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_union	gdb/xml-tdesc.c	/^tdesc_start_union (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_start_vector	gdb/xml-tdesc.c	/^tdesc_start_vector (struct gdb_xml_parser *parser,$/;"	f	file:
tdesc_type	gdb/common/tdesc.h	/^  struct tdesc_type *tdesc_type;$/;"	m	struct:tdesc_reg	typeref:struct:tdesc_reg::tdesc_type
tdesc_type	gdb/common/tdesc.h	/^  tdesc_type (const std::string &name_, enum tdesc_type_kind kind_)$/;"	f	struct:tdesc_type
tdesc_type	gdb/common/tdesc.h	/^struct tdesc_type : tdesc_element$/;"	s
tdesc_type_builtin	gdb/common/tdesc.h	/^  tdesc_type_builtin (const std::string &name, enum tdesc_type_kind kind)$/;"	f	struct:tdesc_type_builtin
tdesc_type_builtin	gdb/common/tdesc.h	/^struct tdesc_type_builtin : tdesc_type$/;"	s
tdesc_type_field	gdb/common/tdesc.h	/^  tdesc_type_field (const std::string &name_, tdesc_type *type_,$/;"	f	struct:tdesc_type_field
tdesc_type_field	gdb/common/tdesc.h	/^struct tdesc_type_field$/;"	s
tdesc_type_kind	gdb/common/tdesc.h	/^enum tdesc_type_kind$/;"	g
tdesc_type_up	gdb/common/tdesc.h	/^typedef std::unique_ptr<tdesc_type> tdesc_type_up;$/;"	t
tdesc_type_vector	gdb/common/tdesc.h	/^  tdesc_type_vector (const std::string &name, tdesc_type *element_type_,$/;"	f	struct:tdesc_type_vector
tdesc_type_vector	gdb/common/tdesc.h	/^struct tdesc_type_vector : tdesc_type$/;"	s
tdesc_type_with_fields	gdb/common/tdesc.h	/^  tdesc_type_with_fields (const std::string &name, tdesc_type_kind kind,$/;"	f	struct:tdesc_type_with_fields
tdesc_type_with_fields	gdb/common/tdesc.h	/^struct tdesc_type_with_fields : tdesc_type$/;"	s
tdesc_unnumbered_register	gdb/target-descriptions.c	/^tdesc_unnumbered_register (const struct tdesc_feature *feature,$/;"	f
tdesc_unset_cmdlist	gdb/target-descriptions.c	/^static struct cmd_list_element *tdesc_unset_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tdesc_use_registers	gdb/target-descriptions.c	/^tdesc_use_registers (struct gdbarch *gdbarch,$/;"	f
tdname	gdb/make-target-delegates	/^sub tdname ($) {$/;"	s
tdstate	sim/arm/armemu.h	/^tdstate;$/;"	t	typeref:enum:__anon787
tdump_command	gdb/tracepoint.c	/^tdump_command (const char *args, int from_tty)$/;"	f	file:
te	gdb/testsuite/gdb.base/call-sc.c	/^typedef enum { e = '1' } te;$/;"	t	typeref:enum:__anon1970	file:
teaget	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
teagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
teaput	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
teaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
teardown_btrace	gdb/remote.c	/^remote_target::teardown_btrace (struct btrace_target_info *tinfo)$/;"	f	class:remote_target
teardown_btrace	gdb/target-delegates.c	/^debug_target::teardown_btrace (struct btrace_target_info *arg0)$/;"	f	class:debug_target
teardown_btrace	gdb/target-delegates.c	/^dummy_target::teardown_btrace (struct btrace_target_info *arg0)$/;"	f	class:dummy_target
teardown_btrace	gdb/target-delegates.c	/^target_ops::teardown_btrace (struct btrace_target_info *arg0)$/;"	f	class:target_ops
teardown_btrace	gdb/x86-linux-nat.c	/^x86_linux_nat_target::teardown_btrace (struct btrace_target_info *tinfo)$/;"	f	class:x86_linux_nat_target
tecaget	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tecagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
tecaput	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tecaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
tecget	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tecgetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
tecput	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tecputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
tee_file	gdb/ui-file.c	/^tee_file::tee_file (ui_file *one, bool close_one,$/;"	f	class:tee_file
tee_file	gdb/ui-file.h	/^class tee_file : public ui_file$/;"	c
teget	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tegetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
tekhex_bfd_copy_link_hash_symbol_type	bfd/tekhex.c	989;"	d	file:
tekhex_bfd_define_common_symbol	bfd/tekhex.c	983;"	d	file:
tekhex_bfd_define_start_stop	bfd/tekhex.c	985;"	d	file:
tekhex_bfd_discard_group	bfd/tekhex.c	981;"	d	file:
tekhex_bfd_final_link	bfd/tekhex.c	990;"	d	file:
tekhex_bfd_free_cached_info	bfd/tekhex.c	963;"	d	file:
tekhex_bfd_gc_sections	bfd/tekhex.c	977;"	d	file:
tekhex_bfd_get_relocated_section_contents	bfd/tekhex.c	975;"	d	file:
tekhex_bfd_is_group_section	bfd/tekhex.c	980;"	d	file:
tekhex_bfd_is_local_label_name	bfd/tekhex.c	966;"	d	file:
tekhex_bfd_is_target_special_symbol	bfd/tekhex.c	965;"	d	file:
tekhex_bfd_link_add_symbols	bfd/tekhex.c	987;"	d	file:
tekhex_bfd_link_check_relocs	bfd/tekhex.c	993;"	d	file:
tekhex_bfd_link_hash_table_create	bfd/tekhex.c	986;"	d	file:
tekhex_bfd_link_hide_symbol	bfd/tekhex.c	984;"	d	file:
tekhex_bfd_link_just_syms	bfd/tekhex.c	988;"	d	file:
tekhex_bfd_link_split_section	bfd/tekhex.c	991;"	d	file:
tekhex_bfd_lookup_section_flags	bfd/tekhex.c	978;"	d	file:
tekhex_bfd_make_debug_symbol	bfd/tekhex.c	972;"	d	file:
tekhex_bfd_merge_sections	bfd/tekhex.c	979;"	d	file:
tekhex_bfd_relax_section	bfd/tekhex.c	976;"	d	file:
tekhex_canonicalize_symtab	bfd/tekhex.c	/^tekhex_canonicalize_symtab (bfd *abfd, asymbol **table)$/;"	f	file:
tekhex_close_and_cleanup	bfd/tekhex.c	962;"	d	file:
tekhex_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *tekhex_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
tekhex_data	bfd/bfd-in2.h	/^      struct tekhex_data_struct *tekhex_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::tekhex_data_struct
tekhex_data_list_struct	bfd/tekhex.c	/^struct tekhex_data_list_struct$/;"	s	file:
tekhex_data_list_type	bfd/tekhex.c	/^typedef struct tekhex_data_list_struct tekhex_data_list_type;$/;"	t	typeref:struct:tekhex_data_list_struct	file:
tekhex_data_struct	bfd/tekhex.c	/^typedef struct tekhex_data_struct$/;"	s	file:
tekhex_dump_command	gdb/cli/cli-dump.c	/^tekhex_dump_command (const char *cmd, int from_tty)$/;"	f	file:
tekhex_find_inliner_info	bfd/tekhex.c	970;"	d	file:
tekhex_find_line	bfd/tekhex.c	969;"	d	file:
tekhex_find_nearest_line	bfd/tekhex.c	968;"	d	file:
tekhex_get_lineno	bfd/tekhex.c	967;"	d	file:
tekhex_get_section_contents	bfd/tekhex.c	/^tekhex_get_section_contents (bfd *abfd,$/;"	f	file:
tekhex_get_section_contents_in_window	bfd/tekhex.c	992;"	d	file:
tekhex_get_symbol_info	bfd/tekhex.c	/^tekhex_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tekhex_get_symbol_version_string	bfd/tekhex.c	971;"	d	file:
tekhex_get_symtab_upper_bound	bfd/tekhex.c	/^tekhex_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
tekhex_init	bfd/tekhex.c	/^tekhex_init (void)$/;"	f	file:
tekhex_make_empty_symbol	bfd/tekhex.c	/^tekhex_make_empty_symbol (bfd *abfd)$/;"	f	file:
tekhex_minisymbol_to_symbol	bfd/tekhex.c	974;"	d	file:
tekhex_mkobject	bfd/tekhex.c	/^tekhex_mkobject (bfd *abfd)$/;"	f	file:
tekhex_new_section_hook	bfd/tekhex.c	964;"	d	file:
tekhex_object_p	bfd/tekhex.c	/^tekhex_object_p (bfd *abfd)$/;"	f	file:
tekhex_print_symbol	bfd/tekhex.c	/^tekhex_print_symbol (bfd *abfd,$/;"	f	file:
tekhex_read_minisymbols	bfd/tekhex.c	973;"	d	file:
tekhex_section_already_linked	bfd/tekhex.c	982;"	d	file:
tekhex_set_arch_mach	bfd/tekhex.c	/^tekhex_set_arch_mach (bfd *abfd,$/;"	f	file:
tekhex_set_section_contents	bfd/tekhex.c	/^tekhex_set_section_contents (bfd *abfd,$/;"	f	file:
tekhex_sizeof_headers	bfd/tekhex.c	/^tekhex_sizeof_headers (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tekhex_symbol_struct	bfd/tekhex.c	/^typedef struct tekhex_symbol_struct$/;"	s	file:
tekhex_symbol_type	bfd/tekhex.c	/^} tekhex_symbol_type;$/;"	t	typeref:struct:tekhex_symbol_struct	file:
tekhex_vec	bfd/tekhex.c	/^const bfd_target tekhex_vec =$/;"	v
tekhex_write_object_contents	bfd/tekhex.c	/^tekhex_write_object_contents (bfd *abfd)$/;"	f	file:
tell_file_func	zlib/contrib/minizip/ioapi.h	/^typedef long     (ZCALLBACK *tell_file_func)      OF((voidpf opaque, voidpf stream));$/;"	t
tell_main	gdb/testsuite/gdb.threads/tls.c	/^sem_t tell_main, tell_thread;$/;"	v
tell_thread	gdb/testsuite/gdb.threads/tls.c	/^sem_t tell_main, tell_thread;$/;"	v
temp	include/obstack.h	/^  } temp;                       \/* Temporary for some macros.  *\/$/;"	m	struct:obstack	typeref:union:obstack::__anon1408
temp	include/vms/eeom.h	/^  unsigned char temp;$/;"	m	struct:vms_eeom
temp	include/vms/egps.h	/^  unsigned char temp;$/;"	m	struct:vms_egps
temp	include/vms/egsy.h	/^  unsigned char temp;$/;"	m	struct:vms_egsy
temp	include/vms/emh.h	/^  unsigned char temp;$/;"	m	struct:vms_emh_mhd
temp	include/vms/esdfm.h	/^  unsigned char temp;$/;"	m	struct:vms_esdfm
temp	include/vms/esdfv.h	/^  unsigned char temp;$/;"	m	struct:vms_esdfv
temp	include/vms/esgps.h	/^  unsigned char temp;$/;"	m	struct:vms_esgps
temp	sim/arm/armdefs.h	/^  ARMword instr, pc, temp;	\/* saved register state *\/$/;"	m	struct:ARMul_State
temp_aux	gdb/coffread.c	/^static char *temp_aux;$/;"	v	file:
temp_file	libiberty/pex-common.c	/^temp_file (struct pex_obj *obj, int flags, char *name)$/;"	f	file:
temp_start	libiberty/cplus-dem.c	/^  int temp_start;       \/* index in demangled to start of template args *\/$/;"	m	struct:work_stuff	file:
temp_sym	gdb/coffread.c	/^static char *temp_sym;$/;"	v	file:
tempbase	libiberty/pex-common.h	/^  const char *tempbase;$/;"	m	struct:pex_obj
templ	gdb/cp-name-parser.y	/^templ	:	NAME '<' template_params '>'$/;"	l
templ	gdb/testsuite/gdb.python/py-typeprint.cc	/^class templ$/;"	c	file:
templ	include/gcc-cp-interface.h	/^{ gcc_expr value; gcc_type type; gcc_utempl templ; gcc_type pack; }$/;"	m	union:__anon1601
templ_m	gdb/testsuite/gdb.cp/temargs.cc	/^  void templ_m ()$/;"	f	struct:Base
template2_fn	gdb/testsuite/gdb.linespec/cpls.cc	/^T template2_struct<T>::template2_fn (T t, T2 t2, T3 t3)$/;"	f	class:template2_struct
template2_ret_type	gdb/testsuite/gdb.linespec/cpls.cc	/^struct template2_ret_type {};$/;"	s	file:
template2_struct	gdb/testsuite/gdb.linespec/cpls.cc	/^struct template2_struct$/;"	s	file:
template2_struct_inst	gdb/testsuite/gdb.linespec/cpls.cc	/^template2_struct<template2_ret_type<int> > template2_struct_inst;$/;"	v
template_arg	gdb/cp-name-parser.y	/^template_arg	:	typespec_2$/;"	l
template_arguments	gdb/gdbtypes.h	/^    struct symbol **template_arguments;$/;"	m	struct:cplus_struct_type	typeref:struct:cplus_struct_type::symbol
template_arguments	gdb/symtab.h	/^  struct symbol **template_arguments;$/;"	m	struct:template_symbol	typeref:struct:template_symbol::symbol
template_decl	libiberty/cp-demangle.c	/^  const struct demangle_component *template_decl;$/;"	m	struct:d_print_template	typeref:struct:d_print_template::demangle_component	file:
template_encoding_table	gdb/ia64-tdep.c	/^static const enum instruction_type template_encoding_table[32][3] =$/;"	v	typeref:enum:instruction_type	file:
template_overload_fn	gdb/testsuite/gdb.linespec/cpls.cc	/^T template_struct<T>::template_overload_fn (T t)$/;"	f	class:template_struct
template_params	gdb/cp-name-parser.y	/^template_params	:	template_arg$/;"	l
template_reverse_regs	gdb/tilegx-tdep.c	/^template_reverse_regs[TILEGX_NUM_PHYS_REGS] =$/;"	v	typeref:struct:tilegx_reverse_regs	file:
template_sequence	bfd/elf32-arm.c	/^  const insn_sequence* template_sequence;$/;"	m	struct:__anon1128	file:
template_size	bfd/elf32-arm.c	/^  int template_size;$/;"	m	struct:__anon1128	file:
template_struct	gdb/testsuite/gdb.linespec/cpls.cc	/^struct template_struct$/;"	s	file:
template_struct_int	gdb/testsuite/gdb.linespec/cpls.cc	/^template_struct<int> template_struct_int;$/;"	v
template_struct_long	gdb/testsuite/gdb.linespec/cpls.cc	/^template_struct<long> template_struct_long;$/;"	v
template_symbol	gdb/symtab.h	/^struct template_symbol : public symbol$/;"	s
template_symbols	gdb/objfiles.h	/^  struct symbol *template_symbols = nullptr;$/;"	m	struct:objfile	typeref:struct:objfile::symbol
template_to_fixed_record_type	gdb/ada-lang.c	/^template_to_fixed_record_type (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
template_to_static_fixed_type	gdb/ada-lang.c	/^template_to_static_fixed_type (struct type *type0)$/;"	f	file:
templateptr	include/hp-symtab.h	/^  dnttpointer templateptr    ;     \/* Ptr to template.  *\/$/;"	m	struct:dntt_type_class
templates	libiberty/cp-demangle.c	/^  struct d_print_template *templates;$/;"	m	struct:d_print_info	typeref:struct:d_print_info::d_print_template	file:
templates	libiberty/cp-demangle.c	/^  struct d_print_template *templates;$/;"	m	struct:d_print_mod	typeref:struct:d_print_mod::d_print_template	file:
templates	libiberty/cp-demangle.c	/^  struct d_print_template *templates;$/;"	m	struct:d_saved_scope	typeref:struct:d_saved_scope::d_print_template	file:
tempoary_object	sim/ppc/basics.h	/^  tempoary_object,$/;"	e	enum:__anon967
temporary_macro_definition	gdb/macrocmd.c	/^  temporary_macro_definition ()$/;"	f	struct:macro_definition
temporary_object	sim/common/sim-basics.h	/^  temporary_object,$/;"	e	enum:__anon648
temvar	gdb/testsuite/gdb.guile/scm-type.c	/^Temargs<D, 23, &C::c> temvar;$/;"	v
temvar	gdb/testsuite/gdb.python/py-type.c	/^Temargs<D, 23, &C::c> temvar;$/;"	v
ten	gdb/testsuite/gdb.base/max-value-size.c	/^char ten[10];$/;"	v
teput	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
teputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
term	readline/examples/excallback.c	/^struct termios term;$/;"	v	typeref:struct:termios
term_buf	gdb/stubs/ia64vms-stub.c	/^static char term_buf[128];$/;"	v	file:
term_buf_len	gdb/stubs/ia64vms-stub.c	/^static int term_buf_len;$/;"	v	file:
term_buffer	readline/terminal.c	/^static char *term_buffer = (char *)NULL;$/;"	v	file:
term_chan	gdb/stubs/ia64vms-stub.c	/^static unsigned short term_chan;$/;"	v	file:
term_fao	gdb/stubs/ia64vms-stub.c	/^term_fao (const char *str, unsigned int str_len, ...)$/;"	f	file:
term_flush	gdb/stubs/ia64vms-stub.c	/^term_flush (void)$/;"	f	file:
term_has_meta	readline/terminal.c	/^static int term_has_meta;$/;"	v	file:
term_height	gdb/tui/tui-data.c	/^static int term_height, term_width;$/;"	v	file:
term_init	gdb/stubs/ia64vms-stub.c	/^term_init (void)$/;"	f	file:
term_offset	bfd/pef.h	/^  unsigned long term_offset;$/;"	m	struct:bfd_pef_loader_header
term_putc	gdb/stubs/ia64vms-stub.c	/^term_putc (char c)$/;"	f	file:
term_putnl	gdb/stubs/ia64vms-stub.c	/^term_putnl (void)$/;"	f	file:
term_puts	gdb/stubs/ia64vms-stub.c	/^term_puts (const char *str)$/;"	f	file:
term_raw_putchar	gdb/stubs/ia64vms-stub.c	/^term_raw_putchar (char c)$/;"	f	file:
term_raw_write	gdb/stubs/ia64vms-stub.c	/^term_raw_write (const char *str, unsigned int len)$/;"	f	file:
term_section	bfd/pef.h	/^  long term_section;$/;"	m	struct:bfd_pef_loader_header
term_string_buffer	readline/terminal.c	/^static char *term_string_buffer = (char *)NULL;$/;"	v	file:
term_width	gdb/tui/tui-data.c	/^static int term_height, term_width;$/;"	v	file:
term_write	gdb/stubs/ia64vms-stub.c	/^term_write (const char *str, unsigned int len)$/;"	f	file:
terminal	gdb/inferior.h	/^  char *terminal = NULL;$/;"	m	class:inferior
terminal_completer	opcodes/ia64-asmtab.h	/^  unsigned char terminal_completer : 1;$/;"	m	struct:ia64_completer_table
terminal_fd	gdb/gdbserver/fork-child.c	/^static int terminal_fd;$/;"	v	file:
terminal_func	gdb/testsuite/gdb.base/gcore.c	/^terminal_func ()$/;"	f
terminal_func	gdb/testsuite/gdb.cell/coremaker-spu.c	/^terminal_func ()$/;"	f
terminal_inferior	gdb/go32-nat.c	/^go32_nat_target::terminal_inferior ()$/;"	f	class:go32_nat_target
terminal_inferior	gdb/inf-child.c	/^inf_child_target::terminal_inferior ()$/;"	f	class:inf_child_target
terminal_inferior	gdb/remote.c	/^remote_target::terminal_inferior ()$/;"	f	class:remote_target
terminal_inferior	gdb/target-delegates.c	/^debug_target::terminal_inferior ()$/;"	f	class:debug_target
terminal_inferior	gdb/target-delegates.c	/^dummy_target::terminal_inferior ()$/;"	f	class:dummy_target
terminal_inferior	gdb/target-delegates.c	/^target_ops::terminal_inferior ()$/;"	f	class:target_ops
terminal_info	gdb/go32-nat.c	/^go32_nat_target::terminal_info (const char *args, int from_tty)$/;"	f	class:go32_nat_target
terminal_info	gdb/inf-child.c	/^inf_child_target::terminal_info (const char *args, int from_tty)$/;"	f	class:inf_child_target
terminal_info	gdb/inflow.c	/^struct terminal_info$/;"	s	file:
terminal_info	gdb/target-delegates.c	/^debug_target::terminal_info (const char *arg0, int arg1)$/;"	f	class:debug_target
terminal_info	gdb/target-delegates.c	/^dummy_target::terminal_info (const char *arg0, int arg1)$/;"	f	class:dummy_target
terminal_info	gdb/target-delegates.c	/^target_ops::terminal_info (const char *arg0, int arg1)$/;"	f	class:target_ops
terminal_init	gdb/go32-nat.c	/^go32_nat_target::terminal_init ()$/;"	f	class:go32_nat_target
terminal_init	gdb/inf-child.c	/^inf_child_target::terminal_init ()$/;"	f	class:inf_child_target
terminal_init	gdb/target-delegates.c	/^debug_target::terminal_init ()$/;"	f	class:debug_target
terminal_init	gdb/target-delegates.c	/^dummy_target::terminal_init ()$/;"	f	class:dummy_target
terminal_init	gdb/target-delegates.c	/^target_ops::terminal_init ()$/;"	f	class:target_ops
terminal_is_ours	gdb/go32-nat.c	/^static int terminal_is_ours = 1;$/;"	v	file:
terminal_ours	gdb/go32-nat.c	/^go32_nat_target::terminal_ours ()$/;"	f	class:go32_nat_target
terminal_ours	gdb/inf-child.c	/^inf_child_target::terminal_ours ()$/;"	f	class:inf_child_target
terminal_ours	gdb/remote.c	/^remote_target::terminal_ours ()$/;"	f	class:remote_target
terminal_ours	gdb/target-delegates.c	/^debug_target::terminal_ours ()$/;"	f	class:debug_target
terminal_ours	gdb/target-delegates.c	/^dummy_target::terminal_ours ()$/;"	f	class:dummy_target
terminal_ours	gdb/target-delegates.c	/^target_ops::terminal_ours ()$/;"	f	class:target_ops
terminal_ours_for_output	gdb/inf-child.c	/^inf_child_target::terminal_ours_for_output ()$/;"	f	class:inf_child_target
terminal_ours_for_output	gdb/target-delegates.c	/^debug_target::terminal_ours_for_output ()$/;"	f	class:debug_target
terminal_ours_for_output	gdb/target-delegates.c	/^dummy_target::terminal_ours_for_output ()$/;"	f	class:dummy_target
terminal_ours_for_output	gdb/target-delegates.c	/^target_ops::terminal_ours_for_output ()$/;"	f	class:target_ops
terminal_prepped	readline/rltty.c	/^static int terminal_prepped;$/;"	v	file:
terminal_resolved	opcodes/ia64-gen.c	/^  int terminal_resolved;            \/* Did we match this with anything?  *\/$/;"	m	struct:iclass	file:
terminal_save_inferior	gdb/target-delegates.c	/^debug_target::terminal_save_inferior ()$/;"	f	class:debug_target
terminal_save_inferior	gdb/target-delegates.c	/^dummy_target::terminal_save_inferior ()$/;"	f	class:dummy_target
terminal_save_inferior	gdb/target-delegates.c	/^target_ops::terminal_save_inferior ()$/;"	f	class:target_ops
terminal_state	gdb/inferior.h	/^  target_terminal_state terminal_state = target_terminal_state::is_ours;$/;"	m	class:inferior
terminate_after_last_dir_separator	gdb/symfile.c	/^terminate_after_last_dir_separator (char *path)$/;"	f	file:
terminate_minimal_symbol_table	gdb/minsyms.c	/^terminate_minimal_symbol_table (struct objfile *objfile)$/;"	f
terminate_msym	gdb/breakpoint.c	/^  struct bound_minimal_symbol terminate_msym {};$/;"	s	struct:breakpoint_objfile_data	file:
terminate_mutex	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_mutex_t terminate_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
terminate_mutex	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_mutex_t terminate_mutex$/;"	v	file:
terminate_mutex	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_mutex_t terminate_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
termio	sim/ppc/emul_unix.c	84;"	d	file:
termio	sim/ppc/emul_unix.c	85;"	d	file:
termios	gdb/ser-unix.c	/^    struct termios termios;$/;"	m	struct:hardwire_ttystate	typeref:struct:hardwire_ttystate::termios	file:
termsave	sim/erc32/func.c	/^int		termsave;$/;"	v
test	gdb/configure	/^    test()$/;"	f
test	gdb/gdbserver/configure	/^    test()$/;"	f
test	gdb/testsuite/gdb.arch/ppc-longdouble.c	/^void test (long double x)$/;"	f
test	gdb/testsuite/gdb.base/bp-permanent.c	/^test (void)$/;"	f
test	gdb/testsuite/gdb.base/break-idempotent.c	/^test ()$/;"	f
test	gdb/testsuite/gdb.base/cond-eval-mode.c	/^test ()$/;"	f
test	gdb/testsuite/gdb.base/global-var-nested-by-dso-solib1.c	/^int test;$/;"	v
test	gdb/testsuite/gdb.base/global-var-nested-by-dso-solib2.c	/^int test;$/;"	v
test	gdb/testsuite/gdb.base/signull.c	/^static volatile enum tests test;$/;"	v	typeref:enum:tests	file:
test	gdb/testsuite/gdb.base/sss-bp-on-user-bp-2.c	/^test (void)$/;"	f	file:
test	gdb/testsuite/gdb.base/varargs.c	/^test (void)$/;"	f
test	gdb/testsuite/gdb.btrace/data.c	/^test (void)$/;"	f
test	gdb/testsuite/gdb.btrace/dlopen.c	/^test (void)$/;"	f	file:
test	gdb/testsuite/gdb.btrace/enable-running.c	/^test (void *arg)$/;"	f	file:
test	gdb/testsuite/gdb.btrace/exception.cc	/^test (void)$/;"	f	file:
test	gdb/testsuite/gdb.btrace/multi-thread-step.c	/^test (void *arg)$/;"	f	file:
test	gdb/testsuite/gdb.btrace/non-stop.c	/^test (void *arg)$/;"	f	file:
test	gdb/testsuite/gdb.btrace/rn-dl-bind.c	/^int test (void)$/;"	f
test	gdb/testsuite/gdb.btrace/segv.c	/^test (void)$/;"	f
test	gdb/testsuite/gdb.btrace/unknown_functions.c	/^int test (void)$/;"	f
test	gdb/testsuite/gdb.btrace/x86-tsx.S	/^test:$/;"	l
test	gdb/testsuite/gdb.cp/baseenum.cc	/^  C::test (E e)$/;"	f	class:N::C
test	gdb/testsuite/gdb.cp/baseenum.cc	/^void C::test(E e)$/;"	f	class:C
test	gdb/testsuite/gdb.cp/m-data.cc	/^  const bool 		test;$/;"	m	class:gnu_obj_1	file:
test	gdb/testsuite/gdb.cp/m-static.cc	/^  static const bool 	test = true;$/;"	m	class:gnu_obj_1	file:
test	gdb/testsuite/gdb.cp/m-static.cc	/^const bool gnu_obj_1::test;$/;"	m	class:gnu_obj_1	file:
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (CORE_ADDR (*) [10]) { } \/\/ A::FOO::test(CORE_ADDR (*) [10])$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (aenum a, astruct const& b, aunion const*** c) { }; \/\/ A::FOO::test(aenum, astruct const&, aunion const***)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (fptr1* a) { } \/\/ A::FOO::test(fptr1*)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (fptr3 a) { } \/\/ A::FOO::test(fptr3)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (my_other_type a) { } \/\/ A::FOO::test(my_other_type)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (my_other_type_2 a) { } \/\/ A::FOO::test(my_other_type_2)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^    void test (my_other_type_2 a, const my_other_type b) { } \/\/ A::FOO::test(my_other_type_2, const my_other_type)$/;"	f	class:A::foo
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  test (aenum a, astruct const& b, aunion const*** c) { } \/\/ B::test(aenum, astruct const&, aunion const***)$/;"	f	namespace:B
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  test (my_other_type foo) { } \/\/ B::test(my_other_type)$/;"	f	namespace:B
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  void test (T1 a, T2 b) { } \/\/ B::test (T1, T2)$/;"	f	namespace:B
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^  void test (my_other_type foo, my_other_type_2) { } \/\/ B::test<my_other_type, my_other_type_2>(my_other_type, my_other_type_2)$/;"	f	namespace:B
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^test (_BAR_ &b) { } \/\/ test(_BAR_&)$/;"	f
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^test (aenum a, astruct const& b, aunion const*** c) { } \/\/ test(aenum, astruct const&, aunion const***)$/;"	f
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^test (my_other_type foo) { } \/\/ test(my_other_type)$/;"	f
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^void test (T1 a, T2 b) {} \/\/ test (T1, T2)$/;"	f
test	gdb/testsuite/gdb.cp/meth-typedefs.cc	/^void test (my_other_type foo, my_other_type_2) { } \/\/ test<my_other_type, my_other_type_2>(my_other_type, my_other_type_2)$/;"	f
test	gdb/testsuite/gdb.cp/operator.cc	/^class test { };$/;"	c	file:
test	gdb/testsuite/gdb.cp/try_catch.cc	/^  const bool 		test;$/;"	m	class:gnu_obj_1	file:
test	gdb/testsuite/gdb.fortran/logical.f90	/^program test$/;"	p
test	gdb/testsuite/gdb.fortran/multi-dim.f90	/^program test$/;"	p
test	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state.c	/^test (void)$/;"	f
test	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^test (int i, int j)$/;"	f
test	gdb/testsuite/gdb.python/py-recurse-unwind.py	/^    test = 'check_undefined_symbol'$/;"	v	class:TestUnwinder
test	gdb/testsuite/gdb.stabs/gdb11479.c	/^test (const struct dummy *t)$/;"	f
test	gdb/unittests/optional/assignment/1.cc	/^void test()$/;"	f	namespace:assign_1
test	gdb/unittests/optional/assignment/2.cc	/^void test()$/;"	f	namespace:assign_2
test	gdb/unittests/optional/assignment/3.cc	/^void test()$/;"	f	namespace:assign_3
test	gdb/unittests/optional/assignment/4.cc	/^void test()$/;"	f	namespace:assign_4
test	gdb/unittests/optional/assignment/5.cc	/^void test()$/;"	f	namespace:assign_5
test	gdb/unittests/optional/assignment/6.cc	/^void test()$/;"	f	namespace:assign_6
test	gdb/unittests/optional/assignment/7.cc	/^void test()$/;"	f	namespace:assign_7
test	gdb/unittests/optional/cons/copy.cc	/^void test()$/;"	f	namespace:cons_copy
test	gdb/unittests/optional/cons/default.cc	/^void test()$/;"	f	namespace:cons_default
test	gdb/unittests/optional/cons/move.cc	/^void test()$/;"	f	namespace:cons_move
test	gdb/unittests/optional/cons/value.cc	/^void test()$/;"	f	namespace:cons_value
test	gdb/unittests/optional/in_place.cc	/^void test()$/;"	f	namespace:in_place
test	gdb/unittests/optional/observers/1.cc	/^void test()$/;"	f	namespace:observers_1
test	gdb/unittests/optional/observers/2.cc	/^void test()$/;"	f	namespace:observers_2
test	opcodes/i386-opc.h	/^      unsigned int test:1;$/;"	m	struct:i386_operand_type::__anon69
test	sim/igen/ld-insn.h	/^  insn_field_cond_test test;$/;"	m	struct:_insn_field_cond
test	sim/testsuite/sim/bfin/ashift_left.s	/^test 2, 1, 1, (S);$/;"	l
test	sim/testsuite/sim/sh/macl.s	/^test:$/;"	l
test	sim/testsuite/sim/sh/macw.s	/^test:$/;"	l
test01	gdb/unittests/basic_string_view/capacity/empty_neg.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/cons/char/1.cc	/^test01()$/;"	f	namespace:cons_1
test01	gdb/unittests/basic_string_view/cons/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/element_access/char/1.cc	/^test01()$/;"	f	namespace:element_access_1
test01	gdb/unittests/basic_string_view/element_access/char/front_back.cc	/^test01()$/;"	f	namespace:element_access_front_back
test01	gdb/unittests/basic_string_view/element_access/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/element_access/wchar_t/front_back.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/inserters/char/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/inserters/pod/10081-out.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/inserters/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/literals/types.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/literals/values.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/modifiers/remove_prefix/char/1.cc	/^test01()$/;"	f	namespace:modifiers_remove_prefix
test01	gdb/unittests/basic_string_view/modifiers/remove_prefix/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/modifiers/remove_suffix/char/1.cc	/^test01()$/;"	f	namespace:modifiers_remove_suffix
test01	gdb/unittests/basic_string_view/modifiers/remove_suffix/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/modifiers/swap/char/1.cc	/^test01()$/;"	f	namespace:modifiers_swap
test01	gdb/unittests/basic_string_view/modifiers/swap/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^test01()$/;"	f	namespace:operations_compare_1
test01	gdb/unittests/basic_string_view/operations/compare/char/13650.cc	/^test01()$/;"	f	namespace:operations_compare_13650
test01	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/compare/wchar_t/13650.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/copy/char/1.cc	/^test01()$/;"	f	namespace:operations_copy_1
test01	gdb/unittests/basic_string_view/operations/copy/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/data/char/1.cc	/^test01()$/;"	f	namespace:operations_data_1
test01	gdb/unittests/basic_string_view/operations/data/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/find/char/1.cc	/^test01()$/;"	f	namespace:operations_find_1
test01	gdb/unittests/basic_string_view/operations/find/char/4.cc	/^test01()$/;"	f	namespace:operations_find_4
test01	gdb/unittests/basic_string_view/operations/find/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/find/wchar_t/4.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/rfind/char/1.cc	/^test01()$/;"	f	namespace:operations_rfind_1
test01	gdb/unittests/basic_string_view/operations/rfind/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/string_conversion/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operations/substr/char/1.cc	/^test01()$/;"	f	namespace:operations_substr_1
test01	gdb/unittests/basic_string_view/operations/substr/wchar_t/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/operators/char/2.cc	/^test01()$/;"	f	namespace:operators_2
test01	gdb/unittests/basic_string_view/operators/wchar_t/2.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/range_access/char/1.cc	/^test01()$/;"	f
test01	gdb/unittests/basic_string_view/range_access/wchar_t/1.cc	/^test01()$/;"	f
test02	gdb/unittests/basic_string_view/literals/values.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/modifiers/remove_prefix/char/1.cc	/^test02()$/;"	f	namespace:modifiers_remove_prefix
test02	gdb/unittests/basic_string_view/modifiers/remove_prefix/wchar_t/1.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/modifiers/remove_suffix/char/1.cc	/^test02()$/;"	f	namespace:modifiers_remove_suffix
test02	gdb/unittests/basic_string_view/modifiers/remove_suffix/wchar_t/1.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/operations/find/char/1.cc	/^test02()$/;"	f	namespace:operations_find_1
test02	gdb/unittests/basic_string_view/operations/find/char/2.cc	/^test02()$/;"	f	namespace:operations_find_2
test02	gdb/unittests/basic_string_view/operations/find/wchar_t/1.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/operations/find/wchar_t/2.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/operations/rfind/char/2.cc	/^test02()$/;"	f	namespace:operations_rfind_2
test02	gdb/unittests/basic_string_view/operations/rfind/wchar_t/2.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/operators/char/2.cc	/^test02()$/;"	f	namespace:operators_2
test02	gdb/unittests/basic_string_view/operators/wchar_t/2.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/range_access/char/1.cc	/^test02()$/;"	f
test02	gdb/unittests/basic_string_view/range_access/wchar_t/1.cc	/^test02()$/;"	f
test03	gdb/unittests/basic_string_view/cons/char/2.cc	/^test03()$/;"	f	namespace:cons_2
test03	gdb/unittests/basic_string_view/cons/wchar_t/2.cc	/^test03()$/;"	f
test03	gdb/unittests/basic_string_view/operations/find/char/2.cc	/^test03()$/;"	f	namespace:operations_find_2
test03	gdb/unittests/basic_string_view/operations/find/char/3.cc	/^test03()$/;"	f	namespace:operations_find_3
test03	gdb/unittests/basic_string_view/operations/find/wchar_t/3.cc	/^test03()$/;"	f
test03	gdb/unittests/basic_string_view/operations/rfind/char/3.cc	/^test03()$/;"	f	namespace:operations_rfind_3
test03	gdb/unittests/basic_string_view/operations/rfind/wchar_t/3.cc	/^test03()$/;"	f
test04	gdb/unittests/basic_string_view/operations/find/char/3.cc	/^test04()$/;"	f	namespace:operations_find_3
test04	gdb/unittests/basic_string_view/operations/find/wchar_t/2.cc	/^test04()$/;"	f
test04	gdb/unittests/basic_string_view/operations/find/wchar_t/3.cc	/^test04()$/;"	f
test05	gdb/unittests/basic_string_view/cons/char/3.cc	/^test05()$/;"	f	namespace:cons_3
test05	gdb/unittests/basic_string_view/cons/wchar_t/3.cc	/^test05()$/;"	f
test05	gdb/unittests/basic_string_view/inserters/char/2.cc	/^test05(std::size_t size)$/;"	f	namespace:inserters_2
test05	gdb/unittests/basic_string_view/inserters/wchar_t/2.cc	/^test05(std::size_t size)$/;"	f
test09	gdb/unittests/basic_string_view/inserters/char/3.cc	/^test09()$/;"	f
test09	gdb/unittests/basic_string_view/inserters/wchar_t/3.cc	/^test09()$/;"	f
test1	gdb/configure	/^    test1()$/;"	f
test1	gdb/gdbserver/configure	/^    test1()$/;"	f
test1	gdb/testsuite/gdb.cp/oranking.cc	/^int test1 () {$/;"	f
test1	sim/testsuite/sim/sh/fipr.s	/^test1:	$/;"	l
test10	gdb/testsuite/gdb.cp/oranking.cc	/^int test10 () {$/;"	f
test101	gdb/testsuite/gdb.cp/oranking.cc	/^int test101 () {$/;"	f
test11	gdb/testsuite/gdb.cp/oranking.cc	/^int test11 () {$/;"	f
test12	gdb/testsuite/gdb.cp/oranking.cc	/^int test12 (){$/;"	f
test13	gdb/testsuite/gdb.cp/oranking.cc	/^int test13 (){$/;"	f
test14	gdb/testsuite/gdb.cp/oranking.cc	/^int test14 (){$/;"	f
test15	gdb/testsuite/gdb.cp/oranking.cc	/^test15 ()$/;"	f	file:
test2	gdb/configure	/^    test2()$/;"	f
test2	gdb/gdbserver/configure	/^    test2()$/;"	f
test2	gdb/testsuite/gdb.cp/oranking.cc	/^int test2(){$/;"	f
test2	gdb/testsuite/gdb.stabs/gdb11479.c	/^test2 (struct dummy *t)$/;"	f
test3	gdb/configure	/^    test3()$/;"	f
test3	gdb/gdbserver/configure	/^    test3()$/;"	f
test3	gdb/testsuite/gdb.cp/oranking.cc	/^int test3(){$/;"	f
test4	gdb/testsuite/gdb.arch/altivec-abi.c	/^static vector signed short test4[4] =$/;"	v	file:
test4	gdb/testsuite/gdb.cp/oranking.cc	/^int test4 () {$/;"	f
test5	gdb/testsuite/gdb.cp/oranking.cc	/^int test5 () {$/;"	f
test6	gdb/testsuite/gdb.cp/oranking.cc	/^int test6 () {$/;"	f
test7	gdb/testsuite/gdb.cp/oranking.cc	/^int test7 () {$/;"	f
test8	gdb/testsuite/gdb.cp/oranking.cc	/^int test8 () {$/;"	f
test9	gdb/testsuite/gdb.cp/oranking.cc	/^int test9 () {$/;"	f
testConditionCode	sim/aarch64/simulator.c	/^testConditionCode (sim_cpu *cpu, CondCode cc)$/;"	f	file:
testFunction	gdb/testsuite/gdb.cp/bs15503.cc	/^void StringTest <T>::testFunction() {$/;"	f	class:StringTest
testLocation	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^		void testLocation()$/;"	f	class:C
test_1	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^test_1 (int i, int j)$/;"	f
test_abi_tag_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_function (int)$/;"	f
test_abi_tag_in_params	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_in_params (abi_tag_param_struct1)$/;"	f
test_abi_tag_in_params	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_in_params (abi_tag_param_struct1, abi_tag_param_struct2)$/;"	f
test_abi_tag_ovld2_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld2_function ()$/;"	f
test_abi_tag_ovld2_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld2_function (int)$/;"	f
test_abi_tag_ovld2_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld2_function (long)$/;"	f
test_abi_tag_ovld2_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld2_function (short)$/;"	f
test_abi_tag_ovld_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld_function ()$/;"	f
test_abi_tag_ovld_function	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_ovld_function (int)$/;"	f
test_abi_tag_struct	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^struct ABI1 test_abi_tag_struct$/;"	s	file:
test_abi_tag_struct	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_struct::test_abi_tag_struct ()$/;"	f	class:test_abi_tag_struct
test_abs_jmp	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_abs_jmp:$/;"	l
test_abs_jmp_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_abs_jmp_end:$/;"	l
test_abs_jmp_return	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_abs_jmp_return:$/;"	l
test_abs_jmp_setup	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_abs_jmp_setup:$/;"	l
test_abs_jmp_subr	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_abs_jmp_subr:$/;"	l
test_add_rn_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_add_rn_pc:$/;"	l
test_add_rn_pc_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_add_rn_pc_end:$/;"	l
test_add_rn_pc_start	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_add_rn_pc_start:$/;"	l
test_adr	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_adr:$/;"	l
test_adr_32bit	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_adr_32bit:$/;"	l
test_adr_32bit_after	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_adr_32bit_after:$/;"	l
test_adr_32bit_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_adr_32bit_end:$/;"	l
test_adr_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_adr_end:$/;"	l
test_arith_floats	gdb/testsuite/gdb.reverse/i387-stack-reverse.c	/^void test_arith_floats()$/;"	f
test_array	gdb/testsuite/gdb.trace/collection.c	/^typedef int test_array [4];$/;"	t	file:
test_array	gdb/testsuite/gdb.trace/unavailable.cc	/^typedef int test_array [4];$/;"	t	file:
test_atomic_sequences	gdb/testsuite/gdb.arch/ppc64-isa207-atomic-inst.S	/^test_atomic_sequences:$/;"	l
test_basics	gdb/testsuite/gdb.base/bp-permanent.c	/^test_basics (void)$/;"	f
test_branch	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_branch:$/;"	l
test_call	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_call:$/;"	l
test_call	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_call:$/;"	l
test_call	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_call:$/;"	l
test_call_e	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_call_e:$/;"	l
test_call_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_call_end:$/;"	l
test_call_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_call_end:$/;"	l
test_call_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_call_end:$/;"	l
test_call_m	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_call_m:$/;"	l
test_call_s	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_call_s:$/;"	l
test_call_subr	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_call_subr:$/;"	l
test_call_subr	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_call_subr:$/;"	l
test_call_subr	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_call_subr:$/;"	l
test_calls	gdb/testsuite/gdb.cp/virtfunc.cc	/^void test_calls()$/;"	f
test_cbz_cbnz	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_cbz_cbnz:$/;"	l
test_cbz_cbnz_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_cbz_cbnz_end:$/;"	l
test_ccr	gdb/testsuite/gdb.arch/sparc64-regs.S	/^test_ccr:$/;"	l
test_close	gdb/testsuite/gdb.base/fileio.c	/^test_close (void)$/;"	f
test_compress	zlib/contrib/pascal/example.pas	/^procedure test_compress(compr: Pointer; comprLen: LongInt;$/;"	p
test_compress	zlib/example.c	/^void test_compress(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_compress	zlib/test/example.c	/^void test_compress(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_cond	sim/arm/thumbemu.c	/^test_cond (int cond, ARMul_State * state)$/;"	f	file:
test_data	libiberty/testsuite/test-expandargv.c	/^const char *test_data[] = {$/;"	v
test_data	libiberty/testsuite/test-strtol.c	/^const struct test_data_t test_data[] = {$/;"	v	typeref:struct:test_data_t
test_data_t	libiberty/testsuite/test-strtol.c	/^struct test_data_t$/;"	s	file:
test_dbt	sim/testsuite/d10v-elf/t-dbt.s	/^test_dbt:$/;"	l
test_deflate	zlib/contrib/pascal/example.pas	/^procedure test_deflate(compr: Pointer; comprLen: LongInt);$/;"	p
test_deflate	zlib/example.c	/^void test_deflate(compr, comprLen)$/;"	f
test_deflate	zlib/test/example.c	/^void test_deflate(compr, comprLen)$/;"	f
test_dict_deflate	zlib/contrib/pascal/example.pas	/^procedure test_dict_deflate(compr: Pointer; comprLen: LongInt);$/;"	p
test_dict_deflate	zlib/example.c	/^void test_dict_deflate(compr, comprLen)$/;"	f
test_dict_deflate	zlib/test/example.c	/^void test_dict_deflate(compr, comprLen)$/;"	f
test_dict_inflate	zlib/contrib/pascal/example.pas	/^procedure test_dict_inflate(compr: Pointer; comprLen: LongInt;$/;"	p
test_dict_inflate	zlib/example.c	/^void test_dict_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_dict_inflate	zlib/test/example.c	/^void test_dict_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_events	gdb/testsuite/gdb.python/py-events.py	/^class test_events (gdb.Command):$/;"	c
test_events	gdb/testsuite/gdb.python/py-mi-events-gdb.py	/^class test_events (gdb.Command):$/;"	c
test_exec_exit	gdb/testsuite/gdb.python/py-finish-breakpoint.c	/^test_exec_exit (const char *self_exec)$/;"	f
test_fcsr	sim/mips/cp1.c	/^test_fcsr (sim_cpu *cpu,$/;"	f
test_flags	gdb/ui-out.c	/^ui_out::test_flags (ui_out_flags mask)$/;"	f	class:ui_out
test_flush	zlib/contrib/pascal/example.pas	/^procedure test_flush(compr: Pointer; var comprLen : LongInt);$/;"	p
test_flush	zlib/example.c	/^void test_flush(compr, comprLen)$/;"	f
test_flush	zlib/test/example.c	/^void test_flush(compr, comprLen)$/;"	f
test_fsr	gdb/testsuite/gdb.arch/sparc64-regs.S	/^test_fsr:$/;"	l
test_fstat	gdb/testsuite/gdb.base/fileio.c	/^test_fstat (void)$/;"	f
test_function	gdb/testsuite/gdb.cp/cpexprs.cc	/^test_function (int argc, char* argv[]) \/\/ test_function$/;"	f
test_function	gdb/testsuite/gdb.cp/static-method.cc	/^test_function (void)$/;"	f
test_function	gdb/testsuite/gdb.trace/trace-buffer-size.c	/^test_function ()$/;"	f
test_gzio	zlib/contrib/pascal/example.pas	/^procedure test_gzio(const fname: PChar; (* compressed file name *)$/;"	p
test_gzio	zlib/example.c	/^void test_gzio(fname, uncompr, uncomprLen)$/;"	f
test_gzio	zlib/test/example.c	/^void test_gzio(fname, uncompr, uncomprLen)$/;"	f
test_handler	sim/common/hw-events.c	/^test_handler (struct hw *me,$/;"	f	file:
test_inflate	zlib/contrib/pascal/example.pas	/^procedure test_inflate(compr: Pointer; comprLen : LongInt;$/;"	p
test_inflate	zlib/example.c	/^void test_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_inflate	zlib/test/example.c	/^void test_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_infm	sim/testsuite/sim/sh/fipr.s	/^test_infm:$/;"	l
test_infp	sim/testsuite/sim/sh/fipr.s	/^test_infp:$/;"	l
test_int3	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_int3:$/;"	l
test_int3	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_int3:$/;"	l
test_int3_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_int3_end:$/;"	l
test_int3_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_int3_end:$/;"	l
test_isatty	gdb/testsuite/gdb.base/fileio.c	/^test_isatty (void)$/;"	f
test_jump_e	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_jump_e:$/;"	l
test_jump_m	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_jump_m:$/;"	l
test_jump_s	sim/testsuite/sim/bfin/hwloop-branch-out.s	/^test_jump_s:$/;"	l
test_large_deflate	zlib/contrib/pascal/example.pas	/^procedure test_large_deflate(compr: Pointer; comprLen: LongInt;$/;"	p
test_large_deflate	zlib/example.c	/^void test_large_deflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_large_deflate	zlib/test/example.c	/^void test_large_deflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_large_inflate	zlib/contrib/pascal/example.pas	/^procedure test_large_inflate(compr: Pointer; comprLen: LongInt;$/;"	p
test_large_inflate	zlib/example.c	/^void test_large_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_large_inflate	zlib/test/example.c	/^void test_large_inflate(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_ld	sim/testsuite/d10v-elf/t-ae-ld-d.s	/^test_ld:$/;"	l
test_ld	sim/testsuite/d10v-elf/t-ae-ld-i.s	/^test_ld:$/;"	l
test_ld	sim/testsuite/d10v-elf/t-ae-ld-id.s	/^test_ld:$/;"	l
test_ld	sim/testsuite/d10v-elf/t-ae-ld-im.s	/^test_ld:$/;"	l
test_ld	sim/testsuite/d10v-elf/t-ae-ld-ip.s	/^test_ld:$/;"	l
test_ld2w	sim/testsuite/d10v-elf/t-ae-ld2w-d.s	/^test_ld2w:$/;"	l
test_ld2w	sim/testsuite/d10v-elf/t-ae-ld2w-i.s	/^test_ld2w:$/;"	l
test_ld2w	sim/testsuite/d10v-elf/t-ae-ld2w-id.s	/^test_ld2w:$/;"	l
test_ld2w	sim/testsuite/d10v-elf/t-ae-ld2w-im.s	/^test_ld2w:$/;"	l
test_ld2w	sim/testsuite/d10v-elf/t-ae-ld2w-ip.s	/^test_ld2w:$/;"	l
test_ldm_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldm_pc:$/;"	l
test_ldm_stm_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldm_stm_pc:$/;"	l
test_ldm_stm_pc_ret	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldm_stm_pc_ret:$/;"	l
test_ldr_literal	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_literal:$/;"	l
test_ldr_literal_16	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_literal_16:$/;"	l
test_ldr_literal_16_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_literal_16_end:$/;"	l
test_ldr_literal_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_literal_end:$/;"	l
test_ldr_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_pc:$/;"	l
test_ldr_pc_ret	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldr_pc_ret:$/;"	l
test_ldrsb_literal	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldrsb_literal:$/;"	l
test_ldrsh_literal	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ldrsh_literal:$/;"	l
test_lseek	gdb/testsuite/gdb.base/fileio.c	/^test_lseek (void)$/;"	f
test_m4_semaphore	gdb/testsuite/gdb.base/stap-probe.c	/^__extension__ unsigned short test_m4_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_macsu1	sim/testsuite/d10v-elf/t-mac.s	/^test_macsu1:$/;"	l
test_macsu2	sim/testsuite/d10v-elf/t-mac.s	/^test_macsu2:$/;"	l
test_macsu3	sim/testsuite/d10v-elf/t-mac.s	/^test_macsu3:$/;"	l
test_macsu4	sim/testsuite/d10v-elf/t-mac.s	/^test_macsu4:$/;"	l
test_macu1	sim/testsuite/d10v-elf/t-mac.s	/^test_macu1:$/;"	l
test_macu2	sim/testsuite/d10v-elf/t-mac.s	/^test_macu2:$/;"	l
test_minsym	gdb/testsuite/gdb.base/dmsym.c	/^static int test_minsym = 123;$/;"	v	file:
test_minsym	gdb/testsuite/gdb.base/dmsym_main.c	/^test_minsym (void)$/;"	f	file:
test_mod_dec_ld	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_dec_ld:$/;"	l
test_mod_dec_ld2w	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_dec_ld2w:$/;"	l
test_mod_dec_ld2w_dis	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_dec_ld2w_dis:$/;"	l
test_mod_dec_ld_dis	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_dec_ld_dis:$/;"	l
test_mod_inc_ld	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_inc_ld:$/;"	l
test_mod_inc_ld2w	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_inc_ld2w:$/;"	l
test_mod_inc_ld2w_dis	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^ test_mod_inc_ld2w_dis:$/;"	l
test_mod_inc_ld_dis	sim/testsuite/d10v-elf/t-mod-ld-pre.s	/^test_mod_inc_ld_dis:$/;"	l
test_model_init	sim/m32r/model.c	/^test_model_init (SIM_CPU *cpu)$/;"	f	file:
test_msbu1	sim/testsuite/d10v-elf/t-msbu.s	/^test_msbu1:$/;"	l
test_msbu2	sim/testsuite/d10v-elf/t-msbu.s	/^test_msbu2:$/;"	l
test_mulxu1	sim/testsuite/d10v-elf/t-mulxu.s	/^test_mulxu1:$/;"	l
test_mulxu2	sim/testsuite/d10v-elf/t-mulxu.s	/^test_mulxu2:$/;"	l
test_newobj_events	gdb/testsuite/gdb.python/py-events.py	/^class test_newobj_events (gdb.Command):$/;"	c
test_next	gdb/testsuite/gdb.base/bp-permanent.c	/^test_next (void)$/;"	f
test_non_zero_cbnz	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_non_zero_cbnz:$/;"	l
test_non_zero_cbz	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_non_zero_cbz:$/;"	l
test_op_array	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_array$/;"	s	file:
test_op_arrow	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_arrow$/;"	s	file:
test_op_assign	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_assign$/;"	s	file:
test_op_call	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_call$/;"	s	file:
test_op_conversion	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_conversion$/;"	s	file:
test_op_delete	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_delete$/;"	s	file:
test_op_delete_array	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_delete_array$/;"	s	file:
test_op_new	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_new$/;"	s	file:
test_op_new_array	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_op_new_array$/;"	s	file:
test_open	gdb/testsuite/gdb.base/fileio.c	/^test_open (void)$/;"	f
test_pop_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc:$/;"	l
test_pop_pc_1	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_1:$/;"	l
test_pop_pc_1_right	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_1_right:$/;"	l
test_pop_pc_1_wrong	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_1_wrong:$/;"	l
test_pop_pc_2	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_2:$/;"	l
test_pop_pc_2_right	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_2_right:$/;"	l
test_pop_pc_2_start	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_2_start:$/;"	l
test_pop_pc_2_wrong	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_2_wrong:$/;"	l
test_pop_pc_3	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_3:$/;"	l
test_pop_pc_3_right	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_3_right:$/;"	l
test_pop_pc_3_start	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_3_start:$/;"	l
test_pop_pc_3_wrong	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_3_wrong:$/;"	l
test_pop_pc_ret	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_pop_pc_ret:$/;"	l
test_prefixed_abs_jump	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_abs_jump:$/;"	l
test_prefixed_abs_jump_addr	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_abs_jump_addr:$/;"	l
test_prefixed_abs_jump_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_abs_jump_end:$/;"	l
test_prefixed_abs_jump_target	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_abs_jump_target:$/;"	l
test_prefixed_syscall	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_syscall:$/;"	l
test_prefixed_syscall_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_prefixed_syscall_end:$/;"	l
test_ps_semaphore	gdb/testsuite/gdb.base/stap-probe.c	/^__extension__ unsigned short test_ps_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_pstr_semaphore	gdb/testsuite/gdb.base/stap-probe.c	/^__extension__ unsigned short test_pstr_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_qnanm	sim/testsuite/sim/sh/fipr.s	/^test_qnanm:$/;"	l
test_qnanp	sim/testsuite/sim/sh/fipr.s	/^test_qnanp:$/;"	l
test_rac1	sim/testsuite/d10v-elf/t-rac.s	/^test_rac1:$/;"	l
test_rachi_1	sim/testsuite/d10v-elf/t-rachi.s	/^test_rachi_1:$/;"	l
test_rachi_2	sim/testsuite/d10v-elf/t-rachi.s	/^test_rachi_2:$/;"	l
test_rachi_3	sim/testsuite/d10v-elf/t-rachi.s	/^test_rachi_3:$/;"	l
test_rachi_4	sim/testsuite/d10v-elf/t-rachi.s	/^test_rachi_4:$/;"	l
test_rdt	sim/testsuite/d10v-elf/t-rdt.s	/^test_rdt:$/;"	l
test_read	gdb/testsuite/gdb.base/fileio.c	/^test_read (void)$/;"	f
test_ready	gdb/testsuite/gdb.threads/watchthreads2.c	/^int test_ready = 0;$/;"	v
test_ready	gdb/testsuite/gdb.threads/wp-replication.c	/^int test_ready = 0;$/;"	v
test_rename	gdb/testsuite/gdb.base/fileio.c	/^test_rename (void)$/;"	f
test_rep_1	sim/testsuite/d10v-elf/t-rep.s	/^test_rep_1:$/;"	l
test_rep_2	sim/testsuite/d10v-elf/t-rep.s	/^test_rep_2:$/;"	l
test_rep_ret	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rep_ret:$/;"	l
test_rep_ret_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rep_ret_end:$/;"	l
test_ret	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_ret:$/;"	l
test_ret	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ret:$/;"	l
test_ret	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_ret:$/;"	l
test_ret_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_ret_end:$/;"	l
test_ret_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_ret_end:$/;"	l
test_ret_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_ret_end:$/;"	l
test_rie_xx	sim/testsuite/d10v-elf/t-rie-xx.s	/^test_rie_xx:$/;"	l
test_rip_rax	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rax:$/;"	l
test_rip_rax_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rax_end:$/;"	l
test_rip_rbp	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rbp:$/;"	l
test_rip_rbp_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rbp_end:$/;"	l
test_rip_rbx	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rbx:$/;"	l
test_rip_rbx_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rbx_end:$/;"	l
test_rip_rcx	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rcx:$/;"	l
test_rip_rcx_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rcx_end:$/;"	l
test_rip_rdi	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rdi:$/;"	l
test_rip_rdi_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rdi_end:$/;"	l
test_rip_rdx	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rdx:$/;"	l
test_rip_rdx_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rdx_end:$/;"	l
test_rip_rsi	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rsi:$/;"	l
test_rip_rsi_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_rip_rsi_end:$/;"	l
test_rip_vex2	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^test_rip_vex2:$/;"	l
test_rip_vex2_end	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^test_rip_vex2_end:$/;"	l
test_rip_vex3	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^test_rip_vex3:$/;"	l
test_rip_vex3_end	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^test_rip_vex3_end:$/;"	l
test_rte	sim/testsuite/d10v-elf/t-rte.s	/^test_rte:$/;"	l
test_sac_1	sim/testsuite/d10v-elf/t-sac.s	/^test_sac_1:$/;"	l
test_sac_2	sim/testsuite/d10v-elf/t-sac.s	/^test_sac_2:$/;"	l
test_sac_3	sim/testsuite/d10v-elf/t-sac.s	/^test_sac_3:$/;"	l
test_sachi_1	sim/testsuite/d10v-elf/t-sachi.s	/^test_sachi_1:$/;"	l
test_sachi_2	sim/testsuite/d10v-elf/t-sachi.s	/^test_sachi_2:$/;"	l
test_sachi_3	sim/testsuite/d10v-elf/t-sachi.s	/^test_sachi_3:$/;"	l
test_signal_handler	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_handler (int sig)$/;"	f	file:
test_signal_nested	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_nested (void)$/;"	f
test_signal_nested_done	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_nested_done (void)$/;"	f
test_signal_nested_handler	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_nested_handler ()$/;"	f	file:
test_signal_no_handler	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_no_handler (void)$/;"	f
test_signal_with_handler	gdb/testsuite/gdb.base/bp-permanent.c	/^test_signal_with_handler (void)$/;"	f
test_skip	gdb/testsuite/gdb.base/skip.c	/^test_skip (void)$/;"	f	file:
test_skip	gdb/testsuite/gdb.base/skip1.c	/^test_skip (void)$/;"	f	file:
test_skip_file_and_function	gdb/testsuite/gdb.base/skip.c	/^test_skip_file_and_function (void)$/;"	f
test_slae_1	sim/testsuite/d10v-elf/t-slae.s	/^test_slae_1:$/;"	l
test_slae_2	sim/testsuite/d10v-elf/t-slae.s	/^test_slae_2:$/;"	l
test_slae_3	sim/testsuite/d10v-elf/t-slae.s	/^test_slae_3:$/;"	l
test_slae_4	sim/testsuite/d10v-elf/t-slae.s	/^test_slae_4:$/;"	l
test_slae_5	sim/testsuite/d10v-elf/t-slae.s	/^test_slae_5:$/;"	l
test_snanm	sim/testsuite/sim/sh/fipr.s	/^test_snanm:$/;"	l
test_snanp	sim/testsuite/sim/sh/fipr.s	/^test_snanp:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-d.s	/^test_st:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-i.s	/^test_st:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-id.s	/^test_st:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-im.s	/^test_st:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-ip.s	/^test_st:$/;"	l
test_st	sim/testsuite/d10v-elf/t-ae-st-is.s	/^test_st:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-d.s	/^test_st2w:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-i.s	/^test_st2w:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-id.s	/^test_st2w:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-im.s	/^test_st2w:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-ip.s	/^test_st2w:$/;"	l
test_st2w	sim/testsuite/d10v-elf/t-ae-st2w-is.s	/^test_st2w:$/;"	l
test_stat	gdb/testsuite/gdb.base/fileio.c	/^test_stat (void)$/;"	f
test_step_resume	gdb/testsuite/gdb.base/step-sw-breakpoint-adjust-pc.c	/^test_step_resume (void)$/;"	f
test_str_pc	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_str_pc:$/;"	l
test_str_pc_end	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_str_pc_end:$/;"	l
test_struct	gdb/testsuite/gdb.trace/collection.c	/^} test_struct;$/;"	t	typeref:struct:TEST_STRUCT	file:
test_struct	gdb/testsuite/gdb.trace/unavailable.cc	/^} test_struct;$/;"	t	typeref:struct:TEST_STRUCT	file:
test_struct_args	gdb/testsuite/gdb.base/funcargs.c	/^void test_struct_args ()$/;"	f
test_sync	zlib/contrib/pascal/example.pas	/^procedure test_sync(compr: Pointer; comprLen: LongInt;$/;"	p
test_sync	zlib/example.c	/^void test_sync(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_sync	zlib/test/example.c	/^void test_sync(compr, comprLen, uncompr, uncomprLen)$/;"	f
test_syscall	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_syscall:$/;"	l
test_syscall	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_syscall:$/;"	l
test_syscall_end	gdb/testsuite/gdb.arch/amd64-disp-step.S	/^test_syscall_end:$/;"	l
test_syscall_end	gdb/testsuite/gdb.arch/i386-disp-step.S	/^test_syscall_end:$/;"	l
test_system	gdb/testsuite/gdb.base/fileio.c	/^test_system (void)$/;"	f
test_target_ops	gdb/target.h	/^  test_target_ops ()$/;"	f	class:selftests::test_target_ops
test_target_ops	gdb/target.h	/^class test_target_ops : public target_ops$/;"	c	namespace:selftests
test_threads	gdb/testsuite/gdb.python/py-inferior.c	/^test_threads (void)$/;"	f
test_time	gdb/testsuite/gdb.base/fileio.c	/^test_time (void)$/;"	f
test_timing	sim/m32r/model.c	/^static const INSN_TIMING test_timing[] = {$/;"	v	file:
test_two_semaphore	gdb/testsuite/gdb.base/stap-probe.c	/^__extension__ unsigned short test_two_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_two_semaphore	gdb/testsuite/gdb.trace/stap-trace.c	/^__extension__ unsigned short test_two_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_unique_op_array	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_unique_op_array$/;"	s	file:
test_unique_op_call	gdb/testsuite/gdb.linespec/cpls-ops.cc	/^struct test_unique_op_call$/;"	s	file:
test_unlink	gdb/testsuite/gdb.base/fileio.c	/^test_unlink (void)$/;"	f
test_user_bp	gdb/testsuite/gdb.base/step-sw-breakpoint-adjust-pc.c	/^test_user_bp (void)$/;"	f
test_user_semaphore	gdb/testsuite/gdb.base/stap-probe.c	/^__extension__ unsigned short test_user_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_user_semaphore	gdb/testsuite/gdb.trace/stap-trace.c	/^__extension__ unsigned short test_user_semaphore __attribute__ ((unused)) __attribute__ ((section (".probes")));$/;"	v
test_value	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^test_value(int result, want_value expected)$/;"	f	namespace:operations_compare_1
test_value	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^test_value(int result, want_value expected)$/;"	f
test_vec_struct	gdb/testsuite/gdb.arch/altivec-abi.c	/^struct test_vec_struct$/;"	s	file:
test_write	gdb/testsuite/gdb.base/fileio.c	/^test_write (void)$/;"	f
test_zero_cbnz	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_zero_cbnz:$/;"	l
test_zero_cbz	gdb/testsuite/gdb.arch/arm-disp-step.S	/^test_zero_cbz:$/;"	l
testbranch	include/opcode/aarch64.h	/^  testbranch,$/;"	e	enum:aarch64_insn_class
testcase_ftype	gdb/testsuite/gdb.arch/insn-reloc.c	/^typedef void (*testcase_ftype)(void);$/;"	t	file:
testcase_ftype	gdb/testsuite/gdb.reverse/insn-reverse.c	/^typedef void (*testcase_ftype) (void);$/;"	t	file:
testcases	gdb/testsuite/gdb.arch/insn-reloc.c	/^static testcase_ftype testcases[] = {$/;"	v	file:
testcases	gdb/testsuite/gdb.reverse/insn-reverse-aarch64.c	/^static testcase_ftype testcases[] =$/;"	v	file:
testcases	gdb/testsuite/gdb.reverse/insn-reverse-arm.c	/^static testcase_ftype testcases[] =$/;"	v	file:
testcases	gdb/testsuite/gdb.reverse/insn-reverse-x86.c	/^static testcase_ftype testcases[] =$/;"	v	file:
testcases	gdb/testsuite/gdb.reverse/insn-reverse.c	/^static testcase_ftype testcases[] = {};$/;"	v	file:
tester	gdb/testsuite/gdb.base/bitfields2.c	/^void tester ()$/;"	f
testerror_file_func	zlib/contrib/minizip/ioapi.h	/^typedef int      (ZCALLBACK *testerror_file_func) OF((voidpf opaque, voidpf stream));$/;"	t
testglob	gdb/testsuite/gdb.trace/read-memory.c	/^int testglob = 0;$/;"	v
testglob	gdb/testsuite/gdb.trace/tfile.c	/^int testglob = 31415;$/;"	v
testglob2	gdb/testsuite/gdb.trace/tfile.c	/^int testglob2 = 271828;$/;"	v
testglob_not_collected	gdb/testsuite/gdb.trace/read-memory.c	/^int testglob_not_collected = 10;$/;"	v
testit	sim/testsuite/sim/bfin/run-tests.sh	/^testit() {$/;"	f
testload	gdb/testsuite/gdb.trace/circ.c	/^int testload[13];$/;"	v
tests	gdb/testsuite/gdb.base/signull.c	/^enum tests {$/;"	g	file:
tests	libiberty/argv.c	/^static const char *const tests[] =$/;"	v	file:
teststring	gdb/testsuite/gdb.base/printcmds.c	/^char *teststring = (char*)"teststring contents";$/;"	v
teststruct	gdb/testsuite/gdb.base/dump.c	/^struct teststruct {$/;"	s	file:
testval	gdb/testsuite/gdb.base/return2.c	/^} testval;$/;"	v	typeref:union:__anon2003
testval	gdb/testsuite/gdb.reverse/finish-reverse.c	/^} testval;$/;"	v	typeref:union:__anon1935
teval_pseudocommand	gdb/tracepoint.c	/^teval_pseudocommand (const char *args, int from_tty)$/;"	f	file:
text	bfd/elf32-arm.c	/^    } text;$/;"	m	union:_arm_elf_section_data::__anon1138	typeref:struct:_arm_elf_section_data::__anon1138::__anon1139	file:
text	bfd/elf32-tic6x.c	/^    } text;$/;"	m	union:_tic6x_elf_section_data::__anon1002	typeref:struct:_tic6x_elf_section_data::__anon1002::__anon1003	file:
text	gdb/macroexp.c	/^  char *text;$/;"	m	struct:macro_buffer	file:
text	gdb/symtab.c	/^  const char *text;$/;"	m	struct:add_partial_filename_data	file:
text	gdb/testsuite/gdb.python/py-value.c	/^  char text[1];$/;"	m	struct:str	file:
text	gdb/ui-out.c	/^ui_out::text (const char *string)$/;"	f	class:ui_out
text	opcodes/z80-dis.c	/^  char *        text;$/;"	m	struct:tab_elt	file:
text	readline/readline.h	/^  char *text;			\/* The text to insert, if undoing a delete. *\/$/;"	m	struct:undo_list
text	zlib/zlib.h	/^    int     text;       \/* true if compressed data believed to be text *\/$/;"	m	struct:gz_header_s
text_action	bfd/elf32-xtensa.c	/^typedef struct text_action_struct text_action;$/;"	t	typeref:struct:text_action_struct	file:
text_action_add	bfd/elf32-xtensa.c	/^text_action_add (text_action_list *l,$/;"	f	file:
text_action_add_literal	bfd/elf32-xtensa.c	/^text_action_add_literal (text_action_list *l,$/;"	f	file:
text_action_add_proposed	bfd/elf32-xtensa.c	/^text_action_add_proposed (text_action_list *l,$/;"	f
text_action_compare	bfd/elf32-xtensa.c	/^text_action_compare (splay_tree_key a, splay_tree_key b)$/;"	f	file:
text_action_enum_t	bfd/elf32-xtensa.c	/^enum text_action_enum_t$/;"	g	file:
text_action_list	bfd/elf32-xtensa.c	/^typedef struct text_action_list_struct text_action_list;$/;"	t	typeref:struct:text_action_list_struct	file:
text_action_list_struct	bfd/elf32-xtensa.c	/^struct text_action_list_struct$/;"	s	file:
text_action_struct	bfd/elf32-xtensa.c	/^struct text_action_struct$/;"	s	file:
text_action_t	bfd/elf32-xtensa.c	/^typedef enum text_action_enum_t text_action_t;$/;"	t	typeref:enum:text_action_enum_t	file:
text_addr	gdb/gdb-stabs.h	/^    CORE_ADDR text_addr;	\/* Start of text section *\/$/;"	m	struct:dbx_symfile_info
text_addr	gdb/solib-aix.c	/^  CORE_ADDR text_addr = 0;$/;"	m	struct:lm_info_base	file:
text_align_power	bfd/libcoff-in.h	/^  int text_align_power;$/;"	m	struct:xcoff_tdata
text_align_power	bfd/libcoff.h	/^  int text_align_power;$/;"	m	struct:xcoff_tdata
text_base	sim/ppc/hw_htab.c	/^  unsigned_word text_base;$/;"	m	struct:_htab_binary_sizes	file:
text_bound	sim/ppc/hw_htab.c	/^  unsigned_word text_bound;$/;"	m	struct:_htab_binary_sizes	file:
text_end	bfd/libecoff.h	/^  unsigned long text_end;$/;"	m	struct:ecoff_tdata
text_end	gdb/testsuite/gdb.dwarf2/pr11465.S	/^text_end:$/;"	l
text_end	sim/common/sim-base.h	/^  bfd_vma text_start, text_end;$/;"	m	struct:__anon638
text_includes_header	bfd/libaout.h	/^  unsigned char text_includes_header;$/;"	m	struct:aout_backend_data
text_index_section	bfd/elf-bfd.h	/^  asection *text_index_section;$/;"	m	struct:elf_link_hash_table
text_len	gdb/symtab.c	/^  int text_len;$/;"	m	struct:add_partial_filename_data	file:
text_offset	gdb/dwarf2-frame.c	/^  CORE_ADDR text_offset;$/;"	m	struct:dwarf2_frame_cache	file:
text_ra	sim/ppc/hw_htab.c	/^  unsigned_word text_ra;$/;"	m	struct:_htab_binary_sizes	file:
text_section	gdb/gdb-stabs.h	/^    asection *text_section;$/;"	m	struct:dbx_symfile_info
text_section	sim/common/sim-base.h	/^  struct bfd_section *text_section;$/;"	m	struct:__anon638	typeref:struct:__anon638::bfd_section
text_section_names_xlat	bfd/mach-o-i386.c	/^static const mach_o_section_name_xlat text_section_names_xlat[] =$/;"	v	file:
text_section_names_xlat	bfd/mach-o-x86-64.c	/^static const mach_o_section_name_xlat text_section_names_xlat[] =$/;"	v	file:
text_section_names_xlat	bfd/mach-o.c	/^static const mach_o_section_name_xlat text_section_names_xlat[] =$/;"	v	file:
text_segment_base	bfd/elf32-hppa.c	/^  bfd_vma text_segment_base;$/;"	m	struct:elf32_hppa_link_hash_table	file:
text_segment_base	bfd/elf64-hppa.c	/^  bfd_vma text_segment_base;$/;"	m	struct:elf64_hppa_link_hash_table	file:
text_size	gdb/gdb-stabs.h	/^    int text_size;		\/* Size of text section *\/$/;"	m	struct:dbx_symfile_info
text_size	gdb/solib-aix.c	/^  ULONGEST text_size = 0;$/;"	m	struct:lm_info_base	file:
text_start	bfd/libecoff.h	/^  unsigned long text_start;$/;"	m	struct:ecoff_tdata
text_start	gdb/testsuite/gdb.dwarf2/pr11465.S	/^text_start:$/;"	l
text_start	include/aout/encap.h	/^  long text_start;$/;"	m	struct:coffheader
text_start	include/coff/alpha.h	/^  unsigned char text_start[8];	\/* base of text used for this file *\/$/;"	m	struct:external_aouthdr
text_start	include/coff/external.h	/^    char text_start[4];	\/* base of text used for this file 	*\/$/;"	m	struct:external_aouthdr
text_start	include/coff/external.h	/^  char text_start[4];	\/* Base of text used for this file. 	*\/$/;"	m	struct:external_aouthdr64
text_start	include/coff/ia64.h	/^  char 	text_start[4];		\/* base of text used for this file	*\/$/;"	m	struct:__anon1532
text_start	include/coff/internal.h	/^  bfd_vma text_start;		\/* base of text used for this file *\/$/;"	m	struct:internal_aouthdr
text_start	include/coff/mips.h	/^  unsigned char text_start[4];	\/* base of text used for this file *\/$/;"	m	struct:external_aouthdr
text_start	include/coff/rs6000.h	/^  unsigned char	text_start[4];	\/* base of text used for this file *\/$/;"	m	struct:__anon1506
text_start	include/coff/rs6k64.h	/^  unsigned char	text_start[8];		\/* base of text used for this file *\/$/;"	m	struct:__anon1587
text_start	include/coff/ti.h	/^  char 	text_start[4];		\/* base of text used for this file *\/$/;"	m	struct:__anon1573
text_start	sim/common/sim-base.h	/^  bfd_vma text_start, text_end;$/;"	m	struct:__anon638
textaddr	gdb/coffread.c	/^    CORE_ADDR textaddr;		\/* Addr of .text section.  *\/$/;"	m	struct:coff_symfile_info	file:
textbase	bfd/cisco-core.c	/^  char textbase[4];		\/* Base of .text section (not in V3 crash info) *\/$/;"	m	struct:__anon1029	file:
textdomain	bfd/hosts/alphavms.h	65;"	d
textdomain	bfd/sysdep.h	223;"	d
textdomain	gdb/gnulib/import/gettext.h	84;"	d
textdomain	gdb/gnulib/import/gettext.h	85;"	d
textdomain	intl/intl-compat.c	/^textdomain (domainname)$/;"	f
textdomain	intl/intl-compat.c	44;"	d	file:
textdomain	intl/libgnuintl.h	/^static inline char *textdomain (const char *__domainname)$/;"	f
textdomain	intl/libgnuintl.h	268;"	d
textdomain	opcodes/opintl.h	59;"	d
texthigh	gdb/psympriv.h	/^  CORE_ADDR texthigh;$/;"	m	struct:partial_symtab
textlow	gdb/psympriv.h	/^  CORE_ADDR textlow;$/;"	m	struct:partial_symtab
textorg	gdb/rs6000-aix-tdep.c	/^  CORE_ADDR textorg;$/;"	m	struct:ld_info	file:
textro	bfd/xcofflink.c	/^  bfd_boolean textro;$/;"	m	struct:xcoff_link_hash_table	file:
textsec	bfd/libaout.h	/^  asection *textsec;$/;"	m	struct:aoutdata
textsize	gdb/coffread.c	/^    unsigned int textsize;	\/* Size of .text section.  *\/$/;"	m	struct:coff_symfile_info	file:
textsize	gdb/rs6000-aix-tdep.c	/^  ULONGEST textsize;$/;"	m	struct:ld_info	file:
textual_name	gdb/c-valprint.c	/^textual_name (const char *name)$/;"	f	file:
tf	gdb/testsuite/gdb.base/call-sc.c	/^typedef float tf;$/;"	t	file:
tf	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef float tf;$/;"	t	file:
tf	gdb/testsuite/gdb.base/structs.c	/^typedef float tf;$/;"	t	file:
tf	gdb/testsuite/gdb.threads/thread_check.c	/^tf (void *arg)$/;"	f	file:
tfc	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef float _Complex tfc;$/;"	t	file:
tfile_append_tdesc_line	gdb/tracefile-tfile.c	/^tfile_append_tdesc_line (const char *line)$/;"	f	file:
tfile_dtor	gdb/tracefile-tfile.c	/^tfile_dtor (struct trace_file_writer *self)$/;"	f	file:
tfile_end	gdb/tracefile-tfile.c	/^tfile_end (struct trace_file_writer *self)$/;"	f	file:
tfile_get_traceframe_address	gdb/tracefile-tfile.c	/^tfile_get_traceframe_address (off_t tframe_offset)$/;"	f	file:
tfile_interp_line	gdb/tracefile-tfile.c	/^tfile_interp_line (char *line, struct uploaded_tp **utpp,$/;"	f	file:
tfile_ops	gdb/tracefile-tfile.c	/^static tfile_target tfile_ops;$/;"	v	file:
tfile_read	gdb/tracefile-tfile.c	/^tfile_read (gdb_byte *readbuf, int size)$/;"	f	file:
tfile_start	gdb/tracefile-tfile.c	/^tfile_start (struct trace_file_writer *self, const char *filename)$/;"	f	file:
tfile_target_info	gdb/tracefile-tfile.c	/^static const target_info tfile_target_info = {$/;"	v	file:
tfile_target_open	gdb/tracefile-tfile.c	/^tfile_target_open (const char *arg, int from_tty)$/;"	f	file:
tfile_target_save	gdb/tracefile-tfile.c	/^tfile_target_save (struct trace_file_writer *self,$/;"	f	file:
tfile_trace_file_writer	gdb/tracefile-tfile.c	/^struct tfile_trace_file_writer$/;"	s	file:
tfile_trace_file_writer_new	gdb/tracefile-tfile.c	/^tfile_trace_file_writer_new (void)$/;"	f
tfile_write_16	gdb/testsuite/gdb.trace/tfile.c	/^tfile_write_16 (uint16_t value)$/;"	f	file:
tfile_write_64	gdb/testsuite/gdb.trace/tfile.c	/^tfile_write_64 (uint64_t value)$/;"	f	file:
tfile_write_8	gdb/testsuite/gdb.trace/tfile.c	/^tfile_write_8 (uint8_t value)$/;"	f	file:
tfile_write_addr	gdb/testsuite/gdb.trace/tfile.c	/^tfile_write_addr (char *addr)$/;"	f	file:
tfile_write_buf	gdb/testsuite/gdb.trace/tfile.c	/^tfile_write_buf (const void *addr, size_t size)$/;"	f	file:
tfile_write_definition_end	gdb/tracefile-tfile.c	/^tfile_write_definition_end (struct trace_file_writer *self)$/;"	f	file:
tfile_write_header	gdb/tracefile-tfile.c	/^tfile_write_header (struct trace_file_writer *self)$/;"	f	file:
tfile_write_ops	gdb/tracefile-tfile.c	/^static const struct trace_file_write_ops tfile_write_ops =$/;"	v	typeref:struct:trace_file_write_ops	file:
tfile_write_raw_data	gdb/tracefile-tfile.c	/^tfile_write_raw_data (struct trace_file_writer *self, gdb_byte *buf,$/;"	f	file:
tfile_write_regblock_type	gdb/tracefile-tfile.c	/^tfile_write_regblock_type (struct trace_file_writer *self, int size)$/;"	f	file:
tfile_write_status	gdb/tracefile-tfile.c	/^tfile_write_status (struct trace_file_writer *self,$/;"	f	file:
tfile_write_tdesc	gdb/tracefile-tfile.c	/^tfile_write_tdesc (struct trace_file_writer *self)$/;"	f	file:
tfile_write_uploaded_tp	gdb/tracefile-tfile.c	/^tfile_write_uploaded_tp (struct trace_file_writer *self,$/;"	f	file:
tfile_write_uploaded_tsv	gdb/tracefile-tfile.c	/^tfile_write_uploaded_tsv (struct trace_file_writer *self,$/;"	f	file:
tfile_xfer_partial_features	gdb/tracefile-tfile.c	/^tfile_xfer_partial_features (const char *annex,$/;"	f	file:
tfind	gdb/gnulib/import/setenv.c	66;"	d	file:
tfind	intl/dcigettext.c	145;"	d	file:
tfind_1	gdb/tracepoint.c	/^tfind_1 (enum trace_find_type type, int num,$/;"	f
tfind_command	gdb/tracepoint.c	/^tfind_command (const char *args, int from_tty)$/;"	f	file:
tfind_command_1	gdb/tracepoint.c	/^tfind_command_1 (const char *args, int from_tty)$/;"	f	file:
tfind_end_command	gdb/tracepoint.c	/^tfind_end_command (const char *args, int from_tty)$/;"	f	file:
tfind_line_command	gdb/tracepoint.c	/^tfind_line_command (const char *args, int from_tty)$/;"	f	file:
tfind_number	gdb/tracepoint.h	/^  tfind_number,$/;"	e	enum:trace_find_type
tfind_outside	gdb/tracepoint.h	/^  tfind_outside,$/;"	e	enum:trace_find_type
tfind_outside_command	gdb/tracepoint.c	/^tfind_outside_command (const char *args, int from_tty)$/;"	f	file:
tfind_pc	gdb/tracepoint.h	/^  tfind_pc,$/;"	e	enum:trace_find_type
tfind_pc_command	gdb/tracepoint.c	/^tfind_pc_command (const char *args, int from_tty)$/;"	f	file:
tfind_range	gdb/tracepoint.h	/^  tfind_range,$/;"	e	enum:trace_find_type
tfind_range_command	gdb/tracepoint.c	/^tfind_range_command (const char *args, int from_tty)$/;"	f	file:
tfind_start_command	gdb/tracepoint.c	/^tfind_start_command (const char *args, int from_tty)$/;"	f	file:
tfind_tp	gdb/tracepoint.h	/^  tfind_tp,$/;"	e	enum:trace_find_type
tfind_tracepoint_command	gdb/tracepoint.c	/^tfind_tracepoint_command (const char *args, int from_tty)$/;"	f	file:
tfindlist	gdb/tracepoint.c	/^static struct cmd_list_element *tfindlist;$/;"	v	typeref:struct:cmd_list_element	file:
tflags	gdb/inflow.c	/^  int tflags;$/;"	m	struct:terminal_info	file:
tflg1_desc	sim/m68hc11/dv-m68hc11tim.c	/^io_reg_desc tflg1_desc[] = {$/;"	v
tflg2_desc	sim/m68hc11/dv-m68hc11tim.c	/^io_reg_desc tflg2_desc[] = {$/;"	v
tfr	opcodes/s12z-dis.c	/^tfr (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
tfr3_func	bfd/elf64-ia64-vms.c	/^  unsigned char tfr3_func[8];$/;"	m	struct:elf64_vms_transfer	file:
tfr3_gp	bfd/elf64-ia64-vms.c	/^  unsigned char tfr3_gp[8];$/;"	m	struct:elf64_vms_transfer	file:
tfradr	include/vms/eeom.h	/^  unsigned char tfradr[8];$/;"	m	struct:vms_eeom
tfradr1	bfd/elf64-ia64-vms.c	/^  unsigned char tfradr1[8];$/;"	m	struct:elf64_vms_transfer	file:
tfradr1	include/vms/eiha.h	/^  unsigned char tfradr1[4];$/;"	m	struct:vms_eiha
tfradr1_h	include/vms/eiha.h	/^  unsigned char tfradr1_h[4];$/;"	m	struct:vms_eiha
tfradr2	bfd/elf64-ia64-vms.c	/^  unsigned char tfradr2[8];$/;"	m	struct:elf64_vms_transfer	file:
tfradr2	include/vms/eiha.h	/^  unsigned char tfradr2[4];$/;"	m	struct:vms_eiha
tfradr2_h	include/vms/eiha.h	/^  unsigned char tfradr2_h[4];$/;"	m	struct:vms_eiha
tfradr3	bfd/elf64-ia64-vms.c	/^  unsigned char tfradr3[8];$/;"	m	struct:elf64_vms_transfer	file:
tfradr3	include/vms/eiha.h	/^  unsigned char tfradr3[4];$/;"	m	struct:vms_eiha
tfradr3_h	include/vms/eiha.h	/^  unsigned char tfradr3_h[4];$/;"	m	struct:vms_eiha
tfradr4	bfd/elf64-ia64-vms.c	/^  unsigned char tfradr4[8];$/;"	m	struct:elf64_vms_transfer	file:
tfradr4	include/vms/eiha.h	/^  unsigned char tfradr4[4];$/;"	m	struct:vms_eiha
tfradr4_h	include/vms/eiha.h	/^  unsigned char tfradr4_h[4];$/;"	m	struct:vms_eiha
tfradr5	bfd/elf64-ia64-vms.c	/^  unsigned char tfradr5[8];$/;"	m	struct:elf64_vms_transfer	file:
tframe	gdb/gdbserver/ax.h	/^  struct traceframe *tframe;$/;"	m	struct:eval_agent_expr_context	typeref:struct:eval_agent_expr_context::traceframe
tfrflg	include/vms/eeom.h	/^  unsigned char tfrflg;$/;"	m	struct:vms_eeom
tfsizeptr	gdb/testsuite/gdb.trace/tfile.c	/^char *tfsizeptr;$/;"	v
tfunc	gdb/testsuite/gdb.threads/dlopen-libpthread-lib.c	/^tfunc (void *arg)$/;"	f	file:
tget	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tgetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
tgetent	gdb/stub-termcap.c	/^tgetent (char *buffer, char *termtype)$/;"	f
tgetflag	gdb/stub-termcap.c	/^tgetflag (char *name)$/;"	f
tgetnum	gdb/stub-termcap.c	/^tgetnum (char *name)$/;"	f
tgetstr	gdb/stub-termcap.c	/^tgetstr (char *name, char **area)$/;"	f
tgkill	gdb/testsuite/gdb.threads/siginfo-threads.c	32;"	d	file:
tgkill	gdb/testsuite/gdb.threads/sigstep-threads.c	24;"	d	file:
tgoto	gdb/stub-termcap.c	/^tgoto (const char *cap, int col, int row)$/;"	f
tgt_24	sim/testsuite/sim/h8300/bra.s	/^tgt_24:	$/;"	l
tgt_8	sim/testsuite/sim/h8300/bra.s	/^tgt_8:	$/;"	l
tgt_post_delay	sim/testsuite/sim/h8300/bra.s	/^tgt_post_delay:$/;"	l
tgt_reg16	sim/testsuite/sim/h8300/bra.s	/^tgt_reg16:$/;"	l
tgt_reg32	sim/testsuite/sim/h8300/bra.s	/^tgt_reg32:	$/;"	l
tgt_reg8	sim/testsuite/sim/h8300/bra.s	/^tgt_reg8:$/;"	l
th	gdb/gdbserver/linux-low.h	/^  td_thrhandle_t th;$/;"	m	struct:lwp_info
th_p	gdb/nat/glibc_thread_db.h	/^  const td_thrhandle_t *th_p;	\/* Thread reporting the event.  *\/$/;"	m	struct:td_event_msg
th_ta_p	gdb/nat/glibc_thread_db.h	/^  td_thragent_t *th_ta_p;$/;"	m	struct:td_thrhandle
th_unique	gdb/nat/glibc_thread_db.h	/^  psaddr_t th_unique;$/;"	m	struct:td_thrhandle
thang_has_model	sim/igen/compare_igen_models	/^function thang_has_model(t, m) {$/;"	f
thbreak_command	gdb/breakpoint.c	/^thbreak_command (const char *arg, int from_tty)$/;"	f	file:
the_aarch64_fbsd_nat_target	gdb/aarch64-fbsd-nat.c	/^static aarch64_fbsd_nat_target the_aarch64_fbsd_nat_target;$/;"	v	file:
the_aarch64_linux_nat_target	gdb/aarch64-linux-nat.c	/^static aarch64_linux_nat_target the_aarch64_linux_nat_target;$/;"	v	file:
the_alpha_bsd_nat_target	gdb/alpha-bsd-nat.c	/^static alpha_bsd_nat_target the_alpha_bsd_nat_target;$/;"	v	file:
the_alpha_linux_nat_target	gdb/alpha-linux-nat.c	/^static alpha_linux_nat_target the_alpha_linux_nat_target;$/;"	v	file:
the_ambiguous_prefix_ns	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace the_ambiguous_prefix_ns$/;"	n	file:
the_ambiguous_prefix_struct	gdb/testsuite/gdb.linespec/cpls.cc	/^struct the_ambiguous_prefix_struct$/;"	s	file:
the_amd64_fbsd_nat_target	gdb/amd64-fbsd-nat.c	/^static amd64_fbsd_nat_target the_amd64_fbsd_nat_target;$/;"	v	file:
the_amd64_linux_nat_target	gdb/amd64-linux-nat.c	/^static amd64_linux_nat_target the_amd64_linux_nat_target;$/;"	v	file:
the_amd64_nbsd_nat_target	gdb/amd64-nbsd-nat.c	/^static amd64_bsd_nat_target<nbsd_nat_target> the_amd64_nbsd_nat_target;$/;"	v	file:
the_amd64_obsd_nat_target	gdb/amd64-obsd-nat.c	/^static amd64_bsd_nat_target<obsd_nat_target> the_amd64_obsd_nat_target;$/;"	v	file:
the_anon_ns_wrapper_ns	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace the_anon_ns_wrapper_ns$/;"	n	file:
the_arm_fbsd_nat_target	gdb/arm-fbsd-nat.c	/^static arm_fbsd_nat_target the_arm_fbsd_nat_target;$/;"	v	file:
the_arm_linux_nat_target	gdb/arm-linux-nat.c	/^static arm_linux_nat_target the_arm_linux_nat_target;$/;"	v	file:
the_arm_netbsd_nat_target	gdb/arm-nbsd-nat.c	/^static arm_netbsd_nat_target the_arm_netbsd_nat_target;$/;"	v	file:
the_bfd	bfd/bfd-in2.h	/^  struct bfd *the_bfd; \/* Use bfd_asymbol_bfd(sym) to access this field.  *\/$/;"	m	struct:bfd_symbol	typeref:struct:bfd_symbol::bfd
the_bfd_section	gdb/objfiles.h	/^  struct bfd_section *the_bfd_section;$/;"	m	struct:obj_section	typeref:struct:obj_section::bfd_section
the_bfd_section	gdb/target.h	/^    struct bfd_section *the_bfd_section;$/;"	m	struct:target_section	typeref:struct:target_section::bfd_section
the_bfd_section_index	gdb/objfiles.h	/^  int the_bfd_section_index;$/;"	m	struct:entry_info
the_bits	sim/m32c/srcdest.c	/^static const char *the_bits = 0;$/;"	v	file:
the_buffer	opcodes/i386-dis.c	/^  bfd_byte the_buffer[MAX_MNEM_SIZE];$/;"	m	struct:dis_private	file:
the_buffer	opcodes/m68k-dis.c	/^  bfd_byte the_buffer[MAXLEN];$/;"	m	struct:private	file:
the_buffer	opcodes/ns32k-dis.c	/^  bfd_byte the_buffer[MAXLEN];$/;"	m	struct:private	file:
the_buffer	opcodes/vax-dis.c	/^  bfd_byte   the_buffer[MAXLEN];$/;"	m	struct:private	file:
the_buffer	opcodes/visium-dis.c	/^  bfd_byte the_buffer[MAXLEN];$/;"	m	struct:private	file:
the_debug_target	gdb/target.c	/^static struct target_ops *the_debug_target;$/;"	v	typeref:struct:target_ops	file:
the_default	bfd/bfd-in2.h	/^  bfd_boolean the_default;$/;"	m	struct:bfd_arch_info
the_dummy_target	gdb/target.c	/^static struct target_ops *the_dummy_target;$/;"	v	typeref:struct:target_ops	file:
the_global_ns_scope_op_ns	gdb/testsuite/gdb.linespec/cpls.cc	/^namespace the_global_ns_scope_op_ns$/;"	n	file:
the_go32_nat_target	gdb/go32-nat.c	/^static go32_nat_target the_go32_nat_target;$/;"	v	file:
the_highest	gdb/testsuite/gdb.base/ptype.c	/^} the_highest;$/;"	v	typeref:struct:highest
the_history	readline/history.c	/^static HIST_ENTRY **the_history = (HIST_ENTRY **)NULL;$/;"	v	file:
the_hppa_linux_nat_target	gdb/hppa-linux-nat.c	/^static hppa_linux_nat_target the_hppa_linux_nat_target;$/;"	v	file:
the_hppa_nbsd_nat_target	gdb/hppa-nbsd-nat.c	/^static hppa_nbsd_nat_target the_hppa_nbsd_nat_target;$/;"	v	file:
the_hppa_obsd_nat_target	gdb/hppa-obsd-nat.c	/^static hppa_obsd_nat_target the_hppa_obsd_nat_target;$/;"	v	file:
the_i386_fbsd_nat_target	gdb/i386-fbsd-nat.c	/^static i386_fbsd_nat_target the_i386_fbsd_nat_target;$/;"	v	file:
the_i386_gnu_nat_target	gdb/i386-gnu-nat.c	/^static i386_gnu_nat_target the_i386_gnu_nat_target;$/;"	v	file:
the_i386_linux_nat_target	gdb/i386-linux-nat.c	/^static i386_linux_nat_target the_i386_linux_nat_target;$/;"	v	file:
the_i386_nbsd_nat_target	gdb/i386-nbsd-nat.c	/^static i386_bsd_nat_target<nbsd_nat_target> the_i386_nbsd_nat_target;$/;"	v	file:
the_i386_obsd_nat_target	gdb/i386-obsd-nat.c	/^static i386_bsd_nat_target<obsd_nat_target> the_i386_obsd_nat_target;$/;"	v	file:
the_ia64_linux_nat_target	gdb/ia64-linux-nat.c	/^static ia64_linux_nat_target the_ia64_linux_nat_target;$/;"	v	file:
the_info	opcodes/i386-dis.c	/^static disassemble_info *the_info;$/;"	v	file:
the_line	readline/readline.c	/^static char *the_line;$/;"	v	file:
the_loongarch_linux_nat_target	gdb/loongarch-linux-nat.c	/^static loongarch_linux_nat_target the_loongarch_linux_nat_target;$/;"	v	file:
the_low_target	gdb/gdbserver/linux-aarch64-low.c	/^struct linux_target_ops the_low_target =$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-arm-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-bfin-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-cris-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-crisv32-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-ia64-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-loongarch-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-m32r-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-m68k-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-mips-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-nios2-low.c	/^struct linux_target_ops the_low_target =$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-ppc-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-s390-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-sh-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-sparc-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-tic6x-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-tile-low.c	/^struct linux_target_ops the_low_target =$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-x86-low.c	/^struct linux_target_ops the_low_target =$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/linux-xtensa-low.c	/^struct linux_target_ops the_low_target = {$/;"	v	typeref:struct:linux_target_ops
the_low_target	gdb/gdbserver/lynx-i386-low.c	/^struct lynx_target_ops the_low_target = {$/;"	v	typeref:struct:lynx_target_ops
the_low_target	gdb/gdbserver/lynx-ppc-low.c	/^struct lynx_target_ops the_low_target = {$/;"	v	typeref:struct:lynx_target_ops
the_low_target	gdb/gdbserver/nto-x86-low.c	/^struct nto_target_ops the_low_target =$/;"	v	typeref:struct:nto_target_ops
the_low_target	gdb/gdbserver/win32-arm-low.c	/^struct win32_target_ops the_low_target = {$/;"	v	typeref:struct:win32_target_ops
the_low_target	gdb/gdbserver/win32-i386-low.c	/^struct win32_target_ops the_low_target = {$/;"	v	typeref:struct:win32_target_ops
the_m32r_linux_nat_target	gdb/m32r-linux-nat.c	/^static m32r_linux_nat_target the_m32r_linux_nat_target;$/;"	v	file:
the_m68k_bsd_nat_target	gdb/m68k-bsd-nat.c	/^static m68k_bsd_nat_target the_m68k_bsd_nat_target;$/;"	v	file:
the_m68k_linux_nat_target	gdb/m68k-linux-nat.c	/^static m68k_linux_nat_target the_m68k_linux_nat_target;$/;"	v	file:
the_minisim	sim/m32c/gdb-if.c	/^static struct sim_state the_minisim = {$/;"	v	typeref:struct:sim_state	file:
the_minisim	sim/rl78/gdb-if.c	/^static struct sim_state the_minisim = {$/;"	v	typeref:struct:sim_state	file:
the_minisim	sim/rx/gdb-if.c	/^static struct sim_state the_minisim = {$/;"	v	typeref:struct:sim_state	file:
the_mips64_obsd_nat_target	gdb/mips64-obsd-nat.c	/^static mips64_obsd_nat_target the_mips64_obsd_nat_target;$/;"	v	file:
the_mips_fbsd_nat_target	gdb/mips-fbsd-nat.c	/^static mips_fbsd_nat_target the_mips_fbsd_nat_target;$/;"	v	file:
the_mips_linux_nat_target	gdb/mips-linux-nat.c	/^static mips_linux_nat_target the_mips_linux_nat_target;$/;"	v	file:
the_mips_nbsd_nat_target	gdb/mips-nbsd-nat.c	/^static mips_nbsd_nat_target the_mips_nbsd_nat_target;$/;"	v	file:
the_native_target	gdb/target.c	/^static target_ops *the_native_target;$/;"	v	file:
the_ppc_fbsd_nat_target	gdb/ppc-fbsd-nat.c	/^static ppc_fbsd_nat_target the_ppc_fbsd_nat_target;$/;"	v	file:
the_ppc_linux_nat_target	gdb/ppc-linux-nat.c	/^static ppc_linux_nat_target the_ppc_linux_nat_target;$/;"	v	file:
the_ppc_nbsd_nat_target	gdb/ppc-nbsd-nat.c	/^static ppc_nbsd_nat_target the_ppc_nbsd_nat_target;$/;"	v	file:
the_ppc_obsd_nat_target	gdb/ppc-obsd-nat.c	/^static ppc_obsd_nat_target the_ppc_obsd_nat_target;$/;"	v	file:
the_procfs_target	gdb/procfs.c	/^static procfs_target the_procfs_target;$/;"	v	file:
the_rs6000_nat_target	gdb/rs6000-nat.c	/^static rs6000_nat_target the_rs6000_nat_target;$/;"	v	file:
the_s390_linux_nat_target	gdb/s390-linux-nat.c	/^static s390_linux_nat_target the_s390_linux_nat_target;$/;"	v	file:
the_sh_nbsd_nat_target	gdb/sh-nbsd-nat.c	/^static sh_nbsd_nat_target the_sh_nbsd_nat_target;$/;"	v	file:
the_sparc64_fbsd_nat_target	gdb/sparc64-fbsd-nat.c	/^static sparc_target<fbsd_nat_target> the_sparc64_fbsd_nat_target;$/;"	v	file:
the_sparc64_linux_nat_target	gdb/sparc64-linux-nat.c	/^static sparc64_linux_nat_target the_sparc64_linux_nat_target;$/;"	v	file:
the_sparc64_nbsd_nat_target	gdb/sparc64-nbsd-nat.c	/^static sparc_target<inf_ptrace_target> the_sparc64_nbsd_nat_target;$/;"	v	file:
the_sparc64_obsd_nat_target	gdb/sparc64-obsd-nat.c	/^static sparc_target<obsd_nat_target> the_sparc64_obsd_nat_target;$/;"	v	file:
the_sparc_linux_nat_target	gdb/sparc-linux-nat.c	/^static sparc_linux_nat_target the_sparc_linux_nat_target;$/;"	v	file:
the_sparc_nbsd_nat_target	gdb/sparc-nbsd-nat.c	/^static sparc_target<inf_ptrace_target> the_sparc_nbsd_nat_target;$/;"	v	file:
the_spu_linux_nat_target	gdb/spu-linux-nat.c	/^static spu_linux_nat_target the_spu_linux_nat_target;$/;"	v	file:
the_target	gdb/gdbserver/target.c	/^struct target_ops *the_target;$/;"	v	typeref:struct:target_ops
the_thread_db_target	gdb/linux-thread-db.c	/^static thread_db_target the_thread_db_target;$/;"	v	file:
the_tilegx_linux_nat_target	gdb/tilegx-linux-nat.c	/^static tilegx_linux_nat_target the_tilegx_linux_nat_target;$/;"	v	file:
the_variable	gdb/testsuite/gdb.base/load-command.c	/^int the_variable = 0x1234;$/;"	v
the_vax_bsd_nat_target	gdb/vax-bsd-nat.c	/^static vax_bsd_nat_target the_vax_bsd_nat_target;$/;"	v	file:
the_windows_nat_target	gdb/windows-nat.c	/^static windows_nat_target the_windows_nat_target;$/;"	v	file:
the_xtensa_linux_nat_target	gdb/xtensa-linux-nat.c	/^static xtensa_linux_nat_target the_xtensa_linux_nat_target;$/;"	v	file:
theclass	gdb/cli/cli-decode.h	/^    enum command_class theclass;$/;"	m	struct:cmd_list_element	typeref:enum:cmd_list_element::command_class
theclass	gdb/objc-lang.c	/^  CORE_ADDR theclass;$/;"	m	struct:objc_super	file:
theclass	gdb/parser-defs.h	/^    int theclass;$/;"	m	struct:objc_class_str
them	gdb/windows-nat.c	/^    int them;$/;"	m	struct:xlate_exception	file:
thin_data_pntr	gdb/ada-lang.c	/^thin_data_pntr (struct value *val)$/;"	f	file:
thin_descriptor_type	gdb/ada-lang.c	/^thin_descriptor_type (struct type *type)$/;"	f	file:
thirty_two	gdb/common/print-utils.c	/^static int thirty_two = 32;$/;"	v	file:
thirty_two	sim/mips/interp.c	/^static int thirty_two = 32;	$/;"	v	file:
this	gdb/testsuite/gdb.fortran/derived-type.f90	/^  type(foo) :: this$/;"	v	program:main
this_addr	gdb/aarch64-tdep.c	/^  CORE_ADDR this_addr;                 \/* Address of insn to be recorded.  *\/$/;"	m	struct:insn_decode_record_t	file:
this_addr	gdb/arm-tdep.c	/^  CORE_ADDR this_addr;          \/* Address of the insn being decoded.  *\/$/;"	m	struct:insn_decode_record_t	file:
this_addr	gdb/loongarch-tdep.c	/^       CORE_ADDR this_addr;                     \/* Address of insn to be recorded.   *\/$/;"	m	struct:insn_decode_record_t	file:
this_address	gdb/gnulib/import/alloca.c	/^    long this_address;          \/* Address of this block.  *\/$/;"	m	struct:stk_trailer	file:
this_address	libiberty/alloca.c	/^    long this_address;		\/* Address of this block.  *\/$/;"	m	struct:stk_trailer	file:
this_args	gdb/frame-base.h	/^  frame_this_args_ftype *this_args;$/;"	m	struct:frame_base
this_base	gdb/frame-base.h	/^  frame_this_base_ftype *this_base;$/;"	m	struct:frame_base
this_base	gdb/trad-frame.c	/^  CORE_ADDR this_base;$/;"	m	struct:trad_frame_cache	file:
this_frame	gdb/jit.c	/^  struct frame_info *this_frame;$/;"	m	struct:jit_unwind_private	typeref:struct:jit_unwind_private::frame_info	file:
this_frame	gdb/trad-frame.c	/^  struct frame_info *this_frame;$/;"	m	struct:trad_frame_cache	typeref:struct:trad_frame_cache::frame_info	file:
this_hdr	bfd/elf-bfd.h	/^  Elf_Internal_Shdr this_hdr;$/;"	m	struct:bfd_elf_section_data
this_id	gdb/dummy-frame.c	/^  struct frame_id this_id;$/;"	m	struct:dummy_frame_cache	typeref:struct:dummy_frame_cache::frame_id	file:
this_id	gdb/frame-unwind.h	/^  frame_this_id_ftype *this_id;$/;"	m	struct:frame_unwind
this_id	gdb/frame.c	/^  } this_id;$/;"	m	struct:frame_info	typeref:struct:frame_info::__anon2057	file:
this_id	gdb/trad-frame.c	/^  struct frame_id this_id;$/;"	m	struct:trad_frame_cache	typeref:struct:trad_frame_cache::frame_id	file:
this_idx	bfd/elf-bfd.h	/^  int this_idx;$/;"	m	struct:bfd_elf_section_data
this_locals	gdb/frame-base.h	/^  frame_this_locals_ftype *this_locals;$/;"	m	struct:frame_base
this_object_header_files	gdb/stabsread.h	/^EXTERN int *this_object_header_files;$/;"	v
this_size	gdb/gnulib/import/alloca.c	/^    long this_size;             \/* Size of this block (does not include$/;"	m	struct:stk_trailer	file:
this_size	libiberty/alloca.c	/^    long this_size;		\/* Size of this block (does not include$/;"	m	struct:stk_trailer	file:
this_symtab_objfile	gdb/xcoffread.c	/^static struct objfile *this_symtab_objfile;$/;"	v	typeref:struct:objfile	file:
this_symtab_psymtab	gdb/xcoffread.c	/^static struct partial_symtab *this_symtab_psymtab;$/;"	v	typeref:struct:partial_symtab	file:
this_utp	gdb/breakpoint.c	/^static struct uploaded_tp *this_utp;$/;"	v	typeref:struct:uploaded_tp	file:
this_version_id	gdb/testsuite/gdb.base/print-file-var-lib1.c	/^int this_version_id = 104;$/;"	v
this_version_id	gdb/testsuite/gdb.base/print-file-var-lib2.c	/^int this_version_id = 203;$/;"	v
this_version_num	gdb/testsuite/gdb.base/ctxobj-v.c	/^int this_version_num = VERSION;$/;"	v
thislock	sim/sh/sim-main.h	/^    int thislock;$/;"	m	struct:__anon488::__anon489
thpy_dealloc	gdb/python/py-infthread.c	/^thpy_dealloc (PyObject *self)$/;"	f	file:
thpy_get_global_num	gdb/python/py-infthread.c	/^thpy_get_global_num (PyObject *self, void *closure)$/;"	f	file:
thpy_get_inferior	gdb/python/py-infthread.c	/^thpy_get_inferior (PyObject *self, void *ignore)$/;"	f	file:
thpy_get_name	gdb/python/py-infthread.c	/^thpy_get_name (PyObject *self, void *ignore)$/;"	f	file:
thpy_get_num	gdb/python/py-infthread.c	/^thpy_get_num (PyObject *self, void *closure)$/;"	f	file:
thpy_get_ptid	gdb/python/py-infthread.c	/^thpy_get_ptid (PyObject *self, void *closure)$/;"	f	file:
thpy_is_exited	gdb/python/py-infthread.c	/^thpy_is_exited (PyObject *self, PyObject *args)$/;"	f	file:
thpy_is_running	gdb/python/py-infthread.c	/^thpy_is_running (PyObject *self, PyObject *args)$/;"	f	file:
thpy_is_stopped	gdb/python/py-infthread.c	/^thpy_is_stopped (PyObject *self, PyObject *args)$/;"	f	file:
thpy_is_valid	gdb/python/py-infthread.c	/^thpy_is_valid (PyObject *self, PyObject *args)$/;"	f	file:
thpy_set_name	gdb/python/py-infthread.c	/^thpy_set_name (PyObject *self, PyObject *newvalue, void *ignore)$/;"	f	file:
thpy_switch	gdb/python/py-infthread.c	/^thpy_switch (PyObject *self, PyObject *args)$/;"	f	file:
thr	gdb/testsuite/gdb.threads/create-fail.c	/^pthread_t thr[CPU_SETSIZE];$/;"	v
thr	sim/bfin/dv-bfin_uart.c	/^  bu16 thr, rbr;$/;"	m	struct:bfin_uart	file:
thr	sim/lm32/dv-lm32uart.c	/^  unsigned char thr;$/;"	m	struct:lm32uart	file:
thr_data	gdb/testsuite/gdb.python/py-thrhandle.c	/^int thr_data[NTHR];$/;"	v
thread	bfd/mach-o.h	/^    bfd_mach_o_thread_command thread;$/;"	m	union:bfd_mach_o_load_command::__anon1083
thread	gdb/breakpoint.c	/^  int thread;$/;"	m	struct:until_break_fsm	file:
thread	gdb/breakpoint.h	/^  int thread = -1;$/;"	m	struct:breakpoint
thread	gdb/dummy-frame.c	/^  thread_info *thread;$/;"	m	struct:dummy_frame_id	file:
thread	gdb/gdb_proc_service.h	/^  thread_info *thread;$/;"	m	struct:ps_prochandle
thread	gdb/gdbserver/linux-low.h	/^  struct thread_info *thread;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::thread_info
thread	gdb/gdbserver/target.h	/^  ptid_t thread;$/;"	m	struct:thread_resume
thread	gdb/gnu-nat.c	/^    struct proc *thread;	\/* The thread in question.  *\/$/;"	m	struct:inf_wait	typeref:struct:inf_wait::proc	file:
thread	gdb/infcmd.c	/^  int thread;$/;"	m	struct:until_next_fsm	file:
thread	gdb/infrun.c	/^  int thread;$/;"	m	struct:step_over_info	file:
thread	gdb/infrun.c	/^  struct thread_info *thread;$/;"	m	struct:stop_context	typeref:struct:stop_context::thread_info	file:
thread	gdb/inline-frame.c	/^  thread_info *thread;$/;"	m	struct:inline_state	file:
thread	gdb/mi/mi-parse.h	/^    int thread;$/;"	m	struct:mi_parse
thread	gdb/python/py-record-btrace.c	/^  thread_info *thread;$/;"	m	struct:__anon2076	file:
thread	gdb/python/py-record.h	/^  thread_info *thread;$/;"	m	struct:__anon2071
thread	gdb/python/py-record.h	/^  thread_info *thread;$/;"	m	struct:__anon2072
thread	gdb/python/python-internal.h	/^  struct thread_info *thread;$/;"	m	struct:__anon2091	typeref:struct:__anon2091::thread_info
thread	gdb/ser-mingw.c	/^  HANDLE thread;$/;"	m	struct:ser_console_state	file:
thread	gdb/testsuite/gdb.linespec/keywords.c	/^thread (int thread)$/;"	f	file:
thread	gdb/testsuite/gdb.linespec/thread.c	/^thread ()$/;"	f	file:
thread	gdb/testsuite/gdb.python/py-inferior.c	/^thread (void *param)$/;"	f	file:
thread	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^pthread_t thread;$/;"	v
thread0	gdb/testsuite/gdb.threads/corethreads.c	/^pthread_t thread0;$/;"	v
thread1	gdb/testsuite/gdb.threads/corethreads.c	/^pthread_t thread1;$/;"	v
thread1	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread1	gdb/testsuite/gdb.threads/pthreads.c	/^thread1 (void *arg)$/;"	f	file:
thread1	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread1	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread1_func	gdb/testsuite/gdb.threads/siginfo-threads.c	/^thread1_func (void *unused)$/;"	f	file:
thread1_func	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^thread1_func (void *unused)$/;"	f	file:
thread1_rwatch	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static volatile int thread1_rwatch;$/;"	v	file:
thread1_sigusr1_hit	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static int thread1_sigusr1_hit;$/;"	v	file:
thread1_sigusr2_hit	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static int thread1_sigusr2_hit;$/;"	v	file:
thread1_tid	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pid_t thread1_tid;$/;"	v	file:
thread1_tid	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pid_t thread1_tid;$/;"	v	file:
thread1_tid	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pid_t thread1_tid;$/;"	v	file:
thread1_tid_cond	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_cond_t thread1_tid_cond = PTHREAD_COND_INITIALIZER;$/;"	v	file:
thread1_tid_cond	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_cond_t thread1_tid_cond$/;"	v	file:
thread1_tid_cond	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_cond_t thread1_tid_cond = PTHREAD_COND_INITIALIZER;$/;"	v	file:
thread1_tid_mutex	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_mutex_t thread1_tid_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
thread1_tid_mutex	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_mutex_t thread1_tid_mutex$/;"	v	file:
thread1_tid_mutex	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_mutex_t thread1_tid_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
thread2	gdb/testsuite/gdb.python/py-evthreads.c	/^void* thread2 (void* d)$/;"	f
thread2	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread2	gdb/testsuite/gdb.threads/pthreads.c	/^thread2 (void * arg)$/;"	f	file:
thread2	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread2	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_t thread1, thread2;$/;"	v	file:
thread2_func	gdb/testsuite/gdb.threads/siginfo-threads.c	/^thread2_func (void *unused)$/;"	f	file:
thread2_func	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^thread2_func (void *unused)$/;"	f	file:
thread2_id	gdb/testsuite/gdb.python/py-evthreads.c	/^pthread_t thread2_id;$/;"	v
thread2_rwatch	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static volatile int thread2_rwatch;$/;"	v	file:
thread2_sigusr1_hit	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static int thread2_sigusr1_hit;$/;"	v	file:
thread2_sigusr2_hit	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static int thread2_sigusr2_hit;$/;"	v	file:
thread2_tid	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pid_t thread2_tid;$/;"	v	file:
thread2_tid	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pid_t thread2_tid;$/;"	v	file:
thread2_tid	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pid_t thread2_tid;$/;"	v	file:
thread2_tid_cond	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_cond_t thread2_tid_cond = PTHREAD_COND_INITIALIZER;$/;"	v	file:
thread2_tid_cond	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_cond_t thread2_tid_cond$/;"	v	file:
thread2_tid_cond	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_cond_t thread2_tid_cond = PTHREAD_COND_INITIALIZER;$/;"	v	file:
thread2_tid_mutex	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_mutex_t thread2_tid_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
thread2_tid_mutex	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_mutex_t thread2_tid_mutex$/;"	v	file:
thread2_tid_mutex	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_mutex_t thread2_tid_mutex = PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP;$/;"	v	file:
thread3	gdb/testsuite/gdb.python/py-evthreads.c	/^void* thread3 (void* d)$/;"	f
thread3_id	gdb/testsuite/gdb.python/py-evthreads.c	/^pthread_t thread3_id;$/;"	v
thread_2	gdb/testsuite/gdb.threads/reconnect-signal.c	/^static pthread_t thread_2;$/;"	v	file:
thread_a	gdb/testsuite/gdb.threads/no-unwaited-for-left.c	/^thread_a (void *arg)$/;"	f	file:
thread_added	gdb/gdbserver/win32-low.h	/^  void (*thread_added) (win32_thread_info *th);$/;"	m	struct:win32_target_ops
thread_address_space	gdb/linux-nat.c	/^linux_nat_target::thread_address_space (ptid_t ptid)$/;"	f	class:linux_nat_target
thread_address_space	gdb/target-delegates.c	/^debug_target::thread_address_space (ptid_t arg0)$/;"	f	class:debug_target
thread_address_space	gdb/target-delegates.c	/^dummy_target::thread_address_space (ptid_t arg0)$/;"	f	class:dummy_target
thread_address_space	gdb/target-delegates.c	/^target_ops::thread_address_space (ptid_t arg0)$/;"	f	class:target_ops
thread_agent	gdb/gdbserver/thread-db.c	/^  td_thragent_t *thread_agent;$/;"	m	struct:thread_db	file:
thread_agent	gdb/linux-thread-db.c	/^  td_thragent_t *thread_agent;$/;"	m	struct:thread_db_info	file:
thread_alive	gdb/aix-thread.c	/^aix_thread_target::thread_alive (ptid_t ptid)$/;"	f	class:aix_thread_target
thread_alive	gdb/bsd-kvm.c	/^bsd_kvm_target::thread_alive (ptid_t ptid)$/;"	f	class:bsd_kvm_target
thread_alive	gdb/bsd-uthread.c	/^bsd_uthread_target::thread_alive (ptid_t ptid)$/;"	f	class:bsd_uthread_target
thread_alive	gdb/corelow.c	/^core_target::thread_alive (ptid_t ptid)$/;"	f	class:core_target
thread_alive	gdb/darwin-nat.c	/^darwin_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:darwin_nat_target
thread_alive	gdb/fbsd-nat.c	/^fbsd_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:fbsd_nat_target
thread_alive	gdb/gdbserver/target.h	/^  int (*thread_alive) (ptid_t pid);$/;"	m	struct:target_ops
thread_alive	gdb/gnu-nat.c	/^gnu_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:gnu_nat_target
thread_alive	gdb/go32-nat.c	/^go32_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:go32_nat_target
thread_alive	gdb/inf-ptrace.c	/^inf_ptrace_target::thread_alive (ptid_t ptid)$/;"	f	class:inf_ptrace_target
thread_alive	gdb/linux-nat.c	/^linux_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:linux_nat_target
thread_alive	gdb/nto-procfs.c	/^nto_procfs_target::thread_alive (ptid_t ptid)$/;"	f	class:nto_procfs_target
thread_alive	gdb/procfs.c	/^procfs_target::thread_alive (ptid_t ptid)$/;"	f	class:procfs_target
thread_alive	gdb/ravenscar-thread.c	/^ravenscar_thread_target::thread_alive (ptid_t ptid)$/;"	f	class:ravenscar_thread_target
thread_alive	gdb/record-btrace.c	/^record_btrace_target::thread_alive (ptid_t ptid)$/;"	f	class:record_btrace_target
thread_alive	gdb/remote-sim.c	/^gdbsim_target::thread_alive (ptid_t ptid)$/;"	f	class:gdbsim_target
thread_alive	gdb/remote.c	/^remote_target::thread_alive (ptid_t ptid)$/;"	f	class:remote_target
thread_alive	gdb/sol-thread.c	/^sol_thread_target::thread_alive (ptid_t ptid)$/;"	f	class:sol_thread_target
thread_alive	gdb/target-delegates.c	/^debug_target::thread_alive (ptid_t arg0)$/;"	f	class:debug_target
thread_alive	gdb/target-delegates.c	/^dummy_target::thread_alive (ptid_t arg0)$/;"	f	class:dummy_target
thread_alive	gdb/target-delegates.c	/^target_ops::thread_alive (ptid_t arg0)$/;"	f	class:target_ops
thread_alive	gdb/thread.c	/^thread_alive (struct thread_info *tp)$/;"	f	file:
thread_alive	gdb/tracefile.c	/^tracefile_target::thread_alive (ptid_t ptid)$/;"	f	class:tracefile_target
thread_alive	gdb/windows-nat.c	/^windows_nat_target::thread_alive (ptid_t ptid)$/;"	f	class:windows_nat_target
thread_apply_all_command	gdb/thread.c	/^thread_apply_all_command (const char *cmd, int from_tty)$/;"	f	file:
thread_apply_command	gdb/thread.c	/^thread_apply_command (const char *tidlist, int from_tty)$/;"	f	file:
thread_architecture	gdb/spu-multiarch.c	/^spu_multiarch_target::thread_architecture (ptid_t ptid)$/;"	f	class:spu_multiarch_target
thread_architecture	gdb/target-delegates.c	/^debug_target::thread_architecture (ptid_t arg0)$/;"	f	class:debug_target
thread_architecture	gdb/target-delegates.c	/^dummy_target::thread_architecture (ptid_t arg0)$/;"	f	class:dummy_target
thread_architecture	gdb/target-delegates.c	/^target_ops::thread_architecture (ptid_t arg0)$/;"	f	class:target_ops
thread_area	gdb/gdbserver/tracepoint.c	/^  uintptr_t thread_area;$/;"	m	struct:collecting_t	file:
thread_arg	gdb/testsuite/gdb.threads/attach-many-short-lived-threads.c	/^struct thread_arg$/;"	s	file:
thread_attributes	gdb/remote.c	/^const struct gdb_xml_attribute thread_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
thread_b	gdb/testsuite/gdb.threads/no-unwaited-for-left.c	/^thread_b (void *arg)$/;"	f	file:
thread_breakpoint	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^thread_breakpoint (void *arg)$/;"	f	file:
thread_callback_func	gdb/gdbthread.h	/^typedef int (*thread_callback_func) (struct thread_info *, void *);$/;"	t
thread_cancel_execution_command	gdb/thread.c	/^thread_cancel_execution_command (struct thread_info *thr)$/;"	f
thread_change_ptid	gdb/thread.c	/^thread_change_ptid (ptid_t old_ptid, ptid_t new_ptid)$/;"	f
thread_children	gdb/remote.c	/^const struct gdb_xml_element thread_children[] = {$/;"	v	typeref:struct:gdb_xml_element
thread_cmd_list	gdb/thread.c	/^struct cmd_list_element *thread_cmd_list = NULL;$/;"	v	typeref:struct:cmd_list_element
thread_command	gdb/thread.c	/^thread_command (const char *tidstr, int from_tty)$/;"	f
thread_control	gdb/infrun.c	/^  struct thread_control_state thread_control;$/;"	m	struct:infcall_control_state	typeref:struct:infcall_control_state::thread_control_state	file:
thread_control_capabilities	gdb/target.h	/^enum thread_control_capabilities$/;"	g
thread_control_state	gdb/gdbthread.h	/^struct thread_control_state$/;"	s
thread_count	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^int thread_count;$/;"	v
thread_count	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^int thread_count;$/;"	v
thread_count	gdb/testsuite/gdb.threads/queue-signal.c	/^int thread_count;$/;"	v
thread_count	gdb/thread.c	/^thread_count (void)$/;"	f
thread_count_condvar	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^pthread_cond_t thread_count_condvar;$/;"	v
thread_count_condvar	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^pthread_cond_t thread_count_condvar;$/;"	v
thread_count_condvar	gdb/testsuite/gdb.threads/queue-signal.c	/^pthread_cond_t thread_count_condvar;$/;"	v
thread_count_mutex	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^pthread_mutex_t thread_count_mutex;$/;"	v
thread_count_mutex	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^pthread_mutex_t thread_count_mutex;$/;"	v
thread_count_mutex	gdb/testsuite/gdb.threads/queue-signal.c	/^pthread_mutex_t thread_count_mutex;$/;"	v
thread_counter	gdb/testsuite/gdb.threads/tid-reuse.c	/^unsigned long thread_counter;$/;"	v
thread_cpu_data_size	sim/cris/sim-main.h	/^  size_t thread_cpu_data_size;$/;"	m	struct:_sim_cpu
thread_creation_lock	gdb/testsuite/gdb.threads/slow-waitpid.c	116;"	d	file:
thread_creation_lock_obj	gdb/testsuite/gdb.threads/slow-waitpid.c	/^static pthread_mutex_t thread_creation_lock_obj = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
thread_data	gdb/testsuite/gdb.threads/names.c	/^struct thread_data$/;"	s	file:
thread_data	sim/cris/sim-main.h	/^  struct cris_thread_info *thread_data;$/;"	m	struct:_sim_cpu	typeref:struct:_sim_cpu::cris_thread_info
thread_db	gdb/gdbserver/linux-low.h	/^  struct thread_db *thread_db;$/;"	m	struct:process_info_private	typeref:struct:process_info_private::thread_db
thread_db	gdb/gdbserver/thread-db.c	/^struct thread_db$/;"	s	file:
thread_db_detach	gdb/gdbserver/thread-db.c	/^thread_db_detach (struct process_info *proc)$/;"	f
thread_db_err_str	gdb/gdbserver/thread-db.c	/^thread_db_err_str (td_err_e err)$/;"	f	file:
thread_db_err_str	gdb/linux-thread-db.c	/^thread_db_err_str (td_err_e err)$/;"	f	file:
thread_db_find_new_threads	gdb/gdbserver/thread-db.c	/^thread_db_find_new_threads (void)$/;"	f	file:
thread_db_find_new_threads_1	gdb/linux-thread-db.c	/^thread_db_find_new_threads_1 (thread_info *stopped)$/;"	f	file:
thread_db_find_new_threads_2	gdb/linux-thread-db.c	/^thread_db_find_new_threads_2 (thread_info *stopped, bool until_no_new)$/;"	f	file:
thread_db_find_new_threads_silently	gdb/linux-thread-db.c	/^thread_db_find_new_threads_silently (thread_info *stopped)$/;"	f	file:
thread_db_find_thread_from_tid	gdb/sol-thread.c	/^thread_db_find_thread_from_tid (struct thread_info *thread, void *data)$/;"	f	file:
thread_db_get_tls_address	gdb/gdbserver/thread-db.c	/^thread_db_get_tls_address (struct thread_info *thread, CORE_ADDR offset,$/;"	f
thread_db_handle_monitor_command	gdb/gdbserver/thread-db.c	/^thread_db_handle_monitor_command (char *mon)$/;"	f
thread_db_inferior_created	gdb/linux-thread-db.c	/^thread_db_inferior_created (struct target_ops *target, int from_tty)$/;"	f	file:
thread_db_info	gdb/linux-thread-db.c	/^struct thread_db_info$/;"	s	file:
thread_db_init	gdb/gdbserver/thread-db.c	/^thread_db_init (void)$/;"	f
thread_db_list	gdb/linux-thread-db.c	/^struct thread_db_info *thread_db_list;$/;"	v	typeref:struct:thread_db_info
thread_db_load	gdb/linux-thread-db.c	/^thread_db_load (void)$/;"	f	file:
thread_db_load_search	gdb/gdbserver/thread-db.c	/^thread_db_load_search (void)$/;"	f	file:
thread_db_load_search	gdb/linux-thread-db.c	/^thread_db_load_search (void)$/;"	f	file:
thread_db_look_up_one_symbol	gdb/gdbserver/thread-db.c	/^thread_db_look_up_one_symbol (const char *name, CORE_ADDR *addrp)$/;"	f
thread_db_look_up_symbols	gdb/gdbserver/thread-db.c	/^thread_db_look_up_symbols (void)$/;"	f	file:
thread_db_mourn	gdb/gdbserver/thread-db.c	/^thread_db_mourn (struct process_info *proc)$/;"	f
thread_db_new_objfile	gdb/linux-thread-db.c	/^thread_db_new_objfile (struct objfile *objfile)$/;"	f	file:
thread_db_notice_clone	gdb/gdbserver/thread-db.c	/^thread_db_notice_clone (struct thread_info *parent_thr, ptid_t child_ptid)$/;"	f
thread_db_notice_clone	gdb/linux-thread-db.c	/^thread_db_notice_clone (ptid_t parent, ptid_t child)$/;"	f
thread_db_target	gdb/linux-thread-db.c	/^thread_db_target::thread_db_target ()$/;"	f	class:thread_db_target
thread_db_target_info	gdb/linux-thread-db.c	/^static const target_info thread_db_target_info = {$/;"	v	file:
thread_db_target_info	gdb/sol-thread.c	/^static const target_info thread_db_target_info = {$/;"	v	file:
thread_db_thread_handle	gdb/gdbserver/thread-db.c	/^thread_db_thread_handle (ptid_t ptid, gdb_byte **handle, int *handle_len)$/;"	f
thread_entry	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^thread_entry (void *unused)$/;"	f
thread_events	gdb/linux-nat.c	/^linux_nat_target::thread_events (int enable)$/;"	f	class:linux_nat_target
thread_events	gdb/remote.c	/^remote_target::thread_events (int enable)$/;"	f	class:remote_target
thread_events	gdb/target-delegates.c	/^debug_target::thread_events (int arg0)$/;"	f	class:debug_target
thread_events	gdb/target-delegates.c	/^dummy_target::thread_events (int arg0)$/;"	f	class:dummy_target
thread_events	gdb/target-delegates.c	/^target_ops::thread_events (int arg0)$/;"	f	class:target_ops
thread_execler	gdb/testsuite/gdb.mi/nsthrexec.c	/^thread_execler (void *arg)$/;"	f
thread_execler	gdb/testsuite/gdb.threads/non-ldr-exc-1.c	/^thread_execler (void *arg)$/;"	f	file:
thread_execler	gdb/testsuite/gdb.threads/non-ldr-exc-2.c	/^thread_execler (void *arg)$/;"	f	file:
thread_execler	gdb/testsuite/gdb.threads/non-ldr-exc-3.c	/^thread_execler (void *arg)$/;"	f	file:
thread_execler	gdb/testsuite/gdb.threads/non-ldr-exc-4.c	/^thread_execler (void *arg)$/;"	f	file:
thread_execler	gdb/testsuite/gdb.threads/thread-execl.c	/^thread_execler (void *arg)$/;"	f
thread_find_command	gdb/thread.c	/^thread_find_command (const char *arg, int from_tty)$/;"	f	file:
thread_fn	gdb/testsuite/gdb.threads/clone-thread_db.c	/^thread_fn (void *arg)$/;"	f
thread_fn_type	gdb/ser-mingw.c	/^typedef DWORD WINAPI (*thread_fn_type)(void *);$/;"	t	file:
thread_forker	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^thread_forker (void *arg)$/;"	f
thread_forks	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^thread_forks (void *arg)$/;"	f	file:
thread_from_lwp	gdb/linux-thread-db.c	/^thread_from_lwp (thread_info *stopped, ptid_t ptid)$/;"	f	file:
thread_fsm	gdb/breakpoint.c	/^  struct thread_fsm thread_fsm;$/;"	m	struct:until_break_fsm	typeref:struct:until_break_fsm::thread_fsm	file:
thread_fsm	gdb/gdbthread.h	/^  struct thread_fsm *thread_fsm = NULL;$/;"	m	class:thread_info	typeref:struct:thread_info::thread_fsm
thread_fsm	gdb/infcall.c	/^  struct thread_fsm thread_fsm;$/;"	m	struct:call_thread_fsm	typeref:struct:call_thread_fsm::thread_fsm	file:
thread_fsm	gdb/infcmd.c	/^  struct thread_fsm thread_fsm;$/;"	m	struct:finish_command_fsm	typeref:struct:finish_command_fsm::thread_fsm	file:
thread_fsm	gdb/infcmd.c	/^  struct thread_fsm thread_fsm;$/;"	m	struct:step_command_fsm	typeref:struct:step_command_fsm::thread_fsm	file:
thread_fsm	gdb/infcmd.c	/^  struct thread_fsm thread_fsm;$/;"	m	struct:until_next_fsm	typeref:struct:until_next_fsm::thread_fsm	file:
thread_fsm	gdb/thread-fsm.h	/^struct thread_fsm$/;"	s
thread_fsm_async_reply_reason	gdb/thread-fsm.c	/^thread_fsm_async_reply_reason (struct thread_fsm *self)$/;"	f
thread_fsm_clean_up	gdb/thread-fsm.c	/^thread_fsm_clean_up (struct thread_fsm *self, struct thread_info *thread)$/;"	f
thread_fsm_ctor	gdb/thread-fsm.c	/^thread_fsm_ctor (struct thread_fsm *self, struct thread_fsm_ops *ops,$/;"	f
thread_fsm_delete	gdb/thread-fsm.c	/^thread_fsm_delete (struct thread_fsm *self)$/;"	f
thread_fsm_finished_p	gdb/thread-fsm.c	/^thread_fsm_finished_p (struct thread_fsm *self)$/;"	f
thread_fsm_ops	gdb/thread-fsm.h	/^struct thread_fsm_ops$/;"	s
thread_fsm_return_value	gdb/thread-fsm.c	/^thread_fsm_return_value (struct thread_fsm *self)$/;"	f
thread_fsm_set_finished	gdb/thread-fsm.c	/^thread_fsm_set_finished (struct thread_fsm *self)$/;"	f
thread_fsm_should_notify_stop	gdb/thread-fsm.c	/^thread_fsm_should_notify_stop (struct thread_fsm *self)$/;"	f
thread_fsm_should_stop	gdb/thread-fsm.c	/^thread_fsm_should_stop (struct thread_fsm *self, struct thread_info *thread)$/;"	f
thread_func	gdb/testsuite/gdb.mi/mi-condbreak-call-thr-state-mt.c	/^thread_func (void *arg)$/;"	f
thread_func	gdb/testsuite/gdb.mi/mi-pending.c	/^thread_func (void* arg)$/;"	f
thread_func	gdb/testsuite/gdb.mi/mi-threads-interrupt.c	/^thread_func (void *v)$/;"	f	file:
thread_func	gdb/testsuite/gdb.multi/multi-attach.c	/^thread_func (void *arg)$/;"	f	file:
thread_func	gdb/testsuite/gdb.threads/fork-plus-threads.c	/^thread_func (void *arg)$/;"	f	file:
thread_func	gdb/testsuite/gdb.threads/ia64-sigill.c	/^thread_func (void *threadno_voidp)$/;"	f	file:
thread_func	gdb/testsuite/gdb.threads/names.c	/^thread_func (void *varg)$/;"	f	file:
thread_func	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	/^thread_func (void *arg)$/;"	f	file:
thread_func	gdb/testsuite/gdb.threads/switch-threads.c	/^void *thread_func (void *arg)$/;"	f
thread_funcs	gdb/thread.c	/^static const struct internalvar_funcs thread_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
thread_function	gdb/testsuite/gdb.base/watch_thread_num.c	/^void *thread_function (void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.mi/non-stop-exit.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.mi/nsintrall.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.mi/nsmoribund.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/continue-pending-after-query.c	/^thread_function (void *arg)$/;"	f	file:
thread_function	gdb/testsuite/gdb.threads/continue-pending-status.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/execl.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/fork-thread-pending.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/hand-call-new-thread.c	/^thread_function (void *arg)$/;"	f	file:
thread_function	gdb/testsuite/gdb.threads/kill.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/manythreads.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/multi-create.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^thread_function (void *args)$/;"	f	file:
thread_function	gdb/testsuite/gdb.threads/pending-step.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.threads/print-threads.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.threads/process-dies-while-detaching.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/schedlock.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.threads/signal-command-handle-nopass.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/signal-command-multiple-signals-pending.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/signal-delivered-right-thread.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/signal-sigtrap.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/sigthread.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/staticthreads.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/step-bg-decr-pc-switch-thread.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/thread-specific.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.threads/threadapply.c	/^void *thread_function(void *arg) {$/;"	f
thread_function	gdb/testsuite/gdb.threads/threxit-hop-specific.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/watchthreads.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/watchthreads2.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.threads/wp-replication.c	/^thread_function (void *arg)$/;"	f
thread_function	gdb/testsuite/gdb.trace/ftrace-lock.c	/^thread_function (void *arg)$/;"	f	file:
thread_function	gdb/testsuite/gdb.trace/trace-mt.c	/^thread_function(void *arg)$/;"	f	file:
thread_function0	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^thread_function0 (void *arg)$/;"	f
thread_function0_1	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^thread_function0_1 (void *arg)$/;"	f
thread_function1	gdb/testsuite/gdb.multi/tids.c	/^thread_function1 (void *arg)$/;"	f
thread_function1	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^thread_function1 (void *arg)$/;"	f
thread_function2	gdb/testsuite/gdb.multi/tids.c	/^thread_function2 (void *arg)$/;"	f
thread_group	gdb/mi/mi-parse.h	/^    int thread_group; \/* At present, the same as inferior number.  *\/$/;"	m	struct:mi_parse
thread_handle	gdb/gdbserver/linux-low.h	/^  thread_t thread_handle;$/;"	m	struct:lwp_info
thread_handle	gdb/gdbserver/target.h	/^  bool (*thread_handle) (ptid_t ptid, gdb_byte **handle, int *handle_len);$/;"	m	struct:target_ops
thread_handle	gdb/remote.c	/^  gdb::byte_vector thread_handle;$/;"	m	struct:private_thread_info	file:
thread_handle	gdb/remote.c	/^  gdb::byte_vector thread_handle;$/;"	m	struct:thread_item	file:
thread_handle_to_thread_info	gdb/linux-thread-db.c	/^thread_db_target::thread_handle_to_thread_info (const gdb_byte *thread_handle,$/;"	f	class:thread_db_target
thread_handle_to_thread_info	gdb/remote.c	/^remote_target::thread_handle_to_thread_info (const gdb_byte *thread_handle,$/;"	f	class:remote_target
thread_handle_to_thread_info	gdb/target-delegates.c	/^debug_target::thread_handle_to_thread_info (const gdb_byte *arg0, int arg1, inferior *arg2)$/;"	f	class:debug_target
thread_handle_to_thread_info	gdb/target-delegates.c	/^dummy_target::thread_handle_to_thread_info (const gdb_byte *arg0, int arg1, inferior *arg2)$/;"	f	class:dummy_target
thread_handle_to_thread_info	gdb/target-delegates.c	/^target_ops::thread_handle_to_thread_info (const gdb_byte *arg0, int arg1, inferior *arg2)$/;"	f	class:target_ops
thread_has_single_step_breakpoint_here	gdb/thread.c	/^thread_has_single_step_breakpoint_here (struct thread_info *tp,$/;"	f
thread_has_single_step_breakpoints_set	gdb/thread.c	/^thread_has_single_step_breakpoints_set (struct thread_info *tp)$/;"	f
thread_head	gdb/windows-nat.c	/^static windows_thread_info thread_head;$/;"	v	file:
thread_id	gdb/varobj.c	/^  int thread_id = 0;$/;"	m	struct:varobj_root	file:
thread_id_per_inf_num_make_value	gdb/thread.c	/^thread_id_per_inf_num_make_value (struct gdbarch *gdbarch,$/;"	f	file:
thread_ids	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^static int thread_ids[THREADCOUNT];$/;"	v	file:
thread_info	gdb/gdbserver/gdbthread.h	/^struct thread_info$/;"	s
thread_info	gdb/gdbthread.h	/^class thread_info : public refcounted_object$/;"	c
thread_info	gdb/thread.c	/^thread_info::thread_info (struct inferior *inf_, ptid_t ptid_)$/;"	f	class:thread_info
thread_info_from_private_thread_info	gdb/darwin-nat.c	/^thread_info_from_private_thread_info (darwin_thread_info *pti)$/;"	f	file:
thread_information_32	gdb/windows-tdep.c	/^thread_information_32;$/;"	t	typeref:struct:thread_information_block_32	file:
thread_information_64	gdb/windows-tdep.c	/^thread_information_64;$/;"	t	typeref:struct:thread_information_block_64	file:
thread_information_block_32	gdb/windows-tdep.c	/^typedef struct thread_information_block_32$/;"	s	file:
thread_information_block_64	gdb/windows-tdep.c	/^typedef struct thread_information_block_64$/;"	s	file:
thread_is_in_step_over_chain	gdb/thread.c	/^thread_is_in_step_over_chain (struct thread_info *tp)$/;"	f
thread_is_stepping_over_breakpoint	gdb/infrun.c	/^thread_is_stepping_over_breakpoint (int thread)$/;"	f
thread_item	gdb/remote.c	/^  explicit thread_item (ptid_t ptid_)$/;"	f	struct:thread_item
thread_item	gdb/remote.c	/^struct thread_item$/;"	s	file:
thread_key_t	gdb/nat/glibc_thread_db.h	/^typedef pthread_key_t thread_key_t;$/;"	t
thread_known	gdb/gdbserver/linux-low.h	/^  int thread_known;$/;"	m	struct:lwp_info
thread_list	gdb/procfs.c	/^  struct procinfo *thread_list;$/;"	m	struct:procinfo	typeref:struct:procinfo::procinfo	file:
thread_list	gdb/thread.c	/^struct thread_info *thread_list = NULL;$/;"	v	typeref:struct:thread_info
thread_local	gdb/testsuite/gdb.threads/tls-nodebug-pie.c	/^__thread int thread_local = 42;$/;"	v
thread_local	gdb/testsuite/gdb.threads/tls-nodebug.c	/^__thread int thread_local = 42;$/;"	v
thread_local_base	gdb/gdbserver/win32-low.h	/^  CORE_ADDR thread_local_base;$/;"	m	struct:win32_thread_info
thread_local_base	gdb/windows-nat.c	/^    CORE_ADDR thread_local_base;$/;"	m	struct:windows_thread_info_struct	file:
thread_local_storage	gdb/windows-tdep.c	/^    uint32_t thread_local_storage;		\/* %fs:0x002c *\/$/;"	m	struct:thread_information_block_32	file:
thread_local_storage	gdb/windows-tdep.c	/^    uint64_t thread_local_storage;		\/* %gs:0x0058 *\/$/;"	m	struct:thread_information_block_64	file:
thread_local_val	gdb/testsuite/gdb.threads/tls.c	/^int thread_local_val[ N_THREADS ];$/;"	v
thread_longjmp	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	/^thread_longjmp (void *arg)$/;"	f	file:
thread_name	gdb/corelow.c	/^core_target::thread_name (struct thread_info *thr)$/;"	f	class:core_target
thread_name	gdb/fbsd-nat.c	/^fbsd_nat_target::thread_name (struct thread_info *thr)$/;"	f	class:fbsd_nat_target
thread_name	gdb/gdbserver/target.h	/^  const char *(*thread_name) (ptid_t thread);$/;"	m	struct:target_ops
thread_name	gdb/linux-nat.c	/^linux_nat_target::thread_name (struct thread_info *thr)$/;"	f	class:linux_nat_target
thread_name	gdb/remote.c	/^remote_target::thread_name (struct thread_info *info)$/;"	f	class:remote_target
thread_name	gdb/target-delegates.c	/^debug_target::thread_name (thread_info *arg0)$/;"	f	class:debug_target
thread_name	gdb/target-delegates.c	/^dummy_target::thread_name (thread_info *arg0)$/;"	f	class:dummy_target
thread_name	gdb/target-delegates.c	/^target_ops::thread_name (thread_info *arg0)$/;"	f	class:target_ops
thread_name	gdb/windows-nat.c	/^windows_nat_target::thread_name (struct thread_info *thr)$/;"	f	class:windows_nat_target
thread_name_command	gdb/thread.c	/^thread_name_command (const char *arg, int from_tty)$/;"	f	file:
thread_next	gdb/stubs/ia64vms-stub.c	/^thread_next (unsigned int thr)$/;"	f	file:
thread_num_make_value_helper	gdb/thread.c	/^thread_num_make_value_helper (struct gdbarch *gdbarch, int global)$/;"	f	file:
thread_obj	gdb/python/py-inferior.c	/^  thread_object *thread_obj;$/;"	m	struct:threadlist_entry	file:
thread_object	gdb/python/python-internal.h	/^} thread_object;$/;"	t	typeref:struct:__anon2091
thread_object_getset	gdb/python/py-infthread.c	/^static gdb_PyGetSetDef thread_object_getset[] =$/;"	v	file:
thread_object_methods	gdb/python/py-infthread.c	/^static PyMethodDef thread_object_methods[] =$/;"	v	file:
thread_object_type	gdb/python/py-infthread.c	/^PyTypeObject thread_object_type =$/;"	v
thread_pending_fork_status	gdb/remote.c	/^thread_pending_fork_status (struct thread_info *thread)$/;"	f	file:
thread_points	gdb/ppc-linux-nat.c	/^typedef struct thread_points$/;"	s	file:
thread_points_p	gdb/ppc-linux-nat.c	/^  } *thread_points_p;$/;"	t	typeref:struct:thread_points	file:
thread_points_p	gdb/ppc-linux-nat.c	/^DEF_VEC_P (thread_points_p);$/;"	v
thread_port	gdb/darwin-nat.h	/^  mach_port_t thread_port;$/;"	m	struct:darwin_exception_msg
thread_print_set	gdb/linux-thread-db.c	/^static sigset_t thread_print_set;$/;"	v	file:
thread_proc	gdb/testsuite/gdb.base/info-os.c	/^thread_proc (void *args)$/;"	f
thread_proc	gdb/testsuite/gdb.base/jit-attach-pie.c	/^thread_proc (void *arg)$/;"	f	file:
thread_proc	gdb/testsuite/gdb.threads/tls-core.c	/^thread_proc (void *arg)$/;"	f	file:
thread_rec	gdb/gdbserver/win32-low.c	/^thread_rec (ptid_t ptid, int get_context)$/;"	f	file:
thread_rec	gdb/windows-nat.c	/^thread_rec (DWORD id, int get_context)$/;"	f	file:
thread_regcache_data	gdb/gdbserver/inferiors.c	/^thread_regcache_data (struct thread_info *thread)$/;"	f
thread_resume	gdb/gdbserver/target.h	/^struct thread_resume$/;"	s
thread_routine	gdb/testsuite/gdb.threads/check-libthread-db.c	/^thread_routine (void *arg)$/;"	f	file:
thread_section_name	gdb/gdbcore.h	/^  thread_section_name (const char *name, ptid_t ptid)$/;"	f	class:thread_section_name
thread_section_name	gdb/gdbcore.h	/^class thread_section_name$/;"	c
thread_section_p	bfd/hpux-core.c	/^thread_section_p (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
thread_select	gdb/thread.c	/^thread_select (const char *tidstr, thread_info *tp)$/;"	f
thread_signals	gdb/linux-thread-db.c	/^static int thread_signals;$/;"	v	file:
thread_specific	include/hp-symtab.h	/^  unsigned int thread_specific: 1;$/;"	m	struct:dntt_type_svar
thread_stack_temporaries_enabled_p	gdb/thread.c	/^thread_stack_temporaries_enabled_p (thread_info *tp)$/;"	f
thread_start	gdb/testsuite/gdb.multi/multi-arch-exec.c	/^thread_start (void *arg)$/;"	f	file:
thread_started	gdb/testsuite/gdb.threads/watchthreads2.c	/^thread_started ()$/;"	f
thread_started	gdb/testsuite/gdb.threads/wp-replication.c	/^thread_started (void)$/;"	f
thread_state	gdb/gdbthread.h	/^enum thread_state$/;"	g
thread_state	gdb/ser-mingw.c	/^  enum select_thread_state thread_state;$/;"	m	struct:ser_console_state	typeref:enum:ser_console_state::select_thread_state	file:
thread_step_over_chain_enqueue	gdb/thread.c	/^thread_step_over_chain_enqueue (struct thread_info *tp)$/;"	f
thread_step_over_chain_next	gdb/thread.c	/^thread_step_over_chain_next (struct thread_info *tp)$/;"	f
thread_step_over_chain_remove	gdb/thread.c	/^thread_step_over_chain_remove (struct thread_info *tp)$/;"	f
thread_still_has_status_pending_p	gdb/gdbserver/linux-low.c	/^thread_still_has_status_pending_p (struct thread_info *thread)$/;"	f	file:
thread_still_needs_step_over	gdb/infrun.c	/^thread_still_needs_step_over (struct thread_info *tp)$/;"	f	file:
thread_still_needs_step_over_bp	gdb/infrun.c	/^thread_still_needs_step_over_bp (struct thread_info *tp)$/;"	f	file:
thread_stop_set	gdb/linux-thread-db.c	/^static sigset_t thread_stop_set;$/;"	v	file:
thread_stopped	gdb/gdbserver/target.h	/^  int (*thread_stopped) (struct thread_info *thread);$/;"	m	struct:target_ops
thread_stopped	gdb/gdbserver/target.h	567;"	d
thread_stratum	gdb/target.h	/^    thread_stratum,		\/* Executing threads *\/$/;"	e	enum:strata
thread_suspend	gdb/infrun.c	/^  struct thread_suspend_state thread_suspend;$/;"	m	struct:infcall_suspend_state	typeref:struct:infcall_suspend_state::thread_suspend_state	file:
thread_suspend_state	gdb/gdbthread.h	/^struct thread_suspend_state$/;"	s
thread_t	gdb/nat/glibc_thread_db.h	/^typedef pthread_t thread_t;$/;"	t
thread_takeover_sc_cmd	gdb/gnu-nat.c	/^thread_takeover_sc_cmd (const char *args, int from_tty)$/;"	f	file:
thread_target_data	gdb/gdbserver/inferiors.c	/^thread_target_data (struct thread_info *thread)$/;"	f
thread_to_lwp	gdb/sol-thread.c	/^thread_to_lwp (ptid_t thread_id, int default_lwp)$/;"	f	file:
thread_to_thread_object	gdb/python/py-inferior.c	/^thread_to_thread_object (thread_info *thr)$/;"	f
thread_try_catch	gdb/testsuite/gdb.threads/next-while-other-thread-longjmps.c	/^thread_try_catch (void *arg)$/;"	f	file:
threadfunc	gdb/testsuite/gdb.threads/thread_events.c	/^threadfunc (void *arg)$/;"	f	file:
threadid	gdb/remote.c	/^    threadref threadid;		\/* External form of thread reference.  *\/$/;"	m	struct:gdb_ext_thread_info	file:
threadid	sim/cris/sim-main.h	/^  unsigned int threadid;$/;"	m	struct:cris_thread_info
threadlist_entry	gdb/python/py-inferior.c	/^struct threadlist_entry {$/;"	s	file:
threadmatch	gdb/remote.c	/^threadmatch (threadref *dest, threadref *src)$/;"	f	file:
threadno	sim/cris/sim-main.h	/^  int threadno;$/;"	m	struct:_sim_cpu
threadptr	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t threadptr;$/;"	m	struct:__anon1846
threadptr_regnum	gdb/xtensa-tdep.h	/^  int threadptr_regnum;		\/* Register number of THREADPTR.  *\/$/;"	m	struct:gdbarch_tdep
threadref	gdb/remote.c	/^typedef unsigned char threadref[OPAQUETHREADBYTES];$/;"	t	file:
threadref_to_int	gdb/remote.c	/^threadref_to_int (threadref *ref)$/;"	f	file:
threads	gdb/darwin-nat.h	/^  std::vector<darwin_thread_t *> threads;$/;"	m	struct:darwin_inferior
threads	gdb/gnu-nat.c	/^    struct proc *threads;	\/* A linked list of all threads in TASK.  *\/$/;"	m	struct:inf	typeref:struct:inf::proc	file:
threads	gdb/python/py-inferior.c	/^  struct threadlist_entry *threads;$/;"	m	struct:inferior_object	typeref:struct:inferior_object::threadlist_entry	file:
threads	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^pthread_t threads[NTHREADS];$/;"	v
threads	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^pthread_t threads[NR_THREADS];$/;"	v
threads	gdb/testsuite/gdb.threads/multiple-successive-infcall.c	/^static pthread_t threads[THREADCOUNT];$/;"	v	file:
threads	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	/^pthread_t threads[NTHREADS];$/;"	v
threads_are_executing	gdb/thread.c	/^threads_are_executing (void)$/;"	f
threads_children	gdb/remote.c	/^const struct gdb_xml_element threads_children[] = {$/;"	v	typeref:struct:gdb_xml_element
threads_elements	gdb/remote.c	/^const struct gdb_xml_element threads_elements[] = {$/;"	v	typeref:struct:gdb_xml_element
threads_executing	gdb/thread.c	/^static int threads_executing;$/;"	v	file:
threads_init	gdb/stubs/ia64vms-stub.c	/^threads_init (void)$/;"	f	file:
threads_listing_context	gdb/remote.c	/^struct threads_listing_context$/;"	s	file:
threads_seen	gdb/linux-thread-db.c	/^  bool threads_seen;$/;"	m	struct:check_thread_db_info	file:
threads_show	gdb/stubs/ia64vms-stub.c	/^threads_show (void)$/;"	f	file:
threads_started_barrier	gdb/testsuite/gdb.base/watch_thread_num.c	/^static pthread_barrier_t threads_started_barrier;$/;"	v	file:
threads_started_barrier	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static pthread_barrier_t threads_started_barrier;$/;"	v	file:
threads_started_barrier	gdb/testsuite/gdb.threads/interrupt-while-step-over.c	/^static pthread_barrier_t threads_started_barrier;$/;"	v	file:
threads_started_barrier	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static pthread_barrier_t threads_started_barrier;$/;"	v	file:
threads_started_barrier	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static pthread_barrier_t threads_started_barrier;$/;"	v	file:
threads_up_to_date	gdb/gnu-nat.c	/^    int threads_up_to_date;$/;"	m	struct:inf	file:
threads_valid	gdb/procfs.c	/^  int threads_valid: 1;$/;"	m	struct:procinfo	file:
three	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
three	gdb/testsuite/gdb.base/printcmds.c	/^enum flag_enum three = ONE | TWO;$/;"	v	typeref:enum:flag_enum
three	gdb/testsuite/gdb.base/ptype.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
three	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	  three (char *a) { } \/\/ A::three::three(char *)$/;"	f	class:__anon1899::A::__anon1900::__anon1901::three
three	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	  three (int a) { } \/\/ A::three::three(int)$/;"	f	class:__anon1899::A::__anon1900::__anon1901::three
three	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	  three (void) { } \/\/ A::three::three(void)$/;"	f	class:__anon1899::A::__anon1900::__anon1901::three
three	gdb/testsuite/gdb.cp/anon-ns2.cc	/^	class three$/;"	c	namespace:__anon1899::A::__anon1900::__anon1901	file:
three	gdb/testsuite/gdb.cp/anon-union.cc	/^    unsigned int three;$/;"	m	union:Foo::__anon1924	file:
three	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type :: three$/;"	t	program:vla_struct
three	opcodes/s12z-dis.c	/^three (bfd_vma memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
three_byte_table	opcodes/i386-dis.c	/^static const struct dis386 three_byte_table[][256] = {$/;"	v	typeref:struct:dis386	file:
three_char_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct three_char_t {$/;"	s	file:
three_char_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct three_char_t {$/;"	s	file:
three_operand_add_sub_cmp_and_or_op	gdb/cris-tdep.c	/^three_operand_add_sub_cmp_and_or_op (unsigned short inst, $/;"	f	file:
three_operand_bound_op	gdb/cris-tdep.c	/^three_operand_bound_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
threev	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(three)              :: threev$/;"	v	program:vla_struct
threw	gdb/unittests/optional/assignment/1.cc	/^    threw,$/;"	e	enum:assign_1::value_type::state_type	file:
threw	gdb/unittests/optional/assignment/2.cc	/^    threw,$/;"	e	enum:assign_2::value_type::state_type	file:
threw	gdb/unittests/optional/assignment/3.cc	/^    threw,$/;"	e	enum:assign_3::value_type::state_type	file:
threw	gdb/unittests/optional/assignment/4.cc	/^    threw,$/;"	e	enum:assign_4::value_type::state_type	file:
thrice	gdb/testsuite/gdb.base/step-indirect-call-thunk.c	/^thrice (int (*op)(int), int x)$/;"	f	file:
throttle	sim/bfin/gui.c	/^  int throttle, throttle_limit;$/;"	m	struct:gui_state	file:
throttle_limit	sim/bfin/gui.c	/^  int throttle, throttle_limit;$/;"	m	struct:gui_state	file:
throw-user-error	gdb/guile/lib/gdb/init.scm	/^(define-public (throw-user-error message . args)$/;"	f
throw_bad_regnum_error	gdb/dwarf2loc.c	/^throw_bad_regnum_error (ULONGEST dwarf_reg)$/;"	f	file:
throw_error	gdb/common/common-exceptions.c	/^throw_error (enum errors error, const char *fmt, ...)$/;"	f
throw_exception	gdb/common/common-exceptions.c	/^throw_exception (struct gdb_exception exception)$/;"	f
throw_exception	gdb/testsuite/gdb.python/py-finish-breakpoint2.cc	/^throw_exception (int e)$/;"	f
throw_exception_1	gdb/testsuite/gdb.python/py-finish-breakpoint2.cc	/^throw_exception_1 (int e)$/;"	f
throw_exception_cxx	gdb/common/common-exceptions.c	/^throw_exception_cxx (struct gdb_exception exception)$/;"	f	file:
throw_exception_sjlj	gdb/common/common-exceptions.c	/^throw_exception_sjlj (struct gdb_exception exception)$/;"	f
throw_ext_lang_unsupported	gdb/extension.c	/^throw_ext_lang_unsupported (const struct extension_language_defn *extlang)$/;"	f
throw_function	gdb/testsuite/gdb.cp/gdb2495.cc	/^  void throw_function ()$/;"	f	class:SimpleException
throw_function_with_handler	gdb/testsuite/gdb.cp/gdb2495.cc	/^  int throw_function_with_handler ()$/;"	f	class:SimpleException
throw_if	gdb/unittests/optional/assignment/1.cc	/^  void throw_if(state_type match)$/;"	f	struct:assign_1::value_type
throw_if	gdb/unittests/optional/assignment/2.cc	/^  void throw_if(state_type match)$/;"	f	struct:assign_2::value_type
throw_if	gdb/unittests/optional/assignment/3.cc	/^  void throw_if(state_type match)$/;"	f	struct:assign_3::value_type
throw_if	gdb/unittests/optional/assignment/4.cc	/^  void throw_if(state_type match)$/;"	f	struct:assign_4::value_type
throw_it	gdb/common/common-exceptions.c	/^throw_it (enum return_reason reason, enum errors error, const char *fmt,$/;"	f
throw_perror_with_name	gdb/utils.c	/^throw_perror_with_name (enum errors errcode, const char *string)$/;"	f
throw_quit	gdb/common/common-exceptions.c	/^throw_quit (const char *fmt, ...)$/;"	f
throw_quit_or_print_exception	gdb/python/py-framefilter.c	/^throw_quit_or_print_exception ()$/;"	f	file:
throw_verror	gdb/common/common-exceptions.c	/^throw_verror (enum errors error, const char *fmt, va_list ap)$/;"	f
throw_vquit	gdb/common/common-exceptions.c	/^throw_vquit (const char *fmt, va_list ap)$/;"	f
thrower	gdb/testsuite/gdb.base/savedregs.c	/^thrower (void)$/;"	f	file:
thrower	gdb/testsuite/gdb.base/sigaltstack.c	/^thrower (enum level next_level, int sig, int itimer, int on_stack)$/;"	f
throwing_construction	gdb/unittests/optional/assignment/1.cc	/^    throwing_construction,$/;"	e	enum:assign_1::value_type::state_type	file:
throwing_construction	gdb/unittests/optional/assignment/2.cc	/^    throwing_construction,$/;"	e	enum:assign_2::value_type::state_type	file:
throwing_construction	gdb/unittests/optional/assignment/3.cc	/^    throwing_construction,$/;"	e	enum:assign_3::value_type::state_type	file:
throwing_construction	gdb/unittests/optional/assignment/4.cc	/^    throwing_construction,$/;"	e	enum:assign_4::value_type::state_type	file:
throwing_construction	gdb/unittests/optional/cons/value.cc	/^  explicit throwing_construction(bool propagate) : propagate(propagate) { }$/;"	f	struct:cons_value::throwing_construction
throwing_construction	gdb/unittests/optional/cons/value.cc	/^  throwing_construction(throwing_construction const& other)$/;"	f	struct:cons_value::throwing_construction
throwing_construction	gdb/unittests/optional/cons/value.cc	/^struct throwing_construction$/;"	s	namespace:cons_value	file:
throwing_copy	gdb/unittests/optional/assignment/1.cc	/^    throwing_copy,$/;"	e	enum:assign_1::value_type::state_type	file:
throwing_copy	gdb/unittests/optional/assignment/2.cc	/^    throwing_copy,$/;"	e	enum:assign_2::value_type::state_type	file:
throwing_copy	gdb/unittests/optional/assignment/3.cc	/^    throwing_copy,$/;"	e	enum:assign_3::value_type::state_type	file:
throwing_copy	gdb/unittests/optional/assignment/4.cc	/^    throwing_copy,$/;"	e	enum:assign_4::value_type::state_type	file:
throwing_copy	gdb/unittests/optional/cons/copy.cc	/^  throwing_copy(throwing_copy const&) { throw exception {}; }$/;"	f	struct:cons_copy::throwing_copy
throwing_copy	gdb/unittests/optional/cons/copy.cc	/^struct throwing_copy$/;"	s	namespace:cons_copy	file:
throwing_copy_assignment	gdb/unittests/optional/assignment/1.cc	/^    throwing_copy_assignment,$/;"	e	enum:assign_1::value_type::state_type	file:
throwing_copy_assignment	gdb/unittests/optional/assignment/2.cc	/^    throwing_copy_assignment,$/;"	e	enum:assign_2::value_type::state_type	file:
throwing_copy_assignment	gdb/unittests/optional/assignment/3.cc	/^    throwing_copy_assignment,$/;"	e	enum:assign_3::value_type::state_type	file:
throwing_copy_assignment	gdb/unittests/optional/assignment/4.cc	/^    throwing_copy_assignment,$/;"	e	enum:assign_4::value_type::state_type	file:
throwing_move	gdb/unittests/optional/assignment/1.cc	/^    throwing_move,$/;"	e	enum:assign_1::value_type::state_type	file:
throwing_move	gdb/unittests/optional/assignment/2.cc	/^    throwing_move,$/;"	e	enum:assign_2::value_type::state_type	file:
throwing_move	gdb/unittests/optional/assignment/3.cc	/^    throwing_move,$/;"	e	enum:assign_3::value_type::state_type	file:
throwing_move	gdb/unittests/optional/assignment/4.cc	/^    throwing_move,$/;"	e	enum:assign_4::value_type::state_type	file:
throwing_move	gdb/unittests/optional/cons/move.cc	/^  throwing_move(throwing_move const&) { throw exception {}; }$/;"	f	struct:cons_move::throwing_move
throwing_move	gdb/unittests/optional/cons/move.cc	/^struct throwing_move$/;"	s	namespace:cons_move	file:
throwing_move_assignment	gdb/unittests/optional/assignment/1.cc	/^    throwing_move_assignment,$/;"	e	enum:assign_1::value_type::state_type	file:
throwing_move_assignment	gdb/unittests/optional/assignment/2.cc	/^    throwing_move_assignment,$/;"	e	enum:assign_2::value_type::state_type	file:
throwing_move_assignment	gdb/unittests/optional/assignment/3.cc	/^    throwing_move_assignment,$/;"	e	enum:assign_3::value_type::state_type	file:
throwing_move_assignment	gdb/unittests/optional/assignment/4.cc	/^    throwing_move_assignment,$/;"	e	enum:assign_4::value_type::state_type	file:
throwit	gdb/testsuite/gdb.cp/exceptprint.cc	/^throwit (T val)$/;"	f
thrs	gdb/testsuite/gdb.python/py-thrhandle.c	/^pthread_t thrs[NTHR + NBOGUSTHR];$/;"	v
thumb2_breakpoint	gdb/arm-tdep.h	/^  const gdb_byte *thumb2_breakpoint;$/;"	m	struct:gdbarch_tdep
thumb2_breakpoint	gdb/gdbserver/linux-aarch32-low.c	/^static const unsigned short thumb2_breakpoint[] = { 0xf7f0, 0xa000 };$/;"	v	file:
thumb2_breakpoint_len	gdb/gdbserver/linux-aarch32-low.c	50;"	d	file:
thumb2_breakpoint_size	gdb/arm-tdep.h	/^  int thumb2_breakpoint_size;$/;"	m	struct:gdbarch_tdep
thumb2_copy_alu_imm	gdb/arm-tdep.c	/^thumb2_copy_alu_imm (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_copy_b_bl_blx	gdb/arm-tdep.c	/^thumb2_copy_b_bl_blx (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_copy_block_xfer	gdb/arm-tdep.c	/^thumb2_copy_block_xfer (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,$/;"	f	file:
thumb2_copy_copro_load_store	gdb/arm-tdep.c	/^thumb2_copy_copro_load_store (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_copy_load_literal	gdb/arm-tdep.c	/^thumb2_copy_load_literal (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_copy_load_reg_imm	gdb/arm-tdep.c	/^thumb2_copy_load_reg_imm (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_copy_preload	gdb/arm-tdep.c	/^thumb2_copy_preload (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,$/;"	f	file:
thumb2_copy_table_branch	gdb/arm-tdep.c	/^thumb2_copy_table_branch (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_decode_dp_shift_reg	gdb/arm-tdep.c	/^thumb2_decode_dp_shift_reg (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_decode_ext_reg_ld_st	gdb/arm-tdep.c	/^thumb2_decode_ext_reg_ld_st (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_decode_svc_copro	gdb/arm-tdep.c	/^thumb2_decode_svc_copro (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb2_eabi_linux_rt_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame thumb2_eabi_linux_rt_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
thumb2_eabi_linux_sigreturn_tramp_frame	gdb/arm-linux-tdep.c	/^static struct tramp_frame thumb2_eabi_linux_sigreturn_tramp_frame = {$/;"	v	typeref:struct:tramp_frame	file:
thumb2_instruction_changes_pc	gdb/arch/arm.c	/^thumb2_instruction_changes_pc (unsigned short inst1, unsigned short inst2)$/;"	f
thumb2_record_asimd_struct_ld_st	gdb/arm-tdep.c	/^thumb2_record_asimd_struct_ld_st (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_branch_misc_cntrl	gdb/arm-tdep.c	/^thumb2_record_branch_misc_cntrl (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_coproc_insn	gdb/arm-tdep.c	/^thumb2_record_coproc_insn (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_data_proc_sreg_mimm	gdb/arm-tdep.c	/^thumb2_record_data_proc_sreg_mimm (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_decode_insn_handler	gdb/arm-tdep.c	/^thumb2_record_decode_insn_handler (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_ld_mem_hints	gdb/arm-tdep.c	/^thumb2_record_ld_mem_hints (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_ld_st_dual_ex_tbb	gdb/arm-tdep.c	/^thumb2_record_ld_st_dual_ex_tbb (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_ld_st_multiple	gdb/arm-tdep.c	/^thumb2_record_ld_st_multiple (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_ld_word	gdb/arm-tdep.c	/^thumb2_record_ld_word (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_lmul_lmla_div	gdb/arm-tdep.c	/^thumb2_record_lmul_lmla_div (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_ps_dest_generic	gdb/arm-tdep.c	/^thumb2_record_ps_dest_generic (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb2_record_str_single_data	gdb/arm-tdep.c	/^thumb2_record_str_single_data (insn_decode_record *thumb2_insn_r)$/;"	f	file:
thumb32_opcodes	opcodes/arm-dis.c	/^static const struct opcode32 thumb32_opcodes[] =$/;"	v	typeref:struct:opcode32	file:
thumb_32bit_copy_undef	gdb/arm-tdep.c	/^thumb_32bit_copy_undef (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,$/;"	f	file:
thumb_advance_itstate	gdb/arch/arm.c	/^thumb_advance_itstate (unsigned int itstate)$/;"	f
thumb_analyze_prologue	gdb/arm-tdep.c	/^thumb_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
thumb_breakpoint	gdb/arm-tdep.h	/^  const gdb_byte *thumb_breakpoint;	\/* Breakpoint pattern for a Thumb insn.  *\/$/;"	m	struct:gdbarch_tdep
thumb_breakpoint	gdb/gdbserver/linux-aarch32-low.c	/^static const unsigned short thumb_breakpoint = 0xde01;$/;"	v	file:
thumb_breakpoint_len	gdb/gdbserver/linux-aarch32-low.c	48;"	d	file:
thumb_breakpoint_size	gdb/arm-tdep.h	/^  int thumb_breakpoint_size;	\/* And its size.  *\/$/;"	m	struct:gdbarch_tdep
thumb_copy_16bit_ldr_literal	gdb/arm-tdep.c	/^thumb_copy_16bit_ldr_literal (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_copy_alu_reg	gdb/arm-tdep.c	/^thumb_copy_alu_reg (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_copy_b	gdb/arm-tdep.c	/^thumb_copy_b (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_copy_bx_blx_reg	gdb/arm-tdep.c	/^thumb_copy_bx_blx_reg (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_copy_cbnz_cbz	gdb/arm-tdep.c	/^thumb_copy_cbnz_cbz (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_copy_pc_relative_16bit	gdb/arm-tdep.c	/^thumb_copy_pc_relative_16bit (struct gdbarch *gdbarch, struct regcache *regs,$/;"	f	file:
thumb_copy_pc_relative_32bit	gdb/arm-tdep.c	/^thumb_copy_pc_relative_32bit (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_copy_pop_pc_16bit	gdb/arm-tdep.c	/^thumb_copy_pop_pc_16bit (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_copy_svc	gdb/arm-tdep.c	/^thumb_copy_svc (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_copy_unmodified_16bit	gdb/arm-tdep.c	/^thumb_copy_unmodified_16bit (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_copy_unmodified_32bit	gdb/arm-tdep.c	/^thumb_copy_unmodified_32bit (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_deal_with_atomic_sequence_raw	gdb/arch/arm-get-next-pcs.c	/^thumb_deal_with_atomic_sequence_raw (struct arm_get_next_pcs *self)$/;"	f	file:
thumb_decode_pc_relative_16bit	gdb/arm-tdep.c	/^thumb_decode_pc_relative_16bit (struct gdbarch *gdbarch, uint16_t insn,$/;"	f	file:
thumb_entry_symbol	bfd/bfd-in.h	/^  char *thumb_entry_symbol;$/;"	m	struct:elf32_arm_params
thumb_entry_symbol	bfd/bfd-in2.h	/^  char *thumb_entry_symbol;$/;"	m	struct:elf32_arm_params
thumb_expand_immediate	gdb/arm-tdep.c	/^thumb_expand_immediate (unsigned int imm)$/;"	f	file:
thumb_get_next_pcs_raw	gdb/arch/arm-get-next-pcs.c	/^thumb_get_next_pcs_raw (struct arm_get_next_pcs *self)$/;"	f	file:
thumb_glue_size	bfd/coff-arm.c	/^    bfd_size_type		thumb_glue_size;$/;"	m	struct:coff_arm_link_hash_table	file:
thumb_glue_size	bfd/elf32-arm.c	/^  bfd_size_type thumb_glue_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
thumb_insn_size	gdb/arch/arm.c	/^thumb_insn_size (unsigned short inst1)$/;"	f
thumb_instruction_changes_pc	gdb/arch/arm.c	/^thumb_instruction_changes_pc (unsigned short inst)$/;"	f
thumb_instruction_restores_sp	gdb/arm-tdep.c	/^thumb_instruction_restores_sp (unsigned short insn)$/;"	f	file:
thumb_opcodes	opcodes/arm-dis.c	/^static const struct opcode16 thumb_opcodes[] =$/;"	v	typeref:struct:opcode16	file:
thumb_pcrel_branchtype	bfd/coff-arm.c	/^typedef enum {bunknown, b9, b12, b23} thumb_pcrel_branchtype;$/;"	t	typeref:enum:__anon1162	file:
thumb_process_displaced_16bit_insn	gdb/arm-tdep.c	/^thumb_process_displaced_16bit_insn (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_process_displaced_32bit_insn	gdb/arm-tdep.c	/^thumb_process_displaced_32bit_insn (struct gdbarch *gdbarch, uint16_t insn1,$/;"	f	file:
thumb_process_displaced_insn	gdb/arm-tdep.c	/^thumb_process_displaced_insn (struct gdbarch *gdbarch, CORE_ADDR from,$/;"	f	file:
thumb_record_add_sub_cmp_mov	gdb/arm-tdep.c	/^thumb_record_add_sub_cmp_mov (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_branch	gdb/arm-tdep.c	/^thumb_record_branch (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_ld_st_imm_offset	gdb/arm-tdep.c	/^thumb_record_ld_st_imm_offset (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_ld_st_reg_offset	gdb/arm-tdep.c	/^thumb_record_ld_st_reg_offset (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_ld_st_stack	gdb/arm-tdep.c	/^thumb_record_ld_st_stack (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_ldm_stm_swi	gdb/arm-tdep.c	/^thumb_record_ldm_stm_swi (insn_decode_record *thumb_insn_r)                $/;"	f	file:
thumb_record_misc	gdb/arm-tdep.c	/^thumb_record_misc (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_record_shift_add_sub	gdb/arm-tdep.c	/^thumb_record_shift_add_sub (insn_decode_record *thumb_insn_r)$/;"	f	file:
thumb_refcount	bfd/elf32-arm.c	/^  bfd_signed_vma thumb_refcount;$/;"	m	struct:arm_plt_info	file:
thumb_scan_prologue	gdb/arm-tdep.c	/^thumb_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR prev_pc,$/;"	f	file:
thumb_stack_frame_destroyed_p	gdb/arm-tdep.c	/^thumb_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
thunk_size	bfd/coff-mcore.c	/^  long int			thunk_size;$/;"	m	struct:coff_mcore_link_hash_table	file:
thunk_size	bfd/coff-ppc.c	/^long int thunk_size;$/;"	v
ti	gdb/testsuite/gdb.base/call-sc.c	/^typedef int ti;$/;"	t	file:
ti	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef int ti;$/;"	t	file:
ti	gdb/testsuite/gdb.base/structs.c	/^typedef int ti;$/;"	t	file:
ti	include/coff/sym.h	/^	TIR	ti;		\/* type information record *\/$/;"	m	union:__anon1571
tiNil	include/coff/sym.h	288;"	d
ti_db_suspended	gdb/nat/glibc_thread_db.h	/^  unsigned char ti_db_suspended;	\/* Nonzero if suspended by debugger. *\/$/;"	m	struct:td_thrinfo
ti_events	gdb/nat/glibc_thread_db.h	/^  td_thr_events_t ti_events;		\/* Set of enabled events.  *\/$/;"	m	struct:td_thrinfo
ti_flags	gdb/nat/glibc_thread_db.h	/^  short int ti_flags;			\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_lid	gdb/nat/glibc_thread_db.h	/^  lwpid_t ti_lid;			\/* Kernel PID for this thread.  *\/$/;"	m	struct:td_thrinfo
ti_pc	gdb/nat/glibc_thread_db.h	/^  intptr_t ti_pc;			\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_pending	gdb/nat/glibc_thread_db.h	/^  sigset_t ti_pending;			\/* Set of pending signals.  *\/$/;"	m	struct:td_thrinfo
ti_pirecflag	gdb/nat/glibc_thread_db.h	/^  unsigned char ti_pirecflag;		\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_preemptflag	gdb/nat/glibc_thread_db.h	/^  unsigned char ti_preemptflag;		\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_pri	gdb/nat/glibc_thread_db.h	/^  int ti_pri;				\/* Thread priority.  *\/$/;"	m	struct:td_thrinfo
ti_ro_area	gdb/nat/glibc_thread_db.h	/^  psaddr_t ti_ro_area;			\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_ro_size	gdb/nat/glibc_thread_db.h	/^  int ti_ro_size;			\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_sigmask	gdb/nat/glibc_thread_db.h	/^  sigset_t ti_sigmask;			\/* Signal mask.  *\/$/;"	m	struct:td_thrinfo
ti_sp	gdb/nat/glibc_thread_db.h	/^  intptr_t ti_sp;			\/* Unused.  *\/$/;"	m	struct:td_thrinfo
ti_startfunc	gdb/nat/glibc_thread_db.h	/^  psaddr_t ti_startfunc;		\/* Start function passed to$/;"	m	struct:td_thrinfo
ti_state	gdb/nat/glibc_thread_db.h	/^  td_thr_state_e ti_state;		\/* Thread state.  *\/$/;"	m	struct:td_thrinfo
ti_stkbase	gdb/nat/glibc_thread_db.h	/^  psaddr_t ti_stkbase;			\/* Base of thread's stack.  *\/$/;"	m	struct:td_thrinfo
ti_stksize	gdb/nat/glibc_thread_db.h	/^  long int ti_stksize;			\/* Size of thread's stack.  *\/$/;"	m	struct:td_thrinfo
ti_ta_p	gdb/nat/glibc_thread_db.h	/^  td_thragent_t *ti_ta_p;		\/* Process handle.  *\/$/;"	m	struct:td_thrinfo
ti_tid	gdb/nat/glibc_thread_db.h	/^  thread_t ti_tid;			\/* Thread ID returned by$/;"	m	struct:td_thrinfo
ti_tls	gdb/nat/glibc_thread_db.h	/^  char *ti_tls;				\/* Pointer to thread-local data.  *\/$/;"	m	struct:td_thrinfo
ti_traceme	gdb/nat/glibc_thread_db.h	/^  unsigned char ti_traceme;		\/* Nonzero if event reporting$/;"	m	struct:td_thrinfo
ti_type	gdb/nat/glibc_thread_db.h	/^  td_thr_type_e ti_type;		\/* Type of the thread (system vs$/;"	m	struct:td_thrinfo
ti_user_flags	gdb/nat/glibc_thread_db.h	/^  unsigned int ti_user_flags;		\/* Unused.  *\/$/;"	m	struct:td_thrinfo
tic30_aout_backend_data	bfd/aout-tic30.c	/^static const struct aout_backend_data tic30_aout_backend_data =$/;"	v	typeref:struct:aout_backend_data	file:
tic30_aout_callback	bfd/aout-tic30.c	/^tic30_aout_callback (bfd *abfd)$/;"	f	file:
tic30_aout_final_link_relocate	bfd/aout-tic30.c	/^tic30_aout_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
tic30_aout_fix_16	bfd/aout-tic30.c	/^tic30_aout_fix_16 (bfd *abfd,$/;"	f	file:
tic30_aout_fix_32	bfd/aout-tic30.c	/^tic30_aout_fix_32 (bfd *abfd,$/;"	f	file:
tic30_aout_fix_pcrel_16	bfd/aout-tic30.c	/^tic30_aout_fix_pcrel_16 (bfd *abfd,$/;"	f	file:
tic30_aout_howto_table	bfd/aout-tic30.c	/^reloc_howto_type tic30_aout_howto_table[] =$/;"	v
tic30_aout_machine_type	bfd/aout-tic30.c	/^tic30_aout_machine_type (enum bfd_architecture arch,$/;"	f	file:
tic30_aout_object_p	bfd/aout-tic30.c	/^tic30_aout_object_p (bfd *abfd)$/;"	f	file:
tic30_aout_reloc_howto	bfd/aout-tic30.c	/^tic30_aout_reloc_howto (bfd *abfd,$/;"	f	file:
tic30_aout_reloc_name_lookup	bfd/aout-tic30.c	/^tic30_aout_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic30_aout_reloc_type_lookup	bfd/aout-tic30.c	/^tic30_aout_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic30_aout_relocate_contents	bfd/aout-tic30.c	/^tic30_aout_relocate_contents (reloc_howto_type *howto,$/;"	f	file:
tic30_aout_set_arch_mach	bfd/aout-tic30.c	/^tic30_aout_set_arch_mach (bfd *abfd,$/;"	f	file:
tic30_aout_set_sizes	bfd/aout-tic30.c	/^tic30_aout_set_sizes (bfd *abfd)$/;"	f	file:
tic30_aout_vec	bfd/aout-tic30.c	/^const bfd_target tic30_aout_vec =$/;"	v
tic30_aout_write_object_contents	bfd/aout-tic30.c	/^tic30_aout_write_object_contents (bfd *abfd)$/;"	f	file:
tic30_coff_howto_table	bfd/coff-tic30.c	/^reloc_howto_type tic30_coff_howto_table[] =$/;"	v
tic30_coff_reloc_name_lookup	bfd/coff-tic30.c	/^tic30_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic30_coff_reloc_type_lookup	bfd/coff-tic30.c	/^tic30_coff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic30_coff_vec	bfd/coff-tic30.c	/^const bfd_target tic30_coff_vec =$/;"	v
tic30_indaddr_tab	include/opcode/tic30.h	/^static const ind_addr_type tic30_indaddr_tab[] = {$/;"	v
tic30_indaddrtab_end	include/opcode/tic30.h	/^static const ind_addr_type *const tic30_indaddrtab_end$/;"	v
tic30_optab	include/opcode/tic30.h	/^static const insn_template tic30_optab[] = {$/;"	v
tic30_optab_end	include/opcode/tic30.h	/^static const insn_template *const tic30_optab_end =$/;"	v
tic30_paroptab	include/opcode/tic30.h	/^static const partemplate tic30_paroptab[] = {$/;"	v
tic30_paroptab_end	include/opcode/tic30.h	/^static const partemplate *const tic30_paroptab_end =$/;"	v
tic30_regtab	include/opcode/tic30.h	/^static const reg tic30_regtab[] = {$/;"	v
tic30_regtab_end	include/opcode/tic30.h	/^static const reg *const tic30_regtab_end$/;"	v
tic3x_num_registers	include/opcode/tic4x.h	/^const unsigned int tic3x_num_registers = (((sizeof tic3x_registers) \/ (sizeof tic3x_registers[0])) - 1);$/;"	v
tic3x_registers	include/opcode/tic4x.h	/^static const tic4x_register_t tic3x_registers[] =$/;"	v
tic4x_coff_reloc_name_lookup	bfd/coff-tic4x.c	/^tic4x_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic4x_coff_reloc_type_lookup	bfd/coff-tic4x.c	/^tic4x_coff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic4x_cond	include/opcode/tic4x.h	/^struct tic4x_cond$/;"	s
tic4x_cond_t	include/opcode/tic4x.h	/^typedef struct tic4x_cond tic4x_cond_t;$/;"	t	typeref:struct:tic4x_cond
tic4x_conds	include/opcode/tic4x.h	/^static const tic4x_cond_t tic4x_conds[] =$/;"	v
tic4x_disassemble	opcodes/tic4x-dis.c	/^tic4x_disassemble (unsigned long pc,$/;"	f	file:
tic4x_dp	opcodes/tic4x-dis.c	/^static int tic4x_dp = 0;$/;"	v	file:
tic4x_hash_opcode	opcodes/tic4x-dis.c	/^tic4x_hash_opcode (tic4x_inst_t **optable,$/;"	f	file:
tic4x_hash_opcode_special	opcodes/tic4x-dis.c	/^tic4x_hash_opcode_special (tic4x_inst_t **optable_special,$/;"	f	file:
tic4x_howto_table	bfd/coff-tic4x.c	/^reloc_howto_type tic4x_howto_table[] =$/;"	v
tic4x_indirect	include/opcode/tic4x.h	/^struct tic4x_indirect$/;"	s
tic4x_indirect_t	include/opcode/tic4x.h	/^typedef struct tic4x_indirect tic4x_indirect_t;$/;"	t	typeref:struct:tic4x_indirect
tic4x_indirects	include/opcode/tic4x.h	/^static const tic4x_indirect_t tic4x_indirects[] =$/;"	v
tic4x_inst	include/opcode/tic4x.h	/^struct tic4x_inst$/;"	s
tic4x_inst_t	include/opcode/tic4x.h	/^typedef struct tic4x_inst tic4x_inst_t;$/;"	t	typeref:struct:tic4x_inst
tic4x_insts	include/opcode/tic4x.h	/^static const tic4x_inst_t tic4x_insts[] =$/;"	v
tic4x_lookup_howto	bfd/coff-tic4x.c	/^tic4x_lookup_howto (bfd *abfd,$/;"	f	file:
tic4x_num_conds	include/opcode/tic4x.h	/^const unsigned int tic4x_num_conds = (((sizeof tic4x_conds) \/ (sizeof tic4x_conds[0])) - 1);$/;"	v
tic4x_num_indirects	include/opcode/tic4x.h	/^const unsigned int tic4x_num_indirects = (((sizeof tic4x_indirects) \/ (sizeof tic4x_indirects[0])) - 1);$/;"	v
tic4x_num_insts	include/opcode/tic4x.h	/^const unsigned int tic4x_num_insts = (((sizeof tic4x_insts) \/ (sizeof tic4x_insts[0])) - 1);$/;"	v
tic4x_num_registers	include/opcode/tic4x.h	/^const unsigned int tic4x_num_registers = (((sizeof tic4x_registers) \/ (sizeof tic4x_registers[0])) - 1);$/;"	v
tic4x_pc_offset	opcodes/tic4x-dis.c	/^tic4x_pc_offset (unsigned int op)$/;"	f	file:
tic4x_print_addr	opcodes/tic4x-dis.c	/^tic4x_print_addr (struct disassemble_info *info, unsigned long addr)$/;"	f	file:
tic4x_print_char	opcodes/tic4x-dis.c	/^tic4x_print_char (struct disassemble_info * info, char ch)$/;"	f	file:
tic4x_print_cond	opcodes/tic4x-dis.c	/^tic4x_print_cond (struct disassemble_info *info, unsigned int cond)$/;"	f	file:
tic4x_print_direct	opcodes/tic4x-dis.c	/^tic4x_print_direct (struct disassemble_info *info, unsigned long arg)$/;"	f	file:
tic4x_print_immed	opcodes/tic4x-dis.c	/^tic4x_print_immed (struct disassemble_info *info,$/;"	f	file:
tic4x_print_indirect	opcodes/tic4x-dis.c	/^tic4x_print_indirect (struct disassemble_info *info,$/;"	f	file:
tic4x_print_op	opcodes/tic4x-dis.c	/^tic4x_print_op (struct disassemble_info *info,$/;"	f	file:
tic4x_print_register	opcodes/tic4x-dis.c	/^tic4x_print_register (struct disassemble_info *info, unsigned long regno)$/;"	f	file:
tic4x_print_relative	opcodes/tic4x-dis.c	/^tic4x_print_relative (struct disassemble_info *info,$/;"	f	file:
tic4x_print_str	opcodes/tic4x-dis.c	/^tic4x_print_str (struct disassemble_info *info, const char *str)$/;"	f	file:
tic4x_register	include/opcode/tic4x.h	/^struct tic4x_register$/;"	s
tic4x_register_t	include/opcode/tic4x.h	/^typedef struct tic4x_register tic4x_register_t;$/;"	t	typeref:struct:tic4x_register
tic4x_registers	include/opcode/tic4x.h	/^static const tic4x_register_t tic4x_registers[] =$/;"	v
tic4x_reloc_processing	bfd/coff-tic4x.c	/^tic4x_reloc_processing (arelent *relent,$/;"	f	file:
tic4x_relocation	bfd/coff-tic4x.c	/^tic4x_relocation (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic4x_scan	bfd/cpu-tic4x.c	/^tic4x_scan (const struct bfd_arch_info *info,$/;"	f	file:
tic4x_version	opcodes/tic4x-dis.c	/^static int tic4x_version = 0;$/;"	v	file:
tic54x_coff0_beh_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff0_beh_vec =$/;"	v
tic54x_coff0_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff0_vec =$/;"	v
tic54x_coff1_beh_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff1_beh_vec =$/;"	v
tic54x_coff1_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff1_vec =$/;"	v
tic54x_coff2_beh_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff2_beh_vec =$/;"	v
tic54x_coff2_vec	bfd/coff-tic54x.c	/^const bfd_target tic54x_coff2_vec =$/;"	v
tic54x_coff_reloc_name_lookup	bfd/coff-tic54x.c	/^tic54x_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic54x_coff_reloc_type_lookup	bfd/coff-tic54x.c	/^tic54x_coff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic54x_get_insn	opcodes/tic54x-dis.c	/^tic54x_get_insn (disassemble_info *info, bfd_vma addr,$/;"	f
tic54x_getl32	bfd/coff-tic54x.c	/^tic54x_getl32 (const void *p)$/;"	f	file:
tic54x_getl_signed_32	bfd/coff-tic54x.c	/^tic54x_getl_signed_32 (const void *p)$/;"	f	file:
tic54x_howto_table	bfd/coff-tic54x.c	/^reloc_howto_type tic54x_howto_table[] =$/;"	v
tic54x_lookup_howto	bfd/coff-tic54x.c	/^tic54x_lookup_howto (bfd *abfd,$/;"	f	file:
tic54x_optab	opcodes/tic54x-opc.c	/^const insn_template tic54x_optab[] = {$/;"	v
tic54x_paroptab	opcodes/tic54x-opc.c	/^const insn_template tic54x_paroptab[] = {$/;"	v
tic54x_putl32	bfd/coff-tic54x.c	/^tic54x_putl32 (bfd_vma data, void *p)$/;"	f	file:
tic54x_reloc_processing	bfd/coff-tic54x.c	/^tic54x_reloc_processing (arelent *relent,$/;"	f	file:
tic54x_relocation	bfd/coff-tic54x.c	/^tic54x_relocation (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tic54x_set_arch_mach	bfd/coff-tic54x.c	/^tic54x_set_arch_mach (bfd *abfd,$/;"	f	file:
tic54x_set_section_contents	bfd/coff-tic54x.c	/^tic54x_set_section_contents (bfd *abfd,$/;"	f	file:
tic54x_symbol	include/opcode/tic54x.h	/^} tic54x_symbol;$/;"	t	typeref:struct:_symbol
tic54x_unknown_opcode	opcodes/tic54x-opc.c	/^const insn_template tic54x_unknown_opcode =$/;"	v
tic6x-expedite	gdb/features/Makefile	/^tic6x-expedite = A15,PC$/;"	m
tic6x-feature	gdb/features/Makefile	/^tic6x-feature = 1$/;"	m
tic6x_analyze_prologue	gdb/tic6x-tdep.c	/^tic6x_analyze_prologue (struct gdbarch *gdbarch, const CORE_ADDR start_pc,$/;"	f	file:
tic6x_arch_setup	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_arch_setup (void)$/;"	f	file:
tic6x_arg_type_alignment	gdb/tic6x-tdep.c	/^tic6x_arg_type_alignment (struct type *type)$/;"	f	file:
tic6x_bitfield	include/opcode/tic6x.h	/^} tic6x_bitfield;$/;"	t	typeref:struct:__anon1306
tic6x_bkpt_bnop_be	gdb/tic6x-linux-tdep.c	/^static const gdb_byte tic6x_bkpt_bnop_be[] = { 0x00, 0x00, 0xa1, 0x22 };$/;"	v	file:
tic6x_bkpt_bnop_le	gdb/tic6x-linux-tdep.c	/^static const gdb_byte tic6x_bkpt_bnop_le[] = { 0x22, 0xa1, 0x00, 0x00 };$/;"	v	file:
tic6x_bkpt_illegal_opcode_be	gdb/tic6x-tdep.c	/^const gdb_byte tic6x_bkpt_illegal_opcode_be[] = { 0x56, 0x45, 0x43, 0x14 };$/;"	v
tic6x_bkpt_illegal_opcode_le	gdb/tic6x-tdep.c	/^const gdb_byte tic6x_bkpt_illegal_opcode_le[] = { 0x14, 0x43, 0x45, 0x56 };$/;"	v
tic6x_breakpoint	gdb/gdbserver/linux-tic6x-low.c	/^static unsigned int tic6x_breakpoint;$/;"	v	file:
tic6x_breakpoint_at	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_breakpoint_at (CORE_ADDR where)$/;"	f	file:
tic6x_breakpoint_kind_from_pc	gdb/tic6x-tdep.c	/^tic6x_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
tic6x_breakpoint_len	gdb/gdbserver/linux-tic6x-low.c	176;"	d	file:
tic6x_cannot_fetch_register	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_cannot_fetch_register (int regno)$/;"	f	file:
tic6x_cannot_store_register	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_cannot_store_register (int regno)$/;"	f	file:
tic6x_check_fetch_packet_header	opcodes/tic6x-dis.c	/^tic6x_check_fetch_packet_header (unsigned char *fp,$/;"	f	file:
tic6x_coding_areg	include/opcode/tic6x.h	/^    tic6x_coding_areg,$/;"	e	enum:__anon1315
tic6x_coding_crhi	include/opcode/tic6x.h	/^    tic6x_coding_crhi,$/;"	e	enum:__anon1315
tic6x_coding_crlo	include/opcode/tic6x.h	/^    tic6x_coding_crlo,$/;"	e	enum:__anon1315
tic6x_coding_cst_s3i	include/opcode/tic6x.h	/^    tic6x_coding_cst_s3i,$/;"	e	enum:__anon1315
tic6x_coding_data_fu	include/opcode/tic6x.h	/^    tic6x_coding_data_fu,$/;"	e	enum:__anon1315
tic6x_coding_fcyc	include/opcode/tic6x.h	/^    tic6x_coding_fcyc,$/;"	e	enum:__anon1315
tic6x_coding_field	include/opcode/tic6x.h	/^} tic6x_coding_field;$/;"	t	typeref:struct:__anon1316
tic6x_coding_fstg	include/opcode/tic6x.h	/^    tic6x_coding_fstg,$/;"	e	enum:__anon1315
tic6x_coding_fu	include/opcode/tic6x.h	/^    tic6x_coding_fu,$/;"	e	enum:__anon1315
tic6x_coding_lcst_high16	include/opcode/tic6x.h	/^    tic6x_coding_lcst_high16,$/;"	e	enum:__anon1315
tic6x_coding_lcst_low16	include/opcode/tic6x.h	/^    tic6x_coding_lcst_low16,$/;"	e	enum:__anon1315
tic6x_coding_mem_mode	include/opcode/tic6x.h	/^    tic6x_coding_mem_mode,$/;"	e	enum:__anon1315
tic6x_coding_mem_offset	include/opcode/tic6x.h	/^    tic6x_coding_mem_offset,$/;"	e	enum:__anon1315
tic6x_coding_mem_offset_minus_one	include/opcode/tic6x.h	/^    tic6x_coding_mem_offset_minus_one,$/;"	e	enum:__anon1315
tic6x_coding_mem_offset_minus_one_noscale	include/opcode/tic6x.h	/^    tic6x_coding_mem_offset_minus_one_noscale,$/;"	e	enum:__anon1315
tic6x_coding_mem_offset_noscale	include/opcode/tic6x.h	/^    tic6x_coding_mem_offset_noscale,$/;"	e	enum:__anon1315
tic6x_coding_method	include/opcode/tic6x.h	/^  } tic6x_coding_method;$/;"	t	typeref:enum:__anon1315
tic6x_coding_pcrel	include/opcode/tic6x.h	/^    tic6x_coding_pcrel,$/;"	e	enum:__anon1315
tic6x_coding_pcrel_half	include/opcode/tic6x.h	/^    tic6x_coding_pcrel_half,$/;"	e	enum:__anon1315
tic6x_coding_pcrel_half_unsigned	include/opcode/tic6x.h	/^    tic6x_coding_pcrel_half_unsigned,$/;"	e	enum:__anon1315
tic6x_coding_reg	include/opcode/tic6x.h	/^    tic6x_coding_reg,$/;"	e	enum:__anon1315
tic6x_coding_reg_ptr	include/opcode/tic6x.h	/^    tic6x_coding_reg_ptr,$/;"	e	enum:__anon1315
tic6x_coding_reg_shift	include/opcode/tic6x.h	/^    tic6x_coding_reg_shift,$/;"	e	enum:__anon1315
tic6x_coding_reg_unused	include/opcode/tic6x.h	/^    tic6x_coding_reg_unused,$/;"	e	enum:__anon1315
tic6x_coding_regpair_lsb	include/opcode/tic6x.h	/^    tic6x_coding_regpair_lsb,$/;"	e	enum:__anon1315
tic6x_coding_regpair_msb	include/opcode/tic6x.h	/^    tic6x_coding_regpair_msb,$/;"	e	enum:__anon1315
tic6x_coding_rside	include/opcode/tic6x.h	/^    tic6x_coding_rside$/;"	e	enum:__anon1315
tic6x_coding_scaled	include/opcode/tic6x.h	/^    tic6x_coding_scaled,$/;"	e	enum:__anon1315
tic6x_coding_scst	include/opcode/tic6x.h	/^    tic6x_coding_scst,$/;"	e	enum:__anon1315
tic6x_coding_scst_l3i	include/opcode/tic6x.h	/^    tic6x_coding_scst_l3i,$/;"	e	enum:__anon1315
tic6x_coding_scst_negate	include/opcode/tic6x.h	/^    tic6x_coding_scst_negate,$/;"	e	enum:__anon1315
tic6x_coding_spmask	include/opcode/tic6x.h	/^    tic6x_coding_spmask,$/;"	e	enum:__anon1315
tic6x_coding_ucst	include/opcode/tic6x.h	/^    tic6x_coding_ucst,$/;"	e	enum:__anon1315
tic6x_coding_ucst_minus_one	include/opcode/tic6x.h	/^    tic6x_coding_ucst_minus_one,$/;"	e	enum:__anon1315
tic6x_coding_ulcst_dpr_byte	include/opcode/tic6x.h	/^    tic6x_coding_ulcst_dpr_byte,$/;"	e	enum:__anon1315
tic6x_coding_ulcst_dpr_half	include/opcode/tic6x.h	/^    tic6x_coding_ulcst_dpr_half,$/;"	e	enum:__anon1315
tic6x_coding_ulcst_dpr_word	include/opcode/tic6x.h	/^    tic6x_coding_ulcst_dpr_word,$/;"	e	enum:__anon1315
tic6x_coding_xpath	include/opcode/tic6x.h	/^    tic6x_coding_xpath,$/;"	e	enum:__anon1315
tic6x_collect_register	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_collect_register (struct regcache *regcache, int regno,$/;"	f	file:
tic6x_condition_true	gdb/tic6x-tdep.c	/^tic6x_condition_true (struct regcache *regcache, unsigned long inst)$/;"	f	file:
tic6x_create_target_description	gdb/arch/tic6x.c	/^tic6x_create_target_description (enum c6x_feature feature)$/;"	f
tic6x_ctrl	include/opcode/tic6x.h	/^} tic6x_ctrl;$/;"	t	typeref:struct:__anon1318
tic6x_ctrl_id	include/opcode/tic6x.h	/^  } tic6x_ctrl_id;$/;"	t	typeref:enum:__anon1319
tic6x_ctrl_max	include/opcode/tic6x.h	/^    tic6x_ctrl_max$/;"	e	enum:__anon1319
tic6x_ctrl_table	opcodes/tic6x-dis.c	/^const tic6x_ctrl tic6x_ctrl_table[tic6x_ctrl_max] =$/;"	v
tic6x_dummy_id	gdb/tic6x-tdep.c	/^tic6x_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
tic6x_dwarf2_frame_init_reg	gdb/tic6x-tdep.c	/^tic6x_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,$/;"	f	file:
tic6x_elf_scom_section	bfd/elf32-tic6x.c	/^static asection tic6x_elf_scom_section;$/;"	v	file:
tic6x_elf_scom_symbol	bfd/elf32-tic6x.c	/^static asymbol  tic6x_elf_scom_symbol;$/;"	v	file:
tic6x_elf_scom_symbol_ptr	bfd/elf32-tic6x.c	/^static asymbol  *tic6x_elf_scom_symbol_ptr;$/;"	v	file:
tic6x_exidx_sec	bfd/elf32-tic6x.c	/^      asection *tic6x_exidx_sec;$/;"	m	struct:_tic6x_elf_section_data::__anon1002::__anon1003	file:
tic6x_extract_16	opcodes/tic6x-dis.c	/^tic6x_extract_16 (unsigned char *p, tic6x_fetch_packet_header *header,$/;"	f	file:
tic6x_extract_32	opcodes/tic6x-dis.c	/^tic6x_extract_32 (unsigned char *p, struct disassemble_info *info)$/;"	f	file:
tic6x_extract_return_value	gdb/tic6x-tdep.c	/^tic6x_extract_return_value (struct type *valtype, struct regcache *regcache,$/;"	f	file:
tic6x_extract_signed_field	gdb/tic6x-tdep.c	/^tic6x_extract_signed_field (int value, int low_bit, int bits)$/;"	f	file:
tic6x_fetch_instruction	gdb/tic6x-tdep.c	/^tic6x_fetch_instruction (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
tic6x_fetch_packet_header	include/opcode/tic6x.h	/^} tic6x_fetch_packet_header;$/;"	t	typeref:struct:__anon1322
tic6x_field_baseR	include/opcode/tic6x.h	/^    tic6x_field_baseR,$/;"	e	enum:__anon1305
tic6x_field_bits	opcodes/tic6x-dis.c	/^tic6x_field_bits (unsigned int opcode, const tic6x_insn_field *field)$/;"	f	file:
tic6x_field_cc	include/opcode/tic6x.h	/^    tic6x_field_cc,$/;"	e	enum:__anon1305
tic6x_field_creg	include/opcode/tic6x.h	/^    tic6x_field_creg,$/;"	e	enum:__anon1305
tic6x_field_cst	include/opcode/tic6x.h	/^    tic6x_field_cst,$/;"	e	enum:__anon1305
tic6x_field_csta	include/opcode/tic6x.h	/^    tic6x_field_csta,$/;"	e	enum:__anon1305
tic6x_field_cstb	include/opcode/tic6x.h	/^    tic6x_field_cstb,$/;"	e	enum:__anon1305
tic6x_field_dst	include/opcode/tic6x.h	/^    tic6x_field_dst,$/;"	e	enum:__anon1305
tic6x_field_dstms	include/opcode/tic6x.h	/^    tic6x_field_dstms,$/;"	e	enum:__anon1305
tic6x_field_dw	include/opcode/tic6x.h	/^    tic6x_field_dw,$/;"	e	enum:__anon1305
tic6x_field_from_fmt	opcodes/tic6x-dis.c	/^tic6x_field_from_fmt (const tic6x_insn_format *fmt, tic6x_insn_field_id field)$/;"	f
tic6x_field_fstgfcyc	include/opcode/tic6x.h	/^    tic6x_field_fstgfcyc,$/;"	e	enum:__anon1305
tic6x_field_h	include/opcode/tic6x.h	/^    tic6x_field_h,$/;"	e	enum:__anon1305
tic6x_field_ii	include/opcode/tic6x.h	/^    tic6x_field_ii,$/;"	e	enum:__anon1305
tic6x_field_mask	include/opcode/tic6x.h	/^    tic6x_field_mask,$/;"	e	enum:__anon1305
tic6x_field_mode	include/opcode/tic6x.h	/^    tic6x_field_mode,$/;"	e	enum:__anon1305
tic6x_field_n	include/opcode/tic6x.h	/^    tic6x_field_n,$/;"	e	enum:__anon1305
tic6x_field_na	include/opcode/tic6x.h	/^    tic6x_field_na,$/;"	e	enum:__anon1305
tic6x_field_offsetR	include/opcode/tic6x.h	/^    tic6x_field_offsetR,$/;"	e	enum:__anon1305
tic6x_field_op	include/opcode/tic6x.h	/^    tic6x_field_op,$/;"	e	enum:__anon1305
tic6x_field_p	include/opcode/tic6x.h	/^    tic6x_field_p,$/;"	e	enum:__anon1305
tic6x_field_ptr	include/opcode/tic6x.h	/^    tic6x_field_ptr,$/;"	e	enum:__anon1305
tic6x_field_r	include/opcode/tic6x.h	/^    tic6x_field_r,$/;"	e	enum:__anon1305
tic6x_field_s	include/opcode/tic6x.h	/^    tic6x_field_s,$/;"	e	enum:__anon1305
tic6x_field_sc	include/opcode/tic6x.h	/^    tic6x_field_sc,$/;"	e	enum:__anon1305
tic6x_field_sn	include/opcode/tic6x.h	/^    tic6x_field_sn,$/;"	e	enum:__anon1305
tic6x_field_src	include/opcode/tic6x.h	/^    tic6x_field_src,$/;"	e	enum:__anon1305
tic6x_field_src1	include/opcode/tic6x.h	/^    tic6x_field_src1,$/;"	e	enum:__anon1305
tic6x_field_src2	include/opcode/tic6x.h	/^    tic6x_field_src2,$/;"	e	enum:__anon1305
tic6x_field_srcdst	include/opcode/tic6x.h	/^    tic6x_field_srcdst,$/;"	e	enum:__anon1305
tic6x_field_srcms	include/opcode/tic6x.h	/^    tic6x_field_srcms,$/;"	e	enum:__anon1305
tic6x_field_sz	include/opcode/tic6x.h	/^    tic6x_field_sz,$/;"	e	enum:__anon1305
tic6x_field_t	include/opcode/tic6x.h	/^    tic6x_field_t,$/;"	e	enum:__anon1305
tic6x_field_unit	include/opcode/tic6x.h	/^    tic6x_field_unit,$/;"	e	enum:__anon1305
tic6x_field_width	opcodes/tic6x-dis.c	/^tic6x_field_width (const tic6x_insn_field *field)$/;"	f	file:
tic6x_field_x	include/opcode/tic6x.h	/^    tic6x_field_x,$/;"	e	enum:__anon1305
tic6x_field_y	include/opcode/tic6x.h	/^    tic6x_field_y,$/;"	e	enum:__anon1305
tic6x_field_z	include/opcode/tic6x.h	/^    tic6x_field_z$/;"	e	enum:__anon1305
tic6x_fill_gregset	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
tic6x_fixed_field	include/opcode/tic6x.h	/^} tic6x_fixed_field;$/;"	t	typeref:struct:__anon1310
tic6x_frame_align	gdb/tic6x-tdep.c	/^tic6x_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
tic6x_frame_base	gdb/tic6x-tdep.c	/^static const struct frame_base tic6x_frame_base =$/;"	v	typeref:struct:frame_base	file:
tic6x_frame_base_address	gdb/tic6x-tdep.c	/^tic6x_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
tic6x_frame_prev_register	gdb/tic6x-tdep.c	/^tic6x_frame_prev_register (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
tic6x_frame_this_id	gdb/tic6x-tdep.c	/^tic6x_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
tic6x_frame_unwind	gdb/tic6x-tdep.c	/^static const struct frame_unwind tic6x_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
tic6x_frame_unwind_cache	gdb/tic6x-tdep.c	/^tic6x_frame_unwind_cache (struct frame_info *this_frame,$/;"	f	file:
tic6x_func_unit_base	include/opcode/tic6x.h	/^  } tic6x_func_unit_base;$/;"	t	typeref:enum:__anon1311
tic6x_func_unit_d	include/opcode/tic6x.h	/^    tic6x_func_unit_d,$/;"	e	enum:__anon1311
tic6x_func_unit_l	include/opcode/tic6x.h	/^    tic6x_func_unit_l,$/;"	e	enum:__anon1311
tic6x_func_unit_m	include/opcode/tic6x.h	/^    tic6x_func_unit_m,$/;"	e	enum:__anon1311
tic6x_func_unit_nfu	include/opcode/tic6x.h	/^    tic6x_func_unit_nfu$/;"	e	enum:__anon1311
tic6x_func_unit_s	include/opcode/tic6x.h	/^    tic6x_func_unit_s,$/;"	e	enum:__anon1311
tic6x_gdbarch_init	gdb/tic6x-tdep.c	/^tic6x_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
tic6x_get_longjmp_target	gdb/tic6x-tdep.c	/^tic6x_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
tic6x_get_next_pc	gdb/tic6x-tdep.c	/^tic6x_get_next_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
tic6x_get_pc	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_get_pc (struct regcache *regcache)$/;"	f	file:
tic6x_insn_field	include/opcode/tic6x.h	/^} tic6x_insn_field;$/;"	t	typeref:struct:__anon1307
tic6x_insn_field_id	include/opcode/tic6x.h	/^  } tic6x_insn_field_id;$/;"	t	typeref:enum:__anon1305
tic6x_insn_format	include/opcode/tic6x.h	/^} tic6x_insn_format;$/;"	t	typeref:struct:__anon1308
tic6x_insn_format_id	include/opcode/tic6x.h	/^  } tic6x_insn_format_id;$/;"	t	typeref:enum:__anon1309
tic6x_insn_format_max	include/opcode/tic6x.h	/^    tic6x_insn_format_max$/;"	e	enum:__anon1309
tic6x_insn_format_nfu_s_branch_nop_cst	include/opcode/tic6x-opcode-table.h	31;"	d
tic6x_insn_format_nfu_s_branch_nop_cst	include/opcode/tic6x-opcode-table.h	3586;"	d
tic6x_insn_format_s_l_1_or_2_src	include/opcode/tic6x-opcode-table.h	33;"	d
tic6x_insn_format_s_l_1_or_2_src	include/opcode/tic6x-opcode-table.h	3587;"	d
tic6x_insn_format_table	opcodes/tic6x-dis.c	/^const tic6x_insn_format tic6x_insn_format_table[tic6x_insn_format_max] =$/;"	v
tic6x_linux_rt_sigreturn_init	gdb/tic6x-linux-tdep.c	/^tic6x_linux_rt_sigreturn_init (const struct tramp_frame *self,$/;"	f	file:
tic6x_linux_rt_sigreturn_tramp_frame	gdb/tic6x-linux-tdep.c	/^static struct tramp_frame tic6x_linux_rt_sigreturn_tramp_frame =$/;"	v	typeref:struct:tramp_frame	file:
tic6x_linux_syscall_next_pc	gdb/tic6x-linux-tdep.c	/^tic6x_linux_syscall_next_pc (struct frame_info *frame)$/;"	f	file:
tic6x_make_stub_cache	gdb/tic6x-tdep.c	/^tic6x_make_stub_cache (struct frame_info *this_frame)$/;"	f	file:
tic6x_opcode	include/opcode/tic6x.h	/^} tic6x_opcode;$/;"	t	typeref:struct:__anon1320
tic6x_opcode_id	include/opcode/tic6x.h	/^  } tic6x_opcode_id;$/;"	t	typeref:enum:__anon1321
tic6x_opcode_list	include/opcode/tic6x.h	/^} tic6x_opcode_list;$/;"	t	typeref:struct:tic6x_opcode_list_tag
tic6x_opcode_list_tag	include/opcode/tic6x.h	/^typedef struct tic6x_opcode_list_tag$/;"	s
tic6x_opcode_max	include/opcode/tic6x.h	/^    tic6x_opcode_max$/;"	e	enum:__anon1321
tic6x_opcode_table	opcodes/tic6x-dis.c	/^const tic6x_opcode tic6x_opcode_table[tic6x_opcode_max] =$/;"	v
tic6x_operand_areg	include/opcode/tic6x.h	/^    tic6x_operand_areg,$/;"	e	enum:__anon1312
tic6x_operand_asm_const	include/opcode/tic6x.h	/^    tic6x_operand_asm_const,$/;"	e	enum:__anon1312
tic6x_operand_b15reg	include/opcode/tic6x.h	/^    tic6x_operand_b15reg,$/;"	e	enum:__anon1312
tic6x_operand_ctrl	include/opcode/tic6x.h	/^    tic6x_operand_ctrl,$/;"	e	enum:__anon1312
tic6x_operand_dreg	include/opcode/tic6x.h	/^    tic6x_operand_dreg,$/;"	e	enum:__anon1312
tic6x_operand_dregpair	include/opcode/tic6x.h	/^    tic6x_operand_dregpair,$/;"	e	enum:__anon1312
tic6x_operand_form	include/opcode/tic6x.h	/^  } tic6x_operand_form;$/;"	t	typeref:enum:__anon1312
tic6x_operand_func_unit	include/opcode/tic6x.h	/^    tic6x_operand_func_unit,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_0	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_0,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_1	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_1,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_16	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_16,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_24	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_24,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_31	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_31$/;"	e	enum:__anon1312
tic6x_operand_hw_const_5	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_5,$/;"	e	enum:__anon1312
tic6x_operand_hw_const_minus_1	include/opcode/tic6x.h	/^    tic6x_operand_hw_const_minus_1,$/;"	e	enum:__anon1312
tic6x_operand_ilc	include/opcode/tic6x.h	/^	tic6x_operand_ilc,$/;"	e	enum:__anon1312
tic6x_operand_info	include/opcode/tic6x.h	/^} tic6x_operand_info;$/;"	t	typeref:struct:__anon1314
tic6x_operand_irp	include/opcode/tic6x.h	/^    tic6x_operand_irp,$/;"	e	enum:__anon1312
tic6x_operand_link_const	include/opcode/tic6x.h	/^    tic6x_operand_link_const,$/;"	e	enum:__anon1312
tic6x_operand_mem_deref	include/opcode/tic6x.h	/^    tic6x_operand_mem_deref,$/;"	e	enum:__anon1312
tic6x_operand_mem_long	include/opcode/tic6x.h	/^    tic6x_operand_mem_long,$/;"	e	enum:__anon1312
tic6x_operand_mem_ndw	include/opcode/tic6x.h	/^    tic6x_operand_mem_ndw,$/;"	e	enum:__anon1312
tic6x_operand_mem_short	include/opcode/tic6x.h	/^    tic6x_operand_mem_short,$/;"	e	enum:__anon1312
tic6x_operand_nrp	include/opcode/tic6x.h	/^    tic6x_operand_nrp,$/;"	e	enum:__anon1312
tic6x_operand_reg	include/opcode/tic6x.h	/^    tic6x_operand_reg,$/;"	e	enum:__anon1312
tic6x_operand_reg_bside	include/opcode/tic6x.h	/^    tic6x_operand_reg_bside,$/;"	e	enum:__anon1312
tic6x_operand_reg_bside_nors	include/opcode/tic6x.h	/^    tic6x_operand_reg_bside_nors,$/;"	e	enum:__anon1312
tic6x_operand_reg_nors	include/opcode/tic6x.h	/^    tic6x_operand_reg_nors,$/;"	e	enum:__anon1312
tic6x_operand_regpair	include/opcode/tic6x.h	/^    tic6x_operand_regpair,$/;"	e	enum:__anon1312
tic6x_operand_retreg	include/opcode/tic6x.h	/^    tic6x_operand_retreg,$/;"	e	enum:__anon1312
tic6x_operand_treg	include/opcode/tic6x.h	/^    tic6x_operand_treg,$/;"	e	enum:__anon1312
tic6x_operand_tregpair	include/opcode/tic6x.h	/^    tic6x_operand_tregpair,$/;"	e	enum:__anon1312
tic6x_operand_xreg	include/opcode/tic6x.h	/^    tic6x_operand_xreg,$/;"	e	enum:__anon1312
tic6x_operand_xregpair	include/opcode/tic6x.h	/^    tic6x_operand_xregpair,$/;"	e	enum:__anon1312
tic6x_operand_zreg	include/opcode/tic6x.h	/^    tic6x_operand_zreg,$/;"	e	enum:__anon1312
tic6x_pipeline_1616_m	include/opcode/tic6x.h	/^    tic6x_pipeline_1616_m,$/;"	e	enum:__anon1317
tic6x_pipeline_1cycle	include/opcode/tic6x.h	/^    tic6x_pipeline_1cycle,$/;"	e	enum:__anon1317
tic6x_pipeline_2cycle_dp	include/opcode/tic6x.h	/^    tic6x_pipeline_2cycle_dp,$/;"	e	enum:__anon1317
tic6x_pipeline_4cycle	include/opcode/tic6x.h	/^    tic6x_pipeline_4cycle,$/;"	e	enum:__anon1317
tic6x_pipeline_addsubdp	include/opcode/tic6x.h	/^    tic6x_pipeline_addsubdp,$/;"	e	enum:__anon1317
tic6x_pipeline_branch	include/opcode/tic6x.h	/^    tic6x_pipeline_branch,$/;"	e	enum:__anon1317
tic6x_pipeline_dpcmp	include/opcode/tic6x.h	/^    tic6x_pipeline_dpcmp,$/;"	e	enum:__anon1317
tic6x_pipeline_intdp	include/opcode/tic6x.h	/^    tic6x_pipeline_intdp,$/;"	e	enum:__anon1317
tic6x_pipeline_load	include/opcode/tic6x.h	/^    tic6x_pipeline_load,$/;"	e	enum:__anon1317
tic6x_pipeline_mpydp	include/opcode/tic6x.h	/^    tic6x_pipeline_mpydp,$/;"	e	enum:__anon1317
tic6x_pipeline_mpyi	include/opcode/tic6x.h	/^    tic6x_pipeline_mpyi,$/;"	e	enum:__anon1317
tic6x_pipeline_mpyid	include/opcode/tic6x.h	/^    tic6x_pipeline_mpyid,$/;"	e	enum:__anon1317
tic6x_pipeline_mpysp2dp	include/opcode/tic6x.h	/^    tic6x_pipeline_mpysp2dp$/;"	e	enum:__anon1317
tic6x_pipeline_mpyspdp	include/opcode/tic6x.h	/^    tic6x_pipeline_mpyspdp,$/;"	e	enum:__anon1317
tic6x_pipeline_mul_ext	include/opcode/tic6x.h	/^    tic6x_pipeline_mul_ext,$/;"	e	enum:__anon1317
tic6x_pipeline_nop	include/opcode/tic6x.h	/^    tic6x_pipeline_nop,$/;"	e	enum:__anon1317
tic6x_pipeline_store	include/opcode/tic6x.h	/^    tic6x_pipeline_store,$/;"	e	enum:__anon1317
tic6x_pipeline_type	include/opcode/tic6x.h	/^  } tic6x_pipeline_type;$/;"	t	typeref:enum:__anon1317
tic6x_push_dummy_call	gdb/tic6x-tdep.c	/^tic6x_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
tic6x_read_description	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_read_description (enum c6x_feature feature)$/;"	f	file:
tic6x_register	gdb/gdbserver/linux-tic6x-low.c	/^union tic6x_register$/;"	u	file:
tic6x_register_name	gdb/tic6x-tdep.c	/^tic6x_register_name (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tic6x_register_names	gdb/tic6x-tdep.c	/^static const char *const tic6x_register_names[] =$/;"	v	file:
tic6x_register_number	gdb/tic6x-tdep.c	/^tic6x_register_number (int reg, int side, int crosspath)$/;"	f	file:
tic6x_register_sigcontext_offset	gdb/tic6x-linux-tdep.c	/^tic6x_register_sigcontext_offset (unsigned int regnum, struct gdbarch *gdbarch)$/;"	f	file:
tic6x_register_type	gdb/tic6x-tdep.c	/^tic6x_register_type (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tic6x_regmap	gdb/gdbserver/linux-tic6x-low.c	/^static int *tic6x_regmap;$/;"	v	file:
tic6x_regmap_c62x	gdb/gdbserver/linux-tic6x-low.c	/^static int tic6x_regmap_c62x[] = {$/;"	v	file:
tic6x_regmap_c64x	gdb/gdbserver/linux-tic6x-low.c	/^static int tic6x_regmap_c64x[] = {$/;"	v	file:
tic6x_regmap_c64xp	gdb/gdbserver/linux-tic6x-low.c	/^static int tic6x_regmap_c64xp[] = {$/;"	v	file:
tic6x_regs_info	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_regs_info (void)$/;"	f	file:
tic6x_regsets	gdb/gdbserver/linux-tic6x-low.c	/^static struct regset_info tic6x_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
tic6x_regsets_info	gdb/gdbserver/linux-tic6x-low.c	/^static struct regsets_info tic6x_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
tic6x_reloc_map	bfd/elf32-tic6x.c	/^} tic6x_reloc_map;$/;"	t	typeref:struct:__anon1005	file:
tic6x_return_in_first_hidden_param_p	gdb/tic6x-tdep.c	/^tic6x_return_in_first_hidden_param_p (struct gdbarch *gdbarch,$/;"	f	file:
tic6x_return_value	gdb/tic6x-tdep.c	/^tic6x_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
tic6x_rw	include/opcode/tic6x.h	/^  } tic6x_rw;$/;"	t	typeref:enum:__anon1313
tic6x_rw_none	include/opcode/tic6x.h	/^    tic6x_rw_none,$/;"	e	enum:__anon1313
tic6x_rw_read	include/opcode/tic6x.h	/^    tic6x_rw_read,$/;"	e	enum:__anon1313
tic6x_rw_read_write	include/opcode/tic6x.h	/^    tic6x_rw_read_write$/;"	e	enum:__anon1313
tic6x_rw_write	include/opcode/tic6x.h	/^    tic6x_rw_write,$/;"	e	enum:__anon1313
tic6x_set_pc	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
tic6x_setup_default	gdb/tic6x-tdep.c	/^tic6x_setup_default (struct tic6x_unwind_cache *cache)$/;"	f	file:
tic6x_skip_prologue	gdb/tic6x-tdep.c	/^tic6x_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
tic6x_software_single_step	gdb/tic6x-tdep.c	/^tic6x_software_single_step (struct regcache *regcache)$/;"	f	file:
tic6x_stack_frame_destroyed_p	gdb/tic6x-tdep.c	/^tic6x_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
tic6x_store_gregset	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
tic6x_store_return_value	gdb/tic6x-tdep.c	/^tic6x_store_return_value (struct type *valtype, struct regcache *regcache,$/;"	f	file:
tic6x_stub_this_id	gdb/tic6x-tdep.c	/^tic6x_stub_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
tic6x_stub_unwind	gdb/tic6x-tdep.c	/^static const struct frame_unwind tic6x_stub_unwind =$/;"	v	typeref:struct:frame_unwind	file:
tic6x_stub_unwind_sniffer	gdb/tic6x-tdep.c	/^tic6x_stub_unwind_sniffer (const struct frame_unwind *self,$/;"	f	file:
tic6x_supply_register	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_supply_register (struct regcache *regcache, int regno,$/;"	f	file:
tic6x_supports_hardware_single_step	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_supports_hardware_single_step (void)$/;"	f	file:
tic6x_sw_breakpoint_from_kind	gdb/gdbserver/linux-tic6x-low.c	/^tic6x_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
tic6x_sw_breakpoint_from_kind	gdb/tic6x-tdep.c	/^tic6x_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
tic6x_uclinux_init_abi	gdb/tic6x-linux-tdep.c	/^tic6x_uclinux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
tic6x_unwind_cache	gdb/tic6x-tdep.c	/^struct tic6x_unwind_cache$/;"	s	file:
tic6x_unwind_edit_type	bfd/elf32-tic6x.c	/^tic6x_unwind_edit_type;$/;"	t	typeref:enum:__anon1001	file:
tic6x_unwind_pc	gdb/tic6x-tdep.c	/^tic6x_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
tic6x_unwind_sp	gdb/tic6x-tdep.c	/^tic6x_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
tic6x_unwind_table_edit	bfd/elf32-tic6x.c	/^tic6x_unwind_table_edit;$/;"	t	typeref:struct:tic6x_unwind_table_edit	file:
tic6x_unwind_table_edit	bfd/elf32-tic6x.c	/^typedef struct tic6x_unwind_table_edit$/;"	s	file:
tic6x_usrregs_info	gdb/gdbserver/linux-tic6x-low.c	/^static struct usrregs_info tic6x_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
tic80_howto_table	bfd/coff-tic80.c	/^static reloc_howto_type tic80_howto_table[] =$/;"	v	file:
tic80_next_predefined_symbol	opcodes/tic80-opc.c	/^tic80_next_predefined_symbol (const struct predefined_symbol *pdsp)$/;"	f
tic80_num_opcodes	opcodes/tic80-opc.c	/^const int tic80_num_opcodes = sizeof (tic80_opcodes) \/ sizeof (tic80_opcodes[0]);$/;"	v
tic80_num_operands	opcodes/tic80-opc.c	/^const int tic80_num_operands = sizeof (tic80_operands)\/sizeof(*tic80_operands);$/;"	v
tic80_num_predefined_symbols	opcodes/tic80-opc.c	/^const int tic80_num_predefined_symbols = sizeof (tic80_predefined_symbols) \/ sizeof (struct predefined_symbol);$/;"	v
tic80_opcode	include/opcode/tic80.h	/^struct tic80_opcode$/;"	s
tic80_opcodes	opcodes/tic80-opc.c	/^const struct tic80_opcode tic80_opcodes[] = {$/;"	v	typeref:struct:tic80_opcode
tic80_operand	include/opcode/tic80.h	/^struct tic80_operand$/;"	s
tic80_operands	opcodes/tic80-opc.c	/^const struct tic80_operand tic80_operands[] =$/;"	v	typeref:struct:tic80_operand
tic80_predefined_symbols	opcodes/tic80-opc.c	/^const struct predefined_symbol tic80_predefined_symbols[] =$/;"	v	typeref:struct:predefined_symbol
tic80_symbol_to_value	opcodes/tic80-opc.c	/^tic80_symbol_to_value (char *name, int symbol_class)$/;"	f
tic80_value_to_symbol	opcodes/tic80-opc.c	/^tic80_value_to_symbol (int val, int symbol_class)$/;"	f
tick_arglist	gdb/ada-exp.y	/^tick_arglist :			%prec '('$/;"	l
tick_tock	gdb/testsuite/gdb.python/py-pp-integral.c	/^tick_tock (time_t *t)$/;"	f	file:
tick_tock	gdb/testsuite/gdb.python/py-pp-re-notag.c	/^tick_tock (time_t *t)$/;"	f	file:
ticks	sim/mcore/sim-main.h	/^  int ticks;$/;"	m	struct:_sim_cpu
ticks	sim/sh/sim-main.h	/^    int ticks;$/;"	m	struct:__anon488::__anon489
ticoff0_bad_format_hook	bfd/coffcode.h	/^ticoff0_bad_format_hook (bfd *abfd ATTRIBUTE_UNUSED, void * filehdr)$/;"	f
ticoff0_swap_table	bfd/coffcode.h	/^static bfd_coff_backend_data ticoff0_swap_table =$/;"	v
ticoff1_bad_format_hook	bfd/coffcode.h	/^ticoff1_bad_format_hook (bfd *abfd ATTRIBUTE_UNUSED, void * filehdr)$/;"	f
ticoff1_swap_table	bfd/coffcode.h	/^static bfd_coff_backend_data ticoff1_swap_table =$/;"	v
ticoff_bfd_is_local_label_name	bfd/coff-tic4x.c	/^ticoff_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
ticoff_bfd_is_local_label_name	bfd/coff-tic54x.c	/^ticoff_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tid	gdb/aix-thread.c	/^  pthdb_tid_t tid;			\/* kernel thread id *\/$/;"	m	struct:private_thread_info	file:
tid	gdb/aix-thread.c	/^  pthdb_tid_t tid;$/;"	m	struct:pd_thread	file:
tid	gdb/common/ptid.h	/^  constexpr long tid () const$/;"	f	class:ptid_t
tid	gdb/gdbserver/win32-low.h	/^  DWORD tid;$/;"	m	struct:win32_thread_info
tid	gdb/gnu-nat.h	/^    int tid;			\/* The GDB pid (actually a thread id).  *\/$/;"	m	struct:proc
tid	gdb/nto-tdep.h	/^  short tid = 0;$/;"	m	struct:nto_thread_info
tid	gdb/ppc-linux-nat.c	/^    int tid;$/;"	m	struct:thread_points	file:
tid	gdb/procfs.c	/^  int tid;			\/* Thread\/LWP id *\/$/;"	m	struct:procinfo	file:
tid_is_in_list	gdb/tid-parse.c	/^tid_is_in_list (const char *list, int default_inferior,$/;"	f
tid_is_qualified	gdb/tid-parse.c	/^tid_range_parser::tid_is_qualified () const$/;"	f	class:tid_range_parser
tid_max	gdb/testsuite/gdb.threads/tid-reuse.c	/^long tid_max = -1;$/;"	v
tid_p	gdb/common/ptid.h	/^  constexpr bool tid_p () const$/;"	f	class:ptid_t
tid_range_parser	gdb/tid-parse.c	/^tid_range_parser::tid_range_parser (const char *tidlist,$/;"	f	class:tid_range_parser
tid_range_parser	gdb/tid-parse.h	/^  tid_range_parser () {}$/;"	f	class:tid_range_parser
tid_range_parser	gdb/tid-parse.h	/^class tid_range_parser$/;"	c
tied_operand	include/opcode/aarch64.h	/^  unsigned char tied_operand;$/;"	m	struct:aarch64_opcode
tilde_additional_prefixes	readline/tilde.c	/^char **tilde_additional_prefixes = (char **)default_prefixes;$/;"	v
tilde_additional_suffixes	readline/tilde.c	/^char **tilde_additional_suffixes = (char **)default_suffixes;$/;"	v
tilde_expand	readline/tilde.c	/^tilde_expand (string)$/;"	f
tilde_expand_word	readline/tilde.c	/^tilde_expand_word (filename)$/;"	f
tilde_expansion_failure_hook	readline/tilde.c	/^tilde_hook_func_t *tilde_expansion_failure_hook = (tilde_hook_func_t *)NULL;$/;"	v
tilde_expansion_preexpansion_hook	readline/tilde.c	/^tilde_hook_func_t *tilde_expansion_preexpansion_hook = (tilde_hook_func_t *)NULL;$/;"	v
tilde_find_prefix	readline/tilde.c	/^tilde_find_prefix (string, len)$/;"	f	file:
tilde_find_suffix	readline/tilde.c	/^tilde_find_suffix (string)$/;"	f	file:
tilde_hook_func_t	readline/tilde.h	/^typedef char *tilde_hook_func_t PARAMS((char *));$/;"	t
tile_arch_setup	gdb/gdbserver/linux-tile-low.c	/^tile_arch_setup (void)$/;"	f	file:
tile_breakpoint	gdb/gdbserver/linux-tile-low.c	/^static uint64_t tile_breakpoint = 0x400b3cae70166000ULL;$/;"	v	file:
tile_breakpoint_at	gdb/gdbserver/linux-tile-low.c	/^tile_breakpoint_at (CORE_ADDR where)$/;"	f	file:
tile_breakpoint_len	gdb/gdbserver/linux-tile-low.c	72;"	d	file:
tile_bundle_bits	include/opcode/tilegx.h	/^typedef tilegx_bundle_bits tile_bundle_bits;$/;"	t
tile_bundle_bits	include/opcode/tilepro.h	/^typedef tilepro_bundle_bits tile_bundle_bits;$/;"	t
tile_cannot_fetch_register	gdb/gdbserver/linux-tile-low.c	/^tile_cannot_fetch_register (int regno)$/;"	f	file:
tile_cannot_store_register	gdb/gdbserver/linux-tile-low.c	/^tile_cannot_store_register (int regno)$/;"	f	file:
tile_fill_gregset	gdb/gdbserver/linux-tile-low.c	/^tile_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
tile_num_regs	gdb/gdbserver/linux-tile-low.c	34;"	d	file:
tile_regmap	gdb/gdbserver/linux-tile-low.c	/^static int tile_regmap[] =$/;"	v	file:
tile_regs_info	gdb/gdbserver/linux-tile-low.c	/^tile_regs_info (void)$/;"	f	file:
tile_regsets	gdb/gdbserver/linux-tile-low.c	/^static struct regset_info tile_regsets[] =$/;"	v	typeref:struct:regset_info	file:
tile_regsets_info	gdb/gdbserver/linux-tile-low.c	/^static struct regsets_info tile_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
tile_store_gregset	gdb/gdbserver/linux-tile-low.c	/^tile_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
tile_supports_hardware_single_step	gdb/gdbserver/linux-tile-low.c	/^tile_supports_hardware_single_step (void)$/;"	f	file:
tile_sw_breakpoint_from_kind	gdb/gdbserver/linux-tile-low.c	/^tile_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
tile_usrregs_info	gdb/gdbserver/linux-tile-low.c	/^static struct usrregs_info tile_usrregs_info =$/;"	v	typeref:struct:usrregs_info	file:
tilegx32_long_plt_entry	bfd/elfxx-tilegx.c	/^tilegx32_long_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilegx32_plt0_entry	bfd/elfxx-tilegx.c	/^tilegx32_plt0_entry[PLT_HEADER_SIZE] =$/;"	v	file:
tilegx32_plt_tail_entry	bfd/elfxx-tilegx.c	/^static const bfd_byte *const tilegx32_plt_tail_entry =$/;"	v	file:
tilegx32_short_plt_entry	bfd/elfxx-tilegx.c	/^tilegx32_short_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilegx64_long_plt_entry	bfd/elfxx-tilegx.c	/^tilegx64_long_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilegx64_plt0_entry	bfd/elfxx-tilegx.c	/^tilegx64_plt0_entry[PLT_HEADER_SIZE] =$/;"	v	file:
tilegx64_plt_tail_entry	bfd/elfxx-tilegx.c	/^static const bfd_byte *const tilegx64_plt_tail_entry =$/;"	v	file:
tilegx64_short_plt_entry	bfd/elfxx-tilegx.c	/^tilegx64_short_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilegx_additional_program_headers	bfd/elfxx-tilegx.c	/^tilegx_additional_program_headers (bfd *abfd,$/;"	f
tilegx_analyze_prologue	gdb/tilegx-tdep.c	/^tilegx_analyze_prologue (struct gdbarch* gdbarch,$/;"	f	file:
tilegx_break_insn	gdb/tilegx-tdep.c	/^constexpr gdb_byte tilegx_break_insn[] =$/;"	v
tilegx_breakpoint	gdb/tilegx-tdep.c	/^typedef BP_MANIPULATION (tilegx_break_insn) tilegx_breakpoint;$/;"	t	file:
tilegx_bundle_bits	include/opcode/tilegx.h	/^typedef unsigned long long tilegx_bundle_bits;$/;"	t
tilegx_bundle_decoder_fsms	opcodes/tilegx-opc.c	/^tilegx_bundle_decoder_fsms[TILEGX_NUM_PIPELINE_ENCODINGS] =$/;"	v
tilegx_cannot_reference_register	gdb/tilegx-tdep.c	/^tilegx_cannot_reference_register (struct gdbarch *gdbarch, int regno)$/;"	f	file:
tilegx_copy_bits	bfd/elfxx-tilegx.c	/^tilegx_copy_bits (bfd_byte *addr, int from, int to, int size)$/;"	f	file:
tilegx_create_func	bfd/elfxx-tilegx.c	/^typedef tilegx_bundle_bits (*tilegx_create_func)(int);$/;"	t	file:
tilegx_decoded_instruction	include/opcode/tilegx.h	/^struct tilegx_decoded_instruction$/;"	s
tilegx_dwarf2_reg_to_regnum	gdb/tilegx-tdep.c	/^tilegx_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int num)$/;"	f	file:
tilegx_elf_adjust_dynamic_symbol	bfd/elfxx-tilegx.c	/^tilegx_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f
tilegx_elf_append_rela	bfd/elfxx-tilegx.c	/^tilegx_elf_append_rela (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f	file:
tilegx_elf_check_relocs	bfd/elfxx-tilegx.c	/^tilegx_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f
tilegx_elf_copy_indirect_symbol	bfd/elfxx-tilegx.c	/^tilegx_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f
tilegx_elf_create_dynamic_sections	bfd/elfxx-tilegx.c	/^tilegx_elf_create_dynamic_sections (bfd *dynobj,$/;"	f
tilegx_elf_create_got_section	bfd/elfxx-tilegx.c	/^tilegx_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
tilegx_elf_finish_dynamic_sections	bfd/elfxx-tilegx.c	/^tilegx_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f
tilegx_elf_finish_dynamic_symbol	bfd/elfxx-tilegx.c	/^tilegx_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f
tilegx_elf_gc_mark_hook	bfd/elfxx-tilegx.c	/^tilegx_elf_gc_mark_hook (asection *sec,$/;"	f
tilegx_elf_grok_prstatus	bfd/elf32-tilegx.c	/^tilegx_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilegx_elf_grok_prstatus	bfd/elf64-tilegx.c	/^tilegx_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilegx_elf_grok_psinfo	bfd/elf32-tilegx.c	/^tilegx_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilegx_elf_grok_psinfo	bfd/elf64-tilegx.c	/^tilegx_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilegx_elf_hash_entry	bfd/elfxx-tilegx.c	798;"	d	file:
tilegx_elf_hash_table	bfd/elfxx-tilegx.c	848;"	d	file:
tilegx_elf_howto_table	bfd/elfxx-tilegx.c	/^static reloc_howto_type tilegx_elf_howto_table [] =$/;"	v	file:
tilegx_elf_howto_table2	bfd/elfxx-tilegx.c	/^static reloc_howto_type tilegx_elf_howto_table2 [] =$/;"	v	file:
tilegx_elf_link_hash_entry	bfd/elfxx-tilegx.c	/^struct tilegx_elf_link_hash_entry$/;"	s	file:
tilegx_elf_link_hash_table	bfd/elfxx-tilegx.c	/^struct tilegx_elf_link_hash_table$/;"	s	file:
tilegx_elf_link_hash_table_create	bfd/elfxx-tilegx.c	/^tilegx_elf_link_hash_table_create (bfd *abfd)$/;"	f
tilegx_elf_omit_section_dynsym	bfd/elfxx-tilegx.c	/^tilegx_elf_omit_section_dynsym (bfd *output_bfd,$/;"	f
tilegx_elf_plt_sym_val	bfd/elfxx-tilegx.c	/^tilegx_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f
tilegx_elf_r_info_32	bfd/elfxx-tilegx.c	/^tilegx_elf_r_info_32 (Elf_Internal_Rela *in_rel ATTRIBUTE_UNUSED,$/;"	f	file:
tilegx_elf_r_info_64	bfd/elfxx-tilegx.c	/^tilegx_elf_r_info_64 (Elf_Internal_Rela *in_rel ATTRIBUTE_UNUSED,$/;"	f	file:
tilegx_elf_r_symndx_32	bfd/elfxx-tilegx.c	/^tilegx_elf_r_symndx_32 (bfd_vma r_info)$/;"	f	file:
tilegx_elf_r_symndx_64	bfd/elfxx-tilegx.c	/^tilegx_elf_r_symndx_64 (bfd_vma r_info)$/;"	f	file:
tilegx_elf_relocate_section	bfd/elfxx-tilegx.c	/^tilegx_elf_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f
tilegx_elf_size_dynamic_sections	bfd/elfxx-tilegx.c	/^tilegx_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f
tilegx_elf_tls_transition	bfd/elfxx-tilegx.c	/^tilegx_elf_tls_transition (struct bfd_link_info *info, int r_type,$/;"	f	file:
tilegx_extract_return_value	gdb/tilegx-tdep.c	/^tilegx_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
tilegx_finish_dyn	bfd/elfxx-tilegx.c	/^tilegx_finish_dyn (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
tilegx_frame_align	gdb/tilegx-tdep.c	/^tilegx_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
tilegx_frame_base	gdb/tilegx-tdep.c	/^static const struct frame_base tilegx_frame_base = {$/;"	v	typeref:struct:frame_base	file:
tilegx_frame_base_address	gdb/tilegx-tdep.c	/^tilegx_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
tilegx_frame_cache	gdb/tilegx-tdep.c	/^struct tilegx_frame_cache$/;"	s	file:
tilegx_frame_cache	gdb/tilegx-tdep.c	/^tilegx_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
tilegx_frame_prev_register	gdb/tilegx-tdep.c	/^tilegx_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
tilegx_frame_this_id	gdb/tilegx-tdep.c	/^tilegx_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
tilegx_frame_unwind	gdb/tilegx-tdep.c	/^static const struct frame_unwind tilegx_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
tilegx_gdbarch_init	gdb/tilegx-tdep.c	/^tilegx_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
tilegx_get_longjmp_target	gdb/tilegx-tdep.c	/^tilegx_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)$/;"	f	file:
tilegx_info_to_howto_rela	bfd/elfxx-tilegx.c	/^tilegx_info_to_howto_rela (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
tilegx_is_x_pipeline	include/opcode/tilegx.h	1136;"	d
tilegx_iterate_over_regset_sections	gdb/tilegx-linux-tdep.c	/^tilegx_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
tilegx_linux_init_abi	gdb/tilegx-linux-tdep.c	/^tilegx_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
tilegx_linux_regmap	gdb/tilegx-linux-tdep.c	/^static const struct regcache_map_entry tilegx_linux_regmap[] =$/;"	v	typeref:struct:regcache_map_entry	file:
tilegx_linux_regset	gdb/tilegx-linux-tdep.c	/^static const struct regset tilegx_linux_regset =$/;"	v	typeref:struct:regset	file:
tilegx_linux_rt_sigframe	gdb/tilegx-linux-tdep.c	/^static const struct tramp_frame tilegx_linux_rt_sigframe =$/;"	v	typeref:struct:tramp_frame	file:
tilegx_linux_sigframe_init	gdb/tilegx-linux-tdep.c	/^tilegx_linux_sigframe_init (const struct tramp_frame *self,$/;"	f	file:
tilegx_mnemonic	include/opcode/tilegx.h	/^} tilegx_mnemonic;$/;"	t	typeref:enum:__anon1241
tilegx_num_sprs	opcodes/tilegx-opc.c	/^const int tilegx_num_sprs = 441;$/;"	v
tilegx_opcode	include/opcode/tilegx.h	/^struct tilegx_opcode$/;"	s
tilegx_opcodes	opcodes/tilegx-opc.c	/^const struct tilegx_opcode tilegx_opcodes[336] =$/;"	v	typeref:struct:tilegx_opcode
tilegx_operand	include/opcode/tilegx.h	/^struct tilegx_operand$/;"	s
tilegx_operand_type	include/opcode/tilegx.h	/^} tilegx_operand_type;$/;"	t	typeref:enum:__anon1243
tilegx_operands	opcodes/tilegx-opc.c	/^const struct tilegx_operand tilegx_operands[35] =$/;"	v	typeref:struct:tilegx_operand
tilegx_pipeline	include/opcode/tilegx.h	/^} tilegx_pipeline;$/;"	t	typeref:enum:__anon1242
tilegx_plt_entry_build	bfd/elfxx-tilegx.c	/^tilegx_plt_entry_build (bfd *output_bfd,$/;"	f	file:
tilegx_push_dummy_call	gdb/tilegx-tdep.c	/^tilegx_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
tilegx_put_word_32	bfd/elfxx-tilegx.c	/^tilegx_put_word_32 (bfd *abfd, bfd_vma val, void *ptr)$/;"	f	file:
tilegx_put_word_64	bfd/elfxx-tilegx.c	/^tilegx_put_word_64 (bfd *abfd, bfd_vma val, void *ptr)$/;"	f	file:
tilegx_reg_size	gdb/tilegx-tdep.h	/^enum { tilegx_reg_size = 8 };$/;"	e	enum:__anon1771
tilegx_register_name	gdb/tilegx-tdep.c	/^tilegx_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
tilegx_register_names	opcodes/tilegx-opc.c	/^const char * const tilegx_register_names[] =$/;"	v
tilegx_register_type	gdb/tilegx-tdep.c	/^tilegx_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
tilegx_regnum	gdb/tilegx-tdep.h	/^enum tilegx_regnum$/;"	g
tilegx_reloc_map	bfd/elfxx-tilegx.c	/^static const reloc_map tilegx_reloc_map [] =$/;"	v	file:
tilegx_reloc_map	bfd/elfxx-tilegx.c	/^typedef struct tilegx_reloc_map$/;"	s	file:
tilegx_reloc_name_lookup	bfd/elfxx-tilegx.c	/^tilegx_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
tilegx_reloc_type_class	bfd/elfxx-tilegx.c	/^tilegx_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f
tilegx_reloc_type_lookup	bfd/elfxx-tilegx.c	/^tilegx_reloc_type_lookup (bfd * abfd,$/;"	f
tilegx_reloc_val	bfd/elfxx-tilegx.c	/^  unsigned int		    tilegx_reloc_val;$/;"	m	struct:tilegx_reloc_map	file:
tilegx_replace_insn	bfd/elfxx-tilegx.c	/^tilegx_replace_insn (bfd_byte *addr, const bfd_byte *mask,$/;"	f	file:
tilegx_return_value	gdb/tilegx-tdep.c	/^tilegx_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
tilegx_reverse_regs	gdb/tilegx-tdep.c	/^struct tilegx_reverse_regs$/;"	s	file:
tilegx_skip_prologue	gdb/tilegx-tdep.c	/^tilegx_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
tilegx_spr	include/opcode/tilegx.h	/^struct tilegx_spr$/;"	s
tilegx_spr_compare	opcodes/tilegx-opc.c	/^tilegx_spr_compare (const void *a_ptr, const void *b_ptr)$/;"	f	file:
tilegx_sprs	opcodes/tilegx-opc.c	/^const struct tilegx_spr tilegx_sprs[] = {$/;"	v	typeref:struct:tilegx_spr
tilegx_stack_frame_destroyed_p	gdb/tilegx-tdep.c	/^tilegx_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
tilegx_store_return_value	gdb/tilegx-tdep.c	/^tilegx_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
tilegx_tls_translate_to_ie	bfd/elfxx-tilegx.c	/^tilegx_tls_translate_to_ie (int r_type)$/;"	f	file:
tilegx_tls_translate_to_le	bfd/elfxx-tilegx.c	/^tilegx_tls_translate_to_le (int r_type)$/;"	f	file:
tilegx_type_is_scalar	gdb/tilegx-tdep.c	/^tilegx_type_is_scalar (struct type *t)$/;"	f	file:
tilegx_unwind_dummy_id	gdb/tilegx-tdep.c	/^tilegx_unwind_dummy_id (struct gdbarch *gdbarch,$/;"	f	file:
tilegx_unwind_pc	gdb/tilegx-tdep.c	/^tilegx_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
tilegx_unwind_sp	gdb/tilegx-tdep.c	/^tilegx_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
tilegx_use_struct_convention	gdb/tilegx-tdep.c	/^tilegx_use_struct_convention (struct type *type)$/;"	f	file:
tilegx_write_pc	gdb/tilegx-tdep.c	/^tilegx_write_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
tilepro_additional_program_headers	bfd/elf32-tilepro.c	/^tilepro_additional_program_headers (bfd *abfd,$/;"	f	file:
tilepro_bundle_bits	include/opcode/tilepro.h	/^typedef unsigned long long tilepro_bundle_bits;$/;"	t
tilepro_bundle_decoder_fsms	opcodes/tilepro-opc.c	/^tilepro_bundle_decoder_fsms[TILEPRO_NUM_PIPELINE_ENCODINGS] =$/;"	v
tilepro_create_func	bfd/elf32-tilepro.c	/^typedef tilepro_bundle_bits (*tilepro_create_func)(int);$/;"	t	file:
tilepro_decoded_instruction	include/opcode/tilepro.h	/^struct tilepro_decoded_instruction$/;"	s
tilepro_elf_adjust_dynamic_symbol	bfd/elf32-tilepro.c	/^tilepro_elf_adjust_dynamic_symbol (struct bfd_link_info *info,$/;"	f	file:
tilepro_elf_append_rela_32	bfd/elf32-tilepro.c	/^tilepro_elf_append_rela_32 (bfd *abfd, asection *s, Elf_Internal_Rela *rel)$/;"	f	file:
tilepro_elf_check_relocs	bfd/elf32-tilepro.c	/^tilepro_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
tilepro_elf_copy_indirect_symbol	bfd/elf32-tilepro.c	/^tilepro_elf_copy_indirect_symbol (struct bfd_link_info *info,$/;"	f	file:
tilepro_elf_create_dynamic_sections	bfd/elf32-tilepro.c	/^tilepro_elf_create_dynamic_sections (bfd *dynobj,$/;"	f	file:
tilepro_elf_create_got_section	bfd/elf32-tilepro.c	/^tilepro_elf_create_got_section (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
tilepro_elf_finish_dynamic_sections	bfd/elf32-tilepro.c	/^tilepro_elf_finish_dynamic_sections (bfd *output_bfd,$/;"	f	file:
tilepro_elf_finish_dynamic_symbol	bfd/elf32-tilepro.c	/^tilepro_elf_finish_dynamic_symbol (bfd *output_bfd,$/;"	f	file:
tilepro_elf_gc_mark_hook	bfd/elf32-tilepro.c	/^tilepro_elf_gc_mark_hook (asection *sec,$/;"	f	file:
tilepro_elf_grok_prstatus	bfd/elf32-tilepro.c	/^tilepro_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilepro_elf_grok_psinfo	bfd/elf32-tilepro.c	/^tilepro_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)$/;"	f	file:
tilepro_elf_hash_entry	bfd/elf32-tilepro.c	698;"	d	file:
tilepro_elf_hash_table	bfd/elf32-tilepro.c	742;"	d	file:
tilepro_elf_howto_table	bfd/elf32-tilepro.c	/^static reloc_howto_type tilepro_elf_howto_table [] =$/;"	v	file:
tilepro_elf_howto_table2	bfd/elf32-tilepro.c	/^static reloc_howto_type tilepro_elf_howto_table2 [] =$/;"	v	file:
tilepro_elf_link_hash_entry	bfd/elf32-tilepro.c	/^struct tilepro_elf_link_hash_entry$/;"	s	file:
tilepro_elf_link_hash_table	bfd/elf32-tilepro.c	/^struct tilepro_elf_link_hash_table$/;"	s	file:
tilepro_elf_link_hash_table_create	bfd/elf32-tilepro.c	/^tilepro_elf_link_hash_table_create (bfd *abfd)$/;"	f	file:
tilepro_elf_mkobject	bfd/elf32-tilepro.c	/^tilepro_elf_mkobject (bfd *abfd)$/;"	f	file:
tilepro_elf_omit_section_dynsym	bfd/elf32-tilepro.c	/^tilepro_elf_omit_section_dynsym (bfd *output_bfd,$/;"	f	file:
tilepro_elf_plt_sym_val	bfd/elf32-tilepro.c	/^tilepro_elf_plt_sym_val (bfd_vma i, const asection *plt,$/;"	f	file:
tilepro_elf_relocate_section	bfd/elf32-tilepro.c	/^tilepro_elf_relocate_section (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
tilepro_elf_size_dynamic_sections	bfd/elf32-tilepro.c	/^tilepro_elf_size_dynamic_sections (bfd *output_bfd,$/;"	f	file:
tilepro_elf_tls_transition	bfd/elf32-tilepro.c	/^tilepro_elf_tls_transition (struct bfd_link_info *info, int r_type,$/;"	f	file:
tilepro_finish_dyn	bfd/elf32-tilepro.c	/^tilepro_finish_dyn (bfd *output_bfd, struct bfd_link_info *info,$/;"	f	file:
tilepro_ha16	bfd/elf32-tilepro.c	/^tilepro_ha16(bfd_vma vma)$/;"	f	file:
tilepro_info_to_howto_rela	bfd/elf32-tilepro.c	/^tilepro_info_to_howto_rela (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tilepro_is_x_pipeline	include/opcode/tilepro.h	1417;"	d
tilepro_long_plt_entry	bfd/elf32-tilepro.c	/^tilepro_long_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilepro_mnemonic	include/opcode/tilepro.h	/^} tilepro_mnemonic;$/;"	t	typeref:enum:__anon1277
tilepro_num_sprs	opcodes/tilepro-opc.c	/^const int tilepro_num_sprs = 499;$/;"	v
tilepro_opcode	include/opcode/tilepro.h	/^struct tilepro_opcode$/;"	s
tilepro_opcodes	opcodes/tilepro-opc.c	/^const struct tilepro_opcode tilepro_opcodes[397] =$/;"	v	typeref:struct:tilepro_opcode
tilepro_operand	include/opcode/tilepro.h	/^struct tilepro_operand$/;"	s
tilepro_operand_type	include/opcode/tilepro.h	/^} tilepro_operand_type;$/;"	t	typeref:enum:__anon1281
tilepro_operands	opcodes/tilepro-opc.c	/^const struct tilepro_operand tilepro_operands[43] =$/;"	v	typeref:struct:tilepro_operand
tilepro_pipeline	include/opcode/tilepro.h	/^} tilepro_pipeline;$/;"	t	typeref:enum:__anon1280
tilepro_plt0_entry	bfd/elf32-tilepro.c	/^tilepro_plt0_entry[PLT_HEADER_SIZE] =$/;"	v	file:
tilepro_plt_entry_build	bfd/elf32-tilepro.c	/^tilepro_plt_entry_build (asection *splt, asection *sgotplt, bfd_vma offset,$/;"	f	file:
tilepro_register_names	opcodes/tilepro-opc.c	/^const char * const tilepro_register_names[] =$/;"	v
tilepro_reloc_map	bfd/elf32-tilepro.c	/^static const reloc_map tilepro_reloc_map [] =$/;"	v	file:
tilepro_reloc_map	bfd/elf32-tilepro.c	/^typedef struct tilepro_reloc_map$/;"	s	file:
tilepro_reloc_name_lookup	bfd/elf32-tilepro.c	/^tilepro_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tilepro_reloc_type_class	bfd/elf32-tilepro.c	/^tilepro_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
tilepro_reloc_type_lookup	bfd/elf32-tilepro.c	/^tilepro_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
tilepro_reloc_val	bfd/elf32-tilepro.c	/^  unsigned int		    tilepro_reloc_val;$/;"	m	struct:tilepro_reloc_map	file:
tilepro_replace_insn	bfd/elf32-tilepro.c	/^tilepro_replace_insn (bfd_byte *addr, const bfd_byte *mask,$/;"	f	file:
tilepro_short_plt_entry	bfd/elf32-tilepro.c	/^tilepro_short_plt_entry[PLT_ENTRY_SIZE] =$/;"	v	file:
tilepro_sn_dest_map	opcodes/tilepro-opc.c	/^const signed char tilepro_sn_dest_map[6][6] =$/;"	v
tilepro_sn_direction_names	opcodes/tilepro-opc.c	/^const char tilepro_sn_direction_names[6][5] =$/;"	v
tilepro_sn_instruction_bits	include/opcode/tilepro.h	/^typedef unsigned short tilepro_sn_instruction_bits;$/;"	t
tilepro_sn_mnemonic	include/opcode/tilepro.h	/^} tilepro_sn_mnemonic;$/;"	t	typeref:enum:__anon1279
tilepro_sn_opcode	include/opcode/tilepro.h	/^struct tilepro_sn_opcode$/;"	s
tilepro_sn_opcodes	opcodes/tilepro-opc.c	/^const struct tilepro_sn_opcode tilepro_sn_opcodes[23] =$/;"	v	typeref:struct:tilepro_sn_opcode
tilepro_sn_route_decode	opcodes/tilepro-opc.c	/^const signed char tilepro_sn_route_decode[256][3] =$/;"	v
tilepro_sn_route_encode	opcodes/tilepro-opc.c	/^const unsigned char tilepro_sn_route_encode[6 * 6 * 6] =$/;"	v
tilepro_spr	include/opcode/tilepro.h	/^struct tilepro_spr$/;"	s
tilepro_spr_compare	opcodes/tilepro-opc.c	/^tilepro_spr_compare (const void *a_ptr, const void *b_ptr)$/;"	f	file:
tilepro_sprs	opcodes/tilepro-opc.c	/^const struct tilepro_spr tilepro_sprs[] =$/;"	v	typeref:struct:tilepro_spr
tilepro_tls_translate_to_ie	bfd/elf32-tilepro.c	/^tilepro_tls_translate_to_ie (int r_type)$/;"	f	file:
tilepro_tls_translate_to_le	bfd/elf32-tilepro.c	/^tilepro_tls_translate_to_le (int r_type)$/;"	f	file:
time	bfd/dwarf2.c	/^  unsigned int		time;$/;"	m	struct:fileinfo	file:
time	bfd/peXXigen.c	/^  unsigned int time;$/;"	m	struct:rsrc_directory	file:
time	include/gdb/callback.h	/^  long (*time) (host_callback *, long *);$/;"	m	struct:host_callback_struct
time	include/hp-symtab.h	/^  unsigned int     time;         \/* modify time of file before being pxdbed *\/$/;"	m	struct:PXDB_struct
time	include/hp-symtab.h	/^  unsigned int  time;         \/* modify time of file before being pxdbed *\/$/;"	m	struct:DOC_info_PXDB_header_struct
time	include/opcode/h8300.h	/^  int time;$/;"	m	struct:h8_opcode
time	libiberty/pex-common.h	/^  struct pex_time *time;$/;"	m	struct:pex_obj	typeref:struct:pex_obj::pex_time
time	libiberty/pex-unix.c	/^  struct pex_time time;$/;"	m	struct:status_list	typeref:struct:status_list::pex_time	file:
time	sim/erc32/sis.h	/^    uint64          time;$/;"	m	struct:evcell
time	sim/erc32/sis.h	/^    unsigned        time;$/;"	m	struct:histype
time	zlib/contrib/untgz/untgz.c	/^  time_t             time;$/;"	m	struct:attr_item	file:
time	zlib/zlib.h	/^    uLong   time;       \/* modification time *\/$/;"	m	struct:gz_header_s
time_base_local_time	sim/ppc/cpu.c	/^  signed64 time_base_local_time;$/;"	m	struct:_cpu	file:
time_from_event	sim/common/sim-events.h	/^  signed64 time_from_event;$/;"	m	struct:_sim_events
time_from_event	sim/ppc/events.c	/^  signed64 time_from_event;$/;"	m	struct:_event_queue	file:
time_from_time_t	gdb/nat/linux-osdata.c	/^time_from_time_t (char *time, int maxlen, TIME_T seconds)$/;"	f	file:
time_global	gdb/testsuite/gdb.reverse/time-reverse.c	/^time_t time_global = -1;$/;"	v
time_of_event	sim/common/sim-events.c	/^  signed64 time_of_event;$/;"	m	struct:_sim_event	file:
time_of_event	sim/common/sim-events.h	/^  signed64 time_of_event;$/;"	m	struct:_sim_events
time_of_event	sim/ppc/events.c	/^  signed64 time_of_event;  $/;"	m	struct:_event_entry	file:
time_of_event	sim/ppc/events.c	/^  signed64 time_of_event;$/;"	m	struct:_event_queue	file:
time_sniffer	gdb/testsuite/gdb.ada/pp-rec-component.py	/^def time_sniffer(val):$/;"	f
time_sniffer	gdb/testsuite/gdb.python/py-pp-integral.py	/^def time_sniffer(val):$/;"	f
time_t	gdb/testsuite/gdb.python/py-pp-integral.c	/^typedef long time_t;$/;"	t	file:
time_t	gdb/testsuite/gdb.python/py-pp-re-notag.c	/^typedef long time_t;$/;"	t	file:
timed_mutex_lock	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static void timed_mutex_lock (pthread_mutex_t *mutex)$/;"	f	file:
timed_mutex_lock	gdb/testsuite/gdb.threads/siginfo-threads.c	/^timed_mutex_lock (pthread_mutex_t *mutex)$/;"	f	file:
timed_mutex_lock	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static void timed_mutex_lock (pthread_mutex_t *mutex)$/;"	f	file:
timeout	gdb/testsuite/gdb.threads/non-stop-fair-events.c	/^volatile unsigned int timeout = TIMEOUT;$/;"	v
timeout	sim/bfin/dv-bfin_ctimer.c	/^  signed64 timeout;$/;"	m	struct:bfin_ctimer	file:
timeout	sim/cris/rvdummy.c	/^time_t timeout = 30000;$/;"	v
timeout_event	sim/ppc/hw_opic.c	/^  event_entry_tag timeout_event;$/;"	m	struct:_opic_timer	file:
timeout_max_block_erase	sim/common/dv-cfi.c	/^      unsigned char timeout_max_block_erase;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_max_buf_write	sim/common/dv-cfi.c	/^      unsigned char timeout_max_buf_write;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_max_chip_erase	sim/common/dv-cfi.c	/^      unsigned char timeout_max_chip_erase;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_max_unit_write	sim/common/dv-cfi.c	/^      unsigned char timeout_max_unit_write;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_typ_block_erase	sim/common/dv-cfi.c	/^      unsigned char timeout_typ_block_erase;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_typ_buf_write	sim/common/dv-cfi.c	/^      unsigned char timeout_typ_buf_write;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_typ_chip_erase	sim/common/dv-cfi.c	/^      unsigned char timeout_typ_chip_erase;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_typ_unit_write	sim/common/dv-cfi.c	/^      unsigned char timeout_typ_unit_write;$/;"	m	struct:cfi_query::__anon642::__anon643	file:
timeout_valid	gdb/event-loop.c	/^    int timeout_valid;$/;"	m	struct:__anon1743	file:
timeouts	sim/common/dv-cfi.c	/^    unsigned char timeouts[8];$/;"	m	union:cfi_query::__anon642	file:
timer	sim/common/dv-pal.c	/^  hw_pal_counter timer;$/;"	m	struct:_hw_pal_device	file:
timer	sim/frv/frv-sim.h	/^  struct frv_interrupt_timer timer;$/;"	m	struct:frv_interrupt_state	typeref:struct:frv_interrupt_state::frv_interrupt_timer
timer	sim/mn10300/dv-mn103tim.c	/^  mn10300_timer timer[NR_TIMERS];$/;"	m	struct:mn103tim	file:
timer	sim/ppc/hw_opic.c	/^  opic_timer *timer;$/;"	m	struct:_hw_opic_device	file:
timer_N_base_count_register	sim/ppc/hw_opic.c	/^  timer_N_base_count_register,$/;"	e	enum:__anon914	file:
timer_N_current_count_register	sim/ppc/hw_opic.c	/^  timer_N_current_count_register,$/;"	e	enum:__anon914	file:
timer_N_destination_register	sim/ppc/hw_opic.c	/^  timer_N_destination_register,$/;"	e	enum:__anon914	file:
timer_N_vector_priority_register	sim/ppc/hw_opic.c	/^  timer_N_vector_priority_register,$/;"	e	enum:__anon914	file:
timer_a	sim/m32c/mem.c	/^Timer_A timer_a;$/;"	v
timer_ctrl	sim/erc32/erc32.c	/^timer_ctrl(val)$/;"	f	file:
timer_enabled	sim/rl78/cpu.c	/^int timer_enabled = 2;$/;"	v
timer_event	sim/ppc/hw_opic.c	/^timer_event(void *data)$/;"	f	file:
timer_frequency	sim/ppc/hw_opic.c	/^  unsigned timer_frequency;$/;"	m	struct:_hw_opic_device	file:
timer_frequency_reporting_register	sim/ppc/hw_opic.c	/^  timer_frequency_reporting_register,$/;"	e	enum:__anon914	file:
timer_handler_func	gdb/event-loop.h	/^typedef void (timer_handler_func) (gdb_client_data);$/;"	t
timer_id	gdb/event-loop.c	/^    int timer_id;$/;"	m	struct:gdb_timer	file:
timer_interrupt_source	sim/ppc/hw_opic.c	/^  opic_interrupt_source *timer_interrupt_source;$/;"	m	struct:_hw_opic_device	file:
timer_list	gdb/event-loop.c	/^timer_list;$/;"	v	typeref:struct:__anon1744	file:
timer_register_types	sim/mn10300/dv-mn103tim.c	/^enum timer_register_types {$/;"	g	file:
times	gdb/testsuite/gdb.cp/classes.cc	/^int Foo::times (int y) { return x * y; }$/;"	f	class:Foo
times	gdb/testsuite/gdb.cp/misc.cc	/^int Foo::times (int y) { return x * y; }$/;"	f	class:Foo
times_per_id	sim/rx/rx.c	/^static unsigned long long times_per_id[N_RXO][N_MAP];$/;"	v	file:
times_per_pair	sim/rx/rx.c	/^static unsigned long times_per_pair[N_RXO][N_MAP][N_RXO][N_MAP];$/;"	v	file:
timestamp	bfd/libcoff-in.h	/^  long timestamp;$/;"	m	struct:coff_tdata
timestamp	bfd/libcoff.h	/^  long timestamp;$/;"	m	struct:coff_tdata
timestamp	bfd/mach-o.h	/^  unsigned long timestamp;	       \/* Library's build time stamp.  *\/$/;"	m	struct:bfd_mach_o_dylib_command
timestamp	bfd/pef.h	/^  unsigned long timestamp;$/;"	m	struct:bfd_pef_header
timestamp	gdb/mi/mi-main.c	/^timestamp (struct mi_timestamp *tv)$/;"	f	file:
timestamp	include/mach-o/external.h	/^  unsigned char timestamp[4];$/;"	m	struct:mach_o_dylib_command_external
timestamp	readline/history.h	/^  char *timestamp;		\/* char * rather than time_t for read\/write *\/$/;"	m	struct:_hist_entry
timestamp	sim/mips/sim-main.h	/^  signed64 timestamp;$/;"	m	struct:_hilo_access
timeval	gdb/common/gdb_sys_time.h	34;"	d
timeval	gdb/gnulib/import/gettimeofday.c	113;"	d	file:
timeval_add	libiberty/timeval-utils.c	/^timeval_add (struct timeval *result,$/;"	f
timeval_sub	libiberty/timeval-utils.c	/^timeval_sub (struct timeval *result,$/;"	f
timeval_to_microseconds	gdb/common/run-time-clock.c	/^timeval_to_microseconds (struct timeval *tv)$/;"	f	file:
timezone	sim/ppc/hw_nvram.c	/^  unsigned timezone;$/;"	m	struct:_hw_nvram_device	file:
timing	sim/bfin/dv-bfin_otp.c	/^  bu32 timing;$/;"	m	struct:bfin_otp	file:
timing	sim/common/cgen-engine.h	/^  const INSN_TIMING *timing;$/;"	m	struct:idesc
timing	sim/common/sim-model.h	/^  const INSN_TIMING *timing;$/;"	m	struct:model
tinsta	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^  type(tuserdef), target:: tinsta,/;"	v	program:main
tinstb	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^  type(tuserdef), target:: tinsta,tinstb,/;"	v	program:main
tinstc	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^  type(tuserdef), target:: tinsta,tinstb,tinstc$/;"	v	program:main
tir_ext	include/coff/ecoff.h	/^struct tir_ext {$/;"	s
tisr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 tisr;$/;"	m	struct:tx3904tmr	file:
title	gdb/nat/linux-osdata.c	/^  const char *title;$/;"	m	struct:osdata_type	file:
title	gdb/remote.c	/^    const char *title;$/;"	m	struct:packet_config	file:
title	gdb/tui/tui-data.h	/^  char *title;              \/* Window title to display.  *\/$/;"	m	struct:tui_gen_win_info
tk_bool	libiberty/cplus-dem.c	/^  tk_bool,$/;"	e	enum:type_kind_t	file:
tk_char	libiberty/cplus-dem.c	/^  tk_char,$/;"	e	enum:type_kind_t	file:
tk_integral	libiberty/cplus-dem.c	/^  tk_integral,$/;"	e	enum:type_kind_t	file:
tk_none	libiberty/cplus-dem.c	/^  tk_none,$/;"	e	enum:type_kind_t	file:
tk_pointer	libiberty/cplus-dem.c	/^  tk_pointer,$/;"	e	enum:type_kind_t	file:
tk_real	libiberty/cplus-dem.c	/^  tk_real$/;"	e	enum:type_kind_t	file:
tk_reference	libiberty/cplus-dem.c	/^  tk_reference,$/;"	e	enum:type_kind_t	file:
tk_rvalue_reference	libiberty/cplus-dem.c	/^  tk_rvalue_reference,$/;"	e	enum:type_kind_t	file:
tkill	gdb/testsuite/gdb.threads/clone-new-thread-event.c	/^tkill (int lwpid, int signo)$/;"	f	file:
tl	gdb/testsuite/gdb.base/call-sc.c	/^typedef long tl;$/;"	t	file:
tl	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef long tl;$/;"	t	file:
tl	gdb/testsuite/gdb.base/structs.c	/^typedef long tl;$/;"	t	file:
tlb_funcs	gdb/windows-tdep.c	/^static const struct internalvar_funcs tlb_funcs =$/;"	v	typeref:struct:internalvar_funcs	file:
tlb_make_value	gdb/windows-tdep.c	/^tlb_make_value (struct gdbarch *gdbarch, struct internalvar *var, void *ignore)$/;"	f	file:
tlb_value_funcs	gdb/windows-tdep.c	/^static const struct lval_funcs tlb_value_funcs =$/;"	v	typeref:struct:lval_funcs	file:
tlb_value_read	gdb/windows-tdep.c	/^tlb_value_read (struct value *val)$/;"	f	file:
tlb_value_write	gdb/windows-tdep.c	/^tlb_value_write (struct value *v, struct value *fromval)$/;"	f	file:
tld	gdb/testsuite/gdb.base/call-sc.c	/^typedef long double tld;$/;"	t	file:
tld	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef long double tld;$/;"	t	file:
tld	gdb/testsuite/gdb.base/structs.c	/^typedef long double tld;$/;"	t	file:
tldc	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef long double _Complex tldc;$/;"	t	file:
tlen	zlib/examples/gzlog.c	/^    ulong tlen;     \/* length (modulo 2^32) of total data *\/$/;"	m	struct:log	file:
tlimit	sim/erc32/sis.h	/^    uint64          tlimit;	\/* Simulation time limit *\/$/;"	m	struct:pstate
tll	gdb/testsuite/gdb.base/call-sc.c	/^typedef long long tll;$/;"	t	file:
tll	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef long long tll;$/;"	t	file:
tll	gdb/testsuite/gdb.base/structs.c	/^typedef long long tll;$/;"	t	file:
tls_assigned_gotno	bfd/elfxx-mips.c	/^  unsigned int tls_assigned_gotno;$/;"	m	struct:mips_got_info	file:
tls_biased_base	bfd/elf32-frv.c	/^tls_biased_base (struct bfd_link_info *info)$/;"	f	file:
tls_gd_reloc_p	bfd/elfxx-mips.c	/^tls_gd_reloc_p (unsigned int r_type)$/;"	f	file:
tls_get_addr	bfd/elf32-ppc.c	/^  struct elf_link_hash_entry *tls_get_addr;$/;"	m	struct:ppc_elf_link_hash_table	typeref:struct:ppc_elf_link_hash_table::elf_link_hash_entry	file:
tls_get_addr	bfd/elf64-ppc.c	/^  struct ppc_link_hash_entry *tls_get_addr;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::ppc_link_hash_entry	file:
tls_get_addr	bfd/elfxx-x86.h	/^  const char *tls_get_addr;$/;"	m	struct:elf_x86_link_hash_table
tls_get_addr	bfd/elfxx-x86.h	/^  unsigned int tls_get_addr : 1;$/;"	m	struct:elf_x86_link_hash_entry
tls_get_addr_fd	bfd/elf64-ppc.c	/^  struct ppc_link_hash_entry *tls_get_addr_fd;$/;"	m	struct:ppc_link_hash_table	typeref:struct:ppc_link_hash_table::ppc_link_hash_entry	file:
tls_get_addr_opt	bfd/elf64-ppc.h	/^  int tls_get_addr_opt;$/;"	m	struct:ppc64_elf_params
tls_get_addr_opt_bctrl	bfd/elf64-ppc.c	/^  unsigned int tls_get_addr_opt_bctrl;$/;"	m	struct:map_stub	file:
tls_got_entries	bfd/arc-got.h	/^enum tls_got_entries$/;"	g
tls_gotno	bfd/elfxx-mips.c	/^  unsigned int tls_gotno;$/;"	m	struct:mips_got_info	file:
tls_gottprel_reloc_p	bfd/elfxx-mips.c	/^tls_gottprel_reloc_p (unsigned int r_type)$/;"	f	file:
tls_index	gdb/gnulib/import/msvc-inval.c	/^static DWORD tls_index;$/;"	v	file:
tls_initialized	bfd/elfxx-mips.c	/^  unsigned char tls_initialized;$/;"	m	struct:mips_got_entry	file:
tls_initialized	gdb/gnulib/import/msvc-inval.c	/^static int tls_initialized \/* = 0 *\/;$/;"	v	file:
tls_ld_or_ldm_got	bfd/elfxx-x86.h	/^  } tls_ld_or_ldm_got;$/;"	m	struct:elf_x86_link_hash_table	typeref:union:elf_x86_link_hash_table::__anon1000
tls_ldm_got	bfd/elf-m10300.c	/^  } tls_ldm_got;$/;"	m	struct:elf32_mn10300_link_hash_table	typeref:struct:elf32_mn10300_link_hash_table::__anon998	file:
tls_ldm_got	bfd/elf32-arm.c	/^  } tls_ldm_got;$/;"	m	struct:elf32_arm_link_hash_table	typeref:union:elf32_arm_link_hash_table::__anon1141	file:
tls_ldm_got	bfd/elf32-hppa.c	/^  } tls_ldm_got;$/;"	m	struct:elf32_hppa_link_hash_table	typeref:union:elf32_hppa_link_hash_table::__anon1013	file:
tls_ldm_got	bfd/elf32-metag.c	/^  } tls_ldm_got;$/;"	m	struct:elf_metag_link_hash_table	typeref:union:elf_metag_link_hash_table::__anon1120	file:
tls_ldm_got	bfd/elf32-nios2.c	/^    } tls_ldm_got;$/;"	m	struct:elf32_nios2_link_hash_table	typeref:union:elf32_nios2_link_hash_table::__anon1175	file:
tls_ldm_got	bfd/elf32-s390.c	/^  } tls_ldm_got;$/;"	m	struct:elf_s390_link_hash_table	typeref:union:elf_s390_link_hash_table::__anon1021	file:
tls_ldm_got	bfd/elf32-sh.c	/^    } tls_ldm_got;$/;"	m	struct:elf_sh_link_hash_table	typeref:union:elf_sh_link_hash_table::__anon1100	file:
tls_ldm_got	bfd/elf64-s390.c	/^  } tls_ldm_got;$/;"	m	struct:elf_s390_link_hash_table	typeref:union:elf_s390_link_hash_table::__anon1106	file:
tls_ldm_got	bfd/elfxx-sparc.h	/^  } tls_ldm_got;$/;"	m	struct:_bfd_sparc_elf_link_hash_table	typeref:union:_bfd_sparc_elf_link_hash_table::__anon1161
tls_ldm_reloc_p	bfd/elfxx-mips.c	/^tls_ldm_reloc_p (unsigned int r_type)$/;"	f	file:
tls_mask	bfd/elf32-microblaze.c	/^  unsigned char tls_mask;$/;"	m	struct:elf32_mb_link_hash_entry	file:
tls_mask	bfd/elf32-ppc.c	/^  unsigned char tls_mask;$/;"	m	struct:ppc_elf_link_hash_entry	file:
tls_mask	bfd/elf64-ppc.c	/^  unsigned char tls_mask;$/;"	m	struct:ppc_link_hash_entry	file:
tls_module_base	bfd/elfxx-x86.h	/^  struct bfd_link_hash_entry *tls_module_base;$/;"	m	struct:elf_x86_link_hash_table	typeref:struct:elf_x86_link_hash_table::bfd_link_hash_entry
tls_ptr	gdb/testsuite/gdb.threads/tls-so_extern_main.c	/^tls_ptr (void *p)$/;"	f	file:
tls_ret_refs	bfd/elf32-frv.c	/^  unsigned long tls_ret_refs;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tls_sec	bfd/elf-bfd.h	/^  asection *tls_sec;$/;"	m	struct:elf_link_hash_table
tls_size	bfd/elf-bfd.h	/^  bfd_size_type tls_size;$/;"	m	struct:elf_link_hash_table
tls_trampoline	bfd/elf32-arm.c	/^  bfd_vma tls_trampoline;$/;"	m	struct:elf32_arm_link_hash_table	file:
tls_trampoline	bfd/elf32-arm.c	/^static const unsigned long tls_trampoline [] =$/;"	v	file:
tls_type	bfd/elf-m10300.c	/^  unsigned char tls_type;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
tls_type	bfd/elf32-arm.c	/^  unsigned int tls_type : 8;$/;"	m	struct:elf32_arm_link_hash_entry	file:
tls_type	bfd/elf32-metag.c	/^    } tls_type;$/;"	m	struct:elf_metag_link_hash_entry	typeref:enum:elf_metag_link_hash_entry::__anon1119	file:
tls_type	bfd/elf32-nds32.c	/^  unsigned int tls_type;$/;"	m	struct:elf_nds32_link_hash_entry	file:
tls_type	bfd/elf32-nios2.c	/^  unsigned char tls_type;$/;"	m	struct:elf32_nios2_link_hash_entry	file:
tls_type	bfd/elf32-or1k.c	/^  unsigned char tls_type;$/;"	m	struct:elf_or1k_link_hash_entry	file:
tls_type	bfd/elf32-s390.c	/^  unsigned char tls_type;$/;"	m	struct:elf_s390_link_hash_entry	file:
tls_type	bfd/elf32-tilepro.c	/^  unsigned char tls_type;$/;"	m	struct:tilepro_elf_link_hash_entry	file:
tls_type	bfd/elf32-xtensa.c	/^  unsigned char tls_type;$/;"	m	struct:elf_xtensa_link_hash_entry	file:
tls_type	bfd/elf64-ppc.c	/^  unsigned char tls_type;$/;"	m	struct:got_entry	file:
tls_type	bfd/elf64-s390.c	/^  unsigned char tls_type;$/;"	m	struct:elf_s390_link_hash_entry	file:
tls_type	bfd/elfnn-loongarch.c	/^  char tls_type;$/;"	m	struct:loongarch_elf_link_hash_entry	file:
tls_type	bfd/elfnn-riscv.c	/^  char tls_type;$/;"	m	struct:riscv_elf_link_hash_entry	file:
tls_type	bfd/elfxx-mips.c	/^  unsigned char tls_type;$/;"	m	struct:mips_got_entry	file:
tls_type	bfd/elfxx-sparc.c	/^  unsigned char tls_type;$/;"	m	struct:_bfd_sparc_elf_link_hash_entry	file:
tls_type	bfd/elfxx-tilegx.c	/^  unsigned char tls_type;$/;"	m	struct:tilegx_elf_link_hash_entry	file:
tls_type	bfd/elfxx-x86.h	/^  unsigned char tls_type;$/;"	m	struct:elf_x86_link_hash_entry
tls_type_e	bfd/arc-got.h	/^enum tls_type_e$/;"	g
tls_type_for_reloc	bfd/arc-got.h	/^tls_type_for_reloc (reloc_howto_type *howto)$/;"	f
tls_var	gdb/testsuite/gdb.threads/tls-var.c	/^__thread const char *tls_var = "hello";$/;"	v
tlsbase	bfd/elf32-xtensa.c	/^  struct elf_xtensa_link_hash_entry *tlsbase;$/;"	m	struct:elf_xtensa_link_hash_table	typeref:struct:elf_xtensa_link_hash_table::elf_xtensa_link_hash_entry	file:
tlsd12	bfd/elf32-frv.c	/^  bfd_vma tlsd12, tlsdlos, tlsdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tlsdesc12	bfd/elf32-frv.c	/^  unsigned tlsdesc12:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsdesc_entry	bfd/elf32-frv.c	/^  bfd_signed_vma tlsoff_entry, tlsdesc_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsdesc_got	bfd/elf32-arm.c	/^  bfd_vma tlsdesc_got;$/;"	m	struct:elf32_arm_link_hash_entry	file:
tlsdesc_got	bfd/elfxx-x86.h	/^  bfd_vma tlsdesc_got;$/;"	m	struct:elf_x86_link_hash_entry
tlsdesc_got	bfd/elfxx-x86.h	/^  bfd_vma tlsdesc_got;$/;"	m	struct:elf_x86_link_hash_table
tlsdesc_got_jump_table_offset	bfd/elfnn-aarch64.c	/^  bfd_vma tlsdesc_got_jump_table_offset;$/;"	m	struct:elf_aarch64_link_hash_entry	file:
tlsdesc_got_jump_table_offset	bfd/elfnn-aarch64.c	/^  bfd_vma tlsdesc_got_jump_table_offset;$/;"	m	struct:elf_aarch64_local_symbol	file:
tlsdesc_plt	bfd/elfnn-aarch64.c	/^  bfd_vma tlsdesc_plt;$/;"	m	struct:elf_aarch64_link_hash_table	file:
tlsdesc_plt	bfd/elfxx-x86.h	/^  bfd_vma tlsdesc_plt;$/;"	m	struct:elf_x86_link_hash_table
tlsdeschilo	bfd/elf32-frv.c	/^  unsigned tlsdeschilo:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsdesclos	bfd/elf32-frv.c	/^  unsigned tlsdesclos:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsdhilo	bfd/elf32-frv.c	/^  bfd_vma tlsd12, tlsdlos, tlsdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tlsdlos	bfd/elf32-frv.c	/^  bfd_vma tlsd12, tlsdlos, tlsdhilo;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tlsdplt	bfd/elf32-frv.c	/^    bfd_vma fdplt, tlsdplt;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
tlsdplt	bfd/elf32-frv.c	/^  bfd_vma tlsdplt;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tlsfunc_refcount	bfd/elf32-xtensa.c	/^  bfd_signed_vma tlsfunc_refcount;$/;"	m	struct:elf_xtensa_link_hash_entry	file:
tlsld_got	bfd/elf32-microblaze.c	/^  } tlsld_got;$/;"	m	struct:elf32_mb_link_hash_table	typeref:union:elf32_mb_link_hash_table::__anon1167	file:
tlsld_got	bfd/elf32-ppc.c	/^  } tlsld_got;$/;"	m	struct:ppc_elf_link_hash_table	typeref:union:ppc_elf_link_hash_table::__anon1097	file:
tlsld_got	bfd/elf64-ppc.c	/^  struct got_entry tlsld_got;$/;"	m	struct:ppc64_elf_obj_tdata	typeref:struct:ppc64_elf_obj_tdata::got_entry	file:
tlslzplt	bfd/elf32-frv.c	/^  bfd_vma tlslzplt;$/;"	m	struct:_frvfdpic_dynamic_got_info	file:
tlsoff12	bfd/elf32-frv.c	/^  unsigned tlsoff12:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsoff_entry	bfd/elf32-frv.c	/^  bfd_signed_vma tlsoff_entry, tlsdesc_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsoffhilo	bfd/elf32-frv.c	/^  unsigned tlsoffhilo:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsofflos	bfd/elf32-frv.c	/^  unsigned tlsofflos:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsplt	bfd/elf32-frv.c	/^  unsigned tlsplt:1;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsplt_entry	bfd/elf32-frv.c	/^  bfd_vma tlsplt_entry;$/;"	m	struct:frvfdpic_relocs_info	file:
tlsvar	gdb/testsuite/gdb.threads/staticthreads.c	/^__thread int tlsvar;$/;"	v
tm	opcodes/tic30-dis.c	/^  insn_template *tm;$/;"	m	struct:instruction	file:
tm6bc	sim/mn10300/dv-mn103tim.c	/^  unsigned16   tm6md0, tm6md1, tm6bc, tm6ca, tm6cb; $/;"	m	struct:mn103tim	file:
tm6ca	sim/mn10300/dv-mn103tim.c	/^  unsigned16   tm6md0, tm6md1, tm6bc, tm6ca, tm6cb; $/;"	m	struct:mn103tim	file:
tm6cb	sim/mn10300/dv-mn103tim.c	/^  unsigned16   tm6md0, tm6md1, tm6bc, tm6ca, tm6cb; $/;"	m	struct:mn103tim	file:
tm6md0	sim/mn10300/dv-mn103tim.c	/^  unsigned16   tm6md0, tm6md1, tm6bc, tm6ca, tm6cb; $/;"	m	struct:mn103tim	file:
tm6md1	sim/mn10300/dv-mn103tim.c	/^  unsigned16   tm6md0, tm6md1, tm6bc, tm6ca, tm6cb; $/;"	m	struct:mn103tim	file:
tm6mda	sim/mn10300/dv-mn103tim.c	/^  unsigned8  tm6mda, tm6mdb;  \/* compare\/capture mode regs for timer 6 *\/$/;"	m	struct:mn103tim	file:
tm6mdb	sim/mn10300/dv-mn103tim.c	/^  unsigned8  tm6mda, tm6mdb;  \/* compare\/capture mode regs for timer 6 *\/$/;"	m	struct:mn103tim	file:
tm_hour	zlib/contrib/minizip/unzip.h	/^    uInt tm_hour;           \/* hours since midnight - [0,23] *\/$/;"	m	struct:tm_unz_s
tm_hour	zlib/contrib/minizip/zip.h	/^    uInt tm_hour;           \/* hours since midnight - [0,23] *\/$/;"	m	struct:tm_zip_s
tm_mday	zlib/contrib/minizip/unzip.h	/^    uInt tm_mday;           \/* day of the month - [1,31] *\/$/;"	m	struct:tm_unz_s
tm_mday	zlib/contrib/minizip/zip.h	/^    uInt tm_mday;           \/* day of the month - [1,31] *\/$/;"	m	struct:tm_zip_s
tm_min	zlib/contrib/minizip/unzip.h	/^    uInt tm_min;            \/* minutes after the hour - [0,59] *\/$/;"	m	struct:tm_unz_s
tm_min	zlib/contrib/minizip/zip.h	/^    uInt tm_min;            \/* minutes after the hour - [0,59] *\/$/;"	m	struct:tm_zip_s
tm_mon	zlib/contrib/minizip/unzip.h	/^    uInt tm_mon;            \/* months since January - [0,11] *\/$/;"	m	struct:tm_unz_s
tm_mon	zlib/contrib/minizip/zip.h	/^    uInt tm_mon;            \/* months since January - [0,11] *\/$/;"	m	struct:tm_zip_s
tm_sec	zlib/contrib/minizip/unzip.h	/^    uInt tm_sec;            \/* seconds after the minute - [0,59] *\/$/;"	m	struct:tm_unz_s
tm_sec	zlib/contrib/minizip/zip.h	/^    uInt tm_sec;            \/* seconds after the minute - [0,59] *\/$/;"	m	struct:tm_zip_s
tm_unz	zlib/contrib/minizip/unzip.h	/^} tm_unz;$/;"	t	typeref:struct:tm_unz_s
tm_unz_s	zlib/contrib/minizip/unzip.h	/^typedef struct tm_unz_s$/;"	s
tm_year	zlib/contrib/minizip/unzip.h	/^    uInt tm_year;           \/* years - [1980..2044] *\/$/;"	m	struct:tm_unz_s
tm_year	zlib/contrib/minizip/zip.h	/^    uInt tm_year;           \/* years - [1980..2044] *\/$/;"	m	struct:tm_zip_s
tm_zero_buffer	gdb/gnulib/import/gettimeofday.c	/^static struct tm tm_zero_buffer;$/;"	v	typeref:struct:tm	file:
tm_zip	zlib/contrib/minizip/zip.h	/^} tm_zip;$/;"	t	typeref:struct:tm_zip_s
tm_zip_s	zlib/contrib/minizip/zip.h	/^typedef struct tm_zip_s$/;"	s
tmalloc	opcodes/ia64-gen.c	69;"	d	file:
tmax	bfd/elf32-frv.c	/^    bfd_signed_vma tmax, tcur, tmin;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
tmin	bfd/elf32-frv.c	/^    bfd_signed_vma tmax, tcur, tmin;$/;"	m	struct:_frvfdpic_dynamic_got_plt_info::_frvfdpic_dynamic_got_alloc_data	file:
tmp	gdb/arm-tdep.h	/^  ULONGEST tmp[DISPLACED_TEMPS];$/;"	m	struct:arm_displaced_step_closure
tmp	libiberty/make-temp-file.c	/^static const char tmp[] = { DIR_SEPARATOR, 't', 'm', 'p', 0 };$/;"	v	file:
tmp	sim/testsuite/sim/ft32/basic.s	/^tmp:    .long     0$/;"	l
tmp0	sim/testsuite/sim/bfin/10272_small.s	/^tmp0:$/;"	l
tmp0	sim/testsuite/sim/bfin/10436.s	/^tmp0:$/;"	l
tmp0	sim/testsuite/sim/bfin/issue205.s	/^tmp0:$/;"	l
tmp1	sim/testsuite/sim/bfin/issue205.s	/^tmp1:$/;"	l
tmp2	gdb/testsuite/gdb.base/return.c	/^int tmp2;$/;"	v
tmp2	sim/testsuite/sim/bfin/issue205.s	/^tmp2:$/;"	l
tmp3	gdb/testsuite/gdb.base/return.c	/^double tmp3;$/;"	v
tmp_mm	zlib/contrib/inflate86/inffast.S	/^#define tmp_mm    %mm6$/;"	d
tmp_regno	gdb/amd64-tdep.c	/^  int tmp_regno;$/;"	m	struct:displaced_step_closure	file:
tmp_save	gdb/amd64-tdep.c	/^  ULONGEST tmp_save;$/;"	m	struct:displaced_step_closure	file:
tmp_used	gdb/amd64-tdep.c	/^  int tmp_used = 0;$/;"	m	struct:displaced_step_closure	file:
tmpl_argvec	libiberty/cplus-dem.c	/^  char **tmpl_argvec;   \/* Template function arguments. *\/$/;"	m	struct:work_stuff	file:
tmpnam	libiberty/tmpnam.c	/^tmpnam (char *s)$/;"	f
tmpnam_buffer	libiberty/tmpnam.c	/^static char tmpnam_buffer[L_tmpnam];$/;"	v	file:
tmpnam_counter	libiberty/tmpnam.c	/^static int tmpnam_counter;$/;"	v	file:
tmsk1_desc	sim/m68hc11/dv-m68hc11tim.c	/^io_reg_desc tmsk1_desc[] = {$/;"	v
tmsk2_desc	sim/m68hc11/dv-m68hc11tim.c	/^io_reg_desc tmsk2_desc[] = {$/;"	v
tmu_date	zlib/contrib/minizip/unzip.h	/^    tm_unz tmu_date;$/;"	m	struct:unz_file_info64_s
tmu_date	zlib/contrib/minizip/unzip.h	/^    tm_unz tmu_date;$/;"	m	struct:unz_file_info_s
tmz_date	zlib/contrib/minizip/zip.h	/^    tm_zip      tmz_date;       \/* date in understandable format           *\/$/;"	m	struct:__anon990
tnaget	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tnagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
tnaput	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tnaputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
tncaget	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tncagetd	opcodes/microblaze-opcm.h	/^  agetd, tagetd, cagetd, tcagetd, nagetd, tnagetd, ncagetd, tncagetd,$/;"	e	enum:microblaze_instr
tncaput	opcodes/microblaze-opcm.h	/^  taget, tcaget, tnaget, tncaget, taput, tcaput, tnaput, tncaput,$/;"	e	enum:microblaze_instr
tncaputd	opcodes/microblaze-opcm.h	/^  aputd, taputd, caputd, tcaputd, naputd, tnaputd, ncaputd, tncaputd,$/;"	e	enum:microblaze_instr
tncget	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tncgetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
tncput	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tncputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
tneaget	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tneagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
tneaput	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tneaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
tnecaget	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tnecagetd	opcodes/microblaze-opcm.h	/^  eagetd, teagetd, ecagetd, tecagetd, neagetd, tneagetd, necagetd, tnecagetd,$/;"	e	enum:microblaze_instr
tnecaput	opcodes/microblaze-opcm.h	/^  teaget, tecaget, tneaget, tnecaget, teaput, tecaput, tneaput, tnecaput,$/;"	e	enum:microblaze_instr
tnecaputd	opcodes/microblaze-opcm.h	/^  eaputd, teaputd, ecaputd, tecaputd, neaputd, tneaputd, necaputd, tnecaputd,$/;"	e	enum:microblaze_instr
tnecget	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tnecgetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
tnecput	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tnecputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
tneget	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tnegetd	opcodes/microblaze-opcm.h	/^  egetd, tegetd, ecgetd, tecgetd, negetd, tnegetd, necgetd, tnecgetd,$/;"	e	enum:microblaze_instr
tneput	opcodes/microblaze-opcm.h	/^  teget, tecget, tneget, tnecget, teput, tecput, tneput, tnecput,$/;"	e	enum:microblaze_instr
tneputd	opcodes/microblaze-opcm.h	/^  eputd, teputd, ecputd, tecputd, neputd, tneputd, necputd, tnecputd,$/;"	e	enum:microblaze_instr
tnget	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tngetd	opcodes/microblaze-opcm.h	/^  getd, tgetd, cgetd, tcgetd, ngetd, tngetd, ncgetd, tncgetd,$/;"	e	enum:microblaze_instr
tnput	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tnputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
to	bfd/elf32-xtensa.c	/^  r_reloc to;$/;"	m	struct:removed_literal_struct	file:
to	bfd/elfnn-aarch64.c	/^  bfd_reloc_code_real_type to;$/;"	m	struct:elf_aarch64_reloc_map	file:
to	gdb/nat/linux-btrace.c	/^  uint64_t to;$/;"	m	struct:perf_event_bts	file:
to	gdb/source.c	/^  char *to;$/;"	m	struct:substitute_path_rule	file:
to	gdb/varobj.h	/^  int to = -1;$/;"	m	struct:varobj
to_attach_address	sim/common/hw-device.h	/^  hw_attach_address_method *to_attach_address;$/;"	m	struct:hw
to_back_slashes	gdb/gdbserver/wincecompat.c	/^to_back_slashes (char *path)$/;"	f
to_delete	sim/common/hw-base.c	/^  hw_delete_callback *to_delete;$/;"	m	struct:hw_base_data	file:
to_detach_address	sim/common/hw-device.h	/^  hw_detach_address_method *to_detach_address;$/;"	m	struct:hw
to_dma_read_buffer	sim/common/hw-device.h	/^  hw_dma_read_buffer_method *to_dma_read_buffer;$/;"	m	struct:hw
to_dma_write_buffer	sim/common/hw-device.h	/^  hw_dma_write_buffer_method *to_dma_write_buffer;$/;"	m	struct:hw
to_fetch_registers	gdb/ravenscar-thread.h	/^  void (*to_fetch_registers) (struct regcache *, int);$/;"	m	struct:ravenscar_arch_ops
to_finish	sim/common/hw-instances.c	/^  hw_finish_instance_method *to_finish;$/;"	m	struct:hw_instance_data	file:
to_finish	sim/common/hw-main.h	/^  hw_finish_method *to_finish;$/;"	m	struct:hw_descriptor
to_fixed_array_type	gdb/ada-lang.c	/^to_fixed_array_type (struct type *type0, struct value *dval,$/;"	f	file:
to_fixed_range_type	gdb/ada-lang.c	/^to_fixed_range_type (struct type *raw_type, struct value *dval)$/;"	f	file:
to_fixed_record_type	gdb/ada-lang.c	/^to_fixed_record_type (struct type *type0, const gdb_byte *valaddr,$/;"	f	file:
to_fixed_variant_branch_type	gdb/ada-lang.c	/^to_fixed_variant_branch_type (struct type *var_type0, const gdb_byte *valaddr,$/;"	f	file:
to_fstat	include/gdb/callback.h	/^  int (*to_fstat) (host_callback *, int, struct stat *);$/;"	m	struct:host_callback_struct
to_host_double	gdb/target-float.c	/^host_float_ops<T>::to_host_double (const gdb_byte *addr,$/;"	f	class:T
to_host_double	gdb/target-float.c	/^mpfr_float_ops::to_host_double (const gdb_byte *addr,$/;"	f	class:mpfr_float_ops
to_instance_read	sim/common/hw-instances.h	/^  hw_instance_read_method *to_instance_read;$/;"	m	struct:hw_instance
to_instance_seek	sim/common/hw-instances.h	/^  hw_instance_seek_method *to_instance_seek;$/;"	m	struct:hw_instance
to_instance_write	sim/common/hw-instances.h	/^  hw_instance_write_method *to_instance_write;$/;"	m	struct:hw_instance
to_io_read_buffer	sim/common/hw-device.h	/^  hw_io_read_buffer_method *to_io_read_buffer;$/;"	m	struct:hw
to_io_write_buffer	sim/common/hw-device.h	/^  hw_io_write_buffer_method *to_io_write_buffer;$/;"	m	struct:hw
to_ioctl	sim/common/hw-device.h	/^  hw_ioctl_method *to_ioctl;$/;"	m	struct:hw
to_longest	gdb/target-float.c	/^decimal_float_ops::to_longest (const gdb_byte *addr,$/;"	f	class:decimal_float_ops
to_longest	gdb/target-float.c	/^host_float_ops<T>::to_longest (const gdb_byte *addr,$/;"	f	class:T
to_longest	gdb/target-float.c	/^mpfr_float_ops::to_longest (const gdb_byte *addr,$/;"	f	class:mpfr_float_ops
to_lstat	include/gdb/callback.h	/^  int (*to_lstat) (host_callback *, const char *, struct stat *);$/;"	m	struct:host_callback_struct
to_port_event	sim/common/hw-ports.c	/^  hw_port_event_method *to_port_event;$/;"	m	struct:hw_port_data	file:
to_prepare_to_store	gdb/ravenscar-thread.h	/^  void (*to_prepare_to_store) (struct regcache *);$/;"	m	struct:ravenscar_arch_ops
to_ptr32	libiberty/pex-unix.c	/^to_ptr32 (char **ptr64)$/;"	f	file:
to_ptr32	libiberty/pex-unix.c	104;"	d	file:
to_realtime	sim/m68hc11/dv-m68hc11tim.c	/^to_realtime (sim_cpu *cpu, signed64 t)$/;"	f	file:
to_record_with_fixed_variant_part	gdb/ada-lang.c	/^to_record_with_fixed_variant_part (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
to_reset	sim/common/hw-device.h	/^  hw_reset_method *to_reset;$/;"	m	struct:hw
to_stat	include/gdb/callback.h	/^  int (*to_stat) (host_callback *, const char *, struct stat *);$/;"	m	struct:host_callback_struct
to_static_fixed_type	gdb/ada-lang.c	/^to_static_fixed_type (struct type *type0)$/;"	f	file:
to_stk	gdb/xtensa-tdep.c	/^  int to_stk;  \/* offset from original SP to register (4-byte aligned),$/;"	m	struct:xtensa_c0reg	file:
to_store_registers	gdb/ravenscar-thread.h	/^  void (*to_store_registers) (struct regcache *, int);$/;"	m	struct:ravenscar_arch_ops
to_stratum	gdb/target.h	/^    enum strata to_stratum;$/;"	m	struct:target_ops	typeref:enum:target_ops::strata
to_string	gdb/gdb-gdb.py	/^    def to_string(self):$/;"	m	class:StructMainTypePrettyPrinter
to_string	gdb/gdb-gdb.py	/^    def to_string(self):$/;"	m	class:StructTypePrettyPrinter
to_string	gdb/guile/scm-pretty-print.c	/^  SCM to_string;$/;"	m	struct:__anon1873	file:
to_string	gdb/python/lib/gdb/printer/bound_registers.py	/^    def to_string (self):$/;"	m	class:MpxBound128Printer
to_string	gdb/python/lib/gdb/printing.py	/^    def to_string(self):$/;"	m	class:_EnumInstance
to_string	gdb/target-float.c	/^decimal_float_ops::to_string (const gdb_byte *addr, const struct type *type,$/;"	f	class:decimal_float_ops
to_string	gdb/target-float.c	/^host_float_ops<T>::to_string (const gdb_byte *addr, const struct type *type,$/;"	f	class:T
to_string	gdb/target-float.c	/^mpfr_float_ops::to_string (const gdb_byte *addr,$/;"	f	class:mpfr_float_ops
to_string	gdb/testsuite/gdb.ada/pp-rec-component.py	/^    def to_string(self):$/;"	m	class:TimeTPrinter
to_string	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def to_string(self):$/;"	m	class:BadChildrenContainerPrinter1
to_string	gdb/testsuite/gdb.python/py-bad-printers.py	/^    def to_string(self):$/;"	m	class:BadChildrenContainerPrinter2
to_string	gdb/testsuite/gdb.python/py-frame-args.py	/^    def to_string(self):$/;"	m	class:pp_s
to_string	gdb/testsuite/gdb.python/py-frame-args.py	/^    def to_string(self):$/;"	m	class:pp_ss
to_string	gdb/testsuite/gdb.python/py-objfile-script-gdb.py	/^    def to_string(self):$/;"	m	class:pp_ss
to_string	gdb/testsuite/gdb.python/py-pp-integral.py	/^    def to_string(self):$/;"	m	class:TimePrinter
to_string	gdb/testsuite/gdb.python/py-pp-maint.py	/^        def to_string(self):$/;"	m	class:lookup_function_lookup_test.PrintFunctionLookup
to_string	gdb/testsuite/gdb.python/py-pp-maint.py	/^    def to_string(self):$/;"	m	class:pp_s
to_string	gdb/testsuite/gdb.python/py-pp-maint.py	/^    def to_string(self):$/;"	m	class:pp_ss
to_string	gdb/testsuite/gdb.python/py-pp-re-notag.py	/^    def to_string(self):$/;"	m	class:TimePrinter
to_string	gdb/testsuite/gdb.python/py-pp-registration.py	/^        def to_string(self):$/;"	m	class:lookup_function_lookup_test.PrintFunctionLookup
to_string	gdb/testsuite/gdb.python/py-pp-registration.py	/^    def to_string(self):$/;"	m	class:pp_s1
to_string	gdb/testsuite/gdb.python/py-pp-registration.py	/^    def to_string(self):$/;"	m	class:pp_s2
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string (self):$/;"	m	class:pp_multiple_virtual
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string (self):$/;"	m	class:pp_outer
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string (self):$/;"	m	class:pp_vbase1
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:ArrayPrinter
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:ContainerPrinter
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:MemoryErrorString
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:NoStringContainerPrinter
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:ToStringReturnsValueInner
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:ToStringReturnsValueWrapper
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_children_as_list
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_eval_type
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_hint_error
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_int_typedef
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_ls
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_ns
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_nullstr
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_s
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_ss
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:pp_sss
to_string	gdb/testsuite/gdb.python/py-prettyprint.py	/^    def to_string(self):$/;"	m	class:string_print
to_string	gdb/testsuite/gdb.python/py-section-script.py	/^    def to_string(self):$/;"	m	class:pp_ss
to_string_keyword	gdb/guile/guile.c	/^static SCM to_string_keyword;$/;"	v	file:
to_string_returns_value_inner	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct to_string_returns_value_inner$/;"	s	file:
to_string_returns_value_wrapper	gdb/testsuite/gdb.python/py-prettyprint.c	/^struct to_string_returns_value_wrapper$/;"	s	file:
to_target	gdb/target-float.c	/^host_float_ops<T>::to_target (const struct floatformat *fmt,$/;"	f	class:T
to_target	gdb/target-float.c	/^host_float_ops<T>::to_target (const struct type *type,$/;"	f	class:T
to_target	gdb/target-float.c	/^mpfr_float_ops::to_target (const struct floatformat *fmt,$/;"	f	class:mpfr_float_ops
to_target	gdb/target-float.c	/^mpfr_float_ops::to_target (const struct type *type,$/;"	f	class:mpfr_float_ops
to_unit_address_to_attach_address	sim/common/hw-device.h	/^  hw_unit_address_to_attach_address_method *to_unit_address_to_attach_address;$/;"	m	struct:hw
to_unit_decode	sim/common/hw-device.h	/^  hw_unit_decode_method *to_unit_decode;$/;"	m	struct:hw
to_unit_encode	sim/common/hw-device.h	/^  hw_unit_encode_method *to_unit_encode;$/;"	m	struct:hw
to_unit_size_to_attach_size	sim/common/hw-device.h	/^  hw_unit_size_to_attach_size_method *to_unit_size_to_attach_size;$/;"	m	struct:hw
to_unix_path	gdb/python/python-config.py	/^def to_unix_path(path):$/;"	f
tobj.create	gdb/testsuite/gdb.pascal/stub-method.pas	/^constructor tobj.create;$/;"	p
toc	bfd/elf64-ppc.c	/^    } toc;$/;"	m	union:_ppc64_elf_section_data::__anon1171	typeref:struct:_ppc64_elf_section_data::__anon1171::_toc_sec_data	file:
toc	bfd/elf64-ppc.c	/^  asection *toc;$/;"	m	struct:adjust_toc_info	file:
toc	bfd/libcoff-in.h	/^  bfd_vma toc;$/;"	m	struct:xcoff_tdata
toc	bfd/libcoff.h	/^  bfd_vma toc;$/;"	m	struct:xcoff_tdata
toc_32	bfd/coff-ppc.c	/^  toc_32,$/;"	e	enum:toc_type	file:
toc_64	bfd/coff-ppc.c	/^  toc_64$/;"	e	enum:toc_type	file:
toc_adjusting_stub_needed	bfd/elf64-ppc.c	/^toc_adjusting_stub_needed (struct bfd_link_info *info, asection *isec)$/;"	f	file:
toc_bfd	bfd/elf64-ppc.c	/^  bfd *toc_bfd;$/;"	m	struct:ppc_link_hash_table	file:
toc_curr	bfd/elf64-ppc.c	/^  bfd_vma toc_curr;$/;"	m	struct:ppc_link_hash_table	file:
toc_first_sec	bfd/elf64-ppc.c	/^  asection *toc_first_sec;$/;"	m	struct:ppc_link_hash_table	file:
toc_indx	include/coff/xcoff.h	/^    long toc_indx;$/;"	m	union:xcoff_link_hash_entry::__anon1552
toc_off	bfd/elf64-ppc.c	/^    bfd_vma toc_off;$/;"	m	struct:ppc_link_hash_table::__anon1173	file:
toc_offset	bfd/coff-ppc.c	/^  bfd_vma toc_offset;		    \/* Our addition, as required.  *\/$/;"	m	struct:ppc_coff_link_hash_entry	file:
toc_offset	gdb/xcoffread.c	/^    CORE_ADDR toc_offset;$/;"	m	struct:coff_symfile_info	file:
toc_offset	include/coff/xcoff.h	/^    bfd_vma toc_offset;$/;"	m	union:xcoff_link_hash_entry::__anon1552
toc_rel_hashes	bfd/xcofflink.c	/^  } *toc_rel_hashes;$/;"	m	struct:xcoff_link_section_info	typeref:struct:xcoff_link_section_info::xcoff_toc_rel_hash	file:
toc_section	bfd/xcofflink.c	/^  asection *toc_section;$/;"	m	struct:xcoff_link_hash_table	file:
toc_section	include/coff/xcoff.h	/^  asection *toc_section;$/;"	m	struct:xcoff_link_hash_entry
toc_skip_enum	bfd/elf64-ppc.c	/^enum toc_skip_enum { ref_from_discarded = 1, can_optimize = 2 };$/;"	g	file:
toc_symindx	bfd/xcofflink.c	/^  long toc_symindx;$/;"	m	struct:xcoff_final_link_info	file:
toc_type	bfd/coff-ppc.c	/^enum toc_type$/;"	g	file:
tocdata	bfd/coff-ppc.c	/^  tocdata$/;"	e	enum:ref_category	file:
tocoff	bfd/mach-o.h	/^  unsigned long tocoff;       \/* File offset to table of contents.  *\/$/;"	m	struct:bfd_mach_o_dysymtab_command
tocoff	include/mach-o/external.h	/^  unsigned char tocoff[4];$/;"	m	struct:mach_o_dysymtab_command_external
tocsave_entry	bfd/elf64-ppc.c	/^struct tocsave_entry {$/;"	s	file:
tocsave_find	bfd/elf64-ppc.c	/^tocsave_find (struct ppc_link_hash_table *htab,$/;"	f	file:
tocsave_htab	bfd/elf64-ppc.c	/^  htab_t tocsave_htab;$/;"	m	struct:ppc_link_hash_table	file:
tocsave_htab_eq	bfd/elf64-ppc.c	/^tocsave_htab_eq (const void *p1, const void *p2)$/;"	f	file:
tocsave_htab_hash	bfd/elf64-ppc.c	/^tocsave_htab_hash (const void *p)$/;"	f	file:
todword	opcodes/i386-opc.h	/^  unsigned int todword:1;$/;"	m	struct:i386_opcode_modifier
toe	bfd/elf32-spu.c	/^  asection *toe;$/;"	m	struct:spu_link_hash_table	file:
tof_timer_event	sim/m68hc11/dv-m68hc11tim.c	/^  struct hw_event *tof_timer_event;$/;"	m	struct:m68hc11tim	typeref:struct:m68hc11tim::hw_event	file:
toggle	sim/ppc/hw_eeprom.c	/^toggle(hw_eeprom_device *eeprom,$/;"	f	file:
toggle_bit	sim/ppc/hw_eeprom.c	/^  unsigned8 toggle_bit;$/;"	m	struct:_hw_eeprom_device	file:
tohex	gdb/common/rsp-low.c	/^tohex (int nib)$/;"	f
tohex	gdb/testsuite/gdb.trace/tfile.c	/^tohex (int nib)$/;"	f	file:
tok_struct	opcodes/z8kgen.c	/^struct tok_struct$/;"	s	file:
token	gdb/common/observable.h	/^struct token$/;"	s	namespace:gdb::observers
token	gdb/mi/mi-parse.h	/^    char *token;$/;"	m	struct:mi_parse
token	opcodes/z8kgen.c	/^  char *token;$/;"	m	struct:tok_struct	file:
tokens	gdb/parser-defs.h	/^    struct typed_stoken *tokens;$/;"	m	struct:stoken_vector	typeref:struct:stoken_vector::typed_stoken
toks	opcodes/z8kgen.c	/^static struct tok_struct toks[] =$/;"	v	typeref:struct:tok_struct	file:
tolower	include/safe-ctype.h	147;"	d
tolower	include/safe-ctype.h	148;"	d
tomcat_init_cpu	sim/frv/model.c	/^tomcat_init_cpu (SIM_CPU *cpu)$/;"	f	file:
tomcat_mach	sim/frv/model.c	/^const SIM_MACH tomcat_mach =$/;"	v
tomcat_model_init	sim/frv/model.c	/^tomcat_model_init (SIM_CPU *cpu)$/;"	f	file:
tomcat_models	sim/frv/model.c	/^static const SIM_MODEL tomcat_models[] =$/;"	v	file:
tomcat_timing	sim/frv/model.c	/^static const INSN_TIMING tomcat_timing[] = {$/;"	v	file:
tomem	sim/arm/wrapper.c	/^tomem (struct ARMul_State *state,$/;"	f	file:
tone	gdb/testsuite/gdb.fortran/vla-type.f90	/^    type(one) :: tone$/;"	k	type:five
too_dangerous	readline/examples/fileman.c	/^too_dangerous (caller)$/;"	f
top	gdb/target.h	/^  target_ops *top () const { return at (m_top); }$/;"	f	class:target_stack
top	gdb/testsuite/gdb.base/mips_pro.c	/^top (int y)$/;"	f
top	gdb/testsuite/gdb.base/nodebug.c	/^top (int x)$/;"	f
top	sim/bfin/dv-bfin_trace.c	/^  int top, bottom;$/;"	m	struct:bfin_trace	file:
top	sim/igen/gen.h	/^  gen_list *top;$/;"	m	struct:_gen_entry
top	sim/testsuite/sim/m32c/blinky.s	/^top:$/;"	l
top-func	gdb/testsuite/gdb.guile/scm-error-2.scm	/^(define (top-func x)$/;"	f
top_func	gdb/testsuite/gdb.python/py-caller-is.c	/^top_func (void)$/;"	f	file:
top_id	bfd/elf32-arm.c	/^  unsigned int top_id;$/;"	m	struct:elf32_arm_link_hash_table	file:
top_index	bfd/elf32-arm.c	/^  unsigned int top_index;$/;"	m	struct:elf32_arm_link_hash_table	file:
top_index	bfd/elf32-avr.c	/^  unsigned int	      top_index;$/;"	m	struct:elf32_avr_link_hash_table	file:
top_index	bfd/elf32-hppa.c	/^  unsigned int top_index;$/;"	m	struct:elf32_hppa_link_hash_table	file:
top_index	bfd/elf32-m68hc1x.h	/^  int top_index;$/;"	m	struct:m68hc11_elf_link_hash_table
top_index	bfd/elf32-metag.c	/^  unsigned int top_index;$/;"	m	struct:elf_metag_link_hash_table	file:
top_index	bfd/elf32-nios2.c	/^    unsigned int top_index;$/;"	m	struct:elf32_nios2_link_hash_table	file:
top_index	bfd/elf32-xgate.h	/^  int	       top_index;$/;"	m	struct:xgate_elf_link_hash_table
top_index	bfd/elfnn-aarch64.c	/^  unsigned int top_index;$/;"	m	struct:elf_aarch64_link_hash_table	file:
top_level_interpreter	gdb/interps.c	/^  struct interp *top_level_interpreter;$/;"	m	struct:ui_interp_info	typeref:struct:ui_interp_info::interp	file:
top_level_interpreter	gdb/interps.c	/^top_level_interpreter (void)$/;"	f
top_level_prompt	gdb/event-top.c	/^top_level_prompt (void)$/;"	f	file:
top_of_stack	sim/ppc/emul_bugapi.c	/^  unsigned_word top_of_stack;$/;"	m	struct:_os_emul_data	file:
top_prompt	gdb/top.c	/^static char *top_prompt;$/;"	v	file:
top_stack	gdb/mdebugread.c	/^ *top_stack;			\/* Top stack ptr *\/$/;"	v	typeref:struct:parse_stack	file:
top_then	bfd/elfnn-loongarch.c	/^  int64_t top_then;$/;"	m	struct:__anon1118	file:
toqword	opcodes/i386-opc.h	/^  unsigned int toqword:1;$/;"	m	struct:i386_opcode_modifier
tos	bfd/doc/chew.c	/^string_type *tos;$/;"	v
tot_insn_list_len	opcodes/ia64-gen.c	/^static int tot_insn_list_len = 0;$/;"	v	file:
total	bfd/aoutx.h	/^  bfd_vma total;$/;"	m	struct:aout_link_includes_totals
total	bfd/pdp11.c	/^  bfd_vma total;$/;"	m	struct:aout_link_includes_totals	file:
total	include/md5.h	/^  md5_uint32 total[2];$/;"	m	struct:md5_ctx
total	include/sha1.h	/^  sha1_uint32 total[2];$/;"	m	struct:sha1_ctx
total	sim/mips/sim-main.h	/^  int total;$/;"	m	struct:_pending_write_queue
total	zlib/examples/gun.c	/^    unsigned long total;$/;"	m	struct:outd	file:
total	zlib/inflate.h	/^    unsigned long total;        \/* protected copy of output count *\/$/;"	m	struct:inflate_state
total	zlib/test/infcover.c	/^    size_t total, highwater;    \/* total allocations, and largest total *\/$/;"	m	struct:mem_zone	file:
total1	gdb/testsuite/gdb.trace/tspeed.c	/^int total1, total2, idelta, mindelta, nsdelta;$/;"	v
total2	gdb/testsuite/gdb.trace/tspeed.c	/^int total1, total2, idelta, mindelta, nsdelta;$/;"	v
totalCompressedData	zlib/contrib/minizip/zip.c	/^    ZPOS64_T totalCompressedData;$/;"	m	struct:__anon991	file:
totalUncompressedData	zlib/contrib/minizip/zip.c	/^    ZPOS64_T totalUncompressedData;$/;"	m	struct:__anon991	file:
total_bytes	gdb/testsuite/gdb.base/long-inferior-output.c	/^static size_t total_bytes = 0;$/;"	v	file:
total_chks	opcodes/ia64-gen.c	/^  int total_chks;                   \/* Total #of terminal insns.  *\/$/;"	m	struct:rdep	file:
total_clocks	sim/rl78/rl78.c	/^long long total_clocks = 0;$/;"	v
total_count	gdb/bcache.c	/^  long total_count;	\/* total number of strings cached, including dups *\/$/;"	m	struct:bcache	file:
total_cycles	sim/common/sim-profile.h	/^  unsigned long total_cycles;$/;"	m	struct:__anon655
total_got_size	bfd/elf64-alpha.c	/^  int total_got_size;$/;"	m	struct:alpha_elf_obj_tdata	file:
total_imported_symbol_count	bfd/pef.h	/^  unsigned long total_imported_symbol_count;$/;"	m	struct:bfd_pef_loader_header
total_in	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public uint total_in;$/;"	f	struct:DotZLib.ZStream
total_in	zlib/zlib.h	/^    uLong    total_in;  \/* total number of input bytes read so far *\/$/;"	m	struct:z_stream_s
total_insn_count	sim/common/sim-profile.h	/^  unsigned long total_insn_count;$/;"	m	struct:__anon655
total_length	bfd/dwarf2.c	/^  bfd_vma total_length;$/;"	m	struct:line_head	file:
total_length	bfd/pef.h	/^  unsigned long total_length;$/;"	m	struct:bfd_pef_section
total_lps	include/vms/eeom.h	/^  unsigned char total_lps[4];$/;"	m	struct:vms_eeom
total_out	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        public uint total_out;$/;"	f	struct:DotZLib.ZStream
total_out	zlib/zlib.h	/^    uLong    total_out; \/* total number of bytes output so far *\/$/;"	m	struct:z_stream_s
total_out_64	zlib/contrib/minizip/unzip.c	/^    ZPOS64_T total_out_64;$/;"	m	struct:__anon994	file:
total_regs	opcodes/ia64-gen.c	/^  int total_regs;                   \/* Total #of terminal insns.  *\/$/;"	m	struct:rdep	file:
total_size	bfd/elf32-nds32.c	/^  bfd_vma total_size;$/;"	m	struct:nds32_elf_blank	file:
total_size	gdb/bcache.c	/^  long total_size;      \/* total number of bytes cached, including dups *\/$/;"	m	struct:bcache	file:
total_size	gdb/symfile.c	/^  bfd_size_type total_size = 0;$/;"	m	struct:load_progress_data	file:
total_syscalls_count	gdb/break-catch-syscall.c	/^  int total_syscalls_count;$/;"	m	struct:catch_syscall_inferior_data	file:
totals	bfd/aoutx.h	/^  struct aout_link_includes_totals *totals;$/;"	m	struct:aout_link_includes_entry	typeref:struct:aout_link_includes_entry::aout_link_includes_totals
totals	bfd/pdp11.c	/^  struct aout_link_includes_totals *totals;$/;"	m	struct:aout_link_includes_entry	typeref:struct:aout_link_includes_entry::aout_link_includes_totals	file:
totals	bfd/stabs.c	/^  struct stab_link_includes_totals *totals;$/;"	m	struct:stab_link_includes_entry	typeref:struct:stab_link_includes_entry::stab_link_includes_totals	file:
totalsize	include/floatformat.h	/^  unsigned int totalsize;	\/* Total size of number in bits *\/$/;"	m	struct:floatformat
tottime	sim/erc32/sis.h	/^    double          tottime;$/;"	m	struct:pstate
toupper	include/safe-ctype.h	145;"	d
toupper	include/safe-ctype.h	146;"	d
tp	gdb/record-btrace.c	/^  struct thread_info *tp;$/;"	m	struct:btrace_frame_cache	typeref:struct:btrace_frame_cache::thread_info	file:
tp	gdb/testsuite/gdb.cp/chained-calls.cc	/^  type tp[2];$/;"	m	union:U	file:
tp_address	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR tp_address;$/;"	m	struct:wstep_state	file:
tp_array	gdb/parser-defs.h	/^    tp_array, $/;"	e	enum:type_pieces
tp_array_compar	gdb/thread.c	/^tp_array_compar (const thread_info *a, const thread_info *b)$/;"	f	file:
tp_array_compar_ascending	gdb/thread.c	/^static bool tp_array_compar_ascending;$/;"	v	file:
tp_const	gdb/parser-defs.h	/^    tp_const, $/;"	e	enum:type_pieces
tp_end	gdb/parser-defs.h	/^    tp_end = -1, $/;"	e	enum:type_pieces
tp_function	gdb/parser-defs.h	/^    tp_function,$/;"	e	enum:type_pieces
tp_function_with_arguments	gdb/parser-defs.h	/^    tp_function_with_arguments,$/;"	e	enum:type_pieces
tp_number	gdb/gdbserver/tracepoint.c	/^  int tp_number;$/;"	m	struct:wstep_state	file:
tp_pointer	gdb/parser-defs.h	/^    tp_pointer, $/;"	e	enum:type_pieces
tp_reference	gdb/parser-defs.h	/^    tp_reference, $/;"	e	enum:type_pieces
tp_rvalue_reference	gdb/parser-defs.h	/^    tp_rvalue_reference,$/;"	e	enum:type_pieces
tp_space_identifier	gdb/parser-defs.h	/^    tp_space_identifier,$/;"	e	enum:type_pieces
tp_type_stack	gdb/parser-defs.h	/^    tp_type_stack$/;"	e	enum:type_pieces
tp_volatile	gdb/parser-defs.h	/^    tp_volatile, $/;"	e	enum:type_pieces
tperiod	sim/bfin/dv-bfin_ctimer.c	/^  bu32 tcntl, tperiod, tscale, tcount;$/;"	m	struct:bfin_ctimer	file:
tpidr	sim/aarch64/sim-main.h	/^  uint64_t     tpidr;  \/* Thread pointer id.  *\/$/;"	m	struct:_sim_cpu
tpnum	gdb/gdbserver/tracepoint.c	/^  int tpnum : 16;$/;"	m	struct:traceframe	file:
tpoff	bfd/elf-m10300.c	/^tpoff (struct bfd_link_info * info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-arm.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-hppa.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-metag.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-nios2.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-or1k.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-s390.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-sh.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-tilepro.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf32-xtensa.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elf64-s390.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elfnn-riscv.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elfxx-sparc.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff	bfd/elfxx-tilegx.c	/^tpoff (struct bfd_link_info *info, bfd_vma address)$/;"	f	file:
tpoff_base	bfd/elf32-m68k.c	/^tpoff_base (struct bfd_link_info *info)$/;"	f	file:
tpoff_base	bfd/elfnn-aarch64.c	/^tpoff_base (struct bfd_link_info *info)$/;"	f	file:
tpoff_reloc	bfd/elfxx-sparc.h	/^  int tpoff_reloc;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
tpoff_reloc	bfd/elfxx-tilegx.c	/^  int tpoff_reloc;$/;"	m	struct:tilegx_elf_link_hash_table	file:
tpoint	gdb/gdbserver/ax.h	/^  struct tracepoint *tpoint;$/;"	m	struct:eval_agent_expr_context	typeref:struct:eval_agent_expr_context::tracepoint
tpoint	gdb/gdbserver/tracepoint.c	/^  struct tracepoint *tpoint;$/;"	m	struct:fast_tracepoint_ctx	typeref:struct:fast_tracepoint_ctx::tracepoint	file:
tpoint	gdb/gdbserver/tracepoint.c	/^  struct tracepoint *tpoint;$/;"	m	struct:static_tracepoint_ctx	typeref:struct:static_tracepoint_ctx::tracepoint	file:
tpoint	gdb/gdbserver/tracepoint.c	/^  uintptr_t tpoint;$/;"	m	struct:collecting_t	file:
tpoint_addr	gdb/gdbserver/tracepoint.h	/^  CORE_ADDR tpoint_addr;$/;"	m	struct:fast_tpoint_collect_status
tpoint_num	gdb/gdbserver/tracepoint.h	/^  int tpoint_num;$/;"	m	struct:fast_tpoint_collect_status
tpr	sim/m32c/mem.c	/^static int tpr = 0;$/;"	v	file:
tpr	sim/rx/mem.c	/^static int tpr = 0;$/;"	v	file:
tprel_base	bfd/elfxx-mips.c	/^tprel_base (struct bfd_link_info *info)$/;"	f	file:
tprel_done	bfd/elfnn-ia64.c	/^  unsigned tprel_done : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
tprel_offset	bfd/elfnn-ia64.c	/^  bfd_vma tprel_offset;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
tprel_refcount	bfd/elf32-cris.c	/^  bfd_signed_vma tprel_refcount;$/;"	m	struct:elf_cris_link_hash_entry	file:
tprintf	sim/rl78/mem.c	41;"	d	file:
tprintf	sim/rl78/rl78.c	40;"	d	file:
tprintf	sim/rx/fpu.c	51;"	d	file:
tprintf	sim/rx/rx.c	228;"	d	file:
tpu_base	sim/rx/mem.c	/^static int tpu_base;$/;"	v	file:
tput	opcodes/microblaze-opcm.h	/^  tget, tcget, tnget, tncget, tput, tcput, tnput, tncput,$/;"	e	enum:microblaze_instr
tputd	opcodes/microblaze-opcm.h	/^  putd, tputd, cputd, tcputd, nputd, tnputd, ncputd, tncputd,$/;"	e	enum:microblaze_instr
tputs	gdb/stub-termcap.c	/^tputs (char *string, int nlines, int (*outfun) (int))$/;"	f
tputs	readline/examples/rlfe/os.h	241;"	d
tq0	include/coff/sym.h	/^	unsigned tq0 : 4;$/;"	m	struct:__anon1568
tq1	include/coff/sym.h	/^	unsigned tq1 : 4;	\/* 6 type qualifiers - tqPtr, etc. *\/$/;"	m	struct:__anon1568
tq2	include/coff/sym.h	/^	unsigned tq2 : 4;$/;"	m	struct:__anon1568
tq3	include/coff/sym.h	/^	unsigned tq3 : 4;$/;"	m	struct:__anon1568
tq4	include/coff/sym.h	/^	unsigned tq4 : 4;$/;"	m	struct:__anon1568
tq5	include/coff/sym.h	/^	unsigned tq5 : 4;$/;"	m	struct:__anon1568
tqArray	include/coff/symconst.h	130;"	d
tqConst	include/coff/symconst.h	133;"	d
tqFar	include/coff/symconst.h	131;"	d
tqMax	include/coff/symconst.h	134;"	d
tqNil	include/coff/symconst.h	127;"	d
tqProc	include/coff/symconst.h	129;"	d
tqPtr	include/coff/symconst.h	128;"	d
tqVol	include/coff/symconst.h	132;"	d
tr	opcodes/sparc-opc.c	1324;"	d	file:
tr	opcodes/sparc-opc.c	1383;"	d	file:
tr_static_init	zlib/trees.c	/^local void tr_static_init()$/;"	f
trace	opcodes/msp430-decode.c	/^static int trace = 0;$/;"	v	file:
trace	opcodes/rl78-decode.c	/^static int trace = 0;$/;"	v	file:
trace	opcodes/rx-decode.c	/^static int trace = 0;$/;"	v	file:
trace	sim/arm/wrapper.c	/^int trace = 0;$/;"	v
trace	sim/common/sim-core.h	/^  int trace;$/;"	m	struct:_sim_core_mapping
trace	sim/common/sim-events.c	/^  char *trace;$/;"	m	struct:_sim_event	file:
trace	sim/cr16/cr16_sim.h	/^  } trace;$/;"	m	struct:_state	typeref:struct:_state::__anon514
trace	sim/d10v/d10v_sim.h	/^  } trace;$/;"	m	struct:_state	typeref:struct:_state::__anon498
trace	sim/igen/igen.h	/^  igen_trace_options trace;$/;"	m	struct:_igen_options
trace	sim/m32c/reg.c	/^int trace = 0;$/;"	v
trace	sim/ppc/device.c	/^  int trace;$/;"	m	struct:_device	file:
trace	sim/rl78/cpu.c	/^int trace = 0;$/;"	v
trace	sim/rx/fpu.c	50;"	d	file:
trace	sim/rx/reg.c	/^int trace = 0;$/;"	v
trace_alu	sim/ppc/debug.h	/^  trace_alu,$/;"	e	enum:__anon908
trace_any_p	sim/common/sim-trace.h	/^  char trace_any_p;$/;"	m	struct:_trace_data
trace_binary_device	sim/ppc/debug.h	/^  trace_binary_device,$/;"	e	enum:__anon908
trace_breakpoint	sim/ppc/debug.h	/^  trace_breakpoint,$/;"	e	enum:__anon908
trace_buf	sim/common/cgen-trace.c	/^static char trace_buf[SIZE_TRACE_BUF];$/;"	v	file:
trace_buffer_alloc	gdb/gdbserver/tracepoint.c	/^trace_buffer_alloc (size_t amt)$/;"	f	file:
trace_buffer_control	gdb/gdbserver/tracepoint.c	/^struct trace_buffer_control$/;"	s	file:
trace_buffer_ctrl	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR struct trace_buffer_control trace_buffer_ctrl[3];$/;"	v	typeref:struct:trace_buffer_control
trace_buffer_ctrl	gdb/gdbserver/tracepoint.c	/^struct trace_buffer_control trace_buffer_ctrl[1];$/;"	v	typeref:struct:trace_buffer_control
trace_buffer_ctrl	gdb/gdbserver/tracepoint.c	121;"	d	file:
trace_buffer_ctrl_curr	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR unsigned int trace_buffer_ctrl_curr;$/;"	v
trace_buffer_ctrl_curr	gdb/gdbserver/tracepoint.c	122;"	d	file:
trace_buffer_end_free	gdb/gdbserver/tracepoint.c	1173;"	d	file:
trace_buffer_free	gdb/gdbserver/tracepoint.c	1172;"	d	file:
trace_buffer_full	gdb/tracepoint.h	/^    trace_buffer_full,$/;"	e	enum:trace_stop_reason
trace_buffer_hi	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR unsigned char *trace_buffer_hi;$/;"	v
trace_buffer_hi	gdb/gdbserver/tracepoint.c	124;"	d	file:
trace_buffer_is_full	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int trace_buffer_is_full;$/;"	v
trace_buffer_is_full	gdb/gdbserver/tracepoint.c	115;"	d	file:
trace_buffer_lo	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR unsigned char *trace_buffer_lo;$/;"	v
trace_buffer_lo	gdb/gdbserver/tracepoint.c	123;"	d	file:
trace_buffer_size	gdb/gdbserver/tracepoint.c	/^static LONGEST trace_buffer_size;$/;"	v	file:
trace_buffer_size	gdb/tracepoint.c	/^static int trace_buffer_size = -1;$/;"	v	file:
trace_buffer_start	gdb/gdbserver/tracepoint.c	1171;"	d	file:
trace_buffer_wrap	gdb/gdbserver/tracepoint.c	1175;"	d	file:
trace_cache	sim/bfin/bfin-sim.h	/^  void *trace_cache;$/;"	m	struct:bfin_cpu_state
trace_case	opcodes/cris-dis.c	/^  bfd_boolean trace_case;$/;"	m	struct:cris_disasm_data	file:
trace_com_device	sim/ppc/debug.h	/^  trace_com_device,$/;"	e	enum:__anon908
trace_command	gdb/breakpoint.c	/^trace_command (const char *arg, int from_tty)$/;"	f	file:
trace_commands	gdb/cli/cli-cmds.c	/^int trace_commands = 0;$/;"	v
trace_console_device	sim/ppc/debug.h	/^  trace_console_device,$/;"	e	enum:__anon908
trace_core	sim/ppc/debug.h	/^  trace_core,$/;"	e	enum:__anon908
trace_core_device	sim/ppc/debug.h	/^  trace_core_device,$/;"	e	enum:__anon908
trace_cpu	sim/ppc/debug.h	/^  trace_cpu,$/;"	e	enum:__anon908
trace_data	sim/common/sim-base.h	/^  TRACE_DATA trace_data;$/;"	m	struct:__anon638
trace_data	sim/common/sim-cpu.h	/^  TRACE_DATA trace_data;$/;"	m	struct:__anon687
trace_debug	gdb/gdbserver/tracepoint.c	97;"	d	file:
trace_debug_1	gdb/gdbserver/tracepoint.c	78;"	d	file:
trace_debug_1	gdb/gdbserver/tracepoint.c	86;"	d	file:
trace_description	sim/ppc/debug.c	/^static trace_option_descriptor trace_description[] = {$/;"	v	file:
trace_device_init	sim/ppc/debug.h	/^  trace_device_init,$/;"	e	enum:__anon908
trace_device_tree	sim/ppc/debug.h	/^  trace_device_tree,$/;"	e	enum:__anon908
trace_devices	sim/ppc/debug.h	/^  trace_devices,$/;"	e	enum:__anon908
trace_dirname	gdb/ctf.c	/^static char *trace_dirname;$/;"	v	file:
trace_disasm	sim/common/sim-trace.c	/^trace_disasm (SIM_DESC sd, sim_cpu *cpu, address_word addr)$/;"	f
trace_disconnected	gdb/tracepoint.h	/^    trace_disconnected,$/;"	e	enum:trace_stop_reason
trace_disk_device	sim/ppc/debug.h	/^  trace_disk_device,$/;"	e	enum:__anon908
trace_disklabel_package	sim/ppc/debug.h	/^  trace_disklabel_package,$/;"	e	enum:__anon908
trace_dump_actions	gdb/tracepoint.c	/^trace_dump_actions (struct command_line *action,$/;"	f	file:
trace_dump_device_tree	sim/ppc/debug.h	/^  trace_dump_device_tree,$/;"	e	enum:__anon908
trace_eeprom_device	sim/ppc/debug.h	/^  trace_eeprom_device,$/;"	e	enum:__anon908
trace_entry	gdb/stubs/ia64vms-stub.c	144;"	d	file:
trace_error	gdb/remote.c	/^trace_error (char *buf)$/;"	f	file:
trace_events	sim/ppc/debug.h	/^  trace_events,$/;"	e	enum:__anon908
trace_excp	gdb/stubs/ia64vms-stub.c	147;"	d	file:
trace_fd	gdb/tracefile-tfile.c	/^static int trace_fd = -1;$/;"	v	file:
trace_file	sim/common/sim-trace.h	/^  FILE *trace_file;$/;"	m	struct:_trace_data
trace_file_device	sim/ppc/debug.h	/^  trace_file_device,$/;"	e	enum:__anon908
trace_file_write_ops	gdb/tracefile.h	/^struct trace_file_write_ops$/;"	s
trace_file_writer	gdb/tracefile.c	/^typedef std::unique_ptr<trace_file_writer, trace_file_writer_deleter>$/;"	t	file:
trace_file_writer	gdb/tracefile.h	/^struct trace_file_writer$/;"	s
trace_file_writer_deleter	gdb/tracefile.c	/^struct trace_file_writer_deleter$/;"	s	file:
trace_file_writer_up	gdb/tracefile.c	/^    trace_file_writer_up;$/;"	t	file:
trace_filename	gdb/tracefile-tfile.c	/^static char *trace_filename;$/;"	v	file:
trace_find	gdb/ctf.c	/^ctf_target::trace_find (enum trace_find_type type, int num,$/;"	f	class:ctf_target
trace_find	gdb/remote.c	/^remote_target::trace_find (enum trace_find_type type, int num,$/;"	f	class:remote_target
trace_find	gdb/target-delegates.c	/^debug_target::trace_find (enum trace_find_type arg0, int arg1, CORE_ADDR arg2, CORE_ADDR arg3, int *arg4)$/;"	f	class:debug_target
trace_find	gdb/target-delegates.c	/^dummy_target::trace_find (enum trace_find_type arg0, int arg1, CORE_ADDR arg2, CORE_ADDR arg3, int *arg4)$/;"	f	class:dummy_target
trace_find	gdb/target-delegates.c	/^target_ops::trace_find (enum trace_find_type arg0, int arg1, CORE_ADDR arg2, CORE_ADDR arg3, int *arg4)$/;"	f	class:target_ops
trace_find	gdb/tracefile-tfile.c	/^tfile_target::trace_find (enum trace_find_type type, int num,$/;"	f	class:tfile_target
trace_find_type	gdb/tracepoint.h	/^enum trace_find_type$/;"	g
trace_flags	sim/common/sim-trace.h	/^  char trace_flags[MAX_TRACE_VALUES];$/;"	m	struct:_trace_data
trace_fmt_addr	sim/common/sim-trace.h	/^  trace_fmt_addr,$/;"	e	enum:__anon622
trace_fmt_bool	sim/common/sim-trace.h	/^  trace_fmt_bool,$/;"	e	enum:__anon622
trace_fmt_fp	sim/common/sim-trace.h	/^  trace_fmt_fp,$/;"	e	enum:__anon622
trace_fmt_fpu	sim/common/sim-trace.h	/^  trace_fmt_fpu,$/;"	e	enum:__anon622
trace_fmt_instruction_incomplete	sim/common/sim-trace.h	/^  trace_fmt_instruction_incomplete,$/;"	e	enum:__anon622
trace_fmt_invalid	sim/common/sim-trace.h	/^  trace_fmt_invalid,$/;"	e	enum:__anon622
trace_fmt_string	sim/common/sim-trace.h	/^  trace_fmt_string,$/;"	e	enum:__anon622
trace_fmt_word	sim/common/sim-trace.h	/^  trace_fmt_word,$/;"	e	enum:__anon622
trace_frame_write_ops	gdb/tracefile.h	/^struct trace_frame_write_ops$/;"	s
trace_frames_offset	gdb/tracefile-tfile.c	/^static off_t trace_frames_offset;$/;"	v	file:
trace_funcs	sim/arm/wrapper.c	/^int trace_funcs = 0;$/;"	v
trace_gdb	sim/ppc/debug.h	/^  trace_gdb,$/;"	e	enum:__anon908
trace_generic	sim/common/sim-trace.c	/^trace_generic (SIM_DESC sd,$/;"	f
trace_glue_device	sim/ppc/debug.h	/^  trace_glue_device,$/;"	e	enum:__anon908
trace_halt_device	sim/ppc/debug.h	/^  trace_halt_device,$/;"	e	enum:__anon908
trace_htab_device	sim/ppc/debug.h	/^  trace_htab_device,$/;"	e	enum:__anon908
trace_icu_device	sim/ppc/debug.h	/^  trace_icu_device,$/;"	e	enum:__anon908
trace_ide_device	sim/ppc/debug.h	/^  trace_ide_device,$/;"	e	enum:__anon908
trace_idecode	sim/ppc/debug.h	/^  trace_idecode,$/;"	e	enum:__anon908
trace_idx	sim/common/sim-trace.h	/^  int trace_idx;$/;"	m	struct:_trace_data
trace_idx_to_str	sim/common/sim-trace.c	/^trace_idx_to_str (int trace_idx)$/;"	f	file:
trace_images	gdb/stubs/ia64vms-stub.c	153;"	d	file:
trace_init	gdb/remote.c	/^remote_target::trace_init ()$/;"	f	class:remote_target
trace_init	gdb/stubs/ia64vms-stub.c	/^trace_init (void)$/;"	f	file:
trace_init	gdb/target-delegates.c	/^debug_target::trace_init ()$/;"	f	class:debug_target
trace_init	gdb/target-delegates.c	/^dummy_target::trace_init ()$/;"	f	class:dummy_target
trace_init	gdb/target-delegates.c	/^target_ops::trace_init ()$/;"	f	class:target_ops
trace_init	sim/common/sim-trace.c	/^static MODULE_INIT_FN trace_init;$/;"	v	file:
trace_init	sim/common/sim-trace.c	/^trace_init (SIM_DESC sd)$/;"	f	file:
trace_input	sim/cr16/simops.c	211;"	d	file:
trace_input	sim/cr16/simops.c	539;"	d	file:
trace_input	sim/d10v/simops.c	131;"	d	file:
trace_input	sim/d10v/simops.c	580;"	d	file:
trace_input	sim/v850/sim-main.h	628;"	d
trace_input	sim/v850/simops.c	/^trace_input (char *name, enum op_types type, int size)$/;"	f
trace_input0	sim/common/sim-trace.c	/^trace_input0 (SIM_DESC sd,$/;"	f
trace_input_addr1	sim/common/sim-trace.c	/^trace_input_addr1 (SIM_DESC sd,$/;"	f
trace_input_bool1	sim/common/sim-trace.c	/^trace_input_bool1 (SIM_DESC sd,$/;"	f
trace_input_data	sim/common/sim-trace.h	/^  } trace_input_data[16];$/;"	m	struct:_trace_data	typeref:union:_trace_data::__anon621
trace_input_fmt	sim/common/sim-trace.h	/^  unsigned8 trace_input_fmt[16];$/;"	m	struct:_trace_data
trace_input_fp1	sim/common/sim-trace.c	/^trace_input_fp1 (SIM_DESC sd,$/;"	f
trace_input_fp2	sim/common/sim-trace.c	/^trace_input_fp2 (SIM_DESC sd,$/;"	f
trace_input_fp3	sim/common/sim-trace.c	/^trace_input_fp3 (SIM_DESC sd,$/;"	f
trace_input_fpu1	sim/common/sim-trace.c	/^trace_input_fpu1 (SIM_DESC sd,$/;"	f
trace_input_fpu2	sim/common/sim-trace.c	/^trace_input_fpu2 (SIM_DESC sd,$/;"	f
trace_input_fpu3	sim/common/sim-trace.c	/^trace_input_fpu3 (SIM_DESC sd,$/;"	f
trace_input_func	sim/cr16/simops.c	/^trace_input_func (SIM_DESC sd, const char *name, enum op_types in1, enum op_types in2, enum op_types in3)$/;"	f	file:
trace_input_func	sim/d10v/simops.c	/^trace_input_func (SIM_DESC sd, const char *name, enum op_types in1, enum op_types in2, enum op_types in3)$/;"	f	file:
trace_input_idx	sim/common/sim-trace.h	/^  int trace_input_idx;$/;"	m	struct:_trace_data
trace_input_size	sim/common/sim-trace.h	/^  unsigned8 trace_input_size[16];$/;"	m	struct:_trace_data
trace_input_word1	sim/common/sim-trace.c	/^trace_input_word1 (SIM_DESC sd,$/;"	f
trace_input_word2	sim/common/sim-trace.c	/^trace_input_word2 (SIM_DESC sd,$/;"	f
trace_input_word3	sim/common/sim-trace.c	/^trace_input_word3 (SIM_DESC sd,$/;"	f
trace_input_word4	sim/common/sim-trace.c	/^trace_input_word4 (SIM_DESC sd,$/;"	f
trace_install	sim/common/sim-trace.c	/^trace_install (SIM_DESC sd)$/;"	f
trace_install	sim/common/sim-trace.h	/^MODULE_INSTALL_FN trace_install;$/;"	v
trace_interrupts	sim/ppc/debug.h	/^  trace_interrupts,$/;"	e	enum:__anon908
trace_invalid	sim/ppc/debug.h	/^  trace_invalid,$/;"	e	enum:__anon908
trace_load_store	sim/ppc/debug.h	/^  trace_load_store,$/;"	e	enum:__anon908
trace_load_symbols	sim/common/sim-trace.c	/^trace_load_symbols (SIM_DESC sd)$/;"	f
trace_memory_device	sim/ppc/debug.h	/^  trace_memory_device,$/;"	e	enum:__anon908
trace_model	sim/ppc/debug.h	/^  trace_model,$/;"	e	enum:__anon908
trace_module	sim/v850/simops.c	/^int          trace_module;$/;"	v
trace_name	sim/v850/simops.c	/^const char * trace_name;$/;"	v
trace_never_run	gdb/tracepoint.h	/^    trace_never_run,$/;"	e	enum:trace_stop_reason
trace_notes	gdb/tracepoint.c	/^char *trace_notes = NULL;$/;"	v
trace_num_values	sim/v850/simops.c	/^int          trace_num_values;$/;"	v
trace_of_hw_p	sim/common/hw-device.h	/^  int trace_of_hw_p;$/;"	m	struct:hw
trace_opic_device	sim/ppc/debug.h	/^  trace_opic_device,$/;"	e	enum:__anon908
trace_option	sim/ppc/debug.c	/^trace_option(const char *option,$/;"	f
trace_option_descriptor	sim/ppc/debug.c	/^} trace_option_descriptor;$/;"	t	typeref:struct:_trace_option_descriptor	file:
trace_option_handler	sim/common/sim-trace.c	/^trace_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
trace_options	sim/common/sim-trace.c	/^static const OPTION trace_options[] =$/;"	v	file:
trace_options	sim/ppc/debug.h	/^} trace_options;$/;"	t	typeref:enum:__anon908
trace_opts	sim/ppc/debug.h	/^  trace_opts,$/;"	e	enum:__anon908
trace_os_emul	sim/ppc/debug.h	/^  trace_os_emul,$/;"	e	enum:__anon908
trace_output	sim/cr16/simops.c	540;"	d	file:
trace_output	sim/d10v/simops.c	581;"	d	file:
trace_output	sim/v850/sim-main.h	629;"	d
trace_output	sim/v850/simops.c	/^trace_output (enum op_types result)$/;"	f
trace_output_16	sim/cr16/simops.c	/^trace_output_16 (SIM_DESC sd, uint16 val)$/;"	f	file:
trace_output_16	sim/d10v/simops.c	/^trace_output_16 (SIM_DESC sd, uint16 val)$/;"	f	file:
trace_output_32	sim/cr16/simops.c	/^trace_output_32 (SIM_DESC sd, uint32 val)$/;"	f	file:
trace_output_32	sim/d10v/simops.c	/^trace_output_32 (SIM_DESC sd, uint32 val)$/;"	f	file:
trace_output_40	sim/d10v/simops.c	/^trace_output_40 (SIM_DESC sd, uint64 val)$/;"	f	file:
trace_output_flag	sim/cr16/simops.c	/^trace_output_flag (SIM_DESC sd)$/;"	f	file:
trace_output_flag	sim/d10v/simops.c	/^trace_output_flag (SIM_DESC sd)$/;"	f	file:
trace_output_void	sim/cr16/simops.c	/^trace_output_void (SIM_DESC sd)$/;"	f	file:
trace_output_void	sim/d10v/simops.c	/^trace_output_void (SIM_DESC sd)$/;"	f	file:
trace_p	sim/common/sim-hw.c	/^  int trace_p;$/;"	m	struct:sim_hw	file:
trace_p	sim/cris/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/cris/cpuv10.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/cris/cpuv32.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/frv/cpu.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/frv/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/iq2000/cpu.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/iq2000/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/lm32/cpu.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/lm32/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/m32r/cpu.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/m32r/cpu2.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/m32r/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/m32r/cpux.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/or1k/cpu.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/or1k/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/sh64/cpuall.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/sh64/defs-compact.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_p	sim/sh64/defs-media.h	/^  char trace_p;$/;"	m	struct:argbuf
trace_pal_device	sim/ppc/debug.h	/^  trace_pal_device,$/;"	e	enum:__anon908
trace_pass_command	gdb/breakpoint.c	/^trace_pass_command (const char *args, int from_tty)$/;"	f	file:
trace_pass_device	sim/ppc/debug.h	/^  trace_pass_device,$/;"	e	enum:__anon908
trace_pass_set_count	gdb/breakpoint.c	/^trace_pass_set_count (struct tracepoint *tp, int count, int from_tty)$/;"	f	file:
trace_pc	sim/v850/simops.c	/^unsigned32   trace_pc;$/;"	v
trace_phb_device	sim/ppc/debug.h	/^  trace_phb_device,$/;"	e	enum:__anon908
trace_pkt	gdb/stubs/ia64vms-stub.c	141;"	d	file:
trace_prefix	sim/common/sim-trace.c	/^trace_prefix (SIM_DESC sd,$/;"	f
trace_prefix	sim/common/sim-trace.h	/^  char trace_prefix[256];$/;"	m	struct:_trace_data
trace_print_device_tree	sim/ppc/debug.h	/^  trace_print_device_tree,$/;"	e	enum:__anon908
trace_print_info	sim/ppc/debug.h	/^  trace_print_info,$/;"	e	enum:__anon908
trace_printf	sim/common/sim-trace.c	/^trace_printf (SIM_DESC sd, sim_cpu *cpu, const char *fmt, ...)$/;"	f
trace_psim	sim/ppc/debug.h	/^  trace_psim,$/;"	e	enum:__anon908
trace_pthreaddbg	gdb/stubs/ia64vms-stub.c	156;"	d	file:
trace_record	sim/cris/cpuv10.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/cris/cpuv32.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/frv/cpu.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/iq2000/cpu.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/lm32/cpu.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/m32r/cpu.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/m32r/cpu2.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/m32r/cpux.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/or1k/cpu.h	/^typedef struct trace_record {$/;"	s
trace_record	sim/sh64/cpu.h	/^typedef struct trace_record {$/;"	s
trace_reg_get	sim/msp430/msp430-sim.c	/^trace_reg_get (SIM_DESC sd, int n)$/;"	f	file:
trace_reg_put	sim/msp430/msp430-sim.c	/^trace_reg_put (SIM_DESC sd, int n, unsigned int v)$/;"	f	file:
trace_regblock_size	gdb/tracefile-tfile.c	/^int trace_regblock_size;$/;"	v
trace_register_changes	sim/m32c/reg.c	/^trace_register_changes (void)$/;"	f
trace_register_changes	sim/rl78/cpu.c	/^trace_register_changes (void)$/;"	f
trace_register_changes	sim/rx/reg.c	/^trace_register_changes (void)$/;"	f
trace_register_device	sim/ppc/debug.h	/^  trace_register_device,$/;"	e	enum:__anon908
trace_register_init	sim/rl78/cpu.c	/^trace_register_init (void)$/;"	f	file:
trace_register_words	sim/rl78/cpu.c	/^int trace_register_words;$/;"	v
trace_reset_local_state	gdb/tracepoint.c	/^trace_reset_local_state (void)$/;"	f
trace_result	sim/v850/sim-main.h	630;"	d
trace_result	sim/v850/simops.c	/^trace_result (int has_result, unsigned32 result)$/;"	f
trace_result0	sim/common/sim-trace.c	/^trace_result0 (SIM_DESC sd,$/;"	f
trace_result_addr1	sim/common/sim-trace.c	/^trace_result_addr1 (SIM_DESC sd,$/;"	f
trace_result_bool1	sim/common/sim-trace.c	/^trace_result_bool1 (SIM_DESC sd,$/;"	f
trace_result_fp1	sim/common/sim-trace.c	/^trace_result_fp1 (SIM_DESC sd,$/;"	f
trace_result_fp2	sim/common/sim-trace.c	/^trace_result_fp2 (SIM_DESC sd,$/;"	f
trace_result_fpu1	sim/common/sim-trace.c	/^trace_result_fpu1 (SIM_DESC sd,$/;"	f
trace_result_string1	sim/common/sim-trace.c	/^trace_result_string1 (SIM_DESC sd,$/;"	f
trace_result_word1	sim/common/sim-trace.c	/^trace_result_word1 (SIM_DESC sd,$/;"	f
trace_result_word1_string1	sim/common/sim-trace.c	/^trace_result_word1_string1 (SIM_DESC sd,$/;"	f
trace_result_word2	sim/common/sim-trace.c	/^trace_result_word2 (SIM_DESC sd,$/;"	f
trace_result_word4	sim/common/sim-trace.c	/^trace_result_word4 (SIM_DESC sd,$/;"	f
trace_results	sim/common/sim-trace.c	/^trace_results (SIM_DESC sd,$/;"	f	file:
trace_save	gdb/tracefile.c	/^trace_save (const char *filename, struct trace_file_writer *writer,$/;"	f	file:
trace_save_ctf	gdb/tracefile.c	/^trace_save_ctf (const char *dirname, int target_does_save)$/;"	f
trace_save_tfile	gdb/tracefile.c	/^trace_save_tfile (const char *filename, int target_does_save)$/;"	f
trace_sem_device	sim/ppc/debug.h	/^  trace_sem_device,$/;"	e	enum:__anon908
trace_semantics	sim/ppc/debug.h	/^  trace_semantics,$/;"	e	enum:__anon908
trace_set_readonly_regions	gdb/remote.c	/^remote_target::trace_set_readonly_regions ()$/;"	f	class:remote_target
trace_set_readonly_regions	gdb/target-delegates.c	/^debug_target::trace_set_readonly_regions ()$/;"	f	class:debug_target
trace_set_readonly_regions	gdb/target-delegates.c	/^dummy_target::trace_set_readonly_regions ()$/;"	f	class:dummy_target
trace_set_readonly_regions	gdb/target-delegates.c	/^target_ops::trace_set_readonly_regions ()$/;"	f	class:target_ops
trace_shm_device	sim/ppc/debug.h	/^  trace_shm_device,$/;"	e	enum:__anon908
trace_speed_test	gdb/testsuite/gdb.trace/tspeed.c	/^trace_speed_test (void)$/;"	f
trace_stack_device	sim/ppc/debug.h	/^  trace_stack_device,$/;"	e	enum:__anon908
trace_start	gdb/remote.c	/^remote_target::trace_start ()$/;"	f	class:remote_target
trace_start	gdb/target-delegates.c	/^debug_target::trace_start ()$/;"	f	class:debug_target
trace_start	gdb/target-delegates.c	/^dummy_target::trace_start ()$/;"	f	class:dummy_target
trace_start	gdb/target-delegates.c	/^target_ops::trace_start ()$/;"	f	class:target_ops
trace_start_error	gdb/nat/fork-inferior.c	/^trace_start_error (const char *fmt, ...)$/;"	f
trace_start_error_with_name	gdb/nat/fork-inferior.c	/^trace_start_error_with_name (const char *string)$/;"	f
trace_state_variable	gdb/gdbserver/tracepoint.c	/^struct trace_state_variable$/;"	s	file:
trace_state_variable	gdb/tracepoint.h	/^  trace_state_variable (std::string &&name_, int number_)$/;"	f	struct:trace_state_variable
trace_state_variable	gdb/tracepoint.h	/^struct trace_state_variable$/;"	s
trace_state_variables	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR struct trace_state_variable *trace_state_variables;$/;"	v	typeref:struct:trace_state_variable
trace_state_variables	gdb/gdbserver/tracepoint.c	128;"	d	file:
trace_status	gdb/tracepoint.c	/^static struct trace_status trace_status;$/;"	v	typeref:struct:trace_status	file:
trace_status	gdb/tracepoint.h	/^struct trace_status$/;"	s
trace_status_mi	gdb/tracepoint.c	/^trace_status_mi (int on_stop)$/;"	f
trace_stop	gdb/remote.c	/^remote_target::trace_stop ()$/;"	f	class:remote_target
trace_stop	gdb/target-delegates.c	/^debug_target::trace_stop ()$/;"	f	class:debug_target
trace_stop	gdb/target-delegates.c	/^dummy_target::trace_stop ()$/;"	f	class:dummy_target
trace_stop	gdb/target-delegates.c	/^target_ops::trace_stop ()$/;"	f	class:target_ops
trace_stop_command	gdb/tracepoint.h	/^    trace_stop_command,$/;"	e	enum:trace_stop_reason
trace_stop_notes	gdb/tracepoint.c	/^char *trace_stop_notes = NULL;$/;"	v
trace_stop_reason	gdb/tracepoint.h	/^enum trace_stop_reason$/;"	g
trace_stop_reason_unknown	gdb/tracepoint.h	/^    trace_stop_reason_unknown,$/;"	e	enum:trace_stop_reason
trace_string	gdb/ax.h	/^    int trace_string;$/;"	m	struct:agent_expr
trace_string	gdb/tracepoint.c	/^  int trace_string;$/;"	m	struct:add_local_symbols_data	file:
trace_sym_value	sim/common/sim-trace.c	/^trace_sym_value (SIM_DESC sd, const char *name)$/;"	f
trace_tbd	sim/ppc/debug.h	/^  trace_tbd,$/;"	e	enum:__anon908
trace_tdesc	gdb/tracefile-tfile.c	/^static struct buffer trace_tdesc;$/;"	v	typeref:struct:buffer	file:
trace_uninstall	sim/common/sim-trace.c	/^static MODULE_UNINSTALL_FN trace_uninstall;$/;"	v	file:
trace_uninstall	sim/common/sim-trace.c	/^trace_uninstall (SIM_DESC sd)$/;"	f	file:
trace_unwind	gdb/stubs/ia64vms-stub.c	150;"	d	file:
trace_usage	sim/ppc/debug.c	/^trace_usage(int verbose)$/;"	f
trace_user	gdb/tracepoint.c	/^char *trace_user = NULL;$/;"	v
trace_values	sim/v850/simops.c	/^unsigned32   trace_values[3];$/;"	v
trace_variable_command	gdb/tracepoint.c	/^trace_variable_command (const char *args, int from_tty)$/;"	f	file:
trace_vdebug	gdb/gdbserver/tracepoint.c	/^trace_vdebug (const char *fmt, ...)$/;"	f	file:
trace_vliw_wait_cycles	sim/frv/profile.c	/^trace_vliw_wait_cycles (SIM_CPU *cpu)$/;"	f
trace_vm	sim/ppc/debug.h	/^  trace_vm,$/;"	e	enum:__anon908
trace_vm_device	sim/ppc/debug.h	/^  trace_vm_device,$/;"	e	enum:__anon908
trace_vprintf	sim/common/sim-trace.c	/^trace_vprintf (SIM_DESC sd, sim_cpu *cpu, const char *fmt, va_list ap)$/;"	f
trace_write_handler	gdb/ctf.c	/^struct trace_write_handler$/;"	s	file:
traceback_table	bfd/pef-traceback.h	/^struct traceback_table$/;"	s
traceback_table_alloca	bfd/pef-traceback.h	/^struct traceback_table_alloca$/;"	s
traceback_table_anchors	bfd/pef-traceback.h	/^struct traceback_table_anchors$/;"	s
traceback_table_fixedparams	bfd/pef-traceback.h	/^struct traceback_table_fixedparams$/;"	s
traceback_table_interrupts	bfd/pef-traceback.h	/^struct traceback_table_interrupts$/;"	s
traceback_table_routine	bfd/pef-traceback.h	/^struct traceback_table_routine$/;"	s
traceback_table_tboff	bfd/pef-traceback.h	/^struct traceback_table_tboff$/;"	s
traceback_table_vector	bfd/pef-traceback.h	/^struct traceback_table_vector$/;"	s
traced	gdb/gnu-nat.c	/^    unsigned int traced:1;$/;"	m	struct:inf	file:
tracefh	sim/mips/interp.c	/^FILE *tracefh = NULL;$/;"	v
tracefile	sim/mips/interp.c	/^static char *tracefile = "trace.din"; \/* default filename for trace log *\/$/;"	v	file:
tracefile_fetch_registers	gdb/tracefile.c	/^tracefile_fetch_registers (struct regcache *regcache, int regno)$/;"	f
tracefile_target	gdb/tracefile.c	/^tracefile_target::tracefile_target ()$/;"	f	class:tracefile_target
tracefile_target	gdb/tracefile.h	/^class tracefile_target : public target_ops$/;"	c
traceframe	gdb/gdbserver/tracepoint.c	/^struct traceframe$/;"	s	file:
traceframe	gdb/mi/mi-main.h	/^  int traceframe;$/;"	m	struct:mi_suppress_notification
traceframe_count	gdb/gdbserver/tracepoint.c	1204;"	d	file:
traceframe_count	gdb/tracepoint.h	/^  int traceframe_count;$/;"	m	struct:trace_status
traceframe_find_block_type	gdb/gdbserver/tracepoint.c	/^traceframe_find_block_type (unsigned char *database, unsigned int datasize,$/;"	f	file:
traceframe_find_block_type	gdb/tracefile-tfile.c	/^traceframe_find_block_type (char type_wanted, int pos)$/;"	f	file:
traceframe_find_regblock	gdb/gdbserver/tracepoint.c	/^traceframe_find_regblock (struct traceframe *tframe, int tfnum)$/;"	f	file:
traceframe_get_pc	gdb/gdbserver/tracepoint.c	/^traceframe_get_pc (struct traceframe *tframe)$/;"	f	file:
traceframe_info	gdb/ctf.c	/^ctf_target::traceframe_info ()$/;"	f	class:ctf_target
traceframe_info	gdb/remote.c	/^remote_target::traceframe_info ()$/;"	f	class:remote_target
traceframe_info	gdb/target-delegates.c	/^debug_target::traceframe_info ()$/;"	f	class:debug_target
traceframe_info	gdb/target-delegates.c	/^dummy_target::traceframe_info ()$/;"	f	class:dummy_target
traceframe_info	gdb/target-delegates.c	/^target_ops::traceframe_info ()$/;"	f	class:target_ops
traceframe_info	gdb/tracefile-tfile.c	/^tfile_target::traceframe_info ()$/;"	f	class:tfile_target
traceframe_info	gdb/tracepoint.h	/^struct traceframe_info$/;"	s
traceframe_info_children	gdb/tracepoint.c	/^static const struct gdb_xml_element traceframe_info_children[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
traceframe_info_elements	gdb/tracepoint.c	/^static const struct gdb_xml_element traceframe_info_elements[] = {$/;"	v	typeref:struct:gdb_xml_element	file:
traceframe_info_start_memory	gdb/tracepoint.c	/^traceframe_info_start_memory (struct gdb_xml_parser *parser,$/;"	f	file:
traceframe_info_start_tvar	gdb/tracepoint.c	/^traceframe_info_start_tvar (struct gdb_xml_parser *parser,$/;"	f	file:
traceframe_info_up	gdb/tracepoint.h	/^typedef std::unique_ptr<traceframe_info> traceframe_info_up;$/;"	t
traceframe_number	gdb/tracepoint.c	/^static int traceframe_number;$/;"	v	file:
traceframe_read_count	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR unsigned int traceframe_read_count;$/;"	v
traceframe_read_count	gdb/gdbserver/tracepoint.c	125;"	d	file:
traceframe_read_info	gdb/gdbserver/tracepoint.c	/^traceframe_read_info (int tfnum, struct buffer *buffer)$/;"	f
traceframe_read_mem	gdb/gdbserver/tracepoint.c	/^traceframe_read_mem (int tfnum, CORE_ADDR addr,$/;"	f
traceframe_read_sdata	gdb/gdbserver/tracepoint.c	/^traceframe_read_sdata (int tfnum, ULONGEST offset,$/;"	f
traceframe_read_tsv	gdb/gdbserver/tracepoint.c	/^traceframe_read_tsv (int tsvnum, LONGEST *val)$/;"	f	file:
traceframe_usage	gdb/breakpoint.h	/^  ULONGEST traceframe_usage;$/;"	m	struct:tracepoint
traceframe_usage	gdb/gdbserver/tracepoint.c	/^  uint64_t traceframe_usage;$/;"	m	struct:tracepoint	file:
traceframe_usage	gdb/tracepoint.h	/^  ULONGEST traceframe_usage = 0;$/;"	m	struct:uploaded_tp
traceframe_walk_blocks	gdb/gdbserver/tracepoint.c	/^traceframe_walk_blocks (unsigned char *database, unsigned int datasize,$/;"	f	file:
traceframe_walk_blocks	gdb/tracefile-tfile.c	/^traceframe_walk_blocks (walk_blocks_callback_func callback,$/;"	f	file:
traceframe_write_count	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR unsigned int traceframe_write_count;$/;"	v
traceframe_write_count	gdb/gdbserver/tracepoint.c	126;"	d	file:
traceframes_created	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int traceframes_created;$/;"	v
traceframes_created	gdb/gdbserver/tracepoint.c	127;"	d	file:
traceframes_created	gdb/tracepoint.h	/^  int traceframes_created;$/;"	m	struct:trace_status
tracepoint	gdb/breakpoint.h	/^struct tracepoint : public breakpoint$/;"	s
tracepoint	gdb/gdbserver/tracepoint.c	/^struct tracepoint$/;"	s	file:
tracepoint	gdb/gdbserver/tracepoint.c	6584;"	d	file:
tracepoint	gdb/gdbserver/tracepoint.c	6586;"	d	file:
tracepoint_action	gdb/gdbserver/tracepoint.c	/^struct tracepoint_action$/;"	s	file:
tracepoint_action_download	gdb/gdbserver/tracepoint.c	/^tracepoint_action_download (const struct tracepoint_action *action)$/;"	f	file:
tracepoint_action_send	gdb/gdbserver/tracepoint.c	/^tracepoint_action_send (char *buffer, const struct tracepoint_action *action)$/;"	f	file:
tracepoint_breakpoint_hit	gdb/breakpoint.c	/^tracepoint_breakpoint_hit (const struct bp_location *bl,$/;"	f	file:
tracepoint_breakpoint_ops	gdb/breakpoint.c	/^struct breakpoint_ops tracepoint_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops
tracepoint_count	gdb/breakpoint.c	/^static int tracepoint_count;$/;"	v	file:
tracepoint_create_breakpoints_sal	gdb/breakpoint.c	/^tracepoint_create_breakpoints_sal (struct gdbarch *gdbarch,$/;"	f	file:
tracepoint_create_sals_from_location	gdb/breakpoint.c	/^tracepoint_create_sals_from_location (const struct event_location *location,$/;"	f	file:
tracepoint_decode_location	gdb/breakpoint.c	/^tracepoint_decode_location (struct breakpoint *b,$/;"	f	file:
tracepoint_error	gdb/tracepoint.h	/^    tracepoint_error$/;"	e	enum:trace_stop_reason
tracepoint_finished_step	gdb/gdbserver/tracepoint.c	/^tracepoint_finished_step (struct thread_info *tinfo, CORE_ADDR stop_pc)$/;"	f
tracepoint_handler	gdb/gdbserver/tracepoint.c	/^tracepoint_handler (CORE_ADDR address)$/;"	f	file:
tracepoint_hit_ctx	gdb/gdbserver/tracepoint.c	/^struct tracepoint_hit_ctx$/;"	s	file:
tracepoint_locations_match	gdb/breakpoint.c	/^tracepoint_locations_match (struct bp_location *loc1,$/;"	f	file:
tracepoint_look_up_symbols	gdb/gdbserver/tracepoint.c	/^tracepoint_look_up_symbols (void)$/;"	f
tracepoint_number	gdb/tracepoint.c	/^static int tracepoint_number;$/;"	v	file:
tracepoint_passcount	gdb/tracepoint.h	/^    tracepoint_passcount,$/;"	e	enum:trace_stop_reason
tracepoint_print_mention	gdb/breakpoint.c	/^tracepoint_print_mention (struct breakpoint *b)$/;"	f	file:
tracepoint_print_one_detail	gdb/breakpoint.c	/^tracepoint_print_one_detail (const struct breakpoint *self,$/;"	f	file:
tracepoint_print_recreate	gdb/breakpoint.c	/^tracepoint_print_recreate (struct breakpoint *self, struct ui_file *fp)$/;"	f	file:
tracepoint_probe_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops tracepoint_probe_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
tracepoint_probe_create_sals_from_location	gdb/breakpoint.c	/^tracepoint_probe_create_sals_from_location$/;"	f	file:
tracepoint_probe_decode_location	gdb/breakpoint.c	/^tracepoint_probe_decode_location (struct breakpoint *b,$/;"	f	file:
tracepoint_re_set	gdb/breakpoint.c	/^tracepoint_re_set (struct breakpoint *b)$/;"	f	file:
tracepoint_send_agent	gdb/gdbserver/tracepoint.c	/^tracepoint_send_agent (struct tracepoint *tpoint)$/;"	f	file:
tracepoint_type	gdb/gdbserver/tracepoint.c	/^enum tracepoint_type$/;"	g	file:
tracepoint_var_ref	gdb/symtab.h	/^  void (*tracepoint_var_ref) (struct symbol *symbol, struct agent_expr *ax,$/;"	m	struct:symbol_computed_ops
tracepoint_was_hit	gdb/gdbserver/tracepoint.c	/^tracepoint_was_hit (struct thread_info *tinfo, CORE_ADDR stop_pc)$/;"	f
tracepoints	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR struct tracepoint *tracepoints;$/;"	v	typeref:struct:tracepoint
tracepoints	gdb/gdbserver/tracepoint.c	119;"	d	file:
tracer	gdb/testsuite/gdb.threads/ia64-sigill.c	/^static volatile pid_t tracer = 0;$/;"	v	file:
tracer	gdb/testsuite/gdb.threads/siginfo-threads.c	/^static volatile pid_t tracer = 0;$/;"	v	file:
tracer	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static volatile pid_t tracer = 0;$/;"	v	file:
tracing	gdb/ax.h	/^    unsigned int tracing : 1;$/;"	m	struct:agent_expr
tracing	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int tracing;$/;"	v
tracing	gdb/gdbserver/tracepoint.c	120;"	d	file:
tracing	gdb/gdbserver/tracepoint.h	/^IP_AGENT_EXPORT_VAR_DECL int tracing;$/;"	v
tracing	sim/mcore/interp.c	/^static int tracing = 0;$/;"	v	file:
tracing	sim/microblaze/interp.c	/^static int tracing = 0;$/;"	v	file:
tracing_notes	gdb/gdbserver/tracepoint.c	/^char *tracing_notes;$/;"	v
tracing_start_time	gdb/gdbserver/tracepoint.c	/^LONGEST tracing_start_time;$/;"	v
tracing_stop_note	gdb/gdbserver/tracepoint.c	/^char *tracing_stop_note;$/;"	v
tracing_stop_reason	gdb/gdbserver/tracepoint.c	/^static const char *tracing_stop_reason = "tnotrun";$/;"	v	file:
tracing_stop_time	gdb/gdbserver/tracepoint.c	/^LONGEST tracing_stop_time;$/;"	v
tracing_stop_tpnum	gdb/gdbserver/tracepoint.c	/^static int tracing_stop_tpnum;$/;"	v	file:
tracing_user_name	gdb/gdbserver/tracepoint.c	/^char *tracing_user_name;$/;"	v
tracker	gdb/completer.c	/^  completion_tracker *tracker = NULL;$/;"	m	struct:gdb_completer_state	file:
tracker	gdb/unittests/optional/cons/copy.cc	/^  tracker(int value) : value(value) { ++count; }$/;"	f	struct:cons_copy::tracker
tracker	gdb/unittests/optional/cons/copy.cc	/^  tracker(tracker const& other) : value(other.value) { ++count; }$/;"	f	struct:cons_copy::tracker
tracker	gdb/unittests/optional/cons/copy.cc	/^  tracker(tracker&& other) : value(other.value)$/;"	f	struct:cons_copy::tracker
tracker	gdb/unittests/optional/cons/copy.cc	/^struct tracker$/;"	s	namespace:cons_copy	file:
tracker	gdb/unittests/optional/cons/default.cc	/^  tracker() { ++count; }$/;"	f	struct:cons_default::tracker
tracker	gdb/unittests/optional/cons/default.cc	/^  tracker(tracker const&) { ++count; }$/;"	f	struct:cons_default::tracker
tracker	gdb/unittests/optional/cons/default.cc	/^  tracker(tracker&&) { ++count; }$/;"	f	struct:cons_default::tracker
tracker	gdb/unittests/optional/cons/default.cc	/^struct tracker$/;"	s	namespace:cons_default	file:
tracker	gdb/unittests/optional/cons/move.cc	/^  tracker(int value) : value(value) { ++count; }$/;"	f	struct:cons_move::tracker
tracker	gdb/unittests/optional/cons/move.cc	/^  tracker(tracker const& other) : value(other.value) { ++count; }$/;"	f	struct:cons_move::tracker
tracker	gdb/unittests/optional/cons/move.cc	/^  tracker(tracker&& other) : value(other.value)$/;"	f	struct:cons_move::tracker
tracker	gdb/unittests/optional/cons/move.cc	/^struct tracker$/;"	s	namespace:cons_move	file:
tracker	gdb/unittests/optional/cons/value.cc	/^  tracker(int value) : value(value) { ++count; }$/;"	f	struct:cons_value::tracker
tracker	gdb/unittests/optional/cons/value.cc	/^  tracker(tracker const& other) : value(other.value) { ++count; }$/;"	f	struct:cons_value::tracker
tracker	gdb/unittests/optional/cons/value.cc	/^  tracker(tracker&& other) : value(other.value)$/;"	f	struct:cons_value::tracker
tracker	gdb/unittests/optional/cons/value.cc	/^struct tracker$/;"	s	namespace:cons_value	file:
trad_cache	gdb/tramp-frame.c	/^  struct trad_frame_cache *trad_cache;$/;"	m	struct:tramp_frame_cache	typeref:struct:tramp_frame_cache::trad_frame_cache	file:
trad_core_data	bfd/bfd-in2.h	/^      struct trad_core_struct *trad_core_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::trad_core_struct
trad_core_struct	bfd/aix386-core.c	/^struct trad_core_struct$/;"	s	file:
trad_core_struct	bfd/ptrace-core.c	/^struct trad_core_struct$/;"	s	file:
trad_core_struct	bfd/trad-core.c	/^struct trad_core_struct$/;"	s	file:
trad_frame_addr_p	gdb/trad-frame.c	/^trad_frame_addr_p (struct trad_frame_saved_reg this_saved_regs[], int regnum)$/;"	f
trad_frame_alloc_saved_regs	gdb/trad-frame.c	/^trad_frame_alloc_saved_regs (struct frame_info *this_frame)$/;"	f
trad_frame_alloc_saved_regs	gdb/trad-frame.c	/^trad_frame_alloc_saved_regs (struct gdbarch *gdbarch)$/;"	f
trad_frame_cache	gdb/trad-frame.c	/^struct trad_frame_cache$/;"	s	file:
trad_frame_cache_zalloc	gdb/trad-frame.c	/^trad_frame_cache_zalloc (struct frame_info *this_frame)$/;"	f
trad_frame_get_id	gdb/trad-frame.c	/^trad_frame_get_id (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_get_prev_register	gdb/trad-frame.c	/^trad_frame_get_prev_register (struct frame_info *this_frame,$/;"	f
trad_frame_get_register	gdb/trad-frame.c	/^trad_frame_get_register (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_get_this_base	gdb/trad-frame.c	/^trad_frame_get_this_base (struct trad_frame_cache *this_trad_cache)$/;"	f
trad_frame_realreg_p	gdb/trad-frame.c	/^trad_frame_realreg_p (struct trad_frame_saved_reg this_saved_regs[],$/;"	f
trad_frame_saved_reg	gdb/trad-frame.h	/^struct trad_frame_saved_reg$/;"	s
trad_frame_set_id	gdb/trad-frame.c	/^trad_frame_set_id (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_set_reg_addr	gdb/trad-frame.c	/^trad_frame_set_reg_addr (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_set_reg_realreg	gdb/trad-frame.c	/^trad_frame_set_reg_realreg (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_set_reg_value	gdb/trad-frame.c	/^trad_frame_set_reg_value (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_set_this_base	gdb/trad-frame.c	/^trad_frame_set_this_base (struct trad_frame_cache *this_trad_cache,$/;"	f
trad_frame_set_unknown	gdb/trad-frame.c	/^trad_frame_set_unknown (struct trad_frame_saved_reg this_saved_regs[],$/;"	f
trad_frame_set_value	gdb/trad-frame.c	/^trad_frame_set_value (struct trad_frame_saved_reg this_saved_regs[],$/;"	f
trad_frame_value_p	gdb/trad-frame.c	/^trad_frame_value_p (struct trad_frame_saved_reg this_saved_regs[], int regnum)$/;"	f
trad_unix_core_file_failing_command	bfd/trad-core.c	/^trad_unix_core_file_failing_command (bfd *abfd)$/;"	f	file:
trad_unix_core_file_failing_signal	bfd/trad-core.c	/^trad_unix_core_file_failing_signal (bfd *ignore_abfd ATTRIBUTE_UNUSED)$/;"	f	file:
trad_unix_core_file_matches_executable_p	bfd/trad-core.c	68;"	d	file:
trad_unix_core_file_p	bfd/trad-core.c	/^trad_unix_core_file_p (bfd *abfd)$/;"	f	file:
trad_unix_core_file_pid	bfd/trad-core.c	69;"	d	file:
traditional_format	include/bfdlink.h	/^  unsigned int traditional_format: 1;$/;"	m	struct:bfd_link_info
trailing_padding	bfd/coff-rs6000.c	/^  bfd_size_type trailing_padding;$/;"	m	struct:member_layout	file:
traits	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^    struct traits<std::basic_string_view<_Tp1, _Tp2>> : public traits_base$/;"	s	namespace:__gnu_test	file:
traits_	gdb/common/default-init-alloc.h	/^    typedef std::allocator_traits<A> traits_;$/;"	t	struct:gdb::default_init_allocator::rebind
traits_type1	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^typedef typename std::string_view::traits_type traits_type1;$/;"	t	file:
traits_type2	gdb/unittests/basic_string_view/requirements/typedefs.cc	/^typedef typename std::wstring_view::traits_type traits_type2;$/;"	t	file:
tramp_frame	gdb/tramp-frame.c	/^  const struct tramp_frame *tramp_frame;$/;"	m	struct:frame_data	typeref:struct:frame_data::tramp_frame	file:
tramp_frame	gdb/tramp-frame.c	/^  const struct tramp_frame *tramp_frame;$/;"	m	struct:tramp_frame_cache	typeref:struct:tramp_frame_cache::tramp_frame	file:
tramp_frame	gdb/tramp-frame.h	/^struct tramp_frame$/;"	s
tramp_frame_cache	gdb/tramp-frame.c	/^struct tramp_frame_cache$/;"	s	file:
tramp_frame_cache	gdb/tramp-frame.c	/^tramp_frame_cache (struct frame_info *this_frame,$/;"	f	file:
tramp_frame_prepend_unwinder	gdb/tramp-frame.c	/^tramp_frame_prepend_unwinder (struct gdbarch *gdbarch,$/;"	f
tramp_frame_prev_register	gdb/tramp-frame.c	/^tramp_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
tramp_frame_sniffer	gdb/tramp-frame.c	/^tramp_frame_sniffer (const struct frame_unwind *self,$/;"	f	file:
tramp_frame_start	gdb/tramp-frame.c	/^tramp_frame_start (const struct tramp_frame *tramp,$/;"	f	file:
tramp_frame_this_id	gdb/tramp-frame.c	/^tramp_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
tramp_section	bfd/elf32-m68hc1x.h	/^  asection* tramp_section;$/;"	m	struct:m68hc11_elf_link_hash_table
tramp_section	bfd/elf32-xgate.h	/^  asection* tramp_section;$/;"	m	struct:xgate_elf_link_hash_table
trampoline	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR trampoline;$/;"	m	struct:tracepoint	file:
trampoline_addr	bfd/elf32-m68hc1x.h	/^  bfd_vma trampoline_addr;$/;"	m	struct:m68hc11_page_info
trampoline_addr	bfd/elf32-xgate.h	/^  bfd_vma trampoline_addr;$/;"	m	struct:xgate_page_info
trampoline_buffer_head	gdb/gdbserver/tracepoint.c	/^static CORE_ADDR trampoline_buffer_head = 0;$/;"	v	file:
trampoline_buffer_tail	gdb/gdbserver/tracepoint.c	/^static CORE_ADDR trampoline_buffer_tail;$/;"	v	file:
trampoline_end	gdb/gdbserver/tracepoint.c	/^  CORE_ADDR trampoline_end;$/;"	m	struct:tracepoint	file:
trans	gdb/proc-api.c	/^struct trans {$/;"	s	file:
trans	gdb/proc-events.c	/^struct trans$/;"	s	file:
trans	gdb/proc-flags.c	/^struct trans {$/;"	s	file:
trans	gdb/proc-why.c	/^struct trans$/;"	s	file:
trans_sysdep_tab	intl/gettextP.h	/^  const struct sysdep_string_desc *trans_sysdep_tab;$/;"	m	struct:loaded_domain	typeref:struct:loaded_domain::sysdep_string_desc
trans_sysdep_tab_offset	intl/gmo.h	/^  nls_uint32 trans_sysdep_tab_offset;$/;"	m	struct:mo_file_header
trans_tab	intl/gettextP.h	/^  const struct string_desc *trans_tab;$/;"	m	struct:loaded_domain	typeref:struct:loaded_domain::string_desc
trans_tab_offset	intl/gmo.h	/^  nls_uint32 trans_tab_offset;$/;"	m	struct:mo_file_header
transcmp	intl/dcigettext.c	/^transcmp (p1, p2)$/;"	f	file:
transfer	opcodes/mcore-opc.h	/^  unsigned char  transfer;$/;"	m	struct:inst
transfer_address	bfd/vms-alpha.c	/^  bfd_vma transfer_address[4];$/;"	m	struct:vms_private_data_struct	file:
transfer_calls	bfd/elf32-spu.c	/^transfer_calls (struct function_info *fun,$/;"	f	file:
transfer_mode	sim/ppc/basics.h	/^} transfer_mode;$/;"	t	typeref:enum:__anon965
transfer_regset	gdb/regcache.c	/^regcache::transfer_regset (const struct regset *regset,$/;"	f	class:regcache
transfer_regset_register	gdb/regcache.c	/^regcache::transfer_regset_register (struct regcache *out_regcache, int regnum,$/;"	f	class:regcache
transfer_sec	bfd/elf64-ia64-vms.c	/^  asection *transfer_sec;	\/* Transfer vector section.  *\/$/;"	m	struct:elf64_ia64_link_hash_table	file:
transfer_to_str	sim/common/sim-utils.c	/^transfer_to_str (unsigned transfer)$/;"	f
transfer_type	sim/common/sim-basics.h	/^} transfer_type;$/;"	t	typeref:enum:_transfer_type
transitions	gdb/addrmap.c	/^  struct addrmap_transition transitions[1];$/;"	m	struct:addrmap_fixed	typeref:struct:addrmap_fixed::addrmap_transition	file:
translate	gdb/tui/tui-win.c	/^translate (const char *name, struct tui_translate *table)$/;"	f	file:
translate	include/xregex2.h	/^  RE_TRANSLATE_TYPE translate;$/;"	m	struct:re_pattern_buffer
translate	opcodes/z8kgen.c	/^translate (struct tok_struct *table, char *x, int *length)$/;"	f	file:
translate_condition_evaluation_mode	gdb/breakpoint.c	/^translate_condition_evaluation_mode (const char *mode)$/;"	f	file:
translate_endian	sim/m32r/traps-linux.c	/^translate_endian(void *addr, size_t size)$/;"	f	file:
translate_from_native_sym_flags	bfd/aoutx.h	/^translate_from_native_sym_flags (bfd *abfd, aout_symbol_type *cache_ptr)$/;"	f
translate_from_native_sym_flags	bfd/pdp11.c	/^translate_from_native_sym_flags (bfd *abfd,$/;"	f	file:
translate_offset	gdb/testsuite/gdb.base/sym-file-loader.c	/^translate_offset (uint64_t file_offset, struct segment *seg, void **addr)$/;"	f	file:
translate_open_mode	sim/arm/armos.c	/^static int translate_open_mode[] =$/;"	v	file:
translate_reloc	bfd/elf32-xtensa.c	/^translate_reloc (const r_reloc *orig_rel, r_reloc *new_rel, asection *sec)$/;"	f	file:
translate_reloc_bfd_fix	bfd/elf32-xtensa.c	/^translate_reloc_bfd_fix (reloc_bfd_fix *fix)$/;"	f	file:
translate_rreg	gdb/mn10300-tdep.c	/^translate_rreg (int rreg)$/;"	f	file:
translate_section_fixes	bfd/elf32-xtensa.c	/^translate_section_fixes (asection *sec)$/;"	f	file:
translate_to_native_sym_flags	bfd/aoutx.h	/^translate_to_native_sym_flags (bfd *abfd,$/;"	f
translate_to_native_sym_flags	bfd/pdp11.c	/^translate_to_native_sym_flags (bfd *abfd,$/;"	f	file:
translatecomments	bfd/doc/chew.c	/^translatecomments ()$/;"	f	file:
translated	bfd/elf32-xtensa.c	/^  bfd_boolean translated;$/;"	m	struct:reloc_bfd_fix_struct	file:
translation	include/opcode/m68hc11.h	/^  const char*   translation;$/;"	m	struct:m68hc12_opcode_alias
translation	intl/dcigettext.c	/^  const char *translation;$/;"	m	struct:known_translation_t	file:
translation	sim/ppc/vm.c	/^  om_map translation;$/;"	m	struct:_vm_data_map	file:
translation	sim/ppc/vm.c	/^  om_map translation;$/;"	m	struct:_vm_instruction_map	file:
translation_length	intl/dcigettext.c	/^  size_t translation_length;$/;"	m	struct:known_translation_t	file:
translit_char	gdb/charset.h	/^    translit_char$/;"	e	enum:transliterations
translit_none	gdb/charset.h	/^    translit_none,$/;"	e	enum:transliterations
transliterations	gdb/charset.h	/^enum transliterations$/;"	g
transmem_block_t	intl/dcigettext.c	/^typedef unsigned char transmem_block_t;$/;"	t	file:
transmem_block_t	intl/dcigettext.c	/^} transmem_block_t;$/;"	t	typeref:struct:transmem_list	file:
transmem_list	intl/dcigettext.c	/^static struct transmem_list *transmem_list;$/;"	v	typeref:struct:transmem_list	file:
transmem_list	intl/dcigettext.c	/^typedef struct transmem_list$/;"	s	file:
transport_is_reliable	gdb/gdbserver/server.h	/^  int transport_is_reliable = 0;$/;"	m	struct:client_state
trap	gdb/testsuite/gdb.arch/i386-size-overlap.c	/^trap (void)$/;"	f
trap	gdb/testsuite/gdb.arch/i386-size.c	/^trap (void)$/;"	f
trap	gdb/testsuite/gdb.arch/i386-unwind.c	/^trap (void)$/;"	f
trap	sim/erc32/sis.h	/^    uint32          trap;	\/* Current trap type *\/$/;"	m	struct:pstate
trap	sim/sh/interp.c	/^trap (SIM_DESC sd, int i, int *regs, unsigned char *insn_ptr,$/;"	f	file:
trap	sim/testsuite/d10v-elf/t-dbt.s	/^trap:	ldi r1, success@word$/;"	l
trap1	gdb/stubs/m32r-stub.c	/^static unsigned short trap1 = TRAP1;$/;"	v	file:
trap1_addr	gdb/stubs/m32r-stub.c	/^  unsigned long trap1_addr;	\/* the trap following the target instr *\/$/;"	m	struct:STEPPING_CONTEXT	file:
trap1_save	gdb/stubs/m32r-stub.c	/^  unsigned short trap1_save;	\/* instruction overwritten by trap1 *\/$/;"	m	struct:STEPPING_CONTEXT	file:
trap2_addr	gdb/stubs/m32r-stub.c	/^  unsigned long trap2_addr;	\/* the trap at a branch destination, if any *\/$/;"	m	struct:STEPPING_CONTEXT	file:
trap2_save	gdb/stubs/m32r-stub.c	/^  unsigned short trap2_save;	\/* instruction overwritten by trap2 *\/$/;"	m	struct:STEPPING_CONTEXT	file:
trap_codes	opcodes/epiphany-desc.h	/^typedef enum trap_codes {$/;"	g
trap_decode	opcodes/s12z-dis.c	/^trap_decode (bfd_vma memaddr, struct disassemble_info* info)$/;"	f	file:
trap_entry	include/opcode/cr16.h	/^trap_entry;$/;"	t	typeref:struct:__anon1334
trap_entry	include/opcode/crx.h	/^trap_entry;$/;"	t	typeref:struct:__anon1270
trap_expected	gdb/gdbthread.h	/^  int trap_expected;$/;"	m	struct:thread_control_state
trap_handler	sim/sh64/sh64.c	/^trap_handler (SIM_CPU *current_cpu, int shmedia_abi_p, UQI trapnum, PCADDR pc)$/;"	f	file:
trap_handler	sim/testsuite/sim/h8300/stack.s	/^trap_handler:$/;"	l
trap_program_interrupt	sim/ppc/interrupts.h	/^  trap_program_interrupt,$/;"	e	enum:__anon956
trap_tracepoint	gdb/gdbserver/tracepoint.c	/^  trap_tracepoint,$/;"	e	enum:tracepoint_type	file:
trap_tracepoint_ctx	gdb/gdbserver/tracepoint.c	/^struct trap_tracepoint_ctx$/;"	s	file:
traps	libdecnumber/decContext.h	/^    uint32_t traps;		   \/* trap-enabler flags	      *\/$/;"	m	struct:__anon83
traverse	gdb/filename-seen-cache.h	/^  void traverse (gdb::function_view<void (const char *filename)> callback)$/;"	f	class:filename_seen_cache
traverse_bbs	gdb/contrib/cleanup_check.py	/^    def traverse_bbs(self, edge, bb, bb_from, entry_master):$/;"	m	class:CleanupChecker
trbuf	gdb/testsuite/gdb.trace/tfile.c	/^char trbuf[1000];$/;"	v
tree	bfd/elf32-xtensa.c	/^  splay_tree tree;$/;"	m	struct:text_action_list_struct	file:
tree	gdb/addrmap.c	/^  splay_tree tree;$/;"	m	struct:addrmap_mutable	file:
tree	gdb/cp-support.h	/^  struct demangle_component *tree;$/;"	m	struct:demangle_parse_info	typeref:struct:demangle_parse_info::demangle_component
tree	gdb/dcache.c	/^  splay_tree tree;$/;"	m	struct:dcache_struct	file:
tree	sim/common/sim-hw.c	/^  struct hw *tree;$/;"	m	struct:sim_hw	typeref:struct:sim_hw::hw	file:
tree	sim/cris/dv-rv.c	/^struct sim_hw { struct hw *tree; };$/;"	m	struct:sim_hw	typeref:struct:sim_hw::hw	file:
tree_desc	zlib/deflate.h	/^} FAR tree_desc;$/;"	t	typeref:struct:tree_desc_s
tree_desc_s	zlib/deflate.h	/^typedef struct tree_desc_s {$/;"	s
tree_find_boolean_property	sim/ppc/tree.c	/^tree_find_boolean_property(device *root,$/;"	f
tree_find_device	sim/ppc/tree.c	/^tree_find_device(device *root,$/;"	f
tree_find_ihandle_property	sim/ppc/tree.c	/^tree_find_ihandle_property(device *root,$/;"	f
tree_find_property	sim/ppc/tree.c	/^tree_find_property(device *root,$/;"	f
tree_find_string_property	sim/ppc/tree.c	/^tree_find_string_property(device *root,$/;"	f
tree_init	sim/ppc/tree.c	/^tree_init(device *root,$/;"	f
tree_instance	sim/common/hw-tree.c	/^tree_instance (struct hw *root,$/;"	f
tree_instance	sim/ppc/tree.c	/^tree_instance(device *root,$/;"	f
tree_parse	sim/ppc/tree.c	/^tree_parse(device *current,$/;"	f
tree_print	sim/ppc/tree.c	/^tree_print(device *root)$/;"	f
tree_quote_property	sim/ppc/tree.c	/^tree_quote_property(const char *property_value)$/;"	f
tree_traverse	sim/ppc/tree.c	/^tree_traverse(device *root,$/;"	f
tree_traverse_function	sim/ppc/tree.h	/^typedef void (tree_traverse_function)$/;"	t
tree_usage	sim/ppc/tree.c	/^tree_usage(int verbose)$/;"	f
treloff	bfd/aoutx.h	/^  file_ptr treloff, dreloff;$/;"	m	struct:aout_final_link_info
treloff	bfd/pdp11.c	/^  file_ptr treloff, dreloff;$/;"	m	struct:aout_final_link_info	file:
tribool	gdb/common/common-types.h	/^enum tribool { TRIBOOL_UNKNOWN = -1, TRIBOOL_FALSE = 0, TRIBOOL_TRUE = 1 };$/;"	g
trigger	gdb/testsuite/gdb.arch/i386-dr3-watch.c	/^trigger (void)$/;"	f
trigger	gdb/testsuite/gdb.threads/local-watch-wrong-thread.c	/^int trigger = 0;$/;"	v
trigger	sim/mn10300/dv-mn103int.c	/^  enum mn103int_trigger trigger;$/;"	m	struct:mn103int_group	typeref:enum:mn103int_group::mn103int_trigger	file:
trigger_based_interrupt	sim/m32c/int.c	/^trigger_based_interrupt (int vector)$/;"	f
trigger_fixed_interrupt	sim/m32c/int.c	/^trigger_fixed_interrupt (int addr)$/;"	f
trigger_interrupt	sim/m32c/int.c	/^trigger_interrupt (int addr, int clear_u)$/;"	f	file:
trigger_peripheral_interrupt	sim/m32c/int.c	/^trigger_peripheral_interrupt (int vector, int icaddr)$/;"	f
trigger_type	gdb/ppc-linux-nat.c	/^        uint32_t trigger_type;          \/* only some combinations allowed *\/$/;"	m	struct:ppc_hw_breakpoint	file:
trim	gdb/make-target-delegates	/^sub trim($) {$/;"	s
triplet	bfd/targets.c	/^  const char *triplet;$/;"	m	struct:targmatch	file:
trptr	gdb/testsuite/gdb.trace/tfile.c	/^char *trptr;$/;"	v
trr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 trr;$/;"	m	struct:tx3904tmr	file:
true	gdb/gnulib/import/stdbool.in.h	/^typedef enum { _Bool_must_promote_to_int = -1, false = 0, true = 1 } _Bool;$/;"	e	enum:__anon1817
true	gdb/gnulib/import/stdbool.in.h	124;"	d
true	gdb/gnulib/import/stdbool.in.h	127;"	d
true	gdb/gnulib/import/stdbool.in.h	66;"	d
true	intl/relocatable.c	61;"	d	file:
true	intl/relocatable.c	64;"	d	file:
true	libiberty/regex.c	407;"	d	file:
true_name	gdb/valprint.h	/^  const char *true_name;$/;"	m	struct:generic_val_print_decorations
trunc	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (trunc);$/;"	v
trunc	gdb/gnulib/import/math.in.h	1989;"	d
trunc	gdb/gnulib/import/math.in.h	1990;"	d
trunc	gdb/gnulib/import/math.in.h	2002;"	d
trunc16	sim/bfin/bfin-sim.c	/^trunc16 (bu64 val)$/;"	f	file:
truncate	include/gdb/callback.h	/^  int (*truncate) (host_callback *, const char *, long);$/;"	m	struct:host_callback_struct
truncate_wchar	libiberty/regex.c	/^truncate_wchar (CHAR_T c)$/;"	f	file:
truncf	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (truncf);$/;"	v
truncf	gdb/gnulib/import/math.in.h	1966;"	d
truncf	gdb/gnulib/import/math.in.h	1967;"	d
truncf	gdb/gnulib/import/math.in.h	1979;"	d
truncl	gdb/gnulib/import/math.in.h	/^_GL_CXXALIASWARN (truncl);$/;"	v
truncl	gdb/gnulib/import/math.in.h	2012;"	d
truncl	gdb/gnulib/import/math.in.h	2013;"	d
truncl	gdb/gnulib/import/math.in.h	2025;"	d
trunctfdf	sim/common/cgen-fpu.h	/^  DF (*trunctfdf) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
trunctfsf	sim/common/cgen-fpu.h	/^  SF (*trunctfsf) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
truncxfdf	sim/common/cgen-fpu.h	/^  DF (*truncxfdf) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
truncxfsf	sim/common/cgen-fpu.h	/^  SF (*truncxfsf) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
trust_o_cloexec	gdb/common/filestuff.c	/^static int trust_o_cloexec;$/;"	v	file:
trust_pad_over_xvs	gdb/ada-lang.c	/^static int trust_pad_over_xvs = 1;$/;"	v	file:
trust_readonly	gdb/target.c	/^static int trust_readonly = 0;$/;"	v	file:
try	sim/testsuite/sim/bfin/stk2.s	/^try:$/;"	l
try	sim/testsuite/sim/bfin/stk3.s	/^try:$/;"	l
try	sim/testsuite/sim/bfin/stk4.s	/^try:$/;"	l
try	zlib/test/infcover.c	/^local int try(char *hex, char *id, int err)$/;"	f
try_claim	bfd/plugin.c	/^try_claim (bfd *abfd)$/;"	f	file:
try_dir	gdb/gnulib/import/tempname.c	/^try_dir (char *tmpl, void *flags _GL_UNUSED)$/;"	f	file:
try_dir	libiberty/make-temp-file.c	/^try_dir (const char *dir, const char *base)$/;"	f	file:
try_file	gdb/gnulib/import/tempname.c	/^try_file (char *tmpl, void *flags)$/;"	f	file:
try_load_plugin	bfd/plugin.c	/^try_load_plugin (const char *pname, bfd *abfd, int *has_plugin_p)$/;"	f	file:
try_nocreate	gdb/gnulib/import/tempname.c	/^try_nocreate (char *tmpl, void *flags _GL_UNUSED)$/;"	f	file:
try_open_dwop_file	gdb/dwarf2read.c	/^try_open_dwop_file (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
try_open_exec_file	gdb/exec.c	/^try_open_exec_file (const char *exec_file_host, struct inferior *inf,$/;"	f
try_prev_fixup	bfd/som.c	/^try_prev_fixup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
try_rle	gdb/gdbserver/remote-utils.c	/^try_rle (char *buf, int remaining, unsigned char *csum, char **p)$/;"	f	file:
try_scope_depth	gdb/common/common-exceptions.c	/^static int try_scope_depth;$/;"	v	file:
try_thread_db_load	gdb/gdbserver/thread-db.c	/^try_thread_db_load (const char *library)$/;"	f	file:
try_thread_db_load	gdb/linux-thread-db.c	/^try_thread_db_load (const char *library, int check_auto_load_safe)$/;"	f	file:
try_thread_db_load_1	gdb/gdbserver/thread-db.c	/^try_thread_db_load_1 (void *handle)$/;"	f	file:
try_thread_db_load_1	gdb/linux-thread-db.c	/^try_thread_db_load_1 (struct thread_db_info *info)$/;"	f	file:
try_thread_db_load_from_dir	gdb/gdbserver/thread-db.c	/^try_thread_db_load_from_dir (const char *dir, size_t dir_len)$/;"	f	file:
try_thread_db_load_from_dir	gdb/linux-thread-db.c	/^try_thread_db_load_from_dir (const char *dir, size_t dir_len)$/;"	f	file:
try_thread_db_load_from_pdir	gdb/linux-thread-db.c	/^try_thread_db_load_from_pdir (const char *subdir)$/;"	f	file:
try_thread_db_load_from_pdir_1	gdb/linux-thread-db.c	/^try_thread_db_load_from_pdir_1 (struct objfile *obj, const char *subdir)$/;"	f	file:
try_thread_db_load_from_sdir	gdb/gdbserver/thread-db.c	/^try_thread_db_load_from_sdir (void)$/;"	f	file:
try_thread_db_load_from_sdir	gdb/linux-thread-db.c	/^try_thread_db_load_from_sdir (void)$/;"	f	file:
try_transaction	gdb/testsuite/gdb.arch/s390-tdbregs.c	/^try_transaction (void)$/;"	f
ts	gdb/testsuite/gdb.base/call-sc.c	/^typedef short ts;$/;"	t	file:
ts	gdb/testsuite/gdb.base/infcall-nested-structs.c	/^typedef short ts;$/;"	t	file:
ts	gdb/testsuite/gdb.base/structs.c	/^typedef short ts;$/;"	t	file:
ts	gdb/testsuite/gdb.guile/scm-type.c	/^TS ts;$/;"	v
ts	gdb/testsuite/gdb.python/py-type.c	/^TS ts;$/;"	v
tsave_command	gdb/tracefile.c	/^tsave_command (const char *args, int from_tty)$/;"	f	file:
tscale	sim/bfin/dv-bfin_ctimer.c	/^  bu32 tcntl, tperiod, tscale, tcount;$/;"	m	struct:bfin_ctimer	file:
tsd_type	gdb/ada-lang.c	/^  struct type *tsd_type;$/;"	m	struct:ada_inferior_data	typeref:struct:ada_inferior_data::type	file:
tsearch	gdb/gnulib/import/setenv.c	67;"	d	file:
tsearch	intl/dcigettext.c	247;"	d	file:
tsec	bfd/elf64-alpha.c	/^  asection *tsec;$/;"	m	struct:alpha_relax_info	file:
tsize	include/aout/encap.h	/^  long tsize;$/;"	m	struct:coffheader
tsize	include/coff/alpha.h	/^  unsigned char	tsize[8];	\/* text size in bytes			*\/$/;"	m	struct:external_aouthdr
tsize	include/coff/external.h	/^    char tsize[4];	\/* text size in bytes, padded to FW bdry*\/$/;"	m	struct:external_aouthdr
tsize	include/coff/external.h	/^  char tsize[4];	\/* Text size in bytes, padded to FW bdry*\/$/;"	m	struct:external_aouthdr64
tsize	include/coff/ia64.h	/^  char	tsize[4];		\/* text size in bytes, padded to FW bdry*\/$/;"	m	struct:__anon1532
tsize	include/coff/internal.h	/^  bfd_vma tsize;		\/* text size in bytes, padded to FW bdry*\/$/;"	m	struct:internal_aouthdr
tsize	include/coff/mips.h	/^  unsigned char	tsize[4];	\/* text size in bytes, padded to FW bdry*\/$/;"	m	struct:external_aouthdr
tsize	include/coff/rs6000.h	/^  unsigned char	tsize[4];	\/* text size in bytes, padded to FW bdry *\/$/;"	m	struct:__anon1506
tsize	include/coff/rs6k64.h	/^  unsigned char	tsize[8];		\/* text size bytes, padded to FW bdry *\/$/;"	m	struct:__anon1587
tsize	include/coff/ti.h	/^  char	tsize[4];		\/* text size in bytes, padded to FW bdry*\/$/;"	m	struct:__anon1573
tss_ofs	gdb/go32-nat.c	/^  size_t tss_ofs;$/;"	m	struct:__anon1832	file:
tstar	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  Simple<T*> tstar;$/;"	m	class:Holder	file:
tstart_command	gdb/tracepoint.c	/^tstart_command (const char *args, int from_tty)$/;"	f	file:
tstatus_command	gdb/tracepoint.c	/^tstatus_command (const char *args, int from_tty)$/;"	f	file:
tstop_command	gdb/tracepoint.c	/^tstop_command (const char *args, int from_tty)$/;"	f	file:
tstruct	gdb/testsuite/gdb.dlang/watch-loc.c	/^typedef struct tstruct$/;"	s	file:
tstruct	gdb/testsuite/gdb.dlang/watch-loc.c	/^} tstruct;$/;"	t	typeref:struct:tstruct	file:
tstvecI	sim/testsuite/sim/bfin/saatest.s	/^tstvecI:$/;"	l
tstvecJ	sim/testsuite/sim/bfin/saatest.s	/^tstvecJ:$/;"	l
tstvecK	sim/testsuite/sim/bfin/saatest.s	/^tstvecK:$/;"	l
tt	gdb/stubs/sparc-stub.c	/^  unsigned char tt;		\/* Trap type code for SPARClite *\/$/;"	m	struct:hard_trap_info	file:
tte_index	bfd/xsym.h	/^    unsigned long tte_index;$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1079
tte_index	bfd/xsym.h	/^    unsigned long tte_index;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1066
tty_cbreak	readline/examples/rlptytest.c	/^int tty_cbreak(int fd){$/;"	f
tty_off_xon_xoff	readline/examples/rlptytest.c	/^tty_off_xon_xoff (int fd)$/;"	f
tty_ops	gdb/ser-mingw.c	/^static const struct serial_ops tty_ops =$/;"	v	typeref:struct:serial_ops	file:
tty_reset	readline/examples/rlptytest.c	/^int tty_reset(int fd)$/;"	f
tty_sigs_disabled	readline/rltty.c	/^static int tty_sigs_disabled = 0;$/;"	v	file:
ttype	gdb/parser-defs.h	/^struct ttype$/;"	s
ttystate	gdb/inflow.c	/^  serial_ttystate ttystate;$/;"	m	struct:terminal_info	file:
ttystate	gdb/serial.h	/^    serial_ttystate ttystate;	\/* Not used (yet) *\/$/;"	m	struct:serial
ttystate	readline/examples/rlptytest.c	/^static enum { RESET, TCBREAK } ttystate = RESET;$/;"	v	typeref:enum:__anon2107	file:
tu_abbrev_offset	gdb/dwarf2read.c	/^  tu_abbrev_offset (signatured_type *sig_type_, sect_offset abbrev_offset_)$/;"	f	struct:tu_abbrev_offset
tu_abbrev_offset	gdb/dwarf2read.c	/^struct tu_abbrev_offset$/;"	s	file:
tu_count	gdb/dwarf2read.c	/^  uint32_t tu_count, bucket_count, name_count;$/;"	m	struct:mapped_index_base	file:
tu_index	gdb/dwarf2read.c	/^  struct dwarf2_section_info tu_index;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
tu_index	gdb/dwarf2read.c	/^  struct dwarf2_section_names tu_index;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
tu_link	gdb/testsuite/gdb.base/exprs.c	/^union tu_link {$/;"	u	file:
tu_link	gdb/testsuite/gdb.base/ptype.c	/^union tu_link {$/;"	u	file:
tu_link	gdb/testsuite/gdb.base/setvar.c	/^union tu_link {$/;"	u	file:
tu_link	gdb/testsuite/gdb.base/whatis.c	/^union tu_link {$/;"	u	file:
tu_read	gdb/dwarf2read.h	/^  unsigned int tu_read : 1;$/;"	m	struct:dwarf2_per_cu_data
tu_stats	gdb/dwarf2read.h	/^  struct tu_stats tu_stats {};$/;"	s	struct:dwarf2_per_objfile
tu_stats	gdb/dwarf2read.h	/^struct tu_stats$/;"	s
tu_table_reordered	gdb/dwarf2read.c	/^  const gdb_byte *cu_table_reordered, *tu_table_reordered;$/;"	m	struct:mapped_index_base	file:
tui_active	gdb/tui/tui.c	/^int tui_active = 0;$/;"	v
tui_active_border_attrs	gdb/tui/tui-win.c	/^int tui_active_border_attrs;$/;"	v
tui_active_border_mode	gdb/tui/tui-win.c	/^const char *tui_active_border_mode = "bold-standout";$/;"	v
tui_add_content_elements	gdb/tui/tui-data.c	/^tui_add_content_elements (struct tui_gen_win_info *win_info, $/;"	f
tui_add_to_source_windows	gdb/tui/tui-data.c	/^tui_add_to_source_windows (struct tui_win_info *win_info)$/;"	f
tui_add_win_to_layout	gdb/tui/tui-layout.c	/^tui_add_win_to_layout (enum tui_win_type type)$/;"	f
tui_addr_is_displayed	gdb/tui/tui-winsource.c	/^tui_addr_is_displayed (CORE_ADDR addr, $/;"	f
tui_adjust_win_heights	gdb/tui/tui-win.c	/^tui_adjust_win_heights (struct tui_win_info *primary_win_info,$/;"	f	file:
tui_all_windows_info	gdb/tui/tui-win.c	/^tui_all_windows_info (const char *arg, int from_tty)$/;"	f	file:
tui_alloc_content	gdb/tui/tui-data.c	/^tui_alloc_content (int num_elements, enum tui_win_type type)$/;"	f
tui_alloc_generic_win_info	gdb/tui/tui-data.c	/^tui_alloc_generic_win_info (void)$/;"	f
tui_alloc_source_buffer	gdb/tui/tui-winsource.c	/^tui_alloc_source_buffer (struct tui_win_info *win_info)$/;"	f
tui_alloc_win_info	gdb/tui/tui-data.c	/^tui_alloc_win_info (enum tui_win_type type)$/;"	f
tui_asm_line	gdb/tui/tui-disasm.c	/^struct tui_asm_line $/;"	s	file:
tui_async_resize_screen	gdb/tui/tui-win.c	/^tui_async_resize_screen (gdb_client_data arg)$/;"	f	file:
tui_attach_detach_observers	gdb/tui/tui-hooks.c	/^tui_attach_detach_observers (bool attach)$/;"	f	file:
tui_before_prompt	gdb/tui/tui-hooks.c	/^tui_before_prompt (const char *current_gdb_prompt)$/;"	f	file:
tui_border_attrs	gdb/tui/tui-win.c	/^int tui_border_attrs;$/;"	v
tui_border_hline	gdb/tui/tui-win.c	/^chtype tui_border_hline;$/;"	v
tui_border_kind	gdb/tui/tui-win.c	/^const char *tui_border_kind = "acs";$/;"	v
tui_border_kind_enums	gdb/tui/tui-win.c	/^static const char *const tui_border_kind_enums[] = {$/;"	v	file:
tui_border_kind_translate_hline	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_hline[] = {$/;"	v	typeref:struct:tui_translate
tui_border_kind_translate_llcorner	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_llcorner[] = {$/;"	v	typeref:struct:tui_translate
tui_border_kind_translate_lrcorner	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_lrcorner[] = {$/;"	v	typeref:struct:tui_translate
tui_border_kind_translate_ulcorner	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_ulcorner[] = {$/;"	v	typeref:struct:tui_translate
tui_border_kind_translate_urcorner	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_urcorner[] = {$/;"	v	typeref:struct:tui_translate
tui_border_kind_translate_vline	gdb/tui/tui-win.c	/^struct tui_translate tui_border_kind_translate_vline[] = {$/;"	v	typeref:struct:tui_translate
tui_border_llcorner	gdb/tui/tui-win.c	/^chtype tui_border_llcorner;$/;"	v
tui_border_lrcorner	gdb/tui/tui-win.c	/^chtype tui_border_lrcorner;$/;"	v
tui_border_mode	gdb/tui/tui-win.c	/^const char *tui_border_mode = "normal";$/;"	v
tui_border_mode_enums	gdb/tui/tui-win.c	/^static const char *const tui_border_mode_enums[] = {$/;"	v	file:
tui_border_mode_translate	gdb/tui/tui-win.c	/^struct tui_translate tui_border_mode_translate[] = {$/;"	v	typeref:struct:tui_translate
tui_border_ulcorner	gdb/tui/tui-win.c	/^chtype tui_border_ulcorner;$/;"	v
tui_border_urcorner	gdb/tui/tui-win.c	/^chtype tui_border_urcorner;$/;"	v
tui_border_vline	gdb/tui/tui-win.c	/^chtype tui_border_vline;$/;"	v
tui_char_command	gdb/tui/tui.c	/^struct tui_char_command$/;"	s	file:
tui_check_and_display_highlight_if_needed	gdb/tui/tui-wingeneral.c	/^tui_check_and_display_highlight_if_needed (struct tui_win_info *win_info)$/;"	f
tui_check_data_values	gdb/tui/tui-windata.c	/^tui_check_data_values (struct frame_info *frame)$/;"	f
tui_check_register_values	gdb/tui/tui-regs.c	/^tui_check_register_values (struct frame_info *frame)$/;"	f
tui_clear_exec_info_content	gdb/tui/tui-winsource.c	/^tui_clear_exec_info_content (struct tui_win_info *win_info)$/;"	f
tui_clear_source_content	gdb/tui/tui-winsource.c	/^tui_clear_source_content (struct tui_win_info *win_info, $/;"	f
tui_clear_source_windows	gdb/tui/tui-data.c	/^tui_clear_source_windows (void)$/;"	f
tui_clear_source_windows_detail	gdb/tui/tui-data.c	/^tui_clear_source_windows_detail (void)$/;"	f
tui_clear_win_detail	gdb/tui/tui-data.c	/^tui_clear_win_detail (struct tui_win_info *win_info)$/;"	f
tui_command	gdb/tui/tui-win.c	/^tui_command (const char *args, int from_tty)$/;"	f	file:
tui_command_element	gdb/tui/tui-data.h	/^struct tui_command_element$/;"	s
tui_command_info	gdb/tui/tui-data.h	/^struct tui_command_info$/;"	s
tui_commands	gdb/tui/tui.c	/^static const struct tui_char_command tui_commands[] = {$/;"	v	typeref:struct:tui_char_command	file:
tui_cont_sig	gdb/tui/tui-io.c	/^tui_cont_sig (int sig)$/;"	f	file:
tui_current_key_mode	gdb/tui/tui.c	/^enum tui_key_mode tui_current_key_mode = TUI_COMMAND_MODE;$/;"	v	typeref:enum:tui_key_mode
tui_current_layout	gdb/tui/tui-data.c	/^tui_current_layout (void)$/;"	f
tui_data_element	gdb/tui/tui-data.h	/^struct tui_data_element$/;"	s
tui_data_info	gdb/tui/tui-data.h	/^struct tui_data_info$/;"	s
tui_data_type	gdb/tui/tui-data.h	/^enum tui_data_type$/;"	g
tui_default_tab_len	gdb/tui/tui-data.c	/^tui_default_tab_len (void)$/;"	f
tui_default_win_height	gdb/tui/tui-layout.c	/^tui_default_win_height (enum tui_win_type type, $/;"	f
tui_default_win_viewport_height	gdb/tui/tui-layout.c	/^tui_default_win_viewport_height (enum tui_win_type type,$/;"	f
tui_del_data_windows	gdb/tui/tui-data.c	/^tui_del_data_windows (tui_win_content content, $/;"	f
tui_del_window	gdb/tui/tui-data.c	/^tui_del_window (struct tui_win_info *win_info)$/;"	f
tui_delete_data_content_windows	gdb/tui/tui-windata.c	/^tui_delete_data_content_windows (void)$/;"	f
tui_delete_win	gdb/tui/tui-wingeneral.c	/^tui_delete_win (WINDOW *window)$/;"	f
tui_deprep_terminal	gdb/tui/tui-io.c	/^tui_deprep_terminal (void)$/;"	f	file:
tui_disable	gdb/tui/tui.c	/^tui_disable (void)$/;"	f
tui_disable_command	gdb/tui/tui.c	/^tui_disable_command (const char *args, int from_tty)$/;"	f	file:
tui_disassem_exec_info_win_ptr	gdb/tui/tui-data.c	/^tui_disassem_exec_info_win_ptr (void)$/;"	f
tui_disassemble	gdb/tui/tui-disasm.c	/^tui_disassemble (struct gdbarch *gdbarch, struct tui_asm_line *asm_lines,$/;"	f	file:
tui_dispatch_ctrl_char	gdb/tui/tui-command.c	/^tui_dispatch_ctrl_char (unsigned int ch)$/;"	f
tui_display_all_data	gdb/tui/tui-windata.c	/^tui_display_all_data (void)$/;"	f
tui_display_data_from	gdb/tui/tui-windata.c	/^tui_display_data_from (int element_no, int reuse_windows)$/;"	f
tui_display_data_from_line	gdb/tui/tui-windata.c	/^tui_display_data_from_line (int line_no)$/;"	f
tui_display_main	gdb/tui/tui-winsource.c	/^tui_display_main (void)$/;"	f
tui_display_reg_element_at_line	gdb/tui/tui-regs.c	/^tui_display_reg_element_at_line (int start_element_no,$/;"	f	file:
tui_display_register	gdb/tui/tui-regs.c	/^tui_display_register (struct tui_data_element *data,$/;"	f	file:
tui_display_registers_from	gdb/tui/tui-regs.c	/^tui_display_registers_from (int start_element_no)$/;"	f
tui_display_registers_from_line	gdb/tui/tui-regs.c	/^tui_display_registers_from_line (int line_no, $/;"	f
tui_dummy_print_frame_info_listing_hook	gdb/tui/tui-hooks.c	/^tui_dummy_print_frame_info_listing_hook (struct symtab *s,$/;"	f	file:
tui_enable	gdb/tui/tui.c	/^tui_enable (void)$/;"	f
tui_enable_command	gdb/tui/tui.c	/^tui_enable_command (const char *args, int from_tty)$/;"	f	file:
tui_erase_data_content	gdb/tui/tui-windata.c	/^tui_erase_data_content (const char *prompt)$/;"	f
tui_erase_exec_info_content	gdb/tui/tui-winsource.c	/^tui_erase_exec_info_content (struct tui_win_info *win_info)$/;"	f
tui_erase_source_content	gdb/tui/tui-winsource.c	/^tui_erase_source_content (struct tui_win_info *win_info, $/;"	f
tui_event_create_breakpoint	gdb/tui/tui-hooks.c	/^tui_event_create_breakpoint (struct breakpoint *b)$/;"	f	file:
tui_event_delete_breakpoint	gdb/tui/tui-hooks.c	/^tui_event_delete_breakpoint (struct breakpoint *b)$/;"	f	file:
tui_event_modify_breakpoint	gdb/tui/tui-hooks.c	/^tui_event_modify_breakpoint (struct breakpoint *b)$/;"	f	file:
tui_exec_info_content	gdb/tui/tui-data.h	/^typedef char tui_exec_info_content[TUI_EXECINFO_SIZE];$/;"	t
tui_exit	gdb/tui/tui-interp.c	/^tui_exit (void)$/;"	f	file:
tui_expand_tabs	gdb/tui/tui-io.c	/^tui_expand_tabs (const char *string, int col)$/;"	f
tui_file	gdb/tui/tui-file.c	/^tui_file::tui_file (FILE *stream)$/;"	f	class:tui_file
tui_file	gdb/tui/tui-file.h	/^class tui_file : public stdio_file$/;"	c
tui_find_disassembly_address	gdb/tui/tui-disasm.c	/^tui_find_disassembly_address (struct gdbarch *gdbarch, CORE_ADDR pc, int from)$/;"	f	file:
tui_finish_init	gdb/tui/tui.c	/^static int tui_finish_init = 1;$/;"	v	file:
tui_first_data_element_no_in_line	gdb/tui/tui-windata.c	/^tui_first_data_element_no_in_line (int line_no)$/;"	f
tui_first_data_item_displayed	gdb/tui/tui-windata.c	/^tui_first_data_item_displayed (void)$/;"	f
tui_first_reg_element_no_inline	gdb/tui/tui-regs.c	/^tui_first_reg_element_no_inline (int line_no)$/;"	f
tui_free_all_source_wins_content	gdb/tui/tui-data.c	/^tui_free_all_source_wins_content (void)$/;"	f
tui_free_data_content	gdb/tui/tui-data.c	/^tui_free_data_content (tui_win_content content, $/;"	f
tui_free_win_content	gdb/tui/tui-data.c	/^tui_free_win_content (struct tui_gen_win_info *win_info)$/;"	f
tui_free_window	gdb/tui/tui-data.c	/^tui_free_window (struct tui_win_info *win_info)$/;"	f
tui_gen_win_info	gdb/tui/tui-data.h	/^struct tui_gen_win_info$/;"	s
tui_get_begin_asm_address	gdb/tui/tui-disasm.c	/^tui_get_begin_asm_address (struct gdbarch **gdbarch_p, CORE_ADDR *addr_p)$/;"	f
tui_get_cmd_list	gdb/tui/tui-win.c	/^tui_get_cmd_list (void)$/;"	f
tui_get_command_dimension	gdb/tui/tui.c	/^tui_get_command_dimension (unsigned int *width, $/;"	f
tui_get_function_from_frame	gdb/tui/tui-stack.c	/^tui_get_function_from_frame (struct frame_info *fi)$/;"	f	file:
tui_get_low_disassembly_address	gdb/tui/tui-disasm.c	/^tui_get_low_disassembly_address (struct gdbarch *gdbarch,$/;"	f
tui_get_register	gdb/tui/tui-regs.c	/^tui_get_register (struct frame_info *frame,$/;"	f	file:
tui_getc	gdb/tui/tui-io.c	/^tui_getc (FILE *fp)$/;"	f
tui_highlight_win	gdb/tui/tui-wingeneral.c	/^tui_highlight_win (struct tui_win_info *win_info)$/;"	f
tui_horizontal_source_scroll	gdb/tui/tui-winsource.c	/^tui_horizontal_source_scroll (struct tui_win_info *win_info,$/;"	f
tui_inferior_exit	gdb/tui/tui-hooks.c	/^tui_inferior_exit (struct inferior *inf)$/;"	f	file:
tui_init_generic_part	gdb/tui/tui-data.c	/^tui_init_generic_part (struct tui_gen_win_info *win)$/;"	f
tui_initialize_io	gdb/tui/tui-io.c	/^tui_initialize_io (void)$/;"	f
tui_initialize_readline	gdb/tui/tui.c	/^tui_initialize_readline (void)$/;"	f
tui_initialize_static_data	gdb/tui/tui-data.c	/^tui_initialize_static_data (void)$/;"	f
tui_initialize_win	gdb/tui/tui-win.c	/^tui_initialize_win (void)$/;"	f
tui_install_hooks	gdb/tui/tui-hooks.c	/^tui_install_hooks (void)$/;"	f
tui_interp_factory	gdb/tui/tui-interp.c	/^tui_interp_factory (const char *name)$/;"	f	file:
tui_is_window_visible	gdb/tui/tui.c	/^tui_is_window_visible (enum tui_win_type type)$/;"	f
tui_key_mode	gdb/tui/tui.h	/^enum tui_key_mode$/;"	g
tui_keymap	gdb/tui/tui.c	/^static Keymap tui_keymap;$/;"	v	file:
tui_last_regs_line_no	gdb/tui/tui-regs.c	/^tui_last_regs_line_no (void)$/;"	f
tui_layout_command	gdb/tui/tui-layout.c	/^tui_layout_command (const char *arg, int from_tty)$/;"	f	file:
tui_layout_def	gdb/tui/tui-data.c	/^tui_layout_def (void)$/;"	f
tui_layout_def	gdb/tui/tui-data.h	/^struct tui_layout_def$/;"	s
tui_layout_type	gdb/tui/tui-data.h	/^enum tui_layout_type$/;"	g
tui_line_from_reg_element_no	gdb/tui/tui-regs.c	/^tui_line_from_reg_element_no (int element_no)$/;"	f
tui_line_is_displayed	gdb/tui/tui-winsource.c	/^tui_line_is_displayed (int line, $/;"	f
tui_line_or_address	gdb/tui/tui-data.h	/^struct tui_line_or_address$/;"	s
tui_line_or_address_kind	gdb/tui/tui-data.h	/^enum tui_line_or_address_kind$/;"	g
tui_list	gdb/tui/tui-data.h	/^struct tui_list$/;"	s
tui_locator_element	gdb/tui/tui-data.h	/^struct tui_locator_element$/;"	s
tui_locator_win_info_ptr	gdb/tui/tui-data.c	/^tui_locator_win_info_ptr (void)$/;"	f
tui_make_all_invisible	gdb/tui/tui-wingeneral.c	/^tui_make_all_invisible (void)$/;"	f
tui_make_all_visible	gdb/tui/tui-wingeneral.c	/^tui_make_all_visible (void)$/;"	f
tui_make_invisible	gdb/tui/tui-wingeneral.c	/^tui_make_invisible (struct tui_gen_win_info *win_info)$/;"	f
tui_make_status_line	gdb/tui/tui-stack.c	/^tui_make_status_line (struct tui_locator_element *loc)$/;"	f	file:
tui_make_visible	gdb/tui/tui-wingeneral.c	/^tui_make_visible (struct tui_gen_win_info *win_info)$/;"	f
tui_make_window	gdb/tui/tui-wingeneral.c	/^tui_make_window (struct tui_gen_win_info *win_info, int box_it)$/;"	f
tui_mld_beep	gdb/tui/tui-io.c	/^tui_mld_beep (const struct match_list_displayer *displayer)$/;"	f	file:
tui_mld_crlf	gdb/tui/tui-io.c	/^tui_mld_crlf (const struct match_list_displayer *displayer)$/;"	f	file:
tui_mld_erase_entire_line	gdb/tui/tui-io.c	/^tui_mld_erase_entire_line (const struct match_list_displayer *displayer)$/;"	f	file:
tui_mld_flush	gdb/tui/tui-io.c	/^tui_mld_flush (const struct match_list_displayer *displayer)$/;"	f	file:
tui_mld_getc	gdb/tui/tui-io.c	/^tui_mld_getc (FILE *fp)$/;"	f	file:
tui_mld_putch	gdb/tui/tui-io.c	/^tui_mld_putch (const struct match_list_displayer *displayer, int ch)$/;"	f	file:
tui_mld_puts	gdb/tui/tui-io.c	/^tui_mld_puts (const struct match_list_displayer *displayer, const char *s)$/;"	f	file:
tui_mld_read_key	gdb/tui/tui-io.c	/^tui_mld_read_key (const struct match_list_displayer *displayer)$/;"	f	file:
tui_new_objfile_hook	gdb/tui/tui-hooks.c	/^tui_new_objfile_hook (struct objfile* objfile)$/;"	f	file:
tui_next_win	gdb/tui/tui-data.c	/^tui_next_win (struct tui_win_info *cur_win)$/;"	f
tui_normal_stop	gdb/tui/tui-hooks.c	/^tui_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
tui_observers_token	gdb/tui/tui-hooks.c	/^static const gdb::observers::token tui_observers_token;$/;"	v	file:
tui_old_rl_deprep_terminal	gdb/tui/tui-io.c	/^static rl_voidfunc_t *tui_old_rl_deprep_terminal;$/;"	v	file:
tui_old_rl_display_matches_hook	gdb/tui/tui-io.c	/^static rl_compdisp_func_t *tui_old_rl_display_matches_hook;$/;"	v	file:
tui_old_rl_echoing_p	gdb/tui/tui-io.c	/^static int tui_old_rl_echoing_p;$/;"	v	file:
tui_old_rl_getc_function	gdb/tui/tui-io.c	/^static rl_getc_func_t *tui_old_rl_getc_function;$/;"	v	file:
tui_old_rl_outstream	gdb/tui/tui-io.c	/^static FILE *tui_old_rl_outstream;$/;"	v	file:
tui_old_rl_prep_terminal	gdb/tui/tui-io.c	/^static rl_vintfunc_t *tui_old_rl_prep_terminal;$/;"	v	file:
tui_old_rl_redisplay_function	gdb/tui/tui-io.c	/^static rl_voidfunc_t *tui_old_rl_redisplay_function;$/;"	v	file:
tui_old_stderr	gdb/tui/tui-io.c	/^static struct ui_file *tui_old_stderr;$/;"	v	typeref:struct:ui_file	file:
tui_old_stdout	gdb/tui/tui-io.c	/^static struct ui_file *tui_old_stdout;$/;"	v	typeref:struct:ui_file	file:
tui_old_uiout	gdb/tui/tui-io.c	/^cli_ui_out *tui_old_uiout;$/;"	v
tui_on_command_error	gdb/tui/tui-interp.c	/^tui_on_command_error (void)$/;"	f	file:
tui_on_end_stepping_range	gdb/tui/tui-interp.c	/^tui_on_end_stepping_range (void)$/;"	f	file:
tui_on_exited	gdb/tui/tui-interp.c	/^tui_on_exited (int exitstatus)$/;"	f	file:
tui_on_no_history	gdb/tui/tui-interp.c	/^tui_on_no_history (void)$/;"	f	file:
tui_on_normal_stop	gdb/tui/tui-interp.c	/^tui_on_normal_stop (struct bpstats *bs, int print_frame)$/;"	f	file:
tui_on_signal_exited	gdb/tui/tui-interp.c	/^tui_on_signal_exited (enum gdb_signal siggnal)$/;"	f	file:
tui_on_signal_received	gdb/tui/tui-interp.c	/^tui_on_signal_received (enum gdb_signal siggnal)$/;"	f	file:
tui_on_sync_execution_done	gdb/tui/tui-interp.c	/^tui_on_sync_execution_done (void)$/;"	f	file:
tui_on_user_selected_context_changed	gdb/tui/tui-interp.c	/^tui_on_user_selected_context_changed (user_selected_what selection)$/;"	f	file:
tui_out	gdb/tui/tui-io.c	/^struct ui_out *tui_out;$/;"	v	typeref:struct:ui_out
tui_out_new	gdb/tui/tui-out.c	/^tui_out_new (struct ui_file *stream)$/;"	f
tui_partial_win_by_name	gdb/tui/tui-data.c	/^tui_partial_win_by_name (const char *name)$/;"	f
tui_point	gdb/tui/tui-data.h	/^struct tui_point$/;"	s
tui_prep_terminal	gdb/tui/tui-io.c	/^tui_prep_terminal (int notused1)$/;"	f	file:
tui_prev_win	gdb/tui/tui-data.c	/^tui_prev_win (struct tui_win_info *cur_win)$/;"	f
tui_putc	gdb/tui/tui-io.c	/^tui_putc (char c)$/;"	f	file:
tui_puts	gdb/tui/tui-io.c	/^tui_puts (const char *string)$/;"	f
tui_readline_output	gdb/tui/tui-io.c	/^tui_readline_output (int error, gdb_client_data data)$/;"	f	file:
tui_readline_pipe	gdb/tui/tui-io.c	/^static int tui_readline_pipe[2];$/;"	v	file:
tui_readline_standard_keymap	gdb/tui/tui.c	/^static Keymap tui_readline_standard_keymap;$/;"	v	file:
tui_redisplay_readline	gdb/tui/tui-io.c	/^tui_redisplay_readline (void)$/;"	f
tui_refresh_all	gdb/tui/tui-wingeneral.c	/^tui_refresh_all (struct tui_win_info **list)$/;"	f
tui_refresh_all_command	gdb/tui/tui-win.c	/^tui_refresh_all_command (const char *arg, int from_tty)$/;"	f	file:
tui_refresh_all_win	gdb/tui/tui-win.c	/^tui_refresh_all_win (void)$/;"	f
tui_refresh_cmd_win	gdb/tui/tui-command.c	/^tui_refresh_cmd_win (void)$/;"	f
tui_refresh_data_win	gdb/tui/tui-windata.c	/^tui_refresh_data_win (void)$/;"	f
tui_refresh_frame_and_register_information	gdb/tui/tui-hooks.c	/^tui_refresh_frame_and_register_information (int registers_too_p)$/;"	f	file:
tui_refresh_win	gdb/tui/tui-wingeneral.c	/^tui_refresh_win (struct tui_gen_win_info *win_info)$/;"	f
tui_refreshing_registers	gdb/tui/tui-hooks.c	/^static int tui_refreshing_registers = 0;$/;"	v	file:
tui_reg_command	gdb/tui/tui-regs.c	/^tui_reg_command (const char *args, int from_tty)$/;"	f	file:
tui_reg_next	gdb/tui/tui-regs.c	/^tui_reg_next (struct gdbarch *gdbarch)$/;"	f	file:
tui_reg_prev	gdb/tui/tui-regs.c	/^tui_reg_prev (struct gdbarch *gdbarch)$/;"	f	file:
tui_reggroup_completer	gdb/tui/tui-regs.c	/^tui_reggroup_completer (struct cmd_list_element *ignore,$/;"	f	file:
tui_register_changed	gdb/tui/tui-hooks.c	/^tui_register_changed (struct frame_info *frame, int regno)$/;"	f	file:
tui_register_format	gdb/tui/tui-regs.c	/^tui_register_format (struct frame_info *frame, int regnum)$/;"	f	file:
tui_rehighlight_all	gdb/tui/tui-win.c	/^tui_rehighlight_all (void)$/;"	f
tui_remove_hooks	gdb/tui/tui-hooks.c	/^tui_remove_hooks (void)$/;"	f
tui_resize_all	gdb/tui/tui-win.c	/^tui_resize_all (void)$/;"	f
tui_rl_change_windows	gdb/tui/tui.c	/^tui_rl_change_windows (int notused1, int notused2)$/;"	f	file:
tui_rl_command_key	gdb/tui/tui.c	/^tui_rl_command_key (int count, int key)$/;"	f	file:
tui_rl_command_mode	gdb/tui/tui.c	/^tui_rl_command_mode (int count, int key)$/;"	f	file:
tui_rl_delete_other_windows	gdb/tui/tui.c	/^tui_rl_delete_other_windows (int notused1, int notused2)$/;"	f	file:
tui_rl_display_match_list	gdb/tui/tui-io.c	/^tui_rl_display_match_list (char **matches, int len, int max)$/;"	f	file:
tui_rl_next_keymap	gdb/tui/tui.c	/^tui_rl_next_keymap (int notused1, int notused2)$/;"	f	file:
tui_rl_other_window	gdb/tui/tui.c	/^tui_rl_other_window (int count, int key)$/;"	f	file:
tui_rl_outstream	gdb/tui/tui-io.c	/^static FILE *tui_rl_outstream;$/;"	v	file:
tui_rl_saved_prompt	gdb/tui/tui-io.c	/^static char *tui_rl_saved_prompt;$/;"	v	file:
tui_rl_startup_hook	gdb/tui/tui.c	/^tui_rl_startup_hook (void)$/;"	f	file:
tui_rl_switch_mode	gdb/tui/tui.c	/^tui_rl_switch_mode (int notused1, int notused2)$/;"	f	file:
tui_scroll	gdb/tui/tui-win.c	/^tui_scroll (enum tui_scroll_direction direction,$/;"	f
tui_scroll_backward	gdb/tui/tui-win.c	/^tui_scroll_backward (struct tui_win_info *win_to_scroll, $/;"	f
tui_scroll_backward_command	gdb/tui/tui-win.c	/^tui_scroll_backward_command (const char *arg, int from_tty)$/;"	f	file:
tui_scroll_direction	gdb/tui/tui-data.h	/^enum tui_scroll_direction$/;"	g
tui_scroll_forward	gdb/tui/tui-win.c	/^tui_scroll_forward (struct tui_win_info *win_to_scroll, $/;"	f
tui_scroll_forward_command	gdb/tui/tui-win.c	/^tui_scroll_forward_command (const char *arg, int from_tty)$/;"	f	file:
tui_scroll_left	gdb/tui/tui-win.c	/^tui_scroll_left (struct tui_win_info *win_to_scroll,$/;"	f
tui_scroll_left_command	gdb/tui/tui-win.c	/^tui_scroll_left_command (const char *arg, int from_tty)$/;"	f	file:
tui_scroll_right	gdb/tui/tui-win.c	/^tui_scroll_right (struct tui_win_info *win_to_scroll, $/;"	f
tui_scroll_right_command	gdb/tui/tui-win.c	/^tui_scroll_right_command (const char *arg, int from_tty)$/;"	f	file:
tui_set_current_layout_to	gdb/tui/tui-data.c	/^tui_set_current_layout_to (enum tui_layout_type new_layout)$/;"	f
tui_set_default_tab_len	gdb/tui/tui-data.c	/^tui_set_default_tab_len (int len)$/;"	f
tui_set_disassem_content	gdb/tui/tui-disasm.c	/^tui_set_disassem_content (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f
tui_set_exec_info_content	gdb/tui/tui-winsource.c	/^tui_set_exec_info_content (struct tui_win_info *win_info)$/;"	f
tui_set_focus	gdb/tui/tui-win.c	/^tui_set_focus (const char *arg, int from_tty)$/;"	f	file:
tui_set_focus_command	gdb/tui/tui-win.c	/^tui_set_focus_command (const char *arg, int from_tty)$/;"	f	file:
tui_set_is_exec_point_at	gdb/tui/tui-winsource.c	/^tui_set_is_exec_point_at (struct tui_line_or_address l, $/;"	f
tui_set_key_mode	gdb/tui/tui.c	/^tui_set_key_mode (enum tui_key_mode mode)$/;"	f
tui_set_layout	gdb/tui/tui-layout.c	/^tui_set_layout (enum tui_layout_type layout_type)$/;"	f
tui_set_layout_by_name	gdb/tui/tui-layout.c	/^tui_set_layout_by_name (const char *layout_name)$/;"	f
tui_set_locator_fullname	gdb/tui/tui-stack.c	/^tui_set_locator_fullname (const char *fullname)$/;"	f	file:
tui_set_locator_info	gdb/tui/tui-stack.c	/^tui_set_locator_info (struct gdbarch *gdbarch,$/;"	f	file:
tui_set_source_content	gdb/tui/tui-source.c	/^tui_set_source_content (struct symtab *s, $/;"	f
tui_set_source_content_nil	gdb/tui/tui-source.c	/^tui_set_source_content_nil (struct tui_win_info *win_info, $/;"	f
tui_set_tab_width_command	gdb/tui/tui-win.c	/^tui_set_tab_width_command (const char *arg, int from_tty)$/;"	f	file:
tui_set_term_height_to	gdb/tui/tui-data.c	/^tui_set_term_height_to (int h)$/;"	f
tui_set_term_width_to	gdb/tui/tui-data.c	/^tui_set_term_width_to (int w)$/;"	f
tui_set_var_cmd	gdb/tui/tui-win.c	/^tui_set_var_cmd (const char *null_args,$/;"	f
tui_set_win_focus_to	gdb/tui/tui-win.c	/^tui_set_win_focus_to (struct tui_win_info *win_info)$/;"	f
tui_set_win_height	gdb/tui/tui-win.c	/^tui_set_win_height (const char *arg, int from_tty)$/;"	f	file:
tui_set_win_height_command	gdb/tui/tui-win.c	/^tui_set_win_height_command (const char *arg, int from_tty)$/;"	f	file:
tui_set_win_highlight	gdb/tui/tui-data.c	/^tui_set_win_highlight (struct tui_win_info *win_info, $/;"	f
tui_set_win_resized_to	gdb/tui/tui-data.c	/^tui_set_win_resized_to (int resized)$/;"	f
tui_set_win_with_focus	gdb/tui/tui-data.c	/^tui_set_win_with_focus (struct tui_win_info *win_info)$/;"	f
tui_setup_io	gdb/tui/tui-io.c	/^tui_setup_io (int mode)$/;"	f
tui_show_assembly	gdb/tui/tui.c	/^tui_show_assembly (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
tui_show_disassem	gdb/tui/tui-disasm.c	/^tui_show_disassem (struct gdbarch *gdbarch, CORE_ADDR start_addr)$/;"	f
tui_show_disassem_and_update_source	gdb/tui/tui-disasm.c	/^tui_show_disassem_and_update_source (struct gdbarch *gdbarch,$/;"	f
tui_show_exec_info_content	gdb/tui/tui-winsource.c	/^tui_show_exec_info_content (struct tui_win_info *win_info)$/;"	f
tui_show_frame_info	gdb/tui/tui-stack.c	/^tui_show_frame_info (struct frame_info *fi)$/;"	f
tui_show_locator_content	gdb/tui/tui-stack.c	/^tui_show_locator_content (void)$/;"	f
tui_show_register_group	gdb/tui/tui-regs.c	/^tui_show_register_group (struct reggroup *group,$/;"	f	file:
tui_show_registers	gdb/tui/tui-regs.c	/^tui_show_registers (struct reggroup *group)$/;"	f
tui_show_source	gdb/tui/tui.c	/^tui_show_source (const char *fullname, int line)$/;"	f
tui_show_source_content	gdb/tui/tui-winsource.c	/^tui_show_source_content (struct tui_win_info *win_info)$/;"	f
tui_show_source_line	gdb/tui/tui-winsource.c	/^tui_show_source_line (struct tui_win_info *win_info, int lineno)$/;"	f	file:
tui_show_symtab_source	gdb/tui/tui-source.c	/^tui_show_symtab_source (struct gdbarch *gdbarch, struct symtab *s,$/;"	f
tui_sigwinch_handler	gdb/tui/tui-win.c	/^tui_sigwinch_handler (int signal)$/;"	f	file:
tui_sigwinch_token	gdb/tui/tui-win.c	/^static struct async_signal_handler *tui_sigwinch_token;$/;"	v	typeref:struct:async_signal_handler	file:
tui_source_element	gdb/tui/tui-data.h	/^struct tui_source_element$/;"	s
tui_source_exec_info_win_ptr	gdb/tui/tui-data.c	/^tui_source_exec_info_win_ptr (void)$/;"	f
tui_source_info	gdb/tui/tui-data.h	/^struct tui_source_info$/;"	s
tui_source_is_displayed	gdb/tui/tui-source.c	/^tui_source_is_displayed (const char *fullname)$/;"	f
tui_source_windows	gdb/tui/tui-data.c	/^tui_source_windows (void)$/;"	f
tui_start_enabled	gdb/tui/tui-interp.c	/^static int tui_start_enabled = 0;$/;"	v	file:
tui_status	gdb/tui/tui.h	/^enum tui_status$/;"	g
tui_stderr	gdb/tui/tui-io.c	/^static struct ui_file *tui_stderr;$/;"	v	typeref:struct:ui_file	file:
tui_stdout	gdb/tui/tui-io.c	/^static struct ui_file *tui_stdout;$/;"	v	typeref:struct:ui_file	file:
tui_term_height	gdb/tui/tui-data.c	/^tui_term_height (void)$/;"	f
tui_term_width	gdb/tui/tui-data.c	/^tui_term_width (void)$/;"	f
tui_translate	gdb/tui/tui-win.c	/^struct tui_translate$/;"	s	file:
tui_ui_out	gdb/tui/tui-out.c	/^tui_ui_out::tui_ui_out (ui_file *stream)$/;"	f	class:tui_ui_out
tui_ui_out	gdb/tui/tui-out.h	/^class tui_ui_out : public cli_ui_out$/;"	c
tui_unhighlight_win	gdb/tui/tui-wingeneral.c	/^tui_unhighlight_win (struct tui_win_info *win_info)$/;"	f
tui_update_all_breakpoint_info	gdb/tui/tui-winsource.c	/^tui_update_all_breakpoint_info (void)$/;"	f
tui_update_breakpoint_info	gdb/tui/tui-winsource.c	/^tui_update_breakpoint_info (struct tui_win_info *win, $/;"	f
tui_update_command	gdb/tui/tui-stack.c	/^tui_update_command (const char *arg, int from_tty)$/;"	f	file:
tui_update_exec_info	gdb/tui/tui-winsource.c	/^tui_update_exec_info (struct tui_win_info *win_info)$/;"	f
tui_update_gdb_sizes	gdb/tui/tui-win.c	/^tui_update_gdb_sizes (void)$/;"	f
tui_update_locator_fullname	gdb/tui/tui-stack.c	/^tui_update_locator_fullname (const char *fullname)$/;"	f
tui_update_source_window	gdb/tui/tui-winsource.c	/^tui_update_source_window (struct tui_win_info *win_info,$/;"	f
tui_update_source_window_as_is	gdb/tui/tui-winsource.c	/^tui_update_source_window_as_is (struct tui_win_info *win_info, $/;"	f
tui_update_source_windows_with_addr	gdb/tui/tui-winsource.c	/^tui_update_source_windows_with_addr (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f
tui_update_source_windows_with_line	gdb/tui/tui-winsource.c	/^tui_update_source_windows_with_line (struct symtab *s, int line)$/;"	f
tui_update_variables	gdb/tui/tui-win.c	/^tui_update_variables (void)$/;"	f
tui_vertical_data_scroll	gdb/tui/tui-windata.c	/^tui_vertical_data_scroll (enum tui_scroll_direction scroll_direction,$/;"	f
tui_vertical_disassem_scroll	gdb/tui/tui-disasm.c	/^tui_vertical_disassem_scroll (enum tui_scroll_direction scroll_direction,$/;"	f
tui_vertical_source_scroll	gdb/tui/tui-source.c	/^tui_vertical_source_scroll (enum tui_scroll_direction scroll_direction,$/;"	f
tui_which_element	gdb/tui/tui-data.h	/^union tui_which_element$/;"	u
tui_win_content	gdb/tui/tui-data.h	/^typedef struct tui_win_element **tui_win_content;$/;"	t	typeref:struct:tui_win_element
tui_win_element	gdb/tui/tui-data.h	/^struct tui_win_element$/;"	s
tui_win_has_locator	gdb/tui/tui-data.c	/^tui_win_has_locator (struct tui_win_info *win_info)$/;"	f
tui_win_info	gdb/tui/tui-data.h	/^struct tui_win_info$/;"	s
tui_win_is_auxillary	gdb/tui/tui-data.c	/^tui_win_is_auxillary (enum tui_win_type win_type)$/;"	f
tui_win_is_source_type	gdb/tui/tui-data.c	/^tui_win_is_source_type (enum tui_win_type win_type)$/;"	f
tui_win_list	gdb/tui/tui-data.c	/^struct tui_win_info *tui_win_list[MAX_MAJOR_WINDOWS];$/;"	v	typeref:struct:tui_win_info
tui_win_name	gdb/tui/tui-data.c	/^tui_win_name (const struct tui_gen_win_info *win_info)$/;"	f
tui_win_resized	gdb/tui/tui-data.c	/^tui_win_resized (void)$/;"	f
tui_win_type	gdb/tui/tui.h	/^enum tui_win_type$/;"	g
tui_win_with_focus	gdb/tui/tui-data.c	/^tui_win_with_focus (void)$/;"	f
tui_write	gdb/tui/tui-io.c	/^tui_write (const char *buf, size_t length)$/;"	f
tuilist	gdb/tui/tui-win.c	/^static struct cmd_list_element *tuilist;$/;"	v	typeref:struct:cmd_list_element	file:
tuple	gdb/testsuite/gdb.trace/unavailable.cc	/^struct tuple$/;"	s	file:
tuple_expr	gdb/rust-exp.y	/^tuple_expr:$/;"	l
tuqula	opcodes/microblaze-opcm.h	/^  sbi, shi, swi, msrset, msrclr, tuqula, fadd, frsub, fmul, fdiv,$/;"	e	enum:microblaze_instr
turn_insn_to_sda_access	bfd/elf32-nds32.c	/^turn_insn_to_sda_access (uint32_t insn, bfd_signed_vma type, uint32_t *pinsn)$/;"	f	file:
tus	gdb/dwarf2read.c	/^  const struct dwp_hash_table *tus = nullptr;$/;"	m	struct:dwp_file	typeref:struct:dwp_file::dwp_hash_table	file:
tus	gdb/dwarf2read.c	/^  htab_t tus;$/;"	m	struct:dwo_file	file:
tuserdef	gdb/testsuite/gdb.fortran/ptr-indentation.f90	/^  type tuserdef$/;"	t	program:main
tuv	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct tuv$/;"	s	file:
tv_add_input_file	include/plugin-api.h	/^    ld_plugin_add_input_file tv_add_input_file;$/;"	m	union:ld_plugin_tv::__anon1618
tv_add_input_library	include/plugin-api.h	/^    ld_plugin_add_input_library tv_add_input_library;$/;"	m	union:ld_plugin_tv::__anon1618
tv_add_symbols	include/plugin-api.h	/^    ld_plugin_add_symbols tv_add_symbols;$/;"	m	union:ld_plugin_tv::__anon1618
tv_allow_section_ordering	include/plugin-api.h	/^    ld_plugin_allow_section_ordering tv_allow_section_ordering;$/;"	m	union:ld_plugin_tv::__anon1618
tv_allow_unique_segment_for_sections	include/plugin-api.h	/^    ld_plugin_allow_unique_segment_for_sections tv_allow_unique_segment_for_sections; $/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_file	include/plugin-api.h	/^    ld_plugin_get_input_file tv_get_input_file;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_alignment	include/plugin-api.h	/^    ld_plugin_get_input_section_alignment tv_get_input_section_alignment;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_contents	include/plugin-api.h	/^    ld_plugin_get_input_section_contents tv_get_input_section_contents;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_count	include/plugin-api.h	/^    ld_plugin_get_input_section_count tv_get_input_section_count;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_name	include/plugin-api.h	/^    ld_plugin_get_input_section_name tv_get_input_section_name;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_size	include/plugin-api.h	/^    ld_plugin_get_input_section_size tv_get_input_section_size;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_input_section_type	include/plugin-api.h	/^    ld_plugin_get_input_section_type tv_get_input_section_type;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_symbols	include/plugin-api.h	/^    ld_plugin_get_symbols tv_get_symbols;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_view	include/plugin-api.h	/^    ld_plugin_get_view tv_get_view;$/;"	m	union:ld_plugin_tv::__anon1618
tv_get_wrap_symbols	include/plugin-api.h	/^    ld_plugin_get_wrap_symbols tv_get_wrap_symbols;$/;"	m	union:ld_plugin_tv::__anon1618
tv_message	include/plugin-api.h	/^    ld_plugin_message tv_message;$/;"	m	union:ld_plugin_tv::__anon1618
tv_register_all_symbols_read	include/plugin-api.h	/^    ld_plugin_register_all_symbols_read tv_register_all_symbols_read;$/;"	m	union:ld_plugin_tv::__anon1618
tv_register_claim_file	include/plugin-api.h	/^    ld_plugin_register_claim_file tv_register_claim_file;$/;"	m	union:ld_plugin_tv::__anon1618
tv_register_cleanup	include/plugin-api.h	/^    ld_plugin_register_cleanup tv_register_cleanup;$/;"	m	union:ld_plugin_tv::__anon1618
tv_register_new_input	include/plugin-api.h	/^    ld_plugin_register_new_input tv_register_new_input;$/;"	m	union:ld_plugin_tv::__anon1618
tv_release_input_file	include/plugin-api.h	/^    ld_plugin_release_input_file tv_release_input_file;$/;"	m	union:ld_plugin_tv::__anon1618
tv_sec	bfd/hosts/x86-64linux.h	/^    a8_uint64_t tv_sec;$/;"	m	struct:prstatus64_timeval
tv_sec	bfd/hosts/x86-64linux.h	/^    int tv_sec;$/;"	m	struct:prstatus32_timeval
tv_sec	gdb/nat/aarch64-linux.h	/^  compat_time_t tv_sec;$/;"	m	struct:compat_timeval
tv_sec	gdb/nat/amd64-linux-siginfo.c	/^  compat_time_t tv_sec;$/;"	m	struct:compat_timeval	file:
tv_sec	sim/ppc/emul_unix.c	/^  signed32 tv_sec;		\/* seconds *\/$/;"	m	struct:unix_timeval	file:
tv_set_extra_library_path	include/plugin-api.h	/^    ld_plugin_set_extra_library_path tv_set_extra_library_path;$/;"	m	union:ld_plugin_tv::__anon1618
tv_string	include/plugin-api.h	/^    const char *tv_string;$/;"	m	union:ld_plugin_tv::__anon1618
tv_tag	include/plugin-api.h	/^  enum ld_plugin_tag tv_tag;$/;"	m	struct:ld_plugin_tv	typeref:enum:ld_plugin_tv::ld_plugin_tag
tv_u	include/plugin-api.h	/^  } tv_u;$/;"	m	struct:ld_plugin_tv	typeref:union:ld_plugin_tv::__anon1618
tv_unique_segment_for_sections	include/plugin-api.h	/^    ld_plugin_unique_segment_for_sections tv_unique_segment_for_sections;$/;"	m	union:ld_plugin_tv::__anon1618
tv_update_section_order	include/plugin-api.h	/^    ld_plugin_update_section_order tv_update_section_order;$/;"	m	union:ld_plugin_tv::__anon1618
tv_usec	bfd/hosts/x86-64linux.h	/^    a8_uint64_t tv_usec;$/;"	m	struct:prstatus64_timeval
tv_usec	bfd/hosts/x86-64linux.h	/^    int tv_usec;$/;"	m	struct:prstatus32_timeval
tv_usec	gdb/nat/aarch64-linux.h	/^  int tv_usec;$/;"	m	struct:compat_timeval
tv_usec	gdb/nat/amd64-linux-siginfo.c	/^  int tv_usec;$/;"	m	struct:compat_timeval	file:
tv_usec	sim/ppc/emul_unix.c	/^  signed32 tv_usec;		\/* microseconds *\/$/;"	m	struct:unix_timeval	file:
tv_val	include/plugin-api.h	/^    int tv_val;$/;"	m	union:ld_plugin_tv::__anon1618
tvar_attributes	gdb/tracepoint.c	/^static const struct gdb_xml_attribute tvar_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
tvariables	gdb/tracepoint.c	/^static std::vector<trace_state_variable> tvariables;$/;"	v	file:
tvariables_info_1	gdb/tracepoint.c	/^tvariables_info_1 (void)$/;"	f
tvars	gdb/tracepoint.h	/^  std::vector<int> tvars;$/;"	m	struct:traceframe_info
twice	gdb/testsuite/gdb.base/infoline.c	/^int twice (int i) { \/* THIS LINE *\/$/;"	f
two	gdb/testsuite/gdb.base/anon.c	/^  int two;$/;"	m	struct:outer	file:
two	gdb/testsuite/gdb.base/bitfields.c	/^  struct fields two;$/;"	m	struct:container	typeref:struct:container::fields	file:
two	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
two	gdb/testsuite/gdb.base/ptype.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
two	gdb/testsuite/gdb.base/structs3.c	/^struct Two two = { { 1 }, 2, 3 };$/;"	v	typeref:struct:Two
two	gdb/testsuite/gdb.cp/anon-ns2.cc	/^      two (char *a) { } \/\/ A::two::two(char *)$/;"	f	class:__anon1899::A::two
two	gdb/testsuite/gdb.cp/anon-ns2.cc	/^      two (int a) { } \/\/ A::two::two(int)$/;"	f	class:__anon1899::A::two
two	gdb/testsuite/gdb.cp/anon-ns2.cc	/^      two (void) { } \/\/ A::two::two(void)$/;"	f	class:__anon1899::A::two
two	gdb/testsuite/gdb.cp/anon-ns2.cc	/^    class two$/;"	c	namespace:__anon1899::A	file:
two	gdb/testsuite/gdb.cp/anon-union.cc	/^    int two;$/;"	m	union:Foo::__anon1924	file:
two	gdb/testsuite/gdb.cp/classes.cc	/^  int two;$/;"	m	struct:__anon1905	file:
two	gdb/testsuite/gdb.cp/misc.cc	/^  int two;$/;"	m	struct:__anon1919	file:
two	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type :: two$/;"	t	program:vla_struct
two	opcodes/m68k-opc.c	25;"	d	file:
two	opcodes/s12z-dis.c	/^two (bfd_vma memaddr ATTRIBUTE_UNUSED,$/;"	f	file:
two	opcodes/v850-opc.c	43;"	d	file:
twoBytes	gdb/testsuite/gdb.fortran/printing-types.f90	/^  integer(2) :: twoBytes$/;"	v	program:prog
two_char_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct two_char_t {$/;"	s	file:
two_floats_t	gdb/testsuite/gdb.base/call-ar-st.c	/^struct two_floats_t {$/;"	s	file:
two_floats_t	gdb/testsuite/gdb.base/call-rt-st.c	/^struct two_floats_t {$/;"	s	file:
two_int2	gdb/testsuite/gdb.base/gnu_vector.c	/^struct two_int2$/;"	s	file:
two_operand_bound_op	gdb/cris-tdep.c	/^two_operand_bound_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
two_source_ops	opcodes/i386-dis.c	/^static int two_source_ops;$/;"	v	file:
two_way_long_needle	gdb/gnulib/import/str-two-way.h	/^two_way_long_needle (const unsigned char *haystack, size_t haystack_len,$/;"	f
two_way_short_needle	gdb/gnulib/import/str-two-way.h	/^two_way_short_needle (const unsigned char *haystack, size_t haystack_len,$/;"	f
twobyte_has_modrm	gdb/amd64-tdep.c	/^static const unsigned char twobyte_has_modrm[256] = {$/;"	v	file:
twobyte_has_modrm	opcodes/i386-dis.c	/^static const unsigned char twobyte_has_modrm[256] = {$/;"	v	file:
twodup	gdb/testsuite/gdb.linespec/base/one/thefile.cc	/^static int twodup ()$/;"	f	file:
twodup	gdb/testsuite/gdb.linespec/base/two/thefile.cc	/^static int twodup ()$/;"	f	file:
twolevel_hints	bfd/mach-o.h	/^    bfd_mach_o_twolevel_hints_command twolevel_hints;$/;"	m	union:bfd_mach_o_load_command::__anon1083
twop	gdb/testsuite/gdb.base/structs3.c	/^tTwo *twop = &two;$/;"	v
twov	gdb/testsuite/gdb.fortran/vla-type.f90	/^  type(two)                :: twov$/;"	v	program:vla_struct
tx3904cpu	sim/mips/dv-tx3904cpu.c	/^struct tx3904cpu {$/;"	s	file:
tx3904cpu_finish	sim/mips/dv-tx3904cpu.c	/^tx3904cpu_finish (struct hw *me)$/;"	f	file:
tx3904cpu_port_event	sim/mips/dv-tx3904cpu.c	/^static hw_port_event_method tx3904cpu_port_event;$/;"	v	file:
tx3904cpu_port_event	sim/mips/dv-tx3904cpu.c	/^tx3904cpu_port_event (struct hw *me,$/;"	f	file:
tx3904cpu_ports	sim/mips/dv-tx3904cpu.c	/^static const struct hw_port_descriptor tx3904cpu_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
tx3904irc	sim/mips/dv-tx3904irc.c	/^struct tx3904irc {$/;"	s	file:
tx3904irc_finish	sim/mips/dv-tx3904irc.c	/^tx3904irc_finish (struct hw *me)$/;"	f	file:
tx3904irc_io_read_buffer	sim/mips/dv-tx3904irc.c	/^static hw_io_read_buffer_method tx3904irc_io_read_buffer;$/;"	v	file:
tx3904irc_io_read_buffer	sim/mips/dv-tx3904irc.c	/^tx3904irc_io_read_buffer (struct hw *me,$/;"	f	file:
tx3904irc_io_write_buffer	sim/mips/dv-tx3904irc.c	/^static hw_io_write_buffer_method tx3904irc_io_write_buffer;$/;"	v	file:
tx3904irc_io_write_buffer	sim/mips/dv-tx3904irc.c	/^tx3904irc_io_write_buffer (struct hw *me,$/;"	f	file:
tx3904irc_port_event	sim/mips/dv-tx3904irc.c	/^static hw_port_event_method tx3904irc_port_event;$/;"	v	file:
tx3904irc_port_event	sim/mips/dv-tx3904irc.c	/^tx3904irc_port_event (struct hw *me,$/;"	f	file:
tx3904irc_ports	sim/mips/dv-tx3904irc.c	/^static const struct hw_port_descriptor tx3904irc_ports[] = {$/;"	v	typeref:struct:hw_port_descriptor	file:
tx3904sio	sim/mips/dv-tx3904sio.c	/^struct tx3904sio $/;"	s	file:
tx3904sio_fifo	sim/mips/dv-tx3904sio.c	/^struct tx3904sio_fifo $/;"	s	file:
tx3904sio_fifo_nonempty	sim/mips/dv-tx3904sio.c	/^tx3904sio_fifo_nonempty(struct hw* me, struct tx3904sio_fifo* fifo)$/;"	f
tx3904sio_fifo_pop	sim/mips/dv-tx3904sio.c	/^tx3904sio_fifo_pop(struct hw* me, struct tx3904sio_fifo* fifo)$/;"	f
tx3904sio_fifo_push	sim/mips/dv-tx3904sio.c	/^tx3904sio_fifo_push(struct hw* me, struct tx3904sio_fifo* fifo, char it)$/;"	f
tx3904sio_fifo_reset	sim/mips/dv-tx3904sio.c	/^tx3904sio_fifo_reset(struct hw* me, struct tx3904sio_fifo* fifo)$/;"	f
tx3904sio_finish	sim/mips/dv-tx3904sio.c	/^tx3904sio_finish (struct hw *me)$/;"	f	file:
tx3904sio_io_read_buffer	sim/mips/dv-tx3904sio.c	/^static hw_io_read_buffer_method tx3904sio_io_read_buffer;$/;"	v	file:
tx3904sio_io_read_buffer	sim/mips/dv-tx3904sio.c	/^tx3904sio_io_read_buffer (struct hw *me,$/;"	f	file:
tx3904sio_io_write_buffer	sim/mips/dv-tx3904sio.c	/^static hw_io_write_buffer_method tx3904sio_io_write_buffer;$/;"	v	file:
tx3904sio_io_write_buffer	sim/mips/dv-tx3904sio.c	/^tx3904sio_io_write_buffer (struct hw *me,$/;"	f	file:
tx3904sio_poll	sim/mips/dv-tx3904sio.c	/^tx3904sio_poll(struct hw* me, void* ignored)$/;"	f
tx3904sio_port_event	sim/mips/dv-tx3904sio.c	/^static hw_port_event_method tx3904sio_port_event;$/;"	v	file:
tx3904sio_port_event	sim/mips/dv-tx3904sio.c	/^tx3904sio_port_event (struct hw *me,$/;"	f	file:
tx3904sio_ports	sim/mips/dv-tx3904sio.c	/^static const struct hw_port_descriptor tx3904sio_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
tx3904sio_tickle	sim/mips/dv-tx3904sio.c	/^tx3904sio_tickle(struct hw *me)$/;"	f
tx3904tmr	sim/mips/dv-tx3904tmr.c	/^struct tx3904tmr {$/;"	s	file:
tx3904tmr_finish	sim/mips/dv-tx3904tmr.c	/^tx3904tmr_finish (struct hw *me)$/;"	f	file:
tx3904tmr_io_read_buffer	sim/mips/dv-tx3904tmr.c	/^static hw_io_read_buffer_method tx3904tmr_io_read_buffer;$/;"	v	file:
tx3904tmr_io_read_buffer	sim/mips/dv-tx3904tmr.c	/^tx3904tmr_io_read_buffer (struct hw *me,$/;"	f	file:
tx3904tmr_io_write_buffer	sim/mips/dv-tx3904tmr.c	/^static hw_io_write_buffer_method tx3904tmr_io_write_buffer;$/;"	v	file:
tx3904tmr_io_write_buffer	sim/mips/dv-tx3904tmr.c	/^tx3904tmr_io_write_buffer (struct hw *me,$/;"	f	file:
tx3904tmr_port_event	sim/mips/dv-tx3904tmr.c	/^static hw_port_event_method tx3904tmr_port_event;$/;"	v	file:
tx3904tmr_port_event	sim/mips/dv-tx3904tmr.c	/^tx3904tmr_port_event (struct hw *me,$/;"	f	file:
tx3904tmr_ports	sim/mips/dv-tx3904tmr.c	/^static const struct hw_port_descriptor tx3904tmr_ports[] = $/;"	v	typeref:struct:hw_port_descriptor	file:
tx_bit	sim/m68hc11/dv-m68hc11spi.c	/^  int           tx_bit;$/;"	m	struct:m68hc11spi	file:
tx_char	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned char tx_char;$/;"	m	struct:m68hc11sio	file:
tx_char	sim/m68hc11/dv-m68hc11spi.c	/^  unsigned char tx_char;$/;"	m	struct:m68hc11spi	file:
tx_fifo	sim/mips/dv-tx3904sio.c	/^  struct tx3904sio_fifo rx_fifo, tx_fifo; \/* FIFOs *\/$/;"	m	struct:tx3904sio	typeref:struct:tx3904sio::	file:
tx_has_char	sim/m68hc11/dv-m68hc11sio.c	/^  unsigned char tx_has_char;$/;"	m	struct:m68hc11sio	file:
tx_irqe	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
tx_poll_event	sim/m68hc11/dv-m68hc11sio.c	/^  struct hw_event* tx_poll_event;$/;"	m	struct:m68hc11sio	typeref:struct:m68hc11sio::hw_event	file:
tx_stat	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
tx_stky	sim/bfin/dv-bfin_emac.c	/^  bu32 sysctl, systat, rx_stat, rx_stky, rx_irqe, tx_stat, tx_stky, tx_irqe;$/;"	m	struct:bfin_emac	file:
txb	sim/mn10300/dv-mn103ser.c	/^  unsigned8  txb, rxb, intmode;$/;"	m	struct:_mn10300_serial	file:
txbusy	gdb/ser-go32.c	/^    int txbusy;$/;"	m	struct:dos_ttystate	file:
txc_1col	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_abort	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_lt256, txc_lt512, txc_lt1024, txc_ge1024, txc_abort;$/;"	m	struct:bfin_emac	file:
txc_allfrm	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
txc_alloct	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
txc_broad	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_crserr	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_defer	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_dmaund	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_eq64	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
txc_ge1024	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_lt256, txc_lt512, txc_lt1024, txc_ge1024, txc_abort;$/;"	m	struct:bfin_emac	file:
txc_gt1col	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_latecl	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_lt1024	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_lt256, txc_lt512, txc_lt1024, txc_ge1024, txc_abort;$/;"	m	struct:bfin_emac	file:
txc_lt128	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
txc_lt256	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_lt256, txc_lt512, txc_lt1024, txc_ge1024, txc_abort;$/;"	m	struct:bfin_emac	file:
txc_lt512	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_lt256, txc_lt512, txc_lt1024, txc_ge1024, txc_abort;$/;"	m	struct:bfin_emac	file:
txc_macctl	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
txc_multi	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_octet	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_ok	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_ok, txc_1col, txc_gt1col, txc_octet, txc_defer, txc_latecl;$/;"	m	struct:bfin_emac	file:
txc_unicst	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_xs_col	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_col, txc_dmaund, txc_crserr, txc_unicst, txc_multi, txc_broad;$/;"	m	struct:bfin_emac	file:
txc_xs_dfr	sim/bfin/dv-bfin_emac.c	/^  bu32 txc_xs_dfr, txc_macctl, txc_allfrm, txc_alloct, txc_eq64, txc_lt128;$/;"	m	struct:bfin_emac	file:
typ	bfd/vms-alpha.c	/^  unsigned char typ;$/;"	m	struct:vms_symbol_entry	file:
type	bfd/arc-got.h	/^  enum tls_type_e type;$/;"	m	struct:got_entry	typeref:enum:got_entry::tls_type_e
type	bfd/bfd-in.h	/^  char type;$/;"	m	struct:_symbol_info
type	bfd/bfd-in2.h	/^  char type;$/;"	m	struct:_symbol_info
type	bfd/bfd-in2.h	/^  unsigned int type;$/;"	m	struct:reloc_howto_struct
type	bfd/bfd.c	/^  } type;$/;"	m	union:_bfd_doprnt_args	typeref:enum:_bfd_doprnt_args::__anon1007	file:
type	bfd/cpu-arm.c	/^  unsigned char	type[4];	\/* Interpretation of the descriptor.  *\/$/;"	m	struct:__anon1103	file:
type	bfd/elf-bfd.h	/^  int type;$/;"	m	struct:obj_attribute
type	bfd/elf-bfd.h	/^  unsigned int type : 8;$/;"	m	struct:elf_link_hash_entry
type	bfd/elf-bfd.h	/^  unsigned int type;$/;"	m	struct:bfd_elf_special_section
type	bfd/elf32-arm.c	/^  arm_unwind_edit_type type;$/;"	m	struct:arm_unwind_table_edit	file:
type	bfd/elf32-arm.c	/^  char type;$/;"	m	struct:elf32_elf_section_map	file:
type	bfd/elf32-arm.c	/^  elf32_stm32l4xx_erratum_type type;$/;"	m	struct:elf32_stm32l4xx_erratum_list	file:
type	bfd/elf32-arm.c	/^  elf32_vfp11_erratum_type type;$/;"	m	struct:elf32_vfp11_erratum_list	file:
type	bfd/elf32-arm.c	/^  enum stub_insn_type  type;$/;"	m	struct:__anon1127	typeref:enum:__anon1127::stub_insn_type	file:
type	bfd/elf32-avr.h	/^  } type;$/;"	m	struct:avr_property_record	typeref:enum:avr_property_record::__anon1085
type	bfd/elf32-m68k.c	/^  enum elf_m68k_reloc_type type;$/;"	m	struct:elf_m68k_got_entry_key	typeref:enum:elf_m68k_got_entry_key::elf_m68k_reloc_type	file:
type	bfd/elf32-tic6x.c	/^  tic6x_unwind_edit_type type;$/;"	m	struct:tic6x_unwind_table_edit	file:
type	bfd/elf64-hppa.c	/^    int type;$/;"	m	struct:elf64_hppa_link_hash_entry::elf64_hppa_dyn_reloc_entry	file:
type	bfd/elf64-ia64-vms.c	/^    int type;$/;"	m	struct:elf64_ia64_dyn_sym_info::elf64_ia64_dyn_reloc_entry	file:
type	bfd/elflink.c	/^  enum elf_reloc_type_class type;$/;"	m	struct:elf_link_sort_rela	typeref:enum:elf_link_sort_rela::elf_reloc_type_class	file:
type	bfd/elfnn-aarch64.c	/^  char type;$/;"	m	struct:elf_elf_section_map	file:
type	bfd/elfnn-ia64.c	/^    int type;$/;"	m	struct:elfNN_ia64_dyn_sym_info::elfNN_ia64_dyn_reloc_entry	file:
type	bfd/elfxx-x86.h	/^  enum elf_x86_plt_type type;$/;"	m	struct:elf_x86_plt	typeref:enum:elf_x86_plt::elf_x86_plt_type
type	bfd/libaout.h	/^  unsigned char type;$/;"	m	struct:aout_symbol
type	bfd/libcoff-in.h	/^  unsigned int type;$/;"	m	struct:coff_debug_merge_element
type	bfd/libcoff-in.h	/^  unsigned short type;$/;"	m	struct:coff_link_hash_entry
type	bfd/libcoff.h	/^  unsigned int type;$/;"	m	struct:coff_debug_merge_element
type	bfd/libcoff.h	/^  unsigned short type;$/;"	m	struct:coff_link_hash_entry
type	bfd/mach-o.h	/^  bfd_mach_o_load_command_type type;$/;"	m	struct:bfd_mach_o_load_command
type	bfd/som.c	/^  char type;$/;"	m	struct:section_to_type	file:
type	bfd/srec.c	/^    unsigned int type;$/;"	m	struct:srec_data_struct	file:
type	bfd/stabs.c	/^  int type;$/;"	m	struct:stab_excl_list	file:
type	bfd/syms.c	/^  char type;$/;"	m	struct:section_to_type	file:
type	bfd/tekhex.c	/^  unsigned int type;$/;"	m	struct:tekhex_data_struct	file:
type	bfd/vms-lib.c	/^  unsigned char type;$/;"	m	struct:lib_tdata	file:
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1074
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_labels_table_entry::__anon1075
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_modules_table_entry::__anon1062
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1071
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_statements_table_entry::__anon1072
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1077
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_types_table_entry::__anon1078
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1064
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_contained_variables_table_entry::__anon1065
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_file_references_index_table_entry::__anon1080
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1059
type	bfd/xsym.h	/^    unsigned long type;$/;"	m	struct:bfd_sym_file_references_table_entry::__anon1060
type	gdb/arch/aarch64-insn.h	/^  enum aarch64_memory_operand_type type;$/;"	m	struct:aarch64_memory_operand	typeref:enum:aarch64_memory_operand::aarch64_memory_operand_type
type	gdb/arm-tdep.c	/^  char type;$/;"	m	struct:arm_mapping_symbol	file:
type	gdb/ax-gdb.h	/^    struct type *type;$/;"	m	struct:axs_value	typeref:struct:axs_value::type
type	gdb/breakpoint.h	/^  bptype type = bp_none;$/;"	m	struct:breakpoint
type	gdb/c-exp.y	/^type	:	ptype$/;"	l
type	gdb/cli/cli-decode.h	/^    ENUM_BITFIELD (cmd_types) type : 2;$/;"	m	struct:cmd_list_element
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<1, 0> { typedef uint8_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<1, 1> { typedef int8_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<2, 0> { typedef uint16_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<2, 1> { typedef int16_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<4, 0> { typedef uint32_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<4, 1> { typedef int32_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<8, 0> { typedef uint64_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<> struct integer_for_size<8, 1> { typedef int64_t type; };$/;"	t	struct:integer_for_size
type	gdb/common/enum-flags.h	/^template<int size, bool sign> class integer_for_size { typedef void type; };$/;"	t	class:integer_for_size
type	gdb/common/tdesc.h	/^  std::string type;$/;"	m	struct:tdesc_reg
type	gdb/common/tdesc.h	/^  struct tdesc_type *type;$/;"	m	struct:tdesc_type_field	typeref:struct:tdesc_type_field::tdesc_type
type	gdb/common/traits.h	/^struct make_void { typedef void type; };$/;"	t	struct:gdb::make_void
type	gdb/compile/compile-c-types.c	/^  struct type *type;$/;"	m	struct:type_map_instance	typeref:struct:type_map_instance::type	file:
type	gdb/cp-name-parser.y	/^type		:	typespec_2$/;"	l
type	gdb/dictionary.c	/^  enum dict_type type;$/;"	m	struct:dict_vector	typeref:enum:dict_vector::dict_type	file:
type	gdb/dtrace-probe.c	/^  struct type *type;$/;"	m	struct:dtrace_probe_arg	typeref:struct:dtrace_probe_arg::type	file:
type	gdb/dwarf2loc.h	/^  struct type *type;$/;"	m	struct:dwarf2_offset_baton	typeref:struct:dwarf2_offset_baton::type
type	gdb/dwarf2loc.h	/^  struct type *type;$/;"	m	struct:property_addr_info	typeref:struct:property_addr_info::type
type	gdb/dwarf2read.c	/^  struct type *type;$/;"	m	struct:delayed_method_info	typeref:struct:delayed_method_info::type	file:
type	gdb/dwarf2read.c	/^  struct type *type;$/;"	m	struct:dwarf2_per_cu_offset_and_type	typeref:struct:dwarf2_per_cu_offset_and_type::type	file:
type	gdb/dwarf2read.h	/^  struct type *type;$/;"	m	struct:signatured_type	typeref:struct:signatured_type::type
type	gdb/expression.h	/^    struct type *type;$/;"	m	union:exp_element	typeref:struct:exp_element::type
type	gdb/f-exp.y	/^type    :       ptype$/;"	l
type	gdb/frame-unwind.h	/^  enum frame_type type;$/;"	m	struct:frame_unwind	typeref:enum:frame_unwind::frame_type
type	gdb/gdbserver/linux-aarch64-low.c	/^  enum aarch64_operand_type type;$/;"	m	struct:aarch64_operand	typeref:enum:aarch64_operand::aarch64_operand_type	file:
type	gdb/gdbserver/linux-low.h	/^  enum regset_type type;$/;"	m	struct:regset_info	typeref:enum:regset_info::regset_type
type	gdb/gdbserver/mem-break.c	/^  enum bkpt_type type;$/;"	m	struct:breakpoint	typeref:enum:breakpoint::bkpt_type	file:
type	gdb/gdbserver/tracepoint.c	/^  char *type;$/;"	m	struct:source_string	file:
type	gdb/gdbserver/tracepoint.c	/^  char type;$/;"	m	struct:tracepoint_action	file:
type	gdb/gdbserver/tracepoint.c	/^  enum tracepoint_type type;$/;"	m	struct:tracepoint	typeref:enum:tracepoint::tracepoint_type	file:
type	gdb/gdbserver/tracepoint.c	/^  enum tracepoint_type type;$/;"	m	struct:tracepoint_hit_ctx	typeref:enum:tracepoint_hit_ctx::tracepoint_type	file:
type	gdb/gdbtypes.h	/^  struct type *type;$/;"	m	struct:decl_field	typeref:struct:decl_field::type
type	gdb/gdbtypes.h	/^  struct type *type;$/;"	m	struct:field	typeref:struct:field::type
type	gdb/gdbtypes.h	/^  struct type *type;$/;"	m	struct:fn_field	typeref:struct:fn_field::type
type	gdb/gdbtypes.h	/^struct type$/;"	s
type	gdb/gnulib/import/glob.c	/^  uint8_t type;$/;"	m	struct:readdir_result	file:
type	gdb/guile/scm-breakpoint.c	/^    enum bptype type;$/;"	m	struct:gdbscm_breakpoint_object::__anon1880	typeref:enum:gdbscm_breakpoint_object::__anon1880::bptype	file:
type	gdb/guile/scm-lazy-string.c	/^  SCM type;$/;"	m	struct:__anon1870	file:
type	gdb/guile/scm-param.c	/^  enum var_types type;$/;"	m	struct:_param_smob	typeref:enum:_param_smob::var_types	file:
type	gdb/guile/scm-type.c	/^  struct type *type;$/;"	m	struct:_type_smob	typeref:struct:_type_smob::type	file:
type	gdb/guile/scm-value.c	/^  SCM type;$/;"	m	struct:_value_smob	file:
type	gdb/infcmd.c	/^  struct type *type;$/;"	m	struct:return_value_info	typeref:struct:return_value_info::type	file:
type	gdb/language.c	/^static const char *type;$/;"	v	file:
type	gdb/linespec.c	/^  linespec_token_type type;$/;"	m	struct:ls_token	file:
type	gdb/location.c	/^  enum event_location_type type;$/;"	m	struct:event_location	typeref:enum:event_location::event_location_type	file:
type	gdb/m32c-tdep.c	/^  struct type *type;$/;"	m	struct:m32c_reg	typeref:struct:m32c_reg::type	file:
type	gdb/m68hc11-tdep.c	/^  enum m6811_seq_type type;$/;"	m	struct:insn_sequence	typeref:enum:insn_sequence::m6811_seq_type	file:
type	gdb/main.c	/^  enum cmdarg_kind type;$/;"	m	struct:cmdarg	typeref:enum:cmdarg::cmdarg_kind	file:
type	gdb/nat/glibc_thread_db.h	/^  td_notify_e type;		\/* Way the event is reported.  *\/$/;"	m	struct:td_notify
type	gdb/nat/linux-osdata.c	/^  const char *type;$/;"	m	struct:osdata_type	file:
type	gdb/nat/loongarch-linux-watch.h	/^  enum target_hw_bp_type type;$/;"	m	struct:loongarch_watchpoint	typeref:enum:loongarch_watchpoint::target_hw_bp_type
type	gdb/nat/mips-linux-watch.h	/^  enum target_hw_bp_type type;$/;"	m	struct:mips_watchpoint	typeref:enum:mips_watchpoint::target_hw_bp_type
type	gdb/osdata.h	/^  std::string type;$/;"	m	struct:osdata
type	gdb/p-exp.y	/^type	:	ptype$/;"	l
type	gdb/parser-defs.h	/^    int type;$/;"	m	struct:typed_stoken
type	gdb/parser-defs.h	/^    struct type *type;$/;"	m	struct:objc_class_str	typeref:struct:objc_class_str::type
type	gdb/parser-defs.h	/^    struct type *type;$/;"	m	struct:ttype	typeref:struct:ttype::type
type	gdb/python/py-lazy-string.c	/^  PyObject *type;$/;"	m	struct:__anon2085	file:
type	gdb/python/py-param.c	/^  enum var_types type;$/;"	m	struct:parmpy_object	typeref:enum:parmpy_object::var_types	file:
type	gdb/python/py-type.c	/^  struct type *type;$/;"	m	struct:pyty_type_object	typeref:struct:pyty_type_object::type	file:
type	gdb/python/py-value.c	/^  PyObject *type;$/;"	m	struct:value_object	file:
type	gdb/record-full.c	/^  enum record_full_type type;$/;"	m	struct:record_full_entry	typeref:enum:record_full_entry::record_full_type	file:
type	gdb/reggroups.c	/^  enum reggroup_type type;$/;"	m	struct:reggroup	typeref:enum:reggroup::reggroup_type	file:
type	gdb/riscv-tdep.c	/^  struct type *type;$/;"	m	struct:riscv_arg_info	typeref:struct:riscv_arg_info::type	file:
type	gdb/rust-exp.y	/^type:$/;"	l
type	gdb/stabsread.c	/^  struct type *type;$/;"	m	struct:nat	typeref:struct:nat::type	file:
type	gdb/stubs/ia64vms-stub.c	/^  unsigned char type;$/;"	m	struct:sockchar	file:
type	gdb/symtab.h	/^  ENUM_BITFIELD(minimal_symbol_type) type : MINSYM_TYPE_BITS;$/;"	m	struct:minimal_symbol
type	gdb/symtab.h	/^  struct type *type;$/;"	m	struct:field_of_this_result	typeref:struct:field_of_this_result::type
type	gdb/symtab.h	/^  struct type *type;$/;"	m	struct:symbol	typeref:struct:symbol::type
type	gdb/target-descriptions.c	/^  struct type *type;$/;"	m	struct:tdesc_arch_reg	typeref:struct:tdesc_arch_reg::type	file:
type	gdb/testsuite/gdb.cp/chained-calls.cc	/^enum type$/;"	g	file:
type	gdb/testsuite/gdb.cp/static-typedef-print.cc	/^    typedef A type;$/;"	t	class:A	file:
type	gdb/testsuite/gdb.dwarf2/dw2-entry-value.S	/^type:$/;"	l
type	gdb/testsuite/gdb.dwarf2/dw2-param-error.S	/^type:$/;"	l
type	gdb/tracepoint.h	/^  enum bptype type = bp_none;$/;"	m	struct:uploaded_tp	typeref:enum:uploaded_tp::bptype
type	gdb/tracepoint.h	/^  int type;$/;"	m	struct:memrange
type	gdb/tui/tui-data.h	/^  enum tui_data_type type;$/;"	m	struct:tui_data_element	typeref:enum:tui_data_element::tui_data_type
type	gdb/tui/tui-data.h	/^  enum tui_win_type type;   \/* Type of window.  *\/$/;"	m	struct:tui_gen_win_info	typeref:enum:tui_gen_win_info::tui_win_type
type	gdb/value.c	/^    struct type *type;$/;"	m	struct:internalvar_data::__anon2064	typeref:struct:internalvar_data::__anon2064::type	file:
type	gdb/value.c	/^  struct type *type;$/;"	m	struct:value	typeref:struct:value::type	file:
type	gdb/varobj.h	/^  struct type *type = NULL;$/;"	m	struct:varobj	typeref:struct:varobj::type
type	gdb/xtensa-tdep.h	/^  xtensa_register_type_t type;  \/* Register type.  *\/$/;"	m	struct:__anon1713
type	include/bfdlink.h	/^  ENUM_BITFIELD (bfd_link_hash_type) type : 8;$/;"	m	struct:bfd_link_hash_entry
type	include/bfdlink.h	/^  ENUM_BITFIELD (output_type) type : 2;$/;"	m	struct:bfd_link_info
type	include/bfdlink.h	/^  enum bfd_link_hash_table_type type;$/;"	m	struct:bfd_link_hash_table	typeref:enum:bfd_link_hash_table::bfd_link_hash_table_type
type	include/bfdlink.h	/^  enum bfd_link_order_type type;$/;"	m	struct:bfd_link_order	typeref:enum:bfd_link_order::bfd_link_order_type
type	include/demangle.h	/^      const struct demangle_builtin_type_info *type;$/;"	m	struct:demangle_component::__anon1603::__anon1610	typeref:struct:demangle_component::__anon1603::__anon1610::demangle_builtin_type_info
type	include/demangle.h	/^  enum demangle_component_type type;$/;"	m	struct:demangle_component	typeref:enum:demangle_component::demangle_component_type
type	include/elf/external.h	/^  unsigned char	type[4];		\/* Interpretation of the descriptor *\/$/;"	m	struct:__anon1450
type	include/elf/ia64.h	/^  unsigned char	type[8];		\/* Interpretation of the descriptor *\/$/;"	m	struct:__anon1428
type	include/elf/ia64.h	/^  unsigned char type[4];$/;"	m	struct:__anon1426
type	include/elf/ia64.h	/^  unsigned char type[4];$/;"	m	struct:__anon1427
type	include/elf/internal.h	/^  unsigned long	type;			\/* Interpretation of the descriptor *\/$/;"	m	struct:elf_internal_note
type	include/gcc-cp-interface.h	/^{ gcc_expr value; gcc_type type; gcc_utempl templ; gcc_type pack; }$/;"	m	union:__anon1601
type	include/hp-symtab.h	/^  dnttpointer type           ;     \/* Pointer to class type DNTT.  *\/$/;"	m	struct:dntt_type_class_scope
type	include/hp-symtab.h	/^  dnttpointer type           ;     \/* for non type arguments       *\/$/;"	m	struct:dntt_type_templ_arg
type	include/hp-symtab.h	/^  dnttpointer type           ;     \/* subtype                       *\/$/;"	m	struct:dntt_type_modifier
type	include/hp-symtab.h	/^  dnttpointer type;                    \/* Underlying type, which for TAGDEF's may be$/;"	m	struct:dntt_type_type
type	include/hp-symtab.h	/^  dnttpointer type;                   \/* type of with expression      *\/$/;"	m	struct:dntt_type_with
type	include/hp-symtab.h	/^  dnttpointer type;$/;"	m	struct:dntt_type_const
type	include/hp-symtab.h	/^  dnttpointer type;$/;"	m	struct:dntt_type_dvar
type	include/hp-symtab.h	/^  dnttpointer type;$/;"	m	struct:dntt_type_field
type	include/hp-symtab.h	/^  dnttpointer type;$/;"	m	struct:dntt_type_fparam
type	include/hp-symtab.h	/^  dnttpointer type;$/;"	m	struct:dntt_type_svar
type	include/hp-symtab.h	/^  unsigned int	  type : 2;	\/* 0=class, 1=union, 2=struct   *\/$/;"	m	struct:quick_class
type	include/hp-symtab.h	/^  unsigned int type: 		5;$/;"	m	struct:dnttp_immediate
type	include/oasys.h	/^    unsigned char type;$/;"	m	struct:oasys_record_header
type	include/opcode/aarch64.h	/^  enum aarch64_opnd type;$/;"	m	struct:aarch64_opnd_info	typeref:enum:aarch64_opnd_info::aarch64_opnd
type	include/opcode/cgen.h	/^  enum cgen_hw_type type;$/;"	m	struct:__anon1387	typeref:enum:__anon1387::cgen_hw_type
type	include/opcode/cgen.h	/^  enum cgen_operand_type type;$/;"	m	struct:__anon1391	typeref:enum:__anon1391::cgen_operand_type
type	include/opcode/cgen.h	/^  enum cgen_opinst_type type;$/;"	m	struct:__anon1393	typeref:enum:__anon1393::cgen_opinst_type
type	include/opcode/cr16.h	/^  argtype type;$/;"	m	struct:__anon1331
type	include/opcode/cr16.h	/^  reg_type type;$/;"	m	struct:__anon1335
type	include/opcode/crx.h	/^    argtype type;$/;"	m	struct:__anon1267
type	include/opcode/crx.h	/^    reg_type type;$/;"	m	struct:__anon1271
type	include/opcode/ia64.h	/^    enum ia64_insn_type type;$/;"	m	struct:ia64_opcode	typeref:enum:ia64_opcode::ia64_insn_type
type	include/opcode/mips.h	/^  enum mips_operand_type type;$/;"	m	struct:mips_operand	typeref:enum:mips_operand::mips_operand_type
type	include/opcode/mmix.h	/^   enum mmix_insn_type type;$/;"	m	struct:mmix_opcode	typeref:enum:mmix_opcode::mmix_insn_type
type	include/opcode/msp430-decode.h	/^  MSP430_Operand_Type  type;$/;"	m	struct:__anon1248
type	include/opcode/pdp11.h	/^  int type;$/;"	m	struct:pdp11_opcode
type	include/opcode/pru.h	/^  enum pru_instr_type type;	\/* Instruction type. Used for fast indexing$/;"	m	struct:pru_opcode	typeref:enum:pru_opcode::pru_instr_type
type	include/opcode/rl78.h	/^  RL78_Operand_Type  type;$/;"	m	struct:__anon1378
type	include/opcode/rx.h	/^  RX_Operand_Type  type;$/;"	m	struct:__anon1404
type	include/opcode/score-datadep.h	/^  enum insn_type_for_dependency type;$/;"	m	struct:insn_to_dependency	typeref:enum:insn_to_dependency::insn_type_for_dependency
type	include/opcode/tic6x.h	/^  tic6x_pipeline_type type;$/;"	m	struct:__anon1320
type	include/opcode/tilegx.h	/^  tilegx_operand_type type;$/;"	m	struct:tilegx_operand
type	include/opcode/tilepro.h	/^  tilepro_operand_type type;$/;"	m	struct:tilepro_operand
type	include/som/internal.h	/^  unsigned int type : 16;$/;"	m	struct:som_aux_id
type	include/vms/dst.h	/^  unsigned char type[2];$/;"	m	struct:vms_dst_header
type	include/vms/eisd.h	/^  unsigned char type;$/;"	m	struct:vms_eisd
type	include/vms/internal.h	/^  unsigned char type;		\/* Section type.  *\/$/;"	m	struct:vms_internal_eisd
type	include/vms/lbr.h	/^  unsigned char type;$/;"	m	struct:vms_lhd
type	opcodes/opc2c.c	/^  OpType type;$/;"	m	struct:Indirect	file:
type	opcodes/tic30-dis.c	/^  int type;$/;"	m	struct:instruction	file:
type	opcodes/z8k-opc.h	/^  int type;$/;"	m	struct:__anon28
type	opcodes/z8kgen.c	/^  char type;$/;"	m	struct:op	file:
type	readline/keymaps.h	/^  char type;$/;"	m	struct:_keymap_entry
type	readline/rlprivate.h	/^  int type;$/;"	m	struct:__rl_search_context
type	sim/bfin/dv-bfin_ebiu_amc.c	/^  int type;$/;"	m	struct:bfin_ebiu_amc	file:
type	sim/bfin/dv-bfin_ebiu_sdc.c	/^  int type;$/;"	m	struct:bfin_ebiu_sdc	file:
type	sim/common/cgen-engine.h	/^  CGEN_INSN_TYPE type;$/;"	m	struct:insn_sem
type	sim/common/dv-glue.c	/^  enum hw_glue_type type;$/;"	m	struct:hw_glue	typeref:enum:hw_glue::hw_glue_type	file:
type	sim/common/hw-properties.h	/^  hw_property_type type;$/;"	m	struct:hw_property
type	sim/common/sim-watch.h	/^  watchpoint_type type;$/;"	m	struct:_sim_watch_point
type	sim/h8300/sim-main.h	/^  int type;$/;"	m	struct:__anon779
type	sim/igen/ld-decode.h	/^  decode_special_type type;$/;"	m	struct:_decode_table
type	sim/igen/ld-insn.h	/^  char *type;$/;"	m	struct:_cache_entry
type	sim/igen/ld-insn.h	/^  char *type;$/;"	m	struct:_function_entry
type	sim/igen/ld-insn.h	/^  insn_field_cond_type type;$/;"	m	struct:_insn_field_cond
type	sim/igen/ld-insn.h	/^  insn_field_type type;$/;"	m	struct:_insn_field_entry
type	sim/igen/lf.c	/^  lf_file_type type;$/;"	m	struct:_lf	file:
type	sim/igen/table.h	/^  table_entry_type type;$/;"	m	struct:_table_entry
type	sim/m32c/opc2c.c	/^  OpType type;$/;"	m	struct:Indirect	file:
type	sim/m68hc11/interrupts.h	/^  enum M6811_INT   type;$/;"	m	struct:interrupt_history	typeref:enum:interrupt_history::M6811_INT
type	sim/mn10300/dv-mn103int.c	/^  enum mn103int_type type;$/;"	m	struct:mn103int_group	typeref:enum:mn103int_group::mn103int_type	file:
type	sim/ppc/device.h	/^  device_property_type type;$/;"	m	struct:_device_property
type	sim/ppc/emul_chirp.c	/^  unsigned32 type;$/;"	m	struct:_chirp_note_head	file:
type	sim/ppc/hw_glue.c	/^  hw_glue_type type;$/;"	m	struct:_hw_glue_device	file:
type	sim/ppc/ld-cache.h	/^  cache_rule_type type;$/;"	m	struct:_cache_table
type	sim/ppc/ld-decode.h	/^  decode_special_type type;$/;"	m	struct:_decode_table
type	sim/ppc/lf.c	/^  lf_file_type type;$/;"	m	struct:_lf	file:
type	sim/ppc/registers.h	/^  register_types type;$/;"	m	struct:__anon929
type	sim/rx/fpu.c	/^  char type;$/;"	m	struct:__anon505	file:
type-has-field-deep?	gdb/guile/lib/gdb/types.scm	/^(define-public (type-has-field-deep? type field-name)$/;"	f
type1	gdb/gdbtypes.c	/^  struct type *type1, *type2;$/;"	m	struct:type_equality_entry	typeref:struct:type_equality_entry::type	file:
type1_regs	sim/v850/simops.c	/^int type1_regs[12] = { 27, 26, 25, 24, 31, 30, 29, 28, 23, 22, 0, 21 };$/;"	v
type2	gdb/gdbtypes.c	/^  struct type *type1, *type2;$/;"	m	struct:type_equality_entry	typeref:struct:type_equality_entry::	file:
type2_regs	sim/v850/simops.c	/^int type2_regs[16] = { 3, 2, 1, 0, 27, 26, 25, 24, 31, 30, 29, 28, 23, 22, 20, 21};$/;"	v
type3_regs	sim/v850/simops.c	/^int type3_regs[15] = { 2, 1, 0, 27, 26, 25, 24, 31, 30, 29, 28, 23, 22, 20, 21};$/;"	v
typeDouble	gdb/arm-linux-tdep.c	545;"	d	file:
typeExtended	gdb/arm-linux-tdep.c	546;"	d	file:
typeNone	gdb/arm-linux-tdep.c	543;"	d	file:
typeSingle	gdb/arm-linux-tdep.c	544;"	d	file:
type_A	gdb/testsuite/gdb.python/py-xmethods.py	/^type_A = gdb.parse_and_eval('(dop::A *) 0').type.target()$/;"	v
type_B	gdb/testsuite/gdb.python/py-xmethods.py	/^type_B = gdb.parse_and_eval('(dop::B *) 0').type.target()$/;"	v
type_align	gdb/gdbarch.c	/^  gdbarch_type_align_ftype *type_align;$/;"	m	struct:gdbarch	file:
type_align	gdb/gdbtypes.c	/^type_align (struct type *type)$/;"	f
type_ar	zlib/contrib/masmx64/inffas8664.c	/^    } type_ar;$/;"	t	typeref:struct:inffast_ar	file:
type_as_string	gdb/ada-lang.c	/^type_as_string (struct type *type)$/;"	f	file:
type_can_define_types	gdb/dwarf2read.c	/^type_can_define_types (const struct die_info *die)$/;"	f	file:
type_cast_expr	gdb/rust-exp.y	/^type_cast_expr:$/;"	l
type_change_ok	bfd/elf-bfd.h	/^  unsigned type_change_ok : 1;$/;"	m	struct:elf_backend_data
type_changed	gdb/varobj.h	/^  bool type_changed = false;$/;"	m	struct:varobj_update_result
type_class	bfd/libcoff-in.h	/^  int type_class;$/;"	m	struct:coff_debug_merge_type
type_class	bfd/libcoff.h	/^  int type_class;$/;"	m	struct:coff_debug_merge_type
type_code	gdb/gdbtypes.h	/^enum type_code$/;"	g
type_code_to_explorer_map	gdb/python/lib/gdb/command/explore.py	/^    type_code_to_explorer_map = { }$/;"	v	class:Explorer
type_cu_offset_in_tu	gdb/dwarf2read.c	/^  cu_offset type_cu_offset_in_tu;$/;"	m	struct:comp_unit_head	file:
type_def	sim/ppc/ld-cache.h	/^  char *type_def;$/;"	m	struct:_cache_table
type_dll	include/bfdlink.h	/^  type_dll,$/;"	e	enum:output_type
type_entries	gdb/xtensa-tdep.h	/^  struct ctype_cache *type_entries;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::ctype_cache
type_equality_entry	gdb/gdbtypes.c	/^  type_equality_entry (struct type *t1, struct type *t2)$/;"	f	struct:type_equality_entry
type_equality_entry	gdb/gdbtypes.c	/^struct type_equality_entry$/;"	s	file:
type_exp	gdb/c-exp.y	/^type_exp:	type$/;"	l
type_exp	gdb/f-exp.y	/^type_exp:	type$/;"	l
type_exp	gdb/go-exp.y	/^type_exp:	type$/;"	l
type_exp	gdb/m2-exp.y	/^type_exp:	type$/;"	l
type_exp	gdb/p-exp.y	/^type_exp:	type$/;"	l
type_from_tag	gdb/ada-lang.c	/^type_from_tag (struct value *tag)$/;"	f	file:
type_functions	gdb/guile/scm-type.c	/^static const scheme_function type_functions[] =$/;"	v	file:
type_functions	libiberty/simple-object-elf.c	/^  const struct elf_type_functions* type_functions;$/;"	m	struct:simple_object_elf_attributes	typeref:struct:simple_object_elf_attributes::elf_type_functions	file:
type_functions	libiberty/simple-object-elf.c	/^  const struct elf_type_functions* type_functions;$/;"	m	struct:simple_object_elf_read	typeref:struct:simple_object_elf_read::elf_type_functions	file:
type_instance_flag_value	gdb/gdbtypes.h	/^enum type_instance_flag_value$/;"	g
type_int	gdb/testsuite/gdb.python/py-xmethods.py	/^type_int = gdb.parse_and_eval('(int *) 0').type.target()$/;"	v
type_integer_constants	gdb/guile/scm-type.c	/^static const scheme_integer_constant type_integer_constants[] =$/;"	v	file:
type_is_full_subrange_of_target_type	gdb/ada-typeprint.c	/^type_is_full_subrange_of_target_type (struct type *type)$/;"	f	file:
type_is_pythonic	gdb/contrib/excheck.py	/^def type_is_pythonic(t):$/;"	f
type_iterator_object_type	gdb/python/py-type.c	/^PyTypeObject type_iterator_object_type = {$/;"	v
type_keyword	gdb/guile/scm-breakpoint.c	/^static SCM type_keyword;$/;"	v	file:
type_keyword	gdb/guile/scm-value.c	/^static SCM type_keyword;$/;"	v	file:
type_kind_t	libiberty/cplus-dem.c	/^typedef enum type_kind_t$/;"	g	file:
type_kind_t	libiberty/cplus-dem.c	/^} type_kind_t;$/;"	t	typeref:enum:type_kind_t	file:
type_length_units	gdb/gdbtypes.c	/^type_length_units (struct type *type)$/;"	f
type_list	gdb/rust-exp.y	/^type_list:$/;"	l
type_lookup_function	gdb/gdb-gdb.py	/^def type_lookup_function(val):$/;"	f
type_map	gdb/compile/compile-internal.h	/^  htab_t type_map;$/;"	m	struct:compile_c_instance
type_map_instance	gdb/compile/compile-c-types.c	/^struct type_map_instance$/;"	s	file:
type_name	gdb/c-exp.y	/^type_name:	TYPENAME$/;"	l
type_name	gdb/dtrace-probe.c	/^dtrace_static_probe_ops::type_name () const$/;"	f	class:dtrace_static_probe_ops
type_name	gdb/probe.c	/^any_static_probe_ops::type_name () const$/;"	f	class:any_static_probe_ops
type_name	gdb/stap-probe.c	/^stap_static_probe_ops::type_name () const$/;"	f	class:stap_static_probe_ops
type_name_or_error	gdb/gdbtypes.c	/^type_name_or_error (struct type *type)$/;"	f
type_not_allocated	gdb/gdbtypes.c	/^type_not_allocated (const struct type *type)$/;"	f
type_not_associated	gdb/gdbtypes.c	/^type_not_associated (const struct type *type)$/;"	f
type_object	gdb/python/py-type.c	/^} type_object;$/;"	t	typeref:struct:pyty_type_object	file:
type_object_as_number	gdb/python/py-type.c	/^static PyNumberMethods type_object_as_number = {$/;"	v	file:
type_object_getset	gdb/python/py-type.c	/^static gdb_PyGetSetDef type_object_getset[] =$/;"	v	file:
type_object_methods	gdb/python/py-type.c	/^static PyMethodDef type_object_methods[] =$/;"	v	file:
type_object_to_type	gdb/python/py-type.c	/^type_object_to_type (PyObject *obj)$/;"	f
type_object_type	gdb/python/py-type.c	/^PyTypeObject type_object_type =$/;"	v
type_of_child	gdb/varobj.h	/^  struct type *(*type_of_child) (const struct varobj *parent, int index);$/;"	m	struct:lang_varobj_ops	typeref:struct:lang_varobj_ops::type_of_child
type_offset_in_section	gdb/dwarf2read.h	/^  sect_offset type_offset_in_section;$/;"	m	struct:signatured_type
type_offset_in_tu	gdb/dwarf2read.c	/^  cu_offset type_offset_in_tu;$/;"	m	struct:dwo_unit	file:
type_offset_in_tu	gdb/dwarf2read.h	/^  cu_offset type_offset_in_tu;$/;"	m	struct:signatured_type
type_owner	gdb/gdbtypes.h	/^union type_owner$/;"	u
type_pair	gdb/gdbtypes.c	/^  type_pair (struct type *old_, struct type *newobj_)$/;"	f	struct:allocate_on_obstack
type_pair_eq	gdb/gdbtypes.c	/^type_pair_eq (const void *item_lhs, const void *item_rhs)$/;"	f	file:
type_pair_hash	gdb/gdbtypes.c	/^type_pair_hash (const void *item)$/;"	f	file:
type_pde	include/bfdlink.h	/^  type_pde,$/;"	e	enum:output_type
type_pie	include/bfdlink.h	/^  type_pie,$/;"	e	enum:output_type
type_pieces	gdb/parser-defs.h	/^enum type_pieces$/;"	g
type_prefix	gdb/ada-exp.y	/^type_prefix :$/;"	l
type_print	gdb/typeprint.c	/^type_print (struct type *type, const char *varstring, struct ui_file *stream,$/;"	f
type_print_options	gdb/typeprint.h	/^struct type_print_options$/;"	s
type_print_raw_options	gdb/typeprint.c	/^const struct type_print_options type_print_raw_options =$/;"	v	typeref:struct:type_print_options
type_print_unknown_return_type	gdb/typeprint.c	/^type_print_unknown_return_type (struct ui_file *stream)$/;"	f
type_printers	gdb/python/lib/gdb/__init__.py	/^type_printers = []$/;"	v
type_printers	gdb/python/py-objfile.c	/^  PyObject *type_printers;$/;"	m	struct:__anon2073	file:
type_printers	gdb/python/py-progspace.c	/^  PyObject *type_printers;$/;"	m	struct:__anon2078	file:
type_ptr	gdb/parser-defs.h	/^DEF_VEC_P (type_ptr);$/;"	v
type_ptr	gdb/parser-defs.h	/^typedef struct type *type_ptr;$/;"	t	typeref:struct:type
type_quals	libiberty/cplus-dem.c	/^  int type_quals;       \/* The type qualifiers.  *\/$/;"	m	struct:work_stuff	file:
type_raw_align	gdb/gdbtypes.c	/^type_raw_align (struct type *type)$/;"	f
type_relocatable	include/bfdlink.h	/^  type_relocatable,$/;"	e	enum:output_type
type_required	bfd/mach-o.h	/^  bfd_boolean type_required;$/;"	m	struct:bfd_mach_o_load_command
type_scm	gdb/guile/scm-type.c	/^  SCM type_scm;$/;"	m	struct:__anon1883	file:
type_smob	gdb/guile/guile-internal.h	/^typedef struct _type_smob type_smob;$/;"	t	typeref:struct:_type_smob
type_smob_name	gdb/guile/scm-type.c	/^static const char type_smob_name[] = "gdb:type";$/;"	v	file:
type_smob_tag	gdb/guile/scm-type.c	/^static scm_t_bits type_smob_tag;$/;"	v	file:
type_specific	gdb/gdbtypes.h	/^  union type_specific type_specific;$/;"	m	struct:main_type	typeref:union:main_type::type_specific
type_specific	gdb/gdbtypes.h	/^union type_specific$/;"	u
type_specific_field	gdb/gdbtypes.h	/^  ENUM_BITFIELD(type_specific_kind) type_specific_field : 3;$/;"	m	struct:main_type
type_specific_img	gdb/gdb-gdb.py	/^    def type_specific_img(self):$/;"	m	class:StructMainTypePrettyPrinter
type_specific_kind	gdb/gdbtypes.h	/^enum type_specific_kind$/;"	g
type_stack	gdb/parse.c	/^static struct type_stack type_stack;$/;"	v	typeref:struct:type_stack	file:
type_stack	gdb/parser-defs.h	/^struct type_stack$/;"	s
type_stack_cleanup	gdb/parse.c	/^type_stack_cleanup (void *arg)$/;"	f
type_stack_elt	gdb/parser-defs.h	/^union type_stack_elt$/;"	u
type_stack_reserve	gdb/parse.c	/^type_stack_reserve (struct type_stack *stack, int howmuch)$/;"	f	file:
type_str	gdb/dtrace-probe.c	/^  std::string type_str;$/;"	m	struct:dtrace_probe_arg	file:
type_to_option	sim/common/sim-watch.c	/^type_to_option (SIM_DESC sd,$/;"	f	file:
type_to_string	gdb/typeprint.c	/^type_to_string (struct type *type)$/;"	f
type_to_type_object	gdb/python/py-type.c	/^type_to_type_object (struct type *type)$/;"	f
type_unit_group	gdb/dwarf2read.c	/^struct type_unit_group$/;"	s	file:
type_unit_group	gdb/dwarf2read.h	/^  struct type_unit_group *type_unit_group;$/;"	m	struct:signatured_type	typeref:struct:signatured_type::type_unit_group
type_update_when_use_rtti_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void type_update_when_use_rtti_test ()$/;"	f
type_vector	gdb/coffread.c	/^static struct type **type_vector;$/;"	v	typeref:struct:type	file:
type_vector	gdb/stabsread.c	/^static struct type **type_vector;$/;"	v	typeref:struct:type	file:
type_vector_length	gdb/coffread.c	/^static int type_vector_length;$/;"	v	file:
type_vector_length	gdb/stabsread.c	/^static int type_vector_length;$/;"	v	file:
type_wider_than	gdb/ax-gdb.c	/^type_wider_than (struct type *type1, struct type *type2)$/;"	f	file:
typecmp	gdb/valops.c	/^typecmp (int staticp, int varargs, int nargs,$/;"	f	file:
typed_stoken	gdb/parser-defs.h	/^struct typed_stoken$/;"	s
typedef_class1	gdb/testsuite/gdb.python/lib-types.cc	/^typedef class1 typedef_class1;$/;"	t	file:
typedef_const_typedef_class1	gdb/testsuite/gdb.python/lib-types.cc	/^typedef const typedef_class1 typedef_const_typedef_class1;$/;"	t	file:
typedef_const_typedef_class1_ref	gdb/testsuite/gdb.python/lib-types.cc	/^typedef typedef_const_typedef_class1& typedef_const_typedef_class1_ref;$/;"	t	file:
typedef_field	gdb/gdbtypes.h	/^    struct decl_field *typedef_field;$/;"	m	struct:cplus_struct_type	typeref:struct:cplus_struct_type::decl_field
typedef_field_count	gdb/gdbtypes.h	/^    unsigned typedef_field_count;$/;"	m	struct:cplus_struct_type
typedef_field_list	gdb/dwarf2read.c	/^    std::vector<struct decl_field> typedef_field_list;$/;"	m	struct:field_info	typeref:struct:field_info::decl_field	file:
typedef_hash_table	gdb/typeprint.c	/^typedef_hash_table::typedef_hash_table ()$/;"	f	class:typedef_hash_table
typedef_hash_table	gdb/typeprint.c	/^typedef_hash_table::typedef_hash_table (const typedef_hash_table &table)$/;"	f	class:typedef_hash_table
typedef_hash_table	gdb/typeprint.h	/^class typedef_hash_table$/;"	c
typedef_print	gdb/typeprint.c	/^typedef_print (struct type *type, struct symbol *newobj, struct ui_file *stream)$/;"	f
typedeffield	gdb/testsuite/gdb.compile/compile.c	/^  inttypedef typedeffield;$/;"	m	union:union_type	file:
typedefs_pretty_printers_dict	gdb/testsuite/gdb.python/py-prettyprint.py	/^typedefs_pretty_printers_dict = {}$/;"	v
typeflag	zlib/contrib/untgz/untgz.c	/^  char typeflag;                \/* 156 *\/$/;"	m	struct:tar_header	file:
typeinfo	include/hp-symtab.h	/^  unsigned int typeinfo:	1;$/;"	m	struct:dntt_type_type
typelist_val	gdb/parser-defs.h	/^    VEC (type_ptr) *typelist_val;$/;"	m	union:type_stack_elt
typename_concat	gdb/dwarf2read.c	/^typename_concat (struct obstack *obs, const char *prefix, const char *suffix,$/;"	f	file:
typenums	gdb/stabsread.c	/^  int typenums[2];$/;"	m	struct:nat	file:
types	bfd/libcoff-in.h	/^  struct coff_debug_merge_type *types;$/;"	m	struct:coff_debug_merge_hash_entry	typeref:struct:coff_debug_merge_hash_entry::coff_debug_merge_type
types	bfd/libcoff.h	/^  struct coff_debug_merge_type *types;$/;"	m	struct:coff_debug_merge_hash_entry	typeref:struct:coff_debug_merge_hash_entry::coff_debug_merge_type
types	gdb/common/tdesc.h	/^  std::vector<tdesc_type_up> types;$/;"	m	struct:tdesc_feature
types	gdb/dwarf2read.c	/^  struct dwarf2_section_info types;$/;"	m	struct:dwp_sections	typeref:struct:dwp_sections::dwarf2_section_info	file:
types	gdb/dwarf2read.h	/^  VEC (dwarf2_section_info_def) *types = NULL;$/;"	m	struct:dwarf2_per_objfile
types	gdb/objc-lang.c	/^  CORE_ADDR types;$/;"	m	struct:objc_method	file:
types	gdb/symfile.h	/^  struct dwarf2_section_names types;$/;"	m	struct:dwarf2_debug_sections	typeref:struct:dwarf2_debug_sections::dwarf2_section_names
types_deeply_equal	gdb/gdbtypes.c	/^types_deeply_equal (struct type *type1, struct type *type2)$/;"	f
types_dwo	gdb/dwarf2read.c	/^  struct dwarf2_section_names types_dwo;$/;"	m	struct:dwop_section_names	typeref:struct:dwop_section_names::dwarf2_section_names	file:
types_equal	gdb/gdbtypes.c	/^types_equal (struct type *a, struct type *b)$/;"	f
types_list	gdb/dwarf-index-write.c	/^  data_buf &types_list;$/;"	m	struct:signatured_type_index_data	file:
types_start	gdb/testsuite/gdb.dwarf2/dw4-sig-type-unused.S	/^types_start:$/;"	l
typespec	gdb/cp-name-parser.y	/^typespec	:	builtin_type$/;"	l
typespec_2	gdb/cp-name-parser.y	/^typespec_2	:	builtin_type qualifiers$/;"	l
typevec	libiberty/cplus-dem.c	/^  char **typevec;$/;"	m	struct:work_stuff	file:
typevec_size	libiberty/cplus-dem.c	/^  int typevec_size;$/;"	m	struct:work_stuff	file:
typy_array	gdb/python/py-type.c	/^typy_array (PyObject *self, PyObject *args)$/;"	f	file:
typy_array_1	gdb/python/py-type.c	/^typy_array_1 (PyObject *self, PyObject *args, int is_vector)$/;"	f	file:
typy_const	gdb/python/py-type.c	/^typy_const (PyObject *self, PyObject *args)$/;"	f	file:
typy_dealloc	gdb/python/py-type.c	/^typy_dealloc (PyObject *obj)$/;"	f	file:
typy_field_names	gdb/python/py-type.c	/^typy_field_names (PyObject *self, PyObject *args)$/;"	f	file:
typy_fields	gdb/python/py-type.c	/^typy_fields (PyObject *self, PyObject *args)$/;"	f	file:
typy_fields_items	gdb/python/py-type.c	/^typy_fields_items (PyObject *self, enum gdbpy_iter_kind kind)$/;"	f	file:
typy_get	gdb/python/py-type.c	/^typy_get (PyObject *self, PyObject *args)$/;"	f	file:
typy_get_alignof	gdb/python/py-type.c	/^typy_get_alignof (PyObject *self, void *closure)$/;"	f	file:
typy_get_code	gdb/python/py-type.c	/^typy_get_code (PyObject *self, void *closure)$/;"	f	file:
typy_get_composite	gdb/python/py-type.c	/^typy_get_composite (struct type *type)$/;"	f	file:
typy_get_name	gdb/python/py-type.c	/^typy_get_name (PyObject *self, void *closure)$/;"	f	file:
typy_get_sizeof	gdb/python/py-type.c	/^typy_get_sizeof (PyObject *self, void *closure)$/;"	f	file:
typy_get_tag	gdb/python/py-type.c	/^typy_get_tag (PyObject *self, void *closure)$/;"	f	file:
typy_getitem	gdb/python/py-type.c	/^typy_getitem (PyObject *self, PyObject *key)$/;"	f	file:
typy_has_key	gdb/python/py-type.c	/^typy_has_key (PyObject *self, PyObject *args)$/;"	f	file:
typy_items	gdb/python/py-type.c	/^typy_items (PyObject *self, PyObject *args)$/;"	f	file:
typy_iter	gdb/python/py-type.c	/^typy_iter (PyObject *self)$/;"	f	file:
typy_iterator_dealloc	gdb/python/py-type.c	/^typy_iterator_dealloc (PyObject *obj)$/;"	f	file:
typy_iterator_iter	gdb/python/py-type.c	/^typy_iterator_iter (PyObject *self)$/;"	f	file:
typy_iterator_iternext	gdb/python/py-type.c	/^typy_iterator_iternext (PyObject *self)$/;"	f	file:
typy_iterator_object	gdb/python/py-type.c	/^} typy_iterator_object;$/;"	t	typeref:struct:__anon2077	file:
typy_iteritems	gdb/python/py-type.c	/^typy_iteritems (PyObject *self, PyObject *args)$/;"	f	file:
typy_iterkeys	gdb/python/py-type.c	/^typy_iterkeys (PyObject *self, PyObject *args)$/;"	f	file:
typy_itervalues	gdb/python/py-type.c	/^typy_itervalues (PyObject *self, PyObject *args)$/;"	f	file:
typy_legacy_template_argument	gdb/python/py-type.c	/^typy_legacy_template_argument (struct type *type, const struct block *block,$/;"	f	file:
typy_length	gdb/python/py-type.c	/^typy_length (PyObject *self)$/;"	f	file:
typy_lookup_type	gdb/python/py-type.c	/^typy_lookup_type (struct demangle_component *demangled,$/;"	f	file:
typy_lookup_typename	gdb/python/py-type.c	/^typy_lookup_typename (const char *type_name, const struct block *block)$/;"	f	file:
typy_make_iter	gdb/python/py-type.c	/^typy_make_iter (PyObject *self, enum gdbpy_iter_kind kind)$/;"	f	file:
typy_mapping	gdb/python/py-type.c	/^static PyMappingMethods typy_mapping = {$/;"	v	file:
typy_nonzero	gdb/python/py-type.c	/^typy_nonzero (PyObject *self)$/;"	f	file:
typy_objfile_data_key	gdb/python/py-type.c	/^static const struct objfile_data *typy_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
typy_optimized_out	gdb/python/py-type.c	/^typy_optimized_out (PyObject *self, PyObject *args)$/;"	f	file:
typy_pointer	gdb/python/py-type.c	/^typy_pointer (PyObject *self, PyObject *args)$/;"	f	file:
typy_range	gdb/python/py-type.c	/^typy_range (PyObject *self, PyObject *args)$/;"	f	file:
typy_reference	gdb/python/py-type.c	/^typy_reference (PyObject *self, PyObject *args)$/;"	f	file:
typy_richcompare	gdb/python/py-type.c	/^typy_richcompare (PyObject *self, PyObject *other, int op)$/;"	f	file:
typy_str	gdb/python/py-type.c	/^typy_str (PyObject *self)$/;"	f	file:
typy_strip_typedefs	gdb/python/py-type.c	/^typy_strip_typedefs (PyObject *self, PyObject *args)$/;"	f	file:
typy_target	gdb/python/py-type.c	/^typy_target (PyObject *self, PyObject *args)$/;"	f	file:
typy_template_argument	gdb/python/py-type.c	/^typy_template_argument (PyObject *self, PyObject *args)$/;"	f	file:
typy_unqualified	gdb/python/py-type.c	/^typy_unqualified (PyObject *self, PyObject *args)$/;"	f	file:
typy_values	gdb/python/py-type.c	/^typy_values (PyObject *self, PyObject *args)$/;"	f	file:
typy_vector	gdb/python/py-type.c	/^typy_vector (PyObject *self, PyObject *args)$/;"	f	file:
typy_volatile	gdb/python/py-type.c	/^typy_volatile (PyObject *self, PyObject *args)$/;"	f	file:
tyscm_array_1	gdb/guile/scm-type.c	/^tyscm_array_1 (SCM self, SCM n1_scm, SCM n2_scm, int is_vector,$/;"	f	file:
tyscm_copy_type_recursive	gdb/guile/scm-type.c	/^tyscm_copy_type_recursive (void **slot, void *info)$/;"	f	file:
tyscm_eq_type_smob	gdb/guile/scm-type.c	/^tyscm_eq_type_smob (const void *ap, const void *bp)$/;"	f	file:
tyscm_equal_p_type_smob	gdb/guile/scm-type.c	/^tyscm_equal_p_type_smob (SCM type1_scm, SCM type2_scm)$/;"	f	file:
tyscm_field_smob_containing_type	gdb/guile/scm-type.c	/^tyscm_field_smob_containing_type (field_smob *f_smob)$/;"	f	file:
tyscm_field_smob_to_field	gdb/guile/scm-type.c	/^tyscm_field_smob_to_field (field_smob *f_smob)$/;"	f	file:
tyscm_free_type_smob	gdb/guile/scm-type.c	/^tyscm_free_type_smob (SCM self)$/;"	f	file:
tyscm_get_composite	gdb/guile/scm-type.c	/^tyscm_get_composite (struct type *type)$/;"	f	file:
tyscm_get_field_arg_unsafe	gdb/guile/scm-type.c	/^tyscm_get_field_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
tyscm_get_field_smob_arg_unsafe	gdb/guile/scm-type.c	/^tyscm_get_field_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
tyscm_get_type_arg_unsafe	gdb/guile/scm-type.c	/^tyscm_get_type_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
tyscm_get_type_smob_arg_unsafe	gdb/guile/scm-type.c	/^tyscm_get_type_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f
tyscm_hash_type_smob	gdb/guile/scm-type.c	/^tyscm_hash_type_smob (const void *p)$/;"	f	file:
tyscm_is_field	gdb/guile/scm-type.c	/^tyscm_is_field (SCM self)$/;"	f	file:
tyscm_is_type	gdb/guile/scm-type.c	/^tyscm_is_type (SCM self)$/;"	f
tyscm_lookup_typename	gdb/guile/scm-type.c	/^tyscm_lookup_typename (const char *type_name, const struct block *block)$/;"	f	file:
tyscm_make_field_smob	gdb/guile/scm-type.c	/^tyscm_make_field_smob (SCM type_scm, int field_num)$/;"	f	file:
tyscm_make_type_smob	gdb/guile/scm-type.c	/^tyscm_make_type_smob (void)$/;"	f	file:
tyscm_next_field_x_proc	gdb/guile/scm-type.c	/^static SCM tyscm_next_field_x_proc;$/;"	v	file:
tyscm_objfile_data_key	gdb/guile/scm-type.c	/^static const struct objfile_data *tyscm_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
tyscm_print_field_smob	gdb/guile/scm-type.c	/^tyscm_print_field_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
tyscm_print_type_smob	gdb/guile/scm-type.c	/^tyscm_print_type_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
tyscm_scm_from_field	gdb/guile/scm-type.c	/^tyscm_scm_from_field (SCM type_scm, int field_num)$/;"	f
tyscm_scm_from_type	gdb/guile/scm-type.c	/^tyscm_scm_from_type (struct type *type)$/;"	f
tyscm_scm_to_type	gdb/guile/scm-type.c	/^tyscm_scm_to_type (SCM t_scm)$/;"	f
tyscm_type_map	gdb/guile/scm-type.c	/^tyscm_type_map (struct type *type)$/;"	f	file:
tyscm_type_name	gdb/guile/scm-type.c	/^tyscm_type_name (struct type *type)$/;"	f	file:
tyscm_type_smob_type	gdb/guile/scm-type.c	/^tyscm_type_smob_type (type_smob *t_smob)$/;"	f
tyu	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct tyu$/;"	s	file:
tz_dsttime	sim/ppc/emul_unix.c	/^  signed32 tz_dsttime;		\/* type of dst correction *\/$/;"	m	struct:unix_timezone	file:
tz_minuteswest	sim/ppc/emul_unix.c	/^  signed32 tz_minuteswest;	\/* minutes west of Greenwich *\/$/;"	m	struct:unix_timezone	file:
tzset	gdb/gnulib/import/gettimeofday.c	81;"	d	file:
u	bfd/bfd-in.h	/^  } u;			\/* bfd* or file position.  *\/$/;"	m	struct:orl	typeref:union:orl::__anon1023
u	bfd/bfd-in.h	/^  } u;$/;"	m	struct:lineno_cache_entry	typeref:union:lineno_cache_entry::__anon1024
u	bfd/bfd-in2.h	/^  } u;			\/* bfd* or file position.  *\/$/;"	m	struct:orl	typeref:union:orl::__anon1146
u	bfd/bfd-in2.h	/^  } u;$/;"	m	struct:lineno_cache_entry	typeref:union:lineno_cache_entry::__anon1147
u	bfd/dwarf2.c	/^  u;$/;"	m	struct:attribute	typeref:union:attribute::__anon1089	file:
u	bfd/ecofflink.c	/^    } u;$/;"	m	struct:shuffle	typeref:union:shuffle::__anon1125	file:
u	bfd/elf-bfd.h	/^      } u;$/;"	m	struct:eh_cie_fde::__anon1036::__anon1038	typeref:union:eh_cie_fde::__anon1036::__anon1038::__anon1039
u	bfd/elf-bfd.h	/^    } u;$/;"	m	struct:elf_property	typeref:union:elf_property::__anon1042
u	bfd/elf-bfd.h	/^  u;$/;"	m	struct:eh_frame_hdr_info	typeref:union:eh_frame_hdr_info::__anon1040
u	bfd/elf-bfd.h	/^  } u;$/;"	m	struct:eh_cie_fde	typeref:union:eh_cie_fde::__anon1036
u	bfd/elf-bfd.h	/^  } u;$/;"	m	struct:elf_link_hash_entry	typeref:union:elf_link_hash_entry::__anon1033
u	bfd/elf-strtab.c	/^  } u;$/;"	m	struct:elf_strtab_hash_entry	typeref:union:elf_strtab_hash_entry::__anon1166	file:
u	bfd/elf32-arm.c	/^  } u;$/;"	m	struct:_arm_elf_section_data	typeref:union:_arm_elf_section_data::__anon1138	file:
u	bfd/elf32-arm.c	/^  } u;$/;"	m	struct:elf32_stm32l4xx_erratum_list	typeref:union:elf32_stm32l4xx_erratum_list::__anon1134	file:
u	bfd/elf32-arm.c	/^  } u;$/;"	m	struct:elf32_vfp11_erratum_list	typeref:union:elf32_vfp11_erratum_list::__anon1130	file:
u	bfd/elf32-m68k.c	/^  } u;$/;"	m	struct:elf_m68k_got_entry	typeref:union:elf_m68k_got_entry::__anon1115	file:
u	bfd/elf32-score.c	/^  u;$/;"	m	struct:_score_elf_section_data	typeref:union:_score_elf_section_data::__anon1019	file:
u	bfd/elf32-score7.c	/^  u;$/;"	m	struct:_score_elf_section_data	typeref:union:_score_elf_section_data::__anon1157	file:
u	bfd/elf32-spu.c	/^  } u;$/;"	m	struct:function_info	typeref:union:function_info::__anon1111	file:
u	bfd/elf32-spu.h	/^  } u;$/;"	m	struct:_spu_elf_section_data	typeref:union:_spu_elf_section_data::__anon1107
u	bfd/elf32-tic6x.c	/^  } u;$/;"	m	struct:_tic6x_elf_section_data	typeref:union:_tic6x_elf_section_data::__anon1002	file:
u	bfd/elf64-ppc.c	/^    } u;$/;"	m	struct:ppc_link_hash_table::__anon1173	typeref:union:ppc_link_hash_table::__anon1173::__anon1174	file:
u	bfd/elf64-ppc.c	/^  } u;$/;"	m	struct:_ppc64_elf_section_data	typeref:union:_ppc64_elf_section_data::__anon1171	file:
u	bfd/elf64-ppc.c	/^  } u;$/;"	m	struct:ppc_link_hash_entry	typeref:union:ppc_link_hash_entry::__anon1172	file:
u	bfd/elflink.c	/^    } u;$/;"	m	struct:elf_symbol	typeref:union:elf_symbol::__anon1014	file:
u	bfd/elflink.c	/^  } u;$/;"	m	struct:elf_link_sort_rela	typeref:union:elf_link_sort_rela::__anon1015	file:
u	bfd/elfxx-mips.c	/^  } u;$/;"	m	struct:_mips_elf_section_data	typeref:union:_mips_elf_section_data::__anon1049	file:
u	bfd/elfxx-mips.c	/^  } u;$/;"	m	struct:mips_got_page_ref	typeref:union:mips_got_page_ref::__anon1048	file:
u	bfd/libcoff.h	/^  } u;$/;"	m	struct:coff_ptr_struct	typeref:union:coff_ptr_struct::__anon1011
u	bfd/merge.c	/^  } u;$/;"	m	struct:sec_merge_hash_entry	typeref:union:sec_merge_hash_entry::__anon1123	file:
u	bfd/ptrace-core.c	/^  struct ptrace_user u;$/;"	m	struct:trad_core_struct	typeref:struct:trad_core_struct::ptrace_user	file:
u	bfd/sco5-core.c	/^  struct user u;$/;"	m	struct:sco5_core_struct	typeref:struct:sco5_core_struct::user	file:
u	bfd/trad-core.c	/^  struct user u;$/;"	m	struct:trad_core_struct	typeref:struct:trad_core_struct::user	file:
u	gdb/arm-tdep.h	/^  } u;$/;"	m	struct:arm_displaced_step_closure	typeref:union:arm_displaced_step_closure::__anon1653
u	gdb/ax-gdb.h	/^    u;$/;"	m	struct:axs_value	typeref:union:axs_value::__anon1756
u	gdb/dwarf2read.c	/^    u;$/;"	m	struct:attribute	typeref:union:attribute::__anon1827	file:
u	gdb/gdbtypes.h	/^  union call_site_parameter_u u;$/;"	m	struct:call_site_parameter	typeref:union:call_site_parameter::call_site_parameter_u
u	gdb/location.c	/^  } u;$/;"	m	struct:event_location	typeref:union:event_location::__anon1725	file:
u	gdb/nat/glibc_thread_db.h	/^  } u;$/;"	m	struct:td_notify	typeref:union:td_notify::__anon1698
u	gdb/record-full.c	/^  } u;$/;"	m	struct:record_full_entry	typeref:union:record_full_entry::__anon1840	file:
u	gdb/record-full.c	/^  } u;$/;"	m	struct:record_full_mem_entry	typeref:union:record_full_mem_entry::__anon1838	file:
u	gdb/record-full.c	/^  } u;$/;"	m	struct:record_full_reg_entry	typeref:union:record_full_reg_entry::__anon1839	file:
u	gdb/testsuite/gdb.base/frame-args.c	/^union u$/;"	u	file:
u	gdb/testsuite/gdb.base/nofield.c	/^  void *u;$/;"	m	struct:not_empty	file:
u	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^  u;$/;"	m	struct:__anon2001	typeref:union:__anon2001::__anon2002	file:
u	gdb/testsuite/gdb.cp/nsdecl.cc	/^int u;$/;"	v
u	gdb/testsuite/gdb.cp/typedef-operator.cc	/^D u;$/;"	v
u	gdb/testsuite/gdb.dwarf2/implptr.c	/^int u[6];$/;"	v
u	gdb/testsuite/gdb.guile/scm-value.c	/^union u$/;"	u	file:
u	gdb/testsuite/gdb.mi/gdb792.cc	/^	int u;$/;"	m	class:A	file:
u	gdb/testsuite/gdb.python/py-explore.c	/^  union SimpleUnion u;$/;"	m	struct:ComplexStruct	typeref:union:ComplexStruct::SimpleUnion	file:
u	gdb/testsuite/gdb.python/py-value.c	/^union u$/;"	u	file:
u	gdb/tui/tui-data.h	/^    } u;$/;"	m	struct:tui_line_or_address	typeref:union:tui_line_or_address::__anon1651
u	gdb/value.c	/^  union internalvar_data u;$/;"	m	struct:internalvar	typeref:union:internalvar::internalvar_data	file:
u	include/bfdlink.h	/^    } u;$/;"	m	struct:bfd_link_hash_entry	typeref:union:bfd_link_hash_entry::__anon1494
u	include/bfdlink.h	/^    } u;$/;"	m	struct:bfd_link_order	typeref:union:bfd_link_order::__anon1500
u	include/bfdlink.h	/^    } u;$/;"	m	struct:bfd_link_order_reloc	typeref:union:bfd_link_order_reloc::__anon1504
u	include/coff/xcoff.h	/^  u;$/;"	m	struct:xcoff_link_hash_entry	typeref:union:xcoff_link_hash_entry::__anon1552
u	include/demangle.h	/^  } u;$/;"	m	struct:demangle_component	typeref:union:demangle_component::__anon1603
u	include/opcode/pj.h	/^  } u;$/;"	m	struct:pj_opc_info_t	typeref:union:pj_opc_info_t::__anon1323
u	include/vms/internal.h	/^  } u;$/;"	m	struct:vms_internal_eisd_map	typeref:union:vms_internal_eisd_map::__anon1602
u	include/xtensa-isa-internal.h	/^  } u;$/;"	m	struct:xtensa_arg_internal_struct	typeref:union:xtensa_arg_internal_struct::__anon1406
u	include/xtensa-isa-internal.h	/^  } u;$/;"	m	struct:xtensa_lookup_entry_struct	typeref:union:xtensa_lookup_entry_struct::__anon1407
u	libiberty/simple-object-xcoff.c	/^  } u;$/;"	m	struct:external_filehdr	typeref:union:external_filehdr::__anon1219	file:
u	libiberty/simple-object-xcoff.c	/^  } u;$/;"	m	struct:external_scnhdr	typeref:union:external_scnhdr::__anon1222	file:
u	libiberty/simple-object-xcoff.c	/^  } u;$/;"	m	struct:external_syment	typeref:union:external_syment::__anon1225	file:
u	libiberty/simple-object-xcoff.c	/^  } u;$/;"	m	union:external_auxent	typeref:union:external_auxent::__anon1233	file:
u	opcodes/opc2c.c	/^  } u;$/;"	m	struct:Indirect	typeref:union:Indirect::__anon22	file:
u	opcodes/s390-dis.c	/^  unsigned int u;$/;"	m	union:operand_value	file:
u	sim/frv/cache.h	/^  } u;$/;"	m	struct:frv_cache_request	typeref:union:frv_cache_request::__anon232
u	sim/frv/frv-sim.h	/^  } u;$/;"	m	struct:frv_interrupt_queue_element	typeref:union:frv_interrupt_queue_element::__anon106
u	sim/igen/igen.h	/^  char *u;$/;"	m	struct:_igen_name
u	sim/m32c/cpu.h	/^  } u;$/;"	m	struct:__anon536	typeref:union:__anon536::__anon537
u	sim/m32c/opc2c.c	/^  } u;$/;"	m	struct:Indirect	typeref:union:Indirect::__anon532	file:
u0	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u1	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned int	u1 : 1;$/;"	m	struct:fields	file:
u1	gdb/testsuite/gdb.base/bitfields2.c	/^  unsigned long long u1 : 15;$/;"	m	struct:fields	file:
u1	gdb/testsuite/gdb.base/funcargs.c	/^    int u1;$/;"	m	union:utag	file:
u1	gdb/testsuite/gdb.base/setvar.c	/^enum uenum {u1 = 1, u2 = 2};$/;"	e	enum:uenum	file:
u1	gdb/testsuite/gdb.mi/mi-var-child.c	/^  } u1;$/;"	m	struct:_struct_decl	typeref:union:_struct_decl::__anon2041	file:
u1	gdb/testsuite/gdb.mi/var-cmd.c	/^  } u1;$/;"	m	struct:_struct_decl	typeref:union:_struct_decl::__anon2046	file:
u1	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u10	gdb/testsuite/gdb.cp/nested-types.cc	/^  U10 u10;$/;"	m	struct:S10	file:
u10	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u11	gdb/testsuite/gdb.cp/nested-types.cc	/^    U11 u11;$/;"	m	struct:S10::S11	file:
u11	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u12	gdb/testsuite/gdb.cp/nested-types.cc	/^      U12 u12;$/;"	m	struct:S10::S11::S12	file:
u12	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u13	gdb/testsuite/gdb.cp/nested-types.cc	/^        U13 u13;$/;"	m	struct:S10::S11::S12::S13	file:
u13	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u14	gdb/testsuite/gdb.cp/nested-types.cc	/^          U14 u14;$/;"	m	struct:S10::S11::S12::S13::S14	file:
u14	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u15	gdb/testsuite/gdb.cp/nested-types.cc	/^            U15 u15;$/;"	m	struct:S10::S11::S12::S13::S14::S15	file:
u15	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
u16	gdb/testsuite/gdb.cp/nested-types.cc	/^              U16 u16;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16	file:
u16	gdb/testsuite/gdb.cp/wide_char_types.c	/^char16_t u16 = -1;$/;"	v
u16	sim/aarch64/cpustate.h	/^  uint16_t u16;$/;"	m	union:GRegisterValue
u16_mbtouc	bfd/peXXigen.c	/^u16_mbtouc (wint_t * puc, const unsigned short * s, unsigned int n)$/;"	f	file:
u17	gdb/testsuite/gdb.cp/nested-types.cc	/^                U17 u17;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17	file:
u18	gdb/testsuite/gdb.cp/nested-types.cc	/^                  U18 u18;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18	file:
u19	gdb/testsuite/gdb.cp/nested-types.cc	/^                    U19 u19;$/;"	m	struct:S10::S11::S12::S13::S14::S15::S16::S17::S18::S19	file:
u1s1	gdb/testsuite/gdb.mi/mi-var-child.c	/^      } u1s1;$/;"	m	union:_struct_decl::__anon2042::__anon2043	typeref:struct:_struct_decl::__anon2042::__anon2043::__anon2044	file:
u1s1	gdb/testsuite/gdb.mi/var-cmd.c	/^      } u1s1;$/;"	m	union:_struct_decl::__anon2047::__anon2048	typeref:struct:_struct_decl::__anon2047::__anon2048::__anon2049	file:
u1s2	gdb/testsuite/gdb.mi/mi-var-child.c	/^      } u1s2;$/;"	m	union:_struct_decl::__anon2042::__anon2043	typeref:struct:_struct_decl::__anon2042::__anon2043::__anon2045	file:
u1s2	gdb/testsuite/gdb.mi/var-cmd.c	/^      } u1s2;$/;"	m	union:_struct_decl::__anon2047::__anon2048	typeref:struct:_struct_decl::__anon2047::__anon2048::__anon2050	file:
u2	bfd/elf-bfd.h	/^  } u2;$/;"	m	struct:elf_link_hash_entry	typeref:union:elf_link_hash_entry::__anon1035
u2	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned int	u2 : 2;$/;"	m	struct:fields	file:
u2	gdb/testsuite/gdb.base/bitfields2.c	/^  unsigned long long u2 : 33;$/;"	m	struct:fields	file:
u2	gdb/testsuite/gdb.base/funcargs.c	/^    long u2;$/;"	m	union:utag	file:
u2	gdb/testsuite/gdb.base/setvar.c	/^enum uenum {u1 = 1, u2 = 2};$/;"	e	enum:uenum	file:
u2	gdb/testsuite/gdb.mi/mi-var-child.c	/^    } u2;$/;"	m	struct:_struct_decl::__anon2042	typeref:union:_struct_decl::__anon2042::__anon2043	file:
u2	gdb/testsuite/gdb.mi/var-cmd.c	/^    } u2;$/;"	m	struct:_struct_decl::__anon2047	typeref:union:_struct_decl::__anon2047::__anon2048	file:
u2	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u21	gdb/testsuite/gdb.cp/nested-types.cc	/^    U21 u21;$/;"	m	struct:S10::S21	file:
u22	gdb/testsuite/gdb.cp/nested-types.cc	/^      U22 u22;$/;"	m	struct:S10::S21::S22	file:
u23	gdb/testsuite/gdb.cp/nested-types.cc	/^        U23 u23;$/;"	m	struct:S10::S21::S22::S23	file:
u24	gdb/testsuite/gdb.cp/nested-types.cc	/^          U24 u24;$/;"	m	struct:S10::S21::S22::S23::S24	file:
u25	gdb/testsuite/gdb.cp/nested-types.cc	/^            U25 u25;$/;"	m	struct:S10::S21::S22::S23::S24::S25	file:
u26	gdb/testsuite/gdb.cp/nested-types.cc	/^              U26 u26;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26	file:
u27	gdb/testsuite/gdb.cp/nested-types.cc	/^                U27 u27;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27	file:
u28	gdb/testsuite/gdb.cp/nested-types.cc	/^                  U28 u28;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28	file:
u29	gdb/testsuite/gdb.cp/nested-types.cc	/^                    U29 u29;$/;"	m	struct:S10::S21::S22::S23::S24::S25::S26::S27::S28::S29	file:
u2fpu	sim/common/sim-fpu.c	/^u2fpu (sim_fpu *f, unsigned64 u, int is_64bit)$/;"	f
u3	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned int	u3 : 3;$/;"	m	struct:fields	file:
u3	gdb/testsuite/gdb.base/bitfields2.c	/^  unsigned long long u3 : 16;$/;"	m	struct:fields	file:
u3	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u31	gdb/testsuite/gdb.cp/nested-types.cc	/^    U31 u31;$/;"	m	struct:S10::S31	file:
u32	gdb/testsuite/gdb.cp/nested-types.cc	/^      U32 u32;$/;"	m	struct:S10::S31::S32	file:
u32	gdb/testsuite/gdb.cp/wide_char_types.c	/^char32_t u32 = -1;$/;"	v
u32	sim/aarch64/cpustate.h	/^  uint32_t u32;$/;"	m	union:GRegisterValue
u33	gdb/testsuite/gdb.cp/nested-types.cc	/^        U33 u33;$/;"	m	struct:S10::S31::S32::S33	file:
u34	gdb/testsuite/gdb.cp/nested-types.cc	/^          U34 u34;$/;"	m	struct:S10::S31::S32::S33::S34	file:
u35	gdb/testsuite/gdb.cp/nested-types.cc	/^            U35 u35;$/;"	m	struct:S10::S31::S32::S33::S34::S35	file:
u36	gdb/testsuite/gdb.cp/nested-types.cc	/^              U36 u36;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36	file:
u37	gdb/testsuite/gdb.cp/nested-types.cc	/^                U37 u37;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37	file:
u38	gdb/testsuite/gdb.cp/nested-types.cc	/^                  U38 u38;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38	file:
u39	gdb/testsuite/gdb.cp/nested-types.cc	/^                    U39 u39;$/;"	m	struct:S10::S31::S32::S33::S34::S35::S36::S37::S38::S39	file:
u4	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u41	gdb/testsuite/gdb.cp/nested-types.cc	/^    U41 u41;$/;"	m	struct:S10::S41	file:
u42	gdb/testsuite/gdb.cp/nested-types.cc	/^      U42 u42;$/;"	m	struct:S10::S41::S42	file:
u43	gdb/testsuite/gdb.cp/nested-types.cc	/^        U43 u43;$/;"	m	struct:S10::S41::S42::S43	file:
u44	gdb/testsuite/gdb.cp/nested-types.cc	/^          U44 u44;$/;"	m	struct:S10::S41::S42::S43::S44	file:
u45	gdb/testsuite/gdb.cp/nested-types.cc	/^            U45 u45;$/;"	m	struct:S10::S41::S42::S43::S44::S45	file:
u46	gdb/testsuite/gdb.cp/nested-types.cc	/^              U46 u46;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46	file:
u47	gdb/testsuite/gdb.cp/nested-types.cc	/^                U47 u47;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47	file:
u48	gdb/testsuite/gdb.cp/nested-types.cc	/^                  U48 u48;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48	file:
u49	gdb/testsuite/gdb.cp/nested-types.cc	/^                    U49 u49;$/;"	m	struct:S10::S41::S42::S43::S44::S45::S46::S47::S48::S49	file:
u5	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u51	gdb/testsuite/gdb.cp/nested-types.cc	/^    U51 u51;$/;"	m	struct:S10::S51	file:
u52	gdb/testsuite/gdb.cp/nested-types.cc	/^      U52 u52;$/;"	m	struct:S10::S51::S52	file:
u53	gdb/testsuite/gdb.cp/nested-types.cc	/^        U53 u53;$/;"	m	struct:S10::S51::S52::S53	file:
u54	gdb/testsuite/gdb.cp/nested-types.cc	/^          U54 u54;$/;"	m	struct:S10::S51::S52::S53::S54	file:
u55	gdb/testsuite/gdb.cp/nested-types.cc	/^            U55 u55;$/;"	m	struct:S10::S51::S52::S53::S54::S55	file:
u56	gdb/testsuite/gdb.cp/nested-types.cc	/^              U56 u56;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56	file:
u57	gdb/testsuite/gdb.cp/nested-types.cc	/^                U57 u57;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57	file:
u58	gdb/testsuite/gdb.cp/nested-types.cc	/^                  U58 u58;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58	file:
u59	gdb/testsuite/gdb.cp/nested-types.cc	/^                    U59 u59;$/;"	m	struct:S10::S51::S52::S53::S54::S55::S56::S57::S58::S59	file:
u6	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u64	sim/aarch64/cpustate.h	/^  uint64_t u64;$/;"	m	union:GRegisterValue
u642dw	sim/mn10300/mn10300_sim.h	/^u642dw (unsigned64 dw)$/;"	f
u7	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u8	gdb/testsuite/gdb.cp/cpsizeof.cc	/^typedef Union u8[8];$/;"	t	file:
u8	gdb/testsuite/gdb.cp/rvalue-ref-sizeof.cc	/^typedef Union u8[8];$/;"	t	file:
u8	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
u8	sim/aarch64/cpustate.h	/^  uint8_t  u8;$/;"	m	union:GRegisterValue
u9	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned int  u9 : 9;$/;"	m	struct:fields	file:
u9	include/opcode/crx.h	/^    u0, u1, u2, u3, u4, u5, u6, u7, u8, u9,$/;"	e	enum:__anon1260
uBW	opcodes/rx-decode.c	140;"	d	file:
uByte	libdecnumber/decNumberLocal.h	88;"	d
uInt	libdecnumber/decNumberLocal.h	92;"	d
uInt	zlib/zconf.h	/^typedef unsigned int   uInt;  \/* 16 bits or more *\/$/;"	t
uInt	zlib/zconf.h	154;"	d
uIntf	zlib/zconf.h	/^typedef uInt  FAR uIntf;$/;"	t
uIntf	zlib/zconf.h	155;"	d
uLong	libdecnumber/decNumberLocal.h	96;"	d
uLong	zlib/zconf.h	/^typedef unsigned long  uLong; \/* 32 bits or more *\/$/;"	t
uLong	zlib/zconf.h	156;"	d
uLongf	zlib/zconf.h	/^typedef uLong FAR uLongf;$/;"	t
uLongf	zlib/zconf.h	157;"	d
uShort	libdecnumber/decNumberLocal.h	90;"	d
u_comm	bfd/hosts/i386bsd.h	51;"	d
u_debugreg_offset	gdb/nat/x86-linux-dregs.c	/^u_debugreg_offset (int regnum)$/;"	f	file:
u_link	gdb/testsuite/gdb.base/exprs.c	/^} u_link;$/;"	v	typeref:union:tu_link
u_link	gdb/testsuite/gdb.base/ptype.c	/^} u_link;$/;"	v	typeref:union:tu_link
u_link	gdb/testsuite/gdb.base/setvar.c	/^} u_link;$/;"	v	typeref:union:tu_link
u_link	gdb/testsuite/gdb.base/whatis.c	/^} u_link;$/;"	v	typeref:union:tu_link
u_long	gdb/ser-go32.c	/^typedef unsigned long u_long;$/;"	t	file:
u_offsets	gdb/hppa-linux-nat.c	/^static const int u_offsets[] =$/;"	v	file:
u_offsets	gdb/ia64-linux-nat.c	/^static int u_offsets[] =$/;"	v	file:
uaddcm_tests	gdb/testsuite/gdb.disasm/hppa.s	/^uaddcm_tests$/;"	l
uaddcmt_tests	gdb/testsuite/gdb.disasm/hppa.s	/^uaddcmt_tests$/;"	l
uarrone	libdecnumber/decNumber.c	/^static Unit uarrone[1]={1};   \/* Unit array of 1, used for incrementing *\/$/;"	v	file:
uart_dev1	sim/erc32/func.c	/^char            uart_dev1[128] = "";$/;"	v
uart_dev2	sim/erc32/func.c	/^char            uart_dev2[128] = "";$/;"	v
uart_intr	sim/erc32/erc32.c	/^uart_intr(arg)$/;"	f	file:
uart_irq_start	sim/erc32/erc32.c	/^uart_irq_start()$/;"	f	file:
uart_rx	sim/erc32/erc32.c	/^uart_rx(arg)$/;"	f	file:
uart_stat_reg	sim/erc32/erc32.c	/^static uint32   uart_stat_reg;$/;"	v	file:
uarta_data	sim/erc32/erc32.c	/^static uint32   uarta_data, uartb_data;$/;"	v	file:
uarta_hreg	sim/erc32/erc32.c	/^static char     uarta_sreg, uarta_hreg, uartb_sreg, uartb_hreg;$/;"	v	file:
uarta_sreg	sim/erc32/erc32.c	/^static char     uarta_sreg, uarta_hreg, uartb_sreg, uartb_hreg;$/;"	v	file:
uarta_tx	sim/erc32/erc32.c	/^uarta_tx()$/;"	f	file:
uartb_data	sim/erc32/erc32.c	/^static uint32   uarta_data, uartb_data;$/;"	v	file:
uartb_hreg	sim/erc32/erc32.c	/^static char     uarta_sreg, uarta_hreg, uartb_sreg, uartb_hreg;$/;"	v	file:
uartb_sreg	sim/erc32/erc32.c	/^static char     uarta_sreg, uarta_hreg, uartb_sreg, uartb_hreg;$/;"	v	file:
uartb_tx	sim/erc32/erc32.c	/^uartb_tx()$/;"	f	file:
ub	sim/common/sim-events.c	/^  unsigned ub;$/;"	m	struct:_sim_event	file:
ub64	sim/common/sim-events.c	/^  unsigned64 ub64;$/;"	m	struct:_sim_event	file:
uben	sim/erc32/func.c	/^int             uben = 0;$/;"	v
ubfm	sim/aarch64/simulator.c	/^ubfm (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
ubfm32	sim/aarch64/simulator.c	/^ubfm32 (sim_cpu *cpu, uint32_t r, uint32_t s)$/;"	f	file:
ubw	opcodes/rx-decode.c	/^static int ubw[4] =$/;"	v	file:
ubyte	sim/microblaze/microblaze.h	/^typedef unsigned char	ubyte;$/;"	t
uc	gdb/testsuite/gdb.base/bitfields.c	/^  unsigned char	uc    ;$/;"	m	struct:fields	file:
uc	gdb/testsuite/gdb.base/funcargs.c	/^unsigned char uc = 'b';$/;"	v
uc	gdb/testsuite/gdb.base/varargs.c	/^unsigned char uc;$/;"	v
uc	libiberty/strcasecmp.c	/^typedef unsigned char uc;$/;"	t	file:
uch	zlib/zutil.h	/^typedef unsigned char  uch;$/;"	t
uchar_array_t_struct	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^DEF (uchar_array_t_struct);$/;"	v
uchar_array_t_struct_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef unsigned char uchar_array_t_struct_typedef[sizeof (t_struct_typedef)];$/;"	t	file:
ucharfield	gdb/testsuite/gdb.compile/compile.c	/^  unsigned char ucharfield;$/;"	m	struct:struct_type	file:
uchf	zlib/zutil.h	/^typedef uch FAR uchf;$/;"	t
uchunk_1	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_1;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_2	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_2;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_3	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_3;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_4	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_4;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_5	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_5;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_6	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_6;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_7	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_7;$/;"	m	struct:usr_fcontext::uxmm_register	file:
uchunk_8	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t uchunk_8;$/;"	m	struct:usr_fcontext::uxmm_register	file:
ucp	gdb/testsuite/gdb.base/funcargs.c	/^unsigned char *ucp = &uc;$/;"	v
udata	bfd/bfd-in2.h	/^  udata;$/;"	m	struct:bfd_symbol	typeref:union:bfd_symbol::__anon1151
udata	include/hp-symtab.h	/^  unsigned char      udata;               \/* unsigned data byte *\/$/;"	m	union:__anon1413
udiv32	sim/aarch64/simulator.c	/^udiv32 (sim_cpu *cpu)$/;"	f	file:
udiv64	sim/aarch64/simulator.c	/^udiv64 (sim_cpu *cpu)$/;"	f	file:
udiv_qrnnd	include/longlong.h	1124;"	d
udiv_qrnnd	include/longlong.h	1146;"	d
udiv_qrnnd	include/longlong.h	1208;"	d
udiv_qrnnd	include/longlong.h	1226;"	d
udiv_qrnnd	include/longlong.h	1243;"	d
udiv_qrnnd	include/longlong.h	1351;"	d
udiv_qrnnd	include/longlong.h	154;"	d
udiv_qrnnd	include/longlong.h	1719;"	d
udiv_qrnnd	include/longlong.h	1731;"	d
udiv_qrnnd	include/longlong.h	477;"	d
udiv_qrnnd	include/longlong.h	513;"	d
udiv_qrnnd	include/longlong.h	644;"	d
udiv_qrnnd	include/longlong.h	789;"	d
udiv_qrnnd	include/longlong.h	837;"	d
ueInt	libdecnumber/decNumber.c	215;"	d	file:
ueInt	libdecnumber/decNumber.c	228;"	d	file:
uec_cr	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_cr;$/;"	m	struct:usr_econtext_s	file:
uec_cs	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_cs;$/;"	m	struct:usr_econtext	file:
uec_ctr	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ctr;$/;"	m	struct:usr_econtext_s	file:
uec_dar	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_dar;$/;"	m	struct:usr_econtext_s	file:
uec_ds	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ds;$/;"	m	struct:usr_econtext	file:
uec_eax	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_eax;$/;"	m	struct:usr_econtext	file:
uec_ebp	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ebp;$/;"	m	struct:usr_econtext	file:
uec_ebx	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ebx;$/;"	m	struct:usr_econtext	file:
uec_ecode	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ecode;$/;"	m	struct:usr_econtext	file:
uec_ecx	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ecx;$/;"	m	struct:usr_econtext	file:
uec_edi	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_edi;$/;"	m	struct:usr_econtext	file:
uec_edx	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_edx;$/;"	m	struct:usr_econtext	file:
uec_eflags	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_eflags;$/;"	m	struct:usr_econtext	file:
uec_eip	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_eip;$/;"	m	struct:usr_econtext	file:
uec_es	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_es;$/;"	m	struct:usr_econtext	file:
uec_esi	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_esi;$/;"	m	struct:usr_econtext	file:
uec_esp	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_esp;$/;"	m	struct:usr_econtext	file:
uec_fault	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_fault;$/;"	m	struct:usr_econtext	file:
uec_fs	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_fs;$/;"	m	struct:usr_econtext	file:
uec_gs	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_gs;$/;"	m	struct:usr_econtext	file:
uec_inum	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_inum;$/;"	m	struct:usr_econtext	file:
uec_inum	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_inum;$/;"	m	struct:usr_econtext_s	file:
uec_iregs	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_iregs[32];$/;"	m	struct:usr_econtext_s	file:
uec_lr	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_lr;$/;"	m	struct:usr_econtext_s	file:
uec_mq	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_mq;$/;"	m	struct:usr_econtext_s	file:
uec_msr	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_msr;$/;"	m	struct:usr_econtext_s	file:
uec_sregs	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_sregs[16];$/;"	m	struct:usr_econtext_s	file:
uec_srr0	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_srr0;$/;"	m	struct:usr_econtext_s	file:
uec_srr1	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_srr1;$/;"	m	struct:usr_econtext_s	file:
uec_ss	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_ss;$/;"	m	struct:usr_econtext	file:
uec_ss_addr1	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ss_addr1;$/;"	m	struct:usr_econtext_s	file:
uec_ss_addr2	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ss_addr2;$/;"	m	struct:usr_econtext_s	file:
uec_ss_code1	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ss_code1;$/;"	m	struct:usr_econtext_s	file:
uec_ss_code2	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ss_code2;$/;"	m	struct:usr_econtext_s	file:
uec_ss_count	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_ss_count;$/;"	m	struct:usr_econtext_s	file:
uec_temp	gdb/gdbserver/lynx-i386-low.c	/^    uint32_t    uec_temp;$/;"	m	struct:usr_econtext	file:
uec_xer	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        uec_xer;$/;"	m	struct:usr_econtext_s	file:
uef	gdb/testsuite/gdb.base/setvar.c	/^struct uenum_field {enum uenum field:2; } uef;$/;"	v	typeref:struct:uenum_field
uenum	gdb/testsuite/gdb.base/setvar.c	/^enum uenum {u1 = 1, u2 = 2};$/;"	g	file:
uenum_field	gdb/testsuite/gdb.base/setvar.c	/^struct uenum_field {enum uenum field:2; } uef;$/;"	s	file:
ufc_control	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t         ufc_control;$/;"	m	struct:usr_fcontext	file:
ufc_control	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         ufc_control;$/;"	m	struct:usr_fcontext	file:
ufc_data_off	gdb/gdbserver/lynx-i386-low.c	/^        uint8_t         *ufc_data_off;$/;"	m	struct:usr_fcontext	file:
ufc_data_sel	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         ufc_data_sel;$/;"	m	struct:usr_fcontext	file:
ufc_fpscr	gdb/gdbserver/lynx-ppc-low.c	/^        uint32_t        ufc_fpscr[2];$/;"	m	struct:usr_fcontext_s	file:
ufc_freg	gdb/gdbserver/lynx-ppc-low.c	/^        uint64_t        ufc_freg[32];$/;"	m	struct:usr_fcontext_s	file:
ufc_inst_off	gdb/gdbserver/lynx-i386-low.c	/^        uint8_t         *ufc_inst_off;$/;"	m	struct:usr_fcontext	file:
ufc_inst_sel	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         ufc_inst_sel;$/;"	m	struct:usr_fcontext	file:
ufc_opcode	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t         ufc_opcode;$/;"	m	struct:usr_fcontext	file:
ufc_reg	gdb/gdbserver/lynx-i386-low.c	/^        } ufc_reg[8];$/;"	m	struct:usr_fcontext	typeref:struct:usr_fcontext::ufp387_real	file:
ufc_status	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t         ufc_status;$/;"	m	struct:usr_fcontext	file:
ufc_status	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         ufc_status;$/;"	m	struct:usr_fcontext	file:
ufc_tag	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t         ufc_tag;$/;"	m	struct:usr_fcontext	file:
ufc_tag	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         ufc_tag;$/;"	m	struct:usr_fcontext	file:
ufile_ptr	bfd/bfd-in.h	/^typedef unsigned @bfd_file_ptr@ ufile_ptr;$/;"	t
ufile_ptr	bfd/bfd-in2.h	/^typedef unsigned @bfd_file_ptr@ ufile_ptr;$/;"	t
ufixdfdi	sim/common/cgen-fpu.h	/^  UDI (*ufixdfdi) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
ufixdfsi	sim/common/cgen-fpu.h	/^  USI (*ufixdfsi) (CGEN_FPU*, int, DF);$/;"	m	struct:cgen_fp_ops
ufixsfdi	sim/common/cgen-fpu.h	/^  UDI (*ufixsfdi) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
ufixsfsi	sim/common/cgen-accfp.c	/^ufixsfsi (CGEN_FPU* fpu, int how UNUSED, SF x)$/;"	f	file:
ufixsfsi	sim/common/cgen-fpu.h	/^  USI (*ufixsfsi) (CGEN_FPU*, int, SF);$/;"	m	struct:cgen_fp_ops
ufixtfdi	sim/common/cgen-fpu.h	/^  UDI (*ufixtfdi) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
ufixtfsi	sim/common/cgen-fpu.h	/^  USI (*ufixtfsi) (CGEN_FPU*, int, TF);$/;"	m	struct:cgen_fp_ops
ufixxfdi	sim/common/cgen-fpu.h	/^  UDI (*ufixxfdi) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
ufixxfsi	sim/common/cgen-fpu.h	/^  USI (*ufixxfsi) (CGEN_FPU*, int, XF);$/;"	m	struct:cgen_fp_ops
ufloatdidf	sim/common/cgen-fpu.h	/^  DF (*ufloatdidf) (CGEN_FPU*, int, UDI);$/;"	m	struct:cgen_fp_ops
ufloatdisf	sim/common/cgen-fpu.h	/^  SF (*ufloatdisf) (CGEN_FPU*, int, UDI);$/;"	m	struct:cgen_fp_ops
ufloatditf	sim/common/cgen-fpu.h	/^  TF (*ufloatditf) (CGEN_FPU*, int, UDI);$/;"	m	struct:cgen_fp_ops
ufloatdixf	sim/common/cgen-fpu.h	/^  XF (*ufloatdixf) (CGEN_FPU*, int, UDI);$/;"	m	struct:cgen_fp_ops
ufloatsidf	sim/common/cgen-fpu.h	/^  DF (*ufloatsidf) (CGEN_FPU*, int, USI);$/;"	m	struct:cgen_fp_ops
ufloatsisf	sim/common/cgen-accfp.c	/^ufloatsisf (CGEN_FPU* fpu, int how UNUSED, USI x)$/;"	f	file:
ufloatsisf	sim/common/cgen-fpu.h	/^  SF (*ufloatsisf) (CGEN_FPU*, int, USI);$/;"	m	struct:cgen_fp_ops
ufloatsitf	sim/common/cgen-fpu.h	/^  TF (*ufloatsitf) (CGEN_FPU*, int, USI);$/;"	m	struct:cgen_fp_ops
ufloatsixf	sim/common/cgen-fpu.h	/^  XF (*ufloatsixf) (CGEN_FPU*, int, USI);$/;"	m	struct:cgen_fp_ops
uflow	readline/examples/readlinebuf.h	/^	virtual int_type uflow() {$/;"	f	class:readlinebuf
ufp387_real	gdb/gdbserver/lynx-i386-low.c	/^        struct ufp387_real {$/;"	s	struct:usr_fcontext	file:
ugh	opcodes/i386-opc.h	/^  unsigned int ugh:1;$/;"	m	struct:i386_opcode_modifier
ugll_insert_mode	gdb/breakpoint.c	/^enum ugll_insert_mode$/;"	g	file:
uhalf	sim/microblaze/microblaze.h	/^typedef unsigned short	uhalf;$/;"	t
uhi	include/opcode/crx.h	/^    uhi, ulo,$/;"	e	enum:__anon1260
ui	gdb/testsuite/gdb.base/funcargs.c	/^unsigned int ui = 7;$/;"	v
ui	gdb/top.c	/^ui::ui (FILE *instream_, FILE *outstream_, FILE *errstream_)$/;"	f	class:ui
ui	gdb/top.h	/^struct ui$/;"	s
ui16	include/opcode/crx.h	/^    ui3, ui4, ui5, ui16,$/;"	e	enum:__anon1264
ui3	include/opcode/crx.h	/^    ui3, ui4, ui5, ui16,$/;"	e	enum:__anon1264
ui4	gdb/testsuite/gdb.base/gnu_vector.c	/^uint4 ui4 = {2, 4, 8, 16};$/;"	v
ui4	include/opcode/crx.h	/^    ui3, ui4, ui5, ui16,$/;"	e	enum:__anon1264
ui5	include/opcode/crx.h	/^    ui3, ui4, ui5, ui16,$/;"	e	enum:__anon1264
ui_align	gdb/ui-out.h	/^enum ui_align$/;"	g
ui_center	gdb/ui-out.h	/^    ui_center,$/;"	e	enum:ui_align
ui_file	gdb/ui-file.c	/^ui_file::ui_file ()$/;"	f	class:ui_file
ui_file	gdb/ui-file.h	/^class ui_file$/;"	c
ui_file_isatty	gdb/ui-file.c	/^ui_file_isatty (struct ui_file *file)$/;"	f
ui_file_read	gdb/ui-file.c	/^ui_file_read (struct ui_file *file, char *buf, long length_buf)$/;"	f
ui_file_up	gdb/ui-file.h	/^typedef std::unique_ptr<ui_file> ui_file_up;$/;"	t
ui_file_write	gdb/ui-file.c	/^ui_file_write (struct ui_file *file,$/;"	f
ui_file_write_async_safe	gdb/ui-file.c	/^ui_file_write_async_safe (struct ui_file *file,$/;"	f
ui_interp_info	gdb/interps.c	/^struct ui_interp_info$/;"	s	file:
ui_left	gdb/ui-out.h	/^    ui_left = -1,$/;"	e	enum:ui_align
ui_list	gdb/event-top.c	/^struct ui *ui_list;$/;"	v	typeref:struct:ui
ui_noalign	gdb/ui-out.h	/^    ui_noalign$/;"	e	enum:ui_align
ui_out	gdb/ui-out.c	/^ui_out::ui_out (ui_out_flags flags)$/;"	f	class:ui_out
ui_out	gdb/ui-out.h	/^class ui_out$/;"	c
ui_out_emit_list	gdb/ui-out.h	/^typedef ui_out_emit_type<ui_out_type_list> ui_out_emit_list;$/;"	t
ui_out_emit_table	gdb/ui-out.h	/^  ui_out_emit_table (struct ui_out *uiout, int nr_cols, int nr_rows,$/;"	f	class:ui_out_emit_table
ui_out_emit_table	gdb/ui-out.h	/^class ui_out_emit_table$/;"	c
ui_out_emit_tuple	gdb/ui-out.h	/^typedef ui_out_emit_type<ui_out_type_tuple> ui_out_emit_tuple;$/;"	t
ui_out_emit_type	gdb/ui-out.h	/^  ui_out_emit_type (struct ui_out *uiout, const char *id)$/;"	f	class:ui_out_emit_type
ui_out_emit_type	gdb/ui-out.h	/^class ui_out_emit_type$/;"	c
ui_out_field_uint	gdb/record-btrace.c	/^ui_out_field_uint (struct ui_out *uiout, const char *fld, unsigned int val)$/;"	f	file:
ui_out_flag	gdb/ui-out.h	/^enum ui_out_flag$/;"	g
ui_out_redirect_pop	gdb/ui-out.h	/^  ui_out_redirect_pop (ui_out *uiout)$/;"	f	class:ui_out_redirect_pop
ui_out_redirect_pop	gdb/ui-out.h	/^class ui_out_redirect_pop$/;"	c
ui_out_type	gdb/ui-out.h	/^enum ui_out_type$/;"	g
ui_out_type_list	gdb/ui-out.h	/^    ui_out_type_list$/;"	e	enum:ui_out_type
ui_out_type_tuple	gdb/ui-out.h	/^    ui_out_type_tuple,$/;"	e	enum:ui_out_type
ui_printf	gdb/printcmd.c	/^ui_printf (const char *arg, struct ui_file *stream)$/;"	f	file:
ui_register_input_event_handler	gdb/event-top.c	/^ui_register_input_event_handler (struct ui *ui)$/;"	f
ui_right	gdb/ui-out.h	/^    ui_right,$/;"	e	enum:ui_align
ui_source_list	gdb/ui-out.h	/^    ui_source_list = (1 << 0),$/;"	e	enum:ui_out_flag
ui_unregister_input_event_handler	gdb/event-top.c	/^ui_unregister_input_event_handler (struct ui *ui)$/;"	f
uid	include/coff/xcoff.h	/^  char uid[12];$/;"	m	struct:xcoff_ar_hdr
uid	include/coff/xcoff.h	/^  char uid[12];$/;"	m	struct:xcoff_ar_hdr_big
uid	zlib/contrib/untgz/untgz.c	/^  char uid[8];                  \/* 108 *\/$/;"	m	struct:tar_header	file:
uimm	sim/aarch64/decode.h	/^uimm (uint32_t val, int hi, int lo)$/;"	f
uimm16	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm16	opcodes/bfin-dis.c	474;"	d	file:
uimm16	sim/bfin/bfin-sim.c	326;"	d	file:
uimm16s4	opcodes/bfin-dis.c	440;"	d	file:
uimm16s4	sim/bfin/bfin-sim.c	278;"	d	file:
uimm16s4_str	sim/bfin/bfin-sim.c	279;"	d	file:
uimm16s4d	opcodes/bfin-dis.c	441;"	d	file:
uimm16s4d	sim/bfin/bfin-sim.c	280;"	d	file:
uimm2	opcodes/bfin-dis.c	452;"	d	file:
uimm2	sim/bfin/bfin-sim.c	293;"	d	file:
uimm20	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm3	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm3	opcodes/bfin-dis.c	453;"	d	file:
uimm3	sim/bfin/bfin-sim.c	294;"	d	file:
uimm32	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm32	opcodes/bfin-dis.c	475;"	d	file:
uimm32	sim/bfin/bfin-sim.c	327;"	d	file:
uimm3_1	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm3_str	sim/bfin/bfin-sim.c	295;"	d	file:
uimm4	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm4	opcodes/bfin-dis.c	455;"	d	file:
uimm4	sim/bfin/bfin-sim.c	298;"	d	file:
uimm4_1	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm4_str	sim/bfin/bfin-sim.c	299;"	d	file:
uimm4s2	opcodes/bfin-dis.c	460;"	d	file:
uimm4s2	sim/bfin/bfin-sim.c	307;"	d	file:
uimm4s2_str	sim/bfin/bfin-sim.c	308;"	d	file:
uimm4s4	opcodes/bfin-dis.c	461;"	d	file:
uimm4s4	sim/bfin/bfin-sim.c	309;"	d	file:
uimm4s4_str	sim/bfin/bfin-sim.c	310;"	d	file:
uimm4s4d	opcodes/bfin-dis.c	462;"	d	file:
uimm4s4d	sim/bfin/bfin-sim.c	311;"	d	file:
uimm5	include/opcode/cr16.h	/^  uimm3, uimm3_1, uimm4, uimm4_1, uimm5, uimm16, uimm20, uimm32,$/;"	e	enum:__anon1328
uimm5	opcodes/bfin-dis.c	456;"	d	file:
uimm5	sim/bfin/bfin-sim.c	300;"	d	file:
uimm5_str	sim/bfin/bfin-sim.c	301;"	d	file:
uimm8	opcodes/bfin-dis.c	458;"	d	file:
uimm8	sim/bfin/bfin-sim.c	304;"	d	file:
uimm8s4	opcodes/bfin-dis.c	466;"	d	file:
uimm8s4	sim/bfin/bfin-sim.c	316;"	d	file:
uint	zlib/examples/gzlog.c	/^typedef unsigned int uint;$/;"	t	file:
uint16	gdb/m32c-tdep.c	/^  struct type *uint8, *uint16;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::	file:
uint16	sim/cr16/cr16_sim.h	/^typedef unsigned16 uint16;$/;"	t
uint16	sim/d10v/d10v_sim.h	/^typedef unsigned16 uint16;$/;"	t
uint16	sim/erc32/sis.h	/^typedef unsigned short int uint16;	\/* 16-bit unsigned int *\/$/;"	t
uint16	sim/m68hc11/sim-main.h	/^typedef unsigned16 uint16;$/;"	t
uint16	sim/mn10300/mn10300_sim.h	/^typedef unsigned16 uint16;$/;"	t
uint16	sim/v850/sim-main.h	/^typedef unsigned16 uint16;$/;"	t
uint32	include/xtensa-isa.h	34;"	d
uint32	sim/cr16/cr16_sim.h	/^typedef unsigned32 uint32;$/;"	t
uint32	sim/d10v/d10v_sim.h	/^typedef unsigned32 uint32;$/;"	t
uint32	sim/erc32/sis.h	/^typedef unsigned int uint32;	\/* 32-bit unsigned int *\/$/;"	t
uint32	sim/m68hc11/sim-main.h	/^typedef unsigned32 uint32;$/;"	t
uint32	sim/mn10300/mn10300_sim.h	/^typedef unsigned32 uint32;$/;"	t
uint32	sim/v850/sim-main.h	/^typedef unsigned32 uint32;$/;"	t
uint32_t	bfd/hosts/x86-64linux.h	/^typedef unsigned int uint32_t;$/;"	t
uint64	sim/cr16/cr16_sim.h	/^typedef unsigned64 uint64;$/;"	t
uint64	sim/d10v/d10v_sim.h	/^typedef unsigned64 uint64;$/;"	t
uint64	sim/erc32/sis.h	/^typedef uint64_t uint64; \/* 64-bit unsigned int *\/$/;"	t
uint64	sim/m68hc11/sim-main.h	/^typedef unsigned64 uint64;$/;"	t
uint64_t	bfd/hosts/x86-64linux.h	/^typedef unsigned long long int uint64_t;$/;"	t
uint64_t	gdb/gnulib/import/tempname.c	100;"	d	file:
uint64_t	gdb/testsuite/gdb.arch/mips-octeon-bbit.c	/^typedef unsigned long long uint64_t;$/;"	t	file:
uint8	gdb/m32c-tdep.c	/^  struct type *uint8, *uint16;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
uint8	sim/cr16/cr16_sim.h	/^typedef unsigned8 uint8;$/;"	t
uint8	sim/d10v/d10v_sim.h	/^typedef unsigned8 uint8;$/;"	t
uint8	sim/m68hc11/sim-main.h	/^typedef unsigned8 uint8;$/;"	t
uint8	sim/mn10300/mn10300_sim.h	/^typedef unsigned8 uint8;$/;"	t
uint8	sim/v850/sim-main.h	/^typedef unsigned8 uint8;$/;"	t
uint_for_mi_testing	gdb/testsuite/gdb.mi/var-cmd.c	/^typedef unsigned int uint_for_mi_testing;$/;"	t	file:
uinteger_pow	gdb/valarith.c	/^uinteger_pow (ULONGEST v1, LONGEST v2)$/;"	f	file:
uintfield	gdb/testsuite/gdb.compile/compile.c	/^  unsigned int uintfield;$/;"	m	struct:struct_type	file:
uintptr_t	libiberty/regex.c	/^typedef unsigned long int uintptr_t;$/;"	t	file:
uintval	gdb/guile/scm-param.c	/^  unsigned int uintval;$/;"	m	union:pascm_variable	file:
uintval	gdb/python/py-param.c	/^  unsigned int uintval;$/;"	m	union:parmpy_variable	file:
uip	gdb/testsuite/gdb.base/funcargs.c	/^unsigned int *uip = &ui;$/;"	v
ul	gdb/testsuite/gdb.base/funcargs.c	/^unsigned long ul = 8;$/;"	v
ul	readline/readline.h	/^  UNDO_LIST *ul;$/;"	m	struct:readline_state
uleb128_size	bfd/elf-attrs.c	/^uleb128_size (unsigned int i)$/;"	f	file:
ulg	zlib/zutil.h	/^typedef unsigned long  ulg;$/;"	t
ullAvailExtendedVirtual	libiberty/physmem.c	/^  DWORDLONG ullAvailExtendedVirtual;$/;"	m	struct:__anon1204	file:
ullAvailPageFile	libiberty/physmem.c	/^  DWORDLONG ullAvailPageFile;$/;"	m	struct:__anon1204	file:
ullAvailPhys	libiberty/physmem.c	/^  DWORDLONG ullAvailPhys;$/;"	m	struct:__anon1204	file:
ullAvailVirtual	libiberty/physmem.c	/^  DWORDLONG ullAvailVirtual;$/;"	m	struct:__anon1204	file:
ullTotalPageFile	libiberty/physmem.c	/^  DWORDLONG ullTotalPageFile;$/;"	m	struct:__anon1204	file:
ullTotalPhys	libiberty/physmem.c	/^  DWORDLONG ullTotalPhys;$/;"	m	struct:__anon1204	file:
ullTotalVirtual	libiberty/physmem.c	/^  DWORDLONG ullTotalVirtual;$/;"	m	struct:__anon1204	file:
ullong_type	libiberty/strtoll.c	/^typedef unsigned long long ullong_type;$/;"	t	file:
ullong_type	libiberty/strtoull.c	/^typedef unsigned long long ullong_type;$/;"	t	file:
ulo	include/opcode/crx.h	/^    uhi, ulo,$/;"	e	enum:__anon1260
ulog	sim/h8300/writecode.c	/^ulog (p, a, s)$/;"	f	file:
ulong	zlib/examples/gzlog.c	/^typedef unsigned long ulong;$/;"	t	file:
ulong_type	libiberty/simple-object-common.h	/^__extension__ typedef UNSIGNED_64BIT_TYPE ulong_type;$/;"	t
ulong_type	libiberty/simple-object-common.h	/^typedef unsigned long ulong_type;$/;"	t
ulonger	gdb/testsuite/gdb.compile/compile.c	/^enum ulonger_enum_type ulonger;$/;"	v	typeref:enum:ulonger_enum_type
ulonger_enum_type	gdb/testsuite/gdb.compile/compile.c	/^enum ulonger_enum_type {$/;"	g	file:
ulongfield	gdb/testsuite/gdb.compile/compile.c	/^  unsigned long ulongfield;$/;"	m	struct:struct_type	file:
ulp	gdb/testsuite/gdb.base/funcargs.c	/^unsigned long *ulp = &ul;$/;"	v
umaddl	sim/aarch64/simulator.c	/^umaddl (sim_cpu *cpu)$/;"	f	file:
umant1	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t umant1;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant1	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t        umant1;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant2	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t umant2;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant2	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t        umant2;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant3	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t umant3;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant3	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t        umant3;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant4	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t        umant4;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umant4	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t umant4;$/;"	m	struct:usr_fcontext::ufp387_real	file:
umax_of_size	gdb/ada-lang.c	/^umax_of_size (int size)$/;"	f	file:
umsubl	sim/aarch64/simulator.c	/^umsubl (sim_cpu *cpu)$/;"	f	file:
umul_ppmm	include/longlong.h	1003;"	d
umul_ppmm	include/longlong.h	1078;"	d
umul_ppmm	include/longlong.h	1105;"	d
umul_ppmm	include/longlong.h	1197;"	d
umul_ppmm	include/longlong.h	1220;"	d
umul_ppmm	include/longlong.h	1237;"	d
umul_ppmm	include/longlong.h	1302;"	d
umul_ppmm	include/longlong.h	1423;"	d
umul_ppmm	include/longlong.h	145;"	d
umul_ppmm	include/longlong.h	1476;"	d
umul_ppmm	include/longlong.h	1518;"	d
umul_ppmm	include/longlong.h	1539;"	d
umul_ppmm	include/longlong.h	1590;"	d
umul_ppmm	include/longlong.h	1634;"	d
umul_ppmm	include/longlong.h	1646;"	d
umul_ppmm	include/longlong.h	247;"	d
umul_ppmm	include/longlong.h	271;"	d
umul_ppmm	include/longlong.h	330;"	d
umul_ppmm	include/longlong.h	364;"	d
umul_ppmm	include/longlong.h	471;"	d
umul_ppmm	include/longlong.h	507;"	d
umul_ppmm	include/longlong.h	527;"	d
umul_ppmm	include/longlong.h	564;"	d
umul_ppmm	include/longlong.h	637;"	d
umul_ppmm	include/longlong.h	662;"	d
umul_ppmm	include/longlong.h	698;"	d
umul_ppmm	include/longlong.h	777;"	d
umul_ppmm	include/longlong.h	811;"	d
umul_ppmm	include/longlong.h	816;"	d
umul_ppmm	include/longlong.h	846;"	d
umul_ppmm	include/longlong.h	913;"	d
umul_ppmm	include/longlong.h	969;"	d
umulh	sim/aarch64/simulator.c	/^umulh (sim_cpu *cpu)$/;"	f	file:
un	gdb/testsuite/gdb.base/funcargs.c	/^} un;$/;"	v	typeref:union:utag
un_initialized_array	gdb/testsuite/gdb.base/gcore.c	/^static int un_initialized_array[4];$/;"	v	file:
unaligned_mem_dword_count	sim/cris/cris-sim.h	/^  unsigned64 unaligned_mem_dword_count;$/;"	m	struct:__anon737
unaligned_read_count	sim/ppc/mon.c	/^  count_type unaligned_read_count;$/;"	m	struct:_cpu_mon	file:
unaligned_write_count	sim/ppc/mon.c	/^  count_type unaligned_write_count;$/;"	m	struct:_cpu_mon	file:
uname	zlib/contrib/untgz/untgz.c	/^  char uname[32];               \/* 265 *\/$/;"	m	struct:tar_header	file:
unary	gdb/compile/compile-loc2c.c	/^unary (int indent, string_file &stream, const char *format, ...)$/;"	f	file:
unattached_reloc	include/bfdlink.h	/^  void (*unattached_reloc)$/;"	m	struct:bfd_link_callbacks
unavailable	gdb/value.c	/^  std::vector<range> unavailable;$/;"	m	struct:value	file:
unavailable_retaddr	gdb/dwarf2-frame.c	/^  int unavailable_retaddr;$/;"	m	struct:dwarf2_frame_cache	file:
unbounded	gdb/testsuite/gdb.modula2/unbounded1.c	/^} unbounded;$/;"	t	typeref:struct:__anon1925	file:
unchanged	include/bfdlink.h	/^  unchanged,$/;"	e	enum:bfd_link_elf_stt_common
uncompress	zlib/contrib/pascal/zlibpas.pas	/^function uncompress(dest: PChar; var destLen: LongInt;$/;"	f
uncompress	zlib/contrib/pascal/zlibpas.pas	/^function uncompress; external;$/;"	f
uncompress	zlib/uncompr.c	/^int ZEXPORT uncompress (dest, destLen, source, sourceLen)$/;"	f
uncompress	zlib/zconf.h	129;"	d
uncompress2	zlib/uncompr.c	/^int ZEXPORT uncompress2 (dest, destLen, source, sourceLen)$/;"	f
uncompress2	zlib/zconf.h	130;"	d
uncompressedData	zlib/contrib/dotzlib/DotZLib/UnitTests.cs	/^        private ArrayList uncompressedData = new ArrayList();$/;"	f	class:DotZLibTests.DeflateInflateTests	file:
uncompressed_name	bfd/libbfd-in.h	/^  const char * uncompressed_name;$/;"	m	struct:dwarf_debug_section
uncompressed_name	bfd/libbfd.h	/^  const char * uncompressed_name;$/;"	m	struct:dwarf_debug_section
uncompressed_size	zlib/contrib/minizip/unzip.h	/^    ZPOS64_T uncompressed_size; \/* uncompressed size               8 bytes *\/$/;"	m	struct:unz_file_info64_s
uncompressed_size	zlib/contrib/minizip/unzip.h	/^    uLong uncompressed_size;    \/* uncompressed size               4 bytes *\/$/;"	m	struct:unz_file_info_s
unconditionally_kill_inferior	gdb/procfs.c	/^unconditionally_kill_inferior (procinfo *pi)$/;"	f	file:
undecided_magic	bfd/libaout.h	/^  undecided_magic = 0,$/;"	e	enum:aout_magic
undef	include/bfdlink.h	/^	} undef;$/;"	m	union:bfd_link_hash_entry::__anon1494	typeref:struct:bfd_link_hash_entry::__anon1494::__anon1495
undef_cmd_error	gdb/cli/cli-decode.c	/^undef_cmd_error (const char *cmdtype, const char *q)$/;"	f	file:
undef_types	gdb/stabsread.c	/^static struct type **undef_types;$/;"	v	typeref:struct:type	file:
undef_types_allocated	gdb/stabsread.c	/^static int undef_types_allocated;$/;"	v	file:
undef_types_length	gdb/stabsread.c	/^static int undef_types_length;$/;"	v	file:
undef_variables	sim/igen/gen-icache.h	/^  undef_variables,$/;"	e	enum:__anon560
undef_variables	sim/ppc/gen-icache.h	/^  undef_variables,$/;"	e	enum:__anon917
undefined	gdb/ia64-tdep.c	/^  undefined		\/* undefined or reserved *\/$/;"	e	enum:instruction_type	file:
undefined_label_error	gdb/linespec.c	/^undefined_label_error (const char *function, const char *label)$/;"	f	file:
undefined_reference	bfd/elflink.c	/^undefined_reference (const char *reftype, const char *name)$/;"	f	file:
undefined_retaddr	gdb/dwarf2-frame.c	/^  int undefined_retaddr;$/;"	m	struct:dwarf2_frame_cache	file:
undefined_symbol	include/bfdlink.h	/^  void (*undefined_symbol)$/;"	m	struct:bfd_link_callbacks
undefs	include/bfdlink.h	/^  struct bfd_link_hash_entry *undefs;$/;"	m	struct:bfd_link_hash_table	typeref:struct:bfd_link_hash_table::bfd_link_hash_entry
undefs_tail	include/bfdlink.h	/^  struct bfd_link_hash_entry *undefs_tail;$/;"	m	struct:bfd_link_hash_table	typeref:struct:bfd_link_hash_table::bfd_link_hash_entry
underflow	readline/examples/readlinebuf.h	/^	virtual int_type underflow() {$/;"	f	class:readlinebuf
underflow	zlib/contrib/iostream/zfstream.cpp	/^int gzfilebuf::underflow() {$/;"	f	class:gzfilebuf
underflow	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::underflow()$/;"	f	class:gzfilebuf
underflows	gdb/gnulib/import/alloca.c	/^    long underflows;            \/* Number of stack underflow calls ($STKRETN).  *\/$/;"	m	struct:stk_stat	file:
underflows	libiberty/alloca.c	/^    long underflows;		\/* Number of stack underflow calls ($STKRETN).  *\/$/;"	m	struct:stk_stat	file:
undisplay_command	gdb/printcmd.c	/^undisplay_command (const char *args, int from_tty)$/;"	f	file:
undoSStep	gdb/stubs/sh-stub.c	/^undoSStep (void)$/;"	f
undo_code	readline/readline.h	/^enum undo_code { UNDO_DELETE, UNDO_INSERT, UNDO_BEGIN, UNDO_END };$/;"	g
undo_list	readline/readline.h	/^typedef struct undo_list {$/;"	s
undo_reloc	include/xtensa-isa-internal.h	/^  xtensa_undo_reloc_fn undo_reloc;	\/* Undo a PC-relative relocation.  *\/$/;"	m	struct:xtensa_operand_internal_struct
undo_terminal_modifications_before_exit	gdb/top.c	/^undo_terminal_modifications_before_exit (void)$/;"	f	file:
unduplicated_should_be_inserted	gdb/breakpoint.c	/^unduplicated_should_be_inserted (struct bp_location *bl)$/;"	f	file:
unescape	libiberty/rust-demangle.c	/^unescape (const char **in, char **out, const char *seq, char value)$/;"	f	file:
unexpected_linespec_error	gdb/linespec.c	/^unexpected_linespec_error (linespec_parser *parser)$/;"	f	file:
unexpected_toc_insn	bfd/elf64-ppc.c	/^  unsigned int unexpected_toc_insn : 1;$/;"	m	struct:ppc64_elf_obj_tdata	file:
unexpected_type_code_complaint	gdb/mdebugread.c	/^unexpected_type_code_complaint (const char *arg1)$/;"	f	file:
unhandled_exception_name_addr	gdb/ada-lang.c	/^   ada_unhandled_exception_name_addr_ftype *unhandled_exception_name_addr;$/;"	m	struct:exception_support_info	file:
unhandled_instruction	sim/bfin/bfin-sim.c	/^unhandled_instruction (SIM_CPU *cpu, const char *insn)$/;"	f	file:
unhold_callback	gdb/stubs/ia64vms-stub.c	/^unhold_callback (pthreadDebugClient_t context,$/;"	f	file:
unicode_to_encoded_python_string	gdb/python/py-utils.c	/^unicode_to_encoded_python_string (PyObject *unicode_str, const char *charset)$/;"	f	file:
unicode_to_encoded_string	gdb/python/py-utils.c	/^unicode_to_encoded_string (PyObject *unicode_str, const char *charset)$/;"	f	class:gdb
unicode_to_target_python_string	gdb/python/py-utils.c	/^unicode_to_target_python_string (PyObject *unicode_str)$/;"	f	file:
unicode_to_target_string	gdb/python/py-utils.c	/^unicode_to_target_string (PyObject *unicode_str)$/;"	f	class:gdb
unif	sim/d10v/d10v_sim.h	/^  uint8 *unif[UMEM_SEGMENTS];$/;"	m	struct:d10v_memory
unimplemented	gdb/dwarf2loc.c	/^unimplemented (unsigned int op)$/;"	f	file:
unimplemented	sim/igen/igen.h	/^  int unimplemented;$/;"	m	struct:_igen_warn_options
uninsert_all_breakpoints	gdb/gdbserver/mem-break.c	/^uninsert_all_breakpoints (void)$/;"	f
uninsert_breakpoints_at	gdb/gdbserver/mem-break.c	/^uninsert_breakpoints_at (CORE_ADDR pc)$/;"	f
uninsert_fast_tracepoint_jumps_at	gdb/gdbserver/mem-break.c	/^uninsert_fast_tracepoint_jumps_at (CORE_ADDR pc)$/;"	f
uninsert_raw_breakpoint	gdb/gdbserver/mem-break.c	/^uninsert_raw_breakpoint (struct raw_breakpoint *bp)$/;"	f	file:
uninsert_single_step_breakpoints	gdb/gdbserver/mem-break.c	/^uninsert_single_step_breakpoints (struct thread_info *thread)$/;"	f
uninstall_list	sim/common/sim-module.h	/^  MODULE_UNINSTALL_LIST *uninstall_list;$/;"	m	struct:module_list
uninstall_symfile_debug_logging	gdb/symfile-debug.c	/^uninstall_symfile_debug_logging (struct objfile *objfile)$/;"	f	file:
uninstall_variable	gdb/varobj.c	/^uninstall_variable (struct varobj *var)$/;"	f	file:
union_libtype_empty	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_empty$/;"	u	file:
union_libtype_empty	gdb/testsuite/gdb.base/type-opaque-main.c	/^union union_libtype_empty$/;"	u	file:
union_libtype_empty_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_empty union_libtype_empty_use;$/;"	v	typeref:union:union_libtype_empty
union_libtype_filled	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_filled$/;"	u	file:
union_libtype_filled	gdb/testsuite/gdb.base/type-opaque-main.c	/^union union_libtype_filled$/;"	u	file:
union_libtype_filled_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_filled union_libtype_filled_use;$/;"	v	typeref:union:union_libtype_filled
union_libtype_opaque	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_opaque$/;"	u	file:
union_libtype_opaque_use	gdb/testsuite/gdb.base/type-opaque-lib.c	/^union union_libtype_opaque union_libtype_opaque_use;$/;"	v	typeref:union:union_libtype_opaque
union_object	gdb/testsuite/gdb.compile/compile.c	/^union union_type union_object;$/;"	v	typeref:union:union_type
union_type	gdb/testsuite/gdb.compile/compile.c	/^union union_type {$/;"	u	file:
union_with_vector_1	gdb/testsuite/gdb.base/gnu_vector.c	/^} union_with_vector_1;$/;"	v	typeref:union:__anon1967
unionprint	gdb/valprint.h	/^  int unionprint;$/;"	m	struct:value_print_options
unique_count	gdb/bcache.c	/^  unsigned long unique_count;	\/* number of unique strings *\/$/;"	m	struct:bcache	file:
unique_global	bfd/elf-bfd.h	/^  unsigned int unique_global : 1;$/;"	m	struct:elf_link_hash_entry
unique_size	gdb/bcache.c	/^  long unique_size;	\/* size of unique strings, in bytes *\/$/;"	m	struct:bcache	file:
uniquify_cu_indices	gdb/dwarf-index-write.c	/^uniquify_cu_indices (struct mapped_symtab *symtab)$/;"	f	file:
uniquify_strings	gdb/objc-lang.c	/^uniquify_strings (std::vector<const char *> *strings)$/;"	f	file:
unit	gdb/dwarf2-frame.c	/^  struct comp_unit *unit;$/;"	m	struct:dwarf2_cie	typeref:struct:dwarf2_cie::comp_unit	file:
unit	include/opcode/d10v.h	/^  int unit;$/;"	m	struct:d10v_opcode
unit	include/opcode/d30v.h	/^  int unit;$/;"	m	struct:d30v_opcode
unit	include/opcode/metag.h	/^  enum metag_unit  unit;$/;"	m	struct:__anon1251	typeref:enum:__anon1251::metag_unit
unit	include/xtensa-isa.h	/^  xtensa_funcUnit unit;$/;"	m	struct:xtensa_funcUnit_use_struct
unit	sim/common/hw-tree.c	/^  char *unit;$/;"	m	struct:_name_specifier	file:
unit	sim/d10v/d10v_sim.h	/^  int unit;$/;"	m	struct:simops
unit	sim/ppc/tree.c	/^  char *unit;$/;"	m	struct:_name_specifier	file:
unit_address	sim/ppc/device.c	/^  device_unit unit_address;$/;"	m	struct:_device	file:
unit_address_of_hw	sim/common/hw-device.h	/^  hw_unit unit_address_of_hw;$/;"	m	struct:hw
unit_address_to_cells	sim/common/hw-properties.c	/^unit_address_to_cells (const hw_unit *unit,$/;"	f	file:
unit_address_to_cells	sim/ppc/device.c	/^unit_address_to_cells(const device_unit *unit,$/;"	f
unit_attr	opcodes/frv-desc.h	/^typedef enum unit_attr {$/;"	g
unit_cond_64_names	opcodes/hppa-dis.c	/^static const char *const unit_cond_64_names[] =$/;"	v	file:
unit_cond_names	opcodes/hppa-dis.c	/^static const char *const unit_cond_names[] =$/;"	v	file:
unit_data	sim/igen/ld-insn.h	/^  char *unit_data;$/;"	m	struct:_insn_model_entry
unit_data	sim/igen/ld-insn.h	/^  char *unit_data;$/;"	m	struct:_model_entry
unit_expr	gdb/rust-exp.y	/^unit_expr:$/;"	l
unit_mapping	opcodes/frv-opc.h	/^  CGEN_ATTR_VALUE_ENUM_TYPE * unit_mapping;$/;"	m	struct:__anon4
unit_table	gdb/dwarf2read.c	/^  const gdb_byte *hash_table, *unit_table;$/;"	m	struct:dwp_hash_table	file:
unit_to_type	opcodes/ia64-dis.c	/^unit_to_type (ia64_insn opcode, enum ia64_unit unit)$/;"	f	file:
unit_type	gdb/dwarf2read.c	/^  enum dwarf_unit_type unit_type;$/;"	m	struct:comp_unit_head	typeref:enum:comp_unit_head::dwarf_unit_type	file:
unit_type	sim/cris/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/frv/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/iq2000/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/lm32/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/m32r/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/or1k/arch.h	/^typedef enum unit_type {$/;"	g
unit_type	sim/sh64/arch.h	/^typedef enum unit_type {$/;"	g
units	sim/common/sim-model.h	/^  UNIT units[MAX_UNITS];$/;"	m	struct:__anon632
unix_lbasename	libiberty/lbasename.c	/^unix_lbasename (const char *name)$/;"	f
unix_rusage	sim/ppc/emul_unix.c	/^struct	unix_rusage {$/;"	s	file:
unix_timeval	sim/ppc/emul_unix.c	/^struct unix_timeval {$/;"	s	file:
unix_timezone	sim/ppc/emul_unix.c	/^struct unix_timezone {$/;"	s	file:
unk_lang_class_name	gdb/language.c	/^static char *unk_lang_class_name (const char *mangled)$/;"	f	file:
unk_lang_demangle	gdb/language.c	/^static char *unk_lang_demangle (const char *mangled, int options)$/;"	f	file:
unk_lang_emit_char	gdb/language.c	/^unk_lang_emit_char (int c, struct type *type, struct ui_file *stream,$/;"	f	file:
unk_lang_parser	gdb/language.c	/^unk_lang_parser (struct parser_state *ps)$/;"	f	file:
unk_lang_print_type	gdb/language.c	/^unk_lang_print_type (struct type *type, const char *varstring,$/;"	f	file:
unk_lang_printchar	gdb/language.c	/^unk_lang_printchar (int c, struct type *type, struct ui_file *stream)$/;"	f	file:
unk_lang_printstr	gdb/language.c	/^unk_lang_printstr (struct ui_file *stream, struct type *type,$/;"	f	file:
unk_lang_trampoline	gdb/language.c	/^static CORE_ADDR unk_lang_trampoline (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
unk_lang_val_print	gdb/language.c	/^unk_lang_val_print (struct type *type,$/;"	f	file:
unk_lang_value_print	gdb/language.c	/^unk_lang_value_print (struct value *val, struct ui_file *stream,$/;"	f	file:
unk_op_print_tab	gdb/language.c	/^static const struct op_print unk_op_print_tab[] =$/;"	v	typeref:struct:op_print	file:
unknown	bfd/elf-bfd.h	/^    unknown = 0,$/;"	e	enum:elf_symbol_version
unknown	gdb/memattr.h	/^  static mem_attrib unknown ()$/;"	f	struct:mem_attrib
unknown10	gdb/gnulib/import/alloca.c	/^    long unknown10;$/;"	m	struct:stk_trailer	file:
unknown10	libiberty/alloca.c	/^    long unknown10;$/;"	m	struct:stk_trailer	file:
unknown11	gdb/gnulib/import/alloca.c	/^    long unknown11;$/;"	m	struct:stk_trailer	file:
unknown11	libiberty/alloca.c	/^    long unknown11;$/;"	m	struct:stk_trailer	file:
unknown12	gdb/gnulib/import/alloca.c	/^    long unknown12;$/;"	m	struct:stk_trailer	file:
unknown12	libiberty/alloca.c	/^    long unknown12;$/;"	m	struct:stk_trailer	file:
unknown13	gdb/gnulib/import/alloca.c	/^    long unknown13;$/;"	m	struct:stk_trailer	file:
unknown13	libiberty/alloca.c	/^    long unknown13;$/;"	m	struct:stk_trailer	file:
unknown14	gdb/gnulib/import/alloca.c	/^    long unknown14;$/;"	m	struct:stk_trailer	file:
unknown14	libiberty/alloca.c	/^    long unknown14;$/;"	m	struct:stk_trailer	file:
unknown2	gdb/gnulib/import/alloca.c	/^    long unknown2;$/;"	m	struct:stk_trailer	file:
unknown2	libiberty/alloca.c	/^    long unknown2;$/;"	m	struct:stk_trailer	file:
unknown3	gdb/gnulib/import/alloca.c	/^    long unknown3;$/;"	m	struct:stk_trailer	file:
unknown3	libiberty/alloca.c	/^    long unknown3;$/;"	m	struct:stk_trailer	file:
unknown5	gdb/gnulib/import/alloca.c	/^    long unknown5;$/;"	m	struct:stk_trailer	file:
unknown5	libiberty/alloca.c	/^    long unknown5;$/;"	m	struct:stk_trailer	file:
unknown6	gdb/gnulib/import/alloca.c	/^    long unknown6;$/;"	m	struct:stk_trailer	file:
unknown6	libiberty/alloca.c	/^    long unknown6;$/;"	m	struct:stk_trailer	file:
unknown7	gdb/gnulib/import/alloca.c	/^    long unknown7;$/;"	m	struct:stk_trailer	file:
unknown7	libiberty/alloca.c	/^    long unknown7;$/;"	m	struct:stk_trailer	file:
unknown8	gdb/gnulib/import/alloca.c	/^    long unknown8;$/;"	m	struct:stk_trailer	file:
unknown8	libiberty/alloca.c	/^    long unknown8;$/;"	m	struct:stk_trailer	file:
unknown9	gdb/gnulib/import/alloca.c	/^    long unknown9;$/;"	m	struct:stk_trailer	file:
unknown9	libiberty/alloca.c	/^    long unknown9;$/;"	m	struct:stk_trailer	file:
unknown_demangling	include/demangle.h	/^  unknown_demangling = 0,$/;"	e	enum:demangling_styles
unknown_ext_complaint	gdb/mdebugread.c	/^unknown_ext_complaint (const char *arg1)$/;"	f	file:
unknown_language_arch_info	gdb/language.c	/^unknown_language_arch_info (struct gdbarch *gdbarch,$/;"	f	file:
unknown_language_defn	gdb/language.c	/^const struct language_defn unknown_language_defn =$/;"	v	typeref:struct:language_defn
unknown_option	sim/igen/ld-insn.c	/^  unknown_option,$/;"	e	enum:__anon592	file:
unknown_record	sim/igen/ld-insn.c	/^  unknown_record = 0,$/;"	e	enum:__anon591	file:
unknown_reg	opcodes/metag-dis.c	/^const char unknown_reg[] = "?";$/;"	v
unknown_symtype_complaint	gdb/dbxread.c	/^unknown_symtype_complaint (const char *arg1)$/;"	f	file:
unknown_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int unknown_syscall = 0x0f07ff;$/;"	v
unknown_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int unknown_syscall = 123456789;$/;"	v
unlimited_keyword	gdb/guile/scm-param.c	/^static SCM unlimited_keyword;$/;"	v	file:
unlink	include/gdb/callback.h	/^  int (*unlink) (host_callback *, const char *);$/;"	m	struct:host_callback_struct
unlink	zlib/minigzip.c	44;"	d	file:
unlink	zlib/minigzip.c	48;"	d	file:
unlink	zlib/test/minigzip.c	48;"	d	file:
unlink	zlib/test/minigzip.c	52;"	d	file:
unlink_if_ordinary	libiberty/unlink-if-ordinary.c	/^unlink_if_ordinary (const char *name)$/;"	f
unlink_objfile	gdb/objfiles.c	/^unlink_objfile (struct objfile *objfile)$/;"	f
unlinker	gdb/common/gdb_unlinker.h	/^class unlinker$/;"	c	namespace:gdb
unload	gdb/testsuite/gdb.base/sym-file-loader.c	/^unload (struct segment *seg)$/;"	f	file:
unload_shlib	gdb/testsuite/gdb.base/sym-file-loader.c	/^unload_shlib (struct library *lib)$/;"	f
unloadable_sp_location	include/som/aout.h	/^  unsigned char unloadable_sp_location[4];$/;"	m	struct:som_external_header
unloadable_sp_location	include/som/internal.h	/^  unsigned int unloadable_sp_location;$/;"	m	struct:som_header
unloadable_sp_size	include/som/aout.h	/^  unsigned char unloadable_sp_size[4];$/;"	m	struct:som_external_header
unloadable_sp_size	include/som/internal.h	/^  unsigned int unloadable_sp_size;$/;"	m	struct:som_header
unloaded_dll	gdb/gdbserver/dll.c	/^unloaded_dll (const char *name, CORE_ADDR base_addr)$/;"	f
unlock_1	libiberty/fopen_unlocked.c	/^unlock_1 (FILE *const fp ATTRIBUTE_UNUSED)$/;"	f	file:
unlock_std_streams	libiberty/fopen_unlocked.c	/^unlock_std_streams (void)$/;"	f
unlock_stream	libiberty/fopen_unlocked.c	/^unlock_stream (FILE *fp)$/;"	f
unlocked	gdb/testsuite/gdb.threads/reconnect-signal.c	/^sig_atomic_t unlocked;$/;"	v
unmake_compact_addr	gdb/mips-tdep.c	/^unmake_compact_addr (CORE_ADDR addr)$/;"	f	file:
unmap_overlay_command	gdb/symfile.c	/^unmap_overlay_command (const char *args, int from_tty)$/;"	f	file:
unmap_pages	sim/cris/traps.c	/^unmap_pages (SIM_DESC sd, struct cris_sim_mmapped_page **rootp, USI addr,$/;"	f	file:
unmark_fd_no_cloexec	gdb/common/filestuff.c	/^unmark_fd_no_cloexec (int fd)$/;"	f
unmark_overlay_section	bfd/elf32-spu.c	/^unmark_overlay_section (struct function_info *fun,$/;"	f	file:
unmunge	etc/texi2pod.pl	/^sub unmunge$/;"	s
unop_expr	gdb/rust-exp.y	/^unop_expr:$/;"	l
unop_promote	gdb/eval.c	/^unop_promote (const struct language_defn *language, struct gdbarch *gdbarch,$/;"	f
unop_user_defined_p	gdb/valarith.c	/^unop_user_defined_p (enum exp_opcode op, struct value *arg1)$/;"	f
unordered_remove	gdb/common/gdb_vecs.h	/^unordered_remove (std::vector<T> &vec, typename std::vector<T>::iterator it)$/;"	f
unordered_remove	gdb/common/gdb_vecs.h	/^unordered_remove (std::vector<T> &vec, typename std::vector<T>::size_type ix)$/;"	f
unp	gdb/testsuite/gdb.base/funcargs.c	/^union utag *unp = &un;$/;"	v	typeref:union:utag
unpack_bits_as_long	gdb/value.c	/^unpack_bits_as_long (struct type *field_type, const gdb_byte *valaddr,$/;"	f	file:
unpack_byte	gdb/remote.c	/^unpack_byte (char *buf, int *value)$/;"	f	file:
unpack_d	sim/ppc/dp-bit.c	/^unpack_d (FLO_union_type * src, fp_number_type * dst)$/;"	f	file:
unpack_field_as_long	gdb/value.c	/^unpack_field_as_long (struct type *type, const gdb_byte *valaddr, int fieldno)$/;"	f
unpack_fpu	sim/common/sim-fpu.c	/^unpack_fpu (sim_fpu *dst, unsigned64 packed, int is_double)$/;"	f
unpack_instr	opcodes/z8k-dis.c	/^unpack_instr (instr_data_s *instr_data, int is_segmented, disassemble_info *info)$/;"	f	file:
unpack_int	gdb/remote.c	/^unpack_int (char *buf, int *value)$/;"	f	file:
unpack_long	gdb/value.c	/^unpack_long (struct type *type, const gdb_byte *valaddr)$/;"	f
unpack_mangled_go_symbol	gdb/go-lang.c	/^unpack_mangled_go_symbol (const char *mangled_name,$/;"	f	file:
unpack_mips16	gdb/mips-tdep.c	/^unpack_mips16 (struct gdbarch *gdbarch, CORE_ADDR pc,$/;"	f	file:
unpack_nibble	gdb/remote.c	/^unpack_nibble (char *buf, int *val)$/;"	f	file:
unpack_package_and_object	gdb/go-lang.c	/^unpack_package_and_object (char *buf,$/;"	f	file:
unpack_pointer	gdb/value.c	/^unpack_pointer (struct type *type, const gdb_byte *valaddr)$/;"	f
unpack_string	gdb/remote.c	/^unpack_string (char *src, char *dest, int length)$/;"	f	file:
unpack_threadid	gdb/remote.c	/^unpack_threadid (char *inbuf, threadref *id)$/;"	f	file:
unpack_value_bitfield	gdb/value.c	/^unpack_value_bitfield (struct value *dest_val,$/;"	f
unpack_value_field_as_long	gdb/value.c	/^unpack_value_field_as_long (struct type *type, const gdb_byte *valaddr,$/;"	f
unpack_varlen_hex	gdb/common/rsp-low.c	/^unpack_varlen_hex (const char *buff,	\/* packet to parse *\/$/;"	f
unpacked_length	bfd/pef.h	/^  unsigned long unpacked_length;$/;"	m	struct:bfd_pef_section
unpacked_x	gdb/testsuite/gdb.base/complex.c	/^struct unpacked_x { char c; cf f; };$/;"	s	file:
unparse_exception_type	gdb/darwin-nat.c	/^unparse_exception_type (unsigned int i)$/;"	f	file:
unparse_inheritance	gdb/darwin-nat-info.c	/^unparse_inheritance (vm_inherit_t i)$/;"	f	file:
unparse_instr	opcodes/z8k-dis.c	/^unparse_instr (instr_data_s *instr_data, int is_segmented)$/;"	f	file:
unparse_protection	gdb/darwin-nat-info.c	/^unparse_protection (vm_prot_t p)$/;"	f	file:
unparse_share_mode	gdb/darwin-nat-info.c	/^unparse_share_mode (unsigned char p)$/;"	f	file:
unparse_user_tag	gdb/darwin-nat-info.c	/^unparse_user_tag (unsigned int tag)$/;"	f	file:
unpause_all	gdb/gdbserver/target.h	/^  void (*unpause_all) (int unfreeze);$/;"	m	struct:target_ops
unpause_all	gdb/gdbserver/target.h	577;"	d
unpredictable_action	sim/mips/interp.c	/^unpredictable_action(sim_cpu *cpu, address_word cia)$/;"	f
unprobe_marker_at	gdb/gdbserver/tracepoint.c	/^unprobe_marker_at (CORE_ADDR address)$/;"	f	file:
unprobe_marker_at	gdb/gdbserver/tracepoint.c	/^unprobe_marker_at (char *packet)$/;"	f	file:
unprotect_html	readline/doc/texi2html	/^sub unprotect_html {$/;"	s
unprotect_texi	readline/doc/texi2html	/^sub unprotect_texi {$/;"	s
unpush	gdb/target.c	/^target_stack::unpush (target_ops *t)$/;"	f	class:target_stack
unpush_and_perror	gdb/remote.c	/^unpush_and_perror (const char *string)$/;"	f	file:
unpush_target	gdb/target.c	/^unpush_target (struct target_ops *t)$/;"	f
unpush_target_and_assert	gdb/target.c	/^unpush_target_and_assert (struct target_ops *target)$/;"	f	file:
unqualified_name	gdb/cp-name-parser.y	/^unqualified_name:	oper$/;"	l
unqualified_name_from_comp	gdb/cp-support.c	/^unqualified_name_from_comp (struct demangle_component *comp)$/;"	f	file:
unrecognized_reloc_msg	bfd/elf32-nds32.c	/^static const char * unrecognized_reloc_msg =$/;"	v	file:
unrecord_section_via_map_over_sections	bfd/elfnn-aarch64.c	/^unrecord_section_via_map_over_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
unrecord_section_with_aarch64_elf_section_data	bfd/elfnn-aarch64.c	/^unrecord_section_with_aarch64_elf_section_data (asection *sec)$/;"	f	file:
unregister_fd_hook	gdb/gnulib/import/fd-hook.c	/^unregister_fd_hook (struct fd_hook *link)$/;"	f
unresolved	gdb/testsuite/gdb.compile/compile-nodebug.c	/^int unresolved = 20;$/;"	v
unresolved_syms_in_objects	include/bfdlink.h	/^  ENUM_BITFIELD (report_method) unresolved_syms_in_objects : 2;$/;"	m	struct:bfd_link_info
unresolved_syms_in_shared_libs	include/bfdlink.h	/^  ENUM_BITFIELD (report_method) unresolved_syms_in_shared_libs : 2;$/;"	m	struct:bfd_link_info
unset_command	gdb/infcmd.c	/^unset_command (const char *args, int from_tty)$/;"	f	file:
unset_environment_command	gdb/infcmd.c	/^unset_environment_command (const char *var, int from_tty)$/;"	f	file:
unset_exec_wrapper_command	gdb/fork-child.c	/^unset_exec_wrapper_command (const char *args, int from_tty)$/;"	f	file:
unset_sections	bfd/dwarf2.c	/^unset_sections (struct dwarf2_debug *stash)$/;"	f	file:
unset_substitute_path_command	gdb/source.c	/^unset_substitute_path_command (const char *args, int from_tty)$/;"	f	file:
unset_tdesc_cmd	gdb/target-descriptions.c	/^unset_tdesc_cmd (const char *args, int from_tty)$/;"	f	file:
unset_tdesc_filename_cmd	gdb/target-descriptions.c	/^unset_tdesc_filename_cmd (const char *args, int from_tty)$/;"	f	file:
unsetenv	gdb/gnulib/import/unsetenv.c	/^unsetenv (const char *name)$/;"	f
unsetenv	gdb/gnulib/import/unsetenv.c	51;"	d	file:
unsetenv	gdb/gnulib/import/unsetenv.c	93;"	d	file:
unsetenv	libiberty/setenv.c	/^unsetenv (const char *name)$/;"	f
unsetenv	libiberty/setenv.c	41;"	d	file:
unsetenv	libiberty/setenv.c	67;"	d	file:
unsethistlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *unsethistlist;$/;"	v	typeref:struct:cmd_list_element
unsetlist	gdb/cli/cli-cmds.c	/^struct cmd_list_element *unsetlist;$/;"	v	typeref:struct:cmd_list_element
unsigned128	sim/common/sim-types.h	/^typedef struct { unsigned64 a[2]; } unsigned128;$/;"	t	typeref:struct:__anon636
unsigned16	sim/common/sim-types.h	/^typedef uint16_t unsigned16;$/;"	t
unsigned16	sim/ppc/words.h	/^typedef unsigned short unsigned16;$/;"	t
unsigned24	sim/mips/mdmx.c	/^typedef unsigned32 unsigned24;$/;"	t	file:
unsigned32	sim/common/sim-types.h	/^typedef uint32_t unsigned32;$/;"	t
unsigned32	sim/ppc/words.h	/^typedef unsigned int unsigned32;$/;"	t
unsigned48	sim/mips/mdmx.c	/^typedef unsigned64 unsigned48;$/;"	t	file:
unsigned64	sim/common/sim-types.h	/^typedef uint64_t unsigned64;$/;"	t
unsigned64	sim/igen/misc.h	/^typedef unsigned __int64 unsigned64;$/;"	t
unsigned64	sim/igen/misc.h	/^typedef unsigned long long unsigned64;$/;"	t
unsigned64	sim/ppc/words.h	/^typedef unsigned __int64 unsigned64;$/;"	t
unsigned64	sim/ppc/words.h	/^typedef unsigned long long unsigned64;$/;"	t
unsigned8	sim/common/sim-types.h	/^typedef uint8_t unsigned8;$/;"	t
unsigned8	sim/ppc/words.h	/^typedef unsigned char unsigned8;$/;"	t
unsignedN	sim/common/sim-n-bits.h	218;"	d
unsignedN	sim/common/sim-n-bits.h	37;"	d
unsignedN	sim/testsuite/common/alu-n-tst.h	255;"	d
unsignedN	sim/testsuite/common/alu-n-tst.h	8;"	d
unsigned_1	sim/common/sim-types.h	/^typedef unsigned8 unsigned_1;$/;"	t
unsigned_1	sim/ppc/words.h	/^typedef unsigned8 unsigned_1;$/;"	t
unsigned_16	sim/common/sim-types.h	/^typedef unsigned128 unsigned_16;$/;"	t
unsigned_2	sim/common/sim-types.h	/^typedef unsigned16 unsigned_2;$/;"	t
unsigned_2	sim/ppc/words.h	/^typedef unsigned16 unsigned_2;$/;"	t
unsigned_4	sim/common/sim-types.h	/^typedef unsigned32 unsigned_4;$/;"	t
unsigned_4	sim/ppc/words.h	/^typedef unsigned32 unsigned_4;$/;"	t
unsigned_8	sim/common/sim-types.h	/^typedef unsigned64 unsigned_8;$/;"	t
unsigned_8	sim/ppc/words.h	/^typedef unsigned64 unsigned_8;$/;"	t
unsigned_M	sim/common/sim-n-core.h	384;"	d
unsigned_M	sim/common/sim-n-core.h	42;"	d
unsigned_N	sim/common/sim-n-endian.h	161;"	d
unsigned_N	sim/common/sim-n-endian.h	30;"	d
unsigned_N	sim/ppc/corefile-n.h	26;"	d
unsigned_N	sim/ppc/corefile-n.h	92;"	d
unsigned_N	sim/ppc/sim-endian-n.h	125;"	d
unsigned_N	sim/ppc/sim-endian-n.h	26;"	d
unsigned_N	sim/ppc/vm_n.h	129;"	d
unsigned_N	sim/ppc/vm_n.h	26;"	d
unsigned_address	sim/common/sim-types.h	/^typedef unsigned16 unsigned_address;$/;"	t
unsigned_address	sim/common/sim-types.h	/^typedef unsigned32 unsigned_address;$/;"	t
unsigned_address	sim/common/sim-types.h	/^typedef unsigned64 unsigned_address;$/;"	t
unsigned_address_to_pointer	gdb/findvar.c	/^unsigned_address_to_pointer (struct gdbarch *gdbarch, struct type *type,$/;"	f
unsigned_cell	sim/common/sim-types.h	/^typedef unsigned32 unsigned_cell;$/;"	t
unsigned_cell	sim/common/sim-types.h	/^typedef unsigned64 unsigned_cell;$/;"	t
unsigned_cell	sim/ppc/words.h	/^typedef unsigned32 unsigned_cell;$/;"	t
unsigned_immed16_overflow	include/opcode/nios2.h	/^  unsigned_immed16_overflow,$/;"	e	enum:overflow_type
unsigned_immed16_overflow	include/opcode/pru.h	/^  unsigned_immed16_overflow,$/;"	e	enum:overflow_type
unsigned_immed32_overflow	include/opcode/pru.h	/^  unsigned_immed32_overflow,$/;"	e	enum:overflow_type
unsigned_immed5_overflow	include/opcode/nios2.h	/^  unsigned_immed5_overflow,$/;"	e	enum:overflow_type
unsigned_immed5_overflow	include/opcode/pru.h	/^  unsigned_immed5_overflow,$/;"	e	enum:overflow_type
unsigned_immed8_overflow	include/opcode/pru.h	/^  unsigned_immed8_overflow,$/;"	e	enum:overflow_type
unsigned_integer	gdb/testsuite/gdb.mi/mi-var-child.c	/^  unsigned int unsigned_integer;$/;"	m	struct:_simple_struct	file:
unsigned_integer	gdb/testsuite/gdb.mi/var-cmd.c	/^  unsigned int unsigned_integer;$/;"	m	struct:_simple_struct	file:
unsigned_pointer_to_address	gdb/findvar.c	/^unsigned_pointer_to_address (struct gdbarch *gdbarch,$/;"	f
unsigned_word	sim/common/sim-types.h	/^typedef unsigned16 unsigned_word;$/;"	t
unsigned_word	sim/common/sim-types.h	/^typedef unsigned32 unsigned_word;$/;"	t
unsigned_word	sim/common/sim-types.h	/^typedef unsigned64 unsigned_word;$/;"	t
unsigned_word	sim/ppc/words.h	/^typedef unsigned32 unsigned_word;$/;"	t
unsigned_word	sim/ppc/words.h	/^typedef unsigned64 unsigned_word;$/;"	t
unsnd	gdb/dwarf2read.c	/^	ULONGEST unsnd;$/;"	m	union:attribute::__anon1827	file:
unspecified	opcodes/i386-opc.h	/^      unsigned int unspecified:1;$/;"	m	struct:i386_operand_type::__anon69
unspecified_precision	gdb/defs.h	/^    unspecified_precision$/;"	e	enum:precision_type
unstifle_history	readline/history.c	/^unstifle_history ()$/;"	f
unstop_all_lwps	gdb/gdbserver/linux-low.c	/^unstop_all_lwps (int unsuspend, struct lwp_info *except)$/;"	f	file:
unstored_reg	gdb/testsuite/gdb.arch/arc-analyze-prologue.S	/^unstored_reg:$/;"	l
unsupported_script_warning_printed	gdb/auto-load.c	/^  int unsupported_script_warning_printed;$/;"	m	struct:auto_load_pspace_info	file:
unsuspend_all_lwps	gdb/gdbserver/linux-low.c	/^unsuspend_all_lwps (struct lwp_info *except)$/;"	f	file:
unsuspend_and_proceed_one_lwp	gdb/gdbserver/linux-low.c	/^unsuspend_and_proceed_one_lwp (thread_info *thread, lwp_info *except)$/;"	f	file:
untaken_count	sim/common/sim-profile.h	/^  unsigned long taken_count, untaken_count;$/;"	m	struct:__anon655
until	gdb/testsuite/gdb.cp/nextoverthrow.cc	/^  void until (int val)$/;"	f	class:NextOverThrowDerivates
until_break_command	gdb/breakpoint.c	/^until_break_command (const char *arg, int from_tty, int anywhere)$/;"	f
until_break_fsm	gdb/breakpoint.c	/^struct until_break_fsm$/;"	s	file:
until_break_fsm_async_reply_reason	gdb/breakpoint.c	/^until_break_fsm_async_reply_reason (struct thread_fsm *self)$/;"	f	file:
until_break_fsm_clean_up	gdb/breakpoint.c	/^until_break_fsm_clean_up (struct thread_fsm *self,$/;"	f	file:
until_break_fsm_ops	gdb/breakpoint.c	/^static struct thread_fsm_ops until_break_fsm_ops =$/;"	v	typeref:struct:thread_fsm_ops	file:
until_break_fsm_should_stop	gdb/breakpoint.c	/^until_break_fsm_should_stop (struct thread_fsm *self,$/;"	f	file:
until_command	gdb/infcmd.c	/^until_command (const char *arg, int from_tty)$/;"	f	file:
until_next_command	gdb/infcmd.c	/^until_next_command (int from_tty)$/;"	f	file:
until_next_fsm	gdb/infcmd.c	/^struct until_next_fsm$/;"	s	file:
until_next_fsm_async_reply_reason	gdb/infcmd.c	/^until_next_fsm_async_reply_reason (struct thread_fsm *self)$/;"	f	file:
until_next_fsm_clean_up	gdb/infcmd.c	/^until_next_fsm_clean_up (struct thread_fsm *self, struct thread_info *thread)$/;"	f	file:
until_next_fsm_ops	gdb/infcmd.c	/^static struct thread_fsm_ops until_next_fsm_ops =$/;"	v	typeref:struct:thread_fsm_ops	file:
until_next_fsm_should_stop	gdb/infcmd.c	/^until_next_fsm_should_stop (struct thread_fsm *self,$/;"	f	file:
unused	bfd/elf32-arm.c	/^  unsigned int unused : 23;$/;"	m	struct:elf32_arm_link_hash_entry	file:
unused	gdb/testsuite/gdb.base/list0.c	/^unused ()$/;"	f	file:
unused	gdb/testsuite/gdb.base/list1.c	/^unused ()$/;"	f	file:
unused	gdb/xtensa-tdep.h	/^  char *unused;				\/* Placeholder for compatibility.  *\/$/;"	m	struct:gdbarch_tdep
unused	include/hp-symtab.h	/^  unsigned int	  unused    :28;$/;"	m	struct:quick_class
unused	include/hp-symtab.h	/^  unsigned int	 unused:    5;$/;"	m	struct:quick_procedure
unused	include/hp-symtab.h	/^  unsigned int	unused : 31;$/;"	m	struct:quick_alias
unused	include/hp-symtab.h	/^  unsigned int     unused: 31; \/* future use                      *\/$/;"	m	struct:quick_paragraph
unused	include/hp-symtab.h	/^  unsigned int   unused      : 25;$/;"	m	struct:quick_module
unused	include/hp-symtab.h	/^  unsigned int unused:		10;$/;"	m	struct:dntt_type_end
unused	include/hp-symtab.h	/^  unsigned int unused:		11;$/;"	m	struct:dntt_type_array
unused	include/hp-symtab.h	/^  unsigned int unused:		14;$/;"	m	struct:dntt_type_fparam
unused	include/hp-symtab.h	/^  unsigned int unused:		15;$/;"	m	struct:dntt_type_const
unused	include/hp-symtab.h	/^  unsigned int unused:		16;$/;"	m	struct:dntt_type_functype
unused	include/hp-symtab.h	/^  unsigned int unused:		17;$/;"	m	struct:dntt_type_dvar
unused	include/hp-symtab.h	/^  unsigned int unused:		17;$/;"	m	struct:dntt_type_field
unused	include/hp-symtab.h	/^  unsigned int unused:		17;$/;"	m	struct:dntt_type_srcfile
unused	include/hp-symtab.h	/^  unsigned int unused:		17;$/;"	m	struct:dntt_type_subrange
unused	include/hp-symtab.h	/^  unsigned int unused:		19;$/;"	m	struct:dntt_type_set
unused	include/hp-symtab.h	/^  unsigned int unused:		19;$/;"	m	struct:dntt_type_struct
unused	include/hp-symtab.h	/^  unsigned int unused:		19;$/;"	m	struct:dntt_type_type
unused	include/hp-symtab.h	/^  unsigned int unused:		1;$/;"	m	struct:dntt_type_function
unused	include/hp-symtab.h	/^  unsigned int unused:		20;$/;"	m	struct:dntt_type_begin
unused	include/hp-symtab.h	/^  unsigned int unused:		20;$/;"	m	struct:dntt_type_memenum
unused	include/hp-symtab.h	/^  unsigned int unused:		21;$/;"	m	struct:dntt_type_block
unused	include/hp-symtab.h	/^  unsigned int unused:		21;$/;"	m	struct:dntt_type_enum
unused	include/hp-symtab.h	/^  unsigned int unused:		21;$/;"	m	struct:dntt_type_module
unused	include/hp-symtab.h	/^  unsigned int unused:		21;$/;"	m	struct:dntt_type_pointer
unused	include/hp-symtab.h	/^  unsigned int unused:		21;$/;"	m	struct:dntt_type_union
unused	include/hp-symtab.h	/^  unsigned int unused:	   16;$/;"	m	struct:dntt_type_modifier
unused	include/hp-symtab.h	/^  unsigned int unused:	   17;$/;"	m	struct:dntt_type_link
unused	include/hp-symtab.h	/^  unsigned int unused:	   18;$/;"	m	struct:dntt_type_genfield
unused	include/hp-symtab.h	/^  unsigned int unused:	   18;$/;"	m	struct:dntt_type_inheritance
unused	include/hp-symtab.h	/^  unsigned int unused:	   18;$/;"	m	struct:dntt_type_template
unused	include/hp-symtab.h	/^  unsigned int unused:	   20;$/;"	m	struct:dntt_type_object_id
unused	include/hp-symtab.h	/^  unsigned int unused:	   20;$/;"	m	struct:dntt_type_templ_arg
unused	include/hp-symtab.h	/^  unsigned int unused:	   20;$/;"	m	struct:dntt_type_vfunc
unused	include/hp-symtab.h	/^  unsigned int unused:	   21;$/;"	m	struct:dntt_type_friend_class
unused	include/hp-symtab.h	/^  unsigned int unused:	   21;$/;"	m	struct:dntt_type_friend_func
unused	include/hp-symtab.h	/^  unsigned int unused:	   21;$/;"	m	struct:dntt_type_memaccess
unused	include/hp-symtab.h	/^  unsigned int unused:	   21;$/;"	m	struct:dntt_type_ptrmem
unused	include/hp-symtab.h	/^  unsigned int unused:	   21;$/;"	m	struct:dntt_type_ptrmemfunc
unused	include/hp-symtab.h	/^  unsigned int unused:	28;$/;"	m	struct:slt_assist
unused	include/hp-symtab.h	/^  unsigned int unused:   	10;$/;"	m	struct:dntt_type_with
unused	include/hp-symtab.h	/^  unsigned int unused:      2;$/;"	m	struct:dntt_type_func_template
unused	include/hp-symtab.h	/^  unsigned int unused:     17;     $/;"	m	struct:dntt_type_class
unused	include/hp-symtab.h	/^  unsigned int unused:     21; $/;"	m	struct:dntt_type_class_scope
unused	include/vms/dst.h	/^  unsigned char unused;$/;"	m	struct:vms_dst_blkbeg
unused	include/vms/dst.h	/^  unsigned char unused;$/;"	m	struct:vms_dst_blkend
unused	include/vms/dst.h	/^  unsigned char unused;$/;"	m	struct:vms_dst_label
unused	include/vms/dst.h	/^  unsigned char unused;$/;"	m	struct:vms_dst_modbeg
unused	include/vms/dst.h	/^  unsigned char unused;$/;"	m	struct:vms_dst_rtnend
unused	include/xtensa-isa.h	/^typedef struct xtensa_isa_opaque { int unused; } *xtensa_isa;$/;"	m	struct:xtensa_isa_opaque
unused	opcodes/i386-opc.h	/^      unsigned int unused:(CpuNumOfBits - CpuUnused);$/;"	m	struct:i386_cpu_flags::__anon66
unused	opcodes/i386-opc.h	/^      unsigned int unused:(OTNumOfBits - OTUnused);$/;"	m	struct:i386_operand_type::__anon69
unused	sim/cris/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/cris/cpuv10.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/cris/cpuv32.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/frv/cpu.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/frv/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/iq2000/cpu.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/iq2000/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/lm32/cpu.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/lm32/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/m32r/cpu.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/m32r/cpu2.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/m32r/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/m32r/cpux.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/or1k/cpu.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/or1k/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/sh64/cpuall.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/sh64/defs-compact.h	/^  char unused;$/;"	m	struct:argbuf
unused	sim/sh64/defs-media.h	/^  char unused;$/;"	m	struct:argbuf
unused	zlib/contrib/minizip/unzip.h	/^typedef struct TagunzFile__ { int unused; } unzFile__;$/;"	m	struct:TagunzFile__
unused	zlib/contrib/minizip/zip.c	/^  uLong  unused; \/* for future use and alignment *\/$/;"	m	struct:linkedlist_datablock_internal_s	file:
unused	zlib/contrib/minizip/zip.h	/^typedef struct TagzipFile__ { int unused; } zipFile__;$/;"	m	struct:TagzipFile__
unused1	include/hp-symtab.h	/^  unsigned int unused1:         1;$/;"	m	struct:dntt_type_svar
unused1_rwatch	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static int unused1_rwatch;$/;"	v	file:
unused2	include/hp-symtab.h	/^  dnttpointer unused2;$/;"	m	struct:dntt_type_module
unused2	include/hp-symtab.h	/^  long unused2               ;     \/* offset in obj of ptr to vtbl  *\/$/;"	m	struct:dntt_type_template
unused2	include/hp-symtab.h	/^  unsigned int   unused2;	   \/* space for future stuff	*\/$/;"	m	struct:quick_module
unused2	include/hp-symtab.h	/^  unsigned int unused2:         14;$/;"	m	struct:dntt_type_svar
unused2_rwatch	gdb/testsuite/gdb.threads/watchthreads-reorder.c	/^static int unused2_rwatch;$/;"	v	file:
unversioned	bfd/elf-bfd.h	/^    unversioned,$/;"	e	enum:elf_symbol_version
unw_create_addr_space_p	gdb/ia64-libunwind-tdep.c	/^static unw_create_addr_space_p_ftype *unw_create_addr_space_p;$/;"	v	file:
unw_create_addr_space_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef unw_addr_space_t (unw_create_addr_space_p_ftype) (unw_accessors_t *,$/;"	t	file:
unw_destroy_addr_space_p	gdb/ia64-libunwind-tdep.c	/^static unw_destroy_addr_space_p_ftype *unw_destroy_addr_space_p;$/;"	v	file:
unw_destroy_addr_space_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef void (unw_destroy_addr_space_p_ftype) (unw_addr_space_t);$/;"	t	file:
unw_find_dyn_list_p	gdb/ia64-libunwind-tdep.c	/^static unw_find_dyn_list_p_ftype *unw_find_dyn_list_p;$/;"	v	file:
unw_find_dyn_list_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef unw_word_t (unw_find_dyn_list_p_ftype) (unw_addr_space_t,$/;"	t	file:
unw_get_fpreg_p	gdb/ia64-libunwind-tdep.c	/^static unw_get_fpreg_p_ftype *unw_get_fpreg_p;$/;"	v	file:
unw_get_fpreg_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_get_fpreg_p_ftype) (unw_cursor_t *, unw_regnum_t,$/;"	t	file:
unw_get_reg_p	gdb/ia64-libunwind-tdep.c	/^static unw_get_reg_p_ftype *unw_get_reg_p;$/;"	v	file:
unw_get_reg_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_get_reg_p_ftype) (unw_cursor_t *, unw_regnum_t, unw_word_t *);$/;"	t	file:
unw_get_saveloc_p	gdb/ia64-libunwind-tdep.c	/^static unw_get_saveloc_p_ftype *unw_get_saveloc_p;$/;"	v	file:
unw_get_saveloc_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_get_saveloc_p_ftype) (unw_cursor_t *, unw_regnum_t,$/;"	t	file:
unw_init_remote_p	gdb/ia64-libunwind-tdep.c	/^static unw_init_remote_p_ftype *unw_init_remote_p;$/;"	v	file:
unw_init_remote_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_init_remote_p_ftype) (unw_cursor_t *, unw_addr_space_t,$/;"	t	file:
unw_is_signal_frame_p	gdb/ia64-libunwind-tdep.c	/^static unw_is_signal_frame_p_ftype *unw_is_signal_frame_p;$/;"	v	file:
unw_is_signal_frame_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_is_signal_frame_p_ftype) (unw_cursor_t *);$/;"	t	file:
unw_search_unwind_table_p	gdb/ia64-libunwind-tdep.c	/^static unw_search_unwind_table_p_ftype *unw_search_unwind_table_p;$/;"	v	file:
unw_search_unwind_table_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_search_unwind_table_p_ftype) (unw_addr_space_t, unw_word_t,$/;"	t	file:
unw_step_p	gdb/ia64-libunwind-tdep.c	/^static unw_step_p_ftype *unw_step_p;$/;"	v	file:
unw_step_p_ftype	gdb/ia64-libunwind-tdep.c	/^typedef int (unw_step_p_ftype) (unw_cursor_t *);$/;"	t	file:
unwind	gdb/frame-base.h	/^  const struct frame_unwind *unwind;$/;"	m	struct:frame_base	typeref:struct:frame_base::frame_unwind
unwind	gdb/frame.c	/^  const struct frame_unwind *unwind;$/;"	m	struct:frame_info	typeref:struct:frame_info::frame_unwind	file:
unwind_adjust_stub	gdb/hppa-tdep.h	/^  void (*unwind_adjust_stub) (struct frame_info *this_frame, CORE_ADDR base,$/;"	m	struct:gdbarch_tdep
unwind_command	gdb/hppa-tdep.c	/^unwind_command (const char *exp, int from_tty)$/;"	f	file:
unwind_data	gdb/frame-unwind.h	/^  const struct frame_data *unwind_data;$/;"	m	struct:frame_unwind	typeref:struct:frame_unwind::frame_data
unwind_edit_list	bfd/elf32-arm.c	/^      arm_unwind_table_edit *unwind_edit_list;$/;"	m	struct:_arm_elf_section_data::__anon1138::__anon1140	file:
unwind_edit_list	bfd/elf32-tic6x.c	/^      tic6x_unwind_table_edit *unwind_edit_list;$/;"	m	struct:_tic6x_elf_section_data::__anon1002::__anon1004	file:
unwind_edit_tail	bfd/elf32-arm.c	/^      arm_unwind_table_edit *unwind_edit_tail;$/;"	m	struct:_arm_elf_section_data::__anon1138::__anon1140	file:
unwind_edit_tail	bfd/elf32-tic6x.c	/^      tic6x_unwind_table_edit *unwind_edit_tail;$/;"	m	struct:_tic6x_elf_section_data::__anon1002::__anon1004	file:
unwind_frame	gdb/testsuite/gdb.base/jitreader.c	/^unwind_frame (struct gdb_reader_funcs *self, struct gdb_unwind_callbacks *cbs)$/;"	f	file:
unwind_handler	gdb/guile/scm-safe-call.c	/^  scm_t_catch_handler unwind_handler;$/;"	m	struct:with_catch_data	file:
unwind_info	gdb/hppa-tdep.c	/^    struct hppa_unwind_info *unwind_info;	\/* a pointer *\/$/;"	m	struct:hppa_objfile_private	typeref:struct:hppa_objfile_private::hppa_unwind_info	file:
unwind_info_object	gdb/python/py-unwind.c	/^} unwind_info_object;$/;"	t	typeref:struct:__anon2088	file:
unwind_info_object_methods	gdb/python/py-unwind.c	/^static PyMethodDef unwind_info_object_methods[] =$/;"	v	file:
unwind_info_object_type	gdb/python/py-unwind.c	/^PyTypeObject unwind_info_object_type =$/;"	v
unwind_infopy_add_saved_register	gdb/python/py-unwind.c	/^unwind_infopy_add_saved_register (PyObject *self, PyObject *args)$/;"	f	file:
unwind_infopy_dealloc	gdb/python/py-unwind.c	/^unwind_infopy_dealloc (PyObject *self)$/;"	f	file:
unwind_infopy_str	gdb/python/py-unwind.c	/^unwind_infopy_str (PyObject *self)$/;"	f	file:
unwind_on_signal_p	gdb/infcall.c	/^static int unwind_on_signal_p = 0;$/;"	v	file:
unwind_on_terminating_exception_p	gdb/infcall.c	/^static int unwind_on_terminating_exception_p = 1;$/;"	v	file:
unwind_pc	gdb/gdbarch.c	/^  gdbarch_unwind_pc_ftype *unwind_pc;$/;"	m	struct:gdbarch	file:
unwind_sp	gdb/gdbarch.c	/^  gdbarch_unwind_sp_ftype *unwind_sp;$/;"	m	struct:gdbarch	file:
unwind_stop_reason	gdb/frame.h	/^enum unwind_stop_reason$/;"	g
unwind_stop_reason_to_string	gdb/frame.c	/^unwind_stop_reason_to_string (enum unwind_stop_reason reason)$/;"	f
unwind_stub_types	gdb/hppa-tdep.h	/^enum unwind_stub_types$/;"	g
unwind_table_entry	gdb/hppa-tdep.h	/^struct unwind_table_entry$/;"	s
unwinder	gdb/frame-unwind.c	/^  const struct frame_unwind *unwinder;$/;"	m	struct:frame_unwind_table_entry	typeref:struct:frame_unwind_table_entry::frame_unwind	file:
unwinder_registered	gdb/jit.c	/^  int unwinder_registered;$/;"	m	struct:jit_gdbarch_data_type	file:
unwinder_registered	gdb/python/py-unwind.c	/^  int unwinder_registered;$/;"	m	struct:pyuw_gdbarch_data_type	file:
unwrap_hash_lookup	bfd/linker.c	/^unwrap_hash_lookup (struct bfd_link_info *info,$/;"	f
unwrap_value	gdb/ada-lang.c	/^unwrap_value (struct value *val)$/;"	f	file:
unz64_file_pos	zlib/contrib/minizip/unzip.h	/^} unz64_file_pos;$/;"	t	typeref:struct:unz64_file_pos_s
unz64_file_pos_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz64_file_pos_s$/;"	s
unz64_s	zlib/contrib/minizip/unzip.c	/^} unz64_s;$/;"	t	typeref:struct:__anon995	file:
unz64local_CheckCurrentFileCoherencyHeader	zlib/contrib/minizip/unzip.c	/^local int unz64local_CheckCurrentFileCoherencyHeader (unz64_s* s, uInt* piSizeVar,$/;"	f
unz64local_DosDateToTmuDate	zlib/contrib/minizip/unzip.c	/^local void unz64local_DosDateToTmuDate (ZPOS64_T ulDosDate, tm_unz* ptm)$/;"	f
unz64local_GetCurrentFileInfoInternal	zlib/contrib/minizip/unzip.c	/^local int unz64local_GetCurrentFileInfoInternal (unzFile file,$/;"	f
unz64local_SearchCentralDir	zlib/contrib/minizip/unzip.c	/^local ZPOS64_T unz64local_SearchCentralDir(const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream)$/;"	f
unz64local_SearchCentralDir64	zlib/contrib/minizip/unzip.c	/^local ZPOS64_T unz64local_SearchCentralDir64(const zlib_filefunc64_32_def* pzlib_filefunc_def,$/;"	f
unz64local_getByte	zlib/contrib/minizip/unzip.c	/^local int unz64local_getByte(const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream, int *pi)$/;"	f
unz64local_getLong	zlib/contrib/minizip/unzip.c	/^local int unz64local_getLong (const zlib_filefunc64_32_def* pzlib_filefunc_def,$/;"	f
unz64local_getLong64	zlib/contrib/minizip/unzip.c	/^local int unz64local_getLong64 (const zlib_filefunc64_32_def* pzlib_filefunc_def,$/;"	f
unz64local_getShort	zlib/contrib/minizip/unzip.c	/^local int unz64local_getShort (const zlib_filefunc64_32_def* pzlib_filefunc_def,$/;"	f
unzClose	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzClose (unzFile file)$/;"	f
unzCloseCurrentFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzCloseCurrentFile (unzFile file)$/;"	f
unzFile	zlib/contrib/minizip/unzip.h	/^typedef unzFile__ *unzFile;$/;"	t
unzFile	zlib/contrib/minizip/unzip.h	/^typedef voidp unzFile;$/;"	t
unzFile__	zlib/contrib/minizip/unzip.h	/^typedef struct TagunzFile__ { int unused; } unzFile__;$/;"	t	typeref:struct:TagunzFile__
unzGetCurrentFileInfo	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetCurrentFileInfo (unzFile file,$/;"	f
unzGetCurrentFileInfo64	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetCurrentFileInfo64 (unzFile file,$/;"	f
unzGetCurrentFileZStreamPos64	zlib/contrib/minizip/unzip.c	/^extern ZPOS64_T ZEXPORT unzGetCurrentFileZStreamPos64( unzFile file)$/;"	f
unzGetFilePos	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetFilePos($/;"	f
unzGetFilePos64	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetFilePos64(unzFile file, unz64_file_pos*  file_pos)$/;"	f
unzGetGlobalComment	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetGlobalComment (unzFile file, char * szComment, uLong uSizeBuf)$/;"	f
unzGetGlobalInfo	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetGlobalInfo (unzFile file, unz_global_info* pglobal_info32)$/;"	f
unzGetGlobalInfo64	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetGlobalInfo64 (unzFile file, unz_global_info64* pglobal_info)$/;"	f
unzGetLocalExtrafield	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGetLocalExtrafield (unzFile file, voidp buf, unsigned len)$/;"	f
unzGetOffset	zlib/contrib/minizip/unzip.c	/^extern uLong ZEXPORT unzGetOffset (unzFile file)$/;"	f
unzGetOffset64	zlib/contrib/minizip/unzip.c	/^extern ZPOS64_T ZEXPORT unzGetOffset64(unzFile file)$/;"	f
unzGoToFilePos	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGoToFilePos($/;"	f
unzGoToFilePos64	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGoToFilePos64(unzFile file, const unz64_file_pos* file_pos)$/;"	f
unzGoToFirstFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGoToFirstFile (unzFile file)$/;"	f
unzGoToNextFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzGoToNextFile (unzFile  file)$/;"	f
unzLocateFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzLocateFile (unzFile file, const char *szFileName, int iCaseSensitivity)$/;"	f
unzOpen	zlib/contrib/minizip/unzip.c	/^extern unzFile ZEXPORT unzOpen (const char *path)$/;"	f
unzOpen2	zlib/contrib/minizip/unzip.c	/^extern unzFile ZEXPORT unzOpen2 (const char *path,$/;"	f
unzOpen2_64	zlib/contrib/minizip/unzip.c	/^extern unzFile ZEXPORT unzOpen2_64 (const void *path,$/;"	f
unzOpen64	zlib/contrib/minizip/unzip.c	/^extern unzFile ZEXPORT unzOpen64 (const void *path)$/;"	f
unzOpenCurrentFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzOpenCurrentFile (unzFile file)$/;"	f
unzOpenCurrentFile2	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzOpenCurrentFile2 (unzFile file, int* method, int* level, int raw)$/;"	f
unzOpenCurrentFile3	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzOpenCurrentFile3 (unzFile file, int* method,$/;"	f
unzOpenCurrentFilePassword	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzOpenCurrentFilePassword (unzFile file, const char*  password)$/;"	f
unzOpenInternal	zlib/contrib/minizip/unzip.c	/^local unzFile unzOpenInternal (const void *path,$/;"	f
unzReadCurrentFile	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzReadCurrentFile  (unzFile file, voidp buf, unsigned len)$/;"	f
unzRepair	zlib/contrib/minizip/mztools.c	/^extern int ZEXPORT unzRepair(file, fileOut, fileOutTmp, nRecovered, bytesRecovered)$/;"	f
unzSetOffset	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzSetOffset (unzFile file, uLong pos)$/;"	f
unzSetOffset64	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzSetOffset64(unzFile file, ZPOS64_T pos)$/;"	f
unzStringFileNameCompare	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzStringFileNameCompare (const char*  fileName1,$/;"	f
unz_copyright	zlib/contrib/minizip/unzip.c	/^const char unz_copyright[] =$/;"	v
unz_file_info	zlib/contrib/minizip/unzip.h	/^} unz_file_info;$/;"	t	typeref:struct:unz_file_info_s
unz_file_info64	zlib/contrib/minizip/unzip.h	/^} unz_file_info64;$/;"	t	typeref:struct:unz_file_info64_s
unz_file_info64_internal	zlib/contrib/minizip/unzip.c	/^} unz_file_info64_internal;$/;"	t	typeref:struct:unz_file_info64_internal_s	file:
unz_file_info64_internal_s	zlib/contrib/minizip/unzip.c	/^typedef struct unz_file_info64_internal_s$/;"	s	file:
unz_file_info64_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz_file_info64_s$/;"	s
unz_file_info_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz_file_info_s$/;"	s
unz_file_pos	zlib/contrib/minizip/unzip.h	/^} unz_file_pos;$/;"	t	typeref:struct:unz_file_pos_s
unz_file_pos_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz_file_pos_s$/;"	s
unz_global_info	zlib/contrib/minizip/unzip.h	/^} unz_global_info;$/;"	t	typeref:struct:unz_global_info_s
unz_global_info64	zlib/contrib/minizip/unzip.h	/^} unz_global_info64;$/;"	t	typeref:struct:unz_global_info64_s
unz_global_info64_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz_global_info64_s$/;"	s
unz_global_info_s	zlib/contrib/minizip/unzip.h	/^typedef struct unz_global_info_s$/;"	s
unzeof	zlib/contrib/minizip/unzip.c	/^extern int ZEXPORT unzeof (unzFile file)$/;"	f
unztell	zlib/contrib/minizip/unzip.c	/^extern z_off_t ZEXPORT unztell (unzFile file)$/;"	f
unztell64	zlib/contrib/minizip/unzip.c	/^extern ZPOS64_T ZEXPORT unztell64 (unzFile file)$/;"	f
up	gdb/btrace.h	/^  unsigned int up = 0;$/;"	m	struct:btrace_function
up	libiberty/safe-ctype.c	135;"	d	file:
up_command	gdb/stack.c	/^up_command (const char *count_exp, int from_tty)$/;"	f	file:
up_silently_base	gdb/stack.c	/^up_silently_base (const char *count_exp)$/;"	f	file:
up_silently_command	gdb/stack.c	/^up_silently_command (const char *count_exp, int from_tty)$/;"	f	file:
update	gdb/parse.c	/^innermost_block_tracker::update (const struct block *b,$/;"	f	class:innermost_block_tracker
update	gdb/parser-defs.h	/^  void update (const struct block_symbol &bs)$/;"	f	class:innermost_block_tracker
update_ACC_latency	sim/frv/profile.c	/^update_ACC_latency (SIM_CPU *cpu, INT out_ACC, int cycles)$/;"	f
update_ACC_ptime	sim/frv/profile.c	/^update_ACC_ptime (SIM_CPU *cpu, INT out_ACC, int cycles)$/;"	f
update_CCR_latency	sim/frv/profile.c	/^update_CCR_latency (SIM_CPU *cpu, INT out_CCR, int cycles)$/;"	f
update_FR_latency	sim/frv/profile.c	/^update_FR_latency (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_FR_latency_for_load	sim/frv/profile.c	/^update_FR_latency_for_load (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_FR_ptime	sim/frv/profile.c	/^update_FR_ptime (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_FRdouble_latency	sim/frv/profile.c	/^update_FRdouble_latency (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_FRdouble_latency_for_load	sim/frv/profile.c	/^update_FRdouble_latency_for_load (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_FRdouble_ptime	sim/frv/profile.c	/^update_FRdouble_ptime (SIM_CPU *cpu, INT out_FR, int cycles)$/;"	f
update_GR_latency	sim/frv/profile.c	/^update_GR_latency (SIM_CPU *cpu, INT out_GR, int cycles)$/;"	f
update_GR_latency_for_load	sim/frv/profile.c	/^update_GR_latency_for_load (SIM_CPU *cpu, INT out_GR, int cycles)$/;"	f
update_GR_latency_for_swap	sim/frv/profile.c	/^update_GR_latency_for_swap (SIM_CPU *cpu, INT out_GR, int cycles)$/;"	f
update_GRdouble_latency	sim/frv/profile.c	/^update_GRdouble_latency (SIM_CPU *cpu, INT out_GR, int cycles)$/;"	f
update_GRdouble_latency_for_load	sim/frv/profile.c	/^update_GRdouble_latency_for_load (SIM_CPU *cpu, INT out_GR, int cycles)$/;"	f
update_SPR_latency	sim/frv/profile.c	/^update_SPR_latency (SIM_CPU *cpu, INT out_SPR, int cycles)$/;"	f
update_SPR_ptime	sim/frv/profile.c	/^update_SPR_ptime (SIM_CPU *cpu, INT out_SPR, int cycles)$/;"	f
update_address_spaces	gdb/progspace.c	/^update_address_spaces (void)$/;"	f
update_branch_penalty	sim/frv/profile.c	/^update_branch_penalty (SIM_CPU *cpu, int cycles)$/;"	f
update_breakpoint_locations	gdb/breakpoint.c	/^update_breakpoint_locations (struct breakpoint *b,$/;"	f
update_breakpoints	gdb/solist.h	/^    void (*update_breakpoints) (void);$/;"	m	struct:target_so_ops
update_breakpoints_after_exec	gdb/breakpoint.c	/^update_breakpoints_after_exec (void)$/;"	f
update_cmdwin_start_line	gdb/tui/tui-io.c	/^update_cmdwin_start_line ()$/;"	f	file:
update_com_interrupts	sim/ppc/hw_com.c	/^update_com_interrupts(device *me,$/;"	f	file:
update_debug_registers	gdb/gdbserver/win32-i386-low.c	/^update_debug_registers (thread_info *thread)$/;"	f	file:
update_debug_registers_callback	gdb/nat/x86-linux-dregs.c	/^update_debug_registers_callback (struct lwp_info *lwp, void *arg)$/;"	f	file:
update_depth	sim/igen/gen.c	/^update_depth (lf *file, gen_entry *entry, int depth, void *data)$/;"	f	file:
update_depth	sim/ppc/ld-insn.c	/^update_depth(insn_table *entry,$/;"	f	file:
update_dprintf_command_list	gdb/breakpoint.c	/^update_dprintf_command_list (struct breakpoint *b)$/;"	f	file:
update_dprintf_commands	gdb/breakpoint.c	/^update_dprintf_commands (const char *args, int from_tty,$/;"	f	file:
update_dynamic_varobj_children	gdb/varobj.c	/^update_dynamic_varobj_children (struct varobj *var,$/;"	f	file:
update_enumeration_type_from_children	gdb/dwarf2read.c	/^update_enumeration_type_from_children (struct die_info *die,$/;"	f	file:
update_ex9_table	bfd/elf32-nds32.h	/^  int update_ex9_table;		\/* --mupdate-ex9.  *\/$/;"	m	struct:elf_nds32_link_hash_table
update_fcsr	sim/mips/cp1.c	/^update_fcsr (sim_cpu *cpu,$/;"	f
update_fdiv_resource_latency	sim/frv/profile.c	/^update_fdiv_resource_latency (SIM_CPU *cpu, INT in_resource, int cycles)$/;"	f
update_files	gdb/copyright.py	/^def update_files(update_list):$/;"	f
update_flags_add	sim/avr/interp.c	/^update_flags_add (byte r, byte a, byte b)$/;"	f	file:
update_flags_logic	sim/avr/interp.c	/^update_flags_logic (byte res)$/;"	f	file:
update_flags_sub	sim/avr/interp.c	/^static void update_flags_sub (byte r, byte a, byte b)$/;"	f	file:
update_float_resource_latency	sim/frv/profile.c	/^update_float_resource_latency (SIM_CPU *cpu, INT in_resource, int cycles)$/;"	f
update_for_binary_section	sim/ppc/hw_init.c	/^update_for_binary_section(bfd *abfd,$/;"	f	file:
update_fpsr	sim/v850/simops.c	/^update_fpsr (SIM_DESC sd, sim_fpu_status status, unsigned int mask, unsigned int double_op_p)$/;"	f
update_fsqrt_resource_latency	sim/frv/profile.c	/^update_fsqrt_resource_latency (SIM_CPU *cpu, INT in_resource, int cycles)$/;"	f
update_global_location_list	gdb/breakpoint.c	/^update_global_location_list (enum ugll_insert_mode insert_mode)$/;"	f	file:
update_global_location_list_nothrow	gdb/breakpoint.c	/^update_global_location_list_nothrow (enum ugll_insert_mode insert_mode)$/;"	f	file:
update_idiv_resource_latency	sim/frv/profile.c	/^update_idiv_resource_latency (SIM_CPU *cpu, INT in_resource, int cycles)$/;"	f
update_inserted_breakpoint_locations	gdb/breakpoint.c	/^update_inserted_breakpoint_locations (void)$/;"	f	file:
update_keys	zlib/contrib/minizip/crypt.h	/^static int update_keys(unsigned long* pkeys,const z_crc_t* pcrc_32_tab,int c)$/;"	f
update_latencies	sim/frv/profile.c	/^update_latencies (SIM_CPU *cpu, int cycles)$/;"	f	file:
update_line	readline/display.c	/^update_line (old, new, current_line, omax, nmax, inv_botlin)$/;"	f	file:
update_local_sym_info	bfd/elf32-microblaze.c	/^update_local_sym_info (bfd *abfd,$/;"	f	file:
update_local_sym_info	bfd/elf32-ppc.c	/^update_local_sym_info (bfd *abfd,$/;"	f	file:
update_local_sym_info	bfd/elf64-ppc.c	/^update_local_sym_info (bfd *abfd, Elf_Internal_Shdr *symtab_hdr,$/;"	f	file:
update_locations	gdb/testsuite/gdb.base/jit-main.c	/^update_locations (const void *const addr, int idx)$/;"	f	file:
update_media_resource_latency	sim/frv/profile.c	/^update_media_resource_latency (SIM_CPU *cpu, INT in_resource, int cycles)$/;"	f
update_mips_abiflags_isa	bfd/elfxx-mips.c	/^update_mips_abiflags_isa (bfd *abfd, Elf_Internal_ABIFlags_v0 *abiflags)$/;"	f	file:
update_observer_mode	gdb/infrun.c	/^update_observer_mode (void)$/;"	f
update_plt_info	bfd/elf32-ppc.c	/^update_plt_info (bfd *abfd, struct plt_entry **plist,$/;"	f	file:
update_plt_info	bfd/elf64-ppc.c	/^update_plt_info (bfd *abfd, struct plt_entry **plist, bfd_vma addend)$/;"	f	file:
update_registers_callback	gdb/arm-linux-nat.c	/^update_registers_callback (struct lwp_info *lwp, void *arg)$/;"	f	file:
update_registers_callback	gdb/gdbserver/linux-arm-low.c	/^update_registers_callback (thread_info *thread, int watch, int i)$/;"	f	file:
update_registers_data	gdb/arm-linux-nat.c	/^struct update_registers_data$/;"	s	file:
update_search_result	gdb/valops.c	/^update_search_result (struct value **result_ptr, struct value *v,$/;"	f	file:
update_sec_num	readline/doc/texi2html	/^sub update_sec_num {$/;"	s
update_section_map	gdb/objfiles.c	/^update_section_map (struct program_space *pspace,$/;"	f	file:
update_signals_program_target	gdb/infrun.c	/^update_signals_program_target (void)$/;"	f
update_solib_breakpoints	gdb/solib.c	/^update_solib_breakpoints (void)$/;"	f
update_solib_list	gdb/solib.c	/^update_solib_list (int from_tty)$/;"	f
update_static_tracepoint	gdb/breakpoint.c	/^update_static_tracepoint (struct breakpoint *b, struct symtab_and_line sal)$/;"	f	file:
update_target_latencies	sim/frv/profile.c	/^update_target_latencies (SIM_CPU *cpu)$/;"	f	file:
update_target_permissions	gdb/target.c	/^update_target_permissions (void)$/;"	f
update_thread_list	gdb/bsd-uthread.c	/^bsd_uthread_target::update_thread_list ()$/;"	f	class:bsd_uthread_target
update_thread_list	gdb/fbsd-nat.c	/^fbsd_nat_target::update_thread_list ()$/;"	f	class:fbsd_nat_target
update_thread_list	gdb/linux-nat.c	/^linux_nat_target::update_thread_list ()$/;"	f	class:linux_nat_target
update_thread_list	gdb/linux-thread-db.c	/^thread_db_target::update_thread_list ()$/;"	f	class:thread_db_target
update_thread_list	gdb/nto-procfs.c	/^nto_procfs_target::update_thread_list ()$/;"	f	class:nto_procfs_target
update_thread_list	gdb/obsd-nat.c	/^obsd_nat_target::update_thread_list ()$/;"	f	class:obsd_nat_target
update_thread_list	gdb/procfs.c	/^procfs_target::update_thread_list ()$/;"	f	class:procfs_target
update_thread_list	gdb/ravenscar-thread.c	/^ravenscar_thread_target::update_thread_list ()$/;"	f	class:ravenscar_thread_target
update_thread_list	gdb/record-btrace.c	/^record_btrace_target::update_thread_list ()$/;"	f	class:record_btrace_target
update_thread_list	gdb/remote.c	/^remote_target::update_thread_list ()$/;"	f	class:remote_target
update_thread_list	gdb/sol-thread.c	/^sol_thread_target::update_thread_list ()$/;"	f	class:sol_thread_target
update_thread_list	gdb/target-delegates.c	/^debug_target::update_thread_list ()$/;"	f	class:debug_target
update_thread_list	gdb/target-delegates.c	/^dummy_target::update_thread_list ()$/;"	f	class:dummy_target
update_thread_list	gdb/target-delegates.c	/^target_ops::update_thread_list ()$/;"	f	class:target_ops
update_thread_list	gdb/thread.c	/^update_thread_list (void)$/;"	f
update_thread_private_data	gdb/nto-procfs.c	/^update_thread_private_data (struct thread_info *new_thread, $/;"	f	file:
update_thread_private_data_name	gdb/nto-procfs.c	/^update_thread_private_data_name (struct thread_info *new_thread,$/;"	f	file:
update_thread_state	gdb/linux-thread-db.c	/^update_thread_state (thread_db_thread_info *priv,$/;"	f	file:
update_threads_executing	gdb/thread.c	/^update_threads_executing (void)$/;"	f	file:
update_time_from_event	sim/common/sim-events.c	/^update_time_from_event (SIM_DESC sd)$/;"	f
update_time_from_event	sim/ppc/events.c	/^update_time_from_event(event_queue *events)$/;"	f
update_timer_a	sim/m32c/mem.c	/^update_timer_a (void)$/;"	f
update_type_if_necessary	gdb/varobj.c	/^update_type_if_necessary (struct varobj *var, struct value *new_value)$/;"	f	file:
update_wait_timeout	gdb/event-loop.c	/^update_wait_timeout (void)$/;"	f	file:
update_watch_registers_callback	gdb/gdbserver/linux-mips-low.c	/^update_watch_registers_callback (thread_info *thread)$/;"	f	file:
update_watchpoint	gdb/breakpoint.c	/^update_watchpoint (struct watchpoint *b, int reparse)$/;"	f	file:
updated	gdb/varobj.h	/^  bool updated = false;$/;"	m	struct:varobj
updatewindow	zlib/inflate.c	/^local int updatewindow(strm, end, copy)$/;"	f
updtim	include/vms/lbr.h	/^  unsigned char updtim[8];$/;"	m	struct:vms_lhd
upgrade_type	gdb/mdebugread.c	/^upgrade_type (int fd, struct type **tpp, int tq, union aux_ext *ax, int bigend,$/;"	f	file:
upk_mips16	gdb/mips-tdep.c	/^struct upk_mips16$/;"	s	file:
upload_fast_traceframes	gdb/gdbserver/tracepoint.c	/^upload_fast_traceframes (void)$/;"	f	file:
upload_trace_state_variables	gdb/remote.c	/^remote_target::upload_trace_state_variables (struct uploaded_tsv **utsvp)$/;"	f	class:remote_target
upload_trace_state_variables	gdb/target-delegates.c	/^debug_target::upload_trace_state_variables (struct uploaded_tsv **arg0)$/;"	f	class:debug_target
upload_trace_state_variables	gdb/target-delegates.c	/^dummy_target::upload_trace_state_variables (struct uploaded_tsv **arg0)$/;"	f	class:dummy_target
upload_trace_state_variables	gdb/target-delegates.c	/^target_ops::upload_trace_state_variables (struct uploaded_tsv **arg0)$/;"	f	class:target_ops
upload_tracepoints	gdb/remote.c	/^remote_target::upload_tracepoints (struct uploaded_tp **utpp)$/;"	f	class:remote_target
upload_tracepoints	gdb/target-delegates.c	/^debug_target::upload_tracepoints (struct uploaded_tp **arg0)$/;"	f	class:debug_target
upload_tracepoints	gdb/target-delegates.c	/^dummy_target::upload_tracepoints (struct uploaded_tp **arg0)$/;"	f	class:dummy_target
upload_tracepoints	gdb/target-delegates.c	/^target_ops::upload_tracepoints (struct uploaded_tp **arg0)$/;"	f	class:target_ops
uploaded_tp	gdb/tracepoint.h	/^struct uploaded_tp$/;"	s
uploaded_tsv	gdb/tracepoint.h	/^struct uploaded_tsv$/;"	s
upper	gdb/testsuite/gdb.arch/i386-mpx-call.c	/^upper (int *a, int *b, int *c, int *d, int len)$/;"	f
upper	gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c	/^upper (int * p, int * a, int * b, int * c, int * d, int len)$/;"	f
upper	gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c	/^upper (int * p, int len)$/;"	f
upper	sim/arm/maverick.c	/^  } upper;$/;"	m	struct:maverick_regs	typeref:union:maverick_regs::__anon781	file:
upper	sim/arm/wrapper.c	/^  } upper;$/;"	m	struct:maverick_regs	typeref:union:maverick_regs::__anon784	file:
ura	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
ureserved	gdb/gdbserver/lynx-i386-low.c	/^        char ureserved[16][14];$/;"	m	struct:usr_fcontext	file:
ureserved_1	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t ureserved_1;$/;"	m	struct:usr_fcontext::ufp387_real	file:
ureserved_2	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t ureserved_2;$/;"	m	struct:usr_fcontext::ufp387_real	file:
ureserved_3	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t ureserved_3;$/;"	m	struct:usr_fcontext::ufp387_real	file:
us	gdb/testsuite/gdb.base/funcargs.c	/^unsigned short us = 6;$/;"	v
us	gdb/testsuite/gdb.base/varargs.c	/^unsigned short us;$/;"	v
us	gdb/windows-nat.c	/^    enum gdb_signal us;$/;"	m	struct:xlate_exception	typeref:enum:xlate_exception::gdb_signal	file:
us_and_e	gdb/gdbserver/lynx-i386-low.c	/^                uint16_t us_and_e;$/;"	m	struct:usr_fcontext::ufp387_real	file:
us_and_e	gdb/gdbserver/lynx-i386-low.c	/^        uint16_t        us_and_e;$/;"	m	struct:usr_fcontext::ufp387_real	file:
usage	bfd/doc/chew.c	/^usage ()$/;"	f	file:
usage	etc/texi2pod.pl	/^sub usage$/;"	s
usage	gdb/contrib/ari/gdb_ari.sh	/^usage ()$/;"	f
usage	gdb/gdb_buildall.sh	/^usage()$/;"	f
usage	gdb/gdb_mbuild.sh	/^usage()$/;"	f
usage	gdb/testsuite/dg-extract-results.sh	/^usage() {$/;"	f
usage	gdb/testsuite/gdb.base/jit-main.c	/^usage (const char *const argv0)$/;"	f	file:
usage	opcodes/aarch64-gen.c	/^usage (FILE * stream, int status)$/;"	f	file:
usage	opcodes/i386-gen.c	/^usage (FILE * stream, int status)$/;"	f	file:
usage	opcodes/ia64-gen.c	/^usage (FILE * stream, int status)$/;"	f	file:
usage	readline/examples/rl.c	/^usage()$/;"	f	file:
usage	readline/examples/rlcat.c	/^usage()$/;"	f	file:
usage	readline/examples/rlevent.c	/^usage()$/;"	f	file:
usage	readline/support/mkdist	/^usage()$/;"	f
usage	sim/common/nrun.c	/^usage (void)$/;"	f	file:
usage	sim/erc32/help.c	/^usage()$/;"	f
usage	sim/m68hc11/gencode.c	/^usage (char* prog)$/;"	f
usage	sim/ppc/device_table.h	/^  device_usage_callback *usage;$/;"	m	struct:_device_callbacks
usage	sim/testsuite/common/bits-gen.c	/^usage (int reason)$/;"	f
usage	sim/testsuite/sim/bfin/run-tests.sh	/^usage() {$/;"	f
usage	src-release.sh	/^usage()$/;"	f
usage_error	test-driver	/^usage_error ()$/;"	f
usage_exit	readline/examples/rlfe/rlfe.c	/^static void usage_exit ()$/;"	f	file:
usagetype	include/hp-symtab.h	/^  unsigned int usagetype:   1;     \/* 0 type-name 1 expression     *\/$/;"	m	struct:dntt_type_templ_arg
use	gdb/testsuite/gdb.base/cvexpr.c	/^void use (void *p)$/;"	f
use_agent	gdb/common/agent.c	/^int use_agent = 0;$/;"	v
use_agent	gdb/inf-child.c	/^inf_child_target::use_agent (bool use)$/;"	f	class:inf_child_target
use_agent	gdb/remote.c	/^remote_target::use_agent (bool use)$/;"	f	class:remote_target
use_agent	gdb/target-delegates.c	/^debug_target::use_agent (bool arg0)$/;"	f	class:debug_target
use_agent	gdb/target-delegates.c	/^dummy_target::use_agent (bool arg0)$/;"	f	class:dummy_target
use_agent	gdb/target-delegates.c	/^target_ops::use_agent (bool arg0)$/;"	f	class:target_ops
use_blx	bfd/bfd-in.h	/^  int use_blx;$/;"	m	struct:elf32_arm_params
use_blx	bfd/bfd-in2.h	/^  int use_blx;$/;"	m	struct:elf32_arm_params
use_blx	bfd/elf32-arm.c	/^  int use_blx;$/;"	m	struct:elf32_arm_link_hash_table	file:
use_buffer	gdb/testsuite/gdb.base/morestack.c	/^use_buffer (char *buf)$/;"	f	file:
use_compressed_breakpoints	gdb/riscv-tdep.c	/^static enum auto_boolean use_compressed_breakpoints;$/;"	v	typeref:enum:auto_boolean	file:
use_coredump_filter	gdb/linux-tdep.c	/^static int use_coredump_filter = 1;$/;"	v	file:
use_count	bfd/elf64-alpha.c	/^  int use_count;$/;"	m	struct:alpha_elf_got_entry	file:
use_custom_word_point	gdb/completer.h	/^  bool use_custom_word_point () const$/;"	f	class:completion_tracker
use_deprecated_index_sections	gdb/dwarf2read.c	/^static int use_deprecated_index_sections = 0;$/;"	v	file:
use_displaced_stepping	gdb/infrun.c	/^use_displaced_stepping (struct thread_info *tp)$/;"	f	file:
use_dtd	gdb/xml-support.c	/^gdb_xml_parser::use_dtd (const char *dtd_name)$/;"	f	class:gdb_xml_parser
use_dynamic_struct	gdb/testsuite/gdb.base/vla-stub-define.c	/^} use_dynamic_struct;$/;"	v	typeref:struct:dynamic_struct
use_es	include/opcode/rl78.h	/^  unsigned char	   use_es : 1;$/;"	m	struct:__anon1378
use_extra_arg	include/obstack.h	/^  unsigned use_extra_arg : 1;     \/* chunk alloc\/dealloc funcs take extra arg *\/$/;"	m	struct:obstack
use_is_acc_mmac	sim/frv/profile-fr550.c	/^use_is_acc_mmac (SIM_CPU *cpu, INT acc)$/;"	f	file:
use_is_cc_complex	sim/frv/profile-fr500.c	/^use_is_cc_complex (SIM_CPU *cpu, INT cc)$/;"	f	file:
use_is_ccr_complex	sim/frv/profile-fr550.c	/^use_is_ccr_complex (SIM_CPU *cpu, INT ccr)$/;"	f	file:
use_is_fp_load	sim/frv/profile-fr400.c	/^use_is_fp_load (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_fpop	sim/frv/profile-fr500.c	/^use_is_fpop (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_fr_complex_1	sim/frv/profile-fr550.c	/^use_is_fr_complex_1 (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_fr_complex_2	sim/frv/profile-fr550.c	/^use_is_fr_complex_2 (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_fr_load	sim/frv/profile-fr550.c	/^use_is_fr_load (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_gr_complex	sim/frv/profile.c	/^use_is_gr_complex (SIM_CPU *cpu, INT gr)$/;"	f
use_is_media	sim/frv/profile-fr500.c	/^use_is_media (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_media_p4	sim/frv/profile-fr400.c	/^use_is_media_p4 (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_is_media_p6	sim/frv/profile-fr400.c	/^use_is_media_p6 (SIM_CPU *cpu, INT fr)$/;"	f	file:
use_linux_regsets	gdb/gdbserver/linux-low.c	5309;"	d	file:
use_linux_regsets	gdb/gdbserver/linux-low.c	5501;"	d	file:
use_memory_banks	bfd/elf32-m68hc1x.c	/^   bfd_boolean use_memory_banks;$/;"	m	struct:m68hc11_scan_param	file:
use_memory_banks	bfd/elf32-xgate.c	/^  bfd_boolean use_memory_banks;$/;"	m	struct:xgate_scan_param	file:
use_methods	gdb/testsuite/gdb.cp/classes.cc	/^void use_methods ()$/;"	f
use_methods	gdb/testsuite/gdb.cp/misc.cc	/^void use_methods ()$/;"	f
use_mmap	intl/gettextP.h	/^  int use_mmap;$/;"	m	struct:loaded_domain
use_my_int	gdb/testsuite/gdb.perf/gm-pervasive-typedef.h	/^use_my_int (my_int x)$/;"	f
use_neg_got_offsets_p	bfd/elf32-m68k.c	/^  bfd_boolean use_neg_got_offsets_p;$/;"	m	struct:elf_m68k_link_hash_table	file:
use_of_my_int	gdb/testsuite/gdb.perf/gm-pervasive-typedef.cc	/^my_int use_of_my_int;$/;"	v
use_page_register	gdb/m68hc11-tdep.c	/^    int use_page_register;$/;"	m	struct:gdbarch_tdep	file:
use_plt_entry	bfd/elfxx-mips.c	/^  unsigned int use_plt_entry : 1;$/;"	m	struct:mips_elf_link_hash_entry	file:
use_plts_and_copy_relocs	bfd/elfxx-mips.c	/^  bfd_boolean use_plts_and_copy_relocs;$/;"	m	struct:mips_elf_link_hash_table	file:
use_poll	gdb/event-loop.c	/^static unsigned char use_poll = USE_POLL;$/;"	v	file:
use_pseudo_fsrs	gdb/nds32-tdep.h	/^  int use_pseudo_fsrs;$/;"	m	struct:gdbarch_tdep
use_range_stepping	gdb/remote.c	/^static int use_range_stepping = 1;$/;"	v	file:
use_rel	bfd/elf32-arm.c	/^  bfd_boolean use_rel;$/;"	m	struct:elf32_arm_link_hash_table	file:
use_rela_p	bfd/bfd-in2.h	/^  unsigned int use_rela_p:1;$/;"	m	struct:bfd_section
use_rela_p	bfd/elf32-tic6x.c	/^  bfd_boolean use_rela_p;$/;"	m	struct:elf32_tic6x_obj_tdata	file:
use_rld_obj_head	bfd/elfxx-mips.c	/^  bfd_boolean use_rld_obj_head;$/;"	m	struct:mips_elf_link_hash_table	file:
use_rtti_for_ptr_child_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void use_rtti_for_ptr_child_test ()$/;"	f
use_rtti_for_ptr_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void use_rtti_for_ptr_test ()$/;"	f
use_rtti_for_ref_child_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void use_rtti_for_ref_child_test ()$/;"	f
use_rtti_for_ref_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void use_rtti_for_ref_test ()$/;"	f
use_rtti_with_multiple_inheritence_test	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^void use_rtti_with_multiple_inheritence_test ()$/;"	f
use_xml	gdb/gdbserver/linux-x86-low.c	/^static int use_xml;$/;"	v	file:
used	bfd/elf-bfd.h	/^    bfd_boolean *used;$/;"	m	struct:elf_link_virtual_table_entry
used	include/bfdlink.h	/^  int used;$/;"	m	struct:bfd_elf_version_tree
used	include/vms/lbr.h	/^  unsigned char used[2];$/;"	m	struct:vms_indexdef
used	include/xregex2.h	/^  unsigned long int used;$/;"	m	struct:re_pattern_buffer
used	sim/m32c/mem.c	/^used (int rstart, int i, int j)$/;"	f	file:
used	sim/mips/dv-tx3904sio.c	/^  int size, used;$/;"	m	struct:tx3904sio_fifo	file:
used	sim/rx/mem.c	/^used (int rstart, int i, int j)$/;"	f	file:
used_bl	gdb/rs6000-tdep.c	/^    char used_bl;		\/* true if link register clobbered *\/$/;"	m	struct:rs6000_framedata	file:
used_by_bfd	bfd/bfd-in2.h	/^  void *used_by_bfd;$/;"	m	struct:bfd_section
used_mm	zlib/contrib/inflate86/inffast.S	/^#define used_mm   %mm1$/;"	d
used_prefixes	opcodes/i386-dis.c	/^static int used_prefixes;$/;"	v	file:
used_size	gdb/common/buffer.h	/^  size_t used_size; \/* actually used size *\/$/;"	m	struct:buffer
useit	gdb/testsuite/gdb.base/scope0.c	/^useit (int val)$/;"	f
useit1	gdb/testsuite/gdb.base/scope1.c	/^void useit1 (const int *val)$/;"	f
useitp	gdb/testsuite/gdb.base/scope0.c	/^useitp (const int *val)$/;"	f
user	gdb/arm-tdep.h	/^      unsigned int user : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
user	gdb/psympriv.h	/^  struct partial_symtab *user;$/;"	m	struct:partial_symtab	typeref:struct:partial_symtab::partial_symtab
user	gdb/symtab.h	/^  struct compunit_symtab *user;$/;"	m	struct:compunit_symtab	typeref:struct:compunit_symtab::compunit_symtab
user_args	gdb/cli/cli-script.c	/^user_args::user_args (const char *command_line)$/;"	f	class:user_args
user_args_stack	gdb/cli/cli-script.c	/^static std::vector<std::unique_ptr<user_args>> user_args_stack;$/;"	v	file:
user_breakpoint_p	gdb/breakpoint.c	/^user_breakpoint_p (struct breakpoint *b)$/;"	f
user_commands	gdb/cli/cli-decode.h	/^    counted_command_line user_commands;$/;"	m	struct:cmd_list_element
user_cpu_time_clock	gdb/common/run-time-clock.h	/^struct user_cpu_time_clock$/;"	s
user_data	gdb/xml-support.c	/^  void *user_data ()$/;"	f	struct:gdb_xml_parser
user_defined_command	gdb/cli/cli-script.c	/^user_defined_command (const char *ignore, int from_tty)$/;"	f	file:
user_error_symbol	gdb/guile/scm-exception.c	/^static SCM user_error_symbol;$/;"	v	file:
user_friendly_fixup	opcodes/aarch64-dis.c	/^user_friendly_fixup (aarch64_inst *inst)$/;"	f	file:
user_from_uid	gdb/nat/linux-osdata.c	/^user_from_uid (char *user, int maxlen, uid_t uid)$/;"	f	file:
user_input	readline/examples/rlptytest.c	/^user_input()$/;"	f	file:
user_macro_scope	gdb/macroscope.c	/^user_macro_scope (void)$/;"	f
user_mem_clear	gdb/memattr.c	/^user_mem_clear (void)$/;"	f	file:
user_mem_region_list	gdb/memattr.c	/^static std::vector<mem_region> user_mem_region_list, target_mem_region_list;$/;"	v	file:
user_microseconds	include/libiberty.h	/^  unsigned long user_microseconds;$/;"	m	struct:pex_time
user_name	gdb/tracepoint.h	/^  char *user_name;$/;"	m	struct:trace_status
user_osabi_state	gdb/osabi.c	/^static enum { osabi_auto, osabi_default, osabi_user } user_osabi_state;$/;"	v	typeref:enum:__anon1701	file:
user_phdrs	include/bfdlink.h	/^  unsigned int user_phdrs: 1;$/;"	m	struct:bfd_link_info
user_print_options	gdb/valprint.c	/^struct value_print_options user_print_options =$/;"	v	typeref:struct:value_print_options
user_reg	gdb/user-regs.c	/^struct user_reg$/;"	s	file:
user_reg_add	gdb/user-regs.c	/^user_reg_add (struct gdbarch *gdbarch, const char *name,$/;"	f
user_reg_add_builtin	gdb/user-regs.c	/^user_reg_add_builtin (const char *name, user_reg_read_ftype *read,$/;"	f
user_reg_map_name_to_regnum	gdb/user-regs.c	/^user_reg_map_name_to_regnum (struct gdbarch *gdbarch, const char *name,$/;"	f
user_reg_map_regnum_to_name	gdb/user-regs.c	/^user_reg_map_regnum_to_name (struct gdbarch *gdbarch, int regnum)$/;"	f
user_reg_read_ftype	gdb/user-regs.h	/^typedef struct value *(user_reg_read_ftype) (struct frame_info *frame,$/;"	t	typeref:struct:user_reg_read_ftype
user_regs32_struct	bfd/hosts/x86-64linux.h	/^struct user_regs32_struct$/;"	s
user_regs64_struct	bfd/hosts/x86-64linux.h	/^struct user_regs64_struct$/;"	s
user_regs_data	gdb/user-regs.c	/^static struct gdbarch_data *user_regs_data;$/;"	v	typeref:struct:gdbarch_data	file:
user_regs_init	gdb/user-regs.c	/^user_regs_init (struct gdbarch *gdbarch)$/;"	f	file:
user_seconds	include/libiberty.h	/^  unsigned long user_seconds;$/;"	m	struct:pex_time
user_select_syms	gdb/ada-lang.c	/^user_select_syms (struct block_symbol *syms, int nsyms, int max_results)$/;"	f
user_selected_context	gdb/command.h	/^  int user_selected_context;$/;"	m	struct:cli_suppress_notification
user_selected_context	gdb/mi/mi-main.h	/^  int user_selected_context;$/;"	m	struct:mi_suppress_notification
user_selected_osabi	gdb/osabi.c	/^static enum gdb_osabi user_selected_osabi;$/;"	v	typeref:enum:gdb_osabi	file:
user_selected_what_flag	gdb/defs.h	/^enum user_selected_what_flag$/;"	g
user_set_python	gdb/python/python.c	/^user_set_python (const char *args, int from_tty)$/;"	f	file:
user_set_python_list	gdb/python/python.c	/^static struct cmd_list_element *user_set_python_list;$/;"	v	typeref:struct:cmd_list_element	file:
user_set_vma	bfd/bfd-in2.h	/^  unsigned int user_set_vma : 1;$/;"	m	struct:bfd_section
user_settable_should_dump_core	gdb/utils.c	/^  int user_settable_should_dump_core;$/;"	m	struct:internal_problem	file:
user_settable_should_quit	gdb/utils.c	/^  int user_settable_should_quit;$/;"	m	struct:internal_problem	file:
user_show_python	gdb/python/python.c	/^user_show_python (const char *args, int from_tty)$/;"	f	file:
user_show_python_list	gdb/python/python.c	/^static struct cmd_list_element *user_show_python_list;$/;"	v	typeref:struct:cmd_list_element	file:
user_sve_header	gdb/nat/aarch64-sve-linux-sigcontext.h	/^struct user_sve_header {$/;"	s
user_tid	bfd/hpux-core.c	/^  unsigned long user_tid;  \/* User thread ID. *\/$/;"	m	struct:hpux_core_struct	file:
user_visible_resume_ptid	gdb/infrun.c	/^user_visible_resume_ptid (int step)$/;"	f
userdata	bfd/bfd-in2.h	/^  void *userdata;$/;"	m	struct:bfd_section
usermode	sim/testsuite/sim/bfin/hwloop-bits.S	/^usermode:$/;"	l
usermode	sim/testsuite/sim/bfin/usp.S	/^usermode:$/;"	l
username_completion_function	readline/compat.c	/^username_completion_function (s, i)$/;"	f
usernum_to_user_reg	gdb/user-regs.c	/^usernum_to_user_reg (struct gdbarch *gdbarch, int usernum)$/;"	f	file:
uses_fp	gdb/h8300-tdep.c	/^  int uses_fp;$/;"	m	struct:h8300_frame_cache	file:
uses_fp	gdb/sh-tdep.c	/^  int uses_fp;$/;"	m	struct:sh_frame_cache	file:
uses_fp	gdb/v850-tdep.c	/^  int uses_fp;$/;"	m	struct:v850_frame_cache	file:
uses_fp	gdb/xstormy16-tdep.c	/^  int uses_fp;$/;"	m	struct:xstormy16_frame_cache	file:
uses_frame	gdb/cris-tdep.c	/^  int uses_frame;$/;"	m	struct:cris_unwind_cache	file:
uses_frame	gdb/m32r-tdep.c	/^  int uses_frame;$/;"	m	struct:m32r_unwind_cache	file:
uses_frame	gdb/moxie-tdep.c	/^  int uses_frame;$/;"	m	struct:moxie_unwind_cache	file:
uses_huge_tlb	gdb/linux-tdep.c	/^    unsigned int uses_huge_tlb : 1;$/;"	m	struct:smaps_vmflags	file:
uses_large_model	bfd/elf32-msp430.c	/^uses_large_model (bfd *abfd)$/;"	f	file:
uses_msp430x_relocs	bfd/elf32-msp430.c	/^uses_msp430x_relocs (bfd * abfd)$/;"	f	file:
useshell	gdb/windows-nat.c	/^static int useshell = 0;		\/* use shell for subprocesses *\/$/;"	v	file:
usestatics	gdb/testsuite/gdb.base/scope0.c	/^void usestatics ()$/;"	f
usestatics1	gdb/testsuite/gdb.base/scope1.c	/^void usestatics1 ()$/;"	f
usevar	gdb/testsuite/gdb.base/pointers.c	/^void usevar (void *var) {}$/;"	f
ush	zlib/zutil.h	/^typedef unsigned short ush;$/;"	t
ushf	zlib/zutil.h	/^typedef ush FAR ushf;$/;"	t
ushort_addr	gdb/testsuite/gdb.base/whatis.c	/^typedef unsigned short *ushort_addr;$/;"	t	file:
ushortfield	gdb/testsuite/gdb.compile/compile.c	/^  unsigned short ushortfield;$/;"	m	struct:struct_type	file:
using_decl	gdb/block.c	/^  struct using_direct *using_decl = nullptr;$/;"	m	struct:allocate_on_obstack	typeref:struct:allocate_on_obstack::using_direct	file:
using_direct	gdb/namespace.h	/^struct using_direct$/;"	s
using_directives	gdb/dwarf2read.c	/^using_directives (enum language language)$/;"	f	file:
using_fp	gdb/iq2000-tdep.c	/^  int        using_fp;$/;"	m	struct:iq2000_frame_cache	file:
using_history	readline/history.c	/^using_history ()$/;"	f
using_index	gdb/dwarf2read.h	/^  bool using_index = false;$/;"	m	struct:dwarf2_per_objfile
using_struct_return	gdb/value.c	/^using_struct_return (struct gdbarch *gdbarch,$/;"	f
using_threads	gdb/gdbserver/linux-low.c	/^int using_threads = 1;$/;"	v
using_threads	gdb/gdbserver/lynx-low.c	/^int using_threads = 1;$/;"	v
using_threads	gdb/gdbserver/nto-low.c	/^int using_threads = 1;$/;"	v
using_threads	gdb/gdbserver/spu-low.c	/^int using_threads = 0;$/;"	v
using_threads	gdb/gdbserver/win32-low.c	/^int using_threads = 1;$/;"	v
using_thumb2	bfd/elf32-arm.c	/^using_thumb2 (struct elf32_arm_link_hash_table *globals)$/;"	f	file:
using_thumb2_bl	bfd/elf32-arm.c	/^using_thumb2_bl (struct elf32_arm_link_hash_table *globals)$/;"	f	file:
using_thumb_only	bfd/elf32-arm.c	/^using_thumb_only (struct elf32_arm_link_hash_table *globals)$/;"	f	file:
using_xfer	gdb/solib-svr4.c	/^  int using_xfer;$/;"	m	struct:svr4_info	file:
usp	gdb/testsuite/gdb.base/funcargs.c	/^unsigned short *usp = &us;$/;"	v
usp	include/opcode/cr16.h	/^  usp =  uspl,$/;"	e	enum:__anon1325
usp	include/opcode/crx.h	/^    u10, u11, u12, u13, u14, u15, ura, usp,$/;"	e	enum:__anon1260
usp	sim/bfin/bfin-sim.h	/^  bu32 ksp, usp, seqstat, syscfg, rets, reti, retx, retn, rete;$/;"	m	struct:bfin_cpu_state
usp	sim/m32c/cpu.h	/^  sp, usp, isp, pc, flags,$/;"	e	enum:__anon535
usp	sim/rx/cpu.h	100;"	d
usp	sim/testsuite/sim/bfin/c_mmr_interr_ctl.s	/^	usp = sp;                  \/\/ and frame pointer$/;"	d
usp	sim/testsuite/sim/bfin/cec-non-operating-env.s	/^	usp = p0;$/;"	d
usph	include/opcode/cr16.h	/^  ispl, isph, uspl, usph,$/;"	e	enum:__anon1325
uspl	include/opcode/cr16.h	/^  ispl, isph, uspl, usph,$/;"	e	enum:__anon1325
usr1_got	gdb/testsuite/gdb.threads/watchpoint-fork-child.c	/^static volatile int usr1_got;$/;"	v	file:
usr_cmd_cris_dwarf2_cfi	gdb/cris-tdep.c	/^static int usr_cmd_cris_dwarf2_cfi = 1;$/;"	v	file:
usr_cmd_cris_mode	gdb/cris-tdep.c	/^static const char *usr_cmd_cris_mode = cris_mode_normal;$/;"	v	file:
usr_cmd_cris_version	gdb/cris-tdep.c	/^static unsigned int usr_cmd_cris_version;$/;"	v	file:
usr_cmd_cris_version_valid	gdb/cris-tdep.c	/^static int usr_cmd_cris_version_valid = 0;$/;"	v	file:
usr_econtext	gdb/gdbserver/lynx-i386-low.c	/^typedef struct usr_econtext {$/;"	s	file:
usr_econtext_s	gdb/gdbserver/lynx-ppc-low.c	/^typedef struct usr_econtext_s$/;"	s	file:
usr_econtext_t	gdb/gdbserver/lynx-i386-low.c	/^} usr_econtext_t;$/;"	t	typeref:struct:usr_econtext	file:
usr_econtext_t	gdb/gdbserver/lynx-ppc-low.c	/^} usr_econtext_t;$/;"	t	typeref:struct:usr_econtext_s	file:
usr_fcontext	gdb/gdbserver/lynx-i386-low.c	/^typedef struct usr_fcontext {$/;"	s	file:
usr_fcontext_s	gdb/gdbserver/lynx-ppc-low.c	/^typedef struct usr_fcontext_s$/;"	s	file:
usr_fcontext_t	gdb/gdbserver/lynx-i386-low.c	/^} usr_fcontext_t;$/;"	t	typeref:struct:usr_fcontext	file:
usr_fcontext_t	gdb/gdbserver/lynx-ppc-low.c	/^} usr_fcontext_t;$/;"	t	typeref:struct:usr_fcontext_s	file:
usr_fetch_inferior_registers	gdb/gdbserver/linux-low.c	/^usr_fetch_inferior_registers (const struct regs_info *regs_info,$/;"	f	file:
usr_fetch_inferior_registers	gdb/gdbserver/linux-low.c	5683;"	d	file:
usr_store_inferior_registers	gdb/gdbserver/linux-low.c	/^usr_store_inferior_registers (const struct regs_info *regs_info,$/;"	f	file:
usr_store_inferior_registers	gdb/gdbserver/linux-low.c	5684;"	d	file:
usrdata	bfd/bfd-in2.h	/^  void *usrdata;$/;"	m	struct:bfd
usrregs	gdb/gdbserver/linux-low.h	/^  struct usrregs_info *usrregs;$/;"	m	struct:regs_info	typeref:struct:regs_info::usrregs_info
usrregs_info	gdb/gdbserver/linux-low.h	/^struct usrregs_info$/;"	s
usrtmp	libiberty/make-temp-file.c	/^static const char usrtmp[] =$/;"	v	file:
usse_mxcsr	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         usse_mxcsr;$/;"	m	struct:usr_fcontext	file:
usse_mxcsr_mask	gdb/gdbserver/lynx-i386-low.c	/^        uint32_t         usse_mxcsr_mask;$/;"	m	struct:usr_fcontext	file:
ust_loaded	gdb/gdbserver/tracepoint.c	/^IP_AGENT_EXPORT_VAR int ust_loaded;$/;"	v
ust_loaded	gdb/gdbserver/tracepoint.c	134;"	d	file:
ust_marker_to_static_tracepoint	gdb/gdbserver/tracepoint.c	/^ust_marker_to_static_tracepoint (const struct marker *mdata)$/;"	f	file:
ust_ops	gdb/gdbserver/tracepoint.c	/^} ust_ops;$/;"	v	typeref:struct:__anon1862	file:
ut_time	readline/examples/rlfe/os.h	270;"	d
utag	gdb/testsuite/gdb.base/funcargs.c	/^union utag {$/;"	u	file:
utf_32_string	gdb/testsuite/gdb.base/charset.c	/^wchar_t utf_32_string[NUM_CHARS];$/;"	v
util	sim/mcore/interp.c	/^util (SIM_DESC sd, SIM_CPU *cpu, unsigned what)$/;"	f	file:
utime	gdb/mi/mi-parse.h	/^  user_cpu_time_clock::time_point utime;$/;"	m	struct:mi_timestamp
utimes	readline/examples/rlfe/os.h	173;"	d
utmp	readline/examples/rlfe/os.h	263;"	d
uu	gdb/testsuite/gdb.cp/var-tag.cc	/^union UU {int aa; char bb;} uu;$/;"	v	typeref:union:UU
uuid	bfd/mach-o.h	/^    bfd_mach_o_uuid_command uuid;$/;"	m	union:bfd_mach_o_load_command::__anon1083
uuid	bfd/mach-o.h	/^  unsigned char uuid[16];$/;"	m	struct:bfd_mach_o_uuid_command
uvar	gdb/testsuite/gdb.base/charset.c	/^char16_t uvar;$/;"	v
uw2gdb	gdb/ia64-libunwind-tdep.h	/^  int (*uw2gdb) (int);$/;"	m	struct:libunwind_descr
uwop_code	include/coff/pe.h	/^  unsigned int uwop_code : 4;$/;"	m	struct:pex64_unwind_code
uword	sim/arm/armdefs.h	/^  ARMword  uword[2];$/;"	m	union:__anon788
uword	sim/cr16/sim-main.h	/^typedef unsigned long int  uword;$/;"	t
uword	sim/d10v/sim-main.h	/^typedef unsigned long int  uword;$/;"	t
uword	sim/mcore/sim-main.h	/^typedef unsigned long int  uword;$/;"	t
uword	sim/microblaze/microblaze.h	/^typedef unsigned int	uword;$/;"	t
uword	sim/moxie/interp.c	/^typedef unsigned int uword;$/;"	t	file:
uword64	sim/mips/sim-main.h	/^typedef unsigned64 uword64;$/;"	t
uxmm_reg	gdb/gdbserver/lynx-i386-low.c	/^        } uxmm_reg[8];$/;"	m	struct:usr_fcontext	typeref:struct:usr_fcontext::uxmm_register	file:
uxmm_register	gdb/gdbserver/lynx-i386-low.c	/^        struct uxmm_register {$/;"	s	struct:usr_fcontext	file:
uxor_tests	gdb/testsuite/gdb.disasm/hppa.s	/^uxor_tests$/;"	l
v	bfd/elf32-arm.c	/^    } v;$/;"	m	union:elf32_stm32l4xx_erratum_list::__anon1134	typeref:struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1136	file:
v	bfd/elf32-arm.c	/^    } v;$/;"	m	union:elf32_vfp11_erratum_list::__anon1130	typeref:struct:elf32_vfp11_erratum_list::__anon1130::__anon1132	file:
v	gdb/dwarf2expr.h	/^  } v;$/;"	m	struct:dwarf_expr_piece	typeref:union:dwarf_expr_piece::__anon1702
v	gdb/dwarf2read.h	/^  } v;$/;"	m	struct:dwarf2_per_cu_data	typeref:union:dwarf2_per_cu_data::__anon1741
v	gdb/score-tdep.c	/^  unsigned long long v;$/;"	m	struct:__anon1637	file:
v	gdb/stubs/ia64vms-stub.c	/^  unsigned __int64 v;$/;"	m	union:ia64_ireg	file:
v	gdb/testsuite/gdb.arch/amd64-entry-value-inline.c	/^static volatile int v;$/;"	v	file:
v	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^static volatile int v;$/;"	v	file:
v	gdb/testsuite/gdb.arch/amd64-prologue-xmm.c	/^static volatile int v, fail;$/;"	v	file:
v	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.S	/^v:$/;"	l
v	gdb/testsuite/gdb.arch/amd64-tailcall-cxx1.cc	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.arch/amd64-tailcall-noret.S	/^v:$/;"	l
v	gdb/testsuite/gdb.arch/amd64-tailcall-noret.c	/^volatile int v = 1;$/;"	v
v	gdb/testsuite/gdb.arch/amd64-tailcall-ret.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.base/asmlabel.c	/^static volatile int v = -1;$/;"	v	file:
v	gdb/testsuite/gdb.base/break-caller-line.c	/^static int v;$/;"	v	file:
v	gdb/testsuite/gdb.base/break-interp-lib.c	/^volatile int v[2];$/;"	v
v	gdb/testsuite/gdb.base/pie-execl.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.base/random-signal.c	/^int v;$/;"	v
v	gdb/testsuite/gdb.base/sizeof.c	/^  char v;$/;"	m	struct:__anon1957	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  double v;$/;"	m	struct:__anon1963	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  float v;$/;"	m	struct:__anon1962	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  int v;$/;"	m	struct:__anon1959	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  long double v;$/;"	m	struct:__anon1964	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  long long v;$/;"	m	struct:__anon1961	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  long v;$/;"	m	struct:__anon1960	file:
v	gdb/testsuite/gdb.base/sizeof.c	/^  short v;$/;"	m	struct:__anon1958	file:
v	gdb/testsuite/gdb.base/step-symless.c	/^static volatile int v;$/;"	v	file:
v	gdb/testsuite/gdb.cp/anon-struct.cc	/^t v;$/;"	v
v	gdb/testsuite/gdb.cp/nsdecl.cc	/^int v;$/;"	v
v	gdb/testsuite/gdb.cp/parse-lang.cc	/^  int v;$/;"	m	class:C	file:
v	gdb/testsuite/gdb.cp/typedef-operator.cc	/^D &v = u;$/;"	v
v	gdb/testsuite/gdb.cp/virtbase.cc	/^struct C {int v; C() {v=11;};};$/;"	m	struct:C	file:
v	gdb/testsuite/gdb.cp/virtfunc.cc	/^V   v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc.c	/^int v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-dir-file-name.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-entry-value-main.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-inline-param-main.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-modula2-self-type.S	/^v:	.long	0$/;"	l
v	gdb/testsuite/gdb.dwarf2/dw2-param-error-main.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.dwarf2/dw2-skip-prologue.c	/^static volatile int v;$/;"	v	file:
v	gdb/testsuite/gdb.guile/scm-frame-inline.c	/^volatile int v = 42;$/;"	v
v	gdb/testsuite/gdb.mi/gdb792.cc	/^	int v;$/;"	m	class:Q	file:
v	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^static volatile int v;$/;"	v	file:
v	gdb/testsuite/gdb.python/py-frame-inline.c	/^volatile int v = 42;$/;"	v
v	gdb/testsuite/gdb.reverse/amd64-tailcall-reverse.c	/^volatile int v;$/;"	v
v	gdb/testsuite/gdb.reverse/readv-reverse.c	/^const struct iovec v[4] = {$/;"	v	typeref:struct:iovec
v	gdb/testsuite/gdb.reverse/singlejmp-reverse.c	/^volatile int v;$/;"	v
v	opcodes/i386-dis.c	/^    int v;$/;"	m	struct:__anon58	file:
v	sim/aarch64/cpustate.h	/^  uint64_t     v[2];$/;"	m	union:FRegisterValue
v	sim/bfin/bfin-sim.h	/^  bu32 az, cc, v, v_copy, vs;$/;"	m	struct:bfin_cpu_state
v	sim/testsuite/sim/cris/c/writev1.c	/^struct iovec v[] = {$/;"	v	typeref:struct:iovec
v	sim/testsuite/sim/cris/c/writev2.c	/^struct iovec v[] = {$/;"	v	typeref:struct:iovec
v0_full_regnum	gdb/s390-tdep.h	/^  int v0_full_regnum;$/;"	m	struct:gdbarch_tdep
v1	gdb/dwarf2read.c	/^    } v1;$/;"	m	union:dwp_hash_table::__anon1823	typeref:struct:dwp_hash_table::__anon1823::__anon1824	file:
v1	gdb/testsuite/gdb.base/sigbpt.c	/^volatile long v1 = 0;$/;"	v
v1	gdb/testsuite/gdb.guile/scm-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v1	gdb/testsuite/gdb.python/py-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v1	gdb/testsuite/gdb.stabs/exclfwd1.c	/^a_t v1;$/;"	v
v1	zlib/contrib/iostream3/zfstream.h	/^                              T1 v1,$/;"	v
v1	zlib/contrib/iostream3/zfstream.h	/^              T1 v1,$/;"	m	class:gzomanip2
v2	gdb/dwarf2read.c	/^    } v2;$/;"	m	union:dwp_hash_table::__anon1823	typeref:struct:dwp_hash_table::__anon1823::__anon1825	file:
v2	gdb/testsuite/gdb.base/sigbpt.c	/^volatile long v2 = 0;$/;"	v
v2	gdb/testsuite/gdb.cp/anon-struct.cc	/^  t2 v2;$/;"	m	namespace:X	file:
v2	gdb/testsuite/gdb.guile/scm-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v2	gdb/testsuite/gdb.python/py-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v2	gdb/testsuite/gdb.stabs/exclfwd2.c	/^a_t v2;$/;"	v
v2	zlib/contrib/iostream3/zfstream.h	/^              T2 v2);$/;"	m	class:gzomanip2
v3	gdb/testsuite/gdb.base/sigbpt.c	/^volatile long v3 = 0;$/;"	v
v3	gdb/testsuite/gdb.cp/anon-struct.cc	/^t3 v3;$/;"	v
v3	gdb/testsuite/gdb.guile/scm-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v3	gdb/testsuite/gdb.python/py-type.c	/^{ v1, v2, v3$/;"	e	enum:E	file:
v3	gdb/testsuite/gdb.stabs/exclfwd2.c	/^const char *v3;$/;"	v
v4	gdb/testsuite/gdb.compile/compile.c	/^typedef int v4 __attribute__ ((vector_size (16)));$/;"	t	file:
v4sf_t	gdb/testsuite/gdb.arch/i386-sse.c	/^} v4sf_t;$/;"	t	typeref:struct:__anon1933	file:
v6	opcodes/sparc-opc.c	49;"	d	file:
v6notlet	opcodes/sparc-opc.c	55;"	d	file:
v6notv9	opcodes/sparc-opc.c	99;"	d	file:
v7	opcodes/sparc-opc.c	59;"	d	file:
v8	opcodes/sparc-opc.c	69;"	d	file:
v800_elf_howto_table	bfd/elf32-v850.c	/^static reloc_howto_type v800_elf_howto_table[] =$/;"	v	file:
v800_elf_info_to_howto	bfd/elf32-v850.c	/^v800_elf_info_to_howto (bfd *		    abfd,$/;"	f	file:
v800_elf_reloc_map	bfd/elf32-v850.c	/^static const struct v850_elf_reloc_map v800_elf_reloc_map[] =$/;"	v	typeref:struct:v850_elf_reloc_map	file:
v800_elf_reloc_name_lookup	bfd/elf32-v850.c	/^v800_elf_reloc_name_lookup (bfd * abfd, const char * r_name)$/;"	f	file:
v800_elf_reloc_type_lookup	bfd/elf32-v850.c	/^v800_elf_reloc_type_lookup (bfd * abfd, bfd_reloc_code_real_type code)$/;"	f	file:
v850_abi	gdb/v850-tdep.c	/^enum v850_abi$/;"	g	file:
v850_alloc_frame_cache	gdb/v850-tdep.c	/^v850_alloc_frame_cache (struct frame_info *this_frame)$/;"	f	file:
v850_analyze_prologue	gdb/v850-tdep.c	/^v850_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
v850_bins	sim/v850/simops.c	/^v850_bins (SIM_DESC sd, unsigned int source, unsigned int lsb, unsigned int msb,$/;"	f
v850_breakpoint_kind_from_pc	gdb/v850-tdep.c	/^v850_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
v850_cacheop_codes	opcodes/v850-dis.c	/^static const int v850_cacheop_codes[] =$/;"	v	file:
v850_cacheop_names	opcodes/v850-dis.c	/^static const char *const v850_cacheop_names[] =$/;"	v	file:
v850_cc_names	opcodes/v850-dis.c	/^static const char *const v850_cc_names[] =$/;"	v	file:
v850_div	sim/v850/simops.c	/^v850_div (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p, unsigned int *op3p)$/;"	f
v850_divu	sim/v850/simops.c	/^v850_divu (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p, unsigned int *op3p)$/;"	f
v850_dummy_id	gdb/v850-tdep.c	/^v850_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
v850_eight_byte_align_p	gdb/v850-tdep.c	/^v850_eight_byte_align_p (struct type *type)$/;"	f	file:
v850_elf_add_symbol_hook	bfd/elf32-v850.c	/^v850_elf_add_symbol_hook (bfd *abfd,$/;"	f	file:
v850_elf_check_relocs	bfd/elf32-v850.c	/^v850_elf_check_relocs (bfd *abfd,$/;"	f	file:
v850_elf_copy_notes	bfd/elf32-v850.c	/^v850_elf_copy_notes (bfd *ibfd, bfd *obfd)$/;"	f	file:
v850_elf_copy_private_bfd_data	bfd/elf32-v850.c	/^v850_elf_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
v850_elf_create_sections	bfd/elf32-v850.c	/^v850_elf_create_sections (struct bfd_link_info * info)$/;"	f
v850_elf_fake_sections	bfd/elf32-v850.c	/^v850_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_final_link_relocate	bfd/elf32-v850.c	/^v850_elf_final_link_relocate (reloc_howto_type *howto,$/;"	f	file:
v850_elf_final_write_processing	bfd/elf32-v850.c	/^v850_elf_final_write_processing (bfd *abfd,$/;"	f	file:
v850_elf_gc_mark_hook	bfd/elf32-v850.c	/^v850_elf_gc_mark_hook (asection *sec,$/;"	f	file:
v850_elf_howto_table	bfd/elf32-v850.c	/^static reloc_howto_type v850_elf_howto_table[] =$/;"	v	file:
v850_elf_howto_table	bfd/elf32-v850.c	/^static reloc_howto_type v850_elf_howto_table[];$/;"	v	file:
v850_elf_ignore_reloc	bfd/elf32-v850.c	/^v850_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_info_to_howto_rel	bfd/elf32-v850.c	/^v850_elf_info_to_howto_rel (bfd *abfd,$/;"	f	file:
v850_elf_info_to_howto_rela	bfd/elf32-v850.c	/^v850_elf_info_to_howto_rela (bfd *abfd,$/;"	f	file:
v850_elf_is_local_label_name	bfd/elf32-v850.c	/^v850_elf_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)$/;"	f	file:
v850_elf_is_target_special_symbol	bfd/elf32-v850.c	/^v850_elf_is_target_special_symbol (bfd *abfd, asymbol *sym)$/;"	f	file:
v850_elf_link_output_symbol_hook	bfd/elf32-v850.c	/^v850_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_make_note_section	bfd/elf32-v850.c	/^v850_elf_make_note_section (bfd * abfd)$/;"	f	file:
v850_elf_merge_notes	bfd/elf32-v850.c	/^v850_elf_merge_notes (bfd * ibfd, bfd *obfd)$/;"	f	file:
v850_elf_merge_private_bfd_data	bfd/elf32-v850.c	/^v850_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
v850_elf_object_p	bfd/elf32-v850.c	/^v850_elf_object_p (bfd *abfd)$/;"	f	file:
v850_elf_perform_lo16_relocation	bfd/elf32-v850.c	/^v850_elf_perform_lo16_relocation (bfd *abfd, unsigned long *insn,$/;"	f	file:
v850_elf_perform_relocation	bfd/elf32-v850.c	/^v850_elf_perform_relocation (bfd *abfd,$/;"	f	file:
v850_elf_print_notes	bfd/elf32-v850.c	/^v850_elf_print_notes (bfd * abfd, FILE * file)$/;"	f	file:
v850_elf_print_private_bfd_data	bfd/elf32-v850.c	/^v850_elf_print_private_bfd_data (bfd *abfd, void * ptr)$/;"	f	file:
v850_elf_relax_delete_bytes	bfd/elf32-v850.c	/^v850_elf_relax_delete_bytes (bfd *abfd,$/;"	f	file:
v850_elf_relax_section	bfd/elf32-v850.c	/^v850_elf_relax_section (bfd *abfd,$/;"	f	file:
v850_elf_reloc	bfd/elf32-v850.c	/^v850_elf_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_reloc_map	bfd/elf32-v850.c	/^static const struct v850_elf_reloc_map v850_elf_reloc_map[] =$/;"	v	typeref:struct:v850_elf_reloc_map	file:
v850_elf_reloc_map	bfd/elf32-v850.c	/^struct v850_elf_reloc_map$/;"	s	file:
v850_elf_reloc_name_lookup	bfd/elf32-v850.c	/^v850_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_reloc_type_lookup	bfd/elf32-v850.c	/^v850_elf_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_relocate_section	bfd/elf32-v850.c	/^v850_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
v850_elf_scom_section	bfd/elf32-v850.c	/^static asection  v850_elf_scom_section;$/;"	v	file:
v850_elf_scom_symbol	bfd/elf32-v850.c	/^static asymbol   v850_elf_scom_symbol;$/;"	v	file:
v850_elf_scom_symbol_ptr	bfd/elf32-v850.c	/^static asymbol * v850_elf_scom_symbol_ptr;$/;"	v	file:
v850_elf_section_from_bfd_section	bfd/elf32-v850.c	/^v850_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
v850_elf_section_from_shdr	bfd/elf32-v850.c	/^v850_elf_section_from_shdr (bfd *abfd,$/;"	f	file:
v850_elf_set_note	bfd/elf32-v850.c	/^v850_elf_set_note (bfd * abfd, enum v850_notes note, unsigned int val)$/;"	f
v850_elf_set_private_flags	bfd/elf32-v850.c	/^v850_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
v850_elf_special_sections	bfd/elf32-v850.c	/^static const struct bfd_elf_special_section v850_elf_special_sections[] =$/;"	v	typeref:struct:bfd_elf_special_section	file:
v850_elf_symbol_processing	bfd/elf32-v850.c	/^v850_elf_symbol_processing (bfd *abfd, asymbol *asym)$/;"	f	file:
v850_elf_tcom_section	bfd/elf32-v850.c	/^static asection  v850_elf_tcom_section;$/;"	v	file:
v850_elf_tcom_symbol	bfd/elf32-v850.c	/^static asymbol   v850_elf_tcom_symbol;$/;"	v	file:
v850_elf_tcom_symbol_ptr	bfd/elf32-v850.c	/^static asymbol * v850_elf_tcom_symbol_ptr;$/;"	v	file:
v850_elf_zcom_section	bfd/elf32-v850.c	/^static asection  v850_elf_zcom_section;$/;"	v	file:
v850_elf_zcom_symbol	bfd/elf32-v850.c	/^static asymbol   v850_elf_zcom_symbol;$/;"	v	file:
v850_elf_zcom_symbol_ptr	bfd/elf32-v850.c	/^static asymbol * v850_elf_zcom_symbol_ptr;$/;"	v	file:
v850_extract_return_value	gdb/v850-tdep.c	/^v850_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
v850_float_cc_names	opcodes/v850-dis.c	/^static const char *const v850_float_cc_names[] =$/;"	v	file:
v850_float_compare	sim/v850/simops.c	/^v850_float_compare (SIM_DESC sd, int cmp, sim_fpu wop1, sim_fpu wop2, int double_op_p)$/;"	f
v850_frame_align	gdb/v850-tdep.c	/^v850_frame_align (struct gdbarch *ignore, CORE_ADDR sp)$/;"	f	file:
v850_frame_base	gdb/v850-tdep.c	/^static const struct frame_base v850_frame_base = {$/;"	v	typeref:struct:frame_base	file:
v850_frame_base_address	gdb/v850-tdep.c	/^v850_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
v850_frame_cache	gdb/v850-tdep.c	/^struct v850_frame_cache$/;"	s	file:
v850_frame_cache	gdb/v850-tdep.c	/^v850_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
v850_frame_prev_register	gdb/v850-tdep.c	/^v850_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
v850_frame_this_id	gdb/v850-tdep.c	/^v850_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
v850_frame_unwind	gdb/v850-tdep.c	/^static const struct frame_unwind v850_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
v850_gdbarch_init	gdb/v850-tdep.c	/^v850_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
v850_handle_prepare	gdb/v850-tdep.c	/^v850_handle_prepare (int insn, int insn2, CORE_ADDR * current_pc_ptr,$/;"	f	file:
v850_handle_pushm	gdb/v850-tdep.c	/^v850_handle_pushm (int insn, int insn2, struct v850_frame_cache *pi,$/;"	f	file:
v850_is_save_register	gdb/v850-tdep.c	/^v850_is_save_register (int reg)$/;"	f	file:
v850_msg_is_out_of_range	opcodes/v850-opc.c	/^v850_msg_is_out_of_range (const char* msg)$/;"	f
v850_notes	include/elf/v850.h	/^enum v850_notes$/;"	g
v850_num_opcodes	opcodes/v850-opc.c	/^const int v850_num_opcodes =$/;"	v
v850_opcode	include/opcode/v850.h	/^struct v850_opcode$/;"	s
v850_opcodes	opcodes/v850-opc.c	/^const struct v850_opcode v850_opcodes[] =$/;"	v	typeref:struct:v850_opcode
v850_operand	include/opcode/v850.h	/^struct v850_operand$/;"	s
v850_operands	opcodes/v850-opc.c	/^const struct v850_operand v850_operands[] =$/;"	v	typeref:struct:v850_operand
v850_pc_get	sim/v850/interp.c	/^v850_pc_get (sim_cpu *cpu)$/;"	f	file:
v850_pc_set	sim/v850/interp.c	/^v850_pc_set (sim_cpu *cpu, sim_cia pc)$/;"	f	file:
v850_prefop_codes	opcodes/v850-dis.c	/^static const int v850_prefop_codes[] =$/;"	v	file:
v850_prefop_names	opcodes/v850-dis.c	/^static const char *const v850_prefop_names[] =$/;"	v	file:
v850_push_dummy_call	gdb/v850-tdep.c	/^v850_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
v850_reg_fetch	sim/v850/interp.c	/^v850_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
v850_reg_names	opcodes/v850-dis.c	/^static const char *const v850_reg_names[] =$/;"	v	file:
v850_reg_size	gdb/v850-tdep.c	/^  v850_reg_size = 4$/;"	e	enum:__anon1645	file:
v850_reg_store	sim/v850/interp.c	/^v850_reg_store (SIM_CPU *cpu, int rn, unsigned char *memory, int length)$/;"	f	file:
v850_register_name	gdb/v850-tdep.c	/^v850_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
v850_register_type	gdb/v850-tdep.c	/^v850_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
v850_regs	sim/v850/sim-main.h	/^} v850_regs;$/;"	t	typeref:struct:_v850_regs
v850_return_value	gdb/v850-tdep.c	/^v850_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
v850_rotl	sim/v850/simops.c	/^v850_rotl (SIM_DESC sd, unsigned int amount, unsigned int src, unsigned int * dest)$/;"	f
v850_sar	sim/v850/simops.c	/^v850_sar (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p)$/;"	f
v850_satadd	sim/v850/simops.c	/^v850_satadd (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p)$/;"	f
v850_satsub	sim/v850/simops.c	/^v850_satsub (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p)$/;"	f
v850_set_note	bfd/elf32-v850.c	/^v850_set_note (bfd * abfd, asection * s, enum v850_notes note, unsigned int val)$/;"	f	file:
v850_shl	sim/v850/simops.c	/^v850_shl (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p)$/;"	f
v850_shr	sim/v850/simops.c	/^v850_shr (SIM_DESC sd, unsigned int op0, unsigned int op1, unsigned int *op2p)$/;"	f
v850_skip_prologue	gdb/v850-tdep.c	/^v850_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
v850_sreg_names	opcodes/v850-dis.c	/^static const char *const v850_sreg_names[] =$/;"	v	file:
v850_store_return_value	gdb/v850-tdep.c	/^v850_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
v850_sw_breakpoint_from_kind	gdb/v850-tdep.c	/^v850_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
v850_type_is_scalar	gdb/v850-tdep.c	/^v850_type_is_scalar (struct type *t)$/;"	f	file:
v850_unwind_pc	gdb/v850-tdep.c	/^v850_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
v850_unwind_sp	gdb/v850-tdep.c	/^v850_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
v850_use_struct_convention	gdb/v850-tdep.c	/^v850_use_struct_convention (struct gdbarch *gdbarch, struct type *type)$/;"	f	file:
v850_vreg_names	opcodes/v850-dis.c	/^static const char *const v850_vreg_names[] =$/;"	v	file:
v850e2_register_name	gdb/v850-tdep.c	/^v850e2_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
v850e3v5_register_name	gdb/v850-tdep.c	/^v850e3v5_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
v850e_register_name	gdb/v850-tdep.c	/^v850e_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
v8sd_t	gdb/testsuite/gdb.arch/i386-avx512.c	/^} v8sd_t;$/;"	t	typeref:struct:__anon1927	file:
v8sf_t	gdb/testsuite/gdb.arch/i386-avx.c	/^} v8sf_t;$/;"	t	typeref:struct:__anon1926	file:
v9	opcodes/sparc-opc.c	77;"	d	file:
v9_hpriv_reg_names	opcodes/sparc-dis.c	/^static char *v9_hpriv_reg_names[] =$/;"	v	file:
v9_priv_reg_names	opcodes/sparc-dis.c	/^static char *v9_priv_reg_names[] =$/;"	v	file:
v9a	opcodes/sparc-opc.c	84;"	d	file:
v9a_asr_reg_names	opcodes/sparc-dis.c	/^static char *v9a_asr_reg_names[] =$/;"	v	file:
v9andleon	opcodes/sparc-opc.c	81;"	d	file:
v9b	opcodes/sparc-opc.c	87;"	d	file:
v9c	opcodes/sparc-opc.c	90;"	d	file:
v9d	opcodes/sparc-opc.c	92;"	d	file:
v9e	opcodes/sparc-opc.c	93;"	d	file:
v9m	opcodes/sparc-opc.c	95;"	d	file:
v9notv9a	opcodes/sparc-opc.c	103;"	d	file:
v9v	opcodes/sparc-opc.c	94;"	d	file:
vA	gdb/testsuite/gdb.cp/classes.cc	/^class vA {$/;"	c	file:
vA	gdb/testsuite/gdb.cp/misc.cc	/^class vA {$/;"	c	file:
vB	gdb/testsuite/gdb.cp/classes.cc	/^class vB : public virtual vA {$/;"	c	file:
vB	gdb/testsuite/gdb.cp/misc.cc	/^class vB : public virtual vA {$/;"	c	file:
vC	gdb/testsuite/gdb.cp/classes.cc	/^class vC : public virtual vA {$/;"	c	file:
vC	gdb/testsuite/gdb.cp/misc.cc	/^class vC : public virtual vA {$/;"	c	file:
vCont_action_support	gdb/remote.c	/^struct vCont_action_support$/;"	s	file:
vCont_supported	gdb/gdbserver/server.h	/^  int vCont_supported = 0;$/;"	m	struct:client_state
vD	gdb/testsuite/gdb.cp/classes.cc	/^class vD : public virtual vB, public virtual vC {$/;"	c	file:
vD	gdb/testsuite/gdb.cp/misc.cc	/^class vD : public virtual vB, public virtual vC {$/;"	c	file:
vE	gdb/testsuite/gdb.cp/classes.cc	/^class vE : public virtual vD {$/;"	c	file:
vE	gdb/testsuite/gdb.cp/misc.cc	/^class vE : public virtual vD {$/;"	c	file:
v_a	sim/testsuite/sim/bfin/vecadd.s	/^v_a:$/;"	l
v_b	sim/testsuite/sim/bfin/vecadd.s	/^v_b:$/;"	l
v_bnd_mode	opcodes/i386-dis.c	/^  v_bnd_mode,$/;"	e	enum:__anon42	file:
v_bool	gdb/testsuite/gdb.cp/classes.cc	/^bool            v_bool;$/;"	v
v_bool	gdb/testsuite/gdb.cp/misc.cc	/^bool            v_bool;$/;"	v
v_bool_array	gdb/testsuite/gdb.cp/classes.cc	/^bool            v_bool_array[2];$/;"	v
v_bool_array	gdb/testsuite/gdb.cp/misc.cc	/^bool            v_bool_array[2];$/;"	v
v_boolean	gdb/testsuite/gdb.base/cvexpr.c	/^boolean v_boolean;$/;"	v
v_boolean	gdb/testsuite/gdb.base/ptype.c	/^boolean v_boolean;$/;"	v
v_boolean2	gdb/testsuite/gdb.base/cvexpr.c	/^boolean2 v_boolean2;$/;"	v
v_boolean2	gdb/testsuite/gdb.base/ptype.c	/^boolean2 v_boolean2;$/;"	v
v_c	sim/testsuite/sim/bfin/vecadd.s	/^v_c:$/;"	l
v_char	gdb/testsuite/gdb.base/all-types.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/cvexpr.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/exprs.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/pointers.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/ptype.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/setvar.c	/^char		v_char;$/;"	v
v_char	gdb/testsuite/gdb.base/whatis.c	/^char		v_char;$/;"	v
v_char_array	gdb/testsuite/gdb.base/cvexpr.c	/^char		v_char_array[2];$/;"	v
v_char_array	gdb/testsuite/gdb.base/exprs.c	/^char		v_char_array[2];$/;"	v
v_char_array	gdb/testsuite/gdb.base/pointers.c	/^char		v_char_array[2];$/;"	v
v_char_array	gdb/testsuite/gdb.base/ptype.c	/^char		v_char_array[2];$/;"	v
v_char_array	gdb/testsuite/gdb.base/setvar.c	/^char		v_char_array[2];$/;"	v
v_char_array	gdb/testsuite/gdb.base/whatis.c	/^char		v_char_array[2];$/;"	v
v_char_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^char		*v_char_array_pointer[2];$/;"	v
v_char_func	gdb/testsuite/gdb.base/cvexpr.c	/^char		(*v_char_func) (int, int*);$/;"	v
v_char_func	gdb/testsuite/gdb.base/exprs.c	/^char		v_char_func () { return(0); }$/;"	f
v_char_func	gdb/testsuite/gdb.base/ptype.c	/^char		v_char_func () { return(0); }$/;"	f
v_char_func	gdb/testsuite/gdb.base/setvar.c	/^char		v_char_func () { return(0); }$/;"	f
v_char_func	gdb/testsuite/gdb.base/whatis.c	/^char		v_char_func () { return(0); }$/;"	f
v_char_member	gdb/testsuite/gdb.base/cvexpr.c	/^    char	v_char_member;$/;"	m	struct:__anon2026	file:
v_char_member	gdb/testsuite/gdb.base/cvexpr.c	/^    char	v_char_member;$/;"	m	struct:t_struct	file:
v_char_member	gdb/testsuite/gdb.base/cvexpr.c	/^    char	v_char_member;$/;"	m	union:__anon2028	file:
v_char_member	gdb/testsuite/gdb.base/cvexpr.c	/^    char	v_char_member;$/;"	m	union:t_union	file:
v_char_member	gdb/testsuite/gdb.base/exprs.c	/^    char	v_char_member;$/;"	m	struct:__anon2018	file:
v_char_member	gdb/testsuite/gdb.base/exprs.c	/^    char	v_char_member;$/;"	m	struct:t_struct	file:
v_char_member	gdb/testsuite/gdb.base/exprs.c	/^    char	v_char_member;$/;"	m	union:__anon2019	file:
v_char_member	gdb/testsuite/gdb.base/exprs.c	/^    char	v_char_member;$/;"	m	union:t_union	file:
v_char_member	gdb/testsuite/gdb.base/ptype.c	/^    char	v_char_member;$/;"	m	struct:__anon2009	file:
v_char_member	gdb/testsuite/gdb.base/ptype.c	/^    char	v_char_member;$/;"	m	struct:t_struct	file:
v_char_member	gdb/testsuite/gdb.base/ptype.c	/^    char	v_char_member;$/;"	m	union:__anon2011	file:
v_char_member	gdb/testsuite/gdb.base/ptype.c	/^    char	v_char_member;$/;"	m	union:t_union	file:
v_char_member	gdb/testsuite/gdb.base/setvar.c	/^    char	v_char_member;$/;"	m	struct:__anon2006	file:
v_char_member	gdb/testsuite/gdb.base/setvar.c	/^    char	v_char_member;$/;"	m	struct:t_struct	file:
v_char_member	gdb/testsuite/gdb.base/setvar.c	/^    char	v_char_member;$/;"	m	union:__anon2008	file:
v_char_member	gdb/testsuite/gdb.base/setvar.c	/^    char	v_char_member;$/;"	m	union:t_union	file:
v_char_member	gdb/testsuite/gdb.base/setvar.c	/^  char v_char_member;$/;"	m	struct:__anon2007	file:
v_char_member	gdb/testsuite/gdb.base/whatis.c	/^    char	v_char_member;$/;"	m	struct:__anon1999	file:
v_char_member	gdb/testsuite/gdb.base/whatis.c	/^    char	v_char_member;$/;"	m	struct:t_struct	file:
v_char_member	gdb/testsuite/gdb.base/whatis.c	/^    char	v_char_member;$/;"	m	union:__anon2000	file:
v_char_member	gdb/testsuite/gdb.base/whatis.c	/^    char	v_char_member;$/;"	m	union:t_union	file:
v_char_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer	gdb/testsuite/gdb.base/exprs.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer	gdb/testsuite/gdb.base/pointers.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer	gdb/testsuite/gdb.base/ptype.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer	gdb/testsuite/gdb.base/setvar.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer	gdb/testsuite/gdb.base/whatis.c	/^char		*v_char_pointer;$/;"	v
v_char_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^char		(*v_char_pointer_array)[2];$/;"	v
v_char_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^char		**v_char_pointer_pointer;$/;"	v
v_copy	sim/bfin/bfin-sim.h	/^  bu32 az, cc, v, v_copy, vs;$/;"	m	struct:bfin_cpu_state
v_d128_t	gdb/testsuite/gdb.base/dfp-test.c	/^d128_t v_d128_t;$/;"	v
v_d128_t2	gdb/testsuite/gdb.base/dfp-test.c	/^d128_t2 v_d128_t2;$/;"	v
v_d32_t	gdb/testsuite/gdb.base/dfp-test.c	/^d32_t v_d32_t;$/;"	v
v_d32_t2	gdb/testsuite/gdb.base/dfp-test.c	/^d32_t2 v_d32_t2;$/;"	v
v_d64_t	gdb/testsuite/gdb.base/dfp-test.c	/^d64_t v_d64_t;$/;"	v
v_d64_t2	gdb/testsuite/gdb.base/dfp-test.c	/^d64_t2 v_d64_t2;$/;"	v
v_double	gdb/testsuite/gdb.base/all-types.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/cvexpr.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/exprs.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/pointers.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/ptype.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/setvar.c	/^double		v_double;$/;"	v
v_double	gdb/testsuite/gdb.base/whatis.c	/^double		v_double;$/;"	v
v_double_array	gdb/testsuite/gdb.base/cvexpr.c	/^double		v_double_array[2];$/;"	v
v_double_array	gdb/testsuite/gdb.base/exprs.c	/^double		v_double_array[2];$/;"	v
v_double_array	gdb/testsuite/gdb.base/pointers.c	/^double		v_double_array[2];$/;"	v
v_double_array	gdb/testsuite/gdb.base/ptype.c	/^double		v_double_array[2];$/;"	v
v_double_array	gdb/testsuite/gdb.base/setvar.c	/^double		v_double_array[2];$/;"	v
v_double_array	gdb/testsuite/gdb.base/whatis.c	/^double		v_double_array[2];$/;"	v
v_double_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^double		*v_double_array_pointer[2];$/;"	v
v_double_func	gdb/testsuite/gdb.base/cvexpr.c	/^double		(*v_double_func) (int, int*);$/;"	v
v_double_func	gdb/testsuite/gdb.base/exprs.c	/^double		v_double_func () { return (0.0); }$/;"	f
v_double_func	gdb/testsuite/gdb.base/ptype.c	/^double		v_double_func () { return (0.0); }$/;"	f
v_double_func	gdb/testsuite/gdb.base/setvar.c	/^double		v_double_func () { return (0.0); }$/;"	f
v_double_func	gdb/testsuite/gdb.base/whatis.c	/^double		v_double_func () { return (0.0); }$/;"	f
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^    double	v_double_member;$/;"	m	struct:__anon2026	file:
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^    double	v_double_member;$/;"	m	struct:t_struct	file:
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^    double	v_double_member;$/;"	m	union:__anon2028	file:
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^    double	v_double_member;$/;"	m	union:t_union	file:
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^  double v_double_member;$/;"	m	struct:__anon2027	file:
v_double_member	gdb/testsuite/gdb.base/cvexpr.c	/^  double v_double_member;$/;"	m	union:__anon2029	file:
v_double_member	gdb/testsuite/gdb.base/exprs.c	/^    double	v_double_member;$/;"	m	struct:__anon2018	file:
v_double_member	gdb/testsuite/gdb.base/exprs.c	/^    double	v_double_member;$/;"	m	struct:t_struct	file:
v_double_member	gdb/testsuite/gdb.base/exprs.c	/^    double	v_double_member;$/;"	m	union:__anon2019	file:
v_double_member	gdb/testsuite/gdb.base/exprs.c	/^    double	v_double_member;$/;"	m	union:t_union	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^    double	v_double_member;$/;"	m	struct:__anon2009	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^    double	v_double_member;$/;"	m	struct:t_struct	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^    double	v_double_member;$/;"	m	union:__anon2011	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^    double	v_double_member;$/;"	m	union:t_union	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^  double v_double_member;$/;"	m	struct:__anon2010	file:
v_double_member	gdb/testsuite/gdb.base/ptype.c	/^  double v_double_member;$/;"	m	union:__anon2012	file:
v_double_member	gdb/testsuite/gdb.base/setvar.c	/^    double	v_double_member;$/;"	m	struct:__anon2006	file:
v_double_member	gdb/testsuite/gdb.base/setvar.c	/^    double	v_double_member;$/;"	m	struct:t_struct	file:
v_double_member	gdb/testsuite/gdb.base/setvar.c	/^    double	v_double_member;$/;"	m	union:__anon2008	file:
v_double_member	gdb/testsuite/gdb.base/setvar.c	/^    double	v_double_member;$/;"	m	union:t_union	file:
v_double_member	gdb/testsuite/gdb.base/whatis.c	/^    double	v_double_member;$/;"	m	struct:__anon1999	file:
v_double_member	gdb/testsuite/gdb.base/whatis.c	/^    double	v_double_member;$/;"	m	struct:t_struct	file:
v_double_member	gdb/testsuite/gdb.base/whatis.c	/^    double	v_double_member;$/;"	m	union:__anon2000	file:
v_double_member	gdb/testsuite/gdb.base/whatis.c	/^    double	v_double_member;$/;"	m	union:t_union	file:
v_double_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer	gdb/testsuite/gdb.base/exprs.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer	gdb/testsuite/gdb.base/pointers.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer	gdb/testsuite/gdb.base/ptype.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer	gdb/testsuite/gdb.base/setvar.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer	gdb/testsuite/gdb.base/whatis.c	/^double		*v_double_pointer;$/;"	v
v_double_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^double		(*v_double_pointer_array)[2];$/;"	v
v_double_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^double		**v_double_pointer_pointer;$/;"	v
v_float	gdb/testsuite/gdb.base/all-types.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/cvexpr.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/exprs.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/pointers.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/ptype.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/setvar.c	/^float		v_float;$/;"	v
v_float	gdb/testsuite/gdb.base/whatis.c	/^float		v_float;$/;"	v
v_float_array	gdb/testsuite/gdb.base/cvexpr.c	/^float		v_float_array[2];$/;"	v
v_float_array	gdb/testsuite/gdb.base/exprs.c	/^float		v_float_array[2];$/;"	v
v_float_array	gdb/testsuite/gdb.base/pointers.c	/^float		v_float_array[2];$/;"	v
v_float_array	gdb/testsuite/gdb.base/ptype.c	/^float		v_float_array[2];$/;"	v
v_float_array	gdb/testsuite/gdb.base/setvar.c	/^float		v_float_array[2];$/;"	v
v_float_array	gdb/testsuite/gdb.base/whatis.c	/^float		v_float_array[2];$/;"	v
v_float_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^float		*v_float_array_pointer[2];$/;"	v
v_float_func	gdb/testsuite/gdb.base/cvexpr.c	/^float		(*v_float_func) (int, int*);$/;"	v
v_float_func	gdb/testsuite/gdb.base/exprs.c	/^float		v_float_func () { return (0.0); }$/;"	f
v_float_func	gdb/testsuite/gdb.base/ptype.c	/^float		v_float_func () { return (0.0); }$/;"	f
v_float_func	gdb/testsuite/gdb.base/setvar.c	/^float		v_float_func () { return (0.0); }$/;"	f
v_float_func	gdb/testsuite/gdb.base/whatis.c	/^float		v_float_func () { return (0.0); }$/;"	f
v_float_member	gdb/testsuite/gdb.base/cvexpr.c	/^    float	v_float_member;$/;"	m	struct:__anon2026	file:
v_float_member	gdb/testsuite/gdb.base/cvexpr.c	/^    float	v_float_member;$/;"	m	struct:t_struct	file:
v_float_member	gdb/testsuite/gdb.base/cvexpr.c	/^    float	v_float_member;$/;"	m	union:__anon2028	file:
v_float_member	gdb/testsuite/gdb.base/cvexpr.c	/^    float	v_float_member;$/;"	m	union:t_union	file:
v_float_member	gdb/testsuite/gdb.base/exprs.c	/^    float	v_float_member;$/;"	m	struct:__anon2018	file:
v_float_member	gdb/testsuite/gdb.base/exprs.c	/^    float	v_float_member;$/;"	m	struct:t_struct	file:
v_float_member	gdb/testsuite/gdb.base/exprs.c	/^    float	v_float_member;$/;"	m	union:__anon2019	file:
v_float_member	gdb/testsuite/gdb.base/exprs.c	/^    float	v_float_member;$/;"	m	union:t_union	file:
v_float_member	gdb/testsuite/gdb.base/ptype.c	/^    float	v_float_member;$/;"	m	struct:__anon2009	file:
v_float_member	gdb/testsuite/gdb.base/ptype.c	/^    float	v_float_member;$/;"	m	struct:t_struct	file:
v_float_member	gdb/testsuite/gdb.base/ptype.c	/^    float	v_float_member;$/;"	m	union:__anon2011	file:
v_float_member	gdb/testsuite/gdb.base/ptype.c	/^    float	v_float_member;$/;"	m	union:t_union	file:
v_float_member	gdb/testsuite/gdb.base/setvar.c	/^    float	v_float_member;$/;"	m	struct:__anon2006	file:
v_float_member	gdb/testsuite/gdb.base/setvar.c	/^    float	v_float_member;$/;"	m	struct:t_struct	file:
v_float_member	gdb/testsuite/gdb.base/setvar.c	/^    float	v_float_member;$/;"	m	union:__anon2008	file:
v_float_member	gdb/testsuite/gdb.base/setvar.c	/^    float	v_float_member;$/;"	m	union:t_union	file:
v_float_member	gdb/testsuite/gdb.base/whatis.c	/^    float	v_float_member;$/;"	m	struct:__anon1999	file:
v_float_member	gdb/testsuite/gdb.base/whatis.c	/^    float	v_float_member;$/;"	m	struct:t_struct	file:
v_float_member	gdb/testsuite/gdb.base/whatis.c	/^    float	v_float_member;$/;"	m	union:__anon2000	file:
v_float_member	gdb/testsuite/gdb.base/whatis.c	/^    float	v_float_member;$/;"	m	union:t_union	file:
v_float_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer	gdb/testsuite/gdb.base/exprs.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer	gdb/testsuite/gdb.base/pointers.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer	gdb/testsuite/gdb.base/ptype.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer	gdb/testsuite/gdb.base/setvar.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer	gdb/testsuite/gdb.base/whatis.c	/^float		*v_float_pointer;$/;"	v
v_float_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^float		(*v_float_pointer_array)[2];$/;"	v
v_float_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^float		**v_float_pointer_pointer;$/;"	v
v_func_ftype	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^func_ftype *v_func_ftype;$/;"	v
v_func_ftype2	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^func_ftype2 *v_func_ftype2;$/;"	v
v_func_type	gdb/testsuite/gdb.base/ptype.c	/^func_type v_func_type;$/;"	v
v_int	gdb/testsuite/gdb.base/all-types.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/cvexpr.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/exprs.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/pointers.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/ptype.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/setvar.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.base/whatis.c	/^int		v_int;$/;"	v
v_int	gdb/testsuite/gdb.go/handcall.go	/^var v_int int$/;"	v
v_int_array	gdb/testsuite/gdb.base/cvexpr.c	/^int		v_int_array[2];$/;"	v
v_int_array	gdb/testsuite/gdb.base/exprs.c	/^int		v_int_array[2];$/;"	v
v_int_array	gdb/testsuite/gdb.base/pointers.c	/^int		v_int_array[2];$/;"	v
v_int_array	gdb/testsuite/gdb.base/ptype.c	/^int		v_int_array[2];$/;"	v
v_int_array	gdb/testsuite/gdb.base/setvar.c	/^int		v_int_array[2];$/;"	v
v_int_array	gdb/testsuite/gdb.base/whatis.c	/^int		v_int_array[2];$/;"	v
v_int_array_init	gdb/testsuite/gdb.base/exprs.c	/^int		v_int_array_init[2] = { 10, 20 };$/;"	v
v_int_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^int		*v_int_array_pointer[2];$/;"	v
v_int_func	gdb/testsuite/gdb.base/cvexpr.c	/^int		(*v_int_func) (int, int*);$/;"	v
v_int_func	gdb/testsuite/gdb.base/exprs.c	/^int		v_int_func () { return (0); }$/;"	f
v_int_func	gdb/testsuite/gdb.base/ptype.c	/^int		v_int_func () { return (0); }$/;"	f
v_int_func	gdb/testsuite/gdb.base/setvar.c	/^int		v_int_func () { return (0); }$/;"	f
v_int_func	gdb/testsuite/gdb.base/whatis.c	/^int		v_int_func () { return (0); }$/;"	f
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^    int		v_int_member;$/;"	m	struct:__anon2026	file:
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^    int		v_int_member;$/;"	m	struct:t_struct	file:
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^    int		v_int_member;$/;"	m	union:__anon2028	file:
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^    int		v_int_member;$/;"	m	union:t_union	file:
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^  int v_int_member;$/;"	m	struct:__anon2027	file:
v_int_member	gdb/testsuite/gdb.base/cvexpr.c	/^  int v_int_member;$/;"	m	union:__anon2029	file:
v_int_member	gdb/testsuite/gdb.base/exprs.c	/^    int		v_int_member;$/;"	m	struct:__anon2018	file:
v_int_member	gdb/testsuite/gdb.base/exprs.c	/^    int		v_int_member;$/;"	m	struct:t_struct	file:
v_int_member	gdb/testsuite/gdb.base/exprs.c	/^    int		v_int_member;$/;"	m	union:__anon2019	file:
v_int_member	gdb/testsuite/gdb.base/exprs.c	/^    int		v_int_member;$/;"	m	union:t_union	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^    int		v_int_member;$/;"	m	struct:__anon2009	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^    int		v_int_member;$/;"	m	struct:t_struct	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^    int		v_int_member;$/;"	m	union:__anon2011	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^    int		v_int_member;$/;"	m	union:t_union	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^  int v_int_member;$/;"	m	struct:__anon2010	file:
v_int_member	gdb/testsuite/gdb.base/ptype.c	/^  int v_int_member;$/;"	m	union:__anon2012	file:
v_int_member	gdb/testsuite/gdb.base/setvar.c	/^    int		v_int_member;$/;"	m	struct:__anon2006	file:
v_int_member	gdb/testsuite/gdb.base/setvar.c	/^    int		v_int_member;$/;"	m	struct:t_struct	file:
v_int_member	gdb/testsuite/gdb.base/setvar.c	/^    int		v_int_member;$/;"	m	union:__anon2008	file:
v_int_member	gdb/testsuite/gdb.base/setvar.c	/^    int		v_int_member;$/;"	m	union:t_union	file:
v_int_member	gdb/testsuite/gdb.base/whatis.c	/^    int		v_int_member;$/;"	m	struct:__anon1999	file:
v_int_member	gdb/testsuite/gdb.base/whatis.c	/^    int		v_int_member;$/;"	m	struct:t_struct	file:
v_int_member	gdb/testsuite/gdb.base/whatis.c	/^    int		v_int_member;$/;"	m	union:__anon2000	file:
v_int_member	gdb/testsuite/gdb.base/whatis.c	/^    int		v_int_member;$/;"	m	union:t_union	file:
v_int_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer	gdb/testsuite/gdb.base/exprs.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer	gdb/testsuite/gdb.base/pointers.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer	gdb/testsuite/gdb.base/ptype.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer	gdb/testsuite/gdb.base/setvar.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer	gdb/testsuite/gdb.base/whatis.c	/^int		*v_int_pointer;$/;"	v
v_int_pointer2	gdb/testsuite/gdb.base/pointers.c	/^int             *v_int_pointer2;$/;"	v
v_int_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^int		(*v_int_pointer_array)[2];$/;"	v
v_int_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^int		**v_int_pointer_pointer;$/;"	v
v_internal	sim/bfin/bfin-sim.h	/^  bu32 v_internal;$/;"	m	struct:bfin_cpu_state
v_long	gdb/testsuite/gdb.base/all-types.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/cvexpr.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/exprs.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/pointers.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/ptype.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/setvar.c	/^long		v_long;$/;"	v
v_long	gdb/testsuite/gdb.base/whatis.c	/^long		v_long;$/;"	v
v_long_array	gdb/testsuite/gdb.base/cvexpr.c	/^long		v_long_array[2];$/;"	v
v_long_array	gdb/testsuite/gdb.base/exprs.c	/^long		v_long_array[2];$/;"	v
v_long_array	gdb/testsuite/gdb.base/pointers.c	/^long		v_long_array[2];$/;"	v
v_long_array	gdb/testsuite/gdb.base/ptype.c	/^long		v_long_array[2];$/;"	v
v_long_array	gdb/testsuite/gdb.base/setvar.c	/^long		v_long_array[2];$/;"	v
v_long_array	gdb/testsuite/gdb.base/whatis.c	/^long		v_long_array[2];$/;"	v
v_long_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^long		*v_long_array_pointer[2];$/;"	v
v_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^long		(*v_long_func) (int, int*);$/;"	v
v_long_func	gdb/testsuite/gdb.base/exprs.c	/^long		v_long_func () { return (0); }$/;"	f
v_long_func	gdb/testsuite/gdb.base/ptype.c	/^long		v_long_func () { return (0); }$/;"	f
v_long_func	gdb/testsuite/gdb.base/setvar.c	/^long		v_long_func () { return (0); }$/;"	f
v_long_func	gdb/testsuite/gdb.base/whatis.c	/^long		v_long_func () { return (0); }$/;"	f
v_long_long	gdb/testsuite/gdb.base/cvexpr.c	/^long long	   v_long_long;$/;"	v
v_long_long	gdb/testsuite/gdb.base/whatis.c	/^long long		v_long_long;$/;"	v
v_long_long_array	gdb/testsuite/gdb.base/whatis.c	/^long long		v_long_long_array[2];$/;"	v
v_long_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^long long		(*v_long_long_func) (int, int*);$/;"	v
v_long_long_func	gdb/testsuite/gdb.base/whatis.c	/^long long		v_long_long_func () { return (0); }$/;"	f
v_long_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long long	v_long_long_member;$/;"	m	struct:__anon1999	file:
v_long_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long long	v_long_long_member;$/;"	m	struct:t_struct	file:
v_long_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long long	v_long_long_member;$/;"	m	union:__anon2000	file:
v_long_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long long	v_long_long_member;$/;"	m	union:t_union	file:
v_long_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^long long		*v_long_long_pointer;$/;"	v
v_long_member	gdb/testsuite/gdb.base/cvexpr.c	/^    long	v_long_member;$/;"	m	struct:__anon2026	file:
v_long_member	gdb/testsuite/gdb.base/cvexpr.c	/^    long	v_long_member;$/;"	m	struct:t_struct	file:
v_long_member	gdb/testsuite/gdb.base/cvexpr.c	/^    long	v_long_member;$/;"	m	union:__anon2028	file:
v_long_member	gdb/testsuite/gdb.base/cvexpr.c	/^    long	v_long_member;$/;"	m	union:t_union	file:
v_long_member	gdb/testsuite/gdb.base/exprs.c	/^    long	v_long_member;$/;"	m	struct:__anon2018	file:
v_long_member	gdb/testsuite/gdb.base/exprs.c	/^    long	v_long_member;$/;"	m	struct:t_struct	file:
v_long_member	gdb/testsuite/gdb.base/exprs.c	/^    long	v_long_member;$/;"	m	union:__anon2019	file:
v_long_member	gdb/testsuite/gdb.base/exprs.c	/^    long	v_long_member;$/;"	m	union:t_union	file:
v_long_member	gdb/testsuite/gdb.base/ptype.c	/^    long	v_long_member;$/;"	m	struct:__anon2009	file:
v_long_member	gdb/testsuite/gdb.base/ptype.c	/^    long	v_long_member;$/;"	m	struct:t_struct	file:
v_long_member	gdb/testsuite/gdb.base/ptype.c	/^    long	v_long_member;$/;"	m	union:__anon2011	file:
v_long_member	gdb/testsuite/gdb.base/ptype.c	/^    long	v_long_member;$/;"	m	union:t_union	file:
v_long_member	gdb/testsuite/gdb.base/setvar.c	/^    long	v_long_member;$/;"	m	struct:__anon2006	file:
v_long_member	gdb/testsuite/gdb.base/setvar.c	/^    long	v_long_member;$/;"	m	struct:t_struct	file:
v_long_member	gdb/testsuite/gdb.base/setvar.c	/^    long	v_long_member;$/;"	m	union:__anon2008	file:
v_long_member	gdb/testsuite/gdb.base/setvar.c	/^    long	v_long_member;$/;"	m	union:t_union	file:
v_long_member	gdb/testsuite/gdb.base/setvar.c	/^  long v_long_member;$/;"	m	struct:__anon2007	file:
v_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long	v_long_member;$/;"	m	struct:__anon1999	file:
v_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long	v_long_member;$/;"	m	struct:t_struct	file:
v_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long	v_long_member;$/;"	m	union:__anon2000	file:
v_long_member	gdb/testsuite/gdb.base/whatis.c	/^    long	v_long_member;$/;"	m	union:t_union	file:
v_long_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer	gdb/testsuite/gdb.base/exprs.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer	gdb/testsuite/gdb.base/pointers.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer	gdb/testsuite/gdb.base/ptype.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer	gdb/testsuite/gdb.base/setvar.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^long		*v_long_pointer;$/;"	v
v_long_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^long		(*v_long_pointer_array)[2];$/;"	v
v_long_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^long		**v_long_pointer_pointer;$/;"	v
v_misordered	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered v_misordered = three;$/;"	v	typeref:enum:misordered
v_misordered	gdb/testsuite/gdb.base/ptype.c	/^enum misordered v_misordered = three;$/;"	v	typeref:enum:misordered
v_mode	opcodes/i386-dis.c	/^  v_mode,$/;"	e	enum:__anon42	file:
v_private	gdb/c-varobj.c	/^  v_public = 0, v_private, v_protected$/;"	e	enum:vsections	file:
v_protected	gdb/c-varobj.c	/^  v_public = 0, v_private, v_protected$/;"	e	enum:vsections	file:
v_public	gdb/c-varobj.c	/^  v_public = 0, v_private, v_protected$/;"	e	enum:vsections	file:
v_s	gdb/testsuite/gdb.cp/local-static.c	/^volatile S v_s = {};$/;"	v
v_short	gdb/testsuite/gdb.base/all-types.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/cvexpr.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/exprs.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/pointers.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/ptype.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/setvar.c	/^short		v_short;$/;"	v
v_short	gdb/testsuite/gdb.base/whatis.c	/^short		v_short;$/;"	v
v_short_array	gdb/testsuite/gdb.base/cvexpr.c	/^short		v_short_array[2];$/;"	v
v_short_array	gdb/testsuite/gdb.base/exprs.c	/^short		v_short_array[2];$/;"	v
v_short_array	gdb/testsuite/gdb.base/pointers.c	/^short		v_short_array[2];$/;"	v
v_short_array	gdb/testsuite/gdb.base/ptype.c	/^short		v_short_array[2];$/;"	v
v_short_array	gdb/testsuite/gdb.base/setvar.c	/^short		v_short_array[2];$/;"	v
v_short_array	gdb/testsuite/gdb.base/whatis.c	/^short		v_short_array[2];$/;"	v
v_short_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^short		*v_short_array_pointer[2];$/;"	v
v_short_func	gdb/testsuite/gdb.base/cvexpr.c	/^short		(*v_short_func) (int, int*);$/;"	v
v_short_func	gdb/testsuite/gdb.base/exprs.c	/^short		v_short_func () { return (0); }$/;"	f
v_short_func	gdb/testsuite/gdb.base/ptype.c	/^short		v_short_func () { return (0); }$/;"	f
v_short_func	gdb/testsuite/gdb.base/setvar.c	/^short		v_short_func () { return (0); }$/;"	f
v_short_func	gdb/testsuite/gdb.base/whatis.c	/^short		v_short_func () { return (0); }$/;"	f
v_short_member	gdb/testsuite/gdb.base/cvexpr.c	/^    short	v_short_member;$/;"	m	struct:__anon2026	file:
v_short_member	gdb/testsuite/gdb.base/cvexpr.c	/^    short	v_short_member;$/;"	m	struct:t_struct	file:
v_short_member	gdb/testsuite/gdb.base/cvexpr.c	/^    short	v_short_member;$/;"	m	union:__anon2028	file:
v_short_member	gdb/testsuite/gdb.base/cvexpr.c	/^    short	v_short_member;$/;"	m	union:t_union	file:
v_short_member	gdb/testsuite/gdb.base/exprs.c	/^    short	v_short_member;$/;"	m	struct:__anon2018	file:
v_short_member	gdb/testsuite/gdb.base/exprs.c	/^    short	v_short_member;$/;"	m	struct:t_struct	file:
v_short_member	gdb/testsuite/gdb.base/exprs.c	/^    short	v_short_member;$/;"	m	union:__anon2019	file:
v_short_member	gdb/testsuite/gdb.base/exprs.c	/^    short	v_short_member;$/;"	m	union:t_union	file:
v_short_member	gdb/testsuite/gdb.base/ptype.c	/^    short	v_short_member;$/;"	m	struct:__anon2009	file:
v_short_member	gdb/testsuite/gdb.base/ptype.c	/^    short	v_short_member;$/;"	m	struct:t_struct	file:
v_short_member	gdb/testsuite/gdb.base/ptype.c	/^    short	v_short_member;$/;"	m	union:__anon2011	file:
v_short_member	gdb/testsuite/gdb.base/ptype.c	/^    short	v_short_member;$/;"	m	union:t_union	file:
v_short_member	gdb/testsuite/gdb.base/setvar.c	/^    short	v_short_member;$/;"	m	struct:__anon2006	file:
v_short_member	gdb/testsuite/gdb.base/setvar.c	/^    short	v_short_member;$/;"	m	struct:t_struct	file:
v_short_member	gdb/testsuite/gdb.base/setvar.c	/^    short	v_short_member;$/;"	m	union:__anon2008	file:
v_short_member	gdb/testsuite/gdb.base/setvar.c	/^    short	v_short_member;$/;"	m	union:t_union	file:
v_short_member	gdb/testsuite/gdb.base/whatis.c	/^    short	v_short_member;$/;"	m	struct:__anon1999	file:
v_short_member	gdb/testsuite/gdb.base/whatis.c	/^    short	v_short_member;$/;"	m	struct:t_struct	file:
v_short_member	gdb/testsuite/gdb.base/whatis.c	/^    short	v_short_member;$/;"	m	union:__anon2000	file:
v_short_member	gdb/testsuite/gdb.base/whatis.c	/^    short	v_short_member;$/;"	m	union:t_union	file:
v_short_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer	gdb/testsuite/gdb.base/exprs.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer	gdb/testsuite/gdb.base/pointers.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer	gdb/testsuite/gdb.base/ptype.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer	gdb/testsuite/gdb.base/setvar.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer	gdb/testsuite/gdb.base/whatis.c	/^short		*v_short_pointer;$/;"	v
v_short_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^short		(*v_short_pointer_array)[2];$/;"	v
v_short_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^short		**v_short_pointer_pointer;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/all-types.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/exprs.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/pointers.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/ptype.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/setvar.c	/^signed char	v_signed_char;$/;"	v
v_signed_char	gdb/testsuite/gdb.base/whatis.c	/^signed char	v_signed_char;$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/exprs.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/pointers.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/ptype.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/setvar.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array	gdb/testsuite/gdb.base/whatis.c	/^signed char	v_signed_char_array[2];$/;"	v
v_signed_char_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	*v_signed_char_array_pointer[2];$/;"	v
v_signed_char_func	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	(*v_signed_char_func) (int, int*);$/;"	v
v_signed_char_func	gdb/testsuite/gdb.base/exprs.c	/^signed char	v_signed_char_func () { return (0); }$/;"	f
v_signed_char_func	gdb/testsuite/gdb.base/ptype.c	/^signed char	v_signed_char_func () { return (0); }$/;"	f
v_signed_char_func	gdb/testsuite/gdb.base/setvar.c	/^signed char	v_signed_char_func () { return (0); }$/;"	f
v_signed_char_func	gdb/testsuite/gdb.base/whatis.c	/^signed char	v_signed_char_func () { return (0); }$/;"	f
v_signed_char_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer	gdb/testsuite/gdb.base/exprs.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer	gdb/testsuite/gdb.base/pointers.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer	gdb/testsuite/gdb.base/ptype.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer	gdb/testsuite/gdb.base/setvar.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer	gdb/testsuite/gdb.base/whatis.c	/^signed char	*v_signed_char_pointer;$/;"	v
v_signed_char_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	(*v_signed_char_pointer_array)[2];$/;"	v
v_signed_char_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed char	**v_signed_char_pointer_pointer;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/all-types.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/exprs.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/pointers.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/ptype.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/setvar.c	/^signed int	v_signed_int;$/;"	v
v_signed_int	gdb/testsuite/gdb.base/whatis.c	/^signed int	v_signed_int;$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/exprs.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/pointers.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/ptype.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/setvar.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array	gdb/testsuite/gdb.base/whatis.c	/^signed int	v_signed_int_array[2];$/;"	v
v_signed_int_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	*v_signed_int_array_pointer[2];$/;"	v
v_signed_int_func	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	(*v_signed_int_func) (int, int*);$/;"	v
v_signed_int_func	gdb/testsuite/gdb.base/exprs.c	/^signed int	v_signed_int_func () { return (0); }$/;"	f
v_signed_int_func	gdb/testsuite/gdb.base/ptype.c	/^signed int	v_signed_int_func () { return (0); }$/;"	f
v_signed_int_func	gdb/testsuite/gdb.base/setvar.c	/^signed int	v_signed_int_func () { return (0); }$/;"	f
v_signed_int_func	gdb/testsuite/gdb.base/whatis.c	/^signed int	v_signed_int_func () { return (0); }$/;"	f
v_signed_int_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer	gdb/testsuite/gdb.base/exprs.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer	gdb/testsuite/gdb.base/pointers.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer	gdb/testsuite/gdb.base/ptype.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer	gdb/testsuite/gdb.base/setvar.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer	gdb/testsuite/gdb.base/whatis.c	/^signed int	*v_signed_int_pointer;$/;"	v
v_signed_int_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	(*v_signed_int_pointer_array)[2];$/;"	v
v_signed_int_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed int	**v_signed_int_pointer_pointer;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/all-types.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/exprs.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/pointers.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/ptype.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/setvar.c	/^signed long	v_signed_long;$/;"	v
v_signed_long	gdb/testsuite/gdb.base/whatis.c	/^signed long	v_signed_long;$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/exprs.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/pointers.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/ptype.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/setvar.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array	gdb/testsuite/gdb.base/whatis.c	/^signed long	v_signed_long_array[2];$/;"	v
v_signed_long_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	*v_signed_long_array_pointer[2];$/;"	v
v_signed_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	(*v_signed_long_func) (int, int*);$/;"	v
v_signed_long_func	gdb/testsuite/gdb.base/exprs.c	/^signed long	v_signed_long_func () { return (0); }$/;"	f
v_signed_long_func	gdb/testsuite/gdb.base/ptype.c	/^signed long	v_signed_long_func () { return (0); }$/;"	f
v_signed_long_func	gdb/testsuite/gdb.base/setvar.c	/^signed long	v_signed_long_func () { return (0); }$/;"	f
v_signed_long_func	gdb/testsuite/gdb.base/whatis.c	/^signed long	v_signed_long_func () { return (0); }$/;"	f
v_signed_long_long	gdb/testsuite/gdb.base/cvexpr.c	/^signed long long   v_signed_long_long;$/;"	v
v_signed_long_long	gdb/testsuite/gdb.base/whatis.c	/^signed long long	v_signed_long_long;$/;"	v
v_signed_long_long_array	gdb/testsuite/gdb.base/whatis.c	/^signed long long	v_signed_long_long_array[2];$/;"	v
v_signed_long_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^signed long long	(*v_signed_long_long_func) (int, int*);$/;"	v
v_signed_long_long_func	gdb/testsuite/gdb.base/whatis.c	/^signed long long	v_signed_long_long_func () { return (0); }$/;"	f
v_signed_long_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^signed long long	*v_signed_long_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/exprs.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/pointers.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/ptype.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/setvar.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^signed long	*v_signed_long_pointer;$/;"	v
v_signed_long_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	(*v_signed_long_pointer_array)[2];$/;"	v
v_signed_long_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed long	**v_signed_long_pointer_pointer;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/all-types.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/exprs.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/pointers.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/ptype.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/setvar.c	/^signed short	v_signed_short;$/;"	v
v_signed_short	gdb/testsuite/gdb.base/whatis.c	/^signed short	v_signed_short;$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/exprs.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/pointers.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/ptype.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/setvar.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array	gdb/testsuite/gdb.base/whatis.c	/^signed short	v_signed_short_array[2];$/;"	v
v_signed_short_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	*v_signed_short_array_pointer[2];$/;"	v
v_signed_short_func	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	(*v_signed_short_func) (int, int*);$/;"	v
v_signed_short_func	gdb/testsuite/gdb.base/exprs.c	/^signed short	v_signed_short_func () { return (0); }$/;"	f
v_signed_short_func	gdb/testsuite/gdb.base/ptype.c	/^signed short	v_signed_short_func () { return (0); }$/;"	f
v_signed_short_func	gdb/testsuite/gdb.base/setvar.c	/^signed short	v_signed_short_func () { return (0); }$/;"	f
v_signed_short_func	gdb/testsuite/gdb.base/whatis.c	/^signed short	v_signed_short_func () { return (0); }$/;"	f
v_signed_short_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer	gdb/testsuite/gdb.base/exprs.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer	gdb/testsuite/gdb.base/pointers.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer	gdb/testsuite/gdb.base/ptype.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer	gdb/testsuite/gdb.base/setvar.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer	gdb/testsuite/gdb.base/whatis.c	/^signed short	*v_signed_short_pointer;$/;"	v
v_signed_short_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	(*v_signed_short_pointer_array)[2];$/;"	v
v_signed_short_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^signed short	**v_signed_short_pointer_pointer;$/;"	v
v_state	gdb/testsuite/gdb.fortran/nested-funcs.f90	/^  TYPE (t_State) :: v_state$/;"	v	program:TestNestedFuncs
v_string	gdb/testsuite/gdb.go/strings.go	/^var v_string string = "foo"$/;"	v
v_struct1	gdb/testsuite/gdb.base/cvexpr.c	/^} v_struct1;$/;"	v	typeref:struct:t_struct
v_struct1	gdb/testsuite/gdb.base/exprs.c	/^} v_struct1;$/;"	v	typeref:struct:t_struct
v_struct1	gdb/testsuite/gdb.base/ptype.c	/^} v_struct1;$/;"	v	typeref:struct:t_struct
v_struct1	gdb/testsuite/gdb.base/setvar.c	/^} v_struct1;$/;"	v	typeref:struct:t_struct
v_struct1	gdb/testsuite/gdb.base/whatis.c	/^} v_struct1, *v_struct_ptr1;$/;"	v	typeref:struct:t_struct
v_struct2	gdb/testsuite/gdb.base/cvexpr.c	/^} v_struct2;$/;"	v	typeref:struct:__anon2026
v_struct2	gdb/testsuite/gdb.base/exprs.c	/^} v_struct2;$/;"	v	typeref:struct:__anon2018
v_struct2	gdb/testsuite/gdb.base/ptype.c	/^} v_struct2;$/;"	v	typeref:struct:__anon2009
v_struct2	gdb/testsuite/gdb.base/setvar.c	/^} v_struct2;$/;"	v	typeref:struct:__anon2006
v_struct2	gdb/testsuite/gdb.base/whatis.c	/^} v_struct2, *v_struct_ptr2;$/;"	v	typeref:struct:__anon1999
v_struct3	gdb/testsuite/gdb.base/cvexpr.c	/^t_struct3 v_struct3;$/;"	v
v_struct3	gdb/testsuite/gdb.base/ptype.c	/^t_struct3 v_struct3;$/;"	v
v_struct3	gdb/testsuite/gdb.base/setvar.c	/^} v_struct3;$/;"	v	typeref:struct:__anon2007
v_struct_ptr1	gdb/testsuite/gdb.base/whatis.c	/^} v_struct1, *v_struct_ptr1;$/;"	v	typeref:struct:t_struct
v_struct_ptr2	gdb/testsuite/gdb.base/whatis.c	/^} v_struct2, *v_struct_ptr2;$/;"	v	typeref:struct:__anon1999
v_swap_mode	opcodes/i386-dis.c	/^  v_swap_mode,$/;"	e	enum:__anon42	file:
v_t_struct_p	gdb/testsuite/gdb.base/cvexpr.c	/^struct t_struct *v_t_struct_p;$/;"	v	typeref:struct:t_struct
v_t_struct_p	gdb/testsuite/gdb.base/ptype.c	/^struct t_struct *v_t_struct_p;$/;"	v	typeref:struct:t_struct
v_tagless	gdb/testsuite/gdb.cp/classes.cc	/^tagless_struct v_tagless;$/;"	v
v_tagless	gdb/testsuite/gdb.cp/misc.cc	/^tagless_struct v_tagless;$/;"	v
v_union	gdb/testsuite/gdb.base/cvexpr.c	/^} v_union;$/;"	v	typeref:union:t_union
v_union	gdb/testsuite/gdb.base/exprs.c	/^} v_union;$/;"	v	typeref:union:t_union
v_union	gdb/testsuite/gdb.base/ptype.c	/^} v_union;$/;"	v	typeref:union:t_union
v_union	gdb/testsuite/gdb.base/setvar.c	/^} v_union;$/;"	v	typeref:union:t_union
v_union	gdb/testsuite/gdb.base/whatis.c	/^} v_union, *v_union_ptr;$/;"	v	typeref:union:t_union
v_union2	gdb/testsuite/gdb.base/cvexpr.c	/^} v_union2;$/;"	v	typeref:union:__anon2028
v_union2	gdb/testsuite/gdb.base/exprs.c	/^} v_union2;$/;"	v	typeref:union:__anon2019
v_union2	gdb/testsuite/gdb.base/ptype.c	/^} v_union2;$/;"	v	typeref:union:__anon2011
v_union2	gdb/testsuite/gdb.base/setvar.c	/^} v_union2;$/;"	v	typeref:union:__anon2008
v_union2	gdb/testsuite/gdb.base/whatis.c	/^} v_union2, *v_union_ptr2;$/;"	v	typeref:union:__anon2000
v_union3	gdb/testsuite/gdb.base/cvexpr.c	/^t_union3 v_union3;$/;"	v
v_union3	gdb/testsuite/gdb.base/ptype.c	/^t_union3 v_union3;$/;"	v
v_union_ptr	gdb/testsuite/gdb.base/whatis.c	/^} v_union, *v_union_ptr;$/;"	v	typeref:union:t_union
v_union_ptr2	gdb/testsuite/gdb.base/whatis.c	/^} v_union2, *v_union_ptr2;$/;"	v	typeref:union:__anon2000
v_unsigned_char	gdb/testsuite/gdb.base/all-types.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/exprs.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/pointers.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/ptype.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/setvar.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char	gdb/testsuite/gdb.base/whatis.c	/^unsigned char	v_unsigned_char;$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/exprs.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/pointers.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/ptype.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/setvar.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array	gdb/testsuite/gdb.base/whatis.c	/^unsigned char	v_unsigned_char_array[2];$/;"	v
v_unsigned_char_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	*v_unsigned_char_array_pointer[2];$/;"	v
v_unsigned_char_func	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	(*v_unsigned_char_func) (int, int*);$/;"	v
v_unsigned_char_func	gdb/testsuite/gdb.base/exprs.c	/^unsigned char	v_unsigned_char_func () { return (0); }$/;"	f
v_unsigned_char_func	gdb/testsuite/gdb.base/ptype.c	/^unsigned char	v_unsigned_char_func () { return (0); }$/;"	f
v_unsigned_char_func	gdb/testsuite/gdb.base/setvar.c	/^unsigned char	v_unsigned_char_func () { return (0); }$/;"	f
v_unsigned_char_func	gdb/testsuite/gdb.base/whatis.c	/^unsigned char	v_unsigned_char_func () { return (0); }$/;"	f
v_unsigned_char_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer	gdb/testsuite/gdb.base/exprs.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer	gdb/testsuite/gdb.base/pointers.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer	gdb/testsuite/gdb.base/ptype.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer	gdb/testsuite/gdb.base/setvar.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer	gdb/testsuite/gdb.base/whatis.c	/^unsigned char	*v_unsigned_char_pointer;$/;"	v
v_unsigned_char_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	(*v_unsigned_char_pointer_array)[2];$/;"	v
v_unsigned_char_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned char	**v_unsigned_char_pointer_pointer;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/all-types.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/exprs.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/pointers.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/ptype.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/setvar.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int	gdb/testsuite/gdb.base/whatis.c	/^unsigned int	v_unsigned_int;$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/exprs.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/pointers.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/ptype.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/setvar.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array	gdb/testsuite/gdb.base/whatis.c	/^unsigned int	v_unsigned_int_array[2];$/;"	v
v_unsigned_int_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	*v_unsigned_int_array_pointer[2];$/;"	v
v_unsigned_int_func	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	(*v_unsigned_int_func) (int, int*);$/;"	v
v_unsigned_int_func	gdb/testsuite/gdb.base/exprs.c	/^unsigned int	v_unsigned_int_func () { return (0); }$/;"	f
v_unsigned_int_func	gdb/testsuite/gdb.base/ptype.c	/^unsigned int	v_unsigned_int_func () { return (0); }$/;"	f
v_unsigned_int_func	gdb/testsuite/gdb.base/setvar.c	/^unsigned int	v_unsigned_int_func () { return (0); }$/;"	f
v_unsigned_int_func	gdb/testsuite/gdb.base/whatis.c	/^unsigned int	v_unsigned_int_func () { return (0); }$/;"	f
v_unsigned_int_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer	gdb/testsuite/gdb.base/exprs.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer	gdb/testsuite/gdb.base/pointers.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer	gdb/testsuite/gdb.base/ptype.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer	gdb/testsuite/gdb.base/setvar.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer	gdb/testsuite/gdb.base/whatis.c	/^unsigned int	*v_unsigned_int_pointer;$/;"	v
v_unsigned_int_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	(*v_unsigned_int_pointer_array)[2];$/;"	v
v_unsigned_int_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned int	**v_unsigned_int_pointer_pointer;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/all-types.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/exprs.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/pointers.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/ptype.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/setvar.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long	gdb/testsuite/gdb.base/whatis.c	/^unsigned long	v_unsigned_long;$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/exprs.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/pointers.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/ptype.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/setvar.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array	gdb/testsuite/gdb.base/whatis.c	/^unsigned long	v_unsigned_long_array[2];$/;"	v
v_unsigned_long_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	*v_unsigned_long_array_pointer[2];$/;"	v
v_unsigned_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	(*v_unsigned_long_func) (int, int*);$/;"	v
v_unsigned_long_func	gdb/testsuite/gdb.base/exprs.c	/^unsigned long	v_unsigned_long_func () { return (0); }$/;"	f
v_unsigned_long_func	gdb/testsuite/gdb.base/ptype.c	/^unsigned long	v_unsigned_long_func () { return (0); }$/;"	f
v_unsigned_long_func	gdb/testsuite/gdb.base/setvar.c	/^unsigned long	v_unsigned_long_func () { return (0); }$/;"	f
v_unsigned_long_func	gdb/testsuite/gdb.base/whatis.c	/^unsigned long	v_unsigned_long_func () { return (0); }$/;"	f
v_unsigned_long_long	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long long v_unsigned_long_long;$/;"	v
v_unsigned_long_long	gdb/testsuite/gdb.base/whatis.c	/^unsigned long long	v_unsigned_long_long;$/;"	v
v_unsigned_long_long_array	gdb/testsuite/gdb.base/whatis.c	/^unsigned long long	v_unsigned_long_long_array[2];$/;"	v
v_unsigned_long_long_func	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long long	(*v_unsigned_long_long_func) (int, int*);$/;"	v
v_unsigned_long_long_func	gdb/testsuite/gdb.base/whatis.c	/^unsigned long long	v_unsigned_long_long_func () { return (0); }$/;"	f
v_unsigned_long_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^unsigned long long	*v_unsigned_long_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/exprs.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/pointers.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/ptype.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/setvar.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer	gdb/testsuite/gdb.base/whatis.c	/^unsigned long	*v_unsigned_long_pointer;$/;"	v
v_unsigned_long_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	(*v_unsigned_long_pointer_array)[2];$/;"	v
v_unsigned_long_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned long	**v_unsigned_long_pointer_pointer;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/all-types.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/exprs.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/pointers.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/ptype.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/setvar.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short	gdb/testsuite/gdb.base/whatis.c	/^unsigned short	v_unsigned_short;$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/exprs.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/pointers.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/ptype.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/setvar.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array	gdb/testsuite/gdb.base/whatis.c	/^unsigned short	v_unsigned_short_array[2];$/;"	v
v_unsigned_short_array_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	*v_unsigned_short_array_pointer[2];$/;"	v
v_unsigned_short_func	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	(*v_unsigned_short_func) (int, int*);$/;"	v
v_unsigned_short_func	gdb/testsuite/gdb.base/exprs.c	/^unsigned short	v_unsigned_short_func () { return (0); }$/;"	f
v_unsigned_short_func	gdb/testsuite/gdb.base/ptype.c	/^unsigned short	v_unsigned_short_func () { return (0); }$/;"	f
v_unsigned_short_func	gdb/testsuite/gdb.base/setvar.c	/^unsigned short	v_unsigned_short_func () { return (0); }$/;"	f
v_unsigned_short_func	gdb/testsuite/gdb.base/whatis.c	/^unsigned short	v_unsigned_short_func () { return (0); }$/;"	f
v_unsigned_short_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer	gdb/testsuite/gdb.base/exprs.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer	gdb/testsuite/gdb.base/pointers.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer	gdb/testsuite/gdb.base/ptype.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer	gdb/testsuite/gdb.base/setvar.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer	gdb/testsuite/gdb.base/whatis.c	/^unsigned short	*v_unsigned_short_pointer;$/;"	v
v_unsigned_short_pointer_array	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	(*v_unsigned_short_pointer_array)[2];$/;"	v
v_unsigned_short_pointer_pointer	gdb/testsuite/gdb.base/cvexpr.c	/^unsigned short	**v_unsigned_short_pointer_pointer;$/;"	v
v_void_typedef_ptr	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^void_typedef *v_void_typedef_ptr;$/;"	v
v_void_typedef_ptr2	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^void_typedef2 *v_void_typedef_ptr2;$/;"	v
va	gdb/testsuite/gdb.cp/classes.cc	/^  int va;$/;"	m	class:vA	file:
va	gdb/testsuite/gdb.cp/misc.cc	/^  int va;$/;"	m	class:vA	file:
va	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int va;$/;"	m	class:VA	file:
va	gdb/testsuite/gdb.cp/virtfunc.cc	/^VA  va;$/;"	v
va_copy	libiberty/vasprintf.c	27;"	d	file:
va_copy	libiberty/vprintf-support.c	27;"	d	file:
va_copy	libiberty/xvasprintf.c	27;"	d	file:
va_mode	opcodes/i386-dis.c	/^  va_mode,$/;"	e	enum:__anon42	file:
vaddr	bfd/elfxx-mips.c	/^  bfd_byte vaddr[4];$/;"	m	struct:__anon1054	file:
vaddr	bfd/elfxx-mips.c	/^  unsigned long vaddr;		\/* VADDR to be relocated.  *\/$/;"	m	struct:__anon1052	file:
vaddr	sim/rx/rx.c	/^  unsigned long vaddr;$/;"	m	struct:__anon511	file:
val	bfd/dwarf2.c	/^    bfd_uint64_t val;$/;"	m	union:attribute::__anon1089	file:
val	bfd/ecofflink.c	/^  long val;$/;"	m	struct:string_hash_entry	file:
val	bfd/elf32-xtensa.c	/^  literal_value val;			\/* The literal value.  *\/$/;"	m	struct:value_map_struct	file:
val	bfd/mach-o.h	/^  unsigned long val;$/;"	m	struct:bfd_mach_o_xlat_name
val	bfd/srec.c	/^  bfd_vma val;$/;"	m	struct:srec_symbol	file:
val	bfd/stabs.c	/^  bfd_vma val;$/;"	m	struct:stab_excl_list	file:
val	bfd/syms.c	/^  bfd_vma val;$/;"	m	struct:indexentry	file:
val	gdb/breakpoint.h	/^  value_ref_ptr val;$/;"	m	struct:watchpoint
val	gdb/frame.h	/^  struct value *val;$/;"	m	struct:frame_arg	typeref:struct:frame_arg::value
val	gdb/opencl-lang.c	/^  struct value *val;$/;"	m	struct:lval_closure	typeref:struct:lval_closure::value	file:
val	gdb/stubs/ia64vms-stub.c	/^  int val;$/;"	m	struct:debug_flag	file:
val	gdb/testsuite/gdb.arch/i386-float.S	/^	val: .byte 0x00,0x00,0x45,0x07,0x11,0x19,0x22,0xe9,0xfe,0xbf$/;"	l
val	gdb/testsuite/gdb.base/stap-probe.c	/^  int val;$/;"	m	struct:funcs	file:
val	gdb/testsuite/gdb.base/watchpoint.c	/^  int val;$/;"	m	struct:foo	file:
val	gdb/testsuite/gdb.base/watchpoint.c	/^  int val[2];$/;"	m	struct:foo2	file:
val	gdb/testsuite/gdb.base/watchpoint.c	/^  int val[4];$/;"	m	struct:foo4	file:
val	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  S val;$/;"	m	class:Simple	file:
val	gdb/testsuite/gdb.cp/templates.cc	/^    int val;$/;"	m	class:T5	file:
val	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int val;$/;"	m	struct:to_string_returns_value_inner	file:
val	gdb/testsuite/gdb.reverse/watch-reverse.c	/^  int val;$/;"	m	struct:foo	file:
val	gdb/value.c	/^    LONGEST val;$/;"	m	struct:internalvar_data::__anon2064	file:
val	include/elf/nfp.h	/^  uint32_t val;$/;"	m	struct:__anon1437
val	include/getopt.h	/^  int val;$/;"	m	struct:option
val	include/opcode/cgen.h	/^  } val;$/;"	m	struct:cgen_maybe_multi_ifield	typeref:union:cgen_maybe_multi_ifield::__anon1390
val	intl/plural-exp.h	/^  } val;$/;"	m	struct:expression	typeref:union:expression::__anon977
val	opcodes/cr16-dis.c	/^  dwordU val;$/;"	m	struct:__anon59	file:
val	opcodes/crx-dis.c	/^  dwordU val;$/;"	m	struct:__anon7	file:
val	opcodes/z80-dis.c	/^  unsigned char val;$/;"	m	struct:tab_elt	file:
val	sim/bfin/bfin-sim.h	/^  bu32 val;$/;"	m	struct:store
val	sim/ppc/hw_sem.c	/^  int val;$/;"	m	union:semun	file:
val	zlib/contrib/infback9/inftree9.h	/^    unsigned short val;         \/* offset in table or code value *\/$/;"	m	struct:__anon987
val	zlib/contrib/iostream/zfstream.h	/^  T val;$/;"	m	class:gzomanip
val	zlib/contrib/iostream/zfstream.h	/^  gzomanip(gzofstream &(*f)(gzofstream &, T), T v) : func(f), val(v) { }$/;"	f	class:gzomanip
val	zlib/contrib/iostream2/zstream.h	/^    struct Val { unsigned char byte; size_t word; } val;$/;"	m	class:zstringlen	typeref:struct:zstringlen::Val
val	zlib/inftrees.h	/^    unsigned short val;         \/* offset in table or code value *\/$/;"	m	struct:__anon983
val1	zlib/contrib/iostream3/zfstream.h	/^    T1 val1;$/;"	m	class:gzomanip2
val2	zlib/contrib/iostream3/zfstream.h	/^    T2 val2;$/;"	m	class:gzomanip2
val2	zlib/contrib/iostream3/zfstream.h	/^  : func(f), val1(v1), val2(v2)$/;"	f
val2reg	sim/mn10300/mn10300_sim.h	/^  void (* val2reg) (const sim_fpu *, void *);$/;"	m	struct:fp_prec_t
val2reg_32	sim/mn10300/interp.c	/^val2reg_32 (const sim_fpu *val, void *reg)$/;"	f	file:
val2reg_64	sim/mn10300/interp.c	/^val2reg_64 (const sim_fpu *val, void *reg)$/;"	f	file:
val_bitpos	gdb/breakpoint.h	/^  int val_bitpos;$/;"	m	struct:watchpoint
val_bitsize	gdb/breakpoint.h	/^  int val_bitsize;$/;"	m	struct:watchpoint
val_int	sim/igen/ld-insn.h	/^  insn_uint val_int;$/;"	m	struct:_insn_field_entry
val_int	sim/ppc/ld-insn.h	/^  int val_int;$/;"	m	struct:_insn_field
val_prettyformat	gdb/defs.h	/^enum val_prettyformat$/;"	g
val_print	gdb/valprint.c	/^val_print (struct type *type, LONGEST embedded_offset,$/;"	f
val_print_array_elements	gdb/valprint.c	/^val_print_array_elements (struct type *type,$/;"	f
val_print_invalid_address	gdb/valprint.c	/^val_print_invalid_address (struct ui_file *stream)$/;"	f
val_print_not_allocated	gdb/typeprint.c	/^val_print_not_allocated (struct ui_file *stream)$/;"	f
val_print_not_associated	gdb/typeprint.c	/^val_print_not_associated (struct ui_file *stream)$/;"	f
val_print_not_saved	gdb/valprint.c	/^val_print_not_saved (struct ui_file *stream)$/;"	f
val_print_optimized_out	gdb/valprint.c	/^val_print_optimized_out (const struct value *val, struct ui_file *stream)$/;"	f
val_print_packed_array_elements	gdb/ada-valprint.c	/^val_print_packed_array_elements (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
val_print_scalar_formatted	gdb/valprint.c	/^val_print_scalar_formatted (struct type *type,$/;"	f
val_print_scalar_type_p	gdb/valprint.c	/^val_print_scalar_type_p (struct type *type)$/;"	f
val_print_string	gdb/valprint.c	/^val_print_string (struct type *elttype, const char *encoding,$/;"	f
val_print_struct	gdb/rust-lang.c	/^val_print_struct (struct type *type, int embedded_offset,$/;"	f	file:
val_print_type_code_flags	gdb/valprint.c	/^val_print_type_code_flags (struct type *type, const gdb_byte *valaddr,$/;"	f	file:
val_print_unavailable	gdb/valprint.c	/^val_print_unavailable (struct ui_file *stream)$/;"	f
val_string	sim/igen/ld-insn.h	/^  char *val_string;$/;"	m	struct:_insn_field_entry
val_string	sim/ppc/ld-insn.h	/^  char *val_string;$/;"	m	struct:_insn_field
val_valid	gdb/breakpoint.h	/^  int val_valid;$/;"	m	struct:watchpoint
valaddr	gdb/dwarf2loc.h	/^  const gdb_byte *valaddr;$/;"	m	struct:property_addr_info
valid	bfd/elf64-mmix.c	/^    bfd_boolean valid;$/;"	m	struct:bpo_reloc_request	file:
valid	include/bfdlink.h	/^  bfd_boolean valid;$/;"	m	struct:flag_info_list
valid	include/opcode/cgen.h	/^  unsigned int valid;$/;"	m	struct:__anon1386
valid	opcodes/arc-dis.h	/^  bfd_boolean valid;$/;"	m	struct:arc_instruction
valid	sim/frv/cache.h	/^  char  valid;  \/* tag is valid?  *\/$/;"	m	struct:__anon242
valid	sim/frv/cache.h	/^  int valid;$/;"	m	struct:__anon233
valid	sim/frv/cache.h	/^  int valid;$/;"	m	struct:__anon234
valid	sim/frv/cache.h	/^  int valid;$/;"	m	struct:__anon238
valid	sim/frv/cache.h	/^  int valid;$/;"	m	struct:__anon241
valid	sim/ppc/cpu.h	/^  int valid;$/;"	m	struct:_memory_reservation
valid	sim/sh/interp.c	/^int valid[16];$/;"	v
valid_16bit_address	bfd/elf32-rl78.c	29;"	d	file:
valid_argument	readline/examples/fileman.c	/^valid_argument (caller, arg)$/;"	f
valid_block	gdb/varobj.c	/^  const struct block *valid_block = NULL;$/;"	m	struct:varobj_root	typeref:struct:varobj_root::block	file:
valid_bo	opcodes/ppc-opc.c	/^valid_bo (int64_t value, ppc_cpu_t dialect, int extract)$/;"	f	file:
valid_bo_post_v2	opcodes/ppc-opc.c	/^valid_bo_post_v2 (int64_t value)$/;"	f	file:
valid_bo_pre_v2	opcodes/ppc-opc.c	/^valid_bo_pre_v2 (int64_t value)$/;"	f	file:
valid_command_p	gdb/cli/cli-cmds.c	/^valid_command_p (const char *command)$/;"	f	file:
valid_conventions	gdb/i386-tdep.c	/^static const char *const valid_conventions[] =$/;"	v	file:
valid_disassembler_options	gdb/gdbarch.c	/^  const disasm_options_t * valid_disassembler_options;$/;"	m	struct:gdbarch	file:
valid_disassembly_styles	gdb/arm-tdep.c	/^static const char **valid_disassembly_styles;$/;"	v	file:
valid_flavors	gdb/i386-tdep.c	/^static const char *const valid_flavors[] =$/;"	v	file:
valid_global_thread_id	gdb/thread.c	/^valid_global_thread_id (int global_id)$/;"	f
valid_identifier_name_char	gdb/utils.c	/^valid_identifier_name_char (int ch)$/;"	f	file:
valid_mmo_symbol_character_set	bfd/mmo.c	/^char valid_mmo_symbol_character_set[\/* A-Z a-z (we assume consecutive$/;"	v	file:
valid_opts	gdb/python/python-config.py	/^valid_opts = ['prefix', 'exec-prefix', 'includes', 'libs', 'cflags',$/;"	v
valid_program_space_id	gdb/progspace.c	/^valid_program_space_id (int num)$/;"	f	file:
valid_task_id	gdb/ada-tasks.c	/^valid_task_id (int task_num)$/;"	f
valid_user_defined_cmd_name_p	gdb/cli/cli-decode.c	/^valid_user_defined_cmd_name_p (const char *name)$/;"	f
valid_varybits	opcodes/opc2c.c	/^valid_varybits (int bits, opcode * op, int byte)$/;"	f	file:
valid_varybits	sim/m32c/opc2c.c	/^valid_varybits (int bits, opcode * op, int byte)$/;"	f	file:
validate	gdb/charset.c	/^validate (struct gdbarch *gdbarch)$/;"	f	file:
validate	gdb/tramp-frame.h	/^  int (*validate) (const struct tramp_frame *self,$/;"	m	struct:tramp_frame
validate_actionline	gdb/tracepoint.c	/^validate_actionline (const char *line, struct breakpoint *b)$/;"	f
validate_arg_format	gdb/guile/scm-utils.c	/^validate_arg_format (const char *format)$/;"	f	file:
validate_breakpoints	gdb/gdbserver/mem-break.c	/^validate_breakpoints (void)$/;"	f
validate_commands_for_breakpoint	gdb/breakpoint.c	/^validate_commands_for_breakpoint (struct breakpoint *b,$/;"	f	file:
validate_comname	gdb/cli/cli-script.c	/^validate_comname (const char **comname)$/;"	f	file:
validate_download	gdb/symfile.c	/^static int validate_download = 0;$/;"	v	file:
validate_files	gdb/corefile.c	/^validate_files (void)$/;"	f
validate_format	gdb/printcmd.c	/^validate_format (struct format_data fmt, const char *cmdname)$/;"	f	file:
validate_history_size	gdb/record.c	/^validate_history_size (unsigned int *command_var, unsigned int *setting)$/;"	f	file:
validate_inserted_breakpoint	gdb/gdbserver/mem-break.c	/^validate_inserted_breakpoint (struct raw_breakpoint *bp)$/;"	f	file:
validate_insn_args	opcodes/mips-dis.c	/^validate_insn_args (const struct mips_opcode *opcode,$/;"	f	file:
validate_readnow_readnever	gdb/main.c	/^validate_readnow_readnever ()$/;"	f	file:
validate_readnow_readnever	gdb/symfile.c	/^validate_readnow_readnever (objfile_flags flags)$/;"	f	file:
validate_regexp	gdb/python/lib/gdb/command/unwinders.py	/^def validate_regexp(exp, idstring):$/;"	f
validate_registers_access	gdb/thread.c	/^validate_registers_access (void)$/;"	f
validate_tdesc_registers	gdb/sparc-tdep.c	/^validate_tdesc_registers (const struct target_desc *tdesc,$/;"	f	file:
validate_trace_state_variable_name	gdb/tracepoint.c	/^validate_trace_state_variable_name (const char *name)$/;"	f
validate_xm_regexp	gdb/python/lib/gdb/command/xmethods.py	/^def validate_xm_regexp(part_name, regexp):$/;"	f
validity	gdb/testsuite/gdb.arch/amd64-entry-value.cc	/^validity (int lost, int born)$/;"	f	file:
validity	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.c	/^validity (int lost, int born)$/;"	f	file:
validity	gdb/testsuite/gdb.mi/mi2-amd64-entry-value.s	/^validity:$/;"	l
valprint_check_validity	gdb/valprint.c	/^valprint_check_validity (struct ui_file *stream,$/;"	f
valpy_absolute	gdb/python/py-value.c	/^valpy_absolute (PyObject *self)$/;"	f	file:
valpy_add	gdb/python/py-value.c	/^valpy_add (PyObject *self, PyObject *other)$/;"	f	file:
valpy_and	gdb/python/py-value.c	/^valpy_and (PyObject *self, PyObject *other)$/;"	f	file:
valpy_binop	gdb/python/py-value.c	/^valpy_binop (enum valpy_opcode opcode, PyObject *self, PyObject *other)$/;"	f	file:
valpy_binop_throw	gdb/python/py-value.c	/^valpy_binop_throw (enum valpy_opcode opcode, PyObject *self, PyObject *other)$/;"	f	file:
valpy_call	gdb/python/py-value.c	/^valpy_call (PyObject *self, PyObject *args, PyObject *keywords)$/;"	f	file:
valpy_cast	gdb/python/py-value.c	/^valpy_cast (PyObject *self, PyObject *args)$/;"	f	file:
valpy_const_value	gdb/python/py-value.c	/^valpy_const_value (PyObject *self, PyObject *args)$/;"	f	file:
valpy_dealloc	gdb/python/py-value.c	/^valpy_dealloc (PyObject *obj)$/;"	f	file:
valpy_dereference	gdb/python/py-value.c	/^valpy_dereference (PyObject *self, PyObject *args)$/;"	f	file:
valpy_divide	gdb/python/py-value.c	/^valpy_divide (PyObject *self, PyObject *other)$/;"	f	file:
valpy_do_cast	gdb/python/py-value.c	/^valpy_do_cast (PyObject *self, PyObject *args, enum exp_opcode op)$/;"	f	file:
valpy_dynamic_cast	gdb/python/py-value.c	/^valpy_dynamic_cast (PyObject *self, PyObject *args)$/;"	f	file:
valpy_fetch_lazy	gdb/python/py-value.c	/^valpy_fetch_lazy (PyObject *self, PyObject *args)$/;"	f	file:
valpy_float	gdb/python/py-value.c	/^valpy_float (PyObject *self)$/;"	f	file:
valpy_get_address	gdb/python/py-value.c	/^valpy_get_address (PyObject *self, void *closure)$/;"	f	file:
valpy_get_dynamic_type	gdb/python/py-value.c	/^valpy_get_dynamic_type (PyObject *self, void *closure)$/;"	f	file:
valpy_get_is_lazy	gdb/python/py-value.c	/^valpy_get_is_lazy (PyObject *self, void *closure)$/;"	f	file:
valpy_get_is_optimized_out	gdb/python/py-value.c	/^valpy_get_is_optimized_out (PyObject *self, void *closure)$/;"	f	file:
valpy_get_type	gdb/python/py-value.c	/^valpy_get_type (PyObject *self, void *closure)$/;"	f	file:
valpy_getitem	gdb/python/py-value.c	/^valpy_getitem (PyObject *self, PyObject *key)$/;"	f	file:
valpy_hash	gdb/python/py-value.c	/^valpy_hash (PyObject *self)$/;"	f	file:
valpy_int	gdb/python/py-value.c	/^valpy_int (PyObject *self)$/;"	f	file:
valpy_invert	gdb/python/py-value.c	/^valpy_invert (PyObject *self)$/;"	f	file:
valpy_lazy_string	gdb/python/py-value.c	/^valpy_lazy_string (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
valpy_length	gdb/python/py-value.c	/^valpy_length (PyObject *self)$/;"	f	file:
valpy_long	gdb/python/py-value.c	/^valpy_long (PyObject *self)$/;"	f	file:
valpy_lsh	gdb/python/py-value.c	/^valpy_lsh (PyObject *self, PyObject *other)$/;"	f	file:
valpy_lvalue_reference_value	gdb/python/py-value.c	/^valpy_lvalue_reference_value (PyObject *self, PyObject *args)$/;"	f	file:
valpy_multiply	gdb/python/py-value.c	/^valpy_multiply (PyObject *self, PyObject *other)$/;"	f	file:
valpy_negative	gdb/python/py-value.c	/^valpy_negative (PyObject *self)$/;"	f	file:
valpy_new	gdb/python/py-value.c	/^valpy_new (PyTypeObject *subtype, PyObject *args, PyObject *keywords)$/;"	f	file:
valpy_nonzero	gdb/python/py-value.c	/^valpy_nonzero (PyObject *self)$/;"	f	file:
valpy_opcode	gdb/python/py-value.c	/^enum valpy_opcode$/;"	g	file:
valpy_or	gdb/python/py-value.c	/^valpy_or (PyObject *self, PyObject *other)$/;"	f	file:
valpy_positive	gdb/python/py-value.c	/^valpy_positive (PyObject *self)$/;"	f	file:
valpy_power	gdb/python/py-value.c	/^valpy_power (PyObject *self, PyObject *other, PyObject *unused)$/;"	f	file:
valpy_reference_value	gdb/python/py-value.c	/^valpy_reference_value (PyObject *self, PyObject *args, enum type_code refcode)$/;"	f	file:
valpy_referenced_value	gdb/python/py-value.c	/^valpy_referenced_value (PyObject *self, PyObject *args)$/;"	f	file:
valpy_reinterpret_cast	gdb/python/py-value.c	/^valpy_reinterpret_cast (PyObject *self, PyObject *args)$/;"	f	file:
valpy_remainder	gdb/python/py-value.c	/^valpy_remainder (PyObject *self, PyObject *other)$/;"	f	file:
valpy_richcompare	gdb/python/py-value.c	/^valpy_richcompare (PyObject *self, PyObject *other, int op)$/;"	f	file:
valpy_richcompare_throw	gdb/python/py-value.c	/^valpy_richcompare_throw (PyObject *self, PyObject *other, int op)$/;"	f	file:
valpy_rsh	gdb/python/py-value.c	/^valpy_rsh (PyObject *self, PyObject *other)$/;"	f	file:
valpy_rvalue_reference_value	gdb/python/py-value.c	/^valpy_rvalue_reference_value (PyObject *self, PyObject *args)$/;"	f	file:
valpy_setitem	gdb/python/py-value.c	/^valpy_setitem (PyObject *self, PyObject *key, PyObject *value)$/;"	f	file:
valpy_str	gdb/python/py-value.c	/^valpy_str (PyObject *self)$/;"	f	file:
valpy_string	gdb/python/py-value.c	/^valpy_string (PyObject *self, PyObject *args, PyObject *kw)$/;"	f	file:
valpy_subtract	gdb/python/py-value.c	/^valpy_subtract (PyObject *self, PyObject *other)$/;"	f	file:
valpy_xor	gdb/python/py-value.c	/^valpy_xor (PyObject *self, PyObject *other)$/;"	f	file:
vals	include/opcode/cgen.h	/^  const CGEN_ATTR_ENTRY * vals;$/;"	m	struct:__anon1383
vals	sim/testsuite/sim/bfin/d2.s	/^vals:$/;"	l
valscm_binary_opcode	gdb/guile/scm-math.c	/^enum valscm_binary_opcode$/;"	g	file:
valscm_unary_opcode	gdb/guile/scm-math.c	/^enum valscm_unary_opcode$/;"	g	file:
value	bfd/bfd-in.h	/^  symvalue value;$/;"	m	struct:_symbol_info
value	bfd/bfd-in2.h	/^  symvalue value;$/;"	m	struct:_symbol_info
value	bfd/bfd-in2.h	/^  symvalue value;$/;"	m	struct:bfd_symbol
value	bfd/elf-m10300.c	/^  bfd_vma value;$/;"	m	struct:elf32_mn10300_link_hash_entry	file:
value	bfd/elf32-cr16.c	/^  bfd_vma value;$/;"	m	struct:elf32_cr16_link_hash_entry	file:
value	bfd/elf32-ppc.c	/^  unsigned long value;$/;"	m	struct:apuinfo_list	file:
value	bfd/elf32-xtensa.c	/^  literal_value value;	\/* Only valid when adding literals.  *\/$/;"	m	struct:text_action_struct	file:
value	bfd/elf32-xtensa.c	/^  unsigned long value;$/;"	m	struct:literal_value_struct	file:
value	bfd/elf64-mmix.c	/^    bfd_vma value;$/;"	m	struct:bpo_reloc_request	file:
value	bfd/elfnn-riscv.c	/^  bfd_vma value;$/;"	m	struct:__anon1091	file:
value	bfd/elfxx-mips.c	/^  int value;$/;"	m	struct:mips_elf_traverse_got_arg	file:
value	bfd/mmo.c	/^    bfd_vma value;$/;"	m	struct:mmo_symbol	file:
value	bfd/peXXigen.c	/^  } value;$/;"	m	struct:rsrc_entry	typeref:union:rsrc_entry::__anon1058	file:
value	bfd/vms-alpha.c	/^  bfd_vma value;$/;"	m	struct:stack_struct	file:
value	bfd/vms-alpha.c	/^  unsigned int value;$/;"	m	struct:vms_symbol_entry	file:
value	gdb/addrmap.c	/^  void *value;$/;"	m	struct:addrmap_transition	file:
value	gdb/arm-tdep.c	/^  bfd_vma value;$/;"	m	struct:arm_mapping_symbol	file:
value	gdb/dwarf2expr.h	/^    struct value *value;$/;"	m	union:dwarf_expr_piece::__anon1702	typeref:struct:dwarf_expr_piece::__anon1702::value
value	gdb/dwarf2expr.h	/^  struct value *value;$/;"	m	struct:dwarf_stack_value	typeref:struct:dwarf_stack_value::value
value	gdb/frame.c	/^    CORE_ADDR value;$/;"	m	struct:frame_info::__anon2055	file:
value	gdb/frame.c	/^    struct frame_id value;$/;"	m	struct:frame_info::__anon2057	typeref:struct:frame_info::__anon2057::frame_id	file:
value	gdb/gdbserver/tracepoint.c	/^  LONGEST value;$/;"	m	struct:trace_state_variable	file:
value	gdb/gdbtypes.h	/^  const gdb_byte *value;$/;"	m	struct:call_site_parameter
value	gdb/gnu-v3-abi.c	/^  struct value *value;$/;"	m	struct:value_and_voffset	typeref:struct:value_and_voffset::value	file:
value	gdb/gnulib/import/isnan.c	/^typedef union { DOUBLE value; unsigned int word[NWORDS]; } memory_double;$/;"	m	union:__anon1807	file:
value	gdb/guile/guile-internal.h	/^  SCM value;$/;"	m	struct:__anon1874
value	gdb/guile/guile-internal.h	/^  int value;$/;"	m	struct:__anon1876
value	gdb/guile/scm-param.c	/^  union pascm_variable value;$/;"	m	struct:_param_smob	typeref:union:_param_smob::pascm_variable	file:
value	gdb/guile/scm-value.c	/^  struct value *value;$/;"	m	struct:_value_smob	typeref:struct:_value_smob::value	file:
value	gdb/infcmd.c	/^  struct value *value;$/;"	m	struct:return_value_info	typeref:struct:return_value_info::value	file:
value	gdb/osdata.h	/^  std::string value;$/;"	m	struct:osdata_column
value	gdb/proc-api.c	/^  long value;                   \/* The numeric value *\/$/;"	m	struct:trans	file:
value	gdb/proc-events.c	/^  int value;                    \/* The numeric value.  *\/$/;"	m	struct:trans	file:
value	gdb/proc-flags.c	/^  int value;                    \/* The numeric value *\/$/;"	m	struct:trans	file:
value	gdb/proc-why.c	/^  int value;                    \/* The numeric value.  *\/$/;"	m	struct:trans	file:
value	gdb/prologue-value.c	/^  pv_t value;$/;"	m	struct:pv_area::area_entry	file:
value	gdb/python/lib/gdb/FrameDecorator.py	/^    def value(self):$/;"	m	class:SymValueWrapper
value	gdb/python/py-param.c	/^  int value;$/;"	m	struct:parm_constant	file:
value	gdb/python/py-param.c	/^  union parmpy_variable value;$/;"	m	struct:parmpy_object	typeref:union:parmpy_object::parmpy_variable	file:
value	gdb/python/py-unwind.c	/^  PyObject *value;$/;"	m	struct:__anon2087	file:
value	gdb/python/py-value.c	/^  struct value *value;$/;"	m	struct:value_object	typeref:struct:value_object::value	file:
value	gdb/riscv-tdep.h	/^    unsigned value;$/;"	m	union:gdbarch_tdep::__anon1849
value	gdb/stabsread.c	/^  CORE_ADDR value;$/;"	m	struct:ref_map	file:
value	gdb/symtab.c	/^  } value;$/;"	m	struct:symbol_cache_slot	typeref:union:symbol_cache_slot::__anon1776	file:
value	gdb/symtab.h	/^  value;$/;"	m	struct:general_symbol_info	typeref:union:general_symbol_info::__anon1835
value	gdb/target-descriptions.c	/^  std::string value;$/;"	m	struct:property	file:
value	gdb/target-float.c	/^  static constexpr char value = 0;$/;"	m	struct:printf_length_modifier	file:
value	gdb/target-float.c	/^  static constexpr char value = 0;$/;"	m	struct:scanf_length_modifier	file:
value	gdb/target/waitstatus.h	/^    } value;$/;"	m	struct:target_waitstatus	typeref:union:target_waitstatus::__anon1724
value	gdb/testsuite/gdb.base/annota1.c	/^int value;$/;"	v
value	gdb/testsuite/gdb.base/annota3.c	/^int value;$/;"	v
value	gdb/testsuite/gdb.base/call-ar-st.c	/^   int   value;$/;"	m	struct:small_rep_info_t	file:
value	gdb/testsuite/gdb.base/call-rt-st.c	/^   int   value;$/;"	m	struct:small_rep_info_t	file:
value	gdb/testsuite/gdb.compile/compile-ops.c	/^int value = 0xdeadf00d;$/;"	v
value	gdb/testsuite/gdb.cp/m-data.cc	/^  antiquities 	value;$/;"	m	class:gnu_obj_1	file:
value	gdb/testsuite/gdb.cp/m-static.cc	/^  static antiquities 	value;$/;"	m	class:gnu_obj_1	file:
value	gdb/testsuite/gdb.cp/m-static.cc	/^gnu_obj_1::antiquities gnu_obj_1::value = oriental;$/;"	m	class:gnu_obj_1	file:
value	gdb/testsuite/gdb.cp/psmang1.cc	/^  int value;$/;"	m	struct:s	file:
value	gdb/testsuite/gdb.cp/psmang2.cc	/^  int value;$/;"	m	struct:s	file:
value	gdb/testsuite/gdb.cp/ptype-flags.cc	/^Holder<int> value;$/;"	v
value	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::value()$/;"	f	class:T5
value	gdb/testsuite/gdb.cp/try_catch.cc	/^  antiquities 	value;$/;"	m	class:gnu_obj_1	file:
value	gdb/testsuite/gdb.dwarf2/dw2-ifort-parameter.c	/^int value = 0xdeadf00d;$/;"	v
value	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^  value () const$/;"	f	struct:FirstDimension
value	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^  value () const$/;"	f	struct:SecondDimension
value	gdb/testsuite/gdb.perf/template-breakpoints.cc	/^  value () const$/;"	f	struct:ThirdDimension
value	gdb/testsuite/gdb.python/py-typeprint.cc	/^  templ<T> *value;$/;"	m	class:templ	file:
value	gdb/tilegx-tdep.c	/^  LONGEST value;$/;"	m	struct:tilegx_reverse_regs	file:
value	gdb/tracepoint.h	/^  LONGEST value = 0;$/;"	m	struct:trace_state_variable
value	gdb/tui/tui-data.h	/^  void *value;$/;"	m	struct:tui_data_element
value	gdb/tui/tui-win.c	/^  int value;$/;"	m	struct:tui_translate	file:
value	gdb/unittests/optional/cons/copy.cc	/^  int value;$/;"	m	struct:cons_copy::tracker	file:
value	gdb/unittests/optional/cons/move.cc	/^  int value;$/;"	m	struct:cons_move::tracker	file:
value	gdb/unittests/optional/cons/value.cc	/^  int value;$/;"	m	struct:cons_value::tracker	file:
value	gdb/value.c	/^  explicit value (struct type *type_)$/;"	f	struct:value
value	gdb/value.c	/^  struct value *value;$/;"	m	union:internalvar_data	typeref:struct:internalvar_data::value	file:
value	gdb/value.c	/^struct value$/;"	s	file:
value	gdb/varobj-iter.h	/^  struct value *value;$/;"	m	struct:varobj_item	typeref:struct:varobj_item::value
value	gdb/varobj.h	/^  value_ref_ptr value;$/;"	m	struct:varobj
value	gdb/xml-support.h	/^  ULONGEST value;$/;"	m	struct:gdb_xml_enum
value	gdb/xml-support.h	/^  gdb::unique_xmalloc_ptr<void> value;$/;"	m	struct:gdb_xml_value
value	include/bfdlink.h	/^	  bfd_vma value;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1496
value	include/coff/sym.h	/^	bfd_vma	value;		\/* value of symbol *\/$/;"	m	struct:__anon1567
value	include/coff/sym.h	/^	unsigned value: 24;	\/* address where we are moving it to *\/$/;"	m	struct:__anon1572
value	include/gcc-cp-interface.h	/^{ gcc_expr value; gcc_type type; gcc_utempl templ; gcc_type pack; }$/;"	m	union:__anon1601
value	include/hp-symtab.h	/^  unsigned int value;$/;"	m	struct:dntt_type_memenum
value	include/oasys.h	/^    bfd_byte value[4];$/;"	m	struct:oasys_section_record
value	include/oasys.h	/^    bfd_byte value[4];$/;"	m	struct:oasys_symbol_record
value	include/opcode/aarch64.h	/^	  aarch64_insn value;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1302
value	include/opcode/aarch64.h	/^	  int64_t value;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1298
value	include/opcode/aarch64.h	/^  aarch64_insn	value;$/;"	m	struct:__anon1291
value	include/opcode/aarch64.h	/^  aarch64_insn	value;$/;"	m	struct:aarch64_name_value_pair
value	include/opcode/aarch64.h	/^  aarch64_insn value;$/;"	m	struct:__anon1293
value	include/opcode/aarch64.h	/^  aarch64_insn value;$/;"	m	struct:aarch64_inst
value	include/opcode/aarch64.h	/^  uint32_t value;$/;"	m	struct:__anon1292
value	include/opcode/cgen.h	/^  CGEN_IVALUE value;$/;"	m	struct:__anon1398
value	include/opcode/cgen.h	/^  int value;$/;"	m	struct:cgen_keyword_entry
value	include/opcode/cgen.h	/^  unsigned value;$/;"	m	struct:__anon1382
value	include/opcode/cr16.h	/^  } value;$/;"	m	struct:__anon1335	typeref:union:__anon1335::__anon1336
value	include/opcode/crx.h	/^    } value;$/;"	m	struct:__anon1271	typeref:union:__anon1271::__anon1272
value	include/opcode/d10v.h	/^  int value;$/;"	m	struct:pd_reg
value	include/opcode/d30v.h	/^  int value;$/;"	m	struct:pd_reg
value	include/opcode/sparc.h	/^  int value;$/;"	m	struct:__anon1273
value	include/opcode/tic54x.h	/^  unsigned short value;$/;"	m	struct:_symbol
value	include/opcode/tic80.h	/^  int value;$/;"	m	struct:predefined_symbol
value	include/splay-tree.h	/^  splay_tree_value value;$/;"	m	struct:splay_tree_node_s
value	include/vms/dst.h	/^  unsigned char value[4];$/;"	m	struct:vms_dst_label
value	include/vms/dst.h	/^  unsigned char value[4];$/;"	m	struct:vms_dst_recbeg
value	include/vms/egst.h	/^  unsigned char value[8];$/;"	m	struct:vms_egst
value	include/vms/esdf.h	/^  unsigned char value[8];$/;"	m	struct:vms_esdf
value	include/vms/esdfm.h	/^  unsigned char value[8];$/;"	m	struct:vms_esdfm
value	include/vms/esdfv.h	/^  unsigned char value[8];$/;"	m	struct:vms_esdfv
value	include/vms/esgps.h	/^  unsigned char value[8];$/;"	m	struct:vms_esgps
value	intl/localealias.c	/^  const char *value;$/;"	m	struct:alias_map	file:
value	libiberty/copysign.c	/^  double value;$/;"	m	union:__anon1205	file:
value	libiberty/copysign.c	/^  double value;$/;"	m	union:__anon1209	file:
value	libiberty/copysign.c	/^  float value;$/;"	m	union:__anon1213	file:
value	libiberty/copysign.c	/^  float value;$/;"	m	union:__anon1216	file:
value	libiberty/strerror.c	/^  const int value;		\/* The numeric value from <errno.h> *\/$/;"	m	struct:error_info	file:
value	libiberty/strerror.c	/^static struct { int value; const char *name, *msg; }$/;"	m	struct:__anon1187	file:
value	libiberty/strsignal.c	/^  const int value;		\/* The numeric value from <signal.h> *\/$/;"	m	struct:signal_info	file:
value	opcodes/arc-dis.h	/^  unsigned long value;$/;"	m	struct:arc_insn_operand
value	opcodes/arm-dis.c	/^  unsigned long value;		\/* If arch is 0 then value is a sentinel.  *\/$/;"	m	struct:opcode32	file:
value	opcodes/arm-dis.c	/^  unsigned short value, mask;	\/* Recognise insn if (op & mask) == value.  *\/$/;"	m	struct:opcode16	file:
value	opcodes/crx-dis.c	/^    unsigned int value;$/;"	m	struct:__anon8	file:
value	opcodes/i386-gen.c	/^  int value;$/;"	m	struct:bitfield	file:
value	opcodes/nds32-asm.h	/^  int value;$/;"	m	struct:nds32_keyword
value	opcodes/nds32-asm.h	/^  uint32_t value;$/;"	m	struct:nds32_opcode
value	opcodes/ns32k-dis.c	/^  unsigned long value;		\/* Binary value of the option.  *\/$/;"	m	struct:ns32k_option	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:bm	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:lp	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:mb	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:opr_bb	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:opr_pb	file:
value	opcodes/s12z-dis.c	/^  uint8_t value;$/;"	m	struct:sb	file:
value	opcodes/score-dis.c	/^  bfd_vma value;$/;"	m	struct:score_opcode	file:
value	opcodes/score-opc.h	/^  bfd_vma value;$/;"	m	struct:score_opcode
value	opcodes/score7-dis.c	/^  unsigned long value;$/;"	m	struct:score_opcode	file:
value	opcodes/sparc-opc.c	/^  int value;$/;"	m	struct:__anon5	file:
value	readline/bind.c	/^  int *value;$/;"	m	struct:__anon2102	file:
value	readline/bind.c	/^  int value;$/;"	m	struct:__anon2104	file:
value	sim/common/cgen-par.h	/^      BI   value;$/;"	m	struct:__anon660::__anon661::__anon662
value	sim/common/cgen-par.h	/^      DF   value;$/;"	m	struct:__anon660::__anon661::__anon671
value	sim/common/cgen-par.h	/^      DF   value;$/;"	m	struct:__anon660::__anon661::__anon678
value	sim/common/cgen-par.h	/^      DF   value;$/;"	m	struct:__anon660::__anon661::__anon684
value	sim/common/cgen-par.h	/^      DI   value;$/;"	m	struct:__anon660::__anon661::__anon670
value	sim/common/cgen-par.h	/^      DI   value;$/;"	m	struct:__anon660::__anon661::__anon677
value	sim/common/cgen-par.h	/^      DI   value;$/;"	m	struct:__anon660::__anon661::__anon683
value	sim/common/cgen-par.h	/^      HI   value;$/;"	m	struct:__anon660::__anon661::__anon675
value	sim/common/cgen-par.h	/^      HI   value;$/;"	m	struct:__anon660::__anon661::__anon681
value	sim/common/cgen-par.h	/^      QI   value;$/;"	m	struct:__anon660::__anon661::__anon663
value	sim/common/cgen-par.h	/^      QI   value;$/;"	m	struct:__anon660::__anon661::__anon674
value	sim/common/cgen-par.h	/^      QI   value;$/;"	m	struct:__anon660::__anon661::__anon680
value	sim/common/cgen-par.h	/^      SF   value;$/;"	m	struct:__anon660::__anon661::__anon669
value	sim/common/cgen-par.h	/^      SF  value;$/;"	m	struct:__anon660::__anon661::__anon665
value	sim/common/cgen-par.h	/^      SI   value;$/;"	m	struct:__anon660::__anon661::__anon668
value	sim/common/cgen-par.h	/^      SI   value;$/;"	m	struct:__anon660::__anon661::__anon676
value	sim/common/cgen-par.h	/^      SI   value;$/;"	m	struct:__anon660::__anon661::__anon682
value	sim/common/cgen-par.h	/^      SI   value[4];$/;"	m	struct:__anon660::__anon661::__anon672
value	sim/common/cgen-par.h	/^      SI   value[4];$/;"	m	struct:__anon660::__anon661::__anon679
value	sim/common/cgen-par.h	/^      SI   value[4];$/;"	m	struct:__anon660::__anon661::__anon685
value	sim/common/cgen-par.h	/^      SI  value;$/;"	m	struct:__anon660::__anon661::__anon664
value	sim/common/cgen-par.h	/^      UHI   value;$/;"	m	struct:__anon660::__anon661::__anon667
value	sim/common/cgen-par.h	/^      USI  value;$/;"	m	struct:__anon660::__anon661::__anon673
value	sim/common/cgen-par.h	/^      USI value;$/;"	m	struct:__anon660::__anon661::__anon666
value	sim/common/gentmap.c	/^  int value;$/;"	m	struct:tdefs	file:
value	sim/common/hw-tree.c	/^  char *value;$/;"	m	struct:_name_specifier	file:
value	sim/frv/frv-sim.h	/^  unsigned value;$/;"	m	struct:frv_interrupt_timer
value	sim/igen/gen.h	/^  int value;$/;"	m	struct:_opcode_bits
value	sim/igen/ld-decode.h	/^  int value[max_insn_bit_size];$/;"	m	struct:_decode_cond
value	sim/igen/ld-insn.h	/^  insn_uint value;$/;"	m	struct:_insn_field_cond
value	sim/igen/ld-insn.h	/^  int value;$/;"	m	struct:_insn_bit_entry
value	sim/m68hc11/dv-m68hc11.c	/^  uint8            value;$/;"	m	struct:input_osc	file:
value	sim/ppc/device.c	/^  device_property *value;$/;"	m	struct:_device_property_entry	file:
value	sim/ppc/dp-bit.c	/^  FLO_type value;$/;"	m	union:__anon939	file:
value	sim/ppc/emul_bugapi.c	/^  int value;$/;"	m	struct:bug_map	file:
value	sim/ppc/ld-insn.h	/^  int value;$/;"	m	struct:_insn_bits
value	sim/ppc/ld-insn.h	/^  unsigned value;$/;"	m	struct:_insn_fields
value	sim/ppc/tree.c	/^  char *value;$/;"	m	struct:_name_specifier	file:
value	zlib/contrib/iostream2/zstream.h	/^    size_t value() const { return val.word; }$/;"	f	class:zstringlen
value_actual_type	gdb/value.c	/^value_actual_type (struct value *value, int resolve_simple_types,$/;"	f
value_addr	gdb/valops.c	/^value_addr (struct value *arg1)$/;"	f
value_address	gdb/value.c	/^value_address (const struct value *value)$/;"	f
value_aggregate_elt	gdb/valops.c	/^value_aggregate_elt (struct type *curtype, const char *name,$/;"	f
value_aligned_p	opcodes/aarch64-opc.c	/^value_aligned_p (int64_t value, int align)$/;"	f	file:
value_allocate_space_in_inferior	gdb/valops.c	/^value_allocate_space_in_inferior (int len)$/;"	f
value_and_voffset	gdb/gnu-v3-abi.c	/^struct value_and_voffset$/;"	s	file:
value_arg_coerce	gdb/infcall.c	/^value_arg_coerce (struct gdbarch *gdbarch, struct value *arg,$/;"	f	file:
value_args_as_target_float	gdb/valarith.c	/^value_args_as_target_float (struct value *arg1, struct value *arg2,$/;"	f	file:
value_array	gdb/valops.c	/^value_array (int lowbound, int highbound, struct value **elemvec)$/;"	f
value_as_address	gdb/value.c	/^value_as_address (struct value *val)$/;"	f
value_as_long	gdb/value.c	/^value_as_long (struct value *val)$/;"	f
value_as_string	gdb/ada-tasks.c	/^value_as_string (char *dest, struct value *val, int length)$/;"	f	file:
value_assign	gdb/valops.c	/^value_assign (struct value *toval, struct value *fromval)$/;"	f
value_assign_to_component	gdb/ada-lang.c	/^value_assign_to_component (struct value *container, struct value *component,$/;"	f	file:
value_at	gdb/valops.c	/^value_at (struct type *type, CORE_ADDR addr)$/;"	f
value_at_lazy	gdb/valops.c	/^value_at_lazy (struct type *type, CORE_ADDR addr)$/;"	f
value_binop	gdb/valarith.c	/^value_binop (struct value *arg1, struct value *arg2, enum exp_opcode op)$/;"	f
value_bit_index	gdb/valarith.c	/^value_bit_index (struct type *type, const gdb_byte *valaddr, int index)$/;"	f
value_bitpos	gdb/value.c	/^value_bitpos (const struct value *value)$/;"	f
value_bits_any_optimized_out	gdb/value.c	/^value_bits_any_optimized_out (const struct value *value, int bit_offset, int bit_length)$/;"	f
value_bits_available	gdb/value.c	/^value_bits_available (const struct value *value, LONGEST offset, LONGEST length)$/;"	f
value_bits_synthetic_pointer	gdb/value.c	/^value_bits_synthetic_pointer (const struct value *value,$/;"	f
value_bitsize	gdb/value.c	/^value_bitsize (const struct value *value)$/;"	f
value_bytes_available	gdb/value.c	/^value_bytes_available (const struct value *value,$/;"	f
value_cast	gdb/valops.c	/^value_cast (struct type *type, struct value *arg2)$/;"	f
value_cast_pointers	gdb/valops.c	/^value_cast_pointers (struct type *type, struct value *arg2,$/;"	f
value_cast_structs	gdb/valops.c	/^value_cast_structs (struct type *type, struct value *v2)$/;"	f	file:
value_check_printable	gdb/valprint.c	/^value_check_printable (struct value *val, struct ui_file *stream,$/;"	f	file:
value_coerce_array	gdb/valops.c	/^value_coerce_array (struct value *arg1)$/;"	f
value_coerce_function	gdb/valops.c	/^value_coerce_function (struct value *arg1)$/;"	f
value_coerce_to_target	gdb/valops.c	/^value_coerce_to_target (struct value *val)$/;"	f
value_complement	gdb/valarith.c	/^value_complement (struct value *arg1)$/;"	f
value_computed_closure	gdb/value.c	/^value_computed_closure (const struct value *v)$/;"	f
value_computed_funcs	gdb/value.c	/^value_computed_funcs (const struct value *v)$/;"	f
value_concat	gdb/valarith.c	/^value_concat (struct value *arg1, struct value *arg2)$/;"	f
value_contents	gdb/value.c	/^value_contents (struct value *value)$/;"	f
value_contents_all	gdb/value.c	/^value_contents_all (struct value *value)$/;"	f
value_contents_all_raw	gdb/value.c	/^value_contents_all_raw (struct value *value)$/;"	f
value_contents_bits_eq	gdb/value.c	/^value_contents_bits_eq (const struct value *val1, int offset1,$/;"	f	file:
value_contents_copy	gdb/value.c	/^value_contents_copy (struct value *dst, LONGEST dst_offset,$/;"	f
value_contents_copy_raw	gdb/value.c	/^value_contents_copy_raw (struct value *dst, LONGEST dst_offset,$/;"	f
value_contents_eq	gdb/value.c	/^value_contents_eq (const struct value *val1, LONGEST offset1,$/;"	f
value_contents_for_printing	gdb/value.c	/^value_contents_for_printing (struct value *value)$/;"	f
value_contents_for_printing_const	gdb/value.c	/^value_contents_for_printing_const (const struct value *value)$/;"	f
value_contents_raw	gdb/value.c	/^value_contents_raw (struct value *value)$/;"	f
value_contents_writeable	gdb/value.c	/^value_contents_writeable (struct value *value)$/;"	f
value_copy	gdb/value.c	/^value_copy (struct value *arg)$/;"	f
value_cstring	gdb/valops.c	/^value_cstring (const char *ptr, ssize_t len, struct type *char_type)$/;"	f
value_decref	gdb/value.c	/^value_decref (struct value *val)$/;"	f
value_derived	gdb/testsuite/gdb.cp/m-data.cc	/^  antiquities	value_derived;$/;"	m	class:gnu_obj_2	file:
value_derived	gdb/testsuite/gdb.cp/m-static.cc	/^  static antiquities	value_derived;$/;"	m	class:gnu_obj_2	file:
value_derived	gdb/testsuite/gdb.cp/m-static.cc	/^typename gnu_obj_2<T>::antiquities gnu_obj_2<T>::value_derived = etruscan;$/;"	m	class:gnu_obj_2	file:
value_derived	gdb/testsuite/gdb.cp/try_catch.cc	/^  antiquities	value_derived;$/;"	m	class:gnu_obj_2	file:
value_dynamic_cast	gdb/valops.c	/^value_dynamic_cast (struct type *type, struct value *arg)$/;"	f
value_embedded_offset	gdb/value.c	/^value_embedded_offset (const struct value *value)$/;"	f
value_enclosing_type	gdb/value.c	/^value_enclosing_type (const struct value *value)$/;"	f
value_entirely_available	gdb/value.c	/^value_entirely_available (struct value *value)$/;"	f
value_entirely_covered_by_range_vector	gdb/value.c	/^value_entirely_covered_by_range_vector (struct value *value,$/;"	f	file:
value_entirely_optimized_out	gdb/value.c	/^value_entirely_optimized_out (struct value *value)$/;"	f
value_entirely_unavailable	gdb/value.c	/^value_entirely_unavailable (struct value *value)$/;"	f
value_equal	gdb/valarith.c	/^value_equal (struct value *arg1, struct value *arg2)$/;"	f
value_equal_contents	gdb/valarith.c	/^value_equal_contents (struct value *arg1, struct value *arg2)$/;"	f
value_f90_subarray	gdb/eval.c	/^value_f90_subarray (struct value *array,$/;"	f	file:
value_fcr	sim/mips/cp1.c	/^value_fcr(sim_cpu *cpu,$/;"	f
value_fetch_lazy	gdb/value.c	/^value_fetch_lazy (struct value *val)$/;"	f
value_fetch_lazy_bitfield	gdb/value.c	/^value_fetch_lazy_bitfield (struct value *val)$/;"	f	file:
value_fetch_lazy_memory	gdb/value.c	/^value_fetch_lazy_memory (struct value *val)$/;"	f	file:
value_fetch_lazy_register	gdb/value.c	/^value_fetch_lazy_register (struct value *val)$/;"	f	file:
value_field	gdb/value.c	/^value_field (struct value *arg1, int fieldno)$/;"	f
value_field_bitfield	gdb/value.c	/^value_field_bitfield (struct type *type, int fieldno,$/;"	f
value_find_oload_method_list	gdb/valops.c	/^value_find_oload_method_list (struct value **argp, const char *method,$/;"	f	file:
value_fit_signed_field_p	opcodes/aarch64-opc.c	/^value_fit_signed_field_p (int64_t value, unsigned width)$/;"	f	file:
value_fit_unsigned_field_p	opcodes/aarch64-opc.c	/^value_fit_unsigned_field_p (int64_t value, unsigned width)$/;"	f	file:
value_fn_field	gdb/value.c	/^value_fn_field (struct value **arg1p, struct fn_field *f,$/;"	f
value_force_lval	gdb/value.c	/^value_force_lval (struct value *v, CORE_ADDR addr)$/;"	f
value_fpr	sim/mips/cp1.c	/^value_fpr (sim_cpu *cpu,$/;"	f
value_free_to_mark	gdb/value.c	/^value_free_to_mark (const struct value *mark)$/;"	f
value_from_component	gdb/value.c	/^value_from_component (struct value *whole, struct type *type, LONGEST offset)$/;"	f
value_from_contents	gdb/value.c	/^value_from_contents (struct type *type, const gdb_byte *contents)$/;"	f
value_from_contents_and_address	gdb/value.c	/^value_from_contents_and_address (struct type *type,$/;"	f
value_from_contents_and_address_unresolved	gdb/value.c	/^value_from_contents_and_address_unresolved (struct type *type,$/;"	f
value_from_history_ref	gdb/value.c	/^value_from_history_ref (const char *h, const char **endp)$/;"	f
value_from_longest	gdb/value.c	/^value_from_longest (struct type *type, LONGEST num)$/;"	f
value_from_pointer	gdb/value.c	/^value_from_pointer (struct type *type, CORE_ADDR addr)$/;"	f
value_from_register	gdb/findvar.c	/^value_from_register (struct type *type, int regnum, struct frame_info *frame)$/;"	f
value_from_register	gdb/gdbarch.c	/^  gdbarch_value_from_register_ftype *value_from_register;$/;"	m	struct:gdbarch	file:
value_from_ulongest	gdb/value.c	/^value_from_ulongest (struct type *type, ULONGEST num)$/;"	f
value_from_xmethod	gdb/value.c	/^value_from_xmethod (xmethod_worker_up &&worker)$/;"	f
value_full_object	gdb/valops.c	/^value_full_object (struct value *argp, $/;"	f
value_functions	gdb/guile/scm-value.c	/^static const scheme_function value_functions[] =$/;"	v	file:
value_has_field	gdb/python/py-value.c	/^value_has_field (struct value *v, PyObject *field)$/;"	f	file:
value_has_mutated	gdb/varobj.h	/^  bool (*value_has_mutated) (const struct varobj *var, struct value *new_value,$/;"	m	struct:lang_varobj_ops
value_hash_table	include/opcode/cgen.h	/^  CGEN_KEYWORD_ENTRY **value_hash_table;$/;"	m	struct:cgen_keyword
value_history	gdb/value.c	/^static std::vector<value_ref_ptr> value_history;$/;"	v	file:
value_history_index	gdb/infcmd.c	/^  int value_history_index;$/;"	m	struct:return_value_info	file:
value_in	gdb/valarith.c	/^value_in (struct value *element, struct value *set)$/;"	f
value_in_range_p	opcodes/aarch64-opc.c	/^value_in_range_p (int64_t value, int low, int high)$/;"	f	file:
value_in_thread_stack_temporaries	gdb/thread.c	/^value_in_thread_stack_temporaries (struct value *val, thread_info *tp)$/;"	f
value_incref	gdb/value.c	/^value_incref (struct value *val)$/;"	f
value_ind	gdb/valops.c	/^value_ind (struct value *arg1)$/;"	f
value_initialized	gdb/value.c	/^value_initialized (const struct value *val)$/;"	f
value_installed	gdb/varobj.h	/^  bool value_installed = false;$/;"	m	struct:varobj_update_result
value_internal_function_name	gdb/value.c	/^value_internal_function_name (struct value *val)$/;"	f
value_is_changeable_p	gdb/varobj.h	/^  bool (*value_is_changeable_p) (const struct varobj *var);$/;"	m	struct:lang_varobj_ops
value_known	gdb/tracepoint.h	/^  int value_known = 0;$/;"	m	struct:trace_state_variable
value_lazy	gdb/value.c	/^value_lazy (const struct value *value)$/;"	f
value_less	gdb/valarith.c	/^value_less (struct value *arg1, struct value *arg2)$/;"	f
value_literal_complex	gdb/valops.c	/^value_literal_complex (struct value *arg1, $/;"	f
value_logical_not	gdb/valarith.c	/^value_logical_not (struct value *arg1)$/;"	f
value_lval_const	gdb/value.c	/^value_lval_const (const struct value *value)$/;"	f
value_map	bfd/elf32-xtensa.c	/^typedef struct value_map_struct value_map;$/;"	t	typeref:struct:value_map_struct	file:
value_map_get_cached_value	bfd/elf32-xtensa.c	/^value_map_get_cached_value (value_map_hash_table *map,$/;"	f	file:
value_map_hash_table	bfd/elf32-xtensa.c	/^typedef struct value_map_hash_table_struct value_map_hash_table;$/;"	t	typeref:struct:value_map_hash_table_struct	file:
value_map_hash_table_delete	bfd/elf32-xtensa.c	/^value_map_hash_table_delete (value_map_hash_table *table)$/;"	f	file:
value_map_hash_table_init	bfd/elf32-xtensa.c	/^value_map_hash_table_init (void)$/;"	f	file:
value_map_hash_table_struct	bfd/elf32-xtensa.c	/^struct value_map_hash_table_struct$/;"	s	file:
value_map_struct	bfd/elf32-xtensa.c	/^struct value_map_struct$/;"	s	file:
value_mark	gdb/value.c	/^value_mark (void)$/;"	f
value_maybe_namespace_elt	gdb/valops.c	/^value_maybe_namespace_elt (const struct type *curtype,$/;"	f	file:
value_must_coerce_to_target	gdb/valops.c	/^value_must_coerce_to_target (struct value *val)$/;"	f
value_namespace_elt	gdb/valops.c	/^value_namespace_elt (const struct type *curtype,$/;"	f	file:
value_neg	gdb/valarith.c	/^value_neg (struct value *arg1)$/;"	f
value_non_lval	gdb/value.c	/^value_non_lval (struct value *arg)$/;"	f
value_nsstring	gdb/objc-lang.c	/^value_nsstring (struct gdbarch *gdbarch, char *ptr, int len)$/;"	f
value_object	gdb/python/py-value.c	/^typedef struct value_object {$/;"	s	file:
value_object	gdb/python/py-value.c	/^} value_object;$/;"	t	typeref:struct:value_object	file:
value_object_as_mapping	gdb/python/py-value.c	/^static PyMappingMethods value_object_as_mapping = {$/;"	v	file:
value_object_as_number	gdb/python/py-value.c	/^static PyNumberMethods value_object_as_number = {$/;"	v	file:
value_object_getset	gdb/python/py-value.c	/^static gdb_PyGetSetDef value_object_getset[] = {$/;"	v	file:
value_object_methods	gdb/python/py-value.c	/^static PyMethodDef value_object_methods[] = {$/;"	v	file:
value_object_to_value	gdb/python/py-value.c	/^value_object_to_value (PyObject *self)$/;"	f
value_object_type	gdb/python/py-value.c	/^PyTypeObject value_object_type = {$/;"	v
value_of_aarch64_user_reg	gdb/aarch64-tdep.c	/^value_of_aarch64_user_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_arm_user_reg	gdb/arm-tdep.c	/^value_of_arm_user_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_builtin_frame_fp_reg	gdb/std-regs.c	/^value_of_builtin_frame_fp_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_builtin_frame_pc_reg	gdb/std-regs.c	/^value_of_builtin_frame_pc_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_builtin_frame_ps_reg	gdb/std-regs.c	/^value_of_builtin_frame_ps_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_builtin_frame_sp_reg	gdb/std-regs.c	/^value_of_builtin_frame_sp_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_child	gdb/varobj.c	/^value_of_child (const struct varobj *parent, int index)$/;"	f	file:
value_of_child	gdb/varobj.h	/^  struct value *(*value_of_child) (const struct varobj *parent, int index);$/;"	m	struct:lang_varobj_ops	typeref:struct:lang_varobj_ops::value_of_child
value_of_dwarf_block_entry	gdb/dwarf2loc.c	/^value_of_dwarf_block_entry (struct type *type, struct frame_info *frame,$/;"	f	file:
value_of_dwarf_reg_entry	gdb/dwarf2loc.c	/^value_of_dwarf_reg_entry (struct type *type, struct frame_info *frame,$/;"	f	file:
value_of_internalvar	gdb/value.c	/^value_of_internalvar (struct gdbarch *gdbarch, struct internalvar *var)$/;"	f
value_of_loongarch_user_reg	gdb/loongarch-tdep.c	/^value_of_loongarch_user_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_mips_user_reg	gdb/mips-tdep.c	/^value_of_mips_user_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_nds32_reg	gdb/nds32-tdep.c	/^value_of_nds32_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_register	gdb/findvar.c	/^value_of_register (int regnum, struct frame_info *frame)$/;"	f
value_of_register_lazy	gdb/findvar.c	/^value_of_register_lazy (struct frame_info *frame, int regnum)$/;"	f
value_of_riscv_user_reg	gdb/riscv-tdep.c	/^value_of_riscv_user_reg (struct frame_info *frame, const void *baton)$/;"	f	file:
value_of_root	gdb/varobj.c	/^value_of_root (struct varobj **var_handle, bool *type_changed)$/;"	f	file:
value_of_root_1	gdb/varobj.c	/^value_of_root_1 (struct varobj **var_handle)$/;"	f	file:
value_of_this	gdb/valops.c	/^value_of_this (const struct language_defn *lang)$/;"	f
value_of_this_silent	gdb/valops.c	/^value_of_this_silent (const struct language_defn *lang)$/;"	f
value_of_user_reg	gdb/user-regs.c	/^value_of_user_reg (int regnum, struct frame_info *frame)$/;"	f
value_of_variable	gdb/valops.c	/^value_of_variable (struct symbol *var, const struct block *b)$/;"	f
value_of_variable	gdb/varobj.h	/^  std::string (*value_of_variable) (const struct varobj *var,$/;"	m	class:lang_varobj_ops::std
value_offset	gdb/value.c	/^value_offset (const struct value *value)$/;"	f
value_one	gdb/valops.c	/^value_one (struct type *type)$/;"	f
value_optimized_out	gdb/value.c	/^value_optimized_out (struct value *value)$/;"	f
value_parent	gdb/value.c	/^value_parent (const struct value *value)$/;"	f
value_pointed_to_offset	gdb/value.c	/^value_pointed_to_offset (const struct value *value)$/;"	f
value_pointer	gdb/ada-lang.c	/^value_pointer (struct value *value, struct type *type)$/;"	f	file:
value_pos	gdb/valarith.c	/^value_pos (struct value *arg1)$/;"	f
value_pos_atr	gdb/ada-lang.c	/^value_pos_atr (struct type *type, struct value *arg)$/;"	f	file:
value_primitive_field	gdb/value.c	/^value_primitive_field (struct value *arg1, LONGEST offset,$/;"	f
value_print	gdb/valprint.c	/^value_print (struct value *val, struct ui_file *stream,$/;"	f
value_print_options	gdb/valprint.h	/^struct value_print_options$/;"	s
value_ptradd	gdb/valarith.c	/^value_ptradd (struct value *arg1, LONGEST arg2)$/;"	f
value_ptrdiff	gdb/valarith.c	/^value_ptrdiff (struct value *arg1, struct value *arg2)$/;"	f
value_ranges_copy_adjusted	gdb/value.c	/^value_ranges_copy_adjusted (struct value *dst, int dst_bit_offset,$/;"	f	file:
value_raw_address	gdb/value.c	/^value_raw_address (const struct value *value)$/;"	f
value_ref	gdb/valops.c	/^value_ref (struct value *arg1, enum type_code refcode)$/;"	f
value_ref_policy	gdb/value.h	/^struct value_ref_policy$/;"	s
value_ref_ptr	gdb/value.h	/^typedef gdb::ref_ptr<struct value, value_ref_policy> value_ref_ptr;$/;"	t
value_reinterpret_cast	gdb/valops.c	/^value_reinterpret_cast (struct type *type, struct value *arg)$/;"	f
value_release_to_mark	gdb/value.c	/^value_release_to_mark (const struct value *mark)$/;"	f
value_repeat	gdb/valops.c	/^value_repeat (struct value *arg1, int count)$/;"	f
value_rtti_indirect_type	gdb/valops.c	/^value_rtti_indirect_type (struct value *v, int *full, $/;"	f
value_rtti_type	gdb/cp-abi.c	/^value_rtti_type (struct value *v, int *full,$/;"	f
value_size	gdb/gdbtypes.h	/^  size_t value_size;$/;"	m	struct:call_site_parameter
value_slice	gdb/valops.c	/^value_slice (struct value *array, int lowbound, int length)$/;"	f
value_smob	gdb/guile/scm-value.c	/^} value_smob;$/;"	t	typeref:struct:_value_smob	file:
value_smob_name	gdb/guile/scm-value.c	/^static const char value_smob_name[] = "gdb:value";$/;"	v	file:
value_smob_tag	gdb/guile/scm-value.c	/^static scm_t_bits value_smob_tag;$/;"	v	file:
value_stack	gdb/value.c	/^value_stack (const struct value *value)$/;"	f
value_static_field	gdb/value.c	/^value_static_field (struct type *type, int fieldno)$/;"	f
value_strcmp	gdb/valarith.c	/^value_strcmp (struct value *arg1, struct value *arg2)$/;"	f	file:
value_string	gdb/valops.c	/^value_string (const char *ptr, ssize_t len, struct type *char_type)$/;"	f
value_struct_element_index	gdb/c-varobj.c	/^value_struct_element_index (struct value *value, int type_index)$/;"	f	file:
value_struct_elt	gdb/valops.c	/^value_struct_elt (struct value **argp, struct value **args,$/;"	f
value_struct_elt_bitpos	gdb/valops.c	/^value_struct_elt_bitpos (struct value **argp, int bitpos, struct type *ftype,$/;"	f
value_struct_elt_for_reference	gdb/valops.c	/^value_struct_elt_for_reference (struct type *domain, int offset,$/;"	f	file:
value_subscript	gdb/valarith.c	/^value_subscript (struct value *array, LONGEST index)$/;"	f
value_subscript_packed	gdb/ada-lang.c	/^value_subscript_packed (struct value *arr, int arity, struct value **ind)$/;"	f	file:
value_subscripted_rvalue	gdb/valarith.c	/^value_subscripted_rvalue (struct value *array, LONGEST index, int lowerbound)$/;"	f
value_tag_from_contents_and_address	gdb/ada-lang.c	/^value_tag_from_contents_and_address (struct type *type,$/;"	f	file:
value_to_register	gdb/gdbarch.c	/^  gdbarch_value_to_register_ftype *value_to_register;$/;"	m	struct:gdbarch	file:
value_to_value_object	gdb/python/py-value.c	/^value_to_value_object (struct value *val)$/;"	f
value_true	gdb/language.c	/^value_true (struct value *val)$/;"	f
value_type	gdb/infcall.c	/^  struct type *value_type;$/;"	m	struct:call_return_meta_info	typeref:struct:call_return_meta_info::type	file:
value_type	gdb/testsuite/gdb.cp/derivation.cc	/^    typedef int value_type;$/;"	t	class:A	file:
value_type	gdb/testsuite/gdb.cp/derivation.cc	/^  struct Base { typedef int value_type; };$/;"	t	struct:N::Base	file:
value_type	gdb/testsuite/gdb.cp/derivation.cc	/^  typedef double value_type;$/;"	t	namespace:N	file:
value_type	gdb/testsuite/gdb.cp/derivation.cc	/^  typedef float value_type;$/;"	t	class:Z	file:
value_type	gdb/testsuite/gdb.cp/derivation2.cc	/^    typedef int value_type;$/;"	t	class:A2	file:
value_type	gdb/unittests/optional/assignment/1.cc	/^  explicit value_type(state_type state_)$/;"	f	struct:assign_1::value_type
value_type	gdb/unittests/optional/assignment/1.cc	/^  value_type(value_type const& other)$/;"	f	struct:assign_1::value_type
value_type	gdb/unittests/optional/assignment/1.cc	/^  value_type(value_type&& other)$/;"	f	struct:assign_1::value_type
value_type	gdb/unittests/optional/assignment/1.cc	/^struct value_type : private mixin_counter$/;"	s	namespace:assign_1	file:
value_type	gdb/unittests/optional/assignment/2.cc	/^  explicit value_type(state_type state_)$/;"	f	struct:assign_2::value_type
value_type	gdb/unittests/optional/assignment/2.cc	/^  value_type(value_type const& other)$/;"	f	struct:assign_2::value_type
value_type	gdb/unittests/optional/assignment/2.cc	/^  value_type(value_type&& other)$/;"	f	struct:assign_2::value_type
value_type	gdb/unittests/optional/assignment/2.cc	/^struct value_type : private mixin_counter$/;"	s	namespace:assign_2	file:
value_type	gdb/unittests/optional/assignment/3.cc	/^  explicit value_type(state_type state_)$/;"	f	struct:assign_3::value_type
value_type	gdb/unittests/optional/assignment/3.cc	/^  value_type(value_type const& other)$/;"	f	struct:assign_3::value_type
value_type	gdb/unittests/optional/assignment/3.cc	/^  value_type(value_type&& other)$/;"	f	struct:assign_3::value_type
value_type	gdb/unittests/optional/assignment/3.cc	/^struct value_type : private mixin_counter$/;"	s	namespace:assign_3	file:
value_type	gdb/unittests/optional/assignment/4.cc	/^  explicit value_type(state_type state_)$/;"	f	struct:assign_4::value_type
value_type	gdb/unittests/optional/assignment/4.cc	/^  value_type(value_type const& other)$/;"	f	struct:assign_4::value_type
value_type	gdb/unittests/optional/assignment/4.cc	/^  value_type(value_type&& other)$/;"	f	struct:assign_4::value_type
value_type	gdb/unittests/optional/assignment/4.cc	/^struct value_type : private mixin_counter$/;"	s	namespace:assign_4	file:
value_type	gdb/unittests/optional/assignment/5.cc	/^struct value_type : private mixin_counter { };$/;"	s	namespace:assign_5	file:
value_type	gdb/unittests/optional/assignment/6.cc	/^  value_type(int) : state(1) { }$/;"	f	struct:assign_6::value_type
value_type	gdb/unittests/optional/assignment/6.cc	/^  value_type(std::initializer_list<char>, const char*) : state(2) { }$/;"	f	struct:assign_6::value_type
value_type	gdb/unittests/optional/assignment/6.cc	/^struct value_type : private mixin_counter$/;"	s	namespace:assign_6	file:
value_type	gdb/unittests/optional/observers/1.cc	/^struct value_type$/;"	s	namespace:observers_1	file:
value_type	gdb/unittests/optional/observers/2.cc	/^struct value_type$/;"	s	namespace:observers_2	file:
value_type	gdb/value.c	/^value_type (const struct value *value)$/;"	f
value_union_variant	gdb/valops.c	/^value_union_variant (struct type *union_type, const gdb_byte *contents)$/;"	f
value_user_defined_cpp_op	gdb/valarith.c	/^value_user_defined_cpp_op (struct value **args, int nargs, char *oper,$/;"	f	file:
value_user_defined_op	gdb/valarith.c	/^value_user_defined_op (struct value **argp, struct value **args, char *name,$/;"	f	file:
value_val_atr	gdb/ada-lang.c	/^value_val_atr (struct type *type, struct value *arg)$/;"	f	file:
value_vector_widen	gdb/valarith.c	/^value_vector_widen (struct value *scalar_value, struct type *vector_type)$/;"	f
value_virtual_fn_field	gdb/cp-abi.c	/^value_virtual_fn_field (struct value **arg1p,$/;"	f
value_x_binop	gdb/valarith.c	/^value_x_binop (struct value *arg1, struct value *arg2, enum exp_opcode op,$/;"	f
value_x_unop	gdb/valarith.c	/^value_x_unop (struct value *arg1, enum exp_opcode op, enum noside noside)$/;"	f
value_zero	gdb/valops.c	/^value_zero (struct type *type, enum lval_type lv)$/;"	f
values	gdb/testsuite/gdb.base/break1.c	/^struct some_struct values[50];$/;"	v	typeref:struct:some_struct
values	gdb/testsuite/gdb.base/call-ar-st.c	/^   int   values[10];$/;"	m	struct:array_rep_info_t	file:
values	gdb/testsuite/gdb.base/call-rt-st.c	/^   int   values[10];$/;"	m	struct:array_rep_info_t	file:
values	gdb/testsuite/gdb.reverse/ur1.c	/^struct some_struct values[50];$/;"	v	typeref:struct:some_struct
values_in_python	gdb/python/py-value.c	/^static value_object *values_in_python = NULL;$/;"	v	file:
values_in_scheme	gdb/guile/scm-value.c	/^static value_smob *values_in_scheme;$/;"	v	file:
values_printed	gdb/stack.c	/^  int values_printed;$/;"	m	struct:print_variable_and_value_data	file:
var	bfd/doc/chew.c	/^  int var;$/;"	m	struct:dict_struct	file:
var	bfd/som.c	4918;"	d	file:
var	bfd/som.c	5230;"	d	file:
var	gdb/cli/cli-decode.h	/^    void *var = nullptr;$/;"	m	struct:cmd_list_element
var	gdb/testsuite/gdb.base/value-double-free.c	/^volatile int var;$/;"	v
var	gdb/testsuite/gdb.base/watch-cond-infcall.c	/^volatile int var;$/;"	v
var	gdb/testsuite/gdb.cell/fork-spu.c	/^int var;$/;"	v
var	gdb/testsuite/gdb.cp/arg-reference.cc	/^  int var;$/;"	m	class:Obj	file:
var	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^  int var[2];$/;"	m	class:Obj	file:
var	gdb/testsuite/gdb.dwarf2/dw2-empty-namespace.S	/^var:	.4byte	1$/;"	l
var	gdb/testsuite/gdb.dwarf2/dw2-namespaceless-anonymous.S	/^var:	.4byte	1$/;"	l
var	gdb/testsuite/gdb.dwarf2/dw2-param-error.S	/^var:	.4byte	23$/;"	l
var	gdb/testsuite/gdb.dwarf2/dw2-simple-locdesc.S	/^var:$/;"	l
var	gdb/testsuite/gdb.threads/sigstep-threads.c	/^static volatile int var;$/;"	v	file:
var	gdb/testsuite/gdb.threads/watchpoint-fork-mt.c	/^volatile int var;$/;"	v
var	gdb/testsuite/gdb.threads/watchpoint-fork-st.c	/^volatile int var;$/;"	v
var	gdb/testsuite/gdb.trace/trace-buffer-size.c	/^int var = 10;$/;"	v
var	gdb/varobj-iter.h	/^  struct varobj *var;$/;"	m	struct:varobj_iter	typeref:struct:varobj_iter::varobj
var	gdb/varobj.c	/^  struct varobj *var;$/;"	m	struct:vlist	typeref:struct:vlist::varobj	file:
var	intl/plural-exp.h	/^    var,			\/* The variable "n".  *\/$/;"	e	enum:expression::operator
var1	gdb/testsuite/gdb.base/dup-sect.S	/^var1:	.byte	1$/;"	l
var128	gdb/testsuite/gdb.arch/amd64-disp-step-avx.S	/^var128:$/;"	l
var2	gdb/testsuite/gdb.base/dup-sect.S	/^var2:	.byte	2$/;"	l
var_a	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_a /;"	v	module:modmany
var_auto_boolean	gdb/command.h	/^    var_auto_boolean,$/;"	e	enum:var_types
var_b	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_a = 10, var_b /;"	v	module:modmany
var_boolean	gdb/command.h	/^    var_boolean,$/;"	e	enum:var_types
var_c	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_a = 10, var_b = 11, var_c /;"	v	module:modmany
var_const	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_const$/;"	v	module:mod1
var_decode_location	gdb/dwarf2read.c	/^var_decode_location (struct attribute *attr, struct symbol *sym,$/;"	f	file:
var_enum	gdb/command.h	/^    var_enum$/;"	e	enum:var_types
var_filename	gdb/command.h	/^    var_filename,$/;"	e	enum:var_types
var_i	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^        integer :: var_i /;"	v	module:lib
var_i	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_a = 10, var_b = 11, var_c = 12, var_i /;"	v	module:modmany
var_i	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_i /;"	v	module:mod1
var_i	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_i /;"	v	module:mod2
var_i	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_i /;"	v	module:mod3
var_in_b	gdb/testsuite/gdb.cp/hang2.cc	/^int var_in_b = 1729;$/;"	v
var_in_hang3	gdb/testsuite/gdb.cp/hang3.cc	/^int var_in_hang3 = 42;$/;"	v
var_integer	gdb/command.h	/^    var_integer,$/;"	e	enum:var_types
var_j	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^        integer :: var_j /;"	v	module:libmany
var_k	gdb/testsuite/gdb.fortran/library-module-lib.f90	/^        integer :: var_k /;"	v	module:libmany
var_optional_filename	gdb/command.h	/^    var_optional_filename,$/;"	e	enum:var_types
var_or_type	gdb/ada-exp.y	/^var_or_type:	NAME   	    %prec VAR$/;"	l
var_start	opcodes/opc2c.c	/^  unsigned char var_start[MAX_BYTES * 8 + 1];$/;"	m	struct:__anon18	file:
var_start	sim/m32c/opc2c.c	/^  unsigned char var_start[MAX_BYTES * 8 + 1];$/;"	m	struct:__anon528	file:
var_string	gdb/command.h	/^    var_string,$/;"	e	enum:var_types
var_string_noescape	gdb/command.h	/^    var_string_noescape,$/;"	e	enum:var_types
var_type	gdb/cli/cli-decode.h	/^    ENUM_BITFIELD (var_types) var_type : 4;$/;"	m	struct:cmd_list_element
var_types	gdb/command.h	/^typedef enum var_types$/;"	g
var_types	gdb/command.h	/^var_types;$/;"	t	typeref:enum:var_types
var_uinteger	gdb/command.h	/^    var_uinteger,$/;"	e	enum:var_types
var_x	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_x /;"	v	module:moduse
var_y	gdb/testsuite/gdb.fortran/module.f90	/^        integer :: var_x = 30, var_y /;"	v	module:moduse
var_zinteger	gdb/command.h	/^    var_zinteger,$/;"	e	enum:var_types
var_zuinteger	gdb/command.h	/^    var_zuinteger,$/;"	e	enum:var_types
var_zuinteger_unlimited	gdb/command.h	/^    var_zuinteger_unlimited,$/;"	e	enum:var_types
varargs	include/hp-symtab.h	/^  unsigned int varargs:		1;$/;"	m	struct:dntt_type_function
varargs	include/hp-symtab.h	/^  unsigned int varargs:		1;$/;"	m	struct:dntt_type_functype
varargs	include/hp-symtab.h	/^  unsigned int varargs:     1;     \/* ellipses.  Pascal\/800 later  *\/ $/;"	m	struct:dntt_type_func_template
varargs	include/hp-symtab.h	/^  unsigned int varargs:   1;   \/* ellipses.  Pascal\/800 later  *\/$/;"	m	struct:dntt_type_doc_function
vararray	gdb/testsuite/gdb.compile/compile-print.c	/^int vararray[] = { 1, 2, 3, 4, 5 };$/;"	v
vararrayp	gdb/testsuite/gdb.compile/compile-print.c	/^int *vararrayp = vararray;$/;"	v
variable	gdb/c-exp.y	/^variable:	block COLONCOLON name$/;"	l
variable	gdb/c-exp.y	/^variable:	name_not_typename ENTRY$/;"	l
variable	gdb/c-exp.y	/^variable:	name_not_typename$/;"	l
variable	gdb/c-exp.y	/^variable:	qualified_name$/;"	l
variable	gdb/f-exp.y	/^variable:	name_not_typename$/;"	l
variable	gdb/go-exp.y	/^variable:	name_not_typename ENTRY$/;"	l
variable	gdb/go-exp.y	/^variable:	name_not_typename$/;"	l
variable	gdb/m2-exp.y	/^variable:	INTERNAL_VAR$/;"	l
variable	gdb/m2-exp.y	/^variable:	NAME$/;"	l
variable	gdb/m2-exp.y	/^variable:	block COLONCOLON NAME$/;"	l
variable	gdb/m2-exp.y	/^variable:	fblock$/;"	l
variable	gdb/p-exp.y	/^variable:	block COLONCOLON name$/;"	l
variable	gdb/p-exp.y	/^variable:	name_not_typename$/;"	l
variable	gdb/p-exp.y	/^variable:	qualified_name$/;"	l
variable_a	gdb/testsuite/gdb.dwarf2/opaque-type-lookup-2.c	/^char variable_a = 'a';$/;"	v
variable_b	gdb/testsuite/gdb.dwarf2/opaque-type-lookup-2.c	/^char variable_b = 'b';$/;"	v
variable_default_display	gdb/varobj.c	/^variable_default_display (struct varobj *var)$/;"	f	file:
variable_fields	include/opcode/tic6x.h	/^  tic6x_coding_field variable_fields[TIC6X_MAX_VAR_FIELDS];$/;"	m	struct:__anon1320
variable_table	bfd/dwarf2.c	/^  struct varinfo *variable_table;$/;"	m	struct:comp_unit	typeref:struct:comp_unit::varinfo	file:
variant	gdb/btrace.h	/^  } variant;$/;"	m	struct:btrace_maint_info	typeref:union:btrace_maint_info::__anon1867
variant	gdb/common/btrace-common.h	/^  } variant;$/;"	m	struct:btrace_data	typeref:union:btrace_data::__anon1765
variant	gdb/dwarf2read.c	/^  struct variant_field variant {};$/;"	s	struct:nextfield	file:
variant	gdb/nat/linux-btrace.h	/^  } variant;$/;"	m	struct:btrace_target_info	typeref:union:btrace_target_info::__anon1692
variant	gdb/rs6000-tdep.c	/^struct variant$/;"	s	file:
variant	opcodes/nds32-asm.h	/^  int variant;$/;"	m	struct:nds32_opcode
variant_field	gdb/dwarf2read.c	/^struct variant_field$/;"	s	file:
variant_field_index	gdb/ada-lang.c	/^variant_field_index (struct type *type)$/;"	f	file:
variants	gdb/rs6000-tdep.c	/^static struct variant variants[] =$/;"	v	typeref:struct:variant	file:
varinfo	bfd/dwarf2.c	/^struct varinfo$/;"	s	file:
varinfo_hash_table	bfd/dwarf2.c	/^  struct info_hash_table *varinfo_hash_table;$/;"	m	struct:dwarf2_debug	typeref:struct:dwarf2_debug::info_hash_table	file:
varint	gdb/testsuite/gdb.compile/compile-print.c	/^int varint = 10;$/;"	v
varlist	include/hp-symtab.h	/^  dnttpointer varlist;$/;"	m	struct:dntt_type_struct
varobj	gdb/varobj.c	/^varobj::varobj (varobj_root *root_)$/;"	f	class:varobj
varobj	gdb/varobj.h	/^  struct varobj *varobj;$/;"	m	struct:varobj_update_result	typeref:struct:varobj_update_result::varobj
varobj	gdb/varobj.h	/^struct varobj$/;"	s
varobj_add_child	gdb/varobj.c	/^varobj_add_child (struct varobj *var, struct varobj_item *item)$/;"	f	file:
varobj_clear_saved_item	gdb/varobj.c	/^varobj_clear_saved_item (struct varobj_dynamic *var)$/;"	f	file:
varobj_create	gdb/varobj.c	/^varobj_create (const char *objname,$/;"	f
varobj_default_is_path_expr_parent	gdb/varobj.c	/^varobj_default_is_path_expr_parent (const struct varobj *var)$/;"	f
varobj_default_value_is_changeable_p	gdb/varobj.c	/^varobj_default_value_is_changeable_p (const struct varobj *var)$/;"	f
varobj_delete	gdb/varobj.c	/^varobj_delete (struct varobj *var, bool only_children)$/;"	f
varobj_display_formats	gdb/varobj.h	/^enum varobj_display_formats$/;"	g
varobj_dynamic	gdb/varobj.c	/^struct varobj_dynamic$/;"	s	file:
varobj_editable_p	gdb/varobj.c	/^varobj_editable_p (const struct varobj *var)$/;"	f
varobj_enable_pretty_printing	gdb/varobj.c	/^varobj_enable_pretty_printing (void)$/;"	f
varobj_floating_p	gdb/varobj.c	/^varobj_floating_p (const struct varobj *var)$/;"	f
varobj_format_string	gdb/varobj.c	/^const char *varobj_format_string[] =$/;"	v
varobj_formatted_print_options	gdb/varobj.c	/^varobj_formatted_print_options (struct value_print_options *opts,$/;"	f
varobj_gen_name	gdb/varobj.c	/^varobj_gen_name (void)$/;"	f
varobj_get_attributes	gdb/varobj.c	/^varobj_get_attributes (const struct varobj *var)$/;"	f
varobj_get_child_range	gdb/varobj.c	/^varobj_get_child_range (const struct varobj *var, int *from, int *to)$/;"	f
varobj_get_display_format	gdb/varobj.c	/^varobj_get_display_format (const struct varobj *var)$/;"	f
varobj_get_display_hint	gdb/varobj.c	/^varobj_get_display_hint (const struct varobj *var)$/;"	f	class:gdb
varobj_get_expression	gdb/varobj.c	/^varobj_get_expression (const struct varobj *var)$/;"	f
varobj_get_formatted_value	gdb/varobj.c	/^varobj_get_formatted_value (struct varobj *var,$/;"	f
varobj_get_frozen	gdb/varobj.c	/^varobj_get_frozen (const struct varobj *var)$/;"	f
varobj_get_gdb_type	gdb/varobj.c	/^varobj_get_gdb_type (const struct varobj *var)$/;"	f
varobj_get_handle	gdb/varobj.c	/^varobj_get_handle (const char *objname)$/;"	f
varobj_get_iterator	gdb/varobj.c	/^varobj_get_iterator (struct varobj *var)$/;"	f	file:
varobj_get_language	gdb/varobj.c	/^varobj_get_language (const struct varobj *var)$/;"	f
varobj_get_num_children	gdb/varobj.c	/^varobj_get_num_children (struct varobj *var)$/;"	f
varobj_get_objname	gdb/varobj.c	/^varobj_get_objname (const struct varobj *var)$/;"	f
varobj_get_path_expr	gdb/varobj.c	/^varobj_get_path_expr (const struct varobj *var)$/;"	f
varobj_get_path_expr_parent	gdb/varobj.c	/^varobj_get_path_expr_parent (const struct varobj *var)$/;"	f
varobj_get_thread_id	gdb/varobj.c	/^varobj_get_thread_id (const struct varobj *var)$/;"	f
varobj_get_type	gdb/varobj.c	/^varobj_get_type (struct varobj *var)$/;"	f
varobj_get_value	gdb/varobj.c	/^varobj_get_value (struct varobj *var)$/;"	f
varobj_get_value_type	gdb/varobj.c	/^varobj_get_value_type (const struct varobj *var)$/;"	f
varobj_has_more	gdb/varobj.c	/^varobj_has_more (const struct varobj *var, int to)$/;"	f
varobj_invalidate	gdb/varobj.c	/^varobj_invalidate (void)$/;"	f
varobj_invalidate_iter	gdb/varobj.c	/^varobj_invalidate_iter (struct varobj *var, void *unused)$/;"	f	file:
varobj_is_anonymous_child	gdb/c-varobj.c	/^varobj_is_anonymous_child (const struct varobj *child)$/;"	f
varobj_is_dynamic_p	gdb/varobj.c	/^varobj_is_dynamic_p (const struct varobj *var)$/;"	f
varobj_item	gdb/varobj-iter.h	/^typedef struct varobj_item$/;"	s
varobj_item	gdb/varobj-iter.h	/^} varobj_item;$/;"	t	typeref:struct:varobj_item
varobj_iter	gdb/varobj-iter.h	/^struct varobj_iter$/;"	s
varobj_iter_delete	gdb/varobj-iter.h	64;"	d
varobj_iter_next	gdb/varobj-iter.h	60;"	d
varobj_iter_ops	gdb/varobj-iter.h	/^struct varobj_iter_ops$/;"	s
varobj_list_children	gdb/varobj.c	/^varobj_list_children (struct varobj *var, int *from, int *to)$/;"	f
varobj_root	gdb/varobj.c	/^struct varobj_root$/;"	s	file:
varobj_scope_status	gdb/varobj.h	/^enum varobj_scope_status$/;"	g
varobj_set_child_range	gdb/varobj.c	/^varobj_set_child_range (struct varobj *var, int from, int to)$/;"	f
varobj_set_display_format	gdb/varobj.c	/^varobj_set_display_format (struct varobj *var,$/;"	f
varobj_set_frozen	gdb/varobj.c	/^varobj_set_frozen (struct varobj *var, bool frozen)$/;"	f
varobj_set_value	gdb/varobj.c	/^varobj_set_value (struct varobj *var, const char *expression)$/;"	f
varobj_set_visualizer	gdb/varobj.c	/^varobj_set_visualizer (struct varobj *var, const char *visualizer)$/;"	f
varobj_table	gdb/varobj.c	/^static struct vlist **varobj_table;$/;"	v	typeref:struct:vlist	file:
varobj_type	gdb/varobj.h	/^enum varobj_type$/;"	g
varobj_update	gdb/varobj.c	/^varobj_update (struct varobj **varp, bool is_explicit)$/;"	f
varobj_update_one	gdb/mi/mi-cmd-var.c	/^varobj_update_one (struct varobj *var, enum print_values print_values,$/;"	f	file:
varobj_update_result	gdb/varobj.h	/^  varobj_update_result (struct varobj *varobj_,$/;"	f	struct:varobj_update_result
varobj_update_result	gdb/varobj.h	/^struct varobj_update_result$/;"	s
varobj_value_get_print_value	gdb/varobj.c	/^varobj_value_get_print_value (struct value *value,$/;"	f
varobj_value_has_mutated	gdb/varobj.c	/^varobj_value_has_mutated (const struct varobj *var, struct value *new_value,$/;"	f	file:
varobj_value_is_changeable_p	gdb/varobj.c	/^varobj_value_is_changeable_p (const struct varobj *var)$/;"	f
varobjdebug	gdb/varobj.c	/^unsigned int varobjdebug = 0;$/;"	v
varobject	gdb/testsuite/gdb.compile/compile-print.c	/^} varobject = { 1 };$/;"	v	typeref:struct:object
vars_in_front	include/hp-symtab.h	/^  unsigned int   vars_in_front: 1; \/* module globals in front?  *\/$/;"	m	struct:quick_module
vars_in_gaps	include/hp-symtab.h	/^  unsigned int   vars_in_gaps:  1; \/* module globals in gaps?   *\/$/;"	m	struct:quick_module
varsize_limit	gdb/ada-lang.c	/^static unsigned int varsize_limit;$/;"	v	file:
vartagfield	include/hp-symtab.h	/^  dnttpointer vartagfield;$/;"	m	struct:dntt_type_struct
vartmp	libiberty/make-temp-file.c	/^static const char vartmp[] =$/;"	v	file:
vary	opcodes/opc2c.c	/^  VaryRef * vary;$/;"	m	struct:__anon18	file:
vary	opcodes/opc2c.c	/^Vary ** vary = 0;$/;"	v
vary	sim/m32c/opc2c.c	/^  VaryRef *vary;$/;"	m	struct:__anon528	file:
vary	sim/m32c/opc2c.c	/^Vary **vary = 0;$/;"	v
varyno	opcodes/opc2c.c	/^  int varyno:16;$/;"	m	struct:__anon17	file:
varyno	sim/m32c/opc2c.c	/^  int varyno:16;$/;"	m	struct:__anon527	file:
vasprintf	libiberty/vasprintf.c	/^vasprintf (char **result, const char *format,$/;"	f
vax_break_insn	gdb/vax-tdep.c	/^constexpr gdb_byte vax_break_insn[] = { 3 };$/;"	v
vax_breakpoint	gdb/vax-tdep.c	/^typedef BP_MANIPULATION (vax_break_insn) vax_breakpoint;$/;"	t	file:
vax_dummy_id	gdb/vax-tdep.c	/^vax_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
vax_frame_args_address	gdb/vax-tdep.c	/^vax_frame_args_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
vax_frame_base	gdb/vax-tdep.c	/^static const struct frame_base vax_frame_base =$/;"	v	typeref:struct:frame_base	file:
vax_frame_base_address	gdb/vax-tdep.c	/^vax_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
vax_frame_cache	gdb/vax-tdep.c	/^struct vax_frame_cache$/;"	s	file:
vax_frame_cache	gdb/vax-tdep.c	/^vax_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
vax_frame_num_args	gdb/vax-tdep.c	/^vax_frame_num_args (struct frame_info *frame)$/;"	f	file:
vax_frame_prev_register	gdb/vax-tdep.c	/^vax_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
vax_frame_this_id	gdb/vax-tdep.c	/^vax_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
vax_frame_unwind	gdb/vax-tdep.c	/^static const struct frame_unwind vax_frame_unwind =$/;"	v	typeref:struct:frame_unwind	file:
vax_gdbarch_init	gdb/vax-tdep.c	/^vax_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
vax_gregset	gdb/vax-tdep.c	/^static const struct regset vax_gregset =$/;"	v	typeref:struct:regset	file:
vax_iterate_over_regset_sections	gdb/vax-tdep.c	/^vax_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
vax_opcodeT	include/opcode/vax.h	22;"	d
vax_push_dummy_call	gdb/vax-tdep.c	/^vax_push_dummy_call (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
vax_register_name	gdb/vax-tdep.c	/^vax_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
vax_register_type	gdb/vax-tdep.c	/^vax_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
vax_regnum	gdb/vax-tdep.h	/^enum vax_regnum$/;"	g
vax_return_value	gdb/vax-tdep.c	/^vax_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
vax_skip_prologue	gdb/vax-tdep.c	/^vax_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
vax_store_arguments	gdb/vax-tdep.c	/^vax_store_arguments (struct regcache *regcache, int nargs,$/;"	f	file:
vax_supply_gregset	gdb/vax-tdep.c	/^vax_supply_gregset (const struct regset *regset, struct regcache *regcache,$/;"	f	file:
vax_unwind_pc	gdb/vax-tdep.c	/^vax_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
vaxbsd_collect_gregset	gdb/vax-bsd-nat.c	/^vaxbsd_collect_gregset (const struct regcache *regcache,$/;"	f	file:
vaxbsd_supply_gregset	gdb/vax-bsd-nat.c	/^vaxbsd_supply_gregset (struct regcache *regcache, const void *gregs)$/;"	f	file:
vaxbsd_supply_pcb	gdb/vax-bsd-nat.c	/^vaxbsd_supply_pcb (struct regcache *regcache, struct pcb *pcb)$/;"	f	file:
vaxnbsd_elf_init_abi	gdb/vax-nbsd-tdep.c	/^vaxnbsd_elf_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
vb	gdb/testsuite/gdb.cp/classes.cc	/^  int vb;$/;"	m	class:vB	file:
vb	gdb/testsuite/gdb.cp/misc.cc	/^  int vb;$/;"	m	class:vB	file:
vb	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int vb;$/;"	m	class:VB	file:
vb	gdb/testsuite/gdb.cp/virtfunc.cc	/^VB  vb;$/;"	v
vb1	gdb/testsuite/gdb.cp/typeid.cc	/^VB1 *vb1 = &d;$/;"	v
vb2	gdb/testsuite/gdb.cp/typeid.cc	/^VB1 *vb2 = &d;$/;"	v
vb_match	gdb/gnu-v2-abi.c	/^vb_match (struct type *type, int index, struct type *basetype)$/;"	f	file:
vb_name	gdb/stabsread.c	/^static const char vb_name[] = "_vb$";$/;"	v	file:
vbase	gdb/testsuite/gdb.cp/pr9631.cc	/^  class vbase$/;"	c	namespace:foo	file:
vbit_in_delta	gdb/gdbarch.c	/^  int vbit_in_delta;$/;"	m	struct:gdbarch	file:
vbn	include/vms/eisd.h	/^  unsigned char vbn[4];$/;"	m	struct:vms_eisd
vbn	include/vms/internal.h	/^  unsigned int vbn;		\/* Base virtual block number.  *\/$/;"	m	struct:vms_internal_eisd
vbn	include/vms/lbr.h	/^  unsigned char vbn[4];$/;"	m	struct:vms_idd
vbn	include/vms/lbr.h	/^  unsigned char vbn[4];$/;"	m	struct:vms_rfa
vbr	sim/mcore/interp.c	100;"	d	file:
vbr	sim/sh/sim-main.h	/^	    int vbr;$/;"	m	struct:__anon488::__anon489::__anon492::__anon493
vc	gdb/testsuite/gdb.cp/classes.cc	/^  int vc;$/;"	m	class:vC	file:
vc	gdb/testsuite/gdb.cp/misc.cc	/^  int vc;$/;"	m	class:vC	file:
vcc_max	sim/common/dv-cfi.c	/^      unsigned char vcc_max;$/;"	m	struct:cfi_query::__anon640::__anon641	file:
vcc_min	sim/common/dv-cfi.c	/^      unsigned char vcc_min;$/;"	m	struct:cfi_query::__anon640::__anon641	file:
vchar	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector char               vchar = {'a','b','c','d','e','f','g','h','i','l','m','n','o','p','q','r'};$/;"	v
vchar_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector char               vchar_d = {'z','z','z','z','z','z','z','z','z','z','z','z','z','z','z','z'};$/;"	v
vconcat_copy	libiberty/concat.c	/^vconcat_copy (char *dst, const char *first, va_list args)$/;"	f	file:
vconcat_length	libiberty/concat.c	/^vconcat_length (const char *first, va_list args)$/;"	f	file:
vcont_r_supported	gdb/remote.c	/^remote_target::vcont_r_supported ()$/;"	f	class:remote_target
vcont_resumed	gdb/remote.c	/^  int vcont_resumed = 0;$/;"	m	struct:private_thread_info	file:
vd	gdb/testsuite/gdb.cp/classes.cc	/^  int vd;$/;"	m	class:vD	file:
vd	gdb/testsuite/gdb.cp/misc.cc	/^  int vd;$/;"	m	class:vD	file:
vd	gdb/testsuite/gdb.cp/virtfunc.cc	/^int D::vd() {return 280+d;}$/;"	f	class:D
vd_aux	include/elf/external.h	/^  unsigned char		vd_aux[4];$/;"	m	struct:__anon1459
vd_aux	include/elf/internal.h	/^  unsigned long	 vd_aux;	\/* Offset to verdaux entries.  *\/$/;"	m	struct:elf_internal_verdef
vd_auxptr	include/elf/internal.h	/^  struct elf_internal_verdaux *vd_auxptr;	\/* vd_aux as pointer.  *\/$/;"	m	struct:elf_internal_verdef	typeref:struct:elf_internal_verdef::elf_internal_verdaux
vd_bfd	include/elf/internal.h	/^  bfd			      *vd_bfd;		\/* BFD.  *\/$/;"	m	struct:elf_internal_verdef
vd_cnt	include/elf/external.h	/^  unsigned char		vd_cnt[2];$/;"	m	struct:__anon1459
vd_cnt	include/elf/internal.h	/^  unsigned short vd_cnt;	\/* Number of verdaux entries.  *\/$/;"	m	struct:elf_internal_verdef
vd_exp_refno	include/elf/internal.h	/^  unsigned int		       vd_exp_refno;	\/* Used by the linker.  *\/$/;"	m	struct:elf_internal_verdef
vd_flags	include/elf/external.h	/^  unsigned char		vd_flags[2];$/;"	m	struct:__anon1459
vd_flags	include/elf/internal.h	/^  unsigned short vd_flags;	\/* Flags (VER_FLG_*).  *\/$/;"	m	struct:elf_internal_verdef
vd_hash	include/elf/external.h	/^  unsigned char		vd_hash[4];$/;"	m	struct:__anon1459
vd_hash	include/elf/internal.h	/^  unsigned long	 vd_hash;	\/* Hash of name.  *\/$/;"	m	struct:elf_internal_verdef
vd_ndx	include/elf/external.h	/^  unsigned char		vd_ndx[2];$/;"	m	struct:__anon1459
vd_ndx	include/elf/internal.h	/^  unsigned short vd_ndx;	\/* Version index.  *\/$/;"	m	struct:elf_internal_verdef
vd_next	include/elf/external.h	/^  unsigned char		vd_next[4];$/;"	m	struct:__anon1459
vd_next	include/elf/internal.h	/^  unsigned long	 vd_next;	\/* Offset to next verdef.  *\/$/;"	m	struct:elf_internal_verdef
vd_nextdef	include/elf/internal.h	/^  struct elf_internal_verdef  *vd_nextdef;	\/* vd_next as pointer.  *\/$/;"	m	struct:elf_internal_verdef	typeref:struct:elf_internal_verdef::elf_internal_verdef
vd_nodename	include/elf/internal.h	/^  const char		      *vd_nodename;	\/* Version name.  *\/$/;"	m	struct:elf_internal_verdef
vd_version	include/elf/external.h	/^  unsigned char		vd_version[2];$/;"	m	struct:__anon1459
vd_version	include/elf/internal.h	/^  unsigned short vd_version;	\/* Version number of structure.  *\/$/;"	m	struct:elf_internal_verdef
vda_name	include/elf/external.h	/^  unsigned char		vda_name[4];$/;"	m	struct:__anon1460
vda_name	include/elf/internal.h	/^  unsigned long vda_name;	\/* String table offset of name.  *\/$/;"	m	struct:elf_internal_verdaux
vda_next	include/elf/external.h	/^  unsigned char		vda_next[4];$/;"	m	struct:__anon1460
vda_next	include/elf/internal.h	/^  unsigned long vda_next;	\/* Offset to next verdaux.  *\/$/;"	m	struct:elf_internal_verdaux
vda_nextptr	include/elf/internal.h	/^  struct elf_internal_verdaux *vda_nextptr;	\/* vda_next as pointer.  *\/$/;"	m	struct:elf_internal_verdaux	typeref:struct:elf_internal_verdaux::elf_internal_verdaux
vda_nodename	include/elf/internal.h	/^  const char *vda_nodename;			\/* vda_name as pointer.  *\/$/;"	m	struct:elf_internal_verdaux
vdebug	gdb/xml-support.c	/^gdb_xml_parser::vdebug (const char *format, va_list ap)$/;"	f	class:gdb_xml_parser
vdep_tests	gdb/testsuite/gdb.disasm/hppa.s	/^vdep_tests$/;"	l
vdepi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^vdepi_tests$/;"	l
vderived	gdb/testsuite/gdb.cp/derivation.cc	/^V_derived vderived;$/;"	v
ve	gdb/testsuite/gdb.cp/classes.cc	/^  int ve;$/;"	m	class:vE	file:
ve	gdb/testsuite/gdb.cp/misc.cc	/^  int ve;$/;"	m	class:vE	file:
vea_storage_interrupt	sim/ppc/interrupts.h	/^  vea_storage_interrupt,$/;"	e	enum:__anon955
vec	bfd/aout-target.h	/^const bfd_target MY (vec) =$/;"	v
vec	bfd/pdp11.c	/^const bfd_target MY (vec) =$/;"	v
vec	gdb/common/vec.c	/^  void *vec[1];$/;"	m	struct:vec_prefix	file:
vec	gdb/dwarf2read.c	/^    const offset_type vec;$/;"	m	struct:mapped_index_base::symbol_table_slot	file:
vec	gdb/dwarf2read.c	/^  offset_type *vec;$/;"	m	struct:dw2_symtab_iterator	file:
vec	sim/cris/dv-cris.c	/^   unsigned32 portval, vec;$/;"	m	struct:cris_vec_tr	file:
vec	sim/testsuite/sim/bfin/dsp_d0.s	/^vec:$/;"	l
vec	zlib/examples/enough.c	/^    char *vec;          \/* allocated bit vector *\/$/;"	m	struct:tab	file:
vec2	gdb/testsuite/gdb.cp/pr10687.cc	/^    vec2() { _v[0] = _v[1] = 0; }$/;"	f	class:vec2
vec2	gdb/testsuite/gdb.cp/pr10687.cc	/^    vec2(int x, int y) { _v[0] = x; _v[1] = y; }$/;"	f	class:vec2
vec2	gdb/testsuite/gdb.cp/pr10687.cc	/^class vec2 $/;"	c	file:
vec_assert	gdb/common/vec.h	410;"	d
vec_data_1	gdb/testsuite/gdb.guile/scm-type.c	/^struct s vec_data_1 = {1, 1};$/;"	v	typeref:struct:s
vec_data_1	gdb/testsuite/gdb.python/py-type.c	/^struct s vec_data_1 = {1, 1};$/;"	v	typeref:struct:s
vec_data_2	gdb/testsuite/gdb.guile/scm-type.c	/^struct s vec_data_2 = {1, 2};$/;"	v	typeref:struct:s
vec_data_2	gdb/testsuite/gdb.python/py-type.c	/^struct s vec_data_2 = {1, 2};$/;"	v	typeref:struct:s
vec_flags1	bfd/pef-traceback.h	/^  unsigned char vec_flags1;	\/* Vec info bits #1:  *\/$/;"	m	struct:traceback_table_vector
vec_flags2	bfd/pef-traceback.h	/^  unsigned char vec_flags2;	\/* Vec info bits #2:  *\/$/;"	m	struct:traceback_table_vector
vec_free_	gdb/common/vec.h	405;"	d
vec_func	gdb/testsuite/gdb.arch/altivec-abi.c	/^vec_func (vector short vshort_f,             \/* goes in v2 *\/$/;"	f
vec_func	gdb/testsuite/gdb.arch/e500-abi.c	/^vec_func (vector unsigned int a_vec_f,$/;"	f
vec_imm4	opcodes/i386-opc.h	/^      unsigned int vec_imm4:1;$/;"	m	struct:i386_operand_type::__anon69
vec_load	sim/aarch64/simulator.c	/^vec_load (sim_cpu *cpu, uint64_t address, unsigned N, unsigned M)$/;"	f	file:
vec_o_reserve	gdb/common/vec.c	/^vec_o_reserve (void *vec, int reserve, size_t vec_offset, size_t elt_size)$/;"	f
vec_offset	gdb/common/vec.h	471;"	d
vec_p_reserve	gdb/common/vec.c	/^vec_p_reserve (void *vec, int reserve)$/;"	f
vec_prefix	gdb/common/vec.c	/^struct vec_prefix$/;"	s	file:
vec_reg	sim/aarch64/simulator.c	/^vec_reg (unsigned v, unsigned o)$/;"	f	file:
vec_store	sim/aarch64/simulator.c	/^vec_store (sim_cpu *cpu, uint64_t address, unsigned N, unsigned M)$/;"	f	file:
vec_type	gdb/stubs/sh-stub.c	/^vec_type;$/;"	t	typeref:struct:__anon1716	file:
vecadd	sim/testsuite/sim/bfin/vecadd.s	/^vecadd:$/;"	l
vecsib	opcodes/i386-opc.h	/^  unsigned int vecsib:2;$/;"	m	struct:i386_opcode_modifier
vectable	gdb/stubs/sh-stub.c	/^const vec_type vectable =$/;"	v
vector	bfd/targets.c	/^  const bfd_target *vector;$/;"	m	struct:targmatch	file:
vector	gdb/dictionary.c	/^  const struct dict_vector *vector;$/;"	m	struct:dictionary	typeref:struct:dictionary::dict_vector	file:
vector	gdb/stabsread.h	/^    struct type **vector;$/;"	m	struct:header_file	typeref:struct:header_file::type
vector	gdb/testsuite/gdb.arch/e500-abi.c	5;"	d	file:
vector	gdb/testsuite/gdb.arch/e500-regs.c	4;"	d	file:
vector	include/vms/esdfv.h	/^  unsigned char vector[4];$/;"	m	struct:vms_esdfv
vector	sim/ppc/hw_opic.c	/^  unsigned vector;$/;"	m	struct:_opic_interrupt_source	file:
vector5_out_of_range	opcodes/v850-opc.c	/^static const char * vector5_out_of_range = N_ ("vector5 is out of range");$/;"	v	file:
vector8_out_of_range	opcodes/v850-opc.c	/^static const char * vector8_out_of_range = N_ ("vector8 is out of range");$/;"	v	file:
vector_abi	gdb/ppc-tdep.h	/^    enum powerpc_vector_abi vector_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::powerpc_vector_abi
vector_abi	gdb/s390-tdep.h	/^  enum s390_vector_abi_kind vector_abi;$/;"	m	struct:gdbarch_tdep	typeref:enum:gdbarch_tdep::s390_vector_abi_kind
vector_area	sim/testsuite/sim/h8300/jmp.s	/^vector_area:$/;"	l
vector_attributes	gdb/xml-tdesc.c	/^static const struct gdb_xml_attribute vector_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute	file:
vector_base	bfd/elf32-avr.c	/^  bfd_vma vector_base;$/;"	m	struct:elf32_avr_link_hash_table	file:
vector_binop	gdb/valarith.c	/^vector_binop (struct value *val1, struct value *val2, enum exp_opcode op)$/;"	f	file:
vector_fun	gdb/testsuite/gdb.arch/altivec-regs.c	/^vector_fun (vector unsigned int a, vector unsigned int b)$/;"	f
vector_fun	gdb/testsuite/gdb.arch/e500-regs.c	/^vector_fun (vector int a, vector int b)$/;"	f
vector_fun	gdb/testsuite/gdb.arch/vsx-regs.c	/^vector_fun (vector unsigned int a, vector unsigned int b)$/;"	f
vector_group	gdb/reggroups.c	/^static struct reggroup vector_group = { "vector", USER_REGGROUP };$/;"	v	typeref:struct:reggroup	file:
vector_grow1	bfd/vms-alpha.c	/^vector_grow1 (struct vector_type *vec, size_t elsz)$/;"	f	file:
vector_qualifier_p	opcodes/aarch64-opc.c	/^vector_qualifier_p (enum aarch64_opnd_qualifier qualifier)$/;"	f	file:
vector_reggroup	gdb/reggroups.c	/^struct reggroup *const vector_reggroup = &vector_group;$/;"	v
vector_relop	gdb/opencl-lang.c	/^vector_relop (struct expression *exp, struct value *val1, struct value *val2,$/;"	f	file:
vector_type	bfd/vms-alpha.c	/^struct vector_type$/;"	s	file:
vectorfield	gdb/testsuite/gdb.compile/compile.c	/^  v4 vectorfield;$/;"	m	struct:struct_type	file:
vectors_addr	sim/m68hc11/interrupts.h	/^  uint16            vectors_addr;$/;"	m	struct:interrupts
vendor	gdb/common/btrace-common.h	/^  enum btrace_cpu_vendor vendor;$/;"	m	struct:btrace_cpu	typeref:enum:btrace_cpu::btrace_cpu_vendor
vendor_identification	sim/ppc/hw_opic.c	/^  unsigned vendor_identification;$/;"	m	struct:_hw_opic_device	file:
vendor_identification_register	sim/ppc/hw_opic.c	/^  vendor_identification_register,$/;"	e	enum:__anon914	file:
vendor_obj_attr_name	bfd/elf-attrs.c	/^vendor_obj_attr_name (bfd *abfd, int vendor)$/;"	f	file:
vendor_obj_attr_size	bfd/elf-attrs.c	/^vendor_obj_attr_size (bfd *abfd, int vendor)$/;"	f	file:
vendor_set_obj_attr_contents	bfd/elf-attrs.c	/^vendor_set_obj_attr_contents (bfd *abfd, bfd_byte *contents, bfd_vma size,$/;"	f	file:
veneer	bfd/elf32-arm.c	/^      struct elf32_stm32l4xx_erratum_list *veneer;$/;"	m	struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1135	typeref:struct:elf32_stm32l4xx_erratum_list::__anon1134::__anon1135::elf32_stm32l4xx_erratum_list	file:
veneer	bfd/elf32-arm.c	/^      struct elf32_vfp11_erratum_list *veneer;$/;"	m	struct:elf32_vfp11_erratum_list::__anon1130::__anon1131	typeref:struct:elf32_vfp11_erratum_list::__anon1130::__anon1131::elf32_vfp11_erratum_list	file:
veneered_insn	bfd/elfnn-aarch64.c	/^  uint32_t veneered_insn;$/;"	m	struct:elf_aarch64_stub_hash_entry	file:
ver	bfd/vms-lib.c	/^  unsigned char ver;$/;"	m	struct:lib_tdata	file:
verbatim_p	gdb/symtab.h	/^  bool verbatim_p () const$/;"	f	class:final
verbose	gdb/testsuite/gdb.threads/pthreads.c	/^static int verbose = 0;$/;"	v	file:
verbose	sim/arm/armdefs.h	/^  unsigned verbose;		\/* Print various messages like the banner *\/$/;"	m	struct:ARMul_State
verbose	sim/cris/rvdummy.c	/^int verbose = 0;$/;"	v
verbose	sim/m32c/reg.c	/^int verbose = 0;$/;"	v
verbose	sim/rl78/cpu.c	/^int verbose = 0;$/;"	v
verbose	sim/rx/reg.c	/^int verbose = 0;$/;"	v
verbose	zlib/zutil.c	118;"	d	file:
verbose_dlsym	gdb/linux-thread-db.c	/^verbose_dlsym (void *handle, const char *name)$/;"	f	file:
verbose_p	sim/common/sim-base.h	/^  int verbose_p;$/;"	m	struct:__anon638
verdef	bfd/elf-bfd.h	/^    Elf_Internal_Verdef *verdef;$/;"	m	union:elf_link_hash_entry::__anon1034
verdef	bfd/elf-bfd.h	/^  Elf_Internal_Verdef *verdef;$/;"	m	struct:elf_obj_tdata
verifier	include/opcode/aarch64.h	/^  bfd_boolean (* verifier) (const struct aarch64_opcode *, const aarch64_insn);$/;"	m	struct:aarch64_opcode
verify	gdb/contrib/cleanup_check.py	/^    def verify(self, location, arg):$/;"	m	class:MasterCleanup
verify	gdb/gnulib/import/verify.h	251;"	d
verify	gdb/memattr.h	/^  int verify = 0;$/;"	m	struct:mem_attrib
verify_expr	gdb/gnulib/import/verify.h	245;"	d
verify_field	gdb/ui-out.c	/^ui_out::verify_field (int *fldno, int *width, ui_align *align)$/;"	f	class:ui_out
verify_floatformat	gdb/gdbtypes.c	/^verify_floatformat (int bit, const struct floatformat *floatformat)$/;"	f	file:
verify_gdbarch	gdb/gdbarch.c	/^verify_gdbarch (struct gdbarch *gdbarch)$/;"	f	file:
verify_gdbarch	gdb/gdbarch.sh	/^     verify_gdbarch(): Confirm that the target updated the field$/;"	f
verify_ldpsw	opcodes/aarch64-opc.c	/^verify_ldpsw (const struct aarch64_opcode * opcode ATTRIBUTE_UNUSED,$/;"	f	file:
verify_memory	gdb/remote.c	/^remote_target::verify_memory (const gdb_byte *data, CORE_ADDR lma, ULONGEST size)$/;"	f	class:remote_target
verify_memory	gdb/target-delegates.c	/^debug_target::verify_memory (const gdb_byte *arg0, CORE_ADDR arg1, ULONGEST arg2)$/;"	f	class:debug_target
verify_memory	gdb/target-delegates.c	/^dummy_target::verify_memory (const gdb_byte *arg0, CORE_ADDR arg1, ULONGEST arg2)$/;"	f	class:dummy_target
verify_memory	gdb/target-delegates.c	/^target_ops::verify_memory (const gdb_byte *arg0, CORE_ADDR arg1, ULONGEST arg2)$/;"	f	class:target_ops
verify_sizeof_dbl	gdb/gnulib/import/float+.h	/^typedef int verify_sizeof_dbl[SIZEOF_DBL <= sizeof (double) ? 1 : - 1];$/;"	t
verify_sizeof_flt	gdb/gnulib/import/float+.h	/^typedef int verify_sizeof_flt[SIZEOF_FLT <= sizeof (float) ? 1 : -1];$/;"	t
verify_sizeof_ldbl	gdb/gnulib/import/float+.h	/^typedef int verify_sizeof_ldbl[SIZEOF_LDBL <= sizeof (long double) ? 1 : - 1];$/;"	t
verify_true	gdb/gnulib/import/verify.h	240;"	d
verilog_bfd_discard_group	bfd/verilog.c	311;"	d	file:
verilog_bfd_final_link	bfd/verilog.c	316;"	d	file:
verilog_bfd_free_cached_info	bfd/verilog.c	294;"	d	file:
verilog_bfd_gc_sections	bfd/verilog.c	308;"	d	file:
verilog_bfd_get_relocated_section_contents	bfd/verilog.c	306;"	d	file:
verilog_bfd_is_group_section	bfd/verilog.c	310;"	d	file:
verilog_bfd_is_local_label_name	bfd/verilog.c	297;"	d	file:
verilog_bfd_is_target_special_symbol	bfd/verilog.c	296;"	d	file:
verilog_bfd_link_add_symbols	bfd/verilog.c	314;"	d	file:
verilog_bfd_link_hash_table_create	bfd/verilog.c	313;"	d	file:
verilog_bfd_link_just_syms	bfd/verilog.c	315;"	d	file:
verilog_bfd_link_split_section	bfd/verilog.c	317;"	d	file:
verilog_bfd_make_debug_symbol	bfd/verilog.c	302;"	d	file:
verilog_bfd_merge_sections	bfd/verilog.c	309;"	d	file:
verilog_bfd_relax_section	bfd/verilog.c	307;"	d	file:
verilog_close_and_cleanup	bfd/verilog.c	293;"	d	file:
verilog_cmdlist	gdb/cli/cli-dump.c	/^static struct cmd_list_element *verilog_cmdlist;$/;"	v	typeref:struct:cmd_list_element	file:
verilog_data	bfd/bfd-in2.h	/^      struct verilog_data_struct *verilog_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::verilog_data_struct
verilog_data_list_struct	bfd/verilog.c	/^struct verilog_data_list_struct$/;"	s	file:
verilog_data_list_type	bfd/verilog.c	/^typedef struct verilog_data_list_struct verilog_data_list_type;$/;"	t	typeref:struct:verilog_data_list_struct	file:
verilog_data_struct	bfd/verilog.c	/^typedef struct verilog_data_struct$/;"	s	file:
verilog_dump_command	gdb/cli/cli-dump.c	/^verilog_dump_command (const char *cmd, int from_tty)$/;"	f	file:
verilog_find_inliner_info	bfd/verilog.c	300;"	d	file:
verilog_find_nearest_line	bfd/verilog.c	299;"	d	file:
verilog_get_lineno	bfd/verilog.c	298;"	d	file:
verilog_get_section_contents_in_window	bfd/verilog.c	305;"	d	file:
verilog_init	bfd/verilog.c	/^verilog_init (void)$/;"	f	file:
verilog_make_empty_symbol	bfd/verilog.c	301;"	d	file:
verilog_minisymbol_to_symbol	bfd/verilog.c	304;"	d	file:
verilog_mkobject	bfd/verilog.c	/^verilog_mkobject (bfd *abfd)$/;"	f	file:
verilog_new_section_hook	bfd/verilog.c	295;"	d	file:
verilog_read_minisymbols	bfd/verilog.c	303;"	d	file:
verilog_section_already_linked	bfd/verilog.c	312;"	d	file:
verilog_set_arch_mach	bfd/verilog.c	/^verilog_set_arch_mach (bfd *abfd, enum bfd_architecture arch, unsigned long mach)$/;"	f	file:
verilog_set_section_contents	bfd/verilog.c	/^verilog_set_section_contents (bfd *abfd,$/;"	f	file:
verilog_vec	bfd/verilog.c	/^const bfd_target verilog_vec =$/;"	v
verilog_write_address	bfd/verilog.c	/^verilog_write_address (bfd *abfd, bfd_vma address)$/;"	f	file:
verilog_write_object_contents	bfd/verilog.c	/^verilog_write_object_contents (bfd *abfd)$/;"	f	file:
verilog_write_record	bfd/verilog.c	/^verilog_write_record (bfd *abfd,$/;"	f	file:
verilog_write_section	bfd/verilog.c	/^verilog_write_section (bfd *abfd,$/;"	f	file:
verinfo	bfd/elf-bfd.h	/^  } verinfo;$/;"	m	struct:elf_link_hash_entry	typeref:union:elf_link_hash_entry::__anon1034
vernum	include/bfdlink.h	/^  unsigned int vernum;$/;"	m	struct:bfd_elf_version_tree
verref	bfd/elf-bfd.h	/^  Elf_Internal_Verneed *verref;$/;"	m	struct:elf_obj_tdata
verror	gdb/gdbserver/utils.c	/^verror (const char *string, va_list args)$/;"	f
verror	gdb/utils.c	/^verror (const char *string, va_list args)$/;"	f
verror	gdb/xml-support.c	/^gdb_xml_parser::verror (const char *format, va_list ap)$/;"	f	class:gdb_xml_parser
vers	bfd/elflink.c	/^  unsigned int vers;$/;"	m	struct:elf_find_verdep_info	file:
versados_data	bfd/bfd-in2.h	/^      struct versados_data_struct *versados_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::versados_data_struct
version	bfd/cisco-core.c	/^  char version[4];		\/* Version number *\/$/;"	m	struct:__anon1029	file:
version	bfd/dwarf2.c	/^  int version;$/;"	m	struct:comp_unit	file:
version	bfd/dwarf2.c	/^  unsigned short version;$/;"	m	struct:line_head	file:
version	bfd/elf-bfd.h	/^  unsigned short version;$/;"	m	struct:__anon1031
version	bfd/elf-eh-frame.c	/^  unsigned char version;$/;"	m	struct:cie	file:
version	bfd/elf32-avr.h	/^  bfd_byte version;$/;"	m	struct:avr_property_record_list
version	bfd/mach-o.h	/^  unsigned int version;$/;"	m	struct:bfd_mach_o_header
version	bfd/pef-traceback.h	/^  unsigned char version;	\/* Traceback format version.  *\/$/;"	m	struct:traceback_table
version	bfd/xsym.h	/^  bfd_sym_version version;$/;"	m	struct:bfd_sym_data_struct
version	gdb/dwarf2-frame.c	/^  unsigned char version;$/;"	m	struct:dwarf2_cie	file:
version	gdb/dwarf2read.c	/^  int version = 0;$/;"	m	struct:dwp_file	file:
version	gdb/dwarf2read.c	/^  int version = 0;$/;"	m	struct:mapped_index_base	file:
version	gdb/dwarf2read.c	/^  short version;$/;"	m	struct:comp_unit_head	file:
version	gdb/dwarf2read.c	/^  uint32_t version, nr_columns;$/;"	m	struct:dwp_hash_table	file:
version	gdb/gdbserver/linux-low.c	/^  Elf32_Half version;$/;"	m	struct:target_loadmap	file:
version	gdb/gdbserver/linux-low.c	/^  Elf32_Word version;$/;"	m	struct:target_loadmap	file:
version	gdb/jit.h	/^  uint32_t version;$/;"	m	struct:jit_descriptor
version	gdb/mi/mi-out.c	/^mi_ui_out::version ()$/;"	f	class:mi_ui_out
version	gdb/objc-lang.c	/^  long version;$/;"	m	struct:objc_class	file:
version	gdb/ppc-linux-nat.c	/^        uint32_t version;               \/* Only version 1 exists to date.  *\/$/;"	m	struct:ppc_debug_info	file:
version	gdb/ppc-linux-nat.c	/^        uint32_t version;               \/* currently, version must be 1 *\/$/;"	m	struct:ppc_hw_breakpoint	file:
version	gdb/solib-darwin.c	/^  unsigned int version;$/;"	m	struct:gdb_dyld_all_image_infos	file:
version	gdb/solib-dsbt.c	/^  ext_Elf32_Word version;$/;"	m	struct:ext_elf32_dsbt_loadmap	file:
version	gdb/solib-dsbt.c	/^  int version;$/;"	m	struct:int_elf32_dsbt_loadmap	file:
version	gdb/solib-frv.c	/^  ext_Elf32_Half version;$/;"	m	struct:ext_elf32_fdpic_loadmap	file:
version	gdb/solib-frv.c	/^  int version;$/;"	m	struct:int_elf32_fdpic_loadmap	file:
version	gdb/testsuite/gdb.base/jit-attach-pie.c	/^  uint32_t version;$/;"	m	struct:jit_descriptor	file:
version	gdb/testsuite/gdb.base/jit-main.c	/^  uint32_t version;$/;"	m	struct:jit_descriptor	file:
version	gdb/testsuite/gdb.base/jit-protocol.h	/^  uint32_t version;$/;"	m	struct:jit_descriptor
version	gdb/testsuite/gdb.base/jit-simple-jit.c	/^  uint32_t version;$/;"	m	struct:jit_descriptor	file:
version	include/elf/mips.h	/^  unsigned char version[2];$/;"	m	struct:__anon1485
version	include/elf/mips.h	/^  unsigned short version;$/;"	m	struct:elf_internal_abiflags_v0
version	include/gcc-interface.h	/^  unsigned int version;$/;"	m	struct:gcc_base_vtable
version	include/hp-symtab.h	/^  short            version;      \/* pxdb header version *\/$/;"	m	struct:PXDB_struct
version	include/hp-symtab.h	/^  unsigned int version: 8;            \/* version of pxdb see defines$/;"	m	struct:DOC_info_PXDB_header_struct
version	include/hp-symtab.h	/^  unsigned int version: 8;      \/* version of debug\/header $/;"	m	struct:DOC_info_header_struct
version	include/mach-o/codesign.h	/^  unsigned char version[4];$/;"	m	struct:mach_o_codesign_codedirectory_external_v1
version	include/mach-o/codesign.h	/^  unsigned int version;$/;"	m	struct:mach_o_codesign_codedirectory_v1
version	include/mach-o/external.h	/^  unsigned char version[4];$/;"	m	struct:mach_o_version_min_command_external
version	include/mach-o/external.h	/^  unsigned char version[8];	\/* Version A.B.C.D.E, with 10 bits for B-E,$/;"	m	struct:mach_o_source_version_command_external
version	include/mach-o/unwind.h	/^  unsigned char version[4];	\/* Currently MACH_O_UNWIND_SECTION_VERSION. *\/$/;"	m	struct:mach_o_unwind_info_header
version	include/oasys.h	/^    bfd_byte version[4];$/;"	m	struct:oasys_extarchive_header
version	include/oasys.h	/^    unsigned int  version;$/;"	m	struct:oasys_archive_header
version	include/plugin-api.h	/^  char *version;$/;"	m	struct:ld_plugin_symbol
version	include/vms/dcx.h	/^  unsigned char version[2];$/;"	m	struct:vms_dcxmap
version	zlib/contrib/minizip/unzip.h	/^    uLong version;              \/* version made by                 2 bytes *\/$/;"	m	struct:unz_file_info64_s
version	zlib/contrib/minizip/unzip.h	/^    uLong version;              \/* version made by                 2 bytes *\/$/;"	m	struct:unz_file_info_s
version	zlib/contrib/untgz/untgz.c	/^  char version[2];              \/* 263 *\/$/;"	m	struct:tar_header	file:
version_array_off	include/vms/eihd.h	/^  unsigned char version_array_off[4];$/;"	m	struct:vms_eihd
version_aux_hdr	bfd/som.h	/^  struct som_string_auxhdr *version_aux_hdr;$/;"	m	struct:somdata	typeref:struct:somdata::som_string_auxhdr
version_id	bfd/som.h	/^  unsigned int version_id;$/;"	m	struct:som_exec_data
version_id	include/som/aout.h	/^  unsigned char version_id[4];$/;"	m	struct:som_external_compilation_unit
version_id	include/som/aout.h	/^  unsigned char version_id[4];$/;"	m	struct:som_external_header
version_id	include/som/internal.h	/^  struct som_name_pt version_id;$/;"	m	struct:som_compilation_unit	typeref:struct:som_compilation_unit::som_name_pt
version_id	include/som/internal.h	/^  unsigned int version_id;$/;"	m	struct:som_header
version_id	include/som/internal.h	/^  unsigned int version_id;$/;"	m	struct:som_lst_header
version_id	include/som/lst.h	/^  unsigned char version_id[4];$/;"	m	struct:som_external_lst_header
version_info	include/bfdlink.h	/^  struct bfd_elf_version_tree *version_info;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_elf_version_tree
version_mask	include/vms/esdfm.h	/^  unsigned char version_mask[4];$/;"	m	struct:vms_esdfm
version_min	bfd/mach-o.h	/^    bfd_mach_o_version_min_command version_min;$/;"	m	union:bfd_mach_o_load_command::__anon1083
version_needed	include/bfdlink.h	/^  struct bfd_elf_version_tree *version_needed;$/;"	m	struct:bfd_elf_version_deps	typeref:struct:bfd_elf_version_deps::bfd_elf_version_tree
version_needed	zlib/contrib/minizip/unzip.h	/^    uLong version_needed;       \/* version needed to extract       2 bytes *\/$/;"	m	struct:unz_file_info64_s
version_needed	zlib/contrib/minizip/unzip.h	/^    uLong version_needed;       \/* version needed to extract       2 bytes *\/$/;"	m	struct:unz_file_info_s
version_number	include/oasys.h	/^    unsigned char version_number;$/;"	m	struct:oasys_header_record
versioned	bfd/elf-bfd.h	/^    versioned,$/;"	e	enum:elf_symbol_version
versioned	bfd/elf-bfd.h	/^  ENUM_BITFIELD (elf_symbol_version) versioned : 2;$/;"	m	struct:elf_link_hash_entry
versioned_hidden	bfd/elf-bfd.h	/^    versioned_hidden$/;"	e	enum:elf_symbol_version
versioned_symbol	gdb/gnulib/import/canonicalize-lgpl.c	47;"	d	file:
vertree	bfd/elf-bfd.h	/^    struct bfd_elf_version_tree *vertree;$/;"	m	union:elf_link_hash_entry::__anon1034	typeref:struct:elf_link_hash_entry::__anon1034::bfd_elf_version_tree
very_simple_struct	gdb/testsuite/gdb.mi/mi-var-child.c	/^struct very_simple_struct$/;"	s	file:
verylongfun	gdb/testsuite/gdb.multi/goodbye.c	/^int verylongfun()$/;"	f
vex	opcodes/i386-dis.c	/^vex;$/;"	v	typeref:struct:__anon58	file:
vex	opcodes/i386-opc.h	/^  unsigned int vex:2;$/;"	m	struct:i386_opcode_modifier
vex128_mode	opcodes/i386-dis.c	/^  vex128_mode,$/;"	e	enum:__anon42	file:
vex256_mode	opcodes/i386-dis.c	/^  vex256_mode,$/;"	e	enum:__anon42	file:
vex2_prefix_p	gdb/amd64-tdep.c	/^vex2_prefix_p (gdb_byte pfx)$/;"	f	file:
vex3_prefix_p	gdb/amd64-tdep.c	/^vex3_prefix_p (gdb_byte pfx)$/;"	f	file:
vex_cmp_op	opcodes/i386-dis.c	/^static struct op vex_cmp_op[] =$/;"	v	typeref:struct:op	file:
vex_len_table	opcodes/i386-dis.c	/^static const struct dis386 vex_len_table[][2] = {$/;"	v	typeref:struct:dis386	file:
vex_mode	opcodes/i386-dis.c	/^  vex_mode,$/;"	e	enum:__anon42	file:
vex_scalar_mode	opcodes/i386-dis.c	/^  vex_scalar_mode,$/;"	e	enum:__anon42	file:
vex_scalar_w_dq_mode	opcodes/i386-dis.c	/^  vex_scalar_w_dq_mode,$/;"	e	enum:__anon42	file:
vex_table	opcodes/i386-dis.c	/^static const struct dis386 vex_table[][256] = {$/;"	v	typeref:struct:dis386	file:
vex_vsib_d_w_d_mode	opcodes/i386-dis.c	/^  vex_vsib_d_w_d_mode,$/;"	e	enum:__anon42	file:
vex_vsib_d_w_dq_mode	opcodes/i386-dis.c	/^  vex_vsib_d_w_dq_mode,$/;"	e	enum:__anon42	file:
vex_vsib_q_w_d_mode	opcodes/i386-dis.c	/^  vex_vsib_q_w_d_mode,$/;"	e	enum:__anon42	file:
vex_vsib_q_w_dq_mode	opcodes/i386-dis.c	/^  vex_vsib_q_w_dq_mode,$/;"	e	enum:__anon42	file:
vex_w_done	opcodes/i386-dis.c	/^static unsigned char vex_w_done;$/;"	v	file:
vex_w_dq_mode	opcodes/i386-dis.c	/^  vex_w_dq_mode,$/;"	e	enum:__anon42	file:
vex_w_table	opcodes/i386-dis.c	/^static const struct dis386 vex_w_table[][2] = {$/;"	v	typeref:struct:dis386	file:
vexopcode	opcodes/i386-opc.h	/^  unsigned int vexopcode:3;$/;"	m	struct:i386_opcode_modifier
vexsources	opcodes/i386-opc.h	/^  unsigned int vexsources:2;$/;"	m	struct:i386_opcode_modifier
vextrs_tests	gdb/testsuite/gdb.disasm/hppa.s	/^vextrs_tests$/;"	l
vextru_tests	gdb/testsuite/gdb.disasm/hppa.s	/^vextru_tests$/;"	l
vexvvvv	opcodes/i386-opc.h	/^  unsigned int vexvvvv:2;$/;"	m	struct:i386_opcode_modifier
vexw	opcodes/i386-opc.h	/^  unsigned int vexw:2;$/;"	m	struct:i386_opcode_modifier
vflag	readline/examples/rlcat.c	/^static int vflag;$/;"	v	file:
vflags	include/vms/dst.h	/^  unsigned char vflags;$/;"	m	struct:vms_dst_recbeg
vflags_always	bfd/vms-alpha.c	/^  int vflags_always;$/;"	m	struct:sec_flags_struct	file:
vflags_hassize	bfd/vms-alpha.c	/^  int vflags_hassize;$/;"	m	struct:sec_flags_struct	file:
vfloat	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector float             vfloat = {1.25, 3.75, 5.5, 1.25};$/;"	v
vfloat_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector float             vfloat_d = {1.0, 1.0, 1.0, 1.0};$/;"	v
vfork	libiberty/msdos.c	/^vfork()$/;"	f
vfork	libiberty/vfork.c	/^vfork (void)$/;"	f
vfork_child	gdb/inferior.h	/^  inferior *vfork_child = NULL;$/;"	m	class:inferior
vfork_parent	gdb/inferior.h	/^  inferior *vfork_parent = NULL;$/;"	m	class:inferior
vfp	gdb/alpha-mdebug-tdep.c	/^  CORE_ADDR vfp;$/;"	m	struct:alpha_mdebug_unwind_cache	file:
vfp	gdb/alpha-tdep.c	/^  CORE_ADDR vfp;$/;"	m	struct:alpha_heuristic_unwind_cache	file:
vfp11_denorm_fix	bfd/bfd-in.h	/^  bfd_arm_vfp11_fix vfp11_denorm_fix;$/;"	m	struct:elf32_arm_params
vfp11_denorm_fix	bfd/bfd-in2.h	/^  bfd_arm_vfp11_fix vfp11_denorm_fix;$/;"	m	struct:elf32_arm_params
vfp11_erratum_glue_size	bfd/elf32-arm.c	/^  bfd_size_type vfp11_erratum_glue_size;$/;"	m	struct:elf32_arm_link_hash_table	file:
vfp11_fix	bfd/elf32-arm.c	/^  bfd_arm_vfp11_fix vfp11_fix;$/;"	m	struct:elf32_arm_link_hash_table	file:
vfp_insn	bfd/elf32-arm.c	/^      unsigned int vfp_insn;$/;"	m	struct:elf32_vfp11_erratum_list::__anon1130::__anon1131	file:
vfp_register_count	gdb/arm-tdep.h	/^  int vfp_register_count;$/;"	m	struct:gdbarch_tdep
vfprintf	libiberty/vfprintf.c	/^vfprintf (FILE *stream, const char *format, va_list ap)$/;"	f
vfprintf	libiberty/vfprintf.c	9;"	d	file:
vfprintf_filtered	gdb/utils.c	/^vfprintf_filtered (struct ui_file *stream, const char *format, va_list args)$/;"	f
vfprintf_maybe_filtered	gdb/utils.c	/^vfprintf_maybe_filtered (struct ui_file *stream, const char *format,$/;"	f	file:
vfprintf_unfiltered	gdb/utils.c	/^vfprintf_unfiltered (struct ui_file *stream, const char *format, va_list args)$/;"	f
vg	gdb/testsuite/gdb.cp/virtfunc.cc	/^int D::vg() {return 100+d;}$/;"	f	class:D
vg	gdb/testsuite/gdb.cp/virtfunc.cc	/^int E::vg() {return 200+d;}$/;"	f	class:E
vget	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Left::vget ()$/;"	f	class:Left
vget	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Right::vget ()$/;"	f	class:Right
vget_base	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Base::vget_base ()$/;"	f	class:Base
vget_base	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Diamond::vget_base ()$/;"	f	class:Diamond
vi_change_dispatch	readline/vi_mode.c	/^vi_change_dispatch (m)$/;"	f	file:
vi_continued_command	readline/vi_mode.c	/^static int vi_continued_command;$/;"	v	file:
vi_delete_dispatch	readline/vi_mode.c	/^vi_delete_dispatch (m)$/;"	f	file:
vi_insert_buffer	readline/vi_mode.c	/^static char *vi_insert_buffer;$/;"	v	file:
vi_insert_buffer_size	readline/vi_mode.c	/^static int vi_insert_buffer_size;$/;"	v	file:
vi_insertion_keymap	readline/vi_keymap.c	/^KEYMAP_ENTRY_ARRAY vi_insertion_keymap = {$/;"	v
vi_mark_chars	readline/vi_mode.c	/^static int vi_mark_chars['z' - 'a' + 1];$/;"	v	file:
vi_mode	readline/rldefs.h	94;"	d
vi_motion	readline/vi_mode.c	/^static const char * const vi_motion = " hl^$0ftFT;,%wbeWBE|`";$/;"	v	file:
vi_movement_keymap	readline/vi_keymap.c	/^KEYMAP_ENTRY_ARRAY vi_movement_keymap = {$/;"	v
vi_redoing	readline/vi_mode.c	/^static int vi_redoing;$/;"	v	file:
vi_replace_count	readline/vi_mode.c	/^static int vi_replace_count;$/;"	v	file:
vi_replace_map	readline/vi_mode.c	/^static Keymap vi_replace_map;$/;"	v	file:
vi_textmod	readline/vi_mode.c	/^static const char * const vi_textmod = "_*\\\\AaIiCcDdPpYyRrSsXx~";$/;"	v	file:
vi_yank_dispatch	readline/vi_mode.c	/^vi_yank_dispatch (m)$/;"	f	file:
vid	include/coff/internal.h	/^  long vid[2];			\/* Version id *\/$/;"	m	struct:internal_aouthdr
vidomove_dispatch	readline/vi_mode.c	/^vidomove_dispatch (m)$/;"	f	file:
viewport_height	gdb/tui/tui-data.h	/^  int viewport_height;	    \/* Viewport height.  *\/$/;"	m	struct:tui_gen_win_info
vint	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector int                 vint = {-10, -20, -30, -40};$/;"	v
vint_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector int                 vint_d = {0,0,0,0};$/;"	v
virt	gdb/testsuite/gdb.cp/printmethod.cc	/^  virtual void virt() {};$/;"	f	class:A
virt_addr	include/vms/eisd.h	/^  unsigned char virt_addr[8];$/;"	m	struct:vms_eisd
virt_addr	include/vms/internal.h	/^  bfd_vma virt_addr;		\/* Virtual address of the section.  *\/$/;"	m	struct:vms_internal_eisd
virt_base	sim/ppc/emul_chirp.c	/^  signed32 virt_base;$/;"	m	struct:_chirp_note_desc	file:
virt_base	sim/ppc/emul_chirp.c	/^  unsigned_word virt_base;$/;"	m	struct:_os_emul_data	file:
virt_mem_block_size	include/vms/eihd.h	/^  unsigned char virt_mem_block_size[4];$/;"	m	struct:vms_eihd
virt_size	bfd/libcoff-in.h	/^  bfd_size_type virt_size;$/;"	m	struct:pei_section_tdata
virt_size	bfd/libcoff.h	/^  bfd_size_type virt_size;$/;"	m	struct:pei_section_tdata
virt_size	sim/ppc/emul_chirp.c	/^  signed32 virt_size;$/;"	m	struct:_chirp_note_desc	file:
virt_size	sim/ppc/emul_chirp.c	/^  unsigned_word virt_size;$/;"	m	struct:_os_emul_data	file:
virtual	sim/ppc/cpu.c	/^  vm *virtual;$/;"	m	struct:_cpu	file:
virtual_field_bits	gdb/gdbtypes.h	/^    B_TYPE *virtual_field_bits;$/;"	m	struct:cplus_struct_type
virtual_fn_field	gdb/cp-abi.h	/^  struct value *(*virtual_fn_field) (struct value **arg1p,$/;"	m	struct:cp_abi_ops	typeref:struct:cp_abi_ops::virtual_fn_field
virtual_frame_pointer	gdb/gdbarch.c	/^  gdbarch_virtual_frame_pointer_ftype *virtual_frame_pointer;$/;"	m	struct:gdbarch	file:
virtual_insn_entries	sim/common/cgen-utils.c	/^static const CGEN_IBASE virtual_insn_entries[] =$/;"	v	file:
virtual_middle_b	gdb/testsuite/gdb.cp/virtbase.cc	/^VirtualMiddleB *virtual_middle_b = &virtual_o;$/;"	v
virtual_o	gdb/testsuite/gdb.cp/virtbase.cc	/^Virtual virtual_o;$/;"	v
virtual_offset	bfd/elf32-xtensa.c	/^  bfd_vma virtual_offset;  \/* Zero except for adding literals.  *\/$/;"	m	struct:text_action_struct	file:
virtual_offset	bfd/elf32-xtensa.c	/^  bfd_vma virtual_offset;$/;"	m	struct:r_reloc_struct	file:
virtual_offset	gdb/dwarf2read.h	/^  bfd_size_type virtual_offset;$/;"	m	struct:dwarf2_section_info
virtual_partial	gdb/testsuite/gdb.trace/unavailable.cc	/^Virtual virtual_partial;$/;"	v
virtual_type	gdb/xtensa-tdep.h	/^  struct type *virtual_type;$/;"	m	struct:ctype_cache	typeref:struct:ctype_cache::type
virtual_v1_dwo_sections	gdb/dwarf2read.c	/^struct virtual_v1_dwo_sections$/;"	s	file:
virtual_v2_dwo_sections	gdb/dwarf2read.c	/^struct virtual_v2_dwo_sections$/;"	s	file:
virtuality	gdb/dwarf2read.c	/^  int virtuality = 0;$/;"	m	struct:nextfield	file:
virtualp	gdb/testsuite/gdb.trace/unavailable.cc	/^Virtual *virtualp = &virtual_partial;$/;"	v
vis_lbreaks	readline/display.c	94;"	d	file:
vis_lbsize	readline/display.c	95;"	d	file:
visibility	gdb/stabsread.c	/^  int visibility;$/;"	m	struct:nextfield	file:
visibility	include/hp-symtab.h	/^  unsigned int visibility:	2;$/;"	m	struct:dntt_type_field
visibility	include/hp-symtab.h	/^  unsigned int visibility:  2;     \/* Pub = 0, prot = 1, priv = 2.  *\/$/;"	m	struct:dntt_type_genfield
visibility	include/hp-symtab.h	/^  unsigned int visibility:  2;     \/* pub = 0, prot = 1, priv = 2   *\/$/;"	m	struct:dntt_type_inheritance
visibility	include/plugin-api.h	/^  int visibility;$/;"	m	struct:ld_plugin_symbol
visible_first_line_len	readline/display.c	/^static int visible_first_line_len;$/;"	v	file:
visible_line	readline/display.c	97;"	d	file:
visible_wrap_offset	readline/display.c	/^static int visible_wrap_offset;$/;"	v	file:
visit	gdb/common/tdesc.c	/^void print_xml_feature::visit (const tdesc_reg *r)$/;"	f	class:print_xml_feature
visit	gdb/common/tdesc.c	/^void print_xml_feature::visit (const tdesc_type_builtin *t)$/;"	f	class:print_xml_feature
visit	gdb/common/tdesc.c	/^void print_xml_feature::visit (const tdesc_type_vector *t)$/;"	f	class:print_xml_feature
visit	gdb/common/tdesc.c	/^void print_xml_feature::visit (const tdesc_type_with_fields *t)$/;"	f	class:print_xml_feature
visit	gdb/common/tdesc.h	/^  virtual void visit (const tdesc_reg *e)$/;"	f	class:tdesc_element_visitor
visit	gdb/common/tdesc.h	/^  virtual void visit (const tdesc_type_builtin *e)$/;"	f	class:tdesc_element_visitor
visit	gdb/common/tdesc.h	/^  virtual void visit (const tdesc_type_vector *e)$/;"	f	class:tdesc_element_visitor
visit	gdb/common/tdesc.h	/^  virtual void visit (const tdesc_type_with_fields *e)$/;"	f	class:tdesc_element_visitor
visit1	bfd/elf32-spu.c	/^  unsigned int visit1 : 1;$/;"	m	struct:function_info	file:
visit2	bfd/elf32-spu.c	/^  unsigned int visit2 : 1;$/;"	m	struct:function_info	file:
visit3	bfd/elf32-spu.c	/^  unsigned int visit3 : 1;$/;"	m	struct:function_info	file:
visit4	bfd/elf32-spu.c	/^  unsigned int visit4 : 1;$/;"	m	struct:function_info	file:
visit5	bfd/elf32-spu.c	/^  unsigned int visit5 : 1;$/;"	m	struct:function_info	file:
visit6	bfd/elf32-spu.c	/^  unsigned int visit6 : 1;$/;"	m	struct:function_info	file:
visit7	bfd/elf32-spu.c	/^  unsigned int visit7 : 1;$/;"	m	struct:function_info	file:
visit_actioned_threads	gdb/gdbserver/server.c	/^visit_actioned_threads (thread_info *thread,$/;"	f	file:
visit_actioned_threads_callback_ftype	gdb/gdbserver/server.c	/^typedef int (visit_actioned_threads_callback_ftype)$/;"	t	file:
visit_post	gdb/common/tdesc.c	/^void print_xml_feature::visit_post (const target_desc *e)$/;"	f	class:print_xml_feature
visit_post	gdb/common/tdesc.c	/^void print_xml_feature::visit_post (const tdesc_feature *e)$/;"	f	class:print_xml_feature
visit_post	gdb/common/tdesc.h	/^  virtual void visit_post (const target_desc *e)$/;"	f	class:tdesc_element_visitor
visit_post	gdb/common/tdesc.h	/^  virtual void visit_post (const tdesc_feature *e)$/;"	f	class:tdesc_element_visitor
visit_pre	gdb/common/tdesc.c	/^void print_xml_feature::visit_pre (const target_desc *e)$/;"	f	class:print_xml_feature
visit_pre	gdb/common/tdesc.c	/^void print_xml_feature::visit_pre (const tdesc_feature *e)$/;"	f	class:print_xml_feature
visit_pre	gdb/common/tdesc.h	/^  virtual void visit_pre (const target_desc *e)$/;"	f	class:tdesc_element_visitor
visit_pre	gdb/common/tdesc.h	/^  virtual void visit_pre (const tdesc_feature *e)$/;"	f	class:tdesc_element_visitor
visited	bfd/elf32-xtensa.c	/^  int visited;				\/* Number of times visited.  *\/$/;"	m	struct:xtensa_relax_info_struct	file:
visited	gdb/compile/compile-loc2c.c	/^  unsigned int visited : 1;$/;"	m	struct:insn_info	file:
visitor	gdb/aarch64-tdep.c	/^static const struct aarch64_insn_visitor visitor =$/;"	v	typeref:struct:aarch64_insn_visitor	file:
visitor	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_insn_visitor visitor =$/;"	v	typeref:struct:aarch64_insn_visitor	file:
visium_elf_check_relocs	bfd/elf32-visium.c	/^visium_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,$/;"	f	file:
visium_elf_copy_private_bfd_data	bfd/elf32-visium.c	/^visium_elf_copy_private_bfd_data (bfd *ibfd, bfd *obfd)$/;"	f	file:
visium_elf_gc_mark_hook	bfd/elf32-visium.c	/^visium_elf_gc_mark_hook (asection *sec, struct bfd_link_info *info,$/;"	f	file:
visium_elf_howto_parity_reloc	bfd/elf32-visium.c	/^visium_elf_howto_parity_reloc (bfd * input_bfd, arelent *reloc_entry,$/;"	f	file:
visium_elf_howto_table	bfd/elf32-visium.c	/^static reloc_howto_type visium_elf_howto_table[] = {$/;"	v	file:
visium_elf_merge_private_bfd_data	bfd/elf32-visium.c	/^visium_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)$/;"	f	file:
visium_elf_post_process_headers	bfd/elf32-visium.c	/^visium_elf_post_process_headers (bfd *abfd,$/;"	f	file:
visium_elf_print_private_bfd_data	bfd/elf32-visium.c	/^visium_elf_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
visium_elf_relocate_section	bfd/elf32-visium.c	/^visium_elf_relocate_section (bfd *output_bfd,$/;"	f	file:
visium_elf_set_private_flags	bfd/elf32-visium.c	/^visium_elf_set_private_flags (bfd *abfd, flagword flags)$/;"	f	file:
visium_elf_vtentry_howto	bfd/elf32-visium.c	/^static reloc_howto_type visium_elf_vtentry_howto =$/;"	v	file:
visium_elf_vtinherit_howto	bfd/elf32-visium.c	/^static reloc_howto_type visium_elf_vtinherit_howto =$/;"	v	file:
visium_info_to_howto_rela	bfd/elf32-visium.c	/^visium_info_to_howto_rela (bfd *abfd, arelent *cache_ptr,$/;"	f	file:
visium_opcode_arch_val	include/opcode/visium.h	/^enum visium_opcode_arch_val$/;"	g
visium_parity_bit	bfd/elf32-visium.c	/^visium_parity_bit (bfd_vma insn)$/;"	f	file:
visium_reloc_name_lookup	bfd/elf32-visium.c	/^visium_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED, const char *r_name)$/;"	f	file:
visium_reloc_type_lookup	bfd/elf32-visium.c	/^visium_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vl	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 vl; \/* current vector length *\/$/;"	m	struct:user_sve_header
vl	gdb/nat/aarch64-sve-linux-sigcontext.h	/^	__u16 vl;$/;"	m	struct:sve_context
vla	gdb/testsuite/gdb.fortran/vla.f90	/^program vla$/;"	p
vla	gdb/testsuite/gdb.mi/vla.f90	/^program vla$/;"	p
vla1	gdb/testsuite/gdb.fortran/vla-sub.f90	/^  real, allocatable :: vla1 /;"	v	program:vla_sub
vla1	gdb/testsuite/gdb.fortran/vla.f90	/^  real, target, allocatable :: vla1 /;"	v	program:vla
vla1	gdb/testsuite/gdb.mi/vla.f90	/^  real, allocatable :: vla1 /;"	v	program:vla
vla2	gdb/testsuite/gdb.fortran/vla-sub.f90	/^  integer, allocatable :: vla2 /;"	v	program:vla_sub
vla2	gdb/testsuite/gdb.fortran/vla.f90	/^  real, target, allocatable :: vla2 /;"	v	program:vla
vla2	gdb/testsuite/gdb.mi/vla.f90	/^  real, target, allocatable :: vla2(/;"	v	program:vla
vla3	gdb/testsuite/gdb.fortran/vla.f90	/^  real, target, allocatable :: vla3 /;"	v	program:vla
vla_factory	gdb/testsuite/gdb.base/vla-datatypes.c	/^vla_factory (int n)$/;"	f
vla_func	gdb/testsuite/gdb.base/vla-ptr.c	/^vla_func (int n)$/;"	f
vla_primitives	gdb/testsuite/gdb.fortran/vla-datatypes.f90	/^program vla_primitives$/;"	p
vla_struct	gdb/testsuite/gdb.fortran/vla-type.f90	/^program vla_struct$/;"	p
vla_sub	gdb/testsuite/gdb.fortran/vla-sub.f90	/^program vla_sub$/;"	p
vlan1	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
vlan2	sim/bfin/dv-bfin_emac.c	/^  bu32 opmode, addrlo, addrhi, hashlo, hashhi, staadd, stadat, flc, vlan1, vlan2;$/;"	m	struct:bfin_emac	file:
vle_num_opcodes	opcodes/ppc-opc.c	/^const unsigned int vle_num_opcodes =$/;"	v
vle_opcd_indices	opcodes/ppc-dis.c	/^static unsigned short vle_opcd_indices[VLE_OPCD_SEGS + 1];$/;"	v	file:
vle_opcodes	opcodes/ppc-opc.c	/^const struct powerpc_opcode vle_opcodes[] = {$/;"	v	typeref:struct:powerpc_opcode
vle_reloc_fixup	bfd/elf32-ppc.h	/^  int vle_reloc_fixup;$/;"	m	struct:ppc_elf_params
vlist	gdb/varobj.c	/^struct vlist$/;"	s	file:
vliw	sim/frv/sim-main.h	/^  FRV_VLIW vliw;$/;"	m	struct:_sim_cpu
vliw_bits	opcodes/mep-opc.h	/^  int    vliw_bits;$/;"	m	struct:__anon23
vliw_branch_taken	sim/frv/profile.h	/^  int vliw_branch_taken;$/;"	m	struct:__anon247
vliw_cycles	sim/frv/profile.h	/^  long vliw_cycles;\/* number of cycles used by current VLIW insn.  *\/$/;"	m	struct:__anon247
vliw_insns	sim/frv/profile.h	/^  long vliw_insns; \/* total number of VLIW insns.  *\/$/;"	m	struct:__anon247
vliw_load_stall	sim/frv/profile.h	/^  int vliw_load_stall;$/;"	m	struct:__anon247
vliw_wait	sim/frv/profile.h	/^  long vliw_wait;  \/* number of cycles that the current VLIW insn must wait.  *\/$/;"	m	struct:__anon247
vliw_wait_for_ACC	sim/frv/profile.c	/^vliw_wait_for_ACC (SIM_CPU *cpu, INT in_ACC)$/;"	f
vliw_wait_for_CCR	sim/frv/profile.c	/^vliw_wait_for_CCR (SIM_CPU *cpu, INT in_CCR)$/;"	f
vliw_wait_for_FR	sim/frv/profile.c	/^vliw_wait_for_FR (SIM_CPU *cpu, INT in_FR)$/;"	f
vliw_wait_for_FRdouble	sim/frv/profile.c	/^vliw_wait_for_FRdouble (SIM_CPU *cpu, INT in_FR)$/;"	f
vliw_wait_for_GR	sim/frv/profile.c	/^vliw_wait_for_GR (SIM_CPU *cpu, INT in_GR)$/;"	f
vliw_wait_for_GRdouble	sim/frv/profile.c	/^vliw_wait_for_GRdouble (SIM_CPU *cpu, INT in_GR)$/;"	f
vliw_wait_for_SPR	sim/frv/profile.c	/^vliw_wait_for_SPR (SIM_CPU *cpu, INT in_SPR)$/;"	f
vliw_wait_for_fdiv_resource	sim/frv/profile.c	/^vliw_wait_for_fdiv_resource (SIM_CPU *cpu, INT in_resource)$/;"	f
vliw_wait_for_float_resource	sim/frv/profile.c	/^vliw_wait_for_float_resource (SIM_CPU *cpu, INT in_resource)$/;"	f
vliw_wait_for_fsqrt_resource	sim/frv/profile.c	/^vliw_wait_for_fsqrt_resource (SIM_CPU *cpu, INT in_resource)$/;"	f
vliw_wait_for_idiv_resource	sim/frv/profile.c	/^vliw_wait_for_idiv_resource (SIM_CPU *cpu, INT in_resource)$/;"	f
vliw_wait_for_media_resource	sim/frv/profile.c	/^vliw_wait_for_media_resource (SIM_CPU *cpu, INT in_resource)$/;"	f
vlscm_binop	gdb/guile/scm-math.c	/^vlscm_binop (enum valscm_binary_opcode opcode, SCM x, SCM y,$/;"	f	file:
vlscm_convert_bytevector	gdb/guile/scm-math.c	/^vlscm_convert_bytevector (SCM bv, struct type *type, SCM type_scm,$/;"	f	file:
vlscm_convert_number	gdb/guile/scm-math.c	/^vlscm_convert_number (const char *func_name, int obj_arg_pos, SCM obj,$/;"	f	file:
vlscm_convert_typed_number	gdb/guile/scm-math.c	/^vlscm_convert_typed_number (const char *func_name, int obj_arg_pos, SCM obj,$/;"	f	file:
vlscm_convert_typed_value_from_scheme	gdb/guile/scm-math.c	/^vlscm_convert_typed_value_from_scheme (const char *func_name,$/;"	f
vlscm_convert_value_from_scheme	gdb/guile/scm-math.c	/^vlscm_convert_value_from_scheme (const char *func_name,$/;"	f
vlscm_do_cast	gdb/guile/scm-value.c	/^vlscm_do_cast (SCM self, SCM type_scm, enum exp_opcode op,$/;"	f	file:
vlscm_equal_p_value_smob	gdb/guile/scm-value.c	/^vlscm_equal_p_value_smob (SCM v1, SCM v2)$/;"	f	file:
vlscm_forget_value_smob	gdb/guile/scm-value.c	/^vlscm_forget_value_smob (value_smob *v_smob)$/;"	f	file:
vlscm_free_value_smob	gdb/guile/scm-value.c	/^vlscm_free_value_smob (SCM self)$/;"	f	file:
vlscm_get_value_arg_unsafe	gdb/guile/scm-value.c	/^vlscm_get_value_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
vlscm_get_value_smob_arg_unsafe	gdb/guile/scm-value.c	/^vlscm_get_value_smob_arg_unsafe (SCM self, int arg_pos, const char *func_name)$/;"	f	file:
vlscm_integer_fits_p	gdb/guile/scm-math.c	/^vlscm_integer_fits_p (SCM obj, struct type *type)$/;"	f	file:
vlscm_is_value	gdb/guile/scm-value.c	/^vlscm_is_value (SCM scm)$/;"	f
vlscm_make_value_smob	gdb/guile/scm-value.c	/^vlscm_make_value_smob (void)$/;"	f	file:
vlscm_print_value_smob	gdb/guile/scm-value.c	/^vlscm_print_value_smob (SCM self, SCM port, scm_print_state *pstate)$/;"	f	file:
vlscm_remember_scheme_value	gdb/guile/scm-value.c	/^vlscm_remember_scheme_value (value_smob *v_smob)$/;"	f	file:
vlscm_rich_compare	gdb/guile/scm-math.c	/^vlscm_rich_compare (int op, SCM x, SCM y, const char *func_name)$/;"	f	file:
vlscm_scm_from_value	gdb/guile/scm-value.c	/^vlscm_scm_from_value (struct value *value)$/;"	f
vlscm_scm_to_value	gdb/guile/scm-value.c	/^vlscm_scm_to_value (SCM v_scm)$/;"	f
vlscm_unop	gdb/guile/scm-math.c	/^vlscm_unop (enum valscm_unary_opcode opcode, SCM x, const char *func_name)$/;"	f	file:
vm	sim/ppc/emul_netbsd.c	/^  device *vm;$/;"	m	struct:_os_emul_data	file:
vm	sim/ppc/emul_unix.c	/^  device *vm;$/;"	m	struct:_os_emul_data	file:
vm	sim/ppc/vm.h	/^typedef struct _vm vm;$/;"	t	typeref:struct:_vm
vm_create	sim/ppc/vm.c	/^vm_create(core *physical)$/;"	f
vm_create_data_map	sim/ppc/vm.c	/^vm_create_data_map(vm *memory)$/;"	f
vm_create_instruction_map	sim/ppc/vm.c	/^vm_create_instruction_map(vm *memory)$/;"	f
vm_data_map	sim/ppc/vm.h	/^typedef struct _vm_data_map vm_data_map;$/;"	t	typeref:struct:_vm_data_map
vm_data_map_read_N	sim/ppc/vm_n.h	/^vm_data_map_read_N(vm_data_map *map,$/;"	f
vm_data_map_read_N	sim/ppc/vm_n.h	132;"	d
vm_data_map_read_N	sim/ppc/vm_n.h	29;"	d
vm_data_map_read_buffer	sim/ppc/vm.c	/^vm_data_map_read_buffer(vm_data_map *map,$/;"	f
vm_data_map_write_N	sim/ppc/vm_n.h	/^vm_data_map_write_N(vm_data_map *map,$/;"	f
vm_data_map_write_N	sim/ppc/vm_n.h	133;"	d
vm_data_map_write_N	sim/ppc/vm_n.h	30;"	d
vm_data_map_write_buffer	sim/ppc/vm.c	/^vm_data_map_write_buffer(vm_data_map *map,$/;"	f
vm_instruction_map	sim/ppc/vm.h	/^typedef struct _vm_instruction_map vm_instruction_map;$/;"	t	typeref:struct:_vm_instruction_map
vm_min_address	gdb/alpha-tdep.h	/^  CORE_ADDR vm_min_address;	\/* Used by alpha_heuristic_proc_start.  *\/$/;"	m	struct:gdbarch_tdep
vm_page_tlb_invalidate_all	sim/ppc/vm.c	/^vm_page_tlb_invalidate_all(vm *memory)$/;"	f
vm_page_tlb_invalidate_entry	sim/ppc/vm.c	/^vm_page_tlb_invalidate_entry(vm *memory,$/;"	f
vm_region_list	gdb/gnu-nat.c	/^struct vm_region_list$/;"	s	file:
vm_synchronize_context	sim/ppc/vm.c	/^vm_synchronize_context(vm *virtual,$/;"	f
vma	bfd/bfd-in2.h	/^  bfd_vma vma;$/;"	m	struct:bfd_section
vma	bfd/elf32-arm.c	/^  bfd_vma vma;$/;"	m	struct:elf32_elf_section_map	file:
vma	bfd/elf32-arm.c	/^  bfd_vma vma;$/;"	m	struct:elf32_stm32l4xx_erratum_list	file:
vma	bfd/elf32-arm.c	/^  bfd_vma vma;$/;"	m	struct:elf32_vfp11_erratum_list	file:
vma	bfd/elfnn-aarch64.c	/^  bfd_vma vma;$/;"	m	struct:elf_elf_section_map	file:
vma	bfd/tekhex.c	/^  bfd_vma vma;$/;"	m	struct:data_struct	file:
vma	bfd/vms-alpha.c	/^  bfd_vma vma;	\/* Vma in the output.  *\/$/;"	m	struct:alpha_vms_vma_ref	file:
vma	include/oasys.h	/^    bfd_byte vma[4];$/;"	m	struct:oasys_section_record
vma_adjusted	bfd/libaout.h	/^  unsigned vma_adjusted : 1;$/;"	m	struct:aoutdata
vma_compare	bfd/elf-eh-frame.c	/^vma_compare (const void *a, const void *b)$/;"	f	file:
vma_offset	gdb/coff-pe-read.c	/^  CORE_ADDR vma_offset;		\/* Offset to loaded address of section.  *\/$/;"	m	struct:read_pe_section_data	file:
vma_page_aligned_bias	bfd/elf.c	/^vma_page_aligned_bias (bfd_vma vma, ufile_ptr off, bfd_vma maxpagesize)$/;"	f	file:
vmaddr	bfd/mach-o.h	/^  bfd_vma vmaddr;$/;"	m	struct:bfd_mach_o_segment_command
vmaddr	include/mach-o/external.h	/^  unsigned char vmaddr[4];      \/* Virtual memory address of this segment.  *\/$/;"	m	struct:mach_o_segment_command_32_external
vmaddr	include/mach-o/external.h	/^  unsigned char vmaddr[8];      \/* Virtual memory address of this segment.  *\/$/;"	m	struct:mach_o_segment_command_64_external
vmaddr	libiberty/simple-object-mach-o.c	/^  unsigned char vmaddr[4];	\/* Virtual memory address of this segment.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
vmaddr	libiberty/simple-object-mach-o.c	/^  unsigned char vmaddr[8];	\/* Virtual memory address of this segment.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
vms	bfd/vms.h	25;"	d
vms_add_index	bfd/vms-lib.c	/^vms_add_index (struct carsym_mem *cs, char *name,$/;"	f	file:
vms_add_indexes_from_list	bfd/vms-lib.c	/^vms_add_indexes_from_list (bfd *abfd, struct carsym_mem *cs, char *name,$/;"	f	file:
vms_bfd_copy_link_hash_symbol_type	bfd/vms-alpha.c	9495;"	d	file:
vms_bfd_copy_private_bfd_data	bfd/vms-alpha.c	9505;"	d	file:
vms_bfd_copy_private_header_data	bfd/vms-alpha.c	9503;"	d	file:
vms_bfd_copy_private_section_data	bfd/vms-alpha.c	9507;"	d	file:
vms_bfd_copy_private_symbol_data	bfd/vms-alpha.c	9508;"	d	file:
vms_bfd_define_common_symbol	bfd/vms-alpha.c	9500;"	d	file:
vms_bfd_define_start_stop	bfd/vms-alpha.c	9502;"	d	file:
vms_bfd_discard_group	bfd/vms-alpha.c	9498;"	d	file:
vms_bfd_free_cached_info	bfd/vms-alpha.c	9506;"	d	file:
vms_bfd_is_group_section	bfd/vms-alpha.c	9497;"	d	file:
vms_bfd_is_local_label_name	bfd/vms-alpha.c	/^vms_bfd_is_local_label_name (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vms_bfd_is_target_special_symbol	bfd/vms-alpha.c	9493;"	d	file:
vms_bfd_link_hide_symbol	bfd/vms-alpha.c	9501;"	d	file:
vms_bfd_link_just_syms	bfd/vms-alpha.c	9494;"	d	file:
vms_bfd_merge_private_bfd_data	bfd/vms-alpha.c	9510;"	d	file:
vms_bfd_print_private_bfd_data	bfd/vms-alpha.c	/^vms_bfd_print_private_bfd_data (bfd *abfd, void *ptr)$/;"	f	file:
vms_bfd_set_private_flags	bfd/vms-alpha.c	9509;"	d	file:
vms_close_and_cleanup	bfd/vms-alpha.c	/^vms_close_and_cleanup (bfd * abfd)$/;"	f	file:
vms_convert_to_var	bfd/vms-misc.c	/^vms_convert_to_var (char * vms_filename)$/;"	f	file:
vms_convert_to_var_1	bfd/vms-misc.c	/^vms_convert_to_var_1 (char *filename, int type)$/;"	f	file:
vms_datadef	include/vms/lbr.h	/^struct vms_datadef$/;"	s
vms_dcxmap	include/vms/dcx.h	/^struct vms_dcxmap$/;"	s
vms_dcxsbm	include/vms/dcx.h	/^struct vms_dcxsbm$/;"	s
vms_debug	bfd/vms.h	107;"	d
vms_debug2	bfd/vms.h	108;"	d
vms_debug2	bfd/vms.h	110;"	d
vms_dmt_header	include/vms/dmt.h	/^struct vms_dmt_header$/;"	s
vms_dmt_psect	include/vms/dmt.h	/^struct vms_dmt_psect$/;"	s
vms_dsc	include/vms/dsc.h	/^struct vms_dsc$/;"	s
vms_dsc64	include/vms/dsc.h	/^struct vms_dsc64$/;"	s
vms_dsc_nca	include/vms/dsc.h	/^struct vms_dsc_nca$/;"	s
vms_dsc_ubs	include/vms/dsc.h	/^struct vms_dsc_ubs$/;"	s
vms_dst_blkbeg	include/vms/dst.h	/^struct vms_dst_blkbeg$/;"	s
vms_dst_blkend	include/vms/dst.h	/^struct vms_dst_blkend$/;"	s
vms_dst_epilog	include/vms/dst.h	/^struct vms_dst_epilog$/;"	s
vms_dst_header	include/vms/dst.h	/^struct vms_dst_header$/;"	s
vms_dst_label	include/vms/dst.h	/^struct vms_dst_label$/;"	s
vms_dst_modbeg	include/vms/dst.h	/^struct vms_dst_modbeg$/;"	s
vms_dst_pcline	include/vms/dst.h	/^struct vms_dst_pcline$/;"	s
vms_dst_prolog	include/vms/dst.h	/^struct vms_dst_prolog$/;"	s
vms_dst_recbeg	include/vms/dst.h	/^struct vms_dst_recbeg$/;"	s
vms_dst_rtnbeg	include/vms/dst.h	/^struct vms_dst_rtnbeg$/;"	s
vms_dst_rtnend	include/vms/dst.h	/^struct vms_dst_rtnend$/;"	s
vms_dst_src_decl_src	include/vms/dst.h	/^struct vms_dst_src_decl_src$/;"	s
vms_eeom	include/vms/eeom.h	/^struct vms_eeom$/;"	s
vms_egps	include/vms/egps.h	/^struct vms_egps$/;"	s
vms_egsd	include/vms/egsd.h	/^struct vms_egsd$/;"	s
vms_egsd_entry	include/vms/egsd.h	/^struct vms_egsd_entry$/;"	s
vms_egst	include/vms/egst.h	/^struct vms_egst$/;"	s
vms_egsy	include/vms/egsy.h	/^struct vms_egsy$/;"	s
vms_eiaf	include/vms/eiaf.h	/^struct vms_eiaf$/;"	s
vms_eicp	include/vms/eicp.h	/^struct vms_eicp$/;"	s
vms_eidc	include/vms/eidc.h	/^struct vms_eidc$/;"	s
vms_eiha	include/vms/eiha.h	/^struct vms_eiha$/;"	s
vms_eihd	include/vms/eihd.h	/^struct vms_eihd$/;"	s
vms_eihi	include/vms/eihi.h	/^struct vms_eihi$/;"	s
vms_eihs	include/vms/eihs.h	/^struct vms_eihs$/;"	s
vms_eihvn	include/vms/eihvn.h	/^struct vms_eihvn$/;"	s
vms_eihvn_subversion	include/vms/eihvn.h	/^struct vms_eihvn_subversion$/;"	s
vms_eisd	include/vms/eisd.h	/^struct vms_eisd$/;"	s
vms_elfidx	include/vms/lbr.h	/^struct vms_elfidx$/;"	s
vms_emh_common	include/vms/emh.h	/^struct vms_emh_common$/;"	s
vms_emh_lnm	include/vms/emh.h	/^struct vms_emh_lnm$/;"	s
vms_emh_mhd	include/vms/emh.h	/^struct vms_emh_mhd$/;"	s
vms_eobjrec	include/vms/eobjrec.h	/^struct vms_eobjrec$/;"	s
vms_esdf	include/vms/esdf.h	/^struct vms_esdf$/;"	s
vms_esdfm	include/vms/esdfm.h	/^struct vms_esdfm$/;"	s
vms_esdfv	include/vms/esdfv.h	/^struct vms_esdfv$/;"	s
vms_esecflag_by_name	bfd/vms-alpha.c	/^vms_esecflag_by_name (const struct sec_flags_struct *section_flags,$/;"	f	file:
vms_esgps	include/vms/esgps.h	/^struct vms_esgps$/;"	s
vms_esrf	include/vms/esrf.h	/^struct vms_esrf$/;"	s
vms_etir	include/vms/etir.h	/^struct vms_etir$/;"	s
vms_get_module_name	bfd/vms-misc.c	/^vms_get_module_name (const char *filename, bfd_boolean upcase)$/;"	f
vms_get_remaining_object_record	bfd/vms-alpha.c	/^vms_get_remaining_object_record (bfd *abfd, unsigned int read_so_far)$/;"	f	file:
vms_get_symbol_info	bfd/vms-alpha.c	/^vms_get_symbol_info (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vms_get_time	bfd/vms-misc.c	/^vms_get_time (unsigned int *hi, unsigned int *lo)$/;"	f
vms_idd	include/vms/lbr.h	/^struct vms_idd$/;"	s
vms_idx	include/vms/lbr.h	/^struct vms_idx$/;"	s
vms_indexdef	include/vms/lbr.h	/^struct vms_indexdef$/;"	s
vms_initialize	bfd/vms-alpha.c	/^vms_initialize (bfd * abfd)$/;"	f	file:
vms_internal_eisd	include/vms/internal.h	/^struct vms_internal_eisd$/;"	s
vms_internal_eisd_map	include/vms/internal.h	/^struct vms_internal_eisd_map$/;"	s
vms_internal_gbl_eisd	include/vms/internal.h	/^struct vms_internal_gbl_eisd$/;"	s
vms_kbn	include/vms/lbr.h	/^struct vms_kbn$/;"	s
vms_leh	include/vms/lbr.h	/^struct vms_leh$/;"	s
vms_lhd	include/vms/lbr.h	/^struct vms_lhd$/;"	s
vms_lhs	include/vms/lbr.h	/^struct vms_lhs$/;"	s
vms_lib_alpha	bfd/vms-lib.c	/^    vms_lib_alpha,$/;"	e	enum:vms_lib_kind	file:
vms_lib_bclose	bfd/vms-lib.c	/^vms_lib_bclose (struct bfd *abfd)$/;"	f	file:
vms_lib_bflush	bfd/vms-lib.c	/^vms_lib_bflush (struct bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
vms_lib_bmmap	bfd/vms-lib.c	/^vms_lib_bmmap (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vms_lib_bopen	bfd/vms-lib.c	/^vms_lib_bopen (bfd *el, file_ptr filepos)$/;"	f	file:
vms_lib_bread	bfd/vms-lib.c	/^vms_lib_bread (struct bfd *abfd, void *vbuf, file_ptr nbytes)$/;"	f	file:
vms_lib_bread_raw	bfd/vms-lib.c	/^vms_lib_bread_raw (struct bfd *abfd, unsigned char *buf, file_ptr nbytes)$/;"	f	file:
vms_lib_bseek	bfd/vms-lib.c	/^vms_lib_bseek (struct bfd *abfd, file_ptr offset, int whence)$/;"	f	file:
vms_lib_bstat	bfd/vms-lib.c	/^vms_lib_bstat (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vms_lib_btell	bfd/vms-lib.c	/^vms_lib_btell (struct bfd *abfd)$/;"	f	file:
vms_lib_bwrite	bfd/vms-lib.c	/^vms_lib_bwrite (struct bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
vms_lib_dcx	bfd/vms-lib.c	/^vms_lib_dcx (struct vms_lib_iovec *vec, unsigned char *buf, file_ptr nbytes)$/;"	f	file:
vms_lib_ia64	bfd/vms-lib.c	/^    vms_lib_ia64,$/;"	e	enum:vms_lib_kind	file:
vms_lib_iovec	bfd/vms-lib.c	/^static const struct bfd_iovec vms_lib_iovec = {$/;"	v	typeref:struct:bfd_iovec	file:
vms_lib_iovec	bfd/vms-lib.c	/^struct vms_lib_iovec$/;"	s	file:
vms_lib_kind	bfd/vms-lib.c	/^enum vms_lib_kind$/;"	g	file:
vms_lib_read_block	bfd/vms-lib.c	/^vms_lib_read_block (struct bfd *abfd)$/;"	f	file:
vms_lib_read_index	bfd/vms-lib.c	/^vms_lib_read_index (bfd *abfd, int idx, unsigned int *nbrel)$/;"	f	file:
vms_lib_txt	bfd/vms-lib.c	/^    vms_lib_txt$/;"	e	enum:vms_lib_kind	file:
vms_lib_vax	bfd/vms-lib.c	/^    vms_lib_vax,$/;"	e	enum:vms_lib_kind	file:
vms_linkage_index	bfd/vms-alpha.c	/^  unsigned int vms_linkage_index;$/;"	m	struct:vms_private_data_struct	file:
vms_lns	include/vms/lbr.h	/^struct vms_lns$/;"	s
vms_luh	include/vms/lbr.h	/^struct vms_luh$/;"	s
vms_luhdef	include/vms/lbr.h	/^struct vms_luhdef$/;"	s
vms_mhd	include/vms/lbr.h	/^struct vms_mhd$/;"	s
vms_needed_count	bfd/elf64-ia64-vms.c	/^  unsigned char vms_needed_count[8];$/;"	m	struct:__anon999	file:
vms_new_section_hook	bfd/vms-alpha.c	/^vms_new_section_hook (bfd * abfd, asection *section)$/;"	f	file:
vms_print_symbol	bfd/vms-alpha.c	/^vms_print_symbol (bfd * abfd,$/;"	f	file:
vms_private_data_struct	bfd/vms-alpha.c	/^struct vms_private_data_struct$/;"	s	file:
vms_raw_get_time	bfd/vms-misc.c	/^vms_raw_get_time (unsigned char *buf)$/;"	f
vms_rawtime_to_time_t	bfd/vms-misc.c	/^vms_rawtime_to_time_t (unsigned char *buf)$/;"	f
vms_read_block	bfd/vms-lib.c	/^vms_read_block (bfd *abfd, unsigned int vbn, void *blk)$/;"	f	file:
vms_rec_rd	bfd/vms.h	/^struct vms_rec_rd$/;"	s
vms_rec_wr	bfd/vms.h	/^struct vms_rec_wr$/;"	s
vms_regnames	opcodes/alpha-dis.c	/^static const char * const vms_regnames[64] = {$/;"	v	file:
vms_rfa	include/vms/lbr.h	/^struct vms_rfa$/;"	s
vms_secflag_by_name	bfd/vms-alpha.c	/^vms_secflag_by_name (const struct sec_flags_struct *section_flags,$/;"	f	file:
vms_section_already_linked	bfd/vms-alpha.c	9499;"	d	file:
vms_section_data	bfd/vms-alpha.c	363;"	d	file:
vms_section_data_struct	bfd/vms-alpha.c	/^struct vms_section_data_struct$/;"	s	file:
vms_shl	include/vms/shl.h	/^struct vms_shl$/;"	s
vms_slurp_debug	bfd/vms-alpha.c	/^vms_slurp_debug (bfd *abfd)$/;"	f	file:
vms_symbol_entry	bfd/vms-alpha.c	/^struct vms_symbol_entry$/;"	s	file:
vms_time_t_to_vms_time	bfd/vms-misc.c	/^vms_time_t_to_vms_time (time_t ut, unsigned int *hi, unsigned int *lo)$/;"	f
vms_time_to_str	bfd/vms-alpha.c	/^vms_time_to_str (unsigned char *buf)$/;"	f	file:
vms_time_to_time_t	bfd/vms-misc.c	/^vms_time_to_time_t (unsigned int hi, unsigned int lo)$/;"	f
vms_traverse_index	bfd/vms-lib.c	/^vms_traverse_index (bfd *abfd, unsigned int vbn, struct carsym_mem *cs)$/;"	f	file:
vms_write_block	bfd/vms-lib.c	/^vms_write_block (bfd *abfd, unsigned int vbn, void *blk)$/;"	f	file:
vms_write_data_block	bfd/vms-lib.c	/^vms_write_data_block (bfd *arch, struct vms_datadef *data, file_ptr *off,$/;"	f	file:
vms_write_index	bfd/vms-lib.c	/^vms_write_index (bfd *abfd,$/;"	f	file:
vmsg	readline/support/mkdist	/^vmsg()$/;"	f
vmsize	bfd/mach-o.h	/^  bfd_vma vmsize;$/;"	m	struct:bfd_mach_o_segment_command
vmsize	include/mach-o/external.h	/^  unsigned char vmsize[4];      \/* Size there, in bytes.  *\/$/;"	m	struct:mach_o_segment_command_32_external
vmsize	include/mach-o/external.h	/^  unsigned char vmsize[8];      \/* Size there, in bytes.  *\/$/;"	m	struct:mach_o_segment_command_64_external
vmsize	libiberty/simple-object-mach-o.c	/^  unsigned char vmsize[4];	\/* Size there, in bytes.  *\/$/;"	m	struct:mach_o_segment_command_32	file:
vmsize	libiberty/simple-object-mach-o.c	/^  unsigned char vmsize[8];	\/* Size there, in bytes.  *\/$/;"	m	struct:mach_o_segment_command_64	file:
vn_aux	include/elf/external.h	/^  unsigned char		vn_aux[4];$/;"	m	struct:__anon1461
vn_aux	include/elf/internal.h	/^  unsigned long	 vn_aux;	\/* Offset to vernaux entries.  *\/$/;"	m	struct:elf_internal_verneed
vn_auxptr	include/elf/internal.h	/^  struct elf_internal_vernaux *vn_auxptr;	\/* vn_aux as pointer.  *\/$/;"	m	struct:elf_internal_verneed	typeref:struct:elf_internal_verneed::elf_internal_vernaux
vn_bfd	include/elf/internal.h	/^  bfd			      *vn_bfd;		\/* BFD.  *\/$/;"	m	struct:elf_internal_verneed
vn_cnt	include/elf/external.h	/^  unsigned char		vn_cnt[2];$/;"	m	struct:__anon1461
vn_cnt	include/elf/internal.h	/^  unsigned short vn_cnt;	\/* Number of vernaux entries.  *\/$/;"	m	struct:elf_internal_verneed
vn_file	include/elf/external.h	/^  unsigned char		vn_file[4];$/;"	m	struct:__anon1461
vn_file	include/elf/internal.h	/^  unsigned long	 vn_file;	\/* String table offset of library name.  *\/$/;"	m	struct:elf_internal_verneed
vn_filename	include/elf/internal.h	/^  const char                  *vn_filename;	\/* vn_file as pointer.  *\/$/;"	m	struct:elf_internal_verneed
vn_next	include/elf/external.h	/^  unsigned char		vn_next[4];$/;"	m	struct:__anon1461
vn_next	include/elf/internal.h	/^  unsigned long	 vn_next;	\/* Offset to next verneed.  *\/$/;"	m	struct:elf_internal_verneed
vn_nextref	include/elf/internal.h	/^  struct elf_internal_verneed *vn_nextref;	\/* vn_nextref as pointer.  *\/$/;"	m	struct:elf_internal_verneed	typeref:struct:elf_internal_verneed::elf_internal_verneed
vn_version	include/elf/external.h	/^  unsigned char		vn_version[2];$/;"	m	struct:__anon1461
vn_version	include/elf/internal.h	/^  unsigned short vn_version;	\/* Version number of structure.  *\/$/;"	m	struct:elf_internal_verneed
vna_flags	include/elf/external.h	/^  unsigned char		vna_flags[2];$/;"	m	struct:__anon1462
vna_flags	include/elf/internal.h	/^  unsigned short vna_flags;	\/* Flags (VER_FLG_*).  *\/$/;"	m	struct:elf_internal_vernaux
vna_hash	include/elf/external.h	/^  unsigned char		vna_hash[4];$/;"	m	struct:__anon1462
vna_hash	include/elf/internal.h	/^  unsigned long	 vna_hash;	\/* Hash of dependency name.  *\/$/;"	m	struct:elf_internal_vernaux
vna_name	include/elf/external.h	/^  unsigned char		vna_name[4];$/;"	m	struct:__anon1462
vna_name	include/elf/internal.h	/^  unsigned long	 vna_name;	\/* String table offset to version name.  *\/$/;"	m	struct:elf_internal_vernaux
vna_next	include/elf/external.h	/^  unsigned char		vna_next[4];$/;"	m	struct:__anon1462
vna_next	include/elf/internal.h	/^  unsigned long	 vna_next;	\/* Offset to next vernaux.  *\/$/;"	m	struct:elf_internal_vernaux
vna_nextptr	include/elf/internal.h	/^  struct elf_internal_vernaux *vna_nextptr;	\/* vna_next as pointer.  *\/$/;"	m	struct:elf_internal_vernaux	typeref:struct:elf_internal_vernaux::elf_internal_vernaux
vna_nodename	include/elf/internal.h	/^  const char                  *vna_nodename;	\/* vna_name as pointer.  *\/$/;"	m	struct:elf_internal_vernaux
vna_other	include/elf/external.h	/^  unsigned char		vna_other[2];$/;"	m	struct:__anon1462
vna_other	include/elf/internal.h	/^  unsigned short vna_other;	\/* Unused.  *\/$/;"	m	struct:elf_internal_vernaux
vnb_type	gdb/aarch64-tdep.h	/^  struct type *vnb_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
vnd_type	gdb/aarch64-tdep.h	/^  struct type *vnd_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
vnh_type	gdb/aarch64-tdep.h	/^  struct type *vnh_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
vnq_type	gdb/aarch64-tdep.h	/^  struct type *vnq_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
vns_type	gdb/aarch64-tdep.h	/^  struct type *vns_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
vnv_type	gdb/aarch64-tdep.h	/^  struct type *vnv_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type
voffset	gdb/gdbtypes.h	/^  unsigned int voffset:16;$/;"	m	struct:fn_field
void_func	gdb/testsuite/gdb.base/return2.c	/^void void_func ()$/;"	f
void_func	gdb/testsuite/gdb.reverse/finish-reverse.c	/^void void_func ()$/;"	f
void_name	gdb/valprint.h	/^  const char *void_name;$/;"	m	struct:generic_val_print_decorations
void_test	gdb/testsuite/gdb.base/return2.c	/^int void_test = 0;$/;"	v
void_test	gdb/testsuite/gdb.reverse/finish-reverse.c	/^int void_test = 0;$/;"	v
void_type	gdb/avr-tdep.c	/^  struct type *void_type;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
void_typedef	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef void void_typedef;$/;"	t	file:
void_typedef2	gdb/testsuite/gdb.base/whatis-ptype-typedefs.c	/^typedef void_typedef void_typedef2;$/;"	t	file:
voidp	zlib/zconf.h	/^   typedef Byte       *voidp;$/;"	t
voidp	zlib/zconf.h	/^   typedef void       *voidp;$/;"	t
voidp	zlib/zconf.h	158;"	d
voidpc	zlib/zconf.h	/^   typedef Byte const *voidpc;$/;"	t
voidpc	zlib/zconf.h	/^   typedef void const *voidpc;$/;"	t
voidpc	zlib/zconf.h	159;"	d
voidpf	zlib/zconf.h	/^   typedef Byte FAR   *voidpf;$/;"	t
voidpf	zlib/zconf.h	/^   typedef void FAR   *voidpf;$/;"	t
voidpf	zlib/zconf.h	160;"	d
volatile	gdb/gnulib/import/localcharset.c	115;"	d	file:
volatile	include/ansidecl.h	102;"	d
volatile	include/ansidecl.h	76;"	d
volatile	include/ansidecl.h	98;"	d
volatile	intl/localcharset.c	101;"	d	file:
volatile_const_my_int	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^typedef volatile const_my_int volatile_const_my_int;$/;"	t	file:
volatile_my_int	gdb/testsuite/gdb.cp/ptype-cv-cp.cc	/^typedef volatile my_int volatile_my_int;$/;"	t	file:
voltages	sim/common/dv-cfi.c	/^    unsigned char voltages[4];$/;"	m	union:cfi_query::__anon640	file:
vot	include/opcode/vax.h	/^struct vot			\/* vax opcode text *\/$/;"	s
vot_code	include/opcode/vax.h	39;"	d
vot_detail	include/opcode/vax.h	40;"	d
vot_how	include/opcode/vax.h	38;"	d
vot_name	include/opcode/vax.h	41;"	d
vot_wot	include/opcode/vax.h	/^struct vot_wot			\/* vax opcode table: wot to do with this *\/$/;"	s
votstrs	include/opcode/vax.h	/^votstrs[] =$/;"	v	typeref:struct:vot
voyd	gdb/m32c-tdep.c	/^  struct type *voyd, *ptr_voyd, *func_voyd;$/;"	m	struct:gdbarch_tdep	typeref:struct:gdbarch_tdep::type	file:
vpc	sim/frv/frv-sim.h	/^  IADDR                   vpc;       \/* address of insn causing interrupt *\/$/;"	m	struct:frv_interrupt_queue_element
vpp_max	sim/common/dv-cfi.c	/^      unsigned char vpp_max;$/;"	m	struct:cfi_query::__anon640::__anon641	file:
vpp_min	sim/common/dv-cfi.c	/^      unsigned char vpp_min;$/;"	m	struct:cfi_query::__anon640::__anon641	file:
vprintf	gdb/ui-file.c	/^ui_file::vprintf (const char *format, va_list args)$/;"	f	class:ui_file
vprintf	libiberty/vprintf.c	/^vprintf (const char *format, va_list ap)$/;"	f
vprintf	libiberty/vprintf.c	23;"	d	file:
vprintf_filtered	gdb/utils.c	/^vprintf_filtered (const char *format, va_list args)$/;"	f
vprintf_filtered	include/gdb/callback.h	/^  void (*vprintf_filtered) (host_callback *, const char *, va_list);$/;"	m	struct:host_callback_struct
vprintf_unfiltered	gdb/utils.c	/^vprintf_unfiltered (const char *format, va_list args)$/;"	f
vptr	gdb/testsuite/gdb.base/break-interp-lib.c	/^volatile int *vptr = &v[1];$/;"	v
vptr_basetype	gdb/gdbtypes.h	/^    struct type *vptr_basetype;$/;"	m	struct:cplus_struct_type	typeref:struct:cplus_struct_type::type
vptr_fieldno	gdb/gdbtypes.h	/^    short vptr_fieldno;$/;"	m	struct:cplus_struct_type
vptr_name	gdb/stabsread.c	/^static const char vptr_name[] = "_vptr$";$/;"	v	file:
vq	gdb/aarch64-tdep.h	/^  uint64_t vq;$/;"	m	struct:gdbarch_tdep
vq_change_warned	gdb/nat/aarch64-sve-linux-ptrace.c	/^static bool vq_change_warned = false;$/;"	v	file:
vr	gdb/loongarch-tdep.h	/^    int vr;$/;"	m	struct:gdbarch_tdep::__anon2058
vr	gdb/s390-tdep.c	/^    int gr, fr, vr;$/;"	m	struct:s390_arg_state	file:
vr	sim/ppc/altivec_registers.h	/^  vreg vr[32];$/;"	m	struct:altivec_regs
vr_offset	gdb/rs6000-tdep.c	/^    int vr_offset;              \/* offset of saved vrs from prev sp *\/$/;"	m	struct:rs6000_framedata	file:
vreg	gdb/ppc-sysv-tdep.c	/^    int vreg;$/;"	m	struct:ppc64_sysv_argpos	file:
vreg	sim/ppc/altivec_registers.h	/^} vreg;$/;"	t	typeref:union:__anon902
vregs	sim/v850/sim-main.h	/^  reg64_t vregs[32];		\/* vector registers.  *\/$/;"	m	struct:_v850_regs
vrsave_offset	gdb/rs6000-tdep.c	/^    int vrsave_offset;          \/* offset of saved vrsave register *\/$/;"	m	struct:rs6000_framedata	file:
vs	libiberty/safe-ctype.c	136;"	d	file:
vs	sim/bfin/bfin-sim.h	/^  bu32 az, cc, v, v_copy, vs;$/;"	m	struct:bfin_cpu_state
vs	sim/mips/mdmx.c	/^  enum {vs, ss, vt} source;$/;"	e	enum:__anon844::__anon845	file:
vs_vers	include/elf/external.h	/^  unsigned char		vs_vers[2];$/;"	m	struct:__anon1463
vs_vers	include/elf/internal.h	/^  unsigned short vs_vers;$/;"	m	struct:elf_internal_versym
vscr	sim/ppc/altivec_registers.h	/^  vscreg vscr;$/;"	m	struct:altivec_regs
vscreg	sim/ppc/altivec_registers.h	/^typedef unsigned32 vscreg;$/;"	t
vsections	gdb/c-varobj.c	/^enum vsections$/;"	g	file:
vshd_tests	gdb/testsuite/gdb.disasm/hppa.s	/^vshd_tests$/;"	l
vshift	include/opcode/msp430.h	/^  int vshift;   \/* Number of bytes to shift operand down.  *\/$/;"	m	struct:msp430_operand_s
vshort	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector short             vshort = {111, 222, 333, 444, 555, 666, 777, 888};$/;"	v
vshort1	gdb/testsuite/gdb.arch/altivec-abi.c	/^   vector signed short vshort1;$/;"	m	struct:test_vec_struct	file:
vshort2	gdb/testsuite/gdb.arch/altivec-abi.c	/^   vector signed short vshort2;$/;"	m	struct:test_vec_struct	file:
vshort3	gdb/testsuite/gdb.arch/altivec-abi.c	/^   vector signed short vshort3;$/;"	m	struct:test_vec_struct	file:
vshort4	gdb/testsuite/gdb.arch/altivec-abi.c	/^   vector signed short vshort4;$/;"	m	struct:test_vec_struct	file:
vshort_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector short             vshort_d = {0,0,0,0,0,0,0,0};$/;"	v
vsnprintf	libiberty/vsnprintf.c	/^vsnprintf (char *s, size_t n, const char *format, va_list ap)$/;"	f
vsnprintf	readline/examples/rlfe/os.h	119;"	d
vsnprintf	readline/examples/rlfe/os.h	120;"	d
vsnprintf	zlib/gzguts.h	88;"	d
vspacer	gdb/testsuite/gdb.cp/member-ptr.cc	/^int Padding::vspacer()$/;"	f	class:Padding
vsprint_msg	bfd/elf32-xtensa.c	/^vsprint_msg (const char *origmsg, const char *fmt, int arglen, ...)$/;"	f	file:
vsprintf	libiberty/vsprintf.c	/^vsprintf (char *buf, const char *format, va_list ap)$/;"	f
vsprintf	libiberty/vsprintf.c	32;"	d	file:
vstamp	include/aout/encap.h	/^  short vstamp;$/;"	m	struct:coffheader
vstamp	include/coff/alpha.h	/^  unsigned char	vstamp[2];	\/* version stamp			*\/$/;"	m	struct:external_aouthdr
vstamp	include/coff/external.h	/^    char vstamp[2];	\/* version stamp			*\/$/;"	m	struct:external_aouthdr
vstamp	include/coff/external.h	/^  char vstamp[2];	\/* Version stamp.			*\/$/;"	m	struct:external_aouthdr64
vstamp	include/coff/ia64.h	/^  char	vstamp[2];		\/* version stamp			*\/$/;"	m	struct:__anon1532
vstamp	include/coff/internal.h	/^  short vstamp;			\/* version stamp			*\/$/;"	m	struct:internal_aouthdr
vstamp	include/coff/mips.h	/^  unsigned char	vstamp[2];	\/* version stamp			*\/$/;"	m	struct:external_aouthdr
vstamp	include/coff/rs6000.h	/^  unsigned char	vstamp[2];	\/* version stamp		*\/$/;"	m	struct:__anon1506
vstamp	include/coff/rs6k64.h	/^  unsigned char	vstamp[2];		\/* version stamp		*\/$/;"	m	struct:__anon1587
vstamp	include/coff/sym.h	/^	short	vstamp;		\/* version stamp *\/$/;"	m	struct:__anon1566
vstamp	include/coff/ti.h	/^  char	vstamp[2];		\/* version stamp			*\/$/;"	m	struct:__anon1573
vstop_notif	gdb/gdbserver/server.c	/^struct vstop_notif$/;"	s	file:
vstop_notif_reply	gdb/gdbserver/server.c	/^vstop_notif_reply (struct notif_event *event, char *own_buf)$/;"	f	file:
vsx	gdb/arch/ppc-linux-common.h	/^  bool vsx;$/;"	m	struct:ppc_linux_features
vsx_pseudo_register_read	gdb/rs6000-tdep.c	/^vsx_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,$/;"	f	file:
vsx_pseudo_register_write	gdb/rs6000-tdep.c	/^vsx_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,$/;"	f	file:
vsx_register_p	gdb/rs6000-tdep.c	/^vsx_register_p (struct gdbarch *gdbarch, int regno)$/;"	f
vsyscall_range	gdb/gdbarch.c	/^  gdbarch_vsyscall_range_ftype *vsyscall_range;$/;"	m	struct:gdbarch	file:
vsyscall_range	gdb/linux-tdep.c	/^  struct mem_range vsyscall_range;$/;"	m	struct:linux_info	typeref:struct:linux_info::mem_range	file:
vsyscall_range_p	gdb/linux-tdep.c	/^  int vsyscall_range_p;$/;"	m	struct:linux_info	file:
vt	sim/mips/mdmx.c	/^  enum {vs, ss, vt} source;$/;"	e	enum:__anon844::__anon845	file:
vt_length	include/hp-symtab.h	/^  long   vt_length;    \/* same as old header *\/$/;"	m	struct:DOC_info_header_struct
vt_length	include/hp-symtab.h	/^  long vt_length; $/;"	m	struct:XDB_header_struct
vtable	bfd/elf-bfd.h	/^    struct elf_link_virtual_table_entry *vtable;$/;"	m	union:elf_link_hash_entry::__anon1035	typeref:struct:elf_link_hash_entry::__anon1035::elf_link_virtual_table_entry
vtable_address_point_offset	gdb/gnu-v3-abi.c	/^vtable_address_point_offset (struct gdbarch *gdbarch)$/;"	f	file:
vtable_field_offset_to_top	gdb/gnu-v3-abi.c	/^  vtable_field_offset_to_top,$/;"	e	enum:__anon1890	file:
vtable_field_type_info	gdb/gnu-v3-abi.c	/^  vtable_field_type_info,$/;"	e	enum:__anon1890	file:
vtable_field_vcall_and_vbase_offsets	gdb/gnu-v3-abi.c	/^  vtable_field_vcall_and_vbase_offsets,$/;"	e	enum:__anon1890	file:
vtable_field_virtual_functions	gdb/gnu-v3-abi.c	/^  vtable_field_virtual_functions$/;"	e	enum:__anon1890	file:
vtable_function_descriptors	gdb/gdbarch.c	/^  int vtable_function_descriptors;$/;"	m	struct:gdbarch	file:
vtable_ptrdiff_type	gdb/gnu-v3-abi.c	/^vtable_ptrdiff_type (struct gdbarch *gdbarch)$/;"	f	file:
vtable_type_gdbarch_data	gdb/gnu-v3-abi.c	/^static struct gdbarch_data *vtable_type_gdbarch_data;$/;"	v	typeref:struct:gdbarch_data	file:
vtbl_loc	include/hp-symtab.h	/^  unsigned long vtbl_loc     ;     \/* Offset in obj of ptr to vtbl.  *\/$/;"	m	struct:dntt_type_class
vtbl_offset	include/hp-symtab.h	/^  unsigned long vtbl_offset  ;     \/* offset into vtbl for virtual  *\/$/;"	m	struct:dntt_type_vfunc
vtbl_ptr_name	gdb/cp-valprint.c	/^extern const char vtbl_ptr_name[] = "__vtbl_ptr_type";$/;"	v
vtblprint	gdb/valprint.h	/^  int vtblprint;$/;"	m	struct:value_print_options
vtpointer	include/hp-symtab.h	/^typedef unsigned int vtpointer;$/;"	t
vuchar	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned char     vuchar = {'A','B','C','D','E','F','G','H','I','L','M','N','O','P','Q','R'};$/;"	v
vuchar_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned char     vuchar_d = {'Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z','Z'};$/;"	v
vuint	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned int       vuint = {1111, 2222, 3333, 4444};$/;"	v
vuint_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned int       vuint_d = {0,0,0,0};$/;"	v
vushort	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned short   vushort = {100, 200, 300, 400, 500, 600, 700, 800};$/;"	v
vushort_d	gdb/testsuite/gdb.arch/altivec-abi.c	/^vector unsigned short   vushort_d = {0,0,0,0,0,0,0,0};$/;"	v
vv	gdb/testsuite/gdb.arch/amd64-entry-value-param-dwarf5.c	/^volatile int vv;$/;"	v
vv	gdb/testsuite/gdb.arch/amd64-entry-value-param.c	/^volatile int vv;$/;"	v
vv	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.S	/^vv:$/;"	l
vv	gdb/testsuite/gdb.arch/amd64-entry-value-paramref.cc	/^volatile int vv, *p;$/;"	v
vv	gdb/testsuite/gdb.cp/virtfunc.cc	/^int E::vv() {return 450+w;}$/;"	f	class:E
vv	gdb/testsuite/gdb.cp/virtfunc.cc	/^int V::vv() {return 400+w;}$/;"	f	class:V
vv	gdb/testsuite/gdb.dwarf2/clztest.c	/^volatile int vv;$/;"	v
vv	gdb/testsuite/gdb.dwarf2/typeddwarf.c	/^volatile int vv;$/;"	v
vvb	gdb/testsuite/gdb.cp/virtfunc.cc	/^int VB::vvb() {return 400+vb;}$/;"	f	class:VB
vwarning	gdb/gdbserver/utils.c	/^vwarning (const char *string, va_list args)$/;"	f
vwarning	gdb/utils.c	/^vwarning (const char *string, va_list args)$/;"	f
vx	gdb/testsuite/gdb.cp/classes.cc	/^  int vx;$/;"	m	class:vA	file:
vx	gdb/testsuite/gdb.cp/classes.cc	/^  int vx;$/;"	m	class:vB	file:
vx	gdb/testsuite/gdb.cp/classes.cc	/^  int vx;$/;"	m	class:vC	file:
vx	gdb/testsuite/gdb.cp/classes.cc	/^  int vx;$/;"	m	class:vD	file:
vx	gdb/testsuite/gdb.cp/classes.cc	/^  int vx;$/;"	m	class:vE	file:
vx	gdb/testsuite/gdb.cp/misc.cc	/^  int vx;$/;"	m	class:vA	file:
vx	gdb/testsuite/gdb.cp/misc.cc	/^  int vx;$/;"	m	class:vB	file:
vx	gdb/testsuite/gdb.cp/misc.cc	/^  int vx;$/;"	m	class:vC	file:
vx	gdb/testsuite/gdb.cp/misc.cc	/^  int vx;$/;"	m	class:vD	file:
vx	gdb/testsuite/gdb.cp/misc.cc	/^  int vx;$/;"	m	class:vE	file:
vxworks_object_p	bfd/elf32-sh.c	/^vxworks_object_p (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
vxworks_p	bfd/elf32-arm.c	/^  int vxworks_p;$/;"	m	struct:elf32_arm_link_hash_table	file:
vxworks_p	bfd/elf32-sh.c	/^  bfd_boolean vxworks_p;$/;"	m	struct:elf_sh_link_hash_table	file:
vxworks_sh_pic_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_pic_plt_entry_be[VXWORKS_PLT_ENTRY_SIZE] =$/;"	v	file:
vxworks_sh_pic_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_pic_plt_entry_le[VXWORKS_PLT_ENTRY_SIZE] =$/;"	v	file:
vxworks_sh_plt0_entry_be	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_plt0_entry_be[VXWORKS_PLT_HEADER_SIZE] =$/;"	v	file:
vxworks_sh_plt0_entry_le	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_plt0_entry_le[VXWORKS_PLT_HEADER_SIZE] =$/;"	v	file:
vxworks_sh_plt_entry_be	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_plt_entry_be[VXWORKS_PLT_ENTRY_SIZE] =$/;"	v	file:
vxworks_sh_plt_entry_le	bfd/elf32-sh.c	/^static const bfd_byte vxworks_sh_plt_entry_le[VXWORKS_PLT_ENTRY_SIZE] =$/;"	v	file:
vxworks_sh_plts	bfd/elf32-sh.c	/^static const struct elf_sh_plt_info vxworks_sh_plts[2][2] = {$/;"	v	typeref:struct:elf_sh_plt_info	file:
w	gdb/testsuite/gdb.base/int-type.c	/^int w;$/;"	v
w	gdb/testsuite/gdb.base/long_long.c	/^unsigned char w[MAX_BYTES];$/;"	v
w	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int w;$/;"	m	class:M	file:
w	gdb/testsuite/gdb.cp/nsdecl.cc	/^int w;$/;"	v
w	gdb/testsuite/gdb.cp/virtfunc.cc	/^    int w;$/;"	m	class:V	file:
w	gdb/testsuite/gdb.mi/gdb792.cc	/^	int w;$/;"	m	class:Q	file:
w	libdecnumber/bid/bid-dpd.h	/^typedef struct { UINT64 w[2]; } UINT128;$/;"	m	struct:__anon79
w	opcodes/i386-dis.c	/^    int w;$/;"	m	struct:__anon58	file:
w	opcodes/i386-opc.h	/^  unsigned int w:1;$/;"	m	struct:i386_opcode_modifier
w	sim/aarch64/cpustate.h	/^  uint32_t     w[4];$/;"	m	union:FRegisterValue
w	sim/ppc/altivec_registers.h	/^  unsigned32 w[4];$/;"	m	union:__anon902
w0	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register w0 = { 0, 0 };$/;"	v	typeref:struct:aarch64_register	file:
w0	include/elf/nfp.h	/^  uint32_t w0;$/;"	m	struct:__anon1437
w2	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register w2 = { 2, 0 };$/;"	v	typeref:struct:aarch64_register	file:
w32_isatty	readline/input.c	/^int w32_isatty (int fd)$/;"	f
w32_prefix_command_valid	gdb/windows-tdep.c	/^static int w32_prefix_command_valid = 0;$/;"	v	file:
wC	sim/arm/iwmmxt.c	/^static ARMword  wC[16] = { 0x69051010 };$/;"	v	file:
wCASF	sim/arm/iwmmxt.c	43;"	d	file:
wCBITS	sim/arm/iwmmxt.c	38;"	d	file:
wCGR0	sim/arm/iwmmxt.c	44;"	d	file:
wCGR1	sim/arm/iwmmxt.c	45;"	d	file:
wCGR2	sim/arm/iwmmxt.c	46;"	d	file:
wCGR3	sim/arm/iwmmxt.c	47;"	d	file:
wCID	sim/arm/iwmmxt.c	40;"	d	file:
wCSSF	sim/arm/iwmmxt.c	42;"	d	file:
wCon	sim/arm/iwmmxt.c	41;"	d	file:
wR	sim/arm/iwmmxt.c	/^static ARMdword wR[16];$/;"	v	file:
wRBITS	sim/arm/iwmmxt.c	39;"	d	file:
wRBYTE	sim/arm/iwmmxt.c	76;"	d	file:
wRHALF	sim/arm/iwmmxt.c	77;"	d	file:
wRWORD	sim/arm/iwmmxt.c	78;"	d	file:
w_bits	zlib/deflate.h	/^    uInt  w_bits;        \/* log2(w_size)  (8..16) *\/$/;"	m	struct:internal_state
w_mask	zlib/deflate.h	/^    uInt  w_mask;        \/* w_size - 1 *\/$/;"	m	struct:internal_state
w_mode	opcodes/i386-dis.c	/^  w_mode,$/;"	e	enum:__anon42	file:
w_regno	sim/m32c/srcdest.c	/^  reg_id w_regno;$/;"	m	struct:__anon539	file:
w_scalar_mode	opcodes/i386-dis.c	/^  w_scalar_mode,$/;"	e	enum:__anon42	file:
w_size	zlib/deflate.h	/^    uInt  w_size;        \/* LZ77 window size (32K by default) *\/$/;"	m	struct:internal_state
wack_charest	gdb/testsuite/gdb.base/store.c	/^wack_charest (register charest u, register charest v)$/;"	f
wack_double	gdb/testsuite/gdb.base/store.c	/^wack_double (register double u, register double v)$/;"	f
wack_doublest	gdb/testsuite/gdb.base/store.c	/^wack_doublest (register doublest u, register doublest v)$/;"	f
wack_field_1	gdb/testsuite/gdb.base/store.c	/^wack_field_1 (void)$/;"	f
wack_field_2	gdb/testsuite/gdb.base/store.c	/^wack_field_2 (void)$/;"	f
wack_field_3	gdb/testsuite/gdb.base/store.c	/^wack_field_3 (void)$/;"	f
wack_field_4	gdb/testsuite/gdb.base/store.c	/^wack_field_4 (void)$/;"	f
wack_float	gdb/testsuite/gdb.base/store.c	/^wack_float (register float u, register float v)$/;"	f
wack_int	gdb/testsuite/gdb.base/store.c	/^wack_int (register int u, register int v)$/;"	f
wack_long	gdb/testsuite/gdb.base/store.c	/^wack_long (register long u, register long v)$/;"	f
wack_longest	gdb/testsuite/gdb.base/store.c	/^wack_longest (register longest u, register longest v)$/;"	f
wack_short	gdb/testsuite/gdb.base/store.c	/^wack_short (register short u, register short v)$/;"	f
wack_struct_1	gdb/testsuite/gdb.base/store.c	/^wack_struct_1 (void)$/;"	f
wack_struct_2	gdb/testsuite/gdb.base/store.c	/^wack_struct_2 (void)$/;"	f
wack_struct_3	gdb/testsuite/gdb.base/store.c	/^wack_struct_3 (void)$/;"	f
wack_struct_4	gdb/testsuite/gdb.base/store.c	/^wack_struct_4 (void)$/;"	f
wait	gdb/aix-thread.c	/^aix_thread_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:aix_thread_target
wait	gdb/bsd-uthread.c	/^bsd_uthread_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:bsd_uthread_target
wait	gdb/darwin-nat.c	/^darwin_nat_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:darwin_nat_target
wait	gdb/fbsd-nat.c	/^fbsd_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:fbsd_nat_target
wait	gdb/gdbserver/target.h	/^  ptid_t (*wait) (ptid_t ptid, struct target_waitstatus *status, int options);$/;"	m	struct:target_ops
wait	gdb/gnu-nat.c	/^    struct inf_wait wait;	\/* What to return from target_wait.  *\/$/;"	m	struct:inf	typeref:struct:inf::inf_wait	file:
wait	gdb/gnu-nat.c	/^gnu_nat_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:gnu_nat_target
wait	gdb/go32-nat.c	/^go32_nat_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:go32_nat_target
wait	gdb/inf-ptrace.c	/^inf_ptrace_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:inf_ptrace_target
wait	gdb/linux-nat.c	/^linux_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:linux_nat_target
wait	gdb/linux-thread-db.c	/^thread_db_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:thread_db_target
wait	gdb/nto-procfs.c	/^nto_procfs_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:nto_procfs_target
wait	gdb/obsd-nat.c	/^obsd_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:obsd_nat_target
wait	gdb/proc-utils.h	107;"	d
wait	gdb/procfs.c	/^procfs_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:procfs_target
wait	gdb/ravenscar-thread.c	/^ravenscar_thread_target::wait (ptid_t ptid,$/;"	f	class:ravenscar_thread_target
wait	gdb/record-btrace.c	/^record_btrace_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:record_btrace_target
wait	gdb/record-full.c	/^record_full_base_target::wait (ptid_t ptid, struct target_waitstatus *status,$/;"	f	class:record_full_base_target
wait	gdb/remote-sim.c	/^gdbsim_target::wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	class:gdbsim_target
wait	gdb/remote.c	/^remote_target::wait (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	class:remote_target
wait	gdb/rs6000-nat.c	/^rs6000_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:rs6000_nat_target
wait	gdb/ser-mingw.c	/^  struct ser_console_state wait;$/;"	m	struct:pipe_state	typeref:struct:pipe_state::ser_console_state	file:
wait	gdb/sol-thread.c	/^sol_thread_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:sol_thread_target
wait	gdb/spu-linux-nat.c	/^spu_linux_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:spu_linux_nat_target
wait	gdb/target-delegates.c	/^debug_target::wait (ptid_t arg0, struct target_waitstatus *arg1, int arg2)$/;"	f	class:debug_target
wait	gdb/target-delegates.c	/^dummy_target::wait (ptid_t arg0, struct target_waitstatus *arg1, int arg2)$/;"	f	class:dummy_target
wait	gdb/target-delegates.c	/^target_ops::wait (ptid_t arg0, struct target_waitstatus *arg1, int arg2)$/;"	f	class:target_ops
wait	gdb/windows-nat.c	/^windows_nat_target::wait (ptid_t ptid, struct target_waitstatus *ourstatus,$/;"	f	class:windows_nat_target
wait	libiberty/pex-common.h	/^  pid_t (*wait) (struct pex_obj *, pid_t \/* child *\/, int * \/* status *\/,$/;"	m	struct:pex_funcs
wait	libiberty/waitpid.c	28;"	d	file:
wait	sim/testsuite/sim/bfin/cec-multi-pending.S	/^wait:$/;"	l
wait	sim/testsuite/sim/bfin/cec-raise-reti.S	/^wait:$/;"	l
wait_all_threads_running	gdb/testsuite/gdb.threads/hand-call-in-threads.c	/^wait_all_threads_running (void)$/;"	f
wait_all_threads_running	gdb/testsuite/gdb.threads/interrupted-hand-call.c	/^wait_all_threads_running (void)$/;"	f
wait_all_threads_running	gdb/testsuite/gdb.threads/queue-signal.c	/^wait_all_threads_running (int nr_threads)$/;"	f	file:
wait_as	gdb/remote.c	/^remote_target::wait_as (ptid_t ptid, target_waitstatus *status, int options)$/;"	f	class:remote_target
wait_for_WAR	sim/frv/cache.c	/^wait_for_WAR (FRV_CACHE* cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
wait_for_connect	gdb/ser-tcp.c	/^wait_for_connect (struct serial *scb, unsigned int *polls)$/;"	f	file:
wait_for_event	gdb/gdbserver/event-loop.c	/^wait_for_event (void)$/;"	f	file:
wait_for_flush	sim/frv/profile.c	/^wait_for_flush (SIM_CPU *cpu)$/;"	f	file:
wait_for_gdb	gdb/testsuite/gdb.base/jit-main.c	/^volatile int wait_for_gdb = ATTACH;$/;"	v
wait_for_inferior	gdb/infrun.c	/^wait_for_inferior (void)$/;"	f
wait_for_irq	sim/erc32/func.c	/^wait_for_irq()$/;"	f
wait_for_signal	gdb/linux-nat.c	/^wait_for_signal ()$/;"	f	file:
wait_for_sigstop	gdb/gdbserver/linux-low.c	/^wait_for_sigstop (void)$/;"	f	file:
wait_handle	gdb/serial.h	/^    void (*wait_handle) (struct serial *scb, HANDLE *read, HANDLE *except);$/;"	m	struct:serial_ops
wait_in_WAR	sim/frv/cache.c	/^wait_in_WAR (FRV_CACHE* cache, int pipe, FRV_CACHE_REQUEST *req)$/;"	f	file:
wait_lwp	gdb/linux-nat.c	/^wait_lwp (struct lwp_info *lp)$/;"	f	file:
wait_ns	gdb/remote.c	/^remote_target::wait_ns (ptid_t ptid, struct target_waitstatus *status, int options)$/;"	f	class:remote_target
wait_one	gdb/infrun.c	/^wait_one (struct target_waitstatus *ws)$/;"	f	file:
wait_some_more	gdb/infrun.c	/^  int wait_some_more;$/;"	m	struct:execution_control_state	file:
wait_sync_command_done	gdb/top.c	/^wait_sync_command_done (void)$/;"	f
wait_threads	gdb/testsuite/gdb.threads/break-while-running.c	/^wait_threads (void)$/;"	f	file:
wait_threads	gdb/testsuite/gdb.threads/multiple-step-overs.c	/^wait_threads (void)$/;"	f	file:
wait_to_die_with_timeout	gdb/utils.c	/^wait_to_die_with_timeout (pid_t pid, int *status, int timeout)$/;"	f
wait_with_trace	gdb/proc-api.c	/^wait_with_trace (int *wstat, char *file, int line)$/;"	f
waiting_for_vfork_done	gdb/inferior.h	/^  bool waiting_for_vfork_done = false;$/;"	m	class:inferior
waiting_inf	gdb/gnu-nat.c	/^struct inf *waiting_inf;$/;"	v	typeref:struct:inf
waiting_ui	gdb/infcall.c	/^  struct ui *waiting_ui;$/;"	m	struct:call_thread_fsm	typeref:struct:call_thread_fsm::ui	file:
waitpid	gdb/testsuite/gdb.threads/slow-waitpid.c	/^waitpid (pid_t pid, int *wstatus, int options)$/;"	f
waitpid	libiberty/msdos.c	/^waitpid()$/;"	f
waitpid	libiberty/waitpid.c	/^waitpid (pid_t pid, int *stat_loc, int options ATTRIBUTE_UNUSED)$/;"	f
waitstatus	gdb/gdbserver/linux-low.h	/^  struct target_waitstatus waitstatus;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::target_waitstatus
waitstatus	gdb/gdbthread.h	/^  struct target_waitstatus waitstatus;$/;"	m	struct:thread_suspend_state	typeref:struct:thread_suspend_state::target_waitstatus
waitstatus	gdb/linux-nat.h	/^  struct target_waitstatus waitstatus;$/;"	m	struct:lwp_info	typeref:struct:lwp_info::target_waitstatus
waitstatus_pending_p	gdb/gdbthread.h	/^  int waitstatus_pending_p;$/;"	m	struct:thread_suspend_state
walk_blocks_callback_func	gdb/tracefile-tfile.c	/^typedef int (*walk_blocks_callback_func) (char blocktype, void *data);$/;"	t	file:
walk_bp_location_callback	gdb/breakpoint.h	/^typedef void (*walk_bp_location_callback) (struct bp_location *, void *);$/;"	t
wallclock	gdb/mi/mi-parse.h	/^  std::chrono::steady_clock::time_point wallclock;$/;"	m	struct:mi_timestamp
wallclock	sim/common/sim-events.c	/^  unsigned wallclock;$/;"	m	struct:_sim_event	file:
want	zlib/gzguts.h	/^    unsigned want;          \/* requested buffer size, default is GZBUFSIZE *\/$/;"	m	struct:__anon985
want_dlt	bfd/elf64-hppa.c	/^  unsigned want_dlt;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
want_dtpmod	bfd/elfnn-ia64.c	/^  unsigned want_dtpmod : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_dtprel	bfd/elfnn-ia64.c	/^  unsigned want_dtprel : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_dynbss	bfd/elf-bfd.h	/^  unsigned want_dynbss : 1;$/;"	m	struct:elf_backend_data
want_dynrelro	bfd/elf-bfd.h	/^  unsigned want_dynrelro : 1;$/;"	m	struct:elf_backend_data
want_exceptions	gdb/gnu-nat.c	/^    int want_exceptions;$/;"	m	struct:inf	file:
want_fptr	bfd/elf64-ia64-vms.c	/^  unsigned want_fptr : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_fptr	bfd/elfnn-ia64.c	/^  unsigned want_fptr : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_got	bfd/elf64-ia64-vms.c	/^  unsigned want_got : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_got	bfd/elfnn-ia64.c	/^  unsigned want_got : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_got_plt	bfd/elf-bfd.h	/^  unsigned want_got_plt : 1;$/;"	m	struct:elf_backend_data
want_got_sym	bfd/elf-bfd.h	/^  unsigned want_got_sym : 1;$/;"	m	struct:elf_backend_data
want_gotx	bfd/elf64-ia64-vms.c	/^  unsigned want_gotx : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_gotx	bfd/elfnn-ia64.c	/^  unsigned want_gotx : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_ltoff_fptr	bfd/elf64-ia64-vms.c	/^  unsigned want_ltoff_fptr : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_ltoff_fptr	bfd/elfnn-ia64.c	/^  unsigned want_ltoff_fptr : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_opd	bfd/elf64-hppa.c	/^  unsigned want_opd;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
want_p_paddr_set_to_zero	bfd/elf-bfd.h	/^  unsigned want_p_paddr_set_to_zero : 1;$/;"	m	struct:elf_backend_data
want_partial_unit	gdb/dwarf2read.c	/^  int want_partial_unit;$/;"	m	struct:process_psymtab_comp_unit_data	file:
want_plt	bfd/elf64-hppa.c	/^  unsigned want_plt;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
want_plt	bfd/elf64-ia64-vms.c	/^  unsigned want_plt : 1;	\/* A MIN_PLT entry.  *\/$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_plt	bfd/elfnn-ia64.c	/^  unsigned want_plt : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_plt2	bfd/elf64-ia64-vms.c	/^  unsigned want_plt2 : 1;	\/* A FULL_PLT.  *\/$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_plt2	bfd/elfnn-ia64.c	/^  unsigned want_plt2 : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_plt_sym	bfd/elf-bfd.h	/^  unsigned want_plt_sym : 1;$/;"	m	struct:elf_backend_data
want_pltoff	bfd/elf64-ia64-vms.c	/^  unsigned want_pltoff : 1;$/;"	m	struct:elf64_ia64_dyn_sym_info	file:
want_pltoff	bfd/elfnn-ia64.c	/^  unsigned want_pltoff : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_raii_info	gdb/contrib/cleanup_check.py	/^want_raii_info = False$/;"	v
want_signals	gdb/gnu-nat.c	/^    int want_signals;$/;"	m	struct:inf	file:
want_specific_block	gdb/dwarf2read.c	/^  int want_specific_block;$/;"	m	struct:dw2_symtab_iterator	file:
want_stub	bfd/elf64-hppa.c	/^  unsigned want_stub;$/;"	m	struct:elf64_hppa_link_hash_entry	file:
want_tprel	bfd/elfnn-ia64.c	/^  unsigned want_tprel : 1;$/;"	m	struct:elfNN_ia64_dyn_sym_info	file:
want_value	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	g	namespace:operations_compare_1	file:
want_value	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	g	file:
warm_up	gdb/testsuite/gdb.perf/backtrace.py	/^    def warm_up(self):$/;"	m	class:BackTrace
warm_up	gdb/testsuite/gdb.perf/disassemble.py	/^    def warm_up(self):$/;"	m	class:Disassemble
warm_up	gdb/testsuite/gdb.perf/gmonster-null-lookup.py	/^    def warm_up(self):$/;"	m	class:NullLookup
warm_up	gdb/testsuite/gdb.perf/gmonster-pervasive-typedef.py	/^    def warm_up(self):$/;"	m	class:PervasiveTypedef
warm_up	gdb/testsuite/gdb.perf/gmonster-print-cerr.py	/^    def warm_up(self):$/;"	m	class:PrintCerr
warm_up	gdb/testsuite/gdb.perf/gmonster-ptype-string.py	/^    def warm_up(self):$/;"	m	class:GmonsterPtypeString
warm_up	gdb/testsuite/gdb.perf/gmonster-runto-main.py	/^    def warm_up(self):$/;"	m	class:GmonsterRuntoMain
warm_up	gdb/testsuite/gdb.perf/gmonster-select-file.py	/^    def warm_up(self):$/;"	m	class:GmonsterSelectFile
warm_up	gdb/testsuite/gdb.perf/lib/perftest/perftest.py	/^    def warm_up(self):$/;"	m	class:TestCase
warm_up	gdb/testsuite/gdb.perf/single-step.py	/^    def warm_up(self):$/;"	m	class:SingleStep
warm_up	gdb/testsuite/gdb.perf/skip-command.py	/^    def warm_up(self):$/;"	m	class:SkipCommand
warm_up	gdb/testsuite/gdb.perf/skip-prologue.py	/^    def warm_up(self):$/;"	m	class:SkipPrologue
warm_up	gdb/testsuite/gdb.perf/solib.py	/^    def warm_up(self):$/;"	m	class:SolibLoadUnload1
warm_up	gdb/testsuite/gdb.perf/template-breakpoints.py	/^    def warm_up(self):$/;"	m	class:TemplateBreakpoints
warn	gdb/system-gdbinit/elinos.py	/^def warn(msg):$/;"	f
warn	opcodes/ia64-gen.c	/^warn (const char *message, ...)$/;"	f	file:
warn	sim/igen/igen.h	/^  igen_warn_options warn;$/;"	m	struct:_igen_options
warn_alternate_em	include/bfdlink.h	/^  unsigned int warn_alternate_em: 1;$/;"	m	struct:bfd_link_info
warn_cant_dump_core	gdb/utils.c	/^warn_cant_dump_core (const char *reason)$/;"	f
warn_conflicts	sim/sh/gencode.c	/^static int warn_conflicts = 0;$/;"	v	file:
warn_or_error	include/opcode/score-datadep.h	/^  int warn_or_error;           \/* warning - 0; error - 1  *\/$/;"	m	struct:data_dependency
warn_sda	bfd/elf32-mep.c	/^static int warn_tp = 0, warn_sda = 0;$/;"	v	file:
warn_shared_textrel	include/bfdlink.h	/^  unsigned int warn_shared_textrel: 1;$/;"	m	struct:bfd_link_info
warn_tp	bfd/elf32-mep.c	/^static int warn_tp = 0, warn_sda = 0;$/;"	v	file:
warning	bfd/doc/chew.c	/^int warning;$/;"	v
warning	gdb/common/errors.c	/^warning (const char *fmt, ...)$/;"	f
warning	include/bfdlink.h	/^	  const char *warning;$/;"	m	struct:bfd_link_hash_entry::__anon1494::__anon1497
warning	include/bfdlink.h	/^  void (*warning)$/;"	m	struct:bfd_link_callbacks
warning	include/opcode/cris.h	/^  const char *const warning;$/;"	m	struct:cris_spec_reg
warning	sim/igen/igen.h	/^  error_func (*warning);$/;"	m	struct:_igen_options
warning	sim/igen/misc.c	/^warning (const line_ref *line, char *msg, ...)$/;"	f
warning_limit	gdb/ada-lang.c	/^static int warning_limit = 2;$/;"	v	file:
warning_once	gdb/xtensa-tdep.c	/^warning_once (void)$/;"	f	file:
warning_pre_print	gdb/utils.c	/^const char *warning_pre_print = "\\nwarning: ";$/;"	v
warnings_issued	gdb/ada-lang.c	/^static int warnings_issued = 0;$/;"	v	file:
was	zlib/inflate.h	/^    unsigned was;               \/* initial length of match *\/$/;"	m	struct:inflate_state
was_continuing	sim/ppc/basics.h	/^  was_continuing, was_trap, was_exited, was_signalled$/;"	e	enum:__anon966
was_exited	sim/ppc/basics.h	/^  was_continuing, was_trap, was_exited, was_signalled$/;"	e	enum:__anon966
was_signalled	sim/ppc/basics.h	/^  was_continuing, was_trap, was_exited, was_signalled$/;"	e	enum:__anon966
was_stopped	gdb/procfs.c	/^  int was_stopped;$/;"	m	struct:procinfo	file:
was_trap	sim/ppc/basics.h	/^  was_continuing, was_trap, was_exited, was_signalled$/;"	e	enum:__anon966
wasm32_opcode_s	opcodes/wasm32-dis.c	/^struct wasm32_opcode_s$/;"	s	file:
wasm32_opcodes	opcodes/wasm32-dis.c	/^} wasm32_opcodes[] =$/;"	v	typeref:struct:wasm32_opcode_s
wasm32_options_t	opcodes/wasm32-dis.c	/^} wasm32_options_t;$/;"	t	typeref:struct:__anon24	file:
wasm32_private_data	opcodes/wasm32-dis.c	/^struct wasm32_private_data$/;"	s	file:
wasm32_symbol_is_valid	opcodes/wasm32-dis.c	/^wasm32_symbol_is_valid (asymbol *sym,$/;"	f	file:
wasm_bfd_is_local_label_name	bfd/wasm-module.c	775;"	d	file:
wasm_bfd_is_target_special_symbol	bfd/wasm-module.c	776;"	d	file:
wasm_bfd_make_debug_symbol	bfd/wasm-module.c	781;"	d	file:
wasm_binary	opcodes/wasm32-dis.c	/^  wasm_binary,$/;"	e	enum:wasm_class	file:
wasm_break	opcodes/wasm32-dis.c	/^  wasm_break,$/;"	e	enum:wasm_class	file:
wasm_break_if	opcodes/wasm32-dis.c	/^  wasm_break_if,$/;"	e	enum:wasm_class	file:
wasm_break_table	opcodes/wasm32-dis.c	/^  wasm_break_table,$/;"	e	enum:wasm_class	file:
wasm_call	opcodes/wasm32-dis.c	/^  wasm_call,$/;"	e	enum:wasm_class	file:
wasm_call_import	opcodes/wasm32-dis.c	/^  wasm_call_import,$/;"	e	enum:wasm_class	file:
wasm_call_indirect	opcodes/wasm32-dis.c	/^  wasm_call_indirect,$/;"	e	enum:wasm_class	file:
wasm_canonicalize_symtab	bfd/wasm-module.c	/^wasm_canonicalize_symtab (bfd *abfd, asymbol **alocation)$/;"	f	file:
wasm_class	opcodes/wasm32-dis.c	/^enum wasm_class$/;"	g	file:
wasm_compute_custom_section_file_position	bfd/wasm-module.c	/^wasm_compute_custom_section_file_position (bfd *abfd,$/;"	f	file:
wasm_compute_section_file_positions	bfd/wasm-module.c	/^wasm_compute_section_file_positions (bfd *abfd)$/;"	f	file:
wasm_constant_f32	opcodes/wasm32-dis.c	/^  wasm_constant_f32,$/;"	e	enum:wasm_class	file:
wasm_constant_f64	opcodes/wasm32-dis.c	/^  wasm_constant_f64,$/;"	e	enum:wasm_class	file:
wasm_constant_i32	opcodes/wasm32-dis.c	/^  wasm_constant_i32,$/;"	e	enum:wasm_class	file:
wasm_constant_i64	opcodes/wasm32-dis.c	/^  wasm_constant_i64,$/;"	e	enum:wasm_class	file:
wasm_conv	opcodes/wasm32-dis.c	/^  wasm_conv,$/;"	e	enum:wasm_class	file:
wasm_current_memory	opcodes/wasm32-dis.c	/^  wasm_current_memory,$/;"	e	enum:wasm_class	file:
wasm_drop	opcodes/wasm32-dis.c	/^  wasm_drop,$/;"	e	enum:wasm_class	file:
wasm_eqz	opcodes/wasm32-dis.c	/^  wasm_eqz,$/;"	e	enum:wasm_class	file:
wasm_find_inliner_info	bfd/wasm-module.c	780;"	d	file:
wasm_find_line	bfd/wasm-module.c	779;"	d	file:
wasm_find_nearest_line	bfd/wasm-module.c	778;"	d	file:
wasm_get_lineno	bfd/wasm-module.c	777;"	d	file:
wasm_get_local	opcodes/wasm32-dis.c	/^  wasm_get_local,$/;"	e	enum:wasm_class	file:
wasm_get_symbol_info	bfd/wasm-module.c	/^wasm_get_symbol_info (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
wasm_get_symbol_version_string	bfd/wasm-module.c	774;"	d	file:
wasm_get_symtab_upper_bound	bfd/wasm-module.c	/^wasm_get_symtab_upper_bound (bfd *abfd)$/;"	f	file:
wasm_grow_memory	opcodes/wasm32-dis.c	/^  wasm_grow_memory,$/;"	e	enum:wasm_class	file:
wasm_load	opcodes/wasm32-dis.c	/^  wasm_load,$/;"	e	enum:wasm_class	file:
wasm_make_empty_symbol	bfd/wasm-module.c	/^wasm_make_empty_symbol (bfd *abfd)$/;"	f	file:
wasm_minisymbol_to_symbol	bfd/wasm-module.c	783;"	d	file:
wasm_mkobject	bfd/wasm-module.c	/^wasm_mkobject (bfd *abfd)$/;"	f	file:
wasm_numbered_sections	bfd/wasm-module.c	/^static const char * const wasm_numbered_sections[] =$/;"	v	file:
wasm_object_p	bfd/wasm-module.c	/^wasm_object_p (bfd *abfd)$/;"	f	file:
wasm_print_symbol	bfd/wasm-module.c	/^wasm_print_symbol (bfd *abfd,$/;"	f	file:
wasm_read_byte	bfd/wasm-module.c	/^wasm_read_byte (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
wasm_read_header	bfd/wasm-module.c	/^wasm_read_header (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
wasm_read_leb128	bfd/wasm-module.c	/^wasm_read_leb128 (bfd *		  abfd,$/;"	f	file:
wasm_read_leb128	opcodes/wasm32-dis.c	/^wasm_read_leb128 (bfd_vma                   pc,$/;"	f	file:
wasm_read_magic	bfd/wasm-module.c	/^wasm_read_magic (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
wasm_read_minisymbols	bfd/wasm-module.c	782;"	d	file:
wasm_read_version	bfd/wasm-module.c	/^wasm_read_version (bfd *abfd, bfd_boolean *errorptr)$/;"	f	file:
wasm_register_section	bfd/wasm-module.c	/^wasm_register_section (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
wasm_relational	opcodes/wasm32-dis.c	/^  wasm_relational,$/;"	e	enum:wasm_class	file:
wasm_return	opcodes/wasm32-dis.c	/^  wasm_return,$/;"	e	enum:wasm_class	file:
wasm_scan	bfd/wasm-module.c	/^wasm_scan (bfd *abfd)$/;"	f	file:
wasm_scan_name_function_section	bfd/wasm-module.c	/^wasm_scan_name_function_section (bfd *abfd, sec_ptr asect)$/;"	f	file:
wasm_section_code_to_name	bfd/wasm-module.c	/^wasm_section_code_to_name (bfd_byte section_code)$/;"	f	file:
wasm_section_name_to_code	bfd/wasm-module.c	/^wasm_section_name_to_code (const char *name)$/;"	f	file:
wasm_select	opcodes/wasm32-dis.c	/^  wasm_select,$/;"	e	enum:wasm_class	file:
wasm_set_arch_mach	bfd/wasm-module.c	771;"	d	file:
wasm_set_local	opcodes/wasm32-dis.c	/^  wasm_set_local,$/;"	e	enum:wasm_class	file:
wasm_set_section_contents	bfd/wasm-module.c	/^wasm_set_section_contents (bfd *abfd,$/;"	f	file:
wasm_signature	opcodes/wasm32-dis.c	/^  wasm_signature$/;"	e	enum:wasm_class	file:
wasm_special	opcodes/wasm32-dis.c	/^  wasm_special,$/;"	e	enum:wasm_class	file:
wasm_store	opcodes/wasm32-dis.c	/^  wasm_store,$/;"	e	enum:wasm_class	file:
wasm_tee_local	opcodes/wasm32-dis.c	/^  wasm_tee_local,$/;"	e	enum:wasm_class	file:
wasm_typed	opcodes/wasm32-dis.c	/^  wasm_typed,$/;"	e	enum:wasm_class	file:
wasm_unary	opcodes/wasm32-dis.c	/^  wasm_unary,$/;"	e	enum:wasm_class	file:
wasm_vec	bfd/wasm-module.c	/^const bfd_target wasm_vec =$/;"	v
wasm_write_object_contents	bfd/wasm-module.c	/^wasm_write_object_contents (bfd* abfd)$/;"	f	file:
wasm_write_uleb128	bfd/wasm-module.c	/^wasm_write_uleb128 (bfd *abfd, bfd_vma v)$/;"	f	file:
watch	gdb/arm-linux-nat.c	/^  int watch;$/;"	m	struct:update_registers_data	file:
watch	gdb/testsuite/gdb.mi/pending.c	/^int watch = 0;$/;"	v
watch	sim/mips/sim-main.h	/^  struct swatch watch;$/;"	m	struct:sim_state	typeref:struct:sim_state::swatch
watch_area	gdb/s390-linux-nat.c	/^typedef struct watch_area$/;"	s	file:
watch_areas	gdb/s390-linux-nat.c	/^  VEC_s390_watch_area *watch_areas;$/;"	m	struct:s390_debug_reg_state	file:
watch_clock	sim/common/sim-events.c	/^  watch_clock,$/;"	e	enum:__anon624	file:
watch_command	gdb/breakpoint.c	/^watch_command (const char *arg, int from_tty)$/;"	f	file:
watch_command_1	gdb/breakpoint.c	/^watch_command_1 (const char *arg, int accessflag, int from_tty,$/;"	f	file:
watch_command_wrapper	gdb/breakpoint.c	/^watch_command_wrapper (const char *arg, int from_tty, int internal)$/;"	f
watch_core_be_1	sim/common/sim-events.c	/^  watch_core_be_1,$/;"	e	enum:__anon624	file:
watch_core_be_2	sim/common/sim-events.c	/^  watch_core_be_2,$/;"	e	enum:__anon624	file:
watch_core_be_4	sim/common/sim-events.c	/^  watch_core_be_4,$/;"	e	enum:__anon624	file:
watch_core_be_8	sim/common/sim-events.c	/^  watch_core_be_8,$/;"	e	enum:__anon624	file:
watch_core_le_1	sim/common/sim-events.c	/^  watch_core_le_1,$/;"	e	enum:__anon624	file:
watch_core_le_2	sim/common/sim-events.c	/^  watch_core_le_2,$/;"	e	enum:__anon624	file:
watch_core_le_4	sim/common/sim-events.c	/^  watch_core_le_4,$/;"	e	enum:__anon624	file:
watch_core_le_8	sim/common/sim-events.c	/^  watch_core_le_8,$/;"	e	enum:__anon624	file:
watch_core_targ_1	sim/common/sim-events.c	/^  watch_core_targ_1,$/;"	e	enum:__anon624	file:
watch_core_targ_2	sim/common/sim-events.c	/^  watch_core_targ_2,$/;"	e	enum:__anon624	file:
watch_core_targ_4	sim/common/sim-events.c	/^  watch_core_targ_4,$/;"	e	enum:__anon624	file:
watch_core_targ_8	sim/common/sim-events.c	/^  watch_core_targ_8,$/;"	e	enum:__anon624	file:
watch_data_address	gdb/remote.c	/^  CORE_ADDR watch_data_address = 0;$/;"	m	struct:private_thread_info	file:
watch_data_address	gdb/remote.c	/^  CORE_ADDR watch_data_address;$/;"	m	struct:stop_reply	file:
watch_invalid	sim/common/sim-events.c	/^  watch_invalid,$/;"	e	enum:__anon624	file:
watch_main_source_file_lossage	gdb/buildsym.c	/^watch_main_source_file_lossage (void)$/;"	f	file:
watch_masks	gdb/nat/mips-linux-watch.h	/^  uint16_t watch_masks[MAX_DEBUG_REGISTER];$/;"	m	struct:mips32_watch_regs
watch_masks	gdb/nat/mips-linux-watch.h	/^  uint16_t watch_masks[MAX_DEBUG_REGISTER];$/;"	m	struct:mips64_watch_regs
watch_maybe_just_location	gdb/breakpoint.c	/^watch_maybe_just_location (const char *arg, int accessflag, int from_tty)$/;"	f	file:
watch_me	gdb/testsuite/gdb.threads/step-over-trips-on-watchpoint.c	/^volatile unsigned int watch_me;$/;"	v
watch_mirror	gdb/gdbserver/linux-mips-low.c	/^  struct pt_watch_regs watch_mirror;$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::pt_watch_regs	file:
watch_mirror	gdb/loongarch-linux-nat.c	/^static struct pt_watch_regs watch_mirror = { .max_valid = MAX_DEBUG_REGISTER, };$/;"	v	typeref:struct:pt_watch_regs	file:
watch_mirror	gdb/mips-linux-nat.c	/^static struct pt_watch_regs watch_mirror;$/;"	v	typeref:struct:pt_watch_regs	file:
watch_readback	gdb/gdbserver/linux-mips-low.c	/^  struct pt_watch_regs watch_readback;$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::pt_watch_regs	file:
watch_readback	gdb/loongarch-linux-nat.c	/^static struct pt_watch_regs watch_readback = { .max_valid = MAX_DEBUG_REGISTER, };$/;"	v	typeref:struct:pt_watch_regs	file:
watch_readback	gdb/mips-linux-nat.c	/^static struct pt_watch_regs watch_readback;$/;"	v	typeref:struct:pt_watch_regs	file:
watch_readback_valid	gdb/gdbserver/linux-mips-low.c	/^  int watch_readback_valid;$/;"	m	struct:arch_process_info	file:
watch_readback_valid	gdb/loongarch-linux-nat.c	/^static int watch_readback_valid;$/;"	v	file:
watch_readback_valid	gdb/mips-linux-nat.c	/^static int watch_readback_valid;$/;"	v	file:
watch_registers_changed	gdb/gdbserver/linux-mips-low.c	/^  int watch_registers_changed;$/;"	m	struct:arch_lwp_info	file:
watch_sim_be_1	sim/common/sim-events.c	/^  watch_sim_be_1,$/;"	e	enum:__anon624	file:
watch_sim_be_2	sim/common/sim-events.c	/^  watch_sim_be_2,$/;"	e	enum:__anon624	file:
watch_sim_be_4	sim/common/sim-events.c	/^  watch_sim_be_4,$/;"	e	enum:__anon624	file:
watch_sim_be_8	sim/common/sim-events.c	/^  watch_sim_be_8,$/;"	e	enum:__anon624	file:
watch_sim_host_1	sim/common/sim-events.c	/^  watch_sim_host_1,$/;"	e	enum:__anon624	file:
watch_sim_host_2	sim/common/sim-events.c	/^  watch_sim_host_2,$/;"	e	enum:__anon624	file:
watch_sim_host_4	sim/common/sim-events.c	/^  watch_sim_host_4,$/;"	e	enum:__anon624	file:
watch_sim_host_8	sim/common/sim-events.c	/^  watch_sim_host_8,$/;"	e	enum:__anon624	file:
watch_sim_le_1	sim/common/sim-events.c	/^  watch_sim_le_1,$/;"	e	enum:__anon624	file:
watch_sim_le_2	sim/common/sim-events.c	/^  watch_sim_le_2,$/;"	e	enum:__anon624	file:
watch_sim_le_4	sim/common/sim-events.c	/^  watch_sim_le_4,$/;"	e	enum:__anon624	file:
watch_sim_le_8	sim/common/sim-events.c	/^  watch_sim_le_8,$/;"	e	enum:__anon624	file:
watch_timer	sim/common/sim-events.c	/^  watch_timer,$/;"	e	enum:__anon624	file:
watch_triggered_no	gdb/breakpoint.h	/^  watch_triggered_no = 0,$/;"	e	enum:watchpoint_triggered
watch_triggered_unknown	gdb/breakpoint.h	/^  watch_triggered_unknown,$/;"	e	enum:watchpoint_triggered
watch_triggered_yes	gdb/breakpoint.h	/^  watch_triggered_yes  $/;"	e	enum:watchpoint_triggered
watchdog	gdb/maint.c	/^int watchdog = 0;$/;"	v
watchdog_interval	sim/cris/dv-rv.c	/^  unsigned32 watchdog_interval;$/;"	m	struct:_hw_rv_device	file:
watched_data	gdb/testsuite/gdb.threads/wp-replication.c	/^static int watched_data[NR_THREADS];$/;"	v	file:
watched_variable	gdb/testsuite/gdb.base/watchpoint-hw-attach.c	/^volatile int watched_variable = 0;$/;"	v
watchedpoints	sim/common/sim-events.h	/^  sim_event *watchedpoints;$/;"	m	struct:_sim_events
watchee	gdb/testsuite/gdb.base/watchpoint-hw-hit-once.c	/^static int watchee;$/;"	v	file:
watchee	gdb/testsuite/gdb.base/watchpoint-hw.c	/^int watchee;$/;"	v
watchhi	gdb/nat/mips-linux-watch.h	/^  uint16_t watchhi[MAX_DEBUG_REGISTER];$/;"	m	struct:mips32_watch_regs
watchhi	gdb/nat/mips-linux-watch.h	/^  uint16_t watchhi[MAX_DEBUG_REGISTER];$/;"	m	struct:mips64_watch_regs
watching	sim/common/sim-events.c	/^  sim_event_watchpoints watching;$/;"	m	struct:_sim_event	file:
watchlo	gdb/nat/mips-linux-watch.h	/^  uint32_t watchlo[MAX_DEBUG_REGISTER];$/;"	m	struct:mips32_watch_regs
watchlo	gdb/nat/mips-linux-watch.h	/^  uint64_t watchlo[MAX_DEBUG_REGISTER];$/;"	m	struct:mips64_watch_regs
watchme	gdb/testsuite/gdb.cp/watch-cp.cc	/^smallstuff watchme[5];$/;"	v
watchpoint	gdb/breakpoint.h	/^struct watchpoint : public breakpoint$/;"	s
watchpoint_addr_within_range	gdb/aarch64-linux-nat.c	/^aarch64_linux_nat_target::watchpoint_addr_within_range (CORE_ADDR addr,$/;"	f	class:aarch64_linux_nat_target
watchpoint_addr_within_range	gdb/arm-linux-nat.c	/^arm_linux_nat_target::watchpoint_addr_within_range (CORE_ADDR addr,$/;"	f	class:arm_linux_nat_target
watchpoint_addr_within_range	gdb/ppc-linux-nat.c	/^ppc_linux_nat_target::watchpoint_addr_within_range (CORE_ADDR addr,$/;"	f	class:ppc_linux_nat_target
watchpoint_addr_within_range	gdb/remote.c	/^remote_target::watchpoint_addr_within_range (CORE_ADDR addr,$/;"	f	class:remote_target
watchpoint_addr_within_range	gdb/target-delegates.c	/^debug_target::watchpoint_addr_within_range (CORE_ADDR arg0, CORE_ADDR arg1, int arg2)$/;"	f	class:debug_target
watchpoint_addr_within_range	gdb/target-delegates.c	/^dummy_target::watchpoint_addr_within_range (CORE_ADDR arg0, CORE_ADDR arg1, int arg2)$/;"	f	class:dummy_target
watchpoint_addr_within_range	gdb/target-delegates.c	/^target_ops::watchpoint_addr_within_range (CORE_ADDR arg0, CORE_ADDR arg1, int arg2)$/;"	f	class:target_ops
watchpoint_breakpoint_ops	gdb/breakpoint.c	/^static struct breakpoint_ops watchpoint_breakpoint_ops;$/;"	v	typeref:struct:breakpoint_ops	file:
watchpoint_check	gdb/breakpoint.c	/^watchpoint_check (bpstat bs)$/;"	f	file:
watchpoint_del_at_next_stop	gdb/breakpoint.c	/^watchpoint_del_at_next_stop (struct watchpoint *w)$/;"	f	file:
watchpoint_exp_is_const	gdb/breakpoint.c	/^watchpoint_exp_is_const (const struct expression *exp)$/;"	f	file:
watchpoint_frame	gdb/breakpoint.h	/^  struct frame_id watchpoint_frame;$/;"	m	struct:watchpoint	typeref:struct:watchpoint::frame_id
watchpoint_in_thread_scope	gdb/breakpoint.c	/^watchpoint_in_thread_scope (struct watchpoint *b)$/;"	f	file:
watchpoint_locations_match	gdb/breakpoint.c	/^watchpoint_locations_match (struct bp_location *loc1, $/;"	f	file:
watchpoint_option_handler	sim/common/sim-watch.c	/^watchpoint_option_handler (SIM_DESC sd, sim_cpu *cpu, int opt,$/;"	f	file:
watchpoint_options	sim/common/sim-watch.c	/^static const OPTION watchpoint_options[] =$/;"	v	file:
watchpoint_thread	gdb/breakpoint.h	/^  ptid_t watchpoint_thread;$/;"	m	struct:watchpoint
watchpoint_to_Z_packet	gdb/remote.c	/^watchpoint_to_Z_packet (int type)$/;"	f	file:
watchpoint_triggered	gdb/breakpoint.h	/^  enum watchpoint_triggered watchpoint_triggered;$/;"	m	struct:watchpoint	typeref:enum:watchpoint::watchpoint_triggered
watchpoint_triggered	gdb/breakpoint.h	/^enum watchpoint_triggered$/;"	g
watchpoint_type	sim/common/sim-watch.h	/^} watchpoint_type;$/;"	t	typeref:enum:__anon619
watchpoint_type_to_str	sim/common/sim-watch.c	/^watchpoint_type_to_str (SIM_DESC sd,$/;"	f	file:
watchpoint_value_print	gdb/breakpoint.c	/^watchpoint_value_print (struct value *val, struct ui_file *stream)$/;"	f	file:
watchpoints	sim/common/sim-base.h	/^  sim_watchpoints watchpoints;$/;"	m	struct:__anon638
watchpoints	sim/common/sim-events.h	/^  sim_event *watchpoints;$/;"	m	struct:_sim_events
watchpoints_triggered	gdb/breakpoint.c	/^watchpoints_triggered (struct target_waitstatus *ws)$/;"	f
waw_special	opcodes/ia64-gen.c	/^  int waw_special;                  \/* Special WAW dependency note.  *\/$/;"	m	struct:rdep	file:
ways	sim/frv/cache.h	/^  unsigned ways;              \/* Number of ways in each set.  *\/$/;"	m	struct:__anon244
wb	gdb/xtensa-tdep.c	/^  int wb;		\/* WINDOWBASE of the previous frame.  *\/$/;"	m	struct:xtensa_windowed_frame_cache	file:
wb_regnum	gdb/xtensa-tdep.h	/^  int wb_regnum;		\/* Register number for WB.  *\/$/;"	m	struct:gdbarch_tdep
wbat	sim/mcore/interp.c	274;"	d	file:
wbat	sim/moxie/interp.c	/^wbat (sim_cpu *scpu, word pc, word x, word v)$/;"	f	file:
wbat_fast	sim/sh/interp.c	/^wbat_fast (unsigned char *memory, int x, int value, int maskb)$/;"	f	file:
wbits	zlib/inflate.h	/^    unsigned wbits;             \/* log base 2 of requested window size *\/$/;"	m	struct:inflate_state
wbsize	readline/display.c	/^    int wbsize;$/;"	m	struct:line_state	file:
wbufa	sim/erc32/erc32.c	/^static char     wbufa[UARTBUF], wbufb[UARTBUF];$/;"	v	file:
wbufb	sim/erc32/erc32.c	/^static char     wbufa[UARTBUF], wbufb[UARTBUF];$/;"	v	file:
wc	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^char wc[CMSG_SPACE (sizeof (struct ucred)) + CMSG_SPACE (sizeof (int))];$/;"	v
wchar	gdb/testsuite/gdb.cp/wide_char_types.c	/^wchar_t wchar = -1;$/;"	v
wchar_bit	gdb/gdbarch.c	/^  int wchar_bit;$/;"	m	struct:gdbarch	file:
wchar_iterate_eof	gdb/charset.h	/^    wchar_iterate_eof$/;"	e	enum:wchar_iterate_result
wchar_iterate_incomplete	gdb/charset.h	/^    wchar_iterate_incomplete,$/;"	e	enum:wchar_iterate_result
wchar_iterate_invalid	gdb/charset.h	/^    wchar_iterate_invalid,$/;"	e	enum:wchar_iterate_result
wchar_iterate_ok	gdb/charset.h	/^    wchar_iterate_ok,$/;"	e	enum:wchar_iterate_result
wchar_iterate_result	gdb/charset.h	/^enum wchar_iterate_result$/;"	g
wchar_iterator	gdb/charset.c	/^wchar_iterator::wchar_iterator (const gdb_byte *input, size_t bytes, $/;"	f	class:wchar_iterator
wchar_iterator	gdb/charset.h	/^class wchar_iterator$/;"	c
wchar_printable	gdb/valprint.c	/^wchar_printable (gdb_wchar_t w)$/;"	f	file:
wchar_signed	gdb/gdbarch.c	/^  int wchar_signed;$/;"	m	struct:gdbarch	file:
wcrtomb	readline/rlmbutil.h	62;"	d
wcs_compile_range	libiberty/regex.c	/^wcs_compile_range (CHAR_T range_start_char, const CHAR_T **p_ptr,$/;"	f	file:
wcs_re_match_2_internal	libiberty/regex.c	/^wcs_re_match_2_internal (struct re_pattern_buffer *bufp,$/;"	f	file:
wcsrtombs	readline/rlmbutil.h	60;"	d
wd	gdb/xtensa-tdep.c	/^      xtensa_windowed_frame_cache_t	wd;	\/* call0 == false.  *\/$/;"	m	union:xtensa_frame_cache::__anon1731	file:
wdata	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^char wdata[] = "abcdef";$/;"	v
wdc	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
wdcclear	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
wdcflush	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
wdog_counter	sim/erc32/erc32.c	/^static uint32   wdog_counter;$/;"	v	file:
wdog_intr	sim/erc32/erc32.c	/^wdog_intr(arg)$/;"	f	file:
wdog_rst_delay	sim/erc32/erc32.c	/^static uint32   wdog_rst_delay;$/;"	v	file:
wdog_rston	sim/erc32/erc32.c	/^static uint32   wdog_rston;$/;"	v	file:
wdog_scaler	sim/erc32/erc32.c	/^static uint32   wdog_scaler;$/;"	v	file:
wdog_start	sim/erc32/erc32.c	/^wdog_start()$/;"	f	file:
wdog_status	sim/erc32/erc32.c	/^static enum wdog_type wdog_status;$/;"	v	typeref:enum:wdog_type	file:
wdog_type	sim/erc32/erc32.c	/^enum wdog_type {$/;"	g	file:
wdst	sim/testsuite/sim/sh/mov.s	/^wdst:	.long _wdst$/;"	l
weak_alias	gdb/gnulib/import/canonicalize-lgpl.c	49;"	d	file:
weak_alias	libiberty/regex.c	/^weak_alias (__re_compile_fastmap, re_compile_fastmap)$/;"	f
weak_alias	libiberty/regex.c	/^weak_alias (__re_search, re_search)$/;"	f
weak_alias	libiberty/regex.c	/^weak_alias (__re_set_registers, re_set_registers)$/;"	f
weak_bind_content	bfd/mach-o.h	/^  unsigned char *weak_bind_content;$/;"	m	struct:bfd_mach_o_dyld_info_command
weak_bind_off	bfd/mach-o.h	/^  unsigned int weak_bind_off;$/;"	m	struct:bfd_mach_o_dyld_info_command
weak_bind_off	include/mach-o/external.h	/^  unsigned char weak_bind_off[4];$/;"	m	struct:mach_o_dyld_info_command_external
weak_bind_size	bfd/mach-o.h	/^  unsigned int weak_bind_size;$/;"	m	struct:bfd_mach_o_dyld_info_command
weak_bind_size	include/mach-o/external.h	/^  unsigned char weak_bind_size[4];$/;"	m	struct:mach_o_dyld_info_command_external
weak_symbol_list	bfd/elf32-lm32.c	/^struct weak_symbol_list$/;"	s	file:
weakdef	bfd/elf-bfd.h	/^weakdef (struct elf_link_hash_entry *h)$/;"	f
weakext	include/coff/sym.h	/^	unsigned weakext:1;	\/* symbol is weak external *\/$/;"	m	struct:ecoff_extr
weird_struct	gdb/testsuite/gdb.mi/mi-var-child.c	/^} weird_struct;$/;"	t	typeref:struct:_struct_decl	file:
weird_struct	gdb/testsuite/gdb.mi/var-cmd.c	/^} weird_struct;$/;"	t	typeref:struct:_struct_decl	file:
what	readline/readline.h	/^  enum undo_code what;		\/* Delete, Insert, Begin, End. *\/$/;"	m	struct:undo_list	typeref:enum:undo_list::undo_code
what	sim/mcore/interp.c	275;"	d	file:
what_to_list	gdb/mi/mi-cmd-stack.c	/^enum what_to_list { locals, arguments, all };$/;"	g	file:
whatis_command	gdb/typeprint.c	/^whatis_command (const char *exp, int from_tty)$/;"	f	file:
whatis_exp	gdb/typeprint.c	/^whatis_exp (const char *exp, int show)$/;"	f	file:
whave	zlib/inflate.h	/^    unsigned whave;             \/* valid bytes in the window *\/$/;"	m	struct:inflate_state
when	gdb/event-loop.c	/^    std::chrono::steady_clock::time_point when;$/;"	m	struct:gdb_timer	file:
where	bfd/bfd-in2.h	/^  ufile_ptr where;$/;"	m	struct:bfd
where	bfd/ihex.c	/^  bfd_vma where;$/;"	m	struct:ihex_data_list	file:
where	bfd/mmo.c	/^    bfd_vma where;$/;"	m	struct:mmo_data_list_struct	file:
where	bfd/opncls.c	/^  file_ptr where;$/;"	m	struct:opncls	file:
where	bfd/srec.c	/^  bfd_vma where;$/;"	m	struct:srec_data_list_struct	file:
where	bfd/tekhex.c	/^  bfd_vma where;$/;"	m	struct:tekhex_data_list_struct	file:
where	bfd/verilog.c	/^  bfd_vma where;$/;"	m	struct:verilog_data_list_struct	file:
where	bfd/vms-lib.c	/^  ufile_ptr where;$/;"	m	struct:vms_lib_iovec	file:
where_history	readline/history.c	/^where_history ()$/;"	f
which	gdb/block.h	/^  enum block_enum which;$/;"	m	struct:block_iterator	typeref:enum:block_iterator::block_enum
which_element	gdb/tui/tui-data.h	/^  union tui_which_element which_element;$/;"	m	struct:tui_win_element	typeref:union:tui_win_element::tui_which_element
which_registers_available	sim/frv/traps.c	/^which_registers_available ($/;"	f	file:
while_command	gdb/cli/cli-script.c	/^while_command (const char *arg, int from_tty)$/;"	f	file:
while_control	gdb/cli/cli-script.h	/^  while_control,$/;"	e	enum:command_control_type
while_stepping	gdb/gdbserver/gdbthread.h	/^  struct wstep_state *while_stepping;$/;"	m	struct:thread_info	typeref:struct:thread_info::wstep_state
while_stepping_control	gdb/cli/cli-script.h	/^  while_stepping_control,$/;"	e	enum:command_control_type
while_stepping_pseudocommand	gdb/tracepoint.c	/^while_stepping_pseudocommand (const char *args, int from_tty)$/;"	f	file:
whitespace	readline/chardefs.h	42;"	d
whitespace	readline/histlib.h	42;"	d
wholly_collected	gdb/tracepoint.h	/^  const std::vector<std::string> &wholly_collected ()$/;"	f	class:collection_list
whybother	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  struct whybother$/;"	s	struct:string_repr	file:
whybother	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  } whybother;$/;"	m	struct:string_repr	typeref:struct:string_repr::whybother	file:
whybother	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct whybother$/;"	s	struct:string_repr	file:
whybother	gdb/testsuite/gdb.python/py-prettyprint.c	/^  } whybother;$/;"	m	struct:string_repr	typeref:struct:string_repr::whybother	file:
wic	opcodes/microblaze-opcm.h	/^  wic, wdc, wdcclear, wdcflush, mts, mfs, mbar, br, brd,$/;"	e	enum:microblaze_instr
wide	bfd/elf32-xtensa.c	/^  const char *wide;$/;"	m	struct:string_pair	file:
wide_add_cond_names	opcodes/hppa-dis.c	/^static const char *const wide_add_cond_names[] =$/;"	v	file:
wide_char_arg	gdb/common/format.h	/^    string_arg, wide_string_arg, wide_char_arg,$/;"	e	enum:argclass
wide_string_arg	gdb/common/format.h	/^    string_arg, wide_string_arg, wide_char_arg,$/;"	e	enum:argclass
widen_instruction	bfd/elf32-xtensa.c	/^widen_instruction (bfd_byte *contents,$/;"	f	file:
widen_sd	sim/m32c/srcdest.c	/^widen_sd (srcdest sd)$/;"	f
widenable	bfd/elf32-xtensa.c	/^struct string_pair widenable[] =$/;"	v	typeref:struct:string_pair
width	gdb/completer.h	/^  int height, width;$/;"	m	struct:match_list_displayer
width	gdb/memattr.h	/^  enum mem_access_width width = MEM_WIDTH_UNSPECIFIED;$/;"	m	struct:mem_attrib	typeref:enum:mem_attrib::mem_access_width
width	gdb/tui/tui-data.h	/^  int width;		    \/* Window width.  *\/$/;"	m	struct:tui_gen_win_info
width	include/coff/sym.h	/^	long	width;		\/* width for non-default sized struc fields *\/$/;"	m	union:__anon1571
width	include/opcode/tic6x.h	/^  unsigned short width;$/;"	m	struct:__anon1306
width	opcodes/aarch64-opc.h	/^  int width;$/;"	m	struct:aarch64_field
width	sim/bfin/dv-bfin_gptimer.c	/^  bu32 counter, period, width;$/;"	m	struct:bfin_gptimer	file:
width	sim/common/dv-cfi.c	/^  unsigned width, dev_size, status;$/;"	m	struct:cfi	file:
width	sim/igen/igen.h	/^  int width;$/;"	m	struct:_igen_warn_options
width	sim/igen/ld-insn.h	/^  int width;$/;"	m	struct:_insn_field_entry
width	sim/ppc/ld-insn.h	/^  int width;$/;"	m	struct:_insn_field
width_out_of_range	opcodes/v850-opc.c	/^static const char * width_out_of_range = N_ ("width value is out of range");$/;"	v	file:
wild_match	gdb/ada-lang.c	/^wild_match (const char *name, const char *patn)$/;"	f	file:
wild_match_p	gdb/symtab.h	/^  bool wild_match_p () const$/;"	f	class:final
willBranch	gdb/stubs/m32r-stub.c	/^willBranch (unsigned char *instr, int branchCode)$/;"	f	file:
wim	sim/erc32/sis.h	/^    uint32          wim;$/;"	m	struct:pstate
win32_EnumProcessModules	gdb/gdbserver/win32-low.c	/^static winapi_EnumProcessModules win32_EnumProcessModules;$/;"	v	file:
win32_GetModuleFileNameExA	gdb/gdbserver/win32-low.c	/^static winapi_GetModuleFileNameExA win32_GetModuleFileNameExA;$/;"	v	file:
win32_GetModuleInformation	gdb/gdbserver/win32-low.c	/^static winapi_GetModuleInformation win32_GetModuleInformation;$/;"	v	file:
win32_add_all_dlls	gdb/gdbserver/win32-low.c	/^win32_add_all_dlls (void)$/;"	f	file:
win32_add_one_solib	gdb/gdbserver/win32-low.c	/^win32_add_one_solib (const char *name, CORE_ADDR load_addr)$/;"	f	file:
win32_attach	gdb/gdbserver/win32-low.c	/^win32_attach (unsigned long pid)$/;"	f	file:
win32_build_iowin	zlib/contrib/minizip/iowin32.c	/^static voidpf win32_build_iowin(HANDLE hFile)$/;"	f	file:
win32_clear_inferiors	gdb/gdbserver/win32-low.c	/^win32_clear_inferiors (void)$/;"	f	file:
win32_close_file_func	zlib/contrib/minizip/iowin32.c	/^int ZCALLBACK win32_close_file_func (voidpf opaque, voidpf stream)$/;"	f
win32_create_inferior	gdb/gdbserver/win32-low.c	/^win32_create_inferior (const char *program,$/;"	f	file:
win32_detach	gdb/gdbserver/win32-low.c	/^win32_detach (int pid)$/;"	f	file:
win32_error_file_func	zlib/contrib/minizip/iowin32.c	/^int ZCALLBACK win32_error_file_func (voidpf opaque,voidpf stream)$/;"	f
win32_error_to_fileio_error	gdb/gdbserver/win32-low.c	/^win32_error_to_fileio_error (DWORD err)$/;"	f
win32_fetch_inferior_registers	gdb/gdbserver/win32-low.c	/^win32_fetch_inferior_registers (struct regcache *regcache, int regno)$/;"	f	file:
win32_get_current_dr	gdb/gdbserver/win32-i386-low.c	/^win32_get_current_dr (int dr)$/;"	f	file:
win32_get_thread_context	gdb/gdbserver/win32-low.c	/^win32_get_thread_context (win32_thread_info *th)$/;"	f	file:
win32_get_tib_address	gdb/gdbserver/win32-low.c	/^win32_get_tib_address (ptid_t ptid, CORE_ADDR *addr)$/;"	f	file:
win32_insert_point	gdb/gdbserver/win32-low.c	/^win32_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
win32_join	gdb/gdbserver/win32-low.c	/^win32_join (int pid)$/;"	f	file:
win32_kill	gdb/gdbserver/win32-low.c	/^win32_kill (int pid)$/;"	f	file:
win32_mourn	gdb/gdbserver/win32-low.c	/^win32_mourn (struct process_info *process)$/;"	f	file:
win32_open64_file_func	zlib/contrib/minizip/iowin32.c	/^voidpf ZCALLBACK win32_open64_file_func (voidpf opaque,const void* filename,int mode)$/;"	f
win32_open64_file_funcA	zlib/contrib/minizip/iowin32.c	/^voidpf ZCALLBACK win32_open64_file_funcA (voidpf opaque,const void* filename,int mode)$/;"	f
win32_open64_file_funcW	zlib/contrib/minizip/iowin32.c	/^voidpf ZCALLBACK win32_open64_file_funcW (voidpf opaque,const void* filename,int mode)$/;"	f
win32_open_file_func	zlib/contrib/minizip/iowin32.c	/^voidpf ZCALLBACK win32_open_file_func (voidpf opaque,const char* filename,int mode)$/;"	f
win32_prepare_to_resume	gdb/gdbserver/win32-low.c	/^win32_prepare_to_resume (win32_thread_info *th)$/;"	f	file:
win32_read_file_func	zlib/contrib/minizip/iowin32.c	/^uLong ZCALLBACK win32_read_file_func (voidpf opaque, voidpf stream, void* buf,uLong size)$/;"	f
win32_read_inferior_memory	gdb/gdbserver/win32-low.c	/^win32_read_inferior_memory (CORE_ADDR memaddr, unsigned char *myaddr, int len)$/;"	f	file:
win32_remove_point	gdb/gdbserver/win32-low.c	/^win32_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
win32_request_interrupt	gdb/gdbserver/win32-low.c	/^win32_request_interrupt (void)$/;"	f	file:
win32_require_context	gdb/gdbserver/win32-low.c	/^win32_require_context (win32_thread_info *th)$/;"	f
win32_resume	gdb/gdbserver/win32-low.c	/^win32_resume (struct thread_resume *resume_info, size_t n)$/;"	f	file:
win32_seek64_file_func	zlib/contrib/minizip/iowin32.c	/^long ZCALLBACK win32_seek64_file_func (voidpf opaque, voidpf stream,ZPOS64_T offset,int origin)$/;"	f
win32_seek_file_func	zlib/contrib/minizip/iowin32.c	/^long ZCALLBACK win32_seek_file_func (voidpf opaque,voidpf stream,uLong offset,int origin)$/;"	f
win32_set_thread_context	gdb/gdbserver/win32-low.c	/^win32_set_thread_context (win32_thread_info *th)$/;"	f	file:
win32_spawn	libiberty/pex-win32.c	/^win32_spawn (const char *executable,$/;"	f	file:
win32_stopped_by_watchpoint	gdb/gdbserver/win32-low.c	/^win32_stopped_by_watchpoint (void)$/;"	f	file:
win32_stopped_data_address	gdb/gdbserver/win32-low.c	/^win32_stopped_data_address (void)$/;"	f	file:
win32_store_inferior_registers	gdb/gdbserver/win32-low.c	/^win32_store_inferior_registers (struct regcache *regcache, int regno)$/;"	f	file:
win32_supports_z_point_type	gdb/gdbserver/win32-low.c	/^win32_supports_z_point_type (char z_type)$/;"	f	file:
win32_sw_breakpoint_from_kind	gdb/gdbserver/win32-low.c	/^win32_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
win32_target_ops	gdb/gdbserver/win32-low.c	/^static struct target_ops win32_target_ops = {$/;"	v	typeref:struct:target_ops	file:
win32_target_ops	gdb/gdbserver/win32-low.h	/^struct win32_target_ops$/;"	s
win32_tdesc	gdb/gdbserver/win32-low.c	/^const struct target_desc *win32_tdesc;$/;"	v	typeref:struct:target_desc
win32_tell64_file_func	zlib/contrib/minizip/iowin32.c	/^ZPOS64_T ZCALLBACK win32_tell64_file_func (voidpf opaque, voidpf stream)$/;"	f
win32_tell_file_func	zlib/contrib/minizip/iowin32.c	/^long ZCALLBACK win32_tell_file_func (voidpf opaque,voidpf stream)$/;"	f
win32_thread_alive	gdb/gdbserver/win32-low.c	/^win32_thread_alive (ptid_t ptid)$/;"	f	file:
win32_thread_info	gdb/gdbserver/win32-low.h	/^typedef struct win32_thread_info$/;"	s
win32_thread_info	gdb/gdbserver/win32-low.h	/^} win32_thread_info;$/;"	t	typeref:struct:win32_thread_info
win32_translate_open_mode	zlib/contrib/minizip/iowin32.c	/^static void win32_translate_open_mode(int mode,$/;"	f	file:
win32_wait	gdb/gdbserver/win32-low.c	/^win32_wait (ptid_t ptid, struct target_waitstatus *ourstatus, int options)$/;"	f	file:
win32_write_file_func	zlib/contrib/minizip/iowin32.c	/^uLong ZCALLBACK win32_write_file_func (voidpf opaque,voidpf stream,const void* buf,uLong size)$/;"	f
win32_write_inferior_memory	gdb/gdbserver/win32-low.c	/^win32_write_inferior_memory (CORE_ADDR memaddr, const unsigned char *myaddr,$/;"	f	file:
win_resized	gdb/tui/tui-data.c	/^static int win_resized = FALSE;$/;"	v	file:
win_with_focus	gdb/tui/tui-data.c	/^static struct tui_win_info *win_with_focus = NULL;$/;"	v	typeref:struct:tui_win_info	file:
winapi_CreateToolhelp32Snapshot	gdb/gdbserver/win32-low.c	/^typedef HANDLE (WINAPI *winapi_CreateToolhelp32Snapshot) (DWORD, DWORD);$/;"	t	file:
winapi_DebugActiveProcessStop	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_DebugActiveProcessStop) (DWORD dwProcessId);$/;"	t	file:
winapi_DebugBreakProcess	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_DebugBreakProcess) (HANDLE);$/;"	t	file:
winapi_DebugSetProcessKillOnExit	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_DebugSetProcessKillOnExit) (BOOL KillOnExit);$/;"	t	file:
winapi_EnumProcessModules	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_EnumProcessModules) (HANDLE, HMODULE *,$/;"	t	file:
winapi_GenerateConsoleCtrlEvent	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_GenerateConsoleCtrlEvent) (DWORD, DWORD);$/;"	t	file:
winapi_GetModuleFileNameExA	gdb/gdbserver/win32-low.c	/^typedef DWORD (WINAPI *winapi_GetModuleFileNameExA) (HANDLE, HMODULE,$/;"	t	file:
winapi_GetModuleInformation	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_GetModuleInformation) (HANDLE, HMODULE,$/;"	t	file:
winapi_Module32First	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_Module32First) (HANDLE, LPMODULEENTRY32);$/;"	t	file:
winapi_Module32Next	gdb/gdbserver/win32-low.c	/^typedef BOOL (WINAPI *winapi_Module32Next) (HANDLE, LPMODULEENTRY32);$/;"	t	file:
wince_hostio_last_error	gdb/gdbserver/win32-low.c	/^wince_hostio_last_error (char *buf)$/;"	f	file:
window	zlib/contrib/amd64/amd64-match.S	/^#define	window		r10$/;"	d
window	zlib/contrib/asm686/match.S	/^#define	window			4	\/* local copy of s->window	*\/$/;"	d
window	zlib/contrib/infback9/inflate9.h	/^    unsigned char FAR *window;  \/* allocated sliding window, if needed *\/$/;"	m	struct:inflate_state
window	zlib/contrib/inflate86/inffast.S	/^#define window         56  \/* unsigned char* *\/$/;"	d
window	zlib/contrib/masmx64/inffas8664.c	/^\/* 56   28 *\/ unsigned char FAR *window;\/*          size of window, wsize!=0 *\/$/;"	m	struct:inffast_ar	file:
window	zlib/contrib/masmx86/match686.asm	/^    window          equ     dword ptr [esp+NbStack-40]$/;"	d
window	zlib/contrib/masmx86/match686.asm	/^window      equ  esp + 4    ; local copy of s->window$/;"	d
window	zlib/deflate.h	/^    Bytef *window;$/;"	m	struct:internal_state
window	zlib/examples/zran.c	/^    unsigned char window[WINSIZE];  \/* preceding 32K of uncompressed data *\/$/;"	m	struct:point	file:
window	zlib/inflate.h	/^    unsigned char FAR *window;  \/* allocated sliding window, if needed *\/$/;"	m	struct:inflate_state
window_ad	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define window_ad        [ rcx + dsWindow]$/;"	d
window_ad	zlib/contrib/masmx64/gvmat64.asm	/^window_ad       equ [ rcx + dsWindow]$/;"	d
window_ad	zlib/contrib/masmx64/gvmat64.asm	/^window_ad equ OFFSET window$/;"	d
window_name_completer	gdb/tui/tui-win.c	/^window_name_completer (completion_tracker &tracker,$/;"	f	file:
window_size	zlib/contrib/gcc_gvmat64/gvmat64.S	/^#define window_size      [ rcx + dsWSize]$/;"	d
window_size	zlib/contrib/masmx64/gvmat64.asm	/^window_size     equ [ rcx + dsWSize]$/;"	d
window_size	zlib/deflate.h	/^    ulg window_size;$/;"	m	struct:internal_state
window_state	zlib/contrib/inflate86/inffast.S	/^#define window_state   44  \/* state->window *\/$/;"	d
window_state	zlib/contrib/masmx86/inffas32.asm	/^window_state	 equ	(40+4+zlib1222sup)	;\/* state->window *\/$/;"	d
windowbase	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t windowbase;$/;"	m	struct:__anon1846
windowbestlen	zlib/contrib/amd64/amd64-match.S	/^#define	windowbestlen	r8$/;"	d
windowbestlen	zlib/contrib/asm686/match.S	/^#define	windowbestlen		8	\/* s->window + bestlen		*\/$/;"	d
windowbestlen	zlib/contrib/masmx86/match686.asm	/^windowbestlen   equ  esp + 8    ; s->window + bestlen$/;"	d
windowing_enabled	gdb/xtensa-tdep.c	/^windowing_enabled (struct gdbarch *gdbarch, unsigned int ps)$/;"	f	file:
windowlen	zlib/contrib/masmx86/match686.asm	/^    windowlen       equ     dword ptr [esp+NbStack-68]$/;"	d
windows_add_all_dlls	gdb/windows-nat.c	/^windows_add_all_dlls (void)$/;"	f	file:
windows_add_thread	gdb/windows-nat.c	/^windows_add_thread (ptid_t ptid, HANDLE h, void *tlb)$/;"	f	file:
windows_clear_solib	gdb/windows-nat.c	/^windows_clear_solib (void)$/;"	f	file:
windows_continue	gdb/windows-nat.c	/^windows_continue (DWORD continue_status, int id, int killed)$/;"	f	file:
windows_core_xfer_shared_libraries	gdb/i386-cygwin-tdep.c	/^windows_core_xfer_shared_libraries (struct gdbarch *gdbarch,$/;"	f	file:
windows_delete_thread	gdb/windows-nat.c	/^windows_delete_thread (ptid_t ptid, DWORD exit_code)$/;"	f	file:
windows_free_so	gdb/windows-nat.c	/^windows_free_so (struct so_list *so)$/;"	f	file:
windows_get_absolute_argv0	gdb/mingw-hdep.c	/^windows_get_absolute_argv0 (const char *argv0)$/;"	f
windows_get_exec_module_filename	gdb/windows-nat.c	/^windows_get_exec_module_filename (char *exe_name_ret, size_t exe_name_max_len)$/;"	f	file:
windows_get_tlb_type	gdb/windows-tdep.c	/^windows_get_tlb_type (struct gdbarch *gdbarch)$/;"	f	file:
windows_init_abi	gdb/windows-tdep.c	/^windows_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f
windows_init_thread_list	gdb/windows-nat.c	/^windows_init_thread_list (void)$/;"	f	file:
windows_initialization_done	gdb/windows-nat.c	/^static int windows_initialization_done;$/;"	v	file:
windows_iterate_over_objfiles_in_search_order	gdb/windows-tdep.c	/^windows_iterate_over_objfiles_in_search_order$/;"	f	file:
windows_major	gdb/go32-nat.c	/^unsigned short windows_major, windows_minor;$/;"	v
windows_make_so	gdb/windows-nat.c	/^windows_make_so (const char *name, LPVOID load_addr)$/;"	f	file:
windows_minor	gdb/go32-nat.c	/^unsigned short windows_major, windows_minor;$/;"	v
windows_set_console_info	gdb/windows-nat.c	/^windows_set_console_info (STARTUPINFO *si, DWORD *flags)$/;"	f	file:
windows_set_context_register_offsets	gdb/windows-nat.c	/^windows_set_context_register_offsets (const int *offsets)$/;"	f
windows_set_segment_register_p	gdb/windows-nat.c	/^windows_set_segment_register_p (segment_register_p_ftype *fun)$/;"	f
windows_thread_info	gdb/windows-nat.c	/^windows_thread_info;$/;"	t	typeref:struct:windows_thread_info_struct	file:
windows_thread_info_struct	gdb/windows-nat.c	/^typedef struct windows_thread_info_struct$/;"	s	file:
windows_xfer_memory	gdb/windows-nat.c	/^windows_xfer_memory (gdb_byte *readbuf, const gdb_byte *writebuf,$/;"	f	file:
windows_xfer_shared_libraries	gdb/windows-nat.c	/^windows_xfer_shared_libraries (struct target_ops *ops,$/;"	f	file:
windows_xfer_shared_library	gdb/windows-tdep.c	/^windows_xfer_shared_library (const char* so_name, CORE_ADDR load_addr,$/;"	f
windowstart	gdb/arch/xtensa.h	/^  xtensa_elf_greg_t windowstart;$/;"	m	struct:__anon1846
winheight_completer	gdb/tui/tui-win.c	/^winheight_completer (struct cmd_list_element *ignore,$/;"	f	file:
with	include/bfdlink.h	/^  flag_type with;$/;"	m	struct:flag_info_list
with-gdb-error-to-port	gdb/guile/lib/gdb/experimental.scm	/^(define-public with-gdb-error-to-port (@@ (gdb) %with-gdb-error-to-port))$/;"	f
with-gdb-output-to-port	gdb/guile/lib/gdb/experimental.scm	/^(define-public with-gdb-output-to-port (@@ (gdb) %with-gdb-output-to-port))$/;"	f
with-gdb-output-to-string	gdb/guile/lib/gdb/experimental.scm	/^(define-public (with-gdb-output-to-string thunk)$/;"	f
with_catch_data	gdb/guile/scm-safe-call.c	/^struct with_catch_data$/;"	s	file:
with_combine	sim/igen/ld-decode.h	/^  int with_combine;$/;"	m	struct:_decode_table
with_duplicates	sim/igen/ld-decode.h	/^  int with_duplicates;$/;"	m	struct:_decode_table
with_flags	include/bfdlink.h	/^typedef enum {with_flags, without_flags} flag_type;$/;"	e	enum:__anon1499
with_stack_error_symbol	gdb/guile/scm-exception.c	/^static SCM with_stack_error_symbol;$/;"	v	file:
with_zero_reserved	sim/igen/ld-decode.h	/^  int with_zero_reserved;$/;"	m	struct:_decode_table
within_function	gdb/buildsym.h	/^EXTERN int within_function;$/;"	v
within_signed_range	bfd/elf32-metag.c	/^within_signed_range (int value, unsigned int bits)$/;"	f	file:
without_flags	include/bfdlink.h	/^typedef enum {with_flags, without_flags} flag_type;$/;"	e	enum:__anon1499
wkup_ctl	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ctl, wkup_ffmsk0, wkup_ffmsk1, wkup_ffmsk2, wkup_ffmsk3;$/;"	m	struct:bfin_emac	file:
wkup_ffcmd	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ffcmd, wkup_ffoff, wkup_ffcrc0, wkup_ffcrc1;$/;"	m	struct:bfin_emac	file:
wkup_ffcrc0	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ffcmd, wkup_ffoff, wkup_ffcrc0, wkup_ffcrc1;$/;"	m	struct:bfin_emac	file:
wkup_ffcrc1	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ffcmd, wkup_ffoff, wkup_ffcrc0, wkup_ffcrc1;$/;"	m	struct:bfin_emac	file:
wkup_ffmsk0	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ctl, wkup_ffmsk0, wkup_ffmsk1, wkup_ffmsk2, wkup_ffmsk3;$/;"	m	struct:bfin_emac	file:
wkup_ffmsk1	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ctl, wkup_ffmsk0, wkup_ffmsk1, wkup_ffmsk2, wkup_ffmsk3;$/;"	m	struct:bfin_emac	file:
wkup_ffmsk2	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ctl, wkup_ffmsk0, wkup_ffmsk1, wkup_ffmsk2, wkup_ffmsk3;$/;"	m	struct:bfin_emac	file:
wkup_ffmsk3	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ctl, wkup_ffmsk0, wkup_ffmsk1, wkup_ffmsk2, wkup_ffmsk3;$/;"	m	struct:bfin_emac	file:
wkup_ffoff	sim/bfin/dv-bfin_emac.c	/^  bu32 wkup_ffcmd, wkup_ffoff, wkup_ffcrc0, wkup_ffcrc1;$/;"	m	struct:bfin_emac	file:
wlat	sim/mcore/interp.c	276;"	d	file:
wlat	sim/moxie/interp.c	/^wlat (sim_cpu *scpu, word pc, word x, word v)$/;"	f	file:
wlat_fast	sim/sh/interp.c	/^wlat_fast (unsigned char *memory, int x, int value, int maskl)$/;"	f	file:
wmask	zlib/contrib/masmx86/match686.asm	/^    wmask           equ     dword ptr [esp+NbStack-52]$/;"	d
wmsg	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^struct msghdr wmsg = {$/;"	v	typeref:struct:msghdr
wnext	zlib/inflate.h	/^    unsigned wnext;             \/* window write index *\/$/;"	m	struct:inflate_state
wnuma	sim/erc32/erc32.c	/^static unsigned wnuma;$/;"	v	file:
wnumb	sim/erc32/erc32.c	/^static unsigned wnumb;$/;"	v	file:
word	bfd/doc/chew.c	/^  char *word;$/;"	m	struct:dict_struct	file:
word	gdb/gnulib/import/isnan.c	/^typedef union { DOUBLE value; unsigned int word[NWORDS]; } memory_double;$/;"	m	union:__anon1807	file:
word	gdb/gnulib/import/malloca.c	/^    int word;$/;"	m	struct:header::__anon1814	file:
word	gdb/symtab.c	/^  const char *word;$/;"	m	struct:add_partial_filename_data	file:
word	include/hp-symtab.h	/^  int word;$/;"	m	union:dnttpointer
word	include/hp-symtab.h	/^  unsigned int word[2];$/;"	m	struct:dntt_type_block
word	include/hp-symtab.h	/^  unsigned int word[2];$/;"	m	struct:slt_generic
word	include/hp-symtab.h	/^  unsigned int word[9];$/;"	m	struct:dntt_type_generic
word	opcodes/i386-opc.h	/^      unsigned int word:1;$/;"	m	struct:i386_operand_type::__anon69
word	sim/avr/interp.c	/^typedef unsigned short int word;$/;"	t	file:
word	sim/cr16/sim-main.h	/^typedef long int           word;$/;"	t
word	sim/d10v/sim-main.h	/^typedef long int           word;$/;"	t
word	sim/igen/ld-insn.h	/^  insn_word_entry **word;$/;"	m	struct:_insn_entry
word	sim/mcore/sim-main.h	/^typedef long int           word;$/;"	t
word	sim/microblaze/microblaze.h	/^typedef int		word;$/;"	t
word	sim/moxie/interp.c	/^typedef int word;$/;"	t	file:
word	zlib/contrib/iostream2/zstream.h	/^    struct Val { unsigned char byte; size_t word; } val;$/;"	m	struct:zstringlen::Val
word1	sim/common/cgen-par.h	/^  long       word1;         \/* Target specific field.  *\/$/;"	m	struct:__anon660
word64	sim/mips/sim-main.h	/^typedef signed64 word64;$/;"	t
wordU	include/opcode/cr16.h	/^typedef unsigned short wordU;$/;"	t
wordU	opcodes/crx-dis.c	/^typedef unsigned short wordU;$/;"	t	file:
word_align_power	bfd/elfxx-sparc.h	/^  unsigned int word_align_power;$/;"	m	struct:_bfd_sparc_elf_link_hash_table
word_align_power	bfd/elfxx-tilegx.c	/^  int word_align_power;$/;"	m	struct:tilegx_elf_link_hash_table	file:
word_bitsize	include/opcode/cgen.h	/^  unsigned int word_bitsize;$/;"	m	struct:cgen_cpu_desc
word_bitsize	sim/common/sim-model.h	/^  int word_bitsize;$/;"	m	struct:__anon634
word_break_characters	gdb/completer.c	/^  const char *word_break_characters;$/;"	m	struct:gdb_rl_completion_word_info	file:
word_compact	include/opcode/tic6x.h	/^  bfd_boolean word_compact[7];$/;"	m	struct:__anon1322
word_dest	sim/testsuite/sim/h8300/addx.s	/^word_dest:	.word 0$/;"	l
word_dest	sim/testsuite/sim/h8300/neg.s	/^word_dest:	.word 0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/not.s	/^word_dest:	.word 0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/rotl.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/rotr.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/rotxl.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/rotxr.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/shal.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/shar.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/shll.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/shlr.s	/^word_dest:	.word	0xa5a5$/;"	l
word_dest	sim/testsuite/sim/h8300/subx.s	/^word_dest:	.word 0$/;"	l
word_dst	sim/testsuite/sim/h8300/movmd.s	/^word_dst:$/;"	l
word_dst	sim/testsuite/sim/h8300/movw.s	/^word_dst:$/;"	l
word_nr	sim/igen/gen.h	/^  int word_nr;$/;"	m	struct:_gen_entry
word_nr	sim/igen/gen.h	/^  int word_nr;$/;"	m	struct:_opcode_field
word_nr	sim/igen/ld-decode.h	/^  int word_nr;$/;"	m	struct:_decode_cond
word_nr	sim/igen/ld-decode.h	/^  int word_nr;$/;"	m	struct:_decode_table
word_nr	sim/igen/ld-insn.h	/^  int word_nr;$/;"	m	struct:_insn_field_entry
word_offset	include/opcode/cgen.h	/^  int word_offset;$/;"	m	struct:cgen_ifld
word_size	include/opcode/cgen.h	/^  int word_size;$/;"	m	struct:cgen_ifld
word_src	sim/testsuite/sim/h8300/addx.s	/^word_src:	.word 0x505$/;"	l
word_src	sim/testsuite/sim/h8300/movmd.s	/^word_src:$/;"	l
word_src	sim/testsuite/sim/h8300/movw.s	/^word_src:$/;"	l
word_src	sim/testsuite/sim/h8300/subx.s	/^word_src:	.word 0x505$/;"	l
word_type	bfd/doc/chew.c	/^typedef int *word_type;$/;"	t	file:
wordbeg	libiberty/regex.c	/^  wordbeg,	\/* Succeeds if at word beginning.  *\/$/;"	e	enum:__anon1180	file:
wordbound	libiberty/regex.c	/^  wordbound,	\/* Succeeds if at a word boundary.  *\/$/;"	e	enum:__anon1180	file:
wordchar	libiberty/regex.c	/^  wordchar,	\/* Matches any word-constituent character.  *\/$/;"	e	enum:__anon1180	file:
wordend	libiberty/regex.c	/^  wordend,	\/* Succeeds if at word end.  *\/$/;"	e	enum:__anon1180	file:
words	include/opcode/tic54x.h	/^  unsigned int words; \/* insn size in words *\/$/;"	m	struct:_template
words	libdecnumber/decDouble.h	/^    uint32_t  words[DECDOUBLE_Bytes\/4];$/;"	m	union:__anon85
words	libdecnumber/decQuad.h	/^    uint32_t  words[DECQUAD_Bytes\/4];$/;"	m	union:__anon80
words	libdecnumber/decSingle.h	/^    uint32_t  words[DECSINGLE_Bytes\/4];$/;"	m	union:__anon84
words	opcodes/crx-dis.c	/^static wordU words[3];$/;"	v	file:
words	opcodes/z8k-dis.c	/^  unsigned short words[24];$/;"	m	struct:__anon72	file:
words	sim/frv/frv-sim.h	/^  USI words[4]; \/* Actual data in words *\/$/;"	m	struct:frv_data_written
words	sim/igen/ld-insn.h	/^  insn_word_entry *words;$/;"	m	struct:_insn_entry
wordsize	gdb/arch/ppc-linux-common.h	/^  unsigned int wordsize;$/;"	m	struct:ppc_linux_features
wordsize	gdb/ppc-tdep.h	/^    int wordsize;		\/* Size in bytes of fixed-point word.  *\/$/;"	m	struct:gdbarch_tdep
wordswap	gdb/stubs/ia64vms-stub.c	/^wordswap (unsigned int v)$/;"	f	file:
work	zlib/contrib/infback9/inflate9.h	/^    unsigned short work[288];   \/* work area for code table building *\/$/;"	m	struct:inflate_state
work	zlib/inflate.h	/^    unsigned short work[288];   \/* work area for code table building *\/$/;"	m	struct:inflate_state
work_list	gdb/contrib/exsummary.py	/^work_list = []$/;"	v
work_pending	sim/common/sim-events.h	/^  volatile int work_pending;$/;"	m	struct:_sim_events
work_stuff	libiberty/cplus-dem.c	/^struct work_stuff$/;"	s	file:
work_stuff_copy_to_from	libiberty/cplus-dem.c	/^work_stuff_copy_to_from (struct work_stuff *to, struct work_stuff *from)$/;"	f	file:
workaround_size	bfd/elf32-ppc.c	/^  unsigned int workaround_size;$/;"	m	struct:ppc_elf_relax_info	file:
worker	gdb/testsuite/gdb.mi/non-stop.c	/^worker (void *arg)$/;"	f
works_in_software_mode	gdb/breakpoint.h	/^  int (*works_in_software_mode) (const struct breakpoint *);$/;"	m	struct:breakpoint_ops
works_in_software_mode_masked_watchpoint	gdb/breakpoint.c	/^works_in_software_mode_masked_watchpoint (const struct breakpoint *b)$/;"	f	file:
works_in_software_mode_watchpoint	gdb/breakpoint.c	/^works_in_software_mode_watchpoint (const struct breakpoint *b)$/;"	f	file:
world	gdb/testsuite/gdb.dwarf2/dw2-abs-hi-pc-world.c	/^world (void)$/;"	f
wp_check_result	gdb/breakpoint.c	/^enum wp_check_result$/;"	g	file:
wp_class_keyword	gdb/guile/scm-breakpoint.c	/^static SCM wp_class_keyword;$/;"	v	file:
wp_count	gdb/arm-linux-nat.c	/^  gdb_byte wp_count;$/;"	m	struct:arm_linux_hwbp_cap	file:
wp_count	gdb/gdbserver/linux-arm-low.c	/^  unsigned char wp_count;$/;"	m	struct:__anon1851	file:
wp_count	gdb/go32-nat.c	/^typedef enum { wp_insert, wp_remove, wp_count } wp_op;$/;"	e	enum:__anon1831	file:
wp_insert	gdb/go32-nat.c	/^typedef enum { wp_insert, wp_remove, wp_count } wp_op;$/;"	e	enum:__anon1831	file:
wp_op	gdb/go32-nat.c	/^typedef enum { wp_insert, wp_remove, wp_count } wp_op;$/;"	t	typeref:enum:__anon1831	file:
wp_remove	gdb/go32-nat.c	/^typedef enum { wp_insert, wp_remove, wp_count } wp_op;$/;"	e	enum:__anon1831	file:
wp_type	gdb/mi/mi-cmd-break.c	/^enum wp_type$/;"	g	file:
wpts	gdb/arm-linux-nat.c	/^  struct arm_linux_hw_breakpoint wpts[MAX_WPTS];$/;"	m	struct:arm_linux_debug_reg_state	typeref:struct:arm_linux_debug_reg_state::arm_linux_hw_breakpoint	file:
wpts	gdb/gdbserver/linux-arm-low.c	/^  struct arm_linux_hw_breakpoint wpts[MAX_WPTS];$/;"	m	struct:arch_process_info	typeref:struct:arch_process_info::arm_linux_hw_breakpoint	file:
wpts_changed	gdb/arm-linux-nat.c	/^  char wpts_changed[MAX_WPTS];$/;"	m	struct:arch_lwp_info	file:
wpts_changed	gdb/gdbserver/linux-arm-low.c	/^  char wpts_changed[MAX_WPTS];$/;"	m	struct:arch_lwp_info	file:
wrap	gdb/gdbserver/tracepoint.c	/^  uintptr_t wrap;$/;"	m	struct:ipa_trace_buffer_control	file:
wrap	gdb/gdbserver/tracepoint.c	/^  unsigned char *wrap;$/;"	m	struct:trace_buffer_control	file:
wrap	sim/common/callback.c	/^wrap (host_callback *p, int val)$/;"	f	file:
wrap	zlib/deflate.h	/^    int   wrap;          \/* bit 0 true for zlib, bit 1 true for gzip *\/$/;"	m	struct:internal_state
wrap	zlib/inflate.h	/^    int wrap;                   \/* bit 0 true for zlib, bit 1 true for gzip,$/;"	m	struct:inflate_state
wrap_buffer	gdb/utils.c	/^static char *wrap_buffer;$/;"	v	file:
wrap_char	include/bfdlink.h	/^  char wrap_char;$/;"	m	struct:bfd_link_info
wrap_column	gdb/utils.c	/^static int wrap_column;$/;"	v	file:
wrap_hash	include/bfdlink.h	/^  struct bfd_hash_table *wrap_hash;$/;"	m	struct:bfd_link_info	typeref:struct:bfd_link_info::bfd_hash_table
wrap_here	gdb/utils.c	/^wrap_here (const char *indent)$/;"	f
wrap_hint	gdb/ui-out.c	/^ui_out::wrap_hint (const char *identstring)$/;"	f	class:ui_out
wrap_indent	gdb/utils.c	/^static const char *wrap_indent;$/;"	v	file:
wrap_indent_at_field	gdb/breakpoint.c	/^wrap_indent_at_field (struct ui_out *uiout, const char *col_name)$/;"	f	file:
wrap_offset	readline/display.c	/^static int wrap_offset;$/;"	v	file:
wrap_pointer	gdb/utils.c	/^static char *wrap_pointer;$/;"	v	file:
wrapped_line	readline/display.c	/^    int *wrapped_line;$/;"	m	struct:line_state	file:
wrapper	gdb/testsuite/gdb.base/c-linkage-name.c	/^struct wrapper$/;"	s	file:
wrapper_argv	gdb/gdbserver/server.c	/^static std::string wrapper_argv;$/;"	v	file:
wrasr	opcodes/sparc-opc.c	1007;"	d	file:
wreg	sim/h8300/compile.c	/^static unsigned short *wreg[16];$/;"	v	file:
wreg	sim/h8300/writecode.c	/^char *wreg[] =$/;"	v
wregnames	opcodes/h8300-dis.c	/^static const char *wregnames[] =$/;"	v	file:
wrhpr	opcodes/sparc-opc.c	1129;"	d	file:
write	gdb/gdbserver/notif.h	/^  void (*write) (struct notif_event *event, char *own_buf);$/;"	m	struct:notif_server
write	gdb/gdbserver/remote-utils.c	120;"	d	file:
write	gdb/guile/scm-ports.c	/^ioscm_file_port::write (const char *buffer, long length_buffer)$/;"	f	class:ioscm_file_port
write	gdb/m32c-tdep.c	/^  m32c_write_reg_t *write;$/;"	m	struct:m32c_reg	file:
write	gdb/mi/mi-console.c	/^mi_console_file::write (const char *buf, long length_buf)$/;"	f	class:mi_console_file
write	gdb/proc-utils.h	102;"	d
write	gdb/python/lib/gdb/__init__.py	/^    def write(self, s):$/;"	m	class:GdbOutputErrorFile
write	gdb/python/lib/gdb/__init__.py	/^    def write(self, s):$/;"	m	class:GdbOutputFile
write	gdb/serial.h	/^    int (*write) (struct serial *, const void *buf, size_t count);$/;"	m	struct:serial_ops
write	gdb/tui/tui-file.c	/^tui_file::write (const char *buf, long length_buf)$/;"	f	class:tui_file
write	gdb/ui-file.c	/^null_file::write (const char *buf, long sizeof_buf)$/;"	f	class:null_file
write	gdb/ui-file.c	/^stderr_file::write (const char *buf, long length_buf)$/;"	f	class:stderr_file
write	gdb/ui-file.c	/^stdio_file::write (const char *buf, long length_buf)$/;"	f	class:stdio_file
write	gdb/ui-file.c	/^string_file::write (const char *buf, long length_buf)$/;"	f	class:string_file
write	gdb/ui-file.c	/^tee_file::write (const char *buf, long length_buf)$/;"	f	class:tee_file
write	gdb/value.h	/^  void (*write) (struct value *toval, struct value *fromval);$/;"	m	struct:lval_funcs
write	include/gdb/callback.h	/^  int (*write) (host_callback *,int, const char *, int);$/;"	m	struct:host_callback_struct
write	sim/common/dv-cfi.c	/^  bool (*write) (struct hw *me, struct cfi *cfi, const void *source,$/;"	m	struct:cfi_cmdset	file:
write	sim/cris/cpuv10.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon771
write	sim/cris/cpuv32.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon729
write	sim/frv/cpu.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon221
write	sim/iq2000/cpu.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon604
write	sim/lm32/cpu.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon552
write	sim/m32r/cpu.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon376
write	sim/m32r/cpu2.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon277
write	sim/m32r/cpux.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon407
write	sim/or1k/cpu.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon98
write	sim/ppc/device_table.h	/^  device_instance_write_callback *write;$/;"	m	struct:_device_instance_callbacks
write	sim/ppc/vm.c	/^  core_map *write;$/;"	m	struct:_vm_data_map	file:
write	sim/sh64/defs-compact.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon896
write	sim/sh64/defs-media.h	/^  } write;$/;"	m	union:sem_fields	typeref:struct:sem_fields::__anon877
write	zlib/contrib/inflate86/inffast.S	/^#define write          48  \/* unsigned int *\/$/;"	d
write	zlib/contrib/iostream2/zstream.h	/^        int write(const void* buf, size_t len) {$/;"	f	class:ozstream
write	zlib/contrib/iostream2/zstream.h	/^inline int write(ozstream& zs, const T* x, Items items) {$/;"	f
write	zlib/contrib/masmx64/inffas8664.c	/^\/* 96   52 *\/ unsigned write;           \/*          window write index *\/$/;"	m	struct:inffast_ar	file:
write	zlib/gzguts.h	49;"	d
write	zlib/test/minigzip.c	/^    int write;$/;"	m	struct:gzFile_s	file:
write1	sim/testsuite/frv-elf/cache.s	/^write1:	st.p		gr11,@(sp,gr11)$/;"	l
write3	sim/testsuite/frv-elf/cache.s	/^write3:	st.p		gr11,@(sp,gr11)$/;"	l
write_address_map	gdb/dwarf-index-write.c	/^write_address_map (struct objfile *objfile, data_buf &addr_vec,$/;"	f	file:
write_all_registers	gdb/stubs/ia64vms-stub.c	/^write_all_registers (struct chf$mech_array *mech)$/;"	f	file:
write_armap	bfd/bfd-in2.h	/^  bfd_boolean (*write_armap) (bfd *, unsigned int, struct orl *,$/;"	m	struct:bfd_target
write_async_safe	gdb/mi/mi-console.c	/^mi_console_file::write_async_safe (const char *buf, long length_buf)$/;"	f	class:mi_console_file
write_async_safe	gdb/ui-file.c	/^null_file::write_async_safe (const char *buf, long sizeof_buf)$/;"	f	class:null_file
write_async_safe	gdb/ui-file.c	/^stdio_file::write_async_safe (const char *buf, long length_buf)$/;"	f	class:stdio_file
write_async_safe	gdb/ui-file.c	/^tee_file::write_async_safe (const char *buf, long length_buf)$/;"	f	class:tee_file
write_async_safe	gdb/ui-file.h	/^  virtual void write_async_safe (const char *buf, long length_buf)$/;"	f	class:ui_file
write_base_file_entry	bfd/coff-ppc.c	/^write_base_file_entry (bfd *obfd, struct bfd_link_info *info, bfd_vma addr)$/;"	f	file:
write_base_reg	sim/mn10300/dv-mn103tim.c	/^write_base_reg (struct hw *me,$/;"	f	file:
write_basic_trace_file	gdb/testsuite/gdb.trace/tfile.c	/^write_basic_trace_file (void)$/;"	f
write_buf_size	gdb/guile/scm-ports.c	/^  unsigned read_buf_size, write_buf_size;$/;"	m	struct:__anon1871	file:
write_buffer	bfd/doc/chew.c	/^write_buffer (buffer, f)$/;"	f	file:
write_buffer	sim/ppc/device_table.h	/^  device_dma_write_buffer_callback *write_buffer;$/;"	m	struct:_device_dma_callbacks
write_buffer	sim/ppc/device_table.h	/^  device_io_write_buffer_callback *write_buffer;$/;"	m	struct:_device_io_callbacks
write_byte	sim/ppc/hw_eeprom.c	/^write_byte(device *me,$/;"	f	file:
write_byte_count	sim/ppc/mon.c	/^  count_type write_byte_count[MAX_BYTE_READWRITE];$/;"	m	struct:_cpu_mon	file:
write_callback	gdb/stubs/ia64vms-stub.c	/^write_callback (pthreadDebugClient_t context,$/;"	f	file:
write_com	sim/ppc/hw_com.c	/^write_com(device *me,$/;"	f	file:
write_compact_eh_frame_hdr	bfd/elf-eh-frame.c	/^write_compact_eh_frame_hdr (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
write_constant_as_bytes	gdb/dwarf2read.c	/^write_constant_as_bytes (struct obstack *obstack,$/;"	f	file:
write_control_reg	sim/mn10300/dv-mn103iop.c	/^write_control_reg (struct hw *me,$/;"	f	file:
write_control_reg	sim/mn10300/dv-mn103ser.c	/^write_control_reg (struct hw *me,$/;"	f	file:
write_count	gdb/symfile.c	/^  unsigned long write_count = 0;$/;"	m	struct:load_progress_data	file:
write_count	sim/common/sim-profile.h	/^  unsigned int write_count[MAX_TARGET_MODES];$/;"	m	struct:__anon655
write_count	sim/ppc/mon.c	/^  count_type write_count;$/;"	m	struct:_cpu_mon	file:
write_cp13_reg	sim/arm/armcopro.c	/^write_cp13_reg (unsigned reg, unsigned CRm, ARMword value)$/;"	f	file:
write_cp14_reg	sim/arm/armcopro.c	/^write_cp14_reg (unsigned reg, ARMword value)$/;"	f	file:
write_cp15_reg	sim/arm/armcopro.c	/^write_cp15_reg (ARMul_State * state,$/;"	f	file:
write_data_to_memory	sim/frv/cache.c	/^write_data_to_memory (FRV_CACHE *cache, SI address, char *data, int length)$/;"	f	file:
write_debug_names	gdb/dwarf-index-write.c	/^write_debug_names (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
write_debugmethod	gdb/make-target-delegates	/^sub write_debugmethod($$$@) {$/;"	s
write_declaration	gdb/make-target-delegates	/^sub write_declaration($$@) {$/;"	s
write_dedicated_control_reg	sim/mn10300/dv-mn103iop.c	/^write_dedicated_control_reg (struct hw *me,$/;"	f	file:
write_definition_end	gdb/tracefile.h	/^  void (*write_definition_end) (struct trace_file_writer *self);$/;"	m	struct:trace_file_write_ops
write_delegator	gdb/make-target-delegates	/^sub write_delegator($$@) {$/;"	s
write_destination_register	sim/ppc/hw_opic.c	/^write_destination_register(device *me,$/;"	f	file:
write_direction	bfd/bfd-in2.h	/^    write_direction = 2,$/;"	e	enum:bfd_direction
write_direntries	sim/ppc/emul_netbsd.c	/^write_direntries(unsigned_word addr,$/;"	f
write_dollar_variable	gdb/parse.c	/^write_dollar_variable (struct parser_state *ps, struct stoken str)$/;"	f
write_dwarf_eh_frame_hdr	bfd/elf-eh-frame.c	/^write_dwarf_eh_frame_hdr (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
write_dword	sim/cris/sim-if.c	820;"	d	file:
write_dynamic_symbol	bfd/libaout.h	/^  bfd_boolean (*write_dynamic_symbol)$/;"	m	struct:aout_backend_data
write_e_ipa_not_loaded	gdb/gdbserver/tracepoint.c	/^write_e_ipa_not_loaded (char *buffer)$/;"	f	file:
write_e_ust_not_loaded	gdb/gdbserver/tracepoint.c	/^write_e_ust_not_loaded (char *buffer)$/;"	f	file:
write_enn	gdb/gdbserver/remote-utils.c	/^write_enn (char *buf)$/;"	f
write_ent	bfd/elf64-ppc.c	/^  bfd_byte * (*write_ent) (bfd *, bfd_byte *, int);$/;"	m	struct:sfpr_def_parms	file:
write_error_trace_file	gdb/testsuite/gdb.trace/tfile.c	/^write_error_trace_file (void)$/;"	f
write_exp_bitstring	gdb/parse.c	/^write_exp_bitstring (struct parser_state *ps, struct stoken str)$/;"	f
write_exp_elt	gdb/parse.c	/^write_exp_elt (struct parser_state *ps, const union exp_element *expelt)$/;"	f	file:
write_exp_elt_block	gdb/parse.c	/^write_exp_elt_block (struct parser_state *ps, const struct block *b)$/;"	f
write_exp_elt_floatcst	gdb/parse.c	/^write_exp_elt_floatcst (struct parser_state *ps, const gdb_byte expelt[16])$/;"	f
write_exp_elt_intern	gdb/parse.c	/^write_exp_elt_intern (struct parser_state *ps, struct internalvar *expelt)$/;"	f
write_exp_elt_longcst	gdb/parse.c	/^write_exp_elt_longcst (struct parser_state *ps, LONGEST expelt)$/;"	f
write_exp_elt_msym	gdb/parse.c	/^write_exp_elt_msym (struct parser_state *ps, minimal_symbol *expelt)$/;"	f
write_exp_elt_objfile	gdb/parse.c	/^write_exp_elt_objfile (struct parser_state *ps, struct objfile *objfile)$/;"	f
write_exp_elt_opcode	gdb/parse.c	/^write_exp_elt_opcode (struct parser_state *ps, enum exp_opcode expelt)$/;"	f
write_exp_elt_sym	gdb/parse.c	/^write_exp_elt_sym (struct parser_state *ps, struct symbol *expelt)$/;"	f
write_exp_elt_type	gdb/parse.c	/^write_exp_elt_type (struct parser_state *ps, struct type *expelt)$/;"	f
write_exp_msymbol	gdb/parse.c	/^write_exp_msymbol (struct parser_state *ps,$/;"	f
write_exp_string	gdb/parse.c	/^write_exp_string (struct parser_state *ps, struct stoken str)$/;"	f
write_exp_string_vector	gdb/parse.c	/^write_exp_string_vector (struct parser_state *ps, int type,$/;"	f
write_extmd	sim/mn10300/dv-mn103int.c	/^write_extmd (struct hw *me,$/;"	f	file:
write_file	gdb/testsuite/gdb.arch/s390-multiarch.c	/^write_file (unsigned char *buf, size_t len, FILE *fp)$/;"	f	file:
write_files	gdb/exec.c	/^int write_files = 0;$/;"	v
write_function_header	gdb/make-target-delegates	/^sub write_function_header($$$@) {$/;"	s
write_gcore_file	gdb/gcore.c	/^write_gcore_file (bfd *obfd)$/;"	f
write_gcore_file_1	gdb/gcore.c	/^write_gcore_file_1 (bfd *obfd)$/;"	f	file:
write_gdbindex	gdb/dwarf-index-write.c	/^write_gdbindex (struct dwarf2_per_objfile *dwarf2_per_objfile, FILE *out_file)$/;"	f	file:
write_glink_stub	bfd/elf32-ppc.c	/^write_glink_stub (struct elf_link_hash_entry *h, struct plt_entry *ent,$/;"	f	file:
write_global_sym_plt	bfd/elf32-ppc.c	/^write_global_sym_plt (struct elf_link_hash_entry *h, void *inf)$/;"	f	file:
write_goto_address	gdb/gdbserver/ax.c	/^write_goto_address (CORE_ADDR from, CORE_ADDR to, int size)$/;"	f	file:
write_goto_address	gdb/gdbserver/ax.h	/^  void (*write_goto_address) (CORE_ADDR from, CORE_ADDR to, int size);$/;"	m	struct:emit_ops
write_hash_table	gdb/dwarf-index-write.c	/^write_hash_table (mapped_symtab *symtab, data_buf &output, data_buf &cpool)$/;"	f	file:
write_header	gdb/tracefile.h	/^  void (*write_header) (struct trace_file_writer *self);$/;"	m	struct:trace_file_write_ops
write_header	sim/cr16/gencode.c	/^write_header (void)$/;"	f	file:
write_header	sim/d10v/gencode.c	/^write_header (void)$/;"	f	file:
write_history	readline/histfile.c	/^write_history (filename)$/;"	f
write_history_p	gdb/top.c	/^static int write_history_p;$/;"	v	file:
write_hw_pal	sim/common/dv-pal.c	/^write_hw_pal (struct hw *me,$/;"	f	file:
write_hw_pal	sim/ppc/hw_pal.c	/^write_hw_pal(hw_pal_device *hw_pal,$/;"	f	file:
write_icr	sim/mn10300/dv-mn103int.c	/^write_icr (struct hw *me,$/;"	f	file:
write_idx	bfd/doc/chew.c	/^  unsigned long write_idx;$/;"	m	struct:buffer	file:
write_index	sim/common/cgen-engine.h	/^  int write_index;$/;"	m	struct:insn_sem
write_inferior_data_pointer	gdb/gdbserver/tracepoint.c	/^write_inferior_data_pointer (CORE_ADDR symaddr, CORE_ADDR val)$/;"	f	file:
write_inferior_int8	gdb/gdbserver/tracepoint.c	/^write_inferior_int8 (CORE_ADDR symaddr, int8_t val)$/;"	f	file:
write_inferior_integer	gdb/gdbserver/tracepoint.c	/^write_inferior_integer (CORE_ADDR symaddr, int val)$/;"	f	file:
write_inferior_memory	gdb/gdbserver/target.c	/^write_inferior_memory (CORE_ADDR memaddr, const unsigned char *myaddr,$/;"	f
write_inferior_uinteger	gdb/gdbserver/tracepoint.c	/^write_inferior_uinteger (CORE_ADDR symaddr, unsigned int val)$/;"	f	file:
write_intmode_reg	sim/mn10300/dv-mn103ser.c	/^write_intmode_reg (struct hw *me,$/;"	f	file:
write_line_to_memory	sim/frv/cache.c	/^write_line_to_memory (FRV_CACHE *cache, FRV_CACHE_TAG *tag)$/;"	f	file:
write_longlong	sim/d10v/endian.c	/^write_longlong (uint8 *addr, int64 data)$/;"	f
write_longword	sim/d10v/endian.c	/^write_longword (uint8 *addr, uint32 data)$/;"	f
write_m_block_header	gdb/tracefile.h	/^  void (*write_m_block_header) (struct trace_file_writer *self,$/;"	m	struct:trace_frame_write_ops
write_m_block_memory	gdb/tracefile.h	/^  void (*write_m_block_memory) (struct trace_file_writer *self,$/;"	m	struct:trace_frame_write_ops
write_macro_definitions	gdb/compile/compile-c-support.c	/^write_macro_definitions (const struct block *block, CORE_ADDR pc,$/;"	f	file:
write_map	sim/common/sim-basics.h	/^  write_map = 1,$/;"	e	enum:__anon645
write_mem	include/gdb/callback.h	/^  int (*write_mem) (host_callback * \/*cb*\/, struct cb_syscall * \/*sc*\/,$/;"	m	struct:cb_syscall
write_memory	gdb/corefile.c	/^write_memory (CORE_ADDR memaddr, $/;"	f
write_memory	gdb/gdbserver/target.h	/^  int (*write_memory) (CORE_ADDR memaddr, const unsigned char *myaddr,$/;"	m	struct:target_ops
write_memory_ptid	gdb/infrun.c	/^write_memory_ptid (ptid_t ptid, CORE_ADDR memaddr,$/;"	f	file:
write_memory_signed_integer	gdb/corefile.c	/^write_memory_signed_integer (CORE_ADDR addr, int len, $/;"	f
write_memory_unsigned_integer	gdb/corefile.c	/^write_memory_unsigned_integer (CORE_ADDR addr, int len, $/;"	f
write_memory_with_notification	gdb/corefile.c	/^write_memory_with_notification (CORE_ADDR memaddr, const bfd_byte *myaddr,$/;"	f
write_mode_reg	sim/mn10300/dv-mn103tim.c	/^write_mode_reg (struct hw *me,$/;"	f	file:
write_nr_2	sim/ppc/hw_eeprom.c	/^  write_nr_2,$/;"	e	enum:__anon976	file:
write_nr_3	sim/ppc/hw_eeprom.c	/^  write_nr_3,$/;"	e	enum:__anon976	file:
write_nr_4	sim/ppc/hw_eeprom.c	/^  write_nr_4,$/;"	e	enum:__anon976	file:
write_nr_5	sim/ppc/hw_eeprom.c	/^  write_nr_5,$/;"	e	enum:__anon976	file:
write_nr_6	sim/ppc/hw_eeprom.c	/^  write_nr_6,$/;"	e	enum:__anon976	file:
write_obj_attribute	bfd/elf-attrs.c	/^write_obj_attribute (bfd_byte *p, unsigned int tag, obj_attribute *attr)$/;"	f	file:
write_object_contents	bfd/aout-cris.c	/^MY (write_object_contents) (bfd *abfd)$/;"	f	file:
write_object_contents	bfd/aout-target.h	/^MY (write_object_contents) (bfd *abfd)$/;"	f
write_object_contents	bfd/netbsd.h	/^MY (write_object_contents) (bfd *abfd)$/;"	f
write_object_contents	bfd/pc532-mach.c	/^MY(write_object_contents) (bfd *abfd)$/;"	f	file:
write_object_contents	bfd/pdp11.c	/^MY(write_object_contents) (bfd *abfd)$/;"	f	file:
write_ok	gdb/gdbserver/remote-utils.c	/^write_ok (char *buf)$/;"	f
write_one_signatured_type	gdb/dwarf-index-write.c	/^write_one_signatured_type (void **slot, void *d)$/;"	f	file:
write_opcodes	sim/cr16/gencode.c	/^write_opcodes (void)$/;"	f	file:
write_opcodes	sim/d10v/gencode.c	/^write_opcodes (void)$/;"	f	file:
write_out_phdrs	bfd/elf-bfd.h	/^  int (*write_out_phdrs)$/;"	m	struct:elf_size_info
write_output_mode_reg	sim/mn10300/dv-mn103iop.c	/^write_output_mode_reg (struct hw *me,$/;"	f	file:
write_output_reg	sim/mn10300/dv-mn103iop.c	/^write_output_reg (struct hw *me,$/;"	f	file:
write_part	gdb/regcache.c	/^regcache::write_part (int regnum, int offset, int len,$/;"	f	class:regcache
write_pc	gdb/gdbarch.c	/^  gdbarch_write_pc_ftype *write_pc;$/;"	m	struct:gdbarch	file:
write_pc	gdb/gdbserver/target.h	/^  void (*write_pc) (struct regcache *regcache, CORE_ADDR pc);$/;"	m	struct:target_ops
write_pieced_value	gdb/dwarf2loc.c	/^write_pieced_value (struct value *to, struct value *from)$/;"	f	file:
write_plt_relocs_for_local_syms	bfd/elf64-ppc.c	/^write_plt_relocs_for_local_syms (struct bfd_link_info *info)$/;"	f	file:
write_prim	gdb/gdbserver/remote-utils.c	/^write_prim (const void *buf, int count)$/;"	f	file:
write_prim	gdb/serial.h	/^    int (*write_prim)(struct serial *scb, const void *buf, size_t count);$/;"	m	struct:serial_ops
write_psymbols	gdb/dwarf-index-write.c	/^write_psymbols (struct mapped_symtab *symtab,$/;"	f	file:
write_psymtabs_to_index	gdb/dwarf-index-write.c	/^write_psymtabs_to_index (struct dwarf2_per_objfile *dwarf2_per_objfile,$/;"	f	file:
write_ptid	gdb/gdbserver/remote-utils.c	/^write_ptid (char *buf, ptid_t ptid)$/;"	f
write_ptid	gdb/remote.c	/^remote_target::write_ptid (char *buf, const char *endbuf, ptid_t ptid)$/;"	f	class:remote_target
write_queue	sim/common/cgen-cpu.h	/^  CGEN_WRITE_QUEUE write_queue;$/;"	m	struct:__anon627
write_qxfer_response	gdb/gdbserver/server.c	/^write_qxfer_response (char *buf, const gdb_byte *data, int len, int is_more)$/;"	f	file:
write_r	zlib/contrib/inflate86/inffast.S	/^#define write_r %eax$/;"	d
write_r_block	gdb/tracefile.h	/^  void (*write_r_block) (struct trace_file_writer *self,$/;"	m	struct:trace_frame_write_ops
write_regblock_type	gdb/tracefile.h	/^  void (*write_regblock_type) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
write_register	gdb/testsuite/gdb.base/jitreader.c	/^write_register (struct gdb_unwind_callbacks *callbacks, int dw_reg,$/;"	f	file:
write_regs	gdb/testsuite/gdb.arch/iwmmxt-regs.c	/^write_regs (unsigned long long regs[16], unsigned long control_regs[6])$/;"	f
write_relocs	bfd/elf-bfd.h	/^  void (*write_relocs)$/;"	m	struct:elf_size_info
write_rusage	sim/ppc/emul_netbsd.c	/^write_rusage(unsigned_word addr,$/;"	f
write_serial2_timer_reg	sim/mn10300/dv-mn103ser.c	/^write_serial2_timer_reg (struct hw *me,$/;"	f	file:
write_shdrs_and_ehdr	bfd/elf-bfd.h	/^    (*write_shdrs_and_ehdr) (bfd *);$/;"	m	struct:elf_size_info
write_size8twice	gdb/testsuite/gdb.base/watchpoint-unaligned.c	/^write_size8twice (void)$/;"	f	file:
write_special_timer6_reg	sim/mn10300/dv-mn103tim.c	/^write_special_timer6_reg (struct hw *me,$/;"	f	file:
write_stack_arguments	sim/ppc/hw_init.c	/^write_stack_arguments(device *me,$/;"	f	file:
write_stat	sim/ppc/emul_netbsd.c	/^write_stat(unsigned_word addr,$/;"	f
write_state	zlib/contrib/inflate86/inffast.S	/^#define write_state    40  \/* state->write *\/$/;"	d
write_state	zlib/contrib/masmx86/inffas32.asm	/^write_state	 equ	(36+4+zlib1222sup)	;\/* state->write *\/$/;"	d
write_statfs	sim/ppc/emul_netbsd.c	/^write_statfs(unsigned_word addr,$/;"	f
write_status	gdb/tracefile.h	/^  void (*write_status) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
write_stderr	include/gdb/callback.h	/^  int (*write_stderr) (host_callback *, const char *, int);$/;"	m	struct:host_callback_struct
write_stdout	include/gdb/callback.h	/^  int (*write_stdout) (host_callback *, const char *, int);$/;"	m	struct:host_callback_struct
write_syscall	gdb/testsuite/gdb.base/catch-syscall.c	/^int write_syscall = SYS_write;$/;"	v
write_table	zlib/crc32.c	/^local void write_table(out, table)$/;"	f
write_tail	bfd/elf64-ppc.c	/^  bfd_byte * (*write_tail) (bfd *, bfd_byte *, int);$/;"	m	struct:sfpr_def_parms	file:
write_target	sim/m32c/syscalls.c	/^write_target (char *buffer, int address, int count, int asciiz)$/;"	f	file:
write_target	sim/rx/syscalls.c	/^write_target (char *buffer, int address, int count, int asciiz)$/;"	f	file:
write_tdefault	gdb/make-target-delegates	/^sub write_tdefault($$$$@) {$/;"	s
write_tdesc	gdb/tracefile.h	/^  void (*write_tdesc) (struct trace_file_writer *self);$/;"	m	struct:trace_file_write_ops
write_template	sim/cr16/gencode.c	/^write_template (void)$/;"	f	file:
write_template	sim/d10v/gencode.c	/^write_template (void)$/;"	f	file:
write_timeval	sim/ppc/emul_netbsd.c	/^write_timeval(unsigned_word addr,$/;"	f
write_timezone	sim/ppc/emul_netbsd.c	/^write_timezone(unsigned_word addr,$/;"	f
write_tm6md	sim/mn10300/dv-mn103tim.c	/^write_tm6md (struct hw *me,$/;"	f	file:
write_to_file	libiberty/simple-object-common.h	/^  const char *(*write_to_file) (simple_object_write *sobj, int descriptor,$/;"	m	struct:simple_object_functions
write_trace_buffer	gdb/tracefile.h	/^  void (*write_trace_buffer) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
write_transfer	sim/common/sim-basics.h	/^  write_transfer,$/;"	e	enum:_transfer_type
write_txb	sim/mn10300/dv-mn103ser.c	/^write_txb (struct hw *me,$/;"	f	file:
write_uart	sim/erc32/erc32.c	/^write_uart(addr, data)$/;"	f	file:
write_uleb128	bfd/elf-attrs.c	/^write_uleb128 (bfd_byte *p, unsigned int val)$/;"	f	file:
write_uleb128	bfd/elf32-nds32.c	/^write_uleb128 (bfd_byte *p, unsigned int val)$/;"	f	file:
write_uploaded_tp	gdb/tracefile.h	/^  void (*write_uploaded_tp) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
write_uploaded_tsv	gdb/tracefile.h	/^  void (*write_uploaded_tsv) (struct trace_file_writer *self,$/;"	m	struct:trace_file_write_ops
write_v_block	gdb/tracefile.h	/^  void (*write_v_block) (struct trace_file_writer *self, int32_t num,$/;"	m	struct:trace_frame_write_ops
write_value	bfd/elf-eh-frame.c	/^write_value (bfd *abfd, bfd_byte *buf, bfd_vma value, int width)$/;"	f	file:
write_vector_priority_register	sim/ppc/hw_opic.c	/^write_vector_priority_register(device *me,$/;"	f	file:
write_watchpoint_regs	gdb/loongarch-linux-nat.c	/^write_watchpoint_regs (void)$/;"	f	file:
write_watchpoint_regs	gdb/mips-linux-nat.c	/^write_watchpoint_regs (void)$/;"	f	file:
write_with_trace	gdb/proc-api.c	/^write_with_trace (int fd, void *varg, size_t len, char *file, int line)$/;"	f
write_word	sim/avr/interp.c	/^write_word (unsigned int addr, word w)$/;"	f	file:
write_word	sim/d10v/endian.c	/^write_word (uint8 *addr, uint16 data)$/;"	f
write_zeros	bfd/elf.c	/^write_zeros (bfd *abfd, file_ptr pos, bfd_size_type len)$/;"	f	file:
writeable	sim/ppc/hw_phb.c	/^  core_map *writeable;$/;"	m	struct:_phb_space	file:
writeable_bits	gdb/mep-tdep.c	/^  LONGEST writeable_bits;$/;"	m	struct:mep_csr_register	file:
writeargv	libiberty/argv.c	/^writeargv (char * const *argv, FILE *f)$/;"	f
writeback	gdb/arm-tdep.h	/^      unsigned int writeback : 1;  \/* Perform base-register writeback.  *\/$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1654
writeback	gdb/arm-tdep.h	/^      unsigned int writeback : 1;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
writeback	include/opcode/aarch64.h	/^	  unsigned writeback : 1;$/;"	m	struct:aarch64_opnd_info::__anon1294::__anon1299
writeback_mode	opcodes/arc-dis.c	/^  unsigned writeback_mode;$/;"	m	struct:arc_disassemble_info	file:
writeback_mode	opcodes/arc-dis.h	/^  enum arc_ldst_writeback_mode writeback_mode;$/;"	m	struct:arc_instruction	typeref:enum:arc_instruction::arc_ldst_writeback_mode
writeerr	libiberty/pex-unix.c	377;"	d	file:
writeerr	libiberty/pex-unix.c	386;"	d	file:
writelines	gdb/python/lib/gdb/__init__.py	/^    def writelines(self, iterable):$/;"	m	class:_GdbFile
writeout_test	libiberty/testsuite/test-expandargv.c	/^writeout_test (int test, const char * test_data)$/;"	f
writesym	bfd/tekhex.c	/^writesym (char **dst, const char *sym)$/;"	f	file:
writevalue	bfd/tekhex.c	/^writevalue (char **dst, bfd_vma value)$/;"	f	file:
writing_section	bfd/elf32-arm.c	/^  asection *writing_section;$/;"	m	struct:a8_branch_to_stub_data	file:
written	bfd/genlink.h	/^  bfd_boolean written;$/;"	m	struct:generic_link_hash_entry
written	bfd/libaout.h	/^  bfd_boolean written;$/;"	m	struct:aout_link_hash_entry
written	bfd/libecoff.h	/^  char written;$/;"	m	struct:ecoff_link_hash_entry
written	gdb/corelow.c	/^  ULONGEST written;$/;"	m	struct:spuid_list	file:
written	sim/cris/cpuv10.h	/^  int written;$/;"	m	struct:argbuf
written	sim/cris/cpuv32.h	/^  int written;$/;"	m	struct:argbuf
written	sim/frv/cpu.h	/^  int written;$/;"	m	struct:argbuf
written	sim/iq2000/cpu.h	/^  int written;$/;"	m	struct:argbuf
written	sim/lm32/cpu.h	/^  int written;$/;"	m	struct:argbuf
written	sim/m32r/cpu.h	/^  int written;$/;"	m	struct:argbuf
written	sim/m32r/cpu2.h	/^  int written;$/;"	m	struct:argbuf
written	sim/m32r/cpu2.h	/^  int written;$/;"	m	struct:parexec
written	sim/m32r/cpux.h	/^  int written;$/;"	m	struct:argbuf
written	sim/m32r/cpux.h	/^  int written;$/;"	m	struct:parexec
written	sim/or1k/cpu.h	/^  int written;$/;"	m	struct:argbuf
written	sim/sh64/defs-compact.h	/^  int written;$/;"	m	struct:argbuf
written	sim/sh64/defs-media.h	/^  int written;$/;"	m	struct:argbuf
wrong	sim/testsuite/sim/bfin/loop_strncpy.s	/^wrong:$/;"	l
wrong	sim/testsuite/sim/sh/shlr.s	/^wrong:$/;"	l
wrote_to_pc	gdb/arm-tdep.h	/^  int wrote_to_pc;$/;"	m	struct:arm_displaced_step_closure
wrp	sim/erc32/func.c	/^int             wrp = 0;$/;"	v
wrpkru	gdb/testsuite/gdb.arch/i386-pkru.c	/^wrpkru (unsigned int pkru)$/;"	f	file:
wrpr	opcodes/sparc-opc.c	1084;"	d	file:
ws	gdb/infrun.c	/^  struct target_waitstatus ws;$/;"	m	struct:execution_control_state	typeref:struct:execution_control_state::target_waitstatus	file:
ws	gdb/remote.c	/^  struct target_waitstatus ws;$/;"	m	struct:stop_reply	typeref:struct:stop_reply::target_waitstatus	file:
ws	gdb/xtensa-tdep.c	/^  int ws;		\/* WINDOWSTART of the previous frame.  It keeps track of$/;"	m	struct:xtensa_windowed_frame_cache	file:
ws_regnum	gdb/xtensa-tdep.h	/^  int ws_regnum;		\/* Register number for WS.  *\/$/;"	m	struct:gdbarch_tdep
wsat	sim/moxie/interp.c	/^wsat (sim_cpu *scpu, word pc, word x, word v)$/;"	f	file:
wsize	zlib/contrib/inflate86/inffast.S	/^#define wsize          52  \/* unsigned int *\/$/;"	d
wsize	zlib/contrib/masmx64/inffas8664.c	/^\/* 92   48 *\/ unsigned wsize;           \/*          window size *\/$/;"	m	struct:inffast_ar	file:
wsize	zlib/inflate.h	/^    unsigned wsize;             \/* window size or zero if not using window *\/$/;"	m	struct:inflate_state
wsize_state	zlib/contrib/inflate86/inffast.S	/^#define wsize_state    32  \/* state->wsize *\/$/;"	d
wsize_state	zlib/contrib/masmx86/inffas32.asm	/^wsize_state	 equ	(32+zlib1222sup)	;\/* state->wsize *\/$/;"	d
wsrc	sim/testsuite/sim/sh/mov.s	/^wsrc:	.long _wsrc$/;"	l
wstatus	gdb/testsuite/gdb.threads/slow-waitpid.c	/^  int wstatus;$/;"	m	struct:__anon1934	file:
wstep_state	gdb/gdbserver/tracepoint.c	/^struct wstep_state$/;"	s	file:
wtmr	sim/mips/dv-tx3904tmr.c	/^  unsigned_4 wtmr;$/;"	m	struct:tx3904tmr	file:
wv	gdb/testsuite/gdb.reverse/recvmsg-reverse.c	/^struct iovec wv[1] = {$/;"	v	typeref:struct:iovec
wwat_fast	sim/sh/interp.c	/^wwat_fast (unsigned char *memory, int x, int value, int maskw, int endianw)$/;"	f	file:
x	gdb/testsuite/gdb.base/advance.c	/^static int x;$/;"	v	file:
x	gdb/testsuite/gdb.base/complex.c	/^struct x { char c; cf f; } __attribute__ ((__packed__));$/;"	s	file:
x	gdb/testsuite/gdb.base/disasm-optim.c	/^volatile int x, y;$/;"	v
x	gdb/testsuite/gdb.base/enum_cond.c	/^struct x$/;"	s	file:
x	gdb/testsuite/gdb.base/find.c	/^static int x;$/;"	v	file:
x	gdb/testsuite/gdb.base/gdb11531.c	/^ int x;$/;"	m	struct:rec	file:
x	gdb/testsuite/gdb.base/int-type.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/line-symtabs.h	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/nodebug.c	/^int *x;$/;"	v
x	gdb/testsuite/gdb.base/pr11022.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/ptr-typedef.c	/^  int x;$/;"	m	struct:foo	file:
x	gdb/testsuite/gdb.base/reread1.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/reread2.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/sigall.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/start.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/starti.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.base/structs3.c	/^  int x, y;$/;"	m	struct:Two	file:
x	gdb/testsuite/gdb.base/structs3.c	/^  int x;$/;"	m	struct:One	file:
x	gdb/testsuite/gdb.base/vla-datatypes.c	/^  int x;$/;"	m	struct:bar	file:
x	gdb/testsuite/gdb.base/watchpoint.c	/^  struct { int x; } *p;$/;"	m	struct:foo5::__anon1995	file:
x	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int x;$/;"	m	class:A1	file:
x	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int x;$/;"	m	class:A2	file:
x	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int x;$/;"	m	class:A3	file:
x	gdb/testsuite/gdb.cp/annota2.cc	/^  int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.cp/annota3.cc	/^  int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.cp/anon-union.cc	/^    X x;$/;"	m	union:Foo::__anon1921	file:
x	gdb/testsuite/gdb.cp/anon-union.cc	/^  int x;$/;"	m	union:Bar	file:
x	gdb/testsuite/gdb.cp/casts.cc	/^  virtual void x() { }$/;"	f	struct:Alpha
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:B	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:Base1	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:C	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:ClassWithEnum	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:Contains_nested_static_instance	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:Contains_static_instance	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:D	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:E	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:Foo	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:__anon1904	file:
x	gdb/testsuite/gdb.cp/classes.cc	/^  int x;$/;"	m	class:small	file:
x	gdb/testsuite/gdb.cp/derivation.cc	/^  double x;$/;"	m	class:V_derived	file:
x	gdb/testsuite/gdb.cp/destrprint.cc	/^  int x, y;$/;"	m	class:Base	file:
x	gdb/testsuite/gdb.cp/formatted-ref.cc	/^      int x, y; $/;"	m	struct:Struct1	file:
x	gdb/testsuite/gdb.cp/gdb2384-base.h	/^  int x;$/;"	m	class:base
x	gdb/testsuite/gdb.cp/gdb2384-base.h	/^  int x;$/;"	m	namespace:B
x	gdb/testsuite/gdb.cp/impl-this.cc	/^  int x;$/;"	m	class:D	file:
x	gdb/testsuite/gdb.cp/koenig.cc	/^    static const int x = 11;$/;"	m	class:A::C	file:
x	gdb/testsuite/gdb.cp/member-name.cc	/^  static int x;$/;"	m	struct:C	file:
x	gdb/testsuite/gdb.cp/member-name.cc	/^int C::x = 23;$/;"	m	class:C	file:
x	gdb/testsuite/gdb.cp/member-ptr.cc	/^  int x;$/;"	m	class:Base	file:
x	gdb/testsuite/gdb.cp/method.cc	/^  int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:B	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:Base1	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:C	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:ClassWithEnum	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:Contains_nested_static_instance	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:Contains_static_instance	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:D	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:E	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:Foo	file:
x	gdb/testsuite/gdb.cp/misc.cc	/^  int x;$/;"	m	class:small	file:
x	gdb/testsuite/gdb.cp/namespace-nested-import.cc	/^      int       x = 5;$/;"	m	namespace:A::B::C	file:
x	gdb/testsuite/gdb.cp/namespace.cc	/^    int x;$/;"	m	class:C::CClass	file:
x	gdb/testsuite/gdb.cp/nsdecl.cc	/^int x;$/;"	v
x	gdb/testsuite/gdb.cp/nsimport.cc	/^  int x = 11;$/;"	m	namespace:A	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace A{ int x; }$/;"	m	namespace:A	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace B{ int x; }$/;"	m	namespace:B	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace C{ int x; }$/;"	m	namespace:C	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace D{ int x; }$/;"	m	namespace:D	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace E{ int x; }$/;"	m	namespace:E	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace F{ int x; }$/;"	m	namespace:F	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace G{ int x; }$/;"	m	namespace:G	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace H{ int x; }$/;"	m	namespace:H	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace I{ int x; }$/;"	m	namespace:I	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace J{ int x; }$/;"	m	namespace:J	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace K{ int x; }$/;"	m	namespace:K	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace L{ int x; }$/;"	m	namespace:L	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace M{ int x; }$/;"	m	namespace:M	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace N{ int x; }$/;"	m	namespace:N	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace O{ int x; }$/;"	m	namespace:O	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace P{ int x; }$/;"	m	namespace:P	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Q{ int x; }$/;"	m	namespace:Q	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace R{ int x; }$/;"	m	namespace:R	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace S{ int x; }$/;"	m	namespace:S	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace T{ int x; }$/;"	m	namespace:T	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace U{ int x; }$/;"	m	namespace:U	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace V{ int x; }$/;"	m	namespace:V	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace W{ int x; }$/;"	m	namespace:W	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace X{ int x; }$/;"	m	namespace:X	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Y{ int x; }$/;"	m	namespace:Y	file:
x	gdb/testsuite/gdb.cp/nsstress.cc	/^namespace Z{ int x; }$/;"	m	namespace:Z	file:
x	gdb/testsuite/gdb.cp/nsusing.cc	/^  int x = 2;$/;"	m	namespace:A	file:
x	gdb/testsuite/gdb.cp/nsusing.cc	/^  int x = 911;$/;"	m	namespace:M	file:
x	gdb/testsuite/gdb.cp/nsusing.cc	/^  int x = 912;$/;"	m	namespace:N	file:
x	gdb/testsuite/gdb.cp/operator.cc	/^test x;$/;"	v
x	gdb/testsuite/gdb.cp/rvalue-ref-casts.cc	/^  virtual void x () { }$/;"	f	struct:Alpha
x	gdb/testsuite/gdb.cp/shadow.cc	/^  int x = 11;$/;"	m	namespace:A	file:
x	gdb/testsuite/gdb.cp/shadow.cc	/^  int x;$/;"	m	class:B	file:
x	gdb/testsuite/gdb.cp/shadow.cc	/^int x = 22;$/;"	v
x	gdb/testsuite/gdb.cp/templates.cc	/^    T x;$/;"	m	class:T5	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Bar	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Baz	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Foo	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Garply	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Qux	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Qux1	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^  int x;$/;"	m	class:Spec	file:
x	gdb/testsuite/gdb.cp/templates.cc	/^class x {$/;"	c	file:
x	gdb/testsuite/gdb.cp/typedef-base.cc	/^  int x;$/;"	m	struct:__anon1907	file:
x	gdb/testsuite/gdb.cp/userdef.cc	/^  int x;$/;"	m	class:A1	file:
x	gdb/testsuite/gdb.cp/using-crash.cc	/^class b1 { public: int x; };$/;"	m	class:b1	file:
x	gdb/testsuite/gdb.cp/virtbase.cc	/^    int x;$/;"	m	class:mc::Base	file:
x	gdb/testsuite/gdb.cp/virtbase.cc	/^  int x;$/;"	m	struct:VirtualBase	file:
x	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^  int x[5];$/;"	m	struct:foo	file:
x	gdb/testsuite/gdb.dwarf2/dw2-single-line-discriminators.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.dwarf2/fission-mix.h	/^  int x;$/;"	m	struct:s
x	gdb/testsuite/gdb.dwarf2/implptr.c	/^  int *x, y;$/;"	m	struct:S	file:
x	gdb/testsuite/gdb.fortran/charset.f90	/^character(kind=1) :: x$/;"	v
x	gdb/testsuite/gdb.fortran/derived-type.f90	/^    type(bar) :: x$/;"	k	type:foo
x	gdb/testsuite/gdb.guile/scm-equal.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int x;$/;"	m	struct:children_as_list	file:
x	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int x;$/;"	m	struct:hint_error	file:
x	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int x;$/;"	m	struct:outerstruct	file:
x	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  struct s x[2];$/;"	m	struct:arraystruct	typeref:struct:arraystruct::s	file:
x	gdb/testsuite/gdb.guile/scm-value.c	/^  virtual int x() { return 5; }$/;"	f	struct:Base
x	gdb/testsuite/gdb.mi/gdb701.c	/^  int x;$/;"	m	struct:_foo	file:
x	gdb/testsuite/gdb.mi/gdb792.cc	/^		int x;$/;"	m	class:A	file:
x	gdb/testsuite/gdb.mi/pr11022.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.opt/inline-bt.c	/^int x, y;$/;"	v
x	gdb/testsuite/gdb.opt/inline-cmds.c	/^int x, y;$/;"	v
x	gdb/testsuite/gdb.opt/inline-locals.c	/^int x, y;$/;"	v
x	gdb/testsuite/gdb.python/lib-types.cc	/^  int x;$/;"	m	class:class1	file:
x	gdb/testsuite/gdb.python/py-pp-maint.c	/^  int x,y;$/;"	m	struct:function_lookup_test	file:
x	gdb/testsuite/gdb.python/py-pp-registration.c	/^  int x,y;$/;"	m	struct:function_lookup_test	file:
x	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int x;$/;"	m	struct:children_as_list	file:
x	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int x;$/;"	m	struct:hint_error	file:
x	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int x;$/;"	m	struct:outerstruct	file:
x	gdb/testsuite/gdb.python/py-prettyprint.c	/^  struct s x[2];$/;"	m	struct:arraystruct	typeref:struct:arraystruct::s	file:
x	gdb/testsuite/gdb.python/py-type.c	/^  union { int x; char y; };$/;"	m	union:SS::__anon1952	file:
x	gdb/testsuite/gdb.python/py-typeprint.cc	/^  T x;$/;"	m	class:templ	file:
x	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int x; char y; };$/;"	m	union:UU::__anon1950	file:
x	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int x; char y; };$/;"	m	union:X::__anon1948	file:
x	gdb/testsuite/gdb.python/py-value.c	/^  virtual int x() { return 5; }$/;"	f	struct:Base
x	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^double x = 100.345, y = 25.7789;$/;"	v
x	gdb/testsuite/gdb.reverse/sigall-reverse.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.stabs/exclfwd1.c	/^  int x, y;$/;"	m	struct:a	file:
x	gdb/testsuite/gdb.stabs/gdb11479.c	/^ int x;$/;"	m	struct:dummy	file:
x	gdb/testsuite/gdb.threads/watchthreads2.c	/^int x;$/;"	v
x	gdb/testsuite/gdb.trace/unavailable.cc	/^  int x;$/;"	m	class:Base	file:
x	gdb/tui/tui-data.h	/^  int x, y;$/;"	m	struct:tui_point
x	include/objalloc.h	/^struct objalloc_align { char x; double d; };$/;"	m	struct:objalloc_align
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_be2h_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_h2be_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_h2le_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_h2t_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_le2h_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) endian_t2h_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_1) swap_1(unsigned_1 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_be2h_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_h2be_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_h2le_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_h2t_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_le2h_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) endian_t2h_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_16) swap_16(unsigned_16 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_be2h_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_h2be_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_h2le_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_h2t_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_le2h_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) endian_t2h_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_2) swap_2(unsigned_2 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_be2h_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_h2be_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_h2le_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_h2t_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_le2h_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) endian_t2h_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_4) swap_4(unsigned_4 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_be2h_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_h2be_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_h2le_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_h2t_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_le2h_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) endian_t2h_8(unsigned_8 x);$/;"	v
x	sim/common/sim-endian.h	/^INLINE_SIM_ENDIAN(unsigned_8) swap_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_be2h_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_h2be_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_h2le_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_h2t_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_le2h_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) endian_t2h_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_1) swap_1(unsigned_1 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_be2h_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_h2be_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_h2le_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_h2t_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_le2h_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) endian_t2h_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_2) swap_2(unsigned_2 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_be2h_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_h2be_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_h2le_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_h2t_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_le2h_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) endian_t2h_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_4) swap_4(unsigned_4 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_be2h_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_h2be_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_h2le_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_h2t_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_le2h_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) endian_t2h_8(unsigned_8 x);$/;"	v
x	sim/ppc/sim-endian.h	/^INLINE_PSIM_ENDIAN(unsigned_8) swap_8(unsigned_8 x);$/;"	v
x	sim/rl78/cpu.c	/^  unsigned char x;$/;"	m	struct:__anon835	file:
x	sim/testsuite/sim/sh/add.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/and.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bandor.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bandornot.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bclr.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bld.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bldnot.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bset.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bst.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/bxor.s	/^x:	.long	_x$/;"	l
x	sim/testsuite/sim/sh/fcnvds.s	/^x:	.double	5.0$/;"	l
x	sim/testsuite/sim/sh/movli.s	/^x:	.long	1$/;"	l
x	zlib/gzguts.h	/^    struct gzFile_s x;      \/* "x" for exposed *\/$/;"	m	struct:__anon985	typeref:struct:__anon985::gzFile_s
x0	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register x0 = { 0, 1 };$/;"	v	typeref:struct:aarch64_register	file:
x1	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register x1 = { 1, 1 };$/;"	v	typeref:struct:aarch64_register	file:
x1	include/gdb/callback.h	/^  long x1,x2;$/;"	m	struct:cb_syscall
x16b	sim/testsuite/sim/aarch64/xtn.s	/^x16b:$/;"	l
x2	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register x2 = { 2, 1 };$/;"	v	typeref:struct:aarch64_register	file:
x2	include/gdb/callback.h	/^  long x1,x2;$/;"	m	struct:cb_syscall
x2000000	sim/testsuite/sim/bfin/se_allopcodes.h	/^	imm32 r0, 0x2000000;$/;"	v
x3	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register x3 = { 3, 1 };$/;"	v	typeref:struct:aarch64_register	file:
x32-expedite	gdb/features/Makefile	/^x32-expedite = rbp,rsp,rip$/;"	m
x32_tdescs	gdb/gdbserver/linux-x86-tdesc.c	/^static target_desc *x32_tdescs[X86_TDESC_LAST] = { };$/;"	v	file:
x4	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register x4 = { 4, 1 };$/;"	v	typeref:struct:aarch64_register	file:
x4s	sim/testsuite/sim/aarch64/xtn.s	/^x4s:$/;"	l
x86_64_elf_howto_table	bfd/elf64-x86-64.c	/^static reloc_howto_type x86_64_elf_howto_table[] =$/;"	v	file:
x86_64_ft_collect_regmap	gdb/gdbserver/linux-amd64-ipa.c	/^static const int x86_64_ft_collect_regmap[] = {$/;"	v	file:
x86_64_howto_table	bfd/mach-o-x86-64.c	/^static reloc_howto_type x86_64_howto_table[]=$/;"	v	file:
x86_64_isa	opcodes/i386-dis.c	/^enum x86_64_isa$/;"	g	file:
x86_64_pe_be_vec	bfd/pe-x86_64.c	/^x86_64_pe_be_vec =$/;"	v
x86_64_regmap	gdb/gdbserver/linux-x86-low.c	/^static const int x86_64_regmap[] =$/;"	v	file:
x86_64_reloc_map	bfd/elf64-x86-64.c	/^static const struct elf_reloc_map x86_64_reloc_map[] =$/;"	v	typeref:struct:elf_reloc_map	file:
x86_64_st_collect_regmap	gdb/gdbserver/linux-amd64-ipa.c	/^} x86_64_st_collect_regmap[] =$/;"	v	typeref:struct:__anon1856	file:
x86_64_table	opcodes/i386-dis.c	/^static const struct dis386 x86_64_table[][2] = {$/;"	v	typeref:struct:dis386	file:
x86_add_process	gdb/x86-nat.c	/^x86_add_process (pid_t pid)$/;"	f	file:
x86_arch_setup	gdb/gdbserver/linux-x86-low.c	/^x86_arch_setup (void)$/;"	f	file:
x86_breakpoint	gdb/gdbserver/linux-x86-low.c	/^static const gdb_byte x86_breakpoint[] = { 0xCC };$/;"	v	file:
x86_breakpoint	gdb/gdbserver/nto-x86-low.c	/^const unsigned char x86_breakpoint[] = { 0xCC };$/;"	v
x86_breakpoint_at	gdb/gdbserver/linux-x86-low.c	/^x86_breakpoint_at (CORE_ADDR pc)$/;"	f	file:
x86_breakpoint_len	gdb/gdbserver/linux-x86-low.c	497;"	d	file:
x86_breakpoint_len	gdb/gdbserver/nto-x86-low.c	31;"	d	file:
x86_can_use_hw_breakpoint	gdb/x86-nat.c	/^x86_can_use_hw_breakpoint (enum bptype type, int cnt, int othertype)$/;"	f
x86_cannot_fetch_register	gdb/gdbserver/linux-x86-low.c	/^x86_cannot_fetch_register (int regno)$/;"	f	file:
x86_cannot_store_register	gdb/gdbserver/linux-x86-low.c	/^x86_cannot_store_register (int regno)$/;"	f	file:
x86_cleanup_dregs	gdb/x86-nat.c	/^x86_cleanup_dregs (void)$/;"	f
x86_cpuid	gdb/nat/x86-cpuid.h	/^x86_cpuid (unsigned int __level,$/;"	f
x86_darwin_init_abi_64	gdb/amd64-darwin-tdep.c	/^x86_darwin_init_abi_64 (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
x86_debug_reg_state	gdb/gdbserver/linux-x86-low.c	/^x86_debug_reg_state (pid_t pid)$/;"	f
x86_debug_reg_state	gdb/nat/x86-dregs.h	/^struct x86_debug_reg_state$/;"	s
x86_debug_reg_state	gdb/x86-nat.c	/^x86_debug_reg_state (pid_t pid)$/;"	f
x86_dr_insert_watchpoint	gdb/nat/x86-dregs.c	/^x86_dr_insert_watchpoint (struct x86_debug_reg_state *state,$/;"	f
x86_dr_low	gdb/gdbserver/linux-x86-low.c	/^struct x86_dr_low_type x86_dr_low =$/;"	v	typeref:struct:x86_dr_low_type
x86_dr_low	gdb/gdbserver/win32-i386-low.c	/^struct x86_dr_low_type x86_dr_low =$/;"	v	typeref:struct:x86_dr_low_type
x86_dr_low	gdb/x86-nat.c	/^struct x86_dr_low_type x86_dr_low;$/;"	v	typeref:struct:x86_dr_low_type
x86_dr_low_can_set_addr	gdb/nat/x86-dregs.c	38;"	d	file:
x86_dr_low_can_set_control	gdb/nat/x86-dregs.c	48;"	d	file:
x86_dr_low_get_addr	gdb/gdbserver/win32-i386-low.c	/^x86_dr_low_get_addr (int regnum)$/;"	f	file:
x86_dr_low_get_addr	gdb/nat/x86-dregs.c	45;"	d	file:
x86_dr_low_get_control	gdb/gdbserver/win32-i386-low.c	/^x86_dr_low_get_control (void)$/;"	f	file:
x86_dr_low_get_control	gdb/nat/x86-dregs.c	55;"	d	file:
x86_dr_low_get_status	gdb/gdbserver/win32-i386-low.c	/^x86_dr_low_get_status (void)$/;"	f	file:
x86_dr_low_get_status	gdb/nat/x86-dregs.c	58;"	d	file:
x86_dr_low_set_addr	gdb/gdbserver/win32-i386-low.c	/^x86_dr_low_set_addr (int regnum, CORE_ADDR addr)$/;"	f	file:
x86_dr_low_set_addr	gdb/nat/x86-dregs.c	41;"	d	file:
x86_dr_low_set_control	gdb/gdbserver/win32-i386-low.c	/^x86_dr_low_set_control (unsigned long control)$/;"	f	file:
x86_dr_low_set_control	gdb/nat/x86-dregs.c	51;"	d	file:
x86_dr_low_type	gdb/nat/x86-dregs.h	/^struct x86_dr_low_type$/;"	s
x86_dr_region_ok_for_watchpoint	gdb/nat/x86-dregs.c	/^x86_dr_region_ok_for_watchpoint (struct x86_debug_reg_state *state,$/;"	f
x86_dr_remove_watchpoint	gdb/nat/x86-dregs.c	/^x86_dr_remove_watchpoint (struct x86_debug_reg_state *state,$/;"	f
x86_dr_stopped_by_hw_breakpoint	gdb/nat/x86-dregs.c	/^x86_dr_stopped_by_hw_breakpoint (struct x86_debug_reg_state *state)$/;"	f
x86_dr_stopped_by_watchpoint	gdb/nat/x86-dregs.c	/^x86_dr_stopped_by_watchpoint (struct x86_debug_reg_state *state)$/;"	f
x86_dr_stopped_data_address	gdb/nat/x86-dregs.c	/^x86_dr_stopped_data_address (struct x86_debug_reg_state *state,$/;"	f
x86_emit_ops	gdb/gdbserver/linux-x86-low.c	/^x86_emit_ops (void)$/;"	f	file:
x86_fill_fpregset	gdb/gdbserver/linux-x86-low.c	/^x86_fill_fpregset (struct regcache *regcache, void *buf)$/;"	f	file:
x86_fill_fpxregset	gdb/gdbserver/linux-x86-low.c	/^x86_fill_fpxregset (struct regcache *regcache, void *buf)$/;"	f	file:
x86_fill_gregset	gdb/gdbserver/linux-x86-low.c	/^x86_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
x86_fill_xstateregset	gdb/gdbserver/linux-x86-low.c	/^x86_fill_xstateregset (struct regcache *regcache, void *buf)$/;"	f	file:
x86_find_process_pid	gdb/x86-nat.c	/^x86_find_process_pid (pid_t pid)$/;"	f	file:
x86_forget_process	gdb/x86-nat.c	/^x86_forget_process (pid_t pid)$/;"	f
x86_get_debug_register_length	gdb/nat/x86-dregs.c	61;"	d	file:
x86_get_ipa_tdesc_idx	gdb/gdbserver/linux-x86-low.c	/^x86_get_ipa_tdesc_idx (void)$/;"	f	file:
x86_get_min_fast_tracepoint_insn_len	gdb/gdbserver/linux-x86-low.c	/^x86_get_min_fast_tracepoint_insn_len (void)$/;"	f	file:
x86_get_pc	gdb/gdbserver/linux-x86-low.c	/^x86_get_pc (struct regcache *regcache)$/;"	f	file:
x86_get_syscall_trapinfo	gdb/gdbserver/linux-x86-low.c	/^x86_get_syscall_trapinfo (struct regcache *regcache, int *sysno)$/;"	f	file:
x86_get_thread_area	gdb/gdbserver/linux-x86-low.c	/^x86_get_thread_area (int lwpid, CORE_ADDR *addr)$/;"	f	file:
x86_handle_nonaligned_watchpoint	gdb/nat/x86-dregs.c	/^x86_handle_nonaligned_watchpoint (struct x86_debug_reg_state *state,$/;"	f	file:
x86_in_indirect_branch_thunk	gdb/x86-tdep.c	/^x86_in_indirect_branch_thunk (CORE_ADDR pc, const char **register_names,$/;"	f
x86_insert_aligned_watchpoint	gdb/nat/x86-dregs.c	/^x86_insert_aligned_watchpoint (struct x86_debug_reg_state *state,$/;"	f	file:
x86_insert_hw_breakpoint	gdb/x86-nat.c	/^x86_insert_hw_breakpoint (struct gdbarch *gdbarch, struct bp_target_info *bp_tgt)$/;"	f
x86_insert_point	gdb/gdbserver/linux-x86-low.c	/^x86_insert_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
x86_insert_watchpoint	gdb/x86-nat.c	/^x86_insert_watchpoint (CORE_ADDR addr, int len,$/;"	f
x86_install_fast_tracepoint_jump_pad	gdb/gdbserver/linux-x86-low.c	/^x86_install_fast_tracepoint_jump_pad (CORE_ADDR tpoint, CORE_ADDR tpaddr,$/;"	f	file:
x86_is_thunk_register_name	gdb/x86-tdep.c	/^x86_is_thunk_register_name (const char *name, const char **names, int lo,$/;"	f	file:
x86_length_and_rw_bits	gdb/nat/x86-dregs.c	/^x86_length_and_rw_bits (int len, enum target_hw_bp_type type)$/;"	f	file:
x86_linux_delete_process	gdb/gdbserver/linux-x86-low.c	/^x86_linux_delete_process (struct arch_process_info *info)$/;"	f	file:
x86_linux_delete_thread	gdb/nat/x86-linux.c	/^x86_linux_delete_thread (struct arch_lwp_info *arch_lwp)$/;"	f
x86_linux_dr_get	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_get (ptid_t ptid, int regnum)$/;"	f	file:
x86_linux_dr_get_addr	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_get_addr (int regnum)$/;"	f
x86_linux_dr_get_control	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_get_control (void)$/;"	f
x86_linux_dr_get_status	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_get_status (void)$/;"	f
x86_linux_dr_set	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_set (ptid_t ptid, int regnum, unsigned long value)$/;"	f	file:
x86_linux_dr_set_addr	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_set_addr (int regnum, CORE_ADDR addr)$/;"	f
x86_linux_dr_set_control	gdb/nat/x86-linux-dregs.c	/^x86_linux_dr_set_control (unsigned long control)$/;"	f
x86_linux_get_siginfo_type	gdb/i386-linux-tdep.c	/^x86_linux_get_siginfo_type (struct gdbarch *gdbarch)$/;"	f
x86_linux_get_thread_area	gdb/x86-linux-nat.c	/^x86_linux_get_thread_area (pid_t pid, void *addr, unsigned int *base_addr)$/;"	f
x86_linux_nat_target	gdb/amd64-linux-nat.c	/^struct amd64_linux_nat_target final : public x86_linux_nat_target$/;"	s	file:
x86_linux_nat_target	gdb/i386-linux-nat.c	/^struct i386_linux_nat_target final : public x86_linux_nat_target$/;"	s	file:
x86_linux_nat_target	gdb/x86-linux-nat.h	/^struct x86_linux_nat_target : public x86_nat_target<linux_nat_target>$/;"	s
x86_linux_new_fork	gdb/gdbserver/linux-x86-low.c	/^x86_linux_new_fork (struct process_info *parent, struct process_info *child)$/;"	f	file:
x86_linux_new_process	gdb/gdbserver/linux-x86-low.c	/^x86_linux_new_process (void)$/;"	f	file:
x86_linux_new_thread	gdb/nat/x86-linux.c	/^x86_linux_new_thread (struct lwp_info *lwp)$/;"	f
x86_linux_prepare_to_resume	gdb/nat/x86-linux.c	/^x86_linux_prepare_to_resume (struct lwp_info *lwp)$/;"	f
x86_linux_process_qsupported	gdb/gdbserver/linux-x86-low.c	/^x86_linux_process_qsupported (char **features, int count)$/;"	f	file:
x86_linux_read_description	gdb/gdbserver/linux-x86-low.c	/^x86_linux_read_description (void)$/;"	f	file:
x86_linux_regs_info	gdb/gdbserver/linux-x86-low.c	/^x86_linux_regs_info (void)$/;"	f
x86_linux_tdesc	gdb/gdbserver/linux-x86-tdesc.h	/^enum x86_linux_tdesc {$/;"	g
x86_linux_update_debug_registers	gdb/nat/x86-linux-dregs.c	/^x86_linux_update_debug_registers (struct lwp_info *lwp)$/;"	f
x86_linux_update_xmltarget	gdb/gdbserver/linux-x86-low.c	/^x86_linux_update_xmltarget (void)$/;"	f	file:
x86_low_init_dregs	gdb/gdbserver/x86-low.c	/^x86_low_init_dregs (struct x86_debug_reg_state *state)$/;"	f
x86_nat_target	gdb/x86-nat.h	/^struct x86_nat_target : public BaseTarget$/;"	s
x86_process_info	gdb/x86-nat.c	/^struct x86_process_info$/;"	s	file:
x86_process_info_get	gdb/x86-nat.c	/^x86_process_info_get (pid_t pid)$/;"	f	file:
x86_process_list	gdb/x86-nat.c	/^static struct x86_process_info *x86_process_list = NULL;$/;"	v	typeref:struct:x86_process_info	file:
x86_region_ok_for_hw_watchpoint	gdb/x86-nat.c	/^x86_region_ok_for_hw_watchpoint (CORE_ADDR addr, int len)$/;"	f
x86_regsets	gdb/gdbserver/linux-x86-low.c	/^static struct regset_info x86_regsets[] =$/;"	v	typeref:struct:regset_info	file:
x86_regsets_info	gdb/gdbserver/linux-x86-low.c	/^static struct regsets_info x86_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
x86_remove_aligned_watchpoint	gdb/nat/x86-dregs.c	/^x86_remove_aligned_watchpoint (struct x86_debug_reg_state *state,$/;"	f	file:
x86_remove_hw_breakpoint	gdb/x86-nat.c	/^x86_remove_hw_breakpoint (struct gdbarch *gdbarch,$/;"	f
x86_remove_point	gdb/gdbserver/linux-x86-low.c	/^x86_remove_point (enum raw_bkpt_type type, CORE_ADDR addr,$/;"	f	file:
x86_remove_watchpoint	gdb/x86-nat.c	/^x86_remove_watchpoint (CORE_ADDR addr, int len,$/;"	f
x86_set_debug_register_length	gdb/x86-nat.c	/^x86_set_debug_register_length (int len)$/;"	f
x86_set_pc	gdb/gdbserver/linux-x86-low.c	/^x86_set_pc (struct regcache *regcache, CORE_ADDR pc)$/;"	f	file:
x86_show_dr	gdb/nat/x86-dregs.c	/^x86_show_dr (struct x86_debug_reg_state *state,$/;"	f	file:
x86_siginfo_fixup	gdb/gdbserver/linux-x86-low.c	/^x86_siginfo_fixup (siginfo_t *ptrace, gdb_byte *inf, int direction)$/;"	f	file:
x86_stopped_by_hw_breakpoint	gdb/x86-nat.c	/^x86_stopped_by_hw_breakpoint ()$/;"	f
x86_stopped_by_watchpoint	gdb/gdbserver/linux-x86-low.c	/^x86_stopped_by_watchpoint (void)$/;"	f	file:
x86_stopped_by_watchpoint	gdb/gdbserver/win32-i386-low.c	/^x86_stopped_by_watchpoint (void)$/;"	f	file:
x86_stopped_by_watchpoint	gdb/x86-nat.c	/^x86_stopped_by_watchpoint ()$/;"	f
x86_stopped_data_address	gdb/gdbserver/linux-x86-low.c	/^x86_stopped_data_address (void)$/;"	f	file:
x86_stopped_data_address	gdb/gdbserver/win32-i386-low.c	/^x86_stopped_data_address (void)$/;"	f	file:
x86_stopped_data_address	gdb/x86-nat.c	/^x86_stopped_data_address (CORE_ADDR *addr_p)$/;"	f
x86_store_fpregset	gdb/gdbserver/linux-x86-low.c	/^x86_store_fpregset (struct regcache *regcache, const void *buf)$/;"	f	file:
x86_store_fpxregset	gdb/gdbserver/linux-x86-low.c	/^x86_store_fpxregset (struct regcache *regcache, const void *buf)$/;"	f	file:
x86_store_gregset	gdb/gdbserver/linux-x86-low.c	/^x86_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
x86_store_xstateregset	gdb/gdbserver/linux-x86-low.c	/^x86_store_xstateregset (struct regcache *regcache, const void *buf)$/;"	f	file:
x86_supports_hardware_single_step	gdb/gdbserver/linux-x86-low.c	/^x86_supports_hardware_single_step (void)$/;"	f	file:
x86_supports_range_stepping	gdb/gdbserver/linux-x86-low.c	/^x86_supports_range_stepping (void)$/;"	f	file:
x86_supports_tracepoints	gdb/gdbserver/linux-x86-low.c	/^x86_supports_tracepoints (void)$/;"	f	file:
x86_supports_z_point_type	gdb/gdbserver/linux-x86-low.c	/^x86_supports_z_point_type (char z_type)$/;"	f	file:
x86_sw_breakpoint_from_kind	gdb/gdbserver/linux-x86-low.c	/^x86_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
x86_trace_dummy	gdb/testsuite/gdb.trace/trace-common.h	/^x86_trace_dummy ()$/;"	f
x86_update_inferior_debug_regs	gdb/nat/x86-dregs.c	/^x86_update_inferior_debug_regs (struct x86_debug_reg_state *state,$/;"	f	file:
x86_wp_op_t	gdb/nat/x86-dregs.c	/^typedef enum { WP_INSERT, WP_REMOVE, WP_COUNT } x86_wp_op_t;$/;"	t	typeref:enum:__anon1689	file:
x86_xcr0	gdb/gdbserver/i387-fp.c	/^unsigned long long x86_xcr0 = X86_XSTATE_SSE_MASK;$/;"	v
x86bsd_dr_get	gdb/x86-bsd-nat.c	/^x86bsd_dr_get (ptid_t ptid, int regnum)$/;"	f	file:
x86bsd_dr_get_addr	gdb/x86-bsd-nat.c	/^x86bsd_dr_get_addr (int regnum)$/;"	f	file:
x86bsd_dr_get_control	gdb/x86-bsd-nat.c	/^x86bsd_dr_get_control (void)$/;"	f	file:
x86bsd_dr_get_status	gdb/x86-bsd-nat.c	/^x86bsd_dr_get_status (void)$/;"	f	file:
x86bsd_dr_set	gdb/x86-bsd-nat.c	/^x86bsd_dr_set (int regnum, unsigned long value)$/;"	f	file:
x86bsd_dr_set_addr	gdb/x86-bsd-nat.c	/^x86bsd_dr_set_addr (int regnum, CORE_ADDR addr)$/;"	f	file:
x86bsd_dr_set_control	gdb/x86-bsd-nat.c	/^x86bsd_dr_set_control (unsigned long control)$/;"	f	file:
x86bsd_nat_target	gdb/x86-bsd-nat.h	/^class x86bsd_nat_target : public x86_nat_target<BaseTarget>$/;"	c
x86bsd_xsave_len	gdb/x86-bsd-nat.c	/^size_t x86bsd_xsave_len;$/;"	v
x8h	sim/testsuite/sim/aarch64/xtn.s	/^x8h:$/;"	l
xC	opcodes/rx-decode.c	256;"	d	file:
xO	opcodes/rx-decode.c	253;"	d	file:
xS	opcodes/rx-decode.c	254;"	d	file:
xZ	opcodes/rx-decode.c	255;"	d	file:
x_	gdb/testsuite/gdb.cp/call-c.cc	/^  int x_;$/;"	m	struct:Foo	file:
x_I5_x	include/opcode/score-inst.h	/^  x_I5_x,$/;"	e	enum:score_insn_type
x_Rs	include/opcode/score-inst.h	/^  x_Rs,$/;"	e	enum:score_insn_type
x_Rs_I5	include/opcode/score-inst.h	/^  x_Rs_I5,$/;"	e	enum:score_insn_type
x_Rs_Rs	include/opcode/score-inst.h	/^  x_Rs_Rs,$/;"	e	enum:score_insn_type
x_Rs_x	include/opcode/score-inst.h	/^  x_Rs_x,$/;"	e	enum:score_insn_type
x__0	gdb/testsuite/gdb.base/gdb1821.c	/^struct foo { double x__0, y__0, z__1; } bar;$/;"	m	struct:foo	file:
x_ary	include/coff/external.h	/^      } x_ary;$/;"	m	union:external_auxent::__anon1556::__anon1559	typeref:struct:external_auxent::__anon1556::__anon1559::__anon1561
x_ary	include/coff/internal.h	/^      }      x_ary;$/;"	m	union:internal_auxent::__anon1536::__anon1540	typeref:struct:internal_auxent::__anon1536::__anon1540::__anon1543
x_ary	include/coff/rs6000.h	/^			} x_ary;$/;"	m	union:external_auxent::__anon1510::__anon1513	typeref:struct:external_auxent::__anon1510::__anon1513::__anon1515
x_ary	include/coff/ti.h	/^	  } x_ary;$/;"	m	union:external_auxent::__anon1577::__anon1580	typeref:struct:external_auxent::__anon1577::__anon1580::__anon1582
x_associated	include/coff/external.h	/^    char x_associated[2];	   \/* COMDAT associated section index *\/$/;"	m	struct:external_auxent::__anon1564
x_associated	include/coff/internal.h	/^    unsigned short x_associated; \/* COMDAT associated section index for PE *\/$/;"	m	struct:internal_auxent::__anon1546
x_associated	libiberty/simple-object-coff.c	/^    unsigned char x_associated[2];	\/* COMDAT assoc section index	*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_auxtype	include/coff/rs6k64.h	/^	char x_auxtype[1];$/;"	m	struct:external_auxent::__anon1598
x_auxtype	include/coff/rs6k64.h	/^    } x_auxtype;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1598
x_auxtype	libiberty/simple-object-xcoff.c	/^	unsigned char x_auxtype;$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_checksum	include/coff/external.h	/^    char x_checksum[4];		   \/* section COMDAT checksum	      *\/$/;"	m	struct:external_auxent::__anon1564
x_checksum	include/coff/internal.h	/^    unsigned long x_checksum;	\/* section COMDAT checksum for PE *\/$/;"	m	struct:internal_auxent::__anon1546
x_checksum	libiberty/simple-object-coff.c	/^    unsigned char x_checksum[4];	\/* section COMDAT checksum	*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_comdat	include/coff/external.h	/^    char x_comdat[1];		   \/* COMDAT selection number	      *\/$/;"	m	struct:external_auxent::__anon1564
x_comdat	include/coff/internal.h	/^    unsigned char x_comdat;	\/* COMDAT selection number for PE *\/$/;"	m	struct:internal_auxent::__anon1546
x_comdat	libiberty/simple-object-coff.c	/^    unsigned char x_comdat[1];		\/* COMDAT selection number	*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_command	gdb/printcmd.c	/^x_command (const char *exp, int from_tty)$/;"	f	file:
x_count	sim/testsuite/sim/bfin/test-dma.h	/^  bu16 x_count;$/;"	m	struct:bfin_dmasg
x_csect	include/coff/internal.h	/^  }      x_csect;		\/* csect definition information *\/$/;"	m	union:internal_auxent	typeref:struct:internal_auxent::__anon1548
x_csect	include/coff/rs6000.h	/^	} x_csect;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1521
x_csect	include/coff/rs6k64.h	/^    } x_csect;	$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1597
x_csect	libiberty/simple-object-xcoff.c	/^      } x_csect;$/;"	m	struct:external_auxent::__anon1233::__anon1234	typeref:struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_csect	libiberty/simple-object-xcoff.c	/^      } x_csect;$/;"	m	struct:external_auxent::__anon1233::__anon1236	typeref:struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_dimen	include/coff/external.h	/^	char x_dimen[E_DIMNUM][2];$/;"	m	struct:external_auxent::__anon1556::__anon1559::__anon1561
x_dimen	include/coff/internal.h	/^	unsigned short x_dimen[DIMNUM];$/;"	m	struct:internal_auxent::__anon1536::__anon1540::__anon1543
x_dimen	include/coff/rs6000.h	/^			    char x_dimen[E_DIMNUM][2];$/;"	m	struct:external_auxent::__anon1510::__anon1513::__anon1515
x_dimen	include/coff/ti.h	/^		char x_dimen[E_DIMNUM][2];$/;"	m	struct:external_auxent::__anon1577::__anon1580::__anon1582
x_endndx	include/coff/external.h	/^	char x_endndx[4];	\/* entry ndx past block end *\/$/;"	m	struct:external_auxent::__anon1556::__anon1559::__anon1560
x_endndx	include/coff/internal.h	/^	}     x_endndx;$/;"	m	struct:internal_auxent::__anon1536::__anon1540::__anon1541	typeref:union:internal_auxent::__anon1536::__anon1540::__anon1541::__anon1542
x_endndx	include/coff/rs6000.h	/^			    char x_endndx[4];	\/* entry ndx past block end *\/$/;"	m	struct:external_auxent::__anon1510::__anon1513::__anon1514
x_endndx	include/coff/rs6k64.h	/^		char x_endndx[4];	 \/* entry ndx past block end *\/$/;"	m	struct:external_auxent::__anon1589::__anon1590::__anon1592
x_endndx	include/coff/rs6k64.h	/^	char x_endndx[4];$/;"	m	struct:external_auxent::__anon1596
x_endndx	include/coff/ti.h	/^		char x_endndx[4];	\/* entry ndx past block end *\/$/;"	m	struct:external_auxent::__anon1577::__anon1580::__anon1581
x_except	include/coff/rs6k64.h	/^    } x_except;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1596
x_exptr	include/coff/rs6k64.h	/^	char x_exptr[8];$/;"	m	struct:external_auxent::__anon1596
x_fcn	include/coff/external.h	/^      } x_fcn;$/;"	m	union:external_auxent::__anon1556::__anon1559	typeref:struct:external_auxent::__anon1556::__anon1559::__anon1560
x_fcn	include/coff/internal.h	/^      }      x_fcn;$/;"	m	union:internal_auxent::__anon1536::__anon1540	typeref:struct:internal_auxent::__anon1536::__anon1540::__anon1541
x_fcn	include/coff/rs6000.h	/^			} x_fcn;$/;"	m	union:external_auxent::__anon1510::__anon1513	typeref:struct:external_auxent::__anon1510::__anon1513::__anon1514
x_fcn	include/coff/rs6k64.h	/^	    } x_fcn;$/;"	m	union:external_auxent::__anon1589::__anon1590	typeref:struct:external_auxent::__anon1589::__anon1590::__anon1592
x_fcn	include/coff/ti.h	/^	  } x_fcn;$/;"	m	union:external_auxent::__anon1577::__anon1580	typeref:struct:external_auxent::__anon1577::__anon1580::__anon1581
x_fcnary	include/coff/external.h	/^    } x_fcnary;$/;"	m	struct:external_auxent::__anon1556	typeref:union:external_auxent::__anon1556::__anon1559
x_fcnary	include/coff/internal.h	/^    }     x_fcnary;$/;"	m	struct:internal_auxent::__anon1536	typeref:union:internal_auxent::__anon1536::__anon1540
x_fcnary	include/coff/rs6000.h	/^		} x_fcnary;$/;"	m	struct:external_auxent::__anon1510	typeref:union:external_auxent::__anon1510::__anon1513
x_fcnary	include/coff/rs6k64.h	/^ 	} x_fcnary;$/;"	m	struct:external_auxent::__anon1589	typeref:union:external_auxent::__anon1589::__anon1590
x_fcnary	include/coff/ti.h	/^	} x_fcnary;$/;"	m	struct:external_auxent::__anon1577	typeref:union:external_auxent::__anon1577::__anon1580
x_file	include/coff/external.h	/^  } x_file;$/;"	m	union:external_auxent	typeref:union:external_auxent::__anon1562
x_file	include/coff/internal.h	/^  }     x_file;$/;"	m	union:internal_auxent	typeref:union:internal_auxent::__anon1544
x_file	include/coff/rs6000.h	/^        } x_file;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1516
x_file	include/coff/rs6k64.h	/^    } x_file;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1593
x_file	include/coff/ti.h	/^  } x_file;$/;"	m	union:external_auxent	typeref:union:external_auxent::__anon1583
x_file	libiberty/simple-object-coff.c	/^  } x_file;$/;"	m	union:external_auxent	typeref:union:external_auxent::__anon1192	file:
x_file	libiberty/simple-object-xcoff.c	/^  } x_file;$/;"	m	union:external_auxent	typeref:union:external_auxent::__anon1230	file:
x_fname	include/coff/external.h	/^    char x_fname[E_FILNMLEN];$/;"	m	union:external_auxent::__anon1562
x_fname	include/coff/internal.h	/^    char x_fname[20];$/;"	m	union:internal_auxent::__anon1544
x_fname	include/coff/rs6000.h	/^                        char x_fname[E_FILNMLEN];$/;"	m	union:external_auxent::__anon1516::__anon1517
x_fname	include/coff/rs6k64.h	/^            char x_fname[E_FILNMLEN];$/;"	m	union:external_auxent::__anon1593::__anon1594
x_fname	include/coff/ti.h	/^	char x_fname[E_FILNMLEN];$/;"	m	union:external_auxent::__anon1583
x_fname	libiberty/simple-object-coff.c	/^    char x_fname[E_FILNMLEN];$/;"	m	union:external_auxent::__anon1192	file:
x_fname	libiberty/simple-object-xcoff.c	/^    char x_fname[FILNMLEN];$/;"	m	union:external_auxent::__anon1230	file:
x_fsize	include/coff/external.h	/^      char x_fsize[4];	\/* size of function *\/$/;"	m	union:external_auxent::__anon1556::__anon1557
x_fsize	include/coff/internal.h	/^      long x_fsize;		\/* size of function *\/$/;"	m	union:internal_auxent::__anon1536::__anon1538
x_fsize	include/coff/rs6000.h	/^			char x_fsize[4];	\/* size of function *\/$/;"	m	union:external_auxent::__anon1510::__anon1511
x_fsize	include/coff/rs6k64.h	/^		char x_fsize[4];	 \/* size of function *\/$/;"	m	struct:external_auxent::__anon1589::__anon1590::__anon1592
x_fsize	include/coff/rs6k64.h	/^	char x_fsize[4];$/;"	m	struct:external_auxent::__anon1596
x_fsize	include/coff/ti.h	/^	  char x_fsize[4];	\/* size of function *\/$/;"	m	union:external_auxent::__anon1577::__anon1578
x_ftype	include/coff/rs6000.h	/^                char x_ftype[1];$/;"	m	struct:external_auxent::__anon1516
x_ftype	include/coff/rs6k64.h	/^        unsigned char x_ftype[1];$/;"	m	struct:external_auxent::__anon1593
x_ftype	libiberty/simple-object-xcoff.c	/^      unsigned char x_ftype;$/;"	m	struct:external_auxent::__anon1230::__anon1231	file:
x_lnno	include/coff/external.h	/^	char  x_lnno[2]; \/* declaration line number *\/$/;"	m	struct:external_auxent::__anon1556::__anon1557::__anon1558
x_lnno	include/coff/internal.h	/^	unsigned short x_lnno;	\/* declaration line number *\/$/;"	m	struct:internal_auxent::__anon1536::__anon1538::__anon1539
x_lnno	include/coff/rs6000.h	/^			    char  x_lnno[2]; \/* declaration line number *\/$/;"	m	struct:external_auxent::__anon1510::__anon1511::__anon1512
x_lnno	include/coff/rs6k64.h	/^		char x_lnno[4]; 	\/* declaration line number *\/$/;"	m	struct:external_auxent::__anon1589::__anon1590::__anon1591
x_lnno	include/coff/ti.h	/^		char  x_lnno[2]; \/* declaration line number *\/$/;"	m	struct:external_auxent::__anon1577::__anon1578::__anon1579
x_lnnoptr	include/coff/external.h	/^	char x_lnnoptr[4];	\/* ptr to fcn line # *\/$/;"	m	struct:external_auxent::__anon1556::__anon1559::__anon1560
x_lnnoptr	include/coff/internal.h	/^	bfd_signed_vma x_lnnoptr;		\/* ptr to fcn line # *\/$/;"	m	struct:internal_auxent::__anon1536::__anon1540::__anon1541
x_lnnoptr	include/coff/rs6000.h	/^			    char x_lnnoptr[4];	\/* ptr to fcn line # *\/$/;"	m	struct:external_auxent::__anon1510::__anon1513::__anon1514
x_lnnoptr	include/coff/rs6k64.h	/^		char x_lnnoptr[8];\/* ptr to fcn line *\/$/;"	m	struct:external_auxent::__anon1589::__anon1590::__anon1592
x_lnnoptr	include/coff/ti.h	/^		char x_lnnoptr[4];	\/* ptr to fcn line # *\/$/;"	m	struct:external_auxent::__anon1577::__anon1580::__anon1581
x_lnsz	include/coff/external.h	/^      } x_lnsz;$/;"	m	union:external_auxent::__anon1556::__anon1557	typeref:struct:external_auxent::__anon1556::__anon1557::__anon1558
x_lnsz	include/coff/internal.h	/^      }      x_lnsz;$/;"	m	union:internal_auxent::__anon1536::__anon1538	typeref:struct:internal_auxent::__anon1536::__anon1538::__anon1539
x_lnsz	include/coff/rs6000.h	/^			} x_lnsz;$/;"	m	union:external_auxent::__anon1510::__anon1511	typeref:struct:external_auxent::__anon1510::__anon1511::__anon1512
x_lnsz	include/coff/rs6k64.h	/^	    } x_lnsz;$/;"	m	union:external_auxent::__anon1589::__anon1590	typeref:struct:external_auxent::__anon1589::__anon1590::__anon1591
x_lnsz	include/coff/ti.h	/^	  } x_lnsz;$/;"	m	union:external_auxent::__anon1577::__anon1578	typeref:struct:external_auxent::__anon1577::__anon1578::__anon1579
x_lvalueRs_post4	include/opcode/score-inst.h	/^  x_lvalueRs_post4,$/;"	e	enum:score_insn_type
x_misc	include/coff/external.h	/^    } x_misc;$/;"	m	struct:external_auxent::__anon1556	typeref:union:external_auxent::__anon1556::__anon1557
x_misc	include/coff/internal.h	/^    }     x_misc;$/;"	m	struct:internal_auxent::__anon1536	typeref:union:internal_auxent::__anon1536::__anon1538
x_misc	include/coff/rs6000.h	/^		} x_misc;$/;"	m	struct:external_auxent::__anon1510	typeref:union:external_auxent::__anon1510::__anon1511
x_misc	include/coff/ti.h	/^	} x_misc;$/;"	m	struct:external_auxent::__anon1577	typeref:union:external_auxent::__anon1577::__anon1578
x_mode	opcodes/i386-dis.c	/^  x_mode,$/;"	e	enum:__anon42	file:
x_modify	sim/testsuite/sim/bfin/test-dma.h	/^  bs16 x_modify;$/;"	m	struct:bfin_dmasg
x_mutex	gdb/testsuite/gdb.threads/watchthreads2.c	/^pthread_mutex_t x_mutex;$/;"	v
x_n	include/coff/external.h	/^    } x_n;$/;"	m	union:external_auxent::__anon1562	typeref:struct:external_auxent::__anon1562::__anon1563
x_n	include/coff/internal.h	/^    }      x_n;$/;"	m	union:internal_auxent::__anon1544	typeref:struct:internal_auxent::__anon1544::__anon1545
x_n	include/coff/rs6000.h	/^                        } x_n;$/;"	m	union:external_auxent::__anon1516::__anon1517	typeref:struct:external_auxent::__anon1516::__anon1517::__anon1518
x_n	include/coff/rs6000.h	/^                } x_n;$/;"	m	struct:external_auxent::__anon1516	typeref:union:external_auxent::__anon1516::__anon1517
x_n	include/coff/rs6k64.h	/^            } x_n;$/;"	m	union:external_auxent::__anon1593::__anon1594	typeref:struct:external_auxent::__anon1593::__anon1594::__anon1595
x_n	include/coff/rs6k64.h	/^        } x_n;$/;"	m	struct:external_auxent::__anon1593	typeref:union:external_auxent::__anon1593::__anon1594
x_n	include/coff/ti.h	/^	} x_n;$/;"	m	union:external_auxent::__anon1583	typeref:struct:external_auxent::__anon1583::__anon1584
x_n	libiberty/simple-object-coff.c	/^    } x_n;$/;"	m	union:external_auxent::__anon1192	typeref:struct:external_auxent::__anon1192::__anon1193	file:
x_nlinno	include/coff/external.h	/^    char x_nlinno[2];	\/* # line numbers *\/$/;"	m	struct:external_auxent::__anon1564
x_nlinno	include/coff/internal.h	/^    unsigned short x_nlinno;	\/* # line numbers *\/$/;"	m	struct:internal_auxent::__anon1546
x_nlinno	include/coff/rs6000.h	/^		char x_nlinno[2];	\/* # line numbers *\/$/;"	m	struct:external_auxent::__anon1519
x_nlinno	include/coff/ti.h	/^	char x_nlinno[2];	\/* # line numbers *\/$/;"	m	struct:external_auxent::__anon1585
x_nlinno	libiberty/simple-object-coff.c	/^    unsigned char x_nlinno[2];		\/* # line numbers		*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_nlinno	libiberty/simple-object-xcoff.c	/^    unsigned char x_nlinno[2];		\/* # line numbers		*\/$/;"	m	struct:external_auxent::__anon1232	file:
x_nreloc	include/coff/external.h	/^    char x_nreloc[2];	\/* # relocation entries *\/$/;"	m	struct:external_auxent::__anon1564
x_nreloc	include/coff/internal.h	/^    unsigned short x_nreloc;	\/* # relocation entries *\/$/;"	m	struct:internal_auxent::__anon1546
x_nreloc	include/coff/rs6000.h	/^		char x_nreloc[2];	\/* # relocation entries *\/$/;"	m	struct:external_auxent::__anon1519
x_nreloc	include/coff/ti.h	/^	char x_nreloc[2];	\/* # relocation entries *\/$/;"	m	struct:external_auxent::__anon1585
x_nreloc	libiberty/simple-object-coff.c	/^    unsigned char x_nreloc[2];		\/* # relocation entries		*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_nreloc	libiberty/simple-object-xcoff.c	/^    unsigned char x_nreloc[2];		\/* # relocation entries		*\/$/;"	m	struct:external_auxent::__anon1232	file:
x_nreloc	libiberty/simple-object-xcoff.c	/^    unsigned char x_nreloc[4];		\/* number RLDs *\/$/;"	m	struct:external_auxent::__anon1238	file:
x_offset	include/coff/external.h	/^      char x_offset[4];$/;"	m	struct:external_auxent::__anon1562::__anon1563
x_offset	include/coff/internal.h	/^      long x_offset;$/;"	m	struct:internal_auxent::__anon1544::__anon1545
x_offset	include/coff/rs6000.h	/^                                char x_offset[4];$/;"	m	struct:external_auxent::__anon1516::__anon1517::__anon1518
x_offset	include/coff/rs6k64.h	/^                char x_offset[4];$/;"	m	struct:external_auxent::__anon1593::__anon1594::__anon1595
x_offset	include/coff/ti.h	/^	  char x_offset[4];$/;"	m	struct:external_auxent::__anon1583::__anon1584
x_offset	libiberty/simple-object-coff.c	/^      unsigned char x_offset[4];$/;"	m	struct:external_auxent::__anon1192::__anon1193	file:
x_offset	libiberty/simple-object-xcoff.c	/^      unsigned char x_offset[4];$/;"	m	struct:external_auxent::__anon1230::__anon1231	file:
x_pad	include/coff/rs6k64.h	/^	        char x_pad[6];$/;"	m	struct:external_auxent::__anon1593::__anon1594::__anon1595
x_pad	include/coff/rs6k64.h	/^	    unsigned char x_pad[1];$/;"	m	struct:external_auxent::__anon1597
x_pad	include/coff/rs6k64.h	/^	char x_pad[17];$/;"	m	struct:external_auxent::__anon1598
x_pad	include/coff/rs6k64.h	/^	char x_pad[1];$/;"	m	struct:external_auxent::__anon1596
x_pad	libiberty/simple-object-xcoff.c	/^      unsigned char x_pad[FILNMLEN-8];$/;"	m	struct:external_auxent::__anon1230::__anon1231	file:
x_parmhash	include/coff/internal.h	/^    long x_parmhash;		\/* parm type hash index *\/$/;"	m	struct:internal_auxent::__anon1548
x_parmhash	include/coff/rs6000.h	/^		unsigned char x_parmhash[4];$/;"	m	struct:external_auxent::__anon1521
x_parmhash	include/coff/rs6k64.h	/^	    unsigned char x_parmhash[4];$/;"	m	struct:external_auxent::__anon1597
x_parmhash	libiberty/simple-object-xcoff.c	/^	unsigned char x_parmhash[4];	\/* parm type hash index *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_parmhash	libiberty/simple-object-xcoff.c	/^	unsigned char x_parmhash[4];	\/* parm type hash index *\/$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_resv	include/coff/rs6k64.h	/^        unsigned char x_resv[2];$/;"	m	struct:external_auxent::__anon1593
x_rvalueRs_post4	include/opcode/score-inst.h	/^  x_rvalueRs_post4,$/;"	e	enum:score_insn_type
x_scn	include/coff/external.h	/^  } x_scn;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1564
x_scn	include/coff/internal.h	/^  }      x_scn;$/;"	m	union:internal_auxent	typeref:struct:internal_auxent::__anon1546
x_scn	include/coff/rs6000.h	/^	} x_scn;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1519
x_scn	include/coff/ti.h	/^  } x_scn;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1585
x_scn	libiberty/simple-object-coff.c	/^  } x_scn;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1194	file:
x_scn	libiberty/simple-object-xcoff.c	/^  } x_scn;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1232	file:
x_scnlen	include/coff/external.h	/^    char x_scnlen[4];	\/* section length *\/$/;"	m	struct:external_auxent::__anon1564
x_scnlen	include/coff/internal.h	/^      } x_scnlen;$/;"	m	struct:internal_auxent::__anon1548	typeref:union:internal_auxent::__anon1548::__anon1549
x_scnlen	include/coff/internal.h	/^    long x_scnlen;		\/* section length *\/$/;"	m	struct:internal_auxent::__anon1546
x_scnlen	include/coff/rs6000.h	/^		char x_scnlen[4];			\/* section length *\/$/;"	m	struct:external_auxent::__anon1519
x_scnlen	include/coff/rs6000.h	/^		unsigned char x_scnlen[4];$/;"	m	struct:external_auxent::__anon1521
x_scnlen	include/coff/ti.h	/^	char x_scnlen[4];			\/* section length *\/$/;"	m	struct:external_auxent::__anon1585
x_scnlen	libiberty/simple-object-coff.c	/^    unsigned char x_scnlen[4];		\/* section length		*\/$/;"	m	struct:external_auxent::__anon1194	file:
x_scnlen	libiberty/simple-object-xcoff.c	/^	unsigned char x_scnlen[4];	\/* csect length *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_scnlen	libiberty/simple-object-xcoff.c	/^    unsigned char x_scnlen[4];		\/* section length		*\/$/;"	m	struct:external_auxent::__anon1232	file:
x_scnlen	libiberty/simple-object-xcoff.c	/^    unsigned char x_scnlen[4];		\/* section length *\/$/;"	m	struct:external_auxent::__anon1238	file:
x_scnlen_hi	include/coff/rs6k64.h	/^	    unsigned char x_scnlen_hi[4];$/;"	m	struct:external_auxent::__anon1597
x_scnlen_hi	libiberty/simple-object-xcoff.c	/^	unsigned char x_scnlen_hi[4];$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_scnlen_lo	include/coff/rs6k64.h	/^	    unsigned char x_scnlen_lo[4];$/;"	m	struct:external_auxent::__anon1597
x_scnlen_lo	libiberty/simple-object-xcoff.c	/^	unsigned char x_scnlen_lo[4];	\/* csect length *\/$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_sect	libiberty/simple-object-xcoff.c	/^  } x_sect;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1238	file:
x_size	include/coff/external.h	/^	char  x_size[2]; \/* str\/union\/array size *\/$/;"	m	struct:external_auxent::__anon1556::__anon1557::__anon1558
x_size	include/coff/internal.h	/^	unsigned short x_size;	\/* str\/union\/array size *\/$/;"	m	struct:internal_auxent::__anon1536::__anon1538::__anon1539
x_size	include/coff/rs6000.h	/^			    char  x_size[2]; \/* str\/union\/array size *\/$/;"	m	struct:external_auxent::__anon1510::__anon1511::__anon1512
x_size	include/coff/rs6k64.h	/^		char x_size[2]; 	\/* str\/union\/array size *\/$/;"	m	struct:external_auxent::__anon1589::__anon1590::__anon1591
x_size	include/coff/ti.h	/^		char  x_size[2]; \/* str\/union\/array size *\/$/;"	m	struct:external_auxent::__anon1577::__anon1578::__anon1579
x_smclas	include/coff/internal.h	/^    unsigned char x_smclas;	\/* storage mapping class *\/$/;"	m	struct:internal_auxent::__anon1548
x_smclas	include/coff/rs6000.h	/^		unsigned char x_smclas[1];$/;"	m	struct:external_auxent::__anon1521
x_smclas	include/coff/rs6k64.h	/^	    unsigned char x_smclas[1];$/;"	m	struct:external_auxent::__anon1597
x_smclas	libiberty/simple-object-xcoff.c	/^	unsigned char x_smclas;		\/* storage mapping class *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_smclas	libiberty/simple-object-xcoff.c	/^	unsigned char x_smclas;		\/* storage mapping class *\/$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_smtyp	include/coff/internal.h	/^    unsigned char x_smtyp;	\/* symbol align and type *\/$/;"	m	struct:internal_auxent::__anon1548
x_smtyp	include/coff/rs6000.h	/^		unsigned char x_smtyp[1];$/;"	m	struct:external_auxent::__anon1521
x_smtyp	include/coff/rs6k64.h	/^	    unsigned char x_smtyp[1];$/;"	m	struct:external_auxent::__anon1597
x_smtyp	libiberty/simple-object-xcoff.c	/^	unsigned char x_smtyp;		\/* symbol align and type *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_smtyp	libiberty/simple-object-xcoff.c	/^	unsigned char x_smtyp;		\/* symbol align and type *\/$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_snhash	include/coff/internal.h	/^    unsigned short x_snhash;	\/* sect num with parm hash *\/$/;"	m	struct:internal_auxent::__anon1548
x_snhash	include/coff/rs6000.h	/^		unsigned char x_snhash[2];$/;"	m	struct:external_auxent::__anon1521
x_snhash	include/coff/rs6k64.h	/^	    unsigned char x_snhash[2];$/;"	m	struct:external_auxent::__anon1597
x_snhash	libiberty/simple-object-xcoff.c	/^	unsigned char x_snhash[2];	\/* sect num with parm hash *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_snhash	libiberty/simple-object-xcoff.c	/^	unsigned char x_snhash[2];	\/* sect num with parm hash *\/$/;"	m	struct:external_auxent::__anon1233::__anon1236::__anon1237	file:
x_snstab	include/coff/internal.h	/^    unsigned short x_snstab;	\/* sect num with dbx stab *\/$/;"	m	struct:internal_auxent::__anon1548
x_snstab	include/coff/rs6000.h	/^		unsigned char x_snstab[2];$/;"	m	struct:external_auxent::__anon1521
x_snstab	libiberty/simple-object-xcoff.c	/^	unsigned char x_snstab[2];	\/* sect num with dbx stab *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_stab	include/coff/internal.h	/^    long x_stab;		\/* dbx stab info index *\/$/;"	m	struct:internal_auxent::__anon1548
x_stab	include/coff/rs6000.h	/^		unsigned char x_stab[4];$/;"	m	struct:external_auxent::__anon1521
x_stab	libiberty/simple-object-xcoff.c	/^	unsigned char x_stab;		\/* dbx stab info index *\/$/;"	m	struct:external_auxent::__anon1233::__anon1234::__anon1235	file:
x_swap_mode	opcodes/i386-dis.c	/^  x_swap_mode,$/;"	e	enum:__anon42	file:
x_sym	include/coff/external.h	/^  } x_sym;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1556
x_sym	include/coff/internal.h	/^  }      x_sym;$/;"	m	union:internal_auxent	typeref:struct:internal_auxent::__anon1536
x_sym	include/coff/rs6000.h	/^	} x_sym;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1510
x_sym	include/coff/rs6k64.h	/^    } x_sym;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1589
x_sym	include/coff/ti.h	/^  } x_sym;$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1577
x_tagndx	include/coff/external.h	/^    char x_tagndx[4];		\/* str, un, or enum tag indx *\/$/;"	m	struct:external_auxent::__anon1556
x_tagndx	include/coff/internal.h	/^    }     x_tagndx;$/;"	m	struct:internal_auxent::__anon1536	typeref:union:internal_auxent::__anon1536::__anon1537
x_tagndx	include/coff/rs6000.h	/^		char x_tagndx[4];	\/* str, un, or enum tag indx *\/$/;"	m	struct:external_auxent::__anon1510
x_tagndx	include/coff/ti.h	/^	char x_tagndx[4];	\/* str, un, or enum tag indx *\/$/;"	m	struct:external_auxent::__anon1577
x_tracepoint_action_download	gdb/gdbserver/tracepoint.c	/^x_tracepoint_action_download (const struct tracepoint_action *action)$/;"	f	file:
x_tracepoint_action_send	gdb/gdbserver/tracepoint.c	/^x_tracepoint_action_send ( char *buffer, const struct tracepoint_action *action)$/;"	f	file:
x_tv	include/coff/external.h	/^  } x_tv;		\/* info about .tv section (in auxent of symbol .tv)) *\/$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1565
x_tv	include/coff/internal.h	/^  }      x_tv;			\/* info about .tv section (in auxent of symbol .tv)) *\/$/;"	m	union:internal_auxent	typeref:struct:internal_auxent::__anon1547
x_tv	include/coff/rs6000.h	/^	} x_tv;		\/* info about .tv section (in auxent of symbol .tv)) *\/$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1520
x_tv	include/coff/ti.h	/^  } x_tv;		\/* info about .tv section (in auxent of symbol .tv)) *\/$/;"	m	union:external_auxent	typeref:struct:external_auxent::__anon1586
x_tvfill	include/coff/external.h	/^    char x_tvfill[4];	\/* tv fill value *\/$/;"	m	struct:external_auxent::__anon1565
x_tvfill	include/coff/internal.h	/^    long x_tvfill;		\/* tv fill value *\/$/;"	m	struct:internal_auxent::__anon1547
x_tvfill	include/coff/rs6000.h	/^		char x_tvfill[4];	\/* tv fill value *\/$/;"	m	struct:external_auxent::__anon1520
x_tvfill	include/coff/ti.h	/^	char x_tvfill[4];	\/* tv fill value *\/$/;"	m	struct:external_auxent::__anon1586
x_tvlen	include/coff/external.h	/^    char x_tvlen[2];	\/* length of .tv *\/$/;"	m	struct:external_auxent::__anon1565
x_tvlen	include/coff/internal.h	/^    unsigned short x_tvlen;	\/* length of .tv *\/$/;"	m	struct:internal_auxent::__anon1547
x_tvlen	include/coff/rs6000.h	/^		char x_tvlen[2];	\/* length of .tv *\/$/;"	m	struct:external_auxent::__anon1520
x_tvlen	include/coff/ti.h	/^	char x_tvlen[2];	\/* length of .tv *\/$/;"	m	struct:external_auxent::__anon1586
x_tvndx	include/coff/external.h	/^    char x_tvndx[2];	\/* tv index *\/$/;"	m	struct:external_auxent::__anon1556
x_tvndx	include/coff/internal.h	/^    unsigned short x_tvndx;	\/* tv index *\/$/;"	m	struct:internal_auxent::__anon1536
x_tvndx	include/coff/rs6000.h	/^		char x_tvndx[2];		\/* tv index *\/$/;"	m	struct:external_auxent::__anon1510
x_tvndx	include/coff/ti.h	/^	char x_tvndx[2];		\/* tv index *\/$/;"	m	struct:external_auxent::__anon1577
x_tvran	include/coff/external.h	/^    char x_tvran[2][2];	\/* tv range *\/$/;"	m	struct:external_auxent::__anon1565
x_tvran	include/coff/internal.h	/^    unsigned short x_tvran[2];	\/* tv range *\/$/;"	m	struct:internal_auxent::__anon1547
x_tvran	include/coff/rs6000.h	/^		char x_tvran[2][2];	\/* tv range *\/$/;"	m	struct:external_auxent::__anon1520
x_tvran	include/coff/ti.h	/^	char x_tvran[2][2];	\/* tv range *\/$/;"	m	struct:external_auxent::__anon1586
x_zeroes	include/coff/external.h	/^      char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1562::__anon1563
x_zeroes	include/coff/internal.h	/^      long x_zeroes;$/;"	m	struct:internal_auxent::__anon1544::__anon1545
x_zeroes	include/coff/rs6000.h	/^                                char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1516::__anon1517::__anon1518
x_zeroes	include/coff/rs6k64.h	/^	        char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1593::__anon1594::__anon1595
x_zeroes	include/coff/ti.h	/^	  char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1583::__anon1584
x_zeroes	libiberty/simple-object-coff.c	/^      unsigned char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1192::__anon1193	file:
x_zeroes	libiberty/simple-object-xcoff.c	/^      unsigned char x_zeroes[4];$/;"	m	struct:external_auxent::__anon1230::__anon1231	file:
xasprintf	libiberty/xasprintf.c	/^xasprintf (const char *fmt, ...)$/;"	f
xatexit	libiberty/xatexit.c	/^struct xatexit {$/;"	s	file:
xatexit	libiberty/xatexit.c	/^xatexit (void (*fn) (void))$/;"	f
xatexit_cleanup	libiberty/xatexit.c	/^xatexit_cleanup (void)$/;"	f	file:
xatexit_first	libiberty/xatexit.c	/^static struct xatexit xatexit_first;$/;"	v	typeref:struct:xatexit	file:
xatexit_head	libiberty/xatexit.c	/^static struct xatexit *xatexit_head = &xatexit_first;$/;"	v	typeref:struct:xatexit	file:
xc16x_cgen_assemble_insn	opcodes/xc16x-asm.c	/^xc16x_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
xc16x_cgen_build_insn_regex	opcodes/xc16x-asm.c	/^xc16x_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
xc16x_cgen_cpu_close	opcodes/xc16x-desc.c	/^xc16x_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
xc16x_cgen_cpu_open	opcodes/xc16x-desc.c	/^xc16x_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
xc16x_cgen_cpu_open_1	opcodes/xc16x-desc.c	/^xc16x_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
xc16x_cgen_extract_handlers	opcodes/xc16x-ibld.c	/^cgen_extract_fn * const xc16x_cgen_extract_handlers[] =$/;"	v
xc16x_cgen_extract_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
xc16x_cgen_get_int_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xc16x_cgen_get_vma_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xc16x_cgen_hardware_attr_table	opcodes/xc16x-desc.c	/^const CGEN_ATTR_TABLE xc16x_cgen_hardware_attr_table[] =$/;"	v
xc16x_cgen_hw_table	opcodes/xc16x-desc.c	/^const CGEN_HW_ENTRY xc16x_cgen_hw_table[] =$/;"	v
xc16x_cgen_ifield_attr_table	opcodes/xc16x-desc.c	/^const CGEN_ATTR_TABLE xc16x_cgen_ifield_attr_table[] =$/;"	v
xc16x_cgen_ifld_table	opcodes/xc16x-desc.c	/^const CGEN_IFLD xc16x_cgen_ifld_table[] =$/;"	v
xc16x_cgen_init_asm	opcodes/xc16x-asm.c	/^xc16x_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
xc16x_cgen_init_dis	opcodes/xc16x-dis.c	/^xc16x_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
xc16x_cgen_init_ibld_table	opcodes/xc16x-ibld.c	/^xc16x_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
xc16x_cgen_init_opcode_table	opcodes/xc16x-opc.c	/^xc16x_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
xc16x_cgen_insert_handlers	opcodes/xc16x-ibld.c	/^cgen_insert_fn * const xc16x_cgen_insert_handlers[] =$/;"	v
xc16x_cgen_insert_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
xc16x_cgen_insn_attr_table	opcodes/xc16x-desc.c	/^const CGEN_ATTR_TABLE xc16x_cgen_insn_attr_table[] =$/;"	v
xc16x_cgen_insn_opcode_table	opcodes/xc16x-opc.c	/^static const CGEN_OPCODE xc16x_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
xc16x_cgen_insn_table	opcodes/xc16x-desc.c	/^static const CGEN_IBASE xc16x_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
xc16x_cgen_isa_table	opcodes/xc16x-desc.c	/^static const CGEN_ISA xc16x_cgen_isa_table[] = {$/;"	v	file:
xc16x_cgen_mach_table	opcodes/xc16x-desc.c	/^static const CGEN_MACH xc16x_cgen_mach_table[] = {$/;"	v	file:
xc16x_cgen_macro_insn_opcode_table	opcodes/xc16x-opc.c	/^static const CGEN_OPCODE xc16x_cgen_macro_insn_opcode_table[] =$/;"	v	file:
xc16x_cgen_macro_insn_table	opcodes/xc16x-opc.c	/^static const CGEN_IBASE xc16x_cgen_macro_insn_table[] =$/;"	v	file:
xc16x_cgen_operand_attr_table	opcodes/xc16x-desc.c	/^const CGEN_ATTR_TABLE xc16x_cgen_operand_attr_table[] =$/;"	v
xc16x_cgen_operand_table	opcodes/xc16x-desc.c	/^const CGEN_OPERAND xc16x_cgen_operand_table[] =$/;"	v
xc16x_cgen_opval_conditioncode_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_conditioncode_names =$/;"	v
xc16x_cgen_opval_conditioncode_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_conditioncode_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_ext_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_ext_names =$/;"	v
xc16x_cgen_opval_ext_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_ext_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_extconditioncode_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_extconditioncode_names =$/;"	v
xc16x_cgen_opval_extconditioncode_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_extconditioncode_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_gr_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_gr_names =$/;"	v
xc16x_cgen_opval_gr_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_gr_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_grb8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_grb8_names =$/;"	v
xc16x_cgen_opval_grb8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_grb8_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_grb_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_grb_names =$/;"	v
xc16x_cgen_opval_grb_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_grb_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_memgr8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_memgr8_names =$/;"	v
xc16x_cgen_opval_memgr8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_memgr8_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_psw_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_psw_names =$/;"	v
xc16x_cgen_opval_psw_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_psw_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_r8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_r8_names =$/;"	v
xc16x_cgen_opval_r8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_r8_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_reg0_name	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_reg0_name =$/;"	v
xc16x_cgen_opval_reg0_name1	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_reg0_name1 =$/;"	v
xc16x_cgen_opval_reg0_name1_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_reg0_name1_entries[] =$/;"	v	file:
xc16x_cgen_opval_reg0_name_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_reg0_name_entries[] =$/;"	v	file:
xc16x_cgen_opval_regbmem8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_regbmem8_names =$/;"	v
xc16x_cgen_opval_regbmem8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_regbmem8_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_regdiv8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_regdiv8_names =$/;"	v
xc16x_cgen_opval_regdiv8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_regdiv8_names_entries[] =$/;"	v	file:
xc16x_cgen_opval_regmem8_names	opcodes/xc16x-desc.c	/^CGEN_KEYWORD xc16x_cgen_opval_regmem8_names =$/;"	v
xc16x_cgen_opval_regmem8_names_entries	opcodes/xc16x-desc.c	/^static CGEN_KEYWORD_ENTRY xc16x_cgen_opval_regmem8_names_entries[] =$/;"	v	file:
xc16x_cgen_parse_handlers	opcodes/xc16x-asm.c	/^cgen_parse_fn * const xc16x_cgen_parse_handlers[] =$/;"	v
xc16x_cgen_parse_operand	opcodes/xc16x-asm.c	/^xc16x_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
xc16x_cgen_print_handlers	opcodes/xc16x-dis.c	/^cgen_print_fn * const xc16x_cgen_print_handlers[] =$/;"	v
xc16x_cgen_print_operand	opcodes/xc16x-dis.c	/^xc16x_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
xc16x_cgen_rebuild_tables	opcodes/xc16x-desc.c	/^xc16x_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
xc16x_cgen_set_int_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xc16x_cgen_set_vma_operand	opcodes/xc16x-ibld.c	/^xc16x_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xc16x_elf_howto_table	bfd/elf32-xc16x.c	/^static reloc_howto_type xc16x_elf_howto_table [] =$/;"	v	file:
xc16x_reloc_map	bfd/elf32-xc16x.c	/^static const struct xc16x_reloc_map xc16x_reloc_map [] =$/;"	v	typeref:struct:xc16x_reloc_map	file:
xc16x_reloc_map	bfd/elf32-xc16x.c	/^struct xc16x_reloc_map$/;"	s	file:
xc16x_reloc_name_lookup	bfd/elf32-xc16x.c	/^xc16x_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xc16x_reloc_type_lookup	bfd/elf32-xc16x.c	/^xc16x_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xc16x_reloc_val	bfd/elf32-xc16x.c	/^  unsigned int xc16x_reloc_val;$/;"	m	struct:xc16x_reloc_map	file:
xc16xl_info_struct	bfd/cpu-xc16x.c	/^const bfd_arch_info_type xc16xl_info_struct =$/;"	v
xc16xs_info_struct	bfd/cpu-xc16x.c	/^const bfd_arch_info_type xc16xs_info_struct =$/;"	v
xcalloc	gdb/common/common-utils.c	/^xcalloc (size_t number, size_t size)$/;"	f
xcalloc	libiberty/xmalloc.c	/^xcalloc (size_t nelem, size_t elsize)$/;"	f
xcnew	gdb/common/poison.h	/^xcnew ()$/;"	f
xcnewvar	gdb/common/poison.h	/^xcnewvar (size_t s)$/;"	f
xcnewvec	gdb/common/poison.h	/^xcnewvec (size_t n)$/;"	f
xcoff	bfd/hash.c	/^  bfd_boolean xcoff;$/;"	m	struct:bfd_strtab_hash	file:
xcoff32	libiberty/simple-object-xcoff.c	/^    } xcoff32;$/;"	m	union:external_auxent::__anon1233	typeref:struct:external_auxent::__anon1233::__anon1234	file:
xcoff32	libiberty/simple-object-xcoff.c	/^    } xcoff32;$/;"	m	union:external_filehdr::__anon1219	typeref:struct:external_filehdr::__anon1219::__anon1220	file:
xcoff32	libiberty/simple-object-xcoff.c	/^    } xcoff32;$/;"	m	union:external_scnhdr::__anon1222	typeref:struct:external_scnhdr::__anon1222::__anon1223	file:
xcoff32	libiberty/simple-object-xcoff.c	/^    } xcoff32;$/;"	m	union:external_syment::__anon1225	typeref:struct:external_syment::__anon1225::__anon1226	file:
xcoff64	bfd/libcoff-in.h	/^  bfd_boolean xcoff64;$/;"	m	struct:xcoff_tdata
xcoff64	bfd/libcoff.h	/^  bfd_boolean xcoff64;$/;"	m	struct:xcoff_tdata
xcoff64	libiberty/simple-object-xcoff.c	/^    } xcoff64;$/;"	m	union:external_auxent::__anon1233	typeref:struct:external_auxent::__anon1233::__anon1236	file:
xcoff64	libiberty/simple-object-xcoff.c	/^    } xcoff64;$/;"	m	union:external_filehdr::__anon1219	typeref:struct:external_filehdr::__anon1219::__anon1221	file:
xcoff64	libiberty/simple-object-xcoff.c	/^    } xcoff64;$/;"	m	union:external_scnhdr::__anon1222	typeref:struct:external_scnhdr::__anon1222::__anon1224	file:
xcoff64	libiberty/simple-object-xcoff.c	/^    } xcoff64;$/;"	m	union:external_syment::__anon1225	typeref:struct:external_syment::__anon1225::__anon1229	file:
xcoff64_archive_p	bfd/coff64-rs6000.c	/^xcoff64_archive_p (bfd *abfd)$/;"	f	file:
xcoff64_bad_format_hook	bfd/coff64-rs6000.c	/^xcoff64_bad_format_hook (bfd * abfd, void *filehdr)$/;"	f	file:
xcoff64_calculate_relocation	bfd/coff64-rs6000.c	/^bfd_boolean (*xcoff64_calculate_relocation[XCOFF_MAX_CALCULATE_RELOCATION])$/;"	v
xcoff64_core_file_failing_command	bfd/aix5ppc-core.c	/^xcoff64_core_file_failing_command (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
xcoff64_core_file_failing_command	bfd/aix5ppc-core.c	/^xcoff64_core_file_failing_command (bfd *abfd)$/;"	f
xcoff64_core_file_failing_signal	bfd/aix5ppc-core.c	/^xcoff64_core_file_failing_signal (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
xcoff64_core_file_failing_signal	bfd/aix5ppc-core.c	/^xcoff64_core_file_failing_signal (bfd *abfd)$/;"	f
xcoff64_core_file_matches_executable_p	bfd/aix5ppc-core.c	/^xcoff64_core_file_matches_executable_p (bfd *core_bfd, bfd *exec_bfd)$/;"	f
xcoff64_core_file_pid	bfd/coff64-rs6000.c	2813;"	d	file:
xcoff64_core_p	bfd/aix5ppc-core.c	/^xcoff64_core_p (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f
xcoff64_core_p	bfd/aix5ppc-core.c	/^xcoff64_core_p (bfd *abfd)$/;"	f
xcoff64_create_csect_from_smclas	bfd/coff64-rs6000.c	/^xcoff64_create_csect_from_smclas (bfd *abfd, union internal_auxent *aux,$/;"	f	file:
xcoff64_dynamic_reloc	bfd/coff64-rs6000.c	/^static reloc_howto_type xcoff64_dynamic_reloc =$/;"	v	file:
xcoff64_generate_rtinit	bfd/coff64-rs6000.c	/^xcoff64_generate_rtinit (bfd *abfd, const char *init, const char *fini,$/;"	f	file:
xcoff64_glink_code	bfd/coff64-rs6000.c	/^static unsigned long xcoff64_glink_code[10] =$/;"	v	file:
xcoff64_howto_table	bfd/coff64-rs6000.c	/^reloc_howto_type xcoff64_howto_table[] =$/;"	v
xcoff64_is_lineno_count_overflow	bfd/coff64-rs6000.c	/^xcoff64_is_lineno_count_overflow (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff64_is_reloc_count_overflow	bfd/coff64-rs6000.c	/^xcoff64_is_reloc_count_overflow (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff64_loader_reloc_offset	bfd/coff64-rs6000.c	/^xcoff64_loader_reloc_offset (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff64_loader_symbol_offset	bfd/coff64-rs6000.c	/^xcoff64_loader_symbol_offset (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff64_openr_next_archived_file	bfd/coff64-rs6000.c	/^xcoff64_openr_next_archived_file (bfd *archive, bfd *last_file)$/;"	f	file:
xcoff64_ppc_relocate_section	bfd/coff64-rs6000.c	/^xcoff64_ppc_relocate_section (bfd *output_bfd,$/;"	f
xcoff64_reloc_name_lookup	bfd/coff64-rs6000.c	/^xcoff64_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff64_reloc_type_br	bfd/coff64-rs6000.c	/^xcoff64_reloc_type_br (bfd *input_bfd,$/;"	f	file:
xcoff64_reloc_type_lookup	bfd/coff64-rs6000.c	/^xcoff64_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
xcoff64_rtype2howto	bfd/coff64-rs6000.c	/^xcoff64_rtype2howto (arelent *relent, struct internal_reloc *internal)$/;"	f
xcoff64_sizeof_headers	bfd/coff64-rs6000.c	/^xcoff64_sizeof_headers (bfd *abfd,$/;"	f	file:
xcoff64_slurp_armap	bfd/coff64-rs6000.c	/^xcoff64_slurp_armap (bfd *abfd)$/;"	f	file:
xcoff64_swap_ldhdr_in	bfd/coff64-rs6000.c	/^xcoff64_swap_ldhdr_in (bfd *abfd,$/;"	f	file:
xcoff64_swap_ldhdr_out	bfd/coff64-rs6000.c	/^xcoff64_swap_ldhdr_out (bfd *abfd, const struct internal_ldhdr *src, void *d)$/;"	f	file:
xcoff64_swap_ldrel_in	bfd/coff64-rs6000.c	/^xcoff64_swap_ldrel_in (bfd *abfd, const void *s, struct internal_ldrel *dst)$/;"	f	file:
xcoff64_swap_ldrel_out	bfd/coff64-rs6000.c	/^xcoff64_swap_ldrel_out (bfd *abfd, const struct internal_ldrel *src, void *d)$/;"	f	file:
xcoff64_swap_ldsym_in	bfd/coff64-rs6000.c	/^xcoff64_swap_ldsym_in (bfd *abfd, const void *s, struct internal_ldsym *dst)$/;"	f	file:
xcoff64_swap_ldsym_out	bfd/coff64-rs6000.c	/^xcoff64_swap_ldsym_out (bfd *abfd, const struct internal_ldsym *src, void *d)$/;"	f	file:
xcoff64_swap_reloc_in	bfd/coff64-rs6000.c	/^xcoff64_swap_reloc_in (bfd *abfd, void *s, void *d)$/;"	f	file:
xcoff64_swap_reloc_out	bfd/coff64-rs6000.c	/^xcoff64_swap_reloc_out (bfd *abfd, void *s, void *d)$/;"	f	file:
xcoff64_write_object_contents	bfd/coff64-rs6000.c	/^xcoff64_write_object_contents (bfd *abfd)$/;"	f	file:
xcoff_ar_file_hdr	include/coff/xcoff.h	/^struct xcoff_ar_file_hdr$/;"	s
xcoff_ar_file_hdr_big	include/coff/xcoff.h	/^struct xcoff_ar_file_hdr_big$/;"	s
xcoff_ar_hdr	include/coff/xcoff.h	/^struct xcoff_ar_hdr$/;"	s
xcoff_ar_hdr_big	include/coff/xcoff.h	/^struct xcoff_ar_hdr_big$/;"	s
xcoff_archive_contains_shared_object_p	bfd/xcofflink.c	/^xcoff_archive_contains_shared_object_p (struct bfd_link_info *info,$/;"	f	file:
xcoff_archive_info	bfd/xcofflink.c	/^struct xcoff_archive_info$/;"	s	file:
xcoff_archive_info_eq	bfd/xcofflink.c	/^xcoff_archive_info_eq (const void *data1, const void *data2)$/;"	f	file:
xcoff_archive_info_hash	bfd/xcofflink.c	/^xcoff_archive_info_hash (const void *data)$/;"	f	file:
xcoff_ardata	include/coff/xcoff.h	629;"	d
xcoff_ardata_big	include/coff/xcoff.h	631;"	d
xcoff_auto_export_p	bfd/xcofflink.c	/^xcoff_auto_export_p (struct bfd_link_info *info,$/;"	f	file:
xcoff_backend	bfd/libxcoff.h	122;"	d
xcoff_backend_data_rec	bfd/libxcoff.h	/^struct xcoff_backend_data_rec$/;"	s
xcoff_big_format_p	include/coff/xcoff.h	614;"	d
xcoff_big_format_p	include/coff/xcoff.h	621;"	d
xcoff_build_ldsym	bfd/xcofflink.c	/^xcoff_build_ldsym (struct xcoff_loader_info *ldinfo,$/;"	f	file:
xcoff_build_loader_section	bfd/xcofflink.c	/^xcoff_build_loader_section (struct xcoff_loader_info *ldinfo,$/;"	f	file:
xcoff_calculate_relocation	bfd/coff-rs6000.c	/^bfd_boolean (*xcoff_calculate_relocation[XCOFF_MAX_CALCULATE_RELOCATION])$/;"	v
xcoff_complain_overflow	bfd/coff-rs6000.c	/^bfd_boolean (*xcoff_complain_overflow[XCOFF_MAX_COMPLAIN_OVERFLOW])$/;"	v
xcoff_complain_overflow_bitfield_func	bfd/coff-rs6000.c	/^xcoff_complain_overflow_bitfield_func (bfd *input_bfd,$/;"	f	file:
xcoff_complain_overflow_dont_func	bfd/coff-rs6000.c	/^xcoff_complain_overflow_dont_func (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff_complain_overflow_signed_func	bfd/coff-rs6000.c	/^xcoff_complain_overflow_signed_func (bfd *input_bfd,$/;"	f	file:
xcoff_complain_overflow_unsigned_func	bfd/coff-rs6000.c	/^xcoff_complain_overflow_unsigned_func (bfd *input_bfd,$/;"	f	file:
xcoff_covered_by_expall_p	bfd/xcofflink.c	/^xcoff_covered_by_expall_p (struct xcoff_link_hash_entry *h)$/;"	f	file:
xcoff_create_csect_from_smclas	bfd/coff-rs6000.c	/^xcoff_create_csect_from_smclas (bfd *abfd,$/;"	f	file:
xcoff_create_ldrel	bfd/xcofflink.c	/^xcoff_create_ldrel (bfd *output_bfd, struct xcoff_final_link_info *flinfo,$/;"	f	file:
xcoff_data	bfd/libcoff-in.h	192;"	d
xcoff_data	bfd/libcoff.h	196;"	d
xcoff_dwsect_name	bfd/libxcoff.h	/^struct xcoff_dwsect_name {$/;"	s
xcoff_dwsect_names	bfd/coff-rs6000.c	/^const struct xcoff_dwsect_name xcoff_dwsect_names[] = {$/;"	v	typeref:struct:xcoff_dwsect_name
xcoff_dynamic_definition_p	bfd/xcofflink.c	/^xcoff_dynamic_definition_p (struct xcoff_link_hash_entry *h,$/;"	f	file:
xcoff_dynamic_reloc	bfd/coff-rs6000.c	/^static reloc_howto_type xcoff_dynamic_reloc =$/;"	v	file:
xcoff_end_psymtab	gdb/xcoffread.c	/^xcoff_end_psymtab (struct objfile *objfile, struct partial_symtab *pst,$/;"	f	file:
xcoff_final_definition_p	bfd/xcofflink.c	/^xcoff_final_definition_p (bfd *input_bfd, struct xcoff_link_hash_entry *h,$/;"	f	file:
xcoff_final_link_info	bfd/xcofflink.c	/^struct xcoff_final_link_info$/;"	s	file:
xcoff_find_function	bfd/xcofflink.c	/^xcoff_find_function (struct bfd_link_info *info,$/;"	f	file:
xcoff_find_reloc	bfd/xcofflink.c	/^xcoff_find_reloc (struct internal_reloc *relocs,$/;"	f	file:
xcoff_find_tc0	bfd/xcofflink.c	/^xcoff_find_tc0 (bfd *output_bfd, struct xcoff_final_link_info *flinfo)$/;"	f	file:
xcoff_free_info	gdb/xcoffread.c	/^xcoff_free_info (struct objfile *objfile, void *arg)$/;"	f	file:
xcoff_generate_rtinit	bfd/coff-rs6000.c	/^xcoff_generate_rtinit  (bfd *abfd, const char *init, const char *fini,$/;"	f	file:
xcoff_get_archive_info	bfd/xcofflink.c	/^xcoff_get_archive_info (struct bfd_link_info *info, bfd *archive)$/;"	f	file:
xcoff_get_core_n_import_files	gdb/xcoffread.c	/^xcoff_get_core_n_import_files (bfd *abfd)$/;"	f	file:
xcoff_get_n_import_files	gdb/xcoffread.c	/^xcoff_get_n_import_files (bfd *abfd)$/;"	f
xcoff_get_section_contents	bfd/xcofflink.c	/^xcoff_get_section_contents (bfd *abfd, asection *sec)$/;"	f	file:
xcoff_get_toc_offset	gdb/xcoffread.c	/^xcoff_get_toc_offset (struct objfile *objfile)$/;"	f
xcoff_glink_code	bfd/coff-rs6000.c	/^static unsigned long xcoff_glink_code[9] =$/;"	v	file:
xcoff_hash_table	bfd/libxcoff.h	119;"	d
xcoff_howto_table	bfd/coff-rs6000.c	/^reloc_howto_type xcoff_howto_table[] =$/;"	v
xcoff_import_file	bfd/xcofflink.c	/^struct xcoff_import_file$/;"	s	file:
xcoff_initial_scan	gdb/xcoffread.c	/^xcoff_initial_scan (struct objfile *objfile, symfile_add_flags symfile_flags)$/;"	f	file:
xcoff_is_lineno_count_overflow	bfd/coff-rs6000.c	/^xcoff_is_lineno_count_overflow (bfd *abfd ATTRIBUTE_UNUSED, bfd_vma value)$/;"	f	file:
xcoff_is_reloc_count_overflow	bfd/coff-rs6000.c	/^xcoff_is_reloc_count_overflow (bfd *abfd ATTRIBUTE_UNUSED, bfd_vma value)$/;"	f	file:
xcoff_keep_symbol_p	bfd/xcofflink.c	/^xcoff_keep_symbol_p (struct bfd_link_info *info, bfd *input_bfd,$/;"	f	file:
xcoff_link_add_dynamic_symbols	bfd/xcofflink.c	/^xcoff_link_add_dynamic_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
xcoff_link_add_object_symbols	bfd/xcofflink.c	/^xcoff_link_add_object_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
xcoff_link_add_symbols	bfd/xcofflink.c	/^xcoff_link_add_symbols (bfd *abfd, struct bfd_link_info *info)$/;"	f	file:
xcoff_link_check_ar_symbols	bfd/xcofflink.c	/^xcoff_link_check_ar_symbols (bfd *abfd,$/;"	f	file:
xcoff_link_check_archive_element	bfd/xcofflink.c	/^xcoff_link_check_archive_element (bfd *abfd,$/;"	f	file:
xcoff_link_check_dynamic_ar_symbols	bfd/xcofflink.c	/^xcoff_link_check_dynamic_ar_symbols (bfd *abfd,$/;"	f	file:
xcoff_link_create_extra_sections	bfd/xcofflink.c	/^xcoff_link_create_extra_sections (bfd * abfd, struct bfd_link_info *info)$/;"	f	file:
xcoff_link_hash_entry	include/coff/xcoff.h	/^struct xcoff_link_hash_entry$/;"	s
xcoff_link_hash_lookup	bfd/libxcoff.h	105;"	d
xcoff_link_hash_newfunc	bfd/xcofflink.c	/^xcoff_link_hash_newfunc (struct bfd_hash_entry *entry,$/;"	f	file:
xcoff_link_hash_table	bfd/xcofflink.c	/^struct xcoff_link_hash_table$/;"	s	file:
xcoff_link_hash_traverse	bfd/libxcoff.h	111;"	d
xcoff_link_input_bfd	bfd/xcofflink.c	/^xcoff_link_input_bfd (struct xcoff_final_link_info *flinfo,$/;"	f	file:
xcoff_link_section_info	bfd/xcofflink.c	/^struct xcoff_link_section_info$/;"	s	file:
xcoff_link_size_list	bfd/xcofflink.c	/^  struct xcoff_link_size_list$/;"	s	struct:xcoff_link_hash_table	file:
xcoff_loader_info	include/coff/xcoff.h	/^struct xcoff_loader_info$/;"	s
xcoff_loader_reloc_offset	bfd/coff-rs6000.c	/^xcoff_loader_reloc_offset (bfd *abfd, struct internal_ldhdr *ldhdr)$/;"	f	file:
xcoff_loader_symbol_offset	bfd/coff-rs6000.c	/^xcoff_loader_symbol_offset (bfd *abfd,$/;"	f	file:
xcoff_mark	bfd/xcofflink.c	/^xcoff_mark (struct bfd_link_info *info, asection *sec)$/;"	f	file:
xcoff_mark_auto_exports	bfd/xcofflink.c	/^xcoff_mark_auto_exports (struct xcoff_link_hash_entry *h, void *data)$/;"	f	file:
xcoff_mark_symbol	bfd/xcofflink.c	/^xcoff_mark_symbol (struct bfd_link_info *info, struct xcoff_link_hash_entry *h)$/;"	f	file:
xcoff_mark_symbol_by_name	bfd/xcofflink.c	/^xcoff_mark_symbol_by_name (struct bfd_link_info *info,$/;"	f	file:
xcoff_need_ldrel_p	bfd/xcofflink.c	/^xcoff_need_ldrel_p (struct bfd_link_info *info, struct internal_reloc *rel,$/;"	f	file:
xcoff_new_init	gdb/xcoffread.c	/^xcoff_new_init (struct objfile *objfile)$/;"	f	file:
xcoff_next_symbol_text	gdb/xcoffread.c	/^xcoff_next_symbol_text (struct objfile *objfile)$/;"	f	file:
xcoff_obj_data	bfd/bfd-in2.h	/^      struct xcoff_tdata *xcoff_obj_data;$/;"	m	union:bfd::__anon1153	typeref:struct:bfd::__anon1153::xcoff_tdata
xcoff_objfile_data_key	gdb/xcoffread.c	/^static const struct objfile_data *xcoff_objfile_data_key;$/;"	v	typeref:struct:objfile_data	file:
xcoff_post_gc_symbol	bfd/xcofflink.c	/^xcoff_post_gc_symbol (struct xcoff_link_hash_entry *h, void * p)$/;"	f	file:
xcoff_ppc_relocate_section	bfd/coff-rs6000.c	/^xcoff_ppc_relocate_section (bfd *output_bfd,$/;"	f
xcoff_psymtab_to_symtab_1	gdb/xcoffread.c	/^xcoff_psymtab_to_symtab_1 (struct objfile *objfile, struct partial_symtab *pst)$/;"	f	file:
xcoff_read_internal_relocs	bfd/xcofflink.c	/^xcoff_read_internal_relocs (bfd *abfd,$/;"	f	file:
xcoff_read_symtab	gdb/xcoffread.c	/^xcoff_read_symtab (struct partial_symtab *self, struct objfile *objfile)$/;"	f	file:
xcoff_reloc_link_order	bfd/xcofflink.c	/^xcoff_reloc_link_order (bfd *output_bfd,$/;"	f	file:
xcoff_reloc_type_ba	bfd/coff-rs6000.c	/^xcoff_reloc_type_ba (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_br	bfd/coff-rs6000.c	/^xcoff_reloc_type_br (bfd *input_bfd,$/;"	f	file:
xcoff_reloc_type_crel	bfd/coff-rs6000.c	/^xcoff_reloc_type_crel (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_fail	bfd/coff-rs6000.c	/^xcoff_reloc_type_fail (bfd *input_bfd,$/;"	f
xcoff_reloc_type_neg	bfd/coff-rs6000.c	/^xcoff_reloc_type_neg (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_noop	bfd/coff-rs6000.c	/^xcoff_reloc_type_noop (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_pos	bfd/coff-rs6000.c	/^xcoff_reloc_type_pos (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_rel	bfd/coff-rs6000.c	/^xcoff_reloc_type_rel (bfd *input_bfd ATTRIBUTE_UNUSED,$/;"	f
xcoff_reloc_type_toc	bfd/coff-rs6000.c	/^xcoff_reloc_type_toc (bfd *input_bfd,$/;"	f
xcoff_rtype2howto	bfd/coff-rs6000.c	/^xcoff_rtype2howto (arelent *relent, struct internal_reloc *internal)$/;"	f
xcoff_secnum_to_sections	gdb/xcoffread.c	/^xcoff_secnum_to_sections (int n_scnum, struct objfile *objfile,$/;"	f	file:
xcoff_section_data	bfd/libcoff-in.h	214;"	d
xcoff_section_data	bfd/libcoff.h	218;"	d
xcoff_section_tdata	bfd/libcoff-in.h	/^struct xcoff_section_tdata$/;"	s
xcoff_section_tdata	bfd/libcoff.h	/^struct xcoff_section_tdata$/;"	s
xcoff_set_import_path	bfd/xcofflink.c	/^xcoff_set_import_path (struct bfd_link_info *info,$/;"	f	file:
xcoff_sort_relocs	bfd/xcofflink.c	/^xcoff_sort_relocs (const void * p1, const void * p2)$/;"	f	file:
xcoff_start_psymtab	gdb/xcoffread.c	/^xcoff_start_psymtab (struct objfile *objfile,$/;"	f	file:
xcoff_swap_ldhdr_in	bfd/coff-rs6000.c	/^xcoff_swap_ldhdr_in (bfd *abfd, const void * s, struct internal_ldhdr *dst)$/;"	f	file:
xcoff_swap_ldhdr_out	bfd/coff-rs6000.c	/^xcoff_swap_ldhdr_out (bfd *abfd, const struct internal_ldhdr *src, void * d)$/;"	f	file:
xcoff_swap_ldrel_in	bfd/coff-rs6000.c	/^xcoff_swap_ldrel_in (bfd *abfd, const void * s, struct internal_ldrel *dst)$/;"	f	file:
xcoff_swap_ldrel_out	bfd/coff-rs6000.c	/^xcoff_swap_ldrel_out (bfd *abfd, const struct internal_ldrel *src, void * d)$/;"	f	file:
xcoff_swap_ldsym_in	bfd/coff-rs6000.c	/^xcoff_swap_ldsym_in (bfd *abfd, const void * s, struct internal_ldsym *dst)$/;"	f	file:
xcoff_swap_ldsym_out	bfd/coff-rs6000.c	/^xcoff_swap_ldsym_out (bfd *abfd, const struct internal_ldsym *src, void * d)$/;"	f	file:
xcoff_swap_reloc_in	bfd/coff-rs6000.c	/^xcoff_swap_reloc_in (bfd *abfd, void * s, void * d)$/;"	f	file:
xcoff_swap_reloc_out	bfd/coff-rs6000.c	/^xcoff_swap_reloc_out (bfd *abfd, void * s, void * d)$/;"	f	file:
xcoff_sweep	bfd/xcofflink.c	/^xcoff_sweep (struct bfd_link_info *info)$/;"	f	file:
xcoff_sym_fns	gdb/xcoffread.c	/^static const struct sym_fns xcoff_sym_fns =$/;"	v	typeref:struct:sym_fns	file:
xcoff_symbol_section	bfd/xcofflink.c	/^xcoff_symbol_section (struct xcoff_link_hash_entry *h)$/;"	f	file:
xcoff_symfile_finish	gdb/xcoffread.c	/^xcoff_symfile_finish (struct objfile *objfile)$/;"	f	file:
xcoff_symfile_init	gdb/xcoffread.c	/^xcoff_symfile_init (struct objfile *objfile)$/;"	f	file:
xcoff_symfile_offsets	gdb/xcoffread.c	/^xcoff_symfile_offsets (struct objfile *objfile,$/;"	f	file:
xcoff_tdata	bfd/libcoff-in.h	/^struct xcoff_tdata$/;"	s
xcoff_tdata	bfd/libcoff.h	/^struct xcoff_tdata$/;"	s
xcoff_toc_rel_hash	bfd/xcofflink.c	/^  struct xcoff_toc_rel_hash$/;"	s	struct:xcoff_link_section_info	file:
xcoff_toc_section_p	bfd/xcofflink.c	/^xcoff_toc_section_p (asection *sec)$/;"	f	file:
xcoff_write_archive_contents_big	bfd/coff-rs6000.c	/^xcoff_write_archive_contents_big (bfd *abfd)$/;"	f	file:
xcoff_write_archive_contents_old	bfd/coff-rs6000.c	/^xcoff_write_archive_contents_old (bfd *abfd)$/;"	f	file:
xcoff_write_armap_big	bfd/coff-rs6000.c	/^xcoff_write_armap_big (bfd *abfd, unsigned int elength ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff_write_armap_old	bfd/coff-rs6000.c	/^xcoff_write_armap_old (bfd *abfd, unsigned int elength ATTRIBUTE_UNUSED,$/;"	f	file:
xcoff_write_global_symbol	bfd/xcofflink.c	/^xcoff_write_global_symbol (struct bfd_hash_entry *bh, void * inf)$/;"	f	file:
xcr0	gdb/gdbserver/i387-fp.c	/^  unsigned long long xcr0;$/;"	m	struct:i387_xsave	file:
xcr0	gdb/i386-tdep.h	/^  uint64_t xcr0;$/;"	m	struct:gdbarch_tdep
xcr0_to_tdesc_idx	gdb/gdbserver/linux-x86-tdesc.c	/^xcr0_to_tdesc_idx (uint64_t xcr0, bool is_x32)$/;"	f	file:
xcrc32	libiberty/crc32.c	/^xcrc32 (const unsigned char *buf, int len, unsigned int init)$/;"	f
xcs	bfd/hosts/x86-64linux.h	/^  int32_t xcs;$/;"	m	struct:user_regs32_struct
xd	gdb/gnulib/import/float.in.h	/^    struct { unsigned int lo; unsigned int hi; unsigned int exponent; } xd;$/;"	m	union:gl_long_double_union	typeref:struct:gl_long_double_union::__anon1812
xd	libiberty/safe-ctype.c	137;"	d	file:
xdb_header	include/hp-symtab.h	/^  unsigned int xdb_header: 1; 	      \/* bit set if this is post-3.1 xdb *\/ $/;"	m	struct:DOC_info_PXDB_header_struct
xdb_header	include/hp-symtab.h	/^  unsigned int xdb_header: 1; 	\/* bit set if this is post-3.1 xdb *\/ $/;"	m	struct:DOC_info_header_struct
xdelete	gdb/common/poison.h	/^xdelete (T *p)$/;"	f
xdeletevec	gdb/common/poison.h	/^xdeletevec (T *p)$/;"	f
xds	bfd/hosts/x86-64linux.h	/^  int32_t xds;$/;"	m	struct:user_regs32_struct
xer_byte_count_mask	sim/ppc/registers.h	/^  xer_byte_count_mask = MASK32(25,31)$/;"	e	enum:__anon923
xer_carry	sim/ppc/registers.h	/^  xer_carry = BIT32(2), xer_carry_bit = 2,$/;"	e	enum:__anon923
xer_carry_bit	sim/ppc/registers.h	/^  xer_carry = BIT32(2), xer_carry_bit = 2,$/;"	e	enum:__anon923
xer_offset	gdb/ppc-tdep.h	/^  int xer_offset;$/;"	m	struct:ppc_reg_offsets
xer_overflow	sim/ppc/registers.h	/^  xer_overflow = BIT32(1),$/;"	e	enum:__anon923
xer_reserved_3_24	sim/ppc/registers.h	/^  xer_reserved_3_24 = MASK32(3,24),$/;"	e	enum:__anon923
xer_summary_overflow	sim/ppc/registers.h	/^  xer_summary_overflow = BIT32(0), xer_summary_overflow_bit = 0,$/;"	e	enum:__anon923
xer_summary_overflow_bit	sim/ppc/registers.h	/^  xer_summary_overflow = BIT32(0), xer_summary_overflow_bit = 0,$/;"	e	enum:__anon923
xereg	sim/ppc/registers.h	/^typedef unsigned32 xereg;$/;"	t
xes	bfd/hosts/x86-64linux.h	/^  int32_t xes;$/;"	m	struct:user_regs32_struct
xexit	libiberty/xexit.c	/^xexit (int code)$/;"	f
xf_names	sim/sh64/sh-desc.h	/^typedef enum xf_names {$/;"	g
xfer	gdb/gdbserver/server.c	/^  int (*xfer) (const char *annex,$/;"	m	struct:qxfer	file:
xfer_addr	gdb/arm-tdep.h	/^      CORE_ADDR xfer_addr;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1656
xfer_mem	sim/d10v/interp.c	/^xfer_mem (SIM_DESC sd,$/;"	f	file:
xfer_partial	gdb/aix-thread.c	/^aix_thread_target::xfer_partial (enum target_object object,$/;"	f	class:aix_thread_target
xfer_partial	gdb/bfd-target.c	/^target_bfd::xfer_partial (target_object object,$/;"	f	class:target_bfd
xfer_partial	gdb/bsd-kvm.c	/^bsd_kvm_target::xfer_partial (enum target_object object,$/;"	f	class:bsd_kvm_target
xfer_partial	gdb/corelow.c	/^core_target::xfer_partial (enum target_object object, const char *annex,$/;"	f	class:core_target
xfer_partial	gdb/ctf.c	/^ctf_target::xfer_partial (enum target_object object,$/;"	f	class:ctf_target
xfer_partial	gdb/darwin-nat.c	/^darwin_nat_target::xfer_partial (enum target_object object, const char *annex,$/;"	f	class:darwin_nat_target
xfer_partial	gdb/exec.c	/^exec_target::xfer_partial (enum target_object object,$/;"	f	class:exec_target
xfer_partial	gdb/fbsd-nat.c	/^fbsd_nat_target::xfer_partial (enum target_object object,$/;"	f	class:fbsd_nat_target
xfer_partial	gdb/gnu-nat.c	/^gnu_nat_target::xfer_partial (enum target_object object,$/;"	f	class:gnu_nat_target
xfer_partial	gdb/go32-nat.c	/^go32_nat_target::xfer_partial (enum target_object object,$/;"	f	class:go32_nat_target
xfer_partial	gdb/ia64-linux-nat.c	/^ia64_linux_nat_target::xfer_partial (enum target_object object,$/;"	f	class:ia64_linux_nat_target
xfer_partial	gdb/inf-ptrace.c	/^inf_ptrace_target::xfer_partial (enum target_object object,$/;"	f	class:inf_ptrace_target
xfer_partial	gdb/linux-nat.c	/^linux_nat_target::xfer_partial (enum target_object object,$/;"	f	class:linux_nat_target
xfer_partial	gdb/loongarch-linux-nat.c	/^loongarch_linux_nat_target::xfer_partial (enum target_object object,$/;"	f	class:loongarch_linux_nat_target
xfer_partial	gdb/nto-procfs.c	/^nto_procfs_target::xfer_partial (enum target_object object,$/;"	f	class:nto_procfs_target
xfer_partial	gdb/procfs.c	/^procfs_target::xfer_partial (enum target_object object,$/;"	f	class:procfs_target
xfer_partial	gdb/record-btrace.c	/^record_btrace_target::xfer_partial (enum target_object object,$/;"	f	class:record_btrace_target
xfer_partial	gdb/record-full.c	/^record_full_core_target::xfer_partial (enum target_object object,$/;"	f	class:record_full_core_target
xfer_partial	gdb/record-full.c	/^record_full_target::xfer_partial (enum target_object object,$/;"	f	class:record_full_target
xfer_partial	gdb/remote-sim.c	/^gdbsim_target::xfer_partial (enum target_object object,$/;"	f	class:gdbsim_target
xfer_partial	gdb/remote.c	/^remote_target::xfer_partial (enum target_object object,$/;"	f	class:remote_target
xfer_partial	gdb/rs6000-nat.c	/^rs6000_nat_target::xfer_partial (enum target_object object,$/;"	f	class:rs6000_nat_target
xfer_partial	gdb/sol-thread.c	/^sol_thread_target::xfer_partial (enum target_object object,$/;"	f	class:sol_thread_target
xfer_partial	gdb/spu-linux-nat.c	/^spu_linux_nat_target::xfer_partial (enum target_object object, const char *annex,$/;"	f	class:spu_linux_nat_target
xfer_partial	gdb/spu-multiarch.c	/^spu_multiarch_target::xfer_partial (enum target_object object,$/;"	f	class:spu_multiarch_target
xfer_partial	gdb/target-delegates.c	/^debug_target::xfer_partial (enum target_object arg0, const char *arg1, gdb_byte *arg2, const gdb_byte *arg3, ULONGEST arg4, ULONGEST arg5, ULONGEST *arg6)$/;"	f	class:debug_target
xfer_partial	gdb/target-delegates.c	/^dummy_target::xfer_partial (enum target_object arg0, const char *arg1, gdb_byte *arg2, const gdb_byte *arg3, ULONGEST arg4, ULONGEST arg5, ULONGEST *arg6)$/;"	f	class:dummy_target
xfer_partial	gdb/target-delegates.c	/^target_ops::xfer_partial (enum target_object arg0, const char *arg1, gdb_byte *arg2, const gdb_byte *arg3, ULONGEST arg4, ULONGEST arg5, ULONGEST *arg6)$/;"	f	class:target_ops
xfer_partial	gdb/tracefile-tfile.c	/^tfile_target::xfer_partial (enum target_object object,$/;"	f	class:tfile_target
xfer_partial	gdb/windows-nat.c	/^windows_nat_target::xfer_partial (enum target_object object,$/;"	f	class:windows_nat_target
xfer_shared_libraries	gdb/rs6000-nat.c	/^rs6000_nat_target::xfer_shared_libraries$/;"	f	class:rs6000_nat_target
xfer_vector	gdb/stubs/ia64vms-stub.c	/^struct xfer_vector xfer_vector = {0, 0, stub_start};$/;"	v	typeref:struct:xfer_vector
xfer_vector	gdb/stubs/ia64vms-stub.c	/^struct xfer_vector$/;"	s	file:
xfersize	gdb/arm-tdep.h	/^      int xfersize;$/;"	m	struct:arm_displaced_step_closure::__anon1653::__anon1654
xflag_found	gdb/cris-tdep.c	/^  int   xflag_found;$/;"	m	struct:instruction_environment	file:
xflags	zlib/zlib.h	/^    int     xflags;     \/* extra flags (not used when writing a gzip file) *\/$/;"	m	struct:gz_header_s
xfree	gdb/common/common-utils.h	/^xfree (T *ptr)$/;"	f
xfree	readline/xfree.c	/^xfree (string)$/;"	f
xfree	readline/xmalloc.h	42;"	d
xfree_deleter	gdb/common/gdb_unique_ptr.h	/^struct xfree_deleter$/;"	s	namespace:gdb
xfree_deleter	gdb/common/gdb_unique_ptr.h	/^struct xfree_deleter<T[]>$/;"	s	namespace:gdb
xfs	bfd/hosts/x86-64linux.h	/^  int32_t xfs;$/;"	m	struct:user_regs32_struct
xg_mask	include/opcode/m68hc11.h	/^  unsigned int   xg_mask; \/* Mask with zero in register place for xgate.  *\/$/;"	m	struct:m68hc11_opcode
xgate_elf_bfd_link_hash_table_create	bfd/elf32-xgate.c	/^xgate_elf_bfd_link_hash_table_create (bfd *abfd)$/;"	f	file:
xgate_elf_bfd_link_hash_table_free	bfd/elf32-xgate.c	/^xgate_elf_bfd_link_hash_table_free (bfd *obfd)$/;"	f	file:
xgate_elf_get_bank_parameters	bfd/elf32-xgate.c	/^xgate_elf_get_bank_parameters (struct bfd_link_info *info ATTRIBUTE_UNUSED)$/;"	f
xgate_elf_hash_table	bfd/elf32-xgate.h	95;"	d
xgate_elf_ignore_reloc	bfd/elf32-xgate.c	/^xgate_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
xgate_elf_link_hash_table	bfd/elf32-xgate.h	/^struct xgate_elf_link_hash_table$/;"	s
xgate_elf_set_mach_from_flags	bfd/elf32-xgate.c	/^xgate_elf_set_mach_from_flags (bfd *abfd ATTRIBUTE_UNUSED)$/;"	f	file:
xgate_elf_special_reloc	bfd/elf32-xgate.c	/^xgate_elf_special_reloc (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f
xgate_info_to_howto_rel	bfd/elf32-xgate.c	/^xgate_info_to_howto_rel (bfd *abfd,$/;"	f	file:
xgate_num_opcodes	opcodes/xgate-opc.c	/^const int xgate_num_opcodes = TABLE_SIZE (xgate_opcodes);$/;"	v
xgate_opcode	include/opcode/xgate.h	/^struct xgate_opcode$/;"	s
xgate_opcodes	opcodes/xgate-opc.c	/^const struct xgate_opcode xgate_opcodes[] = {$/;"	v	typeref:struct:xgate_opcode
xgate_page_info	bfd/elf32-xgate.h	/^struct xgate_page_info$/;"	s
xgate_reloc_map	bfd/elf32-xgate.c	/^static const struct xgate_reloc_map xgate_reloc_map[] =$/;"	v	typeref:struct:xgate_reloc_map	file:
xgate_reloc_map	bfd/elf32-xgate.c	/^struct xgate_reloc_map$/;"	s	file:
xgate_scan_param	bfd/elf32-xgate.c	/^struct xgate_scan_param$/;"	s	file:
xgate_stub_hash_lookup	bfd/elf32-xgate.c	722;"	d	file:
xget_renaming_scope	gdb/ada-lang.c	/^xget_renaming_scope (struct type *renaming_type)$/;"	f	file:
xgs	bfd/hosts/x86-64linux.h	/^  int32_t xgs;$/;"	m	struct:user_regs32_struct
xinclude_attributes	gdb/xml-support.c	/^const struct gdb_xml_attribute xinclude_attributes[] = {$/;"	v	typeref:struct:gdb_xml_attribute
xinclude_elements	gdb/xml-support.c	/^const struct gdb_xml_element xinclude_elements[] = {$/;"	v	typeref:struct:gdb_xml_element
xinclude_end_include	gdb/xml-support.c	/^xinclude_end_include (struct gdb_xml_parser *parser,$/;"	f	file:
xinclude_parsing_data	gdb/xml-support.c	/^  xinclude_parsing_data (std::string &output_,$/;"	f	struct:xinclude_parsing_data
xinclude_parsing_data	gdb/xml-support.c	/^struct xinclude_parsing_data$/;"	s	file:
xinclude_start_include	gdb/xml-support.c	/^xinclude_start_include (struct gdb_xml_parser *parser,$/;"	f	file:
xirq_last_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          xirq_last_mask_cycles;$/;"	m	struct:interrupts
xirq_max_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          xirq_max_mask_cycles;$/;"	m	struct:interrupts
xirq_min_mask_cycles	sim/m68hc11/interrupts.h	/^  signed64          xirq_min_mask_cycles;$/;"	m	struct:interrupts
xirq_start_mask_cycle	sim/m68hc11/interrupts.h	/^  signed64          xirq_start_mask_cycle;$/;"	m	struct:interrupts
xlate	gdb/windows-nat.c	/^  xlate[] =$/;"	v	typeref:struct:xlate_exception	file:
xlate_compare	bfd/elf32-xtensa.c	/^xlate_compare (const void *a_v, const void *b_v)$/;"	f	file:
xlate_exception	gdb/windows-nat.c	/^struct xlate_exception$/;"	s	file:
xlate_map	bfd/elf32-xtensa.c	/^struct xlate_map$/;"	s	file:
xlate_map_context	bfd/elf32-xtensa.c	/^typedef struct xlate_map_context_struct xlate_map_context;$/;"	t	typeref:struct:xlate_map_context_struct	file:
xlate_map_context_struct	bfd/elf32-xtensa.c	/^struct xlate_map_context_struct$/;"	s	file:
xlate_map_entry	bfd/elf32-xtensa.c	/^struct xlate_map_entry$/;"	s	file:
xlate_map_entry_t	bfd/elf32-xtensa.c	/^typedef struct xlate_map_entry xlate_map_entry_t;$/;"	t	typeref:struct:xlate_map_entry	file:
xlate_map_fn	bfd/elf32-xtensa.c	/^xlate_map_fn (splay_tree_node node, void *p)$/;"	f	file:
xlate_map_t	bfd/elf32-xtensa.c	/^typedef struct xlate_map xlate_map_t;$/;"	t	typeref:struct:xlate_map	file:
xlate_offset_with_removed_text	bfd/elf32-xtensa.c	/^xlate_offset_with_removed_text (const xlate_map_t *map,$/;"	f	file:
xlen	gdb/riscv-tdep.c	/^  int xlen;$/;"	m	struct:riscv_call_info	file:
xm_worker	gdb/value.c	/^    struct xmethod_worker *xm_worker;$/;"	m	union:value::__anon2059	typeref:struct:value::__anon2059::xmethod_worker	file:
xmalloc	gdb/common/common-utils.c	/^xmalloc (size_t size)$/;"	f
xmalloc	gdb/testsuite/gdb.threads/linux-dp.c	/^xmalloc (size_t n)$/;"	f
xmalloc	intl/relocatable.c	43;"	d	file:
xmalloc	libiberty/sort.c	/^void *xmalloc (size_t n)$/;"	f
xmalloc	libiberty/xmalloc.c	/^xmalloc (size_t size)$/;"	f
xmalloc	readline/tilde.c	/^xmalloc (bytes)$/;"	f	file:
xmalloc	readline/xmalloc.c	/^xmalloc (bytes)$/;"	f
xmalloc_failed	gdb/common/common-utils.c	/^xmalloc_failed (size_t size)$/;"	f
xmalloc_failed	libiberty/xmalloc.c	/^xmalloc_failed (size_t size)$/;"	f
xmalloc_set_program_name	libiberty/xmalloc.c	/^xmalloc_set_program_name (const char *s)$/;"	f
xmem	sim/sh/sim-main.h	/^    unsigned char *xmem;$/;"	m	struct:__anon488::__anon489
xmem_offset	sim/sh/sim-main.h	/^    unsigned char *xmem_offset;$/;"	m	struct:__anon488::__anon489
xmemdup	libiberty/xmemdup.c	/^xmemdup (const PTR input, size_t copy_size, size_t alloc_size)$/;"	f
xmethod	gdb/gdbtypes.h	/^  struct type *xmethod;$/;"	m	struct:builtin_type	typeref:struct:builtin_type::type
xmethod_worker	gdb/extension.h	/^  xmethod_worker (const extension_language_defn *extlang)$/;"	f	struct:xmethod_worker
xmethod_worker	gdb/extension.h	/^struct xmethod_worker$/;"	s
xmethod_worker	gdb/python/py-xmethods.c	/^struct python_xmethod_worker : xmethod_worker$/;"	s	file:
xmethod_worker_up	gdb/extension.h	/^typedef std::unique_ptr<xmethod_worker> xmethod_worker_up;$/;"	t
xmethods	gdb/python/lib/gdb/__init__.py	/^xmethods = []$/;"	v
xmethods	gdb/python/py-objfile.c	/^  PyObject *xmethods;$/;"	m	struct:__anon2073	file:
xmethods	gdb/python/py-progspace.c	/^  PyObject *xmethods;$/;"	m	struct:__anon2078	file:
xml_builtin_xfer_partial	gdb/xml-support.c	/^xml_builtin_xfer_partial (const char *filename,$/;"	f
xml_cache	gdb/xml-tdesc.c	/^static std::unordered_map<std::string, target_desc *> xml_cache;$/;"	v	file:
xml_escape_text	gdb/common/xml-utils.c	/^xml_escape_text (const char *text)$/;"	f
xml_escape_text_append	gdb/common/xml-utils.c	/^xml_escape_text_append (std::string *result, const char *text)$/;"	f
xml_fetch_another	gdb/xml-support.h	/^typedef gdb::optional<gdb::char_vector> (*xml_fetch_another) (const char *href,$/;"	t	class:gdb
xml_fetch_content_from_file	gdb/xml-support.c	/^xml_fetch_content_from_file (const char *filename, void *baton)$/;"	f
xml_get_syscall_name	gdb/xml-syscall.c	/^xml_get_syscall_name (struct gdbarch *gdbarch,$/;"	f	file:
xml_get_syscall_number	gdb/xml-syscall.c	/^xml_get_syscall_number (struct gdbarch *gdbarch,$/;"	f	file:
xml_init_syscalls_info	gdb/xml-syscall.c	/^xml_init_syscalls_info (const char *filename)$/;"	f	file:
xml_list_of_groups	gdb/xml-syscall.c	/^xml_list_of_groups (struct gdbarch *gdbarch)$/;"	f	file:
xml_list_of_syscalls	gdb/xml-syscall.c	/^xml_list_of_syscalls (struct gdbarch *gdbarch)$/;"	f	file:
xml_list_syscalls_by_group	gdb/xml-syscall.c	/^xml_list_syscalls_by_group (struct gdbarch *gdbarch, const char *group)$/;"	f	file:
xml_parse_unsigned_integer	gdb/xml-support.c	/^xml_parse_unsigned_integer (const char *valstr, ULONGEST *valp)$/;"	f	file:
xml_process_xincludes	gdb/xml-support.c	/^xml_process_xincludes (std::string &result,$/;"	f
xml_syscall_file	gdb/gdbarch.c	/^  const char * xml_syscall_file;$/;"	m	struct:gdbarch	file:
xml_xinclude_default	gdb/xml-support.c	/^xml_xinclude_default (void *data_, const XML_Char *s, int len)$/;"	f	file:
xml_xinclude_end_doctype	gdb/xml-support.c	/^xml_xinclude_end_doctype (void *data_)$/;"	f	file:
xml_xinclude_start_doctype	gdb/xml-support.c	/^xml_xinclude_start_doctype (void *data_, const XML_Char *doctypeName,$/;"	f	file:
xml_xinclude_xml_decl	gdb/xml-support.c	/^xml_xinclude_xml_decl (void *data_, const XML_Char *version,$/;"	f	file:
xmltarget	gdb/gdbserver/tdesc.h	/^  mutable const char *xmltarget = NULL;$/;"	m	struct:target_desc
xmltarget	gdb/target-descriptions.c	/^  mutable char *xmltarget = nullptr;$/;"	m	struct:tdesc_element	file:
xmltarget_amd64_linux_no_xml	gdb/gdbserver/linux-x86-low.c	/^static const char *xmltarget_amd64_linux_no_xml = "@<target>\\$/;"	v	file:
xmltarget_i386_linux_no_xml	gdb/gdbserver/linux-x86-low.c	/^static const char *xmltarget_i386_linux_no_xml = "@<target>\\$/;"	v	file:
xmm16_regnum	gdb/i386-tdep.h	/^  int xmm16_regnum;$/;"	m	struct:gdbarch_tdep
xmm_avx512_register_names	gdb/i386-tdep.h	/^  const char **xmm_avx512_register_names;$/;"	m	struct:gdbarch_tdep
xmm_mb_mode	opcodes/i386-dis.c	/^  xmm_mb_mode,$/;"	e	enum:__anon42	file:
xmm_md_mode	opcodes/i386-dis.c	/^  xmm_md_mode,$/;"	e	enum:__anon42	file:
xmm_mdq_mode	opcodes/i386-dis.c	/^  xmm_mdq_mode,$/;"	e	enum:__anon42	file:
xmm_mode	opcodes/i386-dis.c	/^  xmm_mode,$/;"	e	enum:__anon42	file:
xmm_mq_mode	opcodes/i386-dis.c	/^  xmm_mq_mode,$/;"	e	enum:__anon42	file:
xmm_mw_mode	opcodes/i386-dis.c	/^  xmm_mw_mode,$/;"	e	enum:__anon42	file:
xmm_space	gdb/gdbserver/i387-fp.c	/^  unsigned char xmm_space[256];$/;"	m	struct:i387_fxsave	file:
xmm_space	gdb/gdbserver/i387-fp.c	/^  unsigned char xmm_space[256];$/;"	m	struct:i387_xsave	file:
xmmdw_mode	opcodes/i386-dis.c	/^  xmmdw_mode,$/;"	e	enum:__anon42	file:
xmmq_mode	opcodes/i386-dis.c	/^  xmmq_mode,$/;"	e	enum:__anon42	file:
xmmqd_mode	opcodes/i386-dis.c	/^  xmmqd_mode,$/;"	e	enum:__anon42	file:
xmmword	opcodes/i386-opc.h	/^      unsigned int xmmword:1;$/;"	m	struct:i386_operand_type::__anon69
xmpyu_tests	gdb/testsuite/gdb.disasm/hppa.s	/^xmpyu_tests$/;"	l
xmt_fifo	sim/bfin/dv-bfin_twi.c	/^  bu16 xmt_fifo, rcv_fifo;$/;"	m	struct:bfin_twi	file:
xnew	gdb/common/poison.h	/^xnew ()$/;"	f
xnewvar	gdb/common/poison.h	/^xnewvar (size_t s)$/;"	f
xnewvec	gdb/common/poison.h	/^xnewvec (size_t n)$/;"	f
xobnew	gdb/common/poison.h	/^xobnew (obstack *ob)$/;"	f
xobnewvec	gdb/common/poison.h	/^xobnewvec (obstack *ob, size_t n)$/;"	f
xop_cmp_op	opcodes/i386-dis.c	/^static const struct op xop_cmp_op[] =$/;"	v	typeref:struct:op	file:
xop_table	opcodes/i386-dis.c	/^static const struct dis386 xop_table[][256] = {$/;"	v	typeref:struct:dis386	file:
xor	sim/common/sim-core.h	/^  address_word xor[WITH_XOR_ENDIAN + 1]; \/* +1 to avoid zero-sized array *\/$/;"	m	struct:_sim_cpu_core
xor	sim/ppc/vm.c	/^  unsigned xor[WITH_XOR_ENDIAN];$/;"	m	struct:_om_map	file:
xor_b_imm8_postinc	sim/testsuite/sim/h8300/xorb.s	/^xor_b_imm8_postinc:$/;"	l
xor_b_imm8_rdind	sim/testsuite/sim/h8300/xorb.s	/^xor_b_imm8_rdind:$/;"	l
xor_b_imm8_rdpostdec	sim/testsuite/sim/h8300/xorb.s	/^xor_b_imm8_rdpostdec:$/;"	l
xor_b_imm8_reg	sim/testsuite/sim/h8300/xorb.s	/^xor_b_imm8_reg:$/;"	l
xor_b_reg8_rdind	sim/testsuite/sim/h8300/xorb.s	/^xor_b_reg8_rdind:$/;"	l
xor_b_reg8_rdpostdec	sim/testsuite/sim/h8300/xorb.s	/^xor_b_reg8_rdpostdec:$/;"	l
xor_b_reg8_rdpostinc	sim/testsuite/sim/h8300/xorb.s	/^xor_b_reg8_rdpostinc:$/;"	l
xor_b_reg8_reg8	sim/testsuite/sim/h8300/xorb.s	/^xor_b_reg8_reg8:$/;"	l
xor_exp	gdb/ada-exp.y	/^xor_exp :       relation XOR relation$/;"	l
xor_l_imm16	sim/testsuite/sim/h8300/xorl.s	/^xor_l_imm16:$/;"	l
xor_l_imm32	sim/testsuite/sim/h8300/xorl.s	/^xor_l_imm32:$/;"	l
xor_l_reg	sim/testsuite/sim/h8300/xorl.s	/^xor_l_reg:$/;"	l
xor_op	gdb/cris-tdep.c	/^xor_op (unsigned short inst, inst_env_type *inst_env)$/;"	f	file:
xor_reduce	sim/bfin/bfin-sim.c	/^xor_reduce (bu64 acc0, bu64 acc1)$/;"	f	file:
xor_tests	gdb/testsuite/gdb.disasm/hppa.s	/^xor_tests$/;"	l
xor_w_imm16	sim/testsuite/sim/h8300/xorw.s	/^xor_w_imm16:$/;"	l
xor_w_reg	sim/testsuite/sim/h8300/xorw.s	/^xor_w_reg:$/;"	l
xorc_imm8_ccr	sim/testsuite/sim/h8300/xorb.s	/^xorc_imm8_ccr:$/;"	l
xorc_imm8_exr	sim/testsuite/sim/h8300/xorb.s	/^xorc_imm8_exr:$/;"	l
xorcr	sim/frv/frv.c	/^  andcr, orcr, xorcr, nandcr, norcr, andncr, orncr, nandncr, norncr,$/;"	e	enum:cr_ops	file:
xori	opcodes/microblaze-opcm.h	/^  bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni,$/;"	e	enum:microblaze_instr
xprintf	sim/common/sim-load.c	/^xprintf (host_callback *callback, const char *fmt, ...)$/;"	f	file:
xprintf	sim/rl78/load.c	/^xprintf (host_callback *callback, const char *fmt, ...)$/;"	f	file:
xprintf	sim/rx/load.c	/^xprintf (host_callback *callback, const char *fmt, ...)$/;"	f	file:
xprintf_bfd_vma	sim/common/sim-load.c	/^xprintf_bfd_vma (host_callback *callback, bfd_vma vma)$/;"	f	file:
xptr	gdb/testsuite/gdb.base/ptype.c	/^int (*xptr) (int (*) (), int (*) (void), int);$/;"	v
xptr	sim/testsuite/sim/sh/movli.s	/^xptr:	.long	x$/;"	l
xr	gdb/loongarch-tdep.h	/^    int xr;$/;"	m	struct:gdbarch_tdep::__anon2058
xr_size	gdb/ppc-tdep.h	/^  int xr_size;  \/* size for cr, xer, mq.  *\/$/;"	m	struct:ppc_reg_offsets
xram_start	sim/sh/sim-main.h	/^    int xyram_select, xram_start, yram_start;$/;"	m	struct:__anon488::__anon489
xrealloc	gdb/common/common-utils.c	/^xrealloc (PTR ptr, size_t size)          \/* ARI: PTR *\/$/;"	f
xrealloc	libiberty/xmalloc.c	/^xrealloc (PTR oldmem, size_t size)$/;"	f
xrealloc	readline/tilde.c	/^xrealloc (pointer, bytes)$/;"	f	file:
xrealloc	readline/xmalloc.c	/^xrealloc (pointer, bytes)$/;"	f
xref_count	include/oasys.h	/^    bfd_byte xref_count[4];$/;"	m	struct:oasys_extarchive_header
xref_count	include/oasys.h	/^    unsigned int xref_count;$/;"	m	struct:oasys_archive_header
xref_lst_offset	include/oasys.h	/^    bfd_byte xref_lst_offset[4];$/;"	m	struct:oasys_extarchive_header
xref_lst_offset	include/oasys.h	/^    file_ptr xref_lst_offset;$/;"	m	struct:oasys_archive_header
xresizevar	gdb/common/poison.h	/^xresizevar (T *p, size_t s)$/;"	f
xresizevec	gdb/common/poison.h	/^xresizevec (T *p, size_t n)$/;"	f
xsave_avx512_k_offset	gdb/i387-tdep.c	/^static int xsave_avx512_k_offset[] =$/;"	v	file:
xsave_avx512_zmm_h_offset	gdb/i387-tdep.c	/^static int xsave_avx512_zmm_h_offset[] =$/;"	v	file:
xsave_avxh_offset	gdb/i387-tdep.c	/^static int xsave_avxh_offset[] =$/;"	v	file:
xsave_mpx_offset	gdb/i387-tdep.c	/^static int xsave_mpx_offset[] = {$/;"	v	file:
xsave_pkeys_offset	gdb/i387-tdep.c	/^static int xsave_pkeys_offset[] =$/;"	v	file:
xsave_xcr0_offset	gdb/i386-tdep.h	/^  int xsave_xcr0_offset;$/;"	m	struct:gdbarch_tdep
xsave_xmm_avx512_offset	gdb/i387-tdep.c	/^static int xsave_xmm_avx512_offset[] =$/;"	v	file:
xsave_ymm_avx512_offset	gdb/i387-tdep.c	/^static int xsave_ymm_avx512_offset[] =$/;"	v	file:
xsgetn	readline/examples/readlinebuf.h	/^	virtual streamsize xsgetn( char_type* buf, streamsize n ) {$/;"	f	class:readlinebuf
xsnprintf	gdb/common/common-utils.c	/^xsnprintf (char *str, size_t size, const char *format, ...)$/;"	f
xss	bfd/hosts/x86-64linux.h	/^  int32_t xss;$/;"	m	struct:user_regs32_struct
xstate_bv	gdb/gdbserver/i387-fp.c	/^  unsigned long long xstate_bv;$/;"	m	struct:i387_xsave	file:
xstormy16_address_to_pointer	gdb/xstormy16-tdep.c	/^xstormy16_address_to_pointer (struct gdbarch *gdbarch,$/;"	f	file:
xstormy16_alloc_frame_cache	gdb/xstormy16-tdep.c	/^xstormy16_alloc_frame_cache (void)$/;"	f	file:
xstormy16_analyze_prologue	gdb/xstormy16-tdep.c	/^xstormy16_analyze_prologue (struct gdbarch *gdbarch,$/;"	f	file:
xstormy16_break_insn	gdb/xstormy16-tdep.c	/^constexpr gdb_byte xstormy16_break_insn[] = { 0x06, 0x0 };$/;"	v
xstormy16_breakpoint	gdb/xstormy16-tdep.c	/^typedef BP_MANIPULATION (xstormy16_break_insn) xstormy16_breakpoint;$/;"	t	file:
xstormy16_cgen_assemble_insn	opcodes/xstormy16-asm.c	/^xstormy16_cgen_assemble_insn (CGEN_CPU_DESC cd,$/;"	f
xstormy16_cgen_build_insn_regex	opcodes/xstormy16-asm.c	/^xstormy16_cgen_build_insn_regex (CGEN_INSN *insn)$/;"	f
xstormy16_cgen_cpu_close	opcodes/xstormy16-desc.c	/^xstormy16_cgen_cpu_close (CGEN_CPU_DESC cd)$/;"	f
xstormy16_cgen_cpu_open	opcodes/xstormy16-desc.c	/^xstormy16_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)$/;"	f
xstormy16_cgen_cpu_open_1	opcodes/xstormy16-desc.c	/^xstormy16_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)$/;"	f
xstormy16_cgen_extract_handlers	opcodes/xstormy16-ibld.c	/^cgen_extract_fn * const xstormy16_cgen_extract_handlers[] =$/;"	v
xstormy16_cgen_extract_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_extract_operand (CGEN_CPU_DESC cd,$/;"	f
xstormy16_cgen_get_int_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_get_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xstormy16_cgen_get_vma_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_get_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xstormy16_cgen_hardware_attr_table	opcodes/xstormy16-desc.c	/^const CGEN_ATTR_TABLE xstormy16_cgen_hardware_attr_table[] =$/;"	v
xstormy16_cgen_hw_table	opcodes/xstormy16-desc.c	/^const CGEN_HW_ENTRY xstormy16_cgen_hw_table[] =$/;"	v
xstormy16_cgen_ifield_attr_table	opcodes/xstormy16-desc.c	/^const CGEN_ATTR_TABLE xstormy16_cgen_ifield_attr_table[] =$/;"	v
xstormy16_cgen_ifld_table	opcodes/xstormy16-desc.c	/^const CGEN_IFLD xstormy16_cgen_ifld_table[] =$/;"	v
xstormy16_cgen_init_asm	opcodes/xstormy16-asm.c	/^xstormy16_cgen_init_asm (CGEN_CPU_DESC cd)$/;"	f
xstormy16_cgen_init_dis	opcodes/xstormy16-dis.c	/^xstormy16_cgen_init_dis (CGEN_CPU_DESC cd)$/;"	f
xstormy16_cgen_init_ibld_table	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_init_ibld_table (CGEN_CPU_DESC cd)$/;"	f
xstormy16_cgen_init_opcode_table	opcodes/xstormy16-opc.c	/^xstormy16_cgen_init_opcode_table (CGEN_CPU_DESC cd)$/;"	f
xstormy16_cgen_insert_handlers	opcodes/xstormy16-ibld.c	/^cgen_insert_fn * const xstormy16_cgen_insert_handlers[] =$/;"	v
xstormy16_cgen_insert_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_insert_operand (CGEN_CPU_DESC cd,$/;"	f
xstormy16_cgen_insn_attr_table	opcodes/xstormy16-desc.c	/^const CGEN_ATTR_TABLE xstormy16_cgen_insn_attr_table[] =$/;"	v
xstormy16_cgen_insn_opcode_table	opcodes/xstormy16-opc.c	/^static const CGEN_OPCODE xstormy16_cgen_insn_opcode_table[MAX_INSNS] =$/;"	v	file:
xstormy16_cgen_insn_table	opcodes/xstormy16-desc.c	/^static const CGEN_IBASE xstormy16_cgen_insn_table[MAX_INSNS] =$/;"	v	file:
xstormy16_cgen_isa_table	opcodes/xstormy16-desc.c	/^static const CGEN_ISA xstormy16_cgen_isa_table[] = {$/;"	v	file:
xstormy16_cgen_mach_table	opcodes/xstormy16-desc.c	/^static const CGEN_MACH xstormy16_cgen_mach_table[] = {$/;"	v	file:
xstormy16_cgen_macro_insn_opcode_table	opcodes/xstormy16-opc.c	/^static const CGEN_OPCODE xstormy16_cgen_macro_insn_opcode_table[] =$/;"	v	file:
xstormy16_cgen_macro_insn_table	opcodes/xstormy16-opc.c	/^static const CGEN_IBASE xstormy16_cgen_macro_insn_table[] =$/;"	v	file:
xstormy16_cgen_operand_attr_table	opcodes/xstormy16-desc.c	/^const CGEN_ATTR_TABLE xstormy16_cgen_operand_attr_table[] =$/;"	v
xstormy16_cgen_operand_table	opcodes/xstormy16-desc.c	/^const CGEN_OPERAND xstormy16_cgen_operand_table[] =$/;"	v
xstormy16_cgen_opval_gr_Rb_names	opcodes/xstormy16-desc.c	/^CGEN_KEYWORD xstormy16_cgen_opval_gr_Rb_names =$/;"	v
xstormy16_cgen_opval_gr_Rb_names_entries	opcodes/xstormy16-desc.c	/^static CGEN_KEYWORD_ENTRY xstormy16_cgen_opval_gr_Rb_names_entries[] =$/;"	v	file:
xstormy16_cgen_opval_gr_names	opcodes/xstormy16-desc.c	/^CGEN_KEYWORD xstormy16_cgen_opval_gr_names =$/;"	v
xstormy16_cgen_opval_gr_names_entries	opcodes/xstormy16-desc.c	/^static CGEN_KEYWORD_ENTRY xstormy16_cgen_opval_gr_names_entries[] =$/;"	v	file:
xstormy16_cgen_opval_h_branchcond	opcodes/xstormy16-desc.c	/^CGEN_KEYWORD xstormy16_cgen_opval_h_branchcond =$/;"	v
xstormy16_cgen_opval_h_branchcond_entries	opcodes/xstormy16-desc.c	/^static CGEN_KEYWORD_ENTRY xstormy16_cgen_opval_h_branchcond_entries[] =$/;"	v	file:
xstormy16_cgen_opval_h_wordsize	opcodes/xstormy16-desc.c	/^CGEN_KEYWORD xstormy16_cgen_opval_h_wordsize =$/;"	v
xstormy16_cgen_opval_h_wordsize_entries	opcodes/xstormy16-desc.c	/^static CGEN_KEYWORD_ENTRY xstormy16_cgen_opval_h_wordsize_entries[] =$/;"	v	file:
xstormy16_cgen_parse_handlers	opcodes/xstormy16-asm.c	/^cgen_parse_fn * const xstormy16_cgen_parse_handlers[] =$/;"	v
xstormy16_cgen_parse_operand	opcodes/xstormy16-asm.c	/^xstormy16_cgen_parse_operand (CGEN_CPU_DESC cd,$/;"	f
xstormy16_cgen_print_handlers	opcodes/xstormy16-dis.c	/^cgen_print_fn * const xstormy16_cgen_print_handlers[] =$/;"	v
xstormy16_cgen_print_operand	opcodes/xstormy16-dis.c	/^xstormy16_cgen_print_operand (CGEN_CPU_DESC cd,$/;"	f
xstormy16_cgen_rebuild_tables	opcodes/xstormy16-desc.c	/^xstormy16_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)$/;"	f	file:
xstormy16_cgen_set_int_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_set_int_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xstormy16_cgen_set_vma_operand	opcodes/xstormy16-ibld.c	/^xstormy16_cgen_set_vma_operand (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,$/;"	f
xstormy16_dummy_id	gdb/xstormy16-tdep.c	/^xstormy16_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
xstormy16_elf_24_reloc	bfd/elf32-xstormy16.c	/^xstormy16_elf_24_reloc (bfd *abfd,$/;"	f	file:
xstormy16_elf_always_size_sections	bfd/elf32-xstormy16.c	/^xstormy16_elf_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
xstormy16_elf_check_relocs	bfd/elf32-xstormy16.c	/^xstormy16_elf_check_relocs (bfd *abfd,$/;"	f	file:
xstormy16_elf_finish_dynamic_sections	bfd/elf32-xstormy16.c	/^xstormy16_elf_finish_dynamic_sections (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xstormy16_elf_gc_mark_hook	bfd/elf32-xstormy16.c	/^xstormy16_elf_gc_mark_hook (asection *sec,$/;"	f	file:
xstormy16_elf_howto_table	bfd/elf32-xstormy16.c	/^static reloc_howto_type xstormy16_elf_howto_table [] =$/;"	v	file:
xstormy16_elf_howto_table2	bfd/elf32-xstormy16.c	/^static reloc_howto_type xstormy16_elf_howto_table2 [] =$/;"	v	file:
xstormy16_elf_relax_section	bfd/elf32-xstormy16.c	/^xstormy16_elf_relax_section (bfd *dynobj,$/;"	f	file:
xstormy16_elf_relocate_section	bfd/elf32-xstormy16.c	/^xstormy16_elf_relocate_section (bfd *			output_bfd ATTRIBUTE_UNUSED,$/;"	f	file:
xstormy16_extract_return_value	gdb/xstormy16-tdep.c	/^xstormy16_extract_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
xstormy16_find_jmp_table_entry	gdb/xstormy16-tdep.c	/^xstormy16_find_jmp_table_entry (struct gdbarch *gdbarch, CORE_ADDR faddr)$/;"	f	file:
xstormy16_frame_align	gdb/xstormy16-tdep.c	/^xstormy16_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)$/;"	f	file:
xstormy16_frame_base	gdb/xstormy16-tdep.c	/^static const struct frame_base xstormy16_frame_base = {$/;"	v	typeref:struct:frame_base	file:
xstormy16_frame_base_address	gdb/xstormy16-tdep.c	/^xstormy16_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
xstormy16_frame_cache	gdb/xstormy16-tdep.c	/^struct xstormy16_frame_cache$/;"	s	file:
xstormy16_frame_cache	gdb/xstormy16-tdep.c	/^xstormy16_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
xstormy16_frame_prev_register	gdb/xstormy16-tdep.c	/^xstormy16_frame_prev_register (struct frame_info *this_frame, $/;"	f	file:
xstormy16_frame_this_id	gdb/xstormy16-tdep.c	/^xstormy16_frame_this_id (struct frame_info *this_frame, void **this_cache,$/;"	f	file:
xstormy16_frame_unwind	gdb/xstormy16-tdep.c	/^static const struct frame_unwind xstormy16_frame_unwind = {$/;"	v	typeref:struct:frame_unwind	file:
xstormy16_gdbarch_init	gdb/xstormy16-tdep.c	/^xstormy16_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
xstormy16_info_to_howto_rela	bfd/elf32-xstormy16.c	/^xstormy16_info_to_howto_rela (bfd * abfd,$/;"	f	file:
xstormy16_inst_size	gdb/xstormy16-tdep.c	/^  xstormy16_inst_size = 2,$/;"	e	enum:__anon1843	file:
xstormy16_pc_size	gdb/xstormy16-tdep.c	/^  xstormy16_pc_size = 4$/;"	e	enum:__anon1843	file:
xstormy16_pointer_to_address	gdb/xstormy16-tdep.c	/^xstormy16_pointer_to_address (struct gdbarch *gdbarch,$/;"	f	file:
xstormy16_push_dummy_call	gdb/xstormy16-tdep.c	/^xstormy16_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
xstormy16_reg_size	gdb/xstormy16-tdep.c	/^  xstormy16_reg_size = 2,$/;"	e	enum:__anon1843	file:
xstormy16_register_name	gdb/xstormy16-tdep.c	/^xstormy16_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
xstormy16_register_type	gdb/xstormy16-tdep.c	/^xstormy16_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
xstormy16_relax_plt_check	bfd/elf32-xstormy16.c	/^xstormy16_relax_plt_check (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
xstormy16_relax_plt_realloc	bfd/elf32-xstormy16.c	/^xstormy16_relax_plt_realloc (struct elf_link_hash_entry *h, void * xdata)$/;"	f	file:
xstormy16_reloc_map	bfd/elf32-xstormy16.c	/^static const reloc_map xstormy16_reloc_map [] =$/;"	v	file:
xstormy16_reloc_map	bfd/elf32-xstormy16.c	/^typedef struct xstormy16_reloc_map$/;"	s	file:
xstormy16_reloc_name_lookup	bfd/elf32-xstormy16.c	/^xstormy16_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xstormy16_reloc_type_lookup	bfd/elf32-xstormy16.c	/^xstormy16_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,$/;"	f	file:
xstormy16_reloc_val	bfd/elf32-xstormy16.c	/^  unsigned int		    xstormy16_reloc_val;$/;"	m	struct:xstormy16_reloc_map	file:
xstormy16_resolve_jmp_table_entry	gdb/xstormy16-tdep.c	/^xstormy16_resolve_jmp_table_entry (struct gdbarch *gdbarch, CORE_ADDR faddr)$/;"	f	file:
xstormy16_return_value	gdb/xstormy16-tdep.c	/^xstormy16_return_value (struct gdbarch *gdbarch, struct value *function,$/;"	f	file:
xstormy16_skip_prologue	gdb/xstormy16-tdep.c	/^xstormy16_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
xstormy16_skip_trampoline_code	gdb/xstormy16-tdep.c	/^xstormy16_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)$/;"	f	file:
xstormy16_stack_frame_destroyed_p	gdb/xstormy16-tdep.c	/^xstormy16_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
xstormy16_store_return_value	gdb/xstormy16-tdep.c	/^xstormy16_store_return_value (struct type *type, struct regcache *regcache,$/;"	f	file:
xstormy16_type_is_scalar	gdb/xstormy16-tdep.c	/^xstormy16_type_is_scalar (struct type *t)$/;"	f	file:
xstormy16_unwind_pc	gdb/xstormy16-tdep.c	/^xstormy16_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
xstormy16_unwind_sp	gdb/xstormy16-tdep.c	/^xstormy16_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
xstormy16_use_struct_convention	gdb/xstormy16-tdep.c	/^xstormy16_use_struct_convention (struct type *type)$/;"	f	file:
xstrdup	gdb/gdbserver/utils.c	/^xstrdup (const char *s)$/;"	f
xstrdup	libiberty/xstrdup.c	/^xstrdup (const char *s)$/;"	f
xstrerror	libiberty/xstrerror.c	/^xstrerror (int errnum)$/;"	f
xstrerror_buf	libiberty/xstrerror.c	/^static char xstrerror_buf[sizeof ERRSTR_FMT + 20];$/;"	v	file:
xstrndup	libiberty/xstrndup.c	/^xstrndup (const char *s, size_t n)$/;"	f
xstrprintf	gdb/common/common-utils.c	/^xstrprintf (const char *format, ...)$/;"	f
xstrvprintf	gdb/common/common-utils.c	/^xstrvprintf (const char *format, va_list ap)$/;"	f
xsubs	opcodes/ia64-gen.c	/^  int xsubs[4];                     \/* Exclusions.  *\/$/;"	m	struct:iclass	file:
xtNoExceptionHandler	gdb/xtensa-tdep.c	/^  xtNoExceptionHandler$/;"	e	enum:__anon1733	file:
xtRegisterGroupAddrReg	gdb/xtensa-tdep.h	/^  xtRegisterGroupAddrReg	= 0x0002,    \/* ARx.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP0	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP0	    = 0x01000000,    \/* CP0.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP1	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP1	    = 0x02000000,    \/* CP1.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP2	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP2	    = 0x04000000,    \/* CP2.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP3	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP3	    = 0x08000000,    \/* CP3.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP4	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP4	    = 0x10000000,    \/* CP4.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP5	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP5	    = 0x20000000,    \/* CP5.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP6	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP6	    = 0x40000000,    \/* CP6.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupCP7	gdb/xtensa-tdep.h	/^  xtRegisterGroupCP7	    = 0x80000000,    \/* CP7.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupFloat	gdb/xtensa-tdep.h	/^  xtRegisterGroupFloat		= 0x0400,    \/* Floating Point.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupGeneral	gdb/xtensa-tdep.h	/^  xtRegisterGroupGeneral	= 0x0100,    \/* General registers, Ax, SR.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupNCP	gdb/xtensa-tdep.h	/^  xtRegisterGroupNCP	    = 0x00800000,    \/* Non-CP non-base opt\/custom.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupRegFile	gdb/xtensa-tdep.h	/^  xtRegisterGroupRegFile	= 0x0001,    \/* Register files without ARx.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupSpecialReg	gdb/xtensa-tdep.h	/^  xtRegisterGroupSpecialReg	= 0x0004,    \/* SRxx.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupState	gdb/xtensa-tdep.h	/^  xtRegisterGroupState 		= 0x0010,    \/* States.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupSystem	gdb/xtensa-tdep.h	/^  xtRegisterGroupSystem		= 0x1000,    \/* System.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupUnknown	gdb/xtensa-tdep.h	/^  xtRegisterGroupUnknown = 0,$/;"	e	enum:__anon1709
xtRegisterGroupUser	gdb/xtensa-tdep.h	/^  xtRegisterGroupUser		= 0x0200,    \/* User registers.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupUserReg	gdb/xtensa-tdep.h	/^  xtRegisterGroupUserReg	= 0x0008,    \/* URxx.  *\/$/;"	e	enum:__anon1709
xtRegisterGroupVectra	gdb/xtensa-tdep.h	/^  xtRegisterGroupVectra		= 0x0800,    \/* Vectra.  *\/$/;"	e	enum:__anon1709
xtRegisterTypeArRegfile	gdb/xtensa-tdep.h	/^  xtRegisterTypeArRegfile = 1,	\/* Register File ar0..arXX.  *\/$/;"	e	enum:__anon1708
xtRegisterTypeMapped	gdb/xtensa-tdep.h	/^  xtRegisterTypeMapped,		\/* Mapped on Special Registers.  *\/$/;"	e	enum:__anon1708
xtRegisterTypeSpecialReg	gdb/xtensa-tdep.h	/^  xtRegisterTypeSpecialReg,	\/* CPU states, such as PS, Booleans, (rsr).  *\/$/;"	e	enum:__anon1708
xtRegisterTypeTieRegfile	gdb/xtensa-tdep.h	/^  xtRegisterTypeTieRegfile,	\/* User define register files.  *\/$/;"	e	enum:__anon1708
xtRegisterTypeTieState	gdb/xtensa-tdep.h	/^  xtRegisterTypeTieState,	\/* TIE States (mapped on user regs).  *\/$/;"	e	enum:__anon1708
xtRegisterTypeUnknown	gdb/xtensa-tdep.h	/^  xtRegisterTypeUnknown$/;"	e	enum:__anon1708
xtRegisterTypeUnmapped	gdb/xtensa-tdep.h	/^  xtRegisterTypeUnmapped,	\/* Special case of masked registers.  *\/$/;"	e	enum:__anon1708
xtRegisterTypeUserReg	gdb/xtensa-tdep.h	/^  xtRegisterTypeUserReg,	\/* User defined registers (rur).  *\/$/;"	e	enum:__anon1708
xtRegisterTypeVirtual	gdb/xtensa-tdep.h	/^  xtRegisterTypeVirtual,	\/* PC, FP.  *\/$/;"	e	enum:__anon1708
xtRegisterTypeWindow	gdb/xtensa-tdep.h	/^  xtRegisterTypeWindow,		\/* Live window registers (a0..a15).  *\/$/;"	e	enum:__anon1708
xtTargetFlagsNonVisibleRegs	gdb/xtensa-tdep.h	/^  xtTargetFlagsNonVisibleRegs	= 0x0001,$/;"	e	enum:__anon1710
xtTargetFlagsUseFetchStore	gdb/xtensa-tdep.h	/^  xtTargetFlagsUseFetchStore	= 0x0002,$/;"	e	enum:__anon1710
xtWindowOverflow	gdb/xtensa-tdep.c	/^  xtWindowOverflow,$/;"	e	enum:__anon1733	file:
xtWindowUnderflow	gdb/xtensa-tdep.c	/^  xtWindowUnderflow,$/;"	e	enum:__anon1733	file:
xt_length	include/hp-symtab.h	/^  long   xt_length;    \/* same as old header *\/$/;"	m	struct:DOC_info_header_struct
xt_length	include/hp-symtab.h	/^  long xt_length; $/;"	m	struct:XDB_header_struct
xtensa_add_names	bfd/elf32-xtensa.c	/^xtensa_add_names (const char *base, const char *suffix)$/;"	f	file:
xtensa_add_reggroups	gdb/xtensa-tdep.c	/^xtensa_add_reggroups (struct gdbarch *gdbarch)$/;"	f	file:
xtensa_alloc_frame_cache	gdb/xtensa-tdep.c	/^xtensa_alloc_frame_cache (int windowed)$/;"	f	file:
xtensa_ar_reggroup	gdb/xtensa-tdep.c	/^static struct reggroup *xtensa_ar_reggroup;$/;"	v	typeref:struct:reggroup	file:
xtensa_arch_setup	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_arch_setup (void)$/;"	f	file:
xtensa_arg_internal	include/xtensa-isa-internal.h	/^} xtensa_arg_internal;$/;"	t	typeref:struct:xtensa_arg_internal_struct
xtensa_arg_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_arg_internal_struct$/;"	s
xtensa_breakpoint	gdb/gdbserver/linux-xtensa-low.c	/^static const gdb_byte xtensa_breakpoint[] = XTENSA_BREAKPOINT;$/;"	v	file:
xtensa_breakpoint_at	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_breakpoint_at (CORE_ADDR where)$/;"	f	file:
xtensa_breakpoint_kind_from_pc	gdb/xtensa-tdep.c	/^xtensa_breakpoint_kind_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr)$/;"	f	file:
xtensa_breakpoint_len	gdb/gdbserver/linux-xtensa-low.c	194;"	d	file:
xtensa_c0reg	gdb/xtensa-tdep.c	/^typedef struct xtensa_c0reg$/;"	s	file:
xtensa_c0reg_t	gdb/xtensa-tdep.c	/^} xtensa_c0reg_t;$/;"	t	typeref:struct:xtensa_c0reg	file:
xtensa_call0_frame_cache	gdb/xtensa-tdep.c	/^typedef struct xtensa_call0_frame_cache$/;"	s	file:
xtensa_call0_frame_cache_t	gdb/xtensa-tdep.c	/^} xtensa_call0_frame_cache_t;$/;"	t	typeref:struct:xtensa_call0_frame_cache	file:
xtensa_callback_required_dependence	bfd/elf32-xtensa.c	/^xtensa_callback_required_dependence (bfd *abfd,$/;"	f
xtensa_coalesce_insn_tables	opcodes/xtensa-dis.c	/^xtensa_coalesce_insn_tables (struct dis_private *priv)$/;"	f	file:
xtensa_compute_fill_extra_space	bfd/elf32-xtensa.c	/^xtensa_compute_fill_extra_space (property_table_entry *entry)$/;"	f
xtensa_coprocessor_register_group	gdb/xtensa-tdep.c	/^xtensa_coprocessor_register_group (struct reggroup *group)$/;"	f	file:
xtensa_cp	gdb/xtensa-tdep.c	/^static struct reggroup *xtensa_cp[XTENSA_MAX_COPROCESSOR];$/;"	v	typeref:struct:reggroup	file:
xtensa_debug_level	gdb/xtensa-tdep.c	/^static unsigned int xtensa_debug_level = 0;$/;"	v	file:
xtensa_default_isa	bfd/elf32-xtensa.c	/^xtensa_isa xtensa_default_isa;$/;"	v
xtensa_derive_tdep	gdb/xtensa-tdep.c	/^xtensa_derive_tdep (struct gdbarch_tdep *tdep)$/;"	f	file:
xtensa_do_reloc_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_do_reloc_fn) (uint32 *, uint32);$/;"	t
xtensa_dummy_id	gdb/xtensa-tdep.c	/^xtensa_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)$/;"	f	file:
xtensa_dump_tdep	gdb/xtensa-tdep.c	/^xtensa_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)$/;"	f	file:
xtensa_elf_greg_t	gdb/arch/xtensa.h	/^typedef uint32_t xtensa_elf_greg_t;$/;"	t
xtensa_elf_gregset_t	gdb/arch/xtensa.h	/^} xtensa_elf_gregset_t;$/;"	t	typeref:struct:__anon1846
xtensa_exception_handler_t	gdb/xtensa-tdep.c	/^} xtensa_exception_handler_t;$/;"	t	typeref:enum:__anon1733	file:
xtensa_extract_return_value	gdb/xtensa-tdep.c	/^xtensa_extract_return_value (struct type *type,$/;"	f	file:
xtensa_fill_gregset	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_fill_gregset (struct regcache *regcache, void *buf)$/;"	f	file:
xtensa_fill_xtregset	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_fill_xtregset (struct regcache *regcache, void *buf)$/;"	f	file:
xtensa_find_register_by_name	gdb/xtensa-tdep.c	/^xtensa_find_register_by_name (struct gdbarch *gdbarch, const char *name)$/;"	f	file:
xtensa_find_table_entry	opcodes/xtensa-dis.c	/^xtensa_find_table_entry (bfd_vma memaddr, struct disassemble_info *info)$/;"	f	file:
xtensa_format	include/xtensa-isa.h	/^typedef int xtensa_format;$/;"	t
xtensa_format_decode	bfd/xtensa-isa.c	/^xtensa_format_decode (xtensa_isa isa, const xtensa_insnbuf insn)$/;"	f
xtensa_format_decode_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_format_decode_fn) (const xtensa_insnbuf);$/;"	t
xtensa_format_encode	bfd/xtensa-isa.c	/^xtensa_format_encode (xtensa_isa isa, xtensa_format fmt, xtensa_insnbuf insn)$/;"	f
xtensa_format_encode_fn	include/xtensa-isa-internal.h	/^typedef void (*xtensa_format_encode_fn) (xtensa_insnbuf);$/;"	t
xtensa_format_get_slot	bfd/xtensa-isa.c	/^xtensa_format_get_slot (xtensa_isa isa, xtensa_format fmt, int slot,$/;"	f
xtensa_format_internal	include/xtensa-isa-internal.h	/^} xtensa_format_internal;$/;"	t	typeref:struct:xtensa_format_internal_struct
xtensa_format_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_format_internal_struct$/;"	s
xtensa_format_length	bfd/xtensa-isa.c	/^xtensa_format_length (xtensa_isa isa, xtensa_format fmt)$/;"	f
xtensa_format_lookup	bfd/xtensa-isa.c	/^xtensa_format_lookup (xtensa_isa isa, const char *fmtname)$/;"	f
xtensa_format_name	bfd/xtensa-isa.c	/^xtensa_format_name (xtensa_isa isa, xtensa_format fmt)$/;"	f
xtensa_format_num_slots	bfd/xtensa-isa.c	/^xtensa_format_num_slots (xtensa_isa isa, xtensa_format fmt)$/;"	f
xtensa_format_set_slot	bfd/xtensa-isa.c	/^xtensa_format_set_slot (xtensa_isa isa, xtensa_format fmt, int slot,$/;"	f
xtensa_format_slot_nop_opcode	bfd/xtensa-isa.c	/^xtensa_format_slot_nop_opcode (xtensa_isa isa, xtensa_format fmt, int slot)$/;"	f
xtensa_frame_align	gdb/xtensa-tdep.c	/^xtensa_frame_align (struct gdbarch *gdbarch, CORE_ADDR address)$/;"	f	file:
xtensa_frame_base	gdb/xtensa-tdep.c	/^xtensa_frame_base =$/;"	v	typeref:struct:frame_base	file:
xtensa_frame_base_address	gdb/xtensa-tdep.c	/^xtensa_frame_base_address (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
xtensa_frame_cache	gdb/xtensa-tdep.c	/^typedef struct xtensa_frame_cache$/;"	s	file:
xtensa_frame_cache	gdb/xtensa-tdep.c	/^xtensa_frame_cache (struct frame_info *this_frame, void **this_cache)$/;"	f	file:
xtensa_frame_cache_t	gdb/xtensa-tdep.c	/^} xtensa_frame_cache_t;$/;"	t	typeref:struct:xtensa_frame_cache	file:
xtensa_frame_prev_register	gdb/xtensa-tdep.c	/^xtensa_frame_prev_register (struct frame_info *this_frame,$/;"	f	file:
xtensa_frame_this_id	gdb/xtensa-tdep.c	/^xtensa_frame_this_id (struct frame_info *this_frame,$/;"	f	file:
xtensa_funcUnit	include/xtensa-isa.h	/^typedef int xtensa_funcUnit;$/;"	t
xtensa_funcUnit_internal	include/xtensa-isa-internal.h	/^} xtensa_funcUnit_internal;$/;"	t	typeref:struct:xtensa_funcUnit_internal_struct
xtensa_funcUnit_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_funcUnit_internal_struct$/;"	s
xtensa_funcUnit_lookup	bfd/xtensa-isa.c	/^xtensa_funcUnit_lookup (xtensa_isa isa, const char *fname)$/;"	f
xtensa_funcUnit_name	bfd/xtensa-isa.c	/^xtensa_funcUnit_name (xtensa_isa isa, xtensa_funcUnit fun)$/;"	f
xtensa_funcUnit_num_copies	bfd/xtensa-isa.c	/^xtensa_funcUnit_num_copies (xtensa_isa isa, xtensa_funcUnit fun)$/;"	f
xtensa_funcUnit_use	include/xtensa-isa.h	/^} xtensa_funcUnit_use;$/;"	t	typeref:struct:xtensa_funcUnit_use_struct
xtensa_funcUnit_use_struct	include/xtensa-isa.h	/^typedef struct xtensa_funcUnit_use_struct$/;"	s
xtensa_gdbarch_init	gdb/xtensa-tdep.c	/^xtensa_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)$/;"	f	file:
xtensa_get_field_fn	include/xtensa-isa-internal.h	/^typedef uint32 (*xtensa_get_field_fn) (const xtensa_insnbuf);$/;"	t
xtensa_get_property_predef_flags	bfd/elf32-xtensa.c	/^xtensa_get_property_predef_flags (asection *sec)$/;"	f
xtensa_get_property_section	bfd/elf32-xtensa.c	/^xtensa_get_property_section (asection *sec, const char *base_name)$/;"	f	file:
xtensa_get_separate_property_section	bfd/elf32-xtensa.c	/^xtensa_get_separate_property_section (asection *sec, const char *base_name,$/;"	f	file:
xtensa_get_slot_fn	include/xtensa-isa-internal.h	/^typedef void (*xtensa_get_slot_fn) (const xtensa_insnbuf, xtensa_insnbuf);$/;"	t
xtensa_gregset	gdb/xtensa-tdep.c	/^xtensa_gregset =$/;"	v	typeref:struct:regset	file:
xtensa_iclass_internal	include/xtensa-isa-internal.h	/^} xtensa_iclass_internal;$/;"	t	typeref:struct:xtensa_iclass_internal_struct
xtensa_iclass_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_iclass_internal_struct$/;"	s
xtensa_immed_decode_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_immed_decode_fn) (uint32 *);$/;"	t
xtensa_immed_encode_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_immed_encode_fn) (uint32 *);$/;"	t
xtensa_init_reggroups	gdb/xtensa-tdep.c	/^xtensa_init_reggroups (void)$/;"	f	file:
xtensa_insn_kind	gdb/xtensa-tdep.c	/^} xtensa_insn_kind;$/;"	t	typeref:enum:__anon1732	file:
xtensa_insnbuf	include/xtensa-isa.h	/^typedef xtensa_insnbuf_word *xtensa_insnbuf;$/;"	t
xtensa_insnbuf_alloc	bfd/xtensa-isa.c	/^xtensa_insnbuf_alloc (xtensa_isa isa)$/;"	f
xtensa_insnbuf_free	bfd/xtensa-isa.c	/^xtensa_insnbuf_free (xtensa_isa isa __attribute__ ((unused)),$/;"	f
xtensa_insnbuf_from_chars	bfd/xtensa-isa.c	/^xtensa_insnbuf_from_chars (xtensa_isa isa,$/;"	f
xtensa_insnbuf_size	bfd/xtensa-isa.c	/^xtensa_insnbuf_size (xtensa_isa isa)$/;"	f
xtensa_insnbuf_to_chars	bfd/xtensa-isa.c	/^xtensa_insnbuf_to_chars (xtensa_isa isa,$/;"	f
xtensa_insnbuf_word	include/xtensa-isa.h	/^typedef uint32 xtensa_insnbuf_word;$/;"	t
xtensa_instruction_fits	opcodes/xtensa-dis.c	/^xtensa_instruction_fits (bfd_vma memaddr, int size,$/;"	f	file:
xtensa_interface	include/xtensa-isa.h	/^typedef int xtensa_interface;$/;"	t
xtensa_interfaceOperand_interface	bfd/xtensa-isa.c	/^xtensa_interfaceOperand_interface (xtensa_isa isa, xtensa_opcode opc,$/;"	f
xtensa_interface_class_id	bfd/xtensa-isa.c	/^xtensa_interface_class_id (xtensa_isa isa, xtensa_interface intf)$/;"	f
xtensa_interface_has_side_effect	bfd/xtensa-isa.c	/^xtensa_interface_has_side_effect (xtensa_isa isa, xtensa_interface intf)$/;"	f
xtensa_interface_inout	bfd/xtensa-isa.c	/^xtensa_interface_inout (xtensa_isa isa, xtensa_interface intf)$/;"	f
xtensa_interface_internal	include/xtensa-isa-internal.h	/^} xtensa_interface_internal;$/;"	t	typeref:struct:xtensa_interface_internal_struct
xtensa_interface_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_interface_internal_struct$/;"	s
xtensa_interface_lookup	bfd/xtensa-isa.c	/^xtensa_interface_lookup (xtensa_isa isa, const char *ifname)$/;"	f
xtensa_interface_name	bfd/xtensa-isa.c	/^xtensa_interface_name (xtensa_isa isa, xtensa_interface intf)$/;"	f
xtensa_interface_num_bits	bfd/xtensa-isa.c	/^xtensa_interface_num_bits (xtensa_isa isa, xtensa_interface intf)$/;"	f
xtensa_is_insntable_section	bfd/elf32-xtensa.c	/^xtensa_is_insntable_section (asection *sec)$/;"	f	file:
xtensa_is_littable_section	bfd/elf32-xtensa.c	/^xtensa_is_littable_section (asection *sec)$/;"	f	file:
xtensa_is_property_section	bfd/elf32-xtensa.c	/^xtensa_is_property_section (asection *sec)$/;"	f	file:
xtensa_is_proptable_section	bfd/elf32-xtensa.c	/^xtensa_is_proptable_section (asection *sec)$/;"	f	file:
xtensa_isa	include/xtensa-isa.h	/^typedef struct xtensa_isa_opaque { int unused; } *xtensa_isa;$/;"	t	typeref:struct:xtensa_isa_opaque
xtensa_isa_bad_field	include/xtensa-isa.h	/^  xtensa_isa_bad_field,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_format	include/xtensa-isa.h	/^  xtensa_isa_bad_format,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_funcUnit	include/xtensa-isa.h	/^  xtensa_isa_bad_funcUnit,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_iclass	include/xtensa-isa.h	/^  xtensa_isa_bad_iclass,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_interface	include/xtensa-isa.h	/^  xtensa_isa_bad_interface,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_opcode	include/xtensa-isa.h	/^  xtensa_isa_bad_opcode,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_operand	include/xtensa-isa.h	/^  xtensa_isa_bad_operand,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_regfile	include/xtensa-isa.h	/^  xtensa_isa_bad_regfile,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_slot	include/xtensa-isa.h	/^  xtensa_isa_bad_slot,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_state	include/xtensa-isa.h	/^  xtensa_isa_bad_state,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_sysreg	include/xtensa-isa.h	/^  xtensa_isa_bad_sysreg,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_bad_value	include/xtensa-isa.h	/^  xtensa_isa_bad_value$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_buffer_overflow	include/xtensa-isa.h	/^  xtensa_isa_buffer_overflow,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_errno	bfd/xtensa-isa.c	/^xtensa_isa_errno (xtensa_isa isa __attribute__ ((unused)))$/;"	f
xtensa_isa_error_msg	bfd/xtensa-isa.c	/^xtensa_isa_error_msg (xtensa_isa isa __attribute__ ((unused)))$/;"	f
xtensa_isa_free	bfd/xtensa-isa.c	/^xtensa_isa_free (xtensa_isa isa)$/;"	f
xtensa_isa_init	bfd/xtensa-isa.c	/^xtensa_isa_init (xtensa_isa_status *errno_p, char **error_msg_p)$/;"	f
xtensa_isa_internal	include/xtensa-isa-internal.h	/^} xtensa_isa_internal;$/;"	t	typeref:struct:xtensa_isa_internal_struct
xtensa_isa_internal_error	include/xtensa-isa.h	/^  xtensa_isa_internal_error,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_isa_internal_struct$/;"	s
xtensa_isa_length_from_chars	bfd/xtensa-isa.c	/^xtensa_isa_length_from_chars (xtensa_isa isa, const unsigned char *cp)$/;"	f
xtensa_isa_maxlength	bfd/xtensa-isa.c	/^xtensa_isa_maxlength (xtensa_isa isa)$/;"	f
xtensa_isa_name_compare	bfd/xtensa-isa.c	/^xtensa_isa_name_compare (const void *v1, const void *v2)$/;"	f
xtensa_isa_no_field	include/xtensa-isa.h	/^  xtensa_isa_no_field,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_num_formats	bfd/xtensa-isa.c	/^xtensa_isa_num_formats (xtensa_isa isa)$/;"	f
xtensa_isa_num_funcUnits	bfd/xtensa-isa.c	/^xtensa_isa_num_funcUnits (xtensa_isa isa)$/;"	f
xtensa_isa_num_interfaces	bfd/xtensa-isa.c	/^xtensa_isa_num_interfaces (xtensa_isa isa)$/;"	f
xtensa_isa_num_opcodes	bfd/xtensa-isa.c	/^xtensa_isa_num_opcodes (xtensa_isa isa)$/;"	f
xtensa_isa_num_pipe_stages	bfd/xtensa-isa.c	/^xtensa_isa_num_pipe_stages (xtensa_isa isa)$/;"	f
xtensa_isa_num_regfiles	bfd/xtensa-isa.c	/^xtensa_isa_num_regfiles (xtensa_isa isa)$/;"	f
xtensa_isa_num_states	bfd/xtensa-isa.c	/^xtensa_isa_num_states (xtensa_isa isa)$/;"	f
xtensa_isa_num_sysregs	bfd/xtensa-isa.c	/^xtensa_isa_num_sysregs (xtensa_isa isa)$/;"	f
xtensa_isa_ok	include/xtensa-isa.h	/^  xtensa_isa_ok = 0,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_opaque	include/xtensa-isa.h	/^typedef struct xtensa_isa_opaque { int unused; } *xtensa_isa;$/;"	s
xtensa_isa_out_of_memory	include/xtensa-isa.h	/^  xtensa_isa_out_of_memory,$/;"	e	enum:xtensa_isa_status_enum
xtensa_isa_status	include/xtensa-isa.h	/^} xtensa_isa_status;$/;"	t	typeref:enum:xtensa_isa_status_enum
xtensa_isa_status_enum	include/xtensa-isa.h	/^typedef enum xtensa_isa_status_enum$/;"	g
xtensa_isa_wrong_slot	include/xtensa-isa.h	/^  xtensa_isa_wrong_slot,$/;"	e	enum:xtensa_isa_status_enum
xtensa_iterate_over_regset_sections	gdb/xtensa-tdep.c	/^xtensa_iterate_over_regset_sections (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_length_decode_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_length_decode_fn) (const unsigned char *);$/;"	t
xtensa_linux_gdb_signal_from_target	gdb/xtensa-linux-tdep.c	/^xtensa_linux_gdb_signal_from_target (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_linux_gdb_signal_to_target	gdb/xtensa-linux-tdep.c	/^xtensa_linux_gdb_signal_to_target (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_linux_init_abi	gdb/xtensa-linux-tdep.c	/^xtensa_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)$/;"	f	file:
xtensa_lookup_entry	include/xtensa-isa-internal.h	/^} xtensa_lookup_entry;$/;"	t	typeref:struct:xtensa_lookup_entry_struct
xtensa_lookup_entry_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_lookup_entry_struct$/;"	s
xtensa_make_property_section	bfd/elf32-xtensa.c	/^xtensa_make_property_section (asection *sec, const char *base_name)$/;"	f
xtensa_mask0	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask0 = { 1, xtensa_submask0 };$/;"	v
xtensa_mask1	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask1 = { 1, xtensa_submask1 };$/;"	v
xtensa_mask10	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask10 = { 1, xtensa_submask10 };$/;"	v
xtensa_mask11	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask11 = { 1, xtensa_submask11 };$/;"	v
xtensa_mask12	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask12 = { 1, xtensa_submask12 };$/;"	v
xtensa_mask13	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask13 = { 1, xtensa_submask13 };$/;"	v
xtensa_mask14	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask14 = { 1, xtensa_submask14 };$/;"	v
xtensa_mask15	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask15 = { 1, xtensa_submask15 };$/;"	v
xtensa_mask2	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask2 = { 1, xtensa_submask2 };$/;"	v
xtensa_mask3	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask3 = { 1, xtensa_submask3 };$/;"	v
xtensa_mask4	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask4 = { 1, xtensa_submask4 };$/;"	v
xtensa_mask5	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask5 = { 1, xtensa_submask5 };$/;"	v
xtensa_mask6	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask6 = { 1, xtensa_submask6 };$/;"	v
xtensa_mask7	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask7 = { 1, xtensa_submask7 };$/;"	v
xtensa_mask8	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask8 = { 1, xtensa_submask8 };$/;"	v
xtensa_mask9	gdb/xtensa-config.c	/^const xtensa_mask_t xtensa_mask9 = { 1, xtensa_submask9 };$/;"	v
xtensa_mask_t	gdb/xtensa-tdep.h	/^} xtensa_mask_t;$/;"	t	typeref:struct:__anon1712
xtensa_modules	bfd/xtensa-modules.c	/^xtensa_isa_internal xtensa_modules = {$/;"	v
xtensa_opcode	include/xtensa-isa.h	/^typedef int xtensa_opcode;$/;"	t
xtensa_opcode_decode	bfd/xtensa-isa.c	/^xtensa_opcode_decode (xtensa_isa isa, xtensa_format fmt, int slot,$/;"	f
xtensa_opcode_decode_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_opcode_decode_fn) (const xtensa_insnbuf);$/;"	t
xtensa_opcode_encode	bfd/xtensa-isa.c	/^xtensa_opcode_encode (xtensa_isa isa, xtensa_format fmt, int slot,$/;"	f
xtensa_opcode_encode_fn	include/xtensa-isa-internal.h	/^typedef void (*xtensa_opcode_encode_fn) (xtensa_insnbuf);$/;"	t
xtensa_opcode_funcUnit_use	bfd/xtensa-isa.c	/^xtensa_opcode_funcUnit_use (xtensa_isa isa, xtensa_opcode opc, int u)$/;"	f
xtensa_opcode_internal	include/xtensa-isa-internal.h	/^} xtensa_opcode_internal;$/;"	t	typeref:struct:xtensa_opcode_internal_struct
xtensa_opcode_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_opcode_internal_struct$/;"	s
xtensa_opcode_is_branch	bfd/xtensa-isa.c	/^xtensa_opcode_is_branch (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_is_call	bfd/xtensa-isa.c	/^xtensa_opcode_is_call (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_is_jump	bfd/xtensa-isa.c	/^xtensa_opcode_is_jump (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_is_loop	bfd/xtensa-isa.c	/^xtensa_opcode_is_loop (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_lookup	bfd/xtensa-isa.c	/^xtensa_opcode_lookup (xtensa_isa isa, const char *opname)$/;"	f
xtensa_opcode_name	bfd/xtensa-isa.c	/^xtensa_opcode_name (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_num_funcUnit_uses	bfd/xtensa-isa.c	/^xtensa_opcode_num_funcUnit_uses (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_num_interfaceOperands	bfd/xtensa-isa.c	/^xtensa_opcode_num_interfaceOperands (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_num_operands	bfd/xtensa-isa.c	/^xtensa_opcode_num_operands (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_opcode_num_stateOperands	bfd/xtensa-isa.c	/^xtensa_opcode_num_stateOperands (xtensa_isa isa, xtensa_opcode opc)$/;"	f
xtensa_operand_decode	bfd/xtensa-isa.c	/^xtensa_operand_decode (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_operand_do_reloc	bfd/xtensa-isa.c	/^xtensa_operand_do_reloc (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_operand_encode	bfd/xtensa-isa.c	/^xtensa_operand_encode (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_operand_get_field	bfd/xtensa-isa.c	/^xtensa_operand_get_field (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_operand_inout	bfd/xtensa-isa.c	/^xtensa_operand_inout (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_internal	include/xtensa-isa-internal.h	/^} xtensa_operand_internal;$/;"	t	typeref:struct:xtensa_operand_internal_struct
xtensa_operand_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_operand_internal_struct$/;"	s
xtensa_operand_is_PCrelative	bfd/xtensa-isa.c	/^xtensa_operand_is_PCrelative (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_is_known_reg	bfd/xtensa-isa.c	/^xtensa_operand_is_known_reg (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_is_register	bfd/xtensa-isa.c	/^xtensa_operand_is_register (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_is_visible	bfd/xtensa-isa.c	/^xtensa_operand_is_visible (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_name	bfd/xtensa-isa.c	/^xtensa_operand_name (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_num_regs	bfd/xtensa-isa.c	/^xtensa_operand_num_regs (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_regfile	bfd/xtensa-isa.c	/^xtensa_operand_regfile (xtensa_isa isa, xtensa_opcode opc, int opnd)$/;"	f
xtensa_operand_set_field	bfd/xtensa-isa.c	/^xtensa_operand_set_field (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_operand_undo_reloc	bfd/xtensa-isa.c	/^xtensa_operand_undo_reloc (xtensa_isa isa, xtensa_opcode opc, int opnd,$/;"	f
xtensa_property_section_name	bfd/elf32-xtensa.c	/^xtensa_property_section_name (asection *sec, const char *base_name,$/;"	f	file:
xtensa_pseudo_register_read	gdb/xtensa-tdep.c	/^xtensa_pseudo_register_read (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_pseudo_register_write	gdb/xtensa-tdep.c	/^xtensa_pseudo_register_write (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_push_dummy_call	gdb/xtensa-tdep.c	/^xtensa_push_dummy_call (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_read_register	gdb/xtensa-tdep.c	/^xtensa_read_register (int regnum)$/;"	f	file:
xtensa_read_table_entries	bfd/elf32-xtensa.c	/^xtensa_read_table_entries (bfd *abfd,$/;"	f
xtensa_reg_mask_t	gdb/xtensa-tdep.h	/^} xtensa_reg_mask_t;$/;"	t	typeref:struct:__anon1711
xtensa_reg_to_regnum	gdb/xtensa-tdep.c	/^xtensa_reg_to_regnum (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
xtensa_regfile	include/xtensa-isa.h	/^typedef int xtensa_regfile;$/;"	t
xtensa_regfile_internal	include/xtensa-isa-internal.h	/^} xtensa_regfile_internal;$/;"	t	typeref:struct:xtensa_regfile_internal_struct
xtensa_regfile_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_regfile_internal_struct$/;"	s
xtensa_regfile_lookup	bfd/xtensa-isa.c	/^xtensa_regfile_lookup (xtensa_isa isa, const char *name)$/;"	f
xtensa_regfile_lookup_shortname	bfd/xtensa-isa.c	/^xtensa_regfile_lookup_shortname (xtensa_isa isa, const char *shortname)$/;"	f
xtensa_regfile_name	bfd/xtensa-isa.c	/^xtensa_regfile_name (xtensa_isa isa, xtensa_regfile rf)$/;"	f
xtensa_regfile_num_bits	bfd/xtensa-isa.c	/^xtensa_regfile_num_bits (xtensa_isa isa, xtensa_regfile rf)$/;"	f
xtensa_regfile_num_entries	bfd/xtensa-isa.c	/^xtensa_regfile_num_entries (xtensa_isa isa, xtensa_regfile rf)$/;"	f
xtensa_regfile_shortname	bfd/xtensa-isa.c	/^xtensa_regfile_shortname (xtensa_isa isa, xtensa_regfile rf)$/;"	f
xtensa_regfile_view_parent	bfd/xtensa-isa.c	/^xtensa_regfile_view_parent (xtensa_isa isa, xtensa_regfile rf)$/;"	f
xtensa_register_group_t	gdb/xtensa-tdep.h	/^} xtensa_register_group_t;$/;"	t	typeref:enum:__anon1709
xtensa_register_name	gdb/xtensa-tdep.c	/^xtensa_register_name (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
xtensa_register_read_masked	gdb/xtensa-tdep.c	/^xtensa_register_read_masked (readable_regcache *regcache,$/;"	f	file:
xtensa_register_reggroup_p	gdb/xtensa-tdep.c	/^xtensa_register_reggroup_p (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_register_t	gdb/xtensa-tdep.h	/^} xtensa_register_t;$/;"	t	typeref:struct:__anon1713
xtensa_register_type	gdb/xtensa-tdep.c	/^xtensa_register_type (struct gdbarch *gdbarch, int regnum)$/;"	f	file:
xtensa_register_type_t	gdb/xtensa-tdep.h	/^} xtensa_register_type_t;$/;"	t	typeref:enum:__anon1708
xtensa_register_write_masked	gdb/xtensa-tdep.c	/^xtensa_register_write_masked (struct regcache *regcache,$/;"	f	file:
xtensa_regmap_table	gdb/gdbserver/xtensa-xtregs.c	/^const xtensa_regtable_t  xtensa_regmap_table[] = {$/;"	v
xtensa_regmap_table	gdb/xtensa-xtregs.c	/^const xtensa_regtable_t xtensa_regmap_table[] =$/;"	v
xtensa_regs_info	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_regs_info (void)$/;"	f	file:
xtensa_regsets	gdb/gdbserver/linux-xtensa-low.c	/^static struct regset_info xtensa_regsets[] = {$/;"	v	typeref:struct:regset_info	file:
xtensa_regsets_info	gdb/gdbserver/linux-xtensa-low.c	/^static struct regsets_info xtensa_regsets_info =$/;"	v	typeref:struct:regsets_info	file:
xtensa_regtable_t	gdb/gdbserver/xtensa-xtregs.c	/^;} xtensa_regtable_t;$/;"	t	typeref:struct:__anon1859	file:
xtensa_regtable_t	gdb/xtensa-xtregs.c	/^} xtensa_regtable_t;$/;"	t	typeref:struct:__anon1752	file:
xtensa_relax_info	bfd/elf32-xtensa.c	/^typedef struct xtensa_relax_info_struct xtensa_relax_info;$/;"	t	typeref:struct:xtensa_relax_info_struct	file:
xtensa_relax_info_struct	bfd/elf32-xtensa.c	/^struct xtensa_relax_info_struct$/;"	s	file:
xtensa_return_value	gdb/xtensa-tdep.c	/^xtensa_return_value (struct gdbarch *gdbarch,$/;"	f	file:
xtensa_scan_prologue	gdb/xtensa-tdep.c	/^xtensa_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR current_pc)$/;"	f	file:
xtensa_session_once_reported	gdb/xtensa-tdep.c	/^static int xtensa_session_once_reported = 1;$/;"	v	file:
xtensa_set_field_fn	include/xtensa-isa-internal.h	/^typedef void (*xtensa_set_field_fn) (xtensa_insnbuf, uint32);$/;"	t
xtensa_set_slot_fn	include/xtensa-isa-internal.h	/^typedef void (*xtensa_set_slot_fn) (xtensa_insnbuf, const xtensa_insnbuf);$/;"	t
xtensa_skip_prologue	gdb/xtensa-tdep.c	/^xtensa_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)$/;"	f	file:
xtensa_slot_internal	include/xtensa-isa-internal.h	/^} xtensa_slot_internal;$/;"	t	typeref:struct:xtensa_slot_internal_struct
xtensa_slot_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_slot_internal_struct$/;"	s
xtensa_state	include/xtensa-isa.h	/^typedef int xtensa_state;$/;"	t
xtensa_stateOperand_inout	bfd/xtensa-isa.c	/^xtensa_stateOperand_inout (xtensa_isa isa, xtensa_opcode opc, int stOp)$/;"	f
xtensa_stateOperand_state	bfd/xtensa-isa.c	/^xtensa_stateOperand_state (xtensa_isa isa, xtensa_opcode opc, int stOp)$/;"	f
xtensa_state_internal	include/xtensa-isa-internal.h	/^} xtensa_state_internal;$/;"	t	typeref:struct:xtensa_state_internal_struct
xtensa_state_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_state_internal_struct$/;"	s
xtensa_state_is_exported	bfd/xtensa-isa.c	/^xtensa_state_is_exported (xtensa_isa isa, xtensa_state st)$/;"	f
xtensa_state_is_shared_or	bfd/xtensa-isa.c	/^xtensa_state_is_shared_or (xtensa_isa isa, xtensa_state st)$/;"	f
xtensa_state_lookup	bfd/xtensa-isa.c	/^xtensa_state_lookup (xtensa_isa isa, const char *name)$/;"	f
xtensa_state_name	bfd/xtensa-isa.c	/^xtensa_state_name (xtensa_isa isa, xtensa_state st)$/;"	f
xtensa_state_num_bits	bfd/xtensa-isa.c	/^xtensa_state_num_bits (xtensa_isa isa, xtensa_state st)$/;"	f
xtensa_store_gregset	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_store_gregset (struct regcache *regcache, const void *buf)$/;"	f	file:
xtensa_store_return_value	gdb/xtensa-tdep.c	/^xtensa_store_return_value (struct type *type,$/;"	f	file:
xtensa_store_xtregset	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_store_xtregset (struct regcache *regcache, const void *buf)$/;"	f	file:
xtensa_submask0	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask0[] = { { 42, 0, 4 } };$/;"	v
xtensa_submask1	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask1[] = { { 42, 5, 1 } };$/;"	v
xtensa_submask10	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask10[] = { { 47, 24, 8 } };$/;"	v
xtensa_submask11	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask11[] = { { 47, 16, 8 } };$/;"	v
xtensa_submask12	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask12[] = { { 47, 8, 8 } };$/;"	v
xtensa_submask13	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask13[] = { { 48, 16, 2 } };$/;"	v
xtensa_submask14	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask14[] = { { 49, 16, 2 } };$/;"	v
xtensa_submask15	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask15[] = { { 45, 22, 10 } };$/;"	v
xtensa_submask2	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask2[] = { { 42, 18, 1 } };$/;"	v
xtensa_submask3	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask3[] = { { 42, 6, 2 } };$/;"	v
xtensa_submask4	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask4[] = { { 42, 4, 1 } };$/;"	v
xtensa_submask5	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask5[] = { { 42, 16, 2 } };$/;"	v
xtensa_submask6	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask6[] = { { 42, 8, 4 } };$/;"	v
xtensa_submask7	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask7[] = { { 37, 12, 20 } };$/;"	v
xtensa_submask8	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask8[] = { { 37, 0, 1 } };$/;"	v
xtensa_submask9	gdb/xtensa-config.c	/^xtensa_reg_mask_t xtensa_submask9[] = { { 86, 8, 4 } };$/;"	v
xtensa_supply_gregset	gdb/xtensa-tdep.c	/^xtensa_supply_gregset (const struct regset *regset,$/;"	f	file:
xtensa_supports_hardware_single_step	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_supports_hardware_single_step (void)$/;"	f	file:
xtensa_sw_breakpoint_from_kind	gdb/gdbserver/linux-xtensa-low.c	/^xtensa_sw_breakpoint_from_kind (int kind, int *size)$/;"	f	file:
xtensa_sw_breakpoint_from_kind	gdb/xtensa-tdep.c	/^xtensa_sw_breakpoint_from_kind (struct gdbarch *gdbarch, int kind, int *size)$/;"	f	file:
xtensa_sysreg	include/xtensa-isa.h	/^typedef int xtensa_sysreg;$/;"	t
xtensa_sysreg_internal	include/xtensa-isa-internal.h	/^} xtensa_sysreg_internal;$/;"	t	typeref:struct:xtensa_sysreg_internal_struct
xtensa_sysreg_internal_struct	include/xtensa-isa-internal.h	/^typedef struct xtensa_sysreg_internal_struct$/;"	s
xtensa_sysreg_is_user	bfd/xtensa-isa.c	/^xtensa_sysreg_is_user (xtensa_isa isa, xtensa_sysreg sysreg)$/;"	f
xtensa_sysreg_lookup	bfd/xtensa-isa.c	/^xtensa_sysreg_lookup (xtensa_isa isa, int num, int is_user)$/;"	f
xtensa_sysreg_lookup_name	bfd/xtensa-isa.c	/^xtensa_sysreg_lookup_name (xtensa_isa isa, const char *name)$/;"	f
xtensa_sysreg_name	bfd/xtensa-isa.c	/^xtensa_sysreg_name (xtensa_isa isa, xtensa_sysreg sysreg)$/;"	f
xtensa_sysreg_number	bfd/xtensa-isa.c	/^xtensa_sysreg_number (xtensa_isa isa, xtensa_sysreg sysreg)$/;"	f
xtensa_target_flags_t	gdb/xtensa-tdep.h	/^} xtensa_target_flags_t;$/;"	t	typeref:enum:__anon1710
xtensa_undo_reloc_fn	include/xtensa-isa-internal.h	/^typedef int (*xtensa_undo_reloc_fn) (uint32 *, uint32);$/;"	t
xtensa_unwind	gdb/xtensa-tdep.c	/^xtensa_unwind =$/;"	v	typeref:struct:frame_unwind	file:
xtensa_unwind_pc	gdb/xtensa-tdep.c	/^xtensa_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)$/;"	f	file:
xtensa_user_reggroup	gdb/xtensa-tdep.c	/^static struct reggroup *xtensa_user_reggroup;$/;"	v	typeref:struct:reggroup	file:
xtensa_vectra_reggroup	gdb/xtensa-tdep.c	/^static struct reggroup *xtensa_vectra_reggroup;$/;"	v	typeref:struct:reggroup	file:
xtensa_verify_config	gdb/xtensa-tdep.c	/^xtensa_verify_config (struct gdbarch *gdbarch)$/;"	f	file:
xtensa_window_interrupt_frame_cache	gdb/xtensa-tdep.c	/^xtensa_window_interrupt_frame_cache (struct frame_info *this_frame,$/;"	f	file:
xtensa_window_interrupt_insn	gdb/xtensa-tdep.c	/^xtensa_window_interrupt_insn (struct gdbarch *gdbarch, CORE_ADDR pc)$/;"	f	file:
xtensa_windowed_frame_cache	gdb/xtensa-tdep.c	/^typedef struct xtensa_windowed_frame_cache$/;"	s	file:
xtensa_windowed_frame_cache_t	gdb/xtensa-tdep.c	/^} xtensa_windowed_frame_cache_t;$/;"	t	typeref:struct:xtensa_windowed_frame_cache	file:
xtensa_write_register	gdb/xtensa-tdep.c	/^xtensa_write_register (int regnum, ULONGEST value)$/;"	f	file:
xtisa_errno	bfd/xtensa-isa.c	/^xtensa_isa_status xtisa_errno;$/;"	v
xtisa_error_msg	bfd/xtensa-isa.c	/^char xtisa_error_msg[1024];$/;"	v
xtreg_high	gdb/xtensa-linux-nat.c	/^static int xtreg_high;$/;"	v	file:
xtreg_lo	gdb/xtensa-linux-nat.c	/^static int xtreg_lo;$/;"	v	file:
xvasprintf	libiberty/xvasprintf.c	/^xvasprintf (const char *format,$/;"	f
xvec	bfd/bfd-in2.h	/^  const struct bfd_target *xvec;$/;"	m	struct:bfd	typeref:struct:bfd::bfd_target
xvec_get_elf_backend_data	bfd/elf-bfd.h	1686;"	d
xx	gdb/testsuite/gdb.cp/classes.cc	/^    static Contains_nested_static_instance xx;$/;"	m	class:Contains_nested_static_instance::Nested	file:
xx	gdb/testsuite/gdb.cp/misc.cc	/^    static Contains_nested_static_instance xx;$/;"	m	class:Contains_nested_static_instance::Nested	file:
xx	gdb/testsuite/gdb.cp/namespace.cc	/^    int xx;$/;"	m	class:AAA::inA	file:
xx	gdb/testsuite/gdb.cp/nsimport.cc	/^    int xx = 22;$/;"	m	namespace:A::__anon1913	file:
xx	gdb/testsuite/gdb.cp/nsrecurs.cc	/^    int xx = 999;$/;"	m	namespace:__anon1892::__anon1893	file:
xx	sim/testsuite/sim/bfin/a4.s	/^xx:$/;"	l
xxx	gdb/testsuite/gdb.cp/nsimport.cc	/^  int xxx = 33;$/;"	m	namespace:__anon1914	file:
xxx	gdb/testsuite/gdb.cp/static-method.cc	/^namespace xxx$/;"	n	file:
xxx	include/opcode/convex.h	21;"	d
xxx	sim/testsuite/sim/bfin/lp1.s	/^xxx:$/;"	l
xyram_select	sim/sh/sim-main.h	/^    int xyram_select, xram_start, yram_start;$/;"	m	struct:__anon488::__anon489
xys_from_postbyte	opcodes/s12z-dis.c	/^xys_from_postbyte (uint8_t postbyte)$/;"	f	file:
xysp_from_postbyte	opcodes/s12z-dis.c	/^xysp_from_postbyte (uint8_t postbyte)$/;"	f	file:
xyz	gdb/testsuite/gdb.base/ptype-offsets.cc	/^struct xyz$/;"	s	file:
xyz	gdb/testsuite/gdb.cp/nsdecl.cc	/^  int xyz;$/;"	m	namespace:A	file:
xyz	gdb/testsuite/gdb.reverse/break-reverse.c	/^int xyz;$/;"	v
xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^char AAA::xyzq (char c)$/;"	f	class:AAA
xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^char BBB::CCC::xyzq (char c)$/;"	f	class:BBB::CCC
xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^char BBB::Class::xyzq (char c)$/;"	f	class:BBB::Class
xyzq	gdb/testsuite/gdb.cp/namespace.cc	/^char BBB::xyzq (char c)$/;"	f	class:BBB
xzalloc	gdb/common/common-utils.c	/^xzalloc (size_t size)$/;"	f
xzr	gdb/gdbserver/linux-aarch64-low.c	/^static const struct aarch64_register xzr = { 31, 1 };$/;"	v	typeref:struct:aarch64_register	file:
y	gdb/testsuite/gdb.base/disasm-optim.c	/^volatile int x, y;$/;"	v
y	gdb/testsuite/gdb.base/gdb11531.c	/^ double y;$/;"	m	struct:rec	file:
y	gdb/testsuite/gdb.base/int-type.c	/^int y;$/;"	v
y	gdb/testsuite/gdb.base/pointers.c	/^int y;$/;"	v
y	gdb/testsuite/gdb.base/structs3.c	/^  int x, y;$/;"	m	struct:Two	file:
y	gdb/testsuite/gdb.base/vla-datatypes.c	/^  struct foo y;$/;"	m	struct:bar	typeref:struct:bar::foo	file:
y	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int y;$/;"	m	class:A1	file:
y	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int y;$/;"	m	class:A2	file:
y	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int y;$/;"	m	class:A3	file:
y	gdb/testsuite/gdb.cp/annota2.cc	/^  int y;$/;"	m	class:A	file:
y	gdb/testsuite/gdb.cp/annota3.cc	/^  int y;$/;"	m	class:A	file:
y	gdb/testsuite/gdb.cp/anon-union.cc	/^  unsigned int y;$/;"	m	union:Bar	file:
y	gdb/testsuite/gdb.cp/classes.cc	/^  int y;$/;"	m	class:Contains_nested_static_instance	file:
y	gdb/testsuite/gdb.cp/classes.cc	/^  int y;$/;"	m	class:Contains_static_instance	file:
y	gdb/testsuite/gdb.cp/classes.cc	/^  int y;$/;"	m	class:DynamicBar	file:
y	gdb/testsuite/gdb.cp/classes.cc	/^  int y;$/;"	m	class:Foo	file:
y	gdb/testsuite/gdb.cp/destrprint.cc	/^  int x, y;$/;"	m	class:Base	file:
y	gdb/testsuite/gdb.cp/formatted-ref.cc	/^      int x, y; $/;"	m	struct:Struct1	file:
y	gdb/testsuite/gdb.cp/member-name.cc	/^  int y;$/;"	m	struct:C	file:
y	gdb/testsuite/gdb.cp/member-name.cc	/^  static int y;$/;"	m	struct:Templ	file:
y	gdb/testsuite/gdb.cp/member-name.cc	/^template<typename T> int Templ<T>::y = 23;$/;"	m	class:Templ	file:
y	gdb/testsuite/gdb.cp/method.cc	/^  int y;$/;"	m	class:A	file:
y	gdb/testsuite/gdb.cp/misc.cc	/^  int y;$/;"	m	class:Contains_nested_static_instance	file:
y	gdb/testsuite/gdb.cp/misc.cc	/^  int y;$/;"	m	class:Contains_static_instance	file:
y	gdb/testsuite/gdb.cp/misc.cc	/^  int y;$/;"	m	class:Foo	file:
y	gdb/testsuite/gdb.cp/namespace.cc	/^      int y;$/;"	m	class:C::CClass::NestedClass	file:
y	gdb/testsuite/gdb.cp/nsdecl.cc	/^int y;$/;"	v
y	gdb/testsuite/gdb.cp/pr10728-y.cc	/^X y()$/;"	f
y	gdb/testsuite/gdb.cp/shadow.cc	/^int y = 0;$/;"	v
y	gdb/testsuite/gdb.cp/typedef-base.cc	/^  int y;$/;"	m	struct:C	file:
y	gdb/testsuite/gdb.cp/userdef.cc	/^  int y;$/;"	m	class:A1	file:
y	gdb/testsuite/gdb.cp/virtbase.cc	/^    int y;$/;"	m	class:ph::Middle	file:
y	gdb/testsuite/gdb.cp/virtbase.cc	/^  int y;$/;"	m	struct:VirtualMiddleB	file:
y	gdb/testsuite/gdb.cp/virtbase.cc	/^  int y[300];$/;"	m	struct:VirtualMiddleA	file:
y	gdb/testsuite/gdb.dwarf2/dw2-opt-structptr.c	/^  struct foo *y;$/;"	m	struct:foo	typeref:struct:foo::foo	file:
y	gdb/testsuite/gdb.dwarf2/implptr.c	/^  int *x, y;$/;"	m	struct:S	file:
y	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int y;$/;"	m	struct:arraystruct	file:
y	gdb/testsuite/gdb.mi/gdb701.c	/^  int y;$/;"	m	struct:_foo	file:
y	gdb/testsuite/gdb.mi/gdb792.cc	/^		int y;$/;"	m	class:A	file:
y	gdb/testsuite/gdb.opt/inline-bt.c	/^int x, y;$/;"	v
y	gdb/testsuite/gdb.opt/inline-cmds.c	/^int x, y;$/;"	v
y	gdb/testsuite/gdb.opt/inline-locals.c	/^int x, y;$/;"	v
y	gdb/testsuite/gdb.python/lib-types.cc	/^  int y;$/;"	m	class:subclass1	file:
y	gdb/testsuite/gdb.python/py-pp-maint.c	/^  int x,y;$/;"	m	struct:function_lookup_test	file:
y	gdb/testsuite/gdb.python/py-pp-registration.c	/^  int x,y;$/;"	m	struct:function_lookup_test	file:
y	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int y;$/;"	m	struct:arraystruct	file:
y	gdb/testsuite/gdb.python/py-type.c	/^  union { int x; char y; };$/;"	m	union:SS::__anon1952	file:
y	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int x; char y; };$/;"	m	union:UU::__anon1950	file:
y	gdb/testsuite/gdb.python/py-value-cc.cc	/^  union { int x; char y; };$/;"	m	union:X::__anon1948	file:
y	gdb/testsuite/gdb.reverse/i387-env-reverse.c	/^double x = 100.345, y = 25.7789;$/;"	v
y	gdb/testsuite/gdb.stabs/exclfwd1.c	/^  int x, y;$/;"	m	struct:a	file:
y	gdb/testsuite/gdb.stabs/gdb11479.c	/^ int y;$/;"	m	struct:dummy	file:
y	gdb/testsuite/gdb.trace/unavailable.cc	/^  int y;$/;"	m	class:Middle	file:
y	gdb/tui/tui-data.h	/^  int x, y;$/;"	m	struct:tui_point
y	sim/erc32/sis.h	/^    uint32          y;$/;"	m	struct:pstate
y	sim/testsuite/sim/sh/add.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/and.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/bclr.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/bld.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/bldnot.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/bset.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/bst.s	/^y:	.long	_y$/;"	l
y	sim/testsuite/sim/sh/movli.s	/^y:	.long	2$/;"	l
y1	gdb/testsuite/gdb.cp/pr10728-x.h	/^  Y* y1;$/;"	m	struct:X
y2	gdb/testsuite/gdb.cp/pr10728-x.h	/^  Y* y2;$/;"	m	struct:X
y__0	gdb/testsuite/gdb.base/gdb1821.c	/^struct foo { double x__0, y__0, z__1; } bar;$/;"	m	struct:foo	file:
y_count	sim/testsuite/sim/bfin/test-dma.h	/^  bu16 y_count;$/;"	m	struct:bfin_dmasg
y_modify	sim/testsuite/sim/bfin/test-dma.h	/^  bs16 y_modify;$/;"	m	struct:bfin_dmasg
yellow	gdb/testsuite/gdb.base/cvexpr.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
yellow	gdb/testsuite/gdb.base/ptype.c	/^enum colors {yellow, purple, pink} nonprimary;$/;"	e	enum:colors	file:
yellow	gdb/testsuite/gdb.cp/classes.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
yellow	gdb/testsuite/gdb.cp/misc.cc	/^  enum PrivEnum { red, green, blue, yellow = 42 };$/;"	e	enum:ClassWithEnum::PrivEnum	file:
ymem	sim/sh/sim-main.h	/^    unsigned char *ymem;$/;"	m	struct:__anon488::__anon489
ymem_offset	sim/sh/sim-main.h	/^    unsigned char *ymem_offset;$/;"	m	struct:__anon488::__anon489
ymm0_regnum	gdb/i386-tdep.h	/^  int ymm0_regnum;$/;"	m	struct:gdbarch_tdep
ymm0h_regnum	gdb/i386-tdep.h	/^  int ymm0h_regnum;$/;"	m	struct:gdbarch_tdep
ymm16_regnum	gdb/i386-tdep.h	/^  int ymm16_regnum;$/;"	m	struct:gdbarch_tdep
ymm16h_register_names	gdb/i386-tdep.h	/^  const char **ymm16h_register_names;$/;"	m	struct:gdbarch_tdep
ymm16h_regnum	gdb/i386-tdep.h	/^  int ymm16h_regnum;$/;"	m	struct:gdbarch_tdep
ymm_avx512_register_names	gdb/i386-tdep.h	/^  const char **ymm_avx512_register_names;$/;"	m	struct:gdbarch_tdep
ymm_mode	opcodes/i386-dis.c	/^  ymm_mode,$/;"	e	enum:__anon42	file:
ymmh_register_names	gdb/i386-tdep.h	/^  const char **ymmh_register_names;$/;"	m	struct:gdbarch_tdep
ymmh_space	gdb/gdbserver/i387-fp.c	/^  unsigned char ymmh_space[256];$/;"	m	struct:i387_xsave	file:
ymmq_mode	opcodes/i386-dis.c	/^  ymmq_mode,$/;"	e	enum:__anon42	file:
ymmword	opcodes/i386-opc.h	/^      unsigned int ymmword:1;$/;"	m	struct:i386_operand_type::__anon69
ymmxmm_mode	opcodes/i386-dis.c	/^  ymmxmm_mode,$/;"	e	enum:__anon42	file:
yptr	sim/testsuite/sim/sh/movli.s	/^yptr:	.long	y$/;"	l
yquery	gdb/utils.c	/^yquery (const char *ctlstr, ...)$/;"	f
yram_start	sim/sh/sim-main.h	/^    int xyram_select, xram_start, yram_start;$/;"	m	struct:__anon488::__anon489
yy	gdb/testsuite/gdb.cp/classes.cc	/^  static Nested yy;$/;"	m	class:Contains_nested_static_instance	file:
yy	gdb/testsuite/gdb.cp/misc.cc	/^  static Nested yy;$/;"	m	class:Contains_nested_static_instance	file:
yy_yys	gdb/yy-remap.h	59;"	d
yy_yyv	gdb/yy-remap.h	63;"	d
yyact	gdb/yy-remap.h	52;"	d
yyalloc	intl/plural.c	/^union yyalloc$/;"	u	file:
yychar	gdb/yy-remap.h	44;"	d
yychar	intl/plural.c	10;"	d	file:
yycheck	gdb/yy-remap.h	78;"	d
yycheck	intl/plural.c	/^static const short yycheck[] =$/;"	v	file:
yychk	gdb/yy-remap.h	50;"	d
yyclearin	intl/plural.c	477;"	d	file:
yydebug	gdb/yy-remap.h	45;"	d
yydebug	intl/plural.c	/^int yydebug;$/;"	v
yydebug	intl/plural.c	11;"	d	file:
yydef	gdb/yy-remap.h	49;"	d
yydefact	intl/plural.c	/^static const short yydefact[] =$/;"	v	file:
yydefgoto	intl/plural.c	/^static const short yydefgoto[] =$/;"	v	file:
yydefred	gdb/yy-remap.h	72;"	d
yydgoto	gdb/yy-remap.h	73;"	d
yyerrflag	gdb/yy-remap.h	54;"	d
yyerrok	intl/plural.c	476;"	d	file:
yyerror	gdb/yy-remap.h	42;"	d
yyerror	intl/plural.c	/^yyerror (str)$/;"	f	file:
yyerror	intl/plural.c	8;"	d	file:
yyexca	gdb/yy-remap.h	53;"	d
yygindex	gdb/yy-remap.h	76;"	d
yylen	gdb/yy-remap.h	71;"	d
yylex	gdb/yy-remap.h	41;"	d
yylex	intl/plural.c	/^yylex (lval, pexp)$/;"	f	file:
yylex	intl/plural.c	7;"	d	file:
yylhs	gdb/yy-remap.h	70;"	d
yylloc	gdb/yy-remap.h	65;"	d
yyls	intl/plural.c	/^  YYLTYPE yyls;$/;"	m	union:yyalloc	file:
yylval	gdb/yy-remap.h	43;"	d
yylval	intl/plural.c	9;"	d	file:
yymaxdepth	gdb/yy-remap.h	39;"	d
yyname	gdb/yy-remap.h	68;"	d
yynerrs	gdb/yy-remap.h	55;"	d
yynerrs	intl/plural.c	12;"	d	file:
yypact	gdb/yy-remap.h	46;"	d
yypact	intl/plural.c	/^static const short yypact[] =$/;"	v	file:
yyparse	gdb/yy-remap.h	40;"	d
yyparse	intl/plural.c	/^yyparse (YYPARSE_PARAM_ARG)$/;"	f
yyparse	intl/plural.c	6;"	d	file:
yypgo	gdb/yy-remap.h	51;"	d
yypgoto	intl/plural.c	/^static const short yypgoto[] =$/;"	v	file:
yyprhs	intl/plural.c	/^static const short yyprhs[] =$/;"	v	file:
yyps	gdb/yy-remap.h	56;"	d
yypv	gdb/yy-remap.h	57;"	d
yyr1	gdb/yy-remap.h	47;"	d
yyr1	intl/plural.c	/^static const short yyr1[] =$/;"	v	file:
yyr2	gdb/yy-remap.h	48;"	d
yyr2	intl/plural.c	/^static const short yyr2[] =$/;"	v	file:
yyreds	gdb/yy-remap.h	66;"	d
yyrhs	intl/plural.c	/^static const short yyrhs[] =$/;"	v	file:
yyrindex	gdb/yy-remap.h	75;"	d
yyrline	intl/plural.c	/^static const short yyrline[] =$/;"	v	file:
yyrule	gdb/yy-remap.h	69;"	d
yys	gdb/yy-remap.h	58;"	d
yysindex	gdb/yy-remap.h	74;"	d
yyss	gdb/yy-remap.h	79;"	d
yyss	intl/plural.c	/^  short yyss;$/;"	m	union:yyalloc	file:
yysslim	gdb/yy-remap.h	80;"	d
yyssp	gdb/yy-remap.h	81;"	d
yystacksize	gdb/yy-remap.h	82;"	d
yystate	gdb/yy-remap.h	60;"	d
yystpcpy	intl/plural.c	/^yystpcpy (char *yydest, const char *yysrc)$/;"	f	file:
yystpcpy	intl/plural.c	611;"	d	file:
yystrlen	intl/plural.c	/^yystrlen (const char *yystr)$/;"	f	file:
yystrlen	intl/plural.c	588;"	d	file:
yystype	intl/plural.c	/^} yystype;$/;"	t	typeref:union:__anon978	file:
yytable	gdb/yy-remap.h	77;"	d
yytable	intl/plural.c	/^static const short yytable[] =$/;"	v	file:
yytmp	gdb/yy-remap.h	61;"	d
yytname	intl/plural.c	/^static const char *const yytname[] =$/;"	v	file:
yytoks	gdb/yy-remap.h	67;"	d
yytranslate	intl/plural.c	/^static const char yytranslate[] =$/;"	v	file:
yyv	gdb/yy-remap.h	62;"	d
yyval	gdb/yy-remap.h	64;"	d
yyvs	gdb/yy-remap.h	83;"	d
yyvs	intl/plural.c	/^  YYSTYPE yyvs;$/;"	m	union:yyalloc	file:
yyvsp	gdb/yy-remap.h	84;"	d
yyy	sim/testsuite/sim/bfin/lp1.s	/^yyy:$/;"	l
z	gdb/testsuite/gdb.base/gdb11531.c	/^ int z;$/;"	m	struct:rec	file:
z	gdb/testsuite/gdb.base/int-type.c	/^int z;$/;"	v
z	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int z;$/;"	m	class:L	file:
z	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int z;$/;"	m	class:LV	file:
z	gdb/testsuite/gdb.cp/ambiguous.cc	/^  int z;$/;"	m	class:X	file:
z	gdb/testsuite/gdb.cp/classes.cc	/^    int z;$/;"	m	class:Contains_nested_static_instance::Nested	file:
z	gdb/testsuite/gdb.cp/classes.cc	/^  int z;$/;"	m	class:Bar	file:
z	gdb/testsuite/gdb.cp/derivation.cc	/^  value_type z;$/;"	m	class:Z	file:
z	gdb/testsuite/gdb.cp/destrprint.cc	/^  int z;$/;"	m	class:Derived	file:
z	gdb/testsuite/gdb.cp/impl-this.cc	/^  T z;$/;"	m	class:A	file:
z	gdb/testsuite/gdb.cp/member-name.cc	/^    static int z;$/;"	m	struct:C::inner	file:
z	gdb/testsuite/gdb.cp/member-name.cc	/^int C::inner::z = 0;$/;"	m	class:C::inner	file:
z	gdb/testsuite/gdb.cp/misc.cc	/^    int z;$/;"	m	class:Contains_nested_static_instance::Nested	file:
z	gdb/testsuite/gdb.cp/misc.cc	/^  int z;$/;"	m	class:Bar	file:
z	gdb/testsuite/gdb.cp/namespace1.cc	/^    int z;$/;"	m	class:C::OtherFileClass	file:
z	gdb/testsuite/gdb.cp/nsdecl.cc	/^int z;$/;"	v
z	gdb/testsuite/gdb.cp/ptype-flags.cc	/^  Z z;$/;"	m	class:Holder	file:
z	gdb/testsuite/gdb.cp/userdef.cc	/^  int z;$/;"	m	class:Member	file:
z	gdb/testsuite/gdb.cp/virtbase.cc	/^    int z;$/;"	m	class:ph::Derived	file:
z	gdb/testsuite/gdb.cp/virtbase.cc	/^  int z;$/;"	m	struct:Virtual	file:
z	gdb/testsuite/gdb.mi/gdb701.c	/^  int z;$/;"	m	struct:_foo	file:
z	gdb/testsuite/gdb.mi/gdb792.cc	/^		float z;$/;"	m	class:A	file:
z	gdb/testsuite/gdb.mi/mi-inheritance-syntax-error.cc	/^		int z;$/;"	m	class:C	file:
z	gdb/testsuite/gdb.opt/inline-bt.c	/^volatile int z = 0;$/;"	v
z	gdb/testsuite/gdb.opt/inline-cmds.c	/^volatile int z = 0;$/;"	v
z	gdb/testsuite/gdb.opt/inline-locals.c	/^volatile int z = 0;$/;"	v
z	gdb/testsuite/gdb.trace/unavailable.cc	/^  int z;$/;"	m	class:Derived	file:
z	gdb/testsuite/gdb.trace/unavailable.cc	/^  int z;$/;"	m	struct:Virtual	file:
z	gdb/unittests/basic_string_view/operations/compare/char/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:operations_compare_1::want_value	file:
z	gdb/unittests/basic_string_view/operations/compare/wchar_t/1.cc	/^enum want_value {lt=0, z=1, gt=2};$/;"	e	enum:want_value	file:
z	sim/testsuite/sim/sh/movli.s	/^z:	.long	3$/;"	l
z1	gdb/testsuite/gdb.linespec/base/one/thefile.cc	/^int z1 ()$/;"	f
z2	gdb/testsuite/gdb.linespec/base/two/thefile.cc	/^int z2 ()$/;"	f
z8k_lookup_instr	opcodes/z8k-dis.c	/^z8k_lookup_instr (unsigned char *nibbles, disassemble_info *info)$/;"	f
z8k_table	opcodes/z8k-opc.h	/^const opcode_entry_type z8k_table[] = {$/;"	v
zAX	opcodes/i386-dis.c	350;"	d	file:
zError	zlib/zconf.h	132;"	d
zError	zlib/zutil.c	/^const char * ZEXPORT zError(err)$/;"	f
z_1	gdb/testsuite/gdb.base/store.c	/^struct s_1 { short s[1]; } z_1, s_1;$/;"	v	typeref:struct:s_1
z_2	gdb/testsuite/gdb.base/store.c	/^struct s_2 { short s[2]; } z_2, s_2;$/;"	v	typeref:struct:s_2
z_3	gdb/testsuite/gdb.base/store.c	/^struct s_3 { short s[3]; } z_3, s_3;$/;"	v	typeref:struct:s_3
z_4	gdb/testsuite/gdb.base/store.c	/^struct s_4 { short s[4]; } z_4, s_4;$/;"	v	typeref:struct:s_4
z__1	gdb/testsuite/gdb.base/gdb1821.c	/^struct foo { double x__0, y__0, z__1; } bar;$/;"	m	struct:foo	file:
z_adler32_combine	zlib/zlib.h	1853;"	d
z_const	zlib/zconf.h	235;"	d
z_const	zlib/zconf.h	237;"	d
z_crc32_combine	zlib/zlib.h	1854;"	d
z_crc_t	zlib/zconf.h	/^   typedef Z_U4 z_crc_t;$/;"	t
z_crc_t	zlib/zconf.h	/^   typedef unsigned long z_crc_t;$/;"	t
z_deflateInit	zlib/zlib.h	1779;"	d
z_deflateInit2	zlib/zlib.h	1783;"	d
z_errmsg	zlib/zutil.c	/^z_const char * const z_errmsg[10] = {$/;"	v
z_error	zlib/zutil.c	/^void ZLIB_INTERNAL z_error (m)$/;"	f
z_field	gdb/testsuite/gdb.base/break1.c	/^  union { int z_field; };$/;"	m	union:some_struct::__anon1955	file:
z_filefunc	zlib/contrib/minizip/unzip.c	/^    zlib_filefunc64_32_def z_filefunc;$/;"	m	struct:__anon994	file:
z_filefunc	zlib/contrib/minizip/unzip.c	/^    zlib_filefunc64_32_def z_filefunc;$/;"	m	struct:__anon995	file:
z_filefunc	zlib/contrib/minizip/zip.c	/^    zlib_filefunc64_32_def z_filefunc;$/;"	m	struct:__anon992	file:
z_gzgetc	zlib/gzread.c	443;"	d	file:
z_gzgetc	zlib/zlib.h	1824;"	d
z_gzgetc	zlib/zlib.h	1825;"	d
z_gzoffset	zlib/zlib.h	1852;"	d
z_gzopen	zlib/zlib.h	1849;"	d
z_gzseek	zlib/zlib.h	1850;"	d
z_gztell	zlib/zlib.h	1851;"	d
z_inflateBackInit	zlib/zlib.h	1789;"	d
z_inflateInit	zlib/zlib.h	1781;"	d
z_inflateInit2	zlib/zlib.h	1786;"	d
z_longlong	zlib/zconf.h	243;"	d
z_longlong	zlib/zconf.h	252;"	d
z_magic	bfd/libaout.h	/^  z_magic,$/;"	e	enum:aout_magic
z_mode	opcodes/i386-dis.c	/^  z_mode,$/;"	e	enum:__anon42	file:
z_mode_ax_reg	opcodes/i386-dis.c	/^  z_mode_ax_reg,$/;"	e	enum:__anon42	file:
z_off64_t	zlib/zconf.h	508;"	d
z_off64_t	zlib/zconf.h	511;"	d
z_off64_t	zlib/zconf.h	513;"	d
z_off_t	zlib/zconf.h	480;"	d
z_off_t	zlib/zconf.h	504;"	d
z_size_t	zlib/zconf.h	/^     typedef size_t z_size_t;$/;"	t
z_size_t	zlib/zconf.h	/^     typedef unsigned NO_SIZE_T z_size_t;$/;"	t
z_size_t	zlib/zconf.h	/^     typedef unsigned long z_size_t;$/;"	t
z_size_t	zlib/zconf.h	/^   typedef unsigned long z_size_t;$/;"	t
z_stream	zlib/zlib.h	/^} z_stream;$/;"	t	typeref:struct:z_stream_s
z_stream_s	zlib/zlib.h	/^typedef struct z_stream_s {$/;"	s
z_streamp	zlib/zlib.h	/^typedef z_stream FAR *z_streamp;$/;"	t
z_type_supported	gdb/gdbserver/mem-break.c	/^z_type_supported (char z_type)$/;"	f	file:
z_verbose	zlib/zutil.c	/^int ZLIB_INTERNAL z_verbose = verbose;$/;"	v
zalloc	sim/common/sim-utils.c	/^zalloc (unsigned long size)$/;"	f
zalloc	sim/igen/misc.c	/^zalloc (long size)$/;"	f
zalloc	sim/ppc/main.c	/^zalloc(long size)$/;"	f
zalloc	sim/ppc/misc.c	/^zalloc(long size)$/;"	f
zalloc	sim/ppc/sim_calls.c	/^zalloc(long size)$/;"	f
zalloc	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint zalloc;$/;"	f	struct:DotZLib.ZStream
zalloc	zlib/test/example.c	/^static alloc_func zalloc = (alloc_func)0;$/;"	v	file:
zalloc	zlib/test/example.c	/^static alloc_func zalloc = myalloc;$/;"	v	file:
zalloc	zlib/zlib.h	/^    alloc_func zalloc;  \/* used to allocate the internal state *\/$/;"	m	struct:z_stream_s
zc	include/opcode/msp430-decode.h	/^  unsigned		zc:1;		\/* If set, pretend the carry bit is zero.  *\/$/;"	m	struct:__anon1250
zcalloc	zlib/zconf.h	134;"	d
zcalloc	zlib/zutil.c	/^voidpf ZLIB_INTERNAL zcalloc (opaque, items, size)$/;"	f
zcalloc	zlib/zutil.c	/^voidpf ZLIB_INTERNAL zcalloc (voidpf opaque, uInt items, uInt size)$/;"	f
zcalloc	zlib/zutil.c	/^voidpf ZLIB_INTERNAL zcalloc (voidpf opaque, unsigned items, unsigned size)$/;"	f
zcfree	zlib/zconf.h	135;"	d
zcfree	zlib/zutil.c	/^void ZLIB_INTERNAL zcfree (opaque, ptr)$/;"	f
zcfree	zlib/zutil.c	/^void ZLIB_INTERNAL zcfree (voidpf opaque, voidpf ptr)$/;"	f
zclose_file	zlib/contrib/minizip/ioapi.h	/^    close_file_func     zclose_file;$/;"	m	struct:zlib_filefunc64_def_s
zclose_file	zlib/contrib/minizip/ioapi.h	/^    close_file_func     zclose_file;$/;"	m	struct:zlib_filefunc_def_s
zdecode	zlib/contrib/minizip/crypt.h	76;"	d
zdep_tests	gdb/testsuite/gdb.disasm/hppa.s	/^zdep_tests$/;"	l
zdepi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^zdepi_tests$/;"	l
zed	gdb/testsuite/gdb.base/call-sc.c	/^void zed ()$/;"	f
zed	gdb/testsuite/gdb.base/structs.c	/^zed ()$/;"	f
zencode	zlib/contrib/minizip/crypt.h	79;"	d
zero	gdb/testsuite/gdb.base/condbreak-call-false.c	/^zero (void)$/;"	f
zero	gdb/testsuite/gdb.base/cvexpr.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
zero	gdb/testsuite/gdb.base/ptype.c	/^enum misordered {two = 2, one = 1, zero = 0, three = 3};$/;"	e	enum:misordered	file:
zero	gdb/testsuite/gdb.base/signull.c	/^data_t zero[10];$/;"	v
zero	gdb/testsuite/gdb.cp/anon-union.cc	/^    int zero;$/;"	m	union:Foo::__anon1920	file:
zero	gdb/testsuite/gdb.threads/forking-threads-plus-breakpoint.c	/^volatile int zero;$/;"	v
zero	gdb/testsuite/gdb.threads/process-dies-while-handling-bp.c	/^volatile int zero;$/;"	v
zero	gdb/unittests/optional/assignment/1.cc	/^    zero,$/;"	e	enum:assign_1::value_type::state_type	file:
zero	gdb/unittests/optional/assignment/2.cc	/^    zero,$/;"	e	enum:assign_2::value_type::state_type	file:
zero	gdb/unittests/optional/assignment/3.cc	/^    zero,$/;"	e	enum:assign_3::value_type::state_type	file:
zero	gdb/unittests/optional/assignment/4.cc	/^    zero,$/;"	e	enum:assign_4::value_type::state_type	file:
zero	include/oasys.h	/^    bfd_byte zero;$/;"	m	struct:oasys_end_record
zero	sim/testsuite/sim/sh/fsca.s	/^zero:		.long	0$/;"	l
zero_all	gdb/testsuite/gdb.base/dump.c	/^zero_all ()$/;"	f
zero_ext	sim/msp430/msp430-sim.c	/^zero_ext (unsigned int v, unsigned int bits)$/;"	f	file:
zero_ok	include/opcode/mips.h	/^  bfd_boolean zero_ok;$/;"	m	struct:mips_check_prev_operand
zero_reg	sim/igen/igen.h	/^  int zero_reg;$/;"	m	struct:_igen_gen_options
zero_reg_nr	sim/igen/igen.h	/^  int zero_reg_nr;$/;"	m	struct:_igen_gen_options
zero_reserved	sim/igen/igen.h	/^  int zero_reserved;$/;"	m	struct:_igen_decode_options
zero_undefweak	bfd/elfxx-x86.h	/^  unsigned int zero_undefweak : 2;$/;"	m	struct:elf_x86_link_hash_entry
zeroing	opcodes/i386-dis.c	/^    int zeroing;$/;"	m	struct:__anon58	file:
zerr	zlib/examples/zpipe.c	/^void zerr(int ret)$/;"	f
zerror_file	zlib/contrib/minizip/ioapi.h	/^    testerror_file_func zerror_file;$/;"	m	struct:zlib_filefunc64_def_s
zerror_file	zlib/contrib/minizip/ioapi.h	/^    testerror_file_func zerror_file;$/;"	m	struct:zlib_filefunc_def_s
zfile_func64	zlib/contrib/minizip/ioapi.h	/^    zlib_filefunc64_def zfile_func64;$/;"	m	struct:zlib_filefunc64_32_def_s
zfree	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        uint zfree;$/;"	f	struct:DotZLib.ZStream
zfree	zlib/test/example.c	/^static free_func zfree = (free_func)0;$/;"	v	file:
zfree	zlib/test/example.c	/^static free_func zfree = myfree;$/;"	v	file:
zfree	zlib/zlib.h	/^    free_func  zfree;   \/* used to free the internal state *\/$/;"	m	struct:z_stream_s
zfstream_h	zlib/contrib/iostream/zfstream.h	3;"	d
zip64	zlib/contrib/minizip/zip.c	/^    int  zip64;               \/* Add ZIP64 extened information in the extra field *\/$/;"	m	struct:__anon991	file:
zip64FlushWriteBuffer	zlib/contrib/minizip/zip.c	/^local int zip64FlushWriteBuffer(zip64_internal* zi)$/;"	f
zip64_internal	zlib/contrib/minizip/zip.c	/^} zip64_internal;$/;"	t	typeref:struct:__anon992	file:
zip64local_SearchCentralDir	zlib/contrib/minizip/zip.c	/^local ZPOS64_T zip64local_SearchCentralDir(const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream)$/;"	f
zip64local_SearchCentralDir64	zlib/contrib/minizip/zip.c	/^local ZPOS64_T zip64local_SearchCentralDir64(const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream)$/;"	f
zip64local_TmzDateToDosDate	zlib/contrib/minizip/zip.c	/^local uLong zip64local_TmzDateToDosDate(const tm_zip* ptm)$/;"	f
zip64local_getByte	zlib/contrib/minizip/zip.c	/^local int zip64local_getByte(const zlib_filefunc64_32_def* pzlib_filefunc_def,voidpf filestream,int* pi)$/;"	f
zip64local_getLong	zlib/contrib/minizip/zip.c	/^local int zip64local_getLong (const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream, uLong* pX)$/;"	f
zip64local_getLong64	zlib/contrib/minizip/zip.c	/^local int zip64local_getLong64 (const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream, ZPOS64_T *pX)$/;"	f
zip64local_getShort	zlib/contrib/minizip/zip.c	/^local int zip64local_getShort (const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream, uLong* pX)$/;"	f
zip64local_putValue	zlib/contrib/minizip/zip.c	/^local int zip64local_putValue (const zlib_filefunc64_32_def* pzlib_filefunc_def, voidpf filestream, ZPOS64_T x, int nbByte)$/;"	f
zip64local_putValue_inmemory	zlib/contrib/minizip/zip.c	/^local void zip64local_putValue_inmemory (void* dest, ZPOS64_T x, int nbByte)$/;"	f
zipClose	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipClose (zipFile file, const char* global_comment)$/;"	f
zipCloseFileInZip	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipCloseFileInZip (zipFile file)$/;"	f
zipCloseFileInZipRaw	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipCloseFileInZipRaw (zipFile file, uLong uncompressed_size, uLong crc32)$/;"	f
zipCloseFileInZipRaw64	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipCloseFileInZipRaw64 (zipFile file, ZPOS64_T uncompressed_size, uLong crc32)$/;"	f
zipFile	zlib/contrib/minizip/zip.h	/^typedef voidp zipFile;$/;"	t
zipFile	zlib/contrib/minizip/zip.h	/^typedef zipFile__ *zipFile;$/;"	t
zipFile__	zlib/contrib/minizip/zip.h	/^typedef struct TagzipFile__ { int unused; } zipFile__;$/;"	t	typeref:struct:TagzipFile__
zipOpen	zlib/contrib/minizip/zip.c	/^extern zipFile ZEXPORT zipOpen (const char* pathname, int append)$/;"	f
zipOpen2	zlib/contrib/minizip/zip.c	/^extern zipFile ZEXPORT zipOpen2 (const char *pathname, int append, zipcharpc* globalcomment, zlib_filefunc_def* pzlib_filefunc32_def)$/;"	f
zipOpen2_64	zlib/contrib/minizip/zip.c	/^extern zipFile ZEXPORT zipOpen2_64 (const void *pathname, int append, zipcharpc* globalcomment, zlib_filefunc64_def* pzlib_filefunc_def)$/;"	f
zipOpen3	zlib/contrib/minizip/zip.c	/^extern zipFile ZEXPORT zipOpen3 (const void *pathname, int append, zipcharpc* globalcomment, zlib_filefunc64_32_def* pzlib_filefunc64_32_def)$/;"	f
zipOpen64	zlib/contrib/minizip/zip.c	/^extern zipFile ZEXPORT zipOpen64 (const void* pathname, int append)$/;"	f
zipOpenNewFileInZip	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip (zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip2	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip2(zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip2_64	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip2_64(zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip3	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip3 (zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip3_64	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip3_64(zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip4	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip4 (zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip4_64	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip4_64 (zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipOpenNewFileInZip64	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipOpenNewFileInZip64 (zipFile file, const char* filename, const zip_fileinfo* zipfi,$/;"	f
zipRemoveExtraInfoBlock	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipRemoveExtraInfoBlock (char* pData, int* dataLen, short sHeader)$/;"	f
zipWriteInFileInZip	zlib/contrib/minizip/zip.c	/^extern int ZEXPORT zipWriteInFileInZip (zipFile file,const void* buf,unsigned int len)$/;"	f
zip_copyright	zlib/contrib/minizip/zip.c	/^const char zip_copyright[] =" zip 1.01 Copyright 1998-2004 Gilles Vollant - http:\/\/www.winimage.com\/zLibDll";$/;"	v
zip_fileinfo	zlib/contrib/minizip/zip.h	/^} zip_fileinfo;$/;"	t	typeref:struct:__anon990
zipcharpc	zlib/contrib/minizip/zip.h	/^typedef const char* zipcharpc;$/;"	t
zl16b	sim/testsuite/sim/aarch64/uzp.s	/^zl16b:$/;"	l
zl2d	sim/testsuite/sim/aarch64/uzp.s	/^zl2d:$/;"	l
zl2s	sim/testsuite/sim/aarch64/uzp.s	/^zl2s:$/;"	l
zl4h	sim/testsuite/sim/aarch64/uzp.s	/^zl4h:$/;"	l
zl4s	sim/testsuite/sim/aarch64/uzp.s	/^zl4s:$/;"	l
zl8b	sim/testsuite/sim/aarch64/uzp.s	/^zl8b:$/;"	l
zl8h	sim/testsuite/sim/aarch64/uzp.s	/^zl8h:$/;"	l
zlib1222add	zlib/contrib/asm686/match.S	/^#define zlib1222add		(8)$/;"	d
zlib1222add	zlib/contrib/masmx64/gvmat64.asm	/^    zlib1222add equ 8$/;"	d
zlib1222add	zlib/contrib/masmx86/match686.asm	/^    zlib1222add         equ     8$/;"	d
zlib1222sup	zlib/contrib/masmx86/inffas32.asm	/^zlib1222sup      equ    8$/;"	d
zlibAllocMem	zlib/contrib/delphi/ZLib.pas	/^function zlibAllocMem(AppData: Pointer; Items, Size: Integer): Pointer; cdecl;$/;"	f
zlibCompileFlags	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        private static extern uint zlibCompileFlags();$/;"	m	class:DotZLib.Info	file:
zlibCompileFlags	zlib/contrib/pascal/zlibpas.pas	/^function zlibCompileFlags: LongInt;$/;"	f
zlibCompileFlags	zlib/contrib/pascal/zlibpas.pas	/^function zlibCompileFlags; external;$/;"	f
zlibCompileFlags	zlib/zconf.h	137;"	d
zlibCompileFlags	zlib/zutil.c	/^uLong ZEXPORT zlibCompileFlags()$/;"	f
zlibFreeMem	zlib/contrib/delphi/ZLib.pas	/^procedure zlibFreeMem(AppData, Block: Pointer); cdecl;$/;"	p
zlibVersion	zlib/contrib/dotzlib/DotZLib/DotZLib.cs	/^        private static extern string zlibVersion();$/;"	m	class:DotZLib.Info	file:
zlibVersion	zlib/contrib/pascal/zlibpas.pas	/^function zlibVersion: PChar;$/;"	f
zlibVersion	zlib/contrib/pascal/zlibpas.pas	/^function zlibVersion; external;$/;"	f
zlibVersion	zlib/zconf.h	138;"	d
zlibVersion	zlib/zutil.c	/^const char * ZEXPORT zlibVersion()$/;"	f
zlib_filefunc64_32_def	zlib/contrib/minizip/ioapi.h	/^} zlib_filefunc64_32_def;$/;"	t	typeref:struct:zlib_filefunc64_32_def_s
zlib_filefunc64_32_def_s	zlib/contrib/minizip/ioapi.h	/^typedef struct zlib_filefunc64_32_def_s$/;"	s
zlib_filefunc64_def	zlib/contrib/minizip/ioapi.h	/^} zlib_filefunc64_def;$/;"	t	typeref:struct:zlib_filefunc64_def_s
zlib_filefunc64_def_s	zlib/contrib/minizip/ioapi.h	/^typedef struct zlib_filefunc64_def_s$/;"	s
zlib_filefunc_def	zlib/contrib/minizip/ioapi.h	/^} zlib_filefunc_def;$/;"	t	typeref:struct:zlib_filefunc_def_s
zlib_filefunc_def_s	zlib/contrib/minizip/ioapi.h	/^typedef struct zlib_filefunc_def_s$/;"	s
zlib_version	zlib/zlib.h	214;"	d
zmagic_disk_block_size	bfd/libaout.h	/^  unsigned long zmagic_disk_block_size;$/;"	m	struct:aoutdata
zmagic_mapped_contiguous	bfd/libaout.h	/^  unsigned char zmagic_mapped_contiguous;$/;"	m	struct:aout_backend_data
zmemcmp	zlib/zutil.c	/^int ZLIB_INTERNAL zmemcmp(s1, s2, len)$/;"	f
zmemcmp	zlib/zutil.h	223;"	d
zmemcmp	zlib/zutil.h	227;"	d
zmemcpy	zlib/zutil.c	/^void ZLIB_INTERNAL zmemcpy(dest, source, len)$/;"	f
zmemcpy	zlib/zutil.h	222;"	d
zmemcpy	zlib/zutil.h	226;"	d
zmemzero	zlib/zutil.c	/^void ZLIB_INTERNAL zmemzero(dest, len)$/;"	f
zmemzero	zlib/zutil.h	224;"	d
zmemzero	zlib/zutil.h	228;"	d
zmm0_regnum	gdb/i386-tdep.h	/^  int zmm0_regnum;$/;"	m	struct:gdbarch_tdep
zmm0h_regnum	gdb/i386-tdep.h	/^  int zmm0h_regnum;$/;"	m	struct:gdbarch_tdep
zmm_data	gdb/testsuite/gdb.arch/i386-avx512.c	/^v8sd_t zmm_data[] =$/;"	v
zmmh_high_space	gdb/gdbserver/i387-fp.c	/^  unsigned char zmmh_high_space[1024];$/;"	m	struct:i387_xsave	file:
zmmh_low_space	gdb/gdbserver/i387-fp.c	/^  unsigned char zmmh_low_space[512];$/;"	m	struct:i387_xsave	file:
zmmh_register_names	gdb/i386-tdep.h	/^  const char **zmmh_register_names;$/;"	m	struct:gdbarch_tdep
zmmword	opcodes/i386-opc.h	/^      unsigned int zmmword:1;$/;"	m	struct:i386_operand_type::__anon69
zopen32_file	zlib/contrib/minizip/ioapi.h	/^    open_file_func      zopen32_file;$/;"	m	struct:zlib_filefunc64_32_def_s
zopen64_file	zlib/contrib/minizip/ioapi.h	/^    open64_file_func    zopen64_file;$/;"	m	struct:zlib_filefunc64_def_s
zopen_file	zlib/contrib/minizip/ioapi.h	/^    open_file_func      zopen_file;$/;"	m	struct:zlib_filefunc_def_s
zptr	sim/testsuite/sim/sh/movli.s	/^zptr:	.long	z$/;"	l
zpull	zlib/examples/gzjoin.c	/^local void zpull(z_streamp strm, bin *in)$/;"	f
zr0	sim/testsuite/sim/ft32/basic.s	/^zr0:$/;"	l
zread_file	zlib/contrib/minizip/ioapi.h	/^    read_file_func      zread_file;$/;"	m	struct:zlib_filefunc64_def_s
zread_file	zlib/contrib/minizip/ioapi.h	/^    read_file_func      zread_file;$/;"	m	struct:zlib_filefunc_def_s
zs	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int zs;$/;"	m	struct:s	file:
zs	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int zs;$/;"	m	struct:s	file:
zseek32_file	zlib/contrib/minizip/ioapi.h	/^    seek_file_func      zseek32_file;$/;"	m	struct:zlib_filefunc64_32_def_s
zseek64_file	zlib/contrib/minizip/ioapi.h	/^    seek64_file_func    zseek64_file;$/;"	m	struct:zlib_filefunc64_def_s
zseek_file	zlib/contrib/minizip/ioapi.h	/^    seek_file_func      zseek_file;$/;"	m	struct:zlib_filefunc_def_s
zss	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^  int zss;$/;"	m	struct:SS	file:
zss	gdb/testsuite/gdb.python/py-prettyprint.c	/^  int zss;$/;"	m	struct:SS	file:
zstrerror	zlib/gzguts.h	129;"	d
zstrerror	zlib/gzguts.h	133;"	d
zstrerror	zlib/gzguts.h	135;"	d
zstringlen	zlib/contrib/iostream2/zstream.h	/^class zstringlen {$/;"	c
zstringlen	zlib/contrib/iostream2/zstream.h	/^inline zstringlen::zstringlen(izstream& zs) {$/;"	f	class:zstringlen
zstringlen	zlib/contrib/iostream2/zstream.h	/^inline zstringlen::zstringlen(ozstream& zs, const char* x) {$/;"	f	class:zstringlen
ztell32_file	zlib/contrib/minizip/ioapi.h	/^    tell_file_func      ztell32_file;$/;"	m	struct:zlib_filefunc64_32_def_s
ztell64_file	zlib/contrib/minizip/ioapi.h	/^    tell64_file_func    ztell64_file;$/;"	m	struct:zlib_filefunc64_def_s
ztell_file	zlib/contrib/minizip/ioapi.h	/^    tell_file_func      ztell_file;$/;"	m	struct:zlib_filefunc_def_s
zu16b	sim/testsuite/sim/aarch64/uzp.s	/^zu16b:$/;"	l
zu2d	sim/testsuite/sim/aarch64/uzp.s	/^zu2d:$/;"	l
zu2s	sim/testsuite/sim/aarch64/uzp.s	/^zu2s:$/;"	l
zu4h	sim/testsuite/sim/aarch64/uzp.s	/^zu4h:$/;"	l
zu4s	sim/testsuite/sim/aarch64/uzp.s	/^zu4s:$/;"	l
zu8b	sim/testsuite/sim/aarch64/uzp.s	/^zu8b:$/;"	l
zu8h	sim/testsuite/sim/aarch64/uzp.s	/^zu8h:$/;"	l
zvdep_tests	gdb/testsuite/gdb.disasm/hppa.s	/^zvdep_tests$/;"	l
zvdepi_tests	gdb/testsuite/gdb.disasm/hppa.s	/^zvdepi_tests$/;"	l
zwrite_file	zlib/contrib/minizip/ioapi.h	/^    write_file_func     zwrite_file;$/;"	m	struct:zlib_filefunc64_def_s
zwrite_file	zlib/contrib/minizip/ioapi.h	/^    write_file_func     zwrite_file;$/;"	m	struct:zlib_filefunc_def_s
zz	gdb/testsuite/gdb.cp/derivation.cc	/^  value_type zz;$/;"	m	class:ZZ	file:
zzz	gdb/testsuite/gdb.base/psymtab2.c	/^int zzz = 123;$/;"	v
zzz	sim/testsuite/sim/bfin/lp1.s	/^zzz:$/;"	l
zzz_type	gdb/testsuite/gdb.guile/scm-pretty-print.c	/^typedef struct container zzz_type;$/;"	t	typeref:struct:container	file:
zzz_type	gdb/testsuite/gdb.python/py-prettyprint.c	/^typedef struct container zzz_type;$/;"	t	typeref:struct:container	file:
zzzz	gdb/testsuite/gdb.mi/gdb792.cc	/^		int zzzz;$/;"	m	class:C	file:
~A	gdb/testsuite/gdb.cp/class2.cc	/^A::~A()$/;"	f	class:A
~A	gdb/testsuite/gdb.python/py-explore.cc	/^  virtual ~A() { }$/;"	f	class:A
~A	gdb/testsuite/gdb.python/py-xmethods.cc	/^A::~A () { }$/;"	f	class:dop::A
~B	gdb/testsuite/gdb.cp/class2.cc	/^B::~B()$/;"	f	class:B
~B	gdb/testsuite/gdb.python/py-explore.cc	/^  virtual ~B() { }$/;"	f	class:B
~Base	gdb/testsuite/gdb.cp/destrprint.cc	/^  virtual ~Base()$/;"	f	class:Base
~Base	gdb/testsuite/gdb.cp/mb-ctor.cc	/^Base::~Base()$/;"	f	class:Base
~Base	gdb/testsuite/gdb.cp/typeid.cc	/^  virtual ~Base() { }$/;"	f	struct:Base
~Base	gdb/testsuite/gdb.mi/mi-var-rtti.cc	/^    virtual ~Base() {}  \/\/ Enforce type to have vtable$/;"	f	struct:Base
~Base1	gdb/testsuite/gdb.cp/classes.cc	/^  ~Base1 () { }$/;"	f	class:Base1
~Base1	gdb/testsuite/gdb.cp/rtti1.cc	/^    virtual ~Base1() { }$/;"	f	class:n1::Base1
~Base2	gdb/testsuite/gdb.cp/rtti.h	/^    virtual ~Base2() { }$/;"	f	class:n2::Base2
~Baz	gdb/testsuite/gdb.cp/templates.cc	/^  ~Baz () { };$/;"	f	class:Baz
~C	gdb/testsuite/gdb.cp/anon-struct.cc	/^  ~C() {}$/;"	f	class:C
~C	gdb/testsuite/gdb.cp/chained-calls.cc	/^C::~C ()$/;"	f	class:C
~C3	gdb/testsuite/gdb.cp/anon-struct.cc	/^  ~C3() {}$/;"	f	class:C3
~CodecBase	zlib/contrib/dotzlib/DotZLib/CodecBase.cs	/^        ~CodecBase()$/;"	m	class:DotZLib.CodecBase	file:
~Derived	gdb/testsuite/gdb.cp/destrprint.cc	/^  ~Derived()$/;"	f	class:Derived
~Derived	gdb/testsuite/gdb.cp/mb-ctor.cc	/^Derived::~Derived()$/;"	f	class:Derived
~Foo	gdb/testsuite/gdb.cp/pr9594.cc	/^  ~Foo () { }$/;"	f	class:Foo
~GZipStream	zlib/contrib/dotzlib/DotZLib/GZipStream.cs	/^        ~GZipStream()$/;"	m	class:DotZLib.GZipStream	file:
~Obj	gdb/testsuite/gdb.cp/arg-reference.cc	/^Obj::~Obj ()$/;"	f	class:Obj
~Obj	gdb/testsuite/gdb.cp/pass-by-ref.cc	/^Obj::~Obj ()$/;"	f	class:Obj
~RTTI_base	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual ~RTTI_base() {}$/;"	f	class:RTTI_base
~T5	gdb/testsuite/gdb.cp/templates.cc	/^T5<T>::~T5()$/;"	f	class:T5
~Virtual	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual ~Virtual() {}$/;"	f	struct:Virtual
~Virtual	gdb/testsuite/gdb.trace/unavailable.cc	/^  virtual ~Virtual() {}$/;"	f	struct:Virtual
~VirtualBase	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual ~VirtualBase() {}$/;"	f	struct:VirtualBase
~VirtualMiddleA	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual ~VirtualMiddleA() {}$/;"	f	struct:VirtualMiddleA
~VirtualMiddleB	gdb/testsuite/gdb.cp/virtbase.cc	/^  virtual ~VirtualMiddleB() {}$/;"	f	struct:VirtualMiddleB
~abc	gdb/testsuite/gdb.base/ptype-offsets.cc	/^  virtual ~abc ()$/;"	f	struct:abc
~agent_expr	gdb/ax-general.c	/^agent_expr::~agent_expr ()$/;"	f	class:agent_expr
~annotate_arg_emitter	gdb/annotate.h	/^  ~annotate_arg_emitter () { annotate_arg_end (); }$/;"	f	struct:annotate_arg_emitter
~auto_obstack	gdb/gdb_obstack.h	/^  ~auto_obstack ()$/;"	f	struct:auto_obstack
~base	gdb/testsuite/gdb.cp/cpexprs.cc	/^  ~base (void) { } \/\/ base::~base$/;"	f	class:base
~bpstats	gdb/breakpoint.c	/^bpstats::~bpstats ()$/;"	f	class:bpstats
~breakpoint	gdb/breakpoint.c	/^breakpoint::~breakpoint ()$/;"	f	class:breakpoint
~btrace_data	gdb/common/btrace-common.h	/^  ~btrace_data ()$/;"	f	struct:btrace_data
~charset_vector	gdb/charset.c	/^  ~charset_vector ()$/;"	f	struct:charset_vector
~cli_interp_base	gdb/cli/cli-interp.c	/^cli_interp_base::~cli_interp_base ()$/;"	f	class:cli_interp_base
~cli_ui_out	gdb/cli-out.c	/^cli_ui_out::~cli_ui_out ()$/;"	f	class:cli_ui_out
~cmd_list_element	gdb/cli/cli-decode.h	/^    ~cmd_list_element ()$/;"	f	struct:cmd_list_element
~command_line	gdb/cli/cli-script.h	/^  ~command_line ()$/;"	f	struct:command_line
~compiled_regex	gdb/gdb_regex.c	/^compiled_regex::~compiled_regex ()$/;"	f	class:compiled_regex
~completion_result	gdb/completer.c	/^completion_result::~completion_result ()$/;"	f	class:completion_result
~completion_tracker	gdb/completer.c	/^completion_tracker::~completion_tracker ()$/;"	f	class:completion_tracker
~core_target	gdb/corelow.c	/^core_target::~core_target ()$/;"	f	class:core_target
~dwarf2_cu	gdb/dwarf2read.c	/^dwarf2_cu::~dwarf2_cu ()$/;"	f	class:dwarf2_cu
~dwarf2_frame_state_reg_info	gdb/dwarf2-frame.h	/^  ~dwarf2_frame_state_reg_info ()$/;"	f	struct:dwarf2_frame_state_reg_info
~dwarf2_per_objfile	gdb/dwarf2read.c	/^dwarf2_per_objfile::~dwarf2_per_objfile ()$/;"	f	class:dwarf2_per_objfile
~enable_thread_stack_temporaries	gdb/gdbthread.h	/^  ~enable_thread_stack_temporaries ()$/;"	f	class:enable_thread_stack_temporaries
~exception_try_scope	gdb/common/common-exceptions.h	/^  ~exception_try_scope ()$/;"	f	struct:exception_try_scope
~exec_catchpoint	gdb/breakpoint.c	/^exec_catchpoint::~exec_catchpoint ()$/;"	f	class:exec_catchpoint
~ext_lang_type_printers	gdb/extension.c	/^ext_lang_type_printers::~ext_lang_type_printers ()$/;"	f	class:ext_lang_type_printers
~fake_method	gdb/eval.c	/^fake_method::~fake_method ()$/;"	f	class:fake_method
~filename_seen_cache	gdb/filename-seen-cache.c	/^filename_seen_cache::~filename_seen_cache ()$/;"	f	class:filename_seen_cache
~foo	gdb/testsuite/gdb.cp/cplusfuncs.cc	/^foo::~foo ()                       {}$/;"	f	class:foo
~foo	gdb/testsuite/gdb.cp/overload.cc	/^foo::~foo ()                       {}$/;"	f	class:foo
~foo	gdb/testsuite/gdb.cp/ovldbreak.cc	/^foo::~foo ()                       {}$/;"	f	class:foo
~foo	gdb/testsuite/gdb.cp/rvalue-ref-overload.cc	/^foo::~foo ()                       {}$/;"	f	class:foo
~gdb_argv	gdb/utils.h	/^  ~gdb_argv ()$/;"	f	class:gdb_argv
~gdb_bfd_data	gdb/gdb_bfd.c	/^  ~gdb_bfd_data ()$/;"	f	struct:gdb_bfd_data
~gdb_environ	gdb/common/environ.h	/^  ~gdb_environ ()$/;"	f	class:gdb_environ
~gdb_xml_parser	gdb/xml-support.c	/^gdb_xml_parser::~gdb_xml_parser ()$/;"	f	class:gdb_xml_parser
~gdbpy_enter	gdb/python/python.c	/^gdbpy_enter::~gdbpy_enter ()$/;"	f	class:gdbpy_enter
~gnu_obj_1	gdb/testsuite/gdb.cp/m-static.cc	/^  ~gnu_obj_1() {}$/;"	f	class:gnu_obj_1
~gzfilebuf	zlib/contrib/iostream/zfstream.cpp	/^gzfilebuf::~gzfilebuf() {$/;"	f	class:gzfilebuf
~gzfilebuf	zlib/contrib/iostream3/zfstream.cc	/^gzfilebuf::~gzfilebuf()$/;"	f	class:gzfilebuf
~gzfilestream_common	zlib/contrib/iostream/zfstream.cpp	/^gzfilestream_common::~gzfilestream_common()$/;"	f	class:gzfilestream_common
~gzifstream	zlib/contrib/iostream/zfstream.cpp	/^gzifstream::~gzifstream() { }$/;"	f	class:gzifstream
~gzofstream	zlib/contrib/iostream/zfstream.cpp	/^gzofstream::~gzofstream() { }$/;"	f	class:gzofstream
~inf_child_target	gdb/inf-child.c	/^inf_child_target::~inf_child_target ()$/;"	f	class:inf_child_target
~inf_ptrace_target	gdb/inf-ptrace.c	/^inf_ptrace_target::~inf_ptrace_target ()$/;"	f	class:inf_ptrace_target
~inferior	gdb/inferior.c	/^inferior::~inferior ()$/;"	f	class:inferior
~interp	gdb/interps.c	/^interp::~interp ()$/;"	f	class:interp
~izstream	zlib/contrib/iostream2/zstream.h	/^        ~izstream() { close(); }$/;"	f	class:izstream
~jit_reader	gdb/jit.c	/^  ~jit_reader ()$/;"	f	struct:jit_reader
~linespec_result	gdb/linespec.c	/^linespec_result::~linespec_result ()$/;"	f	class:linespec_result
~linux_nat_target	gdb/linux-nat.c	/^linux_nat_target::~linux_nat_target ()$/;"	f	class:linux_nat_target
~lm_info_dsbt	gdb/solib-dsbt.c	/^  ~lm_info_dsbt ()$/;"	f	struct:lm_info_base
~lm_info_frv	gdb/solib-frv.c	/^  ~lm_info_frv ()$/;"	f	struct:lm_info_base
~load_section_data	gdb/symfile.c	/^  ~load_section_data ()$/;"	f	struct:load_section_data
~longjmp_breakpoint	gdb/breakpoint.c	/^longjmp_breakpoint::~longjmp_breakpoint ()$/;"	f	class:longjmp_breakpoint
~macro_buffer	gdb/macroexp.c	/^  ~macro_buffer ()$/;"	f	struct:macro_buffer
~maybe_disable_address_space_randomization	gdb/nat/linux-personality.c	/^~maybe_disable_address_space_randomization ()$/;"	f	class:maybe_disable_address_space_randomization
~mi_parse	gdb/mi/mi-parse.c	/^mi_parse::~mi_parse ()$/;"	f	class:mi_parse
~mi_ui_out	gdb/mi/mi-out.c	/^mi_ui_out::~mi_ui_out ()$/;"	f	class:mi_ui_out
~minimal_symbol_reader	gdb/minsyms.c	/^minimal_symbol_reader::~minimal_symbol_reader ()$/;"	f	class:minimal_symbol_reader
~mixin_counter	gdb/unittests/optional/assignment/1.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_1::mixin_counter
~mixin_counter	gdb/unittests/optional/assignment/2.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_2::mixin_counter
~mixin_counter	gdb/unittests/optional/assignment/3.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_3::mixin_counter
~mixin_counter	gdb/unittests/optional/assignment/4.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_4::mixin_counter
~mixin_counter	gdb/unittests/optional/assignment/5.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_5::mixin_counter
~mixin_counter	gdb/unittests/optional/assignment/6.cc	/^  ~mixin_counter() { --counter; }$/;"	f	struct:assign_6::mixin_counter
~myClass	gdb/testsuite/gdb.cp/pr-1023.cc	/^    ~myClass() {};$/;"	f	class:myClass
~objfile	gdb/objfiles.c	/^objfile::~objfile ()$/;"	f	class:objfile
~optional	gdb/common/gdb_optional.h	/^  ~optional ()$/;"	f	class:gdb::optional
~ozstream	zlib/contrib/iostream2/zstream.h	/^        ~ozstream() {$/;"	f	class:ozstream
~policyd	gdb/testsuite/gdb.cp/cpexprs.cc	/^  ~policyd (void) { } \/\/ policyd<T, Policy>::~policyd$/;"	f	class:policyd
~probe	gdb/probe.h	/^  virtual ~probe ()$/;"	f	class:probe
~program_space	gdb/progspace.c	/^program_space::~program_space ()$/;"	f	class:program_space
~psymtab_discarder	gdb/psympriv.h	/^  ~psymtab_discarder ()$/;"	f	class:psymtab_discarder
~pv_area	gdb/prologue-value.c	/^pv_area::~pv_area ()$/;"	f	class:pv_area
~python_xmethod_worker	gdb/python/py-xmethods.c	/^python_xmethod_worker::~python_xmethod_worker ()$/;"	f	class:python_xmethod_worker
~ref_ptr	gdb/common/gdb_ref_ptr.h	/^  ~ref_ptr ()$/;"	f	class:gdb::ref_ptr
~remote_state	gdb/remote.c	/^remote_state::~remote_state ()$/;"	f	class:remote_state
~remote_target	gdb/remote.c	/^remote_target::~remote_target ()$/;"	f	class:remote_target
~scoped_btrace_disable	gdb/record-btrace.c	/^  ~scoped_btrace_disable ()$/;"	f	struct:scoped_btrace_disable
~scoped_command_stats	gdb/maint.c	/^scoped_command_stats::~scoped_command_stats ()$/;"	f	class:scoped_command_stats
~scoped_fd	gdb/common/scoped_fd.h	/^  ~scoped_fd ()$/;"	f	class:scoped_fd
~scoped_finish_thread_state	gdb/gdbthread.h	/^  ~scoped_finish_thread_state ()$/;"	f	class:scoped_finish_thread_state
~scoped_free_pendings	gdb/buildsym.c	/^scoped_free_pendings::~scoped_free_pendings ()$/;"	f	class:scoped_free_pendings
~scoped_mmap	gdb/common/scoped_mmap.h	/^  ~scoped_mmap ()$/;"	f	class:scoped_mmap
~scoped_rbreak_breakpoints	gdb/breakpoint.c	/^scoped_rbreak_breakpoints::~scoped_rbreak_breakpoints ()$/;"	f	class:scoped_rbreak_breakpoints
~scoped_restore_current_inferior	gdb/inferior.h	/^  ~scoped_restore_current_inferior ()$/;"	f	class:scoped_restore_current_inferior
~scoped_restore_current_language	gdb/language.h	/^  ~scoped_restore_current_language ()$/;"	f	class:scoped_restore_current_language
~scoped_restore_current_program_space	gdb/progspace.h	/^  ~scoped_restore_current_program_space ()$/;"	f	class:scoped_restore_current_program_space
~scoped_restore_current_thread	gdb/thread.c	/^scoped_restore_current_thread::~scoped_restore_current_thread ()$/;"	f	class:scoped_restore_current_thread
~scoped_restore_current_traceframe	gdb/tracepoint.h	/^  ~scoped_restore_current_traceframe ()$/;"	f	struct:scoped_restore_current_traceframe
~scoped_restore_interp	gdb/interps.h	/^  ~scoped_restore_interp ()$/;"	f	class:scoped_restore_interp
~scoped_restore_selected_frame	gdb/frame.c	/^scoped_restore_selected_frame::~scoped_restore_selected_frame ()$/;"	f	class:scoped_restore_selected_frame
~scoped_restore_terminal_state	gdb/target/target.h	/^    ~scoped_restore_terminal_state ()$/;"	f	class:target_terminal_state::target_terminal::scoped_restore_terminal_state
~scoped_restore_tmpl	gdb/common/scoped_restore.h	/^  ~scoped_restore_tmpl ()$/;"	f	class:scoped_restore_tmpl
~scoped_user_args_level	gdb/cli/cli-script.c	/^  ~scoped_user_args_level ()$/;"	f	struct:scoped_user_args_level
~scoped_value_mark	gdb/value.h	/^  ~scoped_value_mark ()$/;"	f	class:scoped_value_mark
~set_batch_flag_and_restore_page_info	gdb/utils.c	/^set_batch_flag_and_restore_page_info::~set_batch_flag_and_restore_page_info ()$/;"	f	class:set_batch_flag_and_restore_page_info
~single_constructor	gdb/testsuite/gdb.cp/m-static.cc	/^  ~single_constructor () { }$/;"	f	class:single_constructor
~smart_ptr	gdb/testsuite/gdb.cp/pr17132.cc	/^  ~smart_ptr () { delete _obj; }$/;"	f	class:smart_ptr
~solib_catchpoint	gdb/breakpoint.c	/^solib_catchpoint::~solib_catchpoint ()$/;"	f	class:solib_catchpoint
~stdio_file	gdb/ui-file.c	/^stdio_file::~stdio_file ()$/;"	f	class:stdio_file
~string_file	gdb/ui-file.c	/^string_file::~string_file ()$/;"	f	class:string_file
~target_bfd	gdb/bfd-target.c	/^target_bfd::~target_bfd ()$/;"	f	class:target_bfd
~target_desc	gdb/gdbserver/tdesc.c	/^target_desc::~target_desc ()$/;"	f	class:target_desc
~target_ops	gdb/target.h	/^    virtual ~target_ops () {}$/;"	f	struct:target_ops
~tee_file	gdb/ui-file.c	/^tee_file::~tee_file ()$/;"	f	class:tee_file
~temporary_macro_definition	gdb/macrocmd.c	/^  ~temporary_macro_definition ()$/;"	f	struct:macro_definition
~test_abi_tag_struct	gdb/testsuite/gdb.linespec/cpls-abi-tag.cc	/^test_abi_tag_struct::~test_abi_tag_struct ()$/;"	f	class:test_abi_tag_struct
~thread_info	gdb/thread.c	/^thread_info::~thread_info ()$/;"	f	class:thread_info
~tracker	gdb/unittests/optional/cons/copy.cc	/^  ~tracker() { --count; }$/;"	f	struct:cons_copy::tracker
~tracker	gdb/unittests/optional/cons/default.cc	/^  ~tracker() { --count; }$/;"	f	struct:cons_default::tracker
~tracker	gdb/unittests/optional/cons/move.cc	/^  ~tracker() { --count; }$/;"	f	struct:cons_move::tracker
~tracker	gdb/unittests/optional/cons/value.cc	/^  ~tracker() { --count; }$/;"	f	struct:cons_value::tracker
~typedef_hash_table	gdb/typeprint.c	/^typedef_hash_table::~typedef_hash_table ()$/;"	f	class:typedef_hash_table
~ui	gdb/top.c	/^ui::~ui ()$/;"	f	class:ui
~ui_file	gdb/ui-file.c	/^ui_file::~ui_file ()$/;"	f	class:ui_file
~ui_out	gdb/ui-out.c	/^ui_out::~ui_out ()$/;"	f	class:ui_out
~ui_out_emit_table	gdb/ui-out.h	/^  ~ui_out_emit_table ()$/;"	f	class:ui_out_emit_table
~ui_out_emit_type	gdb/ui-out.h	/^  ~ui_out_emit_type ()$/;"	f	class:ui_out_emit_type
~ui_out_redirect_pop	gdb/ui-out.h	/^  ~ui_out_redirect_pop ()$/;"	f	class:ui_out_redirect_pop
~unlinker	gdb/common/gdb_unlinker.h	/^  ~unlinker ()$/;"	f	class:gdb::unlinker
~value	gdb/value.c	/^  ~value ()$/;"	f	struct:value
~varobj	gdb/varobj.c	/^varobj::~varobj ()$/;"	f	class:varobj
~vbase	gdb/testsuite/gdb.cp/pr9631.cc	/^    virtual ~vbase() {}$/;"	f	class:foo::vbase
~watchpoint	gdb/breakpoint.c	/^watchpoint::~watchpoint ()$/;"	f	class:watchpoint
~wchar_iterator	gdb/charset.c	/^wchar_iterator::~wchar_iterator ()$/;"	f	class:wchar_iterator
~x86_linux_nat_target	gdb/x86-linux-nat.c	/^x86_linux_nat_target::~x86_linux_nat_target ()$/;"	f	class:x86_linux_nat_target
